From 1d6ef930b97a5e0cf4e00a4501e93fb391599d88 Mon Sep 17 00:00:00 2001 From: morrownr Date: Thu, 17 Nov 2022 08:26:57 -0600 Subject: [PATCH] initial commit --- 8821cu.conf | 159 + ARM64_RPI.sh | 27 + ARM_RPI.sh | 29 + Kconfig | 6 + LICENSE | 14 + Makefile | 2523 + README.md | 642 + clean | 5 + core/crypto/aes-ccm.c | 211 + core/crypto/aes-ctr.c | 70 + core/crypto/aes-gcm.c | 326 + core/crypto/aes-internal-enc.c | 129 + core/crypto/aes-internal.c | 843 + core/crypto/aes-omac1.c | 172 + core/crypto/aes-siv.c | 207 + core/crypto/aes.h | 21 + core/crypto/aes_i.h | 125 + core/crypto/aes_siv.h | 21 + core/crypto/aes_wrap.h | 73 + core/crypto/ccmp.c | 385 + core/crypto/gcmp.c | 194 + core/crypto/rtw_crypto_wrap.c | 85 + core/crypto/rtw_crypto_wrap.h | 64 + core/crypto/sha256-internal.c | 230 + core/crypto/sha256-prf.c | 109 + core/crypto/sha256.c | 104 + core/crypto/sha256.h | 30 + core/crypto/sha256_i.h | 25 + core/crypto/wlancrypto_wrap.h | 34 + core/efuse/rtw_efuse.c | 3575 + core/mesh/rtw_mesh.c | 4397 + core/mesh/rtw_mesh.h | 537 + core/mesh/rtw_mesh_hwmp.c | 1518 + core/mesh/rtw_mesh_hwmp.h | 60 + core/mesh/rtw_mesh_pathtbl.c | 1242 + core/mesh/rtw_mesh_pathtbl.h | 211 + core/monitor/rtw_radiotap.c | 615 + core/monitor/rtw_radiotap.h | 63 + core/rtw_ap.c | 6092 ++ core/rtw_beamforming.c | 2194 + core/rtw_br_ext.c | 1364 + core/rtw_bt_mp.c | 1575 + core/rtw_btcoex.c | 1817 + core/rtw_btcoex_wifionly.c | 47 + core/rtw_chplan.c | 2516 + core/rtw_chplan.h | 95 + core/rtw_cmd.c | 5675 ++ core/rtw_debug.c | 8316 ++ core/rtw_eeprom.c | 329 + core/rtw_ft.c | 668 + core/rtw_ieee80211.c | 3229 + core/rtw_io.c | 952 + core/rtw_ioctl_query.c | 19 + core/rtw_ioctl_set.c | 929 + core/rtw_iol.c | 388 + core/rtw_mbo.c | 803 + core/rtw_mem.c | 171 + core/rtw_mi.c | 1546 + core/rtw_mlme.c | 5961 ++ core/rtw_mlme_ext.c | 16655 ++++ core/rtw_mp.c | 3991 + core/rtw_odm.c | 600 + core/rtw_p2p.c | 5029 ++ core/rtw_pwrctrl.c | 2955 + core/rtw_recv.c | 4951 + core/rtw_rf.c | 2437 + core/rtw_rm.c | 2841 + core/rtw_rm_fsm.c | 1017 + core/rtw_rm_util.c | 501 + core/rtw_roch.c | 591 + core/rtw_rson.c | 592 + core/rtw_sdio.c | 157 + core/rtw_security.c | 2872 + core/rtw_sreset.c | 320 + core/rtw_sta_mgt.c | 1383 + core/rtw_swcrypto.c | 296 + core/rtw_tdls.c | 3522 + core/rtw_vht.c | 1141 + core/rtw_wapi.c | 1313 + core/rtw_wapi_sms4.c | 922 + core/rtw_wlan_util.c | 5662 ++ core/rtw_wnm.c | 1098 + core/rtw_xmit.c | 6653 ++ core/wds/rtw_wds.c | 786 + core/wds/rtw_wds.h | 65 + dkms.conf | 7 + ...ration_for_RF_Regulatory_Certification.pdf | Bin 0 -> 36380 bytes ...d_verify_TDLS_function_in_Wi-Fi_driver.pdf | Bin 0 -> 351328 bytes ..._enable_the_power_saving_functionality.pdf | Bin 0 -> 59426 bytes .../HowTo_support_WIFI_certification_test.pdf | Bin 0 -> 36172 bytes docs/HowTo_support_more_VidPids.pdf | Bin 0 -> 31851 bytes ...pecific_ie_to_driver_management_frames.pdf | Bin 0 -> 77412 bytes docs/How_to_enable_Realtek_RSON_function.pdf | Bin 0 -> 167592 bytes docs/How_to_set_driver_debug_log_level.pdf | Bin 0 -> 38982 bytes docs/Miracast_for_Realtek_WiFi.pdf | Bin 0 -> 184611 bytes ...or_Adaptivity_and_Carrier_Sensing_Test.pdf | Bin 0 -> 76464 bytes docs/Quick_Start_Guide_for_Bridge.pdf | Bin 0 -> 57321 bytes ...or_Driver_Compilation_and_Installation.pdf | Bin 0 -> 106321 bytes docs/Quick_Start_Guide_for_SoftAP.pdf | Bin 0 -> 93840 bytes docs/Quick_Start_Guide_for_Station_Mode.pdf | Bin 0 -> 60302 bytes docs/Quick_Start_Guide_for_WOW.pdf | Bin 0 -> 172113 bytes docs/Quick_Start_Guide_for_WPA3.pdf | Bin 0 -> 81654 bytes ...Guide_for_wpa_supplicant_WiFi_P2P_test.pdf | Bin 0 -> 341180 bytes docs/RTK_P2P_WFD_Programming_guide.pdf | Bin 0 -> 244313 bytes ...ltek_WiFi_concurrent_mode_Introduction.pdf | Bin 0 -> 179449 bytes docs/ReleaseNotes.pdf | Bin 0 -> 50367 bytes docs/SoftAP_Mode_features.pdf | Bin 0 -> 33218 bytes docs/Wireless_tools_porting_guide.pdf | Bin 0 -> 38782 bytes docs/linux_dhcp_server_notes.txt | 132 + docs/wpa_cli_with_wpa_supplicant.pdf | Bin 0 -> 98571 bytes edit-options.sh | 32 + hal/HalPwrSeqCmd.c | 185 + hal/btc/btc_basic_types.h | 53 + hal/btc/halbtc8821c1ant.c | 5524 ++ hal/btc/halbtc8821c1ant.h | 506 + hal/btc/halbtc8821c2ant.c | 5660 ++ hal/btc/halbtc8821c2ant.h | 516 + hal/btc/halbtc8821cwifionly.c | 211 + hal/btc/halbtc8821cwifionly.h | 90 + hal/btc/halbtcoutsrc.h | 2164 + hal/btc/mp_precomp.h | 168 + hal/efuse/efuse_mask.h | 188 + hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.c | 95 + hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.h | 34 + hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.c | 95 + hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.h | 34 + hal/efuse/rtl8821c/HalEfuseMask8821C_USB.c | 95 + hal/efuse/rtl8821c/HalEfuseMask8821C_USB.h | 34 + hal/hal_btcoex.c | 6651 ++ hal/hal_btcoex_wifionly.c | 279 + hal/hal_com.c | 16552 ++++ hal/hal_com_c2h.h | 142 + hal/hal_com_phycfg.c | 6275 ++ hal/hal_dm.c | 1937 + hal/hal_dm.h | 121 + hal/hal_dm_acs.c | 577 + hal/hal_dm_acs.h | 173 + hal/hal_halmac.c | 5927 ++ hal/hal_halmac.h | 252 + hal/hal_hci/hal_usb.c | 571 + hal/hal_intf.c | 2350 + hal/hal_mcc.c | 4078 + hal/hal_mp.c | 2642 + hal/hal_phy.c | 257 + hal/halmac/halmac_2_platform.h | 93 + .../halmac_8821c/halmac_8821c_cfg.h | 66 + .../halmac_8821c/halmac_cfg_wmac_8821c.c | 145 + .../halmac_8821c/halmac_cfg_wmac_8821c.h | 40 + .../halmac_8821c/halmac_common_8821c.c | 182 + .../halmac_8821c/halmac_common_8821c.h | 36 + .../halmac_8821c/halmac_gpio_8821c.c | 1056 + .../halmac_8821c/halmac_gpio_8821c.h | 37 + .../halmac_8821c/halmac_init_8821c.c | 1031 + .../halmac_8821c/halmac_init_8821c.h | 49 + .../halmac_8821c/halmac_phy_8821c.c | 76 + .../halmac_8821c/halmac_pwr_seq_8821c.c | 905 + .../halmac_8821c/halmac_pwr_seq_8821c.h | 37 + .../halmac_8821c/halmac_usb_8821c.c | 159 + .../halmac_8821c/halmac_usb_8821c.h | 42 + hal/halmac/halmac_88xx/halmac_88xx_cfg.h | 44 + hal/halmac/halmac_88xx/halmac_bb_rf_88xx.c | 571 + hal/halmac/halmac_88xx/halmac_bb_rf_88xx.h | 71 + hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.c | 1210 + hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.h | 133 + hal/halmac/halmac_88xx/halmac_common_88xx.c | 3453 + hal/halmac/halmac_88xx/halmac_common_88xx.h | 167 + hal/halmac/halmac_88xx/halmac_efuse_88xx.c | 3073 + hal/halmac/halmac_88xx/halmac_efuse_88xx.h | 131 + hal/halmac/halmac_88xx/halmac_flash_88xx.c | 343 + hal/halmac/halmac_88xx/halmac_flash_88xx.h | 39 + hal/halmac/halmac_88xx/halmac_fw_88xx.c | 1217 + hal/halmac/halmac_88xx/halmac_fw_88xx.h | 64 + hal/halmac/halmac_88xx/halmac_gpio_88xx.c | 270 + hal/halmac/halmac_88xx/halmac_gpio_88xx.h | 50 + hal/halmac/halmac_88xx/halmac_init_88xx.c | 915 + hal/halmac/halmac_88xx/halmac_init_88xx.h | 65 + hal/halmac/halmac_88xx/halmac_mimo_88xx.c | 891 + hal/halmac/halmac_88xx/halmac_mimo_88xx.h | 83 + hal/halmac/halmac_88xx/halmac_usb_88xx.c | 540 + hal/halmac/halmac_88xx/halmac_usb_88xx.h | 93 + hal/halmac/halmac_api.c | 640 + hal/halmac/halmac_api.h | 128 + hal/halmac/halmac_bit2.h | 75139 ++++++++++++++++ hal/halmac/halmac_bit_8197f.h | 17368 ++++ hal/halmac/halmac_bit_8812f.h | 22057 +++++ hal/halmac/halmac_bit_8814b.h | 26513 ++++++ hal/halmac/halmac_bit_8821c.h | 19483 ++++ hal/halmac/halmac_bit_8822b.h | 17886 ++++ hal/halmac/halmac_bit_8822c.h | 21873 +++++ hal/halmac/halmac_dbg.c | 132 + hal/halmac/halmac_dbg.h | 26 + hal/halmac/halmac_fw_info.h | 154 + hal/halmac/halmac_fw_offload_c2h_ap.h | 772 + hal/halmac/halmac_fw_offload_c2h_nic.h | 559 + hal/halmac/halmac_fw_offload_h2c_ap.h | 1218 + hal/halmac/halmac_fw_offload_h2c_nic.h | 855 + hal/halmac/halmac_gpio_cmd.h | 108 + hal/halmac/halmac_h2c_extra_info_ap.h | 236 + hal/halmac/halmac_h2c_extra_info_nic.h | 171 + hal/halmac/halmac_hw_cfg.h | 207 + hal/halmac/halmac_intf_phy_cmd.h | 49 + hal/halmac/halmac_original_c2h_ap.h | 685 + hal/halmac/halmac_original_c2h_nic.h | 459 + hal/halmac/halmac_original_h2c_ap.h | 1655 + hal/halmac/halmac_original_h2c_nic.h | 1139 + hal/halmac/halmac_pcie_reg.h | 60 + hal/halmac/halmac_pwr_seq_cmd.h | 98 + hal/halmac/halmac_reg2.h | 8563 ++ hal/halmac/halmac_reg_8197f.h | 703 + hal/halmac/halmac_reg_8812f.h | 886 + hal/halmac/halmac_reg_8814b.h | 1058 + hal/halmac/halmac_reg_8821c.h | 803 + hal/halmac/halmac_reg_8822b.h | 734 + hal/halmac/halmac_reg_8822c.h | 878 + hal/halmac/halmac_rx_bd_nic.h | 41 + hal/halmac/halmac_rx_desc_ap.h | 690 + hal/halmac/halmac_rx_desc_chip.h | 862 + hal/halmac/halmac_rx_desc_nic.h | 531 + hal/halmac/halmac_sdio_reg.h | 55 + hal/halmac/halmac_state_machine.h | 182 + hal/halmac/halmac_tx_bd_nic.h | 111 + hal/halmac/halmac_tx_desc_ap.h | 2241 + hal/halmac/halmac_tx_desc_buffer_ap.h | 1078 + hal/halmac/halmac_tx_desc_buffer_chip.h | 509 + hal/halmac/halmac_tx_desc_buffer_nic.h | 491 + hal/halmac/halmac_tx_desc_chip.h | 3493 + hal/halmac/halmac_tx_desc_ie_ap.h | 1005 + hal/halmac/halmac_tx_desc_ie_chip.h | 438 + hal/halmac/halmac_tx_desc_ie_nic.h | 450 + hal/halmac/halmac_tx_desc_nic.h | 1236 + hal/halmac/halmac_type.h | 2668 + hal/halmac/halmac_usb_reg.h | 21 + hal/led/hal_led.c | 254 + hal/led/hal_usb_led.c | 4290 + hal/phydm/ap_makefile.mk | 237 + hal/phydm/halhwimg.h | 137 + hal/phydm/halrf/halphyrf_ap.c | 1674 + hal/phydm/halrf/halphyrf_ap.h | 170 + hal/phydm/halrf/halphyrf_ce.c | 1180 + hal/phydm/halrf/halphyrf_ce.h | 123 + hal/phydm/halrf/halphyrf_iot.c | 664 + hal/phydm/halrf/halphyrf_iot.h | 137 + hal/phydm/halrf/halphyrf_win.c | 1108 + hal/phydm/halrf/halphyrf_win.h | 132 + hal/phydm/halrf/halrf.c | 4230 + hal/phydm/halrf/halrf.h | 802 + hal/phydm/halrf/halrf_debug.c | 395 + hal/phydm/halrf/halrf_debug.h | 140 + hal/phydm/halrf/halrf_dpk.h | 150 + hal/phydm/halrf/halrf_features.h | 43 + hal/phydm/halrf/halrf_iqk.h | 151 + hal/phydm/halrf/halrf_kfree.c | 3705 + hal/phydm/halrf/halrf_kfree.h | 296 + hal/phydm/halrf/halrf_powertracking.c | 186 + hal/phydm/halrf/halrf_powertracking.h | 43 + hal/phydm/halrf/halrf_powertracking_ap.c | 1290 + hal/phydm/halrf/halrf_powertracking_ap.h | 407 + hal/phydm/halrf/halrf_powertracking_ce.c | 955 + hal/phydm/halrf/halrf_powertracking_ce.h | 331 + hal/phydm/halrf/halrf_powertracking_iot.c | 1004 + hal/phydm/halrf/halrf_powertracking_iot.h | 372 + hal/phydm/halrf/halrf_powertracking_win.c | 924 + hal/phydm/halrf/halrf_powertracking_win.h | 306 + hal/phydm/halrf/halrf_psd.c | 531 + hal/phydm/halrf/halrf_psd.h | 50 + hal/phydm/halrf/halrf_txgapcal.c | 300 + hal/phydm/halrf/halrf_txgapcal.h | 31 + hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.c | 7721 ++ hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.h | 155 + hal/phydm/halrf/rtl8821c/halrf_8821c.c | 471 + hal/phydm/halrf/rtl8821c/halrf_8821c.h | 60 + hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.c | 3776 + hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.h | 62 + .../halrf/rtl8821c/version_rtl8821c_rf.h | 26 + hal/phydm/mp_precomp.h | 24 + hal/phydm/phydm.c | 3820 + hal/phydm/phydm.h | 1566 + hal/phydm/phydm.mk | 248 + hal/phydm/phydm_adaptivity.c | 845 + hal/phydm/phydm_adaptivity.h | 126 + hal/phydm/phydm_adc_sampling.c | 1647 + hal/phydm/phydm_adc_sampling.h | 172 + hal/phydm/phydm_antdect.c | 888 + hal/phydm/phydm_antdect.h | 78 + hal/phydm/phydm_antdiv.c | 6552 ++ hal/phydm/phydm_antdiv.h | 547 + hal/phydm/phydm_api.c | 3763 + hal/phydm/phydm_api.h | 228 + hal/phydm/phydm_auto_dbg.c | 725 + hal/phydm/phydm_auto_dbg.h | 115 + hal/phydm/phydm_beamforming.c | 1989 + hal/phydm/phydm_beamforming.h | 363 + hal/phydm/phydm_cck_pd.c | 1906 + hal/phydm/phydm_cck_pd.h | 201 + hal/phydm/phydm_cck_rx_pathdiv.c | 163 + hal/phydm/phydm_cck_rx_pathdiv.h | 67 + hal/phydm/phydm_ccx.c | 3290 + hal/phydm/phydm_ccx.h | 428 + hal/phydm/phydm_cfotracking.c | 623 + hal/phydm/phydm_cfotracking.h | 74 + hal/phydm/phydm_debug.c | 6156 ++ hal/phydm/phydm_debug.h | 484 + hal/phydm/phydm_dfs.c | 2193 + hal/phydm/phydm_dfs.h | 191 + hal/phydm/phydm_dig.c | 3516 + hal/phydm/phydm_dig.h | 380 + hal/phydm/phydm_direct_bf.c | 366 + hal/phydm/phydm_direct_bf.h | 44 + hal/phydm/phydm_dynamictxpower.c | 795 + hal/phydm/phydm_dynamictxpower.h | 142 + hal/phydm/phydm_features.h | 82 + hal/phydm/phydm_features_ap.h | 227 + hal/phydm/phydm_features_ce.h | 245 + hal/phydm/phydm_features_ce2_kernel.h | 84 + hal/phydm/phydm_features_iot.h | 177 + hal/phydm/phydm_features_win.h | 215 + hal/phydm/phydm_hwconfig.c | 1674 + hal/phydm/phydm_hwconfig.h | 79 + hal/phydm/phydm_interface.c | 1480 + hal/phydm/phydm_interface.h | 328 + hal/phydm/phydm_lna_sat.c | 1688 + hal/phydm/phydm_lna_sat.h | 196 + hal/phydm/phydm_math_lib.c | 290 + hal/phydm/phydm_math_lib.h | 120 + hal/phydm/phydm_mp.c | 408 + hal/phydm/phydm_mp.h | 83 + hal/phydm/phydm_noisemonitor.c | 467 + hal/phydm/phydm_noisemonitor.h | 48 + hal/phydm/phydm_pathdiv.c | 1113 + hal/phydm/phydm_pathdiv.h | 145 + hal/phydm/phydm_phystatus.c | 3245 + hal/phydm/phydm_phystatus.h | 1250 + hal/phydm/phydm_pmac_tx_setting.c | 584 + hal/phydm/phydm_pmac_tx_setting.h | 111 + hal/phydm/phydm_pow_train.c | 171 + hal/phydm/phydm_pow_train.h | 84 + hal/phydm/phydm_pre_define.h | 1020 + hal/phydm/phydm_precomp.h | 651 + hal/phydm/phydm_primary_cca.c | 173 + hal/phydm/phydm_primary_cca.h | 76 + hal/phydm/phydm_psd.c | 564 + hal/phydm/phydm_psd.h | 68 + hal/phydm/phydm_rainfo.c | 2431 + hal/phydm/phydm_rainfo.h | 333 + hal/phydm/phydm_reg.h | 243 + hal/phydm/phydm_regdefine11ac.h | 109 + hal/phydm/phydm_regdefine11n.h | 220 + hal/phydm/phydm_regtable.h | 1108 + hal/phydm/phydm_rssi_monitor.c | 189 + hal/phydm/phydm_rssi_monitor.h | 58 + hal/phydm/phydm_smt_ant.c | 2277 + hal/phydm/phydm_smt_ant.h | 210 + hal/phydm/phydm_soml.c | 1451 + hal/phydm/phydm_soml.h | 199 + hal/phydm/phydm_types.h | 413 + hal/phydm/rtl8821c/halhwimg8821c_bb.c | 4579 + hal/phydm/rtl8821c/halhwimg8821c_bb.h | 90 + hal/phydm/rtl8821c/halhwimg8821c_mac.c | 321 + hal/phydm/rtl8821c/halhwimg8821c_mac.h | 42 + hal/phydm/rtl8821c/mp_precomp.h | 14 + hal/phydm/rtl8821c/phydm_hal_api8821c.c | 1527 + hal/phydm/rtl8821c/phydm_hal_api8821c.h | 129 + hal/phydm/rtl8821c/phydm_regconfig8821c.c | 262 + hal/phydm/rtl8821c/phydm_regconfig8821c.h | 54 + hal/phydm/rtl8821c/phydm_rtl8821c.c | 57 + hal/phydm/rtl8821c/phydm_rtl8821c.h | 31 + hal/phydm/rtl8821c/version_rtl8821c.h | 34 + hal/phydm/sd4_phydm_2_kernel.mk | 188 + hal/phydm/txbf/halcomtxbf.c | 520 + hal/phydm/txbf/halcomtxbf.h | 183 + hal/phydm/txbf/haltxbf8192e.c | 384 + hal/phydm/txbf/haltxbf8192e.h | 71 + hal/phydm/txbf/haltxbf8814a.c | 675 + hal/phydm/txbf/haltxbf8814a.h | 77 + hal/phydm/txbf/haltxbf8822b.c | 1088 + hal/phydm/txbf/haltxbf8822b.h | 78 + hal/phydm/txbf/haltxbfinterface.c | 1484 + hal/phydm/txbf/haltxbfinterface.h | 167 + hal/phydm/txbf/haltxbfjaguar.c | 509 + hal/phydm/txbf/haltxbfjaguar.h | 78 + hal/phydm/txbf/phydm_hal_txbf_api.c | 759 + hal/phydm/txbf/phydm_hal_txbf_api.h | 89 + hal/rtl8821c/hal8821c_fw.c | 53921 +++++++++++ hal/rtl8821c/hal8821c_fw.h | 42 + hal/rtl8821c/rtl8821c.h | 116 + hal/rtl8821c/rtl8821c_cmd.c | 497 + hal/rtl8821c/rtl8821c_dm.c | 285 + hal/rtl8821c/rtl8821c_halinit.c | 353 + hal/rtl8821c/rtl8821c_mac.c | 182 + hal/rtl8821c/rtl8821c_ops.c | 3679 + hal/rtl8821c/rtl8821c_phy.c | 1376 + hal/rtl8821c/usb/rtl8821cu.h | 65 + hal/rtl8821c/usb/rtl8821cu_halinit.c | 288 + hal/rtl8821c/usb/rtl8821cu_halmac.c | 333 + hal/rtl8821c/usb/rtl8821cu_io.c | 51 + hal/rtl8821c/usb/rtl8821cu_led.c | 140 + hal/rtl8821c/usb/rtl8821cu_ops.c | 322 + hal/rtl8821c/usb/rtl8821cu_recv.c | 166 + hal/rtl8821c/usb/rtl8821cu_xmit.c | 1191 + halmac.mk | 81 + ifcfg-wlan0 | 4 + include/Hal8188EPhyCfg.h | 249 + include/Hal8188EPhyReg.h | 1100 + include/Hal8188EPwrSeq.h | 170 + include/Hal8188FPhyCfg.h | 120 + include/Hal8188FPhyReg.h | 1165 + include/Hal8188FPwrSeq.h | 212 + include/Hal8192EPhyCfg.h | 136 + include/Hal8192EPhyReg.h | 1146 + include/Hal8192EPwrSeq.h | 169 + include/Hal8192FPhyCfg.h | 115 + include/Hal8192FPhyReg.h | 1134 + include/Hal8192FPwrSeq.h | 220 + include/Hal8703BPhyCfg.h | 116 + include/Hal8703BPhyReg.h | 1133 + include/Hal8703BPwrSeq.h | 198 + include/Hal8710BPhyCfg.h | 111 + include/Hal8710BPhyReg.h | 1134 + include/Hal8710BPwrSeq.h | 167 + include/Hal8723BPhyCfg.h | 116 + include/Hal8723BPhyReg.h | 1131 + include/Hal8723BPwrSeq.h | 246 + include/Hal8723DPhyCfg.h | 115 + include/Hal8723DPhyReg.h | 1134 + include/Hal8723DPwrSeq.h | 206 + include/Hal8723PwrSeq.h | 183 + include/Hal8812PhyCfg.h | 134 + include/Hal8812PhyReg.h | 735 + include/Hal8812PwrSeq.h | 208 + include/Hal8814PhyCfg.h | 236 + include/Hal8814PhyReg.h | 863 + include/Hal8814PwrSeq.h | 231 + include/Hal8821APwrSeq.h | 200 + include/HalPwrSeqCmd.h | 130 + include/HalVerDef.h | 209 + include/autoconf.h | 327 + include/basic_types.h | 357 + include/byteorder/big_endian.h | 82 + include/byteorder/generic.h | 207 + include/byteorder/little_endian.h | 84 + include/byteorder/swab.h | 136 + include/byteorder/swabb.h | 151 + include/circ_buf.h | 23 + include/cmd_osdep.h | 26 + include/cmn_info/rtw_sta_info.h | 279 + include/custom_gpio.h | 34 + include/drv_conf.h | 827 + include/drv_types.h | 2046 + include/drv_types_ce.h | 86 + include/drv_types_gspi.h | 49 + include/drv_types_linux.h | 19 + include/drv_types_pci.h | 60 + include/drv_types_sdio.h | 94 + include/drv_types_xp.h | 88 + include/ethernet.h | 36 + include/gspi_hal.h | 30 + include/gspi_ops.h | 180 + include/gspi_ops_linux.h | 18 + include/gspi_osintf.h | 19 + include/h2clbk.h | 26 + include/hal_btcoex.h | 108 + include/hal_btcoex_wifionly.h | 89 + include/hal_com.h | 737 + include/hal_com_h2c.h | 817 + include/hal_com_led.h | 437 + include/hal_com_phycfg.h | 341 + include/hal_com_reg.h | 1890 + include/hal_data.h | 881 + include/hal_gspi.h | 26 + include/hal_ic_cfg.h | 710 + include/hal_intf.h | 909 + include/hal_pg.h | 997 + include/hal_phy.h | 234 + include/hal_phy_reg.h | 270 + include/hal_sdio.h | 95 + include/hal_sdio_coex.h | 41 + include/ieee80211.h | 2016 + include/ieee80211.h.orig | 1989 + include/ieee80211_ext.h | 312 + include/if_ether.h | 106 + include/ip.h | 135 + include/linux/wireless.h | 87 + include/mlme_osdep.h | 25 + include/nic_spec.h | 41 + include/osdep_intf.h | 143 + include/osdep_service.h | 892 + include/osdep_service_bsd.h | 757 + include/osdep_service_ce.h | 200 + include/osdep_service_linux.h | 564 + include/osdep_service_xp.h | 210 + include/pci_hal.h | 60 + include/pci_ops.h | 116 + include/pci_osintf.h | 66 + include/recv_osdep.h | 70 + include/rtl8188e_cmd.h | 165 + include/rtl8188e_dm.h | 27 + include/rtl8188e_hal.h | 321 + include/rtl8188e_led.h | 37 + include/rtl8188e_recv.h | 156 + include/rtl8188e_rf.h | 27 + include/rtl8188e_spec.h | 159 + include/rtl8188e_sreset.h | 24 + include/rtl8188e_xmit.h | 302 + include/rtl8188f_cmd.h | 200 + include/rtl8188f_dm.h | 39 + include/rtl8188f_hal.h | 260 + include/rtl8188f_led.h | 45 + include/rtl8188f_recv.h | 64 + include/rtl8188f_rf.h | 25 + include/rtl8188f_spec.h | 275 + include/rtl8188f_sreset.h | 24 + include/rtl8188f_xmit.h | 340 + include/rtl8192e_cmd.h | 141 + include/rtl8192e_dm.h | 28 + include/rtl8192e_hal.h | 330 + include/rtl8192e_led.h | 36 + include/rtl8192e_recv.h | 175 + include/rtl8192e_rf.h | 28 + include/rtl8192e_spec.h | 313 + include/rtl8192e_sreset.h | 24 + include/rtl8192e_xmit.h | 457 + include/rtl8192f_cmd.h | 213 + include/rtl8192f_dm.h | 27 + include/rtl8192f_hal.h | 321 + include/rtl8192f_led.h | 59 + include/rtl8192f_recv.h | 107 + include/rtl8192f_rf.h | 91 + include/rtl8192f_spec.h | 541 + include/rtl8192f_sreset.h | 24 + include/rtl8192f_xmit.h | 538 + include/rtl8703b_cmd.h | 199 + include/rtl8703b_dm.h | 39 + include/rtl8703b_hal.h | 266 + include/rtl8703b_led.h | 44 + include/rtl8703b_recv.h | 82 + include/rtl8703b_rf.h | 25 + include/rtl8703b_spec.h | 464 + include/rtl8703b_sreset.h | 24 + include/rtl8703b_xmit.h | 342 + include/rtl8710b_cmd.h | 169 + include/rtl8710b_dm.h | 39 + include/rtl8710b_hal.h | 277 + include/rtl8710b_led.h | 44 + include/rtl8710b_lps_poff.h | 56 + include/rtl8710b_recv.h | 81 + include/rtl8710b_rf.h | 20 + include/rtl8710b_spec.h | 481 + include/rtl8710b_sreset.h | 24 + include/rtl8710b_xmit.h | 523 + include/rtl8723b_cmd.h | 199 + include/rtl8723b_dm.h | 38 + include/rtl8723b_hal.h | 274 + include/rtl8723b_led.h | 44 + include/rtl8723b_recv.h | 82 + include/rtl8723b_rf.h | 25 + include/rtl8723b_spec.h | 280 + include/rtl8723b_sreset.h | 24 + include/rtl8723b_xmit.h | 342 + include/rtl8723d_cmd.h | 183 + include/rtl8723d_dm.h | 39 + include/rtl8723d_hal.h | 303 + include/rtl8723d_led.h | 44 + include/rtl8723d_lps_poff.h | 56 + include/rtl8723d_recv.h | 112 + include/rtl8723d_rf.h | 21 + include/rtl8723d_spec.h | 447 + include/rtl8723d_sreset.h | 24 + include/rtl8723d_xmit.h | 530 + include/rtl8723f_hal.h | 262 + include/rtl8723fs_hal.h | 31 + include/rtl8723fu_hal.h | 61 + include/rtl8812a_cmd.h | 152 + include/rtl8812a_dm.h | 27 + include/rtl8812a_hal.h | 369 + include/rtl8812a_led.h | 41 + include/rtl8812a_recv.h | 149 + include/rtl8812a_rf.h | 28 + include/rtl8812a_spec.h | 263 + include/rtl8812a_sreset.h | 24 + include/rtl8812a_xmit.h | 371 + include/rtl8814a_cmd.h | 161 + include/rtl8814a_dm.h | 23 + include/rtl8814a_hal.h | 329 + include/rtl8814a_led.h | 36 + include/rtl8814a_recv.h | 182 + include/rtl8814a_rf.h | 28 + include/rtl8814a_spec.h | 653 + include/rtl8814a_sreset.h | 24 + include/rtl8814a_xmit.h | 315 + include/rtl8814b_hal.h | 239 + include/rtl8814be_hal.h | 30 + include/rtl8814bu_hal.h | 61 + include/rtl8821a_spec.h | 90 + include/rtl8821a_xmit.h | 176 + include/rtl8821c_dm.h | 23 + include/rtl8821c_hal.h | 84 + include/rtl8821c_spec.h | 202 + include/rtl8821ce_hal.h | 23 + include/rtl8821cs_hal.h | 23 + include/rtl8821cu_hal.h | 24 + include/rtl8822b_hal.h | 234 + include/rtl8822be_hal.h | 27 + include/rtl8822bs_hal.h | 31 + include/rtl8822bu_hal.h | 61 + include/rtl8822c_hal.h | 246 + include/rtl8822ce_hal.h | 27 + include/rtl8822cs_hal.h | 31 + include/rtl8822cu_hal.h | 61 + include/rtw_android.h | 117 + include/rtw_ap.h | 143 + include/rtw_beamforming.h | 297 + include/rtw_br_ext.h | 69 + include/rtw_bt_mp.h | 288 + include/rtw_btcoex.h | 468 + include/rtw_btcoex_wifionly.h | 24 + include/rtw_byteorder.h | 33 + include/rtw_cmd.h | 790 + include/rtw_debug.h | 727 + include/rtw_eeprom.h | 116 + include/rtw_efuse.h | 287 + include/rtw_event.h | 95 + include/rtw_ft.h | 183 + include/rtw_ht.h | 217 + include/rtw_io.h | 526 + include/rtw_ioctl.h | 47 + include/rtw_ioctl_query.h | 19 + include/rtw_ioctl_set.h | 40 + include/rtw_iol.h | 131 + include/rtw_mbo.h | 114 + include/rtw_mcc.h | 315 + include/rtw_mem.h | 29 + include/rtw_mi.h | 305 + include/rtw_mlme.h | 1238 + include/rtw_mlme_ext.h | 1239 + include/rtw_mlme_ext.h.orig | 1225 + include/rtw_mp.h | 945 + include/rtw_mp_phy_regdef.h | 1094 + include/rtw_odm.h | 103 + include/rtw_p2p.h | 167 + include/rtw_pwrctrl.h | 772 + include/rtw_qos.h | 66 + include/rtw_recv.h | 871 + include/rtw_rf.h | 326 + include/rtw_rm.h | 111 + include/rtw_rm_fsm.h | 397 + include/rtw_rm_util.h | 47 + include/rtw_roch.h | 61 + include/rtw_rson.h | 61 + include/rtw_sdio.h | 26 + include/rtw_security.h | 421 + include/rtw_sreset.h | 66 + include/rtw_swcrypto.h | 49 + include/rtw_tdls.h | 185 + include/rtw_version.h | 2 + include/rtw_vht.h | 184 + include/rtw_wapi.h | 230 + include/rtw_wnm.h | 209 + include/rtw_xmit.h | 1071 + include/sdio_hal.h | 57 + include/sdio_ops.h | 207 + include/sdio_ops_ce.h | 49 + include/sdio_ops_linux.h | 58 + include/sdio_ops_xp.h | 49 + include/sdio_osintf.h | 19 + include/sta_info.h | 783 + include/sta_info.h.orig | 781 + include/usb_hal.h | 71 + include/usb_ops.h | 153 + include/usb_ops_linux.h | 98 + include/usb_osintf.h | 26 + include/usb_vendor_req.h | 56 + include/wifi.h | 1369 + include/wlan_bssdef.h | 327 + include/xmit_osdep.h | 96 + install-driver.sh | 199 + os_dep/linux/custom_gpio_linux.c | 340 + os_dep/linux/ioctl_cfg80211.c | 10996 +++ os_dep/linux/ioctl_cfg80211.h | 454 + os_dep/linux/ioctl_linux.c | 13060 +++ os_dep/linux/ioctl_mp.c | 3537 + os_dep/linux/mlme_linux.c | 444 + os_dep/linux/nlrtw.c | 583 + os_dep/linux/nlrtw.h | 48 + os_dep/linux/os_intfs.c | 5757 ++ os_dep/linux/recv_linux.c | 740 + os_dep/linux/rhashtable.c | 844 + os_dep/linux/rhashtable.h | 827 + os_dep/linux/rtw_android.c | 1347 + os_dep/linux/rtw_cfgvendor.c | 2155 + os_dep/linux/rtw_cfgvendor.h | 634 + os_dep/linux/rtw_proc.c | 6292 ++ os_dep/linux/rtw_proc.h | 72 + os_dep/linux/rtw_rhashtable.c | 77 + os_dep/linux/rtw_rhashtable.h | 67 + os_dep/linux/usb_intf.c | 1496 + os_dep/linux/usb_ops_linux.c | 1199 + os_dep/linux/wifi_regd.c | 410 + os_dep/linux/wifi_regd.h | 27 + os_dep/linux/xmit_linux.c | 538 + os_dep/osdep_service.c | 3535 + platform/custom_country_chplan.h | 22 + platform/platform_ARM_SUN50IW1P1_sdio.c | 86 + platform/platform_ARM_SUNnI_sdio.c | 130 + platform/platform_ARM_SUNxI_sdio.c | 90 + platform/platform_ARM_SUNxI_usb.c | 136 + platform/platform_ARM_WMT_sdio.c | 46 + platform/platform_RTK_DMP_usb.c | 30 + platform/platform_aml_s905_sdio.c | 54 + platform/platform_aml_s905_sdio.h | 28 + platform/platform_arm_act_sdio.c | 53 + platform/platform_hisilicon_hi3798_sdio.c | 110 + platform/platform_hisilicon_hi3798_sdio.h | 28 + platform/platform_ops.c | 32 + platform/platform_ops.h | 26 + platform/platform_sprd_sdio.c | 84 + platform/platform_zte_zx296716_sdio.c | 53 + platform/platform_zte_zx296716_sdio.h | 25 + remove-driver.sh | 113 + rtl8821c.mk | 45 + rtw88_8821cu.conf | 1 + runwpa | 20 + save-log.sh | 34 + supported-device-IDs | 48 + wlan0dhcp | 16 + 724 files changed, 771892 insertions(+) create mode 100644 8821cu.conf create mode 100755 ARM64_RPI.sh create mode 100755 ARM_RPI.sh create mode 100644 Kconfig create mode 100644 LICENSE create mode 100644 Makefile create mode 100644 README.md create mode 100644 clean create mode 100644 core/crypto/aes-ccm.c create mode 100644 core/crypto/aes-ctr.c create mode 100644 core/crypto/aes-gcm.c create mode 100644 core/crypto/aes-internal-enc.c create mode 100644 core/crypto/aes-internal.c create mode 100644 core/crypto/aes-omac1.c create mode 100644 core/crypto/aes-siv.c create mode 100644 core/crypto/aes.h create mode 100644 core/crypto/aes_i.h create mode 100644 core/crypto/aes_siv.h create mode 100644 core/crypto/aes_wrap.h create mode 100644 core/crypto/ccmp.c create mode 100644 core/crypto/gcmp.c create mode 100644 core/crypto/rtw_crypto_wrap.c create mode 100644 core/crypto/rtw_crypto_wrap.h create mode 100644 core/crypto/sha256-internal.c create mode 100644 core/crypto/sha256-prf.c create mode 100644 core/crypto/sha256.c create mode 100644 core/crypto/sha256.h create mode 100644 core/crypto/sha256_i.h create mode 100644 core/crypto/wlancrypto_wrap.h create mode 100644 core/efuse/rtw_efuse.c create mode 100755 core/mesh/rtw_mesh.c create mode 100644 core/mesh/rtw_mesh.h create mode 100644 core/mesh/rtw_mesh_hwmp.c create mode 100644 core/mesh/rtw_mesh_hwmp.h create mode 100644 core/mesh/rtw_mesh_pathtbl.c create mode 100644 core/mesh/rtw_mesh_pathtbl.h create mode 100644 core/monitor/rtw_radiotap.c create mode 100644 core/monitor/rtw_radiotap.h create mode 100755 core/rtw_ap.c create mode 100644 core/rtw_beamforming.c create mode 100644 core/rtw_br_ext.c create mode 100644 core/rtw_bt_mp.c create mode 100644 core/rtw_btcoex.c create mode 100644 core/rtw_btcoex_wifionly.c create mode 100644 core/rtw_chplan.c create mode 100644 core/rtw_chplan.h create mode 100755 core/rtw_cmd.c create mode 100755 core/rtw_debug.c create mode 100644 core/rtw_eeprom.c create mode 100755 core/rtw_ft.c create mode 100755 core/rtw_ieee80211.c create mode 100644 core/rtw_io.c create mode 100644 core/rtw_ioctl_query.c create mode 100644 core/rtw_ioctl_set.c create mode 100644 core/rtw_iol.c create mode 100755 core/rtw_mbo.c create mode 100644 core/rtw_mem.c create mode 100644 core/rtw_mi.c create mode 100755 core/rtw_mlme.c create mode 100755 core/rtw_mlme_ext.c create mode 100644 core/rtw_mp.c create mode 100644 core/rtw_odm.c create mode 100644 core/rtw_p2p.c create mode 100644 core/rtw_pwrctrl.c create mode 100755 core/rtw_recv.c create mode 100644 core/rtw_rf.c create mode 100644 core/rtw_rm.c create mode 100644 core/rtw_rm_fsm.c create mode 100644 core/rtw_rm_util.c create mode 100644 core/rtw_roch.c create mode 100644 core/rtw_rson.c create mode 100644 core/rtw_sdio.c create mode 100644 core/rtw_security.c create mode 100644 core/rtw_sreset.c create mode 100644 core/rtw_sta_mgt.c create mode 100644 core/rtw_swcrypto.c create mode 100644 core/rtw_tdls.c create mode 100755 core/rtw_vht.c create mode 100644 core/rtw_wapi.c create mode 100644 core/rtw_wapi_sms4.c create mode 100755 core/rtw_wlan_util.c create mode 100755 core/rtw_wnm.c create mode 100644 core/rtw_xmit.c create mode 100644 core/wds/rtw_wds.c create mode 100644 core/wds/rtw_wds.h create mode 100644 dkms.conf create mode 100644 docs/Driver_Configuration_for_RF_Regulatory_Certification.pdf create mode 100644 docs/HowTo_enable_and_verify_TDLS_function_in_Wi-Fi_driver.pdf create mode 100644 docs/HowTo_enable_the_power_saving_functionality.pdf create mode 100644 docs/HowTo_support_WIFI_certification_test.pdf create mode 100644 docs/HowTo_support_more_VidPids.pdf create mode 100644 docs/How_to_append_vendor_specific_ie_to_driver_management_frames.pdf create mode 100644 docs/How_to_enable_Realtek_RSON_function.pdf create mode 100644 docs/How_to_set_driver_debug_log_level.pdf create mode 100644 docs/Miracast_for_Realtek_WiFi.pdf create mode 100644 docs/Quick_Start_Guide_for_Adaptivity_and_Carrier_Sensing_Test.pdf create mode 100644 docs/Quick_Start_Guide_for_Bridge.pdf create mode 100644 docs/Quick_Start_Guide_for_Driver_Compilation_and_Installation.pdf create mode 100644 docs/Quick_Start_Guide_for_SoftAP.pdf create mode 100644 docs/Quick_Start_Guide_for_Station_Mode.pdf create mode 100644 docs/Quick_Start_Guide_for_WOW.pdf create mode 100644 docs/Quick_Start_Guide_for_WPA3.pdf create mode 100644 docs/Quick_Start_Guide_for_wpa_supplicant_WiFi_P2P_test.pdf create mode 100644 docs/RTK_P2P_WFD_Programming_guide.pdf create mode 100644 docs/Realtek_WiFi_concurrent_mode_Introduction.pdf create mode 100644 docs/ReleaseNotes.pdf create mode 100644 docs/SoftAP_Mode_features.pdf create mode 100644 docs/Wireless_tools_porting_guide.pdf create mode 100644 docs/linux_dhcp_server_notes.txt create mode 100644 docs/wpa_cli_with_wpa_supplicant.pdf create mode 100755 edit-options.sh create mode 100644 hal/HalPwrSeqCmd.c create mode 100644 hal/btc/btc_basic_types.h create mode 100644 hal/btc/halbtc8821c1ant.c create mode 100644 hal/btc/halbtc8821c1ant.h create mode 100644 hal/btc/halbtc8821c2ant.c create mode 100644 hal/btc/halbtc8821c2ant.h create mode 100755 hal/btc/halbtc8821cwifionly.c create mode 100755 hal/btc/halbtc8821cwifionly.h create mode 100644 hal/btc/halbtcoutsrc.h create mode 100644 hal/btc/mp_precomp.h create mode 100644 hal/efuse/efuse_mask.h create mode 100644 hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.c create mode 100644 hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.h create mode 100644 hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.c create mode 100644 hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.h create mode 100644 hal/efuse/rtl8821c/HalEfuseMask8821C_USB.c create mode 100644 hal/efuse/rtl8821c/HalEfuseMask8821C_USB.h create mode 100644 hal/hal_btcoex.c create mode 100644 hal/hal_btcoex_wifionly.c create mode 100644 hal/hal_com.c create mode 100644 hal/hal_com_c2h.h create mode 100644 hal/hal_com_phycfg.c create mode 100644 hal/hal_dm.c create mode 100644 hal/hal_dm.h create mode 100644 hal/hal_dm_acs.c create mode 100644 hal/hal_dm_acs.h create mode 100644 hal/hal_halmac.c create mode 100644 hal/hal_halmac.h create mode 100755 hal/hal_hci/hal_usb.c create mode 100644 hal/hal_intf.c create mode 100644 hal/hal_mcc.c create mode 100644 hal/hal_mp.c create mode 100644 hal/hal_phy.c create mode 100644 hal/halmac/halmac_2_platform.h create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_8821c_cfg.h create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_cfg_wmac_8821c.c create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_cfg_wmac_8821c.h create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_common_8821c.c create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_common_8821c.h create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_gpio_8821c.c create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_gpio_8821c.h create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.c create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.h create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_phy_8821c.c create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_pwr_seq_8821c.c create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_pwr_seq_8821c.h create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_usb_8821c.c create mode 100644 hal/halmac/halmac_88xx/halmac_8821c/halmac_usb_8821c.h create mode 100644 hal/halmac/halmac_88xx/halmac_88xx_cfg.h create mode 100644 hal/halmac/halmac_88xx/halmac_bb_rf_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_bb_rf_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_common_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_common_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_efuse_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_efuse_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_flash_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_flash_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_fw_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_fw_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_gpio_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_gpio_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_init_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_init_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_mimo_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_mimo_88xx.h create mode 100644 hal/halmac/halmac_88xx/halmac_usb_88xx.c create mode 100644 hal/halmac/halmac_88xx/halmac_usb_88xx.h create mode 100644 hal/halmac/halmac_api.c create mode 100644 hal/halmac/halmac_api.h create mode 100644 hal/halmac/halmac_bit2.h create mode 100644 hal/halmac/halmac_bit_8197f.h create mode 100644 hal/halmac/halmac_bit_8812f.h create mode 100644 hal/halmac/halmac_bit_8814b.h create mode 100644 hal/halmac/halmac_bit_8821c.h create mode 100644 hal/halmac/halmac_bit_8822b.h create mode 100644 hal/halmac/halmac_bit_8822c.h create mode 100644 hal/halmac/halmac_dbg.c create mode 100644 hal/halmac/halmac_dbg.h create mode 100644 hal/halmac/halmac_fw_info.h create mode 100644 hal/halmac/halmac_fw_offload_c2h_ap.h create mode 100644 hal/halmac/halmac_fw_offload_c2h_nic.h create mode 100644 hal/halmac/halmac_fw_offload_h2c_ap.h create mode 100644 hal/halmac/halmac_fw_offload_h2c_nic.h create mode 100644 hal/halmac/halmac_gpio_cmd.h create mode 100644 hal/halmac/halmac_h2c_extra_info_ap.h create mode 100644 hal/halmac/halmac_h2c_extra_info_nic.h create mode 100644 hal/halmac/halmac_hw_cfg.h create mode 100644 hal/halmac/halmac_intf_phy_cmd.h create mode 100644 hal/halmac/halmac_original_c2h_ap.h create mode 100644 hal/halmac/halmac_original_c2h_nic.h create mode 100644 hal/halmac/halmac_original_h2c_ap.h create mode 100644 hal/halmac/halmac_original_h2c_nic.h create mode 100644 hal/halmac/halmac_pcie_reg.h create mode 100644 hal/halmac/halmac_pwr_seq_cmd.h create mode 100644 hal/halmac/halmac_reg2.h create mode 100644 hal/halmac/halmac_reg_8197f.h create mode 100644 hal/halmac/halmac_reg_8812f.h create mode 100644 hal/halmac/halmac_reg_8814b.h create mode 100644 hal/halmac/halmac_reg_8821c.h create mode 100644 hal/halmac/halmac_reg_8822b.h create mode 100644 hal/halmac/halmac_reg_8822c.h create mode 100644 hal/halmac/halmac_rx_bd_nic.h create mode 100644 hal/halmac/halmac_rx_desc_ap.h create mode 100644 hal/halmac/halmac_rx_desc_chip.h create mode 100644 hal/halmac/halmac_rx_desc_nic.h create mode 100644 hal/halmac/halmac_sdio_reg.h create mode 100644 hal/halmac/halmac_state_machine.h create mode 100644 hal/halmac/halmac_tx_bd_nic.h create mode 100644 hal/halmac/halmac_tx_desc_ap.h create mode 100644 hal/halmac/halmac_tx_desc_buffer_ap.h create mode 100644 hal/halmac/halmac_tx_desc_buffer_chip.h create mode 100644 hal/halmac/halmac_tx_desc_buffer_nic.h create mode 100644 hal/halmac/halmac_tx_desc_chip.h create mode 100644 hal/halmac/halmac_tx_desc_ie_ap.h create mode 100644 hal/halmac/halmac_tx_desc_ie_chip.h create mode 100644 hal/halmac/halmac_tx_desc_ie_nic.h create mode 100644 hal/halmac/halmac_tx_desc_nic.h create mode 100644 hal/halmac/halmac_type.h create mode 100644 hal/halmac/halmac_usb_reg.h create mode 100644 hal/led/hal_led.c create mode 100644 hal/led/hal_usb_led.c create mode 100644 hal/phydm/ap_makefile.mk create mode 100644 hal/phydm/halhwimg.h create mode 100644 hal/phydm/halrf/halphyrf_ap.c create mode 100644 hal/phydm/halrf/halphyrf_ap.h create mode 100644 hal/phydm/halrf/halphyrf_ce.c create mode 100644 hal/phydm/halrf/halphyrf_ce.h create mode 100644 hal/phydm/halrf/halphyrf_iot.c create mode 100644 hal/phydm/halrf/halphyrf_iot.h create mode 100644 hal/phydm/halrf/halphyrf_win.c create mode 100644 hal/phydm/halrf/halphyrf_win.h create mode 100644 hal/phydm/halrf/halrf.c create mode 100644 hal/phydm/halrf/halrf.h create mode 100644 hal/phydm/halrf/halrf_debug.c create mode 100644 hal/phydm/halrf/halrf_debug.h create mode 100644 hal/phydm/halrf/halrf_dpk.h create mode 100644 hal/phydm/halrf/halrf_features.h create mode 100644 hal/phydm/halrf/halrf_iqk.h create mode 100644 hal/phydm/halrf/halrf_kfree.c create mode 100644 hal/phydm/halrf/halrf_kfree.h create mode 100644 hal/phydm/halrf/halrf_powertracking.c create mode 100644 hal/phydm/halrf/halrf_powertracking.h create mode 100644 hal/phydm/halrf/halrf_powertracking_ap.c create mode 100644 hal/phydm/halrf/halrf_powertracking_ap.h create mode 100644 hal/phydm/halrf/halrf_powertracking_ce.c create mode 100644 hal/phydm/halrf/halrf_powertracking_ce.h create mode 100644 hal/phydm/halrf/halrf_powertracking_iot.c create mode 100644 hal/phydm/halrf/halrf_powertracking_iot.h create mode 100644 hal/phydm/halrf/halrf_powertracking_win.c create mode 100644 hal/phydm/halrf/halrf_powertracking_win.h create mode 100644 hal/phydm/halrf/halrf_psd.c create mode 100644 hal/phydm/halrf/halrf_psd.h create mode 100644 hal/phydm/halrf/halrf_txgapcal.c create mode 100644 hal/phydm/halrf/halrf_txgapcal.h create mode 100644 hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.c create mode 100644 hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.h create mode 100644 hal/phydm/halrf/rtl8821c/halrf_8821c.c create mode 100644 hal/phydm/halrf/rtl8821c/halrf_8821c.h create mode 100644 hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.c create mode 100644 hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.h create mode 100644 hal/phydm/halrf/rtl8821c/version_rtl8821c_rf.h create mode 100644 hal/phydm/mp_precomp.h create mode 100644 hal/phydm/phydm.c create mode 100644 hal/phydm/phydm.h create mode 100644 hal/phydm/phydm.mk create mode 100644 hal/phydm/phydm_adaptivity.c create mode 100644 hal/phydm/phydm_adaptivity.h create mode 100644 hal/phydm/phydm_adc_sampling.c create mode 100644 hal/phydm/phydm_adc_sampling.h create mode 100644 hal/phydm/phydm_antdect.c create mode 100644 hal/phydm/phydm_antdect.h create mode 100644 hal/phydm/phydm_antdiv.c create mode 100644 hal/phydm/phydm_antdiv.h create mode 100644 hal/phydm/phydm_api.c create mode 100644 hal/phydm/phydm_api.h create mode 100644 hal/phydm/phydm_auto_dbg.c create mode 100644 hal/phydm/phydm_auto_dbg.h create mode 100644 hal/phydm/phydm_beamforming.c create mode 100644 hal/phydm/phydm_beamforming.h create mode 100644 hal/phydm/phydm_cck_pd.c create mode 100644 hal/phydm/phydm_cck_pd.h create mode 100644 hal/phydm/phydm_cck_rx_pathdiv.c create mode 100644 hal/phydm/phydm_cck_rx_pathdiv.h create mode 100644 hal/phydm/phydm_ccx.c create mode 100644 hal/phydm/phydm_ccx.h create mode 100644 hal/phydm/phydm_cfotracking.c create mode 100644 hal/phydm/phydm_cfotracking.h create mode 100644 hal/phydm/phydm_debug.c create mode 100644 hal/phydm/phydm_debug.h create mode 100644 hal/phydm/phydm_dfs.c create mode 100644 hal/phydm/phydm_dfs.h create mode 100644 hal/phydm/phydm_dig.c create mode 100644 hal/phydm/phydm_dig.h create mode 100644 hal/phydm/phydm_direct_bf.c create mode 100644 hal/phydm/phydm_direct_bf.h create mode 100644 hal/phydm/phydm_dynamictxpower.c create mode 100644 hal/phydm/phydm_dynamictxpower.h create mode 100644 hal/phydm/phydm_features.h create mode 100644 hal/phydm/phydm_features_ap.h create mode 100644 hal/phydm/phydm_features_ce.h create mode 100644 hal/phydm/phydm_features_ce2_kernel.h create mode 100644 hal/phydm/phydm_features_iot.h create mode 100644 hal/phydm/phydm_features_win.h create mode 100644 hal/phydm/phydm_hwconfig.c create mode 100644 hal/phydm/phydm_hwconfig.h create mode 100644 hal/phydm/phydm_interface.c create mode 100644 hal/phydm/phydm_interface.h create mode 100644 hal/phydm/phydm_lna_sat.c create mode 100644 hal/phydm/phydm_lna_sat.h create mode 100644 hal/phydm/phydm_math_lib.c create mode 100644 hal/phydm/phydm_math_lib.h create mode 100644 hal/phydm/phydm_mp.c create mode 100644 hal/phydm/phydm_mp.h create mode 100644 hal/phydm/phydm_noisemonitor.c create mode 100644 hal/phydm/phydm_noisemonitor.h create mode 100644 hal/phydm/phydm_pathdiv.c create mode 100644 hal/phydm/phydm_pathdiv.h create mode 100644 hal/phydm/phydm_phystatus.c create mode 100644 hal/phydm/phydm_phystatus.h create mode 100644 hal/phydm/phydm_pmac_tx_setting.c create mode 100644 hal/phydm/phydm_pmac_tx_setting.h create mode 100644 hal/phydm/phydm_pow_train.c create mode 100644 hal/phydm/phydm_pow_train.h create mode 100644 hal/phydm/phydm_pre_define.h create mode 100644 hal/phydm/phydm_precomp.h create mode 100644 hal/phydm/phydm_primary_cca.c create mode 100644 hal/phydm/phydm_primary_cca.h create mode 100644 hal/phydm/phydm_psd.c create mode 100644 hal/phydm/phydm_psd.h create mode 100644 hal/phydm/phydm_rainfo.c create mode 100644 hal/phydm/phydm_rainfo.h create mode 100644 hal/phydm/phydm_reg.h create mode 100644 hal/phydm/phydm_regdefine11ac.h create mode 100644 hal/phydm/phydm_regdefine11n.h create mode 100644 hal/phydm/phydm_regtable.h create mode 100644 hal/phydm/phydm_rssi_monitor.c create mode 100644 hal/phydm/phydm_rssi_monitor.h create mode 100644 hal/phydm/phydm_smt_ant.c create mode 100644 hal/phydm/phydm_smt_ant.h create mode 100644 hal/phydm/phydm_soml.c create mode 100644 hal/phydm/phydm_soml.h create mode 100644 hal/phydm/phydm_types.h create mode 100644 hal/phydm/rtl8821c/halhwimg8821c_bb.c create mode 100644 hal/phydm/rtl8821c/halhwimg8821c_bb.h create mode 100644 hal/phydm/rtl8821c/halhwimg8821c_mac.c create mode 100644 hal/phydm/rtl8821c/halhwimg8821c_mac.h create mode 100644 hal/phydm/rtl8821c/mp_precomp.h create mode 100644 hal/phydm/rtl8821c/phydm_hal_api8821c.c create mode 100644 hal/phydm/rtl8821c/phydm_hal_api8821c.h create mode 100644 hal/phydm/rtl8821c/phydm_regconfig8821c.c create mode 100644 hal/phydm/rtl8821c/phydm_regconfig8821c.h create mode 100644 hal/phydm/rtl8821c/phydm_rtl8821c.c create mode 100644 hal/phydm/rtl8821c/phydm_rtl8821c.h create mode 100644 hal/phydm/rtl8821c/version_rtl8821c.h create mode 100644 hal/phydm/sd4_phydm_2_kernel.mk create mode 100644 hal/phydm/txbf/halcomtxbf.c create mode 100644 hal/phydm/txbf/halcomtxbf.h create mode 100644 hal/phydm/txbf/haltxbf8192e.c create mode 100644 hal/phydm/txbf/haltxbf8192e.h create mode 100644 hal/phydm/txbf/haltxbf8814a.c create mode 100644 hal/phydm/txbf/haltxbf8814a.h create mode 100644 hal/phydm/txbf/haltxbf8822b.c create mode 100644 hal/phydm/txbf/haltxbf8822b.h create mode 100644 hal/phydm/txbf/haltxbfinterface.c create mode 100644 hal/phydm/txbf/haltxbfinterface.h create mode 100644 hal/phydm/txbf/haltxbfjaguar.c create mode 100644 hal/phydm/txbf/haltxbfjaguar.h create mode 100644 hal/phydm/txbf/phydm_hal_txbf_api.c create mode 100644 hal/phydm/txbf/phydm_hal_txbf_api.h create mode 100644 hal/rtl8821c/hal8821c_fw.c create mode 100644 hal/rtl8821c/hal8821c_fw.h create mode 100644 hal/rtl8821c/rtl8821c.h create mode 100644 hal/rtl8821c/rtl8821c_cmd.c create mode 100644 hal/rtl8821c/rtl8821c_dm.c create mode 100644 hal/rtl8821c/rtl8821c_halinit.c create mode 100644 hal/rtl8821c/rtl8821c_mac.c create mode 100755 hal/rtl8821c/rtl8821c_ops.c create mode 100644 hal/rtl8821c/rtl8821c_phy.c create mode 100644 hal/rtl8821c/usb/rtl8821cu.h create mode 100644 hal/rtl8821c/usb/rtl8821cu_halinit.c create mode 100644 hal/rtl8821c/usb/rtl8821cu_halmac.c create mode 100644 hal/rtl8821c/usb/rtl8821cu_io.c create mode 100644 hal/rtl8821c/usb/rtl8821cu_led.c create mode 100644 hal/rtl8821c/usb/rtl8821cu_ops.c create mode 100644 hal/rtl8821c/usb/rtl8821cu_recv.c create mode 100755 hal/rtl8821c/usb/rtl8821cu_xmit.c create mode 100644 halmac.mk create mode 100644 ifcfg-wlan0 create mode 100644 include/Hal8188EPhyCfg.h create mode 100644 include/Hal8188EPhyReg.h create mode 100644 include/Hal8188EPwrSeq.h create mode 100644 include/Hal8188FPhyCfg.h create mode 100644 include/Hal8188FPhyReg.h create mode 100644 include/Hal8188FPwrSeq.h create mode 100644 include/Hal8192EPhyCfg.h create mode 100644 include/Hal8192EPhyReg.h create mode 100644 include/Hal8192EPwrSeq.h create mode 100644 include/Hal8192FPhyCfg.h create mode 100644 include/Hal8192FPhyReg.h create mode 100644 include/Hal8192FPwrSeq.h create mode 100644 include/Hal8703BPhyCfg.h create mode 100644 include/Hal8703BPhyReg.h create mode 100644 include/Hal8703BPwrSeq.h create mode 100644 include/Hal8710BPhyCfg.h create mode 100644 include/Hal8710BPhyReg.h create mode 100644 include/Hal8710BPwrSeq.h create mode 100644 include/Hal8723BPhyCfg.h create mode 100644 include/Hal8723BPhyReg.h create mode 100644 include/Hal8723BPwrSeq.h create mode 100644 include/Hal8723DPhyCfg.h create mode 100644 include/Hal8723DPhyReg.h create mode 100644 include/Hal8723DPwrSeq.h create mode 100644 include/Hal8723PwrSeq.h create mode 100644 include/Hal8812PhyCfg.h create mode 100644 include/Hal8812PhyReg.h create mode 100644 include/Hal8812PwrSeq.h create mode 100644 include/Hal8814PhyCfg.h create mode 100644 include/Hal8814PhyReg.h create mode 100644 include/Hal8814PwrSeq.h create mode 100644 include/Hal8821APwrSeq.h create mode 100644 include/HalPwrSeqCmd.h create mode 100644 include/HalVerDef.h create mode 100644 include/autoconf.h create mode 100644 include/basic_types.h create mode 100644 include/byteorder/big_endian.h create mode 100644 include/byteorder/generic.h create mode 100644 include/byteorder/little_endian.h create mode 100644 include/byteorder/swab.h create mode 100644 include/byteorder/swabb.h create mode 100644 include/circ_buf.h create mode 100644 include/cmd_osdep.h create mode 100644 include/cmn_info/rtw_sta_info.h create mode 100644 include/custom_gpio.h create mode 100644 include/drv_conf.h create mode 100755 include/drv_types.h create mode 100644 include/drv_types_ce.h create mode 100644 include/drv_types_gspi.h create mode 100644 include/drv_types_linux.h create mode 100644 include/drv_types_pci.h create mode 100644 include/drv_types_sdio.h create mode 100644 include/drv_types_xp.h create mode 100644 include/ethernet.h create mode 100644 include/gspi_hal.h create mode 100644 include/gspi_ops.h create mode 100644 include/gspi_ops_linux.h create mode 100644 include/gspi_osintf.h create mode 100644 include/h2clbk.h create mode 100644 include/hal_btcoex.h create mode 100644 include/hal_btcoex_wifionly.h create mode 100755 include/hal_com.h create mode 100755 include/hal_com_h2c.h create mode 100644 include/hal_com_led.h create mode 100755 include/hal_com_phycfg.h create mode 100644 include/hal_com_reg.h create mode 100644 include/hal_data.h create mode 100644 include/hal_gspi.h create mode 100644 include/hal_ic_cfg.h create mode 100644 include/hal_intf.h create mode 100644 include/hal_pg.h create mode 100644 include/hal_phy.h create mode 100644 include/hal_phy_reg.h create mode 100644 include/hal_sdio.h create mode 100644 include/hal_sdio_coex.h create mode 100755 include/ieee80211.h create mode 100755 include/ieee80211.h.orig create mode 100644 include/ieee80211_ext.h create mode 100644 include/if_ether.h create mode 100644 include/ip.h create mode 100644 include/linux/wireless.h create mode 100644 include/mlme_osdep.h create mode 100644 include/nic_spec.h create mode 100644 include/osdep_intf.h create mode 100644 include/osdep_service.h create mode 100644 include/osdep_service_bsd.h create mode 100644 include/osdep_service_ce.h create mode 100755 include/osdep_service_linux.h create mode 100644 include/osdep_service_xp.h create mode 100644 include/pci_hal.h create mode 100644 include/pci_ops.h create mode 100644 include/pci_osintf.h create mode 100644 include/recv_osdep.h create mode 100644 include/rtl8188e_cmd.h create mode 100644 include/rtl8188e_dm.h create mode 100644 include/rtl8188e_hal.h create mode 100644 include/rtl8188e_led.h create mode 100644 include/rtl8188e_recv.h create mode 100644 include/rtl8188e_rf.h create mode 100644 include/rtl8188e_spec.h create mode 100644 include/rtl8188e_sreset.h create mode 100644 include/rtl8188e_xmit.h create mode 100644 include/rtl8188f_cmd.h create mode 100644 include/rtl8188f_dm.h create mode 100644 include/rtl8188f_hal.h create mode 100644 include/rtl8188f_led.h create mode 100644 include/rtl8188f_recv.h create mode 100644 include/rtl8188f_rf.h create mode 100644 include/rtl8188f_spec.h create mode 100644 include/rtl8188f_sreset.h create mode 100644 include/rtl8188f_xmit.h create mode 100644 include/rtl8192e_cmd.h create mode 100644 include/rtl8192e_dm.h create mode 100644 include/rtl8192e_hal.h create mode 100644 include/rtl8192e_led.h create mode 100644 include/rtl8192e_recv.h create mode 100644 include/rtl8192e_rf.h create mode 100644 include/rtl8192e_spec.h create mode 100644 include/rtl8192e_sreset.h create mode 100644 include/rtl8192e_xmit.h create mode 100644 include/rtl8192f_cmd.h create mode 100644 include/rtl8192f_dm.h create mode 100644 include/rtl8192f_hal.h create mode 100644 include/rtl8192f_led.h create mode 100644 include/rtl8192f_recv.h create mode 100644 include/rtl8192f_rf.h create mode 100644 include/rtl8192f_spec.h create mode 100644 include/rtl8192f_sreset.h create mode 100644 include/rtl8192f_xmit.h create mode 100644 include/rtl8703b_cmd.h create mode 100644 include/rtl8703b_dm.h create mode 100644 include/rtl8703b_hal.h create mode 100644 include/rtl8703b_led.h create mode 100644 include/rtl8703b_recv.h create mode 100644 include/rtl8703b_rf.h create mode 100644 include/rtl8703b_spec.h create mode 100644 include/rtl8703b_sreset.h create mode 100644 include/rtl8703b_xmit.h create mode 100644 include/rtl8710b_cmd.h create mode 100644 include/rtl8710b_dm.h create mode 100644 include/rtl8710b_hal.h create mode 100644 include/rtl8710b_led.h create mode 100644 include/rtl8710b_lps_poff.h create mode 100644 include/rtl8710b_recv.h create mode 100644 include/rtl8710b_rf.h create mode 100644 include/rtl8710b_spec.h create mode 100644 include/rtl8710b_sreset.h create mode 100644 include/rtl8710b_xmit.h create mode 100644 include/rtl8723b_cmd.h create mode 100644 include/rtl8723b_dm.h create mode 100755 include/rtl8723b_hal.h create mode 100755 include/rtl8723b_led.h create mode 100755 include/rtl8723b_recv.h create mode 100644 include/rtl8723b_rf.h create mode 100755 include/rtl8723b_spec.h create mode 100644 include/rtl8723b_sreset.h create mode 100755 include/rtl8723b_xmit.h create mode 100644 include/rtl8723d_cmd.h create mode 100644 include/rtl8723d_dm.h create mode 100644 include/rtl8723d_hal.h create mode 100644 include/rtl8723d_led.h create mode 100644 include/rtl8723d_lps_poff.h create mode 100644 include/rtl8723d_recv.h create mode 100644 include/rtl8723d_rf.h create mode 100644 include/rtl8723d_spec.h create mode 100644 include/rtl8723d_sreset.h create mode 100644 include/rtl8723d_xmit.h create mode 100644 include/rtl8723f_hal.h create mode 100644 include/rtl8723fs_hal.h create mode 100644 include/rtl8723fu_hal.h create mode 100644 include/rtl8812a_cmd.h create mode 100644 include/rtl8812a_dm.h create mode 100644 include/rtl8812a_hal.h create mode 100644 include/rtl8812a_led.h create mode 100644 include/rtl8812a_recv.h create mode 100644 include/rtl8812a_rf.h create mode 100644 include/rtl8812a_spec.h create mode 100644 include/rtl8812a_sreset.h create mode 100644 include/rtl8812a_xmit.h create mode 100755 include/rtl8814a_cmd.h create mode 100644 include/rtl8814a_dm.h create mode 100755 include/rtl8814a_hal.h create mode 100644 include/rtl8814a_led.h create mode 100755 include/rtl8814a_recv.h create mode 100644 include/rtl8814a_rf.h create mode 100755 include/rtl8814a_spec.h create mode 100644 include/rtl8814a_sreset.h create mode 100755 include/rtl8814a_xmit.h create mode 100755 include/rtl8814b_hal.h create mode 100644 include/rtl8814be_hal.h create mode 100755 include/rtl8814bu_hal.h create mode 100644 include/rtl8821a_spec.h create mode 100644 include/rtl8821a_xmit.h create mode 100644 include/rtl8821c_dm.h create mode 100644 include/rtl8821c_hal.h create mode 100644 include/rtl8821c_spec.h create mode 100755 include/rtl8821ce_hal.h create mode 100644 include/rtl8821cs_hal.h create mode 100644 include/rtl8821cu_hal.h create mode 100644 include/rtl8822b_hal.h create mode 100755 include/rtl8822be_hal.h create mode 100644 include/rtl8822bs_hal.h create mode 100644 include/rtl8822bu_hal.h create mode 100755 include/rtl8822c_hal.h create mode 100755 include/rtl8822ce_hal.h create mode 100755 include/rtl8822cs_hal.h create mode 100755 include/rtl8822cu_hal.h create mode 100644 include/rtw_android.h create mode 100644 include/rtw_ap.h create mode 100644 include/rtw_beamforming.h create mode 100644 include/rtw_br_ext.h create mode 100644 include/rtw_bt_mp.h create mode 100644 include/rtw_btcoex.h create mode 100644 include/rtw_btcoex_wifionly.h create mode 100644 include/rtw_byteorder.h create mode 100644 include/rtw_cmd.h create mode 100755 include/rtw_debug.h create mode 100644 include/rtw_eeprom.h create mode 100644 include/rtw_efuse.h create mode 100644 include/rtw_event.h create mode 100755 include/rtw_ft.h create mode 100644 include/rtw_ht.h create mode 100644 include/rtw_io.h create mode 100644 include/rtw_ioctl.h create mode 100644 include/rtw_ioctl_query.h create mode 100644 include/rtw_ioctl_set.h create mode 100644 include/rtw_iol.h create mode 100755 include/rtw_mbo.h create mode 100644 include/rtw_mcc.h create mode 100644 include/rtw_mem.h create mode 100644 include/rtw_mi.h create mode 100755 include/rtw_mlme.h create mode 100755 include/rtw_mlme_ext.h create mode 100755 include/rtw_mlme_ext.h.orig create mode 100644 include/rtw_mp.h create mode 100644 include/rtw_mp_phy_regdef.h create mode 100644 include/rtw_odm.h create mode 100644 include/rtw_p2p.h create mode 100644 include/rtw_pwrctrl.h create mode 100644 include/rtw_qos.h create mode 100644 include/rtw_recv.h create mode 100644 include/rtw_rf.h create mode 100644 include/rtw_rm.h create mode 100644 include/rtw_rm_fsm.h create mode 100644 include/rtw_rm_util.h create mode 100644 include/rtw_roch.h create mode 100644 include/rtw_rson.h create mode 100644 include/rtw_sdio.h create mode 100644 include/rtw_security.h create mode 100644 include/rtw_sreset.h create mode 100644 include/rtw_swcrypto.h create mode 100644 include/rtw_tdls.h create mode 100644 include/rtw_version.h create mode 100755 include/rtw_vht.h create mode 100644 include/rtw_wapi.h create mode 100755 include/rtw_wnm.h create mode 100644 include/rtw_xmit.h create mode 100644 include/sdio_hal.h create mode 100644 include/sdio_ops.h create mode 100644 include/sdio_ops_ce.h create mode 100644 include/sdio_ops_linux.h create mode 100644 include/sdio_ops_xp.h create mode 100644 include/sdio_osintf.h create mode 100755 include/sta_info.h create mode 100644 include/sta_info.h.orig create mode 100644 include/usb_hal.h create mode 100644 include/usb_ops.h create mode 100644 include/usb_ops_linux.h create mode 100644 include/usb_osintf.h create mode 100644 include/usb_vendor_req.h create mode 100755 include/wifi.h create mode 100644 include/wlan_bssdef.h create mode 100644 include/xmit_osdep.h create mode 100755 install-driver.sh create mode 100644 os_dep/linux/custom_gpio_linux.c create mode 100755 os_dep/linux/ioctl_cfg80211.c create mode 100644 os_dep/linux/ioctl_cfg80211.h create mode 100644 os_dep/linux/ioctl_linux.c create mode 100644 os_dep/linux/ioctl_mp.c create mode 100644 os_dep/linux/mlme_linux.c create mode 100644 os_dep/linux/nlrtw.c create mode 100644 os_dep/linux/nlrtw.h create mode 100644 os_dep/linux/os_intfs.c create mode 100644 os_dep/linux/recv_linux.c create mode 100644 os_dep/linux/rhashtable.c create mode 100644 os_dep/linux/rhashtable.h create mode 100644 os_dep/linux/rtw_android.c create mode 100644 os_dep/linux/rtw_cfgvendor.c create mode 100644 os_dep/linux/rtw_cfgvendor.h create mode 100755 os_dep/linux/rtw_proc.c create mode 100755 os_dep/linux/rtw_proc.h create mode 100644 os_dep/linux/rtw_rhashtable.c create mode 100644 os_dep/linux/rtw_rhashtable.h create mode 100644 os_dep/linux/usb_intf.c create mode 100755 os_dep/linux/usb_ops_linux.c create mode 100644 os_dep/linux/wifi_regd.c create mode 100644 os_dep/linux/wifi_regd.h create mode 100644 os_dep/linux/xmit_linux.c create mode 100644 os_dep/osdep_service.c create mode 100644 platform/custom_country_chplan.h create mode 100644 platform/platform_ARM_SUN50IW1P1_sdio.c create mode 100644 platform/platform_ARM_SUNnI_sdio.c create mode 100644 platform/platform_ARM_SUNxI_sdio.c create mode 100644 platform/platform_ARM_SUNxI_usb.c create mode 100644 platform/platform_ARM_WMT_sdio.c create mode 100644 platform/platform_RTK_DMP_usb.c create mode 100644 platform/platform_aml_s905_sdio.c create mode 100644 platform/platform_aml_s905_sdio.h create mode 100644 platform/platform_arm_act_sdio.c create mode 100644 platform/platform_hisilicon_hi3798_sdio.c create mode 100644 platform/platform_hisilicon_hi3798_sdio.h create mode 100644 platform/platform_ops.c create mode 100644 platform/platform_ops.h create mode 100644 platform/platform_sprd_sdio.c create mode 100644 platform/platform_zte_zx296716_sdio.c create mode 100644 platform/platform_zte_zx296716_sdio.h create mode 100755 remove-driver.sh create mode 100644 rtl8821c.mk create mode 100644 rtw88_8821cu.conf create mode 100644 runwpa create mode 100755 save-log.sh create mode 100644 supported-device-IDs create mode 100644 wlan0dhcp diff --git a/8821cu.conf b/8821cu.conf new file mode 100644 index 0000000..f38db09 --- /dev/null +++ b/8821cu.conf @@ -0,0 +1,159 @@ +# /etc/modprobe.d/8821cu.conf +# +# Purpose: Allow easy access to specific driver options. +# +# Warning: Some adapters based on the rtl8821cu chipset may require the +# `rtw_RFE_type` option to be set. If wifi or bluetooth does not work +# after driver installation, see the appropriate section in the below +# documentation. +# +# Edit the following line to change, add or delete options: +options 8821cu rtw_drv_log_level=0 rtw_led_ctrl=1 rtw_vht_enable=1 rtw_power_mgnt=1 rtw_dfs_region_domain=0 +# +# After editing is complete, save this file (if using nano: Ctrl + x, y, Enter) +# and reboot to activate the changes. +# +# Documentation: +# +# ----- +# +# Log options ( rtw_drv_log_level ) +# +# 0 = NONE (default) +# 1 = ALWAYS +# 2 = ERROR +# 3 = WARNING +# 4 = INFO +# 5 = DEBUG +# 6 = MAX +# +# Note: You can save a log file that only includes RTW log entries by running +# the following in a terminal: +# +# sudo ./save-log.sh +# +# Note: The name of the log file will be ```rtw.log```. +# +# ----- +# +# LED options ( rtw_led_ctrl ) +# +# 0 = Always off +# 1 = Normal blink (default) +# 2 = Always on +# +# ----- +# +# VHT options ( rtw_vht_enable ) +# +# 0 = Disable +# 1 = Enable (default) +# 2 = Force auto enable (use only for 5 GHz AP mode) +# +# Notes: +# - A non-default setting can degrade performance greatly in managed mode. +# - Option 2 allows 80 MHz channel width for 5GHz AP mode, such as when +# you are using hostapd. +# +# ----- +# +# Power options ( rtw_power_mgnt ) +# +# 0 = Disable power saving +# 1 = Power saving on, minPS (default) +# 2 = Power saving on, maxPS (not recommended for AP mode) +# +# ----- +# +# Country Code options ( rtw_country_code ) +# +# Note: Allows the Country Code to be set in cases where it is unable to +# be obtained from the operating system. +# +# Example for the US: rtw_country_code=US +# Example for Panama: rtw_country_code=PA +# Example for Norway: rtw_country_code=NO +# Example for Kuwait: rtw_country_code=KW +# Example for Taiwan: rtw_country_code=TW +# +# ----- +# +# DFS Options ( rtw_dfs_region_domain ) +# +# 0 = NONE (default) +# 1 = FCC +# 2 = MKK +# 3 = ETSI +# +# Notes: +# - Activates DFS channels in AP mode. +# - DFS FCC 80 MHz channels for hostapd: 52(58), 100(106), 116(122) and 132(138) +# - For more information: https://en.wikipedia.org/wiki/List_of_WLAN_channels +# +# Note: An AP needs to listen on a DFS channel for a period of 60 seconds +# before transmitting on the channel. If any radar pulses are detected, +# the AP cannot use that channel and will have to try a different channel. +# +# ----- +# +# Select P2P interface in concurrent mode ( rtw_sel_p2p_iface ) +# +# 0 = Sets interface 0 to be p2p interface +# 1 = Sets interface 1 to be p2p interface (default) +# +# ----- +# +# Select RFE type ( rtw_RFE_type ) +# +# 0 = (2-Ant, DPDT), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) +# 1 = (1-Ant, SPDT@Ant1), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) +# 2 = (1-Ant, SPDT@Ant1) , (2G_BTG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) +# 3 = (1-Ant, DPDT@Ant2), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) +# 4 = (1-Ant, DPDT@Ant2), (2G_BTG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) +# 5 = (2-Ant), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) +# 6 = (2-Ant), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) +# 7 = (1-Ant), (2G_BTG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) (try this setting first) +# 64 = this appears to be the default on adapters that do not support bluetooth +# +# Note: RFE Type is used to set antenna isolation and the BT coexistence +# mechanism. Some adapters require this setting and some do not. If wifi +# does not work without this setting, the setting probably needs to be +# set. It may be necessary to try different settings to determine +# which setting is optimal for your adapter. +# +# ----- +# +# To see all options that are available: +# +# $ ls /sys/module/8821cu/parameters/ +# +# ----- +# +# To see the values that are in use: +# +# $ grep [[:alnum:]] /sys/module/8821cu/parameters/* +# +# ----- +# +# hostapd setup information for rtl8821cu +# Note: The best settings can vary but the following may be a good place to start. +# +# /etc/modprobe.d/8821cu.conf +# options 8821cu rtw_drv_log_level=0 rtw_led_ctrl=0 rtw_vht_enable=2 rtw_power_mgnt=1 rtw_dfs_region_domain=1 +# +# Note: The best setting for `rtw_dfs_region_domain=` will depend on your location. +# +# /etc/hostapd/hostapd.conf +# +# hw ht capab: 0x862 +# ht_capab=[HT40+][HT40-][SHORT-GI-20][SHORT-GI-40][MAX-AMSDU-7935] +# +# hw vht capab: 0x03c00022 +# vht_capab=[MAX-MPDU-11454][SHORT-GI-80][HTC-VHT][MAX-A-MPDU-LEN-EXP7] +# +# ----- + + + + + diff --git a/ARM64_RPI.sh b/ARM64_RPI.sh new file mode 100755 index 0000000..f4b0c29 --- /dev/null +++ b/ARM64_RPI.sh @@ -0,0 +1,27 @@ +#!/bin/bash +# +# Purpose: Change settings in the Makefile to support compiling 64 bit +# operating systems for Raspberry Pi Hardware. +# +# To make this file executable: +# +# $ chmod +x ARM64_RPI.sh +# +# To execute this file: +# +# $ ./ARM64_RPI.sh + +sed -i 's/CONFIG_PLATFORM_I386_PC = y/CONFIG_PLATFORM_I386_PC = n/g' Makefile + +sed -i 's/CONFIG_PLATFORM_ARM_RPI = y/CONFIG_PLATFORM_ARM_RPI = n/g' Makefile + +sed -i 's/CONFIG_PLATFORM_ARM64_RPI = n/CONFIG_PLATFORM_ARM64_RPI = y/g' Makefile +RESULT=$? + +if [[ "$RESULT" != "0" ]]; then + echo "An error occurred and Raspberry Pi OS (64 bit) support was not turned on in Makefile." + exit 1 +else + echo "Raspberry Pi OS (64 bit) support was turned on in Makefile as planned." + exit 0 +fi diff --git a/ARM_RPI.sh b/ARM_RPI.sh new file mode 100755 index 0000000..684eecf --- /dev/null +++ b/ARM_RPI.sh @@ -0,0 +1,29 @@ +#!/bin/bash +# +# Purpose: Change settings in the Makefile to support compiling 32 bit +# operating systems for Raspberry Pi Hardware. +# +# To make this file executable (if necessary): +# +# $ chmod +x ARM_RPI.sh +# +# To execute this file: +# +# $ ./ARM_RPI.sh + +# getconf LONG_BIT (need to work on this) + +sed -i 's/CONFIG_PLATFORM_I386_PC = y/CONFIG_PLATFORM_I386_PC = n/g' Makefile + +sed -i 's/CONFIG_PLATFORM_ARM_RPI = n/CONFIG_PLATFORM_ARM_RPI = y/g' Makefile +RESULT=$? + +if [[ "$RESULT" != "0" ]]; then + echo "An error occurred and Raspberry Pi OS (32 bit) support was not turned on in Makefile." + exit 1 +else + echo "Raspberry Pi OS (32 bit) support was turned on in Makefile as planned." + exit 0 +fi + +sed -i 's/CONFIG_PLATFORM_ARM64_RPI = y/CONFIG_PLATFORM_ARM64_RPI = n/g' Makefile diff --git a/Kconfig b/Kconfig new file mode 100644 index 0000000..b1db2ad --- /dev/null +++ b/Kconfig @@ -0,0 +1,6 @@ +config RTL8821CU + tristate "Realtek 8821C USB WiFi" + depends on USB + help + Help message of RTL8821CU + diff --git a/LICENSE b/LICENSE new file mode 100644 index 0000000..38faea2 --- /dev/null +++ b/LICENSE @@ -0,0 +1,14 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2022 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ diff --git a/Makefile b/Makefile new file mode 100644 index 0000000..c6dc3ee --- /dev/null +++ b/Makefile @@ -0,0 +1,2523 @@ +EXTRA_CFLAGS += $(USER_EXTRA_CFLAGS) +EXTRA_CFLAGS += -O1 +#EXTRA_CFLAGS += -O3 +#EXTRA_CFLAGS += -Wall +#EXTRA_CFLAGS += -Wextra +#EXTRA_CFLAGS += -Werror +#EXTRA_CFLAGS += -pedantic +#EXTRA_CFLAGS += -Wshadow -Wpointer-arith -Wcast-qual -Wstrict-prototypes -Wmissing-prototypes + +EXTRA_CFLAGS += -Wno-unused-variable +#EXTRA_CFLAGS += -Wno-unused-value +#EXTRA_CFLAGS += -Wno-unused-label +#EXTRA_CFLAGS += -Wno-unused-parameter +#EXTRA_CFLAGS += -Wno-unused-function +#EXTRA_CFLAGS += -Wno-unused +#EXTRA_CFLAGS += -Wno-uninitialized +EXTRA_CFLAGS += -Wno-misleading-indentation +EXTRA_CFLAGS += -Wno-implicit-fallthrough + +# gcc-12 +EXTRA_CFLAGS += -Wno-address +EXTRA_CFLAGS += -Wframe-larger-than=1648 + +GCC_VER_49 := $(shell echo `$(CC) -dumpversion | cut -f1-2 -d.` \>= 4.9 | bc ) +ifeq ($(GCC_VER_49),1) +EXTRA_CFLAGS += -Wno-date-time # Fix compile error && warning on gcc 4.9 and later +endif + +EXTRA_CFLAGS += -I$(src)/include + +EXTRA_LDFLAGS += --strip-debug + +CONFIG_AUTOCFG_CP = n + +########################## WIFI IC ############################ +CONFIG_MULTIDRV = n +CONFIG_RTL8188E = n +CONFIG_RTL8812A = n +CONFIG_RTL8821A = n +CONFIG_RTL8192E = n +CONFIG_RTL8723B = n +CONFIG_RTL8814A = n +CONFIG_RTL8723C = n +CONFIG_RTL8188F = n +CONFIG_RTL8188GTV = n +CONFIG_RTL8822B = n +CONFIG_RTL8723D = n +CONFIG_RTL8821C = y +CONFIG_RTL8710B = n +CONFIG_RTL8192F = n +CONFIG_RTL8822C = n +CONFIG_RTL8814B = n +CONFIG_RTL8723F = n +######################### Interface ########################### +CONFIG_USB_HCI = y +CONFIG_PCI_HCI = n +CONFIG_SDIO_HCI = n +CONFIG_GSPI_HCI = n +########################## Features ########################### +CONFIG_AP_MODE = y +CONFIG_P2P = y +CONFIG_MP_INCLUDED = y +CONFIG_POWER_SAVING = y +CONFIG_IPS_MODE = default +CONFIG_LPS_MODE = default +CONFIG_USB_AUTOSUSPEND = n +CONFIG_HW_PWRP_DETECTION = n +CONFIG_BT_COEXIST = y +CONFIG_WAPI_SUPPORT = n +CONFIG_EFUSE_CONFIG_FILE = y +CONFIG_EXT_CLK = n +CONFIG_TRAFFIC_PROTECT = n +CONFIG_LOAD_PHY_PARA_FROM_FILE = y +CONFIG_TXPWR_BY_RATE = y +CONFIG_TXPWR_BY_RATE_EN = y +CONFIG_TXPWR_LIMIT = y +CONFIG_TXPWR_LIMIT_EN = n +CONFIG_RTW_CHPLAN = 0xFF +CONFIG_RTW_ADAPTIVITY_EN = disable +CONFIG_RTW_ADAPTIVITY_MODE = normal +CONFIG_SIGNAL_SCALE_MAPPING = n +CONFIG_80211W = y +CONFIG_REDUCE_TX_CPU_LOADING = n +CONFIG_BR_EXT = y +CONFIG_TDLS = n +CONFIG_WIFI_MONITOR = y +CONFIG_MCC_MODE = n +CONFIG_APPEND_VENDOR_IE_ENABLE = n +CONFIG_RTW_NAPI = y +CONFIG_RTW_GRO = y +CONFIG_RTW_NETIF_SG = y +CONFIG_RTW_IPCAM_APPLICATION = n +CONFIG_RTW_REPEATER_SON = n +CONFIG_ICMP_VOQ = n +CONFIG_IP_R_MONITOR = n #arp VOQ and high rate +# user priority mapping rule : tos, dscp +CONFIG_RTW_UP_MAPPING_RULE = tos +CONFIG_RTW_MBO = n +########################## Android ########################### +# CONFIG_RTW_ANDROID - 0: no Android, 4/5/6/7/8/9/10/11 : Android version +CONFIG_RTW_ANDROID = 0 + +ifeq ($(shell test $(CONFIG_RTW_ANDROID) -gt 0; echo $$?), 0) +EXTRA_CFLAGS += -DCONFIG_RTW_ANDROID=$(CONFIG_RTW_ANDROID) +endif + +########################## Debug ########################### +CONFIG_RTW_DEBUG = y +# default log level is _DRV_INFO_ = 4, +# please refer to "How_to_set_driver_debug_log_level.doc" to set the available level. +CONFIG_RTW_LOG_LEVEL = 4 + +# enable /proc/net/rtlxxxx/ debug interfaces +CONFIG_PROC_DEBUG = y + +######################## Wake On Lan ########################## +CONFIG_WOWLAN = n +#bit2: deauth, bit1: unicast, bit0: magic pkt. +CONFIG_WAKEUP_TYPE = 0x7 +CONFIG_WOW_LPS_MODE = default +#bit0: disBBRF off, #bit1: Wireless remote controller (WRC) +CONFIG_SUSPEND_TYPE = 0 +CONFIG_WOW_STA_MIX = n +CONFIG_GPIO_WAKEUP = n +# Please contact with RTK support team first. After getting the agreement from RTK support team, +# you are just able to modify the CONFIG_WAKEUP_GPIO_IDX with customized requirement. +CONFIG_WAKEUP_GPIO_IDX = default +CONFIG_HIGH_ACTIVE_DEV2HST = n +######### only for USB ######### +CONFIG_ONE_PIN_GPIO = n +CONFIG_HIGH_ACTIVE_HST2DEV = n +CONFIG_PNO_SUPPORT = n +CONFIG_PNO_SET_DEBUG = n +CONFIG_AP_WOWLAN = n +######### Notify SDIO Host Keep Power During Syspend ########## +CONFIG_RTW_SDIO_PM_KEEP_POWER = y +###################### MP HW TX MODE FOR VHT ####################### +CONFIG_MP_VHT_HW_TX_MODE = n +###################### ROAMING ##################################### +CONFIG_LAYER2_ROAMING = y +#bit0: ROAM_ON_EXPIRED, #bit1: ROAM_ON_RESUME, #bit2: ROAM_ACTIVE +CONFIG_ROAMING_FLAG = 0x3 +###################### Platform Related ####################### +CONFIG_PLATFORM_I386_PC = y +CONFIG_PLATFORM_ANDROID_X86 = n +CONFIG_PLATFORM_ANDROID_INTEL_X86 = n +CONFIG_PLATFORM_JB_X86 = n +CONFIG_PLATFORM_ARM_S3C2K4 = n +CONFIG_PLATFORM_ARM_PXA2XX = n +CONFIG_PLATFORM_ARM_S3C6K4 = n +CONFIG_PLATFORM_MIPS_RMI = n +CONFIG_PLATFORM_RTD2880B = n +CONFIG_PLATFORM_MIPS_AR9132 = n +CONFIG_PLATFORM_RTK_DMP = n +CONFIG_PLATFORM_MIPS_PLM = n +CONFIG_PLATFORM_MSTAR389 = n +CONFIG_PLATFORM_MT53XX = n +CONFIG_PLATFORM_ARM_MX51_241H = n +CONFIG_PLATFORM_FS_MX61 = n +CONFIG_PLATFORM_ACTIONS_ATJ227X = n +CONFIG_PLATFORM_TEGRA3_CARDHU = n +CONFIG_PLATFORM_TEGRA4_DALMORE = n +CONFIG_PLATFORM_ARM_TCC8900 = n +CONFIG_PLATFORM_ARM_TCC8920 = n +CONFIG_PLATFORM_ARM_TCC8920_JB42 = n +CONFIG_PLATFORM_ARM_TCC8930_JB42 = n +CONFIG_PLATFORM_ARM_RK2818 = n +CONFIG_PLATFORM_ARM_RK3066 = n +CONFIG_PLATFORM_ARM_RK3188 = n +CONFIG_PLATFORM_ARM_URBETTER = n +CONFIG_PLATFORM_ARM_TI_PANDA = n +CONFIG_PLATFORM_MIPS_JZ4760 = n +CONFIG_PLATFORM_DMP_PHILIPS = n +CONFIG_PLATFORM_MSTAR_TITANIA12 = n +CONFIG_PLATFORM_MSTAR = n +CONFIG_PLATFORM_SZEBOOK = n +CONFIG_PLATFORM_ARM_SUNxI = n +CONFIG_PLATFORM_ARM_SUN6I = n +CONFIG_PLATFORM_ARM_SUN7I = n +CONFIG_PLATFORM_ARM_SUN8I_W3P1 = n +CONFIG_PLATFORM_ARM_SUN8I_W5P1 = n +CONFIG_PLATFORM_ACTIONS_ATM702X = n +CONFIG_PLATFORM_ACTIONS_ATV5201 = n +CONFIG_PLATFORM_ACTIONS_ATM705X = n +CONFIG_PLATFORM_ARM_SUN50IW1P1 = n +CONFIG_PLATFORM_ARM_RTD299X = n +CONFIG_PLATFORM_ARM_LGE = n +CONFIG_PLATFORM_ARM_SPREADTRUM_6820 = n +CONFIG_PLATFORM_ARM_SPREADTRUM_8810 = n +CONFIG_PLATFORM_ARM_WMT = n +CONFIG_PLATFORM_TI_DM365 = n +CONFIG_PLATFORM_MOZART = n +CONFIG_PLATFORM_RTK119X = n +CONFIG_PLATFORM_RTK119X_AM = n +CONFIG_PLATFORM_RTK129X = n +CONFIG_PLATFORM_RTK1319 = n +CONFIG_PLATFORM_RTK390X = n +CONFIG_PLATFORM_NOVATEK_NT72668 = n +CONFIG_PLATFORM_HISILICON = n +CONFIG_PLATFORM_HISILICON_HI3798 = n +CONFIG_PLATFORM_NV_TK1 = n +CONFIG_PLATFORM_NV_TK1_UBUNTU = n +CONFIG_PLATFORM_RTL8197D = n +CONFIG_PLATFORM_AML_S905 = n +CONFIG_PLATFORM_ZTE_ZX296716 = n +########### CUSTOMER ################################ +CONFIG_CUSTOMER_HUAWEI_GENERAL = n + +CONFIG_DRVEXT_MODULE = n + +export TopDIR ?= $(shell pwd) + +########### COMMON ################################# +ifeq ($(CONFIG_GSPI_HCI), y) +HCI_NAME = gspi +endif + +ifeq ($(CONFIG_SDIO_HCI), y) +HCI_NAME = sdio +endif + +ifeq ($(CONFIG_USB_HCI), y) +HCI_NAME = usb +endif + +ifeq ($(CONFIG_PCI_HCI), y) +HCI_NAME = pci +endif + + +_OS_INTFS_FILES := os_dep/osdep_service.o \ + os_dep/linux/os_intfs.o \ + os_dep/linux/$(HCI_NAME)_intf.o \ + os_dep/linux/$(HCI_NAME)_ops_linux.o \ + os_dep/linux/ioctl_linux.o \ + os_dep/linux/xmit_linux.o \ + os_dep/linux/mlme_linux.o \ + os_dep/linux/recv_linux.o \ + os_dep/linux/ioctl_cfg80211.o \ + os_dep/linux/rtw_cfgvendor.o \ + os_dep/linux/wifi_regd.o \ + os_dep/linux/rtw_android.o \ + os_dep/linux/rtw_proc.o \ + os_dep/linux/nlrtw.o \ + os_dep/linux/rtw_rhashtable.o + +ifeq ($(CONFIG_MP_INCLUDED), y) +_OS_INTFS_FILES += os_dep/linux/ioctl_mp.o +endif + +ifeq ($(CONFIG_SDIO_HCI), y) +_OS_INTFS_FILES += os_dep/linux/custom_gpio_linux.o +_OS_INTFS_FILES += os_dep/linux/$(HCI_NAME)_ops_linux.o +endif + +ifeq ($(CONFIG_GSPI_HCI), y) +_OS_INTFS_FILES += os_dep/linux/custom_gpio_linux.o +_OS_INTFS_FILES += os_dep/linux/$(HCI_NAME)_ops_linux.o +endif + + +_HAL_INTFS_FILES := hal/hal_intf.o \ + hal/hal_com.o \ + hal/hal_com_phycfg.o \ + hal/hal_phy.o \ + hal/hal_dm.o \ + hal/hal_dm_acs.o \ + hal/hal_btcoex_wifionly.o \ + hal/hal_btcoex.o \ + hal/hal_mp.o \ + hal/hal_mcc.o \ + hal/hal_hci/hal_$(HCI_NAME).o \ + hal/led/hal_led.o \ + hal/led/hal_$(HCI_NAME)_led.o + + +EXTRA_CFLAGS += -I$(src)/platform +_PLATFORM_FILES := platform/platform_ops.o + +EXTRA_CFLAGS += -I$(src)/hal/btc + +########### HAL_RTL8188E ################################# +ifeq ($(CONFIG_RTL8188E), y) + +RTL871X = rtl8188e +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8189es +endif + +ifeq ($(CONFIG_GSPI_HCI), y) +MODULE_NAME = 8189es +endif + +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8188eu +endif + +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8188ee +endif +EXTRA_CFLAGS += -DCONFIG_RTL8188E + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8188EPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_xmit.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8188e_s_fw.o \ + hal/$(RTL871X)/hal8188e_t_fw.o \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_recv.o + +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +else +ifeq ($(CONFIG_GSPI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +endif +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8188E_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8188E_PCIE.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8188E_SDIO.o +endif + +endif + +########### HAL_RTL8192E ################################# +ifeq ($(CONFIG_RTL8192E), y) + +RTL871X = rtl8192e +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8192es +endif + +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8192eu +endif + +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8192ee +endif +EXTRA_CFLAGS += -DCONFIG_RTL8192E +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8192EPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_xmit.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8192e_fw.o \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_recv.o + +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +else +ifeq ($(CONFIG_GSPI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +endif +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8192E_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8192E_PCIE.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8192E_SDIO.o +endif + +ifeq ($(CONFIG_BT_COEXIST), y) +_BTC_FILES += hal/btc/halbtc8192e1ant.o \ + hal/btc/halbtc8192e2ant.o +endif + +endif + +########### HAL_RTL8812A_RTL8821A ################################# + +ifneq ($(CONFIG_RTL8812A)_$(CONFIG_RTL8821A), n_n) + +RTL871X = rtl8812a +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8812au +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8812ae +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8812as +endif + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8812PwrSeq.o \ + hal/$(RTL871X)/Hal8821APwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_xmit.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_recv.o + +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +else +ifeq ($(CONFIG_GSPI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +endif +endif + +ifeq ($(CONFIG_RTL8812A), y) +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8812A_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8812A_PCIE.o +endif +endif +ifeq ($(CONFIG_RTL8821A), y) +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8821A_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8821A_PCIE.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8821A_SDIO.o +endif +endif + +ifeq ($(CONFIG_RTL8812A), y) +EXTRA_CFLAGS += -DCONFIG_RTL8812A +_HAL_INTFS_FILES += hal/rtl8812a/hal8812a_fw.o +endif + +ifeq ($(CONFIG_RTL8821A), y) + +ifeq ($(CONFIG_RTL8812A), n) + +RTL871X = rtl8821a +ifeq ($(CONFIG_USB_HCI), y) +ifeq ($(CONFIG_BT_COEXIST), y) +MODULE_NAME := 8821au +else +MODULE_NAME := 8811au +endif +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME := 8821ae +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME := 8821as +endif + +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8821A + +_HAL_INTFS_FILES += hal/rtl8812a/hal8821a_fw.o + +endif + +ifeq ($(CONFIG_BT_COEXIST), y) +ifeq ($(CONFIG_RTL8812A), y) +_BTC_FILES += hal/btc/halbtc8812a1ant.o \ + hal/btc/halbtc8812a2ant.o +endif +ifeq ($(CONFIG_RTL8821A), y) +_BTC_FILES += hal/btc/halbtc8821a1ant.o \ + hal/btc/halbtc8821a2ant.o +endif +endif + +endif + +########### HAL_RTL8723B ################################# +ifeq ($(CONFIG_RTL8723B), y) + +RTL871X = rtl8723b +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8723bu +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8723be +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8723bs +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8723B + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8723BPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8723b_fw.o + +_HAL_INTFS_FILES += \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_recv.o + +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8723B_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8723B_PCIE.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8723B_SDIO.o +endif + +_BTC_FILES += hal/btc/halbtc8723bwifionly.o +ifeq ($(CONFIG_BT_COEXIST), y) +_BTC_FILES += hal/btc/halbtc8723b1ant.o \ + hal/btc/halbtc8723b2ant.o +endif + +endif + +########### HAL_RTL8814A ################################# +ifeq ($(CONFIG_RTL8814A), y) +## ADD NEW VHT MP HW TX MODE ## +#EXTRA_CFLAGS += -DCONFIG_MP_VHT_HW_TX_MODE +#CONFIG_MP_VHT_HW_TX_MODE = y +########################################## +RTL871X = rtl8814a +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8814au +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8814ae +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8814as +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8814A + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8814PwrSeq.o \ + hal/$(RTL871X)/$(RTL871X)_xmit.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8814a_fw.o + + +_HAL_INTFS_FILES += \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_recv.o + +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +else +ifeq ($(CONFIG_GSPI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +endif +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8814A_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8814A_PCIE.o +endif + +ifeq ($(CONFIG_BT_COEXIST), y) +_BTC_FILES += hal/btc/halbtc8814a2ant.o +endif +endif + +########### HAL_RTL8723C ################################# +ifeq ($(CONFIG_RTL8723C), y) + +RTL871X = rtl8703b +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8723cu +MODULE_SUB_NAME = 8703bu +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8723ce +MODULE_SUB_NAME = 8703be +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8723cs +MODULE_SUB_NAME = 8703bs +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8703B + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8703BPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8703b_fw.o + +_HAL_INTFS_FILES += \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_recv.o + +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8703B_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8703B_PCIE.o +endif + +ifeq ($(CONFIG_BT_COEXIST), y) +_BTC_FILES += hal/btc/halbtc8703b1ant.o +endif + +endif + +########### HAL_RTL8723D ################################# +ifeq ($(CONFIG_RTL8723D), y) + +RTL871X = rtl8723d +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8723du +MODULE_SUB_NAME = 8723du +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8723de +MODULE_SUB_NAME = 8723de +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8723ds +MODULE_SUB_NAME = 8723ds +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8723D + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8723DPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8723d_fw.o \ + hal/$(RTL871X)/$(RTL871X)_lps_poff.o + + +_HAL_INTFS_FILES += \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_recv.o + +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8723D_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8723D_PCIE.o +endif + +ifeq ($(CONFIG_BT_COEXIST), y) +_BTC_FILES += hal/btc/halbtc8723d1ant.o \ + hal/btc/halbtc8723d2ant.o +endif + +endif + +########### HAL_RTL8723F ################################# +ifeq ($(CONFIG_RTL8723F), y) +RTL871X := rtl8723f +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8723fu +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8723fs +endif + +endif + +########### HAL_RTL8188F ################################# +ifeq ($(CONFIG_RTL8188F), y) + +RTL871X = rtl8188f +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8188fu +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8188fe +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8189fs +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8188F + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8188FPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8188f_fw.o + +_HAL_INTFS_FILES += \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_recv.o + +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8188F_USB.o +endif + +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8188F_SDIO.o +endif + +endif + +########### HAL_RTL8188GTV ################################# +ifeq ($(CONFIG_RTL8188GTV), y) + +RTL871X = rtl8188gtv +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8188gtvu +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8189gtvs +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8188GTV + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8188GTVPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8188gtv_fw.o + +_HAL_INTFS_FILES += \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_NAME)_recv.o + +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8188GTV_USB.o +endif + +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8188GTV_SDIO.o +endif + +endif + +########### HAL_RTL8822B ################################# +ifeq ($(CONFIG_RTL8822B), y) +RTL871X := rtl8822b +ifeq ($(CONFIG_USB_HCI), y) +ifeq ($(CONFIG_BT_COEXIST), n) +MODULE_NAME = 8812bu +else +MODULE_NAME = 88x2bu +endif +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 88x2be +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 88x2bs +endif + +endif +########### HAL_RTL8821C ################################# +ifeq ($(CONFIG_RTL8821C), y) +RTL871X := rtl8821c +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8821cu +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8821ce +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8821cs +endif + +endif + +########### HAL_RTL8710B ################################# +ifeq ($(CONFIG_RTL8710B), y) + +RTL871X = rtl8710b +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8710bu +MODULE_SUB_NAME = 8710bu +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8710B + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8710BPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8710b_fw.o \ + hal/$(RTL871X)/$(RTL871X)_lps_poff.o + + +_HAL_INTFS_FILES += \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_recv.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8710B_USB.o +endif + +endif + +########### HAL_RTL8192F ################################# +ifeq ($(CONFIG_RTL8192F), y) + +RTL871X = rtl8192f +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8192fu +MODULE_SUB_NAME = 8192fu +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8192fe +MODULE_SUB_NAME = 8192fe +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 8192fs +MODULE_SUB_NAME = 8192fs +endif + +EXTRA_CFLAGS += -DCONFIG_RTL8192F + +_HAL_INTFS_FILES += hal/HalPwrSeqCmd.o \ + hal/$(RTL871X)/Hal8192FPwrSeq.o\ + hal/$(RTL871X)/$(RTL871X)_sreset.o + +_HAL_INTFS_FILES += hal/$(RTL871X)/$(RTL871X)_hal_init.o \ + hal/$(RTL871X)/$(RTL871X)_phycfg.o \ + hal/$(RTL871X)/$(RTL871X)_rf6052.o \ + hal/$(RTL871X)/$(RTL871X)_dm.o \ + hal/$(RTL871X)/$(RTL871X)_rxdesc.o \ + hal/$(RTL871X)/$(RTL871X)_cmd.o \ + hal/$(RTL871X)/hal8192f_fw.o \ + hal/$(RTL871X)/$(RTL871X)_lps_poff.o + + +_HAL_INTFS_FILES += \ + hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_halinit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_led.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_xmit.o \ + hal/$(RTL871X)/$(HCI_NAME)/rtl$(MODULE_SUB_NAME)_recv.o + +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops_linux.o +else +_HAL_INTFS_FILES += hal/$(RTL871X)/$(HCI_NAME)/$(HCI_NAME)_ops.o +endif + +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES += hal/efuse/$(RTL871X)/HalEfuseMask8192F_SDIO.o +endif + +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES += hal/efuse/$(RTL871X)/HalEfuseMask8192F_USB.o +endif + +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES += hal/efuse/$(RTL871X)/HalEfuseMask8192F_PCIE.o +endif + +ifeq ($(CONFIG_BT_COEXIST), y) +_BTC_FILES += hal/btc/halbtccommon.o \ + hal/btc/halbtc8192f.o +endif + +endif + +########### HAL_RTL8822C ################################# +ifeq ($(CONFIG_RTL8822C), y) +RTL871X := rtl8822c +ifeq ($(CONFIG_USB_HCI), y) +ifeq ($(CONFIG_BT_COEXIST), n) +MODULE_NAME = 8812cu +else +MODULE_NAME = 88x2cu +endif +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 88x2ce +endif +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME = 88x2cs +endif + +endif + +########### HAL_RTL8814B ################################# +ifeq ($(CONFIG_RTL8814B), y) +RTL871X := rtl8814b +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME = 8814bu +endif +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME = 8814be +endif + +endif + +########### AUTO_CFG ################################# + +ifeq ($(CONFIG_AUTOCFG_CP), y) + +ifeq ($(CONFIG_MULTIDRV), y) +$(shell cp $(TopDIR)/autoconf_multidrv_$(HCI_NAME)_linux.h $(TopDIR)/include/autoconf.h) +else +ifeq ($(CONFIG_RTL8188E)$(CONFIG_SDIO_HCI),yy) +$(shell cp $(TopDIR)/autoconf_rtl8189e_$(HCI_NAME)_linux.h $(TopDIR)/include/autoconf.h) +else ifeq ($(CONFIG_RTL8188F)$(CONFIG_SDIO_HCI),yy) +$(shell cp $(TopDIR)/autoconf_rtl8189f_$(HCI_NAME)_linux.h $(TopDIR)/include/autoconf.h) +else ifeq ($(CONFIG_RTL8723C),y) +$(shell cp $(TopDIR)/autoconf_rtl8723c_$(HCI_NAME)_linux.h $(TopDIR)/include/autoconf.h) +else +$(shell cp $(TopDIR)/autoconf_$(RTL871X)_$(HCI_NAME)_linux.h $(TopDIR)/include/autoconf.h) +endif +endif + +endif + +########### END OF PATH ################################# + +ifeq ($(CONFIG_AP_MODE), y) +EXTRA_CFLAGS += -DCONFIG_AP_MODE +endif + +ifeq ($(CONFIG_P2P), y) +EXTRA_CFLAGS += -DCONFIG_P2P +ifneq ($(CONFIG_AP_MODE), y) +$(error "CONFIG_AP_MODE is required for CONFIG_P2P") +endif +endif + +ifeq ($(CONFIG_USB_HCI), y) +ifeq ($(CONFIG_USB_AUTOSUSPEND), y) +EXTRA_CFLAGS += -DCONFIG_USB_AUTOSUSPEND +endif +endif + +ifeq ($(CONFIG_MP_INCLUDED), y) +#MODULE_NAME := $(MODULE_NAME)_mp +EXTRA_CFLAGS += -DCONFIG_MP_INCLUDED +endif + +ifeq ($(CONFIG_POWER_SAVING), y) +ifneq ($(CONFIG_IPS_MODE), default) +EXTRA_CFLAGS += -DRTW_IPS_MODE=$(CONFIG_IPS_MODE) +endif +ifneq ($(CONFIG_LPS_MODE), default) +EXTRA_CFLAGS += -DRTW_LPS_MODE=$(CONFIG_LPS_MODE) +endif +ifneq ($(CONFIG_WOW_LPS_MODE), default) +EXTRA_CFLAGS += -DRTW_WOW_LPS_MODE=$(CONFIG_WOW_LPS_MODE) +endif +EXTRA_CFLAGS += -DCONFIG_POWER_SAVING +endif + +ifeq ($(CONFIG_HW_PWRP_DETECTION), y) +EXTRA_CFLAGS += -DCONFIG_HW_PWRP_DETECTION +endif + +ifeq ($(CONFIG_BT_COEXIST), y) +EXTRA_CFLAGS += -DCONFIG_BT_COEXIST +endif + +ifeq ($(CONFIG_WAPI_SUPPORT), y) +EXTRA_CFLAGS += -DCONFIG_WAPI_SUPPORT +endif + + +ifeq ($(CONFIG_EFUSE_CONFIG_FILE), y) +EXTRA_CFLAGS += -DCONFIG_EFUSE_CONFIG_FILE + +#EFUSE_MAP_PATH +USER_EFUSE_MAP_PATH ?= +ifneq ($(USER_EFUSE_MAP_PATH),) +EXTRA_CFLAGS += -DEFUSE_MAP_PATH=\"$(USER_EFUSE_MAP_PATH)\" +else ifeq ($(MODULE_NAME), 8189es) +EXTRA_CFLAGS += -DEFUSE_MAP_PATH=\"/system/etc/wifi/wifi_efuse_8189e.map\" +else ifeq ($(MODULE_NAME), 8723bs) +EXTRA_CFLAGS += -DEFUSE_MAP_PATH=\"/system/etc/wifi/wifi_efuse_8723bs.map\" +else +EXTRA_CFLAGS += -DEFUSE_MAP_PATH=\"/system/etc/wifi/wifi_efuse_$(MODULE_NAME).map\" +endif + +#WIFIMAC_PATH +USER_WIFIMAC_PATH ?= +ifneq ($(USER_WIFIMAC_PATH),) +EXTRA_CFLAGS += -DWIFIMAC_PATH=\"$(USER_WIFIMAC_PATH)\" +else +EXTRA_CFLAGS += -DWIFIMAC_PATH=\"/data/wifimac.txt\" +endif + +endif + +ifeq ($(CONFIG_EXT_CLK), y) +EXTRA_CFLAGS += -DCONFIG_EXT_CLK +endif + +ifeq ($(CONFIG_TRAFFIC_PROTECT), y) +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +endif + +ifeq ($(CONFIG_LOAD_PHY_PARA_FROM_FILE), y) +EXTRA_CFLAGS += -DCONFIG_LOAD_PHY_PARA_FROM_FILE +#EXTRA_CFLAGS += -DREALTEK_CONFIG_PATH_WITH_IC_NAME_FOLDER +EXTRA_CFLAGS += -DREALTEK_CONFIG_PATH=\"/lib/firmware/\" +endif + +ifeq ($(CONFIG_TXPWR_BY_RATE), n) +EXTRA_CFLAGS += -DCONFIG_TXPWR_BY_RATE=0 +else ifeq ($(CONFIG_TXPWR_BY_RATE), y) +EXTRA_CFLAGS += -DCONFIG_TXPWR_BY_RATE=1 +endif +ifeq ($(CONFIG_TXPWR_BY_RATE_EN), n) +EXTRA_CFLAGS += -DCONFIG_TXPWR_BY_RATE_EN=0 +else ifeq ($(CONFIG_TXPWR_BY_RATE_EN), y) +EXTRA_CFLAGS += -DCONFIG_TXPWR_BY_RATE_EN=1 +else ifeq ($(CONFIG_TXPWR_BY_RATE_EN), auto) +EXTRA_CFLAGS += -DCONFIG_TXPWR_BY_RATE_EN=2 +endif + +ifeq ($(CONFIG_TXPWR_LIMIT), n) +EXTRA_CFLAGS += -DCONFIG_TXPWR_LIMIT=0 +else ifeq ($(CONFIG_TXPWR_LIMIT), y) +EXTRA_CFLAGS += -DCONFIG_TXPWR_LIMIT=1 +endif +ifeq ($(CONFIG_TXPWR_LIMIT_EN), n) +EXTRA_CFLAGS += -DCONFIG_TXPWR_LIMIT_EN=0 +else ifeq ($(CONFIG_TXPWR_LIMIT_EN), y) +EXTRA_CFLAGS += -DCONFIG_TXPWR_LIMIT_EN=1 +else ifeq ($(CONFIG_TXPWR_LIMIT_EN), auto) +EXTRA_CFLAGS += -DCONFIG_TXPWR_LIMIT_EN=2 +endif + +ifneq ($(CONFIG_RTW_CHPLAN), 0xFF) +EXTRA_CFLAGS += -DCONFIG_RTW_CHPLAN=$(CONFIG_RTW_CHPLAN) +endif + +ifeq ($(CONFIG_CALIBRATE_TX_POWER_BY_REGULATORY), y) +EXTRA_CFLAGS += -DCONFIG_CALIBRATE_TX_POWER_BY_REGULATORY +endif + +ifeq ($(CONFIG_CALIBRATE_TX_POWER_TO_MAX), y) +EXTRA_CFLAGS += -DCONFIG_CALIBRATE_TX_POWER_TO_MAX +endif + +ifeq ($(CONFIG_RTW_ADAPTIVITY_EN), disable) +EXTRA_CFLAGS += -DCONFIG_RTW_ADAPTIVITY_EN=0 +else ifeq ($(CONFIG_RTW_ADAPTIVITY_EN), enable) +EXTRA_CFLAGS += -DCONFIG_RTW_ADAPTIVITY_EN=1 +endif + +ifeq ($(CONFIG_RTW_ADAPTIVITY_MODE), normal) +EXTRA_CFLAGS += -DCONFIG_RTW_ADAPTIVITY_MODE=0 +else ifeq ($(CONFIG_RTW_ADAPTIVITY_MODE), carrier_sense) +EXTRA_CFLAGS += -DCONFIG_RTW_ADAPTIVITY_MODE=1 +endif + +ifeq ($(CONFIG_SIGNAL_SCALE_MAPPING), y) +EXTRA_CFLAGS += -DCONFIG_SIGNAL_SCALE_MAPPING +endif + +ifeq ($(CONFIG_80211W), y) +EXTRA_CFLAGS += -DCONFIG_IEEE80211W +endif + +ifeq ($(CONFIG_WOWLAN), y) +EXTRA_CFLAGS += -DCONFIG_WOWLAN -DRTW_WAKEUP_EVENT=$(CONFIG_WAKEUP_TYPE) +EXTRA_CFLAGS += -DRTW_SUSPEND_TYPE=$(CONFIG_SUSPEND_TYPE) +ifeq ($(CONFIG_WOW_STA_MIX), y) +EXTRA_CFLAGS += -DRTW_WOW_STA_MIX +endif +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DCONFIG_RTW_SDIO_PM_KEEP_POWER +endif +endif + +ifeq ($(CONFIG_AP_WOWLAN), y) +EXTRA_CFLAGS += -DCONFIG_AP_WOWLAN +ifeq ($(CONFIG_AP_MODE), n) +EXTRA_CFLAGS += -DCONFIG_AP_MODE +endif +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DCONFIG_RTW_SDIO_PM_KEEP_POWER +endif +endif + +ifeq ($(CONFIG_LAYER2_ROAMING), y) +EXTRA_CFLAGS += -DCONFIG_LAYER2_ROAMING -DCONFIG_ROAMING_FLAG=$(CONFIG_ROAMING_FLAG) +endif + +ifeq ($(CONFIG_PNO_SUPPORT), y) +EXTRA_CFLAGS += -DCONFIG_PNO_SUPPORT +ifeq ($(CONFIG_PNO_SET_DEBUG), y) +EXTRA_CFLAGS += -DCONFIG_PNO_SET_DEBUG +endif +endif + +ifeq ($(CONFIG_GPIO_WAKEUP), y) +EXTRA_CFLAGS += -DCONFIG_GPIO_WAKEUP +ifeq ($(CONFIG_ONE_PIN_GPIO), y) +EXTRA_CFLAGS += -DCONFIG_RTW_ONE_PIN_GPIO +endif +ifeq ($(CONFIG_HIGH_ACTIVE_DEV2HST), y) +EXTRA_CFLAGS += -DHIGH_ACTIVE_DEV2HST=1 +else +EXTRA_CFLAGS += -DHIGH_ACTIVE_DEV2HST=0 +endif +endif + +ifeq ($(CONFIG_HIGH_ACTIVE_HST2DEV), y) +EXTRA_CFLAGS += -DHIGH_ACTIVE_HST2DEV=1 +else +EXTRA_CFLAGS += -DHIGH_ACTIVE_HST2DEV=0 +endif + +ifneq ($(CONFIG_WAKEUP_GPIO_IDX), default) +EXTRA_CFLAGS += -DWAKEUP_GPIO_IDX=$(CONFIG_WAKEUP_GPIO_IDX) +endif + +ifeq ($(CONFIG_RTW_SDIO_PM_KEEP_POWER), y) +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DCONFIG_RTW_SDIO_PM_KEEP_POWER +endif +endif + +ifeq ($(CONFIG_REDUCE_TX_CPU_LOADING), y) +EXTRA_CFLAGS += -DCONFIG_REDUCE_TX_CPU_LOADING +endif + +ifeq ($(CONFIG_BR_EXT), y) +BR_NAME = br0 +EXTRA_CFLAGS += -DCONFIG_BR_EXT +EXTRA_CFLAGS += '-DCONFIG_BR_EXT_BRNAME="'$(BR_NAME)'"' +endif + + +ifeq ($(CONFIG_TDLS), y) +EXTRA_CFLAGS += -DCONFIG_TDLS +endif + +ifeq ($(CONFIG_WIFI_MONITOR), y) +EXTRA_CFLAGS += -DCONFIG_WIFI_MONITOR +endif + +ifeq ($(CONFIG_MCC_MODE), y) +EXTRA_CFLAGS += -DCONFIG_MCC_MODE +endif + +ifeq ($(CONFIG_RTW_NAPI), y) +EXTRA_CFLAGS += -DCONFIG_RTW_NAPI +endif + +ifeq ($(CONFIG_RTW_GRO), y) +EXTRA_CFLAGS += -DCONFIG_RTW_GRO +endif + +ifeq ($(CONFIG_RTW_REPEATER_SON), y) +EXTRA_CFLAGS += -DCONFIG_RTW_REPEATER_SON +endif + +ifeq ($(CONFIG_RTW_IPCAM_APPLICATION), y) +EXTRA_CFLAGS += -DCONFIG_RTW_IPCAM_APPLICATION +ifeq ($(CONFIG_WIFI_MONITOR), n) +EXTRA_CFLAGS += -DCONFIG_WIFI_MONITOR +endif +endif + +ifeq ($(CONFIG_RTW_NETIF_SG), y) +EXTRA_CFLAGS += -DCONFIG_RTW_NETIF_SG +endif + +ifeq ($(CONFIG_ICMP_VOQ), y) +EXTRA_CFLAGS += -DCONFIG_ICMP_VOQ +endif + +ifeq ($(CONFIG_IP_R_MONITOR), y) +EXTRA_CFLAGS += -DCONFIG_IP_R_MONITOR +endif + +ifeq ($(CONFIG_MP_VHT_HW_TX_MODE), y) +EXTRA_CFLAGS += -DCONFIG_MP_VHT_HW_TX_MODE +ifeq ($(CONFIG_PLATFORM_I386_PC), y) +## For I386 X86 ToolChain use Hardware FLOATING +EXTRA_CFLAGS += -mhard-float +else +## For ARM ToolChain use Hardware FLOATING +EXTRA_CFLAGS += -mfloat-abi=hard +endif +endif + +ifeq ($(CONFIG_APPEND_VENDOR_IE_ENABLE), y) +EXTRA_CFLAGS += -DCONFIG_APPEND_VENDOR_IE_ENABLE +endif + +ifeq ($(CONFIG_RTW_DEBUG), y) +EXTRA_CFLAGS += -DCONFIG_RTW_DEBUG +EXTRA_CFLAGS += -DRTW_LOG_LEVEL=$(CONFIG_RTW_LOG_LEVEL) +endif + +ifeq ($(CONFIG_PROC_DEBUG), y) +EXTRA_CFLAGS += -DCONFIG_PROC_DEBUG +endif + +ifeq ($(CONFIG_RTW_UP_MAPPING_RULE), dscp) +EXTRA_CFLAGS += -DCONFIG_RTW_UP_MAPPING_RULE=1 +else +EXTRA_CFLAGS += -DCONFIG_RTW_UP_MAPPING_RULE=0 +endif + +EXTRA_CFLAGS += -DDM_ODM_SUPPORT_TYPE=0x04 + +ifeq ($(CONFIG_RTW_MBO), y) +EXTRA_CFLAGS += -DCONFIG_RTW_MBO -DCONFIG_RTW_80211K -DCONFIG_RTW_WNM -DCONFIG_RTW_BTM_ROAM +EXTRA_CFLAGS += -DCONFIG_RTW_80211R +endif + +ifeq ($(CONFIG_PLATFORM_I386_PC), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT + +SUBARCH := $(shell uname -m | sed -e s/i.86/i386/) +ARCH ?= $(SUBARCH) +CROSS_COMPILE ?= +KVER := $(shell uname -r) +KSRC := /lib/modules/$(KVER)/build +MODDESTDIR := /lib/modules/$(KVER)/kernel/drivers/net/wireless/ +INSTALL_PREFIX := +STAGINGMODDIR := /lib/modules/$(KVER)/kernel/drivers/staging +endif + +ifeq ($(CONFIG_PLATFORM_NV_TK1), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_NV_TK1 +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_P2P_IPS -DCONFIG_PLATFORM_ANDROID +# Enable this for Android 5.0 +EXTRA_CFLAGS += -DCONFIG_RADIO_WORK +EXTRA_CFLAGS += -DRTW_VENDOR_EXT_SUPPORT +EXTRA_CFLAGS += -DRTW_ENABLE_WIFI_CONTROL_FUNC +ARCH ?= arm + +CROSS_COMPILE := /mnt/newdisk/android_sdk/nvidia_tk1/android_L/prebuilts/gcc/linux-x86/arm/arm-eabi-4.8/bin/arm-eabi- +KSRC :=/mnt/newdisk/android_sdk/nvidia_tk1/android_L/out/target/product/shieldtablet/obj/KERNEL/ +MODULE_NAME = wlan +endif + +ifeq ($(CONFIG_PLATFORM_NV_TK1_UBUNTU), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_NV_TK1 +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT + +ARCH ?= arm + +CROSS_COMPILE ?= +KVER := $(shell uname -r) +KSRC := /lib/modules/$(KVER)/build +MODDESTDIR := /lib/modules/$(KVER)/kernel/drivers/net/wireless/ +INSTALL_PREFIX := +endif + +ifeq ($(CONFIG_PLATFORM_ACTIONS_ATM702X), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_ANDROID -DCONFIG_PLATFORM_ACTIONS_ATM702X +#ARCH := arm +ARCH := $(R_ARCH) +#CROSS_COMPILE := arm-none-linux-gnueabi- +CROSS_COMPILE := $(R_CROSS_COMPILE) +KVER:= 3.4.0 +#KSRC := ../../../../build/out/kernel +KSRC := $(KERNEL_BUILD_PATH) +MODULE_NAME :=wlan +endif + + +ifeq ($(CONFIG_PLATFORM_ACTIONS_ATM705X), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +#EXTRA_CFLAGS += -DRTW_ENABLE_WIFI_CONTROL_FUNC +# default setting for Android 4.1, 4.2, 4.3, 4.4 +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ACTIONS_ATM705X +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT + +# Enable this for Android 5.0 +EXTRA_CFLAGS += -DCONFIG_RADIO_WORK + +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +_PLATFORM_FILES += platform/platform_arm_act_sdio.o +endif + +ARCH := arm +CROSS_COMPILE := /opt/arm-2011.09/bin/arm-none-linux-gnueabi- +KSRC := /home/android_sdk/Action-semi/705a_android_L/android/kernel +endif + +ifeq ($(CONFIG_PLATFORM_ARM_SUN50IW1P1), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUN50IW1P1 +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_RESUME_IN_WORKQUEUE +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS + +# Enable this for Android 5.0 +EXTRA_CFLAGS += -DCONFIG_RADIO_WORK + +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +_PLATFORM_FILES += platform/platform_ARM_SUNxI_usb.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_PLATFORM_FILES += platform/platform_ARM_SUN50IW1P1_sdio.o +endif + +ARCH := arm64 +# ===Cross compile setting for Android 5.1(64) SDK === +CROSS_COMPILE := /home/android_sdk/Allwinner/a64/android-51/lichee/out/sun50iw1p1/android/common/buildroot/external-toolchain/bin/aarch64-linux-gnu- +KSRC :=/home/android_sdk/Allwinner/a64/android-51/lichee/linux-3.10/ +endif + +ifeq ($(CONFIG_PLATFORM_TI_AM3517), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_ANDROID -DCONFIG_PLATFORM_SHUTTLE +CROSS_COMPILE := arm-eabi- +KSRC := $(shell pwd)/../../../Android/kernel +ARCH := arm +endif + +ifeq ($(CONFIG_PLATFORM_MSTAR_TITANIA12), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_MSTAR -DCONFIG_PLATFORM_MSTAR_TITANIA12 +ARCH:=mips +CROSS_COMPILE:= /usr/src/Mstar_kernel/mips-4.3/bin/mips-linux-gnu- +KVER:= 2.6.28.9 +KSRC:= /usr/src/Mstar_kernel/2.6.28.9/ +endif + +ifeq ($(CONFIG_PLATFORM_MSTAR), y) +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_MSTAR +EXTRA_CFLAGS += -DCONFIG_PLATFORM_MSTAR_HIGH +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX -DCONFIG_FIX_NR_BULKIN_BUFFER +endif +ARCH:=arm +CROSS_COMPILE:= /usr/src/bin/arm-none-linux-gnueabi- +KVER:= 3.1.10 +KSRC:= /usr/src/Mstar_kernel/3.1.10/ +endif + +ifeq ($(CONFIG_PLATFORM_ANDROID_X86), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +SUBARCH := $(shell uname -m | sed -e s/i.86/i386/) +ARCH := $(SUBARCH) +CROSS_COMPILE := /media/DATA-2/android-x86/ics-x86_20120130/prebuilt/linux-x86/toolchain/i686-unknown-linux-gnu-4.2.1/bin/i686-unknown-linux-gnu- +KSRC := /media/DATA-2/android-x86/ics-x86_20120130/out/target/product/generic_x86/obj/kernel +MODULE_NAME :=wlan +endif + +ifeq ($(CONFIG_PLATFORM_ANDROID_INTEL_X86), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ANDROID_INTEL_X86 +EXTRA_CFLAGS += -DCONFIG_PLATFORM_INTEL_BYT +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_ANDROID +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_SKIP_SIGNAL_SCALE_MAPPING +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DCONFIG_RESUME_IN_WORKQUEUE +endif +endif + +ifeq ($(CONFIG_PLATFORM_JB_X86), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +SUBARCH := $(shell uname -m | sed -e s/i.86/i386/) +ARCH := $(SUBARCH) +CROSS_COMPILE := /home/android_sdk/android-x86_JB/prebuilts/gcc/linux-x86/x86/i686-linux-android-4.7/bin/i686-linux-android- +KSRC := /home/android_sdk/android-x86_JB/out/target/product/x86/obj/kernel/ +MODULE_NAME :=wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_PXA2XX), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ARCH := arm +CROSS_COMPILE := arm-none-linux-gnueabi- +KVER := 2.6.34.1 +KSRC ?= /usr/src/linux-2.6.34.1 +endif + +ifeq ($(CONFIG_PLATFORM_ARM_S3C2K4), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ARCH := arm +CROSS_COMPILE := arm-linux- +KVER := 2.6.24.7_$(ARCH) +KSRC := /usr/src/kernels/linux-$(KVER) +endif + +ifeq ($(CONFIG_PLATFORM_ARM_S3C6K4), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ARCH := arm +CROSS_COMPILE := arm-none-linux-gnueabi- +KVER := 2.6.34.1 +KSRC ?= /usr/src/linux-2.6.34.1 +endif + +ifeq ($(CONFIG_PLATFORM_RTD2880B), y) +EXTRA_CFLAGS += -DCONFIG_BIG_ENDIAN -DCONFIG_PLATFORM_RTD2880B +ARCH:= +CROSS_COMPILE:= +KVER:= +KSRC:= +endif + +ifeq ($(CONFIG_PLATFORM_MIPS_RMI), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ARCH:=mips +CROSS_COMPILE:=mipsisa32r2-uclibc- +KVER:= +KSRC:= /root/work/kernel_realtek +endif + +ifeq ($(CONFIG_PLATFORM_MIPS_PLM), y) +EXTRA_CFLAGS += -DCONFIG_BIG_ENDIAN +ARCH:=mips +CROSS_COMPILE:=mipsisa32r2-uclibc- +KVER:= +KSRC:= /root/work/kernel_realtek +endif + +ifeq ($(CONFIG_PLATFORM_MSTAR389), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_MSTAR389 +ARCH:=mips +CROSS_COMPILE:= mips-linux-gnu- +KVER:= 2.6.28.10 +KSRC:= /home/mstar/mstar_linux/2.6.28.9/ +endif + +ifeq ($(CONFIG_PLATFORM_MIPS_AR9132), y) +EXTRA_CFLAGS += -DCONFIG_BIG_ENDIAN +ARCH := mips +CROSS_COMPILE := mips-openwrt-linux- +KSRC := /home/alex/test_openwrt/tmp/linux-2.6.30.9 +endif + +ifeq ($(CONFIG_PLATFORM_DMP_PHILIPS), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DRTK_DMP_PLATFORM +ARCH := mips +#CROSS_COMPILE:=/usr/local/msdk-4.3.6-mips-EL-2.6.12.6-0.9.30.3/bin/mipsel-linux- +CROSS_COMPILE:=/usr/local/toolchain_mipsel/bin/mipsel-linux- +KSRC ?=/usr/local/Jupiter/linux-2.6.12 +endif + +ifeq ($(CONFIG_PLATFORM_RTK_DMP), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DRTK_DMP_PLATFORM -DCONFIG_WIRELESS_EXT +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +_PLATFORM_FILES += platform/platform_RTK_DMP_usb.o +endif +ARCH:=mips +CROSS_COMPILE:=mipsel-linux- +KVER:= +KSRC ?= /usr/src/DMP_Kernel/jupiter/linux-2.6.12 +endif + +ifeq ($(CONFIG_PLATFORM_MT53XX), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_MT53XX +ARCH:= arm +CROSS_COMPILE:= arm11_mtk_le- +KVER:= 2.6.27 +KSRC?= /proj/mtk00802/BD_Compare/BDP/Dev/BDP_V301/BDP_Linux/linux-2.6.27 +endif + +ifeq ($(CONFIG_PLATFORM_ARM_MX51_241H), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_WISTRON_PLATFORM +ARCH := arm +CROSS_COMPILE := /opt/freescale/usr/local/gcc-4.1.2-glibc-2.5-nptl-3/arm-none-linux-gnueabi/bin/arm-none-linux-gnueabi- +KVER := 2.6.31 +KSRC ?= /lib/modules/2.6.31-770-g0e46b52/source +endif + +ifeq ($(CONFIG_PLATFORM_FS_MX61), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ARCH := arm +CROSS_COMPILE := /home/share/CusEnv/FreeScale/arm-eabi-4.4.3/bin/arm-eabi- +KSRC ?= /home/share/CusEnv/FreeScale/FS_kernel_env +endif + + + +ifeq ($(CONFIG_PLATFORM_ACTIONS_ATJ227X), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_ACTIONS_ATJ227X +ARCH := mips +CROSS_COMPILE := /home/cnsd4/project/actions/tools-2.6.27/bin/mipsel-linux-gnu- +KVER := 2.6.27 +KSRC := /home/cnsd4/project/actions/linux-2.6.27.28 +endif + +ifeq ($(CONFIG_PLATFORM_TI_DM365), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_TI_DM365 +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_RX +EXTRA_CFLAGS += -DCONFIG_SINGLE_XMIT_BUF -DCONFIG_SINGLE_RECV_BUF +ARCH := arm +#CROSS_COMPILE := /home/cnsd4/Appro/mv_pro_5.0/montavista/pro/devkit/arm/v5t_le/bin/arm_v5t_le- +#KSRC := /home/cnsd4/Appro/mv_pro_5.0/montavista/pro/devkit/lsp/ti-davinci/linux-dm365 +CROSS_COMPILE := /opt/montavista/pro5.0/devkit/arm/v5t_le/bin/arm-linux- +KSRC:= /home/vivotek/lsp/DM365/kernel_platform/kernel/linux-2.6.18 +KERNELOUTPUT := ${PRODUCTDIR}/tmp +KVER := 2.6.18 +endif + +ifeq ($(CONFIG_PLATFORM_MOZART), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_MOZART +ARCH := arm +CROSS_COMPILE := /home/vivotek/lsp/mozart3v2/Mozart3e_Toolchain/build_arm_nofpu/usr/bin/arm-linux- +KVER := $(shell uname -r) +KSRC:= /opt/Vivotek/lsp/mozart3v2/kernel_platform/kernel/mozart_kernel-1.17 +KERNELOUTPUT := /home/pink/sample/ODM/IP8136W-VINT/tmp/kernel +endif + +ifeq ($(CONFIG_PLATFORM_TEGRA3_CARDHU), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DRTW_ENABLE_WIFI_CONTROL_FUNC +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +ARCH := arm +CROSS_COMPILE := /home/android_sdk/nvidia/tegra-16r3-partner-android-4.1_20120723/prebuilt/linux-x86/toolchain/arm-eabi-4.4.3/bin/arm-eabi- +KSRC := /home/android_sdk/nvidia/tegra-16r3-partner-android-4.1_20120723/out/target/product/cardhu/obj/KERNEL +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_TEGRA4_DALMORE), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DRTW_ENABLE_WIFI_CONTROL_FUNC +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +ARCH := arm +CROSS_COMPILE := /home/android_sdk/nvidia/tegra-17r9-partner-android-4.2-dalmore_20130131/prebuilts/gcc/linux-x86/arm/arm-eabi-4.6/bin/arm-eabi- +KSRC := /home/android_sdk/nvidia/tegra-17r9-partner-android-4.2-dalmore_20130131/out/target/product/dalmore/obj/KERNEL +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_TCC8900), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ARCH := arm +CROSS_COMPILE := /home/android_sdk/Telechips/SDK_2304_20110613/prebuilt/linux-x86/toolchain/arm-eabi-4.4.3/bin/arm-eabi- +KSRC := /home/android_sdk/Telechips/SDK_2304_20110613/kernel +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_TCC8920), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ARCH := arm +CROSS_COMPILE := /home/android_sdk/Telechips/v12.06_r1-tcc-android-4.0.4/prebuilt/linux-x86/toolchain/arm-eabi-4.4.3/bin/arm-eabi- +KSRC := /home/android_sdk/Telechips/v12.06_r1-tcc-android-4.0.4/kernel +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_TCC8920_JB42), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +ARCH := arm +CROSS_COMPILE := /home/android_sdk/Telechips/v13.03_r1-tcc-android-4.2.2_ds_patched/prebuilts/gcc/linux-x86/arm/arm-eabi-4.6/bin/arm-eabi- +KSRC := /home/android_sdk/Telechips/v13.03_r1-tcc-android-4.2.2_ds_patched/kernel +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_RK2818), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_ANDROID -DCONFIG_PLATFORM_ROCKCHIPS +ARCH := arm +CROSS_COMPILE := /usr/src/release_fae_version/toolchain/arm-eabi-4.4.0/bin/arm-eabi- +KSRC := /usr/src/release_fae_version/kernel25_A7_281x +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_RK3188), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_ANDROID -DCONFIG_PLATFORM_ROCKCHIPS +# default setting for Android 4.1, 4.2, 4.3, 4.4 +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +# default setting for Power control +EXTRA_CFLAGS += -DRTW_ENABLE_WIFI_CONTROL_FUNC +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DRTW_SUPPORT_PLATFORM_SHUTDOWN +endif +# default setting for Special function +ARCH := arm +CROSS_COMPILE := /home/android_sdk/Rockchip/Rk3188/prebuilts/gcc/linux-x86/arm/arm-eabi-4.6/bin/arm-eabi- +KSRC := /home/android_sdk/Rockchip/Rk3188/kernel +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_RK3066), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_RK3066 +EXTRA_CFLAGS += -DRTW_ENABLE_WIFI_CONTROL_FUNC +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DRTW_SUPPORT_PLATFORM_SHUTDOWN +endif +EXTRA_CFLAGS += -fno-pic +ARCH := arm +CROSS_COMPILE := /home/android_sdk/Rockchip/rk3066_20130607/prebuilts/gcc/linux-x86/arm/arm-linux-androideabi-4.6/bin/arm-linux-androideabi- +#CROSS_COMPILE := /home/android_sdk/Rockchip/Rk3066sdk/prebuilts/gcc/linux-x86/arm/arm-linux-androideabi-4.6/bin/arm-linux-androideabi- +KSRC := /home/android_sdk/Rockchip/Rk3066sdk/kernel +MODULE_NAME :=wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_URBETTER), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN #-DCONFIG_MINIMAL_MEMORY_USAGE +ARCH := arm +CROSS_COMPILE := /media/DATA-1/urbetter/arm-2009q3/bin/arm-none-linux-gnueabi- +KSRC := /media/DATA-1/urbetter/ics-urbetter/kernel +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_TI_PANDA), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN #-DCONFIG_MINIMAL_MEMORY_USAGE +ARCH := arm +#CROSS_COMPILE := /media/DATA-1/aosp/ics-aosp_20111227/prebuilt/linux-x86/toolchain/arm-eabi-4.4.3/bin/arm-eabi- +#KSRC := /media/DATA-1/aosp/android-omap-panda-3.0_20120104 +CROSS_COMPILE := /media/DATA-1/android-4.0/prebuilt/linux-x86/toolchain/arm-eabi-4.4.3/bin/arm-eabi- +KSRC := /media/DATA-1/android-4.0/panda_kernel/omap +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_MIPS_JZ4760), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_MINIMAL_MEMORY_USAGE +ARCH ?= mips +CROSS_COMPILE ?= /mnt/sdb5/Ingenic/Umido/mips-4.3/bin/mips-linux-gnu- +KSRC ?= /mnt/sdb5/Ingenic/Umido/kernel +endif + +ifeq ($(CONFIG_PLATFORM_SZEBOOK), y) +EXTRA_CFLAGS += -DCONFIG_BIG_ENDIAN +ARCH:=arm +CROSS_COMPILE:=/opt/crosstool2/bin/armeb-unknown-linux-gnueabi- +KVER:= 2.6.31.6 +KSRC:= ../code/linux-2.6.31.6-2020/ +endif + +ifeq ($(CONFIG_PLATFORM_ARM_SUNxI), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUNxI +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT + +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +_PLATFORM_FILES += platform/platform_ARM_SUNxI_usb.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +# default setting for A10-EVB mmc0 +#EXTRA_CFLAGS += -DCONFIG_WITS_EVB_V13 +_PLATFORM_FILES += platform/platform_ARM_SUNxI_sdio.o +endif + +ARCH := arm +#CROSS_COMPILE := arm-none-linux-gnueabi- +CROSS_COMPILE=/home/android_sdk/Allwinner/a10/android-jb42/lichee-jb42/buildroot/output/external-toolchain/bin/arm-none-linux-gnueabi- +KVER := 3.0.8 +#KSRC:= ../lichee/linux-3.0/ +KSRC=/home/android_sdk/Allwinner/a10/android-jb42/lichee-jb42/linux-3.0 +endif + +ifeq ($(CONFIG_PLATFORM_ARM_SUN6I), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUN6I +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +# default setting for Android 4.1, 4.2, 4.3, 4.4 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_QOS_OPTIMIZATION + +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +_PLATFORM_FILES += platform/platform_ARM_SUNxI_usb.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +# default setting for A31-EVB mmc0 +EXTRA_CFLAGS += -DCONFIG_A31_EVB +_PLATFORM_FILES += platform/platform_ARM_SUNnI_sdio.o +endif + +ARCH := arm +#Android-JB42 +#CROSS_COMPILE := /home/android_sdk/Allwinner/a31/android-jb42/lichee/buildroot/output/external-toolchain/bin/arm-linux-gnueabi- +#KSRC :=/home/android_sdk/Allwinner/a31/android-jb42/lichee/linux-3.3 +#ifeq ($(CONFIG_USB_HCI), y) +#MODULE_NAME := 8188eu_sw +#endif +# ==== Cross compile setting for kitkat-a3x_v4.5 ===== +CROSS_COMPILE := /home/android_sdk/Allwinner/a31/kitkat-a3x_v4.5/lichee/buildroot/output/external-toolchain/bin/arm-linux-gnueabi- +KSRC :=/home/android_sdk/Allwinner/a31/kitkat-a3x_v4.5/lichee/linux-3.3 +endif + +ifeq ($(CONFIG_PLATFORM_ARM_SUN7I), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUN7I +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +# default setting for Android 4.1, 4.2, 4.3, 4.4 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_QOS_OPTIMIZATION + +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +_PLATFORM_FILES += platform/platform_ARM_SUNxI_usb.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_PLATFORM_FILES += platform/platform_ARM_SUNnI_sdio.o +endif + +ARCH := arm +# ===Cross compile setting for Android 4.2 SDK === +#CROSS_COMPILE := /home/android_sdk/Allwinner/a20_evb/lichee/out/android/common/buildroot/external-toolchain/bin/arm-linux-gnueabi- +#KSRC := /home/android_sdk/Allwinner/a20_evb/lichee/linux-3.3 +# ==== Cross compile setting for Android 4.3 SDK ===== +#CROSS_COMPILE := /home/android_sdk/Allwinner/a20/android-jb43/lichee/out/android/common/buildroot/external-toolchain/bin/arm-linux-gnueabi- +#KSRC := /home/android_sdk/Allwinner/a20/android-jb43/lichee/linux-3.4 +# ==== Cross compile setting for kitkat-a20_v4.4 ===== +CROSS_COMPILE := /home/android_sdk/Allwinner/a20/kitkat-a20_v4.4/lichee/out/android/common/buildroot/external-toolchain/bin/arm-linux-gnueabi- +KSRC := /home/android_sdk/Allwinner/a20/kitkat-a20_v4.4/lichee/linux-3.4 +endif + +ifeq ($(CONFIG_PLATFORM_ARM_SUN8I_W3P1), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUN8I +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUN8I_W3P1 +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT + +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +_PLATFORM_FILES += platform/platform_ARM_SUNxI_usb.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_PLATFORM_FILES += platform/platform_ARM_SUNnI_sdio.o +endif + +ARCH := arm +# ===Cross compile setting for Android 4.2 SDK === +#CROSS_COMPILE := /home/android_sdk/Allwinner/a23/android-jb42/lichee/out/android/common/buildroot/external-toolchain/bin/arm-linux-gnueabi- +#KSRC :=/home/android_sdk/Allwinner/a23/android-jb42/lichee/linux-3.4 +# ===Cross compile setting for Android 4.4 SDK === +CROSS_COMPILE := /home/android_sdk/Allwinner/a23/android-kk44/lichee/out/android/common/buildroot/external-toolchain/bin/arm-linux-gnueabi- +KSRC :=/home/android_sdk/Allwinner/a23/android-kk44/lichee/linux-3.4 +endif + +ifeq ($(CONFIG_PLATFORM_ARM_SUN8I_W5P1), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUN8I +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUN8I_W5P1 +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT + +# Enable this for Android 5.0 +EXTRA_CFLAGS += -DCONFIG_RADIO_WORK + +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +_PLATFORM_FILES += platform/platform_ARM_SUNxI_usb.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_PLATFORM_FILES += platform/platform_ARM_SUNnI_sdio.o +endif + +ARCH := arm +# ===Cross compile setting for Android L SDK === +CROSS_COMPILE := /home/android_sdk/Allwinner/a33/android-L/lichee/out/sun8iw5p1/android/common/buildroot/external-toolchain/bin/arm-linux-gnueabi- +KSRC :=/home/android_sdk/Allwinner/a33/android-L/lichee/linux-3.4 +endif + +ifeq ($(CONFIG_PLATFORM_ACTIONS_ATV5201), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_ACTIONS_ATV5201 +EXTRA_CFLAGS += -DCONFIG_SDIO_DISABLE_RXFIFO_POLLING_LOOP +ARCH := mips +CROSS_COMPILE := mipsel-linux-gnu- +KVER := $(KERNEL_VER) +KSRC:= $(CFGDIR)/../../kernel/linux-$(KERNEL_VER) +endif + +ifeq ($(CONFIG_PLATFORM_ARM_RTD299X), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +ifeq ($(CONFIG_ANDROID), y) +# Enable this for Android 5.0 +EXTRA_CFLAGS += -DCONFIG_RADIO_WORK +endif +#ARCH, CROSS_COMPILE, KSRC,and MODDESTDIR are provided by external makefile +INSTALL_PREFIX := +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_ARM_RTD299X_LG), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DRTW_P2P_GROUP_INTERFACE=1 +EXTRA_CFLAGS += -DCONFIG_IFACE_NUMBER=3 +#EXTRA_CFLAGS += -DCONFIG_FIX_HWPORT +EXTRA_CFLAGS += -DLGE_PRIVATE +EXTRA_CFLAGS += -DPURE_SUPPLICANT +EXTRA_CFLAGS += -DCONFIG_CUSTOMIZED_COUNTRY_CHPLAN_MAP -DCONFIG_RTW_IOCTL_SET_COUNTRY +EXTRA_CFLAGS += -DDBG_RX_DFRAME_RAW_DATA +EXTRA_CFLAGS += -DRTW_REDUCE_SCAN_SWITCH_CH_TIME +ARCH ?= arm +KVER ?= + +ifneq ($(PLATFORM), WEBOS) +$(info PLATFORM is empty) +CROSS_COMPILE ?= /mnt/newdisk/LGE/arm-lg115x-linux-gnueabi-4.8-2016.03-x86_64/bin/arm-lg115x-linux-gnueabi- +KSRC ?= /mnt/newdisk/LGE/linux-rockhopper_k3lp_drd4tv_423 +endif + +CROSS_COMPILE ?= +KSRC ?= $(LINUX_SRC) +INSTALL_PREFIX ?= +endif + +ifeq ($(CONFIG_PLATFORM_HISILICON), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -DCONFIG_PLATFORM_HISILICON +ifeq ($(SUPPORT_CONCURRENT),y) +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +endif +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +ARCH := arm +ifeq ($(CROSS_COMPILE),) + CROSS_COMPILE = arm-hisiv200-linux- +endif +MODULE_NAME := rtl8192eu +ifeq ($(KSRC),) + KSRC := ../../../../../../kernel/linux-3.4.y +endif +endif + +ifeq ($(CONFIG_PLATFORM_HISILICON_HI3798), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_HISILICON +EXTRA_CFLAGS += -DCONFIG_PLATFORM_HISILICON_HI3798 +#EXTRA_CFLAGS += -DCONFIG_PLATFORM_HISILICON_HI3798_MV200_HDMI_DONGLE +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +# default setting for Android +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 +EXTRA_CFLAGS += -DRTW_USE_CFG80211_STA_EVENT +# default setting for Android 5.x and later +#EXTRA_CFLAGS += -DCONFIG_RADIO_WORK + +# If system could power on and recognize Wi-Fi SDIO automatically, +# platfrom operations are not necessary. +#ifeq ($(CONFIG_SDIO_HCI), y) +#EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +#_PLATFORM_FILES += platform/platform_hisilicon_hi3798_sdio.o +#EXTRA_CFLAGS += -DCONFIG_HISI_SDIO_ID=1 +#endif + +ARCH ?= arm +CROSS_COMPILE ?= /HiSTBAndroidV600R003C00SPC021_git_0512/device/hisilicon/bigfish/sdk/tools/linux/toolchains/arm-histbv310-linux/bin/arm-histbv310-linux- +ifndef KSRC +KSRC := /HiSTBAndroidV600R003C00SPC021_git_0512/device/hisilicon/bigfish/sdk/source/kernel/linux-3.18.y +KSRC += O=/HiSTBAndroidV600R003C00SPC021_git_0512/out/target/product/Hi3798MV200/obj/KERNEL_OBJ +endif + +ifeq ($(CONFIG_RTL8822B), y) +ifeq ($(CONFIG_SDIO_HCI), y) +CONFIG_RTL8822BS ?= m +USER_MODULE_NAME := rtl8822bs +endif +endif + +endif + +# Platform setting +ifeq ($(CONFIG_PLATFORM_ARM_SPREADTRUM_6820), y) +ifeq ($(CONFIG_ANDROID_2X), y) +EXTRA_CFLAGS += -DANDROID_2X +endif +EXTRA_CFLAGS += -DCONFIG_PLATFORM_SPRD +EXTRA_CFLAGS += -DPLATFORM_SPREADTRUM_6820 +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ifeq ($(RTL871X), rtl8188e) +EXTRA_CFLAGS += -DSOFTAP_PS_DURATION=50 +endif +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +_PLATFORM_FILES += platform/platform_sprd_sdio.o +endif +endif + +ifeq ($(CONFIG_PLATFORM_ARM_SPREADTRUM_8810), y) +ifeq ($(CONFIG_ANDROID_2X), y) +EXTRA_CFLAGS += -DANDROID_2X +endif +EXTRA_CFLAGS += -DCONFIG_PLATFORM_SPRD +EXTRA_CFLAGS += -DPLATFORM_SPREADTRUM_8810 +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +ifeq ($(RTL871X), rtl8188e) +EXTRA_CFLAGS += -DSOFTAP_PS_DURATION=50 +endif +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +_PLATFORM_FILES += platform/platform_sprd_sdio.o +endif +endif + +ifeq ($(CONFIG_PLATFORM_ARM_WMT), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +ifeq ($(CONFIG_SDIO_HCI), y) +_PLATFORM_FILES += platform/platform_ARM_WMT_sdio.o +endif +ARCH := arm +CROSS_COMPILE := /home/android_sdk/WonderMedia/wm8880-android4.4/toolchain/arm_201103_gcc4.5.2/mybin/arm_1103_le- +KSRC := /home/android_sdk/WonderMedia/wm8880-android4.4/kernel4.4/ +MODULE_NAME :=8189es_kk +endif + +ifeq ($(CONFIG_PLATFORM_RTK119X), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +#EXTRA_CFLAGS += -DCONFIG_PLATFORM_ARM_SUN7I +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +#EXTRA_CFLAGS += -DCONFIG_QOS_OPTIMIZATION +EXTRA_CFLAGS += -DCONFIG_QOS_OPTIMIZATION + +#EXTRA_CFLAGS += -DCONFIG_#PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +#_PLATFORM_FILES += platform/platform_ARM_SUNxI_usb.o +endif +ifeq ($(CONFIG_SDIO_HCI), y) +_PLATFORM_FILES += platform/platform_ARM_SUNnI_sdio.o +endif + +ARCH := arm + +# ==== Cross compile setting for Android 4.4 SDK ===== +#CROSS_COMPILE := arm-linux-gnueabihf- +KVER := 3.10.24 +#KSRC :=/home/android_sdk/Allwinner/a20/android-kitkat44/lichee/linux-3.4 +CROSS_COMPILE := /home/realtek/software_phoenix/phoenix/toolchain/usr/local/arm-2013.11/bin/arm-linux-gnueabihf- +KSRC := /home/realtek/software_phoenix/linux-kernel +MODULE_NAME := 8192eu + +endif + +# Actions-Micro use this flag for DHC 1195 and DHC 1395 +ifeq ($(CONFIG_PLATFORM_RTK119X_AM), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_RTK119X_AM +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_FULL_CH_IN_P2P_HANDSHAKE +EXTRA_CFLAGS += -DCONFIG_SEL_P2P_IFACE=2 +EXTRA_CFLAGS += -DCONFIG_IFACE_NUMBER=3 +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT + +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +endif + +ARCH := arm + +#CROSS_COMPILE := arm-linux-gnueabihf- +KVER := 3.10.24 +#KSRC := +CROSS_COMPILE := +endif + +ifeq ($(CONFIG_PLATFORM_RTK129X), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_RTK129X +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +#EXTRA_CFLAGS += -DCONFIG_P2P_IPS -DCONFIG_QOS_OPTIMIZATION +EXTRA_CFLAGS += -DCONFIG_QOS_OPTIMIZATION +# Enable this for Android 5.0 +EXTRA_CFLAGS += -DCONFIG_RADIO_WORK +ifeq ($(CONFIG_RTL8821C)$(CONFIG_SDIO_HCI),yy) +EXTRA_CFLAGS += -DCONFIG_WAKEUP_GPIO_INPUT_MODE +EXTRA_CFLAGS += -DCONFIG_BT_WAKE_HST_OPEN_DRAIN +endif +EXTRA_CFLAGS += -Wno-error=date-time +# default setting for Android 7.0 +ifeq ($(RTK_ANDROID_VERSION), nougat) +EXTRA_CFLAGS += -DRTW_P2P_GROUP_INTERFACE=1 +endif +#EXTRA_CFLAGS += -DCONFIG_#PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +endif + +ARCH := arm64 + +# ==== Cross compile setting for Android 4.4 SDK ===== +#CROSS_COMPILE := arm-linux-gnueabihf- +#KVER := 4.1.10 +#CROSS_COMPILE := $(CROSS) +#KSRC := $(LINUX_KERNEL_PATH) +CROSS_COMPILE := /home/android_sdk/DHC/trunk-6.0.0_r1-QA160627/phoenix/toolchain/asdk64-4.9.4-a53-EL-3.10-g2.19-a64nt-160307/bin/asdk64-linux- +KSRC := /home/android_sdk/DHC/trunk-6.0.0_r1-QA160627/linux-kernel +endif + +ifeq ($(CONFIG_PLATFORM_RTK1319), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_RTK1319 +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_TRAFFIC_PROTECT +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +#EXTRA_CFLAGS += -DCONFIG_P2P_IPS -DCONFIG_QOS_OPTIMIZATION +EXTRA_CFLAGS += -DCONFIG_QOS_OPTIMIZATION +# Enable this for Android 5.0 +EXTRA_CFLAGS += -DCONFIG_RADIO_WORK +ifeq ($(CONFIG_RTL8821C)$(CONFIG_SDIO_HCI),yy) +EXTRA_CFLAGS += -DCONFIG_WAKEUP_GPIO_INPUT_MODE +EXTRA_CFLAGS += -DCONFIG_BT_WAKE_HST_OPEN_DRAIN +endif +EXTRA_CFLAGS += -Wno-error=date-time +# default setting for Android 7.0 +ifeq ($(RTK_ANDROID_VERSION), nougat) +EXTRA_CFLAGS += -DRTW_P2P_GROUP_INTERFACE=1 +endif +#EXTRA_CFLAGS += -DCONFIG_#PLATFORM_OPS +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +endif + +ARCH := arm64 + +# ==== Cross compile setting for Android 4.4 SDK ===== +#CROSS_COMPILE := arm-linux-gnueabihf- +#KVER := 4.1.10 +#CROSS_COMPILE := $(CROSS) +#KSRC := $(LINUX_KERNEL_PATH) +CROSS_COMPILE := /home/android_sdk/DHC/trunk-6.0.0_r1-QA160627/phoenix/toolchain/asdk64-4.9.4-a53-EL-3.10-g2.19-a64nt-160307/bin/asdk64-linux- +KSRC := /home/android_sdk/DHC/trunk-6.0.0_r1-QA160627/linux-kernel +endif + +ifeq ($(CONFIG_PLATFORM_RTK390X), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_PLATFORM_RTK390X +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_RTW_NETIF_SG +ifeq ($(CONFIG_USB_HCI), y) +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +endif + +ARCH:=rlx + +CROSS_COMPILE:=mips-linux- +KSRC:= /home/realtek/share/Develop/IPCAM_SDK/RealSil/rts3901_sdk_v1.2_vanilla/linux-3.10 + +endif + +ifeq ($(CONFIG_PLATFORM_NOVATEK_NT72668), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_NOVATEK_NT72668 +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_RX +EXTRA_CFLAGS += -DCONFIG_USE_USB_BUFFER_ALLOC_TX +ARCH ?= arm +CROSS_COMPILE := arm-linux-gnueabihf- +KVER := 3.8.0 +KSRC := /Custom/Novatek/TCL/linux-3.8_header +#KSRC := $(KERNELDIR) +endif + +ifeq ($(CONFIG_PLATFORM_ARM_TCC8930_JB42), y) +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +# default setting for Android 4.1, 4.2 +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 -DRTW_USE_CFG80211_STA_EVENT +ARCH := arm +CROSS_COMPILE := /home/android_sdk/Telechips/v13.05_r1-tcc-android-4.2.2_tcc893x-evm_build/prebuilts/gcc/linux-x86/arm/arm-eabi-4.6/bin/arm-eabi- +KSRC := /home/android_sdk/Telechips/v13.05_r1-tcc-android-4.2.2_tcc893x-evm_build/kernel +MODULE_NAME := wlan +endif + +ifeq ($(CONFIG_PLATFORM_RTL8197D), y) +EXTRA_CFLAGS += -DCONFIG_BIG_ENDIAN -DCONFIG_PLATFORM_RTL8197D +export DIR_LINUX=$(shell pwd)/../SDK/rlxlinux-sdk321-v50/linux-2.6.30 +ARCH ?= rlx +CROSS_COMPILE:= $(DIR_LINUX)/../toolchain/rsdk-1.5.5-5281-EB-2.6.30-0.9.30.3-110714/bin/rsdk-linux- +KSRC := $(DIR_LINUX) +endif + +ifeq ($(CONFIG_PLATFORM_AML_S905), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_AML_S905 +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN -fno-pic +# default setting for Android +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 +EXTRA_CFLAGS += -DRTW_USE_CFG80211_STA_EVENT +# default setting for Android 5.x and later +EXTRA_CFLAGS += -DCONFIG_RADIO_WORK + +ifeq ($(CONFIG_SDIO_HCI), y) +EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +_PLATFORM_FILES += platform/platform_aml_s905_sdio.o +endif + +ARCH ?= arm64 +CROSS_COMPILE ?= /4.4_S905L_8822bs_compile/gcc-linaro-aarch64-linux-gnu-4.9-2014.09_linux/bin/aarch64-linux-gnu- +ifndef KSRC +KSRC := /4.4_S905L_8822bs_compile/common +# To locate output files in a separate directory. +KSRC += O=/4.4_S905L_8822bs_compile/KERNEL_OBJ +endif + +ifeq ($(CONFIG_RTL8822B), y) +ifeq ($(CONFIG_SDIO_HCI), y) +CONFIG_RTL8822BS ?= m +USER_MODULE_NAME := 8822bs +endif +endif + +endif + +ifeq ($(CONFIG_PLATFORM_ZTE_ZX296716), y) +EXTRA_CFLAGS += -Wno-error=date-time +EXTRA_CFLAGS += -DCONFIG_PLATFORM_ZTE_ZX296716 +EXTRA_CFLAGS += -DCONFIG_LITTLE_ENDIAN +# default setting for Android +EXTRA_CFLAGS += -DCONFIG_CONCURRENT_MODE +EXTRA_CFLAGS += -DCONFIG_IOCTL_CFG80211 +EXTRA_CFLAGS += -DRTW_USE_CFG80211_STA_EVENT +# default setting for Android 5.x and later +#EXTRA_CFLAGS += -DCONFIG_RADIO_WORK + +ifeq ($(CONFIG_SDIO_HCI), y) +# mark this temporarily +#EXTRA_CFLAGS += -DCONFIG_PLATFORM_OPS +#_PLATFORM_FILES += platform/platform_zte_zx296716_sdio.o +endif + +ARCH ?= arm64 +CROSS_COMPILE ?= +KSRC ?= + +ifeq ($(CONFIG_RTL8822B), y) +ifeq ($(CONFIG_SDIO_HCI), y) +CONFIG_RTL8822BS ?= m +USER_MODULE_NAME := 8822bs +endif +endif + +endif + +########### CUSTOMER ################################ +ifeq ($(CONFIG_CUSTOMER_HUAWEI_GENERAL), y) +CONFIG_CUSTOMER_HUAWEI = y +endif + +ifeq ($(CONFIG_CUSTOMER_HUAWEI), y) +EXTRA_CFLAGS += -DCONFIG_HUAWEI_PROC +endif + +CONFIG_PLATFORM_CMAP_INTFS = n +ifeq ($(CONFIG_PLATFORM_CMAP_INTFS), y) +PLATFORM_CMAP_INTFS_TYPE = 00 +EXTRA_CFLAGS += -DCONFIG_PLATFORM_CMAP_INTFS -DCMAP_UNASSOC_METRICS_STA_MAX=32 +_OS_INTFS_FILES += os_dep/linux/custom_multiap_intfs/custom_multiap_intfs.o +_PLATFORM_FILES += platform/custom_multiap_intfs_$(PLATFORM_CMAP_INTFS_TYPE).o +endif + +ifeq ($(CONFIG_MULTIDRV), y) + +ifeq ($(CONFIG_SDIO_HCI), y) +MODULE_NAME := rtw_sdio +endif + +ifeq ($(CONFIG_USB_HCI), y) +MODULE_NAME := rtw_usb +endif + +ifeq ($(CONFIG_PCI_HCI), y) +MODULE_NAME := rtw_pci +endif + + +endif + +USER_MODULE_NAME ?= +ifneq ($(USER_MODULE_NAME),) +MODULE_NAME := $(USER_MODULE_NAME) +endif + +ifneq ($(KERNELRELEASE),) + +########### this part for *.mk ############################ +include $(src)/hal/phydm/phydm.mk + +########### HAL_RTL8822B ################################# +ifeq ($(CONFIG_RTL8822B), y) +include $(src)/rtl8822b.mk +endif + +########### HAL_RTL8821C ################################# +ifeq ($(CONFIG_RTL8821C), y) +include $(src)/rtl8821c.mk +endif + +########### HAL_RTL8822C ################################# +ifeq ($(CONFIG_RTL8822C), y) +include $(src)/rtl8822c.mk +endif + +########### HAL_RTL8814B ################################# +ifeq ($(CONFIG_RTL8814B), y) +include $(src)/rtl8814b.mk +endif + +########### HAL_RTL8723F ################################# +ifeq ($(CONFIG_RTL8723F), y) +include $(src)/rtl8723f.mk +endif + +rtk_core := core/rtw_cmd.o \ + core/rtw_security.o \ + core/rtw_debug.o \ + core/rtw_io.o \ + core/rtw_ioctl_query.o \ + core/rtw_ioctl_set.o \ + core/rtw_ieee80211.o \ + core/rtw_mlme.o \ + core/rtw_mlme_ext.o \ + core/rtw_mi.o \ + core/rtw_wlan_util.o \ + core/rtw_vht.o \ + core/rtw_pwrctrl.o \ + core/rtw_rf.o \ + core/rtw_chplan.o \ + core/monitor/rtw_radiotap.o \ + core/rtw_recv.o \ + core/rtw_sta_mgt.o \ + core/rtw_ap.o \ + core/wds/rtw_wds.o \ + core/mesh/rtw_mesh.o \ + core/mesh/rtw_mesh_pathtbl.o \ + core/mesh/rtw_mesh_hwmp.o \ + core/rtw_xmit.o \ + core/rtw_p2p.o \ + core/rtw_rson.o \ + core/rtw_tdls.o \ + core/rtw_br_ext.o \ + core/rtw_iol.o \ + core/rtw_sreset.o \ + core/rtw_btcoex_wifionly.o \ + core/rtw_btcoex.o \ + core/rtw_beamforming.o \ + core/rtw_odm.o \ + core/rtw_rm.o \ + core/rtw_rm_fsm.o \ + core/rtw_ft.o \ + core/rtw_wnm.o \ + core/rtw_mbo.o \ + core/rtw_rm_util.o \ + core/efuse/rtw_efuse.o \ + core/rtw_roch.o + +ifeq ($(CONFIG_SDIO_HCI), y) +rtk_core += core/rtw_sdio.o +endif + +EXTRA_CFLAGS += -I$(src)/core/crypto +rtk_core += \ + core/crypto/aes-internal.o \ + core/crypto/aes-internal-enc.o \ + core/crypto/aes-gcm.o \ + core/crypto/aes-ccm.o \ + core/crypto/aes-omac1.o \ + core/crypto/ccmp.o \ + core/crypto/gcmp.o \ + core/crypto/aes-siv.o \ + core/crypto/aes-ctr.o \ + core/crypto/sha256-internal.o \ + core/crypto/sha256.o \ + core/crypto/sha256-prf.o \ + core/crypto/rtw_crypto_wrap.o \ + core/rtw_swcrypto.o + +$(MODULE_NAME)-y += $(rtk_core) + +$(MODULE_NAME)-$(CONFIG_WAPI_SUPPORT) += core/rtw_wapi.o \ + core/rtw_wapi_sms4.o + +$(MODULE_NAME)-y += $(_OS_INTFS_FILES) +$(MODULE_NAME)-y += $(_HAL_INTFS_FILES) +$(MODULE_NAME)-y += $(_PHYDM_FILES) +$(MODULE_NAME)-y += $(_BTC_FILES) +$(MODULE_NAME)-y += $(_PLATFORM_FILES) + +$(MODULE_NAME)-$(CONFIG_MP_INCLUDED) += core/rtw_mp.o + +ifeq ($(CONFIG_RTL8723B), y) +$(MODULE_NAME)-$(CONFIG_MP_INCLUDED)+= core/rtw_bt_mp.o +endif + +obj-$(CONFIG_RTL8821CU) := $(MODULE_NAME).o + +else + +export CONFIG_RTL8821CU = m + +all: modules + +modules: + $(MAKE) ARCH=$(ARCH) CROSS_COMPILE=$(CROSS_COMPILE) -C $(KSRC) M=$(shell pwd) modules + +strip: + $(CROSS_COMPILE)strip $(MODULE_NAME).ko --strip-unneeded + +install: + install -p -m 644 $(MODULE_NAME).ko $(MODDESTDIR) + /sbin/depmod -a ${KVER} + +uninstall: + rm -f $(MODDESTDIR)/$(MODULE_NAME).ko + /sbin/depmod -a ${KVER} + +backup_rtlwifi: + @echo "Making backup rtlwifi drivers" +ifneq (,$(wildcard $(STAGINGMODDIR)/rtl*)) + @tar cPf $(wildcard $(STAGINGMODDIR))/backup_rtlwifi_driver.tar $(wildcard $(STAGINGMODDIR)/rtl*) + @rm -rf $(wildcard $(STAGINGMODDIR)/rtl*) +endif +ifneq (,$(wildcard $(MODDESTDIR)realtek)) + @tar cPf $(MODDESTDIR)backup_rtlwifi_driver.tar $(MODDESTDIR)realtek + @rm -fr $(MODDESTDIR)realtek +endif +ifneq (,$(wildcard $(MODDESTDIR)rtl*)) + @tar cPf $(MODDESTDIR)../backup_rtlwifi_driver.tar $(wildcard $(MODDESTDIR)rtl*) + @rm -fr $(wildcard $(MODDESTDIR)rtl*) +endif + @/sbin/depmod -a ${KVER} + @echo "Please reboot your system" + +restore_rtlwifi: + @echo "Restoring backups" +ifneq (,$(wildcard $(STAGINGMODDIR)/backup_rtlwifi_driver.tar)) + @tar xPf $(STAGINGMODDIR)/backup_rtlwifi_driver.tar + @rm $(STAGINGMODDIR)/backup_rtlwifi_driver.tar +endif +ifneq (,$(wildcard $(MODDESTDIR)backup_rtlwifi_driver.tar)) + @tar xPf $(MODDESTDIR)backup_rtlwifi_driver.tar + @rm $(MODDESTDIR)backup_rtlwifi_driver.tar +endif +ifneq (,$(wildcard $(MODDESTDIR)../backup_rtlwifi_driver.tar)) + @tar xPf $(MODDESTDIR)../backup_rtlwifi_driver.tar + @rm $(MODDESTDIR)../backup_rtlwifi_driver.tar +endif + @/sbin/depmod -a ${KVER} + @echo "Please reboot your system" + +config_r: + @echo "make config" + /bin/bash script/Configure script/config.in + + +.PHONY: modules clean + +clean: + #$(MAKE) -C $(KSRC) M=$(shell pwd) clean + cd hal ; rm -fr */*/*/*.mod.c */*/*/*.mod */*/*/*.o */*/*/.*.cmd */*/*/*.ko + cd hal ; rm -fr */*/*.mod.c */*/*.mod */*/*.o */*/.*.cmd */*/*.ko + cd hal ; rm -fr */*.mod.c */*.mod */*.o */.*.cmd */*.ko + cd hal ; rm -fr *.mod.c *.mod *.o .*.cmd *.ko + cd core ; rm -fr */*.mod.c */*.mod */*.o */.*.cmd */*.ko + cd core ; rm -fr *.mod.c *.mod *.o .*.cmd *.ko + cd os_dep/linux ; rm -fr *.mod.c *.mod *.o .*.cmd *.ko + cd os_dep ; rm -fr *.mod.c *.mod *.o .*.cmd *.ko + cd platform ; rm -fr *.mod.c *.mod *.o .*.cmd *.ko + rm -fr Module.symvers ; rm -fr Module.markers ; rm -fr modules.order + rm -fr *.mod.c *.mod *.o .*.cmd *.ko *~ + rm -fr .tmp_versions +endif diff --git a/README.md b/README.md new file mode 100644 index 0000000..85ccf6c --- /dev/null +++ b/README.md @@ -0,0 +1,642 @@ +## 8821cu ( 8821cu.ko ) :rocket: + +## Linux Driver for USB WiFi Adapters that are based on the RTL8811CU, RTL8821CU and RTL8731AU Chipsets + +- v5.12.0.4 (Realtek) (20210916) plus updates from the Linux community + +### Features + +- IEEE 802.11 b/g/n/ac WiFi compliant +- 802.1x, WEP, WPA TKIP and WPA2 AES/Mixed mode for PSK and TLS (Radius) +- WPA3 (see FAQ) +- IEEE 802.11b/g/n/ac Client mode + * Supports wireless security for WEP, WPA TKIP and WPA2 AES PSK + * Supports site survey scan and manual connect + * Supports WPA/WPA2 TLS client +- Power saving modes +- Wireshark compatible +- Aircrack-ng compatible +- Packet injection +- hostapd compatible +- AP mode DFS channel support +- Miracast +- Supported interface modes + * IBSS + * Managed + * Monitor (see FAQ) + * AP (see FAQ) + * P2P-client + * P2P-GO + * Concurrent (see `Concurrent_Mode.md` in the `docs` folder.) +- Log level control +- LED control +- Power saving control +- VHT control (allows 80 MHz channel width in AP mode) +- AP mode DFS channel control + +### A FAQ is available at the end of this document. + +### Compatible CPUs + +- x86, amd64 +- ARM, ARM64 +- MIPS + +### Compatible Kernels + +- Kernels: 4.19 - 5.11 (Realtek) +- Kernels: 5.12 - 6.1 (community support) + +### Tested Linux Distributions + +Note: One of the goals of this project is to provide driver support that +is easy to install and works reliably on many distros. Meeting this goal +depends on you to report your recommendations and updated information. +If you see information that needs to be updated, please report the +updated information and if you do not see adequate support for +items such as Installation Steps 2, 3 and 9, and you know what updates +need to added or you can get that information, please provide it so that +the Installation Steps can be improved. + +- Arch Linux (kernels 5.4 and 5.11) + +- Debian 11 (kernels 5.10 and 5.15) + +- Fedora (kernel 5.11) + +- Kali Linux (kernel 5.10) + +- Manjaro 21.1 (kernel 5.13) + +- openSUSE Tumbleweed (rolling) (kernel 5.15) + +- Raspberry Pi OS (2022-09-22) (ARM 32 bit and 64 bit) (kernel 5.15) + +- Raspberry Pi Desktop (2022-07-01) (x86 32 bit) (kernel 5.10) + +- Ubuntu 22.04 (kernel 5.15) and 22.10 (kernel 5.19) + +- Void Linux (kernel 5.18) + +### Download Locations for Tested Linux Distributions + +- [Arch Linux](https://www.archlinux.org) +- [Debian](https://www.debian.org/) +- [Fedora](https://getfedora.org) +- [Kali Linux](https://www.kali.org/) +- [Manjaro](https://manjaro.org) +- [openSUSE](https://www.opensuse.org/) +- [Raspberry Pi OS](https://www.raspberrypi.org) +- [Ubuntu](https://www.ubuntu.com) +- [Void Linux](https://voidlinux.org/) + +### Tested Hardware + +- EDUP EP-AC1651 USB WiFi Adapter AC650 Dual Band USB 2.0 Nano +- EDUP EP-AC1635 USB WiFi Adapter AC600 Dual Band USB 2.0 + +### Compatible Devices + +Warning: Adapters listed here are not recommended for purchase as I do +not recommend Linux users buy Realtek based USB WiFi adapters due to the +lack of mac80211 technology drivers that are supported in-kernel as +called for by Linux Wireless Standards. This repo is supported for the +benefit of Linux users who already have adapters based on the supported +chipsets. If you are looking for information about what adapter to buy, +click [here](https://github.com/morrownr/USB-WiFi) for information about +and links to recommended adapters. + +* Cudy WU700 +* EDUP EP-AC1651 +* EDUP EP-AC1635 +* TOTOLINK A650UA v3 +* Mercusys MU6H (multi-state) +* Numerous additional products that are based on the supported chipsets + +Note: Please read "supported-device-IDs" for information about how to confirm the correct driver for your adapter. + +### Installation Information + +Warning: Installing multiple drivers for the same hardware usually does +not end well. If a previous attempt to install this driver failed or if +you have previously installed another driver for chipsets supported by +this driver, you MUST remove anything that the previous attempt +installed BEFORE attempting to install this driver. This driver can be +removed with the script called `./remove-driver.sh`. Information is +available in the section called `Removal of the Driver.` You can get a +good idea as to whether you need to remove a previously installed +driver by running the following command: + +``` +sudo dkms status +``` + +Warning: If you decide to upgrade to a new version of kernel such as +5.15 to 5.19, you need to remove the driver you have installed and +install the newest available before installing the new kernel. Use the +following commands in the driver directory: + +``` +$ sudo ./remove-driver.sh +$ git pull +$ sudo ./install-driver.sh +``` + +Temporary internet access is required for installation. There are numerous ways +to enable temporary internet access depending on your hardware and situation. +[One method is to use tethering from a phone.](https://www.makeuseof.com/tag/how-to-tether-your-smartphone-in-linux). +Another method is to keep a [WiFi adapter that uses an in-kernel driver](https://github.com/morrownr/USB-WiFi) in your toolkit. + +You will need to use the terminal interface. The quick way to open a terminal: +Ctrl+Alt+T (hold down on the Ctrl and Alt keys then press the T key). + +An alternative terminal is to use SSH (Secure Shell) from the same or from +another computer, in which case you will be in a suitable terminal after logging +in, but this step requires that an SSH daemon/server has already been +configured. (There are lots of SSH guides available, e.g., for the [Raspberry Pi](https://www.raspberrypi.com/documentation/computers/remote-access.html#setting-up-an-ssh-server) and for [Ubuntu](https://linuxconfig.org/ubuntu-20-04-ssh-server). Do not forget [to secure the SSH server](https://www.howtogeek.com/443156/the-best-ways-to-secure-your-ssh-server/).) + +You will need to have sufficient access rights to use `sudo` so that commands +can be executed as the `root` user. (If the command `sudo echo Yes` returns +"Yes", with or without having to enter your password, you do have sufficient +access rights.) + +DKMS is used for the installation. DKMS is a system utility which will +automatically recompile and reinstall this driver when a new kernel is +installed. DKMS is provided by and maintained by Dell. + +It is recommended that you do not delete the driver directory after installation +as the directory contains information and scripts that you may need in the future. + +Secure mode: The primary installation script, `install-driver.sh`, will support +secure mode... if your distro supports the method dkms uses. I regularly test the +installation script on systems with secure mode on. It works very well on Ubuntu based +distros. Some distros, such as Raspberry Pi OS, do not support secure mode because the +hardware they support does not support secure mode making it unnecessary. There are +distros that do not work with the support currently in use. If you install this driver +and, after a reboot, the driver is not working, you can go into the BIOS and temporarily +turn secure mode off to see if secure mode is the problem. + +### Installation Steps + +Note: The installation instructions are for the novice user. Experienced users are +welcome to alter the installation to meet their needs. Support will be provided based +on the steps below. + +#### Step 1: Open a terminal (e.g. Ctrl+Alt+T) + +#### Step 2: Update and upgrade system packages (select the option for the OS you are using) + +Note: If your Linux distro does not fall into one of options listed +below, you will need to research how to update and upgrade your system +packages. + +- Option for Debian based distributions such as Ubuntu, Kali and Raspberry Pi OS + +``` +sudo apt update && sudo apt upgrade +``` + +- Option for Arch based distributions such as Manjaro + +``` +sudo pacman -Syu +``` + +- Option for Fedora based distributions + +``` +sudo dnf upgrade +``` + +- Option for openSUSE based distributions + +``` +sudo zypper update +``` + +- Option for Void Linux + +``` +sudo xbps-install -Syu +``` + +Note: It is recommended that you reboot your system at this point. The +rest of the installation will appreciate having a fully up to date +system to work with. The installation can then be continued with Step 3. + +``` +sudo reboot +``` + +#### Step 3: Install the required packages (select the option for the OS you are using) + +- Option for Raspberry Pi OS (ARM/ARM64) + +``` +sudo apt install -y raspberrypi-kernel-headers build-essential bc dkms git +``` + +- Option for Debian, Kali, and Raspberry Pi Desktop (x86) + +``` +sudo apt install -y linux-headers-$(uname -r) build-essential bc dkms git libelf-dev +``` + +- Option for Ubuntu (all official flavors) and the numerous Ubuntu based distros + +``` +sudo apt install -y build-essential dkms git +``` + +- Option for Fedora + +``` +sudo dnf -y install git dkms kernel-devel kernel-debug-devel +``` + +- Option for openSUSE + +``` +sudo zypper install -t pattern devel_kernel dkms +``` + +- Option for Void Linux + +``` +sudo xbps-install linux-headers dkms git make +``` + +- Options for Arch and Manjaro + +If using pacman + +``` +sudo pacman -S --noconfirm linux-headers dkms git bc +``` + +Note: If you are asked to choose a provider, make sure to choose the one +that corresponds to your version of the linux kernel (for example, +"linux510-headers" for Linux kernel version 5.10). If you install the +incorrect version, you'll have to uninstall it and install the correct +version. + +If using other methods, please follow the instructions provided by those +methods. + +#### Step 4: Create a directory to hold the downloaded driver + +``` +mkdir -p ~/src +``` + +#### Step 5: Move to the newly created directory + +``` +cd ~/src +``` + +#### Step 6: Download the driver + +``` +git clone https://github.com/morrownr/8821cu-20210916.git +``` + +#### Step 7: Move to the newly created driver directory + +``` +cd ~/src/8821cu-20210916 +``` + +#### Step 8: Run a script to reconfigure for ARM or ARM64 based systems + +Warning: This driver defaults to supporting x86 and amd64 based systems +and this step should be `skipped` if your system is powered by an x86, +amd64 or compatible CPU. + +Note: If your system is powered by an ARM or ARM64 based Raspberry Pi, +then one of the following scripts should be executed: + +- Option for the following listed operating systems to be installed to +Raspberry Pi hardware + +``` + * Raspberry Pi OS (32 bit) +``` + +``` +./ARM_RPI.sh +``` + +- Option for the following listed operating systems to be installed to +Raspberry Pi hardware + +``` + * Raspberry Pi OS (64 bit) + * Kali Linux RPI ARM64 + * Ubuntu for Raspberry Pi +``` + +``` +./ARM64_RPI.sh +``` + +Note: ARM or ARM64 based systems not listed above will likely require +modifications similar to those provided in the above scripts but the +number and variety of different ARM and ARM64 based systems makes +supporting each system unpractical so you will need to research the +needs of your system and make the appropriate modifications. If you +discover the settings and make a new script that works with your ARM or +ARM64 based system, you are welcome to submit the script and information +to be included here. + +#### Step 9: Run the installation script ( install-driver.sh ) + +Note: For automated builds (non-interactive), use _NoPrompt_ as an option. + +``` +sudo ./install-driver.sh +``` + +Note: If you elect to skip the reboot at the end of the installation +script, the driver may not load immediately and the driver options will +not be applied. Rebooting is strongly recommended. + +Manual build instructions: The above script automates the installation +process, however, if you want to or need to do a command line +installation, use the following: + +``` +make clean +make +sudo make install +sudo reboot +``` + +Note: If you use the manual build instructions, you will need to repeat +the process each time a new kernel is installed in your distro. + +----- + +### Driver Options ( edit-options.sh ) + +A file called `8821cu.conf` will be installed in `/etc/modprobe.d` by +default if you use the `./install-driver.sh` script. + +Note: The installation script will prompt you to edit the options. + +Location: `/etc/modprobe.d/8821cu.conf` + +This file will be read and applied to the driver on each system boot. + +To edit the driver options file, run the `edit-options.sh` script + +``` +sudo ./edit-options.sh +``` + +Note: Documentation for Driver Options is included in the file `8821cu.conf`. + +----- + +### Removal of the Driver ( remove-driver.sh ) + +Note: Removing the driver is advised in the following situations: + +- if driver installation fails +- if the driver is no longer needed +- if a new or updated version of the driver needs to be installed +- if a distro version upgrade is going to be installed (i.e. going from kernel 5.10 to kernel 5.15) + +Note: The following removes everything that has been installed, with the +exception of the packages installed in Step 3 and the driver directory. +The driver directory can be deleted after running this script. + +#### Step 1: Open a terminal (e.g. Ctrl+Alt+T) + +#### Step 2: Move to the driver directory + +``` +cd ~/src/8821cu-20210118 +``` + +#### Step 3: Run the removal script + +Note: For automated builds (non-interactive), use _NoPrompt_ as an option. + +``` +sudo ./remove-driver.sh +``` + +----- + +### Recommended WiFi Router/ Access Point Settings + +Note: These are general recommendations, some of which may not apply to your specific situation. + +- Security: Set WPA2-AES or WPA2/WPA3 mixed or WPA3. Do not set WPA2 mixed mode or WPA or TKIP. + +- Channel width for 2.4 GHz: Set 20 MHz fixed width. Do not use 40 MHz or 20/40 automatic. + +- Channels for 2.4 GHz: Set channel 1 or 6 or 11 depending on the congestion at your location. Do not set automatic channel selection. As time passes, if you notice poor performance, recheck congestion and set channel appropriately. The environment around you can and does change over time. + +- Mode for 2.4 GHz: For best performance, set "N only" if you no longer use B or G capable devices. + +- Network names: Do not set the 2.4 GHz Network and the 5 GHz Network to the same name. Note: Unfortunately many routers come with both networks set to the same name. You need to be able to control which network that is in use so changing the name of one of the networks is recommended. Since many IoT devices use the 2.4 GHz network, it may be better to change the name of the 5 GHz network. + +- Channels for 5 GHz: Not all devices are capable of using DFS channels (I'm looking at you Roku.) It may be necessary to set a fixed channel in the range of 36 to 48 or 149 to 165 in order for all of your devices to work on 5 GHz. (For US, other countries may vary.) + +- Best location for the WiFi router/access point: Near center of apartment or house, at least a couple of feet away from walls, in an elevated location. You may have to test to see what the best location is in your environment. + +- Check congestion: There are apps available for smart phones that allow you to check the congestion levels on WiFi channels. The apps generally go by the name of ```WiFi Analyzer``` or something similar. + +After making and saving changes, reboot the router. + +----- + +### Recommendations regarding USB + +- Moving your USB WiFi adapter to a different USB port has been known to fix a variety of problems. + +- If connecting your USB WiFi adapter to a desktop computer, use the USB ports on the rear of the computer. Why? The ports on the rear are directly connected to the motherboard which will reduce problems with interference and disconnection. + +- If your USB WiFi adapter is USB 3 capable and you want it to operate in USB3 mode, plug it into a USB 3 port. + +- Avoid USB 3.1 Gen 2 ports if possible as almost all currently available adapters have been tested with USB 3.1 Gen 1 (aka USB 3) and not with USB 3.1 Gen 2. + +- If you use an extension cable and your adapter is USB 3 capable, the cable needs to be USB 3 capable (if not, you will be limited to USB 2 speeds). + +- Extention cables can be problematic. A way to check if the extension cable is the problem is to plug the adapter temporarily into a USB port on the computer. + +- Some USB WiFi adapters require considerable electrical current and push the capabilities of the power available via USB port. One example is adapters that use the Realtek 8814au chipset. Using a powered multiport USB extension can be a good idea in cases like this. + +----- + +### How to disable onboard WiFi on Raspberry Pi 3B, 3B+, 3A+, 4B and Zero W + +Add the following line to /boot/config.txt + +``` +dtoverlay=disable-wifi +``` + +----- + +### How to forget a saved WiFi network on a Raspberry Pi + +#### Step 1: Edit wpa_supplicant.conf + +``` +sudo nano /etc/wpa_supplicant/wpa_supplicant.conf +``` + +#### Step 2: Delete the relevant WiFi network block (including the 'network=' and opening/closing braces. + +#### Step 3: Press ctrl-x followed by 'y' and enter to save the file. + +#### Step 4: Reboot + +----- + +### FAQ: + +Question: Is WPA3 supported? + +Answer: WPA3-SAE support is in this driver according to Realtek and it +works well on some Linux distros but not all. Generally the reason for +WPA3 not working on Linux distros is that the distro has an old version +of wpa_supplicant or Network Manager. Your options are to upgrade to a +more modern distro (most distros released after mid 2022) or compile and +install new versions of the wpa_supplicant and Network Manager utilities. + +----- + +Question: I bought two rtl8811cu based adapters and am planning to use +both in the same computer. How do I set that up? + +Answer: Realtek drivers do not support more than one adapter with the +same chipset in the same computer. You can have multiple Realtek based +adapters in the same computer as long as the adapters are based on +different chipsets. + +----- + +Question: Why do you recommend Mediatek based adapters when you maintain +this repo for a Realtek driver? + +Answer: Many new and existing Linux users already have adapters based on +Realtek chipsets. This repo is for Linux users to support their existing +adapters but my STRONG recommendation is for Linux users to seek out USB +WiFi solutions based on Mediatek chipsets: + +https://github.com/morrownr/USB-WiFi + +----- + +Question: Will you put volunteers to work? + +Answer: Yes. Post a message in `Issues` or `Discussions` if interested. + +----- + +Question: I am having problems with my adapter and I use Virtualbox? + +Answer: This [article](https://null-byte.wonderhowto.com/forum/wifi-hacking-attach-usb-wireless-adapter-with-virtual-box-0324433/) may help. + +----- + +Question: The driver installation script completed successfully and the +driver is installed but does not seem to be working. What is wrong? + +Answer: Turn secure boot off to see if that allows the driver to work. +This driver is primarily tested on Debian based distros such as Ubuntu, +Raspberry Pi OS and Kali. In an attempt to make this driver work well on +many Linux distros, other distros, including the Arch based Manjaro is +used for testing. Currently I do not have installations of Fedora or +OpenSUSE available for testing and reply on user reports of success or +failure. I have two test systems with secure boot on so as to test secure +boot. I have not seen any secure boot problems with Debian based systems +and I don't remember problems with Manjaro. + +dkms is used in the installation script. It helps with a lot of issues that +will come up if a simple manual installation is used. dkms has the +capability to handle the needs of secure boot. dkms was written by and is +maintained by Dell. Dell has been offering some Ubuntu pre-loaded systems +for years so their devs likely test on Ubuntu. I suspect Fedora and +OpenSUSE may be handing their secure boot support differently than Debian +based systems and this is leading to problems. This and the other repos +I have are VERY heavily used and I am sure there are plenty of non-Debian +users that use this driver. Are they all turning off secure boot and not +reporting the problem? I don't know. What I do know is that reports like +this are rare. + +For the driver to compile and install correctly but not be available +tells me there is likely a key issue. Here is an interesting link +regarding Debian systems and secure boot: + +https://wiki.debian.org/SecureBoot + +That document contains a lot of information that can help an investigation +into what the real problem is and I invite you and other Fedora, OpemSUSE +and users of other distros that show this problem to investigate and +present what you know to the devs of your distro via their problem +reporting system. Turning off secure boot is NOT a fix. A real fix needs +to happen. + +----- + +Question: Can you provide additional information about monitor mode? + +Answer: I have a repo that is setup to help with monitor mode: + +https://github.com/morrownr/Monitor_Mode + +Work to improve monitor mode is ongoing with this driver. Your +reports of success or failure are needed. If you have yet to buy an +adapter to use with monitor mode, there are adapters available that are +known to work very well with monitor mode. My recommendation for those +looking to buy an adapter for monitor mode is to buy adapters based on +the following chipsets: mt7921au, mt7612u, mt7610u, rtl8812au and +rtl8811au. My specific recommendations for adapters in order of +preference are: + +ALFA AWUS036ACHM - long range - in-kernel driver + +ALFA AWUS036ACM - in-kernel driver + +ALFA AWUS036ACH - long range - [driver](https://github.com/morrownr/8812au-20210629) + +ALFA AWUS036ACS - [driver](https://github.com/morrownr/8821au-20210708) + +To ask questions, go to [USB-WiFi](https://github.com/morrownr/USB-WiFi) +and post in `Discussions` or `Issues`. + +----- + +Question: I have an adapter with the 8821cu chipset which means it supports +bluetooth. The bluetooth works but the wifi does not. What is wrong? + +Answer: There appears to be a hardware bug in some 8821cu based adapters +and the fix is to set the driver option ( `rtw_RFE_type` ) in 8821cu.conf. +The easiest way to edit 8821cu.conf is to run the following from the driver +directory: + +``` +sudo ./edit-options.sh +``` + +Once in the document, you can scroll down to the documentation about +`rtw_RFE_type`. You will likely have to experiment to find out what setting +works best for your adapter but a good place to start is probably... + +``` +rtw_RFE_type=7 +``` + +Simply add that option to the end of the `options` line, save and reboot. + +----- + +#### [Go to Main Menu](https://github.com/morrownr/USB-WiFi) + +----- + diff --git a/clean b/clean new file mode 100644 index 0000000..8766421 --- /dev/null +++ b/clean @@ -0,0 +1,5 @@ +#!/bin/bash +rmmod 8192cu +rmmod 8192ce +rmmod 8192du +rmmod 8192de diff --git a/core/crypto/aes-ccm.c b/core/crypto/aes-ccm.c new file mode 100644 index 0000000..dceec77 --- /dev/null +++ b/core/crypto/aes-ccm.c @@ -0,0 +1,211 @@ +/* + * Counter with CBC-MAC (CCM) with AES + * + * Copyright (c) 2010-2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes.h" +#include "aes_wrap.h" + + +static void xor_aes_block(u8 *dst, const u8 *src) +{ + u32 *d = (u32 *) dst; + u32 *s = (u32 *) src; + *d++ ^= *s++; + *d++ ^= *s++; + *d++ ^= *s++; + *d++ ^= *s++; +} + + +static void aes_ccm_auth_start(void *aes, size_t M, size_t L, const u8 *nonce, + const u8 *aad, size_t aad_len, size_t plain_len, + u8 *x) +{ + u8 aad_buf[2 * AES_BLOCK_SIZE]; + u8 b[AES_BLOCK_SIZE]; + + /* Authentication */ + /* B_0: Flags | Nonce N | l(m) */ + b[0] = aad_len ? 0x40 : 0 /* Adata */; + b[0] |= (((M - 2) / 2) /* M' */ << 3); + b[0] |= (L - 1) /* L' */; + os_memcpy(&b[1], nonce, 15 - L); + WPA_PUT_BE16(&b[AES_BLOCK_SIZE - L], plain_len); + + wpa_hexdump_key(_MSG_EXCESSIVE_, "CCM B_0", b, AES_BLOCK_SIZE); + aes_encrypt(aes, b, x); /* X_1 = E(K, B_0) */ + + if (!aad_len) + return; + + WPA_PUT_BE16(aad_buf, aad_len); + os_memcpy(aad_buf + 2, aad, aad_len); + os_memset(aad_buf + 2 + aad_len, 0, sizeof(aad_buf) - 2 - aad_len); + + xor_aes_block(aad_buf, x); + aes_encrypt(aes, aad_buf, x); /* X_2 = E(K, X_1 XOR B_1) */ + + if (aad_len > AES_BLOCK_SIZE - 2) { + xor_aes_block(&aad_buf[AES_BLOCK_SIZE], x); + /* X_3 = E(K, X_2 XOR B_2) */ + aes_encrypt(aes, &aad_buf[AES_BLOCK_SIZE], x); + } +} + + +static void aes_ccm_auth(void *aes, const u8 *data, size_t len, u8 *x) +{ + size_t last = len % AES_BLOCK_SIZE; + size_t i; + + for (i = 0; i < len / AES_BLOCK_SIZE; i++) { + /* X_i+1 = E(K, X_i XOR B_i) */ + xor_aes_block(x, data); + data += AES_BLOCK_SIZE; + aes_encrypt(aes, x, x); + } + if (last) { + /* XOR zero-padded last block */ + for (i = 0; i < last; i++) + x[i] ^= *data++; + aes_encrypt(aes, x, x); + } +} + + +static void aes_ccm_encr_start(size_t L, const u8 *nonce, u8 *a) +{ + /* A_i = Flags | Nonce N | Counter i */ + a[0] = L - 1; /* Flags = L' */ + os_memcpy(&a[1], nonce, 15 - L); +} + + +static void aes_ccm_encr(void *aes, size_t L, const u8 *in, size_t len, u8 *out, + u8 *a) +{ + size_t last = len % AES_BLOCK_SIZE; + size_t i; + + /* crypt = msg XOR (S_1 | S_2 | ... | S_n) */ + for (i = 1; i <= len / AES_BLOCK_SIZE; i++) { + WPA_PUT_BE16(&a[AES_BLOCK_SIZE - 2], i); + /* S_i = E(K, A_i) */ + aes_encrypt(aes, a, out); + xor_aes_block(out, in); + out += AES_BLOCK_SIZE; + in += AES_BLOCK_SIZE; + } + if (last) { + WPA_PUT_BE16(&a[AES_BLOCK_SIZE - 2], i); + aes_encrypt(aes, a, out); + /* XOR zero-padded last block */ + for (i = 0; i < last; i++) + *out++ ^= *in++; + } +} + + +static void aes_ccm_encr_auth(void *aes, size_t M, u8 *x, u8 *a, u8 *auth) +{ + size_t i; + u8 tmp[AES_BLOCK_SIZE]; + + wpa_hexdump_key(_MSG_EXCESSIVE_, "CCM T", x, M); + /* U = T XOR S_0; S_0 = E(K, A_0) */ + WPA_PUT_BE16(&a[AES_BLOCK_SIZE - 2], 0); + aes_encrypt(aes, a, tmp); + for (i = 0; i < M; i++) + auth[i] = x[i] ^ tmp[i]; + wpa_hexdump_key(_MSG_EXCESSIVE_, "CCM U", auth, M); +} + + +static void aes_ccm_decr_auth(void *aes, size_t M, u8 *a, const u8 *auth, u8 *t) +{ + size_t i; + u8 tmp[AES_BLOCK_SIZE]; + + wpa_hexdump_key(_MSG_EXCESSIVE_, "CCM U", auth, M); + /* U = T XOR S_0; S_0 = E(K, A_0) */ + WPA_PUT_BE16(&a[AES_BLOCK_SIZE - 2], 0); + aes_encrypt(aes, a, tmp); + for (i = 0; i < M; i++) + t[i] = auth[i] ^ tmp[i]; + wpa_hexdump_key(_MSG_EXCESSIVE_, "CCM T", t, M); +} + + +/* AES-CCM with fixed L=2 and aad_len <= 30 assumption */ +int aes_ccm_ae(const u8 *key, size_t key_len, const u8 *nonce, + size_t M, const u8 *plain, size_t plain_len, + const u8 *aad, size_t aad_len, u8 *crypt, u8 *auth) +{ + const size_t L = 2; + void *aes; + u8 x[AES_BLOCK_SIZE], a[AES_BLOCK_SIZE]; + + if (aad_len > 30 || M > AES_BLOCK_SIZE) + return -1; + + aes = aes_encrypt_init(key, key_len); + if (aes == NULL) + return -1; + + aes_ccm_auth_start(aes, M, L, nonce, aad, aad_len, plain_len, x); + aes_ccm_auth(aes, plain, plain_len, x); + + /* Encryption */ + aes_ccm_encr_start(L, nonce, a); + aes_ccm_encr(aes, L, plain, plain_len, crypt, a); + aes_ccm_encr_auth(aes, M, x, a, auth); + + aes_encrypt_deinit(aes); + + return 0; +} + + +/* AES-CCM with fixed L=2 and aad_len <= 30 assumption */ +int aes_ccm_ad(const u8 *key, size_t key_len, const u8 *nonce, + size_t M, const u8 *crypt, size_t crypt_len, + const u8 *aad, size_t aad_len, const u8 *auth, u8 *plain) +{ + const size_t L = 2; + void *aes; + u8 x[AES_BLOCK_SIZE], a[AES_BLOCK_SIZE]; + u8 t[AES_BLOCK_SIZE]; + + if (aad_len > 30 || M > AES_BLOCK_SIZE) + return -1; + + aes = aes_encrypt_init(key, key_len); + if (aes == NULL) + return -1; + + /* Decryption */ + aes_ccm_encr_start(L, nonce, a); + aes_ccm_decr_auth(aes, M, a, auth, t); + + /* plaintext = msg XOR (S_1 | S_2 | ... | S_n) */ + aes_ccm_encr(aes, L, crypt, crypt_len, plain, a); + + aes_ccm_auth_start(aes, M, L, nonce, aad, aad_len, crypt_len, x); + aes_ccm_auth(aes, plain, crypt_len, x); + + aes_encrypt_deinit(aes); + + if (os_memcmp_const(x, t, M) != 0) { + wpa_printf(_MSG_EXCESSIVE_, "CCM: Auth mismatch"); + return -1; + } + + return 0; +} diff --git a/core/crypto/aes-ctr.c b/core/crypto/aes-ctr.c new file mode 100644 index 0000000..6c06851 --- /dev/null +++ b/core/crypto/aes-ctr.c @@ -0,0 +1,70 @@ +/* + * AES-128/192/256 CTR + * + * Copyright (c) 2003-2007, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes.h" +#include "aes_wrap.h" + +/** + * aes_ctr_encrypt - AES-128/192/256 CTR mode encryption + * @key: Key for encryption (key_len bytes) + * @key_len: Length of the key (16, 24, or 32 bytes) + * @nonce: Nonce for counter mode (16 bytes) + * @data: Data to encrypt in-place + * @data_len: Length of data in bytes + * Returns: 0 on success, -1 on failure + */ +int aes_ctr_encrypt(const u8 *key, size_t key_len, const u8 *nonce, + u8 *data, size_t data_len) +{ + void *ctx; + size_t j, len, left = data_len; + int i; + u8 *pos = data; + u8 counter[AES_BLOCK_SIZE], buf[AES_BLOCK_SIZE]; + + ctx = aes_encrypt_init(key, key_len); + if (ctx == NULL) + return -1; + os_memcpy(counter, nonce, AES_BLOCK_SIZE); + + while (left > 0) { + aes_encrypt(ctx, counter, buf); + + len = (left < AES_BLOCK_SIZE) ? left : AES_BLOCK_SIZE; + for (j = 0; j < len; j++) + pos[j] ^= buf[j]; + pos += len; + left -= len; + + for (i = AES_BLOCK_SIZE - 1; i >= 0; i--) { + counter[i]++; + if (counter[i]) + break; + } + } + aes_encrypt_deinit(ctx); + return 0; +} + + +/** + * aes_128_ctr_encrypt - AES-128 CTR mode encryption + * @key: Key for encryption (key_len bytes) + * @nonce: Nonce for counter mode (16 bytes) + * @data: Data to encrypt in-place + * @data_len: Length of data in bytes + * Returns: 0 on success, -1 on failure + */ +int aes_128_ctr_encrypt(const u8 *key, const u8 *nonce, + u8 *data, size_t data_len) +{ + return aes_ctr_encrypt(key, 16, nonce, data, data_len); +} diff --git a/core/crypto/aes-gcm.c b/core/crypto/aes-gcm.c new file mode 100644 index 0000000..4708810 --- /dev/null +++ b/core/crypto/aes-gcm.c @@ -0,0 +1,326 @@ +/* + * Galois/Counter Mode (GCM) and GMAC with AES + * + * Copyright (c) 2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes.h" +#include "aes_wrap.h" + +static void inc32(u8 *block) +{ + u32 val; + val = WPA_GET_BE32(block + AES_BLOCK_SIZE - 4); + val++; + WPA_PUT_BE32(block + AES_BLOCK_SIZE - 4, val); +} + + +static void xor_block(u8 *dst, const u8 *src) +{ + u32 *d = (u32 *) dst; + u32 *s = (u32 *) src; + *d++ ^= *s++; + *d++ ^= *s++; + *d++ ^= *s++; + *d++ ^= *s++; +} + + +static void shift_right_block(u8 *v) +{ + u32 val; + + val = WPA_GET_BE32(v + 12); + val >>= 1; + if (v[11] & 0x01) + val |= 0x80000000; + WPA_PUT_BE32(v + 12, val); + + val = WPA_GET_BE32(v + 8); + val >>= 1; + if (v[7] & 0x01) + val |= 0x80000000; + WPA_PUT_BE32(v + 8, val); + + val = WPA_GET_BE32(v + 4); + val >>= 1; + if (v[3] & 0x01) + val |= 0x80000000; + WPA_PUT_BE32(v + 4, val); + + val = WPA_GET_BE32(v); + val >>= 1; + WPA_PUT_BE32(v, val); +} + + +/* Multiplication in GF(2^128) */ +static void gf_mult(const u8 *x, const u8 *y, u8 *z) +{ + u8 v[16]; + int i, j; + + os_memset(z, 0, 16); /* Z_0 = 0^128 */ + os_memcpy(v, y, 16); /* V_0 = Y */ + + for (i = 0; i < 16; i++) { + for (j = 0; j < 8; j++) { + if (x[i] & BIT(7 - j)) { + /* Z_(i + 1) = Z_i XOR V_i */ + xor_block(z, v); + } else { + /* Z_(i + 1) = Z_i */ + } + + if (v[15] & 0x01) { + /* V_(i + 1) = (V_i >> 1) XOR R */ + shift_right_block(v); + /* R = 11100001 || 0^120 */ + v[0] ^= 0xe1; + } else { + /* V_(i + 1) = V_i >> 1 */ + shift_right_block(v); + } + } + } +} + + +static void ghash_start(u8 *y) +{ + /* Y_0 = 0^128 */ + os_memset(y, 0, 16); +} + + +static void ghash(const u8 *h, const u8 *x, size_t xlen, u8 *y) +{ + size_t m, i; + const u8 *xpos = x; + u8 tmp[16]; + + m = xlen / 16; + + for (i = 0; i < m; i++) { + /* Y_i = (Y^(i-1) XOR X_i) dot H */ + xor_block(y, xpos); + xpos += 16; + + /* dot operation: + * multiplication operation for binary Galois (finite) field of + * 2^128 elements */ + gf_mult(y, h, tmp); + os_memcpy(y, tmp, 16); + } + + if (x + xlen > xpos) { + /* Add zero padded last block */ + size_t last = x + xlen - xpos; + os_memcpy(tmp, xpos, last); + os_memset(tmp + last, 0, sizeof(tmp) - last); + + /* Y_i = (Y^(i-1) XOR X_i) dot H */ + xor_block(y, tmp); + + /* dot operation: + * multiplication operation for binary Galois (finite) field of + * 2^128 elements */ + gf_mult(y, h, tmp); + os_memcpy(y, tmp, 16); + } + + /* Return Y_m */ +} + + +static void aes_gctr(void *aes, const u8 *icb, const u8 *x, size_t xlen, u8 *y) +{ + size_t i, n, last; + u8 cb[AES_BLOCK_SIZE], tmp[AES_BLOCK_SIZE]; + const u8 *xpos = x; + u8 *ypos = y; + + if (xlen == 0) + return; + + n = xlen / 16; + + os_memcpy(cb, icb, AES_BLOCK_SIZE); + /* Full blocks */ + for (i = 0; i < n; i++) { + aes_encrypt(aes, cb, ypos); + xor_block(ypos, xpos); + xpos += AES_BLOCK_SIZE; + ypos += AES_BLOCK_SIZE; + inc32(cb); + } + + last = x + xlen - xpos; + if (last) { + /* Last, partial block */ + aes_encrypt(aes, cb, tmp); + for (i = 0; i < last; i++) + *ypos++ = *xpos++ ^ tmp[i]; + } +} + + +static void * aes_gcm_init_hash_subkey(const u8 *key, size_t key_len, u8 *H) +{ + void *aes; + + aes = aes_encrypt_init(key, key_len); + if (aes == NULL) + return NULL; + + /* Generate hash subkey H = AES_K(0^128) */ + os_memset(H, 0, AES_BLOCK_SIZE); + aes_encrypt(aes, H, H); + wpa_hexdump_key(_MSG_EXCESSIVE_, "Hash subkey H for GHASH", + H, AES_BLOCK_SIZE); + return aes; +} + + +static void aes_gcm_prepare_j0(const u8 *iv, size_t iv_len, const u8 *H, u8 *J0) +{ + u8 len_buf[16]; + + if (iv_len == 12) { + /* Prepare block J_0 = IV || 0^31 || 1 [len(IV) = 96] */ + os_memcpy(J0, iv, iv_len); + os_memset(J0 + iv_len, 0, AES_BLOCK_SIZE - iv_len); + J0[AES_BLOCK_SIZE - 1] = 0x01; + } else { + /* + * s = 128 * ceil(len(IV)/128) - len(IV) + * J_0 = GHASH_H(IV || 0^(s+64) || [len(IV)]_64) + */ + ghash_start(J0); + ghash(H, iv, iv_len, J0); + WPA_PUT_BE64(len_buf, 0); + WPA_PUT_BE64(len_buf + 8, iv_len * 8); + ghash(H, len_buf, sizeof(len_buf), J0); + } +} + + +static void aes_gcm_gctr(void *aes, const u8 *J0, const u8 *in, size_t len, + u8 *out) +{ + u8 J0inc[AES_BLOCK_SIZE]; + + if (len == 0) + return; + + os_memcpy(J0inc, J0, AES_BLOCK_SIZE); + inc32(J0inc); + aes_gctr(aes, J0inc, in, len, out); +} + + +static void aes_gcm_ghash(const u8 *H, const u8 *aad, size_t aad_len, + const u8 *crypt, size_t crypt_len, u8 *S) +{ + u8 len_buf[16]; + + /* + * u = 128 * ceil[len(C)/128] - len(C) + * v = 128 * ceil[len(A)/128] - len(A) + * S = GHASH_H(A || 0^v || C || 0^u || [len(A)]64 || [len(C)]64) + * (i.e., zero padded to block size A || C and lengths of each in bits) + */ + ghash_start(S); + ghash(H, aad, aad_len, S); + ghash(H, crypt, crypt_len, S); + WPA_PUT_BE64(len_buf, aad_len * 8); + WPA_PUT_BE64(len_buf + 8, crypt_len * 8); + ghash(H, len_buf, sizeof(len_buf), S); + + wpa_hexdump_key(_MSG_EXCESSIVE_, "S = GHASH_H(...)", S, 16); +} + + +/** + * aes_gcm_ae - GCM-AE_K(IV, P, A) + */ +int aes_gcm_ae(const u8 *key, size_t key_len, const u8 *iv, size_t iv_len, + const u8 *plain, size_t plain_len, + const u8 *aad, size_t aad_len, u8 *crypt, u8 *tag) +{ + u8 H[AES_BLOCK_SIZE]; + u8 J0[AES_BLOCK_SIZE]; + u8 S[16]; + void *aes; + + aes = aes_gcm_init_hash_subkey(key, key_len, H); + if (aes == NULL) + return -1; + + aes_gcm_prepare_j0(iv, iv_len, H, J0); + + /* C = GCTR_K(inc_32(J_0), P) */ + aes_gcm_gctr(aes, J0, plain, plain_len, crypt); + + aes_gcm_ghash(H, aad, aad_len, crypt, plain_len, S); + + /* T = MSB_t(GCTR_K(J_0, S)) */ + aes_gctr(aes, J0, S, sizeof(S), tag); + + /* Return (C, T) */ + + aes_encrypt_deinit(aes); + + return 0; +} + + +/** + * aes_gcm_ad - GCM-AD_K(IV, C, A, T) + */ +int aes_gcm_ad(const u8 *key, size_t key_len, const u8 *iv, size_t iv_len, + const u8 *crypt, size_t crypt_len, + const u8 *aad, size_t aad_len, const u8 *tag, u8 *plain) +{ + u8 H[AES_BLOCK_SIZE]; + u8 J0[AES_BLOCK_SIZE]; + u8 S[16], T[16]; + void *aes; + + aes = aes_gcm_init_hash_subkey(key, key_len, H); + if (aes == NULL) + return -1; + + aes_gcm_prepare_j0(iv, iv_len, H, J0); + + /* P = GCTR_K(inc_32(J_0), C) */ + aes_gcm_gctr(aes, J0, crypt, crypt_len, plain); + + aes_gcm_ghash(H, aad, aad_len, crypt, crypt_len, S); + + /* T' = MSB_t(GCTR_K(J_0, S)) */ + aes_gctr(aes, J0, S, sizeof(S), T); + + aes_encrypt_deinit(aes); + + if (os_memcmp_const(tag, T, 16) != 0) { + wpa_printf(_MSG_EXCESSIVE_, "GCM: Tag mismatch"); + return -1; + } + + return 0; +} + + +int aes_gmac(const u8 *key, size_t key_len, const u8 *iv, size_t iv_len, + const u8 *aad, size_t aad_len, u8 *tag) +{ + return aes_gcm_ae(key, key_len, iv, iv_len, NULL, 0, aad, aad_len, NULL, + tag); +} diff --git a/core/crypto/aes-internal-enc.c b/core/crypto/aes-internal-enc.c new file mode 100644 index 0000000..69e256b --- /dev/null +++ b/core/crypto/aes-internal-enc.c @@ -0,0 +1,129 @@ +/* + * AES (Rijndael) cipher - encrypt + * + * Modifications to public domain implementation: + * - cleanup + * - use C pre-processor to make it easier to change S table access + * - added option (AES_SMALL_TABLES) for reducing code size by about 8 kB at + * cost of reduced throughput (quite small difference on Pentium 4, + * 10-25% when using -O1 or -O2 optimization) + * + * Copyright (c) 2003-2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes_i.h" + +static void rijndaelEncrypt(const u32 rk[], int Nr, const u8 pt[16], u8 ct[16]) +{ + u32 s0, s1, s2, s3, t0, t1, t2, t3; +#ifndef FULL_UNROLL + int r; +#endif /* ?FULL_UNROLL */ + + /* + * map byte array block to cipher state + * and add initial round key: + */ + s0 = GETU32(pt ) ^ rk[0]; + s1 = GETU32(pt + 4) ^ rk[1]; + s2 = GETU32(pt + 8) ^ rk[2]; + s3 = GETU32(pt + 12) ^ rk[3]; + +#define ROUND(i,d,s) \ +d##0 = TE0(s##0) ^ TE1(s##1) ^ TE2(s##2) ^ TE3(s##3) ^ rk[4 * i]; \ +d##1 = TE0(s##1) ^ TE1(s##2) ^ TE2(s##3) ^ TE3(s##0) ^ rk[4 * i + 1]; \ +d##2 = TE0(s##2) ^ TE1(s##3) ^ TE2(s##0) ^ TE3(s##1) ^ rk[4 * i + 2]; \ +d##3 = TE0(s##3) ^ TE1(s##0) ^ TE2(s##1) ^ TE3(s##2) ^ rk[4 * i + 3] + +#ifdef FULL_UNROLL + + ROUND(1,t,s); + ROUND(2,s,t); + ROUND(3,t,s); + ROUND(4,s,t); + ROUND(5,t,s); + ROUND(6,s,t); + ROUND(7,t,s); + ROUND(8,s,t); + ROUND(9,t,s); + if (Nr > 10) { + ROUND(10,s,t); + ROUND(11,t,s); + if (Nr > 12) { + ROUND(12,s,t); + ROUND(13,t,s); + } + } + + rk += Nr << 2; + +#else /* !FULL_UNROLL */ + + /* Nr - 1 full rounds: */ + r = Nr >> 1; + for (;;) { + ROUND(1,t,s); + rk += 8; + if (--r == 0) + break; + ROUND(0,s,t); + } + +#endif /* ?FULL_UNROLL */ + +#undef ROUND + + /* + * apply last round and + * map cipher state to byte array block: + */ + s0 = TE41(t0) ^ TE42(t1) ^ TE43(t2) ^ TE44(t3) ^ rk[0]; + PUTU32(ct , s0); + s1 = TE41(t1) ^ TE42(t2) ^ TE43(t3) ^ TE44(t0) ^ rk[1]; + PUTU32(ct + 4, s1); + s2 = TE41(t2) ^ TE42(t3) ^ TE43(t0) ^ TE44(t1) ^ rk[2]; + PUTU32(ct + 8, s2); + s3 = TE41(t3) ^ TE42(t0) ^ TE43(t1) ^ TE44(t2) ^ rk[3]; + PUTU32(ct + 12, s3); +} + + +void * aes_encrypt_init(const u8 *key, size_t len) +{ + u32 *rk; + int res; + + if (TEST_FAIL()) + return NULL; + + rk = os_malloc(AES_PRIV_SIZE); + if (rk == NULL) + return NULL; + res = rijndaelKeySetupEnc(rk, key, len * 8); + if (res < 0) { + rtw_mfree(rk, AES_PRIV_SIZE); + return NULL; + } + rk[AES_PRIV_NR_POS] = res; + return rk; +} + + +int aes_encrypt(void *ctx, const u8 *plain, u8 *crypt) +{ + u32 *rk = ctx; + rijndaelEncrypt(ctx, rk[AES_PRIV_NR_POS], plain, crypt); + return 0; +} + + +void aes_encrypt_deinit(void *ctx) +{ + os_memset(ctx, 0, AES_PRIV_SIZE); + rtw_mfree(ctx, AES_PRIV_SIZE); +} diff --git a/core/crypto/aes-internal.c b/core/crypto/aes-internal.c new file mode 100644 index 0000000..57d6539 --- /dev/null +++ b/core/crypto/aes-internal.c @@ -0,0 +1,843 @@ +/* + * AES (Rijndael) cipher + * + * Modifications to public domain implementation: + * - cleanup + * - use C pre-processor to make it easier to change S table access + * - added option (AES_SMALL_TABLES) for reducing code size by about 8 kB at + * cost of reduced throughput (quite small difference on Pentium 4, + * 10-25% when using -O1 or -O2 optimization) + * + * Copyright (c) 2003-2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes_i.h" + +/* + * rijndael-alg-fst.c + * + * @version 3.0 (December 2000) + * + * Optimised ANSI C code for the Rijndael cipher (now AES) + * + * @author Vincent Rijmen + * @author Antoon Bosselaers + * @author Paulo Barreto + * + * This code is hereby placed in the public domain. + * + * THIS SOFTWARE IS PROVIDED BY THE AUTHORS ''AS IS'' AND ANY EXPRESS + * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHORS OR CONTRIBUTORS BE + * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR + * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, + * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE + * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, + * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + + +/* +Te0[x] = S [x].[02, 01, 01, 03]; +Te1[x] = S [x].[03, 02, 01, 01]; +Te2[x] = S [x].[01, 03, 02, 01]; +Te3[x] = S [x].[01, 01, 03, 02]; +Te4[x] = S [x].[01, 01, 01, 01]; + +Td0[x] = Si[x].[0e, 09, 0d, 0b]; +Td1[x] = Si[x].[0b, 0e, 09, 0d]; +Td2[x] = Si[x].[0d, 0b, 0e, 09]; +Td3[x] = Si[x].[09, 0d, 0b, 0e]; +Td4[x] = Si[x].[01, 01, 01, 01]; +*/ + +const u32 Te0[256] = { + 0xc66363a5U, 0xf87c7c84U, 0xee777799U, 0xf67b7b8dU, + 0xfff2f20dU, 0xd66b6bbdU, 0xde6f6fb1U, 0x91c5c554U, + 0x60303050U, 0x02010103U, 0xce6767a9U, 0x562b2b7dU, + 0xe7fefe19U, 0xb5d7d762U, 0x4dababe6U, 0xec76769aU, + 0x8fcaca45U, 0x1f82829dU, 0x89c9c940U, 0xfa7d7d87U, + 0xeffafa15U, 0xb25959ebU, 0x8e4747c9U, 0xfbf0f00bU, + 0x41adadecU, 0xb3d4d467U, 0x5fa2a2fdU, 0x45afafeaU, + 0x239c9cbfU, 0x53a4a4f7U, 0xe4727296U, 0x9bc0c05bU, + 0x75b7b7c2U, 0xe1fdfd1cU, 0x3d9393aeU, 0x4c26266aU, + 0x6c36365aU, 0x7e3f3f41U, 0xf5f7f702U, 0x83cccc4fU, + 0x6834345cU, 0x51a5a5f4U, 0xd1e5e534U, 0xf9f1f108U, + 0xe2717193U, 0xabd8d873U, 0x62313153U, 0x2a15153fU, + 0x0804040cU, 0x95c7c752U, 0x46232365U, 0x9dc3c35eU, + 0x30181828U, 0x379696a1U, 0x0a05050fU, 0x2f9a9ab5U, + 0x0e070709U, 0x24121236U, 0x1b80809bU, 0xdfe2e23dU, + 0xcdebeb26U, 0x4e272769U, 0x7fb2b2cdU, 0xea75759fU, + 0x1209091bU, 0x1d83839eU, 0x582c2c74U, 0x341a1a2eU, + 0x361b1b2dU, 0xdc6e6eb2U, 0xb45a5aeeU, 0x5ba0a0fbU, + 0xa45252f6U, 0x763b3b4dU, 0xb7d6d661U, 0x7db3b3ceU, + 0x5229297bU, 0xdde3e33eU, 0x5e2f2f71U, 0x13848497U, + 0xa65353f5U, 0xb9d1d168U, 0x00000000U, 0xc1eded2cU, + 0x40202060U, 0xe3fcfc1fU, 0x79b1b1c8U, 0xb65b5bedU, + 0xd46a6abeU, 0x8dcbcb46U, 0x67bebed9U, 0x7239394bU, + 0x944a4adeU, 0x984c4cd4U, 0xb05858e8U, 0x85cfcf4aU, + 0xbbd0d06bU, 0xc5efef2aU, 0x4faaaae5U, 0xedfbfb16U, + 0x864343c5U, 0x9a4d4dd7U, 0x66333355U, 0x11858594U, + 0x8a4545cfU, 0xe9f9f910U, 0x04020206U, 0xfe7f7f81U, + 0xa05050f0U, 0x783c3c44U, 0x259f9fbaU, 0x4ba8a8e3U, + 0xa25151f3U, 0x5da3a3feU, 0x804040c0U, 0x058f8f8aU, + 0x3f9292adU, 0x219d9dbcU, 0x70383848U, 0xf1f5f504U, + 0x63bcbcdfU, 0x77b6b6c1U, 0xafdada75U, 0x42212163U, + 0x20101030U, 0xe5ffff1aU, 0xfdf3f30eU, 0xbfd2d26dU, + 0x81cdcd4cU, 0x180c0c14U, 0x26131335U, 0xc3ecec2fU, + 0xbe5f5fe1U, 0x359797a2U, 0x884444ccU, 0x2e171739U, + 0x93c4c457U, 0x55a7a7f2U, 0xfc7e7e82U, 0x7a3d3d47U, + 0xc86464acU, 0xba5d5de7U, 0x3219192bU, 0xe6737395U, + 0xc06060a0U, 0x19818198U, 0x9e4f4fd1U, 0xa3dcdc7fU, + 0x44222266U, 0x542a2a7eU, 0x3b9090abU, 0x0b888883U, + 0x8c4646caU, 0xc7eeee29U, 0x6bb8b8d3U, 0x2814143cU, + 0xa7dede79U, 0xbc5e5ee2U, 0x160b0b1dU, 0xaddbdb76U, + 0xdbe0e03bU, 0x64323256U, 0x743a3a4eU, 0x140a0a1eU, + 0x924949dbU, 0x0c06060aU, 0x4824246cU, 0xb85c5ce4U, + 0x9fc2c25dU, 0xbdd3d36eU, 0x43acacefU, 0xc46262a6U, + 0x399191a8U, 0x319595a4U, 0xd3e4e437U, 0xf279798bU, + 0xd5e7e732U, 0x8bc8c843U, 0x6e373759U, 0xda6d6db7U, + 0x018d8d8cU, 0xb1d5d564U, 0x9c4e4ed2U, 0x49a9a9e0U, + 0xd86c6cb4U, 0xac5656faU, 0xf3f4f407U, 0xcfeaea25U, + 0xca6565afU, 0xf47a7a8eU, 0x47aeaee9U, 0x10080818U, + 0x6fbabad5U, 0xf0787888U, 0x4a25256fU, 0x5c2e2e72U, + 0x381c1c24U, 0x57a6a6f1U, 0x73b4b4c7U, 0x97c6c651U, + 0xcbe8e823U, 0xa1dddd7cU, 0xe874749cU, 0x3e1f1f21U, + 0x964b4bddU, 0x61bdbddcU, 0x0d8b8b86U, 0x0f8a8a85U, + 0xe0707090U, 0x7c3e3e42U, 0x71b5b5c4U, 0xcc6666aaU, + 0x904848d8U, 0x06030305U, 0xf7f6f601U, 0x1c0e0e12U, + 0xc26161a3U, 0x6a35355fU, 0xae5757f9U, 0x69b9b9d0U, + 0x17868691U, 0x99c1c158U, 0x3a1d1d27U, 0x279e9eb9U, + 0xd9e1e138U, 0xebf8f813U, 0x2b9898b3U, 0x22111133U, + 0xd26969bbU, 0xa9d9d970U, 0x078e8e89U, 0x339494a7U, + 0x2d9b9bb6U, 0x3c1e1e22U, 0x15878792U, 0xc9e9e920U, + 0x87cece49U, 0xaa5555ffU, 0x50282878U, 0xa5dfdf7aU, + 0x038c8c8fU, 0x59a1a1f8U, 0x09898980U, 0x1a0d0d17U, + 0x65bfbfdaU, 0xd7e6e631U, 0x844242c6U, 0xd06868b8U, + 0x824141c3U, 0x299999b0U, 0x5a2d2d77U, 0x1e0f0f11U, + 0x7bb0b0cbU, 0xa85454fcU, 0x6dbbbbd6U, 0x2c16163aU, +}; +#ifndef AES_SMALL_TABLES +const u32 Te1[256] = { + 0xa5c66363U, 0x84f87c7cU, 0x99ee7777U, 0x8df67b7bU, + 0x0dfff2f2U, 0xbdd66b6bU, 0xb1de6f6fU, 0x5491c5c5U, + 0x50603030U, 0x03020101U, 0xa9ce6767U, 0x7d562b2bU, + 0x19e7fefeU, 0x62b5d7d7U, 0xe64dababU, 0x9aec7676U, + 0x458fcacaU, 0x9d1f8282U, 0x4089c9c9U, 0x87fa7d7dU, + 0x15effafaU, 0xebb25959U, 0xc98e4747U, 0x0bfbf0f0U, + 0xec41adadU, 0x67b3d4d4U, 0xfd5fa2a2U, 0xea45afafU, + 0xbf239c9cU, 0xf753a4a4U, 0x96e47272U, 0x5b9bc0c0U, + 0xc275b7b7U, 0x1ce1fdfdU, 0xae3d9393U, 0x6a4c2626U, + 0x5a6c3636U, 0x417e3f3fU, 0x02f5f7f7U, 0x4f83ccccU, + 0x5c683434U, 0xf451a5a5U, 0x34d1e5e5U, 0x08f9f1f1U, + 0x93e27171U, 0x73abd8d8U, 0x53623131U, 0x3f2a1515U, + 0x0c080404U, 0x5295c7c7U, 0x65462323U, 0x5e9dc3c3U, + 0x28301818U, 0xa1379696U, 0x0f0a0505U, 0xb52f9a9aU, + 0x090e0707U, 0x36241212U, 0x9b1b8080U, 0x3ddfe2e2U, + 0x26cdebebU, 0x694e2727U, 0xcd7fb2b2U, 0x9fea7575U, + 0x1b120909U, 0x9e1d8383U, 0x74582c2cU, 0x2e341a1aU, + 0x2d361b1bU, 0xb2dc6e6eU, 0xeeb45a5aU, 0xfb5ba0a0U, + 0xf6a45252U, 0x4d763b3bU, 0x61b7d6d6U, 0xce7db3b3U, + 0x7b522929U, 0x3edde3e3U, 0x715e2f2fU, 0x97138484U, + 0xf5a65353U, 0x68b9d1d1U, 0x00000000U, 0x2cc1ededU, + 0x60402020U, 0x1fe3fcfcU, 0xc879b1b1U, 0xedb65b5bU, + 0xbed46a6aU, 0x468dcbcbU, 0xd967bebeU, 0x4b723939U, + 0xde944a4aU, 0xd4984c4cU, 0xe8b05858U, 0x4a85cfcfU, + 0x6bbbd0d0U, 0x2ac5efefU, 0xe54faaaaU, 0x16edfbfbU, + 0xc5864343U, 0xd79a4d4dU, 0x55663333U, 0x94118585U, + 0xcf8a4545U, 0x10e9f9f9U, 0x06040202U, 0x81fe7f7fU, + 0xf0a05050U, 0x44783c3cU, 0xba259f9fU, 0xe34ba8a8U, + 0xf3a25151U, 0xfe5da3a3U, 0xc0804040U, 0x8a058f8fU, + 0xad3f9292U, 0xbc219d9dU, 0x48703838U, 0x04f1f5f5U, + 0xdf63bcbcU, 0xc177b6b6U, 0x75afdadaU, 0x63422121U, + 0x30201010U, 0x1ae5ffffU, 0x0efdf3f3U, 0x6dbfd2d2U, + 0x4c81cdcdU, 0x14180c0cU, 0x35261313U, 0x2fc3ececU, + 0xe1be5f5fU, 0xa2359797U, 0xcc884444U, 0x392e1717U, + 0x5793c4c4U, 0xf255a7a7U, 0x82fc7e7eU, 0x477a3d3dU, + 0xacc86464U, 0xe7ba5d5dU, 0x2b321919U, 0x95e67373U, + 0xa0c06060U, 0x98198181U, 0xd19e4f4fU, 0x7fa3dcdcU, + 0x66442222U, 0x7e542a2aU, 0xab3b9090U, 0x830b8888U, + 0xca8c4646U, 0x29c7eeeeU, 0xd36bb8b8U, 0x3c281414U, + 0x79a7dedeU, 0xe2bc5e5eU, 0x1d160b0bU, 0x76addbdbU, + 0x3bdbe0e0U, 0x56643232U, 0x4e743a3aU, 0x1e140a0aU, + 0xdb924949U, 0x0a0c0606U, 0x6c482424U, 0xe4b85c5cU, + 0x5d9fc2c2U, 0x6ebdd3d3U, 0xef43acacU, 0xa6c46262U, + 0xa8399191U, 0xa4319595U, 0x37d3e4e4U, 0x8bf27979U, + 0x32d5e7e7U, 0x438bc8c8U, 0x596e3737U, 0xb7da6d6dU, + 0x8c018d8dU, 0x64b1d5d5U, 0xd29c4e4eU, 0xe049a9a9U, + 0xb4d86c6cU, 0xfaac5656U, 0x07f3f4f4U, 0x25cfeaeaU, + 0xafca6565U, 0x8ef47a7aU, 0xe947aeaeU, 0x18100808U, + 0xd56fbabaU, 0x88f07878U, 0x6f4a2525U, 0x725c2e2eU, + 0x24381c1cU, 0xf157a6a6U, 0xc773b4b4U, 0x5197c6c6U, + 0x23cbe8e8U, 0x7ca1ddddU, 0x9ce87474U, 0x213e1f1fU, + 0xdd964b4bU, 0xdc61bdbdU, 0x860d8b8bU, 0x850f8a8aU, + 0x90e07070U, 0x427c3e3eU, 0xc471b5b5U, 0xaacc6666U, + 0xd8904848U, 0x05060303U, 0x01f7f6f6U, 0x121c0e0eU, + 0xa3c26161U, 0x5f6a3535U, 0xf9ae5757U, 0xd069b9b9U, + 0x91178686U, 0x5899c1c1U, 0x273a1d1dU, 0xb9279e9eU, + 0x38d9e1e1U, 0x13ebf8f8U, 0xb32b9898U, 0x33221111U, + 0xbbd26969U, 0x70a9d9d9U, 0x89078e8eU, 0xa7339494U, + 0xb62d9b9bU, 0x223c1e1eU, 0x92158787U, 0x20c9e9e9U, + 0x4987ceceU, 0xffaa5555U, 0x78502828U, 0x7aa5dfdfU, + 0x8f038c8cU, 0xf859a1a1U, 0x80098989U, 0x171a0d0dU, + 0xda65bfbfU, 0x31d7e6e6U, 0xc6844242U, 0xb8d06868U, + 0xc3824141U, 0xb0299999U, 0x775a2d2dU, 0x111e0f0fU, + 0xcb7bb0b0U, 0xfca85454U, 0xd66dbbbbU, 0x3a2c1616U, +}; +const u32 Te2[256] = { + 0x63a5c663U, 0x7c84f87cU, 0x7799ee77U, 0x7b8df67bU, + 0xf20dfff2U, 0x6bbdd66bU, 0x6fb1de6fU, 0xc55491c5U, + 0x30506030U, 0x01030201U, 0x67a9ce67U, 0x2b7d562bU, + 0xfe19e7feU, 0xd762b5d7U, 0xabe64dabU, 0x769aec76U, + 0xca458fcaU, 0x829d1f82U, 0xc94089c9U, 0x7d87fa7dU, + 0xfa15effaU, 0x59ebb259U, 0x47c98e47U, 0xf00bfbf0U, + 0xadec41adU, 0xd467b3d4U, 0xa2fd5fa2U, 0xafea45afU, + 0x9cbf239cU, 0xa4f753a4U, 0x7296e472U, 0xc05b9bc0U, + 0xb7c275b7U, 0xfd1ce1fdU, 0x93ae3d93U, 0x266a4c26U, + 0x365a6c36U, 0x3f417e3fU, 0xf702f5f7U, 0xcc4f83ccU, + 0x345c6834U, 0xa5f451a5U, 0xe534d1e5U, 0xf108f9f1U, + 0x7193e271U, 0xd873abd8U, 0x31536231U, 0x153f2a15U, + 0x040c0804U, 0xc75295c7U, 0x23654623U, 0xc35e9dc3U, + 0x18283018U, 0x96a13796U, 0x050f0a05U, 0x9ab52f9aU, + 0x07090e07U, 0x12362412U, 0x809b1b80U, 0xe23ddfe2U, + 0xeb26cdebU, 0x27694e27U, 0xb2cd7fb2U, 0x759fea75U, + 0x091b1209U, 0x839e1d83U, 0x2c74582cU, 0x1a2e341aU, + 0x1b2d361bU, 0x6eb2dc6eU, 0x5aeeb45aU, 0xa0fb5ba0U, + 0x52f6a452U, 0x3b4d763bU, 0xd661b7d6U, 0xb3ce7db3U, + 0x297b5229U, 0xe33edde3U, 0x2f715e2fU, 0x84971384U, + 0x53f5a653U, 0xd168b9d1U, 0x00000000U, 0xed2cc1edU, + 0x20604020U, 0xfc1fe3fcU, 0xb1c879b1U, 0x5bedb65bU, + 0x6abed46aU, 0xcb468dcbU, 0xbed967beU, 0x394b7239U, + 0x4ade944aU, 0x4cd4984cU, 0x58e8b058U, 0xcf4a85cfU, + 0xd06bbbd0U, 0xef2ac5efU, 0xaae54faaU, 0xfb16edfbU, + 0x43c58643U, 0x4dd79a4dU, 0x33556633U, 0x85941185U, + 0x45cf8a45U, 0xf910e9f9U, 0x02060402U, 0x7f81fe7fU, + 0x50f0a050U, 0x3c44783cU, 0x9fba259fU, 0xa8e34ba8U, + 0x51f3a251U, 0xa3fe5da3U, 0x40c08040U, 0x8f8a058fU, + 0x92ad3f92U, 0x9dbc219dU, 0x38487038U, 0xf504f1f5U, + 0xbcdf63bcU, 0xb6c177b6U, 0xda75afdaU, 0x21634221U, + 0x10302010U, 0xff1ae5ffU, 0xf30efdf3U, 0xd26dbfd2U, + 0xcd4c81cdU, 0x0c14180cU, 0x13352613U, 0xec2fc3ecU, + 0x5fe1be5fU, 0x97a23597U, 0x44cc8844U, 0x17392e17U, + 0xc45793c4U, 0xa7f255a7U, 0x7e82fc7eU, 0x3d477a3dU, + 0x64acc864U, 0x5de7ba5dU, 0x192b3219U, 0x7395e673U, + 0x60a0c060U, 0x81981981U, 0x4fd19e4fU, 0xdc7fa3dcU, + 0x22664422U, 0x2a7e542aU, 0x90ab3b90U, 0x88830b88U, + 0x46ca8c46U, 0xee29c7eeU, 0xb8d36bb8U, 0x143c2814U, + 0xde79a7deU, 0x5ee2bc5eU, 0x0b1d160bU, 0xdb76addbU, + 0xe03bdbe0U, 0x32566432U, 0x3a4e743aU, 0x0a1e140aU, + 0x49db9249U, 0x060a0c06U, 0x246c4824U, 0x5ce4b85cU, + 0xc25d9fc2U, 0xd36ebdd3U, 0xacef43acU, 0x62a6c462U, + 0x91a83991U, 0x95a43195U, 0xe437d3e4U, 0x798bf279U, + 0xe732d5e7U, 0xc8438bc8U, 0x37596e37U, 0x6db7da6dU, + 0x8d8c018dU, 0xd564b1d5U, 0x4ed29c4eU, 0xa9e049a9U, + 0x6cb4d86cU, 0x56faac56U, 0xf407f3f4U, 0xea25cfeaU, + 0x65afca65U, 0x7a8ef47aU, 0xaee947aeU, 0x08181008U, + 0xbad56fbaU, 0x7888f078U, 0x256f4a25U, 0x2e725c2eU, + 0x1c24381cU, 0xa6f157a6U, 0xb4c773b4U, 0xc65197c6U, + 0xe823cbe8U, 0xdd7ca1ddU, 0x749ce874U, 0x1f213e1fU, + 0x4bdd964bU, 0xbddc61bdU, 0x8b860d8bU, 0x8a850f8aU, + 0x7090e070U, 0x3e427c3eU, 0xb5c471b5U, 0x66aacc66U, + 0x48d89048U, 0x03050603U, 0xf601f7f6U, 0x0e121c0eU, + 0x61a3c261U, 0x355f6a35U, 0x57f9ae57U, 0xb9d069b9U, + 0x86911786U, 0xc15899c1U, 0x1d273a1dU, 0x9eb9279eU, + 0xe138d9e1U, 0xf813ebf8U, 0x98b32b98U, 0x11332211U, + 0x69bbd269U, 0xd970a9d9U, 0x8e89078eU, 0x94a73394U, + 0x9bb62d9bU, 0x1e223c1eU, 0x87921587U, 0xe920c9e9U, + 0xce4987ceU, 0x55ffaa55U, 0x28785028U, 0xdf7aa5dfU, + 0x8c8f038cU, 0xa1f859a1U, 0x89800989U, 0x0d171a0dU, + 0xbfda65bfU, 0xe631d7e6U, 0x42c68442U, 0x68b8d068U, + 0x41c38241U, 0x99b02999U, 0x2d775a2dU, 0x0f111e0fU, + 0xb0cb7bb0U, 0x54fca854U, 0xbbd66dbbU, 0x163a2c16U, +}; +const u32 Te3[256] = { + + 0x6363a5c6U, 0x7c7c84f8U, 0x777799eeU, 0x7b7b8df6U, + 0xf2f20dffU, 0x6b6bbdd6U, 0x6f6fb1deU, 0xc5c55491U, + 0x30305060U, 0x01010302U, 0x6767a9ceU, 0x2b2b7d56U, + 0xfefe19e7U, 0xd7d762b5U, 0xababe64dU, 0x76769aecU, + 0xcaca458fU, 0x82829d1fU, 0xc9c94089U, 0x7d7d87faU, + 0xfafa15efU, 0x5959ebb2U, 0x4747c98eU, 0xf0f00bfbU, + 0xadadec41U, 0xd4d467b3U, 0xa2a2fd5fU, 0xafafea45U, + 0x9c9cbf23U, 0xa4a4f753U, 0x727296e4U, 0xc0c05b9bU, + 0xb7b7c275U, 0xfdfd1ce1U, 0x9393ae3dU, 0x26266a4cU, + 0x36365a6cU, 0x3f3f417eU, 0xf7f702f5U, 0xcccc4f83U, + 0x34345c68U, 0xa5a5f451U, 0xe5e534d1U, 0xf1f108f9U, + 0x717193e2U, 0xd8d873abU, 0x31315362U, 0x15153f2aU, + 0x04040c08U, 0xc7c75295U, 0x23236546U, 0xc3c35e9dU, + 0x18182830U, 0x9696a137U, 0x05050f0aU, 0x9a9ab52fU, + 0x0707090eU, 0x12123624U, 0x80809b1bU, 0xe2e23ddfU, + 0xebeb26cdU, 0x2727694eU, 0xb2b2cd7fU, 0x75759feaU, + 0x09091b12U, 0x83839e1dU, 0x2c2c7458U, 0x1a1a2e34U, + 0x1b1b2d36U, 0x6e6eb2dcU, 0x5a5aeeb4U, 0xa0a0fb5bU, + 0x5252f6a4U, 0x3b3b4d76U, 0xd6d661b7U, 0xb3b3ce7dU, + 0x29297b52U, 0xe3e33eddU, 0x2f2f715eU, 0x84849713U, + 0x5353f5a6U, 0xd1d168b9U, 0x00000000U, 0xeded2cc1U, + 0x20206040U, 0xfcfc1fe3U, 0xb1b1c879U, 0x5b5bedb6U, + 0x6a6abed4U, 0xcbcb468dU, 0xbebed967U, 0x39394b72U, + 0x4a4ade94U, 0x4c4cd498U, 0x5858e8b0U, 0xcfcf4a85U, + 0xd0d06bbbU, 0xefef2ac5U, 0xaaaae54fU, 0xfbfb16edU, + 0x4343c586U, 0x4d4dd79aU, 0x33335566U, 0x85859411U, + 0x4545cf8aU, 0xf9f910e9U, 0x02020604U, 0x7f7f81feU, + 0x5050f0a0U, 0x3c3c4478U, 0x9f9fba25U, 0xa8a8e34bU, + 0x5151f3a2U, 0xa3a3fe5dU, 0x4040c080U, 0x8f8f8a05U, + 0x9292ad3fU, 0x9d9dbc21U, 0x38384870U, 0xf5f504f1U, + 0xbcbcdf63U, 0xb6b6c177U, 0xdada75afU, 0x21216342U, + 0x10103020U, 0xffff1ae5U, 0xf3f30efdU, 0xd2d26dbfU, + 0xcdcd4c81U, 0x0c0c1418U, 0x13133526U, 0xecec2fc3U, + 0x5f5fe1beU, 0x9797a235U, 0x4444cc88U, 0x1717392eU, + 0xc4c45793U, 0xa7a7f255U, 0x7e7e82fcU, 0x3d3d477aU, + 0x6464acc8U, 0x5d5de7baU, 0x19192b32U, 0x737395e6U, + 0x6060a0c0U, 0x81819819U, 0x4f4fd19eU, 0xdcdc7fa3U, + 0x22226644U, 0x2a2a7e54U, 0x9090ab3bU, 0x8888830bU, + 0x4646ca8cU, 0xeeee29c7U, 0xb8b8d36bU, 0x14143c28U, + 0xdede79a7U, 0x5e5ee2bcU, 0x0b0b1d16U, 0xdbdb76adU, + 0xe0e03bdbU, 0x32325664U, 0x3a3a4e74U, 0x0a0a1e14U, + 0x4949db92U, 0x06060a0cU, 0x24246c48U, 0x5c5ce4b8U, + 0xc2c25d9fU, 0xd3d36ebdU, 0xacacef43U, 0x6262a6c4U, + 0x9191a839U, 0x9595a431U, 0xe4e437d3U, 0x79798bf2U, + 0xe7e732d5U, 0xc8c8438bU, 0x3737596eU, 0x6d6db7daU, + 0x8d8d8c01U, 0xd5d564b1U, 0x4e4ed29cU, 0xa9a9e049U, + 0x6c6cb4d8U, 0x5656faacU, 0xf4f407f3U, 0xeaea25cfU, + 0x6565afcaU, 0x7a7a8ef4U, 0xaeaee947U, 0x08081810U, + 0xbabad56fU, 0x787888f0U, 0x25256f4aU, 0x2e2e725cU, + 0x1c1c2438U, 0xa6a6f157U, 0xb4b4c773U, 0xc6c65197U, + 0xe8e823cbU, 0xdddd7ca1U, 0x74749ce8U, 0x1f1f213eU, + 0x4b4bdd96U, 0xbdbddc61U, 0x8b8b860dU, 0x8a8a850fU, + 0x707090e0U, 0x3e3e427cU, 0xb5b5c471U, 0x6666aaccU, + 0x4848d890U, 0x03030506U, 0xf6f601f7U, 0x0e0e121cU, + 0x6161a3c2U, 0x35355f6aU, 0x5757f9aeU, 0xb9b9d069U, + 0x86869117U, 0xc1c15899U, 0x1d1d273aU, 0x9e9eb927U, + 0xe1e138d9U, 0xf8f813ebU, 0x9898b32bU, 0x11113322U, + 0x6969bbd2U, 0xd9d970a9U, 0x8e8e8907U, 0x9494a733U, + 0x9b9bb62dU, 0x1e1e223cU, 0x87879215U, 0xe9e920c9U, + 0xcece4987U, 0x5555ffaaU, 0x28287850U, 0xdfdf7aa5U, + 0x8c8c8f03U, 0xa1a1f859U, 0x89898009U, 0x0d0d171aU, + 0xbfbfda65U, 0xe6e631d7U, 0x4242c684U, 0x6868b8d0U, + 0x4141c382U, 0x9999b029U, 0x2d2d775aU, 0x0f0f111eU, + 0xb0b0cb7bU, 0x5454fca8U, 0xbbbbd66dU, 0x16163a2cU, +}; +const u32 Te4[256] = { + 0x63636363U, 0x7c7c7c7cU, 0x77777777U, 0x7b7b7b7bU, + 0xf2f2f2f2U, 0x6b6b6b6bU, 0x6f6f6f6fU, 0xc5c5c5c5U, + 0x30303030U, 0x01010101U, 0x67676767U, 0x2b2b2b2bU, + 0xfefefefeU, 0xd7d7d7d7U, 0xababababU, 0x76767676U, + 0xcacacacaU, 0x82828282U, 0xc9c9c9c9U, 0x7d7d7d7dU, + 0xfafafafaU, 0x59595959U, 0x47474747U, 0xf0f0f0f0U, + 0xadadadadU, 0xd4d4d4d4U, 0xa2a2a2a2U, 0xafafafafU, + 0x9c9c9c9cU, 0xa4a4a4a4U, 0x72727272U, 0xc0c0c0c0U, + 0xb7b7b7b7U, 0xfdfdfdfdU, 0x93939393U, 0x26262626U, + 0x36363636U, 0x3f3f3f3fU, 0xf7f7f7f7U, 0xccccccccU, + 0x34343434U, 0xa5a5a5a5U, 0xe5e5e5e5U, 0xf1f1f1f1U, + 0x71717171U, 0xd8d8d8d8U, 0x31313131U, 0x15151515U, + 0x04040404U, 0xc7c7c7c7U, 0x23232323U, 0xc3c3c3c3U, + 0x18181818U, 0x96969696U, 0x05050505U, 0x9a9a9a9aU, + 0x07070707U, 0x12121212U, 0x80808080U, 0xe2e2e2e2U, + 0xebebebebU, 0x27272727U, 0xb2b2b2b2U, 0x75757575U, + 0x09090909U, 0x83838383U, 0x2c2c2c2cU, 0x1a1a1a1aU, + 0x1b1b1b1bU, 0x6e6e6e6eU, 0x5a5a5a5aU, 0xa0a0a0a0U, + 0x52525252U, 0x3b3b3b3bU, 0xd6d6d6d6U, 0xb3b3b3b3U, + 0x29292929U, 0xe3e3e3e3U, 0x2f2f2f2fU, 0x84848484U, + 0x53535353U, 0xd1d1d1d1U, 0x00000000U, 0xededededU, + 0x20202020U, 0xfcfcfcfcU, 0xb1b1b1b1U, 0x5b5b5b5bU, + 0x6a6a6a6aU, 0xcbcbcbcbU, 0xbebebebeU, 0x39393939U, + 0x4a4a4a4aU, 0x4c4c4c4cU, 0x58585858U, 0xcfcfcfcfU, + 0xd0d0d0d0U, 0xefefefefU, 0xaaaaaaaaU, 0xfbfbfbfbU, + 0x43434343U, 0x4d4d4d4dU, 0x33333333U, 0x85858585U, + 0x45454545U, 0xf9f9f9f9U, 0x02020202U, 0x7f7f7f7fU, + 0x50505050U, 0x3c3c3c3cU, 0x9f9f9f9fU, 0xa8a8a8a8U, + 0x51515151U, 0xa3a3a3a3U, 0x40404040U, 0x8f8f8f8fU, + 0x92929292U, 0x9d9d9d9dU, 0x38383838U, 0xf5f5f5f5U, + 0xbcbcbcbcU, 0xb6b6b6b6U, 0xdadadadaU, 0x21212121U, + 0x10101010U, 0xffffffffU, 0xf3f3f3f3U, 0xd2d2d2d2U, + 0xcdcdcdcdU, 0x0c0c0c0cU, 0x13131313U, 0xececececU, + 0x5f5f5f5fU, 0x97979797U, 0x44444444U, 0x17171717U, + 0xc4c4c4c4U, 0xa7a7a7a7U, 0x7e7e7e7eU, 0x3d3d3d3dU, + 0x64646464U, 0x5d5d5d5dU, 0x19191919U, 0x73737373U, + 0x60606060U, 0x81818181U, 0x4f4f4f4fU, 0xdcdcdcdcU, + 0x22222222U, 0x2a2a2a2aU, 0x90909090U, 0x88888888U, + 0x46464646U, 0xeeeeeeeeU, 0xb8b8b8b8U, 0x14141414U, + 0xdedededeU, 0x5e5e5e5eU, 0x0b0b0b0bU, 0xdbdbdbdbU, + 0xe0e0e0e0U, 0x32323232U, 0x3a3a3a3aU, 0x0a0a0a0aU, + 0x49494949U, 0x06060606U, 0x24242424U, 0x5c5c5c5cU, + 0xc2c2c2c2U, 0xd3d3d3d3U, 0xacacacacU, 0x62626262U, + 0x91919191U, 0x95959595U, 0xe4e4e4e4U, 0x79797979U, + 0xe7e7e7e7U, 0xc8c8c8c8U, 0x37373737U, 0x6d6d6d6dU, + 0x8d8d8d8dU, 0xd5d5d5d5U, 0x4e4e4e4eU, 0xa9a9a9a9U, + 0x6c6c6c6cU, 0x56565656U, 0xf4f4f4f4U, 0xeaeaeaeaU, + 0x65656565U, 0x7a7a7a7aU, 0xaeaeaeaeU, 0x08080808U, + 0xbabababaU, 0x78787878U, 0x25252525U, 0x2e2e2e2eU, + 0x1c1c1c1cU, 0xa6a6a6a6U, 0xb4b4b4b4U, 0xc6c6c6c6U, + 0xe8e8e8e8U, 0xddddddddU, 0x74747474U, 0x1f1f1f1fU, + 0x4b4b4b4bU, 0xbdbdbdbdU, 0x8b8b8b8bU, 0x8a8a8a8aU, + 0x70707070U, 0x3e3e3e3eU, 0xb5b5b5b5U, 0x66666666U, + 0x48484848U, 0x03030303U, 0xf6f6f6f6U, 0x0e0e0e0eU, + 0x61616161U, 0x35353535U, 0x57575757U, 0xb9b9b9b9U, + 0x86868686U, 0xc1c1c1c1U, 0x1d1d1d1dU, 0x9e9e9e9eU, + 0xe1e1e1e1U, 0xf8f8f8f8U, 0x98989898U, 0x11111111U, + 0x69696969U, 0xd9d9d9d9U, 0x8e8e8e8eU, 0x94949494U, + 0x9b9b9b9bU, 0x1e1e1e1eU, 0x87878787U, 0xe9e9e9e9U, + 0xcecececeU, 0x55555555U, 0x28282828U, 0xdfdfdfdfU, + 0x8c8c8c8cU, 0xa1a1a1a1U, 0x89898989U, 0x0d0d0d0dU, + 0xbfbfbfbfU, 0xe6e6e6e6U, 0x42424242U, 0x68686868U, + 0x41414141U, 0x99999999U, 0x2d2d2d2dU, 0x0f0f0f0fU, + 0xb0b0b0b0U, 0x54545454U, 0xbbbbbbbbU, 0x16161616U, +}; +#endif /* AES_SMALL_TABLES */ +const u32 Td0[256] = { + 0x51f4a750U, 0x7e416553U, 0x1a17a4c3U, 0x3a275e96U, + 0x3bab6bcbU, 0x1f9d45f1U, 0xacfa58abU, 0x4be30393U, + 0x2030fa55U, 0xad766df6U, 0x88cc7691U, 0xf5024c25U, + 0x4fe5d7fcU, 0xc52acbd7U, 0x26354480U, 0xb562a38fU, + 0xdeb15a49U, 0x25ba1b67U, 0x45ea0e98U, 0x5dfec0e1U, + 0xc32f7502U, 0x814cf012U, 0x8d4697a3U, 0x6bd3f9c6U, + 0x038f5fe7U, 0x15929c95U, 0xbf6d7aebU, 0x955259daU, + 0xd4be832dU, 0x587421d3U, 0x49e06929U, 0x8ec9c844U, + 0x75c2896aU, 0xf48e7978U, 0x99583e6bU, 0x27b971ddU, + 0xbee14fb6U, 0xf088ad17U, 0xc920ac66U, 0x7dce3ab4U, + 0x63df4a18U, 0xe51a3182U, 0x97513360U, 0x62537f45U, + 0xb16477e0U, 0xbb6bae84U, 0xfe81a01cU, 0xf9082b94U, + 0x70486858U, 0x8f45fd19U, 0x94de6c87U, 0x527bf8b7U, + 0xab73d323U, 0x724b02e2U, 0xe31f8f57U, 0x6655ab2aU, + 0xb2eb2807U, 0x2fb5c203U, 0x86c57b9aU, 0xd33708a5U, + 0x302887f2U, 0x23bfa5b2U, 0x02036abaU, 0xed16825cU, + 0x8acf1c2bU, 0xa779b492U, 0xf307f2f0U, 0x4e69e2a1U, + 0x65daf4cdU, 0x0605bed5U, 0xd134621fU, 0xc4a6fe8aU, + 0x342e539dU, 0xa2f355a0U, 0x058ae132U, 0xa4f6eb75U, + 0x0b83ec39U, 0x4060efaaU, 0x5e719f06U, 0xbd6e1051U, + 0x3e218af9U, 0x96dd063dU, 0xdd3e05aeU, 0x4de6bd46U, + 0x91548db5U, 0x71c45d05U, 0x0406d46fU, 0x605015ffU, + 0x1998fb24U, 0xd6bde997U, 0x894043ccU, 0x67d99e77U, + 0xb0e842bdU, 0x07898b88U, 0xe7195b38U, 0x79c8eedbU, + 0xa17c0a47U, 0x7c420fe9U, 0xf8841ec9U, 0x00000000U, + 0x09808683U, 0x322bed48U, 0x1e1170acU, 0x6c5a724eU, + 0xfd0efffbU, 0x0f853856U, 0x3daed51eU, 0x362d3927U, + 0x0a0fd964U, 0x685ca621U, 0x9b5b54d1U, 0x24362e3aU, + 0x0c0a67b1U, 0x9357e70fU, 0xb4ee96d2U, 0x1b9b919eU, + 0x80c0c54fU, 0x61dc20a2U, 0x5a774b69U, 0x1c121a16U, + 0xe293ba0aU, 0xc0a02ae5U, 0x3c22e043U, 0x121b171dU, + 0x0e090d0bU, 0xf28bc7adU, 0x2db6a8b9U, 0x141ea9c8U, + 0x57f11985U, 0xaf75074cU, 0xee99ddbbU, 0xa37f60fdU, + 0xf701269fU, 0x5c72f5bcU, 0x44663bc5U, 0x5bfb7e34U, + 0x8b432976U, 0xcb23c6dcU, 0xb6edfc68U, 0xb8e4f163U, + 0xd731dccaU, 0x42638510U, 0x13972240U, 0x84c61120U, + 0x854a247dU, 0xd2bb3df8U, 0xaef93211U, 0xc729a16dU, + 0x1d9e2f4bU, 0xdcb230f3U, 0x0d8652ecU, 0x77c1e3d0U, + 0x2bb3166cU, 0xa970b999U, 0x119448faU, 0x47e96422U, + 0xa8fc8cc4U, 0xa0f03f1aU, 0x567d2cd8U, 0x223390efU, + 0x87494ec7U, 0xd938d1c1U, 0x8ccaa2feU, 0x98d40b36U, + 0xa6f581cfU, 0xa57ade28U, 0xdab78e26U, 0x3fadbfa4U, + 0x2c3a9de4U, 0x5078920dU, 0x6a5fcc9bU, 0x547e4662U, + 0xf68d13c2U, 0x90d8b8e8U, 0x2e39f75eU, 0x82c3aff5U, + 0x9f5d80beU, 0x69d0937cU, 0x6fd52da9U, 0xcf2512b3U, + 0xc8ac993bU, 0x10187da7U, 0xe89c636eU, 0xdb3bbb7bU, + 0xcd267809U, 0x6e5918f4U, 0xec9ab701U, 0x834f9aa8U, + 0xe6956e65U, 0xaaffe67eU, 0x21bccf08U, 0xef15e8e6U, + 0xbae79bd9U, 0x4a6f36ceU, 0xea9f09d4U, 0x29b07cd6U, + 0x31a4b2afU, 0x2a3f2331U, 0xc6a59430U, 0x35a266c0U, + 0x744ebc37U, 0xfc82caa6U, 0xe090d0b0U, 0x33a7d815U, + 0xf104984aU, 0x41ecdaf7U, 0x7fcd500eU, 0x1791f62fU, + 0x764dd68dU, 0x43efb04dU, 0xccaa4d54U, 0xe49604dfU, + 0x9ed1b5e3U, 0x4c6a881bU, 0xc12c1fb8U, 0x4665517fU, + 0x9d5eea04U, 0x018c355dU, 0xfa877473U, 0xfb0b412eU, + 0xb3671d5aU, 0x92dbd252U, 0xe9105633U, 0x6dd64713U, + 0x9ad7618cU, 0x37a10c7aU, 0x59f8148eU, 0xeb133c89U, + 0xcea927eeU, 0xb761c935U, 0xe11ce5edU, 0x7a47b13cU, + 0x9cd2df59U, 0x55f2733fU, 0x1814ce79U, 0x73c737bfU, + 0x53f7cdeaU, 0x5ffdaa5bU, 0xdf3d6f14U, 0x7844db86U, + 0xcaaff381U, 0xb968c43eU, 0x3824342cU, 0xc2a3405fU, + 0x161dc372U, 0xbce2250cU, 0x283c498bU, 0xff0d9541U, + 0x39a80171U, 0x080cb3deU, 0xd8b4e49cU, 0x6456c190U, + 0x7bcb8461U, 0xd532b670U, 0x486c5c74U, 0xd0b85742U, +}; +#ifndef AES_SMALL_TABLES +const u32 Td1[256] = { + 0x5051f4a7U, 0x537e4165U, 0xc31a17a4U, 0x963a275eU, + 0xcb3bab6bU, 0xf11f9d45U, 0xabacfa58U, 0x934be303U, + 0x552030faU, 0xf6ad766dU, 0x9188cc76U, 0x25f5024cU, + 0xfc4fe5d7U, 0xd7c52acbU, 0x80263544U, 0x8fb562a3U, + 0x49deb15aU, 0x6725ba1bU, 0x9845ea0eU, 0xe15dfec0U, + 0x02c32f75U, 0x12814cf0U, 0xa38d4697U, 0xc66bd3f9U, + 0xe7038f5fU, 0x9515929cU, 0xebbf6d7aU, 0xda955259U, + 0x2dd4be83U, 0xd3587421U, 0x2949e069U, 0x448ec9c8U, + 0x6a75c289U, 0x78f48e79U, 0x6b99583eU, 0xdd27b971U, + 0xb6bee14fU, 0x17f088adU, 0x66c920acU, 0xb47dce3aU, + 0x1863df4aU, 0x82e51a31U, 0x60975133U, 0x4562537fU, + 0xe0b16477U, 0x84bb6baeU, 0x1cfe81a0U, 0x94f9082bU, + 0x58704868U, 0x198f45fdU, 0x8794de6cU, 0xb7527bf8U, + 0x23ab73d3U, 0xe2724b02U, 0x57e31f8fU, 0x2a6655abU, + 0x07b2eb28U, 0x032fb5c2U, 0x9a86c57bU, 0xa5d33708U, + 0xf2302887U, 0xb223bfa5U, 0xba02036aU, 0x5ced1682U, + 0x2b8acf1cU, 0x92a779b4U, 0xf0f307f2U, 0xa14e69e2U, + 0xcd65daf4U, 0xd50605beU, 0x1fd13462U, 0x8ac4a6feU, + 0x9d342e53U, 0xa0a2f355U, 0x32058ae1U, 0x75a4f6ebU, + 0x390b83ecU, 0xaa4060efU, 0x065e719fU, 0x51bd6e10U, + 0xf93e218aU, 0x3d96dd06U, 0xaedd3e05U, 0x464de6bdU, + 0xb591548dU, 0x0571c45dU, 0x6f0406d4U, 0xff605015U, + 0x241998fbU, 0x97d6bde9U, 0xcc894043U, 0x7767d99eU, + 0xbdb0e842U, 0x8807898bU, 0x38e7195bU, 0xdb79c8eeU, + 0x47a17c0aU, 0xe97c420fU, 0xc9f8841eU, 0x00000000U, + 0x83098086U, 0x48322bedU, 0xac1e1170U, 0x4e6c5a72U, + 0xfbfd0effU, 0x560f8538U, 0x1e3daed5U, 0x27362d39U, + 0x640a0fd9U, 0x21685ca6U, 0xd19b5b54U, 0x3a24362eU, + 0xb10c0a67U, 0x0f9357e7U, 0xd2b4ee96U, 0x9e1b9b91U, + 0x4f80c0c5U, 0xa261dc20U, 0x695a774bU, 0x161c121aU, + 0x0ae293baU, 0xe5c0a02aU, 0x433c22e0U, 0x1d121b17U, + 0x0b0e090dU, 0xadf28bc7U, 0xb92db6a8U, 0xc8141ea9U, + 0x8557f119U, 0x4caf7507U, 0xbbee99ddU, 0xfda37f60U, + 0x9ff70126U, 0xbc5c72f5U, 0xc544663bU, 0x345bfb7eU, + 0x768b4329U, 0xdccb23c6U, 0x68b6edfcU, 0x63b8e4f1U, + 0xcad731dcU, 0x10426385U, 0x40139722U, 0x2084c611U, + 0x7d854a24U, 0xf8d2bb3dU, 0x11aef932U, 0x6dc729a1U, + 0x4b1d9e2fU, 0xf3dcb230U, 0xec0d8652U, 0xd077c1e3U, + 0x6c2bb316U, 0x99a970b9U, 0xfa119448U, 0x2247e964U, + 0xc4a8fc8cU, 0x1aa0f03fU, 0xd8567d2cU, 0xef223390U, + 0xc787494eU, 0xc1d938d1U, 0xfe8ccaa2U, 0x3698d40bU, + 0xcfa6f581U, 0x28a57adeU, 0x26dab78eU, 0xa43fadbfU, + 0xe42c3a9dU, 0x0d507892U, 0x9b6a5fccU, 0x62547e46U, + 0xc2f68d13U, 0xe890d8b8U, 0x5e2e39f7U, 0xf582c3afU, + 0xbe9f5d80U, 0x7c69d093U, 0xa96fd52dU, 0xb3cf2512U, + 0x3bc8ac99U, 0xa710187dU, 0x6ee89c63U, 0x7bdb3bbbU, + 0x09cd2678U, 0xf46e5918U, 0x01ec9ab7U, 0xa8834f9aU, + 0x65e6956eU, 0x7eaaffe6U, 0x0821bccfU, 0xe6ef15e8U, + 0xd9bae79bU, 0xce4a6f36U, 0xd4ea9f09U, 0xd629b07cU, + 0xaf31a4b2U, 0x312a3f23U, 0x30c6a594U, 0xc035a266U, + 0x37744ebcU, 0xa6fc82caU, 0xb0e090d0U, 0x1533a7d8U, + 0x4af10498U, 0xf741ecdaU, 0x0e7fcd50U, 0x2f1791f6U, + 0x8d764dd6U, 0x4d43efb0U, 0x54ccaa4dU, 0xdfe49604U, + 0xe39ed1b5U, 0x1b4c6a88U, 0xb8c12c1fU, 0x7f466551U, + 0x049d5eeaU, 0x5d018c35U, 0x73fa8774U, 0x2efb0b41U, + 0x5ab3671dU, 0x5292dbd2U, 0x33e91056U, 0x136dd647U, + 0x8c9ad761U, 0x7a37a10cU, 0x8e59f814U, 0x89eb133cU, + 0xeecea927U, 0x35b761c9U, 0xede11ce5U, 0x3c7a47b1U, + 0x599cd2dfU, 0x3f55f273U, 0x791814ceU, 0xbf73c737U, + 0xea53f7cdU, 0x5b5ffdaaU, 0x14df3d6fU, 0x867844dbU, + 0x81caaff3U, 0x3eb968c4U, 0x2c382434U, 0x5fc2a340U, + 0x72161dc3U, 0x0cbce225U, 0x8b283c49U, 0x41ff0d95U, + 0x7139a801U, 0xde080cb3U, 0x9cd8b4e4U, 0x906456c1U, + 0x617bcb84U, 0x70d532b6U, 0x74486c5cU, 0x42d0b857U, +}; +const u32 Td2[256] = { + 0xa75051f4U, 0x65537e41U, 0xa4c31a17U, 0x5e963a27U, + 0x6bcb3babU, 0x45f11f9dU, 0x58abacfaU, 0x03934be3U, + 0xfa552030U, 0x6df6ad76U, 0x769188ccU, 0x4c25f502U, + 0xd7fc4fe5U, 0xcbd7c52aU, 0x44802635U, 0xa38fb562U, + 0x5a49deb1U, 0x1b6725baU, 0x0e9845eaU, 0xc0e15dfeU, + 0x7502c32fU, 0xf012814cU, 0x97a38d46U, 0xf9c66bd3U, + 0x5fe7038fU, 0x9c951592U, 0x7aebbf6dU, 0x59da9552U, + 0x832dd4beU, 0x21d35874U, 0x692949e0U, 0xc8448ec9U, + 0x896a75c2U, 0x7978f48eU, 0x3e6b9958U, 0x71dd27b9U, + 0x4fb6bee1U, 0xad17f088U, 0xac66c920U, 0x3ab47dceU, + 0x4a1863dfU, 0x3182e51aU, 0x33609751U, 0x7f456253U, + 0x77e0b164U, 0xae84bb6bU, 0xa01cfe81U, 0x2b94f908U, + 0x68587048U, 0xfd198f45U, 0x6c8794deU, 0xf8b7527bU, + 0xd323ab73U, 0x02e2724bU, 0x8f57e31fU, 0xab2a6655U, + 0x2807b2ebU, 0xc2032fb5U, 0x7b9a86c5U, 0x08a5d337U, + 0x87f23028U, 0xa5b223bfU, 0x6aba0203U, 0x825ced16U, + 0x1c2b8acfU, 0xb492a779U, 0xf2f0f307U, 0xe2a14e69U, + 0xf4cd65daU, 0xbed50605U, 0x621fd134U, 0xfe8ac4a6U, + 0x539d342eU, 0x55a0a2f3U, 0xe132058aU, 0xeb75a4f6U, + 0xec390b83U, 0xefaa4060U, 0x9f065e71U, 0x1051bd6eU, + + 0x8af93e21U, 0x063d96ddU, 0x05aedd3eU, 0xbd464de6U, + 0x8db59154U, 0x5d0571c4U, 0xd46f0406U, 0x15ff6050U, + 0xfb241998U, 0xe997d6bdU, 0x43cc8940U, 0x9e7767d9U, + 0x42bdb0e8U, 0x8b880789U, 0x5b38e719U, 0xeedb79c8U, + 0x0a47a17cU, 0x0fe97c42U, 0x1ec9f884U, 0x00000000U, + 0x86830980U, 0xed48322bU, 0x70ac1e11U, 0x724e6c5aU, + 0xfffbfd0eU, 0x38560f85U, 0xd51e3daeU, 0x3927362dU, + 0xd9640a0fU, 0xa621685cU, 0x54d19b5bU, 0x2e3a2436U, + 0x67b10c0aU, 0xe70f9357U, 0x96d2b4eeU, 0x919e1b9bU, + 0xc54f80c0U, 0x20a261dcU, 0x4b695a77U, 0x1a161c12U, + 0xba0ae293U, 0x2ae5c0a0U, 0xe0433c22U, 0x171d121bU, + 0x0d0b0e09U, 0xc7adf28bU, 0xa8b92db6U, 0xa9c8141eU, + 0x198557f1U, 0x074caf75U, 0xddbbee99U, 0x60fda37fU, + 0x269ff701U, 0xf5bc5c72U, 0x3bc54466U, 0x7e345bfbU, + 0x29768b43U, 0xc6dccb23U, 0xfc68b6edU, 0xf163b8e4U, + 0xdccad731U, 0x85104263U, 0x22401397U, 0x112084c6U, + 0x247d854aU, 0x3df8d2bbU, 0x3211aef9U, 0xa16dc729U, + 0x2f4b1d9eU, 0x30f3dcb2U, 0x52ec0d86U, 0xe3d077c1U, + 0x166c2bb3U, 0xb999a970U, 0x48fa1194U, 0x642247e9U, + 0x8cc4a8fcU, 0x3f1aa0f0U, 0x2cd8567dU, 0x90ef2233U, + 0x4ec78749U, 0xd1c1d938U, 0xa2fe8ccaU, 0x0b3698d4U, + 0x81cfa6f5U, 0xde28a57aU, 0x8e26dab7U, 0xbfa43fadU, + 0x9de42c3aU, 0x920d5078U, 0xcc9b6a5fU, 0x4662547eU, + 0x13c2f68dU, 0xb8e890d8U, 0xf75e2e39U, 0xaff582c3U, + 0x80be9f5dU, 0x937c69d0U, 0x2da96fd5U, 0x12b3cf25U, + 0x993bc8acU, 0x7da71018U, 0x636ee89cU, 0xbb7bdb3bU, + 0x7809cd26U, 0x18f46e59U, 0xb701ec9aU, 0x9aa8834fU, + 0x6e65e695U, 0xe67eaaffU, 0xcf0821bcU, 0xe8e6ef15U, + 0x9bd9bae7U, 0x36ce4a6fU, 0x09d4ea9fU, 0x7cd629b0U, + 0xb2af31a4U, 0x23312a3fU, 0x9430c6a5U, 0x66c035a2U, + 0xbc37744eU, 0xcaa6fc82U, 0xd0b0e090U, 0xd81533a7U, + 0x984af104U, 0xdaf741ecU, 0x500e7fcdU, 0xf62f1791U, + 0xd68d764dU, 0xb04d43efU, 0x4d54ccaaU, 0x04dfe496U, + 0xb5e39ed1U, 0x881b4c6aU, 0x1fb8c12cU, 0x517f4665U, + 0xea049d5eU, 0x355d018cU, 0x7473fa87U, 0x412efb0bU, + 0x1d5ab367U, 0xd25292dbU, 0x5633e910U, 0x47136dd6U, + 0x618c9ad7U, 0x0c7a37a1U, 0x148e59f8U, 0x3c89eb13U, + 0x27eecea9U, 0xc935b761U, 0xe5ede11cU, 0xb13c7a47U, + 0xdf599cd2U, 0x733f55f2U, 0xce791814U, 0x37bf73c7U, + 0xcdea53f7U, 0xaa5b5ffdU, 0x6f14df3dU, 0xdb867844U, + 0xf381caafU, 0xc43eb968U, 0x342c3824U, 0x405fc2a3U, + 0xc372161dU, 0x250cbce2U, 0x498b283cU, 0x9541ff0dU, + 0x017139a8U, 0xb3de080cU, 0xe49cd8b4U, 0xc1906456U, + 0x84617bcbU, 0xb670d532U, 0x5c74486cU, 0x5742d0b8U, +}; +const u32 Td3[256] = { + 0xf4a75051U, 0x4165537eU, 0x17a4c31aU, 0x275e963aU, + 0xab6bcb3bU, 0x9d45f11fU, 0xfa58abacU, 0xe303934bU, + 0x30fa5520U, 0x766df6adU, 0xcc769188U, 0x024c25f5U, + 0xe5d7fc4fU, 0x2acbd7c5U, 0x35448026U, 0x62a38fb5U, + 0xb15a49deU, 0xba1b6725U, 0xea0e9845U, 0xfec0e15dU, + 0x2f7502c3U, 0x4cf01281U, 0x4697a38dU, 0xd3f9c66bU, + 0x8f5fe703U, 0x929c9515U, 0x6d7aebbfU, 0x5259da95U, + 0xbe832dd4U, 0x7421d358U, 0xe0692949U, 0xc9c8448eU, + 0xc2896a75U, 0x8e7978f4U, 0x583e6b99U, 0xb971dd27U, + 0xe14fb6beU, 0x88ad17f0U, 0x20ac66c9U, 0xce3ab47dU, + 0xdf4a1863U, 0x1a3182e5U, 0x51336097U, 0x537f4562U, + 0x6477e0b1U, 0x6bae84bbU, 0x81a01cfeU, 0x082b94f9U, + 0x48685870U, 0x45fd198fU, 0xde6c8794U, 0x7bf8b752U, + 0x73d323abU, 0x4b02e272U, 0x1f8f57e3U, 0x55ab2a66U, + 0xeb2807b2U, 0xb5c2032fU, 0xc57b9a86U, 0x3708a5d3U, + 0x2887f230U, 0xbfa5b223U, 0x036aba02U, 0x16825cedU, + 0xcf1c2b8aU, 0x79b492a7U, 0x07f2f0f3U, 0x69e2a14eU, + 0xdaf4cd65U, 0x05bed506U, 0x34621fd1U, 0xa6fe8ac4U, + 0x2e539d34U, 0xf355a0a2U, 0x8ae13205U, 0xf6eb75a4U, + 0x83ec390bU, 0x60efaa40U, 0x719f065eU, 0x6e1051bdU, + 0x218af93eU, 0xdd063d96U, 0x3e05aeddU, 0xe6bd464dU, + 0x548db591U, 0xc45d0571U, 0x06d46f04U, 0x5015ff60U, + 0x98fb2419U, 0xbde997d6U, 0x4043cc89U, 0xd99e7767U, + 0xe842bdb0U, 0x898b8807U, 0x195b38e7U, 0xc8eedb79U, + 0x7c0a47a1U, 0x420fe97cU, 0x841ec9f8U, 0x00000000U, + 0x80868309U, 0x2bed4832U, 0x1170ac1eU, 0x5a724e6cU, + 0x0efffbfdU, 0x8538560fU, 0xaed51e3dU, 0x2d392736U, + 0x0fd9640aU, 0x5ca62168U, 0x5b54d19bU, 0x362e3a24U, + 0x0a67b10cU, 0x57e70f93U, 0xee96d2b4U, 0x9b919e1bU, + 0xc0c54f80U, 0xdc20a261U, 0x774b695aU, 0x121a161cU, + 0x93ba0ae2U, 0xa02ae5c0U, 0x22e0433cU, 0x1b171d12U, + 0x090d0b0eU, 0x8bc7adf2U, 0xb6a8b92dU, 0x1ea9c814U, + 0xf1198557U, 0x75074cafU, 0x99ddbbeeU, 0x7f60fda3U, + 0x01269ff7U, 0x72f5bc5cU, 0x663bc544U, 0xfb7e345bU, + 0x4329768bU, 0x23c6dccbU, 0xedfc68b6U, 0xe4f163b8U, + 0x31dccad7U, 0x63851042U, 0x97224013U, 0xc6112084U, + 0x4a247d85U, 0xbb3df8d2U, 0xf93211aeU, 0x29a16dc7U, + 0x9e2f4b1dU, 0xb230f3dcU, 0x8652ec0dU, 0xc1e3d077U, + 0xb3166c2bU, 0x70b999a9U, 0x9448fa11U, 0xe9642247U, + 0xfc8cc4a8U, 0xf03f1aa0U, 0x7d2cd856U, 0x3390ef22U, + 0x494ec787U, 0x38d1c1d9U, 0xcaa2fe8cU, 0xd40b3698U, + 0xf581cfa6U, 0x7ade28a5U, 0xb78e26daU, 0xadbfa43fU, + 0x3a9de42cU, 0x78920d50U, 0x5fcc9b6aU, 0x7e466254U, + 0x8d13c2f6U, 0xd8b8e890U, 0x39f75e2eU, 0xc3aff582U, + 0x5d80be9fU, 0xd0937c69U, 0xd52da96fU, 0x2512b3cfU, + 0xac993bc8U, 0x187da710U, 0x9c636ee8U, 0x3bbb7bdbU, + 0x267809cdU, 0x5918f46eU, 0x9ab701ecU, 0x4f9aa883U, + 0x956e65e6U, 0xffe67eaaU, 0xbccf0821U, 0x15e8e6efU, + 0xe79bd9baU, 0x6f36ce4aU, 0x9f09d4eaU, 0xb07cd629U, + 0xa4b2af31U, 0x3f23312aU, 0xa59430c6U, 0xa266c035U, + 0x4ebc3774U, 0x82caa6fcU, 0x90d0b0e0U, 0xa7d81533U, + 0x04984af1U, 0xecdaf741U, 0xcd500e7fU, 0x91f62f17U, + 0x4dd68d76U, 0xefb04d43U, 0xaa4d54ccU, 0x9604dfe4U, + 0xd1b5e39eU, 0x6a881b4cU, 0x2c1fb8c1U, 0x65517f46U, + 0x5eea049dU, 0x8c355d01U, 0x877473faU, 0x0b412efbU, + 0x671d5ab3U, 0xdbd25292U, 0x105633e9U, 0xd647136dU, + 0xd7618c9aU, 0xa10c7a37U, 0xf8148e59U, 0x133c89ebU, + 0xa927eeceU, 0x61c935b7U, 0x1ce5ede1U, 0x47b13c7aU, + 0xd2df599cU, 0xf2733f55U, 0x14ce7918U, 0xc737bf73U, + 0xf7cdea53U, 0xfdaa5b5fU, 0x3d6f14dfU, 0x44db8678U, + 0xaff381caU, 0x68c43eb9U, 0x24342c38U, 0xa3405fc2U, + 0x1dc37216U, 0xe2250cbcU, 0x3c498b28U, 0x0d9541ffU, + 0xa8017139U, 0x0cb3de08U, 0xb4e49cd8U, 0x56c19064U, + 0xcb84617bU, 0x32b670d5U, 0x6c5c7448U, 0xb85742d0U, +}; +const u32 Td4[256] = { + 0x52525252U, 0x09090909U, 0x6a6a6a6aU, 0xd5d5d5d5U, + 0x30303030U, 0x36363636U, 0xa5a5a5a5U, 0x38383838U, + 0xbfbfbfbfU, 0x40404040U, 0xa3a3a3a3U, 0x9e9e9e9eU, + 0x81818181U, 0xf3f3f3f3U, 0xd7d7d7d7U, 0xfbfbfbfbU, + 0x7c7c7c7cU, 0xe3e3e3e3U, 0x39393939U, 0x82828282U, + 0x9b9b9b9bU, 0x2f2f2f2fU, 0xffffffffU, 0x87878787U, + 0x34343434U, 0x8e8e8e8eU, 0x43434343U, 0x44444444U, + 0xc4c4c4c4U, 0xdedededeU, 0xe9e9e9e9U, 0xcbcbcbcbU, + 0x54545454U, 0x7b7b7b7bU, 0x94949494U, 0x32323232U, + 0xa6a6a6a6U, 0xc2c2c2c2U, 0x23232323U, 0x3d3d3d3dU, + 0xeeeeeeeeU, 0x4c4c4c4cU, 0x95959595U, 0x0b0b0b0bU, + 0x42424242U, 0xfafafafaU, 0xc3c3c3c3U, 0x4e4e4e4eU, + 0x08080808U, 0x2e2e2e2eU, 0xa1a1a1a1U, 0x66666666U, + 0x28282828U, 0xd9d9d9d9U, 0x24242424U, 0xb2b2b2b2U, + 0x76767676U, 0x5b5b5b5bU, 0xa2a2a2a2U, 0x49494949U, + 0x6d6d6d6dU, 0x8b8b8b8bU, 0xd1d1d1d1U, 0x25252525U, + 0x72727272U, 0xf8f8f8f8U, 0xf6f6f6f6U, 0x64646464U, + 0x86868686U, 0x68686868U, 0x98989898U, 0x16161616U, + 0xd4d4d4d4U, 0xa4a4a4a4U, 0x5c5c5c5cU, 0xccccccccU, + 0x5d5d5d5dU, 0x65656565U, 0xb6b6b6b6U, 0x92929292U, + 0x6c6c6c6cU, 0x70707070U, 0x48484848U, 0x50505050U, + 0xfdfdfdfdU, 0xededededU, 0xb9b9b9b9U, 0xdadadadaU, + 0x5e5e5e5eU, 0x15151515U, 0x46464646U, 0x57575757U, + 0xa7a7a7a7U, 0x8d8d8d8dU, 0x9d9d9d9dU, 0x84848484U, + 0x90909090U, 0xd8d8d8d8U, 0xababababU, 0x00000000U, + 0x8c8c8c8cU, 0xbcbcbcbcU, 0xd3d3d3d3U, 0x0a0a0a0aU, + 0xf7f7f7f7U, 0xe4e4e4e4U, 0x58585858U, 0x05050505U, + 0xb8b8b8b8U, 0xb3b3b3b3U, 0x45454545U, 0x06060606U, + 0xd0d0d0d0U, 0x2c2c2c2cU, 0x1e1e1e1eU, 0x8f8f8f8fU, + 0xcacacacaU, 0x3f3f3f3fU, 0x0f0f0f0fU, 0x02020202U, + 0xc1c1c1c1U, 0xafafafafU, 0xbdbdbdbdU, 0x03030303U, + 0x01010101U, 0x13131313U, 0x8a8a8a8aU, 0x6b6b6b6bU, + 0x3a3a3a3aU, 0x91919191U, 0x11111111U, 0x41414141U, + 0x4f4f4f4fU, 0x67676767U, 0xdcdcdcdcU, 0xeaeaeaeaU, + 0x97979797U, 0xf2f2f2f2U, 0xcfcfcfcfU, 0xcecececeU, + 0xf0f0f0f0U, 0xb4b4b4b4U, 0xe6e6e6e6U, 0x73737373U, + 0x96969696U, 0xacacacacU, 0x74747474U, 0x22222222U, + 0xe7e7e7e7U, 0xadadadadU, 0x35353535U, 0x85858585U, + 0xe2e2e2e2U, 0xf9f9f9f9U, 0x37373737U, 0xe8e8e8e8U, + 0x1c1c1c1cU, 0x75757575U, 0xdfdfdfdfU, 0x6e6e6e6eU, + 0x47474747U, 0xf1f1f1f1U, 0x1a1a1a1aU, 0x71717171U, + 0x1d1d1d1dU, 0x29292929U, 0xc5c5c5c5U, 0x89898989U, + 0x6f6f6f6fU, 0xb7b7b7b7U, 0x62626262U, 0x0e0e0e0eU, + 0xaaaaaaaaU, 0x18181818U, 0xbebebebeU, 0x1b1b1b1bU, + 0xfcfcfcfcU, 0x56565656U, 0x3e3e3e3eU, 0x4b4b4b4bU, + 0xc6c6c6c6U, 0xd2d2d2d2U, 0x79797979U, 0x20202020U, + 0x9a9a9a9aU, 0xdbdbdbdbU, 0xc0c0c0c0U, 0xfefefefeU, + 0x78787878U, 0xcdcdcdcdU, 0x5a5a5a5aU, 0xf4f4f4f4U, + 0x1f1f1f1fU, 0xddddddddU, 0xa8a8a8a8U, 0x33333333U, + 0x88888888U, 0x07070707U, 0xc7c7c7c7U, 0x31313131U, + 0xb1b1b1b1U, 0x12121212U, 0x10101010U, 0x59595959U, + 0x27272727U, 0x80808080U, 0xececececU, 0x5f5f5f5fU, + 0x60606060U, 0x51515151U, 0x7f7f7f7fU, 0xa9a9a9a9U, + 0x19191919U, 0xb5b5b5b5U, 0x4a4a4a4aU, 0x0d0d0d0dU, + 0x2d2d2d2dU, 0xe5e5e5e5U, 0x7a7a7a7aU, 0x9f9f9f9fU, + 0x93939393U, 0xc9c9c9c9U, 0x9c9c9c9cU, 0xefefefefU, + 0xa0a0a0a0U, 0xe0e0e0e0U, 0x3b3b3b3bU, 0x4d4d4d4dU, + 0xaeaeaeaeU, 0x2a2a2a2aU, 0xf5f5f5f5U, 0xb0b0b0b0U, + 0xc8c8c8c8U, 0xebebebebU, 0xbbbbbbbbU, 0x3c3c3c3cU, + 0x83838383U, 0x53535353U, 0x99999999U, 0x61616161U, + 0x17171717U, 0x2b2b2b2bU, 0x04040404U, 0x7e7e7e7eU, + 0xbabababaU, 0x77777777U, 0xd6d6d6d6U, 0x26262626U, + 0xe1e1e1e1U, 0x69696969U, 0x14141414U, 0x63636363U, + 0x55555555U, 0x21212121U, 0x0c0c0c0cU, 0x7d7d7d7dU, +}; +const u32 rcon[] = { + 0x01000000, 0x02000000, 0x04000000, 0x08000000, + 0x10000000, 0x20000000, 0x40000000, 0x80000000, + 0x1B000000, 0x36000000, /* for 128-bit blocks, Rijndael never uses more than 10 rcon values */ +}; +#else /* AES_SMALL_TABLES */ +const u8 Td4s[256] = { + 0x52U, 0x09U, 0x6aU, 0xd5U, 0x30U, 0x36U, 0xa5U, 0x38U, + 0xbfU, 0x40U, 0xa3U, 0x9eU, 0x81U, 0xf3U, 0xd7U, 0xfbU, + 0x7cU, 0xe3U, 0x39U, 0x82U, 0x9bU, 0x2fU, 0xffU, 0x87U, + 0x34U, 0x8eU, 0x43U, 0x44U, 0xc4U, 0xdeU, 0xe9U, 0xcbU, + 0x54U, 0x7bU, 0x94U, 0x32U, 0xa6U, 0xc2U, 0x23U, 0x3dU, + 0xeeU, 0x4cU, 0x95U, 0x0bU, 0x42U, 0xfaU, 0xc3U, 0x4eU, + 0x08U, 0x2eU, 0xa1U, 0x66U, 0x28U, 0xd9U, 0x24U, 0xb2U, + 0x76U, 0x5bU, 0xa2U, 0x49U, 0x6dU, 0x8bU, 0xd1U, 0x25U, + 0x72U, 0xf8U, 0xf6U, 0x64U, 0x86U, 0x68U, 0x98U, 0x16U, + 0xd4U, 0xa4U, 0x5cU, 0xccU, 0x5dU, 0x65U, 0xb6U, 0x92U, + 0x6cU, 0x70U, 0x48U, 0x50U, 0xfdU, 0xedU, 0xb9U, 0xdaU, + 0x5eU, 0x15U, 0x46U, 0x57U, 0xa7U, 0x8dU, 0x9dU, 0x84U, + 0x90U, 0xd8U, 0xabU, 0x00U, 0x8cU, 0xbcU, 0xd3U, 0x0aU, + 0xf7U, 0xe4U, 0x58U, 0x05U, 0xb8U, 0xb3U, 0x45U, 0x06U, + 0xd0U, 0x2cU, 0x1eU, 0x8fU, 0xcaU, 0x3fU, 0x0fU, 0x02U, + 0xc1U, 0xafU, 0xbdU, 0x03U, 0x01U, 0x13U, 0x8aU, 0x6bU, + 0x3aU, 0x91U, 0x11U, 0x41U, 0x4fU, 0x67U, 0xdcU, 0xeaU, + 0x97U, 0xf2U, 0xcfU, 0xceU, 0xf0U, 0xb4U, 0xe6U, 0x73U, + 0x96U, 0xacU, 0x74U, 0x22U, 0xe7U, 0xadU, 0x35U, 0x85U, + 0xe2U, 0xf9U, 0x37U, 0xe8U, 0x1cU, 0x75U, 0xdfU, 0x6eU, + 0x47U, 0xf1U, 0x1aU, 0x71U, 0x1dU, 0x29U, 0xc5U, 0x89U, + 0x6fU, 0xb7U, 0x62U, 0x0eU, 0xaaU, 0x18U, 0xbeU, 0x1bU, + 0xfcU, 0x56U, 0x3eU, 0x4bU, 0xc6U, 0xd2U, 0x79U, 0x20U, + 0x9aU, 0xdbU, 0xc0U, 0xfeU, 0x78U, 0xcdU, 0x5aU, 0xf4U, + 0x1fU, 0xddU, 0xa8U, 0x33U, 0x88U, 0x07U, 0xc7U, 0x31U, + 0xb1U, 0x12U, 0x10U, 0x59U, 0x27U, 0x80U, 0xecU, 0x5fU, + 0x60U, 0x51U, 0x7fU, 0xa9U, 0x19U, 0xb5U, 0x4aU, 0x0dU, + 0x2dU, 0xe5U, 0x7aU, 0x9fU, 0x93U, 0xc9U, 0x9cU, 0xefU, + 0xa0U, 0xe0U, 0x3bU, 0x4dU, 0xaeU, 0x2aU, 0xf5U, 0xb0U, + 0xc8U, 0xebU, 0xbbU, 0x3cU, 0x83U, 0x53U, 0x99U, 0x61U, + 0x17U, 0x2bU, 0x04U, 0x7eU, 0xbaU, 0x77U, 0xd6U, 0x26U, + 0xe1U, 0x69U, 0x14U, 0x63U, 0x55U, 0x21U, 0x0cU, 0x7dU, +}; +const u8 rcons[] = { + 0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80, 0x1B, 0x36 + /* for 128-bit blocks, Rijndael never uses more than 10 rcon values */ +}; +#endif /* AES_SMALL_TABLES */ +/** + * Expand the cipher key into the encryption key schedule. + * + * @return the number of rounds for the given cipher key size. + */ +int rijndaelKeySetupEnc(u32 rk[], const u8 cipherKey[], int keyBits) +{ + int i; + u32 temp; + + rk[0] = GETU32(cipherKey ); + rk[1] = GETU32(cipherKey + 4); + rk[2] = GETU32(cipherKey + 8); + rk[3] = GETU32(cipherKey + 12); + + if (keyBits == 128) { + for (i = 0; i < 10; i++) { + temp = rk[3]; + rk[4] = rk[0] ^ TE421(temp) ^ TE432(temp) ^ + TE443(temp) ^ TE414(temp) ^ RCON(i); + rk[5] = rk[1] ^ rk[4]; + rk[6] = rk[2] ^ rk[5]; + rk[7] = rk[3] ^ rk[6]; + rk += 4; + } + return 10; + } + + rk[4] = GETU32(cipherKey + 16); + rk[5] = GETU32(cipherKey + 20); + + if (keyBits == 192) { + for (i = 0; i < 8; i++) { + temp = rk[5]; + rk[6] = rk[0] ^ TE421(temp) ^ TE432(temp) ^ + TE443(temp) ^ TE414(temp) ^ RCON(i); + rk[7] = rk[1] ^ rk[6]; + rk[8] = rk[2] ^ rk[7]; + rk[9] = rk[3] ^ rk[8]; + if (i == 7) + return 12; + rk[10] = rk[4] ^ rk[9]; + rk[11] = rk[5] ^ rk[10]; + rk += 6; + } + } + + rk[6] = GETU32(cipherKey + 24); + rk[7] = GETU32(cipherKey + 28); + + if (keyBits == 256) { + for (i = 0; i < 7; i++) { + temp = rk[7]; + rk[8] = rk[0] ^ TE421(temp) ^ TE432(temp) ^ + TE443(temp) ^ TE414(temp) ^ RCON(i); + rk[9] = rk[1] ^ rk[8]; + rk[10] = rk[2] ^ rk[9]; + rk[11] = rk[3] ^ rk[10]; + if (i == 6) + return 14; + temp = rk[11]; + rk[12] = rk[4] ^ TE411(temp) ^ TE422(temp) ^ + TE433(temp) ^ TE444(temp); + rk[13] = rk[5] ^ rk[12]; + rk[14] = rk[6] ^ rk[13]; + rk[15] = rk[7] ^ rk[14]; + rk += 8; + } + } + + return -1; +} diff --git a/core/crypto/aes-omac1.c b/core/crypto/aes-omac1.c new file mode 100644 index 0000000..30b5262 --- /dev/null +++ b/core/crypto/aes-omac1.c @@ -0,0 +1,172 @@ +/* + * One-key CBC MAC (OMAC1) hash with AES + * + * Copyright (c) 2003-2007, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes.h" +#include "aes_wrap.h" + +static void gf_mulx(u8 *pad) +{ + int i, carry; + + carry = pad[0] & 0x80; + for (i = 0; i < AES_BLOCK_SIZE - 1; i++) + pad[i] = (pad[i] << 1) | (pad[i + 1] >> 7); + pad[AES_BLOCK_SIZE - 1] <<= 1; + if (carry) + pad[AES_BLOCK_SIZE - 1] ^= 0x87; +} + + +/** + * omac1_aes_vector - One-Key CBC MAC (OMAC1) hash with AES + * @key: Key for the hash operation + * @key_len: Key length in octets + * @num_elem: Number of elements in the data vector + * @addr: Pointers to the data areas + * @len: Lengths of the data blocks + * @mac: Buffer for MAC (128 bits, i.e., 16 bytes) + * Returns: 0 on success, -1 on failure + * + * This is a mode for using block cipher (AES in this case) for authentication. + * OMAC1 was standardized with the name CMAC by NIST in a Special Publication + * (SP) 800-38B. + */ +int omac1_aes_vector(const u8 *key, size_t key_len, size_t num_elem, + const u8 *addr[], const size_t *len, u8 *mac) +{ + void *ctx; + u8 cbc[AES_BLOCK_SIZE], pad[AES_BLOCK_SIZE]; + const u8 *pos, *end; + size_t i, e, left, total_len; + + if (TEST_FAIL()) + return -1; + + ctx = aes_encrypt_init(key, key_len); + if (ctx == NULL) + return -1; + os_memset(cbc, 0, AES_BLOCK_SIZE); + + total_len = 0; + for (e = 0; e < num_elem; e++) + total_len += len[e]; + left = total_len; + + e = 0; + pos = addr[0]; + end = pos + len[0]; + + while (left >= AES_BLOCK_SIZE) { + for (i = 0; i < AES_BLOCK_SIZE; i++) { + cbc[i] ^= *pos++; + if (pos >= end) { + /* + * Stop if there are no more bytes to process + * since there are no more entries in the array. + */ + if (i + 1 == AES_BLOCK_SIZE && + left == AES_BLOCK_SIZE) + break; + e++; + pos = addr[e]; + end = pos + len[e]; + } + } + if (left > AES_BLOCK_SIZE) + aes_encrypt(ctx, cbc, cbc); + left -= AES_BLOCK_SIZE; + } + + os_memset(pad, 0, AES_BLOCK_SIZE); + aes_encrypt(ctx, pad, pad); + gf_mulx(pad); + + if (left || total_len == 0) { + for (i = 0; i < left; i++) { + cbc[i] ^= *pos++; + if (pos >= end) { + /* + * Stop if there are no more bytes to process + * since there are no more entries in the array. + */ + if (i + 1 == left) + break; + e++; + pos = addr[e]; + end = pos + len[e]; + } + } + cbc[left] ^= 0x80; + gf_mulx(pad); + } + + for (i = 0; i < AES_BLOCK_SIZE; i++) + pad[i] ^= cbc[i]; + aes_encrypt(ctx, pad, mac); + aes_encrypt_deinit(ctx); + return 0; +} + + +/** + * omac1_aes_128_vector - One-Key CBC MAC (OMAC1) hash with AES-128 + * @key: 128-bit key for the hash operation + * @num_elem: Number of elements in the data vector + * @addr: Pointers to the data areas + * @len: Lengths of the data blocks + * @mac: Buffer for MAC (128 bits, i.e., 16 bytes) + * Returns: 0 on success, -1 on failure + * + * This is a mode for using block cipher (AES in this case) for authentication. + * OMAC1 was standardized with the name CMAC by NIST in a Special Publication + * (SP) 800-38B. + */ +int omac1_aes_128_vector(const u8 *key, size_t num_elem, + const u8 *addr[], const size_t *len, u8 *mac) +{ + return omac1_aes_vector(key, 16, num_elem, addr, len, mac); +} + + +/** + * omac1_aes_128 - One-Key CBC MAC (OMAC1) hash with AES-128 (aka AES-CMAC) + * @key: 128-bit key for the hash operation + * @data: Data buffer for which a MAC is determined + * @data_len: Length of data buffer in bytes + * @mac: Buffer for MAC (128 bits, i.e., 16 bytes) + * Returns: 0 on success, -1 on failure + * + * This is a mode for using block cipher (AES in this case) for authentication. + * OMAC1 was standardized with the name CMAC by NIST in a Special Publication + * (SP) 800-38B. + */ +int omac1_aes_128(const u8 *key, const u8 *data, size_t data_len, u8 *mac) +{ + return omac1_aes_128_vector(key, 1, &data, &data_len, mac); +} + + +/** + * omac1_aes_256 - One-Key CBC MAC (OMAC1) hash with AES-256 (aka AES-CMAC) + * @key: 256-bit key for the hash operation + * @data: Data buffer for which a MAC is determined + * @data_len: Length of data buffer in bytes + * @mac: Buffer for MAC (128 bits, i.e., 16 bytes) + * Returns: 0 on success, -1 on failure + * + * This is a mode for using block cipher (AES in this case) for authentication. + * OMAC1 was standardized with the name CMAC by NIST in a Special Publication + * (SP) 800-38B. + */ +int omac1_aes_256(const u8 *key, const u8 *data, size_t data_len, u8 *mac) +{ + return omac1_aes_vector(key, 32, 1, &data, &data_len, mac); +} diff --git a/core/crypto/aes-siv.c b/core/crypto/aes-siv.c new file mode 100644 index 0000000..58656f2 --- /dev/null +++ b/core/crypto/aes-siv.c @@ -0,0 +1,207 @@ +/* + * AES SIV (RFC 5297) + * Copyright (c) 2013 Cozybit, Inc. + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes.h" +#include "aes_wrap.h" +#include "aes_siv.h" + + +static const u8 zero[AES_BLOCK_SIZE]; + + +static void dbl(u8 *pad) +{ + int i, carry; + + carry = pad[0] & 0x80; + for (i = 0; i < AES_BLOCK_SIZE - 1; i++) + pad[i] = (pad[i] << 1) | (pad[i + 1] >> 7); + pad[AES_BLOCK_SIZE - 1] <<= 1; + if (carry) + pad[AES_BLOCK_SIZE - 1] ^= 0x87; +} + + +static void xor(u8 *a, const u8 *b) +{ + int i; + + for (i = 0; i < AES_BLOCK_SIZE; i++) + *a++ ^= *b++; +} + + +static void xorend(u8 *a, int alen, const u8 *b, int blen) +{ + int i; + + if (alen < blen) + return; + + for (i = 0; i < blen; i++) + a[alen - blen + i] ^= b[i]; +} + + +static void pad_block(u8 *pad, const u8 *addr, size_t len) +{ + os_memset(pad, 0, AES_BLOCK_SIZE); + os_memcpy(pad, addr, len); + + if (len < AES_BLOCK_SIZE) + pad[len] = 0x80; +} + + +static int aes_s2v(const u8 *key, size_t key_len, + size_t num_elem, const u8 *addr[], size_t *len, u8 *mac) +{ + u8 tmp[AES_BLOCK_SIZE], tmp2[AES_BLOCK_SIZE]; + u8 *buf = NULL; + int ret; + size_t i; + const u8 *data[1]; + size_t data_len[1]; + + if (!num_elem) { + os_memcpy(tmp, zero, sizeof(zero)); + tmp[AES_BLOCK_SIZE - 1] = 1; + data[0] = tmp; + data_len[0] = sizeof(tmp); + return omac1_aes_vector(key, key_len, 1, data, data_len, mac); + } + + data[0] = zero; + data_len[0] = sizeof(zero); + ret = omac1_aes_vector(key, key_len, 1, data, data_len, tmp); + if (ret) + return ret; + + for (i = 0; i < num_elem - 1; i++) { + ret = omac1_aes_vector(key, key_len, 1, &addr[i], &len[i], + tmp2); + if (ret) + return ret; + + dbl(tmp); + xor(tmp, tmp2); + } + if (len[i] >= AES_BLOCK_SIZE) { + buf = os_memdup(addr[i], len[i]); + if (!buf) + return -ENOMEM; + + xorend(buf, len[i], tmp, AES_BLOCK_SIZE); + data[0] = buf; + ret = omac1_aes_vector(key, key_len, 1, data, &len[i], mac); + bin_clear_free(buf, len[i]); + return ret; + } + + dbl(tmp); + pad_block(tmp2, addr[i], len[i]); + xor(tmp, tmp2); + + data[0] = tmp; + data_len[0] = sizeof(tmp); + return omac1_aes_vector(key, key_len, 1, data, data_len, mac); +} + + +int aes_siv_encrypt(const u8 *key, size_t key_len, + const u8 *pw, size_t pwlen, + size_t num_elem, const u8 *addr[], const size_t *len, + u8 *out) +{ + const u8 *_addr[6]; + size_t _len[6]; + const u8 *k1, *k2; + u8 v[AES_BLOCK_SIZE]; + size_t i; + u8 *iv, *crypt_pw; + + if (num_elem > ARRAY_SIZE(_addr) - 1 || + (key_len != 32 && key_len != 48 && key_len != 64)) + return -1; + + key_len /= 2; + k1 = key; + k2 = key + key_len; + + for (i = 0; i < num_elem; i++) { + _addr[i] = addr[i]; + _len[i] = len[i]; + } + _addr[num_elem] = pw; + _len[num_elem] = pwlen; + + if (aes_s2v(k1, key_len, num_elem + 1, _addr, _len, v)) + return -1; + + iv = out; + crypt_pw = out + AES_BLOCK_SIZE; + + os_memcpy(iv, v, AES_BLOCK_SIZE); + os_memcpy(crypt_pw, pw, pwlen); + + /* zero out 63rd and 31st bits of ctr (from right) */ + v[8] &= 0x7f; + v[12] &= 0x7f; + return aes_ctr_encrypt(k2, key_len, v, crypt_pw, pwlen); +} + + +int aes_siv_decrypt(const u8 *key, size_t key_len, + const u8 *iv_crypt, size_t iv_c_len, + size_t num_elem, const u8 *addr[], const size_t *len, + u8 *out) +{ + const u8 *_addr[6]; + size_t _len[6]; + const u8 *k1, *k2; + size_t crypt_len; + size_t i; + int ret; + u8 iv[AES_BLOCK_SIZE]; + u8 check[AES_BLOCK_SIZE]; + + if (iv_c_len < AES_BLOCK_SIZE || num_elem > ARRAY_SIZE(_addr) - 1 || + (key_len != 32 && key_len != 48 && key_len != 64)) + return -1; + crypt_len = iv_c_len - AES_BLOCK_SIZE; + key_len /= 2; + k1 = key; + k2 = key + key_len; + + for (i = 0; i < num_elem; i++) { + _addr[i] = addr[i]; + _len[i] = len[i]; + } + _addr[num_elem] = out; + _len[num_elem] = crypt_len; + + os_memcpy(iv, iv_crypt, AES_BLOCK_SIZE); + os_memcpy(out, iv_crypt + AES_BLOCK_SIZE, crypt_len); + + iv[8] &= 0x7f; + iv[12] &= 0x7f; + + ret = aes_ctr_encrypt(k2, key_len, iv, out, crypt_len); + if (ret) + return ret; + + ret = aes_s2v(k1, key_len, num_elem + 1, _addr, _len, check); + if (ret) + return ret; + if (os_memcmp(check, iv_crypt, AES_BLOCK_SIZE) == 0) + return 0; + + return -1; +} diff --git a/core/crypto/aes.h b/core/crypto/aes.h new file mode 100644 index 0000000..8ab3de2 --- /dev/null +++ b/core/crypto/aes.h @@ -0,0 +1,21 @@ +/* + * AES functions + * Copyright (c) 2003-2006, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#ifndef AES_H +#define AES_H + +#define AES_BLOCK_SIZE 16 + +void * aes_encrypt_init(const u8 *key, size_t len); +int aes_encrypt(void *ctx, const u8 *plain, u8 *crypt); +void aes_encrypt_deinit(void *ctx); +void * aes_decrypt_init(const u8 *key, size_t len); +int aes_decrypt(void *ctx, const u8 *crypt, u8 *plain); +void aes_decrypt_deinit(void *ctx); + +#endif /* AES_H */ diff --git a/core/crypto/aes_i.h b/core/crypto/aes_i.h new file mode 100644 index 0000000..54375cf --- /dev/null +++ b/core/crypto/aes_i.h @@ -0,0 +1,125 @@ +/* + * AES (Rijndael) cipher + * Copyright (c) 2003-2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#ifndef AES_I_H +#define AES_I_H + +#include "aes.h" + +/* #define FULL_UNROLL */ +#define AES_SMALL_TABLES + +extern const u32 Te0[256]; +extern const u32 Te1[256]; +extern const u32 Te2[256]; +extern const u32 Te3[256]; +extern const u32 Te4[256]; +extern const u32 Td0[256]; +extern const u32 Td1[256]; +extern const u32 Td2[256]; +extern const u32 Td3[256]; +extern const u32 Td4[256]; +extern const u32 rcon[10]; +extern const u8 Td4s[256]; +extern const u8 rcons[10]; + +#ifndef AES_SMALL_TABLES + +#define RCON(i) rcon[(i)] + +#define TE0(i) Te0[((i) >> 24) & 0xff] +#define TE1(i) Te1[((i) >> 16) & 0xff] +#define TE2(i) Te2[((i) >> 8) & 0xff] +#define TE3(i) Te3[(i) & 0xff] +#define TE41(i) (Te4[((i) >> 24) & 0xff] & 0xff000000) +#define TE42(i) (Te4[((i) >> 16) & 0xff] & 0x00ff0000) +#define TE43(i) (Te4[((i) >> 8) & 0xff] & 0x0000ff00) +#define TE44(i) (Te4[(i) & 0xff] & 0x000000ff) +#define TE421(i) (Te4[((i) >> 16) & 0xff] & 0xff000000) +#define TE432(i) (Te4[((i) >> 8) & 0xff] & 0x00ff0000) +#define TE443(i) (Te4[(i) & 0xff] & 0x0000ff00) +#define TE414(i) (Te4[((i) >> 24) & 0xff] & 0x000000ff) +#define TE411(i) (Te4[((i) >> 24) & 0xff] & 0xff000000) +#define TE422(i) (Te4[((i) >> 16) & 0xff] & 0x00ff0000) +#define TE433(i) (Te4[((i) >> 8) & 0xff] & 0x0000ff00) +#define TE444(i) (Te4[(i) & 0xff] & 0x000000ff) +#define TE4(i) (Te4[(i)] & 0x000000ff) + +#define TD0(i) Td0[((i) >> 24) & 0xff] +#define TD1(i) Td1[((i) >> 16) & 0xff] +#define TD2(i) Td2[((i) >> 8) & 0xff] +#define TD3(i) Td3[(i) & 0xff] +#define TD41(i) (Td4[((i) >> 24) & 0xff] & 0xff000000) +#define TD42(i) (Td4[((i) >> 16) & 0xff] & 0x00ff0000) +#define TD43(i) (Td4[((i) >> 8) & 0xff] & 0x0000ff00) +#define TD44(i) (Td4[(i) & 0xff] & 0x000000ff) +#define TD0_(i) Td0[(i) & 0xff] +#define TD1_(i) Td1[(i) & 0xff] +#define TD2_(i) Td2[(i) & 0xff] +#define TD3_(i) Td3[(i) & 0xff] + +#else /* AES_SMALL_TABLES */ + +#define RCON(i) (rcons[(i)] << 24) + +static inline u32 rotr(u32 val, int bits) +{ + return (val >> bits) | (val << (32 - bits)); +} + +#define TE0(i) Te0[((i) >> 24) & 0xff] +#define TE1(i) rotr(Te0[((i) >> 16) & 0xff], 8) +#define TE2(i) rotr(Te0[((i) >> 8) & 0xff], 16) +#define TE3(i) rotr(Te0[(i) & 0xff], 24) +#define TE41(i) ((Te0[((i) >> 24) & 0xff] << 8) & 0xff000000) +#define TE42(i) (Te0[((i) >> 16) & 0xff] & 0x00ff0000) +#define TE43(i) (Te0[((i) >> 8) & 0xff] & 0x0000ff00) +#define TE44(i) ((Te0[(i) & 0xff] >> 8) & 0x000000ff) +#define TE421(i) ((Te0[((i) >> 16) & 0xff] << 8) & 0xff000000) +#define TE432(i) (Te0[((i) >> 8) & 0xff] & 0x00ff0000) +#define TE443(i) (Te0[(i) & 0xff] & 0x0000ff00) +#define TE414(i) ((Te0[((i) >> 24) & 0xff] >> 8) & 0x000000ff) +#define TE411(i) ((Te0[((i) >> 24) & 0xff] << 8) & 0xff000000) +#define TE422(i) (Te0[((i) >> 16) & 0xff] & 0x00ff0000) +#define TE433(i) (Te0[((i) >> 8) & 0xff] & 0x0000ff00) +#define TE444(i) ((Te0[(i) & 0xff] >> 8) & 0x000000ff) +#define TE4(i) ((Te0[(i)] >> 8) & 0x000000ff) + +#define TD0(i) Td0[((i) >> 24) & 0xff] +#define TD1(i) rotr(Td0[((i) >> 16) & 0xff], 8) +#define TD2(i) rotr(Td0[((i) >> 8) & 0xff], 16) +#define TD3(i) rotr(Td0[(i) & 0xff], 24) +#define TD41(i) (Td4s[((i) >> 24) & 0xff] << 24) +#define TD42(i) (Td4s[((i) >> 16) & 0xff] << 16) +#define TD43(i) (Td4s[((i) >> 8) & 0xff] << 8) +#define TD44(i) (Td4s[(i) & 0xff]) +#define TD0_(i) Td0[(i) & 0xff] +#define TD1_(i) rotr(Td0[(i) & 0xff], 8) +#define TD2_(i) rotr(Td0[(i) & 0xff], 16) +#define TD3_(i) rotr(Td0[(i) & 0xff], 24) + +#endif /* AES_SMALL_TABLES */ + +#ifdef _MSC_VER +#define SWAP(x) (_lrotl(x, 8) & 0x00ff00ff | _lrotr(x, 8) & 0xff00ff00) +#define GETU32(p) SWAP(*((u32 *)(p))) +#define PUTU32(ct, st) { *((u32 *)(ct)) = SWAP((st)); } +#else +#define GETU32(pt) (((u32)(pt)[0] << 24) ^ ((u32)(pt)[1] << 16) ^ \ +((u32)(pt)[2] << 8) ^ ((u32)(pt)[3])) +#define PUTU32(ct, st) { \ +(ct)[0] = (u8)((st) >> 24); (ct)[1] = (u8)((st) >> 16); \ +(ct)[2] = (u8)((st) >> 8); (ct)[3] = (u8)(st); } +#endif + +#define AES_PRIV_SIZE (4 * 4 * 15 + 4) +#define AES_PRIV_NR_POS (4 * 15) + +int rijndaelKeySetupEnc(u32 rk[], const u8 cipherKey[], int keyBits); + +#endif /* AES_I_H */ diff --git a/core/crypto/aes_siv.h b/core/crypto/aes_siv.h new file mode 100644 index 0000000..fb05d80 --- /dev/null +++ b/core/crypto/aes_siv.h @@ -0,0 +1,21 @@ +/* + * AES SIV (RFC 5297) + * Copyright (c) 2013 Cozybit, Inc. + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#ifndef AES_SIV_H +#define AES_SIV_H + +int aes_siv_encrypt(const u8 *key, size_t key_len, + const u8 *pw, size_t pwlen, + size_t num_elem, const u8 *addr[], const size_t *len, + u8 *out); +int aes_siv_decrypt(const u8 *key, size_t key_len, + const u8 *iv_crypt, size_t iv_c_len, + size_t num_elem, const u8 *addr[], const size_t *len, + u8 *out); + +#endif /* AES_SIV_H */ diff --git a/core/crypto/aes_wrap.h b/core/crypto/aes_wrap.h new file mode 100644 index 0000000..b70b1d2 --- /dev/null +++ b/core/crypto/aes_wrap.h @@ -0,0 +1,73 @@ +/* + * AES-based functions + * + * - AES Key Wrap Algorithm (RFC3394) + * - One-Key CBC MAC (OMAC1) hash with AES-128 and AES-256 + * - AES-128/192/256 CTR mode encryption + * - AES-128 EAX mode encryption/decryption + * - AES-128 CBC + * - AES-GCM + * - AES-CCM + * + * Copyright (c) 2003-2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#ifndef AES_WRAP_H +#define AES_WRAP_H + +int __must_check aes_wrap(const u8 *kek, size_t kek_len, int n, const u8 *plain, + u8 *cipher); +int __must_check aes_unwrap(const u8 *kek, size_t kek_len, int n, + const u8 *cipher, u8 *plain); +int __must_check omac1_aes_vector(const u8 *key, size_t key_len, + size_t num_elem, const u8 *addr[], + const size_t *len, u8 *mac); +int __must_check omac1_aes_128_vector(const u8 *key, size_t num_elem, + const u8 *addr[], const size_t *len, + u8 *mac); +int __must_check omac1_aes_128(const u8 *key, const u8 *data, size_t data_len, + u8 *mac); +int __must_check omac1_aes_256(const u8 *key, const u8 *data, size_t data_len, + u8 *mac); +int __must_check aes_128_encrypt_block(const u8 *key, const u8 *in, u8 *out); +int __must_check aes_ctr_encrypt(const u8 *key, size_t key_len, const u8 *nonce, + u8 *data, size_t data_len); +int __must_check aes_128_ctr_encrypt(const u8 *key, const u8 *nonce, + u8 *data, size_t data_len); +int __must_check aes_128_eax_encrypt(const u8 *key, + const u8 *nonce, size_t nonce_len, + const u8 *hdr, size_t hdr_len, + u8 *data, size_t data_len, u8 *tag); +int __must_check aes_128_eax_decrypt(const u8 *key, + const u8 *nonce, size_t nonce_len, + const u8 *hdr, size_t hdr_len, + u8 *data, size_t data_len, const u8 *tag); +int __must_check aes_128_cbc_encrypt(const u8 *key, const u8 *iv, u8 *data, + size_t data_len); +int __must_check aes_128_cbc_decrypt(const u8 *key, const u8 *iv, u8 *data, + size_t data_len); +int __must_check aes_gcm_ae(const u8 *key, size_t key_len, + const u8 *iv, size_t iv_len, + const u8 *plain, size_t plain_len, + const u8 *aad, size_t aad_len, + u8 *crypt, u8 *tag); +int __must_check aes_gcm_ad(const u8 *key, size_t key_len, + const u8 *iv, size_t iv_len, + const u8 *crypt, size_t crypt_len, + const u8 *aad, size_t aad_len, const u8 *tag, + u8 *plain); +int __must_check aes_gmac(const u8 *key, size_t key_len, + const u8 *iv, size_t iv_len, + const u8 *aad, size_t aad_len, u8 *tag); +int __must_check aes_ccm_ae(const u8 *key, size_t key_len, const u8 *nonce, + size_t M, const u8 *plain, size_t plain_len, + const u8 *aad, size_t aad_len, u8 *crypt, u8 *auth); +int __must_check aes_ccm_ad(const u8 *key, size_t key_len, const u8 *nonce, + size_t M, const u8 *crypt, size_t crypt_len, + const u8 *aad, size_t aad_len, const u8 *auth, + u8 *plain); + +#endif /* AES_WRAP_H */ diff --git a/core/crypto/ccmp.c b/core/crypto/ccmp.c new file mode 100644 index 0000000..3ebd487 --- /dev/null +++ b/core/crypto/ccmp.c @@ -0,0 +1,385 @@ +/* + * CTR with CBC-MAC Protocol (CCMP) + * Copyright (c) 2010-2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes.h" +#include "aes_wrap.h" +#include "wlancrypto_wrap.h" + + + +static void ccmp_aad_nonce(_adapter *padapter, const struct ieee80211_hdr *hdr, const u8 *data, + u8 *aad, size_t *aad_len, u8 *nonce) +{ + u16 fc, stype, seq; + int qos = 0, addr4 = 0; + u8 *pos; + + nonce[0] = 0; + + fc = le_to_host16(hdr->frame_control); + stype = WLAN_FC_GET_STYPE(fc); + if ((fc & (WLAN_FC_TODS | WLAN_FC_FROMDS)) == + (WLAN_FC_TODS | WLAN_FC_FROMDS)) + addr4 = 1; + + if (WLAN_FC_GET_TYPE(fc) == WLAN_FC_TYPE_DATA) { + fc &= ~0x0070; /* Mask subtype bits */ + if (stype & WLAN_FC_STYPE_QOS_DATA) { + const u8 *qc; + qos = 1; + fc &= ~WLAN_FC_ORDER; + qc = (const u8 *)hdr + 24; + if (addr4) + qc += ETH_ALEN; + nonce[0] = qc[0] & 0x0f; + } + } else if (WLAN_FC_GET_TYPE(fc) == WLAN_FC_TYPE_MGMT) + nonce[0] |= 0x10; /* Management */ + + fc &= ~(WLAN_FC_RETRY | WLAN_FC_PWRMGT | WLAN_FC_MOREDATA); + fc |= WLAN_FC_ISWEP; + WPA_PUT_LE16(aad, fc); + pos = aad + 2; + os_memcpy(pos, GetAddr1Ptr((u8 *)hdr), 3 * ETH_ALEN); + pos += 3 * ETH_ALEN; + seq = le_to_host16(hdr->seq_ctrl); + seq &= ~0xfff0; /* Mask Seq#; do not modify Frag# */ + WPA_PUT_LE16(pos, seq); + pos += 2; + + os_memcpy(pos, (u8 *)hdr + 24, addr4 * ETH_ALEN + qos * 2); + pos += addr4 * ETH_ALEN; + if (qos) { + pos[0] &= ~0x70; + /* only spp mode need to refer QoS bit7 */ + if (padapter->registrypriv.amsdu_mode != RTW_AMSDU_MODE_SPP) + pos[0] &= ~0x80; + pos++; + *pos++ = 0x00; + } + + *aad_len = pos - aad; + + os_memcpy(nonce + 1, hdr->addr2, ETH_ALEN); + nonce[7] = data[7]; /* PN5 */ + nonce[8] = data[6]; /* PN4 */ + nonce[9] = data[5]; /* PN3 */ + nonce[10] = data[4]; /* PN2 */ + nonce[11] = data[1]; /* PN1 */ + nonce[12] = data[0]; /* PN0 */ +} + + +static void ccmp_aad_nonce_pv1(const u8 *hdr, const u8 *a1, const u8 *a2, + const u8 *a3, const u8 *pn, + u8 *aad, size_t *aad_len, u8 *nonce) +{ + u16 fc, type; + u8 *pos; + + nonce[0] = BIT(5); /* PV1 */ + /* TODO: Priority for QMF; 0 is used for Data frames */ + + fc = WPA_GET_LE16(hdr); + type = (fc & (BIT(2) | BIT(3) | BIT(4))) >> 2; + + if (type == 1) + nonce[0] |= 0x10; /* Management */ + + fc &= ~(BIT(10) | BIT(11) | BIT(13) | BIT(14) | BIT(15)); + fc |= BIT(12); + WPA_PUT_LE16(aad, fc); + pos = aad + 2; + if (type == 0 || type == 3) { + const u8 *sc; + + os_memcpy(pos, a1, ETH_ALEN); + pos += ETH_ALEN; + os_memcpy(pos, a2, ETH_ALEN); + pos += ETH_ALEN; + + if (type == 0) { + /* Either A1 or A2 contains SID */ + sc = hdr + 2 + 2 + ETH_ALEN; + } else { + /* Both A1 and A2 contain full addresses */ + sc = hdr + 2 + 2 * ETH_ALEN; + } + /* SC with Sequence Number subfield (bits 4-15 of the Sequence + * Control field) masked to 0. */ + *pos++ = *sc & 0x0f; + *pos++ = 0; + + if (a3) { + os_memcpy(pos, a3, ETH_ALEN); + pos += ETH_ALEN; + } + } + + *aad_len = pos - aad; + + os_memcpy(nonce + 1, a2, ETH_ALEN); + nonce[7] = pn[5]; /* PN5 */ + nonce[8] = pn[4]; /* PN4 */ + nonce[9] = pn[3]; /* PN3 */ + nonce[10] = pn[2]; /* PN2 */ + nonce[11] = pn[1]; /* PN1 */ + nonce[12] = pn[0]; /* PN0 */ +} + + +u8 * ccmp_decrypt(_adapter *padapter, const u8 *tk, const struct ieee80211_hdr *hdr, + const u8 *data, size_t data_len, size_t *decrypted_len) +{ + u8 aad[30], nonce[13]; + size_t aad_len; + size_t mlen; + u8 *plain; + + if (data_len < 8 + 8) + return NULL; + + plain = os_malloc(data_len + AES_BLOCK_SIZE); + if (plain == NULL) + return NULL; + + mlen = data_len - 8 - 8; + + os_memset(aad, 0, sizeof(aad)); + ccmp_aad_nonce(padapter, hdr, data, aad, &aad_len, nonce); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP AAD", aad, aad_len); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP nonce", nonce, 13); + + if (aes_ccm_ad(tk, 16, nonce, 8, data + 8, mlen, aad, aad_len, + data + 8 + mlen, plain) < 0) { + u16 seq_ctrl = le_to_host16(hdr->seq_ctrl); + wpa_printf(_MSG_INFO_, "Invalid CCMP MIC in frame: A1=" MACSTR + " A2=" MACSTR " A3=" MACSTR " seq=%u frag=%u", + MAC2STR(hdr->addr1), MAC2STR(hdr->addr2), + MAC2STR(hdr->addr3), + WLAN_GET_SEQ_SEQ(seq_ctrl), + WLAN_GET_SEQ_FRAG(seq_ctrl)); + rtw_mfree(plain, data_len + AES_BLOCK_SIZE); + return NULL; + } + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP decrypted", plain, mlen); + + *decrypted_len = mlen; + return plain; +} + + +void ccmp_get_pn(u8 *pn, const u8 *data) +{ + pn[0] = data[7]; /* PN5 */ + pn[1] = data[6]; /* PN4 */ + pn[2] = data[5]; /* PN3 */ + pn[3] = data[4]; /* PN2 */ + pn[4] = data[1]; /* PN1 */ + pn[5] = data[0]; /* PN0 */ +} + + +u8 * ccmp_encrypt(_adapter *padapter, const u8 *tk, u8 *frame, size_t len, size_t hdrlen, u8 *qos, + u8 *pn, int keyid, size_t *encrypted_len) +{ + u8 aad[30], nonce[13]; + size_t aad_len, plen; + u8 *crypt, *pos, *pdata; + struct ieee80211_hdr *hdr; + + if (len < hdrlen || hdrlen < 24) + return NULL; + plen = len - hdrlen; + + crypt = os_malloc(hdrlen + 8 + plen + 8 + AES_BLOCK_SIZE); + if (crypt == NULL) + return NULL; + + if (pn == NULL) { + os_memcpy(crypt, frame, hdrlen + 8); + hdr = (struct ieee80211_hdr *) crypt; + hdr->frame_control |= host_to_le16(WLAN_FC_ISWEP); + pos = crypt + hdrlen + 8; + pdata = frame + hdrlen + 8; + } else { + os_memcpy(crypt, frame, hdrlen); + hdr = (struct ieee80211_hdr *) crypt; + hdr->frame_control |= host_to_le16(WLAN_FC_ISWEP); + pos = crypt + hdrlen; + *pos++ = pn[5]; /* PN0 */ + *pos++ = pn[4]; /* PN1 */ + *pos++ = 0x00; /* Rsvd */ + *pos++ = 0x20 | (keyid << 6); + *pos++ = pn[3]; /* PN2 */ + *pos++ = pn[2]; /* PN3 */ + *pos++ = pn[1]; /* PN4 */ + *pos++ = pn[0]; /* PN5 */ + pdata = frame + hdrlen; + } + + os_memset(aad, 0, sizeof(aad)); + ccmp_aad_nonce(padapter, hdr, crypt + hdrlen, aad, &aad_len, nonce); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP AAD", aad, aad_len); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP nonce", nonce, 13); + + if (aes_ccm_ae(tk, 16, nonce, 8, pdata, plen, aad, aad_len, + pos, pos + plen) < 0) { + rtw_mfree(crypt, hdrlen + 8 + plen + 8 + AES_BLOCK_SIZE); + return NULL; + } + + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP encrypted", crypt + hdrlen + 8, plen); + + *encrypted_len = hdrlen + 8 + plen + 8; + + return crypt; +} + + +u8 * ccmp_encrypt_pv1(const u8 *tk, const u8 *a1, const u8 *a2, const u8 *a3, + const u8 *frame, size_t len, + size_t hdrlen, const u8 *pn, int keyid, + size_t *encrypted_len) +{ + u8 aad[24], nonce[13]; + size_t aad_len, plen; + u8 *crypt, *pos; + struct ieee80211_hdr *hdr; + + if (len < hdrlen || hdrlen < 12) + return NULL; + plen = len - hdrlen; + + crypt = os_malloc(hdrlen + plen + 8 + AES_BLOCK_SIZE); + if (crypt == NULL) + return NULL; + + os_memcpy(crypt, frame, hdrlen); + hdr = (struct ieee80211_hdr *) crypt; + hdr->frame_control |= host_to_le16(BIT(12)); /* Protected Frame */ + pos = crypt + hdrlen; + + os_memset(aad, 0, sizeof(aad)); + ccmp_aad_nonce_pv1(crypt, a1, a2, a3, pn, aad, &aad_len, nonce); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP AAD", aad, aad_len); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP nonce", nonce, sizeof(nonce)); + + if (aes_ccm_ae(tk, 16, nonce, 8, frame + hdrlen, plen, aad, aad_len, + pos, pos + plen) < 0) { + rtw_mfree(crypt, hdrlen + plen + 8 + AES_BLOCK_SIZE); + return NULL; + } + + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP encrypted", crypt + hdrlen, plen); + + *encrypted_len = hdrlen + plen + 8; + + return crypt; +} + + +u8 * ccmp_256_decrypt(_adapter *padapter, const u8 *tk, const struct ieee80211_hdr *hdr, + const u8 *data, size_t data_len, size_t *decrypted_len) +{ + u8 aad[30], nonce[13]; + size_t aad_len; + size_t mlen; + u8 *plain; + + if (data_len < 8 + 16) + return NULL; + + plain = os_malloc(data_len + AES_BLOCK_SIZE); + if (plain == NULL) + return NULL; + + mlen = data_len - 8 - 16; + + os_memset(aad, 0, sizeof(aad)); + ccmp_aad_nonce(padapter, hdr, data, aad, &aad_len, nonce); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP-256 AAD", aad, aad_len); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP-256 nonce", nonce, 13); + + if (aes_ccm_ad(tk, 32, nonce, 16, data + 8, mlen, aad, aad_len, + data + 8 + mlen, plain) < 0) { + u16 seq_ctrl = le_to_host16(hdr->seq_ctrl); + wpa_printf(_MSG_INFO_, "Invalid CCMP-256 MIC in frame: A1=" MACSTR + " A2=" MACSTR " A3=" MACSTR " seq=%u frag=%u", + MAC2STR(hdr->addr1), MAC2STR(hdr->addr2), + MAC2STR(hdr->addr3), + WLAN_GET_SEQ_SEQ(seq_ctrl), + WLAN_GET_SEQ_FRAG(seq_ctrl)); + rtw_mfree(plain, data_len + AES_BLOCK_SIZE); + return NULL; + } + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP-256 decrypted", plain, mlen); + + *decrypted_len = mlen; + return plain; +} + + +u8 * ccmp_256_encrypt(_adapter *padapter, const u8 *tk, u8 *frame, size_t len, size_t hdrlen, + u8 *qos, u8 *pn, int keyid, size_t *encrypted_len) +{ + u8 aad[30], nonce[13]; + size_t aad_len, plen; + u8 *crypt, *pos, *pdata; + struct ieee80211_hdr *hdr; + + if (len < hdrlen || hdrlen < 24) + return NULL; + plen = len - hdrlen; + + crypt = os_malloc(hdrlen + 8 + plen + 16 + AES_BLOCK_SIZE); + if (crypt == NULL) + return NULL; + + if (pn == NULL) { + os_memcpy(crypt, frame, hdrlen + 8); + hdr = (struct ieee80211_hdr *) crypt; + hdr->frame_control |= host_to_le16(WLAN_FC_ISWEP); + pos = crypt + hdrlen + 8; + pdata = frame + hdrlen + 8; + } else { + os_memcpy(crypt, frame, hdrlen); + hdr = (struct ieee80211_hdr *) crypt; + hdr->frame_control |= host_to_le16(WLAN_FC_ISWEP); + pos = crypt + hdrlen; + *pos++ = pn[5]; /* PN0 */ + *pos++ = pn[4]; /* PN1 */ + *pos++ = 0x00; /* Rsvd */ + *pos++ = 0x20 | (keyid << 6); + *pos++ = pn[3]; /* PN2 */ + *pos++ = pn[2]; /* PN3 */ + *pos++ = pn[1]; /* PN4 */ + *pos++ = pn[0]; /* PN5 */ + pdata = frame + hdrlen; + } + + os_memset(aad, 0, sizeof(aad)); + ccmp_aad_nonce(padapter, hdr, crypt + hdrlen, aad, &aad_len, nonce); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP-256 AAD", aad, aad_len); + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP-256 nonce", nonce, 13); + + if (aes_ccm_ae(tk, 32, nonce, 16, pdata, plen, aad, aad_len, + pos, pos + plen) < 0) { + rtw_mfree(crypt, hdrlen + 8 + plen + 16 + AES_BLOCK_SIZE); + return NULL; + } + + wpa_hexdump(_MSG_EXCESSIVE_, "CCMP-256 encrypted", crypt + hdrlen + 8, + plen); + + *encrypted_len = hdrlen + 8 + plen + 16; + + return crypt; +} diff --git a/core/crypto/gcmp.c b/core/crypto/gcmp.c new file mode 100644 index 0000000..9141d55 --- /dev/null +++ b/core/crypto/gcmp.c @@ -0,0 +1,194 @@ +/* + * GCM with GMAC Protocol (GCMP) + * Copyright (c) 2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "aes.h" +#include "aes_wrap.h" +#include "wlancrypto_wrap.h" + + +static void gcmp_aad_nonce(_adapter * padapter, const struct ieee80211_hdr *hdr, const u8 *data, + u8 *aad, size_t *aad_len, u8 *nonce) +{ + u16 fc, stype, seq; + int qos = 0, addr4 = 0; + u8 *pos; + + fc = le_to_host16(hdr->frame_control); + stype = WLAN_FC_GET_STYPE(fc); + if ((fc & (WLAN_FC_TODS | WLAN_FC_FROMDS)) == + (WLAN_FC_TODS | WLAN_FC_FROMDS)) + addr4 = 1; + + if (WLAN_FC_GET_TYPE(fc) == WLAN_FC_TYPE_DATA) { + fc &= ~0x0070; /* Mask subtype bits */ + if (stype & WLAN_FC_STYPE_QOS_DATA) { + const u8 *qc; + qos = 1; + fc &= ~WLAN_FC_ORDER; + qc = (const u8 *)hdr + 24; + if (addr4) + qc += ETH_ALEN; + } + } + + fc &= ~(WLAN_FC_RETRY | WLAN_FC_PWRMGT | WLAN_FC_MOREDATA); + WPA_PUT_LE16(aad, fc); + pos = aad + 2; + os_memcpy(pos, GetAddr1Ptr((u8 *)hdr), 3 * ETH_ALEN); + pos += 3 * ETH_ALEN; + seq = le_to_host16(hdr->seq_ctrl); + seq &= ~0xfff0; /* Mask Seq#; do not modify Frag# */ + WPA_PUT_LE16(pos, seq); + pos += 2; + + wpa_printf(_MSG_INFO_, "pos - aad = %u, qos(%d)\n", (pos - aad), qos); + + os_memcpy(pos, (u8 *)hdr + 24, addr4 * ETH_ALEN + qos * 2); + pos += addr4 * ETH_ALEN; + if (qos) { + pos[0] &= ~0x70; + /* only spp mode need to refer QoS bit7 */ + if (padapter->registrypriv.amsdu_mode != RTW_AMSDU_MODE_SPP) + pos[0] &= ~0x80; + pos++; + *pos++ = 0x00; + } + + wpa_printf(_MSG_INFO_, "pos - aad = %u\n", (pos - aad)); + *aad_len = pos - aad; + + os_memcpy(nonce, hdr->addr2, ETH_ALEN); + nonce[6] = data[7]; /* PN5 */ + nonce[7] = data[6]; /* PN4 */ + nonce[8] = data[5]; /* PN3 */ + nonce[9] = data[4]; /* PN2 */ + nonce[10] = data[1]; /* PN1 */ + nonce[11] = data[0]; /* PN0 */ +} + +/** + * gcmp_decrypt - + * @tk: the temporal key + * @tk_len: length of @tk + * @hdr: the mac header + * @data: payload after mac header (PN + enc_data + MIC) + * @data_len: length of @data (PN + enc_data + MIC) + * @decrypted_len: length of the data decrypted + */ +u8 * gcmp_decrypt(_adapter *padapter, const u8 *tk, size_t tk_len, const struct ieee80211_hdr *hdr, + const u8 *data, size_t data_len, size_t *decrypted_len) +{ + u8 aad[30], nonce[12], *plain; + size_t aad_len, mlen; + const u8 *m; + + if (data_len < 8 + 16) + return NULL; + + plain = os_malloc(data_len + AES_BLOCK_SIZE); + if (plain == NULL) + return NULL; + + m = data + 8; + mlen = data_len - 8 - 16; + + os_memset(aad, 0, sizeof(aad)); + gcmp_aad_nonce(padapter, hdr, data, aad, &aad_len, nonce); + wpa_hexdump(_MSG_EXCESSIVE_, "GCMP AAD", aad, aad_len); + wpa_hexdump(_MSG_EXCESSIVE_, "GCMP nonce", nonce, sizeof(nonce)); + + if (aes_gcm_ad(tk, tk_len, nonce, sizeof(nonce), m, mlen, aad, aad_len, + m + mlen, plain) < 0) { + u16 seq_ctrl = le_to_host16(hdr->seq_ctrl); + wpa_printf(_MSG_INFO_, "Invalid GCMP frame: A1=" MACSTR + " A2=" MACSTR " A3=" MACSTR " seq=%u frag=%u", + MAC2STR(hdr->addr1), MAC2STR(hdr->addr2), + MAC2STR(hdr->addr3), + WLAN_GET_SEQ_SEQ(seq_ctrl), + WLAN_GET_SEQ_FRAG(seq_ctrl)); + rtw_mfree(plain, data_len + AES_BLOCK_SIZE); + return NULL; + } + + *decrypted_len = mlen; + return plain; +} + +/** + * gcmp_encrypt - + * @tk: the temporal key + * @tk_len: length of @tk + * @frame: the point to mac header, the frame including mac header and payload, + * if @pn is NULL, then the frame including pn + * @len: length of @frame + * length = mac header + payload + * @hdrlen: length of the mac header + * @qos: pointer to the QOS field of the frame + * @pn: packet number + * @keyid: key id + * @encrypted_len: length of the encrypted frame + * including mac header, pn, payload and MIC + */ +u8 * gcmp_encrypt(_adapter *padapter, const u8 *tk, size_t tk_len, const u8 *frame, size_t len, + size_t hdrlen, const u8 *qos, + const u8 *pn, int keyid, size_t *encrypted_len) +{ + u8 aad[30], nonce[12], *crypt, *pos; + const u8 *pdata; + size_t aad_len, plen; + struct ieee80211_hdr *hdr; + + if (len < hdrlen || hdrlen < 24) + return NULL; + plen = len - hdrlen; + + crypt = os_malloc(hdrlen + 8 + plen + 16 + AES_BLOCK_SIZE); + if (crypt == NULL) + return NULL; + + if (pn == NULL) { + os_memcpy(crypt, frame, hdrlen + 8); + hdr = (struct ieee80211_hdr *)crypt; + pos = crypt + hdrlen + 8; + pdata = frame + hdrlen + 8; + } else { + os_memcpy(crypt, frame, hdrlen); + hdr = (struct ieee80211_hdr *)crypt; + pos = crypt + hdrlen; + + *pos++ = pn[5]; /* PN0 */ + *pos++ = pn[4]; /* PN1 */ + *pos++ = 0x00; /* Rsvd */ + *pos++ = 0x20 | (keyid << 6); + *pos++ = pn[3]; /* PN2 */ + *pos++ = pn[2]; /* PN3 */ + *pos++ = pn[1]; /* PN4 */ + *pos++ = pn[0]; /* PN5 */ + pdata = frame + hdrlen; + } + + os_memset(aad, 0, sizeof(aad)); + gcmp_aad_nonce(padapter, hdr, crypt + hdrlen, aad, &aad_len, nonce); + wpa_hexdump(_MSG_EXCESSIVE_, "GCMP AAD", aad, aad_len); + wpa_hexdump(_MSG_EXCESSIVE_, "GCMP nonce", nonce, sizeof(nonce)); + + if (aes_gcm_ae(tk, tk_len, nonce, sizeof(nonce), pdata, plen, + aad, aad_len, pos, pos + plen) < 0) { + rtw_mfree(crypt, hdrlen + 8 + plen + 16 + AES_BLOCK_SIZE); + return NULL; + } + + wpa_hexdump(_MSG_EXCESSIVE_, "GCMP MIC", pos + plen, 16); + wpa_hexdump(_MSG_EXCESSIVE_, "GCMP encrypted", pos, plen); + + *encrypted_len = hdrlen + 8 + plen + 16; + + return crypt; +} diff --git a/core/crypto/rtw_crypto_wrap.c b/core/crypto/rtw_crypto_wrap.c new file mode 100644 index 0000000..8fdb3c9 --- /dev/null +++ b/core/crypto/rtw_crypto_wrap.c @@ -0,0 +1,85 @@ +#include "rtw_crypto_wrap.h" + +#ifndef DEBUG_CRYPTO +#define DEBUG_CRYPTO 0 +#endif /* DEBUG_CRYTO */ + +int os_memcmp(const void *s1, const void *s2, size_t n) +{ + return _rtw_memcmp2(s1, s2, n); +} + +int os_memcmp_const(const void *a, const void *b, size_t len) +{ + const u8 *aa = a; + const u8 *bb = b; + size_t i; + u8 res; + + for (res = 0, i = 0; i < len; i++) + res |= aa[i] ^ bb[i]; + + return res; +} + +void* os_memdup(const void *src, u32 sz) +{ + void *r = rtw_malloc(sz); + + if (r && src) + _rtw_memcpy(r, src, sz); + return r; +} + +size_t os_strlen(const char *s) +{ + const char *p = s; + while (*p) + p++; + return p - s; +} + + +void forced_memzero(void *ptr, size_t len) +{ + _rtw_memset(ptr, 0, len); +} + +void bin_clear_free(void *bin, size_t len) +{ + if (bin) { + forced_memzero(bin, len); + rtw_mfree(bin, len); + } +} + +void wpa_printf(int level, const char *fmt, ...) +{ +#if DEBUG_CRYPTO +#define MSG_LEN 100 + va_list args; + u8 buf[MSG_LEN] = { 0 }; + int err; + + va_start(args, fmt); + err = vsnprintf(buf, MSG_LEN, fmt, args); + va_end(args); + + RTW_INFO("%s", buf); +#undef MSG_LEN +#endif /* DEBUG_CRYPTO */ +} + +void wpa_hexdump(int level, const char *title, const void *buf, size_t len) +{ +#if DEBUG_CRYPTO + RTW_INFO_DUMP((u8 *)title, buf, len); +#endif /* DEBUG_CRYPTO */ +} + +void wpa_hexdump_key(int level, const char *title, const void *buf, size_t len) +{ +#if DEBUG_CRYPTO + RTW_INFO_DUMP((u8 *)title, buf, len); +#endif /* DEBUG_CRYPTO */ +} diff --git a/core/crypto/rtw_crypto_wrap.h b/core/crypto/rtw_crypto_wrap.h new file mode 100644 index 0000000..9b64a14 --- /dev/null +++ b/core/crypto/rtw_crypto_wrap.h @@ -0,0 +1,64 @@ +#ifndef RTW_CRYTO_WRAP_H +#define RTW_CRYTO_WRAP_H + +#include + +#define TEST_FAIL() 0 + +#define os_memset _rtw_memset +#define os_memcpy _rtw_memcpy +#define os_malloc rtw_malloc + +#define le_to_host16 le16_to_cpu +#define host_to_le16 cpu_to_le16 + +#define WPA_PUT_LE16 RTW_PUT_LE16 +#define WPA_GET_LE16 RTW_GET_LE16 +#define WPA_PUT_LE32 RTW_PUT_LE32 +#define WPA_GET_LE32 RTW_GET_LE32 +#define WPA_PUT_LE64 RTW_PUT_LE64 +#define WPA_GET_LE64 RTW_GET_LE64 +#define WPA_PUT_BE16 RTW_PUT_BE16 +#define WPA_GET_BE16 RTW_GET_BE16 +#define WPA_PUT_BE32 RTW_PUT_BE32 +#define WPA_GET_BE32 RTW_GET_BE32 +#define WPA_PUT_BE64 RTW_PUT_BE64 +#define WPA_GET_BE64 RTW_GET_BE64 + +#ifndef MAC2STR +#define MAC2STR(a) (a)[0], (a)[1], (a)[2], (a)[3], (a)[4], (a)[5] +#define MACSTR "%02x:%02x:%02x:%02x:%02x:%02x" +#endif + +#define WLAN_FC_PVER 0x0003 +#define WLAN_FC_TODS 0x0100 +#define WLAN_FC_FROMDS 0x0200 +#define WLAN_FC_MOREFRAG 0x0400 +#define WLAN_FC_RETRY 0x0800 +#define WLAN_FC_PWRMGT 0x1000 +#define WLAN_FC_MOREDATA 0x2000 +#define WLAN_FC_ISWEP 0x4000 +#define WLAN_FC_ORDER 0x8000 + +#define WLAN_FC_TYPE_DATA RTW_IEEE80211_FTYPE_DATA +#define WLAN_FC_TYPE_MGMT RTW_IEEE80211_FTYPE_MGMT + +#define WLAN_FC_STYPE_QOS_DATA RTW_IEEE80211_STYPE_QOS_DATA + +enum { + _MSG_EXCESSIVE_, _MSG_MSGDUMP_, _MSG_DEBUG_, _MSG_INFO_, _MSG_WARNING_, _MSG_ERROR_ +}; + +int os_memcmp(const void *s1, const void *s2, size_t n); +int os_memcmp_const(const void *a, const void *b, size_t len); +void* os_memdup(const void *src, u32 sz); +size_t os_strlen(const char *s); + +void forced_memzero(void *ptr, size_t len); +void bin_clear_free(void *bin, size_t len); + +void wpa_printf(int level, const char *fmt, ...); +void wpa_hexdump(int level, const char *title, const void *buf, size_t len); +void wpa_hexdump_key(int level, const char *title, const void *buf, size_t len); + +#endif /* RTW_CRYTO_WRAP_H */ diff --git a/core/crypto/sha256-internal.c b/core/crypto/sha256-internal.c new file mode 100644 index 0000000..98228ea --- /dev/null +++ b/core/crypto/sha256-internal.c @@ -0,0 +1,230 @@ +/* + * SHA-256 hash implementation and interface functions + * Copyright (c) 2003-2011, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +//#include "common.h" +#include "sha256.h" +#include "sha256_i.h" +//#include "crypto.h" +#include "wlancrypto_wrap.h" + + +/** + * sha256_vector - SHA256 hash for data vector + * @num_elem: Number of elements in the data vector + * @addr: Pointers to the data areas + * @len: Lengths of the data blocks + * @mac: Buffer for the hash + * Returns: 0 on success, -1 of failure + */ +int sha256_vector(size_t num_elem, const u8 *addr[], const size_t *len, + u8 *mac) +{ + struct _sha256_state ctx; + size_t i; + + if (TEST_FAIL()) + return -1; + + _sha256_init(&ctx); + for (i = 0; i < num_elem; i++) + if (sha256_process(&ctx, addr[i], len[i])) + return -1; + if (sha256_done(&ctx, mac)) + return -1; + return 0; +} + + +/* ===== start - public domain SHA256 implementation ===== */ + +/* This is based on SHA256 implementation in LibTomCrypt that was released into + * public domain by Tom St Denis. */ + +/* the K array */ +static const unsigned long K[64] = { + 0x428a2f98UL, 0x71374491UL, 0xb5c0fbcfUL, 0xe9b5dba5UL, 0x3956c25bUL, + 0x59f111f1UL, 0x923f82a4UL, 0xab1c5ed5UL, 0xd807aa98UL, 0x12835b01UL, + 0x243185beUL, 0x550c7dc3UL, 0x72be5d74UL, 0x80deb1feUL, 0x9bdc06a7UL, + 0xc19bf174UL, 0xe49b69c1UL, 0xefbe4786UL, 0x0fc19dc6UL, 0x240ca1ccUL, + 0x2de92c6fUL, 0x4a7484aaUL, 0x5cb0a9dcUL, 0x76f988daUL, 0x983e5152UL, + 0xa831c66dUL, 0xb00327c8UL, 0xbf597fc7UL, 0xc6e00bf3UL, 0xd5a79147UL, + 0x06ca6351UL, 0x14292967UL, 0x27b70a85UL, 0x2e1b2138UL, 0x4d2c6dfcUL, + 0x53380d13UL, 0x650a7354UL, 0x766a0abbUL, 0x81c2c92eUL, 0x92722c85UL, + 0xa2bfe8a1UL, 0xa81a664bUL, 0xc24b8b70UL, 0xc76c51a3UL, 0xd192e819UL, + 0xd6990624UL, 0xf40e3585UL, 0x106aa070UL, 0x19a4c116UL, 0x1e376c08UL, + 0x2748774cUL, 0x34b0bcb5UL, 0x391c0cb3UL, 0x4ed8aa4aUL, 0x5b9cca4fUL, + 0x682e6ff3UL, 0x748f82eeUL, 0x78a5636fUL, 0x84c87814UL, 0x8cc70208UL, + 0x90befffaUL, 0xa4506cebUL, 0xbef9a3f7UL, 0xc67178f2UL +}; + + +/* Various logical functions */ +#define RORc(x, y) \ +( ((((unsigned long) (x) & 0xFFFFFFFFUL) >> (unsigned long) ((y) & 31)) | \ + ((unsigned long) (x) << (unsigned long) (32 - ((y) & 31)))) & 0xFFFFFFFFUL) +#define Ch(x,y,z) (z ^ (x & (y ^ z))) +#define Maj(x,y,z) (((x | y) & z) | (x & y)) +#define S(x, n) RORc((x), (n)) +#define R(x, n) (((x)&0xFFFFFFFFUL)>>(n)) +#define Sigma0(x) (S(x, 2) ^ S(x, 13) ^ S(x, 22)) +#define Sigma1(x) (S(x, 6) ^ S(x, 11) ^ S(x, 25)) +#define Gamma0(x) (S(x, 7) ^ S(x, 18) ^ R(x, 3)) +#define Gamma1(x) (S(x, 17) ^ S(x, 19) ^ R(x, 10)) +#ifndef MIN +#define MIN(x, y) (((x) < (y)) ? (x) : (y)) +#endif + +/* compress 512-bits */ +static int sha256_compress(struct _sha256_state *md, unsigned char *buf) +{ + u32 S[8], W[64], t0, t1; + u32 t; + int i; + + /* copy state into S */ + for (i = 0; i < 8; i++) { + S[i] = md->state[i]; + } + + /* copy the state into 512-bits into W[0..15] */ + for (i = 0; i < 16; i++) + W[i] = WPA_GET_BE32(buf + (4 * i)); + + /* fill W[16..63] */ + for (i = 16; i < 64; i++) { + W[i] = Gamma1(W[i - 2]) + W[i - 7] + Gamma0(W[i - 15]) + + W[i - 16]; + } + + /* Compress */ +#define RND(a,b,c,d,e,f,g,h,i) \ + t0 = h + Sigma1(e) + Ch(e, f, g) + K[i] + W[i]; \ + t1 = Sigma0(a) + Maj(a, b, c); \ + d += t0; \ + h = t0 + t1; + + for (i = 0; i < 64; ++i) { + RND(S[0], S[1], S[2], S[3], S[4], S[5], S[6], S[7], i); + t = S[7]; S[7] = S[6]; S[6] = S[5]; S[5] = S[4]; + S[4] = S[3]; S[3] = S[2]; S[2] = S[1]; S[1] = S[0]; S[0] = t; + } + + /* feedback */ + for (i = 0; i < 8; i++) { + md->state[i] = md->state[i] + S[i]; + } + return 0; +} + + +/* Initialize the hash state */ +void _sha256_init(struct _sha256_state *md) +{ + md->curlen = 0; + md->length = 0; + md->state[0] = 0x6A09E667UL; + md->state[1] = 0xBB67AE85UL; + md->state[2] = 0x3C6EF372UL; + md->state[3] = 0xA54FF53AUL; + md->state[4] = 0x510E527FUL; + md->state[5] = 0x9B05688CUL; + md->state[6] = 0x1F83D9ABUL; + md->state[7] = 0x5BE0CD19UL; +} + +/** + Process a block of memory though the hash + @param md The hash state + @param in The data to hash + @param inlen The length of the data (octets) + @return CRYPT_OK if successful +*/ +int sha256_process(struct _sha256_state *md, const unsigned char *in, + unsigned long inlen) +{ + unsigned long n; + + if (md->curlen >= sizeof(md->buf)) + return -1; + + while (inlen > 0) { + if (md->curlen == 0 && inlen >= SHA256_BLOCK_SIZE) { + if (sha256_compress(md, (unsigned char *) in) < 0) + return -1; + md->length += SHA256_BLOCK_SIZE * 8; + in += SHA256_BLOCK_SIZE; + inlen -= SHA256_BLOCK_SIZE; + } else { + n = MIN(inlen, (SHA256_BLOCK_SIZE - md->curlen)); + os_memcpy(md->buf + md->curlen, in, n); + md->curlen += n; + in += n; + inlen -= n; + if (md->curlen == SHA256_BLOCK_SIZE) { + if (sha256_compress(md, md->buf) < 0) + return -1; + md->length += 8 * SHA256_BLOCK_SIZE; + md->curlen = 0; + } + } + } + + return 0; +} + + +/** + Terminate the hash to get the digest + @param md The hash state + @param out [out] The destination of the hash (32 bytes) + @return CRYPT_OK if successful +*/ +int sha256_done(struct _sha256_state *md, unsigned char *out) +{ + int i; + + if (md->curlen >= sizeof(md->buf)) + return -1; + + /* increase the length of the message */ + md->length += md->curlen * 8; + + /* append the '1' bit */ + md->buf[md->curlen++] = (unsigned char) 0x80; + + /* if the length is currently above 56 bytes we append zeros + * then compress. Then we can fall back to padding zeros and length + * encoding like normal. + */ + if (md->curlen > 56) { + while (md->curlen < SHA256_BLOCK_SIZE) { + md->buf[md->curlen++] = (unsigned char) 0; + } + sha256_compress(md, md->buf); + md->curlen = 0; + } + + /* pad up to 56 bytes of zeroes */ + while (md->curlen < 56) { + md->buf[md->curlen++] = (unsigned char) 0; + } + + /* store length */ + WPA_PUT_BE64(md->buf + 56, md->length); + sha256_compress(md, md->buf); + + /* copy output */ + for (i = 0; i < 8; i++) + WPA_PUT_BE32(out + (4 * i), md->state[i]); + + return 0; +} + +/* ===== end - public domain SHA256 implementation ===== */ diff --git a/core/crypto/sha256-prf.c b/core/crypto/sha256-prf.c new file mode 100644 index 0000000..642b38f --- /dev/null +++ b/core/crypto/sha256-prf.c @@ -0,0 +1,109 @@ +/* + * SHA256-based PRF (IEEE 802.11r) + * Copyright (c) 2003-2016, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +//#include "common.h" +#include "sha256.h" +//#include "crypto.h" +#include "wlancrypto_wrap.h" + + +/** + * sha256_prf - SHA256-based Pseudo-Random Function (IEEE 802.11r, 8.5.1.5.2) + * @key: Key for PRF + * @key_len: Length of the key in bytes + * @label: A unique label for each purpose of the PRF + * @data: Extra data to bind into the key + * @data_len: Length of the data + * @buf: Buffer for the generated pseudo-random key + * @buf_len: Number of bytes of key to generate + * Returns: 0 on success, -1 on failure + * + * This function is used to derive new, cryptographically separate keys from a + * given key. + */ +int sha256_prf(const u8 *key, size_t key_len, const char *label, + const u8 *data, size_t data_len, u8 *buf, size_t buf_len) +{ + return sha256_prf_bits(key, key_len, label, data, data_len, buf, + buf_len * 8); +} + + +/** + * sha256_prf_bits - IEEE Std 802.11-2012, 11.6.1.7.2 Key derivation function + * @key: Key for KDF + * @key_len: Length of the key in bytes + * @label: A unique label for each purpose of the PRF + * @data: Extra data to bind into the key + * @data_len: Length of the data + * @buf: Buffer for the generated pseudo-random key + * @buf_len: Number of bits of key to generate + * Returns: 0 on success, -1 on failure + * + * This function is used to derive new, cryptographically separate keys from a + * given key. If the requested buf_len is not divisible by eight, the least + * significant 1-7 bits of the last octet in the output are not part of the + * requested output. + */ +int sha256_prf_bits(const u8 *key, size_t key_len, const char *label, + const u8 *data, size_t data_len, u8 *buf, + size_t buf_len_bits) +{ + u16 counter = 1; + size_t pos, plen; + u8 hash[SHA256_MAC_LEN]; + const u8 *addr[4]; + size_t len[4]; + u8 counter_le[2], length_le[2]; + size_t buf_len = (buf_len_bits + 7) / 8; + + addr[0] = counter_le; + len[0] = 2; + addr[1] = (u8 *) label; + len[1] = os_strlen(label); + addr[2] = data; + len[2] = data_len; + addr[3] = length_le; + len[3] = sizeof(length_le); + + WPA_PUT_LE16(length_le, buf_len_bits); + pos = 0; + while (pos < buf_len) { + plen = buf_len - pos; + WPA_PUT_LE16(counter_le, counter); + if (plen >= SHA256_MAC_LEN) { + if (hmac_sha256_vector(key, key_len, 4, addr, len, + &buf[pos]) < 0) + return -1; + pos += SHA256_MAC_LEN; + } else { + if (hmac_sha256_vector(key, key_len, 4, addr, len, + hash) < 0) + return -1; + os_memcpy(&buf[pos], hash, plen); + pos += plen; + break; + } + counter++; + } + + /* + * Mask out unused bits in the last octet if it does not use all the + * bits. + */ + if (buf_len_bits % 8) { + u8 mask = 0xff << (8 - buf_len_bits % 8); + buf[pos - 1] &= mask; + } + + forced_memzero(hash, sizeof(hash)); + + return 0; +} diff --git a/core/crypto/sha256.c b/core/crypto/sha256.c new file mode 100644 index 0000000..ea5d9e3 --- /dev/null +++ b/core/crypto/sha256.c @@ -0,0 +1,104 @@ +/* + * SHA-256 hash implementation and interface functions + * Copyright (c) 2003-2012, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#include "rtw_crypto_wrap.h" + +#include "sha256.h" +//#include "crypto.h" +#include "wlancrypto_wrap.h" + + +/** + * hmac_sha256_vector - HMAC-SHA256 over data vector (RFC 2104) + * @key: Key for HMAC operations + * @key_len: Length of the key in bytes + * @num_elem: Number of elements in the data vector + * @addr: Pointers to the data areas + * @len: Lengths of the data blocks + * @mac: Buffer for the hash (32 bytes) + * Returns: 0 on success, -1 on failure + */ +int hmac_sha256_vector(const u8 *key, size_t key_len, size_t num_elem, + const u8 *addr[], const size_t *len, u8 *mac) +{ + unsigned char k_pad[64]; /* padding - key XORd with ipad/opad */ + unsigned char tk[32]; + const u8 *_addr[6]; + size_t _len[6], i; + + if (num_elem > 5) { + /* + * Fixed limit on the number of fragments to avoid having to + * allocate memory (which could fail). + */ + return -1; + } + + /* if key is longer than 64 bytes reset it to key = SHA256(key) */ + if (key_len > 64) { + if (sha256_vector(1, &key, &key_len, tk) < 0) + return -1; + key = tk; + key_len = 32; + } + + /* the HMAC_SHA256 transform looks like: + * + * SHA256(K XOR opad, SHA256(K XOR ipad, text)) + * + * where K is an n byte key + * ipad is the byte 0x36 repeated 64 times + * opad is the byte 0x5c repeated 64 times + * and text is the data being protected */ + + /* start out by storing key in ipad */ + os_memset(k_pad, 0, sizeof(k_pad)); + os_memcpy(k_pad, key, key_len); + /* XOR key with ipad values */ + for (i = 0; i < 64; i++) + k_pad[i] ^= 0x36; + + /* perform inner SHA256 */ + _addr[0] = k_pad; + _len[0] = 64; + for (i = 0; i < num_elem; i++) { + _addr[i + 1] = addr[i]; + _len[i + 1] = len[i]; + } + if (sha256_vector(1 + num_elem, _addr, _len, mac) < 0) + return -1; + + os_memset(k_pad, 0, sizeof(k_pad)); + os_memcpy(k_pad, key, key_len); + /* XOR key with opad values */ + for (i = 0; i < 64; i++) + k_pad[i] ^= 0x5c; + + /* perform outer SHA256 */ + _addr[0] = k_pad; + _len[0] = 64; + _addr[1] = mac; + _len[1] = SHA256_MAC_LEN; + return sha256_vector(2, _addr, _len, mac); +} + + +/** + * hmac_sha256 - HMAC-SHA256 over data buffer (RFC 2104) + * @key: Key for HMAC operations + * @key_len: Length of the key in bytes + * @data: Pointers to the data area + * @data_len: Length of the data area + * @mac: Buffer for the hash (32 bytes) + * Returns: 0 on success, -1 on failure + */ +int hmac_sha256(const u8 *key, size_t key_len, const u8 *data, + size_t data_len, u8 *mac) +{ + return hmac_sha256_vector(key, key_len, 1, &data, &data_len, mac); +} diff --git a/core/crypto/sha256.h b/core/crypto/sha256.h new file mode 100644 index 0000000..5219022 --- /dev/null +++ b/core/crypto/sha256.h @@ -0,0 +1,30 @@ +/* + * SHA256 hash implementation and interface functions + * Copyright (c) 2003-2016, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#ifndef SHA256_H +#define SHA256_H + +#define SHA256_MAC_LEN 32 + +int hmac_sha256_vector(const u8 *key, size_t key_len, size_t num_elem, + const u8 *addr[], const size_t *len, u8 *mac); +int hmac_sha256(const u8 *key, size_t key_len, const u8 *data, + size_t data_len, u8 *mac); +int sha256_prf(const u8 *key, size_t key_len, const char *label, + const u8 *data, size_t data_len, u8 *buf, size_t buf_len); +int sha256_prf_bits(const u8 *key, size_t key_len, const char *label, + const u8 *data, size_t data_len, u8 *buf, + size_t buf_len_bits); +void tls_prf_sha256(const u8 *secret, size_t secret_len, + const char *label, const u8 *seed, size_t seed_len, + u8 *out, size_t outlen); +int hmac_sha256_kdf(const u8 *secret, size_t secret_len, + const char *label, const u8 *seed, size_t seed_len, + u8 *out, size_t outlen); + +#endif /* SHA256_H */ diff --git a/core/crypto/sha256_i.h b/core/crypto/sha256_i.h new file mode 100644 index 0000000..11ddd6b --- /dev/null +++ b/core/crypto/sha256_i.h @@ -0,0 +1,25 @@ +/* + * SHA-256 internal definitions + * Copyright (c) 2003-2011, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#ifndef SHA256_I_H +#define SHA256_I_H + +#define SHA256_BLOCK_SIZE 64 + +struct _sha256_state { + u64 length; + u32 state[8], curlen; + u8 buf[SHA256_BLOCK_SIZE]; +}; + +void _sha256_init(struct _sha256_state *md); +int sha256_process(struct _sha256_state *md, const unsigned char *in, + unsigned long inlen); +int sha256_done(struct _sha256_state *md, unsigned char *out); + +#endif /* SHA256_I_H */ diff --git a/core/crypto/wlancrypto_wrap.h b/core/crypto/wlancrypto_wrap.h new file mode 100644 index 0000000..b909a43 --- /dev/null +++ b/core/crypto/wlancrypto_wrap.h @@ -0,0 +1,34 @@ +/* + * wlantest - IEEE 802.11 protocol monitoring and testing tool + * Copyright (c) 2010-2013, Jouni Malinen + * + * This software may be distributed under the terms of the BSD license. + * See README for more details. + */ + +#ifndef WLANCRYPTO_WRAP_H +#define WLANCRYPTO_WRAP_H + +int sha256_vector(size_t num_elem, const u8 *addr[], const size_t *len, + u8 *mac); + +u8* ccmp_decrypt(_adapter *padapter, const u8 *tk, const struct ieee80211_hdr *hdr, + const u8 *data, size_t data_len, size_t *decrypted_len); +u8* ccmp_encrypt(_adapter *padapter, const u8 *tk, u8 *frame, size_t len, size_t hdrlen, u8 *qos, + u8 *pn, int keyid, size_t *encrypted_len); +u8* ccmp_encrypt_pv1(const u8 *tk, const u8 *a1, const u8 *a2, const u8 *a3, + const u8 *frame, size_t len, + size_t hdrlen, const u8 *pn, int keyid, + size_t *encrypted_len); +u8* ccmp_256_decrypt(_adapter *padapter, const u8 *tk, const struct ieee80211_hdr *hdr, + const u8 *data, size_t data_len, size_t *decrypted_len); +u8* ccmp_256_encrypt(_adapter *padapter, const u8 *tk, u8 *frame, size_t len, size_t hdrlen, + u8 *qos, u8 *pn, int keyid, size_t *encrypted_len); + +u8* gcmp_decrypt(_adapter *padapter, const u8 *tk, size_t tk_len, const struct ieee80211_hdr *hdr, + const u8 *data, size_t data_len, size_t *decrypted_len); +u8* gcmp_encrypt(_adapter *padapter, const u8 *tk, size_t tk_len, const u8 *frame, size_t len, + size_t hdrlen, const u8 *qos, + const u8 *pn, int keyid, size_t *encrypted_len); + +#endif /* WLANCRYPTO_WRAP_H */ diff --git a/core/efuse/rtw_efuse.c b/core/efuse/rtw_efuse.c new file mode 100644 index 0000000..28cfb2a --- /dev/null +++ b/core/efuse/rtw_efuse.c @@ -0,0 +1,3575 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_EFUSE_C_ + +#include +#include + +#include "../hal/efuse/efuse_mask.h" + +/*------------------------Define local variable------------------------------*/ +u8 fakeEfuseBank = {0}; +u32 fakeEfuseUsedBytes = {0}; +u8 fakeEfuseContent[EFUSE_MAX_HW_SIZE] = {0}; +u8 fakeEfuseInitMap[EFUSE_MAX_MAP_LEN] = {0}; +u8 fakeEfuseModifiedMap[EFUSE_MAX_MAP_LEN] = {0}; + +u32 BTEfuseUsedBytes = {0}; +u8 BTEfuseContent[EFUSE_MAX_BT_BANK][EFUSE_MAX_HW_SIZE]; +u8 BTEfuseInitMap[EFUSE_BT_MAX_MAP_LEN] = {0}; +u8 BTEfuseModifiedMap[EFUSE_BT_MAX_MAP_LEN] = {0}; + +u32 fakeBTEfuseUsedBytes = {0}; +u8 fakeBTEfuseContent[EFUSE_MAX_BT_BANK][EFUSE_MAX_HW_SIZE]; +u8 fakeBTEfuseInitMap[EFUSE_BT_MAX_MAP_LEN] = {0}; +u8 fakeBTEfuseModifiedMap[EFUSE_BT_MAX_MAP_LEN] = {0}; + +u8 maskfileBuffer[64]; +u8 btmaskfileBuffer[64]; + +/*------------------------Define local variable------------------------------*/ +BOOLEAN rtw_file_efuse_IsMasked(PADAPTER pAdapter, u16 Offset, u8 *maskbuf) +{ + int r = Offset / 16; + int c = (Offset % 16) / 2; + int result = 0; + + if (pAdapter->registrypriv.boffefusemask) + return FALSE; + + if (c < 4) /* Upper double word */ + result = (maskbuf[r] & (0x10 << c)); + else + result = (maskbuf[r] & (0x01 << (c - 4))); + + return (result > 0) ? 0 : 1; +} + +BOOLEAN efuse_IsBT_Masked(PADAPTER pAdapter, u16 Offset) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + + if (pAdapter->registrypriv.boffefusemask) + return FALSE; + +#ifdef CONFIG_BT_EFUSE_MASK +#ifdef CONFIG_RTL8822C +#ifdef CONFIG_USB_HCI + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return (IS_BT_MASKED(8822C, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#ifdef CONFIG_PCI_HCI + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return (IS_BT_MASKED(8822C, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#ifdef CONFIG_SDIO_HCI + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return (IS_BT_MASKED(8822C, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#endif /*#ifdef CONFIG_RTL8822C*/ +#endif /* CONFIG_BT_EFUSE_MASK */ + return FALSE; +} + +void rtw_bt_efuse_mask_array(PADAPTER pAdapter, u8 *pArray) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + +#ifdef CONFIG_BT_EFUSE_MASK +#ifdef CONFIG_RTL8822C +#ifdef CONFIG_USB_HCI +if (IS_HARDWARE_TYPE_8822CU(pAdapter)) + GET_BT_MASK_ARRAY(8822C, _MUSB, pArray); +#endif +#ifdef CONFIG_PCI_HCI + if (IS_HARDWARE_TYPE_8822CE(pAdapter)) + GET_BT_MASK_ARRAY(8822C, _MPCIE, pArray); +#endif +#ifdef CONFIG_SDIO_HCI + if (IS_HARDWARE_TYPE_8822CS(pAdapter)) + GET_BT_MASK_ARRAY(8822C, _MSDIO, pArray); +#endif +#endif /*#ifdef CONFIG_RTL8822C*/ +#endif /* CONFIG_BT_EFUSE_MASK */ + +} + +u16 rtw_get_bt_efuse_mask_arraylen(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + +#ifdef CONFIG_BT_EFUSE_MASK +#ifdef CONFIG_RTL8822C +#ifdef CONFIG_USB_HCI + if (IS_HARDWARE_TYPE_8822CU(pAdapter)) + return GET_BT_MASK_ARRAY_LEN(8822C, _MUSB); +#endif +#ifdef CONFIG_PCI_HCI + if (IS_HARDWARE_TYPE_8822CE(pAdapter)) + return GET_BT_MASK_ARRAY_LEN(8822C, _MPCIE); +#endif +#ifdef CONFIG_SDIO_HCI + if (IS_HARDWARE_TYPE_8822CS(pAdapter)) + return GET_BT_MASK_ARRAY_LEN(8822C, _MSDIO); +#endif +#endif /*#ifdef CONFIG_RTL8822C*/ +#endif /* CONFIG_BT_EFUSE_MASK */ + + return 0; +} + +BOOLEAN efuse_IsMasked(PADAPTER pAdapter, u16 Offset) +{ + + if (pAdapter->registrypriv.boffefusemask) + return FALSE; + +#ifdef CONFIG_USB_HCI +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + return (IS_MASKED(8188E, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8812A) + if (IS_HARDWARE_TYPE_8812(pAdapter)) + return (IS_MASKED(8812A, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8821A) +#if 0 + if (IS_HARDWARE_TYPE_8811AU(pAdapter)) + return (IS_MASKED(8811A, _MUSB, Offset)) ? TRUE : FALSE; +#endif + if (IS_HARDWARE_TYPE_8821(pAdapter)) + return (IS_MASKED(8821A, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192E(pAdapter)) + return (IS_MASKED(8192E, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723B(pAdapter)) + return (IS_MASKED(8723B, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8703B) + if (IS_HARDWARE_TYPE_8703B(pAdapter)) + return (IS_MASKED(8703B, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8814A) + if (IS_HARDWARE_TYPE_8814A(pAdapter)) + return (IS_MASKED(8814A, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8188F) + if (IS_HARDWARE_TYPE_8188F(pAdapter)) + return (IS_MASKED(8188F, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8188GTV) + if (IS_HARDWARE_TYPE_8188GTV(pAdapter)) + return (IS_MASKED(8188GTV, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + return (IS_MASKED(8822B, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8723D) + if (IS_HARDWARE_TYPE_8723D(pAdapter)) + return (IS_MASKED(8723D, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8710B) + if (IS_HARDWARE_TYPE_8710B(pAdapter)) + return (IS_MASKED(8710B, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CU(pAdapter)) + return (IS_MASKED(8821C, _MUSB, Offset)) ? TRUE : FALSE; +#endif + +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FU(pAdapter)) + return (IS_MASKED(8192F, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return (IS_MASKED(8822C, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8814B) + if (IS_HARDWARE_TYPE_8814B(pAdapter)) + return (IS_MASKED(8814B, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8723F) + if (IS_HARDWARE_TYPE_8723F(pAdapter)) + return (IS_MASKED(8723F, _MUSB, Offset)) ? TRUE : FALSE; +#endif +#endif /*CONFIG_USB_HCI*/ + +#ifdef CONFIG_PCI_HCI +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + return (IS_MASKED(8188E, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192E(pAdapter)) + return (IS_MASKED(8192E, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8812A) + if (IS_HARDWARE_TYPE_8812(pAdapter)) + return (IS_MASKED(8812A, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8821(pAdapter)) + return (IS_MASKED(8821A, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723B(pAdapter)) + return (IS_MASKED(8723B, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8814A) + if (IS_HARDWARE_TYPE_8814A(pAdapter)) + return (IS_MASKED(8814A, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + return (IS_MASKED(8822B, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CE(pAdapter)) + return (IS_MASKED(8821C, _MPCIE, Offset)) ? TRUE : FALSE; +#endif + +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FE(pAdapter)) + return (IS_MASKED(8192F, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return (IS_MASKED(8822C, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8814B) + if (IS_HARDWARE_TYPE_8814B(pAdapter)) + return (IS_MASKED(8814B, _MPCIE, Offset)) ? TRUE : FALSE; +#endif +#endif /*CONFIG_PCI_HCI*/ + +#ifdef CONFIG_SDIO_HCI +#ifdef CONFIG_RTL8188E_SDIO + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + return (IS_MASKED(8188E, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#ifdef CONFIG_RTL8723B + if (IS_HARDWARE_TYPE_8723BS(pAdapter)) + return (IS_MASKED(8723B, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#ifdef CONFIG_RTL8188F + if (IS_HARDWARE_TYPE_8188F(pAdapter)) + return (IS_MASKED(8188F, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#ifdef CONFIG_RTL8188GTV + if (IS_HARDWARE_TYPE_8188GTV(pAdapter)) + return (IS_MASKED(8188GTV, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#ifdef CONFIG_RTL8192E + if (IS_HARDWARE_TYPE_8192ES(pAdapter)) + return (IS_MASKED(8192E, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8821S(pAdapter)) + return (IS_MASKED(8821A, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CS(pAdapter)) + return (IS_MASKED(8821C, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + return (IS_MASKED(8822B, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FS(pAdapter)) + return (IS_MASKED(8192F, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return (IS_MASKED(8822C, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#if defined(CONFIG_RTL8723F) + if (IS_HARDWARE_TYPE_8723F(pAdapter)) + return (IS_MASKED(8723F, _MSDIO, Offset)) ? TRUE : FALSE; +#endif +#endif /*CONFIG_SDIO_HCI*/ + + return FALSE; +} + +void rtw_efuse_mask_array(PADAPTER pAdapter, u8 *pArray) +{ + +#ifdef CONFIG_USB_HCI +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + GET_MASK_ARRAY(8188E, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8812A) + if (IS_HARDWARE_TYPE_8812(pAdapter)) + GET_MASK_ARRAY(8812A, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8821(pAdapter)) + GET_MASK_ARRAY(8821A, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192E(pAdapter)) + GET_MASK_ARRAY(8192E, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723B(pAdapter)) + GET_MASK_ARRAY(8723B, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8703B) + if (IS_HARDWARE_TYPE_8703B(pAdapter)) + GET_MASK_ARRAY(8703B, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8188F) + if (IS_HARDWARE_TYPE_8188F(pAdapter)) + GET_MASK_ARRAY(8188F, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8188GTV) + if (IS_HARDWARE_TYPE_8188GTV(pAdapter)) + GET_MASK_ARRAY(8188GTV, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8814A) + if (IS_HARDWARE_TYPE_8814A(pAdapter)) + GET_MASK_ARRAY(8814A, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + GET_MASK_ARRAY(8822B, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CU(pAdapter)) + GET_MASK_ARRAY(8821C, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FU(pAdapter)) + GET_MASK_ARRAY(8192F, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + GET_MASK_ARRAY(8822C, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8814B) + if (IS_HARDWARE_TYPE_8814B(pAdapter)) + GET_MASK_ARRAY(8814B, _MUSB, pArray); +#endif +#if defined(CONFIG_RTL8723F) + if (IS_HARDWARE_TYPE_8723F(pAdapter)) + GET_MASK_ARRAY(8723F, _MUSB, pArray); +#endif +#endif /*CONFIG_USB_HCI*/ + +#ifdef CONFIG_PCI_HCI +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + GET_MASK_ARRAY(8188E, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192E(pAdapter)) + GET_MASK_ARRAY(8192E, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8812A) + if (IS_HARDWARE_TYPE_8812(pAdapter)) + GET_MASK_ARRAY(8812A, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8821(pAdapter)) + GET_MASK_ARRAY(8821A, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723B(pAdapter)) + GET_MASK_ARRAY(8723B, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8814A) + if (IS_HARDWARE_TYPE_8814A(pAdapter)) + GET_MASK_ARRAY(8814A, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + GET_MASK_ARRAY(8822B, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CE(pAdapter)) + GET_MASK_ARRAY(8821C, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FE(pAdapter)) + GET_MASK_ARRAY(8192F, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + GET_MASK_ARRAY(8822C, _MPCIE, pArray); +#endif +#if defined(CONFIG_RTL8814B) + if (IS_HARDWARE_TYPE_8814B(pAdapter)) + GET_MASK_ARRAY(8814B, _MPCIE, pArray); +#endif +#endif /*CONFIG_PCI_HCI*/ + +#ifdef CONFIG_SDIO_HCI +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + GET_MASK_ARRAY(8188E, _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723BS(pAdapter)) + GET_MASK_ARRAY(8723B, _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8188F) + if (IS_HARDWARE_TYPE_8188F(pAdapter)) + GET_MASK_ARRAY(8188F, _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8188GTV) + if (IS_HARDWARE_TYPE_8188GTV(pAdapter)) + GET_MASK_ARRAY(8188GTV, _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192ES(pAdapter)) + GET_MASK_ARRAY(8192E, _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8821S(pAdapter)) + GET_MASK_ARRAY(8821A, _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CS(pAdapter)) + GET_MASK_ARRAY(8821C , _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + GET_MASK_ARRAY(8822B , _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FS(pAdapter)) + GET_MASK_ARRAY(8192F, _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + GET_MASK_ARRAY(8822C , _MSDIO, pArray); +#endif +#if defined(CONFIG_RTL8723F) + if (IS_HARDWARE_TYPE_8723F(pAdapter)) + GET_MASK_ARRAY(8723F, _MSDIO, pArray); +#endif +#endif /*CONFIG_SDIO_HCI*/ +} + +u16 rtw_get_efuse_mask_arraylen(PADAPTER pAdapter) +{ + +#ifdef CONFIG_USB_HCI +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + return GET_MASK_ARRAY_LEN(8188E, _MUSB); +#endif +#if defined(CONFIG_RTL8812A) + if (IS_HARDWARE_TYPE_8812(pAdapter)) + return GET_MASK_ARRAY_LEN(8812A, _MUSB); +#endif +#if defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8821(pAdapter)) + return GET_MASK_ARRAY_LEN(8821A, _MUSB); +#endif +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192E(pAdapter)) + return GET_MASK_ARRAY_LEN(8192E, _MUSB); +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723B(pAdapter)) + return GET_MASK_ARRAY_LEN(8723B, _MUSB); +#endif +#if defined(CONFIG_RTL8703B) + if (IS_HARDWARE_TYPE_8703B(pAdapter)) + return GET_MASK_ARRAY_LEN(8703B, _MUSB); +#endif +#if defined(CONFIG_RTL8188F) + if (IS_HARDWARE_TYPE_8188F(pAdapter)) + return GET_MASK_ARRAY_LEN(8188F, _MUSB); +#endif +#if defined(CONFIG_RTL8188GTV) + if (IS_HARDWARE_TYPE_8188GTV(pAdapter)) + return GET_MASK_ARRAY_LEN(8188GTV, _MUSB); +#endif +#if defined(CONFIG_RTL8814A) + if (IS_HARDWARE_TYPE_8814A(pAdapter)) + return GET_MASK_ARRAY_LEN(8814A, _MUSB); +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + return GET_MASK_ARRAY_LEN(8822B, _MUSB); +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CU(pAdapter)) + return GET_MASK_ARRAY_LEN(8821C, _MUSB); +#endif +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FU(pAdapter)) + return GET_MASK_ARRAY_LEN(8192F, _MUSB); +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return GET_MASK_ARRAY_LEN(8822C, _MUSB); +#endif +#if defined(CONFIG_RTL8814B) + if (IS_HARDWARE_TYPE_8814B(pAdapter)) { + return GET_MASK_ARRAY_LEN(8814B, _MUSB); + } +#endif +#if defined(CONFIG_RTL8723F) + if (IS_HARDWARE_TYPE_8723F(pAdapter)) + return GET_MASK_ARRAY_LEN(8723F, _MUSB); +#endif +#endif /*CONFIG_USB_HCI*/ + +#ifdef CONFIG_PCI_HCI +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + return GET_MASK_ARRAY_LEN(8188E, _MPCIE); +#endif +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192E(pAdapter)) + return GET_MASK_ARRAY_LEN(8192E, _MPCIE); +#endif +#if defined(CONFIG_RTL8812A) + if (IS_HARDWARE_TYPE_8812(pAdapter)) + return GET_MASK_ARRAY_LEN(8812A, _MPCIE); +#endif +#if defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8821(pAdapter)) + return GET_MASK_ARRAY_LEN(8821A, _MPCIE); +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723B(pAdapter)) + return GET_MASK_ARRAY_LEN(8723B, _MPCIE); +#endif +#if defined(CONFIG_RTL8814A) + if (IS_HARDWARE_TYPE_8814A(pAdapter)) + return GET_MASK_ARRAY_LEN(8814A, _MPCIE); +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + return GET_MASK_ARRAY_LEN(8822B, _MPCIE); +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CE(pAdapter)) + return GET_MASK_ARRAY_LEN(8821C, _MPCIE); +#endif +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FE(pAdapter)) + return GET_MASK_ARRAY_LEN(8192F, _MPCIE); +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return GET_MASK_ARRAY_LEN(8822C, _MPCIE); +#endif +#if defined(CONFIG_RTL8814B) + if (IS_HARDWARE_TYPE_8814B(pAdapter)) + return GET_MASK_ARRAY_LEN(8814B, _MPCIE); +#endif +#endif /*CONFIG_PCI_HCI*/ + +#ifdef CONFIG_SDIO_HCI +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(pAdapter)) + return GET_MASK_ARRAY_LEN(8188E, _MSDIO); +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723BS(pAdapter)) + return GET_MASK_ARRAY_LEN(8723B, _MSDIO); +#endif +#if defined(CONFIG_RTL8188F) + if (IS_HARDWARE_TYPE_8188F(pAdapter)) + return GET_MASK_ARRAY_LEN(8188F, _MSDIO); +#endif +#if defined(CONFIG_RTL8188GTV) + if (IS_HARDWARE_TYPE_8188GTV(pAdapter)) + return GET_MASK_ARRAY_LEN(8188GTV, _MSDIO); +#endif +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192ES(pAdapter)) + return GET_MASK_ARRAY_LEN(8192E, _MSDIO); +#endif +#if defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8821S(pAdapter)) + return GET_MASK_ARRAY_LEN(8821A, _MSDIO); +#endif +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821CS(pAdapter)) + return GET_MASK_ARRAY_LEN(8821C, _MSDIO); +#endif +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(pAdapter)) + return GET_MASK_ARRAY_LEN(8822B, _MSDIO); +#endif +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192FS(pAdapter)) + return GET_MASK_ARRAY_LEN(8192F, _MSDIO); +#endif +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(pAdapter)) + return GET_MASK_ARRAY_LEN(8822C, _MSDIO); +#endif +#if defined(CONFIG_RTL8723F) + if (IS_HARDWARE_TYPE_8723F(pAdapter)) + return GET_MASK_ARRAY_LEN(8723F, _MSDIO); +#endif +#endif/*CONFIG_SDIO_HCI*/ + return 0; +} + +static void rtw_mask_map_read(PADAPTER padapter, u16 addr, u16 cnts, u8 *data) +{ + u16 i = 0; + + if (padapter->registrypriv.boffefusemask == 0) { + for (i = 0; i < cnts; i++) { + if (padapter->registrypriv.bFileMaskEfuse == _TRUE) { + if (rtw_file_efuse_IsMasked(padapter, addr + i, maskfileBuffer)) /*use file efuse mask.*/ + data[i] = 0xff; + else + RTW_DBG("data[%x] = %x\n", i, data[i]); + } else { + if (efuse_IsMasked(padapter, addr + i)) + data[i] = 0xff; + else + RTW_DBG("data[%x] = %x\n", i, data[i]); + } + } + } +} + +u8 rtw_efuse_mask_map_read(PADAPTER padapter, u16 addr, u16 cnts, u8 *data) +{ + u8 ret = _SUCCESS; + u16 mapLen = 0; + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, _FALSE); + + ret = rtw_efuse_map_read(padapter, addr, cnts , data); + + rtw_mask_map_read(padapter, addr, cnts , data); + + return ret; + +} + +/* *********************************************************** + * Efuse related code + * *********************************************************** */ +static u8 hal_EfuseSwitchToBank( + PADAPTER padapter, + u8 bank, + u8 bPseudoTest) +{ + u8 bRet = _FALSE; + u32 value32 = 0; +#ifdef HAL_EFUSE_MEMORY + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + PEFUSE_HAL pEfuseHal = &pHalData->EfuseHal; +#endif + + + RTW_INFO("%s: Efuse switch bank to %d\n", __FUNCTION__, bank); + if (bPseudoTest) { +#ifdef HAL_EFUSE_MEMORY + pEfuseHal->fakeEfuseBank = bank; +#else + fakeEfuseBank = bank; +#endif + bRet = _TRUE; + } else { + value32 = rtw_read32(padapter, 0x34); + bRet = _TRUE; + switch (bank) { + case 0: + value32 = (value32 & ~EFUSE_SEL_MASK) | EFUSE_SEL(EFUSE_WIFI_SEL_0); + break; + case 1: + value32 = (value32 & ~EFUSE_SEL_MASK) | EFUSE_SEL(EFUSE_BT_SEL_0); + break; + case 2: + value32 = (value32 & ~EFUSE_SEL_MASK) | EFUSE_SEL(EFUSE_BT_SEL_1); + break; + case 3: + value32 = (value32 & ~EFUSE_SEL_MASK) | EFUSE_SEL(EFUSE_BT_SEL_2); + break; + default: + value32 = (value32 & ~EFUSE_SEL_MASK) | EFUSE_SEL(EFUSE_WIFI_SEL_0); + bRet = _FALSE; + break; + } + rtw_write32(padapter, 0x34, value32); + } + + return bRet; +} + +void rtw_efuse_analyze(PADAPTER padapter, u8 Type, u8 Fake) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + PEFUSE_HAL pEfuseHal = &(pHalData->EfuseHal); + u16 eFuse_Addr = 0; + u8 offset, wden; + u16 i, j; + u8 efuseHeader = 0, efuseExtHdr = 0, efuseData[EFUSE_MAX_WORD_UNIT*2] = {0}, dataCnt = 0; + u16 efuseHeader2Byte = 0; + u8 *eFuseWord = NULL;// [EFUSE_MAX_SECTION_NUM][EFUSE_MAX_WORD_UNIT]; + u8 offset_2_0 = 0; + u8 pgSectionCnt = 0; + u8 wd_cnt = 0; + u8 max_section = 64; + u16 mapLen = 0, maprawlen = 0; + boolean bExtHeader = _FALSE; + u8 efuseType = EFUSE_WIFI; + boolean bPseudoTest = _FALSE; + u8 bank = 0, startBank = 0, endBank = 1-1; + boolean bCheckNextBank = FALSE; + u8 protectBytesBank = 0; + u16 efuse_max = 0; + u8 ParseEfuseExtHdr, ParseEfuseHeader, ParseOffset, ParseWDEN, ParseOffset2_0; + + eFuseWord = rtw_zmalloc(EFUSE_MAX_SECTION_NUM * (EFUSE_MAX_WORD_UNIT * 2)); + + if (eFuseWord == NULL) { + RTW_INFO("%s:rtw_zmalloc eFuseWord = NULL !!\n", __func__); + return; + } + + RTW_INFO("\n"); + if (Type == 0) { + if (Fake == 0) { + RTW_INFO("\n\tEFUSE_Analyze Wifi Content\n"); + efuseType = EFUSE_WIFI; + bPseudoTest = FALSE; + startBank = 0; + endBank = 0; + } else { + RTW_INFO("\n\tEFUSE_Analyze Wifi Pseudo Content\n"); + efuseType = EFUSE_WIFI; + bPseudoTest = TRUE; + startBank = 0; + endBank = 0; + } + } else { + if (Fake == 0) { + RTW_INFO("\n\tEFUSE_Analyze BT Content\n"); + efuseType = EFUSE_BT; + bPseudoTest = FALSE; + startBank = 1; + endBank = EFUSE_MAX_BANK - 1; + } else { + RTW_INFO("\n\tEFUSE_Analyze BT Pseudo Content\n"); + efuseType = EFUSE_BT; + bPseudoTest = TRUE; + startBank = 1; + endBank = EFUSE_MAX_BANK - 1; + if (IS_HARDWARE_TYPE_8821(padapter)) + endBank = 3 - 1;/*EFUSE_MAX_BANK_8821A - 1;*/ + } + } + + RTW_INFO("\n\r 1Byte header, [7:4]=offset, [3:0]=word enable\n"); + RTW_INFO("\n\r 2Byte header, header[7:5]=offset[2:0], header[4:0]=0x0F\n"); + RTW_INFO("\n\r 2Byte header, extHeader[7:4]=offset[6:3], extHeader[3:0]=word enable\n"); + + EFUSE_GetEfuseDefinition(padapter, efuseType, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, bPseudoTest); + EFUSE_GetEfuseDefinition(padapter, efuseType, TYPE_EFUSE_MAX_SECTION, (void *)&max_section, bPseudoTest); + EFUSE_GetEfuseDefinition(padapter, efuseType, TYPE_EFUSE_PROTECT_BYTES_BANK, (void *)&protectBytesBank, bPseudoTest); + EFUSE_GetEfuseDefinition(padapter, efuseType, TYPE_EFUSE_CONTENT_LEN_BANK, (void *)&efuse_max, bPseudoTest); + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_REAL_CONTENT_LEN, (void *)&maprawlen, _FALSE); + + _rtw_memset(eFuseWord, 0xff, EFUSE_MAX_SECTION_NUM * (EFUSE_MAX_WORD_UNIT * 2)); + _rtw_memset(pEfuseHal->fakeEfuseInitMap, 0xff, EFUSE_MAX_MAP_LEN); + + if (IS_HARDWARE_TYPE_8821(padapter)) + endBank = 3 - 1;/*EFUSE_MAX_BANK_8821A - 1;*/ + + for (bank = startBank; bank <= endBank; bank++) { + if (!hal_EfuseSwitchToBank(padapter, bank, bPseudoTest)) { + RTW_INFO("EFUSE_SwitchToBank() Fail!!\n"); + goto out_free_buffer; + } + + eFuse_Addr = bank * EFUSE_MAX_BANK_SIZE; + + efuse_OneByteRead(padapter, eFuse_Addr++, &efuseHeader, bPseudoTest); + + if (efuseHeader == 0xFF && bank == startBank && Fake != TRUE) { + RTW_INFO("Non-PGed Efuse\n"); + goto out_free_buffer; + } + RTW_INFO("EFUSE_REAL_CONTENT_LEN = %d\n", maprawlen); + + while ((efuseHeader != 0xFF) && ((efuseType == EFUSE_WIFI && (eFuse_Addr < maprawlen)) || (efuseType == EFUSE_BT && (eFuse_Addr < (endBank + 1) * EFUSE_MAX_BANK_SIZE)))) { + + RTW_INFO("Analyzing: Offset: 0x%X\n", eFuse_Addr); + + /* Check PG header for section num.*/ + if (EXT_HEADER(efuseHeader)) { + bExtHeader = TRUE; + offset_2_0 = GET_HDR_OFFSET_2_0(efuseHeader); + efuse_OneByteRead(padapter, eFuse_Addr++, &efuseExtHdr, bPseudoTest); + + if (efuseExtHdr != 0xff) { + if (ALL_WORDS_DISABLED(efuseExtHdr)) { + /* Read next pg header*/ + efuse_OneByteRead(padapter, eFuse_Addr++, &efuseHeader, bPseudoTest); + continue; + } else { + offset = ((efuseExtHdr & 0xF0) >> 1) | offset_2_0; + wden = (efuseExtHdr & 0x0F); + efuseHeader2Byte = (efuseExtHdr<<8)|efuseHeader; + RTW_INFO("Find efuseHeader2Byte = 0x%04X, offset=%d, wden=0x%x\n", + efuseHeader2Byte, offset, wden); + } + } else { + RTW_INFO("Error, efuse[%d]=0xff, efuseExtHdr=0xff\n", eFuse_Addr-1); + break; + } + } else { + offset = ((efuseHeader >> 4) & 0x0f); + wden = (efuseHeader & 0x0f); + } + + _rtw_memset(efuseData, '\0', EFUSE_MAX_WORD_UNIT * 2); + dataCnt = 0; + + if (offset < max_section) { + for (i = 0; i < EFUSE_MAX_WORD_UNIT; i++) { + /* Check word enable condition in the section */ + if (!(wden & (0x01<> 8; + ParseEfuseHeader = (efuseHeader2Byte & 0xff); + ParseOffset2_0 = GET_HDR_OFFSET_2_0(ParseEfuseHeader); + ParseOffset = ((ParseEfuseExtHdr & 0xF0) >> 1) | ParseOffset2_0; + ParseWDEN = (ParseEfuseExtHdr & 0x0F); + RTW_INFO("Header=0x%x, ExtHeader=0x%x, ", ParseEfuseHeader, ParseEfuseExtHdr); + } else { + ParseEfuseHeader = efuseHeader; + ParseOffset = ((ParseEfuseHeader >> 4) & 0x0f); + ParseWDEN = (ParseEfuseHeader & 0x0f); + RTW_INFO("Header=0x%x, ", ParseEfuseHeader); + } + RTW_INFO("offset=0x%x(%d), word enable=0x%x\n", ParseOffset, ParseOffset, ParseWDEN); + + wd_cnt = 0; + for (i = 0; i < EFUSE_MAX_WORD_UNIT; i++) { + if (!(wden & (0x01 << i))) { + RTW_INFO("Map[ %02X ] = %02X %02X\n", ((offset * EFUSE_MAX_WORD_UNIT * 2) + (i * 2)), efuseData[wd_cnt * 2 + 0], efuseData[wd_cnt * 2 + 1]); + wd_cnt++; + } + } + + pgSectionCnt++; + bExtHeader = FALSE; + efuse_OneByteRead(padapter, eFuse_Addr++, &efuseHeader, bPseudoTest); + if (efuseHeader == 0xFF) { + if ((eFuse_Addr + protectBytesBank) >= efuse_max) + bCheckNextBank = TRUE; + else + bCheckNextBank = FALSE; + } + } + if (!bCheckNextBank) { + RTW_INFO("Not need to check next bank, eFuse_Addr=%d, protectBytesBank=%d, efuse_max=%d\n", + eFuse_Addr, protectBytesBank, efuse_max); + break; + } + } + /* switch bank back to 0 for BT/wifi later use*/ + hal_EfuseSwitchToBank(padapter, 0, bPseudoTest); + + /* 3. Collect 16 sections and 4 word unit into Efuse map.*/ + for (i = 0; i < max_section; i++) { + for (j = 0; j < EFUSE_MAX_WORD_UNIT; j++) { + pEfuseHal->fakeEfuseInitMap[(i*8)+(j*2)] = (eFuseWord[(i*8)+(j*2)]); + pEfuseHal->fakeEfuseInitMap[(i*8)+((j*2)+1)] = (eFuseWord[(i*8)+((j*2)+1)]); + } + } + + RTW_INFO("\n\tEFUSE Analyze Map\n"); + i = 0; + j = 0; + + for (i = 0; i < mapLen; i++) { + if (i % 16 == 0) + RTW_PRINT_SEL(RTW_DBGDUMP, "0x%03x: ", i); + _RTW_PRINT_SEL(RTW_DBGDUMP, "%02X%s" + , pEfuseHal->fakeEfuseInitMap[i] + , ((i + 1) % 16 == 0) ? "\n" : (((i + 1) % 8 == 0) ? " " : " ") + ); + } + _RTW_PRINT_SEL(RTW_DBGDUMP, "\n"); + +out_free_buffer: + if (eFuseWord) + rtw_mfree((u8 *)eFuseWord, EFUSE_MAX_SECTION_NUM * (EFUSE_MAX_WORD_UNIT * 2)); +} + +void efuse_PreUpdateAction( + PADAPTER pAdapter, + u32 *BackupRegs) +{ + if (IS_HARDWARE_TYPE_8812AU(pAdapter) || IS_HARDWARE_TYPE_8822BU(pAdapter)) { + /* <20131115, Kordan> Turn off Rx to prevent from being busy when writing the EFUSE. (Asked by Chunchu.)*/ + BackupRegs[0] = phy_query_mac_reg(pAdapter, REG_RCR, bMaskDWord); + BackupRegs[1] = phy_query_mac_reg(pAdapter, REG_RXFLTMAP0, bMaskDWord); + BackupRegs[2] = phy_query_mac_reg(pAdapter, REG_RXFLTMAP0+4, bMaskDWord); +#ifdef CONFIG_RTL8812A + BackupRegs[3] = phy_query_mac_reg(pAdapter, REG_AFE_MISC, bMaskDWord); +#endif + PlatformEFIOWrite4Byte(pAdapter, REG_RCR, 0x1); + PlatformEFIOWrite1Byte(pAdapter, REG_RXFLTMAP0, 0); + PlatformEFIOWrite1Byte(pAdapter, REG_RXFLTMAP0+1, 0); + PlatformEFIOWrite1Byte(pAdapter, REG_RXFLTMAP0+2, 0); + PlatformEFIOWrite1Byte(pAdapter, REG_RXFLTMAP0+3, 0); + PlatformEFIOWrite1Byte(pAdapter, REG_RXFLTMAP0+4, 0); + PlatformEFIOWrite1Byte(pAdapter, REG_RXFLTMAP0+5, 0); +#ifdef CONFIG_RTL8812A + /* <20140410, Kordan> 0x11 = 0x4E, lower down LX_SPS0 voltage. (Asked by Chunchu)*/ + phy_set_mac_reg(pAdapter, REG_AFE_MISC, bMaskByte1, 0x4E); +#endif + RTW_INFO(" %s , done\n", __func__); + + } +} + + +void efuse_PostUpdateAction( + PADAPTER pAdapter, + u32 *BackupRegs) +{ + if (IS_HARDWARE_TYPE_8812AU(pAdapter) || IS_HARDWARE_TYPE_8822BU(pAdapter)) { + /* <20131115, Kordan> Turn on Rx and restore the registers. (Asked by Chunchu.)*/ + phy_set_mac_reg(pAdapter, REG_RCR, bMaskDWord, BackupRegs[0]); + phy_set_mac_reg(pAdapter, REG_RXFLTMAP0, bMaskDWord, BackupRegs[1]); + phy_set_mac_reg(pAdapter, REG_RXFLTMAP0+4, bMaskDWord, BackupRegs[2]); +#ifdef CONFIG_RTL8812A + phy_set_mac_reg(pAdapter, REG_AFE_MISC, bMaskDWord, BackupRegs[3]); +#endif + RTW_INFO(" %s , done\n", __func__); + } +} + + +#ifdef RTW_HALMAC +#include "../../hal/hal_halmac.h" + +void Efuse_PowerSwitch(PADAPTER adapter, u8 write, u8 pwrstate) +{ +} + +void BTEfuse_PowerSwitch(PADAPTER adapter, u8 write, u8 pwrstate) +{ +} + +u8 efuse_GetCurrentSize(PADAPTER adapter, u16 *size) +{ + *size = 0; + + return _FAIL; +} + +u16 efuse_GetMaxSize(PADAPTER adapter) +{ + struct dvobj_priv *d; + u32 size = 0; + int err; + + d = adapter_to_dvobj(adapter); + err = rtw_halmac_get_physical_efuse_size(d, &size); + if (err) + return 0; + + return size; +} + +u16 efuse_GetavailableSize(PADAPTER adapter) +{ + struct dvobj_priv *d; + u32 size = 0; + int err; + + d = adapter_to_dvobj(adapter); + err = rtw_halmac_get_available_efuse_size(d, &size); + if (err) + return 0; + + return size; +} + + +u8 efuse_bt_GetCurrentSize(PADAPTER adapter, u16 *usesize) +{ + u8 *efuse_map; + + *usesize = 0; + efuse_map = rtw_malloc(EFUSE_BT_MAP_LEN); + if (efuse_map == NULL) { + RTW_DBG("%s: malloc FAIL\n", __FUNCTION__); + return _FAIL; + } + + /* for get bt phy efuse last use byte */ + hal_ReadEFuse_BT_logic_map(adapter, 0x00, EFUSE_BT_MAP_LEN, efuse_map); + *usesize = fakeBTEfuseUsedBytes; + + if (efuse_map) + rtw_mfree(efuse_map, EFUSE_BT_MAP_LEN); + + return _SUCCESS; +} + +u16 efuse_bt_GetMaxSize(PADAPTER adapter) +{ + return EFUSE_BT_REAL_CONTENT_LEN - EFUSE_PROTECT_BYTES_BANK; +} + +void EFUSE_GetEfuseDefinition(PADAPTER adapter, u8 efusetype, u8 type, void *out, BOOLEAN test) +{ + struct dvobj_priv *d; + u32 v32 = 0; + + + d = adapter_to_dvobj(adapter); + + if (adapter->hal_func.EFUSEGetEfuseDefinition) { + adapter->hal_func.EFUSEGetEfuseDefinition(adapter, efusetype, type, out, test); + return; + } + + if (EFUSE_WIFI == efusetype) { + switch (type) { + case TYPE_EFUSE_MAP_LEN: + rtw_halmac_get_logical_efuse_size(d, &v32); + *(u16 *)out = (u16)v32; + return; + + case TYPE_EFUSE_REAL_CONTENT_LEN: + rtw_halmac_get_physical_efuse_size(d, &v32); + *(u16 *)out = (u16)v32; + return; + } + } else if (EFUSE_BT == efusetype) { + switch (type) { + case TYPE_EFUSE_MAP_LEN: + *(u16 *)out = EFUSE_BT_MAP_LEN; + return; + + case TYPE_EFUSE_REAL_CONTENT_LEN: + *(u16 *)out = EFUSE_BT_REAL_CONTENT_LEN; + return; + } + } +} + +/* + * read/write raw efuse data + */ +u8 rtw_efuse_access(PADAPTER adapter, u8 write, u16 addr, u16 cnts, u8 *data) +{ + struct dvobj_priv *d; + u8 *efuse = NULL; + u32 size; + int err; + + + d = adapter_to_dvobj(adapter); + err = rtw_halmac_get_physical_efuse_size(d, &size); + if (err){ + size = EFUSE_MAX_SIZE; + RTW_INFO(" physical_efuse_size err size %d\n", size); + } + + if ((addr + cnts) > size) + return _FAIL; + + if (_TRUE == write) { + err = rtw_halmac_write_physical_efuse(d, addr, cnts, data); + if (err) + return _FAIL; + } else { + if (cnts > 16) + efuse = rtw_zmalloc(size); + + if (efuse) { + err = rtw_halmac_read_physical_efuse_map(d, efuse, size); + if (err) { + rtw_mfree(efuse, size); + return _FAIL; + } + + _rtw_memcpy(data, efuse + addr, cnts); + rtw_mfree(efuse, size); + } else { + err = rtw_halmac_read_physical_efuse(d, addr, cnts, data); + if (err) + return _FAIL; + } + } + + return _SUCCESS; +} + +static inline void dump_buf(u8 *buf, u32 len) +{ + u32 i; + + RTW_INFO("-----------------Len %d----------------\n", len); + for (i = 0; i < len; i++) + printk("%2.2x-", *(buf + i)); + printk("\n"); +} + +/* + * read/write raw efuse data + */ +u8 rtw_efuse_bt_access(PADAPTER adapter, u8 write, u16 addr, u16 cnts, u8 *data) +{ + struct dvobj_priv *d; + u8 *efuse = NULL; + u32 size; + int err = _FAIL; + + + d = adapter_to_dvobj(adapter); + + size = EFUSE_BT_REAL_CONTENT_LEN; + + if ((addr + cnts) > size) + return _FAIL; + + if (_TRUE == write) { + err = rtw_halmac_write_bt_physical_efuse(d, addr, cnts, data); + if (err == -1) { + RTW_ERR("%s: rtw_halmac_write_bt_physical_efuse fail!\n", __FUNCTION__); + return _FAIL; + } + RTW_INFO("%s: rtw_halmac_write_bt_physical_efuse OK! data 0x%x\n", __FUNCTION__, *data); + } else { + efuse = rtw_zmalloc(size); + + if (efuse) { + err = rtw_halmac_read_bt_physical_efuse_map(d, efuse, size); + + if (err == -1) { + RTW_ERR("%s: rtw_halmac_read_bt_physical_efuse_map fail!\n", __FUNCTION__); + rtw_mfree(efuse, size); + return _FAIL; + } + dump_buf(efuse + addr, cnts); + + _rtw_memcpy(data, efuse + addr, cnts); + + RTW_INFO("%s: rtw_halmac_read_bt_physical_efuse_map ok! data 0x%x\n", __FUNCTION__, *data); + rtw_mfree(efuse, size); + } + } + + return _SUCCESS; +} + +u8 rtw_efuse_map_read(PADAPTER adapter, u16 addr, u16 cnts, u8 *data) +{ + struct dvobj_priv *d; + u8 *efuse = NULL; + u32 size, i; + int err; + u32 backupRegs[4] = {0}; + u8 status = _SUCCESS; + + efuse_PreUpdateAction(adapter, backupRegs); + + d = adapter_to_dvobj(adapter); + err = rtw_halmac_get_logical_efuse_size(d, &size); + if (err) { + status = _FAIL; + RTW_DBG("halmac_get_logical_efuse_size fail\n"); + goto exit; + } + /* size error handle */ + if ((addr + cnts) > size) { + if (addr < size) + cnts = size - addr; + else { + status = _FAIL; + RTW_DBG(" %s() ,addr + cnts) > size fail\n", __func__); + goto exit; + } + } + + if (cnts > 16) + efuse = rtw_zmalloc(size); + + if (efuse) { + err = rtw_halmac_read_logical_efuse_map(d, efuse, size, NULL, 0); + if (err) { + rtw_mfree(efuse, size); + status = _FAIL; + RTW_DBG(" %s() ,halmac_read_logical_efus map fail\n", __func__); + goto exit; + } + + _rtw_memcpy(data, efuse + addr, cnts); + rtw_mfree(efuse, size); + } else { + err = rtw_halmac_read_logical_efuse(d, addr, cnts, data); + if (err) { + status = _FAIL; + RTW_DBG(" %s() ,halmac_read_logical_efus data fail\n", __func__); + goto exit; + } + } + status = _SUCCESS; +exit: + efuse_PostUpdateAction(adapter, backupRegs); + + return status; +} + + +u8 rtw_efuse_map_write(PADAPTER adapter, u16 addr, u16 cnts, u8 *data) +{ + struct dvobj_priv *d; + u8 *efuse = NULL; + u32 size; + int err; + u8 mask_buf[64] = ""; + u16 mask_len = sizeof(u8) * rtw_get_efuse_mask_arraylen(adapter); + u32 backupRegs[4] = {0}; + u8 status = _SUCCESS;; + + efuse_PreUpdateAction(adapter, backupRegs); + + d = adapter_to_dvobj(adapter); + err = rtw_halmac_get_logical_efuse_size(d, &size); + if (err) { + status = _FAIL; + goto exit; + } + + if ((addr + cnts) > size) { + status = _FAIL; + goto exit; + } + + efuse = rtw_zmalloc(size); + if (!efuse) { + status = _FAIL; + goto exit; + } + + err = rtw_halmac_read_logical_efuse_map(d, efuse, size, NULL, 0); + if (err) { + rtw_mfree(efuse, size); + status = _FAIL; + goto exit; + } + + _rtw_memcpy(efuse + addr, data, cnts); + + if (adapter->registrypriv.boffefusemask == 0) { + RTW_INFO("Use mask Array Len: %d\n", mask_len); + + if (mask_len != 0) { + if (adapter->registrypriv.bFileMaskEfuse == _TRUE) + _rtw_memcpy(mask_buf, maskfileBuffer, mask_len); + else + rtw_efuse_mask_array(adapter, mask_buf); + + err = rtw_halmac_write_logical_efuse_map(d, efuse, size, mask_buf, mask_len); + } else + err = rtw_halmac_write_logical_efuse_map(d, efuse, size, NULL, 0); + } else { + _rtw_memset(mask_buf, 0xFF, sizeof(mask_buf)); + RTW_INFO("Efuse mask off\n"); + err = rtw_halmac_write_logical_efuse_map(d, efuse, size, mask_buf, size/16); + } + + if (err) { + rtw_mfree(efuse, size); + status = _FAIL; + goto exit; + } + + rtw_mfree(efuse, size); + status = _SUCCESS; +exit : + efuse_PostUpdateAction(adapter, backupRegs); + + return status; +} + +int Efuse_PgPacketRead(PADAPTER adapter, u8 offset, u8 *data, BOOLEAN test) +{ + return _FALSE; +} + +int Efuse_PgPacketWrite(PADAPTER adapter, u8 offset, u8 word_en, u8 *data, BOOLEAN test) +{ + return _FALSE; +} + +static void rtw_bt_mask_map_read(PADAPTER padapter, u16 addr, u16 cnts, u8 *data) +{ + u16 i = 0; + +#ifdef CONFIG_BT_EFUSE_MASK + if (padapter->registrypriv.boffefusemask == 0) { + for (i = 0; i < cnts; i++) { + if (padapter->registrypriv.bBTFileMaskEfuse == _TRUE) { + if (rtw_file_efuse_IsMasked(padapter, addr + i, btmaskfileBuffer)) /*use BT file efuse mask.*/ + data[i] = 0xff; + else + RTW_INFO("data[%x] = %x\n", i, data[i]); + } else { + if (efuse_IsBT_Masked(padapter, addr + i)) /*use drv internal efuse mask.*/ + data[i] = 0xff; + else + RTW_INFO("data[%x] = %x\n", i, data[i]); + } + } + } +#endif /*CONFIG_BT_EFUSE_MASK*/ +} + +u8 rtw_BT_efuse_map_read(PADAPTER adapter, u16 addr, u16 cnts, u8 *data) +{ + hal_ReadEFuse_BT_logic_map(adapter, addr, cnts, data); + + rtw_bt_mask_map_read(adapter, addr, cnts, data); + + return _SUCCESS; +} + + +static u16 +hal_EfuseGetCurrentSize_BT( + PADAPTER padapter, + u8 bPseudoTest) +{ +#ifdef HAL_EFUSE_MEMORY + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + PEFUSE_HAL pEfuseHal = &pHalData->EfuseHal; +#endif + u16 btusedbytes; + u16 efuse_addr; + u8 bank, startBank; + u8 hoffset = 0, hworden = 0; + u8 efuse_data, word_cnts = 0; + u16 retU2 = 0; + + + btusedbytes = fakeBTEfuseUsedBytes; + + efuse_addr = (u16)((btusedbytes % EFUSE_BT_REAL_BANK_CONTENT_LEN)); + startBank = (u8)(1 + (btusedbytes / EFUSE_BT_REAL_BANK_CONTENT_LEN)); + + RTW_INFO("%s: start from bank=%d addr=0x%X\n", __FUNCTION__, startBank, efuse_addr); + retU2 = EFUSE_BT_REAL_CONTENT_LEN - EFUSE_PROTECT_BYTES_BANK; + + for (bank = startBank; bank < 3; bank++) { + if (hal_EfuseSwitchToBank(padapter, bank, bPseudoTest) == _FALSE) { + RTW_ERR("%s: switch bank(%d) Fail!!\n", __FUNCTION__, bank); + /* bank = EFUSE_MAX_BANK; */ + break; + } + + /* only when bank is switched we have to reset the efuse_addr. */ + if (bank != startBank) + efuse_addr = 0; + + + while (AVAILABLE_EFUSE_ADDR(efuse_addr)) { + if (rtw_efuse_bt_access(padapter, _FALSE, efuse_addr, 1, &efuse_data) == _FALSE) { + RTW_ERR("%s: efuse_OneByteRead Fail! addr=0x%X !!\n", __FUNCTION__, efuse_addr); + /* bank = EFUSE_MAX_BANK; */ + break; + } + RTW_INFO("%s: efuse_OneByteRead ! addr=0x%X !efuse_data=0x%X! bank =%d\n", __FUNCTION__, efuse_addr, efuse_data, bank); + + if (efuse_data == 0xFF) + break; + + if (EXT_HEADER(efuse_data)) { + hoffset = GET_HDR_OFFSET_2_0(efuse_data); + efuse_addr++; + rtw_efuse_bt_access(padapter, _FALSE, efuse_addr, 1, &efuse_data); + RTW_INFO("%s: efuse_OneByteRead EXT_HEADER ! addr=0x%X !efuse_data=0x%X! bank =%d\n", __FUNCTION__, efuse_addr, efuse_data, bank); + + if (ALL_WORDS_DISABLED(efuse_data)) { + efuse_addr++; + continue; + } + + /* hoffset = ((hoffset & 0xE0) >> 5) | ((efuse_data & 0xF0) >> 1); */ + hoffset |= ((efuse_data & 0xF0) >> 1); + hworden = efuse_data & 0x0F; + } else { + hoffset = (efuse_data >> 4) & 0x0F; + hworden = efuse_data & 0x0F; + } + + RTW_INFO(FUNC_ADPT_FMT": Offset=%d Worden=%#X\n", + FUNC_ADPT_ARG(padapter), hoffset, hworden); + + word_cnts = Efuse_CalculateWordCnts(hworden); + /* read next header */ + efuse_addr += (word_cnts * 2) + 1; + } + /* Check if we need to check next bank efuse */ + if (efuse_addr < retU2) + break;/* don't need to check next bank. */ + } + retU2 = ((bank - 1) * EFUSE_BT_REAL_BANK_CONTENT_LEN) + efuse_addr; + + fakeBTEfuseUsedBytes = retU2; + RTW_INFO("%s: CurrentSize=%d\n", __FUNCTION__, retU2); + return retU2; +} + +#ifdef CONFIG_RTL8822C +void rtw_pre_bt_efuse(PADAPTER padapter) +{ + char pgdata[4] = {0x72, 0x80, 0x14, 0x90}; /*BT 5M PLL*/ + u8 status = 1; + u8 bkmask; + BOOLEAN bt_en; + + bkmask = padapter->registrypriv.boffefusemask; + padapter->registrypriv.boffefusemask = 1; + + bt_en = rtw_read8(padapter, 0x6A) & BIT2 ? _TRUE : _FALSE; + if (IS_HARDWARE_TYPE_8822C(padapter) && bt_en == _TRUE) { + status = rtw_BT_efuse_map_write(padapter, 0x1f8, 4, pgdata); + RTW_INFO("%s done!!!\n", __FUNCTION__); + } + if (status == _FAIL) + RTW_INFO("%s: fail\n", __FUNCTION__); + padapter->registrypriv.boffefusemask = bkmask; +} +#endif + +u8 rtw_BT_efuse_map_write(PADAPTER adapter, u16 addr, u16 cnts, u8 *data) +{ +#define RT_ASSERT_RET(expr) \ + if (!(expr)) { \ + printk("Assertion failed! %s at ......\n", #expr); \ + printk(" ......%s,%s, line=%d\n",__FILE__, __FUNCTION__, __LINE__); \ + return _FAIL; \ + } + + u8 offset, word_en; + u8 *efuse = NULL; + u8 *map; + u8 newdata[PGPKT_DATA_SIZE]; + s32 i = 0, j = 0, idx = 0, chk_total_byte = 0; + u8 ret = _SUCCESS; + u16 mapLen = 1024; + u16 startAddr = 0; + + if ((addr + cnts) > mapLen) + return _FAIL; + + RT_ASSERT_RET(PGPKT_DATA_SIZE == 8); /* have to be 8 byte alignment */ + RT_ASSERT_RET((mapLen & 0x7) == 0); /* have to be PGPKT_DATA_SIZE alignment for memcpy */ + + efuse = rtw_zmalloc(mapLen); + if (!efuse) + return _FAIL; + + map = rtw_zmalloc(mapLen); + if (map == NULL) { + rtw_mfree(efuse, mapLen); + return _FAIL; + } + + _rtw_memset(map, 0xFF, mapLen); + + ret = rtw_BT_efuse_map_read(adapter, 0, mapLen, map); + if (ret == _FAIL) + goto exit; + + _rtw_memcpy(efuse , map, mapLen); + _rtw_memcpy(efuse + addr, data, cnts); +#ifdef CONFIG_BT_EFUSE_MASK + if (adapter->registrypriv.boffefusemask == 0) { + for (i = 0; i < cnts; i++) { + if (adapter->registrypriv.bBTFileMaskEfuse == _TRUE) { + if (rtw_file_efuse_IsMasked(adapter, addr + i, btmaskfileBuffer)) /*use file efuse mask. */ + efuse[addr + i] = map[addr + i]; + } else { + if (efuse_IsBT_Masked(adapter, addr + i)) + efuse[addr + i] = map[addr + i]; + } + RTW_INFO("%s , efuse[%x] = %x, map = %x\n", __func__, addr + i, efuse[ addr + i], map[addr + i]); + } + } +#endif /*CONFIG_BT_EFUSE_MASK*/ + /* precheck pg efuse data byte*/ + chk_total_byte = 0; + idx = 0; + offset = (addr >> 3); + + while (idx < cnts) { + word_en = 0xF; + j = (addr + idx) & 0x7; + for (i = j; i < PGPKT_DATA_SIZE && idx < cnts; i++, idx++) { + if (efuse[addr + idx] != map[addr + idx]) + word_en &= ~BIT(i >> 1); + } + + if (word_en != 0xF) { + chk_total_byte += Efuse_CalculateWordCnts(word_en) * 2; + + if (offset >= EFUSE_MAX_SECTION_BASE) /* Over EFUSE_MAX_SECTION 16 for 2 ByteHeader */ + chk_total_byte += 2; + else + chk_total_byte += 1; + } + + offset++; + } + + RTW_INFO("Total PG bytes Count = %d\n", chk_total_byte); + startAddr = hal_EfuseGetCurrentSize_BT(adapter, _FALSE); + RTW_INFO("%s: startAddr=%#X\n", __func__, startAddr); + + if (!AVAILABLE_EFUSE_ADDR(startAddr + chk_total_byte)) { + RTW_INFO("%s: startAddr(0x%X) + PG data len %d >= efuse BT available offset (0x%X)\n", + __func__, startAddr, chk_total_byte, EFUSE_BT_REAL_CONTENT_LEN - EFUSE_PROTECT_BYTES_BANK); + ret = _FAIL; + goto exit; + } + + idx = 0; + offset = (addr >> 3); + while (idx < cnts) { + word_en = 0xF; + j = (addr + idx) & 0x7; + _rtw_memcpy(newdata, &map[offset << 3], PGPKT_DATA_SIZE); + for (i = j; i < PGPKT_DATA_SIZE && idx < cnts; i++, idx++) { + if (efuse[addr + idx] != map[addr + idx]) { + word_en &= ~BIT(i >> 1); + newdata[i] = efuse[addr + idx]; + } + } + + if (word_en != 0xF) { + ret = EfusePgPacketWrite_BT(adapter, offset, word_en, newdata, _FALSE); + RTW_INFO("offset=%x\n", offset); + RTW_INFO("word_en=%x\n", word_en); + RTW_INFO("%s: data=", __FUNCTION__); + for (i = 0; i < PGPKT_DATA_SIZE; i++) + RTW_INFO("0x%02X ", newdata[i]); + RTW_INFO("\n"); + if (ret == _FAIL) + break; + } + offset++; + } +exit: + if (efuse) + rtw_mfree(efuse, mapLen); + if (map) + rtw_mfree(map, mapLen); + return ret; +} + +void hal_ReadEFuse_BT_logic_map( + PADAPTER padapter, + u16 _offset, + u16 _size_byte, + u8 *pbuf +) +{ + + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + + u8 *efuseTbl, *phyefuse; + u8 bank; + u16 eFuse_Addr = 0; + u8 efuseHeader, efuseExtHdr, efuseData; + u8 offset, wden; + u16 i, total, used; + u8 efuse_usage; + + + /* */ + /* Do NOT excess total size of EFuse table. Added by Roger, 2008.11.10. */ + /* */ + if ((_offset + _size_byte) > EFUSE_BT_MAP_LEN) { + RTW_INFO("%s: Invalid offset(%#x) with read bytes(%#x)!!\n", __FUNCTION__, _offset, _size_byte); + return; + } + + efuseTbl = rtw_malloc(EFUSE_BT_MAP_LEN); + phyefuse = rtw_malloc(EFUSE_BT_REAL_CONTENT_LEN); + if (efuseTbl == NULL || phyefuse == NULL) { + RTW_INFO("%s: efuseTbl or phyefuse malloc fail!\n", __FUNCTION__); + goto exit; + } + + /* 0xff will be efuse default value instead of 0x00. */ + _rtw_memset(efuseTbl, 0xFF, EFUSE_BT_MAP_LEN); + _rtw_memset(phyefuse, 0xFF, EFUSE_BT_REAL_CONTENT_LEN); + + if (rtw_efuse_bt_access(padapter, _FALSE, 0, EFUSE_BT_REAL_CONTENT_LEN, phyefuse)) + dump_buf(phyefuse, EFUSE_BT_REAL_BANK_CONTENT_LEN); + + total = BANK_NUM; + for (bank = 1; bank <= total; bank++) { /* 8723d Max bake 0~2 */ + eFuse_Addr = 0; + + while (AVAILABLE_EFUSE_ADDR(eFuse_Addr)) { + /* ReadEFuseByte(padapter, eFuse_Addr++, &efuseHeader, bPseudoTest); */ + efuseHeader = phyefuse[eFuse_Addr++]; + + if (efuseHeader == 0xFF) + break; + RTW_INFO("%s: efuse[%#X]=0x%02x (header)\n", __FUNCTION__, (((bank - 1) * EFUSE_BT_REAL_CONTENT_LEN) + eFuse_Addr - 1), efuseHeader); + + /* Check PG header for section num. */ + if (EXT_HEADER(efuseHeader)) { /* extended header */ + offset = GET_HDR_OFFSET_2_0(efuseHeader); + RTW_INFO("%s: extended header offset_2_0=0x%X\n", __FUNCTION__, offset); + + /* ReadEFuseByte(padapter, eFuse_Addr++, &efuseExtHdr, bPseudoTest); */ + efuseExtHdr = phyefuse[eFuse_Addr++]; + + RTW_INFO("%s: efuse[%#X]=0x%02x (ext header)\n", __FUNCTION__, (((bank - 1) * EFUSE_BT_REAL_CONTENT_LEN) + eFuse_Addr - 1), efuseExtHdr); + if (ALL_WORDS_DISABLED(efuseExtHdr)) + continue; + + offset |= ((efuseExtHdr & 0xF0) >> 1); + wden = (efuseExtHdr & 0x0F); + } else { + offset = ((efuseHeader >> 4) & 0x0f); + wden = (efuseHeader & 0x0f); + } + + if (offset < EFUSE_BT_MAX_SECTION) { + u16 addr; + + /* Get word enable value from PG header */ + RTW_INFO("%s: Offset=%d Worden=%#X\n", __FUNCTION__, offset, wden); + + addr = offset * PGPKT_DATA_SIZE; + for (i = 0; i < EFUSE_MAX_WORD_UNIT; i++) { + /* Check word enable condition in the section */ + if (!(wden & (0x01 << i))) { + efuseData = 0; + /* ReadEFuseByte(padapter, eFuse_Addr++, &efuseData, bPseudoTest); */ + efuseData = phyefuse[eFuse_Addr++]; + + RTW_INFO("%s: efuse[%#X]=0x%02X\n", __FUNCTION__, eFuse_Addr - 1, efuseData); + efuseTbl[addr] = efuseData; + + efuseData = 0; + /* ReadEFuseByte(padapter, eFuse_Addr++, &efuseData, bPseudoTest); */ + efuseData = phyefuse[eFuse_Addr++]; + + RTW_INFO("%s: efuse[%#X]=0x%02X\n", __FUNCTION__, eFuse_Addr - 1, efuseData); + efuseTbl[addr + 1] = efuseData; + } + addr += 2; + } + } else { + RTW_INFO("%s: offset(%d) is illegal!!\n", __FUNCTION__, offset); + eFuse_Addr += Efuse_CalculateWordCnts(wden) * 2; + } + } + + if ((eFuse_Addr - 1) < total) { + RTW_INFO("%s: bank(%d) data end at %#x\n", __FUNCTION__, bank, eFuse_Addr - 1); + break; + } + } + + /* switch bank back to bank 0 for later BT and wifi use. */ + //hal_EfuseSwitchToBank(padapter, 0, bPseudoTest); + + /* Copy from Efuse map to output pointer memory!!! */ + for (i = 0; i < _size_byte; i++) + pbuf[i] = efuseTbl[_offset + i]; + /* Calculate Efuse utilization */ + total = EFUSE_BT_REAL_BANK_CONTENT_LEN; + + used = eFuse_Addr - 1; + + if (total) + efuse_usage = (u8)((used * 100) / total); + else + efuse_usage = 100; + + fakeBTEfuseUsedBytes = used; + RTW_INFO("%s: BTEfuseUsed last Bytes = %#x\n", __FUNCTION__, fakeBTEfuseUsedBytes); + +exit: + if (efuseTbl) + rtw_mfree(efuseTbl, EFUSE_BT_MAP_LEN); + if (phyefuse) + rtw_mfree(phyefuse, EFUSE_BT_REAL_BANK_CONTENT_LEN); +} + + +static u8 hal_EfusePartialWriteCheck( + PADAPTER padapter, + u8 efuseType, + u16 *pAddr, + PPGPKT_STRUCT pTargetPkt, + u8 bPseudoTest) +{ + u8 bRet = _FALSE; + u16 startAddr = 0, efuse_max_available_len = EFUSE_BT_REAL_BANK_CONTENT_LEN, efuse_max = EFUSE_BT_REAL_BANK_CONTENT_LEN; + u8 efuse_data = 0; + + startAddr = (u16)fakeBTEfuseUsedBytes; + + startAddr %= efuse_max; + RTW_INFO("%s: startAddr=%#X\n", __FUNCTION__, startAddr); + + while (1) { + if (startAddr >= efuse_max_available_len) { + bRet = _FALSE; + RTW_INFO("%s: startAddr(%d) >= efuse_max_available_len(%d)\n", + __FUNCTION__, startAddr, efuse_max_available_len); + break; + } + if (rtw_efuse_bt_access(padapter, _FALSE, startAddr, 1, &efuse_data)&& (efuse_data != 0xFF)) { + bRet = _FALSE; + RTW_INFO("%s: Something Wrong! last bytes(%#X=0x%02X) is not 0xFF\n", + __FUNCTION__, startAddr, efuse_data); + break; + } else { + /* not used header, 0xff */ + *pAddr = startAddr; + /* RTW_INFO("%s: Started from unused header offset=%d\n", __FUNCTION__, startAddr)); */ + bRet = _TRUE; + break; + } + } + + return bRet; +} + + +static u8 hal_EfusePgPacketWrite2ByteHeader( + PADAPTER padapter, + u8 efuseType, + u16 *pAddr, + PPGPKT_STRUCT pTargetPkt, + u8 bPseudoTest) +{ + u16 efuse_addr, efuse_max_available_len = EFUSE_BT_REAL_BANK_CONTENT_LEN; + u8 pg_header = 0, tmp_header = 0; + u8 repeatcnt = 0; + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + efuse_addr = *pAddr; + if (efuse_addr >= efuse_max_available_len) { + RTW_INFO("%s: addr(%d) over avaliable(%d)!!\n", __FUNCTION__, efuse_addr, efuse_max_available_len); + return _FALSE; + } + + pg_header = ((pTargetPkt->offset & 0x07) << 5) | 0x0F; + /* RTW_INFO("%s: pg_header=0x%x\n", __FUNCTION__, pg_header); */ + + do { + + rtw_efuse_bt_access(padapter, _TRUE, efuse_addr, 1, &pg_header); + rtw_efuse_bt_access(padapter, _FALSE, efuse_addr, 1, &tmp_header); + + if (tmp_header != 0xFF) + break; + if (repeatcnt++ > EFUSE_REPEAT_THRESHOLD_) { + RTW_INFO("%s: Repeat over limit for pg_header!!\n", __FUNCTION__); + return _FALSE; + } + } while (1); + + if (tmp_header != pg_header) { + RTW_ERR("%s: PG Header Fail!!(pg=0x%02X read=0x%02X)\n", __FUNCTION__, pg_header, tmp_header); + return _FALSE; + } + + /* to write ext_header */ + efuse_addr++; + pg_header = ((pTargetPkt->offset & 0x78) << 1) | pTargetPkt->word_en; + + do { + rtw_efuse_bt_access(padapter, _TRUE, efuse_addr, 1, &pg_header); + rtw_efuse_bt_access(padapter, _FALSE, efuse_addr, 1, &tmp_header); + + if (tmp_header != 0xFF) + break; + if (repeatcnt++ > EFUSE_REPEAT_THRESHOLD_) { + RTW_INFO("%s: Repeat over limit for ext_header!!\n", __FUNCTION__); + return _FALSE; + } + } while (1); + + if (tmp_header != pg_header) { /* offset PG fail */ + RTW_ERR("%s: PG EXT Header Fail!!(pg=0x%02X read=0x%02X)\n", __FUNCTION__, pg_header, tmp_header); + return _FALSE; + } + + *pAddr = efuse_addr; + + return _TRUE; +} + + +static u8 hal_EfusePgPacketWrite1ByteHeader( + PADAPTER pAdapter, + u8 efuseType, + u16 *pAddr, + PPGPKT_STRUCT pTargetPkt, + u8 bPseudoTest) +{ + u8 pg_header = 0, tmp_header = 0; + u16 efuse_addr = *pAddr; + u8 repeatcnt = 0; + + + /* RTW_INFO("%s\n", __FUNCTION__); */ + pg_header = ((pTargetPkt->offset << 4) & 0xf0) | pTargetPkt->word_en; + + do { + rtw_efuse_bt_access(pAdapter, _TRUE, efuse_addr, 1, &pg_header); + rtw_efuse_bt_access(pAdapter, _FALSE, efuse_addr, 1, &tmp_header); + + if (tmp_header != 0xFF) + break; + if (repeatcnt++ > EFUSE_REPEAT_THRESHOLD_) { + RTW_INFO("%s: Repeat over limit for pg_header!!\n", __FUNCTION__); + return _FALSE; + } + } while (1); + + if (tmp_header != pg_header) { + RTW_ERR("%s: PG Header Fail!!(pg=0x%02X read=0x%02X)\n", __FUNCTION__, pg_header, tmp_header); + return _FALSE; + } + + *pAddr = efuse_addr; + + return _TRUE; +} + +static u8 hal_EfusePgPacketWriteHeader( + PADAPTER padapter, + u8 efuseType, + u16 *pAddr, + PPGPKT_STRUCT pTargetPkt, + u8 bPseudoTest) +{ + u8 bRet = _FALSE; + + if (pTargetPkt->offset >= EFUSE_MAX_SECTION_BASE) + bRet = hal_EfusePgPacketWrite2ByteHeader(padapter, efuseType, pAddr, pTargetPkt, bPseudoTest); + else + bRet = hal_EfusePgPacketWrite1ByteHeader(padapter, efuseType, pAddr, pTargetPkt, bPseudoTest); + + return bRet; +} + + +static u8 +Hal_EfuseWordEnableDataWrite( + PADAPTER padapter, + u16 efuse_addr, + u8 word_en, + u8 *data, + u8 bPseudoTest) +{ + u16 tmpaddr = 0; + u16 start_addr = efuse_addr; + u8 badworden = 0x0F; + u8 tmpdata[PGPKT_DATA_SIZE]; + + + /* RTW_INFO("%s: efuse_addr=%#x word_en=%#x\n", __FUNCTION__, efuse_addr, word_en); */ + _rtw_memset(tmpdata, 0xFF, PGPKT_DATA_SIZE); + + if (!(word_en & BIT(0))) { + tmpaddr = start_addr; + rtw_efuse_bt_access(padapter, _TRUE, start_addr++, 1, &data[0]); + rtw_efuse_bt_access(padapter, _TRUE, start_addr++, 1, &data[1]); + rtw_efuse_bt_access(padapter, _FALSE, tmpaddr, 1, &tmpdata[0]); + rtw_efuse_bt_access(padapter, _FALSE, tmpaddr + 1, 1, &tmpdata[1]); + if ((data[0] != tmpdata[0]) || (data[1] != tmpdata[1])) + badworden &= (~BIT(0)); + } + if (!(word_en & BIT(1))) { + tmpaddr = start_addr; + rtw_efuse_bt_access(padapter, _TRUE, start_addr++, 1, &data[2]); + rtw_efuse_bt_access(padapter, _TRUE, start_addr++, 1, &data[3]); + rtw_efuse_bt_access(padapter, _FALSE, tmpaddr, 1, &tmpdata[2]); + rtw_efuse_bt_access(padapter, _FALSE, tmpaddr + 1, 1, &tmpdata[3]); + if ((data[2] != tmpdata[2]) || (data[3] != tmpdata[3])) + badworden &= (~BIT(1)); + } + if (!(word_en & BIT(2))) { + tmpaddr = start_addr; + rtw_efuse_bt_access(padapter, _TRUE, start_addr++, 1, &data[4]); + rtw_efuse_bt_access(padapter, _TRUE, start_addr++, 1, &data[5]); + rtw_efuse_bt_access(padapter, _FALSE, tmpaddr, 1, &tmpdata[4]); + rtw_efuse_bt_access(padapter, _FALSE, tmpaddr + 1, 1, &tmpdata[5]); + if ((data[4] != tmpdata[4]) || (data[5] != tmpdata[5])) + badworden &= (~BIT(2)); + } + if (!(word_en & BIT(3))) { + tmpaddr = start_addr; + rtw_efuse_bt_access(padapter, _TRUE, start_addr++, 1, &data[6]); + rtw_efuse_bt_access(padapter, _TRUE, start_addr++, 1, &data[7]); + rtw_efuse_bt_access(padapter, _FALSE, tmpaddr, 1, &tmpdata[6]); + rtw_efuse_bt_access(padapter, _FALSE, tmpaddr + 1, 1, &tmpdata[7]); + + if ((data[6] != tmpdata[6]) || (data[7] != tmpdata[7])) + badworden &= (~BIT(3)); + } + + return badworden; +} + +static void +hal_EfuseConstructPGPkt( + u8 offset, + u8 word_en, + u8 *pData, + PPGPKT_STRUCT pTargetPkt) +{ + _rtw_memset(pTargetPkt->data, 0xFF, PGPKT_DATA_SIZE); + pTargetPkt->offset = offset; + pTargetPkt->word_en = word_en; + efuse_WordEnableDataRead(word_en, pData, pTargetPkt->data); + pTargetPkt->word_cnts = Efuse_CalculateWordCnts(pTargetPkt->word_en); +} + +static u8 +hal_EfusePgPacketWriteData( + PADAPTER pAdapter, + u8 efuseType, + u16 *pAddr, + PPGPKT_STRUCT pTargetPkt, + u8 bPseudoTest) +{ + u16 efuse_addr; + u8 badworden; + + efuse_addr = *pAddr; + badworden = Hal_EfuseWordEnableDataWrite(pAdapter, efuse_addr + 1, pTargetPkt->word_en, pTargetPkt->data, bPseudoTest); + if (badworden != 0x0F) { + RTW_INFO("%s: Fail!!\n", __FUNCTION__); + return _FALSE; + } else + RTW_INFO("%s: OK!!\n", __FUNCTION__); + + return _TRUE; +} + +u8 efuse_OneByteRead(struct _ADAPTER *a, u16 addr, u8 *data, u8 bPseudoTest) +{ + struct dvobj_priv *d; + int err; + u8 ret = _TRUE; + + d = adapter_to_dvobj(a); + err = rtw_halmac_read_physical_efuse(d, addr, 1, data); + if (err) { + RTW_ERR("%s: addr=0x%x FAIL!!!\n", __FUNCTION__, addr); + ret = _FALSE; + } + + return ret; + +} + + +static u8 +hal_BT_EfusePgCheckAvailableAddr( + PADAPTER pAdapter, + u8 bPseudoTest) +{ + u16 max_available = EFUSE_BT_REAL_CONTENT_LEN - EFUSE_PROTECT_BYTES_BANK; + u16 current_size = 0; + + RTW_INFO("%s: max_available=%d\n", __FUNCTION__, max_available); + current_size = hal_EfuseGetCurrentSize_BT(pAdapter, bPseudoTest); + if (current_size >= max_available) { + RTW_INFO("%s: Error!! current_size(%d)>max_available(%d)\n", __FUNCTION__, current_size, max_available); + return _FALSE; + } + return _TRUE; +} + +u8 EfusePgPacketWrite_BT( + PADAPTER pAdapter, + u8 offset, + u8 word_en, + u8 *pData, + u8 bPseudoTest) +{ + PGPKT_STRUCT targetPkt; + u16 startAddr = 0; + u8 efuseType = EFUSE_BT; + + if (!hal_BT_EfusePgCheckAvailableAddr(pAdapter, bPseudoTest)) + return _FALSE; + + hal_EfuseConstructPGPkt(offset, word_en, pData, &targetPkt); + + if (!hal_EfusePartialWriteCheck(pAdapter, efuseType, &startAddr, &targetPkt, bPseudoTest)) + return _FALSE; + + if (!hal_EfusePgPacketWriteHeader(pAdapter, efuseType, &startAddr, &targetPkt, bPseudoTest)) + return _FALSE; + + if (!hal_EfusePgPacketWriteData(pAdapter, efuseType, &startAddr, &targetPkt, bPseudoTest)) + return _FALSE; + + return _TRUE; +} + + +#else /* !RTW_HALMAC */ +/* ------------------------------------------------------------------------------ */ +#define REG_EFUSE_CTRL 0x0030 +#define EFUSE_CTRL REG_EFUSE_CTRL /* E-Fuse Control. */ +/* ------------------------------------------------------------------------------ */ + + +BOOLEAN +Efuse_Read1ByteFromFakeContent( + PADAPTER pAdapter, + u16 Offset, + u8 *Value); +BOOLEAN +Efuse_Read1ByteFromFakeContent( + PADAPTER pAdapter, + u16 Offset, + u8 *Value) +{ + if (Offset >= EFUSE_MAX_HW_SIZE) + return _FALSE; + /* DbgPrint("Read fake content, offset = %d\n", Offset); */ + if (fakeEfuseBank == 0) + *Value = fakeEfuseContent[Offset]; + else + *Value = fakeBTEfuseContent[fakeEfuseBank - 1][Offset]; + return _TRUE; +} + +BOOLEAN +Efuse_Write1ByteToFakeContent( + PADAPTER pAdapter, + u16 Offset, + u8 Value); +BOOLEAN +Efuse_Write1ByteToFakeContent( + PADAPTER pAdapter, + u16 Offset, + u8 Value) +{ + if (Offset >= EFUSE_MAX_HW_SIZE) + return _FALSE; + if (fakeEfuseBank == 0) + fakeEfuseContent[Offset] = Value; + else + fakeBTEfuseContent[fakeEfuseBank - 1][Offset] = Value; + return _TRUE; +} + +/*----------------------------------------------------------------------------- + * Function: Efuse_PowerSwitch + * + * Overview: When we want to enable write operation, we should change to + * pwr on state. When we stop write, we should switch to 500k mode + * and disable LDO 2.5V. + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/17/2008 MHC Create Version 0. + * + *---------------------------------------------------------------------------*/ +void +Efuse_PowerSwitch( + PADAPTER pAdapter, + u8 bWrite, + u8 PwrState) +{ + pAdapter->hal_func.EfusePowerSwitch(pAdapter, bWrite, PwrState); +} + +void +BTEfuse_PowerSwitch( + PADAPTER pAdapter, + u8 bWrite, + u8 PwrState) +{ + if (pAdapter->hal_func.BTEfusePowerSwitch) + pAdapter->hal_func.BTEfusePowerSwitch(pAdapter, bWrite, PwrState); +} + +/*----------------------------------------------------------------------------- + * Function: efuse_GetCurrentSize + * + * Overview: Get current efuse size!!! + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/16/2008 MHC Create Version 0. + * + *---------------------------------------------------------------------------*/ +u16 +Efuse_GetCurrentSize( + PADAPTER pAdapter, + u8 efuseType, + BOOLEAN bPseudoTest) +{ + u16 ret = 0; + + ret = pAdapter->hal_func.EfuseGetCurrentSize(pAdapter, efuseType, bPseudoTest); + + return ret; +} + +/* + * Description: + * Execute E-Fuse read byte operation. + * Refered from SD1 Richard. + * + * Assumption: + * 1. Boot from E-Fuse and successfully auto-load. + * 2. PASSIVE_LEVEL (USB interface) + * + * Created by Roger, 2008.10.21. + * */ +void +ReadEFuseByte( + PADAPTER Adapter, + u16 _offset, + u8 *pbuf, + BOOLEAN bPseudoTest) +{ + u32 value32; + u8 readbyte; + u16 retry; + /* systime start=rtw_get_current_time(); */ + + if (bPseudoTest) { + Efuse_Read1ByteFromFakeContent(Adapter, _offset, pbuf); + return; + } + if (IS_HARDWARE_TYPE_8723B(Adapter)) { + /* <20130121, Kordan> For SMIC S55 EFUSE specificatoin. */ + /* 0x34[11]: SW force PGMEN input of efuse to high. (for the bank selected by 0x34[9:8]) */ + phy_set_mac_reg(Adapter, EFUSE_TEST, BIT11, 0); + } + /* Write Address */ + rtw_write8(Adapter, EFUSE_CTRL + 1, (_offset & 0xff)); + readbyte = rtw_read8(Adapter, EFUSE_CTRL + 2); + rtw_write8(Adapter, EFUSE_CTRL + 2, ((_offset >> 8) & 0x03) | (readbyte & 0xfc)); + + /* Write bit 32 0 */ + readbyte = rtw_read8(Adapter, EFUSE_CTRL + 3); + rtw_write8(Adapter, EFUSE_CTRL + 3, (readbyte & 0x7f)); + + /* Check bit 32 read-ready */ + retry = 0; + value32 = rtw_read32(Adapter, EFUSE_CTRL); + /* while(!(((value32 >> 24) & 0xff) & 0x80) && (retry<10)) */ + while (!(((value32 >> 24) & 0xff) & 0x80) && (retry < 10000)) { + value32 = rtw_read32(Adapter, EFUSE_CTRL); + retry++; + } + + /* 20100205 Joseph: Add delay suggested by SD1 Victor. */ + /* This fix the problem that Efuse read error in high temperature condition. */ + /* Designer says that there shall be some delay after ready bit is set, or the */ + /* result will always stay on last data we read. */ + rtw_udelay_os(50); + value32 = rtw_read32(Adapter, EFUSE_CTRL); + + *pbuf = (u8)(value32 & 0xff); + /* RTW_INFO("ReadEFuseByte _offset:%08u, in %d ms\n",_offset ,rtw_get_passing_time_ms(start)); */ + +} + +/* + * Description: + * 1. Execute E-Fuse read byte operation according as map offset and + * save to E-Fuse table. + * 2. Refered from SD1 Richard. + * + * Assumption: + * 1. Boot from E-Fuse and successfully auto-load. + * 2. PASSIVE_LEVEL (USB interface) + * + * Created by Roger, 2008.10.21. + * + * 2008/12/12 MH 1. Reorganize code flow and reserve bytes. and add description. + * 2. Add efuse utilization collect. + * 2008/12/22 MH Read Efuse must check if we write section 1 data again!!! Sec1 + * write addr must be after sec5. + * */ + +void +efuse_ReadEFuse( + PADAPTER Adapter, + u8 efuseType, + u16 _offset, + u16 _size_byte, + u8 *pbuf, + BOOLEAN bPseudoTest +); +void +efuse_ReadEFuse( + PADAPTER Adapter, + u8 efuseType, + u16 _offset, + u16 _size_byte, + u8 *pbuf, + BOOLEAN bPseudoTest +) +{ + Adapter->hal_func.ReadEFuse(Adapter, efuseType, _offset, _size_byte, pbuf, bPseudoTest); +} + +void +EFUSE_GetEfuseDefinition( + PADAPTER pAdapter, + u8 efuseType, + u8 type, + void *pOut, + BOOLEAN bPseudoTest +) +{ + pAdapter->hal_func.EFUSEGetEfuseDefinition(pAdapter, efuseType, type, pOut, bPseudoTest); +} + + +/* 11/16/2008 MH Read one byte from real Efuse. */ +u8 +efuse_OneByteRead( + PADAPTER pAdapter, + u16 addr, + u8 *data, + BOOLEAN bPseudoTest) +{ + u32 tmpidx = 0; + u8 bResult; + u8 readbyte; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + + /* RTW_INFO("===> EFUSE_OneByteRead(), addr = %x\n", addr); */ + /* RTW_INFO("===> EFUSE_OneByteRead() start, 0x34 = 0x%X\n", rtw_read32(pAdapter, EFUSE_TEST)); */ + + if (bPseudoTest) { + bResult = Efuse_Read1ByteFromFakeContent(pAdapter, addr, data); + return bResult; + } + +#ifdef CONFIG_RTL8710B + /* <20171208, Peter>, Dont do the following write16(0x34) */ + if (IS_HARDWARE_TYPE_8710B(pAdapter)) { + bResult = pAdapter->hal_func.efuse_indirect_read4(pAdapter, addr, data); + return bResult; + } +#endif + + if (IS_HARDWARE_TYPE_8723B(pAdapter) || + (IS_HARDWARE_TYPE_8192E(pAdapter) && (!IS_A_CUT(pHalData->version_id))) || + (IS_VENDOR_8188E_I_CUT_SERIES(pAdapter)) || (IS_CHIP_VENDOR_SMIC(pHalData->version_id)) + ) { + /* <20130121, Kordan> For SMIC EFUSE specificatoin. */ + /* 0x34[11]: SW force PGMEN input of efuse to high. (for the bank selected by 0x34[9:8]) */ + /* phy_set_mac_reg(pAdapter, 0x34, BIT11, 0); */ + rtw_write16(pAdapter, 0x34, rtw_read16(pAdapter, 0x34) & (~BIT11)); + } + + /* -----------------e-fuse reg ctrl --------------------------------- */ + /* address */ + rtw_write8(pAdapter, EFUSE_CTRL + 1, (u8)(addr & 0xff)); + rtw_write8(pAdapter, EFUSE_CTRL + 2, ((u8)((addr >> 8) & 0x03)) | + (rtw_read8(pAdapter, EFUSE_CTRL + 2) & 0xFC)); + + /* rtw_write8(pAdapter, EFUSE_CTRL+3, 0x72); */ /* read cmd */ + /* Write bit 32 0 */ + readbyte = rtw_read8(pAdapter, EFUSE_CTRL + 3); + rtw_write8(pAdapter, EFUSE_CTRL + 3, (readbyte & 0x7f)); + + while (!(0x80 & rtw_read8(pAdapter, EFUSE_CTRL + 3)) && (tmpidx < 1000)) { + rtw_mdelay_os(1); + tmpidx++; + } + if (tmpidx < 100) { + *data = rtw_read8(pAdapter, EFUSE_CTRL); + bResult = _TRUE; + } else { + *data = 0xff; + bResult = _FALSE; + RTW_INFO("%s: [ERROR] addr=0x%x bResult=%d time out 1s !!!\n", __FUNCTION__, addr, bResult); + RTW_INFO("%s: [ERROR] EFUSE_CTRL =0x%08x !!!\n", __FUNCTION__, rtw_read32(pAdapter, EFUSE_CTRL)); + } + + return bResult; +} + +/* 11/16/2008 MH Write one byte to reald Efuse. */ +u8 +efuse_OneByteWrite( + PADAPTER pAdapter, + u16 addr, + u8 data, + BOOLEAN bPseudoTest) +{ + u8 tmpidx = 0; + u8 bResult = _FALSE; + u32 efuseValue = 0; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + + /* RTW_INFO("===> EFUSE_OneByteWrite(), addr = %x data=%x\n", addr, data); */ + /* RTW_INFO("===> EFUSE_OneByteWrite() start, 0x34 = 0x%X\n", rtw_read32(pAdapter, EFUSE_TEST)); */ + + if (bPseudoTest) { + bResult = Efuse_Write1ByteToFakeContent(pAdapter, addr, data); + return bResult; + } + + Efuse_PowerSwitch(pAdapter, _TRUE, _TRUE); + + /* -----------------e-fuse reg ctrl --------------------------------- */ + /* address */ + + + efuseValue = rtw_read32(pAdapter, EFUSE_CTRL); + efuseValue |= (BIT21 | BIT31); + efuseValue &= ~(0x3FFFF); + efuseValue |= ((addr << 8 | data) & 0x3FFFF); + + /* <20130227, Kordan> 8192E MP chip A-cut had better not set 0x34[11] until B-Cut. */ + if (IS_HARDWARE_TYPE_8723B(pAdapter) || + (IS_HARDWARE_TYPE_8192E(pAdapter) && (!IS_A_CUT(pHalData->version_id))) || + (IS_VENDOR_8188E_I_CUT_SERIES(pAdapter)) || (IS_CHIP_VENDOR_SMIC(pHalData->version_id)) + ) { + /* <20130121, Kordan> For SMIC EFUSE specificatoin. */ + /* 0x34[11]: SW force PGMEN input of efuse to high. (for the bank selected by 0x34[9:8]) */ + /* phy_set_mac_reg(pAdapter, 0x34, BIT11, 1); */ + rtw_write16(pAdapter, 0x34, rtw_read16(pAdapter, 0x34) | (BIT11)); + rtw_write32(pAdapter, EFUSE_CTRL, 0x90600000 | ((addr << 8 | data))); + } else + rtw_write32(pAdapter, EFUSE_CTRL, efuseValue); + + rtw_mdelay_os(1); + + while ((0x80 & rtw_read8(pAdapter, EFUSE_CTRL + 3)) && (tmpidx < 100)) { + rtw_mdelay_os(1); + tmpidx++; + } + + if (tmpidx < 100) + bResult = _TRUE; + else { + bResult = _FALSE; + RTW_INFO("%s: [ERROR] addr=0x%x ,efuseValue=0x%x ,bResult=%d time out 1s !!!\n", + __FUNCTION__, addr, efuseValue, bResult); + RTW_INFO("%s: [ERROR] EFUSE_CTRL =0x%08x !!!\n", __FUNCTION__, rtw_read32(pAdapter, EFUSE_CTRL)); + } + + /* disable Efuse program enable */ + if (IS_HARDWARE_TYPE_8723B(pAdapter) || + (IS_HARDWARE_TYPE_8192E(pAdapter) && (!IS_A_CUT(pHalData->version_id))) || + (IS_VENDOR_8188E_I_CUT_SERIES(pAdapter)) || (IS_CHIP_VENDOR_SMIC(pHalData->version_id)) + ) + phy_set_mac_reg(pAdapter, EFUSE_TEST, BIT(11), 0); + + Efuse_PowerSwitch(pAdapter, _TRUE, _FALSE); + + return bResult; +} + +int +Efuse_PgPacketRead(PADAPTER pAdapter, + u8 offset, + u8 *data, + BOOLEAN bPseudoTest) +{ + int ret = 0; + + ret = pAdapter->hal_func.Efuse_PgPacketRead(pAdapter, offset, data, bPseudoTest); + + return ret; +} + +int +Efuse_PgPacketWrite(PADAPTER pAdapter, + u8 offset, + u8 word_en, + u8 *data, + BOOLEAN bPseudoTest) +{ + int ret; + + ret = pAdapter->hal_func.Efuse_PgPacketWrite(pAdapter, offset, word_en, data, bPseudoTest); + + return ret; +} + + +int +Efuse_PgPacketWrite_BT(PADAPTER pAdapter, + u8 offset, + u8 word_en, + u8 *data, + BOOLEAN bPseudoTest) +{ + int ret; + + ret = pAdapter->hal_func.Efuse_PgPacketWrite_BT(pAdapter, offset, word_en, data, bPseudoTest); + + return ret; +} + + +u8 +Efuse_WordEnableDataWrite(PADAPTER pAdapter, + u16 efuse_addr, + u8 word_en, + u8 *data, + BOOLEAN bPseudoTest) +{ + u8 ret = 0; + + ret = pAdapter->hal_func.Efuse_WordEnableDataWrite(pAdapter, efuse_addr, word_en, data, bPseudoTest); + + return ret; +} + +static u8 efuse_read8(PADAPTER padapter, u16 address, u8 *value) +{ + return efuse_OneByteRead(padapter, address, value, _FALSE); +} + +static u8 efuse_write8(PADAPTER padapter, u16 address, u8 *value) +{ + return efuse_OneByteWrite(padapter, address, *value, _FALSE); +} + +/* + * read/wirte raw efuse data + */ +u8 rtw_efuse_access(PADAPTER padapter, u8 bWrite, u16 start_addr, u16 cnts, u8 *data) +{ + int i = 0; + u16 real_content_len = 0, max_available_size = 0; + u8 res = _FAIL ; + u8(*rw8)(PADAPTER, u16, u8 *); + u32 backupRegs[4] = {0}; + + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_REAL_CONTENT_LEN, (void *)&real_content_len, _FALSE); + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_AVAILABLE_EFUSE_BYTES_TOTAL, (void *)&max_available_size, _FALSE); + + if (start_addr > real_content_len) + return _FAIL; + + if (_TRUE == bWrite) { + if ((start_addr + cnts) > max_available_size) + return _FAIL; + rw8 = &efuse_write8; + } else + rw8 = &efuse_read8; + + efuse_PreUpdateAction(padapter, backupRegs); + + Efuse_PowerSwitch(padapter, bWrite, _TRUE); + + /* e-fuse one byte read / write */ + for (i = 0; i < cnts; i++) { + if (start_addr >= real_content_len) { + res = _FAIL; + break; + } + + res = rw8(padapter, start_addr++, data++); + if (_FAIL == res) + break; + } + + Efuse_PowerSwitch(padapter, bWrite, _FALSE); + + efuse_PostUpdateAction(padapter, backupRegs); + + return res; +} +/* ------------------------------------------------------------------------------ */ +u16 efuse_GetMaxSize(PADAPTER padapter) +{ + u16 max_size; + + max_size = 0; + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI , TYPE_AVAILABLE_EFUSE_BYTES_TOTAL, (void *)&max_size, _FALSE); + return max_size; +} +/* ------------------------------------------------------------------------------ */ +u8 efuse_GetCurrentSize(PADAPTER padapter, u16 *size) +{ + Efuse_PowerSwitch(padapter, _FALSE, _TRUE); + *size = Efuse_GetCurrentSize(padapter, EFUSE_WIFI, _FALSE); + Efuse_PowerSwitch(padapter, _FALSE, _FALSE); + + return _SUCCESS; +} +/* ------------------------------------------------------------------------------ */ +u16 efuse_bt_GetMaxSize(PADAPTER padapter) +{ + u16 max_size; + + max_size = 0; + EFUSE_GetEfuseDefinition(padapter, EFUSE_BT , TYPE_AVAILABLE_EFUSE_BYTES_TOTAL, (void *)&max_size, _FALSE); + return max_size; +} + +u8 efuse_bt_GetCurrentSize(PADAPTER padapter, u16 *size) +{ + Efuse_PowerSwitch(padapter, _FALSE, _TRUE); + *size = Efuse_GetCurrentSize(padapter, EFUSE_BT, _FALSE); + Efuse_PowerSwitch(padapter, _FALSE, _FALSE); + + return _SUCCESS; +} + +u8 rtw_efuse_map_read(PADAPTER padapter, u16 addr, u16 cnts, u8 *data) +{ + u16 mapLen = 0; + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, _FALSE); + + if ((addr + cnts) > mapLen) + return _FAIL; + + Efuse_PowerSwitch(padapter, _FALSE, _TRUE); + + efuse_ReadEFuse(padapter, EFUSE_WIFI, addr, cnts, data, _FALSE); + + Efuse_PowerSwitch(padapter, _FALSE, _FALSE); + + return _SUCCESS; +} + +u8 rtw_BT_efuse_map_read(PADAPTER padapter, u16 addr, u16 cnts, u8 *data) +{ + u16 mapLen = 0; + + EFUSE_GetEfuseDefinition(padapter, EFUSE_BT, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, _FALSE); + + if ((addr + cnts) > mapLen) + return _FAIL; + + Efuse_PowerSwitch(padapter, _FALSE, _TRUE); + + efuse_ReadEFuse(padapter, EFUSE_BT, addr, cnts, data, _FALSE); + + Efuse_PowerSwitch(padapter, _FALSE, _FALSE); + + return _SUCCESS; +} + +/* ------------------------------------------------------------------------------ */ +u8 rtw_efuse_map_write(PADAPTER padapter, u16 addr, u16 cnts, u8 *data) +{ +#define RT_ASSERT_RET(expr) \ + if (!(expr)) { \ + printk("Assertion failed! %s at ......\n", #expr); \ + printk(" ......%s,%s, line=%d\n",__FILE__, __FUNCTION__, __LINE__); \ + return _FAIL; \ + } + + u8 *efuse = NULL; + u8 offset, word_en; + u8 *map = NULL; + u8 newdata[PGPKT_DATA_SIZE]; + s32 i, j, idx, chk_total_byte; + u8 ret = _SUCCESS; + u16 mapLen = 0, startAddr = 0, efuse_max_available_len = 0; + u32 backupRegs[4] = {0}; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + PEFUSE_HAL pEfuseHal = &pHalData->EfuseHal; + + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, _FALSE); + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_AVAILABLE_EFUSE_BYTES_TOTAL, &efuse_max_available_len, _FALSE); + + if ((addr + cnts) > mapLen) + return _FAIL; + + RT_ASSERT_RET(PGPKT_DATA_SIZE == 8); /* have to be 8 byte alignment */ + RT_ASSERT_RET((mapLen & 0x7) == 0); /* have to be PGPKT_DATA_SIZE alignment for memcpy */ + + efuse = rtw_zmalloc(mapLen); + if (!efuse) + return _FAIL; + + map = rtw_zmalloc(mapLen); + if (map == NULL) { + rtw_mfree(efuse, mapLen); + return _FAIL; + } + + _rtw_memset(map, 0xFF, mapLen); + + ret = rtw_efuse_map_read(padapter, 0, mapLen, map); + if (ret == _FAIL) + goto exit; + + _rtw_memcpy(efuse , map, mapLen); + _rtw_memcpy(efuse + addr, data, cnts); + + if (padapter->registrypriv.boffefusemask == 0) { + for (i = 0; i < cnts; i++) { + if (padapter->registrypriv.bFileMaskEfuse == _TRUE) { + if (rtw_file_efuse_IsMasked(padapter, addr + i, maskfileBuffer)) /*use file efuse mask. */ + efuse[addr + i] = map[addr + i]; + } else { + if (efuse_IsMasked(padapter, addr + i)) + efuse[addr + i] = map[addr + i]; + } + RTW_INFO("%s , data[%d] = %x, map[addr+i]= %x\n", __func__, addr + i, efuse[ addr + i], map[addr + i]); + } + } + /*Efuse_PowerSwitch(padapter, _TRUE, _TRUE);*/ + + chk_total_byte = 0; + idx = 0; + offset = (addr >> 3); + + while (idx < cnts) { + word_en = 0xF; + j = (addr + idx) & 0x7; + for (i = j; i < PGPKT_DATA_SIZE && idx < cnts; i++, idx++) { + if (efuse[addr + idx] != map[addr + idx]) + word_en &= ~BIT(i >> 1); + } + + if (word_en != 0xF) { + chk_total_byte += Efuse_CalculateWordCnts(word_en) * 2; + + if (offset >= EFUSE_MAX_SECTION_BASE) /* Over EFUSE_MAX_SECTION 16 for 2 ByteHeader */ + chk_total_byte += 2; + else + chk_total_byte += 1; + } + + offset++; + } + + RTW_INFO("Total PG bytes Count = %d\n", chk_total_byte); + rtw_hal_get_hwreg(padapter, HW_VAR_EFUSE_BYTES, (u8 *)&startAddr); + + if (startAddr == 0) { + startAddr = Efuse_GetCurrentSize(padapter, EFUSE_WIFI, _FALSE); + RTW_INFO("%s: Efuse_GetCurrentSize startAddr=%#X\n", __func__, startAddr); + } + RTW_DBG("%s: startAddr=%#X\n", __func__, startAddr); + + if ((startAddr + chk_total_byte) >= efuse_max_available_len) { + RTW_INFO("%s: startAddr(0x%X) + PG data len %d >= efuse_max_available_len(0x%X)\n", + __func__, startAddr, chk_total_byte, efuse_max_available_len); + ret = _FAIL; + goto exit; + } + + efuse_PreUpdateAction(padapter, backupRegs); + + idx = 0; + offset = (addr >> 3); + while (idx < cnts) { + word_en = 0xF; + j = (addr + idx) & 0x7; + _rtw_memcpy(newdata, &map[offset << 3], PGPKT_DATA_SIZE); + for (i = j; i < PGPKT_DATA_SIZE && idx < cnts; i++, idx++) { + if (efuse[addr + idx] != map[addr + idx]) { + word_en &= ~BIT(i >> 1); + newdata[i] = efuse[addr + idx]; +#ifdef CONFIG_RTL8723B + if (addr + idx == 0x8) { + if (IS_C_CUT(pHalData->version_id) || IS_B_CUT(pHalData->version_id)) { + if (pHalData->adjuseVoltageVal == 6) { + newdata[i] = map[addr + idx]; + RTW_INFO(" %s ,\n adjuseVoltageVal = %d ,newdata[%d] = %x\n", __func__, pHalData->adjuseVoltageVal, i, newdata[i]); + } + } + } +#endif + } + } + + if (word_en != 0xF) { + ret = Efuse_PgPacketWrite(padapter, offset, word_en, newdata, _FALSE); + RTW_INFO("offset=%x\n", offset); + RTW_INFO("word_en=%x\n", word_en); + + for (i = 0; i < PGPKT_DATA_SIZE; i++) + RTW_INFO("data=%x \t", newdata[i]); + if (ret == _FAIL) + break; + } + + offset++; + } + + /*Efuse_PowerSwitch(padapter, _TRUE, _FALSE);*/ + + efuse_PostUpdateAction(padapter, backupRegs); + +exit: + + rtw_mfree(map, mapLen); + rtw_mfree(efuse, mapLen); + + return ret; +} + + +u8 rtw_BT_efuse_map_write(PADAPTER padapter, u16 addr, u16 cnts, u8 *data) +{ +#define RT_ASSERT_RET(expr) \ + if (!(expr)) { \ + printk("Assertion failed! %s at ......\n", #expr); \ + printk(" ......%s,%s, line=%d\n",__FILE__, __FUNCTION__, __LINE__); \ + return _FAIL; \ + } + + u8 offset, word_en; + u8 *map; + u8 newdata[PGPKT_DATA_SIZE]; + s32 i = 0, j = 0, idx; + u8 ret = _SUCCESS; + u16 mapLen = 0; + + EFUSE_GetEfuseDefinition(padapter, EFUSE_BT, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, _FALSE); + + if ((addr + cnts) > mapLen) + return _FAIL; + + RT_ASSERT_RET(PGPKT_DATA_SIZE == 8); /* have to be 8 byte alignment */ + RT_ASSERT_RET((mapLen & 0x7) == 0); /* have to be PGPKT_DATA_SIZE alignment for memcpy */ + + map = rtw_zmalloc(mapLen); + if (map == NULL) + return _FAIL; + + ret = rtw_BT_efuse_map_read(padapter, 0, mapLen, map); + if (ret == _FAIL) + goto exit; + RTW_INFO("OFFSET\tVALUE(hex)\n"); + for (i = 0; i < 1024; i += 16) { /* set 512 because the iwpriv's extra size have limit 0x7FF */ + RTW_INFO("0x%03x\t", i); + for (j = 0; j < 8; j++) + RTW_INFO("%02X ", map[i + j]); + RTW_INFO("\t"); + for (; j < 16; j++) + RTW_INFO("%02X ", map[i + j]); + RTW_INFO("\n"); + } + RTW_INFO("\n"); + Efuse_PowerSwitch(padapter, _TRUE, _TRUE); + + idx = 0; + offset = (addr >> 3); + while (idx < cnts) { + word_en = 0xF; + j = (addr + idx) & 0x7; + _rtw_memcpy(newdata, &map[offset << 3], PGPKT_DATA_SIZE); + for (i = j; i < PGPKT_DATA_SIZE && idx < cnts; i++, idx++) { + if (data[idx] != map[addr + idx]) { + word_en &= ~BIT(i >> 1); + newdata[i] = data[idx]; + } + } + + if (word_en != 0xF) { + RTW_INFO("offset=%x\n", offset); + RTW_INFO("word_en=%x\n", word_en); + RTW_INFO("%s: data=", __FUNCTION__); + for (i = 0; i < PGPKT_DATA_SIZE; i++) + RTW_INFO("0x%02X ", newdata[i]); + RTW_INFO("\n"); + ret = Efuse_PgPacketWrite_BT(padapter, offset, word_en, newdata, _FALSE); + if (ret == _FAIL) + break; + } + + offset++; + } + + Efuse_PowerSwitch(padapter, _TRUE, _FALSE); + +exit: + + rtw_mfree(map, mapLen); + + return ret; +} + +/*----------------------------------------------------------------------------- + * Function: Efuse_ReadAllMap + * + * Overview: Read All Efuse content + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/11/2008 MHC Create Version 0. + * + *---------------------------------------------------------------------------*/ +void +Efuse_ReadAllMap( + PADAPTER pAdapter, + u8 efuseType, + u8 *Efuse, + BOOLEAN bPseudoTest); +void +Efuse_ReadAllMap( + PADAPTER pAdapter, + u8 efuseType, + u8 *Efuse, + BOOLEAN bPseudoTest) +{ + u16 mapLen = 0; + + Efuse_PowerSwitch(pAdapter, _FALSE, _TRUE); + + EFUSE_GetEfuseDefinition(pAdapter, efuseType, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, bPseudoTest); + + efuse_ReadEFuse(pAdapter, efuseType, 0, mapLen, Efuse, bPseudoTest); + + Efuse_PowerSwitch(pAdapter, _FALSE, _FALSE); +} + +/*----------------------------------------------------------------------------- + * Function: efuse_ShadowWrite1Byte + * efuse_ShadowWrite2Byte + * efuse_ShadowWrite4Byte + * + * Overview: Write efuse modify map by one/two/four byte. + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/12/2008 MHC Create Version 0. + * + *---------------------------------------------------------------------------*/ +#ifdef PLATFORM +static void +efuse_ShadowWrite1Byte( + PADAPTER pAdapter, + u16 Offset, + u8 Value); +#endif /* PLATFORM */ +static void +efuse_ShadowWrite1Byte( + PADAPTER pAdapter, + u16 Offset, + u8 Value) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + + pHalData->efuse_eeprom_data[Offset] = Value; + +} /* efuse_ShadowWrite1Byte */ + +/* ---------------Write Two Bytes */ +static void +efuse_ShadowWrite2Byte( + PADAPTER pAdapter, + u16 Offset, + u16 Value) +{ + + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + + + pHalData->efuse_eeprom_data[Offset] = Value & 0x00FF; + pHalData->efuse_eeprom_data[Offset + 1] = Value >> 8; + +} /* efuse_ShadowWrite1Byte */ + +/* ---------------Write Four Bytes */ +static void +efuse_ShadowWrite4Byte( + PADAPTER pAdapter, + u16 Offset, + u32 Value) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + + pHalData->efuse_eeprom_data[Offset] = (u8)(Value & 0x000000FF); + pHalData->efuse_eeprom_data[Offset + 1] = (u8)((Value >> 8) & 0x0000FF); + pHalData->efuse_eeprom_data[Offset + 2] = (u8)((Value >> 16) & 0x00FF); + pHalData->efuse_eeprom_data[Offset + 3] = (u8)((Value >> 24) & 0xFF); + +} /* efuse_ShadowWrite1Byte */ + + +/*----------------------------------------------------------------------------- + * Function: EFUSE_ShadowWrite + * + * Overview: Write efuse modify map for later update operation to use!!!!! + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/12/2008 MHC Create Version 0. + * + *---------------------------------------------------------------------------*/ +void +EFUSE_ShadowWrite( + PADAPTER pAdapter, + u8 Type, + u16 Offset, + u32 Value); +void +EFUSE_ShadowWrite( + PADAPTER pAdapter, + u8 Type, + u16 Offset, + u32 Value) +{ +#if (MP_DRIVER == 0) + return; +#endif + if (pAdapter->registrypriv.mp_mode == 0) + return; + + + if (Type == 1) + efuse_ShadowWrite1Byte(pAdapter, Offset, (u8)Value); + else if (Type == 2) + efuse_ShadowWrite2Byte(pAdapter, Offset, (u16)Value); + else if (Type == 4) + efuse_ShadowWrite4Byte(pAdapter, Offset, (u32)Value); + +} /* EFUSE_ShadowWrite */ + +#endif /* !RTW_HALMAC */ +/*----------------------------------------------------------------------------- + * Function: efuse_ShadowRead1Byte + * efuse_ShadowRead2Byte + * efuse_ShadowRead4Byte + * + * Overview: Read from efuse init map by one/two/four bytes !!!!! + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/12/2008 MHC Create Version 0. + * + *---------------------------------------------------------------------------*/ +static void +efuse_ShadowRead1Byte( + PADAPTER pAdapter, + u16 Offset, + u8 *Value) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + + *Value = pHalData->efuse_eeprom_data[Offset]; + +} /* EFUSE_ShadowRead1Byte */ + +/* ---------------Read Two Bytes */ +static void +efuse_ShadowRead2Byte( + PADAPTER pAdapter, + u16 Offset, + u16 *Value) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + + *Value = pHalData->efuse_eeprom_data[Offset]; + *Value |= pHalData->efuse_eeprom_data[Offset + 1] << 8; + +} /* EFUSE_ShadowRead2Byte */ + +/* ---------------Read Four Bytes */ +static void +efuse_ShadowRead4Byte( + PADAPTER pAdapter, + u16 Offset, + u32 *Value) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + + *Value = pHalData->efuse_eeprom_data[Offset]; + *Value |= pHalData->efuse_eeprom_data[Offset + 1] << 8; + *Value |= pHalData->efuse_eeprom_data[Offset + 2] << 16; + *Value |= pHalData->efuse_eeprom_data[Offset + 3] << 24; + +} /* efuse_ShadowRead4Byte */ + +/*----------------------------------------------------------------------------- + * Function: EFUSE_ShadowRead + * + * Overview: Read from pHalData->efuse_eeprom_data + *---------------------------------------------------------------------------*/ +void +EFUSE_ShadowRead( + PADAPTER pAdapter, + u8 Type, + u16 Offset, + u32 *Value) +{ + if (Type == 1) + efuse_ShadowRead1Byte(pAdapter, Offset, (u8 *)Value); + else if (Type == 2) + efuse_ShadowRead2Byte(pAdapter, Offset, (u16 *)Value); + else if (Type == 4) + efuse_ShadowRead4Byte(pAdapter, Offset, (u32 *)Value); + +} /* EFUSE_ShadowRead */ + +/* 11/16/2008 MH Add description. Get current efuse area enabled word!!. */ +u8 +Efuse_CalculateWordCnts(u8 word_en) +{ + u8 word_cnts = 0; + if (!(word_en & BIT(0))) + word_cnts++; /* 0 : write enable */ + if (!(word_en & BIT(1))) + word_cnts++; + if (!(word_en & BIT(2))) + word_cnts++; + if (!(word_en & BIT(3))) + word_cnts++; + return word_cnts; +} + +/*----------------------------------------------------------------------------- + * Function: efuse_WordEnableDataRead + * + * Overview: Read allowed word in current efuse section data. + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/16/2008 MHC Create Version 0. + * 11/21/2008 MHC Fix Write bug when we only enable late word. + * + *---------------------------------------------------------------------------*/ +void +efuse_WordEnableDataRead(u8 word_en, + u8 *sourdata, + u8 *targetdata) +{ + if (!(word_en & BIT(0))) { + targetdata[0] = sourdata[0]; + targetdata[1] = sourdata[1]; + } + if (!(word_en & BIT(1))) { + targetdata[2] = sourdata[2]; + targetdata[3] = sourdata[3]; + } + if (!(word_en & BIT(2))) { + targetdata[4] = sourdata[4]; + targetdata[5] = sourdata[5]; + } + if (!(word_en & BIT(3))) { + targetdata[6] = sourdata[6]; + targetdata[7] = sourdata[7]; + } +} + +/*----------------------------------------------------------------------------- + * Function: EFUSE_ShadowMapUpdate + * + * Overview: Transfer current EFUSE content to shadow init and modify map. + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/13/2008 MHC Create Version 0. + * + *---------------------------------------------------------------------------*/ +void EFUSE_ShadowMapUpdate( + PADAPTER pAdapter, + u8 efuseType, + BOOLEAN bPseudoTest) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + u16 mapLen = 0; +#ifdef RTW_HALMAC + u8 *efuse_map = NULL; + int err; + + + mapLen = EEPROM_MAX_SIZE; + efuse_map = pHalData->efuse_eeprom_data; + /* efuse default content is 0xFF */ + _rtw_memset(efuse_map, 0xFF, EEPROM_MAX_SIZE); + + EFUSE_GetEfuseDefinition(pAdapter, efuseType, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, bPseudoTest); + if (!mapLen) { + RTW_WARN("%s: fail to get efuse size!\n", __FUNCTION__); + mapLen = EEPROM_MAX_SIZE; + } + if (mapLen > EEPROM_MAX_SIZE) { + RTW_WARN("%s: size of efuse data(%d) is large than expected(%d)!\n", + __FUNCTION__, mapLen, EEPROM_MAX_SIZE); + mapLen = EEPROM_MAX_SIZE; + } + + if (pHalData->bautoload_fail_flag == _FALSE) { + err = rtw_halmac_read_logical_efuse_map(adapter_to_dvobj(pAdapter), efuse_map, mapLen, NULL, 0); + if (err) + RTW_ERR("%s: fail to get efuse map!\n", __FUNCTION__); + } +#else /* !RTW_HALMAC */ + EFUSE_GetEfuseDefinition(pAdapter, efuseType, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, bPseudoTest); + + if (pHalData->bautoload_fail_flag == _TRUE) + _rtw_memset(pHalData->efuse_eeprom_data, 0xFF, mapLen); + else { +#ifdef CONFIG_ADAPTOR_INFO_CACHING_FILE + if (_SUCCESS != retriveAdaptorInfoFile(pAdapter->registrypriv.adaptor_info_caching_file_path, pHalData->efuse_eeprom_data)) { +#endif + + Efuse_ReadAllMap(pAdapter, efuseType, pHalData->efuse_eeprom_data, bPseudoTest); + +#ifdef CONFIG_ADAPTOR_INFO_CACHING_FILE + storeAdaptorInfoFile(pAdapter->registrypriv.adaptor_info_caching_file_path, pHalData->efuse_eeprom_data); + } +#endif + } + + /* PlatformMoveMemory((void *)&pHalData->EfuseMap[EFUSE_MODIFY_MAP][0], */ + /* (void *)&pHalData->EfuseMap[EFUSE_INIT_MAP][0], mapLen); */ +#endif /* !RTW_HALMAC */ + + rtw_mask_map_read(pAdapter, 0x00, mapLen, pHalData->efuse_eeprom_data); + + rtw_dump_cur_efuse(pAdapter); +} /* EFUSE_ShadowMapUpdate */ + +const u8 _mac_hidden_max_bw_to_hal_bw_cap[MAC_HIDDEN_MAX_BW_NUM] = { + 0, + 0, + (BW_CAP_160M | BW_CAP_80M | BW_CAP_40M | BW_CAP_20M | BW_CAP_10M | BW_CAP_5M), + (BW_CAP_5M), + (BW_CAP_10M | BW_CAP_5M), + (BW_CAP_20M | BW_CAP_10M | BW_CAP_5M), + (BW_CAP_40M | BW_CAP_20M | BW_CAP_10M | BW_CAP_5M), + (BW_CAP_80M | BW_CAP_40M | BW_CAP_20M | BW_CAP_10M | BW_CAP_5M), +}; + +const u8 _mac_hidden_proto_to_hal_proto_cap[MAC_HIDDEN_PROTOCOL_NUM] = { + 0, + 0, + (PROTO_CAP_11N | PROTO_CAP_11G | PROTO_CAP_11B), + (PROTO_CAP_11AC | PROTO_CAP_11N | PROTO_CAP_11G | PROTO_CAP_11B), +}; + +u8 mac_hidden_wl_func_to_hal_wl_func(u8 func) +{ + u8 wl_func = 0; + + if (func & BIT0) + wl_func |= WL_FUNC_MIRACAST; + if (func & BIT1) + wl_func |= WL_FUNC_P2P; + if (func & BIT2) + wl_func |= WL_FUNC_TDLS; + if (func & BIT3) + wl_func |= WL_FUNC_FTM; + + return wl_func; +} + +#ifdef PLATFORM_LINUX +#ifdef CONFIG_ADAPTOR_INFO_CACHING_FILE +/* #include */ + +int isAdaptorInfoFileValid(void) +{ + return _TRUE; +} + +int storeAdaptorInfoFile(char *path, u8 *efuse_data) +{ + int ret = _SUCCESS; + + if (path && efuse_data) { + ret = rtw_store_to_file(path, efuse_data, EEPROM_MAX_SIZE_512); + if (ret == EEPROM_MAX_SIZE) + ret = _SUCCESS; + else + ret = _FAIL; + } else { + RTW_INFO("%s NULL pointer\n", __FUNCTION__); + ret = _FAIL; + } + return ret; +} + +int retriveAdaptorInfoFile(char *path, u8 *efuse_data) +{ + int ret = _SUCCESS; + mm_segment_t oldfs; + struct file *fp; + + if (path && efuse_data) { + + ret = rtw_retrieve_from_file(path, efuse_data, EEPROM_MAX_SIZE); + + if (ret == EEPROM_MAX_SIZE) + ret = _SUCCESS; + else + ret = _FAIL; + +#if 0 + if (isAdaptorInfoFileValid()) + return 0; + else + return _FAIL; +#endif + + } else { + RTW_INFO("%s NULL pointer\n", __FUNCTION__); + ret = _FAIL; + } + return ret; +} +#endif /* CONFIG_ADAPTOR_INFO_CACHING_FILE */ + +u8 rtw_efuse_file_read(PADAPTER padapter, u8 *filepath, u8 *buf, u32 len) +{ + char *ptmpbuf = NULL, *ptr; + u8 val8; + u32 count, i, j; + int err; + u32 bufsize = 4096; + + ptmpbuf = rtw_zmalloc(bufsize); + if (ptmpbuf == NULL) + return _FALSE; + + count = rtw_retrieve_from_file(filepath, ptmpbuf, bufsize); + if (count <= 90) { + rtw_mfree(ptmpbuf, bufsize); + RTW_ERR("%s, filepatch %s, size=%d, FAIL!!\n", __FUNCTION__, filepath, count); + return _FALSE; + } + i = 0; + j = 0; + ptr = ptmpbuf; + while ((j < len) && (i < count)) { + if (ptmpbuf[i] == '\0') + break; + ptr = strpbrk(&ptmpbuf[i], " \t\n\r"); + if (ptr) { + if (ptr == &ptmpbuf[i]) { + i++; + continue; + } + /* Add string terminating null */ + *ptr = 0; + } else { + ptr = &ptmpbuf[count-1]; + } + + err = sscanf(&ptmpbuf[i], "%hhx", &val8); + if (err != 1) { + RTW_WARN("Something wrong to parse efuse file, string=%s\n", &ptmpbuf[i]); + } else { + buf[j] = val8; + RTW_DBG("i=%d, j=%d, 0x%02x\n", i, j, buf[j]); + j++; + } + i = ptr - ptmpbuf + 1; + } + rtw_mfree(ptmpbuf, bufsize); + RTW_INFO("%s, filepatch %s, size=%d, done\n", __FUNCTION__, filepath, count); + return _TRUE; +} + +#if !defined(CONFIG_RTW_ANDROID_GKI) +u8 rtw_efuse_file_store(PADAPTER padapter, u8 *filepath, u8 *buf, u32 len) +{ + int err = 0, i = 0, j = 0, mapLen = 0 ; + char *cbuf, *pchr; + + cbuf = rtw_zmalloc(len * 3); + pchr = cbuf; + + if (filepath && buf) { + if (cbuf == NULL) { + RTW_INFO("%s, malloc cbuf _FAIL\n", __FUNCTION__); + err = _FAIL; + } else { + for (i = 0; i <= len; i += 16) { + for (j = 0; j < 16; j++) + pchr += sprintf(pchr, "%02X ", buf[i + j]); + pchr += sprintf(pchr, "\n"); + } + + err = rtw_store_to_file(filepath, cbuf, strlen(cbuf)); + RTW_INFO("%s, rtw_store_to_file len=%d,err =%d, len(cbuf)=%zd\n", __FUNCTION__, len, err, strlen(cbuf)); + if (err == strlen(cbuf)) { + err = _SUCCESS; + RTW_INFO("%s, filepatch %s, len=%d, done\n", __FUNCTION__, filepath, len); + } else { + err = _FAIL; + RTW_INFO("%s, filepatch %s, len=%d,err =%d, _FAIL\n", __FUNCTION__, filepath, len, err); + } + } + } + if (cbuf) + rtw_mfree(cbuf, len * 3); + + return err; +} +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ + +#ifdef CONFIG_EFUSE_CONFIG_FILE +u32 rtw_read_efuse_from_file(const char *path, u8 *buf, int map_size) +{ + u32 i; + u8 c; + u8 temp[3]; + u8 temp_i; + u8 end = _FALSE; + u32 ret = _FAIL; + + u8 *file_data = NULL; + u32 file_size = 16384, read_size, pos = 0; + u8 *map = NULL; + + if (rtw_readable_file_sz_chk(path, file_size) != _TRUE) { + RTW_PRINT("%s %s is not readable\n", __func__, path); + goto exit; + } + + file_data = rtw_vmalloc(file_size); + if (!file_data) { + RTW_ERR("%s rtw_vmalloc(%d) fail\n", __func__, file_size); + goto exit; + } + + read_size = rtw_retrieve_from_file(path, file_data, file_size); + if (read_size == 0) { + RTW_ERR("%s read from %s fail\n", __func__, path); + goto exit; + } + + map = rtw_vmalloc(map_size); + if (!map) { + RTW_ERR("%s rtw_vmalloc(%d) fail\n", __func__, map_size); + goto exit; + } + _rtw_memset(map, 0xff, map_size); + + temp[2] = 0; /* end of string '\0' */ + + for (i = 0 ; i < map_size ; i++) { + temp_i = 0; + + while (1) { + if (pos >= read_size) { + end = _TRUE; + break; + } + c = file_data[pos++]; + + /* bypass spece or eol or null before first hex digit */ + if (temp_i == 0 && (is_eol(c) == _TRUE || is_space(c) == _TRUE || is_null(c) == _TRUE)) + continue; + + if (IsHexDigit(c) == _FALSE) { + RTW_ERR("%s invalid 8-bit hex format for offset:0x%03x\n", __func__, i); + goto exit; + } + + temp[temp_i++] = c; + + if (temp_i == 2) { + /* parse value */ + if (sscanf(temp, "%hhx", &map[i]) != 1) { + RTW_ERR("%s sscanf fail for offset:0x%03x\n", __func__, i); + goto exit; + } + break; + } + } + + if (end == _TRUE) { + if (temp_i != 0) { + RTW_ERR("%s incomplete 8-bit hex format for offset:0x%03x\n", __func__, i); + goto exit; + } + break; + } + } + + RTW_PRINT("efuse file:%s, 0x%03x byte content read\n", path, i); + + _rtw_memcpy(buf, map, map_size); + + ret = _SUCCESS; + +exit: + if (file_data) + rtw_vmfree(file_data, file_size); + if (map) + rtw_vmfree(map, map_size); + + return ret; +} + +u32 rtw_read_macaddr_from_file(const char *path, u8 *buf) +{ + u32 i; + u8 temp[3]; + u32 ret = _FAIL; + + u8 file_data[17]; + u32 read_size; + u8 addr[ETH_ALEN]; + + if (rtw_is_file_readable(path) != _TRUE) { + RTW_PRINT("%s %s is not readable\n", __func__, path); + goto exit; + } + + read_size = rtw_retrieve_from_file(path, file_data, 17); + if (read_size != 17) { + RTW_ERR("%s read from %s fail\n", __func__, path); + goto exit; + } + + temp[2] = 0; /* end of string '\0' */ + + for (i = 0 ; i < ETH_ALEN ; i++) { + if (IsHexDigit(file_data[i * 3]) == _FALSE || IsHexDigit(file_data[i * 3 + 1]) == _FALSE) { + RTW_ERR("%s invalid 8-bit hex format for address offset:%u\n", __func__, i); + goto exit; + } + + if (i < ETH_ALEN - 1 && file_data[i * 3 + 2] != ':') { + RTW_ERR("%s invalid separator after address offset:%u\n", __func__, i); + goto exit; + } + + temp[0] = file_data[i * 3]; + temp[1] = file_data[i * 3 + 1]; + if (sscanf(temp, "%hhx", &addr[i]) != 1) { + RTW_ERR("%s sscanf fail for address offset:0x%03x\n", __func__, i); + goto exit; + } + } + + _rtw_memcpy(buf, addr, ETH_ALEN); + + RTW_PRINT("wifi_mac file: %s\n", path); +#ifdef CONFIG_RTW_DEBUG + RTW_INFO(MAC_FMT"\n", MAC_ARG(buf)); +#endif + + ret = _SUCCESS; + +exit: + return ret; +} +#endif /* CONFIG_EFUSE_CONFIG_FILE */ + +#endif /* PLATFORM_LINUX */ diff --git a/core/mesh/rtw_mesh.c b/core/mesh/rtw_mesh.c new file mode 100755 index 0000000..b06068e --- /dev/null +++ b/core/mesh/rtw_mesh.c @@ -0,0 +1,4397 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_MESH_C_ + +#ifdef CONFIG_RTW_MESH +#include + +const char *_rtw_mesh_plink_str[] = { + "UNKNOWN", + "LISTEN", + "OPN_SNT", + "OPN_RCVD", + "CNF_RCVD", + "ESTAB", + "HOLDING", + "BLOCKED", +}; + +const char *_rtw_mesh_ps_str[] = { + "UNKNOWN", + "ACTIVE", + "LSLEEP", + "DSLEEP", +}; + +const char *_action_self_protected_str[] = { + "ACT_SELF_PROTECTED_RSVD", + "MESH_OPEN", + "MESH_CONF", + "MESH_CLOSE", + "MESH_GK_INFORM", + "MESH_GK_ACK", +}; + +inline u8 *rtw_set_ie_mesh_id(u8 *buf, u32 *buf_len, const char *mesh_id, u8 id_len) +{ + return rtw_set_ie(buf, WLAN_EID_MESH_ID, id_len, mesh_id, buf_len); +} + +inline u8 *rtw_set_ie_mesh_config(u8 *buf, u32 *buf_len + , u8 path_sel_proto, u8 path_sel_metric, u8 congest_ctl_mode, u8 sync_method, u8 auth_proto + , u8 num_of_peerings, bool cto_mgate, bool cto_as + , bool accept_peerings, bool mcca_sup, bool mcca_en, bool forwarding + , bool mbca_en, bool tbtt_adj, bool ps_level) +{ + + u8 conf[7] = {0}; + + SET_MESH_CONF_ELE_PATH_SEL_PROTO_ID(conf, path_sel_proto); + SET_MESH_CONF_ELE_PATH_SEL_METRIC_ID(conf, path_sel_metric); + SET_MESH_CONF_ELE_CONGEST_CTRL_MODE_ID(conf, congest_ctl_mode); + SET_MESH_CONF_ELE_SYNC_METHOD_ID(conf, sync_method); + SET_MESH_CONF_ELE_AUTH_PROTO_ID(conf, auth_proto); + + SET_MESH_CONF_ELE_CTO_MGATE(conf, cto_mgate); + SET_MESH_CONF_ELE_NUM_OF_PEERINGS(conf, num_of_peerings); + SET_MESH_CONF_ELE_CTO_AS(conf, cto_as); + + SET_MESH_CONF_ELE_ACCEPT_PEERINGS(conf, accept_peerings); + SET_MESH_CONF_ELE_MCCA_SUP(conf, mcca_sup); + SET_MESH_CONF_ELE_MCCA_EN(conf, mcca_en); + SET_MESH_CONF_ELE_FORWARDING(conf, forwarding); + SET_MESH_CONF_ELE_MBCA_EN(conf, mbca_en); + SET_MESH_CONF_ELE_TBTT_ADJ(conf, tbtt_adj); + SET_MESH_CONF_ELE_PS_LEVEL(conf, ps_level); + + return rtw_set_ie(buf, WLAN_EID_MESH_CONFIG, 7, conf, buf_len); +} + +inline u8 *rtw_set_ie_mpm(u8 *buf, u32 *buf_len + , u8 proto_id, u16 llid, u16 *plid, u16 *reason, u8 *chosen_pmk) +{ + u8 data[24] = {0}; + u8 *pos = data; + + RTW_PUT_LE16(pos, proto_id); + pos += 2; + + RTW_PUT_LE16(pos, llid); + pos += 2; + + if (plid) { + RTW_PUT_LE16(pos, *plid); + pos += 2; + } + + if (reason) { + RTW_PUT_LE16(pos, *reason); + pos += 2; + } + + if (chosen_pmk) { + _rtw_memcpy(pos, chosen_pmk, 16); + pos += 16; + } + + return rtw_set_ie(buf, WLAN_EID_MPM, pos - data, data, buf_len); +} + +bool rtw_bss_is_forwarding(WLAN_BSSID_EX *bss) +{ + u8 *ie; + int ie_len; + bool ret = 0; + + ie = rtw_get_ie(BSS_EX_TLV_IES(bss), WLAN_EID_MESH_CONFIG, &ie_len, + BSS_EX_TLV_IES_LEN(bss)); + if (!ie || ie_len != 7) + goto exit; + + ret = GET_MESH_CONF_ELE_FORWARDING(ie + 2); + +exit: + return ret; +} + +bool rtw_bss_is_cto_mgate(WLAN_BSSID_EX *bss) +{ + u8 *ie; + int ie_len; + bool ret = 0; + + ie = rtw_get_ie(BSS_EX_TLV_IES(bss), WLAN_EID_MESH_CONFIG, &ie_len, + BSS_EX_TLV_IES_LEN(bss)); + if (!ie || ie_len != 7) + goto exit; + + ret = GET_MESH_CONF_ELE_CTO_MGATE(ie + 2); + +exit: + return ret; +} + +int _rtw_bss_is_same_mbss(WLAN_BSSID_EX *a, WLAN_BSSID_EX *b, u8 **a_mconf_ie_r, u8 **b_mconf_ie_r) +{ + int ret = 0; + u8 *a_mconf_ie, *b_mconf_ie; + sint a_mconf_ie_len, b_mconf_ie_len; + + if (a->InfrastructureMode != Ndis802_11_mesh) + goto exit; + a_mconf_ie = rtw_get_ie(BSS_EX_TLV_IES(a), WLAN_EID_MESH_CONFIG, &a_mconf_ie_len, BSS_EX_TLV_IES_LEN(a)); + if (!a_mconf_ie || a_mconf_ie_len != 7) + goto exit; + if (a_mconf_ie_r) + *a_mconf_ie_r = a_mconf_ie; + + if (b->InfrastructureMode != Ndis802_11_mesh) + goto exit; + b_mconf_ie = rtw_get_ie(BSS_EX_TLV_IES(b), WLAN_EID_MESH_CONFIG, &b_mconf_ie_len, BSS_EX_TLV_IES_LEN(b)); + if (!b_mconf_ie || b_mconf_ie_len != 7) + goto exit; + if (b_mconf_ie_r) + *b_mconf_ie_r = b_mconf_ie; + + if (a->mesh_id.SsidLength != b->mesh_id.SsidLength + || _rtw_memcmp(a->mesh_id.Ssid, b->mesh_id.Ssid, a->mesh_id.SsidLength) == _FALSE) + goto exit; + + if (_rtw_memcmp(a_mconf_ie + 2, b_mconf_ie + 2, 5) == _FALSE) + goto exit; + + ret = 1; + +exit: + return ret; +} + +int rtw_bss_is_same_mbss(WLAN_BSSID_EX *a, WLAN_BSSID_EX *b) +{ + return _rtw_bss_is_same_mbss(a, b, NULL, NULL); +} + +int rtw_bss_is_candidate_mesh_peer(_adapter *adapter, WLAN_BSSID_EX *target, u8 ch, u8 add_peer) +{ + int ret = 0; + WLAN_BSSID_EX *self = &adapter->mlmepriv.cur_network.network; + u8 *s_mconf_ie, *t_mconf_ie; + u8 auth_pid; + int i, j; + + if (ch && self->Configuration.DSConfig != target->Configuration.DSConfig) + goto exit; + + if (!_rtw_bss_is_same_mbss(self, target, &s_mconf_ie, &t_mconf_ie)) + goto exit; + + if (add_peer) { + /* Accept additional mesh peerings */ + if (GET_MESH_CONF_ELE_ACCEPT_PEERINGS(t_mconf_ie + 2) == 0) + goto exit; + } + + /* BSSBasicRateSet */ + for (i = 0; i < NDIS_802_11_LENGTH_RATES_EX; i++) { + if (target->SupportedRates[i] == 0) + break; + if (target->SupportedRates[i] & 0x80) { + u8 match = 0; + + if (!ch) { + /* off-channel, check target with our hardcode capability */ + if (target->Configuration.DSConfig > 14) + match = rtw_is_basic_rate_ofdm(target->SupportedRates[i]); + else + match = rtw_is_basic_rate_mix(target->SupportedRates[i]); + } else { + for (j = 0; j < NDIS_802_11_LENGTH_RATES_EX; j++) { + if (self->SupportedRates[j] == 0) + break; + if (self->SupportedRates[j] == target->SupportedRates[i]) { + match = 1; + break; + } + } + } + if (!match) + goto exit; + } + } + + /* BSSBasicMCSSet */ + + + auth_pid = GET_MESH_CONF_ELE_AUTH_PROTO_ID(s_mconf_ie + 2); + if (auth_pid && auth_pid <= 2) { + struct security_priv *sec = &adapter->securitypriv; + u8 *rsn_ie; + int rsn_ie_len; + int group_cipher = 0, pairwise_cipher = 0, gmcs = 0; + u8 mfp_opt = MFP_NO; + + /* 802.1X connected to AS ? */ + + /* RSN */ + rsn_ie = rtw_get_wpa2_ie(BSS_EX_TLV_IES(target), &rsn_ie_len, BSS_EX_TLV_IES_LEN(target)); + if (!rsn_ie || rsn_ie_len == 0) + goto exit; + if (rtw_parse_wpa2_ie(rsn_ie, rsn_ie_len + 2, &group_cipher, &pairwise_cipher, &gmcs, NULL, &mfp_opt, NULL) != _SUCCESS) + goto exit; + if ((sec->mfp_opt == MFP_REQUIRED && mfp_opt < MFP_OPTIONAL) + || (mfp_opt == MFP_REQUIRED && sec->mfp_opt < MFP_OPTIONAL)) + goto exit; + if (!(sec->wpa2_group_cipher & group_cipher)) + goto exit; + if (!(sec->wpa2_pairwise_cipher & pairwise_cipher)) + goto exit; + #ifdef CONFIG_IEEE80211W + if ((sec->mfp_opt >= MFP_OPTIONAL && mfp_opt >= MFP_OPTIONAL) + && security_type_bip_to_gmcs(sec->dot11wCipher) != gmcs) + goto exit; + #endif + } + + ret = 1; + +exit: + return ret; +} + +void rtw_mesh_bss_peering_status(WLAN_BSSID_EX *bss, u8 *nop, u8 *accept) +{ + u8 *ie; + int ie_len; + + if (nop) + *nop = 0; + if (accept) + *accept = 0; + + ie = rtw_get_ie(BSS_EX_TLV_IES(bss), WLAN_EID_MESH_CONFIG, &ie_len, + BSS_EX_TLV_IES_LEN(bss)); + if (!ie || ie_len != 7) + goto exit; + + if (nop) + *nop = GET_MESH_CONF_ELE_NUM_OF_PEERINGS(ie + 2); + if (accept) + *accept = GET_MESH_CONF_ELE_ACCEPT_PEERINGS(ie + 2); + +exit: + return; +} + +#if CONFIG_RTW_MESH_ACNODE_PREVENT +void rtw_mesh_update_scanned_acnode_status(_adapter *adapter, struct wlan_network *scanned) +{ + bool acnode; + u8 nop, accept; + + rtw_mesh_bss_peering_status(&scanned->network, &nop, &accept); + + acnode = !nop && accept; + + if (acnode && scanned->acnode_stime == 0) { + scanned->acnode_stime = rtw_get_current_time(); + if (scanned->acnode_stime == 0) + scanned->acnode_stime++; + } else if (!acnode) { + scanned->acnode_stime = 0; + scanned->acnode_notify_etime = 0; + } +} + +bool rtw_mesh_scanned_is_acnode_confirmed(_adapter *adapter, struct wlan_network *scanned) +{ + return scanned->acnode_stime + && rtw_get_passing_time_ms(scanned->acnode_stime) + > adapter->mesh_cfg.peer_sel_policy.acnode_conf_timeout_ms; +} + +static bool rtw_mesh_scanned_is_acnode_allow_notify(_adapter *adapter, struct wlan_network *scanned) +{ + return scanned->acnode_notify_etime + && rtw_time_after(scanned->acnode_notify_etime, rtw_get_current_time()); +} + +bool rtw_mesh_acnode_prevent_allow_sacrifice(_adapter *adapter) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct sta_priv *stapriv = &adapter->stapriv; + bool allow = 0; + + if (!mcfg->peer_sel_policy.acnode_prevent + || mcfg->max_peer_links <= 1 + || stapriv->asoc_list_cnt < mcfg->max_peer_links) + goto exit; + +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + if (rtw_mesh_cto_mgate_required(adapter)) + goto exit; +#endif + + allow = 1; + +exit: + return allow; +} + +static bool rtw_mesh_acnode_candidate_exist(_adapter *adapter) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct sta_priv *stapriv = &adapter->stapriv; + struct mlme_priv *mlme = &adapter->mlmepriv; + _queue *queue = &(mlme->scanned_queue); + _list *head, *list; + _irqL irqL; + struct wlan_network *scanned = NULL; + struct sta_info *sta = NULL; + bool need = 0; + + _enter_critical_bh(&(mlme->scanned_queue.lock), &irqL); + + head = get_list_head(queue); + list = get_next(head); + while (!rtw_end_of_queue_search(head, list)) { + scanned = LIST_CONTAINOR(list, struct wlan_network, list); + list = get_next(list); + + if (rtw_get_passing_time_ms(scanned->last_scanned) < mcfg->peer_sel_policy.scanr_exp_ms + && rtw_mesh_scanned_is_acnode_confirmed(adapter, scanned) + && (!mcfg->rssi_threshold || mcfg->rssi_threshold <= scanned->network.Rssi) + #if CONFIG_RTW_MACADDR_ACL + && rtw_access_ctrl(adapter, scanned->network.MacAddress) == _TRUE + #endif + && rtw_bss_is_candidate_mesh_peer(adapter, &scanned->network, 1, 1) + #if CONFIG_RTW_MESH_PEER_BLACKLIST + && !rtw_mesh_peer_blacklist_search(adapter, scanned->network.MacAddress) + #endif + #if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + && rtw_mesh_cto_mgate_network_filter(adapter, scanned) + #endif + ) { + need = 1; + break; + } + } + + _exit_critical_bh(&(mlme->scanned_queue.lock), &irqL); + + return need; +} + +static int rtw_mesh_acnode_prevent_sacrifice_chk(_adapter *adapter, struct sta_info **sac, struct sta_info *com) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + int updated = 0; + + /* + * TODO: compare next_hop reference cnt of forwarding info + * don't sacrifice working next_hop or choose sta with least cnt + */ + + if (*sac == NULL) { + updated = 1; + goto exit; + } + +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + if (mcfg->peer_sel_policy.cto_mgate_require + && !mcfg->dot11MeshGateAnnouncementProtocol + ) { + if (IS_CTO_MGATE_CONF_TIMEOUT(com->plink)) { + if (!IS_CTO_MGATE_CONF_TIMEOUT((*sac)->plink)) { + /* blacklist > not blacklist */ + updated = 1; + goto exit; + } + } else if (!IS_CTO_MGATE_CONF_DISABLED(com->plink)) { + if (IS_CTO_MGATE_CONF_DISABLED((*sac)->plink)) { + /* confirming > disabled */ + updated = 1; + goto exit; + } + } + } +#endif + +exit: + if (updated) + *sac = com; + + return updated; +} + +struct sta_info *_rtw_mesh_acnode_prevent_pick_sacrifice(_adapter *adapter) +{ + struct sta_priv *stapriv = &adapter->stapriv; + _list *head, *list; + struct sta_info *sta, *sacrifice = NULL; + u8 nop; + + head = &stapriv->asoc_list; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + sta = LIST_CONTAINOR(list, struct sta_info, asoc_list); + list = get_next(list); + + if (!sta->plink || !sta->plink->scanned) { + rtw_warn_on(1); + continue; + } + + rtw_mesh_bss_peering_status(&sta->plink->scanned->network, &nop, NULL); + if (nop < 2) + continue; + + rtw_mesh_acnode_prevent_sacrifice_chk(adapter, &sacrifice, sta); + } + + return sacrifice; +} + +struct sta_info *rtw_mesh_acnode_prevent_pick_sacrifice(_adapter *adapter) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct sta_info *sacrifice = NULL; + + enter_critical_bh(&stapriv->asoc_list_lock); + + sacrifice = _rtw_mesh_acnode_prevent_pick_sacrifice(adapter); + + exit_critical_bh(&stapriv->asoc_list_lock); + + return sacrifice; +} + +static void rtw_mesh_acnode_rsvd_chk(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + u8 acnode_rsvd = 0; + + if (rtw_mesh_acnode_prevent_allow_sacrifice(adapter) + && rtw_mesh_acnode_prevent_pick_sacrifice(adapter) + && rtw_mesh_acnode_candidate_exist(adapter)) + acnode_rsvd = 1; + + if (plink_ctl->acnode_rsvd != acnode_rsvd) { + plink_ctl->acnode_rsvd = acnode_rsvd; + RTW_INFO(FUNC_ADPT_FMT" acnode_rsvd = %d\n", FUNC_ADPT_ARG(adapter), plink_ctl->acnode_rsvd); + update_beacon(adapter, WLAN_EID_MESH_CONFIG, NULL, 1, 0); + } +} + +static void rtw_mesh_acnode_set_notify_etime(_adapter *adapter, u8 *rframe_whdr) +{ + if (adapter->mesh_info.plink_ctl.acnode_rsvd) { + struct wlan_network *scanned = rtw_find_network(&adapter->mlmepriv.scanned_queue, get_addr2_ptr(rframe_whdr)); + + if (rtw_mesh_scanned_is_acnode_confirmed(adapter, scanned)) { + scanned->acnode_notify_etime = rtw_get_current_time() + + rtw_ms_to_systime(adapter->mesh_cfg.peer_sel_policy.acnode_notify_timeout_ms); + if (scanned->acnode_notify_etime == 0) + scanned->acnode_notify_etime++; + } + } +} + +void dump_mesh_acnode_prevent_settings(void *sel, _adapter *adapter) +{ + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + + RTW_PRINT_SEL(sel, "%-6s %-12s %-14s\n" + , "enable", "conf_timeout", "nofity_timeout"); + RTW_PRINT_SEL(sel, "%6u %12u %14u\n" + , peer_sel_policy->acnode_prevent + , peer_sel_policy->acnode_conf_timeout_ms + , peer_sel_policy->acnode_notify_timeout_ms); +} +#endif /* CONFIG_RTW_MESH_ACNODE_PREVENT */ + +#if CONFIG_RTW_MESH_PEER_BLACKLIST +int rtw_mesh_peer_blacklist_add(_adapter *adapter, const u8 *addr) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + return rtw_blacklist_add(&plink_ctl->peer_blacklist, addr + , mcfg->peer_sel_policy.peer_blacklist_timeout_ms); +} + +int rtw_mesh_peer_blacklist_del(_adapter *adapter, const u8 *addr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + return rtw_blacklist_del(&plink_ctl->peer_blacklist, addr); +} + +int rtw_mesh_peer_blacklist_search(_adapter *adapter, const u8 *addr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + return rtw_blacklist_search(&plink_ctl->peer_blacklist, addr); +} + +void rtw_mesh_peer_blacklist_flush(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + rtw_blacklist_flush(&plink_ctl->peer_blacklist); +} + +void dump_mesh_peer_blacklist(void *sel, _adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + dump_blacklist(sel, &plink_ctl->peer_blacklist, "blacklist"); +} + +void dump_mesh_peer_blacklist_settings(void *sel, _adapter *adapter) +{ + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + + RTW_PRINT_SEL(sel, "%-12s %-17s\n" + , "conf_timeout", "blacklist_timeout"); + RTW_PRINT_SEL(sel, "%12u %17u\n" + , peer_sel_policy->peer_conf_timeout_ms + , peer_sel_policy->peer_blacklist_timeout_ms); +} +#endif /* CONFIG_RTW_MESH_PEER_BLACKLIST */ + +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST +u8 rtw_mesh_cto_mgate_required(_adapter *adapter) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + return mcfg->peer_sel_policy.cto_mgate_require + && !rtw_bss_is_cto_mgate(&(mlmeext->mlmext_info.network)); +} + +u8 rtw_mesh_cto_mgate_network_filter(_adapter *adapter, struct wlan_network *scanned) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + return !rtw_mesh_cto_mgate_required(adapter) + || (rtw_bss_is_cto_mgate(&scanned->network) + && !rtw_mesh_cto_mgate_blacklist_search(adapter, scanned->network.MacAddress)); +} + +int rtw_mesh_cto_mgate_blacklist_add(_adapter *adapter, const u8 *addr) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + return rtw_blacklist_add(&plink_ctl->cto_mgate_blacklist, addr + , mcfg->peer_sel_policy.cto_mgate_blacklist_timeout_ms); +} + +int rtw_mesh_cto_mgate_blacklist_del(_adapter *adapter, const u8 *addr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + return rtw_blacklist_del(&plink_ctl->cto_mgate_blacklist, addr); +} + +int rtw_mesh_cto_mgate_blacklist_search(_adapter *adapter, const u8 *addr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + return rtw_blacklist_search(&plink_ctl->cto_mgate_blacklist, addr); +} + +void rtw_mesh_cto_mgate_blacklist_flush(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + rtw_blacklist_flush(&plink_ctl->cto_mgate_blacklist); +} + +void dump_mesh_cto_mgate_blacklist(void *sel, _adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + dump_blacklist(sel, &plink_ctl->cto_mgate_blacklist, "blacklist"); +} + +void dump_mesh_cto_mgate_blacklist_settings(void *sel, _adapter *adapter) +{ + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + + RTW_PRINT_SEL(sel, "%-12s %-17s\n" + , "conf_timeout", "blacklist_timeout"); + RTW_PRINT_SEL(sel, "%12u %17u\n" + , peer_sel_policy->cto_mgate_conf_timeout_ms + , peer_sel_policy->cto_mgate_blacklist_timeout_ms); +} + +static void rtw_mesh_cto_mgate_blacklist_chk(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + _queue *blist = &plink_ctl->cto_mgate_blacklist; + _list *list, *head; + struct blacklist_ent *ent = NULL; + struct wlan_network *scanned = NULL; + + enter_critical_bh(&blist->lock); + head = &blist->queue; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + ent = LIST_CONTAINOR(list, struct blacklist_ent, list); + list = get_next(list); + + if (rtw_time_after(rtw_get_current_time(), ent->exp_time)) { + rtw_list_delete(&ent->list); + rtw_mfree(ent, sizeof(struct blacklist_ent)); + continue; + } + + scanned = rtw_find_network(&adapter->mlmepriv.scanned_queue, ent->addr); + if (!scanned) + continue; + + if (rtw_bss_is_forwarding(&scanned->network)) { + rtw_list_delete(&ent->list); + rtw_mfree(ent, sizeof(struct blacklist_ent)); + } + } + + exit_critical_bh(&blist->lock); +} +#endif /* CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST */ + +void rtw_chk_candidate_peer_notify(_adapter *adapter, struct wlan_network *scanned) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + struct mlme_priv *mlme = &adapter->mlmepriv; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + bool acnode = 0; + + if (IS_CH_WAITING(rfctl) && !IS_UNDER_CAC(rfctl)) + goto exit; + + if (plink_ctl->num >= RTW_MESH_MAX_PEER_CANDIDATES) + goto exit; + +#if CONFIG_RTW_MESH_ACNODE_PREVENT + if (plink_ctl->acnode_rsvd) { + acnode = rtw_mesh_scanned_is_acnode_confirmed(adapter, scanned); + if (acnode && !rtw_mesh_scanned_is_acnode_allow_notify(adapter, scanned)) + goto exit; + } +#endif + + /* wpa_supplicant's auto peer will initiate peering when candidate peer is reported without max_peer_links consideration */ + if (plink_ctl->num >= mcfg->max_peer_links + acnode ? 1 : 0) + goto exit; + + if (rtw_get_passing_time_ms(scanned->last_scanned) >= mcfg->peer_sel_policy.scanr_exp_ms + || (mcfg->rssi_threshold && mcfg->rssi_threshold > scanned->network.Rssi) + || !rtw_bss_is_candidate_mesh_peer(adapter, &scanned->network, 1, 1) + #if CONFIG_RTW_MACADDR_ACL + || rtw_access_ctrl(adapter, scanned->network.MacAddress) == _FALSE + #endif + || rtw_mesh_plink_get(adapter, scanned->network.MacAddress) + #if CONFIG_RTW_MESH_PEER_BLACKLIST + || rtw_mesh_peer_blacklist_search(adapter, scanned->network.MacAddress) + #endif + #if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + || !rtw_mesh_cto_mgate_network_filter(adapter, scanned) + #endif + ) + goto exit; + +#if CONFIG_RTW_MESH_ACNODE_PREVENT + if (acnode) { + scanned->acnode_notify_etime = 0; + RTW_INFO(FUNC_ADPT_FMT" acnode "MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(scanned->network.MacAddress)); + } +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_notify_new_peer_candidate(adapter->rtw_wdev + , scanned->network.MacAddress + , BSS_EX_TLV_IES(&scanned->network) + , BSS_EX_TLV_IES_LEN(&scanned->network) + , scanned->network.Rssi + , GFP_ATOMIC + ); +#endif + +exit: + return; +} + +void rtw_mesh_peer_status_chk(_adapter *adapter) +{ + struct mlme_priv *mlme = &adapter->mlmepriv; + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *plink; + _list *head, *list; + struct sta_info *sta = NULL; + struct sta_priv *stapriv = &adapter->stapriv; + int stainfo_offset; +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + u8 cto_mgate, forwarding, mgate; +#endif + u8 flush; + s8 flush_list[NUM_STA]; + u8 flush_num = 0; + int i; + +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + if (rtw_mesh_cto_mgate_required(adapter)) { + /* active scan on operating channel */ + issue_probereq_ex(adapter, &adapter->mlmepriv.cur_network.network.mesh_id, NULL, 0, 0, 0, 0); + } +#endif + + enter_critical_bh(&(plink_ctl->lock)); + + /* check established peers */ + enter_critical_bh(&stapriv->asoc_list_lock); + + head = &stapriv->asoc_list; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + sta = LIST_CONTAINOR(list, struct sta_info, asoc_list); + list = get_next(list); + + if (!sta->plink || !sta->plink->scanned) { + rtw_warn_on(1); + continue; + } + plink = sta->plink; + flush = 0; + + /* remove unsuitable peer */ + if (!rtw_bss_is_candidate_mesh_peer(adapter, &plink->scanned->network, 1, 0) + #if CONFIG_RTW_MACADDR_ACL + || rtw_access_ctrl(adapter, plink->addr) == _FALSE + #endif + ) { + flush = 1; + goto flush_add; + } + + #if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + cto_mgate = rtw_bss_is_cto_mgate(&(plink->scanned->network)); + forwarding = rtw_bss_is_forwarding(&(plink->scanned->network)); + mgate = rtw_mesh_gate_search(minfo->mesh_paths, sta->cmn.mac_addr); + + /* CTO_MGATE required, remove peer without CTO_MGATE */ + if (rtw_mesh_cto_mgate_required(adapter) && !cto_mgate) { + flush = 1; + goto flush_add; + } + + /* cto_mgate_conf status update */ + if (IS_CTO_MGATE_CONF_DISABLED(plink)) { + if (cto_mgate && !forwarding && !mgate) + SET_CTO_MGATE_CONF_END_TIME(plink, mcfg->peer_sel_policy.cto_mgate_conf_timeout_ms); + else + rtw_mesh_cto_mgate_blacklist_del(adapter, sta->cmn.mac_addr); + } else { + /* cto_mgate_conf ongoing */ + if (cto_mgate && !forwarding && !mgate) { + if (IS_CTO_MGATE_CONF_TIMEOUT(plink)) { + rtw_mesh_cto_mgate_blacklist_add(adapter, sta->cmn.mac_addr); + + /* CTO_MGATE required, remove peering can't achieve CTO_MGATE */ + if (rtw_mesh_cto_mgate_required(adapter)) { + flush = 1; + goto flush_add; + } + } + } else { + SET_CTO_MGATE_CONF_DISABLED(plink); + rtw_mesh_cto_mgate_blacklist_del(adapter, sta->cmn.mac_addr); + } + } + #endif /* CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST */ + +flush_add: + if (flush) { + rtw_list_delete(&sta->asoc_list); + stapriv->asoc_list_cnt--; +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (sta->tbtx_enable) + stapriv->tbtx_asoc_list_cnt--; +#endif + STA_SET_MESH_PLINK(sta, NULL); + + stainfo_offset = rtw_stainfo_offset(stapriv, sta); + if (stainfo_offset_valid(stainfo_offset)) + flush_list[flush_num++] = stainfo_offset; + else + rtw_warn_on(1); + } + } + + exit_critical_bh(&stapriv->asoc_list_lock); + + /* check non-established peers */ + for (i = 0; i < RTW_MESH_MAX_PEER_CANDIDATES; i++) { + plink = &plink_ctl->ent[i]; + if (plink->valid != _TRUE || plink->plink_state == RTW_MESH_PLINK_ESTAB) + continue; + + /* remove unsuitable peer */ + if (!rtw_bss_is_candidate_mesh_peer(adapter, &plink->scanned->network, 1, 1) + #if CONFIG_RTW_MACADDR_ACL + || rtw_access_ctrl(adapter, plink->addr) == _FALSE + #endif + ) { + _rtw_mesh_expire_peer_ent(adapter, plink); + continue; + } + + #if CONFIG_RTW_MESH_PEER_BLACKLIST + /* peer confirm check timeout, add to black list */ + if (IS_PEER_CONF_TIMEOUT(plink)) { + rtw_mesh_peer_blacklist_add(adapter, plink->addr); + _rtw_mesh_expire_peer_ent(adapter, plink); + } + #endif + } + + exit_critical_bh(&(plink_ctl->lock)); + + if (flush_num) { + u8 sta_addr[ETH_ALEN]; + u8 updated = _FALSE; + + for (i = 0; i < flush_num; i++) { + sta = rtw_get_stainfo_by_offset(stapriv, flush_list[i]); + _rtw_memcpy(sta_addr, sta->cmn.mac_addr, ETH_ALEN); + + updated |= ap_free_sta(adapter, sta, _TRUE, WLAN_REASON_DEAUTH_LEAVING, _FALSE); + rtw_mesh_expire_peer(adapter, sta_addr); + } + + associated_clients_update(adapter, updated, STA_INFO_UPDATE_ALL); + } + +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + /* loop cto_mgate_blacklist to remove ent according to scan_r */ + rtw_mesh_cto_mgate_blacklist_chk(adapter); +#endif + +#if CONFIG_RTW_MESH_ACNODE_PREVENT + rtw_mesh_acnode_rsvd_chk(adapter); +#endif + + return; +} + +#if CONFIG_RTW_MESH_OFFCH_CAND +static u8 rtw_mesh_offch_cto_mgate_required(_adapter *adapter) +{ +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct mlme_priv *mlme = &adapter->mlmepriv; + _queue *queue = &(mlme->scanned_queue); + _list *head, *pos; + struct wlan_network *scanned = NULL; + u8 ret = 0; + + if (!rtw_mesh_cto_mgate_required(adapter)) + goto exit; + + enter_critical_bh(&(mlme->scanned_queue.lock)); + + head = get_list_head(queue); + pos = get_next(head); + while (!rtw_end_of_queue_search(head, pos)) { + scanned = LIST_CONTAINOR(pos, struct wlan_network, list); + + if (rtw_get_passing_time_ms(scanned->last_scanned) < mcfg->peer_sel_policy.scanr_exp_ms + && (!mcfg->rssi_threshold || mcfg->rssi_threshold <= scanned->network.Rssi) + #if CONFIG_RTW_MACADDR_ACL + && rtw_access_ctrl(adapter, scanned->network.MacAddress) == _TRUE + #endif + && rtw_bss_is_candidate_mesh_peer(adapter, &scanned->network, 1, 1) + && rtw_bss_is_cto_mgate(&scanned->network) + #if CONFIG_RTW_MESH_PEER_BLACKLIST + && !rtw_mesh_peer_blacklist_search(adapter, scanned->network.MacAddress) + #endif + && !rtw_mesh_cto_mgate_blacklist_search(adapter, scanned->network.MacAddress) + ) + break; + + pos = get_next(pos); + } + + if (rtw_end_of_queue_search(head, pos)) + ret = 1; + + exit_critical_bh(&(mlme->scanned_queue.lock)); + +exit: + return ret; +#else + return 0; +#endif /* CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST */ +} + +u8 rtw_mesh_offch_candidate_accepted(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + u8 ret = 0; + + if (!adapter->mesh_cfg.peer_sel_policy.offch_cand) + goto exit; + + ret = MLME_IS_MESH(adapter) && MLME_IS_ASOC(adapter) + && (!plink_ctl->num || rtw_mesh_offch_cto_mgate_required(adapter)) + ; + +#ifdef CONFIG_CONCURRENT_MODE + if (ret) { + struct mi_state mstate_no_self; + + rtw_mi_status_no_self(adapter, &mstate_no_self); + if (MSTATE_STA_LD_NUM(&mstate_no_self)) + ret = 0; + } +#endif + +exit: + return ret; +} + +/* + * this function is called under off channel candidate is required + * the channel with maximum candidate count is selected +*/ +u8 rtw_mesh_select_operating_ch(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct mlme_priv *mlme = &adapter->mlmepriv; + _queue *queue = &(mlme->scanned_queue); + _list *head, *pos; + _irqL irqL; + struct wlan_network *scanned = NULL; + int i; + /* statistics for candidate accept peering */ + u8 cand_ap_cnt[MAX_CHANNEL_NUM] = {0}; + u8 max_cand_ap_ch = 0; + u8 max_cand_ap_cnt = 0; + /* statistics for candidate including not accept peering */ + u8 cand_cnt[MAX_CHANNEL_NUM] = {0}; + u8 max_cand_ch = 0; + u8 max_cand_cnt = 0; + + _enter_critical_bh(&(mlme->scanned_queue.lock), &irqL); + + head = get_list_head(queue); + pos = get_next(head); + while (!rtw_end_of_queue_search(head, pos)) { + scanned = LIST_CONTAINOR(pos, struct wlan_network, list); + pos = get_next(pos); + + if (rtw_get_passing_time_ms(scanned->last_scanned) < mcfg->peer_sel_policy.scanr_exp_ms + && (!mcfg->rssi_threshold || mcfg->rssi_threshold <= scanned->network.Rssi) + #if CONFIG_RTW_MACADDR_ACL + && rtw_access_ctrl(adapter, scanned->network.MacAddress) == _TRUE + #endif + && rtw_bss_is_candidate_mesh_peer(adapter, &scanned->network, 0, 0) + #if CONFIG_RTW_MESH_PEER_BLACKLIST + && !rtw_mesh_peer_blacklist_search(adapter, scanned->network.MacAddress) + #endif + #if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + && rtw_mesh_cto_mgate_network_filter(adapter, scanned) + #endif + ) { + int ch_set_idx = rtw_chset_search_ch(rfctl->channel_set, scanned->network.Configuration.DSConfig); + + if (ch_set_idx >= 0 + && !(rfctl->channel_set[ch_set_idx].flags & RTW_CHF_NO_IR) + && !CH_IS_NON_OCP(&rfctl->channel_set[ch_set_idx]) + ) { + u8 nop, accept; + + rtw_mesh_bss_peering_status(&scanned->network, &nop, &accept); + cand_cnt[ch_set_idx]++; + if (max_cand_cnt < cand_cnt[ch_set_idx]) { + max_cand_cnt = cand_cnt[ch_set_idx]; + max_cand_ch = rfctl->channel_set[ch_set_idx].ChannelNum; + } + if (accept) { + cand_ap_cnt[ch_set_idx]++; + if (max_cand_ap_cnt < cand_ap_cnt[ch_set_idx]) { + max_cand_ap_cnt = cand_ap_cnt[ch_set_idx]; + max_cand_ap_ch = rfctl->channel_set[ch_set_idx].ChannelNum; + } + } + } + } + } + + _exit_critical_bh(&(mlme->scanned_queue.lock), &irqL); + + return max_cand_ap_ch ? max_cand_ap_ch : max_cand_ch; +} + +void dump_mesh_offch_cand_settings(void *sel, _adapter *adapter) +{ + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + + RTW_PRINT_SEL(sel, "%-6s %-11s\n" + , "enable", "find_int_ms"); + RTW_PRINT_SEL(sel, "%6u %11u\n" + , peer_sel_policy->offch_cand, peer_sel_policy->offch_find_int_ms); +} +#endif /* CONFIG_RTW_MESH_OFFCH_CAND */ + +void dump_mesh_peer_sel_policy(void *sel, _adapter *adapter) +{ + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + + RTW_PRINT_SEL(sel, "%-12s\n", "scanr_exp_ms"); + RTW_PRINT_SEL(sel, "%12u\n", peer_sel_policy->scanr_exp_ms); +} + +void dump_mesh_networks(void *sel, _adapter *adapter) +{ +#if CONFIG_RTW_MESH_ACNODE_PREVENT +#define NSTATE_TITLE_FMT_ACN " %-5s" +#define NSTATE_VALUE_FMT_ACN " %5d" +#define NSTATE_TITLE_ARG_ACN , "acn" +#define NSTATE_VALUE_ARG_ACN , (acn_ms < 99999 ? acn_ms : 99999) +#else +#define NSTATE_TITLE_FMT_ACN "" +#define NSTATE_VALUE_FMT_ACN "" +#define NSTATE_TITLE_ARG_ACN +#define NSTATE_VALUE_ARG_ACN +#endif + + struct mlme_priv *mlme = &(adapter->mlmepriv); + _queue *queue = &(mlme->scanned_queue); + struct wlan_network *network; + _list *list, *head; + u8 same_mbss; + u8 candidate; + struct mesh_plink_ent *plink; + u8 blocked; + u8 established; + s32 age_ms; +#if CONFIG_RTW_MESH_ACNODE_PREVENT + s32 acn_ms; +#endif + u8 *mesh_conf_ie; + sint mesh_conf_ie_len; + u8 auth_pid; + u8 *rsn_ie; + int rsn_ie_len; + int gcs, pcs, gmcs; + u8 mfp_opt; + struct wlan_network **mesh_networks; + u8 mesh_network_cnt = 0; + int i; + + mesh_networks = rtw_zvmalloc(mlme->max_bss_cnt * sizeof(struct wlan_network *)); + if (!mesh_networks) + return; + + enter_critical_bh(&queue->lock); + head = get_list_head(queue); + list = get_next(head); + + while (rtw_end_of_queue_search(head, list) == _FALSE) { + network = LIST_CONTAINOR(list, struct wlan_network, list); + list = get_next(list); + + if (network->network.InfrastructureMode != Ndis802_11_mesh) + continue; + + mesh_conf_ie = rtw_get_ie(BSS_EX_TLV_IES(&network->network), WLAN_EID_MESH_CONFIG + , &mesh_conf_ie_len, BSS_EX_TLV_IES_LEN(&network->network)); + if (!mesh_conf_ie || mesh_conf_ie_len != 7) + continue; + + mesh_networks[mesh_network_cnt++] = network; + } + + exit_critical_bh(&queue->lock); + + RTW_PRINT_SEL(sel, " %-17s %-3s %-4s %-5s %-32s %-10s" + " %-3s %-3s %-4s" + " %-3s %-3s %-3s" + NSTATE_TITLE_FMT_ACN + "\n" + , "bssid", "ch", "rssi", "age", "mesh_id", "P M C S A " + , "pcs", "gcs", "gmcs" + , "nop", "fwd", "cto" + NSTATE_TITLE_ARG_ACN + ); + + if (MLME_IS_MESH(adapter) && MLME_IS_ASOC(adapter)) { + network = &mlme->cur_network; + mesh_conf_ie = rtw_get_ie(BSS_EX_TLV_IES(&network->network), WLAN_EID_MESH_CONFIG + , &mesh_conf_ie_len, BSS_EX_TLV_IES_LEN(&network->network)); + if (mesh_conf_ie && mesh_conf_ie_len == 7) { + gcs = pcs = gmcs = 0; + mfp_opt = MFP_NO; + auth_pid = GET_MESH_CONF_ELE_AUTH_PROTO_ID(mesh_conf_ie + 2); + if (auth_pid && auth_pid <= 2) { + rsn_ie = rtw_get_wpa2_ie(BSS_EX_TLV_IES(&network->network) + , &rsn_ie_len, BSS_EX_TLV_IES_LEN(&network->network)); + if (rsn_ie && rsn_ie_len) + rtw_parse_wpa2_ie(rsn_ie, rsn_ie_len + 2, &gcs, &pcs, &gmcs, NULL, &mfp_opt, NULL); + } + RTW_PRINT_SEL(sel, "* "MAC_FMT" %3d %-32s %2x%2x%2x%2x%2x" + " %03x %03x %c%03x" + " %c%2u %3u %c%c " + "\n" + , MAC_ARG(network->network.MacAddress) + , network->network.Configuration.DSConfig + , network->network.mesh_id.Ssid + , GET_MESH_CONF_ELE_PATH_SEL_PROTO_ID(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_PATH_SEL_METRIC_ID(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_CONGEST_CTRL_MODE_ID(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_SYNC_METHOD_ID(mesh_conf_ie + 2) + , auth_pid + , pcs, gcs, mfp_opt == MFP_REQUIRED ? 'R' : (mfp_opt == MFP_OPTIONAL ? 'C' : ' ') + , mfp_opt >= MFP_OPTIONAL ? gmcs : 0 + , GET_MESH_CONF_ELE_ACCEPT_PEERINGS(mesh_conf_ie + 2) ? '+' : ' ' + , GET_MESH_CONF_ELE_NUM_OF_PEERINGS(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_FORWARDING(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_CTO_MGATE(mesh_conf_ie + 2) ? 'G' : ' ' + , GET_MESH_CONF_ELE_CTO_AS(mesh_conf_ie + 2) ? 'A' : ' ' + ); + } + } + + for (i = 0; i < mesh_network_cnt; i++) { + network = mesh_networks[i]; + + if (network->network.InfrastructureMode != Ndis802_11_mesh) + continue; + + mesh_conf_ie = rtw_get_ie(BSS_EX_TLV_IES(&network->network), WLAN_EID_MESH_CONFIG + , &mesh_conf_ie_len, BSS_EX_TLV_IES_LEN(&network->network)); + if (!mesh_conf_ie || mesh_conf_ie_len != 7) + continue; + + gcs = pcs = gmcs = 0; + mfp_opt = MFP_NO; + auth_pid = GET_MESH_CONF_ELE_AUTH_PROTO_ID(mesh_conf_ie + 2); + if (auth_pid && auth_pid <= 2) { + rsn_ie = rtw_get_wpa2_ie(BSS_EX_TLV_IES(&network->network), &rsn_ie_len, BSS_EX_TLV_IES_LEN(&network->network)); + if (rsn_ie && rsn_ie_len) + rtw_parse_wpa2_ie(rsn_ie, rsn_ie_len + 2, &gcs, &pcs, &gmcs, NULL, &mfp_opt, NULL); + } + age_ms = rtw_get_passing_time_ms(network->last_scanned); + #if CONFIG_RTW_MESH_ACNODE_PREVENT + if (network->acnode_stime == 0) + acn_ms = 0; + else + acn_ms = rtw_get_passing_time_ms(network->acnode_stime); + #endif + same_mbss = 0; + candidate = 0; + plink = NULL; + blocked = 0; + established = 0; + + if (MLME_IS_MESH(adapter) && MLME_IS_ASOC(adapter)) { + plink = rtw_mesh_plink_get(adapter, network->network.MacAddress); + if (plink && plink->plink_state == RTW_MESH_PLINK_ESTAB) + established = 1; + else if (plink && plink->plink_state == RTW_MESH_PLINK_BLOCKED) + blocked = 1; + else if (plink) + ; + else if (rtw_bss_is_candidate_mesh_peer(adapter, &network->network, 0, 1)) + candidate = 1; + else if (rtw_bss_is_same_mbss(&mlme->cur_network.network, &network->network)) + same_mbss = 1; + } + + RTW_PRINT_SEL(sel, "%c "MAC_FMT" %3d %4ld %5d %-32s %2x%2x%2x%2x%2x" + " %03x %03x %c%03x" + " %c%2u %3u %c%c " + NSTATE_VALUE_FMT_ACN + "\n" + , established ? 'E' : (blocked ? 'B' : (plink ? 'N' : (candidate ? 'C' : (same_mbss ? 'S' : ' ')))) + , MAC_ARG(network->network.MacAddress) + , network->network.Configuration.DSConfig + , network->network.Rssi + , age_ms < 99999 ? age_ms : 99999 + , network->network.mesh_id.Ssid + , GET_MESH_CONF_ELE_PATH_SEL_PROTO_ID(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_PATH_SEL_METRIC_ID(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_CONGEST_CTRL_MODE_ID(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_SYNC_METHOD_ID(mesh_conf_ie + 2) + , auth_pid + , pcs, gcs, mfp_opt == MFP_REQUIRED ? 'R' : (mfp_opt == MFP_OPTIONAL ? 'C' : ' ') + , mfp_opt >= MFP_OPTIONAL ? gmcs : 0 + , GET_MESH_CONF_ELE_ACCEPT_PEERINGS(mesh_conf_ie + 2) ? '+' : ' ' + , GET_MESH_CONF_ELE_NUM_OF_PEERINGS(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_FORWARDING(mesh_conf_ie + 2) + , GET_MESH_CONF_ELE_CTO_MGATE(mesh_conf_ie + 2) ? 'G' : ' ' + , GET_MESH_CONF_ELE_CTO_AS(mesh_conf_ie + 2) ? 'A' : ' ' + NSTATE_VALUE_ARG_ACN + ); + } + + rtw_vmfree(mesh_networks, mlme->max_bss_cnt * sizeof(struct wlan_network *)); +} + +void rtw_mesh_adjust_chbw(u8 req_ch, u8 *req_bw, u8 *req_offset) +{ + if (req_ch >= 5 && req_ch <= 9) { + /* prevent secondary channel offset mismatch */ + if (*req_bw > CHANNEL_WIDTH_20) { + *req_bw = CHANNEL_WIDTH_20; + *req_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + } +} + +void rtw_mesh_sae_check_frames(_adapter *adapter, const u8 *buf, u32 len, u8 tx, u16 alg, u16 seq, u16 status) +{ +#if CONFIG_RTW_MESH_PEER_BLACKLIST + if (tx && seq == 1) + rtw_mesh_plink_set_peer_conf_timeout(adapter, GetAddr1Ptr(buf)); +#endif +} + +#if CONFIG_RTW_MPM_TX_IES_SYNC_BSS +#ifdef CONFIG_RTW_MESH_AEK +static int rtw_mpm_ampe_dec(_adapter *adapter, struct mesh_plink_ent *plink + , u8 *fhead, size_t flen, u8* fbody, u8 *mic_ie, u8 *ampe_buf) +{ + int ret = _FAIL, verify_ret; + const u8 *aad[] = {adapter_mac_addr(adapter), plink->addr, fbody}; + const size_t aad_len[] = {ETH_ALEN, ETH_ALEN, mic_ie - fbody}; + u8 *iv_crypt; + size_t iv_crypt_len = flen - (mic_ie + 2 - fhead); + + iv_crypt = rtw_malloc(iv_crypt_len); + if (!iv_crypt) + goto exit; + + _rtw_memcpy(iv_crypt, mic_ie + 2, iv_crypt_len); + + verify_ret = rtw_aes_siv_decrypt(plink->aek, 32, iv_crypt, iv_crypt_len + , 3, aad, aad_len, ampe_buf); + + rtw_mfree(iv_crypt, iv_crypt_len); + + if (verify_ret) { + RTW_WARN("verify error, aek_valid=%u\n", plink->aek_valid); + goto exit; + } else if (*ampe_buf != WLAN_EID_AMPE) { + RTW_WARN("plaintext is not AMPE IE\n"); + goto exit; + } else if ( 16 /* AES_BLOCK_SIZE*/ + 2 + *(ampe_buf + 1) > iv_crypt_len) { + RTW_WARN("plaintext AMPE IE length is not valid\n"); + goto exit; + } + + ret = _SUCCESS; + +exit: + return ret; +} + +static int rtw_mpm_ampe_enc(_adapter *adapter, struct mesh_plink_ent *plink + , u8* fbody, u8 *mic_ie, u8 *ampe_buf, bool inverse) +{ + int ret = _FAIL, protect_ret; + const u8 *aad[3]; + const size_t aad_len[3] = {ETH_ALEN, ETH_ALEN, mic_ie - fbody}; + u8 *ampe_ie; + size_t ampe_ie_len = *(ampe_buf + 1) + 2; /* including id & len */ + + if (inverse) { + aad[0] = plink->addr; + aad[1] = adapter_mac_addr(adapter); + } else { + aad[0] = adapter_mac_addr(adapter); + aad[1] = plink->addr; + } + aad[2] = fbody; + + ampe_ie = rtw_malloc(ampe_ie_len); + if (!ampe_ie) + goto exit; + + _rtw_memcpy(ampe_ie, ampe_buf, ampe_ie_len); + + protect_ret = rtw_aes_siv_encrypt(plink->aek, 32, ampe_ie, ampe_ie_len + , 3, aad, aad_len, mic_ie + 2); + + rtw_mfree(ampe_ie, ampe_ie_len); + + if (protect_ret) { + RTW_WARN("protect error, aek_valid=%u\n", plink->aek_valid); + goto exit; + } + + ret = _SUCCESS; + +exit: + return ret; +} +#endif /* CONFIG_RTW_MESH_AEK */ + +static int rtw_mpm_tx_ies_sync_bss(_adapter *adapter, struct mesh_plink_ent *plink + , u8 *fhead, size_t flen, u8* fbody, u8 tlv_ies_offset, u8 *mpm_ie, u8 *mic_ie + , u8 **nbuf, size_t *nlen) +{ + int ret = _FAIL; + struct mlme_priv *mlme = &(adapter->mlmepriv); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *mlmeinfo = &(mlmeext->mlmext_info); + WLAN_BSSID_EX *network = &(mlmeinfo->network); + uint left; + u8 *pos; + + uint mpm_ielen = *(mpm_ie + 1); + u8 *fpos; + u8 *new_buf = NULL; + size_t new_len = 0; + + u8 *new_fhead; + size_t new_flen; + u8 *new_fbody; + u8 *new_mic_ie; + +#ifdef CONFIG_RTW_MESH_AEK + u8 *ampe_buf = NULL; + size_t ampe_buf_len = 0; + + /* decode */ + if (mic_ie) { + ampe_buf_len = flen - (mic_ie + 2 + 16 /* AES_BLOCK_SIZE */ - fhead); + ampe_buf = rtw_malloc(ampe_buf_len); + if (!ampe_buf) + goto exit; + + if (rtw_mpm_ampe_dec(adapter, plink, fhead, flen, fbody, mic_ie, ampe_buf) != _SUCCESS) + goto exit; + + if (*(ampe_buf + 1) >= 68) { + _rtw_memcpy(plink->sel_pcs, ampe_buf + 2, 4); + _rtw_memcpy(plink->l_nonce, ampe_buf + 6, 32); + _rtw_memcpy(plink->p_nonce, ampe_buf + 38, 32); + } + } +#endif + + /* count for new frame length */ + new_len = sizeof(struct rtw_ieee80211_hdr_3addr) + tlv_ies_offset; + left = BSS_EX_TLV_IES_LEN(network); + pos = BSS_EX_TLV_IES(network); + while (left >= 2) { + u8 id, elen; + + id = *pos++; + elen = *pos++; + left -= 2; + + if (elen > left) + break; + + switch (id) { + case WLAN_EID_SSID: + case WLAN_EID_DS_PARAMS: + case WLAN_EID_TIM: + break; + default: + new_len += 2 + elen; + } + + left -= elen; + pos += elen; + } + new_len += mpm_ielen + 2; + if (mic_ie) + new_len += 16 /* AES_BLOCK_SIZE*/ + 2 + ampe_buf_len; + + /* alloc new frame */ + new_buf = rtw_malloc(new_len); + if (!new_buf) { + rtw_warn_on(1); + goto exit; + } + + /* build new frame */ + _rtw_memcpy(new_buf, fhead, sizeof(struct rtw_ieee80211_hdr_3addr) + tlv_ies_offset); + new_fhead = new_buf; + new_flen = new_len; + new_fbody = new_fhead + sizeof(struct rtw_ieee80211_hdr_3addr); + + fpos = new_fbody + tlv_ies_offset; + left = BSS_EX_TLV_IES_LEN(network); + pos = BSS_EX_TLV_IES(network); + while (left >= 2) { + u8 id, elen; + + id = *pos++; + elen = *pos++; + left -= 2; + + if (elen > left) + break; + + switch (id) { + case WLAN_EID_SSID: + case WLAN_EID_DS_PARAMS: + case WLAN_EID_TIM: + break; + default: + fpos = rtw_set_ie(fpos, id, elen, pos, NULL); + if (id == WLAN_EID_MESH_CONFIG) + fpos = rtw_set_ie(fpos, WLAN_EID_MPM, mpm_ielen, mpm_ie + 2, NULL); + } + + left -= elen; + pos += elen; + } + if (mic_ie) { + new_mic_ie = fpos; + *fpos++ = WLAN_EID_MIC; + *fpos++ = 16 /* AES_BLOCK_SIZE */; + } + +#ifdef CONFIG_RTW_MESH_AEK + /* encode */ + if (mic_ie) { + int enc_ret = rtw_mpm_ampe_enc(adapter, plink, new_fbody, new_mic_ie, ampe_buf, 0); + if (enc_ret != _SUCCESS) + goto exit; + } +#endif + + *nlen = new_len; + *nbuf = new_buf; + + ret = _SUCCESS; + +exit: + if (ret != _SUCCESS && new_buf) + rtw_mfree(new_buf, new_len); + +#ifdef CONFIG_RTW_MESH_AEK + if (ampe_buf) + rtw_mfree(ampe_buf, ampe_buf_len); +#endif + + return ret; +} +#endif /* CONFIG_RTW_MPM_TX_IES_SYNC_BSS */ + +struct mpm_frame_info { + u8 *aid; + u16 aid_v; + u8 *pid; + u16 pid_v; + u8 *llid; + u16 llid_v; + u8 *plid; + u16 plid_v; + u8 *reason; + u16 reason_v; + u8 *chosen_pmk; +}; + +/* +* pid:00000 llid:00000 chosen_pmk:0x00000000000000000000000000000000 +* aid:00000 pid:00000 llid:00000 plid:00000 chosen_pmk:0x00000000000000000000000000000000 +* pid:00000 llid:00000 plid:00000 reason:00000 chosen_pmk:0x00000000000000000000000000000000 +*/ +#define MPM_LOG_BUF_LEN 92 /* this length is limited for legal combination */ +static void rtw_mpm_info_msg(struct mpm_frame_info *mpm_info, u8 *mpm_log_buf) +{ + int cnt = 0; + + if (mpm_info->aid) { + cnt += snprintf(mpm_log_buf + cnt, MPM_LOG_BUF_LEN - cnt - 1, "aid:%u ", mpm_info->aid_v); + if (cnt >= MPM_LOG_BUF_LEN - 1) + goto exit; + } + if (mpm_info->pid) { + cnt += snprintf(mpm_log_buf + cnt, MPM_LOG_BUF_LEN - cnt - 1, "pid:%u ", mpm_info->pid_v); + if (cnt >= MPM_LOG_BUF_LEN - 1) + goto exit; + } + if (mpm_info->llid) { + cnt += snprintf(mpm_log_buf + cnt, MPM_LOG_BUF_LEN - cnt - 1, "llid:%u ", mpm_info->llid_v); + if (cnt >= MPM_LOG_BUF_LEN - 1) + goto exit; + } + if (mpm_info->plid) { + cnt += snprintf(mpm_log_buf + cnt, MPM_LOG_BUF_LEN - cnt - 1, "plid:%u ", mpm_info->plid_v); + if (cnt >= MPM_LOG_BUF_LEN - 1) + goto exit; + } + if (mpm_info->reason) { + cnt += snprintf(mpm_log_buf + cnt, MPM_LOG_BUF_LEN - cnt - 1, "reason:%u ", mpm_info->reason_v); + if (cnt >= MPM_LOG_BUF_LEN - 1) + goto exit; + } + if (mpm_info->chosen_pmk) { + cnt += snprintf(mpm_log_buf + cnt, MPM_LOG_BUF_LEN - cnt - 1, "chosen_pmk:0x"KEY_FMT, KEY_ARG(mpm_info->chosen_pmk)); + if (cnt >= MPM_LOG_BUF_LEN - 1) + goto exit; + } + +exit: + return; +} + +static int rtw_mpm_check_frames(_adapter *adapter, u8 action, const u8 **buf, size_t *len, u8 tx) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *plink = NULL; + u8 *nbuf = NULL; + size_t nlen = 0; + u8 *fhead = (u8 *)*buf; + size_t flen = *len; + u8 *peer_addr = tx ? GetAddr1Ptr(fhead) : get_addr2_ptr(fhead); + u8 *frame_body = fhead + sizeof(struct rtw_ieee80211_hdr_3addr); + struct mpm_frame_info mpm_info; + u8 tlv_ies_offset; + u8 *mpm_ie = NULL; + uint mpm_ielen = 0; + u8 *mic_ie = NULL; + uint mic_ielen = 0; + int ret = 0; + u8 mpm_log_buf[MPM_LOG_BUF_LEN] = {0}; + + if (action == RTW_ACT_SELF_PROTECTED_MESH_OPEN) + tlv_ies_offset = 4; + else if (action == RTW_ACT_SELF_PROTECTED_MESH_CONF) + tlv_ies_offset = 6; + else if (action == RTW_ACT_SELF_PROTECTED_MESH_CLOSE) + tlv_ies_offset = 2; + else { + rtw_warn_on(1); + goto exit; + } + + plink = rtw_mesh_plink_get(adapter, peer_addr); + if (!plink && (tx == _TRUE || action == RTW_ACT_SELF_PROTECTED_MESH_CONF)) { + /* warning message if no plink when: 1.TX all MPM or 2.RX CONF */ + RTW_WARN("RTW_%s:%s without plink of "MAC_FMT"\n" + , (tx == _TRUE) ? "Tx" : "Rx", action_self_protected_str(action), MAC_ARG(peer_addr)); + goto exit; + } + + _rtw_memset(&mpm_info, 0, sizeof(struct mpm_frame_info)); + + if (action == RTW_ACT_SELF_PROTECTED_MESH_CONF) { + mpm_info.aid = (u8 *)frame_body + 4; + mpm_info.aid_v = RTW_GET_LE16(mpm_info.aid); + } + + mpm_ie = rtw_get_ie(fhead + sizeof(struct rtw_ieee80211_hdr_3addr) + tlv_ies_offset + , WLAN_EID_MPM, &mpm_ielen + , flen - sizeof(struct rtw_ieee80211_hdr_3addr) - tlv_ies_offset); + if (!mpm_ie || mpm_ielen < 2 + 2) + goto exit; + + mpm_info.pid = mpm_ie + 2; + mpm_info.pid_v = RTW_GET_LE16(mpm_info.pid); + mpm_info.llid = mpm_info.pid + 2; + mpm_info.llid_v = RTW_GET_LE16(mpm_info.llid); + + switch (action) { + case RTW_ACT_SELF_PROTECTED_MESH_OPEN: + /* pid:2, llid:2, (chosen_pmk:16) */ + if (mpm_info.pid_v == 0 && mpm_ielen == 4) + ; + else if (mpm_info.pid_v == 1 && mpm_ielen == 20) + mpm_info.chosen_pmk = mpm_info.llid + 2; + else + goto exit; + break; + case RTW_ACT_SELF_PROTECTED_MESH_CONF: + /* pid:2, llid:2, plid:2, (chosen_pmk:16) */ + mpm_info.plid = mpm_info.llid + 2; + mpm_info.plid_v = RTW_GET_LE16(mpm_info.plid); + if (mpm_info.pid_v == 0 && mpm_ielen == 6) + ; + else if (mpm_info.pid_v == 1 && mpm_ielen == 22) + mpm_info.chosen_pmk = mpm_info.plid + 2; + else + goto exit; + break; + case RTW_ACT_SELF_PROTECTED_MESH_CLOSE: + /* pid:2, llid:2, (plid:2), reason:2, (chosen_pmk:16) */ + if (mpm_info.pid_v == 0 && mpm_ielen == 6) { + /* MPM, without plid */ + mpm_info.reason = mpm_info.llid + 2; + mpm_info.reason_v = RTW_GET_LE16(mpm_info.reason); + } else if (mpm_info.pid_v == 0 && mpm_ielen == 8) { + /* MPM, with plid */ + mpm_info.plid = mpm_info.llid + 2; + mpm_info.plid_v = RTW_GET_LE16(mpm_info.plid); + mpm_info.reason = mpm_info.plid + 2; + mpm_info.reason_v = RTW_GET_LE16(mpm_info.reason); + } else if (mpm_info.pid_v == 1 && mpm_ielen == 22) { + /* AMPE, without plid */ + mpm_info.reason = mpm_info.llid + 2; + mpm_info.reason_v = RTW_GET_LE16(mpm_info.reason); + mpm_info.chosen_pmk = mpm_info.reason + 2; + } else if (mpm_info.pid_v == 1 && mpm_ielen == 24) { + /* AMPE, with plid */ + mpm_info.plid = mpm_info.llid + 2; + mpm_info.plid_v = RTW_GET_LE16(mpm_info.plid); + mpm_info.reason = mpm_info.plid + 2; + mpm_info.reason_v = RTW_GET_LE16(mpm_info.reason); + mpm_info.chosen_pmk = mpm_info.reason + 2; + } else + goto exit; + break; + }; + + if (mpm_info.pid_v == 1) { + mic_ie = rtw_get_ie(fhead + sizeof(struct rtw_ieee80211_hdr_3addr) + tlv_ies_offset + , WLAN_EID_MIC, &mic_ielen + , flen - sizeof(struct rtw_ieee80211_hdr_3addr) - tlv_ies_offset); + if (!mic_ie || mic_ielen != 16 /* AES_BLOCK_SIZE */) + goto exit; + } + +#if CONFIG_RTW_MPM_TX_IES_SYNC_BSS + if ((action == RTW_ACT_SELF_PROTECTED_MESH_OPEN || action == RTW_ACT_SELF_PROTECTED_MESH_CONF) + && tx == _TRUE + ) { +#define DBG_RTW_MPM_TX_IES_SYNC_BSS 0 + + if (mpm_info.pid_v == 1 && (!plink || !MESH_PLINK_AEK_VALID(plink))) { + RTW_WARN("AEK not ready, IEs can't sync with BSS\n"); + goto bypass_sync_bss; + } + + if (DBG_RTW_MPM_TX_IES_SYNC_BSS) { + RTW_INFO(FUNC_ADPT_FMT" before:\n", FUNC_ADPT_ARG(adapter)); + dump_ies(RTW_DBGDUMP + , fhead + sizeof(struct rtw_ieee80211_hdr_3addr) + tlv_ies_offset + , flen - sizeof(struct rtw_ieee80211_hdr_3addr) - tlv_ies_offset); + } + + rtw_mpm_tx_ies_sync_bss(adapter, plink + , fhead, flen, frame_body, tlv_ies_offset, mpm_ie, mic_ie + , &nbuf, &nlen); + if (!nbuf) + goto exit; + + /* update pointer & len for new frame */ + fhead = nbuf; + flen = nlen; + frame_body = fhead + sizeof(struct rtw_ieee80211_hdr_3addr); + if (mpm_info.pid_v == 1) { + mic_ie = rtw_get_ie(fhead + sizeof(struct rtw_ieee80211_hdr_3addr) + tlv_ies_offset + , WLAN_EID_MIC, &mic_ielen + , flen - sizeof(struct rtw_ieee80211_hdr_3addr) - tlv_ies_offset); + } + + if (DBG_RTW_MPM_TX_IES_SYNC_BSS) { + RTW_INFO(FUNC_ADPT_FMT" after:\n", FUNC_ADPT_ARG(adapter)); + dump_ies(RTW_DBGDUMP + , fhead + sizeof(struct rtw_ieee80211_hdr_3addr) + tlv_ies_offset + , flen - sizeof(struct rtw_ieee80211_hdr_3addr) - tlv_ies_offset); + } + } +bypass_sync_bss: +#endif /* CONFIG_RTW_MPM_TX_IES_SYNC_BSS */ + + if (!plink) + goto mpm_log; + +#if CONFIG_RTW_MESH_PEER_BLACKLIST + if (action == RTW_ACT_SELF_PROTECTED_MESH_OPEN) { + if (tx) + rtw_mesh_plink_set_peer_conf_timeout(adapter, peer_addr); + + } else +#endif +#if CONFIG_RTW_MESH_ACNODE_PREVENT + if (action == RTW_ACT_SELF_PROTECTED_MESH_CLOSE) { + if (tx && mpm_info.reason && mpm_info.reason_v == WLAN_REASON_MESH_MAX_PEERS) { + if (rtw_mesh_scanned_is_acnode_confirmed(adapter, plink->scanned) + && rtw_mesh_acnode_prevent_allow_sacrifice(adapter) + ) { + struct sta_info *sac = rtw_mesh_acnode_prevent_pick_sacrifice(adapter); + + if (sac) { + struct sta_priv *stapriv = &adapter->stapriv; + _irqL irqL; + u8 sta_addr[ETH_ALEN]; + u8 updated = _FALSE; + + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + if (!rtw_is_list_empty(&sac->asoc_list)) { + rtw_list_delete(&sac->asoc_list); + stapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (sac->tbtx_enable) + stapriv->tbtx_asoc_list_cnt--; + #endif + STA_SET_MESH_PLINK(sac, NULL); + } + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + RTW_INFO(FUNC_ADPT_FMT" sacrifice "MAC_FMT" for acnode\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(sac->cmn.mac_addr)); + + _rtw_memcpy(sta_addr, sac->cmn.mac_addr, ETH_ALEN); + updated = ap_free_sta(adapter, sac, 0, 0, 1); + rtw_mesh_expire_peer(stapriv->padapter, sta_addr); + + associated_clients_update(adapter, updated, STA_INFO_UPDATE_ALL); + } + } + } + } else +#endif + if (action == RTW_ACT_SELF_PROTECTED_MESH_CONF) { + _irqL irqL; + u8 *ies = NULL; + u16 ies_len = 0; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + + plink = _rtw_mesh_plink_get(adapter, peer_addr); + if (!plink) + goto release_plink_ctl; + + if (tx == _FALSE) { + ies = plink->rx_conf_ies; + ies_len = plink->rx_conf_ies_len; + plink->rx_conf_ies = NULL; + plink->rx_conf_ies_len = 0; + + plink->llid = mpm_info.plid_v; + plink->plid = mpm_info.llid_v; + plink->peer_aid = mpm_info.aid_v; + if (mpm_info.pid_v == 1) + _rtw_memcpy(plink->chosen_pmk, mpm_info.chosen_pmk, 16); + } + #ifdef CONFIG_RTW_MESH_DRIVER_AID + else { + ies = plink->tx_conf_ies; + ies_len = plink->tx_conf_ies_len; + plink->tx_conf_ies = NULL; + plink->tx_conf_ies_len = 0; + } + #endif + + if (ies && ies_len) + rtw_mfree(ies, ies_len); + + #ifndef CONFIG_RTW_MESH_DRIVER_AID + if (tx == _TRUE) + goto release_plink_ctl; /* no need to copy tx conf ies */ + #endif + + /* copy mesh confirm IEs */ + if (mpm_info.pid_v == 1) /* not include MIC & encrypted AMPE */ + ies_len = (mic_ie - fhead) - sizeof(struct rtw_ieee80211_hdr_3addr) - 2; + else + ies_len = flen - sizeof(struct rtw_ieee80211_hdr_3addr) - 2; + + ies = rtw_zmalloc(ies_len); + if (ies) { + _rtw_memcpy(ies, fhead + sizeof(struct rtw_ieee80211_hdr_3addr) + 2, ies_len); + if (tx == _FALSE) { + plink->rx_conf_ies = ies; + plink->rx_conf_ies_len = ies_len; + } + #ifdef CONFIG_RTW_MESH_DRIVER_AID + else { + plink->tx_conf_ies = ies; + plink->tx_conf_ies_len = ies_len; + } + #endif + } + +release_plink_ctl: + _exit_critical_bh(&(plink_ctl->lock), &irqL); + } + +mpm_log: + rtw_mpm_info_msg(&mpm_info, mpm_log_buf); + RTW_INFO("RTW_%s:%s %s\n" + , (tx == _TRUE) ? "Tx" : "Rx" + , action_self_protected_str(action) + , mpm_log_buf + ); + + ret = 1; + +exit: + if (nbuf) { + if (ret == 1) { + *buf = nbuf; + *len = nlen; + } else + rtw_mfree(nbuf, nlen); + } + + return ret; +} + +static int rtw_mesh_check_frames(_adapter *adapter, const u8 **buf, size_t *len, u8 tx) +{ + int is_mesh_frame = -1; + const u8 *frame_body; + u8 category, action; + + frame_body = *buf + sizeof(struct rtw_ieee80211_hdr_3addr); + category = frame_body[0]; + + if (category == RTW_WLAN_CATEGORY_SELF_PROTECTED) { + action = frame_body[1]; + switch (action) { + case RTW_ACT_SELF_PROTECTED_MESH_OPEN: + case RTW_ACT_SELF_PROTECTED_MESH_CONF: + case RTW_ACT_SELF_PROTECTED_MESH_CLOSE: + rtw_mpm_check_frames(adapter, action, buf, len, tx); + is_mesh_frame = action; + break; + case RTW_ACT_SELF_PROTECTED_MESH_GK_INFORM: + case RTW_ACT_SELF_PROTECTED_MESH_GK_ACK: + RTW_INFO("RTW_%s:%s\n", (tx == _TRUE) ? "Tx" : "Rx", action_self_protected_str(action)); + is_mesh_frame = action; + break; + default: + break; + }; + } + + return is_mesh_frame; +} + +int rtw_mesh_check_frames_tx(_adapter *adapter, const u8 **buf, size_t *len) +{ + return rtw_mesh_check_frames(adapter, buf, len, _TRUE); +} + +int rtw_mesh_check_frames_rx(_adapter *adapter, const u8 *buf, size_t len) +{ + return rtw_mesh_check_frames(adapter, &buf, &len, _FALSE); +} + +int rtw_mesh_on_auth(_adapter *adapter, union recv_frame *rframe) +{ + u8 *whdr = rframe->u.hdr.rx_data; + +#if CONFIG_RTW_MACADDR_ACL + if (rtw_access_ctrl(adapter, get_addr2_ptr(whdr)) == _FALSE) + return _SUCCESS; +#endif + + if (!rtw_mesh_plink_get(adapter, get_addr2_ptr(whdr))) { + #if CONFIG_RTW_MESH_ACNODE_PREVENT + rtw_mesh_acnode_set_notify_etime(adapter, whdr); + #endif + + if (adapter_to_rfctl(adapter)->offch_state == OFFCHS_NONE) + issue_probereq(adapter, &adapter->mlmepriv.cur_network.network.mesh_id, get_addr2_ptr(whdr)); + + /* only peer being added (checked by notify conditions) is allowed */ + return _SUCCESS; + } + + rtw_cfg80211_rx_mframe(adapter, rframe, NULL); + return _SUCCESS; +} + +unsigned int on_action_self_protected(_adapter *adapter, union recv_frame *rframe) +{ + unsigned int ret = _FAIL; + struct sta_info *sta = NULL; + u8 *pframe = rframe->u.hdr.rx_data; + uint frame_len = rframe->u.hdr.len; + u8 *frame_body = (u8 *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + u8 category; + u8 action; + + /* check RA matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(adapter), GetAddr1Ptr(pframe), ETH_ALEN)) + goto exit; + + category = frame_body[0]; + if (category != RTW_WLAN_CATEGORY_SELF_PROTECTED) + goto exit; + + action = frame_body[1]; + switch (action) { + case RTW_ACT_SELF_PROTECTED_MESH_OPEN: + case RTW_ACT_SELF_PROTECTED_MESH_CONF: + case RTW_ACT_SELF_PROTECTED_MESH_CLOSE: + case RTW_ACT_SELF_PROTECTED_MESH_GK_INFORM: + case RTW_ACT_SELF_PROTECTED_MESH_GK_ACK: + if (!(MLME_IS_MESH(adapter) && MLME_IS_ASOC(adapter))) + goto exit; +#ifdef CONFIG_IOCTL_CFG80211 + #if CONFIG_RTW_MACADDR_ACL + if (rtw_access_ctrl(adapter, get_addr2_ptr(pframe)) == _FALSE) + goto exit; + #endif + #if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + if (rtw_mesh_cto_mgate_required(adapter) + /* only peer being added (checked by notify conditions) is allowed */ + && !rtw_mesh_plink_get(adapter, get_addr2_ptr(pframe))) + goto exit; + #endif + rtw_cfg80211_rx_action(adapter, rframe, NULL); + ret = _SUCCESS; +#endif /* CONFIG_IOCTL_CFG80211 */ + break; + default: + break; + } + +exit: + return ret; +} + +const u8 ae_to_mesh_ctrl_len[] = { + 6, + 12, /* MESH_FLAGS_AE_A4 */ + 18, /* MESH_FLAGS_AE_A5_A6 */ + 0, +}; + +unsigned int on_action_mesh(_adapter *adapter, union recv_frame *rframe) +{ + unsigned int ret = _FAIL; + struct sta_info *sta = NULL; + struct sta_priv *stapriv = &adapter->stapriv; + u8 *pframe = rframe->u.hdr.rx_data; + uint frame_len = rframe->u.hdr.len; + u8 *frame_body = (u8 *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + u8 category; + u8 action; + + if (!MLME_IS_MESH(adapter)) + goto exit; + + /* check stainfo exist? */ + + category = frame_body[0]; + if (category != RTW_WLAN_CATEGORY_MESH) + goto exit; + + action = frame_body[1]; + switch (action) { + case RTW_ACT_MESH_HWMP_PATH_SELECTION: + rtw_mesh_rx_path_sel_frame(adapter, rframe); + ret = _SUCCESS; + break; + default: + break; + } + +exit: + return ret; +} + +bool rtw_mesh_update_bss_peering_status(_adapter *adapter, WLAN_BSSID_EX *bss) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + u8 num_of_peerings = stapriv->asoc_list_cnt; + bool accept_peerings = stapriv->asoc_list_cnt < mcfg->max_peer_links; + u8 *ie; + int ie_len; + bool updated = 0; + +#if CONFIG_RTW_MESH_ACNODE_PREVENT + accept_peerings |= plink_ctl->acnode_rsvd; +#endif + + ie = rtw_get_ie(BSS_EX_TLV_IES(bss), WLAN_EID_MESH_CONFIG, &ie_len, BSS_EX_TLV_IES_LEN(bss)); + if (!ie || ie_len != 7) { + rtw_warn_on(1); + goto exit; + } + + if (GET_MESH_CONF_ELE_NUM_OF_PEERINGS(ie + 2) != num_of_peerings) { + SET_MESH_CONF_ELE_NUM_OF_PEERINGS(ie + 2, num_of_peerings); + updated = 1; + } + + if (GET_MESH_CONF_ELE_ACCEPT_PEERINGS(ie + 2) != accept_peerings) { + SET_MESH_CONF_ELE_ACCEPT_PEERINGS(ie + 2, accept_peerings); + updated = 1; + } + +exit: + return updated; +} + +bool rtw_mesh_update_bss_formation_info(_adapter *adapter, WLAN_BSSID_EX *bss) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + u8 cto_mgate = (minfo->num_gates || mcfg->dot11MeshGateAnnouncementProtocol); + u8 cto_as = 0; + u8 *ie; + int ie_len; + bool updated = 0; + + ie = rtw_get_ie(BSS_EX_TLV_IES(bss), WLAN_EID_MESH_CONFIG, &ie_len, + BSS_EX_TLV_IES_LEN(bss)); + if (!ie || ie_len != 7) { + rtw_warn_on(1); + goto exit; + } + + if (GET_MESH_CONF_ELE_CTO_MGATE(ie + 2) != cto_mgate) { + SET_MESH_CONF_ELE_CTO_MGATE(ie + 2, cto_mgate); + updated = 1; + } + + if (GET_MESH_CONF_ELE_CTO_AS(ie + 2) != cto_as) { + SET_MESH_CONF_ELE_CTO_AS(ie + 2, cto_as); + updated = 1; + } + +exit: + return updated; +} + +bool rtw_mesh_update_bss_forwarding_state(_adapter *adapter, WLAN_BSSID_EX *bss) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + u8 forward = mcfg->dot11MeshForwarding; + u8 *ie; + int ie_len; + bool updated = 0; + + ie = rtw_get_ie(BSS_EX_TLV_IES(bss), WLAN_EID_MESH_CONFIG, &ie_len, + BSS_EX_TLV_IES_LEN(bss)); + if (!ie || ie_len != 7) { + rtw_warn_on(1); + goto exit; + } + + if (GET_MESH_CONF_ELE_FORWARDING(ie + 2) != forward) { + SET_MESH_CONF_ELE_FORWARDING(ie + 2, forward); + updated = 1; + } + +exit: + return updated; +} + +struct mesh_plink_ent *_rtw_mesh_plink_get(_adapter *adapter, const u8 *hwaddr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent = NULL; + int i; + + for (i = 0; i < RTW_MESH_MAX_PEER_CANDIDATES; i++) { + if (plink_ctl->ent[i].valid == _TRUE + && _rtw_memcmp(plink_ctl->ent[i].addr, hwaddr, ETH_ALEN) == _TRUE + ) { + ent = &plink_ctl->ent[i]; + break; + } + } + + return ent; +} + +struct mesh_plink_ent *rtw_mesh_plink_get(_adapter *adapter, const u8 *hwaddr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent = NULL; + _irqL irqL; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + ent = _rtw_mesh_plink_get(adapter, hwaddr); + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + return ent; +} + +struct mesh_plink_ent *rtw_mesh_plink_get_no_estab_by_idx(_adapter *adapter, u8 idx) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent = NULL; + int i, j = 0; + _irqL irqL; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + for (i = 0; i < RTW_MESH_MAX_PEER_CANDIDATES; i++) { + if (plink_ctl->ent[i].valid == _TRUE + && plink_ctl->ent[i].plink_state != RTW_MESH_PLINK_ESTAB + ) { + if (j == idx) { + ent = &plink_ctl->ent[i]; + break; + } + j++; + } + } + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + return ent; +} + +int _rtw_mesh_plink_add(_adapter *adapter, const u8 *hwaddr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent = NULL; + u8 exist = _FALSE; + int i; + + for (i = 0; i < RTW_MESH_MAX_PEER_CANDIDATES; i++) { + if (plink_ctl->ent[i].valid == _TRUE + && _rtw_memcmp(plink_ctl->ent[i].addr, hwaddr, ETH_ALEN) == _TRUE + ) { + ent = &plink_ctl->ent[i]; + exist = _TRUE; + break; + } + + if (ent == NULL && plink_ctl->ent[i].valid == _FALSE) + ent = &plink_ctl->ent[i]; + } + + if (exist == _FALSE && ent) { + _rtw_memcpy(ent->addr, hwaddr, ETH_ALEN); + ent->valid = _TRUE; + #ifdef CONFIG_RTW_MESH_AEK + ent->aek_valid = 0; + #endif + ent->llid = 0; + ent->plid = 0; + _rtw_memset(ent->chosen_pmk, 0, 16); + #ifdef CONFIG_RTW_MESH_AEK + _rtw_memset(ent->sel_pcs, 0, 4); + _rtw_memset(ent->l_nonce, 0, 32); + _rtw_memset(ent->p_nonce, 0, 32); + #endif + ent->plink_state = RTW_MESH_PLINK_LISTEN; + #ifndef CONFIG_RTW_MESH_DRIVER_AID + ent->aid = 0; + #endif + ent->peer_aid = 0; + SET_PEER_CONF_DISABLED(ent); + SET_CTO_MGATE_CONF_DISABLED(ent); + plink_ctl->num++; + } + + return exist == _TRUE ? RTW_ALREADY : (ent ? _SUCCESS : _FAIL); +} + +int rtw_mesh_plink_add(_adapter *adapter, const u8 *hwaddr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + _irqL irqL; + int ret; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + ret = _rtw_mesh_plink_add(adapter, hwaddr); + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + return ret; +} + +int rtw_mesh_plink_set_state(_adapter *adapter, const u8 *hwaddr, u8 state) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent = NULL; + _irqL irqL; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + ent = _rtw_mesh_plink_get(adapter, hwaddr); + if (ent) + ent->plink_state = state; + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + return ent ? _SUCCESS : _FAIL; +} + +#ifdef CONFIG_RTW_MESH_AEK +int rtw_mesh_plink_set_aek(_adapter *adapter, const u8 *hwaddr, const u8 *aek) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent = NULL; + _irqL irqL; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + ent = _rtw_mesh_plink_get(adapter, hwaddr); + if (ent) { + _rtw_memcpy(ent->aek, aek, 32); + ent->aek_valid = 1; + } + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + return ent ? _SUCCESS : _FAIL; +} +#endif + +#if CONFIG_RTW_MESH_PEER_BLACKLIST +int rtw_mesh_plink_set_peer_conf_timeout(_adapter *adapter, const u8 *hwaddr) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent = NULL; + _irqL irqL; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + ent = _rtw_mesh_plink_get(adapter, hwaddr); + if (ent) { + if (IS_PEER_CONF_DISABLED(ent)) + SET_PEER_CONF_END_TIME(ent, mcfg->peer_sel_policy.peer_conf_timeout_ms); + } + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + return ent ? _SUCCESS : _FAIL; +} +#endif + +void _rtw_mesh_plink_del_ent(_adapter *adapter, struct mesh_plink_ent *ent) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + + ent->valid = _FALSE; + #ifdef CONFIG_RTW_MESH_DRIVER_AID + if (ent->tx_conf_ies && ent->tx_conf_ies_len) + rtw_mfree(ent->tx_conf_ies, ent->tx_conf_ies_len); + ent->tx_conf_ies = NULL; + ent->tx_conf_ies_len = 0; + #endif + if (ent->rx_conf_ies && ent->rx_conf_ies_len) + rtw_mfree(ent->rx_conf_ies, ent->rx_conf_ies_len); + ent->rx_conf_ies = NULL; + ent->rx_conf_ies_len = 0; + if (ent->scanned) + ent->scanned = NULL; + plink_ctl->num--; +} + +int rtw_mesh_plink_del(_adapter *adapter, const u8 *hwaddr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent = NULL; + u8 exist = _FALSE; + int i; + _irqL irqL; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + for (i = 0; i < RTW_MESH_MAX_PEER_CANDIDATES; i++) { + if (plink_ctl->ent[i].valid == _TRUE + && _rtw_memcmp(plink_ctl->ent[i].addr, hwaddr, ETH_ALEN) == _TRUE + ) { + ent = &plink_ctl->ent[i]; + exist = _TRUE; + break; + } + } + + if (exist == _TRUE) + _rtw_mesh_plink_del_ent(adapter, ent); + + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + return exist == _TRUE ? _SUCCESS : RTW_ALREADY; +} + +void rtw_mesh_plink_ctl_init(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + int i; + + _rtw_spinlock_init(&plink_ctl->lock); + plink_ctl->num = 0; + for (i = 0; i < RTW_MESH_MAX_PEER_CANDIDATES; i++) + plink_ctl->ent[i].valid = _FALSE; + +#if CONFIG_RTW_MESH_PEER_BLACKLIST + _rtw_init_queue(&plink_ctl->peer_blacklist); +#endif +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + _rtw_init_queue(&plink_ctl->cto_mgate_blacklist); +#endif +} + +void rtw_mesh_plink_ctl_deinit(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent; + int i; + _irqL irqL; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + for (i = 0; i < RTW_MESH_MAX_PEER_CANDIDATES; i++) { + ent = &plink_ctl->ent[i]; + #ifdef CONFIG_RTW_MESH_DRIVER_AID + if (ent->tx_conf_ies && ent->tx_conf_ies_len) + rtw_mfree(ent->tx_conf_ies, ent->tx_conf_ies_len); + #endif + if (ent->rx_conf_ies && ent->rx_conf_ies_len) + rtw_mfree(ent->rx_conf_ies, ent->rx_conf_ies_len); + } + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + _rtw_spinlock_free(&plink_ctl->lock); + +#if CONFIG_RTW_MESH_PEER_BLACKLIST + rtw_mesh_peer_blacklist_flush(adapter); + _rtw_deinit_queue(&plink_ctl->peer_blacklist); +#endif +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + rtw_mesh_cto_mgate_blacklist_flush(adapter); + _rtw_deinit_queue(&plink_ctl->cto_mgate_blacklist); +#endif +} + +void dump_mesh_plink_ctl(void *sel, _adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *ent; + int i; + + RTW_PRINT_SEL(sel, "num:%u\n", plink_ctl->num); + #if CONFIG_RTW_MESH_ACNODE_PREVENT + RTW_PRINT_SEL(sel, "acnode_rsvd:%u\n", plink_ctl->acnode_rsvd); + #endif + + for (i = 0; i < RTW_MESH_MAX_PEER_CANDIDATES; i++) { + ent = &plink_ctl->ent[i]; + if (!ent->valid) + continue; + + RTW_PRINT_SEL(sel, "\n"); + RTW_PRINT_SEL(sel, "peer:"MAC_FMT"\n", MAC_ARG(ent->addr)); + RTW_PRINT_SEL(sel, "plink_state:%s\n", rtw_mesh_plink_str(ent->plink_state)); + + #ifdef CONFIG_RTW_MESH_AEK + if (ent->aek_valid) + RTW_PRINT_SEL(sel, "aek:"KEY_FMT KEY_FMT"\n", KEY_ARG(ent->aek), KEY_ARG(ent->aek + 16)); + #endif + + RTW_PRINT_SEL(sel, "llid:%u, plid:%u\n", ent->llid, ent->plid); + #ifndef CONFIG_RTW_MESH_DRIVER_AID + RTW_PRINT_SEL(sel, "aid:%u\n", ent->aid); + #endif + RTW_PRINT_SEL(sel, "peer_aid:%u\n", ent->peer_aid); + + RTW_PRINT_SEL(sel, "chosen_pmk:"KEY_FMT"\n", KEY_ARG(ent->chosen_pmk)); + + #ifdef CONFIG_RTW_MESH_AEK + RTW_PRINT_SEL(sel, "sel_pcs:%02x%02x%02x%02x\n" + , ent->sel_pcs[0], ent->sel_pcs[1], ent->sel_pcs[2], ent->sel_pcs[3]); + RTW_PRINT_SEL(sel, "l_nonce:"KEY_FMT KEY_FMT"\n", KEY_ARG(ent->l_nonce), KEY_ARG(ent->l_nonce + 16)); + RTW_PRINT_SEL(sel, "p_nonce:"KEY_FMT KEY_FMT"\n", KEY_ARG(ent->p_nonce), KEY_ARG(ent->p_nonce + 16)); + #endif + + #ifdef CONFIG_RTW_MESH_DRIVER_AID + RTW_PRINT_SEL(sel, "tx_conf_ies:%p, len:%u\n", ent->tx_conf_ies, ent->tx_conf_ies_len); + #endif + RTW_PRINT_SEL(sel, "rx_conf_ies:%p, len:%u\n", ent->rx_conf_ies, ent->rx_conf_ies_len); + RTW_PRINT_SEL(sel, "scanned:%p\n", ent->scanned); + + #if CONFIG_RTW_MESH_PEER_BLACKLIST + if (!IS_PEER_CONF_DISABLED(ent)) { + if (!IS_PEER_CONF_TIMEOUT(ent)) + RTW_PRINT_SEL(sel, "peer_conf:%d\n", rtw_systime_to_ms(ent->peer_conf_end_time - rtw_get_current_time())); + else + RTW_PRINT_SEL(sel, "peer_conf:TIMEOUT\n"); + } + #endif + + #if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + if (!IS_CTO_MGATE_CONF_DISABLED(ent)) { + if (!IS_CTO_MGATE_CONF_TIMEOUT(ent)) + RTW_PRINT_SEL(sel, "cto_mgate_conf:%d\n", rtw_systime_to_ms(ent->cto_mgate_conf_end_time - rtw_get_current_time())); + else + RTW_PRINT_SEL(sel, "cto_mgate_conf:TIMEOUT\n"); + } + #endif + } +} + +/* this function is called with plink_ctl being locked */ +static int rtw_mesh_peer_establish(_adapter *adapter, struct mesh_plink_ent *plink, struct sta_info *sta) +{ +#ifndef DBG_RTW_MESH_PEER_ESTABLISH +#define DBG_RTW_MESH_PEER_ESTABLISH 0 +#endif + + struct sta_priv *stapriv = &adapter->stapriv; + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + u8 *tlv_ies; + u16 tlv_ieslen; + struct rtw_ieee802_11_elems elems; + _irqL irqL; + int i; + u16 status = 0; + int ret = _FAIL; +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + u8 sta_tbtx_enable = _FALSE; +#endif + + if (!plink->rx_conf_ies || !plink->rx_conf_ies_len) { + RTW_INFO(FUNC_ADPT_FMT" no rx confirm from sta "MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr)); + goto exit; + } + + if (plink->rx_conf_ies_len < 4) { + RTW_INFO(FUNC_ADPT_FMT" confirm from sta "MAC_FMT" too short\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr)); + goto exit; + } + +#ifdef CONFIG_RTW_MESH_DRIVER_AID + if (!plink->tx_conf_ies || !plink->tx_conf_ies_len) { + RTW_INFO(FUNC_ADPT_FMT" no tx confirm to sta "MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr)); + goto exit; + } + + if (plink->tx_conf_ies_len < 4) { + RTW_INFO(FUNC_ADPT_FMT" confirm to sta "MAC_FMT" too short\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr)); + goto exit; + } +#endif + + tlv_ies = plink->rx_conf_ies + 4; + tlv_ieslen = plink->rx_conf_ies_len - 4; + + if (DBG_RTW_MESH_PEER_ESTABLISH) + dump_ies(RTW_DBGDUMP, tlv_ies, tlv_ieslen); + + if (rtw_ieee802_11_parse_elems(tlv_ies, tlv_ieslen, &elems, 1) == ParseFailed) { + RTW_INFO(FUNC_ADPT_FMT" sta "MAC_FMT" sent invalid confirm\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr)); + goto exit; + } + + SET_PEER_CONF_DISABLED(plink); + if (rtw_bss_is_cto_mgate(&plink->scanned->network) + && !rtw_bss_is_forwarding(&plink->scanned->network)) + SET_CTO_MGATE_CONF_END_TIME(plink, mcfg->peer_sel_policy.cto_mgate_conf_timeout_ms); + else + SET_CTO_MGATE_CONF_DISABLED(plink); + + sta->state &= (~WIFI_FW_AUTH_SUCCESS); + sta->state |= WIFI_FW_ASSOC_STATE; + + rtw_ap_parse_sta_capability(adapter, sta, plink->rx_conf_ies); + + status = rtw_ap_parse_sta_supported_rates(adapter, sta, tlv_ies, tlv_ieslen); + if (status != _STATS_SUCCESSFUL_) + goto exit; + + status = rtw_ap_parse_sta_security_ie(adapter, sta, &elems); + if (status != _STATS_SUCCESSFUL_) { + RTW_INFO(FUNC_ADPT_FMT" security check fail, status=%u\n", FUNC_ADPT_ARG(adapter), status); + goto exit; + } + + rtw_ap_parse_sta_wmm_ie(adapter, sta, tlv_ies, tlv_ieslen); +#ifdef CONFIG_RTS_FULL_BW + /*check vendor IE*/ + rtw_parse_sta_vendor_ie_8812(adapter, sta, tlv_ies, tlv_ieslen); +#endif/*CONFIG_RTS_FULL_BW*/ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (elems.tbtx_cap && elems.tbtx_cap_len != 0) { + if(rtw_is_tbtx_capabilty(elems.tbtx_cap, elems.tbtx_cap_len)) { + sta_tbtx_enable = _TRUE; + } + } +#endif + + rtw_ap_parse_sta_ht_ie(adapter, sta, &elems); + rtw_ap_parse_sta_vht_ie(adapter, sta, &elems); + + /* AID */ +#ifdef CONFIG_RTW_MESH_DRIVER_AID + sta->cmn.aid = RTW_GET_LE16(plink->tx_conf_ies + 2); +#else + sta->cmn.aid = plink->aid; +#endif + stapriv->sta_aid[sta->cmn.aid - 1] = sta; + RTW_INFO(FUNC_ADPT_FMT" sta "MAC_FMT" aid:%u\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr), sta->cmn.aid); + + sta->state &= (~WIFI_FW_ASSOC_STATE); + sta->state |= WIFI_FW_ASSOC_SUCCESS; + + sta->local_mps = RTW_MESH_PS_ACTIVE; + + rtw_ewma_err_rate_init(&sta->metrics.err_rate); + rtw_ewma_err_rate_add(&sta->metrics.err_rate, 1); + /* init data_rate to 1M */ + sta->metrics.data_rate = 10; + sta->alive = _TRUE; + + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&sta->asoc_list)) { + STA_SET_MESH_PLINK(sta, plink); + /* TBD: up layer timeout mechanism */ + /* sta->expire_to = mcfg->plink_timeout / 2; */ + rtw_list_insert_tail(&sta->asoc_list, &stapriv->asoc_list); + stapriv->asoc_list_cnt++; +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (sta_tbtx_enable) { + sta->tbtx_enable = _TRUE; + stapriv->tbtx_asoc_list_cnt++; + } +#endif + } + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + + bss_cap_update_on_sta_join(adapter, sta); + sta_info_update(adapter, sta); + report_add_sta_event(adapter, sta->cmn.mac_addr); + + ret = _SUCCESS; + +exit: + return ret; +} + +int rtw_mesh_set_plink_state(_adapter *adapter, const u8 *mac, u8 plink_state) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *plink = NULL; + _irqL irqL2; + struct sta_priv *stapriv = &adapter->stapriv; + struct sta_info *sta = NULL; + _irqL irqL; + struct sta_info *del_sta = NULL; + int ret = _SUCCESS; + + _enter_critical_bh(&(plink_ctl->lock), &irqL2); + + plink = _rtw_mesh_plink_get(adapter, mac); + if (!plink) { + ret = _FAIL; + goto release_plink_ctl; + } + + plink->plink_state = plink_state; + + #if CONFIG_RTW_MESH_ACNODE_PREVENT + if (plink_state == RTW_MESH_PLINK_OPN_SNT) { + if (rtw_mesh_scanned_is_acnode_confirmed(adapter, plink->scanned) + && rtw_mesh_acnode_prevent_allow_sacrifice(adapter) + ) { + struct sta_info *sac = rtw_mesh_acnode_prevent_pick_sacrifice(adapter); + + if (sac) { + del_sta = sac; + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + if (!rtw_is_list_empty(&del_sta->asoc_list)) { + rtw_list_delete(&del_sta->asoc_list); + stapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (del_sta->tbtx_enable) + stapriv->tbtx_asoc_list_cnt--; + #endif + STA_SET_MESH_PLINK(del_sta, NULL); + } + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + RTW_INFO(FUNC_ADPT_FMT" sacrifice "MAC_FMT" for acnode\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(del_sta->cmn.mac_addr)); + } + } + } else + #endif + if (plink_state == RTW_MESH_PLINK_OPN_RCVD + || plink_state == RTW_MESH_PLINK_CNF_RCVD + || plink_state == RTW_MESH_PLINK_ESTAB + ) { + sta = rtw_get_stainfo(stapriv, mac); + if (!sta) { + sta = rtw_alloc_stainfo(stapriv, mac); + if (!sta) + goto release_plink_ctl; + } + + if (plink_state == RTW_MESH_PLINK_ESTAB) { + if (rtw_mesh_peer_establish(adapter, plink, sta) != _SUCCESS) { + del_sta = sta; + ret = _FAIL; + goto release_plink_ctl; + } + } + } + else if (plink_state == RTW_MESH_PLINK_HOLDING) { + del_sta = rtw_get_stainfo(stapriv, mac); + if (!del_sta) + goto release_plink_ctl; + + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + if (!rtw_is_list_empty(&del_sta->asoc_list)) { + rtw_list_delete(&del_sta->asoc_list); + stapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (del_sta->tbtx_enable) + stapriv->tbtx_asoc_list_cnt--; + #endif + STA_SET_MESH_PLINK(del_sta, NULL); + } + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + } + +release_plink_ctl: + _exit_critical_bh(&(plink_ctl->lock), &irqL2); + + if (del_sta) { + u8 sta_addr[ETH_ALEN]; + u8 updated = _FALSE; + + _rtw_memcpy(sta_addr, del_sta->cmn.mac_addr, ETH_ALEN); + updated = ap_free_sta(adapter, del_sta, 0, 0, 1); + rtw_mesh_expire_peer(stapriv->padapter, sta_addr); + + associated_clients_update(adapter, updated, STA_INFO_UPDATE_ALL); + } + + return ret; +} + +struct mesh_set_plink_cmd_parm { + const u8 *mac; + u8 plink_state; +}; + +u8 rtw_mesh_set_plink_state_cmd_hdl(_adapter *adapter, u8 *parmbuf) +{ + struct mesh_set_plink_cmd_parm *parm = (struct mesh_set_plink_cmd_parm *)parmbuf; + + if (rtw_mesh_set_plink_state(adapter, parm->mac, parm->plink_state) == _SUCCESS) + return H2C_SUCCESS; + + return H2C_CMD_FAIL; +} + +u8 rtw_mesh_set_plink_state_cmd(_adapter *adapter, const u8 *mac, u8 plink_state) +{ + struct cmd_obj *cmdobj; + struct mesh_set_plink_cmd_parm *parm; + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + /* prepare cmd parameter */ + parm = rtw_zmalloc(sizeof(*parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + parm->mac = mac; + parm->plink_state = plink_state; + + /* need enqueue, prepare cmd_obj and enqueue */ + cmdobj = rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree(parm, sizeof(*parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_MESH_PLINK_STATE); + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + if (res == _SUCCESS) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&cmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&cmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + +exit: + return res; +} + +void rtw_mesh_expire_peer_notify(_adapter *adapter, const u8 *peer_addr) +{ + u8 null_ssid[2] = {0, 0}; + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_notify_new_peer_candidate(adapter->rtw_wdev + , peer_addr + , null_ssid + , 2 + , 0 + , GFP_ATOMIC + ); +#endif + + return; +} + +static u8 *rtw_mesh_construct_peer_mesh_close(_adapter *adapter, struct mesh_plink_ent *plink, u16 reason, u32 *len) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + u8 *frame = NULL, *pos; + u32 flen; + struct rtw_ieee80211_hdr *whdr; + + if (minfo->mesh_auth_id && !MESH_PLINK_AEK_VALID(plink)) + goto exit; + + flen = sizeof(struct rtw_ieee80211_hdr_3addr) + + 2 /* category, action */ + + 2 + minfo->mesh_id_len /* mesh id */ + + 2 + 8 + (minfo->mesh_auth_id ? 16 : 0) /* mpm */ + + (minfo->mesh_auth_id ? 2 + 16 /* AES_BLOCK_SIZE */ : 0) /* mic */ + + (minfo->mesh_auth_id ? 70 : 0) /* ampe */ + ; + + pos = frame = rtw_zmalloc(flen); + if (!frame) + goto exit; + + whdr = (struct rtw_ieee80211_hdr *)frame; + _rtw_memcpy(whdr->addr1, adapter_mac_addr(adapter), ETH_ALEN); + _rtw_memcpy(whdr->addr2, plink->addr, ETH_ALEN); + _rtw_memcpy(whdr->addr3, adapter_mac_addr(adapter), ETH_ALEN); + + set_frame_sub_type(frame, WIFI_ACTION); + + pos += sizeof(struct rtw_ieee80211_hdr_3addr); + *(pos++) = RTW_WLAN_CATEGORY_SELF_PROTECTED; + *(pos++) = RTW_ACT_SELF_PROTECTED_MESH_CLOSE; + + pos = rtw_set_ie_mesh_id(pos, NULL, minfo->mesh_id, minfo->mesh_id_len); + + pos = rtw_set_ie_mpm(pos, NULL + , minfo->mesh_auth_id ? 1 : 0 + , plink->plid + , &plink->llid + , &reason + , minfo->mesh_auth_id ? plink->chosen_pmk : NULL); + +#ifdef CONFIG_RTW_MESH_AEK + if (minfo->mesh_auth_id) { + u8 ampe_buf[70]; + int enc_ret; + + *pos = WLAN_EID_MIC; + *(pos + 1) = 16 /* AES_BLOCK_SIZE */; + + ampe_buf[0] = WLAN_EID_AMPE; + ampe_buf[1] = 68; + _rtw_memcpy(ampe_buf + 2, plink->sel_pcs, 4); + _rtw_memcpy(ampe_buf + 6, plink->p_nonce, 32); + _rtw_memcpy(ampe_buf + 38, plink->l_nonce, 32); + + enc_ret = rtw_mpm_ampe_enc(adapter, plink + , frame + sizeof(struct rtw_ieee80211_hdr_3addr) + , pos, ampe_buf, 1); + if (enc_ret != _SUCCESS) { + rtw_mfree(frame, flen); + frame = NULL; + goto exit; + } + } +#endif + + *len = flen; + +exit: + return frame; +} + +void _rtw_mesh_expire_peer_ent(_adapter *adapter, struct mesh_plink_ent *plink) +{ +#if defined(CONFIG_RTW_MESH_STA_DEL_DISASOC) + _rtw_mesh_plink_del_ent(adapter, plink); + rtw_cfg80211_indicate_sta_disassoc(adapter, plink->addr, 0); +#else + u8 *frame = NULL; + u32 flen; + + if (plink->plink_state == RTW_MESH_PLINK_ESTAB) + frame = rtw_mesh_construct_peer_mesh_close(adapter, plink, WLAN_REASON_MESH_CLOSE, &flen); + + if (frame) { + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + struct wireless_dev *wdev = adapter->rtw_wdev; + s32 freq = rtw_ch2freq(mlmeext->cur_channel); + + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + rtw_cfg80211_rx_mgmt(wdev, freq, 0, frame, flen, GFP_ATOMIC); + #else + cfg80211_rx_action(adapter->pnetdev, freq, frame, flen, GFP_ATOMIC); + #endif + + rtw_mfree(frame, flen); + } else { + rtw_mesh_expire_peer_notify(adapter, plink->addr); + RTW_INFO(FUNC_ADPT_FMT" set "MAC_FMT" plink unknown\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(plink->addr)); + plink->plink_state = RTW_MESH_PLINK_UNKNOWN; + } +#endif +} + +void rtw_mesh_expire_peer(_adapter *adapter, const u8 *peer_addr) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *plink; + _irqL irqL; + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + + plink = _rtw_mesh_plink_get(adapter, peer_addr); + if (!plink) + goto exit; + + _rtw_mesh_expire_peer_ent(adapter, plink); + +exit: + _exit_critical_bh(&(plink_ctl->lock), &irqL); +} + +u8 rtw_mesh_ps_annc(_adapter *adapter, u8 ps) +{ + _irqL irqL; + _list *head, *list; + struct sta_info *sta; + struct sta_priv *stapriv = &adapter->stapriv; + u8 sta_alive_num = 0, i; + char sta_alive_list[NUM_STA]; + u8 annc_cnt = 0; + + if (rtw_linked_check(adapter) == _FALSE) + goto exit; + + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + + head = &stapriv->asoc_list; + list = get_next(head); + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + int stainfo_offset; + + sta = LIST_CONTAINOR(list, struct sta_info, asoc_list); + list = get_next(list); + + stainfo_offset = rtw_stainfo_offset(stapriv, sta); + if (stainfo_offset_valid(stainfo_offset)) + sta_alive_list[sta_alive_num++] = stainfo_offset; + } + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + + for (i = 0; i < sta_alive_num; i++) { + sta = rtw_get_stainfo_by_offset(stapriv, sta_alive_list[i]); + if (!sta) + continue; + + issue_qos_nulldata(adapter, sta->cmn.mac_addr, 7, ps, 3, 500); + annc_cnt++; + } + +exit: + return annc_cnt; +} + +static void mpath_tx_tasklet_hdl(void *priv) +{ + _adapter *adapter = (_adapter *)priv; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct xmit_frame *xframe; + _list *list, *head; + _list tmp; + u32 tmp_len; + s32 res; + + _rtw_init_listhead(&tmp); + + while (1) { + tmp_len = 0; + enter_critical_bh(&minfo->mpath_tx_queue.lock); + if (minfo->mpath_tx_queue_len) { + rtw_list_splice_init(&minfo->mpath_tx_queue.queue, &tmp); + tmp_len = minfo->mpath_tx_queue_len; + minfo->mpath_tx_queue_len = 0; + } + exit_critical_bh(&minfo->mpath_tx_queue.lock); + + if (!tmp_len) + break; + + head = &tmp; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + xframe = LIST_CONTAINOR(list, struct xmit_frame, list); + list = get_next(list); + rtw_list_delete(&xframe->list); + res = rtw_xmit_posthandle(adapter, xframe, xframe->pkt); + if (res < 0) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s rtw_xmit fail\n", __FUNCTION__); + #endif + adapter->xmitpriv.tx_drop++; + } + } + } +} + +static void rtw_mpath_tx_queue_flush(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct xmit_frame *xframe; + _list *list, *head; + _list tmp; + + _rtw_init_listhead(&tmp); + + enter_critical_bh(&minfo->mpath_tx_queue.lock); + rtw_list_splice_init(&minfo->mpath_tx_queue.queue, &tmp); + minfo->mpath_tx_queue_len = 0; + exit_critical_bh(&minfo->mpath_tx_queue.lock); + + head = &tmp; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + xframe = LIST_CONTAINOR(list, struct xmit_frame, list); + list = get_next(list); + rtw_list_delete(&xframe->list); + rtw_free_xmitframe(&adapter->xmitpriv, xframe); + } +} + +#ifdef PLATFORM_LINUX /* 3.10 ~ 4.13 checked */ +#if defined(CONFIG_SLUB) +#include +#elif defined(CONFIG_SLAB) +#include +#endif +typedef struct kmem_cache rtw_mcache; +#endif + +rtw_mcache *rtw_mcache_create(const char *name, size_t size) +{ +#ifdef PLATFORM_LINUX /* 3.10 ~ 4.13 checked */ + return kmem_cache_create(name, size, 0, 0, NULL); +#else + #error "TBD\n"; +#endif +} + +void rtw_mcache_destroy(rtw_mcache *s) +{ +#ifdef PLATFORM_LINUX /* 3.10 ~ 4.13 checked */ + kmem_cache_destroy(s); +#else + #error "TBD\n"; +#endif +} + +void *_rtw_mcache_alloc(rtw_mcache *cachep) +{ +#ifdef PLATFORM_LINUX /* 3.10 ~ 4.13 checked */ + return kmem_cache_alloc(cachep, GFP_ATOMIC); +#else + #error "TBD\n"; +#endif +} + +void _rtw_mcache_free(rtw_mcache *cachep, void *objp) +{ +#ifdef PLATFORM_LINUX /* 3.10 ~ 4.13 checked */ + kmem_cache_free(cachep, objp); +#else + #error "TBD\n"; +#endif +} + +#ifdef DBG_MEM_ALLOC +inline void *dbg_rtw_mcache_alloc(rtw_mcache *cachep, const enum mstat_f flags, const char *func, const int line) +{ + void *p; + u32 sz = cachep->size; + + if (match_mstat_sniff_rules(flags, sz)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%u)\n", func, line, __func__, sz); + + p = _rtw_mcache_alloc(cachep); + + rtw_mstat_update( + flags + , p ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , sz + ); + + return p; +} + +inline void dbg_rtw_mcache_free(rtw_mcache *cachep, void *pbuf, const enum mstat_f flags, const char *func, const int line) +{ + u32 sz = cachep->size; + + if (match_mstat_sniff_rules(flags, sz)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%u)\n", func, line, __func__, sz); + + _rtw_mcache_free(cachep, pbuf); + + rtw_mstat_update( + flags + , MSTAT_FREE + , sz + ); +} + +#define rtw_mcache_alloc(cachep) dbg_rtw_mcache_alloc(cachep, MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_mcache_free(cachep, objp) dbg_rtw_mcache_free(cachep, objp, MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#else +#define rtw_mcache_alloc(cachep) _rtw_mcache_alloc(cachep) +#define rtw_mcache_free(cachep, objp) _rtw_mcache_free(cachep, objp) +#endif /* DBG_MEM_ALLOC */ + +/* Mesh Received Cache */ +#define RTW_MRC_BUCKETS 256 /* must be a power of 2 */ +#define RTW_MRC_QUEUE_MAX_LEN 4 +#define RTW_MRC_TIMEOUT_MS (3 * 1000) + +/** + * struct rtw_mrc_entry - entry in the Mesh Received Cache + * + * @seqnum: mesh sequence number of the frame + * @exp_time: expiration time of the entry + * @msa: mesh source address of the frame + * @list: hashtable list pointer + * + * The Mesh Received Cache keeps track of the latest received frames that + * have been received by a mesh interface and discards received frames + * that are found in the cache. + */ +struct rtw_mrc_entry { + rtw_hlist_node list; + systime exp_time; + u32 seqnum; + u8 msa[ETH_ALEN]; +}; + +struct rtw_mrc { + rtw_hlist_head bucket[RTW_MRC_BUCKETS]; + u32 idx_mask; + rtw_mcache *cache; +}; + +static int rtw_mrc_init(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + char cache_name[IFNAMSIZ + 8 + 1]; + int i; + + minfo->mrc = rtw_malloc(sizeof(struct rtw_mrc)); + if (!minfo->mrc) + return -ENOMEM; + minfo->mrc->idx_mask = RTW_MRC_BUCKETS - 1; + for (i = 0; i < RTW_MRC_BUCKETS; i++) + rtw_hlist_head_init(&minfo->mrc->bucket[i]); + + sprintf(cache_name, "rtw_mrc_%s", ADPT_ARG(adapter)); + minfo->mrc->cache = rtw_mcache_create(cache_name, sizeof(struct rtw_mrc_entry)); + + return 0; +} + +static void rtw_mrc_free(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mrc *mrc = minfo->mrc; + struct rtw_mrc_entry *p; + rtw_hlist_node *np, *n; + int i; + + if (!mrc) + return; + + for (i = 0; i < RTW_MRC_BUCKETS; i++) { + rtw_hlist_for_each_entry_safe(p, np, n, &mrc->bucket[i], list) { + rtw_hlist_del(&p->list); + rtw_mcache_free(mrc->cache, p); + } + } + + rtw_mcache_destroy(mrc->cache); + + rtw_mfree(mrc, sizeof(struct rtw_mrc)); + minfo->mrc = NULL; +} + +/** + * rtw_mrc_check - Check frame in mesh received cache and add if absent. + * + * @adapter: interface + * @msa: mesh source address + * @seq: mesh seq number + * + * Returns: 0 if the frame is not in the cache, nonzero otherwise. + * + * Checks using the mesh source address and the mesh sequence number if we have + * received this frame lately. If the frame is not in the cache, it is added to + * it. + */ +static int rtw_mrc_check(_adapter *adapter, const u8 *msa, u32 seq) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mrc *mrc = minfo->mrc; + int entries = 0; + u8 idx; + struct rtw_mrc_entry *p; + rtw_hlist_node *np, *n; + u8 timeout; + + if (!mrc) + return -1; + + idx = seq & mrc->idx_mask; + rtw_hlist_for_each_entry_safe(p, np, n, &mrc->bucket[idx], list) { + ++entries; + timeout = rtw_time_after(rtw_get_current_time(), p->exp_time); + if (timeout || entries == RTW_MRC_QUEUE_MAX_LEN) { + if (!timeout) + minfo->mshstats.mrc_del_qlen++; + + rtw_hlist_del(&p->list); + rtw_mcache_free(mrc->cache, p); + --entries; + } else if ((seq == p->seqnum) && _rtw_memcmp(msa, p->msa, ETH_ALEN) == _TRUE) + return -1; + } + + p = rtw_mcache_alloc(mrc->cache); + if (!p) + return 0; + + p->seqnum = seq; + p->exp_time = rtw_get_current_time() + rtw_ms_to_systime(RTW_MRC_TIMEOUT_MS); + _rtw_memcpy(p->msa, msa, ETH_ALEN); + rtw_hlist_add_head(&p->list, &mrc->bucket[idx]); + return 0; +} + +static int rtw_mesh_decache(_adapter *adapter, const u8 *msa, u32 seq) +{ + return rtw_mrc_check(adapter, msa, seq); +} + +#ifndef RTW_MESH_SCAN_RESULT_EXP_MS +#define RTW_MESH_SCAN_RESULT_EXP_MS (10 * 1000) +#endif + +#ifndef RTW_MESH_ACNODE_PREVENT +#define RTW_MESH_ACNODE_PREVENT 0 +#endif +#ifndef RTW_MESH_ACNODE_CONF_TIMEOUT_MS +#define RTW_MESH_ACNODE_CONF_TIMEOUT_MS (20 * 1000) +#endif +#ifndef RTW_MESH_ACNODE_NOTIFY_TIMEOUT_MS +#define RTW_MESH_ACNODE_NOTIFY_TIMEOUT_MS (2 * 1000) +#endif + +#ifndef RTW_MESH_OFFCH_CAND +#define RTW_MESH_OFFCH_CAND 1 +#endif +#ifndef RTW_MESH_OFFCH_CAND_FIND_INT_MS +#define RTW_MESH_OFFCH_CAND_FIND_INT_MS (10 * 1000) +#endif + +#ifndef RTW_MESH_PEER_CONF_TIMEOUT_MS +#define RTW_MESH_PEER_CONF_TIMEOUT_MS (20 * 1000) +#endif +#ifndef RTW_MESH_PEER_BLACKLIST_TIMEOUT_MS +#define RTW_MESH_PEER_BLACKLIST_TIMEOUT_MS (20 * 1000) +#endif + +#ifndef RTW_MESH_CTO_MGATE_REQUIRE +#define RTW_MESH_CTO_MGATE_REQUIRE 0 +#endif +#ifndef RTW_MESH_CTO_MGATE_CONF_TIMEOUT_MS +#define RTW_MESH_CTO_MGATE_CONF_TIMEOUT_MS (20 * 1000) +#endif +#ifndef RTW_MESH_CTO_MGATE_BLACKLIST_TIMEOUT_MS +#define RTW_MESH_CTO_MGATE_BLACKLIST_TIMEOUT_MS (20 * 1000) +#endif + +void rtw_mesh_cfg_init_peer_sel_policy(struct rtw_mesh_cfg *mcfg) +{ + struct mesh_peer_sel_policy *sel_policy = &mcfg->peer_sel_policy; + + sel_policy->scanr_exp_ms = RTW_MESH_SCAN_RESULT_EXP_MS; + +#if CONFIG_RTW_MESH_ACNODE_PREVENT + sel_policy->acnode_prevent = RTW_MESH_ACNODE_PREVENT; + sel_policy->acnode_conf_timeout_ms = RTW_MESH_ACNODE_CONF_TIMEOUT_MS; + sel_policy->acnode_notify_timeout_ms = RTW_MESH_ACNODE_NOTIFY_TIMEOUT_MS; +#endif + +#if CONFIG_RTW_MESH_OFFCH_CAND + sel_policy->offch_cand = RTW_MESH_OFFCH_CAND; + sel_policy->offch_find_int_ms = RTW_MESH_OFFCH_CAND_FIND_INT_MS; +#endif + +#if CONFIG_RTW_MESH_PEER_BLACKLIST + sel_policy->peer_conf_timeout_ms = RTW_MESH_PEER_CONF_TIMEOUT_MS; + sel_policy->peer_blacklist_timeout_ms = RTW_MESH_PEER_BLACKLIST_TIMEOUT_MS; +#endif + +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + sel_policy->cto_mgate_require = RTW_MESH_CTO_MGATE_REQUIRE; + sel_policy->cto_mgate_conf_timeout_ms = RTW_MESH_CTO_MGATE_CONF_TIMEOUT_MS; + sel_policy->cto_mgate_blacklist_timeout_ms = RTW_MESH_CTO_MGATE_BLACKLIST_TIMEOUT_MS; +#endif +} + +void rtw_mesh_cfg_init(_adapter *adapter) +{ + struct registry_priv *regsty = adapter_to_regsty(adapter); + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + + mcfg->max_peer_links = RTW_MESH_MAX_PEER_LINKS; + mcfg->plink_timeout = RTW_MESH_PEER_LINK_TIMEOUT; + + mcfg->dot11MeshTTL = RTW_MESH_TTL; + mcfg->element_ttl = RTW_MESH_DEFAULT_ELEMENT_TTL; + mcfg->dot11MeshHWMPmaxPREQretries = RTW_MESH_MAX_PREQ_RETRIES; + mcfg->path_refresh_time = RTW_MESH_PATH_REFRESH_TIME; + mcfg->min_discovery_timeout = RTW_MESH_MIN_DISCOVERY_TIMEOUT; + mcfg->dot11MeshHWMPactivePathTimeout = RTW_MESH_PATH_TIMEOUT; + mcfg->dot11MeshHWMPpreqMinInterval = RTW_MESH_PREQ_MIN_INT; + mcfg->dot11MeshHWMPperrMinInterval = RTW_MESH_PERR_MIN_INT; + mcfg->dot11MeshHWMPnetDiameterTraversalTime = RTW_MESH_DIAM_TRAVERSAL_TIME; + mcfg->dot11MeshHWMPRootMode = RTW_IEEE80211_ROOTMODE_NO_ROOT; + mcfg->dot11MeshHWMPRannInterval = RTW_MESH_RANN_INTERVAL; + mcfg->dot11MeshGateAnnouncementProtocol = _FALSE; + mcfg->dot11MeshForwarding = _TRUE; + mcfg->rssi_threshold = 0; + mcfg->dot11MeshHWMPactivePathToRootTimeout = RTW_MESH_PATH_TO_ROOT_TIMEOUT; + mcfg->dot11MeshHWMProotInterval = RTW_MESH_ROOT_INTERVAL; + mcfg->dot11MeshHWMPconfirmationInterval = RTW_MESH_ROOT_CONFIRMATION_INTERVAL; + mcfg->path_gate_timeout_factor = 3; + rtw_mesh_cfg_init_peer_sel_policy(mcfg); +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + mcfg->sane_metric_delta = RTW_MESH_SANE_METRIC_DELTA; + mcfg->max_root_add_chk_cnt = RTW_MESH_MAX_ROOT_ADD_CHK_CNT; +#endif + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + mcfg->b2u_flags_msrc = regsty->msrc_b2u_flags; + mcfg->b2u_flags_mfwd = regsty->mfwd_b2u_flags; +#endif +} + +void rtw_mesh_cfg_init_max_peer_links(_adapter *adapter, u8 stack_conf) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + + mcfg->max_peer_links = RTW_MESH_MAX_PEER_LINKS; + + if (mcfg->max_peer_links > stack_conf) + mcfg->max_peer_links = stack_conf; +} + +void rtw_mesh_cfg_init_plink_timeout(_adapter *adapter, u32 stack_conf) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + + mcfg->plink_timeout = stack_conf; +} + +void rtw_mesh_init_mesh_info(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + + _rtw_memset(minfo, 0, sizeof(struct rtw_mesh_info)); + + rtw_mesh_plink_ctl_init(adapter); + + minfo->last_preq = rtw_get_current_time(); + /* minfo->last_sn_update = rtw_get_current_time(); */ + minfo->next_perr = rtw_get_current_time(); + + ATOMIC_SET(&minfo->mpaths, 0); + rtw_mesh_pathtbl_init(adapter); + + _rtw_init_queue(&minfo->mpath_tx_queue); + tasklet_init(&minfo->mpath_tx_tasklet + , (void(*)(unsigned long))mpath_tx_tasklet_hdl + , (unsigned long)adapter); + + rtw_mrc_init(adapter); + + _rtw_init_listhead(&minfo->preq_queue.list); + _rtw_spinlock_init(&minfo->mesh_preq_queue_lock); + + rtw_init_timer(&adapter->mesh_path_timer, adapter, rtw_ieee80211_mesh_path_timer, adapter); + rtw_init_timer(&adapter->mesh_path_root_timer, adapter, rtw_ieee80211_mesh_path_root_timer, adapter); + rtw_init_timer(&adapter->mesh_atlm_param_req_timer, adapter, rtw_mesh_atlm_param_req_timer, adapter); + _init_workitem(&adapter->mesh_work, rtw_mesh_work_hdl, NULL); +} + +void rtw_mesh_deinit_mesh_info(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + + tasklet_kill(&minfo->mpath_tx_tasklet); + rtw_mpath_tx_queue_flush(adapter); + _rtw_deinit_queue(&adapter->mesh_info.mpath_tx_queue); + + rtw_mrc_free(adapter); + + rtw_mesh_pathtbl_unregister(adapter); + + rtw_mesh_plink_ctl_deinit(adapter); + + _cancel_workitem_sync(&adapter->mesh_work); + _cancel_timer_ex(&adapter->mesh_path_timer); + _cancel_timer_ex(&adapter->mesh_path_root_timer); + _cancel_timer_ex(&adapter->mesh_atlm_param_req_timer); +} + +/** + * rtw_mesh_nexthop_resolve - lookup next hop; conditionally start path discovery + * + * @skb: 802.11 frame to be sent + * @sdata: network subif the frame will be sent through + * + * Lookup next hop for given skb and start path discovery if no + * forwarding information is found. + * + * Returns: 0 if the next hop was found and -ENOENT if the frame was queued. + * skb is freeed here if no mpath could be allocated. + */ +int rtw_mesh_nexthop_resolve(_adapter *adapter, + struct xmit_frame *xframe) +{ + struct pkt_attrib *attrib = &xframe->attrib; + struct rtw_mesh_path *mpath; + struct xmit_frame *xframe_to_free = NULL; + u8 *target_addr = attrib->mda; + int err = 0; + int ret = _SUCCESS; + + rtw_rcu_read_lock(); + err = rtw_mesh_nexthop_lookup(adapter, target_addr, attrib->msa, attrib->ra); + if (!err) + goto endlookup; + + /* no nexthop found, start resolving */ + mpath = rtw_mesh_path_lookup(adapter, target_addr); + if (!mpath) { + mpath = rtw_mesh_path_add(adapter, target_addr); + if (IS_ERR(mpath)) { + xframe->pkt = NULL; /* free pkt outside */ + rtw_mesh_path_discard_frame(adapter, xframe); + err = PTR_ERR(mpath); + ret = _FAIL; + goto endlookup; + } + } + + if (!(mpath->flags & RTW_MESH_PATH_RESOLVING)) + rtw_mesh_queue_preq(mpath, RTW_PREQ_Q_F_START); + + enter_critical_bh(&mpath->frame_queue.lock); + + if (mpath->frame_queue_len >= RTW_MESH_FRAME_QUEUE_LEN) { + xframe_to_free = LIST_CONTAINOR(get_next(get_list_head(&mpath->frame_queue)), struct xmit_frame, list); + rtw_list_delete(&(xframe_to_free->list)); + mpath->frame_queue_len--; + } + + rtw_list_insert_tail(&xframe->list, get_list_head(&mpath->frame_queue)); + mpath->frame_queue_len++; + + exit_critical_bh(&mpath->frame_queue.lock); + + ret = RTW_RA_RESOLVING; + if (xframe_to_free) + rtw_mesh_path_discard_frame(adapter, xframe_to_free); + +endlookup: + rtw_rcu_read_unlock(); + return ret; +} + +/** + * rtw_mesh_nexthop_lookup - put the appropriate next hop on a mesh frame. Calling + * this function is considered "using" the associated mpath, so preempt a path + * refresh if this mpath expires soon. + * + * @skb: 802.11 frame to be sent + * @sdata: network subif the frame will be sent through + * + * Returns: 0 if the next hop was found. Nonzero otherwise. + */ +int rtw_mesh_nexthop_lookup(_adapter *adapter, + const u8 *mda, const u8 *msa, u8 *ra) +{ + struct rtw_mesh_path *mpath; + struct sta_info *next_hop; + const u8 *target_addr = mda; + int err = -ENOENT; + struct registry_priv *registry_par = &adapter->registrypriv; + u8 peer_alive_based_preq = registry_par->peer_alive_based_preq; + BOOLEAN nexthop_alive = _TRUE; + + rtw_rcu_read_lock(); + mpath = rtw_mesh_path_lookup(adapter, target_addr); + + if (!mpath || !(mpath->flags & RTW_MESH_PATH_ACTIVE)) + goto endlookup; + + next_hop = rtw_rcu_dereference(mpath->next_hop); + if (next_hop) { + _rtw_memcpy(ra, next_hop->cmn.mac_addr, ETH_ALEN); + err = 0; + } + + if (peer_alive_based_preq && next_hop) + nexthop_alive = next_hop->alive; + + if (_rtw_memcmp(adapter_mac_addr(adapter), msa, ETH_ALEN) == _TRUE && + !(mpath->flags & RTW_MESH_PATH_RESOLVING) && + !(mpath->flags & RTW_MESH_PATH_FIXED)) { + u8 flags = RTW_PREQ_Q_F_START | RTW_PREQ_Q_F_REFRESH; + + if (peer_alive_based_preq && nexthop_alive == _FALSE) { + flags |= RTW_PREQ_Q_F_BCAST_PREQ; + rtw_mesh_queue_preq(mpath, flags); + } else if (rtw_time_after(rtw_get_current_time(), + mpath->exp_time - + rtw_ms_to_systime(adapter->mesh_cfg.path_refresh_time))) { + rtw_mesh_queue_preq(mpath, flags); + } + /* Avoid keeping trying unicast PREQ toward root, + when next_hop leaves */ + } else if (peer_alive_based_preq && + _rtw_memcmp(adapter_mac_addr(adapter), msa, ETH_ALEN) == _TRUE && + (mpath->flags & RTW_MESH_PATH_RESOLVING) && + !(mpath->flags & RTW_MESH_PATH_FIXED) && + !(mpath->flags & RTW_MESH_PATH_BCAST_PREQ) && + mpath->is_root && nexthop_alive == _FALSE) { + enter_critical_bh(&mpath->state_lock); + mpath->flags |= RTW_MESH_PATH_BCAST_PREQ; + exit_critical_bh(&mpath->state_lock); + } + +endlookup: + rtw_rcu_read_unlock(); + return err; +} + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC +static bool rtw_mesh_data_bmc_to_uc(_adapter *adapter + , const u8 *da, const u8 *sa, const u8 *mda, const u8 *msa + , u8 ae_need, const u8 *ori_ta, u8 mfwd_ttl + , u16 os_qid, _list *b2u_list, u8 *b2u_num, u32 *b2u_mseq) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct xmit_priv *xmitpriv = &adapter->xmitpriv; + _irqL irqL; + _list *head, *list; + struct sta_info *sta; + char b2u_sta_id[NUM_STA]; + u8 b2u_sta_num = 0; + bool bmc_need = _FALSE; + int i; + + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + head = &stapriv->asoc_list; + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + int stainfo_offset; + + sta = LIST_CONTAINOR(list, struct sta_info, asoc_list); + list = get_next(list); + + stainfo_offset = rtw_stainfo_offset(stapriv, sta); + if (stainfo_offset_valid(stainfo_offset)) + b2u_sta_id[b2u_sta_num++] = stainfo_offset; + } + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + + if (!b2u_sta_num) + goto exit; + + for (i = 0; i < b2u_sta_num; i++) { + struct xmit_frame *b2uframe; + struct pkt_attrib *attrib; + + sta = rtw_get_stainfo_by_offset(stapriv, b2u_sta_id[i]); + if (!(sta->state & WIFI_ASOC_STATE) + || _rtw_memcmp(sta->cmn.mac_addr, msa, ETH_ALEN) == _TRUE + || (ori_ta && _rtw_memcmp(sta->cmn.mac_addr, ori_ta, ETH_ALEN) == _TRUE) + || is_broadcast_mac_addr(sta->cmn.mac_addr) + || is_zero_mac_addr(sta->cmn.mac_addr)) + continue; + + b2uframe = rtw_alloc_xmitframe(xmitpriv, os_qid); + if (!b2uframe) { + bmc_need = _TRUE; + break; + } + + if ((*b2u_num)++ == 0 && !ori_ta) { + *b2u_mseq = (cpu_to_le32(adapter->mesh_info.mesh_seqnum)); + adapter->mesh_info.mesh_seqnum++; + } + + attrib = &b2uframe->attrib; + + attrib->mb2u = 1; + attrib->mseq = *b2u_mseq; + attrib->mfwd_ttl = ori_ta ? mfwd_ttl : 0; + _rtw_memcpy(attrib->ra, sta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(attrib->ta, adapter_mac_addr(adapter), ETH_ALEN); + _rtw_memcpy(attrib->mda, mda, ETH_ALEN); + _rtw_memcpy(attrib->msa, msa, ETH_ALEN); + _rtw_memcpy(attrib->dst, da, ETH_ALEN); + _rtw_memcpy(attrib->src, sa, ETH_ALEN); + attrib->mesh_frame_mode = ae_need ? MESH_UCAST_PX_DATA : MESH_UCAST_DATA; + + rtw_list_insert_tail(&b2uframe->list, b2u_list); + } + +exit: + return bmc_need; +} + +void dump_mesh_b2u_flags(void *sel, _adapter *adapter) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + + RTW_PRINT_SEL(sel, "%4s %4s\n", "msrc", "mfwd"); + RTW_PRINT_SEL(sel, "0x%02x 0x%02x\n", mcfg->b2u_flags_msrc, mcfg->b2u_flags_mfwd); +} +#endif /* CONFIG_RTW_MESH_DATA_BMC_TO_UC */ + +int rtw_mesh_addr_resolve(_adapter *adapter, u16 os_qid, struct xmit_frame *xframe, _pkt *pkt, _list *b2u_list) +{ + struct pkt_file pktfile; + struct ethhdr etherhdr; + struct pkt_attrib *attrib; + struct rtw_mesh_path *mpath = NULL, *mppath = NULL; + u8 is_da_mcast; + u8 ae_need; +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + bool bmc_need = _TRUE; + u8 b2u_num = 0; + u32 b2u_mseq = 0; +#endif + int res = _SUCCESS; + + _rtw_open_pktfile(pkt, &pktfile); + if (_rtw_pktfile_read(&pktfile, (u8 *)ðerhdr, ETH_HLEN) != ETH_HLEN) { + res = _FAIL; + goto exit; + } + + xframe->pkt = pkt; +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + _rtw_init_listhead(b2u_list); +#endif + + is_da_mcast = IS_MCAST(etherhdr.h_dest); + if (!is_da_mcast) { + struct sta_info *next_hop; + bool mpp_lookup = 1; + + mpath = rtw_mesh_path_lookup(adapter, etherhdr.h_dest); + if (mpath) { + mpp_lookup = 0; + next_hop = rtw_rcu_dereference(mpath->next_hop); + if (!next_hop + || !(mpath->flags & (RTW_MESH_PATH_ACTIVE | RTW_MESH_PATH_RESOLVING)) + ) { + /* mpath is not valid, search mppath */ + mpp_lookup = 1; + } + } + + if (mpp_lookup) { + mppath = rtw_mpp_path_lookup(adapter, etherhdr.h_dest); + if (mppath) + mppath->exp_time = rtw_get_current_time(); + } + + if (mppath && mpath) + rtw_mesh_path_del(adapter, mpath->dst); + + ae_need = _rtw_memcmp(adapter_mac_addr(adapter), etherhdr.h_source, ETH_ALEN) == _FALSE + || (mppath && _rtw_memcmp(mppath->mpp, etherhdr.h_dest, ETH_ALEN) == _FALSE); + } else { + ae_need = _rtw_memcmp(adapter_mac_addr(adapter), etherhdr.h_source, ETH_ALEN) == _FALSE; + + #if CONFIG_RTW_MESH_DATA_BMC_TO_UC + if (rtw_msrc_b2u_policy_chk(adapter->mesh_cfg.b2u_flags_msrc, etherhdr.h_dest)) { + bmc_need = rtw_mesh_data_bmc_to_uc(adapter + , etherhdr.h_dest, etherhdr.h_source + , etherhdr.h_dest, adapter_mac_addr(adapter), ae_need, NULL, 0 + , os_qid, b2u_list, &b2u_num, &b2u_mseq); + if (bmc_need == _FALSE) { + res = RTW_ORI_NO_NEED; + goto exit; + } + } + #endif + } + + attrib = &xframe->attrib; + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + if (b2u_num) { + attrib->mb2u = 1; + attrib->mseq = b2u_mseq; + } else + attrib->mb2u = 0; +#endif + + attrib->mfwd_ttl = 0; + _rtw_memcpy(attrib->dst, etherhdr.h_dest, ETH_ALEN); + _rtw_memcpy(attrib->src, etherhdr.h_source, ETH_ALEN); + _rtw_memcpy(attrib->ta, adapter_mac_addr(adapter), ETH_ALEN); + + if (is_da_mcast) { + attrib->mesh_frame_mode = ae_need ? MESH_BMCAST_PX_DATA : MESH_BMCAST_DATA; + _rtw_memcpy(attrib->ra, attrib->dst, ETH_ALEN); + _rtw_memcpy(attrib->msa, adapter_mac_addr(adapter), ETH_ALEN); + } else { + attrib->mesh_frame_mode = ae_need ? MESH_UCAST_PX_DATA : MESH_UCAST_DATA; + _rtw_memcpy(attrib->mda, (mppath && ae_need) ? mppath->mpp : attrib->dst, ETH_ALEN); + _rtw_memcpy(attrib->msa, adapter_mac_addr(adapter), ETH_ALEN); + /* RA needs to be resolved */ + res = rtw_mesh_nexthop_resolve(adapter, xframe); + } + +exit: + return res; +} + +s8 rtw_mesh_tx_set_whdr_mctrl_len(u8 mesh_frame_mode, struct pkt_attrib *attrib) +{ + u8 ret = 0; + switch (mesh_frame_mode) { + case MESH_UCAST_DATA: + attrib->hdrlen = WLAN_HDR_A4_QOS_LEN; + /* mesh flag + mesh TTL + Mesh SN. no ext addr. */ + attrib->meshctrl_len = 6; + break; + case MESH_BMCAST_DATA: + attrib->hdrlen = WLAN_HDR_A3_QOS_LEN; + /* mesh flag + mesh TTL + Mesh SN. no ext addr. */ + attrib->meshctrl_len = 6; + break; + case MESH_UCAST_PX_DATA: + attrib->hdrlen = WLAN_HDR_A4_QOS_LEN; + /* mesh flag + mesh TTL + Mesh SN + extaddr1 + extaddr2. */ + attrib->meshctrl_len = 18; + break; + case MESH_BMCAST_PX_DATA: + attrib->hdrlen = WLAN_HDR_A3_QOS_LEN; + /* mesh flag + mesh TTL + Mesh SN + extaddr1 */ + attrib->meshctrl_len = 12; + break; + default: + RTW_WARN("Invalid mesh frame mode:%u\n", mesh_frame_mode); + ret = -1; + break; + } + + return ret; +} + +void rtw_mesh_tx_build_mctrl(_adapter *adapter, struct pkt_attrib *attrib, u8 *buf) +{ + struct rtw_ieee80211s_hdr *mctrl = (struct rtw_ieee80211s_hdr *)buf; + + _rtw_memset(mctrl, 0, XATTRIB_GET_MCTRL_LEN(attrib)); + + if (attrib->mfwd_ttl + #if CONFIG_RTW_MESH_DATA_BMC_TO_UC + || attrib->mb2u + #endif + ) { + #if CONFIG_RTW_MESH_DATA_BMC_TO_UC + if (!attrib->mfwd_ttl) + mctrl->ttl = adapter->mesh_cfg.dot11MeshTTL; + else + #endif + mctrl->ttl = attrib->mfwd_ttl; + + mctrl->seqnum = (cpu_to_le32(attrib->mseq)); + } else { + mctrl->ttl = adapter->mesh_cfg.dot11MeshTTL; + mctrl->seqnum = (cpu_to_le32(adapter->mesh_info.mesh_seqnum)); + adapter->mesh_info.mesh_seqnum++; + } + + switch (attrib->mesh_frame_mode){ + case MESH_UCAST_DATA: + case MESH_BMCAST_DATA: + break; + case MESH_UCAST_PX_DATA: + mctrl->flags |= MESH_FLAGS_AE_A5_A6; + _rtw_memcpy(mctrl->eaddr1, attrib->dst, ETH_ALEN); + _rtw_memcpy(mctrl->eaddr2, attrib->src, ETH_ALEN); + break; + case MESH_BMCAST_PX_DATA: + mctrl->flags |= MESH_FLAGS_AE_A4; + _rtw_memcpy(mctrl->eaddr1, attrib->src, ETH_ALEN); + break; + case MESH_MHOP_UCAST_ACT: + /* TBD */ + break; + case MESH_MHOP_BMCAST_ACT: + /* TBD */ + break; + default: + break; + } +} + +u8 rtw_mesh_tx_build_whdr(_adapter *adapter, struct pkt_attrib *attrib + , u16 *fctrl, struct rtw_ieee80211_hdr *whdr) +{ + switch (attrib->mesh_frame_mode) { + case MESH_UCAST_DATA: /* 1, 1, RA, TA, mDA(=DA), mSA(=SA) */ + case MESH_UCAST_PX_DATA: /* 1, 1, RA, TA, mDA, mSA, [DA, SA] */ + SetToDs(fctrl); + SetFrDs(fctrl); + _rtw_memcpy(whdr->addr1, attrib->ra, ETH_ALEN); + _rtw_memcpy(whdr->addr2, attrib->ta, ETH_ALEN); + _rtw_memcpy(whdr->addr3, attrib->mda, ETH_ALEN); + _rtw_memcpy(whdr->addr4, attrib->msa, ETH_ALEN); + break; + case MESH_BMCAST_DATA: /* 0, 1, RA(DA), TA, mSA(SA) */ + case MESH_BMCAST_PX_DATA: /* 0, 1, RA(DA), TA, mSA, [SA] */ + SetFrDs(fctrl); + _rtw_memcpy(whdr->addr1, attrib->ra, ETH_ALEN); + _rtw_memcpy(whdr->addr2, attrib->ta, ETH_ALEN); + _rtw_memcpy(whdr->addr3, attrib->msa, ETH_ALEN); + break; + case MESH_MHOP_UCAST_ACT: + /* TBD */ + RTW_INFO("MESH_MHOP_UCAST_ACT\n"); + break; + case MESH_MHOP_BMCAST_ACT: + /* TBD */ + RTW_INFO("MESH_MHOP_BMCAST_ACT\n"); + break; + default: + RTW_WARN("Invalid mesh frame mode\n"); + break; + } + + return 0; +} + +int rtw_mesh_rx_data_validate_hdr(_adapter *adapter, union recv_frame *rframe, struct sta_info **sta) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct rx_pkt_attrib *rattrib = &rframe->u.hdr.attrib; + u8 *whdr = get_recvframe_data(rframe); + u8 is_ra_bmc = 0; + u8 a4_shift = 0; + u8 ps; + u8 *qc; + u8 mps_mode = RTW_MESH_PS_UNKNOWN; + sint ret = _FAIL; + + if (!(MLME_STATE(adapter) & WIFI_ASOC_STATE)) + goto exit; + + if (!rattrib->qos) + goto exit; + + switch (rattrib->to_fr_ds) { + case 2: + if (!IS_MCAST(GetAddr1Ptr(whdr))) + goto exit; + *sta = rtw_get_stainfo(stapriv, get_addr2_ptr(whdr)); + if (*sta == NULL) { + ret = _SUCCESS; /* return _SUCCESS to drop at sta checking */ + goto exit; + } + _rtw_memcpy(rattrib->ra, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->ta, get_addr2_ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->mda, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->msa, GetAddr3Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + _rtw_memcpy(rattrib->dst, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->src, GetAddr3Ptr(whdr), ETH_ALEN); /* may change after checking mesh ctrl field */ + _rtw_memcpy(rattrib->bssid, get_addr2_ptr(whdr), ETH_ALEN); + is_ra_bmc = 1; + break; + case 3: + if (IS_MCAST(GetAddr1Ptr(whdr))) + goto exit; + *sta = rtw_get_stainfo(stapriv, get_addr2_ptr(whdr)); + if (*sta == NULL) { + ret = _SUCCESS; /* return _SUCCESS to drop at sta checking */ + goto exit; + } + _rtw_memcpy(rattrib->ra, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->ta, get_addr2_ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->mda, GetAddr3Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + _rtw_memcpy(rattrib->msa, GetAddr4Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + _rtw_memcpy(rattrib->dst, GetAddr3Ptr(whdr), ETH_ALEN); /* may change after checking mesh ctrl field */ + _rtw_memcpy(rattrib->src, GetAddr4Ptr(whdr), ETH_ALEN); /* may change after checking mesh ctrl field */ + _rtw_memcpy(rattrib->bssid, get_addr2_ptr(whdr), ETH_ALEN); + a4_shift = ETH_ALEN; + break; + default: + goto exit; + } + + qc = whdr + WLAN_HDR_A3_LEN + a4_shift; + ps = GetPwrMgt(whdr); + mps_mode = ps ? (is_ra_bmc || (get_mps_lv(qc)) ? RTW_MESH_PS_DSLEEP : RTW_MESH_PS_LSLEEP) : RTW_MESH_PS_ACTIVE; + + if (ps) { + if (!((*sta)->state & WIFI_SLEEP_STATE)) + stop_sta_xmit(adapter, *sta); + } else { + if ((*sta)->state & WIFI_SLEEP_STATE) + wakeup_sta_to_xmit(adapter, *sta); + } + + if (is_ra_bmc) + (*sta)->nonpeer_mps = mps_mode; + else { + (*sta)->peer_mps = mps_mode; + if (mps_mode != RTW_MESH_PS_ACTIVE && (*sta)->nonpeer_mps == RTW_MESH_PS_ACTIVE) + (*sta)->nonpeer_mps = RTW_MESH_PS_DSLEEP; + } + + if (get_frame_sub_type(whdr) & BIT(6)) { + /* No data, will not indicate to upper layer, temporily count it here */ + count_rx_stats(adapter, rframe, *sta); + ret = RTW_RX_HANDLED; + goto exit; + } + + rattrib->mesh_ctrl_present = get_mctrl_present(qc) ? 1 : 0; + if (!rattrib->mesh_ctrl_present) + goto exit; + + ret = _SUCCESS; + +exit: + return ret; +} + +int rtw_mesh_rx_data_validate_mctrl(_adapter *adapter, union recv_frame *rframe + , const struct rtw_ieee80211s_hdr *mctrl, const u8 *mda, const u8 *msa + , u8 *mctrl_len + , const u8 **da, const u8 **sa) +{ + struct rx_pkt_attrib *rattrib = &rframe->u.hdr.attrib; + u8 mlen; + u8 ae; + int ret = _SUCCESS; + + ae = mctrl->flags & MESH_FLAGS_AE; + mlen = ae_to_mesh_ctrl_len[ae]; + switch (rattrib->to_fr_ds) { + case 2: + *da = mda; + if (ae == MESH_FLAGS_AE_A4) + *sa = mctrl->eaddr1; + else if (ae == 0) + *sa = msa; + else + ret = _FAIL; + break; + case 3: + if (ae == MESH_FLAGS_AE_A5_A6) { + *da = mctrl->eaddr1; + *sa = mctrl->eaddr2; + } else if (ae == 0) { + *da = mda; + *sa = msa; + } else + ret = _FAIL; + break; + default: + ret = _FAIL; + } + + if (ret == _FAIL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" invalid tfDS:%u AE:%u combination ra="MAC_FMT" ta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), rattrib->to_fr_ds, ae, MAC_ARG(rattrib->ra), MAC_ARG(rattrib->ta)); + #endif + *mctrl_len = 0; + } else + *mctrl_len = mlen; + + return ret; +} + +inline int rtw_mesh_rx_validate_mctrl_non_amsdu(_adapter *adapter, union recv_frame *rframe) +{ + struct rx_pkt_attrib *rattrib = &rframe->u.hdr.attrib; + const u8 *da, *sa; + int ret; + + ret = rtw_mesh_rx_data_validate_mctrl(adapter, rframe + , (struct rtw_ieee80211s_hdr *)(get_recvframe_data(rframe) + rattrib->hdrlen + rattrib->iv_len) + , rattrib->mda, rattrib->msa + , &rattrib->mesh_ctrl_len + , &da, &sa); + + if (ret == _SUCCESS) { + _rtw_memcpy(rattrib->dst, da, ETH_ALEN); + _rtw_memcpy(rattrib->src, sa, ETH_ALEN); + } + + return ret; +} + +/** + * rtw_mesh_rx_nexthop_resolve - lookup next hop; conditionally start path discovery + * + * @skb: 802.11 frame to be sent + * @sdata: network subif the frame will be sent through + * + * Lookup next hop for given skb and start path discovery if no + * forwarding information is found. + * + * Returns: 0 if the next hop was found and -ENOENT if the frame was queued. + * skb is freeed here if no mpath could be allocated. + */ +static int rtw_mesh_rx_nexthop_resolve(_adapter *adapter, + const u8 *mda, const u8 *msa, u8 *ra) +{ + struct rtw_mesh_path *mpath; + struct xmit_frame *xframe_to_free = NULL; + int err = 0; + int ret = _SUCCESS; + + rtw_rcu_read_lock(); + err = rtw_mesh_nexthop_lookup(adapter, mda, msa, ra); + if (!err) + goto endlookup; + + /* no nexthop found, start resolving */ + mpath = rtw_mesh_path_lookup(adapter, mda); + if (!mpath) { + mpath = rtw_mesh_path_add(adapter, mda); + if (IS_ERR(mpath)) { + err = PTR_ERR(mpath); + ret = _FAIL; + goto endlookup; + } + } + + if (!(mpath->flags & RTW_MESH_PATH_RESOLVING)) + rtw_mesh_queue_preq(mpath, RTW_PREQ_Q_F_START); + + ret = _FAIL; + +endlookup: + rtw_rcu_read_unlock(); + return ret; +} + +#define RTW_MESH_DECACHE_BMC 1 +#define RTW_MESH_DECACHE_UC 0 + +#define RTW_MESH_FORWARD_MDA_SELF_COND 0 +#define DBG_RTW_MESH_FORWARD_MDA_SELF_COND 0 +int rtw_mesh_rx_msdu_act_check(union recv_frame *rframe + , const u8 *mda, const u8 *msa + , const u8 *da, const u8 *sa + , struct rtw_ieee80211s_hdr *mctrl + , u8 *msdu, enum rtw_rx_llc_hdl llc_hdl + , struct xmit_frame **fwd_frame, _list *b2u_list) +{ + _adapter *adapter = rframe->u.hdr.adapter; + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rx_pkt_attrib *rattrib = &rframe->u.hdr.attrib; + struct rtw_mesh_path *mppath; + u8 is_mda_bmc = IS_MCAST(mda); + u8 is_mda_self = !is_mda_bmc && _rtw_memcmp(mda, adapter_mac_addr(adapter), ETH_ALEN); + u16 os_qid; + struct xmit_frame *xframe; + struct pkt_attrib *xattrib; + u8 fwd_ra[ETH_ALEN] = {0}; + u8 fwd_mpp[ETH_ALEN] = {0}; /* forward to other gate */ + u32 fwd_mseq; + int act = 0; + u8 ae_need; +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + bool ori_need = _TRUE; + u8 b2u_num = 0; +#endif + + /* fwd info lifetime update */ + #if 0 + if (!is_mda_self) + mDA(A3) fwinfo.lifetime + mSA(A4) fwinfo.lifetime + Precursor-to-mDA(A2) fwinfo.lifetime + #endif + + /* update/create pxoxy info for SA, mSA */ + if ((mctrl->flags & MESH_FLAGS_AE) + && sa != msa && _rtw_memcmp(sa, msa, ETH_ALEN) == _FALSE + ) { + const u8 *proxied_addr = sa; + const u8 *mpp_addr = msa; + + rtw_rcu_read_lock(); + mppath = rtw_mpp_path_lookup(adapter, proxied_addr); + if (!mppath) + rtw_mpp_path_add(adapter, proxied_addr, mpp_addr); + else { + enter_critical_bh(&mppath->state_lock); + if (_rtw_memcmp(mppath->mpp, mpp_addr, ETH_ALEN) == _FALSE) + _rtw_memcpy(mppath->mpp, mpp_addr, ETH_ALEN); + mppath->exp_time = rtw_get_current_time(); + exit_critical_bh(&mppath->state_lock); + } + rtw_rcu_read_unlock(); + } + + /* mSA is self, need no further process */ + if (_rtw_memcmp(msa, adapter_mac_addr(adapter), ETH_ALEN) == _TRUE) + goto exit; + + fwd_mseq = le32_to_cpu(mctrl->seqnum); + + /* check duplicate MSDU from mSA */ + if (((RTW_MESH_DECACHE_BMC && is_mda_bmc) + || (RTW_MESH_DECACHE_UC && !is_mda_bmc)) + && rtw_mesh_decache(adapter, msa, fwd_mseq) + ) { + minfo->mshstats.dropped_frames_duplicate++; + goto exit; + } + + if (is_mda_bmc) { + /* mDA is bmc addr */ + act |= RTW_RX_MSDU_ACT_INDICATE; + if (!mcfg->dot11MeshForwarding) + goto exit; + goto fwd_chk; + + } else if (!is_mda_self) { + /* mDA is unicast but not self */ + if (!mcfg->dot11MeshForwarding) { + rtw_mesh_path_error_tx(adapter + , adapter->mesh_cfg.element_ttl + , mda, 0 + , WLAN_REASON_MESH_PATH_NOFORWARD + , rattrib->ta + ); + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" mDA("MAC_FMT") not self, !dot11MeshForwarding\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(mda)); + #endif + goto exit; + } + + if (rtw_mesh_rx_nexthop_resolve(adapter, mda, msa, fwd_ra) != _SUCCESS) { + /* mDA is unknown */ + rtw_mesh_path_error_tx(adapter + , adapter->mesh_cfg.element_ttl + , mda, 0 + , WLAN_REASON_MESH_PATH_NOFORWARD + , rattrib->ta + ); + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" mDA("MAC_FMT") unknown\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(mda)); + #endif + minfo->mshstats.dropped_frames_no_route++; + goto exit; + + } else { + /* mDA is known in fwd info */ + #if 0 + if (TA is not in precursors) + goto exit; + #endif + goto fwd_chk; + } + + } else { + /* mDA is self */ + #if RTW_MESH_FORWARD_MDA_SELF_COND + if (da == mda + || _rtw_memcmp(da, adapter_mac_addr(adapter), ETH_ALEN) + ) { + /* DA is self, indicate */ + act |= RTW_RX_MSDU_ACT_INDICATE; + goto exit; + } + + if (rtw_get_iface_by_macddr(adapter, da)) { + /* DA is buddy, indicate */ + act |= RTW_RX_MSDU_ACT_INDICATE; + #if DBG_RTW_MESH_FORWARD_MDA_SELF_COND + RTW_INFO(FUNC_ADPT_FMT" DA("MAC_FMT") is buddy("ADPT_FMT")\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da), ADPT_ARG(rtw_get_iface_by_macddr(adapter, da))); + #endif + goto exit; + } + + /* DA is not self or buddy */ + if (rtw_mesh_nexthop_lookup(adapter, da, msa, fwd_ra) == 0) { + /* DA is known in fwd info */ + if (!mcfg->dot11MeshForwarding) { + /* path error to? */ + #if defined(DBG_RX_DROP_FRAME) || DBG_RTW_MESH_FORWARD_MDA_SELF_COND + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" DA("MAC_FMT") not self, !dot11MeshForwarding\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da)); + #endif + goto exit; + } + mda = da; + #if DBG_RTW_MESH_FORWARD_MDA_SELF_COND + RTW_INFO(FUNC_ADPT_FMT" fwd to DA("MAC_FMT"), fwd_RA("MAC_FMT")\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da), MAC_ARG(fwd_ra)); + #endif + goto fwd_chk; + } + + rtw_rcu_read_lock(); + mppath = rtw_mpp_path_lookup(adapter, da); + if (mppath) { + if (_rtw_memcmp(mppath->mpp, adapter_mac_addr(adapter), ETH_ALEN) == _FALSE) { + /* DA is proxied by others */ + if (!mcfg->dot11MeshForwarding) { + /* path error to? */ + #if defined(DBG_RX_DROP_FRAME) || DBG_RTW_MESH_FORWARD_MDA_SELF_COND + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" DA("MAC_FMT") is proxied by ("MAC_FMT"), !dot11MeshForwarding\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da), MAC_ARG(mppath->mpp)); + #endif + rtw_rcu_read_unlock(); + goto exit; + } + _rtw_memcpy(fwd_mpp, mppath->mpp, ETH_ALEN); + mda = fwd_mpp; + msa = adapter_mac_addr(adapter); + rtw_rcu_read_unlock(); + + /* resolve RA */ + if (rtw_mesh_nexthop_lookup(adapter, mda, msa, fwd_ra) != 0) { + minfo->mshstats.dropped_frames_no_route++; + #if defined(DBG_RX_DROP_FRAME) || DBG_RTW_MESH_FORWARD_MDA_SELF_COND + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" DA("MAC_FMT") is proxied by ("MAC_FMT"), RA resolve fail\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da), MAC_ARG(mppath->mpp)); + #endif + goto exit; + } + #if DBG_RTW_MESH_FORWARD_MDA_SELF_COND + RTW_INFO(FUNC_ADPT_FMT" DA("MAC_FMT") is proxied by ("MAC_FMT"), fwd_RA("MAC_FMT")\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da), MAC_ARG(mppath->mpp), MAC_ARG(fwd_ra)); + #endif + goto fwd_chk; /* forward to other gate */ + } else { + #if DBG_RTW_MESH_FORWARD_MDA_SELF_COND + RTW_INFO(FUNC_ADPT_FMT" DA("MAC_FMT") is proxied by self\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da)); + #endif + } + } + rtw_rcu_read_unlock(); + + if (!mppath) { + #if DBG_RTW_MESH_FORWARD_MDA_SELF_COND + RTW_INFO(FUNC_ADPT_FMT" DA("MAC_FMT") unknown\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da)); + #endif + /* DA is unknown */ + #if 0 /* TODO: flags with AE bit */ + rtw_mesh_path_error_tx(adapter + , adapter->mesh_cfg.element_ttl + , mda, adapter->mesh_info.last_sn_update + , WLAN_REASON_MESH_PATH_NOPROXY + , msa + ); + #endif + } + + /* + * indicate to DS for both cases: + * 1.) DA is proxied by self + * 2.) DA is unknown + */ + #endif /* RTW_MESH_FORWARD_MDA_SELF_COND */ + act |= RTW_RX_MSDU_ACT_INDICATE; + goto exit; + } + +fwd_chk: + + if (adapter->stapriv.asoc_list_cnt <= 1) + goto exit; + + if (mctrl->ttl == 1) { + minfo->mshstats.dropped_frames_ttl++; + if (!act) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" ttl reaches 0, not forwarding\n" + , FUNC_ADPT_ARG(adapter)); + #endif + } + goto exit; + } + + os_qid = rtw_os_recv_select_queue(msdu, llc_hdl); + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + _rtw_init_listhead(b2u_list); +#endif + + ae_need = _rtw_memcmp(da , mda, ETH_ALEN) == _FALSE + || _rtw_memcmp(sa , msa, ETH_ALEN) == _FALSE; + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + if (is_mda_bmc + && rtw_mfwd_b2u_policy_chk(mcfg->b2u_flags_mfwd, mda, rattrib->to_fr_ds == 3) + ) { + ori_need = rtw_mesh_data_bmc_to_uc(adapter + , da, sa, mda, msa, ae_need, rframe->u.hdr.psta->cmn.mac_addr, mctrl->ttl - 1 + , os_qid, b2u_list, &b2u_num, &fwd_mseq); + } + + if (ori_need == _TRUE) +#endif + { + xframe = rtw_alloc_xmitframe(&adapter->xmitpriv, os_qid); + if (!xframe) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME "FUNC_ADPT_FMT" rtw_alloc_xmitframe fail\n" + , FUNC_ADPT_ARG(adapter)); + #endif + goto exit; + } + + xattrib = &xframe->attrib; + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + if (b2u_num) + xattrib->mb2u = 1; + else + xattrib->mb2u = 0; +#endif + xattrib->mfwd_ttl = mctrl->ttl - 1; + xattrib->mseq = fwd_mseq; + _rtw_memcpy(xattrib->dst, da, ETH_ALEN); + _rtw_memcpy(xattrib->src, sa, ETH_ALEN); + _rtw_memcpy(xattrib->mda, mda, ETH_ALEN); + _rtw_memcpy(xattrib->msa, msa, ETH_ALEN); + _rtw_memcpy(xattrib->ta, adapter_mac_addr(adapter), ETH_ALEN); + + if (is_mda_bmc) { + xattrib->mesh_frame_mode = ae_need ? MESH_BMCAST_PX_DATA : MESH_BMCAST_DATA; + _rtw_memcpy(xattrib->ra, mda, ETH_ALEN); + } else { + xattrib->mesh_frame_mode = ae_need ? MESH_UCAST_PX_DATA : MESH_UCAST_DATA; + _rtw_memcpy(xattrib->ra, fwd_ra, ETH_ALEN); + } + + *fwd_frame = xframe; + } + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + if (ori_need || b2u_num) +#endif + { + act |= RTW_RX_MSDU_ACT_FORWARD; + if (is_mda_bmc) + minfo->mshstats.fwded_mcast++; + else + minfo->mshstats.fwded_unicast++; + minfo->mshstats.fwded_frames++; + } + +exit: + return act; +} + +void dump_mesh_stats(void *sel, _adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mesh_stats *stats = &minfo->mshstats; + + RTW_PRINT_SEL(sel, "fwd_bmc:%u\n", stats->fwded_mcast); + RTW_PRINT_SEL(sel, "fwd_uc:%u\n", stats->fwded_unicast); + + RTW_PRINT_SEL(sel, "drop_ttl:%u\n", stats->dropped_frames_ttl); + RTW_PRINT_SEL(sel, "drop_no_route:%u\n", stats->dropped_frames_no_route); + RTW_PRINT_SEL(sel, "drop_congestion:%u\n", stats->dropped_frames_congestion); + RTW_PRINT_SEL(sel, "drop_dup:%u\n", stats->dropped_frames_duplicate); + + RTW_PRINT_SEL(sel, "mrc_del_qlen:%u\n", stats->mrc_del_qlen); +} +#endif /* CONFIG_RTW_MESH */ + diff --git a/core/mesh/rtw_mesh.h b/core/mesh/rtw_mesh.h new file mode 100644 index 0000000..5410ba4 --- /dev/null +++ b/core/mesh/rtw_mesh.h @@ -0,0 +1,537 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_MESH_H_ +#define __RTW_MESH_H_ + +#ifndef CONFIG_AP_MODE + #error "CONFIG_RTW_MESH can't be enabled when CONFIG_AP_MODE is not defined\n" +#endif + +#define RTW_MESH_TTL 31 +#define RTW_MESH_PERR_MIN_INT 100 +#define RTW_MESH_DEFAULT_ELEMENT_TTL 31 +#define RTW_MESH_RANN_INTERVAL 5000 +#define RTW_MESH_PATH_TO_ROOT_TIMEOUT 6000 +#define RTW_MESH_DIAM_TRAVERSAL_TIME 50 +#define RTW_MESH_PATH_TIMEOUT 5000 +#define RTW_MESH_PREQ_MIN_INT 10 +#define RTW_MESH_MAX_PREQ_RETRIES 4 +#define RTW_MESH_MIN_DISCOVERY_TIMEOUT (2 * RTW_MESH_DIAM_TRAVERSAL_TIME) +#define RTW_MESH_ROOT_CONFIRMATION_INTERVAL 2000 +#define RTW_MESH_PATH_REFRESH_TIME 1000 +#define RTW_MESH_ROOT_INTERVAL 5000 + +#define RTW_MESH_SANE_METRIC_DELTA 100 +#define RTW_MESH_MAX_ROOT_ADD_CHK_CNT 2 + +#define RTW_MESH_PLINK_UNKNOWN 0 +#define RTW_MESH_PLINK_LISTEN 1 +#define RTW_MESH_PLINK_OPN_SNT 2 +#define RTW_MESH_PLINK_OPN_RCVD 3 +#define RTW_MESH_PLINK_CNF_RCVD 4 +#define RTW_MESH_PLINK_ESTAB 5 +#define RTW_MESH_PLINK_HOLDING 6 +#define RTW_MESH_PLINK_BLOCKED 7 + +extern const char *_rtw_mesh_plink_str[]; +#define rtw_mesh_plink_str(s) ((s <= RTW_MESH_PLINK_BLOCKED) ? _rtw_mesh_plink_str[s] : _rtw_mesh_plink_str[RTW_MESH_PLINK_UNKNOWN]) + +#define RTW_MESH_PS_UNKNOWN 0 +#define RTW_MESH_PS_ACTIVE 1 +#define RTW_MESH_PS_LSLEEP 2 +#define RTW_MESH_PS_DSLEEP 3 + +extern const char *_rtw_mesh_ps_str[]; +#define rtw_mesh_ps_str(mps) ((mps <= RTW_MESH_PS_DSLEEP) ? _rtw_mesh_ps_str[mps] : _rtw_mesh_ps_str[RTW_MESH_PS_UNKNOWN]) + +#define GET_MESH_CONF_ELE_PATH_SEL_PROTO_ID(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 0, 0, 8) +#define GET_MESH_CONF_ELE_PATH_SEL_METRIC_ID(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 1, 0, 8) +#define GET_MESH_CONF_ELE_CONGEST_CTRL_MODE_ID(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 2, 0, 8) +#define GET_MESH_CONF_ELE_SYNC_METHOD_ID(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 3, 0, 8) +#define GET_MESH_CONF_ELE_AUTH_PROTO_ID(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 4, 0, 8) + +#define GET_MESH_CONF_ELE_MESH_FORMATION(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 5, 0, 8) +#define GET_MESH_CONF_ELE_CTO_MGATE(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 5, 0, 1) +#define GET_MESH_CONF_ELE_NUM_OF_PEERINGS(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 5, 1, 6) +#define GET_MESH_CONF_ELE_CTO_AS(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 5, 7, 1) + +#define GET_MESH_CONF_ELE_MESH_CAP(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 6, 0, 8) +#define GET_MESH_CONF_ELE_ACCEPT_PEERINGS(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 6, 0, 1) +#define GET_MESH_CONF_ELE_MCCA_SUP(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 6, 1, 1) +#define GET_MESH_CONF_ELE_MCCA_EN(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 6, 2, 1) +#define GET_MESH_CONF_ELE_FORWARDING(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 6, 3, 1) +#define GET_MESH_CONF_ELE_MBCA_EN(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 6, 4, 1) +#define GET_MESH_CONF_ELE_TBTT_ADJ(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 6, 5, 1) +#define GET_MESH_CONF_ELE_PS_LEVEL(_iec) LE_BITS_TO_1BYTE(((u8 *)(_iec)) + 6, 6, 1) + +#define SET_MESH_CONF_ELE_PATH_SEL_PROTO_ID(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 0, 0, 8, _val) +#define SET_MESH_CONF_ELE_PATH_SEL_METRIC_ID(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 1, 0, 8, _val) +#define SET_MESH_CONF_ELE_CONGEST_CTRL_MODE_ID(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 2, 0, 8, _val) +#define SET_MESH_CONF_ELE_SYNC_METHOD_ID(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 3, 0, 8, _val) +#define SET_MESH_CONF_ELE_AUTH_PROTO_ID(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 4, 0, 8, _val) + +#define SET_MESH_CONF_ELE_CTO_MGATE(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 5, 0, 1, _val) +#define SET_MESH_CONF_ELE_NUM_OF_PEERINGS(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 5, 1, 6, _val) +#define SET_MESH_CONF_ELE_CTO_AS(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 5, 7, 1, _val) + +#define SET_MESH_CONF_ELE_ACCEPT_PEERINGS(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 6, 0, 1, _val) +#define SET_MESH_CONF_ELE_MCCA_SUP(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 6, 1, 1, _val) +#define SET_MESH_CONF_ELE_MCCA_EN(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 6, 2, 1, _val) +#define SET_MESH_CONF_ELE_FORWARDING(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 6, 3, 1, _val) +#define SET_MESH_CONF_ELE_MBCA_EN(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 6, 4, 1, _val) +#define SET_MESH_CONF_ELE_TBTT_ADJ(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 6, 5, 1, _val) +#define SET_MESH_CONF_ELE_PS_LEVEL(_iec, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_iec)) + 6, 6, 1, _val) + +/* Mesh flags */ +#define MESH_FLAGS_AE 0x3 /* mask */ +#define MESH_FLAGS_AE_A4 0x1 +#define MESH_FLAGS_AE_A5_A6 0x2 + +/* Max number of paths */ +#define RTW_MESH_MAX_PATHS 1024 + +#define RTW_PREQ_Q_F_START 0x1 +#define RTW_PREQ_Q_F_REFRESH 0x2 +#define RTW_PREQ_Q_F_CHK 0x4 +#define RTW_PREQ_Q_F_PEER_AKA 0x8 +#define RTW_PREQ_Q_F_BCAST_PREQ 0x10 /* force path_dicover using broadcast */ +struct rtw_mesh_preq_queue { + _list list; + u8 dst[ETH_ALEN]; + u8 flags; +}; + +extern const u8 ae_to_mesh_ctrl_len[]; + +enum mesh_frame_type { + MESH_UCAST_DATA = 0x0, + MESH_BMCAST_DATA = 0x1, + MESH_UCAST_PX_DATA = 0x2, + MESH_BMCAST_PX_DATA = 0x3, + MESH_MHOP_UCAST_ACT = 0x4, + MESH_MHOP_BMCAST_ACT = 0x5, +}; + +enum mpath_sel_frame_type { + MPATH_PREQ = 0, + MPATH_PREP, + MPATH_PERR, + MPATH_RANN +}; + +/** + * enum rtw_mesh_deferred_task_flags - mesh deferred tasks + * + * + * + * @RTW_MESH_WORK_HOUSEKEEPING: run the periodic mesh housekeeping tasks + * @RTW_MESH_WORK_ROOT: the mesh root station needs to send a frame + * @RTW_MESH_WORK_DRIFT_ADJUST: time to compensate for clock drift relative to other + * mesh nodes + * @RTW_MESH_WORK_MBSS_CHANGED: rebuild beacon and notify driver of BSS changes + */ +enum rtw_mesh_deferred_task_flags { + RTW_MESH_WORK_HOUSEKEEPING, + RTW_MESH_WORK_ROOT, + RTW_MESH_WORK_DRIFT_ADJUST, + RTW_MESH_WORK_MBSS_CHANGED, +}; + +#define RTW_MESH_MAX_PEER_CANDIDATES 15 /* aid consideration */ +#define RTW_MESH_MAX_PEER_LINKS 8 +#define RTW_MESH_PEER_LINK_TIMEOUT 20 + +#define RTW_MESH_PEER_CONF_DISABLED 0 /* special time value means no confirmation ongoing */ +#if CONFIG_RTW_MESH_PEER_BLACKLIST +#define IS_PEER_CONF_DISABLED(plink) ((plink)->peer_conf_end_time == RTW_MESH_PEER_CONF_DISABLED) +#define IS_PEER_CONF_TIMEOUT(plink)(!IS_PEER_CONF_DISABLED(plink) && rtw_time_after(rtw_get_current_time(), (plink)->peer_conf_end_time)) +#define SET_PEER_CONF_DISABLED(plink) (plink)->peer_conf_end_time = RTW_MESH_PEER_CONF_DISABLED +#define SET_PEER_CONF_END_TIME(plink, timeout_ms) \ + do { \ + (plink)->peer_conf_end_time = rtw_get_current_time() + rtw_ms_to_systime(timeout_ms); \ + if ((plink)->peer_conf_end_time == RTW_MESH_PEER_CONF_DISABLED) \ + (plink)->peer_conf_end_time++; \ + } while (0) +#else +#define IS_PEER_CONF_DISABLED(plink) 1 +#define IS_PEER_CONF_TIMEOUT(plink) 0 +#define SET_PEER_CONF_DISABLED(plink) do {} while (0) +#define SET_PEER_CONF_END_TIME(plink, timeout_ms) do {} while (0) +#endif /* CONFIG_RTW_MESH_PEER_BLACKLIST */ + +#define RTW_MESH_CTO_MGATE_CONF_DISABLED 0 /* special time value means no confirmation ongoing */ +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST +#define IS_CTO_MGATE_CONF_DISABLED(plink) ((plink)->cto_mgate_conf_end_time == RTW_MESH_CTO_MGATE_CONF_DISABLED) +#define IS_CTO_MGATE_CONF_TIMEOUT(plink)(!IS_CTO_MGATE_CONF_DISABLED(plink) && rtw_time_after(rtw_get_current_time(), (plink)->cto_mgate_conf_end_time)) +#define SET_CTO_MGATE_CONF_DISABLED(plink) (plink)->cto_mgate_conf_end_time = RTW_MESH_CTO_MGATE_CONF_DISABLED +#define SET_CTO_MGATE_CONF_END_TIME(plink, timeout_ms) \ + do { \ + (plink)->cto_mgate_conf_end_time = rtw_get_current_time() + rtw_ms_to_systime(timeout_ms); \ + if ((plink)->cto_mgate_conf_end_time == RTW_MESH_CTO_MGATE_CONF_DISABLED) \ + (plink)->cto_mgate_conf_end_time++; \ + } while (0) +#else +#define IS_CTO_MGATE_CONF_DISABLED(plink) 1 +#define IS_CTO_MGATE_CONF_TIMEOUT(plink) 0 +#define SET_CTO_MGATE_CONF_DISABLED(plink) do {} while (0) +#define SET_CTO_MGATE_CONF_END_TIME(plink, timeout_ms) do {} while (0) +#endif /* CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST */ + +struct mesh_plink_ent { + u8 valid; + u8 addr[ETH_ALEN]; + u8 plink_state; + +#ifdef CONFIG_RTW_MESH_AEK + u8 aek_valid; + u8 aek[32]; +#endif + + u16 llid; + u16 plid; +#ifndef CONFIG_RTW_MESH_DRIVER_AID + u16 aid; /* aid assigned from upper layer */ +#endif + u16 peer_aid; /* aid assigned from peer */ + + u8 chosen_pmk[16]; + +#ifdef CONFIG_RTW_MESH_AEK + u8 sel_pcs[4]; + u8 l_nonce[32]; + u8 p_nonce[32]; +#endif + +#ifdef CONFIG_RTW_MESH_DRIVER_AID + u8 *tx_conf_ies; + u16 tx_conf_ies_len; +#endif + u8 *rx_conf_ies; + u16 rx_conf_ies_len; + + struct wlan_network *scanned; + +#if CONFIG_RTW_MESH_PEER_BLACKLIST + systime peer_conf_end_time; +#endif +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + systime cto_mgate_conf_end_time; +#endif +}; + +#ifdef CONFIG_RTW_MESH_AEK +#define MESH_PLINK_AEK_VALID(ent) ent->aek_valid +#else +#define MESH_PLINK_AEK_VALID(ent) 0 +#endif + +struct mesh_plink_pool { + _lock lock; + u8 num; /* current ent being used */ + struct mesh_plink_ent ent[RTW_MESH_MAX_PEER_CANDIDATES]; + +#if CONFIG_RTW_MESH_ACNODE_PREVENT + u8 acnode_rsvd; +#endif + +#if CONFIG_RTW_MESH_PEER_BLACKLIST + _queue peer_blacklist; +#endif +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + _queue cto_mgate_blacklist; +#endif +}; + +struct mesh_peer_sel_policy { + u32 scanr_exp_ms; + +#if CONFIG_RTW_MESH_ACNODE_PREVENT + u8 acnode_prevent; + u32 acnode_conf_timeout_ms; + u32 acnode_notify_timeout_ms; +#endif + +#if CONFIG_RTW_MESH_OFFCH_CAND + u8 offch_cand; + u32 offch_find_int_ms; /* 0 means no offch find triggerred by driver self*/ +#endif + +#if CONFIG_RTW_MESH_PEER_BLACKLIST + u32 peer_conf_timeout_ms; + u32 peer_blacklist_timeout_ms; +#endif + +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + u8 cto_mgate_require; + u32 cto_mgate_conf_timeout_ms; + u32 cto_mgate_blacklist_timeout_ms; +#endif +}; + +/* b2u flags */ +#define RTW_MESH_B2U_ALL BIT0 +#define RTW_MESH_B2U_GA_UCAST BIT1 /* Group addressed unicast frame, forward only */ +#define RTW_MESH_B2U_BCAST BIT2 +#define RTW_MESH_B2U_IP_MCAST BIT3 + +#define rtw_msrc_b2u_policy_chk(flags, mda) ( \ + (flags & RTW_MESH_B2U_ALL) \ + || ((flags & RTW_MESH_B2U_BCAST) && is_broadcast_mac_addr(mda)) \ + || ((flags & RTW_MESH_B2U_IP_MCAST) && (IP_MCAST_MAC(mda) || ICMPV6_MCAST_MAC(mda))) \ + ) + +#define rtw_mfwd_b2u_policy_chk(flags, mda, ucst) ( \ + (flags & RTW_MESH_B2U_ALL) \ + || ((flags & RTW_MESH_B2U_GA_UCAST) && ucst) \ + || ((flags & RTW_MESH_B2U_BCAST) && is_broadcast_mac_addr(mda)) \ + || ((flags & RTW_MESH_B2U_IP_MCAST) && (IP_MCAST_MAC(mda) || ICMPV6_MCAST_MAC(mda))) \ + ) + +/** + * @sane_metric_delta: Controlling if trigger additional path check mechanism + * @max_root_add_chk_cnt: The retry cnt to send additional root confirmation + * PREQ through old(last) path + */ +struct rtw_mesh_cfg { + u8 max_peer_links; /* peering limit */ + u32 plink_timeout; /* seconds */ + + u8 dot11MeshTTL; + u8 element_ttl; + u32 path_refresh_time; + u16 dot11MeshHWMPpreqMinInterval; + u16 dot11MeshHWMPnetDiameterTraversalTime; + u32 dot11MeshHWMPactivePathTimeout; + u8 dot11MeshHWMPmaxPREQretries; + u16 min_discovery_timeout; + u16 dot11MeshHWMPconfirmationInterval; + u16 dot11MeshHWMPperrMinInterval; + u8 dot11MeshHWMPRootMode; + BOOLEAN dot11MeshForwarding; + s32 rssi_threshold; /* in dBm, 0: no specified */ + u16 dot11MeshHWMPRannInterval; + BOOLEAN dot11MeshGateAnnouncementProtocol; + u32 dot11MeshHWMPactivePathToRootTimeout; + u16 dot11MeshHWMProotInterval; + u8 path_gate_timeout_factor; +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + u16 sane_metric_delta; + u8 max_root_add_chk_cnt; +#endif + + struct mesh_peer_sel_policy peer_sel_policy; + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC + u8 b2u_flags_msrc; + u8 b2u_flags_mfwd; +#endif +}; + +struct rtw_mesh_stats { + u32 fwded_mcast; /* Mesh forwarded multicast frames */ + u32 fwded_unicast; /* Mesh forwarded unicast frames */ + u32 fwded_frames; /* Mesh total forwarded frames */ + u32 dropped_frames_ttl; /* Not transmitted since mesh_ttl == 0*/ + u32 dropped_frames_no_route; /* Not transmitted, no route found */ + u32 dropped_frames_congestion;/* Not forwarded due to congestion */ + u32 dropped_frames_duplicate; + + u32 mrc_del_qlen; /* MRC entry deleted cause by queue length limit */ +}; + +struct rtw_mrc; + +struct rtw_mesh_info { + u8 mesh_id[NDIS_802_11_LENGTH_SSID]; + size_t mesh_id_len; + /* Active Path Selection Protocol Identifier */ + u8 mesh_pp_id; + /* Active Path Selection Metric Identifier */ + u8 mesh_pm_id; + /* Congestion Control Mode Identifier */ + u8 mesh_cc_id; + /* Synchronization Protocol Identifier */ + u8 mesh_sp_id; + /* Authentication Protocol Identifier */ + u8 mesh_auth_id; + + struct mesh_plink_pool plink_ctl; + + u32 mesh_seqnum; + /* MSTA's own hwmp sequence number */ + u32 sn; + systime last_preq; + systime last_sn_update; + systime next_perr; + /* Last used Path Discovery ID */ + u32 preq_id; + + ATOMIC_T mpaths; + struct rtw_mesh_table *mesh_paths; + struct rtw_mesh_table *mpp_paths; + int mesh_paths_generation; + int mpp_paths_generation; + + int num_gates; + struct rtw_mesh_path *max_addr_gate; + bool max_addr_gate_is_larger_than_self; + + struct rtw_mesh_stats mshstats; + + _queue mpath_tx_queue; + u32 mpath_tx_queue_len; + _tasklet mpath_tx_tasklet; + + struct rtw_mrc *mrc; + + _lock mesh_preq_queue_lock; + struct rtw_mesh_preq_queue preq_queue; + int preq_queue_len; +}; + +extern const char *_action_self_protected_str[]; +#define action_self_protected_str(action) ((action < RTW_ACT_SELF_PROTECTED_NUM) ? _action_self_protected_str[action] : _action_self_protected_str[0]) + +u8 *rtw_set_ie_mesh_id(u8 *buf, u32 *buf_len, const char *mesh_id, u8 id_len); +u8 *rtw_set_ie_mesh_config(u8 *buf, u32 *buf_len + , u8 path_sel_proto, u8 path_sel_metric, u8 congest_ctl_mode, u8 sync_method, u8 auth_proto + , u8 num_of_peerings, bool cto_mgate, bool cto_as + , bool accept_peerings, bool mcca_sup, bool mcca_en, bool forwarding + , bool mbca_en, bool tbtt_adj, bool ps_level); + +int rtw_bss_is_same_mbss(WLAN_BSSID_EX *a, WLAN_BSSID_EX *b); +int rtw_bss_is_candidate_mesh_peer(_adapter *adapter, WLAN_BSSID_EX *target, u8 ch, u8 add_peer); + +void rtw_chk_candidate_peer_notify(_adapter *adapter, struct wlan_network *scanned); + +void rtw_mesh_peer_status_chk(_adapter *adapter); + +#if CONFIG_RTW_MESH_ACNODE_PREVENT +void rtw_mesh_update_scanned_acnode_status(_adapter *adapter, struct wlan_network *scanned); +bool rtw_mesh_scanned_is_acnode_confirmed(_adapter *adapter, struct wlan_network *scanned); +bool rtw_mesh_acnode_prevent_allow_sacrifice(_adapter *adapter); +struct sta_info *rtw_mesh_acnode_prevent_pick_sacrifice(_adapter *adapter); +void dump_mesh_acnode_prevent_settings(void *sel, _adapter *adapter); +#endif + +#if CONFIG_RTW_MESH_OFFCH_CAND +u8 rtw_mesh_offch_candidate_accepted(_adapter *adapter); +u8 rtw_mesh_select_operating_ch(_adapter *adapter); +void dump_mesh_offch_cand_settings(void *sel, _adapter *adapter); +#endif + +#if CONFIG_RTW_MESH_PEER_BLACKLIST +int rtw_mesh_peer_blacklist_add(_adapter *adapter, const u8 *addr); +int rtw_mesh_peer_blacklist_del(_adapter *adapter, const u8 *addr); +int rtw_mesh_peer_blacklist_search(_adapter *adapter, const u8 *addr); +void rtw_mesh_peer_blacklist_flush(_adapter *adapter); +void dump_mesh_peer_blacklist(void *sel, _adapter *adapter); +void dump_mesh_peer_blacklist_settings(void *sel, _adapter *adapter); +#endif +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST +u8 rtw_mesh_cto_mgate_required(_adapter *adapter); +u8 rtw_mesh_cto_mgate_network_filter(_adapter *adapter, struct wlan_network *scanned); +int rtw_mesh_cto_mgate_blacklist_add(_adapter *adapter, const u8 *addr); +int rtw_mesh_cto_mgate_blacklist_del(_adapter *adapter, const u8 *addr); +int rtw_mesh_cto_mgate_blacklist_search(_adapter *adapter, const u8 *addr); +void rtw_mesh_cto_mgate_blacklist_flush(_adapter *adapter); +void dump_mesh_cto_mgate_blacklist(void *sel, _adapter *adapter); +void dump_mesh_cto_mgate_blacklist_settings(void *sel, _adapter *adapter); +#endif +void dump_mesh_peer_sel_policy(void *sel, _adapter *adapter); +void dump_mesh_networks(void *sel, _adapter *adapter); + +void rtw_mesh_adjust_chbw(u8 req_ch, u8 *req_bw, u8 *req_offset); + +void rtw_mesh_sae_check_frames(_adapter *adapter, const u8 *buf, u32 len, u8 tx, u16 alg, u16 seq, u16 status); +int rtw_mesh_check_frames_tx(_adapter *adapter, const u8 **buf, size_t *len); +int rtw_mesh_check_frames_rx(_adapter *adapter, const u8 *buf, size_t len); + +int rtw_mesh_on_auth(_adapter *adapter, union recv_frame *rframe); +unsigned int on_action_self_protected(_adapter *adapter, union recv_frame *rframe); + +bool rtw_mesh_update_bss_peering_status(_adapter *adapter, WLAN_BSSID_EX *bss); +bool rtw_mesh_update_bss_formation_info(_adapter *adapter, WLAN_BSSID_EX *bss); +bool rtw_mesh_update_bss_forwarding_state(_adapter *adapter, WLAN_BSSID_EX *bss); + +struct mesh_plink_ent *_rtw_mesh_plink_get(_adapter *adapter, const u8 *hwaddr); +struct mesh_plink_ent *rtw_mesh_plink_get(_adapter *adapter, const u8 *hwaddr); +struct mesh_plink_ent *rtw_mesh_plink_get_no_estab_by_idx(_adapter *adapter, u8 idx); +int _rtw_mesh_plink_add(_adapter *adapter, const u8 *hwaddr); +int rtw_mesh_plink_add(_adapter *adapter, const u8 *hwaddr); +int rtw_mesh_plink_set_state(_adapter *adapter, const u8 *hwaddr, u8 state); +#ifdef CONFIG_RTW_MESH_AEK +int rtw_mesh_plink_set_aek(_adapter *adapter, const u8 *hwaddr, const u8 *aek); +#endif +#if CONFIG_RTW_MESH_PEER_BLACKLIST +int rtw_mesh_plink_set_peer_conf_timeout(_adapter *adapter, const u8 *hwaddr); +#endif +void _rtw_mesh_plink_del_ent(_adapter *adapter, struct mesh_plink_ent *ent); +int rtw_mesh_plink_del(_adapter *adapter, const u8 *hwaddr); +void rtw_mesh_plink_ctl_init(_adapter *adapter); +void rtw_mesh_plink_ctl_deinit(_adapter *adapter); +void dump_mesh_plink_ctl(void *sel, _adapter *adapter); + +u8 rtw_mesh_set_plink_state_cmd(_adapter *adapter, const u8 *mac, u8 plink_state); + +void _rtw_mesh_expire_peer_ent(_adapter *adapter, struct mesh_plink_ent *plink); +void rtw_mesh_expire_peer(_adapter *adapter, const u8 *peer_addr); +u8 rtw_mesh_ps_annc(_adapter *adapter, u8 ps); + +unsigned int on_action_mesh(_adapter *adapter, union recv_frame *rframe); + +void rtw_mesh_cfg_init(_adapter *adapter); +void rtw_mesh_cfg_init_max_peer_links(_adapter *adapter, u8 stack_conf); +void rtw_mesh_cfg_init_plink_timeout(_adapter *adapter, u32 stack_conf); +void rtw_mesh_init_mesh_info(_adapter *adapter); +void rtw_mesh_deinit_mesh_info(_adapter *adapter); + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC +void dump_mesh_b2u_flags(void *sel, _adapter *adapter); +#endif + +int rtw_mesh_addr_resolve(_adapter *adapter, u16 os_qid, struct xmit_frame *xframe, _pkt *pkt, _list *b2u_list); + +s8 rtw_mesh_tx_set_whdr_mctrl_len(u8 mesh_frame_mode, struct pkt_attrib *attrib); +void rtw_mesh_tx_build_mctrl(_adapter *adapter, struct pkt_attrib *attrib, u8 *buf); +u8 rtw_mesh_tx_build_whdr(_adapter *adapter, struct pkt_attrib *attrib + , u16 *fctrl, struct rtw_ieee80211_hdr *whdr); + +int rtw_mesh_rx_data_validate_hdr(_adapter *adapter, union recv_frame *rframe, struct sta_info **sta); +int rtw_mesh_rx_data_validate_mctrl(_adapter *adapter, union recv_frame *rframe + , const struct rtw_ieee80211s_hdr *mctrl, const u8 *mda, const u8 *msa + , u8 *mctrl_len, const u8 **da, const u8 **sa); +int rtw_mesh_rx_validate_mctrl_non_amsdu(_adapter *adapter, union recv_frame *rframe); + +int rtw_mesh_rx_msdu_act_check(union recv_frame *rframe + , const u8 *mda, const u8 *msa + , const u8 *da, const u8 *sa + , struct rtw_ieee80211s_hdr *mctrl + , u8 *msdu, enum rtw_rx_llc_hdl llc_hdl + , struct xmit_frame **fwd_frame, _list *b2u_list); + +void dump_mesh_stats(void *sel, _adapter *adapter); + +#if defined(PLATFORM_LINUX) && (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 32)) +#define rtw_lockdep_assert_held(l) lockdep_assert_held(l) +#define rtw_lockdep_is_held(l) lockdep_is_held(l) +#else +#error "TBD\n" +#endif + +#include "rtw_mesh_pathtbl.h" +#include "rtw_mesh_hwmp.h" +#endif /* __RTW_MESH_H_ */ + diff --git a/core/mesh/rtw_mesh_hwmp.c b/core/mesh/rtw_mesh_hwmp.c new file mode 100644 index 0000000..04be425 --- /dev/null +++ b/core/mesh/rtw_mesh_hwmp.c @@ -0,0 +1,1518 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_HWMP_C_ + +#ifdef CONFIG_RTW_MESH +#include +#include + +#define RTW_TEST_FRAME_LEN 8192 +#define RTW_MAX_METRIC 0xffffffff +#define RTW_ARITH_SHIFT 8 +#define RTW_LINK_FAIL_THRESH 95 +#define RTW_MAX_PREQ_QUEUE_LEN 64 +#define RTW_ATLM_REQ_CYCLE 1000 + +#define rtw_ilog2(n) \ +( \ + (n) < 2 ? 0 : \ + (n) & (1ULL << 63) ? 63 : \ + (n) & (1ULL << 62) ? 62 : \ + (n) & (1ULL << 61) ? 61 : \ + (n) & (1ULL << 60) ? 60 : \ + (n) & (1ULL << 59) ? 59 : \ + (n) & (1ULL << 58) ? 58 : \ + (n) & (1ULL << 57) ? 57 : \ + (n) & (1ULL << 56) ? 56 : \ + (n) & (1ULL << 55) ? 55 : \ + (n) & (1ULL << 54) ? 54 : \ + (n) & (1ULL << 53) ? 53 : \ + (n) & (1ULL << 52) ? 52 : \ + (n) & (1ULL << 51) ? 51 : \ + (n) & (1ULL << 50) ? 50 : \ + (n) & (1ULL << 49) ? 49 : \ + (n) & (1ULL << 48) ? 48 : \ + (n) & (1ULL << 47) ? 47 : \ + (n) & (1ULL << 46) ? 46 : \ + (n) & (1ULL << 45) ? 45 : \ + (n) & (1ULL << 44) ? 44 : \ + (n) & (1ULL << 43) ? 43 : \ + (n) & (1ULL << 42) ? 42 : \ + (n) & (1ULL << 41) ? 41 : \ + (n) & (1ULL << 40) ? 40 : \ + (n) & (1ULL << 39) ? 39 : \ + (n) & (1ULL << 38) ? 38 : \ + (n) & (1ULL << 37) ? 37 : \ + (n) & (1ULL << 36) ? 36 : \ + (n) & (1ULL << 35) ? 35 : \ + (n) & (1ULL << 34) ? 34 : \ + (n) & (1ULL << 33) ? 33 : \ + (n) & (1ULL << 32) ? 32 : \ + (n) & (1ULL << 31) ? 31 : \ + (n) & (1ULL << 30) ? 30 : \ + (n) & (1ULL << 29) ? 29 : \ + (n) & (1ULL << 28) ? 28 : \ + (n) & (1ULL << 27) ? 27 : \ + (n) & (1ULL << 26) ? 26 : \ + (n) & (1ULL << 25) ? 25 : \ + (n) & (1ULL << 24) ? 24 : \ + (n) & (1ULL << 23) ? 23 : \ + (n) & (1ULL << 22) ? 22 : \ + (n) & (1ULL << 21) ? 21 : \ + (n) & (1ULL << 20) ? 20 : \ + (n) & (1ULL << 19) ? 19 : \ + (n) & (1ULL << 18) ? 18 : \ + (n) & (1ULL << 17) ? 17 : \ + (n) & (1ULL << 16) ? 16 : \ + (n) & (1ULL << 15) ? 15 : \ + (n) & (1ULL << 14) ? 14 : \ + (n) & (1ULL << 13) ? 13 : \ + (n) & (1ULL << 12) ? 12 : \ + (n) & (1ULL << 11) ? 11 : \ + (n) & (1ULL << 10) ? 10 : \ + (n) & (1ULL << 9) ? 9 : \ + (n) & (1ULL << 8) ? 8 : \ + (n) & (1ULL << 7) ? 7 : \ + (n) & (1ULL << 6) ? 6 : \ + (n) & (1ULL << 5) ? 5 : \ + (n) & (1ULL << 4) ? 4 : \ + (n) & (1ULL << 3) ? 3 : \ + (n) & (1ULL << 2) ? 2 : \ + 1 \ +) + +enum rtw_mpath_frame_type { + RTW_MPATH_PREQ = 0, + RTW_MPATH_PREP, + RTW_MPATH_PERR, + RTW_MPATH_RANN +}; + +static inline u32 rtw_u32_field_get(const u8 *preq_elem, int shift, BOOLEAN ae) +{ + if (ae) + shift += 6; + return LE_BITS_TO_4BYTE(preq_elem + shift, 0, 32); +} + +static inline u16 rtw_u16_field_get(const u8 *preq_elem, int shift, BOOLEAN ae) +{ + if (ae) + shift += 6; + return LE_BITS_TO_2BYTE(preq_elem + shift, 0, 16); +} + +/* HWMP IE processing macros */ +#define RTW_AE_F (1<<6) +#define RTW_AE_F_SET(x) (*x & RTW_AE_F) +#define RTW_PREQ_IE_FLAGS(x) (*(x)) +#define RTW_PREQ_IE_HOPCOUNT(x) (*(x + 1)) +#define RTW_PREQ_IE_TTL(x) (*(x + 2)) +#define RTW_PREQ_IE_PREQ_ID(x) rtw_u32_field_get(x, 3, 0) +#define RTW_PREQ_IE_ORIG_ADDR(x) (x + 7) +#define RTW_PREQ_IE_ORIG_SN(x) rtw_u32_field_get(x, 13, 0) +#define RTW_PREQ_IE_LIFETIME(x) rtw_u32_field_get(x, 17, RTW_AE_F_SET(x)) +#define RTW_PREQ_IE_METRIC(x) rtw_u32_field_get(x, 21, RTW_AE_F_SET(x)) +#define RTW_PREQ_IE_TARGET_F(x) (*(RTW_AE_F_SET(x) ? x + 32 : x + 26)) +#define RTW_PREQ_IE_TARGET_ADDR(x) (RTW_AE_F_SET(x) ? x + 33 : x + 27) +#define RTW_PREQ_IE_TARGET_SN(x) rtw_u32_field_get(x, 33, RTW_AE_F_SET(x)) + +#define RTW_PREP_IE_FLAGS(x) RTW_PREQ_IE_FLAGS(x) +#define RTW_PREP_IE_HOPCOUNT(x) RTW_PREQ_IE_HOPCOUNT(x) +#define RTW_PREP_IE_TTL(x) RTW_PREQ_IE_TTL(x) +#define RTW_PREP_IE_ORIG_ADDR(x) (RTW_AE_F_SET(x) ? x + 27 : x + 21) +#define RTW_PREP_IE_ORIG_SN(x) rtw_u32_field_get(x, 27, RTW_AE_F_SET(x)) +#define RTW_PREP_IE_LIFETIME(x) rtw_u32_field_get(x, 13, RTW_AE_F_SET(x)) +#define RTW_PREP_IE_METRIC(x) rtw_u32_field_get(x, 17, RTW_AE_F_SET(x)) +#define RTW_PREP_IE_TARGET_ADDR(x) (x + 3) +#define RTW_PREP_IE_TARGET_SN(x) rtw_u32_field_get(x, 9, 0) + +#define RTW_PERR_IE_TTL(x) (*(x)) +#define RTW_PERR_IE_TARGET_FLAGS(x) (*(x + 2)) +#define RTW_PERR_IE_TARGET_ADDR(x) (x + 3) +#define RTW_PERR_IE_TARGET_SN(x) rtw_u32_field_get(x, 9, 0) +#define RTW_PERR_IE_TARGET_RCODE(x) rtw_u16_field_get(x, 13, 0) + +#define RTW_TU_TO_SYSTIME(x) (rtw_us_to_systime((x) * 1024)) +#define RTW_TU_TO_EXP_TIME(x) (rtw_get_current_time() + RTW_TU_TO_SYSTIME(x)) +#define RTW_MSEC_TO_TU(x) (x*1000/1024) +#define RTW_SN_GT(x, y) ((s32)(y - x) < 0) +#define RTW_SN_LT(x, y) ((s32)(x - y) < 0) +#define RTW_MAX_SANE_SN_DELTA 32 + +static inline u32 RTW_SN_DELTA(u32 x, u32 y) +{ + return x >= y ? x - y : y - x; +} + +#define rtw_net_traversal_jiffies(adapter) \ + rtw_ms_to_systime(adapter->mesh_cfg.dot11MeshHWMPnetDiameterTraversalTime) +#define rtw_default_lifetime(adapter) \ + RTW_MSEC_TO_TU(adapter->mesh_cfg.dot11MeshHWMPactivePathTimeout) +#define rtw_min_preq_int_jiff(adapter) \ + (rtw_ms_to_systime(adapter->mesh_cfg.dot11MeshHWMPpreqMinInterval)) +#define rtw_max_preq_retries(adapter) (adapter->mesh_cfg.dot11MeshHWMPmaxPREQretries) +#define rtw_disc_timeout_jiff(adapter) \ + rtw_ms_to_systime(adapter->mesh_cfg.min_discovery_timeout) +#define rtw_root_path_confirmation_jiffies(adapter) \ + rtw_ms_to_systime(adapter->mesh_cfg.dot11MeshHWMPconfirmationInterval) + +static inline BOOLEAN rtw_ether_addr_equal(const u8 *addr1, const u8 *addr2) +{ + return _rtw_memcmp(addr1, addr2, ETH_ALEN); +} + +#ifdef PLATFORM_LINUX +#define rtw_print_ratelimit() printk_ratelimit() +#define rtw_mod_timer(ptimer, expires) mod_timer(&(ptimer)->timer, expires) +#else + +#endif + +#define RTW_MESH_EWMA_PRECISION 20 +#define RTW_MESH_EWMA_WEIGHT_RCP 8 +#define RTW_TOTAL_PKT_MIN_THRESHOLD 1 +inline void rtw_ewma_err_rate_init(struct rtw_ewma_err_rate *e) +{ + e->internal = 0; +} +inline unsigned long rtw_ewma_err_rate_read(struct rtw_ewma_err_rate *e) +{ + return e->internal >> (RTW_MESH_EWMA_PRECISION); +} +inline void rtw_ewma_err_rate_add(struct rtw_ewma_err_rate *e, + unsigned long val) +{ + unsigned long internal = e->internal; + unsigned long weight_rcp = rtw_ilog2(RTW_MESH_EWMA_WEIGHT_RCP); + unsigned long precision = RTW_MESH_EWMA_PRECISION; + + (e->internal) = internal ? (((internal << weight_rcp) - internal) + + (val << precision)) >> weight_rcp : + (val << precision); +} + +static const u8 bcast_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + +static int rtw_mesh_path_sel_frame_tx(enum rtw_mpath_frame_type mpath_action, u8 flags, + const u8 *originator_addr, u32 originator_sn, + u8 target_flags, const u8 *target, + u32 target_sn, const u8 *da, u8 hopcount, u8 ttl, + u32 lifetime, u32 metric, u32 preq_id, + _adapter *adapter) +{ + struct xmit_priv *pxmitpriv = &(adapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct xmit_frame *pmgntframe = NULL; + struct rtw_ieee80211_hdr *pwlanhdr = NULL; + struct pkt_attrib *pattrib = NULL; + u8 category = RTW_WLAN_CATEGORY_MESH; + u8 action = RTW_ACT_MESH_HWMP_PATH_SELECTION; + u16 *fctrl = NULL; + u8 *pos, ie_len; + + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return -1; + + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, pattrib); + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pos = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pos; + + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(adapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(adapter), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pos, WIFI_ACTION); + + pos += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pos = rtw_set_fixed_ie(pos, 1, &(category), &(pattrib->pktlen)); + pos = rtw_set_fixed_ie(pos, 1, &(action), &(pattrib->pktlen)); + + switch (mpath_action) { + case RTW_MPATH_PREQ: + RTW_HWMP_DBG("sending PREQ to "MAC_FMT"\n", MAC_ARG(target)); + ie_len = 37; + pattrib->pktlen += (ie_len + 2); + *pos++ = WLAN_EID_PREQ; + break; + case RTW_MPATH_PREP: + RTW_HWMP_DBG("sending PREP to "MAC_FMT"\n", MAC_ARG(originator_addr)); + ie_len = 31; + pattrib->pktlen += (ie_len + 2); + *pos++ = WLAN_EID_PREP; + break; + case RTW_MPATH_RANN: + RTW_HWMP_DBG("sending RANN from "MAC_FMT"\n", MAC_ARG(originator_addr)); + ie_len = sizeof(struct rtw_ieee80211_rann_ie); + pattrib->pktlen += (ie_len + 2); + *pos++ = WLAN_EID_RANN; + break; + default: + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + return _FAIL; + } + *pos++ = ie_len; + *pos++ = flags; + *pos++ = hopcount; + *pos++ = ttl; + if (mpath_action == RTW_MPATH_PREP) { + _rtw_memcpy(pos, target, ETH_ALEN); + pos += ETH_ALEN; + *(u32 *)pos = cpu_to_le32(target_sn); + pos += 4; + } else { + if (mpath_action == RTW_MPATH_PREQ) { + *(u32 *)pos = cpu_to_le32(preq_id); + pos += 4; + } + _rtw_memcpy(pos, originator_addr, ETH_ALEN); + pos += ETH_ALEN; + *(u32 *)pos = cpu_to_le32(originator_sn); + pos += 4; + } + *(u32 *)pos = cpu_to_le32(lifetime); + pos += 4; + *(u32 *)pos = cpu_to_le32(metric); + pos += 4; + if (mpath_action == RTW_MPATH_PREQ) { + *pos++ = 1; /* support only 1 destination now */ + *pos++ = target_flags; + _rtw_memcpy(pos, target, ETH_ALEN); + pos += ETH_ALEN; + *(u32 *)pos = cpu_to_le32(target_sn); + pos += 4; + } else if (mpath_action == RTW_MPATH_PREP) { + _rtw_memcpy(pos, originator_addr, ETH_ALEN); + pos += ETH_ALEN; + *(u32 *)pos = cpu_to_le32(originator_sn); + pos += 4; + } + + pattrib->last_txcmdsz = pattrib->pktlen; + dump_mgntframe(adapter, pmgntframe); + return 0; +} + +int rtw_mesh_path_error_tx(_adapter *adapter, + u8 ttl, const u8 *target, u32 target_sn, + u16 perr_reason_code, const u8 *ra) +{ + + struct xmit_priv *pxmitpriv = &(adapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct xmit_frame *pmgntframe = NULL; + struct rtw_ieee80211_hdr *pwlanhdr = NULL; + struct pkt_attrib *pattrib = NULL; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + u8 category = RTW_WLAN_CATEGORY_MESH; + u8 action = RTW_ACT_MESH_HWMP_PATH_SELECTION; + u8 *pos, ie_len; + u16 *fctrl = NULL; + + if (rtw_time_before(rtw_get_current_time(), minfo->next_perr)) + return -1; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return -1; + + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, pattrib); + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pos = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pos; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, ra, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(adapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(adapter), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pos, WIFI_ACTION); + + pos += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pos = rtw_set_fixed_ie(pos, 1, &(category), &(pattrib->pktlen)); + pos = rtw_set_fixed_ie(pos, 1, &(action), &(pattrib->pktlen)); + + ie_len = 15; + pattrib->pktlen += (2 + ie_len); + *pos++ = WLAN_EID_PERR; + *pos++ = ie_len; + /* ttl */ + *pos++ = ttl; + /* The Number of Destinations N */ + *pos++ = 1; + /* Flags format | B7 | B6 | B5:B0 | = | rsvd | AE | rsvd | */ + *pos = 0; + pos++; + _rtw_memcpy(pos, target, ETH_ALEN); + pos += ETH_ALEN; + *(u32 *)pos = cpu_to_le32(target_sn); + pos += 4; + *(u16 *)pos = cpu_to_le16(perr_reason_code); + + adapter->mesh_info.next_perr = RTW_TU_TO_EXP_TIME( + adapter->mesh_cfg.dot11MeshHWMPperrMinInterval); + pattrib->last_txcmdsz = pattrib->pktlen; + /* Send directly. Rewrite it if deferred tx is needed */ + dump_mgntframe(adapter, pmgntframe); + + RTW_HWMP_DBG("TX PERR toward "MAC_FMT", ra = "MAC_FMT"\n", MAC_ARG(target), MAC_ARG(ra)); + + return 0; +} + +static u32 rtw_airtime_link_metric_get(_adapter *adapter, struct sta_info *sta) +{ + struct dm_struct *dm = adapter_to_phydm(adapter); + int device_constant = phydm_get_plcp(dm, sta->cmn.mac_id) << RTW_ARITH_SHIFT; + u32 test_frame_len = RTW_TEST_FRAME_LEN << RTW_ARITH_SHIFT; + u32 s_unit = 1 << RTW_ARITH_SHIFT; + u32 err; + u16 rate; + u32 tx_time, estimated_retx; + u64 result; + /* The fail_avg should <= 100 here */ + u32 fail_avg = (u32)rtw_ewma_err_rate_read(&sta->metrics.err_rate); + + if (fail_avg > RTW_LINK_FAIL_THRESH) + return RTW_MAX_METRIC; + + rate = sta->metrics.data_rate; + /* rate unit is 100Kbps, min rate = 10 */ + if (rate < 10) { + RTW_HWMP_INFO("rate = %d\n", rate); + return RTW_MAX_METRIC; + } + + err = (fail_avg << RTW_ARITH_SHIFT) / 100; + + /* test_frame_len*10 to adjust the unit of rate(100kbps/unit) */ + tx_time = (device_constant + 10 * test_frame_len / rate); + estimated_retx = ((1 << (2 * RTW_ARITH_SHIFT)) / (s_unit - err)); + result = (tx_time * estimated_retx) >> (2 * RTW_ARITH_SHIFT); + /* Convert us to 0.01 TU(10.24us). x/10.24 = x*100/1024 */ + result = (result * 100) >> 10; + + return (u32)result; +} + +void rtw_ieee80211s_update_metric(_adapter *adapter, u8 mac_id, + u8 per, u8 rate, + u8 bw, u8 total_pkt) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + struct sta_info *sta; + u8 rate_idx; + u8 sgi; + + sta = macid_ctl->sta[mac_id]; + if (!sta) + return; + + /* if RA, use reported rate */ + if (adapter->fix_rate == 0xff) { + rate_idx = rate & 0x7f; + sgi = rate >> 7; + } else { + rate_idx = adapter->fix_rate & 0x7f; + sgi = adapter->fix_rate >> 7; + } + sta->metrics.data_rate = rtw_desc_rate_to_bitrate(bw, rate_idx, sgi); + + if (total_pkt < RTW_TOTAL_PKT_MIN_THRESHOLD) + return; + + /* TBD: sta->metrics.overhead = phydm_get_plcp(void *dm_void, u16 macid); */ + sta->metrics.total_pkt = total_pkt; + + rtw_ewma_err_rate_add(&sta->metrics.err_rate, per); + if (rtw_ewma_err_rate_read(&sta->metrics.err_rate) > + RTW_LINK_FAIL_THRESH) + rtw_mesh_plink_broken(sta); +} + +static void rtw_hwmp_preq_frame_process(_adapter *adapter, + struct rtw_ieee80211_hdr_3addr *mgmt, + const u8 *preq_elem, u32 originator_metric) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mesh_cfg *mshcfg = &adapter->mesh_cfg; + struct rtw_mesh_path *path = NULL; + const u8 *target_addr, *originator_addr; + const u8 *da; + u8 target_flags, ttl, flags, to_gate_ask = 0; + u32 originator_sn, target_sn, lifetime, target_metric = 0; + BOOLEAN reply = _FALSE; + BOOLEAN forward = _TRUE; + BOOLEAN preq_is_gate; + + /* Update target SN, if present */ + target_addr = RTW_PREQ_IE_TARGET_ADDR(preq_elem); + originator_addr = RTW_PREQ_IE_ORIG_ADDR(preq_elem); + target_sn = RTW_PREQ_IE_TARGET_SN(preq_elem); + originator_sn = RTW_PREQ_IE_ORIG_SN(preq_elem); + target_flags = RTW_PREQ_IE_TARGET_F(preq_elem); + /* PREQ gate announcements */ + flags = RTW_PREQ_IE_FLAGS(preq_elem); + preq_is_gate = !!(flags & RTW_IEEE80211_PREQ_IS_GATE_FLAG); + + RTW_HWMP_DBG("received PREQ from "MAC_FMT"\n", MAC_ARG(originator_addr)); + + if (rtw_ether_addr_equal(target_addr, adapter_mac_addr(adapter))) { + RTW_HWMP_DBG("PREQ is for us\n"); +#ifdef CONFIG_RTW_MESH_ON_DMD_GANN + rtw_rcu_read_lock(); + path = rtw_mesh_path_lookup(adapter, originator_addr); + if (path) { + if (preq_is_gate) + rtw_mesh_path_add_gate(path); + else if (path->is_gate) { + enter_critical_bh(&path->state_lock); + rtw_mesh_gate_del(adapter->mesh_info.mesh_paths, path); + exit_critical_bh(&path->state_lock); + } + } + path = NULL; + rtw_rcu_read_unlock(); +#endif + forward = _FALSE; + reply = _TRUE; + to_gate_ask = 1; + target_metric = 0; + if (rtw_time_after(rtw_get_current_time(), minfo->last_sn_update + + rtw_net_traversal_jiffies(adapter)) || + rtw_time_before(rtw_get_current_time(), minfo->last_sn_update)) { + ++minfo->sn; + minfo->last_sn_update = rtw_get_current_time(); + } + target_sn = minfo->sn; + } else if (is_broadcast_mac_addr(target_addr) && + (target_flags & RTW_IEEE80211_PREQ_TO_FLAG)) { + rtw_rcu_read_lock(); + path = rtw_mesh_path_lookup(adapter, originator_addr); + if (path) { + if (flags & RTW_IEEE80211_PREQ_PROACTIVE_PREP_FLAG) { + reply = _TRUE; + target_addr = adapter_mac_addr(adapter); + target_sn = ++minfo->sn; + target_metric = 0; + minfo->last_sn_update = rtw_get_current_time(); + } + + if (preq_is_gate) { + lifetime = RTW_PREQ_IE_LIFETIME(preq_elem); + path->gate_ann_int = lifetime; + path->gate_asked = false; + rtw_mesh_path_add_gate(path); + } else if (path->is_gate) { + enter_critical_bh(&path->state_lock); + rtw_mesh_gate_del(adapter->mesh_info.mesh_paths, path); + exit_critical_bh(&path->state_lock); + } + } + rtw_rcu_read_unlock(); + } else { + rtw_rcu_read_lock(); +#ifdef CONFIG_RTW_MESH_ON_DMD_GANN + path = rtw_mesh_path_lookup(adapter, originator_addr); + if (path) { + if (preq_is_gate) + rtw_mesh_path_add_gate(path); + else if (path->is_gate) { + enter_critical_bh(&path->state_lock); + rtw_mesh_gate_del(adapter->mesh_info.mesh_paths, path); + exit_critical_bh(&path->state_lock); + } + } + path = NULL; +#endif + path = rtw_mesh_path_lookup(adapter, target_addr); + if (path) { + if ((!(path->flags & RTW_MESH_PATH_SN_VALID)) || + RTW_SN_LT(path->sn, target_sn)) { + path->sn = target_sn; + path->flags |= RTW_MESH_PATH_SN_VALID; + } else if ((!(target_flags & RTW_IEEE80211_PREQ_TO_FLAG)) && + (path->flags & RTW_MESH_PATH_ACTIVE)) { + reply = _TRUE; + target_metric = path->metric; + target_sn = path->sn; + /* Case E2 of sec 13.10.9.3 IEEE 802.11-2012*/ + target_flags |= RTW_IEEE80211_PREQ_TO_FLAG; + } + } + rtw_rcu_read_unlock(); + } + + if (reply) { + lifetime = RTW_PREQ_IE_LIFETIME(preq_elem); + ttl = mshcfg->element_ttl; + if (ttl != 0 && !to_gate_ask) { + RTW_HWMP_DBG("replying to the PREQ\n"); + rtw_mesh_path_sel_frame_tx(RTW_MPATH_PREP, 0, originator_addr, + originator_sn, 0, target_addr, + target_sn, mgmt->addr2, 0, ttl, + lifetime, target_metric, 0, + adapter); + } else if (ttl != 0 && to_gate_ask) { + RTW_HWMP_DBG("replying to the PREQ (PREQ for us)\n"); + if (mshcfg->dot11MeshGateAnnouncementProtocol) { + /* BIT 7 is used to identify the prep is from mesh gate */ + to_gate_ask = RTW_IEEE80211_PREQ_IS_GATE_FLAG | BIT(7); + } else { + to_gate_ask = 0; + } + + rtw_mesh_path_sel_frame_tx(RTW_MPATH_PREP, to_gate_ask, originator_addr, + originator_sn, 0, target_addr, + target_sn, mgmt->addr2, 0, ttl, + lifetime, target_metric, 0, + adapter); + } else { + minfo->mshstats.dropped_frames_ttl++; + } + } + + if (forward && mshcfg->dot11MeshForwarding) { + u32 preq_id; + u8 hopcount; + + ttl = RTW_PREQ_IE_TTL(preq_elem); + lifetime = RTW_PREQ_IE_LIFETIME(preq_elem); + if (ttl <= 1) { + minfo->mshstats.dropped_frames_ttl++; + return; + } + RTW_HWMP_DBG("forwarding the PREQ from "MAC_FMT"\n", MAC_ARG(originator_addr)); + --ttl; + preq_id = RTW_PREQ_IE_PREQ_ID(preq_elem); + hopcount = RTW_PREQ_IE_HOPCOUNT(preq_elem) + 1; + da = (path && path->is_root) ? + path->rann_snd_addr : bcast_addr; + + if (flags & RTW_IEEE80211_PREQ_PROACTIVE_PREP_FLAG) { + target_addr = RTW_PREQ_IE_TARGET_ADDR(preq_elem); + target_sn = RTW_PREQ_IE_TARGET_SN(preq_elem); + } + + rtw_mesh_path_sel_frame_tx(RTW_MPATH_PREQ, flags, originator_addr, + originator_sn, target_flags, target_addr, + target_sn, da, hopcount, ttl, lifetime, + originator_metric, preq_id, adapter); + if (!is_multicast_mac_addr(da)) + minfo->mshstats.fwded_unicast++; + else + minfo->mshstats.fwded_mcast++; + minfo->mshstats.fwded_frames++; + } +} + +static inline struct sta_info * +rtw_next_hop_deref_protected(struct rtw_mesh_path *path) +{ + return rtw_rcu_dereference_protected(path->next_hop, + rtw_lockdep_is_held(&path->state_lock)); +} + +static void rtw_hwmp_prep_frame_process(_adapter *adapter, + struct rtw_ieee80211_hdr_3addr *mgmt, + const u8 *prep_elem, u32 metric) +{ + struct rtw_mesh_cfg *mshcfg = &adapter->mesh_cfg; + struct rtw_mesh_stats *mshstats = &adapter->mesh_info.mshstats; + struct rtw_mesh_path *path; + const u8 *target_addr, *originator_addr; + u8 ttl, hopcount, flags; + u8 next_hop[ETH_ALEN]; + u32 target_sn, originator_sn, lifetime; + + RTW_HWMP_DBG("received PREP from "MAC_FMT"\n", + MAC_ARG(RTW_PREP_IE_TARGET_ADDR(prep_elem))); + + originator_addr = RTW_PREP_IE_ORIG_ADDR(prep_elem); + if (rtw_ether_addr_equal(originator_addr, adapter_mac_addr(adapter))) { + /* destination, no forwarding required */ + rtw_rcu_read_lock(); + target_addr = RTW_PREP_IE_TARGET_ADDR(prep_elem); + path = rtw_mesh_path_lookup(adapter, target_addr); + if (path && path->gate_asked) { + flags = RTW_PREP_IE_FLAGS(prep_elem); + if (flags & BIT(7)) { + enter_critical_bh(&path->state_lock); + path->gate_asked = false; + exit_critical_bh(&path->state_lock); + if (!(flags & RTW_IEEE80211_PREQ_IS_GATE_FLAG)) { + enter_critical_bh(&path->state_lock); + rtw_mesh_gate_del(adapter->mesh_info.mesh_paths, path); + exit_critical_bh(&path->state_lock); + } + } + } + + rtw_rcu_read_unlock(); + return; + } + + if (!mshcfg->dot11MeshForwarding) + return; + + ttl = RTW_PREP_IE_TTL(prep_elem); + if (ttl <= 1) { + mshstats->dropped_frames_ttl++; + return; + } + + rtw_rcu_read_lock(); + path = rtw_mesh_path_lookup(adapter, originator_addr); + if (path) + enter_critical_bh(&path->state_lock); + else + goto fail; + if (!(path->flags & RTW_MESH_PATH_ACTIVE)) { + exit_critical_bh(&path->state_lock); + goto fail; + } + _rtw_memcpy(next_hop, rtw_next_hop_deref_protected(path)->cmn.mac_addr, ETH_ALEN); + exit_critical_bh(&path->state_lock); + --ttl; + flags = RTW_PREP_IE_FLAGS(prep_elem); + lifetime = RTW_PREP_IE_LIFETIME(prep_elem); + hopcount = RTW_PREP_IE_HOPCOUNT(prep_elem) + 1; + target_addr = RTW_PREP_IE_TARGET_ADDR(prep_elem); + target_sn = RTW_PREP_IE_TARGET_SN(prep_elem); + originator_sn = RTW_PREP_IE_ORIG_SN(prep_elem); + + rtw_mesh_path_sel_frame_tx(RTW_MPATH_PREP, flags, originator_addr, originator_sn, 0, + target_addr, target_sn, next_hop, hopcount, + ttl, lifetime, metric, 0, adapter); + rtw_rcu_read_unlock(); + + mshstats->fwded_unicast++; + mshstats->fwded_frames++; + return; + +fail: + rtw_rcu_read_unlock(); + mshstats->dropped_frames_no_route++; +} + +static void rtw_hwmp_perr_frame_process(_adapter *adapter, + struct rtw_ieee80211_hdr_3addr *mgmt, + const u8 *perr_elem) +{ + struct rtw_mesh_cfg *mshcfg = &adapter->mesh_cfg; + struct rtw_mesh_stats *mshstats = &adapter->mesh_info.mshstats; + struct rtw_mesh_path *path; + u8 ttl; + const u8 *ta, *target_addr; + u32 target_sn; + u16 perr_reason_code; + + ta = mgmt->addr2; + ttl = RTW_PERR_IE_TTL(perr_elem); + if (ttl <= 1) { + mshstats->dropped_frames_ttl++; + return; + } + ttl--; + target_addr = RTW_PERR_IE_TARGET_ADDR(perr_elem); + target_sn = RTW_PERR_IE_TARGET_SN(perr_elem); + perr_reason_code = RTW_PERR_IE_TARGET_RCODE(perr_elem); + + RTW_HWMP_DBG("received PERR toward target "MAC_FMT"\n", MAC_ARG(target_addr)); + + rtw_rcu_read_lock(); + path = rtw_mesh_path_lookup(adapter, target_addr); + if (path) { + struct sta_info *sta; + + enter_critical_bh(&path->state_lock); + sta = rtw_next_hop_deref_protected(path); + if (path->flags & RTW_MESH_PATH_ACTIVE && + rtw_ether_addr_equal(ta, sta->cmn.mac_addr) && + !(path->flags & RTW_MESH_PATH_FIXED) && + (!(path->flags & RTW_MESH_PATH_SN_VALID) || + RTW_SN_GT(target_sn, path->sn) || target_sn == 0)) { + path->flags &= ~RTW_MESH_PATH_ACTIVE; + if (target_sn != 0) + path->sn = target_sn; + else + path->sn += 1; + exit_critical_bh(&path->state_lock); + if (!mshcfg->dot11MeshForwarding) + goto endperr; + rtw_mesh_path_error_tx(adapter, ttl, target_addr, + target_sn, perr_reason_code, + bcast_addr); + } else + exit_critical_bh(&path->state_lock); + } +endperr: + rtw_rcu_read_unlock(); +} + +static void rtw_hwmp_rann_frame_process(_adapter *adapter, + struct rtw_ieee80211_hdr_3addr *mgmt, + const struct rtw_ieee80211_rann_ie *rann) +{ + struct sta_info *sta; + struct sta_priv *pstapriv = &adapter->stapriv; + struct rtw_mesh_cfg *mshcfg = &adapter->mesh_cfg; + struct rtw_mesh_stats *mshstats = &adapter->mesh_info.mshstats; + struct rtw_mesh_path *path; + u8 ttl, flags, hopcount; + const u8 *originator_addr; + u32 originator_sn, metric, metric_txsta, interval; + BOOLEAN root_is_gate; + + ttl = rann->rann_ttl; + flags = rann->rann_flags; + root_is_gate = !!(flags & RTW_RANN_FLAG_IS_GATE); + originator_addr = rann->rann_addr; + originator_sn = le32_to_cpu(rann->rann_seq); + interval = le32_to_cpu(rann->rann_interval); + hopcount = rann->rann_hopcount; + hopcount++; + metric = le32_to_cpu(rann->rann_metric); + + /* Ignore our own RANNs */ + if (rtw_ether_addr_equal(originator_addr, adapter_mac_addr(adapter))) + return; + + RTW_HWMP_DBG("received RANN from "MAC_FMT" via neighbour "MAC_FMT" (is_gate=%d)\n", + MAC_ARG(originator_addr), MAC_ARG(mgmt->addr2), root_is_gate); + + rtw_rcu_read_lock(); + sta = rtw_get_stainfo(pstapriv, mgmt->addr2); + if (!sta) { + rtw_rcu_read_unlock(); + return; + } + + metric_txsta = rtw_airtime_link_metric_get(adapter, sta); + + path = rtw_mesh_path_lookup(adapter, originator_addr); + if (!path) { + path = rtw_mesh_path_add(adapter, originator_addr); + if (IS_ERR(path)) { + rtw_rcu_read_unlock(); + mshstats->dropped_frames_no_route++; + return; + } + } + + if (!(RTW_SN_LT(path->sn, originator_sn)) && + !(path->sn == originator_sn && metric < path->rann_metric)) { + rtw_rcu_read_unlock(); + return; + } + + if ((!(path->flags & (RTW_MESH_PATH_ACTIVE | RTW_MESH_PATH_RESOLVING)) || + (rtw_time_after(rtw_get_current_time(), path->last_preq_to_root + + rtw_root_path_confirmation_jiffies(adapter)) || + rtw_time_before(rtw_get_current_time(), path->last_preq_to_root))) && + !(path->flags & RTW_MESH_PATH_FIXED) && (ttl != 0)) { + u8 preq_node_flag = RTW_PREQ_Q_F_START | RTW_PREQ_Q_F_REFRESH; + + RTW_HWMP_DBG("time to refresh root path "MAC_FMT"\n", + MAC_ARG(originator_addr)); +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + if (RTW_SN_LT(path->sn, originator_sn) && + (path->rann_metric + mshcfg->sane_metric_delta < metric) && + _rtw_memcmp(bcast_addr, path->rann_snd_addr, ETH_ALEN) == _FALSE) { + RTW_HWMP_DBG("Trigger additional check for root " + "confirm PREQ. rann_snd_addr = "MAC_FMT + "add_chk_rann_snd_addr= "MAC_FMT"\n", + MAC_ARG(mgmt->addr2), + MAC_ARG(path->rann_snd_addr)); + _rtw_memcpy(path->add_chk_rann_snd_addr, + path->rann_snd_addr, ETH_ALEN); + preq_node_flag |= RTW_PREQ_Q_F_CHK; + + } +#endif + rtw_mesh_queue_preq(path, preq_node_flag); + path->last_preq_to_root = rtw_get_current_time(); + } + + path->sn = originator_sn; + path->rann_metric = metric + metric_txsta; + path->is_root = _TRUE; + /* Recording RANNs sender address to send individually + * addressed PREQs destined for root mesh STA */ + _rtw_memcpy(path->rann_snd_addr, mgmt->addr2, ETH_ALEN); + + if (root_is_gate) { + path->gate_ann_int = interval; + path->gate_asked = false; + rtw_mesh_path_add_gate(path); + } else if (path->is_gate) { + enter_critical_bh(&path->state_lock); + rtw_mesh_gate_del(adapter->mesh_info.mesh_paths, path); + exit_critical_bh(&path->state_lock); + } + + if (ttl <= 1) { + mshstats->dropped_frames_ttl++; + rtw_rcu_read_unlock(); + return; + } + ttl--; + + if (mshcfg->dot11MeshForwarding) { + rtw_mesh_path_sel_frame_tx(RTW_MPATH_RANN, flags, originator_addr, + originator_sn, 0, NULL, 0, bcast_addr, + hopcount, ttl, interval, + metric + metric_txsta, 0, adapter); + } + + rtw_rcu_read_unlock(); +} + +static u32 rtw_hwmp_route_info_get(_adapter *adapter, + struct rtw_ieee80211_hdr_3addr *mgmt, + const u8 *hwmp_ie, enum rtw_mpath_frame_type action) +{ + struct rtw_mesh_path *path; + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *sta; + BOOLEAN fresh_info; + const u8 *originator_addr, *ta; + u32 originator_sn, originator_metric; + unsigned long originator_lifetime, exp_time; + u32 last_hop_metric, new_metric; + BOOLEAN process = _TRUE; + + rtw_rcu_read_lock(); + sta = rtw_get_stainfo(pstapriv, mgmt->addr2); + if (!sta) { + rtw_rcu_read_unlock(); + return 0; + } + + last_hop_metric = rtw_airtime_link_metric_get(adapter, sta); + /* Update and check originator routing info */ + fresh_info = _TRUE; + + switch (action) { + case RTW_MPATH_PREQ: + originator_addr = RTW_PREQ_IE_ORIG_ADDR(hwmp_ie); + originator_sn = RTW_PREQ_IE_ORIG_SN(hwmp_ie); + originator_lifetime = RTW_PREQ_IE_LIFETIME(hwmp_ie); + originator_metric = RTW_PREQ_IE_METRIC(hwmp_ie); + break; + case RTW_MPATH_PREP: + /* Note: For coding, the naming is not consist with spec */ + originator_addr = RTW_PREP_IE_TARGET_ADDR(hwmp_ie); + originator_sn = RTW_PREP_IE_TARGET_SN(hwmp_ie); + originator_lifetime = RTW_PREP_IE_LIFETIME(hwmp_ie); + originator_metric = RTW_PREP_IE_METRIC(hwmp_ie); + break; + default: + rtw_rcu_read_unlock(); + return 0; + } + new_metric = originator_metric + last_hop_metric; + if (new_metric < originator_metric) + new_metric = RTW_MAX_METRIC; + exp_time = RTW_TU_TO_EXP_TIME(originator_lifetime); + + if (rtw_ether_addr_equal(originator_addr, adapter_mac_addr(adapter))) { + process = _FALSE; + fresh_info = _FALSE; + } else { + path = rtw_mesh_path_lookup(adapter, originator_addr); + if (path) { + enter_critical_bh(&path->state_lock); + if (path->flags & RTW_MESH_PATH_FIXED) + fresh_info = _FALSE; + else if ((path->flags & RTW_MESH_PATH_ACTIVE) && + (path->flags & RTW_MESH_PATH_SN_VALID)) { + if (RTW_SN_GT(path->sn, originator_sn) || + (path->sn == originator_sn && + new_metric >= path->metric)) { + process = _FALSE; + fresh_info = _FALSE; + } + } else if (!(path->flags & RTW_MESH_PATH_ACTIVE)) { + BOOLEAN have_sn, newer_sn, bounced; + + have_sn = path->flags & RTW_MESH_PATH_SN_VALID; + newer_sn = have_sn && RTW_SN_GT(originator_sn, path->sn); + bounced = have_sn && + (RTW_SN_DELTA(originator_sn, path->sn) > + RTW_MAX_SANE_SN_DELTA); + + if (!have_sn || newer_sn) { + } else if (bounced) { + } else { + process = _FALSE; + fresh_info = _FALSE; + } + } + } else { + path = rtw_mesh_path_add(adapter, originator_addr); + if (IS_ERR(path)) { + rtw_rcu_read_unlock(); + return 0; + } + enter_critical_bh(&path->state_lock); + } + + if (fresh_info) { + rtw_mesh_path_assign_nexthop(path, sta); + path->flags |= RTW_MESH_PATH_SN_VALID; + path->metric = new_metric; + path->sn = originator_sn; + path->exp_time = rtw_time_after(path->exp_time, exp_time) + ? path->exp_time : exp_time; + rtw_mesh_path_activate(path); +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + if (path->is_root && (action == RTW_MPATH_PREP)) { + _rtw_memcpy(path->rann_snd_addr, + mgmt->addr2, ETH_ALEN); + path->rann_metric = new_metric; + } +#endif + exit_critical_bh(&path->state_lock); + rtw_mesh_path_tx_pending(path); + } else + exit_critical_bh(&path->state_lock); + } + + /* Update and check transmitter routing info */ + ta = mgmt->addr2; + if (rtw_ether_addr_equal(originator_addr, ta)) + fresh_info = _FALSE; + else { + fresh_info = _TRUE; + + path = rtw_mesh_path_lookup(adapter, ta); + if (path) { + enter_critical_bh(&path->state_lock); + if ((path->flags & RTW_MESH_PATH_FIXED) || + ((path->flags & RTW_MESH_PATH_ACTIVE) && + (last_hop_metric > path->metric))) + fresh_info = _FALSE; + } else { + path = rtw_mesh_path_add(adapter, ta); + if (IS_ERR(path)) { + rtw_rcu_read_unlock(); + return 0; + } + enter_critical_bh(&path->state_lock); + } + + if (fresh_info) { + rtw_mesh_path_assign_nexthop(path, sta); + path->metric = last_hop_metric; + path->exp_time = rtw_time_after(path->exp_time, exp_time) + ? path->exp_time : exp_time; + rtw_mesh_path_activate(path); + exit_critical_bh(&path->state_lock); + rtw_mesh_path_tx_pending(path); + } else + exit_critical_bh(&path->state_lock); + } + + rtw_rcu_read_unlock(); + + return process ? new_metric : 0; +} + +static void rtw_mesh_rx_hwmp_frame_cnts(_adapter *adapter, u8 *addr) +{ + struct sta_info *sta; + + sta = rtw_get_stainfo(&adapter->stapriv, addr); + if (sta) + sta->sta_stats.rx_hwmp_pkts++; +} + +void rtw_mesh_rx_path_sel_frame(_adapter *adapter, union recv_frame *rframe) +{ + struct mesh_plink_ent *plink = NULL; + struct rtw_ieee802_11_elems elems; + u32 path_metric; + struct rx_pkt_attrib *attrib = &rframe->u.hdr.attrib; + u8 *pframe = rframe->u.hdr.rx_data, *start; + uint frame_len = rframe->u.hdr.len, left; + struct rtw_ieee80211_hdr_3addr *frame_hdr = (struct rtw_ieee80211_hdr_3addr *)pframe; + u8 *frame_body = (u8 *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + ParseRes parse_res; + + plink = rtw_mesh_plink_get(adapter, get_addr2_ptr(pframe)); + if (!plink || plink->plink_state != RTW_MESH_PLINK_ESTAB) + return; + + rtw_mesh_rx_hwmp_frame_cnts(adapter, get_addr2_ptr(pframe)); + + /* Mesh action frame IE offset = 2 */ + attrib->hdrlen = sizeof(struct rtw_ieee80211_hdr_3addr); + left = frame_len - attrib->hdrlen - attrib->iv_len - attrib->icv_len - 2; + start = pframe + attrib->hdrlen + 2; + + parse_res = rtw_ieee802_11_parse_elems(start, left, &elems, 1); + if (parse_res == ParseFailed) + RTW_HWMP_INFO(FUNC_ADPT_FMT" Path Select Frame ParseFailed\n" + , FUNC_ADPT_ARG(adapter)); + else if (parse_res == ParseUnknown) + RTW_HWMP_INFO(FUNC_ADPT_FMT" Path Select Frame ParseUnknown\n" + , FUNC_ADPT_ARG(adapter)); + + if (elems.preq) { + if (elems.preq_len != 37) + /* Right now we support just 1 destination and no AE */ + return; + path_metric = rtw_hwmp_route_info_get(adapter, frame_hdr, elems.preq, + MPATH_PREQ); + if (path_metric) + rtw_hwmp_preq_frame_process(adapter, frame_hdr, elems.preq, + path_metric); + } + if (elems.prep) { + if (elems.prep_len != 31) + /* Right now we support no AE */ + return; + path_metric = rtw_hwmp_route_info_get(adapter, frame_hdr, elems.prep, + MPATH_PREP); + if (path_metric) + rtw_hwmp_prep_frame_process(adapter, frame_hdr, elems.prep, + path_metric); + } + if (elems.perr) { + if (elems.perr_len != 15) + /* Right now we support only one destination per PERR */ + return; + rtw_hwmp_perr_frame_process(adapter, frame_hdr, elems.perr); + } + if (elems.rann) + rtw_hwmp_rann_frame_process(adapter, frame_hdr, (struct rtw_ieee80211_rann_ie *)elems.rann); +} + +void rtw_mesh_queue_preq(struct rtw_mesh_path *path, u8 flags) +{ + _adapter *adapter = path->adapter; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mesh_preq_queue *preq_node; + + preq_node = rtw_malloc(sizeof(struct rtw_mesh_preq_queue)); + if (!preq_node) { + RTW_HWMP_INFO("could not allocate PREQ node\n"); + return; + } + + enter_critical_bh(&minfo->mesh_preq_queue_lock); + if (minfo->preq_queue_len == RTW_MAX_PREQ_QUEUE_LEN) { + exit_critical_bh(&minfo->mesh_preq_queue_lock); + rtw_mfree(preq_node, sizeof(struct rtw_mesh_preq_queue)); + if (rtw_print_ratelimit()) + RTW_HWMP_INFO("PREQ node queue full\n"); + return; + } + + _rtw_spinlock(&path->state_lock); + if (path->flags & RTW_MESH_PATH_REQ_QUEUED) { + _rtw_spinunlock(&path->state_lock); + exit_critical_bh(&minfo->mesh_preq_queue_lock); + rtw_mfree(preq_node, sizeof(struct rtw_mesh_preq_queue)); + return; + } + + _rtw_memcpy(preq_node->dst, path->dst, ETH_ALEN); + preq_node->flags = flags; + + path->flags |= RTW_MESH_PATH_REQ_QUEUED; +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + if (flags & RTW_PREQ_Q_F_CHK) + path->flags |= RTW_MESH_PATH_ROOT_ADD_CHK; +#endif + if (flags & RTW_PREQ_Q_F_PEER_AKA) + path->flags |= RTW_MESH_PATH_PEER_AKA; + if (flags & RTW_PREQ_Q_F_BCAST_PREQ) + path->flags |= RTW_MESH_PATH_BCAST_PREQ; + _rtw_spinunlock(&path->state_lock); + + rtw_list_insert_tail(&preq_node->list, &minfo->preq_queue.list); + ++minfo->preq_queue_len; + exit_critical_bh(&minfo->mesh_preq_queue_lock); + + if (rtw_time_after(rtw_get_current_time(), minfo->last_preq + rtw_min_preq_int_jiff(adapter))) + rtw_mesh_work(&adapter->mesh_work); + + else if (rtw_time_before(rtw_get_current_time(), minfo->last_preq)) { + /* systime wrapped around issue */ + minfo->last_preq = rtw_get_current_time() - rtw_min_preq_int_jiff(adapter) - 1; + rtw_mesh_work(&adapter->mesh_work); + } else + rtw_mod_timer(&adapter->mesh_path_timer, minfo->last_preq + + rtw_min_preq_int_jiff(adapter) + 1); +} + +static const u8 *rtw_hwmp_preq_da(struct rtw_mesh_path *path, + BOOLEAN is_root_add_chk, BOOLEAN da_is_peer, + BOOLEAN force_preq_bcast) +{ + const u8 *da; + + if (da_is_peer) + da = path->dst; + else if (force_preq_bcast) + da = bcast_addr; + else if (path->is_root) +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + da = is_root_add_chk ? path->add_chk_rann_snd_addr: + path->rann_snd_addr; +#else + da = path->rann_snd_addr; +#endif + else + da = bcast_addr; + + return da; +} + +void rtw_mesh_path_start_discovery(_adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mesh_cfg *mshcfg = &adapter->mesh_cfg; + struct rtw_mesh_preq_queue *preq_node; + struct rtw_mesh_path *path; + u8 ttl, target_flags = 0; + const u8 *da; + u32 lifetime; + u8 flags = 0; + BOOLEAN is_root_add_chk = _FALSE; + BOOLEAN da_is_peer, force_preq_bcast; + + enter_critical_bh(&minfo->mesh_preq_queue_lock); + if (!minfo->preq_queue_len || + rtw_time_before(rtw_get_current_time(), minfo->last_preq + + rtw_min_preq_int_jiff(adapter))) { + exit_critical_bh(&minfo->mesh_preq_queue_lock); + return; + } + + preq_node = rtw_list_first_entry(&minfo->preq_queue.list, + struct rtw_mesh_preq_queue, list); + rtw_list_delete(&preq_node->list); /* list_del_init(&preq_node->list); */ + --minfo->preq_queue_len; + exit_critical_bh(&minfo->mesh_preq_queue_lock); + + rtw_rcu_read_lock(); + path = rtw_mesh_path_lookup(adapter, preq_node->dst); + if (!path) + goto enddiscovery; + + enter_critical_bh(&path->state_lock); + if (path->flags & (RTW_MESH_PATH_DELETED | RTW_MESH_PATH_FIXED)) { + exit_critical_bh(&path->state_lock); + goto enddiscovery; + } + path->flags &= ~RTW_MESH_PATH_REQ_QUEUED; + if (preq_node->flags & RTW_PREQ_Q_F_START) { + if (path->flags & RTW_MESH_PATH_RESOLVING) { + exit_critical_bh(&path->state_lock); + goto enddiscovery; + } else { + path->flags &= ~RTW_MESH_PATH_RESOLVED; + path->flags |= RTW_MESH_PATH_RESOLVING; + path->discovery_retries = 0; + path->discovery_timeout = rtw_disc_timeout_jiff(adapter); + } + } else if (!(path->flags & RTW_MESH_PATH_RESOLVING) || + path->flags & RTW_MESH_PATH_RESOLVED) { + path->flags &= ~RTW_MESH_PATH_RESOLVING; + exit_critical_bh(&path->state_lock); + goto enddiscovery; + } + + minfo->last_preq = rtw_get_current_time(); + + if (rtw_time_after(rtw_get_current_time(), minfo->last_sn_update + + rtw_net_traversal_jiffies(adapter)) || + rtw_time_before(rtw_get_current_time(), minfo->last_sn_update)) { + ++minfo->sn; + minfo->last_sn_update = rtw_get_current_time(); + } + lifetime = rtw_default_lifetime(adapter); + ttl = mshcfg->element_ttl; + if (ttl == 0) { + minfo->mshstats.dropped_frames_ttl++; + exit_critical_bh(&path->state_lock); + goto enddiscovery; + } + + if (preq_node->flags & RTW_PREQ_Q_F_REFRESH) + target_flags |= RTW_IEEE80211_PREQ_TO_FLAG; + else + target_flags &= ~RTW_IEEE80211_PREQ_TO_FLAG; + +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + is_root_add_chk = !!(path->flags & RTW_MESH_PATH_ROOT_ADD_CHK); +#endif + da_is_peer = !!(path->flags & RTW_MESH_PATH_PEER_AKA); + force_preq_bcast = !!(path->flags & RTW_MESH_PATH_BCAST_PREQ); + exit_critical_bh(&path->state_lock); + + da = rtw_hwmp_preq_da(path, is_root_add_chk, + da_is_peer, force_preq_bcast); + +#ifdef CONFIG_RTW_MESH_ON_DMD_GANN + flags = (mshcfg->dot11MeshGateAnnouncementProtocol) + ? RTW_IEEE80211_PREQ_IS_GATE_FLAG : 0; +#endif + rtw_mesh_path_sel_frame_tx(RTW_MPATH_PREQ, flags, adapter_mac_addr(adapter), minfo->sn, + target_flags, path->dst, path->sn, da, 0, + ttl, lifetime, 0, minfo->preq_id++, adapter); + rtw_mod_timer(&path->timer, rtw_get_current_time() + path->discovery_timeout); + +enddiscovery: + rtw_rcu_read_unlock(); + rtw_mfree(preq_node, sizeof(struct rtw_mesh_preq_queue)); +} + +void rtw_mesh_path_timer(void *ctx) +{ + struct rtw_mesh_path *path = (void *) ctx; + _adapter *adapter = path->adapter; + int ret; + u8 retry = 0; +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + struct rtw_mesh_cfg *mshcfg = &adapter->mesh_cfg; +#endif + /* TBD: Proctect for suspend */ +#if 0 + if (suspending) + return; +#endif + enter_critical_bh(&path->state_lock); + if (path->flags & RTW_MESH_PATH_RESOLVED || + (!(path->flags & RTW_MESH_PATH_RESOLVING))) { + path->flags &= ~(RTW_MESH_PATH_RESOLVING | + RTW_MESH_PATH_RESOLVED | + RTW_MESH_PATH_ROOT_ADD_CHK | + RTW_MESH_PATH_PEER_AKA | + RTW_MESH_PATH_BCAST_PREQ); + exit_critical_bh(&path->state_lock); + } else if (path->discovery_retries < rtw_max_preq_retries(adapter)) { + ++path->discovery_retries; + path->discovery_timeout *= 2; + path->flags &= ~RTW_MESH_PATH_REQ_QUEUED; +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + if (path->discovery_retries > mshcfg->max_root_add_chk_cnt) + path->flags &= ~RTW_MESH_PATH_ROOT_ADD_CHK; +#endif + if (path->gate_asked) + retry |= RTW_PREQ_Q_F_REFRESH; + + exit_critical_bh(&path->state_lock); + rtw_mesh_queue_preq(path, retry); + } else { + path->flags &= ~(RTW_MESH_PATH_RESOLVING | + RTW_MESH_PATH_RESOLVED | + RTW_MESH_PATH_REQ_QUEUED | + RTW_MESH_PATH_ROOT_ADD_CHK | + RTW_MESH_PATH_PEER_AKA | + RTW_MESH_PATH_BCAST_PREQ); + path->exp_time = rtw_get_current_time(); + exit_critical_bh(&path->state_lock); + if (!path->is_gate && rtw_mesh_gate_num(adapter) > 0) { + ret = rtw_mesh_path_send_to_gates(path); + if (ret) + RTW_HWMP_DBG("no gate was reachable\n"); + } else + rtw_mesh_path_flush_pending(path); + } +} + + +void rtw_mesh_path_tx_root_frame(_adapter *adapter) +{ + struct rtw_mesh_cfg *mshcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + u32 interval = mshcfg->dot11MeshHWMPRannInterval; + u8 flags, target_flags = 0; + + flags = (mshcfg->dot11MeshGateAnnouncementProtocol) + ? RTW_RANN_FLAG_IS_GATE : 0; + + switch (mshcfg->dot11MeshHWMPRootMode) { + case RTW_IEEE80211_PROACTIVE_RANN: + rtw_mesh_path_sel_frame_tx(RTW_MPATH_RANN, flags, adapter_mac_addr(adapter), + ++minfo->sn, 0, NULL, 0, bcast_addr, + 0, mshcfg->element_ttl, + interval, 0, 0, adapter); + break; + case RTW_IEEE80211_PROACTIVE_PREQ_WITH_PREP: + flags |= RTW_IEEE80211_PREQ_PROACTIVE_PREP_FLAG; + case RTW_IEEE80211_PROACTIVE_PREQ_NO_PREP: + interval = mshcfg->dot11MeshHWMPactivePathToRootTimeout; + target_flags |= RTW_IEEE80211_PREQ_TO_FLAG | + RTW_IEEE80211_PREQ_USN_FLAG; + rtw_mesh_path_sel_frame_tx(RTW_MPATH_PREQ, flags, adapter_mac_addr(adapter), + ++minfo->sn, target_flags, + (u8 *) bcast_addr, 0, bcast_addr, + 0, mshcfg->element_ttl, interval, + 0, minfo->preq_id++, adapter); + break; + default: + RTW_HWMP_INFO("Proactive mechanism not supported\n"); + return; + } +} + +void rtw_mesh_work(_workitem *work) +{ + /* use kernel global workqueue */ + _set_workitem(work); +} + +void rtw_ieee80211_mesh_path_timer(void *ctx) +{ + _adapter *adapter = (_adapter *)ctx; + rtw_mesh_work(&adapter->mesh_work); +} + +void rtw_ieee80211_mesh_path_root_timer(void *ctx) +{ + _adapter *adapter = (_adapter *)ctx; + + rtw_set_bit(RTW_MESH_WORK_ROOT, &adapter->wrkq_flags); + + rtw_mesh_work(&adapter->mesh_work); +} + +static void rtw_ieee80211_mesh_rootpath(_adapter *adapter) +{ + u32 interval; + + rtw_mesh_path_tx_root_frame(adapter); + + if (adapter->mesh_cfg.dot11MeshHWMPRootMode == RTW_IEEE80211_PROACTIVE_RANN) + interval = adapter->mesh_cfg.dot11MeshHWMPRannInterval; + else + interval = adapter->mesh_cfg.dot11MeshHWMProotInterval; + + rtw_mod_timer(&adapter->mesh_path_root_timer, + RTW_TU_TO_EXP_TIME(interval)); +} + +BOOLEAN rtw_ieee80211_mesh_root_setup(_adapter *adapter) +{ + BOOLEAN root_enabled = _FALSE; + + if (adapter->mesh_cfg.dot11MeshHWMPRootMode > RTW_IEEE80211_ROOTMODE_ROOT) { + rtw_set_bit(RTW_MESH_WORK_ROOT, &adapter->wrkq_flags); + root_enabled = _TRUE; + } + else { + rtw_clear_bit(RTW_MESH_WORK_ROOT, &adapter->wrkq_flags); + /* stop running timer */ + _cancel_timer_ex(&adapter->mesh_path_root_timer); + root_enabled = _FALSE; + } + + return root_enabled; +} + +void rtw_mesh_work_hdl(_workitem *work) +{ + _adapter *adapter = container_of(work, _adapter, mesh_work); + + while(adapter->mesh_info.preq_queue_len) { + if (rtw_time_after(rtw_get_current_time(), + adapter->mesh_info.last_preq + rtw_min_preq_int_jiff(adapter))) + /* It will consume preq_queue_len */ + rtw_mesh_path_start_discovery(adapter); + else { + struct rtw_mesh_info *minfo = &adapter->mesh_info; + + rtw_mod_timer(&adapter->mesh_path_timer, + minfo->last_preq + rtw_min_preq_int_jiff(adapter) + 1); + break; + } + } + + if (rtw_test_and_clear_bit(RTW_MESH_WORK_ROOT, &adapter->wrkq_flags)) + rtw_ieee80211_mesh_rootpath(adapter); +} + +#ifndef RTW_PER_CMD_SUPPORT_FW +static void rtw_update_metric_directly(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + u8 i; + + for (i = 0; i < macid_ctl->num; i++) { + u8 role; + role = GET_H2CCMD_MSRRPT_PARM_ROLE(&macid_ctl->h2c_msr[i]); + if (role == H2C_MSR_ROLE_MESH) { + struct sta_info *sta = macid_ctl->sta[i]; + u8 rate_idx, sgi, bw; + u32 rate; + + if (!sta) + continue; + rate_idx = rtw_get_current_tx_rate(adapter, sta); + sgi = rtw_get_current_tx_sgi(adapter, sta); + bw = sta->cmn.bw_mode; + rate = rtw_desc_rate_to_bitrate(bw, rate_idx, sgi); + sta->metrics.data_rate = rate; + } + } +} +#endif + +void rtw_mesh_atlm_param_req_timer(void *ctx) +{ + _adapter *adapter = (_adapter *)ctx; + u8 ret = _FAIL; + +#ifdef RTW_PER_CMD_SUPPORT_FW + ret = rtw_req_per_cmd(adapter); + if (ret == _FAIL) + RTW_HWMP_INFO("rtw_req_per_cmd fail\n"); +#else + rtw_update_metric_directly(adapter); +#endif + _set_timer(&adapter->mesh_atlm_param_req_timer, RTW_ATLM_REQ_CYCLE); +} + +#endif /* CONFIG_RTW_MESH */ + diff --git a/core/mesh/rtw_mesh_hwmp.h b/core/mesh/rtw_mesh_hwmp.h new file mode 100644 index 0000000..9433417 --- /dev/null +++ b/core/mesh/rtw_mesh_hwmp.h @@ -0,0 +1,60 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_MESH_HWMP_H_ +#define __RTW_MESH_HWMP_H_ + +#ifndef DBG_RTW_HWMP +#define DBG_RTW_HWMP 0 +#endif +#if DBG_RTW_HWMP +#define RTW_HWMP_DBG(fmt, arg...) RTW_PRINT(fmt, ##arg) +#else +#define RTW_HWMP_DBG(fmt, arg...) RTW_DBG(fmt, ##arg) +#endif + +#ifndef INFO_RTW_HWMP +#define INFO_RTW_HWMP 0 +#endif +#if INFO_RTW_HWMP +#define RTW_HWMP_INFO(fmt, arg...) RTW_PRINT(fmt, ##arg) +#else +#define RTW_HWMP_INFO(fmt, arg...) RTW_INFO(fmt, ##arg) +#endif + + +void rtw_ewma_err_rate_init(struct rtw_ewma_err_rate *e); +unsigned long rtw_ewma_err_rate_read(struct rtw_ewma_err_rate *e); +void rtw_ewma_err_rate_add(struct rtw_ewma_err_rate *e, unsigned long val); +int rtw_mesh_path_error_tx(_adapter *adapter, + u8 ttl, const u8 *target, u32 target_sn, + u16 target_rcode, const u8 *ra); +void rtw_ieee80211s_update_metric(_adapter *adapter, u8 mac_id, + u8 per, u8 rate, + u8 bw, u8 total_pkt); +void rtw_mesh_rx_path_sel_frame(_adapter *adapter, union recv_frame *rframe); +void rtw_mesh_queue_preq(struct rtw_mesh_path *mpath, u8 flags); +void rtw_mesh_path_start_discovery(_adapter *adapter); +void rtw_mesh_path_timer(void *ctx); +void rtw_mesh_path_tx_root_frame(_adapter *adapter); +void rtw_mesh_work_hdl(_workitem *work); +void rtw_ieee80211_mesh_path_timer(void *ctx); +void rtw_ieee80211_mesh_path_root_timer(void *ctx); +BOOLEAN rtw_ieee80211_mesh_root_setup(_adapter *adapter); +void rtw_mesh_work(_workitem *work); +void rtw_mesh_atlm_param_req_timer(void *ctx); + +#endif /* __RTW_MESH_HWMP_H_ */ + + diff --git a/core/mesh/rtw_mesh_pathtbl.c b/core/mesh/rtw_mesh_pathtbl.c new file mode 100644 index 0000000..b74b567 --- /dev/null +++ b/core/mesh/rtw_mesh_pathtbl.c @@ -0,0 +1,1242 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_MESH_PATHTBL_C_ + +#ifdef CONFIG_RTW_MESH +#include +#include + +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +static void rtw_mpath_free_rcu(struct rtw_mesh_path *mpath) +{ + kfree_rcu(mpath, rcu); + rtw_mstat_update(MSTAT_TYPE_PHY, MSTAT_FREE, sizeof(struct rtw_mesh_path)); +} +#else +static void rtw_mpath_free_rcu_callback(rtw_rcu_head *head) +{ + struct rtw_mesh_path *mpath; + + mpath = container_of(head, struct rtw_mesh_path, rcu); + rtw_mfree(mpath, sizeof(struct rtw_mesh_path)); +} + +static void rtw_mpath_free_rcu(struct rtw_mesh_path *mpath) +{ + call_rcu(&mpath->rcu, rtw_mpath_free_rcu_callback); +} +#endif +#endif /* PLATFORM_LINUX */ + +static void rtw_mesh_path_free_rcu(struct rtw_mesh_table *tbl, struct rtw_mesh_path *mpath); + +static u32 rtw_mesh_table_hash(const void *addr, u32 len, u32 seed) +{ + /* Use last four bytes of hw addr as hash index */ + return jhash_1word(*(u32 *)(addr+2), seed); +} + +static const rtw_rhashtable_params rtw_mesh_rht_params = { + .nelem_hint = 2, + .automatic_shrinking = true, + .key_len = ETH_ALEN, + .key_offset = offsetof(struct rtw_mesh_path, dst), + .head_offset = offsetof(struct rtw_mesh_path, rhash), + .hashfn = rtw_mesh_table_hash, +}; + +static inline bool rtw_mpath_expired(struct rtw_mesh_path *mpath) +{ + return (mpath->flags & RTW_MESH_PATH_ACTIVE) && + rtw_time_after(rtw_get_current_time(), mpath->exp_time) && + !(mpath->flags & RTW_MESH_PATH_FIXED); +} + +static void rtw_mesh_path_rht_free(void *ptr, void *tblptr) +{ + struct rtw_mesh_path *mpath = ptr; + struct rtw_mesh_table *tbl = tblptr; + + rtw_mesh_path_free_rcu(tbl, mpath); +} + +static struct rtw_mesh_table *rtw_mesh_table_alloc(void) +{ + struct rtw_mesh_table *newtbl; + + newtbl = rtw_malloc(sizeof(struct rtw_mesh_table)); + if (!newtbl) + return NULL; + + rtw_hlist_head_init(&newtbl->known_gates); + ATOMIC_SET(&newtbl->entries, 0); + _rtw_spinlock_init(&newtbl->gates_lock); + + return newtbl; +} + +static void rtw_mesh_table_free(struct rtw_mesh_table *tbl) +{ + rtw_rhashtable_free_and_destroy(&tbl->rhead, + rtw_mesh_path_rht_free, tbl); + rtw_mfree(tbl, sizeof(struct rtw_mesh_table)); +} + +/** + * + * rtw_mesh_path_assign_nexthop - update mesh path next hop + * + * @mpath: mesh path to update + * @sta: next hop to assign + * + * Locking: mpath->state_lock must be held when calling this function + */ +void rtw_mesh_path_assign_nexthop(struct rtw_mesh_path *mpath, struct sta_info *sta) +{ + struct xmit_frame *xframe; + _list *list, *head; + + rtw_rcu_assign_pointer(mpath->next_hop, sta); + + enter_critical_bh(&mpath->frame_queue.lock); + head = &mpath->frame_queue.queue; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + xframe = LIST_CONTAINOR(list, struct xmit_frame, list); + list = get_next(list); + _rtw_memcpy(xframe->attrib.ra, sta->cmn.mac_addr, ETH_ALEN); + } + + exit_critical_bh(&mpath->frame_queue.lock); +} + +static void rtw_prepare_for_gate(struct xmit_frame *xframe, char *dst_addr, + struct rtw_mesh_path *gate_mpath) +{ + struct pkt_attrib *attrib = &xframe->attrib; + char *next_hop; + + if (attrib->mesh_frame_mode == MESH_UCAST_DATA) + attrib->mesh_frame_mode = MESH_UCAST_PX_DATA; + + /* update next hop */ + rtw_rcu_read_lock(); + next_hop = rtw_rcu_dereference(gate_mpath->next_hop)->cmn.mac_addr; + _rtw_memcpy(attrib->ra, next_hop, ETH_ALEN); + rtw_rcu_read_unlock(); + _rtw_memcpy(attrib->mda, dst_addr, ETH_ALEN); +} + +/** + * + * rtw_mesh_path_move_to_queue - Move or copy frames from one mpath queue to another + * + * This function is used to transfer or copy frames from an unresolved mpath to + * a gate mpath. The function also adds the Address Extension field and + * updates the next hop. + * + * If a frame already has an Address Extension field, only the next hop and + * destination addresses are updated. + * + * The gate mpath must be an active mpath with a valid mpath->next_hop. + * + * @mpath: An active mpath the frames will be sent to (i.e. the gate) + * @from_mpath: The failed mpath + * @copy: When true, copy all the frames to the new mpath queue. When false, + * move them. + */ +static void rtw_mesh_path_move_to_queue(struct rtw_mesh_path *gate_mpath, + struct rtw_mesh_path *from_mpath, + bool copy) +{ + struct xmit_frame *fskb; + _list *list, *head; + _list failq; + u32 failq_len; + _irqL flags; + + if (rtw_warn_on(gate_mpath == from_mpath)) + return; + if (rtw_warn_on(!gate_mpath->next_hop)) + return; + + _rtw_init_listhead(&failq); + + _enter_critical_bh(&from_mpath->frame_queue.lock, &flags); + rtw_list_splice_init(&from_mpath->frame_queue.queue, &failq); + failq_len = from_mpath->frame_queue_len; + from_mpath->frame_queue_len = 0; + _exit_critical_bh(&from_mpath->frame_queue.lock, &flags); + + head = &failq; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + if (gate_mpath->frame_queue_len >= RTW_MESH_FRAME_QUEUE_LEN) { + RTW_MPATH_DBG(FUNC_ADPT_FMT" mpath queue for gate %pM is full!\n" + , FUNC_ADPT_ARG(gate_mpath->adapter), gate_mpath->dst); + break; + } + + fskb = LIST_CONTAINOR(list, struct xmit_frame, list); + list = get_next(list); + + rtw_list_delete(&fskb->list); + failq_len--; + rtw_prepare_for_gate(fskb, gate_mpath->dst, gate_mpath); + _enter_critical_bh(&gate_mpath->frame_queue.lock, &flags); + rtw_list_insert_tail(&fskb->list, get_list_head(&gate_mpath->frame_queue)); + gate_mpath->frame_queue_len++; + _exit_critical_bh(&gate_mpath->frame_queue.lock, &flags); + + #if 0 /* TODO: copy */ + skb = rtw_skb_copy(fskb); + if (rtw_warn_on(!skb)) + break; + + rtw_prepare_for_gate(skb, gate_mpath->dst, gate_mpath); + skb_queue_tail(&gate_mpath->frame_queue, skb); + + if (copy) + continue; + + __skb_unlink(fskb, &failq); + rtw_skb_free(fskb); + #endif + } + + RTW_MPATH_DBG(FUNC_ADPT_FMT" mpath queue for gate %pM has %d frames\n" + , FUNC_ADPT_ARG(gate_mpath->adapter), gate_mpath->dst, gate_mpath->frame_queue_len); + + if (!copy) + return; + + _enter_critical_bh(&from_mpath->frame_queue.lock, &flags); + rtw_list_splice(&failq, &from_mpath->frame_queue.queue); + from_mpath->frame_queue_len += failq_len; + _exit_critical_bh(&from_mpath->frame_queue.lock, &flags); +} + + +static struct rtw_mesh_path *rtw_mpath_lookup(struct rtw_mesh_table *tbl, const u8 *dst) +{ + struct rtw_mesh_path *mpath; + + if (!tbl) + return NULL; + + mpath = rtw_rhashtable_lookup_fast(&tbl->rhead, dst, rtw_mesh_rht_params); + + if (mpath && rtw_mpath_expired(mpath)) { + enter_critical_bh(&mpath->state_lock); + mpath->flags &= ~RTW_MESH_PATH_ACTIVE; + exit_critical_bh(&mpath->state_lock); + } + return mpath; +} + +/** + * rtw_mesh_path_lookup - look up a path in the mesh path table + * @sdata: local subif + * @dst: hardware address (ETH_ALEN length) of destination + * + * Returns: pointer to the mesh path structure, or NULL if not found + * + * Locking: must be called within a read rcu section. + */ +struct rtw_mesh_path * +rtw_mesh_path_lookup(_adapter *adapter, const u8 *dst) +{ + return rtw_mpath_lookup(adapter->mesh_info.mesh_paths, dst); +} + +struct rtw_mesh_path * +rtw_mpp_path_lookup(_adapter *adapter, const u8 *dst) +{ + return rtw_mpath_lookup(adapter->mesh_info.mpp_paths, dst); +} + +static struct rtw_mesh_path * +__rtw_mesh_path_lookup_by_idx(struct rtw_mesh_table *tbl, int idx) +{ + int i = 0, ret; + struct rtw_mesh_path *mpath = NULL; + rtw_rhashtable_iter iter; + + if (!tbl) + return NULL; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return NULL; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto err; + + while ((mpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(mpath) && PTR_ERR(mpath) == -EAGAIN) + continue; + if (IS_ERR(mpath)) + break; + if (i++ == idx) + break; + } +err: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); + + if (IS_ERR(mpath) || !mpath) + return NULL; + + if (rtw_mpath_expired(mpath)) { + enter_critical_bh(&mpath->state_lock); + mpath->flags &= ~RTW_MESH_PATH_ACTIVE; + exit_critical_bh(&mpath->state_lock); + } + return mpath; +} + +/** + * rtw_mesh_path_lookup_by_idx - look up a path in the mesh path table by its index + * @idx: index + * @sdata: local subif, or NULL for all entries + * + * Returns: pointer to the mesh path structure, or NULL if not found. + * + * Locking: must be called within a read rcu section. + */ +struct rtw_mesh_path * +rtw_mesh_path_lookup_by_idx(_adapter *adapter, int idx) +{ + return __rtw_mesh_path_lookup_by_idx(adapter->mesh_info.mesh_paths, idx); +} + +void dump_mpath(void *sel, _adapter *adapter) +{ + struct rtw_mesh_path *mpath; + int idx = 0; + char dst[ETH_ALEN]; + char next_hop[ETH_ALEN]; + u32 sn, metric, qlen; + u32 exp_ms = 0, dto_ms; + u8 drty; + enum rtw_mesh_path_flags flags; + + RTW_PRINT_SEL(sel, "%-17s %-17s %-10s %-10s %-4s %-6s %-6s %-4s flags\n" + , "dst", "next_hop", "sn", "metric", "qlen", "exp_ms", "dto_ms", "drty" + ); + + do { + rtw_rcu_read_lock(); + + mpath = rtw_mesh_path_lookup_by_idx(adapter, idx); + if (mpath) { + _rtw_memcpy(dst, mpath->dst, ETH_ALEN); + _rtw_memcpy(next_hop, mpath->next_hop->cmn.mac_addr, ETH_ALEN); + sn = mpath->sn; + metric = mpath->metric; + qlen = mpath->frame_queue_len; + if (rtw_time_after(mpath->exp_time, rtw_get_current_time())) + exp_ms = rtw_get_remaining_time_ms(mpath->exp_time); + dto_ms = rtw_systime_to_ms(mpath->discovery_timeout); + drty = mpath->discovery_retries; + flags = mpath->flags; + } + + rtw_rcu_read_unlock(); + + if (mpath) { + RTW_PRINT_SEL(sel, MAC_FMT" "MAC_FMT" %10u %10u %4u %6u %6u %4u%s%s%s%s%s%s%s%s%s%s\n" + , MAC_ARG(dst), MAC_ARG(next_hop), sn, metric, qlen + , exp_ms < 999999 ? exp_ms : 999999 + , dto_ms < 999999 ? dto_ms : 999999 + , drty + , (flags & RTW_MESH_PATH_ACTIVE) ? " ACT" : "" + , (flags & RTW_MESH_PATH_RESOLVING) ? " RSVING" : "" + , (flags & RTW_MESH_PATH_SN_VALID) ? " SN_VALID" : "" + , (flags & RTW_MESH_PATH_FIXED) ? " FIXED" : "" + , (flags & RTW_MESH_PATH_RESOLVED) ? " RSVED" : "" + , (flags & RTW_MESH_PATH_REQ_QUEUED) ? " REQ_IN_Q" : "" + , (flags & RTW_MESH_PATH_DELETED) ? " DELETED" : "" + , (flags & RTW_MESH_PATH_ROOT_ADD_CHK) ? " R_ADD_CHK" : "" + , (flags & RTW_MESH_PATH_PEER_AKA) ? " PEER_AKA" : "" + , (flags & RTW_MESH_PATH_BCAST_PREQ) ? " BC_PREQ" : "" + ); + } + + idx++; + } while (mpath); +} + +/** + * rtw_mpp_path_lookup_by_idx - look up a path in the proxy path table by its index + * @idx: index + * @sdata: local subif, or NULL for all entries + * + * Returns: pointer to the proxy path structure, or NULL if not found. + * + * Locking: must be called within a read rcu section. + */ +struct rtw_mesh_path * +rtw_mpp_path_lookup_by_idx(_adapter *adapter, int idx) +{ + return __rtw_mesh_path_lookup_by_idx(adapter->mesh_info.mpp_paths, idx); +} + +/** + * rtw_mesh_path_add_gate - add the given mpath to a mesh gate to our path table + * @mpath: gate path to add to table + */ +int rtw_mesh_path_add_gate(struct rtw_mesh_path *mpath) +{ + struct rtw_mesh_cfg *mcfg; + struct rtw_mesh_info *minfo; + struct rtw_mesh_table *tbl; + int err, ori_num_gates; + + rtw_rcu_read_lock(); + tbl = mpath->adapter->mesh_info.mesh_paths; + if (!tbl) { + err = -ENOENT; + goto err_rcu; + } + + enter_critical_bh(&mpath->state_lock); + mcfg = &mpath->adapter->mesh_cfg; + mpath->gate_timeout = rtw_get_current_time() + + rtw_ms_to_systime(mcfg->path_gate_timeout_factor * + mpath->gate_ann_int); + if (mpath->is_gate) { + err = -EEXIST; + exit_critical_bh(&mpath->state_lock); + goto err_rcu; + } + + minfo = &mpath->adapter->mesh_info; + mpath->is_gate = true; + _rtw_spinlock(&tbl->gates_lock); + ori_num_gates = minfo->num_gates; + minfo->num_gates++; + rtw_hlist_add_head_rcu(&mpath->gate_list, &tbl->known_gates); + + if (ori_num_gates == 0 + || rtw_macaddr_is_larger(mpath->dst, minfo->max_addr_gate->dst) + ) { + minfo->max_addr_gate = mpath; + minfo->max_addr_gate_is_larger_than_self = + rtw_macaddr_is_larger(mpath->dst, adapter_mac_addr(mpath->adapter)); + } + + _rtw_spinunlock(&tbl->gates_lock); + + exit_critical_bh(&mpath->state_lock); + + if (ori_num_gates == 0) { + update_beacon(mpath->adapter, WLAN_EID_MESH_CONFIG, NULL, _TRUE, 0); + #if CONFIG_RTW_MESH_CTO_MGATE_CARRIER + if (!rtw_mesh_cto_mgate_required(mpath->adapter)) + rtw_netif_carrier_on(mpath->adapter->pnetdev); + #endif + } + + RTW_MPATH_DBG( + FUNC_ADPT_FMT" Mesh path: Recorded new gate: %pM. %d known gates\n", + FUNC_ADPT_ARG(mpath->adapter), + mpath->dst, mpath->adapter->mesh_info.num_gates); + err = 0; +err_rcu: + rtw_rcu_read_unlock(); + return err; +} + +/** + * rtw_mesh_gate_del - remove a mesh gate from the list of known gates + * @tbl: table which holds our list of known gates + * @mpath: gate mpath + */ +void rtw_mesh_gate_del(struct rtw_mesh_table *tbl, struct rtw_mesh_path *mpath) +{ + struct rtw_mesh_cfg *mcfg; + struct rtw_mesh_info *minfo; + int ori_num_gates; + + rtw_lockdep_assert_held(&mpath->state_lock); + if (!mpath->is_gate) + return; + + mcfg = &mpath->adapter->mesh_cfg; + minfo = &mpath->adapter->mesh_info; + + mpath->is_gate = false; + enter_critical_bh(&tbl->gates_lock); + rtw_hlist_del_rcu(&mpath->gate_list); + ori_num_gates = minfo->num_gates; + minfo->num_gates--; + + if (ori_num_gates == 1) { + minfo->max_addr_gate = NULL; + minfo->max_addr_gate_is_larger_than_self = 0; + } else if (minfo->max_addr_gate == mpath) { + struct rtw_mesh_path *gate, *max_addr_gate = NULL; + rtw_hlist_node *node; + + rtw_hlist_for_each_entry_rcu(gate, node, &tbl->known_gates, gate_list) { + if (!max_addr_gate || rtw_macaddr_is_larger(gate->dst, max_addr_gate->dst)) + max_addr_gate = gate; + } + minfo->max_addr_gate = max_addr_gate; + minfo->max_addr_gate_is_larger_than_self = + rtw_macaddr_is_larger(max_addr_gate->dst, adapter_mac_addr(mpath->adapter)); + } + + exit_critical_bh(&tbl->gates_lock); + + if (ori_num_gates == 1) { + update_beacon(mpath->adapter, WLAN_EID_MESH_CONFIG, NULL, _TRUE, 0); + #if CONFIG_RTW_MESH_CTO_MGATE_CARRIER + if (rtw_mesh_cto_mgate_required(mpath->adapter)) + rtw_netif_carrier_off(mpath->adapter->pnetdev); + #endif + } + + RTW_MPATH_DBG( + FUNC_ADPT_FMT" Mesh path: Deleted gate: %pM. %d known gates\n", + FUNC_ADPT_ARG(mpath->adapter), + mpath->dst, mpath->adapter->mesh_info.num_gates); +} + +/** + * rtw_mesh_gate_search - search a mesh gate from the list of known gates + * @tbl: table which holds our list of known gates + * @addr: address of gate + */ +bool rtw_mesh_gate_search(struct rtw_mesh_table *tbl, const u8 *addr) +{ + struct rtw_mesh_path *gate; + rtw_hlist_node *node; + bool exist = 0; + + rtw_rcu_read_lock(); + rtw_hlist_for_each_entry_rcu(gate, node, &tbl->known_gates, gate_list) { + if (_rtw_memcmp(gate->dst, addr, ETH_ALEN) == _TRUE) { + exist = 1; + break; + } + } + + rtw_rcu_read_unlock(); + + return exist; +} + +/** + * rtw_mesh_gate_num - number of gates known to this interface + * @sdata: subif data + */ +int rtw_mesh_gate_num(_adapter *adapter) +{ + return adapter->mesh_info.num_gates; +} + +bool rtw_mesh_is_primary_gate(_adapter *adapter) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + struct rtw_mesh_info *minfo = &adapter->mesh_info; + + return mcfg->dot11MeshGateAnnouncementProtocol + && !minfo->max_addr_gate_is_larger_than_self; +} + +void dump_known_gates(void *sel, _adapter *adapter) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mesh_table *tbl; + struct rtw_mesh_path *gate; + rtw_hlist_node *node; + + if (!rtw_mesh_gate_num(adapter)) + goto exit; + + rtw_rcu_read_lock(); + + tbl = minfo->mesh_paths; + if (!tbl) + goto unlock; + + RTW_PRINT_SEL(sel, "num:%d\n", rtw_mesh_gate_num(adapter)); + + rtw_hlist_for_each_entry_rcu(gate, node, &tbl->known_gates, gate_list) { + RTW_PRINT_SEL(sel, "%c"MAC_FMT"\n" + , gate == minfo->max_addr_gate ? '*' : ' ' + , MAC_ARG(gate->dst)); + } + +unlock: + rtw_rcu_read_unlock(); +exit: + return; +} + +static +struct rtw_mesh_path *rtw_mesh_path_new(_adapter *adapter, + const u8 *dst) +{ + struct rtw_mesh_path *new_mpath; + + new_mpath = rtw_zmalloc(sizeof(struct rtw_mesh_path)); + if (!new_mpath) + return NULL; + + _rtw_memcpy(new_mpath->dst, dst, ETH_ALEN); + _rtw_memset(new_mpath->rann_snd_addr, 0xFF, ETH_ALEN); + new_mpath->is_root = false; + new_mpath->adapter = adapter; + new_mpath->flags = 0; + new_mpath->gate_asked = false; + _rtw_init_queue(&new_mpath->frame_queue); + new_mpath->frame_queue_len = 0; + new_mpath->exp_time = rtw_get_current_time(); + _rtw_spinlock_init(&new_mpath->state_lock); + rtw_init_timer(&new_mpath->timer, adapter, rtw_mesh_path_timer, new_mpath); + + return new_mpath; +} + +/** + * rtw_mesh_path_add - allocate and add a new path to the mesh path table + * @dst: destination address of the path (ETH_ALEN length) + * @sdata: local subif + * + * Returns: 0 on success + * + * State: the initial state of the new path is set to 0 + */ +struct rtw_mesh_path *rtw_mesh_path_add(_adapter *adapter, + const u8 *dst) +{ + struct rtw_mesh_table *tbl = adapter->mesh_info.mesh_paths; + struct rtw_mesh_path *mpath, *new_mpath; + int ret; + + if (!tbl) + return ERR_PTR(-ENOTSUPP); + + if (_rtw_memcmp(dst, adapter_mac_addr(adapter), ETH_ALEN) == _TRUE) + /* never add ourselves as neighbours */ + return ERR_PTR(-ENOTSUPP); + + if (is_multicast_mac_addr(dst)) + return ERR_PTR(-ENOTSUPP); + + if (ATOMIC_INC_UNLESS(&adapter->mesh_info.mpaths, RTW_MESH_MAX_MPATHS) == 0) + return ERR_PTR(-ENOSPC); + + new_mpath = rtw_mesh_path_new(adapter, dst); + if (!new_mpath) + return ERR_PTR(-ENOMEM); + + do { + ret = rtw_rhashtable_lookup_insert_fast(&tbl->rhead, + &new_mpath->rhash, + rtw_mesh_rht_params); + + if (ret == -EEXIST) + mpath = rtw_rhashtable_lookup_fast(&tbl->rhead, + dst, + rtw_mesh_rht_params); + + } while (unlikely(ret == -EEXIST && !mpath)); + + if (ret && ret != -EEXIST) + return ERR_PTR(ret); + + /* At this point either new_mpath was added, or we found a + * matching entry already in the table; in the latter case + * free the unnecessary new entry. + */ + if (ret == -EEXIST) { + rtw_mfree(new_mpath, sizeof(struct rtw_mesh_path)); + new_mpath = mpath; + } + adapter->mesh_info.mesh_paths_generation++; + return new_mpath; +} + +int rtw_mpp_path_add(_adapter *adapter, + const u8 *dst, const u8 *mpp) +{ + struct rtw_mesh_table *tbl = adapter->mesh_info.mpp_paths; + struct rtw_mesh_path *new_mpath; + int ret; + + if (!tbl) + return -ENOTSUPP; + + if (_rtw_memcmp(dst, adapter_mac_addr(adapter), ETH_ALEN) == _TRUE) + /* never add ourselves as neighbours */ + return -ENOTSUPP; + + if (is_multicast_mac_addr(dst)) + return -ENOTSUPP; + + new_mpath = rtw_mesh_path_new(adapter, dst); + + if (!new_mpath) + return -ENOMEM; + + _rtw_memcpy(new_mpath->mpp, mpp, ETH_ALEN); + ret = rtw_rhashtable_lookup_insert_fast(&tbl->rhead, + &new_mpath->rhash, + rtw_mesh_rht_params); + + adapter->mesh_info.mpp_paths_generation++; + return ret; +} + +void dump_mpp(void *sel, _adapter *adapter) +{ + struct rtw_mesh_path *mpath; + int idx = 0; + char dst[ETH_ALEN]; + char mpp[ETH_ALEN]; + + RTW_PRINT_SEL(sel, "%-17s %-17s\n", "dst", "mpp"); + + do { + rtw_rcu_read_lock(); + + mpath = rtw_mpp_path_lookup_by_idx(adapter, idx); + if (mpath) { + _rtw_memcpy(dst, mpath->dst, ETH_ALEN); + _rtw_memcpy(mpp, mpath->mpp, ETH_ALEN); + } + + rtw_rcu_read_unlock(); + + if (mpath) { + RTW_PRINT_SEL(sel, MAC_FMT" "MAC_FMT"\n" + , MAC_ARG(dst), MAC_ARG(mpp)); + } + + idx++; + } while (mpath); +} + +/** + * rtw_mesh_plink_broken - deactivates paths and sends perr when a link breaks + * + * @sta: broken peer link + * + * This function must be called from the rate control algorithm if enough + * delivery errors suggest that a peer link is no longer usable. + */ +void rtw_mesh_plink_broken(struct sta_info *sta) +{ + _adapter *adapter = sta->padapter; + struct rtw_mesh_table *tbl = adapter->mesh_info.mesh_paths; + static const u8 bcast[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + struct rtw_mesh_path *mpath; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((mpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(mpath) && PTR_ERR(mpath) == -EAGAIN) + continue; + if (IS_ERR(mpath)) + break; + if (rtw_rcu_access_pointer(mpath->next_hop) == sta && + mpath->flags & RTW_MESH_PATH_ACTIVE && + !(mpath->flags & RTW_MESH_PATH_FIXED)) { + enter_critical_bh(&mpath->state_lock); + mpath->flags &= ~RTW_MESH_PATH_ACTIVE; + ++mpath->sn; + exit_critical_bh(&mpath->state_lock); + rtw_mesh_path_error_tx(adapter, + adapter->mesh_cfg.element_ttl, + mpath->dst, mpath->sn, + WLAN_REASON_MESH_PATH_DEST_UNREACHABLE, bcast); + } + } +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +static void rtw_mesh_path_free_rcu(struct rtw_mesh_table *tbl, + struct rtw_mesh_path *mpath) +{ + _adapter *adapter = mpath->adapter; + + enter_critical_bh(&mpath->state_lock); + mpath->flags |= RTW_MESH_PATH_RESOLVING | RTW_MESH_PATH_DELETED; + rtw_mesh_gate_del(tbl, mpath); + exit_critical_bh(&mpath->state_lock); + _cancel_timer_ex(&mpath->timer); + ATOMIC_DEC(&adapter->mesh_info.mpaths); + ATOMIC_DEC(&tbl->entries); + _rtw_spinlock_free(&mpath->state_lock); + + rtw_mesh_path_flush_pending(mpath); + + rtw_mpath_free_rcu(mpath); +} + +static void __rtw_mesh_path_del(struct rtw_mesh_table *tbl, struct rtw_mesh_path *mpath) +{ + rtw_rhashtable_remove_fast(&tbl->rhead, &mpath->rhash, rtw_mesh_rht_params); + rtw_mesh_path_free_rcu(tbl, mpath); +} + +/** + * rtw_mesh_path_flush_by_nexthop - Deletes mesh paths if their next hop matches + * + * @sta: mesh peer to match + * + * RCU notes: this function is called when a mesh plink transitions from + * PLINK_ESTAB to any other state, since PLINK_ESTAB state is the only one that + * allows path creation. This will happen before the sta can be freed (because + * sta_info_destroy() calls this) so any reader in a rcu read block will be + * protected against the plink disappearing. + */ +void rtw_mesh_path_flush_by_nexthop(struct sta_info *sta) +{ + _adapter *adapter = sta->padapter; + struct rtw_mesh_table *tbl = adapter->mesh_info.mesh_paths; + struct rtw_mesh_path *mpath; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((mpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(mpath) && PTR_ERR(mpath) == -EAGAIN) + continue; + if (IS_ERR(mpath)) + break; + + if (rtw_rcu_access_pointer(mpath->next_hop) == sta) + __rtw_mesh_path_del(tbl, mpath); + } +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +static void rtw_mpp_flush_by_proxy(_adapter *adapter, + const u8 *proxy) +{ + struct rtw_mesh_table *tbl = adapter->mesh_info.mpp_paths; + struct rtw_mesh_path *mpath; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((mpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(mpath) && PTR_ERR(mpath) == -EAGAIN) + continue; + if (IS_ERR(mpath)) + break; + + if (_rtw_memcmp(mpath->mpp, proxy, ETH_ALEN) == _TRUE) + __rtw_mesh_path_del(tbl, mpath); + } +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +static void rtw_table_flush_by_iface(struct rtw_mesh_table *tbl) +{ + struct rtw_mesh_path *mpath; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((mpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(mpath) && PTR_ERR(mpath) == -EAGAIN) + continue; + if (IS_ERR(mpath)) + break; + __rtw_mesh_path_del(tbl, mpath); + } +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +/** + * rtw_mesh_path_flush_by_iface - Deletes all mesh paths associated with a given iface + * + * This function deletes both mesh paths as well as mesh portal paths. + * + * @sdata: interface data to match + * + */ +void rtw_mesh_path_flush_by_iface(_adapter *adapter) +{ + rtw_table_flush_by_iface(adapter->mesh_info.mesh_paths); + rtw_table_flush_by_iface(adapter->mesh_info.mpp_paths); +} + +/** + * rtw_table_path_del - delete a path from the mesh or mpp table + * + * @tbl: mesh or mpp path table + * @sdata: local subif + * @addr: dst address (ETH_ALEN length) + * + * Returns: 0 if successful + */ +static int rtw_table_path_del(struct rtw_mesh_table *tbl, + const u8 *addr) +{ + struct rtw_mesh_path *mpath; + + if (!tbl) + return -ENXIO; + + rtw_rcu_read_lock(); + mpath = rtw_rhashtable_lookup_fast(&tbl->rhead, addr, rtw_mesh_rht_params); + if (!mpath) { + rtw_rcu_read_unlock(); + return -ENXIO; + } + + __rtw_mesh_path_del(tbl, mpath); + rtw_rcu_read_unlock(); + return 0; +} + + +/** + * rtw_mesh_path_del - delete a mesh path from the table + * + * @addr: dst address (ETH_ALEN length) + * @sdata: local subif + * + * Returns: 0 if successful + */ +int rtw_mesh_path_del(_adapter *adapter, const u8 *addr) +{ + int err; + + /* flush relevant mpp entries first */ + rtw_mpp_flush_by_proxy(adapter, addr); + + err = rtw_table_path_del(adapter->mesh_info.mesh_paths, addr); + adapter->mesh_info.mesh_paths_generation++; + return err; +} + +/** + * rtw_mesh_path_tx_pending - sends pending frames in a mesh path queue + * + * @mpath: mesh path to activate + * + * Locking: the state_lock of the mpath structure must NOT be held when calling + * this function. + */ +void rtw_mesh_path_tx_pending(struct rtw_mesh_path *mpath) +{ + if (mpath->flags & RTW_MESH_PATH_ACTIVE) { + struct rtw_mesh_info *minfo = &mpath->adapter->mesh_info; + _list q; + u32 q_len = 0; + + _rtw_init_listhead(&q); + + /* move to local queue */ + enter_critical_bh(&mpath->frame_queue.lock); + if (mpath->frame_queue_len) { + rtw_list_splice_init(&mpath->frame_queue.queue, &q); + q_len = mpath->frame_queue_len; + mpath->frame_queue_len = 0; + } + exit_critical_bh(&mpath->frame_queue.lock); + + if (q_len) { + /* move to mpath_tx_queue */ + enter_critical_bh(&minfo->mpath_tx_queue.lock); + rtw_list_splice_tail(&q, &minfo->mpath_tx_queue.queue); + minfo->mpath_tx_queue_len += q_len; + exit_critical_bh(&minfo->mpath_tx_queue.lock); + + /* schedule mpath_tx_tasklet */ + tasklet_hi_schedule(&minfo->mpath_tx_tasklet); + } + } +} + +/** + * rtw_mesh_path_send_to_gates - sends pending frames to all known mesh gates + * + * @mpath: mesh path whose queue will be emptied + * + * If there is only one gate, the frames are transferred from the failed mpath + * queue to that gate's queue. If there are more than one gates, the frames + * are copied from each gate to the next. After frames are copied, the + * mpath queues are emptied onto the transmission queue. + */ +int rtw_mesh_path_send_to_gates(struct rtw_mesh_path *mpath) +{ + _adapter *adapter = mpath->adapter; + struct rtw_mesh_table *tbl; + struct rtw_mesh_path *from_mpath = mpath; + struct rtw_mesh_path *gate; + bool copy = false; + rtw_hlist_node *node; + + tbl = adapter->mesh_info.mesh_paths; + if (!tbl) + return 0; + + rtw_rcu_read_lock(); + rtw_hlist_for_each_entry_rcu(gate, node, &tbl->known_gates, gate_list) { + if (gate->flags & RTW_MESH_PATH_ACTIVE) { + RTW_MPATH_DBG(FUNC_ADPT_FMT" Forwarding to %pM\n", + FUNC_ADPT_ARG(adapter), gate->dst); + rtw_mesh_path_move_to_queue(gate, from_mpath, copy); + from_mpath = gate; + copy = true; + } else { + RTW_MPATH_DBG( + FUNC_ADPT_FMT" Not forwarding to %pM (flags %#x)\n", + FUNC_ADPT_ARG(adapter), gate->dst, gate->flags); + } + } + + rtw_hlist_for_each_entry_rcu(gate, node, &tbl->known_gates, gate_list) { + RTW_MPATH_DBG(FUNC_ADPT_FMT" Sending to %pM\n", + FUNC_ADPT_ARG(adapter), gate->dst); + rtw_mesh_path_tx_pending(gate); + } + rtw_rcu_read_unlock(); + + return (from_mpath == mpath) ? -EHOSTUNREACH : 0; +} + +/** + * rtw_mesh_path_discard_frame - discard a frame whose path could not be resolved + * + * @skb: frame to discard + * @sdata: network subif the frame was to be sent through + * + * Locking: the function must me called within a rcu_read_lock region + */ +void rtw_mesh_path_discard_frame(_adapter *adapter, + struct xmit_frame *xframe) +{ + rtw_free_xmitframe(&adapter->xmitpriv, xframe); + adapter->mesh_info.mshstats.dropped_frames_no_route++; +} + +/** + * rtw_mesh_path_flush_pending - free the pending queue of a mesh path + * + * @mpath: mesh path whose queue has to be freed + * + * Locking: the function must me called within a rcu_read_lock region + */ +void rtw_mesh_path_flush_pending(struct rtw_mesh_path *mpath) +{ + struct xmit_frame *xframe; + _list *list, *head; + _list tmp; + + _rtw_init_listhead(&tmp); + + enter_critical_bh(&mpath->frame_queue.lock); + rtw_list_splice_init(&mpath->frame_queue.queue, &tmp); + mpath->frame_queue_len = 0; + exit_critical_bh(&mpath->frame_queue.lock); + + head = &tmp; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + xframe = LIST_CONTAINOR(list, struct xmit_frame, list); + list = get_next(list); + rtw_list_delete(&xframe->list); + rtw_mesh_path_discard_frame(mpath->adapter, xframe); + } +} + +/** + * rtw_mesh_path_fix_nexthop - force a specific next hop for a mesh path + * + * @mpath: the mesh path to modify + * @next_hop: the next hop to force + * + * Locking: this function must be called holding mpath->state_lock + */ +void rtw_mesh_path_fix_nexthop(struct rtw_mesh_path *mpath, struct sta_info *next_hop) +{ + enter_critical_bh(&mpath->state_lock); + rtw_mesh_path_assign_nexthop(mpath, next_hop); + mpath->sn = 0xffff; + mpath->metric = 0; + mpath->hop_count = 0; + mpath->exp_time = 0; + mpath->flags = RTW_MESH_PATH_FIXED | RTW_MESH_PATH_SN_VALID; + rtw_mesh_path_activate(mpath); + exit_critical_bh(&mpath->state_lock); + rtw_ewma_err_rate_init(&next_hop->metrics.err_rate); + /* init it at a low value - 0 start is tricky */ + rtw_ewma_err_rate_add(&next_hop->metrics.err_rate, 1); + rtw_mesh_path_tx_pending(mpath); +} + +int rtw_mesh_pathtbl_init(_adapter *adapter) +{ + struct rtw_mesh_table *tbl_path, *tbl_mpp; + int ret; + + tbl_path = rtw_mesh_table_alloc(); + if (!tbl_path) + return -ENOMEM; + + tbl_mpp = rtw_mesh_table_alloc(); + if (!tbl_mpp) { + ret = -ENOMEM; + goto free_path; + } + + rtw_rhashtable_init(&tbl_path->rhead, &rtw_mesh_rht_params); + rtw_rhashtable_init(&tbl_mpp->rhead, &rtw_mesh_rht_params); + + adapter->mesh_info.mesh_paths = tbl_path; + adapter->mesh_info.mpp_paths = tbl_mpp; + + return 0; + +free_path: + rtw_mesh_table_free(tbl_path); + return ret; +} + +static +void rtw_mesh_path_tbl_expire(_adapter *adapter, + struct rtw_mesh_table *tbl) +{ + struct rtw_mesh_path *mpath; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((mpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(mpath) && PTR_ERR(mpath) == -EAGAIN) + continue; + if (IS_ERR(mpath)) + break; + if ((!(mpath->flags & RTW_MESH_PATH_RESOLVING)) && + (!(mpath->flags & RTW_MESH_PATH_FIXED)) && + rtw_time_after(rtw_get_current_time(), mpath->exp_time + RTW_MESH_PATH_EXPIRE)) + __rtw_mesh_path_del(tbl, mpath); + + if (mpath->is_gate && /* need not to deal with non-gate case */ + rtw_time_after(rtw_get_current_time(), mpath->gate_timeout)) { + RTW_MPATH_DBG(FUNC_ADPT_FMT"mpath [%pM] expired systime is %lu systime is %lu\n", + FUNC_ADPT_ARG(adapter), mpath->dst, + mpath->gate_timeout, rtw_get_current_time()); + enter_critical_bh(&mpath->state_lock); + if (mpath->gate_asked) { /* asked gate before */ + rtw_mesh_gate_del(tbl, mpath); + exit_critical_bh(&mpath->state_lock); + } else { + mpath->gate_asked = true; + mpath->gate_timeout = rtw_get_current_time() + rtw_ms_to_systime(mpath->gate_ann_int); + exit_critical_bh(&mpath->state_lock); + rtw_mesh_queue_preq(mpath, RTW_PREQ_Q_F_START | RTW_PREQ_Q_F_REFRESH); + RTW_MPATH_DBG(FUNC_ADPT_FMT"mpath [%pM] ask mesh gate existence (is_root=%d)\n", + FUNC_ADPT_ARG(adapter), mpath->dst, mpath->is_root); + } + } + } + +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +void rtw_mesh_path_expire(_adapter *adapter) +{ + rtw_mesh_path_tbl_expire(adapter, adapter->mesh_info.mesh_paths); + rtw_mesh_path_tbl_expire(adapter, adapter->mesh_info.mpp_paths); +} + +void rtw_mesh_pathtbl_unregister(_adapter *adapter) +{ + if (adapter->mesh_info.mesh_paths) { + rtw_mesh_table_free(adapter->mesh_info.mesh_paths); + adapter->mesh_info.mesh_paths = NULL; + } + + if (adapter->mesh_info.mpp_paths) { + rtw_mesh_table_free(adapter->mesh_info.mpp_paths); + adapter->mesh_info.mpp_paths = NULL; + } +} +#endif /* CONFIG_RTW_MESH */ + diff --git a/core/mesh/rtw_mesh_pathtbl.h b/core/mesh/rtw_mesh_pathtbl.h new file mode 100644 index 0000000..be0c409 --- /dev/null +++ b/core/mesh/rtw_mesh_pathtbl.h @@ -0,0 +1,211 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_MESH_PATHTBL_H_ +#define __RTW_MESH_PATHTBL_H_ + +#ifndef DBG_RTW_MPATH +#define DBG_RTW_MPATH 1 +#endif +#if DBG_RTW_MPATH +#define RTW_MPATH_DBG(fmt, arg...) RTW_PRINT(fmt, ##arg) +#else +#define RTW_MPATH_DBG(fmt, arg...) do {} while (0) +#endif + +/** + * enum rtw_mesh_path_flags - mesh path flags + * + * @RTW_MESH_PATH_ACTIVE: the mesh path can be used for forwarding + * @RTW_MESH_PATH_RESOLVING: the discovery process is running for this mesh path + * @RTW_MESH_PATH_SN_VALID: the mesh path contains a valid destination sequence + * number + * @RTW_MESH_PATH_FIXED: the mesh path has been manually set and should not be + * modified + * @RTW_MESH_PATH_RESOLVED: the mesh path can has been resolved + * @RTW_MESH_PATH_REQ_QUEUED: there is an unsent path request for this destination + * already queued up, waiting for the discovery process to start. + * @RTW_MESH_PATH_DELETED: the mesh path has been deleted and should no longer + * be used + * @RTW_MESH_PATH_ROOT_ADD_CHK: root additional check in root mode. + * With this flag, It will try the last used rann_snd_addr + * @RTW_MESH_PATH_PEER_AKA: only used toward a peer, only used in active keep + * alive mechanism. PREQ's da = path dst + * @RTW_MESH_PATH_BCAST_PREQ: for re-checking next hop resolve toward root. + * Use it to force path_discover sending broadcast PREQ for root. + * + * RTW_MESH_PATH_RESOLVED is used by the mesh path timer to + * decide when to stop or cancel the mesh path discovery. + */ +enum rtw_mesh_path_flags { + RTW_MESH_PATH_ACTIVE = BIT(0), + RTW_MESH_PATH_RESOLVING = BIT(1), + RTW_MESH_PATH_SN_VALID = BIT(2), + RTW_MESH_PATH_FIXED = BIT(3), + RTW_MESH_PATH_RESOLVED = BIT(4), + RTW_MESH_PATH_REQ_QUEUED = BIT(5), + RTW_MESH_PATH_DELETED = BIT(6), + RTW_MESH_PATH_ROOT_ADD_CHK = BIT(7), + RTW_MESH_PATH_PEER_AKA = BIT(8), + RTW_MESH_PATH_BCAST_PREQ = BIT(9), +}; + +/** + * struct rtw_mesh_path - mesh path structure + * + * @dst: mesh path destination mac address + * @mpp: mesh proxy mac address + * @rhash: rhashtable list pointer + * @gate_list: list pointer for known gates list + * @sdata: mesh subif + * @next_hop: mesh neighbor to which frames for this destination will be + * forwarded + * @timer: mesh path discovery timer + * @frame_queue: pending queue for frames sent to this destination while the + * path is unresolved + * @rcu: rcu head for freeing mesh path + * @sn: target sequence number + * @metric: current metric to this destination + * @hop_count: hops to destination + * @exp_time: in jiffies, when the path will expire or when it expired + * @discovery_timeout: timeout (lapse in jiffies) used for the last discovery + * retry + * @discovery_retries: number of discovery retries + * @flags: mesh path flags, as specified on &enum rtw_mesh_path_flags + * @state_lock: mesh path state lock used to protect changes to the + * mpath itself. No need to take this lock when adding or removing + * an mpath to a hash bucket on a path table. + * @rann_snd_addr: the RANN sender address + * @rann_metric: the aggregated path metric towards the root node + * @last_preq_to_root: Timestamp of last PREQ sent to root + * @is_root: the destination station of this path is a root node + * @is_gate: the destination station of this path is a mesh gate + * + * + * The dst address is unique in the mesh path table. Since the mesh_path is + * protected by RCU, deleting the next_hop STA must remove / substitute the + * mesh_path structure and wait until that is no longer reachable before + * destroying the STA completely. + */ +struct rtw_mesh_path { + u8 dst[ETH_ALEN]; + u8 mpp[ETH_ALEN]; /* used for MPP or MAP */ + rtw_rhash_head rhash; + rtw_hlist_node gate_list; + _adapter *adapter; + struct sta_info __rcu *next_hop; + _timer timer; + _queue frame_queue; + u32 frame_queue_len; + rtw_rcu_head rcu; + u32 sn; + u32 metric; + u8 hop_count; + systime exp_time; + systime discovery_timeout; + systime gate_timeout; + u32 gate_ann_int; /* gate announce interval */ + u8 discovery_retries; + enum rtw_mesh_path_flags flags; + _lock state_lock; + u8 rann_snd_addr[ETH_ALEN]; +#ifdef CONFIG_RTW_MESH_ADD_ROOT_CHK + u8 add_chk_rann_snd_addr[ETH_ALEN]; +#endif + u32 rann_metric; + unsigned long last_preq_to_root; + bool is_root; + bool is_gate; + bool gate_asked; +}; + +/** + * struct rtw_mesh_table + * + * @known_gates: list of known mesh gates and their mpaths by the station. The + * gate's mpath may or may not be resolved and active. + * @gates_lock: protects updates to known_gates + * @rhead: the rhashtable containing struct mesh_paths, keyed by dest addr + * @entries: number of entries in the table + */ +struct rtw_mesh_table { + rtw_hlist_head known_gates; + _lock gates_lock; + rtw_rhashtable rhead; + ATOMIC_T entries; +}; + +#define RTW_MESH_PATH_EXPIRE (600 * HZ) + +/* Maximum number of paths per interface */ +#define RTW_MESH_MAX_MPATHS 1024 + +/* Number of frames buffered per destination for unresolved destinations */ +#define RTW_MESH_FRAME_QUEUE_LEN 10 + +int rtw_mesh_nexthop_lookup(_adapter *adapter, + const u8 *mda, const u8 *msa, u8 *ra); +int rtw_mesh_nexthop_resolve(_adapter *adapter, + struct xmit_frame *xframe); + +struct rtw_mesh_path *rtw_mesh_path_lookup(_adapter *adapter, + const u8 *dst); +struct rtw_mesh_path *rtw_mpp_path_lookup(_adapter *adapter, + const u8 *dst); +int rtw_mpp_path_add(_adapter *adapter, + const u8 *dst, const u8 *mpp); +void dump_mpp(void *sel, _adapter *adapter); + +struct rtw_mesh_path * +rtw_mesh_path_lookup_by_idx(_adapter *adapter, int idx); +void dump_mpath(void *sel, _adapter *adapter); + +struct rtw_mesh_path * +rtw_mpp_path_lookup_by_idx(_adapter *adapter, int idx); +void rtw_mesh_path_fix_nexthop(struct rtw_mesh_path *mpath, struct sta_info *next_hop); +void rtw_mesh_path_expire(_adapter *adapter); + +struct rtw_mesh_path * +rtw_mesh_path_add(_adapter *adapter, const u8 *dst); + +int rtw_mesh_path_add_gate(struct rtw_mesh_path *mpath); +void rtw_mesh_gate_del(struct rtw_mesh_table *tbl, struct rtw_mesh_path *mpath); +bool rtw_mesh_gate_search(struct rtw_mesh_table *tbl, const u8 *addr); +int rtw_mesh_path_send_to_gates(struct rtw_mesh_path *mpath); +int rtw_mesh_gate_num(_adapter *adapter); +bool rtw_mesh_is_primary_gate(_adapter *adapter); +void dump_known_gates(void *sel, _adapter *adapter); + +void rtw_mesh_plink_broken(struct sta_info *sta); + +void rtw_mesh_path_assign_nexthop(struct rtw_mesh_path *mpath, struct sta_info *sta); +void rtw_mesh_path_flush_pending(struct rtw_mesh_path *mpath); +void rtw_mesh_path_tx_pending(struct rtw_mesh_path *mpath); +int rtw_mesh_pathtbl_init(_adapter *adapter); +void rtw_mesh_pathtbl_unregister(_adapter *adapter); +int rtw_mesh_path_del(_adapter *adapter, const u8 *addr); + +void rtw_mesh_path_flush_by_nexthop(struct sta_info *sta); +void rtw_mesh_path_discard_frame(_adapter *adapter, + struct xmit_frame *xframe); + +static inline void rtw_mesh_path_activate(struct rtw_mesh_path *mpath) +{ + mpath->flags |= RTW_MESH_PATH_ACTIVE | RTW_MESH_PATH_RESOLVED; +} + +void rtw_mesh_path_flush_by_iface(_adapter *adapter); + +#endif /* __RTW_MESH_PATHTBL_H_ */ + diff --git a/core/monitor/rtw_radiotap.c b/core/monitor/rtw_radiotap.c new file mode 100644 index 0000000..e9ebc7d --- /dev/null +++ b/core/monitor/rtw_radiotap.c @@ -0,0 +1,615 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_RADIOTAP_C_ + +#ifdef CONFIG_WIFI_MONITOR + +#include +#include + +#define CHAN2FREQ(a) ((a < 14) ? (2407+5*a) : (5000+5*a)) + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 20, 0)) +#define IEEE80211_RADIOTAP_ZERO_LEN_PSDU 26 +#define IEEE80211_RADIOTAP_LSIG 27 +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 9, 0)) +#define IEEE80211_RADIOTAP_TIMESTAMP 22 +/* For IEEE80211_RADIOTAP_TIMESTAMP */ +#define IEEE80211_RADIOTAP_TIMESTAMP_UNIT_MASK 0x000F +#define IEEE80211_RADIOTAP_TIMESTAMP_UNIT_MS 0x0000 +#define IEEE80211_RADIOTAP_TIMESTAMP_UNIT_US 0x0001 +#define IEEE80211_RADIOTAP_TIMESTAMP_UNIT_NS 0x0003 +#define IEEE80211_RADIOTAP_TIMESTAMP_SPOS_MASK 0x00F0 +#define IEEE80211_RADIOTAP_TIMESTAMP_SPOS_BEGIN_MDPU 0x0000 +#define IEEE80211_RADIOTAP_TIMESTAMP_SPOS_EO_MPDU 0x0010 +#define IEEE80211_RADIOTAP_TIMESTAMP_SPOS_EO_PPDU 0x0020 +#define IEEE80211_RADIOTAP_TIMESTAMP_SPOS_PLCP_SIG_ACQ 0x0030 +#define IEEE80211_RADIOTAP_TIMESTAMP_SPOS_UNKNOWN 0x00F0 + +#define IEEE80211_RADIOTAP_TIMESTAMP_FLAG_64BIT 0x00 +#define IEEE80211_RADIOTAP_TIMESTAMP_FLAG_32BIT 0x01 +#define IEEE80211_RADIOTAP_TIMESTAMP_FLAG_ACCURACY 0x02 +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 12, 0)) +/* for IEEE80211_RADIOTAP_CHANNEL */ +#define IEEE80211_CHAN_GSM 0x1000 /* GSM (900 MHz) */ +#define IEEE80211_CHAN_STURBO 0x2000 /* Static Turbo */ +#define IEEE80211_CHAN_HALF 0x4000 /* Half channel (10 MHz wide) */ +#define IEEE80211_CHAN_QUARTER 0x8000 /* Quarter channel (5 MHz wide) */ +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) +#define IEEE80211_RADIOTAP_VHT 21 +/* For IEEE80211_RADIOTAP_VHT */ +#define IEEE80211_RADIOTAP_VHT_KNOWN_STBC 0x0001 +#define IEEE80211_RADIOTAP_VHT_KNOWN_TXOP_PS_NA 0x0002 +#define IEEE80211_RADIOTAP_VHT_KNOWN_GI 0x0004 +#define IEEE80211_RADIOTAP_VHT_KNOWN_SGI_NSYM_DIS 0x0008 +#define IEEE80211_RADIOTAP_VHT_KNOWN_LDPC_EXTRA_OFDM_SYM 0x0010 +#define IEEE80211_RADIOTAP_VHT_KNOWN_BEAMFORMED 0x0020 +#define IEEE80211_RADIOTAP_VHT_KNOWN_BANDWIDTH 0x0040 +#define IEEE80211_RADIOTAP_VHT_KNOWN_GROUP_ID 0x0080 +#define IEEE80211_RADIOTAP_VHT_KNOWN_PARTIAL_AID 0x0100 + +#define IEEE80211_RADIOTAP_VHT_FLAG_STBC 0x01 +#define IEEE80211_RADIOTAP_VHT_FLAG_TXOP_PS_NA 0x02 +#define IEEE80211_RADIOTAP_VHT_FLAG_SGI 0x04 +#define IEEE80211_RADIOTAP_VHT_FLAG_SGI_NSYM_M10_9 0x08 +#define IEEE80211_RADIOTAP_VHT_FLAG_LDPC_EXTRA_OFDM_SYM 0x10 +#define IEEE80211_RADIOTAP_VHT_FLAG_BEAMFORMED 0x20 +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(3, 15, 0)) +#define IEEE80211_RADIOTAP_CODING_LDPC_USER0 0x01 +#define IEEE80211_RADIOTAP_CODING_LDPC_USER1 0x02 +#define IEEE80211_RADIOTAP_CODING_LDPC_USER2 0x04 +#define IEEE80211_RADIOTAP_CODING_LDPC_USER3 0x08 +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 7, 0)) +#define IEEE80211_RADIOTAP_AMPDU_STATUS 20 +/* For IEEE80211_RADIOTAP_AMPDU_STATUS */ +#define IEEE80211_RADIOTAP_AMPDU_REPORT_ZEROLEN 0x0001 +#define IEEE80211_RADIOTAP_AMPDU_IS_ZEROLEN 0x0002 +#define IEEE80211_RADIOTAP_AMPDU_LAST_KNOWN 0x0004 +#define IEEE80211_RADIOTAP_AMPDU_IS_LAST 0x0008 +#define IEEE80211_RADIOTAP_AMPDU_DELIM_CRC_ERR 0x0010 +#define IEEE80211_RADIOTAP_AMPDU_DELIM_CRC_KNOWN 0x0020 +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(4, 17, 0)) +#define IEEE80211_RADIOTAP_AMPDU_EOF 0x0040 +#define IEEE80211_RADIOTAP_AMPDU_EOF_KNOWN 0x0080 +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 39)) +#define IEEE80211_RADIOTAP_MCS 19 +/* For IEEE80211_RADIOTAP_MCS */ +#define IEEE80211_RADIOTAP_MCS_HAVE_BW 0x01 +#define IEEE80211_RADIOTAP_MCS_HAVE_MCS 0x02 +#define IEEE80211_RADIOTAP_MCS_HAVE_GI 0x04 +#define IEEE80211_RADIOTAP_MCS_HAVE_FMT 0x08 +#define IEEE80211_RADIOTAP_MCS_HAVE_FEC 0x10 + +#define IEEE80211_RADIOTAP_MCS_BW_MASK 0x03 +#define IEEE80211_RADIOTAP_MCS_BW_20 0 +#define IEEE80211_RADIOTAP_MCS_BW_40 1 +#define IEEE80211_RADIOTAP_MCS_BW_20L 2 +#define IEEE80211_RADIOTAP_MCS_BW_20U 3 +#define IEEE80211_RADIOTAP_MCS_SGI 0x04 +#define IEEE80211_RADIOTAP_MCS_FMT_GF 0x08 +#define IEEE80211_RADIOTAP_MCS_FEC_LDPC 0x10 +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(3, 11, 0)) +#define IEEE80211_RADIOTAP_MCS_HAVE_STBC 0x20 + +#define IEEE80211_RADIOTAP_MCS_STBC_MASK 0x60 +#define IEEE80211_RADIOTAP_MCS_STBC_1 1 +#define IEEE80211_RADIOTAP_MCS_STBC_2 2 +#define IEEE80211_RADIOTAP_MCS_STBC_3 3 +#define IEEE80211_RADIOTAP_MCS_STBC_SHIFT 5 +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 34)) +#define IEEE80211_RADIOTAP_RADIOTAP_NAMESPACE 29 +#define IEEE80211_RADIOTAP_VENDOR_NAMESPACE 30 +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 30)) +#define IEEE80211_RADIOTAP_F_BADFCS 0x40 +#endif + +static inline void _rtw_radiotap_fill_flags(struct rx_pkt_attrib *a, u8 *flags) +{ + struct moinfo *moif = (struct moinfo *)&a->moif; + + if (0) + *flags |= IEEE80211_RADIOTAP_F_CFP; + + if (0) + *flags |= IEEE80211_RADIOTAP_F_SHORTPRE; + + if ((a->encrypt == 1) || (a->encrypt == 5)) + *flags |= IEEE80211_RADIOTAP_F_WEP; + + if (a->mfrag) + *flags |= IEEE80211_RADIOTAP_F_FRAG; + + if (1) + *flags |= IEEE80211_RADIOTAP_F_FCS; + + if (0) + *flags |= IEEE80211_RADIOTAP_F_DATAPAD; + + if (a->crc_err) + *flags |= IEEE80211_RADIOTAP_F_BADFCS; + + /* Currently unspecified but used + for short guard interval (HT) */ + if (moif->u.snif_info.sgi || a->sgi) + *flags |= 0x80; + +} + +sint rtw_fill_radiotap_hdr(_adapter *padapter, struct rx_pkt_attrib *a, u8 *buf) +{ +#define RTAP_HDR_MAX 64 + + sint ret = _SUCCESS; + struct moinfo *moif = (struct moinfo *)&a->moif; + + u8 rx_cnt = 0; + + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + int i = 0; + u8 tmp_8bit = 0; + u16 tmp_16bit = 0; + u32 tmp_32bit = 0; + u64 tmp_64bit = 0; + + _pkt *pskb = NULL; + + struct ieee80211_radiotap_header *rtap_hdr = NULL; + u8 *ptr = NULL; + + /* + radiotap length (include header 8) + 11G length: 36 (0x0040002f) + 11N length: + 11AC length: 60 (0x0070002b) + */ + u8 hdr_buf[RTAP_HDR_MAX] = { 0 }; + u16 rt_len = 8; + + /* create header */ + rtap_hdr = (struct ieee80211_radiotap_header *)&hdr_buf[0]; + rtap_hdr->it_version = PKTHDR_RADIOTAP_VERSION; + + /* each antenna information */ + rx_cnt = rf_type_to_rf_rx_cnt(pHalData->rf_type); +#if 0 + if (rx_cnt > 1) { + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_RADIOTAP_NAMESPACE) | + BIT(IEEE80211_RADIOTAP_EXT); + + for (i = 1; i < rx_cnt; i++) { + tmp_32bit = (BIT(IEEE80211_RADIOTAP_DBM_ANTSIGNAL) | + BIT(IEEE80211_RADIOTAP_LOCK_QUALITY) | + BIT(IEEE80211_RADIOTAP_ANTENNA) | + BIT(IEEE80211_RADIOTAP_RADIOTAP_NAMESPACE) | + BIT(IEEE80211_RADIOTAP_EXT)); + _rtw_memcpy(&hdr_buf[rt_len], &tmp_32bit, 4); + rt_len += 4; + } + + tmp_32bit = (BIT(IEEE80211_RADIOTAP_DBM_ANTSIGNAL) | + BIT(IEEE80211_RADIOTAP_LOCK_QUALITY) | + BIT(IEEE80211_RADIOTAP_ANTENNA)); + _rtw_memcpy(&hdr_buf[rt_len], &tmp_32bit, 4); + rt_len += 4; + } +#endif + + /* tsft, Required Alignment: 8 bytes */ + if (0) { //(a->free_cnt) { + /* TSFT + free_cnt */ + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_TSFT); + if (!IS_ALIGNED(rt_len, 8)) + rt_len = ((rt_len + 7) & 0xFFF8); /* Alignment */ + + tmp_64bit = cpu_to_le64(a->free_cnt); + _rtw_memcpy(&hdr_buf[rt_len], &tmp_64bit, 8); + rt_len += 8; + } + + /* flags */ + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_FLAGS); + _rtw_radiotap_fill_flags(a, &hdr_buf[rt_len]); + rt_len += 1; + + /* rate */ + if (a->data_rate <= DESC_RATE54M) { + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_RATE); + hdr_buf[rt_len] = hw_rate_to_m_rate(a->data_rate); + rt_len += 1; + } + + /* channel & flags, Required Alignment: 2 bytes */ + if (1) { + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_CHANNEL); + rt_len += (rt_len % 2); /* Alignment */ + + tmp_16bit = CHAN2FREQ(rtw_get_oper_ch(padapter)); + _rtw_memcpy(&hdr_buf[rt_len], &tmp_16bit, 2); + rt_len += 2; + + /* channel flags */ + tmp_16bit = 0; + if (pHalData->current_band_type == 0) + tmp_16bit |= cpu_to_le16(IEEE80211_CHAN_2GHZ); + else + tmp_16bit |= cpu_to_le16(IEEE80211_CHAN_5GHZ); + + if (a->data_rate <= DESC_RATE11M) { + /* CCK */ + tmp_16bit |= cpu_to_le16(IEEE80211_CHAN_CCK); + } else { + /* OFDM */ + tmp_16bit |= cpu_to_le16(IEEE80211_CHAN_OFDM); + } + + if (rtw_get_oper_bw(padapter) == CHANNEL_WIDTH_10) { + /* 10Mhz Channel Width */ + tmp_16bit |= cpu_to_le16(IEEE80211_CHAN_HALF); + } + + if (rtw_get_oper_bw(padapter) == CHANNEL_WIDTH_5) { + /* 5Mhz Channel Width */ + tmp_16bit |= cpu_to_le16(IEEE80211_CHAN_QUARTER); + } + _rtw_memcpy(&hdr_buf[rt_len], &tmp_16bit, 2); + rt_len += 2; + } + + /* dBm Antenna Signal */ + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_DBM_ANTSIGNAL); + hdr_buf[rt_len] = a->phy_info.recv_signal_power; + rt_len += 1; + +#if 0 + /* dBm Antenna Noise */ + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_DBM_ANTNOISE); + hdr_buf[rt_len] = 0; + rt_len += 1; +#endif +#if 0 + /* Signal Quality, Required Alignment: 2 bytes */ + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_LOCK_QUALITY); + if (!IS_ALIGNED(rt_len, 2)) + rt_len++; + hdr_buf[rt_len] = a->phy_info.signal_quality; + rt_len += 2; + +#endif + +#if 0 + /* Antenna */ + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_ANTENNA); + hdr_buf[rt_len] = 0; /* pHalData->rf_type; */ + rt_len += 1; +#endif +#if 0 + /* RX flags, Required Alignment: 2 bytes */ + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_RX_FLAGS); + tmp_16bit = 0; + _rtw_memcpy(&hdr_buf[rt_len], &tmp_16bit, 2); + rt_len += 2; +#endif + + /* MCS information, Required Alignment: 1 bytes */ + if (a->data_rate >= DESC_RATEMCS0 && a->data_rate <= DESC_RATEMCS31) { + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_MCS); + /* Structure u8 known, u8 flags, u8 mcs */ + + /* known.bandwidth */ + hdr_buf[rt_len] |= IEEE80211_RADIOTAP_MCS_HAVE_BW; + if (moif->u.snif_info.ofdm_bw) + hdr_buf[rt_len + 1] |= IEEE80211_RADIOTAP_MCS_BW_40; + if (a->bw == CHANNEL_WIDTH_40) + hdr_buf[rt_len + 1] |= IEEE80211_RADIOTAP_MCS_BW_40; + else + hdr_buf[rt_len + 1] |= IEEE80211_RADIOTAP_MCS_BW_20; + + + /* known.guard interval */ + hdr_buf[rt_len] |= IEEE80211_RADIOTAP_MCS_HAVE_GI; + if (moif->u.snif_info.sgi) { + hdr_buf[rt_len + 1] |= IEEE80211_RADIOTAP_MCS_SGI; + } else { + hdr_buf[rt_len + 1] |= ((a->sgi & 0x01) << 2); + } + + /* FEC Type */ + hdr_buf[rt_len] |= IEEE80211_RADIOTAP_MCS_HAVE_FEC; + if (moif->u.snif_info.ldpc) { + hdr_buf[rt_len + 1] |= ((moif->u.snif_info.ldpc & 0x01) << 4); + } else { + hdr_buf[rt_len + 1] |= ((a->ldpc & 0x01) << 4); + } + + /* STBC */ + hdr_buf[rt_len] |= IEEE80211_RADIOTAP_MCS_HAVE_STBC; + if (moif->u.snif_info.stbc) { + hdr_buf[rt_len + 1] |= ((moif->u.snif_info.stbc & 0x03) << 5); + } else { + hdr_buf[rt_len + 1] |= ((a->stbc & 0x03) << 5); + } + + /* known.MCS index */ + hdr_buf[rt_len] |= IEEE80211_RADIOTAP_MCS_HAVE_MCS; + + /* u8 mcs */ + hdr_buf[rt_len + 2] = a->data_rate - DESC_RATEMCS0; + + rt_len += 3; + } + + /* AMPDU, Required Alignment: 4 bytes */ + if (a->ampdu) { + static u32 ref_num = 0x10000000; + static u8 ppdu_cnt = 0; + + /* Structure u32 reference number, u16 flags, u8 delimiter CRC value, u8 reserved */ + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_AMPDU_STATUS); + if (!IS_ALIGNED(rt_len, 4)) + rt_len = ((rt_len + 3) & 0xFFFC); /* Alignment */ + + /* u32 reference number */ + if (a->ppdu_cnt != ppdu_cnt) { + ppdu_cnt = a->ppdu_cnt; + ref_num += 1; + } + tmp_32bit = cpu_to_le32(ref_num); + _rtw_memcpy(&hdr_buf[rt_len], &tmp_32bit, 4); + rt_len += 4; + + /* u16 flags */ + tmp_16bit = 0; + if (0) { + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_AMPDU_REPORT_ZEROLEN); + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_AMPDU_IS_ZEROLEN); + } + + if (0) { + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_AMPDU_IS_LAST); + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_AMPDU_LAST_KNOWN); + } + + if (0) { + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_AMPDU_DELIM_CRC_ERR); + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_AMPDU_DELIM_CRC_KNOWN); + } + + if (a->ampdu_eof) { + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_AMPDU_EOF_KNOWN); + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_AMPDU_EOF); + } + + _rtw_memcpy(&hdr_buf[rt_len], &tmp_16bit, 2); + rt_len += 2; + + /* u8 delimiter CRC value, u8 reserved */ + rt_len += 2; + } + + /* VHT, Required Alignment: 2 bytes */ + if (a->data_rate >= DESC_RATEVHTSS1MCS0 && a->data_rate <= DESC_RATEVHTSS4MCS9) { + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_VHT); + + rt_len += (rt_len % 2); /* Alignment */ + + /* Structure + u16 known, u8 flags, u8 bandwidth, u8 mcs_nss[4], + u8 coding, u8 group_id, u16 partial_aid */ + + tmp_16bit = 0; + + /* STBC */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_STBC); + if (moif->u.snif_info.stbc) { + hdr_buf[rt_len + 2] |= IEEE80211_RADIOTAP_VHT_FLAG_STBC; + } else { + hdr_buf[rt_len + 2] |= (a->stbc & 0x01); + } + + /* TXOP_PS_NOT_ALLOWED */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_TXOP_PS_NA); + if (moif->u.snif_info.vht_txop_not_allow) { + hdr_buf[rt_len + 2] |= IEEE80211_RADIOTAP_VHT_FLAG_TXOP_PS_NA; + } + + + /* Guard interval */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_GI); + if (moif->u.snif_info.sgi) { + hdr_buf[rt_len + 2] |= IEEE80211_RADIOTAP_VHT_FLAG_SGI; + } else { + hdr_buf[rt_len + 2] |= ((a->sgi & 0x01) << 2); + } + + /* Short GI NSYM */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_SGI_NSYM_DIS); + if (moif->u.snif_info.vht_nsym_dis) { + hdr_buf[rt_len + 2] |= IEEE80211_RADIOTAP_VHT_FLAG_SGI_NSYM_M10_9; + } + + /* LDPC extra OFDM symbol */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_LDPC_EXTRA_OFDM_SYM); + if (moif->u.snif_info.vht_ldpc_extra) { + hdr_buf[rt_len + 2] |= IEEE80211_RADIOTAP_VHT_FLAG_LDPC_EXTRA_OFDM_SYM; + } else { + hdr_buf[rt_len + 2] |= ((a->ldpc & 0x01) << 4); + } + + /* Short GI NSYM */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_BEAMFORMED); + if (moif->u.snif_info.vht_beamformed) { + hdr_buf[rt_len + 2] |= IEEE80211_RADIOTAP_VHT_FLAG_BEAMFORMED; + } + + /* know.Bandwidth */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_BANDWIDTH); + + /* Group ID */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_GROUP_ID); + + /* Partial AID */ + tmp_16bit |= cpu_to_le16(IEEE80211_RADIOTAP_VHT_KNOWN_PARTIAL_AID); + + _rtw_memcpy(&hdr_buf[rt_len], &tmp_16bit, 2); + rt_len += 3; + + /* u8 bandwidth */ + if (moif->u.snif_info.ofdm_bw) + tmp_8bit = moif->u.snif_info.ofdm_bw; + else + tmp_8bit = a->bw; + + switch (tmp_8bit) { + case CHANNEL_WIDTH_20: + hdr_buf[rt_len] |= 0; + break; + case CHANNEL_WIDTH_40: + hdr_buf[rt_len] |= 1; + break; + case CHANNEL_WIDTH_80: + hdr_buf[rt_len] |= 4; + break; + case CHANNEL_WIDTH_160: + hdr_buf[rt_len] |= 11; + break; + default: + hdr_buf[rt_len] |= 0; + } + rt_len += 1; + + /* u8 mcs_nss[4] */ + if ((DESC_RATEVHTSS1MCS0 <= a->data_rate) && + (a->data_rate <= DESC_RATEVHTSS4MCS9)) { + /* User 0 */ + /* MCS */ + hdr_buf[rt_len] = ((a->data_rate - DESC_RATEVHTSS1MCS0) % 10) << 4; + /* NSS */ + hdr_buf[rt_len] |= (((a->data_rate - DESC_RATEVHTSS1MCS0) / 10) + 1); + } + rt_len += 4; + + /* u8 coding, phystat? */ + hdr_buf[rt_len] = 0; + rt_len += 1; + + /* u8 group_id */ + hdr_buf[rt_len] = moif->u.snif_info.vht_group_id; + rt_len += 1; + + /* u16 partial_aid */ + tmp_16bit = cpu_to_le16(moif->u.snif_info.vht_nsts_aid); + _rtw_memcpy(&hdr_buf[rt_len], &tmp_16bit, 2); + rt_len += 2; + } + + /* frame timestamp, Required Alignment: 8 bytes */ + if (0) { //(a->free_cnt) { + rtap_hdr->it_present |= BIT(IEEE80211_RADIOTAP_TIMESTAMP); + if (!IS_ALIGNED(rt_len, 8)) + rt_len = ((rt_len + 7) & 0xFFF8); /* Alignment */ + + /* u64 timestamp */ + tmp_64bit = cpu_to_le64(a->free_cnt); + _rtw_memcpy(&hdr_buf[rt_len], &tmp_64bit, 8); + rt_len += 8; + + /* u16 accuracy */ + tmp_16bit = cpu_to_le16(22); + _rtw_memcpy(&hdr_buf[rt_len], &tmp_16bit, 2); + rt_len += 2; + + /* u8 unit/position */ + hdr_buf[rt_len] |= IEEE80211_RADIOTAP_TIMESTAMP_UNIT_US; + rt_len += 1; + + /* u8 flags */ + hdr_buf[rt_len] |= IEEE80211_RADIOTAP_TIMESTAMP_FLAG_32BIT; + hdr_buf[rt_len] |= IEEE80211_RADIOTAP_TIMESTAMP_FLAG_ACCURACY; + rt_len += 1; + } + + /* each antenna information */ +#if 0 + if (rx_cnt > 1) { + for (i = 0; i <= rx_cnt; i++) { + /* dBm Antenna Signal */ + hdr_buf[rt_len] = a->phy_info.rx_mimo_signal_strength[i]; + rt_len += 1; + + /* Signal Quality */ + if (!IS_ALIGNED(rt_len, 2)) + rt_len++; + hdr_buf[rt_len] = cpu_to_le16(a->phy_info.rx_mimo_signal_quality[i]); + rt_len += 2; + + /* Antenna */ + hdr_buf[rt_len] = i; /* pHalData->rf_type; */ + rt_len += 1; + } + } +#endif + + /* push to skb */ + pskb = (_pkt *)buf; + if (skb_headroom(pskb) < rt_len) { + RTW_INFO("%s:%d %s headroom is too small.\n", __FILE__, __LINE__, __func__); + ret = _FAIL; + return ret; + } + + ptr = skb_push(pskb, rt_len); + if (ptr) { + rtap_hdr->it_len = cpu_to_le16(rt_len); + rtap_hdr->it_present = cpu_to_le32(rtap_hdr->it_present); + memcpy(ptr, rtap_hdr, rt_len); + } else + ret = _FAIL; + + return ret; + +} + +void rx_query_moinfo(struct rx_pkt_attrib *a, u8 *desc) +{ + switch (a->drvinfo_sz) { + case 40: + _rtw_memcpy(a->moif, &desc[32], 8); + break; + case 48: + _rtw_memcpy(a->moif, &desc[32], 12); + break; + case 32: + /* passthrough */ + default: + break; + } +} + +#endif /* CONFIG_WIFI_MONITOR */ diff --git a/core/monitor/rtw_radiotap.h b/core/monitor/rtw_radiotap.h new file mode 100644 index 0000000..affacd1 --- /dev/null +++ b/core/monitor/rtw_radiotap.h @@ -0,0 +1,63 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_RADIOTAP_H_ +#define __RTW_RADIOTAP_H_ + +struct mon_reg_backup { + /* flags */ + u8 known_rcr:1; + u8 known_drvinfo:1; + u8 known_rxfilter:1; + u8 known_misc0:1; + /* data */ + u8 drvinfo; + u16 rxfilter0; + u16 rxfilter1; + u16 rxfilter2; + u32 rcr; + u32 misc0; +}; + +struct moinfo { + union { + struct { + u32 sgi:1; + u32 ldpc:1; + u32 stbc:2; + u32 not_sounding:1; + u32 ofdm_bw:2; + u32 vht_group_id:2; + u32 vht_nsts_aid:12; + u32 vht_txop_not_allow:1; + u32 vht_nsym_dis:1; + u32 vht_ldpc_extra:1; + u32 vht_su_mcs:12; + u32 vht_beamformed:1; + }snif_info; + + struct { + u32 A; + u32 B; + u32 C; + }plcp_info; + }u; +}; + +sint rtw_fill_radiotap_hdr(_adapter *padapter, struct rx_pkt_attrib *a, u8 *buf); + +void rx_query_moinfo(struct rx_pkt_attrib *a, u8 *desc); + +#endif /* __RTW_RADIOTAP_H_ */ + diff --git a/core/rtw_ap.c b/core/rtw_ap.c new file mode 100755 index 0000000..9a85e00 --- /dev/null +++ b/core/rtw_ap.c @@ -0,0 +1,6092 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_AP_C_ + +#include +#include + +#ifdef CONFIG_AP_MODE + +extern unsigned char RTW_WPA_OUI[]; +extern unsigned char WMM_OUI[]; +extern unsigned char WPS_OUI[]; +extern unsigned char P2P_OUI[]; +extern unsigned char WFD_OUI[]; + +void init_mlme_ap_info(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + _rtw_spinlock_init(&pmlmepriv->bcn_update_lock); + /* pmlmeext->bstart_bss = _FALSE; */ +} + +void free_mlme_ap_info(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + stop_ap_mode(padapter); + _rtw_spinlock_free(&pmlmepriv->bcn_update_lock); + +} + +/* +* Set TIM IE +* return length of total TIM IE +*/ +u8 rtw_set_tim_ie(u8 dtim_cnt, u8 dtim_period + , const u8 *tim_bmp, u8 tim_bmp_len, u8 *tim_ie) +{ + u8 *p = tim_ie; + u8 i, n1, n2; + u8 bmp_len; + + if (rtw_bmp_not_empty(tim_bmp, tim_bmp_len)) { + /* find the first nonzero octet in tim_bitmap */ + for (i = 0; i < tim_bmp_len; i++) + if (tim_bmp[i]) + break; + n1 = i & 0xFE; + + /* find the last nonzero octet in tim_bitmap, except octet 0 */ + for (i = tim_bmp_len - 1; i > 0; i--) + if (tim_bmp[i]) + break; + n2 = i; + bmp_len = n2 - n1 + 1; + } else { + n1 = n2 = 0; + bmp_len = 1; + } + + *p++ = WLAN_EID_TIM; + *p++ = 2 + 1 + bmp_len; + *p++ = dtim_cnt; + *p++ = dtim_period; + *p++ = (rtw_bmp_is_set(tim_bmp, tim_bmp_len, 0) ? BIT0 : 0) | n1; + _rtw_memcpy(p, tim_bmp + n1, bmp_len); + +#if 0 + RTW_INFO("n1:%u, n2:%u, bmp_offset:%u, bmp_len:%u\n", n1, n2, n1 / 2, bmp_len); + RTW_INFO_DUMP("tim_ie: ", tim_ie + 2, 2 + 1 + bmp_len); +#endif + return 2 + 2 + 1 + bmp_len; +} + +static void update_BCNTIM(_adapter *padapter) +{ + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork_mlmeext = &(pmlmeinfo->network); + unsigned char *pie = pnetwork_mlmeext->IEs; + +#if 0 + + + /* update TIM IE */ + /* if(rtw_tim_map_anyone_be_set(padapter, pstapriv->tim_bitmap)) */ +#endif + if (_TRUE) { + u8 *p, *dst_ie, *premainder_ie = NULL, *pbackup_remainder_ie = NULL; + uint offset, tmp_len, tim_ielen, tim_ie_offset, remainder_ielen; + + p = rtw_get_ie(pie + _FIXED_IE_LENGTH_, _TIM_IE_, &tim_ielen, pnetwork_mlmeext->IELength - _FIXED_IE_LENGTH_); + if (p != NULL && tim_ielen > 0) { + tim_ielen += 2; + + premainder_ie = p + tim_ielen; + + tim_ie_offset = (sint)(p - pie); + + remainder_ielen = pnetwork_mlmeext->IELength - tim_ie_offset - tim_ielen; + + /*append TIM IE from dst_ie offset*/ + dst_ie = p; + } else { + tim_ielen = 0; + + /*calculate head_len*/ + offset = _FIXED_IE_LENGTH_; + + /* get ssid_ie len */ + p = rtw_get_ie(pie + _BEACON_IE_OFFSET_, _SSID_IE_, &tmp_len, (pnetwork_mlmeext->IELength - _BEACON_IE_OFFSET_)); + if (p != NULL) + offset += tmp_len + 2; + + /*get supported rates len*/ + p = rtw_get_ie(pie + _BEACON_IE_OFFSET_, _SUPPORTEDRATES_IE_, &tmp_len, (pnetwork_mlmeext->IELength - _BEACON_IE_OFFSET_)); + if (p != NULL) + offset += tmp_len + 2; + + /*DS Parameter Set IE, len=3*/ + offset += 3; + + premainder_ie = pie + offset; + + remainder_ielen = pnetwork_mlmeext->IELength - offset - tim_ielen; + + /*append TIM IE from offset*/ + dst_ie = pie + offset; + + } + + if (remainder_ielen > 0) { + pbackup_remainder_ie = rtw_malloc(remainder_ielen); + if (pbackup_remainder_ie && premainder_ie) + _rtw_memcpy(pbackup_remainder_ie, premainder_ie, remainder_ielen); + } + + /* append TIM IE */ + dst_ie += rtw_set_tim_ie(0, 1, pstapriv->tim_bitmap, pstapriv->aid_bmp_len, dst_ie); + + /*copy remainder IE*/ + if (pbackup_remainder_ie) { + _rtw_memcpy(dst_ie, pbackup_remainder_ie, remainder_ielen); + + rtw_mfree(pbackup_remainder_ie, remainder_ielen); + } + + offset = (uint)(dst_ie - pie); + pnetwork_mlmeext->IELength = offset + remainder_ielen; + + } +} + +void rtw_add_bcn_ie(_adapter *padapter, WLAN_BSSID_EX *pnetwork, u8 index, u8 *data, u8 len) +{ + PNDIS_802_11_VARIABLE_IEs pIE; + u8 bmatch = _FALSE; + u8 *pie = pnetwork->IEs; + u8 *p = NULL, *dst_ie = NULL, *premainder_ie = NULL, *pbackup_remainder_ie = NULL; + u32 i, offset, ielen = 0, ie_offset, remainder_ielen = 0; + + for (i = sizeof(NDIS_802_11_FIXED_IEs); i < pnetwork->IELength;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pnetwork->IEs + i); + + if (pIE->ElementID > index) + break; + else if (pIE->ElementID == index) { /* already exist the same IE */ + p = (u8 *)pIE; + ielen = pIE->Length; + bmatch = _TRUE; + break; + } + + p = (u8 *)pIE; + ielen = pIE->Length; + i += (pIE->Length + 2); + } + + if (p != NULL && ielen > 0) { + ielen += 2; + + premainder_ie = p + ielen; + + ie_offset = (sint)(p - pie); + + remainder_ielen = pnetwork->IELength - ie_offset - ielen; + + if (bmatch) + dst_ie = p; + else + dst_ie = (p + ielen); + } + + if (dst_ie == NULL) + return; + + if (remainder_ielen > 0) { + pbackup_remainder_ie = rtw_malloc(remainder_ielen); + if (pbackup_remainder_ie && premainder_ie) + _rtw_memcpy(pbackup_remainder_ie, premainder_ie, remainder_ielen); + } + + *dst_ie++ = index; + *dst_ie++ = len; + + _rtw_memcpy(dst_ie, data, len); + dst_ie += len; + + /* copy remainder IE */ + if (pbackup_remainder_ie) { + _rtw_memcpy(dst_ie, pbackup_remainder_ie, remainder_ielen); + + rtw_mfree(pbackup_remainder_ie, remainder_ielen); + } + + offset = (uint)(dst_ie - pie); + pnetwork->IELength = offset + remainder_ielen; +} + +void rtw_remove_bcn_ie(_adapter *padapter, WLAN_BSSID_EX *pnetwork, u8 index) +{ + u8 *p, *dst_ie = NULL, *premainder_ie = NULL, *pbackup_remainder_ie = NULL; + uint offset, ielen, ie_offset, remainder_ielen = 0; + u8 *pie = pnetwork->IEs; + + p = rtw_get_ie(pie + _FIXED_IE_LENGTH_, index, &ielen, pnetwork->IELength - _FIXED_IE_LENGTH_); + if (p != NULL && ielen > 0) { + ielen += 2; + + premainder_ie = p + ielen; + + ie_offset = (sint)(p - pie); + + remainder_ielen = pnetwork->IELength - ie_offset - ielen; + + dst_ie = p; + } else + return; + + if (remainder_ielen > 0) { + pbackup_remainder_ie = rtw_malloc(remainder_ielen); + if (pbackup_remainder_ie && premainder_ie) + _rtw_memcpy(pbackup_remainder_ie, premainder_ie, remainder_ielen); + } + + /* copy remainder IE */ + if (pbackup_remainder_ie) { + _rtw_memcpy(dst_ie, pbackup_remainder_ie, remainder_ielen); + + rtw_mfree(pbackup_remainder_ie, remainder_ielen); + } + + offset = (uint)(dst_ie - pie); + pnetwork->IELength = offset + remainder_ielen; +} + + +u8 chk_sta_is_alive(struct sta_info *psta); +u8 chk_sta_is_alive(struct sta_info *psta) +{ + u8 ret = _FALSE; +#ifdef DBG_EXPIRATION_CHK + RTW_INFO("sta:"MAC_FMT", rssi:%d, rx:"STA_PKTS_FMT", expire_to:%u, %s%ssq_len:%u\n" + , MAC_ARG(psta->cmn.mac_addr) + , psta->cmn.rssi_stat.rssi + /* , STA_RX_PKTS_ARG(psta) */ + , STA_RX_PKTS_DIFF_ARG(psta) + , psta->expire_to + , psta->state & WIFI_SLEEP_STATE ? "PS, " : "" + , psta->state & WIFI_STA_ALIVE_CHK_STATE ? "SAC, " : "" + , psta->sleepq_len + ); +#endif + + /* if(sta_last_rx_pkts(psta) == sta_rx_pkts(psta)) */ + if ((psta->sta_stats.last_rx_data_pkts + psta->sta_stats.last_rx_ctrl_pkts) == (psta->sta_stats.rx_data_pkts + psta->sta_stats.rx_ctrl_pkts)) { +#if 0 + if (psta->state & WIFI_SLEEP_STATE) + ret = _TRUE; +#endif + } else + ret = _TRUE; + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(psta->padapter)) { + u8 bcn_alive, hwmp_alive; + + hwmp_alive = (psta->sta_stats.rx_hwmp_pkts != + psta->sta_stats.last_rx_hwmp_pkts); + bcn_alive = (psta->sta_stats.rx_beacon_pkts != + psta->sta_stats.last_rx_beacon_pkts); + /* The reference for nexthop_lookup */ + psta->alive = ret || hwmp_alive || bcn_alive; + /* The reference for expire_timeout_chk */ + /* Exclude bcn_alive to avoid a misjudge condition + that a peer unexpectedly leave and restart quickly*/ + ret = ret || hwmp_alive; + } +#endif + + sta_update_last_rx_pkts(psta); + + return ret; +} + +/** + * issue_aka_chk_frame - issue active keep alive check frame + * aka = active keep alive + */ +#ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK +static int issue_aka_chk_frame(_adapter *adapter, struct sta_info *psta) +{ + int ret = _FAIL; + u8 *target_addr = psta->cmn.mac_addr; + + if (MLME_IS_AP(adapter)) { + /* issue null data to check sta alive */ + if (psta->state & WIFI_SLEEP_STATE) + ret = issue_nulldata(adapter, target_addr, 0, 1, 50); + else + ret = issue_nulldata(adapter, target_addr, 0, 3, 50); + } + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + struct rtw_mesh_path *mpath; + + rtw_rcu_read_lock(); + mpath = rtw_mesh_path_lookup(adapter, target_addr); + if (!mpath) { + mpath = rtw_mesh_path_add(adapter, target_addr); + if (IS_ERR(mpath)) { + rtw_rcu_read_unlock(); + RTW_ERR(FUNC_ADPT_FMT" rtw_mesh_path_add for "MAC_FMT" fail.\n", + FUNC_ADPT_ARG(adapter), MAC_ARG(target_addr)); + return _FAIL; + } + } + if (mpath->flags & RTW_MESH_PATH_ACTIVE) + ret = _SUCCESS; + else { + u8 flags = RTW_PREQ_Q_F_START | RTW_PREQ_Q_F_PEER_AKA; + /* issue PREQ to check peer alive */ + rtw_mesh_queue_preq(mpath, flags); + ret = _FALSE; + } + rtw_rcu_read_unlock(); + } +#endif + return ret; +} +#endif + +#ifdef RTW_CONFIG_RFREG18_WA +static void rtw_check_restore_rf18(_adapter *padapter) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + u32 reg; + u8 union_ch = 0, union_bw = 0, union_offset = 0, setchbw = _FALSE; + + reg = rtw_hal_read_rfreg(padapter, 0, 0x18, 0x3FF); + if ((reg & 0xFF) == 0) + setchbw = _TRUE; + reg = rtw_hal_read_rfreg(padapter, 1, 0x18, 0x3FF); + if ((reg & 0xFF) == 0) + setchbw = _TRUE; + + if (setchbw) { + if (!rtw_mi_get_ch_setting_union(padapter, &union_ch, &union_bw, &union_offset)) { + RTW_INFO("Hit RF(0x18)=0!! restore original channel setting.\n"); + union_ch = pmlmeext->cur_channel; + union_offset = pmlmeext->cur_ch_offset ; + union_bw = pmlmeext->cur_bwmode; + } else { + RTW_INFO("Hit RF(0x18)=0!! set ch(%x) offset(%x) bwmode(%x)\n", union_ch, union_offset, union_bw); + } + /* Initial the channel_bw setting procedure. */ + pHalData->current_channel = 0; + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + } +} +#endif + +void expire_timeout_chk(_adapter *padapter) +{ + _irqL irqL; + _list *phead, *plist; + u8 updated = _FALSE; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 chk_alive_num = 0; + char chk_alive_list[NUM_STA]; + int i; + int stainfo_offset; + u8 flush_num = 0; + char flush_list[NUM_STA]={0}; + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter) + && check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) + ) { + struct rtw_mesh_cfg *mcfg = &padapter->mesh_cfg; + + rtw_mesh_path_expire(padapter); + + /* TBD: up layer timeout mechanism */ + /* if (!mcfg->plink_timeout) + return; */ +#ifndef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + return; +#endif + } +#endif + +#ifdef CONFIG_RTW_WDS + rtw_wds_path_expire(padapter); +#endif + +#ifdef CONFIG_MCC_MODE + /* then driver may check fail due to not recv client's frame under sitesurvey, + * don't expire timeout chk under MCC under sitesurvey */ + + if (rtw_hal_mcc_link_status_chk(padapter, __func__) == _FALSE) + return; +#endif + + _enter_critical_bh(&pstapriv->auth_list_lock, &irqL); + + phead = &pstapriv->auth_list; + plist = get_next(phead); + + /* check auth_queue */ +#ifdef DBG_EXPIRATION_CHK + if (rtw_end_of_queue_search(phead, plist) == _FALSE) { + RTW_INFO(FUNC_ADPT_FMT" auth_list, cnt:%u\n" + , FUNC_ADPT_ARG(padapter), pstapriv->auth_list_cnt); + } +#endif + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, auth_list); + + plist = get_next(plist); + + +#ifdef CONFIG_ATMEL_RC_PATCH + if (_rtw_memcmp((void *)(pstapriv->atmel_rc_pattern), (void *)(psta->cmn.mac_addr), ETH_ALEN) == _TRUE) + continue; + if (psta->flag_atmel_rc) + continue; +#endif + if (psta->expire_to > 0) { + psta->expire_to--; + if (psta->expire_to == 0) { + stainfo_offset = rtw_stainfo_offset(pstapriv, psta); + if (stainfo_offset_valid(stainfo_offset)) + flush_list[flush_num++] = stainfo_offset; + else + rtw_warn_on(1); + } + } + + } + + _exit_critical_bh(&pstapriv->auth_list_lock, &irqL); + for (i = 0; i < flush_num; i++) { + psta = rtw_get_stainfo_by_offset(pstapriv, flush_list[i]); + RTW_INFO(FUNC_ADPT_FMT" auth expire "MAC_FMT"\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr)); + rtw_free_stainfo(padapter, psta); + psta = NULL; + } + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + /* check asoc_queue */ +#ifdef DBG_EXPIRATION_CHK + if (rtw_end_of_queue_search(phead, plist) == _FALSE) { + RTW_INFO(FUNC_ADPT_FMT" asoc_list, cnt:%u\n" + , FUNC_ADPT_ARG(padapter), pstapriv->asoc_list_cnt); + } +#endif + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); +#ifdef CONFIG_ATMEL_RC_PATCH + RTW_INFO("%s:%d psta=%p, %02x,%02x||%02x,%02x \n\n", __func__, __LINE__, + psta, pstapriv->atmel_rc_pattern[0], pstapriv->atmel_rc_pattern[5], psta->cmn.mac_addr[0], psta->cmn.mac_addr[5]); + if (_rtw_memcmp((void *)pstapriv->atmel_rc_pattern, (void *)(psta->cmn.mac_addr), ETH_ALEN) == _TRUE) + continue; + if (psta->flag_atmel_rc) + continue; + RTW_INFO("%s: debug line:%d\n", __func__, __LINE__); +#endif +#ifdef CONFIG_AUTO_AP_MODE + if (psta->isrc) + continue; +#endif + if (chk_sta_is_alive(psta) || !psta->expire_to) { + psta->expire_to = pstapriv->expire_to; + psta->keep_alive_trycnt = 0; + #if !defined(CONFIG_ACTIVE_KEEP_ALIVE_CHECK) && defined(CONFIG_80211N_HT) + psta->under_exist_checking = 0; + #endif + } else + psta->expire_to--; + +#if !defined(CONFIG_ACTIVE_KEEP_ALIVE_CHECK) && defined(CONFIG_80211N_HT) + if ((psta->flags & WLAN_STA_HT) && (psta->htpriv.agg_enable_bitmap || psta->under_exist_checking)) { + /* check sta by delba(addba) for 11n STA */ + /* ToDo: use CCX report to check for all STAs */ + /* RTW_INFO("asoc check by DELBA/ADDBA! (pstapriv->expire_to=%d s)(psta->expire_to=%d s), [%02x, %d]\n", pstapriv->expire_to*2, psta->expire_to*2, psta->htpriv.agg_enable_bitmap, psta->under_exist_checking); */ + if (psta->expire_to <= (pstapriv->expire_to - 50)) { + RTW_INFO("asoc expire by DELBA/ADDBA! (%d s)\n", (pstapriv->expire_to - psta->expire_to) * 2); + psta->under_exist_checking = 0; + psta->expire_to = 0; + } else if (psta->expire_to <= (pstapriv->expire_to - 3) && (psta->under_exist_checking == 0)) { + RTW_INFO("asoc check by DELBA/ADDBA! (%d s)\n", (pstapriv->expire_to - psta->expire_to) * 2); + psta->under_exist_checking = 1; + /* tear down TX AMPDU */ + send_delba(padapter, 1, psta->cmn.mac_addr);/* */ /* originator */ + psta->htpriv.agg_enable_bitmap = 0x0;/* reset */ + psta->htpriv.candidate_tid_bitmap = 0x0;/* reset */ + } + } +#endif /* !defined(CONFIG_ACTIVE_KEEP_ALIVE_CHECK) && defined(CONFIG_80211N_HT) */ + + if (psta->expire_to <= 0) { + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + if (padapter->registrypriv.wifi_spec == 1) { + psta->expire_to = pstapriv->expire_to; + continue; + } + +#ifndef CONFIG_ACTIVE_KEEP_ALIVE_CHECK +#ifdef CONFIG_80211N_HT + +#define KEEP_ALIVE_TRYCNT (3) + + if (psta->keep_alive_trycnt > 0 && psta->keep_alive_trycnt <= KEEP_ALIVE_TRYCNT) { + if (psta->state & WIFI_STA_ALIVE_CHK_STATE) + psta->state ^= WIFI_STA_ALIVE_CHK_STATE; + else + psta->keep_alive_trycnt = 0; + + } else if ((psta->keep_alive_trycnt > KEEP_ALIVE_TRYCNT) && !(psta->state & WIFI_STA_ALIVE_CHK_STATE)) + psta->keep_alive_trycnt = 0; + if ((psta->htpriv.ht_option == _TRUE) && (psta->htpriv.ampdu_enable == _TRUE)) { + uint priority = 1; /* test using BK */ + u8 issued = 0; + + /* issued = (psta->htpriv.agg_enable_bitmap>>priority)&0x1; */ + issued |= (psta->htpriv.candidate_tid_bitmap >> priority) & 0x1; + + if (0 == issued) { + if (!(psta->state & WIFI_STA_ALIVE_CHK_STATE)) { + psta->htpriv.candidate_tid_bitmap |= BIT((u8)priority); + + if (psta->state & WIFI_SLEEP_STATE) + psta->expire_to = 2; /* 2x2=4 sec */ + else + psta->expire_to = 1; /* 2 sec */ + + psta->state |= WIFI_STA_ALIVE_CHK_STATE; + + /* add_ba_hdl(padapter, (u8*)paddbareq_parm); */ + + RTW_INFO("issue addba_req to check if sta alive, keep_alive_trycnt=%d\n", psta->keep_alive_trycnt); + + issue_addba_req(padapter, psta->cmn.mac_addr, (u8)priority); + + _set_timer(&psta->addba_retry_timer, ADDBA_TO); + + psta->keep_alive_trycnt++; + + continue; + } + } + } + if (psta->keep_alive_trycnt > 0 && psta->state & WIFI_STA_ALIVE_CHK_STATE) { + psta->keep_alive_trycnt = 0; + psta->state ^= WIFI_STA_ALIVE_CHK_STATE; + RTW_INFO("change to another methods to check alive if staion is at ps mode\n"); + } + +#endif /* CONFIG_80211N_HT */ +#endif /* CONFIG_ACTIVE_KEEP_ALIVE_CHECK */ + if (psta->state & WIFI_SLEEP_STATE) { + if (!(psta->state & WIFI_STA_ALIVE_CHK_STATE)) { + /* to check if alive by another methods if staion is at ps mode. */ + psta->expire_to = pstapriv->expire_to; + psta->state |= WIFI_STA_ALIVE_CHK_STATE; + + /* RTW_INFO("alive chk, sta:" MAC_FMT " is at ps mode!\n", MAC_ARG(psta->cmn.mac_addr)); */ + + /* to update bcn with tim_bitmap for this station */ + rtw_tim_map_set(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0); + + if (!pmlmeext->active_keep_alive_check) + continue; + } + } + + { + int stainfo_offset; + + stainfo_offset = rtw_stainfo_offset(pstapriv, psta); + if (stainfo_offset_valid(stainfo_offset)) + chk_alive_list[chk_alive_num++] = stainfo_offset; + continue; + } + } else { + /* TODO: Aging mechanism to digest frames in sleep_q to avoid running out of xmitframe */ + if (psta->sleepq_len > (NR_XMITFRAME / pstapriv->asoc_list_cnt) + && padapter->xmitpriv.free_xmitframe_cnt < ((NR_XMITFRAME / pstapriv->asoc_list_cnt) / 2) + ) { + RTW_INFO(FUNC_ADPT_FMT" sta:"MAC_FMT", sleepq_len:%u, free_xmitframe_cnt:%u, asoc_list_cnt:%u, clear sleep_q\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , psta->sleepq_len, padapter->xmitpriv.free_xmitframe_cnt, pstapriv->asoc_list_cnt); + wakeup_sta_to_xmit(padapter, psta); + } + } + } + + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + if (chk_alive_num) { +#if defined(CONFIG_ACTIVE_KEEP_ALIVE_CHECK) + u8 backup_ch = 0, backup_bw = 0, backup_offset = 0; + u8 union_ch = 0, union_bw = 0, union_offset = 0; + u8 switch_channel_by_drv = _TRUE; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; +#endif + char del_asoc_list[NUM_STA]; + + _rtw_memset(del_asoc_list, NUM_STA, NUM_STA); + + #ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + if (pmlmeext->active_keep_alive_check) { + #ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + /* driver doesn't switch channel under MCC */ + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + switch_channel_by_drv = _FALSE; + } + #endif + + if (!rtw_mi_get_ch_setting_union(padapter, &union_ch, &union_bw, &union_offset) + || pmlmeext->cur_channel != union_ch) + switch_channel_by_drv = _FALSE; + + /* switch to correct channel of current network before issue keep-alive frames */ + if (switch_channel_by_drv == _TRUE && rtw_get_oper_ch(padapter) != pmlmeext->cur_channel) { + backup_ch = rtw_get_oper_ch(padapter); + backup_bw = rtw_get_oper_bw(padapter); + backup_offset = rtw_get_oper_choffset(padapter); + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + } + } + #endif /* CONFIG_ACTIVE_KEEP_ALIVE_CHECK */ + + /* check loop */ + for (i = 0; i < chk_alive_num; i++) { + #ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + int ret = _FAIL; + #endif + + psta = rtw_get_stainfo_by_offset(pstapriv, chk_alive_list[i]); + + #ifdef CONFIG_ATMEL_RC_PATCH + if (_rtw_memcmp(pstapriv->atmel_rc_pattern, psta->cmn.mac_addr, ETH_ALEN) == _TRUE) + continue; + if (psta->flag_atmel_rc) + continue; + #endif + + if (!(psta->state & WIFI_ASOC_STATE)) + continue; + + #ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + if (pmlmeext->active_keep_alive_check) { + /* issue active keep alive frame to check */ + ret = issue_aka_chk_frame(padapter, psta); + + psta->keep_alive_trycnt++; + if (ret == _SUCCESS) { + RTW_INFO(FUNC_ADPT_FMT" asoc check, "MAC_FMT" is alive\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr)); + psta->expire_to = pstapriv->expire_to; + psta->keep_alive_trycnt = 0; + continue; + } else if (psta->keep_alive_trycnt <= 3) { + RTW_INFO(FUNC_ADPT_FMT" asoc check, "MAC_FMT" keep_alive_trycnt=%d\n" + , FUNC_ADPT_ARG(padapter) , MAC_ARG(psta->cmn.mac_addr), psta->keep_alive_trycnt); + psta->expire_to = 1; + continue; + } + } + #endif /* CONFIG_ACTIVE_KEEP_ALIVE_CHECK */ + + psta->keep_alive_trycnt = 0; + del_asoc_list[i] = chk_alive_list[i]; + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&psta->asoc_list) == _FALSE) { + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + STA_SET_MESH_PLINK(psta, NULL); + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + } + + /* delete loop */ + for (i = 0; i < chk_alive_num; i++) { + u8 sta_addr[ETH_ALEN]; + + if (del_asoc_list[i] >= NUM_STA) + continue; + + psta = rtw_get_stainfo_by_offset(pstapriv, del_asoc_list[i]); + _rtw_memcpy(sta_addr, psta->cmn.mac_addr, ETH_ALEN); + + RTW_INFO(FUNC_ADPT_FMT" asoc expire "MAC_FMT", state=0x%x\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr), psta->state); + updated |= ap_free_sta(padapter, psta, _FALSE, WLAN_REASON_DEAUTH_LEAVING, _FALSE); + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + rtw_mesh_expire_peer(padapter, sta_addr); + #endif + } + + #ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + if (pmlmeext->active_keep_alive_check) { + /* back to the original operation channel */ + if (switch_channel_by_drv == _TRUE && backup_ch > 0) + set_channel_bwmode(padapter, backup_ch, backup_offset, backup_bw); + } + #endif + } + +#ifdef RTW_CONFIG_RFREG18_WA + rtw_check_restore_rf18(padapter); +#endif + associated_clients_update(padapter, updated, STA_INFO_UPDATE_ALL); +} + +void rtw_ap_update_sta_ra_info(_adapter *padapter, struct sta_info *psta) +{ + unsigned char sta_band = 0; + u64 tx_ra_bitmap = 0; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + WLAN_BSSID_EX *pcur_network = (WLAN_BSSID_EX *)&pmlmepriv->cur_network.network; + + if (!psta) + return; + + if (!(psta->state & WIFI_ASOC_STATE)) + return; + + rtw_hal_update_sta_ra_info(padapter, psta); + tx_ra_bitmap = psta->cmn.ra_info.ramask; + + if (pcur_network->Configuration.DSConfig > 14) { + + if (tx_ra_bitmap & 0xffff000) + sta_band |= WIRELESS_11_5N; + + if (tx_ra_bitmap & 0xff0) + sta_band |= WIRELESS_11A; + + /* 5G band */ +#ifdef CONFIG_80211AC_VHT + if (psta->vhtpriv.vht_option) + sta_band = WIRELESS_11_5AC; +#endif + } else { + if (tx_ra_bitmap & 0xffff000) + sta_band |= WIRELESS_11_24N; + + if (tx_ra_bitmap & 0xff0) + sta_band |= WIRELESS_11G; + + if (tx_ra_bitmap & 0x0f) + sta_band |= WIRELESS_11B; + } + + psta->wireless_mode = sta_band; + rtw_hal_update_sta_wset(padapter, psta); + RTW_INFO("%s=> mac_id:%d , tx_ra_bitmap:0x%016llx, networkType:0x%02x\n", + __FUNCTION__, psta->cmn.mac_id, tx_ra_bitmap, psta->wireless_mode); +} + +#ifdef CONFIG_BMC_TX_RATE_SELECT +u8 rtw_ap_find_mini_tx_rate(_adapter *adapter) +{ + _irqL irqL; + _list *phead, *plist; + u8 miini_tx_rate = ODM_RATEVHTSS4MCS9, sta_tx_rate; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &adapter->stapriv; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + phead = &pstapriv->asoc_list; + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); + + sta_tx_rate = psta->cmn.ra_info.curr_tx_rate & 0x7F; + if (sta_tx_rate < miini_tx_rate) + miini_tx_rate = sta_tx_rate; + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + return miini_tx_rate; +} + +u8 rtw_ap_find_bmc_rate(_adapter *adapter, u8 tx_rate) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + u8 tx_ini_rate = ODM_RATE6M; + + switch (tx_rate) { + case ODM_RATEVHTSS3MCS9: + case ODM_RATEVHTSS3MCS8: + case ODM_RATEVHTSS3MCS7: + case ODM_RATEVHTSS3MCS6: + case ODM_RATEVHTSS3MCS5: + case ODM_RATEVHTSS3MCS4: + case ODM_RATEVHTSS3MCS3: + case ODM_RATEVHTSS2MCS9: + case ODM_RATEVHTSS2MCS8: + case ODM_RATEVHTSS2MCS7: + case ODM_RATEVHTSS2MCS6: + case ODM_RATEVHTSS2MCS5: + case ODM_RATEVHTSS2MCS4: + case ODM_RATEVHTSS2MCS3: + case ODM_RATEVHTSS1MCS9: + case ODM_RATEVHTSS1MCS8: + case ODM_RATEVHTSS1MCS7: + case ODM_RATEVHTSS1MCS6: + case ODM_RATEVHTSS1MCS5: + case ODM_RATEVHTSS1MCS4: + case ODM_RATEVHTSS1MCS3: + case ODM_RATEMCS15: + case ODM_RATEMCS14: + case ODM_RATEMCS13: + case ODM_RATEMCS12: + case ODM_RATEMCS11: + case ODM_RATEMCS7: + case ODM_RATEMCS6: + case ODM_RATEMCS5: + case ODM_RATEMCS4: + case ODM_RATEMCS3: + case ODM_RATE54M: + case ODM_RATE48M: + case ODM_RATE36M: + case ODM_RATE24M: + tx_ini_rate = ODM_RATE24M; + break; + case ODM_RATEVHTSS3MCS2: + case ODM_RATEVHTSS3MCS1: + case ODM_RATEVHTSS2MCS2: + case ODM_RATEVHTSS2MCS1: + case ODM_RATEVHTSS1MCS2: + case ODM_RATEVHTSS1MCS1: + case ODM_RATEMCS10: + case ODM_RATEMCS9: + case ODM_RATEMCS2: + case ODM_RATEMCS1: + case ODM_RATE18M: + case ODM_RATE12M: + tx_ini_rate = ODM_RATE12M; + break; + case ODM_RATEVHTSS3MCS0: + case ODM_RATEVHTSS2MCS0: + case ODM_RATEVHTSS1MCS0: + case ODM_RATEMCS8: + case ODM_RATEMCS0: + case ODM_RATE9M: + case ODM_RATE6M: + tx_ini_rate = ODM_RATE6M; + break; + case ODM_RATE11M: + case ODM_RATE5_5M: + case ODM_RATE2M: + case ODM_RATE1M: + tx_ini_rate = ODM_RATE1M; + break; + default: + tx_ini_rate = ODM_RATE6M; + break; + } + + if (hal_data->current_band_type == BAND_ON_5G) + if (tx_ini_rate < ODM_RATE6M) + tx_ini_rate = ODM_RATE6M; + + return tx_ini_rate; +} + +void rtw_update_bmc_sta_tx_rate(_adapter *adapter) +{ + struct sta_info *psta = NULL; + u8 tx_rate; + + psta = rtw_get_bcmc_stainfo(adapter); + if (psta == NULL) { + RTW_ERR(ADPT_FMT "could not get bmc_sta !!\n", ADPT_ARG(adapter)); + return; + } + + if (adapter->bmc_tx_rate != MGN_UNKNOWN) { + psta->init_rate = adapter->bmc_tx_rate; + goto _exit; + } + + if (adapter->stapriv.asoc_sta_count <= 2) + goto _exit; + + tx_rate = rtw_ap_find_mini_tx_rate(adapter); + #ifdef CONFIG_BMC_TX_LOW_RATE + tx_rate = rtw_ap_find_bmc_rate(adapter, tx_rate); + #endif + + psta->init_rate = hw_rate_to_m_rate(tx_rate); + +_exit: + RTW_INFO(ADPT_FMT" BMC Tx rate - %s\n", ADPT_ARG(adapter), MGN_RATE_STR(psta->init_rate)); +} +#endif + +void rtw_init_bmc_sta_tx_rate(_adapter *padapter, struct sta_info *psta) +{ +#ifdef CONFIG_BMC_TX_LOW_RATE + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); +#endif + u8 rate_idx = 0; + u8 brate_table[] = {MGN_1M, MGN_2M, MGN_5_5M, MGN_11M, + MGN_6M, MGN_9M, MGN_12M, MGN_18M, MGN_24M, MGN_36M, MGN_48M, MGN_54M}; + + if (!MLME_IS_AP(padapter) && !MLME_IS_MESH(padapter)) + return; + + if (padapter->bmc_tx_rate != MGN_UNKNOWN) + psta->init_rate = padapter->bmc_tx_rate; + else { + #ifdef CONFIG_BMC_TX_LOW_RATE + if (IsEnableHWOFDM(pmlmeext->cur_wireless_mode) && (psta->cmn.ra_info.ramask && 0xFF0)) + rate_idx = get_lowest_rate_idx_ex(psta->cmn.ra_info.ramask, 4); /*from basic rate*/ + else + rate_idx = get_lowest_rate_idx(psta->cmn.ra_info.ramask); /*from basic rate*/ + #else + rate_idx = get_highest_rate_idx(psta->cmn.ra_info.ramask); /*from basic rate*/ + #endif + if (rate_idx < 12) + psta->init_rate = brate_table[rate_idx]; + else + psta->init_rate = MGN_1M; + } + + RTW_INFO(ADPT_FMT" BMC Init Tx rate - %s\n", ADPT_ARG(padapter), MGN_RATE_STR(psta->init_rate)); +} + +void update_bmc_sta(_adapter *padapter) +{ + _irqL irqL; + unsigned char network_type; + int supportRateNum = 0; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + WLAN_BSSID_EX *pcur_network = (WLAN_BSSID_EX *)&pmlmepriv->cur_network.network; + struct sta_info *psta = rtw_get_bcmc_stainfo(padapter); + + if (psta) { + psta->cmn.aid = 0;/* default set to 0 */ +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + psta->qos_option = 1; + else +#endif + psta->qos_option = 0; +#ifdef CONFIG_80211N_HT + psta->htpriv.ht_option = _FALSE; +#endif /* CONFIG_80211N_HT */ + + psta->ieee8021x_blocked = 0; + + _rtw_memset((void *)&psta->sta_stats, 0, sizeof(struct stainfo_stats)); + + /* psta->dot118021XPrivacy = _NO_PRIVACY_; */ /* !!! remove it, because it has been set before this. */ + + supportRateNum = rtw_get_rateset_len((u8 *)&pcur_network->SupportedRates); + network_type = rtw_check_network_type((u8 *)&pcur_network->SupportedRates, supportRateNum, pcur_network->Configuration.DSConfig); + if (IsSupportedTxCCK(network_type)) + network_type = WIRELESS_11B; + else if (network_type == WIRELESS_INVALID) { /* error handling */ + if (pcur_network->Configuration.DSConfig > 14) + network_type = WIRELESS_11A; + else + network_type = WIRELESS_11B; + } + update_sta_basic_rate(psta, network_type); + psta->wireless_mode = network_type; + + rtw_hal_update_sta_ra_info(padapter, psta); + + _enter_critical_bh(&psta->lock, &irqL); + psta->state = WIFI_ASOC_STATE; + _exit_critical_bh(&psta->lock, &irqL); + + rtw_sta_media_status_rpt(padapter, psta, 1); + rtw_init_bmc_sta_tx_rate(padapter, psta); + + } else + RTW_INFO("add_RATid_bmc_sta error!\n"); + +} + +#if defined(CONFIG_80211N_HT) && defined(CONFIG_BEAMFORMING) +void update_sta_info_apmode_ht_bf_cap(_adapter *padapter, struct sta_info *psta) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct ht_priv *phtpriv_ap = &pmlmepriv->htpriv; + struct ht_priv *phtpriv_sta = &psta->htpriv; + + u8 cur_beamform_cap = 0; + + /*Config Tx beamforming setting*/ + if (TEST_FLAG(phtpriv_ap->beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP((u8 *)(&phtpriv_sta->ht_cap))) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE); + /*Shift to BEAMFORMING_HT_BEAMFORMEE_CHNL_EST_CAP*/ + SET_FLAG(cur_beamform_cap, GET_HT_CAP_TXBF_CHNL_ESTIMATION_NUM_ANTENNAS((u8 *)(&phtpriv_sta->ht_cap)) << 6); + } + + if (TEST_FLAG(phtpriv_ap->beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP((u8 *)(&phtpriv_sta->ht_cap))) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE); + /*Shift to BEAMFORMING_HT_BEAMFORMER_STEER_NUM*/ + SET_FLAG(cur_beamform_cap, GET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS((u8 *)(&phtpriv_sta->ht_cap)) << 4); + } + if (cur_beamform_cap) + RTW_INFO("Client STA(%d) HT Beamforming Cap = 0x%02X\n", psta->cmn.aid, cur_beamform_cap); + + phtpriv_sta->beamform_cap = cur_beamform_cap; + psta->cmn.bf_info.ht_beamform_cap = cur_beamform_cap; + +} +#endif /*CONFIG_80211N_HT && CONFIG_BEAMFORMING*/ + +/* notes: + * AID: 1~MAX for sta and 0 for bc/mc in ap/adhoc mode */ +void update_sta_info_apmode(_adapter *padapter, struct sta_info *psta) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); +#ifdef CONFIG_80211N_HT + struct ht_priv *phtpriv_ap = &pmlmepriv->htpriv; + struct ht_priv *phtpriv_sta = &psta->htpriv; +#endif /* CONFIG_80211N_HT */ + u8 cur_ldpc_cap = 0, cur_stbc_cap = 0; + /* set intf_tag to if1 */ + /* psta->intf_tag = 0; */ + + RTW_INFO("%s\n", __FUNCTION__); + + /*alloc macid when call rtw_alloc_stainfo(),release macid when call rtw_free_stainfo()*/ + + if (!MLME_IS_MESH(padapter) && psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) + psta->ieee8021x_blocked = _TRUE; + else + psta->ieee8021x_blocked = _FALSE; + + + /* update sta's cap */ + + /* ERP */ + VCS_update(padapter, psta); +#ifdef CONFIG_80211N_HT + /* HT related cap */ + if (phtpriv_sta->ht_option) { + /* check if sta supports rx ampdu */ + phtpriv_sta->ampdu_enable = phtpriv_ap->ampdu_enable; + + phtpriv_sta->rx_ampdu_min_spacing = (phtpriv_sta->ht_cap.ampdu_params_info & IEEE80211_HT_CAP_AMPDU_DENSITY) >> 2; + + /* bwmode */ + if ((phtpriv_sta->ht_cap.cap_info & phtpriv_ap->ht_cap.cap_info) & cpu_to_le16(IEEE80211_HT_CAP_SUP_WIDTH)) + psta->cmn.bw_mode = CHANNEL_WIDTH_40; + else + psta->cmn.bw_mode = CHANNEL_WIDTH_20; + + if (phtpriv_sta->op_present + && !GET_HT_OP_ELE_STA_CHL_WIDTH(phtpriv_sta->ht_op)) + psta->cmn.bw_mode = CHANNEL_WIDTH_20; + + if (psta->ht_40mhz_intolerant) + psta->cmn.bw_mode = CHANNEL_WIDTH_20; + + if (pmlmeext->cur_bwmode < psta->cmn.bw_mode) + psta->cmn.bw_mode = pmlmeext->cur_bwmode; + + phtpriv_sta->ch_offset = pmlmeext->cur_ch_offset; + + + /* check if sta support s Short GI 20M */ + if ((phtpriv_sta->ht_cap.cap_info & phtpriv_ap->ht_cap.cap_info) & cpu_to_le16(IEEE80211_HT_CAP_SGI_20)) + phtpriv_sta->sgi_20m = _TRUE; + + /* check if sta support s Short GI 40M */ + if ((phtpriv_sta->ht_cap.cap_info & phtpriv_ap->ht_cap.cap_info) & cpu_to_le16(IEEE80211_HT_CAP_SGI_40)) { + if (psta->cmn.bw_mode == CHANNEL_WIDTH_40) /* according to psta->bw_mode */ + phtpriv_sta->sgi_40m = _TRUE; + else + phtpriv_sta->sgi_40m = _FALSE; + } + + psta->qos_option = _TRUE; + + /* B0 Config LDPC Coding Capability */ + if (TEST_FLAG(phtpriv_ap->ldpc_cap, LDPC_HT_ENABLE_TX) && + GET_HT_CAP_ELE_LDPC_CAP((u8 *)(&phtpriv_sta->ht_cap))) { + SET_FLAG(cur_ldpc_cap, (LDPC_HT_ENABLE_TX | LDPC_HT_CAP_TX)); + RTW_INFO("Enable HT Tx LDPC for STA(%d)\n", psta->cmn.aid); + } + + /* B7 B8 B9 Config STBC setting */ + if (TEST_FLAG(phtpriv_ap->stbc_cap, STBC_HT_ENABLE_TX) && + GET_HT_CAP_ELE_RX_STBC((u8 *)(&phtpriv_sta->ht_cap))) { + SET_FLAG(cur_stbc_cap, (STBC_HT_ENABLE_TX | STBC_HT_CAP_TX)); + RTW_INFO("Enable HT Tx STBC for STA(%d)\n", psta->cmn.aid); + } + + #ifdef CONFIG_BEAMFORMING + update_sta_info_apmode_ht_bf_cap(padapter, psta); + #endif + } else { + phtpriv_sta->ampdu_enable = _FALSE; + + phtpriv_sta->sgi_20m = _FALSE; + phtpriv_sta->sgi_40m = _FALSE; + psta->cmn.bw_mode = CHANNEL_WIDTH_20; + phtpriv_sta->ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + + phtpriv_sta->ldpc_cap = cur_ldpc_cap; + phtpriv_sta->stbc_cap = cur_stbc_cap; + + /* Rx AMPDU */ + send_delba(padapter, 0, psta->cmn.mac_addr);/* recipient */ + + /* TX AMPDU */ + send_delba(padapter, 1, psta->cmn.mac_addr);/* */ /* originator */ + phtpriv_sta->agg_enable_bitmap = 0x0;/* reset */ + phtpriv_sta->candidate_tid_bitmap = 0x0;/* reset */ +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_80211AC_VHT + update_sta_vht_info_apmode(padapter, psta); +#endif + psta->cmn.ra_info.is_support_sgi = query_ra_short_GI(psta, rtw_get_tx_bw_mode(padapter, psta)); + update_ldpc_stbc_cap(psta); + + /* todo: init other variables */ + + _rtw_memset((void *)&psta->sta_stats, 0, sizeof(struct stainfo_stats)); + + + /* add ratid */ + /* add_RATid(padapter, psta); */ /* move to ap_sta_info_defer_update() */ + + /* ap mode */ + rtw_hal_set_odm_var(padapter, HAL_ODM_STA_INFO, psta, _TRUE); + + _enter_critical_bh(&psta->lock, &irqL); + + /* Check encryption */ + if (!MLME_IS_MESH(padapter) && psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) + psta->state |= WIFI_UNDER_KEY_HANDSHAKE; + + psta->state |= WIFI_ASOC_STATE; + + _exit_critical_bh(&psta->lock, &irqL); +} + +#ifdef CONFIG_RTW_80211K +static void update_rm_cap(u8 *frame_head, _adapter *pa, u32 pktlen, int offset) +{ + u8 *res; + sint len; + + res = rtw_get_ie(frame_head + offset, _EID_RRM_EN_CAP_IE_, &len, + pktlen - offset); + if (res != NULL) + _rtw_memcpy((void *)pa->rmpriv.rm_en_cap_def, (res + 2), len); +} +#endif + +static void update_ap_info(_adapter *padapter, struct sta_info *psta) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)&pmlmepriv->cur_network.network; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); +#ifdef CONFIG_80211N_HT + struct ht_priv *phtpriv_ap = &pmlmepriv->htpriv; +#endif /* CONFIG_80211N_HT */ + + psta->wireless_mode = pmlmeext->cur_wireless_mode; + + psta->bssratelen = rtw_get_rateset_len(pnetwork->SupportedRates); + _rtw_memcpy(psta->bssrateset, pnetwork->SupportedRates, psta->bssratelen); + +#ifdef CONFIG_80211N_HT + /* HT related cap */ + if (phtpriv_ap->ht_option) { + /* check if sta supports rx ampdu */ + /* phtpriv_ap->ampdu_enable = phtpriv_ap->ampdu_enable; */ + + /* check if sta support s Short GI 20M */ + if ((phtpriv_ap->ht_cap.cap_info) & cpu_to_le16(IEEE80211_HT_CAP_SGI_20)) + phtpriv_ap->sgi_20m = _TRUE; + /* check if sta support s Short GI 40M */ + if ((phtpriv_ap->ht_cap.cap_info) & cpu_to_le16(IEEE80211_HT_CAP_SGI_40)) + phtpriv_ap->sgi_40m = _TRUE; + + psta->qos_option = _TRUE; + } else { + phtpriv_ap->ampdu_enable = _FALSE; + + phtpriv_ap->sgi_20m = _FALSE; + phtpriv_ap->sgi_40m = _FALSE; + } + + psta->cmn.bw_mode = pmlmeext->cur_bwmode; + phtpriv_ap->ch_offset = pmlmeext->cur_ch_offset; + + phtpriv_ap->agg_enable_bitmap = 0x0;/* reset */ + phtpriv_ap->candidate_tid_bitmap = 0x0;/* reset */ + + _rtw_memcpy(&psta->htpriv, &pmlmepriv->htpriv, sizeof(struct ht_priv)); + +#ifdef CONFIG_80211AC_VHT + _rtw_memcpy(&psta->vhtpriv, &pmlmepriv->vhtpriv, sizeof(struct vht_priv)); +#endif /* CONFIG_80211AC_VHT */ + +#endif /* CONFIG_80211N_HT */ + + psta->state |= WIFI_AP_STATE; /* Aries, add,fix bug of flush_cam_entry at STOP AP mode , 0724 */ +} + +static void rtw_set_hw_wmm_param(_adapter *padapter) +{ + u8 AIFS, ECWMin, ECWMax, aSifsTime; + u8 acm_mask; + u16 TXOP; + u32 acParm, i; + u32 edca[4], inx[4]; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct registry_priv *pregpriv = &padapter->registrypriv; + + acm_mask = 0; +#ifdef CONFIG_80211N_HT + if (pregpriv->ht_enable && + (is_supported_5g(pmlmeext->cur_wireless_mode) || + (pmlmeext->cur_wireless_mode & WIRELESS_11_24N))) + aSifsTime = 16; + else +#endif /* CONFIG_80211N_HT */ + aSifsTime = 10; + + if (pmlmeinfo->WMM_enable == 0) { + padapter->mlmepriv.acm_mask = 0; + + AIFS = aSifsTime + (2 * pmlmeinfo->slotTime); + + if (pmlmeext->cur_wireless_mode & (WIRELESS_11G | WIRELESS_11A)) { + ECWMin = 4; + ECWMax = 10; + } else if (pmlmeext->cur_wireless_mode & WIRELESS_11B) { + ECWMin = 5; + ECWMax = 10; + } else { + ECWMin = 4; + ECWMax = 10; + } + + TXOP = 0; + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&acParm)); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BK, (u8 *)(&acParm)); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VI, (u8 *)(&acParm)); + + ECWMin = 2; + ECWMax = 3; + TXOP = 0x2f; + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VO, (u8 *)(&acParm)); + + } else { + edca[0] = edca[1] = edca[2] = edca[3] = 0; + + /*TODO:*/ + acm_mask = 0; + padapter->mlmepriv.acm_mask = acm_mask; + +#if 0 + /* BK */ + /* AIFS = AIFSN * slot time + SIFS - r2t phy delay */ +#endif + AIFS = (7 * pmlmeinfo->slotTime) + aSifsTime; + ECWMin = 4; + ECWMax = 10; + TXOP = 0; + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BK, (u8 *)(&acParm)); + edca[XMIT_BK_QUEUE] = acParm; + RTW_INFO("WMM(BK): %x\n", acParm); + + /* BE */ + AIFS = (3 * pmlmeinfo->slotTime) + aSifsTime; + ECWMin = 4; + ECWMax = 6; + TXOP = 0; + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&acParm)); + edca[XMIT_BE_QUEUE] = acParm; + RTW_INFO("WMM(BE): %x\n", acParm); + + /* VI */ + AIFS = (1 * pmlmeinfo->slotTime) + aSifsTime; + ECWMin = 3; + ECWMax = 4; + TXOP = 94; + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VI, (u8 *)(&acParm)); + edca[XMIT_VI_QUEUE] = acParm; + RTW_INFO("WMM(VI): %x\n", acParm); + + /* VO */ + AIFS = (1 * pmlmeinfo->slotTime) + aSifsTime; + ECWMin = 2; + ECWMax = 3; + TXOP = 47; + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VO, (u8 *)(&acParm)); + edca[XMIT_VO_QUEUE] = acParm; + RTW_INFO("WMM(VO): %x\n", acParm); + + + if (padapter->registrypriv.acm_method == 1) + rtw_hal_set_hwreg(padapter, HW_VAR_ACM_CTRL, (u8 *)(&acm_mask)); + else + padapter->mlmepriv.acm_mask = acm_mask; + + inx[0] = 0; + inx[1] = 1; + inx[2] = 2; + inx[3] = 3; + + if (pregpriv->wifi_spec == 1) { + u32 j, tmp, change_inx = _FALSE; + + /* entry indx: 0->vo, 1->vi, 2->be, 3->bk. */ + for (i = 0 ; i < 4 ; i++) { + for (j = i + 1 ; j < 4 ; j++) { + /* compare CW and AIFS */ + if ((edca[j] & 0xFFFF) < (edca[i] & 0xFFFF)) + change_inx = _TRUE; + else if ((edca[j] & 0xFFFF) == (edca[i] & 0xFFFF)) { + /* compare TXOP */ + if ((edca[j] >> 16) > (edca[i] >> 16)) + change_inx = _TRUE; + } + + if (change_inx) { + tmp = edca[i]; + edca[i] = edca[j]; + edca[j] = tmp; + + tmp = inx[i]; + inx[i] = inx[j]; + inx[j] = tmp; + + change_inx = _FALSE; + } + } + } + } + + for (i = 0 ; i < 4 ; i++) { + pxmitpriv->wmm_para_seq[i] = inx[i]; + RTW_INFO("wmm_para_seq(%d): %d\n", i, pxmitpriv->wmm_para_seq[i]); + } + + } + +} +#ifdef CONFIG_80211N_HT +static void update_hw_ht_param(_adapter *padapter) +{ + unsigned char max_AMPDU_len; + unsigned char min_MPDU_spacing; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + RTW_INFO("%s\n", __FUNCTION__); + + + /* handle A-MPDU parameter field */ + /* + AMPDU_para [1:0]:Max AMPDU Len => 0:8k , 1:16k, 2:32k, 3:64k + AMPDU_para [4:2]:Min MPDU Start Spacing + */ + max_AMPDU_len = pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x03; + + min_MPDU_spacing = (pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x1c) >> 2; + + rtw_hal_set_hwreg(padapter, HW_VAR_AMPDU_MIN_SPACE, (u8 *)(&min_MPDU_spacing)); + + rtw_hal_set_hwreg(padapter, HW_VAR_AMPDU_FACTOR, (u8 *)(&max_AMPDU_len)); + + /* */ + /* Config SM Power Save setting */ + /* */ + pmlmeinfo->SM_PS = (pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info & 0x0C) >> 2; + if (pmlmeinfo->SM_PS == WLAN_HT_CAP_SM_PS_STATIC) { +#if 0 + u8 i; + /* update the MCS rates */ + for (i = 0; i < 16; i++) + pmlmeinfo->HT_caps.HT_cap_element.MCS_rate[i] &= MCS_rate_1R[i]; +#endif + RTW_INFO("%s(): WLAN_HT_CAP_SM_PS_STATIC\n", __FUNCTION__); + } + + /* */ + /* Config current HT Protection mode. */ + /* */ + /* pmlmeinfo->HT_protection = pmlmeinfo->HT_info.infos[1] & 0x3; */ + +} +#endif /* CONFIG_80211N_HT */ +static void rtw_ap_check_scan(_adapter *padapter) +{ + _irqL irqL; + _list *plist, *phead; + u32 delta_time, lifetime; + struct wlan_network *pnetwork = NULL; + WLAN_BSSID_EX *pbss = NULL; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + _queue *queue = &(pmlmepriv->scanned_queue); + u8 do_scan = _FALSE; + u8 reason = RTW_AUTO_SCAN_REASON_UNSPECIFIED; + + lifetime = SCANQUEUE_LIFETIME; /* 20 sec */ + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + phead = get_list_head(queue); + if (rtw_end_of_queue_search(phead, get_next(phead)) == _TRUE) + if (padapter->registrypriv.wifi_spec) { + do_scan = _TRUE; + reason |= RTW_AUTO_SCAN_REASON_2040_BSS; + } + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + +#ifdef CONFIG_RTW_ACS + if (padapter->registrypriv.acs_auto_scan) { + do_scan = _TRUE; + reason |= RTW_AUTO_SCAN_REASON_ACS; + rtw_acs_start(padapter); + } +#endif/*CONFIG_RTW_ACS*/ + + if (_TRUE == do_scan) { + RTW_INFO("%s : drv scans by itself and wait_completed\n", __func__); + rtw_drv_scan_by_self(padapter, reason); + rtw_scan_wait_completed(padapter); + } + +#ifdef CONFIG_RTW_ACS + if (padapter->registrypriv.acs_auto_scan) + rtw_acs_stop(padapter); +#endif + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + + if (rtw_chset_search_ch(adapter_to_chset(padapter), pnetwork->network.Configuration.DSConfig) >= 0 + && rtw_mlme_band_check(padapter, pnetwork->network.Configuration.DSConfig) == _TRUE + && _TRUE == rtw_validate_ssid(&(pnetwork->network.Ssid))) { + delta_time = (u32) rtw_get_passing_time_ms(pnetwork->last_scanned); + + if (delta_time < lifetime) { + + uint ie_len = 0; + u8 *pbuf = NULL; + u8 *ie = NULL; + + pbss = &pnetwork->network; + ie = pbss->IEs; + + /*check if HT CAP INFO IE exists or not*/ + pbuf = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _HT_CAPABILITY_IE_, &ie_len, (pbss->IELength - _BEACON_IE_OFFSET_)); + if (pbuf == NULL) { + /* HT CAP INFO IE don't exist, it is b/g mode bss.*/ + + if (_FALSE == ATOMIC_READ(&pmlmepriv->olbc)) + ATOMIC_SET(&pmlmepriv->olbc, _TRUE); + + if (_FALSE == ATOMIC_READ(&pmlmepriv->olbc_ht)) + ATOMIC_SET(&pmlmepriv->olbc_ht, _TRUE); + + if (padapter->registrypriv.wifi_spec) + RTW_INFO("%s: %s is a/b/g ap\n", __func__, pnetwork->network.Ssid.Ssid); + } + } + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); +#ifdef CONFIG_80211N_HT + pmlmepriv->num_sta_no_ht = 0; /* reset to 0 after ap do scanning*/ +#endif +} + +void rtw_start_bss_hdl_after_chbw_decided(_adapter *adapter) +{ + WLAN_BSSID_EX *pnetwork = &(adapter->mlmepriv.cur_network.network); + struct sta_info *sta = NULL; + + /* update cur_wireless_mode */ + update_wireless_mode(adapter); + + /* update RRSR and RTS_INIT_RATE register after set channel and bandwidth */ + UpdateBrateTbl(adapter, pnetwork->SupportedRates); + rtw_hal_set_hwreg(adapter, HW_VAR_BASIC_RATE, pnetwork->SupportedRates); + + /* update capability after cur_wireless_mode updated */ + update_capinfo(adapter, rtw_get_capability(pnetwork)); + + /* update bc/mc sta_info */ + update_bmc_sta(adapter); + + /* update AP's sta info */ + sta = rtw_get_stainfo(&adapter->stapriv, pnetwork->MacAddress); + if (!sta) { + RTW_INFO(FUNC_ADPT_FMT" !sta for macaddr="MAC_FMT"\n", FUNC_ADPT_ARG(adapter), MAC_ARG(pnetwork->MacAddress)); + rtw_warn_on(1); + return; + } + + update_ap_info(adapter, sta); +} + +#ifdef CONFIG_FW_HANDLE_TXBCN +bool rtw_ap_nums_check(_adapter *adapter) +{ + if (rtw_ap_get_nums(adapter) < CONFIG_LIMITED_AP_NUM) + return _TRUE; + return _FALSE; +} +u8 rtw_ap_allocate_vapid(struct dvobj_priv *dvobj) +{ + u8 vap_id; + + for (vap_id = 0; vap_id < CONFIG_LIMITED_AP_NUM; vap_id++) { + if (!(dvobj->vap_map & BIT(vap_id))) + break; + } + + if (vap_id < CONFIG_LIMITED_AP_NUM) + dvobj->vap_map |= BIT(vap_id); + + return vap_id; +} +u8 rtw_ap_release_vapid(struct dvobj_priv *dvobj, u8 vap_id) +{ + if (vap_id >= CONFIG_LIMITED_AP_NUM) { + RTW_ERR("%s - vapid(%d) failed\n", __func__, vap_id); + rtw_warn_on(1); + return _FAIL; + } + dvobj->vap_map &= ~ BIT(vap_id); + return _SUCCESS; +} +#endif +static void _rtw_iface_undersurvey_chk(const char *func, _adapter *adapter) +{ + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mlme_priv *pmlmepriv; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + pmlmepriv = &iface->mlmepriv; + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY)) + RTW_ERR("%s ("ADPT_FMT") under survey\n", func, ADPT_ARG(iface)); + } + } +} +void start_bss_network(_adapter *padapter, struct createbss_parm *parm) +{ +#define DUMP_ADAPTERS_STATUS 0 + u8 mlme_act = MLME_ACTION_UNKNOWN; + u8 val8; + u16 bcn_interval; + u32 acparm; + struct registry_priv *pregpriv = &padapter->registrypriv; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct security_priv *psecuritypriv = &(padapter->securitypriv); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)&pmlmepriv->cur_network.network; /* used as input */ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork_mlmeext = &(pmlmeinfo->network); + struct dvobj_priv *pdvobj = padapter->dvobj; + s16 req_ch = REQ_CH_NONE, req_bw = REQ_BW_NONE, req_offset = REQ_OFFSET_NONE; + u8 u_ch = 0, u_bw, u_offset; + bool set_u_ch; + u8 doiqk = _FALSE; + /* use for check ch bw offset can be allowed or not */ + u8 chbw_allow = _TRUE; + int i; + u8 ifbmp_ch_changed = 0; + + if (parm->req_ch != 0) { + /* bypass other setting, go checking ch, bw, offset */ + mlme_act = MLME_OPCH_SWITCH; + req_ch = parm->req_ch; + req_bw = parm->req_bw; + req_offset = parm->req_offset; + goto chbw_decision; + } else { + /* request comes from upper layer */ + if (MLME_IS_AP(padapter)) + mlme_act = MLME_AP_STARTED; + else if (MLME_IS_MESH(padapter)) + mlme_act = MLME_MESH_STARTED; + else + rtw_warn_on(1); + req_ch = 0; + _rtw_memcpy(pnetwork_mlmeext, pnetwork, pnetwork->Length); + } + + bcn_interval = (u16)pnetwork->Configuration.BeaconPeriod; + + /* check if there is wps ie, */ + /* if there is wpsie in beacon, the hostapd will update beacon twice when stating hostapd, */ + /* and at first time the security ie ( RSN/WPA IE) will not include in beacon. */ + if (NULL == rtw_get_wps_ie(pnetwork->IEs + _FIXED_IE_LENGTH_, pnetwork->IELength - _FIXED_IE_LENGTH_, NULL, NULL)) + pmlmeext->bstart_bss = _TRUE; + + /* todo: update wmm, ht cap */ + /* pmlmeinfo->WMM_enable; */ + /* pmlmeinfo->HT_enable; */ + if (pmlmepriv->qospriv.qos_option) + pmlmeinfo->WMM_enable = _TRUE; +#ifdef CONFIG_80211N_HT + if (pmlmepriv->htpriv.ht_option) { + pmlmeinfo->WMM_enable = _TRUE; + pmlmeinfo->HT_enable = _TRUE; + /* pmlmeinfo->HT_info_enable = _TRUE; */ + /* pmlmeinfo->HT_caps_enable = _TRUE; */ + + update_hw_ht_param(padapter); + } +#endif /* #CONFIG_80211N_HT */ + +#ifdef CONFIG_80211AC_VHT + if (pmlmepriv->vhtpriv.vht_option) { + pmlmeinfo->VHT_enable = _TRUE; + update_hw_vht_param(padapter); + } +#endif /* CONFIG_80211AC_VHT */ + + if (pmlmepriv->cur_network.join_res != _TRUE) { /* setting only at first time */ + /* WEP Key will be set before this function, do not clear CAM. */ + if ((psecuritypriv->dot11PrivacyAlgrthm != _WEP40_) && (psecuritypriv->dot11PrivacyAlgrthm != _WEP104_) + && !MLME_IS_MESH(padapter) /* mesh group key is set before this function */ + ) + flush_all_cam_entry(padapter); /* clear CAM */ + } + + /* set MSR to AP_Mode */ + Set_MSR(padapter, _HW_STATE_AP_); + + /* Set BSSID REG */ + rtw_hal_set_hwreg(padapter, HW_VAR_BSSID, pnetwork->MacAddress); + + /* Set Security */ + val8 = (psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) ? 0xcc : 0xcf; + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_CFG, (u8 *)(&val8)); + + /* Beacon Control related register */ + rtw_hal_set_hwreg(padapter, HW_VAR_BEACON_INTERVAL, (u8 *)(&bcn_interval)); + + rtw_hal_rcr_set_chk_bssid(padapter, mlme_act); + +chbw_decision: + ifbmp_ch_changed = rtw_ap_chbw_decision(padapter, parm->ifbmp, parm->excl_ifbmp + , req_ch, req_bw, req_offset + , &u_ch, &u_bw, &u_offset, &chbw_allow, &set_u_ch); + + for (i = 0; i < pdvobj->iface_nums; i++) { + if (!(parm->ifbmp & BIT(i)) || !pdvobj->padapters[i]) + continue; + + /* let pnetwork_mlme == pnetwork_mlmeext */ + _rtw_memcpy(&(pdvobj->padapters[i]->mlmepriv.cur_network.network) + , &(pdvobj->padapters[i]->mlmeextpriv.mlmext_info.network) + , pdvobj->padapters[i]->mlmeextpriv.mlmext_info.network.Length); + + rtw_start_bss_hdl_after_chbw_decided(pdvobj->padapters[i]); + + /* Set EDCA param reg after update cur_wireless_mode & update_capinfo */ + if (pregpriv->wifi_spec == 1) + rtw_set_hw_wmm_param(pdvobj->padapters[i]); + } + +#if defined(CONFIG_DFS_MASTER) + rtw_dfs_rd_en_decision(padapter, mlme_act, parm->excl_ifbmp); +#endif + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + /* + * due to check under rtw_ap_chbw_decision + * if under MCC mode, means req channel setting is the same as current channel setting + * if not under MCC mode, mean req channel setting is not the same as current channel setting + */ + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) { + RTW_INFO(FUNC_ADPT_FMT": req channel setting is the same as current channel setting, go to update BCN\n" + , FUNC_ADPT_ARG(padapter)); + + goto update_beacon; + + } + } + + /* issue null data to AP for all interface connecting to AP before switch channel setting for softap */ + rtw_hal_mcc_issue_null_data(padapter, chbw_allow, 1); +#endif /* CONFIG_MCC_MODE */ + + if (!IS_CH_WAITING(adapter_to_rfctl(padapter))) { + doiqk = _TRUE; + rtw_hal_set_hwreg(padapter , HW_VAR_DO_IQK , &doiqk); + } + + if (set_u_ch) + set_channel_bwmode(padapter, u_ch, u_offset, u_bw); + + doiqk = _FALSE; + rtw_hal_set_hwreg(padapter , HW_VAR_DO_IQK , &doiqk); + +#ifdef CONFIG_MCC_MODE + /* after set_channel_bwmode for backup IQK */ + if (rtw_hal_set_mcc_setting_start_bss_network(padapter, chbw_allow) == _FAIL) { + /* MCC setting fail, update to buddy's channel */ + rtw_mi_get_ch_setting_union_no_self(padapter, &u_ch, &u_bw, &u_offset); + pnetwork->Configuration.DSConfig = u_ch; + padapter->mlmeextpriv.cur_channel = u_ch; + padapter->mlmeextpriv.cur_bwmode = u_bw; + padapter->mlmeextpriv.cur_ch_offset = u_offset; + + if (ifbmp_ch_changed == 0) { + u8 ht_option = 0; + +#ifdef CONFIG_80211N_HT + ht_option = padapter->mlmepriv.htpriv.ht_option; +#endif + + rtw_cfg80211_ch_switch_notify(padapter + , padapter->mlmeextpriv.cur_channel + , padapter->mlmeextpriv.cur_bwmode + , padapter->mlmeextpriv.cur_ch_offset + , ht_option, 0); + } + } +#endif + +#if defined(CONFIG_IOCTL_CFG80211) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + for (i = 0; i < pdvobj->iface_nums; i++) { + if (!(ifbmp_ch_changed & BIT(i)) || !pdvobj->padapters[i]) + continue; + + { + u8 ht_option = 0; + + #ifdef CONFIG_80211N_HT + ht_option = pdvobj->padapters[i]->mlmepriv.htpriv.ht_option; + #endif + + rtw_cfg80211_ch_switch_notify(pdvobj->padapters[i] + , pdvobj->padapters[i]->mlmeextpriv.cur_channel + , pdvobj->padapters[i]->mlmeextpriv.cur_bwmode + , pdvobj->padapters[i]->mlmeextpriv.cur_ch_offset + , ht_option, 0); + } + } +#endif /* defined(CONFIG_IOCTL_CFG80211) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) */ + + rtw_rfctl_update_op_mode(adapter_to_rfctl(padapter), parm->ifbmp, 1); + + if (DUMP_ADAPTERS_STATUS) { + RTW_INFO(FUNC_ADPT_FMT" done\n", FUNC_ADPT_ARG(padapter)); + dump_adapters_status(RTW_DBGDUMP , adapter_to_dvobj(padapter)); + } + +#ifdef CONFIG_MCC_MODE +update_beacon: +#endif + + for (i = 0; i < pdvobj->iface_nums; i++) { + struct mlme_priv *mlme; + + if (!(parm->ifbmp & BIT(i)) || !pdvobj->padapters[i]) + continue; + + /* update beacon content only if bstart_bss is _TRUE */ + if (pdvobj->padapters[i]->mlmeextpriv.bstart_bss != _TRUE) + continue; + + mlme = &(pdvobj->padapters[i]->mlmepriv); + + #ifdef CONFIG_80211N_HT + if ((ATOMIC_READ(&mlme->olbc) == _TRUE) || (ATOMIC_READ(&mlme->olbc_ht) == _TRUE)) { + /* AP is not starting a 40 MHz BSS in presence of an 802.11g BSS. */ + mlme->ht_op_mode &= (~HT_INFO_OPERATION_MODE_OP_MODE_MASK); + mlme->ht_op_mode |= OP_MODE_MAY_BE_LEGACY_STAS; + update_beacon(pdvobj->padapters[i], _HT_ADD_INFO_IE_, NULL, _FALSE, 0); + } + #endif + + update_beacon(pdvobj->padapters[i], _TIM_IE_, NULL, _FALSE, 0); + } + + if (mlme_act != MLME_OPCH_SWITCH + && pmlmeext->bstart_bss == _TRUE + ) { +#ifdef CONFIG_SUPPORT_MULTI_BCN + _irqL irqL; + + _enter_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + if (rtw_is_list_empty(&padapter->list)) { + #ifdef CONFIG_FW_HANDLE_TXBCN + padapter->vap_id = rtw_ap_allocate_vapid(pdvobj); + #endif + rtw_list_insert_tail(&padapter->list, get_list_head(&pdvobj->ap_if_q)); + pdvobj->nr_ap_if++; + pdvobj->inter_bcn_space = DEFAULT_BCN_INTERVAL / pdvobj->nr_ap_if; + } + _exit_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + + #ifdef CONFIG_SWTIMER_BASED_TXBCN + rtw_ap_set_mbid_num(padapter, pdvobj->nr_ap_if); + rtw_hal_set_hwreg(padapter, HW_VAR_BEACON_INTERVAL, (u8 *)(&pdvobj->inter_bcn_space)); + #endif /*CONFIG_SWTIMER_BASED_TXBCN*/ + +#endif /*CONFIG_SUPPORT_MULTI_BCN*/ + + #ifdef CONFIG_HW_P0_TSF_SYNC + correct_TSF(padapter, mlme_act); + #endif + } + + rtw_scan_wait_completed(padapter); + + _rtw_iface_undersurvey_chk(__func__, padapter); + /* send beacon */ + ResumeTxBeacon(padapter); + { +#if !defined(CONFIG_INTERRUPT_BASED_TXBCN) +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) || defined(CONFIG_PCI_BCN_POLLING) +#ifdef CONFIG_SWTIMER_BASED_TXBCN + if (pdvobj->nr_ap_if == 1 + && mlme_act != MLME_OPCH_SWITCH + ) { + RTW_INFO("start SW BCN TIMER!\n"); + _set_timer(&pdvobj->txbcn_timer, bcn_interval); + } +#else + for (i = 0; i < pdvobj->iface_nums; i++) { + if (!(parm->ifbmp & BIT(i)) || !pdvobj->padapters[i]) + continue; + + if (send_beacon(pdvobj->padapters[i]) == _FAIL) + RTW_INFO(ADPT_FMT" issue_beacon, fail!\n", ADPT_ARG(pdvobj->padapters[i])); + } +#endif +#endif +#endif /* !defined(CONFIG_INTERRUPT_BASED_TXBCN) */ + +#ifdef CONFIG_FW_HANDLE_TXBCN + if (mlme_act != MLME_OPCH_SWITCH + && pmlmeext->bstart_bss == _TRUE) + rtw_ap_mbid_bcn_en(padapter, padapter->vap_id); +#endif + } +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (MLME_IS_AP(padapter) && padapter->tbtx_capability == _TRUE) { + _set_timer(&pmlmeext->tbtx_token_dispatch_timer, 1); + RTW_INFO("Start token dispatch\n"); + } +#endif +} + +int rtw_check_beacon_data(_adapter *padapter, u8 *pbuf, int len) +{ + int ret = _SUCCESS; + u8 *p; + u8 *pHT_caps_ie = NULL; + u8 *pHT_info_ie = NULL; + u16 cap, ht_cap = _FALSE; + uint ie_len = 0; + int group_cipher, pairwise_cipher, gmcs; + u32 akm; + u8 mfp_opt = MFP_NO; + u8 channel, network_type; + u8 OUI1[] = {0x00, 0x50, 0xf2, 0x01}; + u8 WMM_PARA_IE[] = {0x00, 0x50, 0xf2, 0x02, 0x01, 0x01}; + HT_CAP_AMPDU_DENSITY best_ampdu_density; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + WLAN_BSSID_EX *pbss_network = (WLAN_BSSID_EX *)&pmlmepriv->cur_network.network; + u8 *ie = pbss_network->IEs; + u8 vht_cap = _FALSE; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + u8 rf_num = 0; + int ret_rm; + /* SSID */ + /* Supported rates */ + /* DS Params */ + /* WLAN_EID_COUNTRY */ + /* ERP Information element */ + /* Extended supported rates */ + /* WPA/WPA2 */ + /* Radio Resource Management */ + /* Wi-Fi Wireless Multimedia Extensions */ + /* ht_capab, ht_oper */ + /* WPS IE */ + + RTW_INFO("%s, len=%d\n", __FUNCTION__, len); + + if (!MLME_IS_AP(padapter) && !MLME_IS_MESH(padapter)) + return _FAIL; + + + if (len > MAX_IE_SZ) + return _FAIL; + + pbss_network->IELength = len; + + _rtw_memset(ie, 0, MAX_IE_SZ); + + _rtw_memcpy(ie, pbuf, pbss_network->IELength); + + + if (pbss_network->InfrastructureMode != Ndis802_11APMode + && pbss_network->InfrastructureMode != Ndis802_11_mesh + ) { + rtw_warn_on(1); + return _FAIL; + } + + + rtw_ap_check_scan(padapter); + + + pbss_network->Rssi = 0; + + _rtw_memcpy(pbss_network->MacAddress, adapter_mac_addr(padapter), ETH_ALEN); + + /* beacon interval */ + p = rtw_get_beacon_interval_from_ie(ie);/* ie + 8; */ /* 8: TimeStamp, 2: Beacon Interval 2:Capability */ + /* pbss_network->Configuration.BeaconPeriod = le16_to_cpu(*(unsigned short*)p); */ + pbss_network->Configuration.BeaconPeriod = RTW_GET_LE16(p); + + /* capability */ + /* cap = *(unsigned short *)rtw_get_capability_from_ie(ie); */ + /* cap = le16_to_cpu(cap); */ + cap = RTW_GET_LE16(ie); + + /* SSID */ + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _SSID_IE_, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) { + _rtw_memset(&pbss_network->Ssid, 0, sizeof(NDIS_802_11_SSID)); + _rtw_memcpy(pbss_network->Ssid.Ssid, (p + 2), ie_len); + pbss_network->Ssid.SsidLength = ie_len; +#ifdef CONFIG_P2P + _rtw_memcpy(padapter->wdinfo.p2p_group_ssid, pbss_network->Ssid.Ssid, pbss_network->Ssid.SsidLength); + padapter->wdinfo.p2p_group_ssid_len = pbss_network->Ssid.SsidLength; +#endif + } + +#ifdef CONFIG_RTW_MESH + /* Mesh ID */ + if (MLME_IS_MESH(padapter)) { + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, WLAN_EID_MESH_ID, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) { + _rtw_memset(&pbss_network->mesh_id, 0, sizeof(NDIS_802_11_SSID)); + _rtw_memcpy(pbss_network->mesh_id.Ssid, (p + 2), ie_len); + pbss_network->mesh_id.SsidLength = ie_len; + } + } +#endif + + /* chnnel */ + channel = 0; + pbss_network->Configuration.Length = 0; + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _DSSET_IE_, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) + channel = *(p + 2); + + pbss_network->Configuration.DSConfig = channel; + + /* support rate ie & ext support ie & IElen & SupportedRates */ + network_type = rtw_update_rate_bymode(pbss_network, pregistrypriv->wireless_mode); + + /* parsing ERP_IE */ + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _ERPINFO_IE_, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) { + if(padapter->registrypriv.wireless_mode == WIRELESS_11B ) { + + pbss_network->IELength = pbss_network->IELength - *(p+1) - 2; + ret_rm = rtw_ies_remove_ie(ie , &len, _BEACON_IE_OFFSET_, _ERPINFO_IE_,NULL,0); + RTW_DBG("%s, remove_ie of ERP_IE=%d\n", __FUNCTION__, ret_rm); + } else + ERP_IE_handler(padapter, (PNDIS_802_11_VARIABLE_IEs)p); + + } + + /* update privacy/security */ + if (cap & BIT(4)) + pbss_network->Privacy = 1; + else + pbss_network->Privacy = 0; + + psecuritypriv->wpa_psk = 0; + + /* wpa2 */ + akm = 0; + gmcs = 0; + group_cipher = 0; + pairwise_cipher = 0; + psecuritypriv->wpa2_group_cipher = _NO_PRIVACY_; + psecuritypriv->wpa2_pairwise_cipher = _NO_PRIVACY_; + psecuritypriv->akmp = 0; + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _RSN_IE_2_, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) { + if (rtw_parse_wpa2_ie(p, ie_len + 2, &group_cipher, &pairwise_cipher, &gmcs, &akm, &mfp_opt, NULL) == _SUCCESS) { + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + psecuritypriv->ndisauthtype = Ndis802_11AuthModeWPA2PSK; + psecuritypriv->dot8021xalg = 1;/* psk, todo:802.1x */ + psecuritypriv->wpa_psk |= BIT(1); + + psecuritypriv->wpa2_group_cipher = group_cipher; + psecuritypriv->wpa2_pairwise_cipher = pairwise_cipher; + psecuritypriv->akmp = akm; + +#ifdef CONFIG_IOCTL_CFG80211 + /** + * Kernel < v5.x, the auth_type set as + * NL80211_AUTHTYPE_AUTOMATIC in + * cfg80211_rtw_start_ap(). if the AKM SAE in the RSN + * IE, we have to update the auth_type for SAE in + * rtw_check_beacon_data() + */ + if (CHECK_BIT(WLAN_AKM_TYPE_SAE, akm)) { + RTW_INFO("%s: Auth type as SAE\n", __func__); + psecuritypriv->auth_type = MLME_AUTHTYPE_SAE; + psecuritypriv->auth_alg = WLAN_AUTH_SAE; + } +#endif /* CONFIG_IOCTL_CFG80211 */ +#if 0 + switch (group_cipher) { + case WPA_CIPHER_NONE: + psecuritypriv->wpa2_group_cipher = _NO_PRIVACY_; + break; + case WPA_CIPHER_WEP40: + psecuritypriv->wpa2_group_cipher = _WEP40_; + break; + case WPA_CIPHER_TKIP: + psecuritypriv->wpa2_group_cipher = _TKIP_; + break; + case WPA_CIPHER_CCMP: + psecuritypriv->wpa2_group_cipher = _AES_; + break; + case WPA_CIPHER_WEP104: + psecuritypriv->wpa2_group_cipher = _WEP104_; + break; + } + + switch (pairwise_cipher) { + case WPA_CIPHER_NONE: + psecuritypriv->wpa2_pairwise_cipher = _NO_PRIVACY_; + break; + case WPA_CIPHER_WEP40: + psecuritypriv->wpa2_pairwise_cipher = _WEP40_; + break; + case WPA_CIPHER_TKIP: + psecuritypriv->wpa2_pairwise_cipher = _TKIP_; + break; + case WPA_CIPHER_CCMP: + psecuritypriv->wpa2_pairwise_cipher = _AES_; + break; + case WPA_CIPHER_WEP104: + psecuritypriv->wpa2_pairwise_cipher = _WEP104_; + break; + } +#endif + } + + } + + /* wpa */ + ie_len = 0; + group_cipher = 0; + pairwise_cipher = 0; + psecuritypriv->wpa_group_cipher = _NO_PRIVACY_; + psecuritypriv->wpa_pairwise_cipher = _NO_PRIVACY_; + for (p = ie + _BEACON_IE_OFFSET_; ; p += (ie_len + 2)) { + p = rtw_get_ie(p, _SSN_IE_1_, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_ - (ie_len + 2))); + if ((p) && (_rtw_memcmp(p + 2, OUI1, 4))) { + if (rtw_parse_wpa_ie(p, ie_len + 2, &group_cipher, &pairwise_cipher, NULL) == _SUCCESS) { + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + psecuritypriv->ndisauthtype = Ndis802_11AuthModeWPAPSK; + psecuritypriv->dot8021xalg = 1;/* psk, todo:802.1x */ + + psecuritypriv->wpa_psk |= BIT(0); + + psecuritypriv->wpa_group_cipher = group_cipher; + psecuritypriv->wpa_pairwise_cipher = pairwise_cipher; + +#if 0 + switch (group_cipher) { + case WPA_CIPHER_NONE: + psecuritypriv->wpa_group_cipher = _NO_PRIVACY_; + break; + case WPA_CIPHER_WEP40: + psecuritypriv->wpa_group_cipher = _WEP40_; + break; + case WPA_CIPHER_TKIP: + psecuritypriv->wpa_group_cipher = _TKIP_; + break; + case WPA_CIPHER_CCMP: + psecuritypriv->wpa_group_cipher = _AES_; + break; + case WPA_CIPHER_WEP104: + psecuritypriv->wpa_group_cipher = _WEP104_; + break; + } + + switch (pairwise_cipher) { + case WPA_CIPHER_NONE: + psecuritypriv->wpa_pairwise_cipher = _NO_PRIVACY_; + break; + case WPA_CIPHER_WEP40: + psecuritypriv->wpa_pairwise_cipher = _WEP40_; + break; + case WPA_CIPHER_TKIP: + psecuritypriv->wpa_pairwise_cipher = _TKIP_; + break; + case WPA_CIPHER_CCMP: + psecuritypriv->wpa_pairwise_cipher = _AES_; + break; + case WPA_CIPHER_WEP104: + psecuritypriv->wpa_pairwise_cipher = _WEP104_; + break; + } +#endif + } + + break; + + } + + if ((p == NULL) || (ie_len == 0)) + break; + + } + + if (mfp_opt == MFP_INVALID) { + RTW_INFO(FUNC_ADPT_FMT" invalid MFP setting\n", FUNC_ADPT_ARG(padapter)); + return _FAIL; + } + psecuritypriv->mfp_opt = mfp_opt; + + rm_update_cap(pbuf, padapter, len, _BEACON_IE_OFFSET_); + + /* wmm */ + ie_len = 0; + pmlmepriv->qospriv.qos_option = 0; +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + pmlmepriv->qospriv.qos_option = 1; +#endif + if (pregistrypriv->wmm_enable) { + for (p = ie + _BEACON_IE_OFFSET_; ; p += (ie_len + 2)) { + p = rtw_get_ie(p, _VENDOR_SPECIFIC_IE_, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_ - (ie_len + 2))); + if ((p) && _rtw_memcmp(p + 2, WMM_PARA_IE, 6)) { + pmlmepriv->qospriv.qos_option = 1; + + *(p + 8) |= BIT(7); /* QoS Info, support U-APSD */ + + /* disable all ACM bits since the WMM admission control is not supported */ + *(p + 10) &= ~BIT(4); /* BE */ + *(p + 14) &= ~BIT(4); /* BK */ + *(p + 18) &= ~BIT(4); /* VI */ + *(p + 22) &= ~BIT(4); /* VO */ + + WMM_param_handler(padapter, (PNDIS_802_11_VARIABLE_IEs)p); + + break; + } + + if ((p == NULL) || (ie_len == 0)) + break; + } + } +#ifdef CONFIG_80211N_HT + if(padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode)) { + /* parsing HT_CAP_IE */ + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _HT_CAPABILITY_IE_, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) { + HT_CAP_AMPDU_FACTOR max_rx_ampdu_factor = MAX_AMPDU_FACTOR_64K; + struct rtw_ieee80211_ht_cap *pht_cap = (struct rtw_ieee80211_ht_cap *)(p + 2); + +#ifdef CONFIG_RTW_DEBUG + if (0) { + RTW_INFO(FUNC_ADPT_FMT" HT_CAP_IE from upper layer:\n", FUNC_ADPT_ARG(padapter)); + dump_ht_cap_ie_content(RTW_DBGDUMP, p + 2, ie_len); + } +#endif /* CONFIG_RTW_DEBUG */ + pHT_caps_ie = p; + + ht_cap = _TRUE; + network_type |= WIRELESS_11_24N; + + rtw_ht_use_default_setting(padapter); + + /* Update HT Capabilities Info field */ + if (pmlmepriv->htpriv.sgi_20m == _FALSE) + pht_cap->cap_info &= ~(IEEE80211_HT_CAP_SGI_20); + + if (pmlmepriv->htpriv.sgi_40m == _FALSE) + pht_cap->cap_info &= ~(IEEE80211_HT_CAP_SGI_40); + + if (!TEST_FLAG(pmlmepriv->htpriv.ldpc_cap, LDPC_HT_ENABLE_RX)) + pht_cap->cap_info &= ~(IEEE80211_HT_CAP_LDPC_CODING); + + if (!TEST_FLAG(pmlmepriv->htpriv.stbc_cap, STBC_HT_ENABLE_TX)) + pht_cap->cap_info &= ~(IEEE80211_HT_CAP_TX_STBC); + + if (!TEST_FLAG(pmlmepriv->htpriv.stbc_cap, STBC_HT_ENABLE_RX)) + pht_cap->cap_info &= ~(IEEE80211_HT_CAP_RX_STBC_3R); + + /* Update A-MPDU Parameters field */ + pht_cap->ampdu_params_info &= ~(IEEE80211_HT_CAP_AMPDU_FACTOR | IEEE80211_HT_CAP_AMPDU_DENSITY); + + if ((psecuritypriv->wpa_pairwise_cipher & WPA_CIPHER_CCMP) || + (psecuritypriv->wpa2_pairwise_cipher & WPA_CIPHER_CCMP)) { + rtw_hal_get_def_var(padapter, HW_VAR_BEST_AMPDU_DENSITY, &best_ampdu_density); + pht_cap->ampdu_params_info |= (IEEE80211_HT_CAP_AMPDU_DENSITY & (best_ampdu_density << 2)); + } else + pht_cap->ampdu_params_info |= (IEEE80211_HT_CAP_AMPDU_DENSITY & 0x00); + + rtw_hal_get_def_var(padapter, HW_VAR_MAX_RX_AMPDU_FACTOR, &max_rx_ampdu_factor); + pht_cap->ampdu_params_info |= (IEEE80211_HT_CAP_AMPDU_FACTOR & max_rx_ampdu_factor); /* set Max Rx AMPDU size to 64K */ + + _rtw_memcpy(&(pmlmeinfo->HT_caps), pht_cap, sizeof(struct HT_caps_element)); + + /* Update Supported MCS Set field */ + { + u8 rx_nss = 0; + int i; + + rx_nss = GET_HAL_RX_NSS(padapter); + + /* RX MCS Bitmask */ + switch (rx_nss) { + case 1: + set_mcs_rate_by_mask(HT_CAP_ELE_RX_MCS_MAP(pht_cap), MCS_RATE_1R); + break; + case 2: + set_mcs_rate_by_mask(HT_CAP_ELE_RX_MCS_MAP(pht_cap), MCS_RATE_2R); + break; + case 3: + set_mcs_rate_by_mask(HT_CAP_ELE_RX_MCS_MAP(pht_cap), MCS_RATE_3R); + break; + case 4: + set_mcs_rate_by_mask(HT_CAP_ELE_RX_MCS_MAP(pht_cap), MCS_RATE_4R); + break; + default: + RTW_WARN("rf_type:%d or rx_nss:%u is not expected\n", GET_HAL_RFPATH(padapter), rx_nss); + } + for (i = 0; i < 10; i++) + *(HT_CAP_ELE_RX_MCS_MAP(pht_cap) + i) &= padapter->mlmeextpriv.default_supported_mcs_set[i]; + } + +#ifdef CONFIG_BEAMFORMING + /* Use registry value to enable HT Beamforming. */ + /* ToDo: use configure file to set these capability. */ + pht_cap->tx_BF_cap_info = 0; + + /* HT Beamformer */ + if (TEST_FLAG(pmlmepriv->htpriv.beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE)) { + /* Transmit NDP Capable */ + SET_HT_CAP_TXBF_TRANSMIT_NDP_CAP(pht_cap, 1); + /* Explicit Compressed Steering Capable */ + SET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP(pht_cap, 1); + /* Compressed Steering Number Antennas */ + SET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(pht_cap, 1); + rtw_hal_get_def_var(padapter, HAL_DEF_BEAMFORMER_CAP, (u8 *)&rf_num); + SET_HT_CAP_TXBF_CHNL_ESTIMATION_NUM_ANTENNAS(pht_cap, rf_num); + } + + /* HT Beamformee */ + if (TEST_FLAG(pmlmepriv->htpriv.beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE)) { + /* Receive NDP Capable */ + SET_HT_CAP_TXBF_RECEIVE_NDP_CAP(pht_cap, 1); + /* Explicit Compressed Beamforming Feedback Capable */ + SET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP(pht_cap, 2); + rtw_hal_get_def_var(padapter, HAL_DEF_BEAMFORMEE_CAP, (u8 *)&rf_num); + SET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(pht_cap, rf_num); + } +#endif /* CONFIG_BEAMFORMING */ + + _rtw_memcpy(&pmlmepriv->htpriv.ht_cap, p + 2, ie_len); +#ifdef CONFIG_RTW_DEBUG + if (0) { + RTW_INFO(FUNC_ADPT_FMT" HT_CAP_IE driver masked:\n", FUNC_ADPT_ARG(padapter)); + dump_ht_cap_ie_content(RTW_DBGDUMP, p + 2, ie_len); + } +#endif /* CONFIG_RTW_DEBUG */ + } + + /* parsing HT_INFO_IE */ + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _HT_ADD_INFO_IE_, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) { + pHT_info_ie = p; + if (channel == 0) + pbss_network->Configuration.DSConfig = GET_HT_OP_ELE_PRI_CHL(pHT_info_ie + 2); + else if (channel != GET_HT_OP_ELE_PRI_CHL(pHT_info_ie + 2)) { + RTW_INFO(FUNC_ADPT_FMT" ch inconsistent, DSSS:%u, HT primary:%u\n" + , FUNC_ADPT_ARG(padapter), channel, GET_HT_OP_ELE_PRI_CHL(pHT_info_ie + 2)); + } + } + } +#endif /* CONFIG_80211N_HT */ + pmlmepriv->cur_network.network_type = network_type; + +#ifdef CONFIG_80211N_HT + pmlmepriv->htpriv.ht_option = _FALSE; + + if ((psecuritypriv->wpa2_pairwise_cipher & WPA_CIPHER_TKIP) || + (psecuritypriv->wpa_pairwise_cipher & WPA_CIPHER_TKIP)) { + /* todo: */ + /* ht_cap = _FALSE; */ + } + + /* ht_cap */ + if (padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode) && ht_cap == _TRUE) { + + pmlmepriv->htpriv.ht_option = _TRUE; + pmlmepriv->qospriv.qos_option = 1; + + pmlmepriv->htpriv.ampdu_enable = pregistrypriv->ampdu_enable ? _TRUE : _FALSE; + + HT_caps_handler(padapter, (PNDIS_802_11_VARIABLE_IEs)pHT_caps_ie); + + HT_info_handler(padapter, (PNDIS_802_11_VARIABLE_IEs)pHT_info_ie); + } +#endif + +#ifdef CONFIG_80211AC_VHT + pmlmepriv->ori_vht_en = 0; + pmlmepriv->vhtpriv.vht_option = _FALSE; + + if (pmlmepriv->htpriv.ht_option == _TRUE + && pbss_network->Configuration.DSConfig > 14 + && REGSTY_IS_11AC_ENABLE(pregistrypriv) + && is_supported_vht(pregistrypriv->wireless_mode) + && (!rfctl->country_ent || COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent)) + ) { + /* Parsing VHT CAP IE */ + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, EID_VHTCapability, &ie_len, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) + vht_cap = _TRUE; + + /* Parsing VHT OPERATION IE */ + + if (vht_cap == _TRUE + && MLME_IS_MESH(padapter) /* allow only mesh temporarily before VHT IE checking is ready */ + ) { + rtw_check_for_vht20(padapter, ie + _BEACON_IE_OFFSET_, pbss_network->IELength - _BEACON_IE_OFFSET_); + pmlmepriv->ori_vht_en = 1; + pmlmepriv->vhtpriv.vht_option = _TRUE; + } else if (REGSTY_IS_11AC_AUTO(pregistrypriv)) { + rtw_vht_ies_detach(padapter, pbss_network); + rtw_vht_ies_attach(padapter, pbss_network); + } + } + + if (pmlmepriv->vhtpriv.vht_option == _FALSE) + rtw_vht_ies_detach(padapter, pbss_network); +#endif /* CONFIG_80211AC_VHT */ + +#ifdef CONFIG_80211N_HT + if(padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode) && + pbss_network->Configuration.DSConfig <= 14 && padapter->registrypriv.wifi_spec == 1 && + pbss_network->IELength + 10 <= MAX_IE_SZ) { + uint len = 0; + + SET_EXT_CAPABILITY_ELE_BSS_COEXIST(pmlmepriv->ext_capab_ie_data, 1); + pmlmepriv->ext_capab_ie_len = 10; + rtw_set_ie(pbss_network->IEs + pbss_network->IELength, EID_EXTCapability, 8, pmlmepriv->ext_capab_ie_data, &len); + pbss_network->IELength += pmlmepriv->ext_capab_ie_len; + } +#endif /* CONFIG_80211N_HT */ + + pbss_network->Length = get_WLAN_BSSID_EX_sz((WLAN_BSSID_EX *)pbss_network); + + rtw_ies_get_chbw(pbss_network->IEs + _BEACON_IE_OFFSET_, pbss_network->IELength - _BEACON_IE_OFFSET_ + , &pmlmepriv->ori_ch, &pmlmepriv->ori_bw, &pmlmepriv->ori_offset, 1, 1); + rtw_warn_on(pmlmepriv->ori_ch == 0); + + { + /* alloc sta_info for ap itself */ + + struct sta_info *sta; + + sta = rtw_get_stainfo(&padapter->stapriv, pbss_network->MacAddress); + if (!sta) { + sta = rtw_alloc_stainfo(&padapter->stapriv, pbss_network->MacAddress); + if (sta == NULL) + return _FAIL; + } + } + + rtw_startbss_cmd(padapter, RTW_CMDF_WAIT_ACK); + { + int sk_band = RTW_GET_SCAN_BAND_SKIP(padapter); + + if (sk_band) + RTW_CLR_SCAN_BAND_SKIP(padapter, sk_band); + } + + rtw_indicate_connect(padapter); + + pmlmepriv->cur_network.join_res = _TRUE;/* for check if already set beacon */ + + /* update bc/mc sta_info */ + /* update_bmc_sta(padapter); */ + + return ret; + +} + +#if CONFIG_RTW_MACADDR_ACL +void rtw_macaddr_acl_init(_adapter *adapter, u8 period) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct wlan_acl_pool *acl; + _queue *acl_node_q; + int i; + _irqL irqL; + + if (period >= RTW_ACL_PERIOD_NUM) { + rtw_warn_on(1); + return; + } + + acl = &stapriv->acl_list[period]; + acl_node_q = &acl->acl_node_q; + + _rtw_spinlock_init(&(acl_node_q->lock)); + + _enter_critical_bh(&(acl_node_q->lock), &irqL); + _rtw_init_listhead(&(acl_node_q->queue)); + acl->num = 0; + acl->mode = RTW_ACL_MODE_DISABLED; + for (i = 0; i < NUM_ACL; i++) { + _rtw_init_listhead(&acl->aclnode[i].list); + acl->aclnode[i].valid = _FALSE; + } + _exit_critical_bh(&(acl_node_q->lock), &irqL); +} + +static void _rtw_macaddr_acl_deinit(_adapter *adapter, u8 period, bool clear_only) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct wlan_acl_pool *acl; + _queue *acl_node_q; + _irqL irqL; + _list *head, *list; + struct rtw_wlan_acl_node *acl_node; + + if (period >= RTW_ACL_PERIOD_NUM) { + rtw_warn_on(1); + return; + } + + acl = &stapriv->acl_list[period]; + acl_node_q = &acl->acl_node_q; + + _enter_critical_bh(&(acl_node_q->lock), &irqL); + head = get_list_head(acl_node_q); + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + acl_node = LIST_CONTAINOR(list, struct rtw_wlan_acl_node, list); + list = get_next(list); + + if (acl_node->valid == _TRUE) { + acl_node->valid = _FALSE; + rtw_list_delete(&acl_node->list); + acl->num--; + } + } + _exit_critical_bh(&(acl_node_q->lock), &irqL); + + if (!clear_only) + _rtw_spinlock_free(&(acl_node_q->lock)); + + rtw_warn_on(acl->num); + acl->mode = RTW_ACL_MODE_DISABLED; +} + +void rtw_macaddr_acl_deinit(_adapter *adapter, u8 period) +{ + _rtw_macaddr_acl_deinit(adapter, period, 0); +} + +void rtw_macaddr_acl_clear(_adapter *adapter, u8 period) +{ + _rtw_macaddr_acl_deinit(adapter, period, 1); +} + +void rtw_set_macaddr_acl(_adapter *adapter, u8 period, int mode) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct wlan_acl_pool *acl; + + if (period >= RTW_ACL_PERIOD_NUM) { + rtw_warn_on(1); + return; + } + + acl = &stapriv->acl_list[period]; + + RTW_INFO(FUNC_ADPT_FMT" p=%u, mode=%d\n" + , FUNC_ADPT_ARG(adapter), period, mode); + + acl->mode = mode; +} + +int rtw_acl_add_sta(_adapter *adapter, u8 period, const u8 *addr) +{ + _irqL irqL; + _list *list, *head; + u8 existed = 0; + int i = -1, ret = 0; + struct rtw_wlan_acl_node *acl_node; + struct sta_priv *stapriv = &adapter->stapriv; + struct wlan_acl_pool *acl; + _queue *acl_node_q; + + if (period >= RTW_ACL_PERIOD_NUM) { + rtw_warn_on(1); + ret = -1; + goto exit; + } + + acl = &stapriv->acl_list[period]; + acl_node_q = &acl->acl_node_q; + + _enter_critical_bh(&(acl_node_q->lock), &irqL); + + head = get_list_head(acl_node_q); + list = get_next(head); + + /* search for existed entry */ + while (rtw_end_of_queue_search(head, list) == _FALSE) { + acl_node = LIST_CONTAINOR(list, struct rtw_wlan_acl_node, list); + list = get_next(list); + + if (_rtw_memcmp(acl_node->addr, addr, ETH_ALEN)) { + if (acl_node->valid == _TRUE) { + existed = 1; + break; + } + } + } + if (existed) + goto release_lock; + + if (acl->num >= NUM_ACL) + goto release_lock; + + /* find empty one and use */ + for (i = 0; i < NUM_ACL; i++) { + + acl_node = &acl->aclnode[i]; + if (acl_node->valid == _FALSE) { + + _rtw_init_listhead(&acl_node->list); + _rtw_memcpy(acl_node->addr, addr, ETH_ALEN); + acl_node->valid = _TRUE; + + rtw_list_insert_tail(&acl_node->list, get_list_head(acl_node_q)); + acl->num++; + break; + } + } + +release_lock: + _exit_critical_bh(&(acl_node_q->lock), &irqL); + + if (!existed && (i < 0 || i >= NUM_ACL)) + ret = -1; + + RTW_INFO(FUNC_ADPT_FMT" p=%u "MAC_FMT" %s (acl_num=%d)\n" + , FUNC_ADPT_ARG(adapter), period, MAC_ARG(addr) + , (existed ? "existed" : ((i < 0 || i >= NUM_ACL) ? "no room" : "added")) + , acl->num); +exit: + return ret; +} + +int rtw_acl_remove_sta(_adapter *adapter, u8 period, const u8 *addr) +{ + _irqL irqL; + _list *list, *head; + int ret = 0; + struct rtw_wlan_acl_node *acl_node; + struct sta_priv *stapriv = &adapter->stapriv; + struct wlan_acl_pool *acl; + _queue *acl_node_q; + u8 is_baddr = is_broadcast_mac_addr(addr); + u8 match = 0; + + if (period >= RTW_ACL_PERIOD_NUM) { + rtw_warn_on(1); + goto exit; + } + + acl = &stapriv->acl_list[period]; + acl_node_q = &acl->acl_node_q; + + _enter_critical_bh(&(acl_node_q->lock), &irqL); + + head = get_list_head(acl_node_q); + list = get_next(head); + + while (rtw_end_of_queue_search(head, list) == _FALSE) { + acl_node = LIST_CONTAINOR(list, struct rtw_wlan_acl_node, list); + list = get_next(list); + + if (is_baddr || _rtw_memcmp(acl_node->addr, addr, ETH_ALEN)) { + if (acl_node->valid == _TRUE) { + acl_node->valid = _FALSE; + rtw_list_delete(&acl_node->list); + acl->num--; + match = 1; + } + } + } + + _exit_critical_bh(&(acl_node_q->lock), &irqL); + + RTW_INFO(FUNC_ADPT_FMT" p=%u "MAC_FMT" %s (acl_num=%d)\n" + , FUNC_ADPT_ARG(adapter), period, MAC_ARG(addr) + , is_baddr ? "clear all" : (match ? "match" : "no found") + , acl->num); + +exit: + return ret; +} +#endif /* CONFIG_RTW_MACADDR_ACL */ + +u8 rtw_ap_set_sta_key(_adapter *adapter, const u8 *addr, u8 alg, const u8 *key, u8 keyid, u8 gk) +{ + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + struct cmd_obj *cmd; + struct set_stakey_parm *param; + u8 res = _SUCCESS; + + cmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmd == NULL) { + res = _FAIL; + goto exit; + } + + param = (struct set_stakey_parm *)rtw_zmalloc(sizeof(struct set_stakey_parm)); + if (param == NULL) { + rtw_mfree((u8 *) cmd, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmd, param, CMD_SET_STAKEY); + + _rtw_memcpy(param->addr, addr, ETH_ALEN); + param->algorithm = alg; + param->keyid = keyid; + if (!!(alg & _SEC_TYPE_256_)) + _rtw_memcpy(param->key, key, 32); + else + _rtw_memcpy(param->key, key, 16); + param->gk = gk; + + res = rtw_enqueue_cmd(cmdpriv, cmd); + +exit: + return res; +} + +u8 rtw_ap_set_pairwise_key(_adapter *padapter, struct sta_info *psta) +{ + return rtw_ap_set_sta_key(padapter + , psta->cmn.mac_addr + , psta->dot118021XPrivacy + , psta->dot118021x_UncstKey.skey + , 0 + , 0 + ); +} + +static int rtw_ap_set_key(_adapter *padapter, u8 *key, u8 alg, int keyid, u8 set_tx) +{ + u8 keylen; + struct cmd_obj *pcmd; + struct setkey_parm *psetkeyparm; + struct cmd_priv *pcmdpriv = &(padapter->cmdpriv); + int res = _SUCCESS; + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + pcmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd == NULL) { + res = _FAIL; + goto exit; + } + psetkeyparm = (struct setkey_parm *)rtw_zmalloc(sizeof(struct setkey_parm)); + if (psetkeyparm == NULL) { + rtw_mfree((unsigned char *)pcmd, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + _rtw_memset(psetkeyparm, 0, sizeof(struct setkey_parm)); + + psetkeyparm->keyid = (u8)keyid; + if (is_wep_enc(alg)) + padapter->securitypriv.key_mask |= BIT(psetkeyparm->keyid); + + psetkeyparm->algorithm = alg; + + psetkeyparm->set_tx = set_tx; + + switch (alg) { + case _WEP40_: + keylen = 5; + break; + case _WEP104_: + keylen = 13; + break; + case _GCMP_256_: + case _CCMP_256_: + keylen = 32; + break; + case _TKIP_: + case _TKIP_WTMIC_: + case _AES_: + case _GCMP_: + default: + keylen = 16; + } + + _rtw_memcpy(&(psetkeyparm->key[0]), key, keylen); + + pcmd->cmdcode = CMD_SET_KEY; /*_SetKey_CMD_;*/ + pcmd->parmbuf = (u8 *)psetkeyparm; + pcmd->cmdsz = (sizeof(struct setkey_parm)); + pcmd->rsp = NULL; + pcmd->rspsz = 0; + + + _rtw_init_listhead(&pcmd->list); + + res = rtw_enqueue_cmd(pcmdpriv, pcmd); + +exit: + + return res; +} + +int rtw_ap_set_group_key(_adapter *padapter, u8 *key, u8 alg, int keyid) +{ + RTW_INFO("%s\n", __FUNCTION__); + + return rtw_ap_set_key(padapter, key, alg, keyid, 1); +} + +int rtw_ap_set_wep_key(_adapter *padapter, u8 *key, u8 keylen, int keyid, u8 set_tx) +{ + u8 alg; + + switch (keylen) { + case 5: + alg = _WEP40_; + break; + case 13: + alg = _WEP104_; + break; + default: + alg = _NO_PRIVACY_; + } + + RTW_INFO("%s\n", __FUNCTION__); + + return rtw_ap_set_key(padapter, key, alg, keyid, set_tx); +} + +u8 rtw_ap_bmc_frames_hdl(_adapter *padapter) +{ +#define HIQ_XMIT_COUNTS (6) + _irqL irqL; + struct sta_info *psta_bmc; + _list *xmitframe_plist, *xmitframe_phead; + struct xmit_frame *pxmitframe = NULL; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct sta_priv *pstapriv = &padapter->stapriv; + bool update_tim = _FALSE; + + + if (padapter->registrypriv.wifi_spec != 1) + return H2C_SUCCESS; + + + psta_bmc = rtw_get_bcmc_stainfo(padapter); + if (!psta_bmc) + return H2C_SUCCESS; + + + _enter_critical_bh(&pxmitpriv->lock, &irqL); + + if ((rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, 0)) && (psta_bmc->sleepq_len > 0)) { + int tx_counts = 0; + + _update_beacon(padapter, _TIM_IE_, NULL, _FALSE, 0, "update TIM with TIB=1"); + + RTW_INFO("sleepq_len of bmc_sta = %d\n", psta_bmc->sleepq_len); + + xmitframe_phead = get_list_head(&psta_bmc->sleep_q); + xmitframe_plist = get_next(xmitframe_phead); + + while ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + + xmitframe_plist = get_next(xmitframe_plist); + + rtw_list_delete(&pxmitframe->list); + + psta_bmc->sleepq_len--; + tx_counts++; + + if (psta_bmc->sleepq_len > 0) + pxmitframe->attrib.mdata = 1; + else + pxmitframe->attrib.mdata = 0; + + if (tx_counts == HIQ_XMIT_COUNTS) + pxmitframe->attrib.mdata = 0; + + pxmitframe->attrib.triggered = 1; + + if (xmitframe_hiq_filter(pxmitframe) == _TRUE) + pxmitframe->attrib.qsel = QSLT_HIGH;/*HIQ*/ + + rtw_hal_xmitframe_enqueue(padapter, pxmitframe); + + if (tx_counts == HIQ_XMIT_COUNTS) + break; + + } + + } else { + if (psta_bmc->sleepq_len == 0) { + + /*RTW_INFO("sleepq_len of bmc_sta = %d\n", psta_bmc->sleepq_len);*/ + + if (rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, 0)) + update_tim = _TRUE; + + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, 0); + rtw_tim_map_clear(padapter, pstapriv->sta_dz_bitmap, 0); + + if (update_tim == _TRUE) { + RTW_INFO("clear TIB\n"); + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0, "bmc sleepq and HIQ empty"); + } + } + } + + _exit_critical_bh(&pxmitpriv->lock, &irqL); + +#if 0 + /* HIQ Check */ + rtw_hal_get_hwreg(padapter, HW_VAR_CHK_HI_QUEUE_EMPTY, &empty); + + while (_FALSE == empty && rtw_get_passing_time_ms(start) < 3000) { + rtw_msleep_os(100); + rtw_hal_get_hwreg(padapter, HW_VAR_CHK_HI_QUEUE_EMPTY, &empty); + } + + + printk("check if hiq empty=%d\n", empty); +#endif + + return H2C_SUCCESS; +} + +#ifdef CONFIG_NATIVEAP_MLME + +static void associated_stainfo_update(_adapter *padapter, struct sta_info *psta, u32 sta_info_type) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + RTW_INFO("%s: "MAC_FMT", updated_type=0x%x\n", __func__, MAC_ARG(psta->cmn.mac_addr), sta_info_type); +#ifdef CONFIG_80211N_HT + if (sta_info_type & STA_INFO_UPDATE_BW) { + + if ((psta->flags & WLAN_STA_HT) && !psta->ht_20mhz_set) { + if (pmlmepriv->sw_to_20mhz) { + psta->cmn.bw_mode = CHANNEL_WIDTH_20; + /*psta->htpriv.ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE;*/ + psta->htpriv.sgi_40m = _FALSE; + } else { + /*TODO: Switch back to 40MHZ?80MHZ*/ + } + } + } +#endif /* CONFIG_80211N_HT */ + /* + if (sta_info_type & STA_INFO_UPDATE_RATE) { + + } + */ + + if (sta_info_type & STA_INFO_UPDATE_PROTECTION_MODE) + VCS_update(padapter, psta); + + /* + if (sta_info_type & STA_INFO_UPDATE_CAP) { + + } + + if (sta_info_type & STA_INFO_UPDATE_HT_CAP) { + + } + + if (sta_info_type & STA_INFO_UPDATE_VHT_CAP) { + + } + */ + +} + +static void update_bcn_ext_capab_ie(_adapter *padapter) +{ + sint ie_len = 0; + unsigned char *pbuf; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = &(pmlmeinfo->network); + u8 *ie = pnetwork->IEs; + u8 null_extcap_data[8] = {0}; + + pbuf = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _EXT_CAP_IE_, &ie_len, (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (pbuf && ie_len > 0) + rtw_remove_bcn_ie(padapter, pnetwork, _EXT_CAP_IE_); + + if ((pmlmepriv->ext_capab_ie_len > 0) && + (_rtw_memcmp(pmlmepriv->ext_capab_ie_data, null_extcap_data, sizeof(null_extcap_data)) == _FALSE)) + rtw_add_bcn_ie(padapter, pnetwork, _EXT_CAP_IE_, pmlmepriv->ext_capab_ie_data, pmlmepriv->ext_capab_ie_len); + +} + +static void update_bcn_erpinfo_ie(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = &(pmlmeinfo->network); + unsigned char *p, *ie = pnetwork->IEs; + u32 len = 0; + + RTW_INFO("%s, ERP_enable=%d\n", __FUNCTION__, pmlmeinfo->ERP_enable); + + if (!pmlmeinfo->ERP_enable) + return; + + /* parsing ERP_IE */ + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _ERPINFO_IE_, &len, (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (p && len > 0) { + PNDIS_802_11_VARIABLE_IEs pIE = (PNDIS_802_11_VARIABLE_IEs)p; + + if (pmlmepriv->num_sta_non_erp == 1) + pIE->data[0] |= RTW_ERP_INFO_NON_ERP_PRESENT | RTW_ERP_INFO_USE_PROTECTION; + else + pIE->data[0] &= ~(RTW_ERP_INFO_NON_ERP_PRESENT | RTW_ERP_INFO_USE_PROTECTION); + + if (pmlmepriv->num_sta_no_short_preamble > 0) + pIE->data[0] |= RTW_ERP_INFO_BARKER_PREAMBLE_MODE; + else + pIE->data[0] &= ~(RTW_ERP_INFO_BARKER_PREAMBLE_MODE); + + ERP_IE_handler(padapter, pIE); + } + +} + +static void update_bcn_htcap_ie(_adapter *padapter) +{ + RTW_INFO("%s\n", __FUNCTION__); + +} + +static void update_bcn_htinfo_ie(_adapter *padapter) +{ +#ifdef CONFIG_80211N_HT + /* + u8 beacon_updated = _FALSE; + u32 sta_info_update_type = STA_INFO_UPDATE_NONE; + */ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = &(pmlmeinfo->network); + unsigned char *p, *ie = pnetwork->IEs; + u32 len = 0; + + if (pmlmepriv->htpriv.ht_option == _FALSE) + return; + + if (pmlmeinfo->HT_info_enable != 1) + return; + + + RTW_INFO("%s current operation mode=0x%X\n", + __FUNCTION__, pmlmepriv->ht_op_mode); + + RTW_INFO("num_sta_40mhz_intolerant(%d), 20mhz_width_req(%d), intolerant_ch_rpt(%d), olbc(%d)\n", + pmlmepriv->num_sta_40mhz_intolerant, pmlmepriv->ht_20mhz_width_req, pmlmepriv->ht_intolerant_ch_reported, ATOMIC_READ(&pmlmepriv->olbc)); + + /*parsing HT_INFO_IE, currently only update ht_op_mode - pht_info->infos[1] & pht_info->infos[2] for wifi logo test*/ + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _HT_ADD_INFO_IE_, &len, (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (p && len > 0) { + struct HT_info_element *pht_info = NULL; + + pht_info = (struct HT_info_element *)(p + 2); + + /* for STA Channel Width/Secondary Channel Offset*/ + if ((pmlmepriv->sw_to_20mhz == 0) && (pmlmeext->cur_channel <= 14)) { + if ((pmlmepriv->num_sta_40mhz_intolerant > 0) || (pmlmepriv->ht_20mhz_width_req == _TRUE) + || (pmlmepriv->ht_intolerant_ch_reported == _TRUE) || (ATOMIC_READ(&pmlmepriv->olbc) == _TRUE)) { + SET_HT_OP_ELE_2ND_CHL_OFFSET(pht_info, 0); + SET_HT_OP_ELE_STA_CHL_WIDTH(pht_info, 0); + + pmlmepriv->sw_to_20mhz = 1; + /* + sta_info_update_type |= STA_INFO_UPDATE_BW; + beacon_updated = _TRUE; + */ + + RTW_INFO("%s:switching to 20Mhz\n", __FUNCTION__); + + /*TODO : cur_bwmode/cur_ch_offset switches to 20Mhz*/ + } + } else { + + if ((pmlmepriv->num_sta_40mhz_intolerant == 0) && (pmlmepriv->ht_20mhz_width_req == _FALSE) + && (pmlmepriv->ht_intolerant_ch_reported == _FALSE) && (ATOMIC_READ(&pmlmepriv->olbc) == _FALSE)) { + + if (pmlmeext->cur_bwmode >= CHANNEL_WIDTH_40) { + + SET_HT_OP_ELE_STA_CHL_WIDTH(pht_info, 1); + + SET_HT_OP_ELE_2ND_CHL_OFFSET(pht_info, + (pmlmeext->cur_ch_offset == HAL_PRIME_CHNL_OFFSET_LOWER) ? + HT_INFO_HT_PARAM_SECONDARY_CHNL_ABOVE : HT_INFO_HT_PARAM_SECONDARY_CHNL_BELOW); + + pmlmepriv->sw_to_20mhz = 0; + /* + sta_info_update_type |= STA_INFO_UPDATE_BW; + beacon_updated = _TRUE; + */ + + RTW_INFO("%s:switching back to 40Mhz\n", __FUNCTION__); + } + } + } + + /* to update ht_op_mode*/ + *(u16 *)(pht_info->infos + 1) = cpu_to_le16(pmlmepriv->ht_op_mode); + + } + + /*associated_clients_update(padapter, beacon_updated, sta_info_update_type);*/ +#endif /* CONFIG_80211N_HT */ +} + +static void update_bcn_rsn_ie(_adapter *padapter) +{ + RTW_INFO("%s\n", __FUNCTION__); + +} + +static void update_bcn_wpa_ie(_adapter *padapter) +{ + RTW_INFO("%s\n", __FUNCTION__); + +} + +static void update_bcn_wmm_ie(_adapter *padapter) +{ + RTW_INFO("%s\n", __FUNCTION__); + +} + +static void update_bcn_wps_ie(_adapter *padapter) +{ + u8 *pwps_ie = NULL, *pwps_ie_src, *premainder_ie, *pbackup_remainder_ie = NULL; + uint wps_ielen = 0, wps_offset, remainder_ielen; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = &(pmlmeinfo->network); + unsigned char *ie = pnetwork->IEs; + u32 ielen = pnetwork->IELength; + + + RTW_INFO("%s\n", __FUNCTION__); + + pwps_ie = rtw_get_wps_ie(ie + _FIXED_IE_LENGTH_, ielen - _FIXED_IE_LENGTH_, NULL, &wps_ielen); + + if (pwps_ie == NULL || wps_ielen == 0) + return; + + pwps_ie_src = pmlmepriv->wps_beacon_ie; + if (pwps_ie_src == NULL) + return; + + wps_offset = (uint)(pwps_ie - ie); + + premainder_ie = pwps_ie + wps_ielen; + + remainder_ielen = ielen - wps_offset - wps_ielen; + + if (remainder_ielen > 0) { + pbackup_remainder_ie = rtw_malloc(remainder_ielen); + if (pbackup_remainder_ie) + _rtw_memcpy(pbackup_remainder_ie, premainder_ie, remainder_ielen); + } + + wps_ielen = (uint)pwps_ie_src[1];/* to get ie data len */ + if ((wps_offset + wps_ielen + 2 + remainder_ielen) <= MAX_IE_SZ) { + _rtw_memcpy(pwps_ie, pwps_ie_src, wps_ielen + 2); + pwps_ie += (wps_ielen + 2); + + if (pbackup_remainder_ie) + _rtw_memcpy(pwps_ie, pbackup_remainder_ie, remainder_ielen); + + /* update IELength */ + pnetwork->IELength = wps_offset + (wps_ielen + 2) + remainder_ielen; + } + + if (pbackup_remainder_ie) + rtw_mfree(pbackup_remainder_ie, remainder_ielen); + + /* deal with the case without set_tx_beacon_cmd() in update_beacon() */ +#if defined(CONFIG_INTERRUPT_BASED_TXBCN) || defined(CONFIG_PCI_HCI) + if ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) { + u8 sr = 0; + rtw_get_wps_attr_content(pwps_ie_src, wps_ielen, WPS_ATTR_SELECTED_REGISTRAR, (u8 *)(&sr), NULL); + + if (sr) { + set_fwstate(pmlmepriv, WIFI_UNDER_WPS); + RTW_INFO("%s, set WIFI_UNDER_WPS\n", __func__); + } else { + clr_fwstate(pmlmepriv, WIFI_UNDER_WPS); + RTW_INFO("%s, clr WIFI_UNDER_WPS\n", __func__); + } + } +#endif +} + +static void update_bcn_p2p_ie(_adapter *padapter) +{ + +} + +static void update_bcn_vendor_spec_ie(_adapter *padapter, u8 *oui) +{ + RTW_INFO("%s\n", __FUNCTION__); + + if (_rtw_memcmp(RTW_WPA_OUI, oui, 4)) + update_bcn_wpa_ie(padapter); + else if (_rtw_memcmp(WMM_OUI, oui, 4)) + update_bcn_wmm_ie(padapter); + else if (_rtw_memcmp(WPS_OUI, oui, 4)) + update_bcn_wps_ie(padapter); + else if (_rtw_memcmp(P2P_OUI, oui, 4)) + update_bcn_p2p_ie(padapter); + else + RTW_INFO("unknown OUI type!\n"); + + +} + +void _update_beacon(_adapter *padapter, u8 ie_id, u8 *oui, u8 tx, u8 flags, const char *tag) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv; + struct mlme_ext_priv *pmlmeext; + bool updated = 1; /* treat as upadated by default */ + + if (!padapter) + return; + + pmlmepriv = &(padapter->mlmepriv); + pmlmeext = &(padapter->mlmeextpriv); + + if (pmlmeext->bstart_bss == _FALSE) + return; + + _enter_critical_bh(&pmlmepriv->bcn_update_lock, &irqL); + + switch (ie_id) { + case _TIM_IE_: + update_BCNTIM(padapter); + break; + + case _ERPINFO_IE_: + update_bcn_erpinfo_ie(padapter); + break; + + case _HT_CAPABILITY_IE_: + update_bcn_htcap_ie(padapter); + break; + + case _RSN_IE_2_: + update_bcn_rsn_ie(padapter); + break; + + case _HT_ADD_INFO_IE_: + update_bcn_htinfo_ie(padapter); + break; + + case _EXT_CAP_IE_: + update_bcn_ext_capab_ie(padapter); + break; + +#ifdef CONFIG_RTW_MESH + case WLAN_EID_MESH_CONFIG: + updated = rtw_mesh_update_bss_peering_status(padapter, &(pmlmeext->mlmext_info.network)); + updated |= rtw_mesh_update_bss_formation_info(padapter, &(pmlmeext->mlmext_info.network)); + updated |= rtw_mesh_update_bss_forwarding_state(padapter, &(pmlmeext->mlmext_info.network)); + break; +#endif + + case _VENDOR_SPECIFIC_IE_: + update_bcn_vendor_spec_ie(padapter, oui); + break; + + case 0xFF: + default: + break; + } + + if (updated) + pmlmepriv->update_bcn = _TRUE; + + _exit_critical_bh(&pmlmepriv->bcn_update_lock, &irqL); + +#ifndef CONFIG_INTERRUPT_BASED_TXBCN +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) || defined(CONFIG_PCI_BCN_POLLING) + if (tx && updated) { + /* send_beacon(padapter); */ /* send_beacon must execute on TSR level */ + if (0) + RTW_INFO(FUNC_ADPT_FMT" ie_id:%u - %s\n", FUNC_ADPT_ARG(padapter), ie_id, tag); + if(flags == RTW_CMDF_WAIT_ACK) + set_tx_beacon_cmd(padapter, RTW_CMDF_WAIT_ACK); + else + set_tx_beacon_cmd(padapter, 0); + } +#else + { + /* PCI will issue beacon when BCN interrupt occurs. */ + } +#endif +#endif /* !CONFIG_INTERRUPT_BASED_TXBCN */ +} + +#ifdef CONFIG_80211N_HT + +void rtw_process_public_act_bsscoex(_adapter *padapter, u8 *pframe, uint frame_len) +{ + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 beacon_updated = _FALSE; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 *frame_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + uint frame_body_len = frame_len - sizeof(struct rtw_ieee80211_hdr_3addr); + u8 category, action; + + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta == NULL) + return; + + + category = frame_body[0]; + action = frame_body[1]; + + if (frame_body_len > 0) { + if ((frame_body[2] == EID_BSSCoexistence) && (frame_body[3] > 0)) { + u8 ie_data = frame_body[4]; + + if (ie_data & RTW_WLAN_20_40_BSS_COEX_40MHZ_INTOL) { + if (psta->ht_40mhz_intolerant == 0) { + psta->ht_40mhz_intolerant = 1; + pmlmepriv->num_sta_40mhz_intolerant++; + beacon_updated = _TRUE; + } + } else if (ie_data & RTW_WLAN_20_40_BSS_COEX_20MHZ_WIDTH_REQ) { + if (pmlmepriv->ht_20mhz_width_req == _FALSE) { + pmlmepriv->ht_20mhz_width_req = _TRUE; + beacon_updated = _TRUE; + } + } else + beacon_updated = _FALSE; + } + } + + if (frame_body_len > 8) { + /* if EID_BSSIntolerantChlReport ie exists */ + if ((frame_body[5] == EID_BSSIntolerantChlReport) && (frame_body[6] > 0)) { + /*todo:*/ + if (pmlmepriv->ht_intolerant_ch_reported == _FALSE) { + pmlmepriv->ht_intolerant_ch_reported = _TRUE; + beacon_updated = _TRUE; + } + } + } + + if (beacon_updated) { + + update_beacon(padapter, _HT_ADD_INFO_IE_, NULL, _TRUE, 0); + + associated_stainfo_update(padapter, psta, STA_INFO_UPDATE_BW); + } + + + +} + +void rtw_process_ht_action_smps(_adapter *padapter, u8 *ta, u8 ctrl_field) +{ + u8 e_field, m_field; + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + + psta = rtw_get_stainfo(pstapriv, ta); + if (psta == NULL) + return; + + e_field = (ctrl_field & BIT(0)) ? 1 : 0; /*SM Power Save Enabled*/ + m_field = (ctrl_field & BIT(1)) ? 1 : 0; /*SM Mode, 0:static SMPS, 1:dynamic SMPS*/ + + if (e_field) { + if (m_field) { /*mode*/ + psta->htpriv.smps_cap = WLAN_HT_CAP_SM_PS_DYNAMIC; + RTW_ERR("Don't support dynamic SMPS\n"); + } + else + psta->htpriv.smps_cap = WLAN_HT_CAP_SM_PS_STATIC; + } else { + /*disable*/ + psta->htpriv.smps_cap = WLAN_HT_CAP_SM_PS_DISABLED; + } + + if (psta->htpriv.smps_cap != WLAN_HT_CAP_SM_PS_DYNAMIC) + rtw_ssmps_wk_cmd(padapter, psta, e_field, 1); +} + +/* +op_mode +Set to 0 (HT pure) under the followign conditions + - all STAs in the BSS are 20/40 MHz HT in 20/40 MHz BSS or + - all STAs in the BSS are 20 MHz HT in 20 MHz BSS +Set to 1 (HT non-member protection) if there may be non-HT STAs + in both the primary and the secondary channel +Set to 2 if only HT STAs are associated in BSS, + however and at least one 20 MHz HT STA is associated +Set to 3 (HT mixed mode) when one or more non-HT STAs are associated + (currently non-GF HT station is considered as non-HT STA also) +*/ +int rtw_ht_operation_update(_adapter *padapter) +{ + u16 cur_op_mode, new_op_mode; + int op_mode_changes = 0; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct ht_priv *phtpriv_ap = &pmlmepriv->htpriv; + + if (pmlmepriv->htpriv.ht_option == _FALSE) + return 0; + + /*if (!iface->conf->ieee80211n || iface->conf->ht_op_mode_fixed) + return 0;*/ + + RTW_INFO("%s current operation mode=0x%X\n", + __FUNCTION__, pmlmepriv->ht_op_mode); + + if (!(pmlmepriv->ht_op_mode & HT_INFO_OPERATION_MODE_NON_GF_DEVS_PRESENT) + && pmlmepriv->num_sta_ht_no_gf) { + pmlmepriv->ht_op_mode |= + HT_INFO_OPERATION_MODE_NON_GF_DEVS_PRESENT; + op_mode_changes++; + } else if ((pmlmepriv->ht_op_mode & + HT_INFO_OPERATION_MODE_NON_GF_DEVS_PRESENT) && + pmlmepriv->num_sta_ht_no_gf == 0) { + pmlmepriv->ht_op_mode &= + ~HT_INFO_OPERATION_MODE_NON_GF_DEVS_PRESENT; + op_mode_changes++; + } + + if (!(pmlmepriv->ht_op_mode & HT_INFO_OPERATION_MODE_NON_HT_STA_PRESENT) && + (pmlmepriv->num_sta_no_ht || ATOMIC_READ(&pmlmepriv->olbc_ht))) { + pmlmepriv->ht_op_mode |= HT_INFO_OPERATION_MODE_NON_HT_STA_PRESENT; + op_mode_changes++; + } else if ((pmlmepriv->ht_op_mode & + HT_INFO_OPERATION_MODE_NON_HT_STA_PRESENT) && + (pmlmepriv->num_sta_no_ht == 0 && !ATOMIC_READ(&pmlmepriv->olbc_ht))) { + pmlmepriv->ht_op_mode &= + ~HT_INFO_OPERATION_MODE_NON_HT_STA_PRESENT; + op_mode_changes++; + } + + /* Note: currently we switch to the MIXED op mode if HT non-greenfield + * station is associated. Probably it's a theoretical case, since + * it looks like all known HT STAs support greenfield. + */ + new_op_mode = 0; + if (pmlmepriv->num_sta_no_ht /*|| + (pmlmepriv->ht_op_mode & HT_INFO_OPERATION_MODE_NON_GF_DEVS_PRESENT)*/) + new_op_mode = OP_MODE_MIXED; + else if ((phtpriv_ap->ht_cap.cap_info & IEEE80211_HT_CAP_SUP_WIDTH) + && pmlmepriv->num_sta_ht_20mhz) + new_op_mode = OP_MODE_20MHZ_HT_STA_ASSOCED; + else if (ATOMIC_READ(&pmlmepriv->olbc_ht)) + new_op_mode = OP_MODE_MAY_BE_LEGACY_STAS; + else + new_op_mode = OP_MODE_PURE; + + cur_op_mode = pmlmepriv->ht_op_mode & HT_INFO_OPERATION_MODE_OP_MODE_MASK; + if (cur_op_mode != new_op_mode) { + pmlmepriv->ht_op_mode &= ~HT_INFO_OPERATION_MODE_OP_MODE_MASK; + pmlmepriv->ht_op_mode |= new_op_mode; + op_mode_changes++; + } + + RTW_INFO("%s new operation mode=0x%X changes=%d\n", + __FUNCTION__, pmlmepriv->ht_op_mode, op_mode_changes); + + return op_mode_changes; + +} + +#endif /* CONFIG_80211N_HT */ + +void associated_clients_update(_adapter *padapter, u8 updated, u32 sta_info_type) +{ + /* update associcated stations cap. */ + if (updated == _TRUE) { + _irqL irqL; + _list *phead, *plist; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + /* check asoc_queue */ + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + + plist = get_next(plist); + + associated_stainfo_update(padapter, psta, sta_info_type); + } + + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + } + +} + +/* called > TSR LEVEL for USB or SDIO Interface*/ +void bss_cap_update_on_sta_join(_adapter *padapter, struct sta_info *psta) +{ + u8 beacon_updated = _FALSE; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + + +#if 0 + if (!(psta->capability & WLAN_CAPABILITY_SHORT_PREAMBLE) && + !psta->no_short_preamble_set) { + psta->no_short_preamble_set = 1; + pmlmepriv->num_sta_no_short_preamble++; + if ((pmlmeext->cur_wireless_mode > WIRELESS_11B) && + (pmlmepriv->num_sta_no_short_preamble == 1)) + ieee802_11_set_beacons(hapd->iface); + } +#endif + + + if (!(psta->flags & WLAN_STA_SHORT_PREAMBLE)) { + if (!psta->no_short_preamble_set) { + psta->no_short_preamble_set = 1; + + pmlmepriv->num_sta_no_short_preamble++; + + if ((pmlmeext->cur_wireless_mode > WIRELESS_11B) && + (pmlmepriv->num_sta_no_short_preamble == 1)) + beacon_updated = _TRUE; + } + } else { + if (psta->no_short_preamble_set) { + psta->no_short_preamble_set = 0; + + pmlmepriv->num_sta_no_short_preamble--; + + if ((pmlmeext->cur_wireless_mode > WIRELESS_11B) && + (pmlmepriv->num_sta_no_short_preamble == 0)) + beacon_updated = _TRUE; + } + } + +#if 0 + if (psta->flags & WLAN_STA_NONERP && !psta->nonerp_set) { + psta->nonerp_set = 1; + pmlmepriv->num_sta_non_erp++; + if (pmlmepriv->num_sta_non_erp == 1) + ieee802_11_set_beacons(hapd->iface); + } +#endif + + if (psta->flags & WLAN_STA_NONERP) { + if (!psta->nonerp_set) { + psta->nonerp_set = 1; + + pmlmepriv->num_sta_non_erp++; + + if (pmlmepriv->num_sta_non_erp == 1) { + beacon_updated = _TRUE; + update_beacon(padapter, _ERPINFO_IE_, NULL, _FALSE, 0); + } + } + + } else { + if (psta->nonerp_set) { + psta->nonerp_set = 0; + + pmlmepriv->num_sta_non_erp--; + + if (pmlmepriv->num_sta_non_erp == 0) { + beacon_updated = _TRUE; + update_beacon(padapter, _ERPINFO_IE_, NULL, _FALSE, 0); + } + } + + } + + +#if 0 + if (!(psta->capability & WLAN_CAPABILITY_SHORT_SLOT) && + !psta->no_short_slot_time_set) { + psta->no_short_slot_time_set = 1; + pmlmepriv->num_sta_no_short_slot_time++; + if ((pmlmeext->cur_wireless_mode > WIRELESS_11B) && + (pmlmepriv->num_sta_no_short_slot_time == 1)) + ieee802_11_set_beacons(hapd->iface); + } +#endif + + if (!(psta->capability & WLAN_CAPABILITY_SHORT_SLOT)) { + if (!psta->no_short_slot_time_set) { + psta->no_short_slot_time_set = 1; + + pmlmepriv->num_sta_no_short_slot_time++; + + if ((pmlmeext->cur_wireless_mode > WIRELESS_11B) && + (pmlmepriv->num_sta_no_short_slot_time == 1)) + beacon_updated = _TRUE; + } + } else { + if (psta->no_short_slot_time_set) { + psta->no_short_slot_time_set = 0; + + pmlmepriv->num_sta_no_short_slot_time--; + + if ((pmlmeext->cur_wireless_mode > WIRELESS_11B) && + (pmlmepriv->num_sta_no_short_slot_time == 0)) + beacon_updated = _TRUE; + } + } + +#ifdef CONFIG_80211N_HT + if(padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode)) { + if (psta->flags & WLAN_STA_HT) { + u16 ht_capab = le16_to_cpu(psta->htpriv.ht_cap.cap_info); + + RTW_INFO("HT: STA " MAC_FMT " HT Capabilities Info: 0x%04x\n", + MAC_ARG(psta->cmn.mac_addr), ht_capab); + + if (psta->no_ht_set) { + psta->no_ht_set = 0; + pmlmepriv->num_sta_no_ht--; + } + + if ((ht_capab & IEEE80211_HT_CAP_GRN_FLD) == 0) { + if (!psta->no_ht_gf_set) { + psta->no_ht_gf_set = 1; + pmlmepriv->num_sta_ht_no_gf++; + } + RTW_INFO("%s STA " MAC_FMT " - no " + "greenfield, num of non-gf stations %d\n", + __FUNCTION__, MAC_ARG(psta->cmn.mac_addr), + pmlmepriv->num_sta_ht_no_gf); + } + + if ((ht_capab & IEEE80211_HT_CAP_SUP_WIDTH) == 0) { + if (!psta->ht_20mhz_set) { + psta->ht_20mhz_set = 1; + pmlmepriv->num_sta_ht_20mhz++; + } + RTW_INFO("%s STA " MAC_FMT " - 20 MHz HT, " + "num of 20MHz HT STAs %d\n", + __FUNCTION__, MAC_ARG(psta->cmn.mac_addr), + pmlmepriv->num_sta_ht_20mhz); + } + + if (((ht_capab & RTW_IEEE80211_HT_CAP_40MHZ_INTOLERANT) != 0) && + (psta->ht_40mhz_intolerant == 0)) { + psta->ht_40mhz_intolerant = 1; + pmlmepriv->num_sta_40mhz_intolerant++; + RTW_INFO("%s STA " MAC_FMT " - 40MHZ_INTOLERANT, ", + __FUNCTION__, MAC_ARG(psta->cmn.mac_addr)); + } + + } else { + if (!psta->no_ht_set) { + psta->no_ht_set = 1; + pmlmepriv->num_sta_no_ht++; + } + if (pmlmepriv->htpriv.ht_option == _TRUE) { + RTW_INFO("%s STA " MAC_FMT + " - no HT, num of non-HT stations %d\n", + __FUNCTION__, MAC_ARG(psta->cmn.mac_addr), + pmlmepriv->num_sta_no_ht); + } + } + + if (rtw_ht_operation_update(padapter) > 0) { + update_beacon(padapter, _HT_CAPABILITY_IE_, NULL, _FALSE, 0); + update_beacon(padapter, _HT_ADD_INFO_IE_, NULL, _FALSE, 0); + beacon_updated = _TRUE; + } + } +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + struct sta_priv *pstapriv = &padapter->stapriv; + + update_beacon(padapter, WLAN_EID_MESH_CONFIG, NULL, _FALSE, 0); + if (pstapriv->asoc_list_cnt == 1) + _set_timer(&padapter->mesh_atlm_param_req_timer, 0); + beacon_updated = _TRUE; + } +#endif + + if (beacon_updated) + update_beacon(padapter, 0xFF, NULL, _TRUE, 0); + + /* update associcated stations cap. */ + associated_clients_update(padapter, beacon_updated, STA_INFO_UPDATE_ALL); + + RTW_INFO("%s, updated=%d\n", __func__, beacon_updated); + +} + +u8 bss_cap_update_on_sta_leave(_adapter *padapter, struct sta_info *psta) +{ + u8 beacon_updated = _FALSE; + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + + if (!psta) + return beacon_updated; + + if (rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, psta->cmn.aid)) { + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + beacon_updated = _TRUE; + update_beacon(padapter, _TIM_IE_, NULL, _FALSE, 0); + } + + if (psta->no_short_preamble_set) { + psta->no_short_preamble_set = 0; + pmlmepriv->num_sta_no_short_preamble--; + if (pmlmeext->cur_wireless_mode > WIRELESS_11B + && pmlmepriv->num_sta_no_short_preamble == 0) + beacon_updated = _TRUE; + } + + if (psta->nonerp_set) { + psta->nonerp_set = 0; + pmlmepriv->num_sta_non_erp--; + if (pmlmepriv->num_sta_non_erp == 0) { + beacon_updated = _TRUE; + update_beacon(padapter, _ERPINFO_IE_, NULL, _FALSE, 0); + } + } + + if (psta->no_short_slot_time_set) { + psta->no_short_slot_time_set = 0; + pmlmepriv->num_sta_no_short_slot_time--; + if (pmlmeext->cur_wireless_mode > WIRELESS_11B + && pmlmepriv->num_sta_no_short_slot_time == 0) + beacon_updated = _TRUE; + } + +#ifdef CONFIG_80211N_HT + if (psta->no_ht_gf_set) { + psta->no_ht_gf_set = 0; + pmlmepriv->num_sta_ht_no_gf--; + } + + if (psta->no_ht_set) { + psta->no_ht_set = 0; + pmlmepriv->num_sta_no_ht--; + } + + if (psta->ht_20mhz_set) { + psta->ht_20mhz_set = 0; + pmlmepriv->num_sta_ht_20mhz--; + } + + if (psta->ht_40mhz_intolerant) { + psta->ht_40mhz_intolerant = 0; + if (pmlmepriv->num_sta_40mhz_intolerant > 0) + pmlmepriv->num_sta_40mhz_intolerant--; + else + rtw_warn_on(1); + } + + if (rtw_ht_operation_update(padapter) > 0) { + update_beacon(padapter, _HT_CAPABILITY_IE_, NULL, _FALSE, 0); + update_beacon(padapter, _HT_ADD_INFO_IE_, NULL, _FALSE, 0); + } +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + update_beacon(padapter, WLAN_EID_MESH_CONFIG, NULL, _FALSE, 0); + if (pstapriv->asoc_list_cnt == 0) + _cancel_timer_ex(&padapter->mesh_atlm_param_req_timer); + beacon_updated = _TRUE; + } +#endif + + if (beacon_updated == _TRUE) + update_beacon(padapter, 0xFF, NULL, _TRUE, 0); + +#if 0 + /* update associated stations cap. */ + associated_clients_update(padapter, beacon_updated, STA_INFO_UPDATE_ALL); /* move it to avoid deadlock */ +#endif + + RTW_INFO("%s, updated=%d\n", __func__, beacon_updated); + + return beacon_updated; + +} + +u8 ap_free_sta(_adapter *padapter, struct sta_info *psta, bool active, u16 reason, bool enqueue) +{ + _irqL irqL; + u8 beacon_updated = _FALSE; + + if (!psta) + return beacon_updated; + + if (active == _TRUE) { +#ifdef CONFIG_80211N_HT + /* tear down Rx AMPDU */ + send_delba(padapter, 0, psta->cmn.mac_addr);/* recipient */ + + /* tear down TX AMPDU */ + send_delba(padapter, 1, psta->cmn.mac_addr);/* */ /* originator */ + +#endif /* CONFIG_80211N_HT */ + + if (!MLME_IS_MESH(padapter)) + issue_deauth(padapter, psta->cmn.mac_addr, reason); + } + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + rtw_mesh_path_flush_by_nexthop(psta); +#endif + +#ifdef CONFIG_BEAMFORMING + beamforming_wk_cmd(padapter, BEAMFORMING_CTRL_LEAVE, psta->cmn.mac_addr, ETH_ALEN, 1); +#endif + +#ifdef CONFIG_80211N_HT + psta->htpriv.agg_enable_bitmap = 0x0;/* reset */ + psta->htpriv.candidate_tid_bitmap = 0x0;/* reset */ +#endif + + + + _enter_critical_bh(&psta->lock, &irqL); + psta->state &= ~(WIFI_ASOC_STATE | WIFI_UNDER_KEY_HANDSHAKE); + +#ifdef CONFIG_IOCTL_CFG80211 + if ((psta->auth_len != 0) && (psta->pauth_frame != NULL)) { + rtw_mfree(psta->pauth_frame, psta->auth_len); + psta->pauth_frame = NULL; + psta->auth_len = 0; + } + if (psta->passoc_req && psta->assoc_req_len > 0) { + rtw_mfree(psta->passoc_req , psta->assoc_req_len); + psta->passoc_req = NULL; + psta->assoc_req_len = 0; + } +#endif /* CONFIG_IOCTL_CFG80211 */ + _exit_critical_bh(&psta->lock, &irqL); + + if (!MLME_IS_MESH(padapter)) { + #ifdef CONFIG_RTW_WDS + rtw_wds_path_flush_by_nexthop(psta); + #endif + +#ifdef CONFIG_IOCTL_CFG80211 + #ifdef COMPAT_KERNEL_RELEASE + rtw_cfg80211_indicate_sta_disassoc(padapter, psta->cmn.mac_addr, reason); + #elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) && !defined(CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER) + rtw_cfg80211_indicate_sta_disassoc(padapter, psta->cmn.mac_addr, reason); + #else /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) && !defined(CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER) */ + /* will call rtw_cfg80211_indicate_sta_disassoc() in cmd_thread for old API context */ + #endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) && !defined(CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER) */ +#else + rtw_indicate_sta_disassoc_event(padapter, psta); +#endif + } + + beacon_updated = bss_cap_update_on_sta_leave(padapter, psta); + + report_del_sta_event(padapter, psta->cmn.mac_addr, reason, enqueue, _FALSE); + + /* clear cam entry / key */ + rtw_clearstakey_cmd(padapter, psta, enqueue); + + return beacon_updated; + +} + +int rtw_ap_inform_ch_switch(_adapter *padapter, u8 new_ch, u8 ch_offset) +{ + _irqL irqL; + _list *phead, *plist; + int ret = 0; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + if ((pmlmeinfo->state & 0x03) != WIFI_FW_AP_STATE) + return ret; + + RTW_INFO(FUNC_NDEV_FMT" with ch:%u, offset:%u\n", + FUNC_NDEV_ARG(padapter->pnetdev), new_ch, ch_offset); + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + /* for each sta in asoc_queue */ + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); + + issue_action_spct_ch_switch(padapter, psta->cmn.mac_addr, new_ch, ch_offset); + psta->expire_to = ((pstapriv->expire_to * 2) > 5) ? 5 : (pstapriv->expire_to * 2); + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + issue_action_spct_ch_switch(padapter, bc_addr, new_ch, ch_offset); + + return ret; +} + +int rtw_sta_flush(_adapter *padapter, bool enqueue) +{ + _irqL irqL; + _list *phead, *plist; + int ret = 0; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 flush_num = 0; + char flush_list[NUM_STA]; + int i; + + if (!MLME_IS_AP(padapter) && !MLME_IS_MESH(padapter)) + return ret; + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(padapter->pnetdev)); + + /* pick sta from sta asoc_queue */ + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + phead = &pstapriv->asoc_list; + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + int stainfo_offset; + + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); + + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + STA_SET_MESH_PLINK(psta, NULL); + + stainfo_offset = rtw_stainfo_offset(pstapriv, psta); + if (stainfo_offset_valid(stainfo_offset)) + flush_list[flush_num++] = stainfo_offset; + else + rtw_warn_on(1); + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + /* call ap_free_sta() for each sta picked */ + for (i = 0; i < flush_num; i++) { + u8 sta_addr[ETH_ALEN]; + + psta = rtw_get_stainfo_by_offset(pstapriv, flush_list[i]); + _rtw_memcpy(sta_addr, psta->cmn.mac_addr, ETH_ALEN); + + ap_free_sta(padapter, psta, _TRUE, WLAN_REASON_DEAUTH_LEAVING, enqueue); + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + rtw_mesh_expire_peer(padapter, sta_addr); + #endif + } + + if (MLME_IS_ASOC(padapter) && !MLME_IS_MESH(padapter)) + issue_deauth(padapter, bc_addr, WLAN_REASON_DEAUTH_LEAVING); + + associated_clients_update(padapter, _TRUE, STA_INFO_UPDATE_ALL); + + return ret; +} + +/* called > TSR LEVEL for USB or SDIO Interface*/ +void sta_info_update(_adapter *padapter, struct sta_info *psta) +{ + int flags = psta->flags; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + + /* update wmm cap. */ + if (WLAN_STA_WME & flags) + psta->qos_option = 1; + else + psta->qos_option = 0; + + if (pmlmepriv->qospriv.qos_option == 0) + psta->qos_option = 0; + + +#ifdef CONFIG_80211N_HT + /* update 802.11n ht cap. */ + if (WLAN_STA_HT & flags) { + psta->htpriv.ht_option = _TRUE; + psta->qos_option = 1; + + psta->htpriv.smps_cap = (psta->htpriv.ht_cap.cap_info & IEEE80211_HT_CAP_SM_PS) >> 2; + } else + psta->htpriv.ht_option = _FALSE; + + if (pmlmepriv->htpriv.ht_option == _FALSE) + psta->htpriv.ht_option = _FALSE; +#endif + +#ifdef CONFIG_80211AC_VHT + /* update 802.11AC vht cap. */ + if (WLAN_STA_VHT & flags) + psta->vhtpriv.vht_option = _TRUE; + else + psta->vhtpriv.vht_option = _FALSE; + + if (pmlmepriv->vhtpriv.vht_option == _FALSE) + psta->vhtpriv.vht_option = _FALSE; +#endif + + update_sta_info_apmode(padapter, psta); +} + +/* called >= TSR LEVEL for USB or SDIO Interface*/ +void ap_sta_info_defer_update(_adapter *padapter, struct sta_info *psta) +{ + if (psta->state & WIFI_ASOC_STATE) + rtw_hal_update_ra_mask(psta); /* DM_RATR_STA_INIT */ +} +/* restore hw setting from sw data structures */ +void rtw_ap_restore_network(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + struct security_priv *psecuritypriv = &(padapter->securitypriv); + _irqL irqL; + _list *phead, *plist; + u8 chk_alive_num = 0; + char chk_alive_list[NUM_STA]; + int i; + + rtw_setopmode_cmd(padapter + , MLME_IS_AP(padapter) ? Ndis802_11APMode : Ndis802_11_mesh + , RTW_CMDF_DIRECTLY + ); + + set_channel_bwmode(padapter, pmlmeext->cur_channel, pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); + + rtw_startbss_cmd(padapter, RTW_CMDF_DIRECTLY); + + if ((padapter->securitypriv.dot11PrivacyAlgrthm == _TKIP_) || + (padapter->securitypriv.dot11PrivacyAlgrthm == _AES_)) { + /* restore group key, WEP keys is restored in ips_leave() */ + rtw_set_key(padapter, psecuritypriv, psecuritypriv->dot118021XGrpKeyid, 0, _FALSE); + } + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + int stainfo_offset; + + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); + + stainfo_offset = rtw_stainfo_offset(pstapriv, psta); + if (stainfo_offset_valid(stainfo_offset)) + chk_alive_list[chk_alive_num++] = stainfo_offset; + } + + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + for (i = 0; i < chk_alive_num; i++) { + psta = rtw_get_stainfo_by_offset(pstapriv, chk_alive_list[i]); + + if (psta == NULL) + RTW_INFO(FUNC_ADPT_FMT" sta_info is null\n", FUNC_ADPT_ARG(padapter)); + else if (psta->state & WIFI_ASOC_STATE) { + rtw_sta_media_status_rpt(padapter, psta, 1); + Update_RA_Entry(padapter, psta); + /* pairwise key */ + /* per sta pairwise key and settings */ + if ((padapter->securitypriv.dot11PrivacyAlgrthm == _TKIP_) || + (padapter->securitypriv.dot11PrivacyAlgrthm == _AES_)) + rtw_setstakey_cmd(padapter, psta, UNICAST_KEY, _FALSE); + } + } + +} + +void start_ap_mode(_adapter *padapter) +{ + int i; + struct sta_info *psta = NULL; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecuritypriv = &padapter->securitypriv; + + pmlmepriv->update_bcn = _FALSE; + + /*init_mlme_ap_info(padapter);*/ + + pmlmeext->bstart_bss = _FALSE; + + pmlmepriv->num_sta_non_erp = 0; + + pmlmepriv->num_sta_no_short_slot_time = 0; + + pmlmepriv->num_sta_no_short_preamble = 0; + + pmlmepriv->num_sta_ht_no_gf = 0; +#ifdef CONFIG_80211N_HT + pmlmepriv->num_sta_no_ht = 0; +#endif /* CONFIG_80211N_HT */ + pmlmeinfo->HT_info_enable = 0; + pmlmeinfo->HT_caps_enable = 0; + pmlmeinfo->HT_enable = 0; + + pmlmepriv->num_sta_ht_20mhz = 0; + pmlmepriv->num_sta_40mhz_intolerant = 0; + ATOMIC_SET(&pmlmepriv->olbc, _FALSE); + ATOMIC_SET(&pmlmepriv->olbc_ht, _FALSE); + +#ifdef CONFIG_80211N_HT + pmlmepriv->ht_20mhz_width_req = _FALSE; + pmlmepriv->ht_intolerant_ch_reported = _FALSE; + pmlmepriv->ht_op_mode = 0; + pmlmepriv->sw_to_20mhz = 0; +#endif + + _rtw_memset(pmlmepriv->ext_capab_ie_data, 0, sizeof(pmlmepriv->ext_capab_ie_data)); + pmlmepriv->ext_capab_ie_len = 0; + + psecuritypriv->dot118021x_bmc_cam_id = INVALID_SEC_MAC_CAM_ID; + + for (i = 0 ; i < pstapriv->max_aid; i++) + pstapriv->sta_aid[i] = NULL; + +#ifdef CONFIG_RTW_WDS + if (MLME_IS_AP(padapter)) + rtw_wds_pathtbl_init(padapter); +#endif + + psta = rtw_get_bcmc_stainfo(padapter); + /*_enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL);*/ + if (psta) + rtw_free_stainfo(padapter, psta); + /*_exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL);*/ + + rtw_init_bcmc_stainfo(padapter); + + if (rtw_mi_get_ap_num(padapter)) + RTW_SET_SCAN_BAND_SKIP(padapter, BAND_5G); + +} + +void stop_ap_mode(_adapter *padapter) +{ + u8 self_action = MLME_ACTION_UNKNOWN; + struct sta_info *psta = NULL; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; +#ifdef CONFIG_SUPPORT_MULTI_BCN + struct dvobj_priv *pdvobj = padapter->dvobj; + _irqL irqL; +#endif + + RTW_INFO("%s -"ADPT_FMT"\n", __func__, ADPT_ARG(padapter)); + + if (MLME_IS_AP(padapter)) + self_action = MLME_AP_STOPPED; + else if (MLME_IS_MESH(padapter)) + self_action = MLME_MESH_STOPPED; + else + rtw_warn_on(1); + + pmlmepriv->update_bcn = _FALSE; + /*pmlmeext->bstart_bss = _FALSE;*/ + padapter->netif_up = _FALSE; + /* _rtw_spinlock_free(&pmlmepriv->bcn_update_lock); */ + + /* reset and init security priv , this can refine with rtw_reset_securitypriv */ + _rtw_memset((unsigned char *)&padapter->securitypriv, 0, sizeof(struct security_priv)); + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeOpen; + padapter->securitypriv.ndisencryptstatus = Ndis802_11WEPDisabled; + + rtw_rfctl_update_op_mode(adapter_to_rfctl(padapter), BIT(padapter->iface_id), 0); + + /* free scan queue */ + rtw_free_network_queue(padapter, _TRUE); + +#if CONFIG_RTW_MACADDR_ACL + rtw_macaddr_acl_clear(padapter, RTW_ACL_PERIOD_BSS); +#endif + + rtw_sta_flush(padapter, _TRUE); + + /* free_assoc_sta_resources */ + rtw_free_all_stainfo(padapter); + + psta = rtw_get_bcmc_stainfo(padapter); + if (psta) { + rtw_sta_mstatus_disc_rpt(padapter, psta->cmn.mac_id); + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + rtw_free_stainfo(padapter, psta); + /*_exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL);*/ + } + + pmlmepriv->ap_isolate = 0; +#ifdef CONFIG_RTW_WDS + adapter_set_use_wds(padapter, 0); +#endif +#ifdef CONFIG_RTW_MULTI_AP + padapter->multi_ap = 0; +#endif + rtw_free_mlme_priv_ie_data(pmlmepriv); + +#ifdef CONFIG_SUPPORT_MULTI_BCN + if (pmlmeext->bstart_bss == _TRUE) { + #ifdef CONFIG_FW_HANDLE_TXBCN + u8 free_apid = CONFIG_LIMITED_AP_NUM; + #endif + + _enter_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + pdvobj->nr_ap_if--; + if (pdvobj->nr_ap_if > 0) + pdvobj->inter_bcn_space = DEFAULT_BCN_INTERVAL / pdvobj->nr_ap_if; + else + pdvobj->inter_bcn_space = DEFAULT_BCN_INTERVAL; + #ifdef CONFIG_FW_HANDLE_TXBCN + rtw_ap_release_vapid(pdvobj, padapter->vap_id); + free_apid = padapter->vap_id; + padapter->vap_id = CONFIG_LIMITED_AP_NUM; + #endif + rtw_list_delete(&padapter->list); + _exit_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + #ifdef CONFIG_FW_HANDLE_TXBCN + rtw_ap_mbid_bcn_dis(padapter, free_apid); + #endif + + #ifdef CONFIG_SWTIMER_BASED_TXBCN + rtw_hal_set_hwreg(padapter, HW_VAR_BEACON_INTERVAL, (u8 *)(&pdvobj->inter_bcn_space)); + + if (pdvobj->nr_ap_if == 0) + _cancel_timer_ex(&pdvobj->txbcn_timer); + #endif + } +#endif + + pmlmeext->bstart_bss = _FALSE; + + rtw_hal_rcr_set_chk_bssid(padapter, self_action); + +#ifdef CONFIG_HW_P0_TSF_SYNC + correct_TSF(padapter, self_action); +#endif + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_MediaStatusNotify(padapter, 0); /* disconnect */ +#endif + +#ifdef CONFIG_RTW_WDS + if (MLME_IS_AP(padapter)) + rtw_wds_pathtbl_unregister(padapter); +#endif + +#ifdef CONFIG_DFS_MASTER + rtw_dfs_rd_en_decision(padapter, self_action, 0); +#endif +} + +#endif /* CONFIG_NATIVEAP_MLME */ + +void rtw_ap_update_bss_chbw(_adapter *adapter, WLAN_BSSID_EX *bss, u8 ch, u8 bw, u8 offset) +{ +#define UPDATE_VHT_CAP 1 +#define UPDATE_HT_CAP 1 +#ifdef CONFIG_80211AC_VHT + struct vht_priv *vhtpriv = &adapter->mlmepriv.vhtpriv; +#endif + { + u8 *p; + int ie_len; + u8 old_ch = bss->Configuration.DSConfig; + bool change_band = _FALSE; + + if ((ch <= 14 && old_ch >= 36) || (ch >= 36 && old_ch <= 14)) + change_band = _TRUE; + + /* update channel in IE */ + p = rtw_get_ie((bss->IEs + sizeof(NDIS_802_11_FIXED_IEs)), _DSSET_IE_, &ie_len, (bss->IELength - sizeof(NDIS_802_11_FIXED_IEs))); + if (p && ie_len > 0) + *(p + 2) = ch; + + bss->Configuration.DSConfig = ch; + + /* band is changed, update ERP, support rate, ext support rate IE */ + if (change_band == _TRUE) + change_band_update_ie(adapter, bss, ch); + } + +#ifdef CONFIG_80211AC_VHT + if (vhtpriv->vht_option == _TRUE) { + u8 *vht_cap_ie, *vht_op_ie; + int vht_cap_ielen, vht_op_ielen; + u8 center_freq; + + vht_cap_ie = rtw_get_ie((bss->IEs + sizeof(NDIS_802_11_FIXED_IEs)), EID_VHTCapability, &vht_cap_ielen, (bss->IELength - sizeof(NDIS_802_11_FIXED_IEs))); + vht_op_ie = rtw_get_ie((bss->IEs + sizeof(NDIS_802_11_FIXED_IEs)), EID_VHTOperation, &vht_op_ielen, (bss->IELength - sizeof(NDIS_802_11_FIXED_IEs))); + center_freq = rtw_get_center_ch(ch, bw, offset); + + /* update vht cap ie */ + if (vht_cap_ie && vht_cap_ielen) { + #if UPDATE_VHT_CAP + /* if ((bw == CHANNEL_WIDTH_160 || bw == CHANNEL_WIDTH_80_80) && pvhtpriv->sgi_160m) + SET_VHT_CAPABILITY_ELE_SHORT_GI160M(pvht_cap_ie + 2, 1); + else */ + SET_VHT_CAPABILITY_ELE_SHORT_GI160M(vht_cap_ie + 2, 0); + + if (bw >= CHANNEL_WIDTH_80 && vhtpriv->sgi_80m) + SET_VHT_CAPABILITY_ELE_SHORT_GI80M(vht_cap_ie + 2, 1); + else + SET_VHT_CAPABILITY_ELE_SHORT_GI80M(vht_cap_ie + 2, 0); + #endif + } + + /* update vht op ie */ + if (vht_op_ie && vht_op_ielen) { + if (bw < CHANNEL_WIDTH_80) { + SET_VHT_OPERATION_ELE_CHL_WIDTH(vht_op_ie + 2, 0); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(vht_op_ie + 2, 0); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(vht_op_ie + 2, 0); + } else if (bw == CHANNEL_WIDTH_80) { + SET_VHT_OPERATION_ELE_CHL_WIDTH(vht_op_ie + 2, 1); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(vht_op_ie + 2, center_freq); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(vht_op_ie + 2, 0); + } else { + RTW_ERR(FUNC_ADPT_FMT" unsupported BW:%u\n", FUNC_ADPT_ARG(adapter), bw); + rtw_warn_on(1); + } + } + } +#endif /* CONFIG_80211AC_VHT */ +#ifdef CONFIG_80211N_HT + { + struct ht_priv *htpriv = &adapter->mlmepriv.htpriv; + u8 *ht_cap_ie, *ht_op_ie; + int ht_cap_ielen, ht_op_ielen; + + ht_cap_ie = rtw_get_ie((bss->IEs + sizeof(NDIS_802_11_FIXED_IEs)), EID_HTCapability, &ht_cap_ielen, (bss->IELength - sizeof(NDIS_802_11_FIXED_IEs))); + ht_op_ie = rtw_get_ie((bss->IEs + sizeof(NDIS_802_11_FIXED_IEs)), EID_HTInfo, &ht_op_ielen, (bss->IELength - sizeof(NDIS_802_11_FIXED_IEs))); + + /* update ht cap ie */ + if (ht_cap_ie && ht_cap_ielen) { + #if UPDATE_HT_CAP + if (bw >= CHANNEL_WIDTH_40) + SET_HT_CAP_ELE_CHL_WIDTH(ht_cap_ie + 2, 1); + else + SET_HT_CAP_ELE_CHL_WIDTH(ht_cap_ie + 2, 0); + + if (bw >= CHANNEL_WIDTH_40 && htpriv->sgi_40m) + SET_HT_CAP_ELE_SHORT_GI40M(ht_cap_ie + 2, 1); + else + SET_HT_CAP_ELE_SHORT_GI40M(ht_cap_ie + 2, 0); + + if (htpriv->sgi_20m) + SET_HT_CAP_ELE_SHORT_GI20M(ht_cap_ie + 2, 1); + else + SET_HT_CAP_ELE_SHORT_GI20M(ht_cap_ie + 2, 0); + #endif + } + + /* update ht op ie */ + if (ht_op_ie && ht_op_ielen) { + SET_HT_OP_ELE_PRI_CHL(ht_op_ie + 2, ch); + switch (offset) { + case HAL_PRIME_CHNL_OFFSET_LOWER: + SET_HT_OP_ELE_2ND_CHL_OFFSET(ht_op_ie + 2, SCA); + break; + case HAL_PRIME_CHNL_OFFSET_UPPER: + SET_HT_OP_ELE_2ND_CHL_OFFSET(ht_op_ie + 2, SCB); + break; + case HAL_PRIME_CHNL_OFFSET_DONT_CARE: + default: + SET_HT_OP_ELE_2ND_CHL_OFFSET(ht_op_ie + 2, SCN); + break; + } + + if (bw >= CHANNEL_WIDTH_40) + SET_HT_OP_ELE_STA_CHL_WIDTH(ht_op_ie + 2, 1); + else + SET_HT_OP_ELE_STA_CHL_WIDTH(ht_op_ie + 2, 0); + } + } +#endif /* CONFIG_80211N_HT */ +} + +static u8 rtw_ap_update_chbw_by_ifbmp(struct dvobj_priv *dvobj, u8 ifbmp + , u8 cur_ie_ch[], u8 cur_ie_bw[], u8 cur_ie_offset[] + , u8 dec_ch[], u8 dec_bw[], u8 dec_offset[] + , const char *caller) +{ + _adapter *iface; + struct mlme_ext_priv *mlmeext; + WLAN_BSSID_EX *network; + u8 ifbmp_ch_changed = 0; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + + iface = dvobj->padapters[i]; + mlmeext = &(iface->mlmeextpriv); + + if (MLME_IS_ASOC(iface)) { + RTW_INFO(FUNC_ADPT_FMT" %u,%u,%u => %u,%u,%u%s\n", caller, ADPT_ARG(iface) + , mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset + , dec_ch[i], dec_bw[i], dec_offset[i] + , MLME_IS_OPCH_SW(iface) ? " OPCH_SW" : ""); + } else { + RTW_INFO(FUNC_ADPT_FMT" %u,%u,%u => %u,%u,%u%s\n", caller, ADPT_ARG(iface) + , cur_ie_ch[i], cur_ie_bw[i], cur_ie_offset[i] + , dec_ch[i], dec_bw[i], dec_offset[i] + , MLME_IS_OPCH_SW(iface) ? " OPCH_SW" : ""); + } + } + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + + iface = dvobj->padapters[i]; + mlmeext = &(iface->mlmeextpriv); + network = &(mlmeext->mlmext_info.network); + + /* ch setting differs from mlmeext.network IE */ + if (cur_ie_ch[i] != dec_ch[i] + || cur_ie_bw[i] != dec_bw[i] + || cur_ie_offset[i] != dec_offset[i]) + ifbmp_ch_changed |= BIT(i); + + /* ch setting differs from existing one */ + if (MLME_IS_ASOC(iface) + && (mlmeext->cur_channel != dec_ch[i] + || mlmeext->cur_bwmode != dec_bw[i] + || mlmeext->cur_ch_offset != dec_offset[i]) + ) { + if (rtw_linked_check(iface) == _TRUE) { + #ifdef CONFIG_SPCT_CH_SWITCH + if (1) + rtw_ap_inform_ch_switch(iface, dec_ch[i], dec_offset[i]); + else + #endif + rtw_sta_flush(iface, _FALSE); + } + } + + mlmeext->cur_channel = dec_ch[i]; + mlmeext->cur_bwmode = dec_bw[i]; + mlmeext->cur_ch_offset = dec_offset[i]; + + rtw_ap_update_bss_chbw(iface, network, dec_ch[i], dec_bw[i], dec_offset[i]); + } + + return ifbmp_ch_changed; +} + +static u8 rtw_ap_ch_specific_chk(_adapter *adapter, u8 ch, u8 *bw, u8 *offset, const char *caller) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + int ch_idx; + u8 ret = _SUCCESS; + + ch_idx = rtw_chset_search_ch(chset, ch); + if (ch_idx < 0) { + RTW_WARN("%s ch:%u doesn't fit in chplan\n", caller, ch); + ret = _FAIL; + goto exit; + } + if (chset[ch_idx].flags & RTW_CHF_NO_IR) { + RTW_WARN("%s ch:%u is passive\n", caller, ch); + ret = _FAIL; + goto exit; + } + + rtw_adjust_chbw(adapter, ch, bw, offset); + + if (!rtw_get_offset_by_chbw(ch, *bw, offset)) { + RTW_WARN("%s %u,%u has no valid offset\n", caller, ch, *bw); + ret = _FAIL; + goto exit; + } + + while (!rtw_chset_is_chbw_valid(chset, ch, *bw, *offset, 0, 0) + || (rtw_rfctl_dfs_domain_unknown(rfctl) && rtw_chset_is_dfs_chbw(chset, ch, *bw, *offset)) + ) { + if (*bw > CHANNEL_WIDTH_20) + (*bw)--; + if (*bw == CHANNEL_WIDTH_20) { + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + } + } + + if (rtw_rfctl_dfs_domain_unknown(rfctl) && rtw_chset_is_dfs_chbw(chset, ch, *bw, *offset)) { + RTW_WARN("%s DFS channel %u can't be used\n", caller, ch); + ret = _FAIL; + goto exit; + } + +exit: + return ret; +} + +static bool rtw_ap_choose_chbw(_adapter *adapter, u8 sel_ch, u8 max_bw, u8 cur_ch + , u8 *ch, u8 *bw, u8 *offset, bool by_int_info, u8 mesh_only, const char *caller) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + bool ch_avail = _FALSE; + +#if defined(CONFIG_DFS_MASTER) + if (!rtw_rfctl_dfs_domain_unknown(rfctl)) { + if (rfctl->radar_detected + && rfctl->dbg_dfs_choose_dfs_ch_first + ) { + ch_avail = rtw_choose_shortest_waiting_ch(rfctl, sel_ch, max_bw + , ch, bw, offset + , RTW_CHF_DFS, 0 + , cur_ch, by_int_info, mesh_only); + if (ch_avail == _TRUE) { + RTW_INFO("%s choose 5G DFS channel for debug\n", caller); + goto exit; + } + } + + if (rfctl->radar_detected + && (rfctl->dfs_ch_sel_e_flags || rfctl->dfs_ch_sel_d_flags) + ) { + ch_avail = rtw_choose_shortest_waiting_ch(rfctl, sel_ch, max_bw + , ch, bw, offset + , rfctl->dfs_ch_sel_e_flags, rfctl->dfs_ch_sel_d_flags + , cur_ch, by_int_info, mesh_only); + if (ch_avail == _TRUE) { + RTW_INFO("%s choose with dfs_ch_sel_ e_flags:0x%02x d_flags:0x%02x for debug\n" + , caller, rfctl->dfs_ch_sel_e_flags, rfctl->dfs_ch_sel_d_flags); + goto exit; + } + } + + ch_avail = rtw_choose_shortest_waiting_ch(rfctl, sel_ch, max_bw + , ch, bw, offset + , 0, 0 + , cur_ch, by_int_info, mesh_only); + } else +#endif /* defined(CONFIG_DFS_MASTER) */ + { + ch_avail = rtw_choose_shortest_waiting_ch(rfctl, sel_ch, max_bw + , ch, bw, offset + , 0, RTW_CHF_DFS + , cur_ch, by_int_info, mesh_only); + } +#if defined(CONFIG_DFS_MASTER) +exit: +#endif + if (ch_avail == _FALSE) + RTW_WARN("%s no available channel\n", caller); + + return ch_avail; +} + +u8 rtw_ap_chbw_decision(_adapter *adapter, u8 ifbmp, u8 excl_ifbmp + , s16 req_ch, s8 req_bw, s8 req_offset + , u8 *ch, u8 *bw, u8 *offset, u8 *chbw_allow, bool *set_u_ch) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + RT_CHANNEL_INFO *chset = adapter_to_chset(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + bool ch_avail = _FALSE; + u8 cur_ie_ch[CONFIG_IFACE_NUMBER] = {0}; + u8 cur_ie_bw[CONFIG_IFACE_NUMBER] = {0}; + u8 cur_ie_offset[CONFIG_IFACE_NUMBER] = {0}; + u8 dec_ch[CONFIG_IFACE_NUMBER] = {0}; + u8 dec_bw[CONFIG_IFACE_NUMBER] = {0}; + u8 dec_offset[CONFIG_IFACE_NUMBER] = {0}; + u8 u_ch = 0, u_bw = 0, u_offset = 0; + struct mlme_ext_priv *mlmeext; + WLAN_BSSID_EX *network; + struct mi_state mstate; + struct mi_state mstate_others; + u8 ifbmp_others = 0xFF & ~ifbmp & ~excl_ifbmp; + u8 ifbmp_ch_changed = 0; + bool ifbmp_all_mesh = 0; + _adapter *iface; + int i; + + *set_u_ch = _FALSE; + +#ifdef CONFIG_RTW_MESH + for (i = 0; i < dvobj->iface_nums; i++) + if ((ifbmp & BIT(i)) && dvobj->padapters) + if (!MLME_IS_MESH(dvobj->padapters[i])) + break; + ifbmp_all_mesh = i >= dvobj->iface_nums ? 1 : 0; +#endif + + RTW_INFO("%s ifbmp:0x%02x excl_ifbmp:0x%02x req:%d,%d,%d\n", __func__ + , ifbmp, excl_ifbmp, req_ch, req_bw, req_offset); + rtw_mi_status_by_ifbmp(dvobj, ifbmp, &mstate); + rtw_mi_status_by_ifbmp(dvobj, ifbmp_others, &mstate_others); + RTW_INFO("%s others ld_sta_num:%u, lg_sta_num:%u, ap_num:%u, mesh_num:%u\n" + , __func__, MSTATE_STA_LD_NUM(&mstate_others), MSTATE_STA_LG_NUM(&mstate_others) + , MSTATE_AP_NUM(&mstate_others), MSTATE_MESH_NUM(&mstate_others)); + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + iface = dvobj->padapters[i]; + mlmeext = &(iface->mlmeextpriv); + network = &(mlmeext->mlmext_info.network); + + /* get current IE channel settings */ + rtw_ies_get_chbw(BSS_EX_TLV_IES(network), BSS_EX_TLV_IES_LEN(network) + , &cur_ie_ch[i], &cur_ie_bw[i], &cur_ie_offset[i], 1, 1); + + /* prepare temporary channel setting decision */ + if (req_ch == 0) { + /* request comes from upper layer, use cur_ie values */ + dec_ch[i] = cur_ie_ch[i]; + dec_bw[i] = cur_ie_bw[i]; + dec_offset[i] = cur_ie_offset[i]; + } else { + /* use chbw of cur_ie updated with specifying req as temporary decision */ + dec_ch[i] = (req_ch <= REQ_CH_NONE) ? cur_ie_ch[i] : req_ch; + if (req_bw <= REQ_BW_NONE) { + if (req_bw == REQ_BW_ORI) + dec_bw[i] = iface->mlmepriv.ori_bw; + else + dec_bw[i] = cur_ie_bw[i]; + } else + dec_bw[i] = req_bw; + dec_offset[i] = (req_offset <= REQ_OFFSET_NONE) ? cur_ie_offset[i] : req_offset; + } + } + + if (MSTATE_STA_LD_NUM(&mstate_others) || MSTATE_STA_LG_NUM(&mstate_others) + || MSTATE_AP_NUM(&mstate_others) || MSTATE_MESH_NUM(&mstate_others) + ) { + /* has linked/linking STA or has AP/Mesh mode */ + rtw_warn_on(!rtw_mi_get_ch_setting_union_by_ifbmp(dvobj, ifbmp_others, &u_ch, &u_bw, &u_offset)); + RTW_INFO("%s others union:%u,%u,%u\n", __func__, u_ch, u_bw, u_offset); + } + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(adapter) && req_ch == 0) { + if (rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) { + u8 if_id = adapter->iface_id; + + mlmeext = &(adapter->mlmeextpriv); + + /* check channel settings are the same */ + if (cur_ie_ch[if_id] == mlmeext->cur_channel + && cur_ie_bw[if_id] == mlmeext->cur_bwmode + && cur_ie_offset[if_id] == mlmeext->cur_ch_offset) { + + RTW_INFO(FUNC_ADPT_FMT"req ch settings are the same as current ch setting, go to exit\n" + , FUNC_ADPT_ARG(adapter)); + + *chbw_allow = _FALSE; + goto exit; + } else { + RTW_INFO(FUNC_ADPT_FMT"request channel settings are not the same as current channel setting(%d,%d,%d,%d,%d,%d), restart MCC\n" + , FUNC_ADPT_ARG(adapter) + , cur_ie_ch[if_id], cur_ie_bw[if_id], cur_ie_offset[if_id] + , mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + + rtw_hal_set_mcc_setting_disconnect(adapter); + } + } + } +#endif /* CONFIG_MCC_MODE */ + + if (MSTATE_STA_LG_NUM(&mstate_others) && !MSTATE_STA_LD_NUM(&mstate_others)) { + /* has linking STA but no linked STA */ + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + iface = dvobj->padapters[i]; + + rtw_adjust_chbw(iface, dec_ch[i], &dec_bw[i], &dec_offset[i]); + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(iface)) + rtw_mesh_adjust_chbw(dec_ch[i], &dec_bw[i], &dec_offset[i]); + #endif + + if (rtw_is_chbw_grouped(u_ch, u_bw, u_offset, dec_ch[i], dec_bw[i], dec_offset[i])) { + rtw_chset_sync_chbw(chset + , &dec_ch[i], &dec_bw[i], &dec_offset[i] + , &u_ch, &u_bw, &u_offset, 1, 0); + *set_u_ch = _TRUE; + + /* channel bw offset can be allowed, not need MCC */ + *chbw_allow = _TRUE; + } else { + #ifdef CONFIG_MCC_MODE + if (MCC_EN(iface)) { + mlmeext = &(iface->mlmeextpriv); + mlmeext->cur_channel = *ch = dec_ch[i]; + mlmeext->cur_bwmode = *bw = dec_bw[i]; + mlmeext->cur_ch_offset = *offset = dec_offset[i]; + + /* channel bw offset can not be allowed, need MCC */ + *chbw_allow = _FALSE; + RTW_INFO(FUNC_ADPT_FMT" enable mcc: %u,%u,%u\n", FUNC_ADPT_ARG(iface) + , *ch, *bw, *offset); + goto exit; + } + #endif /* CONFIG_MCC_MODE */ + + /* set this for possible ch change when join down*/ + set_fwstate(&iface->mlmepriv, WIFI_OP_CH_SWITCHING); + } + } + + } else if (MSTATE_STA_LD_NUM(&mstate_others) + || MSTATE_AP_NUM(&mstate_others) || MSTATE_MESH_NUM(&mstate_others) + ) { + /* has linked STA mode or AP/Mesh mode */ + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + iface = dvobj->padapters[i]; + + rtw_adjust_chbw(iface, u_ch, &dec_bw[i], &dec_offset[i]); + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(iface)) + rtw_mesh_adjust_chbw(u_ch, &dec_bw[i], &dec_offset[i]); + #endif + + #ifdef CONFIG_MCC_MODE + if (MCC_EN(iface)) { + if (!rtw_is_chbw_grouped(u_ch, u_bw, u_offset, dec_ch[i], dec_bw[i], dec_offset[i])) { + mlmeext = &(iface->mlmeextpriv); + mlmeext->cur_channel = *ch = dec_ch[i] = cur_ie_ch[i]; + mlmeext->cur_bwmode = *bw = dec_bw[i] = cur_ie_bw[i]; + mlmeext->cur_ch_offset = *offset = dec_offset[i] = cur_ie_offset[i]; + /* channel bw offset can not be allowed, need MCC */ + *chbw_allow = _FALSE; + RTW_INFO(FUNC_ADPT_FMT" enable mcc: %u,%u,%u\n", FUNC_ADPT_ARG(iface) + , *ch, *bw, *offset); + goto exit; + } else + /* channel bw offset can be allowed, not need MCC */ + *chbw_allow = _TRUE; + } + #endif /* CONFIG_MCC_MODE */ + + if (req_ch == 0 && dec_bw[i] > u_bw + && rtw_chset_is_dfs_chbw(chset, u_ch, u_bw, u_offset) + ) { + /* request comes from upper layer, prevent from additional channel waiting */ + dec_bw[i] = u_bw; + if (dec_bw[i] == CHANNEL_WIDTH_20) + dec_offset[i] = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + + /* follow */ + rtw_chset_sync_chbw(chset + , &dec_ch[i], &dec_bw[i], &dec_offset[i] + , &u_ch, &u_bw, &u_offset, 1, 0); + } + + *set_u_ch = _TRUE; + + } else { + /* autonomous decision */ + u8 ori_ch = 0; + u8 max_bw; + bool by_int_info; + + /* autonomous decision, not need MCC */ + *chbw_allow = _TRUE; + + if (req_ch <= REQ_CH_NONE) /* channel is not specified */ + goto choose_chbw; + + /* get tmp dec union of ifbmp */ + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + if (u_ch == 0) { + u_ch = dec_ch[i]; + u_bw = dec_bw[i]; + u_offset = dec_offset[i]; + rtw_adjust_chbw(adapter, u_ch, &u_bw, &u_offset); + rtw_get_offset_by_chbw(u_ch, u_bw, &u_offset); + } else { + u8 tmp_ch = dec_ch[i]; + u8 tmp_bw = dec_bw[i]; + u8 tmp_offset = dec_offset[i]; + + rtw_adjust_chbw(adapter, tmp_ch, &tmp_bw, &tmp_offset); + rtw_get_offset_by_chbw(tmp_ch, tmp_bw, &tmp_offset); + + rtw_warn_on(!rtw_is_chbw_grouped(u_ch, u_bw, u_offset, tmp_ch, tmp_bw, tmp_offset)); + rtw_sync_chbw(&tmp_ch, &tmp_bw, &tmp_offset, &u_ch, &u_bw, &u_offset); + } + } + + #ifdef CONFIG_RTW_MESH + /* if ifbmp are all mesh, apply bw restriction */ + if (ifbmp_all_mesh) + rtw_mesh_adjust_chbw(u_ch, &u_bw, &u_offset); + #endif + + RTW_INFO("%s ifbmp:0x%02x tmp union:%u,%u,%u\n", __func__, ifbmp, u_ch, u_bw, u_offset); + + /* check if tmp dec union is usable */ + if (rtw_ap_ch_specific_chk(adapter, u_ch, &u_bw, &u_offset, __func__) == _FAIL) { + /* channel can't be used */ + if (req_ch > 0) { + /* specific channel and not from IE => don't change channel setting */ + goto exit; + } + goto choose_chbw; + } else if (rtw_chset_is_chbw_non_ocp(chset, u_ch, u_bw, u_offset)) { + RTW_WARN("%s DFS channel %u,%u under non ocp\n", __func__, u_ch, u_bw); + if (req_ch > 0 && req_bw > REQ_BW_NONE) { + /* change_chbw with specific channel and specific bw, goto update_bss_chbw directly */ + goto update_bss_chbw; + } + } else + goto update_bss_chbw; + +choose_chbw: + by_int_info = req_ch == REQ_CH_INT_INFO ? 1 : 0; + req_ch = req_ch > 0 ? req_ch : 0; + max_bw = req_bw > REQ_BW_NONE ? req_bw : CHANNEL_WIDTH_20; + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + iface = dvobj->padapters[i]; + mlmeext = &(iface->mlmeextpriv); + + if (req_bw <= REQ_BW_NONE) { + if (req_bw == REQ_BW_ORI) { + if (max_bw < iface->mlmepriv.ori_bw) + max_bw = iface->mlmepriv.ori_bw; + } else { + if (max_bw < cur_ie_bw[i]) + max_bw = cur_ie_bw[i]; + } + } + + if (MSTATE_AP_NUM(&mstate) || MSTATE_MESH_NUM(&mstate)) { + if (ori_ch == 0) + ori_ch = mlmeext->cur_channel; + else if (ori_ch != mlmeext->cur_channel) + rtw_warn_on(1); + } else { + if (ori_ch == 0) + ori_ch = cur_ie_ch[i]; + else if (ori_ch != cur_ie_ch[i]) + rtw_warn_on(1); + } + } + + ch_avail = rtw_ap_choose_chbw(adapter, req_ch, max_bw + , ori_ch, &u_ch, &u_bw, &u_offset, by_int_info, ifbmp_all_mesh, __func__); + if (ch_avail == _FALSE) + goto exit; + +update_bss_chbw: + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + iface = dvobj->padapters[i]; + + dec_ch[i] = u_ch; + if (dec_bw[i] > u_bw) + dec_bw[i] = u_bw; + if (dec_bw[i] == CHANNEL_WIDTH_20) + dec_offset[i] = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + else + dec_offset[i] = u_offset; + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(iface)) + rtw_mesh_adjust_chbw(dec_ch[i], &dec_bw[i], &dec_offset[i]); + #endif + } + + *set_u_ch = _TRUE; + } + + ifbmp_ch_changed = rtw_ap_update_chbw_by_ifbmp(dvobj, ifbmp + , cur_ie_ch, cur_ie_bw, cur_ie_offset + , dec_ch, dec_bw, dec_offset + , __func__); + + if (u_ch != 0) + RTW_INFO("%s union:%u,%u,%u\n", __func__, u_ch, u_bw, u_offset); + + if (*set_u_ch == _TRUE) { + rtw_mi_update_union_chan_inf(adapter, u_ch, u_offset, u_bw); + *ch = u_ch; + *bw = u_bw; + *offset = u_offset; + } + + if (rtw_mi_check_fwstate(adapter, WIFI_UNDER_SURVEY)) { + /* scanning, leave ch setting to scan state machine */ + *set_u_ch = _FALSE; + } + +exit: + return ifbmp_ch_changed; +} + +u8 rtw_ap_sta_states_check(_adapter *adapter) +{ + struct sta_info *psta; + struct sta_priv *pstapriv = &adapter->stapriv; + _list *plist, *phead; + _irqL irqL; + u8 rst = _FALSE; + + if (!MLME_IS_AP(adapter) && !MLME_IS_MESH(adapter)) + return _FALSE; + + if (pstapriv->auth_list_cnt !=0) + return _TRUE; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + phead = &pstapriv->asoc_list; + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); + + if (!(psta->state & WIFI_ASOC_STATE)) { + RTW_INFO(ADPT_FMT"- SoftAP/Mesh - sta under linking, its state = 0x%x\n", ADPT_ARG(adapter), psta->state); + rst = _TRUE; + break; + } else if (psta->state & WIFI_UNDER_KEY_HANDSHAKE) { + RTW_INFO(ADPT_FMT"- SoftAP/Mesh - sta under key handshaking, its state = 0x%x\n", ADPT_ARG(adapter), psta->state); + rst = _TRUE; + break; + } + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + return rst; +} + +/*#define DBG_SWTIMER_BASED_TXBCN*/ +#ifdef CONFIG_SWTIMER_BASED_TXBCN +void tx_beacon_handlder(struct dvobj_priv *pdvobj) +{ +#define BEACON_EARLY_TIME 20 /* unit:TU*/ + _irqL irqL; + _list *plist, *phead; + u32 timestamp[2]; + u32 bcn_interval_us; /* unit : usec */ + u64 time; + u32 cur_tick, time_offset; /* unit : usec */ + u32 inter_bcn_space_us; /* unit : usec */ + u32 txbcn_timer_ms; /* unit : ms */ + int nr_vap, idx, bcn_idx; + int i; + u8 val8, late = 0; + _adapter *padapter = NULL; + + i = 0; + + /* get first ap mode interface */ + _enter_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + if (rtw_is_list_empty(&pdvobj->ap_if_q.queue) || (pdvobj->nr_ap_if == 0)) { + RTW_INFO("[%s] ERROR: ap_if_q is empty!or nr_ap = %d\n", __func__, pdvobj->nr_ap_if); + _exit_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + return; + } else + padapter = LIST_CONTAINOR(get_next(&(pdvobj->ap_if_q.queue)), struct _ADAPTER, list); + _exit_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + + if (NULL == padapter) { + RTW_INFO("[%s] ERROR: no any ap interface!\n", __func__); + return; + } + + + bcn_interval_us = DEFAULT_BCN_INTERVAL * NET80211_TU_TO_US; + if (0 == bcn_interval_us) { + RTW_INFO("[%s] ERROR: beacon interval = 0\n", __func__); + return; + } + + /* read TSF */ + timestamp[1] = rtw_read32(padapter, 0x560 + 4); + timestamp[0] = rtw_read32(padapter, 0x560); + while (timestamp[1]) { + time = (0xFFFFFFFF % bcn_interval_us + 1) * timestamp[1] + timestamp[0]; + timestamp[0] = (u32)time; + timestamp[1] = (u32)(time >> 32); + } + cur_tick = timestamp[0] % bcn_interval_us; + + + _enter_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + + nr_vap = (pdvobj->nr_ap_if - 1); + if (nr_vap > 0) { + inter_bcn_space_us = pdvobj->inter_bcn_space * NET80211_TU_TO_US; /* beacon_interval / (nr_vap+1); */ + idx = cur_tick / inter_bcn_space_us; + if (idx < nr_vap) /* if (idx < (nr_vap+1))*/ + bcn_idx = idx + 1; /* bcn_idx = (idx + 1) % (nr_vap+1);*/ + else + bcn_idx = 0; + + /* to get padapter based on bcn_idx */ + padapter = NULL; + phead = get_list_head(&pdvobj->ap_if_q); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + padapter = LIST_CONTAINOR(plist, struct _ADAPTER, list); + + plist = get_next(plist); + + if (i == bcn_idx) + break; + + i++; + } + if ((NULL == padapter) || (i > pdvobj->nr_ap_if)) { + RTW_INFO("[%s] ERROR: nr_ap_if = %d, padapter=%p, bcn_idx=%d, index=%d\n", + __func__, pdvobj->nr_ap_if, padapter, bcn_idx, i); + _exit_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + return; + } +#ifdef DBG_SWTIMER_BASED_TXBCN + RTW_INFO("BCN_IDX=%d, cur_tick=%d, padapter=%p\n", bcn_idx, cur_tick, padapter); +#endif + if (((idx + 2 == nr_vap + 1) && (idx < nr_vap + 1)) || (0 == bcn_idx)) { + time_offset = bcn_interval_us - cur_tick - BEACON_EARLY_TIME * NET80211_TU_TO_US; + if ((s32)time_offset < 0) + time_offset += inter_bcn_space_us; + + } else { + time_offset = (idx + 2) * inter_bcn_space_us - cur_tick - BEACON_EARLY_TIME * NET80211_TU_TO_US; + if (time_offset > (inter_bcn_space_us + (inter_bcn_space_us >> 1))) { + time_offset -= inter_bcn_space_us; + late = 1; + } + } + } else + /*#endif*/ { /* MBSSID */ + time_offset = 2 * bcn_interval_us - cur_tick - BEACON_EARLY_TIME * NET80211_TU_TO_US; + if (time_offset > (bcn_interval_us + (bcn_interval_us >> 1))) { + time_offset -= bcn_interval_us; + late = 1; + } + } + _exit_critical_bh(&pdvobj->ap_if_q.lock, &irqL); + +#ifdef DBG_SWTIMER_BASED_TXBCN + RTW_INFO("set sw bcn timer %d us\n", time_offset); +#endif + txbcn_timer_ms = time_offset / NET80211_TU_TO_US; + _set_timer(&pdvobj->txbcn_timer, txbcn_timer_ms); + + if (padapter) { +#ifdef CONFIG_BCN_RECOVERY + rtw_ap_bcn_recovery(padapter); +#endif /*CONFIG_BCN_RECOVERY*/ + +#ifdef CONFIG_BCN_XMIT_PROTECT + rtw_ap_bcn_queue_empty_check(padapter, txbcn_timer_ms); +#endif /*CONFIG_BCN_XMIT_PROTECT*/ + +#ifdef DBG_SWTIMER_BASED_TXBCN + RTW_INFO("padapter=%p, PORT=%d\n", padapter, padapter->hw_port); +#endif + /* bypass TX BCN queue if op ch is switching/waiting */ + if (!check_fwstate(&padapter->mlmepriv, WIFI_OP_CH_SWITCHING) + && !IS_CH_WAITING(adapter_to_rfctl(padapter)) + ) { + /*update_beacon(padapter, _TIM_IE_, NULL, _FALSE, 0);*/ + /*issue_beacon(padapter, 0);*/ + send_beacon(padapter); + } + } + +#if 0 + /* handle any buffered BC/MC frames*/ + /* Don't dynamically change DIS_ATIM due to HW will auto send ACQ after HIQ empty.*/ + val8 = *((unsigned char *)priv->beaconbuf + priv->timoffset + 4); + if (val8 & 0x01) { + process_mcast_dzqueue(priv); + priv->pkt_in_dtimQ = 0; + } +#endif + +} + +void tx_beacon_timer_handlder(void *ctx) +{ + struct dvobj_priv *pdvobj = (struct dvobj_priv *)ctx; + _adapter *padapter = pdvobj->padapters[0]; + + if (padapter) + set_tx_beacon_cmd(padapter, 0); +} +#endif + +void rtw_ap_parse_sta_capability(_adapter *adapter, struct sta_info *sta, u8 *cap) +{ + sta->capability = RTW_GET_LE16(cap); + if (sta->capability & WLAN_CAPABILITY_SHORT_PREAMBLE) + sta->flags |= WLAN_STA_SHORT_PREAMBLE; + else + sta->flags &= ~WLAN_STA_SHORT_PREAMBLE; +} + +u16 rtw_ap_parse_sta_supported_rates(_adapter *adapter, struct sta_info *sta, u8 *tlv_ies, u16 tlv_ies_len) +{ + u8 rate_set[12]; + u8 rate_num; + int i; + u16 status = _STATS_SUCCESSFUL_; + + rtw_ies_get_supported_rate(tlv_ies, tlv_ies_len, rate_set, &rate_num); + if (rate_num == 0) { + RTW_INFO(FUNC_ADPT_FMT" sta "MAC_FMT" with no supported rate\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr)); + status = _STATS_FAILURE_; + goto exit; + } + + _rtw_memcpy(sta->bssrateset, rate_set, rate_num); + sta->bssratelen = rate_num; + + if (MLME_IS_AP(adapter)) { + /* this function force only CCK rates to be bassic rate... */ + UpdateBrateTblForSoftAP(sta->bssrateset, sta->bssratelen); + } + + /* if (hapd->iface->current_mode->mode == HOSTAPD_MODE_IEEE80211G) */ /* ? */ + sta->flags |= WLAN_STA_NONERP; + for (i = 0; i < sta->bssratelen; i++) { + if ((sta->bssrateset[i] & 0x7f) > 22) { + sta->flags &= ~WLAN_STA_NONERP; + break; + } + } + +exit: + return status; +} + +u16 rtw_ap_parse_sta_security_ie(_adapter *adapter, struct sta_info *sta, struct rtw_ieee802_11_elems *elems) +{ + struct security_priv *sec = &adapter->securitypriv; + u8 *wpa_ie; + int wpa_ie_len; + int group_cipher = 0, pairwise_cipher = 0, gmcs = 0; + u32 akm = 0; + u8 mfp_opt = MFP_NO; + u8 spp_opt = 0; + u16 status = _STATS_SUCCESSFUL_; + + sta->dot8021xalg = 0; + sta->wpa_psk = 0; + sta->wpa_group_cipher = 0; + sta->wpa2_group_cipher = 0; + sta->wpa_pairwise_cipher = 0; + sta->wpa2_pairwise_cipher = 0; + _rtw_memset(sta->wpa_ie, 0, sizeof(sta->wpa_ie)); + + if ((sec->wpa_psk & BIT(1)) && elems->rsn_ie) { + wpa_ie = elems->rsn_ie; + wpa_ie_len = elems->rsn_ie_len; + + if (rtw_parse_wpa2_ie(wpa_ie - 2, wpa_ie_len + 2, &group_cipher, &pairwise_cipher, &gmcs, &akm, &mfp_opt, &spp_opt) == _SUCCESS) { + sta->dot8021xalg = 1;/* psk, todo:802.1x */ + sta->wpa_psk |= BIT(1); + + sta->wpa2_group_cipher = group_cipher & sec->wpa2_group_cipher; + sta->wpa2_pairwise_cipher = pairwise_cipher & sec->wpa2_pairwise_cipher; + + sta->akm_suite_type = akm; + if (MLME_IS_AP(adapter) && (CHECK_BIT(WLAN_AKM_TYPE_SAE, akm)) && (MFP_NO == mfp_opt)) { + status = WLAN_STATUS_ROBUST_MGMT_FRAME_POLICY_VIOLATION; + goto exit; + } + + if (MLME_IS_AP(adapter) && (!CHECK_BIT(sec->akmp, akm))) { + status = WLAN_STATUS_AKMP_NOT_VALID; + goto exit; + } + + if (!sta->wpa2_group_cipher) { + status = WLAN_STATUS_GROUP_CIPHER_NOT_VALID; + goto exit; + } + + if (!sta->wpa2_pairwise_cipher) { + status = WLAN_STATUS_PAIRWISE_CIPHER_NOT_VALID; + goto exit; + } + + } else { + status = WLAN_STATUS_INVALID_IE; + goto exit; + } + + } + else if ((sec->wpa_psk & BIT(0)) && elems->wpa_ie) { + wpa_ie = elems->wpa_ie; + wpa_ie_len = elems->wpa_ie_len; + + if (rtw_parse_wpa_ie(wpa_ie - 2, wpa_ie_len + 2, &group_cipher, &pairwise_cipher, NULL) == _SUCCESS) { + sta->dot8021xalg = 1;/* psk, todo:802.1x */ + sta->wpa_psk |= BIT(0); + + sta->wpa_group_cipher = group_cipher & sec->wpa_group_cipher; + sta->wpa_pairwise_cipher = pairwise_cipher & sec->wpa_pairwise_cipher; + + if (!sta->wpa_group_cipher) { + status = WLAN_STATUS_GROUP_CIPHER_NOT_VALID; + goto exit; + } + + if (!sta->wpa_pairwise_cipher) { + status = WLAN_STATUS_PAIRWISE_CIPHER_NOT_VALID; + goto exit; + } + } else { + status = WLAN_STATUS_INVALID_IE; + goto exit; + } + + } else { + wpa_ie = NULL; + wpa_ie_len = 0; + } + if (sec->dot11PrivacyAlgrthm != _NO_PRIVACY_) { + /*check if amsdu is allowed */ + if (rtw_check_amsdu_disable(adapter->registrypriv.amsdu_mode, spp_opt) == _TRUE) + sta->flags |= WLAN_STA_AMSDU_DISABLE; + } + + if ((sec->mfp_opt == MFP_REQUIRED && mfp_opt < MFP_OPTIONAL) + || (mfp_opt == MFP_REQUIRED && sec->mfp_opt < MFP_OPTIONAL) + ) { + status = WLAN_STATUS_ROBUST_MGMT_FRAME_POLICY_VIOLATION; + goto exit; + } + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + /* MFP is mandatory for secure mesh */ + if (adapter->mesh_info.mesh_auth_id) + sta->flags |= WLAN_STA_MFP; + } else +#endif + if (sec->mfp_opt >= MFP_OPTIONAL && mfp_opt >= MFP_OPTIONAL) + sta->flags |= WLAN_STA_MFP; + +#ifdef CONFIG_IEEE80211W + if ((sta->flags & WLAN_STA_MFP) + && (sec->mfp_opt >= MFP_OPTIONAL && mfp_opt >= MFP_OPTIONAL) + && security_type_bip_to_gmcs(sec->dot11wCipher) != gmcs + ) { + status = WLAN_STATUS_CIPHER_REJECTED_PER_POLICY; + goto exit; + } +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + if (MLME_IS_AP(adapter) && + (sec->auth_type == MLME_AUTHTYPE_SAE) && + (CHECK_BIT(WLAN_AKM_TYPE_SAE, sta->akm_suite_type)) && + (WLAN_AUTH_OPEN == sta->authalg)) { + /* WPA3-SAE, PMK caching */ + if (rtw_cached_pmkid(adapter, sta->cmn.mac_addr) == -1) { + RTW_INFO("SAE: No PMKSA cache entry found\n"); + status = WLAN_STATUS_INVALID_PMKID; + goto exit; + } else { + RTW_INFO("SAE: PMKSA cache entry found\n"); + } + } +#endif /* CONFIG_IOCTL_CFG80211 */ + + if (!MLME_IS_AP(adapter)) + goto exit; + + sta->flags &= ~(WLAN_STA_WPS | WLAN_STA_MAYBE_WPS); + /* if (hapd->conf->wps_state && wpa_ie == NULL) { */ /* todo: to check ap if supporting WPS */ + if (wpa_ie == NULL) { + if (elems->wps_ie) { + RTW_INFO("STA included WPS IE in " + "(Re)Association Request - assume WPS is " + "used\n"); + sta->flags |= WLAN_STA_WPS; + /* wpabuf_free(sta->wps_ie); */ + /* sta->wps_ie = wpabuf_alloc_copy(elems.wps_ie + 4, */ + /* elems.wps_ie_len - 4); */ + } else { + RTW_INFO("STA did not include WPA/RSN IE " + "in (Re)Association Request - possible WPS " + "use\n"); + sta->flags |= WLAN_STA_MAYBE_WPS; + } + + /* AP support WPA/RSN, and sta is going to do WPS, but AP is not ready */ + /* that the selected registrar of AP is _FLASE */ + if ((sec->wpa_psk > 0) + && (sta->flags & (WLAN_STA_WPS | WLAN_STA_MAYBE_WPS)) + ) { + struct mlme_priv *mlme = &adapter->mlmepriv; + + if (mlme->wps_beacon_ie) { + u8 selected_registrar = 0; + + rtw_get_wps_attr_content(mlme->wps_beacon_ie, mlme->wps_beacon_ie_len, WPS_ATTR_SELECTED_REGISTRAR, &selected_registrar, NULL); + + if (!selected_registrar) { + RTW_INFO("selected_registrar is _FALSE , or AP is not ready to do WPS\n"); + status = _STATS_UNABLE_HANDLE_STA_; + goto exit; + } + } + } + + } else { + int copy_len; + + if (sec->wpa_psk == 0) { + RTW_INFO("STA " MAC_FMT + ": WPA/RSN IE in association request, but AP don't support WPA/RSN\n", + MAC_ARG(sta->cmn.mac_addr)); + status = WLAN_STATUS_INVALID_IE; + goto exit; + } + + if (elems->wps_ie) { + RTW_INFO("STA included WPS IE in " + "(Re)Association Request - WPS is " + "used\n"); + sta->flags |= WLAN_STA_WPS; + copy_len = 0; + } else + copy_len = ((wpa_ie_len + 2) > sizeof(sta->wpa_ie)) ? (sizeof(sta->wpa_ie)) : (wpa_ie_len + 2); + + if (copy_len > 0) + _rtw_memcpy(sta->wpa_ie, wpa_ie - 2, copy_len); + } + +exit: + return status; +} + +void rtw_ap_parse_sta_wmm_ie(_adapter *adapter, struct sta_info *sta, u8 *tlv_ies, u16 tlv_ies_len) +{ + struct mlme_priv *mlme = &adapter->mlmepriv; + unsigned char WMM_IE[] = {0x00, 0x50, 0xf2, 0x02, 0x00, 0x01}; + u8 *p; + + sta->flags &= ~WLAN_STA_WME; + sta->qos_option = 0; + sta->qos_info = 0; + sta->has_legacy_ac = _TRUE; + sta->uapsd_vo = 0; + sta->uapsd_vi = 0; + sta->uapsd_be = 0; + sta->uapsd_bk = 0; + + if (!mlme->qospriv.qos_option) + goto exit; + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + /* QoS is mandatory in mesh */ + sta->flags |= WLAN_STA_WME; + } +#endif + + p = rtw_get_ie_ex(tlv_ies, tlv_ies_len, WLAN_EID_VENDOR_SPECIFIC, WMM_IE, 6, NULL, NULL); + if (!p) + goto exit; + + sta->flags |= WLAN_STA_WME; + sta->qos_option = 1; + sta->qos_info = *(p + 8); + sta->max_sp_len = (sta->qos_info >> 5) & 0x3; + + if ((sta->qos_info & 0xf) != 0xf) + sta->has_legacy_ac = _TRUE; + else + sta->has_legacy_ac = _FALSE; + + if (sta->qos_info & 0xf) { + if (sta->qos_info & BIT(0)) + sta->uapsd_vo = BIT(0) | BIT(1); + else + sta->uapsd_vo = 0; + + if (sta->qos_info & BIT(1)) + sta->uapsd_vi = BIT(0) | BIT(1); + else + sta->uapsd_vi = 0; + + if (sta->qos_info & BIT(2)) + sta->uapsd_bk = BIT(0) | BIT(1); + else + sta->uapsd_bk = 0; + + if (sta->qos_info & BIT(3)) + sta->uapsd_be = BIT(0) | BIT(1); + else + sta->uapsd_be = 0; + } + +exit: + return; +} + +void rtw_ap_parse_sta_ht_ie(_adapter *adapter, struct sta_info *sta, struct rtw_ieee802_11_elems *elems) +{ + struct mlme_priv *mlme = &adapter->mlmepriv; + + sta->flags &= ~WLAN_STA_HT; + +#ifdef CONFIG_80211N_HT + if (mlme->htpriv.ht_option == _FALSE) + goto exit; + + /* save HT capabilities in the sta object */ + _rtw_memset(&sta->htpriv.ht_cap, 0, sizeof(struct rtw_ieee80211_ht_cap)); + if (elems->ht_capabilities && elems->ht_capabilities_len >= sizeof(struct rtw_ieee80211_ht_cap)) { + sta->flags |= WLAN_STA_HT; + sta->flags |= WLAN_STA_WME; + _rtw_memcpy(&sta->htpriv.ht_cap, elems->ht_capabilities, sizeof(struct rtw_ieee80211_ht_cap)); + + if (elems->ht_operation && elems->ht_operation_len == HT_OP_IE_LEN) { + _rtw_memcpy(sta->htpriv.ht_op, elems->ht_operation, HT_OP_IE_LEN); + sta->htpriv.op_present = 1; + } + } +exit: +#endif + + return; +} + +void rtw_ap_parse_sta_vht_ie(_adapter *adapter, struct sta_info *sta, struct rtw_ieee802_11_elems *elems) +{ + struct mlme_priv *mlme = &adapter->mlmepriv; + + sta->flags &= ~WLAN_STA_VHT; + +#ifdef CONFIG_80211AC_VHT + if (mlme->vhtpriv.vht_option == _FALSE) + goto exit; + + _rtw_memset(&sta->vhtpriv, 0, sizeof(struct vht_priv)); + if (elems->vht_capabilities && elems->vht_capabilities_len == VHT_CAP_IE_LEN) { + sta->flags |= WLAN_STA_VHT; + _rtw_memcpy(sta->vhtpriv.vht_cap, elems->vht_capabilities, VHT_CAP_IE_LEN); + + if (elems->vht_operation && elems->vht_operation_len== VHT_OP_IE_LEN) { + _rtw_memcpy(sta->vhtpriv.vht_op, elems->vht_operation, VHT_OP_IE_LEN); + sta->vhtpriv.op_present = 1; + } + + if (elems->vht_op_mode_notify && elems->vht_op_mode_notify_len == 1) { + _rtw_memcpy(&sta->vhtpriv.vht_op_mode_notify, elems->vht_op_mode_notify, 1); + sta->vhtpriv.notify_present = 1; + } + } +exit: +#endif + + return; +} + +void rtw_ap_parse_sta_multi_ap_ie(_adapter *adapter, struct sta_info *sta, u8 *ies, int ies_len) +{ + sta->flags &= ~WLAN_STA_MULTI_AP; + +#ifdef CONFIG_RTW_MULTI_AP + if (adapter->multi_ap + && (rtw_get_multi_ap_ie_ext(ies, ies_len) & MULTI_AP_BACKHAUL_STA) + ) { + if (adapter->multi_ap & MULTI_AP_BACKHAUL_BSS) /* with backhaul bss, enable WDS */ + sta->flags |= WLAN_STA_MULTI_AP | WLAN_STA_WDS; + else if (adapter->multi_ap & MULTI_AP_FRONTHAUL_BSS) /* fronthaul bss only */ + sta->flags |= WLAN_STA_MULTI_AP; + } +#endif +} + +#if CONFIG_RTW_AP_DATA_BMC_TO_UC +static bool rtw_ap_data_bmc_to_uc(_adapter *adapter + , const u8 *da, const u8 *sa, const u8 *ori_ta + , u16 os_qid, _list *b2u_list) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct xmit_priv *xmitpriv = &adapter->xmitpriv; + _irqL irqL; + _list *head, *list; + struct sta_info *sta; + char b2u_sta_id[NUM_STA]; + u8 b2u_sta_num = 0; + bool bmc_need = _FALSE; + int i; + + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + head = &stapriv->asoc_list; + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + int stainfo_offset; + + sta = LIST_CONTAINOR(list, struct sta_info, asoc_list); + list = get_next(list); + + stainfo_offset = rtw_stainfo_offset(stapriv, sta); + if (stainfo_offset_valid(stainfo_offset)) + b2u_sta_id[b2u_sta_num++] = stainfo_offset; + } + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + + if (!b2u_sta_num) + goto exit; + + for (i = 0; i < b2u_sta_num; i++) { + struct xmit_frame *b2uframe; + struct pkt_attrib *attrib; + + sta = rtw_get_stainfo_by_offset(stapriv, b2u_sta_id[i]); + if (!(sta->state & WIFI_ASOC_STATE) + || _rtw_memcmp(sta->cmn.mac_addr, sa, ETH_ALEN) == _TRUE + || (ori_ta && _rtw_memcmp(sta->cmn.mac_addr, ori_ta, ETH_ALEN) == _TRUE) + || is_broadcast_mac_addr(sta->cmn.mac_addr) + || is_zero_mac_addr(sta->cmn.mac_addr)) + continue; + + b2uframe = rtw_alloc_xmitframe(xmitpriv, os_qid); + if (!b2uframe) { + bmc_need = _TRUE; + break; + } + + attrib = &b2uframe->attrib; + + _rtw_memcpy(attrib->ra, sta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(attrib->ta, adapter_mac_addr(adapter), ETH_ALEN); + #ifdef CONFIG_RTW_WDS + if (adapter_use_wds(adapter) && (sta->flags & WLAN_STA_WDS)) { + _rtw_memcpy(attrib->dst, da, ETH_ALEN); + attrib->wds = 1; + } else + #endif + _rtw_memcpy(attrib->dst, attrib->ra, ETH_ALEN); + _rtw_memcpy(attrib->src, sa, ETH_ALEN); + + rtw_list_insert_tail(&b2uframe->list, b2u_list); + } + +exit: + return bmc_need; +} + +void dump_ap_b2u_flags(void *sel, _adapter *adapter) +{ + RTW_PRINT_SEL(sel, "%4s %4s\n", "src", "fwd"); + RTW_PRINT_SEL(sel, "0x%02x 0x%02x\n", adapter->b2u_flags_ap_src, adapter->b2u_flags_ap_fwd); +} +#endif /* CONFIG_RTW_AP_DATA_BMC_TO_UC */ + +static int rtw_ap_nexthop_resolve(_adapter *adapter, struct xmit_frame *xframe) +{ + struct pkt_attrib *attrib = &xframe->attrib; + int ret = _SUCCESS; + +#ifdef CONFIG_RTW_WDS + if (adapter_use_wds(adapter)) { + if (rtw_wds_nexthop_lookup(adapter, attrib->dst, attrib->ra) == 0) { + if (_rtw_memcmp(attrib->dst, attrib->ra, ETH_ALEN) == _FALSE) + attrib->wds = 1; + } else + ret = _FAIL; + } else +#endif + _rtw_memcpy(attrib->ra, attrib->dst, ETH_ALEN); + + return ret; +} + +#ifdef CONFIG_RTW_WDS +static void rtw_ap_data_flood_for_unknown_da(_adapter *adapter + , const u8 *da, const u8 *sa, const u8 *ori_ta + , u16 os_qid, _list *f_list) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct xmit_priv *xmitpriv = &adapter->xmitpriv; + _irqL irqL; + _list *head, *list; + struct sta_info *sta; + char sta_id[NUM_STA]; + u8 sta_num = 0; + int i; + + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + head = &stapriv->asoc_list; + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + int stainfo_offset; + + sta = LIST_CONTAINOR(list, struct sta_info, asoc_list); + list = get_next(list); + + stainfo_offset = rtw_stainfo_offset(stapriv, sta); + if (stainfo_offset_valid(stainfo_offset)) + sta_id[sta_num++] = stainfo_offset; + } + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + + if (!sta_num) + goto exit; + + for (i = 0; i < sta_num; i++) { + struct xmit_frame *frame; + struct pkt_attrib *attrib; + + sta = rtw_get_stainfo_by_offset(stapriv, sta_id[i]); + if (!(sta->state & WIFI_ASOC_STATE) + || !(sta->flags & WLAN_STA_WDS) + || _rtw_memcmp(sta->cmn.mac_addr, sa, ETH_ALEN) == _TRUE + || (ori_ta && _rtw_memcmp(sta->cmn.mac_addr, ori_ta, ETH_ALEN) == _TRUE) + || is_broadcast_mac_addr(sta->cmn.mac_addr) + || is_zero_mac_addr(sta->cmn.mac_addr)) + continue; + + frame = rtw_alloc_xmitframe(xmitpriv, os_qid); + if (!frame) + break; + + attrib = &frame->attrib; + + _rtw_memcpy(attrib->ra, sta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(attrib->ta, adapter_mac_addr(adapter), ETH_ALEN); + _rtw_memcpy(attrib->dst, da, ETH_ALEN); + _rtw_memcpy(attrib->src, sa, ETH_ALEN); + attrib->wds = 1; + + rtw_list_insert_tail(&frame->list, f_list); + } + +exit: + return; +} +#endif /* CONFIG_RTW_WDS */ + +int rtw_ap_addr_resolve(_adapter *adapter, u16 os_qid, struct xmit_frame *xframe, _pkt *pkt, _list *f_list) +{ + struct pkt_file pktfile; + struct ethhdr etherhdr; + struct pkt_attrib *attrib; + struct rtw_mesh_path *mpath = NULL, *mppath = NULL; + u8 is_da_mcast; + u8 addr4_need; + int res = _SUCCESS; + + _rtw_open_pktfile(pkt, &pktfile); + if (_rtw_pktfile_read(&pktfile, (u8 *)ðerhdr, ETH_HLEN) != ETH_HLEN) { + res = _FAIL; + goto exit; + } + + xframe->pkt = pkt; +#if defined(CONFIG_RTW_WDS) || CONFIG_RTW_AP_DATA_BMC_TO_UC + _rtw_init_listhead(f_list); +#endif + + is_da_mcast = IS_MCAST(etherhdr.h_dest); + if (is_da_mcast) { + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + if (rtw_ap_src_b2u_policy_chk(adapter->b2u_flags_ap_src, etherhdr.h_dest) + && adapter->registrypriv.wifi_spec == 0 + && adapter->xmitpriv.free_xmitframe_cnt > (NR_XMITFRAME / 4) + ) { + if (rtw_ap_data_bmc_to_uc(adapter + , etherhdr.h_dest, etherhdr.h_source, NULL, os_qid, f_list) == 0 + ) { + res = RTW_ORI_NO_NEED; + goto exit; + } + } + #endif + } + + attrib = &xframe->attrib; + + _rtw_memcpy(attrib->dst, etherhdr.h_dest, ETH_ALEN); + _rtw_memcpy(attrib->src, etherhdr.h_source, ETH_ALEN); + _rtw_memcpy(attrib->ta, adapter_mac_addr(adapter), ETH_ALEN); + + if (is_da_mcast) + _rtw_memcpy(attrib->ra, attrib->dst, ETH_ALEN); + else { + res = rtw_ap_nexthop_resolve(adapter, xframe); + #ifdef CONFIG_RTW_WDS + if (res != _SUCCESS) { + /* unknown DA, flood frame to every WDS STA */ + rtw_ap_data_flood_for_unknown_da(adapter + , etherhdr.h_dest, etherhdr.h_source, NULL, os_qid, f_list); + res = RTW_ORI_NO_NEED; + } + #endif + } + +exit: + return res; +} + +int rtw_ap_rx_data_validate_hdr(_adapter *adapter, union recv_frame *rframe, struct sta_info **sta) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct rx_pkt_attrib *rattrib = &rframe->u.hdr.attrib; + u8 *whdr = get_recvframe_data(rframe); + u8 is_ra_bmc = 0; + sint ret = _FAIL; + + if (!(MLME_STATE(adapter) & WIFI_ASOC_STATE)) + goto exit; + + switch (rattrib->to_fr_ds) { + case 1: + if (IS_MCAST(GetAddr1Ptr(whdr))) + goto exit; + _rtw_memcpy(rattrib->ra, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->ta, get_addr2_ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->dst, GetAddr3Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + _rtw_memcpy(rattrib->src, get_addr2_ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->bssid, GetAddr1Ptr(whdr), ETH_ALEN); + break; + case 3: + is_ra_bmc = IS_MCAST(GetAddr1Ptr(whdr)) ? 1 : 0; + _rtw_memcpy(rattrib->ra, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->ta, get_addr2_ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->dst, GetAddr3Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + _rtw_memcpy(rattrib->src, GetAddr4Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + if (!is_ra_bmc) + _rtw_memcpy(rattrib->bssid, GetAddr1Ptr(whdr), ETH_ALEN); + break; + default: + ret = RTW_RX_HANDLED; /* don't count for drop */ + goto exit; + } + + *sta = rtw_get_stainfo(stapriv, rattrib->ta); + if (*sta == NULL) { + if (!is_ra_bmc && !IS_RADAR_DETECTED(adapter_to_rfctl(adapter))) { + #ifndef CONFIG_CUSTOMER_ALIBABA_GENERAL + RTW_INFO(FUNC_ADPT_FMT" issue_deauth to "MAC_FMT" with reason(7), unknown TA\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(rattrib->ta)); + issue_deauth(adapter, rattrib->ta, WLAN_REASON_CLASS3_FRAME_FROM_NONASSOC_STA); + #endif + } + ret = RTW_RX_HANDLED; + goto exit; + } + +#ifdef CONFIG_RTW_WDS_AUTO_EN + if (rattrib->to_fr_ds == 3 && !(sta->flags & WLAN_STA_WDS)) + sta->flags |= WLAN_STA_WDS; +#endif + + process_pwrbit_data(adapter, rframe, *sta); + + if ((get_frame_sub_type(whdr) & WIFI_QOS_DATA_TYPE) == WIFI_QOS_DATA_TYPE) + process_wmmps_data(adapter, rframe, *sta); + + if (get_frame_sub_type(whdr) & BIT(6)) { + /* No data, will not indicate to upper layer, temporily count it here */ + count_rx_stats(adapter, rframe, *sta); + ret = RTW_RX_HANDLED; + goto exit; + } + + ret = _SUCCESS; + +exit: + return ret; +} + +int rtw_ap_rx_msdu_act_check(union recv_frame *rframe + , const u8 *da, const u8 *sa + , u8 *msdu, enum rtw_rx_llc_hdl llc_hdl + , struct xmit_frame **fwd_frame, _list *f_list) +{ + _adapter *adapter = rframe->u.hdr.adapter; + struct rx_pkt_attrib *rattrib = &rframe->u.hdr.attrib; + struct rtw_wds_path *wpath; + u8 is_da_bmc = IS_MCAST(da); + u8 is_da_self = !is_da_bmc && _rtw_memcmp(da, adapter_mac_addr(adapter), ETH_ALEN); + u8 is_da_peer = 0; + int in_wds_tbl = 0; + u16 os_qid; + struct xmit_frame *xframe; + struct pkt_attrib *xattrib; + u8 fwd_ra[ETH_ALEN] = {0}; + int act = 0; + +#ifdef CONFIG_RTW_WDS + /* update/create wds info for SA, RA */ + if (adapter_use_wds(adapter) + && (rframe->u.hdr.psta->state & WIFI_ASOC_STATE) + && _rtw_memcmp(sa, rframe->u.hdr.psta->cmn.mac_addr, ETH_ALEN) == _FALSE + ) { + rtw_rcu_read_lock(); + wpath = rtw_wds_path_lookup(adapter, sa); + if (!wpath) + rtw_wds_path_add(adapter, sa, rframe->u.hdr.psta); + else { + rtw_wds_path_assign_nexthop(wpath, rframe->u.hdr.psta); + wpath->last_update = rtw_get_current_time(); + } + rtw_rcu_read_unlock(); + } +#endif + + /* SA is self, need no further process */ + if (_rtw_memcmp(sa, adapter_mac_addr(adapter), ETH_ALEN) == _TRUE) + goto exit; + + if (is_da_bmc) { + /* DA is bmc addr */ + act |= RTW_RX_MSDU_ACT_INDICATE; + if (adapter->mlmepriv.ap_isolate) + goto exit; + goto fwd_chk; + + } + + if (is_da_self) { + /* DA is self, indicate */ + act |= RTW_RX_MSDU_ACT_INDICATE; + goto exit; + } + + /* DA is not self */ +#ifdef CONFIG_RTW_WDS + if (adapter_use_wds(adapter)) + in_wds_tbl = rtw_wds_nexthop_lookup(adapter, da, fwd_ra) == 0; +#endif + if (!in_wds_tbl) + is_da_peer = rtw_get_stainfo(&adapter->stapriv, da) ? 1 : 0; + + if (in_wds_tbl || is_da_peer) { + /* DA is known (peer or can be forwarded by peer) */ + if (adapter->mlmepriv.ap_isolate) { + #if defined(DBG_RX_DROP_FRAME) + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" DA("MAC_FMT") through peer, ap_isolate\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(da)); + #endif + goto exit; + } + goto fwd_chk; + } + + /* DA is unknown*/ + act |= RTW_RX_MSDU_ACT_INDICATE; + if (adapter->mlmepriv.ap_isolate) { + /* + * unknown DA and ap_isolate, indicate only + * (bridge will not forward packets to originating port) + */ + goto exit; + } + +fwd_chk: + + if (adapter->stapriv.asoc_list_cnt <= 1) + goto exit; + + os_qid = rtw_os_recv_select_queue(msdu, llc_hdl); + +#if defined(CONFIG_RTW_WDS) || CONFIG_RTW_AP_DATA_BMC_TO_UC + _rtw_init_listhead(f_list); +#endif + +#if CONFIG_RTW_AP_DATA_BMC_TO_UC + if (is_da_bmc) { + if (rtw_ap_fwd_b2u_policy_chk(adapter->b2u_flags_ap_fwd, da, rattrib->to_fr_ds == 3 && !IS_MCAST(rattrib->ra)) + && adapter->registrypriv.wifi_spec == 0 + && adapter->xmitpriv.free_xmitframe_cnt > (NR_XMITFRAME / 4) + ) { + if (rtw_ap_data_bmc_to_uc(adapter + , da, sa, rframe->u.hdr.psta->cmn.mac_addr + , os_qid, f_list) == 0 + ) { + if (!rtw_is_list_empty(f_list)) + goto set_act_fwd; + else + goto exit; + } + } + } else +#endif +#ifdef CONFIG_RTW_WDS + if (adapter_use_wds(adapter) && !in_wds_tbl && !is_da_peer) { + /* unknown DA, flood frame to every WDS STA except receiving one */ + rtw_ap_data_flood_for_unknown_da(adapter + , da, sa, rframe->u.hdr.psta->cmn.mac_addr + , os_qid, f_list); + if (!rtw_is_list_empty(f_list)) + goto set_act_fwd; + else + goto exit; + } else +#endif + ; + + xframe = rtw_alloc_xmitframe(&adapter->xmitpriv, os_qid); + if (!xframe) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME "FUNC_ADPT_FMT" rtw_alloc_xmitframe fail\n" + , FUNC_ADPT_ARG(adapter)); + #endif + goto exit; + } + + xattrib = &xframe->attrib; + + _rtw_memcpy(xattrib->dst, da, ETH_ALEN); + _rtw_memcpy(xattrib->src, sa, ETH_ALEN); + _rtw_memcpy(xattrib->ta, adapter_mac_addr(adapter), ETH_ALEN); + + #ifdef CONFIG_RTW_WDS + if (in_wds_tbl && _rtw_memcmp(da, fwd_ra, ETH_ALEN) == _FALSE) { + _rtw_memcpy(xattrib->ra, fwd_ra, ETH_ALEN); + xattrib->wds = 1; + } else + #endif + _rtw_memcpy(xattrib->ra, da, ETH_ALEN); + + *fwd_frame = xframe; + +#if defined(CONFIG_RTW_WDS) || CONFIG_RTW_AP_DATA_BMC_TO_UC +set_act_fwd: +#endif + act |= RTW_RX_MSDU_ACT_FORWARD; + +exit: + return act; +} + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +void rtw_issue_action_token_req(_adapter *padapter, struct sta_info *pstat) +{ + /* Token Request Format + Category code : 1 Byte + Action code : 1 Byte + Element field: 4 Bytes, the duration of data transmission requested for the station. + */ + + u8 val = 0x0; + u8 category = RTW_WLAN_CATEGORY_TBTX; + u32 tbtx_duration = TBTX_TX_DURATION*1000; + u8 *pframe; + unsigned short *fctrl; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct rtw_ieee80211_hdr *pwlanhdr; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = &(pmlmeinfo->network); + + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return; + + RTW_DBG("%s: %6ph\n", __FUNCTION__, pstat->cmn.mac_addr); + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->rate = MGN_24M; /* issue action request using OFDM rate? 20190716 Bruce add */ + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy((void *)GetAddr1Ptr(pwlanhdr), pstat->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy((void *)get_addr2_ptr(pwlanhdr), adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy((void *)GetAddr3Ptr(pwlanhdr), get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(val), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *)&(tbtx_duration), &(pattrib->pktlen)); + + pattrib->last_txcmdsz = pattrib->pktlen; + padapter->stapriv.last_token_holder = pstat; + dump_mgntframe(padapter, pmgntframe); + +} +#endif /* CONFIG_RTW_TOKEN_BASED_XMIT */ +#endif /* CONFIG_AP_MODE */ + diff --git a/core/rtw_beamforming.c b/core/rtw_beamforming.c new file mode 100644 index 0000000..7bafe3d --- /dev/null +++ b/core/rtw_beamforming.c @@ -0,0 +1,2194 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_BEAMFORMING_C_ + +#include +#include + +#ifdef CONFIG_BEAMFORMING + +#ifdef RTW_BEAMFORMING_VERSION_2 + +struct ndpa_sta_info { + u16 aid:12; + u16 feedback_type:1; + u16 nc_index:3; +}; + +static void _get_txvector_parameter(PADAPTER adapter, struct sta_info *sta, u8 *g_id, u16 *p_aid) +{ + struct mlme_priv *mlme; + u16 aid; + u8 *bssid; + u16 val16; + u8 i; + + + mlme = &adapter->mlmepriv; + + if (check_fwstate(mlme, WIFI_AP_STATE)) { + /* + * Sent by an AP and addressed to a STA associated with that AP + * or sent by a DLS or TDLS STA in a direct path to + * a DLS or TDLS peer STA + */ + + aid = sta->cmn.aid; + bssid = adapter_mac_addr(adapter); + RTW_INFO("%s: AID=0x%x BSSID=" MAC_FMT "\n", + __FUNCTION__, sta->cmn.aid, MAC_ARG(bssid)); + + /* AID[0:8] */ + aid &= 0x1FF; + /* BSSID[44:47] xor BSSID[40:43] */ + val16 = ((bssid[5] & 0xF0) >> 4) ^ (bssid[5] & 0xF); + /* (dec(AID[0:8]) + dec(BSSID)*2^5) mod 2^9 */ + *p_aid = (aid + (val16 << 5)) & 0x1FF; + *g_id = 63; + } else if ((check_fwstate(mlme, WIFI_ADHOC_STATE) == _TRUE) + || (check_fwstate(mlme, WIFI_ADHOC_MASTER_STATE) == _TRUE)) { + /* + * Otherwise, includes + * 1. Sent to an IBSS STA + * 2. Sent by an AP to a non associated STA + * 3. Sent to a STA for which it is not known + * which condition is applicable + */ + *p_aid = 0; + *g_id = 63; + } else { + /* Addressed to AP */ + bssid = sta->cmn.mac_addr; + RTW_INFO("%s: BSSID=" MAC_FMT "\n", __FUNCTION__, MAC_ARG(bssid)); + + /* BSSID[39:47] */ + *p_aid = (bssid[5] << 1) | (bssid[4] >> 7); + *g_id = 0; + } + + RTW_INFO("%s: GROUP_ID=0x%02x PARTIAL_AID=0x%04x\n", + __FUNCTION__, *g_id, *p_aid); +} + +/* + * Parameters + * adapter struct _adapter* + * sta struct sta_info* + * sta_bf_cap beamforming capabe of sta + * sounding_dim Number of Sounding Dimensions + * comp_steering Compressed Steering Number of Beamformer Antennas Supported + */ +static void _get_sta_beamform_cap(PADAPTER adapter, struct sta_info *sta, + u8 *sta_bf_cap, u8 *sounding_dim, u8 *comp_steering) +{ + struct beamforming_info *info; + struct mlme_priv *mlme; + struct ht_priv *ht; + u16 ht_bf_cap; +#ifdef CONFIG_80211AC_VHT + struct vht_priv *vht; + u16 vht_bf_cap; +#endif /* CONFIG_80211AC_VHT */ + + + *sta_bf_cap = 0; + *sounding_dim = 0; + *comp_steering = 0; + + info = GET_BEAMFORM_INFO(adapter); + ht = &adapter->mlmepriv.htpriv; +#ifdef CONFIG_80211AC_VHT + vht = &adapter->mlmepriv.vhtpriv; +#endif /* CONFIG_80211AC_VHT */ + mlme = &adapter->mlmepriv; + + if (is_supported_ht(sta->wireless_mode) == _FALSE) + goto get_bfcap_next; + + /* HT */ + if (check_fwstate(mlme, WIFI_AP_STATE)) { + /* Get peer clinet's BF cap: the cap. is intersected with associated AP.*/ + ht_bf_cap = sta->htpriv.beamform_cap; + RTW_INFO("At AP state, peer sta's ht_bf_cap=0x%x\n", ht_bf_cap); + + if (TEST_FLAG(ht_bf_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE)) { + info->beamforming_cap |= BEAMFORMER_CAP_HT_EXPLICIT; + *sta_bf_cap |= BEAMFORMEE_CAP_HT_EXPLICIT; + *comp_steering = (ht_bf_cap & BEAMFORMING_HT_BEAMFORMER_STEER_NUM) >> 4; + RTW_INFO("%s: we support BEAMFORMER_CAP_HT_EXPLICIT\n", __func__); + } + if (TEST_FLAG(ht_bf_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE)) { + info->beamforming_cap |= BEAMFORMEE_CAP_HT_EXPLICIT; + *sta_bf_cap |= BEAMFORMER_CAP_HT_EXPLICIT; + *sounding_dim = (ht_bf_cap & BEAMFORMING_HT_BEAMFORMEE_CHNL_EST_CAP) >> 6; + RTW_INFO("%s: we support BEAMFORMEE_CAP_HT_EXPLICIT\n", __func__); + } + } else { + /* Get adapter's BF Cap: the cap. is intersected with associated AP.*/ + ht_bf_cap = ht->beamform_cap; + RTW_INFO("At non-AP state, adapter's ht_bf_cap=0x%x\n", ht_bf_cap); + + if (TEST_FLAG(ht_bf_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE)) { + info->beamforming_cap |= BEAMFORMEE_CAP_HT_EXPLICIT; + *sta_bf_cap |= BEAMFORMER_CAP_HT_EXPLICIT; + *sounding_dim = (ht_bf_cap & BEAMFORMING_HT_BEAMFORMEE_CHNL_EST_CAP) >> 6; + RTW_INFO("%s: we support BEAMFORMEE_CAP_HT_EXPLICIT\n", __func__); + } + if (TEST_FLAG(ht_bf_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE)) { + info->beamforming_cap |= BEAMFORMER_CAP_HT_EXPLICIT; + *sta_bf_cap |= BEAMFORMEE_CAP_HT_EXPLICIT; + *comp_steering = (ht_bf_cap & BEAMFORMING_HT_BEAMFORMER_STEER_NUM) >> 4; + RTW_INFO("%s: we support BEAMFORMER_CAP_HT_EXPLICIT\n", __func__); + } + } + +get_bfcap_next: +#ifdef CONFIG_80211AC_VHT + if (is_supported_vht(sta->wireless_mode) == _FALSE) + return; + + /* VHT */ + if (check_fwstate(mlme, WIFI_AP_STATE)) { + /* Get peer clinet's BF cap: the cap. is intersected with associated AP.*/ + vht_bf_cap = sta->vhtpriv.beamform_cap; + RTW_INFO("At AP state, peer sta's vht_bf_cap=0x%x\n", vht_bf_cap); + + /* We are SU Beamformer because the STA is SU Beamformee */ + if (TEST_FLAG(vht_bf_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE)) { + info->beamforming_cap |= BEAMFORMER_CAP_VHT_SU; + *sta_bf_cap |= BEAMFORMEE_CAP_VHT_SU; + RTW_INFO("%s: we support BEAMFORMER_CAP_VHT_SU\n", __func__); + + /* We are MU Beamformer because the STA is MU Beamformee */ + if (TEST_FLAG(vht_bf_cap, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE)) { + info->beamforming_cap |= BEAMFORMER_CAP_VHT_MU; + *sta_bf_cap |= BEAMFORMEE_CAP_VHT_MU; + RTW_INFO("%s: we support BEAMFORMER_CAP_VHT_MU\n", __func__); + } + + *comp_steering = (vht_bf_cap & BEAMFORMING_VHT_BEAMFORMER_STS_CAP) >> 8; + } + /* We are SU Beamformee because the STA is SU Beamformer */ + if (TEST_FLAG(vht_bf_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE)) { + info->beamforming_cap |= BEAMFORMEE_CAP_VHT_SU; + *sta_bf_cap |= BEAMFORMER_CAP_VHT_SU; + RTW_INFO("%s: we support BEAMFORMEE_CAP_VHT_SU\n", __func__); + + /* The STA is MU Beamformer, but we(AP) should not be MU Beamformee */ + if (TEST_FLAG(vht_bf_cap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE)) { + RTW_WARN("%s: Associated STA should not be a MU BFer.\n", __func__); + } + + *sounding_dim = (vht_bf_cap & BEAMFORMING_VHT_BEAMFORMEE_SOUND_DIM) >> 12; + } + } else { + /* Get adapter's BF Cap: the cap. is intersected with associated AP.*/ + vht_bf_cap = vht->beamform_cap; + RTW_INFO("At non-AP state, adapter's vht_bf_cap=0x%x\n", vht_bf_cap); + + /* We are SU Beamformee */ + if (TEST_FLAG(vht_bf_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE)) { + info->beamforming_cap |= BEAMFORMEE_CAP_VHT_SU; + *sta_bf_cap |= BEAMFORMER_CAP_VHT_SU; + RTW_INFO("%s: we support BEAMFORMEE_CAP_VHT_SU\n", __func__); + + /* We are MU Beamformee */ + if (TEST_FLAG(vht_bf_cap, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE)) { + info->beamforming_cap |= BEAMFORMEE_CAP_VHT_MU; + *sta_bf_cap |= BEAMFORMER_CAP_VHT_MU; + RTW_INFO("%s: we support BEAMFORMEE_CAP_VHT_MU\n", __func__); + } + + *sounding_dim = (vht_bf_cap & BEAMFORMING_VHT_BEAMFORMEE_SOUND_DIM) >> 12; + } + /* We are SU Beamformer */ + if (TEST_FLAG(vht_bf_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE)) { + info->beamforming_cap |= BEAMFORMER_CAP_VHT_SU; + *sta_bf_cap |= BEAMFORMEE_CAP_VHT_SU; + RTW_INFO("%s: we support BEAMFORMER_CAP_VHT_SU\n", __func__); + + /* We are MU Beamformer, but client should not be a MU Beamformer */ + if (TEST_FLAG(vht_bf_cap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE)) { + RTW_WARN("%s: non-AP state should not support MU BFer.\n", __func__); + } + + *comp_steering = (vht_bf_cap & BEAMFORMING_VHT_BEAMFORMER_STS_CAP) >> 8; + } + } +#endif /* CONFIG_80211AC_VHT */ + +} + +static u8 _send_ht_ndpa_packet(PADAPTER adapter, u8 *ra, enum channel_width bw) +{ + /* General */ + struct xmit_priv *pxmitpriv; + struct mlme_ext_priv *pmlmeext; + struct mlme_ext_info *pmlmeinfo; + struct xmit_frame *pmgntframe; + /* Beamforming */ + struct beamforming_info *info; + struct beamformee_entry *bfee; + struct ndpa_sta_info sta_info; + u8 ActionHdr[4] = {ACT_CAT_VENDOR, 0x00, 0xE0, 0x4C}; + /* MISC */ + struct pkt_attrib *attrib; + struct rtw_ieee80211_hdr *pwlanhdr; + enum MGN_RATE txrate; + u8 *pframe; + u16 duration = 0; + u8 aSifsTime = 0; + + + RTW_INFO("+%s: Send to " MAC_FMT "\n", __FUNCTION__, MAC_ARG(ra)); + + pxmitpriv = &adapter->xmitpriv; + pmlmeext = &adapter->mlmeextpriv; + pmlmeinfo = &pmlmeext->mlmext_info; + bfee = rtw_bf_bfee_get_entry_by_addr(adapter, ra); + if (!bfee) { + RTW_ERR("%s: Cann't find beamformee entry!\n", __FUNCTION__); + return _FALSE; + } + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (!pmgntframe) { + RTW_ERR("%s: alloc mgnt frame fail!\n", __FUNCTION__); + return _FALSE; + } + + txrate = beamforming_get_htndp_tx_rate(GET_PDM_ODM(adapter), bfee->comp_steering_num_of_bfer); + + /* update attribute */ + attrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, attrib); + /*attrib->type = WIFI_MGT_TYPE;*/ /* set in update_mgntframe_attrib() */ + attrib->subtype = WIFI_ACTION_NOACK; + attrib->bwmode = bw; + /*attrib->qsel = QSLT_MGNT;*/ /* set in update_mgntframe_attrib() */ + attrib->order = 1; + attrib->rate = (u8)txrate; + attrib->bf_pkt_type = 0; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + /* Frame control */ + pwlanhdr->frame_ctl = 0; + set_frame_sub_type(pframe, attrib->subtype); + set_order_bit(pframe); + + /* Duration */ + if (pmlmeext->cur_wireless_mode == WIRELESS_11B) + aSifsTime = 10; + else + aSifsTime = 16; + duration = 2 * aSifsTime + 40; + if (bw == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + set_duration(pframe, duration); + + /* DA */ + _rtw_memcpy(pwlanhdr->addr1, ra, ETH_ALEN); + /* SA */ + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(adapter), ETH_ALEN); + /* BSSID */ + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + + /* HT control field */ + SET_HT_CTRL_CSI_STEERING(pframe + 24, 3); + SET_HT_CTRL_NDP_ANNOUNCEMENT(pframe + 24, 1); + + /* + * Frame Body + * Category field: vender-specific value, 0x7F + * OUI: 0x00E04C + */ + _rtw_memcpy(pframe + 28, ActionHdr, 4); + + attrib->pktlen = 32; + attrib->last_txcmdsz = attrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + + return _TRUE; +} + +static u8 _send_vht_ndpa_packet(PADAPTER adapter, u8 *ra, u16 aid, enum channel_width bw) +{ + /* General */ + struct xmit_priv *pxmitpriv; + struct mlme_ext_priv *pmlmeext; + struct xmit_frame *pmgntframe; + /* Beamforming */ + struct beamforming_info *info; + struct beamformee_entry *bfee; + struct ndpa_sta_info sta_info; + /* MISC */ + struct pkt_attrib *attrib; + struct rtw_ieee80211_hdr *pwlanhdr; + u8 *pframe; + enum MGN_RATE txrate; + u16 duration = 0; + u8 sequence = 0, aSifsTime = 0; + + + RTW_INFO("+%s: Send to " MAC_FMT "\n", __FUNCTION__, MAC_ARG(ra)); + + pxmitpriv = &adapter->xmitpriv; + pmlmeext = &adapter->mlmeextpriv; + info = GET_BEAMFORM_INFO(adapter); + bfee = rtw_bf_bfee_get_entry_by_addr(adapter, ra); + if (!bfee) { + RTW_ERR("%s: Cann't find beamformee entry!\n", __FUNCTION__); + return _FALSE; + } + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (!pmgntframe) { + RTW_ERR("%s: alloc mgnt frame fail!\n", __FUNCTION__); + return _FALSE; + } + + txrate = beamforming_get_vht_ndp_tx_rate(GET_PDM_ODM(adapter), bfee->comp_steering_num_of_bfer); + + /* update attribute */ + attrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, attrib); + /*pattrib->type = WIFI_MGT_TYPE;*/ /* set in update_mgntframe_attrib() */ + attrib->subtype = WIFI_NDPA; + attrib->bwmode = bw; + /*attrib->qsel = QSLT_MGNT;*/ /* set in update_mgntframe_attrib() */ + attrib->rate = (u8)txrate; + attrib->bf_pkt_type = 0; + + _rtw_memset(pmgntframe->buf_addr, 0, TXDESC_OFFSET + WLANHDR_OFFSET); + pframe = pmgntframe->buf_addr + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + /* Frame control */ + pwlanhdr->frame_ctl = 0; + set_frame_sub_type(pframe, attrib->subtype); + + /* Duration */ + if (is_supported_5g(pmlmeext->cur_wireless_mode) || is_supported_ht(pmlmeext->cur_wireless_mode)) + aSifsTime = 16; + else + aSifsTime = 10; + duration = 2 * aSifsTime + 44; + if (bw == CHANNEL_WIDTH_80) + duration += 40; + else if (bw == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + set_duration(pframe, duration); + + /* RA */ + _rtw_memcpy(pwlanhdr->addr1, ra, ETH_ALEN); + + /* TA */ + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(adapter), ETH_ALEN); + + /* Sounding Sequence, bit0~1 is reserved */ + sequence = info->sounding_sequence << 2; + if (info->sounding_sequence >= 0x3f) + info->sounding_sequence = 0; + else + info->sounding_sequence++; + _rtw_memcpy(pframe + 16, &sequence, 1); + + /* STA Info */ + /* + * "AID12" Equal to 0 if the STA is an AP, mesh STA or + * STA that is a member of an IBSS + */ + if (check_fwstate(&adapter->mlmepriv, WIFI_AP_STATE) == _FALSE) + aid = 0; + sta_info.aid = aid; + /* "Feedback Type" set to 0 for SU */ + sta_info.feedback_type = 0; + /* "Nc Index" reserved if the Feedback Type field indicates SU */ + sta_info.nc_index = 0; + _rtw_memcpy(pframe + 17, (u8 *)&sta_info, 2); + + attrib->pktlen = 19; + attrib->last_txcmdsz = attrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + + return _TRUE; +} + +static u8 _send_vht_mu_ndpa_packet(PADAPTER adapter, enum channel_width bw) +{ + /* General */ + struct xmit_priv *pxmitpriv; + struct mlme_ext_priv *pmlmeext; + struct xmit_frame *pmgntframe; + /* Beamforming */ + struct beamforming_info *info; + struct sounding_info *sounding; + struct beamformee_entry *bfee; + struct ndpa_sta_info sta_info; + /* MISC */ + struct pkt_attrib *attrib; + struct rtw_ieee80211_hdr *pwlanhdr; + enum MGN_RATE txrate; + u8 *pframe; + u8 *ra = NULL; + u16 duration = 0; + u8 sequence = 0, aSifsTime = 0; + u8 i; + + + RTW_INFO("+%s\n", __FUNCTION__); + + pxmitpriv = &adapter->xmitpriv; + pmlmeext = &adapter->mlmeextpriv; + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + txrate = MGN_VHT2SS_MCS0; + + /* + * Fill the first MU BFee entry (STA1) MAC addr to destination address then + * HW will change A1 to broadcast addr. + * 2015.05.28. Suggested by SD1 Chunchu. + */ + bfee = &info->bfee_entry[sounding->mu_sounding_list[0]]; + ra = bfee->mac_addr; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (!pmgntframe) { + RTW_ERR("%s: alloc mgnt frame fail!\n", __FUNCTION__); + return _FALSE; + } + + /* update attribute */ + attrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, attrib); + /*attrib->type = WIFI_MGT_TYPE;*/ /* set in update_mgntframe_attrib() */ + attrib->subtype = WIFI_NDPA; + attrib->bwmode = bw; + /*attrib->qsel = QSLT_MGNT;*/ /* set in update_mgntframe_attrib() */ + attrib->rate = (u8)txrate; + /* Set TxBFPktType of Tx desc to unicast type if there is only one MU STA for HW design */ + if (info->sounding_info.candidate_mu_bfee_cnt > 1) + attrib->bf_pkt_type = 1; + else + attrib->bf_pkt_type = 0; + + _rtw_memset(pmgntframe->buf_addr, 0, TXDESC_OFFSET + WLANHDR_OFFSET); + pframe = pmgntframe->buf_addr + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + /* Frame control */ + pwlanhdr->frame_ctl = 0; + set_frame_sub_type(pframe, attrib->subtype); + + /* Duration */ + if (is_supported_5g(pmlmeext->cur_wireless_mode) || is_supported_ht(pmlmeext->cur_wireless_mode)) + aSifsTime = 16; + else + aSifsTime = 10; + duration = 2 * aSifsTime + 44; + if (bw == CHANNEL_WIDTH_80) + duration += 40; + else if (bw == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + set_duration(pframe, duration); + + /* RA */ + _rtw_memcpy(pwlanhdr->addr1, ra, ETH_ALEN); + + /* TA */ + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(adapter), ETH_ALEN); + + /* Sounding Sequence, bit0~1 is reserved */ + sequence = info->sounding_sequence << 2; + if (info->sounding_sequence >= 0x3f) + info->sounding_sequence = 0; + else + info->sounding_sequence++; + _rtw_memcpy(pframe + 16, &sequence, 1); + + attrib->pktlen = 17; + + /* + * Construct STA info. for multiple STAs + * STA Info1, ..., STA Info n + */ + for (i = 0; i < sounding->candidate_mu_bfee_cnt; i++) { + bfee = &info->bfee_entry[sounding->mu_sounding_list[i]]; + sta_info.aid = bfee->aid; + sta_info.feedback_type = 1; /* 1'b1: MU */ + sta_info.nc_index = 0; + _rtw_memcpy(pframe + attrib->pktlen, (u8 *)&sta_info, 2); + attrib->pktlen += 2; + } + + attrib->last_txcmdsz = attrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + + return _TRUE; +} + +static u8 _send_bf_report_poll(PADAPTER adapter, u8 *ra, u8 bFinalPoll) +{ + /* General */ + struct xmit_priv *pxmitpriv; + struct xmit_frame *pmgntframe; + /* MISC */ + struct pkt_attrib *attrib; + struct rtw_ieee80211_hdr *pwlanhdr; + u8 *pframe; + + + RTW_INFO("+%s: Send to " MAC_FMT "\n", __FUNCTION__, MAC_ARG(ra)); + + pxmitpriv = &adapter->xmitpriv; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (!pmgntframe) { + RTW_ERR("%s: alloc mgnt frame fail!\n", __FUNCTION__); + return _FALSE; + } + + /* update attribute */ + attrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, attrib); + /*attrib->type = WIFI_MGT_TYPE;*/ /* set in update_mgntframe_attrib() */ + attrib->subtype = WIFI_BF_REPORT_POLL; + attrib->bwmode = CHANNEL_WIDTH_20; + /*attrib->qsel = QSLT_MGNT;*/ /* set in update_mgntframe_attrib() */ + attrib->rate = MGN_6M; + if (bFinalPoll) + attrib->bf_pkt_type = 3; + else + attrib->bf_pkt_type = 2; + + _rtw_memset(pmgntframe->buf_addr, 0, TXDESC_OFFSET + WLANHDR_OFFSET); + pframe = pmgntframe->buf_addr + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + /* Frame control */ + pwlanhdr->frame_ctl = 0; + set_frame_sub_type(pframe, attrib->subtype); + + /* Duration */ + set_duration(pframe, 100); + + /* RA */ + _rtw_memcpy(pwlanhdr->addr1, ra, ETH_ALEN); + + /* TA */ + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(adapter), ETH_ALEN); + + /* Feedback Segment Retransmission Bitmap */ + pframe[16] = 0xFF; + + attrib->pktlen = 17; + attrib->last_txcmdsz = attrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + + return _TRUE; +} + +static void _sounding_update_min_period(PADAPTER adapter, u16 period, u8 leave) +{ + struct beamforming_info *info; + struct beamformee_entry *bfee; + u8 i = 0; + u16 min_val = 0xFFFF; + + + info = GET_BEAMFORM_INFO(adapter); + + if (_TRUE == leave) { + /* + * When a BFee left, + * we need to find the latest min sounding period + * from the remaining BFees + */ + for (i = 0; i < MAX_BEAMFORMEE_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if ((bfee->used == _TRUE) + && (bfee->sound_period < min_val)) + min_val = bfee->sound_period; + } + + if (min_val == 0xFFFF) + info->sounding_info.min_sounding_period = 0; + else + info->sounding_info.min_sounding_period = min_val; + } else { + if ((info->sounding_info.min_sounding_period == 0) + || (period < info->sounding_info.min_sounding_period)) + info->sounding_info.min_sounding_period = period; + } +} + +static void _sounding_init(struct sounding_info *sounding) +{ + _rtw_memset(sounding->su_sounding_list, 0xFF, MAX_NUM_BEAMFORMEE_SU); + _rtw_memset(sounding->mu_sounding_list, 0xFF, MAX_NUM_BEAMFORMEE_MU); + sounding->state = SOUNDING_STATE_NONE; + sounding->su_bfee_curidx = 0xFF; + sounding->candidate_mu_bfee_cnt = 0; + sounding->min_sounding_period = 0; + sounding->sound_remain_cnt_per_period = 0; +} + +static void _sounding_reset_vars(PADAPTER adapter) +{ + struct beamforming_info *info; + struct sounding_info *sounding; + u8 idx; + + + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + _rtw_memset(sounding->su_sounding_list, 0xFF, MAX_NUM_BEAMFORMEE_SU); + _rtw_memset(sounding->mu_sounding_list, 0xFF, MAX_NUM_BEAMFORMEE_MU); + sounding->su_bfee_curidx = 0xFF; + sounding->candidate_mu_bfee_cnt = 0; + + /* Clear bSound flag for the new period */ + for (idx = 0; idx < MAX_BEAMFORMEE_ENTRY_NUM; idx++) { + if ((info->bfee_entry[idx].used == _TRUE) + && (info->bfee_entry[idx].sounding == _TRUE)) { + info->bfee_entry[idx].sounding = _FALSE; + info->bfee_entry[idx].bCandidateSoundingPeer = _FALSE; + } + } +} + +/* + * Return + * 0 Prepare sounding list OK + * -1 Fail to prepare sounding list, because no beamformee need to souding + * -2 Fail to prepare sounding list, because beamformee state not ready + * + */ +static int _sounding_get_list(PADAPTER adapter) +{ + struct beamforming_info *info; + struct sounding_info *sounding; + struct beamformee_entry *bfee; + u8 i, mu_idx = 0, su_idx = 0, not_ready = 0; + int ret = 0; + + + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + /* Add MU BFee list first because MU priority is higher than SU */ + for (i = 0; i < MAX_BEAMFORMEE_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if (bfee->used == _FALSE) + continue; + + if (bfee->state != BEAMFORM_ENTRY_HW_STATE_ADDED) { + RTW_ERR("%s: Invalid BFee idx(%d) Hw state=%d\n", __FUNCTION__, i, bfee->state); + not_ready++; + continue; + } + + /* + * Decrease BFee's SoundCnt per period + * If the remain count is 0, + * then it can be sounded at this time + */ + if (bfee->SoundCnt) { + bfee->SoundCnt--; + if (bfee->SoundCnt) + continue; + } + + /* + * + * If the STA supports MU BFee capability then we add it to MUSoundingList directly + * because we can only sound one STA by unicast NDPA with MU cap enabled to get correct channel info. + * Suggested by BB team Luke Lee. 2015.11.25. + */ + if (bfee->cap & BEAMFORMEE_CAP_VHT_MU) { + /* MU BFee */ + if (mu_idx >= MAX_NUM_BEAMFORMEE_MU) { + RTW_ERR("%s: Too much MU bfee entry(Limit:%d)\n", __FUNCTION__, MAX_NUM_BEAMFORMEE_MU); + continue; + } + + if (bfee->bApplySounding == _TRUE) { + bfee->bCandidateSoundingPeer = _TRUE; + bfee->SoundCnt = GetInitSoundCnt(bfee->sound_period, sounding->min_sounding_period); + sounding->mu_sounding_list[mu_idx] = i; + mu_idx++; + } + } else if (bfee->cap & (BEAMFORMEE_CAP_VHT_SU|BEAMFORMEE_CAP_HT_EXPLICIT)) { + /* SU BFee (HT/VHT) */ + if (su_idx >= MAX_NUM_BEAMFORMEE_SU) { + RTW_ERR("%s: Too much SU bfee entry(Limit:%d)\n", __FUNCTION__, MAX_NUM_BEAMFORMEE_SU); + continue; + } + + if (bfee->bDeleteSounding == _TRUE) { + sounding->su_sounding_list[su_idx] = i; + su_idx++; + } else if ((bfee->bApplySounding == _TRUE) + && (bfee->bSuspendSUCap == _FALSE)) { + bfee->bCandidateSoundingPeer = _TRUE; + bfee->SoundCnt = GetInitSoundCnt(bfee->sound_period, sounding->min_sounding_period); + sounding->su_sounding_list[su_idx] = i; + su_idx++; + } + } + } + + sounding->candidate_mu_bfee_cnt = mu_idx; + + if (su_idx + mu_idx == 0) { + ret = -1; + if (not_ready) + ret = -2; + } + + RTW_INFO("-%s: There are %d SU and %d MU BFees in this sounding period\n", __FUNCTION__, su_idx, mu_idx); + + return ret; +} + +static void _sounding_handler(PADAPTER adapter) +{ + struct beamforming_info *info; + struct sounding_info *sounding; + struct beamformee_entry *bfee; + u8 su_idx, i; + u32 timeout_period = 0; + u8 set_timer = _FALSE; + int ret = 0; + static u16 wait_cnt = 0; + + + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + RTW_DBG("+%s: state=%d\n", __FUNCTION__, sounding->state); + if ((sounding->state != SOUNDING_STATE_INIT) + && (sounding->state != SOUNDING_STATE_SU_SOUNDDOWN) + && (sounding->state != SOUNDING_STATE_MU_SOUNDDOWN) + && (sounding->state != SOUNDING_STATE_SOUNDING_TIMEOUT)) { + RTW_WARN("%s: Invalid State(%d) and return!\n", __FUNCTION__, sounding->state); + return; + } + + if (sounding->state == SOUNDING_STATE_INIT) { + RTW_INFO("%s: Sounding start\n", __FUNCTION__); + + /* Init Var */ + _sounding_reset_vars(adapter); + + /* Get the sounding list of this sounding period */ + ret = _sounding_get_list(adapter); + if (ret == -1) { + wait_cnt = 0; + sounding->state = SOUNDING_STATE_NONE; + RTW_ERR("%s: No BFees found, set to SOUNDING_STATE_NONE\n", __FUNCTION__); + info->sounding_running--; + return; + } + if (ret == -2) { + RTW_WARN("%s: Temporarily cann't find BFee to sounding\n", __FUNCTION__); + if (wait_cnt < 5) { + wait_cnt++; + } else { + wait_cnt = 0; + sounding->state = SOUNDING_STATE_NONE; + RTW_ERR("%s: Wait changing state timeout!! Set to SOUNDING_STATE_NONE\n", __FUNCTION__); + } + info->sounding_running--; + return; + } + if (ret != 0) { + wait_cnt = 0; + RTW_ERR("%s: Unkown state(%d)!\n", __FUNCTION__, ret); + info->sounding_running--; + return; + + } + + wait_cnt = 0; + + if (check_fwstate(&adapter->mlmepriv, WIFI_UNDER_SURVEY) == _TRUE) { + RTW_INFO("%s: Sounding abort! scanning APs...\n", __FUNCTION__); + info->sounding_running--; + return; + } + + rtw_ps_deny(adapter, PS_DENY_BEAMFORMING); + LeaveAllPowerSaveModeDirect(adapter); + } + + /* Get non-sound SU BFee index */ + for (i = 0; i < MAX_NUM_BEAMFORMEE_SU; i++) { + su_idx = sounding->su_sounding_list[i]; + if (su_idx >= MAX_BEAMFORMEE_ENTRY_NUM) + continue; + bfee = &info->bfee_entry[su_idx]; + if (_FALSE == bfee->sounding) + break; + } + if (i < MAX_NUM_BEAMFORMEE_SU) { + sounding->su_bfee_curidx = su_idx; + /* Set to sounding start state */ + sounding->state = SOUNDING_STATE_SU_START; + RTW_DBG("%s: Set to SOUNDING_STATE_SU_START\n", __FUNCTION__); + + bfee->sounding = _TRUE; + /* Reset sounding timeout flag for the new sounding */ + bfee->bSoundingTimeout = _FALSE; + + if (_TRUE == bfee->bDeleteSounding) { + u8 res = _FALSE; + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_END_PERIOD, &res, 1, 0); + return; + } + + /* Start SU sounding */ + if (bfee->cap & BEAMFORMEE_CAP_VHT_SU) + _send_vht_ndpa_packet(adapter, bfee->mac_addr, bfee->aid, bfee->sound_bw); + else if (bfee->cap & BEAMFORMEE_CAP_HT_EXPLICIT) + _send_ht_ndpa_packet(adapter, bfee->mac_addr, bfee->sound_bw); + + /* Set sounding timeout timer */ + _set_timer(&info->sounding_timeout_timer, SU_SOUNDING_TIMEOUT); + return; + } + + if (sounding->candidate_mu_bfee_cnt > 0) { + /* + * If there is no SU BFee then find MU BFee and perform MU sounding + * + * Need to check the MU starting condition. 2015.12.15. + */ + sounding->state = SOUNDING_STATE_MU_START; + RTW_DBG("%s: Set to SOUNDING_STATE_MU_START\n", __FUNCTION__); + + /* Update MU BFee info */ + for (i = 0; i < sounding->candidate_mu_bfee_cnt; i++) { + bfee = &info->bfee_entry[sounding->mu_sounding_list[i]]; + bfee->sounding = _TRUE; + } + + /* Send MU NDPA */ + bfee = &info->bfee_entry[sounding->mu_sounding_list[0]]; + _send_vht_mu_ndpa_packet(adapter, bfee->sound_bw); + + /* Send BF report poll if more than 1 MU STA */ + for (i = 1; i < sounding->candidate_mu_bfee_cnt; i++) { + bfee = &info->bfee_entry[sounding->mu_sounding_list[i]]; + + if (i == (sounding->candidate_mu_bfee_cnt - 1))/* The last STA*/ + _send_bf_report_poll(adapter, bfee->mac_addr, _TRUE); + else + _send_bf_report_poll(adapter, bfee->mac_addr, _FALSE); + } + + sounding->candidate_mu_bfee_cnt = 0; + + /* Set sounding timeout timer */ + _set_timer(&info->sounding_timeout_timer, MU_SOUNDING_TIMEOUT); + return; + } + + info->sounding_running--; + sounding->state = SOUNDING_STATE_INIT; + RTW_INFO("%s: Sounding finished!\n", __FUNCTION__); + rtw_ps_deny_cancel(adapter, PS_DENY_BEAMFORMING); +} + +static void _sounding_force_stop(PADAPTER adapter) +{ + struct beamforming_info *info; + struct sounding_info *sounding; + + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + if ((sounding->state == SOUNDING_STATE_SU_START) + || (sounding->state == SOUNDING_STATE_MU_START)) { + u8 res = _FALSE; + _cancel_timer_ex(&info->sounding_timeout_timer); + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_END_PERIOD, &res, 1, 1); + return; + } + + info->sounding_running--; + sounding->state = SOUNDING_STATE_INIT; + RTW_INFO("%s: Sounding finished!\n", __FUNCTION__); + rtw_ps_deny_cancel(adapter, PS_DENY_BEAMFORMING); +} + +static void _sounding_timer_handler(void *FunctionContext) +{ + PADAPTER adapter; + struct beamforming_info *info; + struct sounding_info *sounding; + static u8 delay = 0; + + + RTW_DBG("+%s\n", __FUNCTION__); + + adapter = (PADAPTER)FunctionContext; + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + if (SOUNDING_STATE_NONE == sounding->state) { + RTW_INFO("%s: Stop!\n", __FUNCTION__); + if (info->sounding_running) + RTW_WARN("%s: souding_running=%d when thread stop!\n", + __FUNCTION__, info->sounding_running); + return; + } + + _set_timer(&info->sounding_timer, sounding->min_sounding_period); + + if (!info->sounding_running) { + if (SOUNDING_STATE_INIT != sounding->state) { + RTW_WARN("%s: state(%d) != SOUNDING_STATE_INIT!!\n", __FUNCTION__, sounding->state); + sounding->state = SOUNDING_STATE_INIT; + } + delay = 0; + info->sounding_running++; + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_START_PERIOD, NULL, 0, 1); + } else { + if (delay != 0xFF) + delay++; + RTW_WARN("%s: souding is still processing...(state:%d, running:%d, delay:%d)\n", + __FUNCTION__, sounding->state, info->sounding_running, delay); + if (delay > 3) { + RTW_WARN("%s: Stop sounding!!\n", __FUNCTION__); + _sounding_force_stop(adapter); + } + } +} + +static void _sounding_timeout_timer_handler(void *FunctionContext) +{ + PADAPTER adapter; + struct beamforming_info *info; + struct sounding_info *sounding; + struct beamformee_entry *bfee; + + + RTW_WARN("+%s\n", __FUNCTION__); + + adapter = (PADAPTER)FunctionContext; + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + if (SOUNDING_STATE_SU_START == sounding->state) { + sounding->state = SOUNDING_STATE_SOUNDING_TIMEOUT; + RTW_ERR("%s: Set to SU SOUNDING_STATE_SOUNDING_TIMEOUT\n", __FUNCTION__); + /* SU BFee */ + bfee = &info->bfee_entry[sounding->su_bfee_curidx]; + bfee->bSoundingTimeout = _TRUE; + RTW_WARN("%s: The BFee entry[%d] is Sounding Timeout!\n", __FUNCTION__, sounding->su_bfee_curidx); + } else if (SOUNDING_STATE_MU_START == sounding->state) { + sounding->state = SOUNDING_STATE_SOUNDING_TIMEOUT; + RTW_ERR("%s: Set to MU SOUNDING_STATE_SOUNDING_TIMEOUT\n", __FUNCTION__); + } else { + RTW_WARN("%s: unexpected sounding state:0x%02x\n", __FUNCTION__, sounding->state); + return; + } + + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_START_PERIOD, NULL, 0, 1); +} + +static struct beamformer_entry *_bfer_get_free_entry(PADAPTER adapter) +{ + u8 i = 0; + struct beamforming_info *info; + struct beamformer_entry *bfer; + + + info = GET_BEAMFORM_INFO(adapter); + + for (i = 0; i < MAX_BEAMFORMER_ENTRY_NUM; i++) { + bfer = &info->bfer_entry[i]; + if (bfer->used == _FALSE) + return bfer; + } + + return NULL; +} + +static struct beamformer_entry *_bfer_get_entry_by_addr(PADAPTER adapter, u8 *ra) +{ + u8 i = 0; + struct beamforming_info *info; + struct beamformer_entry *bfer; + + + info = GET_BEAMFORM_INFO(adapter); + + for (i = 0; i < MAX_BEAMFORMER_ENTRY_NUM; i++) { + bfer = &info->bfer_entry[i]; + if (bfer->used == _FALSE) + continue; + if (_rtw_memcmp(ra, bfer->mac_addr, ETH_ALEN) == _TRUE) + return bfer; + } + + return NULL; +} + +static struct beamformer_entry *_bfer_add_entry(PADAPTER adapter, + struct sta_info *sta, u8 bf_cap, u8 sounding_dim, u8 comp_steering) +{ + struct mlme_priv *mlme; + struct beamforming_info *info; + struct beamformer_entry *bfer; + u8 *bssid; + u16 val16; + u8 i; + + + mlme = &adapter->mlmepriv; + info = GET_BEAMFORM_INFO(adapter); + + bfer = _bfer_get_entry_by_addr(adapter, sta->cmn.mac_addr); + if (!bfer) { + bfer = _bfer_get_free_entry(adapter); + if (!bfer) + return NULL; + } + + bfer->used = _TRUE; + _get_txvector_parameter(adapter, sta, &bfer->g_id, &bfer->p_aid); + _rtw_memcpy(bfer->mac_addr, sta->cmn.mac_addr, ETH_ALEN); + bfer->cap = bf_cap; + bfer->state = BEAMFORM_ENTRY_HW_STATE_ADD_INIT; + bfer->NumofSoundingDim = sounding_dim; + + if (TEST_FLAG(bf_cap, BEAMFORMER_CAP_VHT_MU)) { + info->beamformer_mu_cnt += 1; + bfer->aid = sta->cmn.aid; + } else if (TEST_FLAG(bf_cap, BEAMFORMER_CAP_VHT_SU|BEAMFORMER_CAP_HT_EXPLICIT)) { + info->beamformer_su_cnt += 1; + + /* Record HW idx info */ + for (i = 0; i < MAX_NUM_BEAMFORMER_SU; i++) { + if ((info->beamformer_su_reg_maping & BIT(i)) == 0) { + info->beamformer_su_reg_maping |= BIT(i); + bfer->su_reg_index = i; + break; + } + } + RTW_INFO("%s: Add BFer entry beamformer_su_reg_maping=%#x, su_reg_index=%d\n", + __FUNCTION__, info->beamformer_su_reg_maping, bfer->su_reg_index); + } + + return bfer; +} + +static void _bfer_remove_entry(PADAPTER adapter, struct beamformer_entry *entry) +{ + struct beamforming_info *info; + + + info = GET_BEAMFORM_INFO(adapter); + + entry->state = BEAMFORM_ENTRY_HW_STATE_DELETE_INIT; + + if (TEST_FLAG(entry->cap, BEAMFORMER_CAP_VHT_MU)) { + info->beamformer_mu_cnt -= 1; + _rtw_memset(entry->gid_valid, 0, 8); + _rtw_memset(entry->user_position, 0, 16); + } else if (TEST_FLAG(entry->cap, BEAMFORMER_CAP_VHT_SU|BEAMFORMER_CAP_HT_EXPLICIT)) { + info->beamformer_su_cnt -= 1; + } + + if (info->beamformer_mu_cnt == 0) + info->beamforming_cap &= ~BEAMFORMEE_CAP_VHT_MU; + if (info->beamformer_su_cnt == 0) + info->beamforming_cap &= ~(BEAMFORMEE_CAP_VHT_SU|BEAMFORMEE_CAP_HT_EXPLICIT); +} + +static u8 _bfer_set_entry_gid(PADAPTER adapter, u8 *addr, u8 *gid, u8 *position) +{ + struct beamformer_entry bfer; + + memset(&bfer, 0, sizeof(bfer)); + memcpy(bfer.mac_addr, addr, ETH_ALEN); + + /* Parsing Membership Status Array */ + memcpy(bfer.gid_valid, gid, 8); + + /* Parsing User Position Array */ + memcpy(bfer.user_position, position, 16); + + /* Config HW GID table */ + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_SET_GID_TABLE, (u8 *) &bfer, + sizeof(bfer), 1); + + return _SUCCESS; +} + +static struct beamformee_entry *_bfee_get_free_entry(PADAPTER adapter) +{ + u8 i = 0; + struct beamforming_info *info; + struct beamformee_entry *bfee; + + + info = GET_BEAMFORM_INFO(adapter); + + for (i = 0; i < MAX_BEAMFORMEE_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if (bfee->used == _FALSE) + return bfee; + } + + return NULL; +} + +static struct beamformee_entry *_bfee_get_entry_by_addr(PADAPTER adapter, u8 *ra) +{ + u8 i = 0; + struct beamforming_info *info; + struct beamformee_entry *bfee; + + + info = GET_BEAMFORM_INFO(adapter); + + for (i = 0; i < MAX_BEAMFORMEE_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if (bfee->used == _FALSE) + continue; + if (_rtw_memcmp(ra, bfee->mac_addr, ETH_ALEN) == _TRUE) + return bfee; + } + + return NULL; +} + +static u8 _bfee_get_first_su_entry_idx(PADAPTER adapter, struct beamformee_entry *ignore) +{ + struct beamforming_info *info; + struct beamformee_entry *bfee; + u8 i; + + + info = GET_BEAMFORM_INFO(adapter); + + for (i = 0; i < MAX_BEAMFORMEE_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if (ignore && (bfee == ignore)) + continue; + if (bfee->used == _FALSE) + continue; + if ((!TEST_FLAG(bfee->cap, BEAMFORMEE_CAP_VHT_MU)) + && TEST_FLAG(bfee->cap, BEAMFORMEE_CAP_VHT_SU|BEAMFORMEE_CAP_HT_EXPLICIT)) + return i; + } + + return 0xFF; +} + +/* + * Description: + * Get the first entry index of MU Beamformee. + * + * Return Value: + * Index of the first MU sta, or 0xFF for invalid index. + * + * 2015.05.25. Created by tynli. + * + */ +static u8 _bfee_get_first_mu_entry_idx(PADAPTER adapter, struct beamformee_entry *ignore) +{ + struct beamforming_info *info; + struct beamformee_entry *bfee; + u8 i; + + + info = GET_BEAMFORM_INFO(adapter); + + for (i = 0; i < MAX_BEAMFORMEE_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if (ignore && (bfee == ignore)) + continue; + if (bfee->used == _FALSE) + continue; + if (TEST_FLAG(bfee->cap, BEAMFORMEE_CAP_VHT_MU)) + return i; + } + + return 0xFF; +} + +static struct beamformee_entry *_bfee_add_entry(PADAPTER adapter, + struct sta_info *sta, u8 bf_cap, u8 sounding_dim, u8 comp_steering) +{ + struct mlme_priv *mlme; + struct beamforming_info *info; + struct beamformee_entry *bfee; + u8 *bssid; + u16 val16; + u8 i; + + + mlme = &adapter->mlmepriv; + info = GET_BEAMFORM_INFO(adapter); + + bfee = _bfee_get_entry_by_addr(adapter, sta->cmn.mac_addr); + if (!bfee) { + bfee = _bfee_get_free_entry(adapter); + if (!bfee) + return NULL; + } + + bfee->used = _TRUE; + bfee->aid = sta->cmn.aid; + bfee->mac_id = sta->cmn.mac_id; + bfee->sound_bw = sta->cmn.bw_mode; + + _get_txvector_parameter(adapter, sta, &bfee->g_id, &bfee->p_aid); + sta->cmn.bf_info.g_id = bfee->g_id; + sta->cmn.bf_info.p_aid = bfee->p_aid; + + _rtw_memcpy(bfee->mac_addr, sta->cmn.mac_addr, ETH_ALEN); + bfee->txbf = _FALSE; + bfee->sounding = _FALSE; + bfee->sound_period = 40; + _sounding_update_min_period(adapter, bfee->sound_period, _FALSE); + bfee->SoundCnt = GetInitSoundCnt(bfee->sound_period, info->sounding_info.min_sounding_period); + bfee->cap = bf_cap; + bfee->state = BEAMFORM_ENTRY_HW_STATE_ADD_INIT; + + bfee->bCandidateSoundingPeer = _FALSE; + bfee->bSoundingTimeout = _FALSE; + bfee->bDeleteSounding = _FALSE; + bfee->bApplySounding = _TRUE; + + bfee->tx_timestamp = 0; + bfee->tx_bytes = 0; + + bfee->LogStatusFailCnt = 0; + bfee->NumofSoundingDim = sounding_dim; + bfee->comp_steering_num_of_bfer = comp_steering; + bfee->bSuspendSUCap = _FALSE; + + if (TEST_FLAG(bf_cap, BEAMFORMEE_CAP_VHT_MU)) { + info->beamformee_mu_cnt += 1; + info->first_mu_bfee_index = _bfee_get_first_mu_entry_idx(adapter, NULL); + + if (_TRUE == info->bEnableSUTxBFWorkAround) { + /* When the first MU BFee added, discard SU BFee bfee's capability */ + if ((info->beamformee_mu_cnt == 1) && (info->beamformee_su_cnt > 0)) { + if (info->TargetSUBFee) { + info->TargetSUBFee->bSuspendSUCap = _TRUE; + info->TargetSUBFee->bDeleteSounding = _TRUE; + } else { + RTW_ERR("%s: UNEXPECTED!! info->TargetSUBFee is NULL!", __FUNCTION__); + } + info->TargetSUBFee = NULL; + _rtw_memset(&info->TargetCSIInfo, 0, sizeof(struct _RT_CSI_INFO)); + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_SET_CSI_REPORT, (u8*)&info->TargetCSIInfo, sizeof(struct _RT_CSI_INFO), 0); + } + } + + /* Record HW idx info */ + for (i = 0; i < MAX_NUM_BEAMFORMEE_MU; i++) { + if ((info->beamformee_mu_reg_maping & BIT(i)) == 0) { + info->beamformee_mu_reg_maping |= BIT(i); + bfee->mu_reg_index = i; + break; + } + } + RTW_INFO("%s: Add BFee entry beamformee_mu_reg_maping=%#x, mu_reg_index=%d\n", + __FUNCTION__, info->beamformee_mu_reg_maping, bfee->mu_reg_index); + + } else if (TEST_FLAG(bf_cap, BEAMFORMEE_CAP_VHT_SU|BEAMFORMEE_CAP_HT_EXPLICIT)) { + info->beamformee_su_cnt += 1; + + if (_TRUE == info->bEnableSUTxBFWorkAround) { + /* Record the first SU BFee index. We only allow the first SU BFee to be sound */ + if ((info->beamformee_su_cnt == 1) && (info->beamformee_mu_cnt == 0)) { + info->TargetSUBFee = bfee; + _rtw_memset(&info->TargetCSIInfo, 0, sizeof(struct _RT_CSI_INFO)); + bfee->bSuspendSUCap = _FALSE; + } else { + bfee->bSuspendSUCap = _TRUE; + } + } + + /* Record HW idx info */ + for (i = 0; i < MAX_NUM_BEAMFORMEE_SU; i++) { + if ((info->beamformee_su_reg_maping & BIT(i)) == 0) { + info->beamformee_su_reg_maping |= BIT(i); + bfee->su_reg_index = i; + break; + } + } + RTW_INFO("%s: Add BFee entry beamformee_su_reg_maping=%#x, su_reg_index=%d\n", + __FUNCTION__, info->beamformee_su_reg_maping, bfee->su_reg_index); + } + + return bfee; +} + +static void _bfee_remove_entry(PADAPTER adapter, struct beamformee_entry *entry) +{ + struct beamforming_info *info; + u8 idx; + + + info = GET_BEAMFORM_INFO(adapter); + + entry->state = BEAMFORM_ENTRY_HW_STATE_DELETE_INIT; + + if (TEST_FLAG(entry->cap, BEAMFORMEE_CAP_VHT_MU)) { + info->beamformee_mu_cnt -= 1; + info->first_mu_bfee_index = _bfee_get_first_mu_entry_idx(adapter, entry); + + if (_TRUE == info->bEnableSUTxBFWorkAround) { + if ((info->beamformee_mu_cnt == 0) && (info->beamformee_su_cnt > 0)) { + idx = _bfee_get_first_su_entry_idx(adapter, NULL); + info->TargetSUBFee = &info->bfee_entry[idx]; + _rtw_memset(&info->TargetCSIInfo, 0, sizeof(struct _RT_CSI_INFO)); + info->TargetSUBFee->bSuspendSUCap = _FALSE; + } + } + } else if (TEST_FLAG(entry->cap, BEAMFORMEE_CAP_VHT_SU|BEAMFORMEE_CAP_HT_EXPLICIT)) { + info->beamformee_su_cnt -= 1; + + /* When the target SU BFee leaves, disable workaround */ + if ((_TRUE == info->bEnableSUTxBFWorkAround) + && (entry == info->TargetSUBFee)) { + entry->bSuspendSUCap = _TRUE; + info->TargetSUBFee = NULL; + _rtw_memset(&info->TargetCSIInfo, 0, sizeof(struct _RT_CSI_INFO)); + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_SET_CSI_REPORT, (u8*)&info->TargetCSIInfo, sizeof(struct _RT_CSI_INFO), 0); + } + } + + if (info->beamformee_mu_cnt == 0) + info->beamforming_cap &= ~BEAMFORMER_CAP_VHT_MU; + if (info->beamformee_su_cnt == 0) + info->beamforming_cap &= ~(BEAMFORMER_CAP_VHT_SU|BEAMFORMER_CAP_HT_EXPLICIT); + + _sounding_update_min_period(adapter, 0, _TRUE); +} + +static enum beamforming_cap _bfee_get_entry_cap_by_macid(PADAPTER adapter, u8 macid) +{ + struct beamforming_info *info; + struct beamformee_entry *bfee; + u8 i; + + + info = GET_BEAMFORM_INFO(adapter); + + for (i = 0; i < MAX_BEAMFORMER_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if (bfee->used == _FALSE) + continue; + if (bfee->mac_id == macid) + return bfee->cap; + } + + return BEAMFORMING_CAP_NONE; +} + +static void _beamforming_enter(PADAPTER adapter, void *p) +{ + struct mlme_priv *mlme; + struct ht_priv *htpriv; +#ifdef CONFIG_80211AC_VHT + struct vht_priv *vhtpriv; +#endif + struct mlme_ext_priv *mlme_ext; + struct sta_info *sta, *sta_copy; + struct beamforming_info *info; + struct beamformer_entry *bfer = NULL; + struct beamformee_entry *bfee = NULL; + u8 wireless_mode; + u8 sta_bf_cap; + u8 sounding_dim = 0; /* number of sounding dimensions */ + u8 comp_steering_num = 0; /* compressed steering number */ + + + mlme = &adapter->mlmepriv; + htpriv = &mlme->htpriv; +#ifdef CONFIG_80211AC_VHT + vhtpriv = &mlme->vhtpriv; +#endif + mlme_ext = &adapter->mlmeextpriv; + info = GET_BEAMFORM_INFO(adapter); + + sta_copy = (struct sta_info *)p; + sta = rtw_get_stainfo(&adapter->stapriv, sta_copy->cmn.mac_addr); + if (!sta) { + RTW_ERR("%s: Cann't find STA info for " MAC_FMT "\n", + __FUNCTION__, MAC_ARG(sta_copy->cmn.mac_addr)); + return; + } + + RTW_INFO("%s: find STA info for " MAC_FMT "\n", + __FUNCTION__, MAC_ARG(sta_copy->cmn.mac_addr)); + + if (sta != sta_copy) { + RTW_WARN("%s: Origin sta(fake)=%p realsta=%p for " MAC_FMT "\n", + __FUNCTION__, sta_copy, sta, MAC_ARG(sta_copy->cmn.mac_addr)); + } + + /* The current setting does not support Beaforming */ + wireless_mode = sta->wireless_mode; + if ((is_supported_ht(wireless_mode) == _FALSE) + && (is_supported_vht(wireless_mode) == _FALSE)) { + RTW_WARN("%s: Not support HT or VHT mode\n", __FUNCTION__); + return; + } + + if ((0 == htpriv->beamform_cap) +#ifdef CONFIG_80211AC_VHT + && (0 == vhtpriv->beamform_cap) +#endif + ) { + RTW_INFO("The configuration disabled Beamforming! Skip...\n"); + return; + } + + _get_sta_beamform_cap(adapter, sta, + &sta_bf_cap, &sounding_dim, &comp_steering_num); + RTW_INFO("STA Beamforming Capability=0x%02X\n", sta_bf_cap); + if (sta_bf_cap == BEAMFORMING_CAP_NONE) + return; + if ((sta_bf_cap & BEAMFORMEE_CAP_HT_EXPLICIT) + || (sta_bf_cap & BEAMFORMEE_CAP_VHT_SU) + || (sta_bf_cap & BEAMFORMEE_CAP_VHT_MU)) + sta_bf_cap |= BEAMFORMEE_CAP; + if ((sta_bf_cap & BEAMFORMER_CAP_HT_EXPLICIT) + || (sta_bf_cap & BEAMFORMER_CAP_VHT_SU) + || (sta_bf_cap & BEAMFORMER_CAP_VHT_MU)) + sta_bf_cap |= BEAMFORMER_CAP; + + if (sta_bf_cap & BEAMFORMER_CAP) { + /* The other side is beamformer */ + bfer = _bfer_add_entry(adapter, sta, sta_bf_cap, sounding_dim, comp_steering_num); + if (!bfer) + RTW_ERR("%s: Fail to allocate bfer entry!\n", __FUNCTION__); + } + if (sta_bf_cap & BEAMFORMEE_CAP) { + /* The other side is beamformee */ + bfee = _bfee_add_entry(adapter, sta, sta_bf_cap, sounding_dim, comp_steering_num); + if (!bfee) + RTW_ERR("%s: Fail to allocate bfee entry!\n", __FUNCTION__); + } + if (!bfer && !bfee) + return; + + rtw_hal_set_hwreg(adapter, HW_VAR_SOUNDING_ENTER, (u8*)sta); + + /* Perform sounding if there is BFee */ + if ((info->beamformee_su_cnt != 0) + || (info->beamformee_mu_cnt != 0)) { + if (SOUNDING_STATE_NONE == info->sounding_info.state) { + info->sounding_info.state = SOUNDING_STATE_INIT; + /* Start sounding after 2 sec */ + _set_timer(&info->sounding_timer, 2000); + } + } +} + +static void _beamforming_reset(PADAPTER adapter) +{ + RTW_ERR("%s: Not ready!!\n", __FUNCTION__); +} + +static void _beamforming_leave(PADAPTER adapter, u8 *ra) +{ + struct beamforming_info *info; + struct beamformer_entry *bfer = NULL; + struct beamformee_entry *bfee = NULL; + u8 bHwStateAddInit = _FALSE; + + + RTW_INFO("+%s\n", __FUNCTION__); + + info = GET_BEAMFORM_INFO(adapter); + bfer = _bfer_get_entry_by_addr(adapter, ra); + bfee = _bfee_get_entry_by_addr(adapter, ra); + + if (!bfer && !bfee) { + RTW_WARN("%s: " MAC_FMT " is neither beamforming ee or er!!\n", + __FUNCTION__, MAC_ARG(ra)); + return; + } + + if (bfer) + _bfer_remove_entry(adapter, bfer); + + if (bfee) + _bfee_remove_entry(adapter, bfee); + + rtw_hal_set_hwreg(adapter, HW_VAR_SOUNDING_LEAVE, ra); + + /* Stop sounding if there is no any BFee */ + if ((info->beamformee_su_cnt == 0) + && (info->beamformee_mu_cnt == 0)) { + _cancel_timer_ex(&info->sounding_timer); + _sounding_init(&info->sounding_info); + } + + RTW_INFO("-%s\n", __FUNCTION__); +} + +static void _beamforming_sounding_down(PADAPTER adapter, u8 status) +{ + struct beamforming_info *info; + struct sounding_info *sounding; + struct beamformee_entry *bfee; + + + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + RTW_INFO("+%s: sounding=%d, status=0x%02x\n", __FUNCTION__, sounding->state, status); + + if (sounding->state == SOUNDING_STATE_MU_START) { + RTW_INFO("%s: MU sounding done\n", __FUNCTION__); + sounding->state = SOUNDING_STATE_MU_SOUNDDOWN; + RTW_INFO("%s: Set to SOUNDING_STATE_MU_SOUNDDOWN\n", __FUNCTION__); + info->SetHalSoundownOnDemandCnt++; + rtw_hal_set_hwreg(adapter, HW_VAR_SOUNDING_STATUS, &status); + } else if (sounding->state == SOUNDING_STATE_SU_START) { + RTW_INFO("%s: SU entry[%d] sounding down\n", __FUNCTION__, sounding->su_bfee_curidx); + bfee = &info->bfee_entry[sounding->su_bfee_curidx]; + sounding->state = SOUNDING_STATE_SU_SOUNDDOWN; + RTW_INFO("%s: Set to SOUNDING_STATE_SU_SOUNDDOWN\n", __FUNCTION__); + + /* + * + * bfee->bSoundingTimeout this flag still cannot avoid + * old sound down event happens in the new sounding period. + * 2015.12.10 + */ + if (_TRUE == bfee->bSoundingTimeout) { + RTW_WARN("%s: The entry[%d] is bSoundingTimeout!\n", __FUNCTION__, sounding->su_bfee_curidx); + bfee->bSoundingTimeout = _FALSE; + return; + } + + if (_TRUE == status) { + /* success */ + bfee->LogStatusFailCnt = 0; + info->SetHalSoundownOnDemandCnt++; + rtw_hal_set_hwreg(adapter, HW_VAR_SOUNDING_STATUS, &status); + } else if (_TRUE == bfee->bDeleteSounding) { + RTW_WARN("%s: Delete entry[%d] sounding info!\n", __FUNCTION__, sounding->su_bfee_curidx); + rtw_hal_set_hwreg(adapter, HW_VAR_SOUNDING_STATUS, &status); + bfee->bDeleteSounding = _FALSE; + } else { + bfee->LogStatusFailCnt++; + RTW_WARN("%s: LogStatusFailCnt=%d\n", __FUNCTION__, bfee->LogStatusFailCnt); + if (bfee->LogStatusFailCnt > 30) { + RTW_ERR("%s: LogStatusFailCnt > 30, Stop SOUNDING!!\n", __FUNCTION__); + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_LEAVE, bfee->mac_addr, ETH_ALEN, 1); + } + } + } else { + RTW_WARN("%s: unexpected sounding state:0x%02x\n", __FUNCTION__, sounding->state); + return; + } + + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_START_PERIOD, NULL, 0, 0); +} + +static void _c2h_snd_txbf(PADAPTER adapter, u8 *buf, u8 buf_len) +{ + struct beamforming_info *info; + u8 res; + + info = GET_BEAMFORM_INFO(adapter); + + _cancel_timer_ex(&info->sounding_timeout_timer); + + res = C2H_SND_TXBF_GET_SND_RESULT(buf) ? _TRUE : _FALSE; + RTW_INFO("+%s: %s\n", __FUNCTION__, res==_TRUE?"Success":"Fail!"); + + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_END_PERIOD, &res, 1, 1); +} + +/* + * Description: + * This function is for phydm only + */ +enum beamforming_cap rtw_bf_bfee_get_entry_cap_by_macid(void *mlme, u8 macid) +{ + PADAPTER adapter; + enum beamforming_cap cap = BEAMFORMING_CAP_NONE; + + + adapter = mlme_to_adapter((struct mlme_priv *)mlme); + cap = _bfee_get_entry_cap_by_macid(adapter, macid); + + return cap; +} + +struct beamformer_entry *rtw_bf_bfer_get_entry_by_addr(PADAPTER adapter, u8 *ra) +{ + return _bfer_get_entry_by_addr(adapter, ra); +} + +struct beamformee_entry *rtw_bf_bfee_get_entry_by_addr(PADAPTER adapter, u8 *ra) +{ + return _bfee_get_entry_by_addr(adapter, ra); +} + +void rtw_bf_get_ndpa_packet(PADAPTER adapter, union recv_frame *precv_frame) +{ + RTW_DBG("+%s\n", __FUNCTION__); +} + +u32 rtw_bf_get_report_packet(PADAPTER adapter, union recv_frame *precv_frame) +{ + u32 ret = _SUCCESS; + struct beamforming_info *info; + struct beamformee_entry *bfee = NULL; + u8 *pframe; + u32 frame_len; + u8 *ta; + u8 *frame_body; + u8 category, action; + u8 *pMIMOCtrlField, *pCSIMatrix; + u8 Nc = 0, Nr = 0, CH_W = 0, Ng = 0, CodeBook = 0; + u16 CSIMatrixLen = 0; + + + RTW_INFO("+%s\n", __FUNCTION__); + + info = GET_BEAMFORM_INFO(adapter); + pframe = precv_frame->u.hdr.rx_data; + frame_len = precv_frame->u.hdr.len; + + /* Memory comparison to see if CSI report is the same with previous one */ + ta = get_addr2_ptr(pframe); + bfee = _bfee_get_entry_by_addr(adapter, ta); + if (!bfee) + return _FAIL; + + frame_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + category = frame_body[0]; + action = frame_body[1]; + + if ((category == RTW_WLAN_CATEGORY_VHT) + && (action == RTW_WLAN_ACTION_VHT_COMPRESSED_BEAMFORMING)) { + pMIMOCtrlField = pframe + 26; + Nc = (*pMIMOCtrlField) & 0x7; + Nr = ((*pMIMOCtrlField) & 0x38) >> 3; + CH_W = (((*pMIMOCtrlField) & 0xC0) >> 6); + Ng = (*(pMIMOCtrlField+1)) & 0x3; + CodeBook = ((*(pMIMOCtrlField+1)) & 0x4) >> 2; + /* + * 24+(1+1+3)+2 + * ==> MAC header+(Category+ActionCode+MIMOControlField)+SNR(Nc=2) + */ + pCSIMatrix = pMIMOCtrlField + 3 + Nc; + CSIMatrixLen = frame_len - 26 - 3 - Nc; + info->TargetCSIInfo.bVHT = _TRUE; + } else if ((category == RTW_WLAN_CATEGORY_HT) + && (action == RTW_WLAN_ACTION_HT_COMPRESS_BEAMFORMING)) { + pMIMOCtrlField = pframe + 26; + Nc = (*pMIMOCtrlField) & 0x3; + Nr = ((*pMIMOCtrlField) & 0xC) >> 2; + CH_W = ((*pMIMOCtrlField) & 0x10) >> 4; + Ng = ((*pMIMOCtrlField) & 0x60) >> 5; + CodeBook = ((*(pMIMOCtrlField+1)) & 0x6) >> 1; + /* + * 24+(1+1+6)+2 + * ==> MAC header+(Category+ActionCode+MIMOControlField)+SNR(Nc=2) + */ + pCSIMatrix = pMIMOCtrlField + 6 + Nr; + CSIMatrixLen = frame_len - 26 - 6 - Nr; + info->TargetCSIInfo.bVHT = _FALSE; + } + + /* Update current CSI report info */ + if ((_TRUE == info->bEnableSUTxBFWorkAround) + && (info->TargetSUBFee == bfee)) { + if ((info->TargetCSIInfo.Nc != Nc) || (info->TargetCSIInfo.Nr != Nr) || + (info->TargetCSIInfo.ChnlWidth != CH_W) || (info->TargetCSIInfo.Ng != Ng) || + (info->TargetCSIInfo.CodeBook != CodeBook)) { + info->TargetCSIInfo.Nc = Nc; + info->TargetCSIInfo.Nr = Nr; + info->TargetCSIInfo.ChnlWidth = CH_W; + info->TargetCSIInfo.Ng = Ng; + info->TargetCSIInfo.CodeBook = CodeBook; + + rtw_bf_cmd(adapter, BEAMFORMING_CTRL_SET_CSI_REPORT, (u8*)&info->TargetCSIInfo, sizeof(struct _RT_CSI_INFO), 1); + } + } + + RTW_INFO("%s: pkt type=%d-%d, Nc=%d, Nr=%d, CH_W=%d, Ng=%d, CodeBook=%d\n", + __FUNCTION__, category, action, Nc, Nr, CH_W, Ng, CodeBook); + + return ret; +} + +u8 rtw_bf_send_vht_gid_mgnt_packet(PADAPTER adapter, u8 *ra, u8 *gid, u8 *position) +{ + /* General */ + struct xmit_priv *xmitpriv; + struct mlme_priv *mlmepriv; + struct xmit_frame *pmgntframe; + /* MISC */ + struct pkt_attrib *attrib; + struct rtw_ieee80211_hdr *wlanhdr; + u8 *pframe, *ptr; + + + xmitpriv = &adapter->xmitpriv; + mlmepriv = &adapter->mlmepriv; + + pmgntframe = alloc_mgtxmitframe(xmitpriv); + if (!pmgntframe) + return _FALSE; + + /* update attribute */ + attrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, attrib); + attrib->rate = MGN_6M; + attrib->bwmode = CHANNEL_WIDTH_20; + attrib->subtype = WIFI_ACTION; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)pmgntframe->buf_addr + TXDESC_OFFSET; + wlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + wlanhdr->frame_ctl = 0; + set_frame_sub_type(pframe, attrib->subtype); + set_duration(pframe, 0); + SetFragNum(pframe, 0); + SetSeqNum(pframe, 0); + + _rtw_memcpy(wlanhdr->addr1, ra, ETH_ALEN); + _rtw_memcpy(wlanhdr->addr2, adapter_mac_addr(adapter), ETH_ALEN); + _rtw_memcpy(wlanhdr->addr3, get_bssid(mlmepriv), ETH_ALEN); + + pframe[24] = RTW_WLAN_CATEGORY_VHT; + pframe[25] = RTW_WLAN_ACTION_VHT_GROUPID_MANAGEMENT; + /* Set Membership Status Array */ + ptr = pframe + 26; + _rtw_memcpy(ptr, gid, 8); + /* Set User Position Array */ + ptr = pframe + 34; + _rtw_memcpy(ptr, position, 16); + + attrib->pktlen = 54; + attrib->last_txcmdsz = attrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + + return _TRUE; +} + +/* + * Description: + * On VHT GID management frame by an MU beamformee. + */ +void rtw_bf_get_vht_gid_mgnt_packet(PADAPTER adapter, union recv_frame *precv_frame) +{ + u8 *pframe; + u8 *ta, *gid, *position; + + + RTW_DBG("+%s\n", __FUNCTION__); + + pframe = precv_frame->u.hdr.rx_data; + + /* Get address by Addr2 */ + ta = get_addr2_ptr(pframe); + /* Remove signaling TA */ + ta[0] &= 0xFE; + + /* Membership Status Array */ + gid = pframe + 26; + /* User Position Array */ + position= pframe + 34; + + _bfer_set_entry_gid(adapter, ta, gid, position); +} + +void rtw_bf_init(PADAPTER adapter) +{ + struct beamforming_info *info; + + + info = GET_BEAMFORM_INFO(adapter); + info->beamforming_cap = BEAMFORMING_CAP_NONE; + info->beamforming_state = BEAMFORMING_STATE_IDLE; +/* + info->bfee_entry[MAX_BEAMFORMEE_ENTRY_NUM]; + info->bfer_entry[MAX_BEAMFORMER_ENTRY_NUM]; +*/ + info->sounding_sequence = 0; + info->beamformee_su_cnt = 0; + info->beamformer_su_cnt = 0; + info->beamformee_su_reg_maping = 0; + info->beamformer_su_reg_maping = 0; + info->beamformee_mu_cnt = 0; + info->beamformer_mu_cnt = 0; + info->beamformee_mu_reg_maping = 0; + info->first_mu_bfee_index = 0xFF; + info->mu_bfer_curidx = 0xFF; + info->cur_csi_rpt_rate = HALMAC_OFDM24; + + _sounding_init(&info->sounding_info); + rtw_init_timer(&info->sounding_timer, adapter, _sounding_timer_handler, adapter); + rtw_init_timer(&info->sounding_timeout_timer, adapter, _sounding_timeout_timer_handler, adapter); + + info->SetHalBFEnterOnDemandCnt = 0; + info->SetHalBFLeaveOnDemandCnt = 0; + info->SetHalSoundownOnDemandCnt = 0; + + info->bEnableSUTxBFWorkAround = _TRUE; + info->TargetSUBFee = NULL; + + info->sounding_running = 0; +} + +void rtw_bf_cmd_hdl(PADAPTER adapter, u8 type, u8 *pbuf) +{ + switch (type) { + case BEAMFORMING_CTRL_ENTER: + _beamforming_enter(adapter, pbuf); + break; + + case BEAMFORMING_CTRL_LEAVE: + if (pbuf == NULL) + _beamforming_reset(adapter); + else + _beamforming_leave(adapter, pbuf); + break; + + case BEAMFORMING_CTRL_START_PERIOD: + _sounding_handler(adapter); + break; + + case BEAMFORMING_CTRL_END_PERIOD: + _beamforming_sounding_down(adapter, *pbuf); + break; + + case BEAMFORMING_CTRL_SET_GID_TABLE: + rtw_hal_set_hwreg(adapter, HW_VAR_SOUNDING_SET_GID_TABLE, pbuf); + break; + + case BEAMFORMING_CTRL_SET_CSI_REPORT: + rtw_hal_set_hwreg(adapter, HW_VAR_SOUNDING_CSI_REPORT, pbuf); + break; + + default: + break; + } +} + +u8 rtw_bf_cmd(PADAPTER adapter, s32 type, u8 *pbuf, s32 size, u8 enqueue) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 *wk_buf; + u8 res = _SUCCESS; + + + if (!enqueue) { + rtw_bf_cmd_hdl(adapter, type, pbuf); + goto exit; + } + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + if (pbuf != NULL) { + wk_buf = rtw_zmalloc(size); + if (wk_buf == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + _rtw_memcpy(wk_buf, pbuf, size); + } else { + wk_buf = NULL; + size = 0; + } + + pdrvextra_cmd_parm->ec_id = BEAMFORMING_WK_CID; + pdrvextra_cmd_parm->type = type; + pdrvextra_cmd_parm->size = size; + pdrvextra_cmd_parm->pbuf = wk_buf; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + return res; +} + +void rtw_bf_update_attrib(PADAPTER adapter, struct pkt_attrib *attrib, struct sta_info *sta) +{ + if (sta) { + attrib->txbf_g_id = sta->cmn.bf_info.g_id; + attrib->txbf_p_aid = sta->cmn.bf_info.p_aid; + } +} + +void rtw_bf_c2h_handler(PADAPTER adapter, u8 id, u8 *buf, u8 buf_len) +{ + switch (id) { + case CMD_ID_C2H_SND_TXBF: + _c2h_snd_txbf(adapter, buf, buf_len); + break; + } +} + +#define toMbps(bytes, secs) (rtw_division64(bytes >> 17, secs)) +void rtw_bf_update_traffic(PADAPTER adapter) +{ + struct beamforming_info *info; + struct sounding_info *sounding; + struct beamformee_entry *bfee; + struct sta_info *sta; + u8 bfee_cnt, sounding_idx, i; + u16 tp[MAX_BEAMFORMEE_ENTRY_NUM] = {0}; + u8 tx_rate[MAX_BEAMFORMEE_ENTRY_NUM] = {0}; + u64 tx_bytes, last_bytes; + u32 time; + systime last_timestamp; + u8 set_timer = _FALSE; + + + info = GET_BEAMFORM_INFO(adapter); + sounding = &info->sounding_info; + + /* Check any bfee exist? */ + bfee_cnt = info->beamformee_su_cnt + info->beamformee_mu_cnt; + if (bfee_cnt == 0) + return; + + for (i = 0; i < MAX_BEAMFORMEE_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if (_FALSE == bfee->used) + continue; + + sta = rtw_get_stainfo(&adapter->stapriv, bfee->mac_addr); + if (!sta) { + RTW_ERR("%s: Cann't find sta_info for " MAC_FMT "!\n", __FUNCTION__, MAC_ARG(bfee->mac_addr)); + continue; + } + + last_timestamp = bfee->tx_timestamp; + last_bytes = bfee->tx_bytes; + bfee->tx_timestamp = rtw_get_current_time(); + bfee->tx_bytes = sta->sta_stats.tx_bytes; + if (last_timestamp) { + if (bfee->tx_bytes >= last_bytes) + tx_bytes = bfee->tx_bytes - last_bytes; + else + tx_bytes = bfee->tx_bytes + (~last_bytes); + time = rtw_get_time_interval_ms(last_timestamp, bfee->tx_timestamp); + time = (time > 1000) ? time/1000 : 1; + tp[i] = toMbps(tx_bytes, time); + tx_rate[i] = rtw_get_current_tx_rate(adapter, sta); + RTW_INFO("%s: BFee idx(%d), MadId(%d), TxTP=%lld bytes (%d Mbps), txrate=%d\n", + __FUNCTION__, i, bfee->mac_id, tx_bytes, tp[i], tx_rate[i]); + } + } + + sounding_idx = phydm_get_beamforming_sounding_info(GET_PDM_ODM(adapter), tp, MAX_BEAMFORMEE_ENTRY_NUM, tx_rate); + + for (i = 0; i < MAX_BEAMFORMEE_ENTRY_NUM; i++) { + bfee = &info->bfee_entry[i]; + if (_FALSE == bfee->used) { + if (sounding_idx & BIT(i)) + RTW_WARN("%s: bfee(%d) not in used but need sounding?!\n", __FUNCTION__, i); + continue; + } + + if (sounding_idx & BIT(i)) { + if (_FALSE == bfee->bApplySounding) { + bfee->bApplySounding = _TRUE; + bfee->SoundCnt = 0; + set_timer = _TRUE; + } + } else { + if (_TRUE == bfee->bApplySounding) { + bfee->bApplySounding = _FALSE; + bfee->bDeleteSounding = _TRUE; + bfee->SoundCnt = 0; + set_timer = _TRUE; + } + } + } + + if (_TRUE == set_timer) { + if (SOUNDING_STATE_NONE == info->sounding_info.state) { + info->sounding_info.state = SOUNDING_STATE_INIT; + _set_timer(&info->sounding_timer, 0); + } + } +} + +#else /* !RTW_BEAMFORMING_VERSION_2 */ + +/*PHYDM_BF - (BEAMFORMING_SUPPORT == 1)*/ +u32 rtw_beamforming_get_report_frame(PADAPTER Adapter, union recv_frame *precv_frame) +{ + u32 ret = _SUCCESS; + + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(Adapter); + struct dm_struct *pDM_Odm = &(pHalData->odmpriv); + + ret = beamforming_get_report_frame(pDM_Odm, precv_frame); + return ret; +} + +void rtw_beamforming_get_ndpa_frame(PADAPTER Adapter, union recv_frame *precv_frame) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(Adapter); + struct dm_struct *pDM_Odm = &(pHalData->odmpriv); + + beamforming_get_ndpa_frame(pDM_Odm, precv_frame); +} + +void beamforming_wk_hdl(_adapter *padapter, u8 type, u8 *pbuf) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &(pHalData->odmpriv); + + /*(BEAMFORMING_SUPPORT == 1)- for PHYDM beamfoming*/ + switch (type) { + case BEAMFORMING_CTRL_ENTER: { + struct sta_info *psta = (void *)pbuf; + u16 staIdx = psta->cmn.mac_id; + + beamforming_enter(pDM_Odm, staIdx, adapter_mac_addr(psta->padapter)); + break; + } + case BEAMFORMING_CTRL_LEAVE: + beamforming_leave(pDM_Odm, pbuf); + break; + default: + break; + + } +} + +u8 beamforming_wk_cmd(_adapter *padapter, s32 type, u8 *pbuf, s32 size, u8 enqueue) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 res = _SUCCESS; + + /*20170214 ad_hoc mode and mp_mode not support BF*/ + if ((padapter->registrypriv.mp_mode == 1) + || (pmlmeinfo->state == WIFI_FW_ADHOC_STATE)) + return res; + + if (enqueue) { + u8 *wk_buf; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + if (pbuf != NULL) { + wk_buf = rtw_zmalloc(size); + if (wk_buf == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + _rtw_memcpy(wk_buf, pbuf, size); + } else { + wk_buf = NULL; + size = 0; + } + + pdrvextra_cmd_parm->ec_id = BEAMFORMING_WK_CID; + pdrvextra_cmd_parm->type = type; + pdrvextra_cmd_parm->size = size; + pdrvextra_cmd_parm->pbuf = wk_buf; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + } else + beamforming_wk_hdl(padapter, type, pbuf); + +exit: + + + return res; +} + +void update_attrib_txbf_info(_adapter *padapter, struct pkt_attrib *pattrib, struct sta_info *psta) +{ + if (psta) { + pattrib->txbf_g_id = psta->cmn.bf_info.g_id; + pattrib->txbf_p_aid = psta->cmn.bf_info.p_aid; + } +} +#endif /* !RTW_BEAMFORMING_VERSION_2 */ + +#endif /* CONFIG_BEAMFORMING */ diff --git a/core/rtw_br_ext.c b/core/rtw_br_ext.c new file mode 100644 index 0000000..1ccbd88 --- /dev/null +++ b/core/rtw_br_ext.c @@ -0,0 +1,1364 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_BR_EXT_C_ + +#ifdef __KERNEL__ + #include + #include +// #if (LINUX_VERSION_CODE <= KERNEL_VERSION(5, 14, 0)) +// #include +// #endif + #include + #include + #include +#endif + +#if 1 /* rtw_wifi_driver */ + #include +#else /* rtw_wifi_driver */ + #include "./8192cd_cfg.h" + + #ifndef __KERNEL__ + #include "./sys-support.h" + #endif + + #include "./8192cd.h" + #include "./8192cd_headers.h" + #include "./8192cd_br_ext.h" + #include "./8192cd_debug.h" +#endif /* rtw_wifi_driver */ + +#ifdef CL_IPV6_PASS + #ifdef __KERNEL__ + #include + #include + #include + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) + #include + #else + #include + #endif + #endif +#endif + +#ifdef CONFIG_BR_EXT + +/* #define BR_EXT_DEBUG */ + +#define NAT25_IPV4 01 +#define NAT25_IPV6 02 +#define NAT25_IPX 03 +#define NAT25_APPLE 04 +#define NAT25_PPPOE 05 + +#define RTL_RELAY_TAG_LEN (ETH_ALEN) +#define TAG_HDR_LEN 4 + +#define MAGIC_CODE 0x8186 +#define MAGIC_CODE_LEN 2 +#define WAIT_TIME_PPPOE 5 /* waiting time for pppoe server in sec */ + +/*----------------------------------------------------------------- + How database records network address: + 0 1 2 3 4 5 6 7 8 9 10 + |----|----|----|----|----|----|----|----|----|----|----| + IPv4 |type| | IP addr | + IPX |type| Net addr | Node addr | + IPX |type| Net addr |Sckt addr| + Apple |type| Network |node| + PPPoE |type| SID | AC MAC | +-----------------------------------------------------------------*/ + + +/* Find a tag in pppoe frame and return the pointer */ +static unsigned char *__nat25_find_pppoe_tag(struct pppoe_hdr *ph, unsigned short type) +{ + unsigned char *cur_ptr, *start_ptr; + unsigned short tagLen, tagType; + + start_ptr = cur_ptr = (unsigned char *)ph->tag; + while ((cur_ptr - start_ptr) < ntohs(ph->length)) { + /* prevent un-alignment access */ + tagType = (unsigned short)((cur_ptr[0] << 8) + cur_ptr[1]); + tagLen = (unsigned short)((cur_ptr[2] << 8) + cur_ptr[3]); + if (tagType == type) + return cur_ptr; + cur_ptr = cur_ptr + TAG_HDR_LEN + tagLen; + } + return 0; +} + + +static int __nat25_add_pppoe_tag(struct sk_buff *skb, struct pppoe_tag *tag) +{ + struct pppoe_hdr *ph = (struct pppoe_hdr *)(skb->data + ETH_HLEN); + int data_len; + + data_len = tag->tag_len + TAG_HDR_LEN; + if (skb_tailroom(skb) < data_len) { + _DEBUG_ERR("skb_tailroom() failed in add SID tag!\n"); + return -1; + } + + skb_put(skb, data_len); + /* have a room for new tag */ + memmove(((unsigned char *)ph->tag + data_len), (unsigned char *)ph->tag, ntohs(ph->length)); + ph->length = htons(ntohs(ph->length) + data_len); + memcpy((unsigned char *)ph->tag, tag, data_len); + return data_len; +} + +static int skb_pull_and_merge(struct sk_buff *skb, unsigned char *src, int len) +{ + int tail_len; + unsigned long end, tail; + + if ((src + len) > skb_tail_pointer(skb) || skb->len < len) + return -1; + + tail = (unsigned long)skb_tail_pointer(skb); + end = (unsigned long)src + len; + if (tail < end) + return -1; + + tail_len = (int)(tail - end); + if (tail_len > 0) + memmove(src, src + len, tail_len); + + skb_trim(skb, skb->len - len); + return 0; +} + +static unsigned long __nat25_timeout(_adapter *priv) +{ + unsigned long timeout; + + timeout = jiffies - NAT25_AGEING_TIME * HZ; + + return timeout; +} + + +static int __nat25_has_expired(_adapter *priv, + struct nat25_network_db_entry *fdb) +{ + if (time_before_eq(fdb->ageing_timer, __nat25_timeout(priv))) + return 1; + + return 0; +} + + +static void __nat25_generate_ipv4_network_addr(unsigned char *networkAddr, + unsigned int *ipAddr) +{ + memset(networkAddr, 0, MAX_NETWORK_ADDR_LEN); + + networkAddr[0] = NAT25_IPV4; + memcpy(networkAddr + 7, (unsigned char *)ipAddr, 4); +} + +/* The following 3 functions are no longer used + +static void __nat25_generate_ipx_network_addr_with_node(unsigned char *networkAddr, + unsigned int *ipxNetAddr, unsigned char *ipxNodeAddr) +{ + memset(networkAddr, 0, MAX_NETWORK_ADDR_LEN); + + networkAddr[0] = NAT25_IPX; + memcpy(networkAddr + 1, (unsigned char *)ipxNetAddr, 4); + memcpy(networkAddr + 5, ipxNodeAddr, 6); +} + + +static void __nat25_generate_ipx_network_addr_with_socket(unsigned char *networkAddr, + unsigned int *ipxNetAddr, unsigned short *ipxSocketAddr) +{ + memset(networkAddr, 0, MAX_NETWORK_ADDR_LEN); + + networkAddr[0] = NAT25_IPX; + memcpy(networkAddr + 1, (unsigned char *)ipxNetAddr, 4); + memcpy(networkAddr + 5, (unsigned char *)ipxSocketAddr, 2); +} + + +static void __nat25_generate_apple_network_addr(unsigned char *networkAddr, + unsigned short *network, unsigned char *node) +{ + memset(networkAddr, 0, MAX_NETWORK_ADDR_LEN); + + networkAddr[0] = NAT25_APPLE; + memcpy(networkAddr + 1, (unsigned char *)network, 2); + networkAddr[3] = *node; +} + +*/ + +static void __nat25_generate_pppoe_network_addr(unsigned char *networkAddr, + unsigned char *ac_mac, unsigned short *sid) +{ + memset(networkAddr, 0, MAX_NETWORK_ADDR_LEN); + + networkAddr[0] = NAT25_PPPOE; + memcpy(networkAddr + 1, (unsigned char *)sid, 2); + memcpy(networkAddr + 3, (unsigned char *)ac_mac, 6); +} + + +#ifdef CL_IPV6_PASS +static void __nat25_generate_ipv6_network_addr(unsigned char *networkAddr, + unsigned int *ipAddr) +{ + memset(networkAddr, 0, MAX_NETWORK_ADDR_LEN); + + networkAddr[0] = NAT25_IPV6; + memcpy(networkAddr + 1, (unsigned char *)ipAddr, 16); +} + + +static unsigned char *scan_tlv(unsigned char *data, int len, unsigned char tag, unsigned char len8b) +{ + while (len > 0) { + if (*data == tag && *(data + 1) == len8b && len >= len8b * 8) + return data + 2; + + len -= (*(data + 1)) * 8; + data += (*(data + 1)) * 8; + } + return NULL; +} + + +static int update_nd_link_layer_addr(unsigned char *data, int len, unsigned char *replace_mac) +{ + struct icmp6hdr *icmphdr = (struct icmp6hdr *)data; + unsigned char *mac; + + if (icmphdr->icmp6_type == NDISC_ROUTER_SOLICITATION) { + if (len >= 8) { + mac = scan_tlv(&data[8], len - 8, 1, 1); + if (mac) { + RTW_INFO("Router Solicitation, replace MAC From: %02x:%02x:%02x:%02x:%02x:%02x, To: %02x:%02x:%02x:%02x:%02x:%02x\n", + mac[0], mac[1], mac[2], mac[3], mac[4], mac[5], + replace_mac[0], replace_mac[1], replace_mac[2], replace_mac[3], replace_mac[4], replace_mac[5]); + memcpy(mac, replace_mac, 6); + return 1; + } + } + } else if (icmphdr->icmp6_type == NDISC_ROUTER_ADVERTISEMENT) { + if (len >= 16) { + mac = scan_tlv(&data[16], len - 16, 1, 1); + if (mac) { + RTW_INFO("Router Advertisement, replace MAC From: %02x:%02x:%02x:%02x:%02x:%02x, To: %02x:%02x:%02x:%02x:%02x:%02x\n", + mac[0], mac[1], mac[2], mac[3], mac[4], mac[5], + replace_mac[0], replace_mac[1], replace_mac[2], replace_mac[3], replace_mac[4], replace_mac[5]); + memcpy(mac, replace_mac, 6); + return 1; + } + } + } else if (icmphdr->icmp6_type == NDISC_NEIGHBOUR_SOLICITATION) { + if (len >= 24) { + mac = scan_tlv(&data[24], len - 24, 1, 1); + if (mac) { + RTW_INFO("Neighbor Solicitation, replace MAC From: %02x:%02x:%02x:%02x:%02x:%02x, To: %02x:%02x:%02x:%02x:%02x:%02x\n", + mac[0], mac[1], mac[2], mac[3], mac[4], mac[5], + replace_mac[0], replace_mac[1], replace_mac[2], replace_mac[3], replace_mac[4], replace_mac[5]); + memcpy(mac, replace_mac, 6); + return 1; + } + } + } else if (icmphdr->icmp6_type == NDISC_NEIGHBOUR_ADVERTISEMENT) { + if (len >= 24) { + mac = scan_tlv(&data[24], len - 24, 2, 1); + if (mac) { + RTW_INFO("Neighbor Advertisement, replace MAC From: %02x:%02x:%02x:%02x:%02x:%02x, To: %02x:%02x:%02x:%02x:%02x:%02x\n", + mac[0], mac[1], mac[2], mac[3], mac[4], mac[5], + replace_mac[0], replace_mac[1], replace_mac[2], replace_mac[3], replace_mac[4], replace_mac[5]); + memcpy(mac, replace_mac, 6); + return 1; + } + } + } else if (icmphdr->icmp6_type == NDISC_REDIRECT) { + if (len >= 40) { + mac = scan_tlv(&data[40], len - 40, 2, 1); + if (mac) { + RTW_INFO("Redirect, replace MAC From: %02x:%02x:%02x:%02x:%02x:%02x, To: %02x:%02x:%02x:%02x:%02x:%02x\n", + mac[0], mac[1], mac[2], mac[3], mac[4], mac[5], + replace_mac[0], replace_mac[1], replace_mac[2], replace_mac[3], replace_mac[4], replace_mac[5]); + memcpy(mac, replace_mac, 6); + return 1; + } + } + } + return 0; +} + +#ifdef SUPPORT_RX_UNI2MCAST +static void convert_ipv6_mac_to_mc(struct sk_buff *skb) +{ + struct ipv6hdr *iph = (struct ipv6hdr *)(skb->data + ETH_HLEN); + unsigned char *dst_mac = skb->data; + + /* dst_mac[0] = 0xff; */ + /* dst_mac[1] = 0xff; */ + /*modified by qinjunjie,ipv6 multicast address ix 0x33-33-xx-xx-xx-xx*/ + dst_mac[0] = 0x33; + dst_mac[1] = 0x33; + memcpy(&dst_mac[2], &iph->daddr.s6_addr32[3], 4); +#if defined(__LINUX_2_6__) + /*modified by qinjunjie,warning:should not remove next line*/ + skb->pkt_type = PACKET_MULTICAST; +#endif +} +#endif /* CL_IPV6_PASS */ +#endif /* SUPPORT_RX_UNI2MCAST */ + + +static int __nat25_network_hash(unsigned char *networkAddr) +{ + if (networkAddr[0] == NAT25_IPV4) { + unsigned long x; + + x = networkAddr[7] ^ networkAddr[8] ^ networkAddr[9] ^ networkAddr[10]; + + return x & (NAT25_HASH_SIZE - 1); + } else if (networkAddr[0] == NAT25_IPX) { + unsigned long x; + + x = networkAddr[1] ^ networkAddr[2] ^ networkAddr[3] ^ networkAddr[4] ^ networkAddr[5] ^ + networkAddr[6] ^ networkAddr[7] ^ networkAddr[8] ^ networkAddr[9] ^ networkAddr[10]; + + return x & (NAT25_HASH_SIZE - 1); + } else if (networkAddr[0] == NAT25_APPLE) { + unsigned long x; + + x = networkAddr[1] ^ networkAddr[2] ^ networkAddr[3]; + + return x & (NAT25_HASH_SIZE - 1); + } else if (networkAddr[0] == NAT25_PPPOE) { + unsigned long x; + + x = networkAddr[0] ^ networkAddr[1] ^ networkAddr[2] ^ networkAddr[3] ^ networkAddr[4] ^ networkAddr[5] ^ networkAddr[6] ^ networkAddr[7] ^ networkAddr[8]; + + return x & (NAT25_HASH_SIZE - 1); + } +#ifdef CL_IPV6_PASS + else if (networkAddr[0] == NAT25_IPV6) { + unsigned long x; + + x = networkAddr[1] ^ networkAddr[2] ^ networkAddr[3] ^ networkAddr[4] ^ networkAddr[5] ^ + networkAddr[6] ^ networkAddr[7] ^ networkAddr[8] ^ networkAddr[9] ^ networkAddr[10] ^ + networkAddr[11] ^ networkAddr[12] ^ networkAddr[13] ^ networkAddr[14] ^ networkAddr[15] ^ + networkAddr[16]; + + return x & (NAT25_HASH_SIZE - 1); + } +#endif + else { + unsigned long x = 0; + int i; + + for (i = 0; i < MAX_NETWORK_ADDR_LEN; i++) + x ^= networkAddr[i]; + + return x & (NAT25_HASH_SIZE - 1); + } +} + + +static void __network_hash_link(_adapter *priv, + struct nat25_network_db_entry *ent, int hash) +{ + /* Caller must _enter_critical_bh already! */ + /* _irqL irqL; */ + /* _enter_critical_bh(&priv->br_ext_lock, &irqL); */ + + ent->next_hash = priv->nethash[hash]; + if (ent->next_hash != NULL) + ent->next_hash->pprev_hash = &ent->next_hash; + priv->nethash[hash] = ent; + ent->pprev_hash = &priv->nethash[hash]; + + /* _exit_critical_bh(&priv->br_ext_lock, &irqL); */ +} + + +static void __network_hash_unlink(struct nat25_network_db_entry *ent) +{ + /* Caller must _enter_critical_bh already! */ + /* _irqL irqL; */ + /* _enter_critical_bh(&priv->br_ext_lock, &irqL); */ + + *(ent->pprev_hash) = ent->next_hash; + if (ent->next_hash != NULL) + ent->next_hash->pprev_hash = ent->pprev_hash; + ent->next_hash = NULL; + ent->pprev_hash = NULL; + + /* _exit_critical_bh(&priv->br_ext_lock, &irqL); */ +} + + +static int __nat25_db_network_lookup_and_replace(_adapter *priv, + struct sk_buff *skb, unsigned char *networkAddr) +{ + struct nat25_network_db_entry *db; + _irqL irqL; + _enter_critical_bh(&priv->br_ext_lock, &irqL); + + db = priv->nethash[__nat25_network_hash(networkAddr)]; + while (db != NULL) { + if (!memcmp(db->networkAddr, networkAddr, MAX_NETWORK_ADDR_LEN)) { + if (!__nat25_has_expired(priv, db)) { + /* replace the destination mac address */ + memcpy(skb->data, db->macAddr, ETH_ALEN); + atomic_inc(&db->use_count); + +#ifdef CL_IPV6_PASS + RTW_INFO("NAT25: Lookup M:%02x%02x%02x%02x%02x%02x N:%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x" + "%02x%02x%02x%02x%02x%02x\n", + db->macAddr[0], + db->macAddr[1], + db->macAddr[2], + db->macAddr[3], + db->macAddr[4], + db->macAddr[5], + db->networkAddr[0], + db->networkAddr[1], + db->networkAddr[2], + db->networkAddr[3], + db->networkAddr[4], + db->networkAddr[5], + db->networkAddr[6], + db->networkAddr[7], + db->networkAddr[8], + db->networkAddr[9], + db->networkAddr[10], + db->networkAddr[11], + db->networkAddr[12], + db->networkAddr[13], + db->networkAddr[14], + db->networkAddr[15], + db->networkAddr[16]); +#else + RTW_INFO("NAT25: Lookup M:%02x%02x%02x%02x%02x%02x N:%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x\n", + db->macAddr[0], + db->macAddr[1], + db->macAddr[2], + db->macAddr[3], + db->macAddr[4], + db->macAddr[5], + db->networkAddr[0], + db->networkAddr[1], + db->networkAddr[2], + db->networkAddr[3], + db->networkAddr[4], + db->networkAddr[5], + db->networkAddr[6], + db->networkAddr[7], + db->networkAddr[8], + db->networkAddr[9], + db->networkAddr[10]); +#endif + } + _exit_critical_bh(&priv->br_ext_lock, &irqL); + return 1; + } + + db = db->next_hash; + } + + _exit_critical_bh(&priv->br_ext_lock, &irqL); + return 0; +} + + +static void __nat25_db_network_insert(_adapter *priv, + unsigned char *macAddr, unsigned char *networkAddr) +{ + struct nat25_network_db_entry *db; + int hash; + _irqL irqL; + _enter_critical_bh(&priv->br_ext_lock, &irqL); + + hash = __nat25_network_hash(networkAddr); + db = priv->nethash[hash]; + while (db != NULL) { + if (!memcmp(db->networkAddr, networkAddr, MAX_NETWORK_ADDR_LEN)) { + memcpy(db->macAddr, macAddr, ETH_ALEN); + db->ageing_timer = jiffies; + _exit_critical_bh(&priv->br_ext_lock, &irqL); + return; + } + + db = db->next_hash; + } + + db = (struct nat25_network_db_entry *) rtw_malloc(sizeof(*db)); + if (db == NULL) { + _exit_critical_bh(&priv->br_ext_lock, &irqL); + return; + } + + memcpy(db->networkAddr, networkAddr, MAX_NETWORK_ADDR_LEN); + memcpy(db->macAddr, macAddr, ETH_ALEN); + atomic_set(&db->use_count, 1); + db->ageing_timer = jiffies; + + __network_hash_link(priv, db, hash); + + _exit_critical_bh(&priv->br_ext_lock, &irqL); +} + + +static void __nat25_db_print(_adapter *priv) +{ + _irqL irqL; + _enter_critical_bh(&priv->br_ext_lock, &irqL); + +#ifdef BR_EXT_DEBUG + static int counter = 0; + int i, j; + struct nat25_network_db_entry *db; + + counter++; + if ((counter % 16) != 0) + return; + + for (i = 0, j = 0; i < NAT25_HASH_SIZE; i++) { + db = priv->nethash[i]; + + while (db != NULL) { +#ifdef CL_IPV6_PASS + panic_printk("NAT25: DB(%d) H(%02d) C(%d) M:%02x%02x%02x%02x%02x%02x N:%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x" + "%02x%02x%02x%02x%02x%02x\n", + j, + i, + atomic_read(&db->use_count), + db->macAddr[0], + db->macAddr[1], + db->macAddr[2], + db->macAddr[3], + db->macAddr[4], + db->macAddr[5], + db->networkAddr[0], + db->networkAddr[1], + db->networkAddr[2], + db->networkAddr[3], + db->networkAddr[4], + db->networkAddr[5], + db->networkAddr[6], + db->networkAddr[7], + db->networkAddr[8], + db->networkAddr[9], + db->networkAddr[10], + db->networkAddr[11], + db->networkAddr[12], + db->networkAddr[13], + db->networkAddr[14], + db->networkAddr[15], + db->networkAddr[16]); +#else + panic_printk("NAT25: DB(%d) H(%02d) C(%d) M:%02x%02x%02x%02x%02x%02x N:%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x\n", + j, + i, + atomic_read(&db->use_count), + db->macAddr[0], + db->macAddr[1], + db->macAddr[2], + db->macAddr[3], + db->macAddr[4], + db->macAddr[5], + db->networkAddr[0], + db->networkAddr[1], + db->networkAddr[2], + db->networkAddr[3], + db->networkAddr[4], + db->networkAddr[5], + db->networkAddr[6], + db->networkAddr[7], + db->networkAddr[8], + db->networkAddr[9], + db->networkAddr[10]); +#endif + j++; + + db = db->next_hash; + } + } +#endif + + _exit_critical_bh(&priv->br_ext_lock, &irqL); +} + + + + +/* + * NAT2.5 interface + */ + +void nat25_db_cleanup(_adapter *priv) +{ + int i; + _irqL irqL; + _enter_critical_bh(&priv->br_ext_lock, &irqL); + + for (i = 0; i < NAT25_HASH_SIZE; i++) { + struct nat25_network_db_entry *f; + f = priv->nethash[i]; + while (f != NULL) { + struct nat25_network_db_entry *g; + + g = f->next_hash; + if (priv->scdb_entry == f) { + memset(priv->scdb_mac, 0, ETH_ALEN); + memset(priv->scdb_ip, 0, 4); + priv->scdb_entry = NULL; + } + __network_hash_unlink(f); + rtw_mfree((u8 *) f, sizeof(struct nat25_network_db_entry)); + + f = g; + } + } + + _exit_critical_bh(&priv->br_ext_lock, &irqL); +} + + +void nat25_db_expire(_adapter *priv) +{ + int i; + _irqL irqL; + _enter_critical_bh(&priv->br_ext_lock, &irqL); + + /* if(!priv->ethBrExtInfo.nat25_disable) */ + { + for (i = 0; i < NAT25_HASH_SIZE; i++) { + struct nat25_network_db_entry *f; + f = priv->nethash[i]; + + while (f != NULL) { + struct nat25_network_db_entry *g; + g = f->next_hash; + + if (__nat25_has_expired(priv, f)) { + if (atomic_dec_and_test(&f->use_count)) { +#ifdef BR_EXT_DEBUG +#ifdef CL_IPV6_PASS + panic_printk("NAT25 Expire H(%02d) M:%02x%02x%02x%02x%02x%02x N:%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x" + "%02x%02x%02x%02x%02x%02x\n", + i, + f->macAddr[0], + f->macAddr[1], + f->macAddr[2], + f->macAddr[3], + f->macAddr[4], + f->macAddr[5], + f->networkAddr[0], + f->networkAddr[1], + f->networkAddr[2], + f->networkAddr[3], + f->networkAddr[4], + f->networkAddr[5], + f->networkAddr[6], + f->networkAddr[7], + f->networkAddr[8], + f->networkAddr[9], + f->networkAddr[10], + f->networkAddr[11], + f->networkAddr[12], + f->networkAddr[13], + f->networkAddr[14], + f->networkAddr[15], + f->networkAddr[16]); +#else + + panic_printk("NAT25 Expire H(%02d) M:%02x%02x%02x%02x%02x%02x N:%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x\n", + i, + f->macAddr[0], + f->macAddr[1], + f->macAddr[2], + f->macAddr[3], + f->macAddr[4], + f->macAddr[5], + f->networkAddr[0], + f->networkAddr[1], + f->networkAddr[2], + f->networkAddr[3], + f->networkAddr[4], + f->networkAddr[5], + f->networkAddr[6], + f->networkAddr[7], + f->networkAddr[8], + f->networkAddr[9], + f->networkAddr[10]); +#endif +#endif + if (priv->scdb_entry == f) { + memset(priv->scdb_mac, 0, ETH_ALEN); + memset(priv->scdb_ip, 0, 4); + priv->scdb_entry = NULL; + } + __network_hash_unlink(f); + rtw_mfree((u8 *) f, sizeof(struct nat25_network_db_entry)); + } + } + + f = g; + } + } + } + + _exit_critical_bh(&priv->br_ext_lock, &irqL); +} + + +#ifdef SUPPORT_TX_MCAST2UNI +static int checkIPMcAndReplace(_adapter *priv, struct sk_buff *skb, unsigned int *dst_ip) +{ + struct stat_info *pstat; + struct list_head *phead, *plist; + int i; + + phead = &priv->asoc_list; + plist = phead->next; + + while (plist != phead) { + pstat = list_entry(plist, struct stat_info, asoc_list); + plist = plist->next; + + if (pstat->ipmc_num == 0) + continue; + + for (i = 0; i < MAX_IP_MC_ENTRY; i++) { + if (pstat->ipmc[i].used && !memcmp(&pstat->ipmc[i].mcmac[3], ((unsigned char *)dst_ip) + 1, 3)) { + memcpy(skb->data, pstat->ipmc[i].mcmac, ETH_ALEN); + return 1; + } + } + } + return 0; +} +#endif + +int nat25_db_handle(_adapter *priv, struct sk_buff *skb, int method) +{ + unsigned short protocol; + unsigned char networkAddr[MAX_NETWORK_ADDR_LEN]; + + if (skb == NULL) + return -1; + + if ((method <= NAT25_MIN) || (method >= NAT25_MAX)) + return -1; + + protocol = *((unsigned short *)(skb->data + 2 * ETH_ALEN)); + + /*---------------------------------------------------*/ + /* Handle IP frame */ + /*---------------------------------------------------*/ + if (protocol == __constant_htons(ETH_P_IP)) { + struct iphdr *iph = (struct iphdr *)(skb->data + ETH_HLEN); + + if (((unsigned char *)(iph) + (iph->ihl << 2)) >= (skb->data + ETH_HLEN + skb->len)) { + DEBUG_WARN("NAT25: malformed IP packet !\n"); + return -1; + } + + switch (method) { + case NAT25_CHECK: + return -1; + + case NAT25_INSERT: { + /* some muticast with source IP is all zero, maybe other case is illegal */ + /* in class A, B, C, host address is all zero or all one is illegal */ + if (iph->saddr == 0) + return 0; + RTW_INFO("NAT25: Insert IP, SA=%08x, DA=%08x\n", iph->saddr, iph->daddr); + __nat25_generate_ipv4_network_addr(networkAddr, &iph->saddr); + /* record source IP address and , source mac address into db */ + __nat25_db_network_insert(priv, skb->data + ETH_ALEN, networkAddr); + + __nat25_db_print(priv); + } + return 0; + + case NAT25_LOOKUP: { + RTW_INFO("NAT25: Lookup IP, SA=%08x, DA=%08x\n", iph->saddr, iph->daddr); +#ifdef SUPPORT_TX_MCAST2UNI + if (priv->pshare->rf_ft_var.mc2u_disable || + ((((OPMODE & (WIFI_STATION_STATE | WIFI_ASOC_STATE)) + == (WIFI_STATION_STATE | WIFI_ASOC_STATE)) && + !checkIPMcAndReplace(priv, skb, &iph->daddr)) || + (OPMODE & WIFI_ADHOC_STATE))) +#endif + { + __nat25_generate_ipv4_network_addr(networkAddr, &iph->daddr); + + if (!__nat25_db_network_lookup_and_replace(priv, skb, networkAddr)) { + if (*((unsigned char *)&iph->daddr + 3) == 0xff) { + /* L2 is unicast but L3 is broadcast, make L2 bacome broadcast */ + RTW_INFO("NAT25: Set DA as boardcast\n"); + memset(skb->data, 0xff, ETH_ALEN); + } else { + /* forward unknow IP packet to upper TCP/IP */ + RTW_INFO("NAT25: Replace DA with BR's MAC\n"); + if ((*(u32 *)priv->br_mac) == 0 && (*(u16 *)(priv->br_mac + 4)) == 0) { + void netdev_br_init(struct net_device *netdev); + printk("Re-init netdev_br_init() due to br_mac==0!\n"); + netdev_br_init(priv->pnetdev); + } + memcpy(skb->data, priv->br_mac, ETH_ALEN); + } + } + } + } + return 0; + + default: + return -1; + } + } + + /*---------------------------------------------------*/ + /* Handle ARP frame */ + /*---------------------------------------------------*/ + else if (protocol == __constant_htons(ETH_P_ARP)) { + struct arphdr *arp = (struct arphdr *)(skb->data + ETH_HLEN); + unsigned char *arp_ptr = (unsigned char *)(arp + 1); + unsigned int *sender, *target; + + if (arp->ar_pro != __constant_htons(ETH_P_IP)) { + DEBUG_WARN("NAT25: arp protocol unknown (%4x)!\n", htons(arp->ar_pro)); + return -1; + } + + switch (method) { + case NAT25_CHECK: + return 0; /* skb_copy for all ARP frame */ + + case NAT25_INSERT: { + RTW_INFO("NAT25: Insert ARP, MAC=%02x%02x%02x%02x%02x%02x\n", arp_ptr[0], + arp_ptr[1], arp_ptr[2], arp_ptr[3], arp_ptr[4], arp_ptr[5]); + + /* change to ARP sender mac address to wlan STA address */ + memcpy(arp_ptr, GET_MY_HWADDR(priv), ETH_ALEN); + + arp_ptr += arp->ar_hln; + sender = (unsigned int *)arp_ptr; + + __nat25_generate_ipv4_network_addr(networkAddr, sender); + + __nat25_db_network_insert(priv, skb->data + ETH_ALEN, networkAddr); + + __nat25_db_print(priv); + } + return 0; + + case NAT25_LOOKUP: { + RTW_INFO("NAT25: Lookup ARP\n"); + + arp_ptr += arp->ar_hln; + sender = (unsigned int *)arp_ptr; + arp_ptr += (arp->ar_hln + arp->ar_pln); + target = (unsigned int *)arp_ptr; + + __nat25_generate_ipv4_network_addr(networkAddr, target); + + __nat25_db_network_lookup_and_replace(priv, skb, networkAddr); + + /* change to ARP target mac address to Lookup result */ + arp_ptr = (unsigned char *)(arp + 1); + arp_ptr += (arp->ar_hln + arp->ar_pln); + memcpy(arp_ptr, skb->data, ETH_ALEN); + } + return 0; + + default: + return -1; + } + } + + /*---------------------------------------------------*/ + /* Handle PPPoE frame */ + /*---------------------------------------------------*/ + else if ((protocol == __constant_htons(ETH_P_PPP_DISC)) || + (protocol == __constant_htons(ETH_P_PPP_SES))) { + struct pppoe_hdr *ph = (struct pppoe_hdr *)(skb->data + ETH_HLEN); + unsigned short *pMagic; + + switch (method) { + case NAT25_CHECK: + if (ph->sid == 0) + return 0; + return 1; + + case NAT25_INSERT: + if (ph->sid == 0) { /* Discovery phase according to tag */ + if (ph->code == PADI_CODE || ph->code == PADR_CODE) { + if (priv->ethBrExtInfo.addPPPoETag) { + struct pppoe_tag *tag, *pOldTag; + unsigned char tag_buf[40]; + int old_tag_len = 0; + + tag = (struct pppoe_tag *)tag_buf; + pOldTag = (struct pppoe_tag *)__nat25_find_pppoe_tag(ph, ntohs(PTT_RELAY_SID)); + if (pOldTag) { /* if SID existed, copy old value and delete it */ + old_tag_len = ntohs(pOldTag->tag_len); + if (old_tag_len + TAG_HDR_LEN + MAGIC_CODE_LEN + RTL_RELAY_TAG_LEN > sizeof(tag_buf)) { + DEBUG_ERR("SID tag length too long!\n"); + return -1; + } + + memcpy(tag->tag_data + MAGIC_CODE_LEN + RTL_RELAY_TAG_LEN, + pOldTag->tag_data, old_tag_len); + + if (skb_pull_and_merge(skb, (unsigned char *)pOldTag, TAG_HDR_LEN + old_tag_len) < 0) { + DEBUG_ERR("call skb_pull_and_merge() failed in PADI/R packet!\n"); + return -1; + } + ph->length = htons(ntohs(ph->length) - TAG_HDR_LEN - old_tag_len); + } + + tag->tag_type = PTT_RELAY_SID; + tag->tag_len = htons(MAGIC_CODE_LEN + RTL_RELAY_TAG_LEN + old_tag_len); + + /* insert the magic_code+client mac in relay tag */ + pMagic = (unsigned short *)tag->tag_data; + *pMagic = htons(MAGIC_CODE); + memcpy(tag->tag_data + MAGIC_CODE_LEN, skb->data + ETH_ALEN, ETH_ALEN); + + /* Add relay tag */ + if (__nat25_add_pppoe_tag(skb, tag) < 0) + return -1; + + RTW_INFO("NAT25: Insert PPPoE, forward %s packet\n", + (ph->code == PADI_CODE ? "PADI" : "PADR")); + } else { /* not add relay tag */ + if (priv->pppoe_connection_in_progress && + memcmp(skb->data + ETH_ALEN, priv->pppoe_addr, ETH_ALEN)) { + DEBUG_ERR("Discard PPPoE packet due to another PPPoE connection is in progress!\n"); + return -2; + } + + if (priv->pppoe_connection_in_progress == 0) + memcpy(priv->pppoe_addr, skb->data + ETH_ALEN, ETH_ALEN); + + priv->pppoe_connection_in_progress = WAIT_TIME_PPPOE; + } + } else + return -1; + } else { /* session phase */ + RTW_INFO("NAT25: Insert PPPoE, insert session packet to %s\n", skb->dev->name); + + __nat25_generate_pppoe_network_addr(networkAddr, skb->data, &(ph->sid)); + + __nat25_db_network_insert(priv, skb->data + ETH_ALEN, networkAddr); + + __nat25_db_print(priv); + + if (!priv->ethBrExtInfo.addPPPoETag && + priv->pppoe_connection_in_progress && + !memcmp(skb->data + ETH_ALEN, priv->pppoe_addr, ETH_ALEN)) + priv->pppoe_connection_in_progress = 0; + } + return 0; + + case NAT25_LOOKUP: + if (ph->code == PADO_CODE || ph->code == PADS_CODE) { + if (priv->ethBrExtInfo.addPPPoETag) { + struct pppoe_tag *tag; + unsigned char *ptr; + unsigned short tagType, tagLen; + int offset = 0; + + ptr = __nat25_find_pppoe_tag(ph, ntohs(PTT_RELAY_SID)); + if (ptr == 0) { + DEBUG_ERR("Fail to find PTT_RELAY_SID in FADO!\n"); + return -1; + } + + tag = (struct pppoe_tag *)ptr; + tagType = (unsigned short)((ptr[0] << 8) + ptr[1]); + tagLen = (unsigned short)((ptr[2] << 8) + ptr[3]); + + if ((tagType != ntohs(PTT_RELAY_SID)) || (tagLen < (MAGIC_CODE_LEN + RTL_RELAY_TAG_LEN))) { + DEBUG_ERR("Invalid PTT_RELAY_SID tag length [%d]!\n", tagLen); + return -1; + } + + pMagic = (unsigned short *)tag->tag_data; + if (ntohs(*pMagic) != MAGIC_CODE) { + DEBUG_ERR("Can't find MAGIC_CODE in %s packet!\n", + (ph->code == PADO_CODE ? "PADO" : "PADS")); + return -1; + } + + memcpy(skb->data, tag->tag_data + MAGIC_CODE_LEN, ETH_ALEN); + + if (tagLen > MAGIC_CODE_LEN + RTL_RELAY_TAG_LEN) + offset = TAG_HDR_LEN; + + if (skb_pull_and_merge(skb, ptr + offset, TAG_HDR_LEN + MAGIC_CODE_LEN + RTL_RELAY_TAG_LEN - offset) < 0) { + DEBUG_ERR("call skb_pull_and_merge() failed in PADO packet!\n"); + return -1; + } + ph->length = htons(ntohs(ph->length) - (TAG_HDR_LEN + MAGIC_CODE_LEN + RTL_RELAY_TAG_LEN - offset)); + if (offset > 0) + tag->tag_len = htons(tagLen - MAGIC_CODE_LEN - RTL_RELAY_TAG_LEN); + + RTW_INFO("NAT25: Lookup PPPoE, forward %s Packet from %s\n", + (ph->code == PADO_CODE ? "PADO" : "PADS"), skb->dev->name); + } else { /* not add relay tag */ + if (!priv->pppoe_connection_in_progress) { + DEBUG_ERR("Discard PPPoE packet due to no connection in progresss!\n"); + return -1; + } + memcpy(skb->data, priv->pppoe_addr, ETH_ALEN); + priv->pppoe_connection_in_progress = WAIT_TIME_PPPOE; + } + } else { + if (ph->sid != 0) { + RTW_INFO("NAT25: Lookup PPPoE, lookup session packet from %s\n", skb->dev->name); + __nat25_generate_pppoe_network_addr(networkAddr, skb->data + ETH_ALEN, &(ph->sid)); + + __nat25_db_network_lookup_and_replace(priv, skb, networkAddr); + + __nat25_db_print(priv); + } else + return -1; + + } + return 0; + + default: + return -1; + } + } + + /*---------------------------------------------------*/ + /* Handle EAP frame */ + /*---------------------------------------------------*/ + else if (protocol == __constant_htons(0x888e)) { + switch (method) { + case NAT25_CHECK: + return -1; + + case NAT25_INSERT: + return 0; + + case NAT25_LOOKUP: + return 0; + + default: + return -1; + } + } + + /*---------------------------------------------------*/ + /* Handle C-Media proprietary frame */ + /*---------------------------------------------------*/ + else if ((protocol == __constant_htons(0xe2ae)) || + (protocol == __constant_htons(0xe2af))) { + switch (method) { + case NAT25_CHECK: + return -1; + + case NAT25_INSERT: + return 0; + + case NAT25_LOOKUP: + return 0; + + default: + return -1; + } + } + + /*---------------------------------------------------*/ + /* Handle IPV6 frame */ + /*---------------------------------------------------*/ +#ifdef CL_IPV6_PASS + else if (protocol == __constant_htons(ETH_P_IPV6)) { + struct ipv6hdr *iph = (struct ipv6hdr *)(skb->data + ETH_HLEN); + + if (sizeof(*iph) >= (skb->len - ETH_HLEN)) { + DEBUG_WARN("NAT25: malformed IPv6 packet !\n"); + return -1; + } + + switch (method) { + case NAT25_CHECK: + if (skb->data[0] & 1) + return 0; + return -1; + + case NAT25_INSERT: { + RTW_INFO("NAT25: Insert IP, SA=%4x:%4x:%4x:%4x:%4x:%4x:%4x:%4x," + " DA=%4x:%4x:%4x:%4x:%4x:%4x:%4x:%4x\n", + iph->saddr.s6_addr16[0], iph->saddr.s6_addr16[1], iph->saddr.s6_addr16[2], iph->saddr.s6_addr16[3], + iph->saddr.s6_addr16[4], iph->saddr.s6_addr16[5], iph->saddr.s6_addr16[6], iph->saddr.s6_addr16[7], + iph->daddr.s6_addr16[0], iph->daddr.s6_addr16[1], iph->daddr.s6_addr16[2], iph->daddr.s6_addr16[3], + iph->daddr.s6_addr16[4], iph->daddr.s6_addr16[5], iph->daddr.s6_addr16[6], iph->daddr.s6_addr16[7]); + + if (memcmp(&iph->saddr, "\x0\x0\x0\x0\x0\x0\x0\x0\x0\x0\x0\x0\x0\x0\x0\x0", 16)) { + __nat25_generate_ipv6_network_addr(networkAddr, (unsigned int *)&iph->saddr); + __nat25_db_network_insert(priv, skb->data + ETH_ALEN, networkAddr); + __nat25_db_print(priv); + + if (iph->nexthdr == IPPROTO_ICMPV6 && + skb->len > (ETH_HLEN + sizeof(*iph) + 4)) { + if (update_nd_link_layer_addr(skb->data + ETH_HLEN + sizeof(*iph), + skb->len - ETH_HLEN - sizeof(*iph), GET_MY_HWADDR(priv))) { + struct icmp6hdr *hdr = (struct icmp6hdr *)(skb->data + ETH_HLEN + sizeof(*iph)); + hdr->icmp6_cksum = 0; + hdr->icmp6_cksum = csum_ipv6_magic(&iph->saddr, &iph->daddr, + iph->payload_len, + IPPROTO_ICMPV6, + csum_partial((__u8 *)hdr, iph->payload_len, 0)); + } + } + } + } + return 0; + + case NAT25_LOOKUP: + RTW_INFO("NAT25: Lookup IP, SA=%4x:%4x:%4x:%4x:%4x:%4x:%4x:%4x," + " DA=%4x:%4x:%4x:%4x:%4x:%4x:%4x:%4x\n", + iph->saddr.s6_addr16[0], iph->saddr.s6_addr16[1], iph->saddr.s6_addr16[2], iph->saddr.s6_addr16[3], + iph->saddr.s6_addr16[4], iph->saddr.s6_addr16[5], iph->saddr.s6_addr16[6], iph->saddr.s6_addr16[7], + iph->daddr.s6_addr16[0], iph->daddr.s6_addr16[1], iph->daddr.s6_addr16[2], iph->daddr.s6_addr16[3], + iph->daddr.s6_addr16[4], iph->daddr.s6_addr16[5], iph->daddr.s6_addr16[6], iph->daddr.s6_addr16[7]); + + + __nat25_generate_ipv6_network_addr(networkAddr, (unsigned int *)&iph->daddr); + if (!__nat25_db_network_lookup_and_replace(priv, skb, networkAddr)) { +#ifdef SUPPORT_RX_UNI2MCAST + if (iph->daddr.s6_addr[0] == 0xff) + convert_ipv6_mac_to_mc(skb); +#endif + } + return 0; + + default: + return -1; + } + } +#endif /* CL_IPV6_PASS */ + + return -1; +} + + +int nat25_handle_frame(_adapter *priv, struct sk_buff *skb) +{ +#ifdef BR_EXT_DEBUG + if ((!priv->ethBrExtInfo.nat25_disable) && (!(skb->data[0] & 1))) { + panic_printk("NAT25: Input Frame: DA=%02x%02x%02x%02x%02x%02x SA=%02x%02x%02x%02x%02x%02x\n", + skb->data[0], + skb->data[1], + skb->data[2], + skb->data[3], + skb->data[4], + skb->data[5], + skb->data[6], + skb->data[7], + skb->data[8], + skb->data[9], + skb->data[10], + skb->data[11]); + } +#endif + + if (!(skb->data[0] & 1)) { + int is_vlan_tag = 0, i, retval = 0; + unsigned short vlan_hdr = 0; + + if (*((unsigned short *)(skb->data + ETH_ALEN * 2)) == __constant_htons(ETH_P_8021Q)) { + is_vlan_tag = 1; + vlan_hdr = *((unsigned short *)(skb->data + ETH_ALEN * 2 + 2)); + for (i = 0; i < 6; i++) + *((unsigned short *)(skb->data + ETH_ALEN * 2 + 2 - i * 2)) = *((unsigned short *)(skb->data + ETH_ALEN * 2 - 2 - i * 2)); + skb_pull(skb, 4); + } + + if (!priv->ethBrExtInfo.nat25_disable) { + _irqL irqL; + _enter_critical_bh(&priv->br_ext_lock, &irqL); + /* + * This function look up the destination network address from + * the NAT2.5 database. Return value = -1 means that the + * corresponding network protocol is NOT support. + */ + if (!priv->ethBrExtInfo.nat25sc_disable && + (*((unsigned short *)(skb->data + ETH_ALEN * 2)) == __constant_htons(ETH_P_IP)) && + !memcmp(priv->scdb_ip, skb->data + ETH_HLEN + 16, 4)) { + memcpy(skb->data, priv->scdb_mac, ETH_ALEN); + + _exit_critical_bh(&priv->br_ext_lock, &irqL); + } else { + _exit_critical_bh(&priv->br_ext_lock, &irqL); + + retval = nat25_db_handle(priv, skb, NAT25_LOOKUP); + } + } else { + if (((*((unsigned short *)(skb->data + ETH_ALEN * 2)) == __constant_htons(ETH_P_IP)) && + !memcmp(priv->br_ip, skb->data + ETH_HLEN + 16, 4)) || + ((*((unsigned short *)(skb->data + ETH_ALEN * 2)) == __constant_htons(ETH_P_ARP)) && + !memcmp(priv->br_ip, skb->data + ETH_HLEN + 24, 4))) { + /* for traffic to upper TCP/IP */ + retval = nat25_db_handle(priv, skb, NAT25_LOOKUP); + } + } + + if (is_vlan_tag) { + skb_push(skb, 4); + for (i = 0; i < 6; i++) + *((unsigned short *)(skb->data + i * 2)) = *((unsigned short *)(skb->data + 4 + i * 2)); + *((unsigned short *)(skb->data + ETH_ALEN * 2)) = __constant_htons(ETH_P_8021Q); + *((unsigned short *)(skb->data + ETH_ALEN * 2 + 2)) = vlan_hdr; + } + + if (retval == -1) { + /* DEBUG_ERR("NAT25: Lookup fail!\n"); */ + return -1; + } + } + + return 0; +} + +#if 0 +void mac_clone(_adapter *priv, unsigned char *addr) +{ + struct sockaddr sa; + + memcpy(sa.sa_data, addr, ETH_ALEN); + RTW_INFO("MAC Clone: Addr=%02x%02x%02x%02x%02x%02x\n", + addr[0], addr[1], addr[2], addr[3], addr[4], addr[5]); + rtl8192cd_set_hwaddr(priv->dev, &sa); +} + + +int mac_clone_handle_frame(_adapter *priv, struct sk_buff *skb) +{ + if (priv->ethBrExtInfo.macclone_enable && !priv->macclone_completed) { + if (!(skb->data[ETH_ALEN] & 1)) { /* check any other particular MAC add */ + if (memcmp(skb->data + ETH_ALEN, GET_MY_HWADDR(priv), ETH_ALEN) && + ((priv->dev->br_port) && + memcmp(skb->data + ETH_ALEN, priv->br_mac, ETH_ALEN))) { + mac_clone(priv, skb->data + ETH_ALEN); + priv->macclone_completed = 1; + } + } + } + + return 0; +} +#endif /* 0 */ + +#define SERVER_PORT 67 +#define CLIENT_PORT 68 +#define DHCP_MAGIC 0x63825363 +#define BROADCAST_FLAG 0x8000 + +struct dhcpMessage { + u_int8_t op; + u_int8_t htype; + u_int8_t hlen; + u_int8_t hops; + u_int32_t xid; + u_int16_t secs; + u_int16_t flags; + u_int32_t ciaddr; + u_int32_t yiaddr; + u_int32_t siaddr; + u_int32_t giaddr; + u_int8_t chaddr[16]; + u_int8_t sname[64]; + u_int8_t file[128]; + u_int32_t cookie; + u_int8_t options[308]; /* 312 - cookie */ +}; + +void dhcp_flag_bcast(_adapter *priv, struct sk_buff *skb) +{ + if (skb == NULL) + return; + + if (!priv->ethBrExtInfo.dhcp_bcst_disable) { + unsigned short protocol = *((unsigned short *)(skb->data + 2 * ETH_ALEN)); + + if (protocol == __constant_htons(ETH_P_IP)) { /* IP */ + struct iphdr *iph = (struct iphdr *)(skb->data + ETH_HLEN); + + if (iph->protocol == IPPROTO_UDP) { /* UDP */ + struct udphdr *udph = (struct udphdr *)((SIZE_PTR)iph + (iph->ihl << 2)); + + if ((udph->source == __constant_htons(CLIENT_PORT)) + && (udph->dest == __constant_htons(SERVER_PORT))) { /* DHCP request */ + struct dhcpMessage *dhcph = + (struct dhcpMessage *)((SIZE_PTR)udph + sizeof(struct udphdr)); + + if (dhcph->cookie == __constant_htonl(DHCP_MAGIC)) { /* match magic word */ + if (!(dhcph->flags & htons(BROADCAST_FLAG))) { /* if not broadcast */ + register int sum = 0; + + RTW_INFO("DHCP: change flag of DHCP request to broadcast.\n"); + /* or BROADCAST flag */ + dhcph->flags |= htons(BROADCAST_FLAG); + /* recalculate checksum */ + sum = ~(udph->check) & 0xffff; + sum += dhcph->flags; + while (sum >> 16) + sum = (sum & 0xffff) + (sum >> 16); + udph->check = ~sum; + } + } + } + } + } + } +} + + +void *scdb_findEntry(_adapter *priv, unsigned char *macAddr, + unsigned char *ipAddr) +{ + unsigned char networkAddr[MAX_NETWORK_ADDR_LEN]; + struct nat25_network_db_entry *db; + int hash; + /* _irqL irqL; */ + /* _enter_critical_bh(&priv->br_ext_lock, &irqL); */ + + __nat25_generate_ipv4_network_addr(networkAddr, (unsigned int *)ipAddr); + hash = __nat25_network_hash(networkAddr); + db = priv->nethash[hash]; + while (db != NULL) { + if (!memcmp(db->networkAddr, networkAddr, MAX_NETWORK_ADDR_LEN)) { + /* _exit_critical_bh(&priv->br_ext_lock, &irqL); */ + return (void *)db; + } + + db = db->next_hash; + } + + /* _exit_critical_bh(&priv->br_ext_lock, &irqL); */ + return NULL; +} + +#endif /* CONFIG_BR_EXT */ diff --git a/core/rtw_bt_mp.c b/core/rtw_bt_mp.c new file mode 100644 index 0000000..ce7aa29 --- /dev/null +++ b/core/rtw_bt_mp.c @@ -0,0 +1,1575 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#include +#include + +#if defined(CONFIG_RTL8723B) + #include +#endif + +#if defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8821A) +void MPh2c_timeout_handle(void *FunctionContext) +{ + PADAPTER pAdapter; + PMPT_CONTEXT pMptCtx; + + + RTW_INFO("[MPT], MPh2c_timeout_handle\n"); + + pAdapter = (PADAPTER)FunctionContext; + pMptCtx = &pAdapter->mppriv.mpt_ctx; + + pMptCtx->bMPh2c_timeout = _TRUE; + + if ((_FALSE == pMptCtx->MptH2cRspEvent) + || ((_TRUE == pMptCtx->MptH2cRspEvent) + && (_FALSE == pMptCtx->MptBtC2hEvent))) + _rtw_up_sema(&pMptCtx->MPh2c_Sema); +} + +u32 WaitC2Hevent(PADAPTER pAdapter, u8 *C2H_event, u32 delay_time) +{ + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + pMptCtx->bMPh2c_timeout = _FALSE; + + if (pAdapter->registrypriv.mp_mode == 0) { + RTW_INFO("[MPT], Error!! WaitC2Hevent mp_mode == 0!!\n"); + return _FALSE; + } + + _set_timer(&pMptCtx->MPh2c_timeout_timer, delay_time); + + _rtw_down_sema(&pMptCtx->MPh2c_Sema); + + if (pMptCtx->bMPh2c_timeout == _TRUE) { + *C2H_event = _FALSE; + + return _FALSE; + } + + /* for safty, cancel timer here again */ + _cancel_timer_ex(&pMptCtx->MPh2c_timeout_timer); + + return _TRUE; +} + +BT_CTRL_STATUS +mptbt_CheckC2hFrame( + PADAPTER Adapter, + PBT_H2C pH2c, + PBT_EXT_C2H pExtC2h +) +{ + BT_CTRL_STATUS c2hStatus = BT_STATUS_C2H_SUCCESS; + + /* RTW_INFO("[MPT], MPT rsp C2H hex: %x %x %x %x %x %x\n"), pExtC2h , pExtC2h+1 ,pExtC2h+2 ,pExtC2h+3 ,pExtC2h+4 ,pExtC2h+5); */ + + RTW_INFO("[MPT], statusCode = 0x%x\n", pExtC2h->statusCode); + RTW_INFO("[MPT], retLen = %d\n", pExtC2h->retLen); + RTW_INFO("[MPT], opCodeVer : req/rsp=%d/%d\n", pH2c->opCodeVer, pExtC2h->opCodeVer); + RTW_INFO("[MPT], reqNum : req/rsp=%d/%d\n", pH2c->reqNum, pExtC2h->reqNum); + if (pExtC2h->reqNum != pH2c->reqNum) { + c2hStatus = BT_STATUS_C2H_REQNUM_MISMATCH; + RTW_INFO("[MPT], Error!! C2H reqNum Mismatch!!\n"); + } else if (pExtC2h->opCodeVer != pH2c->opCodeVer) { + c2hStatus = BT_STATUS_OPCODE_L_VERSION_MISMATCH; + RTW_INFO("[MPT], Error!! OPCode version L mismatch!!\n"); + } + + return c2hStatus; +} + +BT_CTRL_STATUS +mptbt_SendH2c( + PADAPTER Adapter, + PBT_H2C pH2c, + u16 h2cCmdLen +) +{ + /* KIRQL OldIrql = KeGetCurrentIrql(); */ + BT_CTRL_STATUS h2cStatus = BT_STATUS_H2C_SUCCESS; + PMPT_CONTEXT pMptCtx = &(Adapter->mppriv.mpt_ctx); + u8 i; + + RTW_INFO("[MPT], mptbt_SendH2c()=========>\n"); + + /* PlatformResetEvent(&pMptCtx->MptH2cRspEvent); */ + /* PlatformResetEvent(&pMptCtx->MptBtC2hEvent); */ + + /* if(OldIrql == PASSIVE_LEVEL) + * { */ + /* RTPRINT_DATA(FMPBT, FMPBT_H2C_CONTENT, ("[MPT], MPT H2C hex:\n"), pH2c, h2cCmdLen); */ + + for (i = 0; i < BT_H2C_MAX_RETRY; i++) { + RTW_INFO("[MPT], Send H2C command to wifi!!!\n"); + + pMptCtx->MptH2cRspEvent = _FALSE; + pMptCtx->MptBtC2hEvent = _FALSE; + +#if defined(CONFIG_RTL8723B) + rtl8723b_set_FwBtMpOper_cmd(Adapter, pH2c->opCode, pH2c->opCodeVer, pH2c->reqNum, pH2c->buf); +#endif + pMptCtx->h2cReqNum++; + pMptCtx->h2cReqNum %= 16; + + if (WaitC2Hevent(Adapter, &pMptCtx->MptH2cRspEvent, 100)) { + RTW_INFO("[MPT], Received WiFi MptH2cRspEvent!!!\n"); + if (WaitC2Hevent(Adapter, &pMptCtx->MptBtC2hEvent, 400)) { + RTW_INFO("[MPT], Received MptBtC2hEvent!!!\n"); + break; + } else { + RTW_INFO("[MPT], Error!!BT MptBtC2hEvent timeout!!\n"); + h2cStatus = BT_STATUS_H2C_BT_NO_RSP; + } + } else { + RTW_INFO("[MPT], Error!!WiFi MptH2cRspEvent timeout!!\n"); + h2cStatus = BT_STATUS_H2C_TIMTOUT; + } + } + /* } + * else + * { + * RT_ASSERT(FALSE, ("[MPT], mptbt_SendH2c() can only run under PASSIVE_LEVEL!!\n")); + * h2cStatus = BT_STATUS_WRONG_LEVEL; + * } */ + + RTW_INFO("[MPT], mptbt_SendH2c()<=========\n"); + return h2cStatus; +} + + + +BT_CTRL_STATUS +mptbt_CheckBtRspStatus( + PADAPTER Adapter, + PBT_EXT_C2H pExtC2h +) +{ + BT_CTRL_STATUS retStatus = BT_OP_STATUS_SUCCESS; + + switch (pExtC2h->statusCode) { + case BT_OP_STATUS_SUCCESS: + retStatus = BT_STATUS_BT_OP_SUCCESS; + RTW_INFO("[MPT], BT status : BT_STATUS_SUCCESS\n"); + break; + case BT_OP_STATUS_VERSION_MISMATCH: + retStatus = BT_STATUS_OPCODE_L_VERSION_MISMATCH; + RTW_INFO("[MPT], BT status : BT_STATUS_OPCODE_L_VERSION_MISMATCH\n"); + break; + case BT_OP_STATUS_UNKNOWN_OPCODE: + retStatus = BT_STATUS_UNKNOWN_OPCODE_L; + RTW_INFO("[MPT], BT status : BT_STATUS_UNKNOWN_OPCODE_L\n"); + break; + case BT_OP_STATUS_ERROR_PARAMETER: + retStatus = BT_STATUS_PARAMETER_FORMAT_ERROR_L; + RTW_INFO("[MPT], BT status : BT_STATUS_PARAMETER_FORMAT_ERROR_L\n"); + break; + default: + retStatus = BT_STATUS_UNKNOWN_STATUS_L; + RTW_INFO("[MPT], BT status : BT_STATUS_UNKNOWN_STATUS_L\n"); + break; + } + + return retStatus; +} + + + +BT_CTRL_STATUS +mptbt_BtFwOpCodeProcess( + PADAPTER Adapter, + u8 btFwOpCode, + u8 opCodeVer, + u8 *pH2cPar, + u8 h2cParaLen +) +{ + u8 H2C_Parameter[6] = {0}; + PBT_H2C pH2c = (PBT_H2C)&H2C_Parameter[0]; + PMPT_CONTEXT pMptCtx = &(Adapter->mppriv.mpt_ctx); + PBT_EXT_C2H pExtC2h = (PBT_EXT_C2H)&pMptCtx->c2hBuf[0]; + u16 paraLen = 0, i; + BT_CTRL_STATUS h2cStatus = BT_STATUS_H2C_SUCCESS, c2hStatus = BT_STATUS_C2H_SUCCESS; + BT_CTRL_STATUS retStatus = BT_STATUS_H2C_BT_NO_RSP; + + if (Adapter->registrypriv.mp_mode == 0) { + RTW_INFO("[MPT], Error!! mptbt_BtFwOpCodeProces mp_mode == 0!!\n"); + return _FALSE; + } + + pH2c->opCode = btFwOpCode; + pH2c->opCodeVer = opCodeVer; + pH2c->reqNum = pMptCtx->h2cReqNum; + /* PlatformMoveMemory(&pH2c->buf[0], pH2cPar, h2cParaLen); */ + /* _rtw_memcpy(&pH2c->buf[0], pH2cPar, h2cParaLen); */ + _rtw_memcpy(pH2c->buf, pH2cPar, h2cParaLen); + + RTW_INFO("[MPT], pH2c->opCode=%d\n", pH2c->opCode); + RTW_INFO("[MPT], pH2c->opCodeVer=%d\n", pH2c->opCodeVer); + RTW_INFO("[MPT], pH2c->reqNum=%d\n", pH2c->reqNum); + RTW_INFO("[MPT], h2c parameter length=%d\n", h2cParaLen); + for (i = 0; i < h2cParaLen; i++) + RTW_INFO("[MPT], parameter[%d]=0x%02x\n", i, pH2c->buf[i]); + + h2cStatus = mptbt_SendH2c(Adapter, pH2c, h2cParaLen + 2); + if (BT_STATUS_H2C_SUCCESS == h2cStatus) { + /* if reach here, it means H2C get the correct c2h response, */ + c2hStatus = mptbt_CheckC2hFrame(Adapter, pH2c, pExtC2h); + if (BT_STATUS_C2H_SUCCESS == c2hStatus) + retStatus = mptbt_CheckBtRspStatus(Adapter, pExtC2h); + else { + RTW_INFO("[MPT], Error!! C2H failed for pH2c->opCode=%d\n", pH2c->opCode); + /* check c2h status error, return error status code to upper layer. */ + retStatus = c2hStatus; + } + } else { + RTW_INFO("[MPT], Error!! H2C failed for pH2c->opCode=%d\n", pH2c->opCode); + /* check h2c status error, return error status code to upper layer. */ + retStatus = h2cStatus; + } + + return retStatus; +} + + + + +u16 +mptbt_BtReady( + PADAPTER Adapter, + PBT_REQ_CMD pBtReq, + PBT_RSP_CMD pBtRsp +) +{ + u8 h2cParaBuf[6] = {0}; + u8 h2cParaLen = 0; + u16 paraLen = 0; + u8 retStatus = BT_STATUS_BT_OP_SUCCESS; + u8 btOpcode; + u8 btOpcodeVer = 0; + PMPT_CONTEXT pMptCtx = &(Adapter->mppriv.mpt_ctx); + PBT_EXT_C2H pExtC2h = (PBT_EXT_C2H)&pMptCtx->c2hBuf[0]; + u8 i; + u8 btFwVer = 0, bdAddr[6] = {0}; + u16 btRealFwVer = 0; + u16 *pu2Tmp = NULL; + + /* */ + /* check upper layer parameters */ + /* */ + + /* 1. check upper layer opcode version */ + if (pBtReq->opCodeVer != 1) { + RTW_INFO("[MPT], Error!! Upper OP code version not match!!!\n"); + pBtRsp->status = BT_STATUS_OPCODE_U_VERSION_MISMATCH; + return paraLen; + } + + pBtRsp->pParamStart[0] = MP_BT_NOT_READY; + paraLen = 10; + /* */ + /* execute lower layer opcodes */ + /* */ + + /* Get BT FW version */ + /* fill h2c parameters */ + btOpcode = BT_LO_OP_GET_BT_VERSION; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } else { + pu2Tmp = (u16 *)&pExtC2h->buf[0]; + btRealFwVer = *pu2Tmp; + btFwVer = pExtC2h->buf[1]; + RTW_INFO("[MPT], btRealFwVer=0x%x, btFwVer=0x%x\n", btRealFwVer, btFwVer); + } + + /* Get BD Address */ + /* fill h2c parameters */ + btOpcode = BT_LO_OP_GET_BD_ADDR_L; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } else { + bdAddr[5] = pExtC2h->buf[0]; + bdAddr[4] = pExtC2h->buf[1]; + bdAddr[3] = pExtC2h->buf[2]; + } + + /* fill h2c parameters */ + btOpcode = BT_LO_OP_GET_BD_ADDR_H; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } else { + bdAddr[2] = pExtC2h->buf[0]; + bdAddr[1] = pExtC2h->buf[1]; + bdAddr[0] = pExtC2h->buf[2]; + } + RTW_INFO("[MPT], Local BDAddr:"); + for (i = 0; i < 6; i++) + RTW_INFO(" 0x%x ", bdAddr[i]); + pBtRsp->status = BT_STATUS_SUCCESS; + pBtRsp->pParamStart[0] = MP_BT_READY; + pu2Tmp = (u16 *)&pBtRsp->pParamStart[1]; + *pu2Tmp = btRealFwVer; + pBtRsp->pParamStart[3] = btFwVer; + for (i = 0; i < 6; i++) + pBtRsp->pParamStart[4 + i] = bdAddr[5 - i]; + + return paraLen; +} + +void mptbt_close_WiFiRF(PADAPTER Adapter) +{ + phy_set_bb_reg(Adapter, 0x824, 0xF, 0x0); + phy_set_bb_reg(Adapter, 0x824, 0x700000, 0x0); + phy_set_rf_reg(Adapter, RF_PATH_A, 0x0, 0xF0000, 0x0); +} + +void mptbt_open_WiFiRF(PADAPTER Adapter) +{ + phy_set_bb_reg(Adapter, 0x824, 0x700000, 0x3); + phy_set_bb_reg(Adapter, 0x824, 0xF, 0x2); + phy_set_rf_reg(Adapter, RF_PATH_A, 0x0, 0xF0000, 0x3); +} + +u32 mptbt_switch_RF(PADAPTER Adapter, u8 Enter) +{ + u16 tmp_2byte = 0; + + /* Enter test mode */ + if (Enter) { + /* 1>. close WiFi RF */ + mptbt_close_WiFiRF(Adapter); + + /* 2>. change ant switch to BT */ + tmp_2byte = rtw_read16(Adapter, 0x860); + tmp_2byte = tmp_2byte | BIT(9); + tmp_2byte = tmp_2byte & (~BIT(8)); + rtw_write16(Adapter, 0x860, tmp_2byte); + rtw_write16(Adapter, 0x870, 0x300); + } else { + /* 1>. Open WiFi RF */ + mptbt_open_WiFiRF(Adapter); + + /* 2>. change ant switch back */ + tmp_2byte = rtw_read16(Adapter, 0x860); + tmp_2byte = tmp_2byte | BIT(8); + tmp_2byte = tmp_2byte & (~BIT(9)); + rtw_write16(Adapter, 0x860, tmp_2byte); + rtw_write16(Adapter, 0x870, 0x300); + } + + return 0; +} + +u16 +mptbt_BtSetMode( + PADAPTER Adapter, + PBT_REQ_CMD pBtReq, + PBT_RSP_CMD pBtRsp +) +{ + u8 h2cParaBuf[6] = {0}; + u8 h2cParaLen = 0; + u16 paraLen = 0; + u8 retStatus = BT_STATUS_BT_OP_SUCCESS; + u8 btOpcode; + u8 btOpcodeVer = 0; + u8 btModeToSet = 0; + + /* */ + /* check upper layer parameters */ + /* */ + /* 1. check upper layer opcode version */ + if (pBtReq->opCodeVer != 1) { + RTW_INFO("[MPT], Error!! Upper OP code version not match!!!\n"); + pBtRsp->status = BT_STATUS_OPCODE_U_VERSION_MISMATCH; + return paraLen; + } + /* 2. check upper layer parameter length */ + if (1 == pBtReq->paraLength) { + btModeToSet = pBtReq->pParamStart[0]; + RTW_INFO("[MPT], BtTestMode=%d\n", btModeToSet); + } else { + RTW_INFO("[MPT], Error!! wrong parameter length=%d (should be 1)\n", pBtReq->paraLength); + pBtRsp->status = BT_STATUS_PARAMETER_FORMAT_ERROR_U; + return paraLen; + } + + /* */ + /* execute lower layer opcodes */ + /* */ + + /* 1. fill h2c parameters */ + /* check bt mode */ + btOpcode = BT_LO_OP_SET_BT_MODE; + if (btModeToSet >= MP_BT_MODE_MAX) { + pBtRsp->status = BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } else { + mptbt_switch_RF(Adapter, 1); + + h2cParaBuf[0] = btModeToSet; + h2cParaLen = 1; + /* 2. execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + + /* 3. construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS == retStatus) + pBtRsp->status = BT_STATUS_SUCCESS; + else { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + } + + return paraLen; +} + + +void +MPTBT_FwC2hBtMpCtrl( + PADAPTER Adapter, + u8 *tmpBuf, + u8 length +) +{ + u32 i; + PMPT_CONTEXT pMptCtx = &(Adapter->mppriv.mpt_ctx); + PBT_EXT_C2H pExtC2h = (PBT_EXT_C2H)tmpBuf; + + if (GET_HAL_DATA(Adapter)->bBTFWReady == _FALSE || Adapter->registrypriv.mp_mode == 0) { + /* RTW_INFO("Ignore C2H BT MP Info since not in MP mode\n"); */ + return; + } + if (length > 32 || length < 3) { + RTW_INFO("\n [MPT], pExtC2h->buf hex: length=%d > 32 || < 3\n", length); + return; + } + + /* cancel_timeout for h2c handle */ + _cancel_timer_ex(&pMptCtx->MPh2c_timeout_timer); + + for (i = 0; i < length; i++) + RTW_INFO("[MPT], %s, buf[%d]=0x%02x ", __FUNCTION__, i, tmpBuf[i]); + RTW_INFO("[MPT], pExtC2h->extendId=0x%x\n", pExtC2h->extendId); + + switch (pExtC2h->extendId) { + case EXT_C2H_WIFI_FW_ACTIVE_RSP: + RTW_INFO("[MPT], EXT_C2H_WIFI_FW_ACTIVE_RSP\n"); +#if 0 + RTW_INFO("[MPT], pExtC2h->buf hex:\n"); + for (i = 0; i < (length - 3); i++) + RTW_INFO(" 0x%x ", pExtC2h->buf[i]); +#endif + if ((_FALSE == pMptCtx->bMPh2c_timeout) + && (_FALSE == pMptCtx->MptH2cRspEvent)) { + pMptCtx->MptH2cRspEvent = _TRUE; + _rtw_up_sema(&pMptCtx->MPh2c_Sema); + } + break; + + case EXT_C2H_TRIG_BY_BT_FW: + RTW_INFO("[MPT], EXT_C2H_TRIG_BY_BT_FW\n"); + _rtw_memcpy(&pMptCtx->c2hBuf[0], tmpBuf, length); + RTW_INFO("[MPT], pExtC2h->statusCode=0x%x\n", pExtC2h->statusCode); + RTW_INFO("[MPT], pExtC2h->retLen=0x%x\n", pExtC2h->retLen); + RTW_INFO("[MPT], pExtC2h->opCodeVer=0x%x\n", pExtC2h->opCodeVer); + RTW_INFO("[MPT], pExtC2h->reqNum=0x%x\n", pExtC2h->reqNum); + for (i = 0; i < (length - 3); i++) + RTW_INFO("[MPT], pExtC2h->buf[%d]=0x%02x\n", i, pExtC2h->buf[i]); + + if ((_FALSE == pMptCtx->bMPh2c_timeout) + && (_TRUE == pMptCtx->MptH2cRspEvent) + && (_FALSE == pMptCtx->MptBtC2hEvent)) { + pMptCtx->MptBtC2hEvent = _TRUE; + _rtw_up_sema(&pMptCtx->MPh2c_Sema); + } + break; + + default: + RTW_INFO("[MPT], EXT_C2H Target not found,pExtC2h->extendId =%d ,pExtC2h->reqNum=%d\n", pExtC2h->extendId, pExtC2h->reqNum); + break; + } + + + +} + + +u16 +mptbt_BtGetGeneral( + PADAPTER Adapter, + PBT_REQ_CMD pBtReq, + PBT_RSP_CMD pBtRsp +) +{ + PMPT_CONTEXT pMptCtx = &(Adapter->mppriv.mpt_ctx); + PBT_EXT_C2H pExtC2h = (PBT_EXT_C2H)&pMptCtx->c2hBuf[0]; + u8 h2cParaBuf[6] = {0}; + u8 h2cParaLen = 0; + u16 paraLen = 0; + u8 retStatus = BT_STATUS_BT_OP_SUCCESS; + u8 btOpcode, bdAddr[6] = {0}; + u8 btOpcodeVer = 0; + u8 getType = 0, i; + u16 getParaLen = 0, validParaLen = 0; + u8 regType = 0, reportType = 0; + u32 regAddr = 0, regValue = 0; + u32 *pu4Tmp; + u16 *pu2Tmp; + u8 *pu1Tmp; + + /* */ + /* check upper layer parameters */ + /* */ + + /* check upper layer opcode version */ + if (pBtReq->opCodeVer != 1) { + RTW_INFO("[MPT], Error!! Upper OP code version not match!!!\n"); + pBtRsp->status = BT_STATUS_OPCODE_U_VERSION_MISMATCH; + return paraLen; + } + /* check upper layer parameter length */ + if (pBtReq->paraLength < 1) { + RTW_INFO("[MPT], Error!! wrong parameter length=%d (should larger than 1)\n", pBtReq->paraLength); + pBtRsp->status = BT_STATUS_PARAMETER_FORMAT_ERROR_U; + return paraLen; + } + getParaLen = pBtReq->paraLength - 1; + getType = pBtReq->pParamStart[0]; + + RTW_INFO("[MPT], getType=%d, getParaLen=%d\n", getType, getParaLen); + + /* check parameter first */ + switch (getType) { + case BT_GGET_REG: + RTW_INFO("[MPT], [BT_GGET_REG]\n"); + validParaLen = 5; + if (getParaLen == validParaLen) { + btOpcode = BT_LO_OP_READ_REG; + regType = pBtReq->pParamStart[1]; + pu4Tmp = (u32 *)&pBtReq->pParamStart[2]; + regAddr = *pu4Tmp; + RTW_INFO("[MPT], BT_GGET_REG regType=0x%02x, regAddr=0x%08x!!\n", + regType, regAddr); + if (regType >= BT_REG_MAX) { + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } else { + if (((BT_REG_RF == regType) && (regAddr > 0x7f)) || + ((BT_REG_MODEM == regType) && (regAddr > 0x1ff)) || + ((BT_REG_BLUEWIZE == regType) && (regAddr > 0xfff)) || + ((BT_REG_VENDOR == regType) && (regAddr > 0xfff)) || + ((BT_REG_LE == regType) && (regAddr > 0xfff))) { + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + } + } + break; + case BT_GGET_STATUS: + RTW_INFO("[MPT], [BT_GGET_STATUS]\n"); + validParaLen = 0; + break; + case BT_GGET_REPORT: + RTW_INFO("[MPT], [BT_GGET_REPORT]\n"); + validParaLen = 1; + if (getParaLen == validParaLen) { + reportType = pBtReq->pParamStart[1]; + RTW_INFO("[MPT], BT_GGET_REPORT reportType=0x%x!!\n", reportType); + if (reportType >= BT_REPORT_MAX) { + pBtRsp->status = BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + } + break; + default: { + RTW_INFO("[MPT], Error!! getType=%d, out of range\n", getType); + pBtRsp->status = BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + break; + } + if (getParaLen != validParaLen) { + RTW_INFO("[MPT], Error!! wrong parameter length=%d for BT_GET_GEN_CMD cmd id=0x%x, paraLen should=0x%x\n", + getParaLen, getType, validParaLen); + pBtRsp->status = BT_STATUS_PARAMETER_FORMAT_ERROR_U; + return paraLen; + } + + /* */ + /* execute lower layer opcodes */ + /* */ + if (BT_GGET_REG == getType) { + /* fill h2c parameters */ + /* here we should write reg value first then write the address, adviced by Austin */ + btOpcode = BT_LO_OP_READ_REG; + h2cParaBuf[0] = regType; + h2cParaBuf[1] = pBtReq->pParamStart[2]; + h2cParaBuf[2] = pBtReq->pParamStart[3]; + h2cParaLen = 3; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + pu2Tmp = (u16 *)&pExtC2h->buf[0]; + regValue = *pu2Tmp; + RTW_INFO("[MPT], read reg regType=0x%02x, regAddr=0x%08x, regValue=0x%04x\n", + regType, regAddr, regValue); + + pu4Tmp = (u32 *)&pBtRsp->pParamStart[0]; + *pu4Tmp = regValue; + paraLen = 4; + } else if (BT_GGET_STATUS == getType) { + btOpcode = BT_LO_OP_GET_BT_STATUS; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + pBtRsp->pParamStart[0] = pExtC2h->buf[0]; + pBtRsp->pParamStart[1] = pExtC2h->buf[1]; + RTW_INFO("[MPT], read bt status, testMode=0x%x, testStatus=0x%x\n", + pBtRsp->pParamStart[0], pBtRsp->pParamStart[1]); + paraLen = 2; + } else if (BT_GGET_REPORT == getType) { + switch (reportType) { + case BT_REPORT_RX_PACKET_CNT: { + RTW_INFO("[MPT], [Rx Packet Counts]\n"); + btOpcode = BT_LO_OP_GET_RX_PKT_CNT_L; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + pBtRsp->pParamStart[0] = pExtC2h->buf[0]; + pBtRsp->pParamStart[1] = pExtC2h->buf[1]; + + btOpcode = BT_LO_OP_GET_RX_PKT_CNT_H; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + pBtRsp->pParamStart[2] = pExtC2h->buf[0]; + pBtRsp->pParamStart[3] = pExtC2h->buf[1]; + paraLen = 4; + } + break; + case BT_REPORT_RX_ERROR_BITS: { + RTW_INFO("[MPT], [Rx Error Bits]\n"); + btOpcode = BT_LO_OP_GET_RX_ERROR_BITS_L; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + pBtRsp->pParamStart[0] = pExtC2h->buf[0]; + pBtRsp->pParamStart[1] = pExtC2h->buf[1]; + + btOpcode = BT_LO_OP_GET_RX_ERROR_BITS_H; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + pBtRsp->pParamStart[2] = pExtC2h->buf[0]; + pBtRsp->pParamStart[3] = pExtC2h->buf[1]; + paraLen = 4; + } + break; + case BT_REPORT_RSSI: { + RTW_INFO("[MPT], [RSSI]\n"); + btOpcode = BT_LO_OP_GET_RSSI; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + pBtRsp->pParamStart[0] = pExtC2h->buf[0]; + pBtRsp->pParamStart[1] = pExtC2h->buf[1]; + paraLen = 2; + } + break; + case BT_REPORT_CFO_HDR_QUALITY: { + RTW_INFO("[MPT], [CFO & Header Quality]\n"); + btOpcode = BT_LO_OP_GET_CFO_HDR_QUALITY_L; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + pBtRsp->pParamStart[0] = pExtC2h->buf[0]; + pBtRsp->pParamStart[1] = pExtC2h->buf[1]; + + btOpcode = BT_LO_OP_GET_CFO_HDR_QUALITY_H; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + pBtRsp->pParamStart[2] = pExtC2h->buf[0]; + pBtRsp->pParamStart[3] = pExtC2h->buf[1]; + paraLen = 4; + } + break; + case BT_REPORT_CONNECT_TARGET_BD_ADDR: { + RTW_INFO("[MPT], [Connected Target BD ADDR]\n"); + btOpcode = BT_LO_OP_GET_TARGET_BD_ADDR_L; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + bdAddr[5] = pExtC2h->buf[0]; + bdAddr[4] = pExtC2h->buf[1]; + bdAddr[3] = pExtC2h->buf[2]; + + btOpcode = BT_LO_OP_GET_TARGET_BD_ADDR_H; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + bdAddr[2] = pExtC2h->buf[0]; + bdAddr[1] = pExtC2h->buf[1]; + bdAddr[0] = pExtC2h->buf[2]; + + RTW_INFO("[MPT], Connected Target BDAddr:%s", bdAddr); + for (i = 0; i < 6; i++) + pBtRsp->pParamStart[i] = bdAddr[5 - i]; + paraLen = 6; + } + break; + default: + pBtRsp->status = BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + break; + } + } + + pBtRsp->status = BT_STATUS_SUCCESS; + return paraLen; +} + + + +u16 +mptbt_BtSetGeneral( + PADAPTER Adapter, + PBT_REQ_CMD pBtReq, + PBT_RSP_CMD pBtRsp +) +{ + u8 h2cParaBuf[6] = {0}; + u8 h2cParaLen = 0; + u16 paraLen = 0; + u8 retStatus = BT_STATUS_BT_OP_SUCCESS; + u8 btOpcode; + u8 btOpcodeVer = 0; + u8 setType = 0; + u16 setParaLen = 0, validParaLen = 0; + u8 regType = 0, bdAddr[6] = {0}, calVal = 0; + u32 regAddr = 0, regValue = 0; + u32 *pu4Tmp; + u16 *pu2Tmp; + u8 *pu1Tmp; + + /* */ + /* check upper layer parameters */ + /* */ + + /* check upper layer opcode version */ + if (pBtReq->opCodeVer != 1) { + RTW_INFO("[MPT], Error!! Upper OP code version not match!!!\n"); + pBtRsp->status = BT_STATUS_OPCODE_U_VERSION_MISMATCH; + return paraLen; + } + /* check upper layer parameter length */ + if (pBtReq->paraLength < 1) { + RTW_INFO("[MPT], Error!! wrong parameter length=%d (should larger than 1)\n", pBtReq->paraLength); + pBtRsp->status = BT_STATUS_PARAMETER_FORMAT_ERROR_U; + return paraLen; + } + setParaLen = pBtReq->paraLength - 1; + setType = pBtReq->pParamStart[0]; + + RTW_INFO("[MPT], setType=%d, setParaLen=%d\n", setType, setParaLen); + + /* check parameter first */ + switch (setType) { + case BT_GSET_REG: + RTW_INFO("[MPT], [BT_GSET_REG]\n"); + validParaLen = 9; + if (setParaLen == validParaLen) { + btOpcode = BT_LO_OP_WRITE_REG_VALUE; + regType = pBtReq->pParamStart[1]; + pu4Tmp = (u32 *)&pBtReq->pParamStart[2]; + regAddr = *pu4Tmp; + pu4Tmp = (u32 *)&pBtReq->pParamStart[6]; + regValue = *pu4Tmp; + RTW_INFO("[MPT], BT_GSET_REG regType=0x%x, regAddr=0x%x, regValue=0x%x!!\n", + regType, regAddr, regValue); + if (regType >= BT_REG_MAX) { + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } else { + if (((BT_REG_RF == regType) && (regAddr > 0x7f)) || + ((BT_REG_MODEM == regType) && (regAddr > 0x1ff)) || + ((BT_REG_BLUEWIZE == regType) && (regAddr > 0xfff)) || + ((BT_REG_VENDOR == regType) && (regAddr > 0xfff)) || + ((BT_REG_LE == regType) && (regAddr > 0xfff))) { + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + } + } + break; + case BT_GSET_RESET: + RTW_INFO("[MPT], [BT_GSET_RESET]\n"); + validParaLen = 0; + break; + case BT_GSET_TARGET_BD_ADDR: + RTW_INFO("[MPT], [BT_GSET_TARGET_BD_ADDR]\n"); + validParaLen = 6; + if (setParaLen == validParaLen) { + btOpcode = BT_LO_OP_SET_TARGET_BD_ADDR_H; + if ((pBtReq->pParamStart[1] == 0) && + (pBtReq->pParamStart[2] == 0) && + (pBtReq->pParamStart[3] == 0) && + (pBtReq->pParamStart[4] == 0) && + (pBtReq->pParamStart[5] == 0) && + (pBtReq->pParamStart[6] == 0)) { + RTW_INFO("[MPT], Error!! targetBDAddr=all zero\n"); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + if ((pBtReq->pParamStart[1] == 0xff) && + (pBtReq->pParamStart[2] == 0xff) && + (pBtReq->pParamStart[3] == 0xff) && + (pBtReq->pParamStart[4] == 0xff) && + (pBtReq->pParamStart[5] == 0xff) && + (pBtReq->pParamStart[6] == 0xff)) { + RTW_INFO("[MPT], Error!! targetBDAddr=all 0xf\n"); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + bdAddr[0] = pBtReq->pParamStart[6]; + bdAddr[1] = pBtReq->pParamStart[5]; + bdAddr[2] = pBtReq->pParamStart[4]; + bdAddr[3] = pBtReq->pParamStart[3]; + bdAddr[4] = pBtReq->pParamStart[2]; + bdAddr[5] = pBtReq->pParamStart[1]; + RTW_INFO("[MPT], target BDAddr:%x,%x,%x,%x,%x,%x\n", + bdAddr[0], bdAddr[1], bdAddr[2], bdAddr[3], bdAddr[4], bdAddr[5]); + } + break; + case BT_GSET_TX_PWR_FINETUNE: + RTW_INFO("[MPT], [BT_GSET_TX_PWR_FINETUNE]\n"); + validParaLen = 1; + if (setParaLen == validParaLen) { + btOpcode = BT_LO_OP_SET_TX_POWER_CALIBRATION; + calVal = pBtReq->pParamStart[1]; + if ((calVal < 1) || (calVal > 9)) { + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + RTW_INFO("[MPT], calVal=%d\n", calVal); + } + break; + case BT_SET_TRACKING_INTERVAL: + RTW_INFO("[MPT], [BT_SET_TRACKING_INTERVAL] setParaLen =%d\n", setParaLen); + + validParaLen = 1; + if (setParaLen == validParaLen) + calVal = pBtReq->pParamStart[1]; + break; + case BT_SET_THERMAL_METER: + RTW_INFO("[MPT], [BT_SET_THERMAL_METER] setParaLen =%d\n", setParaLen); + validParaLen = 1; + if (setParaLen == validParaLen) + calVal = pBtReq->pParamStart[1]; + break; + case BT_ENABLE_CFO_TRACKING: + RTW_INFO("[MPT], [BT_ENABLE_CFO_TRACKING] setParaLen =%d\n", setParaLen); + validParaLen = 1; + if (setParaLen == validParaLen) + calVal = pBtReq->pParamStart[1]; + break; + case BT_GSET_UPDATE_BT_PATCH: + + break; + default: { + RTW_INFO("[MPT], Error!! setType=%d, out of range\n", setType); + pBtRsp->status = BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + break; + } + if (setParaLen != validParaLen) { + RTW_INFO("[MPT], Error!! wrong parameter length=%d for BT_SET_GEN_CMD cmd id=0x%x, paraLen should=0x%x\n", + setParaLen, setType, validParaLen); + pBtRsp->status = BT_STATUS_PARAMETER_FORMAT_ERROR_U; + return paraLen; + } + + /* */ + /* execute lower layer opcodes */ + /* */ + if (BT_GSET_REG == setType) { + /* fill h2c parameters */ + /* here we should write reg value first then write the address, adviced by Austin */ + btOpcode = BT_LO_OP_WRITE_REG_VALUE; + h2cParaBuf[0] = pBtReq->pParamStart[6]; + h2cParaBuf[1] = pBtReq->pParamStart[7]; + h2cParaBuf[2] = pBtReq->pParamStart[8]; + h2cParaLen = 3; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + /* write reg address */ + btOpcode = BT_LO_OP_WRITE_REG_ADDR; + h2cParaBuf[0] = regType; + h2cParaBuf[1] = pBtReq->pParamStart[2]; + h2cParaBuf[2] = pBtReq->pParamStart[3]; + h2cParaLen = 3; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + } else if (BT_GSET_RESET == setType) { + btOpcode = BT_LO_OP_RESET; + h2cParaLen = 0; + /* execute h2c and check respond c2h from bt fw is correct or not */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + } else if (BT_GSET_TARGET_BD_ADDR == setType) { + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_TARGET_BD_ADDR_L; + h2cParaBuf[0] = pBtReq->pParamStart[1]; + h2cParaBuf[1] = pBtReq->pParamStart[2]; + h2cParaBuf[2] = pBtReq->pParamStart[3]; + h2cParaLen = 3; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + btOpcode = BT_LO_OP_SET_TARGET_BD_ADDR_H; + h2cParaBuf[0] = pBtReq->pParamStart[4]; + h2cParaBuf[1] = pBtReq->pParamStart[5]; + h2cParaBuf[2] = pBtReq->pParamStart[6]; + h2cParaLen = 3; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + } else if (BT_GSET_TX_PWR_FINETUNE == setType) { + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_TX_POWER_CALIBRATION; + h2cParaBuf[0] = calVal; + h2cParaLen = 1; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + } else if (BT_SET_TRACKING_INTERVAL == setType) { + /* BT_LO_OP_SET_TRACKING_INTERVAL = 0x22, */ + /* BT_LO_OP_SET_THERMAL_METER = 0x23, */ + /* BT_LO_OP_ENABLE_CFO_TRACKING = 0x24, */ + btOpcode = BT_LO_OP_SET_TRACKING_INTERVAL; + h2cParaBuf[0] = calVal; + h2cParaLen = 1; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + } else if (BT_SET_THERMAL_METER == setType) { + btOpcode = BT_LO_OP_SET_THERMAL_METER; + h2cParaBuf[0] = calVal; + h2cParaLen = 1; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + } else if (BT_ENABLE_CFO_TRACKING == setType) { + btOpcode = BT_LO_OP_ENABLE_CFO_TRACKING; + h2cParaBuf[0] = calVal; + h2cParaLen = 1; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + } + + pBtRsp->status = BT_STATUS_SUCCESS; + return paraLen; +} + + + +u16 +mptbt_BtSetTxRxPars( + PADAPTER Adapter, + PBT_REQ_CMD pBtReq, + PBT_RSP_CMD pBtRsp +) +{ + u8 h2cParaBuf[6] = {0}; + u8 h2cParaLen = 0; + u16 paraLen = 0; + u8 retStatus = BT_STATUS_BT_OP_SUCCESS; + u8 btOpcode; + u8 btOpcodeVer = 0; + PBT_TXRX_PARAMETERS pTxRxPars = (PBT_TXRX_PARAMETERS)&pBtReq->pParamStart[0]; + u16 lenTxRx = sizeof(BT_TXRX_PARAMETERS); + u8 i; + u8 bdAddr[6] = {0}; + + /* */ + /* check upper layer parameters */ + /* */ + + /* 1. check upper layer opcode version */ + if (pBtReq->opCodeVer != 1) { + RTW_INFO("[MPT], Error!! Upper OP code version not match!!!\n"); + pBtRsp->status = BT_STATUS_OPCODE_U_VERSION_MISMATCH; + return paraLen; + } + /* 2. check upper layer parameter length */ + if (pBtReq->paraLength == sizeof(BT_TXRX_PARAMETERS)) { + RTW_INFO("[MPT], pTxRxPars->txrxChannel=0x%x\n", pTxRxPars->txrxChannel); + RTW_INFO("[MPT], pTxRxPars->txrxTxPktCnt=0x%8x\n", pTxRxPars->txrxTxPktCnt); + RTW_INFO("[MPT], pTxRxPars->txrxTxPktInterval=0x%x\n", pTxRxPars->txrxTxPktInterval); + RTW_INFO("[MPT], pTxRxPars->txrxPayloadType=0x%x\n", pTxRxPars->txrxPayloadType); + RTW_INFO("[MPT], pTxRxPars->txrxPktType=0x%x\n", pTxRxPars->txrxPktType); + RTW_INFO("[MPT], pTxRxPars->txrxPayloadLen=0x%x\n", pTxRxPars->txrxPayloadLen); + RTW_INFO("[MPT], pTxRxPars->txrxPktHeader=0x%x\n", pTxRxPars->txrxPktHeader); + RTW_INFO("[MPT], pTxRxPars->txrxWhitenCoeff=0x%x\n", pTxRxPars->txrxWhitenCoeff); + bdAddr[0] = pTxRxPars->txrxBdaddr[5]; + bdAddr[1] = pTxRxPars->txrxBdaddr[4]; + bdAddr[2] = pTxRxPars->txrxBdaddr[3]; + bdAddr[3] = pTxRxPars->txrxBdaddr[2]; + bdAddr[4] = pTxRxPars->txrxBdaddr[1]; + bdAddr[5] = pTxRxPars->txrxBdaddr[0]; + RTW_INFO("[MPT], pTxRxPars->txrxBdaddr: %s", &bdAddr[0]); + RTW_INFO("[MPT], pTxRxPars->txrxTxGainIndex=0x%x\n", pTxRxPars->txrxTxGainIndex); + } else { + RTW_INFO("[MPT], Error!! pBtReq->paraLength=%d, correct Len=%d\n", pBtReq->paraLength, lenTxRx); + pBtRsp->status = BT_STATUS_PARAMETER_FORMAT_ERROR_U; + return paraLen; + } + + /* */ + /* execute lower layer opcodes */ + /* */ + + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_PKT_HEADER; + if (pTxRxPars->txrxPktHeader > 0x3ffff) { + RTW_INFO("[MPT], Error!! pTxRxPars->txrxPktHeader=0x%x is out of range, (should be between 0x0~0x3ffff)\n", pTxRxPars->txrxPktHeader); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } else { + h2cParaBuf[0] = (u8)(pTxRxPars->txrxPktHeader & 0xff); + h2cParaBuf[1] = (u8)((pTxRxPars->txrxPktHeader & 0xff00) >> 8); + h2cParaBuf[2] = (u8)((pTxRxPars->txrxPktHeader & 0xff0000) >> 16); + h2cParaLen = 3; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_PKT_TYPE_LEN; + { + u16 payloadLenLimit = 0; + switch (pTxRxPars->txrxPktType) { + case MP_BT_PKT_DH1: + payloadLenLimit = 27 * 8; + break; + case MP_BT_PKT_DH3: + payloadLenLimit = 183 * 8; + break; + case MP_BT_PKT_DH5: + payloadLenLimit = 339 * 8; + break; + case MP_BT_PKT_2DH1: + payloadLenLimit = 54 * 8; + break; + case MP_BT_PKT_2DH3: + payloadLenLimit = 367 * 8; + break; + case MP_BT_PKT_2DH5: + payloadLenLimit = 679 * 8; + break; + case MP_BT_PKT_3DH1: + payloadLenLimit = 83 * 8; + break; + case MP_BT_PKT_3DH3: + payloadLenLimit = 552 * 8; + break; + case MP_BT_PKT_3DH5: + payloadLenLimit = 1021 * 8; + break; + case MP_BT_PKT_LE: + payloadLenLimit = 39 * 8; + break; + default: { + RTW_INFO("[MPT], Error!! Unknown pTxRxPars->txrxPktType=0x%x\n", pTxRxPars->txrxPktType); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + break; + } + + if (pTxRxPars->txrxPayloadLen > payloadLenLimit) { + RTW_INFO("[MPT], Error!! pTxRxPars->txrxPayloadLen=0x%x, (should smaller than %d)\n", + pTxRxPars->txrxPayloadLen, payloadLenLimit); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + + h2cParaBuf[0] = pTxRxPars->txrxPktType; + h2cParaBuf[1] = (u8)((pTxRxPars->txrxPayloadLen & 0xff)); + h2cParaBuf[2] = (u8)((pTxRxPars->txrxPayloadLen & 0xff00) >> 8); + h2cParaLen = 3; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_PKT_CNT_L_PL_TYPE; + if (pTxRxPars->txrxPayloadType > MP_BT_PAYLOAD_MAX) { + RTW_INFO("[MPT], Error!! pTxRxPars->txrxPayloadType=0x%x, (should be between 0~4)\n", pTxRxPars->txrxPayloadType); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } else { + h2cParaBuf[0] = (u8)((pTxRxPars->txrxTxPktCnt & 0xff)); + h2cParaBuf[1] = (u8)((pTxRxPars->txrxTxPktCnt & 0xff00) >> 8); + h2cParaBuf[2] = pTxRxPars->txrxPayloadType; + h2cParaLen = 3; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_PKT_CNT_H_PKT_INTV; + if (pTxRxPars->txrxTxPktInterval > 15) { + RTW_INFO("[MPT], Error!! pTxRxPars->txrxTxPktInterval=0x%x, (should be between 0~15)\n", pTxRxPars->txrxTxPktInterval); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } else { + h2cParaBuf[0] = (u8)((pTxRxPars->txrxTxPktCnt & 0xff0000) >> 16); + h2cParaBuf[1] = (u8)((pTxRxPars->txrxTxPktCnt & 0xff000000) >> 24); + h2cParaBuf[2] = pTxRxPars->txrxTxPktInterval; + h2cParaLen = 3; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_WHITENCOEFF; + { + h2cParaBuf[0] = pTxRxPars->txrxWhitenCoeff; + h2cParaLen = 1; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_CHNL_TX_GAIN; + if ((pTxRxPars->txrxChannel > 78) || + (pTxRxPars->txrxTxGainIndex > 7)) { + RTW_INFO("[MPT], Error!! pTxRxPars->txrxChannel=0x%x, (should be between 0~78)\n", pTxRxPars->txrxChannel); + RTW_INFO("[MPT], Error!! pTxRxPars->txrxTxGainIndex=0x%x, (should be between 0~7)\n", pTxRxPars->txrxTxGainIndex); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } else { + h2cParaBuf[0] = pTxRxPars->txrxChannel; + h2cParaBuf[1] = pTxRxPars->txrxTxGainIndex; + h2cParaLen = 2; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + /* fill h2c parameters */ + btOpcode = BT_LO_OP_SET_BD_ADDR_L; + if ((pTxRxPars->txrxBdaddr[0] == 0) && + (pTxRxPars->txrxBdaddr[1] == 0) && + (pTxRxPars->txrxBdaddr[2] == 0) && + (pTxRxPars->txrxBdaddr[3] == 0) && + (pTxRxPars->txrxBdaddr[4] == 0) && + (pTxRxPars->txrxBdaddr[5] == 0)) { + RTW_INFO("[MPT], Error!! pTxRxPars->txrxBdaddr=all zero\n"); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + if ((pTxRxPars->txrxBdaddr[0] == 0xff) && + (pTxRxPars->txrxBdaddr[1] == 0xff) && + (pTxRxPars->txrxBdaddr[2] == 0xff) && + (pTxRxPars->txrxBdaddr[3] == 0xff) && + (pTxRxPars->txrxBdaddr[4] == 0xff) && + (pTxRxPars->txrxBdaddr[5] == 0xff)) { + RTW_INFO("[MPT], Error!! pTxRxPars->txrxBdaddr=all 0xf\n"); + pBtRsp->status = (btOpcode << 8) | BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } + + { + h2cParaBuf[0] = pTxRxPars->txrxBdaddr[0]; + h2cParaBuf[1] = pTxRxPars->txrxBdaddr[1]; + h2cParaBuf[2] = pTxRxPars->txrxBdaddr[2]; + h2cParaLen = 3; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + btOpcode = BT_LO_OP_SET_BD_ADDR_H; + { + h2cParaBuf[0] = pTxRxPars->txrxBdaddr[3]; + h2cParaBuf[1] = pTxRxPars->txrxBdaddr[4]; + h2cParaBuf[2] = pTxRxPars->txrxBdaddr[5]; + h2cParaLen = 3; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + /* ckeck bt return status. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + pBtRsp->status = BT_STATUS_SUCCESS; + return paraLen; +} + + + +u16 +mptbt_BtTestCtrl( + PADAPTER Adapter, + PBT_REQ_CMD pBtReq, + PBT_RSP_CMD pBtRsp +) +{ + u8 h2cParaBuf[6] = {0}; + u8 h2cParaLen = 0; + u16 paraLen = 0; + u8 retStatus = BT_STATUS_BT_OP_SUCCESS; + u8 btOpcode; + u8 btOpcodeVer = 0; + u8 testCtrl = 0; + + /* */ + /* check upper layer parameters */ + /* */ + + /* 1. check upper layer opcode version */ + if (pBtReq->opCodeVer != 1) { + RTW_INFO("[MPT], Error!! Upper OP code version not match!!!\n"); + pBtRsp->status = BT_STATUS_OPCODE_U_VERSION_MISMATCH; + return paraLen; + } + /* 2. check upper layer parameter length */ + if (1 == pBtReq->paraLength) { + testCtrl = pBtReq->pParamStart[0]; + RTW_INFO("[MPT], testCtrl=%d\n", testCtrl); + } else { + RTW_INFO("[MPT], Error!! wrong parameter length=%d (should be 1)\n", pBtReq->paraLength); + pBtRsp->status = BT_STATUS_PARAMETER_FORMAT_ERROR_U; + return paraLen; + } + + /* */ + /* execute lower layer opcodes */ + /* */ + + /* 1. fill h2c parameters */ + /* check bt mode */ + btOpcode = BT_LO_OP_TEST_CTRL; + if (testCtrl >= MP_BT_TEST_MAX) { + RTW_INFO("[MPT], Error!! testCtrl=0x%x, (should be between smaller or equal to 0x%x)\n", + testCtrl, MP_BT_TEST_MAX - 1); + pBtRsp->status = BT_STATUS_PARAMETER_OUT_OF_RANGE_U; + return paraLen; + } else { + h2cParaBuf[0] = testCtrl; + h2cParaLen = 1; + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); + } + + /* 3. construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + pBtRsp->status = BT_STATUS_SUCCESS; + return paraLen; +} + + +u16 +mptbt_TestBT( + PADAPTER Adapter, + PBT_REQ_CMD pBtReq, + PBT_RSP_CMD pBtRsp +) +{ + + u8 h2cParaBuf[6] = {0}; + u8 h2cParaLen = 0; + u16 paraLen = 0; + u8 retStatus = BT_STATUS_BT_OP_SUCCESS; + u8 btOpcode; + u8 btOpcodeVer = 0; + u8 testCtrl = 0; + + /* 1. fill h2c parameters */ + btOpcode = 0x11; + h2cParaBuf[0] = 0x11; + h2cParaBuf[1] = 0x0; + h2cParaBuf[2] = 0x0; + h2cParaBuf[3] = 0x0; + h2cParaBuf[4] = 0x0; + h2cParaLen = 1; + /* retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, &h2cParaBuf[0], h2cParaLen); */ + retStatus = mptbt_BtFwOpCodeProcess(Adapter, btOpcode, btOpcodeVer, h2cParaBuf, h2cParaLen); + + + /* 3. construct respond status code and data. */ + if (BT_STATUS_BT_OP_SUCCESS != retStatus) { + pBtRsp->status = ((btOpcode << 8) | retStatus); + RTW_INFO("[MPT], Error!! status code=0x%x\n", pBtRsp->status); + return paraLen; + } + + pBtRsp->status = BT_STATUS_SUCCESS; + return paraLen; +} + +void +mptbt_BtControlProcess( + PADAPTER Adapter, + void *pInBuf +) +{ + u8 H2C_Parameter[6] = {0}; + PBT_H2C pH2c = (PBT_H2C)&H2C_Parameter[0]; + PMPT_CONTEXT pMptCtx = &(Adapter->mppriv.mpt_ctx); + PBT_REQ_CMD pBtReq = (PBT_REQ_CMD)pInBuf; + PBT_RSP_CMD pBtRsp; + u8 i; + + + RTW_INFO("[MPT], mptbt_BtControlProcess()=========>\n"); + + RTW_INFO("[MPT], input opCodeVer=%d\n", pBtReq->opCodeVer); + RTW_INFO("[MPT], input OpCode=%d\n", pBtReq->OpCode); + RTW_INFO("[MPT], paraLength=%d\n", pBtReq->paraLength); + if (pBtReq->paraLength) { + /* RTW_INFO("[MPT], parameters(hex):0x%x %d\n",&pBtReq->pParamStart[0], pBtReq->paraLength); */ + } + + _rtw_memset((void *)pMptCtx->mptOutBuf, 0, 100); + pMptCtx->mptOutLen = 4; /* length of (BT_RSP_CMD.status+BT_RSP_CMD.paraLength) */ + + pBtRsp = (PBT_RSP_CMD)pMptCtx->mptOutBuf; + pBtRsp->status = BT_STATUS_SUCCESS; + pBtRsp->paraLength = 0x0; + + /* The following we should maintain the User OP codes sent by upper layer */ + switch (pBtReq->OpCode) { + case BT_UP_OP_BT_READY: + RTW_INFO("[MPT], OPcode : [BT_READY]\n"); + pBtRsp->paraLength = mptbt_BtReady(Adapter, pBtReq, pBtRsp); + break; + case BT_UP_OP_BT_SET_MODE: + RTW_INFO("[MPT], OPcode : [BT_SET_MODE]\n"); + pBtRsp->paraLength = mptbt_BtSetMode(Adapter, pBtReq, pBtRsp); + break; + case BT_UP_OP_BT_SET_TX_RX_PARAMETER: + RTW_INFO("[MPT], OPcode : [BT_SET_TXRX_PARAMETER]\n"); + pBtRsp->paraLength = mptbt_BtSetTxRxPars(Adapter, pBtReq, pBtRsp); + break; + case BT_UP_OP_BT_SET_GENERAL: + RTW_INFO("[MPT], OPcode : [BT_SET_GENERAL]\n"); + pBtRsp->paraLength = mptbt_BtSetGeneral(Adapter, pBtReq, pBtRsp); + break; + case BT_UP_OP_BT_GET_GENERAL: + RTW_INFO("[MPT], OPcode : [BT_GET_GENERAL]\n"); + pBtRsp->paraLength = mptbt_BtGetGeneral(Adapter, pBtReq, pBtRsp); + break; + case BT_UP_OP_BT_TEST_CTRL: + RTW_INFO("[MPT], OPcode : [BT_TEST_CTRL]\n"); + pBtRsp->paraLength = mptbt_BtTestCtrl(Adapter, pBtReq, pBtRsp); + break; + case BT_UP_OP_TEST_BT: + RTW_INFO("[MPT], OPcode : [TEST_BT]\n"); + pBtRsp->paraLength = mptbt_TestBT(Adapter, pBtReq, pBtRsp); + break; + default: + RTW_INFO("[MPT], Error!! OPcode : UNDEFINED!!!!\n"); + pBtRsp->status = BT_STATUS_UNKNOWN_OPCODE_U; + pBtRsp->paraLength = 0x0; + break; + } + + pMptCtx->mptOutLen += pBtRsp->paraLength; + + RTW_INFO("[MPT], pMptCtx->mptOutLen=%d, pBtRsp->paraLength=%d\n", pMptCtx->mptOutLen, pBtRsp->paraLength); + RTW_INFO("[MPT], mptbt_BtControlProcess()<=========\n"); +} + +#endif diff --git a/core/rtw_btcoex.c b/core/rtw_btcoex.c new file mode 100644 index 0000000..5081cdd --- /dev/null +++ b/core/rtw_btcoex.c @@ -0,0 +1,1817 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include +#include +#ifdef CONFIG_BT_COEXIST +#include + +void rtw_btcoex_Initialize(PADAPTER padapter) +{ + hal_btcoex_Initialize(padapter); +} + +void rtw_btcoex_PowerOnSetting(PADAPTER padapter) +{ + hal_btcoex_PowerOnSetting(padapter); +} + +void rtw_btcoex_AntInfoSetting(PADAPTER padapter) +{ + hal_btcoex_AntInfoSetting(padapter); +} + +void rtw_btcoex_PowerOffSetting(PADAPTER padapter) +{ + hal_btcoex_PowerOffSetting(padapter); +} + +void rtw_btcoex_PreLoadFirmware(PADAPTER padapter) +{ + hal_btcoex_PreLoadFirmware(padapter); +} + +void rtw_btcoex_HAL_Initialize(PADAPTER padapter, u8 bWifiOnly) +{ + hal_btcoex_InitHwConfig(padapter, bWifiOnly); +} + +void rtw_btcoex_IpsNotify(PADAPTER padapter, u8 type) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + hal_btcoex_IpsNotify(padapter, type); +} + +void rtw_btcoex_LpsNotify(PADAPTER padapter, u8 type) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + hal_btcoex_LpsNotify(padapter, type); +} + +void rtw_btcoex_ScanNotify(PADAPTER padapter, u8 type) +{ + PHAL_DATA_TYPE pHalData; +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + struct bt_coex_info *pcoex_info = &padapter->coex_info; + PBT_MGNT pBtMgnt = &pcoex_info->BtMgnt; +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + if (_FALSE == type) { + #ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_SURVEY)) + return; + #endif + + if (DEV_MGMT_TX_NUM(adapter_to_dvobj(padapter)) + || DEV_ROCH_NUM(adapter_to_dvobj(padapter))) + return; + } + +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + if (pBtMgnt->ExtConfig.bEnableWifiScanNotify) + rtw_btcoex_SendScanNotify(padapter, type); +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + + hal_btcoex_ScanNotify(padapter, type); +} + +static void _rtw_btcoex_connect_notify(PADAPTER padapter, u8 action) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + +#ifdef DBG_CONFIG_ERROR_RESET + if (_TRUE == rtw_hal_sreset_inprogress(padapter)) { + RTW_INFO(FUNC_ADPT_FMT ": [BTCoex] under reset, skip notify!\n", + FUNC_ADPT_ARG(padapter)); + return; + } +#endif /* DBG_CONFIG_ERROR_RESET */ + +#ifdef CONFIG_CONCURRENT_MODE + if (_FALSE == action) { + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_LINKING)) + return; + } +#endif + + hal_btcoex_ConnectNotify(padapter, action); +} + +void rtw_btcoex_MediaStatusNotify(PADAPTER padapter, u8 mediaStatus) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + +#ifdef DBG_CONFIG_ERROR_RESET + if (_TRUE == rtw_hal_sreset_inprogress(padapter)) { + RTW_INFO(FUNC_ADPT_FMT ": [BTCoex] under reset, skip notify!\n", + FUNC_ADPT_ARG(padapter)); + return; + } +#endif /* DBG_CONFIG_ERROR_RESET */ + +#ifdef CONFIG_CONCURRENT_MODE + if (RT_MEDIA_DISCONNECT == mediaStatus) { + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_ASOC_STATE)) + return; + } +#endif /* CONFIG_CONCURRENT_MODE */ + + if ((RT_MEDIA_CONNECT == mediaStatus) + && (check_fwstate(&padapter->mlmepriv, WIFI_AP_STATE) == _TRUE)) + rtw_hal_set_hwreg(padapter, HW_VAR_DL_RSVD_PAGE, NULL); + + hal_btcoex_MediaStatusNotify(padapter, mediaStatus); +} + +void rtw_btcoex_SpecialPacketNotify(PADAPTER padapter, u8 pktType) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + hal_btcoex_SpecialPacketNotify(padapter, pktType); +} + +void rtw_btcoex_IQKNotify(PADAPTER padapter, u8 state) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + hal_btcoex_IQKNotify(padapter, state); +} + +void rtw_btcoex_WLRFKNotify(PADAPTER padapter, u8 path, u8 type, u8 state) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + hal_btcoex_WLRFKNotify(padapter, path, type, state); +} + +void rtw_btcoex_BtInfoNotify(PADAPTER padapter, u8 length, u8 *tmpBuf) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + hal_btcoex_BtInfoNotify(padapter, length, tmpBuf); +} + +void rtw_btcoex_BtMpRptNotify(PADAPTER padapter, u8 length, u8 *tmpBuf) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + if (padapter->registrypriv.mp_mode == 1) + return; + + hal_btcoex_BtMpRptNotify(padapter, length, tmpBuf); +} + +void rtw_btcoex_SuspendNotify(PADAPTER padapter, u8 state) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + hal_btcoex_SuspendNotify(padapter, state); +} + +void rtw_btcoex_HaltNotify(PADAPTER padapter) +{ + PHAL_DATA_TYPE pHalData; + u8 do_halt = 1; + + pHalData = GET_HAL_DATA(padapter); + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + do_halt = 0; + + if (_FALSE == padapter->bup) { + RTW_INFO(FUNC_ADPT_FMT ": bup=%d Skip!\n", + FUNC_ADPT_ARG(padapter), padapter->bup); + do_halt = 0; + } + + if (rtw_is_surprise_removed(padapter)) { + RTW_INFO(FUNC_ADPT_FMT ": bSurpriseRemoved=%s Skip!\n", + FUNC_ADPT_ARG(padapter), rtw_is_surprise_removed(padapter) ? "True" : "False"); + do_halt = 0; + } + + hal_btcoex_HaltNotify(padapter, do_halt); +} + +void rtw_btcoex_switchband_notify(u8 under_scan, u8 band_type) +{ + hal_btcoex_switchband_notify(under_scan, band_type); +} + +void rtw_btcoex_WlFwDbgInfoNotify(PADAPTER padapter, u8* tmpBuf, u8 length) +{ + hal_btcoex_WlFwDbgInfoNotify(padapter, tmpBuf, length); +} + +void rtw_btcoex_rx_rate_change_notify(PADAPTER padapter, u8 is_data_frame, u8 rate_id) +{ + hal_btcoex_rx_rate_change_notify(padapter, is_data_frame, rate_id); +} + +void rtw_btcoex_SwitchBtTRxMask(PADAPTER padapter) +{ + hal_btcoex_SwitchBtTRxMask(padapter); +} + +void rtw_btcoex_Switch(PADAPTER padapter, u8 enable) +{ + hal_btcoex_SetBTCoexist(padapter, enable); +} + +u8 rtw_btcoex_IsBtDisabled(PADAPTER padapter) +{ + return hal_btcoex_IsBtDisabled(padapter); +} + +void rtw_btcoex_Handler(PADAPTER padapter) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + + if (_FALSE == pHalData->EEPROMBluetoothCoexist) + return; + + hal_btcoex_Hanlder(padapter); +} + +s32 rtw_btcoex_IsBTCoexRejectAMPDU(PADAPTER padapter) +{ + s32 coexctrl; + + coexctrl = hal_btcoex_IsBTCoexRejectAMPDU(padapter); + + return coexctrl; +} + +s32 rtw_btcoex_IsBTCoexCtrlAMPDUSize(PADAPTER padapter) +{ + s32 coexctrl; + + coexctrl = hal_btcoex_IsBTCoexCtrlAMPDUSize(padapter); + + return coexctrl; +} + +u32 rtw_btcoex_GetAMPDUSize(PADAPTER padapter) +{ + u32 size; + + size = hal_btcoex_GetAMPDUSize(padapter); + + return size; +} + +void rtw_btcoex_SetManualControl(PADAPTER padapter, u8 manual) +{ + if (_TRUE == manual) + hal_btcoex_SetManualControl(padapter, _TRUE); + else + hal_btcoex_SetManualControl(padapter, _FALSE); +} + +void rtw_btcoex_set_policy_control(PADAPTER padapter, u8 btc_policy) +{ + hal_btcoex_set_policy_control(padapter, btc_policy); +} + +u8 rtw_btcoex_1Ant(PADAPTER padapter) +{ + return hal_btcoex_1Ant(padapter); +} + +u8 rtw_btcoex_IsBtControlLps(PADAPTER padapter) +{ + return hal_btcoex_IsBtControlLps(padapter); +} + +u8 rtw_btcoex_IsLpsOn(PADAPTER padapter) +{ + return hal_btcoex_IsLpsOn(padapter); +} + +u8 rtw_btcoex_RpwmVal(PADAPTER padapter) +{ + return hal_btcoex_RpwmVal(padapter); +} + +u8 rtw_btcoex_LpsVal(PADAPTER padapter) +{ + return hal_btcoex_LpsVal(padapter); +} + +u32 rtw_btcoex_GetRaMask(PADAPTER padapter) +{ + return hal_btcoex_GetRaMask(padapter); +} + +u8 rtw_btcoex_query_reduced_wl_pwr_lvl(PADAPTER padapter) +{ + return hal_btcoex_query_reduced_wl_pwr_lvl(padapter); +} + +void rtw_btcoex_set_reduced_wl_pwr_lvl(PADAPTER padapter, u8 val) +{ + hal_btcoex_set_reduced_wl_pwr_lvl(padapter, val); +} + +void rtw_btcoex_do_reduce_wl_pwr_lvl(PADAPTER padapter) +{ + hal_btcoex_do_reduce_wl_pwr_lvl(padapter); +} + +void rtw_btcoex_RecordPwrMode(PADAPTER padapter, u8 *pCmdBuf, u8 cmdLen) +{ + hal_btcoex_RecordPwrMode(padapter, pCmdBuf, cmdLen); +} + +void rtw_btcoex_DisplayBtCoexInfo(PADAPTER padapter, u8 *pbuf, u32 bufsize) +{ + hal_btcoex_DisplayBtCoexInfo(padapter, pbuf, bufsize); +} + +void rtw_btcoex_SetDBG(PADAPTER padapter, u32 *pDbgModule) +{ + hal_btcoex_SetDBG(padapter, pDbgModule); +} + +u32 rtw_btcoex_GetDBG(PADAPTER padapter, u8 *pStrBuf, u32 bufSize) +{ + return hal_btcoex_GetDBG(padapter, pStrBuf, bufSize); +} + +u8 rtw_btcoex_IncreaseScanDeviceNum(PADAPTER padapter) +{ + return hal_btcoex_IncreaseScanDeviceNum(padapter); +} + +u8 rtw_btcoex_IsBtLinkExist(PADAPTER padapter) +{ + return hal_btcoex_IsBtLinkExist(padapter); +} + +void rtw_btcoex_SetBtPatchVersion(PADAPTER padapter, u16 btHciVer, u16 btPatchVer) +{ + hal_btcoex_SetBtPatchVersion(padapter, btHciVer, btPatchVer); +} + +void rtw_btcoex_SetHciVersion(PADAPTER padapter, u16 hciVersion) +{ + hal_btcoex_SetHciVersion(padapter, hciVersion); +} + +void rtw_btcoex_StackUpdateProfileInfo(void) +{ + hal_btcoex_StackUpdateProfileInfo(); +} + +void rtw_btcoex_pta_off_on_notify(PADAPTER padapter, u8 bBTON) +{ + hal_btcoex_pta_off_on_notify(padapter, bBTON); +} + +#ifdef CONFIG_RF4CE_COEXIST +void rtw_btcoex_SetRf4ceLinkState(PADAPTER padapter, u8 state) +{ + hal_btcoex_set_rf4ce_link_state(state); +} + +u8 rtw_btcoex_GetRf4ceLinkState(PADAPTER padapter) +{ + return hal_btcoex_get_rf4ce_link_state(); +} +#endif + +/* ================================================== + * Below Functions are called by BT-Coex + * ================================================== */ +void rtw_btcoex_rx_ampdu_apply(PADAPTER padapter) +{ + rtw_rx_ampdu_apply(padapter); +} + +void rtw_btcoex_LPS_Enter(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrpriv; + u8 lpsVal; + + + pwrpriv = adapter_to_pwrctl(padapter); + + pwrpriv->bpower_saving = _TRUE; + lpsVal = rtw_btcoex_LpsVal(padapter); + rtw_set_ps_mode(padapter, PS_MODE_MIN, 0, lpsVal, "BTCOEX"); +} + +u8 rtw_btcoex_LPS_Leave(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrpriv; + + + pwrpriv = adapter_to_pwrctl(padapter); + + if (pwrpriv->pwr_mode != PS_MODE_ACTIVE) { + rtw_set_ps_mode(padapter, PS_MODE_ACTIVE, 0, 0, "BTCOEX"); + pwrpriv->bpower_saving = _FALSE; + } + + return _TRUE; +} + +u16 rtw_btcoex_btreg_read(PADAPTER padapter, u8 type, u16 addr, u32 *data) +{ + return hal_btcoex_btreg_read(padapter, type, addr, data); +} + +u16 rtw_btcoex_btreg_write(PADAPTER padapter, u8 type, u16 addr, u16 val) +{ + return hal_btcoex_btreg_write(padapter, type, addr, val); +} + +u16 rtw_btcoex_btset_testmode(PADAPTER padapter, u8 type) +{ + return hal_btcoex_btset_testode(padapter, type); +} + +u8 rtw_btcoex_get_reduce_wl_txpwr(PADAPTER padapter) +{ + return rtw_btcoex_query_reduced_wl_pwr_lvl(padapter); +} + +u8 rtw_btcoex_get_bt_coexist(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + return pHalData->EEPROMBluetoothCoexist; +} + +u8 rtw_btcoex_get_chip_type(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + return pHalData->EEPROMBluetoothType; +} + +u8 rtw_btcoex_get_pg_ant_num(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + return pHalData->EEPROMBluetoothAntNum == Ant_x2 ? 2 : 1; +} + +u8 rtw_btcoex_get_pg_single_ant_path(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + return pHalData->ant_path; +} + +u8 rtw_btcoex_get_pg_rfe_type(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + return pHalData->rfe_type; +} + +u8 rtw_btcoex_is_tfbga_package_type(PADAPTER padapter) +{ +#ifdef CONFIG_RTL8723B + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + if ((pHalData->PackageType == PACKAGE_TFBGA79) || (pHalData->PackageType == PACKAGE_TFBGA80) + || (pHalData->PackageType == PACKAGE_TFBGA90)) + return _TRUE; +#endif + + return _FALSE; +} + +u8 rtw_btcoex_get_ant_div_cfg(PADAPTER padapter) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + + return (pHalData->AntDivCfg == 0) ? _FALSE : _TRUE; +} + +/* ================================================== + * Below Functions are BT-Coex socket related function + * ================================================== */ + +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX +_adapter *pbtcoexadapter; /* = NULL; */ /* do not initialise globals to 0 or NULL */ +u8 rtw_btcoex_btinfo_cmd(_adapter *adapter, u8 *buf, u16 len) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + u8 *btinfo; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 res = _SUCCESS; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + btinfo = rtw_zmalloc(len); + if (btinfo == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = BTINFO_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = len; + pdrvextra_cmd_parm->pbuf = btinfo; + + _rtw_memcpy(btinfo, buf, len); + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + return res; +} + +u8 rtw_btcoex_send_event_to_BT(_adapter *padapter, u8 status, u8 event_code, u8 opcode_low, u8 opcode_high, u8 *dbg_msg) +{ + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + pEvent->EventCode = event_code; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = opcode_low; + pEvent->Data[2] = opcode_high; + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; +#if 0 + rtw_btcoex_dump_tx_msg((u8 *)pEvent, tx_event_length, dbg_msg); +#endif + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + + return status; +} + +/* +Ref: +Realtek Wi-Fi Driver +Host Controller Interface for +Bluetooth 3.0 + HS V1.4 2013/02/07 + +Window team code & BT team code + */ + + +u8 rtw_btcoex_parse_BT_info_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ +#define BT_INFO_LENGTH 8 + + u8 curPollEnable = pcmd[0]; + u8 curPollTime = pcmd[1]; + u8 btInfoReason = pcmd[2]; + u8 btInfoLen = pcmd[3]; + u8 btinfo[BT_INFO_LENGTH]; + + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + rtw_HCI_event *pEvent; + + /* RTW_INFO("%s\n",__func__); + RTW_INFO("current Poll Enable: %d, currrent Poll Time: %d\n",curPollEnable,curPollTime); + RTW_INFO("BT Info reason: %d, BT Info length: %d\n",btInfoReason,btInfoLen); + RTW_INFO("%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x\n" + ,pcmd[4],pcmd[5],pcmd[6],pcmd[7],pcmd[8],pcmd[9],pcmd[10],pcmd[11]);*/ + + _rtw_memset(btinfo, 0, BT_INFO_LENGTH); + +#if 1 + if (BT_INFO_LENGTH != btInfoLen) { + status = HCI_STATUS_INVALID_HCI_CMD_PARA_VALUE; + RTW_INFO("Error BT Info Length: %d\n", btInfoLen); + /* return _FAIL; */ + } else +#endif + { + if (0x1 == btInfoReason || 0x2 == btInfoReason) { + _rtw_memcpy(btinfo, &pcmd[4], btInfoLen); + btinfo[0] = btInfoReason; + rtw_btcoex_btinfo_cmd(padapter, btinfo, btInfoLen); + } else + RTW_INFO("Other BT info reason\n"); + } + + /* send complete event to BT */ + { + + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_BT_INFO_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_BT_INFO_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; +#if 0 + rtw_btcoex_dump_tx_msg((u8 *)pEvent, tx_event_length, "BT_info_event"); +#endif + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +u8 rtw_btcoex_parse_BT_patch_ver_info_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + u16 btPatchVer = 0x0, btHciVer = 0x0; + /* u16 *pU2tmp; */ + + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + + btHciVer = pcmd[0] | pcmd[1] << 8; + btPatchVer = pcmd[2] | pcmd[3] << 8; + + + RTW_INFO("%s, cmd:%02x %02x %02x %02x\n", __func__, pcmd[0] , pcmd[1] , pcmd[2] , pcmd[3]); + RTW_INFO("%s, HCI Ver:%d, Patch Ver:%d\n", __func__, btHciVer, btPatchVer); + + rtw_btcoex_SetBtPatchVersion(padapter, btHciVer, btPatchVer); + + + /* send complete event to BT */ + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_BT_PATCH_VERSION_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_BT_PATCH_VERSION_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; +#if 0 + rtw_btcoex_dump_tx_msg((u8 *)pEvent, tx_event_length, "BT_patch_event"); +#endif + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +u8 rtw_btcoex_parse_HCI_Ver_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + u16 hciver = pcmd[0] | pcmd[1] << 8; + + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + + struct bt_coex_info *pcoex_info = &padapter->coex_info; + PBT_MGNT pBtMgnt = &pcoex_info->BtMgnt; + pBtMgnt->ExtConfig.HCIExtensionVer = hciver; + RTW_INFO("%s, HCI Version: %d\n", __func__, pBtMgnt->ExtConfig.HCIExtensionVer); + if (pBtMgnt->ExtConfig.HCIExtensionVer < 4) { + status = HCI_STATUS_INVALID_HCI_CMD_PARA_VALUE; + RTW_INFO("%s, Version = %d, HCI Version < 4\n", __func__, pBtMgnt->ExtConfig.HCIExtensionVer); + } else + rtw_btcoex_SetHciVersion(padapter, hciver); + /* send complete event to BT */ + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_EXTENSION_VERSION_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_EXTENSION_VERSION_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } + +} + +u8 rtw_btcoex_parse_WIFI_scan_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + + struct bt_coex_info *pcoex_info = &padapter->coex_info; + PBT_MGNT pBtMgnt = &pcoex_info->BtMgnt; + pBtMgnt->ExtConfig.bEnableWifiScanNotify = pcmd[0]; + RTW_INFO("%s, bEnableWifiScanNotify: %d\n", __func__, pBtMgnt->ExtConfig.bEnableWifiScanNotify); + + /* send complete event to BT */ + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_ENABLE_WIFI_SCAN_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_ENABLE_WIFI_SCAN_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +u8 rtw_btcoex_parse_HCI_link_status_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + struct bt_coex_info *pcoex_info = &padapter->coex_info; + PBT_MGNT pBtMgnt = &pcoex_info->BtMgnt; + /* PBT_DBG pBtDbg=&padapter->MgntInfo.BtInfo.BtDbg; */ + u8 i, numOfHandle = 0, numOfAcl = 0; + u16 conHandle; + u8 btProfile, btCoreSpec, linkRole; + u8 *pTriple; + + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + + /* pBtDbg->dbgHciInfo.hciCmdCntLinkStatusNotify++; */ + /* RT_DISP_DATA(FIOCTL, IOCTL_BT_HCICMD_EXT, "LinkStatusNotify, Hex Data :\n", */ + /* &pHciCmd->Data[0], pHciCmd->Length); */ + + RTW_INFO("BTLinkStatusNotify\n"); + + /* Current only RTL8723 support this command. */ + /* pBtMgnt->bSupportProfile = TRUE; */ + pBtMgnt->bSupportProfile = _FALSE; + + pBtMgnt->ExtConfig.NumberOfACL = 0; + pBtMgnt->ExtConfig.NumberOfSCO = 0; + + numOfHandle = pcmd[0]; + /* RT_DISP(FIOCTL, IOCTL_BT_HCICMD_EXT, ("numOfHandle = 0x%x\n", numOfHandle)); */ + /* RT_DISP(FIOCTL, IOCTL_BT_HCICMD_EXT, ("HCIExtensionVer = %d\n", pBtMgnt->ExtConfig.HCIExtensionVer)); */ + RTW_INFO("numOfHandle = 0x%x\n", numOfHandle); + RTW_INFO("HCIExtensionVer = %d\n", pBtMgnt->ExtConfig.HCIExtensionVer); + + pTriple = &pcmd[1]; + for (i = 0; i < numOfHandle; i++) { + if (pBtMgnt->ExtConfig.HCIExtensionVer < 1) { + conHandle = *((u8 *)&pTriple[0]); + btProfile = pTriple[2]; + btCoreSpec = pTriple[3]; + if (BT_PROFILE_SCO == btProfile) + pBtMgnt->ExtConfig.NumberOfSCO++; + else { + pBtMgnt->ExtConfig.NumberOfACL++; + pBtMgnt->ExtConfig.aclLink[i].ConnectHandle = conHandle; + pBtMgnt->ExtConfig.aclLink[i].BTProfile = btProfile; + pBtMgnt->ExtConfig.aclLink[i].BTCoreSpec = btCoreSpec; + } + /* RT_DISP(FIOCTL, IOCTL_BT_HCICMD_EXT, */ + /* ("Connection_Handle=0x%x, BTProfile=%d, BTSpec=%d\n", */ + /* conHandle, btProfile, btCoreSpec)); */ + RTW_INFO("Connection_Handle=0x%x, BTProfile=%d, BTSpec=%d\n", conHandle, btProfile, btCoreSpec); + pTriple += 4; + } else if (pBtMgnt->ExtConfig.HCIExtensionVer >= 1) { + conHandle = *((u16 *)&pTriple[0]); + btProfile = pTriple[2]; + btCoreSpec = pTriple[3]; + linkRole = pTriple[4]; + if (BT_PROFILE_SCO == btProfile) + pBtMgnt->ExtConfig.NumberOfSCO++; + else { + pBtMgnt->ExtConfig.NumberOfACL++; + pBtMgnt->ExtConfig.aclLink[i].ConnectHandle = conHandle; + pBtMgnt->ExtConfig.aclLink[i].BTProfile = btProfile; + pBtMgnt->ExtConfig.aclLink[i].BTCoreSpec = btCoreSpec; + pBtMgnt->ExtConfig.aclLink[i].linkRole = linkRole; + } + /* RT_DISP(FIOCTL, IOCTL_BT_HCICMD_EXT, */ + RTW_INFO("Connection_Handle=0x%x, BTProfile=%d, BTSpec=%d, LinkRole=%d\n", + conHandle, btProfile, btCoreSpec, linkRole); + pTriple += 5; + } + } + rtw_btcoex_StackUpdateProfileInfo(); + + /* send complete event to BT */ + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_LINK_STATUS_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_LINK_STATUS_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } + + +} + +u8 rtw_btcoex_parse_HCI_BT_coex_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_BT_COEX_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_BT_COEX_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +u8 rtw_btcoex_parse_HCI_BT_operation_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + + RTW_INFO("%s, OP code: %d\n", __func__, pcmd[0]); + + switch (pcmd[0]) { + case HCI_BT_OP_NONE: + RTW_INFO("[bt operation] : Operation None!!\n"); + break; + case HCI_BT_OP_INQUIRY_START: + RTW_INFO("[bt operation] : Inquiry start!!\n"); + break; + case HCI_BT_OP_INQUIRY_FINISH: + RTW_INFO("[bt operation] : Inquiry finished!!\n"); + break; + case HCI_BT_OP_PAGING_START: + RTW_INFO("[bt operation] : Paging is started!!\n"); + break; + case HCI_BT_OP_PAGING_SUCCESS: + RTW_INFO("[bt operation] : Paging complete successfully!!\n"); + break; + case HCI_BT_OP_PAGING_UNSUCCESS: + RTW_INFO("[bt operation] : Paging complete unsuccessfully!!\n"); + break; + case HCI_BT_OP_PAIRING_START: + RTW_INFO("[bt operation] : Pairing start!!\n"); + break; + case HCI_BT_OP_PAIRING_FINISH: + RTW_INFO("[bt operation] : Pairing finished!!\n"); + break; + case HCI_BT_OP_BT_DEV_ENABLE: + RTW_INFO("[bt operation] : BT Device is enabled!!\n"); + break; + case HCI_BT_OP_BT_DEV_DISABLE: + RTW_INFO("[bt operation] : BT Device is disabled!!\n"); + break; + default: + RTW_INFO("[bt operation] : Unknown, error!!\n"); + break; + } + + /* send complete event to BT */ + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_BT_OPERATION_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_BT_OPERATION_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +u8 rtw_btcoex_parse_BT_AFH_MAP_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_BT_AFH_MAP_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_BT_AFH_MAP_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +u8 rtw_btcoex_parse_BT_register_val_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_BT_REGISTER_VALUE_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_BT_REGISTER_VALUE_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +u8 rtw_btcoex_parse_HCI_BT_abnormal_notify_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_BT_ABNORMAL_NOTIFY, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_BT_ABNORMAL_NOTIFY, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +u8 rtw_btcoex_parse_HCI_query_RF_status_cmd(_adapter *padapter, u8 *pcmd, u16 cmdlen) +{ + u8 localBuf[6] = ""; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + rtw_HCI_event *pEvent; + RTW_HCI_STATUS status = HCI_STATUS_SUCCESS; + + { + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + + pEvent->EventCode = HCI_EVENT_COMMAND_COMPLETE; + pEvent->Data[0] = 0x1; /* packet # */ + pEvent->Data[1] = HCIOPCODELOW(HCI_QUERY_RF_STATUS, OGF_EXTENSION); + pEvent->Data[2] = HCIOPCODEHIGHT(HCI_QUERY_RF_STATUS, OGF_EXTENSION); + len = len + 3; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + pRetPar[0] = status; /* status */ + + len++; + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; + + status = rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + return status; + /* bthci_IndicateEvent(Adapter, PPacketIrpEvent, len+2); */ + } +} + +/***************************************** +* HCI cmd format : +*| 15 - 0 | +*| OPcode (OCF|OGF<<10) | +*| 15 - 8 |7 - 0 | +*|Cmd para |Cmd para Length | +*|Cmd para...... | +******************************************/ + +/* bit 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 + * | OCF | OGF | */ +void rtw_btcoex_parse_hci_extend_cmd(_adapter *padapter, u8 *pcmd, u16 len, const u16 hci_OCF) +{ + + RTW_INFO("%s: OCF: %x\n", __func__, hci_OCF); + switch (hci_OCF) { + case HCI_EXTENSION_VERSION_NOTIFY: + RTW_INFO("HCI_EXTENSION_VERSION_NOTIFY\n"); + rtw_btcoex_parse_HCI_Ver_notify_cmd(padapter, pcmd, len); + break; + case HCI_LINK_STATUS_NOTIFY: + RTW_INFO("HCI_LINK_STATUS_NOTIFY\n"); + rtw_btcoex_parse_HCI_link_status_notify_cmd(padapter, pcmd, len); + break; + case HCI_BT_OPERATION_NOTIFY: + /* only for 8723a 2ant */ + RTW_INFO("HCI_BT_OPERATION_NOTIFY\n"); + rtw_btcoex_parse_HCI_BT_operation_notify_cmd(padapter, pcmd, len); + /* */ + break; + case HCI_ENABLE_WIFI_SCAN_NOTIFY: + RTW_INFO("HCI_ENABLE_WIFI_SCAN_NOTIFY\n"); + rtw_btcoex_parse_WIFI_scan_notify_cmd(padapter, pcmd, len); + break; + case HCI_QUERY_RF_STATUS: + /* only for 8723b 2ant */ + RTW_INFO("HCI_QUERY_RF_STATUS\n"); + rtw_btcoex_parse_HCI_query_RF_status_cmd(padapter, pcmd, len); + break; + case HCI_BT_ABNORMAL_NOTIFY: + RTW_INFO("HCI_BT_ABNORMAL_NOTIFY\n"); + rtw_btcoex_parse_HCI_BT_abnormal_notify_cmd(padapter, pcmd, len); + break; + case HCI_BT_INFO_NOTIFY: + RTW_INFO("HCI_BT_INFO_NOTIFY\n"); + rtw_btcoex_parse_BT_info_notify_cmd(padapter, pcmd, len); + break; + case HCI_BT_COEX_NOTIFY: + RTW_INFO("HCI_BT_COEX_NOTIFY\n"); + rtw_btcoex_parse_HCI_BT_coex_notify_cmd(padapter, pcmd, len); + break; + case HCI_BT_PATCH_VERSION_NOTIFY: + RTW_INFO("HCI_BT_PATCH_VERSION_NOTIFY\n"); + rtw_btcoex_parse_BT_patch_ver_info_cmd(padapter, pcmd, len); + break; + case HCI_BT_AFH_MAP_NOTIFY: + RTW_INFO("HCI_BT_AFH_MAP_NOTIFY\n"); + rtw_btcoex_parse_BT_AFH_MAP_notify_cmd(padapter, pcmd, len); + break; + case HCI_BT_REGISTER_VALUE_NOTIFY: + RTW_INFO("HCI_BT_REGISTER_VALUE_NOTIFY\n"); + rtw_btcoex_parse_BT_register_val_notify_cmd(padapter, pcmd, len); + break; + default: + RTW_INFO("ERROR!!! Unknown OCF: %x\n", hci_OCF); + break; + + } +} + +void rtw_btcoex_parse_hci_cmd(_adapter *padapter, u8 *pcmd, u16 len) +{ + u16 opcode = pcmd[0] | pcmd[1] << 8; + u16 hci_OGF = HCI_OGF(opcode); + u16 hci_OCF = HCI_OCF(opcode); + u8 cmdlen = len - 3; + u8 pare_len = pcmd[2]; + + RTW_INFO("%s OGF: %x,OCF: %x\n", __func__, hci_OGF, hci_OCF); + switch (hci_OGF) { + case OGF_EXTENSION: + RTW_INFO("HCI_EXTENSION_CMD_OGF\n"); + rtw_btcoex_parse_hci_extend_cmd(padapter, &pcmd[3], cmdlen, hci_OCF); + break; + default: + RTW_INFO("Other OGF: %x\n", hci_OGF); + break; + } +} + +u16 rtw_btcoex_parse_recv_data(u8 *msg, u8 msg_size) +{ + u8 cmp_msg1[32] = attend_ack; + u8 cmp_msg2[32] = leave_ack; + u8 cmp_msg3[32] = bt_leave; + u8 cmp_msg4[32] = invite_req; + u8 cmp_msg5[32] = attend_req; + u8 cmp_msg6[32] = invite_rsp; + u8 res = OTHER; + + if (_rtw_memcmp(cmp_msg1, msg, msg_size) == _TRUE) { + /*RTW_INFO("%s, msg:%s\n",__func__,msg);*/ + res = RX_ATTEND_ACK; + } else if (_rtw_memcmp(cmp_msg2, msg, msg_size) == _TRUE) { + /*RTW_INFO("%s, msg:%s\n",__func__,msg);*/ + res = RX_LEAVE_ACK; + } else if (_rtw_memcmp(cmp_msg3, msg, msg_size) == _TRUE) { + /*RTW_INFO("%s, msg:%s\n",__func__,msg);*/ + res = RX_BT_LEAVE; + } else if (_rtw_memcmp(cmp_msg4, msg, msg_size) == _TRUE) { + /*RTW_INFO("%s, msg:%s\n",__func__,msg);*/ + res = RX_INVITE_REQ; + } else if (_rtw_memcmp(cmp_msg5, msg, msg_size) == _TRUE) + res = RX_ATTEND_REQ; + else if (_rtw_memcmp(cmp_msg6, msg, msg_size) == _TRUE) + res = RX_INVITE_RSP; + else { + /*RTW_INFO("%s, %s\n", __func__, msg);*/ + res = OTHER; + } + + /*RTW_INFO("%s, res:%d\n", __func__, res);*/ + + return res; +} + +void rtw_btcoex_recvmsgbysocket(void *data) +{ + u8 recv_data[255]; + u8 tx_msg[255] = leave_ack; + u32 len = 0; + u16 recv_length = 0; + u16 parse_res = 0; +#if 0 + u8 para_len = 0, polling_enable = 0, poling_interval = 0, reason = 0, btinfo_len = 0; + u8 btinfo[BT_INFO_LEN] = {0}; +#endif + + struct bt_coex_info *pcoex_info = NULL; + struct sock *sk = NULL; + struct sk_buff *skb = NULL; + + /*RTW_INFO("%s\n",__func__);*/ + + if (pbtcoexadapter == NULL) { + RTW_INFO("%s: btcoexadapter NULL!\n", __func__); + return; + } + + pcoex_info = &pbtcoexadapter->coex_info; + sk = pcoex_info->sk_store; + + if (sk == NULL) { + RTW_INFO("%s: critical error when receive socket data!\n", __func__); + return; + } + + len = skb_queue_len(&sk->sk_receive_queue); + while (len > 0) { + skb = skb_dequeue(&sk->sk_receive_queue); + + /*important: cut the udp header from skb->data! header length is 8 byte*/ + recv_length = skb->len - 8; + _rtw_memset(recv_data, 0, sizeof(recv_data)); + _rtw_memcpy(recv_data, skb->data + 8, recv_length); + + parse_res = rtw_btcoex_parse_recv_data(recv_data, recv_length); +#if 0 + if (RX_ATTEND_ACK == parse_res) { + /* attend ack */ + pcoex_info->BT_attend = _TRUE; + RTW_INFO("RX_ATTEND_ACK!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + } else if (RX_ATTEND_REQ == parse_res) { + /* attend req from BT */ + pcoex_info->BT_attend = _TRUE; + RTW_INFO("RX_BT_ATTEND_REQ!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + rtw_btcoex_sendmsgbysocket(pbtcoexadapter, attend_ack, sizeof(attend_ack), _FALSE); + } else if (RX_INVITE_REQ == parse_res) { + /* invite req from BT */ + pcoex_info->BT_attend = _TRUE; + RTW_INFO("RX_INVITE_REQ!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + rtw_btcoex_sendmsgbysocket(pbtcoexadapter, invite_rsp, sizeof(invite_rsp), _FALSE); + } else if (RX_INVITE_RSP == parse_res) { + /* invite rsp */ + pcoex_info->BT_attend = _TRUE; + RTW_INFO("RX_INVITE_RSP!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + } else if (RX_LEAVE_ACK == parse_res) { + /* mean BT know wifi will leave */ + pcoex_info->BT_attend = _FALSE; + RTW_INFO("RX_LEAVE_ACK!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + } else if (RX_BT_LEAVE == parse_res) { + /* BT leave */ + rtw_btcoex_sendmsgbysocket(pbtcoexadapter, leave_ack, sizeof(leave_ack), _FALSE); /* no ack */ + pcoex_info->BT_attend = _FALSE; + RTW_INFO("RX_BT_LEAVE!sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + } else { + /* todo: check if recv data are really hci cmds */ + if (_TRUE == pcoex_info->BT_attend) + rtw_btcoex_parse_hci_cmd(pbtcoexadapter, recv_data, recv_length); + } +#endif + switch (parse_res) { + case RX_ATTEND_ACK: + /* attend ack */ + pcoex_info->BT_attend = _TRUE; + RTW_INFO("RX_ATTEND_ACK!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + rtw_btcoex_pta_off_on_notify(pbtcoexadapter, pcoex_info->BT_attend); + break; + + case RX_ATTEND_REQ: + pcoex_info->BT_attend = _TRUE; + RTW_INFO("RX_BT_ATTEND_REQ!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + rtw_btcoex_sendmsgbysocket(pbtcoexadapter, attend_ack, sizeof(attend_ack), _FALSE); + rtw_btcoex_pta_off_on_notify(pbtcoexadapter, pcoex_info->BT_attend); + break; + + case RX_INVITE_REQ: + /* invite req from BT */ + pcoex_info->BT_attend = _TRUE; + RTW_INFO("RX_INVITE_REQ!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + rtw_btcoex_sendmsgbysocket(pbtcoexadapter, invite_rsp, sizeof(invite_rsp), _FALSE); + rtw_btcoex_pta_off_on_notify(pbtcoexadapter, pcoex_info->BT_attend); + break; + + case RX_INVITE_RSP: + /*invite rsp*/ + pcoex_info->BT_attend = _TRUE; + RTW_INFO("RX_INVITE_RSP!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + rtw_btcoex_pta_off_on_notify(pbtcoexadapter, pcoex_info->BT_attend); + break; + + case RX_LEAVE_ACK: + /* mean BT know wifi will leave */ + pcoex_info->BT_attend = _FALSE; + RTW_INFO("RX_LEAVE_ACK!,sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + rtw_btcoex_pta_off_on_notify(pbtcoexadapter, pcoex_info->BT_attend); + break; + + case RX_BT_LEAVE: + /* BT leave */ + rtw_btcoex_sendmsgbysocket(pbtcoexadapter, leave_ack, sizeof(leave_ack), _FALSE); /* no ack */ + pcoex_info->BT_attend = _FALSE; + RTW_INFO("RX_BT_LEAVE!sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + rtw_btcoex_pta_off_on_notify(pbtcoexadapter, pcoex_info->BT_attend); + break; + + default: + if (_TRUE == pcoex_info->BT_attend) + rtw_btcoex_parse_hci_cmd(pbtcoexadapter, recv_data, recv_length); + else + RTW_INFO("ERROR!! BT is UP\n"); + break; + + } + + len--; + kfree_skb(skb); + } +} + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 15, 0)) + void rtw_btcoex_recvmsg_init(struct sock *sk_in, s32 bytes) +#else + void rtw_btcoex_recvmsg_init(struct sock *sk_in) +#endif +{ + struct bt_coex_info *pcoex_info = NULL; + + if (pbtcoexadapter == NULL) { + RTW_INFO("%s: btcoexadapter NULL\n", __func__); + return; + } + pcoex_info = &pbtcoexadapter->coex_info; + pcoex_info->sk_store = sk_in; + if (pcoex_info->btcoex_wq != NULL) + queue_delayed_work(pcoex_info->btcoex_wq, &pcoex_info->recvmsg_work, 0); + else + RTW_INFO("%s: BTCOEX workqueue NULL\n", __func__); +} + +u8 rtw_btcoex_sendmsgbysocket(_adapter *padapter, u8 *msg, u8 msg_size, bool force) +{ + u8 error; + struct msghdr udpmsg; + mm_segment_t oldfs; + struct iovec iov; + struct bt_coex_info *pcoex_info = &padapter->coex_info; + + /* RTW_INFO("%s: msg:%s, force:%s\n", __func__, msg, force == _TRUE?"TRUE":"FALSE"); */ + if (_FALSE == force) { + if (_FALSE == pcoex_info->BT_attend) { + RTW_INFO("TX Blocked: WiFi-BT disconnected\n"); + return _FAIL; + } + } + + iov.iov_base = (void *)msg; + iov.iov_len = msg_size; + udpmsg.msg_name = &pcoex_info->bt_sockaddr; + udpmsg.msg_namelen = sizeof(struct sockaddr_in); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) + /* referece:sock_xmit in kernel code + * WRITE for sock_sendmsg, READ for sock_recvmsg + * third parameter for msg_iovlen + * last parameter for iov_len + */ + iov_iter_init(&udpmsg.msg_iter, WRITE, &iov, 1, msg_size); +#else + udpmsg.msg_iov = &iov; + udpmsg.msg_iovlen = 1; +#endif + udpmsg.msg_control = NULL; + udpmsg.msg_controllen = 0; + udpmsg.msg_flags = MSG_DONTWAIT | MSG_NOSIGNAL; + oldfs = get_fs(); + set_fs(KERNEL_DS); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0)) + error = sock_sendmsg(pcoex_info->udpsock, &udpmsg); +#else + error = sock_sendmsg(pcoex_info->udpsock, &udpmsg, msg_size); +#endif + set_fs(oldfs); + if (error < 0) { + RTW_INFO("Error when sendimg msg, error:%d\n", error); + return _FAIL; + } else + return _SUCCESS; +} + +u8 rtw_btcoex_create_kernel_socket(_adapter *padapter) +{ + s8 kernel_socket_err; + u8 tx_msg[255] = attend_req; + struct bt_coex_info *pcoex_info = &padapter->coex_info; + s32 sock_reuse = 1; + u8 status = _FAIL; + + RTW_INFO("%s CONNECT_PORT %d\n", __func__, CONNECT_PORT); + + if (NULL == pcoex_info) { + RTW_INFO("coex_info: NULL\n"); + status = _FAIL; + } + + kernel_socket_err = sock_create(PF_INET, SOCK_DGRAM, 0, &pcoex_info->udpsock); + + if (kernel_socket_err < 0) { + RTW_INFO("Error during creation of socket error:%d\n", kernel_socket_err); + status = _FAIL; + } else { + _rtw_memset(&(pcoex_info->wifi_sockaddr), 0, sizeof(pcoex_info->wifi_sockaddr)); + pcoex_info->wifi_sockaddr.sin_family = AF_INET; + pcoex_info->wifi_sockaddr.sin_port = htons(CONNECT_PORT); + pcoex_info->wifi_sockaddr.sin_addr.s_addr = htonl(INADDR_LOOPBACK); + + _rtw_memset(&(pcoex_info->bt_sockaddr), 0, sizeof(pcoex_info->bt_sockaddr)); + pcoex_info->bt_sockaddr.sin_family = AF_INET; + pcoex_info->bt_sockaddr.sin_port = htons(CONNECT_PORT_BT); + pcoex_info->bt_sockaddr.sin_addr.s_addr = htonl(INADDR_LOOPBACK); + + pcoex_info->sk_store = NULL; + kernel_socket_err = pcoex_info->udpsock->ops->bind(pcoex_info->udpsock, (struct sockaddr *)&pcoex_info->wifi_sockaddr, + sizeof(pcoex_info->wifi_sockaddr)); + if (kernel_socket_err == 0) { + RTW_INFO("binding socket success\n"); + pcoex_info->udpsock->sk->sk_data_ready = rtw_btcoex_recvmsg_init; + pcoex_info->sock_open |= KERNEL_SOCKET_OK; + pcoex_info->BT_attend = _FALSE; + RTW_INFO("WIFI sending attend_req\n"); + rtw_btcoex_sendmsgbysocket(padapter, attend_req, sizeof(attend_req), _TRUE); + status = _SUCCESS; + } else { + pcoex_info->BT_attend = _FALSE; + sock_release(pcoex_info->udpsock); /* bind fail release socket */ + RTW_INFO("Error binding socket: %d\n", kernel_socket_err); + status = _FAIL; + } + + } + + return status; +} + +void rtw_btcoex_close_kernel_socket(_adapter *padapter) +{ + struct bt_coex_info *pcoex_info = &padapter->coex_info; + if (pcoex_info->sock_open & KERNEL_SOCKET_OK) { + RTW_INFO("release kernel socket\n"); + sock_release(pcoex_info->udpsock); + pcoex_info->sock_open &= ~(KERNEL_SOCKET_OK); + if (_TRUE == pcoex_info->BT_attend) + pcoex_info->BT_attend = _FALSE; + + RTW_INFO("sock_open:%d, BT_attend:%d\n", pcoex_info->sock_open, pcoex_info->BT_attend); + } +} + +void rtw_btcoex_init_socket(_adapter *padapter) +{ + + u8 is_invite = _FALSE; + struct bt_coex_info *pcoex_info = &padapter->coex_info; + RTW_INFO("%s\n", __func__); + if (_FALSE == pcoex_info->is_exist) { + _rtw_memset(pcoex_info, 0, sizeof(struct bt_coex_info)); + pcoex_info->btcoex_wq = create_workqueue("BTCOEX"); + INIT_DELAYED_WORK(&pcoex_info->recvmsg_work, + (void *)rtw_btcoex_recvmsgbysocket); + pbtcoexadapter = padapter; + /* We expect BT is off if BT don't send ack to wifi */ + RTW_INFO("We expect BT is off if BT send ack to wifi\n"); + rtw_btcoex_pta_off_on_notify(pbtcoexadapter, _FALSE); + if (rtw_btcoex_create_kernel_socket(padapter) == _SUCCESS) + pcoex_info->is_exist = _TRUE; + else { + pcoex_info->is_exist = _FALSE; + pbtcoexadapter = NULL; + } + + RTW_INFO("%s: pbtcoexadapter:%p, coex_info->is_exist: %s\n" + , __func__, pbtcoexadapter, pcoex_info->is_exist == _TRUE ? "TRUE" : "FALSE"); + } +} + +void rtw_btcoex_close_socket(_adapter *padapter) +{ + struct bt_coex_info *pcoex_info = &padapter->coex_info; + + RTW_INFO("%s--coex_info->is_exist: %s, pcoex_info->BT_attend:%s\n" + , __func__, pcoex_info->is_exist == _TRUE ? "TRUE" : "FALSE", pcoex_info->BT_attend == _TRUE ? "TRUE" : "FALSE"); + + if (_TRUE == pcoex_info->is_exist) { + if (_TRUE == pcoex_info->BT_attend) { + /*inform BT wifi leave*/ + rtw_btcoex_sendmsgbysocket(padapter, wifi_leave, sizeof(wifi_leave), _FALSE); + msleep(50); + } + + if (pcoex_info->btcoex_wq != NULL) { + flush_workqueue(pcoex_info->btcoex_wq); + destroy_workqueue(pcoex_info->btcoex_wq); + } + + rtw_btcoex_close_kernel_socket(padapter); + pbtcoexadapter = NULL; + pcoex_info->is_exist = _FALSE; + } +} + +void rtw_btcoex_dump_tx_msg(u8 *tx_msg, u8 len, u8 *msg_name) +{ + u8 i = 0; + RTW_INFO("======> Msg name: %s\n", msg_name); + for (i = 0; i < len; i++) + printk("%02x ", tx_msg[i]); + printk("\n"); + RTW_INFO("Msg name: %s <======\n", msg_name); +} + +/* Porting from Windows team */ +void rtw_btcoex_SendEventExtBtCoexControl(PADAPTER padapter, u8 bNeedDbgRsp, u8 dataLen, void *pData) +{ + u8 len = 0, tx_event_length = 0; + u8 localBuf[32] = ""; + u8 *pRetPar; + u8 opCode = 0; + u8 *pInBuf = (u8 *)pData; + u8 *pOpCodeContent; + rtw_HCI_event *pEvent; + + opCode = pInBuf[0]; + + RTW_INFO("%s, OPCode:%02x\n", __func__, opCode); + + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + /* len += bthci_ExtensionEventHeaderRtk(&localBuf[0], */ + /* HCI_EVENT_EXT_BT_COEX_CONTROL); */ + pEvent->EventCode = HCI_EVENT_EXTENSION_RTK; + pEvent->Data[0] = HCI_EVENT_EXT_BT_COEX_CONTROL; /* extension event code */ + len++; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + _rtw_memcpy(&pRetPar[0], pData, dataLen); + + len += dataLen; + + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; +#if 0 + rtw_btcoex_dump_tx_msg((u8 *)pEvent, tx_event_length, "BT COEX CONTROL", _FALSE); +#endif + rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + +} + +/* Porting from Windows team */ +void rtw_btcoex_SendEventExtBtInfoControl(PADAPTER padapter, u8 dataLen, void *pData) +{ + rtw_HCI_event *pEvent; + u8 *pRetPar; + u8 len = 0, tx_event_length = 0; + u8 localBuf[32] = ""; + + struct bt_coex_info *pcoex_info = &padapter->coex_info; + PBT_MGNT pBtMgnt = &pcoex_info->BtMgnt; + + /* RTW_INFO("%s\n",__func__);*/ + if (pBtMgnt->ExtConfig.HCIExtensionVer < 4) { /* not support */ + RTW_INFO("ERROR: HCIExtensionVer = %d, HCIExtensionVer<4 !!!!\n", pBtMgnt->ExtConfig.HCIExtensionVer); + return; + } + + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + /* len += bthci_ExtensionEventHeaderRtk(&localBuf[0], */ + /* HCI_EVENT_EXT_BT_INFO_CONTROL); */ + pEvent->EventCode = HCI_EVENT_EXTENSION_RTK; + pEvent->Data[0] = HCI_EVENT_EXT_BT_INFO_CONTROL; /* extension event code */ + len++; + + /* Return parameters starts from here */ + pRetPar = &pEvent->Data[len]; + _rtw_memcpy(&pRetPar[0], pData, dataLen); + + len += dataLen; + + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; +#if 0 + rtw_btcoex_dump_tx_msg((u8 *)pEvent, tx_event_length, "BT INFO CONTROL"); +#endif + rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); + +} + +void rtw_btcoex_SendScanNotify(PADAPTER padapter, u8 scanType) +{ + u8 len = 0, tx_event_length = 0; + u8 localBuf[7] = ""; + u8 *pRetPar; + u8 *pu1Temp; + rtw_HCI_event *pEvent; + struct bt_coex_info *pcoex_info = &padapter->coex_info; + PBT_MGNT pBtMgnt = &pcoex_info->BtMgnt; + + /* if(!pBtMgnt->BtOperationOn) + * return; */ + + pEvent = (rtw_HCI_event *)(&localBuf[0]); + + /* len += bthci_ExtensionEventHeaderRtk(&localBuf[0], + * HCI_EVENT_EXT_WIFI_SCAN_NOTIFY); */ + + pEvent->EventCode = HCI_EVENT_EXTENSION_RTK; + pEvent->Data[0] = HCI_EVENT_EXT_WIFI_SCAN_NOTIFY; /* extension event code */ + len++; + + /* Return parameters starts from here */ + /* pRetPar = &PPacketIrpEvent->Data[len]; */ + /* pu1Temp = (u8 *)&pRetPar[0]; */ + /* *pu1Temp = scanType; */ + pEvent->Data[len] = scanType; + len += 1; + + pEvent->Length = len; + + /* total tx event length + EventCode length + sizeof(length) */ + tx_event_length = pEvent->Length + 2; +#if 0 + rtw_btcoex_dump_tx_msg((u8 *)pEvent, tx_event_length, "WIFI SCAN OPERATION"); +#endif + rtw_btcoex_sendmsgbysocket(padapter, (u8 *)pEvent, tx_event_length, _FALSE); +} +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ +#endif /* CONFIG_BT_COEXIST */ + +void rtw_btcoex_set_ant_info(PADAPTER padapter) +{ +#ifdef CONFIG_BT_COEXIST + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + + if (hal->EEPROMBluetoothCoexist == _TRUE) { + u8 bMacPwrCtrlOn = _FALSE; + + rtw_btcoex_AntInfoSetting(padapter); + rtw_hal_get_hwreg(padapter, HW_VAR_APFM_ON_MAC, &bMacPwrCtrlOn); + if (bMacPwrCtrlOn == _TRUE) + rtw_btcoex_PowerOnSetting(padapter); + } + else +#endif + rtw_btcoex_wifionly_AntInfoSetting(padapter); +} + +void rtw_btcoex_connect_notify(PADAPTER padapter, u8 join_type) +{ +#ifdef CONFIG_BT_COEXIST + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + + if (pHalData->EEPROMBluetoothCoexist == _TRUE) + _rtw_btcoex_connect_notify(padapter, join_type ? _FALSE : _TRUE); + else +#endif /* CONFIG_BT_COEXIST */ + rtw_btcoex_wifionly_connect_notify(padapter); +} + diff --git a/core/rtw_btcoex_wifionly.c b/core/rtw_btcoex_wifionly.c new file mode 100644 index 0000000..d9872b0 --- /dev/null +++ b/core/rtw_btcoex_wifionly.c @@ -0,0 +1,47 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include +#include +#include + +void rtw_btcoex_wifionly_switchband_notify(PADAPTER padapter) +{ + hal_btcoex_wifionly_switchband_notify(padapter); +} + +void rtw_btcoex_wifionly_scan_notify(PADAPTER padapter) +{ + hal_btcoex_wifionly_scan_notify(padapter); +} + +void rtw_btcoex_wifionly_connect_notify(PADAPTER padapter) +{ + hal_btcoex_wifionly_connect_notify(padapter); +} + +void rtw_btcoex_wifionly_hw_config(PADAPTER padapter) +{ + hal_btcoex_wifionly_hw_config(padapter); +} + +void rtw_btcoex_wifionly_initialize(PADAPTER padapter) +{ + hal_btcoex_wifionly_initlizevariables(padapter); +} + +void rtw_btcoex_wifionly_AntInfoSetting(PADAPTER padapter) +{ + hal_btcoex_wifionly_AntInfoSetting(padapter); +} diff --git a/core/rtw_chplan.c b/core/rtw_chplan.c new file mode 100644 index 0000000..82b3671 --- /dev/null +++ b/core/rtw_chplan.c @@ -0,0 +1,2516 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_CHPLAN_C_ + +#include + +#define RTW_DOMAIN_MAP_VER "54" +#define RTW_DOMAIN_MAP_M_VER "g" +#define RTW_COUNTRY_MAP_VER "27" + +struct ch_list_t { + u8 *len_ch_attr; +}; + +#define CLA_2G_12_14_PASSIVE BIT0 + +#define CLA_5G_B1_PASSIVE BIT0 +#define CLA_5G_B2_PASSIVE BIT1 +#define CLA_5G_B3_PASSIVE BIT2 +#define CLA_5G_B4_PASSIVE BIT3 +#define CLA_5G_B2_DFS BIT4 +#define CLA_5G_B3_DFS BIT5 +#define CLA_5G_B4_DFS BIT6 + +#define CH_LIST_ENT(_len, arg...) \ + {.len_ch_attr = (u8[_len + 2]) {_len, ##arg}, } + +#define CH_LIST_LEN(_ch_list) (_ch_list.len_ch_attr[0]) +#define CH_LIST_CH(_ch_list, _i) (_ch_list.len_ch_attr[_i + 1]) +#define CH_LIST_ATTRIB(_ch_list) (_ch_list.len_ch_attr[CH_LIST_LEN(_ch_list) + 1]) + +enum rtw_chd_2g { + RTW_CHD_2G_00 = 0, + RTW_CHD_2G_01 = 1, + RTW_CHD_2G_02 = 2, + RTW_CHD_2G_03 = 3, + RTW_CHD_2G_04 = 4, + RTW_CHD_2G_05 = 5, + RTW_CHD_2G_06 = 6, + + RTW_CHD_2G_MAX, + RTW_CHD_2G_NULL = RTW_CHD_2G_00, +}; + +enum rtw_chd_5g { + RTW_CHD_5G_00 = 0, + RTW_CHD_5G_01 = 1, + RTW_CHD_5G_02 = 2, + RTW_CHD_5G_03 = 3, + RTW_CHD_5G_04 = 4, + RTW_CHD_5G_05 = 5, + RTW_CHD_5G_06 = 6, + RTW_CHD_5G_07 = 7, + RTW_CHD_5G_08 = 8, + RTW_CHD_5G_09 = 9, + RTW_CHD_5G_10 = 10, + RTW_CHD_5G_11 = 11, + RTW_CHD_5G_12 = 12, + RTW_CHD_5G_13 = 13, + RTW_CHD_5G_14 = 14, + RTW_CHD_5G_15 = 15, + RTW_CHD_5G_16 = 16, + RTW_CHD_5G_17 = 17, + RTW_CHD_5G_18 = 18, + RTW_CHD_5G_19 = 19, + RTW_CHD_5G_20 = 20, + RTW_CHD_5G_21 = 21, + RTW_CHD_5G_22 = 22, + RTW_CHD_5G_23 = 23, + RTW_CHD_5G_24 = 24, + RTW_CHD_5G_25 = 25, + RTW_CHD_5G_26 = 26, + RTW_CHD_5G_27 = 27, + RTW_CHD_5G_28 = 28, + RTW_CHD_5G_29 = 29, + RTW_CHD_5G_30 = 30, + RTW_CHD_5G_31 = 31, + RTW_CHD_5G_32 = 32, + RTW_CHD_5G_33 = 33, + RTW_CHD_5G_34 = 34, + RTW_CHD_5G_35 = 35, + RTW_CHD_5G_36 = 36, + RTW_CHD_5G_37 = 37, + RTW_CHD_5G_38 = 38, + RTW_CHD_5G_39 = 39, + RTW_CHD_5G_40 = 40, + RTW_CHD_5G_41 = 41, + RTW_CHD_5G_42 = 42, + RTW_CHD_5G_43 = 43, + RTW_CHD_5G_44 = 44, + RTW_CHD_5G_45 = 45, + RTW_CHD_5G_46 = 46, + RTW_CHD_5G_47 = 47, + RTW_CHD_5G_48 = 48, + RTW_CHD_5G_49 = 49, + RTW_CHD_5G_50 = 50, + RTW_CHD_5G_51 = 51, + + RTW_CHD_5G_MAX, + RTW_CHD_5G_NULL = RTW_CHD_5G_00, +}; + +static const struct ch_list_t rtw_channel_def_2g[] = { + /* 0, RTW_CHD_2G_00 */ CH_LIST_ENT(0, 0), + /* 1, RTW_CHD_2G_01 */ CH_LIST_ENT(13, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, CLA_2G_12_14_PASSIVE), + /* 2, RTW_CHD_2G_02 */ CH_LIST_ENT(13, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0), + /* 3, RTW_CHD_2G_03 */ CH_LIST_ENT(11, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0), + /* 4, RTW_CHD_2G_04 */ CH_LIST_ENT(14, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0), + /* 5, RTW_CHD_2G_05 */ CH_LIST_ENT(4, 10, 11, 12, 13, 0), + /* 6, RTW_CHD_2G_06 */ CH_LIST_ENT(14, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, CLA_2G_12_14_PASSIVE), +}; + +#if CONFIG_IEEE80211_BAND_5GHZ +static const struct ch_list_t rtw_channel_def_5g[] = { + /* 0, RTW_CHD_5G_00 */ CH_LIST_ENT(0, 0), + /* 1, RTW_CHD_5G_01 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 2, RTW_CHD_5G_02 */ CH_LIST_ENT(19, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 3, RTW_CHD_5G_03 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 4, RTW_CHD_5G_04 */ CH_LIST_ENT(22, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 5, RTW_CHD_5G_05 */ CH_LIST_ENT(19, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 149, 153, 157, 161, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 6, RTW_CHD_5G_06 */ CH_LIST_ENT(9, 36, 40, 44, 48, 149, 153, 157, 161, 165, 0), + /* 7, RTW_CHD_5G_07 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B2_DFS), + /* 8, RTW_CHD_5G_08 */ CH_LIST_ENT(12, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, CLA_5G_B2_DFS), + /* 9, RTW_CHD_5G_09 */ CH_LIST_ENT(5, 149, 153, 157, 161, 165, 0), + /* 10, RTW_CHD_5G_10 */ CH_LIST_ENT(8, 36, 40, 44, 48, 52, 56, 60, 64, CLA_5G_B2_DFS), + /* 11, RTW_CHD_5G_11 */ CH_LIST_ENT(11, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, CLA_5G_B3_DFS), + /* 12, RTW_CHD_5G_12 */ CH_LIST_ENT(16, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 13, RTW_CHD_5G_13 */ CH_LIST_ENT(8, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B2_DFS), + /* 14, RTW_CHD_5G_14 */ CH_LIST_ENT(4, 36, 40, 44, 48, 0), + /* 15, RTW_CHD_5G_15 */ CH_LIST_ENT(4, 149, 153, 157, 161, 0), + /* 16, RTW_CHD_5G_16 */ CH_LIST_ENT(11, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 0), + /* 17, RTW_CHD_5G_17 */ CH_LIST_ENT(16, 36, 40, 44, 48, 52, 56, 60, 64, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 18, RTW_CHD_5G_18 */ CH_LIST_ENT(17, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 19, RTW_CHD_5G_19 */ CH_LIST_ENT(16, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 20, RTW_CHD_5G_20 */ CH_LIST_ENT(20, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 21, RTW_CHD_5G_21 */ CH_LIST_ENT(11, 36, 40, 44, 48, 52, 56, 60, 64, 132, 136, 140, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 22, RTW_CHD_5G_22 */ CH_LIST_ENT(25, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 23, RTW_CHD_5G_23 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 24, RTW_CHD_5G_24 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE | CLA_5G_B4_PASSIVE), + /* 25, RTW_CHD_5G_25 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE), + /* 26, RTW_CHD_5G_26 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE), + /* 27, RTW_CHD_5G_27 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE), + /* 28, RTW_CHD_5G_28 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B2_PASSIVE), + /* 29, RTW_CHD_5G_29 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE), + /* 30, RTW_CHD_5G_30 */ CH_LIST_ENT(9, 36, 40, 44, 48, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B4_PASSIVE), + /* 31, RTW_CHD_5G_31 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE | CLA_5G_B4_PASSIVE), + /* 32, RTW_CHD_5G_32 */ CH_LIST_ENT(9, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B2_DFS), + /* 33, RTW_CHD_5G_33 */ CH_LIST_ENT(22, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 144, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 34, RTW_CHD_5G_34 */ CH_LIST_ENT(13, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B3_DFS), + /* 35, RTW_CHD_5G_35 */ CH_LIST_ENT(8, 100, 104, 108, 112, 116, 132, 136, 140, CLA_5G_B3_DFS), + /* 36, RTW_CHD_5G_36 */ CH_LIST_ENT(25, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B2_DFS | CLA_5G_B3_PASSIVE | CLA_5G_B3_DFS | CLA_5G_B4_PASSIVE), + /* 37, RTW_CHD_5G_37 */ CH_LIST_ENT(8, 36, 40, 44, 48, 52, 56, 60, 64, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE), + /* 38, RTW_CHD_5G_38 */ CH_LIST_ENT(16, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 39, RTW_CHD_5G_39 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_DFS | CLA_5G_B3_DFS | CLA_5G_B4_DFS), + /* 40, RTW_CHD_5G_40 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 41, RTW_CHD_5G_41 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS | CLA_5G_B4_PASSIVE), + /* 42, RTW_CHD_5G_42 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_DFS | CLA_5G_B3_DFS | CLA_5G_B4_PASSIVE), + /* 43, RTW_CHD_5G_43 */ CH_LIST_ENT(23, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE | CLA_5G_B4_PASSIVE), + /* 44, RTW_CHD_5G_44 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE | CLA_5G_B4_PASSIVE), + /* 45, RTW_CHD_5G_45 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B4_PASSIVE), + /* 46, RTW_CHD_5G_46 */ CH_LIST_ENT(12, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, CLA_5G_B2_PASSIVE), + /* 47, RTW_CHD_5G_47 */ CH_LIST_ENT(19, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE), + /* 48, RTW_CHD_5G_48 */ CH_LIST_ENT(20, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 49, RTW_CHD_5G_49 */ CH_LIST_ENT(17, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 50, RTW_CHD_5G_50 */ CH_LIST_ENT(17, 36, 40, 44, 48, 52, 56, 60, 64, 132, 136, 140, 144, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS), + /* 51, RTW_CHD_5G_51 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, CLA_5G_B2_DFS | CLA_5G_B3_DFS), +}; +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + +struct chplan_ent_t { + u8 regd_2g; /* value of REGULATION_TXPWR_LMT */ + u8 chd_2g; +#if CONFIG_IEEE80211_BAND_5GHZ + u8 regd_5g; /* value of REGULATION_TXPWR_LMT */ + u8 chd_5g; +#endif +}; + +#if CONFIG_IEEE80211_BAND_5GHZ +#define CHPLAN_ENT(_regd_2g, _chd_2g, _regd_5g, _chd_5g) {.regd_2g = _regd_2g, .chd_2g = _chd_2g, .regd_5g = _regd_5g, .chd_5g = _chd_5g} +#else +#define CHPLAN_ENT(_regd_2g, _chd_2g, _regd_5g, _chd_5g) {.regd_2g = _regd_2g, .chd_2g = _chd_2g} +#endif + +#define CHPLAN_ENT_NOT_DEFINED CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_NULL, TXPWR_LMT_NONE, RTW_CHD_5G_NULL) + +static const struct chplan_ent_t RTW_ChannelPlanMap[] = { + /* 0x00 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_49), + /* 0x01 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_50), + /* 0x02 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_03, TXPWR_LMT_ETSI, RTW_CHD_5G_07), + /* 0x03 */ CHPLAN_ENT(TXPWR_LMT_ACMA, RTW_CHD_2G_02, TXPWR_LMT_ACMA, RTW_CHD_5G_33), + /* 0x04 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_51), + /* 0x05 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x06 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x07 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x08 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x09 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x0A */ CHPLAN_ENT_NOT_DEFINED, + /* 0x0B */ CHPLAN_ENT_NOT_DEFINED, + /* 0x0C */ CHPLAN_ENT_NOT_DEFINED, + /* 0x0D */ CHPLAN_ENT_NOT_DEFINED, + /* 0x0E */ CHPLAN_ENT_NOT_DEFINED, + /* 0x0F */ CHPLAN_ENT_NOT_DEFINED, + /* 0x10 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x11 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x12 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x13 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x14 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x15 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x16 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x17 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x18 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x19 */ CHPLAN_ENT_NOT_DEFINED, + /* 0x1A */ CHPLAN_ENT_NOT_DEFINED, + /* 0x1B */ CHPLAN_ENT_NOT_DEFINED, + /* 0x1C */ CHPLAN_ENT_NOT_DEFINED, + /* 0x1D */ CHPLAN_ENT_NOT_DEFINED, + /* 0x1E */ CHPLAN_ENT_NOT_DEFINED, + /* 0x1F */ CHPLAN_ENT_NOT_DEFINED, + /* 0x20 */ CHPLAN_ENT(TXPWR_LMT_WW, RTW_CHD_2G_01, TXPWR_LMT_NONE, RTW_CHD_5G_00), + /* 0x21 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_NONE, RTW_CHD_5G_00), + /* 0x22 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_NONE, RTW_CHD_5G_00), + /* 0x23 */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_04, TXPWR_LMT_NONE, RTW_CHD_5G_00), + /* 0x24 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_05, TXPWR_LMT_NONE, RTW_CHD_5G_00), + /* 0x25 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_03), + /* 0x26 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_02), + /* 0x27 */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_04, TXPWR_LMT_MKK, RTW_CHD_5G_02), + /* 0x28 */ CHPLAN_ENT(TXPWR_LMT_KCC, RTW_CHD_2G_01, TXPWR_LMT_KCC, RTW_CHD_5G_05), + /* 0x29 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_06), + /* 0x2A */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_02, TXPWR_LMT_NONE, RTW_CHD_5G_00), + /* 0x2B */ CHPLAN_ENT(TXPWR_LMT_IC, RTW_CHD_2G_02, TXPWR_LMT_IC, RTW_CHD_5G_33), + /* 0x2C */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_02, TXPWR_LMT_NONE, RTW_CHD_5G_00), + /* 0x2D */ CHPLAN_ENT(TXPWR_LMT_CHILE, RTW_CHD_2G_01, TXPWR_LMT_CHILE, RTW_CHD_5G_22), + /* 0x2E */ CHPLAN_ENT(TXPWR_LMT_WW, RTW_CHD_2G_03, TXPWR_LMT_WW, RTW_CHD_5G_37), + /* 0x2F */ CHPLAN_ENT(TXPWR_LMT_CHILE, RTW_CHD_2G_01, TXPWR_LMT_CHILE, RTW_CHD_5G_38), + /* 0x30 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_07), + /* 0x31 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_08), + /* 0x32 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_09), + /* 0x33 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_10), + /* 0x34 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_01), + /* 0x35 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_03), + /* 0x36 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_04), + /* 0x37 */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_04, TXPWR_LMT_MKK, RTW_CHD_5G_10), + /* 0x38 */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_04, TXPWR_LMT_MKK, RTW_CHD_5G_11), + /* 0x39 */ CHPLAN_ENT(TXPWR_LMT_NCC, RTW_CHD_2G_03, TXPWR_LMT_NCC, RTW_CHD_5G_12), + /* 0x3A */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_02), + /* 0x3B */ CHPLAN_ENT(TXPWR_LMT_ACMA, RTW_CHD_2G_02, TXPWR_LMT_ACMA, RTW_CHD_5G_01), + /* 0x3C */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_10), + /* 0x3D */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_15), + /* 0x3E */ CHPLAN_ENT(TXPWR_LMT_KCC, RTW_CHD_2G_02, TXPWR_LMT_KCC, RTW_CHD_5G_03), + /* 0x3F */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_22), + /* 0x40 */ CHPLAN_ENT(TXPWR_LMT_NCC, RTW_CHD_2G_03, TXPWR_LMT_NCC, RTW_CHD_5G_13), + /* 0x41 */ CHPLAN_ENT(TXPWR_LMT_WW, RTW_CHD_2G_06, TXPWR_LMT_NONE, RTW_CHD_5G_00), + /* 0x42 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_14), + /* 0x43 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_06), + /* 0x44 */ CHPLAN_ENT(TXPWR_LMT_NCC, RTW_CHD_2G_03, TXPWR_LMT_NCC, RTW_CHD_5G_09), + /* 0x45 */ CHPLAN_ENT(TXPWR_LMT_ACMA, RTW_CHD_2G_01, TXPWR_LMT_ACMA, RTW_CHD_5G_01), + /* 0x46 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_15), + /* 0x47 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_10), + /* 0x48 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_07), + /* 0x49 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_06), + /* 0x4A */ CHPLAN_ENT(TXPWR_LMT_IC, RTW_CHD_2G_03, TXPWR_LMT_IC, RTW_CHD_5G_33), + /* 0x4B */ CHPLAN_ENT(TXPWR_LMT_KCC, RTW_CHD_2G_02, TXPWR_LMT_KCC, RTW_CHD_5G_22), + /* 0x4C */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_28), + /* 0x4D */ CHPLAN_ENT(TXPWR_LMT_MEXICO, RTW_CHD_2G_02, TXPWR_LMT_MEXICO, RTW_CHD_5G_01), + /* 0x4E */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_42), + /* 0x4F */ CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_00, TXPWR_LMT_MKK, RTW_CHD_5G_43), + /* 0x50 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_16), + /* 0x51 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_09), + /* 0x52 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_17), + /* 0x53 */ CHPLAN_ENT(TXPWR_LMT_NCC, RTW_CHD_2G_03, TXPWR_LMT_NCC, RTW_CHD_5G_18), + /* 0x54 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_15), + /* 0x55 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_01), + /* 0x56 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_19), + /* 0x57 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_20), + /* 0x58 */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_02, TXPWR_LMT_MKK, RTW_CHD_5G_14), + /* 0x59 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_21), + /* 0x5A */ CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_00, TXPWR_LMT_FCC, RTW_CHD_5G_44), + /* 0x5B */ CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_00, TXPWR_LMT_FCC, RTW_CHD_5G_45), + /* 0x5C */ CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_00, TXPWR_LMT_FCC, RTW_CHD_5G_43), + /* 0x5D */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_08), + /* 0x5E */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_03), + /* 0x5F */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_02, TXPWR_LMT_MKK, RTW_CHD_5G_47), + /* 0x60 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_09), + /* 0x61 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_02, TXPWR_LMT_FCC, RTW_CHD_5G_01), + /* 0x62 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_02, TXPWR_LMT_FCC, RTW_CHD_5G_03), + /* 0x63 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_23), + /* 0x64 */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_02, TXPWR_LMT_MKK, RTW_CHD_5G_24), + /* 0x65 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_24), + /* 0x66 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_27), + /* 0x67 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_25), + /* 0x68 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_02, TXPWR_LMT_FCC, RTW_CHD_5G_27), + /* 0x69 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_02, TXPWR_LMT_FCC, RTW_CHD_5G_25), + /* 0x6A */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_25), + /* 0x6B */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_29), + /* 0x6C */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_26), + /* 0x6D */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_02, TXPWR_LMT_FCC, RTW_CHD_5G_28), + /* 0x6E */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_25), + /* 0x6F */ CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_00, TXPWR_LMT_ETSI, RTW_CHD_5G_06), + /* 0x70 */ CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_00, TXPWR_LMT_ETSI, RTW_CHD_5G_30), + /* 0x71 */ CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_00, TXPWR_LMT_ETSI, RTW_CHD_5G_25), + /* 0x72 */ CHPLAN_ENT(TXPWR_LMT_NONE, RTW_CHD_2G_00, TXPWR_LMT_ETSI, RTW_CHD_5G_31), + /* 0x73 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_01), + /* 0x74 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_02, TXPWR_LMT_FCC, RTW_CHD_5G_19), + /* 0x75 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_32), + /* 0x76 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_02, TXPWR_LMT_FCC, RTW_CHD_5G_22), + /* 0x77 */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_01, TXPWR_LMT_ETSI, RTW_CHD_5G_34), + /* 0x78 */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_03, TXPWR_LMT_FCC, RTW_CHD_5G_35), + /* 0x79 */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_02, TXPWR_LMT_MKK, RTW_CHD_5G_02), + /* 0x7A */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_28), + /* 0x7B */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_46), + /* 0x7C */ CHPLAN_ENT(TXPWR_LMT_ETSI, RTW_CHD_2G_02, TXPWR_LMT_ETSI, RTW_CHD_5G_47), + /* 0x7D */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_04, TXPWR_LMT_MKK, RTW_CHD_5G_48), + /* 0x7E */ CHPLAN_ENT(TXPWR_LMT_MKK, RTW_CHD_2G_02, TXPWR_LMT_MKK, RTW_CHD_5G_48), + /* 0x7F */ CHPLAN_ENT(TXPWR_LMT_FCC, RTW_CHD_2G_01, TXPWR_LMT_FCC, RTW_CHD_5G_03), +}; + +const int RTW_ChannelPlanMap_size = sizeof(RTW_ChannelPlanMap) / sizeof(RTW_ChannelPlanMap[0]); + +u8 rtw_chplan_get_default_regd_2g(u8 id) +{ + return RTW_ChannelPlanMap[id].regd_2g; +} + +u8 rtw_chplan_get_default_regd_5g(u8 id) +{ +#if CONFIG_IEEE80211_BAND_5GHZ + return RTW_ChannelPlanMap[id].regd_5g; +#else + return TXPWR_LMT_NONE; +#endif +} + +u8 rtw_chplan_get_default_regd(u8 id) +{ + u8 regd_2g = rtw_chplan_get_default_regd_2g(id); + u8 regd_5g = rtw_chplan_get_default_regd_5g(id); + + if (regd_2g != TXPWR_LMT_NONE && regd_5g != TXPWR_LMT_NONE) { + if (regd_2g != regd_5g) + RTW_WARN("channel_plan:0x%02x, regd_2g:%u, regd_5g:%u not the same\n", id, regd_2g, regd_5g); + return regd_5g; + } + return regd_2g != TXPWR_LMT_NONE ? regd_2g : regd_5g; +} + +bool rtw_chplan_is_empty(u8 id) +{ + const struct chplan_ent_t *chplan_map = &RTW_ChannelPlanMap[id]; + + if (chplan_map->chd_2g == RTW_CHD_2G_NULL + #if CONFIG_IEEE80211_BAND_5GHZ + && chplan_map->chd_5g == RTW_CHD_5G_NULL + #endif + ) + return _TRUE; + + return _FALSE; +} + +bool rtw_is_channel_plan_valid(u8 id) +{ + return id < RTW_ChannelPlanMap_size && !rtw_chplan_is_empty(id); +} + +bool rtw_regsty_is_excl_chs(struct registry_priv *regsty, u8 ch) +{ + int i; + + for (i = 0; i < MAX_CHANNEL_NUM; i++) { + if (regsty->excl_chs[i] == 0) + break; + if (regsty->excl_chs[i] == ch) + return _TRUE; + } + return _FALSE; +} + +const char *_regd_src_str[] = { + [REGD_SRC_RTK_PRIV] = "RTK_PRIV", + [REGD_SRC_OS] = "OS", + [REGD_SRC_NUM] = "UNKNOWN", +}; + +static u8 init_channel_set_from_rtk_priv(_adapter *padapter, RT_CHANNEL_INFO *channel_set) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct registry_priv *regsty = adapter_to_regsty(padapter); + u8 ChannelPlan = rfctl->ChannelPlan; + u8 index, chanset_size = 0; + u8 b5GBand = _FALSE, b2_4GBand = _FALSE; + u8 ch, attrib; +#ifdef CONFIG_DFS_MASTER + int i; +#endif + + if (!rtw_is_channel_plan_valid(ChannelPlan)) { + RTW_ERR("ChannelPlan ID 0x%02X error !!!!!\n", ChannelPlan); + return chanset_size; + } + + _rtw_memset(channel_set, 0, sizeof(RT_CHANNEL_INFO) * MAX_CHANNEL_NUM); + + if (IsSupported24G(regsty->wireless_mode) && hal_chk_band_cap(padapter, BAND_CAP_2G)) + b2_4GBand = _TRUE; + + if (is_supported_5g(regsty->wireless_mode) && hal_chk_band_cap(padapter, BAND_CAP_5G)) + b5GBand = _TRUE; + + if (b2_4GBand == _FALSE && b5GBand == _FALSE) { + RTW_WARN("HW band_cap has no intersection with SW wireless_mode setting\n"); + return chanset_size; + } + + if (b2_4GBand) { + u8 chd_2g = RTW_ChannelPlanMap[ChannelPlan].chd_2g; + + attrib = CH_LIST_ATTRIB(rtw_channel_def_2g[chd_2g]); + + for (index = 0; index < CH_LIST_LEN(rtw_channel_def_2g[chd_2g]); index++) { + ch = CH_LIST_CH(rtw_channel_def_2g[chd_2g], index); + if (rtw_regsty_is_excl_chs(regsty, ch) == _TRUE) + continue; + + if (chanset_size >= MAX_CHANNEL_NUM) { + RTW_WARN("chset size can't exceed MAX_CHANNEL_NUM(%u)\n", MAX_CHANNEL_NUM); + break; + } + + channel_set[chanset_size].ChannelNum = ch; + + if (ch >= 12 && ch <= 14 && (attrib & CLA_2G_12_14_PASSIVE)) + channel_set[chanset_size].flags |= RTW_CHF_NO_IR; + + if (channel_set[chanset_size].flags & RTW_CHF_NO_IR) { + if (rfctl->country_ent || ch <= 11) + RTW_INFO("ch%u is PASSIVE\n", ch); + } + + chanset_size++; + } + } + +#if CONFIG_IEEE80211_BAND_5GHZ + if (b5GBand) { + bool dfs; + u8 chd_5g = RTW_ChannelPlanMap[ChannelPlan].chd_5g; + + attrib = CH_LIST_ATTRIB(rtw_channel_def_5g[chd_5g]); + + for (index = 0; index < CH_LIST_LEN(rtw_channel_def_5g[chd_5g]); index++) { + ch = CH_LIST_CH(rtw_channel_def_5g[chd_5g], index); + if (rtw_regsty_is_excl_chs(regsty, ch) == _TRUE) + continue; + dfs = (rtw_is_5g_band2(ch) && (attrib & CLA_5G_B2_DFS)) + || (rtw_is_5g_band3(ch) && (attrib & CLA_5G_B3_DFS)) + || (rtw_is_5g_band4(ch) && (attrib & CLA_5G_B4_DFS)); + #if !CONFIG_DFS + if (dfs) + continue; + #endif + + if (chanset_size >= MAX_CHANNEL_NUM) { + RTW_WARN("chset size can't exceed MAX_CHANNEL_NUM(%u)\n", MAX_CHANNEL_NUM); + break; + } + + channel_set[chanset_size].ChannelNum = ch; + + if ((rtw_is_5g_band1(ch) && (attrib & CLA_5G_B1_PASSIVE)) /* band1 passive */ + || (rtw_is_5g_band2(ch) && (attrib & CLA_5G_B2_PASSIVE)) /* band2 passive */ + || (rtw_is_5g_band3(ch) && (attrib & CLA_5G_B3_PASSIVE)) /* band3 passive */ + || (rtw_is_5g_band4(ch) && (attrib & CLA_5G_B4_PASSIVE)) /* band4 passive */ + ) + channel_set[chanset_size].flags |= RTW_CHF_NO_IR; + + if (dfs) + channel_set[chanset_size].flags |= RTW_CHF_DFS; + + if (channel_set[chanset_size].flags & RTW_CHF_NO_IR) { + if (rfctl->country_ent || (channel_set[chanset_size].flags & RTW_CHF_DFS)) + RTW_INFO("ch%u is PASSIVE%s\n", ch, dfs ? " DFS" : ""); + } + + chanset_size++; + } + } + + #ifdef CONFIG_DFS_MASTER + for (i = 0; i < chanset_size; i++) + channel_set[i].non_ocp_end_time = rtw_get_current_time(); + #endif +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + + if (chanset_size) + RTW_INFO(FUNC_ADPT_FMT" ChannelPlan ID:0x%02x, ch num:%d\n" + , FUNC_ADPT_ARG(padapter), ChannelPlan, chanset_size); + else + RTW_WARN(FUNC_ADPT_FMT" ChannelPlan ID:0x%02x, final chset has no channel\n" + , FUNC_ADPT_ARG(padapter), ChannelPlan); + + return chanset_size; +} + +u8 init_channel_set(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + if (rfctl->regd_src == REGD_SRC_RTK_PRIV) + return init_channel_set_from_rtk_priv(adapter, rfctl->channel_set); +#ifdef CONFIG_REGD_SRC_FROM_OS + else if (rfctl->regd_src == REGD_SRC_OS) + return rtw_os_init_channel_set(adapter, rfctl->channel_set); +#endif + else + rtw_warn_on(1); + + return 0; +} + +bool rtw_chset_is_dfs_range(struct _RT_CHANNEL_INFO *chset, u32 hi, u32 lo) +{ + u8 hi_ch = rtw_freq2ch(hi); + u8 lo_ch = rtw_freq2ch(lo); + int i; + + for (i = 0; i < MAX_CHANNEL_NUM && chset[i].ChannelNum != 0; i++){ + if (!(chset[i].flags & RTW_CHF_DFS)) + continue; + if (hi_ch > chset[i].ChannelNum && lo_ch < chset[i].ChannelNum) + return 1; + } + + return 0; +} + +bool rtw_chset_is_dfs_ch(struct _RT_CHANNEL_INFO *chset, u8 ch) +{ + int i; + + for (i = 0; i < MAX_CHANNEL_NUM && chset[i].ChannelNum != 0; i++){ + if (chset[i].ChannelNum == ch) + return chset[i].flags & RTW_CHF_DFS ? 1 : 0; + } + + return 0; +} + +bool rtw_chset_is_dfs_chbw(struct _RT_CHANNEL_INFO *chset, u8 ch, u8 bw, u8 offset) +{ + u32 hi, lo; + + if (!rtw_chbw_to_freq_range(ch, bw, offset, &hi, &lo)) + return 0; + + return rtw_chset_is_dfs_range(chset, hi, lo); +} + +u8 rtw_process_beacon_hint(_adapter *adapter, WLAN_BSSID_EX *bss) +{ +#ifndef RTW_CHPLAN_BEACON_HINT_NON_WORLD_WIDE +#define RTW_CHPLAN_BEACON_HINT_NON_WORLD_WIDE 0 +#endif + +#ifndef RTW_CHPLAN_BEACON_HINT_ON_2G_CH_1_11 +#define RTW_CHPLAN_BEACON_HINT_ON_2G_CH_1_11 0 +#endif + +#ifndef RTW_CHPLAN_BEACON_HINT_ON_DFS_CH +#define RTW_CHPLAN_BEACON_HINT_ON_DFS_CH 0 +#endif + + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + u8 ch = bss->Configuration.DSConfig; + int chset_idx = rtw_chset_search_ch(chset, ch); + u8 act_cnt = 0; + + if (chset_idx < 0) + goto exit; + + if ((chset[chset_idx].flags & RTW_CHF_NO_IR) + && (RTW_CHPLAN_BEACON_HINT_NON_WORLD_WIDE || !rfctl->country_ent || IS_ALPHA2_WORLDWIDE(rfctl->country_ent->alpha2)) + && (RTW_CHPLAN_BEACON_HINT_ON_2G_CH_1_11 || !(ch <= 11)) + && (RTW_CHPLAN_BEACON_HINT_ON_DFS_CH || !(chset[chset_idx].flags & RTW_CHF_DFS)) + ) { + RTW_INFO("%s: change ch:%d to active\n", __func__, ch); + chset[chset_idx].flags &= ~RTW_CHF_NO_IR; + act_cnt++; + } + +exit: + return act_cnt; +} + +const char *_rtw_dfs_regd_str[] = { + [RTW_DFS_REGD_NONE] = "NONE", + [RTW_DFS_REGD_FCC] = "FCC", + [RTW_DFS_REGD_MKK] = "MKK", + [RTW_DFS_REGD_ETSI] = "ETSI", +}; + +#ifdef CONFIG_80211AC_VHT +#define COUNTRY_CHPLAN_ASSIGN_EN_11AC(_val) , .en_11ac = (_val) +#else +#define COUNTRY_CHPLAN_ASSIGN_EN_11AC(_val) +#endif + +#define COUNTRY_CHPLAN_ENT(_alpha2, _chplan, _en_11ac) \ + {.alpha2 = (_alpha2), .chplan = (_chplan) \ + COUNTRY_CHPLAN_ASSIGN_EN_11AC(_en_11ac) \ + } + +#ifdef CONFIG_CUSTOMIZED_COUNTRY_CHPLAN_MAP + +#include "../platform/custom_country_chplan.h" + +#elif RTW_DEF_MODULE_REGULATORY_CERT + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8821AE_HMC_M2) /* 2013 certify */ +static const struct country_chplan RTL8821AE_HMC_M2_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x34, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x30, 1), + COUNTRY_CHPLAN_ENT("CN", 0x51, 1), + COUNTRY_CHPLAN_ENT("CO", 0x34, 1), + COUNTRY_CHPLAN_ENT("CR", 0x34, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x34, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x34, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x34, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x3D, 0), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x34, 1), + COUNTRY_CHPLAN_ENT("MY", 0x47, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x34, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x34, 1), + COUNTRY_CHPLAN_ENT("PE", 0x34, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x34, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x34, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TT", 0x76, 1), + COUNTRY_CHPLAN_ENT("TW", 0x39, 1), + COUNTRY_CHPLAN_ENT("UA", 0x36, 0), + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), + COUNTRY_CHPLAN_ENT("US", 0x34, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8821AU) /* 2014 certify */ +static const struct country_chplan RTL8821AU_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x34, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x3D, 0), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 0), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("TW", 0x39, 1), + COUNTRY_CHPLAN_ENT("UA", 0x36, 0), + COUNTRY_CHPLAN_ENT("US", 0x34, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8812AENF_NGFF) /* 2014 certify */ +static const struct country_chplan RTL8812AENF_NGFF_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("TW", 0x39, 1), + COUNTRY_CHPLAN_ENT("US", 0x34, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8812AEBT_HMC) /* 2013 certify */ +static const struct country_chplan RTL8812AEBT_HMC_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x34, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 0), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("TW", 0x39, 1), + COUNTRY_CHPLAN_ENT("UA", 0x36, 0), + COUNTRY_CHPLAN_ENT("US", 0x34, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8188EE_HMC_M2) /* 2012 certify */ +static const struct country_chplan RTL8188EE_HMC_M2_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AM", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AW", 0x34, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BB", 0x34, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BF", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BI", 0x26, 1), + COUNTRY_CHPLAN_ENT("BJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BN", 0x47, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x20, 1), + COUNTRY_CHPLAN_ENT("CD", 0x26, 1), + COUNTRY_CHPLAN_ENT("CF", 0x26, 1), + COUNTRY_CHPLAN_ENT("CG", 0x26, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), + COUNTRY_CHPLAN_ENT("CM", 0x26, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CO", 0x34, 1), + COUNTRY_CHPLAN_ENT("CR", 0x34, 1), + COUNTRY_CHPLAN_ENT("CV", 0x26, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x34, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x34, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("ET", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GA", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GD", 0x76, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GM", 0x26, 1), + COUNTRY_CHPLAN_ENT("GN", 0x26, 1), + COUNTRY_CHPLAN_ENT("GQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x34, 1), + COUNTRY_CHPLAN_ENT("GW", 0x26, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HT", 0x34, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x5D, 1), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LR", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("ML", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MU", 0x26, 1), + COUNTRY_CHPLAN_ENT("MW", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x34, 1), + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NE", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x34, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NP", 0x48, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x34, 1), + COUNTRY_CHPLAN_ENT("PE", 0x34, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x34, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x34, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("RW", 0x26, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SC", 0x34, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SL", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("TD", 0x26, 1), + COUNTRY_CHPLAN_ENT("TG", 0x26, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TT", 0x76, 1), + COUNTRY_CHPLAN_ENT("TW", 0x39, 1), + COUNTRY_CHPLAN_ENT("TZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), + COUNTRY_CHPLAN_ENT("US", 0x34, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("UZ", 0x47, 1), + COUNTRY_CHPLAN_ENT("VC", 0x34, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZM", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8723BE_HMC_M2) /* 2013 certify */ +static const struct country_chplan RTL8723BE_HMC_M2_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AM", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AO", 0x47, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AW", 0x34, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BF", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BI", 0x26, 1), + COUNTRY_CHPLAN_ENT("BJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BS", 0x34, 1), + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x20, 1), + COUNTRY_CHPLAN_ENT("CD", 0x26, 1), + COUNTRY_CHPLAN_ENT("CF", 0x26, 1), + COUNTRY_CHPLAN_ENT("CG", 0x26, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), + COUNTRY_CHPLAN_ENT("CM", 0x26, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CO", 0x34, 1), + COUNTRY_CHPLAN_ENT("CR", 0x34, 1), + COUNTRY_CHPLAN_ENT("CV", 0x26, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x34, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x34, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("ET", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GA", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GD", 0x76, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GM", 0x26, 1), + COUNTRY_CHPLAN_ENT("GQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x34, 1), + COUNTRY_CHPLAN_ENT("GW", 0x26, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x5D, 1), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LR", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MG", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("ML", 0x26, 1), + COUNTRY_CHPLAN_ENT("MR", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MU", 0x26, 1), + COUNTRY_CHPLAN_ENT("MW", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x34, 1), + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NE", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x34, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NP", 0x48, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x34, 1), + COUNTRY_CHPLAN_ENT("PE", 0x34, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x34, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x34, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("RW", 0x26, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SL", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("SZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("TD", 0x26, 1), + COUNTRY_CHPLAN_ENT("TG", 0x26, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TT", 0x76, 1), + COUNTRY_CHPLAN_ENT("TW", 0x39, 1), + COUNTRY_CHPLAN_ENT("TZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), + COUNTRY_CHPLAN_ENT("US", 0x34, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("UZ", 0x47, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZM", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8723BS_NGFF1216) /* 2014 certify */ +static const struct country_chplan RTL8723BS_NGFF1216_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AO", 0x47, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BB", 0x34, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x20, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CO", 0x34, 1), + COUNTRY_CHPLAN_ENT("CR", 0x34, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x34, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x34, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x34, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HT", 0x34, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x5D, 1), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("MQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x34, 1), + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x34, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NP", 0x48, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x34, 1), + COUNTRY_CHPLAN_ENT("PE", 0x34, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x34, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x34, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TT", 0x76, 1), + COUNTRY_CHPLAN_ENT("TW", 0x39, 1), + COUNTRY_CHPLAN_ENT("TZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), + COUNTRY_CHPLAN_ENT("US", 0x34, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("UZ", 0x47, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("YE", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8192EEBT_HMC_M2) /* 2013 certify */ +static const struct country_chplan RTL8192EEBT_HMC_M2_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AM", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AO", 0x47, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AW", 0x34, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BF", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BI", 0x26, 1), + COUNTRY_CHPLAN_ENT("BJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x20, 1), + COUNTRY_CHPLAN_ENT("CD", 0x26, 1), + COUNTRY_CHPLAN_ENT("CF", 0x26, 1), + COUNTRY_CHPLAN_ENT("CG", 0x26, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), + COUNTRY_CHPLAN_ENT("CM", 0x26, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CO", 0x34, 1), + COUNTRY_CHPLAN_ENT("CR", 0x34, 1), + COUNTRY_CHPLAN_ENT("CV", 0x26, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x34, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x34, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("EH", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("ET", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GA", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GD", 0x76, 1), + COUNTRY_CHPLAN_ENT("GF", 0x26, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GM", 0x26, 1), + COUNTRY_CHPLAN_ENT("GQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x34, 1), + COUNTRY_CHPLAN_ENT("GW", 0x26, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x5D, 1), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LR", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("ML", 0x26, 1), + COUNTRY_CHPLAN_ENT("MR", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MU", 0x26, 1), + COUNTRY_CHPLAN_ENT("MW", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x34, 1), + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NE", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x34, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NP", 0x48, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x34, 1), + COUNTRY_CHPLAN_ENT("PE", 0x34, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x34, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x34, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("RW", 0x26, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SC", 0x34, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SL", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("ST", 0x34, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("TD", 0x26, 1), + COUNTRY_CHPLAN_ENT("TF", 0x26, 1), + COUNTRY_CHPLAN_ENT("TG", 0x26, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TT", 0x76, 1), + COUNTRY_CHPLAN_ENT("TW", 0x39, 1), + COUNTRY_CHPLAN_ENT("TZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), + COUNTRY_CHPLAN_ENT("US", 0x34, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("UZ", 0x47, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("YT", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZM", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8723DE_NGFF1630) /* 2016 certify */ +static const struct country_chplan RTL8723DE_NGFF1630_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x2A, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CO", 0x76, 1), + COUNTRY_CHPLAN_ENT("CR", 0x76, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x76, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x76, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x61, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x5D, 1), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("KZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x34, 1), + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NA", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x76, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x76, 1), + COUNTRY_CHPLAN_ENT("PE", 0x76, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x76, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x76, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TT", 0x76, 1), + COUNTRY_CHPLAN_ENT("TW", 0x76, 1), + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), + COUNTRY_CHPLAN_ENT("US", 0x76, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8822BE) /* 2016 certify */ +static const struct country_chplan RTL8822BE_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AM", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AO", 0x47, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BB", 0x76, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BF", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BI", 0x26, 1), + COUNTRY_CHPLAN_ENT("BJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BM", 0x76, 1), + COUNTRY_CHPLAN_ENT("BN", 0x47, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BS", 0x76, 1), + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x2B, 1), + COUNTRY_CHPLAN_ENT("CD", 0x26, 1), + COUNTRY_CHPLAN_ENT("CF", 0x26, 1), + COUNTRY_CHPLAN_ENT("CG", 0x26, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), + COUNTRY_CHPLAN_ENT("CM", 0x26, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CO", 0x76, 1), + COUNTRY_CHPLAN_ENT("CR", 0x76, 1), + COUNTRY_CHPLAN_ENT("CV", 0x26, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x76, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x76, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("EH", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FJ", 0x76, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GA", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GE", 0x26, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GI", 0x26, 1), + COUNTRY_CHPLAN_ENT("GL", 0x26, 1), + COUNTRY_CHPLAN_ENT("GM", 0x26, 1), + COUNTRY_CHPLAN_ENT("GN", 0x26, 1), + COUNTRY_CHPLAN_ENT("GP", 0x26, 1), + COUNTRY_CHPLAN_ENT("GQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x61, 1), + COUNTRY_CHPLAN_ENT("GU", 0x76, 1), + COUNTRY_CHPLAN_ENT("GW", 0x26, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HT", 0x76, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x3D, 0), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("KZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LR", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MG", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("ML", 0x26, 1), + COUNTRY_CHPLAN_ENT("MO", 0x35, 1), + COUNTRY_CHPLAN_ENT("MQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("MR", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MU", 0x26, 1), + COUNTRY_CHPLAN_ENT("MW", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x4D, 1), + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NA", 0x26, 1), + COUNTRY_CHPLAN_ENT("NE", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x76, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NP", 0x48, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x76, 1), + COUNTRY_CHPLAN_ENT("PE", 0x76, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x76, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x76, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SC", 0x76, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SL", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("ST", 0x76, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("TD", 0x26, 1), + COUNTRY_CHPLAN_ENT("TF", 0x26, 1), + COUNTRY_CHPLAN_ENT("TG", 0x26, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TT", 0x76, 1), + COUNTRY_CHPLAN_ENT("TW", 0x76, 1), + COUNTRY_CHPLAN_ENT("TZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), + COUNTRY_CHPLAN_ENT("US", 0x76, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("UZ", 0x47, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("YT", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZM", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8821CE) /* 2016 certify */ +static const struct country_chplan RTL8821CE_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AM", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AO", 0x47, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BB", 0x76, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BF", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BI", 0x26, 1), + COUNTRY_CHPLAN_ENT("BJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BM", 0x76, 1), + COUNTRY_CHPLAN_ENT("BN", 0x47, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BS", 0x76, 1), + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x2B, 1), + COUNTRY_CHPLAN_ENT("CD", 0x26, 1), + COUNTRY_CHPLAN_ENT("CF", 0x26, 1), + COUNTRY_CHPLAN_ENT("CG", 0x26, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), + COUNTRY_CHPLAN_ENT("CM", 0x26, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CO", 0x76, 1), + COUNTRY_CHPLAN_ENT("CR", 0x76, 1), + COUNTRY_CHPLAN_ENT("CV", 0x26, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x76, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x76, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("EH", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("ET", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FJ", 0x76, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GA", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GE", 0x26, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GI", 0x26, 1), + COUNTRY_CHPLAN_ENT("GL", 0x26, 1), + COUNTRY_CHPLAN_ENT("GM", 0x26, 1), + COUNTRY_CHPLAN_ENT("GN", 0x26, 1), + COUNTRY_CHPLAN_ENT("GP", 0x26, 1), + COUNTRY_CHPLAN_ENT("GQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x61, 1), + COUNTRY_CHPLAN_ENT("GU", 0x76, 1), + COUNTRY_CHPLAN_ENT("GW", 0x26, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HT", 0x76, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("ID", 0x3D, 0), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x28, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("KZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LR", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MG", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("ML", 0x26, 1), + COUNTRY_CHPLAN_ENT("MO", 0x35, 1), + COUNTRY_CHPLAN_ENT("MQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("MR", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MU", 0x26, 1), + COUNTRY_CHPLAN_ENT("MW", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x4D, 1), + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NA", 0x26, 1), + COUNTRY_CHPLAN_ENT("NE", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x76, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NP", 0x48, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x76, 1), + COUNTRY_CHPLAN_ENT("PE", 0x76, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x76, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x76, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SC", 0x76, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SL", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("ST", 0x76, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("TD", 0x26, 1), + COUNTRY_CHPLAN_ENT("TF", 0x26, 1), + COUNTRY_CHPLAN_ENT("TG", 0x26, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TW", 0x76, 1), + COUNTRY_CHPLAN_ENT("TZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), + COUNTRY_CHPLAN_ENT("US", 0x76, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("UZ", 0x47, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("YT", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZM", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +#if (RTW_DEF_MODULE_REGULATORY_CERT & RTW_MODULE_RTL8822CE) /* 2018 certify */ +static const struct country_chplan RTL8822CE_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), + COUNTRY_CHPLAN_ENT("AM", 0x26, 1), + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), + COUNTRY_CHPLAN_ENT("AO", 0x47, 1), + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), + COUNTRY_CHPLAN_ENT("AW", 0x76, 1), + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), + COUNTRY_CHPLAN_ENT("BB", 0x76, 1), + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), + COUNTRY_CHPLAN_ENT("BF", 0x26, 1), + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), + COUNTRY_CHPLAN_ENT("BI", 0x26, 1), + COUNTRY_CHPLAN_ENT("BJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("BM", 0x76, 1), + COUNTRY_CHPLAN_ENT("BN", 0x47, 1), + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), + COUNTRY_CHPLAN_ENT("BS", 0x76, 1), + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CA", 0x2B, 1), + COUNTRY_CHPLAN_ENT("CD", 0x26, 1), + COUNTRY_CHPLAN_ENT("CF", 0x26, 1), + COUNTRY_CHPLAN_ENT("CG", 0x26, 1), + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), + COUNTRY_CHPLAN_ENT("CM", 0x26, 1), + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), + COUNTRY_CHPLAN_ENT("CO", 0x76, 1), + COUNTRY_CHPLAN_ENT("CR", 0x76, 1), + COUNTRY_CHPLAN_ENT("CV", 0x26, 1), + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), + COUNTRY_CHPLAN_ENT("DJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), + COUNTRY_CHPLAN_ENT("DO", 0x76, 1), + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), + COUNTRY_CHPLAN_ENT("EC", 0x76, 1), + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), + COUNTRY_CHPLAN_ENT("EH", 0x47, 1), + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), + COUNTRY_CHPLAN_ENT("ET", 0x26, 1), + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), + COUNTRY_CHPLAN_ENT("FJ", 0x76, 1), + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GA", 0x26, 1), + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), + COUNTRY_CHPLAN_ENT("GE", 0x26, 1), + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), + COUNTRY_CHPLAN_ENT("GI", 0x26, 1), + COUNTRY_CHPLAN_ENT("GL", 0x26, 1), + COUNTRY_CHPLAN_ENT("GM", 0x26, 1), + COUNTRY_CHPLAN_ENT("GN", 0x26, 1), + COUNTRY_CHPLAN_ENT("GP", 0x26, 1), + COUNTRY_CHPLAN_ENT("GQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), + COUNTRY_CHPLAN_ENT("GT", 0x61, 1), + COUNTRY_CHPLAN_ENT("GU", 0x76, 1), + COUNTRY_CHPLAN_ENT("GW", 0x26, 1), + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), + COUNTRY_CHPLAN_ENT("HT", 0x76, 1), + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), + COUNTRY_CHPLAN_ENT("KM", 0x26, 1), + COUNTRY_CHPLAN_ENT("KR", 0x4B, 1), + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), + COUNTRY_CHPLAN_ENT("KZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), + COUNTRY_CHPLAN_ENT("LR", 0x26, 1), + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), + COUNTRY_CHPLAN_ENT("MG", 0x26, 1), + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), + COUNTRY_CHPLAN_ENT("ML", 0x26, 1), + COUNTRY_CHPLAN_ENT("MO", 0x35, 1), + COUNTRY_CHPLAN_ENT("MQ", 0x26, 1), + COUNTRY_CHPLAN_ENT("MR", 0x26, 1), + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), + COUNTRY_CHPLAN_ENT("MU", 0x26, 1), + COUNTRY_CHPLAN_ENT("MW", 0x26, 1), + COUNTRY_CHPLAN_ENT("MX", 0x4D, 1), + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("NA", 0x26, 1), + COUNTRY_CHPLAN_ENT("NE", 0x26, 1), + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), + COUNTRY_CHPLAN_ENT("NI", 0x76, 1), + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), + COUNTRY_CHPLAN_ENT("NP", 0x48, 1), + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), + COUNTRY_CHPLAN_ENT("PA", 0x76, 1), + COUNTRY_CHPLAN_ENT("PE", 0x76, 1), + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), + COUNTRY_CHPLAN_ENT("PR", 0x76, 1), + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), + COUNTRY_CHPLAN_ENT("PY", 0x76, 1), + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), + COUNTRY_CHPLAN_ENT("SC", 0x76, 1), + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), + COUNTRY_CHPLAN_ENT("SL", 0x26, 1), + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), + COUNTRY_CHPLAN_ENT("ST", 0x76, 1), + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), + COUNTRY_CHPLAN_ENT("SZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("TD", 0x26, 1), + COUNTRY_CHPLAN_ENT("TF", 0x26, 1), + COUNTRY_CHPLAN_ENT("TG", 0x26, 1), + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), + COUNTRY_CHPLAN_ENT("TJ", 0x26, 1), + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), + COUNTRY_CHPLAN_ENT("TW", 0x76, 1), + COUNTRY_CHPLAN_ENT("TZ", 0x26, 1), + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), + COUNTRY_CHPLAN_ENT("US", 0x76, 1), + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), + COUNTRY_CHPLAN_ENT("UZ", 0x47, 1), + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), + COUNTRY_CHPLAN_ENT("YT", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), + COUNTRY_CHPLAN_ENT("ZM", 0x26, 1), + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), +}; +#endif + +/** + * rtw_def_module_country_chplan_map - + * @hal_map: returned map + * @return: size of map + */ +static u16 rtw_def_module_country_chplan_map(const struct country_chplan **hal_map) +{ + u16 hal_map_sz = 0; + + /* TODO: runtime selection for multi driver */ +#if (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8821AE_HMC_M2) + *hal_map = RTL8821AE_HMC_M2_country_chplan_map; + hal_map_sz = sizeof(RTL8821AE_HMC_M2_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8821AU) + *hal_map = RTL8821AU_country_chplan_map; + hal_map_sz = sizeof(RTL8821AU_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8812AENF_NGFF) + *hal_map = RTL8812AENF_NGFF_country_chplan_map; + hal_map_sz = sizeof(RTL8812AENF_NGFF_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8812AEBT_HMC) + *hal_map = RTL8812AEBT_HMC_country_chplan_map; + hal_map_sz = sizeof(RTL8812AEBT_HMC_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8188EE_HMC_M2) + *hal_map = RTL8188EE_HMC_M2_country_chplan_map; + hal_map_sz = sizeof(RTL8188EE_HMC_M2_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8723BE_HMC_M2) + *hal_map = RTL8723BE_HMC_M2_country_chplan_map; + hal_map_sz = sizeof(RTL8723BE_HMC_M2_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8723BS_NGFF1216) + *hal_map = RTL8723BS_NGFF1216_country_chplan_map; + hal_map_sz = sizeof(RTL8723BS_NGFF1216_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8192EEBT_HMC_M2) + *hal_map = RTL8192EEBT_HMC_M2_country_chplan_map; + hal_map_sz = sizeof(RTL8192EEBT_HMC_M2_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8723DE_NGFF1630) + *hal_map = RTL8723DE_NGFF1630_country_chplan_map; + hal_map_sz = sizeof(RTL8723DE_NGFF1630_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8822BE) + *hal_map = RTL8822BE_country_chplan_map; + hal_map_sz = sizeof(RTL8822BE_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8821CE) + *hal_map = RTL8821CE_country_chplan_map; + hal_map_sz = sizeof(RTL8821CE_country_chplan_map) / sizeof(struct country_chplan); +#elif (RTW_DEF_MODULE_REGULATORY_CERT == RTW_MODULE_RTL8822CE) + *hal_map = RTL8822CE_country_chplan_map; + hal_map_sz = sizeof(RTL8822CE_country_chplan_map) / sizeof(struct country_chplan); +#endif + + return hal_map_sz; +} +#else + +static const struct country_chplan country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("AD", 0x26, 1), /* Andorra */ + COUNTRY_CHPLAN_ENT("AE", 0x35, 1), /* United Arab Emirates */ + COUNTRY_CHPLAN_ENT("AF", 0x42, 1), /* Afghanistan */ + COUNTRY_CHPLAN_ENT("AG", 0x76, 1), /* Antigua & Barbuda */ + COUNTRY_CHPLAN_ENT("AI", 0x26, 1), /* Anguilla(UK) */ + COUNTRY_CHPLAN_ENT("AL", 0x26, 1), /* Albania */ + COUNTRY_CHPLAN_ENT("AM", 0x26, 1), /* Armenia */ + COUNTRY_CHPLAN_ENT("AN", 0x76, 1), /* Netherlands Antilles */ + COUNTRY_CHPLAN_ENT("AO", 0x47, 1), /* Angola */ + COUNTRY_CHPLAN_ENT("AQ", 0x26, 1), /* Antarctica */ + COUNTRY_CHPLAN_ENT("AR", 0x61, 1), /* Argentina */ + COUNTRY_CHPLAN_ENT("AS", 0x76, 1), /* American Samoa */ + COUNTRY_CHPLAN_ENT("AT", 0x26, 1), /* Austria */ + COUNTRY_CHPLAN_ENT("AU", 0x45, 1), /* Australia */ + COUNTRY_CHPLAN_ENT("AW", 0x76, 1), /* Aruba */ + COUNTRY_CHPLAN_ENT("AZ", 0x26, 1), /* Azerbaijan */ + COUNTRY_CHPLAN_ENT("BA", 0x26, 1), /* Bosnia & Herzegovina */ + COUNTRY_CHPLAN_ENT("BB", 0x76, 1), /* Barbados */ + COUNTRY_CHPLAN_ENT("BD", 0x26, 1), /* Bangladesh */ + COUNTRY_CHPLAN_ENT("BE", 0x26, 1), /* Belgium */ + COUNTRY_CHPLAN_ENT("BF", 0x26, 1), /* Burkina Faso */ + COUNTRY_CHPLAN_ENT("BG", 0x26, 1), /* Bulgaria */ + COUNTRY_CHPLAN_ENT("BH", 0x48, 1), /* Bahrain */ + COUNTRY_CHPLAN_ENT("BI", 0x26, 1), /* Burundi */ + COUNTRY_CHPLAN_ENT("BJ", 0x26, 1), /* Benin */ + COUNTRY_CHPLAN_ENT("BM", 0x76, 1), /* Bermuda (UK) */ + COUNTRY_CHPLAN_ENT("BN", 0x47, 1), /* Brunei */ + COUNTRY_CHPLAN_ENT("BO", 0x73, 1), /* Bolivia */ + COUNTRY_CHPLAN_ENT("BR", 0x62, 1), /* Brazil */ + COUNTRY_CHPLAN_ENT("BS", 0x76, 1), /* Bahamas */ + COUNTRY_CHPLAN_ENT("BT", 0x26, 1), /* Bhutan */ + COUNTRY_CHPLAN_ENT("BV", 0x26, 1), /* Bouvet Island (Norway) */ + COUNTRY_CHPLAN_ENT("BW", 0x35, 1), /* Botswana */ + COUNTRY_CHPLAN_ENT("BY", 0x26, 1), /* Belarus */ + COUNTRY_CHPLAN_ENT("BZ", 0x76, 1), /* Belize */ + COUNTRY_CHPLAN_ENT("CA", 0x2B, 1), /* Canada */ + COUNTRY_CHPLAN_ENT("CC", 0x26, 1), /* Cocos (Keeling) Islands (Australia) */ + COUNTRY_CHPLAN_ENT("CD", 0x26, 1), /* Congo, Republic of the */ + COUNTRY_CHPLAN_ENT("CF", 0x26, 1), /* Central African Republic */ + COUNTRY_CHPLAN_ENT("CG", 0x26, 1), /* Congo, Democratic Republic of the. Zaire */ + COUNTRY_CHPLAN_ENT("CH", 0x26, 1), /* Switzerland */ + COUNTRY_CHPLAN_ENT("CI", 0x42, 1), /* Cote d'Ivoire */ + COUNTRY_CHPLAN_ENT("CK", 0x26, 1), /* Cook Islands */ + COUNTRY_CHPLAN_ENT("CL", 0x2D, 1), /* Chile */ + COUNTRY_CHPLAN_ENT("CM", 0x26, 1), /* Cameroon */ + COUNTRY_CHPLAN_ENT("CN", 0x48, 1), /* China */ + COUNTRY_CHPLAN_ENT("CO", 0x76, 1), /* Colombia */ + COUNTRY_CHPLAN_ENT("CR", 0x76, 1), /* Costa Rica */ + COUNTRY_CHPLAN_ENT("CV", 0x26, 1), /* Cape Verde */ + COUNTRY_CHPLAN_ENT("CX", 0x45, 1), /* Christmas Island (Australia) */ + COUNTRY_CHPLAN_ENT("CY", 0x26, 1), /* Cyprus */ + COUNTRY_CHPLAN_ENT("CZ", 0x26, 1), /* Czech Republic */ + COUNTRY_CHPLAN_ENT("DE", 0x26, 1), /* Germany */ + COUNTRY_CHPLAN_ENT("DJ", 0x26, 1), /* Djibouti */ + COUNTRY_CHPLAN_ENT("DK", 0x26, 1), /* Denmark */ + COUNTRY_CHPLAN_ENT("DM", 0x76, 1), /* Dominica */ + COUNTRY_CHPLAN_ENT("DO", 0x76, 1), /* Dominican Republic */ + COUNTRY_CHPLAN_ENT("DZ", 0x00, 1), /* Algeria */ + COUNTRY_CHPLAN_ENT("EC", 0x76, 1), /* Ecuador */ + COUNTRY_CHPLAN_ENT("EE", 0x26, 1), /* Estonia */ + COUNTRY_CHPLAN_ENT("EG", 0x47, 1), /* Egypt */ + COUNTRY_CHPLAN_ENT("EH", 0x47, 1), /* Western Sahara */ + COUNTRY_CHPLAN_ENT("ER", 0x26, 1), /* Eritrea */ + COUNTRY_CHPLAN_ENT("ES", 0x26, 1), /* Spain, Canary Islands, Ceuta, Melilla */ + COUNTRY_CHPLAN_ENT("ET", 0x26, 1), /* Ethiopia */ + COUNTRY_CHPLAN_ENT("FI", 0x26, 1), /* Finland */ + COUNTRY_CHPLAN_ENT("FJ", 0x76, 1), /* Fiji */ + COUNTRY_CHPLAN_ENT("FK", 0x26, 1), /* Falkland Islands (Islas Malvinas) (UK) */ + COUNTRY_CHPLAN_ENT("FM", 0x76, 1), /* Micronesia, Federated States of (USA) */ + COUNTRY_CHPLAN_ENT("FO", 0x26, 1), /* Faroe Islands (Denmark) */ + COUNTRY_CHPLAN_ENT("FR", 0x26, 1), /* France */ + COUNTRY_CHPLAN_ENT("GA", 0x26, 1), /* Gabon */ + COUNTRY_CHPLAN_ENT("GB", 0x26, 1), /* Great Britain (United Kingdom; England) */ + COUNTRY_CHPLAN_ENT("GD", 0x76, 1), /* Grenada */ + COUNTRY_CHPLAN_ENT("GE", 0x26, 1), /* Georgia */ + COUNTRY_CHPLAN_ENT("GF", 0x26, 1), /* French Guiana */ + COUNTRY_CHPLAN_ENT("GG", 0x26, 1), /* Guernsey (UK) */ + COUNTRY_CHPLAN_ENT("GH", 0x26, 1), /* Ghana */ + COUNTRY_CHPLAN_ENT("GI", 0x26, 1), /* Gibraltar (UK) */ + COUNTRY_CHPLAN_ENT("GL", 0x26, 1), /* Greenland (Denmark) */ + COUNTRY_CHPLAN_ENT("GM", 0x26, 1), /* Gambia */ + COUNTRY_CHPLAN_ENT("GN", 0x26, 1), /* Guinea */ + COUNTRY_CHPLAN_ENT("GP", 0x26, 1), /* Guadeloupe (France) */ + COUNTRY_CHPLAN_ENT("GQ", 0x26, 1), /* Equatorial Guinea */ + COUNTRY_CHPLAN_ENT("GR", 0x26, 1), /* Greece */ + COUNTRY_CHPLAN_ENT("GS", 0x26, 1), /* South Georgia and the Sandwich Islands (UK) */ + COUNTRY_CHPLAN_ENT("GT", 0x61, 1), /* Guatemala */ + COUNTRY_CHPLAN_ENT("GU", 0x76, 1), /* Guam (USA) */ + COUNTRY_CHPLAN_ENT("GW", 0x26, 1), /* Guinea-Bissau */ + COUNTRY_CHPLAN_ENT("GY", 0x44, 1), /* Guyana */ + COUNTRY_CHPLAN_ENT("HK", 0x35, 1), /* Hong Kong */ + COUNTRY_CHPLAN_ENT("HM", 0x45, 1), /* Heard and McDonald Islands (Australia) */ + COUNTRY_CHPLAN_ENT("HN", 0x32, 1), /* Honduras */ + COUNTRY_CHPLAN_ENT("HR", 0x26, 1), /* Croatia */ + COUNTRY_CHPLAN_ENT("HT", 0x76, 1), /* Haiti */ + COUNTRY_CHPLAN_ENT("HU", 0x26, 1), /* Hungary */ + COUNTRY_CHPLAN_ENT("ID", 0x5D, 1), /* Indonesia */ + COUNTRY_CHPLAN_ENT("IE", 0x26, 1), /* Ireland */ + COUNTRY_CHPLAN_ENT("IL", 0x47, 1), /* Israel */ + COUNTRY_CHPLAN_ENT("IM", 0x26, 1), /* Isle of Man (UK) */ + COUNTRY_CHPLAN_ENT("IN", 0x48, 1), /* India */ + COUNTRY_CHPLAN_ENT("IO", 0x26, 1), /* British Indian Ocean Territory (UK) */ + COUNTRY_CHPLAN_ENT("IQ", 0x26, 1), /* Iraq */ + COUNTRY_CHPLAN_ENT("IR", 0x26, 0), /* Iran */ + COUNTRY_CHPLAN_ENT("IS", 0x26, 1), /* Iceland */ + COUNTRY_CHPLAN_ENT("IT", 0x26, 1), /* Italy */ + COUNTRY_CHPLAN_ENT("JE", 0x26, 1), /* Jersey (UK) */ + COUNTRY_CHPLAN_ENT("JM", 0x32, 1), /* Jamaica */ + COUNTRY_CHPLAN_ENT("JO", 0x49, 1), /* Jordan */ + COUNTRY_CHPLAN_ENT("JP", 0x27, 1), /* Japan- Telec */ + COUNTRY_CHPLAN_ENT("KE", 0x47, 1), /* Kenya */ + COUNTRY_CHPLAN_ENT("KG", 0x26, 1), /* Kyrgyzstan */ + COUNTRY_CHPLAN_ENT("KH", 0x26, 1), /* Cambodia */ + COUNTRY_CHPLAN_ENT("KI", 0x26, 1), /* Kiribati */ + COUNTRY_CHPLAN_ENT("KM", 0x26, 1), /* Comoros */ + COUNTRY_CHPLAN_ENT("KN", 0x76, 1), /* Saint Kitts and Nevis */ + COUNTRY_CHPLAN_ENT("KR", 0x4B, 1), /* South Korea */ + COUNTRY_CHPLAN_ENT("KW", 0x26, 1), /* Kuwait */ + COUNTRY_CHPLAN_ENT("KY", 0x76, 1), /* Cayman Islands (UK) */ + COUNTRY_CHPLAN_ENT("KZ", 0x26, 1), /* Kazakhstan */ + COUNTRY_CHPLAN_ENT("LA", 0x26, 1), /* Laos */ + COUNTRY_CHPLAN_ENT("LB", 0x26, 1), /* Lebanon */ + COUNTRY_CHPLAN_ENT("LC", 0x76, 1), /* Saint Lucia */ + COUNTRY_CHPLAN_ENT("LI", 0x26, 1), /* Liechtenstein */ + COUNTRY_CHPLAN_ENT("LK", 0x26, 1), /* Sri Lanka */ + COUNTRY_CHPLAN_ENT("LR", 0x26, 1), /* Liberia */ + COUNTRY_CHPLAN_ENT("LS", 0x26, 1), /* Lesotho */ + COUNTRY_CHPLAN_ENT("LT", 0x26, 1), /* Lithuania */ + COUNTRY_CHPLAN_ENT("LU", 0x26, 1), /* Luxembourg */ + COUNTRY_CHPLAN_ENT("LV", 0x26, 1), /* Latvia */ + COUNTRY_CHPLAN_ENT("LY", 0x26, 1), /* Libya */ + COUNTRY_CHPLAN_ENT("MA", 0x47, 1), /* Morocco */ + COUNTRY_CHPLAN_ENT("MC", 0x26, 1), /* Monaco */ + COUNTRY_CHPLAN_ENT("MD", 0x26, 1), /* Moldova */ + COUNTRY_CHPLAN_ENT("ME", 0x26, 1), /* Montenegro */ + COUNTRY_CHPLAN_ENT("MF", 0x76, 1), /* Saint Martin */ + COUNTRY_CHPLAN_ENT("MG", 0x26, 1), /* Madagascar */ + COUNTRY_CHPLAN_ENT("MH", 0x76, 1), /* Marshall Islands (USA) */ + COUNTRY_CHPLAN_ENT("MK", 0x26, 1), /* Republic of Macedonia (FYROM) */ + COUNTRY_CHPLAN_ENT("ML", 0x26, 1), /* Mali */ + COUNTRY_CHPLAN_ENT("MM", 0x26, 1), /* Burma (Myanmar) */ + COUNTRY_CHPLAN_ENT("MN", 0x26, 1), /* Mongolia */ + COUNTRY_CHPLAN_ENT("MO", 0x35, 1), /* Macau */ + COUNTRY_CHPLAN_ENT("MP", 0x76, 1), /* Northern Mariana Islands (USA) */ + COUNTRY_CHPLAN_ENT("MQ", 0x26, 1), /* Martinique (France) */ + COUNTRY_CHPLAN_ENT("MR", 0x26, 1), /* Mauritania */ + COUNTRY_CHPLAN_ENT("MS", 0x26, 1), /* Montserrat (UK) */ + COUNTRY_CHPLAN_ENT("MT", 0x26, 1), /* Malta */ + COUNTRY_CHPLAN_ENT("MU", 0x26, 1), /* Mauritius */ + COUNTRY_CHPLAN_ENT("MV", 0x47, 1), /* Maldives */ + COUNTRY_CHPLAN_ENT("MW", 0x26, 1), /* Malawi */ + COUNTRY_CHPLAN_ENT("MX", 0x4D, 1), /* Mexico */ + COUNTRY_CHPLAN_ENT("MY", 0x63, 1), /* Malaysia */ + COUNTRY_CHPLAN_ENT("MZ", 0x26, 1), /* Mozambique */ + COUNTRY_CHPLAN_ENT("NA", 0x26, 1), /* Namibia */ + COUNTRY_CHPLAN_ENT("NC", 0x26, 1), /* New Caledonia */ + COUNTRY_CHPLAN_ENT("NE", 0x26, 1), /* Niger */ + COUNTRY_CHPLAN_ENT("NF", 0x45, 1), /* Norfolk Island (Australia) */ + COUNTRY_CHPLAN_ENT("NG", 0x75, 1), /* Nigeria */ + COUNTRY_CHPLAN_ENT("NI", 0x76, 1), /* Nicaragua */ + COUNTRY_CHPLAN_ENT("NL", 0x26, 1), /* Netherlands */ + COUNTRY_CHPLAN_ENT("NO", 0x26, 1), /* Norway */ + COUNTRY_CHPLAN_ENT("NP", 0x48, 1), /* Nepal */ + COUNTRY_CHPLAN_ENT("NR", 0x26, 1), /* Nauru */ + COUNTRY_CHPLAN_ENT("NU", 0x45, 1), /* Niue */ + COUNTRY_CHPLAN_ENT("NZ", 0x45, 1), /* New Zealand */ + COUNTRY_CHPLAN_ENT("OM", 0x26, 1), /* Oman */ + COUNTRY_CHPLAN_ENT("PA", 0x76, 1), /* Panama */ + COUNTRY_CHPLAN_ENT("PE", 0x76, 1), /* Peru */ + COUNTRY_CHPLAN_ENT("PF", 0x26, 1), /* French Polynesia (France) */ + COUNTRY_CHPLAN_ENT("PG", 0x35, 1), /* Papua New Guinea */ + COUNTRY_CHPLAN_ENT("PH", 0x35, 1), /* Philippines */ + COUNTRY_CHPLAN_ENT("PK", 0x51, 1), /* Pakistan */ + COUNTRY_CHPLAN_ENT("PL", 0x26, 1), /* Poland */ + COUNTRY_CHPLAN_ENT("PM", 0x26, 1), /* Saint Pierre and Miquelon (France) */ + COUNTRY_CHPLAN_ENT("PR", 0x76, 1), /* Puerto Rico */ + COUNTRY_CHPLAN_ENT("PT", 0x26, 1), /* Portugal */ + COUNTRY_CHPLAN_ENT("PW", 0x76, 1), /* Palau */ + COUNTRY_CHPLAN_ENT("PY", 0x76, 1), /* Paraguay */ + COUNTRY_CHPLAN_ENT("QA", 0x35, 1), /* Qatar */ + COUNTRY_CHPLAN_ENT("RE", 0x26, 1), /* Reunion (France) */ + COUNTRY_CHPLAN_ENT("RO", 0x26, 1), /* Romania */ + COUNTRY_CHPLAN_ENT("RS", 0x26, 1), /* Serbia, Kosovo */ + COUNTRY_CHPLAN_ENT("RU", 0x59, 1), /* Russia(fac/gost), Kaliningrad */ + COUNTRY_CHPLAN_ENT("RW", 0x26, 1), /* Rwanda */ + COUNTRY_CHPLAN_ENT("SA", 0x35, 1), /* Saudi Arabia */ + COUNTRY_CHPLAN_ENT("SB", 0x26, 1), /* Solomon Islands */ + COUNTRY_CHPLAN_ENT("SC", 0x76, 1), /* Seychelles */ + COUNTRY_CHPLAN_ENT("SE", 0x26, 1), /* Sweden */ + COUNTRY_CHPLAN_ENT("SG", 0x35, 1), /* Singapore */ + COUNTRY_CHPLAN_ENT("SH", 0x26, 1), /* Saint Helena (UK) */ + COUNTRY_CHPLAN_ENT("SI", 0x26, 1), /* Slovenia */ + COUNTRY_CHPLAN_ENT("SJ", 0x26, 1), /* Svalbard (Norway) */ + COUNTRY_CHPLAN_ENT("SK", 0x26, 1), /* Slovakia */ + COUNTRY_CHPLAN_ENT("SL", 0x26, 1), /* Sierra Leone */ + COUNTRY_CHPLAN_ENT("SM", 0x26, 1), /* San Marino */ + COUNTRY_CHPLAN_ENT("SN", 0x26, 1), /* Senegal */ + COUNTRY_CHPLAN_ENT("SO", 0x26, 1), /* Somalia */ + COUNTRY_CHPLAN_ENT("SR", 0x74, 1), /* Suriname */ + COUNTRY_CHPLAN_ENT("ST", 0x76, 1), /* Sao Tome and Principe */ + COUNTRY_CHPLAN_ENT("SV", 0x30, 1), /* El Salvador */ + COUNTRY_CHPLAN_ENT("SX", 0x76, 1), /* Sint Marteen */ + COUNTRY_CHPLAN_ENT("SZ", 0x26, 1), /* Swaziland */ + COUNTRY_CHPLAN_ENT("TC", 0x26, 1), /* Turks and Caicos Islands (UK) */ + COUNTRY_CHPLAN_ENT("TD", 0x26, 1), /* Chad */ + COUNTRY_CHPLAN_ENT("TF", 0x26, 1), /* French Southern and Antarctic Lands (FR Southern Territories) */ + COUNTRY_CHPLAN_ENT("TG", 0x26, 1), /* Togo */ + COUNTRY_CHPLAN_ENT("TH", 0x35, 1), /* Thailand */ + COUNTRY_CHPLAN_ENT("TJ", 0x26, 1), /* Tajikistan */ + COUNTRY_CHPLAN_ENT("TK", 0x45, 1), /* Tokelau */ + COUNTRY_CHPLAN_ENT("TM", 0x26, 1), /* Turkmenistan */ + COUNTRY_CHPLAN_ENT("TN", 0x47, 1), /* Tunisia */ + COUNTRY_CHPLAN_ENT("TO", 0x26, 1), /* Tonga */ + COUNTRY_CHPLAN_ENT("TR", 0x26, 1), /* Turkey, Northern Cyprus */ + COUNTRY_CHPLAN_ENT("TT", 0x76, 1), /* Trinidad & Tobago */ + COUNTRY_CHPLAN_ENT("TV", 0x21, 0), /* Tuvalu */ + COUNTRY_CHPLAN_ENT("TW", 0x76, 1), /* Taiwan */ + COUNTRY_CHPLAN_ENT("TZ", 0x26, 1), /* Tanzania */ + COUNTRY_CHPLAN_ENT("UA", 0x35, 1), /* Ukraine */ + COUNTRY_CHPLAN_ENT("UG", 0x26, 1), /* Uganda */ + COUNTRY_CHPLAN_ENT("US", 0x76, 1), /* United States of America (USA) */ + COUNTRY_CHPLAN_ENT("UY", 0x30, 1), /* Uruguay */ + COUNTRY_CHPLAN_ENT("UZ", 0x47, 1), /* Uzbekistan */ + COUNTRY_CHPLAN_ENT("VA", 0x26, 1), /* Holy See (Vatican City) */ + COUNTRY_CHPLAN_ENT("VC", 0x76, 1), /* Saint Vincent and the Grenadines */ + COUNTRY_CHPLAN_ENT("VE", 0x30, 1), /* Venezuela */ + COUNTRY_CHPLAN_ENT("VG", 0x76, 1), /* British Virgin Islands (UK) */ + COUNTRY_CHPLAN_ENT("VI", 0x76, 1), /* United States Virgin Islands (USA) */ + COUNTRY_CHPLAN_ENT("VN", 0x35, 1), /* Vietnam */ + COUNTRY_CHPLAN_ENT("VU", 0x26, 1), /* Vanuatu */ + COUNTRY_CHPLAN_ENT("WF", 0x26, 1), /* Wallis and Futuna (France) */ + COUNTRY_CHPLAN_ENT("WS", 0x76, 1), /* Samoa */ + COUNTRY_CHPLAN_ENT("YE", 0x26, 1), /* Yemen */ + COUNTRY_CHPLAN_ENT("YT", 0x26, 1), /* Mayotte (France) */ + COUNTRY_CHPLAN_ENT("ZA", 0x35, 1), /* South Africa */ + COUNTRY_CHPLAN_ENT("ZM", 0x26, 1), /* Zambia */ + COUNTRY_CHPLAN_ENT("ZW", 0x26, 1), /* Zimbabwe */ +}; +#endif /* CONFIG_CUSTOMIZED_COUNTRY_CHPLAN_MAP or RTW_DEF_MODULE_REGULATORY_CERT or newest */ + +/* +* rtw_get_chplan_from_country - +* @country_code: string of country code +* +* Return pointer of struct country_chplan entry or NULL when unsupported country_code is given +*/ +const struct country_chplan *rtw_get_chplan_from_country(const char *country_code) +{ + const struct country_chplan *ent = NULL; + const struct country_chplan *map = NULL; + u16 map_sz = 0; + char code[2]; + int i; + + code[0] = alpha_to_upper(country_code[0]); + code[1] = alpha_to_upper(country_code[1]); + +#ifdef CONFIG_CUSTOMIZED_COUNTRY_CHPLAN_MAP + map = CUSTOMIZED_country_chplan_map; + map_sz = sizeof(CUSTOMIZED_country_chplan_map) / sizeof(struct country_chplan); +#elif RTW_DEF_MODULE_REGULATORY_CERT + map_sz = rtw_def_module_country_chplan_map(&map); +#else + map = country_chplan_map; + map_sz = sizeof(country_chplan_map) / sizeof(struct country_chplan); +#endif + + for (i = 0; i < map_sz; i++) { + if (strncmp(code, map[i].alpha2, 2) == 0) { + ent = &map[i]; + break; + } + } + + return ent; +} + +void dump_country_chplan(void *sel, const struct country_chplan *ent) +{ + char buf[16]; + + if (ent->chplan == RTW_CHPLAN_UNSPECIFIED) + sprintf(buf, "NA"); + else + sprintf(buf, "0x%02X", ent->chplan); + + RTW_PRINT_SEL(sel, "\"%c%c\", %s%s\n" + , ent->alpha2[0], ent->alpha2[1], buf + , COUNTRY_CHPLAN_EN_11AC(ent) ? " ac" : "" + ); +} + +void dump_country_chplan_map(void *sel) +{ + const struct country_chplan *ent; + u8 code[2]; + +#if RTW_DEF_MODULE_REGULATORY_CERT + RTW_PRINT_SEL(sel, "RTW_DEF_MODULE_REGULATORY_CERT:0x%x\n", RTW_DEF_MODULE_REGULATORY_CERT); +#endif +#ifdef CONFIG_CUSTOMIZED_COUNTRY_CHPLAN_MAP + RTW_PRINT_SEL(sel, "CONFIG_CUSTOMIZED_COUNTRY_CHPLAN_MAP\n"); +#endif + + for (code[0] = 'A'; code[0] <= 'Z'; code[0]++) { + for (code[1] = 'A'; code[1] <= 'Z'; code[1]++) { + ent = rtw_get_chplan_from_country(code); + if (!ent) + continue; + + dump_country_chplan(sel, ent); + } + } +} + +void dump_chplan_id_list(void *sel) +{ + u8 first = 1; + int i; + + for (i = 0; i < RTW_ChannelPlanMap_size; i++) { + if (!rtw_is_channel_plan_valid(i)) + continue; + + if (first) { + RTW_PRINT_SEL(sel, "0x%02X ", i); + first = 0; + } else + _RTW_PRINT_SEL(sel, "0x%02X ", i); + } +} + +#ifdef CONFIG_RTW_DEBUG +void dump_chplan_test(void *sel) +{ + int i, j; + + /* check redundent */ + for (i = 0; i < RTW_CHD_2G_MAX; i++) { + for (j = 0; j < i; j++) { + if (CH_LIST_LEN(rtw_channel_def_2g[i]) == CH_LIST_LEN(rtw_channel_def_2g[j]) + && _rtw_memcmp(&CH_LIST_CH(rtw_channel_def_2g[i], 0), &CH_LIST_CH(rtw_channel_def_2g[j], 0), CH_LIST_LEN(rtw_channel_def_2g[i]) + 1) == _TRUE) + RTW_PRINT_SEL(sel, "2G chd:%u and %u is the same\n", i, j); + } + } + + /* check invalid channel */ + for (i = 0; i < RTW_CHD_2G_MAX; i++) { + for (j = 0; j < CH_LIST_LEN(rtw_channel_def_2g[i]); j++) { + if (rtw_ch2freq(CH_LIST_CH(rtw_channel_def_2g[i], j)) == 0) + RTW_PRINT_SEL(sel, "2G invalid ch:%u at (%d,%d)\n", CH_LIST_CH(rtw_channel_def_2g[i], j), i, j); + } + } + +#if CONFIG_IEEE80211_BAND_5GHZ + /* check redundent */ + for (i = 0; i < RTW_CHD_5G_MAX; i++) { + for (j = 0; j < i; j++) { + if (CH_LIST_LEN(rtw_channel_def_5g[i]) == CH_LIST_LEN(rtw_channel_def_5g[j]) + && _rtw_memcmp(&CH_LIST_CH(rtw_channel_def_5g[i], 0), &CH_LIST_CH(rtw_channel_def_5g[j], 0), CH_LIST_LEN(rtw_channel_def_5g[i]) + 1) == _TRUE) + RTW_PRINT_SEL(sel, "5G chd:%u and %u is the same\n", i, j); + } + } + + /* check invalid channel */ + for (i = 0; i < RTW_CHD_5G_MAX; i++) { + for (j = 0; j < CH_LIST_LEN(rtw_channel_def_5g[i]); j++) { + if (rtw_ch2freq(CH_LIST_CH(rtw_channel_def_5g[i], j)) == 0) + RTW_PRINT_SEL(sel, "5G invalid ch:%u at (%d,%d)\n", CH_LIST_CH(rtw_channel_def_5g[i], j), i, j); + } + } +#endif + + /* check redundent */ + for (i = 0; i < RTW_ChannelPlanMap_size; i++) { + if (!rtw_is_channel_plan_valid(i)) + continue; + for (j = 0; j < i; j++) { + if (!rtw_is_channel_plan_valid(j)) + continue; + if (_rtw_memcmp(&RTW_ChannelPlanMap[i], &RTW_ChannelPlanMap[j], sizeof(RTW_ChannelPlanMap[i])) == _TRUE) + RTW_PRINT_SEL(sel, "channel plan 0x%02x and 0x%02x is the same\n", i, j); + } + } +} +#endif /* CONFIG_RTW_DEBUG */ + +void dump_chplan_ver(void *sel) +{ + RTW_PRINT_SEL(sel, "%s%s-%s\n", RTW_DOMAIN_MAP_VER, RTW_DOMAIN_MAP_M_VER, RTW_COUNTRY_MAP_VER); +} diff --git a/core/rtw_chplan.h b/core/rtw_chplan.h new file mode 100644 index 0000000..bfe1ab2 --- /dev/null +++ b/core/rtw_chplan.h @@ -0,0 +1,95 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_CHPLAN_H__ +#define __RTW_CHPLAN_H__ + +#define RTW_CHPLAN_UNSPECIFIED 0xFF + +u8 rtw_chplan_get_default_regd(u8 id); +bool rtw_chplan_is_empty(u8 id); +bool rtw_is_channel_plan_valid(u8 id); +bool rtw_regsty_is_excl_chs(struct registry_priv *regsty, u8 ch); + +enum regd_src_t { + REGD_SRC_RTK_PRIV = 0, /* Regulatory settings from Realtek framework (Realtek defined or customized) */ + REGD_SRC_OS = 1, /* Regulatory settings from OS */ + REGD_SRC_NUM, +}; + +#define regd_src_is_valid(src) ((src) < REGD_SRC_NUM) + +extern const char *_regd_src_str[]; +#define regd_src_str(src) ((src) >= REGD_SRC_NUM ? _regd_src_str[REGD_SRC_NUM] : _regd_src_str[src]) + +struct _RT_CHANNEL_INFO; +u8 init_channel_set(_adapter *adapter); +bool rtw_chset_is_dfs_range(struct _RT_CHANNEL_INFO *chset, u32 hi, u32 lo); +bool rtw_chset_is_dfs_ch(struct _RT_CHANNEL_INFO *chset, u8 ch); +bool rtw_chset_is_dfs_chbw(struct _RT_CHANNEL_INFO *chset, u8 ch, u8 bw, u8 offset); +u8 rtw_process_beacon_hint(_adapter *adapter, WLAN_BSSID_EX *bss); + +#define IS_ALPHA2_NO_SPECIFIED(_alpha2) ((*((u16 *)(_alpha2))) == 0xFFFF) +#define IS_ALPHA2_WORLDWIDE(_alpha2) (strncmp(_alpha2, "00", 2) == 0) + +#define RTW_MODULE_RTL8821AE_HMC_M2 BIT0 /* RTL8821AE(HMC + M.2) */ +#define RTW_MODULE_RTL8821AU BIT1 /* RTL8821AU */ +#define RTW_MODULE_RTL8812AENF_NGFF BIT2 /* RTL8812AENF(8812AE+8761)_NGFF */ +#define RTW_MODULE_RTL8812AEBT_HMC BIT3 /* RTL8812AEBT(8812AE+8761)_HMC */ +#define RTW_MODULE_RTL8188EE_HMC_M2 BIT4 /* RTL8188EE(HMC + M.2) */ +#define RTW_MODULE_RTL8723BE_HMC_M2 BIT5 /* RTL8723BE(HMC + M.2) */ +#define RTW_MODULE_RTL8723BS_NGFF1216 BIT6 /* RTL8723BS(NGFF1216) */ +#define RTW_MODULE_RTL8192EEBT_HMC_M2 BIT7 /* RTL8192EEBT(8192EE+8761AU)_(HMC + M.2) */ +#define RTW_MODULE_RTL8723DE_NGFF1630 BIT8 /* RTL8723DE(NGFF1630) */ +#define RTW_MODULE_RTL8822BE BIT9 /* RTL8822BE */ +#define RTW_MODULE_RTL8821CE BIT10 /* RTL8821CE */ +#define RTW_MODULE_RTL8822CE BIT11 /* RTL8822CE */ + +enum rtw_dfs_regd { + RTW_DFS_REGD_NONE = 0, + RTW_DFS_REGD_FCC = 1, + RTW_DFS_REGD_MKK = 2, + RTW_DFS_REGD_ETSI = 3, + RTW_DFS_REGD_NUM, + RTW_DFS_REGD_AUTO = 0xFF, /* follow channel plan */ +}; + +extern const char *_rtw_dfs_regd_str[]; +#define rtw_dfs_regd_str(region) (((region) >= RTW_DFS_REGD_NUM) ? _rtw_dfs_regd_str[RTW_DFS_REGD_NONE] : _rtw_dfs_regd_str[(region)]) + +struct country_chplan { + char alpha2[2]; /* "00" means worldwide */ + u8 chplan; +#ifdef CONFIG_80211AC_VHT + u8 en_11ac; +#endif +}; + +#ifdef CONFIG_80211AC_VHT +#define COUNTRY_CHPLAN_EN_11AC(_ent) ((_ent)->en_11ac) +#else +#define COUNTRY_CHPLAN_EN_11AC(_ent) 0 +#endif + +const struct country_chplan *rtw_get_chplan_from_country(const char *country_code); + +void dump_country_chplan(void *sel, const struct country_chplan *ent); +void dump_country_chplan_map(void *sel); +void dump_chplan_id_list(void *sel); +#ifdef CONFIG_RTW_DEBUG +void dump_chplan_test(void *sel); +#endif +void dump_chplan_ver(void *sel); + +#endif /* __RTW_CHPLAN_H__ */ diff --git a/core/rtw_cmd.c b/core/rtw_cmd.c new file mode 100755 index 0000000..e43ee97 --- /dev/null +++ b/core/rtw_cmd.c @@ -0,0 +1,5675 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_CMD_C_ + +#include +#include + +#ifndef DBG_CMD_EXECUTE + #define DBG_CMD_EXECUTE 0 +#endif + +/* +Caller and the rtw_cmd_thread can protect cmd_q by spin_lock. +No irqsave is necessary. +*/ + +sint _rtw_init_cmd_priv(struct cmd_priv *pcmdpriv) +{ + sint res = _SUCCESS; + + + _rtw_init_sema(&(pcmdpriv->cmd_queue_sema), 0); + /* _rtw_init_sema(&(pcmdpriv->cmd_done_sema), 0); */ + _rtw_init_sema(&(pcmdpriv->start_cmdthread_sema), 0); + + _rtw_init_queue(&(pcmdpriv->cmd_queue)); + + /* allocate DMA-able/Non-Page memory for cmd_buf and rsp_buf */ + + pcmdpriv->cmd_seq = 1; + + pcmdpriv->cmd_allocated_buf = rtw_zmalloc(MAX_CMDSZ + CMDBUFF_ALIGN_SZ); + + if (pcmdpriv->cmd_allocated_buf == NULL) { + res = _FAIL; + goto exit; + } + + pcmdpriv->cmd_buf = pcmdpriv->cmd_allocated_buf + CMDBUFF_ALIGN_SZ - ((SIZE_PTR)(pcmdpriv->cmd_allocated_buf) & (CMDBUFF_ALIGN_SZ - 1)); + + pcmdpriv->rsp_allocated_buf = rtw_zmalloc(MAX_RSPSZ + 4); + + if (pcmdpriv->rsp_allocated_buf == NULL) { + res = _FAIL; + goto exit; + } + + pcmdpriv->rsp_buf = pcmdpriv->rsp_allocated_buf + 4 - ((SIZE_PTR)(pcmdpriv->rsp_allocated_buf) & 3); + + pcmdpriv->cmd_issued_cnt = pcmdpriv->cmd_done_cnt = pcmdpriv->rsp_cnt = 0; + + _rtw_mutex_init(&pcmdpriv->sctx_mutex); +exit: + + + return res; + +} + +#ifdef CONFIG_C2H_WK +static void c2h_wk_callback(_workitem *work) +{ + struct evt_priv *evtpriv = container_of(work, struct evt_priv, c2h_wk); + _adapter *adapter = container_of(evtpriv, _adapter, evtpriv); + u8 *c2h_evt; + c2h_id_filter direct_hdl_filter = rtw_hal_c2h_id_handle_directly; + u8 id, seq, plen; + u8 *payload; + + evtpriv->c2h_wk_alive = _TRUE; + + while (!rtw_cbuf_empty(evtpriv->c2h_queue)) { + c2h_evt = (u8 *)rtw_cbuf_pop(evtpriv->c2h_queue); + if (c2h_evt != NULL) { + /* This C2H event is read, clear it */ + c2h_evt_clear(adapter); + } else { + c2h_evt = (u8 *)rtw_malloc(C2H_REG_LEN); + if (c2h_evt == NULL) { + rtw_warn_on(1); + continue; + } + + /* This C2H event is not read, read & clear now */ + if (rtw_hal_c2h_evt_read(adapter, c2h_evt) != _SUCCESS) { + rtw_mfree(c2h_evt, C2H_REG_LEN); + continue; + } + } + + /* Special pointer to trigger c2h_evt_clear only */ + if ((void *)c2h_evt == (void *)evtpriv) + continue; + + if (!rtw_hal_c2h_valid(adapter, c2h_evt) + || rtw_hal_c2h_reg_hdr_parse(adapter, c2h_evt, &id, &seq, &plen, &payload) != _SUCCESS + ) { + rtw_mfree(c2h_evt, C2H_REG_LEN); + continue; + } + + if (direct_hdl_filter(adapter, id, seq, plen, payload) == _TRUE) { + /* Handle directly */ + rtw_hal_c2h_handler(adapter, id, seq, plen, payload); + rtw_mfree(c2h_evt, C2H_REG_LEN); + } else { + /* Enqueue into cmd_thread for others */ + rtw_c2h_reg_wk_cmd(adapter, c2h_evt); + rtw_mfree(c2h_evt, C2H_REG_LEN); + } + } + + evtpriv->c2h_wk_alive = _FALSE; +} +#endif /* CONFIG_C2H_WK */ + +sint _rtw_init_evt_priv(struct evt_priv *pevtpriv) +{ + sint res = _SUCCESS; + + +#ifdef CONFIG_H2CLBK + _rtw_init_sema(&(pevtpriv->lbkevt_done), 0); + pevtpriv->lbkevt_limit = 0; + pevtpriv->lbkevt_num = 0; + pevtpriv->cmdevt_parm = NULL; +#endif + + /* allocate DMA-able/Non-Page memory for cmd_buf and rsp_buf */ + ATOMIC_SET(&pevtpriv->event_seq, 0); + pevtpriv->evt_done_cnt = 0; + +#ifdef CONFIG_EVENT_THREAD_MODE + + _rtw_init_sema(&(pevtpriv->evt_notify), 0); + + pevtpriv->evt_allocated_buf = rtw_zmalloc(MAX_EVTSZ + 4); + if (pevtpriv->evt_allocated_buf == NULL) { + res = _FAIL; + goto exit; + } + pevtpriv->evt_buf = pevtpriv->evt_allocated_buf + 4 - ((unsigned int)(pevtpriv->evt_allocated_buf) & 3); + + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pevtpriv->allocated_c2h_mem = rtw_zmalloc(C2H_MEM_SZ + 4); + + if (pevtpriv->allocated_c2h_mem == NULL) { + res = _FAIL; + goto exit; + } + + pevtpriv->c2h_mem = pevtpriv->allocated_c2h_mem + 4\ + - ((u32)(pevtpriv->allocated_c2h_mem) & 3); +#endif /* end of CONFIG_SDIO_HCI */ + + _rtw_init_queue(&(pevtpriv->evt_queue)); + +exit: + +#endif /* end of CONFIG_EVENT_THREAD_MODE */ + +#ifdef CONFIG_C2H_WK + _init_workitem(&pevtpriv->c2h_wk, c2h_wk_callback, NULL); + pevtpriv->c2h_wk_alive = _FALSE; + pevtpriv->c2h_queue = rtw_cbuf_alloc(C2H_QUEUE_MAX_LEN + 1); +#endif + + + return res; +} + +void _rtw_free_evt_priv(struct evt_priv *pevtpriv) +{ + + +#ifdef CONFIG_EVENT_THREAD_MODE + _rtw_free_sema(&(pevtpriv->evt_notify)); + + if (pevtpriv->evt_allocated_buf) + rtw_mfree(pevtpriv->evt_allocated_buf, MAX_EVTSZ + 4); +#endif + +#ifdef CONFIG_C2H_WK + _cancel_workitem_sync(&pevtpriv->c2h_wk); + while (pevtpriv->c2h_wk_alive) + rtw_msleep_os(10); + + while (!rtw_cbuf_empty(pevtpriv->c2h_queue)) { + void *c2h; + c2h = rtw_cbuf_pop(pevtpriv->c2h_queue); + if (c2h != NULL && c2h != (void *)pevtpriv) + rtw_mfree(c2h, 16); + } + rtw_cbuf_free(pevtpriv->c2h_queue); +#endif + + + +} + +void _rtw_free_cmd_priv(struct cmd_priv *pcmdpriv) +{ + + if (pcmdpriv) { + _rtw_spinlock_free(&(pcmdpriv->cmd_queue.lock)); + _rtw_free_sema(&(pcmdpriv->cmd_queue_sema)); + /* _rtw_free_sema(&(pcmdpriv->cmd_done_sema)); */ + _rtw_free_sema(&(pcmdpriv->start_cmdthread_sema)); + + if (pcmdpriv->cmd_allocated_buf) + rtw_mfree(pcmdpriv->cmd_allocated_buf, MAX_CMDSZ + CMDBUFF_ALIGN_SZ); + + if (pcmdpriv->rsp_allocated_buf) + rtw_mfree(pcmdpriv->rsp_allocated_buf, MAX_RSPSZ + 4); + + _rtw_mutex_free(&pcmdpriv->sctx_mutex); + } +} + +/* +Calling Context: + +rtw_enqueue_cmd can only be called between kernel thread, +since only spin_lock is used. + +ISR/Call-Back functions can't call this sub-function. + +*/ +#ifdef DBG_CMD_QUEUE +extern u8 dump_cmd_id; +#endif + +sint _rtw_enqueue_cmd(_queue *queue, struct cmd_obj *obj, bool to_head) +{ + _irqL irqL; + + + if (obj == NULL) + goto exit; + + /* _enter_critical_bh(&queue->lock, &irqL); */ + _enter_critical(&queue->lock, &irqL); + + if (to_head) + rtw_list_insert_head(&obj->list, &queue->queue); + else + rtw_list_insert_tail(&obj->list, &queue->queue); + +#ifdef DBG_CMD_QUEUE + if (dump_cmd_id) { + RTW_INFO("%s===> cmdcode:0x%02x\n", __FUNCTION__, obj->cmdcode); + if (obj->cmdcode == CMD_SET_MLME_EVT) { + if (obj->parmbuf) { + struct rtw_evt_header *evt_hdr = (struct rtw_evt_header *)(obj->parmbuf); + RTW_INFO("evt_hdr->id:%d\n", evt_hdr->id); + } + } + if (obj->cmdcode == CMD_SET_DRV_EXTRA) { + if (obj->parmbuf) { + struct drvextra_cmd_parm *pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)(obj->parmbuf); + RTW_INFO("pdrvextra_cmd_parm->ec_id:0x%02x\n", pdrvextra_cmd_parm->ec_id); + } + } + } + + if (queue->queue.prev->next != &queue->queue) { + RTW_INFO("[%d] head %p, tail %p, tail->prev->next %p[tail], tail->next %p[head]\n", __LINE__, + &queue->queue, queue->queue.prev, queue->queue.prev->prev->next, queue->queue.prev->next); + + RTW_INFO("==========%s============\n", __FUNCTION__); + RTW_INFO("head:%p,obj_addr:%p\n", &queue->queue, obj); + RTW_INFO("padapter: %p\n", obj->padapter); + RTW_INFO("cmdcode: 0x%02x\n", obj->cmdcode); + RTW_INFO("res: %d\n", obj->res); + RTW_INFO("parmbuf: %p\n", obj->parmbuf); + RTW_INFO("cmdsz: %d\n", obj->cmdsz); + RTW_INFO("rsp: %p\n", obj->rsp); + RTW_INFO("rspsz: %d\n", obj->rspsz); + RTW_INFO("sctx: %p\n", obj->sctx); + RTW_INFO("list->next: %p\n", obj->list.next); + RTW_INFO("list->prev: %p\n", obj->list.prev); + } +#endif /* DBG_CMD_QUEUE */ + + /* _exit_critical_bh(&queue->lock, &irqL); */ + _exit_critical(&queue->lock, &irqL); + +exit: + + + return _SUCCESS; +} + +struct cmd_obj *_rtw_dequeue_cmd(_queue *queue) +{ + _irqL irqL; + struct cmd_obj *obj; + + + /* _enter_critical_bh(&(queue->lock), &irqL); */ + _enter_critical(&queue->lock, &irqL); + +#ifdef DBG_CMD_QUEUE + if (queue->queue.prev->next != &queue->queue) { + RTW_INFO("[%d] head %p, tail %p, tail->prev->next %p[tail], tail->next %p[head]\n", __LINE__, + &queue->queue, queue->queue.prev, queue->queue.prev->prev->next, queue->queue.prev->next); + } +#endif /* DBG_CMD_QUEUE */ + + + if (rtw_is_list_empty(&(queue->queue))) + obj = NULL; + else { + obj = LIST_CONTAINOR(get_next(&(queue->queue)), struct cmd_obj, list); + +#ifdef DBG_CMD_QUEUE + if (queue->queue.prev->next != &queue->queue) { + RTW_INFO("==========%s============\n", __FUNCTION__); + RTW_INFO("head:%p,obj_addr:%p\n", &queue->queue, obj); + RTW_INFO("padapter: %p\n", obj->padapter); + RTW_INFO("cmdcode: 0x%02x\n", obj->cmdcode); + RTW_INFO("res: %d\n", obj->res); + RTW_INFO("parmbuf: %p\n", obj->parmbuf); + RTW_INFO("cmdsz: %d\n", obj->cmdsz); + RTW_INFO("rsp: %p\n", obj->rsp); + RTW_INFO("rspsz: %d\n", obj->rspsz); + RTW_INFO("sctx: %p\n", obj->sctx); + RTW_INFO("list->next: %p\n", obj->list.next); + RTW_INFO("list->prev: %p\n", obj->list.prev); + } + + if (dump_cmd_id) { + RTW_INFO("%s===> cmdcode:0x%02x\n", __FUNCTION__, obj->cmdcode); + if (obj->cmdcode == CMD_SET_DRV_EXTRA) { + if (obj->parmbuf) { + struct drvextra_cmd_parm *pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)(obj->parmbuf); + printk("pdrvextra_cmd_parm->ec_id:0x%02x\n", pdrvextra_cmd_parm->ec_id); + } + } + + } +#endif /* DBG_CMD_QUEUE */ + + rtw_list_delete(&obj->list); + } + + /* _exit_critical_bh(&(queue->lock), &irqL); */ + _exit_critical(&queue->lock, &irqL); + + + return obj; +} + +u32 rtw_init_cmd_priv(struct cmd_priv *pcmdpriv) +{ + u32 res; + res = _rtw_init_cmd_priv(pcmdpriv); + return res; +} + +u32 rtw_init_evt_priv(struct evt_priv *pevtpriv) +{ + int res; + res = _rtw_init_evt_priv(pevtpriv); + return res; +} + +void rtw_free_evt_priv(struct evt_priv *pevtpriv) +{ + _rtw_free_evt_priv(pevtpriv); +} + +void rtw_free_cmd_priv(struct cmd_priv *pcmdpriv) +{ + _rtw_free_cmd_priv(pcmdpriv); +} + +int rtw_cmd_filter(struct cmd_priv *pcmdpriv, struct cmd_obj *cmd_obj); +int rtw_cmd_filter(struct cmd_priv *pcmdpriv, struct cmd_obj *cmd_obj) +{ +#ifndef CONFIG_MAC_LOOPBACK_DRIVER + u8 bAllow = _FALSE; /* set to _TRUE to allow enqueuing cmd when hw_init_completed is _FALSE */ +#else + u8 bAllow = _TRUE; /* hw_init_completed is _FALSE in the case of MAC loopback*/ +#endif + +#ifdef SUPPORT_HW_RFOFF_DETECTED + /* To decide allow or not */ + if ((adapter_to_pwrctl(pcmdpriv->padapter)->bHWPwrPindetect) + && (!pcmdpriv->padapter->registrypriv.usbss_enable) + ) { + if (cmd_obj->cmdcode == CMD_SET_DRV_EXTRA) { + struct drvextra_cmd_parm *pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)cmd_obj->parmbuf; + if (pdrvextra_cmd_parm->ec_id == POWER_SAVING_CTRL_WK_CID) { + /* RTW_INFO("==>enqueue POWER_SAVING_CTRL_WK_CID\n"); */ + bAllow = _TRUE; + } + } + } +#endif + + if (cmd_obj->cmdcode == CMD_SET_CHANPLAN) + bAllow = _TRUE; + + if (cmd_obj->no_io) + bAllow = _TRUE; + + if ((!rtw_is_hw_init_completed(pcmdpriv->padapter) && (bAllow == _FALSE)) + || ATOMIC_READ(&(pcmdpriv->cmdthd_running)) == _FALSE /* com_thread not running */ + ) { + if (DBG_CMD_EXECUTE) + RTW_INFO(ADPT_FMT" drop "CMD_FMT" hw_init_completed:%u, cmdthd_running:%u\n", ADPT_ARG(cmd_obj->padapter) + , CMD_ARG(cmd_obj), rtw_get_hw_init_completed(cmd_obj->padapter), ATOMIC_READ(&pcmdpriv->cmdthd_running)); + if (0) + rtw_warn_on(1); + + return _FAIL; + } + return _SUCCESS; +} + + + +u32 rtw_enqueue_cmd(struct cmd_priv *pcmdpriv, struct cmd_obj *cmd_obj) +{ + int res = _FAIL; + PADAPTER padapter = pcmdpriv->padapter; + + + if (cmd_obj == NULL) + goto exit; + + cmd_obj->padapter = padapter; + +#ifdef CONFIG_CONCURRENT_MODE + /* change pcmdpriv to primary's pcmdpriv */ + if (!is_primary_adapter(padapter)) + pcmdpriv = &(GET_PRIMARY_ADAPTER(padapter)->cmdpriv); +#endif + + res = rtw_cmd_filter(pcmdpriv, cmd_obj); + if ((_FAIL == res) || (cmd_obj->cmdsz > MAX_CMDSZ)) { + if (cmd_obj->cmdsz > MAX_CMDSZ) { + RTW_INFO("%s failed due to obj->cmdsz(%d) > MAX_CMDSZ(%d)\n", __func__, cmd_obj->cmdsz, MAX_CMDSZ); + rtw_warn_on(1); + } + + if (cmd_obj->cmdcode == CMD_SET_DRV_EXTRA) { + struct drvextra_cmd_parm *extra_parm = (struct drvextra_cmd_parm *)cmd_obj->parmbuf; + + if (extra_parm->pbuf && extra_parm->size > 0) + rtw_mfree(extra_parm->pbuf, extra_parm->size); + } + rtw_free_cmd_obj(cmd_obj); + goto exit; + } + + res = _rtw_enqueue_cmd(&pcmdpriv->cmd_queue, cmd_obj, 0); + + if (res == _SUCCESS) + _rtw_up_sema(&pcmdpriv->cmd_queue_sema); + +exit: + + + return res; +} + +struct cmd_obj *rtw_dequeue_cmd(struct cmd_priv *pcmdpriv) +{ + struct cmd_obj *cmd_obj; + + + cmd_obj = _rtw_dequeue_cmd(&pcmdpriv->cmd_queue); + + return cmd_obj; +} + +void rtw_cmd_clr_isr(struct cmd_priv *pcmdpriv) +{ + pcmdpriv->cmd_done_cnt++; + /* _rtw_up_sema(&(pcmdpriv->cmd_done_sema)); */ +} + +void rtw_free_cmd_obj(struct cmd_obj *pcmd) +{ + if (pcmd->parmbuf != NULL) { + /* free parmbuf in cmd_obj */ + rtw_mfree((unsigned char *)pcmd->parmbuf, pcmd->cmdsz); + } + if (pcmd->rsp != NULL) { + if (pcmd->rspsz != 0) { + /* free rsp in cmd_obj */ + rtw_mfree((unsigned char *)pcmd->rsp, pcmd->rspsz); + } + } + + /* free cmd_obj */ + rtw_mfree((unsigned char *)pcmd, sizeof(struct cmd_obj)); +} + + +void rtw_stop_cmd_thread(_adapter *adapter) +{ + if (adapter->cmdThread) { + _rtw_up_sema(&adapter->cmdpriv.cmd_queue_sema); + rtw_thread_stop(adapter->cmdThread); + adapter->cmdThread = NULL; + } +} + +thread_return rtw_cmd_thread(thread_context context) +{ + u8 ret; + struct cmd_obj *pcmd; + u8 *pcmdbuf, *prspbuf; + systime cmd_start_time; + u32 cmd_process_time; + u8(*cmd_hdl)(_adapter *padapter, u8 *pbuf); + void (*pcmd_callback)(_adapter *dev, struct cmd_obj *pcmd); + PADAPTER padapter = (PADAPTER)context; + struct cmd_priv *pcmdpriv = &(padapter->cmdpriv); + struct drvextra_cmd_parm *extra_parm = NULL; + _irqL irqL; + + thread_enter("RTW_CMD_THREAD"); + + pcmdbuf = pcmdpriv->cmd_buf; + prspbuf = pcmdpriv->rsp_buf; + ATOMIC_SET(&(pcmdpriv->cmdthd_running), _TRUE); + _rtw_up_sema(&pcmdpriv->start_cmdthread_sema); + + + while (1) { + if (_rtw_down_sema(&pcmdpriv->cmd_queue_sema) == _FAIL) { + RTW_PRINT(FUNC_ADPT_FMT" _rtw_down_sema(&pcmdpriv->cmd_queue_sema) return _FAIL, break\n", FUNC_ADPT_ARG(padapter)); + break; + } + + if (RTW_CANNOT_RUN(padapter)) { + RTW_DBG(FUNC_ADPT_FMT "- bDriverStopped(%s) bSurpriseRemoved(%s)\n", + FUNC_ADPT_ARG(padapter), + rtw_is_drv_stopped(padapter) ? "True" : "False", + rtw_is_surprise_removed(padapter) ? "True" : "False"); + break; + } + + _enter_critical(&pcmdpriv->cmd_queue.lock, &irqL); + if (rtw_is_list_empty(&(pcmdpriv->cmd_queue.queue))) { + /* RTW_INFO("%s: cmd queue is empty!\n", __func__); */ + _exit_critical(&pcmdpriv->cmd_queue.lock, &irqL); + continue; + } + _exit_critical(&pcmdpriv->cmd_queue.lock, &irqL); + +_next: + if (RTW_CANNOT_RUN(padapter)) { + RTW_PRINT("%s: DriverStopped(%s) SurpriseRemoved(%s) break at line %d\n", + __func__ + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False" + , __LINE__); + break; + } + + pcmd = rtw_dequeue_cmd(pcmdpriv); + if (!pcmd) { +#ifdef CONFIG_LPS_LCLK + rtw_unregister_cmd_alive(padapter); +#endif + continue; + } + + cmd_start_time = rtw_get_current_time(); + pcmdpriv->cmd_issued_cnt++; + + if (pcmd->cmdsz > MAX_CMDSZ) { + RTW_ERR("%s cmdsz:%d > MAX_CMDSZ:%d\n", __func__, pcmd->cmdsz, MAX_CMDSZ); + pcmd->res = H2C_PARAMETERS_ERROR; + goto post_process; + } + + if (pcmd->cmdcode >= (sizeof(wlancmds) / sizeof(struct rtw_cmd))) { + RTW_ERR("%s undefined cmdcode:%d\n", __func__, pcmd->cmdcode); + pcmd->res = H2C_PARAMETERS_ERROR; + goto post_process; + } + + cmd_hdl = wlancmds[pcmd->cmdcode].cmd_hdl; + if (!cmd_hdl) { + RTW_ERR("%s no cmd_hdl for cmdcode:%d\n", __func__, pcmd->cmdcode); + pcmd->res = H2C_PARAMETERS_ERROR; + goto post_process; + } + + if (_FAIL == rtw_cmd_filter(pcmdpriv, pcmd)) { + pcmd->res = H2C_DROPPED; + if (pcmd->cmdcode == CMD_SET_DRV_EXTRA) { + extra_parm = (struct drvextra_cmd_parm *)pcmd->parmbuf; + if (extra_parm && extra_parm->pbuf && extra_parm->size > 0) + rtw_mfree(extra_parm->pbuf, extra_parm->size); + } + #if CONFIG_DFS + else if (pcmd->cmdcode == CMD_SET_CHANSWITCH) + adapter_to_rfctl(padapter)->csa_ch = 0; + #endif + goto post_process; + } + +#ifdef CONFIG_LPS_LCLK + if (pcmd->no_io) + rtw_unregister_cmd_alive(padapter); + else { + if (rtw_register_cmd_alive(padapter) != _SUCCESS) { + if (DBG_CMD_EXECUTE) + RTW_PRINT("%s: wait to leave LPS_LCLK\n", __func__); + + pcmd->res = H2C_ENQ_HEAD; + ret = _rtw_enqueue_cmd(&pcmdpriv->cmd_queue, pcmd, 1); + if (ret == _SUCCESS) { + if (DBG_CMD_EXECUTE) + RTW_INFO(ADPT_FMT" "CMD_FMT" ENQ_HEAD\n", ADPT_ARG(pcmd->padapter), CMD_ARG(pcmd)); + continue; + } + + RTW_INFO(ADPT_FMT" "CMD_FMT" ENQ_HEAD_FAIL\n", ADPT_ARG(pcmd->padapter), CMD_ARG(pcmd)); + pcmd->res = H2C_ENQ_HEAD_FAIL; + rtw_warn_on(1); + } + } +#endif /* CONFIG_LPS_LCLK */ + + if (DBG_CMD_EXECUTE) + RTW_INFO(ADPT_FMT" "CMD_FMT" %sexecute\n", ADPT_ARG(pcmd->padapter), CMD_ARG(pcmd) + , pcmd->res == H2C_ENQ_HEAD ? "ENQ_HEAD " : (pcmd->res == H2C_ENQ_HEAD_FAIL ? "ENQ_HEAD_FAIL " : "")); + + _rtw_memcpy(pcmdbuf, pcmd->parmbuf, pcmd->cmdsz); + ret = cmd_hdl(pcmd->padapter, pcmdbuf); + pcmd->res = ret; + + pcmdpriv->cmd_seq++; + +post_process: + + _enter_critical_mutex(&(pcmd->padapter->cmdpriv.sctx_mutex), NULL); + if (pcmd->sctx) { + if (0) + RTW_PRINT(FUNC_ADPT_FMT" pcmd->sctx\n", FUNC_ADPT_ARG(pcmd->padapter)); + if (pcmd->res == H2C_SUCCESS) + rtw_sctx_done(&pcmd->sctx); + else + rtw_sctx_done_err(&pcmd->sctx, RTW_SCTX_DONE_CMD_ERROR); + } + _exit_critical_mutex(&(pcmd->padapter->cmdpriv.sctx_mutex), NULL); + + cmd_process_time = rtw_get_passing_time_ms(cmd_start_time); + if (cmd_process_time > 1000) { + RTW_INFO(ADPT_FMT" "CMD_FMT" process_time=%d\n", ADPT_ARG(pcmd->padapter), CMD_ARG(pcmd), cmd_process_time); + if (0) + rtw_warn_on(1); + } + + /* call callback function for post-processed */ + if (pcmd->cmdcode < (sizeof(wlancmds) / sizeof(struct rtw_cmd))) + pcmd_callback = wlancmds[pcmd->cmdcode].callback; + else + pcmd_callback = NULL; + + if (pcmd_callback == NULL) { + rtw_free_cmd_obj(pcmd); + } else { + /* todo: !!! fill rsp_buf to pcmd->rsp if (pcmd->rsp!=NULL) */ + pcmd_callback(pcmd->padapter, pcmd);/* need conider that free cmd_obj in rtw_cmd_callback */ + } + + flush_signals_thread(); + + goto _next; + + } + +#ifdef CONFIG_LPS_LCLK + rtw_unregister_cmd_alive(padapter); +#endif + + /* to avoid enqueue cmd after free all cmd_obj */ + ATOMIC_SET(&(pcmdpriv->cmdthd_running), _FALSE); + + /* free all cmd_obj resources */ + do { + pcmd = rtw_dequeue_cmd(pcmdpriv); + if (pcmd == NULL) + break; + + if (0) + RTW_INFO("%s: leaving... drop "CMD_FMT"\n", __func__, CMD_ARG(pcmd)); + + if (pcmd->cmdcode == CMD_SET_DRV_EXTRA) { + extra_parm = (struct drvextra_cmd_parm *)pcmd->parmbuf; + if (extra_parm->pbuf && extra_parm->size > 0) + rtw_mfree(extra_parm->pbuf, extra_parm->size); + } + #if CONFIG_DFS + else if (pcmd->cmdcode == CMD_SET_CHANSWITCH) + adapter_to_rfctl(padapter)->csa_ch = 0; + #endif + + _enter_critical_mutex(&(pcmd->padapter->cmdpriv.sctx_mutex), NULL); + if (pcmd->sctx) { + if (0) + RTW_PRINT(FUNC_ADPT_FMT" pcmd->sctx\n", FUNC_ADPT_ARG(pcmd->padapter)); + rtw_sctx_done_err(&pcmd->sctx, RTW_SCTX_DONE_CMD_DROP); + } + _exit_critical_mutex(&(pcmd->padapter->cmdpriv.sctx_mutex), NULL); + + rtw_free_cmd_obj(pcmd); + } while (1); + + RTW_INFO(FUNC_ADPT_FMT " Exit\n", FUNC_ADPT_ARG(padapter)); + + rtw_thread_wait_stop(); + + return 0; +} + + +#ifdef CONFIG_EVENT_THREAD_MODE +u32 rtw_enqueue_evt(struct evt_priv *pevtpriv, struct evt_obj *obj) +{ + _irqL irqL; + int res; + _queue *queue = &pevtpriv->evt_queue; + + + res = _SUCCESS; + + if (obj == NULL) { + res = _FAIL; + goto exit; + } + + _enter_critical_bh(&queue->lock, &irqL); + + rtw_list_insert_tail(&obj->list, &queue->queue); + + _exit_critical_bh(&queue->lock, &irqL); + + /* rtw_evt_notify_isr(pevtpriv); */ + +exit: + + + return res; +} + +struct evt_obj *rtw_dequeue_evt(_queue *queue) +{ + _irqL irqL; + struct evt_obj *pevtobj; + + + _enter_critical_bh(&queue->lock, &irqL); + + if (rtw_is_list_empty(&(queue->queue))) + pevtobj = NULL; + else { + pevtobj = LIST_CONTAINOR(get_next(&(queue->queue)), struct evt_obj, list); + rtw_list_delete(&pevtobj->list); + } + + _exit_critical_bh(&queue->lock, &irqL); + + + return pevtobj; +} + +void rtw_free_evt_obj(struct evt_obj *pevtobj) +{ + + if (pevtobj->parmbuf) + rtw_mfree((unsigned char *)pevtobj->parmbuf, pevtobj->evtsz); + + rtw_mfree((unsigned char *)pevtobj, sizeof(struct evt_obj)); + +} + +void rtw_evt_notify_isr(struct evt_priv *pevtpriv) +{ + pevtpriv->evt_done_cnt++; + _rtw_up_sema(&(pevtpriv->evt_notify)); +} +#endif + +void rtw_init_sitesurvey_parm(_adapter *padapter, struct sitesurvey_parm *pparm) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + + _rtw_memset(pparm, 0, sizeof(struct sitesurvey_parm)); + pparm->scan_mode = pmlmepriv->scan_mode; +} + +/* +rtw_sitesurvey_cmd(~) + ### NOTE:#### (!!!!) + MUST TAKE CARE THAT BEFORE CALLING THIS FUNC, YOU SHOULD HAVE LOCKED pmlmepriv->lock +*/ +u8 rtw_sitesurvey_cmd(_adapter *padapter, struct sitesurvey_parm *pparm) +{ + u8 res = _FAIL; + struct cmd_obj *ph2c; + struct sitesurvey_parm *psurveyPara; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + +#ifdef CONFIG_LPS + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_SCAN, 0); +#endif + +#ifdef CONFIG_P2P_PS + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + p2p_ps_wk_cmd(padapter, P2P_PS_SCAN, 1); +#endif /* CONFIG_P2P_PS */ + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) + return _FAIL; + + psurveyPara = (struct sitesurvey_parm *)rtw_zmalloc(sizeof(struct sitesurvey_parm)); + if (psurveyPara == NULL) { + rtw_mfree((unsigned char *) ph2c, sizeof(struct cmd_obj)); + return _FAIL; + } + + if (pparm) + _rtw_memcpy(psurveyPara, pparm, sizeof(struct sitesurvey_parm)); + else + psurveyPara->scan_mode = pmlmepriv->scan_mode; + + rtw_free_network_queue(padapter, _FALSE); + + init_h2fwcmd_w_parm_no_rsp(ph2c, psurveyPara, CMD_SITE_SURVEY); + + set_fwstate(pmlmepriv, WIFI_UNDER_SURVEY); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + + if (res == _SUCCESS) { + u32 scan_timeout_ms; + + pmlmepriv->scan_start_time = rtw_get_current_time(); + scan_timeout_ms = rtw_scan_timeout_decision(padapter); + mlme_set_scan_to_timer(pmlmepriv,scan_timeout_ms); + + rtw_led_control(padapter, LED_CTL_SITE_SURVEY); + } else + _clr_fwstate_(pmlmepriv, WIFI_UNDER_SURVEY); + + + return res; +} + +void rtw_readtssi_cmdrsp_callback(_adapter *padapter, struct cmd_obj *pcmd) +{ + + rtw_mfree((unsigned char *) pcmd->parmbuf, pcmd->cmdsz); + rtw_mfree((unsigned char *) pcmd, sizeof(struct cmd_obj)); + +#ifdef CONFIG_MP_INCLUDED + if (padapter->registrypriv.mp_mode == 1) + padapter->mppriv.workparam.bcompleted = _TRUE; +#endif + +} + +#ifdef CONFIG_AP_MODE +static u8 rtw_createbss_cmd(_adapter *adapter, int flags, bool adhoc + , u8 ifbmp, u8 excl_ifbmp, s16 req_ch, s8 req_bw, s8 req_offset) +{ + struct cmd_obj *cmdobj; + struct createbss_parm *parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + if (req_ch > 0 && req_bw >= 0 && req_offset >= 0) { + if (!rtw_chset_is_chbw_valid(adapter_to_chset(adapter), req_ch, req_bw, req_offset, 0, 0)) { + res = _FAIL; + goto exit; + } + } + + /* prepare cmd parameter */ + parm = (struct createbss_parm *)rtw_zmalloc(sizeof(*parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + + if (adhoc) { + /* for now, adhoc doesn't support ch,bw,offset request */ + parm->adhoc = 1; + } else { + parm->adhoc = 0; + parm->ifbmp = ifbmp; + parm->excl_ifbmp = excl_ifbmp; + parm->req_ch = req_ch; + parm->req_bw = req_bw; + parm->req_offset = req_offset; + } + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS != createbss_hdl(adapter, (u8 *)parm)) + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_CREATE_BSS); + + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + } + } + +exit: + return res; +} + +inline u8 rtw_create_ibss_cmd(_adapter *adapter, int flags) +{ + return rtw_createbss_cmd(adapter, flags + , 1 + , 0, 0 + , 0, REQ_BW_NONE, REQ_OFFSET_NONE /* for now, adhoc doesn't support ch,bw,offset request */ + ); +} + +inline u8 rtw_startbss_cmd(_adapter *adapter, int flags) +{ + return rtw_createbss_cmd(adapter, flags + , 0 + , BIT(adapter->iface_id), 0 + , 0, REQ_BW_NONE, REQ_OFFSET_NONE /* excute entire AP setup cmd */ + ); +} + +inline u8 rtw_change_bss_chbw_cmd(_adapter *adapter, int flags + , u8 ifbmp, u8 excl_ifbmp, s16 req_ch, s8 req_bw, s8 req_offset) +{ + return rtw_createbss_cmd(adapter, flags + , 0 + , ifbmp, excl_ifbmp + , req_ch, req_bw, req_offset + ); +} +#endif /* CONFIG_AP_MODE */ + +u8 rtw_joinbss_cmd(_adapter *padapter, struct wlan_network *pnetwork) +{ + u8 *auth, res = _SUCCESS; + uint t_len = 0; + WLAN_BSSID_EX *psecnetwork; + struct cmd_obj *pcmd; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct registry_priv *pregistrypriv = &padapter->registrypriv; +#ifdef CONFIG_80211N_HT + struct ht_priv *phtpriv = &pmlmepriv->htpriv; +#endif /* CONFIG_80211N_HT */ +#ifdef CONFIG_80211AC_VHT + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; +#endif /* CONFIG_80211AC_VHT */ + NDIS_802_11_NETWORK_INFRASTRUCTURE ndis_network_mode = pnetwork->network.InfrastructureMode; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + u32 tmp_len; + u8 *ptmp = NULL; + + rtw_led_control(padapter, LED_CTL_START_TO_LINK); + + pcmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd == NULL) { + res = _FAIL; + goto exit; + } +#if 0 + /* for IEs is pointer */ + t_len = sizeof(u32) + sizeof(NDIS_802_11_MAC_ADDRESS) + 2 + + sizeof(NDIS_802_11_SSID) + sizeof(u32) + + sizeof(NDIS_802_11_RSSI) + sizeof(NDIS_802_11_NETWORK_TYPE) + + sizeof(NDIS_802_11_CONFIGURATION) + + sizeof(NDIS_802_11_NETWORK_INFRASTRUCTURE) + + sizeof(NDIS_802_11_RATES_EX) + sizeof(WLAN_PHY_INFO) + sizeof(u32) + MAX_IE_SZ; +#endif + /* for IEs is fix buf size */ + t_len = sizeof(WLAN_BSSID_EX); + + + /* for hidden ap to set fw_state here */ + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE | WIFI_ADHOC_STATE) != _TRUE) { + switch (ndis_network_mode) { + case Ndis802_11IBSS: + set_fwstate(pmlmepriv, WIFI_ADHOC_STATE); + break; + + case Ndis802_11Infrastructure: + set_fwstate(pmlmepriv, WIFI_STATION_STATE); + break; + + default: + rtw_warn_on(1); + break; + } + } + + pmlmeinfo->assoc_AP_vendor = check_assoc_AP(pnetwork->network.IEs, pnetwork->network.IELength); + +#ifdef CONFIG_80211AC_VHT + /* save AP beamform_cap info for BCM IOT issue */ + if (pmlmeinfo->assoc_AP_vendor == HT_IOT_PEER_BROADCOM) + get_vht_bf_cap(pnetwork->network.IEs, + pnetwork->network.IELength, + &pvhtpriv->ap_bf_cap); +#endif + /* + Modified by Arvin 2015/05/13 + Solution for allocating a new WLAN_BSSID_EX to avoid race condition issue between disconnect and joinbss + */ + psecnetwork = (WLAN_BSSID_EX *)rtw_zmalloc(sizeof(WLAN_BSSID_EX)); + if (psecnetwork == NULL) { + if (pcmd != NULL) + rtw_mfree((unsigned char *)pcmd, sizeof(struct cmd_obj)); + + res = _FAIL; + + + goto exit; + } + + _rtw_memset(psecnetwork, 0, t_len); + + _rtw_memcpy(psecnetwork, &pnetwork->network, get_WLAN_BSSID_EX_sz(&pnetwork->network)); + + auth = &psecuritypriv->authenticator_ie[0]; + psecuritypriv->authenticator_ie[0] = (unsigned char)psecnetwork->IELength; + + if ((psecnetwork->IELength - 12) < (256 - 1)) + _rtw_memcpy(&psecuritypriv->authenticator_ie[1], &psecnetwork->IEs[12], psecnetwork->IELength - 12); + else + _rtw_memcpy(&psecuritypriv->authenticator_ie[1], &psecnetwork->IEs[12], (256 - 1)); + + psecnetwork->IELength = 0; + /* Added by Albert 2009/02/18 */ + /* If the the driver wants to use the bssid to create the connection. */ + /* If not, we have to copy the connecting AP's MAC address to it so that */ + /* the driver just has the bssid information for PMKIDList searching. */ + + if (pmlmepriv->assoc_by_bssid == _FALSE) + _rtw_memcpy(&pmlmepriv->assoc_bssid[0], &pnetwork->network.MacAddress[0], ETH_ALEN); + + /* copy fixed ie */ + _rtw_memcpy(psecnetwork->IEs, pnetwork->network.IEs, 12); + psecnetwork->IELength = 12; + + psecnetwork->IELength += rtw_restruct_sec_ie(padapter, psecnetwork->IEs + psecnetwork->IELength); + + + pqospriv->qos_option = 0; + + if (pregistrypriv->wmm_enable) { +#ifdef CONFIG_WMMPS_STA + rtw_uapsd_use_default_setting(padapter); +#endif /* CONFIG_WMMPS_STA */ + tmp_len = rtw_restruct_wmm_ie(padapter, &pnetwork->network.IEs[0], &psecnetwork->IEs[0], pnetwork->network.IELength, psecnetwork->IELength); + + if (psecnetwork->IELength != tmp_len) { + psecnetwork->IELength = tmp_len; + pqospriv->qos_option = 1; /* There is WMM IE in this corresp. beacon */ + } else { + pqospriv->qos_option = 0;/* There is no WMM IE in this corresp. beacon */ + } + } + +#ifdef CONFIG_80211N_HT + phtpriv->ht_option = _FALSE; + if (pregistrypriv->ht_enable && is_supported_ht(pregistrypriv->wireless_mode)) { + ptmp = rtw_get_ie(&pnetwork->network.IEs[12], _HT_CAPABILITY_IE_, &tmp_len, pnetwork->network.IELength - 12); + if (ptmp && tmp_len > 0) { + /* Added by Albert 2010/06/23 */ + /* For the WEP mode, we will use the bg mode to do the connection to avoid some IOT issue. */ + /* Especially for Realtek 8192u SoftAP. */ + if ((padapter->securitypriv.dot11PrivacyAlgrthm != _WEP40_) && + (padapter->securitypriv.dot11PrivacyAlgrthm != _WEP104_) && + (padapter->securitypriv.dot11PrivacyAlgrthm != _TKIP_)) { + rtw_ht_use_default_setting(padapter); + + /* rtw_restructure_ht_ie */ + rtw_restructure_ht_ie(padapter, &pnetwork->network.IEs[12], &psecnetwork->IEs[0], + pnetwork->network.IELength - 12, &psecnetwork->IELength, + pnetwork->network.Configuration.DSConfig); + } + } + } + +#ifdef CONFIG_80211AC_VHT + pvhtpriv->vht_option = _FALSE; + if (phtpriv->ht_option + && REGSTY_IS_11AC_ENABLE(pregistrypriv) + && is_supported_vht(pregistrypriv->wireless_mode) + && (!rfctl->country_ent || COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent)) + ) { + u8 vht_enable = 0; + + if (pnetwork->network.Configuration.DSConfig > 14) + vht_enable = 1; + else if ((REGSTY_IS_11AC_24G_ENABLE(pregistrypriv)) && (padapter->registrypriv.wifi_spec == 0)) + vht_enable = 1; + + if (vht_enable == 1) + rtw_restructure_vht_ie(padapter, &pnetwork->network.IEs[0], &psecnetwork->IEs[0], + pnetwork->network.IELength, &psecnetwork->IELength); + } +#endif +#endif /* CONFIG_80211N_HT */ + + rtw_append_exented_cap(padapter, &psecnetwork->IEs[0], &psecnetwork->IELength); + +#ifdef CONFIG_RTW_80211R + rtw_ft_validate_akm_type(padapter, pnetwork); +#endif + +#if 0 + psecuritypriv->supplicant_ie[0] = (u8)psecnetwork->IELength; + + if (psecnetwork->IELength < (256 - 1)) + _rtw_memcpy(&psecuritypriv->supplicant_ie[1], &psecnetwork->IEs[0], psecnetwork->IELength); + else + _rtw_memcpy(&psecuritypriv->supplicant_ie[1], &psecnetwork->IEs[0], (256 - 1)); +#endif + + pcmd->cmdsz = sizeof(WLAN_BSSID_EX); + + _rtw_init_listhead(&pcmd->list); + pcmd->cmdcode = CMD_JOINBSS;/* _JoinBss_CMD_ */ + pcmd->parmbuf = (unsigned char *)psecnetwork; + pcmd->rsp = NULL; + pcmd->rspsz = 0; + + res = rtw_enqueue_cmd(pcmdpriv, pcmd); + +exit: + + + return res; +} + +u8 rtw_disassoc_cmd(_adapter *padapter, u32 deauth_timeout_ms, int flags) /* for sta_mode */ +{ + struct cmd_obj *cmdobj = NULL; + struct disconnect_parm *param = NULL; + struct cmd_priv *cmdpriv = &padapter->cmdpriv; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + /* prepare cmd parameter */ + param = (struct disconnect_parm *)rtw_zmalloc(sizeof(*param)); + if (param == NULL) { + res = _FAIL; + goto exit; + } + param->deauth_timeout_ms = deauth_timeout_ms; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (disconnect_hdl(padapter, (u8 *)param) != H2C_SUCCESS) + res = _FAIL; + rtw_mfree((u8 *)param, sizeof(*param)); + + } else { + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree((u8 *)param, sizeof(*param)); + goto exit; + } + init_h2fwcmd_w_parm_no_rsp(cmdobj, param, CMD_DISCONNECT); + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + } + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + } + } + +exit: + + + return res; +} + +#ifdef CONFIG_AP_MODE +u8 rtw_stop_ap_cmd(_adapter *adapter, u8 flags) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS != stop_ap_hdl(adapter)) + res = _FAIL; + } else { + parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + + parm->ec_id = STOP_AP_WK_CID; + parm->type = 0; + parm->size = 0; + parm->pbuf = NULL; + + /* need enqueue, prepare cmd_obj and enqueue */ + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + } + } +exit: + return res; +} +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 rtw_tx_control_cmd(_adapter *adapter) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + + u8 res = _SUCCESS; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL){ + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = TBTX_CONTROL_TX_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + return res; +} +#endif + +u8 rtw_setopmode_cmd(_adapter *adapter, NDIS_802_11_NETWORK_INFRASTRUCTURE networktype, u8 flags) +{ + struct cmd_obj *cmdobj; + struct setopmode_parm *parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + /* prepare cmd parameter */ + parm = (struct setopmode_parm *)rtw_zmalloc(sizeof(*parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + parm->mode = (u8)networktype; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS != setopmode_hdl(adapter, (u8 *)parm)) + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_OPMODE); + + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + } + } + +exit: + return res; +} + +u8 rtw_setstakey_cmd(_adapter *padapter, struct sta_info *sta, u8 key_type, bool enqueue) +{ + struct cmd_obj *ph2c; + struct set_stakey_parm *psetstakey_para; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct set_stakey_rsp *psetstakey_rsp = NULL; + + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + u8 key_len =16; + u8 res = _SUCCESS; + + + psetstakey_para = (struct set_stakey_parm *)rtw_zmalloc(sizeof(struct set_stakey_parm)); + if (psetstakey_para == NULL) { + res = _FAIL; + goto exit; + } + + _rtw_memcpy(psetstakey_para->addr, sta->cmn.mac_addr, ETH_ALEN); + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) + psetstakey_para->algorithm = (unsigned char) psecuritypriv->dot11PrivacyAlgrthm; + else + GET_ENCRY_ALGO(psecuritypriv, sta, psetstakey_para->algorithm, _FALSE); + + if ((psetstakey_para->algorithm == _GCMP_256_) || (psetstakey_para->algorithm == _CCMP_256_)) + key_len = 32; + + if (key_type == GROUP_KEY) { + _rtw_memcpy(&psetstakey_para->key, &psecuritypriv->dot118021XGrpKey[psecuritypriv->dot118021XGrpKeyid].skey, key_len); + psetstakey_para->gk = 1; + } else if (key_type == UNICAST_KEY) + _rtw_memcpy(&psetstakey_para->key, &sta->dot118021x_UncstKey, key_len); +#ifdef CONFIG_TDLS + else if (key_type == TDLS_KEY) { + _rtw_memcpy(&psetstakey_para->key, sta->tpk.tk, key_len); + psetstakey_para->algorithm = (u8)sta->dot118021XPrivacy; + } +#endif /* CONFIG_TDLS */ + + /* jeff: set this becasue at least sw key is ready */ + padapter->securitypriv.busetkipkey = _TRUE; + + if (enqueue) { + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + rtw_mfree((u8 *) psetstakey_para, sizeof(struct set_stakey_parm)); + res = _FAIL; + goto exit; + } + + psetstakey_rsp = (struct set_stakey_rsp *)rtw_zmalloc(sizeof(struct set_stakey_rsp)); + if (psetstakey_rsp == NULL) { + rtw_mfree((u8 *) ph2c, sizeof(struct cmd_obj)); + rtw_mfree((u8 *) psetstakey_para, sizeof(struct set_stakey_parm)); + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(ph2c, psetstakey_para, CMD_SET_STAKEY); + ph2c->rsp = (u8 *) psetstakey_rsp; + ph2c->rspsz = sizeof(struct set_stakey_rsp); + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + } else { + set_stakey_hdl(padapter, (u8 *)psetstakey_para); + rtw_mfree((u8 *) psetstakey_para, sizeof(struct set_stakey_parm)); + } +exit: + + + return res; +} + +u8 rtw_clearstakey_cmd(_adapter *padapter, struct sta_info *sta, u8 enqueue) +{ + struct cmd_obj *ph2c; + struct set_stakey_parm *psetstakey_para; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct set_stakey_rsp *psetstakey_rsp = NULL; + s16 cam_id = 0; + u8 res = _SUCCESS; + + if (!sta) { + RTW_ERR("%s sta == NULL\n", __func__); + goto exit; + } + + if (!enqueue) { + while ((cam_id = rtw_camid_search(padapter, sta->cmn.mac_addr, -1, -1)) >= 0) { + RTW_PRINT("clear key for addr:"MAC_FMT", camid:%d\n", MAC_ARG(sta->cmn.mac_addr), cam_id); + clear_cam_entry(padapter, cam_id); + rtw_camid_free(padapter, cam_id); + } + } else { + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + psetstakey_para = (struct set_stakey_parm *)rtw_zmalloc(sizeof(struct set_stakey_parm)); + if (psetstakey_para == NULL) { + rtw_mfree((u8 *) ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + psetstakey_rsp = (struct set_stakey_rsp *)rtw_zmalloc(sizeof(struct set_stakey_rsp)); + if (psetstakey_rsp == NULL) { + rtw_mfree((u8 *) ph2c, sizeof(struct cmd_obj)); + rtw_mfree((u8 *) psetstakey_para, sizeof(struct set_stakey_parm)); + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(ph2c, psetstakey_para, CMD_SET_STAKEY); + ph2c->rsp = (u8 *) psetstakey_rsp; + ph2c->rspsz = sizeof(struct set_stakey_rsp); + + _rtw_memcpy(psetstakey_para->addr, sta->cmn.mac_addr, ETH_ALEN); + + psetstakey_para->algorithm = _NO_PRIVACY_; + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + + } + +exit: + + + return res; +} + +u8 rtw_addbareq_cmd(_adapter *padapter, u8 tid, u8 *addr) +{ + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct cmd_obj *ph2c; + struct addBaReq_parm *paddbareq_parm; + + u8 res = _SUCCESS; + + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + paddbareq_parm = (struct addBaReq_parm *)rtw_zmalloc(sizeof(struct addBaReq_parm)); + if (paddbareq_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + paddbareq_parm->tid = tid; + _rtw_memcpy(paddbareq_parm->addr, addr, ETH_ALEN); + + init_h2fwcmd_w_parm_no_rsp(ph2c, paddbareq_parm, CMD_ADD_BAREQ); + + /* RTW_INFO("rtw_addbareq_cmd, tid=%d\n", tid); */ + + /* rtw_enqueue_cmd(pcmdpriv, ph2c); */ + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + + return res; +} + +u8 rtw_addbarsp_cmd(_adapter *padapter, u8 *addr, u16 tid, u8 status, u8 size, u16 start_seq) +{ + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct cmd_obj *ph2c; + struct addBaRsp_parm *paddBaRsp_parm; + u8 res = _SUCCESS; + + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + paddBaRsp_parm = (struct addBaRsp_parm *)rtw_zmalloc(sizeof(struct addBaRsp_parm)); + + if (paddBaRsp_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + _rtw_memcpy(paddBaRsp_parm->addr, addr, ETH_ALEN); + paddBaRsp_parm->tid = tid; + paddBaRsp_parm->status = status; + paddBaRsp_parm->size = size; + paddBaRsp_parm->start_seq = start_seq; + + init_h2fwcmd_w_parm_no_rsp(ph2c, paddBaRsp_parm, CMD_ADD_BARSP); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + + return res; +} +/* add for CONFIG_IEEE80211W, none 11w can use it */ +u8 rtw_reset_securitypriv_cmd(_adapter *padapter) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = RESET_SECURITYPRIV; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + + /* rtw_enqueue_cmd(pcmdpriv, ph2c); */ + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + + return res; + +} + +void free_assoc_resources_hdl(_adapter *padapter, u8 lock_scanned_queue) +{ + rtw_free_assoc_resources(padapter, lock_scanned_queue); +} + +u8 rtw_free_assoc_resources_cmd(_adapter *padapter, u8 lock_scanned_queue, int flags) +{ + struct cmd_obj *cmd; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + if (flags & RTW_CMDF_DIRECTLY) { + free_assoc_resources_hdl(padapter, lock_scanned_queue); + } + else { + cmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmd == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)cmd, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = FREE_ASSOC_RESOURCES; + pdrvextra_cmd_parm->type = lock_scanned_queue; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(cmd, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + if (flags & RTW_CMDF_WAIT_ACK) { + cmd->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmd); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmd->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + } + } +exit: + return res; + +} + +u8 rtw_dynamic_chk_wk_cmd(_adapter *padapter) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + + /* only primary padapter does this cmd */ + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = DYNAMIC_CHK_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + + /* rtw_enqueue_cmd(pcmdpriv, ph2c); */ + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + + return res; + +} + +u8 rtw_iqk_cmd(_adapter *padapter, u8 flags) +{ + struct cmd_obj *pcmdobj; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl */ + rtw_iqk_hdl(padapter, NULL); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + pcmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmdobj == NULL) { + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_parm_rsp(pcmdobj, CMD_DO_IQK); + + if (flags & RTW_CMDF_WAIT_ACK) { + pcmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 10 * 1000); + } + + res = rtw_enqueue_cmd(pcmdpriv, pcmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + pcmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + } + } + +exit: + + return res; +} + +u8 rtw_set_chbw_cmd(_adapter *padapter, u8 ch, u8 bw, u8 ch_offset, u8 flags) +{ + struct cmd_obj *pcmdobj; + struct set_ch_parm *set_ch_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + + RTW_INFO(FUNC_NDEV_FMT" ch:%u, bw:%u, ch_offset:%u\n", + FUNC_NDEV_ARG(padapter->pnetdev), ch, bw, ch_offset); + + /* check input parameter */ + + /* prepare cmd parameter */ + set_ch_parm = (struct set_ch_parm *)rtw_zmalloc(sizeof(*set_ch_parm)); + if (set_ch_parm == NULL) { + res = _FAIL; + goto exit; + } + set_ch_parm->ch = ch; + set_ch_parm->bw = bw; + set_ch_parm->ch_offset = ch_offset; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS != rtw_set_chbw_hdl(padapter, (u8 *)set_ch_parm)) + res = _FAIL; + + rtw_mfree((u8 *)set_ch_parm, sizeof(*set_ch_parm)); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + pcmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmdobj == NULL) { + rtw_mfree((u8 *)set_ch_parm, sizeof(*set_ch_parm)); + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(pcmdobj, set_ch_parm, CMD_SET_CHANNEL); + + if (flags & RTW_CMDF_WAIT_ACK) { + pcmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 10 * 1000); + } + + res = rtw_enqueue_cmd(pcmdpriv, pcmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + pcmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + } + } + + /* do something based on res... */ + +exit: + + RTW_INFO(FUNC_NDEV_FMT" res:%u\n", FUNC_NDEV_ARG(padapter->pnetdev), res); + + + return res; +} + +static u8 _rtw_set_chplan_cmd(_adapter *adapter, int flags, u8 chplan, const struct country_chplan *country_ent, enum regd_src_t regd_src, u8 swconfig) +{ + struct cmd_obj *cmdobj; + struct SetChannelPlan_param *parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + /* check if allow software config */ + if (swconfig && rtw_hal_is_disable_sw_channel_plan(adapter) == _TRUE) { + res = _FAIL; + goto exit; + } + + /* if country_entry is provided, replace chplan */ + if (country_ent) + chplan = country_ent->chplan; + + /* check input parameter */ + if (regd_src == REGD_SRC_RTK_PRIV && !rtw_is_channel_plan_valid(chplan)) { + res = _FAIL; + goto exit; + } + + /* prepare cmd parameter */ + parm = (struct SetChannelPlan_param *)rtw_zmalloc(sizeof(*parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + parm->regd_src = regd_src; + parm->country_ent = country_ent; + parm->channel_plan = chplan; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS != rtw_set_chplan_hdl(adapter, (u8 *)parm)) + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_CHANPLAN); + + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + + /* allow set channel plan when cmd_thread is not running */ + if (res != _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + parm = (struct SetChannelPlan_param *)rtw_zmalloc(sizeof(*parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + parm->regd_src = regd_src; + parm->country_ent = country_ent; + parm->channel_plan = chplan; + + if (H2C_SUCCESS != rtw_set_chplan_hdl(adapter, (u8 *)parm)) + res = _FAIL; + else + res = _SUCCESS; + rtw_mfree((u8 *)parm, sizeof(*parm)); + } + } + +exit: + return res; +} + +inline u8 rtw_set_chplan_cmd(_adapter *adapter, int flags, u8 chplan, u8 swconfig) +{ + return _rtw_set_chplan_cmd(adapter, flags, chplan, NULL, REGD_SRC_RTK_PRIV, swconfig); +} + +inline u8 rtw_set_country_cmd(_adapter *adapter, int flags, const char *country_code, u8 swconfig) +{ + const struct country_chplan *ent; + + if (is_alpha(country_code[0]) == _FALSE + || is_alpha(country_code[1]) == _FALSE + ) { + RTW_PRINT("%s input country_code is not alpha2\n", __func__); + return _FAIL; + } + + ent = rtw_get_chplan_from_country(country_code); + + if (ent == NULL) { + RTW_PRINT("%s unsupported country_code:\"%c%c\"\n", __func__, country_code[0], country_code[1]); + return _FAIL; + } + + RTW_PRINT("%s country_code:\"%c%c\" mapping to chplan:0x%02x\n", __func__, country_code[0], country_code[1], ent->chplan); + + return _rtw_set_chplan_cmd(adapter, flags, RTW_CHPLAN_UNSPECIFIED, ent, REGD_SRC_RTK_PRIV, swconfig); +} + +#ifdef CONFIG_REGD_SRC_FROM_OS +inline u8 rtw_sync_os_regd_cmd(_adapter *adapter, int flags, const char *country_code, u8 dfs_region) +{ + struct country_chplan *ent; + const struct country_chplan *rtk_ent; + + /* allocate entry for regd source out of driver */ + ent = rtw_malloc(sizeof(*ent)); + if (ent == NULL) + return _FAIL; + + rtk_ent = rtw_get_chplan_from_country(country_code); + + _rtw_memcpy(ent->alpha2, country_code, 2); + + /* + * Regulation follows OS, the internal txpwr limit selection is searched by alpha2 + * "00" => WW, others use string mapping + * When no matching txpwr limit selection is found, use + * 1. txpwr lmit selection associated with alpha2 inside driver regulation database + * 2. WW when driver has no support of this alpha2 + */ + + ent->chplan = rtk_ent ? rtk_ent->chplan : RTW_CHPLAN_UNSPECIFIED; + #ifdef CONFIG_80211AC_VHT + ent->en_11ac = 1; + #endif + + /* TODO: dfs_region */ + + return _rtw_set_chplan_cmd(adapter, flags, RTW_CHPLAN_UNSPECIFIED, ent, REGD_SRC_OS, 1); +} +#endif /* CONFIG_REGD_SRC_FROM_OS */ + +u8 rtw_get_chplan_cmd(_adapter *adapter, int flags, struct get_chplan_resp **resp) +{ + struct cmd_obj *cmdobj; + struct get_channel_plan_param *parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _FAIL; + + if (!(flags & (RTW_CMDF_DIRECTLY | RTW_CMDF_WAIT_ACK))) + goto exit; + + /* prepare cmd parameter */ + parm = rtw_zmalloc(sizeof(*parm)); + if (parm == NULL) + goto exit; + parm->resp = resp; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS == rtw_get_chplan_hdl(adapter, (u8 *)parm)) + res = _SUCCESS; + rtw_mfree((u8 *)parm, sizeof(*parm)); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + rtw_mfree((u8 *)parm, sizeof(*parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_GET_CHANPLAN); + + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + + /* allow get channel plan when cmd_thread is not running */ + if (res != _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + parm = rtw_zmalloc(sizeof(*parm)); + if (parm == NULL) + goto exit; + parm->resp = resp; + + if (H2C_SUCCESS == rtw_get_chplan_hdl(adapter, (u8 *)parm)) + res = _SUCCESS; + + rtw_mfree((u8 *)parm, sizeof(*parm)); + } + } + +exit: + return res; +} + +u8 rtw_led_blink_cmd(_adapter *padapter, void *pLed) +{ + struct cmd_obj *pcmdobj; + struct LedBlink_param *ledBlink_param; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + u8 res = _SUCCESS; + + + + pcmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmdobj == NULL) { + res = _FAIL; + goto exit; + } + + ledBlink_param = (struct LedBlink_param *)rtw_zmalloc(sizeof(struct LedBlink_param)); + if (ledBlink_param == NULL) { + rtw_mfree((u8 *)pcmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + ledBlink_param->pLed = pLed; + + init_h2fwcmd_w_parm_no_rsp(pcmdobj, ledBlink_param, CMD_LEDBLINK); + res = rtw_enqueue_cmd(pcmdpriv, pcmdobj); + +exit: + + + return res; +} + +u8 rtw_set_csa_cmd(_adapter *adapter) +{ + struct cmd_obj *cmdobj; + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + u8 res = _SUCCESS; + + cmdobj = rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_parm_rsp(cmdobj, CMD_SET_CHANSWITCH); + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + +exit: + return res; +} + +u8 rtw_tdls_cmd(_adapter *padapter, u8 *addr, u8 option) +{ + u8 res = _SUCCESS; +#ifdef CONFIG_TDLS + struct cmd_obj *pcmdobj; + struct TDLSoption_param *TDLSoption; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + pcmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmdobj == NULL) { + res = _FAIL; + goto exit; + } + + TDLSoption = (struct TDLSoption_param *)rtw_zmalloc(sizeof(struct TDLSoption_param)); + if (TDLSoption == NULL) { + rtw_mfree((u8 *)pcmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + _rtw_spinlock(&(padapter->tdlsinfo.cmd_lock)); + if (addr != NULL) + _rtw_memcpy(TDLSoption->addr, addr, 6); + TDLSoption->option = option; + _rtw_spinunlock(&(padapter->tdlsinfo.cmd_lock)); + init_h2fwcmd_w_parm_no_rsp(pcmdobj, TDLSoption, CMD_TDLS); + res = rtw_enqueue_cmd(pcmdpriv, pcmdobj); + +exit: +#endif /* CONFIG_TDLS */ + + return res; +} + +u8 rtw_enable_hw_update_tsf_cmd(_adapter *padapter) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = EN_HW_UPDATE_TSF_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + return res; +} + +u8 rtw_periodic_tsf_update_end_cmd(_adapter *adapter) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + u8 res = _SUCCESS; + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (parm == NULL) { + rtw_mfree((unsigned char *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + parm->ec_id = PERIOD_TSF_UPDATE_END_WK_CID; + parm->type = 0; + parm->size = 0; + parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + +exit: + return res; +} +u8 rtw_ssmps_wk_hdl(_adapter *adapter, struct ssmps_cmd_parm *ssmp_param) +{ + u8 res = _SUCCESS; + struct sta_info *sta = ssmp_param->sta; + u8 smps = ssmp_param->smps; + + if (sta == NULL) + return _FALSE; + + if (smps) + rtw_ssmps_enter(adapter, sta); + else + rtw_ssmps_leave(adapter, sta); + return res; +} + +u8 rtw_ssmps_wk_cmd(_adapter *adapter, struct sta_info *sta, u8 smps, u8 enqueue) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *cmd_parm; + struct ssmps_cmd_parm *ssmp_param; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 res = _SUCCESS; + + if (enqueue) { + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (cmd_parm == NULL) { + rtw_mfree((unsigned char *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + ssmp_param = (struct ssmps_cmd_parm *)rtw_zmalloc(sizeof(struct ssmps_cmd_parm)); + if (ssmp_param == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + ssmp_param->smps = smps; + ssmp_param->sta = sta; + + cmd_parm->ec_id = SSMPS_WK_CID; + cmd_parm->type = 0; + cmd_parm->size = sizeof(struct ssmps_cmd_parm); + cmd_parm->pbuf = (u8 *)ssmp_param; + + init_h2fwcmd_w_parm_no_rsp(cmdobj, cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + } else { + struct ssmps_cmd_parm tmp_ssmp_param; + + tmp_ssmp_param.smps = smps; + tmp_ssmp_param.sta = sta; + rtw_ssmps_wk_hdl(adapter, &tmp_ssmp_param); + } + +exit: + return res; +} + +#ifdef CONFIG_SUPPORT_STATIC_SMPS +u8 _ssmps_chk_by_tp(_adapter *adapter, u8 from_timer) +{ + u8 enter_smps = _FALSE; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta; + u32 tx_tp_mbits, rx_tp_mbits; + + if (!MLME_IS_STA(adapter) || + !hal_is_mimo_support(adapter) || + !pmlmeext->ssmps_en || + (pmlmeext->cur_channel > 14) + ) + return enter_smps; + + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) { + RTW_ERR(ADPT_FMT" sta == NULL\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + return enter_smps; + } + + if (psta->cmn.mimo_type == RF_1T1R) + return enter_smps; + + tx_tp_mbits = psta->sta_stats.tx_tp_kbits >> 10; + rx_tp_mbits = psta->sta_stats.rx_tp_kbits >> 10; + + #ifdef DBG_STATIC_SMPS + if (pmlmeext->ssmps_test) { + enter_smps = (pmlmeext->ssmps_test_en == 1) ? _TRUE : _FALSE; + } + else + #endif + { + if ((tx_tp_mbits <= pmlmeext->ssmps_tx_tp_th) && + (rx_tp_mbits <= pmlmeext->ssmps_rx_tp_th)) + enter_smps = _TRUE; + else + enter_smps = _FALSE; + } + + if (1) { + RTW_INFO(FUNC_ADPT_FMT" tx_tp:%d [%d], rx_tp:%d [%d] , SSMPS enter :%s\n", + FUNC_ADPT_ARG(adapter), + tx_tp_mbits, pmlmeext->ssmps_tx_tp_th, + rx_tp_mbits, pmlmeext->ssmps_rx_tp_th, + (enter_smps == _TRUE) ? "True" : "False"); + #ifdef DBG_STATIC_SMPS + RTW_INFO(FUNC_ADPT_FMT" test:%d test_en:%d\n", + FUNC_ADPT_ARG(adapter), + pmlmeext->ssmps_test, + pmlmeext->ssmps_test_en); + #endif + } + + if (enter_smps) { + if (!from_timer && psta->cmn.sm_ps != SM_PS_STATIC) + rtw_ssmps_enter(adapter, psta); + } else { + if (!from_timer && psta->cmn.sm_ps != SM_PS_DISABLE) + rtw_ssmps_leave(adapter, psta); + else { + u8 ps_change = _FALSE; + + if (enter_smps && psta->cmn.sm_ps != SM_PS_STATIC) + ps_change = _TRUE; + else if (!enter_smps && psta->cmn.sm_ps != SM_PS_DISABLE) + ps_change = _TRUE; + + if (ps_change) + rtw_ssmps_wk_cmd(adapter, psta, enter_smps, 1); + } + } + + return enter_smps; +} +#endif /*CONFIG_SUPPORT_STATIC_SMPS*/ + +#ifdef CONFIG_CTRL_TXSS_BY_TP +void rtw_ctrl_txss_update_mimo_type(_adapter *adapter, struct sta_info *sta) +{ + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + pmlmeext->txss_momi_type_bk = sta->cmn.mimo_type; +} + +u8 rtw_ctrl_txss(_adapter *adapter, struct sta_info *sta, bool tx_1ss) +{ + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + u8 lps_changed = _FALSE; + u8 rst = _SUCCESS; + + if (pmlmeext->txss_1ss == tx_1ss) + return _FALSE; + + if (pwrpriv->bLeisurePs && pwrpriv->pwr_mode != PS_MODE_ACTIVE) { + lps_changed = _TRUE; + LPS_Leave(adapter, "LPS_CTRL_TXSS"); + } + + RTW_INFO(ADPT_FMT" STA [" MAC_FMT "] set tx to %d ss\n", + ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr), + (tx_1ss) ? 1 : rtw_get_sta_tx_nss(adapter, sta)); + + /*ra re-registed*/ + sta->cmn.mimo_type = (tx_1ss) ? RF_1T1R : pmlmeext->txss_momi_type_bk; + rtw_phydm_ra_registed(adapter, sta); + + /*configure trx mode*/ + rtw_phydm_trx_cfg(adapter, tx_1ss); + pmlmeext->txss_1ss = tx_1ss; + + if (lps_changed) + LPS_Enter(adapter, "LPS_CTRL_TXSS"); + + return rst; +} + +u8 rtw_ctrl_txss_wk_hdl(_adapter *adapter, struct txss_cmd_parm *txss_param) +{ + if (!txss_param->sta) + return _FALSE; + + return rtw_ctrl_txss(adapter, txss_param->sta, txss_param->tx_1ss); +} + +u8 rtw_ctrl_txss_wk_cmd(_adapter *adapter, struct sta_info *sta, bool tx_1ss, u8 flag) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *cmd_parm; + struct txss_cmd_parm *txss_param; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + txss_param = (struct txss_cmd_parm *)rtw_zmalloc(sizeof(struct txss_cmd_parm)); + if (txss_param == NULL) { + res = _FAIL; + goto exit; + } + + txss_param->tx_1ss = tx_1ss; + txss_param->sta = sta; + + if (flag & RTW_CMDF_DIRECTLY) { + res = rtw_ctrl_txss_wk_hdl(adapter, txss_param); + rtw_mfree((u8 *)txss_param, sizeof(*txss_param)); + } else { + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (cmd_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + cmd_parm->ec_id = TXSS_WK_CID; + cmd_parm->type = 0; + cmd_parm->size = sizeof(struct txss_cmd_parm); + cmd_parm->pbuf = (u8 *)txss_param; + + init_h2fwcmd_w_parm_no_rsp(cmdobj, cmd_parm, CMD_SET_DRV_EXTRA); + + if (flag & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 10 * 1000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + if (res == _SUCCESS && (flag & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + } + +exit: + return res; +} + +void rtw_ctrl_tx_ss_by_tp(_adapter *adapter, u8 from_timer) +{ + bool tx_1ss = _FALSE; /*change tx from 2ss to 1ss*/ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta; + u32 tx_tp_mbits; + + if (!MLME_IS_STA(adapter) || + !hal_is_mimo_support(adapter) || + !pmlmeext->txss_ctrl_en + ) + return; + + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) { + RTW_ERR(ADPT_FMT" sta == NULL\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + return; + } + + tx_tp_mbits = psta->sta_stats.tx_tp_kbits >> 10; + if (tx_tp_mbits >= pmlmeext->txss_tp_th) { + tx_1ss = _FALSE; + } else { + if (pmlmeext->txss_tp_chk_cnt && --pmlmeext->txss_tp_chk_cnt) + tx_1ss = _FALSE; + else + tx_1ss = _TRUE; + } + + if (1) { + RTW_INFO(FUNC_ADPT_FMT" tx_tp:%d [%d] tx_1ss(%d):%s\n", + FUNC_ADPT_ARG(adapter), + tx_tp_mbits, pmlmeext->txss_tp_th, + pmlmeext->txss_tp_chk_cnt, + (tx_1ss == _TRUE) ? "True" : "False"); + } + + if (pmlmeext->txss_1ss != tx_1ss) { + if (from_timer) + rtw_ctrl_txss_wk_cmd(adapter, psta, tx_1ss, 0); + else + rtw_ctrl_txss(adapter, psta, tx_1ss); + } +} +#ifdef DBG_CTRL_TXSS +void dbg_ctrl_txss(_adapter *adapter, bool tx_1ss) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta; + + if (!MLME_IS_STA(adapter) || + !hal_is_mimo_support(adapter) + ) + return; + + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) { + RTW_ERR(ADPT_FMT" sta == NULL\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + return; + } + + rtw_ctrl_txss(adapter, psta, tx_1ss); +} +#endif +#endif /*CONFIG_CTRL_TXSS_BY_TP*/ + +#ifdef CONFIG_LPS +#ifdef CONFIG_LPS_CHK_BY_TP +#ifdef LPS_BCN_CNT_MONITOR +static u8 _bcn_cnt_expected(struct sta_info *psta) +{ + _adapter *adapter = psta->padapter; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 dtim = rtw_get_bcn_dtim_period(adapter); + u8 bcn_cnt = 0; + + if ((pmlmeinfo->bcn_interval !=0) && (dtim != 0)) + bcn_cnt = 2000 / pmlmeinfo->bcn_interval / dtim * 4 / 5; /*2s*/ + if (0) + RTW_INFO("%s bcn_cnt:%d\n", __func__, bcn_cnt); + + if (bcn_cnt == 0) { + RTW_ERR(FUNC_ADPT_FMT" bcn_cnt == 0\n", FUNC_ADPT_ARG(adapter)); + rtw_warn_on(1); + } + + return bcn_cnt; +} +#endif +u8 _lps_chk_by_tp(_adapter *adapter, u8 from_timer) +{ + u8 enter_ps = _FALSE; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + u32 tx_tp_mbits, rx_tp_mbits, bi_tp_mbits; + u8 rx_bcn_cnt; + + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) { + RTW_ERR(ADPT_FMT" sta == NULL\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + return enter_ps; + } + + rx_bcn_cnt = rtw_get_bcn_cnt(psta->padapter); + psta->sta_stats.acc_tx_bytes = psta->sta_stats.tx_bytes; + psta->sta_stats.acc_rx_bytes = psta->sta_stats.rx_bytes; + +#if 1 + tx_tp_mbits = psta->sta_stats.tx_tp_kbits >> 10; + rx_tp_mbits = psta->sta_stats.rx_tp_kbits >> 10; + bi_tp_mbits = tx_tp_mbits + rx_tp_mbits; +#else + tx_tp_mbits = psta->sta_stats.smooth_tx_tp_kbits >> 10; + rx_tp_mbits = psta->sta_stats.smooth_rx_tp_kbits >> 10; + bi_tp_mbits = tx_tp_mbits + rx_tp_mbits; +#endif + + if ((bi_tp_mbits >= pwrpriv->lps_bi_tp_th) || + (tx_tp_mbits >= pwrpriv->lps_tx_tp_th) || + (rx_tp_mbits >= pwrpriv->lps_rx_tp_th)) { + enter_ps = _FALSE; + pwrpriv->lps_chk_cnt = pwrpriv->lps_chk_cnt_th; + } + else { +#ifdef LPS_BCN_CNT_MONITOR + u8 bcn_cnt = _bcn_cnt_expected(psta); + + if (bcn_cnt && (rx_bcn_cnt < bcn_cnt)) { + pwrpriv->lps_chk_cnt = 2; + RTW_ERR(FUNC_ADPT_FMT" BCN_CNT:%d(%d) invalid\n", + FUNC_ADPT_ARG(adapter), rx_bcn_cnt, bcn_cnt); + } +#endif + + if (pwrpriv->lps_chk_cnt && --pwrpriv->lps_chk_cnt) + enter_ps = _FALSE; + else + enter_ps = _TRUE; + } + + if (1) { + RTW_INFO(FUNC_ADPT_FMT" tx_tp:%d [%d], rx_tp:%d [%d], bi_tp:%d [%d], enter_ps(%d):%s\n", + FUNC_ADPT_ARG(adapter), + tx_tp_mbits, pwrpriv->lps_tx_tp_th, + rx_tp_mbits, pwrpriv->lps_rx_tp_th, + bi_tp_mbits, pwrpriv->lps_bi_tp_th, + pwrpriv->lps_chk_cnt, + (enter_ps == _TRUE) ? "True" : "False"); + RTW_INFO(FUNC_ADPT_FMT" tx_pkt_cnt :%d [%d], rx_pkt_cnt :%d [%d]\n", + FUNC_ADPT_ARG(adapter), + pmlmepriv->LinkDetectInfo.NumTxOkInPeriod, + pwrpriv->lps_tx_pkts, + pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod, + pwrpriv->lps_rx_pkts); + if (!adapter->bsta_tp_dump) + RTW_INFO(FUNC_ADPT_FMT" bcn_cnt:%d (per-%d second)\n", + FUNC_ADPT_ARG(adapter), + rx_bcn_cnt, + 2); + } + + if (enter_ps) { + if (!from_timer) + LPS_Enter(adapter, "TRAFFIC_IDLE"); + } else { + if (!from_timer) + LPS_Leave(adapter, "TRAFFIC_BUSY"); + else { + #ifdef CONFIG_CONCURRENT_MODE + #ifndef CONFIG_FW_MULTI_PORT_SUPPORT + if (adapter->hw_port == HW_PORT0) + #endif + #endif + rtw_lps_ctrl_wk_cmd(adapter, LPS_CTRL_TRAFFIC_BUSY, 0); + } + } + + return enter_ps; +} +#endif + +static u8 _lps_chk_by_pkt_cnts(_adapter *padapter, u8 from_timer, u8 bBusyTraffic) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 bEnterPS = _FALSE; + + /* check traffic for powersaving. */ + if (((pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod + pmlmepriv->LinkDetectInfo.NumTxOkInPeriod) > 8) || + #ifdef CONFIG_LPS_SLOW_TRANSITION + (pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod > 2) + #else /* CONFIG_LPS_SLOW_TRANSITION */ + (pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod > 4) + #endif /* CONFIG_LPS_SLOW_TRANSITION */ + ) { + #ifdef DBG_RX_COUNTER_DUMP + if (padapter->dump_rx_cnt_mode & DUMP_DRV_TRX_COUNTER_DATA) + RTW_INFO("(-)Tx = %d, Rx = %d\n", pmlmepriv->LinkDetectInfo.NumTxOkInPeriod, pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod); + #endif + + bEnterPS = _FALSE; + #ifdef CONFIG_LPS_SLOW_TRANSITION + if (bBusyTraffic == _TRUE) { + if (pmlmepriv->LinkDetectInfo.TrafficTransitionCount <= 4) + pmlmepriv->LinkDetectInfo.TrafficTransitionCount = 4; + + pmlmepriv->LinkDetectInfo.TrafficTransitionCount++; + + /* RTW_INFO("Set TrafficTransitionCount to %d\n", pmlmepriv->LinkDetectInfo.TrafficTransitionCount); */ + + if (pmlmepriv->LinkDetectInfo.TrafficTransitionCount > 30/*TrafficTransitionLevel*/) + pmlmepriv->LinkDetectInfo.TrafficTransitionCount = 30; + } + #endif /* CONFIG_LPS_SLOW_TRANSITION */ + } else { + #ifdef DBG_RX_COUNTER_DUMP + if (padapter->dump_rx_cnt_mode & DUMP_DRV_TRX_COUNTER_DATA) + RTW_INFO("(+)Tx = %d, Rx = %d\n", pmlmepriv->LinkDetectInfo.NumTxOkInPeriod, pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod); + #endif + + #ifdef CONFIG_LPS_SLOW_TRANSITION + if (pmlmepriv->LinkDetectInfo.TrafficTransitionCount >= 2) + pmlmepriv->LinkDetectInfo.TrafficTransitionCount -= 2; + else + pmlmepriv->LinkDetectInfo.TrafficTransitionCount = 0; + + if (pmlmepriv->LinkDetectInfo.TrafficTransitionCount == 0) + bEnterPS = _TRUE; + #else /* CONFIG_LPS_SLOW_TRANSITION */ + bEnterPS = _TRUE; + #endif /* CONFIG_LPS_SLOW_TRANSITION */ + } + + #ifdef CONFIG_DYNAMIC_DTIM + if (pmlmepriv->LinkDetectInfo.LowPowerTransitionCount == 8) + bEnterPS = _FALSE; + + RTW_INFO("LowPowerTransitionCount=%d\n", pmlmepriv->LinkDetectInfo.LowPowerTransitionCount); + #endif /* CONFIG_DYNAMIC_DTIM */ + + /* LeisurePS only work in infra mode. */ + if (bEnterPS) { + if (!from_timer) { + #ifdef CONFIG_DYNAMIC_DTIM + if (pmlmepriv->LinkDetectInfo.LowPowerTransitionCount < 8) + adapter_to_pwrctl(padapter)->dtim = 1; + else + adapter_to_pwrctl(padapter)->dtim = 3; + #endif /* CONFIG_DYNAMIC_DTIM */ + LPS_Enter(padapter, "TRAFFIC_IDLE"); + } else { + /* do this at caller */ + /* rtw_lps_ctrl_wk_cmd(adapter, LPS_CTRL_ENTER, 0); */ + /* rtw_hal_dm_watchdog_in_lps(padapter); */ + } + + #ifdef CONFIG_DYNAMIC_DTIM + if (adapter_to_pwrctl(padapter)->bFwCurrentInPSMode == _TRUE) + pmlmepriv->LinkDetectInfo.LowPowerTransitionCount++; + #endif /* CONFIG_DYNAMIC_DTIM */ + } else { + #ifdef CONFIG_DYNAMIC_DTIM + if (pmlmepriv->LinkDetectInfo.LowPowerTransitionCount != 8) + pmlmepriv->LinkDetectInfo.LowPowerTransitionCount = 0; + else + pmlmepriv->LinkDetectInfo.LowPowerTransitionCount++; + #endif /* CONFIG_DYNAMIC_DTIM */ + + if (!from_timer) + LPS_Leave(padapter, "TRAFFIC_BUSY"); + else { + #ifdef CONFIG_CONCURRENT_MODE + #ifndef CONFIG_FW_MULTI_PORT_SUPPORT + if (padapter->hw_port == HW_PORT0) + #endif + #endif + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_TRAFFIC_BUSY, 0); + } + } + + return bEnterPS; +} +#endif /* CONFIG_LPS */ + +/* from_timer == 1 means driver is in LPS */ +u8 traffic_status_watchdog(_adapter *padapter, u8 from_timer) +{ + u8 bEnterPS = _FALSE; + u16 BusyThresholdHigh; + u16 BusyThresholdLow; + u16 BusyThreshold; + u8 bBusyTraffic = _FALSE, bTxBusyTraffic = _FALSE, bRxBusyTraffic = _FALSE; + u8 bHigherBusyTraffic = _FALSE, bHigherBusyRxTraffic = _FALSE, bHigherBusyTxTraffic = _FALSE; + + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); +#ifdef CONFIG_TDLS + struct tdls_info *ptdlsinfo = &(padapter->tdlsinfo); + struct tdls_txmgmt txmgmt; + u8 baddr[ETH_ALEN] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff }; +#endif /* CONFIG_TDLS */ +#ifdef CONFIG_TRAFFIC_PROTECT + RT_LINK_DETECT_T *link_detect = &pmlmepriv->LinkDetectInfo; +#endif + +#ifdef CONFIG_BT_COEXIST + if (padapter->registrypriv.wifi_spec != 1) { + BusyThresholdHigh = 25; + BusyThresholdLow = 10; + } else +#endif /* CONFIG_BT_COEXIST */ + { + BusyThresholdHigh = 100; + BusyThresholdLow = 75; + } + BusyThreshold = BusyThresholdHigh; + + + /* */ + /* Determine if our traffic is busy now */ + /* */ + if ((check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + /*&& !MgntInitAdapterInProgress(pMgntInfo)*/) { + /* if we raise bBusyTraffic in last watchdog, using lower threshold. */ + if (pmlmepriv->LinkDetectInfo.bBusyTraffic) + BusyThreshold = BusyThresholdLow; + + if (pmlmepriv->LinkDetectInfo.NumRxOkInPeriod > BusyThreshold || + pmlmepriv->LinkDetectInfo.NumTxOkInPeriod > BusyThreshold) { + bBusyTraffic = _TRUE; + + if (pmlmepriv->LinkDetectInfo.NumRxOkInPeriod > pmlmepriv->LinkDetectInfo.NumTxOkInPeriod) + bRxBusyTraffic = _TRUE; + else + bTxBusyTraffic = _TRUE; + } + + /* Higher Tx/Rx data. */ + if (pmlmepriv->LinkDetectInfo.NumRxOkInPeriod > 4000 || + pmlmepriv->LinkDetectInfo.NumTxOkInPeriod > 4000) { + bHigherBusyTraffic = _TRUE; + + if (pmlmepriv->LinkDetectInfo.NumRxOkInPeriod > pmlmepriv->LinkDetectInfo.NumTxOkInPeriod) + bHigherBusyRxTraffic = _TRUE; + else + bHigherBusyTxTraffic = _TRUE; + } + +#ifdef CONFIG_TRAFFIC_PROTECT +#define TX_ACTIVE_TH 10 +#define RX_ACTIVE_TH 20 +#define TRAFFIC_PROTECT_PERIOD_MS 4500 + + if (link_detect->NumTxOkInPeriod > TX_ACTIVE_TH + || link_detect->NumRxUnicastOkInPeriod > RX_ACTIVE_TH) { + + RTW_INFO(FUNC_ADPT_FMT" acqiure wake_lock for %u ms(tx:%d,rx_unicast:%d)\n", + FUNC_ADPT_ARG(padapter), + TRAFFIC_PROTECT_PERIOD_MS, + link_detect->NumTxOkInPeriod, + link_detect->NumRxUnicastOkInPeriod); + + rtw_lock_traffic_suspend_timeout(TRAFFIC_PROTECT_PERIOD_MS); + } +#endif + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_AUTOSETUP + /* TDLS_WATCHDOG_PERIOD * 2sec, periodically send */ + if (hal_chk_wl_func(padapter, WL_FUNC_TDLS) == _TRUE) { + if ((ptdlsinfo->watchdog_count % TDLS_WATCHDOG_PERIOD) == 0) { + _rtw_memcpy(txmgmt.peer, baddr, ETH_ALEN); + issue_tdls_dis_req(padapter, &txmgmt); + } + ptdlsinfo->watchdog_count++; + } +#endif /* CONFIG_TDLS_AUTOSETUP */ +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_SUPPORT_STATIC_SMPS + _ssmps_chk_by_tp(padapter, from_timer); +#endif +#ifdef CONFIG_CTRL_TXSS_BY_TP + rtw_ctrl_tx_ss_by_tp(padapter, from_timer); +#endif + +#ifdef CONFIG_LPS + if (adapter_to_pwrctl(padapter)->bLeisurePs && MLME_IS_STA(padapter)) { + #ifdef CONFIG_LPS_CHK_BY_TP + if (adapter_to_pwrctl(padapter)->lps_chk_by_tp) + bEnterPS = _lps_chk_by_tp(padapter, from_timer); + else + #endif /*CONFIG_LPS_CHK_BY_TP*/ + bEnterPS = _lps_chk_by_pkt_cnts(padapter, from_timer, bBusyTraffic); + } +#endif /* CONFIG_LPS */ + + } else { +#ifdef CONFIG_LPS + if (!from_timer && rtw_mi_get_assoc_if_num(padapter) == 0) + LPS_Leave(padapter, "NON_LINKED"); +#endif + } + + session_tracker_chk_cmd(padapter, NULL); + +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 + rtw_bf_update_traffic(padapter); +#endif /* RTW_BEAMFORMING_VERSION_2 */ +#endif /* CONFIG_BEAMFORMING */ + + pmlmepriv->LinkDetectInfo.NumRxOkInPeriod = 0; + pmlmepriv->LinkDetectInfo.NumTxOkInPeriod = 0; + pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod = 0; + pmlmepriv->LinkDetectInfo.bBusyTraffic = bBusyTraffic; + pmlmepriv->LinkDetectInfo.bTxBusyTraffic = bTxBusyTraffic; + pmlmepriv->LinkDetectInfo.bRxBusyTraffic = bRxBusyTraffic; + pmlmepriv->LinkDetectInfo.bHigherBusyTraffic = bHigherBusyTraffic; + pmlmepriv->LinkDetectInfo.bHigherBusyRxTraffic = bHigherBusyRxTraffic; + pmlmepriv->LinkDetectInfo.bHigherBusyTxTraffic = bHigherBusyTxTraffic; + + return bEnterPS; + +} + +#ifdef CONFIG_AP_MODE +/* for 11n Logo 4.2.31/4.2.32 */ +static void dynamic_update_bcn_check(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + if (!padapter->registrypriv.wifi_spec) + return; + + if (!padapter->registrypriv.ht_enable || !is_supported_ht(padapter->registrypriv.wireless_mode)) + return; + + if (!MLME_IS_AP(padapter)) + return; + + if (pmlmeext->bstart_bss) { + /* In 10 * 2 = 20s, there are no legacy AP, update HT info */ + static u8 count = 1; + + if (count % 10 == 0) { + count = 1; +#ifdef CONFIG_80211N_HT + if (_FALSE == ATOMIC_READ(&pmlmepriv->olbc) + && _FALSE == ATOMIC_READ(&pmlmepriv->olbc_ht)) { + + if (rtw_ht_operation_update(padapter) > 0) { + update_beacon(padapter, _HT_CAPABILITY_IE_, NULL, _FALSE, 0); + update_beacon(padapter, _HT_ADD_INFO_IE_, NULL, _TRUE, 0); + } + } +#endif /* CONFIG_80211N_HT */ + } + +#ifdef CONFIG_80211N_HT + /* In 2s, there are any legacy AP, update HT info, and then reset count */ + + if (_FALSE != ATOMIC_READ(&pmlmepriv->olbc) + && _FALSE != ATOMIC_READ(&pmlmepriv->olbc_ht)) { + + if (rtw_ht_operation_update(padapter) > 0) { + update_beacon(padapter, _HT_CAPABILITY_IE_, NULL, _FALSE, 0); + update_beacon(padapter, _HT_ADD_INFO_IE_, NULL, _TRUE, 0); + + } + ATOMIC_SET(&pmlmepriv->olbc, _FALSE); + ATOMIC_SET(&pmlmepriv->olbc_ht, _FALSE); + count = 0; + } +#endif /* CONFIG_80211N_HT */ + count ++; + } +} +#endif /* CONFIG_AP_MODE */ + +void rtw_iface_dynamic_chk_wk_hdl(_adapter *padapter) +{ + #ifdef CONFIG_AP_MODE + #ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { + expire_timeout_chk(padapter); + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter) && MLME_IS_ASOC(padapter)) + rtw_mesh_peer_status_chk(padapter); + #endif + } + #endif /* CONFIG_ACTIVE_KEEP_ALIVE_CHECK */ + + dynamic_update_bcn_check(padapter); + + #endif /* CONFIG_AP_MODE */ + + linked_status_chk(padapter, 0); + traffic_status_watchdog(padapter, 0); + + /* for debug purpose */ + _linked_info_dump(padapter); + +#ifdef CONFIG_RTW_CFGVENDOR_RSSIMONITOR + rtw_cfgvendor_rssi_monitor_evt(padapter); +#endif + + +} +void rtw_dynamic_chk_wk_hdl(_adapter *padapter) +{ + rtw_mi_dynamic_chk_wk_hdl(padapter); +#ifdef CONFIG_MP_INCLUDED + if (rtw_mp_mode_check(padapter) == _FALSE) +#endif + { +#ifdef DBG_CONFIG_ERROR_DETECT + rtw_hal_sreset_xmit_status_check(padapter); + rtw_hal_sreset_linked_status_check(padapter); +#endif + } + + /* if(check_fwstate(pmlmepriv, WIFI_UNDER_LINKING|WIFI_UNDER_SURVEY)==_FALSE) */ + { +#ifdef DBG_RX_COUNTER_DUMP + rtw_dump_rx_counters(padapter); +#endif + dm_DynamicUsbTxAgg(padapter, 0); + } + rtw_hal_dm_watchdog(padapter); + + /* check_hw_pbc(padapter, pdrvextra_cmd->pbuf, pdrvextra_cmd->type); */ + +#ifdef CONFIG_BT_COEXIST + /* BT-Coexist */ + rtw_btcoex_Handler(padapter); +#endif + +#ifdef CONFIG_RTW_MULTI_AP + rtw_ch_util_rpt(padapter); +#endif + +#ifdef CONFIG_DFS_MASTER + rtw_chset_chk_non_ocp_finish(adapter_to_rfctl(padapter)); +#endif + +#ifdef CONFIG_IPS_CHECK_IN_WD + /* always call rtw_ps_processor() at last one. */ + rtw_ps_processor(padapter); +#endif + +#ifdef CONFIG_MCC_MODE + rtw_hal_mcc_sw_status_check(padapter); +#endif /* CONFIG_MCC_MODE */ + + rtw_hal_periodic_tsf_update_chk(padapter); +} + +#ifdef CONFIG_LPS +struct lps_ctrl_wk_parm { + s8 lps_level; + #ifdef CONFIG_LPS_1T1R + s8 lps_1t1r; + #endif +}; + +void lps_ctrl_wk_hdl(_adapter *padapter, u8 lps_ctrl_type, u8 *buf) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct lps_ctrl_wk_parm *parm = (struct lps_ctrl_wk_parm *)buf; + u8 mstatus; + + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) + || (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE)) + return; + + switch (lps_ctrl_type) { + case LPS_CTRL_SCAN: + /* RTW_INFO("LPS_CTRL_SCAN\n"); */ +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_ScanNotify(padapter, _TRUE); +#endif /* CONFIG_BT_COEXIST */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + /* connect */ + LPS_Leave(padapter, "LPS_CTRL_SCAN"); + } + break; + case LPS_CTRL_JOINBSS: + /* RTW_INFO("LPS_CTRL_JOINBSS\n"); */ + LPS_Leave(padapter, "LPS_CTRL_JOINBSS"); + break; + case LPS_CTRL_CONNECT: + /* RTW_INFO("LPS_CTRL_CONNECT\n"); */ + mstatus = 1;/* connect */ + /* Reset LPS Setting */ + pwrpriv->LpsIdleCount = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_JOINBSSRPT, (u8 *)(&mstatus)); +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_MediaStatusNotify(padapter, mstatus); +#endif /* CONFIG_BT_COEXIST */ + break; + case LPS_CTRL_DISCONNECT: + /* RTW_INFO("LPS_CTRL_DISCONNECT\n"); */ + mstatus = 0;/* disconnect */ +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_MediaStatusNotify(padapter, mstatus); +#endif /* CONFIG_BT_COEXIST */ + LPS_Leave(padapter, "LPS_CTRL_DISCONNECT"); + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_JOINBSSRPT, (u8 *)(&mstatus)); + break; + case LPS_CTRL_SPECIAL_PACKET: + /* RTW_INFO("LPS_CTRL_SPECIAL_PACKET\n"); */ + rtw_set_lps_deny(padapter, LPS_DELAY_MS); +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SpecialPacketNotify(padapter, PACKET_DHCP); +#endif /* CONFIG_BT_COEXIST */ + LPS_Leave(padapter, "LPS_CTRL_SPECIAL_PACKET"); + break; + case LPS_CTRL_LEAVE: + LPS_Leave(padapter, "LPS_CTRL_LEAVE"); + break; + case LPS_CTRL_LEAVE_SET_OPTION: + LPS_Leave(padapter, "LPS_CTRL_LEAVE_SET_OPTION"); + if (parm) { + if (parm->lps_level >= 0) + pwrpriv->lps_level = parm->lps_level; + #ifdef CONFIG_LPS_1T1R + if (parm->lps_1t1r >= 0) + pwrpriv->lps_1t1r = parm->lps_1t1r; + #endif + } + break; + case LPS_CTRL_LEAVE_CFG80211_PWRMGMT: + LPS_Leave(padapter, "CFG80211_PWRMGMT"); + break; + case LPS_CTRL_TRAFFIC_BUSY: + LPS_Leave(padapter, "LPS_CTRL_TRAFFIC_BUSY"); + break; + case LPS_CTRL_TX_TRAFFIC_LEAVE: + LPS_Leave(padapter, "LPS_CTRL_TX_TRAFFIC_LEAVE"); + break; + case LPS_CTRL_RX_TRAFFIC_LEAVE: + LPS_Leave(padapter, "LPS_CTRL_RX_TRAFFIC_LEAVE"); + break; + case LPS_CTRL_ENTER: + LPS_Enter(padapter, "TRAFFIC_IDLE_1"); + break; + default: + break; + } + +} + +static u8 _rtw_lps_ctrl_wk_cmd(_adapter *adapter, u8 lps_ctrl_type, s8 lps_level, s8 lps_1t1r, u8 flags) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + struct lps_ctrl_wk_parm *wk_parm = NULL; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + if (lps_ctrl_type == LPS_CTRL_LEAVE_SET_OPTION) { + wk_parm = rtw_zmalloc(sizeof(*wk_parm)); + if (wk_parm == NULL) { + res = _FAIL; + goto exit; + } + wk_parm->lps_level = lps_level; + #ifdef CONFIG_LPS_1T1R + wk_parm->lps_1t1r = lps_1t1r; + #endif + } + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly */ + lps_ctrl_wk_hdl(adapter, lps_ctrl_type, (u8 *)wk_parm); + if (wk_parm) + rtw_mfree(wk_parm, sizeof(*wk_parm)); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + parm = rtw_zmalloc(sizeof(*parm)); + if (parm == NULL) { + if (wk_parm) + rtw_mfree(wk_parm, sizeof(*wk_parm)); + res = _FAIL; + goto exit; + } + + parm->ec_id = LPS_CTRL_WK_CID; + parm->type = lps_ctrl_type; + parm->size = wk_parm ? sizeof(*wk_parm) : 0; + parm->pbuf = (u8 *)wk_parm; + + cmdobj = rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + rtw_mfree(parm, sizeof(*parm)); + if (wk_parm) + rtw_mfree(wk_parm, sizeof(*wk_parm)); + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + } + +exit: + return res; +} + +u8 rtw_lps_ctrl_wk_cmd(_adapter *adapter, u8 lps_ctrl_type, u8 flags) +{ + return _rtw_lps_ctrl_wk_cmd(adapter, lps_ctrl_type, -1, -1, flags); +} + +u8 rtw_lps_ctrl_leave_set_level_cmd(_adapter *adapter, u8 lps_level, u8 flags) +{ + return _rtw_lps_ctrl_wk_cmd(adapter, LPS_CTRL_LEAVE_SET_OPTION, lps_level, -1, flags); +} + +#ifdef CONFIG_LPS_1T1R +u8 rtw_lps_ctrl_leave_set_1t1r_cmd(_adapter *adapter, u8 lps_1t1r, u8 flags) +{ + return _rtw_lps_ctrl_wk_cmd(adapter, LPS_CTRL_LEAVE_SET_OPTION, -1, lps_1t1r, flags); +} +#endif + +void rtw_dm_in_lps_hdl(_adapter *padapter) +{ + rtw_hal_set_hwreg(padapter, HW_VAR_DM_IN_LPS_LCLK, NULL); +} + +u8 rtw_dm_in_lps_wk_cmd(_adapter *padapter) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = DM_IN_LPS_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + return res; + +} + +void rtw_lps_change_dtim_hdl(_adapter *padapter, u8 dtim) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + + if (dtim <= 0 || dtim > 16) + return; + +#ifdef CONFIG_BT_COEXIST + if (rtw_btcoex_IsBtControlLps(padapter) == _TRUE) + return; +#endif + +#ifdef CONFIG_LPS_LCLK + _enter_pwrlock(&pwrpriv->lock); +#endif + + if (pwrpriv->dtim != dtim) { + RTW_INFO("change DTIM from %d to %d, bFwCurrentInPSMode=%d, ps_mode=%d\n", pwrpriv->dtim, dtim, + pwrpriv->bFwCurrentInPSMode, pwrpriv->pwr_mode); + + pwrpriv->dtim = dtim; + } + + if ((pwrpriv->bFwCurrentInPSMode == _TRUE) && (pwrpriv->pwr_mode > PS_MODE_ACTIVE)) { + u8 ps_mode = pwrpriv->pwr_mode; + + /* RTW_INFO("change DTIM from %d to %d, ps_mode=%d\n", pwrpriv->dtim, dtim, ps_mode); */ + + rtw_exec_lps(padapter, ps_mode); + } + +#ifdef CONFIG_LPS_LCLK + _exit_pwrlock(&pwrpriv->lock); +#endif + +} + +#endif + +u8 rtw_lps_change_dtim_cmd(_adapter *padapter, u8 dtim) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + /* + #ifdef CONFIG_CONCURRENT_MODE + if (padapter->hw_port != HW_PORT0) + return res; + #endif + */ + { + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = LPS_CHANGE_DTIM_CID; + pdrvextra_cmd_parm->type = dtim; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + } + +exit: + + return res; + +} + +#if (RATE_ADAPTIVE_SUPPORT == 1) +void rpt_timer_setting_wk_hdl(_adapter *padapter, u16 minRptTime) +{ + rtw_hal_set_hwreg(padapter, HW_VAR_RPT_TIMER_SETTING, (u8 *)(&minRptTime)); +} + +u8 rtw_rpt_timer_cfg_cmd(_adapter *padapter, u16 minRptTime) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + u8 res = _SUCCESS; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = RTP_TIMER_CFG_WK_CID; + pdrvextra_cmd_parm->type = minRptTime; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + res = rtw_enqueue_cmd(pcmdpriv, ph2c); +exit: + + + return res; + +} + +#endif + +#ifdef CONFIG_ANTENNA_DIVERSITY +void antenna_select_wk_hdl(_adapter *padapter, u8 antenna) +{ + rtw_hal_set_odm_var(padapter, HAL_ODM_ANTDIV_SELECT, &antenna, _TRUE); +} + +u8 rtw_antenna_select_cmd(_adapter *padapter, u8 antenna, u8 enqueue) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + u8 bSupportAntDiv = _FALSE; + u8 res = _SUCCESS; + int i; + + rtw_hal_get_def_var(padapter, HAL_DEF_IS_SUPPORT_ANT_DIV, &(bSupportAntDiv)); + if (_FALSE == bSupportAntDiv) + return _FAIL; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (rtw_linked_check(dvobj->padapters[i])) + return _FAIL; + } + + if (_TRUE == enqueue) { + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = ANT_SELECT_WK_CID; + pdrvextra_cmd_parm->type = antenna; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + } else + antenna_select_wk_hdl(padapter, antenna); +exit: + + + return res; + +} +#endif + +void rtw_dm_ra_mask_hdl(_adapter *padapter, struct sta_info *psta) +{ + if (psta) + set_sta_rate(padapter, psta); +} + +u8 rtw_dm_ra_mask_wk_cmd(_adapter *padapter, u8 *psta) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = DM_RA_MSK_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = psta; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + return res; + +} + +void power_saving_wk_hdl(_adapter *padapter) +{ + rtw_ps_processor(padapter); +} + +/* add for CONFIG_IEEE80211W, none 11w can use it */ +void reset_securitypriv_hdl(_adapter *padapter) +{ + rtw_reset_securitypriv(padapter); +} + +#ifdef CONFIG_P2P +u8 p2p_protocol_wk_cmd(_adapter *padapter, int intCmdType) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + return res; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = P2P_PROTO_WK_CID; + pdrvextra_cmd_parm->type = intCmdType; /* As the command tppe. */ + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; /* Must be NULL here */ + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + + return res; + +} +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_IOCTL_CFG80211 +static struct rtw_roch_parm *rtw_alloc_roch_parm(_adapter *adapter + , u64 cookie, struct wireless_dev *wdev + , struct ieee80211_channel *ch, enum nl80211_channel_type ch_type + , unsigned int duration + , u8 flags +) +{ + struct rtw_roch_parm *roch_parm; + bool cancel = duration ? 0 : 1; + + roch_parm = (struct rtw_roch_parm *)rtw_zmalloc(sizeof(struct rtw_roch_parm)); + if (!roch_parm) + return NULL; + + roch_parm->cookie = cookie; + roch_parm->wdev = wdev; + if (!cancel) { + _rtw_memcpy(&roch_parm->ch, ch, sizeof(struct ieee80211_channel)); + roch_parm->ch_type = ch_type; + roch_parm->duration = duration; + } + + return roch_parm; +} + +inline u8 rtw_roch_cmd(_adapter *adapter + , u64 cookie, struct wireless_dev *wdev + , struct ieee80211_channel *ch, enum nl80211_channel_type ch_type + , unsigned int duration + , u8 flags +) +{ + struct rtw_roch_parm *roch_parm; + + roch_parm = rtw_alloc_roch_parm(adapter, cookie, wdev, ch, ch_type, duration, flags); + if (!roch_parm) + return _FAIL; + + return rtw_roch_wk_cmd(adapter, ROCH_RO_CH_WK, roch_parm, flags); +} + +inline u8 rtw_cancel_roch_cmd(_adapter *adapter, u64 cookie, struct wireless_dev *wdev, u8 flags) +{ + struct rtw_roch_parm *roch_parm; + + roch_parm = rtw_alloc_roch_parm(adapter, cookie, wdev, NULL, 0, 0, flags); + if (!roch_parm) + return _FAIL; + + return rtw_roch_wk_cmd(adapter, ROCH_CANCEL_RO_CH_WK, roch_parm, flags); +} + +inline u8 rtw_mgnt_tx_cmd(_adapter *adapter, u8 tx_ch, u8 no_cck, const u8 *buf, size_t len, int wait_ack, u8 flags) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + struct mgnt_tx_parm *mgnt_parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + mgnt_parm = (struct mgnt_tx_parm *)rtw_zmalloc(sizeof(struct mgnt_tx_parm)); + if (mgnt_parm == NULL) { + res = _FAIL; + goto exit; + } + + mgnt_parm->tx_ch = tx_ch; + mgnt_parm->no_cck = no_cck; + mgnt_parm->buf = buf; + mgnt_parm->len = len; + mgnt_parm->wait_ack = wait_ack; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS != rtw_mgnt_tx_handler(adapter, (u8 *)mgnt_parm)) + res = _FAIL; + rtw_mfree((u8 *)mgnt_parm, sizeof(*mgnt_parm)); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (parm == NULL) { + rtw_mfree((u8 *)mgnt_parm, sizeof(*mgnt_parm)); + res = _FAIL; + goto exit; + } + + parm->ec_id = MGNT_TX_WK_CID; + parm->type = 0; + parm->size = sizeof(*mgnt_parm); + parm->pbuf = (u8 *)mgnt_parm; + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree((u8 *)mgnt_parm, sizeof(*mgnt_parm)); + rtw_mfree((u8 *)parm, sizeof(*parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 10 * 1000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + } + +exit: + return res; +} +#endif + +u8 rtw_ps_cmd(_adapter *padapter) +{ + struct cmd_obj *ppscmd; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + u8 res = _SUCCESS; + +#ifdef CONFIG_CONCURRENT_MODE + if (!is_primary_adapter(padapter)) + goto exit; +#endif + + ppscmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ppscmd == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ppscmd, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = POWER_SAVING_CTRL_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + init_h2fwcmd_w_parm_no_rsp(ppscmd, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ppscmd); + +exit: + + + return res; + +} + +#if CONFIG_DFS +void rtw_dfs_ch_switch_hdl(struct dvobj_priv *dvobj) +{ + struct rf_ctl_t *rfctl = dvobj_to_rfctl(dvobj); + _adapter *pri_adapter = dvobj_get_primary_adapter(dvobj); + struct mlme_ext_priv *pmlmeext = &pri_adapter->mlmeextpriv; + u8 ifbmp_m = rtw_mi_get_ap_mesh_ifbmp(pri_adapter); + u8 ifbmp_s = rtw_mi_get_ld_sta_ifbmp(pri_adapter); + s16 req_ch; + u8 req_bw = CHANNEL_WIDTH_20, req_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + + rtw_hal_macid_sleep_all_used(pri_adapter); + + if (rtw_chset_search_ch(rfctl->channel_set, rfctl->csa_ch) >= 0 + && !rtw_chset_is_ch_non_ocp(rfctl->channel_set, rfctl->csa_ch) + ) { + /* CSA channel available and valid */ + req_ch = rfctl->csa_ch; + RTW_INFO("%s valid CSA ch%u\n", __func__, rfctl->csa_ch); + } else if (ifbmp_m) { + /* no available or valid CSA channel, having AP/MESH ifaces */ + req_ch = REQ_CH_NONE; + RTW_INFO("%s ch sel by AP/MESH ifaces\n", __func__); + } else { + /* no available or valid CSA channel and no AP/MESH ifaces */ + if (!IsSupported24G(dvobj_to_regsty(dvobj)->wireless_mode) + #ifdef CONFIG_DFS_MASTER + || rfctl->radar_detected + #endif + ) + req_ch = 36; + else + req_ch = 1; + RTW_INFO("%s switch to ch%d\n", __func__, req_ch); + } + + /* only support 80 Mhz so far */ + if(rfctl->csa_ch_width == 1 || rfctl->csa_ch_width == 2 || rfctl->csa_ch_width == 3) { + if (rtw_get_offset_by_chbw(req_ch, CHANNEL_WIDTH_80, &req_offset)) { + req_bw = CHANNEL_WIDTH_80; + } else { + req_bw = CHANNEL_WIDTH_20; + req_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + } else if(rfctl->csa_ch_offset == 1) { + req_bw = CHANNEL_WIDTH_40; + req_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + } else if(rfctl->csa_ch_offset == 3) { + req_bw = CHANNEL_WIDTH_40; + req_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + } else{ + req_bw = CHANNEL_WIDTH_20; + req_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + + RTW_INFO("req_ch=%d, req_bw=%d, req_offset=%d, ifbmp_m=0x%02x, ifbmp_s=0x%02x\n" + , req_ch, req_bw, req_offset, ifbmp_m, ifbmp_s); + + /* update ch, bw, offset for all asoc STA ifaces */ + if (ifbmp_s) { + _adapter *iface; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface || !(ifbmp_s & BIT(iface->iface_id))) + continue; + + /* update STA mode ch/bw/offset */ + iface->mlmeextpriv.cur_channel = req_ch; + iface->mlmeextpriv.cur_bwmode = req_bw; + iface->mlmeextpriv.cur_ch_offset = req_offset; + /* updaet STA mode DSConfig , ap mode will update in rtw_change_bss_chbw_cmd */ + iface->mlmepriv.cur_network.network.Configuration.DSConfig = req_ch; + set_fwstate(&iface->mlmepriv, WIFI_CSA_UPDATE_BEACON); + + } + } + + if (rfctl->csa_ch > 0) { + RTW_INFO("pmlmeext->csa_timer 70 seconds\n"); + /* wait 70 seconds for receiving beacons */ + _set_timer(&pmlmeext->csa_timer, CAC_TIME_MS + 10000); + } + +#ifdef CONFIG_AP_MODE + if (ifbmp_m) { + /* trigger channel selection with consideraton of asoc STA ifaces */ + rtw_change_bss_chbw_cmd(dvobj_get_primary_adapter(dvobj), RTW_CMDF_DIRECTLY + , ifbmp_m, 0, req_ch, REQ_BW_ORI, REQ_OFFSET_NONE); + } else +#endif + { + /* no AP/MESH iface, switch DFS status and channel directly */ + rtw_warn_on(req_ch <= 0); + #ifdef CONFIG_DFS_MASTER + rtw_dfs_rd_en_decision(pri_adapter, MLME_OPCH_SWITCH, ifbmp_s); + #endif + LeaveAllPowerSaveModeDirect(pri_adapter); + set_channel_bwmode(pri_adapter, req_ch, req_offset, req_bw); + /* update union ch/bw/offset for STA only */ + rtw_mi_update_union_chan_inf(pri_adapter, req_ch, req_offset, req_bw); + rtw_rfctl_update_op_mode(rfctl, 0, 0); + } + + rfctl->csa_ch = 0; + rfctl->csa_switch_cnt = 0; + rfctl->csa_ch_offset = 0; + rfctl->csa_ch_width = 0; + rfctl->csa_ch_freq_seg0 = 0; + rfctl->csa_ch_freq_seg1 = 0; + + rtw_hal_macid_wakeup_all_used(pri_adapter); + rtw_mi_os_xmit_schedule(pri_adapter); +} +#endif /* CONFIG_DFS */ + +#ifdef CONFIG_AP_MODE + +static void rtw_chk_hi_queue_hdl(_adapter *padapter) +{ + struct sta_info *psta_bmc; + struct sta_priv *pstapriv = &padapter->stapriv; + systime start = rtw_get_current_time(); + u8 empty = _FALSE; + + psta_bmc = rtw_get_bcmc_stainfo(padapter); + if (!psta_bmc) + return; + + rtw_hal_get_hwreg(padapter, HW_VAR_CHK_HI_QUEUE_EMPTY, &empty); + + while (_FALSE == empty && rtw_get_passing_time_ms(start) < rtw_get_wait_hiq_empty_ms()) { + rtw_msleep_os(100); + rtw_hal_get_hwreg(padapter, HW_VAR_CHK_HI_QUEUE_EMPTY, &empty); + } + + if (psta_bmc->sleepq_len == 0) { + if (empty == _SUCCESS) { + bool update_tim = _FALSE; + + if (rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, 0)) + update_tim = _TRUE; + + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, 0); + rtw_tim_map_clear(padapter, pstapriv->sta_dz_bitmap, 0); + + if (update_tim == _TRUE) + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0,"bmc sleepq and HIQ empty"); + } else /* re check again */ + rtw_chk_hi_queue_cmd(padapter); + + } + +} + +u8 rtw_chk_hi_queue_cmd(_adapter *padapter) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = CHECK_HIQ_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + return res; + +} + +#ifdef CONFIG_DFS_MASTER +u8 rtw_dfs_rd_hdl(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + u8 cch; + + if (!rfctl->radar_detect_enabled) + goto exit; + + cch = rtw_get_center_ch(rfctl->radar_detect_ch, rfctl->radar_detect_bw, rfctl->radar_detect_offset); + + if (dvobj->oper_channel != rfctl->radar_detect_ch + || rtw_get_passing_time_ms(rtw_get_on_oper_ch_time(adapter)) < 300 + ) { + /* offchannel, bypass radar detect */ + goto cac_status_chk; + } + + if (IS_CH_WAITING(rfctl) && !IS_UNDER_CAC(rfctl)) { + /* non_ocp, bypass radar detect */ + goto cac_status_chk; + } + + if (!rfctl->dbg_dfs_fake_radar_detect_cnt + && rtw_odm_radar_detect(adapter) != _TRUE) + goto cac_status_chk; + + if (!rfctl->dbg_dfs_fake_radar_detect_cnt + && rfctl->dbg_dfs_radar_detect_trigger_non + ) { + /* radar detect debug mode, trigger no mlme flow */ + RTW_INFO("%s radar detected on test mode, trigger no mlme flow\n", __func__); + goto cac_status_chk; + } + + if (rfctl->dbg_dfs_fake_radar_detect_cnt != 0) { + RTW_INFO("%s fake radar detected, cnt:%d\n", __func__ + , rfctl->dbg_dfs_fake_radar_detect_cnt); + rfctl->dbg_dfs_fake_radar_detect_cnt--; + } else + RTW_INFO("%s radar detected\n", __func__); + + rfctl->radar_detected = 1; + + rtw_chset_update_non_ocp(rfctl->channel_set + , rfctl->radar_detect_ch, rfctl->radar_detect_bw, rfctl->radar_detect_offset); + + if (IS_UNDER_CAC(rfctl)) + rtw_nlrtw_cac_abort_event(adapter, cch, rfctl->radar_detect_bw); + rtw_nlrtw_radar_detect_event(adapter, cch, rfctl->radar_detect_bw); + + rtw_dfs_ch_switch_hdl(dvobj); + + if (rfctl->radar_detect_enabled) + goto set_timer; + goto exit; + +cac_status_chk: + + if (!IS_CAC_STOPPED(rfctl) + && ((IS_UNDER_CAC(rfctl) && rfctl->cac_force_stop) + || !IS_CH_WAITING(rfctl) + ) + ) { + u8 pause = 0x00; + + rtw_hal_set_hwreg(adapter, HW_VAR_TXPAUSE, &pause); + rfctl->cac_start_time = rfctl->cac_end_time = RTW_CAC_STOPPED; + rtw_nlrtw_cac_finish_event(adapter, cch, rfctl->radar_detect_bw); + + if (rtw_mi_check_fwstate(adapter, WIFI_UNDER_LINKING|WIFI_UNDER_SURVEY) == _FALSE) { + u8 doiqk = _TRUE; + u8 u_ch, u_bw, u_offset; + + rtw_hal_set_hwreg(adapter , HW_VAR_DO_IQK , &doiqk); + + if (rtw_mi_get_ch_setting_union(adapter, &u_ch, &u_bw, &u_offset)) + set_channel_bwmode(adapter, u_ch, u_offset, u_bw); + else + rtw_warn_on(1); + + doiqk = _FALSE; + rtw_hal_set_hwreg(adapter , HW_VAR_DO_IQK , &doiqk); + + #ifdef CONFIG_AP_MODE + ResumeTxBeacon(adapter); + rtw_mi_tx_beacon_hdl(adapter); + #endif + } + } + +set_timer: + _set_timer(&rfctl->radar_detect_timer + , rtw_odm_radar_detect_polling_int_ms(dvobj)); + +exit: + return H2C_SUCCESS; +} + +u8 rtw_dfs_rd_cmd(_adapter *adapter, bool enqueue) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + u8 res = _FAIL; + + if (enqueue) { + cmdobj = rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) + goto exit; + + parm = rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (parm == NULL) { + rtw_mfree(cmdobj, sizeof(struct cmd_obj)); + goto exit; + } + + parm->ec_id = DFS_RADAR_DETECT_WK_CID; + parm->type = 0; + parm->size = 0; + parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + } else { + rtw_dfs_rd_hdl(adapter); + res = _SUCCESS; + } + +exit: + return res; +} + +void rtw_dfs_rd_timer_hdl(void *ctx) +{ + struct rf_ctl_t *rfctl = (struct rf_ctl_t *)ctx; + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + + rtw_dfs_rd_cmd(dvobj_get_primary_adapter(dvobj), _TRUE); +} + +static void rtw_dfs_rd_enable(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, bool bypass_cac) +{ + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + + RTW_INFO("%s on %u,%u,%u\n", __func__, ch, bw, offset); + + if (bypass_cac) + rfctl->cac_start_time = rfctl->cac_end_time = RTW_CAC_STOPPED; + else if (rtw_is_cac_reset_needed(rfctl, ch, bw, offset) == _TRUE) + rtw_reset_cac(rfctl, ch, bw, offset); + + rfctl->radar_detect_by_others = _FALSE; + rfctl->radar_detect_ch = ch; + rfctl->radar_detect_bw = bw; + rfctl->radar_detect_offset = offset; + + rfctl->radar_detected = 0; + + if (IS_CH_WAITING(rfctl)) + StopTxBeacon(adapter); + + if (!rfctl->radar_detect_enabled) { + RTW_INFO("%s set radar_detect_enabled\n", __func__); + rfctl->radar_detect_enabled = 1; + #ifdef CONFIG_LPS + LPS_Leave(adapter, "RADAR_DETECT_EN"); + #endif + _set_timer(&rfctl->radar_detect_timer + , rtw_odm_radar_detect_polling_int_ms(dvobj)); + + if (rtw_rfctl_overlap_radar_detect_ch(rfctl)) { + if (IS_CH_WAITING(rfctl)) { + u8 pause = 0xFF; + + rtw_hal_set_hwreg(adapter, HW_VAR_TXPAUSE, &pause); + } + rtw_odm_radar_detect_enable(adapter); + } + } +} + +static void rtw_dfs_rd_disable(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, bool by_others) +{ + _adapter *adapter = dvobj_get_primary_adapter(rfctl_to_dvobj(rfctl)); + + rfctl->radar_detect_by_others = by_others; + + if (rfctl->radar_detect_enabled) { + bool overlap_radar_detect_ch = rtw_rfctl_overlap_radar_detect_ch(rfctl); + + RTW_INFO("%s clear radar_detect_enabled\n", __func__); + + rfctl->radar_detect_enabled = 0; + rfctl->radar_detected = 0; + rfctl->radar_detect_ch = 0; + rfctl->radar_detect_bw = 0; + rfctl->radar_detect_offset = 0; + rfctl->cac_start_time = rfctl->cac_end_time = RTW_CAC_STOPPED; + _cancel_timer_ex(&rfctl->radar_detect_timer); + + if (rtw_mi_check_fwstate(adapter, WIFI_UNDER_LINKING|WIFI_UNDER_SURVEY) == _FALSE) { + ResumeTxBeacon(adapter); + rtw_mi_tx_beacon_hdl(adapter); + } + + if (overlap_radar_detect_ch) { + u8 pause = 0x00; + + rtw_hal_set_hwreg(adapter, HW_VAR_TXPAUSE, &pause); + rtw_odm_radar_detect_disable(adapter); + } + } + + if (by_others) { + rfctl->radar_detect_ch = ch; + rfctl->radar_detect_bw = bw; + rfctl->radar_detect_offset = offset; + } +} + +void rtw_dfs_rd_en_decision(_adapter *adapter, u8 mlme_act, u8 excl_ifbmp) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + struct mi_state mstate; + u8 ifbmp; + u8 u_ch, u_bw, u_offset; + bool ld_sta_in_dfs = _FALSE; + bool sync_ch = _FALSE; /* _FALSE: asign channel directly */ + bool needed = _FALSE; + + if (mlme_act == MLME_OPCH_SWITCH + || mlme_act == MLME_ACTION_NONE + ) { + ifbmp = ~excl_ifbmp; + rtw_mi_status_by_ifbmp(dvobj, ifbmp, &mstate); + rtw_mi_get_ch_setting_union_by_ifbmp(dvobj, ifbmp, &u_ch, &u_bw, &u_offset); + } else { + ifbmp = ~excl_ifbmp & ~BIT(adapter->iface_id); + rtw_mi_status_by_ifbmp(dvobj, ifbmp, &mstate); + rtw_mi_get_ch_setting_union_by_ifbmp(dvobj, ifbmp, &u_ch, &u_bw, &u_offset); + if (u_ch != 0) + sync_ch = _TRUE; + + switch (mlme_act) { + case MLME_STA_CONNECTING: + MSTATE_STA_LG_NUM(&mstate)++; + break; + case MLME_STA_CONNECTED: + MSTATE_STA_LD_NUM(&mstate)++; + break; + case MLME_STA_DISCONNECTED: + break; +#ifdef CONFIG_AP_MODE + case MLME_AP_STARTED: + MSTATE_AP_NUM(&mstate)++; + break; + case MLME_AP_STOPPED: + break; +#endif +#ifdef CONFIG_RTW_MESH + case MLME_MESH_STARTED: + MSTATE_MESH_NUM(&mstate)++; + break; + case MLME_MESH_STOPPED: + break; +#endif + default: + rtw_warn_on(1); + break; + } + + if (sync_ch == _TRUE) { + if (!MLME_IS_OPCH_SW(adapter)) { + if (!rtw_is_chbw_grouped(mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset, u_ch, u_bw, u_offset)) { + RTW_INFO(FUNC_ADPT_FMT" can't sync %u,%u,%u with %u,%u,%u\n", FUNC_ADPT_ARG(adapter) + , mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset, u_ch, u_bw, u_offset); + goto apply; + } + + rtw_sync_chbw(&mlmeext->cur_channel, &mlmeext->cur_bwmode, &mlmeext->cur_ch_offset + , &u_ch, &u_bw, &u_offset); + } + } else { + u_ch = mlmeext->cur_channel; + u_bw = mlmeext->cur_bwmode; + u_offset = mlmeext->cur_ch_offset; + } + } + + if (MSTATE_STA_LG_NUM(&mstate) > 0) { + /* STA mode is linking */ + goto apply; + } + + if (MSTATE_STA_LD_NUM(&mstate) > 0) { + if (rtw_chset_is_dfs_chbw(rfctl->channel_set, u_ch, u_bw, u_offset)) { + /* + * if operate as slave w/o radar detect, + * rely on AP on which STA mode connects + */ + if (IS_DFS_SLAVE_WITH_RD(rfctl) && !rtw_rfctl_dfs_domain_unknown(rfctl)) + needed = _TRUE; + ld_sta_in_dfs = _TRUE; + } + goto apply; + } + + if (!MSTATE_AP_NUM(&mstate) && !MSTATE_MESH_NUM(&mstate)) { + /* No working AP/Mesh mode */ + goto apply; + } + + if (rtw_chset_is_dfs_chbw(rfctl->channel_set, u_ch, u_bw, u_offset)) + needed = _TRUE; + +apply: + + RTW_INFO(FUNC_ADPT_FMT" needed:%d, mlme_act:%u, excl_ifbmp:0x%02x\n" + , FUNC_ADPT_ARG(adapter), needed, mlme_act, excl_ifbmp); + RTW_INFO(FUNC_ADPT_FMT" ld_sta_num:%u, lg_sta_num:%u, ap_num:%u, mesh_num:%u, %u,%u,%u\n" + , FUNC_ADPT_ARG(adapter), MSTATE_STA_LD_NUM(&mstate), MSTATE_STA_LG_NUM(&mstate) + , MSTATE_AP_NUM(&mstate), MSTATE_MESH_NUM(&mstate) + , u_ch, u_bw, u_offset); + + if (needed == _TRUE) + rtw_dfs_rd_enable(rfctl, u_ch, u_bw, u_offset, ld_sta_in_dfs); + else + rtw_dfs_rd_disable(rfctl, u_ch, u_bw, u_offset, ld_sta_in_dfs); +} + +u8 rtw_dfs_rd_en_decision_cmd(_adapter *adapter) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + u8 res = _FAIL; + + cmdobj = rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) + goto exit; + + parm = rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (parm == NULL) { + rtw_mfree(cmdobj, sizeof(struct cmd_obj)); + goto exit; + } + + parm->ec_id = DFS_RADAR_DETECT_EN_DEC_WK_CID; + parm->type = 0; + parm->size = 0; + parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + +exit: + return res; +} +#endif /* CONFIG_DFS_MASTER */ + +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_BT_COEXIST +struct btinfo { + u8 cid; + u8 len; + + u8 bConnection:1; + u8 bSCOeSCO:1; + u8 bInQPage:1; + u8 bACLBusy:1; + u8 bSCOBusy:1; + u8 bHID:1; + u8 bA2DP:1; + u8 bFTP:1; + + u8 retry_cnt:4; + u8 rsvd_34:1; + u8 rsvd_35:1; + u8 rsvd_36:1; + u8 rsvd_37:1; + + u8 rssi; + + u8 rsvd_50:1; + u8 rsvd_51:1; + u8 rsvd_52:1; + u8 rsvd_53:1; + u8 rsvd_54:1; + u8 rsvd_55:1; + u8 eSCO_SCO:1; + u8 Master_Slave:1; + + u8 rsvd_6; + u8 rsvd_7; +}; + +void btinfo_evt_dump(void *sel, void *buf) +{ + struct btinfo *info = (struct btinfo *)buf; + + RTW_PRINT_SEL(sel, "cid:0x%02x, len:%u\n", info->cid, info->len); + + if (info->len > 2) + RTW_PRINT_SEL(sel, "byte2:%s%s%s%s%s%s%s%s\n" + , info->bConnection ? "bConnection " : "" + , info->bSCOeSCO ? "bSCOeSCO " : "" + , info->bInQPage ? "bInQPage " : "" + , info->bACLBusy ? "bACLBusy " : "" + , info->bSCOBusy ? "bSCOBusy " : "" + , info->bHID ? "bHID " : "" + , info->bA2DP ? "bA2DP " : "" + , info->bFTP ? "bFTP" : "" + ); + + if (info->len > 3) + RTW_PRINT_SEL(sel, "retry_cnt:%u\n", info->retry_cnt); + + if (info->len > 4) + RTW_PRINT_SEL(sel, "rssi:%u\n", info->rssi); + + if (info->len > 5) + RTW_PRINT_SEL(sel, "byte5:%s%s\n" + , info->eSCO_SCO ? "eSCO_SCO " : "" + , info->Master_Slave ? "Master_Slave " : "" + ); +} + +static void rtw_btinfo_hdl(_adapter *adapter, u8 *buf, u16 buf_len) +{ +#define BTINFO_WIFI_FETCH 0x23 +#define BTINFO_BT_AUTO_RPT 0x27 +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + struct btinfo_8761ATV *info = (struct btinfo_8761ATV *)buf; +#else /* !CONFIG_BT_COEXIST_SOCKET_TRX */ + struct btinfo *info = (struct btinfo *)buf; +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + u8 cmd_idx; + u8 len; + + cmd_idx = info->cid; + + if (info->len > buf_len - 2) { + rtw_warn_on(1); + len = buf_len - 2; + } else + len = info->len; + + /* #define DBG_PROC_SET_BTINFO_EVT */ +#ifdef DBG_PROC_SET_BTINFO_EVT +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + RTW_INFO("%s: btinfo[0]=%x,btinfo[1]=%x,btinfo[2]=%x,btinfo[3]=%x btinfo[4]=%x,btinfo[5]=%x,btinfo[6]=%x,btinfo[7]=%x\n" + , __func__, buf[0], buf[1], buf[2], buf[3], buf[4], buf[5], buf[6], buf[7]); +#else/* !CONFIG_BT_COEXIST_SOCKET_TRX */ + btinfo_evt_dump(RTW_DBGDUMP, info); +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ +#endif /* DBG_PROC_SET_BTINFO_EVT */ + + /* transform BT-FW btinfo to WiFI-FW C2H format and notify */ + if (cmd_idx == BTINFO_WIFI_FETCH) + buf[1] = 0; + else if (cmd_idx == BTINFO_BT_AUTO_RPT) + buf[1] = 2; +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + else if (0x01 == cmd_idx || 0x02 == cmd_idx) + buf[1] = buf[0]; +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + rtw_btcoex_BtInfoNotify(adapter , len + 1, &buf[1]); +} + +u8 rtw_btinfo_cmd(_adapter *adapter, u8 *buf, u16 len) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + u8 *btinfo; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 res = _SUCCESS; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + btinfo = rtw_zmalloc(len); + if (btinfo == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = BTINFO_WK_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = len; + pdrvextra_cmd_parm->pbuf = btinfo; + + _rtw_memcpy(btinfo, buf, len); + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + return res; +} + +static void rtw_btc_reduce_wl_txpwr_hdl(_adapter *adapter, u32 pwr_lvl) +{ + rtw_btcoex_set_reduced_wl_pwr_lvl(adapter, pwr_lvl); + rtw_btcoex_do_reduce_wl_pwr_lvl(adapter); + + RTW_INFO(FUNC_ADPT_FMT ": BTC reduce WL TxPwr %d dB!\n", + FUNC_ADPT_ARG(adapter), pwr_lvl); +} + +u8 rtw_btc_reduce_wl_txpwr_cmd(_adapter *adapter, u32 val) +{ + struct cmd_obj *pcmdobj; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 res = _SUCCESS; + + pcmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmdobj == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)pcmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = BTC_REDUCE_WL_TXPWR_CID; + pdrvextra_cmd_parm->type = val; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(pcmdobj, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, pcmdobj); + +exit: + return res; +} +#endif /* CONFIG_BT_COEXIST */ + +u8 rtw_test_h2c_cmd(_adapter *adapter, u8 *buf, u8 len) +{ + struct cmd_obj *pcmdobj; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + u8 *ph2c_content; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 res = _SUCCESS; + + pcmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmdobj == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)pcmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + ph2c_content = rtw_zmalloc(len); + if (ph2c_content == NULL) { + rtw_mfree((u8 *)pcmdobj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = TEST_H2C_CID; + pdrvextra_cmd_parm->type = 0; + pdrvextra_cmd_parm->size = len; + pdrvextra_cmd_parm->pbuf = ph2c_content; + + _rtw_memcpy(ph2c_content, buf, len); + + init_h2fwcmd_w_parm_no_rsp(pcmdobj, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, pcmdobj); + +exit: + return res; +} + +#ifdef CONFIG_MP_INCLUDED +static s32 rtw_mp_cmd_hdl(_adapter *padapter, u8 mp_cmd_id) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + int ret = H2C_SUCCESS; + uint status = _SUCCESS; + + if (mp_cmd_id == MP_START) { + if (padapter->registrypriv.mp_mode == 0) { + rtw_intf_stop(padapter); + rtw_hal_deinit(padapter); + padapter->registrypriv.mp_mode = 1; +#ifdef CONFIG_BT_COEXIST + padapter->mppriv.CureFuseBTCoex = pHalData->EEPROMBluetoothCoexist; + pHalData->EEPROMBluetoothCoexist = _FALSE; +#endif +#ifdef CONFIG_RF_POWER_TRIM + if (!IS_HARDWARE_TYPE_8814A(padapter) && !IS_HARDWARE_TYPE_8822B(padapter) && !IS_HARDWARE_TYPE_8822C(padapter)) { + padapter->registrypriv.RegPwrTrimEnable = 1; + rtw_hal_read_chip_info(padapter); + } +#endif /*CONFIG_RF_POWER_TRIM*/ + rtw_reset_drv_sw(padapter); +#ifdef CONFIG_NEW_NETDEV_HDL + if (!rtw_is_hw_init_completed(padapter)) { + status = rtw_hal_init(padapter); + if (status == _FAIL) { + ret = H2C_REJECTED; + goto exit; + } + rtw_hal_iface_init(padapter); + } +#else + status = rtw_hal_init(padapter); + if (status == _FAIL) { + ret = H2C_REJECTED; + goto exit; + } +#endif /*CONFIG_NEW_NETDEV_HDL*/ +#ifndef RTW_HALMAC + rtw_intf_start(padapter); +#endif /* !RTW_HALMAC */ +#ifdef RTW_HALMAC /*for New IC*/ + MPT_InitializeAdapter(padapter, 1); +#endif /* CONFIG_MP_INCLUDED */ + } + + if (padapter->registrypriv.mp_mode == 0) { + ret = H2C_REJECTED; + goto exit; + } + + if (padapter->mppriv.mode == MP_OFF) { + if (mp_start_test(padapter) == _FAIL) { + ret = H2C_REJECTED; + goto exit; + } + padapter->mppriv.mode = MP_ON; + MPT_PwrCtlDM(padapter, 0); + } + padapter->mppriv.bmac_filter = _FALSE; +#ifdef CONFIG_RTL8723B +#ifdef CONFIG_USB_HCI + rtw_write32(padapter, 0x765, 0x0000); + rtw_write32(padapter, 0x948, 0x0280); +#else + rtw_write32(padapter, 0x765, 0x0000); + rtw_write32(padapter, 0x948, 0x0000); +#endif +#ifdef CONFIG_FOR_RTL8723BS_VQ0 + rtw_write32(padapter, 0x765, 0x0000); + rtw_write32(padapter, 0x948, 0x0280); +#endif + rtw_write8(padapter, 0x66, 0x27); /*Open BT uart Log*/ + rtw_write8(padapter, 0xc50, 0x20); /*for RX init Gain*/ +#endif + odm_write_dig(&pHalData->odmpriv, 0x20); + + } else if (mp_cmd_id == MP_STOP) { + if (padapter->registrypriv.mp_mode == 1) { + MPT_DeInitAdapter(padapter); + rtw_intf_stop(padapter); + rtw_hal_deinit(padapter); + padapter->registrypriv.mp_mode = 0; +#ifdef CONFIG_BT_COEXIST + pHalData->EEPROMBluetoothCoexist = padapter->mppriv.CureFuseBTCoex; +#endif + rtw_reset_drv_sw(padapter); +#ifdef CONFIG_NEW_NETDEV_HDL + if (!rtw_is_hw_init_completed(padapter)) { + status = rtw_hal_init(padapter); + if (status == _FAIL) { + ret = H2C_REJECTED; + goto exit; + } + rtw_hal_iface_init(padapter); + } +#else + status = rtw_hal_init(padapter); + if (status == _FAIL) { + ret = H2C_REJECTED; + goto exit; + } +#endif /*CONFIG_NEW_NETDEV_HDL*/ +#ifndef RTW_HALMAC + rtw_intf_start(padapter); +#endif /* !RTW_HALMAC */ + } + + if (padapter->mppriv.mode != MP_OFF) { + mp_stop_test(padapter); + padapter->mppriv.mode = MP_OFF; + } + + } else { + RTW_INFO(FUNC_ADPT_FMT"invalid id:%d\n", FUNC_ADPT_ARG(padapter), mp_cmd_id); + ret = H2C_PARAMETERS_ERROR; + rtw_warn_on(1); + } + +exit: + return ret; +} + +u8 rtw_mp_cmd(_adapter *adapter, u8 mp_cmd_id, u8 flags) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + + parm->ec_id = MP_CMD_WK_CID; + parm->type = mp_cmd_id; + parm->size = 0; + parm->pbuf = NULL; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS != rtw_mp_cmd_hdl(adapter, mp_cmd_id)) + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + } else { + /* need enqueue, prepare cmd_obj and enqueue */ + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + + if (flags & RTW_CMDF_WAIT_ACK) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 10 * 1000); + } + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + } + +exit: + return res; +} +#endif /*CONFIG_MP_INCLUDED*/ + +#ifdef CONFIG_RTW_CUSTOMER_STR +static s32 rtw_customer_str_cmd_hdl(_adapter *adapter, u8 write, const u8 *cstr) +{ + int ret = H2C_SUCCESS; + + if (write) + ret = rtw_hal_h2c_customer_str_write(adapter, cstr); + else + ret = rtw_hal_h2c_customer_str_req(adapter); + + return ret == _SUCCESS ? H2C_SUCCESS : H2C_REJECTED; +} + +static u8 rtw_customer_str_cmd(_adapter *adapter, u8 write, const u8 *cstr) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + u8 *str = NULL; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + + if (write) { + str = rtw_zmalloc(RTW_CUSTOMER_STR_LEN); + if (str == NULL) { + rtw_mfree((u8 *)parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + } + + parm->ec_id = CUSTOMER_STR_WK_CID; + parm->type = write; + parm->size = write ? RTW_CUSTOMER_STR_LEN : 0; + parm->pbuf = write ? str : NULL; + + if (write) + _rtw_memcpy(str, cstr, RTW_CUSTOMER_STR_LEN); + + /* need enqueue, prepare cmd_obj and enqueue */ + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + if (write) + rtw_mfree(str, RTW_CUSTOMER_STR_LEN); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, 2 * 1000); + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + + if (res == _SUCCESS) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + +exit: + return res; +} + +inline u8 rtw_customer_str_req_cmd(_adapter *adapter) +{ + return rtw_customer_str_cmd(adapter, 0, NULL); +} + +inline u8 rtw_customer_str_write_cmd(_adapter *adapter, const u8 *cstr) +{ + return rtw_customer_str_cmd(adapter, 1, cstr); +} +#endif /* CONFIG_RTW_CUSTOMER_STR */ + +u8 rtw_c2h_wk_cmd(PADAPTER padapter, u8 *pbuf, u16 length, u8 type) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 *extra_cmd_buf; + u8 res = _SUCCESS; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + extra_cmd_buf = rtw_zmalloc(length); + if (extra_cmd_buf == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + _rtw_memcpy(extra_cmd_buf, pbuf, length); + pdrvextra_cmd_parm->ec_id = C2H_WK_CID; + pdrvextra_cmd_parm->type = type; + pdrvextra_cmd_parm->size = length; + pdrvextra_cmd_parm->pbuf = extra_cmd_buf; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + return res; +} + +#ifdef CONFIG_FW_C2H_REG +inline u8 rtw_c2h_reg_wk_cmd(_adapter *adapter, u8 *c2h_evt) +{ + return rtw_c2h_wk_cmd(adapter, c2h_evt, c2h_evt ? C2H_REG_LEN : 0, C2H_TYPE_REG); +} +#endif + +#ifdef CONFIG_FW_C2H_PKT +inline u8 rtw_c2h_packet_wk_cmd(_adapter *adapter, u8 *c2h_evt, u16 length) +{ + return rtw_c2h_wk_cmd(adapter, c2h_evt, length, C2H_TYPE_PKT); +} +#endif + +static u8 _rtw_run_in_thread_cmd(_adapter *adapter, void (*func)(void *), void *context, s32 timeout_ms) +{ + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + struct cmd_obj *cmdobj; + struct RunInThread_param *parm; + struct submit_ctx sctx; + s32 res = _SUCCESS; + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (NULL == cmdobj) { + res = _FAIL; + goto exit; + } + + parm = (struct RunInThread_param *)rtw_zmalloc(sizeof(struct RunInThread_param)); + if (NULL == parm) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + parm->func = func; + parm->context = context; + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_RUN_INTHREAD); + + if (timeout_ms >= 0) { + cmdobj->sctx = &sctx; + rtw_sctx_init(&sctx, timeout_ms); + } + + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + + if (res == _SUCCESS && timeout_ms >= 0) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&cmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + cmdobj->sctx = NULL; + _exit_critical_mutex(&cmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + +exit: + return res; +} + +u8 rtw_run_in_thread_cmd(_adapter *adapter, void (*func)(void *), void *context) +{ + return _rtw_run_in_thread_cmd(adapter, func, context, -1); +} + +u8 rtw_run_in_thread_cmd_wait(_adapter *adapter, void (*func)(void *), void *context, s32 timeout_ms) +{ + return _rtw_run_in_thread_cmd(adapter, func, context, timeout_ms); +} + +#ifdef CONFIG_FW_C2H_REG +s32 c2h_evt_hdl(_adapter *adapter, u8 *c2h_evt, c2h_id_filter filter) +{ + s32 ret = _FAIL; + u8 buf[C2H_REG_LEN] = {0}; + u8 id, seq, plen; + u8 *payload; + + if (!c2h_evt) { + /* No c2h event in cmd_obj, read c2h event before handling*/ + if (rtw_hal_c2h_evt_read(adapter, buf) != _SUCCESS) + goto exit; + c2h_evt = buf; + } + + rtw_hal_c2h_reg_hdr_parse(adapter, c2h_evt, &id, &seq, &plen, &payload); + + if (filter && filter(adapter, id, seq, plen, payload) == _FALSE) + goto exit; + + ret = rtw_hal_c2h_handler(adapter, id, seq, plen, payload); + +exit: + return ret; +} +#endif /* CONFIG_FW_C2H_REG */ + +u8 session_tracker_cmd(_adapter *adapter, u8 cmd, struct sta_info *sta, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port) +{ + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *cmd_parm; + struct st_cmd_parm *st_parm; + u8 res = _SUCCESS; + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (cmd_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + st_parm = (struct st_cmd_parm *)rtw_zmalloc(sizeof(struct st_cmd_parm)); + if (st_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + st_parm->cmd = cmd; + st_parm->sta = sta; + if (cmd != ST_CMD_CHK) { + _rtw_memcpy(&st_parm->local_naddr, local_naddr, 4); + _rtw_memcpy(&st_parm->local_port, local_port, 2); + _rtw_memcpy(&st_parm->remote_naddr, remote_naddr, 4); + _rtw_memcpy(&st_parm->remote_port, remote_port, 2); + } + + cmd_parm->ec_id = SESSION_TRACKER_WK_CID; + cmd_parm->type = 0; + cmd_parm->size = sizeof(struct st_cmd_parm); + cmd_parm->pbuf = (u8 *)st_parm; + init_h2fwcmd_w_parm_no_rsp(cmdobj, cmd_parm, CMD_SET_DRV_EXTRA); + cmdobj->no_io = 1; + + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + +exit: + return res; +} + +inline u8 session_tracker_chk_cmd(_adapter *adapter, struct sta_info *sta) +{ + return session_tracker_cmd(adapter, ST_CMD_CHK, sta, NULL, NULL, NULL, NULL); +} + +inline u8 session_tracker_add_cmd(_adapter *adapter, struct sta_info *sta, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port) +{ + return session_tracker_cmd(adapter, ST_CMD_ADD, sta, local_naddr, local_port, remote_naddr, remote_port); +} + +inline u8 session_tracker_del_cmd(_adapter *adapter, struct sta_info *sta, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port) +{ + return session_tracker_cmd(adapter, ST_CMD_DEL, sta, local_naddr, local_port, remote_naddr, remote_port); +} + +void session_tracker_chk_for_sta(_adapter *adapter, struct sta_info *sta) +{ + struct st_ctl_t *st_ctl = &sta->st_ctl; + int i; + _irqL irqL; + _list *plist, *phead, *pnext; + _list dlist; + struct session_tracker *st = NULL; + u8 op_wfd_mode = MIRACAST_DISABLED; + + if (DBG_SESSION_TRACKER) + RTW_INFO(FUNC_ADPT_FMT" sta:%p\n", FUNC_ADPT_ARG(adapter), sta); + + if (!(sta->state & WIFI_ASOC_STATE)) + goto exit; + + for (i = 0; i < SESSION_TRACKER_REG_ID_NUM; i++) { + if (st_ctl->reg[i].s_proto != 0) + break; + } + if (i >= SESSION_TRACKER_REG_ID_NUM) + goto chk_sta; + + _rtw_init_listhead(&dlist); + + _enter_critical_bh(&st_ctl->tracker_q.lock, &irqL); + + phead = &st_ctl->tracker_q.queue; + plist = get_next(phead); + pnext = get_next(plist); + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + st = LIST_CONTAINOR(plist, struct session_tracker, list); + plist = pnext; + pnext = get_next(pnext); + + if (st->status != ST_STATUS_ESTABLISH + && rtw_get_passing_time_ms(st->set_time) > ST_EXPIRE_MS + ) { + rtw_list_delete(&st->list); + rtw_list_insert_tail(&st->list, &dlist); + } + + /* TODO: check OS for status update */ + if (st->status == ST_STATUS_CHECK) + st->status = ST_STATUS_ESTABLISH; + + if (st->status != ST_STATUS_ESTABLISH) + continue; + + #ifdef CONFIG_WFD + if (0) + RTW_INFO(FUNC_ADPT_FMT" local:%u, remote:%u, rtsp:%u, %u, %u\n", FUNC_ADPT_ARG(adapter) + , ntohs(st->local_port), ntohs(st->remote_port), adapter->wfd_info.rtsp_ctrlport, adapter->wfd_info.tdls_rtsp_ctrlport + , adapter->wfd_info.peer_rtsp_ctrlport); + if (ntohs(st->local_port) == adapter->wfd_info.rtsp_ctrlport) + op_wfd_mode |= MIRACAST_SINK; + if (ntohs(st->local_port) == adapter->wfd_info.tdls_rtsp_ctrlport) + op_wfd_mode |= MIRACAST_SINK; + if (ntohs(st->remote_port) == adapter->wfd_info.peer_rtsp_ctrlport) + op_wfd_mode |= MIRACAST_SOURCE; + #endif + } + + _exit_critical_bh(&st_ctl->tracker_q.lock, &irqL); + + plist = get_next(&dlist); + while (rtw_end_of_queue_search(&dlist, plist) == _FALSE) { + st = LIST_CONTAINOR(plist, struct session_tracker, list); + plist = get_next(plist); + rtw_mfree((u8 *)st, sizeof(struct session_tracker)); + } + +chk_sta: + if (STA_OP_WFD_MODE(sta) != op_wfd_mode) { + STA_SET_OP_WFD_MODE(sta, op_wfd_mode); + rtw_sta_media_status_rpt_cmd(adapter, sta, 1); + } + +exit: + return; +} + +void session_tracker_chk_for_adapter(_adapter *adapter) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct sta_info *sta; + int i; + _irqL irqL; + _list *plist, *phead; + u8 op_wfd_mode = MIRACAST_DISABLED; + + _enter_critical_bh(&stapriv->sta_hash_lock, &irqL); + + for (i = 0; i < NUM_STA; i++) { + phead = &(stapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + sta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + + session_tracker_chk_for_sta(adapter, sta); + + op_wfd_mode |= STA_OP_WFD_MODE(sta); + } + } + + _exit_critical_bh(&stapriv->sta_hash_lock, &irqL); + +#ifdef CONFIG_WFD + adapter->wfd_info.op_wfd_mode = MIRACAST_MODE_REVERSE(op_wfd_mode); +#endif +} + +void session_tracker_cmd_hdl(_adapter *adapter, struct st_cmd_parm *parm) +{ + u8 cmd = parm->cmd; + struct sta_info *sta = parm->sta; + + if (cmd == ST_CMD_CHK) { + if (sta) + session_tracker_chk_for_sta(adapter, sta); + else + session_tracker_chk_for_adapter(adapter); + + goto exit; + + } else if (cmd == ST_CMD_ADD || cmd == ST_CMD_DEL) { + struct st_ctl_t *st_ctl; + u32 local_naddr = parm->local_naddr; + u16 local_port = parm->local_port; + u32 remote_naddr = parm->remote_naddr; + u16 remote_port = parm->remote_port; + struct session_tracker *st = NULL; + _irqL irqL; + _list *plist, *phead; + u8 free_st = 0; + u8 alloc_st = 0; + + if (DBG_SESSION_TRACKER) + RTW_INFO(FUNC_ADPT_FMT" cmd:%u, sta:%p, local:"IP_FMT":"PORT_FMT", remote:"IP_FMT":"PORT_FMT"\n" + , FUNC_ADPT_ARG(adapter), cmd, sta + , IP_ARG(&local_naddr), PORT_ARG(&local_port) + , IP_ARG(&remote_naddr), PORT_ARG(&remote_port) + ); + + if (!(sta->state & WIFI_ASOC_STATE)) + goto exit; + + st_ctl = &sta->st_ctl; + + _enter_critical_bh(&st_ctl->tracker_q.lock, &irqL); + + phead = &st_ctl->tracker_q.queue; + plist = get_next(phead); + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + st = LIST_CONTAINOR(plist, struct session_tracker, list); + + if (st->local_naddr == local_naddr + && st->local_port == local_port + && st->remote_naddr == remote_naddr + && st->remote_port == remote_port) + break; + + plist = get_next(plist); + } + + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + st = NULL; + + switch (cmd) { + case ST_CMD_DEL: + if (st) { + rtw_list_delete(plist); + free_st = 1; + } + goto unlock; + case ST_CMD_ADD: + if (!st) + alloc_st = 1; + } + +unlock: + _exit_critical_bh(&st_ctl->tracker_q.lock, &irqL); + + if (free_st) { + rtw_mfree((u8 *)st, sizeof(struct session_tracker)); + goto exit; + } + + if (alloc_st) { + st = (struct session_tracker *)rtw_zmalloc(sizeof(struct session_tracker)); + if (!st) + goto exit; + + st->local_naddr = local_naddr; + st->local_port = local_port; + st->remote_naddr = remote_naddr; + st->remote_port = remote_port; + st->set_time = rtw_get_current_time(); + st->status = ST_STATUS_CHECK; + + _enter_critical_bh(&st_ctl->tracker_q.lock, &irqL); + rtw_list_insert_tail(&st->list, phead); + _exit_critical_bh(&st_ctl->tracker_q.lock, &irqL); + } + } + +exit: + return; +} + +#if defined(CONFIG_RTW_MESH) && defined(RTW_PER_CMD_SUPPORT_FW) +static s32 rtw_req_per_cmd_hdl(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + struct macid_bmp req_macid_bmp, *macid_bmp; + u8 i, ret = _FAIL; + + macid_bmp = &macid_ctl->if_g[adapter->iface_id]; + _rtw_memcpy(&req_macid_bmp, macid_bmp, sizeof(struct macid_bmp)); + + /* Clear none mesh's macid */ + for (i = 0; i < macid_ctl->num; i++) { + u8 role; + role = GET_H2CCMD_MSRRPT_PARM_ROLE(&macid_ctl->h2c_msr[i]); + if (role != H2C_MSR_ROLE_MESH) + rtw_macid_map_clr(&req_macid_bmp, i); + } + + /* group_macid: always be 0 in NIC, so only pass macid_bitmap.m0 + * rpt_type: 0 includes all info in 1, use 0 for now + * macid_bitmap: pass m0 only for NIC + */ + ret = rtw_hal_set_req_per_rpt_cmd(adapter, 0, 0, req_macid_bmp.m0); + + return ret; +} + +u8 rtw_req_per_cmd(_adapter *adapter) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (parm == NULL) { + res = _FAIL; + goto exit; + } + + parm->ec_id = REQ_PER_CMD_WK_CID; + parm->type = 0; + parm->size = 0; + parm->pbuf = NULL; + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(*cmdobj)); + if (cmdobj == NULL) { + res = _FAIL; + rtw_mfree((u8 *)parm, sizeof(*parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmdobj, parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + +exit: + return res; +} +#endif + + +void rtw_ac_parm_cmd_hdl(_adapter *padapter, u8 *_ac_parm_buf, int ac_type) +{ + + u32 ac_parm_buf; + + _rtw_memcpy(&ac_parm_buf, _ac_parm_buf, sizeof(ac_parm_buf)); + switch (ac_type) { + case XMIT_VO_QUEUE: + RTW_INFO(FUNC_NDEV_FMT" AC_VO = 0x%08x\n", FUNC_ADPT_ARG(padapter), (unsigned int) ac_parm_buf); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VO, (u8 *)(&ac_parm_buf)); + break; + + case XMIT_VI_QUEUE: + RTW_INFO(FUNC_NDEV_FMT" AC_VI = 0x%08x\n", FUNC_ADPT_ARG(padapter), (unsigned int) ac_parm_buf); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VI, (u8 *)(&ac_parm_buf)); + break; + + case XMIT_BE_QUEUE: + RTW_INFO(FUNC_NDEV_FMT" AC_BE = 0x%08x\n", FUNC_ADPT_ARG(padapter), (unsigned int) ac_parm_buf); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&ac_parm_buf)); + break; + + case XMIT_BK_QUEUE: + RTW_INFO(FUNC_NDEV_FMT" AC_BK = 0x%08x\n", FUNC_ADPT_ARG(padapter), (unsigned int) ac_parm_buf); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BK, (u8 *)(&ac_parm_buf)); + break; + + default: + break; + } + +} + + +u8 rtw_drvextra_cmd_hdl(_adapter *padapter, unsigned char *pbuf) +{ + int ret = H2C_SUCCESS; + struct drvextra_cmd_parm *pdrvextra_cmd; + + if (!pbuf) + return H2C_PARAMETERS_ERROR; + + pdrvextra_cmd = (struct drvextra_cmd_parm *)pbuf; + + switch (pdrvextra_cmd->ec_id) { + case STA_MSTATUS_RPT_WK_CID: + rtw_sta_media_status_rpt_cmd_hdl(padapter, (struct sta_media_status_rpt_cmd_parm *)pdrvextra_cmd->pbuf); + break; + + case DYNAMIC_CHK_WK_CID:/*only primary padapter go to this cmd, but execute dynamic_chk_wk_hdl() for two interfaces */ + rtw_dynamic_chk_wk_hdl(padapter); + break; + case POWER_SAVING_CTRL_WK_CID: + power_saving_wk_hdl(padapter); + break; +#ifdef CONFIG_LPS + case LPS_CTRL_WK_CID: + lps_ctrl_wk_hdl(padapter, (u8)pdrvextra_cmd->type, pdrvextra_cmd->pbuf); + break; + case DM_IN_LPS_WK_CID: + rtw_dm_in_lps_hdl(padapter); + break; + case LPS_CHANGE_DTIM_CID: + rtw_lps_change_dtim_hdl(padapter, (u8)pdrvextra_cmd->type); + break; +#endif +#if (RATE_ADAPTIVE_SUPPORT == 1) + case RTP_TIMER_CFG_WK_CID: + rpt_timer_setting_wk_hdl(padapter, pdrvextra_cmd->type); + break; +#endif +#ifdef CONFIG_ANTENNA_DIVERSITY + case ANT_SELECT_WK_CID: + antenna_select_wk_hdl(padapter, pdrvextra_cmd->type); + break; +#endif +#ifdef CONFIG_P2P_PS + case P2P_PS_WK_CID: + p2p_ps_wk_hdl(padapter, pdrvextra_cmd->type); + break; +#endif +#ifdef CONFIG_P2P + case P2P_PROTO_WK_CID: + /* + * Commented by Albert 2011/07/01 + * I used the type_size as the type command + */ + ret = p2p_protocol_wk_hdl(padapter, pdrvextra_cmd->type, pdrvextra_cmd->pbuf); + break; +#endif +#ifdef CONFIG_AP_MODE + case CHECK_HIQ_WK_CID: + rtw_chk_hi_queue_hdl(padapter); + break; +#endif + /* add for CONFIG_IEEE80211W, none 11w can use it */ + case RESET_SECURITYPRIV: + reset_securitypriv_hdl(padapter); + break; + case FREE_ASSOC_RESOURCES: + free_assoc_resources_hdl(padapter, (u8)pdrvextra_cmd->type); + break; + case C2H_WK_CID: + switch (pdrvextra_cmd->type) { + #ifdef CONFIG_FW_C2H_REG + case C2H_TYPE_REG: + c2h_evt_hdl(padapter, pdrvextra_cmd->pbuf, NULL); + break; + #endif + #ifdef CONFIG_FW_C2H_PKT + case C2H_TYPE_PKT: + rtw_hal_c2h_pkt_hdl(padapter, pdrvextra_cmd->pbuf, pdrvextra_cmd->size); + break; + #endif + default: + RTW_ERR("unknown C2H type:%d\n", pdrvextra_cmd->type); + rtw_warn_on(1); + break; + } + break; +#ifdef CONFIG_BEAMFORMING + case BEAMFORMING_WK_CID: + beamforming_wk_hdl(padapter, pdrvextra_cmd->type, pdrvextra_cmd->pbuf); + break; +#endif + case DM_RA_MSK_WK_CID: + rtw_dm_ra_mask_hdl(padapter, (struct sta_info *)pdrvextra_cmd->pbuf); + break; +#ifdef CONFIG_BT_COEXIST + case BTINFO_WK_CID: + rtw_btinfo_hdl(padapter, pdrvextra_cmd->pbuf, pdrvextra_cmd->size); + break; + case BTC_REDUCE_WL_TXPWR_CID: + rtw_btc_reduce_wl_txpwr_hdl(padapter, pdrvextra_cmd->type); + break; +#endif +#ifdef CONFIG_DFS_MASTER + case DFS_RADAR_DETECT_WK_CID: + rtw_dfs_rd_hdl(padapter); + break; + case DFS_RADAR_DETECT_EN_DEC_WK_CID: + rtw_dfs_rd_en_decision(padapter, MLME_ACTION_NONE, 0); + break; +#endif + case SESSION_TRACKER_WK_CID: + session_tracker_cmd_hdl(padapter, (struct st_cmd_parm *)pdrvextra_cmd->pbuf); + break; + case EN_HW_UPDATE_TSF_WK_CID: + rtw_hal_set_hwreg(padapter, HW_VAR_EN_HW_UPDATE_TSF, NULL); + break; + case PERIOD_TSF_UPDATE_END_WK_CID: + rtw_hal_periodic_tsf_update_chk(padapter); + break; + case TEST_H2C_CID: + rtw_hal_fill_h2c_cmd(padapter, pdrvextra_cmd->pbuf[0], pdrvextra_cmd->size - 1, &pdrvextra_cmd->pbuf[1]); + break; + case MP_CMD_WK_CID: +#ifdef CONFIG_MP_INCLUDED + ret = rtw_mp_cmd_hdl(padapter, pdrvextra_cmd->type); +#endif + break; +#ifdef CONFIG_RTW_CUSTOMER_STR + case CUSTOMER_STR_WK_CID: + ret = rtw_customer_str_cmd_hdl(padapter, pdrvextra_cmd->type, pdrvextra_cmd->pbuf); + break; +#endif + +#ifdef CONFIG_RTW_REPEATER_SON + case RSON_SCAN_WK_CID: + rtw_rson_scan_cmd_hdl(padapter, pdrvextra_cmd->type); + break; +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + case MGNT_TX_WK_CID: + ret = rtw_mgnt_tx_handler(padapter, pdrvextra_cmd->pbuf); + break; +#endif /* CONFIG_IOCTL_CFG80211 */ + +#if (defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE)) || defined(CONFIG_IOCTL_CFG80211) + case ROCH_WK_CID: + ret = rtw_roch_wk_hdl(padapter, pdrvextra_cmd->type, pdrvextra_cmd->pbuf); + break; +#endif /* (defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE)) || defined(CONFIG_IOCTL_CFG80211) */ + +#ifdef CONFIG_MCC_MODE + case MCC_CMD_WK_CID: + ret = rtw_mcc_cmd_hdl(padapter, pdrvextra_cmd->type, pdrvextra_cmd->pbuf); + break; +#endif /* CONFIG_MCC_MODE */ +#if defined(CONFIG_RTW_MESH) && defined(RTW_PER_CMD_SUPPORT_FW) + case REQ_PER_CMD_WK_CID: + ret = rtw_req_per_cmd_hdl(padapter); + break; +#endif +#ifdef CONFIG_SUPPORT_STATIC_SMPS + case SSMPS_WK_CID : + rtw_ssmps_wk_hdl(padapter, (struct ssmps_cmd_parm *)pdrvextra_cmd->pbuf); + break; +#endif +#ifdef CONFIG_CTRL_TXSS_BY_TP + case TXSS_WK_CID : + rtw_ctrl_txss_wk_hdl(padapter, (struct txss_cmd_parm *)pdrvextra_cmd->pbuf); + break; +#endif + case AC_PARM_CMD_WK_CID: + rtw_ac_parm_cmd_hdl(padapter, pdrvextra_cmd->pbuf, pdrvextra_cmd->type); + break; +#ifdef CONFIG_AP_MODE + case STOP_AP_WK_CID: + stop_ap_hdl(padapter); + break; +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + case TBTX_CONTROL_TX_WK_CID: + tx_control_hdl(padapter); + break; +#endif + default: + break; + } + + if (pdrvextra_cmd->pbuf && pdrvextra_cmd->size > 0) + rtw_mfree(pdrvextra_cmd->pbuf, pdrvextra_cmd->size); + + return ret; +} + +void rtw_survey_cmd_callback(_adapter *padapter , struct cmd_obj *pcmd) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + + if (pcmd->res == H2C_DROPPED) { + /* TODO: cancel timer and do timeout handler directly... */ + /* need to make timeout handlerOS independent */ + mlme_set_scan_to_timer(pmlmepriv, 1); + } else if (pcmd->res != H2C_SUCCESS) { + mlme_set_scan_to_timer(pmlmepriv, 1); + } + + /* free cmd */ + rtw_free_cmd_obj(pcmd); + +} +void rtw_disassoc_cmd_callback(_adapter *padapter, struct cmd_obj *pcmd) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + + if (pcmd->res != H2C_SUCCESS) { + _enter_critical_bh(&pmlmepriv->lock, &irqL); + set_fwstate(pmlmepriv, WIFI_ASOC_STATE); + _exit_critical_bh(&pmlmepriv->lock, &irqL); + goto exit; + } +#ifdef CONFIG_BR_EXT + else /* clear bridge database */ + nat25_db_cleanup(padapter); +#endif /* CONFIG_BR_EXT */ + + /* free cmd */ + rtw_free_cmd_obj(pcmd); + +exit: + return; +} + +void rtw_joinbss_cmd_callback(_adapter *padapter, struct cmd_obj *pcmd) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + + if (pcmd->res == H2C_DROPPED) { + /* TODO: cancel timer and do timeout handler directly... */ + /* need to make timeout handlerOS independent */ + _set_timer(&pmlmepriv->assoc_timer, 1); + } else if (pcmd->res != H2C_SUCCESS) + _set_timer(&pmlmepriv->assoc_timer, 1); + + rtw_free_cmd_obj(pcmd); + +} + +void rtw_create_ibss_post_hdl(_adapter *padapter, int status) +{ + _irqL irqL; + struct wlan_network *pwlan = NULL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + WLAN_BSSID_EX *pdev_network = &padapter->registrypriv.dev_network; + struct wlan_network *mlme_cur_network = &(pmlmepriv->cur_network); + + if (status != H2C_SUCCESS) + _set_timer(&pmlmepriv->assoc_timer, 1); + + _cancel_timer_ex(&pmlmepriv->assoc_timer); + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + { + _irqL irqL; + + pwlan = _rtw_alloc_network(pmlmepriv); + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + if (pwlan == NULL) { + pwlan = rtw_get_oldest_wlan_network(&pmlmepriv->scanned_queue); + if (pwlan == NULL) { + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + goto createbss_cmd_fail; + } + pwlan->last_scanned = rtw_get_current_time(); + } else + rtw_list_insert_tail(&(pwlan->list), &pmlmepriv->scanned_queue.queue); + + pdev_network->Length = get_WLAN_BSSID_EX_sz(pdev_network); + _rtw_memcpy(&(pwlan->network), pdev_network, pdev_network->Length); + /* pwlan->fixed = _TRUE; */ + + /* copy pdev_network information to pmlmepriv->cur_network */ + _rtw_memcpy(&mlme_cur_network->network, pdev_network, (get_WLAN_BSSID_EX_sz(pdev_network))); + +#if 0 + /* reset DSConfig */ + mlme_cur_network->network.Configuration.DSConfig = (u32)rtw_ch2freq(pdev_network->Configuration.DSConfig); +#endif + + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + /* we will set WIFI_ASOC_STATE when there is one more sat to join us (rtw_stassoc_event_callback) */ + } + +createbss_cmd_fail: + _exit_critical_bh(&pmlmepriv->lock, &irqL); + return; +} + + + +void rtw_setstaKey_cmdrsp_callback(_adapter *padapter , struct cmd_obj *pcmd) +{ + + struct sta_priv *pstapriv = &padapter->stapriv; + struct set_stakey_rsp *psetstakey_rsp = (struct set_stakey_rsp *)(pcmd->rsp); + struct sta_info *psta = rtw_get_stainfo(pstapriv, psetstakey_rsp->addr); + + + if (psta == NULL) { + goto exit; + } + + /* psta->cmn.aid = psta->cmn.mac_id = psetstakey_rsp->keyid; */ /* CAM_ID(CAM_ENTRY) */ + +exit: + + rtw_free_cmd_obj(pcmd); + + +} + +void rtw_getrttbl_cmd_cmdrsp_callback(_adapter *padapter, struct cmd_obj *pcmd) +{ + + rtw_free_cmd_obj(pcmd); +#ifdef CONFIG_MP_INCLUDED + if (padapter->registrypriv.mp_mode == 1) + padapter->mppriv.workparam.bcompleted = _TRUE; +#endif + + +} + +u8 set_txq_params_cmd(_adapter *adapter, u32 ac_parm, u8 ac_type) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 *ac_parm_buf = NULL; + u8 sz; + u8 res = _SUCCESS; + + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + sz = sizeof(ac_parm); + ac_parm_buf = rtw_zmalloc(sz); + if (ac_parm_buf == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = AC_PARM_CMD_WK_CID; + pdrvextra_cmd_parm->type = ac_type; + pdrvextra_cmd_parm->size = sz; + pdrvextra_cmd_parm->pbuf = ac_parm_buf; + + _rtw_memcpy(ac_parm_buf, &ac_parm, sz); + + init_h2fwcmd_w_parm_no_rsp(cmdobj, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + +exit: + return res; +} diff --git a/core/rtw_debug.c b/core/rtw_debug.c new file mode 100755 index 0000000..e44bea9 --- /dev/null +++ b/core/rtw_debug.c @@ -0,0 +1,8316 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_DEBUG_C_ + +#include +#include + +#ifdef CONFIG_RTW_DEBUG +const char *rtw_log_level_str[] = { + "_DRV_NONE_ = 0", + "_DRV_ALWAYS_ = 1", + "_DRV_ERR_ = 2", + "_DRV_WARNING_ = 3", + "_DRV_INFO_ = 4", + "_DRV_DEBUG_ = 5", + "_DRV_MAX_ = 6", +}; +#endif + +#ifdef CONFIG_DEBUG_RTL871X + u64 GlobalDebugComponents = 0; +#endif /* CONFIG_DEBUG_RTL871X */ + +#include + +#ifdef CONFIG_TDLS + #define TDLS_DBG_INFO_SPACE_BTWN_ITEM_AND_VALUE 41 +#endif + +void dump_drv_version(void *sel) +{ + RTW_PRINT_SEL(sel, "%s %s\n", DRV_NAME, DRIVERVERSION); + RTW_PRINT_SEL(sel, "build time: %s %s\n", __DATE__, __TIME__); +} + +#ifdef CONFIG_PROC_DEBUG +void dump_drv_cfg(void *sel) +{ +extern uint rtw_recvbuf_nr; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) + char *kernel_version = utsname()->release; + + RTW_PRINT_SEL(sel, "\nKernel Version: %s\n", kernel_version); +#endif + +#ifdef CONFIG_RTW_ANDROID + RTW_PRINT_SEL(sel, "Android Driver: %d\n", CONFIG_RTW_ANDROID); +#else + RTW_PRINT_SEL(sel, "Linux Driver: \n"); +#endif /* CONFIG_RTW_ANDROID */ + + RTW_PRINT_SEL(sel, "Driver Version: %s\n", DRIVERVERSION); + RTW_PRINT_SEL(sel, "------------------------------------------------\n"); + +#ifdef CONFIG_IOCTL_CFG80211 + RTW_PRINT_SEL(sel, "CFG80211\n"); +#ifdef RTW_USE_CFG80211_STA_EVENT + RTW_PRINT_SEL(sel, "RTW_USE_CFG80211_STA_EVENT\n"); +#endif + #ifdef CONFIG_RADIO_WORK + RTW_PRINT_SEL(sel, "CONFIG_RADIO_WORK\n"); + #endif +#else + RTW_PRINT_SEL(sel, "WEXT\n"); +#endif + + RTW_PRINT_SEL(sel, "DBG:%d\n", DBG); +#ifdef CONFIG_RTW_DEBUG + RTW_PRINT_SEL(sel, "CONFIG_RTW_DEBUG\n"); +#endif + +#ifdef CONFIG_CONCURRENT_MODE + RTW_PRINT_SEL(sel, "CONFIG_CONCURRENT_MODE\n"); +#endif + +#ifdef CONFIG_POWER_SAVING + RTW_PRINT_SEL(sel, "CONFIG_POWER_SAVING\n"); + #ifdef CONFIG_IPS + RTW_PRINT_SEL(sel, "CONFIG_IPS\n"); + #endif + #ifdef CONFIG_LPS + RTW_PRINT_SEL(sel, "CONFIG_LPS\n"); + #ifdef CONFIG_LPS_LCLK + RTW_PRINT_SEL(sel, "CONFIG_LPS_LCLK\n"); + #ifdef CONFIG_DETECT_CPWM_BY_POLLING + RTW_PRINT_SEL(sel, "CONFIG_DETECT_CPWM_BY_POLLING\n"); + #endif + #endif /*CONFIG_LPS_LCLK*/ + #ifdef CONFIG_LPS_CHK_BY_TP + RTW_PRINT_SEL(sel, "CONFIG_LPS_CHK_BY_TP\n"); + #endif + #ifdef CONFIG_LPS_ACK + RTW_PRINT_SEL(sel, "CONFIG_LPS_ACK\n"); + #endif + #endif/*CONFIG_LPS*/ +#endif + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + RTW_PRINT_SEL(sel, "LOAD_PHY_PARA_FROM_FILE - REALTEK_CONFIG_PATH=%s\n", REALTEK_CONFIG_PATH); + #if defined(CONFIG_MULTIDRV) || defined(REALTEK_CONFIG_PATH_WITH_IC_NAME_FOLDER) + RTW_PRINT_SEL(sel, "LOAD_PHY_PARA_FROM_FILE - REALTEK_CONFIG_PATH_WITH_IC_NAME_FOLDER\n"); + #endif + +/* configurations about TX power */ +#ifdef CONFIG_CALIBRATE_TX_POWER_BY_REGULATORY + RTW_PRINT_SEL(sel, "CONFIG_CALIBRATE_TX_POWER_BY_REGULATORY\n"); +#endif +#ifdef CONFIG_CALIBRATE_TX_POWER_TO_MAX + RTW_PRINT_SEL(sel, "CONFIG_CALIBRATE_TX_POWER_TO_MAX\n"); +#endif +#endif + RTW_PRINT_SEL(sel, "RTW_DEF_MODULE_REGULATORY_CERT=0x%02x\n", RTW_DEF_MODULE_REGULATORY_CERT); + + RTW_PRINT_SEL(sel, "CONFIG_TXPWR_BY_RATE=%d\n", CONFIG_TXPWR_BY_RATE); + RTW_PRINT_SEL(sel, "CONFIG_TXPWR_BY_RATE_EN=%d\n", CONFIG_TXPWR_BY_RATE_EN); + RTW_PRINT_SEL(sel, "CONFIG_TXPWR_LIMIT=%d\n", CONFIG_TXPWR_LIMIT); + RTW_PRINT_SEL(sel, "CONFIG_TXPWR_LIMIT_EN=%d\n", CONFIG_TXPWR_LIMIT_EN); + + +#ifdef CONFIG_DISABLE_ODM + RTW_PRINT_SEL(sel, "CONFIG_DISABLE_ODM\n"); +#endif + +#ifdef CONFIG_MINIMAL_MEMORY_USAGE + RTW_PRINT_SEL(sel, "CONFIG_MINIMAL_MEMORY_USAGE\n"); +#endif + + RTW_PRINT_SEL(sel, "CONFIG_RTW_ADAPTIVITY_EN = %d\n", CONFIG_RTW_ADAPTIVITY_EN); +#if (CONFIG_RTW_ADAPTIVITY_EN) + RTW_PRINT_SEL(sel, "ADAPTIVITY_MODE = %s\n", (CONFIG_RTW_ADAPTIVITY_MODE) ? "carrier_sense" : "normal"); +#endif + +#ifdef CONFIG_WOWLAN + RTW_PRINT_SEL(sel, "CONFIG_WOWLAN - "); + +#ifdef CONFIG_GPIO_WAKEUP + RTW_PRINT_SEL(sel, "CONFIG_GPIO_WAKEUP - WAKEUP_GPIO_IDX:%d\n", WAKEUP_GPIO_IDX); +#endif +#endif + +#ifdef CONFIG_TDLS + RTW_PRINT_SEL(sel, "CONFIG_TDLS\n"); +#endif + +#ifdef CONFIG_RTW_80211R + RTW_PRINT_SEL(sel, "CONFIG_RTW_80211R\n"); +#endif + +#ifdef CONFIG_RTW_NETIF_SG + RTW_PRINT_SEL(sel, "CONFIG_RTW_NETIF_SG\n"); +#endif + +#ifdef CONFIG_RTW_WIFI_HAL + RTW_PRINT_SEL(sel, "CONFIG_RTW_WIFI_HAL\n"); +#endif + +#ifdef RTW_BUSY_DENY_SCAN + RTW_PRINT_SEL(sel, "RTW_BUSY_DENY_SCAN\n"); + RTW_PRINT_SEL(sel, "BUSY_TRAFFIC_SCAN_DENY_PERIOD = %u ms\n", \ + BUSY_TRAFFIC_SCAN_DENY_PERIOD); +#endif + +#ifdef CONFIG_RTW_TPT_MODE + RTW_PRINT_SEL(sel, "CONFIG_RTW_TPT_MODE\n"); +#endif + +#ifdef CONFIG_USB_HCI +#ifdef CONFIG_SUPPORT_USB_INT + RTW_PRINT_SEL(sel, "CONFIG_SUPPORT_USB_INT\n"); +#endif +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE + RTW_PRINT_SEL(sel, "CONFIG_USB_INTERRUPT_IN_PIPE\n"); +#endif +#ifdef CONFIG_USB_TX_AGGREGATION + RTW_PRINT_SEL(sel, "CONFIG_USB_TX_AGGREGATION\n"); +#endif +#ifdef CONFIG_USB_RX_AGGREGATION + RTW_PRINT_SEL(sel, "CONFIG_USB_RX_AGGREGATION\n"); +#endif +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_TX + RTW_PRINT_SEL(sel, "CONFIG_USE_USB_BUFFER_ALLOC_TX\n"); +#endif +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + RTW_PRINT_SEL(sel, "CONFIG_USE_USB_BUFFER_ALLOC_RX\n"); +#endif +#ifdef CONFIG_PREALLOC_RECV_SKB + RTW_PRINT_SEL(sel, "CONFIG_PREALLOC_RECV_SKB\n"); +#endif +#ifdef CONFIG_FIX_NR_BULKIN_BUFFER + RTW_PRINT_SEL(sel, "CONFIG_FIX_NR_BULKIN_BUFFER\n"); +#endif +#endif /*CONFIG_USB_HCI*/ + +#ifdef CONFIG_SDIO_HCI +#ifdef CONFIG_TX_AGGREGATION + RTW_PRINT_SEL(sel, "CONFIG_TX_AGGREGATION\n"); +#endif +#ifdef CONFIG_RX_AGGREGATION + RTW_PRINT_SEL(sel, "CONFIG_RX_AGGREGATION\n"); +#endif +#ifdef RTW_XMIT_THREAD_HIGH_PRIORITY + RTW_PRINT_SEL(sel, "RTW_XMIT_THREAD_HIGH_PRIORITY\n"); +#endif +#ifdef RTW_XMIT_THREAD_HIGH_PRIORITY_AGG + RTW_PRINT_SEL(sel, "RTW_XMIT_THREAD_HIGH_PRIORITY_AGG\n"); +#endif + +#ifdef DBG_SDIO + RTW_PRINT_SEL(sel, "DBG_SDIO = %d\n", DBG_SDIO); +#endif +#endif /*CONFIG_SDIO_HCI*/ + +#ifdef CONFIG_PCI_HCI +#endif + + RTW_PRINT_SEL(sel, "CONFIG_IFACE_NUMBER = %d\n", CONFIG_IFACE_NUMBER); +#ifdef CONFIG_MI_WITH_MBSSID_CAM + RTW_PRINT_SEL(sel, "CONFIG_MI_WITH_MBSSID_CAM\n"); +#endif +#ifdef CONFIG_SWTIMER_BASED_TXBCN + RTW_PRINT_SEL(sel, "CONFIG_SWTIMER_BASED_TXBCN\n"); +#endif +#ifdef CONFIG_FW_HANDLE_TXBCN + RTW_PRINT_SEL(sel, "CONFIG_FW_HANDLE_TXBCN\n"); + RTW_PRINT_SEL(sel, "CONFIG_LIMITED_AP_NUM = %d\n", CONFIG_LIMITED_AP_NUM); +#endif +#ifdef CONFIG_CLIENT_PORT_CFG + RTW_PRINT_SEL(sel, "CONFIG_CLIENT_PORT_CFG\n"); +#endif +#ifdef CONFIG_PCI_TX_POLLING + RTW_PRINT_SEL(sel, "CONFIG_PCI_TX_POLLING\n"); +#endif + RTW_PRINT_SEL(sel, "CONFIG_RTW_UP_MAPPING_RULE = %s\n", (CONFIG_RTW_UP_MAPPING_RULE == 1) ? "dscp" : "tos"); + + RTW_PRINT_SEL(sel, "\n=== XMIT-INFO ===\n"); + RTW_PRINT_SEL(sel, "NR_XMITFRAME = %d\n", NR_XMITFRAME); + RTW_PRINT_SEL(sel, "NR_XMITBUFF = %d\n", NR_XMITBUFF); + RTW_PRINT_SEL(sel, "MAX_XMITBUF_SZ = %d\n", MAX_XMITBUF_SZ); + RTW_PRINT_SEL(sel, "NR_XMIT_EXTBUFF = %d\n", NR_XMIT_EXTBUFF); + RTW_PRINT_SEL(sel, "MAX_XMIT_EXTBUF_SZ = %d\n", MAX_XMIT_EXTBUF_SZ); + RTW_PRINT_SEL(sel, "MAX_CMDBUF_SZ = %d\n", MAX_CMDBUF_SZ); + + RTW_PRINT_SEL(sel, "\n=== RECV-INFO ===\n"); + RTW_PRINT_SEL(sel, "NR_RECVFRAME = %d\n", NR_RECVFRAME); + RTW_PRINT_SEL(sel, "NR_RECVBUFF = %d, rtw_recvbuf_nr = %d\n", NR_RECVBUFF, rtw_recvbuf_nr); + RTW_PRINT_SEL(sel, "MAX_RECVBUF_SZ = %d\n", MAX_RECVBUF_SZ); + +} +#endif /* CONFIG_PROC_DEBUG */ + + +void dump_log_level(void *sel) +{ +#ifdef CONFIG_RTW_DEBUG + int i; + + RTW_PRINT_SEL(sel, "drv_log_level:%d\n", rtw_drv_log_level); + for (i = 0; i <= _DRV_MAX_; i++) { + if (rtw_log_level_str[i]) + RTW_PRINT_SEL(sel, "%c %s = %d\n", + (rtw_drv_log_level == i) ? '+' : ' ', rtw_log_level_str[i], i); + } +#else + RTW_PRINT_SEL(sel, "CONFIG_RTW_DEBUG is disabled\n"); +#endif +} + +#ifdef CONFIG_SDIO_HCI +void sd_f0_reg_dump(void *sel, _adapter *adapter) +{ + int i; + + for (i = 0x0; i <= 0xff; i++) { + if (i % 16 == 0) + RTW_PRINT_SEL(sel, "0x%02x ", i); + + _RTW_PRINT_SEL(sel, "%02x ", rtw_sd_f0_read8(adapter, i)); + + if (i % 16 == 15) + _RTW_PRINT_SEL(sel, "\n"); + else if (i % 8 == 7) + _RTW_PRINT_SEL(sel, "\t"); + } +} + +void sdio_local_reg_dump(void *sel, _adapter *adapter) +{ + int i, j = 1; + + for (i = 0x0; i < 0x100; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%02x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, (0x1025 << 16) | i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } +} +#endif /* CONFIG_SDIO_HCI */ + +void mac_reg_dump(void *sel, _adapter *adapter) +{ + int i, j = 1; + + RTW_PRINT_SEL(sel, "======= MAC REG =======\n"); + + for (i = 0x0; i < 0x800; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + +#ifdef CONFIG_RTL8814A + { + for (i = 0x1000; i < 0x1650; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + } +#endif /* CONFIG_RTL8814A */ + +#if defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) + for (i = 0x1000; i < 0x1800; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } +#endif /* CONFIG_RTL8822B or 8821c*/ + +#if defined(CONFIG_RTL8192F) + for (i = 0x1000; i < 0x1100; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + for (i = 0x1300; i < 0x1360; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } +#endif + +#if defined(CONFIG_RTL8814B) + for (i = 0x2000; i < 0x2800; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + + for (i = 0x3000; i < 0x3800; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } +#endif + +} + +void bb_reg_dump(void *sel, _adapter *adapter) +{ + int i, j = 1; + + RTW_PRINT_SEL(sel, "======= BB REG =======\n"); + for (i = 0x800; i < 0x1000; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + +#if defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) + for (i = 0x1800; i < 0x2000; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } +#endif /* CONFIG_RTL8822B */ + +#if defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) + for (i = 0x2c00; i < 0x2c60; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + + for (i = 0x2d00; i < 0x2df0; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + + for (i = 0x4000; i < 0x4060; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + + for (i = 0x4100; i < 0x4200; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + +#endif /* CONFIG_RTL8822C || CONFIG_RTL8814B */ + +#if defined(CONFIG_RTL8814B) + for (i = 0x5200; i < 0x5400; i += 4) { + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } +#endif /* CONFIG_RTL8814B */ +} + +void bb_reg_dump_ex(void *sel, _adapter *adapter) +{ + int i; + + RTW_PRINT_SEL(sel, "======= BB REG =======\n"); + for (i = 0x800; i < 0x1000; i += 4) { + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + _RTW_PRINT_SEL(sel, "\n"); + } + +#if defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) + for (i = 0x1800; i < 0x2000; i += 4) { + RTW_PRINT_SEL(sel, "0x%04x", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", rtw_read32(adapter, i)); + _RTW_PRINT_SEL(sel, "\n"); + } +#endif /* CONFIG_RTL8822B */ +} + +void rf_reg_dump(void *sel, _adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + int i, j = 1, path; + u32 value; + u8 path_nums = hal_spec->rf_reg_path_num; + + RTW_PRINT_SEL(sel, "======= RF REG =======\n"); + + for (path = 0; path < path_nums; path++) { + RTW_PRINT_SEL(sel, "RF_Path(%x)\n", path); + for (i = 0; i < 0x100; i++) { + value = rtw_hal_read_rfreg(adapter, path, i, 0xffffffff); + if (j % 4 == 1) + RTW_PRINT_SEL(sel, "0x%02x ", i); + _RTW_PRINT_SEL(sel, " 0x%08x ", value); + if ((j++) % 4 == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + } +} + +void rtw_sink_rtp_seq_dbg(_adapter *adapter, u8 *ehdr_pos) +{ + struct recv_priv *precvpriv = &(adapter->recvpriv); + if (precvpriv->sink_udpport > 0) { + if (*((u16 *)(ehdr_pos + 0x24)) == cpu_to_be16(precvpriv->sink_udpport)) { + precvpriv->pre_rtp_rxseq = precvpriv->cur_rtp_rxseq; + precvpriv->cur_rtp_rxseq = be16_to_cpu(*((u16 *)(ehdr_pos + 0x2C))); + if (precvpriv->pre_rtp_rxseq + 1 != precvpriv->cur_rtp_rxseq) { + if(precvpriv->pre_rtp_rxseq == 65535 ) { + if( precvpriv->cur_rtp_rxseq != 0) { + RTW_INFO("%s : RTP Seq num from %d to %d\n", __FUNCTION__, precvpriv->pre_rtp_rxseq, precvpriv->cur_rtp_rxseq); + } + } else { + RTW_INFO("%s : RTP Seq num from %d to %d\n", __FUNCTION__, precvpriv->pre_rtp_rxseq, precvpriv->cur_rtp_rxseq); + } + } + } + } +} + +void sta_rx_reorder_ctl_dump(void *sel, struct sta_info *sta) +{ + struct recv_reorder_ctrl *reorder_ctl; + int i; + + for (i = 0; i < 16; i++) { + reorder_ctl = &sta->recvreorder_ctrl[i]; + if (reorder_ctl->ampdu_size != RX_AMPDU_SIZE_INVALID || reorder_ctl->indicate_seq != 0xFFFF) { + RTW_PRINT_SEL(sel, "tid=%d, enable=%d, ampdu_size=%u, indicate_seq=%u\n" + , i, reorder_ctl->enable, reorder_ctl->ampdu_size, reorder_ctl->indicate_seq + ); + } + } +} + +void dump_tx_rate_bmp(void *sel, struct dvobj_priv *dvobj) +{ + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + struct rf_ctl_t *rfctl = dvobj_to_rfctl(dvobj); + u8 bw; + + RTW_PRINT_SEL(sel, "%-6s", "bw"); + if (hal_chk_proto_cap(adapter, PROTO_CAP_11AC)) + _RTW_PRINT_SEL(sel, " %-15s", "vht"); + + _RTW_PRINT_SEL(sel, " %-11s %-4s %-3s\n", "ht", "ofdm", "cck"); + + for (bw = CHANNEL_WIDTH_20; bw <= CHANNEL_WIDTH_160; bw++) { + if (!hal_is_bw_support(adapter, bw)) + continue; + + RTW_PRINT_SEL(sel, "%6s", ch_width_str(bw)); + if (hal_chk_proto_cap(adapter, PROTO_CAP_11AC)) { + _RTW_PRINT_SEL(sel, " %03x %03x %03x %03x" + , RATE_BMP_GET_VHT_4SS(rfctl->rate_bmp_vht_by_bw[bw]) + , RATE_BMP_GET_VHT_3SS(rfctl->rate_bmp_vht_by_bw[bw]) + , RATE_BMP_GET_VHT_2SS(rfctl->rate_bmp_vht_by_bw[bw]) + , RATE_BMP_GET_VHT_1SS(rfctl->rate_bmp_vht_by_bw[bw]) + ); + } + + _RTW_PRINT_SEL(sel, " %02x %02x %02x %02x" + , bw <= CHANNEL_WIDTH_40 ? RATE_BMP_GET_HT_4SS(rfctl->rate_bmp_ht_by_bw[bw]) : 0 + , bw <= CHANNEL_WIDTH_40 ? RATE_BMP_GET_HT_3SS(rfctl->rate_bmp_ht_by_bw[bw]) : 0 + , bw <= CHANNEL_WIDTH_40 ? RATE_BMP_GET_HT_2SS(rfctl->rate_bmp_ht_by_bw[bw]) : 0 + , bw <= CHANNEL_WIDTH_40 ? RATE_BMP_GET_HT_1SS(rfctl->rate_bmp_ht_by_bw[bw]) : 0 + ); + + _RTW_PRINT_SEL(sel, " %03x %01x\n" + , bw <= CHANNEL_WIDTH_20 ? RATE_BMP_GET_OFDM(rfctl->rate_bmp_cck_ofdm) : 0 + , bw <= CHANNEL_WIDTH_20 ? RATE_BMP_GET_CCK(rfctl->rate_bmp_cck_ofdm) : 0 + ); + } +} + +void dump_adapters_status(void *sel, struct dvobj_priv *dvobj) +{ +#if defined(CONFIG_RTW_DEBUG) || defined(CONFIG_PROC_DEBUG) + struct rf_ctl_t *rfctl = dvobj_to_rfctl(dvobj); + int i; + _adapter *iface; + u8 u_ch, u_bw, u_offset; +#if (defined(CONFIG_SUPPORT_MULTI_BCN) && defined(CONFIG_FW_HANDLE_TXBCN)) || defined(CONFIG_CLIENT_PORT_CFG) + char str_val[64] = {'\0'}; +#endif + dump_mi_status(sel, dvobj); + +#if defined(CONFIG_SUPPORT_MULTI_BCN) && defined(CONFIG_FW_HANDLE_TXBCN) + RTW_PRINT_SEL(sel, "[AP] LIMITED_AP_NUM:%d\n", CONFIG_LIMITED_AP_NUM); + RTW_PRINT_SEL(sel, "[AP] vap_map:0x%02x\n", dvobj->vap_map); +#endif +#ifdef CONFIG_HW_P0_TSF_SYNC + RTW_PRINT_SEL(sel, "[AP] p0 tsf sync port = %d\n", dvobj->p0_tsf.sync_port); + RTW_PRINT_SEL(sel, "[AP] p0 tsf timer offset = %d\n", dvobj->p0_tsf.offset); +#endif +#ifdef CONFIG_CLIENT_PORT_CFG + RTW_PRINT_SEL(sel, "[CLT] clt_num = %d\n", dvobj->clt_port.num); + RTW_PRINT_SEL(sel, "[CLT] clt_map = 0x%02x\n", dvobj->clt_port.bmp); +#endif +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + RTW_PRINT_SEL(sel, "[MI] default port id:%d\n\n", dvobj->dft.port_id); +#endif /* CONFIG_FW_MULTI_PORT_SUPPORT */ + + RTW_PRINT_SEL(sel, "dev status:%s%s\n\n" + , dev_is_surprise_removed(dvobj) ? " SR" : "" + , dev_is_drv_stopped(dvobj) ? " DS" : "" + ); + +#ifdef CONFIG_P2P +#define P2P_INFO_TITLE_FMT " %-3s %-4s" +#define P2P_INFO_TITLE_ARG , "lch", "p2ps" +#ifdef CONFIG_IOCTL_CFG80211 +#define P2P_INFO_VALUE_FMT " %3u %c%3u" +#define P2P_INFO_VALUE_ARG , iface->wdinfo.listen_channel, iface->wdev_data.p2p_enabled ? 'e' : ' ', rtw_p2p_state(&iface->wdinfo) +#else +#define P2P_INFO_VALUE_FMT " %3u %4u" +#define P2P_INFO_VALUE_ARG , iface->wdinfo.listen_channel, rtw_p2p_state(&iface->wdinfo) +#endif +#define P2P_INFO_DASH "---------" +#else +#define P2P_INFO_TITLE_FMT "" +#define P2P_INFO_TITLE_ARG +#define P2P_INFO_VALUE_FMT "" +#define P2P_INFO_VALUE_ARG +#define P2P_INFO_DASH +#endif + +#ifdef DBG_TSF_UPDATE +#define TSF_PAUSE_TIME_TITLE_FMT " %-5s" +#define TSF_PAUSE_TIME_TITLE_ARG , "tsfup" +#define TSF_PAUSE_TIME_VALUE_FMT " %5d" +#define TSF_PAUSE_TIME_VALUE_ARG , ((iface->mlmeextpriv.tsf_update_required && iface->mlmeextpriv.tsf_update_pause_stime) ? (rtw_get_passing_time_ms(iface->mlmeextpriv.tsf_update_pause_stime) > 99999 ? 99999 : rtw_get_passing_time_ms(iface->mlmeextpriv.tsf_update_pause_stime)) : 0) +#else +#define TSF_PAUSE_TIME_TITLE_FMT "" +#define TSF_PAUSE_TIME_TITLE_ARG +#define TSF_PAUSE_TIME_VALUE_FMT "" +#define TSF_PAUSE_TIME_VALUE_ARG +#endif + +#if (defined(CONFIG_SUPPORT_MULTI_BCN) && defined(CONFIG_FW_HANDLE_TXBCN)) || defined(CONFIG_CLIENT_PORT_CFG) +#define INFO_FMT " %-4s" +#define INFO_ARG , "info" +#define INFO_CNT_FMT " %-20s" +#define INFO_CNT_ARG , str_val +#else +#define INFO_FMT "" +#define INFO_ARG +#define INFO_CNT_FMT "" +#define INFO_CNT_ARG +#endif + + RTW_PRINT_SEL(sel, "%-2s %-15s %c %-3s %-3s %-3s %-17s %-4s %-7s %-5s" + P2P_INFO_TITLE_FMT + TSF_PAUSE_TIME_TITLE_FMT + " %s"INFO_FMT"\n" + , "id", "ifname", ' ', "bup", "nup", "ncd", "macaddr", "port", "ch", "class" + P2P_INFO_TITLE_ARG + TSF_PAUSE_TIME_TITLE_ARG + , "status"INFO_ARG); + + RTW_PRINT_SEL(sel, "---------------------------------------------------------------" + P2P_INFO_DASH + "-------\n"); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) { + #if (defined(CONFIG_SUPPORT_MULTI_BCN) && defined(CONFIG_FW_HANDLE_TXBCN)) || defined(CONFIG_CLIENT_PORT_CFG) + _rtw_memset(&str_val, '\0', sizeof(str_val)); + #endif + #if defined(CONFIG_AP_MODE) && defined(CONFIG_SUPPORT_MULTI_BCN) && defined(CONFIG_FW_HANDLE_TXBCN) + if (MLME_IS_AP(iface) || MLME_IS_MESH(iface)) { + u8 len; + char *p = str_val; + char tmp_str[10] = {'\0'}; + + len = snprintf(tmp_str, sizeof(tmp_str), "%s", "ap_id:"); + strncpy(p, tmp_str, len); + p += len; + _rtw_memset(&tmp_str, '\0', sizeof(tmp_str)); + #ifdef DBG_HW_PORT + len = snprintf(tmp_str, sizeof(tmp_str), "%d (%d,%d)", iface->vap_id, iface->hw_port, iface->client_port); + #else + len = snprintf(tmp_str, sizeof(tmp_str), "%d", iface->vap_id); + #endif + strncpy(p, tmp_str, len); + } + #endif + #ifdef CONFIG_CLIENT_PORT_CFG + if (MLME_IS_STA(iface)) { + u8 len; + char *p = str_val; + char tmp_str[10] = {'\0'}; + + len = snprintf(tmp_str, sizeof(tmp_str), "%s", "c_pid:"); + strncpy(p, tmp_str, len); + p += len; + _rtw_memset(&tmp_str, '\0', sizeof(tmp_str)); + #ifdef DBG_HW_PORT + len = snprintf(tmp_str, sizeof(tmp_str), "%d (%d,%d)", iface->client_port, iface->hw_port, iface->client_port); + #else + len = snprintf(tmp_str, sizeof(tmp_str), "%d", iface->client_port); + #endif + strncpy(p, tmp_str, len); + } + #endif + + RTW_PRINT_SEL(sel, "%2d %-15s %c %3u %3u %3u "MAC_FMT" %4hhu %3u,%u,%u %5u" + P2P_INFO_VALUE_FMT + TSF_PAUSE_TIME_VALUE_FMT + " "MLME_STATE_FMT" " INFO_CNT_FMT"\n" + , i, iface->registered ? ADPT_ARG(iface) : NULL + , iface->registered ? 'R' : ' ' + , iface->bup + , iface->netif_up + , iface->net_closed + , MAC_ARG(adapter_mac_addr(iface)) + , rtw_hal_get_port(iface) + , iface->mlmeextpriv.cur_channel + , iface->mlmeextpriv.cur_bwmode + , iface->mlmeextpriv.cur_ch_offset + , rtw_get_op_class_by_chbw(iface->mlmeextpriv.cur_channel + , iface->mlmeextpriv.cur_bwmode + , iface->mlmeextpriv.cur_ch_offset) + P2P_INFO_VALUE_ARG + TSF_PAUSE_TIME_VALUE_ARG + , MLME_STATE_ARG(iface) + INFO_CNT_ARG + ); + } + } + + RTW_PRINT_SEL(sel, "---------------------------------------------------------------" + P2P_INFO_DASH + "-------\n"); + + if (rtw_mi_get_ch_setting_union(dvobj_get_primary_adapter(dvobj), &u_ch, &u_bw, &u_offset)) + RTW_PRINT_SEL(sel, "%55s %3u,%u,%u %5u\n" + , "union:" + , u_ch, u_bw, u_offset, rtw_get_op_class_by_chbw(u_ch, u_bw, u_offset)); + + RTW_PRINT_SEL(sel, "%55s %3u,%u,%u offch_state:%d\n" + , "oper:" + , dvobj->oper_channel + , dvobj->oper_bwmode + , dvobj->oper_ch_offset + , rfctl->offch_state + ); + +#ifdef CONFIG_DFS_MASTER + if (rfctl->radar_detect_ch != 0) { + RTW_PRINT_SEL(sel, "%55s %3u,%u,%u" + , "radar_detect:" + , rfctl->radar_detect_ch + , rfctl->radar_detect_bw + , rfctl->radar_detect_offset + ); + + if (rfctl->radar_detect_by_others) + _RTW_PRINT_SEL(sel, ", by AP of STA link"); + else { + u32 non_ocp_ms; + u32 cac_ms; + u8 dfs_domain = rtw_rfctl_get_dfs_domain(rfctl); + + _RTW_PRINT_SEL(sel, ", domain:%s(%u)", rtw_dfs_regd_str(dfs_domain), dfs_domain); + + rtw_get_ch_waiting_ms(rfctl + , rfctl->radar_detect_ch + , rfctl->radar_detect_bw + , rfctl->radar_detect_offset + , &non_ocp_ms + , &cac_ms + ); + + if (non_ocp_ms) + _RTW_PRINT_SEL(sel, ", non_ocp:%d", non_ocp_ms); + if (cac_ms) + _RTW_PRINT_SEL(sel, ", cac:%d", cac_ms); + } + + _RTW_PRINT_SEL(sel, "\n"); + } +#endif /* CONFIG_DFS_MASTER */ +#endif /* CONFIG_RTW_DEBUG || CONFIG_PROC_DEBUG */ +} + +#if defined(CONFIG_RTW_DEBUG) || defined(CONFIG_PROC_DEBUG) +#define SEC_CAM_ENT_ID_TITLE_FMT "%-2s" +#define SEC_CAM_ENT_ID_TITLE_ARG "id" +#define SEC_CAM_ENT_ID_VALUE_FMT "%2u" +#define SEC_CAM_ENT_ID_VALUE_ARG(id) (id) + +#define SEC_CAM_ENT_TITLE_FMT "%-6s %-17s %-32s %-3s %-8s %-2s %-2s %-5s" +#define SEC_CAM_ENT_TITLE_ARG "ctrl", "addr", "key", "kid", "type", "MK", "GK", "valid" +#define SEC_CAM_ENT_VALUE_FMT "0x%04x "MAC_FMT" "KEY_FMT" %3u %-8s %2u %2u %5u" +#define SEC_CAM_ENT_VALUE_ARG(ent) \ + (ent)->ctrl \ + , MAC_ARG((ent)->mac) \ + , KEY_ARG((ent)->key) \ + , ((ent)->ctrl) & 0x03 \ + , (((ent)->ctrl) & 0x200) ? \ + security_type_str((((ent)->ctrl) >> 2 & 0x7) | _SEC_TYPE_256_) : \ + security_type_str(((ent)->ctrl) >> 2 & 0x7) \ + , (((ent)->ctrl) >> 5) & 0x01 \ + , (((ent)->ctrl) >> 6) & 0x01 \ + , (((ent)->ctrl) >> 15) & 0x01 + +void dump_sec_cam_ent(void *sel, struct sec_cam_ent *ent, int id) +{ + if (id >= 0) { + RTW_PRINT_SEL(sel, SEC_CAM_ENT_ID_VALUE_FMT " " SEC_CAM_ENT_VALUE_FMT"\n" + , SEC_CAM_ENT_ID_VALUE_ARG(id), SEC_CAM_ENT_VALUE_ARG(ent)); + } else + RTW_PRINT_SEL(sel, SEC_CAM_ENT_VALUE_FMT"\n", SEC_CAM_ENT_VALUE_ARG(ent)); +} + +void dump_sec_cam_ent_title(void *sel, u8 has_id) +{ + if (has_id) { + RTW_PRINT_SEL(sel, SEC_CAM_ENT_ID_TITLE_FMT " " SEC_CAM_ENT_TITLE_FMT"\n" + , SEC_CAM_ENT_ID_TITLE_ARG, SEC_CAM_ENT_TITLE_ARG); + } else + RTW_PRINT_SEL(sel, SEC_CAM_ENT_TITLE_FMT"\n", SEC_CAM_ENT_TITLE_ARG); +} +#endif + +void dump_sec_cam(void *sel, _adapter *adapter) +{ +#if defined(CONFIG_RTW_DEBUG) || defined(CONFIG_PROC_DEBUG) + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + struct sec_cam_ent ent; + int i; + + RTW_PRINT_SEL(sel, "HW sec cam:\n"); + dump_sec_cam_ent_title(sel, 1); + for (i = 0; i < cam_ctl->num; i++) { + rtw_sec_read_cam_ent(adapter, i, (u8 *)(&ent.ctrl), ent.mac, ent.key); + dump_sec_cam_ent(sel , &ent, i); + } +#endif +} + +void dump_sec_cam_cache(void *sel, _adapter *adapter) +{ +#if defined(CONFIG_RTW_DEBUG) || defined(CONFIG_PROC_DEBUG) + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + int i; + + RTW_PRINT_SEL(sel, "SW sec cam cache:\n"); + dump_sec_cam_ent_title(sel, 1); + for (i = 0; i < cam_ctl->num; i++) { + if (dvobj->cam_cache[i].ctrl != 0) + dump_sec_cam_ent(sel, &dvobj->cam_cache[i], i); + } +#endif +} + +static u8 fwdl_test_chksum_fail = 0; +static u8 fwdl_test_wintint_rdy_fail = 0; + +bool rtw_fwdl_test_trigger_chksum_fail(void) +{ + if (fwdl_test_chksum_fail) { + RTW_PRINT("fwdl test case: trigger chksum_fail\n"); + fwdl_test_chksum_fail--; + return _TRUE; + } + return _FALSE; +} + +bool rtw_fwdl_test_trigger_wintint_rdy_fail(void) +{ + if (fwdl_test_wintint_rdy_fail) { + RTW_PRINT("fwdl test case: trigger wintint_rdy_fail\n"); + fwdl_test_wintint_rdy_fail--; + return _TRUE; + } + return _FALSE; +} + +static u8 del_rx_ampdu_test_no_tx_fail = 0; + +bool rtw_del_rx_ampdu_test_trigger_no_tx_fail(void) +{ + if (del_rx_ampdu_test_no_tx_fail) { + RTW_PRINT("del_rx_ampdu test case: trigger no_tx_fail\n"); + del_rx_ampdu_test_no_tx_fail--; + return _TRUE; + } + return _FALSE; +} + +static u32 g_wait_hiq_empty_ms = 0; + +u32 rtw_get_wait_hiq_empty_ms(void) +{ + return g_wait_hiq_empty_ms; +} + +static systime sta_linking_test_start_time = 0; +static u32 sta_linking_test_wait_ms = 0; +static u8 sta_linking_test_force_fail = 0; + +void rtw_sta_linking_test_set_start(void) +{ + sta_linking_test_start_time = rtw_get_current_time(); +} + +bool rtw_sta_linking_test_wait_done(void) +{ + return rtw_get_passing_time_ms(sta_linking_test_start_time) >= sta_linking_test_wait_ms; +} + +bool rtw_sta_linking_test_force_fail(void) +{ + return sta_linking_test_force_fail; +} + +#ifdef CONFIG_AP_MODE +static u16 ap_linking_test_force_auth_fail = 0; +static u16 ap_linking_test_force_asoc_fail = 0; + +u16 rtw_ap_linking_test_force_auth_fail(void) +{ + return ap_linking_test_force_auth_fail; +} + +u16 rtw_ap_linking_test_force_asoc_fail(void) +{ + return ap_linking_test_force_asoc_fail; +} +#endif + +#ifdef CONFIG_PROC_DEBUG +int proc_get_defs_param(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *mlme = &adapter->mlmepriv; + + RTW_PRINT_SEL(m, "%s %15s\n", "lmt_sta", "lmt_time"); + RTW_PRINT_SEL(m, "%-15u %-15u\n" + , mlme->defs_lmt_sta + , mlme->defs_lmt_time + ); + + return 0; +} + +ssize_t proc_set_defs_param(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *mlme = &adapter->mlmepriv; + + char tmp[32]; + u32 defs_lmt_sta; + u32 defs_lmt_time; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%u %u", &defs_lmt_sta, &defs_lmt_time); + + if (num >= 1) + mlme->defs_lmt_sta = defs_lmt_sta; + if (num >= 2) + mlme->defs_lmt_time = defs_lmt_time; + } + + return count; + +} + +ssize_t proc_set_write_reg(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 addr, val, len; + + if (count < 3) { + RTW_INFO("argument size is less than 3\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%x %x %x", &addr, &val, &len); + + if (num != 3) { + RTW_INFO("invalid write_reg parameter!\n"); + return count; + } + + switch (len) { + case 1: + rtw_write8(padapter, addr, (u8)val); + break; + case 2: + rtw_write16(padapter, addr, (u16)val); + break; + case 4: + rtw_write32(padapter, addr, val); + break; + default: + RTW_INFO("error write length=%d", len); + break; + } + + } + + return count; + +} + +static u32 proc_get_read_addr = 0xeeeeeeee; +static u32 proc_get_read_len = 0x4; + +int proc_get_read_reg(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + if (proc_get_read_addr == 0xeeeeeeee) { + RTW_PRINT_SEL(m, "address not initialized\n"); + return 0; + } + + switch (proc_get_read_len) { + case 1: + RTW_PRINT_SEL(m, "rtw_read8(0x%x)=0x%x\n", proc_get_read_addr, rtw_read8(padapter, proc_get_read_addr)); + break; + case 2: + RTW_PRINT_SEL(m, "rtw_read16(0x%x)=0x%x\n", proc_get_read_addr, rtw_read16(padapter, proc_get_read_addr)); + break; + case 4: + RTW_PRINT_SEL(m, "rtw_read32(0x%x)=0x%x\n", proc_get_read_addr, rtw_read32(padapter, proc_get_read_addr)); + break; + default: + RTW_PRINT_SEL(m, "error read length=%d\n", proc_get_read_len); + break; + } + + return 0; +} + +ssize_t proc_set_read_reg(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[16]; + u32 addr, len; + + if (count < 2) { + RTW_INFO("argument size is less than 2\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%x %x", &addr, &len); + + if (num != 2) { + RTW_INFO("invalid read_reg parameter!\n"); + return count; + } + + proc_get_read_addr = addr; + + proc_get_read_len = len; + } + + return count; + +} + +int proc_get_rx_stat(struct seq_file *m, void *v) +{ + _irqL irqL; + _list *plist, *phead; + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_info *psta = NULL; + struct stainfo_stats *pstats = NULL; + struct sta_priv *pstapriv = &(adapter->stapriv); + u32 i, j; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 null_addr[ETH_ALEN] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + pstats = &psta->sta_stats; + + if (pstats == NULL) + continue; + if ((_rtw_memcmp(psta->cmn.mac_addr, bc_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, null_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, adapter_mac_addr(adapter), ETH_ALEN) != _TRUE)) { + RTW_PRINT_SEL(m, "MAC :\t\t"MAC_FMT "\n", MAC_ARG(psta->cmn.mac_addr)); + RTW_PRINT_SEL(m, "data_rx_cnt :\t%llu\n", sta_rx_data_uc_pkts(psta) - pstats->last_rx_data_uc_pkts); + pstats->last_rx_data_uc_pkts = sta_rx_data_uc_pkts(psta); + RTW_PRINT_SEL(m, "duplicate_cnt :\t%u\n", pstats->duplicate_cnt); + pstats->duplicate_cnt = 0; + RTW_PRINT_SEL(m, "rx_per_rate_cnt :\n"); + + for (j = 0; j < 0x60; j++) { + RTW_PRINT_SEL(m, "%08u ", pstats->rxratecnt[j]); + pstats->rxratecnt[j] = 0; + if ((j%8) == 7) + RTW_PRINT_SEL(m, "\n"); + } + RTW_PRINT_SEL(m, "\n"); + } + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + return 0; +} + +int proc_get_tx_stat(struct seq_file *m, void *v) +{ + _irqL irqL; + _list *plist, *phead; + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_info *psta = NULL; + u8 sta_mac[NUM_STA][ETH_ALEN] = {{0}}; + uint mac_id[NUM_STA]; + struct stainfo_stats *pstats = NULL; + struct sta_priv *pstapriv = &(adapter->stapriv); + struct sta_priv *pstapriv_primary = &(GET_PRIMARY_ADAPTER(adapter))->stapriv; + u32 i, macid_rec_idx = 0; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 null_addr[ETH_ALEN] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; + struct submit_ctx gotc2h; + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + if ((_rtw_memcmp(psta->cmn.mac_addr, bc_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, null_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, adapter_mac_addr(adapter), ETH_ALEN) != _TRUE)) { + _rtw_memcpy(&sta_mac[macid_rec_idx][0], psta->cmn.mac_addr, ETH_ALEN); + mac_id[macid_rec_idx] = psta->cmn.mac_id; + macid_rec_idx++; + } + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (i = 0; i < macid_rec_idx; i++) { + _rtw_memcpy(pstapriv_primary->c2h_sta_mac, &sta_mac[i][0], ETH_ALEN); + pstapriv_primary->c2h_adapter_id = adapter->iface_id; + rtw_sctx_init(&gotc2h, 60); + pstapriv_primary->gotc2h = &gotc2h; + rtw_hal_reqtxrpt(adapter, mac_id[i]); + if (rtw_sctx_wait(&gotc2h, __func__)) { + psta = rtw_get_stainfo(pstapriv, &sta_mac[i][0]); + if(psta) { + pstats = &psta->sta_stats; +#ifndef ROKU_PRIVATE + RTW_PRINT_SEL(m, "data_sent_cnt :\t%u\n", pstats->tx_ok_cnt + pstats->tx_fail_cnt); + RTW_PRINT_SEL(m, "success_cnt :\t%u\n", pstats->tx_ok_cnt); + RTW_PRINT_SEL(m, "failure_cnt :\t%u\n", pstats->tx_fail_cnt); + RTW_PRINT_SEL(m, "retry_cnt :\t%u\n\n", pstats->tx_retry_cnt); +#else + RTW_PRINT_SEL(m, "MAC: " MAC_FMT " sent: %u fail: %u retry: %u\n", + MAC_ARG(&sta_mac[i][0]), pstats->tx_ok_cnt, pstats->tx_fail_cnt, pstats->tx_retry_cnt); +#endif /* ROKU_PRIVATE */ + + } else + RTW_PRINT_SEL(m, "STA is gone\n"); + } else { + //to avoid c2h modify counters + pstapriv_primary->gotc2h = NULL; + _rtw_memset(pstapriv_primary->c2h_sta_mac, 0, ETH_ALEN); + pstapriv_primary->c2h_adapter_id = CONFIG_IFACE_NUMBER; + RTW_PRINT_SEL(m, "Warming : Query timeout, operation abort!!\n"); + break; + } + pstapriv_primary->gotc2h = NULL; + _rtw_memset(pstapriv_primary->c2h_sta_mac, 0, ETH_ALEN); + pstapriv_primary->c2h_adapter_id = CONFIG_IFACE_NUMBER; + } + return 0; +} + +int proc_get_fwstate(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + RTW_PRINT_SEL(m, "fwstate=0x%x\n", get_fwstate(pmlmepriv)); + + return 0; +} + +int proc_get_sec_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct security_priv *sec = &padapter->securitypriv; + + RTW_PRINT_SEL(m, "auth_alg=0x%x, enc_alg=0x%x, auth_type=0x%x, enc_type=0x%x\n", + sec->dot11AuthAlgrthm, sec->dot11PrivacyAlgrthm, + sec->ndisauthtype, sec->ndisencryptstatus); + + RTW_PRINT_SEL(m, "hw_decrypted=%d\n", sec->hw_decrypted); + +#ifdef DBG_SW_SEC_CNT + RTW_PRINT_SEL(m, "wep_sw_enc_cnt=%llu, %llu, %llu\n" + , sec->wep_sw_enc_cnt_bc , sec->wep_sw_enc_cnt_mc, sec->wep_sw_enc_cnt_uc); + RTW_PRINT_SEL(m, "wep_sw_dec_cnt=%llu, %llu, %llu\n" + , sec->wep_sw_dec_cnt_bc , sec->wep_sw_dec_cnt_mc, sec->wep_sw_dec_cnt_uc); + + RTW_PRINT_SEL(m, "tkip_sw_enc_cnt=%llu, %llu, %llu\n" + , sec->tkip_sw_enc_cnt_bc , sec->tkip_sw_enc_cnt_mc, sec->tkip_sw_enc_cnt_uc); + RTW_PRINT_SEL(m, "tkip_sw_dec_cnt=%llu, %llu, %llu\n" + , sec->tkip_sw_dec_cnt_bc , sec->tkip_sw_dec_cnt_mc, sec->tkip_sw_dec_cnt_uc); + + RTW_PRINT_SEL(m, "aes_sw_enc_cnt=%llu, %llu, %llu\n" + , sec->aes_sw_enc_cnt_bc , sec->aes_sw_enc_cnt_mc, sec->aes_sw_enc_cnt_uc); + RTW_PRINT_SEL(m, "aes_sw_dec_cnt=%llu, %llu, %llu\n" + , sec->aes_sw_dec_cnt_bc , sec->aes_sw_dec_cnt_mc, sec->aes_sw_dec_cnt_uc); + + RTW_PRINT_SEL(m, "gcmp_sw_enc_cnt=%llu, %llu, %llu\n" + , sec->gcmp_sw_enc_cnt_bc , sec->gcmp_sw_enc_cnt_mc, sec->gcmp_sw_enc_cnt_uc); + RTW_PRINT_SEL(m, "gcmp_sw_dec_cnt=%llu, %llu, %llu\n" + , sec->gcmp_sw_dec_cnt_bc , sec->gcmp_sw_dec_cnt_mc, sec->gcmp_sw_dec_cnt_uc); +#endif /* DBG_SW_SEC_CNT */ + + return 0; +} + +int proc_get_mlmext_state(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + RTW_PRINT_SEL(m, "pmlmeinfo->state=0x%x\n", pmlmeinfo->state); + + return 0; +} + +#ifdef CONFIG_LAYER2_ROAMING +int proc_get_roam_flags(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "0x%02x\n", rtw_roam_flags(adapter)); + + return 0; +} + +ssize_t proc_set_roam_flags(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32]; + u8 flags; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &flags); + + if (num == 1) + rtw_assign_roam_flags(adapter, flags); + } + + return count; + +} + +int proc_get_roam_param(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *mlme = &adapter->mlmepriv; + + RTW_PRINT_SEL(m, "%12s %15s %26s %16s\n", "rssi_diff_th", "scanr_exp_ms", "scan_interval(unit:2 sec)", "rssi_threshold"); + RTW_PRINT_SEL(m, "%-15u %-13u %-27u %-11u\n" + , mlme->roam_rssi_diff_th + , mlme->roam_scanr_exp_ms + , mlme->roam_scan_int + , mlme->roam_rssi_threshold + ); + + return 0; +} + +ssize_t proc_set_roam_param(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *mlme = &adapter->mlmepriv; + + char tmp[32]; + u8 rssi_diff_th; + u32 scanr_exp_ms; + u32 scan_int; + u8 rssi_threshold; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %u %u %hhu", &rssi_diff_th, &scanr_exp_ms, &scan_int, &rssi_threshold); + + if (num >= 1) + mlme->roam_rssi_diff_th = rssi_diff_th; + if (num >= 2) + mlme->roam_scanr_exp_ms = scanr_exp_ms; + if (num >= 3) + mlme->roam_scan_int = scan_int; + if (num >= 4) + mlme->roam_rssi_threshold = rssi_threshold; + } + + return count; + +} + +ssize_t proc_set_roam_tgt_addr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32]; + u8 addr[ETH_ALEN]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx", addr, addr + 1, addr + 2, addr + 3, addr + 4, addr + 5); + if (num == 6) + _rtw_memcpy(adapter->mlmepriv.roam_tgt_addr, addr, ETH_ALEN); + + RTW_INFO("set roam_tgt_addr to "MAC_FMT"\n", MAC_ARG(adapter->mlmepriv.roam_tgt_addr)); + } + + return count; +} +#endif /* CONFIG_LAYER2_ROAMING */ + +#ifdef CONFIG_WAR_OFFLOAD +int proc_get_war_offload_enable(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + if (_TRUE == pwrpriv->wowlan_war_offload_mode) { + RTW_PRINT_SEL(m, "\n[ Offload Feature Enabled ]\n"); + + if (WAR_ARP_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) { + RTW_PRINT_SEL(m, "\n ARP Reponse offload enabled\n"); + } +#ifdef CONFIG_OFFLOAD_MDNS_V4 + if (WAR_MDNS_V4_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) { + RTW_PRINT_SEL(m, "\n MDNS v4 Reponse offload enabled\n"); + } + if (WAR_MDNS_V4_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl) { + RTW_PRINT_SEL(m, "\n MDNS v4 Wakeup offload enabled\n"); + } +#endif /* CONFIG_OFFLOAD_MDNS_v4 */ +#ifdef CONFIG_OFFLOAD_MDNS_V6 + if (WAR_MDNS_V6_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) { + RTW_PRINT_SEL(m, "\n MDNS v6 Reponse offload enabled\n"); + } + if (WAR_MDNS_V6_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl) { + RTW_PRINT_SEL(m, "\n MDNS v6 Wakeup offload enabled\n"); + } +#endif /* CONFIG_OFFLOAD_MDNS_V6 */ + + if (WAR_ARP_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl) { + RTW_PRINT_SEL(m, "\n ARP Request wakeup enabled\n"); + } + + } else { + RTW_PRINT_SEL(m, "\n[ Offload Feature Disabled ]\n"); + } + + return 0; +} + +ssize_t proc_set_war_offload_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + char tmp[32]; + u32 offload_cfg = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%x", &offload_cfg); + + if (num == 1) { + RTW_INFO(FUNC_ADPT_FMT ": Set war offload cfg = %x\n", FUNC_ADPT_ARG(padapter), offload_cfg); + pwrpriv->wowlan_war_offload_ctrl = offload_cfg; + pwrpriv->wowlan_war_offload_mode = offload_cfg?_TRUE:_FALSE; + + } + } + + return count; +} + +ssize_t proc_set_war_offload_ipv4_addr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + char tmp[128]; + u32 ip_addr = 0, ip_subnet = 0, ip_gateway = 0, index = 0; + struct war_ipv4_fmt* pip_info = &pwrpriv->wowlan_war_offload_ipv4; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%d %x %x %x", &index, &ip_addr, &ip_subnet, &ip_gateway); + + if (num == 4) { + pip_info->ip_addr[index-1] = ip_addr; + pip_info->ip_subnet[index-1] = ip_subnet; + pip_info->ip_gateway[index-1] = ip_gateway; + RTW_INFO(FUNC_ADPT_FMT "Setup IPv4 address:\n", FUNC_ADPT_ARG(padapter)); + RTW_INFO("Index(%d) IP=%d.%d.%d.%d\n", index, (ip_addr & 0xff), ((ip_addr & 0xff00)>>8), ((ip_addr & 0xff0000)>>16), ((ip_addr & 0xff000000)>>24)); + } else { + RTW_INFO("Wrong input buffer count (%d)\n", num); + return -EFAULT; + } + } + + return count; +} + +ssize_t proc_set_war_offload_ipv6_addr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + char tmp[255]; + u32 ip_addr = 0, ip_subnet = 0, ip_gateway = 0; + struct war_ipv6_fmt* pip_info = &pwrpriv->wowlan_war_offload_ipv6; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num; + int i; + u32 index; + u16 val[64]; + u16 big_endian_val[64]; + + num = sscanf(tmp, "%d %hx:%hx:%hx:%hx:%hx:%hx:%hx:%hx", &index, &val[0], &val[1], &val[2], &val[3], &val[4], &val[5], &val[6], &val[7]); + for (i=0;i<8;i++) { + big_endian_val[i] = htons(val[i]); + } + _rtw_memcpy(pip_info->ipv6_addr[index-1], big_endian_val, RTW_IPv6_ADDR_LEN); + + if (num == 9) { + RTW_INFO(FUNC_ADPT_FMT "Setup IPv6 address\n", FUNC_ADPT_ARG(padapter)); + } else { + RTW_INFO("Wrong input count (%d)\n", num); + return -EFAULT; + } + } + + return count; +} + +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) + +int proc_get_war_offload_mdns_domain_name(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + if (_TRUE == pwrpriv->wowlan_war_offload_mode) { + if ((WAR_MDNS_V4_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V4_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl)) { + RTW_PRINT_SEL(m, "\nDomain Name:[%s](%d)\n\n", + pwrpriv->wowlan_war_offload_mdns_domain_name, pwrpriv->wowlan_war_offload_mdns_domain_name_len); + } else { + RTW_PRINT_SEL(m, "\nMSND RSP Not enabled\n\n"); + } + } else { + RTW_PRINT_SEL(m, "\nOffload Not enabled\n\n"); + } + + return 0; +} + +ssize_t proc_set_war_offload_mdns_domain_name(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + char tmp[MAX_MDNS_DOMAIN_NAME_LEN+1]; + char domain_name[MAX_MDNS_DOMAIN_NAME_LEN+1]; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is large than MAX_MDNS_DOMAIN_NAME_LEN(%d)\n", FUNC_ADPT_ARG(padapter), MAX_MDNS_DOMAIN_NAME_LEN); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%s", domain_name); + if(1 == num) { + pwrpriv->wowlan_war_offload_mdns_domain_name_len = strlen(domain_name); + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_domain_name, 0x00, MAX_MDNS_DOMAIN_NAME_LEN); + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_domain_name, domain_name, strlen(domain_name)); + } + } + + return count; +} + + +int proc_get_war_offload_mdns_machine_name(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + int i=0; + + if (_TRUE == pwrpriv->wowlan_war_offload_mode) { + if ((WAR_MDNS_V4_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V4_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl)) { + for(i=0; iwowlan_war_offload_mdns_mnane_num; i++) + { + RTW_PRINT_SEL(m, "[%d]", i); + rtw_wow_war_mdns_dump_buf(m, "Machine Name", + pwrpriv->wowlan_war_offload_mdns_mnane[i].name, pwrpriv->wowlan_war_offload_mdns_mnane[i].name_len); + } + RTW_PRINT_SEL(m, "\n"); + } else { + RTW_PRINT_SEL(m, "\nMSND RSP Not enabled\n\n"); + } + } else { + RTW_PRINT_SEL(m, "\nOffload Not enabled\n\n"); + } + + return 0; +} + + +ssize_t proc_set_war_offload_mdns_machine_name(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + char tmp[MAX_MDNS_MACHINE_NAME_LEN*3-1+1]; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length, %lu, is large than MAX_MDNS_MACHINE_NAME_LEN(%d)\n", FUNC_ADPT_ARG(padapter), (count+1)/3, MAX_MDNS_MACHINE_NAME_LEN); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + if( strncmp(tmp, "clean", 5) == 0 ) + { + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_mnane, 0, sizeof(pwrpriv->wowlan_war_offload_mdns_mnane)); + pwrpriv->wowlan_war_offload_mdns_mnane_num = 0; + }else{ + int idx = pwrpriv->wowlan_war_offload_mdns_mnane_num; + if(idx == MAX_MDNS_MACHINE_NAME_NUM){ + RTW_INFO(FUNC_ADPT_FMT ": the num of machine name is already %d(MAX_MDNS_MACHINE_NAME_NUM)!\n", FUNC_ADPT_ARG(padapter), MAX_MDNS_MACHINE_NAME_NUM); + return -EFAULT; + } + if(rtw_wow_war_mdns_parser_pattern(tmp, pwrpriv->wowlan_war_offload_mdns_mnane[idx].name, + (u32 *) &pwrpriv->wowlan_war_offload_mdns_mnane[idx].name_len, MAX_MDNS_MACHINE_NAME_LEN)) + pwrpriv->wowlan_war_offload_mdns_mnane_num++; + } + } + + return count; +} + + +int proc_get_war_offload_mdns_service_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + struct war_mdns_service_info *psinfo = pwrpriv->wowlan_war_offload_mdns_service; + int i=0, j=0; + + if (_TRUE == pwrpriv->wowlan_war_offload_mode) { + if ((WAR_MDNS_V4_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V4_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_WAKEUP_EN & pwrpriv->wowlan_war_offload_ctrl)) { + for(i=0; iwowlan_war_offload_mdns_service_info_num; i++) + { + RTW_PRINT_SEL(m, "[%d] service info ===> \n", i+1); + RTW_PRINT_SEL(m, "\tservice-transport-domain : %s(%d)- %s(%d)- %s(%d)\n", + psinfo[i].service, psinfo[i].service_len, + psinfo[i].transport, psinfo[i].transport_len, + psinfo[i].domain, psinfo[i].domain_len); + RTW_PRINT_SEL(m, "\ttarget for srv rsp : %s(%d)\n", psinfo[i].target, psinfo[i].target_len); + RTW_PRINT_SEL(m, "\tport : %x-%x, ttl : %d \n", psinfo[i].port[0], psinfo[i].port[1], psinfo[i].ttl); + j = psinfo[i].txt_rsp_idx; + RTW_PRINT_SEL(m, "\ttype txt rsp. [%d] \n", j); + rtw_wow_war_mdns_dump_txt(m, "type txt rsp. (Str)", + pwrpriv->wowlan_war_offload_mdns_txt_rsp[j].txt, pwrpriv->wowlan_war_offload_mdns_txt_rsp[j].txt_len); + + } + RTW_PRINT_SEL(m, "\n"); + } else { + RTW_PRINT_SEL(m, "\nMSND RSP Not enabled\n\n"); + } + } else { + RTW_PRINT_SEL(m, "\nOffload Not enabled\n\n"); + } + + return 0; +} + +ssize_t proc_set_war_offload_mdns_service_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + struct war_mdns_service_info *psinfo = pwrpriv->wowlan_war_offload_mdns_service; + u8 idx = 0, port[2], i=0; + char *tmp=NULL; + char srv[MAX_MDNS_SERVICE_NAME_LEN+1], trans[MAX_MDNS_TRANS_LEN+1], domain[MAX_MDNS_DOMAIN_LEN+1]; + char target[MAX_MDNS_TARGET_LEN+1]; + u32 ttl, tmp_txt_len=0, port0 =0, port1 =0; + u16 max_input_size = (MAX_MDNS_SERVICE_NAME_LEN+MAX_MDNS_TRANS_LEN+MAX_MDNS_DOMAIN_LEN+MAX_MDNS_TARGET_LEN+2); + int txt_idx; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > (sizeof(char)*(max_input_size)) ) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + tmp = rtw_zvmalloc(sizeof(char)*(max_input_size)); + if (NULL == tmp) { + RTW_INFO(FUNC_ADPT_FMT ": tmp buffer allocate fail!!\n", FUNC_ADPT_ARG(padapter)); + count = -EFAULT; + goto exit; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%15s %4s %5s %63s %x %x %u %d", srv, trans, domain, target, &port0, &port1, &ttl, &txt_idx); + /* MAX_MDNS_SERVICE_NAME_LEN(15), MAX_MDNS_TRANS_LEN(4), MAX_MDNS_DOMAIN_LEN(5), MAX_MDNS_TARGET_LEN(63) */ + int idx = pwrpriv->wowlan_war_offload_mdns_service_info_num; + u16 curent_txt_total_size = 0; + //u16 sscanf_parameter_length = strlen(srv)+strlen(trans)+strlen(domain)+strlen(target)+2+2+4+1+num; + + if( strncmp(srv, "clean", 5) == 0 ) { + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_service, 0, sizeof(pwrpriv->wowlan_war_offload_mdns_service)); + pwrpriv->wowlan_war_offload_mdns_service_info_num = 0; + } + /*else if(count != sscanf_parameter_length) + { + RTW_INFO(FUNC_ADPT_FMT ": Length of total parameters does not match the input buffer. (%d != %lu)\n", + FUNC_ADPT_ARG(padapter), sscanf_parameter_length, count); + RTW_INFO(FUNC_ADPT_FMT ": Please check the content and length of each parameter.\n", FUNC_ADPT_ARG(padapter)); + RTW_INFO(FUNC_ADPT_FMT ": input buffer = (%s)(%lu)!\n\n", FUNC_ADPT_ARG(padapter), tmp, count); + RTW_INFO(FUNC_ADPT_FMT ": srv = %s (%lu)!\n", FUNC_ADPT_ARG(padapter), srv, strlen(srv)); + RTW_INFO(FUNC_ADPT_FMT ": trans = %s (%lu)!\n", FUNC_ADPT_ARG(padapter), trans, strlen(trans)); + RTW_INFO(FUNC_ADPT_FMT ": domain = %s (%lu)!\n", FUNC_ADPT_ARG(padapter), domain, strlen(domain)); + RTW_INFO(FUNC_ADPT_FMT ": target = %s (%lu)!\n", FUNC_ADPT_ARG(padapter), target, strlen(target)); + RTW_INFO(FUNC_ADPT_FMT ": port = %x-%x, ttl = %d!\n", FUNC_ADPT_ARG(padapter), port0, port1, ttl); + RTW_INFO(FUNC_ADPT_FMT ": txt idx = %d!\n", FUNC_ADPT_ARG(padapter), txt_idx); + count = -EFAULT; + goto exit; + }*/else + { + port[0] = (u8)port0; + port[1] = (u8)port1; + + if(txt_idx >= MAX_MDNS_TXT_NUM) { + RTW_INFO(FUNC_ADPT_FMT ": input txt idx, %d, is out of range (0~%d)!\n", FUNC_ADPT_ARG(padapter), txt_idx, MAX_MDNS_TXT_NUM-1); + count = -EFAULT; + goto exit; + } + + if(pwrpriv->wowlan_war_offload_mdns_txt_rsp[txt_idx].txt_len == 0) { + RTW_INFO(FUNC_ADPT_FMT ": wowlan_war_offload_mdns_txt_rsp[%d] is null! Please initiate it first.\n", FUNC_ADPT_ARG(padapter), txt_idx); + count = -EFAULT; + goto exit; + } + + // 1. set the value of members for this new service + psinfo[idx].service_len = strlen(srv); + _rtw_memcpy(psinfo[idx].service, srv, psinfo[idx].service_len ); + psinfo[idx].transport_len = strlen(trans); + _rtw_memcpy(psinfo[idx].transport, trans, psinfo[idx].transport_len ); + psinfo[idx].domain_len = strlen(domain); + _rtw_memcpy(psinfo[idx].domain, domain, psinfo[idx].domain_len ); + psinfo[idx].target_len = strlen(target); + _rtw_memcpy(psinfo[idx].target, target, psinfo[idx].target_len ); + _rtw_memcpy(psinfo[idx].port, port, 2 ); + psinfo[idx].ttl = ttl; + psinfo[idx].txt_rsp_idx = txt_idx; + pwrpriv->wowlan_war_offload_mdns_service_info_num++; + } + } + +exit: + if(tmp) + rtw_vmfree(tmp, sizeof(char)*(max_input_size)); + return count; + +} + +int proc_get_war_offload_mdns_txt_rsp(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + int i=0; + + if (_TRUE == pwrpriv->wowlan_war_offload_mode) { + if ((WAR_MDNS_V4_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_RSP_EN & pwrpriv->wowlan_war_offload_ctrl) ) { + for(i=0; iwowlan_war_offload_mdns_txt_rsp_num; i++) { + RTW_PRINT_SEL(m, "[%d]", i); + if(pwrpriv->wowlan_war_offload_mdns_txt_rsp[i].txt_len==0){ + RTW_PRINT_SEL(m, " (null)\n"); + continue; + } + rtw_wow_war_mdns_dump_txt(m, "type txt rsp. (Str)", + pwrpriv->wowlan_war_offload_mdns_txt_rsp[i].txt, pwrpriv->wowlan_war_offload_mdns_txt_rsp[i].txt_len); + rtw_wow_war_mdns_dump_buf(m, "type txt rsp. (Hex)", + pwrpriv->wowlan_war_offload_mdns_txt_rsp[i].txt, pwrpriv->wowlan_war_offload_mdns_txt_rsp[i].txt_len); + } + RTW_PRINT_SEL(m, "\n"); + } else { + RTW_PRINT_SEL(m, "\nMSND RSP Not enabled\n\n"); + } + } else { + RTW_PRINT_SEL(m, "\nOffload Not enabled\n\n"); + } + + return 0; +} + +ssize_t proc_set_war_offload_mdns_txt_rsp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + u16 max_input_size = (1+6+MAX_MDNS_TXT_SINGLE_LEN+2); + char* tmp=NULL; + char op[7]={0}, txt_str[MAX_MDNS_TXT_SINGLE_LEN+1]={0}; + int idx; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + tmp = rtw_zvmalloc(sizeof(char)*(max_input_size)); + if (NULL == tmp) { + RTW_INFO(FUNC_ADPT_FMT ": tmp buffer allocate fail!!\n", FUNC_ADPT_ARG(padapter)); + count = -EFAULT; + goto exit; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + if( strncmp(tmp, "clean", 5) == 0 ) + { + /* clean ==> */ + if(pwrpriv->wowlan_war_offload_mdns_service_info_num==0){ + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_txt_rsp, 0, sizeof(pwrpriv->wowlan_war_offload_mdns_txt_rsp)); + }else{ + RTW_INFO(FUNC_ADPT_FMT ": Txt rsp are refered! (Current service_info_num = %d)\n", FUNC_ADPT_ARG(padapter), pwrpriv->wowlan_war_offload_mdns_service_info_num); + count = -EFAULT; + goto exit; + } + + }else{ + /* set ==> */ + int num = sscanf(tmp, "%d %6s %256c", &idx, op, txt_str); + u16 sscanf_parameter_length = 0, txt_len = 0; + + txt_len = (strlen(txt_str)>MAX_MDNS_TXT_SINGLE_LEN)?MAX_MDNS_TXT_SINGLE_LEN:(strlen(txt_str)-1); + txt_str[txt_len]='\0'; + sscanf_parameter_length = 1 + strlen(op) + txt_len + num; + + if(count != sscanf_parameter_length) { + RTW_INFO(FUNC_ADPT_FMT ": Length of total parameters does not match the input buffer. (%d != %lu)(num=%d)\n", + FUNC_ADPT_ARG(padapter), sscanf_parameter_length, count, num); + RTW_INFO(FUNC_ADPT_FMT ": Please check the content and length of each parameter.\n", FUNC_ADPT_ARG(padapter)); + RTW_INFO(FUNC_ADPT_FMT ": input buffer = (%s)(%lu)!\n\n", FUNC_ADPT_ARG(padapter), tmp, count); + RTW_INFO(FUNC_ADPT_FMT ": op. = %s (%lu)!\n", FUNC_ADPT_ARG(padapter), op, strlen(op)); + RTW_INFO(FUNC_ADPT_FMT ": txt = %s (%lu)!\n", FUNC_ADPT_ARG(padapter), txt_str, strlen(txt_str)); + count = -EFAULT; + goto exit; + } else { + + u16 offset; + + if(idx >= MAX_MDNS_TXT_NUM) { + RTW_INFO(FUNC_ADPT_FMT ": the index, %d, is over the range of txt rsp(0~%d)!\n", FUNC_ADPT_ARG(padapter), idx, MAX_MDNS_TXT_NUM-1); + count = -EFAULT; + goto exit; + } + + if( strncmp(op, "new", 3) == 0 ) { + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt, 0, pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt_len); + pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt_len = 0; + }else if(strncmp(op, "append", 6) == 0 ){ + if((pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt_len+strlen(txt_str)+1) > MAX_MDNS_TXT_LEN) { + RTW_INFO(FUNC_ADPT_FMT ": the txt rsp(%d) will be over the limitation(%d) if append input string(%lu)!\n", FUNC_ADPT_ARG(padapter), + pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt_len, + MAX_MDNS_TXT_LEN, strlen(txt_str)+1); + count = -EFAULT; + goto exit; + } + }else{ + RTW_INFO(FUNC_ADPT_FMT ": Invaild op str %s (new/append only)!\n", FUNC_ADPT_ARG(padapter), op); + count = -EFAULT; + goto exit; + } + + offset = pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt_len; + pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt[offset++] = strlen(txt_str); + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt + offset, txt_str, strlen(txt_str)); + pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt_len += (strlen(txt_str) + 1); /* actul len with length field */ + + /* Dump ==> */ + //RTW_PRINT_SEL(RTW_DBGDUMP, "[%d]", idx); + //rtw_wow_war_mdns_dump_txt(RTW_DBGDUMP, "type txt rsp. (Str)", + // pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt, pwrpriv->wowlan_war_offload_mdns_txt_rsp[idx].txt_len); + } + } + } + +exit: + if(tmp) + rtw_vmfree(tmp, sizeof(char)*(max_input_size)); + return count; + +} + +#endif /* CONFIG_OFFLOAD_MDNS_V4 || CONFIG_OFFLOAD_MDNS_V6 */ +#endif /* CONFIG_WAR_OFFLOAD */ + + + +int proc_get_qos_option(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + RTW_PRINT_SEL(m, "qos_option=%d\n", pmlmepriv->qospriv.qos_option); + + return 0; +} + +int proc_get_ht_option(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + +#ifdef CONFIG_80211N_HT + RTW_PRINT_SEL(m, "ht_option=%d\n", pmlmepriv->htpriv.ht_option); +#endif /* CONFIG_80211N_HT */ + + return 0; +} + +int proc_get_rf_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + RTW_PRINT_SEL(m, "cur_ch=%d, cur_bw=%d, cur_ch_offet=%d\n", + pmlmeext->cur_channel, pmlmeext->cur_bwmode, pmlmeext->cur_ch_offset); + + RTW_PRINT_SEL(m, "oper_ch=%d, oper_bw=%d, oper_ch_offet=%d\n", + rtw_get_oper_ch(padapter), rtw_get_oper_bw(padapter), rtw_get_oper_choffset(padapter)); + + return 0; +} + +int proc_get_scan_param(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + struct ss_res *ss = &mlmeext->sitesurvey_res; + +#define SCAN_PARAM_TITLE_FMT "%10s" +#define SCAN_PARAM_VALUE_FMT "%-10u" +#define SCAN_PARAM_TITLE_ARG , "scan_ch_ms" +#define SCAN_PARAM_VALUE_ARG , ss->scan_ch_ms +#ifdef CONFIG_80211N_HT +#define SCAN_PARAM_TITLE_FMT_HT " %15s %13s" +#define SCAN_PARAM_VALUE_FMT_HT " %-15u %-13u" +#define SCAN_PARAM_TITLE_ARG_HT , "rx_ampdu_accept", "rx_ampdu_size" +#define SCAN_PARAM_VALUE_ARG_HT , ss->rx_ampdu_accept, ss->rx_ampdu_size +#else +#define SCAN_PARAM_TITLE_FMT_HT "" +#define SCAN_PARAM_VALUE_FMT_HT "" +#define SCAN_PARAM_TITLE_ARG_HT +#define SCAN_PARAM_VALUE_ARG_HT +#endif +#ifdef CONFIG_SCAN_BACKOP +#define SCAN_PARAM_TITLE_FMT_BACKOP " %9s %12s" +#define SCAN_PARAM_VALUE_FMT_BACKOP " %-9u %-12u" +#define SCAN_PARAM_TITLE_ARG_BACKOP , "backop_ms", "scan_cnt_max" +#define SCAN_PARAM_VALUE_ARG_BACKOP , ss->backop_ms, ss->scan_cnt_max +#else +#define SCAN_PARAM_TITLE_FMT_BACKOP "" +#define SCAN_PARAM_VALUE_FMT_BACKOP "" +#define SCAN_PARAM_TITLE_ARG_BACKOP +#define SCAN_PARAM_VALUE_ARG_BACKOP +#endif + + RTW_PRINT_SEL(m, + SCAN_PARAM_TITLE_FMT + SCAN_PARAM_TITLE_FMT_HT + SCAN_PARAM_TITLE_FMT_BACKOP + "\n" + SCAN_PARAM_TITLE_ARG + SCAN_PARAM_TITLE_ARG_HT + SCAN_PARAM_TITLE_ARG_BACKOP + ); + + RTW_PRINT_SEL(m, + SCAN_PARAM_VALUE_FMT + SCAN_PARAM_VALUE_FMT_HT + SCAN_PARAM_VALUE_FMT_BACKOP + "\n" + SCAN_PARAM_VALUE_ARG + SCAN_PARAM_VALUE_ARG_HT + SCAN_PARAM_VALUE_ARG_BACKOP + ); + + return 0; +} + +ssize_t proc_set_scan_param(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + struct ss_res *ss = &mlmeext->sitesurvey_res; + + char tmp[32] = {0}; + + u16 scan_ch_ms; +#define SCAN_PARAM_INPUT_FMT "%hu" +#define SCAN_PARAM_INPUT_ARG , &scan_ch_ms +#ifdef CONFIG_80211N_HT + u8 rx_ampdu_accept; + u8 rx_ampdu_size; +#define SCAN_PARAM_INPUT_FMT_HT " %hhu %hhu" +#define SCAN_PARAM_INPUT_ARG_HT , &rx_ampdu_accept, &rx_ampdu_size +#else +#define SCAN_PARAM_INPUT_FMT_HT "" +#define SCAN_PARAM_INPUT_ARG_HT +#endif +#ifdef CONFIG_SCAN_BACKOP + u16 backop_ms; + u8 scan_cnt_max; +#define SCAN_PARAM_INPUT_FMT_BACKOP " %hu %hhu" +#define SCAN_PARAM_INPUT_ARG_BACKOP , &backop_ms, &scan_cnt_max +#else +#define SCAN_PARAM_INPUT_FMT_BACKOP "" +#define SCAN_PARAM_INPUT_ARG_BACKOP +#endif + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, + SCAN_PARAM_INPUT_FMT + SCAN_PARAM_INPUT_FMT_HT + SCAN_PARAM_INPUT_FMT_BACKOP + SCAN_PARAM_INPUT_ARG + SCAN_PARAM_INPUT_ARG_HT + SCAN_PARAM_INPUT_ARG_BACKOP + ); + + if (num-- > 0) + ss->scan_ch_ms = scan_ch_ms; +#ifdef CONFIG_80211N_HT + if (num-- > 0) + ss->rx_ampdu_accept = rx_ampdu_accept; + if (num-- > 0) + ss->rx_ampdu_size = rx_ampdu_size; +#endif +#ifdef CONFIG_SCAN_BACKOP + if (num-- > 0) + ss->backop_ms = backop_ms; + if (num-- > 0) + ss->scan_cnt_max = scan_cnt_max; +#endif + } + + return count; +} + +int proc_get_scan_abort(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + u32 pass_ms; + + pass_ms = rtw_scan_abort_timeout(adapter, 10000); + + RTW_PRINT_SEL(m, "%u\n", pass_ms); + + return 0; +} + +#ifdef CONFIG_RTW_REPEATER_SON +int proc_get_rson_data(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char rson_data_str[256]; + + rtw_rson_get_property_str(padapter, rson_data_str); + RTW_PRINT_SEL(m, "%s\n", rson_data_str); + return 0; +} + +ssize_t proc_set_rson_data(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + char tmp[64] = {0}; + int num; + u8 field[10], value[64]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + num = sscanf(tmp, "%s %s", field, value); + if (num != 2) { + RTW_INFO("Invalid format : echo > son_data\n"); + return count; + } + RTW_INFO("field=%s value=%s\n", field, value); + num = rtw_rson_set_property(padapter, field, value); + if (num != 1) { + RTW_INFO("Invalid field(%s) or value(%s)\n", field, value); + return count; + } + } + return count; +} +#endif /*CONFIG_RTW_REPEATER_SON*/ + +int proc_get_survey_info(struct seq_file *m, void *v) +{ + _irqL irqL; + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + _list *plist, *phead; + s32 notify_signal; + s16 notify_noise = 0; + u16 index = 0, ie_cap = 0; + unsigned char *ie_wpa = NULL, *ie_wpa2 = NULL, *ie_wps = NULL; + unsigned char *ie_p2p = NULL, *ssid = NULL; + char flag_str[64]; + int ielen = 0; + u32 wpsielen = 0; +#ifdef CONFIG_RTW_MESH + const char *ssid_title_str = "ssid/mesh_id"; +#else + const char *ssid_title_str = "ssid"; +#endif + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + phead = get_list_head(queue); + if (!phead) + goto _exit; + plist = get_next(phead); + if (!plist) + goto _exit; + +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_show_survey_info(m, plist, phead); +#else + + RTW_PRINT_SEL(m, "%5s %-17s %3s %-3s %-4s %-4s %5s %32s %32s\n", "index", "bssid", "ch", "RSSI", "SdBm", "Noise", "age", "flag", ssid_title_str); + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (!pnetwork) + break; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE && + is_same_network(&pmlmepriv->cur_network.network, &pnetwork->network, 0)) { + notify_signal = translate_percentage_to_dbm(padapter->recvpriv.signal_strength);/* dbm */ + } else { + notify_signal = translate_percentage_to_dbm(pnetwork->network.PhyInfo.SignalStrength);/* dbm */ + } + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + if (IS_NM_ENABLE(padapter)) + notify_noise = rtw_noise_query_by_chan_num(padapter, pnetwork->network.Configuration.DSConfig); +#endif + + ie_wpa = rtw_get_wpa_ie(&pnetwork->network.IEs[12], &ielen, pnetwork->network.IELength - 12); + ie_wpa2 = rtw_get_wpa2_ie(&pnetwork->network.IEs[12], &ielen, pnetwork->network.IELength - 12); + ie_cap = rtw_get_capability(&pnetwork->network); + ie_wps = rtw_get_wps_ie(&pnetwork->network.IEs[12], pnetwork->network.IELength - 12, NULL, &wpsielen); +#ifdef CONFIG_P2P + ie_p2p = rtw_get_p2p_ie(&pnetwork->network.IEs[12], pnetwork->network.IELength - 12, NULL, &ielen); +#endif + ssid = pnetwork->network.Ssid.Ssid; + sprintf(flag_str, "%s%s%s%s%s%s%s", + (ie_wpa) ? "[WPA]" : "", + (ie_wpa2) ? "[WPA2]" : "", + (!ie_wpa && !ie_wpa && ie_cap & BIT(4)) ? "[WEP]" : "", + (ie_wps) ? "[WPS]" : "", + (pnetwork->network.InfrastructureMode == Ndis802_11IBSS) ? "[IBSS]" : + (pnetwork->network.InfrastructureMode == Ndis802_11_mesh) ? "[MESH]" : "", + (ie_cap & BIT(0)) ? "[ESS]" : "", + (ie_p2p) ? "[P2P]" : ""); + RTW_PRINT_SEL(m, "%5d "MAC_FMT" %3d %3d %4d %4d %5d %32s %32s\n", + ++index, + MAC_ARG(pnetwork->network.MacAddress), + pnetwork->network.Configuration.DSConfig, + (int)pnetwork->network.Rssi, + notify_signal, + notify_noise, + rtw_get_passing_time_ms(pnetwork->last_scanned), + flag_str, + pnetwork->network.InfrastructureMode == Ndis802_11_mesh ? pnetwork->network.mesh_id.Ssid : pnetwork->network.Ssid.Ssid + ); + plist = get_next(plist); + } +#endif +_exit: + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + return 0; +} + +ssize_t proc_set_survey_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 _status = _FALSE; + u8 ssc_chk; + char tmp[32] = {0}; + char cmd[8] = {0}; + bool acs = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%s", cmd); + + if (num < 1) + return count; + + if (strcmp("acs", cmd) == 0) + acs = 1; + } + +#if 1 + ssc_chk = rtw_sitesurvey_condition_check(padapter, _FALSE); + if (ssc_chk != SS_ALLOW) + goto exit; + + rtw_ps_deny(padapter, PS_DENY_SCAN); + if (_FAIL == rtw_pwr_wakeup(padapter)) + goto cancel_ps_deny; + if (!rtw_is_adapter_up(padapter)) { + RTW_INFO("scan abort!! adapter cannot use\n"); + goto cancel_ps_deny; + } +#else +#ifdef CONFIG_MP_INCLUDED + if (rtw_mp_mode_check(padapter)) { + RTW_INFO("MP mode block Scan request\n"); + goto exit; + } +#endif + if (rtw_is_scan_deny(padapter)) { + RTW_INFO(FUNC_ADPT_FMT ": scan deny\n", FUNC_ADPT_ARG(padapter)); + goto exit; + } + + rtw_ps_deny(padapter, PS_DENY_SCAN); + if (_FAIL == rtw_pwr_wakeup(padapter)) + goto cancel_ps_deny; + + if (!rtw_is_adapter_up(padapter)) { + RTW_INFO("scan abort!! adapter cannot use\n"); + goto cancel_ps_deny; + } + + if (rtw_mi_busy_traffic_check(padapter)) { + RTW_INFO("scan abort!! BusyTraffic == _TRUE\n"); + goto cancel_ps_deny; + } + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) && check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) { + RTW_INFO("scan abort!! AP mode process WPS\n"); + goto cancel_ps_deny; + } + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING) == _TRUE) { + RTW_INFO("scan abort!! fwstate=0x%x\n", pmlmepriv->fw_state); + goto cancel_ps_deny; + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, + WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING | WIFI_UNDER_WPS)) { + RTW_INFO("scan abort!! buddy_fwstate check failed\n"); + goto cancel_ps_deny; + } +#endif +#endif + + if (acs) { + #ifdef CONFIG_RTW_ACS + _status = rtw_set_acs_sitesurvey(padapter); + #endif + } else + _status = rtw_set_802_11_bssid_list_scan(padapter, NULL); + +cancel_ps_deny: + rtw_ps_deny_cancel(padapter, PS_DENY_SCAN); +exit: + return count; +} +#ifdef ROKU_PRIVATE +int proc_get_infra_ap(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + struct sta_info *psta; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct ht_priv_infra_ap *phtpriv = &pmlmepriv->htpriv_infra_ap; +#ifdef CONFIG_80211AC_VHT + struct vht_priv_infra_ap *pvhtpriv = &pmlmepriv->vhtpriv_infra_ap; +#endif + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct sta_priv *pstapriv = &padapter->stapriv; + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + psta = rtw_get_stainfo(pstapriv, cur_network->network.MacAddress); + if (psta) { + unsigned int i, j; + unsigned int Rx_ss = 0, Tx_ss = 0; + struct recv_reorder_ctrl *preorder_ctrl; + + RTW_PRINT_SEL(m, "SSID=%s\n", pmlmeinfo->network.Ssid.Ssid); + RTW_PRINT_SEL(m, "sta's macaddr:" MAC_FMT "\n", MAC_ARG(psta->cmn.mac_addr)); + RTW_PRINT_SEL(m, "Supported rate="); + for (i = 0; i < NDIS_802_11_LENGTH_RATES_EX; i++) { + if (pmlmeinfo->SupportedRates_infra_ap[i] == 0) + break; + RTW_PRINT_SEL(m, " 0x%x", pmlmeinfo->SupportedRates_infra_ap[i]); + } + RTW_PRINT_SEL(m, "\n"); +#ifdef CONFIG_80211N_HT + if (pmlmeinfo->ht_vht_received & BIT(0)) { + RTW_PRINT_SEL(m, "Supported MCS set="); + for (i = 0; i < 16 ; i++) + RTW_PRINT_SEL(m, " 0x%02x", phtpriv->MCS_set_infra_ap[i]); + RTW_PRINT_SEL(m, "\n"); + RTW_PRINT_SEL(m, "highest supported data rate=0x%x\n", phtpriv->rx_highest_data_rate_infra_ap); + RTW_PRINT_SEL(m, "HT_supported_channel_width_set=0x%x\n", phtpriv->channel_width_infra_ap); + RTW_PRINT_SEL(m, "sgi_20m=%d, sgi_40m=%d\n", phtpriv->sgi_20m_infra_ap, phtpriv->sgi_40m_infra_ap); + RTW_PRINT_SEL(m, "ldpc_cap=0x%x, stbc_cap=0x%x\n", phtpriv->ldpc_cap_infra_ap, phtpriv->stbc_cap_infra_ap); + RTW_PRINT_SEL(m, "HT_number_of_stream=%d\n", phtpriv->Rx_ss_infra_ap); + } +#endif + +#ifdef CONFIG_80211AC_VHT + if (pmlmeinfo->ht_vht_received & BIT(1)) { + RTW_PRINT_SEL(m, "VHT_supported_channel_width_set=0x%x\n", pvhtpriv->channel_width_infra_ap); + RTW_PRINT_SEL(m, "vht_ldpc_cap=0x%x, vht_stbc_cap=0x%x, vht_beamform_cap=0x%x\n", pvhtpriv->ldpc_cap_infra_ap, pvhtpriv->stbc_cap_infra_ap, pvhtpriv->beamform_cap_infra_ap); + RTW_PRINT_SEL(m, "Rx_vht_mcs_map=0x%x, Tx_vht_mcs_map=0x%x\n", *(u16 *)pvhtpriv->vht_mcs_map_infra_ap, *(u16 *)pvhtpriv->vht_mcs_map_tx_infra_ap); + RTW_PRINT_SEL(m, "VHT_number_of_stream=%d\n", pvhtpriv->number_of_streams_infra_ap); + } +#endif + } else + RTW_PRINT_SEL(m, "can't get sta's macaddr, cur_network's macaddr:" MAC_FMT "\n", MAC_ARG(cur_network->network.MacAddress)); + } else + RTW_PRINT_SEL(m, "this only applies to STA mode\n"); + return 0; +} + +#endif /* ROKU_PRIVATE */ + +static int wireless_mode_to_str(u32 mode, char *str) +{ + str[0]='\0'; + if (mode&WIRELESS_11A) + sprintf(str+strlen(str),"%s","A/"); + if (mode&WIRELESS_11B) + sprintf(str+strlen(str),"%s","B/"); + if (mode&WIRELESS_11G) + sprintf(str+strlen(str),"%s","G/"); + if (mode&(WIRELESS_11_24N|WIRELESS_11_5N)) + sprintf(str+strlen(str),"%s","N/"); + if (mode&WIRELESS_11AC) + sprintf(str+strlen(str),"%s","AC/"); + + if (strlen(str)>1) + str[strlen(str)-1]='\0'; + + return strlen(str); +} + +int proc_get_ap_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + struct sta_info *psta; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct sta_priv *pstapriv = &padapter->stapriv; + char wl_mode[16]; + + /* ap vendor */ + char vendor[VENDOR_NAME_LEN] = {0}; + get_assoc_AP_Vendor(vendor,pmlmeinfo->assoc_AP_vendor); + RTW_PRINT_SEL(m,"AP Vendor %s\n", vendor); + + psta = rtw_get_stainfo(pstapriv, cur_network->network.MacAddress); + if (psta) { + wireless_mode_to_str(psta->wireless_mode, wl_mode); + RTW_PRINT_SEL(m, "SSID=%s\n", cur_network->network.Ssid.Ssid); + RTW_PRINT_SEL(m, "sta's macaddr:" MAC_FMT "\n", MAC_ARG(psta->cmn.mac_addr)); + RTW_PRINT_SEL(m, "cur_channel=%d, cur_bwmode=%d(%s), cur_ch_offset=%d\n", pmlmeext->cur_channel, pmlmeext->cur_bwmode, ch_width_str(pmlmeext->cur_bwmode), pmlmeext->cur_ch_offset); + RTW_PRINT_SEL(m, "wireless_mode=0x%x(%s), rtsen=%d, cts2slef=%d\n", psta->wireless_mode, wl_mode, psta->rtsen, psta->cts2self); + RTW_PRINT_SEL(m, "state=0x%x, aid=%d, macid=%d, raid=%d\n", + psta->state, psta->cmn.aid, psta->cmn.mac_id, psta->cmn.ra_info.rate_id); +#ifdef CONFIG_80211N_HT + RTW_PRINT_SEL(m, "qos_en=%d, ht_en=%d, init_rate=%d\n", psta->qos_option, psta->htpriv.ht_option, psta->init_rate); + RTW_PRINT_SEL(m, "bwmode=%d, ch_offset=%d, sgi_20m=%d,sgi_40m=%d\n" + , psta->cmn.bw_mode, psta->htpriv.ch_offset, psta->htpriv.sgi_20m, psta->htpriv.sgi_40m); + RTW_PRINT_SEL(m, "ampdu_enable = %d\n", psta->htpriv.ampdu_enable); + RTW_PRINT_SEL(m, "agg_enable_bitmap=%x, candidate_tid_bitmap=%x\n", psta->htpriv.agg_enable_bitmap, psta->htpriv.candidate_tid_bitmap); + RTW_PRINT_SEL(m, "ldpc_cap=0x%x, stbc_cap=0x%x, beamform_cap=0x%x\n", psta->htpriv.ldpc_cap, psta->htpriv.stbc_cap, psta->htpriv.beamform_cap); +#endif /* CONFIG_80211N_HT */ +#ifdef CONFIG_80211AC_VHT + RTW_PRINT_SEL(m, "vht_en=%d, vht_sgi_80m=%d\n", psta->vhtpriv.vht_option, psta->vhtpriv.sgi_80m); + RTW_PRINT_SEL(m, "vht_ldpc_cap=0x%x, vht_stbc_cap=0x%x, vht_beamform_cap=0x%x\n", psta->vhtpriv.ldpc_cap, psta->vhtpriv.stbc_cap, psta->vhtpriv.beamform_cap); + RTW_PRINT_SEL(m, "vht_mcs_map=0x%x, vht_highest_rate=0x%x, vht_ampdu_len=%d\n", *(u16 *)psta->vhtpriv.vht_mcs_map, psta->vhtpriv.vht_highest_rate, psta->vhtpriv.ampdu_len); +#endif + sta_rx_reorder_ctl_dump(m, psta); + } else + RTW_PRINT_SEL(m, "can't get sta's macaddr, cur_network's macaddr:" MAC_FMT "\n", MAC_ARG(cur_network->network.MacAddress)); + + return 0; +} + +ssize_t proc_reset_trx_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct recv_priv *precvpriv = &padapter->recvpriv; + char cmd[32] = {0}; + u8 cnt = 0; + + if (count > sizeof(cmd)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(cmd, buffer, count)) { + int num = sscanf(cmd, "%hhx", &cnt); + + if (num == 1 && cnt == 0) { + precvpriv->dbg_rx_ampdu_drop_count = 0; + precvpriv->dbg_rx_ampdu_forced_indicate_count = 0; + precvpriv->dbg_rx_ampdu_loss_count = 0; + precvpriv->dbg_rx_dup_mgt_frame_drop_count = 0; + precvpriv->dbg_rx_ampdu_window_shift_cnt = 0; + precvpriv->dbg_rx_conflic_mac_addr_cnt = 0; + precvpriv->dbg_rx_drop_count = 0; + } + } + + return count; +} + +int proc_get_trx_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + int i; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct recv_priv *precvpriv = &padapter->recvpriv; + struct hw_xmit *phwxmit; + u16 vo_params[4], vi_params[4], be_params[4], bk_params[4]; + + padapter->hal_func.read_wmmedca_reg(padapter, vo_params, vi_params, be_params, bk_params); + + RTW_PRINT_SEL(m, "wmm_edca_vo, aifs = %u us, cw_min = %u, cw_max = %u, txop_limit = %u us\n", vo_params[0], vo_params[1], vo_params[2], vo_params[3]); + RTW_PRINT_SEL(m, "wmm_edca_vi, aifs = %u us, cw_min = %u, cw_max = %u, txop_limit = %u us\n", vi_params[0], vi_params[1], vi_params[2], vi_params[3]); + RTW_PRINT_SEL(m, "wmm_edca_be, aifs = %u us, cw_min = %u, cw_max = %u, txop_limit = %u us\n", be_params[0], be_params[1], be_params[2], be_params[3]); + RTW_PRINT_SEL(m, "wmm_edca_bk, aifs = %u us, cw_min = %u, cw_max = %u, txop_limit = %u us\n", bk_params[0], bk_params[1], bk_params[2], bk_params[3]); + + dump_os_queue(m, padapter); + + RTW_PRINT_SEL(m, "free_xmitbuf_cnt=%d, free_xmitframe_cnt=%d\n" + , pxmitpriv->free_xmitbuf_cnt, pxmitpriv->free_xmitframe_cnt); + RTW_PRINT_SEL(m, "free_ext_xmitbuf_cnt=%d, free_xframe_ext_cnt=%d\n" + , pxmitpriv->free_xmit_extbuf_cnt, pxmitpriv->free_xframe_ext_cnt); + RTW_PRINT_SEL(m, "free_recvframe_cnt=%d\n" + , precvpriv->free_recvframe_cnt); + + for (i = 0; i < pxmitpriv->hwxmit_entry; i++) { + phwxmit = pxmitpriv->hwxmits + i; +#ifdef CONFIG_RTW_MGMT_QUEUE + if (i == pxmitpriv->hwxmit_entry - 1) + RTW_PRINT_SEL(m, "%d, hw_mgmt_q.accnt=%d\n", i, phwxmit->accnt); + else +#endif + RTW_PRINT_SEL(m, "%d, hwq.accnt=%d\n", i, phwxmit->accnt); + } + + rtw_hal_get_hwreg(padapter, HW_VAR_DUMP_MAC_TXFIFO, (u8 *)m); + +#ifdef CONFIG_USB_HCI + RTW_PRINT_SEL(m, "rx_urb_pending_cn=%d\n", ATOMIC_READ(&(precvpriv->rx_pending_cnt))); +#ifdef CONFIG_USB_PROTECT_RX_CLONED_SKB + RTW_PRINT_SEL(m, "rx_cloned_skb_pending_cn=%d\n", skb_queue_len(&precvpriv->rx_cloned_skb_queue)); +#endif +#endif + + dump_rx_bh_tk(m, &GET_PRIMARY_ADAPTER(padapter)->recvpriv); + + /* Folowing are RX info */ + RTW_PRINT_SEL(m, "RX: Count of Packets dropped by Driver: %llu\n", (unsigned long long)precvpriv->dbg_rx_drop_count); + /* Counts of packets whose seq_num is less than preorder_ctrl->indicate_seq, Ex delay, retransmission, redundant packets and so on */ + RTW_PRINT_SEL(m, "Rx: Counts of Packets Whose Seq_Num Less Than Reorder Control Seq_Num: %llu\n", (unsigned long long)precvpriv->dbg_rx_ampdu_drop_count); + /* How many times the Rx Reorder Timer is triggered. */ + RTW_PRINT_SEL(m, "Rx: Reorder Time-out Trigger Counts: %llu\n", (unsigned long long)precvpriv->dbg_rx_ampdu_forced_indicate_count); + /* Total counts of packets loss */ + RTW_PRINT_SEL(m, "Rx: Packet Loss Counts: %llu\n", (unsigned long long)precvpriv->dbg_rx_ampdu_loss_count); + RTW_PRINT_SEL(m, "Rx: Duplicate Management Frame Drop Count: %llu\n", (unsigned long long)precvpriv->dbg_rx_dup_mgt_frame_drop_count); + RTW_PRINT_SEL(m, "Rx: AMPDU BA window shift Count: %llu\n", (unsigned long long)precvpriv->dbg_rx_ampdu_window_shift_cnt); + /*The same mac addr counts*/ + RTW_PRINT_SEL(m, "Rx: Conflict MAC Address Frames Count: %llu\n", (unsigned long long)precvpriv->dbg_rx_conflic_mac_addr_cnt); + return 0; +} + +int proc_get_rate_ctl(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + u8 data_rate = 0, sgi = 0, data_fb = 0; + + if (adapter->fix_rate != 0xff) { + data_rate = adapter->fix_rate & 0x7F; + sgi = adapter->fix_rate >> 7; + data_fb = adapter->data_fb ? 1 : 0; + RTW_PRINT_SEL(m, "FIXED %s%s%s\n" + , HDATA_RATE(data_rate) + , data_rate > DESC_RATE54M ? (sgi ? " SGI" : " LGI") : "" + , data_fb ? " FB" : "" + ); + RTW_PRINT_SEL(m, "0x%02x %u\n", adapter->fix_rate, adapter->data_fb); + } else + RTW_PRINT_SEL(m, "RA\n"); + + return 0; +} + +#ifdef CONFIG_PHDYM_FW_FIXRATE +void phydm_fw_fix_rate(void *dm_void, u8 en, u8 macid, u8 bw, u8 rate); +#endif +ssize_t proc_set_rate_ctl(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + char tmp[32]; + u8 fix_rate = 0xFF; +#ifdef CONFIG_PHDYM_FW_FIXRATE + u8 bw = 0; +#else + u8 data_fb = 0; +#endif + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { +#ifdef CONFIG_PHDYM_FW_FIXRATE + struct dm_struct *dm = adapter_to_phydm(adapter); + u8 en = 1, macid = 255; + _irqL irqL; + _list *plist, *phead; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &(adapter->stapriv); + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 null_addr[ETH_ALEN] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; + uint mac_id[NUM_STA]; + int i, macid_rec_idx = 0; + int num = sscanf(tmp, "%hhx %hhu %hhu", &fix_rate, &bw, &macid); + + if (num < 1) { + RTW_INFO("Invalid input!! \"ex: echo > /proc/.../rate_ctl\"\n"); + return count; + } + + if ((fix_rate == 0) || (fix_rate == 0xFF)) + en = 0; + + if (macid != 255) { + RTW_INFO("Call phydm_fw_fix_rate()--en[%d] mac_id[%d] bw[%d] fix_rate[%d]\n", en, macid, bw, fix_rate); + phydm_fw_fix_rate(dm, en, macid, bw, fix_rate); + return count; + } + + /* no specific macid, apply to all macids except bc/mc macid */ + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + if ((_rtw_memcmp(psta->cmn.mac_addr, bc_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, null_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, adapter_mac_addr(adapter), ETH_ALEN) != _TRUE)) { + mac_id[macid_rec_idx] = psta->cmn.mac_id; + macid_rec_idx++; + } + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (i = 0; i < macid_rec_idx; i++) { + RTW_INFO("Call phydm_fw_fix_rate()--en[%d] mac_id[%d] bw[%d] fix_rate[%d]\n", en, mac_id[i], bw, fix_rate); + phydm_fw_fix_rate(dm, en, mac_id[i], bw, fix_rate); + } +#else + int num = sscanf(tmp, "%hhx %hhu", &fix_rate, &data_fb); + + if (num >= 1) { + u8 fix_rate_ori = adapter->fix_rate; + + adapter->fix_rate = fix_rate; + if (fix_rate == 0xFF) + hal_data->ForcedDataRate = 0; + else + hal_data->ForcedDataRate = hw_rate_to_m_rate(fix_rate & 0x7F); + + if (adapter->fix_bw != 0xFF && fix_rate_ori != fix_rate) + rtw_run_in_thread_cmd(adapter, ((void *)(rtw_update_tx_rate_bmp)), adapter_to_dvobj(adapter)); + } + if (num >= 2) + adapter->data_fb = data_fb ? 1 : 0; +#endif + } + + return count; +} + +#ifdef CONFIG_AP_MODE +int proc_get_bmc_tx_rate(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (!MLME_IS_AP(adapter) && !MLME_IS_MESH(adapter)) { + RTW_PRINT_SEL(m, "[ERROR] Not in SoftAP/Mesh mode !!\n"); + return 0; + } + + RTW_PRINT_SEL(m, " BMC Tx rate - %s\n", MGN_RATE_STR(adapter->bmc_tx_rate)); + return 0; +} + +ssize_t proc_set_bmc_tx_rate(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 bmc_tx_rate; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &bmc_tx_rate); + + if (num >= 1) + /*adapter->bmc_tx_rate = hw_rate_to_m_rate(bmc_tx_rate);*/ + adapter->bmc_tx_rate = bmc_tx_rate; + } + + return count; +} +#endif /*CONFIG_AP_MODE*/ + + +int proc_get_tx_power_offset(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "Tx power offset - %u\n", adapter->power_offset); + return 0; +} + +ssize_t proc_set_tx_power_offset(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 power_offset = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu", &power_offset); + + if (num >= 1) { + if (power_offset > 5) + power_offset = 0; + + adapter->power_offset = power_offset; + } + } + + return count; +} + +int proc_get_bw_ctl(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + u8 data_bw = 0; + + if (adapter->fix_bw != 0xff) { + data_bw = adapter->fix_bw; + RTW_PRINT_SEL(m, "FIXED %s\n", ch_width_str(data_bw)); + } else + RTW_PRINT_SEL(m, "Auto\n"); + + return 0; +} + +ssize_t proc_set_bw_ctl(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 fix_bw; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%hhu", &fix_bw); + + if (num >= 1) { + u8 fix_bw_ori = adapter->fix_bw; + + adapter->fix_bw = fix_bw; + + if (adapter->fix_rate != 0xFF && fix_bw_ori != fix_bw) + rtw_run_in_thread_cmd(adapter, ((void *)(rtw_update_tx_rate_bmp)), adapter_to_dvobj(adapter)); + } + } + + return count; +} + +#ifdef DBG_RX_COUNTER_DUMP +int proc_get_rx_cnt_dump(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + int i; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "BIT0- Dump RX counters of DRV\n"); + RTW_PRINT_SEL(m, "BIT1- Dump RX counters of MAC\n"); + RTW_PRINT_SEL(m, "BIT2- Dump RX counters of PHY\n"); + RTW_PRINT_SEL(m, "BIT3- Dump TRX data frame of DRV\n"); + RTW_PRINT_SEL(m, "dump_rx_cnt_mode = 0x%02x\n", adapter->dump_rx_cnt_mode); + + return 0; +} +ssize_t proc_set_rx_cnt_dump(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 dump_rx_cnt_mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &dump_rx_cnt_mode); + + if (num == 1) { + rtw_dump_phy_rxcnts_preprocess(adapter, dump_rx_cnt_mode); + adapter->dump_rx_cnt_mode = dump_rx_cnt_mode; + } + } + + return count; +} +#endif + +ssize_t proc_set_fwdl_test_case(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) + sscanf(tmp, "%hhu %hhu", &fwdl_test_chksum_fail, &fwdl_test_wintint_rdy_fail); + + return count; +} + +ssize_t proc_set_del_rx_ampdu_test_case(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) + sscanf(tmp, "%hhu", &del_rx_ampdu_test_no_tx_fail); + + return count; +} + +ssize_t proc_set_wait_hiq_empty(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) + sscanf(tmp, "%u", &g_wait_hiq_empty_ms); + + return count; +} + +ssize_t proc_set_sta_linking_test(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u32 wait_ms = 0; + u8 force_fail = 0; + int num = sscanf(tmp, "%u %hhu", &wait_ms, &force_fail); + + if (num >= 1) + sta_linking_test_wait_ms = wait_ms; + if (num >= 2) + sta_linking_test_force_fail = force_fail; + } + + return count; +} + +#ifdef CONFIG_AP_MODE +ssize_t proc_set_ap_linking_test(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u16 force_auth_fail = 0; + u16 force_asoc_fail = 0; + int num = sscanf(tmp, "%hu %hu", &force_auth_fail, &force_asoc_fail); + + if (num >= 1) + ap_linking_test_force_auth_fail = force_auth_fail; + if (num >= 2) + ap_linking_test_force_asoc_fail = force_asoc_fail; + } + + return count; +} +#endif /* CONFIG_AP_MODE */ + +int proc_get_ps_dbg_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = padapter->dvobj; + struct debug_priv *pdbgpriv = &dvobj->drv_dbg; + + RTW_PRINT_SEL(m, "dbg_sdio_alloc_irq_cnt=%d\n", pdbgpriv->dbg_sdio_alloc_irq_cnt); + RTW_PRINT_SEL(m, "dbg_sdio_free_irq_cnt=%d\n", pdbgpriv->dbg_sdio_free_irq_cnt); + RTW_PRINT_SEL(m, "dbg_sdio_alloc_irq_error_cnt=%d\n", pdbgpriv->dbg_sdio_alloc_irq_error_cnt); + RTW_PRINT_SEL(m, "dbg_sdio_free_irq_error_cnt=%d\n", pdbgpriv->dbg_sdio_free_irq_error_cnt); + RTW_PRINT_SEL(m, "dbg_sdio_init_error_cnt=%d\n", pdbgpriv->dbg_sdio_init_error_cnt); + RTW_PRINT_SEL(m, "dbg_sdio_deinit_error_cnt=%d\n", pdbgpriv->dbg_sdio_deinit_error_cnt); + RTW_PRINT_SEL(m, "dbg_suspend_error_cnt=%d\n", pdbgpriv->dbg_suspend_error_cnt); + RTW_PRINT_SEL(m, "dbg_suspend_cnt=%d\n", pdbgpriv->dbg_suspend_cnt); + RTW_PRINT_SEL(m, "dbg_resume_cnt=%d\n", pdbgpriv->dbg_resume_cnt); + RTW_PRINT_SEL(m, "dbg_resume_error_cnt=%d\n", pdbgpriv->dbg_resume_error_cnt); + RTW_PRINT_SEL(m, "dbg_deinit_fail_cnt=%d\n", pdbgpriv->dbg_deinit_fail_cnt); + RTW_PRINT_SEL(m, "dbg_carddisable_cnt=%d\n", pdbgpriv->dbg_carddisable_cnt); + RTW_PRINT_SEL(m, "dbg_ps_insuspend_cnt=%d\n", pdbgpriv->dbg_ps_insuspend_cnt); + RTW_PRINT_SEL(m, "dbg_dev_unload_inIPS_cnt=%d\n", pdbgpriv->dbg_dev_unload_inIPS_cnt); + RTW_PRINT_SEL(m, "dbg_scan_pwr_state_cnt=%d\n", pdbgpriv->dbg_scan_pwr_state_cnt); + RTW_PRINT_SEL(m, "dbg_downloadfw_pwr_state_cnt=%d\n", pdbgpriv->dbg_downloadfw_pwr_state_cnt); + RTW_PRINT_SEL(m, "dbg_carddisable_error_cnt=%d\n", pdbgpriv->dbg_carddisable_error_cnt); + RTW_PRINT_SEL(m, "dbg_fw_read_ps_state_fail_cnt=%d\n", pdbgpriv->dbg_fw_read_ps_state_fail_cnt); + RTW_PRINT_SEL(m, "dbg_leave_ips_fail_cnt=%d\n", pdbgpriv->dbg_leave_ips_fail_cnt); + RTW_PRINT_SEL(m, "dbg_leave_lps_fail_cnt=%d\n", pdbgpriv->dbg_leave_lps_fail_cnt); + RTW_PRINT_SEL(m, "dbg_h2c_leave32k_fail_cnt=%d\n", pdbgpriv->dbg_h2c_leave32k_fail_cnt); + RTW_PRINT_SEL(m, "dbg_diswow_dload_fw_fail_cnt=%d\n", pdbgpriv->dbg_diswow_dload_fw_fail_cnt); + RTW_PRINT_SEL(m, "dbg_enwow_dload_fw_fail_cnt=%d\n", pdbgpriv->dbg_enwow_dload_fw_fail_cnt); + RTW_PRINT_SEL(m, "dbg_ips_drvopen_fail_cnt=%d\n", pdbgpriv->dbg_ips_drvopen_fail_cnt); + RTW_PRINT_SEL(m, "dbg_poll_fail_cnt=%d\n", pdbgpriv->dbg_poll_fail_cnt); + RTW_PRINT_SEL(m, "dbg_rpwm_toogle_cnt=%d\n", pdbgpriv->dbg_rpwm_toogle_cnt); + RTW_PRINT_SEL(m, "dbg_rpwm_timeout_fail_cnt=%d\n", pdbgpriv->dbg_rpwm_timeout_fail_cnt); + RTW_PRINT_SEL(m, "dbg_sreset_cnt=%d\n", pdbgpriv->dbg_sreset_cnt); + RTW_PRINT_SEL(m, "dbg_fw_mem_dl_error_cnt=%d\n", pdbgpriv->dbg_fw_mem_dl_error_cnt); + + return 0; +} +ssize_t proc_set_ps_dbg_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter->dvobj; + struct debug_priv *pdbgpriv = &dvobj->drv_dbg; + char tmp[32]; + u8 ps_dbg_cmd_id; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &ps_dbg_cmd_id); + + if (num == 1 && ps_dbg_cmd_id == 1) /*Clean all*/ + _rtw_memset(pdbgpriv, 0, sizeof(struct debug_priv)); + + } + + return count; +} + + +#ifdef CONFIG_DBG_COUNTER + +int proc_get_rx_logs(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct rx_logs *rx_logs = &padapter->rx_logs; + + RTW_PRINT_SEL(m, + "intf_rx=%d\n" + "intf_rx_err_recvframe=%d\n" + "intf_rx_err_skb=%d\n" + "intf_rx_report=%d\n" + "core_rx=%d\n" + "core_rx_pre=%d\n" + "core_rx_pre_ver_err=%d\n" + "core_rx_pre_mgmt=%d\n" + "core_rx_pre_mgmt_err_80211w=%d\n" + "core_rx_pre_mgmt_err=%d\n" + "core_rx_pre_ctrl=%d\n" + "core_rx_pre_ctrl_err=%d\n" + "core_rx_pre_data=%d\n" + "core_rx_pre_data_wapi_seq_err=%d\n" + "core_rx_pre_data_wapi_key_err=%d\n" + "core_rx_pre_data_handled=%d\n" + "core_rx_pre_data_err=%d\n" + "core_rx_pre_data_unknown=%d\n" + "core_rx_pre_unknown=%d\n" + "core_rx_enqueue=%d\n" + "core_rx_dequeue=%d\n" + "core_rx_post=%d\n" + "core_rx_post_decrypt=%d\n" + "core_rx_post_decrypt_wep=%d\n" + "core_rx_post_decrypt_tkip=%d\n" + "core_rx_post_decrypt_aes=%d\n" + "core_rx_post_decrypt_wapi=%d\n" + "core_rx_post_decrypt_hw=%d\n" + "core_rx_post_decrypt_unknown=%d\n" + "core_rx_post_decrypt_err=%d\n" + "core_rx_post_defrag_err=%d\n" + "core_rx_post_portctrl_err=%d\n" + "core_rx_post_indicate=%d\n" + "core_rx_post_indicate_in_oder=%d\n" + "core_rx_post_indicate_reoder=%d\n" + "core_rx_post_indicate_err=%d\n" + "os_indicate=%d\n" + "os_indicate_ap_mcast=%d\n" + "os_indicate_ap_forward=%d\n" + "os_indicate_ap_self=%d\n" + "os_indicate_err=%d\n" + "os_netif_ok=%d\n" + "os_netif_err=%d\n", + rx_logs->intf_rx, + rx_logs->intf_rx_err_recvframe, + rx_logs->intf_rx_err_skb, + rx_logs->intf_rx_report, + rx_logs->core_rx, + rx_logs->core_rx_pre, + rx_logs->core_rx_pre_ver_err, + rx_logs->core_rx_pre_mgmt, + rx_logs->core_rx_pre_mgmt_err_80211w, + rx_logs->core_rx_pre_mgmt_err, + rx_logs->core_rx_pre_ctrl, + rx_logs->core_rx_pre_ctrl_err, + rx_logs->core_rx_pre_data, + rx_logs->core_rx_pre_data_wapi_seq_err, + rx_logs->core_rx_pre_data_wapi_key_err, + rx_logs->core_rx_pre_data_handled, + rx_logs->core_rx_pre_data_err, + rx_logs->core_rx_pre_data_unknown, + rx_logs->core_rx_pre_unknown, + rx_logs->core_rx_enqueue, + rx_logs->core_rx_dequeue, + rx_logs->core_rx_post, + rx_logs->core_rx_post_decrypt, + rx_logs->core_rx_post_decrypt_wep, + rx_logs->core_rx_post_decrypt_tkip, + rx_logs->core_rx_post_decrypt_aes, + rx_logs->core_rx_post_decrypt_wapi, + rx_logs->core_rx_post_decrypt_hw, + rx_logs->core_rx_post_decrypt_unknown, + rx_logs->core_rx_post_decrypt_err, + rx_logs->core_rx_post_defrag_err, + rx_logs->core_rx_post_portctrl_err, + rx_logs->core_rx_post_indicate, + rx_logs->core_rx_post_indicate_in_oder, + rx_logs->core_rx_post_indicate_reoder, + rx_logs->core_rx_post_indicate_err, + rx_logs->os_indicate, + rx_logs->os_indicate_ap_mcast, + rx_logs->os_indicate_ap_forward, + rx_logs->os_indicate_ap_self, + rx_logs->os_indicate_err, + rx_logs->os_netif_ok, + rx_logs->os_netif_err + ); + + return 0; +} + +int proc_get_tx_logs(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tx_logs *tx_logs = &padapter->tx_logs; + + RTW_PRINT_SEL(m, + "os_tx=%d\n" + "os_tx_err_up=%d\n" + "os_tx_err_xmit=%d\n" + "os_tx_m2u=%d\n" + "os_tx_m2u_ignore_fw_linked=%d\n" + "os_tx_m2u_ignore_self=%d\n" + "os_tx_m2u_entry=%d\n" + "os_tx_m2u_entry_err_xmit=%d\n" + "os_tx_m2u_entry_err_skb=%d\n" + "os_tx_m2u_stop=%d\n" + "core_tx=%d\n" + "core_tx_err_pxmitframe=%d\n" + "core_tx_err_brtx=%d\n" + "core_tx_upd_attrib=%d\n" + "core_tx_upd_attrib_adhoc=%d\n" + "core_tx_upd_attrib_sta=%d\n" + "core_tx_upd_attrib_ap=%d\n" + "core_tx_upd_attrib_unknown=%d\n" + "core_tx_upd_attrib_dhcp=%d\n" + "core_tx_upd_attrib_icmp=%d\n" + "core_tx_upd_attrib_active=%d\n" + "core_tx_upd_attrib_err_ucast_sta=%d\n" + "core_tx_upd_attrib_err_ucast_ap_link=%d\n" + "core_tx_upd_attrib_err_sta=%d\n" + "core_tx_upd_attrib_err_link=%d\n" + "core_tx_upd_attrib_err_sec=%d\n" + "core_tx_ap_enqueue_warn_fwstate=%d\n" + "core_tx_ap_enqueue_warn_sta=%d\n" + "core_tx_ap_enqueue_warn_nosta=%d\n" + "core_tx_ap_enqueue_warn_link=%d\n" + "core_tx_ap_enqueue_warn_trigger=%d\n" + "core_tx_ap_enqueue_mcast=%d\n" + "core_tx_ap_enqueue_ucast=%d\n" + "core_tx_ap_enqueue=%d\n" + "intf_tx=%d\n" + "intf_tx_pending_ac=%d\n" + "intf_tx_pending_fw_under_survey=%d\n" + "intf_tx_pending_fw_under_linking=%d\n" + "intf_tx_pending_xmitbuf=%d\n" + "intf_tx_enqueue=%d\n" + "core_tx_enqueue=%d\n" + "core_tx_enqueue_class=%d\n" + "core_tx_enqueue_class_err_sta=%d\n" + "core_tx_enqueue_class_err_nosta=%d\n" + "core_tx_enqueue_class_err_fwlink=%d\n" + "intf_tx_direct=%d\n" + "intf_tx_direct_err_coalesce=%d\n" + "intf_tx_dequeue=%d\n" + "intf_tx_dequeue_err_coalesce=%d\n" + "intf_tx_dump_xframe=%d\n" + "intf_tx_dump_xframe_err_txdesc=%d\n" + "intf_tx_dump_xframe_err_port=%d\n", + tx_logs->os_tx, + tx_logs->os_tx_err_up, + tx_logs->os_tx_err_xmit, + tx_logs->os_tx_m2u, + tx_logs->os_tx_m2u_ignore_fw_linked, + tx_logs->os_tx_m2u_ignore_self, + tx_logs->os_tx_m2u_entry, + tx_logs->os_tx_m2u_entry_err_xmit, + tx_logs->os_tx_m2u_entry_err_skb, + tx_logs->os_tx_m2u_stop, + tx_logs->core_tx, + tx_logs->core_tx_err_pxmitframe, + tx_logs->core_tx_err_brtx, + tx_logs->core_tx_upd_attrib, + tx_logs->core_tx_upd_attrib_adhoc, + tx_logs->core_tx_upd_attrib_sta, + tx_logs->core_tx_upd_attrib_ap, + tx_logs->core_tx_upd_attrib_unknown, + tx_logs->core_tx_upd_attrib_dhcp, + tx_logs->core_tx_upd_attrib_icmp, + tx_logs->core_tx_upd_attrib_active, + tx_logs->core_tx_upd_attrib_err_ucast_sta, + tx_logs->core_tx_upd_attrib_err_ucast_ap_link, + tx_logs->core_tx_upd_attrib_err_sta, + tx_logs->core_tx_upd_attrib_err_link, + tx_logs->core_tx_upd_attrib_err_sec, + tx_logs->core_tx_ap_enqueue_warn_fwstate, + tx_logs->core_tx_ap_enqueue_warn_sta, + tx_logs->core_tx_ap_enqueue_warn_nosta, + tx_logs->core_tx_ap_enqueue_warn_link, + tx_logs->core_tx_ap_enqueue_warn_trigger, + tx_logs->core_tx_ap_enqueue_mcast, + tx_logs->core_tx_ap_enqueue_ucast, + tx_logs->core_tx_ap_enqueue, + tx_logs->intf_tx, + tx_logs->intf_tx_pending_ac, + tx_logs->intf_tx_pending_fw_under_survey, + tx_logs->intf_tx_pending_fw_under_linking, + tx_logs->intf_tx_pending_xmitbuf, + tx_logs->intf_tx_enqueue, + tx_logs->core_tx_enqueue, + tx_logs->core_tx_enqueue_class, + tx_logs->core_tx_enqueue_class_err_sta, + tx_logs->core_tx_enqueue_class_err_nosta, + tx_logs->core_tx_enqueue_class_err_fwlink, + tx_logs->intf_tx_direct, + tx_logs->intf_tx_direct_err_coalesce, + tx_logs->intf_tx_dequeue, + tx_logs->intf_tx_dequeue_err_coalesce, + tx_logs->intf_tx_dump_xframe, + tx_logs->intf_tx_dump_xframe_err_txdesc, + tx_logs->intf_tx_dump_xframe_err_port + ); + + return 0; +} + +int proc_get_int_logs(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, + "all=%d\n" + "err=%d\n" + "tbdok=%d\n" + "tbder=%d\n" + "bcnderr=%d\n" + "bcndma=%d\n" + "bcndma_e=%d\n" + "rx=%d\n" + "rx_rdu=%d\n" + "rx_fovw=%d\n" + "txfovw=%d\n" + "mgntok=%d\n" + "highdok=%d\n" + "bkdok=%d\n" + "bedok=%d\n" + "vidok=%d\n" + "vodok=%d\n", + padapter->int_logs.all, + padapter->int_logs.err, + padapter->int_logs.tbdok, + padapter->int_logs.tbder, + padapter->int_logs.bcnderr, + padapter->int_logs.bcndma, + padapter->int_logs.bcndma_e, + padapter->int_logs.rx, + padapter->int_logs.rx_rdu, + padapter->int_logs.rx_fovw, + padapter->int_logs.txfovw, + padapter->int_logs.mgntok, + padapter->int_logs.highdok, + padapter->int_logs.bkdok, + padapter->int_logs.bedok, + padapter->int_logs.vidok, + padapter->int_logs.vodok + ); + + return 0; +} + +#endif /* CONFIG_DBG_COUNTER */ + +int proc_get_hw_status(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = padapter->dvobj; + struct debug_priv *pdbgpriv = &dvobj->drv_dbg; + struct registry_priv *regsty = dvobj_to_regsty(dvobj); + + if (regsty->check_hw_status == 0) + RTW_PRINT_SEL(m, "RX FIFO full count: not check in watch dog\n"); + else if (pdbgpriv->dbg_rx_fifo_last_overflow == 1 + && pdbgpriv->dbg_rx_fifo_curr_overflow == 1 + && pdbgpriv->dbg_rx_fifo_diff_overflow == 1 + ) + RTW_PRINT_SEL(m, "RX FIFO full count: no implementation\n"); + else { + RTW_PRINT_SEL(m, "RX FIFO full count: last_time=%llu, current_time=%llu, differential=%llu\n" + , pdbgpriv->dbg_rx_fifo_last_overflow, pdbgpriv->dbg_rx_fifo_curr_overflow, pdbgpriv->dbg_rx_fifo_diff_overflow); + } + + return 0; +} + +ssize_t proc_set_hw_status(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = padapter->dvobj; + struct registry_priv *regsty = dvobj_to_regsty(dvobj); + char tmp[32]; + u32 enable; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &enable); + + if (num == 1 && regsty && enable <= 1) { + regsty->check_hw_status = enable; + RTW_INFO("check_hw_status=%d\n", regsty->check_hw_status); + } + } + + return count; +} + +#ifdef CONFIG_HUAWEI_PROC +int proc_get_huawei_trx_info(struct seq_file *sel, void *v) +{ + struct net_device *dev = sel->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dm_struct *dm = adapter_to_phydm(padapter); + struct sta_info *psta; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + struct ra_sta_info *ra_info; + u8 curr_tx_sgi = _FALSE; + u8 curr_tx_rate = 0; + u8 mac_id; +#ifdef DBG_RX_SIGNAL_DISPLAY_RAW_DATA + u8 isCCKrate, rf_path; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct rx_raw_rssi *psample_pkt_rssi = &padapter->recvpriv.raw_rssi_info; +#endif + + if (!dm->is_linked) { + RTW_PRINT_SEL(sel, "NO link\n\n"); + return 0; + } + + /*============ tx info ============ */ + for (mac_id = 0; mac_id < macid_ctl->num; mac_id++) { + if (rtw_macid_is_used(macid_ctl, mac_id) && !rtw_macid_is_bmc(macid_ctl, mac_id)) { + psta = macid_ctl->sta[mac_id]; + if (!psta) + continue; + + RTW_PRINT_SEL(sel, "STA [" MAC_FMT "]\n", MAC_ARG(psta->cmn.mac_addr)); + + ra_info = &psta->cmn.ra_info; + curr_tx_sgi = rtw_get_current_tx_sgi(padapter, psta); + curr_tx_rate = rtw_get_current_tx_rate(padapter, psta); + RTW_PRINT_SEL(sel, "curr_tx_rate : %s (%s)\n", + HDATA_RATE(curr_tx_rate), (curr_tx_sgi) ? "S" : "L"); + RTW_PRINT_SEL(sel, "curr_tx_bw : %s\n", ch_width_str(ra_info->curr_tx_bw)); + } + } + + /*============ rx info ============ */ + RTW_PRINT_SEL(sel, "rx_rate : %s\n", HDATA_RATE(dm->rx_rate)); +#ifdef DBG_RX_SIGNAL_DISPLAY_RAW_DATA + isCCKrate = (psample_pkt_rssi->data_rate <= DESC_RATE11M) ? TRUE : FALSE; + + for (rf_path = 0; rf_path < hal_spec->rf_reg_path_num; rf_path++) { + if (!(GET_HAL_RX_PATH_BMP(padapter) & BIT(rf_path))) + continue; + if (!isCCKrate) + _RTW_PRINT_SEL(sel , "RF_PATH_%d : rx_ofdm_pwr:%d(dBm), rx_ofdm_snr:%d(dB)\n", + rf_path, psample_pkt_rssi->ofdm_pwr[rf_path], psample_pkt_rssi->ofdm_snr[rf_path]); + } +#endif + RTW_PRINT_SEL(sel, "\n"); + return 0; +} +#endif /* CONFIG_HUAWEI_PROC */ + +int proc_get_trx_info_debug(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + /*============ tx info ============ */ + rtw_hal_get_def_var(padapter, HW_DEF_RA_INFO_DUMP, m); + + /*============ rx info ============ */ + rtw_hal_set_odm_var(padapter, HAL_ODM_RX_INFO_DUMP, m, _FALSE); + + return 0; +} + +int proc_get_rx_signal(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "rssi:%d\n", padapter->recvpriv.rssi); +#ifdef CONFIG_MP_INCLUDED + if (padapter->registrypriv.mp_mode == 1) { + struct dm_struct *odm = adapter_to_phydm(padapter); + if (padapter->mppriv.antenna_rx == ANTENNA_A) + RTW_PRINT_SEL(m, "Antenna: A\n"); + else if (padapter->mppriv.antenna_rx == ANTENNA_B) + RTW_PRINT_SEL(m, "Antenna: B\n"); + else if (padapter->mppriv.antenna_rx == ANTENNA_C) + RTW_PRINT_SEL(m, "Antenna: C\n"); + else if (padapter->mppriv.antenna_rx == ANTENNA_D) + RTW_PRINT_SEL(m, "Antenna: D\n"); + else if (padapter->mppriv.antenna_rx == ANTENNA_AB) + RTW_PRINT_SEL(m, "Antenna: AB\n"); + else if (padapter->mppriv.antenna_rx == ANTENNA_BC) + RTW_PRINT_SEL(m, "Antenna: BC\n"); + else if (padapter->mppriv.antenna_rx == ANTENNA_CD) + RTW_PRINT_SEL(m, "Antenna: CD\n"); + else + RTW_PRINT_SEL(m, "Antenna: __\n"); + + RTW_PRINT_SEL(m, "rx_rate = %s\n", HDATA_RATE(odm->rx_rate)); + return 0; + } else +#endif + { + /* RTW_PRINT_SEL(m, "rxpwdb:%d\n", padapter->recvpriv.rxpwdb); */ + RTW_PRINT_SEL(m, "signal_strength:%u\n", padapter->recvpriv.signal_strength); + RTW_PRINT_SEL(m, "signal_qual:%u\n", padapter->recvpriv.signal_qual); + } +#ifdef DBG_RX_SIGNAL_DISPLAY_RAW_DATA + rtw_odm_get_perpkt_rssi(m, padapter); + rtw_get_raw_rssi_info(m, padapter); +#endif + return 0; +} + +ssize_t proc_set_rx_signal(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 is_signal_dbg, signal_strength; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%u %u", &is_signal_dbg, &signal_strength); + + if (num < 1) + return count; + + is_signal_dbg = is_signal_dbg == 0 ? 0 : 1; + + if (is_signal_dbg && num < 2) + return count; + + signal_strength = signal_strength > 100 ? 100 : signal_strength; + + padapter->recvpriv.is_signal_dbg = is_signal_dbg; + padapter->recvpriv.signal_strength_dbg = signal_strength; + + if (is_signal_dbg) + RTW_INFO("set %s %u\n", "DBG_SIGNAL_STRENGTH", signal_strength); + else + RTW_INFO("set %s\n", "HW_SIGNAL_STRENGTH"); + + } + + return count; + +} + +int proc_get_mac_rptbuf(struct seq_file *m, void *v) +{ +#ifdef CONFIG_RTL8814A + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u16 i; + u16 mac_id; + u32 shcut_addr = 0; + u32 read_addr = 0; + + RTW_PRINT_SEL(m, "TX ShortCut:\n"); + for (mac_id = 0; mac_id < 64; mac_id++) { + rtw_write16(padapter, 0x140, 0x662 | ((mac_id & BIT5) >> 5)); + shcut_addr = 0x8000; + shcut_addr = shcut_addr | ((mac_id & 0x1f) << 7); + RTW_PRINT_SEL(m, "mac_id=%d, 0x140=%x =>\n", mac_id, 0x662 | ((mac_id & BIT5) >> 5)); + for (i = 0; i < 30; i++) { + read_addr = 0; + read_addr = shcut_addr | (i << 2); + RTW_PRINT_SEL(m, "i=%02d: MAC_%04x= %08x ", i, read_addr, rtw_read32(padapter, read_addr)); + if (!((i + 1) % 4)) + RTW_PRINT_SEL(m, "\n"); + if (i == 29) + RTW_PRINT_SEL(m, "\n"); + } + } +#endif /* CONFIG_RTL8814A */ + return 0; +} + +#ifdef CONFIG_80211N_HT + +int proc_get_ht_enable(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "%d\n", pregpriv->ht_enable); + + return 0; +} + +ssize_t proc_set_ht_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &mode); + + if ( num == 1 && pregpriv && mode < 2) { + pregpriv->ht_enable = mode; + RTW_INFO("ht_enable=%d\n", pregpriv->ht_enable); + } + } + + return count; + +} + +int proc_get_bw_mode(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "0x%02x\n", pregpriv->bw_mode); + + return 0; +} + +ssize_t proc_set_bw_mode(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + u8 bw_2g; + u8 bw_5g; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%x ", &mode); + bw_5g = mode >> 4; + bw_2g = mode & 0x0f; + + if (num == 1 && pregpriv && bw_2g <= 4 && bw_5g <= 4) { + pregpriv->bw_mode = mode; + printk("bw_mode=0x%x\n", mode); + } + } + + return count; + +} + +int proc_get_ampdu_enable(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "%d\n", pregpriv->ampdu_enable); + + return 0; +} + +ssize_t proc_set_ampdu_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &mode); + + if (num == 1 && pregpriv && mode < 2) { + pregpriv->ampdu_enable = mode; + printk("ampdu_enable=%d\n", mode); + } + + } + + return count; + +} + + +void dump_regsty_rx_ampdu_size_limit(void *sel, _adapter *adapter) +{ + struct registry_priv *regsty = adapter_to_regsty(adapter); + int i; + + RTW_PRINT_SEL(sel, "%-3s %-3s %-3s %-3s %-4s\n" + , "", "20M", "40M", "80M", "160M"); + for (i = 0; i < 4; i++) + RTW_PRINT_SEL(sel, "%dSS %3u %3u %3u %4u\n", i + 1 + , regsty->rx_ampdu_sz_limit_by_nss_bw[i][0] + , regsty->rx_ampdu_sz_limit_by_nss_bw[i][1] + , regsty->rx_ampdu_sz_limit_by_nss_bw[i][2] + , regsty->rx_ampdu_sz_limit_by_nss_bw[i][3]); +} + +int proc_get_rx_ampdu(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + _RTW_PRINT_SEL(m, "accept: "); + if (padapter->fix_rx_ampdu_accept == RX_AMPDU_ACCEPT_INVALID) + RTW_PRINT_SEL(m, "%u%s\n", rtw_rx_ampdu_is_accept(padapter), "(auto)"); + else + RTW_PRINT_SEL(m, "%u%s\n", padapter->fix_rx_ampdu_accept, "(fixed)"); + + _RTW_PRINT_SEL(m, "size: "); + if (padapter->fix_rx_ampdu_size == RX_AMPDU_SIZE_INVALID) { + RTW_PRINT_SEL(m, "%u%s\n", rtw_rx_ampdu_size(padapter), "(auto) with conditional limit:"); + dump_regsty_rx_ampdu_size_limit(m, padapter); + } else + RTW_PRINT_SEL(m, "%u%s\n", padapter->fix_rx_ampdu_size, "(fixed)"); + RTW_PRINT_SEL(m, "\n"); + + RTW_PRINT_SEL(m, "%19s %17s\n", "fix_rx_ampdu_accept", "fix_rx_ampdu_size"); + + _RTW_PRINT_SEL(m, "%-19d %-17u\n" + , padapter->fix_rx_ampdu_accept + , padapter->fix_rx_ampdu_size); + + return 0; +} + +ssize_t proc_set_rx_ampdu(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 accept; + u8 size; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %hhu", &accept, &size); + + if (num >= 1) + rtw_rx_ampdu_set_accept(padapter, accept, RX_AMPDU_DRV_FIXED); + if (num >= 2) + rtw_rx_ampdu_set_size(padapter, size, RX_AMPDU_DRV_FIXED); + + rtw_rx_ampdu_apply(padapter); + } + + return count; +} +#ifdef CONFIG_SDIO_TX_ENABLE_AVAL_INT +int proc_get_tx_aval_th(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + if (padapter) { + + switch(dvobj->tx_aval_int_thr_mode) { + case 0: + RTW_PRINT_SEL(m, "tx_aval_int_thr_mode = %u (auto) \n", dvobj->tx_aval_int_thr_mode); + break; + case 1: + RTW_PRINT_SEL(m, "tx_aval_int_thr_mode = %u (fixed)\n", dvobj->tx_aval_int_thr_mode); + RTW_PRINT_SEL(m, "tx_aval_threshold = 0x%x\n", dvobj->tx_aval_int_thr_value); + break; + case 2: + RTW_PRINT_SEL(m, "tx_aval_int_thr_mode = %u(by sdio_tx_max_len)\n", dvobj->tx_aval_int_thr_mode); + break; + default: + break; + } + } + return 0; +} + +ssize_t proc_set_tx_aval_th(struct file *file, const char __user *buffer + , size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + char tmp[32]; + u32 mode; + u32 threshold; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d %d ",&mode, &threshold); + + if(num >= 1) + dvobj->tx_aval_int_thr_mode = mode; + if(num >= 2) + dvobj->tx_aval_int_thr_value = threshold; + RTW_INFO("dvobj->tx_aval_int_thr_mode= 0x%x\n", mode); + RTW_INFO("dvobj->tx_aval_int_thr_value= 0x%x(range need 1~255)\n", threshold); + } + + return count; +} +#endif /*CONFIG_SDIO_TX_ENABLE_AVAL_INT*/ + +int proc_get_rx_ampdu_factor(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + + if (padapter) + RTW_PRINT_SEL(m, "rx ampdu factor = %x\n", padapter->driver_rx_ampdu_factor); + + return 0; +} + +ssize_t proc_set_rx_ampdu_factor(struct file *file, const char __user *buffer + , size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 factor; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &factor); + + if (padapter && (num == 1)) { + RTW_INFO("padapter->driver_rx_ampdu_factor = %x\n", factor); + + if (factor > 0x03) + padapter->driver_rx_ampdu_factor = 0xFF; + else + padapter->driver_rx_ampdu_factor = factor; + } + } + + return count; +} + +int proc_get_tx_max_agg_num(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + + if (padapter) + RTW_PRINT_SEL(m, "tx max AMPDU num = 0x%02x\n", padapter->driver_tx_max_agg_num); + + return 0; +} + +ssize_t proc_set_tx_max_agg_num(struct file *file, const char __user *buffer + , size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 agg_num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx ", &agg_num); + + if (padapter && (num == 1)) { + RTW_INFO("padapter->driver_tx_max_agg_num = 0x%02x\n", agg_num); + + padapter->driver_tx_max_agg_num = agg_num; + } + } + + return count; +} + +int proc_get_rx_ampdu_density(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + + if (padapter) + RTW_PRINT_SEL(m, "rx ampdu densityg = %x\n", padapter->driver_rx_ampdu_spacing); + + return 0; +} + +ssize_t proc_set_rx_ampdu_density(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 density; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &density); + + if (padapter && (num == 1)) { + RTW_INFO("padapter->driver_rx_ampdu_spacing = %x\n", density); + + if (density > 0x07) + padapter->driver_rx_ampdu_spacing = 0xFF; + else + padapter->driver_rx_ampdu_spacing = density; + } + } + + return count; +} + +int proc_get_tx_ampdu_density(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + + if (padapter) + RTW_PRINT_SEL(m, "tx ampdu density = %x\n", padapter->driver_ampdu_spacing); + + return 0; +} + +ssize_t proc_set_tx_ampdu_density(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 density; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &density); + + if (padapter && (num == 1)) { + RTW_INFO("padapter->driver_ampdu_spacing = %x\n", density); + + if (density > 0x07) + padapter->driver_ampdu_spacing = 0xFF; + else + padapter->driver_ampdu_spacing = density; + } + } + + return count; +} + +int proc_get_tx_quick_addba_req(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (padapter) + RTW_PRINT_SEL(m, "tx_quick_addba_req = %x\n", pregpriv->tx_quick_addba_req); + + return 0; +} + +ssize_t proc_set_tx_quick_addba_req(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 enable; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &enable); + + if (padapter && (num == 1)) { + pregpriv->tx_quick_addba_req = enable; + RTW_INFO("tx_quick_addba_req = %d\n", pregpriv->tx_quick_addba_req); + } + } + + return count; +} +#ifdef CONFIG_TX_AMSDU +int proc_get_tx_amsdu(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + if (padapter) + { + RTW_PRINT_SEL(m, "tx amsdu = %d\n", padapter->tx_amsdu); + RTW_PRINT_SEL(m, "amsdu set timer conut = %u\n", pxmitpriv->amsdu_debug_set_timer); + RTW_PRINT_SEL(m, "amsdu time out count = %u\n", pxmitpriv->amsdu_debug_timeout); + RTW_PRINT_SEL(m, "amsdu coalesce one count = %u\n", pxmitpriv->amsdu_debug_coalesce_one); + RTW_PRINT_SEL(m, "amsdu coalesce two count = %u\n", pxmitpriv->amsdu_debug_coalesce_two); + } + + return 0; +} + +ssize_t proc_set_tx_amsdu(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + char tmp[32]; + u32 amsdu; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &amsdu); + + if (padapter && (num == 1)) { + RTW_INFO("padapter->tx_amsdu = %x\n", amsdu); + + if (amsdu > 3) + padapter->tx_amsdu = 0; + else if(amsdu == 3) + { + pxmitpriv->amsdu_debug_set_timer = 0; + pxmitpriv->amsdu_debug_timeout = 0; + pxmitpriv->amsdu_debug_coalesce_one = 0; + pxmitpriv->amsdu_debug_coalesce_two = 0; + } + else + padapter->tx_amsdu = amsdu; + } + } + + return count; +} + +int proc_get_tx_amsdu_rate(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + if (padapter) + RTW_PRINT_SEL(m, "tx amsdu rate = %d Mbps\n", padapter->tx_amsdu_rate); + + return 0; +} + +ssize_t proc_set_tx_amsdu_rate(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 amsdu_rate; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &amsdu_rate); + + if (padapter && (num == 1)) { + RTW_INFO("padapter->tx_amsdu_rate = %x\n", amsdu_rate); + padapter->tx_amsdu_rate = amsdu_rate; + } + } + + return count; +} +#endif /* CONFIG_TX_AMSDU */ +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_80211AC_VHT +int proc_get_vht_24g_enable(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "%d\n", pregpriv->vht_24g_enable); + + return 0; +} + +ssize_t proc_set_vht_24g_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &mode); + + if ((num == 1) && pregpriv && (mode < 2)) { + pregpriv->vht_24g_enable = mode; + RTW_INFO("vht_24g_enable = %d\n", pregpriv->vht_24g_enable); + } + } + + return count; + +} +#endif + +ssize_t proc_set_dyn_rrsr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + char tmp[32] = {0}; + u32 num = 0, enable = 0, rrsr_val = 0; /* gpio_mode:0 input 1:output; */ + + if (count < 2) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + num = sscanf(tmp, "%d 0x%x", &enable, &rrsr_val); + RTW_INFO("num=%u enable=%d rrsr_val=0x%x\n", num, enable, rrsr_val); + pregpriv->en_dyn_rrsr = enable; + pregpriv->set_rrsr_value = rrsr_val; + rtw_phydm_dyn_rrsr_en(padapter, enable); + rtw_phydm_set_rrsr(padapter, rrsr_val, TRUE); + + } + return count; + +} +int proc_get_dyn_rrsr(struct seq_file *m, void *v) { + + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + u32 init_rrsr =0xFFFFFFFF; + + if (padapter) + RTW_PRINT_SEL(m, "en_dyn_rrsr = %d fixed_rrsr_value =0x%x %s\n" + , pregpriv->en_dyn_rrsr + , pregpriv->set_rrsr_value + , (pregpriv->set_rrsr_value == init_rrsr)?"(default)":"(fixed)" + ); + + return 0; +} +int proc_get_en_fwps(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "check_fw_ps = %d , 1:enable get FW PS state , 0: disable get FW PS state\n" + , pregpriv->check_fw_ps); + + return 0; +} + +ssize_t proc_set_en_fwps(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &mode); + + if (num == 1 && pregpriv && mode < 2) { + pregpriv->check_fw_ps = mode; + RTW_INFO("pregpriv->check_fw_ps=%d\n", pregpriv->check_fw_ps); + } + + } + + return count; +} + +/* +int proc_get_two_path_rssi(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + if(padapter) + RTW_PRINT_SEL(m, "%d %d\n", + padapter->recvpriv.RxRssi[0], padapter->recvpriv.RxRssi[1]); + + return 0; +} +*/ +#ifdef CONFIG_80211N_HT +void rtw_dump_dft_phy_cap(void *sel, _adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + #ifdef CONFIG_80211AC_VHT + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + #endif + + #ifdef CONFIG_80211AC_VHT + RTW_PRINT_SEL(sel, "[DFT CAP] VHT STBC Tx : %s\n", (TEST_FLAG(pvhtpriv->stbc_cap, STBC_VHT_ENABLE_TX)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DFT CAP] VHT STBC Rx : %s\n", (TEST_FLAG(pvhtpriv->stbc_cap, STBC_VHT_ENABLE_RX)) ? "V" : "X"); + #endif + RTW_PRINT_SEL(sel, "[DFT CAP] HT STBC Tx : %s\n", (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_TX)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DFT CAP] HT STBC Rx : %s\n\n", (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_RX)) ? "V" : "X"); + + #ifdef CONFIG_80211AC_VHT + RTW_PRINT_SEL(sel, "[DFT CAP] VHT LDPC Tx : %s\n", (TEST_FLAG(pvhtpriv->ldpc_cap, LDPC_VHT_ENABLE_TX)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DFT CAP] VHT LDPC Rx : %s\n", (TEST_FLAG(pvhtpriv->ldpc_cap, LDPC_VHT_ENABLE_RX)) ? "V" : "X"); + #endif + RTW_PRINT_SEL(sel, "[DFT CAP] HT LDPC Tx : %s\n", (TEST_FLAG(phtpriv->ldpc_cap, LDPC_HT_ENABLE_TX)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DFT CAP] HT LDPC Rx : %s\n\n", (TEST_FLAG(phtpriv->ldpc_cap, LDPC_HT_ENABLE_RX)) ? "V" : "X"); + + #ifdef CONFIG_BEAMFORMING + #ifdef CONFIG_80211AC_VHT + RTW_PRINT_SEL(sel, "[DFT CAP] VHT MU Bfer : %s\n", (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DFT CAP] VHT MU Bfee : %s\n", (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DFT CAP] VHT SU Bfer : %s\n", (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DFT CAP] VHT SU Bfee : %s\n", (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE)) ? "V" : "X"); + #endif + RTW_PRINT_SEL(sel, "[DFT CAP] HT Bfer : %s\n", (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DFT CAP] HT Bfee : %s\n", (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE)) ? "V" : "X"); + #endif +} + +void rtw_get_dft_phy_cap(void *sel, _adapter *adapter) +{ + RTW_PRINT_SEL(sel, "\n ======== PHY CAP protocol ========\n"); + rtw_ht_use_default_setting(adapter); + #ifdef CONFIG_80211AC_VHT + rtw_vht_use_default_setting(adapter); + #endif + #ifdef CONFIG_80211N_HT + rtw_dump_dft_phy_cap(sel, adapter); + #endif +} + +void rtw_dump_drv_phy_cap(void *sel, _adapter *adapter) +{ + struct registry_priv *pregistry_priv = &adapter->registrypriv; + + RTW_PRINT_SEL(sel, "\n ======== DRV's configuration ========\n"); + #if 0 + RTW_PRINT_SEL(sel, "[DRV CAP] TRx Capability : 0x%08x\n", phy_spec->trx_cap); + RTW_PRINT_SEL(sel, "[DRV CAP] Tx Stream Num Index : %d\n", (phy_spec->trx_cap >> 24) & 0xFF); /*Tx Stream Num Index [31:24]*/ + RTW_PRINT_SEL(sel, "[DRV CAP] Rx Stream Num Index : %d\n", (phy_spec->trx_cap >> 16) & 0xFF); /*Rx Stream Num Index [23:16]*/ + RTW_PRINT_SEL(sel, "[DRV CAP] Tx Path Num Index : %d\n", (phy_spec->trx_cap >> 8) & 0xFF);/*Tx Path Num Index [15:8]*/ + RTW_PRINT_SEL(sel, "[DRV CAP] Rx Path Num Index : %d\n", (phy_spec->trx_cap & 0xFF));/*Rx Path Num Index [7:0]*/ + #endif + #ifdef CONFIG_80211N_HT + RTW_PRINT_SEL(sel, "[DRV CAP] STBC Capability : 0x%02x\n", pregistry_priv->stbc_cap); + RTW_PRINT_SEL(sel, "[DRV CAP] VHT STBC Tx : %s\n", (TEST_FLAG(pregistry_priv->stbc_cap, BIT1)) ? "V" : "X"); /*BIT1: Enable VHT STBC Tx*/ + RTW_PRINT_SEL(sel, "[DRV CAP] VHT STBC Rx : %s\n", (TEST_FLAG(pregistry_priv->stbc_cap, BIT0)) ? "V" : "X"); /*BIT0: Enable VHT STBC Rx*/ + RTW_PRINT_SEL(sel, "[DRV CAP] HT STBC Tx : %s\n", (TEST_FLAG(pregistry_priv->stbc_cap, BIT5)) ? "V" : "X"); /*BIT5: Enable HT STBC Tx*/ + RTW_PRINT_SEL(sel, "[DRV CAP] HT STBC Rx : %s\n\n", (TEST_FLAG(pregistry_priv->stbc_cap, BIT4)) ? "V" : "X"); /*BIT4: Enable HT STBC Rx*/ + + RTW_PRINT_SEL(sel, "[DRV CAP] LDPC Capability : 0x%02x\n", pregistry_priv->ldpc_cap); + RTW_PRINT_SEL(sel, "[DRV CAP] VHT LDPC Tx : %s\n", (TEST_FLAG(pregistry_priv->ldpc_cap, BIT1)) ? "V" : "X"); /*BIT1: Enable VHT LDPC Tx*/ + RTW_PRINT_SEL(sel, "[DRV CAP] VHT LDPC Rx : %s\n", (TEST_FLAG(pregistry_priv->ldpc_cap, BIT0)) ? "V" : "X"); /*BIT0: Enable VHT LDPC Rx*/ + RTW_PRINT_SEL(sel, "[DRV CAP] HT LDPC Tx : %s\n", (TEST_FLAG(pregistry_priv->ldpc_cap, BIT5)) ? "V" : "X"); /*BIT5: Enable HT LDPC Tx*/ + RTW_PRINT_SEL(sel, "[DRV CAP] HT LDPC Rx : %s\n\n", (TEST_FLAG(pregistry_priv->ldpc_cap, BIT4)) ? "V" : "X"); /*BIT4: Enable HT LDPC Rx*/ + #endif /* CONFIG_80211N_HT */ + #ifdef CONFIG_BEAMFORMING + #if 0 + RTW_PRINT_SEL(sel, "[DRV CAP] TxBF parameter : 0x%08x\n", phy_spec->txbf_param); + RTW_PRINT_SEL(sel, "[DRV CAP] VHT Sounding Dim : %d\n", (phy_spec->txbf_param >> 24) & 0xFF); /*VHT Sounding Dim [31:24]*/ + RTW_PRINT_SEL(sel, "[DRV CAP] VHT Steering Ant : %d\n", (phy_spec->txbf_param >> 16) & 0xFF); /*VHT Steering Ant [23:16]*/ + RTW_PRINT_SEL(sel, "[DRV CAP] HT Sounding Dim : %d\n", (phy_spec->txbf_param >> 8) & 0xFF); /*HT Sounding Dim [15:8]*/ + RTW_PRINT_SEL(sel, "[DRV CAP] HT Steering Ant : %d\n", phy_spec->txbf_param & 0xFF); /*HT Steering Ant [7:0]*/ + #endif + + /* + * BIT0: Enable VHT SU Beamformer + * BIT1: Enable VHT SU Beamformee + * BIT2: Enable VHT MU Beamformer, depend on VHT SU Beamformer + * BIT3: Enable VHT MU Beamformee, depend on VHT SU Beamformee + * BIT4: Enable HT Beamformer + * BIT5: Enable HT Beamformee + */ + RTW_PRINT_SEL(sel, "[DRV CAP] TxBF Capability : 0x%02x\n", pregistry_priv->beamform_cap); + RTW_PRINT_SEL(sel, "[DRV CAP] VHT MU Bfer : %s\n", (TEST_FLAG(pregistry_priv->beamform_cap, BIT2)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DRV CAP] VHT MU Bfee : %s\n", (TEST_FLAG(pregistry_priv->beamform_cap, BIT3)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DRV CAP] VHT SU Bfer : %s\n", (TEST_FLAG(pregistry_priv->beamform_cap, BIT0)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DRV CAP] VHT SU Bfee : %s\n", (TEST_FLAG(pregistry_priv->beamform_cap, BIT1)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DRV CAP] HT Bfer : %s\n", (TEST_FLAG(pregistry_priv->beamform_cap, BIT4)) ? "V" : "X"); + RTW_PRINT_SEL(sel, "[DRV CAP] HT Bfee : %s\n", (TEST_FLAG(pregistry_priv->beamform_cap, BIT5)) ? "V" : "X"); + + RTW_PRINT_SEL(sel, "[DRV CAP] Tx Bfer rf_num : %d\n", pregistry_priv->beamformer_rf_num); + RTW_PRINT_SEL(sel, "[DRV CAP] Tx Bfee rf_num : %d\n", pregistry_priv->beamformee_rf_num); + #endif +} + +int proc_get_stbc_cap(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "0x%02x\n", pregpriv->stbc_cap); + + return 0; +} + +ssize_t proc_set_stbc_cap(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &mode); + + if (num == 1 && pregpriv) { + pregpriv->stbc_cap = mode; + RTW_INFO("stbc_cap = 0x%02x\n", mode); + } + } + + return count; +} +int proc_get_rx_stbc(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "%d\n", pregpriv->rx_stbc); + + return 0; +} + +ssize_t proc_set_rx_stbc(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &mode); + + if (num == 1 && pregpriv && (mode == 0 || mode == 1 || mode == 2 || mode == 3)) { + pregpriv->rx_stbc = mode; + printk("rx_stbc=%d\n", mode); + } + } + + return count; + +} +int proc_get_ldpc_cap(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "0x%02x\n", pregpriv->ldpc_cap); + + return 0; +} + +ssize_t proc_set_ldpc_cap(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &mode); + + if (num == 1 && pregpriv) { + pregpriv->ldpc_cap = mode; + RTW_INFO("ldpc_cap = 0x%02x\n", mode); + } + } + + return count; +} +#ifdef CONFIG_BEAMFORMING +int proc_get_txbf_cap(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "0x%02x\n", pregpriv->beamform_cap); + + return 0; +} + +ssize_t proc_set_txbf_cap(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &mode); + + if (num == 1 && pregpriv) { + pregpriv->beamform_cap = mode; + RTW_INFO("beamform_cap = 0x%02x\n", mode); + } + } + + return count; +} +#endif +#endif /* CONFIG_80211N_HT */ + +/*int proc_get_rssi_disp(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + return 0; +} +*/ + +/*ssize_t proc_set_rssi_disp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 enable=0; + + if (count < 1) + { + RTW_INFO("argument size is less than 1\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%x", &enable); + + if (num != 1) { + RTW_INFO("invalid set_rssi_disp parameter!\n"); + return count; + } + + if(enable) + { + RTW_INFO("Linked info Function Enable\n"); + padapter->bLinkInfoDump = enable ; + } + else + { + RTW_INFO("Linked info Function Disable\n"); + padapter->bLinkInfoDump = 0 ; + } + + } + + return count; + +} + +*/ +#ifdef CONFIG_AP_MODE + +int proc_get_all_sta_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _irqL irqL; + struct sta_info *psta; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_priv *pstapriv = &padapter->stapriv; + int i; + _list *plist, *phead; + + RTW_MAP_DUMP_SEL(m, "sta_dz_bitmap=", pstapriv->sta_dz_bitmap, pstapriv->aid_bmp_len); + RTW_MAP_DUMP_SEL(m, "tim_bitmap=", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + + plist = get_next(plist); + + /* if(extra_arg == psta->cmn.aid) */ + { + RTW_PRINT_SEL(m, "==============================\n"); + RTW_PRINT_SEL(m, "sta's macaddr:" MAC_FMT "\n", MAC_ARG(psta->cmn.mac_addr)); + RTW_PRINT_SEL(m, "rtsen=%d, cts2slef=%d\n", psta->rtsen, psta->cts2self); + RTW_PRINT_SEL(m, "state=0x%x, aid=%d, macid=%d, raid=%d\n", + psta->state, psta->cmn.aid, psta->cmn.mac_id, psta->cmn.ra_info.rate_id); +#ifdef CONFIG_RTS_FULL_BW + if(psta->vendor_8812) + RTW_PRINT_SEL(m,"Vendor Realtek 8812\n"); +#endif/*CONFIG_RTS_FULL_BW*/ +#ifdef CONFIG_80211N_HT + RTW_PRINT_SEL(m, "qos_en=%d, ht_en=%d, init_rate=%d\n", psta->qos_option, psta->htpriv.ht_option, psta->init_rate); + RTW_PRINT_SEL(m, "bwmode=%d, ch_offset=%d, sgi_20m=%d,sgi_40m=%d\n" + , psta->cmn.bw_mode, psta->htpriv.ch_offset, psta->htpriv.sgi_20m, psta->htpriv.sgi_40m); + RTW_PRINT_SEL(m, "ampdu_enable = %d\n", psta->htpriv.ampdu_enable); + RTW_PRINT_SEL(m, "tx_amsdu_enable = %d\n", psta->htpriv.tx_amsdu_enable); + RTW_PRINT_SEL(m, "agg_enable_bitmap=%x, candidate_tid_bitmap=%x\n", psta->htpriv.agg_enable_bitmap, psta->htpriv.candidate_tid_bitmap); +#endif /* CONFIG_80211N_HT */ +#ifdef CONFIG_80211AC_VHT + RTW_PRINT_SEL(m, "vht_en=%d, vht_sgi_80m=%d\n", psta->vhtpriv.vht_option, psta->vhtpriv.sgi_80m); + RTW_PRINT_SEL(m, "vht_ldpc_cap=0x%x, vht_stbc_cap=0x%x, vht_beamform_cap=0x%x\n", psta->vhtpriv.ldpc_cap, psta->vhtpriv.stbc_cap, psta->vhtpriv.beamform_cap); + RTW_PRINT_SEL(m, "vht_mcs_map=0x%x, vht_highest_rate=0x%x, vht_ampdu_len=%d\n", *(u16 *)psta->vhtpriv.vht_mcs_map, psta->vhtpriv.vht_highest_rate, psta->vhtpriv.ampdu_len); +#endif + RTW_PRINT_SEL(m, "sleepq_len=%d\n", psta->sleepq_len); + RTW_PRINT_SEL(m, "sta_xmitpriv.vo_q_qcnt=%d\n", psta->sta_xmitpriv.vo_q.qcnt); + RTW_PRINT_SEL(m, "sta_xmitpriv.vi_q_qcnt=%d\n", psta->sta_xmitpriv.vi_q.qcnt); + RTW_PRINT_SEL(m, "sta_xmitpriv.be_q_qcnt=%d\n", psta->sta_xmitpriv.be_q.qcnt); + RTW_PRINT_SEL(m, "sta_xmitpriv.bk_q_qcnt=%d\n", psta->sta_xmitpriv.bk_q.qcnt); + +#ifdef CONFIG_RTW_MGMT_QUEUE + RTW_PRINT_SEL(m, "management sleepq_len=%d\n", psta->mgmt_sleepq_len); + RTW_PRINT_SEL(m, "sta_xmitpriv.mgmt_q_qcnt=%d\n", psta->sta_xmitpriv.mgmt_q.qcnt); +#endif + + RTW_PRINT_SEL(m, "capability=0x%x\n", psta->capability); + RTW_PRINT_SEL(m, "flags=0x%x\n", psta->flags); + RTW_PRINT_SEL(m, "wpa_psk=0x%x\n", psta->wpa_psk); + RTW_PRINT_SEL(m, "wpa2_group_cipher=0x%x\n", psta->wpa2_group_cipher); + RTW_PRINT_SEL(m, "wpa2_pairwise_cipher=0x%x\n", psta->wpa2_pairwise_cipher); + RTW_PRINT_SEL(m, "qos_info=0x%x\n", psta->qos_info); + RTW_PRINT_SEL(m, "dot118021XPrivacy=0x%x\n", psta->dot118021XPrivacy); + + sta_rx_reorder_ctl_dump(m, psta); + +#ifdef CONFIG_TDLS + RTW_PRINT_SEL(m, "tdls_sta_state=0x%08x\n", psta->tdls_sta_state); + RTW_PRINT_SEL(m, "PeerKey_Lifetime=%d\n", psta->TDLS_PeerKey_Lifetime); +#endif /* CONFIG_TDLS */ + RTW_PRINT_SEL(m, "rx_data_uc_pkts=%llu\n", sta_rx_data_uc_pkts(psta)); + RTW_PRINT_SEL(m, "rx_data_mc_pkts=%llu\n", psta->sta_stats.rx_data_mc_pkts); + RTW_PRINT_SEL(m, "rx_data_bc_pkts=%llu\n", psta->sta_stats.rx_data_bc_pkts); + RTW_PRINT_SEL(m, "rx_uc_bytes=%llu\n", sta_rx_uc_bytes(psta)); + RTW_PRINT_SEL(m, "rx_mc_bytes=%llu\n", psta->sta_stats.rx_mc_bytes); + RTW_PRINT_SEL(m, "rx_bc_bytes=%llu\n", psta->sta_stats.rx_bc_bytes); + if (psta->sta_stats.rx_tp_kbits >> 10) + RTW_PRINT_SEL(m, "rx_tp =%d (Mbps)\n", psta->sta_stats.rx_tp_kbits >> 10); + else + RTW_PRINT_SEL(m, "rx_tp =%d (Kbps)\n", psta->sta_stats.rx_tp_kbits); + + RTW_PRINT_SEL(m, "tx_data_pkts=%llu\n", psta->sta_stats.tx_pkts); + RTW_PRINT_SEL(m, "tx_bytes=%llu\n", psta->sta_stats.tx_bytes); + if (psta->sta_stats.tx_tp_kbits >> 10) + RTW_PRINT_SEL(m, "tx_tp =%d (Mbps)\n", psta->sta_stats.tx_tp_kbits >> 10); + else + RTW_PRINT_SEL(m, "tx_tp =%d (Kbps)\n", psta->sta_stats.tx_tp_kbits); +#ifdef CONFIG_RTW_80211K + RTW_PRINT_SEL(m, "rm_en_cap="RM_CAP_FMT"\n", RM_CAP_ARG(psta->rm_en_cap)); +#endif + dump_st_ctl(m, &psta->st_ctl); + + if (STA_OP_WFD_MODE(psta)) + RTW_PRINT_SEL(m, "op_wfd_mode:0x%02x\n", STA_OP_WFD_MODE(psta)); + + RTW_PRINT_SEL(m, "tx_bitrate_100kbps=%u\n", rtw_desc_rate_to_bitrate(psta->cmn.bw_mode, rtw_get_current_tx_rate(padapter, psta), rtw_get_current_tx_sgi(padapter, psta))); + RTW_PRINT_SEL(m, "rx_bitrate_100kbps=%u\n", rtw_desc_rate_to_bitrate(psta->cmn.bw_mode, psta->curr_rx_rate & 0x7f, (psta->curr_rx_rate & 0x80) >> 7)); + RTW_PRINT_SEL(m, "rssi=%d\n", psta->cmn.rssi_stat.rssi); + RTW_PRINT_SEL(m, "==============================\n"); + } + + } + + } + + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + return 0; +} + +#endif + +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER +int proc_get_rtkm_info(struct seq_file *m, void *v) +{ +#ifdef CONFIG_USB_HCI + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct recv_priv *precvpriv = &padapter->recvpriv; + struct recv_buf *precvbuf; + + precvbuf = (struct recv_buf *)precvpriv->precv_buf; +#endif /* CONFIG_USB_HCI */ + + RTW_PRINT_SEL(m, "============[RTKM Info]============\n"); + RTW_PRINT_SEL(m, "MAX_RTKM_NR_PREALLOC_RECV_SKB: %d\n", rtw_rtkm_get_nr_recv_skb()); + RTW_PRINT_SEL(m, "MAX_RTKM_RECVBUF_SZ: %d\n", rtw_rtkm_get_buff_size()); + + RTW_PRINT_SEL(m, "============[Driver Info]============\n"); + RTW_PRINT_SEL(m, "NR_PREALLOC_RECV_SKB: %d\n", NR_PREALLOC_RECV_SKB); +#ifdef CONFIG_USB_HCI + RTW_PRINT_SEL(m, "MAX_RECVBUF_SZ: %d\n", precvbuf->alloc_sz); +#else /* !CONFIG_USB_HCI */ + RTW_PRINT_SEL(m, "MAX_RECVBUF_SZ: %d\n", MAX_RECVBUF_SZ); +#endif /* !CONFIG_USB_HCI */ + + return 0; +} +#endif /* CONFIG_PREALLOC_RX_SKB_BUFFER */ + +#ifdef DBG_MEMORY_LEAK +#include +extern atomic_t _malloc_cnt;; +extern atomic_t _malloc_size;; + +int proc_get_malloc_cnt(struct seq_file *m, void *v) +{ + RTW_PRINT_SEL(m, "_malloc_cnt=%d\n", atomic_read(&_malloc_cnt)); + RTW_PRINT_SEL(m, "_malloc_size=%d\n", atomic_read(&_malloc_size)); + + return 0; +} +#endif /* DBG_MEMORY_LEAK */ + +#ifdef CONFIG_FIND_BEST_CHANNEL +int proc_get_best_channel(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + u32 i, best_channel_24G = 1, best_channel_5G = 36, index_24G = 0, index_5G = 0; + + for (i = 0; i < rfctl->max_chan_nums && rfctl->channel_set[i].ChannelNum != 0; i++) { + if (rfctl->channel_set[i].ChannelNum == 1) + index_24G = i; + if (rfctl->channel_set[i].ChannelNum == 36) + index_5G = i; + } + + for (i = 0; i < rfctl->max_chan_nums && rfctl->channel_set[i].ChannelNum != 0; i++) { + /* 2.4G */ + if (rfctl->channel_set[i].ChannelNum == 6) { + if (rfctl->channel_set[i].rx_count < rfctl->channel_set[index_24G].rx_count) { + index_24G = i; + best_channel_24G = rfctl->channel_set[i].ChannelNum; + } + } + + /* 5G */ + if (rfctl->channel_set[i].ChannelNum >= 36 + && rfctl->channel_set[i].ChannelNum < 140) { + /* Find primary channel */ + if (((rfctl->channel_set[i].ChannelNum - 36) % 8 == 0) + && (rfctl->channel_set[i].rx_count < rfctl->channel_set[index_5G].rx_count)) { + index_5G = i; + best_channel_5G = rfctl->channel_set[i].ChannelNum; + } + } + + if (rfctl->channel_set[i].ChannelNum >= 149 + && rfctl->channel_set[i].ChannelNum < 165) { + /* find primary channel */ + if (((rfctl->channel_set[i].ChannelNum - 149) % 8 == 0) + && (rfctl->channel_set[i].rx_count < rfctl->channel_set[index_5G].rx_count)) { + index_5G = i; + best_channel_5G = rfctl->channel_set[i].ChannelNum; + } + } +#if 1 /* debug */ + RTW_PRINT_SEL(m, "The rx cnt of channel %3d = %d\n", + rfctl->channel_set[i].ChannelNum, rfctl->channel_set[i].rx_count); +#endif + } + + RTW_PRINT_SEL(m, "best_channel_5G = %d\n", best_channel_5G); + RTW_PRINT_SEL(m, "best_channel_24G = %d\n", best_channel_24G); + + return 0; +} + +ssize_t proc_set_best_channel(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int i; + for (i = 0; i < rfctl->max_chan_nums && rfctl->channel_set[i].ChannelNum != 0; i++) + rfctl->channel_set[i].rx_count = 0; + + RTW_INFO("set %s\n", "Clean Best Channel Count"); + } + + return count; +} +#endif /* CONFIG_FIND_BEST_CHANNEL */ + +#ifdef CONFIG_BT_COEXIST +int proc_get_btcoex_dbg(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + PADAPTER padapter; + char buf[512] = {0}; + padapter = (PADAPTER)rtw_netdev_priv(dev); + + rtw_btcoex_GetDBG(padapter, buf, 512); + + _RTW_PRINT_SEL(m, "%s", buf); + + return 0; +} + +ssize_t proc_set_btcoex_dbg(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + PADAPTER padapter; + u8 tmp[80] = {0}; + u32 module[2] = {0}; + u32 num; + + padapter = (PADAPTER)rtw_netdev_priv(dev); + + /* RTW_INFO("+" FUNC_ADPT_FMT "\n", FUNC_ADPT_ARG(padapter)); */ + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", + FUNC_ADPT_ARG(padapter)); + + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", + FUNC_ADPT_ARG(padapter)); + + return -EFAULT; + } + + num = count; + if (num > (sizeof(tmp) - 1)) + num = (sizeof(tmp) - 1); + + if (copy_from_user(tmp, buffer, num)) { + RTW_INFO(FUNC_ADPT_FMT ": copy buffer from user space FAIL!\n", + FUNC_ADPT_ARG(padapter)); + + return -EFAULT; + } + + num = sscanf(tmp, "%x %x", module, module + 1); + if (1 == num) { + if (0 == module[0]) + _rtw_memset(module, 0, sizeof(module)); + else + _rtw_memset(module, 0xFF, sizeof(module)); + } else if (2 != num) { + RTW_INFO(FUNC_ADPT_FMT ": input(\"%s\") format incorrect!\n", + FUNC_ADPT_ARG(padapter), tmp); + + if (0 == num) + return -EFAULT; + } + + RTW_INFO(FUNC_ADPT_FMT ": input 0x%08X 0x%08X\n", + FUNC_ADPT_ARG(padapter), module[0], module[1]); + rtw_btcoex_SetDBG(padapter, module); + + return count; +} + +int proc_get_btcoex_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + PADAPTER padapter; + const u32 bufsize = 40 * 100; + u8 *pbuf = NULL; + + padapter = (PADAPTER)rtw_netdev_priv(dev); + + pbuf = rtw_zmalloc(bufsize); + if (NULL == pbuf) + return -ENOMEM; + + rtw_btcoex_DisplayBtCoexInfo(padapter, pbuf, bufsize); + + _RTW_PRINT_SEL(m, "%s\n", pbuf); + + rtw_mfree(pbuf, bufsize); + + return 0; +} + +#ifdef CONFIG_RF4CE_COEXIST +int proc_get_rf4ce_state(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + u8 state = 0, voice = 0; + + state = rtw_btcoex_GetRf4ceLinkState(adapter); + + RTW_PRINT_SEL(m, "RF4CE %s\n", state?"Connected":"Disconnect"); + + return 0; +} + +/* This interface is designed for user space application to inform RF4CE state + * Initial define for DHC 1295 E387 project + * + * echo state voice > rf4ce_state + * state + * 0: RF4CE disconnected + * 1: RF4CE connected + */ +ssize_t proc_set_rf4ce_state(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 state; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &state); + + if (num >= 1) + rtw_btcoex_SetRf4ceLinkState(adapter, state); + } + + return count; +} +#endif /* CONFIG_RF4CE_COEXIST */ +#endif /* CONFIG_BT_COEXIST */ + +#if defined(DBG_CONFIG_ERROR_DETECT) +int proc_get_sreset(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; + + if (psrtpriv->dbg_sreset_ctrl == _TRUE) { + RTW_PRINT_SEL(m, "self_dect_tx_cnt:%llu\n", psrtpriv->self_dect_tx_cnt); + RTW_PRINT_SEL(m, "self_dect_rx_cnt:%llu\n", psrtpriv->self_dect_rx_cnt); + RTW_PRINT_SEL(m, "self_dect_fw_cnt:%llu\n", psrtpriv->self_dect_fw_cnt); + RTW_PRINT_SEL(m, "tx_dma_status_cnt:%llu\n", psrtpriv->tx_dma_status_cnt); + RTW_PRINT_SEL(m, "rx_dma_status_cnt:%llu\n", psrtpriv->rx_dma_status_cnt); + RTW_PRINT_SEL(m, "self_dect_case:%d\n", psrtpriv->self_dect_case); + RTW_PRINT_SEL(m, "dbg_sreset_cnt:%d\n", pdbgpriv->dbg_sreset_cnt); + } + return 0; +} + +ssize_t proc_set_sreset(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; + char tmp[32]; + s32 trigger_point; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d", &trigger_point); + + if (num < 1) + return count; + + if (trigger_point == SRESET_TGP_NULL) + rtw_hal_sreset_reset(padapter); + else if (trigger_point == SRESET_TGP_INFO) + psrtpriv->dbg_sreset_ctrl = _TRUE; + else + sreset_set_trigger_point(padapter, trigger_point); + } + + return count; + +} +#endif /* DBG_CONFIG_ERROR_DETECT */ + +#ifdef CONFIG_PCI_HCI + +ssize_t proc_set_pci_bridge_conf_space(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct pci_dev *pdev = pdvobjpriv->ppcidev; + struct pci_dev *bridge_pdev = pdev->bus->self; + + char tmp[32] = { 0 }; + int num; + + u32 reg = 0, value = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + num = sscanf(tmp, "%x %x", ®, &value); + if (num != 2) { + RTW_INFO("invalid parameter!\n"); + return count; + } + + if (reg >= 0x1000) { + RTW_INFO("invalid register!\n"); + return count; + } + + if (value > 0xFF) { + RTW_INFO("invalid value! Only one byte\n"); + return count; + } + + RTW_INFO(FUNC_ADPT_FMT ": register 0x%x value 0x%x\n", + FUNC_ADPT_ARG(padapter), reg, value); + + pci_write_config_byte(bridge_pdev, reg, value); + } + return count; +} + + +int proc_get_pci_bridge_conf_space(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *) rtw_netdev_priv(dev); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct pci_dev *pdev = pdvobjpriv->ppcidev; + struct pci_dev *bridge_pdev = pdev->bus->self; + + u32 tmp[4] = { 0 }; + u32 i, j; + + RTW_PRINT_SEL(m, "\n***** PCI Host Device Configuration Space*****\n\n"); + + for (i = 0; i < 0x1000; i += 0x10) { + for (j = 0 ; j < 4 ; j++) + pci_read_config_dword(bridge_pdev, i + j * 4, tmp+j); + + RTW_PRINT_SEL(m, "%03x: %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x\n", + i, tmp[0] & 0xFF, (tmp[0] >> 8) & 0xFF, (tmp[0] >> 16) & 0xFF, (tmp[0] >> 24) & 0xFF, + tmp[1] & 0xFF, (tmp[1] >> 8) & 0xFF, (tmp[1] >> 16) & 0xFF, (tmp[1] >> 24) & 0xFF, + tmp[2] & 0xFF, (tmp[2] >> 8) & 0xFF, (tmp[2] >> 16) & 0xFF, (tmp[2] >> 24) & 0xFF, + tmp[3] & 0xFF, (tmp[3] >> 8) & 0xFF, (tmp[3] >> 16) & 0xFF, (tmp[3] >> 24) & 0xFF); + } + return 0; +} + + +ssize_t proc_set_pci_conf_space(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct pci_dev *pdev = pdvobjpriv->ppcidev; + + char tmp[32] = { 0 }; + int num; + + u32 reg = 0, value = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + num = sscanf(tmp, "%x %x", ®, &value); + + if (num != 2) { + RTW_INFO("invalid parameter!\n"); + return count; + } + + + if (reg >= 0x1000) { + RTW_INFO("invalid register!\n"); + return count; + } + + if (value > 0xFF) { + RTW_INFO("invalid value! Only one byte\n"); + return count; + } + + RTW_INFO(FUNC_ADPT_FMT ": register 0x%x value 0x%x\n", + FUNC_ADPT_ARG(padapter), reg, value); + + pci_write_config_byte(pdev, reg, value); + + + } + return count; +} + + +int proc_get_pci_conf_space(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *) rtw_netdev_priv(dev); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct pci_dev *pdev = pdvobjpriv->ppcidev; + struct pci_dev *bridge_pdev = pdev->bus->self; + + u32 tmp[4] = { 0 }; + u32 i, j; + + RTW_PRINT_SEL(m, "\n***** PCI Device Configuration Space *****\n\n"); + + for (i = 0; i < 0x1000; i += 0x10) { + for (j = 0 ; j < 4 ; j++) + pci_read_config_dword(pdev, i + j * 4, tmp+j); + + RTW_PRINT_SEL(m, "%03x: %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x\n", + i, tmp[0] & 0xFF, (tmp[0] >> 8) & 0xFF, (tmp[0] >> 16) & 0xFF, (tmp[0] >> 24) & 0xFF, + tmp[1] & 0xFF, (tmp[1] >> 8) & 0xFF, (tmp[1] >> 16) & 0xFF, (tmp[1] >> 24) & 0xFF, + tmp[2] & 0xFF, (tmp[2] >> 8) & 0xFF, (tmp[2] >> 16) & 0xFF, (tmp[2] >> 24) & 0xFF, + tmp[3] & 0xFF, (tmp[3] >> 8) & 0xFF, (tmp[3] >> 16) & 0xFF, (tmp[3] >> 24) & 0xFF); + } + + return 0; +} + + +int proc_get_pci_aspm(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *) rtw_netdev_priv(dev); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct pci_priv *pcipriv = &(pdvobjpriv->pcipriv); + u8 tmp8 = 0; + u16 tmp16 = 0; + u32 tmp32 = 0; + u8 l1_idle = 0; + + + RTW_PRINT_SEL(m, "***** ASPM Capability *****\n"); + + pci_read_config_dword(pdvobjpriv->ppcidev, pcipriv->pciehdr_offset + PCI_EXP_LNKCAP, &tmp32); + + RTW_PRINT_SEL(m, "CLK REQ: %s\n", (tmp32&PCI_EXP_LNKCAP_CLKPM) ? "Enable" : "Disable"); + RTW_PRINT_SEL(m, "ASPM L0s: %s\n", (tmp32&BIT10) ? "Enable" : "Disable"); + RTW_PRINT_SEL(m, "ASPM L1: %s\n", (tmp32&BIT11) ? "Enable" : "Disable"); + + tmp8 = rtw_hal_pci_l1off_capability(padapter); + RTW_PRINT_SEL(m, "ASPM L1OFF: %s\n", tmp8 ? "Enable" : "Disable"); + + RTW_PRINT_SEL(m, "***** ASPM CTRL Reg *****\n"); + + pci_read_config_word(pdvobjpriv->ppcidev, pcipriv->pciehdr_offset + PCI_EXP_LNKCTL, &tmp16); + + RTW_PRINT_SEL(m, "CLK REQ: %s\n", (tmp16&PCI_EXP_LNKCTL_CLKREQ_EN) ? "Enable" : "Disable"); + RTW_PRINT_SEL(m, "ASPM L0s: %s\n", (tmp16&BIT0) ? "Enable" : "Disable"); + RTW_PRINT_SEL(m, "ASPM L1: %s\n", (tmp16&BIT1) ? "Enable" : "Disable"); + + tmp8 = rtw_hal_pci_l1off_nic_support(padapter); + RTW_PRINT_SEL(m, "ASPM L1OFF: %s\n", tmp8 ? "Enable" : "Disable"); + + RTW_PRINT_SEL(m, "***** ASPM Backdoor *****\n"); + + tmp8 = rtw_hal_pci_dbi_read(padapter, 0x719); + RTW_PRINT_SEL(m, "CLK REQ: %s\n", (tmp8 & BIT4) ? "Enable" : "Disable"); + + tmp8 = rtw_hal_pci_dbi_read(padapter, 0x70f); + l1_idle = tmp8 & 0x38; + RTW_PRINT_SEL(m, "ASPM L0s: %s\n", (tmp8&BIT7) ? "Enable" : "Disable"); + + tmp8 = rtw_hal_pci_dbi_read(padapter, 0x719); + RTW_PRINT_SEL(m, "ASPM L1: %s\n", (tmp8 & BIT3) ? "Enable" : "Disable"); + + tmp8 = rtw_hal_pci_dbi_read(padapter, 0x718); + RTW_PRINT_SEL(m, "ASPM L1OFF: %s\n", (tmp8 & BIT5) ? "Enable" : "Disable"); + + RTW_PRINT_SEL(m, "********* MISC **********\n"); + RTW_PRINT_SEL(m, "ASPM L1 Idel Time: 0x%x\n", l1_idle>>3); + RTW_PRINT_SEL(m, "*************************\n"); + +#ifdef CONFIG_PCI_DYNAMIC_ASPM + RTW_PRINT_SEL(m, "Dynamic ASPM mode: %d (%s)\n", pcipriv->aspm_mode, + pcipriv->aspm_mode == ASPM_MODE_PERF ? "Perf" : + pcipriv->aspm_mode == ASPM_MODE_PS ? "PS" : "Und"); +#endif + + return 0; +} + +int proc_get_rx_ring(struct seq_file *m, void *v) +{ + _irqL irqL; + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *) rtw_netdev_priv(dev); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct recv_priv *precvpriv = &padapter->recvpriv; + struct rtw_rx_ring *rx_ring = &precvpriv->rx_ring[RX_MPDU_QUEUE]; + int i, j; + + RTW_PRINT_SEL(m, "rx ring (%p)\n", rx_ring); + RTW_PRINT_SEL(m, " dma: 0x%08x\n", (int) rx_ring->dma); + RTW_PRINT_SEL(m, " idx: %d\n", rx_ring->idx); + + _enter_critical(&pdvobjpriv->irq_th_lock, &irqL); + for (i = 0; i < precvpriv->rxringcount; i++) { +#ifdef CONFIG_TRX_BD_ARCH + struct rx_buf_desc *entry = &rx_ring->buf_desc[i]; +#else + struct recv_stat *entry = &rx_ring->desc[i]; +#endif + struct sk_buff *skb = rx_ring->rx_buf[i]; + + RTW_PRINT_SEL(m, " desc[%03d]: %p, rx_buf[%03d]: 0x%08x\n", + i, entry, i, cpu_to_le32(*((dma_addr_t *)skb->cb))); + + for (j = 0; j < sizeof(*entry) / 4; j++) { + if ((j % 4) == 0) + RTW_PRINT_SEL(m, " 0x%03x", j); + + RTW_PRINT_SEL(m, " 0x%08x ", ((int *) entry)[j]); + + if ((j % 4) == 3) + RTW_PRINT_SEL(m, "\n"); + } + } + _exit_critical(&pdvobjpriv->irq_th_lock, &irqL); + + return 0; +} + +int proc_get_tx_ring(struct seq_file *m, void *v) +{ + _irqL irqL; + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *) rtw_netdev_priv(dev); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + int i, j, k; + + _enter_critical(&pdvobjpriv->irq_th_lock, &irqL); + for (i = 0; i < PCI_MAX_TX_QUEUE_COUNT; i++) { + struct rtw_tx_ring *tx_ring = &pxmitpriv->tx_ring[i]; + + RTW_PRINT_SEL(m, "tx ring[%d] (%p)\n", i, tx_ring); + RTW_PRINT_SEL(m, " dma: 0x%08x\n", (int) tx_ring->dma); + RTW_PRINT_SEL(m, " idx: %d\n", tx_ring->idx); + RTW_PRINT_SEL(m, " entries: %d\n", tx_ring->entries); + /* RTW_PRINT_SEL(m, " queue: %d\n", tx_ring->queue); */ + RTW_PRINT_SEL(m, " qlen: %d\n", tx_ring->qlen); + + for (j = 0; j < pxmitpriv->txringcount[i]; j++) { +#ifdef CONFIG_TRX_BD_ARCH + struct tx_buf_desc *entry = &tx_ring->buf_desc[j]; + RTW_PRINT_SEL(m, " buf_desc[%03d]: %p\n", j, entry); +#else + struct tx_desc *entry = &tx_ring->desc[j]; + RTW_PRINT_SEL(m, " desc[%03d]: %p\n", j, entry); +#endif + + for (k = 0; k < sizeof(*entry) / 4; k++) { + if ((k % 4) == 0) + RTW_PRINT_SEL(m, " 0x%03x", k); + + RTW_PRINT_SEL(m, " 0x%08x ", ((int *) entry)[k]); + + if ((k % 4) == 3) + RTW_PRINT_SEL(m, "\n"); + } + } + } + _exit_critical(&pdvobjpriv->irq_th_lock, &irqL); + + return 0; +} + +#ifdef DBG_TXBD_DESC_DUMP +int proc_get_tx_ring_ext(struct seq_file *m, void *v) +{ + _irqL irqL; + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *) rtw_netdev_priv(dev); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct rtw_tx_desc_backup *pbuf; + int i, j, k, idx; + + RTW_PRINT_SEL(m, "<<<< tx ring ext dump settings >>>>\n"); + RTW_PRINT_SEL(m, " - backup frame num: %d\n", TX_BAK_FRMAE_CNT); + RTW_PRINT_SEL(m, " - backup max. desc size: %d bytes\n", TX_BAK_DESC_LEN); + RTW_PRINT_SEL(m, " - backup data size: %d bytes\n\n", TX_BAK_DATA_LEN); + + if (!pxmitpriv->dump_txbd_desc) { + RTW_PRINT_SEL(m, "Dump function is disabled.\n"); + return 0; + } + + _enter_critical(&pdvobjpriv->irq_th_lock, &irqL); + for (i = 0; i < HW_QUEUE_ENTRY; i++) { + struct rtw_tx_ring *tx_ring = &pxmitpriv->tx_ring[i]; + + idx = rtw_get_tx_desc_backup(padapter, i, &pbuf); + + RTW_PRINT_SEL(m, "Tx ring[%d]", i); + switch (i) { + case 0: + RTW_PRINT_SEL(m, " (VO)\n"); + break; + case 1: + RTW_PRINT_SEL(m, " (VI)\n"); + break; + case 2: + RTW_PRINT_SEL(m, " (BE)\n"); + break; + case 3: + RTW_PRINT_SEL(m, " (BK)\n"); + break; + case 4: + RTW_PRINT_SEL(m, " (BCN)\n"); + break; + case 5: + RTW_PRINT_SEL(m, " (MGT)\n"); + break; + case 6: + RTW_PRINT_SEL(m, " (HIGH)\n"); + break; + case 7: + RTW_PRINT_SEL(m, " (TXCMD)\n"); + break; + default: + RTW_PRINT_SEL(m, " (?)\n"); + break; + } + + RTW_PRINT_SEL(m, " Entries: %d\n", TX_BAK_FRMAE_CNT); + RTW_PRINT_SEL(m, " Last idx: %d\n", idx); + + for (j = 0; j < TX_BAK_FRMAE_CNT; j++) { + RTW_PRINT_SEL(m, " desc[%03d]:\n", j); + + for (k = 0; k < (pbuf->tx_desc_size) / 4; k++) { + if ((k % 4) == 0) + RTW_PRINT_SEL(m, " 0x%03x", k); + + RTW_PRINT_SEL(m, " 0x%08x ", ((int *)pbuf->tx_bak_desc)[k]); + + if ((k % 4) == 3) + RTW_PRINT_SEL(m, "\n"); + } + +#if 1 /* data dump */ + if (pbuf->tx_desc_size) { + RTW_PRINT_SEL(m, " data[%03d]:\n", j); + + for (k = 0; k < (TX_BAK_DATA_LEN) / 4; k++) { + if ((k % 4) == 0) + RTW_PRINT_SEL(m, " 0x%03x", k); + + RTW_PRINT_SEL(m, " 0x%08x ", ((int *)pbuf->tx_bak_data_hdr)[k]); + + if ((k % 4) == 3) + RTW_PRINT_SEL(m, "\n"); + } + RTW_PRINT_SEL(m, "\n"); + } +#endif + + RTW_PRINT_SEL(m, " R/W pointer: %d/%d\n", pbuf->tx_bak_rp, pbuf->tx_bak_wp); + + pbuf = pbuf + 1; + } + RTW_PRINT_SEL(m, "\n"); + } + _exit_critical(&pdvobjpriv->irq_th_lock, &irqL); + + return 0; +} + +ssize_t proc_set_tx_ring_ext(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + _irqL irqL; + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + char tmp[32]; + u32 reset = 0; + u32 dump = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%u %u", &dump, &reset); + + if (num != 2) { + RTW_INFO("invalid parameter!\n"); + return count; + } + + _enter_critical(&pdvobjpriv->irq_th_lock, &irqL); + pxmitpriv->dump_txbd_desc = (BOOLEAN) dump; + + if (reset == 1) + rtw_tx_desc_backup_reset(); + + _exit_critical(&pdvobjpriv->irq_th_lock, &irqL); + + } + + return count; +} + +#endif + +#endif + +#ifdef CONFIG_WOWLAN +int proc_get_wow_enable(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *registry_pair = &padapter->registrypriv; + + RTW_PRINT_SEL(m, "wow - %s\n", (registry_pair->wowlan_enable)? "enable" : "disable"); + return 0; +} + +ssize_t proc_set_wow_enable(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *registry_pair = &padapter->registrypriv; + char tmp[8]; + int num = 0; + int mode = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) + num = sscanf(tmp, "%d", &mode); + else + return -EFAULT; + + if (num != 1) { + RTW_ERR("%s: %s - invalid parameter!\n", __func__, tmp); + return -EINVAL; + } + + if (mode == 1) { + RTW_PRINT("%s: wowlan - enable\n", __func__); + } else if (mode == 0) { + RTW_PRINT("%s: wowlan - disable\n", __func__); + } else { + RTW_ERR("%s: %s - invalid parameter!, mode=%d\n", + __func__, tmp, mode); + return -EINVAL; + } + + registry_pair->wowlan_enable = mode; + + return count; +} + +int proc_get_pattern_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + u8 val8; + char str_1[128]; + char *p_str; + int i = 0 , j = 0, k = 0; + int len = 0, max_len = 0, total = 0; + + p_str = str_1; + max_len = sizeof(str_1); + + total = pwrpriv->wowlan_pattern_idx; + + rtw_set_default_pattern(padapter); + + /*show pattern*/ + RTW_PRINT_SEL(m, "\n======[Pattern Info.]======\n"); + RTW_PRINT_SEL(m, "pattern number: %d\n", total); + RTW_PRINT_SEL(m, "support default patterns: %c\n", + (pwrpriv->default_patterns_en) ? 'Y' : 'N'); + + for (k = 0; k < total ; k++) { + RTW_PRINT_SEL(m, "\npattern idx: %d\n", k); + RTW_PRINT_SEL(m, "pattern content:\n"); + + p_str = str_1; + max_len = sizeof(str_1); + for (i = 0 ; i < MAX_WKFM_PATTERN_SIZE / 8 ; i++) { + _rtw_memset(p_str, 0, max_len); + len = 0; + for (j = 0 ; j < 8 ; j++) { + val8 = pwrpriv->patterns[k].content[i * 8 + j]; + len += snprintf(p_str + len, max_len - len, + "%02x ", val8); + } + RTW_PRINT_SEL(m, "%s\n", p_str); + } + RTW_PRINT_SEL(m, "\npattern mask:\n"); + for (i = 0 ; i < MAX_WKFM_SIZE / 8 ; i++) { + _rtw_memset(p_str, 0, max_len); + len = 0; + for (j = 0 ; j < 8 ; j++) { + val8 = pwrpriv->patterns[k].mask[i * 8 + j]; + len += snprintf(p_str + len, max_len - len, + "%02x ", val8); + } + RTW_PRINT_SEL(m, "%s\n", p_str); + } + + RTW_PRINT_SEL(m, "\npriv_pattern_len:\n"); + RTW_PRINT_SEL(m, "pattern_len: %d\n", pwrpriv->patterns[k].len); + RTW_PRINT_SEL(m, "*****************\n"); + } + + return 0; +} + +ssize_t proc_set_pattern_info(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct wowlan_ioctl_param poidparam; + u8 tmp[MAX_WKFM_PATTERN_STR_LEN + 1] = {0}; + int ret = 0; + u8 index = 0; + + poidparam.subcode = 0; + + if (count < 1) + return -EFAULT; + + if (count >= sizeof(tmp)) { + RTW_ERR("%s: pattern string is too long, count=%zu\n", + __func__, count); + return -EFAULT; + } + + if (pwrpriv->wowlan_pattern_idx >= MAX_WKFM_CAM_NUM) { + RTW_ERR("priv-pattern is full(idx: %d)\n", + pwrpriv->wowlan_pattern_idx); + RTW_ERR("please clean priv-pattern first\n"); + return -ENOMEM; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + if (strncmp(tmp, "clean", 5) == 0) { + poidparam.subcode = WOWLAN_PATTERN_CLEAN; + rtw_hal_set_hwreg(padapter, + HW_VAR_WOWLAN, (u8 *)&poidparam); + } else { + index = pwrpriv->wowlan_pattern_idx; + ret = rtw_wowlan_parser_pattern_cmd(tmp, + pwrpriv->patterns[index].content, + &pwrpriv->patterns[index].len, + pwrpriv->patterns[index].mask); + if (ret == _TRUE) + pwrpriv->wowlan_pattern_idx++; + } + } else { + rtw_warn_on(1); + return -EFAULT; + } + + return count; +} + +int proc_get_wakeup_event(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *registry_par = &padapter->registrypriv; + + RTW_PRINT_SEL(m, "wakeup event: %#02x\n", registry_par->wakeup_event); + return 0; +} + +ssize_t proc_set_wakeup_event(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + struct registry_priv *registry_par = &padapter->registrypriv; + u32 wakeup_event = 0; + + u8 tmp[8] = {0}; + int num = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) + num = sscanf(tmp, "%u", &wakeup_event); + else + return -EFAULT; + + if (num == 1 && wakeup_event <= 0x07) { + registry_par->wakeup_event = wakeup_event; + + if (wakeup_event & BIT(1)) + pwrctrlpriv->default_patterns_en = _TRUE; + else + pwrctrlpriv->default_patterns_en = _FALSE; + + rtw_wow_pattern_sw_reset(padapter); + + RTW_INFO("%s: wakeup_event: %#2x, default pattern: %d\n", + __func__, registry_par->wakeup_event, + pwrctrlpriv->default_patterns_en); + } else { + return -EINVAL; + } + + return count; +} + +int proc_get_wakeup_reason(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + u8 val = pwrpriv->wowlan_last_wake_reason; + + RTW_PRINT_SEL(m, "last wake reason: %#02x\n", val); + return 0; +} +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +int proc_dump_wow_keep_alive_info(struct seq_file *m, void *v) { + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + int i; + + RTW_PRINT_SEL(m, "wowlan_keep_alive_mode: %d\n", pwrpriv->wowlan_keep_alive_mode); + RTW_PRINT_SEL(m,"LocKeepAlive: %d\n", pwrpriv->keep_alive_pattern_loc ); + RTW_PRINT_SEL(m, "keep_alive_pattern_len: %d\n", pwrpriv->keep_alive_pattern_len); + RTW_PRINT_SEL(m,"keep_alive_pattern= \n" ); + for (i=0 ; i < pwrpriv->keep_alive_pattern_len ; i++) { + RTW_PRINT_SEL(m,"[0x%x] ",pwrpriv->keep_alive_pattern[i]); + if(i%8 == 7) + RTW_PRINT_SEL(m,"\n"); + } + RTW_PRINT_SEL(m,"\n"); + RTW_PRINT_SEL(m," wowlan_keep_alive_period= %d ms\n", pwrpriv->wowlan_keep_alive_period*100); + RTW_PRINT_SEL(m," wowlan_keep_alive_retry_counter= %d\n", pwrpriv->wowlan_keep_alive_retry_counter); + RTW_PRINT_SEL(m," wowlan_keep_alive_retry_interval= %d ms\n", pwrpriv->wowlan_keep_alive_retry_interval*100); + return 0; +} +#endif /* CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#endif /*CONFIG_WOWLAN*/ + +#ifdef CONFIG_GPIO_WAKEUP +int proc_get_wowlan_gpio_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + u8 gpio_index = pwrpriv->wowlan_gpio_index; + u8 gpio_output_state = pwrpriv->wowlan_gpio_output_state; + u8 val = pwrpriv->is_high_active; + + RTW_PRINT_SEL(m, "wakeup_gpio_idx: %d\n", gpio_index); +#if (!defined(CONFIG_WAKEUP_GPIO_INPUT_MODE) && !defined(CONFIG_RTW_ONE_PIN_GPIO)) + RTW_PRINT_SEL(m, "current_gpio_output_state: %d\n", gpio_output_state); +#endif + RTW_PRINT_SEL(m, "high_active: %d\n", val); + + return 0; +} + +ssize_t proc_set_wowlan_gpio_info(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + char tmp[32] = {0}; + int num = 0; + u32 is_high_active = 0; + u8 val8 = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + num = sscanf(tmp, "%u", &is_high_active); + + if (num != 1) { + RTW_INFO("Invalid format\n"); + return count; + } + + is_high_active = is_high_active == 0 ? 0 : 1; + + pwrpriv->is_high_active = is_high_active; + + rtw_ps_deny(padapter, PS_DENY_IOCTL); + LeaveAllPowerSaveModeDirect(padapter); + +#ifdef CONFIG_WAKEUP_GPIO_INPUT_MODE + if (pwrpriv->is_high_active == 0) + rtw_hal_set_input_gpio(padapter, pwrpriv->wowlan_gpio_index); + else + rtw_hal_set_output_gpio(padapter, pwrpriv->wowlan_gpio_index, + GPIO_OUTPUT_LOW); +#else + val8 = (pwrpriv->is_high_active == 0) ? 1 : 0; + rtw_hal_switch_gpio_wl_ctrl(padapter, pwrpriv->wowlan_gpio_index, _TRUE); + rtw_hal_set_output_gpio(padapter, pwrpriv->wowlan_gpio_index, val8); +#endif + rtw_ps_deny_cancel(padapter, PS_DENY_IOCTL); + + RTW_INFO("%s set GPIO_%d to %s_ACTIVE\n", __func__, + pwrpriv->wowlan_gpio_index, + pwrpriv->is_high_active ? "HIGH" : "LOW"); + } + + return count; +} +#endif /* CONFIG_GPIO_WAKEUP */ + +#ifdef CONFIG_P2P_WOWLAN +int proc_get_p2p_wowlan_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + struct p2p_wowlan_info peerinfo = pwdinfo->p2p_wow_info; + if (_TRUE == peerinfo.is_trigger) { + RTW_PRINT_SEL(m, "is_trigger: TRUE\n"); + switch (peerinfo.wowlan_recv_frame_type) { + case P2P_WOWLAN_RECV_NEGO_REQ: + RTW_PRINT_SEL(m, "Frame Type: Nego Request\n"); + break; + case P2P_WOWLAN_RECV_INVITE_REQ: + RTW_PRINT_SEL(m, "Frame Type: Invitation Request\n"); + break; + case P2P_WOWLAN_RECV_PROVISION_REQ: + RTW_PRINT_SEL(m, "Frame Type: Provision Request\n"); + break; + default: + break; + } + RTW_PRINT_SEL(m, "Peer Addr: "MAC_FMT"\n", MAC_ARG(peerinfo.wowlan_peer_addr)); + RTW_PRINT_SEL(m, "Peer WPS Config: %x\n", peerinfo.wowlan_peer_wpsconfig); + RTW_PRINT_SEL(m, "Persistent Group: %d\n", peerinfo.wowlan_peer_is_persistent); + RTW_PRINT_SEL(m, "Intivation Type: %d\n", peerinfo.wowlan_peer_invitation_type); + } else + RTW_PRINT_SEL(m, "is_trigger: False\n"); + return 0; +} +#endif /* CONFIG_P2P_WOWLAN */ +#ifdef CONFIG_BCN_CNT_CONFIRM_HDL +int proc_get_new_bcn_max(struct seq_file *m, void *v) +{ + extern int new_bcn_max; + + RTW_PRINT_SEL(m, "%d", new_bcn_max); + return 0; +} + +ssize_t proc_set_new_bcn_max(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + extern int new_bcn_max; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) + sscanf(tmp, "%d ", &new_bcn_max); + + return count; +} +#endif +#ifdef CONFIG_POWER_SAVING +int proc_get_ps_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + u8 ips_mode = pwrpriv->ips_mode_req; + u8 lps_mode = pwrpriv->power_mgnt; + u8 lps_level = pwrpriv->lps_level; +#ifdef CONFIG_LPS_1T1R + u8 lps_1t1r = pwrpriv->lps_1t1r; +#endif +#ifdef CONFIG_WOWLAN + u8 wow_lps_mode = pwrpriv->wowlan_power_mgmt; + u8 wow_lps_level = pwrpriv->wowlan_lps_level; + #ifdef CONFIG_LPS_1T1R + u8 wow_lps_1t1r = pwrpriv->wowlan_lps_1t1r; + #endif +#endif /* CONFIG_WOWLAN */ + char *str = ""; + + RTW_PRINT_SEL(m, "======Power Saving Info:======\n"); + RTW_PRINT_SEL(m, "*IPS:\n"); + + if (ips_mode == IPS_NORMAL) { +#ifdef CONFIG_FWLPS_IN_IPS + str = "FW_LPS_IN_IPS"; +#else + str = "Card Disable"; +#endif + } else if (ips_mode == IPS_NONE) + str = "NO IPS"; + else if (ips_mode == IPS_LEVEL_2) + str = "IPS_LEVEL_2"; + else + str = "invalid ips_mode"; + + RTW_PRINT_SEL(m, " IPS mode: %s\n", str); + RTW_PRINT_SEL(m, " IPS enter count:%d, IPS leave count:%d\n", + pwrpriv->ips_enter_cnts, pwrpriv->ips_leave_cnts); + RTW_PRINT_SEL(m, "------------------------------\n"); + RTW_PRINT_SEL(m, "*LPS:\n"); + + if (lps_mode == PS_MODE_ACTIVE) + str = "NO LPS"; + else if (lps_mode == PS_MODE_MIN) + str = "MIN"; + else if (lps_mode == PS_MODE_MAX) + str = "MAX"; + else if (lps_mode == PS_MODE_DTIM) + str = "DTIM"; + else + sprintf(str, "%d", lps_mode); + + RTW_PRINT_SEL(m, " LPS mode: %s\n", str); + + if (pwrpriv->dtim != 0) + RTW_PRINT_SEL(m, " DTIM: %d\n", pwrpriv->dtim); + RTW_PRINT_SEL(m, " LPS enter count:%d, LPS leave count:%d\n", + pwrpriv->lps_enter_cnts, pwrpriv->lps_leave_cnts); + + if (lps_level == LPS_LCLK) + str = "LPS_LCLK"; + else if (lps_level == LPS_PG) + str = "LPS_PG"; + else + str = "LPS_NORMAL"; + RTW_PRINT_SEL(m, " LPS level: %s\n", str); + +#ifdef CONFIG_LPS_1T1R + RTW_PRINT_SEL(m, " LPS 1T1R: %d\n", lps_1t1r); +#endif + +#ifdef CONFIG_WOWLAN + RTW_PRINT_SEL(m, "------------------------------\n"); + RTW_PRINT_SEL(m, "*WOW LPS:\n"); + + if (wow_lps_mode == PS_MODE_ACTIVE) + str = "NO LPS"; + else if (wow_lps_mode == PS_MODE_MIN) + str = "MIN"; + else if (wow_lps_mode == PS_MODE_MAX) + str = "MAX"; + else if (wow_lps_mode == PS_MODE_DTIM) + str = "DTIM"; + else + sprintf(str, "%d", wow_lps_mode); + + RTW_PRINT_SEL(m, " WOW LPS mode: %s\n", str); + + if (wow_lps_level == LPS_LCLK) + str = "LPS_LCLK"; + else if (wow_lps_level == LPS_PG) + str = "LPS_PG"; + else + str = "LPS_NORMAL"; + RTW_PRINT_SEL(m, " WOW LPS level: %s\n", str); + + #ifdef CONFIG_LPS_1T1R + RTW_PRINT_SEL(m, " WOW LPS 1T1R: %d\n", wow_lps_1t1r); + #endif +#endif /* CONFIG_WOWLAN */ + + RTW_PRINT_SEL(m, "=============================\n"); + return 0; +} + +ssize_t proc_set_ps_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + struct _ADAPTER *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[8]; + int num = 0; + int mode = 0; + int en = 0; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%d %d", &mode, &en); + if (num > 2) { + RTW_ERR("%s: invalid parameter!\n", __FUNCTION__); + goto exit; + } + + if (num == 1 && mode == 0) { + /* back to original LPS/IPS Mode */ + RTW_INFO("%s: back to original LPS/IPS Mode\n", __FUNCTION__); + + rtw_pm_set_lps(adapter, adapter->registrypriv.power_mgnt); + + rtw_pm_set_ips(adapter, adapter->registrypriv.ips_mode); + +#ifdef CONFIG_WOWLAN + RTW_INFO("%s: back to original WOW LPS Mode\n", __FUNCTION__); + + rtw_pm_set_wow_lps(adapter, adapter->registrypriv.wow_power_mgnt); +#endif /* CONFIG_WOWLAN */ + + goto exit; + } + + if (mode == 1) { + /* LPS */ + RTW_INFO("%s: LPS: %s, en=%d\n", __FUNCTION__, (en == 0) ? "disable":"enable", en); + if (rtw_pm_set_lps(adapter, en) != 0 ) + RTW_ERR("%s: invalid parameter, mode=%d, level=%d\n", __FUNCTION__, mode, en); + + } else if (mode == 2) { + /* IPS */ + RTW_INFO("%s: IPS: %s, en=%d\n", __FUNCTION__, (en == 0) ? "disable":"enable", en); + if (rtw_pm_set_ips(adapter, en) != 0 ) + RTW_ERR("%s: invalid parameter, mode=%d, level=%d\n", __FUNCTION__, mode, en); + } +#ifdef CONFIG_WOWLAN + else if (mode == 3) { + /* WOW LPS */ + RTW_INFO("%s: WOW LPS: %s, en=%d\n", __FUNCTION__, (en == 0) ? "disable":"enable", en); + if (rtw_pm_set_wow_lps(adapter, en) != 0 ) + RTW_ERR("%s: invalid parameter, mode=%d, level=%d\n", __FUNCTION__, mode, en); + } +#endif /* CONFIG_WOWLAN */ + else + RTW_ERR("%s: invalid parameter, mode = %d!\n", __FUNCTION__, mode); + +exit: + return count; +} + +#ifdef CONFIG_WMMPS_STA +int proc_get_wmmps_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char *uapsd_max_sp_str=""; + + if (pregpriv){ + switch(pregpriv->uapsd_max_sp_len) { + case 0: + uapsd_max_sp_str = "NO_LIMIT"; + break; + case 1: + uapsd_max_sp_str = "TWO_MSDU"; + break; + case 2: + uapsd_max_sp_str = "FOUR_MSDU"; + break; + case 3: + uapsd_max_sp_str = "SIX_MSDU"; + break; + default: + uapsd_max_sp_str = "UNSPECIFIED"; + break; + } + + RTW_PRINT_SEL(m, "====== WMMPS_STA Info:======\n"); + RTW_PRINT_SEL(m, "uapsd_max_sp_len=0x%02x (%s)\n", pregpriv->uapsd_max_sp_len, uapsd_max_sp_str); + RTW_PRINT_SEL(m, "uapsd_ac_enable=0x%02x\n", pregpriv->uapsd_ac_enable); + RTW_PRINT_SEL(m, "BIT0 - AC_VO UAPSD: %s\n", (pregpriv->uapsd_ac_enable & DRV_CFG_UAPSD_VO) ? "Enabled" : "Disabled"); + RTW_PRINT_SEL(m, "BIT1 - AC_VI UAPSD: %s\n", (pregpriv->uapsd_ac_enable & DRV_CFG_UAPSD_VI) ? "Enabled" : "Disabled"); + RTW_PRINT_SEL(m, "BIT2 - AC_BK UAPSD: %s\n", (pregpriv->uapsd_ac_enable & DRV_CFG_UAPSD_BK) ? "Enabled" : "Disabled"); + RTW_PRINT_SEL(m, "BIT3 - AC_BE UAPSD: %s\n", (pregpriv->uapsd_ac_enable & DRV_CFG_UAPSD_BE) ? "Enabled" : "Disabled"); + RTW_PRINT_SEL(m, "============================\n"); + } + + return 0; +} + +ssize_t proc_set_wmmps_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u8 uapsd_ac_setting; + u8 uapsd_max_sp_len_setting; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %hhx", &uapsd_max_sp_len_setting, &uapsd_ac_setting); + + if (pregpriv) { + if (num >= 1) { + pregpriv->uapsd_max_sp_len = uapsd_max_sp_len_setting; + RTW_INFO("uapsd_max_sp_len = %d\n", pregpriv->uapsd_max_sp_len); + } + + if (num >= 2) { + pregpriv->uapsd_ac_enable = uapsd_ac_setting; + RTW_INFO("uapsd_ac_enable = 0x%02x\n", pregpriv->uapsd_ac_enable); + } + } + } + + return count; +} +#endif /* CONFIG_WMMPS_STA */ +#endif /* CONFIG_POWER_SAVING */ + +#ifdef CONFIG_TDLS +int proc_get_tdls_enable(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) + RTW_PRINT_SEL(m, "TDLS is %s !\n", (rtw_is_tdls_enabled(padapter) == _TRUE) ? "enabled" : "disabled"); + + return 0; +} + +ssize_t proc_set_tdls_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 en_tdls = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &en_tdls); + + if (num == 1 && pregpriv) { + if (en_tdls > 0) + rtw_enable_tdls_func(padapter); + else + rtw_disable_tdls_func(padapter, _TRUE); + } + } + + return count; +} + +static int proc_tdls_display_tdls_function_info(struct seq_file *m) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + u8 SpaceBtwnItemAndValue = TDLS_DBG_INFO_SPACE_BTWN_ITEM_AND_VALUE; + u8 SpaceBtwnItemAndValueTmp = 0; + BOOLEAN FirstMatchFound = _FALSE; + int j = 0; + + RTW_PRINT_SEL(m, "============[TDLS Function Info]============\n"); + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS Enable", (rtw_is_tdls_enabled(padapter) == _TRUE) ? "_TRUE" : "_FALSE"); + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS Driver Setup", (ptdlsinfo->driver_setup == _TRUE) ? "_TRUE" : "_FALSE"); + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS Prohibited", (ptdlsinfo->ap_prohibited == _TRUE) ? "_TRUE" : "_FALSE"); + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS Channel Switch Prohibited", (ptdlsinfo->ch_switch_prohibited == _TRUE) ? "_TRUE" : "_FALSE"); + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS Link Established", (ptdlsinfo->link_established == _TRUE) ? "_TRUE" : "_FALSE"); + RTW_PRINT_SEL(m, "%-*s = %d/%d\n", SpaceBtwnItemAndValue, "TDLS STA Num (Linked/Allowed)", ptdlsinfo->sta_cnt, MAX_ALLOWED_TDLS_STA_NUM); + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS Allowed STA Num Reached", (ptdlsinfo->sta_maximum == _TRUE) ? "_TRUE" : "_FALSE"); + +#ifdef CONFIG_TDLS_CH_SW + RTW_PRINT_SEL(m, "%-*s =", SpaceBtwnItemAndValue, "TDLS CH SW State"); + if (ptdlsinfo->chsw_info.ch_sw_state == TDLS_STATE_NONE) + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_STATE_NONE"); + else { + for (j = 0; j < 32; j++) { + if (ptdlsinfo->chsw_info.ch_sw_state & BIT(j)) { + if (FirstMatchFound == _FALSE) { + SpaceBtwnItemAndValueTmp = 1; + FirstMatchFound = _TRUE; + } else + SpaceBtwnItemAndValueTmp = SpaceBtwnItemAndValue + 3; + switch (BIT(j)) { + case TDLS_INITIATOR_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_INITIATOR_STATE"); + break; + case TDLS_RESPONDER_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_RESPONDER_STATE"); + break; + case TDLS_LINKED_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_LINKED_STATE"); + break; + case TDLS_WAIT_PTR_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_WAIT_PTR_STATE"); + break; + case TDLS_ALIVE_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_ALIVE_STATE"); + break; + case TDLS_CH_SWITCH_ON_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_CH_SWITCH_ON_STATE"); + break; + case TDLS_PEER_AT_OFF_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_PEER_AT_OFF_STATE"); + break; + case TDLS_CH_SW_INITIATOR_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_CH_SW_INITIATOR_STATE"); + break; + case TDLS_WAIT_CH_RSP_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValue, " ", "TDLS_WAIT_CH_RSP_STATE"); + break; + default: + RTW_PRINT_SEL(m, "%-*sBIT(%d)\n", SpaceBtwnItemAndValueTmp, " ", j); + break; + } + } + } + } + + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS CH SW On", (ATOMIC_READ(&ptdlsinfo->chsw_info.chsw_on) == _TRUE) ? "_TRUE" : "_FALSE"); + RTW_PRINT_SEL(m, "%-*s = %d\n", SpaceBtwnItemAndValue, "TDLS CH SW Off-Channel Num", ptdlsinfo->chsw_info.off_ch_num); + RTW_PRINT_SEL(m, "%-*s = %d\n", SpaceBtwnItemAndValue, "TDLS CH SW Channel Offset", ptdlsinfo->chsw_info.ch_offset); + RTW_PRINT_SEL(m, "%-*s = %d\n", SpaceBtwnItemAndValue, "TDLS CH SW Current Time", ptdlsinfo->chsw_info.cur_time); + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS CH SW Delay Switch Back", (ptdlsinfo->chsw_info.delay_switch_back == _TRUE) ? "_TRUE" : "_FALSE"); + RTW_PRINT_SEL(m, "%-*s = %d\n", SpaceBtwnItemAndValue, "TDLS CH SW Dump Back", ptdlsinfo->chsw_info.dump_stack); +#endif + + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "TDLS Device Discovered", (ptdlsinfo->dev_discovered == _TRUE) ? "_TRUE" : "_FALSE"); + + return 0; +} + +static int proc_tdls_display_network_info(struct seq_file *m) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + int i = 0; + u8 SpaceBtwnItemAndValue = TDLS_DBG_INFO_SPACE_BTWN_ITEM_AND_VALUE; + + /* Display the linked AP/GO info */ + RTW_PRINT_SEL(m, "============[Associated AP/GO Info]============\n"); + + if ((pmlmepriv->fw_state & WIFI_STATION_STATE) && (pmlmepriv->fw_state & WIFI_ASOC_STATE)) { + RTW_PRINT_SEL(m, "%-*s = %s\n", SpaceBtwnItemAndValue, "BSSID", cur_network->network.Ssid.Ssid); + RTW_PRINT_SEL(m, "%-*s = "MAC_FMT"\n", SpaceBtwnItemAndValue, "Mac Address", MAC_ARG(cur_network->network.MacAddress)); + + RTW_PRINT_SEL(m, "%-*s = ", SpaceBtwnItemAndValue, "Wireless Mode"); + for (i = 0; i < 8; i++) { + if (pmlmeext->cur_wireless_mode & BIT(i)) { + switch (BIT(i)) { + case WIRELESS_11B: + RTW_PRINT_SEL(m, "%4s", "11B "); + break; + case WIRELESS_11G: + RTW_PRINT_SEL(m, "%4s", "11G "); + break; + case WIRELESS_11A: + RTW_PRINT_SEL(m, "%4s", "11A "); + break; + case WIRELESS_11_24N: + RTW_PRINT_SEL(m, "%7s", "11_24N "); + break; + case WIRELESS_11_5N: + RTW_PRINT_SEL(m, "%6s", "11_5N "); + break; + case WIRELESS_AUTO: + RTW_PRINT_SEL(m, "%5s", "AUTO "); + break; + case WIRELESS_11AC: + RTW_PRINT_SEL(m, "%5s", "11AC "); + break; + } + } + } + RTW_PRINT_SEL(m, "\n"); + + RTW_PRINT_SEL(m, "%-*s = ", SpaceBtwnItemAndValue, "Privacy"); + switch (padapter->securitypriv.dot11PrivacyAlgrthm) { + case _NO_PRIVACY_: + RTW_PRINT_SEL(m, "%s\n", "NO PRIVACY"); + break; + case _WEP40_: + RTW_PRINT_SEL(m, "%s\n", "WEP 40"); + break; + case _TKIP_: + RTW_PRINT_SEL(m, "%s\n", "TKIP"); + break; + case _TKIP_WTMIC_: + RTW_PRINT_SEL(m, "%s\n", "TKIP WTMIC"); + break; + case _AES_: + RTW_PRINT_SEL(m, "%s\n", "AES"); + break; + case _WEP104_: + RTW_PRINT_SEL(m, "%s\n", "WEP 104"); + break; +#if 0 /* no this setting */ + case _WEP_WPA_MIXED_: + RTW_PRINT_SEL(m, "%s\n", "WEP/WPA Mixed"); + break; +#endif + case _SMS4_: + RTW_PRINT_SEL(m, "%s\n", "SMS4"); + break; +#ifdef CONFIG_IEEE80211W + case _BIP_CMAC_128_: + RTW_PRINT_SEL(m, "%s\n", "BIP"); + break; +#endif /* CONFIG_IEEE80211W */ + } + + RTW_PRINT_SEL(m, "%-*s = %d\n", SpaceBtwnItemAndValue, "Channel", pmlmeext->cur_channel); + RTW_PRINT_SEL(m, "%-*s = ", SpaceBtwnItemAndValue, "Channel Offset"); + switch (pmlmeext->cur_ch_offset) { + case HAL_PRIME_CHNL_OFFSET_DONT_CARE: + RTW_PRINT_SEL(m, "%s\n", "N/A"); + break; + case HAL_PRIME_CHNL_OFFSET_LOWER: + RTW_PRINT_SEL(m, "%s\n", "Lower"); + break; + case HAL_PRIME_CHNL_OFFSET_UPPER: + RTW_PRINT_SEL(m, "%s\n", "Upper"); + break; + } + + RTW_PRINT_SEL(m, "%-*s = ", SpaceBtwnItemAndValue, "Bandwidth Mode"); + switch (pmlmeext->cur_bwmode) { + case CHANNEL_WIDTH_20: + RTW_PRINT_SEL(m, "%s\n", "20MHz"); + break; + case CHANNEL_WIDTH_40: + RTW_PRINT_SEL(m, "%s\n", "40MHz"); + break; + case CHANNEL_WIDTH_80: + RTW_PRINT_SEL(m, "%s\n", "80MHz"); + break; + case CHANNEL_WIDTH_160: + RTW_PRINT_SEL(m, "%s\n", "160MHz"); + break; + case CHANNEL_WIDTH_80_80: + RTW_PRINT_SEL(m, "%s\n", "80MHz + 80MHz"); + break; + } + } else + RTW_PRINT_SEL(m, "No association with AP/GO exists!\n"); + + return 0; +} + +static int proc_tdls_display_tdls_sta_info(struct seq_file *m) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_priv *pstapriv = &padapter->stapriv; + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct sta_info *psta; + int i = 0, j = 0; + _irqL irqL; + _list *plist, *phead; + u8 SpaceBtwnItemAndValue = TDLS_DBG_INFO_SPACE_BTWN_ITEM_AND_VALUE; + u8 SpaceBtwnItemAndValueTmp = 0; + u8 NumOfTdlsStaToShow = 0; + BOOLEAN FirstMatchFound = _FALSE; + + /* Search for TDLS sta info to display */ + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + if (psta->tdls_sta_state != TDLS_STATE_NONE) { + /* We got one TDLS sta info to show */ + RTW_PRINT_SEL(m, "============[TDLS Peer STA Info: STA %d]============\n", ++NumOfTdlsStaToShow); + RTW_PRINT_SEL(m, "%-*s = "MAC_FMT"\n", SpaceBtwnItemAndValue, "Mac Address", MAC_ARG(psta->cmn.mac_addr)); + RTW_PRINT_SEL(m, "%-*s =", SpaceBtwnItemAndValue, "TDLS STA State"); + SpaceBtwnItemAndValueTmp = 0; + FirstMatchFound = _FALSE; + for (j = 0; j < 32; j++) { + if (psta->tdls_sta_state & BIT(j)) { + if (FirstMatchFound == _FALSE) { + SpaceBtwnItemAndValueTmp = 1; + FirstMatchFound = _TRUE; + } else + SpaceBtwnItemAndValueTmp = SpaceBtwnItemAndValue + 3; + switch (BIT(j)) { + case TDLS_INITIATOR_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_INITIATOR_STATE"); + break; + case TDLS_RESPONDER_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_RESPONDER_STATE"); + break; + case TDLS_LINKED_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_LINKED_STATE"); + break; + case TDLS_WAIT_PTR_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_WAIT_PTR_STATE"); + break; + case TDLS_ALIVE_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_ALIVE_STATE"); + break; + case TDLS_CH_SWITCH_ON_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_CH_SWITCH_ON_STATE"); + break; + case TDLS_PEER_AT_OFF_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_PEER_AT_OFF_STATE"); + break; + case TDLS_CH_SW_INITIATOR_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValueTmp, " ", "TDLS_CH_SW_INITIATOR_STATE"); + break; + case TDLS_WAIT_CH_RSP_STATE: + RTW_PRINT_SEL(m, "%-*s%s\n", SpaceBtwnItemAndValue, " ", "TDLS_WAIT_CH_RSP_STATE"); + break; + default: + RTW_PRINT_SEL(m, "%-*sBIT(%d)\n", SpaceBtwnItemAndValueTmp, " ", j); + break; + } + } + } + + RTW_PRINT_SEL(m, "%-*s = ", SpaceBtwnItemAndValue, "Wireless Mode"); + for (j = 0; j < 8; j++) { + if (psta->wireless_mode & BIT(j)) { + switch (BIT(j)) { + case WIRELESS_11B: + RTW_PRINT_SEL(m, "%4s", "11B "); + break; + case WIRELESS_11G: + RTW_PRINT_SEL(m, "%4s", "11G "); + break; + case WIRELESS_11A: + RTW_PRINT_SEL(m, "%4s", "11A "); + break; + case WIRELESS_11_24N: + RTW_PRINT_SEL(m, "%7s", "11_24N "); + break; + case WIRELESS_11_5N: + RTW_PRINT_SEL(m, "%6s", "11_5N "); + break; + case WIRELESS_AUTO: + RTW_PRINT_SEL(m, "%5s", "AUTO "); + break; + case WIRELESS_11AC: + RTW_PRINT_SEL(m, "%5s", "11AC "); + break; + } + } + } + RTW_PRINT_SEL(m, "\n"); + + RTW_PRINT_SEL(m, "%-*s = ", SpaceBtwnItemAndValue, "Bandwidth Mode"); + switch (psta->cmn.bw_mode) { + case CHANNEL_WIDTH_20: + RTW_PRINT_SEL(m, "%s\n", "20MHz"); + break; + case CHANNEL_WIDTH_40: + RTW_PRINT_SEL(m, "%s\n", "40MHz"); + break; + case CHANNEL_WIDTH_80: + RTW_PRINT_SEL(m, "%s\n", "80MHz"); + break; + case CHANNEL_WIDTH_160: + RTW_PRINT_SEL(m, "%s\n", "160MHz"); + break; + case CHANNEL_WIDTH_80_80: + RTW_PRINT_SEL(m, "%s\n", "80MHz + 80MHz"); + break; + case CHANNEL_WIDTH_5: + RTW_PRINT_SEL(m, "%s\n", "5MHz"); + break; + case CHANNEL_WIDTH_10: + RTW_PRINT_SEL(m, "%s\n", "10MHz"); + break; + default: + RTW_PRINT_SEL(m, "(%d)%s\n", psta->cmn.bw_mode, "invalid"); + break; + } + + RTW_PRINT_SEL(m, "%-*s = ", SpaceBtwnItemAndValue, "Privacy"); + switch (psta->dot118021XPrivacy) { + case _NO_PRIVACY_: + RTW_PRINT_SEL(m, "%s\n", "NO PRIVACY"); + break; + case _WEP40_: + RTW_PRINT_SEL(m, "%s\n", "WEP 40"); + break; + case _TKIP_: + RTW_PRINT_SEL(m, "%s\n", "TKIP"); + break; + case _TKIP_WTMIC_: + RTW_PRINT_SEL(m, "%s\n", "TKIP WTMIC"); + break; + case _AES_: + RTW_PRINT_SEL(m, "%s\n", "AES"); + break; + case _WEP104_: + RTW_PRINT_SEL(m, "%s\n", "WEP 104"); + break; +#if 0 /* no this setting */ + case _WEP_WPA_MIXED_: + RTW_PRINT_SEL(m, "%s\n", "WEP/WPA Mixed"); + break; +#endif + case _SMS4_: + RTW_PRINT_SEL(m, "%s\n", "SMS4"); + break; +#ifdef CONFIG_IEEE80211W + case _BIP_CMAC_128_: + RTW_PRINT_SEL(m, "%s\n", "BIP"); + break; +#endif /* CONFIG_IEEE80211W */ + } + + RTW_PRINT_SEL(m, "%-*s = %d sec/%d sec\n", SpaceBtwnItemAndValue, "TPK Lifetime (Current/Expire)", psta->TPK_count, psta->TDLS_PeerKey_Lifetime); + RTW_PRINT_SEL(m, "%-*s = %llu\n", SpaceBtwnItemAndValue, "Tx Packets Over Direct Link", psta->sta_stats.tx_pkts); + RTW_PRINT_SEL(m, "%-*s = %llu\n", SpaceBtwnItemAndValue, "Rx Packets Over Direct Link", psta->sta_stats.rx_data_pkts); + } + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + if (NumOfTdlsStaToShow == 0) { + RTW_PRINT_SEL(m, "============[TDLS Peer STA Info]============\n"); + RTW_PRINT_SEL(m, "No TDLS direct link exists!\n"); + } + + return 0; +} + +int proc_get_tdls_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct sta_priv *pstapriv = &padapter->stapriv; + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct sta_info *psta; + int i = 0, j = 0; + _irqL irqL; + _list *plist, *phead; + u8 SpaceBtwnItemAndValue = 41; + u8 SpaceBtwnItemAndValueTmp = 0; + u8 NumOfTdlsStaToShow = 0; + BOOLEAN FirstMatchFound = _FALSE; + + if (hal_chk_wl_func(padapter, WL_FUNC_TDLS) == _FALSE) { + RTW_PRINT_SEL(m, "No tdls info can be shown since hal doesn't support tdls\n"); + return 0; + } + + proc_tdls_display_tdls_function_info(m); + proc_tdls_display_network_info(m); + proc_tdls_display_tdls_sta_info(m); + + return 0; +} +#endif + +int proc_get_monitor(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + if (MLME_IS_MONITOR(padapter)) { + RTW_PRINT_SEL(m, "Monitor mode : Enable\n"); + RTW_PRINT_SEL(m, "Device type : %u\n", dev->type); + + RTW_PRINT_SEL(m, "ch=%d, ch_offset=%d, bw=%d\n", + rtw_get_oper_ch(padapter), + rtw_get_oper_choffset(padapter), + rtw_get_oper_bw(padapter)); + } else + RTW_PRINT_SEL(m, "Monitor mode : Disable\n"); + + return 0; +} + +ssize_t proc_set_monitor(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u16 target_type; + u8 target_ch, target_offset, target_bw; + + if (count < 3) { + RTW_INFO("argument size is less than 3\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = 0; + + num = sscanf(tmp, "type %hu", &target_type); + if ((num == 1) && + ((target_type != ARPHRD_IEEE80211) && + (target_type != ARPHRD_IEEE80211_RADIOTAP))) { + dev->type = ARPHRD_IEEE80211_RADIOTAP; + return count; + } + + num = sscanf(tmp, "%hhu %hhu %hhu", &target_ch, &target_offset, &target_bw); + if (num != 3) { + RTW_INFO("invalid write_reg parameter!\n"); + return count; + } + + padapter->mlmeextpriv.cur_channel = target_ch; + set_channel_bwmode(padapter, target_ch, target_offset, target_bw); + } + + return count; +} + +#ifdef RTW_SIMPLE_CONFIG +/* For RtwSimleConfig */ +int proc_get_simple_config(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "RTW Simple Config : %s\n", padapter->rtw_simple_config ? "Enable" : "Disable"); + + return 0; +} + +ssize_t proc_set_simple_config(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 ret; + + if (count < 1) { + RTW_INFO("argument size is less than 1\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%hhd", &ret); + + padapter->rtw_simple_config = ret ? _TRUE : _FALSE; + } + + return count; +} +#endif + +#ifdef DBG_XMIT_BLOCK +int proc_get_xmit_block(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + dump_xmit_block(m, padapter); + + return 0; +} + +ssize_t proc_set_xmit_block(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 xb_mode, xb_reason; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx %hhx", &xb_mode, &xb_reason); + + if (num != 2) { + RTW_INFO("invalid parameter!\n"); + return count; + } + + if (xb_mode == 0)/*set*/ + rtw_set_xmit_block(padapter, xb_reason); + else if (xb_mode == 1)/*clear*/ + rtw_clr_xmit_block(padapter, xb_reason); + else + RTW_INFO("invalid parameter!\n"); + } + + return count; +} +#endif + +#include +int proc_get_efuse_map(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + PEFUSE_HAL pEfuseHal = &pHalData->EfuseHal; + int i, j; + u8 ips_mode = IPS_NUM; + u16 mapLen; + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, _FALSE); + if (mapLen > EFUSE_MAX_MAP_LEN) + mapLen = EFUSE_MAX_MAP_LEN; + + ips_mode = pwrctrlpriv->ips_mode; + rtw_pm_set_ips(padapter, IPS_NONE); +#ifdef CONFIG_EFUSE_CONFIG_FILE + if (pHalData->efuse_file_status == EFUSE_FILE_LOADED) { + RTW_PRINT_SEL(m, "File eFuse Map loaded! file path:%s\nDriver eFuse Map From File\n", EFUSE_MAP_PATH); + if (pHalData->bautoload_fail_flag) + RTW_PRINT_SEL(m, "File Autoload fail!!!\n"); + } else if (pHalData->efuse_file_status == EFUSE_FILE_FAILED) { + RTW_PRINT_SEL(m, "Open File eFuse Map Fail ! file path:%s\nDriver eFuse Map From Default\n", EFUSE_MAP_PATH); + if (pHalData->bautoload_fail_flag) + RTW_PRINT_SEL(m, "HW Autoload fail!!!\n"); + } else +#endif + + { + RTW_PRINT_SEL(m, "Driver eFuse Map From HW\n"); + if (pHalData->bautoload_fail_flag) + RTW_PRINT_SEL(m, "HW Autoload fail!!!\n"); + } + for (i = 0; i < mapLen; i += 16) { + RTW_PRINT_SEL(m, "0x%02x\t", i); + for (j = 0; j < 8; j++) + RTW_PRINT_SEL(m, "%02X ", pHalData->efuse_eeprom_data[i + j]); + RTW_PRINT_SEL(m, "\t"); + for (; j < 16; j++) + RTW_PRINT_SEL(m, "%02X ", pHalData->efuse_eeprom_data[i + j]); + RTW_PRINT_SEL(m, "\n"); + } + + if (rtw_efuse_map_read(padapter, 0, mapLen, pEfuseHal->fakeEfuseInitMap) == _FAIL) { + RTW_PRINT_SEL(m, "WARN - Read Realmap Failed\n"); + return 0; + } + + RTW_PRINT_SEL(m, "\n"); + RTW_PRINT_SEL(m, "HW eFuse Map\n"); + for (i = 0; i < mapLen; i += 16) { + RTW_PRINT_SEL(m, "0x%02x\t", i); + for (j = 0; j < 8; j++) + RTW_PRINT_SEL(m, "%02X ", pEfuseHal->fakeEfuseInitMap[i + j]); + RTW_PRINT_SEL(m, "\t"); + for (; j < 16; j++) + RTW_PRINT_SEL(m, "%02X ", pEfuseHal->fakeEfuseInitMap[i + j]); + RTW_PRINT_SEL(m, "\n"); + } + + rtw_pm_set_ips(padapter, ips_mode); + + return 0; +} + +ssize_t proc_set_efuse_map(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ +#if 0 + char tmp[256] = {0}; + u32 addr, cnts; + u8 efuse_data; + + int jj, kk; + + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + u8 ips_mode = IPS_NUM; + + if (count < 3) { + RTW_INFO("argument size is less than 3\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%x %d %x", &addr, &cnts, &efuse_data); + + if (num != 3) { + RTW_INFO("invalid write_reg parameter!\n"); + return count; + } + } + ips_mode = pwrctrlpriv->ips_mode; + rtw_pm_set_ips(padapter, IPS_NONE); + if (rtw_efuse_map_write(padapter, addr, cnts, &efuse_data) == _FAIL) + RTW_INFO("WARN - rtw_efuse_map_write error!!\n"); + rtw_pm_set_ips(padapter, ips_mode); +#endif + return count; +} + +#ifdef CONFIG_IEEE80211W +ssize_t proc_set_tx_sa_query(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + struct sta_info *psta; + _list *plist, *phead; + _irqL irqL; + char tmp[16]; + u8 mac_addr[NUM_STA][ETH_ALEN]; + u32 key_type; + u8 index; + + if (count > 2) { + RTW_INFO("argument size is more than 2\n"); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, sizeof(tmp))) { + + int num = sscanf(tmp, "%x", &key_type); + + if (num != 1) { + RTW_INFO("invalid read_reg parameter!\n"); + return count; + } + RTW_INFO("0: set sa query request , key_type=%d\n", key_type); + } + + if ((check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) && SEC_IS_BIP_KEY_INSTALLED(&padapter->securitypriv) == _TRUE) { + RTW_INFO("STA:"MAC_FMT"\n", MAC_ARG(get_my_bssid(&(pmlmeinfo->network)))); + /* TX unicast sa_query to AP */ + issue_action_SA_Query(padapter, get_my_bssid(&(pmlmeinfo->network)), 0, 0, (u8)key_type); + } else if (check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE && SEC_IS_BIP_KEY_INSTALLED(&padapter->securitypriv) == _TRUE) { + /* TX unicast sa_query to every client STA */ + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (index = 0; index < NUM_STA; index++) { + psta = NULL; + + phead = &(pstapriv->sta_hash[index]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + _rtw_memcpy(&mac_addr[psta->cmn.mac_id][0], psta->cmn.mac_addr, ETH_ALEN); + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (index = 0; index < macid_ctl->num && index < NUM_STA; index++) { + if (rtw_macid_is_used(macid_ctl, index) && !rtw_macid_is_bmc(macid_ctl, index)) { + if (!_rtw_memcmp(get_my_bssid(&(pmlmeinfo->network)), &mac_addr[index][0], ETH_ALEN) + && !IS_MCAST(&mac_addr[index][0])) { + issue_action_SA_Query(padapter, &mac_addr[index][0], 0, 0, (u8)key_type); + RTW_INFO("STA[%u]:"MAC_FMT"\n", index , MAC_ARG(&mac_addr[index][0])); + } + } + } + } + + return count; +} + +int proc_get_tx_sa_query(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "%s\n", __func__); + return 0; +} + +ssize_t proc_set_tx_deauth(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + struct sta_info *psta; + _list *plist, *phead; + _irqL irqL; + char tmp[16]; + u8 mac_addr[NUM_STA][ETH_ALEN]; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u32 key_type; + u8 index; + + + if (count > 2) { + RTW_INFO("argument size is more than 2\n"); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, sizeof(tmp))) { + + int num = sscanf(tmp, "%x", &key_type); + + if (num != 1) { + RTW_INFO("invalid read_reg parameter!\n"); + return count; + } + RTW_INFO("key_type=%d\n", key_type); + } + if (key_type < 0 || key_type > 4) + return count; + + if ((check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) { + if (key_type == 3) /* key_type 3 only for AP mode */ + return count; + /* TX unicast deauth to AP */ + issue_deauth_11w(padapter, get_my_bssid(&(pmlmeinfo->network)), 0, (u8)key_type); +#ifdef CONFIG_AP_MODE + } else if (check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE) { + u8 updated = _FALSE; + + if (key_type == 3) + issue_deauth_11w(padapter, bc_addr, 0, IEEE80211W_RIGHT_KEY); + + /* TX unicast deauth to every client STA */ + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (index = 0; index < NUM_STA; index++) { + psta = NULL; + + phead = &(pstapriv->sta_hash[index]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + _rtw_memcpy(&mac_addr[psta->cmn.mac_id][0], psta->cmn.mac_addr, ETH_ALEN); + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (index = 0; index < macid_ctl->num && index < NUM_STA; index++) { + if (rtw_macid_is_used(macid_ctl, index) && !rtw_macid_is_bmc(macid_ctl, index)) { + if (!_rtw_memcmp(get_my_bssid(&(pmlmeinfo->network)), &mac_addr[index][0], ETH_ALEN)) { + if (key_type != 3) + issue_deauth_11w(padapter, &mac_addr[index][0], 0, (u8)key_type); + + psta = rtw_get_stainfo(pstapriv, &mac_addr[index][0]); + if (psta && key_type != IEEE80211W_WRONG_KEY && key_type != IEEE80211W_NO_KEY) { + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&psta->asoc_list) == _FALSE) { + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + updated |= ap_free_sta(padapter, psta, _FALSE, WLAN_REASON_PREV_AUTH_NOT_VALID, _TRUE); + + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + } + + RTW_INFO("STA[%u]:"MAC_FMT"\n", index , MAC_ARG(&mac_addr[index][0])); + } + } + } + + associated_clients_update(padapter, updated, STA_INFO_UPDATE_ALL); +#endif /* CONFIG_AP_MODE */ + } + + return count; +} + +int proc_get_tx_deauth(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "%s\n", __func__); + return 0; +} + +ssize_t proc_set_tx_auth(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + struct sta_info *psta; + _list *plist, *phead; + _irqL irqL; + char tmp[16]; + u8 mac_addr[NUM_STA][ETH_ALEN]; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u32 tx_auth; + u8 index; + + + if (count > 2) { + RTW_INFO("argument size is more than 2\n"); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, sizeof(tmp))) { + + int num = sscanf(tmp, "%x", &tx_auth); + + if (num != 1) { + RTW_INFO("invalid read_reg parameter!\n"); + return count; + } + RTW_INFO("1: setnd auth, 2: send assoc request. tx_auth=%d\n", tx_auth); + } + + if ((check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) { + if (tx_auth == 1) { + /* TX unicast auth to AP */ + issue_auth(padapter, NULL, 0); + } else if (tx_auth == 2) { + /* TX unicast auth to AP */ + issue_assocreq(padapter); + } + } + + return count; +} + +int proc_get_tx_auth(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "%s\n", __func__); + return 0; +} +#endif /* CONFIG_IEEE80211W */ + +#ifdef CONFIG_CUSTOMER01_SMART_ANTENNA +static u32 phase_idx; +int proc_get_pathb_phase(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "PathB phase index =%d\n", phase_idx); + return 0; +} + +ssize_t proc_set_pathb_phase(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + int num; + u32 tmp_idx; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + num = sscanf(tmp, "%u", &tmp_idx); + if ((tmp_idx < 0) || (tmp_idx > 11)) { + RTW_INFO(FUNC_ADPT_FMT "Invalid input value\n", FUNC_ADPT_ARG(padapter)); + return count; + } + phase_idx = tmp_idx; + rtw_hal_set_pathb_phase(padapter, phase_idx); + } + return count; +} +#endif + +#ifdef CONFIG_MCC_MODE +int proc_get_mcc_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_adapters_status(m, adapter_to_dvobj(adapter)); + rtw_hal_dump_mcc_info(m, adapter_to_dvobj(adapter)); + return 0; +} + +int proc_get_mcc_policy_table(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_hal_dump_mcc_policy_table(m); + return 0; +} + +ssize_t proc_set_mcc_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 en_mcc = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface = NULL; + u8 i = 0; + int num = sscanf(tmp, "%u", &en_mcc); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: en_mcc = %d\n", __func__, en_mcc); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + iface->registrypriv.en_mcc = en_mcc; + } + } + + return count; +} + +ssize_t proc_set_mcc_duration(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 enable_runtime_duration = 0, mcc_duration = 0, type = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u %u %u", &enable_runtime_duration, &type, &mcc_duration); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + if (num > 3) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters > 2\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + if (num == 2) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters > 2\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + if (num >= 1) { + SET_MCC_RUNTIME_DURATION(padapter, enable_runtime_duration); + RTW_INFO("runtime duration:%s\n", enable_runtime_duration ? "enable":"disable"); + } + + if (num == 3) { + RTW_INFO("type:%d, mcc duration:%d\n", type, mcc_duration); + rtw_set_mcc_duration_cmd(padapter, type, mcc_duration); + } + } + + return count; +} + +#ifdef CONFIG_MCC_PHYDM_OFFLOAD +ssize_t proc_set_mcc_phydm_offload_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 mcc_phydm_enable = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + u8 i = 0; + int num = sscanf(tmp, "%u", &mcc_phydm_enable); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: mcc phydm enable = %d\n", __func__, mcc_phydm_enable); + rtw_set_mcc_phydm_offload_enable_cmd(padapter, mcc_phydm_enable, _TRUE); + } + + return count; +} +#endif + +ssize_t proc_set_mcc_single_tx_criteria(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 mcc_single_tx_criteria = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface = NULL; + u8 i = 0; + int num = sscanf(tmp, "%u", &mcc_single_tx_criteria); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: mcc_single_tx_criteria = %d\n", __func__, mcc_single_tx_criteria); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + iface->registrypriv.rtw_mcc_single_tx_cri = mcc_single_tx_criteria; + } + + + } + + return count; +} + + +ssize_t proc_set_mcc_ap_bw20_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 mcc_ap_bw20_target_tp = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u", &mcc_ap_bw20_target_tp); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: mcc_ap_bw20_target_tp = %d\n", __func__, mcc_ap_bw20_target_tp); + + padapter->registrypriv.rtw_mcc_ap_bw20_target_tx_tp = mcc_ap_bw20_target_tp; + + + } + + return count; +} + +ssize_t proc_set_mcc_ap_bw40_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 mcc_ap_bw40_target_tp = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u", &mcc_ap_bw40_target_tp); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: mcc_ap_bw40_target_tp = %d\n", __func__, mcc_ap_bw40_target_tp); + + padapter->registrypriv.rtw_mcc_ap_bw40_target_tx_tp = mcc_ap_bw40_target_tp; + + + } + + return count; +} + +ssize_t proc_set_mcc_ap_bw80_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 mcc_ap_bw80_target_tp = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u", &mcc_ap_bw80_target_tp); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: mcc_ap_bw80_target_tp = %d\n", __func__, mcc_ap_bw80_target_tp); + + padapter->registrypriv.rtw_mcc_ap_bw80_target_tx_tp = mcc_ap_bw80_target_tp; + + + } + + return count; +} + +ssize_t proc_set_mcc_sta_bw20_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 mcc_sta_bw20_target_tp = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u", &mcc_sta_bw20_target_tp); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: mcc_sta_bw20_target_tp = %d\n", __func__, mcc_sta_bw20_target_tp); + + padapter->registrypriv.rtw_mcc_sta_bw20_target_tx_tp = mcc_sta_bw20_target_tp; + + + } + + return count; +} + +ssize_t proc_set_mcc_sta_bw40_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 mcc_sta_bw40_target_tp = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u", &mcc_sta_bw40_target_tp); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: mcc_sta_bw40_target_tp = %d\n", __func__, mcc_sta_bw40_target_tp); + + padapter->registrypriv.rtw_mcc_sta_bw40_target_tx_tp = mcc_sta_bw40_target_tp; + + + } + + return count; +} + +ssize_t proc_set_mcc_sta_bw80_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[255]; + u32 mcc_sta_bw80_target_tp = 0; + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", FUNC_ADPT_ARG(padapter)); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO(FUNC_ADPT_FMT ": input length is too large\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u", &mcc_sta_bw80_target_tp); + + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } + + RTW_INFO("%s: mcc_sta_bw80_target_tp = %d\n", __func__, mcc_sta_bw80_target_tp); + + padapter->registrypriv.rtw_mcc_sta_bw80_target_tx_tp = mcc_sta_bw80_target_tp; + + + } + + return count; +} +#endif /* CONFIG_MCC_MODE */ + +int proc_get_ack_timeout(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 ack_timeout_val; +#ifdef CONFIG_RTL8821C + u8 ack_timeout_val_cck; +#endif + + ack_timeout_val = rtw_read8(padapter, REG_ACKTO); + +#ifdef CONFIG_RTL8821C + ack_timeout_val_cck = rtw_read8(padapter, REG_ACKTO_CCK_8821C); + RTW_PRINT_SEL(m, "Current CCK packet ACK Timeout = %d us (0x%x).\n", ack_timeout_val_cck, ack_timeout_val_cck); + RTW_PRINT_SEL(m, "Current non-CCK packet ACK Timeout = %d us (0x%x).\n", ack_timeout_val, ack_timeout_val); +#else + RTW_PRINT_SEL(m, "Current ACK Timeout = %d us (0x%x).\n", ack_timeout_val, ack_timeout_val); +#endif + + return 0; +} + +ssize_t proc_set_ack_timeout(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 ack_timeout_ms, ack_timeout_ms_cck; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u %u", &ack_timeout_ms, &ack_timeout_ms_cck); + +#ifdef CONFIG_RTL8821C + if (num < 2) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 2\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } +#else + if (num < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input parameters < 1\n", FUNC_ADPT_ARG(padapter)); + return -EINVAL; + } +#endif + /* This register sets the Ack time out value after Tx unicast packet. It is in units of us. */ + rtw_write8(padapter, REG_ACKTO, (u8)ack_timeout_ms); + +#ifdef CONFIG_RTL8821C + /* This register sets the Ack time out value after Tx unicast CCK packet. It is in units of us. */ + rtw_write8(padapter, REG_ACKTO_CCK_8821C, (u8)ack_timeout_ms_cck); + RTW_INFO("Set CCK packet ACK Timeout to %d us.\n", ack_timeout_ms_cck); + RTW_INFO("Set non-CCK packet ACK Timeout to %d us.\n", ack_timeout_ms); +#else + RTW_INFO("Set ACK Timeout to %d us.\n", ack_timeout_ms); +#endif + } + + return count; +} + +ssize_t proc_set_fw_offload(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + _adapter *pri_adapter = GET_PRIMARY_ADAPTER(adapter); + HAL_DATA_TYPE *hal = GET_HAL_DATA(adapter); + char tmp[32]; + u32 iqk_offload_enable = 0, ch_switch_offload_enable = 0; + + if (buffer == NULL) { + RTW_INFO("input buffer is NULL!\n"); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO("input length is 0!\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO("input length is too large\n"); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%d %d", &iqk_offload_enable, &ch_switch_offload_enable); + + if (num < 2) { + RTW_INFO("input parameters < 1\n"); + return -EINVAL; + } + + if (hal->RegIQKFWOffload != iqk_offload_enable) { + hal->RegIQKFWOffload = iqk_offload_enable; + rtw_run_in_thread_cmd(pri_adapter, ((void *)(rtw_hal_update_iqk_fw_offload_cap)), pri_adapter); + } + + if (hal->ch_switch_offload != ch_switch_offload_enable) + hal->ch_switch_offload = ch_switch_offload_enable; + } + + return count; +} + +int proc_get_fw_offload(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *hal = GET_HAL_DATA(adapter); + + + RTW_PRINT_SEL(m, "IQK FW offload:%s\n", hal->RegIQKFWOffload?"enable":"disable"); + RTW_PRINT_SEL(m, "Channel switch FW offload:%s\n", hal->ch_switch_offload?"enable":"disable"); + return 0; +} +#ifdef CONFIG_FW_HANDLE_TXBCN +extern void rtw_hal_set_fw_ap_bcn_offload_cmd(_adapter *adapter, bool fw_bcn_en, u8 tbtt_rpt_map); +ssize_t proc_set_fw_tbtt_rpt(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 fw_tbtt_rpt, fw_bcn_offload; + + + if (buffer == NULL) { + RTW_INFO("input buffer is NULL!\n"); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO("input length is 0!\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO("input length is too large\n"); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%d %x",&fw_bcn_offload, &fw_tbtt_rpt); + + if (num < 2) { + RTW_INFO("input parameters < 2\n"); + return -EINVAL; + } + rtw_hal_set_fw_ap_bcn_offload_cmd(adapter, fw_bcn_offload, fw_tbtt_rpt); + } + + return count; +} + +int proc_get_fw_tbtt_rpt(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + RTW_PRINT_SEL(m, "FW BCN offload:%s\n", dvobj->fw_bcn_offload ? "enable" : "disable"); + RTW_PRINT_SEL(m, "FW TBTT RPT:%x\n", dvobj->vap_tbtt_rpt_map); + return 0; +} + +#endif + +#ifdef CONFIG_CTRL_TXSS_BY_TP +ssize_t proc_set_txss_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + char tmp[32]; + u32 enable = 0; + u32 txss_tx_tp = 0; + int txss_chk_cnt = 0; + + if (buffer == NULL) { + RTW_INFO("input buffer is NULL!\n"); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO("input length is 0!\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO("input length is too large\n"); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u %u %d", + &enable, &txss_tx_tp, &txss_chk_cnt); + + if (num < 1) { + RTW_INFO("input parameters < 1\n"); + return -EINVAL; + } + pmlmeext->txss_ctrl_en = enable; + + if (txss_tx_tp) + pmlmeext->txss_tp_th = txss_tx_tp; + if (txss_chk_cnt) + pmlmeext->txss_tp_chk_cnt = txss_chk_cnt; + + RTW_INFO("%s txss_ctl_en :%s , txss_tp_th:%d, tp_chk_cnt:%d\n", + __func__, pmlmeext->txss_tp_th ? "Y" : "N", + pmlmeext->txss_tp_th, pmlmeext->txss_tp_chk_cnt); + + } + + return count; +} + +int proc_get_txss_tp(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + RTW_PRINT_SEL(m, "TXSS Control - %s\n", pmlmeext->txss_ctrl_en ? "enable" : "disable"); + RTW_PRINT_SEL(m, "TXSS Tx TP TH - %d\n", pmlmeext->txss_tp_th); + RTW_PRINT_SEL(m, "TXSS check cnt - %d\n", pmlmeext->txss_tp_chk_cnt); + + return 0; +} +#ifdef DBG_CTRL_TXSS +ssize_t proc_set_txss_ctrl(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + char tmp[32]; + u32 tx_1ss = 0; + + if (buffer == NULL) { + RTW_INFO("input buffer is NULL!\n"); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO("input length is 0!\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO("input length is too large\n"); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u", &tx_1ss); + + if (num < 1) { + RTW_INFO("input parameters < 1\n"); + return -EINVAL; + } + + pmlmeext->txss_ctrl_en = _FALSE; + + dbg_ctrl_txss(adapter, tx_1ss); + + RTW_INFO("%s set tx to 1ss :%s\n", __func__, tx_1ss ? "Y" : "N"); + } + + return count; +} + +int proc_get_txss_ctrl(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + RTW_PRINT_SEL(m, "TXSS 1ss - %s\n", pmlmeext->txss_1ss ? "Y" : "N"); + + return 0; +} +#endif +#endif + +#ifdef CONFIG_DBG_RF_CAL +int proc_get_iqk_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + return 0; +} + +ssize_t proc_set_iqk(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 recovery, clear, segment; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d %d %d", &recovery, &clear, &segment); + + if (num != 3) { + RTW_INFO("Invalid format\n"); + return count; + } + + rtw_hal_iqk_test(padapter, recovery, clear, segment); + } + + return count; + +} + +int proc_get_lck_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + return 0; +} + +ssize_t proc_set_lck(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 trigger; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d", &trigger); + + if (num != 1) { + RTW_INFO("Invalid format\n"); + return count; + } + + rtw_hal_lck_test(padapter); + } + + return count; +} +#endif /* CONFIG_DBG_RF_CAL */ + +#ifdef CONFIG_LPS_CHK_BY_TP +ssize_t proc_set_lps_chk_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + char tmp[32]; + u32 enable = 0; + u32 lps_tx_tp = 0, lps_rx_tp = 0, lps_bi_tp = 0; + int lps_chk_cnt_th = 0; + u32 lps_tx_pkts = 0, lps_rx_pkts = 0; + + if (buffer == NULL) { + RTW_INFO("input buffer is NULL!\n"); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO("input length is 0!\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO("input length is too large\n"); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u %u %u %u %d %u %u", + &enable, &lps_tx_tp, &lps_rx_tp, &lps_bi_tp, + &lps_chk_cnt_th, &lps_tx_pkts, &lps_rx_pkts); + + if (num < 1) { + RTW_INFO("input parameters < 1\n"); + return -EINVAL; + } + pwrpriv->lps_chk_by_tp = enable; + + if (lps_tx_tp) { + pwrpriv->lps_tx_tp_th = lps_tx_tp; + pwrpriv->lps_rx_tp_th = lps_tx_tp; + pwrpriv->lps_bi_tp_th = lps_tx_tp; + } + if (lps_rx_tp) + pwrpriv->lps_rx_tp_th = lps_rx_tp; + if (lps_bi_tp) + pwrpriv->lps_bi_tp_th = lps_bi_tp; + + if (lps_chk_cnt_th) + pwrpriv->lps_chk_cnt_th = lps_chk_cnt_th; + + if (lps_tx_pkts) + pwrpriv->lps_tx_pkts = lps_tx_pkts; + + if (lps_rx_pkts) + pwrpriv->lps_rx_pkts = lps_rx_pkts; + + RTW_INFO("%s lps_chk_by_tp:%s , lps_tx_tp_th:%d, lps_tx_tp_th:%d, lps_bi_tp:%d\n", + __func__, pwrpriv->lps_chk_by_tp ? "Y" : "N", + pwrpriv->lps_tx_tp_th, pwrpriv->lps_tx_tp_th, pwrpriv->lps_bi_tp_th); + RTW_INFO("%s lps_chk_cnt_th:%d , lps_tx_pkts:%d, lps_rx_pkts:%d\n", + __func__, pwrpriv->lps_chk_cnt_th, pwrpriv->lps_tx_pkts, pwrpriv->lps_rx_pkts); + } + + return count; +} + +int proc_get_lps_chk_tp(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + + RTW_PRINT_SEL(m, "LPS chk by tp - %s\n", pwrpriv->lps_chk_by_tp ? "enable" : "disable"); + RTW_PRINT_SEL(m, "LPS Tx TP TH - %d(Mbps)\n", pwrpriv->lps_tx_tp_th); + RTW_PRINT_SEL(m, "LPS Rx TP TH - %d(Mbps)\n", pwrpriv->lps_rx_tp_th); + RTW_PRINT_SEL(m, "LPS BI TP TH - %d(Mbps)\n", pwrpriv->lps_bi_tp_th); + + RTW_PRINT_SEL(m, "LPS CHK CNT - %d\n", pwrpriv->lps_chk_cnt_th); + RTW_PRINT_SEL(m, "LPS Tx PKTs - %d\n", pwrpriv->lps_tx_pkts); + RTW_PRINT_SEL(m, "LPS Rx PKTs - %d\n", pwrpriv->lps_rx_pkts); + return 0; +} +#endif /*CONFIG_LPS_CHK_BY_TP*/ +#ifdef CONFIG_SUPPORT_STATIC_SMPS +ssize_t proc_set_smps(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + char tmp[32]; + u32 enable = 0; + u32 smps_en, smps_tx_tp = 0, smps_rx_tp = 0; + u32 smps_test = 0, smps_test_en = 0; + + if (buffer == NULL) { + RTW_INFO("input buffer is NULL!\n"); + return -EFAULT; + } + + if (count < 1) { + RTW_INFO("input length is 0!\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + RTW_INFO("input length is too large\n"); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%u %u %u %u %u", &smps_en, &smps_tx_tp, &smps_rx_tp, + &smps_test, &smps_test_en); + + if (num < 1) { + RTW_INFO("input parameters < 1\n"); + return -EINVAL; + } + + pmlmeext->ssmps_en = smps_en; + if (smps_tx_tp) { + pmlmeext->ssmps_tx_tp_th= smps_tx_tp; + pmlmeext->ssmps_rx_tp_th= smps_tx_tp; + } + if (smps_rx_tp) + pmlmeext->ssmps_rx_tp_th = smps_rx_tp; + + #ifdef DBG_STATIC_SMPS + if (num > 3) { + pmlmeext->ssmps_test = smps_test; + pmlmeext->ssmps_test_en = smps_test_en; + } + #endif + RTW_INFO("SM PS : %s tx_tp_th:%d, rx_tp_th:%d\n", + (smps_en) ? "Enable" : "Disable", + pmlmeext->ssmps_tx_tp_th, + pmlmeext->ssmps_rx_tp_th); + #ifdef DBG_STATIC_SMPS + RTW_INFO("SM PS : %s ssmps_test_en:%d\n", + (smps_test) ? "Enable" : "Disable", + pmlmeext->ssmps_test_en); + #endif + } + + return count; +} + +int proc_get_smps(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + RTW_PRINT_SEL(m, "Static SMPS %s\n", pmlmeext->ssmps_en ? "enable" : "disable"); + RTW_PRINT_SEL(m, "Tx TP TH %d\n", pmlmeext->ssmps_tx_tp_th); + RTW_PRINT_SEL(m, "Rx TP TH %d\n", pmlmeext->ssmps_rx_tp_th); + #ifdef DBG_STATIC_SMPS + RTW_PRINT_SEL(m, "test %d, test_en:%d\n", pmlmeext->ssmps_test, pmlmeext->ssmps_test_en); + #endif + return 0; +} +#endif /*CONFIG_SUPPORT_STATIC_SMPS*/ + +#endif /* CONFIG_PROC_DEBUG */ +#define RTW_BUFDUMP_BSIZE 16 +#if 1 +inline void RTW_BUF_DUMP_SEL(uint _loglevel, void *sel, u8 *_titlestring, + bool _idx_show, const u8 *_hexdata, int _hexdatalen) +{ +#ifdef CONFIG_RTW_DEBUG + int __i; + u8 *ptr = (u8 *)_hexdata; + + if (_loglevel <= rtw_drv_log_level) { + if (_titlestring) { + if (sel == RTW_DBGDUMP) + RTW_PRINT(""); + _RTW_PRINT_SEL(sel, "%s", _titlestring); + if (_hexdatalen >= RTW_BUFDUMP_BSIZE) + _RTW_PRINT_SEL(sel, "\n"); + } + + for (__i = 0; __i < _hexdatalen; __i++) { + if (((__i % RTW_BUFDUMP_BSIZE) == 0) && (_hexdatalen >= RTW_BUFDUMP_BSIZE)) { + if (sel == RTW_DBGDUMP) + RTW_PRINT(""); + if (_idx_show) + _RTW_PRINT_SEL(sel, "0x%03X: ", __i); + } + _RTW_PRINT_SEL(sel, "%02X%s", ptr[__i], (((__i + 1) % 4) == 0) ? " " : " "); + if ((__i + 1 < _hexdatalen) && ((__i + 1) % RTW_BUFDUMP_BSIZE) == 0) + _RTW_PRINT_SEL(sel, "\n"); + } + _RTW_PRINT_SEL(sel, "\n"); + } +#endif +} +#else +inline void _RTW_STR_DUMP_SEL(void *sel, char *str_out) +{ + if (sel == RTW_DBGDUMP) + _dbgdump("%s\n", str_out); + #if defined(_seqdump) + else + _seqdump(sel, "%s\n", str_out); + #endif /*_seqdump*/ +} +inline void RTW_BUF_DUMP_SEL(uint _loglevel, void *sel, u8 *_titlestring, + bool _idx_show, u8 *_hexdata, int _hexdatalen) +{ + int __i, len; + int __j, idx; + int block_num, remain_byte; + char str_out[128] = {'\0'}; + char str_val[32] = {'\0'}; + char *p = NULL; + u8 *ptr = (u8 *)_hexdata; + + if (_loglevel <= rtw_drv_log_level) { + /*dump title*/ + p = &str_out[0]; + if (_titlestring) { + if (sel == RTW_DBGDUMP) { + len = snprintf(str_val, sizeof(str_val), "%s", DRIVER_PREFIX); + strncpy(p, str_val, len); + p += len; + } + len = snprintf(str_val, sizeof(str_val), "%s", _titlestring); + strncpy(p, str_val, len); + p += len; + } + if (p != &str_out[0]) { + _RTW_STR_DUMP_SEL(sel, str_out); + _rtw_memset(&str_out, '\0', sizeof(str_out)); + } + + /*dump buffer*/ + block_num = _hexdatalen / RTW_BUFDUMP_BSIZE; + remain_byte = _hexdatalen % RTW_BUFDUMP_BSIZE; + for (__i = 0; __i < block_num; __i++) { + p = &str_out[0]; + if (sel == RTW_DBGDUMP) { + len = snprintf(str_val, sizeof(str_val), "%s", DRIVER_PREFIX); + strncpy(p, str_val, len); + p += len; + } + if (_idx_show) { + len = snprintf(str_val, sizeof(str_val), "0x%03X: ", __i * RTW_BUFDUMP_BSIZE); + strncpy(p, str_val, len); + p += len; + } + for (__j =0; __j < RTW_BUFDUMP_BSIZE; __j++) { + idx = __i * RTW_BUFDUMP_BSIZE + __j; + len = snprintf(str_val, sizeof(str_val), "%02X%s", ptr[idx], (((__j + 1) % 4) == 0) ? " " : " "); + strncpy(p, str_val, len); + p += len; + } + _RTW_STR_DUMP_SEL(sel, str_out); + _rtw_memset(&str_out, '\0', sizeof(str_out)); + } + + p = &str_out[0]; + if ((sel == RTW_DBGDUMP) && remain_byte) { + len = snprintf(str_val, sizeof(str_val), "%s", DRIVER_PREFIX); + strncpy(p, str_val, len); + p += len; + } + if (_idx_show && remain_byte) { + len = snprintf(str_val, sizeof(str_val), "0x%03X: ", block_num * RTW_BUFDUMP_BSIZE); + strncpy(p, str_val, len); + p += len; + } + for (__i = 0; __i < remain_byte; __i++) { + idx = block_num * RTW_BUFDUMP_BSIZE + __i; + len = snprintf(str_val, sizeof(str_val), "%02X%s", ptr[idx], (((__i + 1) % 4) == 0) ? " " : " "); + strncpy(p, str_val, len); + p += len; + } + _RTW_STR_DUMP_SEL(sel, str_out); + } +} + +#endif diff --git a/core/rtw_eeprom.c b/core/rtw_eeprom.c new file mode 100644 index 0000000..62c0be0 --- /dev/null +++ b/core/rtw_eeprom.c @@ -0,0 +1,329 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_EEPROM_C_ + +#include +#include +#include + +void up_clk(_adapter *padapter, u16 *x) +{ + *x = *x | _EESK; + rtw_write8(padapter, EE_9346CR, (u8)*x); + rtw_udelay_os(CLOCK_RATE); + + +} + +void down_clk(_adapter *padapter, u16 *x) +{ + *x = *x & ~_EESK; + rtw_write8(padapter, EE_9346CR, (u8)*x); + rtw_udelay_os(CLOCK_RATE); +} + +void shift_out_bits(_adapter *padapter, u16 data, u16 count) +{ + u16 x, mask; + + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + mask = 0x01 << (count - 1); + x = rtw_read8(padapter, EE_9346CR); + + x &= ~(_EEDO | _EEDI); + + do { + x &= ~_EEDI; + if (data & mask) + x |= _EEDI; + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + rtw_write8(padapter, EE_9346CR, (u8)x); + rtw_udelay_os(CLOCK_RATE); + up_clk(padapter, &x); + down_clk(padapter, &x); + mask = mask >> 1; + } while (mask); + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + x &= ~_EEDI; + rtw_write8(padapter, EE_9346CR, (u8)x); +out: + return; +} + +u16 shift_in_bits(_adapter *padapter) +{ + u16 x, d = 0, i; + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + x = rtw_read8(padapter, EE_9346CR); + + x &= ~(_EEDO | _EEDI); + d = 0; + + for (i = 0; i < 16; i++) { + d = d << 1; + up_clk(padapter, &x); + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + x = rtw_read8(padapter, EE_9346CR); + + x &= ~(_EEDI); + if (x & _EEDO) + d |= 1; + + down_clk(padapter, &x); + } +out: + + return d; +} + +void standby(_adapter *padapter) +{ + u8 x; + x = rtw_read8(padapter, EE_9346CR); + + x &= ~(_EECS | _EESK); + rtw_write8(padapter, EE_9346CR, x); + + rtw_udelay_os(CLOCK_RATE); + x |= _EECS; + rtw_write8(padapter, EE_9346CR, x); + rtw_udelay_os(CLOCK_RATE); +} + +u16 wait_eeprom_cmd_done(_adapter *padapter) +{ + u8 x; + u16 i, res = _FALSE; + standby(padapter); + for (i = 0; i < 200; i++) { + x = rtw_read8(padapter, EE_9346CR); + if (x & _EEDO) { + res = _TRUE; + goto exit; + } + rtw_udelay_os(CLOCK_RATE); + } +exit: + return res; +} + +void eeprom_clean(_adapter *padapter) +{ + u16 x; + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + x = rtw_read8(padapter, EE_9346CR); + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + x &= ~(_EECS | _EEDI); + rtw_write8(padapter, EE_9346CR, (u8)x); + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + up_clk(padapter, &x); + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + down_clk(padapter, &x); +out: + return; +} + +void eeprom_write16(_adapter *padapter, u16 reg, u16 data) +{ + u8 x; + x = rtw_read8(padapter, EE_9346CR); + + x &= ~(_EEDI | _EEDO | _EESK | _EEM0); + x |= _EEM1 | _EECS; + rtw_write8(padapter, EE_9346CR, x); + + shift_out_bits(padapter, EEPROM_EWEN_OPCODE, 5); + + if (padapter->EepromAddressSize == 8) /* CF+ and SDIO */ + shift_out_bits(padapter, 0, 6); + else /* USB */ + shift_out_bits(padapter, 0, 4); + + standby(padapter); + + /* Commented out by rcnjko, 2004.0 + * Erase this particular word. Write the erase opcode and register + * number in that order. The opcode is 3bits in length; reg is 6 bits long. */ +/* shift_out_bits(Adapter, EEPROM_ERASE_OPCODE, 3); + * shift_out_bits(Adapter, reg, Adapter->EepromAddressSize); + * + * if (wait_eeprom_cmd_done(Adapter ) == FALSE) + * { + * return; + * } */ + + + standby(padapter); + + /* write the new word to the EEPROM */ + + /* send the write opcode the EEPORM */ + shift_out_bits(padapter, EEPROM_WRITE_OPCODE, 3); + + /* select which word in the EEPROM that we are writing to. */ + shift_out_bits(padapter, reg, padapter->EepromAddressSize); + + /* write the data to the selected EEPROM word. */ + shift_out_bits(padapter, data, 16); + + if (wait_eeprom_cmd_done(padapter) == _FALSE) + + goto exit; + + standby(padapter); + + shift_out_bits(padapter, EEPROM_EWDS_OPCODE, 5); + shift_out_bits(padapter, reg, 4); + + eeprom_clean(padapter); +exit: + return; +} + +u16 eeprom_read16(_adapter *padapter, u16 reg) /* ReadEEprom */ +{ + + u16 x; + u16 data = 0; + + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + /* select EEPROM, reset bits, set _EECS */ + x = rtw_read8(padapter, EE_9346CR); + + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + + x &= ~(_EEDI | _EEDO | _EESK | _EEM0); + x |= _EEM1 | _EECS; + rtw_write8(padapter, EE_9346CR, (unsigned char)x); + + /* write the read opcode and register number in that order */ + /* The opcode is 3bits in length, reg is 6 bits long */ + shift_out_bits(padapter, EEPROM_READ_OPCODE, 3); + shift_out_bits(padapter, reg, padapter->EepromAddressSize); + + /* Now read the data (16 bits) in from the selected EEPROM word */ + data = shift_in_bits(padapter); + + eeprom_clean(padapter); +out: + + return data; + + +} + + + + +/* From even offset */ +void eeprom_read_sz(_adapter *padapter, u16 reg, u8 *data, u32 sz) +{ + + u16 x, data16; + u32 i; + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + /* select EEPROM, reset bits, set _EECS */ + x = rtw_read8(padapter, EE_9346CR); + + if (rtw_is_surprise_removed(padapter)) { + goto out; + } + + x &= ~(_EEDI | _EEDO | _EESK | _EEM0); + x |= _EEM1 | _EECS; + rtw_write8(padapter, EE_9346CR, (unsigned char)x); + + /* write the read opcode and register number in that order */ + /* The opcode is 3bits in length, reg is 6 bits long */ + shift_out_bits(padapter, EEPROM_READ_OPCODE, 3); + shift_out_bits(padapter, reg, padapter->EepromAddressSize); + + + for (i = 0; i < sz; i += 2) { + data16 = shift_in_bits(padapter); + data[i] = data16 & 0xff; + data[i + 1] = data16 >> 8; + } + + eeprom_clean(padapter); +out: + return; +} + + +/* addr_off : address offset of the entry in eeprom (not the tuple number of eeprom (reg); that is addr_off !=reg) */ +u8 eeprom_read(_adapter *padapter, u32 addr_off, u8 sz, u8 *rbuf) +{ + u8 quotient, remainder, addr_2align_odd; + u16 reg, stmp , i = 0, idx = 0; + reg = (u16)(addr_off >> 1); + addr_2align_odd = (u8)(addr_off & 0x1); + + if (addr_2align_odd) { /* read that start at high part: e.g 1,3,5,7,9,... */ + stmp = eeprom_read16(padapter, reg); + rbuf[idx++] = (u8)((stmp >> 8) & 0xff); /* return hogh-part of the short */ + reg++; + sz--; + } + + quotient = sz >> 1; + remainder = sz & 0x1; + + for (i = 0 ; i < quotient; i++) { + stmp = eeprom_read16(padapter, reg + i); + rbuf[idx++] = (u8)(stmp & 0xff); + rbuf[idx++] = (u8)((stmp >> 8) & 0xff); + } + + reg = reg + i; + if (remainder) { /* end of read at lower part of short : 0,2,4,6,... */ + stmp = eeprom_read16(padapter, reg); + rbuf[idx] = (u8)(stmp & 0xff); + } + return _TRUE; +} + + + +void read_eeprom_content(_adapter *padapter) +{ + + + +} diff --git a/core/rtw_ft.c b/core/rtw_ft.c new file mode 100755 index 0000000..1ba55ce --- /dev/null +++ b/core/rtw_ft.c @@ -0,0 +1,668 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include + +#ifdef CONFIG_RTW_80211R + +#ifndef RTW_FT_DBG + #define RTW_FT_DBG 0 +#endif +#if RTW_FT_DBG + #define RTW_FT_INFO(fmt, arg...) \ + RTW_INFO(fmt, arg) + #define RTW_FT_DUMP(str, data, len) \ + RTW_INFO_DUMP(str, data, len) +#else + #define RTW_FT_INFO(fmt, arg...) do {} while (0) + #define RTW_FT_DUMP(str, data, len) do {} while (0) +#endif + +void rtw_ft_info_init(struct ft_roam_info *pft) +{ + _rtw_memset(pft, 0, sizeof(struct ft_roam_info)); + pft->ft_flags = 0 + | RTW_FT_EN + /* | RTW_FT_OTD_EN */ +#ifdef CONFIG_RTW_BTM_ROAM + | RTW_FT_BTM_ROAM +#endif + ; + pft->ft_updated_bcn = _FALSE; + RTW_FT_INFO("%s : ft_flags=0x%02x\n", __func__, pft->ft_flags); +} + +ssize_t rtw_ft_proc_flags_set(struct file *file, + const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32]; + u8 flags; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%hhx", &flags); + if (num == 1) + adapter->mlmepriv.ft_roam.ft_flags = flags; + } + + return count; + +} + +int rtw_ft_proc_flags_get(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "0x%02x\n", adapter->mlmepriv.ft_roam.ft_flags); + + return 0; +} + +u8 rtw_ft_chk_roaming_candidate( + _adapter *padapter, struct wlan_network *competitor) +{ + u8 *pmdie; + u32 mdie_len = 0; + struct ft_roam_info *pft_roam = &(padapter->mlmepriv.ft_roam); + + if (!(pmdie = rtw_get_ie(&competitor->network.IEs[12], + _MDIE_, &mdie_len, competitor->network.IELength-12))) { + RTW_INFO("FT : MDIE not foud in competitor!\n"); + return _FALSE; + } + + if (!_rtw_memcmp(&pft_roam->mdid, (pmdie+2), 2)) { + RTW_INFO("FT : unmatched MDIE!\n"); + return _FALSE; + } + + /*The candidate don't support over-the-DS*/ + if (rtw_ft_valid_otd_candidate(padapter, pmdie)) { + RTW_INFO("FT: ignore the candidate(" + MAC_FMT ") for over-the-DS\n", + MAC_ARG(competitor->network.MacAddress)); + /* rtw_ft_clr_flags(padapter, RTW_FT_PEER_OTD_EN); */ + return _FALSE; + } + + if (rtw_ft_chk_flags(padapter, RTW_FT_TEST_RSSI_ROAM)) { + if (!_rtw_memcmp(padapter->mlmepriv.cur_network.network.MacAddress, + competitor->network.MacAddress, ETH_ALEN) ) { + competitor->network.Rssi +=20; + RTW_FT_INFO("%s : update "MAC_FMT" RSSI to %d for RTW_FT_TEST_RSSI_ROAM\n", + __func__, MAC_ARG(competitor->network.MacAddress), + (int)competitor->network.Rssi); + rtw_ft_clr_flags(padapter, RTW_FT_TEST_RSSI_ROAM); + } + } + + return _TRUE; +} + +void rtw_ft_update_stainfo(_adapter *padapter, WLAN_BSSID_EX *pnetwork) +{ + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta = NULL; + + psta = rtw_get_stainfo(pstapriv, pnetwork->MacAddress); + if (psta == NULL) + psta = rtw_alloc_stainfo(pstapriv, pnetwork->MacAddress); + + if (padapter->securitypriv.dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) { + + padapter->securitypriv.binstallGrpkey = _FALSE; + padapter->securitypriv.busetkipkey = _FALSE; + padapter->securitypriv.bgrpkey_handshake = _FALSE; + + psta->ieee8021x_blocked = _TRUE; + psta->dot118021XPrivacy = padapter->securitypriv.dot11PrivacyAlgrthm; + + _rtw_memset((u8 *)&psta->dot118021x_UncstKey, 0, sizeof(union Keytype)); + _rtw_memset((u8 *)&psta->dot11tkiprxmickey, 0, sizeof(union Keytype)); + _rtw_memset((u8 *)&psta->dot11tkiptxmickey, 0, sizeof(union Keytype)); + } + +} + +void rtw_ft_reassoc_event_callback(_adapter *padapter, u8 *pbuf) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct stassoc_event *pstassoc = (struct stassoc_event *)pbuf; + struct ft_roam_info *pft_roam = &(pmlmepriv->ft_roam); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)&(pmlmeinfo->network); + struct cfg80211_ft_event_params ft_evt_parms; + _irqL irqL; + + _rtw_memset(&ft_evt_parms, 0, sizeof(ft_evt_parms)); + rtw_ft_update_stainfo(padapter, pnetwork); + ft_evt_parms.ies_len = pft_roam->ft_event.ies_len; + ft_evt_parms.ies = rtw_zmalloc(ft_evt_parms.ies_len); + if (ft_evt_parms.ies) + _rtw_memcpy((void *)ft_evt_parms.ies, pft_roam->ft_event.ies, ft_evt_parms.ies_len); + else + goto err_2; + + ft_evt_parms.target_ap = rtw_zmalloc(ETH_ALEN); + if (ft_evt_parms.target_ap) + _rtw_memcpy((void *)ft_evt_parms.target_ap, pstassoc->macaddr, ETH_ALEN); + else + goto err_1; + + ft_evt_parms.ric_ies = pft_roam->ft_event.ric_ies; + ft_evt_parms.ric_ies_len = pft_roam->ft_event.ric_ies_len; + + /* It's a KERNEL issue between v4.11 ~ v4.16, + * <= v4.10, NLMSG_DEFAULT_SIZE is used for nlmsg_new(). + * v4.11 ~ v4.16, only used "100 + >ric_ies_len" for nlmsg_new() + * even then DRIVER don't support RIC. + * >= v4.17, issue should correct as "100 + ies_len + ric_ies_len". + */ + #if ((LINUX_VERSION_CODE >= KERNEL_VERSION(4, 11, 0)) && \ + (LINUX_VERSION_CODE < KERNEL_VERSION(4, 17, 0))) + if (!ft_evt_parms.ric_ies_len) + ft_evt_parms.ric_ies_len = ft_evt_parms.ies_len; + else + ft_evt_parms.ric_ies_len += ft_evt_parms.ies_len; + #endif + + rtw_ft_lock_set_status(padapter, RTW_FT_AUTHENTICATED_STA, &irqL); + rtw_cfg80211_ft_event(padapter, &ft_evt_parms); + RTW_INFO("%s: to "MAC_FMT"\n", __func__, MAC_ARG(ft_evt_parms.target_ap)); + + rtw_mfree((u8 *)pft_roam->ft_event.target_ap, ETH_ALEN); +err_1: + rtw_mfree((u8 *)ft_evt_parms.ies, ft_evt_parms.ies_len); +err_2: + return; +} + +void rtw_ft_validate_akm_type(_adapter *padapter, + struct wlan_network *pnetwork) +{ + struct security_priv *psecuritypriv = &(padapter->securitypriv); + struct ft_roam_info *pft_roam = &(padapter->mlmepriv.ft_roam); + u32 tmp_len; + u8 *ptmp; + + /*IEEE802.11-2012 Std. Table 8-101-AKM suite selectors*/ + if (rtw_ft_valid_akm(padapter, psecuritypriv->rsn_akm_suite_type)) { + ptmp = rtw_get_ie(&pnetwork->network.IEs[12], + _MDIE_, &tmp_len, (pnetwork->network.IELength-12)); + if (ptmp) { + pft_roam->mdid = *(u16 *)(ptmp+2); + pft_roam->ft_cap = *(ptmp+4); + + RTW_INFO("FT: target " MAC_FMT " mdid=(0x%2x), capacity=(0x%2x)\n", + MAC_ARG(pnetwork->network.MacAddress), pft_roam->mdid, pft_roam->ft_cap); + rtw_ft_set_flags(padapter, RTW_FT_PEER_EN); + RTW_FT_INFO("%s : peer support FTOTA(0x%02x)\n", __func__, pft_roam->ft_flags); + + if (rtw_ft_otd_roam_en(padapter)) { + rtw_ft_set_flags(padapter, RTW_FT_PEER_OTD_EN); + RTW_FT_INFO("%s : peer support FTOTD(0x%02x)\n", __func__, pft_roam->ft_flags); + } + } else { + /* Don't use FT roaming if target AP cannot support FT */ + rtw_ft_clr_flags(padapter, (RTW_FT_PEER_EN|RTW_FT_PEER_OTD_EN)); + rtw_ft_reset_status(padapter); + } + } else { + /* It could be a non-FT connection */ + rtw_ft_clr_flags(padapter, (RTW_FT_PEER_EN|RTW_FT_PEER_OTD_EN)); + rtw_ft_reset_status(padapter); + } + + RTW_FT_INFO("%s : ft_flags=0x%02x\n", __func__, pft_roam->ft_flags); +} + +void rtw_ft_update_bcn(_adapter *padapter, union recv_frame *precv_frame) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 *pframe = precv_frame->u.hdr.rx_data; + uint len = precv_frame->u.hdr.len; + WLAN_BSSID_EX *pbss; + + if (rtw_ft_chk_status(padapter,RTW_FT_ASSOCIATED_STA) + && (pmlmepriv->ft_roam.ft_updated_bcn == _FALSE)) { + pbss = (WLAN_BSSID_EX*)rtw_malloc(sizeof(WLAN_BSSID_EX)); + if (pbss) { + if (collect_bss_info(padapter, precv_frame, pbss) == _SUCCESS) { + struct beacon_keys recv_beacon; + + update_network(&(pmlmepriv->cur_network.network), pbss, padapter, _TRUE); + /* Move into rtw_get_bcn_keys */ + /* rtw_get_bcn_info(&(pmlmepriv->cur_network)); */ + + /* update bcn keys */ + if (rtw_get_bcn_keys(padapter, pframe, len, &recv_beacon) == _TRUE) { + RTW_FT_INFO("%s: beacon keys ready\n", __func__); + _rtw_memcpy(&pmlmepriv->cur_beacon_keys, + &recv_beacon, sizeof(recv_beacon)); + if (is_hidden_ssid(recv_beacon.ssid, recv_beacon.ssid_len)) { + _rtw_memcpy(pmlmepriv->cur_beacon_keys.ssid, pmlmeinfo->network.Ssid.Ssid, IW_ESSID_MAX_SIZE); + pmlmepriv->cur_beacon_keys.ssid_len = pmlmeinfo->network.Ssid.SsidLength; + } + } else { + RTW_ERR("%s: get beacon keys failed\n", __func__); + _rtw_memset(&pmlmepriv->cur_beacon_keys, 0, sizeof(recv_beacon)); + } + #ifdef CONFIG_BCN_CNT_CONFIRM_HDL + pmlmepriv->new_beacon_cnts = 0; + #endif + } + rtw_mfree((u8*)pbss, sizeof(WLAN_BSSID_EX)); + } + + /* check the vendor of the assoc AP */ + pmlmeinfo->assoc_AP_vendor = + check_assoc_AP(pframe+sizeof(struct rtw_ieee80211_hdr_3addr), + (len - sizeof(struct rtw_ieee80211_hdr_3addr))); + + /* update TSF Value */ + update_TSF(pmlmeext, pframe, len); + pmlmeext->bcn_cnt = 0; + pmlmeext->last_bcn_cnt = 0; + pmlmepriv->ft_roam.ft_updated_bcn = _TRUE; + } +} + +void rtw_ft_start_clnt_join(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct ft_roam_info *pft_roam = &(pmlmepriv->ft_roam); + + if (rtw_ft_otd_roam(padapter)) { + pmlmeinfo->state = WIFI_FW_AUTH_SUCCESS | WIFI_FW_STATION_STATE; + pft_roam->ft_event.ies = + (pft_roam->ft_action + sizeof(struct rtw_ieee80211_hdr_3addr) + 16); + pft_roam->ft_event.ies_len = + (pft_roam->ft_action_len - sizeof(struct rtw_ieee80211_hdr_3addr)); + + /*Not support RIC*/ + pft_roam->ft_event.ric_ies = NULL; + pft_roam->ft_event.ric_ies_len = 0; + rtw_ft_report_evt(padapter); + return; + } + + pmlmeinfo->state = WIFI_FW_AUTH_NULL | WIFI_FW_STATION_STATE; + start_clnt_auth(padapter); +} + +u8 rtw_ft_update_rsnie( + _adapter *padapter, u8 bwrite, + struct pkt_attrib *pattrib, u8 **pframe) +{ + struct ft_roam_info *pft_roam = &(padapter->mlmepriv.ft_roam); + u8 *pie; + u32 len; + + pie = rtw_get_ie(pft_roam->updated_ft_ies, EID_WPA2, &len, + pft_roam->updated_ft_ies_len); + + if (!bwrite) + return (pie)?_SUCCESS:_FAIL; + + if (pie) { + *pframe = rtw_set_ie(((u8 *)*pframe), EID_WPA2, len, + pie+2, &(pattrib->pktlen)); + } else + return _FAIL; + + return _SUCCESS; +} + +static u8 rtw_ft_update_mdie( + _adapter *padapter, struct pkt_attrib *pattrib, u8 **pframe) +{ + struct ft_roam_info *pft_roam = &(padapter->mlmepriv.ft_roam); + u8 *pie, mdie[3]; + u32 len = 3; + + if (rtw_ft_roam(padapter)) { + if ((pie = rtw_get_ie(pft_roam->updated_ft_ies, _MDIE_, + &len, pft_roam->updated_ft_ies_len))) { + pie = (pie + 2); /* ignore md-id & length */ + } else + return _FAIL; + } else { + *((u16 *)&mdie[0]) = pft_roam->mdid; + mdie[2] = pft_roam->ft_cap; + pie = &mdie[0]; + } + + *pframe = rtw_set_ie(((u8 *)*pframe), _MDIE_, len , pie, &(pattrib->pktlen)); + return _SUCCESS; +} + +static u8 rtw_ft_update_ftie( + _adapter *padapter, struct pkt_attrib *pattrib, u8 **pframe) +{ + struct ft_roam_info *pft_roam = &(padapter->mlmepriv.ft_roam); + u8 *pie; + u32 len; + + if ((pie = rtw_get_ie(pft_roam->updated_ft_ies, _FTIE_, &len, + pft_roam->updated_ft_ies_len)) != NULL) { + *pframe = rtw_set_ie(*pframe, _FTIE_, len , + (pie+2), &(pattrib->pktlen)); + } else + return _FAIL; + + return _SUCCESS; +} + +void rtw_ft_build_auth_req_ies(_adapter *padapter, + struct pkt_attrib *pattrib, u8 **pframe) +{ + u8 ftie_append = _TRUE; + + if (!pattrib || !(*pframe)) + return; + + if (!rtw_ft_roam(padapter)) + return; + + ftie_append = rtw_ft_update_rsnie(padapter, _TRUE, pattrib, pframe); + rtw_ft_update_mdie(padapter, pattrib, pframe); + if (ftie_append) + rtw_ft_update_ftie(padapter, pattrib, pframe); +} + +void rtw_ft_build_assoc_req_ies(_adapter *padapter, + u8 is_reassoc, struct pkt_attrib *pattrib, u8 **pframe) +{ + if (!pattrib || !(*pframe)) + return; + + if (rtw_ft_chk_flags(padapter, RTW_FT_PEER_EN)) + rtw_ft_update_mdie(padapter, pattrib, pframe); + + if ((!is_reassoc) || (!rtw_ft_roam(padapter))) + return; + + if (rtw_ft_update_rsnie(padapter, _FALSE, pattrib, pframe)) + rtw_ft_update_ftie(padapter, pattrib, pframe); +} + +u8 rtw_ft_update_auth_rsp_ies(_adapter *padapter, u8 *pframe, u32 len) +{ + u8 ret = _SUCCESS; + u8 target_ap_addr[ETH_ALEN] = {0}; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct ft_roam_info *pft_roam = &(pmlmepriv->ft_roam); + + if (!rtw_ft_roam(padapter)) + return _FAIL; + + /*rtw_ft_report_reassoc_evt already, + * and waiting for cfg80211_rtw_update_ft_ies */ + if (rtw_ft_authed_sta(padapter)) + return ret; + + if (!pframe || !len) + return _FAIL; + + rtw_buf_update(&pmlmepriv->auth_rsp, + &pmlmepriv->auth_rsp_len, pframe, len); + pft_roam->ft_event.ies = + (pmlmepriv->auth_rsp + sizeof(struct rtw_ieee80211_hdr_3addr) + 6); + pft_roam->ft_event.ies_len = + (pmlmepriv->auth_rsp_len - sizeof(struct rtw_ieee80211_hdr_3addr) - 6); + + /*Not support RIC*/ + pft_roam->ft_event.ric_ies = NULL; + pft_roam->ft_event.ric_ies_len = 0; + _rtw_memcpy(target_ap_addr, pmlmepriv->assoc_bssid, ETH_ALEN); + rtw_ft_report_reassoc_evt(padapter, target_ap_addr); + + return ret; +} + +static void rtw_ft_start_clnt_action(_adapter *padapter, u8 *pTargetAddr) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + rtw_ft_set_status(padapter, RTW_FT_REQUESTING_STA); + rtw_ft_issue_action_req(padapter, pTargetAddr); + _set_timer(&pmlmeext->ft_link_timer, REASSOC_TO); +} + +void rtw_ft_start_roam(_adapter *padapter, u8 *pTargetAddr) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + if (rtw_ft_otd_roam(padapter)) { + RTW_FT_INFO("%s : try OTD roaming\n", __func__); + rtw_ft_start_clnt_action(padapter, pTargetAddr); + } else { + /*wait a little time to retrieve packets buffered in the current ap while scan*/ + RTW_FT_INFO("%s : start roaming timer\n", __func__); + _set_timer(&pmlmeext->ft_roam_timer, 30); + } +} + +void rtw_ft_issue_action_req(_adapter *padapter, u8 *pTargetAddr) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct xmit_frame *pmgntframe; + struct rtw_ieee80211_hdr *pwlanhdr; + struct pkt_attrib *pattrib; + u8 *pframe; + u8 category = RTW_WLAN_CATEGORY_FT; + u8 action = RTW_WLAN_ACTION_FT_REQ; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + pwlanhdr->frame_ctl = 0; + + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + + _rtw_memcpy(pframe, adapter_mac_addr(padapter), ETH_ALEN); + pframe += ETH_ALEN; + pattrib->pktlen += ETH_ALEN; + + _rtw_memcpy(pframe, pTargetAddr, ETH_ALEN); + pframe += ETH_ALEN; + pattrib->pktlen += ETH_ALEN; + + rtw_ft_update_mdie(padapter, pattrib, &pframe); + if (rtw_ft_update_rsnie(padapter, _TRUE, pattrib, &pframe)) + rtw_ft_update_ftie(padapter, pattrib, &pframe); + + RTW_INFO("FT : issue RTW_WLAN_ACTION_FT_REQ\n"); + pattrib->last_txcmdsz = pattrib->pktlen; + dump_mgntframe(padapter, pmgntframe); +} + +void rtw_ft_report_evt(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct ft_roam_info *pft_roam = &(pmlmepriv->ft_roam); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)&(pmlmeinfo->network); + struct cfg80211_ft_event_params ft_evt_parms; + _irqL irqL; + + _rtw_memset(&ft_evt_parms, 0, sizeof(ft_evt_parms)); + rtw_ft_update_stainfo(padapter, pnetwork); + + if (!pnetwork) + goto err_2; + + ft_evt_parms.ies_len = pft_roam->ft_event.ies_len; + ft_evt_parms.ies = rtw_zmalloc(ft_evt_parms.ies_len); + if (ft_evt_parms.ies) + _rtw_memcpy((void *)ft_evt_parms.ies, pft_roam->ft_event.ies, ft_evt_parms.ies_len); + else + goto err_2; + + ft_evt_parms.target_ap = rtw_zmalloc(ETH_ALEN); + if (ft_evt_parms.target_ap) + _rtw_memcpy((void *)ft_evt_parms.target_ap, pnetwork->MacAddress, ETH_ALEN); + else + goto err_1; + + ft_evt_parms.ric_ies = pft_roam->ft_event.ric_ies; + ft_evt_parms.ric_ies_len = pft_roam->ft_event.ric_ies_len; + + /* It's a KERNEL issue between v4.11 ~ v4.16, + * <= v4.10, NLMSG_DEFAULT_SIZE is used for nlmsg_new(). + * v4.11 ~ v4.16, only used "100 + >ric_ies_len" for nlmsg_new() + * even then DRIVER don't support RIC. + * >= v4.17, issue should correct as "100 + ies_len + ric_ies_len". + */ + #if ((LINUX_VERSION_CODE >= KERNEL_VERSION(4, 11, 0)) && \ + (LINUX_VERSION_CODE < KERNEL_VERSION(4, 17, 0))) + ft_evt_parms.ric_ies_len = (ft_evt_parms.ies_len <= 100 )? + (0):(ft_evt_parms.ies_len - 100); + #endif + + rtw_ft_lock_set_status(padapter, RTW_FT_AUTHENTICATED_STA, &irqL); + rtw_cfg80211_ft_event(padapter, &ft_evt_parms); + RTW_INFO("FT: rtw_ft_report_evt\n"); + rtw_mfree((u8 *)pft_roam->ft_event.target_ap, ETH_ALEN); +err_1: + rtw_mfree((u8 *)ft_evt_parms.ies, ft_evt_parms.ies_len); +err_2: + return; +} + +void rtw_ft_report_reassoc_evt(_adapter *padapter, u8 *pMacAddr) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct cmd_priv *pcmdpriv = &(padapter->cmdpriv); + struct cmd_obj *pcmd_obj = NULL; + struct stassoc_event *passoc_sta_evt = NULL; + struct rtw_evt_header *evt_hdr = NULL; + u8 *pevtcmd = NULL; + u32 cmdsz = 0; + + pcmd_obj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd_obj == NULL) + return; + + cmdsz = (sizeof(struct stassoc_event) + sizeof(struct rtw_evt_header)); + pevtcmd = (u8 *)rtw_zmalloc(cmdsz); + if (pevtcmd == NULL) { + rtw_mfree((u8 *)pcmd_obj, sizeof(struct cmd_obj)); + return; + } + + _rtw_init_listhead(&pcmd_obj->list); + pcmd_obj->cmdcode = CMD_SET_MLME_EVT; + pcmd_obj->cmdsz = cmdsz; + pcmd_obj->parmbuf = pevtcmd; + pcmd_obj->rsp = NULL; + pcmd_obj->rspsz = 0; + + evt_hdr = (struct rtw_evt_header *)(pevtcmd); + evt_hdr->len = sizeof(struct stassoc_event); + evt_hdr->id = EVT_FT_REASSOC; + evt_hdr->seq = ATOMIC_INC_RETURN(&pmlmeext->event_seq); + + passoc_sta_evt = (struct stassoc_event *)(pevtcmd + sizeof(struct rtw_evt_header)); + _rtw_memcpy((unsigned char *)(&(passoc_sta_evt->macaddr)), pMacAddr, ETH_ALEN); + rtw_enqueue_cmd(pcmdpriv, pcmd_obj); +} + +void rtw_ft_link_timer_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct ft_roam_info *pft_roam = &(pmlmepriv->ft_roam); + + if (rtw_ft_chk_status(padapter, RTW_FT_REQUESTING_STA)) { + if (pft_roam->ft_req_retry_cnt < RTW_FT_ACTION_REQ_LMT) { + pft_roam->ft_req_retry_cnt++; + rtw_ft_issue_action_req(padapter, (u8 *)pmlmepriv->roam_network->network.MacAddress); + _set_timer(&pmlmeext->ft_link_timer, REASSOC_TO); + } else { + pft_roam->ft_req_retry_cnt = 0; + if (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) + rtw_ft_set_status(padapter, RTW_FT_ASSOCIATED_STA); + else + rtw_ft_reset_status(padapter); + } + } +} + +void rtw_ft_roam_timer_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + RTW_FT_INFO("%s : try roaming\n", __func__); + receive_disconnect(padapter, pmlmepriv->cur_network.network.MacAddress + , WLAN_REASON_ACTIVE_ROAM, _FALSE); +} + +void rtw_ft_roam_status_reset(_adapter *padapter) +{ + struct ft_roam_info *pft_roam = &(padapter->mlmepriv.ft_roam); + + if ((rtw_to_roam(padapter) > 0) && + (!rtw_ft_chk_status(padapter, RTW_FT_REQUESTED_STA))) { + rtw_ft_reset_status(padapter); + } + + padapter->mlmepriv.ft_roam.ft_updated_bcn = _FALSE; +} + +#endif /* CONFIG_RTW_80211R */ diff --git a/core/rtw_ieee80211.c b/core/rtw_ieee80211.c new file mode 100755 index 0000000..d7776a8 --- /dev/null +++ b/core/rtw_ieee80211.c @@ -0,0 +1,3229 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _IEEE80211_C + +#ifdef CONFIG_PLATFORM_INTEL_BYT + #include +#endif +#include + + +u8 RTW_WPA_OUI_TYPE[] = { 0x00, 0x50, 0xf2, 1 }; +u16 RTW_WPA_VERSION = 1; +u8 WPA_AUTH_KEY_MGMT_NONE[] = { 0x00, 0x50, 0xf2, 0 }; +u8 WPA_AUTH_KEY_MGMT_UNSPEC_802_1X[] = { 0x00, 0x50, 0xf2, 1 }; +u8 WPA_AUTH_KEY_MGMT_PSK_OVER_802_1X[] = { 0x00, 0x50, 0xf2, 2 }; +u8 WPA_CIPHER_SUITE_NONE[] = { 0x00, 0x50, 0xf2, 0 }; +u8 WPA_CIPHER_SUITE_WEP40[] = { 0x00, 0x50, 0xf2, 1 }; +u8 WPA_CIPHER_SUITE_TKIP[] = { 0x00, 0x50, 0xf2, 2 }; +u8 WPA_CIPHER_SUITE_WRAP[] = { 0x00, 0x50, 0xf2, 3 }; +u8 WPA_CIPHER_SUITE_CCMP[] = { 0x00, 0x50, 0xf2, 4 }; +u8 WPA_CIPHER_SUITE_WEP104[] = { 0x00, 0x50, 0xf2, 5 }; + +u16 RSN_VERSION_BSD = 1; +u8 RSN_CIPHER_SUITE_NONE[] = { 0x00, 0x0f, 0xac, 0 }; +u8 RSN_CIPHER_SUITE_WEP40[] = { 0x00, 0x0f, 0xac, 1 }; +u8 RSN_CIPHER_SUITE_TKIP[] = { 0x00, 0x0f, 0xac, 2 }; +u8 RSN_CIPHER_SUITE_WRAP[] = { 0x00, 0x0f, 0xac, 3 }; +u8 RSN_CIPHER_SUITE_CCMP[] = { 0x00, 0x0f, 0xac, 4 }; +u8 RSN_CIPHER_SUITE_AES_128_CMAC[] = { 0x00, 0x0f, 0xac, 6 }; +u8 RSN_CIPHER_SUITE_GCMP[] = { 0x00, 0x0f, 0xac, 8 }; +u8 RSN_CIPHER_SUITE_GCMP_256[] = { 0x00, 0x0f, 0xac, 9 }; +u8 RSN_CIPHER_SUITE_CCMP_256[] = { 0x00, 0x0f, 0xac, 10 }; +u8 RSN_CIPHER_SUITE_BIP_GMAC_128[] = { 0x00, 0x0f, 0xac, 11 }; +u8 RSN_CIPHER_SUITE_BIP_GMAC_256[] = { 0x00, 0x0f, 0xac, 12 }; +u8 RSN_CIPHER_SUITE_BIP_CMAC_256[] = { 0x00, 0x0f, 0xac, 13 }; +u8 RSN_CIPHER_SUITE_WEP104[] = { 0x00, 0x0f, 0xac, 5 }; + +u8 WLAN_AKM_8021X[] = {0x00, 0x0f, 0xac, 1}; +u8 WLAN_AKM_PSK[] = {0x00, 0x0f, 0xac, 2}; +u8 WLAN_AKM_FT_8021X[] = {0x00, 0x0f, 0xac, 3}; +u8 WLAN_AKM_FT_PSK[] = {0x00, 0x0f, 0xac, 4}; +u8 WLAN_AKM_8021X_SHA256[] = {0x00, 0x0f, 0xac, 5}; +u8 WLAN_AKM_PSK_SHA256[] = {0x00, 0x0f, 0xac, 6}; +u8 WLAN_AKM_TDLS[] = {0x00, 0x0f, 0xac, 7}; +u8 WLAN_AKM_SAE[] = {0x00, 0x0f, 0xac, 8}; +u8 WLAN_AKM_FT_OVER_SAE[] = {0x00, 0x0f, 0xac, 9}; +u8 WLAN_AKM_8021X_SUITE_B[] = {0x00, 0x0f, 0xac, 11}; +u8 WLAN_AKM_8021X_SUITE_B_192[] = {0x00, 0x0f, 0xac, 12}; +u8 WLAN_AKM_FILS_SHA256[] = {0x00, 0x0f, 0xac, 14}; +u8 WLAN_AKM_FILS_SHA384[] = {0x00, 0x0f, 0xac, 15}; +u8 WLAN_AKM_FT_FILS_SHA256[] = {0x00, 0x0f, 0xac, 16}; +u8 WLAN_AKM_FT_FILS_SHA384[] = {0x00, 0x0f, 0xac, 17}; +/* ----------------------------------------------------------- + * for adhoc-master to generate ie and provide supported-rate to fw + * ----------------------------------------------------------- */ + +u8 WIFI_CCKRATES[] = { + (IEEE80211_CCK_RATE_1MB | IEEE80211_BASIC_RATE_MASK), + (IEEE80211_CCK_RATE_2MB | IEEE80211_BASIC_RATE_MASK), + (IEEE80211_CCK_RATE_5MB | IEEE80211_BASIC_RATE_MASK), + (IEEE80211_CCK_RATE_11MB | IEEE80211_BASIC_RATE_MASK) +}; + +u8 WIFI_OFDMRATES[] = { + (IEEE80211_OFDM_RATE_6MB), + (IEEE80211_OFDM_RATE_9MB), + (IEEE80211_OFDM_RATE_12MB), + (IEEE80211_OFDM_RATE_18MB), + (IEEE80211_OFDM_RATE_24MB), + IEEE80211_OFDM_RATE_36MB, + IEEE80211_OFDM_RATE_48MB, + IEEE80211_OFDM_RATE_54MB +}; + +const char *MGN_RATE_STR(enum MGN_RATE rate) +{ + u8 hw_rate; + + if (rate == MGN_MCS32) + return "MCS32"; + + hw_rate = MRateToHwRate(rate); + if (hw_rate == DESC_RATE1M && rate != MGN_1M) + hw_rate = DESC_RATE_NUM; /* invalid case */ + + return HDATA_RATE(hw_rate); +} + +u8 mgn_rates_cck[4] = {MGN_1M, MGN_2M, MGN_5_5M, MGN_11M}; +u8 mgn_rates_ofdm[8] = {MGN_6M, MGN_9M, MGN_12M, MGN_18M, MGN_24M, MGN_36M, MGN_48M, MGN_54M}; +u8 mgn_rates_mcs0_7[8] = {MGN_MCS0, MGN_MCS1, MGN_MCS2, MGN_MCS3, MGN_MCS4, MGN_MCS5, MGN_MCS6, MGN_MCS7}; +u8 mgn_rates_mcs8_15[8] = {MGN_MCS8, MGN_MCS9, MGN_MCS10, MGN_MCS11, MGN_MCS12, MGN_MCS13, MGN_MCS14, MGN_MCS15}; +u8 mgn_rates_mcs16_23[8] = {MGN_MCS16, MGN_MCS17, MGN_MCS18, MGN_MCS19, MGN_MCS20, MGN_MCS21, MGN_MCS22, MGN_MCS23}; +u8 mgn_rates_mcs24_31[8] = {MGN_MCS24, MGN_MCS25, MGN_MCS26, MGN_MCS27, MGN_MCS28, MGN_MCS29, MGN_MCS30, MGN_MCS31}; +u8 mgn_rates_vht1ss[10] = {MGN_VHT1SS_MCS0, MGN_VHT1SS_MCS1, MGN_VHT1SS_MCS2, MGN_VHT1SS_MCS3, MGN_VHT1SS_MCS4 + , MGN_VHT1SS_MCS5, MGN_VHT1SS_MCS6, MGN_VHT1SS_MCS7, MGN_VHT1SS_MCS8, MGN_VHT1SS_MCS9 + }; +u8 mgn_rates_vht2ss[10] = {MGN_VHT2SS_MCS0, MGN_VHT2SS_MCS1, MGN_VHT2SS_MCS2, MGN_VHT2SS_MCS3, MGN_VHT2SS_MCS4 + , MGN_VHT2SS_MCS5, MGN_VHT2SS_MCS6, MGN_VHT2SS_MCS7, MGN_VHT2SS_MCS8, MGN_VHT2SS_MCS9 + }; +u8 mgn_rates_vht3ss[10] = {MGN_VHT3SS_MCS0, MGN_VHT3SS_MCS1, MGN_VHT3SS_MCS2, MGN_VHT3SS_MCS3, MGN_VHT3SS_MCS4 + , MGN_VHT3SS_MCS5, MGN_VHT3SS_MCS6, MGN_VHT3SS_MCS7, MGN_VHT3SS_MCS8, MGN_VHT3SS_MCS9 + }; +u8 mgn_rates_vht4ss[10] = {MGN_VHT4SS_MCS0, MGN_VHT4SS_MCS1, MGN_VHT4SS_MCS2, MGN_VHT4SS_MCS3, MGN_VHT4SS_MCS4 + , MGN_VHT4SS_MCS5, MGN_VHT4SS_MCS6, MGN_VHT4SS_MCS7, MGN_VHT4SS_MCS8, MGN_VHT4SS_MCS9 + }; + +RATE_SECTION mgn_rate_to_rs(enum MGN_RATE rate) +{ + RATE_SECTION rs = RATE_SECTION_NUM; + + if (IS_CCK_RATE(rate)) + rs = CCK; + else if (IS_OFDM_RATE(rate)) + rs = OFDM; + else if (IS_HT1SS_RATE(rate)) + rs = HT_1SS; + else if (IS_HT2SS_RATE(rate)) + rs = HT_2SS; + else if (IS_HT3SS_RATE(rate)) + rs = HT_3SS; + else if (IS_HT4SS_RATE(rate)) + rs = HT_4SS; + else if (IS_VHT1SS_RATE(rate)) + rs = VHT_1SS; + else if (IS_VHT2SS_RATE(rate)) + rs = VHT_2SS; + else if (IS_VHT3SS_RATE(rate)) + rs = VHT_3SS; + else if (IS_VHT4SS_RATE(rate)) + rs = VHT_4SS; + + return rs; +} + +static const char *const _rate_section_str[] = { + "CCK", + "OFDM", + "HT_1SS", + "HT_2SS", + "HT_3SS", + "HT_4SS", + "VHT_1SS", + "VHT_2SS", + "VHT_3SS", + "VHT_4SS", + "RATE_SECTION_UNKNOWN", +}; + +const char *rate_section_str(u8 section) +{ + section = (section >= RATE_SECTION_NUM) ? RATE_SECTION_NUM : section; + return _rate_section_str[section]; +} + +struct rate_section_ent rates_by_sections[RATE_SECTION_NUM] = { + {RF_1TX, 4, mgn_rates_cck}, + {RF_1TX, 8, mgn_rates_ofdm}, + {RF_1TX, 8, mgn_rates_mcs0_7}, + {RF_2TX, 8, mgn_rates_mcs8_15}, + {RF_3TX, 8, mgn_rates_mcs16_23}, + {RF_4TX, 8, mgn_rates_mcs24_31}, + {RF_1TX, 10, mgn_rates_vht1ss}, + {RF_2TX, 10, mgn_rates_vht2ss}, + {RF_3TX, 10, mgn_rates_vht3ss}, + {RF_4TX, 10, mgn_rates_vht4ss}, +}; + +int rtw_get_bit_value_from_ieee_value(u8 val) +{ + unsigned char dot11_rate_table[] = {2, 4, 11, 22, 12, 18, 24, 36, 48, 72, 96, 108, 0}; /* last element must be zero!! */ + + int i = 0; + while (dot11_rate_table[i] != 0) { + if (dot11_rate_table[i] == val) + return BIT(i); + i++; + } + return 0; +} +uint rtw_get_cckrate_size(u8 *rate, u32 rate_length) +{ + int i = 0; + while(i < rate_length){ + RTW_DBG("%s, rate[%d]=%u\n", __FUNCTION__, i, rate[i]); + if (((rate[i] & 0x7f) == 2) || ((rate[i] & 0x7f) == 4) || + ((rate[i] & 0x7f) == 11) || ((rate[i] & 0x7f) == 22)) + i++; + else + break; + } + return i; +} + +uint rtw_is_cckrates_included(u8 *rate) +{ + u32 i = 0; + + while (rate[i] != 0) { + if ((((rate[i]) & 0x7f) == 2) || (((rate[i]) & 0x7f) == 4) || + (((rate[i]) & 0x7f) == 11) || (((rate[i]) & 0x7f) == 22)) + return _TRUE; + i++; + } + + return _FALSE; +} + +uint rtw_is_cckratesonly_included(u8 *rate) +{ + u32 i = 0; + + + while (rate[i] != 0) { + if ((((rate[i]) & 0x7f) != 2) && (((rate[i]) & 0x7f) != 4) && + (((rate[i]) & 0x7f) != 11) && (((rate[i]) & 0x7f) != 22)) + return _FALSE; + + i++; + } + + return _TRUE; + +} + +int rtw_check_network_type(unsigned char *rate, int ratelen, int channel) +{ + if (channel > 14) { + if ((rtw_is_cckrates_included(rate)) == _TRUE) + return WIRELESS_INVALID; + else + return WIRELESS_11A; + } else { /* could be pure B, pure G, or B/G */ + if ((rtw_is_cckratesonly_included(rate)) == _TRUE) + return WIRELESS_11B; + else if ((rtw_is_cckrates_included(rate)) == _TRUE) + return WIRELESS_11BG; + else + return WIRELESS_11G; + } + +} + +u8 *rtw_set_fixed_ie(unsigned char *pbuf, unsigned int len, unsigned char *source, + unsigned int *frlen) +{ + _rtw_memcpy((void *)pbuf, (void *)source, len); + *frlen = *frlen + len; + return pbuf + len; +} + +/* rtw_set_ie will update frame length */ +u8 *rtw_set_ie +( + u8 *pbuf, + sint index, + uint len, + const u8 *source, + uint *frlen /* frame length */ +) +{ + *pbuf = (u8)index; + + *(pbuf + 1) = (u8)len; + + if (len > 0) + _rtw_memcpy((void *)(pbuf + 2), (void *)source, len); + + if (frlen) + *frlen = *frlen + (len + 2); + + return pbuf + len + 2; +} + +inline u8 *rtw_set_ie_ch_switch(u8 *buf, u32 *buf_len, u8 ch_switch_mode, + u8 new_ch, u8 ch_switch_cnt) +{ + u8 ie_data[3]; + + ie_data[0] = ch_switch_mode; + ie_data[1] = new_ch; + ie_data[2] = ch_switch_cnt; + return rtw_set_ie(buf, WLAN_EID_CHANNEL_SWITCH, 3, ie_data, buf_len); +} + +inline u8 secondary_ch_offset_to_hal_ch_offset(u8 ch_offset) +{ + if (ch_offset == SCN) + return HAL_PRIME_CHNL_OFFSET_DONT_CARE; + else if (ch_offset == SCA) + return HAL_PRIME_CHNL_OFFSET_LOWER; + else if (ch_offset == SCB) + return HAL_PRIME_CHNL_OFFSET_UPPER; + + return HAL_PRIME_CHNL_OFFSET_DONT_CARE; +} + +inline u8 hal_ch_offset_to_secondary_ch_offset(u8 ch_offset) +{ + if (ch_offset == HAL_PRIME_CHNL_OFFSET_DONT_CARE) + return SCN; + else if (ch_offset == HAL_PRIME_CHNL_OFFSET_LOWER) + return SCA; + else if (ch_offset == HAL_PRIME_CHNL_OFFSET_UPPER) + return SCB; + + return SCN; +} + +inline u8 *rtw_set_ie_secondary_ch_offset(u8 *buf, u32 *buf_len, u8 secondary_ch_offset) +{ + return rtw_set_ie(buf, WLAN_EID_SECONDARY_CHANNEL_OFFSET, 1, &secondary_ch_offset, buf_len); +} + +inline u8 *rtw_set_ie_mesh_ch_switch_parm(u8 *buf, u32 *buf_len, u8 ttl, + u8 flags, u16 reason, u16 precedence) +{ + u8 ie_data[6]; + + ie_data[0] = ttl; + ie_data[1] = flags; + RTW_PUT_LE16((u8 *)&ie_data[2], reason); + RTW_PUT_LE16((u8 *)&ie_data[4], precedence); + + return rtw_set_ie(buf, 0x118, 6, ie_data, buf_len); +} + +/*---------------------------------------------------------------------------- +index: the information element id index, limit is the limit for search +-----------------------------------------------------------------------------*/ +u8 *rtw_get_ie(const u8 *pbuf, sint index, sint *len, sint limit) +{ + sint tmp, i; + const u8 *p; + if (limit < 1) { + return NULL; + } + + p = pbuf; + i = 0; + *len = 0; + while (1) { + if (*p == index) { + *len = *(p + 1); + return (u8 *)p; + } else { + tmp = *(p + 1); + p += (tmp + 2); + i += (tmp + 2); + } + if (i >= limit) + break; + } + return NULL; +} + +/** + * rtw_get_ie_ex - Search specific IE from a series of IEs + * @in_ie: Address of IEs to search + * @in_len: Length limit from in_ie + * @eid: Element ID to match + * @oui: OUI to match + * @oui_len: OUI length + * @ie: If not NULL and the specific IE is found, the IE will be copied to the buf starting from the specific IE + * @ielen: If not NULL and the specific IE is found, will set to the length of the entire IE + * + * Returns: The address of the specific IE found, or NULL + */ +u8 *rtw_get_ie_ex(const u8 *in_ie, uint in_len, u8 eid, const u8 *oui, u8 oui_len, u8 *ie, uint *ielen) +{ + uint cnt; + const u8 *target_ie = NULL; + + + if (ielen) + *ielen = 0; + + if (!in_ie || in_len <= 0) + return (u8 *)target_ie; + + cnt = 0; + + while (cnt < in_len) { + if (eid == in_ie[cnt] + && (!oui || _rtw_memcmp(&in_ie[cnt + 2], oui, oui_len) == _TRUE)) { + target_ie = &in_ie[cnt]; + + if (ie) + _rtw_memcpy(ie, &in_ie[cnt], in_ie[cnt + 1] + 2); + + if (ielen) + *ielen = in_ie[cnt + 1] + 2; + + break; + } else { + cnt += in_ie[cnt + 1] + 2; /* goto next */ + } + + } + + return (u8 *)target_ie; +} + +/** + * rtw_ies_remove_ie - Find matching IEs and remove + * @ies: Address of IEs to search + * @ies_len: Pointer of length of ies, will update to new length + * @offset: The offset to start scarch + * @eid: Element ID to match + * @oui: OUI to match + * @oui_len: OUI length + * + * Returns: _SUCCESS: ies is updated, _FAIL: not updated + */ +int rtw_ies_remove_ie(u8 *ies, uint *ies_len, uint offset, u8 eid, u8 *oui, u8 oui_len) +{ + int ret = _FAIL; + u8 *target_ie; + u32 target_ielen; + u8 *start; + uint search_len; + + if (!ies || !ies_len || *ies_len <= offset) + goto exit; + + start = ies + offset; + search_len = *ies_len - offset; + + while (1) { + target_ie = rtw_get_ie_ex(start, search_len, eid, oui, oui_len, NULL, &target_ielen); + if (target_ie && target_ielen) { + u8 *remain_ies = target_ie + target_ielen; + uint remain_len = search_len - (remain_ies - start); + + _rtw_memmove(target_ie, remain_ies, remain_len); + *ies_len = *ies_len - target_ielen; + ret = _SUCCESS; + + start = target_ie; + search_len = remain_len; + } else + break; + } +exit: + return ret; +} + +void rtw_set_supported_rate(u8 *SupportedRates, uint mode) +{ + + _rtw_memset(SupportedRates, 0, NDIS_802_11_LENGTH_RATES_EX); + + switch (mode) { + case WIRELESS_11B: + _rtw_memcpy(SupportedRates, WIFI_CCKRATES, IEEE80211_CCK_RATE_LEN); + break; + + case WIRELESS_11G: + case WIRELESS_11A: + case WIRELESS_11_5N: + case WIRELESS_11A_5N: /* Todo: no basic rate for ofdm ? */ + case WIRELESS_11_5AC: + _rtw_memcpy(SupportedRates, WIFI_OFDMRATES, IEEE80211_NUM_OFDM_RATESLEN); + break; + + case WIRELESS_11BG: + case WIRELESS_11G_24N: + case WIRELESS_11_24N: + case WIRELESS_11BG_24N: + _rtw_memcpy(SupportedRates, WIFI_CCKRATES, IEEE80211_CCK_RATE_LEN); + _rtw_memcpy(SupportedRates + IEEE80211_CCK_RATE_LEN, WIFI_OFDMRATES, IEEE80211_NUM_OFDM_RATESLEN); + break; + + } +} + +void rtw_filter_suppport_rateie(WLAN_BSSID_EX *pbss_network, u8 keep) +{ + u8 i, idx = 0, new_rate[NDIS_802_11_LENGTH_RATES_EX], *p; + uint iscck, isofdm, ie_orilen = 0, remain_len; + u8 *remain_ies; + + p = rtw_get_ie(pbss_network->IEs + _BEACON_IE_OFFSET_, _SUPPORTEDRATES_IE_, &ie_orilen, (pbss_network->IELength - _BEACON_IE_OFFSET_)); + if (!p) + return; + + _rtw_memset(new_rate, 0, NDIS_802_11_LENGTH_RATES_EX); + for (i=0; i < ie_orilen; i++) { + iscck = rtw_is_cck_rate(p[i+2]); + isofdm= rtw_is_ofdm_rate(p[i+2]); + if (((keep == CCK) && iscck) + || ((keep == OFDM) && isofdm)) + new_rate[idx++]= rtw_is_basic_rate_ofdm(p[i+2]) ? p[i+2]|IEEE80211_BASIC_RATE_MASK : p[i+2]; + } + /* update rate ie */ + p[1] = idx; + _rtw_memcpy(p+2, new_rate, idx); + /* update remain ie & IELength*/ + remain_ies = p + 2 + ie_orilen; + remain_len = pbss_network->IELength - (remain_ies - pbss_network->IEs); + _rtw_memmove(p+2+idx, remain_ies, remain_len); + pbss_network->IELength -= (ie_orilen - idx); +} + + +/* + Adjust those items by given wireless_mode + 1. pbss_network->IELength + 2. pbss_network->IE (SUPPORTRATE & EXT_SUPPORTRATE) + 3. pbss_network->SupportedRates +*/ + +u8 rtw_update_rate_bymode(WLAN_BSSID_EX *pbss_network, u32 mode) +{ + u8 network_type, *p, *ie = pbss_network->IEs; + sint ie_len; + uint network_ielen = pbss_network->IELength; + + if (mode == WIRELESS_11B) { + /*only keep CCK in support_rate IE and remove whole ext_support_rate IE*/ + rtw_filter_suppport_rateie(pbss_network, CCK); + p = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _EXT_SUPPORTEDRATES_IE_, &ie_len, pbss_network->IELength - _BEACON_IE_OFFSET_); + if (p) { + rtw_ies_remove_ie(ie , &network_ielen, _BEACON_IE_OFFSET_, _EXT_SUPPORTEDRATES_IE_, NULL, 0); + pbss_network->IELength -= ie_len; + } + network_type = WIRELESS_11B; + } else { + if (pbss_network->Configuration.DSConfig > 14) { + /* Remove CCK in support_rate IE */ + rtw_filter_suppport_rateie(pbss_network, OFDM); + network_type = WIRELESS_11A; + } else { + if ((mode & WIRELESS_11B) == 0) { + /* Remove CCK in support_rate IE */ + rtw_filter_suppport_rateie(pbss_network, OFDM); + network_type = WIRELESS_11G; + } else { + network_type = WIRELESS_11BG; + } + } + } + + rtw_set_supported_rate(pbss_network->SupportedRates, network_type); + + return network_type; +} + +uint rtw_get_rateset_len(u8 *rateset) +{ + uint i = 0; + while (1) { + if ((rateset[i]) == 0) + break; + + if (i > 12) + break; + + i++; + } + return i; +} + +int rtw_generate_ie(struct registry_priv *pregistrypriv) +{ + u8 wireless_mode; + int sz = 0, rateLen; + WLAN_BSSID_EX *pdev_network = &pregistrypriv->dev_network; + u8 *ie = pdev_network->IEs; + + + /* timestamp will be inserted by hardware */ + sz += 8; + ie += sz; + + /* beacon interval : 2bytes */ + *(u16 *)ie = cpu_to_le16((u16)pdev_network->Configuration.BeaconPeriod); /* BCN_INTERVAL; */ + sz += 2; + ie += 2; + + /* capability info */ + *(u16 *)ie = 0; + + *(u16 *)ie |= cpu_to_le16(cap_IBSS); + + if (pregistrypriv->preamble == PREAMBLE_SHORT) + *(u16 *)ie |= cpu_to_le16(cap_ShortPremble); + + if (pdev_network->Privacy) + *(u16 *)ie |= cpu_to_le16(cap_Privacy); + + sz += 2; + ie += 2; + + /* SSID */ + ie = rtw_set_ie(ie, _SSID_IE_, pdev_network->Ssid.SsidLength, pdev_network->Ssid.Ssid, &sz); + + /* supported rates */ + if (pregistrypriv->wireless_mode == WIRELESS_11ABGN) { + if (pdev_network->Configuration.DSConfig > 14) + wireless_mode = WIRELESS_11A_5N; + else + wireless_mode = WIRELESS_11BG_24N; + } else if (pregistrypriv->wireless_mode == WIRELESS_MODE_MAX) { /* WIRELESS_11ABGN | WIRELESS_11AC */ + if (pdev_network->Configuration.DSConfig > 14) + wireless_mode = WIRELESS_11_5AC; + else + wireless_mode = WIRELESS_11BG_24N; + } else + wireless_mode = pregistrypriv->wireless_mode; + + rtw_set_supported_rate(pdev_network->SupportedRates, wireless_mode) ; + + rateLen = rtw_get_rateset_len(pdev_network->SupportedRates); + + if (rateLen > 8) { + ie = rtw_set_ie(ie, _SUPPORTEDRATES_IE_, 8, pdev_network->SupportedRates, &sz); + /* ie = rtw_set_ie(ie, _EXT_SUPPORTEDRATES_IE_, (rateLen - 8), (pdev_network->SupportedRates + 8), &sz); */ + } else + ie = rtw_set_ie(ie, _SUPPORTEDRATES_IE_, rateLen, pdev_network->SupportedRates, &sz); + + /* DS parameter set */ + ie = rtw_set_ie(ie, _DSSET_IE_, 1, (u8 *)&(pdev_network->Configuration.DSConfig), &sz); + + + /* IBSS Parameter Set */ + + ie = rtw_set_ie(ie, _IBSS_PARA_IE_, 2, (u8 *)&(pdev_network->Configuration.ATIMWindow), &sz); + + if (rateLen > 8) + ie = rtw_set_ie(ie, _EXT_SUPPORTEDRATES_IE_, (rateLen - 8), (pdev_network->SupportedRates + 8), &sz); + +#ifdef CONFIG_80211N_HT + /* HT Cap. */ + if (is_supported_ht(pregistrypriv->wireless_mode) + && (pregistrypriv->ht_enable == _TRUE)) { + /* todo: */ + } +#endif /* CONFIG_80211N_HT */ + + /* pdev_network->IELength = sz; */ /* update IELength */ + + + /* return _SUCCESS; */ + + return sz; + +} + +unsigned char *rtw_get_wpa_ie(unsigned char *pie, int *wpa_ie_len, int limit) +{ + int len; + u16 val16; + unsigned char wpa_oui_type[] = {0x00, 0x50, 0xf2, 0x01}; + u8 *pbuf = pie; + int limit_new = limit; + + while (1) { + pbuf = rtw_get_ie(pbuf, _WPA_IE_ID_, &len, limit_new); + + if (pbuf) { + + /* check if oui matches... */ + if (_rtw_memcmp((pbuf + 2), wpa_oui_type, sizeof(wpa_oui_type)) == _FALSE) + + goto check_next_ie; + + /* check version... */ + _rtw_memcpy((u8 *)&val16, (pbuf + 6), sizeof(val16)); + + val16 = le16_to_cpu(val16); + if (val16 != 0x0001) + goto check_next_ie; + + *wpa_ie_len = *(pbuf + 1); + + return pbuf; + + } else { + + *wpa_ie_len = 0; + return NULL; + } + +check_next_ie: + + limit_new = limit - (pbuf - pie) - 2 - len; + + if (limit_new <= 0) + break; + + pbuf += (2 + len); + + } + + *wpa_ie_len = 0; + + return NULL; + +} + +unsigned char *rtw_get_wpa2_ie(unsigned char *pie, int *rsn_ie_len, int limit) +{ + + return rtw_get_ie(pie, _WPA2_IE_ID_, rsn_ie_len, limit); + +} + +int rtw_get_wpa_cipher_suite(u8 *s) +{ + if (_rtw_memcmp(s, WPA_CIPHER_SUITE_NONE, WPA_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_NONE; + if (_rtw_memcmp(s, WPA_CIPHER_SUITE_WEP40, WPA_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_WEP40; + if (_rtw_memcmp(s, WPA_CIPHER_SUITE_TKIP, WPA_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_TKIP; + if (_rtw_memcmp(s, WPA_CIPHER_SUITE_CCMP, WPA_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_CCMP; + if (_rtw_memcmp(s, WPA_CIPHER_SUITE_WEP104, WPA_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_WEP104; + + return 0; +} + +int rtw_get_rsn_cipher_suite(u8 *s) +{ + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_NONE, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_NONE; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_WEP40, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_WEP40; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_TKIP, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_TKIP; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_CCMP, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_CCMP; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_GCMP, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_GCMP; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_GCMP_256, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_GCMP_256; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_CCMP_256, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_CCMP_256; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_WEP104, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_WEP104; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_AES_128_CMAC, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_BIP_CMAC_128; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_BIP_GMAC_128, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_BIP_GMAC_128; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_BIP_GMAC_256, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_BIP_GMAC_256; + if (_rtw_memcmp(s, RSN_CIPHER_SUITE_BIP_CMAC_256, RSN_SELECTOR_LEN) == _TRUE) + return WPA_CIPHER_BIP_CMAC_256; + return 0; +} + +u32 rtw_get_akm_suite_bitmap(u8 *s) +{ + if (_rtw_memcmp(s, WLAN_AKM_8021X, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_8021X; + if (_rtw_memcmp(s, WLAN_AKM_PSK, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_PSK; + if (_rtw_memcmp(s, WLAN_AKM_FT_8021X, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_FT_8021X; + if (_rtw_memcmp(s, WLAN_AKM_FT_PSK, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_FT_PSK; + if (_rtw_memcmp(s, WLAN_AKM_8021X_SHA256, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_8021X_SHA256; + if (_rtw_memcmp(s, WLAN_AKM_PSK_SHA256, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_PSK_SHA256; + if (_rtw_memcmp(s, WLAN_AKM_TDLS, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_TDLS; + if (_rtw_memcmp(s, WLAN_AKM_SAE, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_SAE; + if (_rtw_memcmp(s, WLAN_AKM_FT_OVER_SAE, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_FT_OVER_SAE; + if (_rtw_memcmp(s, WLAN_AKM_8021X_SUITE_B, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_8021X_SUITE_B; + if (_rtw_memcmp(s, WLAN_AKM_8021X_SUITE_B_192, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_8021X_SUITE_B_192; + if (_rtw_memcmp(s, WLAN_AKM_FILS_SHA256, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_FILS_SHA256; + if (_rtw_memcmp(s, WLAN_AKM_FILS_SHA384, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_FILS_SHA384; + if (_rtw_memcmp(s, WLAN_AKM_FT_FILS_SHA256, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_FT_FILS_SHA256; + if (_rtw_memcmp(s, WLAN_AKM_FT_FILS_SHA384, RSN_SELECTOR_LEN) == _TRUE) + return WLAN_AKM_TYPE_FT_FILS_SHA384; + + return 0; +} + +int rtw_parse_wpa_ie(u8 *wpa_ie, int wpa_ie_len, int *group_cipher, + int *pairwise_cipher, u32 *akm) +{ + int i, ret = _SUCCESS; + int left, count; + u8 *pos; + u8 SUITE_1X[4] = {0x00, 0x50, 0xf2, 1}; + + if (wpa_ie_len <= 0) { + /* No WPA IE - fail silently */ + return _FAIL; + } + + + if ((*wpa_ie != _WPA_IE_ID_) || (*(wpa_ie + 1) != (u8)(wpa_ie_len - 2)) || + (_rtw_memcmp(wpa_ie + 2, RTW_WPA_OUI_TYPE, WPA_SELECTOR_LEN) != _TRUE)) + return _FAIL; + + pos = wpa_ie; + + pos += 8; + left = wpa_ie_len - 8; + + + /* group_cipher */ + if (left >= WPA_SELECTOR_LEN) { + + *group_cipher = rtw_get_wpa_cipher_suite(pos); + + pos += WPA_SELECTOR_LEN; + left -= WPA_SELECTOR_LEN; + + } else if (left > 0) { + + return _FAIL; + } + + + /* pairwise_cipher */ + if (left >= 2) { + /* count = le16_to_cpu(*(u16*)pos); */ + count = RTW_GET_LE16(pos); + pos += 2; + left -= 2; + + if (count == 0 || left < count * WPA_SELECTOR_LEN) { + return _FAIL; + } + + for (i = 0; i < count; i++) { + *pairwise_cipher |= rtw_get_wpa_cipher_suite(pos); + + pos += WPA_SELECTOR_LEN; + left -= WPA_SELECTOR_LEN; + } + + } else if (left == 1) { + return _FAIL; + } + + if (akm) { + if (left >= 6) { + pos += 2; + if (_rtw_memcmp(pos, SUITE_1X, 4) == 1) { + *akm = WLAN_AKM_TYPE_8021X; + } + } + } + + return ret; + +} + +int rtw_rsne_info_parse(const u8 *ie, uint ie_len, struct rsne_info *info) +{ + const u8 *pos = ie; + u16 ver; + u16 cnt; + + _rtw_memset(info, 0, sizeof(struct rsne_info)); + + if (ie + ie_len < pos + 4) + goto err; + + if (*ie != WLAN_EID_RSN || *(ie + 1) != ie_len - 2) + goto err; + pos += 2; + + /* Version */ + ver = RTW_GET_LE16(pos); + if(1 != ver) + goto err; + pos += 2; + + /* Group CS */ + if (ie + ie_len < pos + 4) { + if (ie + ie_len != pos) + goto err; + goto exit; + } + info->gcs = (u8 *)pos; + pos += 4; + + /* Pairwise CS */ + if (ie + ie_len < pos + 2) { + if (ie + ie_len != pos) + goto err; + goto exit; + } + cnt = RTW_GET_LE16(pos); + pos += 2; + if (ie + ie_len < pos + 4 * cnt) { + if (ie + ie_len != pos) + goto err; + goto exit; + } + info->pcs_cnt = cnt; + info->pcs_list = (u8 *)pos; + pos += 4 * cnt; + + /* AKM */ + if (ie + ie_len < pos + 2) { + if (ie + ie_len != pos) + goto err; + goto exit; + } + cnt = RTW_GET_LE16(pos); + pos += 2; + if (ie + ie_len < pos + 4 * cnt) { + if (ie + ie_len != pos) + goto err; + goto exit; + } + info->akm_cnt = cnt; + info->akm_list = (u8 *)pos; + pos += 4 * cnt; + + /* RSN cap */ + if (ie + ie_len < pos + 2) { + if (ie + ie_len != pos) + goto err; + goto exit; + } + info->cap = (u8 *)pos; + pos += 2; + + /* PMKID */ + if (ie + ie_len < pos + 2) { + if (ie + ie_len != pos) + goto err; + goto exit; + } + cnt = RTW_GET_LE16(pos); + pos += 2; + if (ie + ie_len < pos + 16 * cnt) + goto err; + info->pmkid_cnt = cnt; + info->pmkid_list = (u8 *)pos; + pos += 16 * cnt; + + /* Group Mgmt CS */ + if (ie + ie_len < pos + 4) { + if (ie + ie_len != pos) + goto err; + goto exit; + } + info->gmcs = (u8 *)pos; + +exit: + return _SUCCESS; + +err: + info->err = 1; + return _FAIL; +} + +int rtw_parse_wpa2_ie(u8 *rsn_ie, int rsn_ie_len, int *group_cipher, + int *pairwise_cipher, int *gmcs, u32 *akm, u8 *mfp_opt, u8 *spp_opt) +{ + struct rsne_info info; + int i, ret = _SUCCESS; + + ret = rtw_rsne_info_parse(rsn_ie, rsn_ie_len, &info); + if (ret != _SUCCESS) + goto exit; + + if (group_cipher) { + if (info.gcs) + *group_cipher = rtw_get_rsn_cipher_suite(info.gcs); + else + *group_cipher = 0; + } + + if (pairwise_cipher) { + *pairwise_cipher = 0; + if (info.pcs_list) { + for (i = 0; i < info.pcs_cnt; i++) + *pairwise_cipher |= rtw_get_rsn_cipher_suite(info.pcs_list + 4 * i); + } + } + + if (gmcs) { + if (info.gmcs) + *gmcs = rtw_get_rsn_cipher_suite(info.gmcs); + else + *gmcs = WPA_CIPHER_BIP_CMAC_128; /* default value when absent */ + } + + if (akm) { + *akm = 0; + if (info.akm_list) { + for (i = 0; i < info.akm_cnt; i++) + *akm |= rtw_get_akm_suite_bitmap(info.akm_list + 4 * i); + } + } + + if (mfp_opt) { + *mfp_opt = MFP_NO; + if (info.cap) + *mfp_opt = GET_RSN_CAP_MFP_OPTION(info.cap); + } + + if (spp_opt) { + *spp_opt = 0; + if (info.cap) + *spp_opt = GET_RSN_CAP_SPP_OPT(info.cap); + } + +exit: + return ret; +} + +/* #ifdef CONFIG_WAPI_SUPPORT */ +int rtw_get_wapi_ie(u8 *in_ie, uint in_len, u8 *wapi_ie, u16 *wapi_len) +{ + int len = 0; + u8 authmode; + uint cnt; + u8 wapi_oui1[4] = {0x0, 0x14, 0x72, 0x01}; + u8 wapi_oui2[4] = {0x0, 0x14, 0x72, 0x02}; + + + if (wapi_len) + *wapi_len = 0; + + if (!in_ie || in_len <= 0) + return len; + + cnt = (_TIMESTAMP_ + _BEACON_ITERVAL_ + _CAPABILITY_); + + while (cnt < in_len) { + authmode = in_ie[cnt]; + + /* if(authmode==_WAPI_IE_) */ + if (authmode == _WAPI_IE_ && (_rtw_memcmp(&in_ie[cnt + 6], wapi_oui1, 4) == _TRUE || + _rtw_memcmp(&in_ie[cnt + 6], wapi_oui2, 4) == _TRUE)) { + if (wapi_ie) + _rtw_memcpy(wapi_ie, &in_ie[cnt], in_ie[cnt + 1] + 2); + + if (wapi_len) + *wapi_len = in_ie[cnt + 1] + 2; + + cnt += in_ie[cnt + 1] + 2; /* get next */ + } else { + cnt += in_ie[cnt + 1] + 2; /* get next */ + } + } + + if (wapi_len) + len = *wapi_len; + + + return len; + +} +/* #endif */ + +int rtw_get_sec_ie(u8 *in_ie, uint in_len, u8 *rsn_ie, u16 *rsn_len, u8 *wpa_ie, u16 *wpa_len) +{ + u8 authmode, sec_idx; + u8 wpa_oui[4] = {0x0, 0x50, 0xf2, 0x01}; + uint cnt; + + + /* Search required WPA or WPA2 IE and copy to sec_ie[ ] */ + + cnt = (_TIMESTAMP_ + _BEACON_ITERVAL_ + _CAPABILITY_); + + sec_idx = 0; + + while (cnt < in_len) { + authmode = in_ie[cnt]; + + if ((authmode == _WPA_IE_ID_) && (_rtw_memcmp(&in_ie[cnt + 2], &wpa_oui[0], 4) == _TRUE)) { + + if (wpa_ie) + _rtw_memcpy(wpa_ie, &in_ie[cnt], in_ie[cnt + 1] + 2); + + *wpa_len = in_ie[cnt + 1] + 2; + cnt += in_ie[cnt + 1] + 2; /* get next */ + } else { + if (authmode == _WPA2_IE_ID_) { + + if (rsn_ie) + _rtw_memcpy(rsn_ie, &in_ie[cnt], in_ie[cnt + 1] + 2); + + *rsn_len = in_ie[cnt + 1] + 2; + cnt += in_ie[cnt + 1] + 2; /* get next */ + } else { + cnt += in_ie[cnt + 1] + 2; /* get next */ + } + } + + } + + + return *rsn_len + *wpa_len; + +} + +u8 rtw_is_wps_ie(u8 *ie_ptr, uint *wps_ielen) +{ + u8 match = _FALSE; + u8 eid, wps_oui[4] = {0x0, 0x50, 0xf2, 0x04}; + + if (ie_ptr == NULL) + return match; + + eid = ie_ptr[0]; + + if ((eid == _WPA_IE_ID_) && (_rtw_memcmp(&ie_ptr[2], wps_oui, 4) == _TRUE)) { + /* RTW_INFO("==> found WPS_IE.....\n"); */ + *wps_ielen = ie_ptr[1] + 2; + match = _TRUE; + } + return match; +} + +u8 *rtw_get_wps_ie_from_scan_queue(u8 *in_ie, uint in_len, u8 *wps_ie, uint *wps_ielen, enum bss_type frame_type) +{ + u8 *wps = NULL; + + RTW_INFO("[%s] frame_type = %d\n", __FUNCTION__, frame_type); + switch (frame_type) { + case BSS_TYPE_BCN: + case BSS_TYPE_PROB_RSP: { + /* Beacon or Probe Response */ + wps = rtw_get_wps_ie(in_ie + _PROBERSP_IE_OFFSET_, in_len - _PROBERSP_IE_OFFSET_, wps_ie, wps_ielen); + break; + } + case BSS_TYPE_PROB_REQ: { + /* Probe Request */ + wps = rtw_get_wps_ie(in_ie + _PROBEREQ_IE_OFFSET_ , in_len - _PROBEREQ_IE_OFFSET_ , wps_ie, wps_ielen); + break; + } + default: + case BSS_TYPE_UNDEF: + break; + } + return wps; +} + +/** + * rtw_get_wps_ie - Search WPS IE from a series of IEs + * @in_ie: Address of IEs to search + * @in_len: Length limit from in_ie + * @wps_ie: If not NULL and WPS IE is found, WPS IE will be copied to the buf starting from wps_ie + * @wps_ielen: If not NULL and WPS IE is found, will set to the length of the entire WPS IE + * + * Returns: The address of the WPS IE found, or NULL + */ +u8 *rtw_get_wps_ie(const u8 *in_ie, uint in_len, u8 *wps_ie, uint *wps_ielen) +{ + uint cnt; + const u8 *wpsie_ptr = NULL; + u8 eid, wps_oui[4] = {0x00, 0x50, 0xf2, 0x04}; + + if (wps_ielen) + *wps_ielen = 0; + + if (!in_ie) { + rtw_warn_on(1); + return (u8 *)wpsie_ptr; + } + + if (in_len <= 0) + return (u8 *)wpsie_ptr; + + cnt = 0; + + while (cnt + 1 + 4 < in_len) { + eid = in_ie[cnt]; + + if (cnt + 1 + 4 >= MAX_IE_SZ) { + rtw_warn_on(1); + return NULL; + } + + if (eid == WLAN_EID_VENDOR_SPECIFIC && _rtw_memcmp(&in_ie[cnt + 2], wps_oui, 4) == _TRUE) { + wpsie_ptr = in_ie + cnt; + + if (wps_ie) + _rtw_memcpy(wps_ie, &in_ie[cnt], in_ie[cnt + 1] + 2); + + if (wps_ielen) + *wps_ielen = in_ie[cnt + 1] + 2; + + break; + } else + cnt += in_ie[cnt + 1] + 2; + + } + + return (u8 *)wpsie_ptr; +} + +/** + * rtw_get_wps_attr - Search a specific WPS attribute from a given WPS IE + * @wps_ie: Address of WPS IE to search + * @wps_ielen: Length limit from wps_ie + * @target_attr_id: The attribute ID of WPS attribute to search + * @buf_attr: If not NULL and the WPS attribute is found, WPS attribute will be copied to the buf starting from buf_attr + * @len_attr: If not NULL and the WPS attribute is found, will set to the length of the entire WPS attribute + * + * Returns: the address of the specific WPS attribute found, or NULL + */ +u8 *rtw_get_wps_attr(u8 *wps_ie, uint wps_ielen, u16 target_attr_id , u8 *buf_attr, u32 *len_attr) +{ + u8 *attr_ptr = NULL; + u8 *target_attr_ptr = NULL; + u8 wps_oui[4] = {0x00, 0x50, 0xF2, 0x04}; + + if (len_attr) + *len_attr = 0; + + if ((wps_ie[0] != _VENDOR_SPECIFIC_IE_) || + (_rtw_memcmp(wps_ie + 2, wps_oui , 4) != _TRUE)) + return attr_ptr; + + /* 6 = 1(Element ID) + 1(Length) + 4(WPS OUI) */ + attr_ptr = wps_ie + 6; /* goto first attr */ + + while (attr_ptr - wps_ie < wps_ielen) { + /* 4 = 2(Attribute ID) + 2(Length) */ + u16 attr_id = RTW_GET_BE16(attr_ptr); + u16 attr_data_len = RTW_GET_BE16(attr_ptr + 2); + u16 attr_len = attr_data_len + 4; + + /* RTW_INFO("%s attr_ptr:%p, id:%u, length:%u\n", __FUNCTION__, attr_ptr, attr_id, attr_data_len); */ + if (attr_id == target_attr_id) { + target_attr_ptr = attr_ptr; + + if (buf_attr) + _rtw_memcpy(buf_attr, attr_ptr, attr_len); + + if (len_attr) + *len_attr = attr_len; + + break; + } else { + attr_ptr += attr_len; /* goto next */ + } + + } + + return target_attr_ptr; +} + +/** + * rtw_get_wps_attr_content - Search a specific WPS attribute content from a given WPS IE + * @wps_ie: Address of WPS IE to search + * @wps_ielen: Length limit from wps_ie + * @target_attr_id: The attribute ID of WPS attribute to search + * @buf_content: If not NULL and the WPS attribute is found, WPS attribute content will be copied to the buf starting from buf_content + * If len_content is NULL, only copy one byte. + * @len_content: If not NULL and the WPS attribute is found, will set to the length of the WPS attribute content + * + * Returns: the address of the specific WPS attribute content found, or NULL + */ +u8 *rtw_get_wps_attr_content(u8 *wps_ie, uint wps_ielen, u16 target_attr_id , u8 *buf_content, uint *len_content) +{ + u8 *attr_ptr; + u32 attr_len; + + attr_ptr = rtw_get_wps_attr(wps_ie, wps_ielen, target_attr_id, NULL, &attr_len); + + if (attr_ptr && attr_len) { + if (len_content) { + if ((buf_content && (*len_content > (attr_len - 4))) || !buf_content) + *len_content = attr_len - 4; + } + + if (len_content && buf_content) { + _rtw_memcpy(buf_content, attr_ptr + 4, *len_content); + } else if (buf_content) { + _rtw_memcpy(buf_content, attr_ptr + 4, 1); + } + + return attr_ptr + 4; + } + + if (len_content) + *len_content = 0; + + return NULL; +} + +/* OWE */ + +/** + * rtw_get_OWE_ie - Search OWE IE from a series of IEs + * @in_ie: Address of IEs to search + * @in_len: Length limit from in_ie + * @wps_ie: If not NULL and OWE IE is found, OWE IE will be copied to the buf starting from owe_ie + * @wps_ielen: If not NULL and OWE IE is found, will set to the length of the entire OWE IE + * + * Returns: The address of the OWE IE found, or NULL + */ +u8 *rtw_get_owe_ie(const u8 *in_ie, uint in_len, u8 *owe_ie, uint *owe_ielen) +{ + uint cnt; + const u8 *oweie_ptr = NULL; + u8 eid; + + if (owe_ielen) + *owe_ielen = 0; + + if (!in_ie) { + rtw_warn_on(1); + return (u8 *)oweie_ptr; + } + + if (in_len <= 0) + return (u8 *)oweie_ptr; + + cnt = 0; + + while (cnt + 1 + 4 < in_len) { + eid = in_ie[cnt]; + + if (cnt + 1 + 4 >= MAX_IE_SZ) { + rtw_warn_on(1); + return NULL; + } + + if ((eid == WLAN_EID_EXTENSION) && (in_ie[cnt + 2] == WLAN_EID_EXT_OWE_DH_PARAM)) { + oweie_ptr = in_ie + cnt; + + if (owe_ie) + _rtw_memcpy(owe_ie, &in_ie[cnt], in_ie[cnt + 1] + 2); + + if (owe_ielen) + *owe_ielen = in_ie[cnt + 1] + 2; + + break; + } else + cnt += in_ie[cnt + 1] + 2; + + } + + return (u8 *)oweie_ptr; +} + +static int rtw_ieee802_11_parse_vendor_specific(u8 *pos, uint elen, + struct rtw_ieee802_11_elems *elems, + int show_errors) +{ + unsigned int oui; + + /* first 3 bytes in vendor specific information element are the IEEE + * OUI of the vendor. The following byte is used a vendor specific + * sub-type. */ + if (elen < 4) { + if (show_errors) { + RTW_INFO("short vendor specific " + "information element ignored (len=%lu)\n", + (unsigned long) elen); + } + return -1; + } + + oui = RTW_GET_BE24(pos); + switch (oui) { + case OUI_MICROSOFT: + /* Microsoft/Wi-Fi information elements are further typed and + * subtyped */ + switch (pos[3]) { + case 1: + /* Microsoft OUI (00:50:F2) with OUI Type 1: + * real WPA information element */ + elems->wpa_ie = pos; + elems->wpa_ie_len = elen; + break; + case WME_OUI_TYPE: /* this is a Wi-Fi WME info. element */ + if (elen < 5) { + RTW_DBG("short WME " + "information element ignored " + "(len=%lu)\n", + (unsigned long) elen); + return -1; + } + switch (pos[4]) { + case WME_OUI_SUBTYPE_INFORMATION_ELEMENT: + case WME_OUI_SUBTYPE_PARAMETER_ELEMENT: + elems->wme = pos; + elems->wme_len = elen; + break; + case WME_OUI_SUBTYPE_TSPEC_ELEMENT: + elems->wme_tspec = pos; + elems->wme_tspec_len = elen; + break; + default: + RTW_DBG("unknown WME " + "information element ignored " + "(subtype=%d len=%lu)\n", + pos[4], (unsigned long) elen); + return -1; + } + break; + case 4: + /* Wi-Fi Protected Setup (WPS) IE */ + elems->wps_ie = pos; + elems->wps_ie_len = elen; + break; + default: + RTW_DBG("Unknown Microsoft " + "information element ignored " + "(type=%d len=%lu)\n", + pos[3], (unsigned long) elen); + return -1; + } + break; + + case OUI_BROADCOM: + switch (pos[3]) { + case VENDOR_HT_CAPAB_OUI_TYPE: + elems->vendor_ht_cap = pos; + elems->vendor_ht_cap_len = elen; + break; + default: + RTW_DBG("Unknown Broadcom " + "information element ignored " + "(type=%d len=%lu)\n", + pos[3], (unsigned long) elen); + return -1; + } + break; +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + case OUI_REALTEK: + if (elen == 8) { // TBTX capable IE length is 8 + elems->tbtx_cap = pos; + elems->tbtx_cap_len = elen; + } + break; +#endif + default: + RTW_DBG("unknown vendor specific information " + "element ignored (vendor OUI %02x:%02x:%02x " + "len=%lu)\n", + pos[0], pos[1], pos[2], (unsigned long) elen); + return -1; + } + + return 0; + +} + +/** + * ieee802_11_parse_elems - Parse information elements in management frames + * @start: Pointer to the start of IEs + * @len: Length of IE buffer in octets + * @elems: Data structure for parsed elements + * @show_errors: Whether to show parsing errors in debug log + * Returns: Parsing result + */ +ParseRes rtw_ieee802_11_parse_elems(u8 *start, uint len, + struct rtw_ieee802_11_elems *elems, + int show_errors) +{ + uint left = len; + u8 *pos = start; + int unknown = 0; + + _rtw_memset(elems, 0, sizeof(*elems)); + + while (left >= 2) { + u8 id, elen; + + id = *pos++; + elen = *pos++; + left -= 2; + + if (elen > left) { + if (show_errors) { + RTW_INFO("IEEE 802.11 element " + "parse failed (id=%d elen=%d " + "left=%lu)\n", + id, elen, (unsigned long) left); + } + return ParseFailed; + } + + switch (id) { + case WLAN_EID_SSID: + elems->ssid = pos; + elems->ssid_len = elen; + break; + case WLAN_EID_SUPP_RATES: + elems->supp_rates = pos; + elems->supp_rates_len = elen; + break; + case WLAN_EID_FH_PARAMS: + elems->fh_params = pos; + elems->fh_params_len = elen; + break; + case WLAN_EID_DS_PARAMS: + elems->ds_params = pos; + elems->ds_params_len = elen; + break; + case WLAN_EID_CF_PARAMS: + elems->cf_params = pos; + elems->cf_params_len = elen; + break; + case WLAN_EID_TIM: + elems->tim = pos; + elems->tim_len = elen; + break; + case WLAN_EID_IBSS_PARAMS: + elems->ibss_params = pos; + elems->ibss_params_len = elen; + break; + case WLAN_EID_CHALLENGE: + elems->challenge = pos; + elems->challenge_len = elen; + break; + case WLAN_EID_ERP_INFO: + elems->erp_info = pos; + elems->erp_info_len = elen; + break; + case WLAN_EID_EXT_SUPP_RATES: + elems->ext_supp_rates = pos; + elems->ext_supp_rates_len = elen; + break; + case WLAN_EID_VENDOR_SPECIFIC: + if (rtw_ieee802_11_parse_vendor_specific(pos, elen, + elems, + show_errors)) + unknown++; + break; + case WLAN_EID_RSN: + elems->rsn_ie = pos; + elems->rsn_ie_len = elen; + break; + case WLAN_EID_PWR_CAPABILITY: + elems->power_cap = pos; + elems->power_cap_len = elen; + break; + case WLAN_EID_SUPPORTED_CHANNELS: + elems->supp_channels = pos; + elems->supp_channels_len = elen; + break; + case WLAN_EID_MOBILITY_DOMAIN: + elems->mdie = pos; + elems->mdie_len = elen; + break; + case WLAN_EID_FAST_BSS_TRANSITION: + elems->ftie = pos; + elems->ftie_len = elen; + break; + case WLAN_EID_TIMEOUT_INTERVAL: + elems->timeout_int = pos; + elems->timeout_int_len = elen; + break; + case WLAN_EID_HT_CAP: + elems->ht_capabilities = pos; + elems->ht_capabilities_len = elen; + break; + case WLAN_EID_HT_OPERATION: + elems->ht_operation = pos; + elems->ht_operation_len = elen; + break; + case WLAN_EID_VHT_CAPABILITY: + elems->vht_capabilities = pos; + elems->vht_capabilities_len = elen; + break; + case WLAN_EID_VHT_OPERATION: + elems->vht_operation = pos; + elems->vht_operation_len = elen; + break; + case WLAN_EID_VHT_OP_MODE_NOTIFY: + elems->vht_op_mode_notify = pos; + elems->vht_op_mode_notify_len = elen; + break; + case _EID_RRM_EN_CAP_IE_: + elems->rm_en_cap = pos; + elems->rm_en_cap_len = elen; + break; +#ifdef CONFIG_RTW_MESH + case WLAN_EID_PREQ: + elems->preq = pos; + elems->preq_len = elen; + break; + case WLAN_EID_PREP: + elems->prep = pos; + elems->prep_len = elen; + break; + case WLAN_EID_PERR: + elems->perr = pos; + elems->perr_len = elen; + break; + case WLAN_EID_RANN: + elems->rann = pos; + elems->rann_len = elen; + break; +#endif + default: + unknown++; + if (!show_errors) + break; + RTW_DBG("IEEE 802.11 element parse " + "ignored unknown element (id=%d elen=%d)\n", + id, elen); + break; + } + + left -= elen; + pos += elen; + } + + if (left) + return ParseFailed; + + return unknown ? ParseUnknown : ParseOK; + +} + +static u8 key_char2num(u8 ch); +static u8 key_char2num(u8 ch) +{ + if ((ch >= '0') && (ch <= '9')) + return ch - '0'; + else if ((ch >= 'a') && (ch <= 'f')) + return ch - 'a' + 10; + else if ((ch >= 'A') && (ch <= 'F')) + return ch - 'A' + 10; + else + return 0xff; +} + +u8 str_2char2num(u8 hch, u8 lch); +u8 str_2char2num(u8 hch, u8 lch) +{ + return (key_char2num(hch) * 10) + key_char2num(lch); +} + +u8 key_2char2num(u8 hch, u8 lch); +u8 key_2char2num(u8 hch, u8 lch) +{ + return (key_char2num(hch) << 4) | key_char2num(lch); +} + +void macstr2num(u8 *dst, u8 *src); +void macstr2num(u8 *dst, u8 *src) +{ + int jj, kk; + for (jj = 0, kk = 0; jj < ETH_ALEN; jj++, kk += 3) + dst[jj] = key_2char2num(src[kk], src[kk + 1]); +} + +u8 convert_ip_addr(u8 hch, u8 mch, u8 lch) +{ + return (key_char2num(hch) * 100) + (key_char2num(mch) * 10) + key_char2num(lch); +} + +#ifdef CONFIG_PLATFORM_INTEL_BYT +#define MAC_ADDRESS_LEN 12 + +int rtw_get_mac_addr_intel(unsigned char *buf) +{ + int ret = 0; + int i; + struct file *fp = NULL; + mm_segment_t oldfs; + unsigned char c_mac[MAC_ADDRESS_LEN]; + char fname[] = "/config/wifi/mac.txt"; + int jj, kk; + + RTW_INFO("%s Enter\n", __FUNCTION__); + + ret = rtw_retrieve_from_file(fname, c_mac, MAC_ADDRESS_LEN); + if (ret < MAC_ADDRESS_LEN) + return -1; + + for (jj = 0, kk = 0; jj < ETH_ALEN; jj++, kk += 2) + buf[jj] = key_2char2num(c_mac[kk], c_mac[kk + 1]); + + RTW_INFO("%s: read from file mac address: "MAC_FMT"\n", + __FUNCTION__, MAC_ARG(buf)); + + return 0; +} +#endif /* CONFIG_PLATFORM_INTEL_BYT */ + +/* + * Description: + * rtw_check_invalid_mac_address: + * This is only used for checking mac address valid or not. + * + * Input: + * adapter: mac_address pointer. + * check_local_bit: check locally bit or not. + * + * Output: + * _TRUE: The mac address is invalid. + * _FALSE: The mac address is valid. + * + * Auther: Isaac.Li + */ +u8 rtw_check_invalid_mac_address(u8 *mac_addr, u8 check_local_bit) +{ + u8 null_mac_addr[ETH_ALEN] = {0, 0, 0, 0, 0, 0}; + u8 multi_mac_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 res = _FALSE; + + if (_rtw_memcmp(mac_addr, null_mac_addr, ETH_ALEN)) { + res = _TRUE; + goto func_exit; + } + + if (_rtw_memcmp(mac_addr, multi_mac_addr, ETH_ALEN)) { + res = _TRUE; + goto func_exit; + } + + if (mac_addr[0] & BIT0) { + res = _TRUE; + goto func_exit; + } + + if (check_local_bit == _TRUE) { + if (mac_addr[0] & BIT1) { + res = _TRUE; + goto func_exit; + } + } + +func_exit: + return res; +} + +extern char *rtw_initmac; +/** + * rtw_macaddr_cfg - Decide the mac address used + * @out: buf to store mac address decided + * @hw_mac_addr: mac address from efuse/epprom + */ +void rtw_macaddr_cfg(u8 *out, const u8 *hw_mac_addr) +{ +#define DEFAULT_RANDOM_MACADDR 1 + u8 mac[ETH_ALEN]; + + if (out == NULL) { + rtw_warn_on(1); + return; + } + + /* Users specify the mac address */ + if (rtw_initmac) { + int jj, kk; + + for (jj = 0, kk = 0; jj < ETH_ALEN; jj++, kk += 3) + mac[jj] = key_2char2num(rtw_initmac[kk], rtw_initmac[kk + 1]); + + goto err_chk; + } + + /* platform specified */ +#ifdef CONFIG_PLATFORM_INTEL_BYT + if (rtw_get_mac_addr_intel(mac) == 0) + goto err_chk; +#endif + + /* Use the mac address stored in the Efuse */ + if (hw_mac_addr) { + _rtw_memcpy(mac, hw_mac_addr, ETH_ALEN); + goto err_chk; + } + +err_chk: + if (rtw_check_invalid_mac_address(mac, _TRUE) == _TRUE) { +#if DEFAULT_RANDOM_MACADDR + RTW_ERR("invalid mac addr:"MAC_FMT", assign random MAC\n", MAC_ARG(mac)); + *((u32 *)(&mac[2])) = rtw_random32(); + mac[0] = 0x00; + mac[1] = 0xe0; + mac[2] = 0x4c; +#else + RTW_ERR("invalid mac addr:"MAC_FMT", assign default one\n", MAC_ARG(mac)); + mac[0] = 0x00; + mac[1] = 0xe0; + mac[2] = 0x4c; + mac[3] = 0x87; + mac[4] = 0x00; + mac[5] = 0x00; +#endif + } + + _rtw_memcpy(out, mac, ETH_ALEN); + RTW_INFO("%s mac addr:"MAC_FMT"\n", __func__, MAC_ARG(out)); +} + +#ifdef CONFIG_RTW_DEBUG +#ifdef CONFIG_80211N_HT +void dump_ht_cap_ie_content(void *sel, const u8 *buf, u32 buf_len) +{ + if (buf_len != HT_CAP_IE_LEN) { + RTW_PRINT_SEL(sel, "Invalid HT capability IE len:%d != %d\n", buf_len, HT_CAP_IE_LEN); + return; + } + + RTW_PRINT_SEL(sel, "cap_info:%02x%02x:%s\n", *(buf), *(buf + 1) + , GET_HT_CAP_ELE_CHL_WIDTH(buf) ? " 40MHz" : " 20MHz"); + RTW_PRINT_SEL(sel, "A-MPDU Parameters:"HT_AMPDU_PARA_FMT"\n" + , HT_AMPDU_PARA_ARG(HT_CAP_ELE_AMPDU_PARA(buf))); + RTW_PRINT_SEL(sel, "Supported MCS Set:"HT_SUP_MCS_SET_FMT"\n" + , HT_SUP_MCS_SET_ARG(HT_CAP_ELE_SUP_MCS_SET(buf))); +} + +void dump_ht_cap_ie(void *sel, const u8 *ie, u32 ie_len) +{ + const u8 *ht_cap_ie; + sint ht_cap_ielen; + + ht_cap_ie = rtw_get_ie(ie, WLAN_EID_HT_CAP, &ht_cap_ielen, ie_len); + if (!ie || ht_cap_ie != ie) + return; + + dump_ht_cap_ie_content(sel, ht_cap_ie + 2, ht_cap_ielen); +} + +const char *const _ht_sc_offset_str[] = { + "SCN", + "SCA", + "SC-RSVD", + "SCB", +}; + +void dump_ht_op_ie_content(void *sel, const u8 *buf, u32 buf_len) +{ + if (buf_len != HT_OP_IE_LEN) { + RTW_PRINT_SEL(sel, "Invalid HT operation IE len:%d != %d\n", buf_len, HT_OP_IE_LEN); + return; + } + + RTW_PRINT_SEL(sel, "ch:%u%s %s\n" + , GET_HT_OP_ELE_PRI_CHL(buf) + , GET_HT_OP_ELE_STA_CHL_WIDTH(buf) ? "" : " 20MHz only" + , ht_sc_offset_str(GET_HT_OP_ELE_2ND_CHL_OFFSET(buf)) + ); +} + +void dump_ht_op_ie(void *sel, const u8 *ie, u32 ie_len) +{ + const u8 *ht_op_ie; + sint ht_op_ielen; + + ht_op_ie = rtw_get_ie(ie, WLAN_EID_HT_OPERATION, &ht_op_ielen, ie_len); + if (!ie || ht_op_ie != ie) + return; + + dump_ht_op_ie_content(sel, ht_op_ie + 2, ht_op_ielen); +} +#endif /* CONFIG_80211N_HT */ + +void dump_wps_ie(void *sel, const u8 *ie, u32 ie_len) +{ + const u8 *pos = ie; + u16 id; + u16 len; + + const u8 *wps_ie; + uint wps_ielen; + + wps_ie = rtw_get_wps_ie(ie, ie_len, NULL, &wps_ielen); + if (wps_ie != ie || wps_ielen == 0) + return; + + pos += 6; + while (pos - ie + 4 <= ie_len) { + id = RTW_GET_BE16(pos); + len = RTW_GET_BE16(pos + 2); + + RTW_PRINT_SEL(sel, "%s ID:0x%04x, LEN:%u%s\n", __func__, id, len + , ((pos - ie + 4 + len) <= ie_len) ? "" : "(exceed ie_len)"); + + pos += (4 + len); + } +} +#endif /* CONFIG_RTW_DEBUG */ +void dump_ies(void *sel, const u8 *buf, u32 buf_len) +{ +#ifdef CONFIG_RTW_DEBUG + const u8 *pos = buf; + u8 id, len; + + while (pos - buf + 1 < buf_len) { + id = *pos; + len = *(pos + 1); + + RTW_PRINT_SEL(sel, "%s ID:%u, LEN:%u\n", __FUNCTION__, id, len); +#ifdef CONFIG_80211N_HT + dump_ht_cap_ie(sel, pos, len + 2); + dump_ht_op_ie(sel, pos, len + 2); +#endif +#ifdef CONFIG_80211AC_VHT + dump_vht_cap_ie(sel, pos, len + 2); + dump_vht_op_ie(sel, pos, len + 2); +#endif + dump_wps_ie(sel, pos, len + 2); +#ifdef CONFIG_P2P + dump_p2p_ie(sel, pos, len + 2); +#ifdef CONFIG_WFD + dump_wfd_ie(sel, pos, len + 2); +#endif +#endif +#ifdef CONFIG_RTW_MULTI_AP + dump_multi_ap_ie(sel, pos, len + 2); +#endif + + pos += (2 + len); + } +#endif /* CONFIG_RTW_DEBUG */ +} + +/** + * rtw_ies_get_chbw - get operation ch, bw, offset from IEs of BSS. + * @ies: pointer of the first tlv IE + * @ies_len: length of @ies + * @ch: pointer of ch, used as output + * @bw: pointer of bw, used as output + * @offset: pointer of offset, used as output + * @ht: check HT IEs + * @vht: check VHT IEs, if true imply ht is true + */ +void rtw_ies_get_chbw(u8 *ies, int ies_len, u8 *ch, u8 *bw, u8 *offset, u8 ht, u8 vht) +{ + u8 *p; + int ie_len; + + *ch = 0; + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + + p = rtw_get_ie(ies, _DSSET_IE_, &ie_len, ies_len); + if (p && ie_len > 0) + *ch = *(p + 2); + +#ifdef CONFIG_80211N_HT + if (ht || vht) { + u8 *ht_cap_ie, *ht_op_ie; + int ht_cap_ielen, ht_op_ielen; + + ht_cap_ie = rtw_get_ie(ies, EID_HTCapability, &ht_cap_ielen, ies_len); + if (ht_cap_ie && ht_cap_ielen) { + if (GET_HT_CAP_ELE_CHL_WIDTH(ht_cap_ie + 2)) + *bw = CHANNEL_WIDTH_40; + } + + ht_op_ie = rtw_get_ie(ies, EID_HTInfo, &ht_op_ielen, ies_len); + if (ht_op_ie && ht_op_ielen) { + if (*ch == 0) + *ch = GET_HT_OP_ELE_PRI_CHL(ht_op_ie + 2); + else if (*ch != 0 && *ch != GET_HT_OP_ELE_PRI_CHL(ht_op_ie + 2)) { + RTW_INFO("%s ch inconsistent, DSSS:%u, HT primary:%u\n" + , __func__, *ch, GET_HT_OP_ELE_PRI_CHL(ht_op_ie + 2)); + } + + if (!GET_HT_OP_ELE_STA_CHL_WIDTH(ht_op_ie + 2)) + *bw = CHANNEL_WIDTH_20; + + if (*bw == CHANNEL_WIDTH_40) { + switch (GET_HT_OP_ELE_2ND_CHL_OFFSET(ht_op_ie + 2)) { + case SCA: + *offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + case SCB: + *offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + } + } + } + +#ifdef CONFIG_80211AC_VHT + if (vht) { + u8 *vht_op_ie; + int vht_op_ielen; + + vht_op_ie = rtw_get_ie(ies, EID_VHTOperation, &vht_op_ielen, ies_len); + if (vht_op_ie && vht_op_ielen) { + if (GET_VHT_OPERATION_ELE_CHL_WIDTH(vht_op_ie + 2) >= 1) + *bw = CHANNEL_WIDTH_80; + } + } +#endif /* CONFIG_80211AC_VHT */ + + } +#endif /* CONFIG_80211N_HT */ +} + +void rtw_bss_get_chbw(WLAN_BSSID_EX *bss, u8 *ch, u8 *bw, u8 *offset, u8 ht, u8 vht) +{ + rtw_ies_get_chbw(bss->IEs + sizeof(NDIS_802_11_FIXED_IEs) + , bss->IELength - sizeof(NDIS_802_11_FIXED_IEs) + , ch, bw, offset, ht, vht); + + if (*ch == 0) + *ch = bss->Configuration.DSConfig; + else if (*ch != bss->Configuration.DSConfig) { + RTW_INFO("inconsistent ch - ies:%u bss->Configuration.DSConfig:%u\n" + , *ch, bss->Configuration.DSConfig); + *ch = bss->Configuration.DSConfig; + rtw_warn_on(1); + } +} + +/** + * rtw_is_chbw_grouped - test if the two ch settings can be grouped together + * @ch_a: ch of set a + * @bw_a: bw of set a + * @offset_a: offset of set a + * @ch_b: ch of set b + * @bw_b: bw of set b + * @offset_b: offset of set b + */ +bool rtw_is_chbw_grouped(u8 ch_a, u8 bw_a, u8 offset_a + , u8 ch_b, u8 bw_b, u8 offset_b) +{ + bool is_grouped = _FALSE; + + if (ch_a != ch_b) { + /* ch is different */ + goto exit; + } else if ((bw_a == CHANNEL_WIDTH_40 || bw_a == CHANNEL_WIDTH_80) + && (bw_b == CHANNEL_WIDTH_40 || bw_b == CHANNEL_WIDTH_80) + ) { + if (offset_a != offset_b) + goto exit; + } + + is_grouped = _TRUE; + +exit: + return is_grouped; +} + +/** + * rtw_sync_chbw - obey g_ch, adjust g_bw, g_offset, bw, offset + * @req_ch: pointer of the request ch, may be modified further + * @req_bw: pointer of the request bw, may be modified further + * @req_offset: pointer of the request offset, may be modified further + * @g_ch: pointer of the ongoing group ch + * @g_bw: pointer of the ongoing group bw, may be modified further + * @g_offset: pointer of the ongoing group offset, may be modified further + */ +void rtw_sync_chbw(u8 *req_ch, u8 *req_bw, u8 *req_offset + , u8 *g_ch, u8 *g_bw, u8 *g_offset) +{ + + *req_ch = *g_ch; + + if (*req_bw == CHANNEL_WIDTH_80 && *g_ch <= 14) { + /*2.4G ch, downgrade to 40Mhz */ + *req_bw = CHANNEL_WIDTH_40; + } + + switch (*req_bw) { + case CHANNEL_WIDTH_80: + if (*g_bw == CHANNEL_WIDTH_40 || *g_bw == CHANNEL_WIDTH_80) + *req_offset = *g_offset; + else if (*g_bw == CHANNEL_WIDTH_20) + rtw_get_offset_by_chbw(*req_ch, *req_bw, req_offset); + + if (*req_offset == HAL_PRIME_CHNL_OFFSET_DONT_CARE) { + RTW_ERR("%s req 80MHz BW without offset, down to 20MHz\n", __func__); + rtw_warn_on(1); + *req_bw = CHANNEL_WIDTH_20; + } + break; + case CHANNEL_WIDTH_40: + if (*g_bw == CHANNEL_WIDTH_40 || *g_bw == CHANNEL_WIDTH_80) + *req_offset = *g_offset; + else if (*g_bw == CHANNEL_WIDTH_20) + rtw_get_offset_by_chbw(*req_ch, *req_bw, req_offset); + + if (*req_offset == HAL_PRIME_CHNL_OFFSET_DONT_CARE) { + RTW_ERR("%s req 40MHz BW without offset, down to 20MHz\n", __func__); + rtw_warn_on(1); + *req_bw = CHANNEL_WIDTH_20; + } + break; + case CHANNEL_WIDTH_20: + *req_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + default: + RTW_ERR("%s req unsupported BW:%u\n", __func__, *req_bw); + rtw_warn_on(1); + } + + if (*req_bw > *g_bw) { + *g_bw = *req_bw; + *g_offset = *req_offset; + } +} + +#ifdef CONFIG_P2P +/** + * rtw_get_p2p_merged_len - Get merged ie length from muitiple p2p ies. + * @in_ie: Pointer of the first p2p ie + * @in_len: Total len of muiltiple p2p ies + * Returns: Length of merged p2p ie length + */ +u32 rtw_get_p2p_merged_ies_len(u8 *in_ie, u32 in_len) +{ + PNDIS_802_11_VARIABLE_IEs pIE; + u8 OUI[4] = { 0x50, 0x6f, 0x9a, 0x09 }; + int i = 0; + int len = 0; + + while (i < in_len) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(in_ie + i); + + if (pIE->ElementID == _VENDOR_SPECIFIC_IE_ && _rtw_memcmp(pIE->data, OUI, 4)) { + len += pIE->Length - 4; /* 4 is P2P OUI length, don't count it in this loop */ + } + + i += (pIE->Length + 2); + } + + return len + 4; /* Append P2P OUI length at last. */ +} + +/** + * rtw_p2p_merge_ies - Merge muitiple p2p ies into one + * @in_ie: Pointer of the first p2p ie + * @in_len: Total len of muiltiple p2p ies + * @merge_ie: Pointer of merged ie + * Returns: Length of merged p2p ie + */ +int rtw_p2p_merge_ies(u8 *in_ie, u32 in_len, u8 *merge_ie) +{ + PNDIS_802_11_VARIABLE_IEs pIE; + u8 len = 0; + u8 OUI[4] = { 0x50, 0x6f, 0x9a, 0x09 }; + u8 ELOUI[6] = { 0xDD, 0x00, 0x50, 0x6f, 0x9a, 0x09 }; /* EID;Len;OUI, Len would copy at the end of function */ + int i = 0; + + if (merge_ie != NULL) { + /* Set first P2P OUI */ + _rtw_memcpy(merge_ie, ELOUI, 6); + merge_ie += 6; + + while (i < in_len) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(in_ie + i); + + /* Take out the rest of P2P OUIs */ + if (pIE->ElementID == _VENDOR_SPECIFIC_IE_ && _rtw_memcmp(pIE->data, OUI, 4)) { + _rtw_memcpy(merge_ie, pIE->data + 4, pIE->Length - 4); + len += pIE->Length - 4; + merge_ie += pIE->Length - 4; + } + + i += (pIE->Length + 2); + } + + return len + 4; /* 4 is for P2P OUI */ + + } + + return 0; +} + +void dump_p2p_ie(void *sel, const u8 *ie, u32 ie_len) +{ + const u8 *pos = ie; + u8 id; + u16 len; + + const u8 *p2p_ie; + uint p2p_ielen; + + p2p_ie = rtw_get_p2p_ie(ie, ie_len, NULL, &p2p_ielen); + if (p2p_ie != ie || p2p_ielen == 0) + return; + + pos += 6; + while (pos - ie + 3 <= ie_len) { + id = *pos; + len = RTW_GET_LE16(pos + 1); + + RTW_PRINT_SEL(sel, "%s ID:%u, LEN:%u%s\n", __func__, id, len + , ((pos - ie + 3 + len) <= ie_len) ? "" : "(exceed ie_len)"); + + pos += (3 + len); + } +} + +/** + * rtw_get_p2p_ie - Search P2P IE from a series of IEs + * @in_ie: Address of IEs to search + * @in_len: Length limit from in_ie + * @p2p_ie: If not NULL and P2P IE is found, P2P IE will be copied to the buf starting from p2p_ie + * @p2p_ielen: If not NULL and P2P IE is found, will set to the length of the entire P2P IE + * + * Returns: The address of the P2P IE found, or NULL + */ +u8 *rtw_get_p2p_ie(const u8 *in_ie, int in_len, u8 *p2p_ie, uint *p2p_ielen) +{ + uint cnt; + const u8 *p2p_ie_ptr = NULL; + u8 eid, p2p_oui[4] = {0x50, 0x6F, 0x9A, 0x09}; + + if (p2p_ielen) + *p2p_ielen = 0; + + if (!in_ie || in_len < 0) { + rtw_warn_on(1); + return (u8 *)p2p_ie_ptr; + } + + if (in_len <= 0) + return (u8 *)p2p_ie_ptr; + + cnt = 0; + + while (cnt + 1 + 4 < in_len) { + eid = in_ie[cnt]; + + if (cnt + 1 + 4 >= MAX_IE_SZ) { + rtw_warn_on(1); + return NULL; + } + + if (eid == WLAN_EID_VENDOR_SPECIFIC && _rtw_memcmp(&in_ie[cnt + 2], p2p_oui, 4) == _TRUE) { + p2p_ie_ptr = in_ie + cnt; + + if (p2p_ie) + _rtw_memcpy(p2p_ie, &in_ie[cnt], in_ie[cnt + 1] + 2); + + if (p2p_ielen) + *p2p_ielen = in_ie[cnt + 1] + 2; + + break; + } else + cnt += in_ie[cnt + 1] + 2; + + } + + return (u8 *)p2p_ie_ptr; +} + +/** + * rtw_get_p2p_attr - Search a specific P2P attribute from a given P2P IE + * @p2p_ie: Address of P2P IE to search + * @p2p_ielen: Length limit from p2p_ie + * @target_attr_id: The attribute ID of P2P attribute to search + * @buf_attr: If not NULL and the P2P attribute is found, P2P attribute will be copied to the buf starting from buf_attr + * @len_attr: If not NULL and the P2P attribute is found, will set to the length of the entire P2P attribute + * + * Returns: the address of the specific WPS attribute found, or NULL + */ +u8 *rtw_get_p2p_attr(u8 *p2p_ie, uint p2p_ielen, u8 target_attr_id , u8 *buf_attr, u32 *len_attr) +{ + u8 *attr_ptr = NULL; + u8 *target_attr_ptr = NULL; + u8 p2p_oui[4] = {0x50, 0x6F, 0x9A, 0x09}; + + if (len_attr) + *len_attr = 0; + + if (!p2p_ie + || p2p_ielen <= 6 + || (p2p_ie[0] != WLAN_EID_VENDOR_SPECIFIC) + || (_rtw_memcmp(p2p_ie + 2, p2p_oui, 4) != _TRUE)) + return attr_ptr; + + /* 6 = 1(Element ID) + 1(Length) + 3 (OUI) + 1(OUI Type) */ + attr_ptr = p2p_ie + 6; /* goto first attr */ + + while ((attr_ptr - p2p_ie + 3) <= p2p_ielen) { + /* 3 = 1(Attribute ID) + 2(Length) */ + u8 attr_id = *attr_ptr; + u16 attr_data_len = RTW_GET_LE16(attr_ptr + 1); + u16 attr_len = attr_data_len + 3; + + if (0) + RTW_INFO("%s attr_ptr:%p, id:%u, length:%u\n", __func__, attr_ptr, attr_id, attr_data_len); + + if ((attr_ptr - p2p_ie + attr_len) > p2p_ielen) + break; + + if (attr_id == target_attr_id) { + target_attr_ptr = attr_ptr; + + if (buf_attr) + _rtw_memcpy(buf_attr, attr_ptr, attr_len); + + if (len_attr) + *len_attr = attr_len; + + break; + } else + attr_ptr += attr_len; + } + + return target_attr_ptr; +} + +/** + * rtw_get_p2p_attr_content - Search a specific P2P attribute content from a given P2P IE + * @p2p_ie: Address of P2P IE to search + * @p2p_ielen: Length limit from p2p_ie + * @target_attr_id: The attribute ID of P2P attribute to search + * @buf_content: If not NULL and the P2P attribute is found, P2P attribute content will be copied to the buf starting from buf_content + * If len_content is NULL, only copy one byte. + * @len_content: If not NULL and the P2P attribute is found, will set to the length of the P2P attribute content + * + * Returns: the address of the specific P2P attribute content found, or NULL + */ +u8 *rtw_get_p2p_attr_content(u8 *p2p_ie, uint p2p_ielen, u8 target_attr_id , u8 *buf_content, uint *len_content) +{ + u8 *attr_ptr; + u32 attr_len; + + attr_ptr = rtw_get_p2p_attr(p2p_ie, p2p_ielen, target_attr_id, NULL, &attr_len); + + if (attr_ptr && attr_len) { + if (len_content) { + if ((buf_content && (*len_content > (attr_len - 3))) || !buf_content) + *len_content = attr_len - 3; + } + + if (len_content && buf_content) { + _rtw_memcpy(buf_content, attr_ptr + 3, *len_content); + } else if (buf_content) { + _rtw_memcpy(buf_content, attr_ptr + 3, 1); + } + + return attr_ptr + 3; + } + + if (len_content) + *len_content = 0; + + return NULL; +} + +u32 rtw_set_p2p_attr_content(u8 *pbuf, u8 attr_id, u16 attr_len, u8 *pdata_attr) +{ + u32 a_len; + + *pbuf = attr_id; + + /* *(u16*)(pbuf + 1) = cpu_to_le16(attr_len); */ + RTW_PUT_LE16(pbuf + 1, attr_len); + + if (pdata_attr) + _rtw_memcpy(pbuf + 3, pdata_attr, attr_len); + + a_len = attr_len + 3; + + return a_len; +} + +uint rtw_del_p2p_ie(u8 *ies, uint ies_len_ori, const char *msg) +{ +#define DBG_DEL_P2P_IE 0 + + u8 *target_ie; + u32 target_ie_len; + uint ies_len = ies_len_ori; + int index = 0; + + while (1) { + target_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &target_ie_len); + if (target_ie && target_ie_len) { + u8 *next_ie = target_ie + target_ie_len; + uint remain_len = ies_len - (next_ie - ies); + + if (DBG_DEL_P2P_IE && msg) { + RTW_INFO("%s %d before\n", __func__, index); + dump_ies(RTW_DBGDUMP, ies, ies_len); + + RTW_INFO("ies:%p, ies_len:%u\n", ies, ies_len); + RTW_INFO("target_ie:%p, target_ie_len:%u\n", target_ie, target_ie_len); + RTW_INFO("next_ie:%p, remain_len:%u\n", next_ie, remain_len); + } + + _rtw_memmove(target_ie, next_ie, remain_len); + _rtw_memset(target_ie + remain_len, 0, target_ie_len); + ies_len -= target_ie_len; + + if (DBG_DEL_P2P_IE && msg) { + RTW_INFO("%s %d after\n", __func__, index); + dump_ies(RTW_DBGDUMP, ies, ies_len); + } + + index++; + } else + break; + } + + return ies_len; +} + +uint rtw_del_p2p_attr(u8 *ie, uint ielen_ori, u8 attr_id) +{ +#define DBG_DEL_P2P_ATTR 0 + + u8 *target_attr; + u32 target_attr_len; + uint ielen = ielen_ori; + int index = 0; + + while (1) { + target_attr = rtw_get_p2p_attr(ie, ielen, attr_id, NULL, &target_attr_len); + if (target_attr && target_attr_len) { + u8 *next_attr = target_attr + target_attr_len; + uint remain_len = ielen - (next_attr - ie); + + if (DBG_DEL_P2P_ATTR) { + RTW_INFO("%s %d before\n", __func__, index); + dump_ies(RTW_DBGDUMP, ie, ielen); + + RTW_INFO("ie:%p, ielen:%u\n", ie, ielen); + RTW_INFO("target_attr:%p, target_attr_len:%u\n", target_attr, target_attr_len); + RTW_INFO("next_attr:%p, remain_len:%u\n", next_attr, remain_len); + } + + _rtw_memmove(target_attr, next_attr, remain_len); + _rtw_memset(target_attr + remain_len, 0, target_attr_len); + *(ie + 1) -= target_attr_len; + ielen -= target_attr_len; + + if (DBG_DEL_P2P_ATTR) { + RTW_INFO("%s %d after\n", __func__, index); + dump_ies(RTW_DBGDUMP, ie, ielen); + } + + index++; + } else + break; + } + + return ielen; +} + +inline u8 *rtw_bss_ex_get_p2p_ie(WLAN_BSSID_EX *bss_ex, u8 *p2p_ie, uint *p2p_ielen) +{ + return rtw_get_p2p_ie(BSS_EX_TLV_IES(bss_ex), BSS_EX_TLV_IES_LEN(bss_ex), p2p_ie, p2p_ielen); +} + +void rtw_bss_ex_del_p2p_ie(WLAN_BSSID_EX *bss_ex) +{ +#define DBG_BSS_EX_DEL_P2P_IE 0 + + u8 *ies = BSS_EX_TLV_IES(bss_ex); + uint ies_len_ori = BSS_EX_TLV_IES_LEN(bss_ex); + uint ies_len; + + ies_len = rtw_del_p2p_ie(ies, ies_len_ori, DBG_BSS_EX_DEL_P2P_IE ? __func__ : NULL); + bss_ex->IELength -= ies_len_ori - ies_len; +} + +void rtw_bss_ex_del_p2p_attr(WLAN_BSSID_EX *bss_ex, u8 attr_id) +{ +#define DBG_BSS_EX_DEL_P2P_ATTR 0 + + u8 *ies = BSS_EX_TLV_IES(bss_ex); + uint ies_len = BSS_EX_TLV_IES_LEN(bss_ex); + + u8 *ie; + uint ie_len, ie_len_ori; + + int index = 0; + + while (1) { + ie = rtw_get_p2p_ie(ies, ies_len, NULL, &ie_len_ori); + if (ie) { + u8 *next_ie_ori = ie + ie_len_ori; + uint remain_len = bss_ex->IELength - (next_ie_ori - bss_ex->IEs); + u8 has_target_attr = 0; + + if (DBG_BSS_EX_DEL_P2P_ATTR) { + if (rtw_get_p2p_attr(ie, ie_len_ori, attr_id, NULL, NULL)) { + RTW_INFO("%s %d before\n", __func__, index); + dump_ies(RTW_DBGDUMP, BSS_EX_TLV_IES(bss_ex), BSS_EX_TLV_IES_LEN(bss_ex)); + + RTW_INFO("ies:%p, ies_len:%u\n", ies, ies_len); + RTW_INFO("ie:%p, ie_len_ori:%u\n", ie, ie_len_ori); + RTW_INFO("next_ie_ori:%p, remain_len:%u\n", next_ie_ori, remain_len); + has_target_attr = 1; + } + } + + ie_len = rtw_del_p2p_attr(ie, ie_len_ori, attr_id); + if (ie_len != ie_len_ori) { + u8 *next_ie = ie + ie_len; + + _rtw_memmove(next_ie, next_ie_ori, remain_len); + _rtw_memset(next_ie + remain_len, 0, ie_len_ori - ie_len); + bss_ex->IELength -= ie_len_ori - ie_len; + + ies = next_ie; + } else + ies = next_ie_ori; + + if (DBG_BSS_EX_DEL_P2P_ATTR) { + if (has_target_attr) { + RTW_INFO("%s %d after\n", __func__, index); + dump_ies(RTW_DBGDUMP, BSS_EX_TLV_IES(bss_ex), BSS_EX_TLV_IES_LEN(bss_ex)); + } + } + + ies_len = remain_len; + + index++; + } else + break; + } +} +#endif /* CONFIG_P2P */ + +/** + * rtw_get_wfd_ie - Search WFD IE from a series of IEs + * @in_ie: Address of IEs to search + * @in_len: Length limit from in_ie + * @wfd_ie: If not NULL and WFD IE is found, WFD IE will be copied to the buf starting from wfd_ie + * @wfd_ielen: If not NULL and WFD IE is found, will set to the length of the entire WFD IE + * + * Returns: The address of the P2P IE found, or NULL + */ +u8 *rtw_get_wfd_ie(const u8 *in_ie, int in_len, u8 *wfd_ie, uint *wfd_ielen) +{ + uint cnt; + const u8 *wfd_ie_ptr = NULL; + u8 eid, wfd_oui[4] = {0x50, 0x6F, 0x9A, 0x0A}; + + if (wfd_ielen) + *wfd_ielen = 0; + + if (!in_ie || in_len < 0) { + rtw_warn_on(1); + return (u8 *)wfd_ie_ptr; + } + + if (in_len <= 0) + return (u8 *)wfd_ie_ptr; + + cnt = 0; + + while (cnt + 1 + 4 < in_len) { + eid = in_ie[cnt]; + + if (cnt + 1 + 4 >= MAX_IE_SZ) { + rtw_warn_on(1); + return NULL; + } + + if (eid == WLAN_EID_VENDOR_SPECIFIC && _rtw_memcmp(&in_ie[cnt + 2], wfd_oui, 4) == _TRUE) { + wfd_ie_ptr = in_ie + cnt; + + if (wfd_ie) + _rtw_memcpy(wfd_ie, &in_ie[cnt], in_ie[cnt + 1] + 2); + + if (wfd_ielen) + *wfd_ielen = in_ie[cnt + 1] + 2; + + break; + } else + cnt += in_ie[cnt + 1] + 2; + + } + + return (u8 *)wfd_ie_ptr; +} + +uint rtw_del_wfd_ie(u8 *ies, uint ies_len_ori, const char *msg) +{ +#define DBG_DEL_WFD_IE 0 + + u8 *target_ie; + u32 target_ie_len; + uint ies_len = ies_len_ori; + int index = 0; + + while (1) { + target_ie = rtw_get_wfd_ie(ies, ies_len, NULL, &target_ie_len); + if (target_ie && target_ie_len) { + u8 *next_ie = target_ie + target_ie_len; + uint remain_len = ies_len - (next_ie - ies); + + if (DBG_DEL_WFD_IE && msg) { + RTW_INFO("%s %d before\n", __func__, index); + dump_ies(RTW_DBGDUMP, ies, ies_len); + + RTW_INFO("ies:%p, ies_len:%u\n", ies, ies_len); + RTW_INFO("target_ie:%p, target_ie_len:%u\n", target_ie, target_ie_len); + RTW_INFO("next_ie:%p, remain_len:%u\n", next_ie, remain_len); + } + + _rtw_memmove(target_ie, next_ie, remain_len); + _rtw_memset(target_ie + remain_len, 0, target_ie_len); + ies_len -= target_ie_len; + + if (DBG_DEL_WFD_IE && msg) { + RTW_INFO("%s %d after\n", __func__, index); + dump_ies(RTW_DBGDUMP, ies, ies_len); + } + + index++; + } else + break; + } + + return ies_len; +} + +void rtw_bss_ex_del_wfd_ie(WLAN_BSSID_EX *bss_ex) +{ +#define DBG_BSS_EX_DEL_WFD_IE 0 + u8 *ies = BSS_EX_TLV_IES(bss_ex); + uint ies_len_ori = BSS_EX_TLV_IES_LEN(bss_ex); + uint ies_len; + + ies_len = rtw_del_wfd_ie(ies, ies_len_ori, DBG_BSS_EX_DEL_WFD_IE ? __func__ : NULL); + bss_ex->IELength -= ies_len_ori - ies_len; +} + +#ifdef CONFIG_WFD +void dump_wfd_ie(void *sel, const u8 *ie, u32 ie_len) +{ + const u8 *pos = ie; + u8 id; + u16 len; + + const u8 *wfd_ie; + uint wfd_ielen; + + wfd_ie = rtw_get_wfd_ie(ie, ie_len, NULL, &wfd_ielen); + if (wfd_ie != ie || wfd_ielen == 0) + return; + + pos += 6; + while (pos - ie + 3 <= ie_len) { + id = *pos; + len = RTW_GET_BE16(pos + 1); + + RTW_PRINT_SEL(sel, "%s ID:%u, LEN:%u%s\n", __func__, id, len + , ((pos - ie + 3 + len) <= ie_len) ? "" : "(exceed ie_len)"); + + pos += (3 + len); + } +} + +/** + * rtw_get_wfd_attr - Search a specific WFD attribute from a given WFD IE + * @wfd_ie: Address of WFD IE to search + * @wfd_ielen: Length limit from wfd_ie + * @target_attr_id: The attribute ID of WFD attribute to search + * @buf_attr: If not NULL and the WFD attribute is found, WFD attribute will be copied to the buf starting from buf_attr + * @len_attr: If not NULL and the WFD attribute is found, will set to the length of the entire WFD attribute + * + * Returns: the address of the specific WPS attribute found, or NULL + */ +u8 *rtw_get_wfd_attr(u8 *wfd_ie, uint wfd_ielen, u8 target_attr_id, u8 *buf_attr, u32 *len_attr) +{ + u8 *attr_ptr = NULL; + u8 *target_attr_ptr = NULL; + u8 wfd_oui[4] = {0x50, 0x6F, 0x9A, 0x0A}; + + if (len_attr) + *len_attr = 0; + + if (!wfd_ie + || wfd_ielen <= 6 + || (wfd_ie[0] != WLAN_EID_VENDOR_SPECIFIC) + || (_rtw_memcmp(wfd_ie + 2, wfd_oui, 4) != _TRUE)) + return attr_ptr; + + /* 6 = 1(Element ID) + 1(Length) + 3 (OUI) + 1(OUI Type) */ + attr_ptr = wfd_ie + 6; /* goto first attr */ + + while ((attr_ptr - wfd_ie + 3) <= wfd_ielen) { + /* 3 = 1(Attribute ID) + 2(Length) */ + u8 attr_id = *attr_ptr; + u16 attr_data_len = RTW_GET_BE16(attr_ptr + 1); + u16 attr_len = attr_data_len + 3; + + if (0) + RTW_INFO("%s attr_ptr:%p, id:%u, length:%u\n", __func__, attr_ptr, attr_id, attr_data_len); + + if ((attr_ptr - wfd_ie + attr_len) > wfd_ielen) + break; + + if (attr_id == target_attr_id) { + target_attr_ptr = attr_ptr; + + if (buf_attr) + _rtw_memcpy(buf_attr, attr_ptr, attr_len); + + if (len_attr) + *len_attr = attr_len; + + break; + } else + attr_ptr += attr_len; + } + + return target_attr_ptr; +} + +/** + * rtw_get_wfd_attr_content - Search a specific WFD attribute content from a given WFD IE + * @wfd_ie: Address of WFD IE to search + * @wfd_ielen: Length limit from wfd_ie + * @target_attr_id: The attribute ID of WFD attribute to search + * @buf_content: If not NULL and the WFD attribute is found, WFD attribute content will be copied to the buf starting from buf_content + * @len_content: If not NULL and the WFD attribute is found, will set to the length of the WFD attribute content + * + * Returns: the address of the specific WFD attribute content found, or NULL + */ +u8 *rtw_get_wfd_attr_content(u8 *wfd_ie, uint wfd_ielen, u8 target_attr_id, u8 *buf_content, uint *len_content) +{ + u8 *attr_ptr; + u32 attr_len; + + if (len_content) + *len_content = 0; + + attr_ptr = rtw_get_wfd_attr(wfd_ie, wfd_ielen, target_attr_id, NULL, &attr_len); + + if (attr_ptr && attr_len) { + if (buf_content) + _rtw_memcpy(buf_content, attr_ptr + 3, attr_len - 3); + + if (len_content) + *len_content = attr_len - 3; + + return attr_ptr + 3; + } + + return NULL; +} + +uint rtw_del_wfd_attr(u8 *ie, uint ielen_ori, u8 attr_id) +{ +#define DBG_DEL_WFD_ATTR 0 + + u8 *target_attr; + u32 target_attr_len; + uint ielen = ielen_ori; + int index = 0; + + while (1) { + target_attr = rtw_get_wfd_attr(ie, ielen, attr_id, NULL, &target_attr_len); + if (target_attr && target_attr_len) { + u8 *next_attr = target_attr + target_attr_len; + uint remain_len = ielen - (next_attr - ie); + + if (DBG_DEL_WFD_ATTR) { + RTW_INFO("%s %d before\n", __func__, index); + dump_ies(RTW_DBGDUMP, ie, ielen); + + RTW_INFO("ie:%p, ielen:%u\n", ie, ielen); + RTW_INFO("target_attr:%p, target_attr_len:%u\n", target_attr, target_attr_len); + RTW_INFO("next_attr:%p, remain_len:%u\n", next_attr, remain_len); + } + + _rtw_memmove(target_attr, next_attr, remain_len); + _rtw_memset(target_attr + remain_len, 0, target_attr_len); + *(ie + 1) -= target_attr_len; + ielen -= target_attr_len; + + if (DBG_DEL_WFD_ATTR) { + RTW_INFO("%s %d after\n", __func__, index); + dump_ies(RTW_DBGDUMP, ie, ielen); + } + + index++; + } else + break; + } + + return ielen; +} + +inline u8 *rtw_bss_ex_get_wfd_ie(WLAN_BSSID_EX *bss_ex, u8 *wfd_ie, uint *wfd_ielen) +{ + return rtw_get_wfd_ie(BSS_EX_TLV_IES(bss_ex), BSS_EX_TLV_IES_LEN(bss_ex), wfd_ie, wfd_ielen); +} + +void rtw_bss_ex_del_wfd_attr(WLAN_BSSID_EX *bss_ex, u8 attr_id) +{ +#define DBG_BSS_EX_DEL_WFD_ATTR 0 + + u8 *ies = BSS_EX_TLV_IES(bss_ex); + uint ies_len = BSS_EX_TLV_IES_LEN(bss_ex); + + u8 *ie; + uint ie_len, ie_len_ori; + + int index = 0; + + while (1) { + ie = rtw_get_wfd_ie(ies, ies_len, NULL, &ie_len_ori); + if (ie) { + u8 *next_ie_ori = ie + ie_len_ori; + uint remain_len = bss_ex->IELength - (next_ie_ori - bss_ex->IEs); + u8 has_target_attr = 0; + + if (DBG_BSS_EX_DEL_WFD_ATTR) { + if (rtw_get_wfd_attr(ie, ie_len_ori, attr_id, NULL, NULL)) { + RTW_INFO("%s %d before\n", __func__, index); + dump_ies(RTW_DBGDUMP, BSS_EX_TLV_IES(bss_ex), BSS_EX_TLV_IES_LEN(bss_ex)); + + RTW_INFO("ies:%p, ies_len:%u\n", ies, ies_len); + RTW_INFO("ie:%p, ie_len_ori:%u\n", ie, ie_len_ori); + RTW_INFO("next_ie_ori:%p, remain_len:%u\n", next_ie_ori, remain_len); + has_target_attr = 1; + } + } + + ie_len = rtw_del_wfd_attr(ie, ie_len_ori, attr_id); + if (ie_len != ie_len_ori) { + u8 *next_ie = ie + ie_len; + + _rtw_memmove(next_ie, next_ie_ori, remain_len); + _rtw_memset(next_ie + remain_len, 0, ie_len_ori - ie_len); + bss_ex->IELength -= ie_len_ori - ie_len; + + ies = next_ie; + } else + ies = next_ie_ori; + + if (DBG_BSS_EX_DEL_WFD_ATTR) { + if (has_target_attr) { + RTW_INFO("%s %d after\n", __func__, index); + dump_ies(RTW_DBGDUMP, BSS_EX_TLV_IES(bss_ex), BSS_EX_TLV_IES_LEN(bss_ex)); + } + } + + ies_len = remain_len; + + index++; + } else + break; + } +} +#endif /* CONFIG_WFD */ + +#ifdef CONFIG_RTW_MULTI_AP +void dump_multi_ap_ie(void *sel, const u8 *ie, u32 ie_len) +{ + const u8 *pos = ie; + u8 id; + u8 len; + + const u8 *multi_ap_ie; + uint multi_ap_ielen; + + multi_ap_ie = rtw_get_ie_ex(ie, ie_len, WLAN_EID_VENDOR_SPECIFIC, MULTI_AP_OUI, 4, NULL, &multi_ap_ielen); + if (multi_ap_ie != ie || multi_ap_ielen == 0) + return; + + pos += 6; + while (pos - ie + 2 <= ie_len) { + id = *pos; + len = *(pos + 1); + + RTW_PRINT_SEL(sel, "%s ID:%u, LEN:%u%s\n", __func__, id, len + , ((pos - ie + 2 + len) <= ie_len) ? "" : "(exceed ie_len)"); + RTW_DUMP_SEL(sel, pos + 2, len); + + pos += (2 + len); + } +} + +/** + * rtw_get_multi_ap_ext - Search Multi-AP IE from a series of IEs and return extension subelement value + * @ies: Address of IEs to search + * @ies_len: Length limit from in_ie + * + * Returns: The address of the target IE found, or NULL + */ +u8 rtw_get_multi_ap_ie_ext(const u8 *ies, int ies_len) +{ + u8 *ie; + uint ielen; + u8 val = 0; + + ie = rtw_get_ie_ex(ies, ies_len, WLAN_EID_VENDOR_SPECIFIC, MULTI_AP_OUI, 4, NULL, &ielen); + if (ielen < 9) + goto exit; + + if (ie[6] != MULTI_AP_SUB_ELEM_TYPE) + goto exit; + + val = ie[8]; + +exit: + return val; +} + +u8 *rtw_set_multi_ap_ie_ext(u8 *pbuf, uint *frlen, u8 val) +{ + u8 cont_len = 7; + + *pbuf++ = WLAN_EID_VENDOR_SPECIFIC; + *pbuf++ = cont_len; + _rtw_memcpy(pbuf, MULTI_AP_OUI, 4); + pbuf += 4; + *pbuf++ = MULTI_AP_SUB_ELEM_TYPE; + *pbuf++ = 1; /* len */ + *pbuf++ = val; + + if (frlen) + *frlen = *frlen + (cont_len + 2); + + return pbuf; +} +#endif /* CONFIG_RTW_MULTI_AP */ + +/* Baron adds to avoid FreeBSD warning */ +int ieee80211_is_empty_essid(const char *essid, int essid_len) +{ + /* Single white space is for Linksys APs */ + if (essid_len == 1 && essid[0] == ' ') + return 1; + + /* Otherwise, if the entire essid is 0, we assume it is hidden */ + while (essid_len) { + essid_len--; + if (essid[essid_len] != '\0') + return 0; + } + + return 1; +} + +int ieee80211_get_hdrlen(u16 fc) +{ + int hdrlen = 24; + + switch (WLAN_FC_GET_TYPE(fc)) { + case RTW_IEEE80211_FTYPE_DATA: + if (fc & RTW_IEEE80211_STYPE_QOS_DATA) + hdrlen += 2; + if ((fc & RTW_IEEE80211_FCTL_FROMDS) && (fc & RTW_IEEE80211_FCTL_TODS)) + hdrlen += 6; /* Addr4 */ + break; + case RTW_IEEE80211_FTYPE_CTL: + switch (WLAN_FC_GET_STYPE(fc)) { + case RTW_IEEE80211_STYPE_CTS: + case RTW_IEEE80211_STYPE_ACK: + hdrlen = 10; + break; + default: + hdrlen = 16; + break; + } + break; + } + + return hdrlen; +} + +u8 rtw_ht_mcsset_to_nss(u8 *supp_mcs_set) +{ + u8 nss = 1; + + if (supp_mcs_set[3]) + nss = 4; + else if (supp_mcs_set[2]) + nss = 3; + else if (supp_mcs_set[1]) + nss = 2; + else if (supp_mcs_set[0]) + nss = 1; + else + RTW_INFO("%s,%d, warning! supp_mcs_set is zero\n", __func__, __LINE__); + /* RTW_INFO("%s HT: %dSS\n", __FUNCTION__, nss); */ + return nss; +} + +u32 rtw_ht_mcs_set_to_bitmap(u8 *mcs_set, u8 nss) +{ + u8 i; + u32 bitmap = 0; + + for (i = 0; i < nss; i++) + bitmap |= mcs_set[i] << (i * 8); + + RTW_INFO("ht_mcs_set=%02x %02x %02x %02x, nss=%u, bitmap=%08x\n" + , mcs_set[0], mcs_set[1], mcs_set[2], mcs_set[3], nss, bitmap); + + return bitmap; +} + +/* show MCS rate, unit: 100Kbps */ +u16 rtw_ht_mcs_rate(u8 bw_40MHz, u8 short_GI, unsigned char *MCS_rate) +{ + u16 max_rate = 0; + + if (MCS_rate[3]) { + if (MCS_rate[3] & BIT(7)) + max_rate = (bw_40MHz) ? ((short_GI) ? 6000 : 5400) : ((short_GI) ? 2889 : 2600); + else if (MCS_rate[3] & BIT(6)) + max_rate = (bw_40MHz) ? ((short_GI) ? 5400 : 4860) : ((short_GI) ? 2600 : 2340); + else if (MCS_rate[3] & BIT(5)) + max_rate = (bw_40MHz) ? ((short_GI) ? 4800 : 4320) : ((short_GI) ? 2311 : 2080); + else if (MCS_rate[3] & BIT(4)) + max_rate = (bw_40MHz) ? ((short_GI) ? 3600 : 3240) : ((short_GI) ? 1733 : 1560); + else if (MCS_rate[3] & BIT(3)) + max_rate = (bw_40MHz) ? ((short_GI) ? 2400 : 2160) : ((short_GI) ? 1156 : 1040); + else if (MCS_rate[3] & BIT(2)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1800 : 1620) : ((short_GI) ? 867 : 780); + else if (MCS_rate[3] & BIT(1)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1200 : 1080) : ((short_GI) ? 578 : 520); + else if (MCS_rate[3] & BIT(0)) + max_rate = (bw_40MHz) ? ((short_GI) ? 600 : 540) : ((short_GI) ? 289 : 260); + } else if (MCS_rate[2]) { + if (MCS_rate[2] & BIT(7)) + max_rate = (bw_40MHz) ? ((short_GI) ? 4500 : 4050) : ((short_GI) ? 2167 : 1950); + else if (MCS_rate[2] & BIT(6)) + max_rate = (bw_40MHz) ? ((short_GI) ? 4050 : 3645) : ((short_GI) ? 1950 : 1750); + else if (MCS_rate[2] & BIT(5)) + max_rate = (bw_40MHz) ? ((short_GI) ? 3600 : 3240) : ((short_GI) ? 1733 : 1560); + else if (MCS_rate[2] & BIT(4)) + max_rate = (bw_40MHz) ? ((short_GI) ? 2700 : 2430) : ((short_GI) ? 1300 : 1170); + else if (MCS_rate[2] & BIT(3)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1800 : 1620) : ((short_GI) ? 867 : 780); + else if (MCS_rate[2] & BIT(2)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1350 : 1215) : ((short_GI) ? 650 : 585); + else if (MCS_rate[2] & BIT(1)) + max_rate = (bw_40MHz) ? ((short_GI) ? 900 : 810) : ((short_GI) ? 433 : 390); + else if (MCS_rate[2] & BIT(0)) + max_rate = (bw_40MHz) ? ((short_GI) ? 450 : 405) : ((short_GI) ? 217 : 195); + } else if (MCS_rate[1]) { + if (MCS_rate[1] & BIT(7)) + max_rate = (bw_40MHz) ? ((short_GI) ? 3000 : 2700) : ((short_GI) ? 1444 : 1300); + else if (MCS_rate[1] & BIT(6)) + max_rate = (bw_40MHz) ? ((short_GI) ? 2700 : 2430) : ((short_GI) ? 1300 : 1170); + else if (MCS_rate[1] & BIT(5)) + max_rate = (bw_40MHz) ? ((short_GI) ? 2400 : 2160) : ((short_GI) ? 1156 : 1040); + else if (MCS_rate[1] & BIT(4)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1800 : 1620) : ((short_GI) ? 867 : 780); + else if (MCS_rate[1] & BIT(3)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1200 : 1080) : ((short_GI) ? 578 : 520); + else if (MCS_rate[1] & BIT(2)) + max_rate = (bw_40MHz) ? ((short_GI) ? 900 : 810) : ((short_GI) ? 433 : 390); + else if (MCS_rate[1] & BIT(1)) + max_rate = (bw_40MHz) ? ((short_GI) ? 600 : 540) : ((short_GI) ? 289 : 260); + else if (MCS_rate[1] & BIT(0)) + max_rate = (bw_40MHz) ? ((short_GI) ? 300 : 270) : ((short_GI) ? 144 : 130); + } else { + if (MCS_rate[0] & BIT(7)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1500 : 1350) : ((short_GI) ? 722 : 650); + else if (MCS_rate[0] & BIT(6)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1350 : 1215) : ((short_GI) ? 650 : 585); + else if (MCS_rate[0] & BIT(5)) + max_rate = (bw_40MHz) ? ((short_GI) ? 1200 : 1080) : ((short_GI) ? 578 : 520); + else if (MCS_rate[0] & BIT(4)) + max_rate = (bw_40MHz) ? ((short_GI) ? 900 : 810) : ((short_GI) ? 433 : 390); + else if (MCS_rate[0] & BIT(3)) + max_rate = (bw_40MHz) ? ((short_GI) ? 600 : 540) : ((short_GI) ? 289 : 260); + else if (MCS_rate[0] & BIT(2)) + max_rate = (bw_40MHz) ? ((short_GI) ? 450 : 405) : ((short_GI) ? 217 : 195); + else if (MCS_rate[0] & BIT(1)) + max_rate = (bw_40MHz) ? ((short_GI) ? 300 : 270) : ((short_GI) ? 144 : 130); + else if (MCS_rate[0] & BIT(0)) + max_rate = (bw_40MHz) ? ((short_GI) ? 150 : 135) : ((short_GI) ? 72 : 65); + } + + return max_rate; +} + +u8 rtw_ht_cap_get_rx_nss(u8 *ht_cap) +{ + u8 *ht_mcs_set = HT_CAP_ELE_SUP_MCS_SET(ht_cap); + + return rtw_ht_mcsset_to_nss(ht_mcs_set); +} + +u8 rtw_ht_cap_get_tx_nss(u8 *ht_cap) +{ + u8 *ht_mcs_set = HT_CAP_ELE_SUP_MCS_SET(ht_cap); + + if (GET_HT_CAP_ELE_TX_MCS_DEF(ht_cap) && GET_HT_CAP_ELE_TRX_MCS_NEQ(ht_cap)) + return GET_HT_CAP_ELE_TX_MAX_SS(ht_cap) + 1; + + return rtw_ht_cap_get_rx_nss(ht_cap); +} + +int rtw_action_frame_parse(const u8 *frame, u32 frame_len, u8 *category, u8 *action) +{ + const u8 *frame_body = frame + sizeof(struct rtw_ieee80211_hdr_3addr); + u16 fc; + u8 c; + u8 a = ACT_PUBLIC_MAX; + + fc = le16_to_cpu(((struct rtw_ieee80211_hdr_3addr *)frame)->frame_ctl); + + if ((fc & (RTW_IEEE80211_FCTL_FTYPE | RTW_IEEE80211_FCTL_STYPE)) + != (RTW_IEEE80211_FTYPE_MGMT | RTW_IEEE80211_STYPE_ACTION) + ) + return _FALSE; + + c = frame_body[0]; + + switch (c) { + case RTW_WLAN_CATEGORY_P2P: /* vendor-specific */ + break; + default: + a = frame_body[1]; + } + + if (category) + *category = c; + if (action) + *action = a; + + return _TRUE; +} + +static const char *_action_public_str[] = { + [ACT_PUBLIC_BSSCOEXIST] = "ACT_PUB_BSSCOEXIST", + [ACT_PUBLIC_DSE_ENABLE] = "ACT_PUB_DSE_ENABLE", + [ACT_PUBLIC_DSE_DEENABLE] = "ACT_PUB_DSE_DEENABLE", + [ACT_PUBLIC_DSE_REG_LOCATION] = "ACT_PUB_DSE_REG_LOCATION", + [ACT_PUBLIC_EXT_CHL_SWITCH] = "ACT_PUB_EXT_CHL_SWITCH", + [ACT_PUBLIC_DSE_MSR_REQ] = "ACT_PUB_DSE_MSR_REQ", + [ACT_PUBLIC_DSE_MSR_RPRT] = "ACT_PUB_DSE_MSR_RPRT", + [ACT_PUBLIC_MP] = "ACT_PUB_MP", + [ACT_PUBLIC_DSE_PWR_CONSTRAINT] = "ACT_PUB_DSE_PWR_CONSTRAINT", + [ACT_PUBLIC_VENDOR] = "ACT_PUB_VENDOR", + [ACT_PUBLIC_GAS_INITIAL_REQ] = "ACT_PUB_GAS_INITIAL_REQ", + [ACT_PUBLIC_GAS_INITIAL_RSP] = "ACT_PUB_GAS_INITIAL_RSP", + [ACT_PUBLIC_GAS_COMEBACK_REQ] = "ACT_PUB_GAS_COMEBACK_REQ", + [ACT_PUBLIC_GAS_COMEBACK_RSP] = "ACT_PUB_GAS_COMEBACK_RSP", + [ACT_PUBLIC_TDLS_DISCOVERY_RSP] = "ACT_PUB_TDLS_DISCOVERY_RSP", + [ACT_PUBLIC_LOCATION_TRACK] = "ACT_PUB_LOCATION_TRACK", + [ACT_PUBLIC_QAB_REQ] = "ACT_PUB_QAB_REQ", + [ACT_PUBLIC_QAB_RSP] = "ACT_PUB_QAB_RSP", + [ACT_PUBLIC_QMF_POLICY] = "ACT_PUB_QMF_POLICY", + [ACT_PUBLIC_QMF_POLICY_CHANGE] = "ACT_PUB_QMF_POLICY_CHANGE", + [ACT_PUBLIC_QLOAD_REQ] = "ACT_PUB_QLOAD_REQ", + [ACT_PUBLIC_QLOAD_REPORT] = "ACT_PUB_QLOAD_REPORT", + [ACT_PUBLIC_HCCA_TXOP_ADV] = "ACT_PUB_HCCA_TXOP_ADV", + [ACT_PUBLIC_HCCA_TXOP_RSP] = "ACT_PUB_HCCA_TXOP_RSP", + [ACT_PUBLIC_PUBLIC_KEY] = "ACT_PUB_PUBLIC_KEY", + [ACT_PUBLIC_CH_AVAILABILITY_QUERY] = "ACT_PUB_CH_AVAILABILITY_QUERY", + [ACT_PUBLIC_CH_SCHEDULE_MGMT] = "ACT_PUB_CH_SCHEDULE_MGMT", + [ACT_PUBLIC_CONTACT_VERI_SIGNAL] = "ACT_PUB_CONTACT_VERI_SIGNAL", + [ACT_PUBLIC_GDD_ENABLE_REQ] = "ACT_PUB_GDD_ENABLE_REQ", + [ACT_PUBLIC_GDD_ENABLE_RSP] = "ACT_PUB_GDD_ENABLE_RSP", + [ACT_PUBLIC_NETWORK_CH_CONTROL] = "ACT_PUB_NETWORK_CH_CONTROL", + [ACT_PUBLIC_WHITE_SPACE_MAP_ANN] = "ACT_PUB_WHITE_SPACE_MAP_ANN", + [ACT_PUBLIC_FTM_REQ] = "ACT_PUB_FTM_REQ", + [ACT_PUBLIC_FTM] = "ACT_PUB_FTM", + [ACT_PUBLIC_MAX] = "ACT_PUB_RSVD", +}; + +const char *action_public_str(u8 action) +{ + action = (action >= ACT_PUBLIC_MAX) ? ACT_PUBLIC_MAX : action; + return _action_public_str[action]; +} + +#if 0 +/*tmp for sta mode, root cause have to wait supplicant's update.*/ +void rtw_set_spp_amsdu_mode(u8 mode, u8 *rsn_ie, int rsn_ie_len) +{ + struct rsne_info info; + int i, ret = _SUCCESS; + u8 spp_req_cap = 0; + + ret = rtw_rsne_info_parse(rsn_ie, rsn_ie_len, &info); + if (ret != _SUCCESS) + return; + + if (mode == RTW_AMSDU_MODE_NON_SPP ) { + spp_req_cap = 0; /* SPP_CAP=0, SPP_REQ=0 */ + } else if (mode == RTW_AMSDU_MODE_SPP) { + spp_req_cap = SPP_CAP | SPP_REQ; + } else if (mode == RTW_AMSDU_MODE_ALL_DROP) { + spp_req_cap = SPP_REQ; /* SPP_CAP=0, SPP_REQ=1 */ + } else { + RTW_INFO("%s unexpected mode = %d, please check the config\n", __func__, mode); + return; + } + + SET_RSN_CAP_SPP(info.cap, spp_req_cap); + RTW_INFO("%s set spp opt = %d\n", __func__, GET_RSN_CAP_SPP_OPT(info.cap)); +} +#endif + +/* Returns: + _TRUE -- Disable AMSDU + _FALSE -- Enable AMSDU +*/ +u8 rtw_check_amsdu_disable(u8 mode, u8 spp_opt) +{ + u8 ret = _FALSE; + + /* pp amsdu: peer's required has to be 0, or disable */ + if ((mode == RTW_AMSDU_MODE_NON_SPP) && (spp_opt & SPP_REQ)) + ret = _TRUE; + /* spp amsdu: peer's cap has to be 1, or disable */ + else if ((mode == RTW_AMSDU_MODE_SPP) && (!(spp_opt & SPP_CAP))) + ret = _TRUE; + /* mode = all drop */ + else if (mode == RTW_AMSDU_MODE_ALL_DROP) + ret = _TRUE; + else + ret = _FALSE; + return ret; +} + diff --git a/core/rtw_io.c b/core/rtw_io.c new file mode 100644 index 0000000..734d3e5 --- /dev/null +++ b/core/rtw_io.c @@ -0,0 +1,952 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/* + +The purpose of rtw_io.c + +a. provides the API + +b. provides the protocol engine + +c. provides the software interface between caller and the hardware interface + + +Compiler Flag Option: + +1. CONFIG_SDIO_HCI: + a. USE_SYNC_IRP: Only sync operations are provided. + b. USE_ASYNC_IRP:Both sync/async operations are provided. + +2. CONFIG_USB_HCI: + a. USE_ASYNC_IRP: Both sync/async operations are provided. + +3. CONFIG_CFIO_HCI: + b. USE_SYNC_IRP: Only sync operations are provided. + + +Only sync read/rtw_write_mem operations are provided. + +jackson@realtek.com.tw + +*/ + +#define _RTW_IO_C_ + +#include +#include + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_PLATFORM_RTL8197D) + #define rtw_le16_to_cpu(val) val + #define rtw_le32_to_cpu(val) val + #define rtw_cpu_to_le16(val) val + #define rtw_cpu_to_le32(val) val +#else + #define rtw_le16_to_cpu(val) le16_to_cpu(val) + #define rtw_le32_to_cpu(val) le32_to_cpu(val) + #define rtw_cpu_to_le16(val) cpu_to_le16(val) + #define rtw_cpu_to_le32(val) cpu_to_le32(val) +#endif + + +u8 _rtw_read8(_adapter *adapter, u32 addr) +{ + u8 r_val; + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + u8(*_read8)(struct intf_hdl *pintfhdl, u32 addr); + _read8 = pintfhdl->io_ops._read8; + + r_val = _read8(pintfhdl, addr); + return r_val; +} + +u16 _rtw_read16(_adapter *adapter, u32 addr) +{ + u16 r_val; + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + u16(*_read16)(struct intf_hdl *pintfhdl, u32 addr); + _read16 = pintfhdl->io_ops._read16; + + r_val = _read16(pintfhdl, addr); + return rtw_le16_to_cpu(r_val); +} + +u32 _rtw_read32(_adapter *adapter, u32 addr) +{ + u32 r_val; + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + u32(*_read32)(struct intf_hdl *pintfhdl, u32 addr); + _read32 = pintfhdl->io_ops._read32; + + r_val = _read32(pintfhdl, addr); + return rtw_le32_to_cpu(r_val); + +} + +int _rtw_write8(_adapter *adapter, u32 addr, u8 val) +{ + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_write8)(struct intf_hdl *pintfhdl, u32 addr, u8 val); + int ret; + _write8 = pintfhdl->io_ops._write8; + + ret = _write8(pintfhdl, addr, val); + + return RTW_STATUS_CODE(ret); +} +int _rtw_write16(_adapter *adapter, u32 addr, u16 val) +{ + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_write16)(struct intf_hdl *pintfhdl, u32 addr, u16 val); + int ret; + _write16 = pintfhdl->io_ops._write16; + + val = rtw_cpu_to_le16(val); + ret = _write16(pintfhdl, addr, val); + + return RTW_STATUS_CODE(ret); +} +int _rtw_write32(_adapter *adapter, u32 addr, u32 val) +{ + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_write32)(struct intf_hdl *pintfhdl, u32 addr, u32 val); + int ret; + _write32 = pintfhdl->io_ops._write32; + + val = rtw_cpu_to_le32(val); + ret = _write32(pintfhdl, addr, val); + + return RTW_STATUS_CODE(ret); +} + +int _rtw_writeN(_adapter *adapter, u32 addr , u32 length , u8 *pdata) +{ + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = (struct intf_hdl *)(&(pio_priv->intf)); + int (*_writeN)(struct intf_hdl *pintfhdl, u32 addr, u32 length, u8 *pdata); + int ret; + _writeN = pintfhdl->io_ops._writeN; + + ret = _writeN(pintfhdl, addr, length, pdata); + + return RTW_STATUS_CODE(ret); +} + +#ifdef CONFIG_SDIO_HCI +u8 _rtw_sd_f0_read8(_adapter *adapter, u32 addr) +{ + u8 r_val = 0x00; + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + u8(*_sd_f0_read8)(struct intf_hdl *pintfhdl, u32 addr); + + _sd_f0_read8 = pintfhdl->io_ops._sd_f0_read8; + + if (_sd_f0_read8) + r_val = _sd_f0_read8(pintfhdl, addr); + else + RTW_WARN(FUNC_ADPT_FMT" _sd_f0_read8 callback is NULL\n", FUNC_ADPT_ARG(adapter)); + + return r_val; +} + +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +u8 _rtw_sd_iread8(_adapter *adapter, u32 addr) +{ + u8 r_val = 0x00; + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + u8(*_sd_iread8)(struct intf_hdl *pintfhdl, u32 addr); + + _sd_iread8 = pintfhdl->io_ops._sd_iread8; + + if (_sd_iread8) + r_val = _sd_iread8(pintfhdl, addr); + else + RTW_ERR(FUNC_ADPT_FMT" _sd_iread8 callback is NULL\n", FUNC_ADPT_ARG(adapter)); + + return r_val; +} + +u16 _rtw_sd_iread16(_adapter *adapter, u32 addr) +{ + u16 r_val = 0x00; + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + u16(*_sd_iread16)(struct intf_hdl *pintfhdl, u32 addr); + + _sd_iread16 = pintfhdl->io_ops._sd_iread16; + + if (_sd_iread16) + r_val = _sd_iread16(pintfhdl, addr); + else + RTW_ERR(FUNC_ADPT_FMT" _sd_iread16 callback is NULL\n", FUNC_ADPT_ARG(adapter)); + + return r_val; +} + +u32 _rtw_sd_iread32(_adapter *adapter, u32 addr) +{ + u32 r_val = 0x00; + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + u32(*_sd_iread32)(struct intf_hdl *pintfhdl, u32 addr); + + _sd_iread32 = pintfhdl->io_ops._sd_iread32; + + if (_sd_iread32) + r_val = _sd_iread32(pintfhdl, addr); + else + RTW_ERR(FUNC_ADPT_FMT" _sd_iread32 callback is NULL\n", FUNC_ADPT_ARG(adapter)); + + return r_val; +} + +int _rtw_sd_iwrite8(_adapter *adapter, u32 addr, u8 val) +{ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_sd_iwrite8)(struct intf_hdl *pintfhdl, u32 addr, u8 val); + int ret = -1; + + _sd_iwrite8 = pintfhdl->io_ops._sd_iwrite8; + + if (_sd_iwrite8) + ret = _sd_iwrite8(pintfhdl, addr, val); + else + RTW_ERR(FUNC_ADPT_FMT" _sd_iwrite8 callback is NULL\n", FUNC_ADPT_ARG(adapter)); + + return RTW_STATUS_CODE(ret); +} + +int _rtw_sd_iwrite16(_adapter *adapter, u32 addr, u16 val) +{ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_sd_iwrite16)(struct intf_hdl *pintfhdl, u32 addr, u16 val); + int ret = -1; + + _sd_iwrite16 = pintfhdl->io_ops._sd_iwrite16; + + if (_sd_iwrite16) + ret = _sd_iwrite16(pintfhdl, addr, val); + else + RTW_ERR(FUNC_ADPT_FMT" _sd_iwrite16 callback is NULL\n", FUNC_ADPT_ARG(adapter)); + + return RTW_STATUS_CODE(ret); +} +int _rtw_sd_iwrite32(_adapter *adapter, u32 addr, u32 val) +{ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_sd_iwrite32)(struct intf_hdl *pintfhdl, u32 addr, u32 val); + int ret = -1; + + _sd_iwrite32 = pintfhdl->io_ops._sd_iwrite32; + + if (_sd_iwrite32) + ret = _sd_iwrite32(pintfhdl, addr, val); + else + RTW_ERR(FUNC_ADPT_FMT" _sd_iwrite32 callback is NULL\n", FUNC_ADPT_ARG(adapter)); + + return RTW_STATUS_CODE(ret); +} + +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ + +#endif /* CONFIG_SDIO_HCI */ + +int _rtw_write8_async(_adapter *adapter, u32 addr, u8 val) +{ + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_write8_async)(struct intf_hdl *pintfhdl, u32 addr, u8 val); + int ret; + _write8_async = pintfhdl->io_ops._write8_async; + + ret = _write8_async(pintfhdl, addr, val); + + return RTW_STATUS_CODE(ret); +} +int _rtw_write16_async(_adapter *adapter, u32 addr, u16 val) +{ + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_write16_async)(struct intf_hdl *pintfhdl, u32 addr, u16 val); + int ret; + _write16_async = pintfhdl->io_ops._write16_async; + val = rtw_cpu_to_le16(val); + ret = _write16_async(pintfhdl, addr, val); + + return RTW_STATUS_CODE(ret); +} +int _rtw_write32_async(_adapter *adapter, u32 addr, u32 val) +{ + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + int (*_write32_async)(struct intf_hdl *pintfhdl, u32 addr, u32 val); + int ret; + _write32_async = pintfhdl->io_ops._write32_async; + val = rtw_cpu_to_le32(val); + ret = _write32_async(pintfhdl, addr, val); + + return RTW_STATUS_CODE(ret); +} + +void _rtw_read_mem(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem) +{ + void (*_read_mem)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + + + if (RTW_CANNOT_RUN(adapter)) { + return; + } + + _read_mem = pintfhdl->io_ops._read_mem; + + _read_mem(pintfhdl, addr, cnt, pmem); + + +} + +void _rtw_write_mem(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem) +{ + void (*_write_mem)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + + + _write_mem = pintfhdl->io_ops._write_mem; + + _write_mem(pintfhdl, addr, cnt, pmem); + + +} + +void _rtw_read_port(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem) +{ + u32(*_read_port)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + + + if (RTW_CANNOT_RUN(adapter)) { + return; + } + + _read_port = pintfhdl->io_ops._read_port; + + _read_port(pintfhdl, addr, cnt, pmem); + + +} + +void _rtw_read_port_cancel(_adapter *adapter) +{ + void (*_read_port_cancel)(struct intf_hdl *pintfhdl); + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + + _read_port_cancel = pintfhdl->io_ops._read_port_cancel; + + RTW_DISABLE_FUNC(adapter, DF_RX_BIT); + + if (_read_port_cancel) + _read_port_cancel(pintfhdl); +} + +u32 _rtw_write_port(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem) +{ + u32(*_write_port)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); + /* struct io_queue *pio_queue = (struct io_queue *)adapter->pio_queue; */ + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + u32 ret = _SUCCESS; + + + _write_port = pintfhdl->io_ops._write_port; + + ret = _write_port(pintfhdl, addr, cnt, pmem); + + + return ret; +} + +u32 _rtw_write_port_and_wait(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem, int timeout_ms) +{ + int ret = _SUCCESS; + struct xmit_buf *pxmitbuf = (struct xmit_buf *)pmem; + struct submit_ctx sctx; + + rtw_sctx_init(&sctx, timeout_ms); + pxmitbuf->sctx = &sctx; + + ret = _rtw_write_port(adapter, addr, cnt, pmem); + + if (ret == _SUCCESS) { + ret = rtw_sctx_wait(&sctx, __func__); + + if (ret != _SUCCESS) + pxmitbuf->sctx = NULL; + } + + return ret; +} + +void _rtw_write_port_cancel(_adapter *adapter) +{ + void (*_write_port_cancel)(struct intf_hdl *pintfhdl); + struct io_priv *pio_priv = &adapter->iopriv; + struct intf_hdl *pintfhdl = &(pio_priv->intf); + + _write_port_cancel = pintfhdl->io_ops._write_port_cancel; + + RTW_DISABLE_FUNC(adapter, DF_TX_BIT); + + if (_write_port_cancel) + _write_port_cancel(pintfhdl); +} +int rtw_init_io_priv(_adapter *padapter, void (*set_intf_ops)(_adapter *padapter, struct _io_ops *pops)) +{ + struct io_priv *piopriv = &padapter->iopriv; + struct intf_hdl *pintf = &piopriv->intf; + + if (set_intf_ops == NULL) + return _FAIL; + + piopriv->padapter = padapter; + pintf->padapter = padapter; + pintf->pintf_dev = adapter_to_dvobj(padapter); + + set_intf_ops(padapter, &pintf->io_ops); + + return _SUCCESS; +} + +/* +* Increase and check if the continual_io_error of this @param dvobjprive is larger than MAX_CONTINUAL_IO_ERR +* @return _TRUE: +* @return _FALSE: +*/ +int rtw_inc_and_chk_continual_io_error(struct dvobj_priv *dvobj) +{ + int ret = _FALSE; + int value; + + value = ATOMIC_INC_RETURN(&dvobj->continual_io_error); + if (value > MAX_CONTINUAL_IO_ERR) { + RTW_INFO("[dvobj:%p][ERROR] continual_io_error:%d > %d\n", dvobj, value, MAX_CONTINUAL_IO_ERR); + ret = _TRUE; + } else { + /* RTW_INFO("[dvobj:%p] continual_io_error:%d\n", dvobj, value); */ + } + return ret; +} + +/* +* Set the continual_io_error of this @param dvobjprive to 0 +*/ +void rtw_reset_continual_io_error(struct dvobj_priv *dvobj) +{ + ATOMIC_SET(&dvobj->continual_io_error, 0); +} + +#ifdef DBG_IO +#define RTW_IO_SNIFF_TYPE_RANGE 0 /* specific address range is accessed */ +#define RTW_IO_SNIFF_TYPE_VALUE 1 /* value match for sniffed range */ + +struct rtw_io_sniff_ent { + u8 chip; + u8 hci; + u32 addr; + u8 type; + union { + u32 end_addr; + struct { + u32 mask; + u32 val; + bool equal; + } vm; /* value match */ + } u; + bool trace; + char *tag; + bool (*assert_protsel)(_adapter *adapter, u32 addr, u8 len); +}; + +#define RTW_IO_SNIFF_RANGE_ENT(_chip, _hci, _addr, _end_addr, _trace, _tag) \ + {.chip = _chip, .hci = _hci, .addr = _addr, .u.end_addr = _end_addr, .trace = _trace, .tag = _tag, .type = RTW_IO_SNIFF_TYPE_RANGE,} + +#define RTW_IO_SNIFF_RANGE_PROT_ENT(_chip, _hci, _addr, _end_addr, _assert_protsel, _tag) \ + {.chip = _chip, .hci = _hci, .addr = _addr, .u.end_addr = _end_addr, .trace = 1, .assert_protsel = _assert_protsel, .tag = _tag, .type = RTW_IO_SNIFF_TYPE_RANGE,} + +#define RTW_IO_SNIFF_VALUE_ENT(_chip, _hci, _addr, _mask, _val, _equal, _trace, _tag) \ + {.chip = _chip, .hci = _hci, .addr = _addr, .u.vm.mask = _mask, .u.vm.val = _val, .u.vm.equal = _equal, .trace = _trace, .tag = _tag, .type = RTW_IO_SNIFF_TYPE_VALUE,} + +/* part or all sniffed range is enabled (not all 0) */ +#define RTW_IO_SNIFF_EN_ENT(_chip, _hci, _addr, _mask, _trace, _tag) \ + {.chip = _chip, .hci = _hci, .addr = _addr, .u.vm.mask = _mask, .u.vm.val = 0, .u.vm.equal = 0, .trace = _trace, .tag = _tag, .type = RTW_IO_SNIFF_TYPE_VALUE,} + +/* part or all sniffed range is disabled (not all 1) */ +#define RTW_IO_SNIFF_DIS_ENT(_chip, _hci, _addr, _mask, _trace, _tag) \ + {.chip = _chip, .hci = _hci, .addr = _addr, .u.vm.mask = _mask, .u.vm.val = 0xFFFFFFFF, .u.vm.equal = 0, .trace = _trace, .tag = _tag, .type = RTW_IO_SNIFF_TYPE_VALUE,} + +const struct rtw_io_sniff_ent read_sniff[] = { +#ifdef DBG_IO_HCI_EN_CHK + RTW_IO_SNIFF_EN_ENT(MAX_CHIP_TYPE, RTW_SDIO, 0x02, 0x1FC, 1, "SDIO 0x02[8:2] not all 0"), + RTW_IO_SNIFF_EN_ENT(MAX_CHIP_TYPE, RTW_USB, 0x02, 0x1E0, 1, "USB 0x02[8:5] not all 0"), + RTW_IO_SNIFF_EN_ENT(MAX_CHIP_TYPE, RTW_PCIE, 0x02, 0x01C, 1, "PCI 0x02[4:2] not all 0"), +#endif +#ifdef DBG_IO_SNIFF_EXAMPLE + RTW_IO_SNIFF_RANGE_ENT(MAX_CHIP_TYPE, 0, 0x522, 0x522, 0, "read TXPAUSE"), + RTW_IO_SNIFF_DIS_ENT(MAX_CHIP_TYPE, 0, 0x02, 0x3, 0, "0x02[1:0] not all 1"), +#endif +#ifdef DBG_IO_PROT_SEL + RTW_IO_SNIFF_RANGE_PROT_ENT(MAX_CHIP_TYPE, 0, 0x1501, 0x1513, rtw_assert_protsel_port, "protsel port"), + RTW_IO_SNIFF_RANGE_PROT_ENT(MAX_CHIP_TYPE, 0, 0x153a, 0x153b, rtw_assert_protsel_atimdtim, "protsel atimdtim"), +#endif +}; + +const int read_sniff_num = sizeof(read_sniff) / sizeof(struct rtw_io_sniff_ent); + +const struct rtw_io_sniff_ent write_sniff[] = { +#ifdef DBG_IO_HCI_EN_CHK + RTW_IO_SNIFF_EN_ENT(MAX_CHIP_TYPE, RTW_SDIO, 0x02, 0x1FC, 1, "SDIO 0x02[8:2] not all 0"), + RTW_IO_SNIFF_EN_ENT(MAX_CHIP_TYPE, RTW_USB, 0x02, 0x1E0, 1, "USB 0x02[8:5] not all 0"), + RTW_IO_SNIFF_EN_ENT(MAX_CHIP_TYPE, RTW_PCIE, 0x02, 0x01C, 1, "PCI 0x02[4:2] not all 0"), +#endif +#ifdef DBG_IO_8822C_1TX_PATH_EN + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x1a04, 0xc0000000, 0x02, 1, 0, "write tx_path_en_cck A enabled"), + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x1a04, 0xc0000000, 0x01, 1, 0, "write tx_path_en_cck B enabled"), + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x1a04, 0xc0000000, 0x03, 1, 1, "write tx_path_en_cck AB enabled"), + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x820, 0x03, 0x01, 1, 0, "write tx_path_en_ofdm_1sts A enabled"), + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x820, 0x03, 0x02, 1, 0, "write tx_path_en_ofdm_1sts B enabled"), + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x820, 0x03, 0x03, 1, 1, "write tx_path_en_ofdm_1sts AB enabled"), + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x820, 0x30, 0x01, 1, 0, "write tx_path_en_ofdm_2sts A enabled"), + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x820, 0x30, 0x02, 1, 0, "write tx_path_en_ofdm_2sts B enabled"), + RTW_IO_SNIFF_VALUE_ENT(RTL8822C, 0, 0x820, 0x30, 0x03, 1, 1, "write tx_path_en_ofdm_2sts AB enabled"), +#endif +#ifdef DBG_IO_SNIFF_EXAMPLE + RTW_IO_SNIFF_RANGE_ENT(MAX_CHIP_TYPE, 0, 0x522, 0x522, 0, "write TXPAUSE"), + RTW_IO_SNIFF_DIS_ENT(MAX_CHIP_TYPE, 0, 0x02, 0x3, 0, "0x02[1:0] not all 1"), +#endif +}; + +const int write_sniff_num = sizeof(write_sniff) / sizeof(struct rtw_io_sniff_ent); + +static bool match_io_sniff_ranges(_adapter *adapter + , const struct rtw_io_sniff_ent *sniff, int i, u32 addr, u16 len) +{ + + /* check if IO range after sniff end address */ + if (addr > sniff->u.end_addr) + return 0; + + if (sniff->assert_protsel && + sniff->assert_protsel(adapter, addr, len)) + return 0; + + return 1; +} + +static bool match_io_sniff_value(_adapter *adapter + , const struct rtw_io_sniff_ent *sniff, int i, u32 addr, u8 len, u32 val) +{ + u8 sniff_len; + s8 mask_shift; + u32 mask; + s8 value_shift; + u32 value; + bool ret = 0; + + /* check if IO range after sniff end address */ + sniff_len = 4; + while (!(sniff->u.vm.mask & (0xFF << ((sniff_len - 1) * 8)))) { + sniff_len--; + if (sniff_len == 0) + goto exit; + } + if (sniff->addr + sniff_len <= addr) + goto exit; + + /* align to IO addr */ + mask_shift = (sniff->addr - addr) * 8; + value_shift = mask_shift + bitshift(sniff->u.vm.mask); + if (mask_shift > 0) + mask = sniff->u.vm.mask << mask_shift; + else if (mask_shift < 0) + mask = sniff->u.vm.mask >> -mask_shift; + else + mask = sniff->u.vm.mask; + + if (value_shift > 0) + value = sniff->u.vm.val << value_shift; + else if (mask_shift < 0) + value = sniff->u.vm.val >> -value_shift; + else + value = sniff->u.vm.val; + + if ((sniff->u.vm.equal && (mask & val) == (mask & value)) + || (!sniff->u.vm.equal && (mask & val) != (mask & value)) + ) { + ret = 1; + if (0) + RTW_INFO(FUNC_ADPT_FMT" addr:0x%x len:%u val:0x%x (i:%d sniff_len:%u m_shift:%d mask:0x%x v_shifd:%d value:0x%x equal:%d)\n" + , FUNC_ADPT_ARG(adapter), addr, len, val, i, sniff_len, mask_shift, mask, value_shift, value, sniff->u.vm.equal); + } + +exit: + return ret; +} + +static bool match_io_sniff(_adapter *adapter + , const struct rtw_io_sniff_ent *sniff, int i, u32 addr, u8 len, u32 val) +{ + bool ret = 0; + + if (sniff->chip != MAX_CHIP_TYPE + && sniff->chip != rtw_get_chip_type(adapter)) + goto exit; + if (sniff->hci + && !(sniff->hci & rtw_get_intf_type(adapter))) + goto exit; + if (sniff->addr >= addr + len) /* IO range below sniff start address */ + goto exit; + + switch (sniff->type) { + case RTW_IO_SNIFF_TYPE_RANGE: + ret = match_io_sniff_ranges(adapter, sniff, i, addr, len); + break; + case RTW_IO_SNIFF_TYPE_VALUE: + if (len == 1 || len == 2 || len == 4) + ret = match_io_sniff_value(adapter, sniff, i, addr, len, val); + break; + default: + rtw_warn_on(1); + break; + } + +exit: + return ret; +} + +u32 match_read_sniff(_adapter *adapter, u32 addr, u16 len, u32 val) +{ + int i; + bool trace = 0; + u32 match = 0; + + for (i = 0; i < read_sniff_num; i++) { + if (match_io_sniff(adapter, &read_sniff[i], i, addr, len, val)) { + match++; + trace |= read_sniff[i].trace; + if (read_sniff[i].tag) + RTW_INFO("DBG_IO TAG %s\n", read_sniff[i].tag); + } + } + + rtw_warn_on(trace); + + return match; +} + +u32 match_write_sniff(_adapter *adapter, u32 addr, u16 len, u32 val) +{ + int i; + bool trace = 0; + u32 match = 0; + + for (i = 0; i < write_sniff_num; i++) { + if (match_io_sniff(adapter, &write_sniff[i], i, addr, len, val)) { + match++; + trace |= write_sniff[i].trace; + if (write_sniff[i].tag) + RTW_INFO("DBG_IO TAG %s\n", write_sniff[i].tag); + } + } + + rtw_warn_on(trace); + + return match; +} + +struct rf_sniff_ent { + u8 path; + u16 reg; + u32 mask; +}; + +struct rf_sniff_ent rf_read_sniff_ranges[] = { + /* example for all path addr 0x55 with all RF Reg mask */ + /* {MAX_RF_PATH, 0x55, bRFRegOffsetMask}, */ +}; + +struct rf_sniff_ent rf_write_sniff_ranges[] = { + /* example for all path addr 0x55 with all RF Reg mask */ + /* {MAX_RF_PATH, 0x55, bRFRegOffsetMask}, */ +}; + +int rf_read_sniff_num = sizeof(rf_read_sniff_ranges) / sizeof(struct rf_sniff_ent); +int rf_write_sniff_num = sizeof(rf_write_sniff_ranges) / sizeof(struct rf_sniff_ent); + +bool match_rf_read_sniff_ranges(_adapter *adapter, u8 path, u32 addr, u32 mask) +{ + int i; + + for (i = 0; i < rf_read_sniff_num; i++) { + if (rf_read_sniff_ranges[i].path == MAX_RF_PATH || rf_read_sniff_ranges[i].path == path) + if (addr == rf_read_sniff_ranges[i].reg && (mask & rf_read_sniff_ranges[i].mask)) + return _TRUE; + } + + return _FALSE; +} + +bool match_rf_write_sniff_ranges(_adapter *adapter, u8 path, u32 addr, u32 mask) +{ + int i; + + for (i = 0; i < rf_write_sniff_num; i++) { + if (rf_write_sniff_ranges[i].path == MAX_RF_PATH || rf_write_sniff_ranges[i].path == path) + if (addr == rf_write_sniff_ranges[i].reg && (mask & rf_write_sniff_ranges[i].mask)) + return _TRUE; + } + + return _FALSE; +} + +void dbg_rtw_reg_read_monitor(_adapter *adapter, u32 addr, u32 len, u32 val, const char *caller, const int line) +{ + if (match_read_sniff(adapter, addr, len, val)) { + switch (len) { + case 1: + RTW_INFO("DBG_IO %s:%d read8(0x%04x) return 0x%02x\n" + , caller, line, addr, val); + break; + case 2: + RTW_INFO("DBG_IO %s:%d read16(0x%04x) return 0x%04x\n" + , caller, line, addr, val); + break; + case 4: + RTW_INFO("DBG_IO %s:%d read32(0x%04x) return 0x%08x\n" + , caller, line, addr, val); + break; + default: + RTW_INFO("DBG_IO %s:%d readN(0x%04x, %u)\n" + , caller, line, addr, len); + } + } +} + +void dbg_rtw_reg_write_monitor(_adapter *adapter, u32 addr, u32 len, u32 val, const char *caller, const int line) +{ + if (match_write_sniff(adapter, addr, len, val)) { + switch (len) { + case 1: + RTW_INFO("DBG_IO %s:%d write8(0x%04x, 0x%02x)\n" + , caller, line, addr, val); + break; + case 2: + RTW_INFO("DBG_IO %s:%d write16(0x%04x, 0x%04x)\n" + , caller, line, addr, val); + break; + case 4: + RTW_INFO("DBG_IO %s:%d write32(0x%04x, 0x%08x)\n" + , caller, line, addr, val); + break; + default: + RTW_INFO("DBG_IO %s:%d rtw_writeN(0x%04x, %u)\n" + , caller, line, addr, len); + } + } +} + +u8 dbg_rtw_read8(_adapter *adapter, u32 addr, const char *caller, const int line) +{ + u8 val = _rtw_read8(adapter, addr); + + if (match_read_sniff(adapter, addr, 1, val)) { + RTW_INFO("DBG_IO %s:%d rtw_read8(0x%04x) return 0x%02x\n" + , caller, line, addr, val); + } + + return val; +} + +u16 dbg_rtw_read16(_adapter *adapter, u32 addr, const char *caller, const int line) +{ + u16 val = _rtw_read16(adapter, addr); + + if (match_read_sniff(adapter, addr, 2, val)) { + RTW_INFO("DBG_IO %s:%d rtw_read16(0x%04x) return 0x%04x\n" + , caller, line, addr, val); + } + + return val; +} + +u32 dbg_rtw_read32(_adapter *adapter, u32 addr, const char *caller, const int line) +{ + u32 val = _rtw_read32(adapter, addr); + + if (match_read_sniff(adapter, addr, 4, val)) { + RTW_INFO("DBG_IO %s:%d rtw_read32(0x%04x) return 0x%08x\n" + , caller, line, addr, val); + } + + return val; +} + +int dbg_rtw_write8(_adapter *adapter, u32 addr, u8 val, const char *caller, const int line) +{ + if (match_write_sniff(adapter, addr, 1, val)) { + RTW_INFO("DBG_IO %s:%d rtw_write8(0x%04x, 0x%02x)\n" + , caller, line, addr, val); + } + + return _rtw_write8(adapter, addr, val); +} +int dbg_rtw_write16(_adapter *adapter, u32 addr, u16 val, const char *caller, const int line) +{ + if (match_write_sniff(adapter, addr, 2, val)) { + RTW_INFO("DBG_IO %s:%d rtw_write16(0x%04x, 0x%04x)\n" + , caller, line, addr, val); + } + + return _rtw_write16(adapter, addr, val); +} +int dbg_rtw_write32(_adapter *adapter, u32 addr, u32 val, const char *caller, const int line) +{ + if (match_write_sniff(adapter, addr, 4, val)) { + RTW_INFO("DBG_IO %s:%d rtw_write32(0x%04x, 0x%08x)\n" + , caller, line, addr, val); + } + + return _rtw_write32(adapter, addr, val); +} +int dbg_rtw_writeN(_adapter *adapter, u32 addr , u32 length , u8 *data, const char *caller, const int line) +{ + if (match_write_sniff(adapter, addr, length, 0)) { + RTW_INFO("DBG_IO %s:%d rtw_writeN(0x%04x, %u)\n" + , caller, line, addr, length); + } + + return _rtw_writeN(adapter, addr, length, data); +} + +#ifdef CONFIG_SDIO_HCI +u8 dbg_rtw_sd_f0_read8(_adapter *adapter, u32 addr, const char *caller, const int line) +{ + u8 val = _rtw_sd_f0_read8(adapter, addr); + +#if 0 + if (match_read_sniff(adapter, addr, 1, val)) { + RTW_INFO("DBG_IO %s:%d rtw_sd_f0_read8(0x%04x) return 0x%02x\n" + , caller, line, addr, val); + } +#endif + + return val; +} + +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +u8 dbg_rtw_sd_iread8(_adapter *adapter, u32 addr, const char *caller, const int line) +{ + u8 val = rtw_sd_iread8(adapter, addr); + + if (match_read_sniff(adapter, addr, 1, val)) { + RTW_INFO("DBG_IO %s:%d rtw_sd_iread8(0x%04x) return 0x%02x\n" + , caller, line, addr, val); + } + + return val; +} + +u16 dbg_rtw_sd_iread16(_adapter *adapter, u32 addr, const char *caller, const int line) +{ + u16 val = _rtw_sd_iread16(adapter, addr); + + if (match_read_sniff(adapter, addr, 2, val)) { + RTW_INFO("DBG_IO %s:%d rtw_sd_iread16(0x%04x) return 0x%04x\n" + , caller, line, addr, val); + } + + return val; +} + +u32 dbg_rtw_sd_iread32(_adapter *adapter, u32 addr, const char *caller, const int line) +{ + u32 val = _rtw_sd_iread32(adapter, addr); + + if (match_read_sniff(adapter, addr, 4, val)) { + RTW_INFO("DBG_IO %s:%d rtw_sd_iread32(0x%04x) return 0x%08x\n" + , caller, line, addr, val); + } + + return val; +} + +int dbg_rtw_sd_iwrite8(_adapter *adapter, u32 addr, u8 val, const char *caller, const int line) +{ + if (match_write_sniff(adapter, addr, 1, val)) { + RTW_INFO("DBG_IO %s:%d rtw_sd_iwrite8(0x%04x, 0x%02x)\n" + , caller, line, addr, val); + } + + return _rtw_sd_iwrite8(adapter, addr, val); +} +int dbg_rtw_sd_iwrite16(_adapter *adapter, u32 addr, u16 val, const char *caller, const int line) +{ + if (match_write_sniff(adapter, addr, 2, val)) { + RTW_INFO("DBG_IO %s:%d rtw_sd_iwrite16(0x%04x, 0x%04x)\n" + , caller, line, addr, val); + } + + return _rtw_sd_iwrite16(adapter, addr, val); +} +int dbg_rtw_sd_iwrite32(_adapter *adapter, u32 addr, u32 val, const char *caller, const int line) +{ + if (match_write_sniff(adapter, addr, 4, val)) { + RTW_INFO("DBG_IO %s:%d rtw_sd_iwrite32(0x%04x, 0x%08x)\n" + , caller, line, addr, val); + } + + return _rtw_sd_iwrite32(adapter, addr, val); +} + +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ + +#endif /* CONFIG_SDIO_HCI */ + +#endif diff --git a/core/rtw_ioctl_query.c b/core/rtw_ioctl_query.c new file mode 100644 index 0000000..9392138 --- /dev/null +++ b/core/rtw_ioctl_query.c @@ -0,0 +1,19 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_IOCTL_QUERY_C_ + +#include + + diff --git a/core/rtw_ioctl_set.c b/core/rtw_ioctl_set.c new file mode 100644 index 0000000..060546c --- /dev/null +++ b/core/rtw_ioctl_set.c @@ -0,0 +1,929 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_IOCTL_SET_C_ + +#include +#include + + +extern void indicate_wx_scan_complete_event(_adapter *padapter); + +#define IS_MAC_ADDRESS_BROADCAST(addr) \ + (\ + ((addr[0] == 0xff) && (addr[1] == 0xff) && \ + (addr[2] == 0xff) && (addr[3] == 0xff) && \ + (addr[4] == 0xff) && (addr[5] == 0xff)) ? _TRUE : _FALSE \ + ) + +u8 rtw_validate_bssid(u8 *bssid) +{ + u8 ret = _TRUE; + + if (is_zero_mac_addr(bssid) + || is_broadcast_mac_addr(bssid) + || is_multicast_mac_addr(bssid) + ) + ret = _FALSE; + + return ret; +} + +u8 rtw_validate_ssid(NDIS_802_11_SSID *ssid) +{ +#ifdef CONFIG_VALIDATE_SSID + u8 i; +#endif + u8 ret = _TRUE; + + + if (ssid->SsidLength > 32) { + ret = _FALSE; + goto exit; + } + +#ifdef CONFIG_VALIDATE_SSID + for (i = 0; i < ssid->SsidLength; i++) { + /* wifi, printable ascii code must be supported */ + if (!((ssid->Ssid[i] >= 0x20) && (ssid->Ssid[i] <= 0x7e))) { + ret = _FALSE; + break; + } + } +#endif /* CONFIG_VALIDATE_SSID */ + +exit: + + + return ret; +} + +u8 rtw_do_join(_adapter *padapter); +u8 rtw_do_join(_adapter *padapter) +{ + _irqL irqL; + _list *plist, *phead; + u8 *pibss = NULL; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sitesurvey_parm parm; + _queue *queue = &(pmlmepriv->scanned_queue); + u8 ret = _SUCCESS; + + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + phead = get_list_head(queue); + plist = get_next(phead); + + + pmlmepriv->cur_network.join_res = -2; + + set_fwstate(pmlmepriv, WIFI_UNDER_LINKING); + + pmlmepriv->pscanned = plist; + + pmlmepriv->to_join = _TRUE; + + rtw_init_sitesurvey_parm(padapter, &parm); + _rtw_memcpy(&parm.ssid[0], &pmlmepriv->assoc_ssid, sizeof(NDIS_802_11_SSID)); + parm.ssid_num = 1; + + if (pmlmepriv->assoc_ch) { + parm.ch_num = 1; + parm.ch[0].hw_value = pmlmepriv->assoc_ch; + parm.ch[0].flags = 0; + } + + if (_rtw_queue_empty(queue) == _TRUE) { + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + + /* when set_ssid/set_bssid for rtw_do_join(), but scanning queue is empty */ + /* we try to issue sitesurvey firstly */ + + if (pmlmepriv->LinkDetectInfo.bBusyTraffic == _FALSE + || rtw_to_roam(padapter) > 0 + ) { + u8 ssc_chk = rtw_sitesurvey_condition_check(padapter, _FALSE); + + if ((ssc_chk == SS_ALLOW) || (ssc_chk == SS_DENY_BUSY_TRAFFIC) ){ + /* submit site_survey_cmd */ + ret = rtw_sitesurvey_cmd(padapter, &parm); + if (_SUCCESS != ret) + pmlmepriv->to_join = _FALSE; + } else { + /*if (ssc_chk == SS_DENY_BUDDY_UNDER_SURVEY)*/ + pmlmepriv->to_join = _FALSE; + ret = _FAIL; + } + } else { + pmlmepriv->to_join = _FALSE; + ret = _FAIL; + } + + goto exit; + } else { + int select_ret; + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + select_ret = rtw_select_and_join_from_scanned_queue(pmlmepriv); + if (select_ret == _SUCCESS) { + pmlmepriv->to_join = _FALSE; + _set_timer(&pmlmepriv->assoc_timer, MAX_JOIN_TIMEOUT); + } else { + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE) { + #ifdef CONFIG_AP_MODE + /* submit createbss_cmd to change to a ADHOC_MASTER */ + + /* pmlmepriv->lock has been acquired by caller... */ + WLAN_BSSID_EX *pdev_network = &(padapter->registrypriv.dev_network); + + /*pmlmepriv->fw_state = WIFI_ADHOC_MASTER_STATE;*/ + init_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + + pibss = padapter->registrypriv.dev_network.MacAddress; + + _rtw_memset(&pdev_network->Ssid, 0, sizeof(NDIS_802_11_SSID)); + _rtw_memcpy(&pdev_network->Ssid, &pmlmepriv->assoc_ssid, sizeof(NDIS_802_11_SSID)); + + rtw_update_registrypriv_dev_network(padapter); + + rtw_generate_random_ibss(pibss); + + if (rtw_create_ibss_cmd(padapter, 0) != _SUCCESS) { + ret = _FALSE; + goto exit; + } + + pmlmepriv->to_join = _FALSE; + #endif /* CONFIG_AP_MODE */ + } else { + /* can't associate ; reset under-linking */ + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + + /* when set_ssid/set_bssid for rtw_do_join(), but there are no desired bss in scanning queue */ + /* we try to issue sitesurvey firstly */ + if (pmlmepriv->LinkDetectInfo.bBusyTraffic == _FALSE + || rtw_to_roam(padapter) > 0 + ) { + u8 ssc_chk = rtw_sitesurvey_condition_check(padapter, _FALSE); + + if ((ssc_chk == SS_ALLOW) || (ssc_chk == SS_DENY_BUSY_TRAFFIC)){ + /* RTW_INFO(("rtw_do_join() when no desired bss in scanning queue\n"); */ + ret = rtw_sitesurvey_cmd(padapter, &parm); + if (_SUCCESS != ret) + pmlmepriv->to_join = _FALSE; + } else { + /*if (ssc_chk == SS_DENY_BUDDY_UNDER_SURVEY) { + } else {*/ + ret = _FAIL; + pmlmepriv->to_join = _FALSE; + } + } else { + ret = _FAIL; + pmlmepriv->to_join = _FALSE; + } + } + + } + + } + +exit: + + return ret; +} + +u8 rtw_set_802_11_bssid(_adapter *padapter, u8 *bssid) +{ + _irqL irqL; + u8 status = _SUCCESS; + + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + + RTW_PRINT("set bssid:%pM\n", bssid); + + if ((bssid[0] == 0x00 && bssid[1] == 0x00 && bssid[2] == 0x00 && bssid[3] == 0x00 && bssid[4] == 0x00 && bssid[5] == 0x00) || + (bssid[0] == 0xFF && bssid[1] == 0xFF && bssid[2] == 0xFF && bssid[3] == 0xFF && bssid[4] == 0xFF && bssid[5] == 0xFF)) { + status = _FAIL; + goto exit; + } + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + + RTW_INFO("Set BSSID under fw_state=0x%08x\n", get_fwstate(pmlmepriv)); + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) + goto handle_tkip_countermeasure; + else if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) == _TRUE) + goto release_mlme_lock; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE | WIFI_ADHOC_MASTER_STATE) == _TRUE) { + + if (_rtw_memcmp(&pmlmepriv->cur_network.network.MacAddress, bssid, ETH_ALEN) == _TRUE) { + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _FALSE) + goto release_mlme_lock;/* it means driver is in WIFI_ADHOC_MASTER_STATE, we needn't create bss again. */ + } else { + + rtw_disassoc_cmd(padapter, 0, 0); + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + rtw_indicate_disconnect(padapter, 0, _FALSE); + + rtw_free_assoc_resources_cmd(padapter, _TRUE, 0); + + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE)) { + _clr_fwstate_(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + set_fwstate(pmlmepriv, WIFI_ADHOC_STATE); + } + } + } + +handle_tkip_countermeasure: + if (rtw_handle_tkip_countermeasure(padapter, __func__) == _FAIL) { + status = _FAIL; + goto release_mlme_lock; + } + + _rtw_memset(&pmlmepriv->assoc_ssid, 0, sizeof(NDIS_802_11_SSID)); + _rtw_memcpy(&pmlmepriv->assoc_bssid, bssid, ETH_ALEN); + pmlmepriv->assoc_ch = 0; + pmlmepriv->assoc_by_bssid = _TRUE; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) + pmlmepriv->to_join = _TRUE; + else + status = rtw_do_join(padapter); + +release_mlme_lock: + _exit_critical_bh(&pmlmepriv->lock, &irqL); + +exit: + + + return status; +} + +u8 rtw_set_802_11_ssid(_adapter *padapter, NDIS_802_11_SSID *ssid) +{ + _irqL irqL; + u8 status = _SUCCESS; + + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *pnetwork = &pmlmepriv->cur_network; + + + RTW_PRINT("set ssid [%s] fw_state=0x%08x\n", + ssid->Ssid, get_fwstate(pmlmepriv)); + + if (!rtw_is_hw_init_completed(padapter)) { + status = _FAIL; + goto exit; + } + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + RTW_INFO("Set SSID under fw_state=0x%08x\n", get_fwstate(pmlmepriv)); + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) + goto handle_tkip_countermeasure; + else if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) == _TRUE) + goto release_mlme_lock; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE | WIFI_ADHOC_MASTER_STATE) == _TRUE) { + + if ((pmlmepriv->assoc_ssid.SsidLength == ssid->SsidLength) && + (_rtw_memcmp(&pmlmepriv->assoc_ssid.Ssid, ssid->Ssid, ssid->SsidLength) == _TRUE)) { + if ((check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _FALSE)) { + + if (rtw_is_same_ibss(padapter, pnetwork) == _FALSE) { + /* if in WIFI_ADHOC_MASTER_STATE | WIFI_ADHOC_STATE, create bss or rejoin again */ + rtw_disassoc_cmd(padapter, 0, 0); + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + rtw_indicate_disconnect(padapter, 0, _FALSE); + + rtw_free_assoc_resources_cmd(padapter, _TRUE, 0); + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) { + _clr_fwstate_(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + set_fwstate(pmlmepriv, WIFI_ADHOC_STATE); + } + } else { + goto release_mlme_lock;/* it means driver is in WIFI_ADHOC_MASTER_STATE, we needn't create bss again. */ + } + } +#ifdef CONFIG_LPS + else + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_JOINBSS, 0); +#endif + } else { + + rtw_disassoc_cmd(padapter, 0, 0); + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + rtw_indicate_disconnect(padapter, 0, _FALSE); + + rtw_free_assoc_resources_cmd(padapter, _TRUE, 0); + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) { + _clr_fwstate_(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + set_fwstate(pmlmepriv, WIFI_ADHOC_STATE); + } + } + } + +handle_tkip_countermeasure: + if (rtw_handle_tkip_countermeasure(padapter, __func__) == _FAIL) { + status = _FAIL; + goto release_mlme_lock; + } + + if (rtw_validate_ssid(ssid) == _FALSE) { + status = _FAIL; + goto release_mlme_lock; + } + + _rtw_memcpy(&pmlmepriv->assoc_ssid, ssid, sizeof(NDIS_802_11_SSID)); + pmlmepriv->assoc_ch = 0; + pmlmepriv->assoc_by_bssid = _FALSE; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) + pmlmepriv->to_join = _TRUE; + else + status = rtw_do_join(padapter); + +release_mlme_lock: + _exit_critical_bh(&pmlmepriv->lock, &irqL); + +exit: + + + return status; + +} + +u8 rtw_set_802_11_connect(_adapter *padapter, + u8 *bssid, NDIS_802_11_SSID *ssid, u16 ch) +{ + _irqL irqL; + u8 status = _SUCCESS; + bool bssid_valid = _TRUE; + bool ssid_valid = _TRUE; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + + if (!ssid || rtw_validate_ssid(ssid) == _FALSE) + ssid_valid = _FALSE; + + if (!bssid || rtw_validate_bssid(bssid) == _FALSE) + bssid_valid = _FALSE; + + if (ssid_valid == _FALSE && bssid_valid == _FALSE) { + RTW_INFO(FUNC_ADPT_FMT" ssid:%p, ssid_valid:%d, bssid:%p, bssid_valid:%d\n", + FUNC_ADPT_ARG(padapter), ssid, ssid_valid, bssid, bssid_valid); + status = _FAIL; + goto exit; + } + + if (!rtw_is_hw_init_completed(padapter)) { + status = _FAIL; + goto exit; + } + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + RTW_PRINT(FUNC_ADPT_FMT" fw_state=0x%08x\n", + FUNC_ADPT_ARG(padapter), get_fwstate(pmlmepriv)); + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) + goto handle_tkip_countermeasure; + else if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) == _TRUE) + goto release_mlme_lock; + +handle_tkip_countermeasure: + if (rtw_handle_tkip_countermeasure(padapter, __func__) == _FAIL) { + status = _FAIL; + goto release_mlme_lock; + } + + if (ssid && ssid_valid) + _rtw_memcpy(&pmlmepriv->assoc_ssid, ssid, sizeof(NDIS_802_11_SSID)); + else + _rtw_memset(&pmlmepriv->assoc_ssid, 0, sizeof(NDIS_802_11_SSID)); + + if (bssid && bssid_valid) { + _rtw_memcpy(&pmlmepriv->assoc_bssid, bssid, ETH_ALEN); + pmlmepriv->assoc_by_bssid = _TRUE; + } else + pmlmepriv->assoc_by_bssid = _FALSE; + + pmlmepriv->assoc_ch = ch; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) + pmlmepriv->to_join = _TRUE; + else + status = rtw_do_join(padapter); + +release_mlme_lock: + _exit_critical_bh(&pmlmepriv->lock, &irqL); + +exit: + return status; +} + +u8 rtw_set_802_11_infrastructure_mode(_adapter *padapter, + NDIS_802_11_NETWORK_INFRASTRUCTURE networktype, u8 flags) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &pmlmepriv->cur_network; + NDIS_802_11_NETWORK_INFRASTRUCTURE *pold_state = &(cur_network->network.InfrastructureMode); + u8 ap2sta_mode = _FALSE; + u8 ret = _TRUE; + u8 is_linked = _FALSE, is_adhoc_master = _FALSE; + + if (*pold_state != networktype) { + /* RTW_INFO("change mode, old_mode=%d, new_mode=%d, fw_state=0x%x\n", *pold_state, networktype, get_fwstate(pmlmepriv)); */ + + if (*pold_state == Ndis802_11APMode + || *pold_state == Ndis802_11_mesh + ) { + /* change to other mode from Ndis802_11APMode/Ndis802_11_mesh */ + cur_network->join_res = -1; + ap2sta_mode = _TRUE; +#ifdef CONFIG_NATIVEAP_MLME + stop_ap_mode(padapter); +#endif + } + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + is_linked = check_fwstate(pmlmepriv, WIFI_ASOC_STATE); + is_adhoc_master = check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + + /* flags = 0, means enqueue cmd and no wait */ + if (flags != 0) + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + if ((is_linked == _TRUE) || (*pold_state == Ndis802_11IBSS)) + rtw_disassoc_cmd(padapter, 0, flags); + + if ((is_linked == _TRUE) || + (is_adhoc_master == _TRUE)) + rtw_free_assoc_resources_cmd(padapter, _TRUE, flags); + + if ((*pold_state == Ndis802_11Infrastructure) || (*pold_state == Ndis802_11IBSS)) { + if (is_linked == _TRUE) { + rtw_indicate_disconnect(padapter, 0, _FALSE); /*will clr Linked_state; before this function, we must have checked whether issue dis-assoc_cmd or not*/ + } + } + + /* flags = 0, means enqueue cmd and no wait */ + if (flags != 0) + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + *pold_state = networktype; + + _clr_fwstate_(pmlmepriv, ~WIFI_NULL_STATE); + + switch (networktype) { + case Ndis802_11IBSS: + set_fwstate(pmlmepriv, WIFI_ADHOC_STATE); + break; + + case Ndis802_11Infrastructure: + set_fwstate(pmlmepriv, WIFI_STATION_STATE); + + if (ap2sta_mode) + rtw_init_bcmc_stainfo(padapter); + break; + + case Ndis802_11APMode: + set_fwstate(pmlmepriv, WIFI_AP_STATE); +#ifdef CONFIG_NATIVEAP_MLME + start_ap_mode(padapter); + /* rtw_indicate_connect(padapter); */ +#endif + + break; + +#ifdef CONFIG_RTW_MESH + case Ndis802_11_mesh: + set_fwstate(pmlmepriv, WIFI_MESH_STATE); + start_ap_mode(padapter); + break; +#endif + + case Ndis802_11AutoUnknown: + case Ndis802_11InfrastructureMax: + break; +#ifdef CONFIG_WIFI_MONITOR + case Ndis802_11Monitor: + set_fwstate(pmlmepriv, WIFI_MONITOR_STATE); + break; +#endif /* CONFIG_WIFI_MONITOR */ + default: + ret = _FALSE; + rtw_warn_on(1); + } + + /* SecClearAllKeys(adapter); */ + + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + } + + return ret; +} + + +u8 rtw_set_802_11_disassociate(_adapter *padapter) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + + rtw_disassoc_cmd(padapter, 0, 0); + rtw_indicate_disconnect(padapter, 0, _FALSE); + /* modify for CONFIG_IEEE80211W, none 11w can use it */ + rtw_free_assoc_resources_cmd(padapter, _TRUE, 0); + if (_FAIL == rtw_pwr_wakeup(padapter)) + RTW_INFO("%s(): rtw_pwr_wakeup fail !!!\n", __FUNCTION__); + } + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + + return _TRUE; +} + +#if 1 +u8 rtw_set_802_11_bssid_list_scan(_adapter *padapter, struct sitesurvey_parm *pparm) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 res = _TRUE; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + res = rtw_sitesurvey_cmd(padapter, pparm); + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + return res; +} + +#else +u8 rtw_set_802_11_bssid_list_scan(_adapter *padapter, struct sitesurvey_parm *pparm) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 res = _TRUE; + + + + if (padapter == NULL) { + res = _FALSE; + goto exit; + } + if (!rtw_is_hw_init_completed(padapter)) { + res = _FALSE; + goto exit; + } + + if ((check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING) == _TRUE) || + (pmlmepriv->LinkDetectInfo.bBusyTraffic == _TRUE)) { + /* Scan or linking is in progress, do nothing. */ + res = _TRUE; + + + } else { + if (rtw_is_scan_deny(padapter)) { + RTW_INFO(FUNC_ADPT_FMT": scan deny\n", FUNC_ADPT_ARG(padapter)); + indicate_wx_scan_complete_event(padapter); + return _SUCCESS; + } + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + res = rtw_sitesurvey_cmd(padapter, pparm); + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + } +exit: + + + return res; +} +#endif + +#ifdef CONFIG_RTW_ACS +u8 rtw_set_acs_sitesurvey(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + struct sitesurvey_parm parm; + u8 uch; + u8 ch_num = 0; + int i; + BAND_TYPE band; + u8 (*center_chs_num)(u8) = NULL; + u8 (*center_chs)(u8, u8) = NULL; + u8 ret = _FAIL; + + if (!rtw_mi_get_ch_setting_union(adapter, &uch, NULL, NULL)) + goto exit; + + _rtw_memset(&parm, 0, sizeof(struct sitesurvey_parm)); + parm.scan_mode = SCAN_PASSIVE; + parm.bw = CHANNEL_WIDTH_20; + parm.acs = 1; + + for (band = BAND_ON_2_4G; band < BAND_MAX; band++) { + if (band == BAND_ON_2_4G) { + center_chs_num = center_chs_2g_num; + center_chs = center_chs_2g; + } else + #ifdef CONFIG_IEEE80211_BAND_5GHZ + if (band == BAND_ON_5G) { + center_chs_num = center_chs_5g_num; + center_chs = center_chs_5g; + } else + #endif + { + center_chs_num = NULL; + center_chs = NULL; + } + + if (!center_chs_num || !center_chs) + continue; + + if (rfctl->ch_sel_within_same_band) { + if (rtw_is_2g_ch(uch) && band != BAND_ON_2_4G) + continue; + #ifdef CONFIG_IEEE80211_BAND_5GHZ + if (rtw_is_5g_ch(uch) && band != BAND_ON_5G) + continue; + #endif + } + + ch_num = center_chs_num(CHANNEL_WIDTH_20); + for (i = 0; i < ch_num && parm.ch_num < RTW_CHANNEL_SCAN_AMOUNT; i++) { + parm.ch[parm.ch_num].hw_value = center_chs(CHANNEL_WIDTH_20, i); + parm.ch[parm.ch_num].flags = RTW_IEEE80211_CHAN_PASSIVE_SCAN; + parm.ch_num++; + } + } + + ret = rtw_set_802_11_bssid_list_scan(adapter, &parm); + +exit: + return ret; +} +#endif /* CONFIG_RTW_ACS */ + +u8 rtw_set_802_11_authentication_mode(_adapter *padapter, NDIS_802_11_AUTHENTICATION_MODE authmode) +{ + struct security_priv *psecuritypriv = &padapter->securitypriv; + int res; + u8 ret; + + + + psecuritypriv->ndisauthtype = authmode; + + + if (psecuritypriv->ndisauthtype > 3) + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + +#ifdef CONFIG_WAPI_SUPPORT + if (psecuritypriv->ndisauthtype == 6) + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_WAPI; +#endif + + res = rtw_set_auth(padapter, psecuritypriv); + + if (res == _SUCCESS) + ret = _TRUE; + else + ret = _FALSE; + + + return ret; +} + +u8 rtw_set_802_11_add_wep(_adapter *padapter, NDIS_802_11_WEP *wep) +{ + + u8 bdefaultkey; + u8 btransmitkey; + sint keyid, res; + struct security_priv *psecuritypriv = &(padapter->securitypriv); + u8 ret = _SUCCESS; + + + bdefaultkey = (wep->KeyIndex & 0x40000000) > 0 ? _FALSE : _TRUE; /* for ??? */ + btransmitkey = (wep->KeyIndex & 0x80000000) > 0 ? _TRUE : _FALSE; /* for ??? */ + keyid = wep->KeyIndex & 0x3fffffff; + + if (keyid >= 4) { + ret = _FALSE; + goto exit; + } + + switch (wep->KeyLength) { + case 5: + psecuritypriv->dot11PrivacyAlgrthm = _WEP40_; + break; + case 13: + psecuritypriv->dot11PrivacyAlgrthm = _WEP104_; + break; + default: + psecuritypriv->dot11PrivacyAlgrthm = _NO_PRIVACY_; + break; + } + + + _rtw_memcpy(&(psecuritypriv->dot11DefKey[keyid].skey[0]), &(wep->KeyMaterial), wep->KeyLength); + + psecuritypriv->dot11DefKeylen[keyid] = wep->KeyLength; + + psecuritypriv->dot11PrivacyKeyIndex = keyid; + + + res = rtw_set_key(padapter, psecuritypriv, keyid, 1, _TRUE); + + if (res == _FAIL) + ret = _FALSE; +exit: + + + return ret; + +} + +/* +* rtw_get_cur_max_rate - +* @adapter: pointer to _adapter structure +* +* Return 0 or 100Kbps +*/ +u16 rtw_get_cur_max_rate(_adapter *adapter) +{ + int j; + int i = 0; + u16 rate = 0, max_rate = 0; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + WLAN_BSSID_EX *pcur_bss = &pmlmepriv->cur_network.network; + int sta_bssrate_len = 0; + unsigned char sta_bssrate[NumRates]; + struct sta_info *psta = NULL; + u8 short_GI = 0; + +#ifdef CONFIG_MP_INCLUDED + if (adapter->registrypriv.mp_mode == 1) { + if (check_fwstate(pmlmepriv, WIFI_MP_STATE) == _TRUE) + return 0; + } +#endif + + if ((check_fwstate(pmlmepriv, WIFI_ASOC_STATE) != _TRUE) + && (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) != _TRUE)) + return 0; + + psta = rtw_get_stainfo(&adapter->stapriv, get_bssid(pmlmepriv)); + if (psta == NULL) + return 0; + + short_GI = query_ra_short_GI(psta, rtw_get_tx_bw_mode(adapter, psta)); + +#ifdef CONFIG_80211N_HT + if (is_supported_ht(psta->wireless_mode)) { + max_rate = rtw_ht_mcs_rate((psta->cmn.bw_mode == CHANNEL_WIDTH_40) ? 1 : 0 + , short_GI + , psta->htpriv.ht_cap.supp_mcs_set + ); + } +#ifdef CONFIG_80211AC_VHT + else if (is_supported_vht(psta->wireless_mode)) + max_rate = ((rtw_vht_mcs_to_data_rate(psta->cmn.bw_mode, short_GI, pmlmepriv->vhtpriv.vht_highest_rate) + 1) >> 1) * 10; +#endif /* CONFIG_80211AC_VHT */ + else +#endif /* CONFIG_80211N_HT */ + { + /*station mode show :station && ap support rate; softap :show ap support rate*/ + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + get_rate_set(adapter, sta_bssrate, &sta_bssrate_len);/*get sta rate and length*/ + + + while ((pcur_bss->SupportedRates[i] != 0) && (pcur_bss->SupportedRates[i] != 0xFF)) { + rate = pcur_bss->SupportedRates[i] & 0x7F;/*AP support rates*/ + /*RTW_INFO("%s rate=%02X \n", __func__, rate);*/ + + /*check STA support rate or not */ + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) { + for (j = 0; j < sta_bssrate_len; j++) { + /* Avoid the proprietary data rate (22Mbps) of Handlink WSG-4000 AP */ + if ((rate | IEEE80211_BASIC_RATE_MASK) + == (sta_bssrate[j] | IEEE80211_BASIC_RATE_MASK)) { + if (rate > max_rate) { + max_rate = rate; + } + break; + } + } + } else { + + if (rate > max_rate) + max_rate = rate; + + } + i++; + } + + max_rate = max_rate * 10 / 2; + } + return max_rate; +} + +/* +* rtw_set_scan_mode - +* @adapter: pointer to _adapter structure +* @scan_mode: +* +* Return _SUCCESS or _FAIL +*/ +int rtw_set_scan_mode(_adapter *adapter, RT_SCAN_TYPE scan_mode) +{ + if (scan_mode != SCAN_ACTIVE && scan_mode != SCAN_PASSIVE) + return _FAIL; + + adapter->mlmepriv.scan_mode = scan_mode; + + return _SUCCESS; +} + +/* +* rtw_set_channel_plan - +* @adapter: pointer to _adapter structure +* @channel_plan: +* +* Return _SUCCESS or _FAIL +*/ +int rtw_set_channel_plan(_adapter *adapter, u8 channel_plan) +{ + struct registry_priv *regsty = adapter_to_regsty(adapter); + + if (!REGSTY_REGD_SRC_FROM_OS(regsty)) + return rtw_set_chplan_cmd(adapter, RTW_CMDF_WAIT_ACK, channel_plan, 1); + RTW_WARN("%s(): not applied\n", __func__); + return _SUCCESS; +} + +/* +* rtw_set_country - +* @adapter: pointer to _adapter structure +* @country_code: string of country code +* +* Return _SUCCESS or _FAIL +*/ +int rtw_set_country(_adapter *adapter, const char *country_code) +{ +#ifdef CONFIG_RTW_IOCTL_SET_COUNTRY + struct registry_priv *regsty = adapter_to_regsty(adapter); + + if (!REGSTY_REGD_SRC_FROM_OS(regsty)) + return rtw_set_country_cmd(adapter, RTW_CMDF_WAIT_ACK, country_code, 1); +#endif + RTW_WARN("%s(): not applied\n", __func__); + return _SUCCESS; +} + +/* +* rtw_set_band - +* @adapter: pointer to _adapter structure +* @band: band to set +* +* Return _SUCCESS or _FAIL +*/ +int rtw_set_band(_adapter *adapter, u8 band) +{ + if (rtw_band_valid(band)) { + RTW_INFO(FUNC_ADPT_FMT" band:%d\n", FUNC_ADPT_ARG(adapter), band); + adapter->setband = band; + return _SUCCESS; + } + + RTW_PRINT(FUNC_ADPT_FMT" band:%d fail\n", FUNC_ADPT_ARG(adapter), band); + return _FAIL; +} diff --git a/core/rtw_iol.c b/core/rtw_iol.c new file mode 100644 index 0000000..714a3f4 --- /dev/null +++ b/core/rtw_iol.c @@ -0,0 +1,388 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include + +#ifdef CONFIG_IOL +struct xmit_frame *rtw_IOL_accquire_xmit_frame(ADAPTER *adapter) +{ + struct xmit_frame *xmit_frame; + struct xmit_buf *xmitbuf; + struct pkt_attrib *pattrib; + struct xmit_priv *pxmitpriv = &(adapter->xmitpriv); + +#if 1 + xmit_frame = rtw_alloc_xmitframe(pxmitpriv, 0); + if (xmit_frame == NULL) { + RTW_INFO("%s rtw_alloc_xmitframe return null\n", __FUNCTION__); + goto exit; + } + + xmitbuf = rtw_alloc_xmitbuf(pxmitpriv); + if (xmitbuf == NULL) { + RTW_INFO("%s rtw_alloc_xmitbuf return null\n", __FUNCTION__); + rtw_free_xmitframe(pxmitpriv, xmit_frame); + xmit_frame = NULL; + goto exit; + } + + xmit_frame->frame_tag = MGNT_FRAMETAG; + xmit_frame->pxmitbuf = xmitbuf; + xmit_frame->buf_addr = xmitbuf->pbuf; + xmitbuf->priv_data = xmit_frame; + + pattrib = &xmit_frame->attrib; + update_mgntframe_attrib(adapter, pattrib); + pattrib->qsel = QSLT_BEACON;/* Beacon */ + pattrib->subtype = WIFI_BEACON; + pattrib->pktlen = pattrib->last_txcmdsz = 0; + +#else + xmit_frame = alloc_mgtxmitframe(pxmitpriv); + if (xmit_frame == NULL) + RTW_INFO("%s alloc_mgtxmitframe return null\n", __FUNCTION__); + else { + pattrib = &xmit_frame->attrib; + update_mgntframe_attrib(adapter, pattrib); + pattrib->qsel = QSLT_BEACON; + pattrib->pktlen = pattrib->last_txcmdsz = 0; + } +#endif + +exit: + return xmit_frame; +} + + +int rtw_IOL_append_cmds(struct xmit_frame *xmit_frame, u8 *IOL_cmds, u32 cmd_len) +{ + struct pkt_attrib *pattrib = &xmit_frame->attrib; + u16 buf_offset; + u32 ori_len; + + buf_offset = TXDESC_OFFSET; + ori_len = buf_offset + pattrib->pktlen; + + /* check if the io_buf can accommodate new cmds */ + if (ori_len + cmd_len + 8 > MAX_XMITBUF_SZ) { + RTW_INFO("%s %u is large than MAX_XMITBUF_SZ:%u, can't accommodate new cmds\n", __FUNCTION__ + , ori_len + cmd_len + 8, MAX_XMITBUF_SZ); + return _FAIL; + } + + _rtw_memcpy(xmit_frame->buf_addr + buf_offset + pattrib->pktlen, IOL_cmds, cmd_len); + pattrib->pktlen += cmd_len; + pattrib->last_txcmdsz += cmd_len; + + /* RTW_INFO("%s ori:%u + cmd_len:%u = %u\n", __FUNCTION__, ori_len, cmd_len, buf_offset+pattrib->pktlen); */ + + return _SUCCESS; +} + +bool rtw_IOL_applied(ADAPTER *adapter) +{ + if (1 == adapter->registrypriv.fw_iol) + return _TRUE; + +#ifdef CONFIG_USB_HCI + if ((2 == adapter->registrypriv.fw_iol) && (IS_FULL_SPEED_USB(adapter))) + return _TRUE; +#endif + + return _FALSE; +} + +int rtw_IOL_exec_cmds_sync(ADAPTER *adapter, struct xmit_frame *xmit_frame, u32 max_wating_ms, u32 bndy_cnt) +{ + return rtw_hal_iol_cmd(adapter, xmit_frame, max_wating_ms, bndy_cnt); +} + +#ifdef CONFIG_IOL_NEW_GENERATION +int rtw_IOL_append_LLT_cmd(struct xmit_frame *xmit_frame, u8 page_boundary) +{ + return _SUCCESS; +} +int _rtw_IOL_append_WB_cmd(struct xmit_frame *xmit_frame, u16 addr, u8 value, u8 mask) +{ + struct ioreg_cfg cmd = {8, IOREG_CMD_WB_REG, 0x0, 0x0, 0x0}; + + /* RTW_PUT_LE16((u8*)&cmd.address, addr); */ + /* RTW_PUT_LE32((u8*)&cmd.value, (u32)value); */ + cmd.address = cpu_to_le16(addr); + cmd.data = cpu_to_le32(value); + + if (mask != 0xFF) { + cmd.length = 12; + /* RTW_PUT_LE32((u8*)&cmd.mask, (u32)mask); */ + cmd.mask = cpu_to_le32(mask); + } + + /* RTW_INFO("%s addr:0x%04x,value:0x%08x,mask:0x%08x\n", __FUNCTION__, addr,value,mask); */ + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, cmd.length); + +} +int _rtw_IOL_append_WW_cmd(struct xmit_frame *xmit_frame, u16 addr, u16 value, u16 mask) +{ + struct ioreg_cfg cmd = {8, IOREG_CMD_WW_REG, 0x0, 0x0, 0x0}; + + /* RTW_PUT_LE16((u8*)&cmd.address, addr); */ + /* RTW_PUT_LE32((u8*)&cmd.value, (u32)value); */ + cmd.address = cpu_to_le16(addr); + cmd.data = cpu_to_le32(value); + + if (mask != 0xFFFF) { + cmd.length = 12; + /* RTW_PUT_LE32((u8*)&cmd.mask, (u32)mask); */ + cmd.mask = cpu_to_le32(mask); + } + + /* RTW_INFO("%s addr:0x%04x,value:0x%08x,mask:0x%08x\n", __FUNCTION__, addr,value,mask); */ + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, cmd.length); + +} +int _rtw_IOL_append_WD_cmd(struct xmit_frame *xmit_frame, u16 addr, u32 value, u32 mask) +{ + struct ioreg_cfg cmd = {8, IOREG_CMD_WD_REG, 0x0, 0x0, 0x0}; + + /* RTW_PUT_LE16((u8*)&cmd.address, addr); */ + /* RTW_PUT_LE32((u8*)&cmd.value, (u32)value); */ + cmd.address = cpu_to_le16(addr); + cmd.data = cpu_to_le32(value); + + if (mask != 0xFFFFFFFF) { + cmd.length = 12; + /* RTW_PUT_LE32((u8*)&cmd.mask, (u32)mask); */ + cmd.mask = cpu_to_le32(mask); + } + + /* RTW_INFO("%s addr:0x%04x,value:0x%08x,mask:0x%08x\n", __FU2NCTION__, addr,value,mask); */ + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, cmd.length); + +} + +int _rtw_IOL_append_WRF_cmd(struct xmit_frame *xmit_frame, u8 rf_path, u16 addr, u32 value, u32 mask) +{ + struct ioreg_cfg cmd = {8, IOREG_CMD_W_RF, 0x0, 0x0, 0x0}; + + /* RTW_PUT_LE16((u8*)&cmd.address, addr); */ + /* RTW_PUT_LE32((u8*)&cmd.value, (u32)value); */ + cmd.address = (rf_path << 8) | ((addr) & 0xFF); + cmd.data = cpu_to_le32(value); + + if (mask != 0x000FFFFF) { + cmd.length = 12; + /* RTW_PUT_LE32((u8*)&cmd.mask, (u32)mask); */ + cmd.mask = cpu_to_le32(mask); + } + + /* RTW_INFO("%s rf_path:0x%02x addr:0x%04x,value:0x%08x,mask:0x%08x\n", __FU2NCTION__,rf_path, addr,value,mask); */ + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, cmd.length); + +} + + + +int rtw_IOL_append_DELAY_US_cmd(struct xmit_frame *xmit_frame, u16 us) +{ + struct ioreg_cfg cmd = {4, IOREG_CMD_DELAY_US, 0x0, 0x0, 0x0}; + /* RTW_PUT_LE16((u8*)&cmd.address, us); */ + cmd.address = cpu_to_le16(us); + + /* RTW_INFO("%s %u\n", __FUNCTION__, us); */ + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 4); +} + +int rtw_IOL_append_DELAY_MS_cmd(struct xmit_frame *xmit_frame, u16 ms) +{ + struct ioreg_cfg cmd = {4, IOREG_CMD_DELAY_US, 0x0, 0x0, 0x0}; + + /* RTW_PUT_LE16((u8*)&cmd.address, ms); */ + cmd.address = cpu_to_le16(ms); + + /* RTW_INFO("%s %u\n", __FUNCTION__, ms); */ + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 4); +} +int rtw_IOL_append_END_cmd(struct xmit_frame *xmit_frame) +{ + struct ioreg_cfg cmd = {4, IOREG_CMD_END, 0xFFFF, 0xFF, 0x0}; + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 4); + +} + +u8 rtw_IOL_cmd_boundary_handle(struct xmit_frame *pxmit_frame) +{ + u8 is_cmd_bndy = _FALSE; + if (((pxmit_frame->attrib.pktlen + 32) % 256) + 8 >= 256) { + rtw_IOL_append_END_cmd(pxmit_frame); + pxmit_frame->attrib.pktlen = ((((pxmit_frame->attrib.pktlen + 32) / 256) + 1) * 256); + + /* printk("==> %s, pktlen(%d)\n",__FUNCTION__,pxmit_frame->attrib.pktlen); */ + pxmit_frame->attrib.last_txcmdsz = pxmit_frame->attrib.pktlen; + is_cmd_bndy = _TRUE; + } + return is_cmd_bndy; +} + +void rtw_IOL_cmd_buf_dump(ADAPTER *Adapter, int buf_len, u8 *pbuf) +{ + int i; + int j = 1; + + printk("###### %s ######\n", __FUNCTION__); + for (i = 0; i < buf_len; i++) { + printk("%02x-", *(pbuf + i)); + + if (j % 32 == 0) + printk("\n"); + j++; + } + printk("\n"); + printk("============= ioreg_cmd len = %d ===============\n", buf_len); +} + + +#else /* CONFIG_IOL_NEW_GENERATION */ +int rtw_IOL_append_LLT_cmd(struct xmit_frame *xmit_frame, u8 page_boundary) +{ + IOL_CMD cmd = {0x0, IOL_CMD_LLT, 0x0, 0x0}; + + RTW_PUT_BE32((u8 *)&cmd.value, (u32)page_boundary); + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 8); +} + +int _rtw_IOL_append_WB_cmd(struct xmit_frame *xmit_frame, u16 addr, u8 value) +{ + IOL_CMD cmd = {0x0, IOL_CMD_WB_REG, 0x0, 0x0}; + + RTW_PUT_BE16((u8 *)&cmd.address, (u16)addr); + RTW_PUT_BE32((u8 *)&cmd.value, (u32)value); + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 8); +} + +int _rtw_IOL_append_WW_cmd(struct xmit_frame *xmit_frame, u16 addr, u16 value) +{ + IOL_CMD cmd = {0x0, IOL_CMD_WW_REG, 0x0, 0x0}; + + RTW_PUT_BE16((u8 *)&cmd.address, (u16)addr); + RTW_PUT_BE32((u8 *)&cmd.value, (u32)value); + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 8); +} + +int _rtw_IOL_append_WD_cmd(struct xmit_frame *xmit_frame, u16 addr, u32 value) +{ + IOL_CMD cmd = {0x0, IOL_CMD_WD_REG, 0x0, 0x0}; + u8 *pos = (u8 *)&cmd; + + RTW_PUT_BE16((u8 *)&cmd.address, (u16)addr); + RTW_PUT_BE32((u8 *)&cmd.value, (u32)value); + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 8); +} + +#ifdef DBG_IO +int dbg_rtw_IOL_append_WB_cmd(struct xmit_frame *xmit_frame, u16 addr, u8 value, const char *caller, const int line) +{ + if (match_write_sniff(xmit_frame->padapter, addr, 1, value)) { + RTW_INFO("DBG_IO %s:%d IOL_WB(0x%04x, 0x%02x)\n" + , caller, line, addr, value); + } + + return _rtw_IOL_append_WB_cmd(xmit_frame, addr, value); +} + +int dbg_rtw_IOL_append_WW_cmd(struct xmit_frame *xmit_frame, u16 addr, u16 value, const char *caller, const int line) +{ + if (match_write_sniff(xmit_frame->padapter, addr, 2, value)) { + RTW_INFO("DBG_IO %s:%d IOL_WW(0x%04x, 0x%04x)\n" + , caller, line, addr, value); + } + + return _rtw_IOL_append_WW_cmd(xmit_frame, addr, value); +} + +int dbg_rtw_IOL_append_WD_cmd(struct xmit_frame *xmit_frame, u16 addr, u32 value, const char *caller, const int line) +{ + if (match_write_sniff(xmit_frame->padapter, addr, 4, value)) { + RTW_INFO("DBG_IO %s:%d IOL_WD(0x%04x, 0x%08x)\n" + , caller, line, addr, value); + } + + return _rtw_IOL_append_WD_cmd(xmit_frame, addr, value); +} +#endif + +int rtw_IOL_append_DELAY_US_cmd(struct xmit_frame *xmit_frame, u16 us) +{ + IOL_CMD cmd = {0x0, IOL_CMD_DELAY_US, 0x0, 0x0}; + + RTW_PUT_BE32((u8 *)&cmd.value, (u32)us); + + /* RTW_INFO("%s %u\n", __FUNCTION__, us); */ + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 8); +} + +int rtw_IOL_append_DELAY_MS_cmd(struct xmit_frame *xmit_frame, u16 ms) +{ + IOL_CMD cmd = {0x0, IOL_CMD_DELAY_MS, 0x0, 0x0}; + + RTW_PUT_BE32((u8 *)&cmd.value, (u32)ms); + + /* RTW_INFO("%s %u\n", __FUNCTION__, ms); */ + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&cmd, 8); +} + +int rtw_IOL_append_END_cmd(struct xmit_frame *xmit_frame) +{ + IOL_CMD end_cmd = {0x0, IOL_CMD_END, 0x0, 0x0}; + + + return rtw_IOL_append_cmds(xmit_frame, (u8 *)&end_cmd, 8); + +} + +int rtw_IOL_exec_cmd_array_sync(PADAPTER adapter, u8 *IOL_cmds, u32 cmd_num, u32 max_wating_ms) +{ + struct xmit_frame *xmit_frame; + + xmit_frame = rtw_IOL_accquire_xmit_frame(adapter); + if (xmit_frame == NULL) + return _FAIL; + + if (rtw_IOL_append_cmds(xmit_frame, IOL_cmds, cmd_num << 3) == _FAIL) + return _FAIL; + + return rtw_IOL_exec_cmds_sync(adapter, xmit_frame, max_wating_ms, 0); +} + +int rtw_IOL_exec_empty_cmds_sync(ADAPTER *adapter, u32 max_wating_ms) +{ + IOL_CMD end_cmd = {0x0, IOL_CMD_END, 0x0, 0x0}; + return rtw_IOL_exec_cmd_array_sync(adapter, (u8 *)&end_cmd, 1, max_wating_ms); +} +#endif /* CONFIG_IOL_NEW_GENERATION */ + + + + +#endif /* CONFIG_IOL */ diff --git a/core/rtw_mbo.c b/core/rtw_mbo.c new file mode 100755 index 0000000..44f93ad --- /dev/null +++ b/core/rtw_mbo.c @@ -0,0 +1,803 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include + +#ifdef CONFIG_RTW_MBO + +#ifndef RTW_MBO_DBG +#define RTW_MBO_DBG 0 +#endif +#if RTW_MBO_DBG + #define RTW_MBO_INFO(fmt, arg...) \ + RTW_INFO(fmt, arg) + #define RTW_MBO_DUMP(str, data, len) \ + RTW_INFO_DUMP(str, data, len) +#else + #define RTW_MBO_INFO(fmt, arg...) do {} while (0) + #define RTW_MBO_DUMP(str, data, len) do {} while (0) +#endif + +/* Cellular Data Connectivity field + * 1 : Cellular data connection available + * 2 : Cellular data connection not available + * 3 : Not Cellular data capable + * otherwise : Reserved +*/ +int rtw_mbo_cell_data_conn = 2; +module_param(rtw_mbo_cell_data_conn, int, 0644); + +static u8 wfa_mbo_oui[] = {0x50, 0x6F, 0x9A, 0x16}; + +#define rtw_mbo_get_oui(p) ((u8 *)(p) + 2) + +#define rtw_mbo_get_attr_id(p) ((u8 *)(p)) + +#define rtw_mbo_get_disallow_res(p) ((u8 *)(p) + 3) + +#define rtw_mbo_set_1byte_ie(p, v, l) \ + rtw_set_fixed_ie((p), 1, (v), (l)) + +#define rtw_mbo_set_4byte_ie(p, v, l) \ + rtw_set_fixed_ie((p), 4, (v), (l)) + +#define rtw_mbo_set_nbyte_ie(p, sz, v, l) \ + rtw_set_fixed_ie((p), (sz), (v), (l)) + +#define rtw_mbo_subfield_set(p, offset, val) (*(p + offset) = val) + +#define rtw_mbo_subfields_set(p, offset, buf, len) \ + do { \ + u32 _offset = 0; \ + u8 *_p = p + offset; \ + while(_offset < len) { \ + *(_p + _offset) = *(buf + _offset); \ + _offset++; \ + } \ + } while(0) + +static u8 *rtw_mbo_ie_get(u8 *pie, u32 *plen, u32 limit) +{ + const u8 *p = pie; + u32 tmp, i; + + if (limit <= 1) + return NULL; + + i = 0; + *plen = 0; + while (1) { + if ((*p == _VENDOR_SPECIFIC_IE_) && + (_rtw_memcmp(rtw_mbo_get_oui(p), wfa_mbo_oui, 4))) { + *plen = *(p + 1); + RTW_MBO_DUMP("VENDOR_SPECIFIC_IE MBO: ", p, *(p + 1)); + return (u8 *)p; + } else { + tmp = *(p + 1); + p += (tmp + 2); + i += (tmp + 2); + } + + if (i >= limit) + break; + } + + return NULL; +} + +static u8 *rtw_mbo_attrs_get(u8 *pie, u32 limit, u8 attr_id, u32 *attr_len) +{ + u8 *p = NULL; + u32 offset, plen = 0; + + if ((pie == NULL) || (limit <= 1)) + goto exit; + + if ((p = rtw_mbo_ie_get(pie, &plen, limit)) == NULL) + goto exit; + + /* shift 2 + OUI size and move to attributes content */ + p = p + 2 + sizeof(wfa_mbo_oui); + plen = plen - 4; + RTW_MBO_DUMP("Attributes contents: ", p, plen); + + if ((p = rtw_get_ie(p, attr_id, attr_len, plen)) == NULL) + goto exit; + + RTW_MBO_INFO("%s : id=%u(len=%u)\n", __func__, attr_id, *attr_len); + RTW_MBO_DUMP("contents : ", p, *attr_len); + +exit: + return p; + +} + +static u32 rtw_mbo_attr_sz_get( + _adapter *padapter, u8 id) +{ + u32 len = 0; + + switch (id) { + case RTW_MBO_ATTR_NPREF_CH_RPT_ID: + { + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct npref_ch_rtp *prpt = &(prfctl->ch_rtp); + struct npref_ch* pch; + u32 i, attr_len, offset; + + for (i=0; i < prpt->nm_of_rpt; i++) { + pch = &prpt->ch_rpt[i]; + /*attr_len = ch list + op class + preference + reason */ + attr_len = pch->nm_of_ch + 3; + /* offset = id + len field + attr_len */ + offset = attr_len + 2; + len += offset; + } + } + break; + case RTW_MBO_ATTR_CELL_DATA_CAP_ID: + case RTW_MBO_ATTR_TRANS_REJ_ID: + len = 3; + break; + default: + break; + } + + return len; +} + +static void rtw_mbo_build_mbo_ie_hdr( + u8 **pframe, struct pkt_attrib *pattrib, u8 payload_len) +{ + u8 eid = RTW_MBO_EID; + u8 len = payload_len + 4; + + *pframe = rtw_mbo_set_1byte_ie(*pframe, &eid, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &len, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_4byte_ie(*pframe, wfa_mbo_oui, &(pattrib->pktlen)); +} + +void rtw_mbo_build_cell_data_cap_attr( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 attr_id = RTW_MBO_ATTR_CELL_DATA_CAP_ID; + u8 attr_len = 1; + u8 cell_data_con = rtw_mbo_cell_data_conn; + + /* used Cellular Data Capabilities from supplicant */ + if (!rtw_mbo_wifi_logo_test(padapter) && + pmlmepriv->pcell_data_cap_ie && pmlmepriv->cell_data_cap_len == 1) { + cell_data_con = *pmlmepriv->pcell_data_cap_ie; + RTW_MBO_INFO("%s : used Cellular Data Capabilities(%u) from supplicant!\n", + __func__, *pmlmepriv->pcell_data_cap_ie); + } + + *pframe = rtw_mbo_set_1byte_ie(*pframe, &attr_id, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &attr_len, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &cell_data_con, &(pattrib->pktlen)); +} + +static void rtw_mbo_update_cell_data_cap( + _adapter *padapter, u8 *pie, u32 ie_len) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 *mbo_attr; + u32 mbo_attrlen; + + if ((pie == NULL) || (ie_len == 0)) + return; + + mbo_attr = rtw_mbo_attrs_get(pie, ie_len, + RTW_MBO_ATTR_CELL_DATA_CAP_ID, &mbo_attrlen); + + if ((mbo_attr == NULL) || (mbo_attrlen == 0) ) { + RTW_INFO("MBO : Cellular Data Capabilities not found!\n"); + return; + } + + rtw_buf_update(&pmlmepriv->pcell_data_cap_ie, + &pmlmepriv->cell_data_cap_len, (mbo_attr + 2), mbo_attrlen); + RTW_MBO_DUMP("rtw_mbo_update_cell_data_cap : ", + pmlmepriv->pcell_data_cap_ie, pmlmepriv->cell_data_cap_len); +} + +void rtw_mbo_update_ie_data( + _adapter *padapter, u8 *pie, u32 ie_len) +{ + rtw_mbo_update_cell_data_cap(padapter, pie, ie_len); +} + +static u8 rtw_mbo_current_op_class_get(_adapter *padapter) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct p2p_channels *pch_list = &(prfctl->channel_list); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct p2p_reg_class *preg_class; + int class_idx, ch_idx; + u8 cur_op_class = 0; + + for(class_idx =0; class_idx < pch_list->reg_classes; class_idx++) { + preg_class = &pch_list->reg_class[class_idx]; + for (ch_idx = 0; ch_idx <= preg_class->channels; ch_idx++) { + if (pmlmeext->cur_channel == preg_class->channel[ch_idx]) { + cur_op_class = preg_class->reg_class; + RTW_MBO_INFO("%s : current ch : %d, op class : %d\n", + __func__, pmlmeext->cur_channel, cur_op_class); + break; + } + } + } + + return cur_op_class; +} + +static void rtw_mbo_supp_op_classes_get(_adapter *padapter, u8 *pclasses) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct p2p_channels *pch_list = &(prfctl->channel_list); + int class_idx; + + if (pclasses == NULL) + return; + + RTW_MBO_INFO("%s : support op class \n", __func__); + for(class_idx = 0; class_idx < pch_list->reg_classes; class_idx++) { + *(pclasses + class_idx) = pch_list->reg_class[class_idx].reg_class; + RTW_MBO_INFO("%u ,", *(pclasses + class_idx)); + } + + RTW_MBO_INFO("%s : \n", __func__); +} + +void rtw_mbo_build_supp_op_class_elem( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + u8 payload[32] = {0}; + u8 delimiter_130 = 130; /*0x82*/ + u8 reg_class_nm, len; + + if ((reg_class_nm = prfctl->channel_list.reg_classes) == 0) + return; + + payload[0] = rtw_mbo_current_op_class_get(padapter); + rtw_mbo_supp_op_classes_get(padapter, &payload[1]); + + /* IEEE 802.11 Std Current Operating Class Extension Sequence */ + payload[reg_class_nm + 1] = delimiter_130; + payload[reg_class_nm + 2] = 0x00; + + RTW_MBO_DUMP("op class :", payload, reg_class_nm); + + /* Current Operating Class field + Operating Class field + + OneHundredAndThirty Delimiter field */ + len = reg_class_nm + 3; + *pframe = rtw_set_ie(*pframe, EID_SupRegulatory, len , + payload, &(pattrib->pktlen)); +} + +static u8 rtw_mbo_construct_npref_ch_rpt_attr( + _adapter *padapter, u8 *pbuf, u32 buf_len, u32 *plen) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct npref_ch_rtp *prpt = &(prfctl->ch_rtp); + struct npref_ch* pch; + u32 attr_len, offset; + int i; + u8 *p = pbuf; + + if (prpt->nm_of_rpt == 0) { + *plen = 0; + return _FALSE; + } + + for (i=0; i < prpt->nm_of_rpt; i++) { + pch = &prpt->ch_rpt[i]; + /* attr_len = ch list + op class + preference + reason */ + attr_len = pch->nm_of_ch + 3; + /* offset = id + len field + attr_len */ + offset = attr_len + 2; + rtw_mbo_subfield_set(p, 0, RTW_MBO_ATTR_NPREF_CH_RPT_ID); + rtw_mbo_subfield_set(p, 1, attr_len); + rtw_mbo_subfield_set(p, 2, pch->op_class); + rtw_mbo_subfields_set(p, 3, pch->chs, pch->nm_of_ch); + rtw_mbo_subfield_set(p, (offset - 2), pch->preference); + rtw_mbo_subfield_set(p, (offset - 1), pch->reason); + p += offset; + *plen += offset; + + if (*plen >= buf_len) { + RTW_ERR("MBO : construct non-preferred channel report fail!\n"); + return _FALSE; + } + } + + return _TRUE; +} + +void rtw_mbo_build_npref_ch_rpt_attr( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct npref_ch_rtp *prpt = &(prfctl->ch_rtp); + u32 tmp_sz = 0, body_len = 0; + u8 *ptmp; + + tmp_sz = prpt->nm_of_rpt * sizeof(struct npref_ch); + ptmp = rtw_zmalloc(tmp_sz); + if (ptmp == NULL) + return; + + if (rtw_mbo_construct_npref_ch_rpt_attr(padapter, ptmp, tmp_sz, &body_len) == _FALSE) { + rtw_mfree(ptmp, tmp_sz); + return; + } + + RTW_MBO_DUMP("Non-preferred Channel Report :", ptmp, body_len); + *pframe = rtw_mbo_set_nbyte_ie(*pframe, body_len, ptmp, &(pattrib->pktlen)); + + rtw_mfree(ptmp, tmp_sz); +} + +void rtw_mbo_build_trans_reject_reason_attr( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib, u8 *pres) +{ + u8 attr_id = RTW_MBO_ATTR_TRANS_REJ_ID; + u8 attr_len = 1; + u32 len = 0; + + len = rtw_mbo_attr_sz_get(padapter, RTW_MBO_ATTR_TRANS_REJ_ID); + if ((len == 0) || (len > 3)) { + RTW_ERR("MBO : build Transition Rejection Reason attribute fail(len=%u)\n", len); + return; + } + + rtw_mbo_build_mbo_ie_hdr(pframe, pattrib, len); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &attr_id, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &attr_len, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, pres, &(pattrib->pktlen)); +} + +u8 rtw_mbo_disallowed_network(struct wlan_network *pnetwork) +{ + u8 *p, *attr_id, *res; + u32 attr_len = 0; + u8 disallow = _FALSE; + + if (pnetwork == NULL) + goto exit; + + p = rtw_mbo_attrs_get(pnetwork->network.IEs, + pnetwork->network.IELength, + RTW_MBO_ATTR_ASSOC_DISABLED_ID, + &attr_len); + + if (p == NULL) { + RTW_MBO_INFO("%s :Assoc Disallowed attribute not found!\n",__func__); + goto exit; + } + + RTW_MBO_DUMP("Association Disallowed attribute :",p , attr_len + 2); + RTW_INFO("MBO : block "MAC_FMT" assoc disallowed reason %d\n", + MAC_ARG(pnetwork->network.MacAddress), *(rtw_mbo_get_disallow_res(p))); + + disallow = _TRUE; +exit: + return disallow; +} + +void rtw_mbo_build_exented_cap( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib) +{ + u8 content[8] = { 0 }; + + rtw_wnm_set_ext_cap_btm(content, 1); + rtw_mbo_set_ext_cap_internw(content, 1); + *pframe = rtw_set_ie(*pframe, + EID_EXTCapability, + 8, + content, + &(pattrib->pktlen)); +} + +static void rtw_mbo_non_pref_chans_dump(struct npref_ch* pch) +{ + int i; + u8 buf[128] = {0}; + + for (i=0; i < pch->nm_of_ch; i++) + rtw_sprintf(buf, 128, "%s,%d", buf, pch->chs[i]); + + RTW_MBO_INFO("%s : op_class=%01x, ch=%s, preference=%d, reason=%d\n", + __func__, pch->op_class, buf, pch->preference, pch->reason); +} + +static u8 rtw_mbo_non_pref_chan_exist(struct npref_ch* pch, u8 ch) +{ + u32 i; + u8 found = _FALSE; + + for (i=0; i < pch->nm_of_ch; i++) { + if (pch->chs[i] == ch) { + found = _TRUE; + break; + } + } + + return found; +} + +static struct npref_ch* rtw_mbo_non_pref_chan_get( + _adapter *padapter, u8 op_class, u8 prefe, u8 res) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct npref_ch_rtp *prpt = &(prfctl->ch_rtp); + struct npref_ch* pch = NULL; + int i; + + if (prpt->nm_of_rpt == 0) + return pch; + + for (i=0; i < prpt->nm_of_rpt; i++) { + if ((prpt->ch_rpt[i].op_class == op_class) && + (prpt->ch_rpt[i].preference == prefe) && + (prpt->ch_rpt[i].reason == res)) { + pch = &prpt->ch_rpt[i]; + break; + } + } + + return pch; +} + +static void rtw_mbo_non_pref_chan_set( + struct npref_ch* pch, u8 op_class, u8 ch, u8 prefe, u8 res, u8 update) +{ + u32 offset = pch->nm_of_ch; + + if (update) { + if (rtw_mbo_non_pref_chan_exist(pch, ch) == _FALSE) { + pch->chs[offset] = ch; + pch->nm_of_ch++; + } + } else { + pch->op_class = op_class; + pch->chs[0] = ch; + pch->preference = prefe; + pch->reason = res; + pch->nm_of_ch = 1; + } +} + +static void rtw_mbo_non_pref_chans_update( + _adapter *padapter, u8 op_class, u8 ch, u8 prefe, u8 res) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct npref_ch_rtp *pch_rpt = &(prfctl->ch_rtp); + struct npref_ch* pch; + + if (pch_rpt->nm_of_rpt >= RTW_MBO_MAX_CH_RPT_NUM) { + RTW_ERR("MBO : %d non_pref_chan entries supported!", + RTW_MBO_MAX_CH_RPT_NUM); + return; + } + + if (pch_rpt->nm_of_rpt == 0) { + pch = &pch_rpt->ch_rpt[0]; + rtw_mbo_non_pref_chan_set(pch, op_class, ch, prefe, res, _FALSE); + pch_rpt->nm_of_rpt = 1; + return; + } + + pch = rtw_mbo_non_pref_chan_get(padapter, op_class, prefe, res); + if (pch == NULL) { + pch = &pch_rpt->ch_rpt[pch_rpt->nm_of_rpt]; + rtw_mbo_non_pref_chan_set(pch, op_class, ch, prefe, res, _FALSE); + pch_rpt->nm_of_rpt++; + } else + rtw_mbo_non_pref_chan_set(pch, op_class, ch, prefe, res, _TRUE); + + rtw_mbo_non_pref_chans_dump(pch); +} + +static void rtw_mbo_non_pref_chans_set( + _adapter *padapter, char *param, ssize_t sz) +{ + char *pnext; + u32 op_class, ch, prefe, res; + int i = 0; + + do { + pnext = strsep(¶m, " "); + if (pnext == NULL) + break; + + sscanf(pnext, "%d:%d:%d:%d", &op_class, &ch, &prefe, &res); + rtw_mbo_non_pref_chans_update(padapter, op_class, ch, prefe, res); + + if ((i++) > 10) { + RTW_ERR("MBO : overflow %d \n", i); + break; + } + + } while(param != '\0'); + +} + +static void rtw_mbo_non_pref_chans_del( + _adapter *padapter, char *param, ssize_t sz) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct npref_ch_rtp *prpt = &(prfctl->ch_rtp); + + RTW_INFO("%s : delete non_pref_chan %s\n", __func__, param); + _rtw_memset(prpt, 0, sizeof(struct npref_ch_rtp)); +} + +ssize_t rtw_mbo_proc_non_pref_chans_set( + struct file *pfile, const char __user *buffer, + size_t count, loff_t *pos, void *pdata) +{ + struct net_device *dev = pdata; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 tmp[128] = {0}; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + if (strncmp(tmp, "add", 3) == 0) + rtw_mbo_non_pref_chans_set(padapter, &tmp[4], (count - 4)); + else if (strncmp(tmp, "delete", 6) == 0) + rtw_mbo_non_pref_chans_del(padapter, &tmp[7], (count - 7)); + else { + RTW_ERR("MBO : Invalid format : echo [add|delete] :::\n"); + return -EFAULT; + } + } + +#ifdef CONFIG_RTW_WNM + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) && + check_fwstate(pmlmepriv, WIFI_STATION_STATE)) + rtw_wnm_issue_action(padapter, RTW_WLAN_ACTION_WNM_NOTIF_REQ, 0, 0); +#endif + + return count; +} + +int rtw_mbo_proc_non_pref_chans_get( + struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct npref_ch_rtp *prpt = &(prfctl->ch_rtp); + struct npref_ch* pch; + int i,j; + u8 buf[32] = {0}; + + RTW_PRINT_SEL(m, "op_class ch preference reason \n"); + RTW_PRINT_SEL(m, "=======================================================\n"); + + + if (prpt->nm_of_rpt == 0) { + RTW_PRINT_SEL(m, " empty table \n"); + return 0; + } + + for (i=0; i < prpt->nm_of_rpt; i++) { + pch = &prpt->ch_rpt[i]; + buf[0]='\0'; + for (j=0; j < pch->nm_of_ch; j++) { + if (j == 0) + rtw_sprintf(buf, 32, "%02u", pch->chs[j]); + else + rtw_sprintf(buf, 32, "%s,%02u", buf, pch->chs[j]); + } + + RTW_PRINT_SEL(m, " %04u %20s %02u %02u\n", + pch->op_class, buf, pch->preference, pch->reason); + } + + return 0; +} + +ssize_t rtw_mbo_proc_cell_data_set( + struct file *pfile, const char __user *buffer, + size_t count, loff_t *pos, void *pdata) +{ + struct net_device *dev = pdata; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + int mbo_cell_data = 0; + u8 tmp[8] = {0}; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) + return -EFAULT; + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%d", &mbo_cell_data); + if (num == 1) { + rtw_mbo_cell_data_conn = mbo_cell_data; + #ifdef CONFIG_RTW_WNM + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) && + check_fwstate(pmlmepriv, WIFI_STATION_STATE)) + rtw_wnm_issue_action(padapter, RTW_WLAN_ACTION_WNM_NOTIF_REQ, 0, 0); + #endif + } + } + + + return count; +} + +int rtw_mbo_proc_cell_data_get( + struct seq_file *m, void *v) +{ +#if 0 + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); +#endif + + RTW_PRINT_SEL(m, "Cellular Data Connectivity : %d\n", rtw_mbo_cell_data_conn); + return 0; +} + +static void rtw_mbo_non_pref_chan_subelem_parsing( + _adapter *padapter, u8 *subelem, size_t subelem_len) +{ + u8 *pnon_pref_chans; + u32 non_pref_chan_offset, op_subelem_len; + u32 oui_offset = 3; + /* wpa_supplicant don't apped OUI Type */ + u32 oui_type_offset = 0; + + RTW_MBO_DUMP("Non-preferred Channel subelem : ", subelem , subelem_len); + + /* Subelem : + Vendor Specific | Length | WFA OUI | OUI Type | MBO Attributes */ + non_pref_chan_offset = 2 + oui_offset + oui_type_offset; + pnon_pref_chans = subelem + non_pref_chan_offset; + op_subelem_len = subelem_len - non_pref_chan_offset; + + /* wpa_supplicant don't indicate non_pref_chan length, + so we cannot get how many non_pref_chan in a wnm notification */ + RTW_MBO_DUMP("Non-preferred Channel : ", pnon_pref_chans, op_subelem_len); +} + +void rtw_mbo_wnm_notification_parsing( + _adapter *padapter, const u8 *pdata, size_t data_len) +{ + u8 *paction; + u8 category, action, dialog, type; + u32 len; + + if ((pdata == NULL) || (data_len == 0)) + return; + + RTW_MBO_DUMP("WNM notification data : ", pdata, data_len); + paction = (u8 *)pdata + sizeof(struct rtw_ieee80211_hdr_3addr); + category = paction[0]; + action = paction[1]; + dialog = paction[2]; + type = paction[3]; + + if ((action == RTW_WLAN_ACTION_WNM_NOTIF_REQ) && + (type == WLAN_EID_VENDOR_SPECIFIC)) { + rtw_mbo_non_pref_chan_subelem_parsing(padapter, &paction[4], + (data_len - sizeof(struct rtw_ieee80211_hdr_3addr))); + } + +} + +void rtw_mbo_build_wnm_notification( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib) +{ + struct rf_ctl_t *prfctl = adapter_to_rfctl(padapter); + struct npref_ch_rtp *prpt = &(prfctl->ch_rtp); + struct npref_ch* pch; + u8 subelem_id = WLAN_EID_VENDOR_SPECIFIC; + u8 non_pref_ch_oui[] = {0x50, 0x6F, 0x9A, 0x2}; + u8 cell_data_cap_oui[] = {0x50, 0x6F, 0x9A, 0x3}; + u8 cell_data_con = rtw_mbo_cell_data_conn; + u8 len, cell_data_con_len = 0, *pcont = *pframe; + int i; + + if (rtw_mbo_cell_data_conn > 0) { + len = 0x5; + *pframe = rtw_mbo_set_1byte_ie(*pframe, &subelem_id, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &len, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_4byte_ie(*pframe, cell_data_cap_oui, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &cell_data_con, &(pattrib->pktlen)); + RTW_MBO_INFO("%s : Cellular Data Capabilities subelemen\n", __func__); + RTW_MBO_DUMP(":", pcont, len + 2); + pcont += len + 2 ; + } + + if (prpt->nm_of_rpt == 0) { + len = 0x4; + *pframe = rtw_mbo_set_1byte_ie(*pframe, &subelem_id, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &len, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_4byte_ie(*pframe, non_pref_ch_oui, &(pattrib->pktlen)); + RTW_MBO_INFO("%s :Non-preferred Channel Report subelement without data\n", __func__); + return; + } + + for (i=0; i < prpt->nm_of_rpt; i++) { + pch = &prpt->ch_rpt[i]; + /* OUI(3B) + OUT-type(1B) + op-class(1B) + ch list(nB) + + Preference(1B) + reason(1B) */ + len = pch->nm_of_ch + 7; + *pframe = rtw_mbo_set_1byte_ie(*pframe, &subelem_id, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &len, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_4byte_ie(*pframe, non_pref_ch_oui, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &pch->op_class, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_nbyte_ie(*pframe, pch->nm_of_ch, pch->chs, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &pch->preference, &(pattrib->pktlen)); + *pframe = rtw_mbo_set_1byte_ie(*pframe, &pch->reason, &(pattrib->pktlen)); + RTW_MBO_INFO("%s :Non-preferred Channel Report subelement\n", __func__); + RTW_MBO_DUMP(":", pcont, len); + pcont = *pframe; + } +} + +void rtw_mbo_build_probe_req_ies( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib) +{ + u32 len =0; + + rtw_mbo_build_exented_cap(padapter, pframe, pattrib); + + len = rtw_mbo_attr_sz_get(padapter, RTW_MBO_ATTR_CELL_DATA_CAP_ID); + if ((len == 0) || (len > 3)) { + RTW_ERR("MBO : build Cellular Data Capabilities attribute fail(len=%u)\n", len); + return; + } + + rtw_mbo_build_mbo_ie_hdr(pframe, pattrib, len); + rtw_mbo_build_cell_data_cap_attr(padapter, pframe, pattrib); +} + +void rtw_mbo_build_assoc_req_ies( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib) +{ + u32 len = 0; + + rtw_mbo_build_supp_op_class_elem(padapter, pframe, pattrib); + + len += rtw_mbo_attr_sz_get(padapter, RTW_MBO_ATTR_CELL_DATA_CAP_ID); + len += rtw_mbo_attr_sz_get(padapter, RTW_MBO_ATTR_NPREF_CH_RPT_ID); + if ((len == 0)|| (len < 3)) { + RTW_ERR("MBO : build assoc MBO IE fail(len=%u)\n", len); + return; + } + + rtw_mbo_build_mbo_ie_hdr(pframe, pattrib, len); + rtw_mbo_build_cell_data_cap_attr(padapter, pframe, pattrib); + rtw_mbo_build_npref_ch_rpt_attr(padapter, pframe, pattrib); +} + +#endif /* CONFIG_RTW_MBO */ diff --git a/core/rtw_mem.c b/core/rtw_mem.c new file mode 100644 index 0000000..d42a4fb --- /dev/null +++ b/core/rtw_mem.c @@ -0,0 +1,171 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include + +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("Realtek Wireless Lan Driver"); +MODULE_AUTHOR("Realtek Semiconductor Corp."); +MODULE_VERSION("DRIVERVERSION"); + +/* for MAX_RECVBUF_SZ */ +#if defined(CONFIG_RTL8188E) +#include +#elif defined(CONFIG_RTL8188F) +#include +#elif defined(CONFIG_RTL8188GTV) +#include +#elif defined(CONFIG_RTL8710B) +#include +#elif defined(CONFIG_RTL8192E) +#include +#elif defined(CONFIG_RTL8192F) +#include +#elif defined(CONFIG_RTL8723B) +#include +#elif defined(CONFIG_RTL8703B) +#include +#elif defined(CONFIG_RTL8723D) +#include +#elif defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) +#include +#elif defined(CONFIG_RTL8822B) +#include +#elif defined(CONFIG_RTL8822C) +#include +#elif defined(CONFIG_RTL8814A) +#include +#elif defined(CONFIG_RTL8814B) +#include +#endif + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#define MAX_RTKM_RECVBUF_SZ MAX_RECVBUF_SZ +#define MAX_RTKM_NR_PREALLOC_RECV_SKB NR_RECVBUFF +#else /* !CONFIG_SDIO_HCI */ +#ifdef CONFIG_PLATFORM_MSTAR_HIGH + #define MAX_RTKM_RECVBUF_SZ (31744) /* 31k */ +#else + #define MAX_RTKM_RECVBUF_SZ (15360) /* 15k */ +#endif /* CONFIG_PLATFORM_MSTAR_HIGH */ +#define MAX_RTKM_NR_PREALLOC_RECV_SKB 16 +#endif /* !CONFIG_SDIO_HCI */ + +struct sk_buff_head rtk_skb_mem_q; +struct u8 *rtk_buf_mem[NR_RECVBUFF]; + +struct u8 *rtw_get_buf_premem(int index) +{ + printk("%s, rtk_buf_mem index : %d\n", __func__, index); + return rtk_buf_mem[index]; +} + +u16 rtw_rtkm_get_buff_size(void) +{ + return MAX_RTKM_RECVBUF_SZ; +} +EXPORT_SYMBOL(rtw_rtkm_get_buff_size); + +u8 rtw_rtkm_get_nr_recv_skb(void) +{ + return MAX_RTKM_NR_PREALLOC_RECV_SKB; +} +EXPORT_SYMBOL(rtw_rtkm_get_nr_recv_skb); + +struct sk_buff *rtw_alloc_skb_premem(u16 in_size) +{ + struct sk_buff *skb = NULL; + + if (in_size > MAX_RTKM_RECVBUF_SZ) { + pr_info("warning %s: driver buffer size(%d) > rtkm buffer size(%d)\n", __func__, in_size, MAX_RTKM_RECVBUF_SZ); + WARN_ON(1); + return skb; + } + + skb = skb_dequeue(&rtk_skb_mem_q); + + printk("%s, rtk_skb_mem_q len : %d\n", __func__, skb_queue_len(&rtk_skb_mem_q)); + + return skb; +} +EXPORT_SYMBOL(rtw_alloc_skb_premem); + +int rtw_free_skb_premem(struct sk_buff *pskb) +{ + if (!pskb) + return -1; + + if (skb_queue_len(&rtk_skb_mem_q) >= MAX_RTKM_NR_PREALLOC_RECV_SKB) + return -1; + + skb_queue_tail(&rtk_skb_mem_q, pskb); + + printk("%s, rtk_skb_mem_q len : %d\n", __func__, skb_queue_len(&rtk_skb_mem_q)); + + return 0; +} +EXPORT_SYMBOL(rtw_free_skb_premem); + +static int __init rtw_mem_init(void) +{ + int i; + SIZE_PTR tmpaddr = 0; + SIZE_PTR alignment = 0; + struct sk_buff *pskb = NULL; + + printk("%s\n", __func__); + pr_info("MAX_RTKM_NR_PREALLOC_RECV_SKB: %d\n", MAX_RTKM_NR_PREALLOC_RECV_SKB); + pr_info("MAX_RTKM_RECVBUF_SZ: %d\n", MAX_RTKM_RECVBUF_SZ); + +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + for (i = 0; i < NR_RECVBUFF; i++) + rtk_buf_mem[i] = usb_buffer_alloc(dev, size, (in_interrupt() ? GFP_ATOMIC : GFP_KERNEL), dma); +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_RX */ + + skb_queue_head_init(&rtk_skb_mem_q); + + for (i = 0; i < MAX_RTKM_NR_PREALLOC_RECV_SKB; i++) { + pskb = __dev_alloc_skb(MAX_RTKM_RECVBUF_SZ + RECVBUFF_ALIGN_SZ, in_interrupt() ? GFP_ATOMIC : GFP_KERNEL); + if (pskb) { + tmpaddr = (SIZE_PTR)pskb->data; + alignment = tmpaddr & (RECVBUFF_ALIGN_SZ - 1); + skb_reserve(pskb, (RECVBUFF_ALIGN_SZ - alignment)); + + skb_queue_tail(&rtk_skb_mem_q, pskb); + } else + printk("%s, alloc skb memory fail!\n", __func__); + + pskb = NULL; + } + + printk("%s, rtk_skb_mem_q len : %d\n", __func__, skb_queue_len(&rtk_skb_mem_q)); + + return 0; + +} + +static void __exit rtw_mem_exit(void) +{ + if (skb_queue_len(&rtk_skb_mem_q)) + printk("%s, rtk_skb_mem_q len : %d\n", __func__, skb_queue_len(&rtk_skb_mem_q)); + + skb_queue_purge(&rtk_skb_mem_q); + + printk("%s\n", __func__); +} + +module_init(rtw_mem_init); +module_exit(rtw_mem_exit); diff --git a/core/rtw_mi.c b/core/rtw_mi.c new file mode 100644 index 0000000..099cd36 --- /dev/null +++ b/core/rtw_mi.c @@ -0,0 +1,1546 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_MI_C_ + +#include +#include + +void rtw_mi_update_union_chan_inf(_adapter *adapter, u8 ch, u8 offset , u8 bw) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + if (!ch) { + dvobj->union_ch_bak = dvobj->union_ch; + dvobj->union_bw_bak = dvobj->union_bw; + dvobj->union_offset_bak = dvobj->union_offset; + } + dvobj->union_ch = ch; + dvobj->union_bw = bw; + dvobj->union_offset = offset; +} + +#ifdef DBG_IFACE_STATUS +#ifdef CONFIG_P2P +static u8 _rtw_mi_p2p_listen_scan_chk(_adapter *adapter) +{ + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 p2p_listen_scan_state = _FALSE; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (rtw_p2p_chk_state(&iface->wdinfo, P2P_STATE_LISTEN) || + rtw_p2p_chk_state(&iface->wdinfo, P2P_STATE_SCAN)) { + p2p_listen_scan_state = _TRUE; + break; + } + } + return p2p_listen_scan_state; +} +#endif +#endif + +u8 rtw_mi_stayin_union_ch_chk(_adapter *adapter) +{ + u8 rst = _TRUE; + u8 u_ch, u_bw, u_offset; + u8 o_ch, o_bw, o_offset; + + u_ch = rtw_mi_get_union_chan(adapter); + u_bw = rtw_mi_get_union_bw(adapter); + u_offset = rtw_mi_get_union_offset(adapter); + + o_ch = rtw_get_oper_ch(adapter); + o_bw = rtw_get_oper_bw(adapter); + o_offset = rtw_get_oper_choffset(adapter); + + if ((u_ch != o_ch) || (u_bw != o_bw) || (u_offset != o_offset)) + rst = _FALSE; + + #ifdef DBG_IFACE_STATUS + if (rst == _FALSE) { + RTW_ERR("%s Not stay in union channel\n", __func__); + if (GET_HAL_DATA(adapter)->bScanInProcess == _TRUE) + RTW_ERR("ScanInProcess\n"); + #ifdef CONFIG_P2P + if (_rtw_mi_p2p_listen_scan_chk(adapter)) + RTW_ERR("P2P in listen or scan state\n"); + #endif + RTW_ERR("union ch, bw, offset: %u,%u,%u\n", u_ch, u_bw, u_offset); + RTW_ERR("oper ch, bw, offset: %u,%u,%u\n", o_ch, o_bw, o_offset); + RTW_ERR("=========================\n"); + } + #endif + return rst; +} + +u8 rtw_mi_stayin_union_band_chk(_adapter *adapter) +{ + u8 rst = _TRUE; + u8 u_ch, o_ch; + u8 u_band, o_band; + + u_ch = rtw_mi_get_union_chan(adapter); + o_ch = rtw_get_oper_ch(adapter); + u_band = (u_ch > 14) ? BAND_ON_5G : BAND_ON_2_4G; + o_band = (o_ch > 14) ? BAND_ON_5G : BAND_ON_2_4G; + + if (u_ch != o_ch) + if(u_band != o_band) + rst = _FALSE; + + #ifdef DBG_IFACE_STATUS + if (rst == _FALSE) + RTW_ERR("%s Not stay in union band\n", __func__); + #endif + + return rst; +} + +/* Find union about ch, bw, ch_offset of all linked/linking interfaces */ +int rtw_mi_get_ch_setting_union_by_ifbmp(struct dvobj_priv *dvobj, u8 ifbmp, u8 *ch, u8 *bw, u8 *offset) +{ + _adapter *iface; + struct mlme_ext_priv *mlmeext; + int i; + u8 ch_ret = 0; + u8 bw_ret = CHANNEL_WIDTH_20; + u8 offset_ret = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + int num = 0; + + if (ch) + *ch = 0; + if (bw) + *bw = CHANNEL_WIDTH_20; + if (offset) + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface || !(ifbmp & BIT(iface->iface_id))) + continue; + + mlmeext = &iface->mlmeextpriv; + + if (!check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE | WIFI_UNDER_LINKING)) + continue; + + if (check_fwstate(&iface->mlmepriv, WIFI_OP_CH_SWITCHING)) + continue; + + if (num == 0) { + ch_ret = mlmeext->cur_channel; + bw_ret = mlmeext->cur_bwmode; + offset_ret = mlmeext->cur_ch_offset; + num++; + continue; + } + + if (ch_ret != mlmeext->cur_channel) { + num = 0; + break; + } + + if (bw_ret < mlmeext->cur_bwmode) { + bw_ret = mlmeext->cur_bwmode; + offset_ret = mlmeext->cur_ch_offset; + } else if (bw_ret == mlmeext->cur_bwmode && offset_ret != mlmeext->cur_ch_offset) { + num = 0; + break; + } + + num++; + } + + if (num) { + if (ch) + *ch = ch_ret; + if (bw) + *bw = bw_ret; + if (offset) + *offset = offset_ret; + } + + return num; +} + +inline int rtw_mi_get_ch_setting_union(_adapter *adapter, u8 *ch, u8 *bw, u8 *offset) +{ + return rtw_mi_get_ch_setting_union_by_ifbmp(adapter_to_dvobj(adapter), 0xFF, ch, bw, offset); +} + +inline int rtw_mi_get_ch_setting_union_no_self(_adapter *adapter, u8 *ch, u8 *bw, u8 *offset) +{ + return rtw_mi_get_ch_setting_union_by_ifbmp(adapter_to_dvobj(adapter), 0xFF & ~BIT(adapter->iface_id), ch, bw, offset); +} + +void rtw_mi_status_by_ifbmp(struct dvobj_priv *dvobj, u8 ifbmp, struct mi_state *mstate) +{ + _adapter *iface; + int i; + + _rtw_memset(mstate, 0, sizeof(struct mi_state)); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface || !(ifbmp & BIT(iface->iface_id))) + continue; + + if (check_fwstate(&iface->mlmepriv, WIFI_STATION_STATE) == _TRUE) { + MSTATE_STA_NUM(mstate)++; + if (check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE) { + MSTATE_STA_LD_NUM(mstate)++; + + #ifdef CONFIG_TDLS + if (iface->tdlsinfo.link_established == _TRUE) + MSTATE_TDLS_LD_NUM(mstate)++; + #endif + #ifdef CONFIG_P2P + if (MLME_IS_GC(iface)) + MSTATE_P2P_GC_NUM(mstate)++; + #endif + } + if (check_fwstate(&iface->mlmepriv, WIFI_UNDER_LINKING) == _TRUE) + MSTATE_STA_LG_NUM(mstate)++; + +#ifdef CONFIG_AP_MODE + } else if (check_fwstate(&iface->mlmepriv, WIFI_AP_STATE) == _TRUE ) { + if (check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE) { + MSTATE_AP_NUM(mstate)++; + if (iface->stapriv.asoc_sta_count > 2) + MSTATE_AP_LD_NUM(mstate)++; + #ifdef CONFIG_P2P + if (MLME_IS_GO(iface)) + MSTATE_P2P_GO_NUM(mstate)++; + #endif + } else + MSTATE_AP_STARTING_NUM(mstate)++; +#endif + + } else if (check_fwstate(&iface->mlmepriv, WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE) == _TRUE + && check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE + ) { + MSTATE_ADHOC_NUM(mstate)++; + if (iface->stapriv.asoc_sta_count > 2) + MSTATE_ADHOC_LD_NUM(mstate)++; + +#ifdef CONFIG_RTW_MESH + } else if (check_fwstate(&iface->mlmepriv, WIFI_MESH_STATE) == _TRUE + && check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE + ) { + MSTATE_MESH_NUM(mstate)++; + if (iface->stapriv.asoc_sta_count > 2) + MSTATE_MESH_LD_NUM(mstate)++; +#endif + + } + + if (check_fwstate(&iface->mlmepriv, WIFI_UNDER_WPS) == _TRUE) + MSTATE_WPS_NUM(mstate)++; + + if (check_fwstate(&iface->mlmepriv, WIFI_UNDER_SURVEY) == _TRUE) { + MSTATE_SCAN_NUM(mstate)++; + + if (mlmeext_scan_state(&iface->mlmeextpriv) != SCAN_DISABLE + && mlmeext_scan_state(&iface->mlmeextpriv) != SCAN_BACK_OP) + MSTATE_SCAN_ENTER_NUM(mstate)++; + } + +#ifdef CONFIG_IOCTL_CFG80211 + if (rtw_cfg80211_get_is_mgmt_tx(iface)) + MSTATE_MGMT_TX_NUM(mstate)++; + + if (rtw_cfg80211_get_is_roch(iface) == _TRUE) + MSTATE_ROCH_NUM(mstate)++; + +#endif /* CONFIG_IOCTL_CFG80211 */ +#ifdef CONFIG_P2P + if (MLME_IS_PD(iface)) + MSTATE_P2P_DV_NUM(mstate)++; +#endif + } +} + +inline void rtw_mi_status(_adapter *adapter, struct mi_state *mstate) +{ + return rtw_mi_status_by_ifbmp(adapter_to_dvobj(adapter), 0xFF, mstate); +} + +inline void rtw_mi_status_no_self(_adapter *adapter, struct mi_state *mstate) +{ + return rtw_mi_status_by_ifbmp(adapter_to_dvobj(adapter), 0xFF & ~BIT(adapter->iface_id), mstate); +} + +inline void rtw_mi_status_no_others(_adapter *adapter, struct mi_state *mstate) +{ + return rtw_mi_status_by_ifbmp(adapter_to_dvobj(adapter), BIT(adapter->iface_id), mstate); +} + +inline void rtw_mi_status_merge(struct mi_state *d, struct mi_state *a) +{ + d->sta_num += a->sta_num; + d->ld_sta_num += a->ld_sta_num; + d->lg_sta_num += a->lg_sta_num; +#ifdef CONFIG_TDLS + d->ld_tdls_num += a->ld_tdls_num; +#endif +#ifdef CONFIG_AP_MODE + d->ap_num += a->ap_num; + d->ld_ap_num += a->ld_ap_num; +#endif + d->adhoc_num += a->adhoc_num; + d->ld_adhoc_num += a->ld_adhoc_num; +#ifdef CONFIG_RTW_MESH + d->mesh_num += a->mesh_num; + d->ld_mesh_num += a->ld_mesh_num; +#endif + d->scan_num += a->scan_num; + d->scan_enter_num += a->scan_enter_num; + d->uwps_num += a->uwps_num; +#ifdef CONFIG_IOCTL_CFG80211 + #ifdef CONFIG_P2P + d->roch_num += a->roch_num; + #endif + d->mgmt_tx_num += a->mgmt_tx_num; +#endif +} + +void dump_mi_status(void *sel, struct dvobj_priv *dvobj) +{ + RTW_PRINT_SEL(sel, "== dvobj-iface_state ==\n"); + RTW_PRINT_SEL(sel, "sta_num:%d\n", DEV_STA_NUM(dvobj)); + RTW_PRINT_SEL(sel, "linking_sta_num:%d\n", DEV_STA_LG_NUM(dvobj)); + RTW_PRINT_SEL(sel, "linked_sta_num:%d\n", DEV_STA_LD_NUM(dvobj)); +#ifdef CONFIG_TDLS + RTW_PRINT_SEL(sel, "linked_tdls_num:%d\n", DEV_TDLS_LD_NUM(dvobj)); +#endif +#ifdef CONFIG_AP_MODE + RTW_PRINT_SEL(sel, "ap_num:%d\n", DEV_AP_NUM(dvobj)); + RTW_PRINT_SEL(sel, "starting_ap_num:%d\n", DEV_AP_STARTING_NUM(dvobj)); + RTW_PRINT_SEL(sel, "linked_ap_num:%d\n", DEV_AP_LD_NUM(dvobj)); +#endif + RTW_PRINT_SEL(sel, "adhoc_num:%d\n", DEV_ADHOC_NUM(dvobj)); + RTW_PRINT_SEL(sel, "linked_adhoc_num:%d\n", DEV_ADHOC_LD_NUM(dvobj)); +#ifdef CONFIG_RTW_MESH + RTW_PRINT_SEL(sel, "mesh_num:%d\n", DEV_MESH_NUM(dvobj)); + RTW_PRINT_SEL(sel, "linked_mesh_num:%d\n", DEV_MESH_LD_NUM(dvobj)); +#endif +#ifdef CONFIG_P2P + RTW_PRINT_SEL(sel, "p2p_device_num:%d\n", DEV_P2P_DV_NUM(dvobj)); + RTW_PRINT_SEL(sel, "p2p_gc_num:%d\n", DEV_P2P_GC_NUM(dvobj)); + RTW_PRINT_SEL(sel, "p2p_go_num:%d\n", DEV_P2P_GO_NUM(dvobj)); +#endif + RTW_PRINT_SEL(sel, "scan_num:%d\n", DEV_SCAN_NUM(dvobj)); + RTW_PRINT_SEL(sel, "under_wps_num:%d\n", DEV_WPS_NUM(dvobj)); +#if defined(CONFIG_IOCTL_CFG80211) + #if defined(CONFIG_P2P) + RTW_PRINT_SEL(sel, "roch_num:%d\n", DEV_ROCH_NUM(dvobj)); + #endif + RTW_PRINT_SEL(sel, "mgmt_tx_num:%d\n", DEV_MGMT_TX_NUM(dvobj)); +#endif + RTW_PRINT_SEL(sel, "union_ch:%d\n", DEV_U_CH(dvobj)); + RTW_PRINT_SEL(sel, "union_bw:%d\n", DEV_U_BW(dvobj)); + RTW_PRINT_SEL(sel, "union_offset:%d\n", DEV_U_OFFSET(dvobj)); + RTW_PRINT_SEL(sel, "================\n\n"); +} + +void dump_dvobj_mi_status(void *sel, const char *fun_name, _adapter *adapter) +{ + RTW_INFO("\n[ %s ] call %s\n", fun_name, __func__); + dump_mi_status(sel, adapter_to_dvobj(adapter)); +} + +inline void rtw_mi_update_iface_status(struct mlme_priv *pmlmepriv, sint state) +{ + _adapter *adapter = container_of(pmlmepriv, _adapter, mlmepriv); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mi_state *iface_state = &dvobj->iface_state; + struct mi_state tmp_mstate; + + if (state == WIFI_MONITOR_STATE + || state == 0xFFFFFFFF + ) + return; + + if (0) + RTW_INFO("%s => will change or clean state to 0x%08x\n", __func__, state); + + rtw_mi_status(adapter, &tmp_mstate); + _rtw_memcpy(iface_state, &tmp_mstate, sizeof(struct mi_state)); + +#ifdef DBG_IFACE_STATUS + DBG_IFACE_STATUS_DUMP(adapter); +#endif +} +u8 rtw_mi_check_status(_adapter *adapter, u8 type) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mi_state *iface_state = &dvobj->iface_state; + u8 ret = _FALSE; + +#ifdef DBG_IFACE_STATUS + DBG_IFACE_STATUS_DUMP(adapter); + RTW_INFO("%s-"ADPT_FMT" check type:%d\n", __func__, ADPT_ARG(adapter), type); +#endif + + switch (type) { + case MI_LINKED: + if (MSTATE_STA_LD_NUM(iface_state) || MSTATE_AP_NUM(iface_state) || MSTATE_ADHOC_NUM(iface_state) || MSTATE_MESH_NUM(iface_state)) /*check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE)*/ + ret = _TRUE; + break; + case MI_ASSOC: + if (MSTATE_STA_LD_NUM(iface_state) || MSTATE_AP_LD_NUM(iface_state) || MSTATE_ADHOC_LD_NUM(iface_state) || MSTATE_MESH_LD_NUM(iface_state)) + ret = _TRUE; + break; + case MI_UNDER_WPS: + if (MSTATE_WPS_NUM(iface_state)) + ret = _TRUE; + break; + + case MI_AP_MODE: + if (MSTATE_AP_NUM(iface_state)) + ret = _TRUE; + break; + case MI_AP_ASSOC: + if (MSTATE_AP_LD_NUM(iface_state)) + ret = _TRUE; + break; + + case MI_ADHOC: + if (MSTATE_ADHOC_NUM(iface_state)) + ret = _TRUE; + break; + case MI_ADHOC_ASSOC: + if (MSTATE_ADHOC_LD_NUM(iface_state)) + ret = _TRUE; + break; + +#ifdef CONFIG_RTW_MESH + case MI_MESH: + if (MSTATE_MESH_NUM(iface_state)) + ret = _TRUE; + break; + case MI_MESH_ASSOC: + if (MSTATE_MESH_LD_NUM(iface_state)) + ret = _TRUE; + break; +#endif + + case MI_STA_NOLINK: /* this is misleading, but not used now */ + if (MSTATE_STA_NUM(iface_state) && (!(MSTATE_STA_LD_NUM(iface_state) || MSTATE_STA_LG_NUM(iface_state)))) + ret = _TRUE; + break; + case MI_STA_LINKED: + if (MSTATE_STA_LD_NUM(iface_state)) + ret = _TRUE; + break; + case MI_STA_LINKING: + if (MSTATE_STA_LG_NUM(iface_state)) + ret = _TRUE; + break; + + default: + break; + } + return ret; +} + +/* +* return value : 0 is failed or have not interface meet condition +* return value : !0 is success or interface numbers which meet condition +* return value of ops_func must be _TRUE or _FALSE +*/ +static u8 _rtw_mi_process(_adapter *padapter, bool exclude_self, + void *data, u8(*ops_func)(_adapter *padapter, void *data)) +{ + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + u8 ret = 0; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + + if ((exclude_self) && (iface == padapter)) + continue; + + if (ops_func) + if (_TRUE == ops_func(iface, data)) + ret++; + } + } + return ret; +} +static u8 _rtw_mi_process_without_schk(_adapter *padapter, bool exclude_self, + void *data, u8(*ops_func)(_adapter *padapter, void *data)) +{ + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + u8 ret = 0; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) { + if ((exclude_self) && (iface == padapter)) + continue; + + if (ops_func) + if (ops_func(iface, data) == _TRUE) + ret++; + } + } + return ret; +} + +static u8 _rtw_mi_netif_caroff_qstop(_adapter *padapter, void *data) +{ + struct net_device *pnetdev = padapter->pnetdev; + + rtw_netif_carrier_off(pnetdev); + rtw_netif_stop_queue(pnetdev); + return _TRUE; +} +u8 rtw_mi_netif_caroff_qstop(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_netif_caroff_qstop); +} +u8 rtw_mi_buddy_netif_caroff_qstop(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_netif_caroff_qstop); +} + +static u8 _rtw_mi_netif_caron_qstart(_adapter *padapter, void *data) +{ + struct net_device *pnetdev = padapter->pnetdev; + + rtw_netif_carrier_on(pnetdev); + rtw_netif_start_queue(pnetdev); + return _TRUE; +} +u8 rtw_mi_netif_caron_qstart(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_netif_caron_qstart); +} +u8 rtw_mi_buddy_netif_caron_qstart(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_netif_caron_qstart); +} + +static u8 _rtw_mi_netif_stop_queue(_adapter *padapter, void *data) +{ + struct net_device *pnetdev = padapter->pnetdev; + + rtw_netif_stop_queue(pnetdev); + return _TRUE; +} +u8 rtw_mi_netif_stop_queue(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_netif_stop_queue); +} +u8 rtw_mi_buddy_netif_stop_queue(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_netif_stop_queue); +} + +static u8 _rtw_mi_netif_wake_queue(_adapter *padapter, void *data) +{ + struct net_device *pnetdev = padapter->pnetdev; + + if (pnetdev) + rtw_netif_wake_queue(pnetdev); + return _TRUE; +} +u8 rtw_mi_netif_wake_queue(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_netif_wake_queue); +} +u8 rtw_mi_buddy_netif_wake_queue(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_netif_wake_queue); +} + +static u8 _rtw_mi_netif_carrier_on(_adapter *padapter, void *data) +{ + struct net_device *pnetdev = padapter->pnetdev; + + if (pnetdev) + rtw_netif_carrier_on(pnetdev); + return _TRUE; +} +u8 rtw_mi_netif_carrier_on(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_netif_carrier_on); +} +u8 rtw_mi_buddy_netif_carrier_on(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_netif_carrier_on); +} + +static u8 _rtw_mi_netif_carrier_off(_adapter *padapter, void *data) +{ + struct net_device *pnetdev = padapter->pnetdev; + + if (pnetdev) + rtw_netif_carrier_off(pnetdev); + return _TRUE; +} +u8 rtw_mi_netif_carrier_off(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_netif_carrier_off); +} +u8 rtw_mi_buddy_netif_carrier_off(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_netif_carrier_off); +} + +static u8 _rtw_mi_scan_abort(_adapter *adapter, void *data) +{ + bool bwait = *(bool *)data; + + if (bwait) + rtw_scan_abort(adapter); + else + rtw_scan_abort_no_wait(adapter); + + return _TRUE; +} +void rtw_mi_scan_abort(_adapter *adapter, bool bwait) +{ + bool in_data = bwait; + + _rtw_mi_process(adapter, _FALSE, &in_data, _rtw_mi_scan_abort); + +} +void rtw_mi_buddy_scan_abort(_adapter *adapter, bool bwait) +{ + bool in_data = bwait; + + _rtw_mi_process(adapter, _TRUE, &in_data, _rtw_mi_scan_abort); +} + +static u32 _rtw_mi_start_drv_threads(_adapter *adapter, bool exclude_self) +{ + int i; + _adapter *iface = NULL; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u32 _status = _SUCCESS; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) { + if ((exclude_self) && (iface == adapter)) + continue; + if (rtw_start_drv_threads(iface) == _FAIL) { + _status = _FAIL; + break; + } + } + } + return _status; +} +u32 rtw_mi_start_drv_threads(_adapter *adapter) +{ + return _rtw_mi_start_drv_threads(adapter, _FALSE); +} +u32 rtw_mi_buddy_start_drv_threads(_adapter *adapter) +{ + return _rtw_mi_start_drv_threads(adapter, _TRUE); +} + +static void _rtw_mi_stop_drv_threads(_adapter *adapter, bool exclude_self) +{ + int i; + _adapter *iface = NULL; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) { + if ((exclude_self) && (iface == adapter)) + continue; + rtw_stop_drv_threads(iface); + } + } +} +void rtw_mi_stop_drv_threads(_adapter *adapter) +{ + _rtw_mi_stop_drv_threads(adapter, _FALSE); +} +void rtw_mi_buddy_stop_drv_threads(_adapter *adapter) +{ + _rtw_mi_stop_drv_threads(adapter, _TRUE); +} + +static u8 _rtw_mi_cancel_all_timer(_adapter *adapter, void *data) +{ + rtw_cancel_all_timer(adapter); + return _TRUE; +} +void rtw_mi_cancel_all_timer(_adapter *adapter) +{ + _rtw_mi_process(adapter, _FALSE, NULL, _rtw_mi_cancel_all_timer); +} +void rtw_mi_buddy_cancel_all_timer(_adapter *adapter) +{ + _rtw_mi_process(adapter, _TRUE, NULL, _rtw_mi_cancel_all_timer); +} + +static u8 _rtw_mi_reset_drv_sw(_adapter *adapter, void *data) +{ + rtw_reset_drv_sw(adapter); + return _TRUE; +} +void rtw_mi_reset_drv_sw(_adapter *adapter) +{ + _rtw_mi_process_without_schk(adapter, _FALSE, NULL, _rtw_mi_reset_drv_sw); +} +void rtw_mi_buddy_reset_drv_sw(_adapter *adapter) +{ + _rtw_mi_process_without_schk(adapter, _TRUE, NULL, _rtw_mi_reset_drv_sw); +} + +static u8 _rtw_mi_intf_start(_adapter *adapter, void *data) +{ + rtw_intf_start(adapter); + return _TRUE; +} +void rtw_mi_intf_start(_adapter *adapter) +{ + _rtw_mi_process(adapter, _FALSE, NULL, _rtw_mi_intf_start); +} +void rtw_mi_buddy_intf_start(_adapter *adapter) +{ + _rtw_mi_process(adapter, _TRUE, NULL, _rtw_mi_intf_start); +} + +static u8 _rtw_mi_intf_stop(_adapter *adapter, void *data) +{ + rtw_intf_stop(adapter); + return _TRUE; +} +void rtw_mi_intf_stop(_adapter *adapter) +{ + _rtw_mi_process(adapter, _FALSE, NULL, _rtw_mi_intf_stop); +} +void rtw_mi_buddy_intf_stop(_adapter *adapter) +{ + _rtw_mi_process(adapter, _TRUE, NULL, _rtw_mi_intf_stop); +} + +#ifdef CONFIG_NEW_NETDEV_HDL +u8 rtw_mi_hal_iface_init(_adapter *padapter) +{ + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + u8 ret = _TRUE; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface && iface->netif_up) + rtw_hal_iface_init(padapter); + } + return ret; +} +#endif + +static u8 _rtw_mi_suspend_free_assoc_resource(_adapter *padapter, void *data) +{ + return rtw_suspend_free_assoc_resource(padapter); +} +void rtw_mi_suspend_free_assoc_resource(_adapter *adapter) +{ + _rtw_mi_process(adapter, _FALSE, NULL, _rtw_mi_suspend_free_assoc_resource); +} +void rtw_mi_buddy_suspend_free_assoc_resource(_adapter *adapter) +{ + _rtw_mi_process(adapter, _TRUE, NULL, _rtw_mi_suspend_free_assoc_resource); +} + +static u8 _rtw_mi_is_scan_deny(_adapter *adapter, void *data) +{ + return rtw_is_scan_deny(adapter); +} + +u8 rtw_mi_is_scan_deny(_adapter *adapter) +{ + return _rtw_mi_process(adapter, _FALSE, NULL, _rtw_mi_is_scan_deny); + +} +u8 rtw_mi_buddy_is_scan_deny(_adapter *adapter) +{ + return _rtw_mi_process(adapter, _TRUE, NULL, _rtw_mi_is_scan_deny); +} + +#ifdef CONFIG_SET_SCAN_DENY_TIMER +static u8 _rtw_mi_set_scan_deny(_adapter *adapter, void *data) +{ + u32 ms = *(u32 *)data; + + rtw_set_scan_deny(adapter, ms); + return _TRUE; +} +void rtw_mi_set_scan_deny(_adapter *adapter, u32 ms) +{ + u32 in_data = ms; + + _rtw_mi_process(adapter, _FALSE, &in_data, _rtw_mi_set_scan_deny); +} +void rtw_mi_buddy_set_scan_deny(_adapter *adapter, u32 ms) +{ + u32 in_data = ms; + + _rtw_mi_process(adapter, _TRUE, &in_data, _rtw_mi_set_scan_deny); +} +#endif /*CONFIG_SET_SCAN_DENY_TIMER*/ + +#ifdef CONFIG_AP_MODE +static u8 _rtw_mi_beacon_update(_adapter *padapter, void *data) +{ + if (!MLME_IS_STA(padapter) + && check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _TRUE) { + RTW_INFO(ADPT_FMT" - update_beacon\n", ADPT_ARG(padapter)); + update_beacon(padapter, 0xFF, NULL, _TRUE, 0); + } + return _TRUE; +} + +void rtw_mi_beacon_update(_adapter *padapter) +{ + _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_beacon_update); +} + +void rtw_mi_buddy_beacon_update(_adapter *padapter) +{ + _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_beacon_update); +} +#endif /* CONFIG_AP_MODE */ + +#ifndef CONFIG_MI_WITH_MBSSID_CAM +static u8 _rtw_mi_hal_dump_macaddr(_adapter *padapter, void *sel) +{ + u8 mac_addr[ETH_ALEN] = {0}; + + rtw_hal_get_hwreg(padapter, HW_VAR_MAC_ADDR, mac_addr); + RTW_PRINT_SEL(sel, ADPT_FMT"- hw port(%d) mac_addr ="MAC_FMT"\n", + ADPT_ARG(padapter), padapter->hw_port, MAC_ARG(mac_addr)); + + return _TRUE; +} +void rtw_mi_hal_dump_macaddr(void *sel, _adapter *padapter) +{ + _rtw_mi_process(padapter, _FALSE, sel, _rtw_mi_hal_dump_macaddr); +} +void rtw_mi_buddy_hal_dump_macaddr(void *sel, _adapter *padapter) +{ + _rtw_mi_process(padapter, _TRUE, sel, _rtw_mi_hal_dump_macaddr); +} +#endif + +#ifdef CONFIG_PCI_HCI +static u8 _rtw_mi_xmit_tasklet_schedule(_adapter *padapter, void *data) +{ + if (rtw_txframes_pending(padapter)) { + /* try to deal with the pending packets */ + tasklet_hi_schedule(&(padapter->xmitpriv.xmit_tasklet)); + } + return _TRUE; +} +void rtw_mi_xmit_tasklet_schedule(_adapter *padapter) +{ + _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_xmit_tasklet_schedule); +} +void rtw_mi_buddy_xmit_tasklet_schedule(_adapter *padapter) +{ + _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_xmit_tasklet_schedule); +} +#endif + +u8 _rtw_mi_busy_traffic_check(_adapter *padapter, void *data) +{ + return padapter->mlmepriv.LinkDetectInfo.bBusyTraffic; +} + +u8 rtw_mi_busy_traffic_check(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_busy_traffic_check); +} +u8 rtw_mi_buddy_busy_traffic_check(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_busy_traffic_check); +} +static u8 _rtw_mi_check_mlmeinfo_state(_adapter *padapter, void *data) +{ + u32 state = *(u32 *)data; + struct mlme_ext_priv *mlmeext = &padapter->mlmeextpriv; + + /*if (mlmeext_msr(mlmeext) == state)*/ + if (check_mlmeinfo_state(mlmeext, state)) + return _TRUE; + else + return _FALSE; +} + +u8 rtw_mi_check_mlmeinfo_state(_adapter *padapter, u32 state) +{ + u32 in_data = state; + + return _rtw_mi_process(padapter, _FALSE, &in_data, _rtw_mi_check_mlmeinfo_state); +} + +u8 rtw_mi_buddy_check_mlmeinfo_state(_adapter *padapter, u32 state) +{ + u32 in_data = state; + + return _rtw_mi_process(padapter, _TRUE, &in_data, _rtw_mi_check_mlmeinfo_state); +} + +/*#define DBG_DUMP_FW_STATE*/ +#ifdef DBG_DUMP_FW_STATE +static void rtw_dbg_dump_fwstate(_adapter *padapter, sint state) +{ + u8 buf[32] = {0}; + + if (state & WIFI_FW_NULL_STATE) { + _rtw_memset(buf, 0, 32); + sprintf(buf, "WIFI_FW_NULL_STATE"); + RTW_INFO(FUNC_ADPT_FMT"fwstate-%s\n", FUNC_ADPT_ARG(padapter), buf); + } + + if (state & WIFI_ASOC_STATE) { + _rtw_memset(buf, 0, 32); + sprintf(buf, "WIFI_ASOC_STATE"); + RTW_INFO(FUNC_ADPT_FMT"fwstate-%s\n", FUNC_ADPT_ARG(padapter), buf); + } + + if (state & WIFI_UNDER_LINKING) { + _rtw_memset(buf, 0, 32); + sprintf(buf, "WIFI_UNDER_LINKING"); + RTW_INFO(FUNC_ADPT_FMT"fwstate-%s\n", FUNC_ADPT_ARG(padapter), buf); + } + + if (state & WIFI_UNDER_SURVEY) { + _rtw_memset(buf, 0, 32); + sprintf(buf, "WIFI_UNDER_SURVEY"); + RTW_INFO(FUNC_ADPT_FMT"fwstate-%s\n", FUNC_ADPT_ARG(padapter), buf); + } +} +#endif + +static u8 _rtw_mi_check_fwstate(_adapter *padapter, void *data) +{ + u8 ret = _FALSE; + + sint state = *(sint *)data; + + if ((state == WIFI_FW_NULL_STATE) && + (padapter->mlmepriv.fw_state == WIFI_FW_NULL_STATE)) + ret = _TRUE; + else if (_TRUE == check_fwstate(&padapter->mlmepriv, state)) + ret = _TRUE; +#ifdef DBG_DUMP_FW_STATE + if (ret) + rtw_dbg_dump_fwstate(padapter, state); +#endif + return ret; +} +u8 rtw_mi_check_fwstate(_adapter *padapter, sint state) +{ + sint in_data = state; + + return _rtw_mi_process(padapter, _FALSE, &in_data, _rtw_mi_check_fwstate); +} +u8 rtw_mi_buddy_check_fwstate(_adapter *padapter, sint state) +{ + sint in_data = state; + + return _rtw_mi_process(padapter, _TRUE, &in_data, _rtw_mi_check_fwstate); +} + +static u8 _rtw_mi_traffic_statistics(_adapter *padapter , void *data) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + + /* Tx */ + pdvobjpriv->traffic_stat.tx_bytes += padapter->xmitpriv.tx_bytes; + pdvobjpriv->traffic_stat.tx_pkts += padapter->xmitpriv.tx_pkts; + pdvobjpriv->traffic_stat.tx_drop += padapter->xmitpriv.tx_drop; + + /* Rx */ + pdvobjpriv->traffic_stat.rx_bytes += padapter->recvpriv.rx_bytes; + pdvobjpriv->traffic_stat.rx_pkts += padapter->recvpriv.rx_pkts; + pdvobjpriv->traffic_stat.rx_drop += padapter->recvpriv.rx_drop; + return _TRUE; +} +u8 rtw_mi_traffic_statistics(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_traffic_statistics); +} + +static u8 _rtw_mi_check_miracast_enabled(_adapter *padapter , void *data) +{ + return is_miracast_enabled(padapter); +} +u8 rtw_mi_check_miracast_enabled(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_check_miracast_enabled); +} + +#ifdef CONFIG_XMIT_THREAD_MODE +static u8 _rtw_mi_check_pending_xmitbuf(_adapter *padapter , void *data) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + return check_pending_xmitbuf(pxmitpriv); +} +u8 rtw_mi_check_pending_xmitbuf(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_check_pending_xmitbuf); +} +u8 rtw_mi_buddy_check_pending_xmitbuf(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_check_pending_xmitbuf); +} +#endif + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +static u8 _rtw_mi_dequeue_writeport(_adapter *padapter , bool exclude_self) +{ + int i; + u8 queue_empty = _TRUE; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + + if ((exclude_self) && (iface == padapter)) + continue; + + queue_empty &= _dequeue_writeport(iface); + } + } + return queue_empty; +} +u8 rtw_mi_dequeue_writeport(_adapter *padapter) +{ + return _rtw_mi_dequeue_writeport(padapter, _FALSE); +} +u8 rtw_mi_buddy_dequeue_writeport(_adapter *padapter) +{ + return _rtw_mi_dequeue_writeport(padapter, _TRUE); +} +#endif +static void _rtw_mi_adapter_reset(_adapter *padapter , u8 exclude_self) +{ + int i; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + if (dvobj->padapters[i]) { + if ((exclude_self) && (dvobj->padapters[i] == padapter)) + continue; + dvobj->padapters[i] = NULL; + } + } +} + +void rtw_mi_adapter_reset(_adapter *padapter) +{ + _rtw_mi_adapter_reset(padapter, _FALSE); +} + +void rtw_mi_buddy_adapter_reset(_adapter *padapter) +{ + _rtw_mi_adapter_reset(padapter, _TRUE); +} + +static u8 _rtw_mi_dynamic_check_timer_handlder(_adapter *adapter, void *data) +{ + rtw_iface_dynamic_check_timer_handlder(adapter); + return _TRUE; +} +u8 rtw_mi_dynamic_check_timer_handlder(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_dynamic_check_timer_handlder); +} +u8 rtw_mi_buddy_dynamic_check_timer_handlder(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_dynamic_check_timer_handlder); +} + +static u8 _rtw_mi_dynamic_chk_wk_hdl(_adapter *adapter, void *data) +{ + rtw_iface_dynamic_chk_wk_hdl(adapter); + return _TRUE; +} +u8 rtw_mi_dynamic_chk_wk_hdl(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_dynamic_chk_wk_hdl); +} +u8 rtw_mi_buddy_dynamic_chk_wk_hdl(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_dynamic_chk_wk_hdl); +} + +static u8 _rtw_mi_os_xmit_schedule(_adapter *adapter, void *data) +{ + rtw_os_xmit_schedule(adapter); + return _TRUE; +} +u8 rtw_mi_os_xmit_schedule(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_os_xmit_schedule); +} +u8 rtw_mi_buddy_os_xmit_schedule(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_os_xmit_schedule); +} + +static u8 _rtw_mi_report_survey_event(_adapter *adapter, void *data) +{ + union recv_frame *precv_frame = (union recv_frame *)data; + + report_survey_event(adapter, precv_frame); + return _TRUE; +} +u8 rtw_mi_report_survey_event(_adapter *padapter, union recv_frame *precv_frame) +{ + return _rtw_mi_process(padapter, _FALSE, precv_frame, _rtw_mi_report_survey_event); +} +u8 rtw_mi_buddy_report_survey_event(_adapter *padapter, union recv_frame *precv_frame) +{ + return _rtw_mi_process(padapter, _TRUE, precv_frame, _rtw_mi_report_survey_event); +} + +static u8 _rtw_mi_sreset_adapter_hdl(_adapter *adapter, void *data) +{ + u8 bstart = *(u8 *)data; + + if (bstart) + sreset_start_adapter(adapter); + else + sreset_stop_adapter(adapter); + return _TRUE; +} +u8 rtw_mi_sreset_adapter_hdl(_adapter *padapter, u8 bstart) +{ + u8 in_data = bstart; + + return _rtw_mi_process(padapter, _FALSE, &in_data, _rtw_mi_sreset_adapter_hdl); +} + +#if defined(CONFIG_AP_MODE) && defined(DBG_CONFIG_ERROR_RESET) && defined(CONFIG_CONCURRENT_MODE) +void rtw_mi_ap_info_restore(_adapter *adapter) +{ + int i; + _adapter *iface; + struct mlme_priv *pmlmepriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) { + pmlmepriv = &iface->mlmepriv; + + if (MLME_IS_AP(iface) || MLME_IS_MESH(iface)) { + RTW_INFO(FUNC_ADPT_FMT" %s\n", FUNC_ADPT_ARG(iface), MLME_IS_AP(iface) ? "AP" : "MESH"); + rtw_iface_bcmc_sec_cam_map_restore(iface); + } + } + } +} +#endif /*#if defined(DBG_CONFIG_ERROR_RESET) && defined(CONFIG_CONCURRENT_MODE)*/ + +u8 rtw_mi_buddy_sreset_adapter_hdl(_adapter *padapter, u8 bstart) +{ + u8 in_data = bstart; + + return _rtw_mi_process(padapter, _TRUE, &in_data, _rtw_mi_sreset_adapter_hdl); +} + +#ifdef CONFIG_AP_MODE +static u8 _rtw_mi_tx_beacon_hdl(_adapter *adapter, void *data) +{ + if ((MLME_IS_AP(adapter) || MLME_IS_MESH(adapter)) + && check_fwstate(&adapter->mlmepriv, WIFI_ASOC_STATE) == _TRUE + ) { + adapter->mlmepriv.update_bcn = _TRUE; +#ifndef CONFIG_INTERRUPT_BASED_TXBCN +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) || defined(CONFIG_PCI_BCN_POLLING) + tx_beacon_hdl(adapter, NULL); +#endif +#endif + } + return _TRUE; +} +u8 rtw_mi_tx_beacon_hdl(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_tx_beacon_hdl); +} +u8 rtw_mi_buddy_tx_beacon_hdl(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_sreset_adapter_hdl); +} + +static u8 _rtw_mi_set_tx_beacon_cmd(_adapter *adapter, void *data) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + + if (MLME_IS_AP(adapter) || MLME_IS_MESH(adapter)) { + if (pmlmepriv->update_bcn == _TRUE) + set_tx_beacon_cmd(adapter, 0); + } + return _TRUE; +} +u8 rtw_mi_set_tx_beacon_cmd(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_set_tx_beacon_cmd); +} +u8 rtw_mi_buddy_set_tx_beacon_cmd(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_set_tx_beacon_cmd); +} +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_P2P +static u8 _rtw_mi_p2p_chk_state(_adapter *adapter, void *data) +{ + struct wifidirect_info *pwdinfo = &(adapter->wdinfo); + enum P2P_STATE state = *(enum P2P_STATE *)data; + + return rtw_p2p_chk_state(pwdinfo, state); +} +u8 rtw_mi_p2p_chk_state(_adapter *padapter, enum P2P_STATE p2p_state) +{ + u8 in_data = p2p_state; + + return _rtw_mi_process(padapter, _FALSE, &in_data, _rtw_mi_p2p_chk_state); +} +u8 rtw_mi_buddy_p2p_chk_state(_adapter *padapter, enum P2P_STATE p2p_state) +{ + u8 in_data = p2p_state; + + return _rtw_mi_process(padapter, _TRUE, &in_data, _rtw_mi_p2p_chk_state); +} +static u8 _rtw_mi_stay_in_p2p_mode(_adapter *adapter, void *data) +{ + struct wifidirect_info *pwdinfo = &(adapter->wdinfo); + + if (rtw_p2p_role(pwdinfo) != P2P_ROLE_DISABLE) + return _TRUE; + return _FALSE; +} +u8 rtw_mi_stay_in_p2p_mode(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _FALSE, NULL, _rtw_mi_stay_in_p2p_mode); +} +u8 rtw_mi_buddy_stay_in_p2p_mode(_adapter *padapter) +{ + return _rtw_mi_process(padapter, _TRUE, NULL, _rtw_mi_stay_in_p2p_mode); +} +#endif /*CONFIG_P2P*/ + +_adapter *rtw_get_iface_by_id(_adapter *padapter, u8 iface_id) +{ + _adapter *iface = NULL; + struct dvobj_priv *dvobj; + + if ((padapter == NULL) || (iface_id >= CONFIG_IFACE_NUMBER)) { + rtw_warn_on(1); + return iface; + } + + dvobj = adapter_to_dvobj(padapter); + return dvobj->padapters[iface_id]; +} + +_adapter *rtw_get_iface_by_macddr(_adapter *padapter, const u8 *mac_addr) +{ + int i; + _adapter *iface = NULL; + u8 bmatch = _FALSE; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && (_rtw_memcmp(mac_addr, adapter_mac_addr(iface), ETH_ALEN))) { + bmatch = _TRUE; + break; + } + } + if (bmatch) + return iface; + else + return NULL; +} + +_adapter *rtw_get_iface_by_hwport(_adapter *padapter, u8 hw_port) +{ + int i; + _adapter *iface = NULL; + u8 bmatch = _FALSE; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && (hw_port == iface->hw_port)) { + bmatch = _TRUE; + break; + } + } + if (bmatch) + return iface; + else + return NULL; +} + +/*#define CONFIG_SKB_ALLOCATED*/ +#define DBG_SKB_PROCESS +#ifdef DBG_SKB_PROCESS +void rtw_dbg_skb_process(_adapter *padapter, union recv_frame *precvframe, union recv_frame *pcloneframe) +{ + _pkt *pkt_copy, *pkt_org; + + pkt_org = precvframe->u.hdr.pkt; + pkt_copy = pcloneframe->u.hdr.pkt; + /* + RTW_INFO("%s ===== ORG SKB =====\n", __func__); + RTW_INFO(" SKB head(%p)\n", pkt_org->head); + RTW_INFO(" SKB data(%p)\n", pkt_org->data); + RTW_INFO(" SKB tail(%p)\n", pkt_org->tail); + RTW_INFO(" SKB end(%p)\n", pkt_org->end); + + RTW_INFO(" recv frame head(%p)\n", precvframe->u.hdr.rx_head); + RTW_INFO(" recv frame data(%p)\n", precvframe->u.hdr.rx_data); + RTW_INFO(" recv frame tail(%p)\n", precvframe->u.hdr.rx_tail); + RTW_INFO(" recv frame end(%p)\n", precvframe->u.hdr.rx_end); + + RTW_INFO("%s ===== COPY SKB =====\n", __func__); + RTW_INFO(" SKB head(%p)\n", pkt_copy->head); + RTW_INFO(" SKB data(%p)\n", pkt_copy->data); + RTW_INFO(" SKB tail(%p)\n", pkt_copy->tail); + RTW_INFO(" SKB end(%p)\n", pkt_copy->end); + + RTW_INFO(" recv frame head(%p)\n", pcloneframe->u.hdr.rx_head); + RTW_INFO(" recv frame data(%p)\n", pcloneframe->u.hdr.rx_data); + RTW_INFO(" recv frame tail(%p)\n", pcloneframe->u.hdr.rx_tail); + RTW_INFO(" recv frame end(%p)\n", pcloneframe->u.hdr.rx_end); + */ + /* + RTW_INFO("%s => recv_frame adapter(%p,%p)\n", __func__, precvframe->u.hdr.adapter, pcloneframe->u.hdr.adapter); + RTW_INFO("%s => recv_frame dev(%p,%p)\n", __func__, pkt_org->dev , pkt_copy->dev); + RTW_INFO("%s => recv_frame len(%d,%d)\n", __func__, precvframe->u.hdr.len, pcloneframe->u.hdr.len); + */ + if (precvframe->u.hdr.len != pcloneframe->u.hdr.len) + RTW_INFO("%s [WARN] recv_frame length(%d:%d) compare failed\n", __func__, precvframe->u.hdr.len, pcloneframe->u.hdr.len); + + if (_rtw_memcmp(&precvframe->u.hdr.attrib, &pcloneframe->u.hdr.attrib, sizeof(struct rx_pkt_attrib)) == _FALSE) + RTW_INFO("%s [WARN] recv_frame attrib compare failed\n", __func__); + + if (_rtw_memcmp(precvframe->u.hdr.rx_data, pcloneframe->u.hdr.rx_data, precvframe->u.hdr.len) == _FALSE) + RTW_INFO("%s [WARN] recv_frame rx_data compare failed\n", __func__); + +} +#endif + +static s32 _rtw_mi_buddy_clone_bcmc_packet(_adapter *adapter, union recv_frame *precvframe, u8 *pphy_status, union recv_frame *pcloneframe) +{ + s32 ret = _SUCCESS; +#ifdef CONFIG_SKB_ALLOCATED + u8 *pbuf = precvframe->u.hdr.rx_data; +#endif + struct rx_pkt_attrib *pattrib = NULL; + + if (pcloneframe) { + pcloneframe->u.hdr.adapter = adapter; + + _rtw_init_listhead(&pcloneframe->u.hdr.list); + pcloneframe->u.hdr.precvbuf = NULL; /*can't access the precvbuf for new arch.*/ + pcloneframe->u.hdr.len = 0; + + _rtw_memcpy(&pcloneframe->u.hdr.attrib, &precvframe->u.hdr.attrib, sizeof(struct rx_pkt_attrib)); + + pattrib = &pcloneframe->u.hdr.attrib; +#ifdef CONFIG_SKB_ALLOCATED + if (rtw_os_alloc_recvframe(adapter, pcloneframe, pbuf, NULL) == _SUCCESS) +#else + if (rtw_os_recvframe_duplicate_skb(adapter, pcloneframe, precvframe->u.hdr.pkt) == _SUCCESS) +#endif + { +#ifdef CONFIG_SKB_ALLOCATED + recvframe_put(pcloneframe, pattrib->pkt_len); +#endif + +#ifdef DBG_SKB_PROCESS + rtw_dbg_skb_process(adapter, precvframe, pcloneframe); +#endif + + if (pphy_status) + rx_query_phy_status(pcloneframe, pphy_status); + + ret = rtw_recv_entry(pcloneframe); + } else { + ret = -1; + RTW_INFO("%s()-%d: rtw_os_alloc_recvframe() failed!\n", __func__, __LINE__); + } + + } + return ret; +} + +void rtw_mi_buddy_clone_bcmc_packet(_adapter *padapter, union recv_frame *precvframe, u8 *pphy_status) +{ + int i; + s32 ret = _SUCCESS; + _adapter *iface = NULL; + union recv_frame *pcloneframe = NULL; + struct recv_priv *precvpriv = &padapter->recvpriv;/*primary_padapter*/ + _queue *pfree_recv_queue = &precvpriv->free_recv_queue; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + u8 *fhead = get_recvframe_data(precvframe); + u8 type = GetFrameType(fhead); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface || iface == padapter) + continue; + if (rtw_is_adapter_up(iface) == _FALSE || iface->registered == 0) + continue; + if (type == WIFI_DATA_TYPE && !adapter_allow_bmc_data_rx(iface)) + continue; + + pcloneframe = rtw_alloc_recvframe(pfree_recv_queue); + if (pcloneframe) { + ret = _rtw_mi_buddy_clone_bcmc_packet(iface, precvframe, pphy_status, pcloneframe); + if (_SUCCESS != ret) { + if (ret == -1) + rtw_free_recvframe(pcloneframe, pfree_recv_queue); + /*RTW_INFO(ADPT_FMT"-clone BC/MC frame failed\n", ADPT_ARG(iface));*/ + } + } + } + +} + +#ifdef CONFIG_PCI_HCI +/*API be created temporary for MI, caller is interrupt-handler, PCIE's interrupt handler cannot apply to multi-AP*/ +_adapter *rtw_mi_get_ap_adapter(_adapter *padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + int i; + _adapter *iface = NULL; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + if (check_fwstate(&iface->mlmepriv, WIFI_AP_STATE) == _TRUE + && check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE) + break; + + } + return iface; +} +#endif + +u8 rtw_mi_get_ld_sta_ifbmp(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + int i; + _adapter *iface = NULL; + u8 ifbmp = 0; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + if (MLME_IS_STA(iface) && MLME_IS_ASOC(iface)) + ifbmp |= BIT(i); + } + + return ifbmp; +} + +u8 rtw_mi_get_ap_mesh_ifbmp(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + int i; + _adapter *iface = NULL; + u8 ifbmp = 0; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + if (CHK_MLME_STATE(iface, WIFI_AP_STATE | WIFI_MESH_STATE) + && MLME_IS_ASOC(iface)) + ifbmp |= BIT(i); + } + + return ifbmp; +} + +void rtw_mi_update_ap_bmc_camid(_adapter *padapter, u8 camid_a, u8 camid_b) +{ +#ifdef CONFIG_CONCURRENT_MODE + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + + int i; + _adapter *iface = NULL; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + if (macid_ctl->iface_bmc[iface->iface_id] != INVALID_SEC_MAC_CAM_ID) { + if (macid_ctl->iface_bmc[iface->iface_id] == camid_a) + macid_ctl->iface_bmc[iface->iface_id] = camid_b; + else if (macid_ctl->iface_bmc[iface->iface_id] == camid_b) + macid_ctl->iface_bmc[iface->iface_id] = camid_a; + iface->securitypriv.dot118021x_bmc_cam_id = macid_ctl->iface_bmc[iface->iface_id]; + } + } +#endif +} + +u8 rtw_mi_get_assoc_if_num(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 n_assoc_iface = 0; +#if 1 + u8 i; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (check_fwstate(&(dvobj->padapters[i]->mlmepriv), WIFI_ASOC_STATE)) + n_assoc_iface++; + } +#else + n_assoc_iface = DEV_STA_LD_NUM(dvobj) + DEV_AP_NUM(dvobj) + DEV_ADHOC_NUM(dvobj) + DEV_MESH_NUM(dvobj); +#endif + return n_assoc_iface; +} diff --git a/core/rtw_mlme.c b/core/rtw_mlme.c new file mode 100755 index 0000000..2c2f5a3 --- /dev/null +++ b/core/rtw_mlme.c @@ -0,0 +1,5961 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_MLME_C_ + +#include +#ifdef CONFIG_PLATFORM_CMAP_INTFS +#include "../os_dep/linux/custom_multiap_intfs/custom_multiap_intfs.h" +#endif + +extern void indicate_wx_scan_complete_event(_adapter *padapter); +extern u8 rtw_do_join(_adapter *padapter); + + +void rtw_init_mlme_timer(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + rtw_init_timer(&(pmlmepriv->assoc_timer), padapter, rtw_join_timeout_handler, padapter); + rtw_init_timer(&(pmlmepriv->scan_to_timer), padapter, rtw_scan_timeout_handler, padapter); + +#ifdef CONFIG_SET_SCAN_DENY_TIMER + rtw_init_timer(&(pmlmepriv->set_scan_deny_timer), padapter, rtw_set_scan_deny_timer_hdl, padapter); +#endif + +#ifdef RTK_DMP_PLATFORM + _init_workitem(&(pmlmepriv->Linkup_workitem), Linkup_workitem_callback, padapter); + _init_workitem(&(pmlmepriv->Linkdown_workitem), Linkdown_workitem_callback, padapter); +#endif +} + +sint _rtw_init_mlme_priv(_adapter *padapter) +{ + sint i; + u8 *pbuf; + struct wlan_network *pnetwork; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + sint res = _SUCCESS; +#ifdef CONFIG_RTW_MULTI_AP + struct unassoc_sta_info *unassoc_sta; +#endif + + + /* We don't need to memset padapter->XXX to zero, because adapter is allocated by rtw_zvmalloc(). */ + /* _rtw_memset((u8 *)pmlmepriv, 0, sizeof(struct mlme_priv)); */ + + + /*qos_priv*/ + /*pmlmepriv->qospriv.qos_option = pregistrypriv->wmm_enable;*/ + + /*ht_priv*/ +#ifdef CONFIG_80211N_HT + pmlmepriv->htpriv.ampdu_enable = _FALSE;/*set to disabled*/ +#endif + + pmlmepriv->nic_hdl = (u8 *)padapter; + + pmlmepriv->pscanned = NULL; + init_fwstate(pmlmepriv, WIFI_STATION_STATE); + pmlmepriv->cur_network.network.InfrastructureMode = Ndis802_11AutoUnknown; + pmlmepriv->scan_mode = SCAN_ACTIVE; /* 1: active, 0: pasive. Maybe someday we should rename this varable to "active_mode" (Jeff) */ + + _rtw_spinlock_init(&(pmlmepriv->lock)); + _rtw_init_queue(&(pmlmepriv->free_bss_pool)); + _rtw_init_queue(&(pmlmepriv->scanned_queue)); + + set_scanned_network_val(pmlmepriv, 0); + + _rtw_memset(&pmlmepriv->assoc_ssid, 0, sizeof(NDIS_802_11_SSID)); + + if (padapter->registrypriv.max_bss_cnt != 0) + pmlmepriv->max_bss_cnt = padapter->registrypriv.max_bss_cnt; + else if (rfctl->max_chan_nums <= MAX_CHANNEL_NUM_2G) + pmlmepriv->max_bss_cnt = MAX_BSS_CNT; + else + pmlmepriv->max_bss_cnt = MAX_BSS_CNT + MAX_BSS_CNT; + + + pbuf = rtw_zvmalloc(pmlmepriv->max_bss_cnt * (sizeof(struct wlan_network))); + + if (pbuf == NULL) { + res = _FAIL; + goto exit; + } + pmlmepriv->free_bss_buf = pbuf; + + pnetwork = (struct wlan_network *)pbuf; + + for (i = 0; i < pmlmepriv->max_bss_cnt; i++) { + _rtw_init_listhead(&(pnetwork->list)); + + rtw_list_insert_tail(&(pnetwork->list), &(pmlmepriv->free_bss_pool.queue)); + + pnetwork++; + } + +#ifdef CONFIG_RTW_MULTI_AP + if (is_primary_adapter(padapter)) { + _rtw_init_queue(&(pmlmepriv->free_unassoc_sta_queue)); + _rtw_init_queue(&(pmlmepriv->unassoc_sta_queue)); + for (i = 0; i < UNASOC_STA_SRC_NUM; i++) + pmlmepriv->unassoc_sta_mode_of_stype[i] = padapter->registrypriv.unassoc_sta_mode_of_stype[i]; + if (padapter->registrypriv.max_unassoc_sta_cnt != 0) + pmlmepriv->max_unassoc_sta_cnt = padapter->registrypriv.max_unassoc_sta_cnt; + else if (rfctl->max_chan_nums <= MAX_CHANNEL_NUM_2G) + pmlmepriv->max_unassoc_sta_cnt = MAX_UNASSOC_STA_CNT; + else + pmlmepriv->max_unassoc_sta_cnt = MAX_UNASSOC_STA_CNT * 2; + pbuf = rtw_zvmalloc(pmlmepriv->max_unassoc_sta_cnt * (sizeof(struct unassoc_sta_info))); + if (pbuf == NULL) { + res = _FAIL; + goto exit; + } + pmlmepriv->free_unassoc_sta_buf = pbuf; + unassoc_sta = (struct unassoc_sta_info *) pbuf; + for (i = 0; i < pmlmepriv->max_unassoc_sta_cnt; i++) { + _rtw_init_listhead(&(unassoc_sta->list)); + rtw_list_insert_tail(&(unassoc_sta->list), &(pmlmepriv->free_unassoc_sta_queue.queue)); + unassoc_sta++; + } + } +#ifdef CONFIG_PLATFORM_CMAP_INTFS + rtw_init_timer(&pmlmepriv->cmap_unassoc_sta_timer, padapter, cmap_unassoc_sta_report_info_timer, padapter); +#endif +#endif + /* allocate DMA-able/Non-Page memory for cmd_buf and rsp_buf */ + + rtw_clear_scan_deny(padapter); +#ifdef CONFIG_ARP_KEEP_ALIVE + pmlmepriv->bGetGateway = 0; + pmlmepriv->GetGatewayTryCnt = 0; +#endif + +#ifdef CONFIG_LAYER2_ROAMING +#define RTW_ROAM_SCAN_RESULT_EXP_MS (5*1000) +#define RTW_ROAM_RSSI_DIFF_TH 10 +#define RTW_ROAM_SCAN_INTERVAL (5) /* 5*(2 second)*/ +#define RTW_ROAM_RSSI_THRESHOLD 70 + pmlmepriv->roam_flags = CONFIG_ROAMING_FLAG; + + pmlmepriv->roam_scanr_exp_ms = RTW_ROAM_SCAN_RESULT_EXP_MS; + pmlmepriv->roam_rssi_diff_th = RTW_ROAM_RSSI_DIFF_TH; + pmlmepriv->roam_scan_int = RTW_ROAM_SCAN_INTERVAL; + pmlmepriv->roam_rssi_threshold = RTW_ROAM_RSSI_THRESHOLD; + pmlmepriv->need_to_roam = _FALSE; + pmlmepriv->last_roaming = rtw_get_current_time(); +#endif /* CONFIG_LAYER2_ROAMING */ + +#ifdef CONFIG_RTW_80211R + rtw_ft_info_init(&pmlmepriv->ft_roam); +#endif +#ifdef CONFIG_LAYER2_ROAMING +#if defined(CONFIG_RTW_WNM) || defined(CONFIG_RTW_80211K) + rtw_roam_nb_info_init(padapter); + pmlmepriv->ch_cnt = 0; +#endif +#endif + + pmlmepriv->defs_lmt_sta = 2; + pmlmepriv->defs_lmt_time = 5; + + rtw_init_mlme_timer(padapter); + +exit: + + + return res; +} + +void rtw_mfree_mlme_priv_lock(struct mlme_priv *pmlmepriv); +void rtw_mfree_mlme_priv_lock(struct mlme_priv *pmlmepriv) +{ + _rtw_spinlock_free(&pmlmepriv->lock); + _rtw_spinlock_free(&(pmlmepriv->free_bss_pool.lock)); + _rtw_spinlock_free(&(pmlmepriv->scanned_queue.lock)); +#ifdef CONFIG_RTW_MULTI_AP + if (is_primary_adapter(mlme_to_adapter(pmlmepriv))) { + _rtw_spinlock_free(&(pmlmepriv->unassoc_sta_queue.lock)); + _rtw_spinlock_free(&(pmlmepriv->free_unassoc_sta_queue.lock)); + } +#endif +} + +void rtw_free_mlme_priv_ie_data(struct mlme_priv *pmlmepriv) +{ + rtw_buf_free(&pmlmepriv->assoc_req, &pmlmepriv->assoc_req_len); + rtw_buf_free(&pmlmepriv->assoc_rsp, &pmlmepriv->assoc_rsp_len); +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + rtw_buf_free(&pmlmepriv->wps_beacon_ie, &pmlmepriv->wps_beacon_ie_len); + rtw_buf_free(&pmlmepriv->wps_probe_req_ie, &pmlmepriv->wps_probe_req_ie_len); + rtw_buf_free(&pmlmepriv->wps_probe_resp_ie, &pmlmepriv->wps_probe_resp_ie_len); + rtw_buf_free(&pmlmepriv->wps_assoc_resp_ie, &pmlmepriv->wps_assoc_resp_ie_len); + + rtw_buf_free(&pmlmepriv->p2p_beacon_ie, &pmlmepriv->p2p_beacon_ie_len); + rtw_buf_free(&pmlmepriv->p2p_probe_req_ie, &pmlmepriv->p2p_probe_req_ie_len); + rtw_buf_free(&pmlmepriv->p2p_probe_resp_ie, &pmlmepriv->p2p_probe_resp_ie_len); + rtw_buf_free(&pmlmepriv->p2p_go_probe_resp_ie, &pmlmepriv->p2p_go_probe_resp_ie_len); + rtw_buf_free(&pmlmepriv->p2p_assoc_req_ie, &pmlmepriv->p2p_assoc_req_ie_len); + rtw_buf_free(&pmlmepriv->p2p_assoc_resp_ie, &pmlmepriv->p2p_assoc_resp_ie_len); +#endif + +#if defined(CONFIG_WFD) && defined(CONFIG_IOCTL_CFG80211) + rtw_buf_free(&pmlmepriv->wfd_beacon_ie, &pmlmepriv->wfd_beacon_ie_len); + rtw_buf_free(&pmlmepriv->wfd_probe_req_ie, &pmlmepriv->wfd_probe_req_ie_len); + rtw_buf_free(&pmlmepriv->wfd_probe_resp_ie, &pmlmepriv->wfd_probe_resp_ie_len); + rtw_buf_free(&pmlmepriv->wfd_go_probe_resp_ie, &pmlmepriv->wfd_go_probe_resp_ie_len); + rtw_buf_free(&pmlmepriv->wfd_assoc_req_ie, &pmlmepriv->wfd_assoc_req_ie_len); + rtw_buf_free(&pmlmepriv->wfd_assoc_resp_ie, &pmlmepriv->wfd_assoc_resp_ie_len); +#endif + +#ifdef CONFIG_RTW_80211R + rtw_buf_free(&pmlmepriv->auth_rsp, &pmlmepriv->auth_rsp_len); +#endif +#ifdef CONFIG_RTW_MBO + rtw_buf_free(&pmlmepriv->pcell_data_cap_ie, &pmlmepriv->cell_data_cap_len); +#endif +} + +#if defined(CONFIG_WFD) && defined(CONFIG_IOCTL_CFG80211) +int rtw_mlme_update_wfd_ie_data(struct mlme_priv *mlme, u8 type, u8 *ie, u32 ie_len) +{ + _adapter *adapter = mlme_to_adapter(mlme); + struct wifi_display_info *wfd_info = &adapter->wfd_info; + u8 clear = 0; + u8 **t_ie = NULL; + u32 *t_ie_len = NULL; + int ret = _FAIL; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + goto success; + + if (wfd_info->wfd_enable == _TRUE) + goto success; /* WFD IE is build by self */ + + if (!ie && !ie_len) + clear = 1; + else if (!ie || !ie_len) { + RTW_PRINT(FUNC_ADPT_FMT" type:%u, ie:%p, ie_len:%u" + , FUNC_ADPT_ARG(adapter), type, ie, ie_len); + rtw_warn_on(1); + goto exit; + } + + switch (type) { + case MLME_BEACON_IE: + t_ie = &mlme->wfd_beacon_ie; + t_ie_len = &mlme->wfd_beacon_ie_len; + break; + case MLME_PROBE_REQ_IE: + t_ie = &mlme->wfd_probe_req_ie; + t_ie_len = &mlme->wfd_probe_req_ie_len; + break; + case MLME_PROBE_RESP_IE: + t_ie = &mlme->wfd_probe_resp_ie; + t_ie_len = &mlme->wfd_probe_resp_ie_len; + break; + case MLME_GO_PROBE_RESP_IE: + t_ie = &mlme->wfd_go_probe_resp_ie; + t_ie_len = &mlme->wfd_go_probe_resp_ie_len; + break; + case MLME_ASSOC_REQ_IE: + t_ie = &mlme->wfd_assoc_req_ie; + t_ie_len = &mlme->wfd_assoc_req_ie_len; + break; + case MLME_ASSOC_RESP_IE: + t_ie = &mlme->wfd_assoc_resp_ie; + t_ie_len = &mlme->wfd_assoc_resp_ie_len; + break; + default: + RTW_PRINT(FUNC_ADPT_FMT" unsupported type:%u" + , FUNC_ADPT_ARG(adapter), type); + rtw_warn_on(1); + goto exit; + } + + if (*t_ie) { + u32 free_len = *t_ie_len; + *t_ie_len = 0; + rtw_mfree(*t_ie, free_len); + *t_ie = NULL; + } + + if (!clear) { + *t_ie = rtw_malloc(ie_len); + if (*t_ie == NULL) { + RTW_ERR(FUNC_ADPT_FMT" type:%u, rtw_malloc() fail\n" + , FUNC_ADPT_ARG(adapter), type); + goto exit; + } + _rtw_memcpy(*t_ie, ie, ie_len); + *t_ie_len = ie_len; + } + + if (*t_ie && *t_ie_len) { + u8 *attr_content; + u32 attr_contentlen = 0; + + attr_content = rtw_get_wfd_attr_content(*t_ie, *t_ie_len, WFD_ATTR_DEVICE_INFO, NULL, &attr_contentlen); + if (attr_content && attr_contentlen) { + if (RTW_GET_BE16(attr_content + 2) != wfd_info->rtsp_ctrlport) { + wfd_info->rtsp_ctrlport = RTW_GET_BE16(attr_content + 2); + RTW_INFO(FUNC_ADPT_FMT" type:%u, RTSP CTRL port = %u\n" + , FUNC_ADPT_ARG(adapter), type, wfd_info->rtsp_ctrlport); + } + } + } + +success: + ret = _SUCCESS; + +exit: + return ret; +} +#endif /* defined(CONFIG_WFD) && defined(CONFIG_IOCTL_CFG80211) */ + +void _rtw_free_mlme_priv(struct mlme_priv *pmlmepriv) +{ + _adapter *adapter = mlme_to_adapter(pmlmepriv); + if (NULL == pmlmepriv) { + rtw_warn_on(1); + goto exit; + } + rtw_free_mlme_priv_ie_data(pmlmepriv); + + if (pmlmepriv) { + rtw_mfree_mlme_priv_lock(pmlmepriv); + + if (pmlmepriv->free_bss_buf) + rtw_vmfree(pmlmepriv->free_bss_buf, pmlmepriv->max_bss_cnt * sizeof(struct wlan_network)); +#ifdef CONFIG_RTW_MULTI_AP + if (is_primary_adapter(adapter)) { + if (pmlmepriv->free_unassoc_sta_buf) + rtw_vmfree(pmlmepriv->free_unassoc_sta_buf, pmlmepriv->max_unassoc_sta_cnt * sizeof(struct unassoc_sta_info)); + } +#ifdef CONFIG_PLATFORM_CMAP_INTFS + _cancel_timer_ex(&pmlmepriv->cmap_unassoc_sta_timer); +#endif +#endif + } +exit: + return; +} + +sint _rtw_enqueue_network(_queue *queue, struct wlan_network *pnetwork) +{ + _irqL irqL; + + + if (pnetwork == NULL) + goto exit; + + _enter_critical_bh(&queue->lock, &irqL); + + rtw_list_insert_tail(&pnetwork->list, &queue->queue); + + _exit_critical_bh(&queue->lock, &irqL); + +exit: + + + return _SUCCESS; +} + +/* +struct wlan_network *_rtw_dequeue_network(_queue *queue) +{ + _irqL irqL; + + struct wlan_network *pnetwork; + + + _enter_critical_bh(&queue->lock, &irqL); + + if (_rtw_queue_empty(queue) == _TRUE) + + pnetwork = NULL; + + else + { + pnetwork = LIST_CONTAINOR(get_next(&queue->queue), struct wlan_network, list); + + rtw_list_delete(&(pnetwork->list)); + } + + _exit_critical_bh(&queue->lock, &irqL); + + + return pnetwork; +} +*/ + +struct wlan_network *_rtw_alloc_network(struct mlme_priv *pmlmepriv) /* (_queue *free_queue) */ +{ + _irqL irqL; + struct wlan_network *pnetwork; + _queue *free_queue = &pmlmepriv->free_bss_pool; + _list *plist = NULL; + + + _enter_critical_bh(&free_queue->lock, &irqL); + + if (_rtw_queue_empty(free_queue) == _TRUE) { + pnetwork = NULL; + goto exit; + } + plist = get_next(&(free_queue->queue)); + + pnetwork = LIST_CONTAINOR(plist , struct wlan_network, list); + + rtw_list_delete(&pnetwork->list); + + pnetwork->network_type = 0; + pnetwork->fixed = _FALSE; + pnetwork->last_scanned = rtw_get_current_time(); + pnetwork->last_non_hidden_ssid_ap = pnetwork->last_scanned; +#if defined(CONFIG_RTW_MESH) && CONFIG_RTW_MESH_ACNODE_PREVENT + pnetwork->acnode_stime = 0; + pnetwork->acnode_notify_etime = 0; +#endif + + pnetwork->aid = 0; + pnetwork->join_res = 0; + + pmlmepriv->num_of_scanned++; + +exit: + _exit_critical_bh(&free_queue->lock, &irqL); + + + return pnetwork; +} + +void _rtw_free_network(struct mlme_priv *pmlmepriv , struct wlan_network *pnetwork, u8 isfreeall) +{ + u32 delta_time; + u32 lifetime = SCANQUEUE_LIFETIME; + _irqL irqL; + _queue *free_queue = &(pmlmepriv->free_bss_pool); + + + if (pnetwork == NULL) + goto exit; + + if (pnetwork->fixed == _TRUE) + goto exit; + + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) || + (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE)) + lifetime = 1; + + if (!isfreeall) { + delta_time = (u32) rtw_get_passing_time_ms(pnetwork->last_scanned); + if (delta_time < lifetime) /* unit:msec */ + goto exit; + } + + _enter_critical_bh(&free_queue->lock, &irqL); + + rtw_list_delete(&(pnetwork->list)); + + rtw_list_insert_tail(&(pnetwork->list), &(free_queue->queue)); + + pmlmepriv->num_of_scanned--; + + + /* RTW_INFO("_rtw_free_network:SSID=%s\n", pnetwork->network.Ssid.Ssid); */ + + _exit_critical_bh(&free_queue->lock, &irqL); + +exit: + return; +} + +void _rtw_free_network_nolock(struct mlme_priv *pmlmepriv, struct wlan_network *pnetwork) +{ + + _queue *free_queue = &(pmlmepriv->free_bss_pool); + + + if (pnetwork == NULL) + goto exit; + + if (pnetwork->fixed == _TRUE) + goto exit; + + /* _enter_critical(&free_queue->lock, &irqL); */ + + rtw_list_delete(&(pnetwork->list)); + + rtw_list_insert_tail(&(pnetwork->list), get_list_head(free_queue)); + + pmlmepriv->num_of_scanned--; + + /* _exit_critical(&free_queue->lock, &irqL); */ + +exit: + return; +} + +void _rtw_free_network_queue(_adapter *padapter, u8 isfreeall) +{ + _irqL irqL; + _list *phead, *plist; + struct wlan_network *pnetwork; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _queue *scanned_queue = &pmlmepriv->scanned_queue; + + + + _enter_critical_bh(&scanned_queue->lock, &irqL); + + phead = get_list_head(scanned_queue); + plist = get_next(phead); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + + plist = get_next(plist); + + _rtw_free_network(pmlmepriv, pnetwork, isfreeall); + + } + + _exit_critical_bh(&scanned_queue->lock, &irqL); + + +} + + + + +sint rtw_if_up(_adapter *padapter) +{ + + sint res; + + if (RTW_CANNOT_RUN(padapter) || + (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _FALSE)) { + res = _FALSE; + } else + res = _TRUE; + + return res; +} + + +void rtw_generate_random_ibss(u8 *pibss) +{ + *((u32 *)(&pibss[2])) = rtw_random32(); + pibss[0] = 0x02; /* in ad-hoc mode local bit must set to 1 */ + pibss[1] = 0x11; + pibss[2] = 0x87; +} + +u8 *rtw_get_capability_from_ie(u8 *ie) +{ + return ie + 8 + 2; +} + + +u16 rtw_get_capability(WLAN_BSSID_EX *bss) +{ + u16 val; + + _rtw_memcpy((u8 *)&val, rtw_get_capability_from_ie(bss->IEs), 2); + + return le16_to_cpu(val); +} + +u8 *rtw_get_timestampe_from_ie(u8 *ie) +{ + return ie + 0; +} + +u8 *rtw_get_beacon_interval_from_ie(u8 *ie) +{ + return ie + 8; +} + + +int rtw_init_mlme_priv(_adapter *padapter) /* (struct mlme_priv *pmlmepriv) */ +{ + int res; + res = _rtw_init_mlme_priv(padapter);/* (pmlmepriv); */ + return res; +} + +void rtw_free_mlme_priv(struct mlme_priv *pmlmepriv) +{ + _rtw_free_mlme_priv(pmlmepriv); +} + +int rtw_enqueue_network(_queue *queue, struct wlan_network *pnetwork); +int rtw_enqueue_network(_queue *queue, struct wlan_network *pnetwork) +{ + int res; + res = _rtw_enqueue_network(queue, pnetwork); + return res; +} + +/* +static struct wlan_network *rtw_dequeue_network(_queue *queue) +{ + struct wlan_network *pnetwork; + pnetwork = _rtw_dequeue_network(queue); + return pnetwork; +} +*/ + +struct wlan_network *rtw_alloc_network(struct mlme_priv *pmlmepriv); +struct wlan_network *rtw_alloc_network(struct mlme_priv *pmlmepriv) /* (_queue *free_queue) */ +{ + struct wlan_network *pnetwork; + pnetwork = _rtw_alloc_network(pmlmepriv); + return pnetwork; +} + +void rtw_free_network(struct mlme_priv *pmlmepriv, struct wlan_network *pnetwork, u8 is_freeall); +void rtw_free_network(struct mlme_priv *pmlmepriv, struct wlan_network *pnetwork, u8 is_freeall)/* (struct wlan_network *pnetwork, _queue *free_queue) */ +{ + _rtw_free_network(pmlmepriv, pnetwork, is_freeall); +} + +void rtw_free_network_nolock(_adapter *padapter, struct wlan_network *pnetwork); +void rtw_free_network_nolock(_adapter *padapter, struct wlan_network *pnetwork) +{ + _rtw_free_network_nolock(&(padapter->mlmepriv), pnetwork); +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_unlink_bss(padapter, pnetwork); +#endif /* CONFIG_IOCTL_CFG80211 */ +} + + +void rtw_free_network_queue(_adapter *dev, u8 isfreeall) +{ + _rtw_free_network_queue(dev, isfreeall); +} + +struct wlan_network *_rtw_find_network(_queue *scanned_queue, const u8 *addr) +{ + _list *phead, *plist; + struct wlan_network *pnetwork = NULL; + u8 zero_addr[ETH_ALEN] = {0, 0, 0, 0, 0, 0}; + + if (_rtw_memcmp(zero_addr, addr, ETH_ALEN)) { + pnetwork = NULL; + goto exit; + } + + phead = get_list_head(scanned_queue); + plist = get_next(phead); + + while (plist != phead) { + pnetwork = LIST_CONTAINOR(plist, struct wlan_network , list); + + if (_rtw_memcmp(addr, pnetwork->network.MacAddress, ETH_ALEN) == _TRUE) + break; + + plist = get_next(plist); + } + + if (plist == phead) + pnetwork = NULL; + +exit: + return pnetwork; +} + +struct wlan_network *rtw_find_network(_queue *scanned_queue, const u8 *addr) +{ + struct wlan_network *pnetwork; + _irqL irqL; + + _enter_critical_bh(&scanned_queue->lock, &irqL); + pnetwork = _rtw_find_network(scanned_queue, addr); + _exit_critical_bh(&scanned_queue->lock, &irqL); + + return pnetwork; +} + +int rtw_is_same_ibss(_adapter *adapter, struct wlan_network *pnetwork) +{ + int ret = _TRUE; + struct security_priv *psecuritypriv = &adapter->securitypriv; + + if ((psecuritypriv->dot11PrivacyAlgrthm != _NO_PRIVACY_) && + (pnetwork->network.Privacy == 0)) + ret = _FALSE; + else if ((psecuritypriv->dot11PrivacyAlgrthm == _NO_PRIVACY_) && + (pnetwork->network.Privacy == 1)) + ret = _FALSE; + else + ret = _TRUE; + + return ret; + +} + +inline int is_same_ess(WLAN_BSSID_EX *a, WLAN_BSSID_EX *b) +{ + return (a->Ssid.SsidLength == b->Ssid.SsidLength) + && _rtw_memcmp(a->Ssid.Ssid, b->Ssid.Ssid, a->Ssid.SsidLength) == _TRUE; +} + +int is_same_network(WLAN_BSSID_EX *src, WLAN_BSSID_EX *dst, u8 feature) +{ + u16 s_cap, d_cap; + + + if (rtw_bug_check(dst, src, &s_cap, &d_cap) == _FALSE) + return _FALSE; + + _rtw_memcpy((u8 *)&s_cap, rtw_get_capability_from_ie(src->IEs), 2); + _rtw_memcpy((u8 *)&d_cap, rtw_get_capability_from_ie(dst->IEs), 2); + + + s_cap = le16_to_cpu(s_cap); + d_cap = le16_to_cpu(d_cap); + + +#ifdef CONFIG_P2P + if ((feature == 1) && /* 1: P2P supported */ + (_rtw_memcmp(src->MacAddress, dst->MacAddress, ETH_ALEN) == _TRUE) + ) + return _TRUE; +#endif + + /* Wi-Fi driver doesn't consider the situation of BCN and ProbRsp sent from the same hidden AP, + * it considers these two packets are sent from different AP. + * Therefore, the scan queue may store two scan results of the same hidden AP, likes below. + * + * index bssid ch RSSI SdBm Noise age flag ssid + * 1 00:e0:4c:55:50:01 153 -73 -73 0 7044 [WPS][ESS] RTK5G + * 3 00:e0:4c:55:50:01 153 -73 -73 0 7044 [WPS][ESS] + * + * Original rules will compare Ssid, SsidLength, MacAddress, s_cap, d_cap at the same time. + * Wi-Fi driver will assume that the BCN and ProbRsp sent from the same hidden AP are the same network + * after we add an additional rule to compare SsidLength and Ssid. + * It means the scan queue will not store two scan results of the same hidden AP, it only store ProbRsp. + * For customer request. + */ + + if (((_rtw_memcmp(src->MacAddress, dst->MacAddress, ETH_ALEN)) == _TRUE) && + ((s_cap & WLAN_CAPABILITY_IBSS) == (d_cap & WLAN_CAPABILITY_IBSS)) && + ((s_cap & WLAN_CAPABILITY_BSS) == (d_cap & WLAN_CAPABILITY_BSS))) { + if ((src->Ssid.SsidLength == dst->Ssid.SsidLength) && + (((_rtw_memcmp(src->Ssid.Ssid, dst->Ssid.Ssid, src->Ssid.SsidLength)) == _TRUE) || //Case of normal AP + (is_all_null(src->Ssid.Ssid, src->Ssid.SsidLength) == _TRUE || is_all_null(dst->Ssid.Ssid, dst->Ssid.SsidLength) == _TRUE))) //Case of hidden AP + return _TRUE; + else if ((src->Ssid.SsidLength == 0 || dst->Ssid.SsidLength == 0)) //Case of hidden AP + return _TRUE; + else + return _FALSE; + } else { + return _FALSE; + } +} + +struct wlan_network *_rtw_find_same_network(_queue *scanned_queue, struct wlan_network *network) +{ + _list *phead, *plist; + struct wlan_network *found = NULL; + + phead = get_list_head(scanned_queue); + plist = get_next(phead); + + while (plist != phead) { + found = LIST_CONTAINOR(plist, struct wlan_network , list); + + if (is_same_network(&network->network, &found->network, 0)) + break; + + plist = get_next(plist); + } + + if (plist == phead) + found = NULL; + + return found; +} + +struct wlan_network *rtw_find_same_network(_queue *scanned_queue, struct wlan_network *network) +{ + _irqL irqL; + struct wlan_network *found = NULL; + + if (scanned_queue == NULL || network == NULL) + goto exit; + + _enter_critical_bh(&scanned_queue->lock, &irqL); + found = _rtw_find_same_network(scanned_queue, network); + _exit_critical_bh(&scanned_queue->lock, &irqL); + +exit: + return found; +} + +struct wlan_network *rtw_get_oldest_wlan_network(_queue *scanned_queue) +{ + _list *plist, *phead; + + + struct wlan_network *pwlan = NULL; + struct wlan_network *oldest = NULL; + phead = get_list_head(scanned_queue); + + plist = get_next(phead); + + while (1) { + + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pwlan = LIST_CONTAINOR(plist, struct wlan_network, list); + + if (pwlan->fixed != _TRUE) { + if (oldest == NULL || rtw_time_after(oldest->last_scanned, pwlan->last_scanned)) + oldest = pwlan; + } + + plist = get_next(plist); + } + return oldest; + +} + +void update_network(WLAN_BSSID_EX *dst, WLAN_BSSID_EX *src, + _adapter *padapter, bool update_ie) +{ +#if defined(DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED) && 1 + u8 ss_ori = dst->PhyInfo.SignalStrength; + u8 sq_ori = dst->PhyInfo.SignalQuality; + u8 ss_smp = src->PhyInfo.SignalStrength; + long rssi_smp = src->Rssi; +#endif + long rssi_ori = dst->Rssi; + + u8 sq_smp = src->PhyInfo.SignalQuality; + u8 ss_final; + u8 sq_final; + long rssi_final; + + +#ifdef CONFIG_ANTENNA_DIVERSITY + rtw_hal_antdiv_rssi_compared(padapter, dst, src); /* this will update src.Rssi, need consider again */ +#endif + +#if defined(DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED) && 1 + if (strcmp(dst->Ssid.Ssid, DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED) == 0) { + RTW_INFO(FUNC_ADPT_FMT" %s("MAC_FMT", ch%u) ss_ori:%3u, sq_ori:%3u, rssi_ori:%3ld, ss_smp:%3u, sq_smp:%3u, rssi_smp:%3ld\n" + , FUNC_ADPT_ARG(padapter) + , src->Ssid.Ssid, MAC_ARG(src->MacAddress), src->Configuration.DSConfig + , ss_ori, sq_ori, rssi_ori + , ss_smp, sq_smp, rssi_smp + ); + } +#endif + + /* The rule below is 1/5 for sample value, 4/5 for history value */ + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) && is_same_network(&(padapter->mlmepriv.cur_network.network), src, 0)) { + /* Take the recvpriv's value for the connected AP*/ + ss_final = padapter->recvpriv.signal_strength; + sq_final = padapter->recvpriv.signal_qual; + /* the rssi value here is undecorated, and will be used for antenna diversity */ + if (sq_smp != 101) /* from the right channel */ + rssi_final = (src->Rssi + dst->Rssi * 4) / 5; + else + rssi_final = rssi_ori; + } else { + if (sq_smp != 101) { /* from the right channel */ + ss_final = ((u32)(src->PhyInfo.SignalStrength) + (u32)(dst->PhyInfo.SignalStrength) * 4) / 5; + sq_final = ((u32)(src->PhyInfo.SignalQuality) + (u32)(dst->PhyInfo.SignalQuality) * 4) / 5; + rssi_final = (src->Rssi + dst->Rssi * 4) / 5; + } else { + /* bss info not receving from the right channel, use the original RX signal infos */ + ss_final = dst->PhyInfo.SignalStrength; + sq_final = dst->PhyInfo.SignalQuality; + rssi_final = dst->Rssi; + } + + } + + if (update_ie) { + dst->Reserved[0] = src->Reserved[0]; + dst->Reserved[1] = src->Reserved[1]; + _rtw_memcpy((u8 *)dst, (u8 *)src, get_WLAN_BSSID_EX_sz(src)); + } + + dst->PhyInfo.SignalStrength = ss_final; + dst->PhyInfo.SignalQuality = sq_final; + dst->Rssi = rssi_final; + +#if defined(DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED) && 1 + if (strcmp(dst->Ssid.Ssid, DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED) == 0) { + RTW_INFO(FUNC_ADPT_FMT" %s("MAC_FMT"), SignalStrength:%u, SignalQuality:%u, RawRSSI:%ld\n" + , FUNC_ADPT_ARG(padapter) + , dst->Ssid.Ssid, MAC_ARG(dst->MacAddress), dst->PhyInfo.SignalStrength, dst->PhyInfo.SignalQuality, dst->Rssi); + } +#endif + +#if 0 /* old codes, may be useful one day... + * RTW_INFO("update_network: rssi=0x%lx dst->Rssi=%d ,dst->Rssi=0x%lx , src->Rssi=0x%lx",(dst->Rssi+src->Rssi)/2,dst->Rssi,dst->Rssi,src->Rssi); */ + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) && is_same_network(&(padapter->mlmepriv.cur_network.network), src)) { + + /* RTW_INFO("b:ssid=%s update_network: src->rssi=0x%d padapter->recvpriv.ui_rssi=%d\n",src->Ssid.Ssid,src->Rssi,padapter->recvpriv.signal); */ + if (padapter->recvpriv.signal_qual_data.total_num++ >= PHY_LINKQUALITY_SLID_WIN_MAX) { + padapter->recvpriv.signal_qual_data.total_num = PHY_LINKQUALITY_SLID_WIN_MAX; + last_evm = padapter->recvpriv.signal_qual_data.elements[padapter->recvpriv.signal_qual_data.index]; + padapter->recvpriv.signal_qual_data.total_val -= last_evm; + } + padapter->recvpriv.signal_qual_data.total_val += query_rx_pwr_percentage(src->Rssi); + + padapter->recvpriv.signal_qual_data.elements[padapter->recvpriv.signal_qual_data.index++] = query_rx_pwr_percentage(src->Rssi); + if (padapter->recvpriv.signal_qual_data.index >= PHY_LINKQUALITY_SLID_WIN_MAX) + padapter->recvpriv.signal_qual_data.index = 0; + + /* RTW_INFO("Total SQ=%d pattrib->signal_qual= %d\n", padapter->recvpriv.signal_qual_data.total_val, src->Rssi); */ + + /* <1> Showed on UI for user,in percentage. */ + tmpVal = padapter->recvpriv.signal_qual_data.total_val / padapter->recvpriv.signal_qual_data.total_num; + padapter->recvpriv.signal = (u8)tmpVal; /* Link quality */ + + src->Rssi = translate_percentage_to_dbm(padapter->recvpriv.signal) ; + } else { + /* RTW_INFO("ELSE:ssid=%s update_network: src->rssi=0x%d dst->rssi=%d\n",src->Ssid.Ssid,src->Rssi,dst->Rssi); */ + src->Rssi = (src->Rssi + dst->Rssi) / 2; /* dBM */ + } + + /* RTW_INFO("a:update_network: src->rssi=0x%d padapter->recvpriv.ui_rssi=%d\n",src->Rssi,padapter->recvpriv.signal); */ + +#endif + +} + +static void update_current_network(_adapter *adapter, WLAN_BSSID_EX *pnetwork) +{ + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + + + rtw_bug_check(&(pmlmepriv->cur_network.network), + &(pmlmepriv->cur_network.network), + &(pmlmepriv->cur_network.network), + &(pmlmepriv->cur_network.network)); + + if ((check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) && (is_same_network(&(pmlmepriv->cur_network.network), pnetwork, 0))) { + + /* if(pmlmepriv->cur_network.network.IELength<= pnetwork->IELength) */ + { + update_network(&(pmlmepriv->cur_network.network), pnetwork, adapter, _TRUE); + rtw_update_protection(adapter, (pmlmepriv->cur_network.network.IEs) + sizeof(NDIS_802_11_FIXED_IEs), + pmlmepriv->cur_network.network.IELength); + } + } + + +} + + +/* + +Caller must hold pmlmepriv->lock first. + + +*/ +bool rtw_update_scanned_network(_adapter *adapter, WLAN_BSSID_EX *target) +{ + _irqL irqL; + _list *plist, *phead; + u32 bssid_ex_sz; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(adapter->wdinfo); +#endif /* CONFIG_P2P */ + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + struct wlan_network *choice = NULL; + int target_find = 0; + u8 feature = 0; + bool update_ie = _FALSE; + + _enter_critical_bh(&queue->lock, &irqL); + phead = get_list_head(queue); + plist = get_next(phead); + +#if 0 + RTW_INFO("%s => ssid:%s , rssi:%ld , ss:%d\n", + __func__, target->Ssid.Ssid, target->Rssi, target->PhyInfo.SignalStrength); +#endif + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + feature = 1; /* p2p enable */ +#endif + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + + rtw_bug_check(pnetwork, pnetwork, pnetwork, pnetwork); + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) && + (_rtw_memcmp(pnetwork->network.MacAddress, target->MacAddress, ETH_ALEN) == _TRUE)) { + target_find = 1; + break; + } +#endif + + if (is_same_network(&(pnetwork->network), target, feature)) { + target_find = 1; + break; + } + + if (rtw_roam_flags(adapter)) { + /* TODO: don't select netowrk in the same ess as choice if it's new enough*/ + } + if (pnetwork->fixed) { + plist = get_next(plist); + continue; + } + +#ifdef CONFIG_RSSI_PRIORITY + if ((choice == NULL) || (pnetwork->network.PhyInfo.SignalStrength < choice->network.PhyInfo.SignalStrength)) + #ifdef CONFIG_RTW_MESH + if (!MLME_IS_MESH(adapter) || !MLME_IS_ASOC(adapter) + || !rtw_bss_is_same_mbss(&pmlmepriv->cur_network.network, &pnetwork->network)) + #endif + choice = pnetwork; +#else + if (choice == NULL || rtw_time_after(choice->last_scanned, pnetwork->last_scanned)) + #ifdef CONFIG_RTW_MESH + if (!MLME_IS_MESH(adapter) || !MLME_IS_ASOC(adapter) + || !rtw_bss_is_same_mbss(&pmlmepriv->cur_network.network, &pnetwork->network)) + #endif + choice = pnetwork; +#endif + plist = get_next(plist); + + } + + + /* If we didn't find a match, then get a new network slot to initialize + * with this beacon's information */ + /* if (rtw_end_of_queue_search(phead,plist)== _TRUE) { */ + if (!target_find) { + if (_rtw_queue_empty(&(pmlmepriv->free_bss_pool)) == _TRUE) { + /* If there are no more slots, expire the choice */ + /* list_del_init(&choice->list); */ + pnetwork = choice; + if (pnetwork == NULL) + goto unlock_scan_queue; + +#ifdef CONFIG_RSSI_PRIORITY + RTW_DBG("%s => ssid:%s ,bssid:"MAC_FMT" will be deleted from scanned_queue (rssi:%ld , ss:%d)\n", + __func__, pnetwork->network.Ssid.Ssid, MAC_ARG(pnetwork->network.MacAddress), pnetwork->network.Rssi, pnetwork->network.PhyInfo.SignalStrength); +#else + RTW_DBG("%s => ssid:%s ,bssid:"MAC_FMT" will be deleted from scanned_queue\n", + __func__, pnetwork->network.Ssid.Ssid, MAC_ARG(pnetwork->network.MacAddress)); +#endif + +#ifdef CONFIG_ANTENNA_DIVERSITY + rtw_hal_get_odm_var(adapter, HAL_ODM_ANTDIV_SELECT, &(target->PhyInfo.Optimum_antenna), NULL); +#endif + _rtw_memcpy(&(pnetwork->network), target, get_WLAN_BSSID_EX_sz(target)); + pnetwork->bcn_keys_valid = 0; + if (target->Reserved[0] == BSS_TYPE_BCN || target->Reserved[0] == BSS_TYPE_PROB_RSP) + rtw_update_bcn_keys_of_network(pnetwork); + /* variable initialize */ + pnetwork->fixed = _FALSE; + pnetwork->last_scanned = rtw_get_current_time(); + pnetwork->last_non_hidden_ssid_ap = pnetwork->last_scanned; + #if defined(CONFIG_RTW_MESH) && CONFIG_RTW_MESH_ACNODE_PREVENT + pnetwork->acnode_stime = 0; + pnetwork->acnode_notify_etime = 0; + #endif + + pnetwork->network_type = 0; + pnetwork->aid = 0; + pnetwork->join_res = 0; + + /* bss info not receving from the right channel */ + if (pnetwork->network.PhyInfo.SignalQuality == 101) + pnetwork->network.PhyInfo.SignalQuality = 0; + } else { + /* Otherwise just pull from the free list */ + + pnetwork = rtw_alloc_network(pmlmepriv); /* will update scan_time */ + if (pnetwork == NULL) + goto unlock_scan_queue; + + bssid_ex_sz = get_WLAN_BSSID_EX_sz(target); + target->Length = bssid_ex_sz; +#ifdef CONFIG_ANTENNA_DIVERSITY + rtw_hal_get_odm_var(adapter, HAL_ODM_ANTDIV_SELECT, &(target->PhyInfo.Optimum_antenna), NULL); +#endif + _rtw_memcpy(&(pnetwork->network), target, bssid_ex_sz); + pnetwork->bcn_keys_valid = 0; + if (target->Reserved[0] == BSS_TYPE_BCN || target->Reserved[0] == BSS_TYPE_PROB_RSP) + rtw_update_bcn_keys_of_network(pnetwork); + + /* bss info not receving from the right channel */ + if (pnetwork->network.PhyInfo.SignalQuality == 101) + pnetwork->network.PhyInfo.SignalQuality = 0; + + rtw_list_insert_tail(&(pnetwork->list), &(queue->queue)); + + } + } else { + /* we have an entry and we are going to update it. But this entry may + * be already expired. In this case we do the same as we found a new + * net and call the new_net handler + */ + #if defined(CONFIG_RTW_MESH) && CONFIG_RTW_MESH_ACNODE_PREVENT + systime last_scanned = pnetwork->last_scanned; + #endif + struct beacon_keys bcn_keys; + bool bcn_keys_valid = 0; + bool is_hidden_ssid_ap = 0; + + pnetwork->last_scanned = rtw_get_current_time(); + + if (target->Reserved[0] == BSS_TYPE_BCN || target->Reserved[0] == BSS_TYPE_PROB_RSP) { + if (target->InfrastructureMode == Ndis802_11Infrastructure) { + is_hidden_ssid_ap = hidden_ssid_ap(target); + if (!is_hidden_ssid_ap) /* update last time it's non hidden ssid AP */ + pnetwork->last_non_hidden_ssid_ap = rtw_get_current_time(); + } + bcn_keys_valid = rtw_get_bcn_keys_from_bss(target, &bcn_keys); + } + + if (target->InfrastructureMode == Ndis802_11_mesh + || target->Reserved[0] >= pnetwork->network.Reserved[0]) + update_ie = _TRUE; + else if (target->InfrastructureMode == Ndis802_11Infrastructure && !pnetwork->fixed + && rtw_get_passing_time_ms(pnetwork->last_non_hidden_ssid_ap) > SCANQUEUE_LIFETIME) + update_ie = _TRUE; + else if (bcn_keys_valid) { + if (is_hidden_ssid(bcn_keys.ssid, bcn_keys.ssid_len)) { + /* hidden ssid, replace with current beacon ssid directly */ + _rtw_memcpy(bcn_keys.ssid, pnetwork->bcn_keys.ssid, pnetwork->bcn_keys.ssid_len); + bcn_keys.ssid_len = pnetwork->bcn_keys.ssid_len; + } + if (rtw_bcn_key_compare(&pnetwork->bcn_keys, &bcn_keys) == _FALSE) + update_ie = _TRUE; + } + + #if defined(CONFIG_RTW_MESH) && CONFIG_RTW_MESH_ACNODE_PREVENT + if (!MLME_IS_MESH(adapter) || !MLME_IS_ASOC(adapter) + || pnetwork->network.Configuration.DSConfig != target->Configuration.DSConfig + || rtw_get_passing_time_ms(last_scanned) > adapter->mesh_cfg.peer_sel_policy.scanr_exp_ms + || !rtw_bss_is_same_mbss(&pnetwork->network, target) + ) { + pnetwork->acnode_stime = 0; + pnetwork->acnode_notify_etime = 0; + } + #endif + + if (bcn_keys_valid) { + _rtw_memcpy(&pnetwork->bcn_keys, &bcn_keys, sizeof(bcn_keys)); + pnetwork->bcn_keys_valid = 1; + } else if (update_ie) + pnetwork->bcn_keys_valid = 0; + + update_network(&(pnetwork->network), target, adapter, update_ie); + } + + #if defined(CONFIG_RTW_MESH) && CONFIG_RTW_MESH_ACNODE_PREVENT + if (MLME_IS_MESH(adapter) && MLME_IS_ASOC(adapter)) + rtw_mesh_update_scanned_acnode_status(adapter, pnetwork); + #endif + +unlock_scan_queue: + _exit_critical_bh(&queue->lock, &irqL); + +#ifdef CONFIG_RTW_MESH + if (pnetwork && MLME_IS_MESH(adapter) + && check_fwstate(pmlmepriv, WIFI_ASOC_STATE) + && !check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) + ) + rtw_chk_candidate_peer_notify(adapter, pnetwork); +#endif + + return update_ie; +} + +void rtw_add_network(_adapter *adapter, WLAN_BSSID_EX *pnetwork); +void rtw_add_network(_adapter *adapter, WLAN_BSSID_EX *pnetwork) +{ + bool update_ie; + /* _queue *queue = &(pmlmepriv->scanned_queue); */ + + /* _enter_critical_bh(&queue->lock, &irqL); */ + +#if defined(CONFIG_P2P) && defined(CONFIG_P2P_REMOVE_GROUP_INFO) + if (adapter->registrypriv.wifi_spec == 0) + rtw_bss_ex_del_p2p_attr(pnetwork, P2P_ATTR_GROUP_INFO); +#endif + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + rtw_bss_ex_del_wfd_ie(pnetwork); + /* Wi-Fi driver will update the current network if the scan result of the connected AP be updated by scan. */ + update_ie = rtw_update_scanned_network(adapter, pnetwork); + + if (update_ie) + update_current_network(adapter, pnetwork); + + /* _exit_critical_bh(&queue->lock, &irqL); */ + +} + +#ifdef CONFIG_RTW_MULTI_AP +void rtw_unassoc_sta_set_mode(_adapter *adapter, u8 stype, u8 mode) +{ + if (stype >= UNASOC_STA_SRC_NUM + || mode >= UNASOC_STA_MODE_NUM) + return; + + adapter = GET_PRIMARY_ADAPTER(adapter); + + if (adapter->mlmepriv.unassoc_sta_mode_of_stype[stype] == mode) + return; + + adapter->mlmepriv.unassoc_sta_mode_of_stype[stype] = mode; + + rtw_run_in_thread_cmd_wait(adapter, ((void *)(rtw_hal_rcr_set_chk_bssid_act_non)), adapter, 2000); +} + +bool rtw_unassoc_sta_src_chk(_adapter *adapter, u8 stype) +{ + if (stype >= UNASOC_STA_SRC_NUM) + return 0; + + adapter = GET_PRIMARY_ADAPTER(adapter); + + return adapter->mlmepriv.unassoc_sta_mode_of_stype[stype] == UNASOC_STA_MODE_ALL + || (adapter->mlmepriv.unassoc_sta_mode_of_stype[stype] == UNASOC_STA_MODE_INTERESTED + && adapter->mlmepriv.interested_unassoc_sta_cnt) + ; +} + +const char *unasoc_sta_src_str[] = { + "BMC", + "NMY_UC", +}; + +const char *unasoc_sta_mode_str[] = { + "DISABLED", + "INTERESTED", + "ALL", +}; + +void dump_unassoc_sta(void *sel, _adapter *adapter) +{ + struct mlme_priv *mlmepriv; + _queue *queue; + _list *list, *head; + struct unassoc_sta_info **unassoc_sta_arr; + struct unassoc_sta_info *unassoc_sta; + u16 i, unassoc_sta_cnt = 0; + + adapter = GET_PRIMARY_ADAPTER(adapter); + mlmepriv = &(adapter->mlmepriv); + queue = &(mlmepriv->unassoc_sta_queue); + + for (i = 0; i < UNASOC_STA_SRC_NUM; i++) { + RTW_PRINT_SEL(sel, "[%u]%-6s:%u(%s)\n", i, unasoc_sta_src_str[i] + , mlmepriv->unassoc_sta_mode_of_stype[i], unasoc_sta_mode_str[mlmepriv->unassoc_sta_mode_of_stype[i]]); + } + RTW_PRINT_SEL(sel, "interested_unassoc_sta_cnt:%u\n", mlmepriv->interested_unassoc_sta_cnt); + + unassoc_sta_arr = rtw_zvmalloc(mlmepriv->max_unassoc_sta_cnt * sizeof(struct unassoc_sta_info *)); + if (!unassoc_sta_arr) + return; + + enter_critical_bh(&queue->lock); + head = get_list_head(queue); + list = get_next(head); + + while (rtw_end_of_queue_search(head, list) == _FALSE) { + unassoc_sta = LIST_CONTAINOR(list, struct unassoc_sta_info, list); + list = get_next(list); + + unassoc_sta_arr[unassoc_sta_cnt++] = unassoc_sta; + } + + exit_critical_bh(&queue->lock); + + RTW_PRINT_SEL(sel, " %17s %18s %6s\n", "mac_addr", "measure_delta_time", "rssi"); + + for (i = 0; i < unassoc_sta_cnt; i++) { + u8 rcpi; + s8 rx_power; + u32 measure_delta_time; + + unassoc_sta = unassoc_sta_arr[i]; + + measure_delta_time = rtw_systime_to_ms(rtw_get_current_time() - unassoc_sta->time); + + RTW_PRINT_SEL(sel, "%c "MAC_FMT" %18u %6d\n" + , unassoc_sta->interested ? '*' : ' ' + , MAC_ARG(unassoc_sta->addr), measure_delta_time, unassoc_sta->recv_signal_power); + } + + rtw_vmfree(unassoc_sta_arr, mlmepriv->max_unassoc_sta_cnt * sizeof(struct unassoc_sta_info *)); +} + +static void del_unassoc_sta(struct mlme_priv *mlmepriv, struct unassoc_sta_info *unassoc_sta) +{ + _irqL irqL; + _queue *free_queue = &(mlmepriv->free_unassoc_sta_queue); + + if (unassoc_sta->interested) + mlmepriv->interested_unassoc_sta_cnt--; + if (mlmepriv->interested_unassoc_sta_cnt == 0) { + rtw_run_in_thread_cmd(mlme_to_adapter(mlmepriv) + , ((void *)(rtw_hal_rcr_set_chk_bssid_act_non)), mlme_to_adapter(mlmepriv)); + } + + _enter_critical_bh(&free_queue->lock, &irqL); + rtw_list_delete(&(unassoc_sta->list)); + rtw_list_insert_tail(&(unassoc_sta->list), &(free_queue->queue)); + _exit_critical_bh(&free_queue->lock, &irqL); +} + +static u8 del_unassoc_sta_chk(struct mlme_priv *mlmepriv, struct unassoc_sta_info *unassoc_sta) +{ + systime cur, lifetime; + + if (unassoc_sta == NULL) + return UNASOC_STA_DEL_CHK_SKIP; + + if (unassoc_sta->interested) + return UNASOC_STA_DEL_CHK_SKIP; + + cur = rtw_get_current_time(); + lifetime = unassoc_sta->time + rtw_ms_to_systime(UNASSOC_STA_LIFETIME_MS); + if (rtw_time_before(cur, lifetime)) + return UNASOC_STA_DEL_CHK_ALIVE; + + del_unassoc_sta(mlmepriv, unassoc_sta); + + return UNASOC_STA_DEL_CHK_DELETED; +} + +static struct unassoc_sta_info *alloc_unassoc_sta(struct mlme_priv *mlmepriv) +{ + _irqL irqL; + struct unassoc_sta_info *unassoc_sta; + _queue *free_queue = &mlmepriv->free_unassoc_sta_queue; + _list *list = NULL; + + + _enter_critical_bh(&free_queue->lock, &irqL); + + if (_rtw_queue_empty(free_queue) == _TRUE) { + unassoc_sta = NULL; + goto exit; + } + list = get_next(&(free_queue->queue)); + + unassoc_sta = LIST_CONTAINOR(list, struct unassoc_sta_info, list); + + rtw_list_delete(&unassoc_sta->list); + + _rtw_memset(unassoc_sta->addr, 0, ETH_ALEN); + unassoc_sta->recv_signal_power = 0; + unassoc_sta->time = 0; + unassoc_sta->interested = 0; +exit: + _exit_critical_bh(&free_queue->lock, &irqL); + + return unassoc_sta; + +} + +void rtw_del_unassoc_sta_queue(_adapter *adapter) +{ + struct unassoc_sta_info *unassoc_sta; + struct mlme_priv *mlmepriv; + _queue *queue; + _irqL irqL; + _list *head, *list; + + adapter = GET_PRIMARY_ADAPTER(adapter); + mlmepriv = &(adapter->mlmepriv); + queue = &(mlmepriv->unassoc_sta_queue); + + _enter_critical_bh(&queue->lock, &irqL); + head = get_list_head(queue); + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + unassoc_sta = LIST_CONTAINOR(list , struct unassoc_sta_info, list); + list = get_next(list); + + del_unassoc_sta(mlmepriv, unassoc_sta); + } + + _exit_critical_bh(&queue->lock, &irqL); + +} + +void rtw_del_unassoc_sta(_adapter *adapter, u8 *addr) +{ + struct unassoc_sta_info *unassoc_sta; + struct mlme_priv *mlmepriv; + _queue *queue; + _irqL irqL; + _list *head, *list; + + adapter = GET_PRIMARY_ADAPTER(adapter); + mlmepriv = &(adapter->mlmepriv); + queue = &(mlmepriv->unassoc_sta_queue); + + _enter_critical_bh(&queue->lock, &irqL); + head = get_list_head(queue); + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + unassoc_sta = LIST_CONTAINOR(list , struct unassoc_sta_info, list); + list = get_next(list); + + if (_rtw_memcmp(addr, unassoc_sta->addr, ETH_ALEN) == _TRUE) { + del_unassoc_sta(mlmepriv, unassoc_sta); + goto unlock_unassoc_sta_queue; + } + } + +unlock_unassoc_sta_queue: + _exit_critical_bh(&queue->lock, &irqL); +} + +void rtw_rx_add_unassoc_sta(_adapter *adapter, u8 stype, u8 *addr, s8 recv_signal_power) +{ + struct unassoc_sta_info *unassoc_sta; + struct unassoc_sta_info *oldest_unassoc_sta = NULL; + struct mlme_priv *mlmepriv; + _queue *queue; + _irqL irqL; + _list *head, *list; + + adapter = GET_PRIMARY_ADAPTER(adapter); + mlmepriv = &(adapter->mlmepriv); + queue = &(mlmepriv->unassoc_sta_queue); + + _enter_critical_bh(&queue->lock, &irqL); + head = get_list_head(queue); + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + unassoc_sta = LIST_CONTAINOR(list , struct unassoc_sta_info, list); + list = get_next(list); + + if (_rtw_memcmp(addr, unassoc_sta->addr, ETH_ALEN) == _TRUE) { + if (unassoc_sta->interested + || mlmepriv->unassoc_sta_mode_of_stype[stype] >= UNASOC_STA_MODE_ALL + ) { + unassoc_sta->recv_signal_power = recv_signal_power; + unassoc_sta->time = rtw_get_current_time(); + goto unlock_unassoc_sta_queue; + } + } + + if (del_unassoc_sta_chk(mlmepriv, unassoc_sta) == UNASOC_STA_DEL_CHK_ALIVE) { + if (oldest_unassoc_sta == NULL) + oldest_unassoc_sta = unassoc_sta; + else if (rtw_time_before(unassoc_sta->time, oldest_unassoc_sta->time)) + oldest_unassoc_sta = unassoc_sta; + } + } + + if (mlmepriv->unassoc_sta_mode_of_stype[stype] <= UNASOC_STA_MODE_INTERESTED) + goto unlock_unassoc_sta_queue; + + unassoc_sta = alloc_unassoc_sta(mlmepriv); + if (unassoc_sta == NULL) { + if (oldest_unassoc_sta) { + del_unassoc_sta(mlmepriv, oldest_unassoc_sta); + unassoc_sta = alloc_unassoc_sta(mlmepriv); + } else + goto unlock_unassoc_sta_queue; + } + _rtw_memcpy(unassoc_sta->addr, addr, ETH_ALEN); + unassoc_sta->recv_signal_power = recv_signal_power; + unassoc_sta->time = rtw_get_current_time(); + rtw_list_insert_tail(&(unassoc_sta->list), &(queue->queue)); + +unlock_unassoc_sta_queue: + _exit_critical_bh(&queue->lock, &irqL); +} + +void rtw_add_interested_unassoc_sta(_adapter *adapter, u8 *addr) +{ + struct unassoc_sta_info *unassoc_sta; + struct unassoc_sta_info *oldest_unassoc_sta = NULL; + struct mlme_priv *mlmepriv; + _queue *queue; + _irqL irqL; + _list *head, *list; + + adapter = GET_PRIMARY_ADAPTER(adapter); + mlmepriv = &(adapter->mlmepriv); + queue = &(mlmepriv->unassoc_sta_queue); + + _enter_critical_bh(&queue->lock, &irqL); + head = get_list_head(queue); + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + unassoc_sta = LIST_CONTAINOR(list , struct unassoc_sta_info, list); + list = get_next(list); + + if (_rtw_memcmp(addr, unassoc_sta->addr, ETH_ALEN) == _TRUE) { + if (!unassoc_sta->interested) { + unassoc_sta->interested = 1; + mlmepriv->interested_unassoc_sta_cnt++; + if (mlmepriv->interested_unassoc_sta_cnt == 1) { + rtw_run_in_thread_cmd(mlme_to_adapter(mlmepriv) + , ((void *)(rtw_hal_rcr_set_chk_bssid_act_non)), mlme_to_adapter(mlmepriv)); + } + } + goto unlock_unassoc_sta_queue; + } + + if (del_unassoc_sta_chk(mlmepriv, unassoc_sta) == UNASOC_STA_DEL_CHK_ALIVE) { + if (oldest_unassoc_sta == NULL) + oldest_unassoc_sta = unassoc_sta; + else if (rtw_time_after(unassoc_sta->time, oldest_unassoc_sta->time)) + oldest_unassoc_sta = unassoc_sta; + } + } + unassoc_sta = alloc_unassoc_sta(mlmepriv); + if (unassoc_sta == NULL) { + RTW_INFO(FUNC_ADPT_FMT": Allocate fail\n", FUNC_ADPT_ARG(adapter)); + if (oldest_unassoc_sta) { + RTW_INFO(FUNC_ADPT_FMT": Delete oldest entry and try again.\n", FUNC_ADPT_ARG(adapter)); + del_unassoc_sta(mlmepriv, oldest_unassoc_sta); + unassoc_sta = alloc_unassoc_sta(mlmepriv); + } else + goto unlock_unassoc_sta_queue; + } + _rtw_memcpy(unassoc_sta->addr, addr, ETH_ALEN); + unassoc_sta->interested = 1; + unassoc_sta->recv_signal_power = 0; + unassoc_sta->time = rtw_get_current_time() - rtw_ms_to_systime(UNASSOC_STA_LIFETIME_MS); + rtw_list_insert_tail(&(unassoc_sta->list), &(queue->queue)); + mlmepriv->interested_unassoc_sta_cnt++; + if (mlmepriv->interested_unassoc_sta_cnt == 1) { + rtw_run_in_thread_cmd(mlme_to_adapter(mlmepriv) + , ((void *)(rtw_hal_rcr_set_chk_bssid_act_non)), mlme_to_adapter(mlmepriv)); + } + +unlock_unassoc_sta_queue: + _exit_critical_bh(&queue->lock, &irqL); +} + +void rtw_undo_interested_unassoc_sta(_adapter *adapter, u8 *addr) +{ + struct unassoc_sta_info *unassoc_sta; + struct mlme_priv *mlmepriv; + _queue *queue; + _irqL irqL; + _list *head, *list; + + adapter = GET_PRIMARY_ADAPTER(adapter); + mlmepriv = &(adapter->mlmepriv); + queue = &(mlmepriv->unassoc_sta_queue); + + _enter_critical_bh(&queue->lock, &irqL); + head = get_list_head(queue); + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + unassoc_sta = LIST_CONTAINOR(list , struct unassoc_sta_info, list); + list = get_next(list); + + if (_rtw_memcmp(addr, unassoc_sta->addr, ETH_ALEN) == _TRUE) { + if (unassoc_sta->interested) { + unassoc_sta->interested = 0; + mlmepriv->interested_unassoc_sta_cnt--; + if (mlmepriv->interested_unassoc_sta_cnt == 0) { + rtw_run_in_thread_cmd(mlme_to_adapter(mlmepriv) + , ((void *)(rtw_hal_rcr_set_chk_bssid_act_non)), mlme_to_adapter(mlmepriv)); + } + } + goto unlock_unassoc_sta_queue; + } + } +unlock_unassoc_sta_queue: + _exit_critical_bh(&queue->lock, &irqL); +} + +void rtw_undo_all_interested_unassoc_sta(_adapter *adapter) +{ + struct unassoc_sta_info *unassoc_sta; + struct mlme_priv *mlmepriv; + _queue *queue; + _irqL irqL; + _list *head, *list; + + adapter = GET_PRIMARY_ADAPTER(adapter); + mlmepriv = &(adapter->mlmepriv); + queue = &(mlmepriv->unassoc_sta_queue); + + _enter_critical_bh(&queue->lock, &irqL); + head = get_list_head(queue); + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + unassoc_sta = LIST_CONTAINOR(list , struct unassoc_sta_info, list); + list = get_next(list); + + if (unassoc_sta->interested) { + unassoc_sta->interested = 0; + mlmepriv->interested_unassoc_sta_cnt--; + if (mlmepriv->interested_unassoc_sta_cnt == 0) { + rtw_run_in_thread_cmd(mlme_to_adapter(mlmepriv) + , ((void *)(rtw_hal_rcr_set_chk_bssid_act_non)), mlme_to_adapter(mlmepriv)); + goto unlock_unassoc_sta_queue; + } + } + } +unlock_unassoc_sta_queue: + _exit_critical_bh(&queue->lock, &irqL); +} + +u8 rtw_search_unassoc_sta(_adapter *adapter, u8 *addr, struct unassoc_sta_info *ret_sta) +{ + struct unassoc_sta_info *unassoc_sta = NULL; + struct mlme_priv *mlmepriv; + _queue *queue; + _irqL irqL; + _list *head, *list; + u8 searched = 0; + + adapter = GET_PRIMARY_ADAPTER(adapter); + mlmepriv = &(adapter->mlmepriv); + queue = &(mlmepriv->unassoc_sta_queue); + + _enter_critical_bh(&queue->lock, &irqL); + head = get_list_head(queue); + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + unassoc_sta = LIST_CONTAINOR(list , struct unassoc_sta_info, list); + list = get_next(list); + + if (_rtw_memcmp(addr, unassoc_sta->addr, ETH_ALEN) == _TRUE) { + memcpy(ret_sta, unassoc_sta, sizeof(struct unassoc_sta_info)); + searched = 1; + break; + } + } + _exit_critical_bh(&queue->lock, &irqL); + + return searched; +} +#endif /* CONFIG_RTW_MULTI_AP */ + +/* select the desired network based on the capability of the (i)bss. + * check items: (1) security + * (2) network_type + * (3) WMM + * (4) HT + * (5) others */ +int rtw_is_desired_network(_adapter *adapter, struct wlan_network *pnetwork); +int rtw_is_desired_network(_adapter *adapter, struct wlan_network *pnetwork) +{ + struct security_priv *psecuritypriv = &adapter->securitypriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + u32 desired_encmode; + u32 privacy; + + /* u8 wps_ie[512]; */ + uint wps_ielen; + + int bselected = _TRUE; + + desired_encmode = psecuritypriv->ndisencryptstatus; + privacy = pnetwork->network.Privacy; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) { + if (rtw_get_wps_ie(pnetwork->network.IEs + _FIXED_IE_LENGTH_, pnetwork->network.IELength - _FIXED_IE_LENGTH_, NULL, &wps_ielen) != NULL) + return _TRUE; + else + return _FALSE; + } + if (adapter->registrypriv.wifi_spec == 1) { /* for correct flow of 8021X to do.... */ + u8 *p = NULL; + uint ie_len = 0; + + if ((desired_encmode == Ndis802_11EncryptionDisabled) && (privacy != 0)) + bselected = _FALSE; + + if (psecuritypriv->ndisauthtype == Ndis802_11AuthModeWPA2PSK) { + p = rtw_get_ie(pnetwork->network.IEs + _BEACON_IE_OFFSET_, _RSN_IE_2_, &ie_len, (pnetwork->network.IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) + bselected = _TRUE; + else + bselected = _FALSE; + } + } + + + if ((desired_encmode != Ndis802_11EncryptionDisabled) && (privacy == 0)) { + RTW_INFO("desired_encmode: %d, privacy: %d\n", desired_encmode, privacy); + bselected = _FALSE; + } + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE) { + if (pnetwork->network.InfrastructureMode != pmlmepriv->cur_network.network.InfrastructureMode) + bselected = _FALSE; + } + +#ifdef CONFIG_RTW_MBO + if (rtw_mbo_disallowed_network(pnetwork) == _TRUE) + bselected = _FALSE; +#endif + + return bselected; +} + +#ifdef CONFIG_80211D +static void process_80211d(PADAPTER padapter, WLAN_BSSID_EX *bssid) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct registry_priv *pregistrypriv; + struct mlme_ext_priv *pmlmeext; + RT_CHANNEL_INFO *chplan_new; + u8 channel; + u8 i; + + + pregistrypriv = &padapter->registrypriv; + pmlmeext = &padapter->mlmeextpriv; + + /* Adjust channel plan by AP Country IE */ + if (pregistrypriv->enable80211d + && (!pmlmeext->update_channel_plan_by_ap_done)) { + u8 *ie, *p; + u32 len; + RT_CHANNEL_PLAN chplan_ap; + RT_CHANNEL_INFO *chplan_sta = NULL; + u8 country[4]; + u8 fcn; /* first channel number */ + u8 noc; /* number of channel */ + u8 j, k; + + ie = rtw_get_ie(bssid->IEs + _FIXED_IE_LENGTH_, _COUNTRY_IE_, &len, bssid->IELength - _FIXED_IE_LENGTH_); + if (!ie) + return; + if (len < 6) + return; + + ie += 2; + p = ie; + ie += len; + + _rtw_memset(country, 0, 4); + _rtw_memcpy(country, p, 3); + p += 3; + RTW_INFO("%s: 802.11d country=%s\n", __FUNCTION__, country); + + i = 0; + while ((ie - p) >= 3) { + fcn = *(p++); + noc = *(p++); + p++; + + for (j = 0; j < noc; j++) { + if (fcn <= 14) + channel = fcn + j; /* 2.4 GHz */ + else + channel = fcn + j * 4; /* 5 GHz */ + + chplan_ap.Channel[i++] = channel; + } + } + chplan_ap.Len = i; + +#ifdef CONFIG_RTW_DEBUG + i = 0; + RTW_INFO("%s: AP[%s] channel plan {", __FUNCTION__, bssid->Ssid.Ssid); + while ((i < chplan_ap.Len) && (chplan_ap.Channel[i] != 0)) { + _RTW_INFO("%02d,", chplan_ap.Channel[i]); + i++; + } + _RTW_INFO("}\n"); +#endif + + chplan_sta = rtw_malloc(sizeof(RT_CHANNEL_INFO) * MAX_CHANNEL_NUM); + if (!chplan_sta) + goto done_update_chplan_from_ap; + + _rtw_memcpy(chplan_sta, rfctl->channel_set, sizeof(RT_CHANNEL_INFO) * MAX_CHANNEL_NUM); +#ifdef CONFIG_RTW_DEBUG + i = 0; + RTW_INFO("%s: STA channel plan {", __FUNCTION__); + while ((i < MAX_CHANNEL_NUM) && (chplan_sta[i].ChannelNum != 0)) { + _RTW_INFO("%02d(%c),", chplan_sta[i].ChannelNum, chplan_sta[i].flags & RTW_CHF_NO_IR ? 'p' : 'a'); + i++; + } + _RTW_INFO("}\n"); +#endif + + _rtw_memset(rfctl->channel_set, 0, sizeof(rfctl->channel_set)); + chplan_new = rfctl->channel_set; + + i = j = k = 0; + if (pregistrypriv->wireless_mode & WIRELESS_11G) { + do { + if ((i == MAX_CHANNEL_NUM) + || (chplan_sta[i].ChannelNum == 0) + || (chplan_sta[i].ChannelNum > 14)) + break; + + if ((j == chplan_ap.Len) || (chplan_ap.Channel[j] > 14)) + break; + + if (chplan_sta[i].ChannelNum == chplan_ap.Channel[j]) { + chplan_new[k].ChannelNum = chplan_ap.Channel[j]; + i++; + j++; + k++; + } else if (chplan_sta[i].ChannelNum < chplan_ap.Channel[j]) { + chplan_new[k].ChannelNum = chplan_sta[i].ChannelNum; +#if 0 + if (chplan_sta[i].flags & RTW_CHF_NO_IR) + chplan_new[k].flags |= RTW_CHF_NO_IR; +#else + chplan_new[k].flags |= RTW_CHF_NO_IR; +#endif + i++; + k++; + } else if (chplan_sta[i].ChannelNum > chplan_ap.Channel[j]) { + chplan_new[k].ChannelNum = chplan_ap.Channel[j]; + j++; + k++; + } + } while (1); + + /* change AP not support channel to Passive scan */ + while ((i < MAX_CHANNEL_NUM) + && (chplan_sta[i].ChannelNum != 0) + && (chplan_sta[i].ChannelNum <= 14)) { + chplan_new[k].ChannelNum = chplan_sta[i].ChannelNum; +#if 0 + if (chplan_sta[i].flags & RTW_CHF_NO_IR) + chplan_new[k].flags |= RTW_CHF_NO_IR; +#else + chplan_new[k].flags |= RTW_CHF_NO_IR; +#endif + i++; + k++; + } + + /* add channel AP supported */ + while ((j < chplan_ap.Len) && (chplan_ap.Channel[j] <= 14)) { + chplan_new[k].ChannelNum = chplan_ap.Channel[j]; + j++; + k++; + } + } else { + /* keep original STA 2.4G channel plan */ + while ((i < MAX_CHANNEL_NUM) + && (chplan_sta[i].ChannelNum != 0) + && (chplan_sta[i].ChannelNum <= 14)) { + chplan_new[k].ChannelNum = chplan_sta[i].ChannelNum; + if (chplan_sta[i].flags & RTW_CHF_NO_IR) + chplan_new[k].flags |= RTW_CHF_NO_IR; + i++; + k++; + } + + /* skip AP 2.4G channel plan */ + while ((j < chplan_ap.Len) && (chplan_ap.Channel[j] <= 14)) + j++; + } + + if (pregistrypriv->wireless_mode & WIRELESS_11A) { + do { + if ((i >= MAX_CHANNEL_NUM) + || (chplan_sta[i].ChannelNum == 0)) + break; + + if ((j == chplan_ap.Len) || (chplan_ap.Channel[j] == 0)) + break; + + if (chplan_sta[i].ChannelNum == chplan_ap.Channel[j]) { + chplan_new[k].ChannelNum = chplan_ap.Channel[j]; + i++; + j++; + k++; + } else if (chplan_sta[i].ChannelNum < chplan_ap.Channel[j]) { + chplan_new[k].ChannelNum = chplan_sta[i].ChannelNum; +#if 0 + if (chplan_sta[i].flags & RTW_CHF_NO_IR) + chplan_new[k].flags |= RTW_CHF_NO_IR; +#else + chplan_new[k].flags |= RTW_CHF_NO_IR; +#endif + i++; + k++; + } else if (chplan_sta[i].ChannelNum > chplan_ap.Channel[j]) { + chplan_new[k].ChannelNum = chplan_ap.Channel[j]; + j++; + k++; + } + } while (1); + + /* change AP not support channel to Passive scan */ + while ((i < MAX_CHANNEL_NUM) && (chplan_sta[i].ChannelNum != 0)) { + chplan_new[k].ChannelNum = chplan_sta[i].ChannelNum; +#if 0 + if (chplan_sta[i].flags & RTW_CHF_NO_IR) + chplan_new[k].flags |= RTW_CHF_NO_IR; +#else + chplan_new[k].flags |= RTW_CHF_NO_IR; +#endif + i++; + k++; + } + + /* add channel AP supported */ + while ((j < chplan_ap.Len) && (chplan_ap.Channel[j] != 0)) { + chplan_new[k].ChannelNum = chplan_ap.Channel[j]; + j++; + k++; + } + } else { + /* keep original STA 5G channel plan */ + while ((i < MAX_CHANNEL_NUM) && (chplan_sta[i].ChannelNum != 0)) { + chplan_new[k].ChannelNum = chplan_sta[i].ChannelNum; + if (chplan_sta[i].flags & RTW_CHF_NO_IR) + chplan_new[k].flags |= RTW_CHF_NO_IR; + i++; + k++; + } + } + + pmlmeext->update_channel_plan_by_ap_done = 1; + rtw_nlrtw_reg_change_event(padapter); + +#ifdef CONFIG_RTW_DEBUG + k = 0; + RTW_INFO("%s: new STA channel plan {", __FUNCTION__); + while ((k < MAX_CHANNEL_NUM) && (chplan_new[k].ChannelNum != 0)) { + _RTW_INFO("%02d(%c),", chplan_new[k].ChannelNum, chplan_new[k].flags & RTW_CHF_NO_IR ? 'p' : 'c'); + k++; + } + _RTW_INFO("}\n"); +#endif + +#if 0 + /* recover the right channel index */ + channel = chplan_sta[pmlmeext->sitesurvey_res.channel_idx].ChannelNum; + k = 0; + while ((k < MAX_CHANNEL_NUM) && (chplan_new[k].ChannelNum != 0)) { + if (chplan_new[k].ChannelNum == channel) { + RTW_INFO("%s: change mlme_ext sitesurvey channel index from %d to %d\n", + __FUNCTION__, pmlmeext->sitesurvey_res.channel_idx, k); + pmlmeext->sitesurvey_res.channel_idx = k; + break; + } + k++; + } +#endif + +done_update_chplan_from_ap: + if (chplan_sta) + rtw_mfree(chplan_sta, sizeof(RT_CHANNEL_INFO) * MAX_CHANNEL_NUM); + } +} +#endif + +void rtw_survey_event_callback(_adapter *adapter, u8 *pbuf) +{ + _irqL irqL; + u32 len; + u8 val8; + WLAN_BSSID_EX *pnetwork; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + + pnetwork = (WLAN_BSSID_EX *)pbuf; + + len = get_WLAN_BSSID_EX_sz(pnetwork); + if (len > (sizeof(WLAN_BSSID_EX))) { + return; + } + +#ifdef CONFIG_RTW_80211K + val8 = 0; + rtw_hal_get_hwreg(adapter, HW_VAR_FREECNT, &val8); + + /* use TSF if no free run counter */ + if (val8==0) + pnetwork->PhyInfo.free_cnt = (u32)rtw_hal_get_tsftr_by_port( + adapter, rtw_hal_get_port(adapter)); +#endif + + if (pnetwork->InfrastructureMode == Ndis802_11Infrastructure) { + #ifdef CONFIG_80211D + process_80211d(adapter, pnetwork); + #endif + if (MLME_IS_SCAN(adapter)) { + adapter->mlmeextpriv.sitesurvey_res.activate_ch_cnt + += rtw_process_beacon_hint(adapter, pnetwork); + } + } + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + /* update IBSS_network 's timestamp */ + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE)) == _TRUE) { + if (_rtw_memcmp(&(pmlmepriv->cur_network.network.MacAddress), pnetwork->MacAddress, ETH_ALEN)) { + struct wlan_network *ibss_wlan = NULL; + _irqL irqL; + + _rtw_memcpy(pmlmepriv->cur_network.network.IEs, pnetwork->IEs, 8); + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + ibss_wlan = _rtw_find_network(&pmlmepriv->scanned_queue, pnetwork->MacAddress); + if (ibss_wlan) { + _rtw_memcpy(ibss_wlan->network.IEs , pnetwork->IEs, 8); + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + goto exit; + } + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + } + } + + /* lock pmlmepriv->lock when you accessing network_q */ + if ((check_fwstate(pmlmepriv, WIFI_UNDER_LINKING)) == _FALSE) { + if (pnetwork->Ssid.Ssid[0] == 0) + pnetwork->Ssid.SsidLength = 0; + rtw_add_network(adapter, pnetwork); + } + +exit: + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + + return; +} + +void rtw_surveydone_event_callback(_adapter *adapter, u8 *pbuf) +{ + _irqL irqL; + struct surveydone_event *parm = (struct surveydone_event *)pbuf; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + +#ifdef CONFIG_MLME_EXT + mlmeext_surveydone_event_callback(adapter); +#endif + + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + if (pmlmepriv->wps_probe_req_ie) { + u32 free_len = pmlmepriv->wps_probe_req_ie_len; + pmlmepriv->wps_probe_req_ie_len = 0; + rtw_mfree(pmlmepriv->wps_probe_req_ie, free_len); + pmlmepriv->wps_probe_req_ie = NULL; + } + + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _FALSE) { + RTW_INFO(FUNC_ADPT_FMT" fw_state:0x%x\n", FUNC_ADPT_ARG(adapter), get_fwstate(pmlmepriv)); + /* rtw_warn_on(1); */ + } + + if (pmlmeext->scan_abort == _TRUE) + pmlmeext->scan_abort = _FALSE; + + _clr_fwstate_(pmlmepriv, WIFI_UNDER_SURVEY); + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + _cancel_timer_ex(&pmlmepriv->scan_to_timer); + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + rtw_set_signal_stat_timer(&adapter->recvpriv); +#endif + + if (pmlmepriv->to_join == _TRUE) { + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE)) { + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + set_fwstate(pmlmepriv, WIFI_UNDER_LINKING); + + if (rtw_select_and_join_from_scanned_queue(pmlmepriv) == _SUCCESS) + _set_timer(&pmlmepriv->assoc_timer, MAX_JOIN_TIMEOUT); + #ifdef CONFIG_AP_MODE + else { + WLAN_BSSID_EX *pdev_network = &(adapter->registrypriv.dev_network); + u8 *pibss = adapter->registrypriv.dev_network.MacAddress; + + /* pmlmepriv->fw_state ^= WIFI_UNDER_SURVEY; */ /* because don't set assoc_timer */ + _clr_fwstate_(pmlmepriv, WIFI_UNDER_SURVEY); + + + _rtw_memset(&pdev_network->Ssid, 0, sizeof(NDIS_802_11_SSID)); + _rtw_memcpy(&pdev_network->Ssid, &pmlmepriv->assoc_ssid, sizeof(NDIS_802_11_SSID)); + + rtw_update_registrypriv_dev_network(adapter); + rtw_generate_random_ibss(pibss); + + /*pmlmepriv->fw_state = WIFI_ADHOC_MASTER_STATE;*/ + init_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + + if (rtw_create_ibss_cmd(adapter, 0) != _SUCCESS) + RTW_ERR("rtw_create_ibss_cmd FAIL\n"); + + pmlmepriv->to_join = _FALSE; + } + #endif /* CONFIG_AP_MODE */ + } + } else { + int s_ret; + set_fwstate(pmlmepriv, WIFI_UNDER_LINKING); + pmlmepriv->to_join = _FALSE; + s_ret = rtw_select_and_join_from_scanned_queue(pmlmepriv); + if (_SUCCESS == s_ret) + _set_timer(&pmlmepriv->assoc_timer, MAX_JOIN_TIMEOUT); + else if (s_ret == 2) { /* there is no need to wait for join */ + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + rtw_indicate_connect(adapter); + } else { + RTW_INFO("try_to_join, but select scanning queue fail, to_roam:%d\n", rtw_to_roam(adapter)); + + if (rtw_to_roam(adapter) != 0) { + struct sitesurvey_parm scan_parm; + u8 ssc_chk = rtw_sitesurvey_condition_check(adapter, _FALSE); + + rtw_init_sitesurvey_parm(adapter, &scan_parm); + _rtw_memcpy(&scan_parm.ssid[0], &pmlmepriv->assoc_ssid, sizeof(NDIS_802_11_SSID)); + scan_parm.ssid_num = 1; + + if (rtw_dec_to_roam(adapter) == 0 + || (ssc_chk != SS_ALLOW && ssc_chk != SS_DENY_BUSY_TRAFFIC) + || _SUCCESS != rtw_sitesurvey_cmd(adapter, &scan_parm) + ) { + rtw_set_to_roam(adapter, 0); + rtw_free_assoc_resources(adapter, _TRUE); + rtw_indicate_disconnect(adapter, 0, _FALSE); + } else + pmlmepriv->to_join = _TRUE; + } else + rtw_indicate_disconnect(adapter, 0, _FALSE); + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + } + } + } else { + if (rtw_chk_roam_flags(adapter, RTW_ROAM_ACTIVE) + #if (defined(CONFIG_RTW_WNM) && defined(CONFIG_RTW_80211R)) + || rtw_wnm_btm_roam_triggered(adapter) + #endif + ) { + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) + && check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + if (rtw_select_roaming_candidate(pmlmepriv) == _SUCCESS) { + #ifdef CONFIG_RTW_80211R + rtw_ft_start_roam(adapter, + (u8 *)pmlmepriv->roam_network->network.MacAddress); + #else + receive_disconnect(adapter, pmlmepriv->cur_network.network.MacAddress + , WLAN_REASON_ACTIVE_ROAM, _FALSE); + #endif + } + } + } + } + + /* RTW_INFO("scan complete in %dms\n",rtw_get_passing_time_ms(pmlmepriv->scan_start_time)); */ + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + +#ifdef CONFIG_P2P_PS + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + p2p_ps_wk_cmd(adapter, P2P_PS_SCAN_DONE, 0); +#endif /* CONFIG_P2P_PS */ + + rtw_mi_os_xmit_schedule(adapter); + +#ifdef CONFIG_DRVEXT_MODULE_WSC + drvext_surveydone_callback(&adapter->drvextpriv); +#endif + +#ifdef DBG_CONFIG_ERROR_DETECT + { + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + if (pmlmeext->sitesurvey_res.bss_cnt == 0) { + /* rtw_hal_sreset_reset(adapter); */ + } + } +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_surveydone_event_callback(adapter); +#endif /* CONFIG_IOCTL_CFG80211 */ + + rtw_indicate_scan_done(adapter, _FALSE); + +#if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_IOCTL_CFG80211) + rtw_cfg80211_indicate_scan_done_for_buddy(adapter, _FALSE); +#endif + + if (parm->activate_ch_cnt) { + op_class_pref_apply_regulatory(adapter, REG_BEACON_HINT); + rtw_nlrtw_reg_beacon_hint_event(adapter); + } + +#ifdef CONFIG_RTW_MESH + #if CONFIG_RTW_MESH_OFFCH_CAND + if (rtw_mesh_offch_candidate_accepted(adapter)) { + u8 ch; + + ch = rtw_mesh_select_operating_ch(adapter); + if (ch && pmlmepriv->cur_network.network.Configuration.DSConfig != ch) { + u8 ifbmp = rtw_mi_get_ap_mesh_ifbmp(adapter); + + if (ifbmp) { + /* switch to selected channel */ + rtw_change_bss_chbw_cmd(adapter, RTW_CMDF_DIRECTLY, ifbmp, 0, ch, REQ_BW_ORI, REQ_OFFSET_NONE); + issue_probereq_ex(adapter, &pmlmepriv->cur_network.network.mesh_id, NULL, 0, 0, 0, 0); + } else + rtw_warn_on(1); + } + } + #endif +#endif /* CONFIG_RTW_MESH */ + +#ifdef CONFIG_RTW_ACS + if (parm->acs) { + u8 ifbmp = rtw_mi_get_ap_mesh_ifbmp(adapter); + + if (ifbmp) + rtw_change_bss_chbw_cmd(adapter, RTW_CMDF_DIRECTLY, ifbmp, 0, REQ_CH_INT_INFO, REQ_BW_ORI, REQ_OFFSET_NONE); + } +#endif +} + +u8 _rtw_sitesurvey_condition_check(const char *caller, _adapter *adapter, bool check_sc_interval) +{ + u8 ss_condition = SS_ALLOW; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct registry_priv *registry_par = &adapter->registrypriv; + + +#ifdef CONFIG_MP_INCLUDED + if (rtw_mp_mode_check(adapter)) { + RTW_INFO("%s ("ADPT_FMT") MP mode block Scan request\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_MP_MODE; + goto _exit; + } +#endif + +#ifdef DBG_LA_MODE + if(registry_par->la_mode_en == 1 && MLME_IS_ASOC(adapter)) { + RTW_INFO("%s ("ADPT_FMT") LA debug mode block Scan request\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_LA_MODE; + goto _exit; + } +#endif + +#ifdef CONFIG_RTW_REPEATER_SON + if (adapter->rtw_rson_scanstage == RSON_SCAN_PROCESS) { + RTW_INFO("%s ("ADPT_FMT") blocking scan for under rson scanning process\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_RSON_SCANING; + goto _exit; + } +#endif +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(adapter)->block_scan == _TRUE) { + RTW_INFO("%s ("ADPT_FMT") wdev_priv.block_scan is set\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_BLOCK_SCAN; + goto _exit; + } +#endif + + if (adapter_to_dvobj(adapter)->scan_deny == _TRUE) { + RTW_INFO("%s ("ADPT_FMT") tpt mode, scan deny!\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_BLOCK_SCAN; + goto _exit; + } + + if (rtw_is_scan_deny(adapter)) { + RTW_INFO("%s ("ADPT_FMT") : scan deny\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_BY_DRV; + goto _exit; + } + +#ifdef CONFIG_ADAPTIVITY_DENY_SCAN + if (registry_par->adaptivity_en + && rtw_phydm_get_edcca_flag(adapter) + && rtw_is_2g_ch(GET_HAL_DATA(adapter)->current_channel)) { + RTW_WARN(FUNC_ADPT_FMT": Adaptivity block scan! (ch=%u)\n", + FUNC_ADPT_ARG(adapter), + GET_HAL_DATA(adapter)->current_channel); + ss_condition = SS_DENY_ADAPTIVITY; + goto _exit; + } +#endif /* CONFIG_ADAPTIVITY_DENY_SCAN */ + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE)){ + if(check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) { + RTW_INFO("%s ("ADPT_FMT") : scan abort!! AP mode process WPS\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_SELF_AP_UNDER_WPS; + goto _exit; + } else if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) == _TRUE) { + RTW_INFO("%s ("ADPT_FMT") : scan abort!!AP mode under linking (fwstate=0x%x)\n", + caller, ADPT_ARG(adapter), pmlmepriv->fw_state); + ss_condition = SS_DENY_SELF_AP_UNDER_LINKING; + goto _exit; + } else if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) { + RTW_INFO("%s ("ADPT_FMT") : scan abort!!AP mode under survey (fwstate=0x%x)\n", + caller, ADPT_ARG(adapter), pmlmepriv->fw_state); + ss_condition = SS_DENY_SELF_AP_UNDER_SURVEY; + goto _exit; + } + } else { + if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) == _TRUE) { + RTW_INFO("%s ("ADPT_FMT") : scan abort!!STA mode under linking (fwstate=0x%x)\n", + caller, ADPT_ARG(adapter), pmlmepriv->fw_state); + ss_condition = SS_DENY_SELF_STA_UNDER_LINKING; + goto _exit; + } else if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) { + RTW_INFO("%s ("ADPT_FMT") : scan abort!!STA mode under survey (fwstate=0x%x)\n", + caller, ADPT_ARG(adapter), pmlmepriv->fw_state); + ss_condition = SS_DENY_SELF_STA_UNDER_SURVEY; + goto _exit; + } + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(adapter, WIFI_UNDER_LINKING | WIFI_UNDER_WPS)) { + RTW_INFO("%s ("ADPT_FMT") : scan abort!! buddy_intf under linking or wps\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_BUDDY_UNDER_LINK_WPS; + goto _exit; + + } else if (rtw_mi_buddy_check_fwstate(adapter, WIFI_UNDER_SURVEY)) { + RTW_INFO("%s ("ADPT_FMT") : scan abort!! buddy_intf under survey\n", caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_BUDDY_UNDER_SURVEY; + goto _exit; + } +#endif /* CONFIG_CONCURRENT_MODE */ + +#ifdef RTW_BUSY_DENY_SCAN + /* + * busy traffic check + * Rules: + * 1. If (scan interval <= BUSY_TRAFFIC_SCAN_DENY_PERIOD) always allow + * scan, otherwise goto rule 2. + * 2. Deny scan if any interface is busy, otherwise allow scan. + */ + if (pmlmepriv->lastscantime + && (rtw_get_passing_time_ms(pmlmepriv->lastscantime) > + registry_par->scan_interval_thr) + && rtw_mi_busy_traffic_check(adapter)) { + RTW_WARN("%s ("ADPT_FMT") : scan abort!! BusyTraffic\n", + caller, ADPT_ARG(adapter)); + ss_condition = SS_DENY_BUSY_TRAFFIC; + goto _exit; + } +#endif /* RTW_BUSY_DENY_SCAN */ + +_exit: + return ss_condition; +} + +static void free_scanqueue(struct mlme_priv *pmlmepriv) +{ + _irqL irqL, irqL0; + _queue *free_queue = &pmlmepriv->free_bss_pool; + _queue *scan_queue = &pmlmepriv->scanned_queue; + _list *plist, *phead, *ptemp; + + + _enter_critical_bh(&scan_queue->lock, &irqL0); + _enter_critical_bh(&free_queue->lock, &irqL); + + phead = get_list_head(scan_queue); + plist = get_next(phead); + + while (plist != phead) { + ptemp = get_next(plist); + rtw_list_delete(plist); + rtw_list_insert_tail(plist, &free_queue->queue); + plist = ptemp; + pmlmepriv->num_of_scanned--; + } + + _exit_critical_bh(&free_queue->lock, &irqL); + _exit_critical_bh(&scan_queue->lock, &irqL0); + +} + +void rtw_reset_rx_info(_adapter *adapter) +{ + struct recv_priv *precvpriv = &adapter->recvpriv; + + precvpriv->dbg_rx_ampdu_drop_count = 0; + precvpriv->dbg_rx_ampdu_forced_indicate_count = 0; + precvpriv->dbg_rx_ampdu_loss_count = 0; + precvpriv->dbg_rx_dup_mgt_frame_drop_count = 0; + precvpriv->dbg_rx_ampdu_window_shift_cnt = 0; + precvpriv->dbg_rx_drop_count = 0; + precvpriv->dbg_rx_conflic_mac_addr_cnt = 0; +} + +/* +*rtw_free_assoc_resources: the caller has to lock pmlmepriv->lock +*/ +void rtw_free_assoc_resources(_adapter *adapter, u8 lock_scanned_queue) +{ + _irqL irqL; + struct wlan_network *pwlan = NULL; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct wlan_network *tgt_network = &pmlmepriv->cur_network; + + +#ifdef CONFIG_TDLS + struct tdls_info *ptdlsinfo = &adapter->tdlsinfo; +#endif /* CONFIG_TDLS */ + + + RTW_INFO("%s-"ADPT_FMT" tgt_network MacAddress=" MAC_FMT" ssid=%s\n", + __func__, ADPT_ARG(adapter), MAC_ARG(tgt_network->network.MacAddress), tgt_network->network.Ssid.Ssid); + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + struct sta_info *psta; + + psta = rtw_get_stainfo(&adapter->stapriv, tgt_network->network.MacAddress); + +#ifdef CONFIG_TDLS + rtw_free_all_tdls_sta(adapter, _TRUE); + rtw_reset_tdls_info(adapter); + + if (ptdlsinfo->link_established == _TRUE) + rtw_tdls_cmd(adapter, NULL, TDLS_RS_RCR); +#endif /* CONFIG_TDLS */ + + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + rtw_free_stainfo(adapter, psta); + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + + } + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE)) { + struct sta_info *psta; + + rtw_free_all_stainfo(adapter); + + psta = rtw_get_bcmc_stainfo(adapter); + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + rtw_free_stainfo(adapter, psta); + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + + rtw_init_bcmc_stainfo(adapter); + } + + if (lock_scanned_queue) + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (check_fwstate(pmlmepriv, WIFI_UNDER_WPS) || (pmlmepriv->wpa_phase == _TRUE)){ + RTW_INFO("Dont free disconnecting network of scanned_queue due to uner %s %s phase\n\n", + check_fwstate(pmlmepriv, WIFI_UNDER_WPS) ? "WPS" : "", + (pmlmepriv->wpa_phase == _TRUE) ? "WPA" : ""); + } else { + pwlan = _rtw_find_same_network(&pmlmepriv->scanned_queue, tgt_network); + if (pwlan) { + pwlan->fixed = _FALSE; + + RTW_INFO("Free disconnecting network of scanned_queue\n"); + rtw_free_network_nolock(adapter, pwlan); +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(&adapter->wdinfo, P2P_STATE_NONE)) { + rtw_set_scan_deny(adapter, 2000); + /* rtw_clear_scan_deny(adapter); */ + } +#endif /* CONFIG_P2P */ + } else + RTW_ERR("Free disconnecting network of scanned_queue failed due to pwlan == NULL\n\n"); + } + + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) && (adapter->stapriv.asoc_sta_count == 1)) + /*||check_fwstate(pmlmepriv, WIFI_STATION_STATE)*/) { + if (pwlan) + rtw_free_network_nolock(adapter, pwlan); + } + + if (lock_scanned_queue) + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + adapter->securitypriv.key_mask = 0; + + rtw_reset_rx_info(adapter); + + +} + +/* +*rtw_indicate_connect: the caller has to lock pmlmepriv->lock +*/ +void rtw_indicate_connect(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + pmlmepriv->to_join = _FALSE; + + if (!check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE)) { + + set_fwstate(pmlmepriv, WIFI_ASOC_STATE); + + rtw_led_control(padapter, LED_CTL_LINK); + + rtw_os_indicate_connect(padapter); + + #ifdef CONFIG_RTW_WDS + if (MLME_IS_STA(padapter)) + rtw_wds_gptr_tbl_init(padapter); + #endif + } + + rtw_set_to_roam(padapter, 0); + if (!MLME_IS_AP(padapter) && !MLME_IS_MESH(padapter)) + rtw_mi_set_scan_deny(padapter, 3000); + + +} + + +/* +*rtw_indicate_disconnect: the caller has to lock pmlmepriv->lock +*/ +void rtw_indicate_disconnect(_adapter *padapter, u16 reason, u8 locally_generated) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); +#ifdef CONFIG_WAPI_SUPPORT + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; +#endif + u8 *wps_ie = NULL; + uint wpsie_len = 0; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) + pmlmepriv->wpa_phase = _TRUE; + + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING | WIFI_UNDER_WPS | WIFI_OP_CH_SWITCHING | WIFI_UNDER_KEY_HANDSHAKE); + + /* force to clear cur_network_scanned's SELECTED REGISTRAR */ + if (pmlmepriv->cur_network_scanned) { + WLAN_BSSID_EX *current_joined_bss = &(pmlmepriv->cur_network_scanned->network); + if (current_joined_bss) { + wps_ie = rtw_get_wps_ie(current_joined_bss->IEs + _FIXED_IE_LENGTH_, + current_joined_bss->IELength - _FIXED_IE_LENGTH_, NULL, &wpsie_len); + if (wps_ie && wpsie_len > 0) { + u8 *attr = NULL; + u32 attr_len; + attr = rtw_get_wps_attr(wps_ie, wpsie_len, WPS_ATTR_SELECTED_REGISTRAR, + NULL, &attr_len); + if (attr) + *(attr + 4) = 0; + } + } + } + /* RTW_INFO("clear wps when %s\n", __func__); */ + + if (rtw_to_roam(padapter) > 0) + _clr_fwstate_(pmlmepriv, WIFI_ASOC_STATE); + +#ifdef CONFIG_WAPI_SUPPORT + psta = rtw_get_stainfo(pstapriv, cur_network->MacAddress); + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) + rtw_wapi_return_one_sta_info(padapter, psta->cmn.mac_addr); + else if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) || + check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE)) + rtw_wapi_return_all_sta_info(padapter); +#endif + + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) + || (rtw_to_roam(padapter) <= 0) + ) { + #ifdef CONFIG_RTW_WDS + adapter_set_use_wds(padapter, 0); + rtw_wds_gptr_tbl_unregister(padapter); + #endif + #ifdef CONFIG_RTW_MULTI_AP + padapter->multi_ap = 0; + #endif + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (ATOMIC_READ(&padapter->tbtx_tx_pause) == _TRUE) { + ATOMIC_SET(&padapter->tbtx_tx_pause, _FALSE); + rtw_tx_control_cmd(padapter); + } +#endif + + rtw_os_indicate_disconnect(padapter, reason, locally_generated); + + /* set ips_deny_time to avoid enter IPS before LPS leave */ + rtw_set_ips_deny(padapter, 3000); + + _clr_fwstate_(pmlmepriv, WIFI_ASOC_STATE); + + rtw_led_control(padapter, LED_CTL_NO_LINK); + + rtw_clear_scan_deny(padapter); + } + +#ifdef CONFIG_P2P_PS + p2p_ps_wk_cmd(padapter, P2P_PS_DISABLE, 1); +#endif /* CONFIG_P2P_PS */ + +#ifdef CONFIG_LPS + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_DISCONNECT, 0); +#endif + +#ifdef CONFIG_BEAMFORMING + beamforming_wk_cmd(padapter, BEAMFORMING_CTRL_LEAVE, cur_network->MacAddress, ETH_ALEN, 1); +#endif /*CONFIG_BEAMFORMING*/ + +} + +inline void rtw_indicate_scan_done(_adapter *padapter, bool aborted) +{ + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + rtw_os_indicate_scan_done(padapter, aborted); + +#ifdef CONFIG_IPS + if (is_primary_adapter(padapter) + && (_FALSE == adapter_to_pwrctl(padapter)->bInSuspend) + && (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE | WIFI_UNDER_LINKING) == _FALSE)) { + struct pwrctrl_priv *pwrpriv; + + pwrpriv = adapter_to_pwrctl(padapter); + rtw_set_ips_deny(padapter, 0); +#ifdef CONFIG_IPS_CHECK_IN_WD + _set_timer(&adapter_to_dvobj(padapter)->dynamic_chk_timer, 1); +#else /* !CONFIG_IPS_CHECK_IN_WD */ + _rtw_set_pwr_state_check_timer(pwrpriv, 1); +#endif /* !CONFIG_IPS_CHECK_IN_WD */ + } +#endif /* CONFIG_IPS */ +} + +static u32 _rtw_wait_scan_done(_adapter *adapter, u8 abort, u32 timeout_ms) +{ + systime start; + u32 pass_ms; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + start = rtw_get_current_time(); + + pmlmeext->scan_abort = abort; + + while (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) + && rtw_get_passing_time_ms(start) <= timeout_ms) { + + if (RTW_CANNOT_RUN(adapter)) + break; + + RTW_INFO(FUNC_NDEV_FMT"fw_state=WIFI_UNDER_SURVEY!\n", FUNC_NDEV_ARG(adapter->pnetdev)); + rtw_msleep_os(20); + } + + if (_TRUE == abort) { + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY)) { + if (!RTW_CANNOT_RUN(adapter)) + RTW_INFO(FUNC_NDEV_FMT"waiting for scan_abort time out!\n", FUNC_NDEV_ARG(adapter->pnetdev)); +#ifdef CONFIG_PLATFORM_MSTAR + /*_clr_fwstate_(pmlmepriv, WIFI_UNDER_SURVEY);*/ + set_survey_timer(pmlmeext, 0); + mlme_set_scan_to_timer(pmlmepriv, 50); +#endif + rtw_indicate_scan_done(adapter, _TRUE); + } + } + + pmlmeext->scan_abort = _FALSE; + pass_ms = rtw_get_passing_time_ms(start); + + return pass_ms; + +} + +void rtw_scan_wait_completed(_adapter *adapter) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct ss_res *ss = &pmlmeext->sitesurvey_res; + + _rtw_wait_scan_done(adapter, _FALSE, ss->scan_timeout_ms); +} + +u32 rtw_scan_abort_timeout(_adapter *adapter, u32 timeout_ms) +{ + return _rtw_wait_scan_done(adapter, _TRUE, timeout_ms); +} + +void rtw_scan_abort_no_wait(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY)) + pmlmeext->scan_abort = _TRUE; +} + +void rtw_scan_abort(_adapter *adapter) +{ + rtw_scan_abort_timeout(adapter, 200); +} + +static u32 _rtw_wait_join_done(_adapter *adapter, u8 abort, u32 timeout_ms) +{ + systime start; + u32 pass_ms; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + start = rtw_get_current_time(); + + pmlmeext->join_abort = abort; + if (abort) + set_link_timer(pmlmeext, 1); + + while (rtw_get_passing_time_ms(start) <= timeout_ms + && (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) + #ifdef CONFIG_IOCTL_CFG80211 + || rtw_cfg80211_is_connect_requested(adapter) + #endif + ) + ) { + if (RTW_CANNOT_RUN(adapter)) + break; + + RTW_INFO(FUNC_ADPT_FMT" linking...\n", FUNC_ADPT_ARG(adapter)); + rtw_msleep_os(20); + } + + if (abort) { + if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) + #ifdef CONFIG_IOCTL_CFG80211 + || rtw_cfg80211_is_connect_requested(adapter) + #endif + ) { + if (!RTW_CANNOT_RUN(adapter)) + RTW_INFO(FUNC_ADPT_FMT" waiting for join_abort time out!\n", FUNC_ADPT_ARG(adapter)); + } + } + + pmlmeext->join_abort = 0; + pass_ms = rtw_get_passing_time_ms(start); + + return pass_ms; +} + +u32 rtw_join_abort_timeout(_adapter *adapter, u32 timeout_ms) +{ + return _rtw_wait_join_done(adapter, _TRUE, timeout_ms); +} + +static struct sta_info *rtw_joinbss_update_stainfo(_adapter *padapter, struct wlan_network *pnetwork) +{ + int i; + struct sta_info *psta = NULL; + struct recv_reorder_ctrl *preorder_ctrl; + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; +#ifdef CONFIG_RTS_FULL_BW + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct wlan_network *cur_network = &(pmlmepriv->cur_network); +#endif/*CONFIG_RTS_FULL_BW*/ + + psta = rtw_get_stainfo(pstapriv, pnetwork->network.MacAddress); + if (psta == NULL) + psta = rtw_alloc_stainfo(pstapriv, pnetwork->network.MacAddress); + + if (psta) { /* update ptarget_sta */ + RTW_INFO("%s\n", __FUNCTION__); + + psta->cmn.aid = pnetwork->join_res; + + update_sta_info(padapter, psta); + + /* update station supportRate */ + psta->bssratelen = rtw_get_rateset_len(pnetwork->network.SupportedRates); + _rtw_memcpy(psta->bssrateset, pnetwork->network.SupportedRates, psta->bssratelen); + rtw_hal_update_sta_ra_info(padapter, psta); + + psta->wireless_mode = pmlmeext->cur_wireless_mode; + rtw_hal_update_sta_wset(padapter, psta); + + /* sta mode */ + rtw_hal_set_odm_var(padapter, HAL_ODM_STA_INFO, psta, _TRUE); + + /* security related */ +#ifdef CONFIG_RTW_80211R + if ((padapter->securitypriv.dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) + && (psta->ft_pairwise_key_installed == _FALSE)) { +#else + if (padapter->securitypriv.dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) { +#endif + u8 *ie; + sint ie_len; + u8 mfp_opt = MFP_NO; + u8 spp_opt = 0; + + padapter->securitypriv.binstallGrpkey = _FALSE; + padapter->securitypriv.busetkipkey = _FALSE; + padapter->securitypriv.bgrpkey_handshake = _FALSE; + + ie = rtw_get_ie(pnetwork->network.IEs + _BEACON_IE_OFFSET_, WLAN_EID_RSN + , &ie_len, (pnetwork->network.IELength - _BEACON_IE_OFFSET_)); + if (ie && ie_len > 0 + && rtw_parse_wpa2_ie(ie, ie_len + 2, NULL, NULL, NULL, NULL, &mfp_opt, &spp_opt) == _SUCCESS + ) { + if (padapter->securitypriv.mfp_opt >= MFP_OPTIONAL && mfp_opt >= MFP_OPTIONAL) + psta->flags |= WLAN_STA_MFP; + } + + if (padapter->securitypriv.dot11PrivacyAlgrthm != _NO_PRIVACY_ ) { + /*check if amsdu is allowed */ + if (rtw_check_amsdu_disable(padapter->registrypriv.amsdu_mode, spp_opt) == _TRUE) + psta->flags |= WLAN_STA_AMSDU_DISABLE; + } + psta->ieee8021x_blocked = _TRUE; + psta->dot118021XPrivacy = padapter->securitypriv.dot11PrivacyAlgrthm; + + _rtw_memset((u8 *)&psta->dot118021x_UncstKey, 0, sizeof(union Keytype)); + _rtw_memset((u8 *)&psta->dot11tkiprxmickey, 0, sizeof(union Keytype)); + _rtw_memset((u8 *)&psta->dot11tkiptxmickey, 0, sizeof(union Keytype)); + } + + /* Commented by Albert 2012/07/21 */ + /* When doing the WPS, the wps_ie_len won't equal to 0 */ + /* And the Wi-Fi driver shouldn't allow the data packet to be tramsmitted. */ + if (padapter->securitypriv.wps_ie_len != 0) { + psta->ieee8021x_blocked = _TRUE; + padapter->securitypriv.wps_ie_len = 0; + } + + + /* for A-MPDU Rx reordering buffer control for sta_info */ + /* if A-MPDU Rx is enabled, reseting rx_ordering_ctrl wstart_b(indicate_seq) to default value=0xffff */ + /* todo: check if AP can send A-MPDU packets */ + for (i = 0; i < 16 ; i++) { + /* preorder_ctrl = &precvpriv->recvreorder_ctrl[i]; */ + preorder_ctrl = &psta->recvreorder_ctrl[i]; + preorder_ctrl->enable = _FALSE; + preorder_ctrl->indicate_seq = 0xffff; + rtw_clear_bit(RTW_RECV_ACK_OR_TIMEOUT, &preorder_ctrl->rec_abba_rsp_ack); + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u SN_CLEAR indicate_seq:%u preorder_ctrl->rec_abba_rsp_ack:%lu\n" + , FUNC_ADPT_ARG(padapter) + , i + , preorder_ctrl->indicate_seq + ,preorder_ctrl->rec_abba_rsp_ack + ); + #endif + preorder_ctrl->wend_b = 0xffff; + preorder_ctrl->wsize_b = 64;/* max_ampdu_sz; */ /* ex. 32(kbytes) -> wsize_b=32 */ + preorder_ctrl->ampdu_size = RX_AMPDU_SIZE_INVALID; + } + } + +#ifdef CONFIG_RTW_80211K + _rtw_memcpy(&psta->rm_en_cap, pnetwork->network.PhyInfo.rm_en_cap, 5); +#endif +#ifdef CONFIG_RTW_MULTI_AP + if (padapter->multi_ap & MULTI_AP_BACKHAUL_STA) { + u8 multi_ap = rtw_get_multi_ap_ie_ext(pmlmepriv->assoc_rsp + sizeof(struct rtw_ieee80211_hdr_3addr) + 6 + , pmlmepriv->assoc_rsp_len - sizeof(struct rtw_ieee80211_hdr_3addr) - 6); + + if (multi_ap & MULTI_AP_BACKHAUL_BSS) /* backhaul bss, enable WDS */ + psta->flags |= WLAN_STA_MULTI_AP | WLAN_STA_WDS; + else if (multi_ap & MULTI_AP_FRONTHAUL_BSS) /* fronthaul bss only */ + psta->flags |= WLAN_STA_MULTI_AP; + } +#endif +#ifdef CONFIG_RTS_FULL_BW + rtw_parse_sta_vendor_ie_8812(padapter, psta, BSS_EX_TLV_IES(&cur_network->network), BSS_EX_TLV_IES_LEN(&cur_network->network)); +#endif + return psta; + +} + +/* pnetwork : returns from rtw_joinbss_event_callback + * ptarget_wlan: found from scanned_queue */ +static void rtw_joinbss_update_network(_adapter *padapter, struct wlan_network *ptarget_wlan, struct wlan_network *pnetwork) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + sint tmp_fw_state = 0x0; + + RTW_INFO("%s\n", __FUNCTION__); + + /* why not use ptarget_wlan?? */ + _rtw_memcpy(&cur_network->network, &pnetwork->network, pnetwork->network.Length); + /* some IEs in pnetwork is wrong, so we should use ptarget_wlan IEs */ + cur_network->network.IELength = ptarget_wlan->network.IELength; + _rtw_memcpy(&cur_network->network.IEs[0], &ptarget_wlan->network.IEs[0], MAX_IE_SZ); + + cur_network->aid = pnetwork->join_res; + + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + rtw_set_signal_stat_timer(&padapter->recvpriv); +#endif + padapter->recvpriv.signal_strength = ptarget_wlan->network.PhyInfo.SignalStrength; + padapter->recvpriv.signal_qual = ptarget_wlan->network.PhyInfo.SignalQuality; + /* the ptarget_wlan->network.Rssi is raw data, we use ptarget_wlan->network.PhyInfo.SignalStrength instead (has scaled) */ + padapter->recvpriv.rssi = translate_percentage_to_dbm(ptarget_wlan->network.PhyInfo.SignalStrength); +#if defined(DBG_RX_SIGNAL_DISPLAY_PROCESSING) && 1 + RTW_INFO(FUNC_ADPT_FMT" signal_strength:%3u, rssi:%3d, signal_qual:%3u" + "\n" + , FUNC_ADPT_ARG(padapter) + , padapter->recvpriv.signal_strength + , padapter->recvpriv.rssi + , padapter->recvpriv.signal_qual + ); +#endif +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + rtw_set_signal_stat_timer(&padapter->recvpriv); +#endif + + /* update fw_state */ /* will clr WIFI_UNDER_LINKING here indirectly */ + + switch (pnetwork->network.InfrastructureMode) { + case Ndis802_11Infrastructure: + /* Check encryption */ + if (psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) + tmp_fw_state = tmp_fw_state | WIFI_UNDER_KEY_HANDSHAKE; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) + tmp_fw_state = tmp_fw_state | WIFI_UNDER_WPS; + + init_fwstate(pmlmepriv, WIFI_STATION_STATE | tmp_fw_state); + + break; + case Ndis802_11IBSS: + /*pmlmepriv->fw_state = WIFI_ADHOC_STATE;*/ + init_fwstate(pmlmepriv, WIFI_ADHOC_STATE); + break; + default: + /*pmlmepriv->fw_state = WIFI_NULL_STATE;*/ + init_fwstate(pmlmepriv, WIFI_NULL_STATE); + break; + } + + rtw_update_protection(padapter, (cur_network->network.IEs) + sizeof(NDIS_802_11_FIXED_IEs), + (cur_network->network.IELength)); + +#ifdef CONFIG_80211N_HT + rtw_update_ht_cap(padapter, cur_network->network.IEs, cur_network->network.IELength, (u8) cur_network->network.Configuration.DSConfig); +#endif +} + +/* Notes: the fucntion could be > passive_level (the same context as Rx tasklet) + * pnetwork : returns from rtw_joinbss_event_callback + * ptarget_wlan: found from scanned_queue + * if join_res > 0, for (fw_state==WIFI_STATION_STATE), we check if "ptarget_sta" & "ptarget_wlan" exist. + * if join_res > 0, for (fw_state==WIFI_ADHOC_STATE), we only check if "ptarget_wlan" exist. + * if join_res > 0, update "cur_network->network" from "pnetwork->network" if (ptarget_wlan !=NULL). + */ +/* #define REJOIN */ +void rtw_joinbss_event_prehandle(_adapter *adapter, u8 *pbuf, u16 status) +{ + _irqL irqL; + static u8 retry = 0; + struct sta_info *ptarget_sta = NULL, *pcur_sta = NULL; + struct sta_priv *pstapriv = &adapter->stapriv; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct wlan_network *pnetwork = (struct wlan_network *)pbuf; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct wlan_network *pcur_wlan = NULL, *ptarget_wlan = NULL; + unsigned int the_same_macaddr = _FALSE; + + rtw_get_encrypt_decrypt_from_registrypriv(adapter); + + the_same_macaddr = _rtw_memcmp(pnetwork->network.MacAddress, cur_network->network.MacAddress, ETH_ALEN); + + pnetwork->network.Length = get_WLAN_BSSID_EX_sz(&pnetwork->network); + if (pnetwork->network.Length > sizeof(WLAN_BSSID_EX)) + goto exit; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + pmlmepriv->LinkDetectInfo.TrafficTransitionCount = 0; + pmlmepriv->LinkDetectInfo.LowPowerTransitionCount = 0; + + + if (pnetwork->join_res > 0) { + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + retry = 0; + if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING)) { + /* s1. find ptarget_wlan */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + if (the_same_macaddr == _TRUE) + ptarget_wlan = _rtw_find_network(&pmlmepriv->scanned_queue, cur_network->network.MacAddress); + else { + pcur_wlan = _rtw_find_network(&pmlmepriv->scanned_queue, cur_network->network.MacAddress); + if (pcur_wlan) + pcur_wlan->fixed = _FALSE; + + pcur_sta = rtw_get_stainfo(pstapriv, cur_network->network.MacAddress); + if (pcur_sta) { + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL2); */ + rtw_free_stainfo(adapter, pcur_sta); + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL2); */ + } + + ptarget_wlan = _rtw_find_network(&pmlmepriv->scanned_queue, pnetwork->network.MacAddress); + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) { + if (ptarget_wlan) + ptarget_wlan->fixed = _TRUE; + } + } + + } else { + ptarget_wlan = _rtw_find_same_network(&pmlmepriv->scanned_queue, pnetwork); + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) { + if (ptarget_wlan) + ptarget_wlan->fixed = _TRUE; + } + } + + /* s2. update cur_network */ + if (ptarget_wlan) + rtw_joinbss_update_network(adapter, ptarget_wlan, pnetwork); + else { + RTW_PRINT("Can't find ptarget_wlan when joinbss_event callback\n"); + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + goto ignore_joinbss_callback; + } + + + /* s3. find ptarget_sta & update ptarget_sta after update cur_network only for station mode */ + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) { + ptarget_sta = rtw_joinbss_update_stainfo(adapter, pnetwork); + if (ptarget_sta == NULL) { + RTW_ERR("Can't update stainfo when joinbss_event callback\n"); + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + goto ignore_joinbss_callback; + } + + /* Queue TX packets before FW/HW ready */ + /* clear in mlmeext_joinbss_event_callback() */ + rtw_xmit_queue_set(ptarget_sta); + } + + /* s4. indicate connect */ + if (MLME_IS_STA(adapter) || MLME_IS_ADHOC(adapter)) { + pmlmepriv->cur_network_scanned = ptarget_wlan; + rtw_indicate_connect(adapter); + } + + /* s5. Cancle assoc_timer */ + _cancel_timer_ex(&pmlmepriv->assoc_timer); + + + } else { + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + goto ignore_joinbss_callback; + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + } else if (pnetwork->join_res == -4) { + rtw_reset_securitypriv(adapter); + pmlmepriv->join_status = status; + _set_timer(&pmlmepriv->assoc_timer, 1); + + /* rtw_free_assoc_resources(adapter, _TRUE); */ + + if ((check_fwstate(pmlmepriv, WIFI_UNDER_LINKING)) == _TRUE) { + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + } + + } else { /* if join_res < 0 (join fails), then try again */ + +#ifdef REJOIN + res = _FAIL; + if (retry < 2) { + res = rtw_select_and_join_from_scanned_queue(pmlmepriv); + } + + if (res == _SUCCESS) { + /* extend time of assoc_timer */ + _set_timer(&pmlmepriv->assoc_timer, MAX_JOIN_TIMEOUT); + retry++; + } else if (res == 2) { /* there is no need to wait for join */ + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + rtw_indicate_connect(adapter); + } else { +#endif + pmlmepriv->join_status = status; + _set_timer(&pmlmepriv->assoc_timer, 1); + /* rtw_free_assoc_resources(adapter, _TRUE); */ + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + +#ifdef REJOIN + retry = 0; + } +#endif + } + +ignore_joinbss_callback: + _exit_critical_bh(&pmlmepriv->lock, &irqL); + +exit: + return; +} + +void rtw_joinbss_event_callback(_adapter *adapter, u8 *pbuf) +{ + struct wlan_network *pnetwork = (struct wlan_network *)pbuf; + + + mlmeext_joinbss_event_callback(adapter, pnetwork->join_res); + + rtw_mi_os_xmit_schedule(adapter); + +} + +void rtw_sta_media_status_rpt(_adapter *adapter, struct sta_info *sta, bool connected) +{ + struct macid_ctl_t *macid_ctl = &adapter->dvobj->macid_ctl; + bool miracast_enabled = 0; + bool miracast_sink = 0; + u8 role = H2C_MSR_ROLE_RSVD; + + if (sta == NULL) { + RTW_PRINT(FUNC_ADPT_FMT" sta is NULL\n" + , FUNC_ADPT_ARG(adapter)); + rtw_warn_on(1); + return; + } + + if (sta->cmn.mac_id >= macid_ctl->num) { + RTW_PRINT(FUNC_ADPT_FMT" invalid macid:%u\n" + , FUNC_ADPT_ARG(adapter), sta->cmn.mac_id); + rtw_warn_on(1); + return; + } + + if (!rtw_macid_is_used(macid_ctl, sta->cmn.mac_id)) { + RTW_PRINT(FUNC_ADPT_FMT" macid:%u not is used, set connected to 0\n" + , FUNC_ADPT_ARG(adapter), sta->cmn.mac_id); + connected = 0; + rtw_warn_on(1); + } + + if (connected && !rtw_macid_is_bmc(macid_ctl, sta->cmn.mac_id)) { + miracast_enabled = STA_OP_WFD_MODE(sta) != 0 && is_miracast_enabled(adapter); + miracast_sink = miracast_enabled && (STA_OP_WFD_MODE(sta) & MIRACAST_SINK); + +#ifdef CONFIG_TDLS + if (sta->tdls_sta_state & TDLS_LINKED_STATE) + role = H2C_MSR_ROLE_TDLS; + else +#endif + if (MLME_IS_STA(adapter)) { + if (MLME_IS_GC(adapter)) + role = H2C_MSR_ROLE_GO; + else + role = H2C_MSR_ROLE_AP; + } else if (MLME_IS_AP(adapter)) { + if (MLME_IS_GO(adapter)) + role = H2C_MSR_ROLE_GC; + else + role = H2C_MSR_ROLE_STA; + } else if (MLME_IS_ADHOC(adapter) || MLME_IS_ADHOC_MASTER(adapter)) + role = H2C_MSR_ROLE_ADHOC; + else if (MLME_IS_MESH(adapter)) + role = H2C_MSR_ROLE_MESH; + +#ifdef CONFIG_WFD + if (role == H2C_MSR_ROLE_GC + || role == H2C_MSR_ROLE_GO + || role == H2C_MSR_ROLE_TDLS + ) { + if (adapter->wfd_info.rtsp_ctrlport + || adapter->wfd_info.tdls_rtsp_ctrlport + || adapter->wfd_info.peer_rtsp_ctrlport) + rtw_wfd_st_switch(sta, 1); + } +#endif + } + + rtw_hal_set_FwMediaStatusRpt_single_cmd(adapter + , connected + , miracast_enabled + , miracast_sink + , role + , sta->cmn.mac_id + ); +} + +u8 rtw_sta_media_status_rpt_cmd(_adapter *adapter, struct sta_info *sta, bool connected) +{ + struct cmd_priv *cmdpriv = &adapter->cmdpriv; + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *cmd_parm; + struct sta_media_status_rpt_cmd_parm *rpt_parm; + u8 res = _SUCCESS; + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (cmd_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + rpt_parm = (struct sta_media_status_rpt_cmd_parm *)rtw_zmalloc(sizeof(struct sta_media_status_rpt_cmd_parm)); + if (rpt_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + rpt_parm->sta = sta; + rpt_parm->connected = connected; + + cmd_parm->ec_id = STA_MSTATUS_RPT_WK_CID; + cmd_parm->type = 0; + cmd_parm->size = sizeof(struct sta_media_status_rpt_cmd_parm); + cmd_parm->pbuf = (u8 *)rpt_parm; + init_h2fwcmd_w_parm_no_rsp(cmdobj, cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(cmdpriv, cmdobj); + +exit: + return res; +} + +inline void rtw_sta_media_status_rpt_cmd_hdl(_adapter *adapter, struct sta_media_status_rpt_cmd_parm *parm) +{ + rtw_sta_media_status_rpt(adapter, parm->sta, parm->connected); +} + +void rtw_stassoc_event_callback(_adapter *adapter, u8 *pbuf) +{ + _irqL irqL; + struct sta_info *psta; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct stassoc_event *pstassoc = (struct stassoc_event *)pbuf; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct wlan_network *ptarget_wlan = NULL; + + +#if CONFIG_RTW_MACADDR_ACL + if (rtw_access_ctrl(adapter, pstassoc->macaddr) == _FALSE) + return; +#endif + +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + if (MLME_IS_AP(adapter) || MLME_IS_MESH(adapter)) { + psta = rtw_get_stainfo(&adapter->stapriv, pstassoc->macaddr); + if (psta) { + u8 *passoc_req = NULL; + u32 assoc_req_len = 0; + + rtw_sta_media_status_rpt(adapter, psta, 1); + +#ifdef CONFIG_MCC_MODE + rtw_hal_mcc_update_macid_bitmap(adapter, psta->cmn.mac_id, _TRUE); +#endif /* CONFIG_MCC_MODE */ + +#ifndef CONFIG_AUTO_AP_MODE + ap_sta_info_defer_update(adapter, psta); + + if (!MLME_IS_MESH(adapter)) { + /* report to upper layer */ + RTW_INFO("indicate_sta_assoc_event to upper layer - hostapd\n"); + #ifdef CONFIG_IOCTL_CFG80211 + _enter_critical_bh(&psta->lock, &irqL); + if (psta->passoc_req && psta->assoc_req_len > 0) { + passoc_req = rtw_zmalloc(psta->assoc_req_len); + if (passoc_req) { + assoc_req_len = psta->assoc_req_len; + _rtw_memcpy(passoc_req, psta->passoc_req, assoc_req_len); + } + } + _exit_critical_bh(&psta->lock, &irqL); + + if (passoc_req && assoc_req_len > 0) { + rtw_cfg80211_indicate_sta_assoc(adapter, passoc_req, assoc_req_len); + rtw_mfree(passoc_req, assoc_req_len); + } + #else /* !CONFIG_IOCTL_CFG80211 */ + rtw_indicate_sta_assoc_event(adapter, psta); + #endif /* !CONFIG_IOCTL_CFG80211 */ + } +#endif /* !CONFIG_AUTO_AP_MODE */ + +#ifdef CONFIG_BEAMFORMING + beamforming_wk_cmd(adapter, BEAMFORMING_CTRL_ENTER, (u8 *)psta, sizeof(struct sta_info), 0); +#endif/*CONFIG_BEAMFORMING*/ + if (is_wep_enc(adapter->securitypriv.dot11PrivacyAlgrthm)) + rtw_ap_wep_pk_setting(adapter, psta); + + #ifdef CONFIG_PLATFORM_CMAP_INTFS + if (MLME_IS_AP(adapter)) { + cmap_intfs_nl_sta_event(psta->cmn.mac_addr, adapter_mac_addr(adapter), 1 + , psta->passoc_req + IEEE80211_3ADDR_LEN, psta->assoc_req_len - IEEE80211_3ADDR_LEN); + } + #endif + } + goto exit; + } +#endif /* defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + + /* for AD-HOC mode */ + psta = rtw_get_stainfo(&adapter->stapriv, pstassoc->macaddr); + if (psta == NULL) { + RTW_ERR(FUNC_ADPT_FMT" get no sta_info with "MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(pstassoc->macaddr)); + rtw_warn_on(1); + goto exit; + } + + rtw_sta_media_status_rpt(adapter, psta, 1); + + if (adapter->securitypriv.dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) + psta->dot118021XPrivacy = adapter->securitypriv.dot11PrivacyAlgrthm; + + + psta->ieee8021x_blocked = _FALSE; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) || + (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE)) { + if (adapter->stapriv.asoc_sta_count == 2) { + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + ptarget_wlan = _rtw_find_network(&pmlmepriv->scanned_queue, cur_network->network.MacAddress); + pmlmepriv->cur_network_scanned = ptarget_wlan; + if (ptarget_wlan) + ptarget_wlan->fixed = _TRUE; + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + /* a sta + bc/mc_stainfo (not Ibss_stainfo) */ + rtw_indicate_connect(adapter); + } + } + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + + mlmeext_sta_add_event_callback(adapter, psta); + +#ifdef CONFIG_RTL8711 + /* submit SetStaKey_cmd to tell fw, fw will allocate an CAM entry for this sta */ + rtw_setstakey_cmd(adapter, psta, GROUP_KEY, _TRUE); +#endif + +exit: +#ifdef CONFIG_RTS_FULL_BW + rtw_set_rts_bw(adapter); +#endif/*CONFIG_RTS_FULL_BW*/ + return; +} + +#ifdef CONFIG_IEEE80211W +void rtw_sta_timeout_event_callback(_adapter *adapter, u8 *pbuf) +{ +#ifdef CONFIG_AP_MODE + _irqL irqL; + struct sta_info *psta; + struct stadel_event *pstadel = (struct stadel_event *)pbuf; + struct sta_priv *pstapriv = &adapter->stapriv; + + psta = rtw_get_stainfo(&adapter->stapriv, pstadel->macaddr); + + if (psta) { + u8 updated = _FALSE; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&psta->asoc_list) == _FALSE) { + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + updated = ap_free_sta(adapter, psta, _TRUE, WLAN_REASON_PREV_AUTH_NOT_VALID, _TRUE); + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + associated_clients_update(adapter, updated, STA_INFO_UPDATE_ALL); + } +#endif /* CONFIG_AP_MODE */ +} +#endif /* CONFIG_IEEE80211W */ + +void rtw_sta_mstatus_disc_rpt(_adapter *adapter, u8 mac_id) +{ + struct macid_ctl_t *macid_ctl = &adapter->dvobj->macid_ctl; + + if (mac_id < macid_ctl->num) { + u8 id_is_shared = mac_id == RTW_DEFAULT_MGMT_MACID; /* TODO: real shared macid judgment */ + + RTW_INFO(FUNC_ADPT_FMT" - mac_id=%d%s\n", FUNC_ADPT_ARG(adapter) + , mac_id, id_is_shared ? " shared" : ""); + + if (!id_is_shared) { + rtw_hal_macid_drop(adapter, mac_id); + rtw_hal_set_FwMediaStatusRpt_single_cmd(adapter, 0, 0, 0, 0, mac_id); + /* + * For safety, prevent from keeping macid sleep. + * If we can sure all power mode enter/leave are paired, + * this check can be removed. + * Lucas@20131113 + */ + /* wakeup macid after disconnect. */ + /*if (MLME_IS_STA(adapter))*/ + rtw_hal_macid_wakeup(adapter, mac_id); + } + } else { + RTW_PRINT(FUNC_ADPT_FMT" invalid macid:%u\n" + , FUNC_ADPT_ARG(adapter), mac_id); + rtw_warn_on(1); + } +} +void rtw_sta_mstatus_report(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct wlan_network *tgt_network = &pmlmepriv->cur_network; + struct sta_info *psta = NULL; + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) && check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + psta = rtw_get_stainfo(&adapter->stapriv, tgt_network->network.MacAddress); + if (psta) + rtw_sta_mstatus_disc_rpt(adapter, psta->cmn.mac_id); + else { + RTW_INFO("%s "ADPT_FMT" - mac_addr: "MAC_FMT" psta == NULL\n", __func__, ADPT_ARG(adapter), MAC_ARG(tgt_network->network.MacAddress)); + rtw_warn_on(1); + } + } +} + +void rtw_stadel_event_callback(_adapter *adapter, u8 *pbuf) +{ + _irqL irqL, irqL2; + + struct sta_info *psta; + struct wlan_network *pwlan = NULL; + WLAN_BSSID_EX *pdev_network = NULL; + u8 *pibss = NULL; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct stadel_event *pstadel = (struct stadel_event *)pbuf; + struct wlan_network *tgt_network = &(pmlmepriv->cur_network); + + RTW_INFO("%s(mac_id=%d)=" MAC_FMT "\n", __func__, pstadel->mac_id, MAC_ARG(pstadel->macaddr)); + rtw_sta_mstatus_disc_rpt(adapter, pstadel->mac_id); + +#ifdef CONFIG_MCC_MODE + rtw_hal_mcc_update_macid_bitmap(adapter, pstadel->mac_id, _FALSE); +#endif /* CONFIG_MCC_MODE */ + + psta = rtw_get_stainfo(&adapter->stapriv, pstadel->macaddr); + + if (psta == NULL) { + RTW_INFO("%s(mac_id=%d)=" MAC_FMT " psta == NULL\n", __func__, pstadel->mac_id, MAC_ARG(pstadel->macaddr)); + /*rtw_warn_on(1);*/ + } + + if (psta) + rtw_wfd_st_switch(psta, 0); + + if (MLME_IS_MESH(adapter)) { + rtw_free_stainfo(adapter, psta); + goto exit; + } + +#ifdef CONFIG_AP_MODE + if (MLME_IS_AP(adapter)) { +#ifdef CONFIG_IOCTL_CFG80211 +#ifdef COMPAT_KERNEL_RELEASE + +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 37)) || defined(CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER) + rtw_cfg80211_indicate_sta_disassoc(adapter, pstadel->macaddr, *(u16 *)pstadel->rsvd); +#endif /* (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 37)) || defined(CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER) */ +#endif /* CONFIG_IOCTL_CFG80211 */ + + #ifdef CONFIG_PLATFORM_CMAP_INTFS + cmap_intfs_nl_sta_event(pstadel->macaddr, adapter_mac_addr(adapter), 0, NULL, 0); + #endif + + rtw_free_stainfo(adapter, psta); + + goto exit; + } +#endif /* CONFIG_AP_MODE */ + + mlmeext_sta_del_event_callback(adapter); + + _enter_critical_bh(&pmlmepriv->lock, &irqL2); + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + u16 reason = *((unsigned short *)(pstadel->rsvd)); + bool roam = _FALSE; + struct wlan_network *roam_target = NULL; + +#ifdef CONFIG_LAYER2_ROAMING +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam_expired(adapter, reason)) + pmlmepriv->ft_roam.ft_roam_on_expired = _TRUE; + else + pmlmepriv->ft_roam.ft_roam_on_expired = _FALSE; +#endif + if (adapter->registrypriv.wifi_spec == 1) + roam = _FALSE; + else if (reason == WLAN_REASON_EXPIRATION_CHK && rtw_chk_roam_flags(adapter, RTW_ROAM_ON_EXPIRED)) + roam = _TRUE; + else if (reason == WLAN_REASON_ACTIVE_ROAM && rtw_chk_roam_flags(adapter, RTW_ROAM_ACTIVE)) { + roam = _TRUE; + roam_target = pmlmepriv->roam_network; + } + +#ifdef CONFIG_RTW_80211R + if (reason == WLAN_REASON_ACTIVE_ROAM && rtw_ft_chk_flags(adapter, RTW_FT_BTM_ROAM)) { + roam = _TRUE; + roam_target = pmlmepriv->roam_network; + } +#endif + + if (roam == _TRUE) { + if (rtw_to_roam(adapter) > 0) + rtw_dec_to_roam(adapter); /* this stadel_event is caused by roaming, decrease to_roam */ + else if (rtw_to_roam(adapter) == 0) + rtw_set_to_roam(adapter, adapter->registrypriv.max_roaming_times); + } else + rtw_set_to_roam(adapter, 0); +#endif /* CONFIG_LAYER2_ROAMING */ + + rtw_free_uc_swdec_pending_queue(adapter); + + rtw_free_assoc_resources(adapter, _TRUE); + rtw_free_mlme_priv_ie_data(pmlmepriv); + + rtw_indicate_disconnect(adapter, *(u16 *)pstadel->rsvd, pstadel->locally_generated); + + _rtw_roaming(adapter, roam_target); + } + +#ifdef CONFIG_AP_MODE + if (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) || + check_fwstate(pmlmepriv, WIFI_ADHOC_STATE)) { + + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + rtw_free_stainfo(adapter, psta); + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + + if (adapter->stapriv.asoc_sta_count == 1) { /* a sta + bc/mc_stainfo (not Ibss_stainfo) */ + /* rtw_indicate_disconnect(adapter); */ /* removed@20091105 */ + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + /* free old ibss network */ + /* pwlan = _rtw_find_network(&pmlmepriv->scanned_queue, pstadel->macaddr); */ + pwlan = _rtw_find_network(&pmlmepriv->scanned_queue, tgt_network->network.MacAddress); + if (pwlan) { + pwlan->fixed = _FALSE; + rtw_free_network_nolock(adapter, pwlan); + } + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + /* re-create ibss */ + pdev_network = &(adapter->registrypriv.dev_network); + pibss = adapter->registrypriv.dev_network.MacAddress; + + _rtw_memcpy(pdev_network, &tgt_network->network, get_WLAN_BSSID_EX_sz(&tgt_network->network)); + + _rtw_memset(&pdev_network->Ssid, 0, sizeof(NDIS_802_11_SSID)); + _rtw_memcpy(&pdev_network->Ssid, &pmlmepriv->assoc_ssid, sizeof(NDIS_802_11_SSID)); + + rtw_update_registrypriv_dev_network(adapter); + + rtw_generate_random_ibss(pibss); + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE)) { + set_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + _clr_fwstate_(pmlmepriv, WIFI_ADHOC_STATE); + } + + if (rtw_create_ibss_cmd(adapter, 0) != _SUCCESS) + RTW_ERR("rtw_create_ibss_cmd FAIL\n"); + + } + + } +#endif /* CONFIG_AP_MODE */ + _exit_critical_bh(&pmlmepriv->lock, &irqL2); +exit: + #ifdef CONFIG_RTS_FULL_BW + rtw_set_rts_bw(adapter); + #endif/*CONFIG_RTS_FULL_BW*/ + return; +} + +void rtw_wmm_event_callback(PADAPTER padapter, u8 *pbuf) +{ + + WMMOnAssocRsp(padapter); + + +} + +/* +* rtw_join_timeout_handler - Timeout/failure handler for CMD JoinBss +*/ +void rtw_join_timeout_handler(void *ctx) +{ + _adapter *adapter = (_adapter *)ctx; + _irqL irqL; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + +#if 0 + if (rtw_is_drv_stopped(adapter)) { + _rtw_up_sema(&pmlmepriv->assoc_terminate); + return; + } +#endif + + + + RTW_INFO("%s, fw_state=%x\n", __FUNCTION__, get_fwstate(pmlmepriv)); + + if (RTW_CANNOT_RUN(adapter)) + return; + + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + +#ifdef CONFIG_LAYER2_ROAMING + if (rtw_to_roam(adapter) > 0) { /* join timeout caused by roaming */ + while (1) { + rtw_dec_to_roam(adapter); + if (rtw_to_roam(adapter) != 0) { /* try another */ + int do_join_r; + RTW_INFO("%s try another roaming\n", __FUNCTION__); + do_join_r = rtw_do_join(adapter); + if (_SUCCESS != do_join_r) { + RTW_INFO("%s roaming do_join return %d\n", __FUNCTION__ , do_join_r); + continue; + } + break; + } else { + RTW_INFO("%s We've try roaming but fail\n", __FUNCTION__); +#ifdef CONFIG_RTW_80211R + rtw_ft_clr_flags(adapter, RTW_FT_PEER_EN|RTW_FT_PEER_OTD_EN); + rtw_ft_reset_status(adapter); +#endif + rtw_indicate_disconnect(adapter, pmlmepriv->join_status, _FALSE); + break; + } + } + + } else +#endif + { + rtw_indicate_disconnect(adapter, pmlmepriv->join_status, _FALSE); + free_scanqueue(pmlmepriv);/* ??? */ + +#ifdef CONFIG_IOCTL_CFG80211 + /* indicate disconnect for the case that join_timeout and check_fwstate != FW_LINKED */ + rtw_cfg80211_indicate_disconnect(adapter, pmlmepriv->join_status, _FALSE); +#endif /* CONFIG_IOCTL_CFG80211 */ + + } + + pmlmepriv->join_status = 0; /* reset */ + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + +#ifdef CONFIG_DRVEXT_MODULE_WSC + drvext_assoc_fail_indicate(&adapter->drvextpriv); +#endif + + + +} + +/* +* rtw_scan_timeout_handler - Timeout/Faliure handler for CMD SiteSurvey +* @adapter: pointer to _adapter structure +*/ +void rtw_scan_timeout_handler(void *ctx) +{ + _adapter *adapter = (_adapter *)ctx; + _irqL irqL; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + RTW_INFO(FUNC_ADPT_FMT" fw_state=%x\n", FUNC_ADPT_ARG(adapter), get_fwstate(pmlmepriv)); + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + _clr_fwstate_(pmlmepriv, WIFI_UNDER_SURVEY); + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_surveydone_event_callback(adapter); +#endif /* CONFIG_IOCTL_CFG80211 */ + + rtw_indicate_scan_done(adapter, _TRUE); + +#if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_IOCTL_CFG80211) + rtw_cfg80211_indicate_scan_done_for_buddy(adapter, _TRUE); +#endif +} + +void rtw_mlme_reset_auto_scan_int(_adapter *adapter, u8 *reason) +{ +#if defined(CONFIG_RTW_MESH) && defined(CONFIG_DFS_MASTER) +#if CONFIG_RTW_MESH_OFFCH_CAND + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); +#endif +#endif + u8 u_ch; + u32 interval_ms = 0xffffffff; /* 0xffffffff: special value to make min() works well, also means no auto scan */ + + *reason = RTW_AUTO_SCAN_REASON_UNSPECIFIED; + rtw_mi_get_ch_setting_union(adapter, &u_ch, NULL, NULL); + + if (hal_chk_bw_cap(adapter, BW_CAP_40M) + && is_client_associated_to_ap(adapter) == _TRUE + && u_ch >= 1 && u_ch <= 14 + && adapter->registrypriv.wifi_spec + /* TODO: AP Connected is 40MHz capability? */ + ) { + interval_ms = rtw_min(interval_ms, 60 * 1000); + *reason |= RTW_AUTO_SCAN_REASON_2040_BSS; + } + +#ifdef CONFIG_RTW_MESH + #if CONFIG_RTW_MESH_OFFCH_CAND + if (adapter->mesh_cfg.peer_sel_policy.offch_find_int_ms + && rtw_mesh_offch_candidate_accepted(adapter) + #ifdef CONFIG_DFS_MASTER + && (!rfctl->radar_detect_ch || (IS_CH_WAITING(rfctl) && !IS_UNDER_CAC(rfctl))) + #endif + ) { + interval_ms = rtw_min(interval_ms, adapter->mesh_cfg.peer_sel_policy.offch_find_int_ms); + *reason |= RTW_AUTO_SCAN_REASON_MESH_OFFCH_CAND; + } + #endif +#endif /* CONFIG_RTW_MESH */ + + if (interval_ms == 0xffffffff) + interval_ms = 0; + + rtw_mlme_set_auto_scan_int(adapter, interval_ms); + return; +} + +void rtw_drv_scan_by_self(_adapter *padapter, u8 reason) +{ + struct sitesurvey_parm parm; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + int i; +#if 1 + u8 ssc_chk; + + ssc_chk = rtw_sitesurvey_condition_check(padapter, _FALSE); + if( ssc_chk == SS_DENY_BUSY_TRAFFIC) { + #ifdef CONFIG_LAYER2_ROAMING + if (rtw_chk_roam_flags(padapter, RTW_ROAM_ACTIVE) && pmlmepriv->need_to_roam == _TRUE) + RTW_INFO(FUNC_ADPT_FMT" need to roam, don't care BusyTraffic\n", FUNC_ADPT_ARG(padapter)); + else + #endif + { + RTW_INFO(FUNC_ADPT_FMT" exit BusyTraffic\n", FUNC_ADPT_ARG(padapter)); + goto exit; + } + } + else if (ssc_chk != SS_ALLOW) + goto exit; + + if (!rtw_is_adapter_up(padapter)) + goto exit; +#else + if (rtw_is_scan_deny(padapter)) + goto exit; + + if (!rtw_is_adapter_up(padapter)) + goto exit; + + if (rtw_mi_busy_traffic_check(padapter)) { +#ifdef CONFIG_LAYER2_ROAMING + if (rtw_chk_roam_flags(padapter, RTW_ROAM_ACTIVE) && pmlmepriv->need_to_roam == _TRUE) { + RTW_INFO("need to roam, don't care BusyTraffic\n"); + } else +#endif + { + RTW_INFO(FUNC_ADPT_FMT" exit BusyTraffic\n", FUNC_ADPT_ARG(padapter)); + goto exit; + } + } + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) && check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) { + RTW_INFO(FUNC_ADPT_FMT" WIFI_AP_STATE && WIFI_UNDER_WPS\n", FUNC_ADPT_ARG(padapter)); + goto exit; + } + if (check_fwstate(pmlmepriv, (WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING)) == _TRUE) { + RTW_INFO(FUNC_ADPT_FMT" WIFI_UNDER_SURVEY|WIFI_UNDER_LINKING\n", FUNC_ADPT_ARG(padapter)); + goto exit; + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, (WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING | WIFI_UNDER_WPS))) { + RTW_INFO(FUNC_ADPT_FMT", but buddy_intf is under scanning or linking or wps_phase\n", FUNC_ADPT_ARG(padapter)); + goto exit; + } +#endif +#endif + + RTW_INFO(FUNC_ADPT_FMT" reason:0x%02x\n", FUNC_ADPT_ARG(padapter), reason); + + /* only for 20/40 BSS */ + if (reason == RTW_AUTO_SCAN_REASON_2040_BSS) { + rtw_init_sitesurvey_parm(padapter, &parm); + for (i=0;i<14;i++) { + parm.ch[i].hw_value = i + 1; + parm.ch[i].flags = RTW_IEEE80211_CHAN_PASSIVE_SCAN; + } + parm.ch_num = 14; + rtw_set_802_11_bssid_list_scan(padapter, &parm); + goto exit; + } + +#if defined(CONFIG_RTW_WNM) || defined(CONFIG_RTW_80211K) + if ((reason == RTW_AUTO_SCAN_REASON_ROAM) + && (rtw_roam_nb_scan_list_set(padapter, &parm))) + goto exit; +#endif + + rtw_set_802_11_bssid_list_scan(padapter, NULL); +exit: + return; +} + +static void rtw_auto_scan_handler(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 reason = RTW_AUTO_SCAN_REASON_UNSPECIFIED; + + rtw_mlme_reset_auto_scan_int(padapter, &reason); + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(&padapter->wdinfo, P2P_STATE_NONE)) + goto exit; +#endif + +#ifdef CONFIG_TDLS + if (padapter->tdlsinfo.link_established == _TRUE) + goto exit; +#endif + + if (pmlmepriv->auto_scan_int_ms == 0 + || rtw_get_passing_time_ms(pmlmepriv->scan_start_time) < pmlmepriv->auto_scan_int_ms) + goto exit; + + rtw_drv_scan_by_self(padapter, reason); + +exit: + return; +} +static u8 is_drv_in_lps(_adapter *adapter) +{ + u8 is_in_lps = _FALSE; + + #ifdef CONFIG_LPS_LCLK_WD_TIMER /* to avoid leaving lps 32k frequently*/ + if ((adapter_to_pwrctl(adapter)->bFwCurrentInPSMode == _TRUE) + #ifdef CONFIG_BT_COEXIST + && (rtw_btcoex_IsBtControlLps(adapter) == _FALSE) + #endif + ) + is_in_lps = _TRUE; + #endif /* CONFIG_LPS_LCLK_WD_TIMER*/ + return is_in_lps; +} +void rtw_iface_dynamic_check_timer_handlder(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + + if (adapter->net_closed == _TRUE) + return; + #ifdef CONFIG_LPS_LCLK_WD_TIMER /* to avoid leaving lps 32k frequently*/ + if (is_drv_in_lps(adapter)) { + u8 bEnterPS; + + linked_status_chk(adapter, 1); + + bEnterPS = traffic_status_watchdog(adapter, 1); + if (bEnterPS) { + /* rtw_lps_ctrl_wk_cmd(adapter, LPS_CTRL_ENTER, 0); */ + rtw_hal_dm_watchdog_in_lps(adapter); + } else { + /* call rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_LEAVE, 0) in traffic_status_watchdog() */ + } + } + #endif /* CONFIG_LPS_LCLK_WD_TIMER */ + + /* auto site survey */ + rtw_auto_scan_handler(adapter); + +#ifdef CONFIG_AP_MODE + if (MLME_IS_AP(adapter)|| MLME_IS_MESH(adapter)) { + #ifndef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + expire_timeout_chk(adapter); + #endif /* !CONFIG_ACTIVE_KEEP_ALIVE_CHECK */ + + #ifdef CONFIG_BMC_TX_RATE_SELECT + rtw_update_bmc_sta_tx_rate(adapter); + #endif /*CONFIG_BMC_TX_RATE_SELECT*/ + } +#endif /*CONFIG_AP_MODE*/ + + +#ifdef CONFIG_BR_EXT +if (!adapter_use_wds(adapter)) { +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 35)) + rcu_read_lock(); +#endif /* (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 35)) */ + +#if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) + if (adapter->pnetdev->br_port +#else /* (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) */ + if (rcu_dereference(adapter->pnetdev->rx_handler_data) +#endif /* (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) */ + && (check_fwstate(pmlmepriv, WIFI_STATION_STATE | WIFI_ADHOC_STATE) == _TRUE)) { + /* expire NAT2.5 entry */ + void nat25_db_expire(_adapter *priv); + nat25_db_expire(adapter); + + if (adapter->pppoe_connection_in_progress > 0) + adapter->pppoe_connection_in_progress--; + /* due to rtw_dynamic_check_timer_handlder() is called every 2 seconds */ + if (adapter->pppoe_connection_in_progress > 0) + adapter->pppoe_connection_in_progress--; + } + +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 35)) + rcu_read_unlock(); +#endif /* (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 35)) */ +} +#endif /* CONFIG_BR_EXT */ + +} + +/*TP_avg(t) = (1/10) * TP_avg(t-1) + (9/10) * TP(t) MBps*/ +static void collect_sta_traffic_statistics(_adapter *adapter) +{ + struct macid_ctl_t *macid_ctl = &adapter->dvobj->macid_ctl; + struct sta_info *sta; + u64 curr_tx_bytes = 0, curr_rx_bytes = 0; + u32 curr_tx_mbytes = 0, curr_rx_mbytes = 0; + int i; + + for (i = 0; i < MACID_NUM_SW_LIMIT; i++) { + sta = macid_ctl->sta[i]; + if (sta && !is_broadcast_mac_addr(sta->cmn.mac_addr)) { + if (sta->sta_stats.last_tx_bytes > sta->sta_stats.tx_bytes) + sta->sta_stats.last_tx_bytes = sta->sta_stats.tx_bytes; + if (sta->sta_stats.last_rx_bytes > sta->sta_stats.rx_bytes) + sta->sta_stats.last_rx_bytes = sta->sta_stats.rx_bytes; + if (sta->sta_stats.last_rx_bc_bytes > sta->sta_stats.rx_bc_bytes) + sta->sta_stats.last_rx_bc_bytes = sta->sta_stats.rx_bc_bytes; + if (sta->sta_stats.last_rx_mc_bytes > sta->sta_stats.rx_mc_bytes) + sta->sta_stats.last_rx_mc_bytes = sta->sta_stats.rx_mc_bytes; + + curr_tx_bytes = sta->sta_stats.tx_bytes - sta->sta_stats.last_tx_bytes; + curr_rx_bytes = sta->sta_stats.rx_bytes - sta->sta_stats.last_rx_bytes; + sta->sta_stats.tx_tp_kbits = (curr_tx_bytes * 8 / 2) >> 10;/*Kbps*/ + sta->sta_stats.rx_tp_kbits = (curr_rx_bytes * 8 / 2) >> 10;/*Kbps*/ + + sta->sta_stats.smooth_tx_tp_kbits = (sta->sta_stats.smooth_tx_tp_kbits * 6 / 10) + (sta->sta_stats.tx_tp_kbits * 4 / 10);/*Kbps*/ + sta->sta_stats.smooth_rx_tp_kbits = (sta->sta_stats.smooth_rx_tp_kbits * 6 / 10) + (sta->sta_stats.rx_tp_kbits * 4 / 10);/*Kbps*/ + + curr_tx_mbytes = (curr_tx_bytes / 2) >> 20;/*MBps*/ + curr_rx_mbytes = (curr_rx_bytes / 2) >> 20;/*MBps*/ + + sta->cmn.tx_moving_average_tp = + (sta->cmn.tx_moving_average_tp / 10) + (curr_tx_mbytes * 9 / 10); /*MBps*/ + + sta->cmn.rx_moving_average_tp = + (sta->cmn.rx_moving_average_tp / 10) + (curr_rx_mbytes * 9 /10); /*MBps*/ + + rtw_collect_bcn_info(sta->padapter); + + if (adapter->bsta_tp_dump) + dump_sta_traffic(RTW_DBGDUMP, adapter, sta); + + sta->sta_stats.last_tx_bytes = sta->sta_stats.tx_bytes; + sta->sta_stats.last_rx_bytes = sta->sta_stats.rx_bytes; + sta->sta_stats.last_rx_bc_bytes = sta->sta_stats.rx_bc_bytes; + sta->sta_stats.last_rx_mc_bytes = sta->sta_stats.rx_mc_bytes; + } + } +} + +void rtw_sta_traffic_info(void *sel, _adapter *adapter) +{ + struct macid_ctl_t *macid_ctl = &adapter->dvobj->macid_ctl; + struct sta_info *sta; + int i; + + for (i = 0; i < MACID_NUM_SW_LIMIT; i++) { + sta = macid_ctl->sta[i]; + if (sta && !is_broadcast_mac_addr(sta->cmn.mac_addr)) + dump_sta_traffic(sel, adapter, sta); + } +} + +/*#define DBG_TRAFFIC_STATISTIC*/ +static void collect_traffic_statistics(_adapter *padapter) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + + /*_rtw_memset(&pdvobjpriv->traffic_stat, 0, sizeof(struct rtw_traffic_statistics));*/ + + /* Tx bytes reset*/ + pdvobjpriv->traffic_stat.tx_bytes = 0; + pdvobjpriv->traffic_stat.tx_pkts = 0; + pdvobjpriv->traffic_stat.tx_drop = 0; + + /* Rx bytes reset*/ + pdvobjpriv->traffic_stat.rx_bytes = 0; + pdvobjpriv->traffic_stat.rx_pkts = 0; + pdvobjpriv->traffic_stat.rx_drop = 0; + + rtw_mi_traffic_statistics(padapter); + + /* Calculate throughput in last interval */ + pdvobjpriv->traffic_stat.cur_tx_bytes = pdvobjpriv->traffic_stat.tx_bytes - pdvobjpriv->traffic_stat.last_tx_bytes; + pdvobjpriv->traffic_stat.cur_rx_bytes = pdvobjpriv->traffic_stat.rx_bytes - pdvobjpriv->traffic_stat.last_rx_bytes; + pdvobjpriv->traffic_stat.last_tx_bytes = pdvobjpriv->traffic_stat.tx_bytes; + pdvobjpriv->traffic_stat.last_rx_bytes = pdvobjpriv->traffic_stat.rx_bytes; + + pdvobjpriv->traffic_stat.cur_tx_tp = (u32)(pdvobjpriv->traffic_stat.cur_tx_bytes * 8 / 2 / 1024 / 1024);/*Mbps*/ + pdvobjpriv->traffic_stat.cur_rx_tp = (u32)(pdvobjpriv->traffic_stat.cur_rx_bytes * 8 / 2 / 1024 / 1024);/*Mbps*/ + + #ifdef DBG_TRAFFIC_STATISTIC + RTW_INFO("\n========================\n"); + RTW_INFO("cur_tx_bytes:%lld\n", pdvobjpriv->traffic_stat.cur_tx_bytes); + RTW_INFO("cur_rx_bytes:%lld\n", pdvobjpriv->traffic_stat.cur_rx_bytes); + + RTW_INFO("last_tx_bytes:%lld\n", pdvobjpriv->traffic_stat.last_tx_bytes); + RTW_INFO("last_rx_bytes:%lld\n", pdvobjpriv->traffic_stat.last_rx_bytes); + + RTW_INFO("cur_tx_tp:%d (Mbps)\n", pdvobjpriv->traffic_stat.cur_tx_tp); + RTW_INFO("cur_rx_tp:%d (Mbps)\n", pdvobjpriv->traffic_stat.cur_rx_tp); + #endif + +#ifdef CONFIG_RTW_NAPI +#ifdef CONFIG_RTW_NAPI_DYNAMIC + dynamic_napi_th_chk (padapter); +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ +#endif + +} + +void rtw_dynamic_check_timer_handlder(void *ctx) +{ + struct dvobj_priv *pdvobj = (struct dvobj_priv *)ctx; + _adapter *adapter = dvobj_get_primary_adapter(pdvobj); + + if (!adapter) + goto exit; + +#if (MP_DRIVER == 1) + if (adapter->registrypriv.mp_mode == 1 && adapter->mppriv.mp_dm == 0) { /* for MP ODM dynamic Tx power tracking */ + /* RTW_INFO("%s mp_dm =0 return\n", __func__); */ + goto exit; + } +#endif + + if (!rtw_is_hw_init_completed(adapter)) + goto exit; + + if (RTW_CANNOT_RUN(adapter)) + goto exit; + + collect_traffic_statistics(adapter); + collect_sta_traffic_statistics(adapter); + rtw_mi_dynamic_check_timer_handlder(adapter); + + if (!is_drv_in_lps(adapter)) + rtw_dynamic_chk_wk_cmd(adapter); + +exit: + _set_timer(&pdvobj->dynamic_chk_timer, 2000); +} + + +#ifdef CONFIG_SET_SCAN_DENY_TIMER +inline bool rtw_is_scan_deny(_adapter *adapter) +{ + struct mlme_priv *mlmepriv = &adapter->mlmepriv; + return (ATOMIC_READ(&mlmepriv->set_scan_deny) != 0) ? _TRUE : _FALSE; +} + +inline void rtw_clear_scan_deny(_adapter *adapter) +{ + struct mlme_priv *mlmepriv = &adapter->mlmepriv; + ATOMIC_SET(&mlmepriv->set_scan_deny, 0); + if (0) + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); +} + +void rtw_set_scan_deny_timer_hdl(void *ctx) +{ + _adapter *adapter = (_adapter *)ctx; + + rtw_clear_scan_deny(adapter); +} +void rtw_set_scan_deny(_adapter *adapter, u32 ms) +{ + struct mlme_priv *mlmepriv = &adapter->mlmepriv; + if (0) + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); + ATOMIC_SET(&mlmepriv->set_scan_deny, 1); + _set_timer(&mlmepriv->set_scan_deny_timer, ms); +} +#endif + +#ifdef CONFIG_LAYER2_ROAMING +/* +* Select a new roaming candidate from the original @param candidate and @param competitor +* @return _TRUE: candidate is updated +* @return _FALSE: candidate is not updated +*/ +static int rtw_check_roaming_candidate(struct mlme_priv *mlme + , struct wlan_network **candidate, struct wlan_network *competitor) +{ + int updated = _FALSE; + _adapter *adapter = container_of(mlme, _adapter, mlmepriv); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + u8 ch = competitor->network.Configuration.DSConfig; + + if (rtw_chset_search_ch(chset, ch) < 0) + goto exit; + if (IS_DFS_SLAVE_WITH_RD(rfctl) + && !rtw_rfctl_dfs_domain_unknown(rfctl) + && rtw_chset_is_ch_non_ocp(chset, ch)) + goto exit; + +#if defined(CONFIG_RTW_REPEATER_SON) && (!defined(CONFIG_RTW_REPEATER_SON_ROOT)) + if (rtw_rson_isupdate_roamcan(mlme, candidate, competitor)) + goto update; + goto exit; +#endif + + if (is_same_ess(&competitor->network, &mlme->cur_network.network) == _FALSE) + goto exit; + + if (rtw_is_desired_network(adapter, competitor) == _FALSE) + goto exit; + +#ifdef CONFIG_LAYER2_ROAMING + if (mlme->need_to_roam == _FALSE) + goto exit; +#endif + + RTW_INFO("roam candidate:%s %s("MAC_FMT", ch%3u) rssi:%d dBm, age:%5d\n", + (competitor == mlme->cur_network_scanned) ? "*" : " " , + competitor->network.Ssid.Ssid, + MAC_ARG(competitor->network.MacAddress), + competitor->network.Configuration.DSConfig, + (int)competitor->network.Rssi, + rtw_get_passing_time_ms(competitor->last_scanned) + ); + + /* got specific addr to roam */ + if (!is_zero_mac_addr(mlme->roam_tgt_addr)) { + if (_rtw_memcmp(mlme->roam_tgt_addr, competitor->network.MacAddress, ETH_ALEN) == _TRUE) + goto update; + else + goto exit; + } + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_chk_flags(adapter, RTW_FT_PEER_EN)) { + if (rtw_ft_chk_roaming_candidate(adapter, competitor) == _FALSE) + goto exit; + } + +#ifdef CONFIG_RTW_WNM + if (rtw_wnm_btm_diff_bss(adapter) && + rtw_wnm_btm_roam_candidate(adapter, competitor)) { + goto update; + } +#endif +#endif + +#if 1 + if (rtw_get_passing_time_ms(competitor->last_scanned) >= mlme->roam_scanr_exp_ms) + goto exit; + + if (competitor->network.Rssi - mlme->cur_network_scanned->network.Rssi < mlme->roam_rssi_diff_th) + goto exit; + + if (*candidate != NULL && (*candidate)->network.Rssi >= competitor->network.Rssi) + goto exit; +#else + goto exit; +#endif + +update: + *candidate = competitor; + updated = _TRUE; + +exit: + return updated; +} + +int rtw_select_roaming_candidate(struct mlme_priv *mlme) +{ + _irqL irqL; + int ret = _FAIL; + _list *phead; + _adapter *adapter; + _queue *queue = &(mlme->scanned_queue); + struct wlan_network *pnetwork = NULL; + struct wlan_network *candidate = NULL; + + if (mlme->cur_network_scanned == NULL) { + rtw_warn_on(1); + goto exit; + } + + _enter_critical_bh(&(mlme->scanned_queue.lock), &irqL); + phead = get_list_head(queue); + adapter = (_adapter *)mlme->nic_hdl; + + mlme->pscanned = get_next(phead); + + while (!rtw_end_of_queue_search(phead, mlme->pscanned)) { + + pnetwork = LIST_CONTAINOR(mlme->pscanned, struct wlan_network, list); + if (pnetwork == NULL) { + ret = _FAIL; + goto exit; + } + + mlme->pscanned = get_next(mlme->pscanned); + + if (0) + RTW_INFO("%s("MAC_FMT", ch%u) rssi:%d\n" + , pnetwork->network.Ssid.Ssid + , MAC_ARG(pnetwork->network.MacAddress) + , pnetwork->network.Configuration.DSConfig + , (int)pnetwork->network.Rssi); + + rtw_check_roaming_candidate(mlme, &candidate, pnetwork); + + } + + if (candidate == NULL) { + /* if parent note lost the path to root and there is no other cadidate, report disconnection */ +#if defined(CONFIG_RTW_REPEATER_SON) && (!defined(CONFIG_RTW_REPEATER_SON_ROOT)) + struct rtw_rson_struct rson_curr; + u8 rson_score; + + rtw_get_rson_struct(&(mlme->cur_network_scanned->network), &rson_curr); + rson_score = rtw_cal_rson_score(&rson_curr, mlme->cur_network_scanned->network.Rssi); + if (check_fwstate(mlme, WIFI_ASOC_STATE) + && ((rson_score == RTW_RSON_SCORE_NOTCNNT) + || (rson_score == RTW_RSON_SCORE_NOTSUP))) + receive_disconnect(adapter, mlme->cur_network_scanned->network.MacAddress + , WLAN_REASON_EXPIRATION_CHK, _FALSE); +#endif + RTW_INFO("%s: return _FAIL(candidate == NULL)\n", __FUNCTION__); + ret = _FAIL; + goto exit; + } else { +#if defined(CONFIG_RTW_REPEATER_SON) && (!defined(CONFIG_RTW_REPEATER_SON_ROOT)) + struct rtw_rson_struct rson_curr; + u8 rson_score; + + rtw_get_rson_struct(&(candidate->network), &rson_curr); + rson_score = rtw_cal_rson_score(&rson_curr, candidate->network.Rssi); + RTW_INFO("%s: candidate: %s("MAC_FMT", ch:%u) rson_score:%d\n", __FUNCTION__, + candidate->network.Ssid.Ssid, MAC_ARG(candidate->network.MacAddress), + candidate->network.Configuration.DSConfig, rson_score); +#else + RTW_INFO("%s: candidate: %s("MAC_FMT", ch:%u)\n", __FUNCTION__, + candidate->network.Ssid.Ssid, MAC_ARG(candidate->network.MacAddress), + candidate->network.Configuration.DSConfig); +#endif + mlme->roam_network = candidate; + + if (_rtw_memcmp(candidate->network.MacAddress, mlme->roam_tgt_addr, ETH_ALEN) == _TRUE) + _rtw_memset(mlme->roam_tgt_addr, 0, ETH_ALEN); + } + + ret = _SUCCESS; +exit: + _exit_critical_bh(&(mlme->scanned_queue.lock), &irqL); + + return ret; +} +#endif /* CONFIG_LAYER2_ROAMING */ + +/* +* Select a new join candidate from the original @param candidate and @param competitor +* @return _TRUE: candidate is updated +* @return _FALSE: candidate is not updated +*/ +static int rtw_check_join_candidate(struct mlme_priv *mlme + , struct wlan_network **candidate, struct wlan_network *competitor) +{ + int updated = _FALSE; + _adapter *adapter = container_of(mlme, _adapter, mlmepriv); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + u8 ch = competitor->network.Configuration.DSConfig; + + if (rtw_chset_search_ch(chset, ch) < 0) + goto exit; + if (IS_DFS_SLAVE_WITH_RD(rfctl) + && !rtw_rfctl_dfs_domain_unknown(rfctl) + && rtw_chset_is_ch_non_ocp(chset, ch)) + goto exit; + +#if defined(CONFIG_RTW_REPEATER_SON) && (!defined(CONFIG_RTW_REPEATER_SON_ROOT)) + s16 rson_score; + struct rtw_rson_struct rson_data; + + if (rtw_rson_choose(candidate, competitor)) { + *candidate = competitor; + rtw_get_rson_struct(&((*candidate)->network), &rson_data); + rson_score = rtw_cal_rson_score(&rson_data, (*candidate)->network.Rssi); + RTW_INFO("[assoc_ssid:%s] new candidate: %s("MAC_FMT", ch%u) rson_score:%d\n", + mlme->assoc_ssid.Ssid, + (*candidate)->network.Ssid.Ssid, + MAC_ARG((*candidate)->network.MacAddress), + (*candidate)->network.Configuration.DSConfig, + rson_score); + return _TRUE; + } + return _FALSE; +#endif + + /* check bssid, if needed */ + if (mlme->assoc_by_bssid == _TRUE) { + if (_rtw_memcmp(competitor->network.MacAddress, mlme->assoc_bssid, ETH_ALEN) == _FALSE) + goto exit; + } + + /* check ssid, if needed */ + if (mlme->assoc_ssid.Ssid[0] && mlme->assoc_ssid.SsidLength) { + if (competitor->network.Ssid.SsidLength != mlme->assoc_ssid.SsidLength + || _rtw_memcmp(competitor->network.Ssid.Ssid, mlme->assoc_ssid.Ssid, mlme->assoc_ssid.SsidLength) == _FALSE + ) + goto exit; + } + + if (rtw_is_desired_network(adapter, competitor) == _FALSE) + goto exit; + +#ifdef CONFIG_LAYER2_ROAMING + if (rtw_to_roam(adapter) > 0) { + if (rtw_get_passing_time_ms(competitor->last_scanned) >= mlme->roam_scanr_exp_ms + || is_same_ess(&competitor->network, &mlme->cur_network.network) == _FALSE + ) + goto exit; + } +#endif + + if (*candidate == NULL || (*candidate)->network.Rssi < competitor->network.Rssi) { + *candidate = competitor; + updated = _TRUE; + } + + if (updated) { + RTW_INFO("[by_bssid:%u][assoc_ssid:%s][to_roam:%u] " + "new candidate: %s("MAC_FMT", ch%u) rssi:%d dBm\n", + mlme->assoc_by_bssid, + mlme->assoc_ssid.Ssid, + rtw_to_roam(adapter), + (*candidate)->network.Ssid.Ssid, + MAC_ARG((*candidate)->network.MacAddress), + (*candidate)->network.Configuration.DSConfig, + (int)(*candidate)->network.Rssi + ); + } + +exit: + return updated; +} + +/* +Calling context: +The caller of the sub-routine will be in critical section... + +The caller must hold the following spinlock + +pmlmepriv->lock + + +*/ + +int rtw_select_and_join_from_scanned_queue(struct mlme_priv *pmlmepriv) +{ + _irqL irqL; + int ret; + _list *phead; + _adapter *adapter; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + struct wlan_network *candidate = NULL; +#ifdef CONFIG_ANTENNA_DIVERSITY + u8 bSupportAntDiv = _FALSE; +#endif + + adapter = (_adapter *)pmlmepriv->nic_hdl; + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + +#ifdef CONFIG_LAYER2_ROAMING + if (pmlmepriv->roam_network) { + candidate = pmlmepriv->roam_network; + pmlmepriv->roam_network = NULL; + goto candidate_exist; + } +#endif + + phead = get_list_head(queue); + pmlmepriv->pscanned = get_next(phead); + + while (!rtw_end_of_queue_search(phead, pmlmepriv->pscanned)) { + + pnetwork = LIST_CONTAINOR(pmlmepriv->pscanned, struct wlan_network, list); + if (pnetwork == NULL) { + ret = _FAIL; + goto exit; + } + + pmlmepriv->pscanned = get_next(pmlmepriv->pscanned); + + if (0) + RTW_INFO("%s("MAC_FMT", ch%u) rssi:%d\n" + , pnetwork->network.Ssid.Ssid + , MAC_ARG(pnetwork->network.MacAddress) + , pnetwork->network.Configuration.DSConfig + , (int)pnetwork->network.Rssi); + + rtw_check_join_candidate(pmlmepriv, &candidate, pnetwork); + + } + + if (candidate == NULL) { + RTW_INFO("%s: return _FAIL(candidate == NULL)\n", __FUNCTION__); +#ifdef CONFIG_WOWLAN + _clr_fwstate_(pmlmepriv, WIFI_ASOC_STATE | WIFI_UNDER_LINKING); +#endif + ret = _FAIL; + goto exit; + } else { + RTW_INFO("%s: candidate: %s("MAC_FMT", ch:%u)\n", __FUNCTION__, + candidate->network.Ssid.Ssid, MAC_ARG(candidate->network.MacAddress), + candidate->network.Configuration.DSConfig); + goto candidate_exist; + } + +candidate_exist: + + /* check for situation of WIFI_ASOC_STATE */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + RTW_INFO("%s: WIFI_ASOC_STATE while ask_for_joinbss!!!\n", __FUNCTION__); + +#if 0 /* for WPA/WPA2 authentication, wpa_supplicant will expect authentication from AP, it is needed to reconnect AP... */ + if (is_same_network(&pmlmepriv->cur_network.network, &candidate->network)) { + RTW_INFO("%s: WIFI_ASOC_STATE and is same network, it needn't join again\n", __FUNCTION__); + + rtw_indicate_connect(adapter);/* rtw_indicate_connect again */ + + ret = 2; + goto exit; + } else +#endif + { + rtw_disassoc_cmd(adapter, 0, 0); + rtw_indicate_disconnect(adapter, 0, _FALSE); + rtw_free_assoc_resources_cmd(adapter, _TRUE, 0); + } + } + +#ifdef CONFIG_ANTENNA_DIVERSITY + rtw_hal_get_def_var(adapter, HAL_DEF_IS_SUPPORT_ANT_DIV, &(bSupportAntDiv)); + if (_TRUE == bSupportAntDiv) { + u8 CurrentAntenna; + rtw_hal_get_odm_var(adapter, HAL_ODM_ANTDIV_SELECT, &(CurrentAntenna), NULL); + RTW_INFO("#### Opt_Ant_(%s) , cur_Ant(%s)\n", + (MAIN_ANT == candidate->network.PhyInfo.Optimum_antenna) ? "MAIN_ANT" : "AUX_ANT", + (MAIN_ANT == CurrentAntenna) ? "MAIN_ANT" : "AUX_ANT" + ); + } +#endif + set_fwstate(pmlmepriv, WIFI_UNDER_LINKING); + ret = rtw_joinbss_cmd(adapter, candidate); + +exit: + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + + return ret; +} + +sint rtw_set_auth(_adapter *adapter, struct security_priv *psecuritypriv) +{ + struct cmd_obj *pcmd; + struct setauth_parm *psetauthparm; + struct cmd_priv *pcmdpriv = &(adapter->cmdpriv); + sint res = _SUCCESS; + + + pcmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd == NULL) { + res = _FAIL; /* try again */ + goto exit; + } + + psetauthparm = (struct setauth_parm *)rtw_zmalloc(sizeof(struct setauth_parm)); + if (psetauthparm == NULL) { + rtw_mfree((unsigned char *)pcmd, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + _rtw_memset(psetauthparm, 0, sizeof(struct setauth_parm)); + psetauthparm->mode = (unsigned char)psecuritypriv->dot11AuthAlgrthm; + + pcmd->cmdcode = CMD_SET_AUTH; + pcmd->parmbuf = (unsigned char *)psetauthparm; + pcmd->cmdsz = (sizeof(struct setauth_parm)); + pcmd->rsp = NULL; + pcmd->rspsz = 0; + + + _rtw_init_listhead(&pcmd->list); + + + res = rtw_enqueue_cmd(pcmdpriv, pcmd); + +exit: + + + return res; + +} + + +sint rtw_set_key(_adapter *adapter, struct security_priv *psecuritypriv, sint keyid, u8 set_tx, bool enqueue) +{ + u8 keylen; + struct cmd_obj *pcmd; + struct setkey_parm *psetkeyparm; + struct cmd_priv *pcmdpriv = &(adapter->cmdpriv); + sint res = _SUCCESS; + + + psetkeyparm = (struct setkey_parm *)rtw_zmalloc(sizeof(struct setkey_parm)); + if (psetkeyparm == NULL) { + res = _FAIL; + goto exit; + } + _rtw_memset(psetkeyparm, 0, sizeof(struct setkey_parm)); + + if (psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) { + psetkeyparm->algorithm = (unsigned char)psecuritypriv->dot118021XGrpPrivacy; + } else { + psetkeyparm->algorithm = (u8)psecuritypriv->dot11PrivacyAlgrthm; + + } + psetkeyparm->keyid = (u8)keyid;/* 0~3 */ + psetkeyparm->set_tx = set_tx; + if (is_wep_enc(psetkeyparm->algorithm)) + adapter->securitypriv.key_mask |= BIT(psetkeyparm->keyid); + + RTW_INFO("==> rtw_set_key algorithm(%x),keyid(%x),key_mask(%x)\n", psetkeyparm->algorithm, psetkeyparm->keyid, adapter->securitypriv.key_mask); + + switch (psetkeyparm->algorithm) { + + case _WEP40_: + keylen = 5; + _rtw_memcpy(&(psetkeyparm->key[0]), &(psecuritypriv->dot11DefKey[keyid].skey[0]), keylen); + break; + case _WEP104_: + keylen = 13; + _rtw_memcpy(&(psetkeyparm->key[0]), &(psecuritypriv->dot11DefKey[keyid].skey[0]), keylen); + break; + case _TKIP_: + keylen = 16; + _rtw_memcpy(&psetkeyparm->key, &psecuritypriv->dot118021XGrpKey[keyid], keylen); + break; + case _AES_: + case _GCMP_: + keylen = 16; + _rtw_memcpy(&psetkeyparm->key, &psecuritypriv->dot118021XGrpKey[keyid], keylen); + break; + case _GCMP_256_: + case _CCMP_256_: + keylen = 32; + _rtw_memcpy(&psetkeyparm->key, &psecuritypriv->dot118021XGrpKey[keyid], keylen); + break; + default: + res = _FAIL; + rtw_mfree((unsigned char *)psetkeyparm, sizeof(struct setkey_parm)); + goto exit; + } + + + if (enqueue) { + pcmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd == NULL) { + rtw_mfree((unsigned char *)psetkeyparm, sizeof(struct setkey_parm)); + res = _FAIL; /* try again */ + goto exit; + } + + pcmd->cmdcode =CMD_SET_KEY; + pcmd->parmbuf = (u8 *)psetkeyparm; + pcmd->cmdsz = (sizeof(struct setkey_parm)); + pcmd->rsp = NULL; + pcmd->rspsz = 0; + + _rtw_init_listhead(&pcmd->list); + + /* _rtw_init_sema(&(pcmd->cmd_sem), 0); */ + + res = rtw_enqueue_cmd(pcmdpriv, pcmd); + } else { + setkey_hdl(adapter, (u8 *)psetkeyparm); + rtw_mfree((u8 *) psetkeyparm, sizeof(struct setkey_parm)); + } +exit: + return res; + +} + +#ifdef CONFIG_WMMPS_STA +/* + * rtw_uapsd_use_default_setting + * This function is used for setting default uapsd max sp length to uapsd_max_sp_len + * in qos_priv data structure from registry. In additional, it will also map default uapsd + * ac to each uapsd TID, delivery-enabled and trigger-enabled of corresponding TID. + * + * Arguments: + * @padapter: _adapter pointer. + * + * Auther: Arvin Liu + * Date: 2017/05/03 + */ +void rtw_uapsd_use_default_setting(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + + if (pregistrypriv->uapsd_ac_enable != 0) { + pqospriv->uapsd_max_sp_len = pregistrypriv->uapsd_max_sp_len; + + CLEAR_FLAGS(pqospriv->uapsd_tid); + CLEAR_FLAGS(pqospriv->uapsd_tid_delivery_enabled); + CLEAR_FLAGS(pqospriv->uapsd_tid_trigger_enabled); + + /* check the uapsd setting of AC_VO from registry then map these setting to each TID if necessary */ + if(TEST_FLAG(pregistrypriv->uapsd_ac_enable, DRV_CFG_UAPSD_VO)) { + SET_FLAG(pqospriv->uapsd_tid, WMM_TID7); + SET_FLAG(pqospriv->uapsd_tid_delivery_enabled, WMM_TID7); + SET_FLAG(pqospriv->uapsd_tid_trigger_enabled, WMM_TID7); + SET_FLAG(pqospriv->uapsd_tid, WMM_TID6); + SET_FLAG(pqospriv->uapsd_tid_delivery_enabled, WMM_TID6); + SET_FLAG(pqospriv->uapsd_tid_trigger_enabled, WMM_TID6); + } + + /* check the uapsd setting of AC_VI from registry then map these setting to each TID if necessary */ + if(TEST_FLAG(pregistrypriv->uapsd_ac_enable, DRV_CFG_UAPSD_VI)) { + SET_FLAG(pqospriv->uapsd_tid, WMM_TID5); + SET_FLAG(pqospriv->uapsd_tid_delivery_enabled, WMM_TID5); + SET_FLAG(pqospriv->uapsd_tid_trigger_enabled, WMM_TID5); + SET_FLAG(pqospriv->uapsd_tid, WMM_TID4); + SET_FLAG(pqospriv->uapsd_tid_delivery_enabled, WMM_TID4); + SET_FLAG(pqospriv->uapsd_tid_trigger_enabled, WMM_TID4); + } + + /* check the uapsd setting of AC_BK from registry then map these setting to each TID if necessary */ + if(TEST_FLAG(pregistrypriv->uapsd_ac_enable, DRV_CFG_UAPSD_BK)) { + SET_FLAG(pqospriv->uapsd_tid, WMM_TID2); + SET_FLAG(pqospriv->uapsd_tid_delivery_enabled, WMM_TID2); + SET_FLAG(pqospriv->uapsd_tid_trigger_enabled, WMM_TID2); + SET_FLAG(pqospriv->uapsd_tid, WMM_TID1); + SET_FLAG(pqospriv->uapsd_tid_delivery_enabled, WMM_TID1); + SET_FLAG(pqospriv->uapsd_tid_trigger_enabled, WMM_TID1); + } + + /* check the uapsd setting of AC_BE from registry then map these setting to each TID if necessary */ + if(TEST_FLAG(pregistrypriv->uapsd_ac_enable, DRV_CFG_UAPSD_BE)) { + SET_FLAG(pqospriv->uapsd_tid, WMM_TID3); + SET_FLAG(pqospriv->uapsd_tid_delivery_enabled, WMM_TID3); + SET_FLAG(pqospriv->uapsd_tid_trigger_enabled, WMM_TID3); + SET_FLAG(pqospriv->uapsd_tid, WMM_TID0); + SET_FLAG(pqospriv->uapsd_tid_delivery_enabled, WMM_TID0); + SET_FLAG(pqospriv->uapsd_tid_trigger_enabled, WMM_TID0); + } + + RTW_INFO("[WMMPS] UAPSD MAX SP Len = 0x%02x, UAPSD TID enabled = 0x%02x\n", + pqospriv->uapsd_max_sp_len, (u8)pqospriv->uapsd_tid); + } + +} + +/* + * rtw_is_wmmps_mode + * This function is used for checking whether Driver and an AP support uapsd function or not. + * If both of them support uapsd function, it will return true. Otherwise returns false. + * + * Arguments: + * @padapter: _adapter pointer. + * + * Auther: Arvin Liu + * Date: 2017/06/12 + */ +bool rtw_is_wmmps_mode(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + + if ((pqospriv->uapsd_ap_supported) && ((pqospriv->uapsd_tid & BIT_MASK_TID_TC) != 0)) + return _TRUE; + + return _FALSE; +} +#endif /* CONFIG_WMMPS_STA */ + +/* adjust IEs for rtw_joinbss_cmd in WMM */ +int rtw_restruct_wmm_ie(_adapter *adapter, u8 *in_ie, u8 *out_ie, uint in_len, uint initial_out_len) +{ +#ifdef CONFIG_WMMPS_STA + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct qos_priv *pqospriv = &pmlmepriv->qospriv; +#endif /* CONFIG_WMMPS_STA */ + unsigned int ielength = 0; + unsigned int i, j; + u8 qos_info = 0; + + i = 12; /* after the fixed IE */ + while (i < in_len) { + ielength = initial_out_len; + + if (in_ie[i] == 0xDD && in_ie[i + 2] == 0x00 && in_ie[i + 3] == 0x50 && in_ie[i + 4] == 0xF2 && in_ie[i + 5] == 0x02 && i + 5 < in_len) { /* WMM element ID and OUI */ + + /* Append WMM IE to the last index of out_ie */ +#if 0 + for (j = i; j < i + (in_ie[i + 1] + 2); j++) { + out_ie[ielength] = in_ie[j]; + ielength++; + } + out_ie[initial_out_len + 8] = 0x00; /* force the QoS Info Field to be zero */ +#endif + + for (j = i; j < i + 9; j++) { + out_ie[ielength] = in_ie[j]; + ielength++; + } + out_ie[initial_out_len + 1] = 0x07; + out_ie[initial_out_len + 6] = 0x00; + +#ifdef CONFIG_WMMPS_STA + switch(pqospriv->uapsd_max_sp_len) { + case NO_LIMIT: + /* do nothing */ + break; + case TWO_MSDU: + SET_FLAG(qos_info, BIT5); + break; + case FOUR_MSDU: + SET_FLAG(qos_info, BIT6); + break; + case SIX_MSDU: + SET_FLAG(qos_info, BIT5); + SET_FLAG(qos_info, BIT6); + break; + default: + /* do nothing */ + break; + }; + + /* check TID7 and TID6 for AC_VO to set corresponding Qos_info bit in WMM IE */ + if((TEST_FLAG(pqospriv->uapsd_tid, WMM_TID7)) && (TEST_FLAG(pqospriv->uapsd_tid, WMM_TID6))) + SET_FLAG(qos_info, WMM_IE_UAPSD_VO); + /* check TID5 and TID4 for AC_VI to set corresponding Qos_info bit in WMM IE */ + if((TEST_FLAG(pqospriv->uapsd_tid, WMM_TID5)) && (TEST_FLAG(pqospriv->uapsd_tid, WMM_TID4))) + SET_FLAG(qos_info, WMM_IE_UAPSD_VI); + /* check TID2 and TID1 for AC_BK to set corresponding Qos_info bit in WMM IE */ + if((TEST_FLAG(pqospriv->uapsd_tid, WMM_TID2)) && (TEST_FLAG(pqospriv->uapsd_tid, WMM_TID1))) + SET_FLAG(qos_info, WMM_IE_UAPSD_BK); + /* check TID3 and TID0 for AC_BE to set corresponding Qos_info bit in WMM IE */ + if((TEST_FLAG(pqospriv->uapsd_tid, WMM_TID3)) && (TEST_FLAG(pqospriv->uapsd_tid, WMM_TID0))) + SET_FLAG(qos_info, WMM_IE_UAPSD_BE); +#endif /* CONFIG_WMMPS_STA */ + + out_ie[initial_out_len + 8] = qos_info; + + break; + } + + i += (in_ie[i + 1] + 2); /* to the next IE element */ + } + + return ielength; + +} + + +/* + * Ported from 8185: IsInPreAuthKeyList(). (Renamed from SecIsInPreAuthKeyList(), 2006-10-13.) + * Added by Annie, 2006-05-07. + * + * Search by BSSID, + * Return Value: + * -1 :if there is no pre-auth key in the table + * >=0 :if there is pre-auth key, and return the entry id + * + * */ + +static int SecIsInPMKIDList(_adapter *Adapter, u8 *bssid) +{ + struct security_priv *psecuritypriv = &Adapter->securitypriv; + int i = 0; + + do { + if ((psecuritypriv->PMKIDList[i].bUsed) && + (_rtw_memcmp(psecuritypriv->PMKIDList[i].Bssid, bssid, ETH_ALEN) == _TRUE)) + break; + else { + i++; + /* continue; */ + } + + } while (i < NUM_PMKID_CACHE); + + if (i == NUM_PMKID_CACHE) { + i = -1;/* Could not find. */ + } else { + /* There is one Pre-Authentication Key for the specific BSSID. */ + } + + return i; + +} + +int rtw_cached_pmkid(_adapter *Adapter, u8 *bssid) +{ + return SecIsInPMKIDList(Adapter, bssid); +} + +int rtw_rsn_sync_pmkid(_adapter *adapter, u8 *ie, uint ie_len, int i_ent) +{ + struct security_priv *sec = &adapter->securitypriv; + struct rsne_info info; + u8 gm_cs[4]; + int i; + + rtw_rsne_info_parse(ie, ie_len, &info); + + if (info.err) { + RTW_WARN(FUNC_ADPT_FMT" rtw_rsne_info_parse error\n" + , FUNC_ADPT_ARG(adapter)); + return 0; + } + + if (i_ent < 0 && info.pmkid_cnt == 0) + goto exit; + + if (info.pmkid_list == NULL) + goto exit; + + if (i_ent >= 0 && info.pmkid_cnt == 1 && _rtw_memcmp(info.pmkid_list, sec->PMKIDList[i_ent].PMKID, 16)) { + RTW_INFO(FUNC_ADPT_FMT" has carried the same PMKID:"KEY_FMT"\n" + , FUNC_ADPT_ARG(adapter), KEY_ARG(&sec->PMKIDList[i_ent].PMKID)); + goto exit; + } + + /* bakcup group mgmt cs */ + if (info.gmcs) + _rtw_memcpy(gm_cs, info.gmcs, 4); + + if (info.pmkid_cnt) { + RTW_INFO(FUNC_ADPT_FMT" remove original PMKID, count:%u\n" + , FUNC_ADPT_ARG(adapter), info.pmkid_cnt); + for (i = 0; i < info.pmkid_cnt; i++) + RTW_INFO(" "KEY_FMT"\n", KEY_ARG(info.pmkid_list + i * 16)); + } + + if (i_ent >= 0) { + RTW_INFO(FUNC_ADPT_FMT" append PMKID:"KEY_FMT"\n" + , FUNC_ADPT_ARG(adapter), KEY_ARG(sec->PMKIDList[i_ent].PMKID)); + + info.pmkid_cnt = 1; /* update new pmkid_cnt */ + _rtw_memcpy(info.pmkid_list, sec->PMKIDList[i_ent].PMKID, 16); + } else + info.pmkid_cnt = 0; /* update new pmkid_cnt */ + + RTW_PUT_LE16(info.pmkid_list - 2, info.pmkid_cnt); + if (info.gmcs) + _rtw_memcpy(info.pmkid_list + 16 * info.pmkid_cnt, gm_cs, 4); + + ie_len = 1 + 1 + 2 + 4 + + 2 + 4 * info.pcs_cnt + + 2 + 4 * info.akm_cnt + + 2 + + 2 + 16 * info.pmkid_cnt + + (info.gmcs ? 4 : 0) + ; + + ie[1] = (u8)(ie_len - 2); + +exit: + return ie_len; +} + +sint rtw_restruct_sec_ie(_adapter *adapter, u8 *out_ie) +{ + u8 authmode = 0x0; + uint ielength = 0; + int iEntry; + + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct security_priv *psecuritypriv = &adapter->securitypriv; + uint ndisauthmode = psecuritypriv->ndisauthtype; + + if ((ndisauthmode == Ndis802_11AuthModeWPA) || (ndisauthmode == Ndis802_11AuthModeWPAPSK)) + authmode = _WPA_IE_ID_; + if ((ndisauthmode == Ndis802_11AuthModeWPA2) || (ndisauthmode == Ndis802_11AuthModeWPA2PSK)) + authmode = _WPA2_IE_ID_; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) { + _rtw_memcpy(out_ie, psecuritypriv->wps_ie, psecuritypriv->wps_ie_len); + ielength = psecuritypriv->wps_ie_len; + + } else if ((authmode == _WPA_IE_ID_) || (authmode == _WPA2_IE_ID_)) { + /* copy RSN or SSN */ + _rtw_memcpy(out_ie, psecuritypriv->supplicant_ie, psecuritypriv->supplicant_ie[1] + 2); + /* debug for CONFIG_IEEE80211W + { + int jj; + printk("supplicant_ie_length=%d &&&&&&&&&&&&&&&&&&&\n", psecuritypriv->supplicant_ie[1]+2); + for(jj=0; jj < psecuritypriv->supplicant_ie[1]+2; jj++) + printk(" %02x ", psecuritypriv->supplicant_ie[jj]); + printk("\n"); + }*/ + ielength = psecuritypriv->supplicant_ie[1] + 2; + rtw_report_sec_ie(adapter, authmode, psecuritypriv->supplicant_ie); + } + + if (authmode == WLAN_EID_RSN) { + iEntry = SecIsInPMKIDList(adapter, pmlmepriv->assoc_bssid); + ielength = rtw_rsn_sync_pmkid(adapter, out_ie, ielength, iEntry); + } + + return ielength; +} + +void rtw_init_registrypriv_dev_network(_adapter *adapter) +{ + struct registry_priv *pregistrypriv = &adapter->registrypriv; + WLAN_BSSID_EX *pdev_network = &pregistrypriv->dev_network; + u8 *myhwaddr = adapter_mac_addr(adapter); + + + _rtw_memcpy(pdev_network->MacAddress, myhwaddr, ETH_ALEN); + + _rtw_memcpy(&pdev_network->Ssid, &pregistrypriv->ssid, sizeof(NDIS_802_11_SSID)); + + pdev_network->Configuration.Length = sizeof(NDIS_802_11_CONFIGURATION); + pdev_network->Configuration.BeaconPeriod = 100; +} + +void rtw_update_registrypriv_dev_network(_adapter *adapter) +{ + int sz = 0; + struct registry_priv *pregistrypriv = &adapter->registrypriv; + WLAN_BSSID_EX *pdev_network = &pregistrypriv->dev_network; + struct security_priv *psecuritypriv = &adapter->securitypriv; + struct wlan_network *cur_network = &adapter->mlmepriv.cur_network; + /* struct xmit_priv *pxmitpriv = &adapter->xmitpriv; */ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + + +#if 0 + pxmitpriv->vcs_setting = pregistrypriv->vrtl_carrier_sense; + pxmitpriv->vcs = pregistrypriv->vcs_type; + pxmitpriv->vcs_type = pregistrypriv->vcs_type; + /* pxmitpriv->rts_thresh = pregistrypriv->rts_thresh; */ + pxmitpriv->frag_len = pregistrypriv->frag_thresh; + + adapter->qospriv.qos_option = pregistrypriv->wmm_enable; +#endif + + pdev_network->Privacy = (psecuritypriv->dot11PrivacyAlgrthm > 0 ? 1 : 0) ; /* adhoc no 802.1x */ + + pdev_network->Rssi = 0; + + pdev_network->Configuration.DSConfig = (pregistrypriv->channel); + + if (cur_network->network.InfrastructureMode == Ndis802_11IBSS) { + pdev_network->Configuration.ATIMWindow = (0); + + if (pmlmeext->cur_channel != 0) + pdev_network->Configuration.DSConfig = pmlmeext->cur_channel; + else + pdev_network->Configuration.DSConfig = 1; + } + + pdev_network->InfrastructureMode = (cur_network->network.InfrastructureMode); + + /* 1. Supported rates */ + /* 2. IE */ + + /* rtw_set_supported_rate(pdev_network->SupportedRates, pregistrypriv->wireless_mode) ; */ /* will be called in rtw_generate_ie */ + sz = rtw_generate_ie(pregistrypriv); + + pdev_network->IELength = sz; + + pdev_network->Length = get_WLAN_BSSID_EX_sz((WLAN_BSSID_EX *)pdev_network); + + /* notes: translate IELength & Length after assign the Length to cmdsz in createbss_cmd(); */ + /* pdev_network->IELength = cpu_to_le32(sz); */ + + +} + +void rtw_get_encrypt_decrypt_from_registrypriv(_adapter *adapter) +{ + + + +} + +/* the fucntion is at passive_level */ +void rtw_joinbss_reset(_adapter *padapter) +{ + u8 threshold; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + /* todo: if you want to do something io/reg/hw setting before join_bss, please add code here */ + +#ifdef CONFIG_80211N_HT + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + + pmlmepriv->num_FortyMHzIntolerant = 0; + + pmlmepriv->num_sta_no_ht = 0; + + phtpriv->ampdu_enable = _FALSE;/* reset to disabled */ + +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) + /* TH=1 => means that invalidate usb rx aggregation */ + /* TH=0 => means that validate usb rx aggregation, use init value. */ + if (phtpriv->ht_option) { + if (padapter->registrypriv.wifi_spec == 1) + threshold = 1; + else + threshold = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_RXDMA_AGG_PG_TH, (u8 *)(&threshold)); + } else { + threshold = 1; + rtw_hal_set_hwreg(padapter, HW_VAR_RXDMA_AGG_PG_TH, (u8 *)(&threshold)); + } +#endif/* #if defined( CONFIG_USB_HCI) || defined (CONFIG_SDIO_HCI) */ + +#endif/* #ifdef CONFIG_80211N_HT */ + +} + + +#ifdef CONFIG_80211N_HT +void rtw_ht_use_default_setting(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + BOOLEAN bHwLDPCSupport = _FALSE, bHwSTBCSupport = _FALSE; +#ifdef CONFIG_BEAMFORMING + BOOLEAN bHwSupportBeamformer = _FALSE, bHwSupportBeamformee = _FALSE; +#endif /* CONFIG_BEAMFORMING */ + + if (pregistrypriv->wifi_spec) + phtpriv->bss_coexist = 1; + else + phtpriv->bss_coexist = 0; + + phtpriv->sgi_40m = TEST_FLAG(pregistrypriv->short_gi, BIT1) ? _TRUE : _FALSE; + phtpriv->sgi_20m = TEST_FLAG(pregistrypriv->short_gi, BIT0) ? _TRUE : _FALSE; + + /* LDPC support */ + rtw_hal_get_def_var(padapter, HAL_DEF_RX_LDPC, (u8 *)&bHwLDPCSupport); + CLEAR_FLAGS(phtpriv->ldpc_cap); + if (bHwLDPCSupport) { + if (TEST_FLAG(pregistrypriv->ldpc_cap, BIT4)) + SET_FLAG(phtpriv->ldpc_cap, LDPC_HT_ENABLE_RX); + } + rtw_hal_get_def_var(padapter, HAL_DEF_TX_LDPC, (u8 *)&bHwLDPCSupport); + if (bHwLDPCSupport) { + if (TEST_FLAG(pregistrypriv->ldpc_cap, BIT5)) + SET_FLAG(phtpriv->ldpc_cap, LDPC_HT_ENABLE_TX); + } + if (phtpriv->ldpc_cap) + RTW_INFO("[HT] HAL Support LDPC = 0x%02X\n", phtpriv->ldpc_cap); + + /* STBC */ + rtw_hal_get_def_var(padapter, HAL_DEF_TX_STBC, (u8 *)&bHwSTBCSupport); + CLEAR_FLAGS(phtpriv->stbc_cap); + if (bHwSTBCSupport) { + if (TEST_FLAG(pregistrypriv->stbc_cap, BIT5)) + SET_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_TX); + } + rtw_hal_get_def_var(padapter, HAL_DEF_RX_STBC, (u8 *)&bHwSTBCSupport); + if (bHwSTBCSupport) { + if (TEST_FLAG(pregistrypriv->stbc_cap, BIT4)) + SET_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_RX); + } + if (phtpriv->stbc_cap) + RTW_INFO("[HT] HAL Support STBC = 0x%02X\n", phtpriv->stbc_cap); + + /* Beamforming setting */ + CLEAR_FLAGS(phtpriv->beamform_cap); +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 +#ifdef CONFIG_CONCURRENT_MODE + /* only enable beamforming in STA client mode */ + if (MLME_IS_STA(padapter) && !MLME_IS_GC(padapter)) +#else + if ((MLME_IS_AP(padapter) && !MLME_IS_GO(padapter)) || + (MLME_IS_STA(padapter) && !MLME_IS_GC(padapter))) +#endif +#endif + { + rtw_hal_get_def_var(padapter, HAL_DEF_EXPLICIT_BEAMFORMER, (u8 *)&bHwSupportBeamformer); + rtw_hal_get_def_var(padapter, HAL_DEF_EXPLICIT_BEAMFORMEE, (u8 *)&bHwSupportBeamformee); + if (TEST_FLAG(pregistrypriv->beamform_cap, BIT4) && bHwSupportBeamformer) { + SET_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE); + RTW_INFO("[HT] HAL Support Beamformer\n"); + } + if (TEST_FLAG(pregistrypriv->beamform_cap, BIT5) && bHwSupportBeamformee) { + SET_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE); + RTW_INFO("[HT] HAL Support Beamformee\n"); + } + } +#endif /* CONFIG_BEAMFORMING */ +} +void rtw_build_wmm_ie_ht(_adapter *padapter, u8 *out_ie, uint *pout_len) +{ + unsigned char WMM_IE[] = {0x00, 0x50, 0xf2, 0x02, 0x00, 0x01, 0x00}; + int out_len; + u8 *pframe; + + if (padapter->mlmepriv.qospriv.qos_option == 0) { + out_len = *pout_len; + pframe = rtw_set_ie(out_ie + out_len, _VENDOR_SPECIFIC_IE_, + _WMM_IE_Length_, WMM_IE, pout_len); + + padapter->mlmepriv.qospriv.qos_option = 1; + } +} +#if defined(CONFIG_80211N_HT) +/* the fucntion is >= passive_level */ +unsigned int rtw_restructure_ht_ie(_adapter *padapter, u8 *in_ie, u8 *out_ie, uint in_len, uint *pout_len, u8 channel) +{ + u32 ielen, out_len; + u32 rx_packet_offset, max_recvbuf_sz; + HT_CAP_AMPDU_FACTOR max_rx_ampdu_factor; + HT_CAP_AMPDU_DENSITY best_ampdu_density; + unsigned char *p, *pframe; + struct rtw_ieee80211_ht_cap ht_capie; + u8 cbw40_enable = 0, rf_num = 0, rx_stbc_nss = 0, rx_nss = 0; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; +#ifdef CONFIG_80211AC_VHT + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; +#endif /* CONFIG_80211AC_VHT */ + + phtpriv->ht_option = _FALSE; + + out_len = *pout_len; + + _rtw_memset(&ht_capie, 0, sizeof(struct rtw_ieee80211_ht_cap)); + + ht_capie.cap_info = IEEE80211_HT_CAP_DSSSCCK40; + + if (phtpriv->sgi_20m) + ht_capie.cap_info |= IEEE80211_HT_CAP_SGI_20; + + /* check if 40MHz is allowed according to hal cap and registry */ + if (hal_chk_bw_cap(padapter, BW_CAP_40M)) { + if (channel > 14) { + if (REGSTY_IS_BW_5G_SUPPORT(pregistrypriv, CHANNEL_WIDTH_40)) + cbw40_enable = 1; + } else { + if (REGSTY_IS_BW_2G_SUPPORT(pregistrypriv, CHANNEL_WIDTH_40)) + cbw40_enable = 1; + } + } + + if (cbw40_enable) { + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + u8 oper_bw = CHANNEL_WIDTH_20, oper_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + + if (in_ie == NULL) { + /* TDLS: TODO 20/40 issue */ + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + oper_bw = padapter->mlmeextpriv.cur_bwmode; + if (oper_bw > CHANNEL_WIDTH_40) + oper_bw = CHANNEL_WIDTH_40; + } else + /* TDLS: TODO 40? */ + oper_bw = CHANNEL_WIDTH_40; + } else { + p = rtw_get_ie(in_ie, WLAN_EID_HT_OPERATION, &ielen, in_len); + if (p && ielen == HT_OP_IE_LEN) { + if (GET_HT_OP_ELE_STA_CHL_WIDTH(p + 2)) { + switch (GET_HT_OP_ELE_2ND_CHL_OFFSET(p + 2)) { + case SCA: + oper_bw = CHANNEL_WIDTH_40; + oper_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + case SCB: + oper_bw = CHANNEL_WIDTH_40; + oper_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + } + } + } + // IOT issue : AP TP-Link WDR6500 + if(oper_bw == CHANNEL_WIDTH_40){ + p = rtw_get_ie(in_ie, WLAN_EID_HT_CAP, &ielen, in_len); + if (p && ielen == HT_CAP_IE_LEN) { + oper_bw = GET_HT_CAP_ELE_CHL_WIDTH(p + 2) ? CHANNEL_WIDTH_40 : CHANNEL_WIDTH_20; + if(oper_bw == CHANNEL_WIDTH_20) + oper_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + } + } + + /* adjust bw to fit in channel plan setting */ + if (oper_bw == CHANNEL_WIDTH_40 + && oper_offset != HAL_PRIME_CHNL_OFFSET_DONT_CARE /* check this because TDLS has no info to set offset */ + && (!rtw_chset_is_chbw_valid(chset, channel, oper_bw, oper_offset, 1, 1) + || (IS_DFS_SLAVE_WITH_RD(rfctl) + && !rtw_rfctl_dfs_domain_unknown(rfctl) + && rtw_chset_is_chbw_non_ocp(chset, channel, oper_bw, oper_offset)) + ) + ) { + oper_bw = CHANNEL_WIDTH_20; + oper_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + rtw_warn_on(!rtw_chset_is_chbw_valid(chset, channel, oper_bw, oper_offset, 1, 1)); + if (IS_DFS_SLAVE_WITH_RD(rfctl) && !rtw_rfctl_dfs_domain_unknown(rfctl)) + rtw_warn_on(rtw_chset_is_chbw_non_ocp(chset, channel, oper_bw, oper_offset)); + } + + if (oper_bw == CHANNEL_WIDTH_40) { + ht_capie.cap_info |= IEEE80211_HT_CAP_SUP_WIDTH; + if (phtpriv->sgi_40m) + ht_capie.cap_info |= IEEE80211_HT_CAP_SGI_40; + } + + cbw40_enable = oper_bw == CHANNEL_WIDTH_40 ? 1 : 0; + } + + /* todo: disable SM power save mode */ + ht_capie.cap_info |= IEEE80211_HT_CAP_SM_PS; + + /* RX LDPC */ + if (TEST_FLAG(phtpriv->ldpc_cap, LDPC_HT_ENABLE_RX)) { + ht_capie.cap_info |= IEEE80211_HT_CAP_LDPC_CODING; + RTW_INFO("[HT] Declare supporting RX LDPC\n"); + } + + /* TX STBC */ + if (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_TX)) { + ht_capie.cap_info |= IEEE80211_HT_CAP_TX_STBC; + RTW_INFO("[HT] Declare supporting TX STBC\n"); + } + + /* RX STBC */ + if (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_RX)) { + if ((pregistrypriv->rx_stbc == 0x3) || /* enable for 2.4/5 GHz */ + ((channel <= 14) && (pregistrypriv->rx_stbc == 0x1)) || /* enable for 2.4GHz */ + ((channel > 14) && (pregistrypriv->rx_stbc == 0x2)) || /* enable for 5GHz */ + (pregistrypriv->wifi_spec == 1)) { + /* HAL_DEF_RX_STBC means STBC RX spatial stream, todo: VHT 4 streams */ + rtw_hal_get_def_var(padapter, HAL_DEF_RX_STBC, (u8 *)(&rx_stbc_nss)); + SET_HT_CAP_ELE_RX_STBC(&ht_capie, rx_stbc_nss); + RTW_INFO("[HT] Declare supporting RX STBC = %d\n", rx_stbc_nss); + } + } + + /* fill default supported_mcs_set */ + _rtw_memcpy(ht_capie.supp_mcs_set, pmlmeext->default_supported_mcs_set, 16); + + /* update default supported_mcs_set */ + rx_nss = GET_HAL_RX_NSS(padapter); + + switch (rx_nss) { + case 1: + set_mcs_rate_by_mask(ht_capie.supp_mcs_set, MCS_RATE_1R); + break; + case 2: + #ifdef CONFIG_DISABLE_MCS13TO15 + if (cbw40_enable && pregistrypriv->wifi_spec != 1) + set_mcs_rate_by_mask(ht_capie.supp_mcs_set, MCS_RATE_2R_13TO15_OFF); + else + #endif + set_mcs_rate_by_mask(ht_capie.supp_mcs_set, MCS_RATE_2R); + break; + case 3: + set_mcs_rate_by_mask(ht_capie.supp_mcs_set, MCS_RATE_3R); + break; + case 4: + set_mcs_rate_by_mask(ht_capie.supp_mcs_set, MCS_RATE_4R); + break; + default: + RTW_WARN("rf_type:%d or rx_nss:%u is not expected\n", GET_HAL_RFPATH(padapter), rx_nss); + } + + { + rtw_hal_get_def_var(padapter, HAL_DEF_RX_PACKET_OFFSET, &rx_packet_offset); + rtw_hal_get_def_var(padapter, HAL_DEF_MAX_RECVBUF_SZ, &max_recvbuf_sz); + if (max_recvbuf_sz - rx_packet_offset >= (8191 - 256)) { + RTW_INFO("%s IEEE80211_HT_CAP_MAX_AMSDU is set\n", __FUNCTION__); + ht_capie.cap_info = ht_capie.cap_info | IEEE80211_HT_CAP_MAX_AMSDU; + } + } + /* + AMPDU_para [1:0]:Max AMPDU Len => 0:8k , 1:16k, 2:32k, 3:64k + AMPDU_para [4:2]:Min MPDU Start Spacing + */ + + /* + #if defined(CONFIG_RTL8188E) && defined(CONFIG_SDIO_HCI) + ht_capie.ampdu_params_info = 2; + #else + ht_capie.ampdu_params_info = (IEEE80211_HT_CAP_AMPDU_FACTOR&0x03); + #endif + */ + + if (padapter->driver_rx_ampdu_factor != 0xFF) + max_rx_ampdu_factor = (HT_CAP_AMPDU_FACTOR)padapter->driver_rx_ampdu_factor; + else + rtw_hal_get_def_var(padapter, HW_VAR_MAX_RX_AMPDU_FACTOR, &max_rx_ampdu_factor); + + /* rtw_hal_get_def_var(padapter, HW_VAR_MAX_RX_AMPDU_FACTOR, &max_rx_ampdu_factor); */ + ht_capie.ampdu_params_info = (max_rx_ampdu_factor & 0x03); + + if (padapter->driver_rx_ampdu_spacing != 0xFF) + ht_capie.ampdu_params_info |= ((padapter->driver_rx_ampdu_spacing & 0x07) << 2); + else { + if (padapter->securitypriv.dot11PrivacyAlgrthm == _AES_) { + /* + * Todo : Each chip must to ask DD , this chip best ampdu_density setting + * By yiwei.sun + */ + rtw_hal_get_def_var(padapter, HW_VAR_BEST_AMPDU_DENSITY, &best_ampdu_density); + + ht_capie.ampdu_params_info |= (IEEE80211_HT_CAP_AMPDU_DENSITY & (best_ampdu_density << 2)); + + } else + ht_capie.ampdu_params_info |= (IEEE80211_HT_CAP_AMPDU_DENSITY & 0x00); + } +#ifdef CONFIG_BEAMFORMING + ht_capie.tx_BF_cap_info = 0; + + /* HT Beamformer*/ + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE)) { + /* Transmit NDP Capable */ + SET_HT_CAP_TXBF_TRANSMIT_NDP_CAP(&ht_capie, 1); + /* Explicit Compressed Steering Capable */ + SET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP(&ht_capie, 1); + /* Compressed Steering Number Antennas */ + SET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(&ht_capie, 1); + rtw_hal_get_def_var(padapter, HAL_DEF_BEAMFORMER_CAP, (u8 *)&rf_num); + SET_HT_CAP_TXBF_CHNL_ESTIMATION_NUM_ANTENNAS(&ht_capie, rf_num); + } + + /* HT Beamformee */ + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE)) { + /* Receive NDP Capable */ + SET_HT_CAP_TXBF_RECEIVE_NDP_CAP(&ht_capie, 1); + /* Explicit Compressed Beamforming Feedback Capable */ + SET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP(&ht_capie, 2); + + rtw_hal_get_def_var(padapter, HAL_DEF_BEAMFORMEE_CAP, (u8 *)&rf_num); +#ifdef CONFIG_80211AC_VHT + /* IOT action suggested by Yu Chen 2017/3/3 */ + if ((pmlmeinfo->assoc_AP_vendor == HT_IOT_PEER_BROADCOM) && + !pvhtpriv->ap_bf_cap.is_mu_bfer && + pvhtpriv->ap_bf_cap.su_sound_dim == 2) + rf_num = (rf_num >= 2 ? 2 : rf_num); +#endif + SET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(&ht_capie, rf_num); + } +#endif/*CONFIG_BEAMFORMING*/ + + pframe = rtw_set_ie(out_ie + out_len, _HT_CAPABILITY_IE_, + sizeof(struct rtw_ieee80211_ht_cap), (unsigned char *)&ht_capie, pout_len); + + phtpriv->ht_option = _TRUE; + + if (in_ie != NULL) { + p = rtw_get_ie(in_ie, _HT_ADD_INFO_IE_, &ielen, in_len); + if (p && (ielen == sizeof(struct ieee80211_ht_addt_info))) { + out_len = *pout_len; + pframe = rtw_set_ie(out_ie + out_len, _HT_ADD_INFO_IE_, ielen, p + 2 , pout_len); + } + } + + return phtpriv->ht_option; + +} + +/* the fucntion is > passive_level (in critical_section) */ +void rtw_update_ht_cap(_adapter *padapter, u8 *pie, uint ie_len, u8 channel) +{ + u8 *p, max_ampdu_sz; + int len; + /* struct sta_info *bmc_sta, *psta; */ + struct rtw_ieee80211_ht_cap *pht_capie; + struct ieee80211_ht_addt_info *pht_addtinfo; + /* struct recv_reorder_ctrl *preorder_ctrl; */ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + /* struct recv_priv *precvpriv = &padapter->recvpriv; */ + struct registry_priv *pregistrypriv = &padapter->registrypriv; + /* struct wlan_network *pcur_network = &(pmlmepriv->cur_network);; */ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 cbw40_enable = 0; + + + if (!phtpriv->ht_option) + return; + + if ((!pmlmeinfo->HT_info_enable) || (!pmlmeinfo->HT_caps_enable)) + return; + + RTW_INFO("+rtw_update_ht_cap()\n"); + + /* maybe needs check if ap supports rx ampdu. */ + if ((phtpriv->ampdu_enable == _FALSE) && (pregistrypriv->ampdu_enable == 1)) { + if (pregistrypriv->wifi_spec == 1) { + /* remove this part because testbed AP should disable RX AMPDU */ + /* phtpriv->ampdu_enable = _FALSE; */ + phtpriv->ampdu_enable = _TRUE; + } else + phtpriv->ampdu_enable = _TRUE; + } + + + /* check Max Rx A-MPDU Size */ + len = 0; + p = rtw_get_ie(pie + sizeof(NDIS_802_11_FIXED_IEs), _HT_CAPABILITY_IE_, &len, ie_len - sizeof(NDIS_802_11_FIXED_IEs)); + if (p && len > 0) { + pht_capie = (struct rtw_ieee80211_ht_cap *)(p + 2); + max_ampdu_sz = (pht_capie->ampdu_params_info & IEEE80211_HT_CAP_AMPDU_FACTOR); + max_ampdu_sz = 1 << (max_ampdu_sz + 3); /* max_ampdu_sz (kbytes); */ + + /* RTW_INFO("rtw_update_ht_cap(): max_ampdu_sz=%d\n", max_ampdu_sz); */ + phtpriv->rx_ampdu_maxlen = max_ampdu_sz; + + } + + + len = 0; + p = rtw_get_ie(pie + sizeof(NDIS_802_11_FIXED_IEs), _HT_ADD_INFO_IE_, &len, ie_len - sizeof(NDIS_802_11_FIXED_IEs)); + if (p && len > 0) { + pht_addtinfo = (struct ieee80211_ht_addt_info *)(p + 2); + /* todo: */ + } + + if (hal_chk_bw_cap(padapter, BW_CAP_40M)) { + if (channel > 14) { + if (REGSTY_IS_BW_5G_SUPPORT(pregistrypriv, CHANNEL_WIDTH_40)) + cbw40_enable = 1; + } else { + if (REGSTY_IS_BW_2G_SUPPORT(pregistrypriv, CHANNEL_WIDTH_40)) + cbw40_enable = 1; + } + } + + /* update cur_bwmode & cur_ch_offset */ + if ((cbw40_enable) && + (pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info & BIT(1)) && + (pmlmeinfo->HT_info.infos[0] & BIT(2))) { + int i; + u8 rx_nss = 0; + + rx_nss = GET_HAL_RX_NSS(padapter); + + /* update the MCS set */ + for (i = 0; i < 16; i++) + pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate[i] &= pmlmeext->default_supported_mcs_set[i]; + + /* update the MCS rates */ + switch (rx_nss) { + case 1: + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_1R); + break; + case 2: + #ifdef CONFIG_DISABLE_MCS13TO15 + if (pmlmeext->cur_bwmode == CHANNEL_WIDTH_40 && pregistrypriv->wifi_spec != 1) + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_2R_13TO15_OFF); + else + #endif + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_2R); + break; + case 3: + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_3R); + break; + case 4: + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_4R); + break; + default: + RTW_WARN("rx_nss:%u is not expected\n", rx_nss); + } + + /* switch to the 40M Hz mode accoring to the AP */ + /* pmlmeext->cur_bwmode = CHANNEL_WIDTH_40; */ + switch ((pmlmeinfo->HT_info.infos[0] & 0x3)) { + case EXTCHNL_OFFSET_UPPER: + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + + case EXTCHNL_OFFSET_LOWER: + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + + default: + pmlmeext->cur_bwmode = CHANNEL_WIDTH_20; + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + RTW_INFO("%s : ch offset is not assigned for HT40 mod , update cur_bwmode=%u, cur_ch_offset=%u\n", + __func__, pmlmeext->cur_bwmode, pmlmeext->cur_ch_offset); + break; + } + } + + /* */ + /* Config SM Power Save setting */ + /* */ + pmlmeinfo->SM_PS = (pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info & 0x0C) >> 2; + if (pmlmeinfo->SM_PS == WLAN_HT_CAP_SM_PS_STATIC) { +#if 0 + u8 i; + /* update the MCS rates */ + for (i = 0; i < 16; i++) + pmlmeinfo->HT_caps.HT_cap_element.MCS_rate[i] &= MCS_rate_1R[i]; +#endif + RTW_INFO("%s(): WLAN_HT_CAP_SM_PS_STATIC\n", __FUNCTION__); + } + + /* */ + /* Config current HT Protection mode. */ + /* */ + pmlmeinfo->HT_protection = pmlmeinfo->HT_info.infos[1] & 0x3; +} +#endif + +#ifdef CONFIG_TDLS +void rtw_issue_addbareq_cmd_tdls(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct sta_info *ptdls_sta = NULL; + u8 issued; + int priority; + struct ht_priv *phtpriv; + + priority = pattrib->priority; + + if (pattrib->direct_link == _TRUE) { + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, pattrib->dst); + if ((ptdls_sta != NULL) && (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE)) { + phtpriv = &ptdls_sta->htpriv; + + if ((phtpriv->ht_option == _TRUE) && (phtpriv->ampdu_enable == _TRUE)) { + issued = (phtpriv->agg_enable_bitmap >> priority) & 0x1; + issued |= (phtpriv->candidate_tid_bitmap >> priority) & 0x1; + + if (0 == issued) { + RTW_INFO("[%s], p=%d\n", __FUNCTION__, priority); + ptdls_sta->htpriv.candidate_tid_bitmap |= BIT((u8)priority); + rtw_addbareq_cmd(padapter, (u8)priority, pattrib->dst); + } + } + } + } +} +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_80211N_HT +static u8 rtw_issue_addbareq_check(_adapter *padapter, struct xmit_frame *pxmitframe, u8 issue_when_busy) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct registry_priv *pregistry = &padapter->registrypriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + s32 bmcst = IS_MCAST(pattrib->ra); + + if (bmcst) + return _FALSE; + + if (pregistry->tx_quick_addba_req == 0) { + if ((issue_when_busy == _TRUE) && (pmlmepriv->LinkDetectInfo.bBusyTraffic == _FALSE)) + return _FALSE; + + if (pmlmepriv->LinkDetectInfo.NumTxOkInPeriod < 100) + return _FALSE; + } + + return _TRUE; +} + +void rtw_issue_addbareq_cmd(_adapter *padapter, struct xmit_frame *pxmitframe, u8 issue_when_busy) +{ + u8 issued; + int priority; + struct sta_info *psta = NULL; + struct ht_priv *phtpriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + + if (rtw_issue_addbareq_check(padapter,pxmitframe, issue_when_busy) == _FALSE) + return; + + priority = pattrib->priority; + +#ifdef CONFIG_TDLS + rtw_issue_addbareq_cmd_tdls(padapter, pxmitframe); +#endif /* CONFIG_TDLS */ + + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + if (pattrib->psta != psta) { + RTW_INFO("%s, pattrib->psta(%p) != psta(%p)\n", __func__, pattrib->psta, psta); + return; + } + + if (psta == NULL) { + RTW_INFO("%s, psta==NUL\n", __func__); + return; + } + + if (!(psta->state & WIFI_ASOC_STATE)) { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return; + } + + + phtpriv = &psta->htpriv; + + if ((phtpriv->ht_option == _TRUE) && (phtpriv->ampdu_enable == _TRUE)) { + issued = (phtpriv->agg_enable_bitmap >> priority) & 0x1; + issued |= (phtpriv->candidate_tid_bitmap >> priority) & 0x1; + + if (0 == issued) { + RTW_INFO("rtw_issue_addbareq_cmd, p=%d\n", priority); + psta->htpriv.candidate_tid_bitmap |= BIT((u8)priority); + rtw_addbareq_cmd(padapter, (u8) priority, pattrib->ra); + } + } + +} +#endif /* CONFIG_80211N_HT */ +void rtw_append_exented_cap(_adapter *padapter, u8 *out_ie, uint *pout_len) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; +#ifdef CONFIG_80211AC_VHT + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; +#endif /* CONFIG_80211AC_VHT */ + u8 cap_content[8] = { 0 }; + u8 *pframe; + u8 null_content[8] = {0}; + + if (phtpriv->bss_coexist) + SET_EXT_CAPABILITY_ELE_BSS_COEXIST(cap_content, 1); + +#ifdef CONFIG_80211AC_VHT + if (pvhtpriv->vht_option) + SET_EXT_CAPABILITY_ELE_OP_MODE_NOTIF(cap_content, 1); +#endif /* CONFIG_80211AC_VHT */ +#ifdef CONFIG_RTW_WNM + rtw_wnm_set_ext_cap_btm(cap_content, 1); +#endif + +#ifdef CONFIG_RTW_MBO + rtw_mbo_set_ext_cap_internw(cap_content, 1); +#endif + /* + From 802.11 specification,if a STA does not support any of capabilities defined + in the Extended Capabilities element, then the STA is not required to + transmit the Extended Capabilities element. + */ + if (_FALSE == _rtw_memcmp(cap_content, null_content, 8)) + pframe = rtw_set_ie(out_ie + *pout_len, EID_EXTCapability, 8, cap_content , pout_len); +} +#endif + +#ifdef CONFIG_LAYER2_ROAMING +inline void rtw_set_to_roam(_adapter *adapter, u8 to_roam) +{ + if (to_roam == 0) + adapter->mlmepriv.to_join = _FALSE; + adapter->mlmepriv.to_roam = to_roam; +} + +inline u8 rtw_dec_to_roam(_adapter *adapter) +{ + adapter->mlmepriv.to_roam--; + return adapter->mlmepriv.to_roam; +} + +inline u8 rtw_to_roam(_adapter *adapter) +{ + return adapter->mlmepriv.to_roam; +} + +void rtw_roaming(_adapter *padapter, struct wlan_network *tgt_network) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + _rtw_roaming(padapter, tgt_network); + _exit_critical_bh(&pmlmepriv->lock, &irqL); +} +void _rtw_roaming(_adapter *padapter, struct wlan_network *tgt_network) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &pmlmepriv->cur_network; + int do_join_r; + + if (0 < rtw_to_roam(padapter)) { + RTW_INFO("roaming from %s("MAC_FMT"), length:%d\n", + cur_network->network.Ssid.Ssid, MAC_ARG(cur_network->network.MacAddress), + cur_network->network.Ssid.SsidLength); + _rtw_memcpy(&pmlmepriv->assoc_ssid, &cur_network->network.Ssid, sizeof(NDIS_802_11_SSID)); + pmlmepriv->assoc_ch = 0; + pmlmepriv->assoc_by_bssid = _FALSE; + +#ifdef CONFIG_WAPI_SUPPORT + rtw_wapi_return_all_sta_info(padapter); +#endif + + while (1) { + do_join_r = rtw_do_join(padapter); + if (_SUCCESS == do_join_r) + break; + else { + RTW_INFO("roaming do_join return %d\n", do_join_r); + rtw_dec_to_roam(padapter); + + if (rtw_to_roam(padapter) > 0) + continue; + else { + RTW_INFO("%s(%d) -to roaming fail, indicate_disconnect\n", __FUNCTION__, __LINE__); +#ifdef CONFIG_RTW_80211R + rtw_ft_clr_flags(padapter, RTW_FT_PEER_EN|RTW_FT_PEER_OTD_EN); + rtw_ft_reset_status(padapter); +#endif + rtw_indicate_disconnect(padapter, 0, _FALSE); + break; + } + } + } + } + +} +#endif /* CONFIG_LAYER2_ROAMING */ + +bool rtw_adjust_chbw(_adapter *adapter, u8 req_ch, u8 *req_bw, u8 *req_offset) +{ + struct registry_priv *regsty = adapter_to_regsty(adapter); + u8 allowed_bw; + + if (req_ch < 14) + allowed_bw = REGSTY_BW_2G(regsty); + else if (req_ch == 14) + allowed_bw = CHANNEL_WIDTH_20; + else + allowed_bw = REGSTY_BW_5G(regsty); + + allowed_bw = hal_largest_bw(adapter, allowed_bw); + + if (allowed_bw == CHANNEL_WIDTH_80 && *req_bw > CHANNEL_WIDTH_80) + *req_bw = CHANNEL_WIDTH_80; + else if (allowed_bw == CHANNEL_WIDTH_40 && *req_bw > CHANNEL_WIDTH_40) + *req_bw = CHANNEL_WIDTH_40; + else if (allowed_bw == CHANNEL_WIDTH_20 && *req_bw > CHANNEL_WIDTH_20) { + *req_bw = CHANNEL_WIDTH_20; + *req_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } else + return _FALSE; + + return _TRUE; +} + +sint rtw_linked_check(_adapter *padapter) +{ + if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter) + || MLME_IS_ADHOC(padapter) || MLME_IS_ADHOC_MASTER(padapter) + ) { + if (padapter->stapriv.asoc_sta_count > 2) + return _TRUE; + } else { + /* Station mode */ + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _TRUE) + return _TRUE; + } + return _FALSE; +} +/*#define DBG_ADAPTER_STATE_CHK*/ +u8 rtw_is_adapter_up(_adapter *padapter) +{ + if (padapter == NULL) + return _FALSE; + + if (RTW_CANNOT_RUN(padapter)) { + #ifdef DBG_ADAPTER_STATE_CHK + RTW_INFO(FUNC_ADPT_FMT " FALSE -bDriverStopped(%s) bSurpriseRemoved(%s)\n" + , FUNC_ADPT_ARG(padapter) + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + #endif + return _FALSE; + } + + if (!rtw_is_hw_init_completed(padapter)) { + #ifdef DBG_ADAPTER_STATE_CHK + RTW_INFO(FUNC_ADPT_FMT " FALSE -(hw_init_completed == _FALSE)\n", FUNC_ADPT_ARG(padapter)); + #endif + return _FALSE; + } + + if (padapter->bup == _FALSE) { + #ifdef DBG_ADAPTER_STATE_CHK + RTW_INFO(FUNC_ADPT_FMT " FALSE -(bup == _FALSE)\n", FUNC_ADPT_ARG(padapter)); + #endif + return _FALSE; + } + + return _TRUE; +} + +bool is_miracast_enabled(_adapter *adapter) +{ + bool enabled = 0; +#ifdef CONFIG_WFD + struct wifi_display_info *wfdinfo = &adapter->wfd_info; + + enabled = (wfdinfo->stack_wfd_mode & (MIRACAST_SOURCE | MIRACAST_SINK)) + || (wfdinfo->op_wfd_mode & (MIRACAST_SOURCE | MIRACAST_SINK)); +#endif + + return enabled; +} + +bool rtw_chk_miracast_mode(_adapter *adapter, u8 mode) +{ + bool ret = 0; +#ifdef CONFIG_WFD + struct wifi_display_info *wfdinfo = &adapter->wfd_info; + + ret = (wfdinfo->stack_wfd_mode & mode) || (wfdinfo->op_wfd_mode & mode); +#endif + + return ret; +} + +const char *get_miracast_mode_str(int mode) +{ + if (mode == MIRACAST_SOURCE) + return "SOURCE"; + else if (mode == MIRACAST_SINK) + return "SINK"; + else if (mode == (MIRACAST_SOURCE | MIRACAST_SINK)) + return "SOURCE&SINK"; + else if (mode == MIRACAST_DISABLED) + return "DISABLED"; + else + return "INVALID"; +} + +#ifdef CONFIG_WFD +static bool wfd_st_match_rule(_adapter *adapter, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port) +{ + struct wifi_display_info *wfdinfo = &adapter->wfd_info; + + if (ntohs(*((u16 *)local_port)) == wfdinfo->rtsp_ctrlport + || ntohs(*((u16 *)local_port)) == wfdinfo->tdls_rtsp_ctrlport + || ntohs(*((u16 *)remote_port)) == wfdinfo->peer_rtsp_ctrlport) + return _TRUE; + return _FALSE; +} + +static struct st_register wfd_st_reg = { + .s_proto = 0x06, + .rule = wfd_st_match_rule, +}; +#endif /* CONFIG_WFD */ + +inline void rtw_wfd_st_switch(struct sta_info *sta, bool on) +{ +#ifdef CONFIG_WFD + if (on) + rtw_st_ctl_register(&sta->st_ctl, SESSION_TRACKER_REG_ID_WFD, &wfd_st_reg); + else + rtw_st_ctl_unregister(&sta->st_ctl, SESSION_TRACKER_REG_ID_WFD); +#endif +} + +void dump_arp_pkt(void *sel, u8 *da, u8 *sa, u8 *arp, bool tx) +{ + RTW_PRINT_SEL(sel, "%s ARP da="MAC_FMT", sa="MAC_FMT"\n" + , tx ? "send" : "recv", MAC_ARG(da), MAC_ARG(sa)); + RTW_PRINT_SEL(sel, "htype=%u, ptype=0x%04x, hlen=%u, plen=%u, oper=%u\n" + , GET_ARP_HTYPE(arp), GET_ARP_PTYPE(arp), GET_ARP_HLEN(arp) + , GET_ARP_PLEN(arp), GET_ARP_OPER(arp)); + RTW_PRINT_SEL(sel, "sha="MAC_FMT", spa="IP_FMT"\n" + , MAC_ARG(ARP_SENDER_MAC_ADDR(arp)), IP_ARG(ARP_SENDER_IP_ADDR(arp))); + RTW_PRINT_SEL(sel, "tha="MAC_FMT", tpa="IP_FMT"\n" + , MAC_ARG(ARP_TARGET_MAC_ADDR(arp)), IP_ARG(ARP_TARGET_IP_ADDR(arp))); +} + diff --git a/core/rtw_mlme_ext.c b/core/rtw_mlme_ext.c new file mode 100755 index 0000000..7d669c4 --- /dev/null +++ b/core/rtw_mlme_ext.c @@ -0,0 +1,16655 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_MLME_EXT_C_ + +#include +#include + +struct mlme_handler mlme_sta_tbl[] = { + {WIFI_ASSOCREQ, "OnAssocReq", &OnAssocReq}, + {WIFI_ASSOCRSP, "OnAssocRsp", &OnAssocRsp}, + {WIFI_REASSOCREQ, "OnReAssocReq", &OnAssocReq}, + {WIFI_REASSOCRSP, "OnReAssocRsp", &OnAssocRsp}, + {WIFI_PROBEREQ, "OnProbeReq", &OnProbeReq}, + {WIFI_PROBERSP, "OnProbeRsp", &OnProbeRsp}, + + /*---------------------------------------------------------- + below 2 are reserved + -----------------------------------------------------------*/ + {0, "DoReserved", &DoReserved}, + {0, "DoReserved", &DoReserved}, + {WIFI_BEACON, "OnBeacon", &OnBeacon}, + {WIFI_ATIM, "OnATIM", &OnAtim}, + {WIFI_DISASSOC, "OnDisassoc", &OnDisassoc}, + {WIFI_AUTH, "OnAuth", &OnAuthClient}, + {WIFI_DEAUTH, "OnDeAuth", &OnDeAuth}, + {WIFI_ACTION, "OnAction", &OnAction}, + {WIFI_ACTION_NOACK, "OnActionNoAck", &OnAction}, +}; + +#ifdef _CONFIG_NATIVEAP_MLME_ +struct mlme_handler mlme_ap_tbl[] = { + {WIFI_ASSOCREQ, "OnAssocReq", &OnAssocReq}, + {WIFI_ASSOCRSP, "OnAssocRsp", &OnAssocRsp}, + {WIFI_REASSOCREQ, "OnReAssocReq", &OnAssocReq}, + {WIFI_REASSOCRSP, "OnReAssocRsp", &OnAssocRsp}, + {WIFI_PROBEREQ, "OnProbeReq", &OnProbeReq}, + {WIFI_PROBERSP, "OnProbeRsp", &OnProbeRsp}, + + /*---------------------------------------------------------- + below 2 are reserved + -----------------------------------------------------------*/ + {0, "DoReserved", &DoReserved}, + {0, "DoReserved", &DoReserved}, + {WIFI_BEACON, "OnBeacon", &OnBeacon}, + {WIFI_ATIM, "OnATIM", &OnAtim}, + {WIFI_DISASSOC, "OnDisassoc", &OnDisassoc}, + {WIFI_AUTH, "OnAuth", &OnAuth}, + {WIFI_DEAUTH, "OnDeAuth", &OnDeAuth}, + {WIFI_ACTION, "OnAction", &OnAction}, + {WIFI_ACTION_NOACK, "OnActionNoAck", &OnAction}, +}; +#endif + +struct action_handler OnAction_tbl[] = { + {RTW_WLAN_CATEGORY_SPECTRUM_MGMT, "ACTION_SPECTRUM_MGMT", on_action_spct}, + {RTW_WLAN_CATEGORY_QOS, "ACTION_QOS", &OnAction_qos}, + {RTW_WLAN_CATEGORY_DLS, "ACTION_DLS", &OnAction_dls}, + {RTW_WLAN_CATEGORY_BACK, "ACTION_BACK", &OnAction_back}, + {RTW_WLAN_CATEGORY_PUBLIC, "ACTION_PUBLIC", on_action_public}, + {RTW_WLAN_CATEGORY_RADIO_MEAS, "ACTION_RADIO_MEAS", &on_action_rm}, + {RTW_WLAN_CATEGORY_FT, "ACTION_FT", &OnAction_ft}, + {RTW_WLAN_CATEGORY_HT, "ACTION_HT", &OnAction_ht}, +#ifdef CONFIG_IEEE80211W + {RTW_WLAN_CATEGORY_SA_QUERY, "ACTION_SA_QUERY", &OnAction_sa_query}, +#else + {RTW_WLAN_CATEGORY_SA_QUERY, "ACTION_SA_QUERY", &DoReserved}, +#endif /* CONFIG_IEEE80211W */ +#ifdef CONFIG_RTW_WNM + {RTW_WLAN_CATEGORY_WNM, "ACTION_WNM", &on_action_wnm}, +#endif + {RTW_WLAN_CATEGORY_UNPROTECTED_WNM, "ACTION_UNPROTECTED_WNM", &DoReserved}, +#ifdef CONFIG_RTW_MESH + {RTW_WLAN_CATEGORY_MESH, "ACTION_MESH", &on_action_mesh}, + {RTW_WLAN_CATEGORY_SELF_PROTECTED, "ACTION_SELF_PROTECTED", &on_action_self_protected}, +#endif + {RTW_WLAN_CATEGORY_WMM, "ACTION_WMM", &OnAction_wmm}, + {RTW_WLAN_CATEGORY_VHT, "ACTION_VHT", &OnAction_vht}, + {RTW_WLAN_CATEGORY_P2P, "ACTION_P2P", &OnAction_p2p}, +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + {RTW_WLAN_CATEGORY_TBTX, "ACTION_TBTX_TOKEN", &OnAction_tbtx_token} +#endif +}; + + +u8 null_addr[ETH_ALEN] = {0, 0, 0, 0, 0, 0}; + +/************************************************** +OUI definitions for the vendor specific IE +***************************************************/ +unsigned char RTW_WPA_OUI[] = {0x00, 0x50, 0xf2, 0x01}; +unsigned char WMM_OUI[] = {0x00, 0x50, 0xf2, 0x02}; +unsigned char WPS_OUI[] = {0x00, 0x50, 0xf2, 0x04}; +unsigned char P2P_OUI[] = {0x50, 0x6F, 0x9A, 0x09}; +unsigned char WFD_OUI[] = {0x50, 0x6F, 0x9A, 0x0A}; +unsigned char DPP_OUI[] = {0x50, 0x6F, 0x9A, 0x1A}; +unsigned char MULTI_AP_OUI[] = {0x50, 0x6F, 0x9A, 0x1B}; + +unsigned char WMM_INFO_OUI[] = {0x00, 0x50, 0xf2, 0x02, 0x00, 0x01}; +unsigned char WMM_PARA_OUI[] = {0x00, 0x50, 0xf2, 0x02, 0x01, 0x01}; + +unsigned char WPA_TKIP_CIPHER[4] = {0x00, 0x50, 0xf2, 0x02}; +unsigned char RSN_TKIP_CIPHER[4] = {0x00, 0x0f, 0xac, 0x02}; + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +unsigned char REALTEK_TBTX_IE[] = {0x00, 0xe0, 0x4c, 0x01, 0x00, 0x00, 0x00, 0x00}; +#endif +extern unsigned char REALTEK_96B_IE[]; + +static void init_channel_list(_adapter *padapter, RT_CHANNEL_INFO *channel_set + , struct p2p_channels *channel_list) +{ + struct registry_priv *regsty = adapter_to_regsty(padapter); + + struct p2p_oper_class_map op_class[] = { + { IEEE80211G, 81, 1, 13, 1, BW20 }, + { IEEE80211G, 82, 14, 14, 1, BW20 }, +#if 0 /* Do not enable HT40 on 2 GHz */ + { IEEE80211G, 83, 1, 9, 1, BW40PLUS }, + { IEEE80211G, 84, 5, 13, 1, BW40MINUS }, +#endif + { IEEE80211A, 115, 36, 48, 4, BW20 }, + { IEEE80211A, 116, 36, 44, 8, BW40PLUS }, + { IEEE80211A, 117, 40, 48, 8, BW40MINUS }, + { IEEE80211A, 124, 149, 161, 4, BW20 }, + { IEEE80211A, 125, 149, 169, 4, BW20 }, + { IEEE80211A, 126, 149, 157, 8, BW40PLUS }, + { IEEE80211A, 127, 153, 161, 8, BW40MINUS }, + { -1, 0, 0, 0, 0, BW20 } + }; + + int cla, op; + + cla = 0; + + for (op = 0; op_class[op].op_class; op++) { + u8 ch; + struct p2p_oper_class_map *o = &op_class[op]; + struct p2p_reg_class *reg = NULL; + + for (ch = o->min_chan; ch <= o->max_chan; ch += o->inc) { + if (rtw_chset_search_ch(channel_set, ch) == -1) + continue; +#if defined(CONFIG_80211N_HT) || defined(CONFIG_80211AC_VHT) + if ((padapter->registrypriv.ht_enable == 0) && (o->inc == 8)) + continue; + + if ((REGSTY_IS_BW_5G_SUPPORT(regsty, CHANNEL_WIDTH_40)) && + ((o->bw == BW40MINUS) || (o->bw == BW40PLUS))) + continue; +#endif + if (reg == NULL) { + reg = &channel_list->reg_class[cla]; + cla++; + reg->reg_class = o->op_class; + reg->channels = 0; + } + reg->channel[reg->channels] = ch; + reg->channels++; + } + } + channel_list->reg_classes = cla; + +} + +#if CONFIG_TXPWR_LIMIT +void rtw_txpwr_init_regd(struct rf_ctl_t *rfctl) +{ + u8 regd; + struct regd_exc_ent *exc; + struct txpwr_lmt_ent *ent; + _irqL irqL; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + rfctl->regd_name = NULL; + + if (rfctl->txpwr_regd_num == 0) { + RTW_PRINT("there is no any txpwr_regd\n"); + goto release_lock; + } + + /* search from exception mapping */ + exc = _rtw_regd_exc_search(rfctl + , rfctl->country_ent ? rfctl->country_ent->alpha2 : NULL + , rfctl->ChannelPlan); + if (exc) { + u8 has_country = (exc->country[0] == '\0' && exc->country[1] == '\0') ? 0 : 1; + + if (strcmp(exc->regd_name, regd_str(TXPWR_LMT_NONE)) == 0) + rfctl->regd_name = regd_str(TXPWR_LMT_NONE); + else if (strcmp(exc->regd_name, regd_str(TXPWR_LMT_WW)) == 0) + rfctl->regd_name = regd_str(TXPWR_LMT_WW); + else { + ent = _rtw_txpwr_lmt_get_by_name(rfctl, exc->regd_name); + if (ent) + rfctl->regd_name = ent->regd_name; + } + + RTW_PRINT("exception mapping country:%c%c domain:0x%02x to%s regd_name:%s\n" + , has_country ? exc->country[0] : '0' + , has_country ? exc->country[1] : '0' + , exc->domain + , rfctl->regd_name ? "" : " unknown" + , exc->regd_name + ); + if (rfctl->regd_name) + goto release_lock; + } + +#ifdef CONFIG_REGD_SRC_FROM_OS + if (rfctl->regd_src == REGD_SRC_OS) { + if (IS_ALPHA2_WORLDWIDE(rfctl->country_ent->alpha2)) + rfctl->regd_name = regd_str(TXPWR_LMT_WW); + else { + char alpha2[3] = { + rfctl->country_ent->alpha2[0], rfctl->country_ent->alpha2[1], 0}; + + ent = _rtw_txpwr_lmt_get_by_name(rfctl, alpha2); + if (ent) + rfctl->regd_name = ent->regd_name; + } + + if (rfctl->regd_name) { + RTW_PRINT("mapping country:%c%c to regd_name:%s\n" + , rfctl->country_ent->alpha2[0] + , rfctl->country_ent->alpha2[1] + , rfctl->regd_name + ); + goto release_lock; + } + + if (rfctl->ChannelPlan == RTW_CHPLAN_UNSPECIFIED) { + rfctl->regd_name = regd_str(TXPWR_LMT_WW); + RTW_PRINT("mapping unsupported country:%c%c to regd_name:%s\n" + , rfctl->country_ent->alpha2[0] + , rfctl->country_ent->alpha2[1] + , rfctl->regd_name + ); + goto release_lock; + } + } +#endif + + /* follow default channel plan mapping */ + regd = rtw_chplan_get_default_regd(rfctl->ChannelPlan); + if (regd == TXPWR_LMT_NONE) + rfctl->regd_name = regd_str(TXPWR_LMT_NONE); + else if (regd == TXPWR_LMT_WW) + rfctl->regd_name = regd_str(TXPWR_LMT_WW); + else { + ent = _rtw_txpwr_lmt_get_by_name(rfctl, regd_str(regd)); + if (ent) + rfctl->regd_name = ent->regd_name; + } + + RTW_PRINT("default mapping domain:0x%02x to%s regd_name:%s\n" + , rfctl->ChannelPlan + , rfctl->regd_name ? "" : " unknown" + , regd_str(regd) + ); + if (rfctl->regd_name) + goto release_lock; + + switch (regd) { + /* + * To support older chips without new predefined regd: + * - use FCC if IC or CHILE or MEXICO not found + * - use ETSI if KCC or ACMA not found + */ + case TXPWR_LMT_IC: + case TXPWR_LMT_KCC: + case TXPWR_LMT_NCC: + case TXPWR_LMT_ACMA: + case TXPWR_LMT_CHILE: + case TXPWR_LMT_MEXICO: + if (regd == TXPWR_LMT_IC || regd == TXPWR_LMT_NCC || regd == TXPWR_LMT_CHILE || regd == TXPWR_LMT_MEXICO) + regd = TXPWR_LMT_FCC; + else if (regd == TXPWR_LMT_KCC || regd == TXPWR_LMT_ACMA) + regd = TXPWR_LMT_ETSI; + ent = _rtw_txpwr_lmt_get_by_name(rfctl, regd_str(regd)); + if (ent) + rfctl->regd_name = ent->regd_name; + RTW_PRINT("alternate regd_name:%s %s\n" + , regd_str(regd) + , rfctl->regd_name ? "is used" : "not found" + ); + if (rfctl->regd_name) + break; + /* fall through */ + default: + rfctl->regd_name = regd_str(TXPWR_LMT_WW); + RTW_PRINT("assign %s for default case\n", regd_str(TXPWR_LMT_WW)); + break; + }; + +release_lock: + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); +} +#endif /* CONFIG_TXPWR_LIMIT */ + +int rtw_rfctl_init(_adapter *adapter) +{ + struct registry_priv *regsty = adapter_to_regsty(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + int ret; + + _rtw_mutex_init(&rfctl->offch_mutex); + +#if CONFIG_TXPWR_LIMIT + _rtw_mutex_init(&rfctl->txpwr_lmt_mutex); + _rtw_init_listhead(&rfctl->reg_exc_list); + _rtw_init_listhead(&rfctl->txpwr_lmt_list); +#endif + + rfctl->ch_sel_within_same_band = 1; + +#ifdef CONFIG_DFS_MASTER + rfctl->dfs_region_domain = regsty->dfs_region_domain; + rfctl->cac_start_time = rfctl->cac_end_time = RTW_CAC_STOPPED; + rtw_init_timer(&(rfctl->radar_detect_timer), adapter, rtw_dfs_rd_timer_hdl, rfctl); +#endif +#if CONFIG_DFS_SLAVE_WITH_RADAR_DETECT + rfctl->dfs_slave_with_rd = 1; +#endif + + if (regsty->antenna_gain != UNSPECIFIED_MBM) + rfctl->antenna_gain = regsty->antenna_gain; + + ret = op_class_pref_init(adapter); + if (ret != _SUCCESS) + op_class_pref_deinit(adapter); + + return ret; +} + +void rtw_rfctl_deinit(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + _rtw_mutex_free(&rfctl->offch_mutex); + +#if CONFIG_TXPWR_LIMIT + rtw_regd_exc_list_free(rfctl); + rtw_txpwr_lmt_list_free(rfctl); + _rtw_mutex_free(&rfctl->txpwr_lmt_mutex); +#endif + +#ifdef CONFIG_REGD_SRC_FROM_OS + if (rfctl->regd_src == REGD_SRC_OS) + rtw_mfree((void *)rfctl->country_ent, sizeof(struct country_chplan)); +#endif + + op_class_pref_deinit(adapter); +} + +void rtw_rfctl_chplan_init(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + rfctl->max_chan_nums = init_channel_set(adapter); + op_class_pref_apply_regulatory(adapter, REG_CHANGE); + init_channel_list(adapter, rfctl->channel_set, &rfctl->channel_list); +} + +void rtw_rfctl_update_op_mode(struct rf_ctl_t *rfctl, u8 ifbmp_mod, u8 if_op) +{ + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + _adapter *iface; + struct mlme_ext_priv *mlmeext; + u8 op_class = 0; + u8 op_ch = 0; + s16 op_txpwr_max; + u8 if_op_class[CONFIG_IFACE_NUMBER] = {0}; + u8 if_op_ch[CONFIG_IFACE_NUMBER] = {0}; + u8 ch, bw, offset; + u8 u_ch = 0, u_bw, u_offset; + bool notify = 0; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + mlmeext = &iface->mlmeextpriv; + + if (ifbmp_mod & BIT(i)) { + if (!if_op) + continue; + } else if (!MLME_IS_ASOC(iface) || MLME_IS_OPCH_SW(iface)) + continue; + + ch = mlmeext->cur_channel; + bw = mlmeext->cur_bwmode; + offset = mlmeext->cur_ch_offset; + if_op_class[i] = rtw_get_op_class_by_chbw(ch, bw, offset); + if_op_ch[i] = if_op_class[i] ? ch : 0; + + if (!u_ch) { + u_ch = ch; + u_bw = bw; + u_offset = offset; + } else { + rtw_warn_on(!rtw_is_chbw_grouped(u_ch, u_bw, u_offset, ch, bw, offset)); + rtw_sync_chbw(&ch, &bw, &offset, &u_ch, &u_bw, &u_offset); + } + } + + op_class = rtw_get_op_class_by_chbw(u_ch, u_bw, u_offset); + op_ch = op_class ? u_ch : 0; + op_txpwr_max = rtw_rfctl_get_oper_txpwr_max_mbm(rfctl, u_ch, u_bw, u_offset, ifbmp_mod, if_op, 1); + + if (op_class != rfctl->op_class + || op_ch != rfctl->op_ch + || op_txpwr_max != rfctl->op_txpwr_max + || _rtw_memcmp(if_op_class, rfctl->if_op_class, sizeof(u8) * CONFIG_IFACE_NUMBER) == _FALSE + || _rtw_memcmp(if_op_ch, rfctl->if_op_ch, sizeof(u8) * CONFIG_IFACE_NUMBER) == _FALSE) + notify = 1; + + rfctl->op_class = op_class; + rfctl->op_ch = op_ch; + rfctl->op_txpwr_max = op_txpwr_max; + _rtw_memcpy(rfctl->if_op_class, if_op_class, sizeof(u8) * CONFIG_IFACE_NUMBER); + _rtw_memcpy(rfctl->if_op_ch, if_op_ch, sizeof(u8) * CONFIG_IFACE_NUMBER); + + if (0) + RTW_INFO("radio: %u,%u,%u %d notify:%d\n", u_ch, u_bw, u_offset, op_txpwr_max, notify); + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + mlmeext = &iface->mlmeextpriv; + + if (ifbmp_mod & BIT(i)) { + if (!if_op) + continue; + } else if (!MLME_IS_ASOC(iface)) + continue; + if (0) + RTW_INFO(ADPT_FMT": %u,%u,%u\n", ADPT_ARG(iface) + , mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + } + + if (notify) + rtw_nlrtw_radio_opmode_notify(rfctl); + +#ifdef CONFIG_PLATFORM_CMAP_INTFS + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + cmap_intfs_nl_bss_status_event(iface, 0); + } +#endif +} + +inline u8 rtw_rfctl_get_dfs_domain(struct rf_ctl_t *rfctl) +{ +#ifdef CONFIG_DFS_MASTER + return rfctl->dfs_region_domain; +#else + return RTW_DFS_REGD_NONE; +#endif +} + +inline u8 rtw_rfctl_dfs_domain_unknown(struct rf_ctl_t *rfctl) +{ +#ifdef CONFIG_DFS_MASTER + return rtw_rfctl_get_dfs_domain(rfctl) == RTW_DFS_REGD_NONE; +#else + return 1; +#endif +} + +#ifdef CONFIG_DFS_MASTER +/* +* called in rtw_dfs_rd_enable() +* assume the request channel coverage is DFS range +* base on the current status and the request channel coverage to check if need to reset complete CAC time +*/ +bool rtw_is_cac_reset_needed(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset) +{ + bool needed = _FALSE; + u32 cur_hi, cur_lo, hi, lo; + + if (rfctl->radar_detected == 1) { + needed = _TRUE; + goto exit; + } + + if (rfctl->radar_detect_ch == 0) { + needed = _TRUE; + goto exit; + } + + if (rtw_chbw_to_freq_range(ch, bw, offset, &hi, &lo) == _FALSE) { + RTW_ERR("request detection range ch:%u, bw:%u, offset:%u\n", ch, bw, offset); + rtw_warn_on(1); + } + + if (rtw_chbw_to_freq_range(rfctl->radar_detect_ch, rfctl->radar_detect_bw, rfctl->radar_detect_offset, &cur_hi, &cur_lo) == _FALSE) { + RTW_ERR("cur detection range ch:%u, bw:%u, offset:%u\n", rfctl->radar_detect_ch, rfctl->radar_detect_bw, rfctl->radar_detect_offset); + rtw_warn_on(1); + } + + if (hi <= lo || cur_hi <= cur_lo) { + RTW_ERR("hi:%u, lo:%u, cur_hi:%u, cur_lo:%u\n", hi, lo, cur_hi, cur_lo); + rtw_warn_on(1); + } + + if (rtw_is_range_a_in_b(hi, lo, cur_hi, cur_lo)) { + /* request is in current detect range */ + goto exit; + } + + /* check if request channel coverage has new range and the new range is in DFS range */ + if (!rtw_is_range_overlap(hi, lo, cur_hi, cur_lo)) { + /* request has no overlap with current */ + needed = _TRUE; + } else if (rtw_is_range_a_in_b(cur_hi, cur_lo, hi, lo)) { + /* request is supper set of current */ + if ((hi != cur_hi && rtw_chset_is_dfs_range(rfctl->channel_set, hi, cur_hi)) + || (lo != cur_lo && rtw_chset_is_dfs_range(rfctl->channel_set, cur_lo, lo))) + needed = _TRUE; + } else { + /* request is not supper set of current, but has overlap */ + if ((lo < cur_lo && rtw_chset_is_dfs_range(rfctl->channel_set, cur_lo, lo)) + || (hi > cur_hi && rtw_chset_is_dfs_range(rfctl->channel_set, hi, cur_hi))) + needed = _TRUE; + } + +exit: + return needed; +} + +bool _rtw_rfctl_overlap_radar_detect_ch(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset) +{ + bool ret = _FALSE; + u32 hi = 0, lo = 0; + u32 r_hi = 0, r_lo = 0; + int i; + + if (rfctl->radar_detect_by_others) + goto exit; + + if (rfctl->radar_detect_ch == 0) + goto exit; + + if (rtw_chbw_to_freq_range(ch, bw, offset, &hi, &lo) == _FALSE) { + rtw_warn_on(1); + goto exit; + } + + if (rtw_chbw_to_freq_range(rfctl->radar_detect_ch + , rfctl->radar_detect_bw, rfctl->radar_detect_offset + , &r_hi, &r_lo) == _FALSE) { + rtw_warn_on(1); + goto exit; + } + + if (rtw_is_range_overlap(hi, lo, r_hi, r_lo)) + ret = _TRUE; + +exit: + return ret; +} + +bool rtw_rfctl_overlap_radar_detect_ch(struct rf_ctl_t *rfctl) +{ + return _rtw_rfctl_overlap_radar_detect_ch(rfctl + , rfctl_to_dvobj(rfctl)->oper_channel + , rfctl_to_dvobj(rfctl)->oper_bwmode + , rfctl_to_dvobj(rfctl)->oper_ch_offset); +} + +bool rtw_rfctl_is_tx_blocked_by_ch_waiting(struct rf_ctl_t *rfctl) +{ + return rtw_rfctl_overlap_radar_detect_ch(rfctl) && IS_CH_WAITING(rfctl); +} + +bool rtw_chset_is_chbw_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset) +{ + bool ret = _FALSE; + u32 hi = 0, lo = 0; + int i; + + if (rtw_chbw_to_freq_range(ch, bw, offset, &hi, &lo) == _FALSE) + goto exit; + + for (i = 0; i < MAX_CHANNEL_NUM && ch_set[i].ChannelNum != 0; i++) { + if (!rtw_ch2freq(ch_set[i].ChannelNum)) { + rtw_warn_on(1); + continue; + } + + if (!CH_IS_NON_OCP(&ch_set[i])) + continue; + + if (lo <= rtw_ch2freq(ch_set[i].ChannelNum) + && rtw_ch2freq(ch_set[i].ChannelNum) <= hi + ) { + ret = _TRUE; + break; + } + } + +exit: + return ret; +} + +bool rtw_chset_is_ch_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch) +{ + return rtw_chset_is_chbw_non_ocp(ch_set, ch, CHANNEL_WIDTH_20, HAL_PRIME_CHNL_OFFSET_DONT_CARE); +} + +u32 rtw_chset_get_ch_non_ocp_ms(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset) +{ + int ms = 0; + systime current_time; + u32 hi = 0, lo = 0; + int i; + + if (rtw_chbw_to_freq_range(ch, bw, offset, &hi, &lo) == _FALSE) + goto exit; + + current_time = rtw_get_current_time(); + + for (i = 0; i < MAX_CHANNEL_NUM && ch_set[i].ChannelNum != 0; i++) { + if (!rtw_ch2freq(ch_set[i].ChannelNum)) { + rtw_warn_on(1); + continue; + } + + if (!CH_IS_NON_OCP(&ch_set[i])) + continue; + + if (lo <= rtw_ch2freq(ch_set[i].ChannelNum) + && rtw_ch2freq(ch_set[i].ChannelNum) <= hi + ) { + if (rtw_systime_to_ms(ch_set[i].non_ocp_end_time - current_time) > ms) + ms = rtw_systime_to_ms(ch_set[i].non_ocp_end_time - current_time); + } + } + +exit: + return ms; +} + +/** + * rtw_chset_update_non_ocp - update non_ocp_end_time according to the given @ch, @bw, @offset into @ch_set + * @ch_set: the given channel set + * @ch: channel number on which radar is detected + * @bw: bandwidth on which radar is detected + * @offset: bandwidth offset on which radar is detected + * @ms: ms to add from now to update non_ocp_end_time, ms < 0 means use NON_OCP_TIME_MS + */ +static bool _rtw_chset_update_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset, int ms) +{ + u32 hi = 0, lo = 0; + int i; + bool updated = 0; + + if (rtw_chbw_to_freq_range(ch, bw, offset, &hi, &lo) == _FALSE) + goto exit; + + for (i = 0; i < MAX_CHANNEL_NUM && ch_set[i].ChannelNum != 0; i++) { + if (!rtw_ch2freq(ch_set[i].ChannelNum)) { + rtw_warn_on(1); + continue; + } + + if (lo <= rtw_ch2freq(ch_set[i].ChannelNum) + && rtw_ch2freq(ch_set[i].ChannelNum) <= hi + ) { + if (ms >= 0) + ch_set[i].non_ocp_end_time = rtw_get_current_time() + rtw_ms_to_systime(ms); + else + ch_set[i].non_ocp_end_time = rtw_get_current_time() + rtw_ms_to_systime(NON_OCP_TIME_MS); + ch_set[i].flags |= RTW_CHF_NON_OCP; + updated = 1; + } + } + +exit: + return updated; +} + +inline bool rtw_chset_update_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset) +{ + return _rtw_chset_update_non_ocp(ch_set, ch, bw, offset, -1); +} + +inline bool rtw_chset_update_non_ocp_ms(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset, int ms) +{ + return _rtw_chset_update_non_ocp(ch_set, ch, bw, offset, ms); +} + +static bool rtw_chset_chk_non_ocp_finish_for_chbw(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset) +{ + RT_CHANNEL_INFO *ch_set = rfctl->channel_set; + u8 cch; + u8 *op_chs; + u8 op_ch_num; + int i; + int ch_idx; + bool ret = 0; + + cch = rtw_get_center_ch(ch, bw, offset); + + if (!rtw_get_op_chs_by_cch_bw(cch, bw, &op_chs, &op_ch_num)) + goto exit; + + for (i = 0; i < op_ch_num; i++) { + if (0) + RTW_INFO("%u,%u,%u - cch:%u, bw:%u, op_ch:%u\n", ch, bw, offset, cch, bw, *(op_chs + i)); + ch_idx = rtw_chset_search_ch(ch_set, *(op_chs + i)); + if (ch_idx == -1) + break; + if (!(ch_set[ch_idx].flags & RTW_CHF_NON_OCP) || CH_IS_NON_OCP(&ch_set[ch_idx])) + break; + } + + if (op_ch_num != 0 && i == op_ch_num) { + ret = 1; + /* clear RTTW_CHF_NON_OCP flag */ + for (i = 0; i < op_ch_num; i++) { + ch_idx = rtw_chset_search_ch(ch_set, *(op_chs + i)); + ch_set[ch_idx].flags &= ~RTW_CHF_NON_OCP; + } + rtw_nlrtw_nop_finish_event(dvobj_get_primary_adapter(rfctl_to_dvobj(rfctl)), cch, bw); + } + +exit: + return ret; +} + +/* called by watchdog to clear RTW_CHF_NON_OCP and generate NON_OCP finish event */ +void rtw_chset_chk_non_ocp_finish(struct rf_ctl_t *rfctl) +{ + u8 ch, bw, offset; + int i; + + bw = CHANNEL_WIDTH_160; + while (1) { + for (i = 0; i < rfctl->max_chan_nums; i++) { + ch = rfctl->channel_set[i].ChannelNum; + if (!(rfctl->channel_set[i].flags & RTW_CHF_NON_OCP)) + continue; + if (!rtw_get_offset_by_chbw(ch, bw, &offset)) + continue; + + rtw_chset_chk_non_ocp_finish_for_chbw(rfctl, ch, bw, offset); + } + if (bw-- == CHANNEL_WIDTH_20) + break; + } +} + +u32 rtw_get_ch_waiting_ms(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, u32 *r_non_ocp_ms, u32 *r_cac_ms) +{ + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + u32 non_ocp_ms; + u32 cac_ms; + u8 in_rd_range = 0; /* if in current radar detection range*/ + + if (rtw_chset_is_chbw_non_ocp(rfctl->channel_set, ch, bw, offset)) + non_ocp_ms = rtw_chset_get_ch_non_ocp_ms(rfctl->channel_set, ch, bw, offset); + else + non_ocp_ms = 0; + + if (rfctl->radar_detect_enabled) { + u32 cur_hi, cur_lo, hi, lo; + + if (rtw_chbw_to_freq_range(ch, bw, offset, &hi, &lo) == _FALSE) { + RTW_ERR("input range ch:%u, bw:%u, offset:%u\n", ch, bw, offset); + rtw_warn_on(1); + } + + if (rtw_chbw_to_freq_range(rfctl->radar_detect_ch, rfctl->radar_detect_bw, rfctl->radar_detect_offset, &cur_hi, &cur_lo) == _FALSE) { + RTW_ERR("cur detection range ch:%u, bw:%u, offset:%u\n", rfctl->radar_detect_ch, rfctl->radar_detect_bw, rfctl->radar_detect_offset); + rtw_warn_on(1); + } + + if (rtw_is_range_a_in_b(hi, lo, cur_hi, cur_lo)) + in_rd_range = 1; + } + + if (!rtw_chset_is_dfs_chbw(rfctl->channel_set, ch, bw, offset)) + cac_ms = 0; + else if (in_rd_range && !non_ocp_ms) { + if (IS_CH_WAITING(rfctl)) + cac_ms = rtw_systime_to_ms(rfctl->cac_end_time - rtw_get_current_time()); + else + cac_ms = 0; + } else if (rtw_is_long_cac_ch(ch, bw, offset, rtw_rfctl_get_dfs_domain(rfctl))) + cac_ms = CAC_TIME_CE_MS; + else + cac_ms = CAC_TIME_MS; + + if (r_non_ocp_ms) + *r_non_ocp_ms = non_ocp_ms; + if (r_cac_ms) + *r_cac_ms = cac_ms; + + return non_ocp_ms + cac_ms; +} + +void rtw_reset_cac(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset) +{ + u32 non_ocp_ms; + u32 cac_ms; + + rtw_get_ch_waiting_ms(rfctl + , ch + , bw + , offset + , &non_ocp_ms + , &cac_ms + ); + + rfctl->cac_start_time = rtw_get_current_time() + rtw_ms_to_systime(non_ocp_ms); + rfctl->cac_end_time = rfctl->cac_start_time + rtw_ms_to_systime(cac_ms); + + /* skip special value */ + if (rfctl->cac_start_time == RTW_CAC_STOPPED) { + rfctl->cac_start_time++; + rfctl->cac_end_time++; + } + if (rfctl->cac_end_time == RTW_CAC_STOPPED) + rfctl->cac_end_time++; +} + +u32 rtw_force_stop_cac(struct rf_ctl_t *rfctl, u32 timeout_ms) +{ + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + systime start; + u32 pass_ms; + + start = rtw_get_current_time(); + + rfctl->cac_force_stop = 1; + + while (rtw_get_passing_time_ms(start) <= timeout_ms + && IS_UNDER_CAC(rfctl) + ) { + if (dev_is_surprise_removed(dvobj) || dev_is_drv_stopped(dvobj)) + break; + rtw_msleep_os(20); + } + + if (IS_UNDER_CAC(rfctl)) { + if (!dev_is_surprise_removed(dvobj) && !dev_is_drv_stopped(dvobj)) + RTW_INFO("%s waiting for cac stop timeout!\n", __func__); + } + + rfctl->cac_force_stop = 0; + + pass_ms = rtw_get_passing_time_ms(start); + + return pass_ms; +} +#endif /* CONFIG_DFS_MASTER */ + +/* choose channel with shortest waiting (non ocp + cac) time */ +bool rtw_choose_shortest_waiting_ch(struct rf_ctl_t *rfctl, u8 sel_ch, u8 max_bw + , u8 *dec_ch, u8 *dec_bw, u8 *dec_offset + , u8 e_flags, u8 d_flags, u8 cur_ch, bool by_int_info, u8 mesh_only) +{ +#ifndef DBG_CHOOSE_SHORTEST_WAITING_CH +#define DBG_CHOOSE_SHORTEST_WAITING_CH 0 +#endif + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); +#ifdef CONFIG_RTW_ACS + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(dvobj_get_primary_adapter(dvobj)); +#endif + struct registry_priv *regsty = dvobj_to_regsty(dvobj); + u8 ch, bw, offset; + u8 ch_c = 0, bw_c = 0, offset_c = 0; + int i; + u32 min_waiting_ms = 0; + u16 int_factor_c = 0; + + if (!dec_ch || !dec_bw || !dec_offset) { + rtw_warn_on(1); + return _FALSE; + } + + RTW_INFO("%s: sel_ch:%u max_bw:%u e_flags:0x%02x d_flags:0x%02x cur_ch:%u within_sb:%d%s%s\n" + , __func__, sel_ch, max_bw, e_flags, d_flags, cur_ch, rfctl->ch_sel_within_same_band + , by_int_info ? " int" : "", mesh_only ? " mesh_only" : ""); + + /* full search and narrow bw judegement first to avoid potetial judegement timing issue */ + for (bw = CHANNEL_WIDTH_20; bw <= max_bw; bw++) { + if (!hal_is_bw_support(dvobj_get_primary_adapter(dvobj), bw)) + continue; + + for (i = 0; i < rfctl->max_chan_nums; i++) { + u32 non_ocp_ms = 0; + u32 cac_ms = 0; + u32 waiting_ms = 0; + u16 int_factor = 0; + bool dfs_ch; + bool non_ocp; + bool long_cac; + + ch = rfctl->channel_set[i].ChannelNum; + if (sel_ch) { + if (ch != sel_ch) + continue; + } else if (rfctl->ch_sel_within_same_band && !rtw_is_same_band(cur_ch, ch)) + continue; + + if (ch > 14) { + if (bw > REGSTY_BW_5G(regsty)) + continue; + } else { + if (bw > REGSTY_BW_2G(regsty)) + continue; + } + + if (mesh_only && ch >= 5 && ch <= 9 && bw > CHANNEL_WIDTH_20) + continue; + + if (!rtw_get_offset_by_chbw(ch, bw, &offset)) + continue; + + if (!rtw_chset_is_chbw_valid(rfctl->channel_set, ch, bw, offset, 0, 0)) + continue; + + if ((e_flags & RTW_CHF_DFS) || (d_flags & RTW_CHF_DFS)) { + dfs_ch = rtw_chset_is_dfs_chbw(rfctl->channel_set, ch, bw, offset); + if (((e_flags & RTW_CHF_DFS) && !dfs_ch) + || ((d_flags & RTW_CHF_DFS) && dfs_ch)) + continue; + } + + if ((e_flags & RTW_CHF_LONG_CAC) || (d_flags & RTW_CHF_LONG_CAC)) { + long_cac = rtw_is_long_cac_ch(ch, bw, offset, rtw_rfctl_get_dfs_domain(rfctl)); + if (((e_flags & RTW_CHF_LONG_CAC) && !long_cac) + || ((d_flags & RTW_CHF_LONG_CAC) && long_cac)) + continue; + } + + if ((e_flags & RTW_CHF_NON_OCP) || (d_flags & RTW_CHF_NON_OCP)) { + non_ocp = rtw_chset_is_chbw_non_ocp(rfctl->channel_set, ch, bw, offset); + if (((e_flags & RTW_CHF_NON_OCP) && !non_ocp) + || ((d_flags & RTW_CHF_NON_OCP) && non_ocp)) + continue; + } + + #ifdef CONFIG_DFS_MASTER + waiting_ms = rtw_get_ch_waiting_ms(rfctl, ch, bw, offset, &non_ocp_ms, &cac_ms); + #endif + + #ifdef CONFIG_RTW_ACS + if (by_int_info) { + /* for now, consider only primary channel */ + int_factor = hal_data->acs.interference_time[i]; + } + #endif + + if (DBG_CHOOSE_SHORTEST_WAITING_CH) + RTW_INFO("%s:%u,%u,%u %u(non_ocp:%u, cac:%u), int:%u\n" + , __func__, ch, bw, offset, waiting_ms, non_ocp_ms, cac_ms, int_factor); + + if (ch_c == 0 + /* first: smaller wating time */ + || min_waiting_ms > waiting_ms + /* then: less interference */ + || (min_waiting_ms == waiting_ms && int_factor_c > int_factor) + /* then: wider bw */ + || (min_waiting_ms == waiting_ms && int_factor_c == int_factor && bw > bw_c) + /* if all condition equal, same channel -> same band prefer */ + || (min_waiting_ms == waiting_ms && int_factor_c == int_factor && bw == bw_c + && ((cur_ch != ch_c && cur_ch == ch) + || (!rtw_is_same_band(cur_ch, ch_c) && rtw_is_same_band(cur_ch, ch))) + ) + ) { + ch_c = ch; + bw_c = bw; + offset_c = offset; + min_waiting_ms = waiting_ms; + int_factor_c = int_factor; + } + } + } + + if (ch_c != 0) { + RTW_INFO("%s: select %u,%u,%u waiting_ms:%u\n" + , __func__, ch_c, bw_c, offset_c, min_waiting_ms); + *dec_ch = ch_c; + *dec_bw = bw_c; + *dec_offset = offset_c; + return _TRUE; + } else { + RTW_INFO("%s: not found\n", __func__); + if (d_flags == 0) + rtw_warn_on(1); + } + + return _FALSE; +} + +#ifdef CONFIG_PROC_DEBUG +#define RTW_CHF_FMT "%s%s%s%s%s%s" + +#define RTW_CHF_ARG_NO_IR(flags) (flags & RTW_CHF_NO_IR) ? " NO_IR" : "" +#define RTW_CHF_ARG_DFS(flags) , (flags & RTW_CHF_DFS) ? " DFS" : "" +#define RTW_CHF_ARG_NO_HT40U(flags) , (flags & RTW_CHF_NO_HT40U) ? " NO_40M+" : "" +#define RTW_CHF_ARG_NO_HT40L(flags) , (flags & RTW_CHF_NO_HT40L) ? " NO_40M-" : "" +#define RTW_CHF_ARG_NO_80MHZ(flags) , (flags & RTW_CHF_NO_80MHZ) ? " NO_80M" : "" +#define RTW_CHF_ARG_NO_160MHZ(flags) , (flags & RTW_CHF_NO_160MHZ) ? " NO_160M" : "" + +#define RTW_CHF_ARG(flags) \ + RTW_CHF_ARG_NO_IR(flags) \ + RTW_CHF_ARG_DFS(flags) \ + RTW_CHF_ARG_NO_HT40U(flags) \ + RTW_CHF_ARG_NO_HT40L(flags) \ + RTW_CHF_ARG_NO_80MHZ(flags) \ + RTW_CHF_ARG_NO_160MHZ(flags) + +void dump_chset(void *sel, RT_CHANNEL_INFO *ch_set, u8 chset_num) +{ + char buf[8]; + u8 i; + + RTW_PRINT_SEL(sel, "%-3s %-4s %-4s flags\n", "ch", "freq", "nocp"); + + for (i = 0; i < MAX_CHANNEL_NUM && i < chset_num && ch_set[i].ChannelNum != 0; i++) { + #ifdef CONFIG_DFS_MASTER + if ((ch_set[i].flags & RTW_CHF_DFS) && CH_IS_NON_OCP(&ch_set[i])) + snprintf(buf, 8, "%d", rtw_systime_to_ms(ch_set[i].non_ocp_end_time - rtw_get_current_time()) / 1000); + else + #endif + snprintf(buf, 8, "0"); + + RTW_PRINT_SEL(sel, "%3u %4u %4s"RTW_CHF_FMT"\n" + , ch_set[i].ChannelNum, rtw_ch2freq(ch_set[i].ChannelNum), buf + , RTW_CHF_ARG(ch_set[i].flags) + ); + } + + RTW_PRINT_SEL(sel, "total ch number:%d\n", i); +} + +void dump_cur_chset(void *sel, struct rf_ctl_t *rfctl) +{ + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + struct registry_priv *regsty = dvobj_to_regsty(dvobj); + struct get_chplan_resp *chplan; + int i; + + if (rtw_get_chplan_cmd(dvobj_get_primary_adapter(dvobj), RTW_CMDF_WAIT_ACK, &chplan) == _FAIL) + return; + + RTW_PRINT_SEL(sel, "regd_src:%s(%d)\n", regd_src_str(chplan->regd_src), chplan->regd_src); + + if (chplan->has_country) + dump_country_chplan(sel, &chplan->country_ent); + else + RTW_PRINT_SEL(sel, "chplan:0x%02X\n", chplan->channel_plan); + +#if CONFIG_TXPWR_LIMIT + RTW_PRINT_SEL(sel, "PLS regd:%s\n", chplan->regd_name); +#endif + +#ifdef CONFIG_DFS_MASTER + RTW_PRINT_SEL(sel, "dfs_domain:%s(%u)\n", rtw_dfs_regd_str(chplan->dfs_domain), chplan->dfs_domain); +#endif + + for (i = 0; i < MAX_CHANNEL_NUM; i++) + if (regsty->excl_chs[i] != 0) + break; + + if (i < MAX_CHANNEL_NUM) { + RTW_PRINT_SEL(sel, "excl_chs:"); + for (i = 0; i < MAX_CHANNEL_NUM; i++) { + if (regsty->excl_chs[i] == 0) + break; + _RTW_PRINT_SEL(sel, "%u ", regsty->excl_chs[i]); + } + _RTW_PRINT_SEL(sel, "\n"); + } + + dump_chset(sel, chplan->chset, chplan->chset_num); + + rtw_vmfree(chplan, sizeof(struct get_chplan_resp) + sizeof(RT_CHANNEL_INFO) * chplan->chset_num); +} +#endif + +/* + * Search the @param ch in given @param ch_set + * @ch_set: the given channel set + * @ch: the given channel number + * + * return the index of channel_num in channel_set, -1 if not found + */ +int rtw_chset_search_ch(RT_CHANNEL_INFO *ch_set, const u32 ch) +{ + int i; + + if (ch == 0) + return -1; + + for (i = 0; i < MAX_CHANNEL_NUM && ch_set[i].ChannelNum != 0; i++) { + if (ch == ch_set[i].ChannelNum) + return i; + } + + return -1; +} + +/* + * Check if the @param ch, bw, offset is valid for the given @param ch_set + * @ch_set: the given channel set + * @ch: the given channel number + * @bw: the given bandwidth + * @offset: the given channel offset + * + * return valid (1) or not (0) + */ +u8 rtw_chset_is_chbw_valid(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset + , bool allow_primary_passive, bool allow_passive) +{ + u8 cch; + u8 *op_chs; + u8 op_ch_num; + u8 valid = 0; + int i; + int ch_idx; + + cch = rtw_get_center_ch(ch, bw, offset); + + if (!rtw_get_op_chs_by_cch_bw(cch, bw, &op_chs, &op_ch_num)) + goto exit; + + for (i = 0; i < op_ch_num; i++) { + if (0) + RTW_INFO("%u,%u,%u - cch:%u, bw:%u, op_ch:%u\n", ch, bw, offset, cch, bw, *(op_chs + i)); + ch_idx = rtw_chset_search_ch(ch_set, *(op_chs + i)); + if (ch_idx == -1) + break; + if (ch_set[ch_idx].flags & RTW_CHF_NO_IR) { + if ((!allow_primary_passive && ch_set[ch_idx].ChannelNum == ch) + || (!allow_passive && ch_set[ch_idx].ChannelNum != ch)) + break; + } + if (bw >= CHANNEL_WIDTH_40) { + if ((ch_set[ch_idx].flags & RTW_CHF_NO_HT40U) && i % 2 == 0) + break; + if ((ch_set[ch_idx].flags & RTW_CHF_NO_HT40L) && i % 2 == 1) + break; + } + if (bw >= CHANNEL_WIDTH_80 && (ch_set[ch_idx].flags & RTW_CHF_NO_80MHZ)) + break; + if (bw >= CHANNEL_WIDTH_160 && (ch_set[ch_idx].flags & RTW_CHF_NO_160MHZ)) + break; + } + + if (op_ch_num != 0 && i == op_ch_num) + valid = 1; + +exit: + return valid; +} + +/** + * rtw_chset_sync_chbw - obey g_ch, adjust g_bw, g_offset, bw, offset to fit in channel plan + * @ch_set: channel plan to check + * @req_ch: pointer of the request ch, may be modified further + * @req_bw: pointer of the request bw, may be modified further + * @req_offset: pointer of the request offset, may be modified further + * @g_ch: pointer of the ongoing group ch + * @g_bw: pointer of the ongoing group bw, may be modified further + * @g_offset: pointer of the ongoing group offset, may be modified further + * @allow_primary_passive: if allow passive primary ch when deciding chbw + * @allow_passive: if allow passive ch (not primary) when deciding chbw + */ +void rtw_chset_sync_chbw(RT_CHANNEL_INFO *ch_set, u8 *req_ch, u8 *req_bw, u8 *req_offset + , u8 *g_ch, u8 *g_bw, u8 *g_offset, bool allow_primary_passive, bool allow_passive) +{ + u8 r_ch, r_bw, r_offset; + u8 u_ch, u_bw, u_offset; + u8 cur_bw = *req_bw; + + while (1) { + r_ch = *req_ch; + r_bw = cur_bw; + r_offset = *req_offset; + u_ch = *g_ch; + u_bw = *g_bw; + u_offset = *g_offset; + + rtw_sync_chbw(&r_ch, &r_bw, &r_offset, &u_ch, &u_bw, &u_offset); + + if (rtw_chset_is_chbw_valid(ch_set, r_ch, r_bw, r_offset, allow_primary_passive, allow_passive)) + break; + if (cur_bw == CHANNEL_WIDTH_20) { + rtw_warn_on(1); + break; + } + cur_bw--; + }; + + *req_ch = r_ch; + *req_bw = r_bw; + *req_offset = r_offset; + *g_ch = u_ch; + *g_bw = u_bw; + *g_offset = u_offset; +} + +/* + * Check the @param ch is fit with setband setting of @param adapter + * @adapter: the given adapter + * @ch: the given channel number + * + * return _TRUE when check valid, _FALSE not valid + */ +bool rtw_mlme_band_check(_adapter *adapter, const u32 ch) +{ + if (adapter->setband == WIFI_FREQUENCY_BAND_AUTO /* 2.4G and 5G */ + || (adapter->setband == WIFI_FREQUENCY_BAND_2GHZ && ch < 35) /* 2.4G only */ + || (adapter->setband == WIFI_FREQUENCY_BAND_5GHZ && ch > 35) /* 5G only */ + ) + return _TRUE; + return _FALSE; +} +inline void RTW_SET_SCAN_BAND_SKIP(_adapter *padapter, int skip_band) +{ + int bs = ATOMIC_READ(&padapter->bandskip); + + bs |= skip_band; + ATOMIC_SET(&padapter->bandskip, bs); +} + +inline void RTW_CLR_SCAN_BAND_SKIP(_adapter *padapter, int skip_band) +{ + int bs = ATOMIC_READ(&padapter->bandskip); + + bs &= ~(skip_band); + ATOMIC_SET(&padapter->bandskip, bs); +} +inline int RTW_GET_SCAN_BAND_SKIP(_adapter *padapter) +{ + return ATOMIC_READ(&padapter->bandskip); +} + +#define RTW_IS_SCAN_BAND_SKIP(padapter, skip_band) (ATOMIC_READ(&padapter->bandskip) & (skip_band)) + +bool rtw_mlme_ignore_chan(_adapter *adapter, const u32 ch) +{ + if (RTW_IS_SCAN_BAND_SKIP(adapter, BAND_24G) && ch < 35) /* SKIP 2.4G Band channel */ + return _TRUE; + if (RTW_IS_SCAN_BAND_SKIP(adapter, BAND_5G) && ch > 35) /* SKIP 5G Band channel */ + return _TRUE; + + return _FALSE; +} + + +/**************************************************************************** + +Following are the initialization functions for WiFi MLME + +*****************************************************************************/ + +int init_hw_mlme_ext(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 rx_bar_enble = _TRUE; + + /* + * Sync driver status and hardware setting + */ + + /* Modify to make sure first time change channel(band) would be done properly */ + pHalData->current_channel = 0; + pHalData->current_channel_bw = CHANNEL_WIDTH_MAX; + #if CONFIG_IEEE80211_BAND_5GHZ + pHalData->current_band_type = BAND_MAX; + #else + pHalData->current_band_type = BAND_ON_2_4G; + #endif + + /* set_opmode_cmd(padapter, infra_client_with_mlme); */ /* removed */ + rtw_hal_set_hwreg(padapter, HW_VAR_ENABLE_RX_BAR, &rx_bar_enble); + set_channel_bwmode(padapter, pmlmeext->cur_channel, pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); + + return _SUCCESS; +} + +void init_mlme_default_rate_set(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + unsigned char end_set[1] = {0xff}; + u8 offset_datarate = 0; + u8 offset_basicrate = 0; +#ifdef CONFIG_80211N_HT + unsigned char supported_mcs_set[16] = {0xff, 0xff, 0xff, 0xff, 0x00, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}; +#endif + + if (IsSupportedTxCCK(padapter->registrypriv.wireless_mode)) { + + unsigned char datarate_b[B_MODE_RATE_NUM] ={_1M_RATE_, _2M_RATE_, _5M_RATE_, _11M_RATE_}; + _rtw_memcpy(pmlmeext->datarate, datarate_b, B_MODE_RATE_NUM); + _rtw_memcpy(pmlmeext->basicrate, datarate_b, B_MODE_RATE_NUM); + offset_datarate += B_MODE_RATE_NUM; + offset_basicrate += B_MODE_RATE_NUM; + RTW_INFO("%s: support CCK\n", __func__); + } + if(IsSupportedTxOFDM(padapter->registrypriv.wireless_mode)) { + unsigned char datarate_g[G_MODE_RATE_NUM] ={_6M_RATE_, _9M_RATE_, _12M_RATE_, _18M_RATE_,_24M_RATE_, _36M_RATE_, _48M_RATE_, _54M_RATE_}; + unsigned char basicrate_g[G_MODE_BASIC_RATE_NUM] = {_6M_RATE_, _12M_RATE_, _24M_RATE_}; + _rtw_memcpy(pmlmeext->datarate + offset_datarate, datarate_g, G_MODE_RATE_NUM); + _rtw_memcpy(pmlmeext->basicrate + offset_basicrate,basicrate_g, G_MODE_BASIC_RATE_NUM); + offset_datarate += G_MODE_RATE_NUM; + offset_basicrate += G_MODE_BASIC_RATE_NUM; + RTW_INFO("%s: support OFDM\n", __func__); + + } + _rtw_memcpy(pmlmeext->datarate + offset_datarate, end_set, 1); + _rtw_memcpy(pmlmeext->basicrate + offset_basicrate, end_set, 1); + +#ifdef CONFIG_80211N_HT + if( padapter->registrypriv.ht_enable && is_supported_ht(padapter->registrypriv.wireless_mode)) + _rtw_memcpy(pmlmeext->default_supported_mcs_set, supported_mcs_set, sizeof(pmlmeext->default_supported_mcs_set)); +#endif +} + +static void init_mlme_ext_priv_value(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + ATOMIC_SET(&pmlmeext->event_seq, 0); + pmlmeext->mgnt_seq = 0;/* reset to zero when disconnect at client mode */ +#ifdef CONFIG_IEEE80211W + pmlmeext->sa_query_seq = 0; +#endif + pmlmeext->cur_channel = padapter->registrypriv.channel; + pmlmeext->cur_bwmode = CHANNEL_WIDTH_20; + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + + pmlmeext->retry = 0; + + pmlmeext->cur_wireless_mode = padapter->registrypriv.wireless_mode; + init_mlme_default_rate_set(padapter); + + if ((pmlmeext->cur_channel > 14) || ((padapter->registrypriv.wireless_mode & WIRELESS_11B) == 0)) + pmlmeext->tx_rate = IEEE80211_OFDM_RATE_6MB; + else + pmlmeext->tx_rate = IEEE80211_CCK_RATE_1MB; + + mlmeext_set_scan_state(pmlmeext, SCAN_DISABLE); + pmlmeext->sitesurvey_res.channel_idx = 0; + pmlmeext->sitesurvey_res.bss_cnt = 0; + pmlmeext->sitesurvey_res.scan_ch_ms = SURVEY_TO; + pmlmeext->sitesurvey_res.rx_ampdu_accept = RX_AMPDU_ACCEPT_INVALID; + pmlmeext->sitesurvey_res.rx_ampdu_size = RX_AMPDU_SIZE_INVALID; +#ifdef CONFIG_SCAN_BACKOP + mlmeext_assign_scan_backop_flags_sta(pmlmeext, /*SS_BACKOP_EN|*/SS_BACKOP_PS_ANNC | SS_BACKOP_TX_RESUME); + #ifdef CONFIG_AP_MODE + #ifdef CONFIG_CUSTOMER_EZVIZ_CHIME2 + mlmeext_assign_scan_backop_flags_ap(pmlmeext, SS_BACKOP_EN | SS_BACKOP_PS_ANNC | SS_BACKOP_TX_RESUME | SS_BACKOP_EN_NL); + #else + mlmeext_assign_scan_backop_flags_ap(pmlmeext, SS_BACKOP_EN | SS_BACKOP_PS_ANNC | SS_BACKOP_TX_RESUME); + #endif + #endif + #ifdef CONFIG_RTW_MESH + mlmeext_assign_scan_backop_flags_mesh(pmlmeext, /*SS_BACKOP_EN | */SS_BACKOP_PS_ANNC | SS_BACKOP_TX_RESUME); + #endif + pmlmeext->sitesurvey_res.scan_cnt = 0; + pmlmeext->sitesurvey_res.scan_cnt_max = RTW_SCAN_NUM_OF_CH; + pmlmeext->sitesurvey_res.backop_ms = RTW_BACK_OP_CH_MS; +#endif +#if defined(CONFIG_ANTENNA_DIVERSITY) || defined(DBG_SCAN_SW_ANTDIV_BL) + pmlmeext->sitesurvey_res.is_sw_antdiv_bl_scan = 0; +#endif + pmlmeext->scan_abort = _FALSE; + + pmlmeinfo->state = WIFI_FW_NULL_STATE; + pmlmeinfo->reauth_count = 0; + pmlmeinfo->reassoc_count = 0; + pmlmeinfo->link_count = 0; + pmlmeinfo->auth_seq = 0; + pmlmeinfo->auth_algo = dot11AuthAlgrthm_Open; + pmlmeinfo->key_index = 0; + pmlmeinfo->iv = 0; + + pmlmeinfo->enc_algo = _NO_PRIVACY_; + pmlmeinfo->authModeToggle = 0; + + _rtw_memset(pmlmeinfo->chg_txt, 0, 128); + + pmlmeinfo->slotTime = SHORT_SLOT_TIME; + pmlmeinfo->preamble_mode = PREAMBLE_AUTO; + + pmlmeinfo->dialogToken = 0; + + pmlmeext->action_public_rxseq = 0xffff; + pmlmeext->action_public_dialog_token = 0xff; +#ifdef ROKU_PRIVATE +/*infra mode, used to store AP's info*/ + _rtw_memset(pmlmeinfo->SupportedRates_infra_ap, 0, NDIS_802_11_LENGTH_RATES_EX); + pmlmeinfo->ht_vht_received = 0; +#endif /* ROKU_PRIVATE */ +} + +void init_mlme_ext_timer(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + rtw_init_timer(&pmlmeext->survey_timer, padapter, survey_timer_hdl, padapter); + rtw_init_timer(&pmlmeext->link_timer, padapter, link_timer_hdl, padapter); +#ifdef CONFIG_RTW_80211R + rtw_init_timer(&pmlmeext->ft_link_timer, padapter, rtw_ft_link_timer_hdl, padapter); + rtw_init_timer(&pmlmeext->ft_roam_timer, padapter, rtw_ft_roam_timer_hdl, padapter); +#endif + +#ifdef CONFIG_RTW_REPEATER_SON + rtw_init_timer(&pmlmeext->rson_scan_timer, padapter, rson_timer_hdl, padapter); +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + rtw_init_timer(&pmlmeext->tbtx_xmit_timer, padapter, rtw_tbtx_xmit_timer_hdl, padapter); + rtw_init_timer(&pmlmeext->tbtx_token_dispatch_timer, padapter, rtw_tbtx_token_dispatch_timer_hdl, padapter); +#endif +#ifdef CONFIG_DFS + rtw_init_timer(&pmlmeext->csa_timer, padapter->pnetdev, csa_timer_hdl, padapter); +#endif +} + +int init_mlme_ext_priv(_adapter *padapter) +{ + int res = _SUCCESS; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + /* We don't need to memset padapter->XXX to zero, because adapter is allocated by rtw_zvmalloc(). */ + /* _rtw_memset((u8 *)pmlmeext, 0, sizeof(struct mlme_ext_priv)); */ + + pmlmeext->padapter = padapter; + + /* fill_fwpriv(padapter, &(pmlmeext->fwpriv)); */ + + init_mlme_ext_priv_value(padapter); + pmlmeinfo->bAcceptAddbaReq = pregistrypriv->bAcceptAddbaReq; + + init_mlme_ext_timer(padapter); + +#ifdef CONFIG_AP_MODE + init_mlme_ap_info(padapter); +#endif + + pmlmeext->last_scan_time = 0; + pmlmeext->mlmeext_init = _TRUE; + + +#ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + pmlmeext->active_keep_alive_check = _TRUE; +#else + pmlmeext->active_keep_alive_check = _FALSE; +#endif + +#ifdef DBG_FIXED_CHAN + pmlmeext->fixed_chan = 0xFF; +#endif + + pmlmeext->tsf_update_pause_factor = pregistrypriv->tsf_update_pause_factor; + pmlmeext->tsf_update_restore_factor = pregistrypriv->tsf_update_restore_factor; + +#ifdef CONFIG_SUPPORT_STATIC_SMPS + pmlmeext->ssmps_en = _FALSE; + pmlmeext->ssmps_tx_tp_th = SSMPS_TX_TP_TH;/*Mbps*/ + pmlmeext->ssmps_rx_tp_th = SSMPS_RX_TP_TH;/*Mbps*/ + #ifdef DBG_STATIC_SMPS + pmlmeext->ssmps_test = _FALSE; + #endif +#endif + +#ifdef CONFIG_CTRL_TXSS_BY_TP + pmlmeext->txss_ctrl_en = _TRUE; + pmlmeext->txss_tp_th = TXSS_TP_TH; + pmlmeext->txss_tp_chk_cnt = TXSS_TP_CHK_CNT; +#endif + + return res; + +} + +void free_mlme_ext_priv(struct mlme_ext_priv *pmlmeext) +{ + _adapter *padapter = pmlmeext->padapter; + + if (!padapter) + return; + + if (rtw_is_drv_stopped(padapter)) { + _cancel_timer_ex(&pmlmeext->survey_timer); + _cancel_timer_ex(&pmlmeext->link_timer); +#ifdef CONFIG_DFS + _cancel_timer_ex(&pmlmeext->csa_timer); +#endif /* CONFIG_DFS */ + } +} + +#ifdef CONFIG_PATCH_JOIN_WRONG_CHANNEL +static u8 cmp_pkt_chnl_diff(_adapter *padapter, u8 *pframe, uint packet_len) +{ + /* if the channel is same, return 0. else return channel differential */ + uint len; + u8 channel; + u8 *p; + + p = rtw_get_ie(pframe + WLAN_HDR_A3_LEN + _BEACON_IE_OFFSET_, _DSSET_IE_, &len, packet_len - _BEACON_IE_OFFSET_); + if (p) { + channel = *(p + 2); + if (padapter->mlmeextpriv.cur_channel >= channel) + return padapter->mlmeextpriv.cur_channel - channel; + else + return channel - padapter->mlmeextpriv.cur_channel; + } else + return 0; +} +#endif /* CONFIG_PATCH_JOIN_WRONG_CHANNEL */ + +static void _mgt_dispatcher(_adapter *padapter, struct mlme_handler *ptable, union recv_frame *precv_frame) +{ + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 *pframe = precv_frame->u.hdr.rx_data; + + if (ptable->func) { + /* receive the frames that ra(a1) is my address or ra(a1) is bc address. */ + if (!_rtw_memcmp(GetAddr1Ptr(pframe), adapter_mac_addr(padapter), ETH_ALEN) && + !_rtw_memcmp(GetAddr1Ptr(pframe), bc_addr, ETH_ALEN)) +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + { + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + + if (check_fwstate(&padapter->mlmepriv, WIFI_STATION_STATE) != _TRUE) + return; + + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _TRUE) + return; + + if ( pwdev_priv->pno_mac_addr[0] == 0xFF) + return; + + if (!_rtw_memcmp(GetAddr1Ptr(pframe), adapter_pno_mac_addr(padapter), ETH_ALEN)) + return; + } +#else + return; +#endif + + ptable->func(padapter, precv_frame); + } + +} + +void mgt_dispatcher(_adapter *padapter, union recv_frame *precv_frame) +{ + int index; + struct mlme_handler *ptable; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 *pframe = precv_frame->u.hdr.rx_data; + struct sta_info *psta = rtw_get_stainfo(&padapter->stapriv, get_addr2_ptr(pframe)); + struct recv_priv *precvpriv = &padapter->recvpriv; + + +#if 0 + { + u8 *pbuf; + pbuf = GetAddr1Ptr(pframe); + RTW_INFO("A1-%x:%x:%x:%x:%x:%x\n", *pbuf, *(pbuf + 1), *(pbuf + 2), *(pbuf + 3), *(pbuf + 4), *(pbuf + 5)); + pbuf = get_addr2_ptr(pframe); + RTW_INFO("A2-%x:%x:%x:%x:%x:%x\n", *pbuf, *(pbuf + 1), *(pbuf + 2), *(pbuf + 3), *(pbuf + 4), *(pbuf + 5)); + pbuf = GetAddr3Ptr(pframe); + RTW_INFO("A3-%x:%x:%x:%x:%x:%x\n", *pbuf, *(pbuf + 1), *(pbuf + 2), *(pbuf + 3), *(pbuf + 4), *(pbuf + 5)); + } +#endif + + if (GetFrameType(pframe) != WIFI_MGT_TYPE) { + return; + } + + /* receive the frames that ra(a1) is my address or ra(a1) is bc address. */ + if (!_rtw_memcmp(GetAddr1Ptr(pframe), adapter_mac_addr(padapter), ETH_ALEN) && + !_rtw_memcmp(GetAddr1Ptr(pframe), bc_addr, ETH_ALEN)) +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + { + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + + if (check_fwstate(&padapter->mlmepriv, WIFI_STATION_STATE) != _TRUE) + return; + + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _TRUE) + return; + + if ( pwdev_priv->pno_mac_addr[0] == 0xFF) + return; + + if (!_rtw_memcmp(GetAddr1Ptr(pframe), adapter_pno_mac_addr(padapter), ETH_ALEN)) + return; + } +#else + return; +#endif + + ptable = mlme_sta_tbl; + + index = get_frame_sub_type(pframe) >> 4; + +#ifdef CONFIG_TDLS + if ((index << 4) == WIFI_ACTION) { + /* category==public (4), action==TDLS_DISCOVERY_RESPONSE */ + if (*(pframe + 24) == RTW_WLAN_CATEGORY_PUBLIC && *(pframe + 25) == TDLS_DISCOVERY_RESPONSE) { + RTW_INFO("[TDLS] Recv %s from "MAC_FMT"\n", rtw_tdls_action_txt(TDLS_DISCOVERY_RESPONSE), MAC_ARG(get_addr2_ptr(pframe))); + On_TDLS_Dis_Rsp(padapter, precv_frame); + } + } +#endif /* CONFIG_TDLS */ + + if (index >= (sizeof(mlme_sta_tbl) / sizeof(struct mlme_handler))) { + return; + } + ptable += index; + +#if 1 + if (psta != NULL) { + if (GetRetry(pframe)) { + if (precv_frame->u.hdr.attrib.seq_num == psta->RxMgmtFrameSeqNum) { + /* drop the duplicate management frame */ + precvpriv->dbg_rx_dup_mgt_frame_drop_count++; + RTW_INFO("Drop duplicate management frame with seq_num = %d.\n", precv_frame->u.hdr.attrib.seq_num); + return; + } + } + psta->RxMgmtFrameSeqNum = precv_frame->u.hdr.attrib.seq_num; + } +#else + + if (GetRetry(pframe)) { + /* return; */ + } +#endif + +#ifdef CONFIG_AP_MODE + switch (get_frame_sub_type(pframe)) { + case WIFI_AUTH: + if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) + ptable->func = &OnAuth; + else + ptable->func = &OnAuthClient; + /* fall through */ + case WIFI_ASSOCREQ: + case WIFI_REASSOCREQ: + _mgt_dispatcher(padapter, ptable, precv_frame); + #ifdef CONFIG_HOSTAPD_MLME + if (MLME_IS_AP(padapter)) + rtw_hostapd_mlme_rx(padapter, precv_frame); + #endif + break; + case WIFI_PROBEREQ: + _mgt_dispatcher(padapter, ptable, precv_frame); + #ifdef CONFIG_HOSTAPD_MLME + if (MLME_IS_AP(padapter)) + rtw_hostapd_mlme_rx(padapter, precv_frame); + #endif + break; + case WIFI_BEACON: + _mgt_dispatcher(padapter, ptable, precv_frame); + break; + case WIFI_ACTION: + _mgt_dispatcher(padapter, ptable, precv_frame); + break; + default: + _mgt_dispatcher(padapter, ptable, precv_frame); + #ifdef CONFIG_HOSTAPD_MLME + if (MLME_IS_AP(padapter)) + rtw_hostapd_mlme_rx(padapter, precv_frame); + #endif + break; + } +#else + + _mgt_dispatcher(padapter, ptable, precv_frame); + +#endif + +} + +#ifdef CONFIG_P2P +u32 p2p_listen_state_process(_adapter *padapter, unsigned char *da) +{ + bool response = _TRUE; + +#ifdef CONFIG_IOCTL_CFG80211 + if (padapter->wdinfo.driver_interface == DRIVER_CFG80211) { + if (rtw_cfg80211_get_is_roch(padapter) == _FALSE + || rtw_get_oper_ch(padapter) != padapter->wdinfo.listen_channel + || adapter_wdev_data(padapter)->p2p_enabled == _FALSE + || padapter->mlmepriv.wps_probe_resp_ie == NULL + || padapter->mlmepriv.p2p_probe_resp_ie == NULL + ) { +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO(ADPT_FMT" DON'T issue_probersp_p2p: p2p_enabled:%d, wps_probe_resp_ie:%p, p2p_probe_resp_ie:%p\n" + , ADPT_ARG(padapter) + , adapter_wdev_data(padapter)->p2p_enabled + , padapter->mlmepriv.wps_probe_resp_ie + , padapter->mlmepriv.p2p_probe_resp_ie); + RTW_INFO(ADPT_FMT" DON'T issue_probersp_p2p: is_ro_ch:%d, op_ch:%d, p2p_listen_channel:%d\n" + , ADPT_ARG(padapter) + , rtw_cfg80211_get_is_roch(padapter) + , rtw_get_oper_ch(padapter) + , padapter->wdinfo.listen_channel); +#endif + response = _FALSE; + } + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + if (padapter->wdinfo.driver_interface == DRIVER_WEXT) { + /* do nothing if the device name is empty */ + if (!padapter->wdinfo.device_name_len) + response = _FALSE; + } + + if (response == _TRUE) + issue_probersp_p2p(padapter, da); + + return _SUCCESS; +} +#endif /* CONFIG_P2P */ + + +/**************************************************************************** + +Following are the callback functions for each subtype of the management frames + +*****************************************************************************/ + +unsigned int OnProbeReq(_adapter *padapter, union recv_frame *precv_frame) +{ + unsigned int ielen; + unsigned char *p; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur = &(pmlmeinfo->network); + u8 *pframe = precv_frame->u.hdr.rx_data; + uint len = precv_frame->u.hdr.len; + u8 is_valid_p2p_probereq = _FALSE; + +#ifdef CONFIG_ATMEL_RC_PATCH + u8 *target_ie = NULL, *wps_ie = NULL; + u8 *start; + uint search_len = 0, wps_ielen = 0, target_ielen = 0; + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; +#endif + +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + u8 wifi_test_chk_rate = 1; + +#ifdef CONFIG_IOCTL_CFG80211 +#ifdef CONFIG_P2P + if ((adapter_to_dvobj(padapter)->wpas_type == RTW_WPAS_W1FI) && + !rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) && + (GET_CFG80211_REPORT_MGMT(adapter_wdev_data(padapter), + IEEE80211_STYPE_PROBE_REQ) == _TRUE)) { + rtw_cfg80211_rx_probe_request(padapter, precv_frame); + return _SUCCESS; + } +#endif +#endif /* CONFIG_IOCTL_CFG80211 */ + + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) && + !rtw_p2p_chk_state(pwdinfo, P2P_STATE_IDLE) && + !rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT) && + !rtw_p2p_chk_state(pwdinfo, P2P_STATE_FIND_PHASE_SEARCH) && + !rtw_p2p_chk_state(pwdinfo, P2P_STATE_SCAN) + ) { + /* Commented by Albert 2011/03/17 */ + /* mcs_rate = 0->CCK 1M rate */ + /* mcs_rate = 1->CCK 2M rate */ + /* mcs_rate = 2->CCK 5.5M rate */ + /* mcs_rate = 3->CCK 11M rate */ + /* In the P2P mode, the driver should not support the CCK rate */ + + /* Commented by Kurt 2012/10/16 */ + /* IOT issue: Google Nexus7 use 1M rate to send p2p_probe_req after GO nego completed and Nexus7 is client */ + if (padapter->registrypriv.wifi_spec == 1) { + if (pattrib->data_rate <= DESC_RATE11M) + wifi_test_chk_rate = 0; + } + + if (wifi_test_chk_rate == 1) { + is_valid_p2p_probereq = process_probe_req_p2p_ie(pwdinfo, pframe, len); + if (is_valid_p2p_probereq == _TRUE) { + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_DEVICE)) { + /* FIXME */ + if (padapter->wdinfo.driver_interface == DRIVER_WEXT) + report_survey_event(padapter, precv_frame); + + p2p_listen_state_process(padapter, get_sa(pframe)); + + return _SUCCESS; + } + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) + goto _continue; + } + } + } + +_continue: +#endif /* CONFIG_P2P */ + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) + return _SUCCESS; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE && + check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE | WIFI_AP_STATE | WIFI_MESH_STATE) == _FALSE) + return _SUCCESS; + + + /* RTW_INFO("+OnProbeReq\n"); */ + + +#ifdef CONFIG_ATMEL_RC_PATCH + wps_ie = rtw_get_wps_ie( + pframe + WLAN_HDR_A3_LEN + _PROBEREQ_IE_OFFSET_, + len - WLAN_HDR_A3_LEN - _PROBEREQ_IE_OFFSET_, + NULL, &wps_ielen); + if (wps_ie) + target_ie = rtw_get_wps_attr_content(wps_ie, wps_ielen, WPS_ATTR_MANUFACTURER, NULL, &target_ielen); + if ((target_ie && (target_ielen == 4)) && (_TRUE == _rtw_memcmp((void *)target_ie, "Ozmo", 4))) { + /* psta->flag_atmel_rc = 1; */ + unsigned char *sa_addr = get_sa(pframe); + printk("%s: Find Ozmo RC -- %02x:%02x:%02x:%02x:%02x:%02x \n\n", + __func__, *sa_addr, *(sa_addr + 1), *(sa_addr + 2), *(sa_addr + 3), *(sa_addr + 4), *(sa_addr + 5)); + _rtw_memcpy(pstapriv->atmel_rc_pattern, get_sa(pframe), ETH_ALEN); + } +#endif + + +#ifdef CONFIG_AUTO_AP_MODE + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE && + pmlmepriv->cur_network.join_res == _TRUE) { + _irqL irqL; + struct sta_info *psta; + u8 *mac_addr, *peer_addr; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 RC_OUI[4] = {0x00, 0xE0, 0x4C, 0x0A}; + /* EID[1] + EID_LEN[1] + RC_OUI[4] + MAC[6] + PairingID[2] + ChannelNum[2] */ + + p = rtw_get_ie(pframe + WLAN_HDR_A3_LEN + _PROBEREQ_IE_OFFSET_, _VENDOR_SPECIFIC_IE_, (int *)&ielen, + len - WLAN_HDR_A3_LEN - _PROBEREQ_IE_OFFSET_); + + if (!p || ielen != 14) + goto _non_rc_device; + + if (!_rtw_memcmp(p + 2, RC_OUI, sizeof(RC_OUI))) + goto _non_rc_device; + + if (!_rtw_memcmp(p + 6, get_sa(pframe), ETH_ALEN)) { + RTW_INFO("%s, do rc pairing ("MAC_FMT"), but mac addr mismatch!("MAC_FMT")\n", __FUNCTION__, + MAC_ARG(get_sa(pframe)), MAC_ARG(p + 6)); + + goto _non_rc_device; + } + + RTW_INFO("%s, got the pairing device("MAC_FMT")\n", __FUNCTION__, MAC_ARG(get_sa(pframe))); + + /* new a station */ + psta = rtw_get_stainfo(pstapriv, get_sa(pframe)); + if (psta == NULL) { + /* allocate a new one */ + RTW_INFO("going to alloc stainfo for rc="MAC_FMT"\n", MAC_ARG(get_sa(pframe))); + psta = rtw_alloc_stainfo(pstapriv, get_sa(pframe)); + if (psta == NULL) { + /* TODO: */ + RTW_INFO(" Exceed the upper limit of supported clients...\n"); + return _SUCCESS; + } + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&psta->asoc_list)) { + psta->expire_to = pstapriv->expire_to; + rtw_list_insert_tail(&psta->asoc_list, &pstapriv->asoc_list); + pstapriv->asoc_list_cnt++; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt++; + #endif + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + /* generate pairing ID */ + mac_addr = adapter_mac_addr(padapter); + peer_addr = psta->cmn.mac_addr; + psta->pid = (u16)(((mac_addr[4] << 8) + mac_addr[5]) + ((peer_addr[4] << 8) + peer_addr[5])); + + /* update peer stainfo */ + psta->isrc = _TRUE; + + /* AID assignment */ + if (psta->cmn.aid > 0) + RTW_INFO(FUNC_ADPT_FMT" old AID=%d\n", FUNC_ADPT_ARG(padapter), psta->cmn.aid); + else { + if (!rtw_aid_alloc(padapter, psta)) { + RTW_INFO(FUNC_ADPT_FMT" no room for more AIDs\n", FUNC_ADPT_ARG(padapter)); + return _SUCCESS; + } + RTW_INFO(FUNC_ADPT_FMT" allocate new AID=%d\n", FUNC_ADPT_ARG(padapter), psta->cmn.aid); + } + + psta->qos_option = 1; + psta->cmn.bw_mode = CHANNEL_WIDTH_20; + psta->ieee8021x_blocked = _FALSE; +#ifdef CONFIG_80211N_HT + if(padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode)) { + psta->htpriv.ht_option = _TRUE; + psta->htpriv.ampdu_enable = _FALSE; + psta->htpriv.sgi_20m = _FALSE; + psta->htpriv.sgi_40m = _FALSE; + psta->htpriv.ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + psta->htpriv.agg_enable_bitmap = 0x0;/* reset */ + psta->htpriv.candidate_tid_bitmap = 0x0;/* reset */ + } +#endif + + rtw_hal_set_odm_var(padapter, HAL_ODM_STA_INFO, psta, _TRUE); + + _rtw_memset((void *)&psta->sta_stats, 0, sizeof(struct stainfo_stats)); + + _enter_critical_bh(&psta->lock, &irqL); + psta->state |= WIFI_ASOC_STATE; + _exit_critical_bh(&psta->lock, &irqL); + + report_add_sta_event(padapter, psta->cmn.mac_addr); + + } + + issue_probersp(padapter, get_sa(pframe), _FALSE); + + return _SUCCESS; + + } + +_non_rc_device: + + return _SUCCESS; + +#endif /* CONFIG_AUTO_AP_MODE */ + + +#ifdef CONFIG_CONCURRENT_MODE + if (((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) && + rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_LINKING | WIFI_UNDER_SURVEY)) { + /* don't process probe req */ + return _SUCCESS; + } +#endif + + p = rtw_get_ie(pframe + WLAN_HDR_A3_LEN + _PROBEREQ_IE_OFFSET_, _SSID_IE_, (int *)&ielen, + len - WLAN_HDR_A3_LEN - _PROBEREQ_IE_OFFSET_); + + + /* check (wildcard) SSID */ + if (p != NULL) { + if (is_valid_p2p_probereq == _TRUE) + goto _issue_probersp; + + if ((ielen != 0 && _FALSE == _rtw_memcmp((void *)(p + 2), (void *)cur->Ssid.Ssid, cur->Ssid.SsidLength)) + || (ielen == 0 && pmlmeinfo->hidden_ssid_mode)) + goto exit; + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + p = rtw_get_ie(pframe + WLAN_HDR_A3_LEN + _PROBEREQ_IE_OFFSET_, WLAN_EID_MESH_ID, (int *)&ielen, + len - WLAN_HDR_A3_LEN - _PROBEREQ_IE_OFFSET_); + + if (!p) + goto exit; + if (ielen != 0 && _rtw_memcmp((void *)(p + 2), (void *)cur->mesh_id.Ssid, cur->mesh_id.SsidLength) == _FALSE) + goto exit; + } + #endif + +_issue_probersp: + if (((check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE && + pmlmepriv->cur_network.join_res == _TRUE)) || check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE)) { + /* RTW_INFO("+issue_probersp during ap mode\n"); */ + issue_probersp(padapter, get_sa(pframe), is_valid_p2p_probereq); + } + + } + +exit: + return _SUCCESS; + +} + +unsigned int OnProbeRsp(_adapter *padapter, union recv_frame *precv_frame) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + u8 *pframe = precv_frame->u.hdr.rx_data; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif + + +#ifdef CONFIG_P2P + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_TX_PROVISION_DIS_REQ)) { + if (_TRUE == pwdinfo->tx_prov_disc_info.benable) { + if (_rtw_memcmp(pwdinfo->tx_prov_disc_info.peerIFAddr, get_addr2_ptr(pframe), ETH_ALEN)) { + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT)) { + pwdinfo->tx_prov_disc_info.benable = _FALSE; + issue_p2p_provision_request(padapter, + pwdinfo->tx_prov_disc_info.ssid.Ssid, + pwdinfo->tx_prov_disc_info.ssid.SsidLength, + pwdinfo->tx_prov_disc_info.peerDevAddr); + } else if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_DEVICE) || rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + pwdinfo->tx_prov_disc_info.benable = _FALSE; + issue_p2p_provision_request(padapter, + NULL, + 0, + pwdinfo->tx_prov_disc_info.peerDevAddr); + } + } + } + return _SUCCESS; + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_ING)) { + if (_TRUE == pwdinfo->nego_req_info.benable) { + RTW_INFO("[%s] P2P State is GONEGO ING!\n", __FUNCTION__); + if (_rtw_memcmp(pwdinfo->nego_req_info.peerDevAddr, get_addr2_ptr(pframe), ETH_ALEN)) { + pwdinfo->nego_req_info.benable = _FALSE; + issue_p2p_GO_request(padapter, pwdinfo->nego_req_info.peerDevAddr); + } + } + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_TX_INVITE_REQ)) { + if (_TRUE == pwdinfo->invitereq_info.benable) { + RTW_INFO("[%s] P2P_STATE_TX_INVITE_REQ!\n", __FUNCTION__); + if (_rtw_memcmp(pwdinfo->invitereq_info.peer_macaddr, get_addr2_ptr(pframe), ETH_ALEN)) { + pwdinfo->invitereq_info.benable = _FALSE; + issue_p2p_invitation_request(padapter, pwdinfo->invitereq_info.peer_macaddr); + } + } + } +#endif + + + if ((mlmeext_chk_scan_state(pmlmeext, SCAN_PROCESS)) + || (MLME_IS_MESH(padapter) && check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE)) + #ifdef CONFIG_RTW_REPEATER_SON + || (padapter->rtw_rson_scanstage == RSON_SCAN_PROCESS) + #endif + ) { + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (_rtw_memcmp(GetAddr3Ptr(pframe), get_my_bssid(&pmlmeinfo->network), ETH_ALEN) + && (pmlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE && (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) + ) { + if (!rtw_check_bcn_info(padapter, pframe, precv_frame->u.hdr.len)) { + RTW_PRINT(FUNC_ADPT_FMT" ap has changed, disconnect now\n", FUNC_ADPT_ARG(padapter)); + receive_disconnect(padapter, pmlmeinfo->network.MacAddress , 0, _FALSE); + } + } + + rtw_mi_report_survey_event(padapter, precv_frame); + return _SUCCESS; + } + +#if 0 /* move to validate_recv_mgnt_frame */ + if (_rtw_memcmp(GetAddr3Ptr(pframe), get_my_bssid(&pmlmeinfo->network), ETH_ALEN)) { + if (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) { + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta != NULL) + psta->sta_stats.rx_mgnt_pkts++; + } + } +#endif + + return _SUCCESS; + +} + +/* for 11n Logo 4.2.31/4.2.32 */ +#ifdef CONFIG_AP_MODE +static void rtw_check_legacy_ap(_adapter *padapter, u8 *pframe, u32 len) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + if (!padapter->registrypriv.wifi_spec) + return; + + if(!MLME_IS_AP(padapter)) + return; + + if (pmlmeext->bstart_bss == _TRUE) { + int left; + unsigned char *pos; + struct rtw_ieee802_11_elems elems; +#ifdef CONFIG_80211N_HT + u16 cur_op_mode; +#endif + /* checking IEs */ + left = len - sizeof(struct rtw_ieee80211_hdr_3addr) - _BEACON_IE_OFFSET_; + pos = pframe + sizeof(struct rtw_ieee80211_hdr_3addr) + _BEACON_IE_OFFSET_; + if (rtw_ieee802_11_parse_elems(pos, left, &elems, 1) == ParseFailed) { + RTW_INFO("%s: parse fail for "MAC_FMT"\n", __func__, MAC_ARG(GetAddr3Ptr(pframe))); + return; + } +#ifdef CONFIG_80211N_HT + cur_op_mode = pmlmepriv->ht_op_mode & HT_INFO_OPERATION_MODE_OP_MODE_MASK; +#endif + /* for legacy ap */ + if (elems.ht_capabilities == NULL && elems.ht_capabilities_len == 0) { + + if (0) + RTW_INFO("%s: "MAC_FMT" is legacy ap\n", __func__, MAC_ARG(GetAddr3Ptr(pframe))); + + ATOMIC_SET(&pmlmepriv->olbc, _TRUE); + ATOMIC_SET(&pmlmepriv->olbc_ht, _TRUE); + } + } +} +#endif /* CONFIG_AP_MODE */ + +unsigned int OnBeacon(_adapter *padapter, union recv_frame *precv_frame) +{ + struct sta_info *psta; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *pframe = precv_frame->u.hdr.rx_data; + uint len = precv_frame->u.hdr.len; + WLAN_BSSID_EX *pbss; + int ret = _SUCCESS; +#ifdef CONFIG_TDLS + struct sta_info *ptdls_sta; + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; +#ifdef CONFIG_TDLS_CH_SW + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; +#endif +#endif /* CONFIG_TDLS */ + + if (validate_beacon_len(pframe, len) == _FALSE) + return _SUCCESS; + + if (mlmeext_chk_scan_state(pmlmeext, SCAN_PROCESS) + || (MLME_IS_MESH(padapter) && check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + ) { + if (_rtw_memcmp(GetAddr3Ptr(pframe), get_my_bssid(&pmlmeinfo->network), ETH_ALEN) + && (pmlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE && (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) + ) { + if (!rtw_check_bcn_info(padapter, pframe, len)) { + RTW_PRINT(FUNC_ADPT_FMT" ap has changed, disconnect now\n", FUNC_ADPT_ARG(padapter)); + receive_disconnect(padapter, pmlmeinfo->network.MacAddress , 0, _FALSE); + } + } + + rtw_mi_report_survey_event(padapter, precv_frame); + return _SUCCESS; + } +#ifdef CONFIG_RTW_REPEATER_SON + if (padapter->rtw_rson_scanstage == RSON_SCAN_PROCESS) + rtw_mi_report_survey_event(padapter, precv_frame); +#endif + +#ifdef CONFIG_AP_MODE + rtw_check_legacy_ap(padapter, pframe, len); +#endif + + if (_rtw_memcmp(GetAddr3Ptr(pframe), get_my_bssid(&pmlmeinfo->network), ETH_ALEN)) { + if ((pmlmeinfo->state & WIFI_FW_AUTH_NULL) + && (rtw_sta_linking_test_wait_done() || pmlmeext->join_abort) + ) { + if (rtw_sta_linking_test_force_fail() || pmlmeext->join_abort) { + set_link_timer(pmlmeext, 1); + return _SUCCESS; + } + + /* we should update current network before auth, or some IE is wrong */ + pbss = (WLAN_BSSID_EX *)rtw_malloc(sizeof(WLAN_BSSID_EX)); + if (pbss) { + if (collect_bss_info(padapter, precv_frame, pbss) == _SUCCESS) { + struct beacon_keys recv_beacon; + + update_network(&(pmlmepriv->cur_network.network), pbss, padapter, _TRUE); + + /* update bcn keys */ + if (rtw_get_bcn_keys(padapter, pframe, len, &recv_beacon) == _TRUE) { + RTW_INFO("%s: beacon keys ready\n", __func__); + _rtw_memcpy(&pmlmepriv->cur_beacon_keys, + &recv_beacon, sizeof(recv_beacon)); + if (is_hidden_ssid(recv_beacon.ssid, recv_beacon.ssid_len)) { + _rtw_memcpy(pmlmepriv->cur_beacon_keys.ssid, pmlmeinfo->network.Ssid.Ssid, IW_ESSID_MAX_SIZE); + pmlmepriv->cur_beacon_keys.ssid_len = pmlmeinfo->network.Ssid.SsidLength; + } + } else { + RTW_ERR("%s: get beacon keys failed\n", __func__); + _rtw_memset(&pmlmepriv->cur_beacon_keys, 0, sizeof(recv_beacon)); + } + #ifdef CONFIG_BCN_CNT_CONFIRM_HDL + pmlmepriv->new_beacon_cnts = 0; + #endif + } + rtw_mfree((u8 *)pbss, sizeof(WLAN_BSSID_EX)); + } + + /* check the vendor of the assoc AP */ + pmlmeinfo->assoc_AP_vendor = check_assoc_AP(pframe + sizeof(struct rtw_ieee80211_hdr_3addr), len - sizeof(struct rtw_ieee80211_hdr_3addr)); + + /* update TSF Value */ + update_TSF(pmlmeext, pframe, len); + pmlmeext->bcn_cnt = 0; + pmlmeext->last_bcn_cnt = 0; + +#ifdef CONFIG_P2P_PS + /* Comment by YiWei , in wifi p2p spec the "3.3 P2P Power Management" , "These mechanisms are available in a P2P Group in which only P2P Devices are associated." */ + /* process_p2p_ps_ie(padapter, (pframe + WLAN_HDR_A3_LEN), (len - WLAN_HDR_A3_LEN)); */ +#endif /* CONFIG_P2P_PS */ + +#if defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE) + if (padapter->registrypriv.wifi_spec) { + if (process_p2p_cross_connect_ie(padapter, (pframe + WLAN_HDR_A3_LEN), (len - WLAN_HDR_A3_LEN)) == _FALSE) { + if (rtw_mi_buddy_check_mlmeinfo_state(padapter, WIFI_FW_AP_STATE)) { + RTW_PRINT("no issue auth, P2P cross-connect does not permit\n "); + return _SUCCESS; + } + } + } +#endif /* CONFIG_P2P CONFIG_P2P and CONFIG_CONCURRENT_MODE */ + + /* start auth */ + start_clnt_auth(padapter); + + return _SUCCESS; + } + + if (((pmlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE) && (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS)) { + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta != NULL) { +#ifdef CONFIG_PATCH_JOIN_WRONG_CHANNEL + /* Merge from 8712 FW code */ + if (cmp_pkt_chnl_diff(padapter, pframe, len) != 0) { + /* join wrong channel, deauth and reconnect */ + issue_deauth(padapter, (&(pmlmeinfo->network))->MacAddress, WLAN_REASON_DEAUTH_LEAVING); + + report_del_sta_event(padapter, (&(pmlmeinfo->network))->MacAddress, WLAN_REASON_JOIN_WRONG_CHANNEL, _TRUE, _FALSE); + pmlmeinfo->state &= (~WIFI_FW_ASSOC_SUCCESS); + return _SUCCESS; + } +#endif /* CONFIG_PATCH_JOIN_WRONG_CHANNEL */ +#ifdef CONFIG_RTW_80211R + rtw_ft_update_bcn(padapter, precv_frame); +#endif + ret = rtw_check_bcn_info(padapter, pframe, len); + if (!ret) { + RTW_PRINT(FUNC_ADPT_FMT" ap has changed, disconnect now\n", FUNC_ADPT_ARG(padapter)); + receive_disconnect(padapter, pmlmeinfo->network.MacAddress , 0, _FALSE); + return _SUCCESS; + } + /* update WMM, ERP in the beacon */ + /* todo: the timer is used instead of the number of the beacon received */ + if ((sta_rx_pkts(psta) & 0xf) == 0) { + /* RTW_INFO("update_bcn_info\n"); */ + update_beacon_info(padapter, pframe, len, psta); + } + + pmlmepriv->cur_network_scanned->network.Rssi = precv_frame->u.hdr.attrib.phy_info.recv_signal_power; + pmlmeext->bcn_cnt++; +#ifdef CONFIG_BCN_RECV_TIME + rtw_rx_bcn_time_update(padapter, len, precv_frame->u.hdr.attrib.data_rate); +#endif +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + if (rtw_tdls_is_chsw_allowed(padapter) == _TRUE) { + /* Send TDLS Channel Switch Request when receiving Beacon */ + if ((padapter->tdlsinfo.chsw_info.ch_sw_state & TDLS_CH_SW_INITIATOR_STATE) && (ATOMIC_READ(&pchsw_info->chsw_on) == _TRUE) + && (pmlmeext->cur_channel == rtw_get_oper_ch(padapter))) { + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, padapter->tdlsinfo.chsw_info.addr); + if (ptdls_sta != NULL) { + if (ptdls_sta->tdls_sta_state | TDLS_LINKED_STATE) + _set_timer(&ptdls_sta->stay_on_base_chnl_timer, TDLS_CH_SW_STAY_ON_BASE_CHNL_TIMEOUT); + } + } + } +#endif +#endif /* CONFIG_TDLS */ + + #if CONFIG_DFS + process_csa_ie(padapter + , pframe + WLAN_HDR_A3_LEN + _BEACON_IE_OFFSET_ + , len - (WLAN_HDR_A3_LEN + _BEACON_IE_OFFSET_)); + #endif + +#ifdef CONFIG_P2P_PS + process_p2p_ps_ie(padapter, (pframe + WLAN_HDR_A3_LEN), (len - WLAN_HDR_A3_LEN)); +#endif /* CONFIG_P2P_PS */ + + if (pmlmeext->tsf_update_required && pmlmeext->en_hw_update_tsf) + rtw_enable_hw_update_tsf_cmd(padapter); + +#if 0 /* move to validate_recv_mgnt_frame */ + psta->sta_stats.rx_mgnt_pkts++; +#endif + } + + } else if ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE) { + u8 rate_set[16]; + u8 rate_num = 0; + + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta != NULL) { + /* + * update WMM, ERP in the beacon + * todo: the timer is used instead of the number of the beacon received + */ + if ((sta_rx_pkts(psta) & 0xf) == 0) + update_beacon_info(padapter, pframe, len, psta); + + if (pmlmeext->tsf_update_required && pmlmeext->en_hw_update_tsf) + rtw_enable_hw_update_tsf_cmd(padapter); + } else { + rtw_ies_get_supported_rate(pframe + WLAN_HDR_A3_LEN + _BEACON_IE_OFFSET_, len - WLAN_HDR_A3_LEN - _BEACON_IE_OFFSET_, rate_set, &rate_num); + if (rate_num == 0) { + RTW_INFO(FUNC_ADPT_FMT" RX beacon with no supported rate\n", FUNC_ADPT_ARG(padapter)); + goto _END_ONBEACON_; + } + + psta = rtw_alloc_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta == NULL) { + RTW_INFO(FUNC_ADPT_FMT" Exceed the upper limit of supported clients\n", FUNC_ADPT_ARG(padapter)); + goto _END_ONBEACON_; + } + + psta->expire_to = pstapriv->adhoc_expire_to; + + _rtw_memcpy(psta->bssrateset, rate_set, rate_num); + psta->bssratelen = rate_num; + + /* update TSF Value */ + update_TSF(pmlmeext, pframe, len); + + /* report sta add event */ + report_add_sta_event(padapter, get_addr2_ptr(pframe)); + } + } + } + +_END_ONBEACON_: + + return _SUCCESS; + +} + +#ifdef CONFIG_AP_MODE +static u32 rtw_get_sta_num_by_state(_adapter *padapter, u32 state) +{ + _irqL irqL; + _list *plist, *phead; + u32 index, sta_num = 0; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &(padapter->stapriv); + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (index = 0; index < NUM_STA; index++) { + phead = &(pstapriv->sta_hash[index]); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info , hash_list); + if ((psta->state & (state))) + sta_num++; + plist = get_next(plist); + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + /* RTW_INFO("%s : waiting for %u sta under linking \n", __func__, sta_num); */ + return sta_num; +} + +static u8 rtw_defs_attack_chk(_adapter *padapter) +{ + struct mlme_priv *mlme = &(padapter->mlmepriv); + u8 is_reject = _FALSE; + u32 sta_limit = 0; + u32 stime = rtw_systime_to_ms(rtw_get_current_time()); + static u32 ptime = 0; + + /* RTW_INFO("%s : ptime=%u, stime=%u, diff=%u\n", __func__, ptime, stime, (stime - ptime)); */ + if ((ptime > 0) && ((stime - ptime) < mlme->defs_lmt_time)) { + sta_limit = rtw_get_sta_num_by_state(padapter, WIFI_FW_LINKING_STATE); + if (sta_limit >= mlme->defs_lmt_sta) + is_reject = _TRUE; + } + + ptime = stime; + /* RTW_INFO("%s : current linking num=%u\n", __func__, sta_limit); */ + return is_reject; +} +#endif + +unsigned int OnAuth(_adapter *padapter, union recv_frame *precv_frame) +{ +#ifdef CONFIG_AP_MODE + _irqL irqL; + unsigned int auth_mode, seq, ie_len; + unsigned char *sa, *p; + u16 algorithm; + int status; + static struct sta_info stat; + struct sta_info *pstat = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 *pframe = precv_frame->u.hdr.rx_data; + uint len = precv_frame->u.hdr.len; + u8 offset = 0; + + +#ifdef CONFIG_CONCURRENT_MODE + if (((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) && + rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_LINKING | WIFI_UNDER_SURVEY)) { + /* don't process auth request; */ + return _SUCCESS; + } +#endif /* CONFIG_CONCURRENT_MODE */ + + if ((pmlmeinfo->state & 0x03) != WIFI_FW_AP_STATE) + return _FAIL; + + if (!MLME_IS_ASOC(padapter)) + return _SUCCESS; + +#if defined(CONFIG_IOCTL_CFG80211) && defined(CONFIG_RTW_MESH) + if (MLME_IS_MESH(padapter)) + return rtw_mesh_on_auth(padapter, precv_frame); +#endif + + RTW_INFO("+OnAuth\n"); + + sa = get_addr2_ptr(pframe); + + auth_mode = psecuritypriv->dot11AuthAlgrthm; + + if (GetPrivacy(pframe)) { + u8 *iv; + struct rx_pkt_attrib *prxattrib = &(precv_frame->u.hdr.attrib); + + prxattrib->hdrlen = WLAN_HDR_A3_LEN; + prxattrib->encrypt = _WEP40_; + + iv = pframe + prxattrib->hdrlen; + prxattrib->key_index = ((iv[3] >> 6) & 0x3); + + prxattrib->iv_len = 4; + prxattrib->icv_len = 4; + + rtw_wep_decrypt(padapter, (u8 *)precv_frame); + + offset = 4; + } + + algorithm = le16_to_cpu(*(u16 *)((SIZE_PTR)pframe + WLAN_HDR_A3_LEN + offset)); + seq = le16_to_cpu(*(u16 *)((SIZE_PTR)pframe + WLAN_HDR_A3_LEN + offset + 2)); + + RTW_INFO("auth alg=%x, seq=%X\n", algorithm, seq); + + if (rtw_check_invalid_mac_address(sa, _FALSE)){ + RTW_INFO("%s : reject invalid AUTH-req "MAC_FMT"\n", + __func__, MAC_ARG(get_addr2_ptr(pframe))); + return _FAIL; + } + + if(rtw_defs_attack_chk(padapter)) { + struct sta_info *_psta; + _psta = rtw_get_stainfo(pstapriv, sa); + if ((_psta == NULL) || !(_psta->state & WIFI_FW_ASSOC_SUCCESS)) { + status = _STATS_REFUSED_TEMPORARILY_; + RTW_ERR("%s : refused temporarily for sa "MAC_FMT" !\n", __func__, MAC_ARG(sa)); + goto auth_fail; + } + } + + if (rtw_ap_linking_test_force_auth_fail()) { + status = rtw_ap_linking_test_force_auth_fail(); + RTW_INFO(FUNC_ADPT_FMT" force auth fail with status:%u\n" + , FUNC_ADPT_ARG(padapter), status); + goto auth_fail; + } + + if ((auth_mode == 2) && (algorithm != WLAN_AUTH_SAE) && + (psecuritypriv->dot11PrivacyAlgrthm != _WEP40_) && + (psecuritypriv->dot11PrivacyAlgrthm != _WEP104_)) + auth_mode = 0; + + if ((algorithm > 0 && auth_mode == 0) || /* rx a shared-key auth but shared not enabled */ + (algorithm == 0 && auth_mode == 1)) { /* rx a open-system auth but shared-key is enabled */ + RTW_INFO("auth rejected due to bad alg [alg=%d, auth_mib=%d] %02X%02X%02X%02X%02X%02X\n", + algorithm, auth_mode, sa[0], sa[1], sa[2], sa[3], sa[4], sa[5]); + + status = _STATS_NO_SUPP_ALG_; + + goto auth_fail; + } + +#if CONFIG_RTW_MACADDR_ACL + if (rtw_access_ctrl(padapter, sa) == _FALSE) { + status = _STATS_UNABLE_HANDLE_STA_; + goto auth_fail; + } +#endif + + pstat = rtw_get_stainfo(pstapriv, sa); + if (pstat == NULL) { + + /* allocate a new one */ + RTW_INFO("going to alloc stainfo for sa="MAC_FMT"\n", MAC_ARG(sa)); + pstat = rtw_alloc_stainfo(pstapriv, sa); + if (pstat == NULL) { + RTW_INFO(" Exceed the upper limit of supported clients...\n"); + status = _STATS_UNABLE_HANDLE_STA_; + goto auth_fail; + } + + pstat->state = WIFI_FW_AUTH_NULL; + pstat->auth_seq = 0; + + /* pstat->flags = 0; */ + /* pstat->capability = 0; */ + } else { +#ifdef CONFIG_IEEE80211W + if ((pstat->bpairwise_key_installed != _TRUE && (pstat->flags & WLAN_STA_MFP)) + || !(pstat->flags & WLAN_STA_MFP)) +#endif /* CONFIG_IEEE80211W */ + { + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&pstat->asoc_list) == _FALSE) { + rtw_list_delete(&pstat->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (pstat->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + if (pstat->expire_to > 0) + ;/* TODO: STA re_auth within expire_to */ + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + if (seq == 1) + ; /* TODO: STA re_auth and auth timeout */ + + } + } + +#ifdef CONFIG_IEEE80211W + if ((pstat->bpairwise_key_installed != _TRUE && (pstat->flags & WLAN_STA_MFP)) + || !(pstat->flags & WLAN_STA_MFP)) +#endif /* CONFIG_IEEE80211W */ + { + _enter_critical_bh(&pstapriv->auth_list_lock, &irqL); + if (rtw_is_list_empty(&pstat->auth_list)) { + + rtw_list_insert_tail(&pstat->auth_list, &pstapriv->auth_list); + pstapriv->auth_list_cnt++; + } + _exit_critical_bh(&pstapriv->auth_list_lock, &irqL); + } + + if (pstat->auth_seq == 0) + pstat->expire_to = pstapriv->auth_to; + +#ifdef CONFIG_IOCTL_CFG80211 + if (GET_CFG80211_REPORT_MGMT(adapter_wdev_data(padapter), IEEE80211_STYPE_AUTH) == _TRUE) { + if ((algorithm == WLAN_AUTH_SAE) && + (auth_mode == dot11AuthAlgrthm_8021X)) { + pstat->authalg = algorithm; + + rtw_cfg80211_rx_mframe(padapter, precv_frame, NULL); + return _SUCCESS; + } + } +#endif /* CONFIG_IOCTL_CFG80211 */ + + if ((pstat->auth_seq + 1) != seq) { + RTW_INFO("(1)auth rejected because out of seq [rx_seq=%d, exp_seq=%d]!\n", + seq, pstat->auth_seq + 1); + status = _STATS_OUT_OF_AUTH_SEQ_; + goto auth_fail; + } + + if (algorithm == 0 && (auth_mode == 0 || auth_mode == 2 || auth_mode == 3)) { + if (seq == 1) { +#ifdef CONFIG_IEEE80211W + if ((pstat->bpairwise_key_installed != _TRUE && (pstat->flags & WLAN_STA_MFP)) + || !(pstat->flags & WLAN_STA_MFP)) +#endif /* CONFIG_IEEE80211W */ + { + pstat->state &= ~WIFI_FW_AUTH_NULL; + pstat->state |= WIFI_FW_AUTH_SUCCESS; + pstat->expire_to = pstapriv->assoc_to; + } + pstat->authalg = algorithm; + } else { + RTW_INFO("(2)auth rejected because out of seq [rx_seq=%d, exp_seq=%d]!\n", + seq, pstat->auth_seq + 1); + status = _STATS_OUT_OF_AUTH_SEQ_; + goto auth_fail; + } + } else { /* shared system or auto authentication */ + if (seq == 1) { + /* prepare for the challenging txt... */ + + /* get_random_bytes((void *)pstat->chg_txt, 128); */ /* TODO: */ + _rtw_memset((void *)pstat->chg_txt, 78, 128); +#ifdef CONFIG_IEEE80211W + if ((pstat->bpairwise_key_installed != _TRUE && (pstat->flags & WLAN_STA_MFP)) + || !(pstat->flags & WLAN_STA_MFP)) +#endif /* CONFIG_IEEE80211W */ + { + pstat->state &= ~WIFI_FW_AUTH_NULL; + pstat->state |= WIFI_FW_AUTH_STATE; + } + pstat->authalg = algorithm; + pstat->auth_seq = 2; + } else if (seq == 3) { + /* checking for challenging txt... */ + RTW_INFO("checking for challenging txt...\n"); + + p = rtw_get_ie(pframe + WLAN_HDR_A3_LEN + 4 + _AUTH_IE_OFFSET_ , _CHLGETXT_IE_, (int *)&ie_len, + len - WLAN_HDR_A3_LEN - _AUTH_IE_OFFSET_ - 4); + + if ((p == NULL) || (ie_len <= 0)) { + RTW_INFO("auth rejected because challenge failure!(1)\n"); + status = _STATS_CHALLENGE_FAIL_; + goto auth_fail; + } + + if (_rtw_memcmp((void *)(p + 2), pstat->chg_txt, 128)) { +#ifdef CONFIG_IEEE80211W + if ((pstat->bpairwise_key_installed != _TRUE && (pstat->flags & WLAN_STA_MFP)) + || !(pstat->flags & WLAN_STA_MFP)) +#endif /* CONFIG_IEEE80211W */ + { + pstat->state &= (~WIFI_FW_AUTH_STATE); + pstat->state |= WIFI_FW_AUTH_SUCCESS; + /* challenging txt is correct... */ + pstat->expire_to = pstapriv->assoc_to; + } + } else { + RTW_INFO("auth rejected because challenge failure!\n"); + status = _STATS_CHALLENGE_FAIL_; + goto auth_fail; + } + } else { + RTW_INFO("(3)auth rejected because out of seq [rx_seq=%d, exp_seq=%d]!\n", + seq, pstat->auth_seq + 1); + status = _STATS_OUT_OF_AUTH_SEQ_; + goto auth_fail; + } + } + + + /* Now, we are going to issue_auth... */ + pstat->auth_seq = seq + 1; + +#ifdef CONFIG_NATIVEAP_MLME + issue_auth(padapter, pstat, (unsigned short)(_STATS_SUCCESSFUL_)); +#endif + + if ((pstat->state & WIFI_FW_AUTH_SUCCESS) || (pstat->state & WIFI_FW_ASSOC_SUCCESS)) + pstat->auth_seq = 0; + + + return _SUCCESS; + +auth_fail: + + if (pstat) + rtw_free_stainfo(padapter , pstat); + + pstat = &stat; + _rtw_memset((char *)pstat, '\0', sizeof(stat)); + pstat->auth_seq = 2; + _rtw_memcpy(pstat->cmn.mac_addr, sa, ETH_ALEN); + +#ifdef CONFIG_NATIVEAP_MLME + issue_auth(padapter, pstat, (unsigned short)status); +#endif + +#endif /* CONFIG_AP_MODE */ + return _FAIL; + +} + +unsigned int OnAuthClient(_adapter *padapter, union recv_frame *precv_frame) +{ + unsigned int seq, len, status, algthm, offset; + unsigned char *p; + unsigned int go2asoc = 0; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 *pframe = precv_frame->u.hdr.rx_data; + uint pkt_len = precv_frame->u.hdr.len; + + RTW_INFO("%s\n", __FUNCTION__); + +#ifdef CONFIG_IOCTL_CFG80211 + if (GET_CFG80211_REPORT_MGMT(adapter_wdev_data(padapter), IEEE80211_STYPE_AUTH) == _TRUE) { + if (rtw_sec_chk_auth_type(padapter, MLME_AUTHTYPE_SAE)) { + if (rtw_cached_pmkid(padapter, get_my_bssid(&pmlmeinfo->network)) != -1) { + RTW_INFO("SAE: PMKSA cache entry found\n"); + goto normal; + } + rtw_cfg80211_rx_mframe(padapter, precv_frame, NULL); + return _SUCCESS; + } + } + +normal: +#endif /* CONFIG_IOCTL_CFG80211 */ + + /* check A1 matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(padapter), get_da(pframe), ETH_ALEN)) + return _SUCCESS; + + if (!(pmlmeinfo->state & WIFI_FW_AUTH_STATE) || pmlmeext->join_abort) + return _SUCCESS; + + offset = (GetPrivacy(pframe)) ? 4 : 0; + + algthm = le16_to_cpu(*(unsigned short *)((SIZE_PTR)pframe + WLAN_HDR_A3_LEN + offset)); + seq = le16_to_cpu(*(unsigned short *)((SIZE_PTR)pframe + WLAN_HDR_A3_LEN + offset + 2)); + status = le16_to_cpu(*(unsigned short *)((SIZE_PTR)pframe + WLAN_HDR_A3_LEN + offset + 4)); + + if (status != 0) { + RTW_INFO("clnt auth fail, status: %d\n", status); + if (status == 13) { /* && pmlmeinfo->auth_algo == dot11AuthAlgrthm_Auto) */ + if (pmlmeinfo->auth_algo == dot11AuthAlgrthm_Shared) + pmlmeinfo->auth_algo = dot11AuthAlgrthm_Open; + else + pmlmeinfo->auth_algo = dot11AuthAlgrthm_Shared; + /* pmlmeinfo->reauth_count = 0; */ + } + + pmlmeinfo->auth_status = status; + set_link_timer(pmlmeext, 1); + goto authclnt_fail; + } + + if (seq == 2) { + if (pmlmeinfo->auth_algo == dot11AuthAlgrthm_Shared) { + /* legendary shared system */ + p = rtw_get_ie(pframe + WLAN_HDR_A3_LEN + _AUTH_IE_OFFSET_, _CHLGETXT_IE_, (int *)&len, + pkt_len - WLAN_HDR_A3_LEN - _AUTH_IE_OFFSET_); + + if (p == NULL) { + /* RTW_INFO("marc: no challenge text?\n"); */ + goto authclnt_fail; + } + + if (len > sizeof(pmlmeinfo->chg_txt)) { + goto authclnt_fail; + } + + _rtw_memcpy((void *)(pmlmeinfo->chg_txt), (void *)(p + 2), len); + pmlmeinfo->auth_seq = 3; + issue_auth(padapter, NULL, 0); + set_link_timer(pmlmeext, REAUTH_TO); + + return _SUCCESS; + } else { + /* open, or 802.11r FTAA system */ + go2asoc = 1; + } + } else if (seq == 4) { + if (pmlmeinfo->auth_algo == dot11AuthAlgrthm_Shared) + go2asoc = 1; + else + goto authclnt_fail; + } else { + /* this is also illegal */ + /* RTW_INFO("marc: clnt auth failed due to illegal seq=%x\n", seq); */ + goto authclnt_fail; + } + + if (go2asoc) { +#ifdef CONFIG_RTW_80211R + if (rtw_ft_update_auth_rsp_ies(padapter, pframe, pkt_len)) + return _SUCCESS; +#endif + RTW_PRINT("auth success, start assoc\n"); + start_clnt_assoc(padapter); + return _SUCCESS; + } + +authclnt_fail: + + /* pmlmeinfo->state &= ~(WIFI_FW_AUTH_STATE); */ + + return _FAIL; + +} + +unsigned int OnAssocReq(_adapter *padapter, union recv_frame *precv_frame) +{ +#ifdef CONFIG_AP_MODE + _irqL irqL; + u16 listen_interval; + struct rtw_ieee802_11_elems elems; + struct sta_info *pstat; + unsigned char reassoc, *pos; + int left; + unsigned short status = _STATS_SUCCESSFUL_; + unsigned short frame_type, ie_offset = 0; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur = &(pmlmeinfo->network); + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *pframe = precv_frame->u.hdr.rx_data; + uint pkt_len = precv_frame->u.hdr.len; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 p2p_status_code = P2P_STATUS_SUCCESS; + u8 *p2pie; + u32 p2pielen = 0; +#endif /* CONFIG_P2P */ +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + u8 sta_tbtx_enable = _FALSE; +#endif + +#ifdef CONFIG_CONCURRENT_MODE + if (((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) && + rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_LINKING | WIFI_UNDER_SURVEY)) { + /* don't process assoc request; */ + return _SUCCESS; + } +#endif /* CONFIG_CONCURRENT_MODE */ + + if ((pmlmeinfo->state & 0x03) != WIFI_FW_AP_STATE) + return _FAIL; + + if (rtw_check_invalid_mac_address(get_addr2_ptr(pframe), _FALSE)) { + RTW_INFO("%s : reject invalid ASSOC-req "MAC_FMT"\n", + __func__, MAC_ARG(get_addr2_ptr(pframe))); + return _FAIL; + } + + frame_type = get_frame_sub_type(pframe); + if (frame_type == WIFI_ASSOCREQ) { + reassoc = 0; + ie_offset = _ASOCREQ_IE_OFFSET_; + } else { /* WIFI_REASSOCREQ */ + reassoc = 1; + ie_offset = _REASOCREQ_IE_OFFSET_; + } + + + if (pkt_len < IEEE80211_3ADDR_LEN + ie_offset) { + RTW_INFO("handle_assoc(reassoc=%d) - too short payload (len=%lu)" + "\n", reassoc, (unsigned long)pkt_len); + return _FAIL; + } + + pstat = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (pstat == (struct sta_info *)NULL) { + status = _RSON_CLS2_; + goto asoc_class2_error; + } + + RTW_INFO("%s\n", __FUNCTION__); + + if (pstat->authalg == WLAN_AUTH_SAE) { + /* WPA3-SAE */ + if (((pstat->state) & WIFI_FW_AUTH_NULL)) { + /* TODO: + Queue AssocReq and Proccess + by external auth trigger. */ + RTW_INFO("%s: wait external auth trigger\n", __func__); + return _SUCCESS; + } + } + + /* check if this stat has been successfully authenticated/assocated */ + if (!((pstat->state) & WIFI_FW_AUTH_SUCCESS)) { + if (!((pstat->state) & WIFI_FW_ASSOC_SUCCESS)) { + status = _RSON_CLS2_; + goto asoc_class2_error; + } else { + pstat->state &= (~WIFI_FW_ASSOC_SUCCESS); + pstat->state |= WIFI_FW_ASSOC_STATE; + } + } else { + pstat->state &= (~WIFI_FW_AUTH_SUCCESS); + pstat->state |= WIFI_FW_ASSOC_STATE; + } + +#if 0/* todo:tkip_countermeasures */ + if (hapd->tkip_countermeasures) { + resp = WLAN_REASON_MICHAEL_MIC_FAILURE; + goto fail; + } +#endif + + if (rtw_ap_linking_test_force_asoc_fail()) { + status = rtw_ap_linking_test_force_asoc_fail(); + RTW_INFO(FUNC_ADPT_FMT" force asoc fail with status:%u\n" + , FUNC_ADPT_ARG(padapter), status); + goto OnAssocReqFail; + } + + /* now parse all ieee802_11 ie to point to elems */ + left = pkt_len - (IEEE80211_3ADDR_LEN + ie_offset); + pos = pframe + (IEEE80211_3ADDR_LEN + ie_offset); + if (rtw_ieee802_11_parse_elems(pos, left, &elems, 1) == ParseFailed) { + RTW_INFO("STA " MAC_FMT " sent invalid association request\n", + MAC_ARG(pstat->cmn.mac_addr)); + status = _STATS_FAILURE_; + goto OnAssocReqFail; + } + + rtw_ap_parse_sta_capability(padapter, pstat, pframe + WLAN_HDR_A3_LEN); + + listen_interval = RTW_GET_LE16(pframe + WLAN_HDR_A3_LEN + 2); +#if 0/* todo: */ + /* check listen_interval */ + if (listen_interval > hapd->conf->max_listen_interval) { + hostapd_logger(hapd, mgmt->sa, HOSTAPD_MODULE_IEEE80211, + HOSTAPD_LEVEL_DEBUG, + "Too large Listen Interval (%d)", + listen_interval); + resp = WLAN_STATUS_ASSOC_DENIED_LISTEN_INT_TOO_LARGE; + goto fail; + } + + pstat->listen_interval = listen_interval; +#endif + + /* now we should check all the fields... */ + /* checking SSID */ + if (elems.ssid == NULL + || elems.ssid_len == 0 + || elems.ssid_len != cur->Ssid.SsidLength + || _rtw_memcmp(elems.ssid, cur->Ssid.Ssid, cur->Ssid.SsidLength) == _FALSE + ) { + status = _STATS_FAILURE_; + goto OnAssocReqFail; + } + + /* (Extended) Supported rates */ + status = rtw_ap_parse_sta_supported_rates(padapter, pstat + , pframe + WLAN_HDR_A3_LEN + ie_offset, pkt_len - WLAN_HDR_A3_LEN - ie_offset); + if (status != _STATS_SUCCESSFUL_) + goto OnAssocReqFail; + + /* check RSN/WPA/WPS */ + status = rtw_ap_parse_sta_security_ie(padapter, pstat, &elems); + if (status != _STATS_SUCCESSFUL_) + goto OnAssocReqFail; + + /* check if there is WMM IE & support WWM-PS */ + rtw_ap_parse_sta_wmm_ie(padapter, pstat + , pframe + WLAN_HDR_A3_LEN + ie_offset, pkt_len - WLAN_HDR_A3_LEN - ie_offset); + +#ifdef CONFIG_RTS_FULL_BW + /*check vendor IE*/ + rtw_parse_sta_vendor_ie_8812(padapter, pstat + , pframe + WLAN_HDR_A3_LEN + ie_offset, pkt_len - WLAN_HDR_A3_LEN - ie_offset); +#endif/*CONFIG_RTS_FULL_BW*/ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (elems.tbtx_cap && elems.tbtx_cap_len != 0) { + if(rtw_is_tbtx_capabilty(elems.tbtx_cap, elems.tbtx_cap_len)) { + sta_tbtx_enable = _TRUE; + } + } + +#endif + + rtw_ap_parse_sta_ht_ie(padapter, pstat, &elems); + rtw_ap_parse_sta_vht_ie(padapter, pstat, &elems); + + if (((pstat->flags & WLAN_STA_HT) || (pstat->flags & WLAN_STA_VHT)) && + ((pstat->wpa2_pairwise_cipher & WPA_CIPHER_TKIP) || + (pstat->wpa_pairwise_cipher & WPA_CIPHER_TKIP))) { + + RTW_INFO("(V)HT: " MAC_FMT " tried to use TKIP with (V)HT association\n", MAC_ARG(pstat->cmn.mac_addr)); + + pstat->flags &= ~WLAN_STA_HT; + pstat->flags &= ~WLAN_STA_VHT; + /*status = WLAN_STATUS_CIPHER_REJECTED_PER_POLICY; + * goto OnAssocReqFail; + */ + } + +#ifdef CONFIG_P2P + pstat->is_p2p_device = _FALSE; + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + p2pie = rtw_get_p2p_ie(pframe + WLAN_HDR_A3_LEN + ie_offset , pkt_len - WLAN_HDR_A3_LEN - ie_offset , NULL, &p2pielen); + if (p2pie) { + pstat->is_p2p_device = _TRUE; + p2p_status_code = (u8)process_assoc_req_p2p_ie(pwdinfo, pframe, pkt_len, pstat); + if (p2p_status_code > 0) { + pstat->p2p_status_code = p2p_status_code; + status = _STATS_CAP_FAIL_; + goto OnAssocReqFail; + } + } +#ifdef CONFIG_WFD + rtw_process_wfd_ies(padapter, pframe + WLAN_HDR_A3_LEN + ie_offset, pkt_len - WLAN_HDR_A3_LEN - ie_offset, __func__); +#endif + } + pstat->p2p_status_code = p2p_status_code; +#endif /* CONFIG_P2P */ + + rtw_ap_parse_sta_multi_ap_ie(padapter, pstat, pos, left); + +#ifdef CONFIG_RTW_REPEATER_SON + if (rtw_rson_ap_check_sta(padapter, pframe, pkt_len, ie_offset)) + goto OnAssocReqFail; +#endif + + /* TODO: identify_proprietary_vendor_ie(); */ + /* Realtek proprietary IE */ + /* identify if this is Broadcom sta */ + /* identify if this is ralink sta */ + /* Customer proprietary IE */ + +#ifdef CONFIG_RTW_80211K + rtw_ap_parse_sta_rm_en_cap(padapter, pstat, &elems); +#endif + + /* AID assignment */ + if (pstat->cmn.aid > 0) + RTW_INFO(FUNC_ADPT_FMT" old AID=%d\n", FUNC_ADPT_ARG(padapter), pstat->cmn.aid); + else { + if (!rtw_aid_alloc(padapter, pstat)) { + RTW_INFO(FUNC_ADPT_FMT" no room for more AIDs\n", FUNC_ADPT_ARG(padapter)); + status = WLAN_STATUS_AP_UNABLE_TO_HANDLE_NEW_STA; + goto OnAssocReqFail; + } + RTW_INFO(FUNC_ADPT_FMT" allocate new AID=%d\n", FUNC_ADPT_ARG(padapter), pstat->cmn.aid); + } + + pstat->state &= (~WIFI_FW_ASSOC_STATE); + pstat->state |= WIFI_FW_ASSOC_SUCCESS; + /* RTW_INFO("==================%s, %d, (%x), bpairwise_key_installed=%d, MAC:"MAC_FMT"\n" + , __func__, __LINE__, pstat->state, pstat->bpairwise_key_installed, MAC_ARG(pstat->cmn.mac_addr)); */ +#ifdef CONFIG_IEEE80211W + if ((pstat->bpairwise_key_installed != _TRUE && (pstat->flags & WLAN_STA_MFP)) + || !(pstat->flags & WLAN_STA_MFP)) +#endif /* CONFIG_IEEE80211W */ + { + _enter_critical_bh(&pstapriv->auth_list_lock, &irqL); + if (!rtw_is_list_empty(&pstat->auth_list)) { + rtw_list_delete(&pstat->auth_list); + pstapriv->auth_list_cnt--; + } + _exit_critical_bh(&pstapriv->auth_list_lock, &irqL); + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&pstat->asoc_list)) { + pstat->expire_to = pstapriv->expire_to; + rtw_list_insert_tail(&pstat->asoc_list, &pstapriv->asoc_list); + pstapriv->asoc_list_cnt++; +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (sta_tbtx_enable) { + pstat->tbtx_enable = _TRUE; + pstapriv->tbtx_asoc_list_cnt++; + } +#endif + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + } + + /* now the station is qualified to join our BSS... */ + if (pstat && (pstat->state & WIFI_FW_ASSOC_SUCCESS) && (_STATS_SUCCESSFUL_ == status)) { +#ifdef CONFIG_NATIVEAP_MLME +#ifdef CONFIG_IEEE80211W + if ((pstat->bpairwise_key_installed != _TRUE && (pstat->flags & WLAN_STA_MFP)) + || !(pstat->flags & WLAN_STA_MFP)) +#endif /* CONFIG_IEEE80211W */ + { + /* .1 bss_cap_update & sta_info_update */ + bss_cap_update_on_sta_join(padapter, pstat); + sta_info_update(padapter, pstat); + } +#ifdef CONFIG_IEEE80211W + if (pstat->bpairwise_key_installed == _TRUE && (pstat->flags & WLAN_STA_MFP)) + status = _STATS_REFUSED_TEMPORARILY_; +#endif /* CONFIG_IEEE80211W */ + /* .2 issue assoc rsp before notify station join event. */ + if (frame_type == WIFI_ASSOCREQ) + issue_asocrsp(padapter, status, pstat, WIFI_ASSOCRSP); + else + issue_asocrsp(padapter, status, pstat, WIFI_REASSOCRSP); + +#ifdef CONFIG_IOCTL_CFG80211 + _enter_critical_bh(&pstat->lock, &irqL); + if (pstat->passoc_req) { + rtw_mfree(pstat->passoc_req, pstat->assoc_req_len); + pstat->passoc_req = NULL; + pstat->assoc_req_len = 0; + } + + pstat->passoc_req = rtw_zmalloc(pkt_len); + if (pstat->passoc_req) { + _rtw_memcpy(pstat->passoc_req, pframe, pkt_len); + pstat->assoc_req_len = pkt_len; + } + _exit_critical_bh(&pstat->lock, &irqL); +#endif /* CONFIG_IOCTL_CFG80211 */ +#ifdef CONFIG_IEEE80211W + if ((pstat->bpairwise_key_installed != _TRUE && (pstat->flags & WLAN_STA_MFP)) + || !(pstat->flags & WLAN_STA_MFP)) +#endif /* CONFIG_IEEE80211W */ + { + /* .3-(1) report sta add event */ + report_add_sta_event(padapter, pstat->cmn.mac_addr); + } +#ifdef CONFIG_IEEE80211W + if (pstat->bpairwise_key_installed == _TRUE && (pstat->flags & WLAN_STA_MFP)) { + RTW_INFO(MAC_FMT"\n", MAC_ARG(pstat->cmn.mac_addr)); + issue_action_SA_Query(padapter, pstat->cmn.mac_addr, 0, 0, IEEE80211W_RIGHT_KEY); + } +#endif /* CONFIG_IEEE80211W */ +#endif /* CONFIG_NATIVEAP_MLME */ + } + + return _SUCCESS; + +asoc_class2_error: + +#ifdef CONFIG_NATIVEAP_MLME + issue_deauth(padapter, (void *)get_addr2_ptr(pframe), status); +#endif + + return _FAIL; + +OnAssocReqFail: + + +#ifdef CONFIG_NATIVEAP_MLME + /* pstat->cmn.aid = 0; */ + if (frame_type == WIFI_ASSOCREQ) + issue_asocrsp(padapter, status, pstat, WIFI_ASSOCRSP); + else + issue_asocrsp(padapter, status, pstat, WIFI_REASSOCRSP); +#endif + + +#endif /* CONFIG_AP_MODE */ + + return _FAIL; + +} + +#if defined(CONFIG_LAYER2_ROAMING) && defined(CONFIG_RTW_80211K) +void rtw_roam_nb_discover(_adapter *padapter, u8 bfroce) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + u8 nb_req_issue = _FALSE; + + if (!check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + return; + + if (!rtw_chk_roam_flags(padapter, RTW_ROAM_ACTIVE)) + return; + + psta = rtw_get_stainfo(pstapriv, pmlmeinfo->network.MacAddress); + if (!psta) + return; + + if (bfroce || (!pmlmepriv->nb_info.nb_rpt_is_same)) + nb_req_issue = _TRUE; + + if (nb_req_issue && (psta->rm_en_cap[0] & RTW_RRM_NB_RPT_EN)) + rm_add_nb_req(padapter, psta); +} +#endif + +unsigned int OnAssocRsp(_adapter *padapter, union recv_frame *precv_frame) +{ + uint i; + int res; + unsigned short status; + PNDIS_802_11_VARIABLE_IEs pIE; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + /* WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); */ + u8 *pframe = precv_frame->u.hdr.rx_data; + uint pkt_len = precv_frame->u.hdr.len; +#ifdef CONFIG_WAPI_SUPPORT + PNDIS_802_11_VARIABLE_IEs pWapiIE = NULL; +#endif + + RTW_INFO("%s\n", __FUNCTION__); + + /* check A1 matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(padapter), get_da(pframe), ETH_ALEN)) + return _SUCCESS; + + if (!(pmlmeinfo->state & (WIFI_FW_AUTH_SUCCESS | WIFI_FW_ASSOC_STATE)) || pmlmeext->join_abort) + return _SUCCESS; + + if (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) + return _SUCCESS; + + _cancel_timer_ex(&pmlmeext->link_timer); + + /* status */ + status = le16_to_cpu(*(unsigned short *)(pframe + WLAN_HDR_A3_LEN + 2)); + if (status > 0) { + RTW_INFO("assoc reject, status code: %d\n", status); + pmlmeinfo->state = WIFI_FW_NULL_STATE; + res = -4; + goto report_assoc_result; + } + + /* get capabilities */ + pmlmeinfo->capability = le16_to_cpu(*(unsigned short *)(pframe + WLAN_HDR_A3_LEN)); + + /* set slot time */ + pmlmeinfo->slotTime = (pmlmeinfo->capability & BIT(10)) ? 9 : 20; + + /* AID */ + res = pmlmeinfo->aid = (int)(le16_to_cpu(*(unsigned short *)(pframe + WLAN_HDR_A3_LEN + 4)) & 0x3fff); + + /* check aid value */ + if (res < 1 || res > 2007) { + RTW_INFO("assoc reject, aid: %d\n", res); + pmlmeinfo->state = WIFI_FW_NULL_STATE; + res = -4; + goto report_assoc_result; + } + + /* following are moved to join event callback function */ + /* to handle HT, WMM, rate adaptive, update MAC reg */ + /* for not to handle the synchronous IO in the tasklet */ + for (i = (6 + WLAN_HDR_A3_LEN); i < pkt_len;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pframe + i); + + switch (pIE->ElementID) { + case _VENDOR_SPECIFIC_IE_: + if (_rtw_memcmp(pIE->data, WMM_PARA_OUI, 6)) /* WMM */ + WMM_param_handler(padapter, pIE); +#if defined(CONFIG_P2P) && defined(CONFIG_WFD) + else if (_rtw_memcmp(pIE->data, WFD_OUI, 4)) /* WFD */ + rtw_process_wfd_ie(padapter, (u8 *)pIE, pIE->Length, __func__); +#endif + break; + +#ifdef CONFIG_WAPI_SUPPORT + case _WAPI_IE_: + pWapiIE = pIE; + break; +#endif + + case _HT_CAPABILITY_IE_: /* HT caps */ + HT_caps_handler(padapter, pIE); +#ifdef ROKU_PRIVATE + HT_caps_handler_infra_ap(padapter, pIE); +#endif /* ROKU_PRIVATE */ + break; + + case _HT_EXTRA_INFO_IE_: /* HT info */ + HT_info_handler(padapter, pIE); + break; + +#ifdef CONFIG_80211AC_VHT + case EID_VHTCapability: + VHT_caps_handler(padapter, pIE); +#ifdef ROKU_PRIVATE + VHT_caps_handler_infra_ap(padapter, pIE); +#endif /* ROKU_PRIVATE */ + break; + + case EID_VHTOperation: + VHT_operation_handler(padapter, pIE); + break; +#endif + + case _ERPINFO_IE_: + ERP_IE_handler(padapter, pIE); + break; +#ifdef CONFIG_TDLS + case _EXT_CAP_IE_: + if (check_ap_tdls_prohibited(pIE->data, pIE->Length) == _TRUE) + padapter->tdlsinfo.ap_prohibited = _TRUE; + if (check_ap_tdls_ch_switching_prohibited(pIE->data, pIE->Length) == _TRUE) + padapter->tdlsinfo.ch_switch_prohibited = _TRUE; + break; +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_RTW_80211K + case _EID_RRM_EN_CAP_IE_: + RM_IE_handler(padapter, pIE); + break; +#endif + +#ifdef ROKU_PRIVATE + /* Infra mode, used to store AP's info , Parse the supported rates from AssocRsp */ + case _SUPPORTEDRATES_IE_: + Supported_rate_infra_ap(padapter, pIE); + break; + + case _EXT_SUPPORTEDRATES_IE_: + Extended_Supported_rate_infra_ap(padapter, pIE); + break; +#endif /* ROKU_PRIVATE */ + default: + break; + } + + i += (pIE->Length + 2); + } + +#ifdef CONFIG_WAPI_SUPPORT + rtw_wapi_on_assoc_ok(padapter, pWapiIE); +#endif + + pmlmeinfo->state &= (~WIFI_FW_ASSOC_STATE); + pmlmeinfo->state |= WIFI_FW_ASSOC_SUCCESS; + + /* Update Basic Rate Table for spec, 2010-12-28 , by thomas */ + UpdateBrateTbl(padapter, pmlmeinfo->network.SupportedRates); + +report_assoc_result: + if (res > 0) + rtw_buf_update(&pmlmepriv->assoc_rsp, &pmlmepriv->assoc_rsp_len, pframe, pkt_len); + else + rtw_buf_free(&pmlmepriv->assoc_rsp, &pmlmepriv->assoc_rsp_len); + + report_join_res(padapter, res, status); + +#if defined(CONFIG_LAYER2_ROAMING) && defined(CONFIG_RTW_80211K) + rtw_roam_nb_discover(padapter, _TRUE); +#endif + return _SUCCESS; +} + +unsigned int OnDeAuth(_adapter *padapter, union recv_frame *precv_frame) +{ + unsigned short reason; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 *pframe = precv_frame->u.hdr.rx_data; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + + /* check A3 */ + if (!(_rtw_memcmp(GetAddr3Ptr(pframe), get_my_bssid(&pmlmeinfo->network), ETH_ALEN))) + return _SUCCESS; + + RTW_INFO(FUNC_ADPT_FMT" - Start to Disconnect\n", FUNC_ADPT_ARG(padapter)); + +#ifdef CONFIG_P2P + if (pwdinfo->rx_invitereq_info.scan_op_ch_only) { + _cancel_timer_ex(&pwdinfo->reset_ch_sitesurvey); + _set_timer(&pwdinfo->reset_ch_sitesurvey, 10); + } +#endif /* CONFIG_P2P */ + + reason = le16_to_cpu(*(unsigned short *)(pframe + WLAN_HDR_A3_LEN)); + +#ifdef CONFIG_AP_MODE + if (MLME_IS_AP(padapter)) { + _irqL irqL; + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + /* rtw_free_stainfo(padapter, psta); */ + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + + RTW_PRINT(FUNC_ADPT_FMT" reason=%u, ta=%pM\n" + , FUNC_ADPT_ARG(padapter), reason, get_addr2_ptr(pframe)); + + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta) { + u8 updated = _FALSE; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&psta->asoc_list) == _FALSE) { + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + updated = ap_free_sta(padapter, psta, _FALSE, reason, _TRUE); + + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + associated_clients_update(padapter, updated, STA_INFO_UPDATE_ALL); + } + + + return _SUCCESS; + } else +#endif + if (!MLME_IS_MESH(padapter)) { + int ignore_received_deauth = 0; + + /* Commented by Albert 20130604 */ + /* Before sending the auth frame to start the STA/GC mode connection with AP/GO, */ + /* we will send the deauth first. */ + /* However, the Win8.1 with BRCM Wi-Fi will send the deauth with reason code 6 to us after receieving our deauth. */ + /* Added the following code to avoid this case. */ + if ((pmlmeinfo->state & WIFI_FW_AUTH_STATE) || + (pmlmeinfo->state & WIFI_FW_ASSOC_STATE)) { + if (reason == WLAN_REASON_CLASS2_FRAME_FROM_NONAUTH_STA) + ignore_received_deauth = 1; + else if (WLAN_REASON_PREV_AUTH_NOT_VALID == reason) { + /* TODO: 802.11r */ + ignore_received_deauth = 1; + } + } + + RTW_PRINT(FUNC_ADPT_FMT" reason=%u, ta=%pM, ignore=%d\n" + , FUNC_ADPT_ARG(padapter), reason, get_addr2_ptr(pframe), ignore_received_deauth); + + if (0 == ignore_received_deauth) + receive_disconnect(padapter, get_addr2_ptr(pframe), reason, _FALSE); + } + pmlmepriv->LinkDetectInfo.bBusyTraffic = _FALSE; + return _SUCCESS; + +} + +unsigned int OnDisassoc(_adapter *padapter, union recv_frame *precv_frame) +{ + unsigned short reason; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 *pframe = precv_frame->u.hdr.rx_data; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + + /* check A3 */ + if (!(_rtw_memcmp(GetAddr3Ptr(pframe), get_my_bssid(&pmlmeinfo->network), ETH_ALEN))) + return _SUCCESS; + + RTW_INFO(FUNC_ADPT_FMT" - Start to Disconnect\n", FUNC_ADPT_ARG(padapter)); + +#ifdef CONFIG_P2P + if (pwdinfo->rx_invitereq_info.scan_op_ch_only) { + _cancel_timer_ex(&pwdinfo->reset_ch_sitesurvey); + _set_timer(&pwdinfo->reset_ch_sitesurvey, 10); + } +#endif /* CONFIG_P2P */ + + reason = le16_to_cpu(*(unsigned short *)(pframe + WLAN_HDR_A3_LEN)); + +#ifdef CONFIG_AP_MODE + if (MLME_IS_AP(padapter)) { + _irqL irqL; + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + /* rtw_free_stainfo(padapter, psta); */ + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + + RTW_PRINT(FUNC_ADPT_FMT" reason=%u, ta=%pM\n" + , FUNC_ADPT_ARG(padapter), reason, get_addr2_ptr(pframe)); + + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta) { + u8 updated = _FALSE; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&psta->asoc_list) == _FALSE) { + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + updated = ap_free_sta(padapter, psta, _FALSE, reason, _TRUE); + + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + associated_clients_update(padapter, updated, STA_INFO_UPDATE_ALL); + } + + return _SUCCESS; + } else +#endif + if (!MLME_IS_MESH(padapter)) { + RTW_PRINT(FUNC_ADPT_FMT" reason=%u, ta=%pM\n" + , FUNC_ADPT_ARG(padapter), reason, get_addr2_ptr(pframe)); + + #ifdef CONFIG_RTW_WNM + if (rtw_wnm_try_btm_roam_imnt(padapter) > 0) + #endif + receive_disconnect(padapter, get_addr2_ptr(pframe), reason, _FALSE); + } + pmlmepriv->LinkDetectInfo.bBusyTraffic = _FALSE; + return _SUCCESS; + +} + +unsigned int OnAtim(_adapter *padapter, union recv_frame *precv_frame) +{ + RTW_INFO("%s\n", __FUNCTION__); + return _SUCCESS; +} + +unsigned int on_action_spct_ch_switch(_adapter *padapter, struct sta_info *psta, u8 *ies, uint ies_len) +{ + unsigned int ret = _FAIL; + struct mlme_ext_priv *mlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(mlmeext->mlmext_info); + + if (!(pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS)) { + ret = _SUCCESS; + goto exit; + } + + if ((pmlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE) { + + int ch_switch_mode = -1, ch = -1, ch_switch_cnt = -1; + int ch_offset = -1; + u8 bwmode; + struct ieee80211_info_element *ie; + + RTW_INFO(FUNC_NDEV_FMT" from "MAC_FMT"\n", + FUNC_NDEV_ARG(padapter->pnetdev), MAC_ARG(psta->cmn.mac_addr)); + + for_each_ie(ie, ies, ies_len) { + if (ie->id == WLAN_EID_CHANNEL_SWITCH) { + ch_switch_mode = ie->data[0]; + ch = ie->data[1]; + ch_switch_cnt = ie->data[2]; + RTW_INFO("ch_switch_mode:%d, ch:%d, ch_switch_cnt:%d\n", + ch_switch_mode, ch, ch_switch_cnt); + } else if (ie->id == WLAN_EID_SECONDARY_CHANNEL_OFFSET) { + ch_offset = secondary_ch_offset_to_hal_ch_offset(ie->data[0]); + RTW_INFO("ch_offset:%d\n", ch_offset); + } + } + + if (ch == -1) + return _SUCCESS; + + if (ch_offset == -1) + bwmode = mlmeext->cur_bwmode; + else + bwmode = (ch_offset == HAL_PRIME_CHNL_OFFSET_DONT_CARE) ? + CHANNEL_WIDTH_20 : CHANNEL_WIDTH_40; + + ch_offset = (ch_offset == -1) ? mlmeext->cur_ch_offset : ch_offset; + + /* todo: + * 1. the decision of channel switching + * 2. things after channel switching + */ + + ret = rtw_set_chbw_cmd(padapter, ch, bwmode, ch_offset, 0); + } + +exit: + return ret; +} + +unsigned int on_action_spct(_adapter *padapter, union recv_frame *precv_frame) +{ + unsigned int ret = _FAIL; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *pframe = precv_frame->u.hdr.rx_data; + uint frame_len = precv_frame->u.hdr.len; + u8 *frame_body = (u8 *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + u8 category; + u8 action; + + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + + if (!psta) + goto exit; + + category = frame_body[0]; + if (category != RTW_WLAN_CATEGORY_SPECTRUM_MGMT) + goto exit; + + action = frame_body[1]; + + RTW_INFO(FUNC_ADPT_FMT" action:%u\n", FUNC_ADPT_ARG(padapter), action); + + switch (action) { + case RTW_WLAN_ACTION_SPCT_MSR_REQ: + case RTW_WLAN_ACTION_SPCT_MSR_RPRT: + case RTW_WLAN_ACTION_SPCT_TPC_REQ: + case RTW_WLAN_ACTION_SPCT_TPC_RPRT: + break; + case RTW_WLAN_ACTION_SPCT_CHL_SWITCH: +#ifdef CONFIG_SPCT_CH_SWITCH + ret = on_action_spct_ch_switch(padapter, psta + , frame_body + 2, frame_len - (frame_body - pframe) - 2); +#elif CONFIG_DFS + if (MLME_IS_STA(padapter) && MLME_IS_ASOC(padapter)) { + process_csa_ie(padapter + , frame_body + 2, frame_len - (frame_body - pframe) - 2); + } +#endif + break; + default: + break; + } + +exit: + return ret; +} + +unsigned int OnAction_qos(_adapter *padapter, union recv_frame *precv_frame) +{ + return _SUCCESS; +} + +unsigned int OnAction_dls(_adapter *padapter, union recv_frame *precv_frame) +{ + return _SUCCESS; +} + +#ifdef CONFIG_RTW_WNM +unsigned int on_action_wnm(_adapter *adapter, union recv_frame *rframe) +{ + unsigned int ret = _FAIL; + struct sta_info *sta = NULL; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct sta_priv *stapriv = &(adapter->stapriv); + u8 *frame = rframe->u.hdr.rx_data; + u32 frame_len = rframe->u.hdr.len; + u8 *frame_body = (u8 *)(frame + sizeof(struct rtw_ieee80211_hdr_3addr)); + u32 frame_body_len = frame_len - sizeof(struct rtw_ieee80211_hdr_3addr); + u8 category, action; + int cnt = 0; + char msg[16]; + + sta = rtw_get_stainfo(stapriv, get_addr2_ptr(frame)); + if (!sta) + goto exit; + + category = frame_body[0]; + if (category != RTW_WLAN_CATEGORY_WNM) + goto exit; + + action = frame_body[1]; + + switch (action) { +#ifdef CONFIG_RTW_80211R + case RTW_WLAN_ACTION_WNM_BTM_REQ: + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) { + RTW_INFO("WNM: BSS Transition Management Request recv.\n"); + rtw_wnm_process_btm_req(adapter, frame_body, frame_body_len); + } + ret = _SUCCESS; + break; +#endif + case RTW_WLAN_ACTION_WNM_BTM_RSP: + if ((check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE) && + (pmlmepriv->nb_info.features & RTW_WNM_FEATURE_BTM_REQ_EN)) { + struct btm_rsp_hdr rsp; + u32 sz; + + RTW_INFO("WNM: BSS Transition Management Response recv.\n"); + sz = rtw_wnm_btm_rsp_candidates_sz_get(adapter, + frame_body, frame_body_len); + _rtw_memset(&rsp, 0, sizeof(rsp)); + + if (sz > 0) + rsp.pcandidates = rtw_zmalloc(sz); + + rtw_wnm_process_btm_rsp(adapter, frame_body, frame_body_len, &rsp); + /* TODO : handle candidates info in rsp.pcandidates for upper-layer services */ + #ifdef CONFIG_PLATFORM_CMAP_INTFS + cmap_intfs_nl_btm_resp_event(adapter, sta->cmn.mac_addr, + adapter_mac_addr(adapter), + rsp.status, rsp.bssid, + rsp.pcandidates, + rsp.candidates_num); + #endif + if (0 && rsp.pcandidates && (rsp.candidates_num > 0)) + RTW_INFO_DUMP("pcandidates : ", rsp.pcandidates, sz); + + if ((sz > 0) && (rsp.pcandidates != NULL)) + rtw_mfree(rsp.pcandidates, sz); + } + /* fall through */ + default: + #ifdef CONFIG_IOCTL_CFG80211 + cnt += sprintf((msg + cnt), "ACT_WNM %u", action); + rtw_cfg80211_rx_action(adapter, rframe, msg); + #endif + ret = _SUCCESS; + break; + } + +exit: + return ret; +} +#endif /* CONFIG_RTW_WNM */ + +/** + * rtw_rx_ampdu_size - Get the target RX AMPDU buffer size for the specific @adapter + * @adapter: the adapter to get target RX AMPDU buffer size + * + * Returns: the target RX AMPDU buffer size + */ +u8 rtw_rx_ampdu_size(_adapter *adapter) +{ + u8 size; + HT_CAP_AMPDU_FACTOR max_rx_ampdu_factor; + +#ifdef CONFIG_BT_COEXIST + if (rtw_btcoex_IsBTCoexCtrlAMPDUSize(adapter) == _TRUE) { + size = rtw_btcoex_GetAMPDUSize(adapter); + goto exit; + } +#endif + + /* for scan */ + if (!mlmeext_chk_scan_state(&adapter->mlmeextpriv, SCAN_DISABLE) + && !mlmeext_chk_scan_state(&adapter->mlmeextpriv, SCAN_COMPLETE) + && adapter->mlmeextpriv.sitesurvey_res.rx_ampdu_size != RX_AMPDU_SIZE_INVALID + ) { + size = adapter->mlmeextpriv.sitesurvey_res.rx_ampdu_size; + goto exit; + } + + /* default value based on max_rx_ampdu_factor */ + if (adapter->driver_rx_ampdu_factor != 0xFF) + max_rx_ampdu_factor = (HT_CAP_AMPDU_FACTOR)adapter->driver_rx_ampdu_factor; + else + rtw_hal_get_def_var(adapter, HW_VAR_MAX_RX_AMPDU_FACTOR, &max_rx_ampdu_factor); + + /* In Maximum A-MPDU Length Exponent subfield of A-MPDU Parameters field of HT Capabilities element, + the unit of max_rx_ampdu_factor are octets. 8K, 16K, 32K, 64K is right. + But the buffer size subfield of Block Ack Parameter Set field in ADDBA action frame indicates + the number of buffers available for this particular TID. Each buffer is equal to max. size of + MSDU or AMSDU. + The size variable means how many MSDUs or AMSDUs, it's not Kbytes. + */ + if (MAX_AMPDU_FACTOR_64K == max_rx_ampdu_factor) + size = 64; + else if (MAX_AMPDU_FACTOR_32K == max_rx_ampdu_factor) + size = 32; + else if (MAX_AMPDU_FACTOR_16K == max_rx_ampdu_factor) + size = 16; + else if (MAX_AMPDU_FACTOR_8K == max_rx_ampdu_factor) + size = 8; + else + size = 64; + +exit: + + if (size > 127) + size = 127; + + return size; +} + +/** + * rtw_rx_ampdu_is_accept - Get the permission if RX AMPDU should be set up for the specific @adapter + * @adapter: the adapter to get the permission if RX AMPDU should be set up + * + * Returns: accept or not + */ +bool rtw_rx_ampdu_is_accept(_adapter *adapter) +{ + bool accept; + + if (adapter->fix_rx_ampdu_accept != RX_AMPDU_ACCEPT_INVALID) { + accept = adapter->fix_rx_ampdu_accept; + goto exit; + } + +#ifdef CONFIG_BT_COEXIST + if (rtw_btcoex_IsBTCoexRejectAMPDU(adapter) == _TRUE) { + accept = _FALSE; + goto exit; + } +#endif + + /* for scan */ + if (!mlmeext_chk_scan_state(&adapter->mlmeextpriv, SCAN_DISABLE) + && !mlmeext_chk_scan_state(&adapter->mlmeextpriv, SCAN_COMPLETE) + && adapter->mlmeextpriv.sitesurvey_res.rx_ampdu_accept != RX_AMPDU_ACCEPT_INVALID + ) { + accept = adapter->mlmeextpriv.sitesurvey_res.rx_ampdu_accept; + goto exit; + } + + /* default value for other cases */ + accept = adapter->mlmeextpriv.mlmext_info.bAcceptAddbaReq; + +exit: + return accept; +} + +/** + * rtw_rx_ampdu_set_size - Set the target RX AMPDU buffer size for the specific @adapter and specific @reason + * @adapter: the adapter to set target RX AMPDU buffer size + * @size: the target RX AMPDU buffer size to set + * @reason: reason for the target RX AMPDU buffer size setting + * + * Returns: whether the target RX AMPDU buffer size is changed + */ +bool rtw_rx_ampdu_set_size(_adapter *adapter, u8 size, u8 reason) +{ + bool is_adj = _FALSE; + struct mlme_ext_priv *mlmeext; + struct mlme_ext_info *mlmeinfo; + + mlmeext = &adapter->mlmeextpriv; + mlmeinfo = &mlmeext->mlmext_info; + + if (reason == RX_AMPDU_DRV_FIXED) { + if (adapter->fix_rx_ampdu_size != size) { + adapter->fix_rx_ampdu_size = size; + is_adj = _TRUE; + RTW_INFO(FUNC_ADPT_FMT" fix_rx_ampdu_size:%u\n", FUNC_ADPT_ARG(adapter), size); + } + } else if (reason == RX_AMPDU_DRV_SCAN) { + struct ss_res *ss = &adapter->mlmeextpriv.sitesurvey_res; + + if (ss->rx_ampdu_size != size) { + ss->rx_ampdu_size = size; + is_adj = _TRUE; + RTW_INFO(FUNC_ADPT_FMT" ss.rx_ampdu_size:%u\n", FUNC_ADPT_ARG(adapter), size); + } + } + + return is_adj; +} + +/** + * rtw_rx_ampdu_set_accept - Set the permission if RX AMPDU should be set up for the specific @adapter and specific @reason + * @adapter: the adapter to set if RX AMPDU should be set up + * @accept: if RX AMPDU should be set up + * @reason: reason for the permission if RX AMPDU should be set up + * + * Returns: whether the permission if RX AMPDU should be set up is changed + */ +bool rtw_rx_ampdu_set_accept(_adapter *adapter, u8 accept, u8 reason) +{ + bool is_adj = _FALSE; + struct mlme_ext_priv *mlmeext; + struct mlme_ext_info *mlmeinfo; + + mlmeext = &adapter->mlmeextpriv; + mlmeinfo = &mlmeext->mlmext_info; + + if (reason == RX_AMPDU_DRV_FIXED) { + if (adapter->fix_rx_ampdu_accept != accept) { + adapter->fix_rx_ampdu_accept = accept; + is_adj = _TRUE; + RTW_INFO(FUNC_ADPT_FMT" fix_rx_ampdu_accept:%u\n", FUNC_ADPT_ARG(adapter), accept); + } + } else if (reason == RX_AMPDU_DRV_SCAN) { + if (adapter->mlmeextpriv.sitesurvey_res.rx_ampdu_accept != accept) { + adapter->mlmeextpriv.sitesurvey_res.rx_ampdu_accept = accept; + is_adj = _TRUE; + RTW_INFO(FUNC_ADPT_FMT" ss.rx_ampdu_accept:%u\n", FUNC_ADPT_ARG(adapter), accept); + } + } + + return is_adj; +} + +/** + * rx_ampdu_apply_sta_tid - Apply RX AMPDU setting to the specific @sta and @tid + * @adapter: the adapter to which @sta belongs + * @sta: the sta to be checked + * @tid: the tid to be checked + * @accept: the target permission if RX AMPDU should be set up + * @size: the target RX AMPDU buffer size + * + * Returns: + * 0: no canceled + * 1: canceled by no permission + * 2: canceled by different buffer size + * 3: canceled by potential mismatched status + * + * Blocking function, may sleep + */ +u8 rx_ampdu_apply_sta_tid(_adapter *adapter, struct sta_info *sta, u8 tid, u8 accept, u8 size) +{ + u8 ret = 0; + struct recv_reorder_ctrl *reorder_ctl = &sta->recvreorder_ctrl[tid]; + + if (reorder_ctl->enable == _FALSE) { + if (reorder_ctl->ampdu_size != RX_AMPDU_SIZE_INVALID) { + send_delba_sta_tid_wait_ack(adapter, 0, sta, tid, 1); + ret = 3; + } + goto exit; + } + + if (accept == _FALSE) { + send_delba_sta_tid_wait_ack(adapter, 0, sta, tid, 0); + ret = 1; + } else if (reorder_ctl->ampdu_size != size) { + send_delba_sta_tid_wait_ack(adapter, 0, sta, tid, 0); + ret = 2; + } + +exit: + return ret; +} + +u8 rx_ampdu_size_sta_limit(_adapter *adapter, struct sta_info *sta) +{ + u8 sz_limit = 0xFF; + +#ifdef CONFIG_80211N_HT + struct registry_priv *regsty = adapter_to_regsty(adapter); + struct mlme_priv *mlme = &adapter->mlmepriv; + struct mlme_ext_info *mlmeinfo = &adapter->mlmeextpriv.mlmext_info; + s8 nss = -1; + u8 bw = rtw_min(sta->cmn.bw_mode, adapter->mlmeextpriv.cur_bwmode); + + #ifdef CONFIG_80211AC_VHT + if (is_supported_vht(sta->wireless_mode)) { + nss = rtw_min(rtw_vht_mcsmap_to_nss(mlme->vhtpriv.vht_mcs_map) + , rtw_vht_mcsmap_to_nss(sta->vhtpriv.vht_mcs_map)); + } else + #endif + if (is_supported_ht(sta->wireless_mode)) { + nss = rtw_min(rtw_ht_mcsset_to_nss(mlmeinfo->HT_caps.u.HT_cap_element.MCS_rate) + , rtw_ht_mcsset_to_nss(sta->htpriv.ht_cap.supp_mcs_set)); + } + + if (nss >= 1) + sz_limit = regsty->rx_ampdu_sz_limit_by_nss_bw[nss - 1][bw]; +#endif /* CONFIG_80211N_HT */ + + return sz_limit; +} + +/** + * rx_ampdu_apply_sta - Apply RX AMPDU setting to the specific @sta + * @adapter: the adapter to which @sta belongs + * @sta: the sta to be checked + * @accept: the target permission if RX AMPDU should be set up + * @size: the target RX AMPDU buffer size + * + * Returns: number of the RX AMPDU assciation canceled for applying current target setting + * + * Blocking function, may sleep + */ +u8 rx_ampdu_apply_sta(_adapter *adapter, struct sta_info *sta, u8 accept, u8 size) +{ + u8 change_cnt = 0; + int i; + + for (i = 0; i < TID_NUM; i++) { + if (rx_ampdu_apply_sta_tid(adapter, sta, i, accept, size) != 0) + change_cnt++; + } + + return change_cnt; +} + +/** + * rtw_rx_ampdu_apply - Apply the current target RX AMPDU setting for the specific @adapter + * @adapter: the adapter to be applied + * + * Returns: number of the RX AMPDU assciation canceled for applying current target setting + */ +u16 rtw_rx_ampdu_apply(_adapter *adapter) +{ + u16 adj_cnt = 0; + struct sta_info *sta; + u8 accept = rtw_rx_ampdu_is_accept(adapter); + u8 size; + + if (adapter->fix_rx_ampdu_size != RX_AMPDU_SIZE_INVALID) + size = adapter->fix_rx_ampdu_size; + else + size = rtw_rx_ampdu_size(adapter); + + if (MLME_IS_STA(adapter)) { + sta = rtw_get_stainfo(&adapter->stapriv, get_bssid(&adapter->mlmepriv)); + if (sta) { + u8 sta_size = size; + + if (adapter->fix_rx_ampdu_size == RX_AMPDU_SIZE_INVALID) + sta_size = rtw_min(size, rx_ampdu_size_sta_limit(adapter, sta)); + adj_cnt += rx_ampdu_apply_sta(adapter, sta, accept, sta_size); + } + /* TODO: TDLS peer */ +#ifdef CONFIG_AP_MODE + } else if (MLME_IS_AP(adapter) || MLME_IS_MESH(adapter)) { + _irqL irqL; + _list *phead, *plist; + u8 peer_num = 0; + char peers[NUM_STA]; + struct sta_priv *pstapriv = &adapter->stapriv; + int i; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + int stainfo_offset; + + sta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); + + stainfo_offset = rtw_stainfo_offset(pstapriv, sta); + if (stainfo_offset_valid(stainfo_offset)) + peers[peer_num++] = stainfo_offset; + } + + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + for (i = 0; i < peer_num; i++) { + sta = rtw_get_stainfo_by_offset(pstapriv, peers[i]); + if (sta) { + u8 sta_size = size; + + if (adapter->fix_rx_ampdu_size == RX_AMPDU_SIZE_INVALID) + sta_size = rtw_min(size, rx_ampdu_size_sta_limit(adapter, sta)); + adj_cnt += rx_ampdu_apply_sta(adapter, sta, accept, sta_size); + } + } +#endif /* CONFIG_AP_MODE */ + } + + /* TODO: ADHOC */ + + return adj_cnt; +} + +unsigned int OnAction_back(_adapter *padapter, union recv_frame *precv_frame) +{ + u8 *addr; + struct sta_info *psta = NULL; + struct recv_reorder_ctrl *preorder_ctrl; + unsigned char *frame_body; + unsigned char category, action; + unsigned short tid, status, reason_code = 0; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 *pframe = precv_frame->u.hdr.rx_data; + struct sta_priv *pstapriv = &padapter->stapriv; + struct registry_priv *pregpriv = &padapter->registrypriv; + +#ifdef CONFIG_80211N_HT + + RTW_INFO("%s\n", __FUNCTION__); + + /* check RA matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(padapter), GetAddr1Ptr(pframe), ETH_ALEN)) + return _SUCCESS; + +#if 0 + /* check A1 matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(padapter), get_da(pframe), ETH_ALEN)) + return _SUCCESS; +#endif + + if ((pmlmeinfo->state & 0x03) != WIFI_FW_AP_STATE) + if (!(pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS)) + return _SUCCESS; + + addr = get_addr2_ptr(pframe); + psta = rtw_get_stainfo(pstapriv, addr); + + if (psta == NULL) + return _SUCCESS; + + frame_body = (unsigned char *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + + category = frame_body[0]; + if (category == RTW_WLAN_CATEGORY_BACK) { /* representing Block Ack */ +#ifdef CONFIG_TDLS + if ((psta->tdls_sta_state & TDLS_LINKED_STATE) && + (psta->htpriv.ht_option == _TRUE) && + (psta->htpriv.ampdu_enable == _TRUE)) + RTW_INFO("Recv [%s] from direc link\n", __FUNCTION__); + else +#endif /* CONFIG_TDLS */ + if (!pmlmeinfo->HT_enable) + return _SUCCESS; + + action = frame_body[1]; + RTW_INFO("%s, action=%d\n", __FUNCTION__, action); + switch (action) { + case RTW_WLAN_ACTION_ADDBA_REQ: /* ADDBA request */ + + _rtw_memcpy(&(pmlmeinfo->ADDBA_req), &(frame_body[2]), sizeof(struct ADDBA_request)); + /* process_addba_req(padapter, (u8*)&(pmlmeinfo->ADDBA_req), GetAddr3Ptr(pframe)); */ + process_addba_req(padapter, (u8 *)&(pmlmeinfo->ADDBA_req), addr); + + break; + + case RTW_WLAN_ACTION_ADDBA_RESP: /* ADDBA response */ + + /* status = frame_body[3] | (frame_body[4] << 8); */ /* endian issue */ + status = RTW_GET_LE16(&frame_body[3]); + tid = ((frame_body[5] >> 2) & 0x7); + if (status == 0) { + /* successful */ + RTW_INFO("agg_enable for TID=%d\n", tid); + psta->htpriv.agg_enable_bitmap |= 1 << tid; + psta->htpriv.candidate_tid_bitmap &= ~BIT(tid); + /* amsdu in ampdu */ + if (pregpriv->tx_ampdu_amsdu == 0) + psta->htpriv.tx_amsdu_enable = _FALSE; + else if (pregpriv->tx_ampdu_amsdu == 1) + psta->htpriv.tx_amsdu_enable = _TRUE; + else { + if (frame_body[5] & 1) + psta->htpriv.tx_amsdu_enable = _TRUE; + } + } else + psta->htpriv.agg_enable_bitmap &= ~BIT(tid); + + #ifdef CONFIG_AP_MODE + if (psta->state & WIFI_STA_ALIVE_CHK_STATE) { + RTW_INFO("%s alive check - rx ADDBA response\n", __func__); + psta->htpriv.agg_enable_bitmap &= ~BIT(tid); + psta->expire_to = pstapriv->expire_to; + psta->state ^= WIFI_STA_ALIVE_CHK_STATE; + } + #endif + + /* RTW_INFO("marc: ADDBA RSP: %x\n", pmlmeinfo->agg_enable_bitmap); */ + break; + + case RTW_WLAN_ACTION_DELBA: /* DELBA */ + if ((frame_body[3] & BIT(3)) == 0) { + psta->htpriv.agg_enable_bitmap &= ~(1 << ((frame_body[3] >> 4) & 0xf)); + psta->htpriv.candidate_tid_bitmap &= ~(1 << ((frame_body[3] >> 4) & 0xf)); + + /* reason_code = frame_body[4] | (frame_body[5] << 8); */ + reason_code = RTW_GET_LE16(&frame_body[4]); + } else if ((frame_body[3] & BIT(3)) == BIT(3)) { + tid = (frame_body[3] >> 4) & 0x0F; + + preorder_ctrl = &psta->recvreorder_ctrl[tid]; + preorder_ctrl->enable = _FALSE; + preorder_ctrl->ampdu_size = RX_AMPDU_SIZE_INVALID; + } + + RTW_INFO("%s(): DELBA: %x(%x)\n", __FUNCTION__, pmlmeinfo->agg_enable_bitmap, reason_code); + /* todo: how to notify the host while receiving DELETE BA */ + break; + + default: + break; + } + } +#endif /* CONFIG_80211N_HT */ + return _SUCCESS; +} + +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE +u32 rtw_build_vendor_ie(_adapter *padapter , unsigned char **pframe , u8 mgmt_frame_tyte) +{ + int vendor_ie_num = 0; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u32 len = 0; + + for (vendor_ie_num = 0 ; vendor_ie_num < WLAN_MAX_VENDOR_IE_NUM ; vendor_ie_num++) { + if (pmlmepriv->vendor_ielen[vendor_ie_num] > 0 && pmlmepriv->vendor_ie_mask[vendor_ie_num] & mgmt_frame_tyte) { + _rtw_memcpy(*pframe , pmlmepriv->vendor_ie[vendor_ie_num] , pmlmepriv->vendor_ielen[vendor_ie_num]); + *pframe += pmlmepriv->vendor_ielen[vendor_ie_num]; + len += pmlmepriv->vendor_ielen[vendor_ie_num]; + } + } + + return len; +} +#endif + +#ifdef CONFIG_P2P +int get_reg_classes_full_count(struct p2p_channels *channel_list) +{ + int cnt = 0; + int i; + + for (i = 0; i < channel_list->reg_classes; i++) + cnt += channel_list->reg_class[i].channels; + + return cnt; +} + +void issue_p2p_GO_request(_adapter *padapter, u8 *raddr) +{ + struct p2p_channels *ch_list = &(adapter_to_rfctl(padapter)->channel_list); + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_GO_NEGO_REQ; + u8 wpsie[255] = { 0x00 }, p2pie[255] = { 0x00 }; + u8 wpsielen = 0, p2pielen = 0; + u16 len_channellist_attr = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + RTW_INFO("[%s] In\n", __FUNCTION__); + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(padapter), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pwdinfo->negotiation_dialog_token = 1; /* Initialize the dialog value */ + pframe = rtw_set_fixed_ie(pframe, 1, &pwdinfo->negotiation_dialog_token, &(pattrib->pktlen)); + + + + /* WPS Section */ + wpsielen = 0; + /* WPS OUI */ + *(u32 *)(wpsie) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ + + /* Device Password ID */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_DEVICE_PWID); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + + if (pwdinfo->ui_got_wps_info == P2P_GOT_WPSINFO_PEER_DISPLAY_PIN) + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_USER_SPEC); + else if (pwdinfo->ui_got_wps_info == P2P_GOT_WPSINFO_SELF_DISPLAY_PIN) + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_REGISTRAR_SPEC); + else if (pwdinfo->ui_got_wps_info == P2P_GOT_WPSINFO_PBC) + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_PBC); + + wpsielen += 2; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pattrib->pktlen); + + + /* P2P IE Section. */ + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20110306 */ + /* According to the P2P Specification, the group negoitation request frame should contain 9 P2P attributes */ + /* 1. P2P Capability */ + /* 2. Group Owner Intent */ + /* 3. Configuration Timeout */ + /* 4. Listen Channel */ + /* 5. Extended Listen Timing */ + /* 6. Intended P2P Interface Address */ + /* 7. Channel List */ + /* 8. P2P Device Info */ + /* 9. Operating Channel */ + + + /* P2P Capability */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + p2pie[p2pielen++] = DMP_P2P_DEVCAP_SUPPORT; + + /* Group Capability Bitmap, 1 byte */ + if (pwdinfo->persistent_supported) + p2pie[p2pielen++] = P2P_GRPCAP_CROSS_CONN | P2P_GRPCAP_PERSISTENT_GROUP; + else + p2pie[p2pielen++] = P2P_GRPCAP_CROSS_CONN; + + + /* Group Owner Intent */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GO_INTENT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value: */ + /* Todo the tie breaker bit. */ + p2pie[p2pielen++] = ((pwdinfo->intent << 1) & 0xFE); + + /* Configuration Timeout */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CONF_TIMEOUT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P GO */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P Client */ + + + /* Listen Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_LISTEN_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + p2pie[p2pielen++] = 0x51; /* Copy from SD7 */ + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->listen_channel; /* listening channel number */ + + + /* Extended Listen Timing ATTR */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_EX_LISTEN_TIMING; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0004); + p2pielen += 2; + + /* Value: */ + /* Availability Period */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0xFFFF); + p2pielen += 2; + + /* Availability Interval */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0xFFFF); + p2pielen += 2; + + + /* Intended P2P Interface Address */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_INTENDED_IF_ADDR; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + + /* Channel List */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CH_LIST; + + /* Length: */ + /* Country String(3) */ + /* + ( Operating Class (1) + Number of Channels(1) ) * Operation Classes (?) */ + /* + number of channels in all classes */ + len_channellist_attr = 3 + + (1 + 1) * (u16)(ch_list->reg_classes) + + get_reg_classes_full_count(ch_list); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(5 + 1); + else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); +#else + + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); + +#endif + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Channel Entry List */ + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + + /* Operating Class */ + if (union_ch > 14) { + if (union_ch >= 149) + p2pie[p2pielen++] = 0x7c; + else + p2pie[p2pielen++] = 0x73; + } else + p2pie[p2pielen++] = 0x51; + + + /* Number of Channels */ + /* Just support 1 channel and this channel is AP's channel */ + p2pie[p2pielen++] = 1; + + /* Channel List */ + p2pie[p2pielen++] = union_ch; + } else +#endif /* CONFIG_CONCURRENT_MODE */ + { + int i, j; + for (j = 0; j < ch_list->reg_classes; j++) { + /* Operating Class */ + p2pie[p2pielen++] = ch_list->reg_class[j].reg_class; + + /* Number of Channels */ + p2pie[p2pielen++] = ch_list->reg_class[j].channels; + + /* Channel List */ + for (i = 0; i < ch_list->reg_class[j].channels; i++) + p2pie[p2pielen++] = ch_list->reg_class[j].channel[i]; + } + } + + /* Device Info */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_DEVICE_INFO; + + /* Length: */ + /* 21->P2P Device Address (6bytes) + Config Methods (2bytes) + Primary Device Type (8bytes) */ + /* + NumofSecondDevType (1byte) + WPS Device Name ID field (2bytes) + WPS Device Name Len field (2bytes) */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(21 + pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Config Method */ + /* This field should be big endian. Noted by P2P specification. */ + + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(pwdinfo->supported_wps_cm); + + p2pielen += 2; + + /* Primary Device Type */ + /* Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + p2pielen += 2; + + /* OUI */ + *(u32 *)(p2pie + p2pielen) = cpu_to_be32(WPSOUI); + p2pielen += 4; + + /* Sub Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + p2pielen += 2; + + /* Number of Secondary Device Types */ + p2pie[p2pielen++] = 0x00; /* No Secondary Device Type List */ + + /* Device Name */ + /* Type: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + p2pielen += 2; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_name , pwdinfo->device_name_len); + p2pielen += pwdinfo->device_name_len; + + + /* Operating Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_OPERATING_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + if (pwdinfo->operating_channel <= 14) { + /* Operating Class */ + p2pie[p2pielen++] = 0x51; + } else if ((pwdinfo->operating_channel >= 36) && (pwdinfo->operating_channel <= 48)) { + /* Operating Class */ + p2pie[p2pielen++] = 0x73; + } else { + /* Operating Class */ + p2pie[p2pielen++] = 0x7c; + } + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->operating_channel; /* operating channel number */ + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pattrib->pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_nego_req_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + + +void issue_p2p_GO_response(_adapter *padapter, u8 *raddr, u8 *frame_body, uint len, u8 result) +{ + struct p2p_channels *ch_list = &(adapter_to_rfctl(padapter)->channel_list); + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_GO_NEGO_RESP; + u8 wpsie[255] = { 0x00 }, p2pie[255] = { 0x00 }; + u8 p2pielen = 0; + uint wpsielen = 0; + u16 wps_devicepassword_id = 0x0000; + uint wps_devicepassword_id_len = 0; + u16 len_channellist_attr = 0; + + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + RTW_INFO("[%s] In, result = %d\n", __FUNCTION__, result); + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(padapter), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pwdinfo->negotiation_dialog_token = frame_body[7]; /* The Dialog Token of provisioning discovery request frame. */ + pframe = rtw_set_fixed_ie(pframe, 1, &(pwdinfo->negotiation_dialog_token), &(pattrib->pktlen)); + + /* Commented by Albert 20110328 */ + /* Try to get the device password ID from the WPS IE of group negotiation request frame */ + /* WiFi Direct test plan 5.1.15 */ + rtw_get_wps_ie(frame_body + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, wpsie, &wpsielen); + wps_devicepassword_id_len = sizeof(wps_devicepassword_id); + rtw_get_wps_attr_content(wpsie, wpsielen, WPS_ATTR_DEVICE_PWID, (u8 *) &wps_devicepassword_id, &wps_devicepassword_id_len); + wps_devicepassword_id = be16_to_cpu(wps_devicepassword_id); + + _rtw_memset(wpsie, 0x00, 255); + wpsielen = 0; + + /* WPS Section */ + wpsielen = 0; + /* WPS OUI */ + *(u32 *)(wpsie) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ + + /* Device Password ID */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_DEVICE_PWID); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + if (wps_devicepassword_id == WPS_DPID_USER_SPEC) + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_REGISTRAR_SPEC); + else if (wps_devicepassword_id == WPS_DPID_REGISTRAR_SPEC) + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_USER_SPEC); + else + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_PBC); + wpsielen += 2; + + /* Commented by Kurt 20120113 */ + /* If some device wants to do p2p handshake without sending prov_disc_req */ + /* We have to get peer_req_cm from here. */ + if (_rtw_memcmp(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "000", 3)) { + if (wps_devicepassword_id == WPS_DPID_USER_SPEC) + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "dis", 3); + else if (wps_devicepassword_id == WPS_DPID_REGISTRAR_SPEC) + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "pad", 3); + else + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "pbc", 3); + } + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pattrib->pktlen); + + + /* P2P IE Section. */ + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20100908 */ + /* According to the P2P Specification, the group negoitation response frame should contain 9 P2P attributes */ + /* 1. Status */ + /* 2. P2P Capability */ + /* 3. Group Owner Intent */ + /* 4. Configuration Timeout */ + /* 5. Operating Channel */ + /* 6. Intended P2P Interface Address */ + /* 7. Channel List */ + /* 8. Device Info */ + /* 9. Group ID ( Only GO ) */ + + + /* ToDo: */ + + /* P2P Status */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_STATUS; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = result; + + /* P2P Capability */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT)) { + /* Commented by Albert 2011/03/08 */ + /* According to the P2P specification */ + /* if the sending device will be client, the P2P Capability should be reserved of group negotation response frame */ + p2pie[p2pielen++] = 0; + } else { + /* Be group owner or meet the error case */ + p2pie[p2pielen++] = DMP_P2P_DEVCAP_SUPPORT; + } + + /* Group Capability Bitmap, 1 byte */ + if (pwdinfo->persistent_supported) + p2pie[p2pielen++] = P2P_GRPCAP_CROSS_CONN | P2P_GRPCAP_PERSISTENT_GROUP; + else + p2pie[p2pielen++] = P2P_GRPCAP_CROSS_CONN; + + /* Group Owner Intent */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GO_INTENT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value: */ + if (pwdinfo->peer_intent & 0x01) { + /* Peer's tie breaker bit is 1, our tie breaker bit should be 0 */ + p2pie[p2pielen++] = (pwdinfo->intent << 1); + } else { + /* Peer's tie breaker bit is 0, our tie breaker bit should be 1 */ + p2pie[p2pielen++] = ((pwdinfo->intent << 1) | BIT(0)); + } + + + /* Configuration Timeout */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CONF_TIMEOUT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P GO */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P Client */ + + /* Operating Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_OPERATING_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + if (pwdinfo->operating_channel <= 14) { + /* Operating Class */ + p2pie[p2pielen++] = 0x51; + } else if ((pwdinfo->operating_channel >= 36) && (pwdinfo->operating_channel <= 48)) { + /* Operating Class */ + p2pie[p2pielen++] = 0x73; + } else { + /* Operating Class */ + p2pie[p2pielen++] = 0x7c; + } + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->operating_channel; /* operating channel number */ + + /* Intended P2P Interface Address */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_INTENDED_IF_ADDR; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Channel List */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CH_LIST; + + /* Country String(3) */ + /* + ( Operating Class (1) + Number of Channels(1) ) * Operation Classes (?) */ + /* + number of channels in all classes */ + len_channellist_attr = 3 + + (1 + 1) * (u16)ch_list->reg_classes + + get_reg_classes_full_count(ch_list); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(5 + 1); + else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); +#else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); + +#endif + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Channel Entry List */ + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + + u8 union_chan = rtw_mi_get_union_chan(padapter); + + /*Operating Class*/ + if (union_chan > 14) { + if (union_chan >= 149) + p2pie[p2pielen++] = 0x7c; + else + p2pie[p2pielen++] = 0x73; + + } else + p2pie[p2pielen++] = 0x51; + + /* Number of Channels + Just support 1 channel and this channel is AP's channel*/ + p2pie[p2pielen++] = 1; + + /*Channel List*/ + p2pie[p2pielen++] = union_chan; + } else +#endif /* CONFIG_CONCURRENT_MODE */ + { + int i, j; + for (j = 0; j < ch_list->reg_classes; j++) { + /* Operating Class */ + p2pie[p2pielen++] = ch_list->reg_class[j].reg_class; + + /* Number of Channels */ + p2pie[p2pielen++] = ch_list->reg_class[j].channels; + + /* Channel List */ + for (i = 0; i < ch_list->reg_class[j].channels; i++) + p2pie[p2pielen++] = ch_list->reg_class[j].channel[i]; + } + } + + /* Device Info */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_DEVICE_INFO; + + /* Length: */ + /* 21->P2P Device Address (6bytes) + Config Methods (2bytes) + Primary Device Type (8bytes) */ + /* + NumofSecondDevType (1byte) + WPS Device Name ID field (2bytes) + WPS Device Name Len field (2bytes) */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(21 + pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Config Method */ + /* This field should be big endian. Noted by P2P specification. */ + + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(pwdinfo->supported_wps_cm); + + p2pielen += 2; + + /* Primary Device Type */ + /* Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + p2pielen += 2; + + /* OUI */ + *(u32 *)(p2pie + p2pielen) = cpu_to_be32(WPSOUI); + p2pielen += 4; + + /* Sub Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + p2pielen += 2; + + /* Number of Secondary Device Types */ + p2pie[p2pielen++] = 0x00; /* No Secondary Device Type List */ + + /* Device Name */ + /* Type: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + p2pielen += 2; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_name , pwdinfo->device_name_len); + p2pielen += pwdinfo->device_name_len; + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* Group ID Attribute */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GROUP_ID; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN + pwdinfo->nego_ssidlen); + p2pielen += 2; + + /* Value: */ + /* p2P Device Address */ + _rtw_memcpy(p2pie + p2pielen , pwdinfo->device_addr, ETH_ALEN); + p2pielen += ETH_ALEN; + + /* SSID */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->nego_ssid, pwdinfo->nego_ssidlen); + p2pielen += pwdinfo->nego_ssidlen; + + } + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pattrib->pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_nego_resp_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + +void issue_p2p_GO_confirm(_adapter *padapter, u8 *raddr, u8 result) +{ + + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_GO_NEGO_CONF; + u8 p2pie[255] = { 0x00 }; + u8 p2pielen = 0; + + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + RTW_INFO("[%s] In\n", __FUNCTION__); + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(padapter), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(pwdinfo->negotiation_dialog_token), &(pattrib->pktlen)); + + + + /* P2P IE Section. */ + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20110306 */ + /* According to the P2P Specification, the group negoitation request frame should contain 5 P2P attributes */ + /* 1. Status */ + /* 2. P2P Capability */ + /* 3. Operating Channel */ + /* 4. Channel List */ + /* 5. Group ID ( if this WiFi is GO ) */ + + /* P2P Status */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_STATUS; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = result; + + /* P2P Capability */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + p2pie[p2pielen++] = DMP_P2P_DEVCAP_SUPPORT; + + /* Group Capability Bitmap, 1 byte */ + if (pwdinfo->persistent_supported) + p2pie[p2pielen++] = P2P_GRPCAP_CROSS_CONN | P2P_GRPCAP_PERSISTENT_GROUP; + else + p2pie[p2pielen++] = P2P_GRPCAP_CROSS_CONN; + + + /* Operating Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_OPERATING_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT)) { + if (pwdinfo->peer_operating_ch <= 14) { + /* Operating Class */ + p2pie[p2pielen++] = 0x51; + } else if ((pwdinfo->peer_operating_ch >= 36) && (pwdinfo->peer_operating_ch <= 48)) { + /* Operating Class */ + p2pie[p2pielen++] = 0x73; + } else { + /* Operating Class */ + p2pie[p2pielen++] = 0x7c; + } + + p2pie[p2pielen++] = pwdinfo->peer_operating_ch; + } else { + if (pwdinfo->operating_channel <= 14) { + /* Operating Class */ + p2pie[p2pielen++] = 0x51; + } else if ((pwdinfo->operating_channel >= 36) && (pwdinfo->operating_channel <= 48)) { + /* Operating Class */ + p2pie[p2pielen++] = 0x73; + } else { + /* Operating Class */ + p2pie[p2pielen++] = 0x7c; + } + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->operating_channel; /* Use the listen channel as the operating channel */ + } + + + /* Channel List */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CH_LIST; + + *(u16 *)(p2pie + p2pielen) = 6; + p2pielen += 2; + + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Value: */ + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT)) { + if (pwdinfo->peer_operating_ch <= 14) { + /* Operating Class */ + p2pie[p2pielen++] = 0x51; + } else if ((pwdinfo->peer_operating_ch >= 36) && (pwdinfo->peer_operating_ch <= 48)) { + /* Operating Class */ + p2pie[p2pielen++] = 0x73; + } else { + /* Operating Class */ + p2pie[p2pielen++] = 0x7c; + } + p2pie[p2pielen++] = 1; + p2pie[p2pielen++] = pwdinfo->peer_operating_ch; + } else { + if (pwdinfo->operating_channel <= 14) { + /* Operating Class */ + p2pie[p2pielen++] = 0x51; + } else if ((pwdinfo->operating_channel >= 36) && (pwdinfo->operating_channel <= 48)) { + /* Operating Class */ + p2pie[p2pielen++] = 0x73; + } else { + /* Operating Class */ + p2pie[p2pielen++] = 0x7c; + } + + /* Channel Number */ + p2pie[p2pielen++] = 1; + p2pie[p2pielen++] = pwdinfo->operating_channel; /* Use the listen channel as the operating channel */ + } + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* Group ID Attribute */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GROUP_ID; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN + pwdinfo->nego_ssidlen); + p2pielen += 2; + + /* Value: */ + /* p2P Device Address */ + _rtw_memcpy(p2pie + p2pielen , pwdinfo->device_addr, ETH_ALEN); + p2pielen += ETH_ALEN; + + /* SSID */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->nego_ssid, pwdinfo->nego_ssidlen); + p2pielen += pwdinfo->nego_ssidlen; + } + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pattrib->pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_nego_confirm_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + +void issue_p2p_invitation_request(_adapter *padapter, u8 *raddr) +{ + struct p2p_channels *ch_list = &(adapter_to_rfctl(padapter)->channel_list); + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_INVIT_REQ; + u8 p2pie[255] = { 0x00 }; + u8 p2pielen = 0; + u8 dialogToken = 3; + u16 len_channellist_attr = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, raddr, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pattrib->pktlen)); + + /* P2P IE Section. */ + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20101011 */ + /* According to the P2P Specification, the P2P Invitation request frame should contain 7 P2P attributes */ + /* 1. Configuration Timeout */ + /* 2. Invitation Flags */ + /* 3. Operating Channel ( Only GO ) */ + /* 4. P2P Group BSSID ( Should be included if I am the GO ) */ + /* 5. Channel List */ + /* 6. P2P Group ID */ + /* 7. P2P Device Info */ + + /* Configuration Timeout */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CONF_TIMEOUT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P GO */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P Client */ + + /* Invitation Flags */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_INVITATION_FLAGS; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = P2P_INVITATION_FLAGS_PERSISTENT; + + + /* Operating Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_OPERATING_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + if (pwdinfo->invitereq_info.operating_ch <= 14) + p2pie[p2pielen++] = 0x51; + else if ((pwdinfo->invitereq_info.operating_ch >= 36) && (pwdinfo->invitereq_info.operating_ch <= 48)) + p2pie[p2pielen++] = 0x73; + else + p2pie[p2pielen++] = 0x7c; + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->invitereq_info.operating_ch; /* operating channel number */ + + if (_rtw_memcmp(adapter_mac_addr(padapter), pwdinfo->invitereq_info.go_bssid, ETH_ALEN)) { + /* P2P Group BSSID */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GROUP_BSSID; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address for GO */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->invitereq_info.go_bssid, ETH_ALEN); + p2pielen += ETH_ALEN; + } + + /* Channel List */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CH_LIST; + + + /* Length: */ + /* Country String(3) */ + /* + ( Operating Class (1) + Number of Channels(1) ) * Operation Classes (?) */ + /* + number of channels in all classes */ + len_channellist_attr = 3 + + (1 + 1) * (u16)ch_list->reg_classes + + get_reg_classes_full_count(ch_list); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(5 + 1); + else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); +#else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); +#endif + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Channel Entry List */ +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + + /* Operating Class */ + if (union_ch > 14) { + if (union_ch >= 149) + p2pie[p2pielen++] = 0x7c; + else + p2pie[p2pielen++] = 0x73; + } else + p2pie[p2pielen++] = 0x51; + + + /* Number of Channels */ + /* Just support 1 channel and this channel is AP's channel */ + p2pie[p2pielen++] = 1; + + /* Channel List */ + p2pie[p2pielen++] = union_ch; + } else +#endif /* CONFIG_CONCURRENT_MODE */ + { + int i, j; + for (j = 0; j < ch_list->reg_classes; j++) { + /* Operating Class */ + p2pie[p2pielen++] = ch_list->reg_class[j].reg_class; + + /* Number of Channels */ + p2pie[p2pielen++] = ch_list->reg_class[j].channels; + + /* Channel List */ + for (i = 0; i < ch_list->reg_class[j].channels; i++) + p2pie[p2pielen++] = ch_list->reg_class[j].channel[i]; + } + } + + + /* P2P Group ID */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GROUP_ID; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(6 + pwdinfo->invitereq_info.ssidlen); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address for GO */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->invitereq_info.go_bssid, ETH_ALEN); + p2pielen += ETH_ALEN; + + /* SSID */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->invitereq_info.go_ssid, pwdinfo->invitereq_info.ssidlen); + p2pielen += pwdinfo->invitereq_info.ssidlen; + + + /* Device Info */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_DEVICE_INFO; + + /* Length: */ + /* 21->P2P Device Address (6bytes) + Config Methods (2bytes) + Primary Device Type (8bytes) */ + /* + NumofSecondDevType (1byte) + WPS Device Name ID field (2bytes) + WPS Device Name Len field (2bytes) */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(21 + pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Config Method */ + /* This field should be big endian. Noted by P2P specification. */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_CONFIG_METHOD_DISPLAY); + p2pielen += 2; + + /* Primary Device Type */ + /* Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + p2pielen += 2; + + /* OUI */ + *(u32 *)(p2pie + p2pielen) = cpu_to_be32(WPSOUI); + p2pielen += 4; + + /* Sub Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + p2pielen += 2; + + /* Number of Secondary Device Types */ + p2pie[p2pielen++] = 0x00; /* No Secondary Device Type List */ + + /* Device Name */ + /* Type: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + p2pielen += 2; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_name, pwdinfo->device_name_len); + p2pielen += pwdinfo->device_name_len; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pattrib->pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_invitation_req_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + +void issue_p2p_invitation_response(_adapter *padapter, u8 *raddr, u8 dialogToken, u8 status_code) +{ + struct p2p_channels *ch_list = &(adapter_to_rfctl(padapter)->channel_list); + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_INVIT_RESP; + u8 p2pie[255] = { 0x00 }; + u8 p2pielen = 0; + u16 len_channellist_attr = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, raddr, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pattrib->pktlen)); + + /* P2P IE Section. */ + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20101005 */ + /* According to the P2P Specification, the P2P Invitation response frame should contain 5 P2P attributes */ + /* 1. Status */ + /* 2. Configuration Timeout */ + /* 3. Operating Channel ( Only GO ) */ + /* 4. P2P Group BSSID ( Only GO ) */ + /* 5. Channel List */ + + /* P2P Status */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_STATUS; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value: */ + /* When status code is P2P_STATUS_FAIL_INFO_UNAVAILABLE. */ + /* Sent the event receiving the P2P Invitation Req frame to DMP UI. */ + /* DMP had to compare the MAC address to find out the profile. */ + /* So, the WiFi driver will send the P2P_STATUS_FAIL_INFO_UNAVAILABLE to NB. */ + /* If the UI found the corresponding profile, the WiFi driver sends the P2P Invitation Req */ + /* to NB to rebuild the persistent group. */ + p2pie[p2pielen++] = status_code; + + /* Configuration Timeout */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CONF_TIMEOUT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P GO */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P Client */ + + if (status_code == P2P_STATUS_SUCCESS) { + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* The P2P Invitation request frame asks this Wi-Fi device to be the P2P GO */ + /* In this case, the P2P Invitation response frame should carry the two more P2P attributes. */ + /* First one is operating channel attribute. */ + /* Second one is P2P Group BSSID attribute. */ + + /* Operating Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_OPERATING_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + p2pie[p2pielen++] = 0x51; /* Copy from SD7 */ + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->operating_channel; /* operating channel number */ + + + /* P2P Group BSSID */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GROUP_BSSID; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address for GO */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + } + + /* Channel List */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CH_LIST; + + /* Length: */ + /* Country String(3) */ + /* + ( Operating Class (1) + Number of Channels(1) ) * Operation Classes (?) */ + /* + number of channels in all classes */ + len_channellist_attr = 3 + + (1 + 1) * (u16)ch_list->reg_classes + + get_reg_classes_full_count(ch_list); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(5 + 1); + else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); +#else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); +#endif + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Channel Entry List */ +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + + /* Operating Class */ + if (union_ch > 14) { + if (union_ch >= 149) + p2pie[p2pielen++] = 0x7c; + else + p2pie[p2pielen++] = 0x73; + } else + p2pie[p2pielen++] = 0x51; + + + /* Number of Channels */ + /* Just support 1 channel and this channel is AP's channel */ + p2pie[p2pielen++] = 1; + + /* Channel List */ + p2pie[p2pielen++] = union_ch; + } else +#endif /* CONFIG_CONCURRENT_MODE */ + { + int i, j; + for (j = 0; j < ch_list->reg_classes; j++) { + /* Operating Class */ + p2pie[p2pielen++] = ch_list->reg_class[j].reg_class; + + /* Number of Channels */ + p2pie[p2pielen++] = ch_list->reg_class[j].channels; + + /* Channel List */ + for (i = 0; i < ch_list->reg_class[j].channels; i++) + p2pie[p2pielen++] = ch_list->reg_class[j].channel[i]; + } + } + } + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pattrib->pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_invitation_resp_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + +void issue_p2p_provision_request(_adapter *padapter, u8 *pssid, u8 ussidlen, u8 *pdev_raddr) +{ + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u8 dialogToken = 1; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_PROVISION_DISC_REQ; + u8 wpsie[100] = { 0x00 }; + u8 wpsielen = 0; + u32 p2pielen = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + RTW_INFO("[%s] In\n", __FUNCTION__); + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, pdev_raddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pdev_raddr, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pattrib->pktlen)); + + p2pielen = build_prov_disc_request_p2p_ie(pwdinfo, pframe, pssid, ussidlen, pdev_raddr); + + pframe += p2pielen; + pattrib->pktlen += p2pielen; + + wpsielen = 0; + /* WPS OUI */ + *(u32 *)(wpsie) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ + + /* Config Method */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_CONF_METHOD); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(pwdinfo->tx_prov_disc_info.wps_config_method_request); + wpsielen += 2; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pattrib->pktlen); + + +#ifdef CONFIG_WFD + wfdielen = build_provdisc_req_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + + +u8 is_matched_in_profilelist(u8 *peermacaddr, struct profile_info *profileinfo) +{ + u8 i, match_result = 0; + + RTW_INFO("[%s] peermac = %.2X %.2X %.2X %.2X %.2X %.2X\n", __FUNCTION__, + peermacaddr[0], peermacaddr[1], peermacaddr[2], peermacaddr[3], peermacaddr[4], peermacaddr[5]); + + for (i = 0; i < P2P_MAX_PERSISTENT_GROUP_NUM; i++, profileinfo++) { + RTW_INFO("[%s] profileinfo_mac = %.2X %.2X %.2X %.2X %.2X %.2X\n", __FUNCTION__, + profileinfo->peermac[0], profileinfo->peermac[1], profileinfo->peermac[2], profileinfo->peermac[3], profileinfo->peermac[4], profileinfo->peermac[5]); + if (_rtw_memcmp(peermacaddr, profileinfo->peermac, ETH_ALEN)) { + match_result = 1; + RTW_INFO("[%s] Match!\n", __FUNCTION__); + break; + } + } + + return match_result ; +} + +void issue_probersp_p2p(_adapter *padapter, unsigned char *da) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned char *mac; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + /* WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); */ + u16 beacon_interval = 100; + u16 capInfo = 0; + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 wpsie[255] = { 0x00 }; + u32 wpsielen = 0, p2pielen = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + if (IS_CCK_RATE(pattrib->rate)) { + /* force OFDM 6M rate */ + pattrib->rate = MGN_6M; + pattrib->raid = rtw_get_mgntframe_raid(padapter, WIRELESS_11G); + } + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + mac = adapter_mac_addr(padapter); + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, mac, ETH_ALEN); + + /* Use the device address for BSSID field. */ + _rtw_memcpy(pwlanhdr->addr3, mac, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(fctrl, WIFI_PROBERSP); + + pattrib->hdrlen = sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = pattrib->hdrlen; + pframe += pattrib->hdrlen; + + /* timestamp will be inserted by hardware */ + pframe += 8; + pattrib->pktlen += 8; + + /* beacon interval: 2 bytes */ + _rtw_memcpy(pframe, (unsigned char *) &beacon_interval, 2); + pframe += 2; + pattrib->pktlen += 2; + + /* capability info: 2 bytes */ + /* ESS and IBSS bits must be 0 (defined in the 3.1.2.1.1 of WiFi Direct Spec) */ + capInfo |= cap_ShortPremble; + capInfo |= cap_ShortSlot; + + _rtw_memcpy(pframe, (unsigned char *) &capInfo, 2); + pframe += 2; + pattrib->pktlen += 2; + + + /* SSID */ + pframe = rtw_set_ie(pframe, _SSID_IE_, 7, pwdinfo->p2p_wildcard_ssid, &pattrib->pktlen); + + /* supported rates... */ + /* Use the OFDM rate in the P2P probe response frame. ( 6(B), 9(B), 12, 18, 24, 36, 48, 54 ) */ + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, 8, pwdinfo->support_rate, &pattrib->pktlen); + + /* DS parameter set */ + pframe = rtw_set_ie(pframe, _DSSET_IE_, 1, (unsigned char *)&pwdinfo->listen_channel, &pattrib->pktlen); + +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(padapter)->p2p_enabled && pwdinfo->driver_interface == DRIVER_CFG80211) { + if (pmlmepriv->wps_probe_resp_ie != NULL && pmlmepriv->p2p_probe_resp_ie != NULL) { + /* WPS IE */ + _rtw_memcpy(pframe, pmlmepriv->wps_probe_resp_ie, pmlmepriv->wps_probe_resp_ie_len); + pattrib->pktlen += pmlmepriv->wps_probe_resp_ie_len; + pframe += pmlmepriv->wps_probe_resp_ie_len; + + /* P2P IE */ + _rtw_memcpy(pframe, pmlmepriv->p2p_probe_resp_ie, pmlmepriv->p2p_probe_resp_ie_len); + pattrib->pktlen += pmlmepriv->p2p_probe_resp_ie_len; + pframe += pmlmepriv->p2p_probe_resp_ie_len; + } + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + + /* Todo: WPS IE */ + /* Noted by Albert 20100907 */ + /* According to the WPS specification, all the WPS attribute is presented by Big Endian. */ + + wpsielen = 0; + /* WPS OUI */ + *(u32 *)(wpsie) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ + + /* WiFi Simple Config State */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_SIMPLE_CONF_STATE); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_WSC_STATE_NOT_CONFIG; /* Not Configured. */ + + /* Response Type */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_RESP_TYPE); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_RESPONSE_TYPE_8021X; + + /* UUID-E */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_UUID_E); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0010); + wpsielen += 2; + + /* Value: */ + if (pwdinfo->external_uuid == 0) { + _rtw_memset(wpsie + wpsielen, 0x0, 16); + _rtw_memcpy(wpsie + wpsielen, mac, ETH_ALEN); + } else + _rtw_memcpy(wpsie + wpsielen, pwdinfo->uuid, 0x10); + wpsielen += 0x10; + + /* Manufacturer */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_MANUFACTURER); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0007); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, "Realtek", 7); + wpsielen += 7; + + /* Model Name */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_MODEL_NAME); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0006); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, "8192CU", 6); + wpsielen += 6; + + /* Model Number */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_MODEL_NUMBER); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = 0x31; /* character 1 */ + + /* Serial Number */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_SERIAL_NUMBER); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(ETH_ALEN); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, "123456" , ETH_ALEN); + wpsielen += ETH_ALEN; + + /* Primary Device Type */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_PRIMARY_DEV_TYPE); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0008); + wpsielen += 2; + + /* Value: */ + /* Category ID */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + wpsielen += 2; + + /* OUI */ + *(u32 *)(wpsie + wpsielen) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* Sub Category ID */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + wpsielen += 2; + + /* Device Name */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(pwdinfo->device_name_len); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, pwdinfo->device_name, pwdinfo->device_name_len); + wpsielen += pwdinfo->device_name_len; + + /* Config Method */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_CONF_METHOD); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(pwdinfo->supported_wps_cm); + wpsielen += 2; + + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pattrib->pktlen); + + + p2pielen = build_probe_resp_p2p_ie(pwdinfo, pframe); + pframe += p2pielen; + pattrib->pktlen += p2pielen; + } + +#ifdef CONFIG_WFD + wfdielen = rtw_append_probe_resp_wfd_ie(padapter, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + +/* Vendor Specific IE */ +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + pattrib->pktlen += rtw_build_vendor_ie(padapter , &pframe , WIFI_P2P_PROBERESP_VENDOR_IE_BIT); +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + +int _issue_probereq_p2p(_adapter *padapter, u8 *da, int wait_ack) +{ + int ret = _FAIL; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned char *mac; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 wpsie[255] = { 0x00 }, p2pie[255] = { 0x00 }; + u16 wpsielen = 0, p2pielen = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + if (IS_CCK_RATE(pattrib->rate)) { + /* force OFDM 6M rate */ + pattrib->rate = MGN_6M; + pattrib->raid = rtw_get_mgntframe_raid(padapter, WIRELESS_11G); + } + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + mac = adapter_mac_addr(padapter); + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + if (da) { + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, da, ETH_ALEN); + } else { + if ((pwdinfo->p2p_info.scan_op_ch_only) || (pwdinfo->rx_invitereq_info.scan_op_ch_only)) { + /* This two flags will be set when this is only the P2P client mode. */ + _rtw_memcpy(pwlanhdr->addr1, pwdinfo->p2p_peer_interface_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pwdinfo->p2p_peer_interface_addr, ETH_ALEN); + } else { + /* broadcast probe request frame */ + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, bc_addr, ETH_ALEN); + } + } + _rtw_memcpy(pwlanhdr->addr2, mac, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_PROBEREQ); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_TX_PROVISION_DIS_REQ)) + pframe = rtw_set_ie(pframe, _SSID_IE_, pwdinfo->tx_prov_disc_info.ssid.SsidLength, pwdinfo->tx_prov_disc_info.ssid.Ssid, &(pattrib->pktlen)); + else + pframe = rtw_set_ie(pframe, _SSID_IE_, P2P_WILDCARD_SSID_LEN, pwdinfo->p2p_wildcard_ssid, &(pattrib->pktlen)); + /* Use the OFDM rate in the P2P probe request frame. ( 6(B), 9(B), 12(B), 24(B), 36, 48, 54 ) */ + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, 8, pwdinfo->support_rate, &pattrib->pktlen); + +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(padapter)->p2p_enabled && pwdinfo->driver_interface == DRIVER_CFG80211) { + if (pmlmepriv->wps_probe_req_ie != NULL && pmlmepriv->p2p_probe_req_ie != NULL) { + /* WPS IE */ + _rtw_memcpy(pframe, pmlmepriv->wps_probe_req_ie, pmlmepriv->wps_probe_req_ie_len); + pattrib->pktlen += pmlmepriv->wps_probe_req_ie_len; + pframe += pmlmepriv->wps_probe_req_ie_len; + + /* P2P IE */ + _rtw_memcpy(pframe, pmlmepriv->p2p_probe_req_ie, pmlmepriv->p2p_probe_req_ie_len); + pattrib->pktlen += pmlmepriv->p2p_probe_req_ie_len; + pframe += pmlmepriv->p2p_probe_req_ie_len; + } + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + + /* WPS IE */ + /* Noted by Albert 20110221 */ + /* According to the WPS specification, all the WPS attribute is presented by Big Endian. */ + + wpsielen = 0; + /* WPS OUI */ + *(u32 *)(wpsie) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ + + if (pmlmepriv->wps_probe_req_ie == NULL) { + /* UUID-E */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_UUID_E); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0010); + wpsielen += 2; + + /* Value: */ + if (pwdinfo->external_uuid == 0) { + _rtw_memset(wpsie + wpsielen, 0x0, 16); + _rtw_memcpy(wpsie + wpsielen, mac, ETH_ALEN); + } else + _rtw_memcpy(wpsie + wpsielen, pwdinfo->uuid, 0x10); + wpsielen += 0x10; + + /* Config Method */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_CONF_METHOD); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(pwdinfo->supported_wps_cm); + wpsielen += 2; + } + + /* Device Name */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(pwdinfo->device_name_len); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, pwdinfo->device_name, pwdinfo->device_name_len); + wpsielen += pwdinfo->device_name_len; + + /* Primary Device Type */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_PRIMARY_DEV_TYPE); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0008); + wpsielen += 2; + + /* Value: */ + /* Category ID */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_PDT_CID_RTK_WIDI); + wpsielen += 2; + + /* OUI */ + *(u32 *)(wpsie + wpsielen) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* Sub Category ID */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_PDT_SCID_RTK_DMP); + wpsielen += 2; + + /* Device Password ID */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_DEVICE_PWID); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_REGISTRAR_SPEC); /* Registrar-specified */ + wpsielen += 2; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pattrib->pktlen); + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20110221 */ + /* According to the P2P Specification, the probe request frame should contain 5 P2P attributes */ + /* 1. P2P Capability */ + /* 2. P2P Device ID if this probe request wants to find the specific P2P device */ + /* 3. Listen Channel */ + /* 4. Extended Listen Timing */ + /* 5. Operating Channel if this WiFi is working as the group owner now */ + + /* P2P Capability */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + p2pie[p2pielen++] = DMP_P2P_DEVCAP_SUPPORT; + + /* Group Capability Bitmap, 1 byte */ + if (pwdinfo->persistent_supported) + p2pie[p2pielen++] = P2P_GRPCAP_PERSISTENT_GROUP | DMP_P2P_GRPCAP_SUPPORT; + else + p2pie[p2pielen++] = DMP_P2P_GRPCAP_SUPPORT; + + /* Listen Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_LISTEN_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + p2pie[p2pielen++] = 0x51; /* Copy from SD7 */ + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->listen_channel; /* listen channel */ + + + /* Extended Listen Timing */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_EX_LISTEN_TIMING; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0004); + p2pielen += 2; + + /* Value: */ + /* Availability Period */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0xFFFF); + p2pielen += 2; + + /* Availability Interval */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0xFFFF); + p2pielen += 2; + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* Operating Channel (if this WiFi is working as the group owner now) */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_OPERATING_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + p2pie[p2pielen++] = 0x51; /* Copy from SD7 */ + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->operating_channel; /* operating channel number */ + + } + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pattrib->pktlen); + + } + +#ifdef CONFIG_WFD + wfdielen = rtw_append_probe_req_wfd_ie(padapter, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + +/* Vendor Specific IE */ +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + pattrib->pktlen += rtw_build_vendor_ie(padapter , &pframe , WIFI_P2P_PROBEREQ_VENDOR_IE_BIT); +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + return ret; +} + +inline void issue_probereq_p2p(_adapter *adapter, u8 *da) +{ + _issue_probereq_p2p(adapter, da, _FALSE); +} + +/* + * wait_ms == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + * wait_ms > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + * try_cnt means the maximal TX count to try + */ +int issue_probereq_p2p_ex(_adapter *adapter, u8 *da, int try_cnt, int wait_ms) +{ + int ret; + int i = 0; + systime start = rtw_get_current_time(); + + do { + ret = _issue_probereq_p2p(adapter, da, wait_ms > 0 ? _TRUE : _FALSE); + + i++; + + if (RTW_CANNOT_RUN(adapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && ((ret == _FAIL) || (wait_ms == 0))); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + goto exit; +#endif + } + + if (try_cnt && wait_ms) { + if (da) + RTW_INFO(FUNC_ADPT_FMT" to "MAC_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(adapter), MAC_ARG(da), rtw_get_oper_ch(adapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + else + RTW_INFO(FUNC_ADPT_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(adapter), rtw_get_oper_ch(adapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } +exit: + return ret; +} + +#endif /* CONFIG_P2P */ + +s32 rtw_action_public_decache(union recv_frame *rframe, u8 token_offset) +{ + _adapter *adapter = rframe->u.hdr.adapter; + struct mlme_ext_priv *mlmeext = &(adapter->mlmeextpriv); + u8 *frame = rframe->u.hdr.rx_data; + u16 seq_ctrl = ((rframe->u.hdr.attrib.seq_num & 0xffff) << 4) | (rframe->u.hdr.attrib.frag_num & 0xf); + u8 token = *(rframe->u.hdr.rx_data + sizeof(struct rtw_ieee80211_hdr_3addr) + token_offset); + + if (GetRetry(frame)) { + if ((seq_ctrl == mlmeext->action_public_rxseq) + && (token == mlmeext->action_public_dialog_token) + ) { + RTW_INFO(FUNC_ADPT_FMT" seq_ctrl=0x%x, rxseq=0x%x, token:%d\n", + FUNC_ADPT_ARG(adapter), seq_ctrl, mlmeext->action_public_rxseq, token); + return _FAIL; + } + } + + /* TODO: per sta seq & token */ + mlmeext->action_public_rxseq = seq_ctrl; + mlmeext->action_public_dialog_token = token; + + return _SUCCESS; +} + +unsigned int on_action_public_p2p(union recv_frame *precv_frame) +{ + _adapter *padapter = precv_frame->u.hdr.adapter; + u8 *pframe = precv_frame->u.hdr.rx_data; + uint len = precv_frame->u.hdr.len; + u8 *frame_body; +#ifdef CONFIG_P2P + u8 *p2p_ie; + u32 p2p_ielen; + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 result = P2P_STATUS_SUCCESS; + u8 empty_addr[ETH_ALEN] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }; + u8 *merged_p2pie = NULL; + u32 merged_p2p_ielen = 0; +#ifdef CONFIG_CONCURRENT_MODE + struct roch_info *prochinfo = &padapter->rochinfo; +#endif +#endif /* CONFIG_P2P */ + + frame_body = (unsigned char *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + +#ifdef CONFIG_P2P + _cancel_timer_ex(&pwdinfo->reset_ch_sitesurvey); +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(padapter)->p2p_enabled && pwdinfo->driver_interface == DRIVER_CFG80211) + rtw_cfg80211_rx_p2p_action_public(padapter, precv_frame); + else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + /* Do nothing if the driver doesn't enable the P2P function. */ + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) || rtw_p2p_chk_state(pwdinfo, P2P_STATE_IDLE)) + return _SUCCESS; + + len -= sizeof(struct rtw_ieee80211_hdr_3addr); + + switch (frame_body[6]) { /* OUI Subtype */ + case P2P_GO_NEGO_REQ: { + RTW_INFO("[%s] Got GO Nego Req Frame\n", __FUNCTION__); + _rtw_memset(&pwdinfo->groupid_info, 0x00, sizeof(struct group_id_info)); + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_RX_PROVISION_DIS_REQ)) + rtw_p2p_set_state(pwdinfo, rtw_p2p_pre_state(pwdinfo)); + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_FAIL)) { + /* Commented by Albert 20110526 */ + /* In this case, this means the previous nego fail doesn't be reset yet. */ + _cancel_timer_ex(&pwdinfo->restore_p2p_state_timer); + /* Restore the previous p2p state */ + rtw_p2p_set_state(pwdinfo, rtw_p2p_pre_state(pwdinfo)); + RTW_INFO("[%s] Restore the previous p2p state to %d\n", __FUNCTION__, rtw_p2p_state(pwdinfo)); + } +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_ASOC_STATE)) + _cancel_timer_ex(&prochinfo->ap_roch_ch_switch_timer); +#endif /* CONFIG_CONCURRENT_MODE */ + + /* Commented by Kurt 20110902 */ + /* Add if statement to avoid receiving duplicate prov disc req. such that pre_p2p_state would be covered. */ + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_ING)) + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + + /* Commented by Kurt 20120113 */ + /* Get peer_dev_addr here if peer doesn't issue prov_disc frame. */ + if (_rtw_memcmp(pwdinfo->rx_prov_disc_info.peerDevAddr, empty_addr, ETH_ALEN)) + _rtw_memcpy(pwdinfo->rx_prov_disc_info.peerDevAddr, get_addr2_ptr(pframe), ETH_ALEN); + + result = process_p2p_group_negotation_req(pwdinfo, frame_body, len); + issue_p2p_GO_response(padapter, get_addr2_ptr(pframe), frame_body, len, result); + + /* Commented by Albert 20110718 */ + /* No matter negotiating or negotiation failure, the driver should set up the restore P2P state timer. */ +#ifdef CONFIG_CONCURRENT_MODE + /* Commented by Albert 20120107 */ + _set_timer(&pwdinfo->restore_p2p_state_timer, 3000); +#else /* CONFIG_CONCURRENT_MODE */ + _set_timer(&pwdinfo->restore_p2p_state_timer, 5000); +#endif /* CONFIG_CONCURRENT_MODE */ + break; + } + case P2P_GO_NEGO_RESP: { + RTW_INFO("[%s] Got GO Nego Resp Frame\n", __FUNCTION__); + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_ING)) { + /* Commented by Albert 20110425 */ + /* The restore timer is enabled when issuing the nego request frame of rtw_p2p_connect function. */ + _cancel_timer_ex(&pwdinfo->restore_p2p_state_timer); + pwdinfo->nego_req_info.benable = _FALSE; + result = process_p2p_group_negotation_resp(pwdinfo, frame_body, len); + issue_p2p_GO_confirm(pwdinfo->padapter, get_addr2_ptr(pframe), result); + if (P2P_STATUS_SUCCESS == result) { + if (rtw_p2p_role(pwdinfo) == P2P_ROLE_CLIENT) { + pwdinfo->p2p_info.operation_ch[0] = pwdinfo->peer_operating_ch; +#ifdef CONFIG_P2P_OP_CHK_SOCIAL_CH + pwdinfo->p2p_info.operation_ch[1] = 1; /* Check whether GO is operating in channel 1; */ + pwdinfo->p2p_info.operation_ch[2] = 6; /* Check whether GO is operating in channel 6; */ + pwdinfo->p2p_info.operation_ch[3] = 11; /* Check whether GO is operating in channel 11; */ +#endif /* CONFIG_P2P_OP_CHK_SOCIAL_CH */ + pwdinfo->p2p_info.scan_op_ch_only = 1; + _set_timer(&pwdinfo->reset_ch_sitesurvey2, P2P_RESET_SCAN_CH); + } + } + + /* Reset the dialog token for group negotiation frames. */ + pwdinfo->negotiation_dialog_token = 1; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_FAIL)) + _set_timer(&pwdinfo->restore_p2p_state_timer, 5000); + } else + RTW_INFO("[%s] Skipped GO Nego Resp Frame (p2p_state != P2P_STATE_GONEGO_ING)\n", __FUNCTION__); + + break; + } + case P2P_GO_NEGO_CONF: { + RTW_INFO("[%s] Got GO Nego Confirm Frame\n", __FUNCTION__); + result = process_p2p_group_negotation_confirm(pwdinfo, frame_body, len); + if (P2P_STATUS_SUCCESS == result) { + if (rtw_p2p_role(pwdinfo) == P2P_ROLE_CLIENT) { + pwdinfo->p2p_info.operation_ch[0] = pwdinfo->peer_operating_ch; +#ifdef CONFIG_P2P_OP_CHK_SOCIAL_CH + pwdinfo->p2p_info.operation_ch[1] = 1; /* Check whether GO is operating in channel 1; */ + pwdinfo->p2p_info.operation_ch[2] = 6; /* Check whether GO is operating in channel 6; */ + pwdinfo->p2p_info.operation_ch[3] = 11; /* Check whether GO is operating in channel 11; */ +#endif /* CONFIG_P2P_OP_CHK_SOCIAL_CH */ + pwdinfo->p2p_info.scan_op_ch_only = 1; + _set_timer(&pwdinfo->reset_ch_sitesurvey2, P2P_RESET_SCAN_CH); + } + } + break; + } + case P2P_INVIT_REQ: { + /* Added by Albert 2010/10/05 */ + /* Received the P2P Invite Request frame. */ + + RTW_INFO("[%s] Got invite request frame!\n", __FUNCTION__); + p2p_ie = rtw_get_p2p_ie(frame_body + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, NULL, &p2p_ielen); + if (p2p_ie) { + /* Parse the necessary information from the P2P Invitation Request frame. */ + /* For example: The MAC address of sending this P2P Invitation Request frame. */ + u32 attr_contentlen = 0; + u8 status_code = P2P_STATUS_FAIL_INFO_UNAVAILABLE; + struct group_id_info group_id; + u8 invitation_flag = 0; + + merged_p2p_ielen = rtw_get_p2p_merged_ies_len(frame_body + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_); + + merged_p2pie = rtw_zmalloc(merged_p2p_ielen + 2); /* 2 is for EID and Length */ + if (merged_p2pie == NULL) { + RTW_INFO("[%s] Malloc p2p ie fail\n", __FUNCTION__); + goto exit; + } + _rtw_memset(merged_p2pie, 0x00, merged_p2p_ielen); + + merged_p2p_ielen = rtw_p2p_merge_ies(frame_body + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, merged_p2pie); + + attr_contentlen = sizeof(invitation_flag); + rtw_get_p2p_attr_content(merged_p2pie, merged_p2p_ielen, P2P_ATTR_INVITATION_FLAGS, &invitation_flag, &attr_contentlen); + if (attr_contentlen) { + + attr_contentlen = sizeof(pwdinfo->p2p_peer_interface_addr); + rtw_get_p2p_attr_content(merged_p2pie, merged_p2p_ielen, P2P_ATTR_GROUP_BSSID, pwdinfo->p2p_peer_interface_addr, &attr_contentlen); + /* Commented by Albert 20120510 */ + /* Copy to the pwdinfo->p2p_peer_interface_addr. */ + /* So that the WFD UI ( or Sigma ) can get the peer interface address by using the following command. */ + /* #> iwpriv wlan0 p2p_get peer_ifa */ + /* After having the peer interface address, the sigma can find the correct conf file for wpa_supplicant. */ + + if (attr_contentlen) { + RTW_INFO("[%s] GO's BSSID = %.2X %.2X %.2X %.2X %.2X %.2X\n", __FUNCTION__, + pwdinfo->p2p_peer_interface_addr[0], pwdinfo->p2p_peer_interface_addr[1], + pwdinfo->p2p_peer_interface_addr[2], pwdinfo->p2p_peer_interface_addr[3], + pwdinfo->p2p_peer_interface_addr[4], pwdinfo->p2p_peer_interface_addr[5]); + } + + if (invitation_flag & P2P_INVITATION_FLAGS_PERSISTENT) { + /* Re-invoke the persistent group. */ + + _rtw_memset(&group_id, 0x00, sizeof(struct group_id_info)); + attr_contentlen = sizeof(struct group_id_info); + rtw_get_p2p_attr_content(merged_p2pie, merged_p2p_ielen, P2P_ATTR_GROUP_ID, (u8 *) &group_id, &attr_contentlen); + if (attr_contentlen) { + if (_rtw_memcmp(group_id.go_device_addr, adapter_mac_addr(padapter), ETH_ALEN)) { + /* The p2p device sending this p2p invitation request wants this Wi-Fi device to be the persistent GO. */ + rtw_p2p_set_state(pwdinfo, P2P_STATE_RECV_INVITE_REQ_GO); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + status_code = P2P_STATUS_SUCCESS; + } else { + /* The p2p device sending this p2p invitation request wants to be the persistent GO. */ + if (is_matched_in_profilelist(pwdinfo->p2p_peer_interface_addr, &pwdinfo->profileinfo[0])) { + u8 operatingch_info[5] = { 0x00 }; + attr_contentlen = sizeof(operatingch_info); + if (rtw_get_p2p_attr_content(merged_p2pie, merged_p2p_ielen, P2P_ATTR_OPERATING_CH, operatingch_info, + &attr_contentlen)) { + if (rtw_chset_search_ch(adapter_to_chset(padapter), (u32)operatingch_info[4]) >= 0) { + /* The operating channel is acceptable for this device. */ + pwdinfo->rx_invitereq_info.operation_ch[0] = operatingch_info[4]; +#ifdef CONFIG_P2P_OP_CHK_SOCIAL_CH + pwdinfo->rx_invitereq_info.operation_ch[1] = 1; /* Check whether GO is operating in channel 1; */ + pwdinfo->rx_invitereq_info.operation_ch[2] = 6; /* Check whether GO is operating in channel 6; */ + pwdinfo->rx_invitereq_info.operation_ch[3] = 11; /* Check whether GO is operating in channel 11; */ +#endif /* CONFIG_P2P_OP_CHK_SOCIAL_CH */ + pwdinfo->rx_invitereq_info.scan_op_ch_only = 1; + _set_timer(&pwdinfo->reset_ch_sitesurvey, P2P_RESET_SCAN_CH); + rtw_p2p_set_state(pwdinfo, P2P_STATE_RECV_INVITE_REQ_MATCH); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + status_code = P2P_STATUS_SUCCESS; + } else { + /* The operating channel isn't supported by this device. */ + rtw_p2p_set_state(pwdinfo, P2P_STATE_RECV_INVITE_REQ_DISMATCH); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + status_code = P2P_STATUS_FAIL_NO_COMMON_CH; + _set_timer(&pwdinfo->restore_p2p_state_timer, 3000); + } + } else { + /* Commented by Albert 20121130 */ + /* Intel will use the different P2P IE to store the operating channel information */ + /* Workaround for Intel WiDi 3.5 */ + rtw_p2p_set_state(pwdinfo, P2P_STATE_RECV_INVITE_REQ_MATCH); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + status_code = P2P_STATUS_SUCCESS; + } + } else { + rtw_p2p_set_state(pwdinfo, P2P_STATE_RECV_INVITE_REQ_DISMATCH); + status_code = P2P_STATUS_FAIL_UNKNOWN_P2PGROUP; + } + } + } else { + RTW_INFO("[%s] P2P Group ID Attribute NOT FOUND!\n", __FUNCTION__); + status_code = P2P_STATUS_FAIL_INFO_UNAVAILABLE; + } + } else { + /* Received the invitation to join a P2P group. */ + + _rtw_memset(&group_id, 0x00, sizeof(struct group_id_info)); + attr_contentlen = sizeof(struct group_id_info); + rtw_get_p2p_attr_content(merged_p2pie, merged_p2p_ielen, P2P_ATTR_GROUP_ID, (u8 *) &group_id, &attr_contentlen); + if (attr_contentlen) { + if (_rtw_memcmp(group_id.go_device_addr, adapter_mac_addr(padapter), ETH_ALEN)) { + /* In this case, the GO can't be myself. */ + rtw_p2p_set_state(pwdinfo, P2P_STATE_RECV_INVITE_REQ_DISMATCH); + status_code = P2P_STATUS_FAIL_INFO_UNAVAILABLE; + } else { + /* The p2p device sending this p2p invitation request wants to join an existing P2P group */ + /* Commented by Albert 2012/06/28 */ + /* In this case, this Wi-Fi device should use the iwpriv command to get the peer device address. */ + /* The peer device address should be the destination address for the provisioning discovery request. */ + /* Then, this Wi-Fi device should use the iwpriv command to get the peer interface address. */ + /* The peer interface address should be the address for WPS mac address */ + _rtw_memcpy(pwdinfo->p2p_peer_device_addr, group_id.go_device_addr , ETH_ALEN); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + rtw_p2p_set_state(pwdinfo, P2P_STATE_RECV_INVITE_REQ_JOIN); + status_code = P2P_STATUS_SUCCESS; + } + } else { + RTW_INFO("[%s] P2P Group ID Attribute NOT FOUND!\n", __FUNCTION__); + status_code = P2P_STATUS_FAIL_INFO_UNAVAILABLE; + } + } + } else { + RTW_INFO("[%s] P2P Invitation Flags Attribute NOT FOUND!\n", __FUNCTION__); + status_code = P2P_STATUS_FAIL_INFO_UNAVAILABLE; + } + + RTW_INFO("[%s] status_code = %d\n", __FUNCTION__, status_code); + + pwdinfo->inviteresp_info.token = frame_body[7]; + issue_p2p_invitation_response(padapter, get_addr2_ptr(pframe), pwdinfo->inviteresp_info.token, status_code); + _set_timer(&pwdinfo->restore_p2p_state_timer, 3000); + } + break; + } + case P2P_INVIT_RESP: { + u8 attr_content = 0x00; + u32 attr_contentlen = 0; + + RTW_INFO("[%s] Got invite response frame!\n", __FUNCTION__); + _cancel_timer_ex(&pwdinfo->restore_p2p_state_timer); + p2p_ie = rtw_get_p2p_ie(frame_body + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, NULL, &p2p_ielen); + if (p2p_ie) { + attr_contentlen = sizeof(attr_content); + rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_STATUS, &attr_content, &attr_contentlen); + + if (attr_contentlen == 1) { + RTW_INFO("[%s] Status = %d\n", __FUNCTION__, attr_content); + pwdinfo->invitereq_info.benable = _FALSE; + + if (attr_content == P2P_STATUS_SUCCESS) { + if (_rtw_memcmp(pwdinfo->invitereq_info.go_bssid, adapter_mac_addr(padapter), ETH_ALEN)) + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + else + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + + rtw_p2p_set_state(pwdinfo, P2P_STATE_RX_INVITE_RESP_OK); + } else { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + rtw_p2p_set_state(pwdinfo, P2P_STATE_RX_INVITE_RESP_FAIL); + } + } else { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + rtw_p2p_set_state(pwdinfo, P2P_STATE_RX_INVITE_RESP_FAIL); + } + } else { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + rtw_p2p_set_state(pwdinfo, P2P_STATE_RX_INVITE_RESP_FAIL); + } + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_RX_INVITE_RESP_FAIL)) + _set_timer(&pwdinfo->restore_p2p_state_timer, 5000); + break; + } + case P2P_DEVDISC_REQ: + + process_p2p_devdisc_req(pwdinfo, pframe, len); + + break; + + case P2P_DEVDISC_RESP: + + process_p2p_devdisc_resp(pwdinfo, pframe, len); + + break; + + case P2P_PROVISION_DISC_REQ: + RTW_INFO("[%s] Got Provisioning Discovery Request Frame\n", __FUNCTION__); + process_p2p_provdisc_req(pwdinfo, pframe, len); + _rtw_memcpy(pwdinfo->rx_prov_disc_info.peerDevAddr, get_addr2_ptr(pframe), ETH_ALEN); + + /* 20110902 Kurt */ + /* Add the following statement to avoid receiving duplicate prov disc req. such that pre_p2p_state would be covered. */ + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_RX_PROVISION_DIS_REQ)) + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + + rtw_p2p_set_state(pwdinfo, P2P_STATE_RX_PROVISION_DIS_REQ); + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_PROVISION_TIMEOUT); + break; + + case P2P_PROVISION_DISC_RESP: + /* Commented by Albert 20110707 */ + /* Should we check the pwdinfo->tx_prov_disc_info.bsent flag here?? */ + RTW_INFO("[%s] Got Provisioning Discovery Response Frame\n", __FUNCTION__); + /* Commented by Albert 20110426 */ + /* The restore timer is enabled when issuing the provisioing request frame in rtw_p2p_prov_disc function. */ + _cancel_timer_ex(&pwdinfo->restore_p2p_state_timer); + rtw_p2p_set_state(pwdinfo, P2P_STATE_RX_PROVISION_DIS_RSP); + process_p2p_provdisc_resp(pwdinfo, pframe); + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_PROVISION_TIMEOUT); + break; + + } + } + + +exit: + + if (merged_p2pie) + rtw_mfree(merged_p2pie, merged_p2p_ielen + 2); +#endif /* CONFIG_P2P */ + return _SUCCESS; +} + +unsigned int on_action_public_vendor(union recv_frame *precv_frame) +{ + unsigned int ret = _FAIL; + u8 *pframe = precv_frame->u.hdr.rx_data; + u8 *frame_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + _adapter *adapter = precv_frame->u.hdr.adapter; + int cnt = 0; + char msg[64]; + + if (_rtw_memcmp(frame_body + 2, P2P_OUI, 4) == _TRUE) { + if (rtw_action_public_decache(precv_frame, 7) == _FAIL) + goto exit; + + if (!hal_chk_wl_func(precv_frame->u.hdr.adapter, WL_FUNC_MIRACAST)) + rtw_rframe_del_wfd_ie(precv_frame, 8); + + ret = on_action_public_p2p(precv_frame); + } else if (_rtw_memcmp(frame_body + 2, DPP_OUI, 4) == _TRUE) { + u8 dpp_type = frame_body[7]; + +#ifdef CONFIG_IOCTL_CFG80211 + cnt += sprintf((msg + cnt), "DPP(type:%u)", dpp_type); + rtw_cfg80211_rx_action(adapter, precv_frame, msg); +#endif + } + +exit: + return ret; +} + +unsigned int on_action_public_default(union recv_frame *precv_frame, u8 action) +{ + unsigned int ret = _FAIL; + u8 *pframe = precv_frame->u.hdr.rx_data; + u8 *frame_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + u8 token; + _adapter *adapter = precv_frame->u.hdr.adapter; + int cnt = 0; + char msg[64]; + + token = frame_body[2]; + + if (rtw_action_public_decache(precv_frame, 2) == _FAIL) + goto exit; + +#ifdef CONFIG_IOCTL_CFG80211 + cnt += sprintf((msg + cnt), "%s(token:%u)", action_public_str(action), token); + rtw_cfg80211_rx_action(adapter, precv_frame, msg); +#endif + + ret = _SUCCESS; + +exit: + return ret; +} + +unsigned int on_action_public(_adapter *padapter, union recv_frame *precv_frame) +{ + unsigned int ret = _FAIL; + u8 *pframe = precv_frame->u.hdr.rx_data; + uint frame_len = precv_frame->u.hdr.len; + u8 *frame_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + u8 category, action; + + /* check RA matches or broadcast */ + if (!(_rtw_memcmp(adapter_mac_addr(padapter), GetAddr1Ptr(pframe), ETH_ALEN) || + is_broadcast_mac_addr(GetAddr1Ptr(pframe)))) + goto exit; + + category = frame_body[0]; + if (category != RTW_WLAN_CATEGORY_PUBLIC) + goto exit; + + action = frame_body[1]; + switch (action) { + case ACT_PUBLIC_BSSCOEXIST: +#ifdef CONFIG_80211N_HT +#ifdef CONFIG_AP_MODE + /*20/40 BSS Coexistence Management frame is a Public Action frame*/ + if (check_fwstate(&padapter->mlmepriv, WIFI_AP_STATE) == _TRUE) + rtw_process_public_act_bsscoex(padapter, pframe, frame_len); +#endif /*CONFIG_AP_MODE*/ +#endif /*CONFIG_80211N_HT*/ + break; + case ACT_PUBLIC_VENDOR: + ret = on_action_public_vendor(precv_frame); + break; + default: + ret = on_action_public_default(precv_frame, action); + break; + } + +exit: + return ret; +} + +unsigned int OnAction_ft(_adapter *padapter, union recv_frame *precv_frame) +{ +#ifdef CONFIG_RTW_80211R + u32 ret = _FAIL; + u32 frame_len = 0; + u8 action_code = 0; + u8 category = 0; + u8 *pframe = NULL; + u8 *pframe_body = NULL; + u8 tgt_addr[ETH_ALEN]; + u8 *pie = NULL; + u32 ft_ie_len = 0; + u32 status_code = 0; + struct mlme_ext_priv *pmlmeext = NULL; + struct mlme_ext_info *pmlmeinfo = NULL; + struct mlme_priv *pmlmepriv = NULL; + struct wlan_network *proam_target = NULL; + struct ft_roam_info *pft_roam = NULL; + _irqL irqL; + + pmlmeext = &(padapter->mlmeextpriv); + pmlmeinfo = &(pmlmeext->mlmext_info); + pmlmepriv = &(padapter->mlmepriv); + pft_roam = &(pmlmepriv->ft_roam); + pframe = precv_frame->u.hdr.rx_data; + frame_len = precv_frame->u.hdr.len; + pframe_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + category = pframe_body[0]; + + if (category != RTW_WLAN_CATEGORY_FT) + goto exit; + + action_code = pframe_body[1]; + switch (action_code) { + case RTW_WLAN_ACTION_FT_RSP: + RTW_INFO("FT: RTW_WLAN_ACTION_FT_RSP recv.\n"); + if (!_rtw_memcmp(adapter_mac_addr(padapter), &pframe_body[2], ETH_ALEN)) { + RTW_ERR("FT: Unmatched STA MAC Address "MAC_FMT"\n", MAC_ARG(&pframe_body[2])); + goto exit; + } + + status_code = le16_to_cpu(*(u16 *)((SIZE_PTR)pframe + sizeof(struct rtw_ieee80211_hdr_3addr) + 14)); + if (status_code != 0) { + RTW_ERR("FT: WLAN ACTION FT RESPONSE fail, status: %d\n", status_code); + goto exit; + } + + _rtw_memcpy(tgt_addr, &pframe_body[8], ETH_ALEN); + if (is_zero_mac_addr(tgt_addr) || is_broadcast_mac_addr(tgt_addr)) { + RTW_ERR("FT: Invalid Target MAC Address "MAC_FMT"\n", MAC_ARG(tgt_addr)); + goto exit; + } + + pie = rtw_get_ie(pframe_body, _MDIE_, &ft_ie_len, frame_len); + if (pie) { + if (!_rtw_memcmp(&pft_roam->mdid, pie+2, 2)) { + RTW_ERR("FT: Invalid MDID\n"); + goto exit; + } + } + + rtw_ft_set_status(padapter, RTW_FT_REQUESTED_STA); + _cancel_timer_ex(&pmlmeext->ft_link_timer); + + /*Disconnect current AP*/ + receive_disconnect(padapter, pmlmepriv->cur_network.network.MacAddress, WLAN_REASON_ACTIVE_ROAM, _FALSE); + + pft_roam->ft_action_len = frame_len; + _rtw_memcpy(pft_roam->ft_action, pframe, rtw_min(frame_len, RTW_FT_MAX_IE_SZ)); + ret = _SUCCESS; + break; + case RTW_WLAN_ACTION_FT_REQ: + case RTW_WLAN_ACTION_FT_CONF: + case RTW_WLAN_ACTION_FT_ACK: + default: + RTW_ERR("FT: Unsupported FT Action!\n"); + break; + } + +exit: + return ret; +#else + return _SUCCESS; +#endif +} + +unsigned int OnAction_ht(_adapter *padapter, union recv_frame *precv_frame) +{ + u8 *pframe = precv_frame->u.hdr.rx_data; + u8 *frame_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + u8 category, action; + + /* check RA matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(padapter), GetAddr1Ptr(pframe), ETH_ALEN)) + goto exit; + + category = frame_body[0]; + if (category != RTW_WLAN_CATEGORY_HT) + goto exit; + + action = frame_body[1]; + switch (action) { + case RTW_WLAN_ACTION_HT_SM_PS: +#ifdef CONFIG_80211N_HT +#ifdef CONFIG_AP_MODE + if (check_fwstate(&padapter->mlmepriv, WIFI_AP_STATE) == _TRUE) + rtw_process_ht_action_smps(padapter, get_addr2_ptr(pframe), frame_body[2]); +#endif /*CONFIG_AP_MODE*/ +#endif /*CONFIG_80211N_HT*/ + break; + case RTW_WLAN_ACTION_HT_COMPRESS_BEAMFORMING: +#ifdef CONFIG_BEAMFORMING + /*RTW_INFO("RTW_WLAN_ACTION_HT_COMPRESS_BEAMFORMING\n");*/ + rtw_beamforming_get_report_frame(padapter, precv_frame); +#endif /*CONFIG_BEAMFORMING*/ + break; + default: + break; + } + +exit: + + return _SUCCESS; +} + +#ifdef CONFIG_IEEE80211W +unsigned int OnAction_sa_query(_adapter *padapter, union recv_frame *precv_frame) +{ + u8 *pframe = precv_frame->u.hdr.rx_data; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u16 tid; + /* Baron */ + + RTW_INFO("OnAction_sa_query\n"); + + switch (pframe[WLAN_HDR_A3_LEN + 1]) { + case 0: /* SA Query req */ + _rtw_memcpy(&tid, &pframe[WLAN_HDR_A3_LEN + 2], sizeof(u16)); + RTW_INFO("OnAction_sa_query request,action=%d, tid=%04x, pframe=%02x-%02x\n" + , pframe[WLAN_HDR_A3_LEN + 1], tid, pframe[WLAN_HDR_A3_LEN + 2], pframe[WLAN_HDR_A3_LEN + 3]); + issue_action_SA_Query(padapter, get_addr2_ptr(pframe), 1, tid, IEEE80211W_RIGHT_KEY); + break; + + case 1: /* SA Query rsp */ + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta != NULL) + _cancel_timer_ex(&psta->dot11w_expire_timer); + + _rtw_memcpy(&tid, &pframe[WLAN_HDR_A3_LEN + 2], sizeof(u16)); + RTW_INFO("OnAction_sa_query response,action=%d, tid=%04x, cancel timer\n", pframe[WLAN_HDR_A3_LEN + 1], tid); + break; + default: + break; + } + if (0) { + int pp; + printk("pattrib->pktlen = %d =>", pattrib->pkt_len); + for (pp = 0; pp < pattrib->pkt_len; pp++) + printk(" %02x ", pframe[pp]); + printk("\n"); + } + + return _SUCCESS; +} +#endif /* CONFIG_IEEE80211W */ + +unsigned int on_action_rm(_adapter *padapter, union recv_frame *precv_frame) +{ +#ifdef CONFIG_RTW_80211K + return rm_on_action(padapter, precv_frame); +#else + return _SUCCESS; +#endif /* CONFIG_RTW_80211K */ +} + +unsigned int OnAction_wmm(_adapter *padapter, union recv_frame *precv_frame) +{ + return _SUCCESS; +} + +unsigned int OnAction_vht(_adapter *padapter, union recv_frame *precv_frame) +{ +#ifdef CONFIG_80211AC_VHT + u8 *pframe = precv_frame->u.hdr.rx_data; + struct rtw_ieee80211_hdr_3addr *whdr = (struct rtw_ieee80211_hdr_3addr *)pframe; + u8 *frame_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + u8 category, action; + struct sta_info *psta = NULL; + + /* check RA matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(padapter), GetAddr1Ptr(pframe), ETH_ALEN)) + goto exit; + + category = frame_body[0]; + if (category != RTW_WLAN_CATEGORY_VHT) + goto exit; + + action = frame_body[1]; + switch (action) { + case RTW_WLAN_ACTION_VHT_COMPRESSED_BEAMFORMING: +#ifdef CONFIG_BEAMFORMING + /*RTW_INFO("RTW_WLAN_ACTION_VHT_COMPRESSED_BEAMFORMING\n");*/ + rtw_beamforming_get_report_frame(padapter, precv_frame); +#endif /*CONFIG_BEAMFORMING*/ + break; + case RTW_WLAN_ACTION_VHT_OPMODE_NOTIFICATION: + /* CategoryCode(1) + ActionCode(1) + OpModeNotification(1) */ + /* RTW_INFO("RTW_WLAN_ACTION_VHT_OPMODE_NOTIFICATION\n"); */ + psta = rtw_get_stainfo(&padapter->stapriv, whdr->addr2); + if (psta) + rtw_process_vht_op_mode_notify(padapter, &frame_body[2], psta); + break; + case RTW_WLAN_ACTION_VHT_GROUPID_MANAGEMENT: +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 + rtw_beamforming_get_vht_gid_mgnt_frame(padapter, precv_frame); +#endif /* RTW_BEAMFORMING_VERSION_2 */ +#endif /* CONFIG_BEAMFORMING */ + break; + default: + break; + } + +exit: +#endif /* CONFIG_80211AC_VHT */ + + return _SUCCESS; +} + +unsigned int OnAction_p2p(_adapter *padapter, union recv_frame *precv_frame) +{ +#ifdef CONFIG_P2P + u8 *frame_body; + u8 category, OUI_Subtype, dialogToken = 0; + u8 *pframe = precv_frame->u.hdr.rx_data; + uint len = precv_frame->u.hdr.len; + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + /* check RA matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(padapter), GetAddr1Ptr(pframe), ETH_ALEN)) + return _SUCCESS; + + frame_body = (unsigned char *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + + category = frame_body[0]; + if (category != RTW_WLAN_CATEGORY_P2P) + return _SUCCESS; + + if (cpu_to_be32(*((u32 *)(frame_body + 1))) != P2POUI) + return _SUCCESS; + +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(padapter)->p2p_enabled + && pwdinfo->driver_interface == DRIVER_CFG80211 + ) { + rtw_cfg80211_rx_action_p2p(padapter, precv_frame); + return _SUCCESS; + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + len -= sizeof(struct rtw_ieee80211_hdr_3addr); + OUI_Subtype = frame_body[5]; + dialogToken = frame_body[6]; + + switch (OUI_Subtype) { + case P2P_NOTICE_OF_ABSENCE: + + break; + + case P2P_PRESENCE_REQUEST: + + process_p2p_presence_req(pwdinfo, pframe, len); + + break; + + case P2P_PRESENCE_RESPONSE: + + break; + + case P2P_GO_DISC_REQUEST: + + break; + + default: + break; + + } + } +#endif /* CONFIG_P2P */ + + return _SUCCESS; + +} + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +unsigned int OnAction_tbtx_token(_adapter *padapter, union recv_frame *precv_frame) +{ +#define TOKEN_REQ 0x00 +#define TOKEN_REL 0x01 + + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + u32 xmit_time; + u8 *src=NULL, *pframe = precv_frame->u.hdr.rx_data; + u8 tbtx_action_code; + u8 i, nr_send; + uint tx_duration = 0; + + if (padapter->tbtx_capability == _FALSE) + goto exit; + + tbtx_action_code = *(pframe + WLAN_HDR_A3_LEN + 1); + + + switch (tbtx_action_code) + { + case TOKEN_REQ: + // parse duration + tx_duration = le32_to_cpu(*(uint *)(pframe + WLAN_HDR_A3_LEN + 2)); + padapter->tbtx_duration = tx_duration/1000; // Mirocsecond to Millisecond + ATOMIC_SET(&padapter->tbtx_tx_pause, _FALSE); + rtw_tx_control_cmd(padapter); + _set_timer(&pmlmeext->tbtx_xmit_timer, padapter->tbtx_duration); + ATOMIC_SET(&padapter->tbtx_remove_tx_pause, _FALSE); +#if defined(CONFIG_SDIO_HCI) && !defined(CONFIG_SDIO_TX_TASKLET) + _rtw_up_sema(&pxmitpriv->SdioXmitSema); +#else + tasklet_hi_schedule(&pxmitpriv->xmit_tasklet); +#endif + break; +#ifdef CONFIG_AP_MODE + case TOKEN_REL: + src = get_addr2_ptr(pframe); + if (!src) + goto exit; + psta = rtw_get_stainfo(&padapter->stapriv, src); + if (!psta) + goto exit; + + if (ATOMIC_READ(&pstapriv->nr_token_keeper) < 1) + goto exit; + + for (i=0; i< NR_MAXSTA_INSLOT; i++) { + if (pstapriv->token_holder[i] == psta) { + pstapriv->token_holder[i] = NULL; + //RTW_INFO("macaddr1:" MAC_FMT "\n", MAC_ARG(psta->cmn.mac_addr)); + ATOMIC_DEC(&pstapriv->nr_token_keeper); + break; + } + } + + if (ATOMIC_READ(&pstapriv->nr_token_keeper) == 0) + _set_timer(&pmlmeext->tbtx_token_dispatch_timer, 1); + + break; +#endif + default: + RTW_INFO("Undefined Action Code\n"); + goto exit; + break; + } + +exit: + return _SUCCESS; +} + +void rtw_issue_action_token_rel(_adapter *padapter) +{ + + // Todo: + // gen token + /* Token Release Format + Category code : 1 Byte + Action code : 1 Byte */ + int ret = _FAIL; + //u16 *fctrl; + u8 val = 0x01; + u8 category = RTW_WLAN_CATEGORY_TBTX; + u8 *pframe; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct rtw_ieee80211_hdr *pwlanhdr; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + //struct sta_info *psta; + //struct sta_priv *pstapriv = &padapter->stapriv; + //struct registry_priv *pregpriv = &padapter->registrypriv; + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /*update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->rate = MGN_24M; /* issue action release using OFDM rate? 20190716 Bruce add */ + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + //fctrl = &(pwlanhdr->frame_ctl); + //*(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + // SetSeqNum?? + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(val), &(pattrib->pktlen)); + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + //RTW_INFO("%s\n", __func__); + +} +#endif + +unsigned int OnAction(_adapter *padapter, union recv_frame *precv_frame) +{ + int i; + unsigned char category; + struct action_handler *ptable; + unsigned char *frame_body; + u8 *pframe = precv_frame->u.hdr.rx_data; + + frame_body = (unsigned char *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + + category = frame_body[0]; + + for (i = 0; i < sizeof(OnAction_tbl) / sizeof(struct action_handler); i++) { + ptable = &OnAction_tbl[i]; + + if (category == ptable->num) + ptable->func(padapter, precv_frame); + + } + + return _SUCCESS; + +} + +unsigned int DoReserved(_adapter *padapter, union recv_frame *precv_frame) +{ + + /* RTW_INFO("rcvd mgt frame(%x, %x)\n", (get_frame_sub_type(pframe) >> 4), *(unsigned int *)GetAddr1Ptr(pframe)); */ + return _SUCCESS; +} + +struct xmit_frame *_alloc_mgtxmitframe(struct xmit_priv *pxmitpriv, bool once) +{ + struct xmit_frame *pmgntframe; + struct xmit_buf *pxmitbuf; + + if (once) + pmgntframe = rtw_alloc_xmitframe_once(pxmitpriv); + else + pmgntframe = rtw_alloc_xmitframe_ext(pxmitpriv); + + if (pmgntframe == NULL) { + RTW_INFO(FUNC_ADPT_FMT" alloc xmitframe fail, once:%d\n", FUNC_ADPT_ARG(pxmitpriv->adapter), once); + goto exit; + } + + pxmitbuf = rtw_alloc_xmitbuf_ext(pxmitpriv); + if (pxmitbuf == NULL) { + RTW_INFO(FUNC_ADPT_FMT" alloc xmitbuf fail\n", FUNC_ADPT_ARG(pxmitpriv->adapter)); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + pmgntframe = NULL; + goto exit; + } + + pmgntframe->frame_tag = MGNT_FRAMETAG; + pmgntframe->pxmitbuf = pxmitbuf; + pmgntframe->buf_addr = pxmitbuf->pbuf; + pxmitbuf->priv_data = pmgntframe; + +exit: + return pmgntframe; + +} + +inline struct xmit_frame *alloc_mgtxmitframe(struct xmit_priv *pxmitpriv) +{ + return _alloc_mgtxmitframe(pxmitpriv, _FALSE); +} + +inline struct xmit_frame *alloc_mgtxmitframe_once(struct xmit_priv *pxmitpriv) +{ + return _alloc_mgtxmitframe(pxmitpriv, _TRUE); +} + + +/**************************************************************************** + +Following are some TX fuctions for WiFi MLME + +*****************************************************************************/ + +void update_mgnt_tx_rate(_adapter *padapter, u8 rate) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + + pmlmeext->tx_rate = rate; + /* RTW_INFO("%s(): rate = %x\n",__FUNCTION__, rate); */ +} + + +void update_monitor_frame_attrib(_adapter *padapter, struct pkt_attrib *pattrib) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 wireless_mode; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + + psta = rtw_get_stainfo(pstapriv, pattrib->ra); + + pattrib->hdrlen = 24; + pattrib->nr_frags = 1; + pattrib->priority = 7; + pattrib->mac_id = RTW_DEFAULT_MGMT_MACID; + pattrib->qsel = QSLT_MGNT; + + pattrib->pktlen = 0; + + if (pmlmeext->tx_rate == IEEE80211_CCK_RATE_1MB) + wireless_mode = WIRELESS_11B; + else + wireless_mode = WIRELESS_11G; + + pattrib->raid = rtw_get_mgntframe_raid(padapter, wireless_mode); +#ifdef CONFIG_80211AC_VHT + if (pHalData->rf_type == RF_1T1R) + pattrib->raid = RATEID_IDX_VHT_1SS; + else if (pHalData->rf_type == RF_2T2R || pHalData->rf_type == RF_2T4R) + pattrib->raid = RATEID_IDX_VHT_2SS; + else if (pHalData->rf_type == RF_3T3R) + pattrib->raid = RATEID_IDX_VHT_3SS; + else + pattrib->raid = RATEID_IDX_BGN_40M_1SS; +#endif + +#ifdef CONFIG_80211AC_VHT + pattrib->rate = MGN_VHT1SS_MCS9; +#else + pattrib->rate = MGN_MCS7; +#endif + + pattrib->encrypt = _NO_PRIVACY_; + pattrib->bswenc = _FALSE; + + pattrib->qos_en = _FALSE; + pattrib->ht_en = 1; + pattrib->bwmode = CHANNEL_WIDTH_20; + pattrib->ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + pattrib->sgi = _FALSE; + + pattrib->seqnum = pmlmeext->mgnt_seq; + + pattrib->retry_ctrl = _TRUE; + + pattrib->mbssid = 0; + pattrib->hw_ssn_sel = pxmitpriv->hw_ssn_seq_no; + +} + +#ifdef CONFIG_RTW_MGMT_QUEUE +void update_mgntframe_subtype(_adapter *padapter, struct xmit_frame *pmgntframe) +{ + struct pkt_attrib *pattrib = &pmgntframe->attrib; + u8 *pframe; + u8 subtype, category ,action; + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + subtype = get_frame_sub_type(pframe); /* bit(7)~bit(2) */ + pattrib->subtype = subtype; + + rtw_action_frame_parse(pframe, pattrib->pktlen, &category, &action); + + if ((subtype == WIFI_ACTION && !(action == ACT_PUBLIC_FTM_REQ || action == ACT_PUBLIC_FTM)) || + subtype == WIFI_DISASSOC || subtype == WIFI_DEAUTH || + (subtype == WIFI_PROBERSP && MLME_IS_ADHOC(padapter))) + pattrib->ps_dontq = 0; + else + pattrib->ps_dontq = 1; +} +#endif + +void update_mgntframe_attrib(_adapter *padapter, struct pkt_attrib *pattrib) +{ + u8 wireless_mode; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + +#ifdef CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P_PS_NOA_USE_MACID_SLEEP */ + + /* _rtw_memset((u8 *)(pattrib), 0, sizeof(struct pkt_attrib)); */ + + pattrib->hdrlen = 24; + pattrib->nr_frags = 1; + pattrib->priority = 7; + pattrib->mac_id = RTW_DEFAULT_MGMT_MACID; + pattrib->qsel = QSLT_MGNT; + +#ifdef CONFIG_MCC_MODE + update_mcc_mgntframe_attrib(padapter, pattrib); +#endif + + +#ifdef CONFIG_P2P_PS_NOA_USE_MACID_SLEEP +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_ASOC_STATE)) +#endif /* CONFIG_CONCURRENT_MODE */ + if (MLME_IS_GC(padapter)) { + if (pwdinfo->p2p_ps_mode > P2P_PS_NONE) { + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + + psta = rtw_get_stainfo(pstapriv, cur_network->MacAddress); + if (psta) { + /* use macid sleep during NoA, mgmt frame use ac queue & ap macid */ + pattrib->mac_id = psta->cmn.mac_id; + pattrib->qsel = QSLT_VO; + } else { + if (pwdinfo->p2p_ps_state != P2P_PS_DISABLE) + RTW_ERR("%s , psta was NULL\n", __func__); + } + } + } +#endif /* CONFIG_P2P_PS_NOA_USE_MACID_SLEEP */ + + pattrib->pktlen = 0; + + if (IS_CCK_RATE(pmlmeext->tx_rate)) + wireless_mode = WIRELESS_11B; + else + wireless_mode = WIRELESS_11G; + pattrib->raid = rtw_get_mgntframe_raid(padapter, wireless_mode); + pattrib->rate = pmlmeext->tx_rate; + + pattrib->encrypt = _NO_PRIVACY_; + pattrib->bswenc = _FALSE; + + pattrib->qos_en = _FALSE; + pattrib->ht_en = _FALSE; + pattrib->bwmode = CHANNEL_WIDTH_20; + pattrib->ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + pattrib->sgi = _FALSE; + + pattrib->seqnum = pmlmeext->mgnt_seq; + + pattrib->retry_ctrl = _TRUE; + + pattrib->mbssid = 0; + pattrib->hw_ssn_sel = pxmitpriv->hw_ssn_seq_no; +#ifdef CONFIG_RTW_MGMT_QUEUE + pattrib->ps_dontq = 1; +#endif +} + +void update_mgntframe_attrib_addr(_adapter *padapter, struct xmit_frame *pmgntframe) +{ + u8 *pframe; + struct pkt_attrib *pattrib = &pmgntframe->attrib; +#if defined(CONFIG_BEAMFORMING) || defined(CONFIG_ANTENNA_DIVERSITY) || defined(CONFIG_RTW_MGMT_QUEUE) + struct sta_info *sta = NULL; +#endif + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + + _rtw_memcpy(pattrib->ra, GetAddr1Ptr(pframe), ETH_ALEN); + _rtw_memcpy(pattrib->ta, get_addr2_ptr(pframe), ETH_ALEN); + +#if defined(CONFIG_BEAMFORMING) || defined(CONFIG_ANTENNA_DIVERSITY) || defined(CONFIG_RTW_MGMT_QUEUE) + sta = pattrib->psta; + if (!sta) { + sta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + pattrib->psta = sta; + } + + #ifdef CONFIG_BEAMFORMING + if (sta) + update_attrib_txbf_info(padapter, pattrib, sta); + #endif +#endif /* defined(CONFIG_BEAMFORMING) || defined(CONFIG_ANTENNA_DIVERSITY) || defined(CONFIG_RTW_MGMT_QUEUE) */ +} + +void dump_mgntframe(_adapter *padapter, struct xmit_frame *pmgntframe) +{ + if (RTW_CANNOT_RUN(padapter)) { + rtw_free_xmitbuf(&padapter->xmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(&padapter->xmitpriv, pmgntframe); + return; + } + + rtw_hal_mgnt_xmit(padapter, pmgntframe); +} + +s32 dump_mgntframe_and_wait(_adapter *padapter, struct xmit_frame *pmgntframe, int timeout_ms) +{ + s32 ret = _FAIL; + _irqL irqL; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct xmit_buf *pxmitbuf = pmgntframe->pxmitbuf; + struct submit_ctx sctx; + + if (RTW_CANNOT_RUN(padapter)) { + rtw_free_xmitbuf(&padapter->xmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(&padapter->xmitpriv, pmgntframe); + return ret; + } + + rtw_sctx_init(&sctx, timeout_ms); + pxmitbuf->sctx = &sctx; + + ret = rtw_hal_mgnt_xmit(padapter, pmgntframe); + + if (ret == _SUCCESS +#ifdef CONFIG_RTW_MGMT_QUEUE + || ret == RTW_QUEUE_MGMT +#endif + ) + ret = rtw_sctx_wait(&sctx, __func__); + + _enter_critical(&pxmitpriv->lock_sctx, &irqL); + pxmitbuf->sctx = NULL; + _exit_critical(&pxmitpriv->lock_sctx, &irqL); + + return ret; +} + +s32 dump_mgntframe_and_wait_ack_timeout(_adapter *padapter, struct xmit_frame *pmgntframe, int timeout_ms) +{ +#ifdef CONFIG_XMIT_ACK + static u8 seq_no = 0; + s32 ret = _FAIL; + struct xmit_priv *pxmitpriv = &(GET_PRIMARY_ADAPTER(padapter))->xmitpriv; + + if (RTW_CANNOT_RUN(padapter)) { + rtw_free_xmitbuf(&padapter->xmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(&padapter->xmitpriv, pmgntframe); + return -1; + } + + _enter_critical_mutex(&pxmitpriv->ack_tx_mutex, NULL); + pxmitpriv->ack_tx = _TRUE; + pxmitpriv->seq_no = seq_no++; + pmgntframe->ack_report = 1; + rtw_sctx_init(&(pxmitpriv->ack_tx_ops), timeout_ms); + + ret = rtw_hal_mgnt_xmit(padapter, pmgntframe); + + if (ret == _SUCCESS +#ifdef CONFIG_RTW_MGMT_QUEUE + || ret == RTW_QUEUE_MGMT +#endif + ) + ret = rtw_sctx_wait(&(pxmitpriv->ack_tx_ops), __func__); + + pxmitpriv->ack_tx = _FALSE; + _exit_critical_mutex(&pxmitpriv->ack_tx_mutex, NULL); + + return ret; +#else /* !CONFIG_XMIT_ACK */ + dump_mgntframe(padapter, pmgntframe); + rtw_msleep_os(50); + return _SUCCESS; +#endif /* !CONFIG_XMIT_ACK */ +} + +s32 dump_mgntframe_and_wait_ack(_adapter *padapter, struct xmit_frame *pmgntframe) +{ + /* In this case, use 500 ms as the default wait_ack timeout */ + return dump_mgntframe_and_wait_ack_timeout(padapter, pmgntframe, 500); +} + + +int update_hidden_ssid(u8 *ies, u32 ies_len, u8 hidden_ssid_mode) +{ + u8 *ssid_ie; + sint ssid_len_ori; + int len_diff = 0; + + ssid_ie = rtw_get_ie(ies, WLAN_EID_SSID, &ssid_len_ori, ies_len); + + /* RTW_INFO("%s hidden_ssid_mode:%u, ssid_ie:%p, ssid_len_ori:%d\n", __FUNCTION__, hidden_ssid_mode, ssid_ie, ssid_len_ori); */ + + if (ssid_ie && ssid_len_ori > 0) { + switch (hidden_ssid_mode) { + case 1: { + u8 *next_ie = ssid_ie + 2 + ssid_len_ori; + u32 remain_len = 0; + + remain_len = ies_len - (next_ie - ies); + + ssid_ie[1] = 0; + _rtw_memcpy(ssid_ie + 2, next_ie, remain_len); + len_diff -= ssid_len_ori; + + break; + } + case 2: + _rtw_memset(&ssid_ie[2], 0, ssid_len_ori); + break; + default: + break; + } + } + + return len_diff; +} + +#ifdef CONFIG_AP_MODE +void issue_beacon(_adapter *padapter, int timeout_ms) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned int rate_len; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + _irqL irqL; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); +#endif /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + + + /* RTW_INFO("%s\n", __FUNCTION__); */ + +#ifdef CONFIG_BCN_ICF + pmgntframe = rtw_alloc_bcnxmitframe(pxmitpriv); + if (pmgntframe == NULL) +#else + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) +#endif + { + RTW_INFO("%s, alloc mgnt frame fail\n", __FUNCTION__); + return; + } +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + _enter_critical_bh(&pmlmepriv->bcn_update_lock, &irqL); +#endif /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->qsel = QSLT_BEACON; + +#if defined(CONFIG_CONCURRENT_MODE) && (!defined(CONFIG_SWTIMER_BASED_TXBCN)) + if (padapter->hw_port == HW_PORT1) + pattrib->mbssid = 1; +#endif +#ifdef CONFIG_FW_HANDLE_TXBCN + if (padapter->vap_id != CONFIG_LIMITED_AP_NUM) + pattrib->mbssid = padapter->vap_id; +#endif + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(cur_network), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0/*pmlmeext->mgnt_seq*/); + /* pmlmeext->mgnt_seq++; */ + set_frame_sub_type(pframe, WIFI_BEACON); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { + /* RTW_INFO("ie len=%d\n", cur_network->IELength); */ +#ifdef CONFIG_P2P + /* for P2P : Primary Device Type & Device Name */ + u32 wpsielen = 0, insert_len = 0; + u8 *wpsie = NULL; + wpsie = rtw_get_wps_ie(cur_network->IEs + _FIXED_IE_LENGTH_, cur_network->IELength - _FIXED_IE_LENGTH_, NULL, &wpsielen); + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO) && wpsie && wpsielen > 0) { + uint wps_offset, remainder_ielen; + u8 *premainder_ie, *pframe_wscie; + + wps_offset = (uint)(wpsie - cur_network->IEs); + + premainder_ie = wpsie + wpsielen; + + remainder_ielen = cur_network->IELength - wps_offset - wpsielen; + +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(padapter)->p2p_enabled && pwdinfo->driver_interface == DRIVER_CFG80211) { + if (pmlmepriv->wps_beacon_ie && pmlmepriv->wps_beacon_ie_len > 0) { + _rtw_memcpy(pframe, cur_network->IEs, wps_offset); + pframe += wps_offset; + pattrib->pktlen += wps_offset; + + _rtw_memcpy(pframe, pmlmepriv->wps_beacon_ie, pmlmepriv->wps_beacon_ie_len); + pframe += pmlmepriv->wps_beacon_ie_len; + pattrib->pktlen += pmlmepriv->wps_beacon_ie_len; + + /* copy remainder_ie to pframe */ + _rtw_memcpy(pframe, premainder_ie, remainder_ielen); + pframe += remainder_ielen; + pattrib->pktlen += remainder_ielen; + } else { + _rtw_memcpy(pframe, cur_network->IEs, cur_network->IELength); + pframe += cur_network->IELength; + pattrib->pktlen += cur_network->IELength; + } + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + pframe_wscie = pframe + wps_offset; + _rtw_memcpy(pframe, cur_network->IEs, wps_offset + wpsielen); + pframe += (wps_offset + wpsielen); + pattrib->pktlen += (wps_offset + wpsielen); + + /* now pframe is end of wsc ie, insert Primary Device Type & Device Name */ + /* Primary Device Type */ + /* Type: */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(WPS_ATTR_PRIMARY_DEV_TYPE); + insert_len += 2; + + /* Length: */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(0x0008); + insert_len += 2; + + /* Value: */ + /* Category ID */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + insert_len += 2; + + /* OUI */ + *(u32 *)(pframe + insert_len) = cpu_to_be32(WPSOUI); + insert_len += 4; + + /* Sub Category ID */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + insert_len += 2; + + + /* Device Name */ + /* Type: */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + insert_len += 2; + + /* Length: */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(pwdinfo->device_name_len); + insert_len += 2; + + /* Value: */ + _rtw_memcpy(pframe + insert_len, pwdinfo->device_name, pwdinfo->device_name_len); + insert_len += pwdinfo->device_name_len; + + + /* update wsc ie length */ + *(pframe_wscie + 1) = (wpsielen - 2) + insert_len; + + /* pframe move to end */ + pframe += insert_len; + pattrib->pktlen += insert_len; + + /* copy remainder_ie to pframe */ + _rtw_memcpy(pframe, premainder_ie, remainder_ielen); + pframe += remainder_ielen; + pattrib->pktlen += remainder_ielen; + } + } else +#endif /* CONFIG_P2P */ + { + int len_diff; + _rtw_memcpy(pframe, cur_network->IEs, cur_network->IELength); + len_diff = update_hidden_ssid( + pframe + _BEACON_IE_OFFSET_ + , cur_network->IELength - _BEACON_IE_OFFSET_ + , pmlmeinfo->hidden_ssid_mode + ); + pframe += (cur_network->IELength + len_diff); + pattrib->pktlen += (cur_network->IELength + len_diff); + } + + { + u8 *wps_ie; + uint wps_ielen; + u8 sr = 0; + wps_ie = rtw_get_wps_ie(pmgntframe->buf_addr + TXDESC_OFFSET + sizeof(struct rtw_ieee80211_hdr_3addr) + _BEACON_IE_OFFSET_, + pattrib->pktlen - sizeof(struct rtw_ieee80211_hdr_3addr) - _BEACON_IE_OFFSET_, NULL, &wps_ielen); + if (wps_ie && wps_ielen > 0) + rtw_get_wps_attr_content(wps_ie, wps_ielen, WPS_ATTR_SELECTED_REGISTRAR, (u8 *)(&sr), NULL); + if (sr != 0) + set_fwstate(pmlmepriv, WIFI_UNDER_WPS); + else + _clr_fwstate_(pmlmepriv, WIFI_UNDER_WPS); + } + +#ifdef CONFIG_P2P + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + u32 len; +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(padapter)->p2p_enabled && pwdinfo->driver_interface == DRIVER_CFG80211) { + len = pmlmepriv->p2p_beacon_ie_len; + if (pmlmepriv->p2p_beacon_ie && len > 0) + _rtw_memcpy(pframe, pmlmepriv->p2p_beacon_ie, len); + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + len = build_beacon_p2p_ie(pwdinfo, pframe); + } + + pframe += len; + pattrib->pktlen += len; + +#ifdef CONFIG_MCC_MODE + pframe = rtw_hal_mcc_append_go_p2p_ie(padapter, pframe, &pattrib->pktlen); +#endif /* CONFIG_MCC_MODE*/ + +#ifdef CONFIG_WFD + len = rtw_append_beacon_wfd_ie(padapter, pframe); + pframe += len; + pattrib->pktlen += len; +#endif + } +#endif /* CONFIG_P2P */ +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_append_ie(padapter, pframe, &pattrib->pktlen); +#endif +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + pattrib->pktlen += rtw_build_vendor_ie(padapter , &pframe , WIFI_BEACON_VENDOR_IE_BIT); +#endif + +#ifdef CONFIG_RTL8812A + pframe = rtw_hal_set_8812a_vendor_ie(padapter, pframe, &pattrib->pktlen ); +#endif/*CONFIG_RTL8812A*/ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (padapter->tbtx_capability == _TRUE) + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, 8, REALTEK_TBTX_IE, &pattrib->pktlen); +#endif + + goto _issue_bcn; + + } + + /* below for ad-hoc mode */ + + /* timestamp will be inserted by hardware */ + pframe += 8; + pattrib->pktlen += 8; + + /* beacon interval: 2 bytes */ + + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_beacon_interval_from_ie(cur_network->IEs)), 2); + + pframe += 2; + pattrib->pktlen += 2; + + /* capability info: 2 bytes */ + + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_capability_from_ie(cur_network->IEs)), 2); + + pframe += 2; + pattrib->pktlen += 2; + + /* SSID */ + pframe = rtw_set_ie(pframe, _SSID_IE_, cur_network->Ssid.SsidLength, cur_network->Ssid.Ssid, &pattrib->pktlen); + + /* supported rates... */ + rate_len = rtw_get_rateset_len(cur_network->SupportedRates); + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, ((rate_len > 8) ? 8 : rate_len), cur_network->SupportedRates, &pattrib->pktlen); + + /* DS parameter set */ + pframe = rtw_set_ie(pframe, _DSSET_IE_, 1, (unsigned char *)&(cur_network->Configuration.DSConfig), &pattrib->pktlen); + + /* if( (pmlmeinfo->state&0x03) == WIFI_FW_ADHOC_STATE) */ + { + u8 erpinfo = 0; + u32 ATIMWindow; + /* IBSS Parameter Set... */ + /* ATIMWindow = cur->Configuration.ATIMWindow; */ + ATIMWindow = 0; + pframe = rtw_set_ie(pframe, _IBSS_PARA_IE_, 2, (unsigned char *)(&ATIMWindow), &pattrib->pktlen); + + /* ERP IE */ + pframe = rtw_set_ie(pframe, _ERPINFO_IE_, 1, &erpinfo, &pattrib->pktlen); + } + + + /* EXTERNDED SUPPORTED RATE */ + if (rate_len > 8) + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_, (rate_len - 8), (cur_network->SupportedRates + 8), &pattrib->pktlen); + + + /* todo:HT for adhoc */ + +_issue_bcn: + +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + pmlmepriv->update_bcn = _FALSE; + + _exit_critical_bh(&pmlmepriv->bcn_update_lock, &irqL); +#endif /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + + if ((pattrib->pktlen + TXDESC_SIZE) > MAX_BEACON_LEN) { + RTW_ERR("beacon frame too large ,len(%d,%d)\n", + (pattrib->pktlen + TXDESC_SIZE), MAX_BEACON_LEN); + rtw_warn_on(1); + return; + } + + pattrib->last_txcmdsz = pattrib->pktlen; + + /* RTW_INFO("issue bcn_sz=%d\n", pattrib->last_txcmdsz); */ + if (timeout_ms > 0) + dump_mgntframe_and_wait(padapter, pmgntframe, timeout_ms); + else + dump_mgntframe(padapter, pmgntframe); + +} +#endif /* CONFIG_AP_MODE */ + +void issue_probersp(_adapter *padapter, unsigned char *da, u8 is_valid_p2p_probereq) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned char *mac, *bssid; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + u8 *pwps_ie; + uint wps_ielen; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; +#endif /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + unsigned int rate_len; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + if (da == NULL) + return; + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + RTW_INFO("%s, alloc mgnt frame fail\n", __FUNCTION__); + return; + } + + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + mac = adapter_mac_addr(padapter); + bssid = cur_network->MacAddress; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, mac, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, bssid, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(fctrl, WIFI_PROBERSP); + + pattrib->hdrlen = sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = pattrib->hdrlen; + pframe += pattrib->hdrlen; + + + if (cur_network->IELength > MAX_IE_SZ) + return; + +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + if ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) { + pwps_ie = rtw_get_wps_ie(cur_network->IEs + _FIXED_IE_LENGTH_, cur_network->IELength - _FIXED_IE_LENGTH_, NULL, &wps_ielen); + + /* inerset & update wps_probe_resp_ie */ + if ((pmlmepriv->wps_probe_resp_ie != NULL) && pwps_ie && (wps_ielen > 0)) { + uint wps_offset, remainder_ielen; + u8 *premainder_ie; + + wps_offset = (uint)(pwps_ie - cur_network->IEs); + + premainder_ie = pwps_ie + wps_ielen; + + remainder_ielen = cur_network->IELength - wps_offset - wps_ielen; + + _rtw_memcpy(pframe, cur_network->IEs, wps_offset); + pframe += wps_offset; + pattrib->pktlen += wps_offset; + + wps_ielen = (uint)pmlmepriv->wps_probe_resp_ie[1];/* to get ie data len */ + if ((wps_offset + wps_ielen + 2) <= MAX_IE_SZ) { + _rtw_memcpy(pframe, pmlmepriv->wps_probe_resp_ie, wps_ielen + 2); + pframe += wps_ielen + 2; + pattrib->pktlen += wps_ielen + 2; + } + + if ((wps_offset + wps_ielen + 2 + remainder_ielen) <= MAX_IE_SZ) { + _rtw_memcpy(pframe, premainder_ie, remainder_ielen); + pframe += remainder_ielen; + pattrib->pktlen += remainder_ielen; + } + } else { + _rtw_memcpy(pframe, cur_network->IEs, cur_network->IELength); + pframe += cur_network->IELength; + pattrib->pktlen += cur_network->IELength; + } + + /* retrieve SSID IE from cur_network->Ssid */ + { + u8 *ssid_ie; + sint ssid_ielen; + sint ssid_ielen_diff; + u8 buf[MAX_IE_SZ]; + u8 *ies = pmgntframe->buf_addr + TXDESC_OFFSET + sizeof(struct rtw_ieee80211_hdr_3addr); + + ssid_ie = rtw_get_ie(ies + _FIXED_IE_LENGTH_, _SSID_IE_, &ssid_ielen, + (pframe - ies) - _FIXED_IE_LENGTH_); + + ssid_ielen_diff = cur_network->Ssid.SsidLength - ssid_ielen; + + if (ssid_ie && cur_network->Ssid.SsidLength) { + uint remainder_ielen; + u8 *remainder_ie; + remainder_ie = ssid_ie + 2; + remainder_ielen = (pframe - remainder_ie); + + if (remainder_ielen > MAX_IE_SZ) { + RTW_WARN(FUNC_ADPT_FMT" remainder_ielen > MAX_IE_SZ\n", FUNC_ADPT_ARG(padapter)); + remainder_ielen = MAX_IE_SZ; + } + + _rtw_memcpy(buf, remainder_ie, remainder_ielen); + _rtw_memcpy(remainder_ie + ssid_ielen_diff, buf, remainder_ielen); + *(ssid_ie + 1) = cur_network->Ssid.SsidLength; + _rtw_memcpy(ssid_ie + 2, cur_network->Ssid.Ssid, cur_network->Ssid.SsidLength); + + pframe += ssid_ielen_diff; + pattrib->pktlen += ssid_ielen_diff; + } + } +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_append_ie(padapter, pframe, &pattrib->pktlen); +#endif +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + pattrib->pktlen += rtw_build_vendor_ie(padapter , &pframe , WIFI_PROBERESP_VENDOR_IE_BIT); +#endif + } else +#endif + { + + /* timestamp will be inserted by hardware */ + pframe += 8; + pattrib->pktlen += 8; + + /* beacon interval: 2 bytes */ + + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_beacon_interval_from_ie(cur_network->IEs)), 2); + + pframe += 2; + pattrib->pktlen += 2; + + /* capability info: 2 bytes */ + + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_capability_from_ie(cur_network->IEs)), 2); + + pframe += 2; + pattrib->pktlen += 2; + + /* below for ad-hoc mode */ + + /* SSID */ + pframe = rtw_set_ie(pframe, _SSID_IE_, cur_network->Ssid.SsidLength, cur_network->Ssid.Ssid, &pattrib->pktlen); + + /* supported rates... */ + rate_len = rtw_get_rateset_len(cur_network->SupportedRates); + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, ((rate_len > 8) ? 8 : rate_len), cur_network->SupportedRates, &pattrib->pktlen); + + /* DS parameter set */ + pframe = rtw_set_ie(pframe, _DSSET_IE_, 1, (unsigned char *)&(cur_network->Configuration.DSConfig), &pattrib->pktlen); + + if ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE) { + u8 erpinfo = 0; + u32 ATIMWindow; + /* IBSS Parameter Set... */ + /* ATIMWindow = cur->Configuration.ATIMWindow; */ + ATIMWindow = 0; + pframe = rtw_set_ie(pframe, _IBSS_PARA_IE_, 2, (unsigned char *)(&ATIMWindow), &pattrib->pktlen); + + /* ERP IE */ + pframe = rtw_set_ie(pframe, _ERPINFO_IE_, 1, &erpinfo, &pattrib->pktlen); + } + + + /* EXTERNDED SUPPORTED RATE */ + if (rate_len > 8) + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_, (rate_len - 8), (cur_network->SupportedRates + 8), &pattrib->pktlen); + + + /* todo:HT for adhoc */ + + } + +#ifdef CONFIG_P2P + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO) + /* IOT issue, When wifi_spec is not set, send probe_resp with P2P IE even if probe_req has no P2P IE */ + && (is_valid_p2p_probereq || !padapter->registrypriv.wifi_spec)) { + u32 len; +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(padapter)->p2p_enabled && pwdinfo->driver_interface == DRIVER_CFG80211) { + /* if pwdinfo->role == P2P_ROLE_DEVICE will call issue_probersp_p2p() */ + len = pmlmepriv->p2p_go_probe_resp_ie_len; + if (pmlmepriv->p2p_go_probe_resp_ie && len > 0) + _rtw_memcpy(pframe, pmlmepriv->p2p_go_probe_resp_ie, len); + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + len = build_probe_resp_p2p_ie(pwdinfo, pframe); + } + + pframe += len; + pattrib->pktlen += len; + +#ifdef CONFIG_MCC_MODE + pframe = rtw_hal_mcc_append_go_p2p_ie(padapter, pframe, &pattrib->pktlen); +#endif /* CONFIG_MCC_MODE*/ + +#ifdef CONFIG_WFD + len = rtw_append_probe_resp_wfd_ie(padapter, pframe); + pframe += len; + pattrib->pktlen += len; +#endif + } +#endif /* CONFIG_P2P */ + + +#ifdef CONFIG_AUTO_AP_MODE + { + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + + RTW_INFO("(%s)\n", __FUNCTION__); + + /* check rc station */ + psta = rtw_get_stainfo(pstapriv, da); + if (psta && psta->isrc && psta->pid > 0) { + u8 RC_OUI[4] = {0x00, 0xE0, 0x4C, 0x0A}; + u8 RC_INFO[14] = {0}; + /* EID[1] + EID_LEN[1] + RC_OUI[4] + MAC[6] + PairingID[2] + ChannelNum[2] */ + u16 cu_ch = (u16)cur_network->Configuration.DSConfig; + + RTW_INFO("%s, reply rc(pid=0x%x) device "MAC_FMT" in ch=%d\n", __FUNCTION__, + psta->pid, MAC_ARG(psta->cmn.mac_addr), cu_ch); + + /* append vendor specific ie */ + _rtw_memcpy(RC_INFO, RC_OUI, sizeof(RC_OUI)); + _rtw_memcpy(&RC_INFO[4], mac, ETH_ALEN); + _rtw_memcpy(&RC_INFO[10], (u8 *)&psta->pid, 2); + _rtw_memcpy(&RC_INFO[12], (u8 *)&cu_ch, 2); + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, sizeof(RC_INFO), RC_INFO, &pattrib->pktlen); + } + } +#endif /* CONFIG_AUTO_AP_MODE */ + +#ifdef CONFIG_RTL8812A + pframe = rtw_hal_set_8812a_vendor_ie(padapter, pframe, &pattrib->pktlen); +#endif/*CONFIG_RTL8812A*/ + + pattrib->last_txcmdsz = pattrib->pktlen; + + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + +int _issue_probereq(_adapter *padapter, const NDIS_802_11_SSID *pssid, const u8 *da, u8 ch, bool append_wps, int wait_ack) +{ + int ret = _FAIL; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned char *mac; + unsigned char bssrate[NumRates]; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + int bssrate_len = 0; + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); +#endif + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + if ((pwdev_priv->pno_mac_addr[0] != 0xFF) + && (check_fwstate(&padapter->mlmepriv, WIFI_STATION_STATE) == _TRUE) + && (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _FALSE)) + mac = pwdev_priv->pno_mac_addr; + else +#endif + mac = adapter_mac_addr(padapter); + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + if (da) { + /* unicast probe request frame */ + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, da, ETH_ALEN); + } else { + /* broadcast probe request frame */ + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, bc_addr, ETH_ALEN); + } + + _rtw_memcpy(pwlanhdr->addr2, mac, ETH_ALEN); + +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + if ((pwdev_priv->pno_mac_addr[0] != 0xFF) + && (check_fwstate(&padapter->mlmepriv, WIFI_STATION_STATE) == _TRUE) + && (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _FALSE)) { +#ifdef CONFIG_RTW_DEBUG + RTW_DBG("%s pno_scan_seq_num: %d\n", __func__, + pwdev_priv->pno_scan_seq_num); +#endif + SetSeqNum(pwlanhdr, pwdev_priv->pno_scan_seq_num); + pattrib->seqnum = pwdev_priv->pno_scan_seq_num; + pattrib->qos_en = 1; + pwdev_priv->pno_scan_seq_num++; + } else +#endif + { + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + } + set_frame_sub_type(pframe, WIFI_PROBEREQ); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + if (pssid && !MLME_IS_MESH(padapter)) + pframe = rtw_set_ie(pframe, _SSID_IE_, pssid->SsidLength, pssid->Ssid, &(pattrib->pktlen)); + else + pframe = rtw_set_ie(pframe, _SSID_IE_, 0, NULL, &(pattrib->pktlen)); + + get_rate_set(padapter, bssrate, &bssrate_len); + + if (bssrate_len > 8) { + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_ , 8, bssrate, &(pattrib->pktlen)); + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_ , (bssrate_len - 8), (bssrate + 8), &(pattrib->pktlen)); + } else + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_ , bssrate_len , bssrate, &(pattrib->pktlen)); + + if (ch) + pframe = rtw_set_ie(pframe, _DSSET_IE_, 1, &ch, &pattrib->pktlen); + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + if (pssid) + pframe = rtw_set_ie_mesh_id(pframe, &pattrib->pktlen, pssid->Ssid, pssid->SsidLength); + else + pframe = rtw_set_ie_mesh_id(pframe, &pattrib->pktlen, NULL, 0); + } +#endif + + if (append_wps) { + /* add wps_ie for wps2.0 */ + if (pmlmepriv->wps_probe_req_ie_len > 0 && pmlmepriv->wps_probe_req_ie) { + _rtw_memcpy(pframe, pmlmepriv->wps_probe_req_ie, pmlmepriv->wps_probe_req_ie_len); + pframe += pmlmepriv->wps_probe_req_ie_len; + pattrib->pktlen += pmlmepriv->wps_probe_req_ie_len; + /* pmlmepriv->wps_probe_req_ie_len = 0 ; */ /* reset to zero */ + } + } +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + pattrib->pktlen += rtw_build_vendor_ie(padapter , &pframe , WIFI_PROBEREQ_VENDOR_IE_BIT); +#endif + +#ifdef CONFIG_RTL8812A + pframe = rtw_hal_set_8812a_vendor_ie(padapter, pframe, &pattrib->pktlen ); +#endif/*CONFIG_RTL8812A*/ + + +#ifdef CONFIG_RTW_MBO + rtw_mbo_build_probe_req_ies( padapter, &pframe, pattrib); +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + return ret; +} + +inline void issue_probereq(_adapter *padapter, const NDIS_802_11_SSID *pssid, const u8 *da) +{ + _issue_probereq(padapter, pssid, da, 0, 1, _FALSE); +} + +/* + * wait_ms == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + * wait_ms > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + * try_cnt means the maximal TX count to try + */ +int issue_probereq_ex(_adapter *padapter, const NDIS_802_11_SSID *pssid, const u8 *da, u8 ch, bool append_wps, + int try_cnt, int wait_ms) +{ + int ret = _FAIL; + int i = 0; + systime start = rtw_get_current_time(); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + do { + ret = _issue_probereq(padapter, pssid, da, ch, append_wps, wait_ms > 0 ? _TRUE : _FALSE); + + i++; + + if (RTW_CANNOT_RUN(padapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && ((ret == _FAIL) || (wait_ms == 0))); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + goto exit; +#endif + } + + if (try_cnt && wait_ms) { + if (da) + RTW_INFO(FUNC_ADPT_FMT" to "MAC_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), MAC_ARG(da), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + else + RTW_INFO(FUNC_ADPT_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } +exit: + return ret; +} + +/* if psta == NULL, indiate we are station(client) now... */ +void issue_auth(_adapter *padapter, struct sta_info *psta, unsigned short status) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned int val32; + unsigned short val16; + int use_shared_key = 0; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_AUTH); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + + if (psta) { /* for AP mode */ +#ifdef CONFIG_NATIVEAP_MLME + + _rtw_memcpy(pwlanhdr->addr1, psta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(padapter), ETH_ALEN); + + + /* setting auth algo number */ + val16 = (u16)psta->authalg; + + if (status != _STATS_SUCCESSFUL_) + val16 = 0; + + if (val16) { + val16 = cpu_to_le16(val16); + use_shared_key = 1; + } + + pframe = rtw_set_fixed_ie(pframe, _AUTH_ALGM_NUM_, (unsigned char *)&val16, &(pattrib->pktlen)); + + /* setting auth seq number */ + val16 = (u16)psta->auth_seq; + val16 = cpu_to_le16(val16); + pframe = rtw_set_fixed_ie(pframe, _AUTH_SEQ_NUM_, (unsigned char *)&val16, &(pattrib->pktlen)); + + /* setting status code... */ + val16 = status; + val16 = cpu_to_le16(val16); + pframe = rtw_set_fixed_ie(pframe, _STATUS_CODE_, (unsigned char *)&val16, &(pattrib->pktlen)); + + /* added challenging text... */ + if ((psta->auth_seq == 2) && (psta->state & WIFI_FW_AUTH_STATE) && (use_shared_key == 1)) + pframe = rtw_set_ie(pframe, _CHLGETXT_IE_, 128, psta->chg_txt, &(pattrib->pktlen)); +#endif + } else { + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam(padapter)) { + /* 2: 802.11R FTAA */ + val16 = cpu_to_le16(2); + } else +#endif + { + /* setting auth algo number */ + val16 = (pmlmeinfo->auth_algo == dot11AuthAlgrthm_Shared) ? 1 : 0; /* 0:OPEN System, 1:Shared key */ + if (val16) { + val16 = cpu_to_le16(val16); + use_shared_key = 1; + } + } + + /* RTW_INFO("%s auth_algo= %s auth_seq=%d\n",__FUNCTION__,(pmlmeinfo->auth_algo==0)?"OPEN":"SHARED",pmlmeinfo->auth_seq); */ + + /* setting IV for auth seq #3 */ + if ((pmlmeinfo->auth_seq == 3) && (pmlmeinfo->state & WIFI_FW_AUTH_STATE) && (use_shared_key == 1)) { + /* RTW_INFO("==> iv(%d),key_index(%d)\n",pmlmeinfo->iv,pmlmeinfo->key_index); */ + val32 = ((pmlmeinfo->iv++) | (pmlmeinfo->key_index << 30)); + val32 = cpu_to_le32(val32); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *)&val32, &(pattrib->pktlen)); + + pattrib->iv_len = 4; + } + + pframe = rtw_set_fixed_ie(pframe, _AUTH_ALGM_NUM_, (unsigned char *)&val16, &(pattrib->pktlen)); + + /* setting auth seq number */ + val16 = pmlmeinfo->auth_seq; + val16 = cpu_to_le16(val16); + pframe = rtw_set_fixed_ie(pframe, _AUTH_SEQ_NUM_, (unsigned char *)&val16, &(pattrib->pktlen)); + + + /* setting status code... */ + val16 = status; + val16 = cpu_to_le16(val16); + pframe = rtw_set_fixed_ie(pframe, _STATUS_CODE_, (unsigned char *)&val16, &(pattrib->pktlen)); + +#ifdef CONFIG_RTW_80211R + rtw_ft_build_auth_req_ies(padapter, pattrib, &pframe); +#endif + + /* then checking to see if sending challenging text... */ + if ((pmlmeinfo->auth_seq == 3) && (pmlmeinfo->state & WIFI_FW_AUTH_STATE) && (use_shared_key == 1)) { + pframe = rtw_set_ie(pframe, _CHLGETXT_IE_, 128, pmlmeinfo->chg_txt, &(pattrib->pktlen)); + + SetPrivacy(fctrl); + + pattrib->hdrlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pattrib->encrypt = _WEP40_; + + pattrib->icv_len = 4; + + pattrib->pktlen += pattrib->icv_len; + + } + + } + + pattrib->last_txcmdsz = pattrib->pktlen; + + rtw_wep_encrypt(padapter, (u8 *)pmgntframe); + RTW_INFO("%s\n", __FUNCTION__); + dump_mgntframe(padapter, pmgntframe); + + return; +} + + +void issue_asocrsp(_adapter *padapter, unsigned short status, struct sta_info *pstat, int pkt_type) +{ +#ifdef CONFIG_AP_MODE + struct xmit_frame *pmgntframe; + struct rtw_ieee80211_hdr *pwlanhdr; + struct pkt_attrib *pattrib; + unsigned char *pbuf, *pframe; + unsigned short val, ie_status; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = &(pmlmeinfo->network); + u8 *ie = pnetwork->IEs, cap[5], i; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + +#endif /* CONFIG_P2P */ + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return; + + RTW_INFO("%s\n", __FUNCTION__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy((void *)GetAddr1Ptr(pwlanhdr), pstat->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy((void *)get_addr2_ptr(pwlanhdr), adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy((void *)GetAddr3Ptr(pwlanhdr), get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + if ((pkt_type == WIFI_ASSOCRSP) || (pkt_type == WIFI_REASSOCRSP)) + set_frame_sub_type(pwlanhdr, pkt_type); + else + return; + + pattrib->hdrlen = sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen += pattrib->hdrlen; + pframe += pattrib->hdrlen; + + /* capability */ + val = *(unsigned short *)rtw_get_capability_from_ie(ie); +#ifdef CONFIG_RTW_80211K + val |= cap_RM; +#endif + pframe = rtw_set_fixed_ie(pframe, _CAPABILITY_ , (unsigned char *)&val, &(pattrib->pktlen)); + + ie_status = cpu_to_le16(status); + pframe = rtw_set_fixed_ie(pframe , _STATUS_CODE_ , (unsigned char *)&ie_status, &(pattrib->pktlen)); + + val = cpu_to_le16(pstat->cmn.aid | BIT(14) | BIT(15)); + pframe = rtw_set_fixed_ie(pframe, _ASOC_ID_ , (unsigned char *)&val, &(pattrib->pktlen)); + + if (pstat->bssratelen <= 8) + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, pstat->bssratelen, pstat->bssrateset, &(pattrib->pktlen)); + else { + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, 8, pstat->bssrateset, &(pattrib->pktlen)); + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_, (pstat->bssratelen - 8), pstat->bssrateset + 8, &(pattrib->pktlen)); + } + +#ifdef CONFIG_IEEE80211W + if (status == _STATS_REFUSED_TEMPORARILY_) { + u8 timeout_itvl[5]; + u32 timeout_interval = 3000; + /* Association Comeback time */ + timeout_itvl[0] = 0x03; + timeout_interval = cpu_to_le32(timeout_interval); + _rtw_memcpy(timeout_itvl + 1, &timeout_interval, 4); + pframe = rtw_set_ie(pframe, _TIMEOUT_ITVL_IE_, 5, timeout_itvl, &(pattrib->pktlen)); + } +#endif /* CONFIG_IEEE80211W */ + +#ifdef CONFIG_80211N_HT + if ((pstat->flags & WLAN_STA_HT) && (pmlmepriv->htpriv.ht_option)) { + uint ie_len = 0; + + /* FILL HT CAP INFO IE */ + /* p = hostapd_eid_ht_capabilities_info(hapd, p); */ + pbuf = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _HT_CAPABILITY_IE_, &ie_len, (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (pbuf && ie_len > 0) { + _rtw_memcpy(pframe, pbuf, ie_len + 2); + pframe += (ie_len + 2); + pattrib->pktlen += (ie_len + 2); + } + + /* FILL HT ADD INFO IE */ + /* p = hostapd_eid_ht_operation(hapd, p); */ + pbuf = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _HT_ADD_INFO_IE_, &ie_len, (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (pbuf && ie_len > 0) { + _rtw_memcpy(pframe, pbuf, ie_len + 2); + pframe += (ie_len + 2); + pattrib->pktlen += (ie_len + 2); + } + + } +#endif + + /*adding EXT_CAPAB_IE */ + if (pmlmepriv->ext_capab_ie_len > 0) { + uint ie_len = 0; + + pbuf = rtw_get_ie(ie + _BEACON_IE_OFFSET_, _EXT_CAP_IE_, &ie_len, (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (pbuf && ie_len > 0) { + _rtw_memcpy(pframe, pbuf, ie_len + 2); + pframe += (ie_len + 2); + pattrib->pktlen += (ie_len + 2); + } + } + +#ifdef CONFIG_80211AC_VHT + if ((pstat->flags & WLAN_STA_VHT) && (pmlmepriv->vhtpriv.vht_option) + && (pstat->wpa_pairwise_cipher != WPA_CIPHER_TKIP) + && (pstat->wpa2_pairwise_cipher != WPA_CIPHER_TKIP)) { + u32 ie_len = 0; + + /* FILL VHT CAP IE */ + pbuf = rtw_get_ie(ie + _BEACON_IE_OFFSET_, EID_VHTCapability, &ie_len, (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (pbuf && ie_len > 0) { + _rtw_memcpy(pframe, pbuf, ie_len + 2); + pframe += (ie_len + 2); + pattrib->pktlen += (ie_len + 2); + } + + /* FILL VHT OPERATION IE */ + pbuf = rtw_get_ie(ie + _BEACON_IE_OFFSET_, EID_VHTOperation, &ie_len, (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (pbuf && ie_len > 0) { + _rtw_memcpy(pframe, pbuf, ie_len + 2); + pframe += (ie_len + 2); + pattrib->pktlen += (ie_len + 2); + } + } +#endif /* CONFIG_80211AC_VHT */ + +#ifdef CONFIG_RTW_80211K + /* FILL RM Enabled Capabilities with joint capabilities */ + for (i = 0; i < 5; i++) { + cap[i] = padapter->rmpriv.rm_en_cap_def[i] + & pstat->rm_en_cap[i]; + } + if (pstat->capability & cap_RM) + pframe = rtw_set_ie(pframe, _EID_RRM_EN_CAP_IE_, 5, + (u8 *)cap, &(pattrib->pktlen)); +#endif /* CONFIG_RTW_80211K */ + + /* FILL WMM IE */ + if ((pstat->flags & WLAN_STA_WME) && (pmlmepriv->qospriv.qos_option)) { + uint ie_len = 0; + unsigned char WMM_PARA_IE[] = {0x00, 0x50, 0xf2, 0x02, 0x01, 0x01}; + + for (pbuf = ie + _BEACON_IE_OFFSET_; ; pbuf += (ie_len + 2)) { + pbuf = rtw_get_ie(pbuf, _VENDOR_SPECIFIC_IE_, &ie_len, (pnetwork->IELength - _BEACON_IE_OFFSET_ - (ie_len + 2))); + if (pbuf && _rtw_memcmp(pbuf + 2, WMM_PARA_IE, 6)) { + _rtw_memcpy(pframe, pbuf, ie_len + 2); + pframe += (ie_len + 2); + pattrib->pktlen += (ie_len + 2); + + break; + } + + if ((pbuf == NULL) || (ie_len == 0)) + break; + } + + } + + + if (pmlmeinfo->assoc_AP_vendor == HT_IOT_PEER_REALTEK) + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, 6 , REALTEK_96B_IE, &(pattrib->pktlen)); + + /* add WPS IE ie for wps 2.0 */ + if (pmlmepriv->wps_assoc_resp_ie && pmlmepriv->wps_assoc_resp_ie_len > 0) { + _rtw_memcpy(pframe, pmlmepriv->wps_assoc_resp_ie, pmlmepriv->wps_assoc_resp_ie_len); + + pframe += pmlmepriv->wps_assoc_resp_ie_len; + pattrib->pktlen += pmlmepriv->wps_assoc_resp_ie_len; + } + +#ifdef CONFIG_P2P + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO) && (pstat->is_p2p_device == _TRUE)) { + u32 len; + + if (padapter->wdinfo.driver_interface == DRIVER_CFG80211) { + len = 0; + if (pmlmepriv->p2p_assoc_resp_ie && pmlmepriv->p2p_assoc_resp_ie_len > 0) { + len = pmlmepriv->p2p_assoc_resp_ie_len; + _rtw_memcpy(pframe, pmlmepriv->p2p_assoc_resp_ie, len); + } else if (pmlmepriv->assoc_rsp && pmlmepriv->assoc_rsp_len > 0) { + len = pmlmepriv->assoc_rsp_len; + _rtw_memcpy(pframe, pmlmepriv->assoc_rsp, len); + } + } else + len = build_assoc_resp_p2p_ie(pwdinfo, pframe, pstat->p2p_status_code); + pframe += len; + pattrib->pktlen += len; + } + +#ifdef CONFIG_WFD + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + wfdielen = rtw_append_assoc_resp_wfd_ie(padapter, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; + } +#endif + +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_RTW_MULTI_AP + if (padapter->multi_ap && (pstat->flags & WLAN_STA_MULTI_AP)) + pframe = rtw_set_multi_ap_ie_ext(pframe, &pattrib->pktlen, padapter->multi_ap); +#endif + +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + pattrib->pktlen += rtw_build_vendor_ie(padapter , &pframe , WIFI_ASSOCRESP_VENDOR_IE_BIT); +#endif + +#ifdef CONFIG_RTL8812A + pframe = rtw_hal_set_8812a_vendor_ie(padapter, pframe, &pattrib->pktlen ); +#endif/*CONFIG_RTL8812A*/ + + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (padapter->tbtx_capability == _TRUE) + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, 8, REALTEK_TBTX_IE, &pattrib->pktlen); +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + +#endif +} + +static u32 rtw_append_assoc_req_owe_ie(_adapter *adapter, u8 *pbuf) +{ + struct security_priv *sec = &adapter->securitypriv; + u32 len = 0; + + if (sec == NULL) + goto exit; + + if (sec->owe_ie_len > 0) { + len = sec->owe_ie_len; + _rtw_memcpy(pbuf, sec->owe_ie, len); + } + +exit: + return len; +} + +void _issue_assocreq(_adapter *padapter, u8 is_reassoc) +{ + int ret = _FAIL; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned short val16; + unsigned int i, j, index = 0; + unsigned char bssrate[NumRates], sta_bssrate[NumRates]; + PNDIS_802_11_VARIABLE_IEs pIE; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + int bssrate_len = 0, sta_bssrate_len = 0; + u8 vs_ie_length = 0; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 p2pie[255] = { 0x00 }; + u16 p2pielen = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif +#endif /* CONFIG_P2P */ + +#if CONFIG_DFS + u16 cap; +#endif + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + if (is_reassoc == _TRUE) + set_frame_sub_type(pframe, WIFI_REASSOCREQ); + else + set_frame_sub_type(pframe, WIFI_ASSOCREQ); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* caps */ + +#if CONFIG_DFS + _rtw_memcpy(&cap, rtw_get_capability_from_ie(pmlmeinfo->network.IEs), 2); + cap |= cap_SpecMgmt; +#ifdef CONFIG_RTW_80211K + cap |= cap_RM; +#endif + _rtw_memcpy(pframe, &cap, 2); +#else + _rtw_memcpy(pframe, rtw_get_capability_from_ie(pmlmeinfo->network.IEs), 2); +#endif + + pframe += 2; + pattrib->pktlen += 2; + + /* listen interval */ + /* todo: listen interval for power saving */ + val16 = cpu_to_le16(3); + _rtw_memcpy(pframe , (unsigned char *)&val16, 2); + pframe += 2; + pattrib->pktlen += 2; + + /*Construct Current AP Field for Reassoc-Req only*/ + if (is_reassoc == _TRUE) { + _rtw_memcpy(pframe, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + pframe += ETH_ALEN; + pattrib->pktlen += ETH_ALEN; + } + + /* SSID */ + pframe = rtw_set_ie(pframe, _SSID_IE_, pmlmeinfo->network.Ssid.SsidLength, pmlmeinfo->network.Ssid.Ssid, &(pattrib->pktlen)); + +#if CONFIG_IEEE80211_BAND_5GHZ && CONFIG_DFS + /* Dot H */ + if (pmlmeext->cur_channel > 14) { + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + u8 pow_cap_ele[2] = { 0x00 }; + u8 sup_ch[30 * 2] = {0x00 }, sup_ch_idx = 0, idx_5g = 2; /* For supported channel */ + + pow_cap_ele[0] = 13; /* Minimum transmit power capability */ + pow_cap_ele[1] = 21; /* Maximum transmit power capability */ + pframe = rtw_set_ie(pframe, EID_PowerCap, 2, pow_cap_ele, &(pattrib->pktlen)); + + /* supported channels */ + while (sup_ch_idx < rfctl->max_chan_nums && rfctl->channel_set[sup_ch_idx].ChannelNum != 0) { + if (rfctl->channel_set[sup_ch_idx].ChannelNum <= 14) { + /* TODO: fix 2.4G supported channel when channel doesn't start from 1 and continuous */ + sup_ch[0] = 1; /* First channel number */ + sup_ch[1] = rfctl->channel_set[sup_ch_idx].ChannelNum; /* Number of channel */ + } else { + sup_ch[idx_5g++] = rfctl->channel_set[sup_ch_idx].ChannelNum; + sup_ch[idx_5g++] = 1; + } + sup_ch_idx++; + } + pframe = rtw_set_ie(pframe, EID_SupportedChannels, idx_5g, sup_ch, &(pattrib->pktlen)); + } +#endif /* CONFIG_IEEE80211_BAND_5GHZ && CONFIG_DFS */ + + /* supported rate & extended supported rate */ + +#if 1 /* Check if the AP's supported rates are also supported by STA. */ + get_rate_set(padapter, sta_bssrate, &sta_bssrate_len); + /* RTW_INFO("sta_bssrate_len=%d\n", sta_bssrate_len); */ + + if (pmlmeext->cur_channel == 14) /* for JAPAN, channel 14 can only uses B Mode(CCK) */ + sta_bssrate_len = 4; + + + /* for (i = 0; i < sta_bssrate_len; i++) { */ + /* RTW_INFO("sta_bssrate[%d]=%02X\n", i, sta_bssrate[i]); */ + /* } */ + + for (i = 0; i < NDIS_802_11_LENGTH_RATES_EX; i++) { + if (pmlmeinfo->network.SupportedRates[i] == 0) + break; + RTW_INFO("network.SupportedRates[%d]=%02X\n", i, pmlmeinfo->network.SupportedRates[i]); + } + + + for (i = 0; i < NDIS_802_11_LENGTH_RATES_EX; i++) { + if (pmlmeinfo->network.SupportedRates[i] == 0) + break; + + + /* Check if the AP's supported rates are also supported by STA. */ + for (j = 0; j < sta_bssrate_len; j++) { + /* Avoid the proprietary data rate (22Mbps) of Handlink WSG-4000 AP */ + if ((pmlmeinfo->network.SupportedRates[i] | IEEE80211_BASIC_RATE_MASK) + == (sta_bssrate[j] | IEEE80211_BASIC_RATE_MASK)) { + /* RTW_INFO("match i = %d, j=%d\n", i, j); */ + break; + } else { + /* RTW_INFO("not match: %02X != %02X\n", (pmlmeinfo->network.SupportedRates[i]|IEEE80211_BASIC_RATE_MASK), (sta_bssrate[j]|IEEE80211_BASIC_RATE_MASK)); */ + } + } + + if (j == sta_bssrate_len) { + /* the rate is not supported by STA */ + RTW_INFO("%s(): the rate[%d]=%02X is not supported by STA!\n", __FUNCTION__, i, pmlmeinfo->network.SupportedRates[i]); + } else { + /* the rate is supported by STA */ + bssrate[index++] = pmlmeinfo->network.SupportedRates[i]; + } + } + + bssrate_len = index; + RTW_INFO("bssrate_len = %d\n", bssrate_len); + +#else /* Check if the AP's supported rates are also supported by STA. */ +#if 0 + get_rate_set(padapter, bssrate, &bssrate_len); +#else + for (bssrate_len = 0; bssrate_len < NumRates; bssrate_len++) { + if (pmlmeinfo->network.SupportedRates[bssrate_len] == 0) + break; + + if (pmlmeinfo->network.SupportedRates[bssrate_len] == 0x2C) /* Avoid the proprietary data rate (22Mbps) of Handlink WSG-4000 AP */ + break; + + bssrate[bssrate_len] = pmlmeinfo->network.SupportedRates[bssrate_len]; + } +#endif +#endif /* Check if the AP's supported rates are also supported by STA. */ + + if ((bssrate_len == 0) && (pmlmeinfo->network.SupportedRates[0] != 0)) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; /* don't connect to AP if no joint supported rate */ + } + + + if (bssrate_len > 8) { + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_ , 8, bssrate, &(pattrib->pktlen)); + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_ , (bssrate_len - 8), (bssrate + 8), &(pattrib->pktlen)); + } else if (bssrate_len > 0) + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_ , bssrate_len , bssrate, &(pattrib->pktlen)); + else + RTW_INFO("%s: Connect to AP without 11b and 11g data rate!\n", __FUNCTION__); + +#ifdef CONFIG_RTW_MBO + rtw_mbo_build_assoc_req_ies(padapter, &pframe, pattrib); +#endif +#ifdef CONFIG_RTW_80211R + rtw_ft_build_assoc_req_ies(padapter, is_reassoc, pattrib, &pframe); +#endif +#ifdef CONFIG_RTW_80211K + pframe = rtw_set_ie(pframe, _EID_RRM_EN_CAP_IE_, 5, + (u8 *)padapter->rmpriv.rm_en_cap_def, + &(pattrib->pktlen)); +#endif /* CONFIG_RTW_80211K */ + + /* vendor specific IE, such as WPA, WMM, WPS */ + for (i = sizeof(NDIS_802_11_FIXED_IEs); i < pmlmeinfo->network.IELength;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pmlmeinfo->network.IEs + i); + + switch (pIE->ElementID) { + case _VENDOR_SPECIFIC_IE_: + if ((_rtw_memcmp(pIE->data, RTW_WPA_OUI, 4)) || + (_rtw_memcmp(pIE->data, WMM_OUI, 4)) || + (_rtw_memcmp(pIE->data, WPS_OUI, 4))) { + vs_ie_length = pIE->Length; + if ((!padapter->registrypriv.wifi_spec) && (_rtw_memcmp(pIE->data, WPS_OUI, 4))) { + /* Commented by Kurt 20110629 */ + /* In some older APs, WPS handshake */ + /* would be fail if we append vender extensions informations to AP */ + + vs_ie_length = 14; + } + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, vs_ie_length, pIE->data, &(pattrib->pktlen)); + } + break; + + case EID_WPA2: +#ifdef CONFIG_RTW_80211R + if ((is_reassoc) && (rtw_ft_roam(padapter))) { + rtw_ft_update_rsnie(padapter, _TRUE, pattrib, &pframe); + } else +#endif + { +#ifdef CONFIG_IOCTL_CFG80211 + if (rtw_sec_chk_auth_alg(padapter, WLAN_AUTH_OPEN) && + rtw_sec_chk_auth_type(padapter, MLME_AUTHTYPE_SAE)) { + s32 entry = rtw_cached_pmkid(padapter, pmlmepriv->assoc_bssid); + + rtw_rsn_sync_pmkid(padapter, (u8 *)pIE, (pIE->Length + 2), entry); + } +#endif /* CONFIG_IOCTL_CFG80211 */ + + pframe = rtw_set_ie(pframe, EID_WPA2, pIE->Length, pIE->data, &(pattrib->pktlen)); + /* tmp: update rsn's spp related opt. */ + /*rtw_set_spp_amsdu_mode(padapter->registrypriv.amsdu_mode, pframe - (pIE->Length + 2), pIE->Length +2);*/ + } + break; +#ifdef CONFIG_80211N_HT + case EID_HTCapability: + if (padapter->mlmepriv.htpriv.ht_option == _TRUE) { + if (!(is_ap_in_tkip(padapter))) { + _rtw_memcpy(&(pmlmeinfo->HT_caps), pIE->data, sizeof(struct HT_caps_element)); + + pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info = cpu_to_le16(pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info); + + pframe = rtw_set_ie(pframe, EID_HTCapability, pIE->Length , (u8 *)(&(pmlmeinfo->HT_caps)), &(pattrib->pktlen)); + } + } + break; + + case EID_EXTCapability: + if (padapter->mlmepriv.htpriv.ht_option == _TRUE) + pframe = rtw_set_ie(pframe, EID_EXTCapability, pIE->Length, pIE->data, &(pattrib->pktlen)); + break; +#endif /* CONFIG_80211N_HT */ +#ifdef CONFIG_80211AC_VHT + case EID_VHTCapability: + if (padapter->mlmepriv.vhtpriv.vht_option == _TRUE) + pframe = rtw_set_ie(pframe, EID_VHTCapability, pIE->Length, pIE->data, &(pattrib->pktlen)); + break; + + case EID_OpModeNotification: + if (padapter->mlmepriv.vhtpriv.vht_option == _TRUE) + pframe = rtw_set_ie(pframe, EID_OpModeNotification, pIE->Length, pIE->data, &(pattrib->pktlen)); + break; +#endif /* CONFIG_80211AC_VHT */ + default: + break; + } + + i += (pIE->Length + 2); + } +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (padapter->tbtx_capability == _TRUE) + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, 8 , REALTEK_TBTX_IE, &(pattrib->pktlen)); +#endif + + if (pmlmeinfo->assoc_AP_vendor == HT_IOT_PEER_REALTEK) + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, 6 , REALTEK_96B_IE, &(pattrib->pktlen)); + + +#ifdef CONFIG_WAPI_SUPPORT + rtw_build_assoc_req_wapi_ie(padapter, pframe, pattrib); +#endif + + +#ifdef CONFIG_P2P + +#ifdef CONFIG_IOCTL_CFG80211 + if (adapter_wdev_data(padapter)->p2p_enabled && pwdinfo->driver_interface == DRIVER_CFG80211) { + if (pmlmepriv->p2p_assoc_req_ie && pmlmepriv->p2p_assoc_req_ie_len > 0) { + _rtw_memcpy(pframe, pmlmepriv->p2p_assoc_req_ie, pmlmepriv->p2p_assoc_req_ie_len); + pframe += pmlmepriv->p2p_assoc_req_ie_len; + pattrib->pktlen += pmlmepriv->p2p_assoc_req_ie_len; + } + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) && !rtw_p2p_chk_state(pwdinfo, P2P_STATE_IDLE)) { + /* Should add the P2P IE in the association request frame. */ + /* P2P OUI */ + + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20101109 */ + /* According to the P2P Specification, the association request frame should contain 3 P2P attributes */ + /* 1. P2P Capability */ + /* 2. Extended Listen Timing */ + /* 3. Device Info */ + /* Commented by Albert 20110516 */ + /* 4. P2P Interface */ + + /* P2P Capability */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + p2pie[p2pielen++] = DMP_P2P_DEVCAP_SUPPORT; + + /* Group Capability Bitmap, 1 byte */ + if (pwdinfo->persistent_supported) + p2pie[p2pielen++] = P2P_GRPCAP_PERSISTENT_GROUP | DMP_P2P_GRPCAP_SUPPORT; + else + p2pie[p2pielen++] = DMP_P2P_GRPCAP_SUPPORT; + + /* Extended Listen Timing */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_EX_LISTEN_TIMING; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0004); + p2pielen += 2; + + /* Value: */ + /* Availability Period */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0xFFFF); + p2pielen += 2; + + /* Availability Interval */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0xFFFF); + p2pielen += 2; + + /* Device Info */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_DEVICE_INFO; + + /* Length: */ + /* 21->P2P Device Address (6bytes) + Config Methods (2bytes) + Primary Device Type (8bytes) */ + /* + NumofSecondDevType (1byte) + WPS Device Name ID field (2bytes) + WPS Device Name Len field (2bytes) */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(21 + pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Config Method */ + /* This field should be big endian. Noted by P2P specification. */ + if ((pwdinfo->ui_got_wps_info == P2P_GOT_WPSINFO_PEER_DISPLAY_PIN) || + (pwdinfo->ui_got_wps_info == P2P_GOT_WPSINFO_SELF_DISPLAY_PIN)) + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_CONFIG_METHOD_DISPLAY); + else + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_CONFIG_METHOD_PBC); + + p2pielen += 2; + + /* Primary Device Type */ + /* Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + p2pielen += 2; + + /* OUI */ + *(u32 *)(p2pie + p2pielen) = cpu_to_be32(WPSOUI); + p2pielen += 4; + + /* Sub Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + p2pielen += 2; + + /* Number of Secondary Device Types */ + p2pie[p2pielen++] = 0x00; /* No Secondary Device Type List */ + + /* Device Name */ + /* Type: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + p2pielen += 2; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_name, pwdinfo->device_name_len); + p2pielen += pwdinfo->device_name_len; + + /* P2P Interface */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_INTERFACE; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x000D); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_addr, ETH_ALEN); /* P2P Device Address */ + p2pielen += ETH_ALEN; + + p2pie[p2pielen++] = 1; /* P2P Interface Address Count */ + + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_addr, ETH_ALEN); /* P2P Interface Address List */ + p2pielen += ETH_ALEN; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pattrib->pktlen); + } + } + +#ifdef CONFIG_WFD + wfdielen = rtw_append_assoc_req_wfd_ie(padapter, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_RTW_MULTI_AP + if (padapter->multi_ap) + pframe = rtw_set_multi_ap_ie_ext(pframe, &pattrib->pktlen, padapter->multi_ap); +#endif + + /* OWE */ + { + u32 owe_ie_len; + + owe_ie_len = rtw_append_assoc_req_owe_ie(padapter, pframe); + pframe += owe_ie_len; + pattrib->pktlen += owe_ie_len; + } + +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_append_ie(padapter, pframe, &pattrib->pktlen); +#endif +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + pattrib->pktlen += rtw_build_vendor_ie(padapter , &pframe , WIFI_ASSOCREQ_VENDOR_IE_BIT); +#endif + +#ifdef CONFIG_RTL8812A + pframe = rtw_hal_set_8812a_vendor_ie(padapter, pframe, &pattrib->pktlen ); +#endif/*CONFIG_RTL8812A*/ + + pattrib->last_txcmdsz = pattrib->pktlen; + dump_mgntframe(padapter, pmgntframe); + + ret = _SUCCESS; + +exit: + if (ret == _SUCCESS) { + rtw_buf_update(&pmlmepriv->assoc_req, &pmlmepriv->assoc_req_len, (u8 *)pwlanhdr, pattrib->pktlen); + #ifdef CONFIG_RTW_WNM + if (is_reassoc == _TRUE) + rtw_wnm_update_reassoc_req_ie(padapter); + #endif + } else + rtw_buf_free(&pmlmepriv->assoc_req, &pmlmepriv->assoc_req_len); + + return; +} + +void issue_assocreq(_adapter *padapter) +{ + _issue_assocreq(padapter, _FALSE); +} + +void issue_reassocreq(_adapter *padapter) +{ + _issue_assocreq(padapter, _TRUE); +} + +/* when wait_ack is ture, this function shoule be called at process context */ +static int _issue_nulldata(_adapter *padapter, unsigned char *da, unsigned int power_mode, int wait_ack) +{ + int ret = _FAIL; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv; + struct mlme_ext_priv *pmlmeext; + struct mlme_ext_info *pmlmeinfo; + u8 a4_shift; + + /* RTW_INFO("%s:%d\n", __FUNCTION__, power_mode); */ + + if (!padapter) + goto exit; + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + pxmitpriv = &(padapter->xmitpriv); + pmlmeext = &(padapter->mlmeextpriv); + pmlmeinfo = &(pmlmeext->mlmext_info); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->retry_ctrl = _FALSE; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + if (MLME_IS_AP(padapter)) + SetFrDs(fctrl); + else if (MLME_IS_STA(padapter)) + SetToDs(fctrl); + else if (MLME_IS_MESH(padapter)) { + SetToDs(fctrl); + SetFrDs(fctrl); + } + + if (power_mode) + SetPwrMgt(fctrl); + + if (get_tofr_ds(fctrl) == 3) { + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr4, adapter_mac_addr(padapter), ETH_ALEN); + a4_shift = ETH_ALEN; + pattrib->hdrlen += ETH_ALEN; + } else { + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + a4_shift = 0; + } + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_DATA_NULL); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr) + a4_shift; + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr) + a4_shift; + + pattrib->last_txcmdsz = pattrib->pktlen; + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + return ret; +} + +/* + * When wait_ms > 0, this function should be called at process context + * wait_ms == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + * wait_ms > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + * try_cnt means the maximal TX count to try + * da == NULL for station mode + */ +int issue_nulldata(_adapter *padapter, unsigned char *da, unsigned int power_mode, int try_cnt, int wait_ms) +{ + int ret = _FAIL; + int i = 0; + systime start = rtw_get_current_time(); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + /* da == NULL, assum it's null data for sta to ap */ + if (da == NULL) + da = get_my_bssid(&(pmlmeinfo->network)); + + do { + ret = _issue_nulldata(padapter, da, power_mode, wait_ms > 0 ? _TRUE : _FALSE); + + i++; + + if (RTW_CANNOT_RUN(padapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && ((ret == _FAIL) || (wait_ms == 0))); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + goto exit; +#endif + } + + if (try_cnt && wait_ms) { + if (da) + RTW_INFO(FUNC_ADPT_FMT" to "MAC_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), MAC_ARG(da), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + else + RTW_INFO(FUNC_ADPT_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } +exit: + return ret; +} + +/* when wait_ack is ture, this function shoule be called at process context */ +static int _issue_qos_nulldata(_adapter *padapter, unsigned char *da, u16 tid, u8 ps, int wait_ack) +{ + int ret = _FAIL; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl, *qc; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 a4_shift; + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + pattrib->hdrlen += 2; + pattrib->qos_en = _TRUE; + pattrib->eosp = 1; + pattrib->ack_policy = 0; + pattrib->mdata = 0; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + if (MLME_IS_AP(padapter)) + SetFrDs(fctrl); + else if (MLME_IS_STA(padapter)) + SetToDs(fctrl); + else if (MLME_IS_MESH(padapter)) { + SetToDs(fctrl); + SetFrDs(fctrl); + } + + if (ps) + SetPwrMgt(fctrl); + + if (pattrib->mdata) + SetMData(fctrl); + + if (get_tofr_ds(fctrl) == 3) { + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr4, adapter_mac_addr(padapter), ETH_ALEN); + a4_shift = ETH_ALEN; + pattrib->hdrlen += ETH_ALEN; + } else { + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + a4_shift = 0; + } + + qc = (unsigned short *)(pframe + pattrib->hdrlen - 2); + + SetPriority(qc, tid); + + SetEOSP(qc, pattrib->eosp); + + SetAckpolicy(qc, pattrib->ack_policy); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_QOS_DATA_NULL); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr_qos) + a4_shift; + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr_qos) + a4_shift; + + pattrib->last_txcmdsz = pattrib->pktlen; + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + return ret; +} + +/* + * when wait_ms >0 , this function should be called at process context + * wait_ms == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + * wait_ms > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + * try_cnt means the maximal TX count to try + * da == NULL for station mode + */ +int issue_qos_nulldata(_adapter *padapter, unsigned char *da, u16 tid, u8 ps, int try_cnt, int wait_ms) +{ + int ret = _FAIL; + int i = 0; + systime start = rtw_get_current_time(); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + /* da == NULL, assum it's null data for sta to ap*/ + if (da == NULL) + da = get_my_bssid(&(pmlmeinfo->network)); + + do { + ret = _issue_qos_nulldata(padapter, da, tid, ps, wait_ms > 0 ? _TRUE : _FALSE); + + i++; + + if (RTW_CANNOT_RUN(padapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && ((ret == _FAIL) || (wait_ms == 0))); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + goto exit; +#endif + } + + if (try_cnt && wait_ms) { + if (da) + RTW_INFO(FUNC_ADPT_FMT" to "MAC_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), MAC_ARG(da), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + else + RTW_INFO(FUNC_ADPT_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } +exit: + return ret; +} + +static int _issue_deauth(_adapter *padapter, unsigned char *da, unsigned short reason, u8 wait_ack, u8 key_type) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + int ret = _FAIL; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + + /* RTW_INFO("%s to "MAC_FMT"\n", __func__, MAC_ARG(da)); */ + +#ifdef CONFIG_P2P + if (!(rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) && (pwdinfo->rx_invitereq_info.scan_op_ch_only)) { + _cancel_timer_ex(&pwdinfo->reset_ch_sitesurvey); + _set_timer(&pwdinfo->reset_ch_sitesurvey, 10); + } +#endif /* CONFIG_P2P */ + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->retry_ctrl = _FALSE; + pattrib->key_type = key_type; + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_DEAUTH); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + reason = cpu_to_le16(reason); + pframe = rtw_set_fixed_ie(pframe, _RSON_CODE_ , (unsigned char *)&reason, &(pattrib->pktlen)); + + pattrib->last_txcmdsz = pattrib->pktlen; + + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + return ret; +} + +int issue_deauth(_adapter *padapter, unsigned char *da, unsigned short reason) +{ + RTW_INFO("%s reason(%u) to "MAC_FMT"\n", __func__, reason, MAC_ARG(da)); + return _issue_deauth(padapter, da, reason, _FALSE, IEEE80211W_RIGHT_KEY); +} + +#ifdef CONFIG_IEEE80211W +int issue_deauth_11w(_adapter *padapter, unsigned char *da, unsigned short reason, u8 key_type) +{ + RTW_INFO("%s to "MAC_FMT"\n", __func__, MAC_ARG(da)); + return _issue_deauth(padapter, da, reason, _FALSE, key_type); +} +#endif /* CONFIG_IEEE80211W */ + +/* + * wait_ms == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + * wait_ms > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + * try_cnt means the maximal TX count to try + */ +int issue_deauth_ex(_adapter *padapter, u8 *da, unsigned short reason, int try_cnt, + int wait_ms) +{ + int ret = _FAIL; + int i = 0; + systime start = rtw_get_current_time(); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + do { + ret = _issue_deauth(padapter, da, reason, wait_ms > 0 ? _TRUE : _FALSE, IEEE80211W_RIGHT_KEY); + + i++; + + if (RTW_CANNOT_RUN(padapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && ((ret == _FAIL) || (wait_ms == 0))); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + goto exit; +#endif + } + + if (try_cnt && wait_ms) { + if (da) + RTW_INFO(FUNC_ADPT_FMT" to "MAC_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), MAC_ARG(da), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + else + RTW_INFO(FUNC_ADPT_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } +exit: + return ret; +} + +void issue_action_spct_ch_switch(_adapter *padapter, u8 *ra, u8 new_ch, u8 ch_offset) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return; + + RTW_INFO(FUNC_NDEV_FMT" ra="MAC_FMT", ch:%u, offset:%u\n", + FUNC_NDEV_ARG(padapter->pnetdev), MAC_ARG(ra), new_ch, ch_offset); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, ra, ETH_ALEN); /* RA */ + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); /* TA */ + _rtw_memcpy(pwlanhdr->addr3, ra, ETH_ALEN); /* DA = RA */ + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* category, action */ + { + u8 category, action; + category = RTW_WLAN_CATEGORY_SPECTRUM_MGMT; + action = RTW_WLAN_ACTION_SPCT_CHL_SWITCH; + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + } + + pframe = rtw_set_ie_ch_switch(pframe, &(pattrib->pktlen), 0, new_ch, 0); + pframe = rtw_set_ie_secondary_ch_offset(pframe, &(pattrib->pktlen), + hal_ch_offset_to_secondary_ch_offset(ch_offset)); + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + +} + +#ifdef CONFIG_IEEE80211W +void issue_action_SA_Query(_adapter *padapter, unsigned char *raddr, unsigned char action, unsigned short tid, u8 key_type) +{ + u8 category = RTW_WLAN_CATEGORY_SA_QUERY; + u16 reason_code; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + u8 *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + struct registry_priv *pregpriv = &padapter->registrypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return; + + RTW_INFO("%s, %04x\n", __FUNCTION__, tid); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + RTW_INFO("%s: alloc_mgtxmitframe fail\n", __FUNCTION__); + return; + } + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->key_type = key_type; + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + if (raddr) + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); + else + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &category, &pattrib->pktlen); + pframe = rtw_set_fixed_ie(pframe, 1, &action, &pattrib->pktlen); + + switch (action) { + case 0: /* SA Query req */ + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)&pmlmeext->sa_query_seq, &pattrib->pktlen); + pmlmeext->sa_query_seq++; + /* send sa query request to AP, AP should reply sa query response in 1 second */ + if (pattrib->key_type == IEEE80211W_RIGHT_KEY) { + psta = rtw_get_stainfo(pstapriv, pwlanhdr->addr1); + if (psta != NULL) { + /* RTW_INFO("%s, %d, set dot11w_expire_timer\n", __func__, __LINE__); */ + _set_timer(&psta->dot11w_expire_timer, 1000); + } + } + break; + + case 1: /* SA Query rsp */ + tid = cpu_to_le16(tid); + /* RTW_INFO("rtw_set_fixed_ie, %04x\n", tid); */ + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)&tid, &pattrib->pktlen); + break; + default: + break; + } + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); +} +#endif /* CONFIG_IEEE80211W */ + +/** + * issue_action_ba - internal function to TX Block Ack action frame + * @padapter: the adapter to TX + * @raddr: receiver address + * @action: Block Ack Action + * @tid: tid + * @size: the announced AMPDU buffer size. used by ADDBA_RESP + * @status: status/reason code. used by ADDBA_RESP, DELBA + * @initiator: if we are the initiator of AMPDU association. used by DELBA + * @wait_ack: used xmit ack + * + * Returns: + * _SUCCESS: No xmit ack is used or acked + * _FAIL: not acked when using xmit ack + */ +static int issue_action_ba(_adapter *padapter, unsigned char *raddr, unsigned char action + , u8 tid, u8 size, u16 status, u8 initiator, int wait_ack) +{ + int ret = _FAIL; + u8 category = RTW_WLAN_CATEGORY_BACK; + u16 start_seq; + u16 BA_para_set; + u16 BA_timeout_value; + u16 BA_starting_seqctrl; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + u8 *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + struct registry_priv *pregpriv = &padapter->registrypriv; + +#ifdef CONFIG_80211N_HT + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + /* _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); */ + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + + if (category == 3) { + switch (action) { + case RTW_WLAN_ACTION_ADDBA_REQ: + do { + pmlmeinfo->dialogToken++; + } while (pmlmeinfo->dialogToken == 0); + pframe = rtw_set_fixed_ie(pframe, 1, &(pmlmeinfo->dialogToken), &(pattrib->pktlen)); + +#if defined(CONFIG_RTL8188E) && defined(CONFIG_SDIO_HCI) + BA_para_set = (0x0802 | ((tid & 0xf) << 2)); /* immediate ack & 16 buffer size */ +#else + BA_para_set = (0x1002 | ((tid & 0xf) << 2)); /* immediate ack & 64 buffer size */ +#endif + +#ifdef CONFIG_TX_AMSDU + if (padapter->tx_amsdu >= 1) /* TX AMSDU enabled */ + BA_para_set |= BIT(0); + else /* TX AMSDU disabled */ + BA_para_set &= ~BIT(0); +#endif + + psta = rtw_get_stainfo(pstapriv, raddr); + if (psta != NULL) { + if (psta->flags & WLAN_STA_AMSDU_DISABLE) + BA_para_set &= ~BIT(0); + } + BA_para_set = cpu_to_le16(BA_para_set); + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)(&(BA_para_set)), &(pattrib->pktlen)); + + /* BA_timeout_value = 0xffff; */ /* max: 65535 TUs(~ 65 ms) */ + BA_timeout_value = 5000;/* ~ 5ms */ + BA_timeout_value = cpu_to_le16(BA_timeout_value); + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)(&(BA_timeout_value)), &(pattrib->pktlen)); + + /* if ((psta = rtw_get_stainfo(pstapriv, pmlmeinfo->network.MacAddress)) != NULL) */ + psta = rtw_get_stainfo(pstapriv, raddr); + if (psta != NULL) { + start_seq = (psta->sta_xmitpriv.txseq_tid[tid & 0x07] & 0xfff) + 1; + + RTW_INFO("BA_starting_seqctrl = %d for TID=%d\n", start_seq, tid & 0x07); + + psta->BA_starting_seqctrl[tid & 0x07] = start_seq; + + BA_starting_seqctrl = start_seq << 4; + } + + BA_starting_seqctrl = cpu_to_le16(BA_starting_seqctrl); + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)(&(BA_starting_seqctrl)), &(pattrib->pktlen)); + break; + + case RTW_WLAN_ACTION_ADDBA_RESP: + pframe = rtw_set_fixed_ie(pframe, 1, &(pmlmeinfo->ADDBA_req.dialog_token), &(pattrib->pktlen)); + status = cpu_to_le16(status); + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)(&status), &(pattrib->pktlen)); + + BA_para_set = le16_to_cpu(pmlmeinfo->ADDBA_req.BA_para_set); + + BA_para_set &= ~IEEE80211_ADDBA_PARAM_TID_MASK; + BA_para_set |= (tid << 2) & IEEE80211_ADDBA_PARAM_TID_MASK; + + BA_para_set &= ~RTW_IEEE80211_ADDBA_PARAM_BUF_SIZE_MASK; + BA_para_set |= (size << 6) & RTW_IEEE80211_ADDBA_PARAM_BUF_SIZE_MASK; + + if (!padapter->registrypriv.wifi_spec) { + if (pregpriv->rx_ampdu_amsdu == 0) /* disabled */ + BA_para_set &= ~BIT(0); + else if (pregpriv->rx_ampdu_amsdu == 1) /* enabled */ + BA_para_set |= BIT(0); + } + + psta = rtw_get_stainfo(pstapriv, raddr); + if (psta != NULL) { + if (psta->flags & WLAN_STA_AMSDU_DISABLE) + BA_para_set &= ~BIT(0); + } + + BA_para_set = cpu_to_le16(BA_para_set); + + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)(&(BA_para_set)), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)(&(pmlmeinfo->ADDBA_req.BA_timeout_value)), &(pattrib->pktlen)); + break; + + case RTW_WLAN_ACTION_DELBA: + BA_para_set = 0; + BA_para_set |= (tid << 12) & IEEE80211_DELBA_PARAM_TID_MASK; + BA_para_set |= (initiator << 11) & IEEE80211_DELBA_PARAM_INITIATOR_MASK; + + BA_para_set = cpu_to_le16(BA_para_set); + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)(&(BA_para_set)), &(pattrib->pktlen)); + status = cpu_to_le16(status); + pframe = rtw_set_fixed_ie(pframe, 2, (unsigned char *)(&(status)), &(pattrib->pktlen)); + break; + default: + break; + } + } + + pattrib->last_txcmdsz = pattrib->pktlen; + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: +#endif /* CONFIG_80211N_HT */ + return ret; +} + +/** + * issue_addba_req - TX ADDBA_REQ + * @adapter: the adapter to TX + * @ra: receiver address + * @tid: tid + */ +inline void issue_addba_req(_adapter *adapter, unsigned char *ra, u8 tid) +{ + issue_action_ba(adapter, ra, RTW_WLAN_ACTION_ADDBA_REQ + , tid + , 0 /* unused */ + , 0 /* unused */ + , 0 /* unused */ + , _FALSE + ); + RTW_INFO(FUNC_ADPT_FMT" ra="MAC_FMT" tid=%u\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(ra), tid); + +} + +/** + * issue_addba_rsp - TX ADDBA_RESP + * @adapter: the adapter to TX + * @ra: receiver address + * @tid: tid + * @status: status code + * @size: the announced AMPDU buffer size + */ +inline void issue_addba_rsp(_adapter *adapter, unsigned char *ra, u8 tid, u16 status, u8 size) +{ + issue_action_ba(adapter, ra, RTW_WLAN_ACTION_ADDBA_RESP + , tid + , size + , status + , 0 /* unused */ + , _FALSE + ); + RTW_INFO(FUNC_ADPT_FMT" ra="MAC_FMT" status=%u, tid=%u, size=%u\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(ra), status, tid, size); +} + +/** + * issue_addba_rsp_wait_ack - TX ADDBA_RESP and wait ack + * @adapter: the adapter to TX + * @ra: receiver address + * @tid: tid + * @status: status code + * @size: the announced AMPDU buffer size + * @try_cnt: the maximal TX count to try + * @wait_ms: == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + * > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + */ +inline u8 issue_addba_rsp_wait_ack(_adapter *adapter, unsigned char *ra, u8 tid, u16 status, u8 size, int try_cnt, int wait_ms) +{ + int ret = _FAIL; + int i = 0; + systime start = rtw_get_current_time(); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(adapter))) + goto exit; + + do { + ret = issue_action_ba(adapter, ra, RTW_WLAN_ACTION_ADDBA_RESP + , tid + , size + , status + , 0 /* unused */ + , _TRUE + ); + + i++; + + if (RTW_CANNOT_RUN(adapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && ((ret == _FAIL) || (wait_ms == 0))); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + /* goto exit; */ +#endif + } + + if (try_cnt && wait_ms) { + RTW_INFO(FUNC_ADPT_FMT" ra="MAC_FMT" status:=%u tid=%u size:%u%s, %d/%d in %u ms\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(ra), status, tid, size + , ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } + +exit: + return ret; +} + +/** + * issue_del_ba - TX DELBA + * @adapter: the adapter to TX + * @ra: receiver address + * @tid: tid + * @reason: reason code + * @initiator: if we are the initiator of AMPDU association. used by DELBA + */ +inline void issue_del_ba(_adapter *adapter, unsigned char *ra, u8 tid, u16 reason, u8 initiator) +{ + issue_action_ba(adapter, ra, RTW_WLAN_ACTION_DELBA + , tid + , 0 /* unused */ + , reason + , initiator + , _FALSE + ); + RTW_INFO(FUNC_ADPT_FMT" ra="MAC_FMT" reason=%u, tid=%u, initiator=%u\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(ra), reason, tid, initiator); +} + +/** + * issue_del_ba_ex - TX DELBA with xmit ack options + * @adapter: the adapter to TX + * @ra: receiver address + * @tid: tid + * @reason: reason code + * @initiator: if we are the initiator of AMPDU association. used by DELBA + * @try_cnt: the maximal TX count to try + * @wait_ms: == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + * > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + */ +int issue_del_ba_ex(_adapter *adapter, unsigned char *ra, u8 tid, u16 reason, u8 initiator + , int try_cnt, int wait_ms) +{ + int ret = _FAIL; + int i = 0; + systime start = rtw_get_current_time(); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(adapter))) + goto exit; + + do { + ret = issue_action_ba(adapter, ra, RTW_WLAN_ACTION_DELBA + , tid + , 0 /* unused */ + , reason + , initiator + , wait_ms > 0 ? _TRUE : _FALSE + ); + + i++; + + if (RTW_CANNOT_RUN(adapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && ((ret == _FAIL) || (wait_ms == 0))); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + /* goto exit; */ +#endif + } + + if (try_cnt && wait_ms) { + RTW_INFO(FUNC_ADPT_FMT" ra="MAC_FMT" reason=%u, tid=%u, initiator=%u%s, %d/%d in %u ms\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(ra), reason, tid, initiator + , ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } +exit: + return ret; +} + +void issue_action_BSSCoexistPacket(_adapter *padapter) +{ + _irqL irqL; + _list *plist, *phead; + unsigned char category, action; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct wlan_network *pnetwork = NULL; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + _queue *queue = &(pmlmepriv->scanned_queue); + u8 InfoContent[16] = {0}; + u8 ICS[8][15]; +#ifdef CONFIG_80211N_HT + if ((pmlmepriv->num_FortyMHzIntolerant == 0) && (pmlmepriv->num_sta_no_ht == 0)) + return; + + if (_TRUE == pmlmeinfo->bwmode_updated) + return; + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return; + + RTW_INFO("%s\n", __FUNCTION__); + + + category = RTW_WLAN_CATEGORY_PUBLIC; + action = ACT_PUBLIC_BSSCOEXIST; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + + /* TODO calculate 40Mhz intolerant via ch and ch offset */ + /* if (pmlmepriv->num_FortyMHzIntolerant > 0) */ + { + u8 iedata = 0; + + iedata |= BIT(2);/* 20 MHz BSS Width Request */ + pframe = rtw_set_ie(pframe, EID_BSSCoexistence, 1, &iedata, &(pattrib->pktlen)); + } + + /* */ + _rtw_memset(ICS, 0, sizeof(ICS)); + if (pmlmepriv->num_sta_no_ht > 0) { + int i; + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + int len; + u8 *p; + WLAN_BSSID_EX *pbss_network; + + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + + plist = get_next(plist); + + pbss_network = (WLAN_BSSID_EX *)&pnetwork->network; + + p = rtw_get_ie(pbss_network->IEs + _FIXED_IE_LENGTH_, _HT_CAPABILITY_IE_, &len, pbss_network->IELength - _FIXED_IE_LENGTH_); + if ((p == NULL) || (len == 0)) { /* non-HT */ + if ((pbss_network->Configuration.DSConfig <= 0) || (pbss_network->Configuration.DSConfig > 14)) + continue; + + ICS[0][pbss_network->Configuration.DSConfig] = 1; + + if (ICS[0][0] == 0) + ICS[0][0] = 1; + } + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + + for (i = 0; i < 8; i++) { + if (ICS[i][0] == 1) { + int j, k = 0; + + InfoContent[k] = i; + /* SET_BSS_INTOLERANT_ELE_REG_CLASS(InfoContent,i); */ + k++; + + for (j = 1; j <= 14; j++) { + if (ICS[i][j] == 1) { + if (k < 16) { + InfoContent[k] = j; /* channel number */ + /* SET_BSS_INTOLERANT_ELE_CHANNEL(InfoContent+k, j); */ + k++; + } + } + } + + pframe = rtw_set_ie(pframe, EID_BSSIntolerantChlReport, k, InfoContent, &(pattrib->pktlen)); + + } + + } + + + } + + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); +#endif /* CONFIG_80211N_HT */ +} + +/* Spatial Multiplexing Powersave (SMPS) action frame */ +int _issue_action_SM_PS(_adapter *padapter , unsigned char *raddr , u8 NewMimoPsMode , u8 wait_ack) +{ + + int ret = _FAIL; + unsigned char category = RTW_WLAN_CATEGORY_HT; + u8 action = RTW_WLAN_ACTION_HT_SM_PS; + u8 sm_power_control = 0; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + + if (NewMimoPsMode == WLAN_HT_CAP_SM_PS_DISABLED) { + sm_power_control = sm_power_control & ~(BIT(0)); /* SM Power Save Enable = 0 SM Power Save Disable */ + } else if (NewMimoPsMode == WLAN_HT_CAP_SM_PS_STATIC) { + sm_power_control = sm_power_control | BIT(0); /* SM Power Save Enable = 1 SM Power Save Enable */ + sm_power_control = sm_power_control & ~(BIT(1)); /* SM Mode = 0 Static Mode */ + } else if (NewMimoPsMode == WLAN_HT_CAP_SM_PS_DYNAMIC) { + sm_power_control = sm_power_control | BIT(0); /* SM Power Save Enable = 1 SM Power Save Enable */ + sm_power_control = sm_power_control | BIT(1); /* SM Mode = 1 Dynamic Mode */ + } else + return ret; + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + return ret; + + RTW_INFO("%s, sm_power_control=%u, NewMimoPsMode=%u\n", __FUNCTION__ , sm_power_control , NewMimoPsMode); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return ret; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); /* RA */ + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); /* TA */ + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); /* DA = RA */ + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* category, action */ + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + + pframe = rtw_set_fixed_ie(pframe, 1, &(sm_power_control), &(pattrib->pktlen)); + + pattrib->last_txcmdsz = pattrib->pktlen; + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + + if (ret != _SUCCESS) + RTW_INFO("%s, ack to\n", __func__); + + return ret; +} + +/* + * wait_ms == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + * wait_ms > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + * try_cnt means the maximal TX count to try + */ +int issue_action_SM_PS_wait_ack(_adapter *padapter, unsigned char *raddr, u8 NewMimoPsMode, int try_cnt, int wait_ms) +{ + int ret = _FAIL; + int i = 0; + systime start = rtw_get_current_time(); + + if (rtw_rfctl_is_tx_blocked_by_ch_waiting(adapter_to_rfctl(padapter))) + goto exit; + + do { + ret = _issue_action_SM_PS(padapter, raddr, NewMimoPsMode , wait_ms > 0 ? _TRUE : _FALSE); + + i++; + + if (RTW_CANNOT_RUN(padapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && ((ret == _FAIL) || (wait_ms == 0))); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + goto exit; +#endif + } + + if (try_cnt && wait_ms) { + if (raddr) + RTW_INFO(FUNC_ADPT_FMT" to "MAC_FMT", %s , %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), MAC_ARG(raddr), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + else + RTW_INFO(FUNC_ADPT_FMT", %s , %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } +exit: + + return ret; +} + +int issue_action_SM_PS(_adapter *padapter , unsigned char *raddr , u8 NewMimoPsMode) +{ + RTW_INFO("%s to "MAC_FMT"\n", __func__, MAC_ARG(raddr)); + return _issue_action_SM_PS(padapter, raddr, NewMimoPsMode , _FALSE); +} + +/** + * _send_delba_sta_tid - Cancel the AMPDU association for the specific @sta, @tid + * @adapter: the adapter to which @sta belongs + * @initiator: if we are the initiator of AMPDU association + * @sta: the sta to be checked + * @tid: the tid to be checked + * @force: cancel and send DELBA even when no AMPDU association is setup + * @wait_ack: send delba with xmit ack (valid when initiator == 0) + * + * Returns: + * _FAIL if sta is NULL + * when initiator is 1, always _SUCCESS + * when initiator is 0, _SUCCESS if DELBA is acked + */ +static unsigned int _send_delba_sta_tid(_adapter *adapter, u8 initiator, struct sta_info *sta, u8 tid + , u8 force, int wait_ack) +{ + int ret = _SUCCESS; + + if (sta == NULL) { + ret = _FAIL; + goto exit; + } + + if (initiator == 0) { + /* recipient */ + if (force || sta->recvreorder_ctrl[tid].enable == _TRUE) { + u8 ampdu_size_bak = sta->recvreorder_ctrl[tid].ampdu_size; + + sta->recvreorder_ctrl[tid].enable = _FALSE; + sta->recvreorder_ctrl[tid].ampdu_size = RX_AMPDU_SIZE_INVALID; + + if (rtw_del_rx_ampdu_test_trigger_no_tx_fail()) + ret = _FAIL; + else if (wait_ack) + ret = issue_del_ba_ex(adapter, sta->cmn.mac_addr, tid, 37, initiator, 3, 1); + else + issue_del_ba(adapter, sta->cmn.mac_addr, tid, 37, initiator); + + if (ret == _FAIL && sta->recvreorder_ctrl[tid].enable == _FALSE) + sta->recvreorder_ctrl[tid].ampdu_size = ampdu_size_bak; + } + } else if (initiator == 1) { + /* originator */ +#ifdef CONFIG_80211N_HT + if (force || sta->htpriv.agg_enable_bitmap & BIT(tid)) { + sta->htpriv.agg_enable_bitmap &= ~BIT(tid); + sta->htpriv.candidate_tid_bitmap &= ~BIT(tid); + issue_del_ba(adapter, sta->cmn.mac_addr, tid, 37, initiator); + } +#endif + } + +exit: + return ret; +} + +inline unsigned int send_delba_sta_tid(_adapter *adapter, u8 initiator, struct sta_info *sta, u8 tid + , u8 force) +{ + return _send_delba_sta_tid(adapter, initiator, sta, tid, force, 0); +} + +inline unsigned int send_delba_sta_tid_wait_ack(_adapter *adapter, u8 initiator, struct sta_info *sta, u8 tid + , u8 force) +{ + return _send_delba_sta_tid(adapter, initiator, sta, tid, force, 1); +} + +unsigned int send_delba(_adapter *padapter, u8 initiator, u8 *addr) +{ + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta = NULL; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u16 tid; + + if ((pmlmeinfo->state & 0x03) != WIFI_FW_AP_STATE) + if (!(pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS)) + return _SUCCESS; + + psta = rtw_get_stainfo(pstapriv, addr); + if (psta == NULL) + return _SUCCESS; + +#if 0 + RTW_INFO("%s:%s\n", __func__, (initiator == 0) ? "RX_DIR" : "TX_DIR"); + if (initiator == 1) /* originator */ + RTW_INFO("tx agg_enable_bitmap(0x%08x)\n", psta->htpriv.agg_enable_bitmap); +#endif + + for (tid = 0; tid < TID_NUM; tid++) + send_delba_sta_tid(padapter, initiator, psta, tid, 0); + + return _SUCCESS; +} + +#ifdef CONFIG_AP_MODE +unsigned int send_beacon(_adapter *padapter) +{ +#if defined(CONFIG_PCI_HCI) && !defined(CONFIG_PCI_BCN_POLLING) + #ifdef CONFIG_FW_HANDLE_TXBCN + u8 vap_id = padapter->vap_id; + + /* bypass TX BCN because vap_id is invalid*/ + if (vap_id == CONFIG_LIMITED_AP_NUM) + return _SUCCESS; + #endif + + /* bypass TX BCN queue because op ch is switching/waiting */ + if (check_fwstate(&padapter->mlmepriv, WIFI_OP_CH_SWITCHING) + || IS_CH_WAITING(adapter_to_rfctl(padapter)) + ) + return _SUCCESS; + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + rtw_hal_set_hwreg(padapter, HW_VAR_BCN_VALID, NULL); + + /* 8192EE Port select for Beacon DL */ + rtw_hal_set_hwreg(padapter, HW_VAR_DL_BCN_SEL, NULL); + #ifdef CONFIG_FW_HANDLE_TXBCN + rtw_hal_set_hwreg(padapter, HW_VAR_BCN_HEAD_SEL, &vap_id); + #endif + + issue_beacon(padapter, 0); + + #ifdef CONFIG_FW_HANDLE_TXBCN + vap_id = 0xFF; + rtw_hal_set_hwreg(padapter, HW_VAR_BCN_HEAD_SEL, &vap_id); + #endif + + #ifdef RTL8814AE_SW_BCN + if (GET_HAL_DATA(padapter)->bCorrectBCN != 0) + RTW_INFO("%s, line%d, Warnning, pHalData->bCorrectBCN != 0\n", __func__, __LINE__); + GET_HAL_DATA(padapter)->bCorrectBCN = 1; + #endif + + return _SUCCESS; +#endif + +/* CONFIG_PCI_BCN_POLLING is for pci interface beacon polling mode */ +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI)|| defined(CONFIG_PCI_BCN_POLLING) + u8 bxmitok = _FALSE; + int issue = 0; + int poll = 0; + systime start = rtw_get_current_time(); + #ifdef CONFIG_FW_HANDLE_TXBCN + u8 vap_id = padapter->vap_id; + + /* bypass TX BCN because vap_id is invalid*/ + if (vap_id == CONFIG_LIMITED_AP_NUM) + return _SUCCESS; + #endif + + /* bypass TX BCN queue because op ch is switching/waiting */ + if (check_fwstate(&padapter->mlmepriv, WIFI_OP_CH_SWITCHING) + || IS_CH_WAITING(adapter_to_rfctl(padapter)) + ) + return _SUCCESS; + + #if defined(CONFIG_USB_HCI) + #if defined(CONFIG_RTL8812A) + if (IS_FULL_SPEED_USB(padapter)) { + issue_beacon(padapter, 300); + bxmitok = _TRUE; + } else + #endif + #endif + { + rtw_hal_set_hwreg(padapter, HW_VAR_BCN_VALID, NULL); + rtw_hal_set_hwreg(padapter, HW_VAR_DL_BCN_SEL, NULL); + #ifdef CONFIG_FW_HANDLE_TXBCN + rtw_hal_set_hwreg(padapter, HW_VAR_BCN_HEAD_SEL, &vap_id); + #endif + do { + #if defined(CONFIG_PCI_BCN_POLLING) + issue_beacon(padapter, 0); + #else + issue_beacon(padapter, 100); + #endif + issue++; + do { + #if defined(CONFIG_PCI_BCN_POLLING) + rtw_msleep_os(1); + #else + rtw_yield_os(); + #endif + rtw_hal_get_hwreg(padapter, HW_VAR_BCN_VALID, (u8 *)(&bxmitok)); + poll++; + } while ((poll % 10) != 0 && _FALSE == bxmitok && !RTW_CANNOT_RUN(padapter)); + #if defined(CONFIG_PCI_BCN_POLLING) + rtw_hal_unmap_beacon_icf(padapter); + #endif + } while (bxmitok == _FALSE && (issue < 100) && !RTW_CANNOT_RUN(padapter)); + #ifdef CONFIG_FW_HANDLE_TXBCN + vap_id = 0xFF; + rtw_hal_set_hwreg(padapter, HW_VAR_BCN_HEAD_SEL, &vap_id); + #endif + } + if (RTW_CANNOT_RUN(padapter)) + return _FAIL; + + + if (_FALSE == bxmitok) { + RTW_INFO("%s fail! %u ms\n", __FUNCTION__, rtw_get_passing_time_ms(start)); + #ifdef CONFIG_BCN_RECOVERY + GET_HAL_DATA(padapter)->issue_bcn_fail++; + #endif /*CONFIG_BCN_RECOVERY*/ + return _FAIL; + } else { + u32 passing_time = rtw_get_passing_time_ms(start); + + if (passing_time > 100 || issue > 3) + RTW_INFO("%s success, issue:%d, poll:%d, %u ms\n", __FUNCTION__, issue, poll, rtw_get_passing_time_ms(start)); + else if (0) + RTW_INFO("%s success, issue:%d, poll:%d, %u ms\n", __FUNCTION__, issue, poll, rtw_get_passing_time_ms(start)); + + #ifdef CONFIG_FW_CORRECT_BCN + rtw_hal_fw_correct_bcn(padapter); + #endif + return _SUCCESS; + } + +#endif /*defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI)*/ + +} +#endif /* CONFIG_AP_MODE */ + +/**************************************************************************** + +Following are some utitity fuctions for WiFi MLME + +*****************************************************************************/ + +BOOLEAN IsLegal5GChannel( + PADAPTER Adapter, + u8 channel) +{ + + int i = 0; + u8 Channel_5G[45] = {36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, + 60, 62, 64, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, + 124, 126, 128, 130, 132, 134, 136, 138, 140, 149, 151, 153, 155, 157, 159, + 161, 163, 165 + }; + for (i = 0; i < sizeof(Channel_5G); i++) + if (channel == Channel_5G[i]) + return _TRUE; + return _FALSE; +} + +/* collect bss info from Beacon and Probe request/response frames. */ +u8 collect_bss_info(_adapter *padapter, union recv_frame *precv_frame, WLAN_BSSID_EX *bssid) +{ + int i; + sint len; + u8 *p; + u8 rf_path; + u16 val16, subtype; + u8 *pframe = precv_frame->u.hdr.rx_data; + u32 packet_len = precv_frame->u.hdr.len; + u8 ie_offset; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + + len = packet_len - sizeof(struct rtw_ieee80211_hdr_3addr); + + if (len > MAX_IE_SZ) { + /* RTW_INFO("IE too long for survey event\n"); */ + return _FAIL; + } + + _rtw_memset(bssid, 0, sizeof(WLAN_BSSID_EX)); + + subtype = get_frame_sub_type(pframe); + + if (subtype == WIFI_BEACON) { + bssid->Reserved[0] = BSS_TYPE_BCN; + ie_offset = _BEACON_IE_OFFSET_; + } else { + /* FIXME : more type */ + if (subtype == WIFI_PROBERSP) { + ie_offset = _PROBERSP_IE_OFFSET_; + bssid->Reserved[0] = BSS_TYPE_PROB_RSP; + } else if (subtype == WIFI_PROBEREQ) { + ie_offset = _PROBEREQ_IE_OFFSET_; + bssid->Reserved[0] = BSS_TYPE_PROB_REQ; + } else { + bssid->Reserved[0] = BSS_TYPE_UNDEF; + ie_offset = _FIXED_IE_LENGTH_; + } + } + + bssid->Length = sizeof(WLAN_BSSID_EX) - MAX_IE_SZ + len; + + /* below is to copy the information element */ + bssid->IELength = len; + _rtw_memcpy(bssid->IEs, (pframe + sizeof(struct rtw_ieee80211_hdr_3addr)), bssid->IELength); + + /* get the signal strength */ + /* bssid->Rssi = precv_frame->u.hdr.attrib.SignalStrength; */ /* 0-100 index. */ + bssid->Rssi = precv_frame->u.hdr.attrib.phy_info.recv_signal_power; /* in dBM.raw data */ + bssid->PhyInfo.SignalQuality = precv_frame->u.hdr.attrib.phy_info.signal_quality;/* in percentage */ + bssid->PhyInfo.SignalStrength = precv_frame->u.hdr.attrib.phy_info.signal_strength;/* in percentage */ + + /* get rx_snr */ + if (precv_frame->u.hdr.attrib.data_rate >= DESC_RATE11M) { + bssid->PhyInfo.is_cck_rate = 0; + for (rf_path = 0; rf_path < hal_spec->rf_reg_path_num; rf_path++) + bssid->PhyInfo.rx_snr[rf_path] = + precv_frame->u.hdr.attrib.phy_info.rx_snr[rf_path]; + } else + bssid->PhyInfo.is_cck_rate = 1; + +#ifdef CONFIG_ANTENNA_DIVERSITY + rtw_hal_get_odm_var(padapter, HAL_ODM_ANTDIV_SELECT, &(bssid->PhyInfo.Optimum_antenna), NULL); +#endif + + /* checking SSID */ + p = rtw_get_ie(bssid->IEs + ie_offset, _SSID_IE_, &len, bssid->IELength - ie_offset); + if (p == NULL) { + RTW_INFO("marc: cannot find SSID for survey event\n"); + return _FAIL; + } + + if (*(p + 1)) { + if (len > NDIS_802_11_LENGTH_SSID) { + RTW_INFO("%s()-%d: IE too long (%d) for survey event\n", __FUNCTION__, __LINE__, len); + return _FAIL; + } + _rtw_memcpy(bssid->Ssid.Ssid, (p + 2), *(p + 1)); + bssid->Ssid.SsidLength = *(p + 1); + } else + bssid->Ssid.SsidLength = 0; + + _rtw_memset(bssid->SupportedRates, 0, NDIS_802_11_LENGTH_RATES_EX); + + /* checking rate info... */ + i = 0; + p = rtw_get_ie(bssid->IEs + ie_offset, _SUPPORTEDRATES_IE_, &len, bssid->IELength - ie_offset); + if (p != NULL) { + if (len > NDIS_802_11_LENGTH_RATES_EX) { + RTW_INFO("%s()-%d: IE too long (%d) for survey event\n", __FUNCTION__, __LINE__, len); + return _FAIL; + } +#ifdef CONFIG_CHECK_SPECIFIC_IE_CONTENT + if (rtw_validate_value(_SUPPORTEDRATES_IE_, p+2, len) == _FALSE) { + rtw_absorb_ssid_ifneed(padapter, bssid, pframe); + RTW_DBG_DUMP("Invalidated Support Rate IE --", p, len+2); + return _FAIL; + } +#endif /* #ifdef CONFIG_CHECK_SPECIFIC_IE_CONTENT */ + _rtw_memcpy(bssid->SupportedRates, (p + 2), len); + i = len; + } + + p = rtw_get_ie(bssid->IEs + ie_offset, _EXT_SUPPORTEDRATES_IE_, &len, bssid->IELength - ie_offset); + if (p != NULL) { + if (len > (NDIS_802_11_LENGTH_RATES_EX - i)) { + RTW_INFO("%s()-%d: IE too long (%d) for survey event\n", __FUNCTION__, __LINE__, len); + return _FAIL; + } +#ifdef CONFIG_CHECK_SPECIFIC_IE_CONTENT + if (rtw_validate_value(_EXT_SUPPORTEDRATES_IE_, p+2, len) == _FALSE) { + rtw_absorb_ssid_ifneed(padapter, bssid, pframe); + RTW_DBG_DUMP("Invalidated EXT Support Rate IE --", p, len+2); + return _FAIL; + } +#endif /* #ifdef CONFIG_CHECK_SPECIFIC_IE_CONTENT */ + _rtw_memcpy(bssid->SupportedRates + i, (p + 2), len); + } + +#ifdef CONFIG_P2P + if (subtype == WIFI_PROBEREQ) { + u8 *p2p_ie; + u32 p2p_ielen; + /* Set Listion Channel */ + p2p_ie = rtw_get_p2p_ie(bssid->IEs, bssid->IELength, NULL, &p2p_ielen); + if (p2p_ie) { + u32 attr_contentlen = 0; + u8 listen_ch[5] = { 0x00 }; + + attr_contentlen = sizeof(listen_ch); + rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_LISTEN_CH, listen_ch, &attr_contentlen); + bssid->Configuration.DSConfig = listen_ch[4]; + } else { + /* use current channel */ + bssid->Configuration.DSConfig = padapter->mlmeextpriv.cur_channel; + RTW_INFO("%s()-%d: Cannot get p2p_ie. set DSconfig to op_ch(%d)\n", __FUNCTION__, __LINE__, bssid->Configuration.DSConfig); + } + + /* FIXME */ + bssid->InfrastructureMode = Ndis802_11Infrastructure; + _rtw_memcpy(bssid->MacAddress, get_addr2_ptr(pframe), ETH_ALEN); + bssid->Privacy = 1; + return _SUCCESS; + } +#endif /* CONFIG_P2P */ + + if (bssid->IELength < 12) + return _FAIL; + + /* Checking for DSConfig */ + p = rtw_get_ie(bssid->IEs + ie_offset, _DSSET_IE_, &len, bssid->IELength - ie_offset); + + bssid->Configuration.DSConfig = 0; + bssid->Configuration.Length = 0; + + if (p) + bssid->Configuration.DSConfig = *(p + 2); + else { + /* In 5G, some ap do not have DSSET IE */ + /* checking HT info for channel */ + p = rtw_get_ie(bssid->IEs + ie_offset, _HT_ADD_INFO_IE_, &len, bssid->IELength - ie_offset); + if (p) { + struct HT_info_element *HT_info = (struct HT_info_element *)(p + 2); + bssid->Configuration.DSConfig = HT_info->primary_channel; + } else { + /* use current channel */ + bssid->Configuration.DSConfig = rtw_get_oper_ch(padapter); + } + } + + _rtw_memcpy(&bssid->Configuration.BeaconPeriod, rtw_get_beacon_interval_from_ie(bssid->IEs), 2); + bssid->Configuration.BeaconPeriod = le32_to_cpu(bssid->Configuration.BeaconPeriod); + + val16 = rtw_get_capability((WLAN_BSSID_EX *)bssid); + + if ((val16 & 0x03) == cap_ESS) { + bssid->InfrastructureMode = Ndis802_11Infrastructure; + _rtw_memcpy(bssid->MacAddress, get_addr2_ptr(pframe), ETH_ALEN); + } else if ((val16 & 0x03) == cap_IBSS){ + bssid->InfrastructureMode = Ndis802_11IBSS; + _rtw_memcpy(bssid->MacAddress, GetAddr3Ptr(pframe), ETH_ALEN); + } else if ((val16 & 0x03) == 0x00){ + u8 *mesh_id_ie, *mesh_conf_ie; + sint mesh_id_ie_len, mesh_conf_ie_len; + + mesh_id_ie = rtw_get_ie(bssid->IEs + ie_offset, WLAN_EID_MESH_ID, &mesh_id_ie_len, bssid->IELength - ie_offset); + mesh_conf_ie = rtw_get_ie(bssid->IEs + ie_offset, WLAN_EID_MESH_CONFIG, &mesh_conf_ie_len, bssid->IELength - ie_offset); + if (mesh_id_ie || mesh_conf_ie) { + if (!mesh_id_ie) { + RTW_INFO("cannot find Mesh ID for survey event\n"); + return _FAIL; + } + if (mesh_id_ie_len) { + if (mesh_id_ie_len > NDIS_802_11_LENGTH_SSID) { + RTW_INFO("Mesh ID too long (%d) for survey event\n", mesh_id_ie_len); + return _FAIL; + } + _rtw_memcpy(bssid->mesh_id.Ssid, (mesh_id_ie + 2), mesh_id_ie_len); + bssid->mesh_id.SsidLength = mesh_id_ie_len; + } else + bssid->mesh_id.SsidLength = 0; + + if (!mesh_conf_ie) { + RTW_INFO("cannot find Mesh config for survey event\n"); + return _FAIL; + } + if (mesh_conf_ie_len != 7) { + RTW_INFO("invalid Mesh conf IE len (%d) for survey event\n", mesh_conf_ie_len); + return _FAIL; + } + + bssid->InfrastructureMode = Ndis802_11_mesh; + _rtw_memcpy(bssid->MacAddress, GetAddr3Ptr(pframe), ETH_ALEN); + } else { + /* default cases */ + bssid->InfrastructureMode = Ndis802_11IBSS; + _rtw_memcpy(bssid->MacAddress, GetAddr3Ptr(pframe), ETH_ALEN); + } + } + + if (val16 & BIT(4)) + bssid->Privacy = 1; + else + bssid->Privacy = 0; + + bssid->Configuration.ATIMWindow = 0; + + /* 20/40 BSS Coexistence check */ + if ((pregistrypriv->wifi_spec == 1) && (_FALSE == pmlmeinfo->bwmode_updated)) { + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; +#ifdef CONFIG_80211N_HT + p = rtw_get_ie(bssid->IEs + ie_offset, _HT_CAPABILITY_IE_, &len, bssid->IELength - ie_offset); + if (p && len > 0) { + struct HT_caps_element *pHT_caps; + pHT_caps = (struct HT_caps_element *)(p + 2); + + if (pHT_caps->u.HT_cap_element.HT_caps_info & BIT(14)) + pmlmepriv->num_FortyMHzIntolerant++; + } else + pmlmepriv->num_sta_no_ht++; +#endif /* CONFIG_80211N_HT */ + + } + +#if defined(DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED) & 1 + if (strcmp(bssid->Ssid.Ssid, DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED) == 0) { + RTW_INFO("Receiving %s("MAC_FMT", DSConfig:%u) from ch%u with ss:%3u, sq:%3u, RawRSSI:%3ld\n" + , bssid->Ssid.Ssid, MAC_ARG(bssid->MacAddress), bssid->Configuration.DSConfig + , rtw_get_oper_ch(padapter) + , bssid->PhyInfo.SignalStrength, bssid->PhyInfo.SignalQuality, bssid->Rssi + ); + } +#endif + + /* mark bss info receving from nearby channel as SignalQuality 101 */ + if (bssid->Configuration.DSConfig != rtw_get_oper_ch(padapter)) + bssid->PhyInfo.SignalQuality = 101; + +#ifdef CONFIG_RTW_80211K + p = rtw_get_ie(bssid->IEs + ie_offset, _EID_RRM_EN_CAP_IE_, &len, bssid->IELength - ie_offset); + if (p) + _rtw_memcpy(bssid->PhyInfo.rm_en_cap, (p + 2), MIN(*(p + 1), + sizeof(bssid->PhyInfo.rm_en_cap))); + + /* save freerun counter */ + bssid->PhyInfo.free_cnt = precv_frame->u.hdr.attrib.free_cnt; +#endif + return _SUCCESS; +} + +#ifdef CONFIG_AP_MODE +void start_create_ibss(_adapter *padapter) +{ + unsigned short caps; + u8 val8; + u8 join_type; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)(&(pmlmeinfo->network)); + u8 doiqk = _FALSE; + pmlmeext->cur_channel = (u8)pnetwork->Configuration.DSConfig; + pmlmeinfo->bcn_interval = get_beacon_interval(pnetwork); + + /* update wireless mode */ + update_wireless_mode(padapter); + + /* udpate capability */ + caps = rtw_get_capability((WLAN_BSSID_EX *)pnetwork); + update_capinfo(padapter, caps); + if (caps & cap_IBSS) { /* adhoc master */ + /* set_opmode_cmd(padapter, adhoc); */ /* removed */ + + val8 = 0xcf; + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_CFG, (u8 *)(&val8)); + + doiqk = _TRUE; + rtw_hal_set_hwreg(padapter , HW_VAR_DO_IQK , &doiqk); + + /* switch channel */ + set_channel_bwmode(padapter, pmlmeext->cur_channel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + + doiqk = _FALSE; + rtw_hal_set_hwreg(padapter , HW_VAR_DO_IQK , &doiqk); + + beacon_timing_control(padapter); + + /* set msr to WIFI_FW_ADHOC_STATE */ + pmlmeinfo->state = WIFI_FW_ADHOC_STATE; + Set_MSR(padapter, (pmlmeinfo->state & 0x3)); + + /* issue beacon */ + if (send_beacon(padapter) == _FAIL) { + + report_join_res(padapter, -1, WLAN_STATUS_UNSPECIFIED_FAILURE); + pmlmeinfo->state = WIFI_FW_NULL_STATE; + } else { + rtw_hal_set_hwreg(padapter, HW_VAR_BSSID, padapter->registrypriv.dev_network.MacAddress); + rtw_hal_rcr_set_chk_bssid(padapter, MLME_ADHOC_STARTED); + join_type = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_JOIN, (u8 *)(&join_type)); + + rtw_btcoex_connect_notify(padapter, join_type); + + report_join_res(padapter, 1, WLAN_STATUS_SUCCESS); + pmlmeinfo->state |= WIFI_FW_ASSOC_SUCCESS; + rtw_indicate_connect(padapter); + } + } else { + RTW_INFO("start_create_ibss, invalid cap:%x\n", caps); + return; + } + /* update bc/mc sta_info */ + update_bmc_sta(padapter); + +} +#endif /* CONFIG_AP_MODE */ + +void start_clnt_join(_adapter *padapter) +{ + unsigned short caps; + u8 val8; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)(&(pmlmeinfo->network)); + int beacon_timeout; + u8 ASIX_ID[] = {0x00, 0x0E, 0xC6}; + + /* update wireless mode */ + update_wireless_mode(padapter); + + /* udpate capability */ + caps = rtw_get_capability((WLAN_BSSID_EX *)pnetwork); + update_capinfo(padapter, caps); + + /* check if sta is ASIX peer and fix IOT issue if it is. */ + if (_rtw_memcmp(get_my_bssid(&pmlmeinfo->network) , ASIX_ID , 3)) { + u8 iot_flag = _TRUE; + rtw_hal_set_hwreg(padapter, HW_VAR_ASIX_IOT, (u8 *)(&iot_flag)); + } + + if (caps & cap_ESS) { + Set_MSR(padapter, WIFI_FW_STATION_STATE); + + val8 = (pmlmeinfo->auth_algo == dot11AuthAlgrthm_8021X) ? 0xcc : 0xcf; + +#ifdef CONFIG_WAPI_SUPPORT + if (padapter->wapiInfo.bWapiEnable && pmlmeinfo->auth_algo == dot11AuthAlgrthm_WAPI) { + /* Disable TxUseDefaultKey, RxUseDefaultKey, RxBroadcastUseDefaultKey. */ + val8 = 0x4c; + } +#endif + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_CFG, (u8 *)(&val8)); + +#ifdef CONFIG_DEAUTH_BEFORE_CONNECT + /* Because of AP's not receiving deauth before */ + /* AP may: 1)not response auth or 2)deauth us after link is complete */ + /* issue deauth before issuing auth to deal with the situation */ + + /* Commented by Albert 2012/07/21 */ + /* For the Win8 P2P connection, it will be hard to have a successful connection if this Wi-Fi doesn't connect to it. */ + { +#ifdef CONFIG_P2P + _queue *queue = &(padapter->mlmepriv.scanned_queue); + _list *head = get_list_head(queue); + _list *pos = get_next(head); + struct wlan_network *scanned = NULL; + u8 ie_offset = 0; + _irqL irqL; + bool has_p2p_ie = _FALSE; + + _enter_critical_bh(&(padapter->mlmepriv.scanned_queue.lock), &irqL); + + for (pos = get_next(head); !rtw_end_of_queue_search(head, pos); pos = get_next(pos)) { + + scanned = LIST_CONTAINOR(pos, struct wlan_network, list); + + if (_rtw_memcmp(&(scanned->network.Ssid), &(pnetwork->Ssid), sizeof(NDIS_802_11_SSID)) == _TRUE + && _rtw_memcmp(scanned->network.MacAddress, pnetwork->MacAddress, sizeof(NDIS_802_11_MAC_ADDRESS)) == _TRUE + ) { + ie_offset = (scanned->network.Reserved[0] == BSS_TYPE_PROB_REQ ? 0 : 12); + if (rtw_get_p2p_ie(scanned->network.IEs + ie_offset, scanned->network.IELength - ie_offset, NULL, NULL)) + has_p2p_ie = _TRUE; + break; + } + } + + _exit_critical_bh(&(padapter->mlmepriv.scanned_queue.lock), &irqL); + + if (scanned == NULL || rtw_end_of_queue_search(head, pos) || has_p2p_ie == _FALSE) +#endif /* CONFIG_P2P */ + /* To avoid connecting to AP fail during resume process, change retry count from 5 to 1 */ + issue_deauth_ex(padapter, pnetwork->MacAddress, WLAN_REASON_DEAUTH_LEAVING, 1, 100); + } +#endif /* CONFIG_DEAUTH_BEFORE_CONNECT */ + + /* here wait for receiving the beacon to start auth */ + /* and enable a timer */ + beacon_timeout = decide_wait_for_beacon_timeout(pmlmeinfo->bcn_interval); + set_link_timer(pmlmeext, beacon_timeout); + _set_timer(&padapter->mlmepriv.assoc_timer, + (REAUTH_TO * REAUTH_LIMIT) + (REASSOC_TO * REASSOC_LIMIT) + beacon_timeout); + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam(padapter)) { + rtw_ft_start_clnt_join(padapter); + } else +#endif + { + rtw_sta_linking_test_set_start(); + pmlmeinfo->state = WIFI_FW_AUTH_NULL | WIFI_FW_STATION_STATE; + } + } else if (caps & cap_IBSS) { /* adhoc client */ + Set_MSR(padapter, WIFI_FW_ADHOC_STATE); + + val8 = 0xcf; + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_CFG, (u8 *)(&val8)); + + beacon_timing_control(padapter); + + pmlmeinfo->state = WIFI_FW_ADHOC_STATE; + + report_join_res(padapter, 1, WLAN_STATUS_SUCCESS); + } else { + /* RTW_INFO("marc: invalid cap:%x\n", caps); */ + return; + } + +} + +void start_clnt_auth(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + _cancel_timer_ex(&pmlmeext->link_timer); + + pmlmeinfo->state &= (~WIFI_FW_AUTH_NULL); + pmlmeinfo->state |= WIFI_FW_AUTH_STATE; + + pmlmeinfo->auth_seq = 1; + pmlmeinfo->reauth_count = 0; + pmlmeinfo->reassoc_count = 0; + pmlmeinfo->link_count = 0; + pmlmeext->retry = 0; + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam(padapter)) { + rtw_ft_set_status(padapter, RTW_FT_AUTHENTICATING_STA); + RTW_PRINT("start ft auth\n"); + } else +#endif + RTW_PRINT("start auth\n"); + +#ifdef CONFIG_IOCTL_CFG80211 + if (rtw_sec_chk_auth_type(padapter, MLME_AUTHTYPE_SAE)) { + if (rtw_cached_pmkid(padapter, get_my_bssid(&pmlmeinfo->network)) != -1) { + RTW_INFO("SAE: PMKSA cache entry found\n"); + padapter->securitypriv.auth_alg = WLAN_AUTH_OPEN; + goto no_external_auth; + } + + RTW_PRINT("SAE: start external auth\n"); + rtw_cfg80211_external_auth_request(padapter, NULL); + return; + } +no_external_auth: +#endif /* CONFIG_IOCTL_CFG80211 */ + + issue_auth(padapter, NULL, 0); + + set_link_timer(pmlmeext, REAUTH_TO); + +} + + +void start_clnt_assoc(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + _cancel_timer_ex(&pmlmeext->link_timer); + + pmlmeinfo->state &= (~(WIFI_FW_AUTH_NULL | WIFI_FW_AUTH_STATE)); + pmlmeinfo->state |= (WIFI_FW_AUTH_SUCCESS | WIFI_FW_ASSOC_STATE); + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam(padapter) + #ifdef CONFIG_RTW_WNM + || rtw_wnm_btm_reassoc_req(padapter) + #endif + ) + issue_reassocreq(padapter); + else +#endif + issue_assocreq(padapter); + + set_link_timer(pmlmeext, REASSOC_TO); +} + +unsigned int receive_disconnect(_adapter *padapter, unsigned char *MacAddr, unsigned short reason, u8 locally_generated) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (!(_rtw_memcmp(MacAddr, get_my_bssid(&pmlmeinfo->network), ETH_ALEN))) + return _SUCCESS; + + RTW_INFO("%s\n", __FUNCTION__); + +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_do_disconnect(padapter); +#endif + if ((pmlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE) { + if (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) { + if (report_del_sta_event(padapter, MacAddr, reason, _TRUE, locally_generated) != _FAIL) + pmlmeinfo->state = WIFI_FW_NULL_STATE; + } else if (pmlmeinfo->state & WIFI_FW_LINKING_STATE) { + if (report_join_res(padapter, -2, reason) != _FAIL) + pmlmeinfo->state = WIFI_FW_NULL_STATE; + } else + RTW_INFO(FUNC_ADPT_FMT" - End to Disconnect\n", FUNC_ADPT_ARG(padapter)); +#ifdef CONFIG_RTW_80211R + rtw_ft_roam_status_reset(padapter); +#endif +#ifdef CONFIG_RTW_WNM + rtw_wnm_reset_btm_state(padapter); +#endif + } + + return _SUCCESS; +} + +static void rtw_hidden_ssid_bss_count(_adapter *adapter, WLAN_BSSID_EX *bss) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + int chset_idx; + + if (bss->InfrastructureMode != Ndis802_11Infrastructure) + return; + + if (!hidden_ssid_ap(bss)) + return; + + chset_idx = rtw_chset_search_ch(chset, bss->Configuration.DSConfig); + if (chset_idx < 0) + return; + + chset[chset_idx].hidden_bss_cnt++; +} + +/**************************************************************************** + +Following are the functions to report events + +*****************************************************************************/ + +void report_survey_event(_adapter *padapter, union recv_frame *precv_frame) +{ + struct cmd_obj *pcmd_obj; + u8 *pevtcmd; + u32 cmdsz; + struct survey_event *psurvey_evt; + struct rtw_evt_header *evt_hdr; + struct mlme_ext_priv *pmlmeext; + struct cmd_priv *pcmdpriv; + /* u8 *pframe = precv_frame->u.hdr.rx_data; */ + /* uint len = precv_frame->u.hdr.len; */ + + if (!padapter) + return; + + pmlmeext = &padapter->mlmeextpriv; + pcmdpriv = &padapter->cmdpriv; + + pcmd_obj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd_obj == NULL) + return; + + cmdsz = (sizeof(struct survey_event) + sizeof(struct rtw_evt_header)); + pevtcmd = (u8 *)rtw_zmalloc(cmdsz); + if (pevtcmd == NULL) { + rtw_mfree((u8 *)pcmd_obj, sizeof(struct cmd_obj)); + return; + } + + _rtw_init_listhead(&pcmd_obj->list); + + pcmd_obj->cmdcode = CMD_SET_MLME_EVT; + pcmd_obj->cmdsz = cmdsz; + pcmd_obj->parmbuf = pevtcmd; + + pcmd_obj->rsp = NULL; + pcmd_obj->rspsz = 0; + + evt_hdr = (struct rtw_evt_header *)(pevtcmd); + evt_hdr->len = sizeof(struct survey_event); + evt_hdr->id = EVT_SURVEY; + evt_hdr->seq = ATOMIC_INC_RETURN(&pmlmeext->event_seq); + + psurvey_evt = (struct survey_event *)(pevtcmd + sizeof(struct rtw_evt_header)); + + if (collect_bss_info(padapter, precv_frame, (WLAN_BSSID_EX *)&psurvey_evt->bss) == _FAIL) { + rtw_mfree((u8 *)pcmd_obj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pevtcmd, cmdsz); + return; + } + + rtw_hidden_ssid_bss_count(padapter, &psurvey_evt->bss); + + rtw_enqueue_cmd(pcmdpriv, pcmd_obj); + + pmlmeext->sitesurvey_res.bss_cnt++; + + return; + +} + +/* +* @acs: aim to trigger channel selection +*/ +void report_surveydone_event(_adapter *padapter, bool acs) +{ + struct cmd_obj *pcmd_obj; + u8 *pevtcmd; + u32 cmdsz; + struct surveydone_event *psurveydone_evt; + struct rtw_evt_header *evt_hdr; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + pcmd_obj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd_obj == NULL) + return; + + cmdsz = (sizeof(struct surveydone_event) + sizeof(struct rtw_evt_header)); + pevtcmd = (u8 *)rtw_zmalloc(cmdsz); + if (pevtcmd == NULL) { + rtw_mfree((u8 *)pcmd_obj, sizeof(struct cmd_obj)); + return; + } + + _rtw_init_listhead(&pcmd_obj->list); + + pcmd_obj->cmdcode = CMD_SET_MLME_EVT; + pcmd_obj->cmdsz = cmdsz; + pcmd_obj->parmbuf = pevtcmd; + + pcmd_obj->rsp = NULL; + pcmd_obj->rspsz = 0; + + evt_hdr = (struct rtw_evt_header *)(pevtcmd); + evt_hdr->len = sizeof(struct surveydone_event); + evt_hdr->id = EVT_SURVEY_DONE; + evt_hdr->seq = ATOMIC_INC_RETURN(&pmlmeext->event_seq); + + psurveydone_evt = (struct surveydone_event *)(pevtcmd + sizeof(struct rtw_evt_header)); + psurveydone_evt->bss_cnt = pmlmeext->sitesurvey_res.bss_cnt; + psurveydone_evt->activate_ch_cnt = pmlmeext->sitesurvey_res.activate_ch_cnt; + psurveydone_evt->acs = acs; + + RTW_INFO("survey done event(%x) band:%d for "ADPT_FMT"\n", psurveydone_evt->bss_cnt, padapter->setband, ADPT_ARG(padapter)); + + rtw_enqueue_cmd(pcmdpriv, pcmd_obj); + + return; + +} + +u32 report_join_res(_adapter *padapter, int aid_res, u16 status) +{ + struct cmd_obj *pcmd_obj; + u8 *pevtcmd; + u32 cmdsz; + struct joinbss_event *pjoinbss_evt; + struct rtw_evt_header *evt_hdr; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u32 ret = _FAIL; + + pcmd_obj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd_obj == NULL) + goto exit; + + cmdsz = (sizeof(struct joinbss_event) + sizeof(struct rtw_evt_header)); + pevtcmd = (u8 *)rtw_zmalloc(cmdsz); + if (pevtcmd == NULL) { + rtw_mfree((u8 *)pcmd_obj, sizeof(struct cmd_obj)); + goto exit; + } + + _rtw_init_listhead(&pcmd_obj->list); + + pcmd_obj->cmdcode = CMD_SET_MLME_EVT; + pcmd_obj->cmdsz = cmdsz; + pcmd_obj->parmbuf = pevtcmd; + + pcmd_obj->rsp = NULL; + pcmd_obj->rspsz = 0; + + evt_hdr = (struct rtw_evt_header *)(pevtcmd); + evt_hdr->len = sizeof(struct joinbss_event); + evt_hdr->id = EVT_JOINBSS; + evt_hdr->seq = ATOMIC_INC_RETURN(&pmlmeext->event_seq); + + pjoinbss_evt = (struct joinbss_event *)(pevtcmd + sizeof(struct rtw_evt_header)); + _rtw_memcpy((unsigned char *)(&(pjoinbss_evt->network.network)), &(pmlmeinfo->network), sizeof(WLAN_BSSID_EX)); + pjoinbss_evt->network.join_res = pjoinbss_evt->network.aid = aid_res; + + RTW_INFO("report_join_res(%d, %u)\n", aid_res, status); + + + rtw_joinbss_event_prehandle(padapter, (u8 *)&pjoinbss_evt->network, status); + + + ret = rtw_enqueue_cmd(pcmdpriv, pcmd_obj); + +exit: + return ret; +} + +void report_wmm_edca_update(_adapter *padapter) +{ + struct cmd_obj *pcmd_obj; + u8 *pevtcmd; + u32 cmdsz; + struct wmm_event *pwmm_event; + struct rtw_evt_header *evt_hdr; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + pcmd_obj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd_obj == NULL) + return; + + cmdsz = (sizeof(struct wmm_event) + sizeof(struct rtw_evt_header)); + pevtcmd = (u8 *)rtw_zmalloc(cmdsz); + if (pevtcmd == NULL) { + rtw_mfree((u8 *)pcmd_obj, sizeof(struct cmd_obj)); + return; + } + + _rtw_init_listhead(&pcmd_obj->list); + + pcmd_obj->cmdcode = CMD_SET_MLME_EVT; + pcmd_obj->cmdsz = cmdsz; + pcmd_obj->parmbuf = pevtcmd; + + pcmd_obj->rsp = NULL; + pcmd_obj->rspsz = 0; + + evt_hdr = (struct rtw_evt_header *)(pevtcmd); + evt_hdr->len = sizeof(struct wmm_event); + evt_hdr->id = EVT_WMM_UPDATE; + evt_hdr->seq = ATOMIC_INC_RETURN(&pmlmeext->event_seq); + + pwmm_event = (struct wmm_event *)(pevtcmd + sizeof(struct rtw_evt_header)); + pwmm_event->wmm = 0; + + rtw_enqueue_cmd(pcmdpriv, pcmd_obj); + + return; + +} + +u32 report_del_sta_event(_adapter *padapter, unsigned char *MacAddr, unsigned short reason, bool enqueue, u8 locally_generated) +{ + struct cmd_obj *pcmd_obj; + u8 *pevtcmd; + u32 cmdsz; + struct sta_info *psta; + int mac_id = -1; + struct stadel_event *pdel_sta_evt; + struct rtw_evt_header *evt_hdr; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + /* prepare cmd parameter */ + cmdsz = (sizeof(struct stadel_event) + sizeof(struct rtw_evt_header)); + pevtcmd = (u8 *)rtw_zmalloc(cmdsz); + if (pevtcmd == NULL) { + res = _FAIL; + goto exit; + } + + evt_hdr = (struct rtw_evt_header *)(pevtcmd); + evt_hdr->len = sizeof(struct stadel_event); + evt_hdr->id = EVT_DEL_STA; + evt_hdr->seq = ATOMIC_INC_RETURN(&pmlmeext->event_seq); + + pdel_sta_evt = (struct stadel_event *)(pevtcmd + sizeof(struct rtw_evt_header)); + _rtw_memcpy((unsigned char *)(&(pdel_sta_evt->macaddr)), MacAddr, ETH_ALEN); + _rtw_memcpy((unsigned char *)(pdel_sta_evt->rsvd), (unsigned char *)(&reason), 2); + psta = rtw_get_stainfo(&padapter->stapriv, MacAddr); + if (psta) + mac_id = (int)psta->cmn.mac_id; + else + mac_id = (-1); + pdel_sta_evt->mac_id = mac_id; + pdel_sta_evt->locally_generated = locally_generated; + + if (!enqueue) { + /* do directly */ + rtw_stadel_event_callback(padapter, (u8 *)pdel_sta_evt); + rtw_mfree(pevtcmd, cmdsz); + } else { + pcmd_obj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd_obj == NULL) { + rtw_mfree(pevtcmd, cmdsz); + res = _FAIL; + goto exit; + } + + _rtw_init_listhead(&pcmd_obj->list); + pcmd_obj->cmdcode = CMD_SET_MLME_EVT; + pcmd_obj->cmdsz = cmdsz; + pcmd_obj->parmbuf = pevtcmd; + + pcmd_obj->rsp = NULL; + pcmd_obj->rspsz = 0; + + res = rtw_enqueue_cmd(pcmdpriv, pcmd_obj); + } + +exit: + + RTW_INFO(FUNC_ADPT_FMT" "MAC_FMT" mac_id=%d, enqueue:%d, res:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(MacAddr), mac_id, enqueue, res); + + return res; +} + +void report_add_sta_event(_adapter *padapter, unsigned char *MacAddr) +{ + struct cmd_obj *pcmd_obj; + u8 *pevtcmd; + u32 cmdsz; + struct stassoc_event *padd_sta_evt; + struct rtw_evt_header *evt_hdr; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + pcmd_obj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd_obj == NULL) + return; + + cmdsz = (sizeof(struct stassoc_event) + sizeof(struct rtw_evt_header)); + pevtcmd = (u8 *)rtw_zmalloc(cmdsz); + if (pevtcmd == NULL) { + rtw_mfree((u8 *)pcmd_obj, sizeof(struct cmd_obj)); + return; + } + + _rtw_init_listhead(&pcmd_obj->list); + + pcmd_obj->cmdcode = CMD_SET_MLME_EVT; + pcmd_obj->cmdsz = cmdsz; + pcmd_obj->parmbuf = pevtcmd; + + pcmd_obj->rsp = NULL; + pcmd_obj->rspsz = 0; + + evt_hdr = (struct rtw_evt_header *)(pevtcmd); + evt_hdr->len = sizeof(struct stassoc_event); + evt_hdr->id = EVT_ADD_STA; + evt_hdr->seq = ATOMIC_INC_RETURN(&pmlmeext->event_seq); + + padd_sta_evt = (struct stassoc_event *)(pevtcmd + sizeof(struct rtw_evt_header)); + _rtw_memcpy((unsigned char *)(&(padd_sta_evt->macaddr)), MacAddr, ETH_ALEN); + + RTW_INFO("report_add_sta_event: add STA\n"); + + rtw_enqueue_cmd(pcmdpriv, pcmd_obj); + + return; +} + + +bool rtw_port_switch_chk(_adapter *adapter) +{ + bool switch_needed = _FALSE; +#ifdef CONFIG_CONCURRENT_MODE +#ifdef CONFIG_RUNTIME_PORT_SWITCH + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct pwrctrl_priv *pwrctl = dvobj_to_pwrctl(dvobj); + _adapter *if_port0 = NULL; + _adapter *if_port1 = NULL; + struct mlme_ext_info *if_port0_mlmeinfo = NULL; + struct mlme_ext_info *if_port1_mlmeinfo = NULL; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (get_hw_port(dvobj->padapters[i]) == HW_PORT0) { + if_port0 = dvobj->padapters[i]; + if_port0_mlmeinfo = &(if_port0->mlmeextpriv.mlmext_info); + } else if (get_hw_port(dvobj->padapters[i]) == HW_PORT1) { + if_port1 = dvobj->padapters[i]; + if_port1_mlmeinfo = &(if_port1->mlmeextpriv.mlmext_info); + } + } + + if (if_port0 == NULL) { + rtw_warn_on(1); + goto exit; + } + + if (if_port1 == NULL) { + rtw_warn_on(1); + goto exit; + } + +#ifdef DBG_RUNTIME_PORT_SWITCH + RTW_INFO(FUNC_ADPT_FMT" wowlan_mode:%u\n" + ADPT_FMT", port0, mlmeinfo->state:0x%08x, p2p_state:%d, %d\n" + ADPT_FMT", port1, mlmeinfo->state:0x%08x, p2p_state:%d, %d\n", + FUNC_ADPT_ARG(adapter), pwrctl->wowlan_mode, + ADPT_ARG(if_port0), if_port0_mlmeinfo->state, rtw_p2p_state(&if_port0->wdinfo), rtw_p2p_chk_state(&if_port0->wdinfo, P2P_STATE_NONE), + ADPT_ARG(if_port1), if_port1_mlmeinfo->state, rtw_p2p_state(&if_port1->wdinfo), rtw_p2p_chk_state(&if_port1->wdinfo, P2P_STATE_NONE)); +#endif /* DBG_RUNTIME_PORT_SWITCH */ + +#ifdef CONFIG_WOWLAN + /* WOWLAN interface(primary, for now) should be port0 */ + if (pwrctl->wowlan_mode == _TRUE) { + if (!is_primary_adapter(if_port0)) { + RTW_INFO("%s "ADPT_FMT" enable WOWLAN\n", __func__, ADPT_ARG(if_port1)); + switch_needed = _TRUE; + } + goto exit; + } +#endif /* CONFIG_WOWLAN */ + + /* AP/Mesh should use port0 for ctl frame's ack */ + if ((if_port1_mlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) { + RTW_INFO("%s "ADPT_FMT" is AP/GO/Mesh\n", __func__, ADPT_ARG(if_port1)); + switch_needed = _TRUE; + goto exit; + } + + /* GC should use port0 for p2p ps */ + if (((if_port1_mlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE) + && (if_port1_mlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) +#ifdef CONFIG_P2P + && !rtw_p2p_chk_state(&if_port1->wdinfo, P2P_STATE_NONE) +#endif + && !check_fwstate(&if_port1->mlmepriv, WIFI_UNDER_WPS) + ) { + RTW_INFO("%s "ADPT_FMT" is GC\n", __func__, ADPT_ARG(if_port1)); + switch_needed = _TRUE; + goto exit; + } + + /* port1 linked, but port0 not linked */ + if ((if_port1_mlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) + && !(if_port0_mlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) + && ((if_port0_mlmeinfo->state & 0x03) != WIFI_FW_AP_STATE) + ) { + RTW_INFO("%s "ADPT_FMT" is SINGLE_LINK\n", __func__, ADPT_ARG(if_port1)); + switch_needed = _TRUE; + goto exit; + } + +exit: +#ifdef DBG_RUNTIME_PORT_SWITCH + RTW_INFO(FUNC_ADPT_FMT" ret:%d\n", FUNC_ADPT_ARG(adapter), switch_needed); +#endif /* DBG_RUNTIME_PORT_SWITCH */ +#endif /* CONFIG_RUNTIME_PORT_SWITCH */ +#endif /* CONFIG_CONCURRENT_MODE */ + return switch_needed; +} + +/**************************************************************************** + +Following are the event callback functions + +*****************************************************************************/ + +/* for sta/adhoc mode */ +void update_sta_info(_adapter *padapter, struct sta_info *psta) +{ + _irqL irqL; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + /* ERP */ + VCS_update(padapter, psta); + +#ifdef CONFIG_80211N_HT + /* HT */ + if (pmlmepriv->htpriv.ht_option) { + psta->htpriv.ht_option = _TRUE; + + psta->htpriv.ampdu_enable = pmlmepriv->htpriv.ampdu_enable; + + psta->htpriv.rx_ampdu_min_spacing = (pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & IEEE80211_HT_CAP_AMPDU_DENSITY) >> 2; + + if (support_short_GI(padapter, &(pmlmeinfo->HT_caps), CHANNEL_WIDTH_20)) + psta->htpriv.sgi_20m = _TRUE; + + if (support_short_GI(padapter, &(pmlmeinfo->HT_caps), CHANNEL_WIDTH_40)) + psta->htpriv.sgi_40m = _TRUE; + + psta->qos_option = _TRUE; + + psta->htpriv.ldpc_cap = pmlmepriv->htpriv.ldpc_cap; + psta->htpriv.stbc_cap = pmlmepriv->htpriv.stbc_cap; + psta->htpriv.beamform_cap = pmlmepriv->htpriv.beamform_cap; + + _rtw_memcpy(&psta->htpriv.ht_cap, &pmlmeinfo->HT_caps, sizeof(struct rtw_ieee80211_ht_cap)); + #ifdef CONFIG_BEAMFORMING + psta->htpriv.beamform_cap = pmlmepriv->htpriv.beamform_cap; + psta->cmn.bf_info.ht_beamform_cap = pmlmepriv->htpriv.beamform_cap; + #endif + } else +#endif /* CONFIG_80211N_HT */ + { +#ifdef CONFIG_80211N_HT + psta->htpriv.ht_option = _FALSE; + psta->htpriv.ampdu_enable = _FALSE; + psta->htpriv.tx_amsdu_enable = _FALSE; + psta->htpriv.sgi_20m = _FALSE; + psta->htpriv.sgi_40m = _FALSE; +#endif /* CONFIG_80211N_HT */ + psta->qos_option = _FALSE; + + } + +#ifdef CONFIG_80211N_HT + psta->htpriv.ch_offset = pmlmeext->cur_ch_offset; + + psta->htpriv.agg_enable_bitmap = 0x0;/* reset */ + psta->htpriv.candidate_tid_bitmap = 0x0;/* reset */ +#endif /* CONFIG_80211N_HT */ + + psta->cmn.bw_mode = pmlmeext->cur_bwmode; + + /* QoS */ + if (pmlmepriv->qospriv.qos_option) + psta->qos_option = _TRUE; + +#ifdef CONFIG_80211AC_VHT + _rtw_memcpy(&psta->vhtpriv, &pmlmepriv->vhtpriv, sizeof(struct vht_priv)); + if (psta->vhtpriv.vht_option) { + psta->cmn.ra_info.is_vht_enable = _TRUE; + #ifdef CONFIG_BEAMFORMING + psta->vhtpriv.beamform_cap = pmlmepriv->vhtpriv.beamform_cap; + psta->cmn.bf_info.vht_beamform_cap = pmlmepriv->vhtpriv.beamform_cap; + #endif /*CONFIG_BEAMFORMING*/ + } +#endif /* CONFIG_80211AC_VHT */ + psta->cmn.ra_info.is_support_sgi = query_ra_short_GI(psta, rtw_get_tx_bw_mode(padapter, psta)); + update_ldpc_stbc_cap(psta); + + _enter_critical_bh(&psta->lock, &irqL); + psta->state = WIFI_ASOC_STATE; + _exit_critical_bh(&psta->lock, &irqL); + +} + +static void rtw_mlmeext_disconnect(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 self_action = MLME_ACTION_UNKNOWN; + u8 state_backup = (pmlmeinfo->state & 0x03); + u8 ASIX_ID[] = {0x00, 0x0E, 0xC6}; + + if (MLME_IS_AP(padapter)) + self_action = MLME_AP_STOPPED; + else if (MLME_IS_MESH(padapter)) + self_action = MLME_MESH_STOPPED; + else if (MLME_IS_STA(padapter)) + self_action = MLME_STA_DISCONNECTED; + else if (MLME_IS_ADHOC(padapter) || MLME_IS_ADHOC_MASTER(padapter)) + self_action = MLME_ADHOC_STOPPED; + else { + RTW_INFO("state:0x%x\n", MLME_STATE(padapter)); + rtw_warn_on(1); + } + + /* set_opmode_cmd(padapter, infra_client_with_mlme); */ +#ifdef CONFIG_HW_P0_TSF_SYNC + if (self_action == MLME_STA_DISCONNECTED) + correct_TSF(padapter, self_action); +#endif + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_DISCONNECT, 0); + rtw_hal_set_hwreg(padapter, HW_VAR_BSSID, null_addr); + if (self_action == MLME_STA_DISCONNECTED) + rtw_hal_rcr_set_chk_bssid(padapter, self_action); + + /* set MSR to no link state->infra. mode */ + Set_MSR(padapter, _HW_STATE_STATION_); + + /* check if sta is ASIX peer and fix IOT issue if it is. */ + if (_rtw_memcmp(get_my_bssid(&pmlmeinfo->network) , ASIX_ID , 3)) { + u8 iot_flag = _FALSE; + rtw_hal_set_hwreg(padapter, HW_VAR_ASIX_IOT, (u8 *)(&iot_flag)); + } + pmlmeinfo->state = WIFI_FW_NULL_STATE; + +#ifdef CONFIG_MCC_MODE + /* mcc disconnect setting before download LPS rsvd page */ + rtw_hal_set_mcc_setting_disconnect(padapter); +#endif /* CONFIG_MCC_MODE */ + + if (state_backup == WIFI_FW_STATION_STATE) { + if (rtw_port_switch_chk(padapter) == _TRUE) { + rtw_hal_set_hwreg(padapter, HW_VAR_PORT_SWITCH, NULL); +#ifdef CONFIG_LPS + { + _adapter *port0_iface = dvobj_get_port0_adapter(adapter_to_dvobj(padapter)); + if (port0_iface) + rtw_lps_ctrl_wk_cmd(port0_iface, LPS_CTRL_CONNECT, RTW_CMDF_DIRECTLY); + } +#endif + } + } + + /* switch to the 20M Hz mode after disconnect */ + pmlmeext->cur_bwmode = CHANNEL_WIDTH_20; + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; +#ifdef CONFIG_CTRL_TXSS_BY_TP + pmlmeext->txss_1ss = _FALSE; +#endif + +#ifdef CONFIG_FCS_MODE + if (EN_FCS(padapter)) + rtw_hal_set_hwreg(padapter, HW_VAR_STOP_FCS_MODE, NULL); +#endif + + if (!(MLME_IS_STA(padapter) && MLME_IS_OPCH_SW(padapter))) { + /* DFS and channel status no need to check here for STA under OPCH_SW */ + u8 ch, bw, offset; + + #ifdef CONFIG_DFS_MASTER + rtw_dfs_rd_en_decision(padapter, self_action, 0); + #endif + + if (rtw_mi_get_ch_setting_union_no_self(padapter, &ch, &bw, &offset) != 0) + set_channel_bwmode(padapter, ch, offset, bw); + rtw_mi_update_union_chan_inf(padapter, ch, offset, bw); + rtw_rfctl_update_op_mode(adapter_to_rfctl(padapter), BIT(padapter->iface_id), 0); + } + + flush_all_cam_entry(padapter); + + _cancel_timer_ex(&pmlmeext->link_timer); + + /* pmlmepriv->LinkDetectInfo.TrafficBusyState = _FALSE; */ + pmlmepriv->LinkDetectInfo.TrafficTransitionCount = 0; + pmlmepriv->LinkDetectInfo.LowPowerTransitionCount = 0; + +#ifdef CONFIG_TDLS + padapter->tdlsinfo.ap_prohibited = _FALSE; + + /* For TDLS channel switch, currently we only allow it to work in wifi logo test mode */ + if (padapter->registrypriv.wifi_spec == 1) + padapter->tdlsinfo.ch_switch_prohibited = _FALSE; +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_WMMPS_STA + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + /* reset currently related uapsd setting when the connection has broken */ + pmlmepriv->qospriv.uapsd_max_sp_len = 0; + pmlmepriv->qospriv.uapsd_tid = 0; + pmlmepriv->qospriv.uapsd_tid_delivery_enabled = 0; + pmlmepriv->qospriv.uapsd_tid_trigger_enabled = 0; + pmlmepriv->qospriv.uapsd_ap_supported = 0; + } +#endif /* CONFIG_WMMPS_STA */ +#ifdef CONFIG_RTS_FULL_BW + rtw_set_rts_bw(padapter); +#endif/*CONFIG_RTS_FULL_BW*/ + +} + +void mlmeext_joinbss_event_callback(_adapter *padapter, int join_res) +{ + struct sta_info *psta; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + struct sta_priv *pstapriv = &padapter->stapriv; + u8 join_type; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + +#ifndef CONFIG_IOCTL_CFG80211 + struct security_priv *psecuritypriv = &padapter->securitypriv; +#endif + + if (pmlmepriv->wpa_phase == _TRUE) + pmlmepriv->wpa_phase = _FALSE; + + if (join_res < 0) { + join_type = 1; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_JOIN, (u8 *)(&join_type)); + rtw_hal_set_hwreg(padapter, HW_VAR_BSSID, null_addr); + if ((pmlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE) + rtw_hal_rcr_set_chk_bssid(padapter, MLME_STA_DISCONNECTED); + + rtw_btcoex_connect_notify(padapter, join_type); + + goto exit_mlmeext_joinbss_event_callback; + } + +#ifdef CONFIG_ARP_KEEP_ALIVE + pmlmepriv->bGetGateway = 1; + pmlmepriv->GetGatewayTryCnt = 0; +#endif + +#ifdef CONFIG_AP_MODE + if ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE) { + /* update bc/mc sta_info */ + update_bmc_sta(padapter); + } +#endif + + /* turn on dynamic functions */ + /* Switch_DM_Func(padapter, DYNAMIC_ALL_FUNC_ENABLE, _TRUE); */ + + /* update IOT-releated issue */ + update_IOT_info(padapter); + + #ifdef CONFIG_RTS_FULL_BW + rtw_set_rts_bw(padapter); + #endif/*CONFIG_RTS_FULL_BW*/ + + rtw_hal_set_hwreg(padapter, HW_VAR_BASIC_RATE, cur_network->SupportedRates); + + /* BCN interval */ + rtw_hal_set_hwreg(padapter, HW_VAR_BEACON_INTERVAL, (u8 *)(&pmlmeinfo->bcn_interval)); + + /* udpate capability */ + update_capinfo(padapter, pmlmeinfo->capability); + + /* WMM, Update EDCA param */ + WMMOnAssocRsp(padapter); +#ifdef CONFIG_80211N_HT + /* HT */ + HTOnAssocRsp(padapter); +#endif /* CONFIG_80211N_HT */ +#ifdef CONFIG_80211AC_VHT + /* VHT */ + VHTOnAssocRsp(padapter); +#endif + + psta = rtw_get_stainfo(pstapriv, cur_network->MacAddress); + if (psta) { /* only for infra. mode */ + psta->wireless_mode = pmlmeext->cur_wireless_mode; + + /* set per sta rate after updating HT cap. */ + set_sta_rate(padapter, psta); + + rtw_sta_media_status_rpt(padapter, psta, 1); + + /* wakeup macid after join bss successfully to ensure + the subsequent data frames can be sent out normally */ + rtw_hal_macid_wakeup(padapter, psta->cmn.mac_id); + + rtw_xmit_queue_clear(psta); + } + +#ifndef CONFIG_IOCTL_CFG80211 + if (is_wep_enc(psecuritypriv->dot11PrivacyAlgrthm)) + rtw_sec_restore_wep_key(padapter); +#endif /* CONFIG_IOCTL_CFG80211 */ + + if (rtw_port_switch_chk(padapter) == _TRUE) + rtw_hal_set_hwreg(padapter, HW_VAR_PORT_SWITCH, NULL); + + join_type = 2; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_JOIN, (u8 *)(&join_type)); + + if ((pmlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE) { + rtw_hal_rcr_set_chk_bssid(padapter, MLME_STA_CONNECTED); + + /* correcting TSF */ + correct_TSF(padapter, MLME_STA_CONNECTED); + + /* set_link_timer(pmlmeext, DISCONNECT_TO); */ + } + +#ifdef CONFIG_LPS + #ifndef CONFIG_FW_MULTI_PORT_SUPPORT + if (get_hw_port(padapter) == HW_PORT0) + #endif + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_CONNECT, RTW_CMDF_DIRECTLY); +#endif + + rtw_btcoex_connect_notify(padapter, join_type); + +#ifdef CONFIG_BEAMFORMING + if (psta) + beamforming_wk_cmd(padapter, BEAMFORMING_CTRL_ENTER, (u8 *)psta, sizeof(struct sta_info), 0); +#endif/*CONFIG_BEAMFORMING*/ + +exit_mlmeext_joinbss_event_callback: + + rtw_join_done_chk_ch(padapter, join_res); +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_join_done(padapter); +#endif + + RTW_INFO("=>%s - End to Connection without 4-way\n", __FUNCTION__); +} + +/* currently only adhoc mode will go here */ +void mlmeext_sta_add_event_callback(_adapter *padapter, struct sta_info *psta) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 join_type; + + RTW_INFO("%s\n", __FUNCTION__); + + if ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE) { + if (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) { /* adhoc master or sta_count>1 */ + /* nothing to do */ + } else { /* adhoc client */ + #ifdef CONFIG_AP_MODE + /* update TSF Value */ + /* update_TSF(pmlmeext, pframe, len); */ + + /* correcting TSF */ + correct_TSF(padapter, MLME_ADHOC_STARTED); + + /* start beacon */ + if (send_beacon(padapter) == _FAIL) + rtw_warn_on(1); + + pmlmeinfo->state |= WIFI_FW_ASSOC_SUCCESS; + #endif + } + + join_type = 2; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_JOIN, (u8 *)(&join_type)); + + rtw_btcoex_connect_notify(padapter, join_type); + } + + /* update adhoc sta_info */ + update_sta_info(padapter, psta); + + rtw_hal_update_sta_ra_info(padapter, psta); + + /* ToDo: HT for Ad-hoc */ + psta->wireless_mode = rtw_check_network_type(psta->bssrateset, psta->bssratelen, pmlmeext->cur_channel); + rtw_hal_set_odm_var(padapter, HAL_ODM_STA_INFO, psta, _TRUE); + + /* rate radaptive */ + Update_RA_Entry(padapter, psta); +} + +void mlmeext_sta_del_event_callback(_adapter *padapter) +{ + if (is_client_associated_to_ap(padapter) || is_IBSS_empty(padapter)) + rtw_mlmeext_disconnect(padapter); +} + +/**************************************************************************** + +Following are the functions for the timer handlers + +*****************************************************************************/ +void _linked_info_dump(_adapter *padapter) +{ + if (padapter->bLinkInfoDump) { + rtw_hal_get_def_var(padapter, HW_DEF_RA_INFO_DUMP, RTW_DBGDUMP); + rtw_hal_set_odm_var(padapter, HAL_ODM_RX_INFO_DUMP, RTW_DBGDUMP, _FALSE); + } +} +/******************************************************************** + +When station does not receive any packet in MAX_CONTINUAL_NORXPACKET_COUNT*2 seconds, +recipient station will teardown the block ack by issuing DELBA frame. + +*********************************************************************/ +void rtw_delba_check(_adapter *padapter, struct sta_info *psta, u8 from_timer) +{ + int i = 0; + int ret = _SUCCESS; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + /* + IOT issue,occur Broadcom ap(Buffalo WZR-D1800H,Netgear R6300). + AP is originator.AP does not transmit unicast packets when STA response its BAR. + This case probably occur ap issue BAR after AP builds BA. + + Follow 802.11 spec, STA shall maintain an inactivity timer for every negotiated Block Ack setup. + The inactivity timer is not reset when MPDUs corresponding to other TIDs are received. + */ + if (pmlmeinfo->assoc_AP_vendor == HT_IOT_PEER_BROADCOM) { + for (i = 0; i < TID_NUM ; i++) { + if ((psta->recvreorder_ctrl[i].enable) && + (sta_rx_data_qos_pkts(psta, i) == sta_last_rx_data_qos_pkts(psta, i)) ) { + if (_TRUE == rtw_inc_and_chk_continual_no_rx_packet(psta, i)) { + /* send a DELBA frame to the peer STA with the Reason Code field set to TIMEOUT */ + if (!from_timer) + ret = issue_del_ba_ex(padapter, psta->cmn.mac_addr, i, 39, 0, 3, 1); + else + issue_del_ba(padapter, psta->cmn.mac_addr, i, 39, 0); + psta->recvreorder_ctrl[i].enable = _FALSE; + if (ret != _FAIL) + psta->recvreorder_ctrl[i].ampdu_size = RX_AMPDU_SIZE_INVALID; + rtw_reset_continual_no_rx_packet(psta, i); + } + } else { + /* The inactivity timer is reset when MPDUs to the TID is received. */ + rtw_reset_continual_no_rx_packet(psta, i); + } + } + } +} + + +u8 chk_ap_is_alive(_adapter *padapter, struct sta_info *psta) +{ + u8 ret = _FALSE; +#ifdef DBG_EXPIRATION_CHK + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + RTW_INFO(FUNC_ADPT_FMT" rx:"STA_PKTS_FMT", beacon:%llu, probersp_to_self:%llu" + /*", probersp_bm:%llu, probersp_uo:%llu, probereq:%llu, BI:%u"*/ + ", retry:%u\n" + , FUNC_ADPT_ARG(padapter) + , STA_RX_PKTS_DIFF_ARG(psta) + , psta->sta_stats.rx_beacon_pkts - psta->sta_stats.last_rx_beacon_pkts + , psta->sta_stats.rx_probersp_pkts - psta->sta_stats.last_rx_probersp_pkts + /*, psta->sta_stats.rx_probersp_bm_pkts - psta->sta_stats.last_rx_probersp_bm_pkts + , psta->sta_stats.rx_probersp_uo_pkts - psta->sta_stats.last_rx_probersp_uo_pkts + , psta->sta_stats.rx_probereq_pkts - psta->sta_stats.last_rx_probereq_pkts + , pmlmeinfo->bcn_interval*/ + , pmlmeext->retry + ); + + RTW_INFO(FUNC_ADPT_FMT" tx_pkts:%llu, link_count:%u\n", FUNC_ADPT_ARG(padapter) + , sta_tx_pkts(psta) + , pmlmeinfo->link_count + ); +#endif + + if ((sta_rx_data_pkts(psta) == sta_last_rx_data_pkts(psta)) + && sta_rx_beacon_pkts(psta) == sta_last_rx_beacon_pkts(psta) + && sta_rx_probersp_pkts(psta) == sta_last_rx_probersp_pkts(psta) + ) + ret = _FALSE; + else + ret = _TRUE; + + sta_update_last_rx_pkts(psta); + + return ret; +} + +u8 chk_adhoc_peer_is_alive(struct sta_info *psta) +{ + u8 ret = _TRUE; + +#ifdef DBG_EXPIRATION_CHK + RTW_INFO("sta:"MAC_FMT", rssi:%d, rx:"STA_PKTS_FMT", beacon:%llu, probersp_to_self:%llu" + /*", probersp_bm:%llu, probersp_uo:%llu, probereq:%llu, BI:%u"*/ + ", expire_to:%u\n" + , MAC_ARG(psta->cmn.mac_addr) + , psta->cmn.rssi_stat.rssi + , STA_RX_PKTS_DIFF_ARG(psta) + , psta->sta_stats.rx_beacon_pkts - psta->sta_stats.last_rx_beacon_pkts + , psta->sta_stats.rx_probersp_pkts - psta->sta_stats.last_rx_probersp_pkts + /*, psta->sta_stats.rx_probersp_bm_pkts - psta->sta_stats.last_rx_probersp_bm_pkts + , psta->sta_stats.rx_probersp_uo_pkts - psta->sta_stats.last_rx_probersp_uo_pkts + , psta->sta_stats.rx_probereq_pkts - psta->sta_stats.last_rx_probereq_pkts + , pmlmeinfo->bcn_interval*/ + , psta->expire_to + ); +#endif + + if (sta_rx_data_pkts(psta) == sta_last_rx_data_pkts(psta) + && sta_rx_beacon_pkts(psta) == sta_last_rx_beacon_pkts(psta) + && sta_rx_probersp_pkts(psta) == sta_last_rx_probersp_pkts(psta)) + ret = _FALSE; + + sta_update_last_rx_pkts(psta); + + return ret; +} + +#ifdef CONFIG_TDLS +u8 chk_tdls_peer_sta_is_alive(_adapter *padapter, struct sta_info *psta) +{ + if ((psta->sta_stats.rx_data_pkts == psta->sta_stats.last_rx_data_pkts) + && (psta->sta_stats.rx_tdls_disc_rsp_pkts == psta->sta_stats.last_rx_tdls_disc_rsp_pkts)) + return _FALSE; + + return _TRUE; +} + +void linked_status_chk_tdls(_adapter *padapter) +{ + struct candidate_pool { + struct sta_info *psta; + u8 addr[ETH_ALEN]; + }; + struct sta_priv *pstapriv = &padapter->stapriv; + _irqL irqL; + u8 ack_chk; + struct sta_info *psta; + int i, num_teardown = 0, num_checkalive = 0; + _list *plist, *phead; + struct tdls_txmgmt txmgmt; + struct candidate_pool checkalive[MAX_ALLOWED_TDLS_STA_NUM]; + struct candidate_pool teardown[MAX_ALLOWED_TDLS_STA_NUM]; + u8 tdls_sta_max = _FALSE; + +#define ALIVE_MIN 2 +#define ALIVE_MAX 5 + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + _rtw_memset(checkalive, 0x00, sizeof(checkalive)); + _rtw_memset(teardown, 0x00, sizeof(teardown)); + + if ((padapter->tdlsinfo.link_established == _TRUE)) { + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + + if (psta->tdls_sta_state & TDLS_LINKED_STATE) { + psta->alive_count++; + if (psta->alive_count >= ALIVE_MIN) { + if (chk_tdls_peer_sta_is_alive(padapter, psta) == _FALSE) { + if (psta->alive_count < ALIVE_MAX) { + _rtw_memcpy(checkalive[num_checkalive].addr, psta->cmn.mac_addr, ETH_ALEN); + checkalive[num_checkalive].psta = psta; + num_checkalive++; + } else { + _rtw_memcpy(teardown[num_teardown].addr, psta->cmn.mac_addr, ETH_ALEN); + teardown[num_teardown].psta = psta; + num_teardown++; + } + } else + psta->alive_count = 0; + } + psta->sta_stats.last_rx_data_pkts = psta->sta_stats.rx_data_pkts; + psta->sta_stats.last_rx_tdls_disc_rsp_pkts = psta->sta_stats.rx_tdls_disc_rsp_pkts; + + if ((num_checkalive >= MAX_ALLOWED_TDLS_STA_NUM) || (num_teardown >= MAX_ALLOWED_TDLS_STA_NUM)) { + tdls_sta_max = _TRUE; + break; + } + } + } + + if (tdls_sta_max == _TRUE) + break; + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + if (num_checkalive > 0) { + for (i = 0; i < num_checkalive; i++) { + _rtw_memcpy(txmgmt.peer, checkalive[i].addr, ETH_ALEN); + issue_tdls_dis_req(padapter, &txmgmt); + issue_tdls_dis_req(padapter, &txmgmt); + issue_tdls_dis_req(padapter, &txmgmt); + } + } + + if (num_teardown > 0) { + for (i = 0; i < num_teardown; i++) { + RTW_INFO("[%s %d] Send teardown to "MAC_FMT"\n", __FUNCTION__, __LINE__, MAC_ARG(teardown[i].addr)); + txmgmt.status_code = _RSON_TDLS_TEAR_TOOFAR_; + _rtw_memcpy(txmgmt.peer, teardown[i].addr, ETH_ALEN); + issue_tdls_teardown(padapter, &txmgmt, _FALSE); + } + } + } + +} +#endif /* CONFIG_TDLS */ + +inline int rtw_get_rx_chk_limit(_adapter *adapter) +{ + return adapter->stapriv.rx_chk_limit; +} + +inline void rtw_set_rx_chk_limit(_adapter *adapter, int limit) +{ + adapter->stapriv.rx_chk_limit = limit; +} + +/* from_timer == 1 means driver is in LPS */ +void linked_status_chk(_adapter *padapter, u8 from_timer) +{ + u32 i; + struct sta_info *psta; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; +#ifdef CONFIG_LAYER2_ROAMING + struct recv_priv *precvpriv = &padapter->recvpriv; +#endif + +#ifdef CONFIG_RTW_WDS + rtw_wds_gptr_expire(padapter); +#endif + + if (padapter->registrypriv.mp_mode == _TRUE) + return; + + if (check_fwstate(pmlmepriv, WIFI_CSA_UPDATE_BEACON)) + return; + + if (is_client_associated_to_ap(padapter)) { + /* linked infrastructure client mode */ + + int tx_chk = _SUCCESS, rx_chk = _SUCCESS; + int rx_chk_limit; + int link_count_limit; + +#if defined(CONFIG_RTW_REPEATER_SON) + rtw_rson_scan_wk_cmd(padapter, RSON_SCAN_PROCESS); +#elif defined(CONFIG_LAYER2_ROAMING) + if (rtw_chk_roam_flags(padapter, RTW_ROAM_ACTIVE)) { + RTW_INFO("signal_strength_data.avg_val = %d\n", precvpriv->signal_strength_data.avg_val); + if ((precvpriv->signal_strength_data.avg_val < pmlmepriv->roam_rssi_threshold) + && (rtw_get_passing_time_ms(pmlmepriv->last_roaming) >= pmlmepriv->roam_scan_int*2000)) { +#ifdef CONFIG_RTW_80211K + rtw_roam_nb_discover(padapter, _FALSE); +#endif + pmlmepriv->need_to_roam = _TRUE; + rtw_drv_scan_by_self(padapter, RTW_AUTO_SCAN_REASON_ROAM); + pmlmepriv->last_roaming = rtw_get_current_time(); + } else + pmlmepriv->need_to_roam = _FALSE; + } +#endif +#ifdef CONFIG_MCC_MODE + /* + * due to tx ps null date to ao, so ap doest not tx pkt to driver + * we may check chk_ap_is_alive fail, and may issue_probereq to wrong channel under sitesurvey + * don't keep alive check under MCC + */ + if (rtw_hal_mcc_link_status_chk(padapter, __func__) == _FALSE) + return; +#endif + + rx_chk_limit = rtw_get_rx_chk_limit(padapter); + +#ifdef CONFIG_ARP_KEEP_ALIVE + if (!from_timer && pmlmepriv->bGetGateway == 1 && pmlmepriv->GetGatewayTryCnt < 3) { + RTW_INFO("do rtw_gw_addr_query() : %d\n", pmlmepriv->GetGatewayTryCnt); + pmlmepriv->GetGatewayTryCnt++; + if (rtw_gw_addr_query(padapter) == 0) + pmlmepriv->bGetGateway = 0; + else { + _rtw_memset(pmlmepriv->gw_ip, 0, 4); + _rtw_memset(pmlmepriv->gw_mac_addr, 0, ETH_ALEN); + } + } +#endif +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(&padapter->wdinfo, P2P_STATE_NONE)) { + if (!from_timer) + link_count_limit = 3; /* 8 sec */ + else + link_count_limit = 15; /* 32 sec */ + } else +#endif /* CONFIG_P2P */ + { + if (!from_timer) + link_count_limit = 7; /* 16 sec */ + else + link_count_limit = 29; /* 60 sec */ + } + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + if (ATOMIC_READ(&padapter->tdlsinfo.chsw_info.chsw_on) == _TRUE) + return; +#endif /* CONFIG_TDLS_CH_SW */ + +#ifdef CONFIG_TDLS_AUTOCHECKALIVE + linked_status_chk_tdls(padapter); +#endif /* CONFIG_TDLS_AUTOCHECKALIVE */ +#endif /* CONFIG_TDLS */ + + psta = rtw_get_stainfo(pstapriv, pmlmeinfo->network.MacAddress); + if (psta != NULL) { + bool is_p2p_enable = _FALSE; +#ifdef CONFIG_P2P + is_p2p_enable = !rtw_p2p_chk_state(&padapter->wdinfo, P2P_STATE_NONE); +#endif + +#ifdef CONFIG_ISSUE_DELBA_WHEN_NO_TRAFFIC + /*issue delba when ap does not tx data packet that is Broadcom ap */ + rtw_delba_check(padapter, psta, from_timer); +#endif + if (chk_ap_is_alive(padapter, psta) == _FALSE) + rx_chk = _FAIL; + + if (sta_last_tx_pkts(psta) == sta_tx_pkts(psta)) + tx_chk = _FAIL; + +#ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + if (!from_timer && pmlmeext->active_keep_alive_check && (rx_chk == _FAIL || tx_chk == _FAIL) + ) { + u8 backup_ch = 0, backup_bw = 0, backup_offset = 0; + u8 union_ch = 0, union_bw = 0, union_offset = 0; + u8 switch_channel_by_drv = _TRUE; + + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + /* driver doesn't switch channel under MCC */ + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + switch_channel_by_drv = _FALSE; + } +#endif + if (switch_channel_by_drv) { + if (!rtw_mi_get_ch_setting_union(padapter, &union_ch, &union_bw, &union_offset) + || pmlmeext->cur_channel != union_ch) + goto bypass_active_keep_alive; + + /* switch to correct channel of current network before issue keep-alive frames */ + if (rtw_get_oper_ch(padapter) != pmlmeext->cur_channel) { + backup_ch = rtw_get_oper_ch(padapter); + backup_bw = rtw_get_oper_bw(padapter); + backup_offset = rtw_get_oper_choffset(padapter); + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + } + } + + if (rx_chk != _SUCCESS) + issue_probereq_ex(padapter, &pmlmeinfo->network.Ssid, psta->cmn.mac_addr, 0, 0, 3, 1); + + if ((tx_chk != _SUCCESS && pmlmeinfo->link_count++ == link_count_limit) || rx_chk != _SUCCESS) { + if (rtw_mi_check_fwstate(padapter, WIFI_UNDER_SURVEY)) + tx_chk = issue_nulldata(padapter, psta->cmn.mac_addr, 1, 3, 1); + else + tx_chk = issue_nulldata(padapter, psta->cmn.mac_addr, 0, 3, 1); + /* if tx acked and p2p disabled, set rx_chk _SUCCESS to reset retry count */ + if (tx_chk == _SUCCESS && !is_p2p_enable) + rx_chk = _SUCCESS; + } + + /* back to the original operation channel */ + if (backup_ch > 0 && switch_channel_by_drv) + set_channel_bwmode(padapter, backup_ch, backup_offset, backup_bw); + +bypass_active_keep_alive: + ; + } else +#endif /* CONFIG_ACTIVE_KEEP_ALIVE_CHECK */ + { + if (rx_chk != _SUCCESS) { + if (pmlmeext->retry == 0) { +#ifdef DBG_EXPIRATION_CHK + RTW_INFO("issue_probereq to trigger probersp, retry=%d\n", pmlmeext->retry); +#endif + issue_probereq_ex(padapter, &pmlmeinfo->network.Ssid, pmlmeinfo->network.MacAddress, 0, 0, 0, (from_timer ? 0 : 1)); + issue_probereq_ex(padapter, &pmlmeinfo->network.Ssid, pmlmeinfo->network.MacAddress, 0, 0, 0, (from_timer ? 0 : 1)); + issue_probereq_ex(padapter, &pmlmeinfo->network.Ssid, pmlmeinfo->network.MacAddress, 0, 0, 0, (from_timer ? 0 : 1)); + } + } + + if (tx_chk != _SUCCESS && pmlmeinfo->link_count++ == link_count_limit +#ifdef CONFIG_MCC_MODE + /* FW tx nulldata under MCC mode, we just check ap is alive */ + && (!rtw_hal_check_mcc_status(padapter, MCC_STATUS_NEED_MCC)) +#endif /* CONFIG_MCC_MODE */ + ) { + #ifdef DBG_EXPIRATION_CHK + RTW_INFO("%s issue_nulldata(%d)\n", __FUNCTION__, from_timer ? 1 : 0); + #endif + if (from_timer || rtw_mi_check_fwstate(padapter, WIFI_UNDER_SURVEY)) + tx_chk = issue_nulldata(padapter, NULL, 1, 0, 0); + else + tx_chk = issue_nulldata(padapter, NULL, 0, 1, 1); + } + } + + if (rx_chk == _FAIL) { + pmlmeext->retry++; + if (pmlmeext->retry > rx_chk_limit) { + RTW_PRINT(FUNC_ADPT_FMT" disconnect or roaming\n", + FUNC_ADPT_ARG(padapter)); + receive_disconnect(padapter, pmlmeinfo->network.MacAddress + , WLAN_REASON_EXPIRATION_CHK, _FALSE); + return; + } + } else + pmlmeext->retry = 0; + + if (tx_chk == _FAIL) + pmlmeinfo->link_count %= (link_count_limit + 1); + else { + psta->sta_stats.last_tx_pkts = psta->sta_stats.tx_pkts; + pmlmeinfo->link_count = 0; + } + + } /* end of if ((psta = rtw_get_stainfo(pstapriv, passoc_res->network.MacAddress)) != NULL) */ + + } else if (is_client_associated_to_ibss(padapter)) { + _irqL irqL; + _list *phead, *plist, dlist; + + _rtw_init_listhead(&dlist); + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (i = 0; i < NUM_STA; i++) { + + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + + if (is_broadcast_mac_addr(psta->cmn.mac_addr)) + continue; + + if (chk_adhoc_peer_is_alive(psta) || !psta->expire_to) + psta->expire_to = pstapriv->adhoc_expire_to; + else + psta->expire_to--; + + if (psta->expire_to <= 0) { + rtw_list_delete(&psta->list); + rtw_list_insert_tail(&psta->list, &dlist); + } + } + } + + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + plist = get_next(&dlist); + while (rtw_end_of_queue_search(&dlist, plist) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, list); + plist = get_next(plist); + rtw_list_delete(&psta->list); + RTW_INFO(FUNC_ADPT_FMT" ibss expire "MAC_FMT"\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr)); + report_del_sta_event(padapter, psta->cmn.mac_addr, WLAN_REASON_EXPIRATION_CHK, from_timer ? _TRUE : _FALSE, _FALSE); + } + } + +} + +void survey_timer_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + struct cmd_obj *cmd; + struct sitesurvey_parm *psurveyPara; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + if (mlmeext_scan_state(pmlmeext) > SCAN_DISABLE) { + cmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmd == NULL) { + rtw_warn_on(1); + goto exit; + } + + psurveyPara = (struct sitesurvey_parm *)rtw_zmalloc(sizeof(struct sitesurvey_parm)); + if (psurveyPara == NULL) { + rtw_warn_on(1); + rtw_mfree((unsigned char *)cmd, sizeof(struct cmd_obj)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(cmd, psurveyPara, CMD_SITE_SURVEY); + rtw_enqueue_cmd(pcmdpriv, cmd); + } + +exit: + return; +} + +#ifdef CONFIG_RTW_REPEATER_SON +/* 100ms pass, stop rson_scan */ +void rson_timer_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + + rtw_rson_scan_wk_cmd(padapter, RSON_SCAN_DISABLE); +} + +#endif + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +void rtw_tbtx_xmit_timer_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + if (ATOMIC_READ(&padapter->tbtx_remove_tx_pause) == _TRUE){ + ATOMIC_SET(&padapter->tbtx_tx_pause, _FALSE); + rtw_tx_control_cmd(padapter); + }else { + rtw_issue_action_token_rel(padapter); + ATOMIC_SET(&padapter->tbtx_tx_pause, _TRUE); + rtw_tx_control_cmd(padapter); + _set_timer(&pmlmeext->tbtx_xmit_timer, MAX_TXPAUSE_DURATION); + ATOMIC_SET(&padapter->tbtx_remove_tx_pause, _TRUE); + } +} + +#ifdef CONFIG_AP_MODE +void rtw_tbtx_token_dispatch_timer_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + _irqL irqL; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + _list *phead, *plist; + int i, found = _FALSE; + u8 nr_send, th_idx = 0; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + RTW_DBG("%s:asoc_cnt: %d\n",__func__, pstapriv->tbtx_asoc_list_cnt); + + // check number of TBTX sta + if (padapter->stapriv.tbtx_asoc_list_cnt < 2) + goto exit; + + // dispatch token + + nr_send = RTW_DIV_ROUND_UP(pstapriv->tbtx_asoc_list_cnt, NR_TBTX_SLOT); + + phead = &pstapriv->asoc_list; + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + /* psta is supporting TBTX */ + if ((!psta) || (!psta->tbtx_enable)) + RTW_DBG("sta tbtx_enable is false\n"); + else { + for (i = 0; i < nr_send; i++) { + if (pstapriv->last_token_holder == psta) { + found = _TRUE; + goto outof_loop; + } + } + } + plist = get_next(plist); + } +outof_loop: + + RTW_DBG("rtw_tbtx_token_dispatch_timer_hdl() th_idx=%d, nr_send=%d, phead=%p, plist=%p, found=%d\n ", th_idx , nr_send, phead, plist, found); + if (!found) { + plist = get_next(phead); + while(rtw_end_of_queue_search(phead, plist) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + if ((!psta) || (!psta->tbtx_enable)) + RTW_DBG("sta tbtx_enable is false\n"); + else { + pstapriv->token_holder[th_idx] = psta; + rtw_issue_action_token_req(padapter, pstapriv->token_holder[th_idx++]); + break; + } + plist = get_next(plist); + } + } + + for (i=th_idx; itbtx_enable)) + RTW_DBG("sta tbtx_enable is false\n"); + else { + pstapriv->token_holder[th_idx] = psta; + rtw_issue_action_token_req(padapter, pstapriv->token_holder[th_idx++]); + i++; + } + } + ATOMIC_SET(&pstapriv->nr_token_keeper, nr_send); + + +exit: + // set_timer + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + _set_timer(&pmlmeext->tbtx_token_dispatch_timer, TBTX_TX_DURATION); +} +#endif /* CONFIG_AP_MODE */ +#endif /* CONFIG_RTW_TOKEN_BASED_XMIT */ + +void link_timer_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + /* static unsigned int rx_pkt = 0; */ + /* static u64 tx_cnt = 0; */ + /* struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); */ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + /* struct sta_priv *pstapriv = &padapter->stapriv; */ +#ifdef CONFIG_RTW_80211R + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta = NULL; + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)(&(pmlmeinfo->network)); +#endif + + if (rtw_sta_linking_test_force_fail()) + RTW_INFO("rtw_sta_linking_test_force_fail\n"); + + if (pmlmeext->join_abort && pmlmeinfo->state != WIFI_FW_NULL_STATE) { + RTW_INFO(FUNC_ADPT_FMT" join abort\n", FUNC_ADPT_ARG(padapter)); + pmlmeinfo->state = WIFI_FW_NULL_STATE; + report_join_res(padapter, -4, WLAN_STATUS_UNSPECIFIED_FAILURE); + goto exit; + } + + if (pmlmeinfo->state & WIFI_FW_AUTH_NULL) { + RTW_INFO("link_timer_hdl:no beacon while connecting\n"); + pmlmeinfo->state = WIFI_FW_NULL_STATE; + report_join_res(padapter, -3, WLAN_STATUS_UNSPECIFIED_FAILURE); + } else if (pmlmeinfo->state & WIFI_FW_AUTH_STATE) { + +#ifdef CONFIG_IOCTL_CFG80211 + if (rtw_sec_chk_auth_type(padapter, MLME_AUTHTYPE_SAE)) + return; +#endif /* CONFIG_IOCTL_CFG80211 */ + + /* re-auth timer */ + if (++pmlmeinfo->reauth_count > REAUTH_LIMIT) { + /* if (pmlmeinfo->auth_algo != dot11AuthAlgrthm_Auto) */ + /* { */ + pmlmeinfo->state = 0; + if (pmlmeinfo->auth_status) { + report_join_res(padapter, -1, pmlmeinfo->auth_status); + pmlmeinfo->auth_status = 0; /* reset */ + } else + report_join_res(padapter, -1, WLAN_STATUS_UNSPECIFIED_FAILURE); + return; + /* } */ + /* else */ + /* { */ + /* pmlmeinfo->auth_algo = dot11AuthAlgrthm_Shared; */ + /* pmlmeinfo->reauth_count = 0; */ + /* } */ + } + + RTW_INFO("link_timer_hdl: auth timeout and try again\n"); + pmlmeinfo->auth_seq = 1; + issue_auth(padapter, NULL, 0); + set_link_timer(pmlmeext, REAUTH_TO); + } else if (pmlmeinfo->state & WIFI_FW_ASSOC_STATE) { + /* re-assoc timer */ + if (++pmlmeinfo->reassoc_count > REASSOC_LIMIT) { + pmlmeinfo->state = WIFI_FW_NULL_STATE; +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam(padapter)) { + psta = rtw_get_stainfo(pstapriv, pmlmeinfo->network.MacAddress); + if (psta) + rtw_free_stainfo(padapter, psta); + } +#endif + report_join_res(padapter, -2, WLAN_STATUS_UNSPECIFIED_FAILURE); + return; + } + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam(padapter)) { + RTW_INFO("link_timer_hdl: reassoc timeout and try again\n"); + issue_reassocreq(padapter); + } else +#endif + { + RTW_INFO("link_timer_hdl: assoc timeout and try again\n"); + issue_assocreq(padapter); + } + + set_link_timer(pmlmeext, REASSOC_TO); + } + +exit: + return; +} + +void addba_timer_hdl(void *ctx) +{ + struct sta_info *psta = (struct sta_info *)ctx; + +#ifdef CONFIG_80211N_HT + struct ht_priv *phtpriv; + + if (!psta) + return; + + phtpriv = &psta->htpriv; + + if ((phtpriv->ht_option == _TRUE) && (phtpriv->ampdu_enable == _TRUE)) { + if (phtpriv->candidate_tid_bitmap) + phtpriv->candidate_tid_bitmap = 0x0; + + } +#endif /* CONFIG_80211N_HT */ +} + +#ifdef CONFIG_IEEE80211W +void report_sta_timeout_event(_adapter *padapter, u8 *MacAddr, unsigned short reason) +{ + struct cmd_obj *pcmd_obj; + u8 *pevtcmd; + u32 cmdsz; + struct sta_info *psta; + int mac_id; + struct stadel_event *pdel_sta_evt; + struct rtw_evt_header *evt_hdr; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + pcmd_obj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd_obj == NULL) + return; + + cmdsz = (sizeof(struct stadel_event) + sizeof(struct rtw_evt_header)); + pevtcmd = (u8 *)rtw_zmalloc(cmdsz); + if (pevtcmd == NULL) { + rtw_mfree((u8 *)pcmd_obj, sizeof(struct cmd_obj)); + return; + } + + _rtw_init_listhead(&pcmd_obj->list); + + pcmd_obj->cmdcode = CMD_SET_MLME_EVT; + pcmd_obj->cmdsz = cmdsz; + pcmd_obj->parmbuf = pevtcmd; + + pcmd_obj->rsp = NULL; + pcmd_obj->rspsz = 0; + + evt_hdr = (struct rtw_evt_header *)(pevtcmd); + evt_hdr->len = sizeof(struct stadel_event); + evt_hdr->id = EVT_TIMEOUT_STA; + evt_hdr->seq = ATOMIC_INC_RETURN(&pmlmeext->event_seq); + + pdel_sta_evt = (struct stadel_event *)(pevtcmd + sizeof(struct rtw_evt_header)); + _rtw_memcpy((unsigned char *)(&(pdel_sta_evt->macaddr)), MacAddr, ETH_ALEN); + _rtw_memcpy((unsigned char *)(pdel_sta_evt->rsvd), (unsigned char *)(&reason), 2); + + + psta = rtw_get_stainfo(&padapter->stapriv, MacAddr); + if (psta) + mac_id = (int)psta->cmn.mac_id; + else + mac_id = (-1); + + pdel_sta_evt->mac_id = mac_id; + + RTW_INFO("report_del_sta_event: delete STA, mac_id=%d\n", mac_id); + + rtw_enqueue_cmd(pcmdpriv, pcmd_obj); + + return; +} + +void clnt_sa_query_timeout(_adapter *padapter) +{ + struct mlme_ext_priv *mlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *mlmeinfo = &(mlmeext->mlmext_info); + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + receive_disconnect(padapter, get_my_bssid(&(mlmeinfo->network)), WLAN_REASON_SA_QUERY_TIMEOUT, _FALSE); +} + +void sa_query_timer_hdl(void *ctx) +{ + struct sta_info *psta = (struct sta_info *)ctx; + _adapter *padapter = psta->padapter; + _irqL irqL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE && + check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + clnt_sa_query_timeout(padapter); + else if (check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE) + report_sta_timeout_event(padapter, psta->cmn.mac_addr, WLAN_REASON_PREV_AUTH_NOT_VALID); +} + +#endif /* CONFIG_IEEE80211W */ + +#ifdef CONFIG_AUTO_AP_MODE +void rtw_auto_ap_rx_msg_dump(_adapter *padapter, union recv_frame *precv_frame, u8 *ehdr_pos) +{ + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct sta_info *psta = precv_frame->u.hdr.psta; + struct ethhdr *ehdr = (struct ethhdr *)ehdr_pos; + + RTW_INFO("eth rx: got eth_type=0x%x\n", ntohs(ehdr->h_proto)); + + if (psta && psta->isrc && psta->pid > 0) { + u16 rx_pid; + + rx_pid = *(u16 *)(ehdr_pos + ETH_HLEN); + + RTW_INFO("eth rx(pid=0x%x): sta("MAC_FMT") pid=0x%x\n", + rx_pid, MAC_ARG(psta->cmn.mac_addr), psta->pid); + + if (rx_pid == psta->pid) { + int i; + u16 len = *(u16 *)(ehdr_pos + ETH_HLEN + 2); + /* u16 ctrl_type = *(u16 *)(ehdr_pos + ETH_HLEN + 4); */ + + /* RTW_INFO("eth, RC: len=0x%x, ctrl_type=0x%x\n", len, ctrl_type); */ + RTW_INFO("eth, RC: len=0x%x\n", len); + + for (i = 0; i < len; i++) + RTW_INFO("0x%x\n", *(ehdr_pos + ETH_HLEN + 4 + i)); + /* RTW_INFO("0x%x\n", *(ehdr_pos + ETH_HLEN + 6 + i)); */ + + RTW_INFO("eth, RC-end\n"); + } + } + +} + +void rtw_start_auto_ap(_adapter *adapter) +{ + RTW_INFO("%s\n", __FUNCTION__); + + rtw_set_802_11_infrastructure_mode(adapter, Ndis802_11APMode, 0); + + rtw_setopmode_cmd(adapter, Ndis802_11APMode, RTW_CMDF_WAIT_ACK); +} + +static int rtw_auto_ap_start_beacon(_adapter *adapter) +{ + int ret = 0; + u8 *pbuf = NULL; + uint len; + u8 supportRate[16]; + int sz = 0, rateLen; + u8 *ie; + u8 wireless_mode, oper_channel; + u8 ssid[3] = {0}; /* hidden ssid */ + u32 ssid_len = sizeof(ssid); + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + + len = 128; + pbuf = rtw_zmalloc(len); + if (!pbuf) + return -ENOMEM; + + + /* generate beacon */ + ie = pbuf; + + /* timestamp will be inserted by hardware */ + sz += 8; + ie += sz; + + /* beacon interval : 2bytes */ + *(u16 *)ie = cpu_to_le16((u16)100); /* BCN_INTERVAL=100; */ + sz += 2; + ie += 2; + + /* capability info */ + *(u16 *)ie = 0; + *(u16 *)ie |= cpu_to_le16(cap_ESS); + *(u16 *)ie |= cpu_to_le16(cap_ShortPremble); + /* *(u16*)ie |= cpu_to_le16(cap_Privacy); */ + sz += 2; + ie += 2; + + /* SSID */ + ie = rtw_set_ie(ie, _SSID_IE_, ssid_len, ssid, &sz); + + /* supported rates */ + wireless_mode = (WIRELESS_11BG_24N & padapter->registrypriv.wireless_mode); + rtw_set_supported_rate(supportRate, wireless_mode); + rateLen = rtw_get_rateset_len(supportRate); + if (rateLen > 8) + ie = rtw_set_ie(ie, _SUPPORTEDRATES_IE_, 8, supportRate, &sz); + else + ie = rtw_set_ie(ie, _SUPPORTEDRATES_IE_, rateLen, supportRate, &sz); + + + /* DS parameter set */ + if (rtw_mi_check_status(adapter, MI_LINKED)) + oper_channel = rtw_mi_get_union_chan(adapter); + else + oper_channel = adapter_to_dvobj(adapter)->oper_channel; + + ie = rtw_set_ie(ie, _DSSET_IE_, 1, &oper_channel, &sz); + + /* ext supported rates */ + if (rateLen > 8) + ie = rtw_set_ie(ie, _EXT_SUPPORTEDRATES_IE_, (rateLen - 8), (supportRate + 8), &sz); + + RTW_INFO("%s, start auto ap beacon sz=%d\n", __FUNCTION__, sz); + + /* lunch ap mode & start to issue beacon */ + if (rtw_check_beacon_data(adapter, pbuf, sz) == _SUCCESS) { + + } else + ret = -EINVAL; + + + rtw_mfree(pbuf, len); + + return ret; + +} +#endif/* CONFIG_AUTO_AP_MODE */ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 tx_control_hdl(_adapter *adapter) +{ + u8 val; + + if(ATOMIC_READ(&adapter->tbtx_tx_pause)) + val = 0xff; + else + val = 0x00; + + rtw_hal_set_hwreg(adapter, HW_VAR_TXPAUSE, &val); + + return H2C_SUCCESS; +} +#endif + +#ifdef CONFIG_AP_MODE +u8 stop_ap_hdl(_adapter *adapter) +{ + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); + + rtw_set_802_11_infrastructure_mode(adapter, Ndis802_11Infrastructure, RTW_CMDF_DIRECTLY); + rtw_setopmode_cmd(adapter, Ndis802_11Infrastructure, RTW_CMDF_DIRECTLY); + + return H2C_SUCCESS; +} +#endif + +u8 setopmode_hdl(_adapter *padapter, u8 *pbuf) +{ + u8 type; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct setopmode_parm *psetop = (struct setopmode_parm *)pbuf; + + if (psetop->mode == Ndis802_11APMode + || psetop->mode == Ndis802_11_mesh + ) { + pmlmeinfo->state = WIFI_FW_AP_STATE; + type = _HW_STATE_AP_; + } else if (psetop->mode == Ndis802_11Infrastructure) { + pmlmeinfo->state &= ~(BIT(0) | BIT(1)); /* clear state */ + pmlmeinfo->state |= WIFI_FW_STATION_STATE;/* set to STATION_STATE */ + type = _HW_STATE_STATION_; + } else if (psetop->mode == Ndis802_11IBSS) + type = _HW_STATE_ADHOC_; + else if (psetop->mode == Ndis802_11Monitor) + type = _HW_STATE_MONITOR_; + else + type = _HW_STATE_NOLINK_; + +#ifdef CONFIG_AP_PORT_SWAP + rtw_hal_set_hwreg(padapter, HW_VAR_PORT_SWITCH, (u8 *)(&type)); +#endif + + rtw_hal_set_hwreg(padapter, HW_VAR_SET_OPMODE, (u8 *)(&type)); + +#ifdef CONFIG_AUTO_AP_MODE + if (psetop->mode == Ndis802_11APMode) + rtw_auto_ap_start_beacon(padapter); +#endif + + if (rtw_port_switch_chk(padapter) == _TRUE) { + rtw_hal_set_hwreg(padapter, HW_VAR_PORT_SWITCH, NULL); + + if (psetop->mode == Ndis802_11APMode) + adapter_to_pwrctl(padapter)->fw_psmode_iface_id = 0xff; /* ap mode won't dowload rsvd pages */ + else if (psetop->mode == Ndis802_11Infrastructure) { +#ifdef CONFIG_LPS + _adapter *port0_iface = dvobj_get_port0_adapter(adapter_to_dvobj(padapter)); + if (port0_iface) + rtw_lps_ctrl_wk_cmd(port0_iface, LPS_CTRL_CONNECT, RTW_CMDF_DIRECTLY); +#endif + } + } + +#ifdef CONFIG_BT_COEXIST + if (psetop->mode == Ndis802_11APMode + || psetop->mode == Ndis802_11_mesh + || psetop->mode == Ndis802_11Monitor + ) { + /* Do this after port switch to */ + /* prevent from downloading rsvd page to wrong port */ + rtw_btcoex_MediaStatusNotify(padapter, 1); /* connect */ + } +#endif /* CONFIG_BT_COEXIST */ + + return H2C_SUCCESS; + +} + +u8 createbss_hdl(_adapter *padapter, u8 *pbuf) +{ +#ifdef CONFIG_AP_MODE + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)(&(pmlmeinfo->network)); + WLAN_BSSID_EX *pdev_network = &padapter->registrypriv.dev_network; + struct createbss_parm *parm = (struct createbss_parm *)pbuf; + u8 ret = H2C_SUCCESS; + /* u8 initialgain; */ + + if ((parm->req_ch == 0 && pmlmeinfo->state == WIFI_FW_AP_STATE) + || parm->req_ch != 0 + ) { + start_bss_network(padapter, parm); + goto exit; + } + + /* below is for ad-hoc master */ + if (parm->adhoc) { + rtw_warn_on(pdev_network->InfrastructureMode != Ndis802_11IBSS); + rtw_joinbss_reset(padapter); + + pmlmeext->cur_bwmode = CHANNEL_WIDTH_20; + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + pmlmeinfo->ERP_enable = 0; + pmlmeinfo->WMM_enable = 0; + pmlmeinfo->HT_enable = 0; + pmlmeinfo->HT_caps_enable = 0; + pmlmeinfo->HT_info_enable = 0; + pmlmeinfo->agg_enable_bitmap = 0; + pmlmeinfo->candidate_tid_bitmap = 0; + + /* cancel link timer */ + _cancel_timer_ex(&pmlmeext->link_timer); + + /* clear CAM */ + flush_all_cam_entry(padapter); + + pdev_network->Length = get_WLAN_BSSID_EX_sz(pdev_network); + _rtw_memcpy(pnetwork, pdev_network, FIELD_OFFSET(WLAN_BSSID_EX, IELength)); + pnetwork->IELength = pdev_network->IELength; + + if (pnetwork->IELength > MAX_IE_SZ) { + ret = H2C_PARAMETERS_ERROR; + goto ibss_post_hdl; + } + + _rtw_memcpy(pnetwork->IEs, pdev_network->IEs, pnetwork->IELength); + start_create_ibss(padapter); + } else { + rtw_warn_on(1); + ret = H2C_PARAMETERS_ERROR; + } + +ibss_post_hdl: + rtw_create_ibss_post_hdl(padapter, ret); + +exit: + return ret; +#else + return H2C_SUCCESS; +#endif /* CONFIG_AP_MODE */ +} + +u8 join_cmd_hdl(_adapter *padapter, u8 *pbuf) +{ + u8 join_type; + PNDIS_802_11_VARIABLE_IEs pIE; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)(&(pmlmeinfo->network)); +#ifdef CONFIG_ANTENNA_DIVERSITY + struct joinbss_parm *pparm = (struct joinbss_parm *)pbuf; +#endif /* CONFIG_ANTENNA_DIVERSITY */ + u32 i; + /* u8 initialgain; */ + /* u32 acparm; */ + u8 u_ch, u_bw, u_offset; + u8 doiqk = _FALSE; + + /* check already connecting to AP or not */ + if (pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) { + if (pmlmeinfo->state & WIFI_FW_STATION_STATE) + issue_deauth_ex(padapter, pnetwork->MacAddress, WLAN_REASON_DEAUTH_LEAVING, 1, 100); + pmlmeinfo->state = WIFI_FW_NULL_STATE; + + /* clear CAM */ + flush_all_cam_entry(padapter); + + _cancel_timer_ex(&pmlmeext->link_timer); + + /* set MSR to nolink->infra. mode */ + /* Set_MSR(padapter, _HW_STATE_NOLINK_); */ + Set_MSR(padapter, _HW_STATE_STATION_); + + + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_DISCONNECT, 0); + if (pmlmeinfo->state & WIFI_FW_STATION_STATE) + rtw_hal_rcr_set_chk_bssid(padapter, MLME_STA_DISCONNECTED); + } + +#ifdef CONFIG_ANTENNA_DIVERSITY + rtw_antenna_select_cmd(padapter, pparm->network.PhyInfo.Optimum_antenna, _FALSE); +#endif + +#ifdef CONFIG_WAPI_SUPPORT + rtw_wapi_clear_all_cam_entry(padapter); +#endif + + rtw_joinbss_reset(padapter); + + pmlmeinfo->ERP_enable = 0; + pmlmeinfo->WMM_enable = 0; + pmlmeinfo->HT_enable = 0; + pmlmeinfo->HT_caps_enable = 0; + pmlmeinfo->HT_info_enable = 0; + pmlmeinfo->agg_enable_bitmap = 0; + pmlmeinfo->candidate_tid_bitmap = 0; + pmlmeinfo->bwmode_updated = _FALSE; + /* pmlmeinfo->assoc_AP_vendor = HT_IOT_PEER_MAX; */ + pmlmeinfo->VHT_enable = 0; +#ifdef ROKU_PRIVATE + pmlmeinfo->ht_vht_received = 0; + _rtw_memset(pmlmeinfo->SupportedRates_infra_ap, 0, NDIS_802_11_LENGTH_RATES_EX); +#endif /* ROKU_PRIVATE */ + _rtw_memcpy(pnetwork, pbuf, FIELD_OFFSET(WLAN_BSSID_EX, IELength)); + pnetwork->IELength = ((WLAN_BSSID_EX *)pbuf)->IELength; + + if (pnetwork->IELength > MAX_IE_SZ) /* Check pbuf->IELength */ + return H2C_PARAMETERS_ERROR; + + if (pnetwork->IELength < 2) { + report_join_res(padapter, (-4), WLAN_STATUS_UNSPECIFIED_FAILURE); + return H2C_SUCCESS; + } + _rtw_memcpy(pnetwork->IEs, ((WLAN_BSSID_EX *)pbuf)->IEs, pnetwork->IELength); + + pmlmeinfo->bcn_interval = get_beacon_interval(pnetwork); + + /* Check AP vendor to move rtw_joinbss_cmd() */ + /* pmlmeinfo->assoc_AP_vendor = check_assoc_AP(pnetwork->IEs, pnetwork->IELength); */ + + /* sizeof(NDIS_802_11_FIXED_IEs) */ + for (i = _FIXED_IE_LENGTH_ ; i < pnetwork->IELength - 2 ;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pnetwork->IEs + i); + + switch (pIE->ElementID) { + case _VENDOR_SPECIFIC_IE_: /* Get WMM IE. */ + if (_rtw_memcmp(pIE->data, WMM_OUI, 4)) + WMM_param_handler(padapter, pIE); + break; + +#ifdef CONFIG_80211N_HT + case _HT_CAPABILITY_IE_: /* Get HT Cap IE. */ + pmlmeinfo->HT_caps_enable = 1; + break; + + case _HT_EXTRA_INFO_IE_: /* Get HT Info IE. */ + pmlmeinfo->HT_info_enable = 1; + break; +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_80211AC_VHT + case EID_VHTCapability: /* Get VHT Cap IE. */ + pmlmeinfo->VHT_enable = 1; + break; + + case EID_VHTOperation: /* Get VHT Operation IE. */ + break; +#endif /* CONFIG_80211AC_VHT */ + default: + break; + } + + i += (pIE->Length + 2); + } + + rtw_bss_get_chbw(pnetwork + , &pmlmeext->cur_channel, &pmlmeext->cur_bwmode, &pmlmeext->cur_ch_offset, 1, 1); + + rtw_adjust_chbw(padapter, pmlmeext->cur_channel, &pmlmeext->cur_bwmode, &pmlmeext->cur_ch_offset); + +#if 0 + if (padapter->registrypriv.wifi_spec) { + /* for WiFi test, follow WMM test plan spec */ + acparm = 0x002F431C; /* VO */ + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VO, (u8 *)(&acparm)); + acparm = 0x005E541C; /* VI */ + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VI, (u8 *)(&acparm)); + acparm = 0x0000A525; /* BE */ + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&acparm)); + acparm = 0x0000A549; /* BK */ + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BK, (u8 *)(&acparm)); + + /* for WiFi test, mixed mode with intel STA under bg mode throughput issue */ + if (padapter->mlmepriv.htpriv.ht_option == _FALSE) { + acparm = 0x00004320; + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&acparm)); + } + } else { + acparm = 0x002F3217; /* VO */ + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VO, (u8 *)(&acparm)); + acparm = 0x005E4317; /* VI */ + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VI, (u8 *)(&acparm)); + acparm = 0x00105320; /* BE */ + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&acparm)); + acparm = 0x0000A444; /* BK */ + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BK, (u8 *)(&acparm)); + } +#endif + + /* check channel, bandwidth, offset and switch */ + if (rtw_chk_start_clnt_join(padapter, &u_ch, &u_bw, &u_offset) == _FAIL) { + report_join_res(padapter, (-4), WLAN_STATUS_UNSPECIFIED_FAILURE); + return H2C_SUCCESS; + } + + /* disable dynamic functions, such as high power, DIG */ + /*rtw_phydm_func_disable_all(padapter);*/ + + /* config the initial gain under linking, need to write the BB registers */ + /* initialgain = 0x1E; */ + /*rtw_hal_set_odm_var(padapter, HAL_ODM_INITIAL_GAIN, &initialgain, _FALSE);*/ + + rtw_hal_set_hwreg(padapter, HW_VAR_BSSID, pmlmeinfo->network.MacAddress); + if (MLME_IS_STA(padapter)) + rtw_hal_rcr_set_chk_bssid(padapter, MLME_STA_CONNECTING); + else + rtw_hal_rcr_set_chk_bssid(padapter, MLME_ADHOC_STARTED); + + join_type = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_JOIN, (u8 *)(&join_type)); + + rtw_btcoex_connect_notify(padapter, join_type); + + doiqk = _TRUE; + rtw_hal_set_hwreg(padapter , HW_VAR_DO_IQK , &doiqk); + + set_channel_bwmode(padapter, u_ch, u_offset, u_bw); + + doiqk = _FALSE; + rtw_hal_set_hwreg(padapter , HW_VAR_DO_IQK , &doiqk); + + /* cancel link timer */ + _cancel_timer_ex(&pmlmeext->link_timer); + + start_clnt_join(padapter); + + return H2C_SUCCESS; + +} + +u8 disconnect_hdl(_adapter *padapter, unsigned char *pbuf) +{ +#if CONFIG_DFS + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); +#endif + struct disconnect_parm *param = (struct disconnect_parm *)pbuf; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)(&(pmlmeinfo->network)); + u8 val8; + + if (is_client_associated_to_ap(padapter) + #if CONFIG_DFS + && !IS_RADAR_DETECTED(rfctl) && !rfctl->csa_ch + #endif + ) { + #ifdef CONFIG_PLATFORM_ROCKCHIPS + /* To avoid connecting to AP fail during resume process, change retry count from 5 to 1 */ + issue_deauth_ex(padapter, pnetwork->MacAddress, WLAN_REASON_DEAUTH_LEAVING, 1, 100); + #else + issue_deauth_ex(padapter, pnetwork->MacAddress, WLAN_REASON_DEAUTH_LEAVING, param->deauth_timeout_ms / 100, 100); + #endif /* CONFIG_PLATFORM_ROCKCHIPS */ + } + +#ifndef CONFIG_SUPPORT_MULTI_BCN + if (((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE) || ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE)) { + /* Stop BCN */ + val8 = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_BCN_FUNC, (u8 *)(&val8)); + } +#endif + + rtw_sta_mstatus_report(padapter); + + rtw_mlmeext_disconnect(padapter); + + rtw_free_uc_swdec_pending_queue(padapter); + + return H2C_SUCCESS; +} + +static const char *const _scan_state_str[] = { + "SCAN_DISABLE", + "SCAN_START", + "SCAN_PS_ANNC_WAIT", + "SCAN_ENTER", + "SCAN_PROCESS", + "SCAN_BACKING_OP", + "SCAN_BACK_OP", + "SCAN_LEAVING_OP", + "SCAN_LEAVE_OP", + "SCAN_SW_ANTDIV_BL", + "SCAN_TO_P2P_LISTEN", + "SCAN_P2P_LISTEN", + "SCAN_COMPLETE", + "SCAN_STATE_MAX", +}; + +const char *scan_state_str(u8 state) +{ + state = (state >= SCAN_STATE_MAX) ? SCAN_STATE_MAX : state; + return _scan_state_str[state]; +} + +static bool scan_abort_hdl(_adapter *adapter) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct ss_res *ss = &pmlmeext->sitesurvey_res; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &adapter->wdinfo; +#endif + bool ret = _FALSE; + + if (pmlmeext->scan_abort == _TRUE) { +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(&adapter->wdinfo, P2P_STATE_NONE)) { + rtw_p2p_findphase_ex_set(pwdinfo, P2P_FINDPHASE_EX_MAX); + ss->channel_idx = 3; + RTW_INFO("%s idx:%d, cnt:%u\n", __FUNCTION__ + , ss->channel_idx + , pwdinfo->find_phase_state_exchange_cnt + ); + } else +#endif + { + ss->channel_idx = ss->ch_num; + RTW_INFO("%s idx:%d\n", __FUNCTION__ + , ss->channel_idx + ); + } + ret = _TRUE; + } + + return ret; +} + +u8 rtw_scan_sparse(_adapter *adapter, struct rtw_ieee80211_channel *ch, u8 ch_num) +{ + /* interval larger than this is treated as backgroud scan */ +#ifndef RTW_SCAN_SPARSE_BG_INTERVAL_MS +#define RTW_SCAN_SPARSE_BG_INTERVAL_MS 12000 +#endif + +#ifndef RTW_SCAN_SPARSE_CH_NUM_MIRACAST +#define RTW_SCAN_SPARSE_CH_NUM_MIRACAST 1 +#endif +#ifndef RTW_SCAN_SPARSE_CH_NUM_BG +#define RTW_SCAN_SPARSE_CH_NUM_BG 4 +#endif +#ifdef CONFIG_LAYER2_ROAMING +#ifndef RTW_SCAN_SPARSE_CH_NUM_ROAMING_ACTIVE +#define RTW_SCAN_SPARSE_CH_NUM_ROAMING_ACTIVE 1 +#endif +#endif + +#define SCAN_SPARSE_CH_NUM_INVALID 255 + + static u8 token = 255; + u32 interval; + bool busy_traffic = _FALSE; + bool miracast_enabled = _FALSE; + bool bg_scan = _FALSE; + u8 max_allow_ch = SCAN_SPARSE_CH_NUM_INVALID; + u8 scan_division_num; + u8 ret_num = ch_num; + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + if (mlmeext->last_scan_time == 0) + mlmeext->last_scan_time = rtw_get_current_time(); + + interval = rtw_get_passing_time_ms(mlmeext->last_scan_time); + + + if (rtw_mi_busy_traffic_check(adapter)) + busy_traffic = _TRUE; + + if (rtw_mi_check_miracast_enabled(adapter)) + miracast_enabled = _TRUE; + + if (interval > RTW_SCAN_SPARSE_BG_INTERVAL_MS) + bg_scan = _TRUE; + + /* max_allow_ch by conditions*/ + +#if RTW_SCAN_SPARSE_MIRACAST + if (miracast_enabled == _TRUE && busy_traffic == _TRUE) + max_allow_ch = rtw_min(max_allow_ch, RTW_SCAN_SPARSE_CH_NUM_MIRACAST); +#endif + +#if RTW_SCAN_SPARSE_BG + if (bg_scan == _TRUE) + max_allow_ch = rtw_min(max_allow_ch, RTW_SCAN_SPARSE_CH_NUM_BG); +#endif + +#if defined(CONFIG_LAYER2_ROAMING) && defined(RTW_SCAN_SPARSE_ROAMING_ACTIVE) + if (rtw_chk_roam_flags(adapter, RTW_ROAM_ACTIVE)) { + if (busy_traffic == _TRUE && adapter->mlmepriv.need_to_roam == _TRUE) + max_allow_ch = rtw_min(max_allow_ch, RTW_SCAN_SPARSE_CH_NUM_ROAMING_ACTIVE); + } +#endif + + + if (max_allow_ch != SCAN_SPARSE_CH_NUM_INVALID) { + int i; + int k = 0; + + scan_division_num = (ch_num / max_allow_ch) + ((ch_num % max_allow_ch) ? 1 : 0); + token = (token + 1) % scan_division_num; + + if (0) + RTW_INFO("scan_division_num:%u, token:%u\n", scan_division_num, token); + + for (i = 0; i < ch_num; i++) { + if (ch[i].hw_value && (i % scan_division_num) == token + ) { + if (i != k) + _rtw_memcpy(&ch[k], &ch[i], sizeof(struct rtw_ieee80211_channel)); + k++; + } + } + + _rtw_memset(&ch[k], 0, sizeof(struct rtw_ieee80211_channel)); + + ret_num = k; + mlmeext->last_scan_time = rtw_get_current_time(); + } + + return ret_num; +} + +#ifdef CONFIG_SCAN_BACKOP +u8 rtw_scan_backop_decision(_adapter *adapter) +{ + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + struct mi_state mstate; + u8 backop_flags = 0; + + rtw_mi_status(adapter, &mstate); + + if ((MSTATE_STA_LD_NUM(&mstate) && mlmeext_chk_scan_backop_flags_sta(mlmeext, SS_BACKOP_EN)) + || (MSTATE_STA_NUM(&mstate) && mlmeext_chk_scan_backop_flags_sta(mlmeext, SS_BACKOP_EN_NL))) + backop_flags |= mlmeext_scan_backop_flags_sta(mlmeext); + +#ifdef CONFIG_AP_MODE + if ((MSTATE_AP_LD_NUM(&mstate) && mlmeext_chk_scan_backop_flags_ap(mlmeext, SS_BACKOP_EN)) + || (MSTATE_AP_NUM(&mstate) && mlmeext_chk_scan_backop_flags_ap(mlmeext, SS_BACKOP_EN_NL))) + backop_flags |= mlmeext_scan_backop_flags_ap(mlmeext); +#endif + +#ifdef CONFIG_RTW_MESH + if ((MSTATE_MESH_LD_NUM(&mstate) && mlmeext_chk_scan_backop_flags_mesh(mlmeext, SS_BACKOP_EN)) + || (MSTATE_MESH_NUM(&mstate) && mlmeext_chk_scan_backop_flags_mesh(mlmeext, SS_BACKOP_EN_NL))) + backop_flags |= mlmeext_scan_backop_flags_mesh(mlmeext); +#endif + + return backop_flags; +} +#endif + +#define SCANNING_TIMEOUT_EX 2000 +u32 rtw_scan_timeout_decision(_adapter *padapter) +{ + u32 back_op_times= 0; + u8 max_chan_num; + u16 scan_ms; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct ss_res *ss = &pmlmeext->sitesurvey_res; + + if (is_supported_5g(padapter->registrypriv.wireless_mode) + && IsSupported24G(padapter->registrypriv.wireless_mode)) + max_chan_num = MAX_CHANNEL_NUM;/* dual band */ + else + max_chan_num = MAX_CHANNEL_NUM_2G;/*single band*/ + + #ifdef CONFIG_SCAN_BACKOP + if (rtw_scan_backop_decision(padapter)) + back_op_times = (max_chan_num / ss->scan_cnt_max) * ss->backop_ms; + #endif + + if (ss->duration) + scan_ms = ss->duration; + else + #if defined(CONFIG_RTW_ACS) && defined(CONFIG_RTW_ACS_DBG) + if (IS_ACS_ENABLE(padapter) && rtw_is_acs_st_valid(padapter)) + scan_ms = rtw_acs_get_adv_st(padapter); + else + #endif /*CONFIG_RTW_ACS*/ + scan_ms = ss->scan_ch_ms; + + ss->scan_timeout_ms = (scan_ms * max_chan_num) + back_op_times + SCANNING_TIMEOUT_EX; + #ifdef DBG_SITESURVEY + RTW_INFO("%s , scan_timeout_ms = %d (ms)\n", __func__, ss->scan_timeout_ms); + #endif /*DBG_SITESURVEY*/ + return ss->scan_timeout_ms; +} + +static int rtw_scan_ch_decision(_adapter *padapter, struct rtw_ieee80211_channel *out, + u32 out_num, struct rtw_ieee80211_channel *in, u32 in_num, bool no_sparse) +{ + int i, j; + int set_idx; + u8 chan; + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct registry_priv *regsty = dvobj_to_regsty(adapter_to_dvobj(padapter)); + + /* clear first */ + _rtw_memset(out, 0, sizeof(struct rtw_ieee80211_channel) * out_num); + + /* acquire channels from in */ + j = 0; + for (i = 0; i < in_num; i++) { + + if (0) + RTW_INFO(FUNC_ADPT_FMT" "CHAN_FMT"\n", FUNC_ADPT_ARG(padapter), CHAN_ARG(&in[i])); + + if (!in[i].hw_value || (in[i].flags & RTW_IEEE80211_CHAN_DISABLED)) + continue; + if (rtw_mlme_band_check(padapter, in[i].hw_value) == _FALSE) + continue; + + set_idx = rtw_chset_search_ch(rfctl->channel_set, in[i].hw_value); + if (set_idx >= 0) { + if (j >= out_num) { + RTW_PRINT(FUNC_ADPT_FMT" out_num:%u not enough\n", + FUNC_ADPT_ARG(padapter), out_num); + break; + } + + _rtw_memcpy(&out[j], &in[i], sizeof(struct rtw_ieee80211_channel)); + + if (rfctl->channel_set[set_idx].flags & (RTW_CHF_NO_IR | RTW_CHF_DFS)) + out[j].flags |= RTW_IEEE80211_CHAN_PASSIVE_SCAN; + + j++; + } + if (j >= out_num) + break; + } + + /* if out is empty, use channel_set as default */ + if (j == 0) { + for (i = 0; i < rfctl->max_chan_nums; i++) { + chan = rfctl->channel_set[i].ChannelNum; + if (rtw_mlme_band_check(padapter, chan) == _TRUE) { + if (rtw_mlme_ignore_chan(padapter, chan) == _TRUE) + continue; + + if (0) + RTW_INFO(FUNC_ADPT_FMT" ch:%u\n", FUNC_ADPT_ARG(padapter), chan); + + if (j >= out_num) { + RTW_PRINT(FUNC_ADPT_FMT" out_num:%u not enough\n", + FUNC_ADPT_ARG(padapter), out_num); + break; + } + + out[j].hw_value = chan; + + if (rfctl->channel_set[i].flags & (RTW_CHF_NO_IR | RTW_CHF_DFS)) + out[j].flags |= RTW_IEEE80211_CHAN_PASSIVE_SCAN; + + j++; + } + } + } + + if (!no_sparse + && !regsty->wifi_spec + && j > 6 /* assume ch_num > 6 is normal scan */ + ) { + /* scan_sparse */ + j = rtw_scan_sparse(padapter, out, j); + } + + return j; +} + +static void sitesurvey_res_reset(_adapter *adapter, struct sitesurvey_parm *parm) +{ + struct ss_res *ss = &adapter->mlmeextpriv.sitesurvey_res; + RT_CHANNEL_INFO *chset = adapter_to_chset(adapter); + int i; + + ss->bss_cnt = 0; + ss->activate_ch_cnt = 0; + ss->channel_idx = 0; + ss->force_ssid_scan = 0; + ss->igi_scan = 0; + ss->igi_before_scan = 0; +#ifdef CONFIG_SCAN_BACKOP + ss->scan_cnt = 0; +#endif +#if defined(CONFIG_ANTENNA_DIVERSITY) || defined(DBG_SCAN_SW_ANTDIV_BL) + ss->is_sw_antdiv_bl_scan = 0; +#endif + ss->ssid_num = 0; + for (i = 0; i < RTW_SSID_SCAN_AMOUNT; i++) { + if (parm->ssid[i].SsidLength) { + _rtw_memcpy(ss->ssid[i].Ssid, parm->ssid[i].Ssid, IW_ESSID_MAX_SIZE); + ss->ssid[i].SsidLength = parm->ssid[i].SsidLength; + ss->ssid_num++; + } else + ss->ssid[i].SsidLength = 0; + } + + ss->ch_num = rtw_scan_ch_decision(adapter + , ss->ch, RTW_CHANNEL_SCAN_AMOUNT + , parm->ch, parm->ch_num + , parm->acs + ); + + for (i = 0; i < MAX_CHANNEL_NUM; i++) + chset[i].hidden_bss_cnt = 0; + + ss->bw = parm->bw; + ss->igi = parm->igi; + ss->token = parm->token; + ss->duration = parm->duration; + ss->scan_mode = parm->scan_mode; + ss->token = parm->token; + ss->acs = parm->acs; +} + +static u8 sitesurvey_pick_ch_behavior(_adapter *padapter, u8 *ch, RT_SCAN_TYPE *type) +{ + u8 next_state; + u8 scan_ch = 0; + RT_SCAN_TYPE scan_type = SCAN_PASSIVE; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct ss_res *ss = &pmlmeext->sitesurvey_res; + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + int ch_set_idx; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif +#ifdef CONFIG_SCAN_BACKOP + u8 backop_flags = 0; +#endif + + /* handle scan abort request */ + scan_abort_hdl(padapter); + +#ifdef CONFIG_P2P + if (pwdinfo->rx_invitereq_info.scan_op_ch_only || pwdinfo->p2p_info.scan_op_ch_only) { + if (pwdinfo->rx_invitereq_info.scan_op_ch_only) + scan_ch = pwdinfo->rx_invitereq_info.operation_ch[ss->channel_idx]; + else + scan_ch = pwdinfo->p2p_info.operation_ch[ss->channel_idx]; + scan_type = SCAN_ACTIVE; + } else if (rtw_p2p_findphase_ex_is_social(pwdinfo)) { + /* + * Commented by Albert 2011/06/03 + * The driver is in the find phase, it should go through the social channel. + */ + scan_ch = pwdinfo->social_chan[ss->channel_idx]; + ch_set_idx = rtw_chset_search_ch(rfctl->channel_set, scan_ch); + if (ch_set_idx >= 0) + scan_type = rfctl->channel_set[ch_set_idx].flags & RTW_CHF_NO_IR ? SCAN_PASSIVE : SCAN_ACTIVE; + else + scan_type = SCAN_ACTIVE; + } else +#endif /* CONFIG_P2P */ + { + struct rtw_ieee80211_channel *ch; + + #ifdef CONFIG_SCAN_BACKOP + backop_flags = rtw_scan_backop_decision(padapter); + #endif + + #ifdef CONFIG_SCAN_BACKOP + if (!(backop_flags && ss->scan_cnt >= ss->scan_cnt_max)) + #endif + { + #ifdef CONFIG_RTW_WIFI_HAL + if (adapter_to_dvobj(padapter)->nodfs) { + while (ss->channel_idx < ss->ch_num && rtw_chset_is_dfs_ch(rfctl->channel_set, ss->ch[ss->channel_idx].hw_value)) + ss->channel_idx++; + } else + #endif + if (ss->channel_idx != 0 && ss->force_ssid_scan == 0 + && pmlmeext->sitesurvey_res.ssid_num + && (ss->ch[ss->channel_idx - 1].flags & RTW_IEEE80211_CHAN_PASSIVE_SCAN) + ) { + ch_set_idx = rtw_chset_search_ch(rfctl->channel_set, ss->ch[ss->channel_idx - 1].hw_value); + if (ch_set_idx != -1 && rfctl->channel_set[ch_set_idx].hidden_bss_cnt + && (!IS_DFS_SLAVE_WITH_RD(rfctl) + || rtw_rfctl_dfs_domain_unknown(rfctl) + || !CH_IS_NON_OCP(&rfctl->channel_set[ch_set_idx])) + ) { + ss->channel_idx--; + ss->force_ssid_scan = 1; + } + } else + ss->force_ssid_scan = 0; + } + + if (ss->channel_idx < ss->ch_num) { + ch = &ss->ch[ss->channel_idx]; + scan_ch = ch->hw_value; + + #if defined(CONFIG_RTW_ACS) && defined(CONFIG_RTW_ACS_DBG) + if (IS_ACS_ENABLE(padapter) && rtw_is_acs_passiv_scan(padapter)) + scan_type = SCAN_PASSIVE; + else + #endif /*CONFIG_RTW_ACS*/ + scan_type = (ch->flags & RTW_IEEE80211_CHAN_PASSIVE_SCAN) ? SCAN_PASSIVE : SCAN_ACTIVE; + } + } + + if (scan_ch != 0) { + next_state = SCAN_PROCESS; + + #ifdef CONFIG_SCAN_BACKOP + if (backop_flags) { + if (ss->scan_cnt < ss->scan_cnt_max) + ss->scan_cnt++; + else { + mlmeext_assign_scan_backop_flags(pmlmeext, backop_flags); + next_state = SCAN_BACKING_OP; + } + } + #endif + + } else if (rtw_p2p_findphase_ex_is_needed(pwdinfo)) { + /* go p2p listen */ + next_state = SCAN_TO_P2P_LISTEN; + +#ifdef CONFIG_ANTENNA_DIVERSITY + } else if (rtw_hal_antdiv_before_linked(padapter)) { + /* go sw antdiv before link */ + next_state = SCAN_SW_ANTDIV_BL; +#endif + } else { + next_state = SCAN_COMPLETE; + +#if defined(DBG_SCAN_SW_ANTDIV_BL) + { + /* for SCAN_SW_ANTDIV_BL state testing */ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + int i; + bool is_linked = _FALSE; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (rtw_linked_check(dvobj->padapters[i])) + is_linked = _TRUE; + } + + if (!is_linked) { + static bool fake_sw_antdiv_bl_state = 0; + + if (fake_sw_antdiv_bl_state == 0) { + next_state = SCAN_SW_ANTDIV_BL; + fake_sw_antdiv_bl_state = 1; + } else + fake_sw_antdiv_bl_state = 0; + } + } +#endif /* defined(DBG_SCAN_SW_ANTDIV_BL) */ + } + +#ifdef CONFIG_SCAN_BACKOP + if (next_state != SCAN_PROCESS) + ss->scan_cnt = 0; +#endif + + +#ifdef DBG_FIXED_CHAN + if (pmlmeext->fixed_chan != 0xff && next_state == SCAN_PROCESS) + scan_ch = pmlmeext->fixed_chan; +#endif + + if (ch) + *ch = scan_ch; + if (type) + *type = scan_type; + + return next_state; +} + +void site_survey(_adapter *padapter, u8 survey_channel, RT_SCAN_TYPE ScanType) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct ss_res *ss = &pmlmeext->sitesurvey_res; + u8 ssid_scan = 0; + +#ifdef CONFIG_P2P +#ifndef CONFIG_IOCTL_CFG80211 + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif +#endif + + if (survey_channel != 0) { + set_channel_bwmode(padapter, survey_channel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + + if (ScanType == SCAN_PASSIVE && ss->force_ssid_scan) + ssid_scan = 1; + else if (ScanType == SCAN_ACTIVE) { +#ifdef CONFIG_P2P + #ifdef CONFIG_IOCTL_CFG80211 + if (rtw_cfg80211_is_p2p_scan(padapter)) + #else + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_SCAN) + || rtw_p2p_chk_state(pwdinfo, P2P_STATE_FIND_PHASE_SEARCH)) + #endif + { + issue_probereq_p2p(padapter, NULL); + issue_probereq_p2p(padapter, NULL); + issue_probereq_p2p(padapter, NULL); + } else +#endif /* CONFIG_P2P */ + { + if (pmlmeext->sitesurvey_res.scan_mode == SCAN_ACTIVE) { + /* IOT issue, When wifi_spec is not set, send one probe req without WPS IE. */ + if (padapter->registrypriv.wifi_spec) + issue_probereq(padapter, NULL, NULL); + else + issue_probereq_ex(padapter, NULL, NULL, 0, 0, 0, 0); + issue_probereq(padapter, NULL, NULL); + } + + ssid_scan = 1; + } + } + + if (ssid_scan) { + int i; + + for (i = 0; i < RTW_SSID_SCAN_AMOUNT; i++) { + if (pmlmeext->sitesurvey_res.ssid[i].SsidLength) { + /* IOT issue, When wifi_spec is not set, send one probe req without WPS IE. */ + if (padapter->registrypriv.wifi_spec) + issue_probereq(padapter, &(pmlmeext->sitesurvey_res.ssid[i]), NULL); + else + issue_probereq_ex(padapter, &(pmlmeext->sitesurvey_res.ssid[i]), NULL, 0, 0, 0, 0); + issue_probereq(padapter, &(pmlmeext->sitesurvey_res.ssid[i]), NULL); + } + } + } + } else { + /* channel number is 0 or this channel is not valid. */ + rtw_warn_on(1); + } + + return; +} + +void survey_done_set_ch_bw(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + u8 cur_channel = 0; + u8 cur_bwmode; + u8 cur_ch_offset; + +#ifdef CONFIG_MCC_MODE + if (!rtw_hal_mcc_change_scan_flag(padapter, &cur_channel, &cur_bwmode, &cur_ch_offset)) { + if (0) + RTW_INFO(FUNC_ADPT_FMT" back to AP channel - ch:%u, bw:%u, offset:%u\n", + FUNC_ADPT_ARG(padapter), cur_channel, cur_bwmode, cur_ch_offset); + goto exit; + } +#endif + + if (rtw_mi_get_ch_setting_union(padapter, &cur_channel, &cur_bwmode, &cur_ch_offset) != 0) { + if (0) + RTW_INFO(FUNC_ADPT_FMT" back to linked/linking union - ch:%u, bw:%u, offset:%u\n", + FUNC_ADPT_ARG(padapter), cur_channel, cur_bwmode, cur_ch_offset); + } else { +#ifdef CONFIG_P2P + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + +#ifdef CONFIG_IOCTL_CFG80211 + if (iface->wdinfo.driver_interface == DRIVER_CFG80211 && !adapter_wdev_data(iface)->p2p_enabled) + continue; +#endif + + if (rtw_p2p_chk_state(&iface->wdinfo, P2P_STATE_LISTEN)) { + cur_channel = iface->wdinfo.listen_channel; + cur_bwmode = CHANNEL_WIDTH_20; + cur_ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + if (0) + RTW_INFO(FUNC_ADPT_FMT" back to "ADPT_FMT"'s listen ch - ch:%u, bw:%u, offset:%u\n", + FUNC_ADPT_ARG(padapter), ADPT_ARG(iface), cur_channel, cur_bwmode, cur_ch_offset); + break; + } + } +#endif /* CONFIG_P2P */ + + if (cur_channel == 0) { + cur_channel = pmlmeext->cur_channel; + cur_bwmode = pmlmeext->cur_bwmode; + cur_ch_offset = pmlmeext->cur_ch_offset; + if (0) + RTW_INFO(FUNC_ADPT_FMT" back to ch:%u, bw:%u, offset:%u\n", + FUNC_ADPT_ARG(padapter), cur_channel, cur_bwmode, cur_ch_offset); + } + } +#ifdef CONFIG_MCC_MODE +exit: +#endif + set_channel_bwmode(padapter, cur_channel, cur_ch_offset, cur_bwmode); +} + +/** + * rtw_ps_annc - check and doing ps announcement for all the adapters + * @adapter: the requesting adapter + * @ps: power saving or not + * + * Returns: 0: no ps announcement is doing. 1: ps announcement is doing + */ +u8 rtw_ps_annc(_adapter *adapter, bool ps) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface; + int i; + u8 ps_anc = 0; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + if (MLME_IS_STA(iface)) { + if (is_client_associated_to_ap(iface) == _TRUE) { + /* TODO: TDLS peers */ + #ifdef CONFIG_MCC_MODE + /* for two station case */ + if (MCC_EN(adapter) && rtw_hal_check_mcc_status(adapter, MCC_STATUS_NEED_MCC)) { + u8 ch = iface->mlmeextpriv.cur_channel; + u8 offset = iface->mlmeextpriv.cur_ch_offset; + u8 bw = iface->mlmeextpriv.cur_bwmode; + + set_channel_bwmode(iface, ch, offset, bw); + } + #endif /* CONFIG_MCC_MODE */ + issue_nulldata(iface, NULL, ps, 3, 500); + ps_anc = 1; + } + #ifdef CONFIG_RTW_MESH + } else if (MLME_IS_MESH(iface)) { + if (rtw_mesh_ps_annc(iface, ps)) + ps_anc = 1; + #endif + } + } + return ps_anc; +} + +void rtw_leave_opch(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(adapter) && rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) + return; +#endif + + _enter_critical_mutex(&rfctl->offch_mutex, NULL); + + if (rfctl->offch_state == OFFCHS_NONE) { + /* prepare to leave operating channel */ + rfctl->offch_state = OFFCHS_LEAVING_OP; + + /* clear HW TX queue */ + rtw_hal_set_hwreg(adapter, HW_VAR_CHECK_TXBUF, 0); + + rtw_hal_macid_sleep_all_used(adapter); + + rtw_ps_annc(adapter, 1); + + rfctl->offch_state = OFFCHS_LEAVE_OP; + } + + _exit_critical_mutex(&rfctl->offch_mutex, NULL); +} + +void rtw_back_opch(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(adapter) && rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) + return; +#endif + + _enter_critical_mutex(&rfctl->offch_mutex, NULL); + + if (rfctl->offch_state != OFFCHS_NONE) { + rfctl->offch_state = OFFCHS_BACKING_OP; + rtw_hal_macid_wakeup_all_used(adapter); + rtw_ps_annc(adapter, 0); + + rfctl->offch_state = OFFCHS_NONE; + rtw_mi_os_xmit_schedule(adapter); + } + + _exit_critical_mutex(&rfctl->offch_mutex, NULL); +} + +void sitesurvey_set_igi(_adapter *adapter) +{ + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + struct ss_res *ss = &mlmeext->sitesurvey_res; + u8 igi; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &adapter->wdinfo; +#endif + + switch (mlmeext_scan_state(mlmeext)) { + case SCAN_ENTER: + #ifdef CONFIG_P2P + #ifdef CONFIG_IOCTL_CFG80211 + if (pwdinfo->driver_interface == DRIVER_CFG80211 && rtw_cfg80211_is_p2p_scan(adapter)) + igi = 0x30; + else + #endif /* CONFIG_IOCTL_CFG80211 */ + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + igi = 0x28; + else + #endif /* CONFIG_P2P */ + + if (ss->igi) + igi = ss->igi; + else + #if defined(CONFIG_RTW_ACS) && defined(CONFIG_RTW_ACS_DBG) + if (IS_ACS_ENABLE(adapter) && rtw_is_acs_igi_valid(adapter)) + igi = rtw_acs_get_adv_igi(adapter); + else + #endif /*CONFIG_RTW_ACS*/ + igi = 0x1e; + + /* record IGI status */ + ss->igi_scan = igi; + rtw_hal_get_odm_var(adapter, HAL_ODM_INITIAL_GAIN, &ss->igi_before_scan, NULL); + + /* disable DIG and set IGI for scan */ + rtw_hal_set_odm_var(adapter, HAL_ODM_INITIAL_GAIN, &igi, _FALSE); + break; + case SCAN_COMPLETE: + case SCAN_TO_P2P_LISTEN: + /* enable DIG and restore IGI */ + igi = 0xff; + rtw_hal_set_odm_var(adapter, HAL_ODM_INITIAL_GAIN, &igi, _FALSE); + break; +#ifdef CONFIG_SCAN_BACKOP + case SCAN_BACKING_OP: + /* write IGI for op channel when DIG is not enabled */ + odm_write_dig(adapter_to_phydm(adapter), ss->igi_before_scan); + break; + case SCAN_LEAVE_OP: + /* write IGI for scan when DIG is not enabled */ + odm_write_dig(adapter_to_phydm(adapter), ss->igi_scan); + break; +#endif /* CONFIG_SCAN_BACKOP */ + default: + rtw_warn_on(1); + break; + } +} +void sitesurvey_set_msr(_adapter *adapter, bool enter) +{ + u8 network_type; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (enter) { +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_hal_get_hwreg(adapter, HW_VAR_MEDIA_STATUS, (u8 *)(&pmlmeinfo->hw_media_state)); +#endif + /* set MSR to no link state */ + network_type = _HW_STATE_NOLINK_; + } else { +#ifdef CONFIG_MI_WITH_MBSSID_CAM + network_type = pmlmeinfo->hw_media_state; +#else + network_type = pmlmeinfo->state & 0x3; +#endif + } + Set_MSR(adapter, network_type); +} + +void sitesurvey_set_offch_state(_adapter *adapter, u8 scan_state) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + _enter_critical_mutex(&rfctl->offch_mutex, NULL); + + switch (scan_state) { + case SCAN_DISABLE: + case SCAN_BACK_OP: + rfctl->offch_state = OFFCHS_NONE; + break; + case SCAN_START: + case SCAN_LEAVING_OP: + rfctl->offch_state = OFFCHS_LEAVING_OP; + break; + case SCAN_ENTER: + case SCAN_LEAVE_OP: + rfctl->offch_state = OFFCHS_LEAVE_OP; + break; + case SCAN_COMPLETE: + case SCAN_BACKING_OP: + rfctl->offch_state = OFFCHS_BACKING_OP; + break; + default: + break; + } + + _exit_critical_mutex(&rfctl->offch_mutex, NULL); +} + +u8 sitesurvey_cmd_hdl(_adapter *padapter, u8 *pbuf) +{ + struct sitesurvey_parm *pparm = (struct sitesurvey_parm *)pbuf; +#ifdef DBG_CHECK_FW_PS_STATE + struct dvobj_priv *dvobj = padapter->dvobj; + struct debug_priv *pdbgpriv = &dvobj->drv_dbg; +#endif + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct ss_res *ss = &pmlmeext->sitesurvey_res; +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); +#endif + u8 val8; + +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#ifdef CONFIG_CONCURRENT_MODE + struct roch_info *prochinfo = &padapter->rochinfo; +#endif +#endif + +#ifdef DBG_CHECK_FW_PS_STATE + if (rtw_fw_ps_state(padapter) == _FAIL) { + RTW_INFO("scan without leave 32k\n"); + pdbgpriv->dbg_scan_pwr_state_cnt++; + } +#endif /* DBG_CHECK_FW_PS_STATE */ + + /* increase channel idx */ + if (mlmeext_chk_scan_state(pmlmeext, SCAN_PROCESS)) + ss->channel_idx++; + + /* update scan state to next state (assigned by previous cmd hdl) */ + if (mlmeext_scan_state(pmlmeext) != mlmeext_scan_next_state(pmlmeext)) + mlmeext_set_scan_state(pmlmeext, mlmeext_scan_next_state(pmlmeext)); + +operation_by_state: + switch (mlmeext_scan_state(pmlmeext)) { + + case SCAN_DISABLE: + /* + * SW parameter initialization + */ + + sitesurvey_res_reset(padapter, pparm); + mlmeext_set_scan_state(pmlmeext, SCAN_START); + goto operation_by_state; + + case SCAN_START: +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + if ((pwdev_priv->pno_mac_addr[0] != 0xFF) + && (check_fwstate(&padapter->mlmepriv, WIFI_STATION_STATE) == _TRUE) + && (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _FALSE)) { + u16 seq_num; + +#ifdef CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI + rtw_hal_pno_random_gen_mac_addr(padapter); +#endif + rtw_hal_set_hw_macaddr(padapter, pwdev_priv->pno_mac_addr); + get_random_bytes(&seq_num, 2); + pwdev_priv->pno_scan_seq_num = seq_num & 0xFFF; + RTW_INFO("%s pno_scan_seq_num %d\n", __func__, + pwdev_priv->pno_scan_seq_num); + } +#endif + + /* + * prepare to leave operating channel + */ + +#ifdef CONFIG_MCC_MODE + rtw_hal_set_mcc_setting_scan_start(padapter); +#endif /* CONFIG_MCC_MODE */ + + /* apply rx ampdu setting */ + if (ss->rx_ampdu_accept != RX_AMPDU_ACCEPT_INVALID + || ss->rx_ampdu_size != RX_AMPDU_SIZE_INVALID) + rtw_rx_ampdu_apply(padapter); + + /* clear HW TX queue before scan */ + rtw_hal_set_hwreg(padapter, HW_VAR_CHECK_TXBUF, 0); + + rtw_hal_macid_sleep_all_used(padapter); + + /* power save state announcement */ + if (rtw_ps_annc(padapter, 1)) { + mlmeext_set_scan_state(pmlmeext, SCAN_PS_ANNC_WAIT); + mlmeext_set_scan_next_state(pmlmeext, SCAN_ENTER); + set_survey_timer(pmlmeext, 50); /* delay 50ms to protect nulldata(1) */ + } else { + mlmeext_set_scan_state(pmlmeext, SCAN_ENTER); + goto operation_by_state; + } + + break; + + case SCAN_ENTER: + /* + * HW register and DM setting for enter scan + */ + + rtw_phydm_ability_backup(padapter); + + sitesurvey_set_igi(padapter); + + /* config dynamic functions for off channel */ + rtw_phydm_func_for_offchannel(padapter); + /* set MSR to no link state */ + sitesurvey_set_msr(padapter, _TRUE); + + val8 = 1; /* under site survey */ + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + + mlmeext_set_scan_state(pmlmeext, SCAN_PROCESS); + goto operation_by_state; + + case SCAN_PROCESS: { + u8 scan_ch; + RT_SCAN_TYPE scan_type; + u8 next_state; + u32 scan_ms; + +#ifdef CONFIG_RTW_ACS + if (IS_ACS_ENABLE(padapter)) + rtw_acs_get_rst(padapter); +#endif + + next_state = sitesurvey_pick_ch_behavior(padapter, &scan_ch, &scan_type); + + if (next_state != SCAN_PROCESS) { + mlmeext_set_scan_state(pmlmeext, next_state); + goto operation_by_state; + } + + /* still SCAN_PROCESS state */ + #ifdef DBG_SITESURVEY + #ifdef CONFIG_P2P + RTW_INFO(FUNC_ADPT_FMT" %s ch:%u (cnt:%u,idx:%d) at %dms, %c%c%c%c\n" + , FUNC_ADPT_ARG(padapter) + , mlmeext_scan_state_str(pmlmeext) + , scan_ch + , pwdinfo->find_phase_state_exchange_cnt, ss->channel_idx + , rtw_get_passing_time_ms(padapter->mlmepriv.scan_start_time) + , scan_type ? 'A' : 'P', ss->scan_mode ? 'A' : 'P' + , ss->ssid[0].SsidLength ? 'S' : ' ' + , ss->force_ssid_scan ? 'F' : ' ' + ); + #else + RTW_INFO(FUNC_ADPT_FMT" %s ch:%u (idx:%d) at %dms, %c%c%c%c\n" + , FUNC_ADPT_ARG(padapter) + , mlmeext_scan_state_str(pmlmeext) + , scan_ch + , ss->channel_idx + , rtw_get_passing_time_ms(padapter->mlmepriv.scan_start_time) + , scan_type ? 'A' : 'P', ss->scan_mode ? 'A' : 'P' + , ss->ssid[0].SsidLength ? 'S' : ' ' + , ss->force_ssid_scan ? 'F' : ' ' + ); + #endif /* CONFIG_P2P */ + #endif /*DBG_SITESURVEY*/ +#ifdef DBG_FIXED_CHAN + if (pmlmeext->fixed_chan != 0xff) + RTW_INFO(FUNC_ADPT_FMT" fixed_chan:%u\n", pmlmeext->fixed_chan); +#endif + + site_survey(padapter, scan_ch, scan_type); + +#if defined(CONFIG_ATMEL_RC_PATCH) + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + scan_ms = 20; + else + scan_ms = 40; +#else + #if defined(CONFIG_RTW_ACS) && defined(CONFIG_RTW_ACS_DBG) + if (IS_ACS_ENABLE(padapter) && rtw_is_acs_st_valid(padapter)) + scan_ms = rtw_acs_get_adv_st(padapter); + else + #endif /*CONFIG_RTW_ACS*/ + scan_ms = ss->scan_ch_ms; +#endif + +#if defined(CONFIG_ANTENNA_DIVERSITY) || defined(DBG_SCAN_SW_ANTDIV_BL) + if (ss->is_sw_antdiv_bl_scan) + scan_ms = scan_ms / 2; +#endif + +#ifdef CONFIG_RTW_ACS + if (IS_ACS_ENABLE(padapter)) { + if (pparm->token) + rtw_acs_trigger(padapter, scan_ms, scan_ch, NHM_PID_IEEE_11K_HIGH); + else + rtw_acs_trigger(padapter, scan_ms, scan_ch, NHM_PID_ACS); + } +#endif + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + if (IS_NM_ENABLE(padapter)) + rtw_noise_measure(padapter, scan_ch, _FALSE, 0, scan_ms / 2); +#endif + set_survey_timer(pmlmeext, scan_ms); + break; + } + +#ifdef CONFIG_SCAN_BACKOP + case SCAN_BACKING_OP: { + u8 back_ch, back_bw, back_ch_offset; + u8 need_ch_setting_union = _TRUE; + +#ifdef CONFIG_MCC_MODE + need_ch_setting_union = rtw_hal_mcc_change_scan_flag(padapter, + &back_ch, &back_bw, &back_ch_offset); +#endif /* CONFIG_MCC_MODE */ + + if (need_ch_setting_union) { + if (rtw_mi_get_ch_setting_union(padapter, &back_ch, &back_bw, &back_ch_offset) == 0) { + rtw_warn_on(1); + back_ch = pmlmeext->cur_channel; + back_bw = pmlmeext->cur_bwmode; + back_ch_offset = pmlmeext->cur_ch_offset; + } + } + + #ifdef DBG_SITESURVEY + RTW_INFO(FUNC_ADPT_FMT" %s ch:%u, bw:%u, offset:%u at %dms\n" + , FUNC_ADPT_ARG(padapter) + , mlmeext_scan_state_str(pmlmeext) + , back_ch, back_bw, back_ch_offset + , rtw_get_passing_time_ms(padapter->mlmepriv.scan_start_time) + ); + #endif /*DBG_SITESURVEY*/ + set_channel_bwmode(padapter, back_ch, back_ch_offset, back_bw); + + sitesurvey_set_msr(padapter, _FALSE); + + val8 = 0; /* survey done */ + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + + if (mlmeext_chk_scan_backop_flags(pmlmeext, SS_BACKOP_PS_ANNC)) { + sitesurvey_set_igi(padapter); + rtw_hal_macid_wakeup_all_used(padapter); + rtw_ps_annc(padapter, 0); + } + + mlmeext_set_scan_state(pmlmeext, SCAN_BACK_OP); + ss->backop_time = rtw_get_current_time(); + + if (mlmeext_chk_scan_backop_flags(pmlmeext, SS_BACKOP_TX_RESUME)) + rtw_mi_os_xmit_schedule(padapter); + + + goto operation_by_state; + } + + case SCAN_BACK_OP: + if (rtw_get_passing_time_ms(ss->backop_time) >= ss->backop_ms + || pmlmeext->scan_abort + ) { + mlmeext_set_scan_state(pmlmeext, SCAN_LEAVING_OP); + goto operation_by_state; + } + set_survey_timer(pmlmeext, 50); + break; + + case SCAN_LEAVING_OP: + /* + * prepare to leave operating channel + */ + + /* clear HW TX queue before scan */ + rtw_hal_set_hwreg(padapter, HW_VAR_CHECK_TXBUF, 0); + + rtw_hal_macid_sleep_all_used(padapter); + if (mlmeext_chk_scan_backop_flags(pmlmeext, SS_BACKOP_PS_ANNC) + && rtw_ps_annc(padapter, 1) + ) { + mlmeext_set_scan_state(pmlmeext, SCAN_PS_ANNC_WAIT); + mlmeext_set_scan_next_state(pmlmeext, SCAN_LEAVE_OP); + set_survey_timer(pmlmeext, 50); /* delay 50ms to protect nulldata(1) */ + } else { + mlmeext_set_scan_state(pmlmeext, SCAN_LEAVE_OP); + goto operation_by_state; + } + + break; + + case SCAN_LEAVE_OP: + /* + * HW register and DM setting for enter scan + */ + + if (mlmeext_chk_scan_backop_flags(pmlmeext, SS_BACKOP_PS_ANNC)) + sitesurvey_set_igi(padapter); + + sitesurvey_set_msr(padapter, _TRUE); + + val8 = 1; /* under site survey */ + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + + mlmeext_set_scan_state(pmlmeext, SCAN_PROCESS); + goto operation_by_state; + +#endif /* CONFIG_SCAN_BACKOP */ + +#if defined(CONFIG_ANTENNA_DIVERSITY) || defined(DBG_SCAN_SW_ANTDIV_BL) + case SCAN_SW_ANTDIV_BL: + /* + * 20100721 + * For SW antenna diversity before link, it needs to switch to another antenna and scan again. + * It compares the scan result and select better one to do connection. + */ + ss->bss_cnt = 0; + ss->channel_idx = 0; + ss->is_sw_antdiv_bl_scan = 1; + + mlmeext_set_scan_next_state(pmlmeext, SCAN_PROCESS); + set_survey_timer(pmlmeext, ss->scan_ch_ms); + break; +#endif + +#ifdef CONFIG_P2P + case SCAN_TO_P2P_LISTEN: + /* + * Set the P2P State to the listen state of find phase + * and set the current channel to the listen channel + */ + set_channel_bwmode(padapter, pwdinfo->listen_channel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + rtw_p2p_set_state(pwdinfo, P2P_STATE_FIND_PHASE_LISTEN); + + /* turn on phy-dynamic functions */ + rtw_phydm_ability_restore(padapter); + + sitesurvey_set_igi(padapter); + + mlmeext_set_scan_state(pmlmeext, SCAN_P2P_LISTEN); + _set_timer(&pwdinfo->find_phase_timer, (u32)((u32)pwdinfo->listen_dwell * 100)); + break; + + case SCAN_P2P_LISTEN: + mlmeext_set_scan_state(pmlmeext, SCAN_PROCESS); + ss->channel_idx = 0; + goto operation_by_state; +#endif /* CONFIG_P2P */ + + case SCAN_COMPLETE: +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + rtw_hal_set_hw_macaddr(padapter, adapter_mac_addr(padapter)); +#endif +#ifdef CONFIG_P2P + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_SCAN) + || rtw_p2p_chk_state(pwdinfo, P2P_STATE_FIND_PHASE_SEARCH) + ) { +#ifdef CONFIG_CONCURRENT_MODE + if (pwdinfo->driver_interface == DRIVER_WEXT) { + if (rtw_mi_check_status(padapter, MI_LINKED)) + _set_timer(&prochinfo->ap_roch_ch_switch_timer, 500); + } +#endif + + rtw_p2p_set_state(pwdinfo, rtw_p2p_pre_state(pwdinfo)); + } + rtw_p2p_findphase_ex_set(pwdinfo, P2P_FINDPHASE_EX_NONE); +#endif /* CONFIG_P2P */ + + /* switch channel */ + survey_done_set_ch_bw(padapter); + + sitesurvey_set_msr(padapter, _FALSE); + + val8 = 0; /* survey done */ + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + + /* turn on phy-dynamic functions */ + rtw_phydm_ability_restore(padapter); + + sitesurvey_set_igi(padapter); + +#ifdef CONFIG_MCC_MODE + /* start MCC fail, then tx null data */ + if (!rtw_hal_set_mcc_setting_scan_complete(padapter)) +#endif + { + rtw_hal_macid_wakeup_all_used(padapter); + rtw_ps_annc(padapter, 0); + } + + /* apply rx ampdu setting */ + rtw_rx_ampdu_apply(padapter); + + mlmeext_set_scan_state(pmlmeext, SCAN_DISABLE); + + report_surveydone_event(padapter, ss->acs); +#ifdef CONFIG_RTW_ACS + if (IS_ACS_ENABLE(padapter)) + rtw_acs_select_best_chan(padapter); +#endif + +#if defined(CONFIG_BACKGROUND_NOISE_MONITOR) && defined(DBG_NOISE_MONITOR) + if (IS_NM_ENABLE(padapter)) + rtw_noise_info_dump(RTW_DBGDUMP, padapter); +#endif + issue_action_BSSCoexistPacket(padapter); + issue_action_BSSCoexistPacket(padapter); + issue_action_BSSCoexistPacket(padapter); + +#ifdef CONFIG_RTW_80211K + if (ss->token) + rm_post_event(padapter, ss->token, RM_EV_survey_done); +#endif /* CONFIG_RTW_80211K */ + + break; + } + + return H2C_SUCCESS; +} + +u8 setauth_hdl(_adapter *padapter, unsigned char *pbuf) +{ + struct setauth_parm *pparm = (struct setauth_parm *)pbuf; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (pparm->mode < 4) + pmlmeinfo->auth_algo = pparm->mode; + + return H2C_SUCCESS; +} + +static u8 amsdu_spp_enable(_adapter *pdapter, enum security_type type) +{ + u8 ret = _FALSE; + + if (pdapter->registrypriv.amsdu_mode == RTW_AMSDU_MODE_SPP) { + if ( type == _AES_ || type == _CCMP_256_ + || type == _GCMP_ || type == _GCMP_256_ ) + ret = _SUCCESS; + } + + return ret; +} + +/* +SEC CAM Entry format (32 bytes) +DW0 - MAC_ADDR[15:0] | Valid[15] | MFB[14:8] | RSVD[7] | GK[6] | MIC_KEY[5] | SEC_TYPE[4:2] | KID[1:0] +DW0 - MAC_ADDR[15:0] | Valid[15] |RSVD[14:9] | RPT_MODE[8] | SPP_MODE[7] | GK[6] | MIC_KEY[5] | SEC_TYPE[4:2] | KID[1:0] (92E/8812A/8814A) +DW1 - MAC_ADDR[47:16] +DW2 - KEY[31:0] +DW3 - KEY[63:32] +DW4 - KEY[95:64] +DW5 - KEY[127:96] +DW6 - RSVD +DW7 - RSVD +*/ + +/*Set WEP key or Group Key*/ +u8 setkey_hdl(_adapter *padapter, u8 *pbuf) +{ + u16 ctrl = 0; + s16 cam_id = 0; + struct setkey_parm *pparm = (struct setkey_parm *)pbuf; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + unsigned char null_addr[] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; + u8 *addr; + bool used = _FALSE; + + /* main tx key for wep. */ + if (pparm->set_tx) + pmlmeinfo->key_index = pparm->keyid; + +#ifndef SEC_DEFAULT_KEY_SEARCH + if (((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) || ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE)) + cam_id = rtw_iface_bcmc_id_get(padapter); + else +#endif + cam_id = rtw_camid_alloc(padapter, NULL, pparm->keyid, 1, + !!(pparm->algorithm & _SEC_TYPE_256_), &used); + + if (cam_id < 0) + goto enable_mc; + +#ifdef SEC_DEFAULT_KEY_SEARCH + if (cam_id >= 0 && cam_id <= 3) { + /* default key camid */ + addr = null_addr; + } else +#endif + { + /* not default key camid */ + if (((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) || ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE)) { + /* group TX, force sec cam entry_id */ + addr = adapter_mac_addr(padapter); + } else { + /* group RX, searched by A2 (TA) */ + addr = get_bssid(&padapter->mlmepriv); + } + } + +#ifdef CONFIG_LPS_PG + if (adapter_to_pwrctl(padapter)->lps_level == LPS_PG) + LPS_Leave(padapter, "SET_KEY"); +#endif + + /* cam entry searched is pairwise key */ + if (used == _TRUE && rtw_camid_is_gk(padapter, cam_id) == _FALSE) { + s16 camid_clr; + + RTW_PRINT(FUNC_ADPT_FMT" group key with "MAC_FMT" id:%u the same key id as pairwise key\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(addr), pparm->keyid); + + /* HW has problem to distinguish this group key with existing pairwise key, stop HW enc and dec for BMC */ + rtw_camctl_set_flags(padapter, SEC_STATUS_STA_PK_GK_CONFLICT_DIS_BMC_SEARCH); + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_CFG, NULL); + + /* clear group key */ + while ((camid_clr = rtw_camid_search(padapter, addr, -1, 1)) >= 0) { + RTW_PRINT("clear group key for addr:"MAC_FMT", camid:%d\n", MAC_ARG(addr), camid_clr); + clear_cam_entry(padapter, camid_clr); + rtw_camid_free(padapter, camid_clr); + } + + goto enable_mc; + } + + ctrl = BIT(15) | BIT(6) | ((pparm->algorithm & 0x07) << 2) | pparm->keyid; + + RTW_PRINT("set group key camid:%d, addr:"MAC_FMT", kid:%d, type:%s\n" + , cam_id, MAC_ARG(addr), pparm->keyid, security_type_str(pparm->algorithm)); + + if (pparm->algorithm & _SEC_TYPE_256_) { + RTW_INFO_DUMP("GTK : ", pparm->key, sizeof(pparm->key)); + ctrl |= BIT(9); + } + + if (amsdu_spp_enable(padapter, pparm->algorithm) == _SUCCESS) + ctrl |= BIT(7); + write_cam(padapter, cam_id, ctrl, addr, pparm->key); + + /* if ((cam_id > 3) && (((pmlmeinfo->state&0x03) == WIFI_FW_AP_STATE) || ((pmlmeinfo->state&0x03) == WIFI_FW_ADHOC_STATE)))*/ +#ifndef SEC_DEFAULT_KEY_SEARCH + if (((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) || ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE)) { + if (is_wep_enc(pparm->algorithm)) { + padapter->securitypriv.dot11Def_camid[pparm->keyid] = cam_id; + padapter->securitypriv.dot118021x_bmc_cam_id = + padapter->securitypriv.dot11Def_camid[padapter->securitypriv.dot11PrivacyKeyIndex]; + RTW_PRINT("wep group key - force camid:%d\n", padapter->securitypriv.dot118021x_bmc_cam_id); + } else { + /*u8 org_cam_id = padapter->securitypriv.dot118021x_bmc_cam_id;*/ + + /*force GK's cam id*/ + padapter->securitypriv.dot118021x_bmc_cam_id = cam_id; + + /* for GTK rekey + if ((org_cam_id != INVALID_SEC_MAC_CAM_ID) && + (org_cam_id != cam_id)) { + RTW_PRINT("clear group key for addr:"MAC_FMT", org_camid:%d new_camid:%d\n", MAC_ARG(addr), org_cam_id, cam_id); + clear_cam_entry(padapter, org_cam_id); + rtw_camid_free(padapter, org_cam_id); + }*/ + } + } +#else + if (cam_id >= 0 && cam_id <= 3) + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_DK_CFG, (u8 *)_TRUE); +#endif + + /* 8814au should set both broadcast and unicast CAM entry for WEP key in STA mode */ + if (is_wep_enc(pparm->algorithm) && check_mlmeinfo_state(pmlmeext, WIFI_FW_STATION_STATE) && + _rtw_camctl_chk_cap(padapter, SEC_CAP_CHK_BMC)) { + struct set_stakey_parm sta_pparm; + + _rtw_memset(&sta_pparm, 0, sizeof(struct set_stakey_parm)); + sta_pparm.algorithm = pparm->algorithm; + sta_pparm.keyid = pparm->keyid; + _rtw_memcpy(sta_pparm.key, pparm->key, 16); + _rtw_memcpy(sta_pparm.addr, get_bssid(&padapter->mlmepriv), ETH_ALEN); + set_stakey_hdl(padapter, (u8 *)&sta_pparm); + } + +enable_mc: + /* allow multicast packets to driver */ + rtw_hal_set_hwreg(padapter, HW_VAR_ON_RCR_AM, null_addr); + + return H2C_SUCCESS; +} + +void rtw_ap_wep_pk_setting(_adapter *adapter, struct sta_info *psta) +{ + struct security_priv *psecuritypriv = &(adapter->securitypriv); + struct set_stakey_parm sta_pparm; + sint keyid; + + if (!is_wep_enc(psecuritypriv->dot11PrivacyAlgrthm)) + return; + + for (keyid = 0; keyid < 4; keyid++) { + if ((psecuritypriv->key_mask & BIT(keyid)) && (keyid == psecuritypriv->dot11PrivacyKeyIndex)) { + sta_pparm.algorithm = psecuritypriv->dot11PrivacyAlgrthm; + sta_pparm.keyid = keyid; + sta_pparm.gk = 0; + _rtw_memcpy(sta_pparm.key, &(psecuritypriv->dot11DefKey[keyid].skey[0]), 16); + _rtw_memcpy(sta_pparm.addr, psta->cmn.mac_addr, ETH_ALEN); + + RTW_PRINT(FUNC_ADPT_FMT"set WEP - PK with "MAC_FMT" keyid:%u\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr), keyid); + + set_stakey_hdl(adapter, (u8 *)&sta_pparm); + } + } +} + +u8 set_stakey_hdl(_adapter *padapter, u8 *pbuf) +{ + u16 ctrl = 0; + s16 cam_id = 0; + bool used; + u8 ret = H2C_SUCCESS; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct set_stakey_parm *pparm = (struct set_stakey_parm *)pbuf; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + + if (pparm->algorithm == _NO_PRIVACY_) + goto write_to_cam; + + psta = rtw_get_stainfo(pstapriv, pparm->addr); + if (!psta) { + RTW_PRINT("%s sta:"MAC_FMT" not found\n", __func__, MAC_ARG(pparm->addr)); + ret = H2C_REJECTED; + goto exit; + } + + pmlmeinfo->enc_algo = pparm->algorithm; + + cam_id = rtw_camid_alloc(padapter, psta, pparm->keyid, pparm->gk, + !!(pparm->algorithm & _SEC_TYPE_256_), &used); + if (cam_id < 0) + goto exit; + +#ifdef CONFIG_LPS_PG + if (adapter_to_pwrctl(padapter)->lps_level == LPS_PG) + LPS_Leave(padapter, "SET_KEY"); +#endif + + /* cam entry searched is group key when setting pariwise key */ + if (!pparm->gk && used == _TRUE && rtw_camid_is_gk(padapter, cam_id) == _TRUE) { + s16 camid_clr; + + RTW_PRINT(FUNC_ADPT_FMT" pairwise key with "MAC_FMT" id:%u the same key id as group key\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(pparm->addr), pparm->keyid); + + /* HW has problem to distinguish this pairwise key with existing group key, stop HW enc and dec for BMC */ + rtw_camctl_set_flags(padapter, SEC_STATUS_STA_PK_GK_CONFLICT_DIS_BMC_SEARCH); + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_CFG, NULL); + + /* clear group key */ + while ((camid_clr = rtw_camid_search(padapter, pparm->addr, -1, 1)) >= 0) { + RTW_PRINT("clear group key for addr:"MAC_FMT", camid:%d\n", MAC_ARG(pparm->addr), camid_clr); + clear_cam_entry(padapter, camid_clr); + rtw_camid_free(padapter, camid_clr); + } + } + +write_to_cam: + if (pparm->algorithm == _NO_PRIVACY_) { + while ((cam_id = rtw_camid_search(padapter, pparm->addr, -1, -1)) >= 0) { + RTW_PRINT("clear key for addr:"MAC_FMT", camid:%d\n", MAC_ARG(pparm->addr), cam_id); + clear_cam_entry(padapter, cam_id); + rtw_camid_free(padapter, cam_id); + } + } else { + RTW_PRINT("set %s key camid:%d, addr:"MAC_FMT", kid:%d, type:%s\n" + , pparm->gk ? "group" : "pairwise" + , cam_id, MAC_ARG(pparm->addr), pparm->keyid, security_type_str(pparm->algorithm)); + ctrl = BIT(15) | ((pparm->algorithm & 0x07) << 2) | pparm->keyid; + if (pparm->gk) + ctrl |= BIT(6); + if (pparm->algorithm & _SEC_TYPE_256_) { + RTW_INFO_DUMP("PTK : ", pparm->key, sizeof(pparm->key)); + ctrl |= BIT(9); + } + if (amsdu_spp_enable(padapter, pparm->algorithm) == _SUCCESS) + ctrl |= BIT(7); + write_cam(padapter, cam_id, ctrl, pparm->addr, pparm->key); + if (!(pparm->gk)) + ATOMIC_INC(&psta->keytrack); /*CVE-2020-24587*/ + } + ret = H2C_SUCCESS_RSP; + +exit: + return ret; +} + +u8 add_ba_hdl(_adapter *padapter, unsigned char *pbuf) +{ + struct addBaReq_parm *pparm = (struct addBaReq_parm *)pbuf; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + struct sta_info *psta = rtw_get_stainfo(&padapter->stapriv, pparm->addr); + + if (!psta) + return H2C_SUCCESS; + +#ifdef CONFIG_80211N_HT + if (((pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) && (pmlmeinfo->HT_enable)) || + ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE)) { + /* pmlmeinfo->ADDBA_retry_count = 0; */ + /* pmlmeinfo->candidate_tid_bitmap |= (0x1 << pparm->tid); */ + /* psta->htpriv.candidate_tid_bitmap |= BIT(pparm->tid); */ + issue_addba_req(padapter, pparm->addr, (u8)pparm->tid); + _set_timer(&psta->addba_retry_timer, ADDBA_TO); + } +#ifdef CONFIG_TDLS + else if ((psta->tdls_sta_state & TDLS_LINKED_STATE) && + (psta->htpriv.ht_option == _TRUE) && + (psta->htpriv.ampdu_enable == _TRUE)) { + issue_addba_req(padapter, pparm->addr, (u8)pparm->tid); + _set_timer(&psta->addba_retry_timer, ADDBA_TO); + } +#endif /* CONFIG */ + else + psta->htpriv.candidate_tid_bitmap &= ~BIT(pparm->tid); +#endif /* CONFIG_80211N_HT */ + return H2C_SUCCESS; +} + + +u8 add_ba_rsp_hdl(_adapter *padapter, unsigned char *pbuf) +{ + struct addBaRsp_parm *pparm = (struct addBaRsp_parm *)pbuf; + struct recv_reorder_ctrl *preorder_ctrl; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + u8 ret = _TRUE; + + psta = rtw_get_stainfo(pstapriv, pparm->addr); + if (!psta) + goto exit; + + preorder_ctrl = &psta->recvreorder_ctrl[pparm->tid]; + ret = issue_addba_rsp_wait_ack(padapter, pparm->addr, pparm->tid, pparm->status, pparm->size, 3, 50); + +#ifdef CONFIG_UPDATE_INDICATE_SEQ_WHILE_PROCESS_ADDBA_REQ + /* status = 0 means accept this addba req, so update indicate seq = start_seq under this compile flag */ + if (pparm->status == 0) { + preorder_ctrl->indicate_seq = pparm->start_seq; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u SN_UPDATE indicate_seq:%d, start_seq:%d\n" + , FUNC_ADPT_ARG(padapter), preorder_ctrl->tid, preorder_ctrl->indicate_seq, pparm->start_seq); + #endif + } +#else + rtw_set_bit(RTW_RECV_ACK_OR_TIMEOUT, &preorder_ctrl->rec_abba_rsp_ack); + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u SN_CLEAR indicate_seq:%d, start_seq:%d preorder_ctrl->rec_abba_rsp_ack =%lu \n" + , FUNC_ADPT_ARG(padapter) + , preorder_ctrl->tid + , preorder_ctrl->indicate_seq + , pparm->start_seq + ,preorder_ctrl->rec_abba_rsp_ack + ); + #endif +#endif + + /* + * status = 0 means accept this addba req + * status = 37 means reject this addba req + */ + if (pparm->status == 0) { + preorder_ctrl->enable = _TRUE; + preorder_ctrl->ampdu_size = pparm->size; + } else if (pparm->status == 37) + preorder_ctrl->enable = _FALSE; + +exit: + return H2C_SUCCESS; +} + +u8 chk_bmc_sleepq_cmd(_adapter *padapter) +{ + struct cmd_obj *ph2c; + struct cmd_priv *pcmdpriv = &(padapter->cmdpriv); + u8 res = _SUCCESS; + + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + init_h2fwcmd_w_parm_no_parm_rsp(ph2c, CMD_CHK_BMCSLEEPQ); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + + + return res; +} + +u8 set_tx_beacon_cmd(_adapter *padapter, u8 flags) +{ + struct cmd_obj *ph2c; + struct Tx_Beacon_param *ptxBeacon_parm; + struct cmd_priv *pcmdpriv = &(padapter->cmdpriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct submit_ctx sctx; + u8 res = _SUCCESS; + int len_diff = 0; + + /*prepare cmd parameter*/ + ptxBeacon_parm = (struct Tx_Beacon_param *)rtw_zmalloc(sizeof(struct Tx_Beacon_param)); + if (ptxBeacon_parm == NULL) { + res = _FAIL; + goto exit; + } + + _rtw_memcpy(&(ptxBeacon_parm->network), &(pmlmeinfo->network), sizeof(WLAN_BSSID_EX)); + + len_diff = update_hidden_ssid( + ptxBeacon_parm->network.IEs + _BEACON_IE_OFFSET_ + , ptxBeacon_parm->network.IELength - _BEACON_IE_OFFSET_ + , pmlmeinfo->hidden_ssid_mode + ); + ptxBeacon_parm->network.IELength += len_diff; + + + /* need enqueue, prepare cmd_obj and enqueue */ + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + rtw_mfree((u8 *)ptxBeacon_parm, sizeof(*ptxBeacon_parm)); + goto exit; + } + + init_h2fwcmd_w_parm_no_rsp(ph2c, ptxBeacon_parm, CMD_TX_BEACON); + + if (flags & RTW_CMDF_WAIT_ACK) { + ph2c->sctx = &sctx; + rtw_sctx_init(&sctx, 10 * 1000); + } + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + ph2c->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + } + + +exit: + + + return res; +} + + +u8 mlme_evt_hdl(_adapter *padapter, unsigned char *pbuf) +{ + struct rtw_evt_header *evt_hdr; + u8 *peventbuf; + void (*event_callback)(_adapter *dev, u8 *pbuf); + struct evt_priv *pevt_priv = &(padapter->evtpriv); + + if (pbuf == NULL) + goto _abort_event_; + + evt_hdr = (struct rtw_evt_header *)pbuf; + peventbuf = pbuf + sizeof(struct rtw_evt_header); + +#ifdef CHECK_EVENT_SEQ + /* checking event sequence... */ + if (evt_hdr->seq != (ATOMIC_READ(&pevt_priv->event_seq) & 0x7f)) { + pevt_priv->event_seq = (evt_hdr->seq + 1) & 0x7f; + goto _abort_event_; + } +#endif + + /* checking if event code is valid */ + if (evt_hdr->id >= EVT_ID_MAX) { + goto _abort_event_; + } + + /* checking if event size match the event parm size */ + if ((wlanevents[evt_hdr->id].parmsize != 0) && + (wlanevents[evt_hdr->id].parmsize != evt_hdr->len)) { + + goto _abort_event_; + + } + + ATOMIC_INC(&pevt_priv->event_seq); + + if (peventbuf) { + event_callback = wlanevents[evt_hdr->id].event_callback; + event_callback(padapter, (u8 *)peventbuf); + pevt_priv->evt_done_cnt++; + } + +_abort_event_: + return H2C_SUCCESS; + +} + +u8 chk_bmc_sleepq_hdl(_adapter *padapter, unsigned char *pbuf) +{ +#ifdef CONFIG_AP_MODE + _irqL irqL; + struct sta_info *psta_bmc; + _list *xmitframe_plist, *xmitframe_phead; + struct xmit_frame *pxmitframe = NULL; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct sta_priv *pstapriv = &padapter->stapriv; + + /* for BC/MC Frames */ + psta_bmc = rtw_get_bcmc_stainfo(padapter); + if (!psta_bmc) + return H2C_SUCCESS; + + if ((rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, 0)) && (psta_bmc->sleepq_len > 0)) { +#ifndef CONFIG_PCI_HCI + rtw_msleep_os(10);/* 10ms, ATIM(HIQ) Windows */ +#endif + /* _enter_critical_bh(&psta_bmc->sleep_q.lock, &irqL); */ + _enter_critical_bh(&pxmitpriv->lock, &irqL); + + xmitframe_phead = get_list_head(&psta_bmc->sleep_q); + xmitframe_plist = get_next(xmitframe_phead); + + while ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + + xmitframe_plist = get_next(xmitframe_plist); + + rtw_list_delete(&pxmitframe->list); + + psta_bmc->sleepq_len--; + if (psta_bmc->sleepq_len > 0) + pxmitframe->attrib.mdata = 1; + else + pxmitframe->attrib.mdata = 0; + + pxmitframe->attrib.triggered = 1; + + if (xmitframe_hiq_filter(pxmitframe) == _TRUE) + pxmitframe->attrib.qsel = QSLT_HIGH;/* HIQ */ + +#if 0 + _exit_critical_bh(&psta_bmc->sleep_q.lock, &irqL); + if (rtw_hal_xmit(padapter, pxmitframe) == _TRUE) + rtw_os_xmit_complete(padapter, pxmitframe); + _enter_critical_bh(&psta_bmc->sleep_q.lock, &irqL); +#endif + rtw_hal_xmitframe_enqueue(padapter, pxmitframe); + } + + /* _exit_critical_bh(&psta_bmc->sleep_q.lock, &irqL); */ + _exit_critical_bh(&pxmitpriv->lock, &irqL); + + if (rtw_get_intf_type(padapter) != RTW_PCIE) { + /* check hi queue and bmc_sleepq */ + rtw_chk_hi_queue_cmd(padapter); + } + } +#endif + + return H2C_SUCCESS; +} + +u8 tx_beacon_hdl(_adapter *padapter, unsigned char *pbuf) +{ +#ifdef CONFIG_AP_MODE + /*RTW_INFO(FUNC_ADPT_FMT, FUNC_ADPT_ARG(padapter));*/ +#ifdef CONFIG_SWTIMER_BASED_TXBCN + + tx_beacon_handlder(padapter->dvobj); + +#else + + if (send_beacon(padapter) == _FAIL) { + RTW_INFO("issue_beacon, fail!\n"); + return H2C_PARAMETERS_ERROR; + } + + /* tx bc/mc frames after update TIM */ + chk_bmc_sleepq_hdl(padapter, NULL); +#endif +#endif /* CONFIG_AP_MODE */ + return H2C_SUCCESS; +} + +/* +* according to channel +* add/remove WLAN_BSSID_EX.IEs's ERP ie +* set WLAN_BSSID_EX.SupportedRates +* update WLAN_BSSID_EX.IEs's Supported Rate and Extended Supported Rate ie +*/ +#ifdef CONFIG_AP_MODE +void change_band_update_ie(_adapter *padapter, WLAN_BSSID_EX *pnetwork, u8 ch) +{ + u8 network_type, rate_len, total_rate_len, remainder_rate_len; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + u8 erpinfo = 0x4; + + if (ch >= 36) { + network_type = WIRELESS_11A; + total_rate_len = IEEE80211_NUM_OFDM_RATESLEN; + rtw_remove_bcn_ie(padapter, pnetwork, _ERPINFO_IE_); + #ifdef CONFIG_80211AC_VHT + /* if channel in 5G band, then add vht ie . */ + if ((pmlmepriv->htpriv.ht_option == _TRUE) + && REGSTY_IS_11AC_ENABLE(&padapter->registrypriv) + && is_supported_vht(padapter->registrypriv.wireless_mode) + && (!rfctl->country_ent || COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent)) + ) { + if (REGSTY_IS_11AC_AUTO(&padapter->registrypriv) + || pmlmepriv->ori_vht_en) + rtw_vht_ies_attach(padapter, pnetwork); + } + #endif + } else { + network_type = 0; + total_rate_len = 0; + if (padapter->registrypriv.wireless_mode & WIRELESS_11B) { + network_type |= WIRELESS_11B; + total_rate_len += IEEE80211_CCK_RATE_LEN; + } + if (padapter->registrypriv.wireless_mode & WIRELESS_11G) { + network_type |= WIRELESS_11G; + total_rate_len += IEEE80211_NUM_OFDM_RATESLEN; + } + rtw_add_bcn_ie(padapter, pnetwork, _ERPINFO_IE_, &erpinfo, 1); + #ifdef CONFIG_80211AC_VHT + rtw_vht_ies_detach(padapter, pnetwork); + #endif + } + + rtw_set_supported_rate(pnetwork->SupportedRates, network_type); + + UpdateBrateTbl(padapter, pnetwork->SupportedRates); + + if (total_rate_len > 8) { + rate_len = 8; + remainder_rate_len = total_rate_len - 8; + } else { + rate_len = total_rate_len; + remainder_rate_len = 0; + } + + rtw_add_bcn_ie(padapter, pnetwork, _SUPPORTEDRATES_IE_, pnetwork->SupportedRates, rate_len); + + if (remainder_rate_len) + rtw_add_bcn_ie(padapter, pnetwork, _EXT_SUPPORTEDRATES_IE_, (pnetwork->SupportedRates + 8), remainder_rate_len); + else + rtw_remove_bcn_ie(padapter, pnetwork, _EXT_SUPPORTEDRATES_IE_); + + pnetwork->Length = get_WLAN_BSSID_EX_sz(pnetwork); +} +#endif /* CONFIG_AP_MODE */ + +void rtw_join_done_chk_ch(_adapter *adapter, int join_res) +{ +#define DUMP_ADAPTERS_STATUS 0 + + struct dvobj_priv *dvobj; + _adapter *iface; + struct mlme_priv *mlme; + struct mlme_ext_priv *mlmeext; + u8 u_ch, u_offset, u_bw; + int i, ret; + + dvobj = adapter_to_dvobj(adapter); + + if (DUMP_ADAPTERS_STATUS) { + RTW_INFO(FUNC_ADPT_FMT" enter\n", FUNC_ADPT_ARG(adapter)); + dump_adapters_status(RTW_DBGDUMP , dvobj); + } + + ret = rtw_mi_get_ch_setting_union(adapter, &u_ch, &u_bw, &u_offset); + if (join_res >= 0 && ret <= 0) { + join_res = -1; + dump_adapters_status(RTW_DBGDUMP , dvobj); + rtw_warn_on(1); + } + + if (join_res >= 0) { +#ifdef CONFIG_MCC_MODE + /* MCC setting success, don't go to ch union process */ + if (rtw_hal_set_mcc_setting_join_done_chk_ch(adapter)) + return; +#endif /* CONFIG_MCC_MODE */ + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + mlme = &iface->mlmepriv; + mlmeext = &iface->mlmeextpriv; + + if (!iface || iface == adapter) + continue; + +#ifdef CONFIG_AP_MODE + if ((MLME_IS_AP(iface) || MLME_IS_MESH(iface)) + && check_fwstate(mlme, WIFI_ASOC_STATE) + ) { + u8 ori_ch, ori_bw, ori_offset; + bool is_grouped = rtw_is_chbw_grouped(u_ch, u_bw, u_offset + , mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + + if (is_grouped == _FALSE) { + /* handle AP which need to switch ch setting */ + + ori_ch = mlmeext->cur_channel; + ori_bw = mlmeext->cur_bwmode; + ori_offset = mlmeext->cur_ch_offset; + + /* restore original bw, adjust bw by registry setting on target ch */ + mlmeext->cur_bwmode = mlme->ori_bw; + mlmeext->cur_channel = u_ch; + rtw_adjust_chbw(iface, mlmeext->cur_channel, &mlmeext->cur_bwmode, &mlmeext->cur_ch_offset); + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(iface)) + rtw_mesh_adjust_chbw(mlmeext->cur_channel, &mlmeext->cur_bwmode, &mlmeext->cur_ch_offset); + #endif + + rtw_chset_sync_chbw(adapter_to_chset(adapter) + , &mlmeext->cur_channel, &mlmeext->cur_bwmode, &mlmeext->cur_ch_offset + , &u_ch, &u_bw, &u_offset, 1, 0); + + RTW_INFO(FUNC_ADPT_FMT" %u,%u,%u => %u,%u,%u\n", FUNC_ADPT_ARG(iface) + , ori_ch, ori_bw, ori_offset + , mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + + rtw_ap_update_bss_chbw(iface, &(mlmeext->mlmext_info.network) + , mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + + _rtw_memcpy(&(mlme->cur_network.network), &(mlmeext->mlmext_info.network), sizeof(WLAN_BSSID_EX)); + + rtw_start_bss_hdl_after_chbw_decided(iface); + + { + #if defined(CONFIG_IOCTL_CFG80211) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + u8 ht_option = 0; + + #ifdef CONFIG_80211N_HT + ht_option = mlme->htpriv.ht_option; + #endif + + rtw_cfg80211_ch_switch_notify(iface + , mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset + , ht_option, 0); + #endif + } + } + + clr_fwstate(mlme, WIFI_OP_CH_SWITCHING); + update_beacon(iface, 0xFF, NULL, _TRUE, 0); + } +#endif /* CONFIG_AP_MODE */ + } + +#ifdef CONFIG_DFS_MASTER + rtw_dfs_rd_en_decision(adapter, MLME_STA_CONNECTED, 0); +#endif + } else { + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + mlme = &iface->mlmepriv; + mlmeext = &iface->mlmeextpriv; + + if (!iface || iface == adapter) + continue; +#ifdef CONFIG_AP_MODE + if ((MLME_IS_AP(iface) || MLME_IS_MESH(iface)) + && check_fwstate(mlme, WIFI_ASOC_STATE) + ) { + clr_fwstate(mlme, WIFI_OP_CH_SWITCHING); + update_beacon(iface, 0xFF, NULL, _TRUE, 0); + } +#endif + } +#ifdef CONFIG_DFS_MASTER + rtw_dfs_rd_en_decision(adapter, MLME_STA_DISCONNECTED, 0); +#endif + } + + if (rtw_mi_get_ch_setting_union(adapter, &u_ch, &u_bw, &u_offset)) { + RTW_INFO(FUNC_ADPT_FMT" union:%u,%u,%u\n", FUNC_ADPT_ARG(adapter), u_ch, u_bw, u_offset); + set_channel_bwmode(adapter, u_ch, u_offset, u_bw); + } + + rtw_mi_update_union_chan_inf(adapter, u_ch, u_offset, u_bw); + + if (join_res >= 0) + rtw_rfctl_update_op_mode(adapter_to_rfctl(adapter), BIT(adapter->iface_id), 1); + + if (DUMP_ADAPTERS_STATUS) { + RTW_INFO(FUNC_ADPT_FMT" exit\n", FUNC_ADPT_ARG(adapter)); + dump_adapters_status(RTW_DBGDUMP , dvobj); + } +} + +int rtw_chk_start_clnt_join(_adapter *adapter, u8 *ch, u8 *bw, u8 *offset) +{ +#ifdef CONFIG_CONCURRENT_MODE + bool chbw_allow = _TRUE; +#endif + bool connect_allow = _TRUE; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + u8 cur_ch, cur_bw, cur_ch_offset; + u8 u_ch, u_offset, u_bw; + + u_ch = cur_ch = pmlmeext->cur_channel; + u_bw = cur_bw = pmlmeext->cur_bwmode; + u_offset = cur_ch_offset = pmlmeext->cur_ch_offset; + + if (!ch || !bw || !offset) { + connect_allow = _FALSE; + rtw_warn_on(1); + goto exit; + } + + if (cur_ch == 0) { + connect_allow = _FALSE; + RTW_ERR(FUNC_ADPT_FMT" cur_ch:%u\n" + , FUNC_ADPT_ARG(adapter), cur_ch); + rtw_warn_on(1); + goto exit; + } + RTW_INFO(FUNC_ADPT_FMT" req: %u,%u,%u\n", FUNC_ADPT_ARG(adapter), u_ch, u_bw, u_offset); + +#ifdef CONFIG_CONCURRENT_MODE + { + struct dvobj_priv *dvobj; + _adapter *iface; + struct mlme_priv *mlme; + struct mlme_ext_priv *mlmeext; + struct mi_state mstate; + int i; + + dvobj = adapter_to_dvobj(adapter); + + rtw_mi_status_no_self(adapter, &mstate); + RTW_INFO(FUNC_ADPT_FMT" others ld_sta_num:%u, ap_num:%u, mesh_num:%u\n" + , FUNC_ADPT_ARG(adapter), MSTATE_STA_LD_NUM(&mstate) + , MSTATE_AP_NUM(&mstate), MSTATE_MESH_NUM(&mstate)); + + if (!MSTATE_STA_LD_NUM(&mstate) && !MSTATE_AP_NUM(&mstate) && !MSTATE_MESH_NUM(&mstate)) { + /* consider linking STA? */ + goto connect_allow_hdl; + } + + if (rtw_mi_get_ch_setting_union_no_self(adapter, &u_ch, &u_bw, &u_offset) <= 0) { + dump_adapters_status(RTW_DBGDUMP , dvobj); + rtw_warn_on(1); + } + RTW_INFO(FUNC_ADPT_FMT" others union:%u,%u,%u\n" + , FUNC_ADPT_ARG(adapter), u_ch, u_bw, u_offset); + + /* chbw_allow? */ + chbw_allow = rtw_is_chbw_grouped(pmlmeext->cur_channel, pmlmeext->cur_bwmode, pmlmeext->cur_ch_offset + , u_ch, u_bw, u_offset); + + RTW_INFO(FUNC_ADPT_FMT" chbw_allow:%d\n" + , FUNC_ADPT_ARG(adapter), chbw_allow); + +#ifdef CONFIG_MCC_MODE + /* check setting success, don't go to ch union process */ + if (rtw_hal_set_mcc_setting_chk_start_clnt_join(adapter, &u_ch, &u_bw, &u_offset, chbw_allow)) + goto exit; +#endif + + if (chbw_allow == _TRUE) { + rtw_sync_chbw(&cur_ch, &cur_bw, &cur_ch_offset, &u_ch, &u_bw, &u_offset); + rtw_warn_on(cur_ch != pmlmeext->cur_channel); + rtw_warn_on(cur_bw != pmlmeext->cur_bwmode); + rtw_warn_on(cur_ch_offset != pmlmeext->cur_ch_offset); + goto connect_allow_hdl; + } + +#ifdef CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT + /* chbw_allow is _FALSE, connect allow? */ + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + mlme = &iface->mlmepriv; + mlmeext = &iface->mlmeextpriv; + + if (check_fwstate(mlme, WIFI_STATION_STATE) + && check_fwstate(mlme, WIFI_ASOC_STATE) +#if defined(CONFIG_P2P) + && rtw_p2p_chk_state(&(iface->wdinfo), P2P_STATE_NONE) +#endif + ) { + connect_allow = _FALSE; + break; + } + } +#endif /* CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT */ + + if (MSTATE_STA_LD_NUM(&mstate) + MSTATE_AP_LD_NUM(&mstate) + MSTATE_MESH_LD_NUM(&mstate) >= 4) + connect_allow = _FALSE; + + RTW_INFO(FUNC_ADPT_FMT" connect_allow:%d\n" + , FUNC_ADPT_ARG(adapter), connect_allow); + + if (connect_allow == _FALSE) + goto exit; + +connect_allow_hdl: + /* connect_allow == _TRUE */ + + if (chbw_allow == _FALSE) { + u_ch = cur_ch; + u_bw = cur_bw; + u_offset = cur_ch_offset; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + mlme = &iface->mlmepriv; + mlmeext = &iface->mlmeextpriv; + + if (!iface || iface == adapter) + continue; + + #ifdef CONFIG_AP_MODE + if ((MLME_IS_AP(iface) || MLME_IS_MESH(iface)) + && check_fwstate(mlme, WIFI_ASOC_STATE) + ) { + #ifdef CONFIG_SPCT_CH_SWITCH + if (1) + rtw_ap_inform_ch_switch(iface, pmlmeext->cur_channel , pmlmeext->cur_ch_offset); + else + #endif + rtw_sta_flush(iface, _FALSE); + + rtw_hal_set_hwreg(iface, HW_VAR_CHECK_TXBUF, 0); + set_fwstate(mlme, WIFI_OP_CH_SWITCHING); + } else + #endif /* CONFIG_AP_MODE */ + if (check_fwstate(mlme, WIFI_STATION_STATE) + && check_fwstate(mlme, WIFI_ASOC_STATE) + ) { + rtw_disassoc_cmd(iface, 500, RTW_CMDF_DIRECTLY); + rtw_indicate_disconnect(iface, 0, _FALSE); + rtw_free_assoc_resources(iface, _TRUE); + } + } + } + + #ifdef CONFIG_DFS_MASTER + rtw_dfs_rd_en_decision(adapter, MLME_STA_CONNECTING, 0); + #endif + } +#endif /* CONFIG_CONCURRENT_MODE */ + +exit: + + if (connect_allow == _TRUE) { + RTW_INFO(FUNC_ADPT_FMT" union: %u,%u,%u\n", FUNC_ADPT_ARG(adapter), u_ch, u_bw, u_offset); + rtw_mi_update_union_chan_inf(adapter, u_ch, u_offset, u_bw); + *ch = u_ch; + *bw = u_bw; + *offset = u_offset; + +#if defined(CONFIG_IOCTL_CFG80211) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + { + u8 ht_option = 0; + +#ifdef CONFIG_80211N_HT + ht_option = adapter->mlmepriv.htpriv.ht_option; +#endif /* CONFIG_80211N_HT */ + + /* + when supplicant send the mlme frame, + the bss freq is updated by channel switch event. + */ + rtw_cfg80211_ch_switch_notify(adapter, + cur_ch, cur_bw, cur_ch_offset, ht_option, 1); + } +#endif + } + + return connect_allow == _TRUE ? _SUCCESS : _FAIL; +} + +void rtw_set_external_auth_status(_adapter *padapter, + const void *data, int len) +{ +#ifdef CONFIG_IOCTL_CFG80211 + struct net_device *dev = padapter->pnetdev; + struct wiphy *wiphy = adapter_to_wiphy(padapter); + struct rtw_external_auth_params params; + + /* convert data to external_auth_params */ + params.action = RTW_GET_BE32((u8 *)data); + _rtw_memcpy(¶ms.bssid, (u8 *)data + 4, ETH_ALEN); + _rtw_memcpy(¶ms.ssid.ssid, (u8 *)data + 10, WLAN_SSID_MAXLEN); + params.ssid.ssid_len = RTW_GET_BE64((u8 *)data + 42); + params.key_mgmt_suite = RTW_GET_BE32((u8 *)data + 58); + params.status = RTW_GET_BE16((u8 *)data + 62); + _rtw_memcpy(¶ms.pmkid, (u8 *)data + 64, PMKID_LEN); + + rtw_cfg80211_external_auth_status(wiphy, dev, ¶ms); +#endif /* CONFIG_IOCTL_CFG80211 */ +} + +u8 rtw_iqk_hdl(_adapter *padapter, unsigned char *pbuf) +{ + rtw_hal_phydm_cal_trigger(padapter); + return H2C_SUCCESS; +} + +u8 rtw_set_chbw_hdl(_adapter *padapter, u8 *pbuf) +{ + struct set_ch_parm *set_ch_parm; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + u8 ifbmp_s = rtw_mi_get_ld_sta_ifbmp(padapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + u8 u_ch, u_bw, u_offset; + + if (!pbuf) + return H2C_PARAMETERS_ERROR; + + set_ch_parm = (struct set_ch_parm *)pbuf; + + RTW_INFO(FUNC_NDEV_FMT" ch:%u, bw:%u, ch_offset:%u\n", + FUNC_NDEV_ARG(padapter->pnetdev), + set_ch_parm->ch, set_ch_parm->bw, set_ch_parm->ch_offset); + + /* update ch, bw, offset for all asoc STA ifaces */ + if (ifbmp_s) { + _adapter *iface; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface || !(ifbmp_s & BIT(iface->iface_id))) + continue; + + /* update STA mode ch/bw/offset */ + iface->mlmeextpriv.cur_channel = set_ch_parm->ch; + iface->mlmeextpriv.cur_bwmode = set_ch_parm->bw; + iface->mlmeextpriv.cur_ch_offset = set_ch_parm->ch_offset; + /* updaet STA mode DSConfig , ap mode will update in rtw_change_bss_chbw_cmd */ + iface->mlmepriv.cur_network.network.Configuration.DSConfig = set_ch_parm->ch; + } + } + + LeaveAllPowerSaveModeDirect(padapter); + + set_channel_bwmode(padapter, set_ch_parm->ch, set_ch_parm->ch_offset, set_ch_parm->bw); + + rtw_mi_get_ch_setting_union(padapter, &u_ch, &u_bw, &u_offset); + rtw_mi_update_union_chan_inf(padapter, u_ch, u_offset, u_bw); + rtw_rfctl_update_op_mode(dvobj_to_rfctl(dvobj), 0, 0); + + return H2C_SUCCESS; +} + +u8 rtw_set_chplan_hdl(_adapter *padapter, unsigned char *pbuf) +{ + struct SetChannelPlan_param *param; + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + + if (!pbuf) + return H2C_PARAMETERS_ERROR; + + param = (struct SetChannelPlan_param *)pbuf; + + if (param->regd_src == REGD_SRC_RTK_PRIV + && !rtw_is_channel_plan_valid(param->channel_plan)) + return H2C_PARAMETERS_ERROR; + +#ifdef CONFIG_REGD_SRC_FROM_OS + if (rfctl->regd_src == REGD_SRC_OS) + rtw_mfree((void *)rfctl->country_ent, sizeof(struct country_chplan)); +#endif + + rfctl->regd_src = param->regd_src; + rfctl->country_ent = param->country_ent; + rfctl->ChannelPlan = param->channel_plan; + +#if CONFIG_TXPWR_LIMIT + rtw_txpwr_init_regd(rfctl); +#endif + + rtw_rfctl_chplan_init(padapter); + + rtw_hal_set_odm_var(padapter, HAL_ODM_REGULATION, NULL, _TRUE); + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_regd_apply_flags(adapter_to_wiphy(padapter)); +#endif + + rtw_nlrtw_reg_change_event(padapter); + + if (GET_HAL_DATA(padapter)->txpwr_limit_loaded + && rtw_get_hw_init_completed(padapter)) + rtw_hal_update_txpwr_level(padapter); + + return H2C_SUCCESS; +} + +u8 rtw_get_chplan_hdl(_adapter *padapter, unsigned char *pbuf) +{ + struct get_channel_plan_param *param; + struct get_chplan_resp *resp; + struct rf_ctl_t *rfctl; + + if (!pbuf) + return H2C_PARAMETERS_ERROR; + + rfctl = adapter_to_rfctl(padapter); + param = (struct get_channel_plan_param *)pbuf; + + resp = rtw_vmalloc(sizeof(struct get_chplan_resp) + sizeof(RT_CHANNEL_INFO) * rfctl->max_chan_nums); + if (!resp) + return H2C_CMD_FAIL; + + resp->regd_src = rfctl->regd_src; + + if (rfctl->country_ent) { + _rtw_memcpy(&resp->country_ent, rfctl->country_ent, sizeof(struct country_chplan)); + resp->has_country = 1; + } else + resp->has_country = 0; + + resp->channel_plan = rfctl->ChannelPlan; +#if CONFIG_TXPWR_LIMIT + resp->regd_name = rfctl->regd_name; +#endif +#ifdef CONFIG_DFS_MASTER + resp->dfs_domain = rtw_rfctl_get_dfs_domain(rfctl); +#endif + resp->chset_num = rfctl->max_chan_nums; + + _rtw_memcpy(resp->chset, rfctl->channel_set, sizeof(RT_CHANNEL_INFO) * rfctl->max_chan_nums); + *param->resp = resp; + + return H2C_SUCCESS; +} + +u8 led_blink_hdl(_adapter *padapter, unsigned char *pbuf) +{ + struct LedBlink_param *ledBlink_param; + + if (!pbuf) + return H2C_PARAMETERS_ERROR; + + ledBlink_param = (struct LedBlink_param *)pbuf; + +#ifdef CONFIG_RTW_LED_HANDLED_BY_CMD_THREAD + BlinkHandler((PLED_DATA)ledBlink_param->pLed); +#endif + + return H2C_SUCCESS; +} + +void csa_timer_hdl(void *FunctionContext) +{ + _adapter *padapter = (_adapter *)FunctionContext; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct rf_ctl_t *rfctl = dvobj_to_rfctl(dvobj); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 i, update_beacon = _FALSE; + + for (i = 0; i < dvobj->iface_nums; i++) { + _adapter *iface; + iface = dvobj->padapters[i]; + if (!iface) + continue; + if (check_fwstate(pmlmepriv, WIFI_CSA_UPDATE_BEACON)) { + clr_fwstate(pmlmepriv, WIFI_CSA_UPDATE_BEACON); + update_beacon = _TRUE; + } + } + + /* wait beacons more than 70 seconds */ + if(update_beacon == _TRUE) { + RTW_INFO("wait beacons more than 70 seconds\n"); + return ; + } + + if(rfctl->csa_ch == 0) { + RTW_INFO("channel switch done\n"); + return ; + } + + /* channel switch */ + if (rtw_set_csa_cmd(padapter) != _SUCCESS) { + rfctl->csa_ch = 0; + rfctl->csa_switch_cnt = 0; + rfctl->csa_ch_offset = 0; + rfctl->csa_ch_width = 0; + rfctl->csa_ch_freq_seg0 = 0; + rfctl->csa_ch_freq_seg1 = 0; + } +} + +u8 set_csa_hdl(_adapter *adapter, unsigned char *pbuf) +{ +#if CONFIG_DFS + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + if (rfctl->csa_ch) + rtw_dfs_ch_switch_hdl(adapter_to_dvobj(adapter)); +#endif + return H2C_SUCCESS; +} + +u8 tdls_hdl(_adapter *padapter, unsigned char *pbuf) +{ +#ifdef CONFIG_TDLS + _irqL irqL; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; +#ifdef CONFIG_TDLS_CH_SW + struct tdls_ch_switch *pchsw_info = &ptdlsinfo->chsw_info; +#endif + struct TDLSoption_param *TDLSoption; + struct sta_info *ptdls_sta = NULL; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + struct sta_info *ap_sta = rtw_get_stainfo(&padapter->stapriv, get_my_bssid(&(pmlmeinfo->network))); + u8 survey_channel, i, min, option; + struct tdls_txmgmt txmgmt; + u32 setchtime, resp_sleep = 0, wait_time; + u8 zaddr[ETH_ALEN] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; + u8 ret; + u8 doiqk; + u64 tx_ra_bitmap = 0; + + if (!pbuf) + return H2C_PARAMETERS_ERROR; + + TDLSoption = (struct TDLSoption_param *)pbuf; + option = TDLSoption->option; + + if (!_rtw_memcmp(TDLSoption->addr, zaddr, ETH_ALEN)) { + ptdls_sta = rtw_get_stainfo(&(padapter->stapriv), TDLSoption->addr); + if (ptdls_sta == NULL) + return H2C_REJECTED; + } else { + if (!(option == TDLS_RS_RCR)) + return H2C_REJECTED; + } + + /* _enter_critical_bh(&(ptdlsinfo->hdl_lock), &irqL); */ + /* RTW_INFO("[%s] option:%d\n", __FUNCTION__, option); */ + + switch (option) { + case TDLS_ESTABLISHED: { + /* As long as TDLS handshake success, we should set RCR_CBSSID_DATA bit to 0 */ + /* So we can receive all kinds of data frames. */ + u8 sta_band = 0; + + /* leave ALL PS when TDLS is established */ + rtw_pwr_wakeup(padapter); + + rtw_hal_rcr_set_chk_bssid(padapter, MLME_TDLS_LINKED); + RTW_INFO("Created Direct Link with "MAC_FMT"\n", MAC_ARG(ptdls_sta->cmn.mac_addr)); + + /* Set TDLS sta rate. */ + /* Update station supportRate */ + rtw_hal_update_sta_ra_info(padapter, ptdls_sta); + tx_ra_bitmap = ptdls_sta->cmn.ra_info.ramask; + + if (pmlmeext->cur_channel > 14) { + if (tx_ra_bitmap & 0xffff000) + sta_band |= WIRELESS_11_5N ; + + if (tx_ra_bitmap & 0xff0) + sta_band |= WIRELESS_11A; + + /* 5G band */ +#ifdef CONFIG_80211AC_VHT + if (ptdls_sta->vhtpriv.vht_option) + sta_band = WIRELESS_11_5AC; +#endif + + } else { + if (tx_ra_bitmap & 0xffff000) + sta_band |= WIRELESS_11_24N; + + if (tx_ra_bitmap & 0xff0) + sta_band |= WIRELESS_11G; + + if (tx_ra_bitmap & 0x0f) + sta_band |= WIRELESS_11B; + } + ptdls_sta->wireless_mode = sta_band; + rtw_hal_update_sta_wset(padapter, ptdls_sta); + /* Sta mode */ + rtw_hal_set_odm_var(padapter, HAL_ODM_STA_INFO, ptdls_sta, _TRUE); + + set_sta_rate(padapter, ptdls_sta); + rtw_sta_media_status_rpt(padapter, ptdls_sta, 1); + break; + } + case TDLS_ISSUE_PTI: + ptdls_sta->tdls_sta_state |= TDLS_WAIT_PTR_STATE; + issue_tdls_peer_traffic_indication(padapter, ptdls_sta); + _set_timer(&ptdls_sta->pti_timer, TDLS_PTI_TIME); + break; +#ifdef CONFIG_TDLS_CH_SW + case TDLS_CH_SW_RESP: + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + txmgmt.status_code = 0; + _rtw_memcpy(txmgmt.peer, ptdls_sta->cmn.mac_addr, ETH_ALEN); + + if (ap_sta) + rtw_hal_macid_sleep(padapter, ap_sta->cmn.mac_id); + issue_nulldata(padapter, NULL, 1, 3, 3); + + RTW_INFO("[TDLS ] issue tdls channel switch response\n"); + ret = issue_tdls_ch_switch_rsp(padapter, &txmgmt, _TRUE); + + /* If we receive TDLS_CH_SW_REQ at off channel which it's target is AP's channel */ + /* then we just switch to AP's channel*/ + if (padapter->mlmeextpriv.cur_channel == pchsw_info->off_ch_num) { + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_END_TO_BASE_CHNL); + break; + } + + if (ret == _SUCCESS) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_TO_OFF_CHNL); + else + RTW_INFO("[TDLS] issue_tdls_ch_switch_rsp wait ack fail !!!!!!!!!!\n"); + + break; + case TDLS_CH_SW_PREPARE: + pchsw_info->ch_sw_state |= TDLS_CH_SWITCH_PREPARE_STATE; + + /* to collect IQK info of off-chnl */ + doiqk = _TRUE; + rtw_hal_set_hwreg(padapter, HW_VAR_DO_IQK, &doiqk); + set_channel_bwmode(padapter, pchsw_info->off_ch_num, pchsw_info->ch_offset, (pchsw_info->ch_offset) ? CHANNEL_WIDTH_40 : CHANNEL_WIDTH_20); + doiqk = _FALSE; + rtw_hal_set_hwreg(padapter, HW_VAR_DO_IQK, &doiqk); + + /* switch back to base-chnl */ + doiqk = _TRUE; + rtw_hal_set_hwreg(padapter, HW_VAR_DO_IQK, &doiqk); + set_channel_bwmode(padapter, pmlmeext->cur_channel, pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); + doiqk = _FALSE; + rtw_hal_set_hwreg(padapter, HW_VAR_DO_IQK, &doiqk); + + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_START); + + pchsw_info->ch_sw_state &= ~(TDLS_CH_SWITCH_PREPARE_STATE); + + break; + case TDLS_CH_SW_START: + rtw_tdls_set_ch_sw_oper_control(padapter, _TRUE); + break; + case TDLS_CH_SW_TO_OFF_CHNL: + if (ap_sta) + rtw_hal_macid_sleep(padapter, ap_sta->cmn.mac_id); + issue_nulldata(padapter, NULL, 1, 3, 3); + + if (padapter->registrypriv.wifi_spec == 0) { + if (!(pchsw_info->ch_sw_state & TDLS_CH_SW_INITIATOR_STATE)) + _set_timer(&ptdls_sta->ch_sw_timer, (u32)(ptdls_sta->ch_switch_timeout) / 1000); + } + + if (rtw_tdls_do_ch_sw(padapter, ptdls_sta, TDLS_CH_SW_OFF_CHNL, pchsw_info->off_ch_num, + pchsw_info->ch_offset, (pchsw_info->ch_offset) ? CHANNEL_WIDTH_40 : CHANNEL_WIDTH_20, ptdls_sta->ch_switch_time) == _SUCCESS) { + pchsw_info->ch_sw_state &= ~(TDLS_PEER_AT_OFF_STATE); + if (pchsw_info->ch_sw_state & TDLS_CH_SW_INITIATOR_STATE) { + if (issue_nulldata_to_TDLS_peer_STA(ptdls_sta->padapter, ptdls_sta->cmn.mac_addr, 0, 1, + (padapter->registrypriv.wifi_spec == 0) ? 3 : 0) == _FAIL) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_TO_BASE_CHNL); + } + } else { + if (!(pchsw_info->ch_sw_state & TDLS_CH_SW_INITIATOR_STATE)) + _cancel_timer_ex(&ptdls_sta->ch_sw_timer); + } + + + break; + case TDLS_CH_SW_END: + case TDLS_CH_SW_END_TO_BASE_CHNL: + rtw_tdls_set_ch_sw_oper_control(padapter, _FALSE); + _cancel_timer_ex(&ptdls_sta->ch_sw_timer); + _cancel_timer_ex(&ptdls_sta->stay_on_base_chnl_timer); + _cancel_timer_ex(&ptdls_sta->ch_sw_monitor_timer); +#if 0 + _rtw_memset(pHalData->tdls_ch_sw_iqk_info_base_chnl, 0x00, sizeof(pHalData->tdls_ch_sw_iqk_info_base_chnl)); + _rtw_memset(pHalData->tdls_ch_sw_iqk_info_off_chnl, 0x00, sizeof(pHalData->tdls_ch_sw_iqk_info_off_chnl)); +#endif + + if (option == TDLS_CH_SW_END_TO_BASE_CHNL) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_TO_BASE_CHNL); + + break; + case TDLS_CH_SW_TO_BASE_CHNL_UNSOLICITED: + case TDLS_CH_SW_TO_BASE_CHNL: + pchsw_info->ch_sw_state &= ~(TDLS_PEER_AT_OFF_STATE | TDLS_WAIT_CH_RSP_STATE); + + if (option == TDLS_CH_SW_TO_BASE_CHNL_UNSOLICITED) { + if (ptdls_sta != NULL) { + /* Send unsolicited channel switch rsp. to peer */ + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + txmgmt.status_code = 0; + _rtw_memcpy(txmgmt.peer, ptdls_sta->cmn.mac_addr, ETH_ALEN); + issue_tdls_ch_switch_rsp(padapter, &txmgmt, _FALSE); + } + } + + if (rtw_tdls_do_ch_sw(padapter, ptdls_sta, TDLS_CH_SW_BASE_CHNL, pmlmeext->cur_channel, + pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode, ptdls_sta->ch_switch_time) == _SUCCESS) { + if (ap_sta) + rtw_hal_macid_wakeup(padapter, ap_sta->cmn.mac_id); + issue_nulldata(padapter, NULL, 0, 3, 3); + /* set ch sw monitor timer for responder */ + if (!(pchsw_info->ch_sw_state & TDLS_CH_SW_INITIATOR_STATE)) + _set_timer(&ptdls_sta->ch_sw_monitor_timer, TDLS_CH_SW_MONITOR_TIMEOUT); + } + + break; +#endif + case TDLS_RS_RCR: + rtw_hal_rcr_set_chk_bssid(padapter, MLME_TDLS_NOLINK); + break; + case TDLS_TEARDOWN_STA: + case TDLS_TEARDOWN_STA_NO_WAIT: + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + txmgmt.status_code = _RSON_TDLS_TEAR_UN_RSN_; + _rtw_memcpy(txmgmt.peer, ptdls_sta->cmn.mac_addr, ETH_ALEN); + + issue_tdls_teardown(padapter, &txmgmt, (option == TDLS_TEARDOWN_STA) ? _TRUE : _FALSE); + + break; + case TDLS_TEARDOWN_STA_LOCALLY: + case TDLS_TEARDOWN_STA_LOCALLY_POST: +#ifdef CONFIG_TDLS_CH_SW + if (_rtw_memcmp(TDLSoption->addr, pchsw_info->addr, ETH_ALEN) == _TRUE) { + pchsw_info->ch_sw_state &= ~(TDLS_CH_SW_INITIATOR_STATE | + TDLS_CH_SWITCH_ON_STATE | + TDLS_PEER_AT_OFF_STATE); + rtw_tdls_set_ch_sw_oper_control(padapter, _FALSE); + _rtw_memset(pchsw_info->addr, 0x00, ETH_ALEN); + } +#endif + + if (option == TDLS_TEARDOWN_STA_LOCALLY) + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + + rtw_tdls_teardown_post_hdl(padapter, ptdls_sta, _FALSE); + + if (ptdlsinfo->tdls_sctx != NULL) + rtw_sctx_done(&(ptdlsinfo->tdls_sctx)); + + break; + } + + /* _exit_critical_bh(&(ptdlsinfo->hdl_lock), &irqL); */ + + return H2C_SUCCESS; +#else + return H2C_REJECTED; +#endif /* CONFIG_TDLS */ + +} + +u8 run_in_thread_hdl(_adapter *padapter, u8 *pbuf) +{ + struct RunInThread_param *p; + + + if (NULL == pbuf) + return H2C_PARAMETERS_ERROR; + p = (struct RunInThread_param *)pbuf; + + if (p->func) + p->func(p->context); + + return H2C_SUCCESS; +} + +int rtw_sae_preprocess(_adapter *adapter, const u8 *buf, u32 len, u8 tx) +{ +#ifdef CONFIG_IOCTL_CFG80211 + const u8 *frame_body = buf + sizeof(struct rtw_ieee80211_hdr_3addr); + u16 alg; + u16 seq; + u16 status; + int ret = _FAIL; + + alg = RTW_GET_LE16(frame_body); + if (alg != WLAN_AUTH_SAE) + goto exit; + + seq = RTW_GET_LE16(frame_body + 2); + status = RTW_GET_LE16(frame_body + 4); + + RTW_INFO("RTW_%s:AUTH alg:0x%04x, seq:0x%04x, status:0x%04x, mesg:%s\n", + (tx == _TRUE) ? "Tx" : "Rx", alg, seq, status, + (seq == 1) ? "Commit" : "Confirm"); + + ret = _SUCCESS; + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + rtw_mesh_sae_check_frames(adapter, buf, len, tx, alg, seq, status); + goto exit; + } +#endif + + if (tx && (seq == 2) && (status == 0)) { + /* quere commit frame until external auth statue update */ + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta = NULL; + _irqL irqL; + + psta = rtw_get_stainfo(pstapriv, GetAddr1Ptr(buf)); + if (psta) { + _enter_critical_bh(&psta->lock, &irqL); + if (psta->pauth_frame) { + rtw_mfree(psta->pauth_frame, psta->auth_len); + psta->pauth_frame = NULL; + psta->auth_len = 0; + } + + psta->pauth_frame = rtw_zmalloc(len); + if (psta->pauth_frame) { + _rtw_memcpy(psta->pauth_frame, buf, len); + psta->auth_len = len; + } + _exit_critical_bh(&psta->lock, &irqL); + + ret = 2; + } + } +exit: + return ret; +#else + return _SUCCESS; +#endif /* CONFIG_IOCTL_CFG80211 */ +} + diff --git a/core/rtw_mp.c b/core/rtw_mp.c new file mode 100644 index 0000000..65ae02f --- /dev/null +++ b/core/rtw_mp.c @@ -0,0 +1,3991 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_MP_C_ +#include +#ifdef PLATFORM_FREEBSD + #include /* for RFHIGHPID */ +#endif + +#include "../hal/phydm/phydm_precomp.h" +#if defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8821A) + #include +#endif + +#ifdef CONFIG_MP_VHT_HW_TX_MODE +#define CEILING_POS(X) ((X - (int)(X)) > 0 ? (int)(X + 1) : (int)(X)) +#define CEILING_NEG(X) ((X - (int)(X)) < 0 ? (int)(X - 1) : (int)(X)) +#define ceil(X) (((X) > 0) ? CEILING_POS(X) : CEILING_NEG(X)) + +int rtfloor(float x) +{ + int i = x - 2; + while + (++i <= x - 1) + ; + return i; +} +#endif + +#ifdef CONFIG_MP_INCLUDED +u32 read_macreg(_adapter *padapter, u32 addr, u32 sz) +{ + u32 val = 0; + + switch (sz) { + case 1: + val = rtw_read8(padapter, addr); + break; + case 2: + val = rtw_read16(padapter, addr); + break; + case 4: + val = rtw_read32(padapter, addr); + break; + default: + val = 0xffffffff; + break; + } + + return val; + +} + +void write_macreg(_adapter *padapter, u32 addr, u32 val, u32 sz) +{ + switch (sz) { + case 1: + rtw_write8(padapter, addr, (u8)val); + break; + case 2: + rtw_write16(padapter, addr, (u16)val); + break; + case 4: + rtw_write32(padapter, addr, val); + break; + default: + break; + } + +} + +u32 read_bbreg(_adapter *padapter, u32 addr, u32 bitmask) +{ + return rtw_hal_read_bbreg(padapter, addr, bitmask); +} + +void write_bbreg(_adapter *padapter, u32 addr, u32 bitmask, u32 val) +{ + rtw_hal_write_bbreg(padapter, addr, bitmask, val); +} + +u32 _read_rfreg(PADAPTER padapter, u8 rfpath, u32 addr, u32 bitmask) +{ + return rtw_hal_read_rfreg(padapter, rfpath, addr, bitmask); +} + +void _write_rfreg(PADAPTER padapter, u8 rfpath, u32 addr, u32 bitmask, u32 val) +{ + rtw_hal_write_rfreg(padapter, rfpath, addr, bitmask, val); +} + +u32 read_rfreg(PADAPTER padapter, u8 rfpath, u32 addr) +{ + return _read_rfreg(padapter, rfpath, addr, bRFRegOffsetMask); +} + +void write_rfreg(PADAPTER padapter, u8 rfpath, u32 addr, u32 val) +{ + _write_rfreg(padapter, rfpath, addr, bRFRegOffsetMask, val); +} + +static void _init_mp_priv_(struct mp_priv *pmp_priv) +{ + WLAN_BSSID_EX *pnetwork; + + _rtw_memset(pmp_priv, 0, sizeof(struct mp_priv)); + + pmp_priv->mode = MP_OFF; + + pmp_priv->channel = 1; + pmp_priv->bandwidth = CHANNEL_WIDTH_20; + pmp_priv->prime_channel_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + pmp_priv->rateidx = RATE_1M; + pmp_priv->txpoweridx = 0x2A; + + pmp_priv->antenna_tx = ANTENNA_A; + pmp_priv->antenna_rx = ANTENNA_AB; + + pmp_priv->check_mp_pkt = 0; + + pmp_priv->tx_pktcount = 0; + + pmp_priv->rx_bssidpktcount = 0; + pmp_priv->rx_pktcount = 0; + pmp_priv->rx_crcerrpktcount = 0; + + pmp_priv->network_macaddr[0] = 0x00; + pmp_priv->network_macaddr[1] = 0xE0; + pmp_priv->network_macaddr[2] = 0x4C; + pmp_priv->network_macaddr[3] = 0x87; + pmp_priv->network_macaddr[4] = 0x66; + pmp_priv->network_macaddr[5] = 0x55; + + pmp_priv->bSetRxBssid = _FALSE; + pmp_priv->bRTWSmbCfg = _FALSE; + pmp_priv->bloopback = _FALSE; + + pmp_priv->bloadefusemap = _FALSE; + pmp_priv->brx_filter_beacon = _FALSE; + pmp_priv->mplink_brx = _FALSE; + + pnetwork = &pmp_priv->mp_network.network; + _rtw_memcpy(pnetwork->MacAddress, pmp_priv->network_macaddr, ETH_ALEN); + + pnetwork->Ssid.SsidLength = 8; + _rtw_memcpy(pnetwork->Ssid.Ssid, "mp_871x", pnetwork->Ssid.SsidLength); + + pmp_priv->tx.payload = MP_TX_Payload_default_random; +#ifdef CONFIG_80211N_HT + pmp_priv->tx.attrib.ht_en = 1; +#endif + + pmp_priv->mpt_ctx.mpt_rate_index = 1; + +} + + +static void mp_init_xmit_attrib(struct mp_tx *pmptx, PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + struct pkt_attrib *pattrib; + + /* init xmitframe attribute */ + pattrib = &pmptx->attrib; + _rtw_memset(pattrib, 0, sizeof(struct pkt_attrib)); + _rtw_memset(pmptx->desc, 0, TXDESC_SIZE); + + pattrib->ether_type = 0x8712; +#if 0 + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); +#endif + _rtw_memset(pattrib->dst, 0xFF, ETH_ALEN); + + /* pattrib->dhcp_pkt = 0; + * pattrib->pktlen = 0; */ + pattrib->ack_policy = 0; + /* pattrib->pkt_hdrlen = ETH_HLEN; */ + pattrib->hdrlen = WLAN_HDR_A3_LEN; + pattrib->subtype = WIFI_DATA; + pattrib->priority = 0; + pattrib->qsel = pattrib->priority; + /* do_queue_select(padapter, pattrib); */ + pattrib->nr_frags = 1; + pattrib->encrypt = 0; + pattrib->bswenc = _FALSE; + pattrib->qos_en = _FALSE; + + pattrib->pktlen = 1500; + + if (pHalData->rf_type == RF_2T2R) + pattrib->raid = RATEID_IDX_BGN_40M_2SS; + else + pattrib->raid = RATEID_IDX_BGN_40M_1SS; + +#ifdef CONFIG_80211AC_VHT + if (pHalData->rf_type == RF_1T1R) + pattrib->raid = RATEID_IDX_VHT_1SS; + else if (pHalData->rf_type == RF_2T2R || pHalData->rf_type == RF_2T4R) + pattrib->raid = RATEID_IDX_VHT_2SS; + else if (pHalData->rf_type == RF_3T3R) + pattrib->raid = RATEID_IDX_VHT_3SS; + else + pattrib->raid = RATEID_IDX_BGN_40M_1SS; +#endif +} + +s32 init_mp_priv(PADAPTER padapter) +{ + struct mp_priv *pmppriv = &padapter->mppriv; + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + + _init_mp_priv_(pmppriv); + pmppriv->papdater = padapter; + if (IS_HARDWARE_TYPE_8822C(padapter)) + pmppriv->mp_dm = 1;/* default enable dpk tracking */ + else + pmppriv->mp_dm = 0; + + pmppriv->tx.stop = 1; + pmppriv->bSetTxPower = 0; /*for manually set tx power*/ + pmppriv->bTxBufCkFail = _FALSE; + pmppriv->pktInterval = 0; + pmppriv->pktLength = 1000; + pmppriv->bprocess_mp_mode = _FALSE; + pmppriv->efuse_update_file= _FALSE; + + mp_init_xmit_attrib(&pmppriv->tx, padapter); + + switch (GET_HAL_RFPATH(padapter)) { + case RF_1T1R: + pmppriv->antenna_tx = ANTENNA_A; + pmppriv->antenna_rx = ANTENNA_A; + break; + case RF_1T2R: + default: + pmppriv->antenna_tx = ANTENNA_A; + pmppriv->antenna_rx = ANTENNA_AB; + break; + case RF_2T2R: + pmppriv->antenna_tx = ANTENNA_AB; + pmppriv->antenna_rx = ANTENNA_AB; + break; + case RF_2T4R: + pmppriv->antenna_tx = ANTENNA_BC; + pmppriv->antenna_rx = ANTENNA_ABCD; + break; + } + + pHalData->AntennaRxPath = pmppriv->antenna_rx; + pHalData->antenna_tx_path = pmppriv->antenna_tx; + + return _SUCCESS; +} + +void free_mp_priv(struct mp_priv *pmp_priv) +{ + if (pmp_priv->pallocated_mp_xmitframe_buf) { + rtw_mfree(pmp_priv->pallocated_mp_xmitframe_buf, 0); + pmp_priv->pallocated_mp_xmitframe_buf = NULL; + } + pmp_priv->pmp_xmtframe_buf = NULL; +} + +#if 0 +static void PHY_IQCalibrate_default( + PADAPTER pAdapter, + BOOLEAN bReCovery +) +{ + RTW_INFO("%s\n", __func__); +} + +static void PHY_LCCalibrate_default( + PADAPTER pAdapter +) +{ + RTW_INFO("%s\n", __func__); +} + +static void PHY_SetRFPathSwitch_default( + PADAPTER pAdapter, + BOOLEAN bMain +) +{ + RTW_INFO("%s\n", __func__); +} +#endif + +void mpt_InitHWConfig(PADAPTER Adapter) +{ + PHAL_DATA_TYPE hal; + + hal = GET_HAL_DATA(Adapter); + + if (IS_HARDWARE_TYPE_8723B(Adapter)) { + /* TODO: <20130114, Kordan> The following setting is only for DPDT and Fixed board type. */ + /* TODO: A better solution is configure it according EFUSE during the run-time. */ + + phy_set_mac_reg(Adapter, 0x64, BIT20, 0x0); /* 0x66[4]=0 */ + phy_set_mac_reg(Adapter, 0x64, BIT24, 0x0); /* 0x66[8]=0 */ + phy_set_mac_reg(Adapter, 0x40, BIT4, 0x0); /* 0x40[4]=0 */ + phy_set_mac_reg(Adapter, 0x40, BIT3, 0x1); /* 0x40[3]=1 */ + phy_set_mac_reg(Adapter, 0x4C, BIT24, 0x1); /* 0x4C[24:23]=10 */ + phy_set_mac_reg(Adapter, 0x4C, BIT23, 0x0); /* 0x4C[24:23]=10 */ + phy_set_bb_reg(Adapter, 0x944, BIT1 | BIT0, 0x3); /* 0x944[1:0]=11 */ + phy_set_bb_reg(Adapter, 0x930, bMaskByte0, 0x77);/* 0x930[7:0]=77 */ + phy_set_mac_reg(Adapter, 0x38, BIT11, 0x1);/* 0x38[11]=1 */ + + /* TODO: <20130206, Kordan> The default setting is wrong, hard-coded here. */ + phy_set_mac_reg(Adapter, 0x778, 0x3, 0x3); /* Turn off hardware PTA control (Asked by Scott) */ + phy_set_mac_reg(Adapter, 0x64, bMaskDWord, 0x36000000);/* Fix BT S0/S1 */ + phy_set_mac_reg(Adapter, 0x948, bMaskDWord, 0x0); /* Fix BT can't Tx */ + + /* <20130522, Kordan> Turn off equalizer to improve Rx sensitivity. (Asked by EEChou) */ + phy_set_bb_reg(Adapter, 0xA00, BIT8, 0x0); /*0xA01[0] = 0*/ + } else if (IS_HARDWARE_TYPE_8821(Adapter)) { + /* <20131121, VincentL> Add for 8821AU DPDT setting and fix switching antenna issue (Asked by Rock) + <20131122, VincentL> Enable for all 8821A/8811AU (Asked by Alex)*/ + phy_set_mac_reg(Adapter, 0x4C, BIT23, 0x0); /*0x4C[23:22]=01*/ + phy_set_mac_reg(Adapter, 0x4C, BIT22, 0x1); /*0x4C[23:22]=01*/ + } else if (IS_HARDWARE_TYPE_8188ES(Adapter)) + phy_set_mac_reg(Adapter, 0x4C , BIT23, 0); /*select DPDT_P and DPDT_N as output pin*/ +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(Adapter)) + PlatformEFIOWrite2Byte(Adapter, REG_RXFLTMAP1_8814A, 0x2000); +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(Adapter)) { + rtw_write32(Adapter, 0x520, rtw_read32(Adapter, 0x520) | 0x8000); + rtw_write32(Adapter, 0x524, rtw_read32(Adapter, 0x524) & (~0x800)); + } +#endif + + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(Adapter)) { + u32 tmp_reg = 0; + + PlatformEFIOWrite2Byte(Adapter, REG_RXFLTMAP1_8822B, 0x2000); + /* fixed wifi can't 2.4g tx suggest by Szuyitasi 20160504 */ + phy_set_bb_reg(Adapter, 0x70, bMaskByte3, 0x0e); + RTW_INFO(" 0x73 = 0x%x\n", phy_query_bb_reg(Adapter, 0x70, bMaskByte3)); + phy_set_bb_reg(Adapter, 0x1704, bMaskDWord, 0x0000ff00); + RTW_INFO(" 0x1704 = 0x%x\n", phy_query_bb_reg(Adapter, 0x1704, bMaskDWord)); + phy_set_bb_reg(Adapter, 0x1700, bMaskDWord, 0xc00f0038); + RTW_INFO(" 0x1700 = 0x%x\n", phy_query_bb_reg(Adapter, 0x1700, bMaskDWord)); + } +#endif /* CONFIG_RTL8822B */ +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(Adapter)) + PlatformEFIOWrite2Byte(Adapter, REG_RXFLTMAP1_8821C, 0x2000); +#endif /* CONFIG_RTL8821C */ +#if defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) + else if (IS_HARDWARE_TYPE_8188F(Adapter) || IS_HARDWARE_TYPE_8188GTV(Adapter)) { + if (IS_A_CUT(hal->version_id) || IS_B_CUT(hal->version_id)) { + RTW_INFO("%s() Active large power detection\n", __func__); + phy_active_large_power_detection_8188f(&(GET_HAL_DATA(Adapter)->odmpriv)); + } + } +#endif +#if defined(CONFIG_RTL8822C) + else if( IS_HARDWARE_TYPE_8822C(Adapter)) { + rtw_write16(Adapter, REG_RXFLTMAP1_8822C, 0x2000); + /* 0x7D8[31] : time out enable when cca is not assert + 0x60D[7:0] : time out value (Unit : us)*/ + rtw_write8(Adapter, 0x7db, 0xc0); + RTW_INFO(" 0x7d8 = 0x%x\n", rtw_read8(Adapter, 0x7d8)); + rtw_write8(Adapter, 0x60d, 0x0c); + RTW_INFO(" 0x60d = 0x%x\n", rtw_read8(Adapter, 0x60d)); + phy_set_bb_reg(Adapter, 0x1c44, BIT10, 0x1); + RTW_INFO(" 0x1c44 = 0x%x\n", phy_query_bb_reg(Adapter, 0x1c44, bMaskDWord)); + } +#endif +#if defined(CONFIG_RTL8814B) + else if(IS_HARDWARE_TYPE_8814B(Adapter)) + { + PlatformEFIOWrite2Byte(Adapter, REG_RXFLTMAP1_8814B, 0x2000); + } +#endif +#if defined(CONFIG_RTL8723F) + /* todo: 8723F not verify yet */ + else if (IS_HARDWARE_TYPE_8723F(Adapter)) { + /* 8723F mac is similar with 8723D, + * but can't find 8723D here. + */ + } +#endif +} + +static void PHY_IQCalibrate(PADAPTER padapter, u8 bReCovery) +{ + halrf_iqk_trigger(&(GET_HAL_DATA(padapter)->odmpriv), bReCovery); +} + +static void PHY_LCCalibrate(PADAPTER padapter) +{ + halrf_lck_trigger(&(GET_HAL_DATA(padapter)->odmpriv)); +} + +static u8 PHY_QueryRFPathSwitch(PADAPTER padapter) +{ + u8 bmain = 0; +/* + if (IS_HARDWARE_TYPE_8723B(padapter)) { +#ifdef CONFIG_RTL8723B + bmain = PHY_QueryRFPathSwitch_8723B(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8188E(padapter)) { +#ifdef CONFIG_RTL8188E + bmain = PHY_QueryRFPathSwitch_8188E(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8814A(padapter)) { +#ifdef CONFIG_RTL8814A + bmain = PHY_QueryRFPathSwitch_8814A(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8812(padapter) || IS_HARDWARE_TYPE_8821(padapter)) { +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + bmain = PHY_QueryRFPathSwitch_8812A(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8192E(padapter)) { +#ifdef CONFIG_RTL8192E + bmain = PHY_QueryRFPathSwitch_8192E(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8703B(padapter)) { +#ifdef CONFIG_RTL8703B + bmain = PHY_QueryRFPathSwitch_8703B(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8188F(padapter)) { +#ifdef CONFIG_RTL8188F + bmain = PHY_QueryRFPathSwitch_8188F(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8188GTV(padapter)) { +#ifdef CONFIG_RTL8188GTV + bmain = PHY_QueryRFPathSwitch_8188GTV(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8822B(padapter)) { +#ifdef CONFIG_RTL8822B + bmain = PHY_QueryRFPathSwitch_8822B(padapter); +#endif + } else if (IS_HARDWARE_TYPE_8723D(padapter)) { +#ifdef CONFIG_RTL8723D + bmain = PHY_QueryRFPathSwitch_8723D(padapter); +#endif + } else +*/ + + if (IS_HARDWARE_TYPE_8821C(padapter)) { +#ifdef CONFIG_RTL8821C + bmain = phy_query_rf_path_switch_8821c(padapter); +#endif + } + + return bmain; +} + +static void PHY_SetRFPathSwitch(PADAPTER padapter , BOOLEAN bMain) { + + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + struct dm_struct *phydm = &hal->odmpriv; + + if (IS_HARDWARE_TYPE_8723B(padapter)) { +#ifdef CONFIG_RTL8723B + phy_set_rf_path_switch_8723b(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8188E(padapter)) { +#ifdef CONFIG_RTL8188E + phy_set_rf_path_switch_8188e(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8814A(padapter)) { +#ifdef CONFIG_RTL8814A + phy_set_rf_path_switch_8814a(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8812(padapter) || IS_HARDWARE_TYPE_8821(padapter)) { +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + phy_set_rf_path_switch_8812a(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8192E(padapter)) { +#ifdef CONFIG_RTL8192E + phy_set_rf_path_switch_8192e(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8703B(padapter)) { +#ifdef CONFIG_RTL8703B + phy_set_rf_path_switch_8703b(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8188F(padapter) || IS_HARDWARE_TYPE_8188GTV(padapter)) { +#if defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) + phy_set_rf_path_switch_8188f(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8192F(padapter)) { +#ifdef CONFIG_RTL8192F + phy_set_rf_path_switch_8192f(padapter, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8822B(padapter)) { +#ifdef CONFIG_RTL8822B + phy_set_rf_path_switch_8822b(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8723D(padapter)) { +#ifdef CONFIG_RTL8723D + phy_set_rf_path_switch_8723d(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8821C(padapter)) { +#ifdef CONFIG_RTL8821C + phy_set_rf_path_switch_8821c(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8822C(padapter)) { +#ifdef CONFIG_RTL8822C + phy_set_rf_path_switch_8822c(phydm, bMain); +#endif + } else if (IS_HARDWARE_TYPE_8814B(padapter)) { +#ifdef CONFIG_RTL8814B + /* phy_set_rf_path_switch_8814b(phydm, bMain); */ +#endif + } else if (IS_HARDWARE_TYPE_8723F(padapter)) { +#ifdef CONFIG_RTL8723F + phy_set_rf_path_switch_8723f(phydm, bMain); +#endif + } +} + + +static void phy_switch_rf_path_set(PADAPTER padapter , u8 *prf_set_State) { +#ifdef CONFIG_RTL8821C + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *p_dm = &pHalData->odmpriv; + + if (IS_HARDWARE_TYPE_8821C(padapter)) { + config_phydm_set_ant_path(p_dm, *prf_set_State, p_dm->current_ant_num_8821c); + /* Do IQK when switching to BTG/WLG, requested by RF Binson */ + if (*prf_set_State == SWITCH_TO_BTG || *prf_set_State == SWITCH_TO_WLG) + PHY_IQCalibrate(padapter, FALSE); + } +#endif + +} + + +#ifdef CONFIG_ANTENNA_DIVERSITY +u8 rtw_mp_set_antdiv(PADAPTER padapter, BOOLEAN bMain) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 cur_ant, change_ant; + + if (!pHalData->AntDivCfg) + return _FALSE; + /*rtw_hal_get_odm_var(padapter, HAL_ODM_ANTDIV_SELECT, &cur_ant, NULL);*/ + change_ant = (bMain == MAIN_ANT) ? MAIN_ANT : AUX_ANT; + + RTW_INFO("%s: config %s\n", __func__, (bMain == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + rtw_antenna_select_cmd(padapter, change_ant, _FALSE); + + return _TRUE; +} +#endif + +s32 +MPT_InitializeAdapter( + PADAPTER pAdapter, + u8 Channel +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + s32 rtStatus = _SUCCESS; + PMPT_CONTEXT pMptCtx = &pAdapter->mppriv.mpt_ctx; + u32 ledsetting; + + pMptCtx->bMptDrvUnload = _FALSE; + pMptCtx->bMassProdTest = _FALSE; + pMptCtx->bMptIndexEven = _TRUE; /* default gain index is -6.0db */ + pMptCtx->h2cReqNum = 0x0; + /* init for BT MP */ +#if defined(CONFIG_RTL8723B) + pMptCtx->bMPh2c_timeout = _FALSE; + pMptCtx->MptH2cRspEvent = _FALSE; + pMptCtx->MptBtC2hEvent = _FALSE; + _rtw_init_sema(&pMptCtx->MPh2c_Sema, 0); + rtw_init_timer(&pMptCtx->MPh2c_timeout_timer, pAdapter, MPh2c_timeout_handle, pAdapter); +#endif + + mpt_InitHWConfig(pAdapter); + +#ifdef CONFIG_RTL8723B + rtl8723b_InitAntenna_Selection(pAdapter); + if (IS_HARDWARE_TYPE_8723B(pAdapter)) { + + /* <20130522, Kordan> Turn off equalizer to improve Rx sensitivity. (Asked by EEChou)*/ + phy_set_bb_reg(pAdapter, 0xA00, BIT8, 0x0); + PHY_SetRFPathSwitch(pAdapter, 1/*pHalData->bDefaultAntenna*/); /*default use Main*/ + + if (pHalData->PackageType == PACKAGE_DEFAULT) + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x51, bRFRegOffsetMask, 0x6B04E); + else + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x51, bRFRegOffsetMask, 0x6F10E); + + } + /*set ant to wifi side in mp mode*/ + rtw_write16(pAdapter, 0x870, 0x300); + rtw_write16(pAdapter, 0x860, 0x110); +#endif + + pMptCtx->bMptWorkItemInProgress = _FALSE; + pMptCtx->CurrMptAct = NULL; + pMptCtx->mpt_rf_path = RF_PATH_A; + /* ------------------------------------------------------------------------- */ + /* Don't accept any packets */ + rtw_write32(pAdapter, REG_RCR, 0); + + /* ledsetting = rtw_read32(pAdapter, REG_LEDCFG0); */ + /* rtw_write32(pAdapter, REG_LEDCFG0, ledsetting & ~LED0DIS); */ + + /* rtw_write32(pAdapter, REG_LEDCFG0, 0x08080); */ + ledsetting = rtw_read32(pAdapter, REG_LEDCFG0); + + + PHY_LCCalibrate(pAdapter); + PHY_IQCalibrate(pAdapter, _FALSE); + /* dm_check_txpowertracking(&pHalData->odmpriv); */ /* trigger thermal meter */ + + PHY_SetRFPathSwitch(pAdapter, 1/*pHalData->bDefaultAntenna*/); /* default use Main */ + + pMptCtx->backup0xc50 = (u8)phy_query_bb_reg(pAdapter, rOFDM0_XAAGCCore1, bMaskByte0); + pMptCtx->backup0xc58 = (u8)phy_query_bb_reg(pAdapter, rOFDM0_XBAGCCore1, bMaskByte0); + pMptCtx->backup0xc30 = (u8)phy_query_bb_reg(pAdapter, rOFDM0_RxDetector1, bMaskByte0); + pMptCtx->backup0x52_RF_A = (u8)phy_query_rf_reg(pAdapter, RF_PATH_A, RF_0x52, 0x000F0); + pMptCtx->backup0x52_RF_B = (u8)phy_query_rf_reg(pAdapter, RF_PATH_B, RF_0x52, 0x000F0); +#ifdef CONFIG_RTL8188E + rtw_write32(pAdapter, REG_MACID_NO_LINK_0, 0x0); + rtw_write32(pAdapter, REG_MACID_NO_LINK_1, 0x0); +#endif +#ifdef CONFIG_RTL8814A + if (IS_HARDWARE_TYPE_8814A(pAdapter)) { + pHalData->BackUp_IG_REG_4_Chnl_Section[0] = (u8)phy_query_bb_reg(pAdapter, rA_IGI_Jaguar, bMaskByte0); + pHalData->BackUp_IG_REG_4_Chnl_Section[1] = (u8)phy_query_bb_reg(pAdapter, rB_IGI_Jaguar, bMaskByte0); + pHalData->BackUp_IG_REG_4_Chnl_Section[2] = (u8)phy_query_bb_reg(pAdapter, rC_IGI_Jaguar2, bMaskByte0); + pHalData->BackUp_IG_REG_4_Chnl_Section[3] = (u8)phy_query_bb_reg(pAdapter, rD_IGI_Jaguar2, bMaskByte0); + } +#endif + return rtStatus; +} + +/*----------------------------------------------------------------------------- + * Function: MPT_DeInitAdapter() + * + * Overview: Extra DeInitialization for Mass Production Test. + * + * Input: PADAPTER pAdapter + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 05/08/2007 MHC Create Version 0. + * 05/18/2007 MHC Add normal driver MPHalt code. + * + *---------------------------------------------------------------------------*/ +void +MPT_DeInitAdapter( + PADAPTER pAdapter +) +{ + PMPT_CONTEXT pMptCtx = &pAdapter->mppriv.mpt_ctx; + + pMptCtx->bMptDrvUnload = _TRUE; +#if defined(CONFIG_RTL8723B) + _rtw_free_sema(&(pMptCtx->MPh2c_Sema)); + _cancel_timer_ex(&pMptCtx->MPh2c_timeout_timer); +#endif +#if defined(CONFIG_RTL8723B) + phy_set_bb_reg(pAdapter, 0xA01, BIT0, 1); /* /suggestion by jerry for MP Rx. */ +#endif +#if 0 /* for Windows */ + PlatformFreeWorkItem(&(pMptCtx->MptWorkItem)); + + while (pMptCtx->bMptWorkItemInProgress) { + if (NdisWaitEvent(&(pMptCtx->MptWorkItemEvent), 50)) + break; + } + NdisFreeSpinLock(&(pMptCtx->MptWorkItemSpinLock)); +#endif +} + +static u8 mpt_ProStartTest(PADAPTER padapter) +{ + PMPT_CONTEXT pMptCtx = &padapter->mppriv.mpt_ctx; + + pMptCtx->bMassProdTest = _TRUE; + pMptCtx->is_start_cont_tx = _FALSE; + pMptCtx->bCckContTx = _FALSE; + pMptCtx->bOfdmContTx = _FALSE; + pMptCtx->bSingleCarrier = _FALSE; + pMptCtx->is_carrier_suppression = _FALSE; + pMptCtx->is_single_tone = _FALSE; + pMptCtx->HWTxmode = PACKETS_TX; + + return _SUCCESS; +} + +/* + * General use + */ +s32 SetPowerTracking(PADAPTER padapter, u8 enable) +{ + + hal_mpt_SetPowerTracking(padapter, enable); + return 0; +} + +void GetPowerTracking(PADAPTER padapter, u8 *enable) +{ + hal_mpt_GetPowerTracking(padapter, enable); +} + +void rtw_mp_trigger_iqk(PADAPTER padapter) +{ + PHY_IQCalibrate(padapter, _FALSE); +} + +void rtw_mp_trigger_lck(PADAPTER padapter) +{ + PHY_LCCalibrate(padapter); +} + +void rtw_mp_trigger_dpk(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + + halrf_dpk_trigger(pDM_Odm); +} + +static void init_mp_data(PADAPTER padapter) +{ + u8 v8; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + + /*disable BCN*/ +#ifdef CONFIG_PROTSEL_PORT + rtw_hal_hw_port_disable(padapter); +#else + v8 = rtw_read8(padapter, REG_BCN_CTRL); + v8 &= ~EN_BCN_FUNCTION; + rtw_write8(padapter, REG_BCN_CTRL, v8); +#endif + + pDM_Odm->rf_calibrate_info.txpowertrack_control = _FALSE; +} + + +void MPT_PwrCtlDM(PADAPTER padapter, u32 trk_type) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + u32 rf_ability; + + padapter->mppriv.tssitrk_on = trk_type == 3; + + if (trk_type == 0) { /* thermal PwrTrk off*/ + struct txpwrtrack_cfg c; + u8 chnl = 0 ; + + RTW_INFO("in Thermal tracking off\n"); + rf_ability = ((u32)halrf_cmn_info_get(pDM_Odm, HALRF_CMNINFO_ABILITY)) & ~HAL_RF_TX_PWR_TRACK; + halrf_cmn_info_set(pDM_Odm, HALRF_CMNINFO_ABILITY, rf_ability); + halrf_cmn_info_set(pDM_Odm, HALRF_CMNINFO_POWER_TRACK_CONTROL, trk_type); + halrf_set_pwr_track(pDM_Odm, FALSE); + pDM_Odm->rf_calibrate_info.txpowertrack_control = trk_type; + if (IS_HARDWARE_TYPE_8822C(padapter)) + padapter->mppriv.mp_dm = 1; /* default enable dpk tracking */ + else + padapter->mppriv.mp_dm = 0; + + _rtw_memset(&c, 0, sizeof(struct txpwrtrack_cfg)); + configure_txpower_track(pDM_Odm, &c); + odm_clear_txpowertracking_state(pDM_Odm); + if (*c.odm_tx_pwr_track_set_pwr) { + if (pDM_Odm->support_ic_type == ODM_RTL8188F) + (*c.odm_tx_pwr_track_set_pwr)(pDM_Odm, MIX_MODE, RF_PATH_A, chnl); + else if (pDM_Odm->support_ic_type == ODM_RTL8723D) { + (*c.odm_tx_pwr_track_set_pwr)(pDM_Odm, BBSWING, RF_PATH_A, chnl); + SetTxPower(padapter); + } else if (pDM_Odm->support_ic_type == ODM_RTL8192F) { + (*c.odm_tx_pwr_track_set_pwr)(pDM_Odm, MIX_MODE, RF_PATH_A, chnl); + (*c.odm_tx_pwr_track_set_pwr)(pDM_Odm, MIX_MODE, RF_PATH_B, chnl); + } else { + (*c.odm_tx_pwr_track_set_pwr)(pDM_Odm, BBSWING, RF_PATH_A, chnl); + (*c.odm_tx_pwr_track_set_pwr)(pDM_Odm, BBSWING, RF_PATH_B, chnl); + } + } + return ; + } + + rf_ability = ((u32)halrf_cmn_info_get(pDM_Odm, HALRF_CMNINFO_ABILITY)) | HAL_RF_TX_PWR_TRACK; + halrf_cmn_info_set(pDM_Odm, HALRF_CMNINFO_ABILITY, rf_ability); + halrf_cmn_info_set(pDM_Odm, HALRF_CMNINFO_POWER_TRACK_CONTROL, trk_type); + if (trk_type == 1 || trk_type == 3) /* Thermal PwrTrk ON , TSSI PwrTrk ON */ + halrf_set_pwr_track(pDM_Odm, TRUE); + else + halrf_set_pwr_track(pDM_Odm, false);/* TSSI K */ + pDM_Odm->rf_calibrate_info.txpowertrack_control = trk_type; + padapter->mppriv.mp_dm = 1; + +} + + +u32 mp_join(PADAPTER padapter, u8 mode) +{ + WLAN_BSSID_EX bssid; + struct sta_info *psta; + u32 length; + _irqL irqL; + s32 res = _SUCCESS; + + struct mp_priv *pmppriv = &padapter->mppriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *tgt_network = &pmlmepriv->cur_network; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)(&(pmlmeinfo->network)); + + /* 1. initialize a new WLAN_BSSID_EX */ + _rtw_memset(&bssid, 0, sizeof(WLAN_BSSID_EX)); + RTW_INFO("%s ,pmppriv->network_macaddr=%x %x %x %x %x %x\n", __func__, + pmppriv->network_macaddr[0], pmppriv->network_macaddr[1], pmppriv->network_macaddr[2], pmppriv->network_macaddr[3], pmppriv->network_macaddr[4], + pmppriv->network_macaddr[5]); + _rtw_memcpy(bssid.MacAddress, pmppriv->network_macaddr, ETH_ALEN); + + if (mode == WIFI_FW_ADHOC_STATE) { + bssid.Ssid.SsidLength = strlen("mp_pseudo_adhoc"); + _rtw_memcpy(bssid.Ssid.Ssid, (u8 *)"mp_pseudo_adhoc", bssid.Ssid.SsidLength); + bssid.InfrastructureMode = Ndis802_11IBSS; + bssid.IELength = 0; + bssid.Configuration.DSConfig = pmppriv->channel; + + } else if (mode == WIFI_FW_STATION_STATE) { + bssid.Ssid.SsidLength = strlen("mp_pseudo_STATION"); + _rtw_memcpy(bssid.Ssid.Ssid, (u8 *)"mp_pseudo_STATION", bssid.Ssid.SsidLength); + bssid.InfrastructureMode = Ndis802_11Infrastructure; + bssid.IELength = 0; + } + + length = get_WLAN_BSSID_EX_sz(&bssid); + if (length % 4) + bssid.Length = ((length >> 2) + 1) << 2; /* round up to multiple of 4 bytes. */ + else + bssid.Length = length; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + if (check_fwstate(pmlmepriv, WIFI_MP_STATE) == _TRUE) + goto end_of_mp_start_test; + + /* init mp_start_test status */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + rtw_disassoc_cmd(padapter, 500, 0); + rtw_indicate_disconnect(padapter, 0, _FALSE); + rtw_free_assoc_resources_cmd(padapter, _TRUE, 0); + } + pmppriv->prev_fw_state = get_fwstate(pmlmepriv); + /*pmlmepriv->fw_state = WIFI_MP_STATE;*/ + init_fwstate(pmlmepriv, WIFI_MP_STATE); + + set_fwstate(pmlmepriv, WIFI_UNDER_LINKING); + + /* 3 2. create a new psta for mp driver */ + /* clear psta in the cur_network, if any */ + psta = rtw_get_stainfo(&padapter->stapriv, tgt_network->network.MacAddress); + if (psta) + rtw_free_stainfo(padapter, psta); + + psta = rtw_alloc_stainfo(&padapter->stapriv, bssid.MacAddress); + if (psta == NULL) { + /*pmlmepriv->fw_state = pmppriv->prev_fw_state;*/ + init_fwstate(pmlmepriv, pmppriv->prev_fw_state); + res = _FAIL; + goto end_of_mp_start_test; + } + if (mode == WIFI_FW_ADHOC_STATE) + set_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + else + set_fwstate(pmlmepriv, WIFI_STATION_STATE); + /* 3 3. join psudo AdHoc */ + tgt_network->join_res = 1; + tgt_network->aid = psta->cmn.aid = 1; + + _rtw_memcpy(&padapter->registrypriv.dev_network, &bssid, length); + rtw_update_registrypriv_dev_network(padapter); + _rtw_memcpy(&tgt_network->network, &padapter->registrypriv.dev_network, padapter->registrypriv.dev_network.Length); + _rtw_memcpy(pnetwork, &padapter->registrypriv.dev_network, padapter->registrypriv.dev_network.Length); + + rtw_indicate_connect(padapter); + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + set_fwstate(pmlmepriv, WIFI_ASOC_STATE); + +end_of_mp_start_test: + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + if (1) { /* (res == _SUCCESS) */ + /* set MSR to WIFI_FW_ADHOC_STATE */ + if (mode == WIFI_FW_ADHOC_STATE) { + /* set msr to WIFI_FW_ADHOC_STATE */ + pmlmeinfo->state = WIFI_FW_ADHOC_STATE; + Set_MSR(padapter, (pmlmeinfo->state & 0x3)); + rtw_hal_set_hwreg(padapter, HW_VAR_BSSID, padapter->registrypriv.dev_network.MacAddress); + rtw_hal_rcr_set_chk_bssid(padapter, MLME_ADHOC_STARTED); + pmlmeinfo->state |= WIFI_FW_ASSOC_SUCCESS; + } else { + Set_MSR(padapter, WIFI_FW_STATION_STATE); + + RTW_INFO("%s , pmppriv->network_macaddr =%x %x %x %x %x %x\n", __func__, + pmppriv->network_macaddr[0], pmppriv->network_macaddr[1], pmppriv->network_macaddr[2], pmppriv->network_macaddr[3], pmppriv->network_macaddr[4], + pmppriv->network_macaddr[5]); + + rtw_hal_set_hwreg(padapter, HW_VAR_BSSID, pmppriv->network_macaddr); + } + } + + return res; +} +/* This function initializes the DUT to the MP test mode */ +s32 mp_start_test(PADAPTER padapter) +{ + struct mp_priv *pmppriv = &padapter->mppriv; +#ifdef CONFIG_PCI_HCI + PHAL_DATA_TYPE hal; +#endif + s32 res = _SUCCESS; + + padapter->registrypriv.mp_mode = 1; + + init_mp_data(padapter); +#ifdef CONFIG_RTL8814A + rtl8814_InitHalDm(padapter); +#endif /* CONFIG_RTL8814A */ +#ifdef CONFIG_RTL8812A + rtl8812_InitHalDm(padapter); +#endif /* CONFIG_RTL8812A */ +#ifdef CONFIG_RTL8723B + rtl8723b_InitHalDm(padapter); +#endif /* CONFIG_RTL8723B */ +#ifdef CONFIG_RTL8703B + rtl8703b_InitHalDm(padapter); +#endif /* CONFIG_RTL8703B */ +#ifdef CONFIG_RTL8192E + rtl8192e_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8188F + rtl8188f_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8188GTV + rtl8188gtv_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8188E + rtl8188e_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8723D + rtl8723d_InitHalDm(padapter); +#endif /* CONFIG_RTL8723D */ + +#ifdef CONFIG_PCI_HCI + hal = GET_HAL_DATA(padapter); + hal->pci_backdoor_ctrl = 0; + rtw_pci_aspm_config(padapter); +#endif + + + /* 3 0. update mp_priv */ + switch (GET_HAL_RFPATH(padapter)) { + case RF_1T1R: + pmppriv->antenna_tx = ANTENNA_A; + pmppriv->antenna_rx = ANTENNA_A; + break; + case RF_1T2R: + default: + pmppriv->antenna_tx = ANTENNA_A; + pmppriv->antenna_rx = ANTENNA_AB; + break; + case RF_2T2R: + pmppriv->antenna_tx = ANTENNA_AB; + pmppriv->antenna_rx = ANTENNA_AB; + break; + case RF_2T4R: + pmppriv->antenna_tx = ANTENNA_AB; + pmppriv->antenna_rx = ANTENNA_ABCD; + break; + } + + mpt_ProStartTest(padapter); + + mp_join(padapter, WIFI_FW_ADHOC_STATE); + + return res; +} +/* ------------------------------------------------------------------------------ + * This function change the DUT from the MP test mode into normal mode */ +void mp_stop_test(PADAPTER padapter) +{ + struct mp_priv *pmppriv = &padapter->mppriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *tgt_network = &pmlmepriv->cur_network; + struct sta_info *psta; +#ifdef CONFIG_PCI_HCI + struct registry_priv *registry_par = &padapter->registrypriv; + PHAL_DATA_TYPE hal; +#endif + + _irqL irqL; + + if (pmppriv->mode == MP_ON) { + pmppriv->bSetTxPower = 0; + _enter_critical_bh(&pmlmepriv->lock, &irqL); + if (check_fwstate(pmlmepriv, WIFI_MP_STATE) == _FALSE) + goto end_of_mp_stop_test; + + /* 3 1. disconnect psudo AdHoc */ + rtw_indicate_disconnect(padapter, 0, _FALSE); + + /* 3 2. clear psta used in mp test mode. + * rtw_free_assoc_resources(padapter, _TRUE); */ + psta = rtw_get_stainfo(&padapter->stapriv, tgt_network->network.MacAddress); + if (psta) + rtw_free_stainfo(padapter, psta); + + /* 3 3. return to normal state (default:station mode) */ + /*pmlmepriv->fw_state = pmppriv->prev_fw_state; */ /* WIFI_STATION_STATE;*/ + init_fwstate(pmlmepriv, pmppriv->prev_fw_state); + + /* flush the cur_network */ + _rtw_memset(tgt_network, 0, sizeof(struct wlan_network)); + + _clr_fwstate_(pmlmepriv, WIFI_MP_STATE); + +end_of_mp_stop_test: + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + +#ifdef CONFIG_PCI_HCI + hal = GET_HAL_DATA(padapter); + hal->pci_backdoor_ctrl = registry_par->pci_aspm_config; + rtw_pci_aspm_config(padapter); +#endif + +#ifdef CONFIG_RTL8812A + rtl8812_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8723B + rtl8723b_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8703B + rtl8703b_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8192E + rtl8192e_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8188F + rtl8188f_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8188GTV + rtl8188gtv_InitHalDm(padapter); +#endif +#ifdef CONFIG_RTL8723D + rtl8723d_InitHalDm(padapter); +#endif + } +} +/*---------------------------hal\rtl8192c\MPT_Phy.c---------------------------*/ +#if 0 +/* #ifdef CONFIG_USB_HCI */ +static void mpt_AdjustRFRegByRateByChan92CU(PADAPTER pAdapter, u8 RateIdx, u8 Channel, u8 BandWidthID) +{ + u8 eRFPath; + u32 rfReg0x26; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(pAdapter); + + + if (RateIdx < MPT_RATE_6M) /* CCK rate,for 88cu */ + rfReg0x26 = 0xf400; + else if ((RateIdx >= MPT_RATE_6M) && (RateIdx <= MPT_RATE_54M)) {/* OFDM rate,for 88cu */ + if ((4 == Channel) || (8 == Channel) || (12 == Channel)) + rfReg0x26 = 0xf000; + else if ((5 == Channel) || (7 == Channel) || (13 == Channel) || (14 == Channel)) + rfReg0x26 = 0xf400; + else + rfReg0x26 = 0x4f200; + } else if ((RateIdx >= MPT_RATE_MCS0) && (RateIdx <= MPT_RATE_MCS15)) { + /* MCS 20M ,for 88cu */ /* MCS40M rate,for 88cu */ + + if (CHANNEL_WIDTH_20 == BandWidthID) { + if ((4 == Channel) || (8 == Channel)) + rfReg0x26 = 0xf000; + else if ((5 == Channel) || (7 == Channel) || (13 == Channel) || (14 == Channel)) + rfReg0x26 = 0xf400; + else + rfReg0x26 = 0x4f200; + } else { + if ((4 == Channel) || (8 == Channel)) + rfReg0x26 = 0xf000; + else if ((5 == Channel) || (7 == Channel)) + rfReg0x26 = 0xf400; + else + rfReg0x26 = 0x4f200; + } + } + + for (eRFPath = 0; eRFPath < hal_spec->rf_reg_path_num; eRFPath++) + write_rfreg(pAdapter, eRFPath, RF_SYN_G2, rfReg0x26); +} +#endif +/*----------------------------------------------------------------------------- + * Function: mpt_SwitchRfSetting + * + * Overview: Change RF Setting when we siwthc channel/rate/BW for MP. + * + * Input: PADAPTER pAdapter + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 01/08/2009 MHC Suggestion from SD3 Willis for 92S series. + * 01/09/2009 MHC Add CCK modification for 40MHZ. Suggestion from SD3. + * + *---------------------------------------------------------------------------*/ +#if 0 +static void mpt_SwitchRfSetting(PADAPTER pAdapter) +{ + hal_mpt_SwitchRfSetting(pAdapter); +} + +/*---------------------------hal\rtl8192c\MPT_Phy.c---------------------------*/ +/*---------------------------hal\rtl8192c\MPT_HelperFunc.c---------------------------*/ +static void MPT_CCKTxPowerAdjust(PADAPTER Adapter, BOOLEAN bInCH14) +{ + hal_mpt_CCKTxPowerAdjust(Adapter, bInCH14); +} +#endif + +/*---------------------------hal\rtl8192c\MPT_HelperFunc.c---------------------------*/ + +/* + * SetChannel + * Description + * Use H2C command to change channel, + * not only modify rf register, but also other setting need to be done. + */ +void SetChannel(PADAPTER pAdapter) +{ + hal_mpt_SetChannel(pAdapter); +} + +/* + * Notice + * Switch bandwitdth may change center frequency(channel) + */ +void SetBandwidth(PADAPTER pAdapter) +{ + hal_mpt_SetBandwidth(pAdapter); + +} + +void SetAntenna(PADAPTER pAdapter) +{ + hal_mpt_SetAntenna(pAdapter); +} + +int SetTxPower(PADAPTER pAdapter) +{ + + hal_mpt_SetTxPower(pAdapter); + return _TRUE; +} + +void SetTxAGCOffset(PADAPTER pAdapter, u32 ulTxAGCOffset) +{ + u32 TxAGCOffset_B, TxAGCOffset_C, TxAGCOffset_D, tmpAGC; + + TxAGCOffset_B = (ulTxAGCOffset & 0x000000ff); + TxAGCOffset_C = ((ulTxAGCOffset & 0x0000ff00) >> 8); + TxAGCOffset_D = ((ulTxAGCOffset & 0x00ff0000) >> 16); + + tmpAGC = (TxAGCOffset_D << 8 | TxAGCOffset_C << 4 | TxAGCOffset_B); + write_bbreg(pAdapter, rFPGA0_TxGainStage, + (bXBTxAGC | bXCTxAGC | bXDTxAGC), tmpAGC); +} + +void SetDataRate(PADAPTER pAdapter) +{ + hal_mpt_SetDataRate(pAdapter); +} + +void MP_PHY_SetRFPathSwitch(PADAPTER pAdapter , BOOLEAN bMain) +{ + + PHY_SetRFPathSwitch(pAdapter, bMain); + +} + +void mp_phy_switch_rf_path_set(PADAPTER pAdapter , u8 *pstate) +{ + + phy_switch_rf_path_set(pAdapter, pstate); + +} + +u8 MP_PHY_QueryRFPathSwitch(PADAPTER pAdapter) +{ + return PHY_QueryRFPathSwitch(pAdapter); +} + +s32 SetThermalMeter(PADAPTER pAdapter, u8 target_ther) +{ + return hal_mpt_SetThermalMeter(pAdapter, target_ther); +} + +#if 0 +static void TriggerRFThermalMeter(PADAPTER pAdapter) +{ + hal_mpt_TriggerRFThermalMeter(pAdapter); +} + +static u8 ReadRFThermalMeter(PADAPTER pAdapter) +{ + return hal_mpt_ReadRFThermalMeter(pAdapter); +} +#endif + +void GetThermalMeter(PADAPTER pAdapter, u8 rfpath ,u8 *value) +{ + hal_mpt_GetThermalMeter(pAdapter, rfpath, value); +} + +void SetSingleCarrierTx(PADAPTER pAdapter, u8 bStart) +{ + PhySetTxPowerLevel(pAdapter); + hal_mpt_SetSingleCarrierTx(pAdapter, bStart); +} + +void SetSingleToneTx(PADAPTER pAdapter, u8 bStart) +{ + PhySetTxPowerLevel(pAdapter); + hal_mpt_SetSingleToneTx(pAdapter, bStart); +} + +void SetCarrierSuppressionTx(PADAPTER pAdapter, u8 bStart) +{ + PhySetTxPowerLevel(pAdapter); + hal_mpt_SetCarrierSuppressionTx(pAdapter, bStart); +} + +void SetContinuousTx(PADAPTER pAdapter, u8 bStart) +{ + PhySetTxPowerLevel(pAdapter); + hal_mpt_SetContinuousTx(pAdapter, bStart); +} + + +void PhySetTxPowerLevel(PADAPTER pAdapter) +{ + struct mp_priv *pmp_priv = &pAdapter->mppriv; + + + if (pmp_priv->bSetTxPower == 0) /* for NO manually set power index */ + rtw_hal_set_tx_power_level(pAdapter, pmp_priv->channel); +} + +/* ------------------------------------------------------------------------------ */ +static void dump_mpframe(PADAPTER padapter, struct xmit_frame *pmpframe) +{ + rtw_hal_mgnt_xmit(padapter, pmpframe); +} + +static struct xmit_frame *alloc_mp_xmitframe(struct xmit_priv *pxmitpriv) +{ + struct xmit_frame *pmpframe; + struct xmit_buf *pxmitbuf; + + pmpframe = rtw_alloc_xmitframe(pxmitpriv, 0); + if (pmpframe == NULL) + return NULL; + + pxmitbuf = rtw_alloc_xmitbuf(pxmitpriv); + if (pxmitbuf == NULL) { + rtw_free_xmitframe(pxmitpriv, pmpframe); + return NULL; + } + + pmpframe->frame_tag = MP_FRAMETAG; + + pmpframe->pxmitbuf = pxmitbuf; + + pmpframe->buf_addr = pxmitbuf->pbuf; + + pxmitbuf->priv_data = pmpframe; + + return pmpframe; + +} + +#ifdef CONFIG_PCI_HCI +static u8 check_nic_enough_desc(_adapter *padapter, struct pkt_attrib *pattrib) +{ + u32 prio; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct rtw_tx_ring *ring; + + switch (pattrib->qsel) { + case 0: + case 3: + prio = BE_QUEUE_INX; + break; + case 1: + case 2: + prio = BK_QUEUE_INX; + break; + case 4: + case 5: + prio = VI_QUEUE_INX; + break; + case 6: + case 7: + prio = VO_QUEUE_INX; + break; + default: + prio = BE_QUEUE_INX; + break; + } + + ring = &pxmitpriv->tx_ring[prio]; + + /* + * for now we reserve two free descriptor as a safety boundary + * between the tail and the head + */ + if ((ring->entries - ring->qlen) >= 2) + return _TRUE; + else + return _FALSE; +} +#endif + +static thread_return mp_xmit_packet_thread(thread_context context) +{ + struct xmit_frame *pxmitframe; + struct mp_tx *pmptx; + struct mp_priv *pmp_priv; + struct xmit_priv *pxmitpriv; + PADAPTER padapter; + + pmp_priv = (struct mp_priv *)context; + pmptx = &pmp_priv->tx; + padapter = pmp_priv->papdater; + pxmitpriv = &(padapter->xmitpriv); + + thread_enter("RTW_MP_THREAD"); + + RTW_INFO("%s:pkTx Start\n", __func__); + while (1) { + pxmitframe = alloc_mp_xmitframe(pxmitpriv); +#ifdef CONFIG_PCI_HCI + if(check_nic_enough_desc(padapter, &pmptx->attrib) == _FALSE) { + rtw_usleep_os(1000); + continue; + } +#endif + if (pxmitframe == NULL) { + if (pmptx->stop || + RTW_CANNOT_RUN(padapter)) + goto exit; + else { + rtw_usleep_os(10); + continue; + } + } + _rtw_memcpy((u8 *)(pxmitframe->buf_addr + TXDESC_OFFSET), pmptx->buf, pmptx->write_size); + _rtw_memcpy(&(pxmitframe->attrib), &(pmptx->attrib), sizeof(struct pkt_attrib)); + + + rtw_usleep_os(padapter->mppriv.pktInterval); + dump_mpframe(padapter, pxmitframe); + + pmptx->sended++; + pmp_priv->tx_pktcount++; + + if (pmptx->stop || + RTW_CANNOT_RUN(padapter)) + goto exit; + if ((pmptx->count != 0) && + (pmptx->count == pmptx->sended)) + goto exit; + + flush_signals_thread(); + } + +exit: + /* RTW_INFO("%s:pkTx Exit\n", __func__); */ + rtw_mfree(pmptx->pallocated_buf, pmptx->buf_size); + pmptx->pallocated_buf = NULL; + pmptx->stop = 1; + + thread_exit(NULL); + return 0; +} + +void fill_txdesc_for_mp(PADAPTER padapter, u8 *ptxdesc) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + _rtw_memcpy(ptxdesc, pmp_priv->tx.desc, TXDESC_SIZE); +} + +#if defined(CONFIG_RTL8188E) +void fill_tx_desc_8188e(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + struct tx_desc *desc = (struct tx_desc *)&(pmp_priv->tx.desc); + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + u32 pkt_size = pattrib->last_txcmdsz; + s32 bmcast = IS_MCAST(pattrib->ra); + /* offset 0 */ +#if !defined(CONFIG_RTL8188E_SDIO) && !defined(CONFIG_PCI_HCI) + desc->txdw0 |= cpu_to_le32(OWN | FSG | LSG); + desc->txdw0 |= cpu_to_le32(pkt_size & 0x0000FFFF); /* packet size */ + desc->txdw0 |= cpu_to_le32(((TXDESC_SIZE + OFFSET_SZ) << OFFSET_SHT) & 0x00FF0000); /* 32 bytes for TX Desc */ + if (bmcast) + desc->txdw0 |= cpu_to_le32(BMC); /* broadcast packet */ + + desc->txdw1 |= cpu_to_le32((0x01 << 26) & 0xff000000); +#endif + + desc->txdw1 |= cpu_to_le32((pattrib->mac_id) & 0x3F); /* CAM_ID(MAC_ID) */ + desc->txdw1 |= cpu_to_le32((pattrib->qsel << QSEL_SHT) & 0x00001F00); /* Queue Select, TID */ + desc->txdw1 |= cpu_to_le32((pattrib->raid << RATE_ID_SHT) & 0x000F0000); /* Rate Adaptive ID */ + /* offset 8 */ + /* desc->txdw2 |= cpu_to_le32(AGG_BK); */ /* AGG BK */ + + desc->txdw3 |= cpu_to_le32((pattrib->seqnum << 16) & 0x0fff0000); + desc->txdw4 |= cpu_to_le32(HW_SSN); + + desc->txdw4 |= cpu_to_le32(USERATE); + desc->txdw4 |= cpu_to_le32(DISDATAFB); + + if (pmp_priv->preamble) { + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_54M) + desc->txdw4 |= cpu_to_le32(DATA_SHORT); /* CCK Short Preamble */ + } + + if (pmp_priv->bandwidth == CHANNEL_WIDTH_40) + desc->txdw4 |= cpu_to_le32(DATA_BW); + + /* offset 20 */ + desc->txdw5 |= cpu_to_le32(pmp_priv->rateidx & 0x0000001F); + + if (pmp_priv->preamble) { + if (HwRateToMPTRate(pmp_priv->rateidx) > MPT_RATE_54M) + desc->txdw5 |= cpu_to_le32(SGI); /* MCS Short Guard Interval */ + } + + desc->txdw5 |= cpu_to_le32(RTY_LMT_EN); /* retry limit enable */ + desc->txdw5 |= cpu_to_le32(0x00180000); /* DATA/RTS Rate Fallback Limit */ + + +} +#endif + +#if defined(CONFIG_RTL8814A) +void fill_tx_desc_8814a(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + u8 *pDesc = (u8 *)&(pmp_priv->tx.desc); + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + + u32 pkt_size = pattrib->last_txcmdsz; + s32 bmcast = IS_MCAST(pattrib->ra); + u8 offset; + + /* SET_TX_DESC_FIRST_SEG_8814A(pDesc, 1); */ + SET_TX_DESC_LAST_SEG_8814A(pDesc, 1); + /* SET_TX_DESC_OWN_(pDesc, 1); */ + + SET_TX_DESC_PKT_SIZE_8814A(pDesc, pkt_size); + + offset = TXDESC_SIZE + OFFSET_SZ; + + SET_TX_DESC_OFFSET_8814A(pDesc, offset); +#if defined(CONFIG_PCI_HCI) + SET_TX_DESC_PKT_OFFSET_8814A(pDesc, 0); /* 8814AE pkt_offset is 0 */ +#else + SET_TX_DESC_PKT_OFFSET_8814A(pDesc, 1); +#endif + + if (bmcast) + SET_TX_DESC_BMC_8814A(pDesc, 1); + + SET_TX_DESC_MACID_8814A(pDesc, pattrib->mac_id); + SET_TX_DESC_RATE_ID_8814A(pDesc, pattrib->raid); + + /* SET_TX_DESC_RATE_ID_8812(pDesc, RATEID_IDX_G); */ + SET_TX_DESC_QUEUE_SEL_8814A(pDesc, pattrib->qsel); + /* SET_TX_DESC_QUEUE_SEL_8812(pDesc, QSLT_MGNT); */ + + if (pmp_priv->preamble) + SET_TX_DESC_DATA_SHORT_8814A(pDesc, 1); + + if (!pattrib->qos_en) { + SET_TX_DESC_HWSEQ_EN_8814A(pDesc, 1); /* Hw set sequence number */ + } else + SET_TX_DESC_SEQ_8814A(pDesc, pattrib->seqnum); + + if (pmp_priv->bandwidth <= CHANNEL_WIDTH_160) + SET_TX_DESC_DATA_BW_8814A(pDesc, pmp_priv->bandwidth); + else { + RTW_INFO("%s:Err: unknown bandwidth %d, use 20M\n", __func__, pmp_priv->bandwidth); + SET_TX_DESC_DATA_BW_8814A(pDesc, CHANNEL_WIDTH_20); + } + + SET_TX_DESC_DISABLE_FB_8814A(pDesc, 1); + SET_TX_DESC_USE_RATE_8814A(pDesc, 1); + SET_TX_DESC_TX_RATE_8814A(pDesc, pmp_priv->rateidx); + +} +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) +void fill_tx_desc_8812a(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + u8 *pDesc = (u8 *)&(pmp_priv->tx.desc); + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + + u32 pkt_size = pattrib->last_txcmdsz; + s32 bmcast = IS_MCAST(pattrib->ra); + u8 data_rate, pwr_status, offset; + + SET_TX_DESC_FIRST_SEG_8812(pDesc, 1); + SET_TX_DESC_LAST_SEG_8812(pDesc, 1); + SET_TX_DESC_OWN_8812(pDesc, 1); + + SET_TX_DESC_PKT_SIZE_8812(pDesc, pkt_size); + + offset = TXDESC_SIZE + OFFSET_SZ; + + SET_TX_DESC_OFFSET_8812(pDesc, offset); + +#if defined(CONFIG_PCI_HCI) + SET_TX_DESC_PKT_OFFSET_8812(pDesc, 0); +#else + SET_TX_DESC_PKT_OFFSET_8812(pDesc, 1); +#endif + if (bmcast) + SET_TX_DESC_BMC_8812(pDesc, 1); + + SET_TX_DESC_MACID_8812(pDesc, pattrib->mac_id); + SET_TX_DESC_RATE_ID_8812(pDesc, pattrib->raid); + + /* SET_TX_DESC_RATE_ID_8812(pDesc, RATEID_IDX_G); */ + SET_TX_DESC_QUEUE_SEL_8812(pDesc, pattrib->qsel); + /* SET_TX_DESC_QUEUE_SEL_8812(pDesc, QSLT_MGNT); */ + + if (!pattrib->qos_en) { + SET_TX_DESC_HWSEQ_EN_8812(pDesc, 1); /* Hw set sequence number */ + } else + SET_TX_DESC_SEQ_8812(pDesc, pattrib->seqnum); + + if (pmp_priv->bandwidth <= CHANNEL_WIDTH_160) + SET_TX_DESC_DATA_BW_8812(pDesc, pmp_priv->bandwidth); + else { + RTW_INFO("%s:Err: unknown bandwidth %d, use 20M\n", __func__, pmp_priv->bandwidth); + SET_TX_DESC_DATA_BW_8812(pDesc, CHANNEL_WIDTH_20); + } + + SET_TX_DESC_DISABLE_FB_8812(pDesc, 1); + SET_TX_DESC_USE_RATE_8812(pDesc, 1); + SET_TX_DESC_TX_RATE_8812(pDesc, pmp_priv->rateidx); + +} +#endif +#if defined(CONFIG_RTL8192E) +void fill_tx_desc_8192e(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + u8 *pDesc = (u8 *)&(pmp_priv->tx.desc); + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + + u32 pkt_size = pattrib->last_txcmdsz; + s32 bmcast = IS_MCAST(pattrib->ra); + u8 data_rate, pwr_status, offset; + + + SET_TX_DESC_PKT_SIZE_92E(pDesc, pkt_size); + + offset = TXDESC_SIZE + OFFSET_SZ; + + SET_TX_DESC_OFFSET_92E(pDesc, offset); +#if defined(CONFIG_PCI_HCI) /* 8192EE */ + + SET_TX_DESC_PKT_OFFSET_92E(pDesc, 0); /* 8192EE pkt_offset is 0 */ +#else /* 8192EU 8192ES */ + SET_TX_DESC_PKT_OFFSET_92E(pDesc, 1); +#endif + + if (bmcast) + SET_TX_DESC_BMC_92E(pDesc, 1); + + SET_TX_DESC_MACID_92E(pDesc, pattrib->mac_id); + SET_TX_DESC_RATE_ID_92E(pDesc, pattrib->raid); + + + SET_TX_DESC_QUEUE_SEL_92E(pDesc, pattrib->qsel); + /* SET_TX_DESC_QUEUE_SEL_8812(pDesc, QSLT_MGNT); */ + + if (!pattrib->qos_en) { + SET_TX_DESC_EN_HWSEQ_92E(pDesc, 1);/* Hw set sequence number */ + SET_TX_DESC_HWSEQ_SEL_92E(pDesc, pattrib->hw_ssn_sel); + } else + SET_TX_DESC_SEQ_92E(pDesc, pattrib->seqnum); + + if ((pmp_priv->bandwidth == CHANNEL_WIDTH_20) || (pmp_priv->bandwidth == CHANNEL_WIDTH_40)) + SET_TX_DESC_DATA_BW_92E(pDesc, pmp_priv->bandwidth); + else { + RTW_INFO("%s:Err: unknown bandwidth %d, use 20M\n", __func__, pmp_priv->bandwidth); + SET_TX_DESC_DATA_BW_92E(pDesc, CHANNEL_WIDTH_20); + } + + /* SET_TX_DESC_DATA_SC_92E(pDesc, SCMapping_92E(padapter,pattrib)); */ + + SET_TX_DESC_DISABLE_FB_92E(pDesc, 1); + SET_TX_DESC_USE_RATE_92E(pDesc, 1); + SET_TX_DESC_TX_RATE_92E(pDesc, pmp_priv->rateidx); + +} +#endif + +#if defined(CONFIG_RTL8723B) +void fill_tx_desc_8723b(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + u8 *ptxdesc = pmp_priv->tx.desc; + + SET_TX_DESC_AGG_BREAK_8723B(ptxdesc, 1); + SET_TX_DESC_MACID_8723B(ptxdesc, pattrib->mac_id); + SET_TX_DESC_QUEUE_SEL_8723B(ptxdesc, pattrib->qsel); + + SET_TX_DESC_RATE_ID_8723B(ptxdesc, pattrib->raid); + SET_TX_DESC_SEQ_8723B(ptxdesc, pattrib->seqnum); + SET_TX_DESC_HWSEQ_EN_8723B(ptxdesc, 1); + SET_TX_DESC_USE_RATE_8723B(ptxdesc, 1); + SET_TX_DESC_DISABLE_FB_8723B(ptxdesc, 1); + + if (pmp_priv->preamble) { + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_54M) + SET_TX_DESC_DATA_SHORT_8723B(ptxdesc, 1); + } + + if (pmp_priv->bandwidth == CHANNEL_WIDTH_40) + SET_TX_DESC_DATA_BW_8723B(ptxdesc, 1); + + SET_TX_DESC_TX_RATE_8723B(ptxdesc, pmp_priv->rateidx); + + SET_TX_DESC_DATA_RATE_FB_LIMIT_8723B(ptxdesc, 0x1F); + SET_TX_DESC_RTS_RATE_FB_LIMIT_8723B(ptxdesc, 0xF); +} +#endif + +#if defined(CONFIG_RTL8703B) +void fill_tx_desc_8703b(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + u8 *ptxdesc = pmp_priv->tx.desc; + + SET_TX_DESC_AGG_BREAK_8703B(ptxdesc, 1); + SET_TX_DESC_MACID_8703B(ptxdesc, pattrib->mac_id); + SET_TX_DESC_QUEUE_SEL_8703B(ptxdesc, pattrib->qsel); + + SET_TX_DESC_RATE_ID_8703B(ptxdesc, pattrib->raid); + SET_TX_DESC_SEQ_8703B(ptxdesc, pattrib->seqnum); + SET_TX_DESC_HWSEQ_EN_8703B(ptxdesc, 1); + SET_TX_DESC_USE_RATE_8703B(ptxdesc, 1); + SET_TX_DESC_DISABLE_FB_8703B(ptxdesc, 1); + + if (pmp_priv->preamble) { + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_54M) + SET_TX_DESC_DATA_SHORT_8703B(ptxdesc, 1); + } + + if (pmp_priv->bandwidth == CHANNEL_WIDTH_40) + SET_TX_DESC_DATA_BW_8703B(ptxdesc, 1); + + SET_TX_DESC_TX_RATE_8703B(ptxdesc, pmp_priv->rateidx); + + SET_TX_DESC_DATA_RATE_FB_LIMIT_8703B(ptxdesc, 0x1F); + SET_TX_DESC_RTS_RATE_FB_LIMIT_8703B(ptxdesc, 0xF); +} +#endif + +#if defined(CONFIG_RTL8188F) +void fill_tx_desc_8188f(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + u8 *ptxdesc = pmp_priv->tx.desc; + + SET_TX_DESC_AGG_BREAK_8188F(ptxdesc, 1); + SET_TX_DESC_MACID_8188F(ptxdesc, pattrib->mac_id); + SET_TX_DESC_QUEUE_SEL_8188F(ptxdesc, pattrib->qsel); + + SET_TX_DESC_RATE_ID_8188F(ptxdesc, pattrib->raid); + SET_TX_DESC_SEQ_8188F(ptxdesc, pattrib->seqnum); + SET_TX_DESC_HWSEQ_EN_8188F(ptxdesc, 1); + SET_TX_DESC_USE_RATE_8188F(ptxdesc, 1); + SET_TX_DESC_DISABLE_FB_8188F(ptxdesc, 1); + + if (pmp_priv->preamble) + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_54M) + SET_TX_DESC_DATA_SHORT_8188F(ptxdesc, 1); + + if (pmp_priv->bandwidth == CHANNEL_WIDTH_40) + SET_TX_DESC_DATA_BW_8188F(ptxdesc, 1); + + SET_TX_DESC_TX_RATE_8188F(ptxdesc, pmp_priv->rateidx); + + SET_TX_DESC_DATA_RATE_FB_LIMIT_8188F(ptxdesc, 0x1F); + SET_TX_DESC_RTS_RATE_FB_LIMIT_8188F(ptxdesc, 0xF); +} +#endif + +#if defined(CONFIG_RTL8188GTV) +void fill_tx_desc_8188gtv(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + u8 *ptxdesc = pmp_priv->tx.desc; + + SET_TX_DESC_AGG_BREAK_8188GTV(ptxdesc, 1); + SET_TX_DESC_MACID_8188GTV(ptxdesc, pattrib->mac_id); + SET_TX_DESC_QUEUE_SEL_8188GTV(ptxdesc, pattrib->qsel); + + SET_TX_DESC_RATE_ID_8188GTV(ptxdesc, pattrib->raid); + SET_TX_DESC_SEQ_8188GTV(ptxdesc, pattrib->seqnum); + SET_TX_DESC_HWSEQ_EN_8188GTV(ptxdesc, 1); + SET_TX_DESC_USE_RATE_8188GTV(ptxdesc, 1); + SET_TX_DESC_DISABLE_FB_8188GTV(ptxdesc, 1); + + if (pmp_priv->preamble) + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_54M) + SET_TX_DESC_DATA_SHORT_8188GTV(ptxdesc, 1); + + if (pmp_priv->bandwidth == CHANNEL_WIDTH_40) + SET_TX_DESC_DATA_BW_8188GTV(ptxdesc, 1); + + SET_TX_DESC_TX_RATE_8188GTV(ptxdesc, pmp_priv->rateidx); + + SET_TX_DESC_DATA_RATE_FB_LIMIT_8188GTV(ptxdesc, 0x1F); + SET_TX_DESC_RTS_RATE_FB_LIMIT_8188GTV(ptxdesc, 0xF); +} +#endif + +#if defined(CONFIG_RTL8723D) +void fill_tx_desc_8723d(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + u8 *ptxdesc = pmp_priv->tx.desc; + + SET_TX_DESC_BK_8723D(ptxdesc, 1); + SET_TX_DESC_MACID_8723D(ptxdesc, pattrib->mac_id); + SET_TX_DESC_QUEUE_SEL_8723D(ptxdesc, pattrib->qsel); + + SET_TX_DESC_RATE_ID_8723D(ptxdesc, pattrib->raid); + SET_TX_DESC_SEQ_8723D(ptxdesc, pattrib->seqnum); + SET_TX_DESC_HWSEQ_EN_8723D(ptxdesc, 1); + SET_TX_DESC_USE_RATE_8723D(ptxdesc, 1); + SET_TX_DESC_DISABLE_FB_8723D(ptxdesc, 1); + + if (pmp_priv->preamble) { + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_54M) + SET_TX_DESC_DATA_SHORT_8723D(ptxdesc, 1); + } + + if (pmp_priv->bandwidth == CHANNEL_WIDTH_40) + SET_TX_DESC_DATA_BW_8723D(ptxdesc, 1); + + SET_TX_DESC_TX_RATE_8723D(ptxdesc, pmp_priv->rateidx); + + SET_TX_DESC_DATA_RATE_FB_LIMIT_8723D(ptxdesc, 0x1F); + SET_TX_DESC_RTS_RATE_FB_LIMIT_8723D(ptxdesc, 0xF); +} +#endif + +#if defined(CONFIG_RTL8710B) +void fill_tx_desc_8710b(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + u8 *ptxdesc = pmp_priv->tx.desc; + + SET_TX_DESC_BK_8710B(ptxdesc, 1); + SET_TX_DESC_MACID_8710B(ptxdesc, pattrib->mac_id); + SET_TX_DESC_QUEUE_SEL_8710B(ptxdesc, pattrib->qsel); + + SET_TX_DESC_RATE_ID_8710B(ptxdesc, pattrib->raid); + SET_TX_DESC_SEQ_8710B(ptxdesc, pattrib->seqnum); + SET_TX_DESC_HWSEQ_EN_8710B(ptxdesc, 1); + SET_TX_DESC_USE_RATE_8710B(ptxdesc, 1); + SET_TX_DESC_DISABLE_FB_8710B(ptxdesc, 1); + + if (pmp_priv->preamble) { + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_54M) + SET_TX_DESC_DATA_SHORT_8710B(ptxdesc, 1); + } + + if (pmp_priv->bandwidth == CHANNEL_WIDTH_40) + SET_TX_DESC_DATA_BW_8710B(ptxdesc, 1); + + SET_TX_DESC_TX_RATE_8710B(ptxdesc, pmp_priv->rateidx); + + SET_TX_DESC_DATA_RATE_FB_LIMIT_8710B(ptxdesc, 0x1F); + SET_TX_DESC_RTS_RATE_FB_LIMIT_8710B(ptxdesc, 0xF); +} +#endif + +#if defined(CONFIG_RTL8192F) +void fill_tx_desc_8192f(PADAPTER padapter) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + struct pkt_attrib *pattrib = &(pmp_priv->tx.attrib); + u8 *ptxdesc = pmp_priv->tx.desc; + + SET_TX_DESC_BK_8192F(ptxdesc, 1); + SET_TX_DESC_MACID_8192F(ptxdesc, pattrib->mac_id); + SET_TX_DESC_QUEUE_SEL_8192F(ptxdesc, pattrib->qsel); + + SET_TX_DESC_RATE_ID_8192F(ptxdesc, pattrib->raid); + SET_TX_DESC_SEQ_8192F(ptxdesc, pattrib->seqnum); + SET_TX_DESC_HWSEQ_EN_8192F(ptxdesc, 1); + SET_TX_DESC_USE_RATE_8192F(ptxdesc, 1); + SET_TX_DESC_DISABLE_FB_8192F(ptxdesc, 1); + + if (pmp_priv->preamble) { + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_54M) + SET_TX_DESC_DATA_SHORT_8192F(ptxdesc, 1); + } + + if (pmp_priv->bandwidth == CHANNEL_WIDTH_40) + SET_TX_DESC_DATA_BW_8192F(ptxdesc, 1); + + SET_TX_DESC_TX_RATE_8192F(ptxdesc, pmp_priv->rateidx); + + SET_TX_DESC_DATA_RATE_FB_LIMIT_8192F(ptxdesc, 0x1F); + SET_TX_DESC_RTS_RATE_FB_LIMIT_8192F(ptxdesc, 0xF); +} + +#endif +static void Rtw_MPSetMacTxEDCA(PADAPTER padapter) +{ + + rtw_write32(padapter, 0x508 , 0x00a422); /* Disable EDCA BE Txop for MP pkt tx adjust Packet interval */ + /* RTW_INFO("%s:write 0x508~~~~~~ 0x%x\n", __func__,rtw_read32(padapter, 0x508)); */ + phy_set_mac_reg(padapter, 0x458 , bMaskDWord , 0x0); + /*RTW_INFO("%s()!!!!! 0x460 = 0x%x\n" ,__func__, phy_query_bb_reg(padapter, 0x460, bMaskDWord));*/ + phy_set_mac_reg(padapter, 0x460 , bMaskLWord , 0x0); /* fast EDCA queue packet interval & time out value*/ + /*phy_set_mac_reg(padapter, ODM_EDCA_VO_PARAM ,bMaskLWord , 0x431C);*/ + /*phy_set_mac_reg(padapter, ODM_EDCA_BE_PARAM ,bMaskLWord , 0x431C);*/ + /*phy_set_mac_reg(padapter, ODM_EDCA_BK_PARAM ,bMaskLWord , 0x431C);*/ + RTW_INFO("%s()!!!!! 0x460 = 0x%x\n" , __func__, phy_query_bb_reg(padapter, 0x460, bMaskDWord)); + +} + +void SetPacketTx(PADAPTER padapter) +{ + u8 *ptr, *pkt_start, *pkt_end; + u32 pkt_size = 0, i = 0, idx = 0, tmp_idx = 0; + struct rtw_ieee80211_hdr *hdr; + u8 payload; + s32 bmcast; + struct pkt_attrib *pattrib; + struct mp_priv *pmp_priv; + + pmp_priv = &padapter->mppriv; + + if (pmp_priv->tx.stop) + return; + pmp_priv->tx.sended = 0; + pmp_priv->tx.stop = 0; + pmp_priv->tx_pktcount = 0; + + /* 3 1. update_attrib() */ + pattrib = &pmp_priv->tx.attrib; + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + _rtw_memcpy(pattrib->ra, pattrib->dst, ETH_ALEN); + bmcast = IS_MCAST(pattrib->ra); + if (bmcast) + pattrib->psta = rtw_get_bcmc_stainfo(padapter); + else + pattrib->psta = rtw_get_stainfo(&padapter->stapriv, get_bssid(&padapter->mlmepriv)); + + if (pattrib->psta == NULL) { + RTW_INFO("%s:psta = NULL !!\n", __func__); + return; + } + + pattrib->mac_id = pattrib->psta->cmn.mac_id; + pattrib->mbssid = 0; + + pattrib->last_txcmdsz = pattrib->hdrlen + pattrib->pktlen; + + /* 3 2. allocate xmit buffer */ + pkt_size = pattrib->last_txcmdsz; + + if (pmp_priv->tx.pallocated_buf) + rtw_mfree(pmp_priv->tx.pallocated_buf, pmp_priv->tx.buf_size); + pmp_priv->tx.write_size = pkt_size; + pmp_priv->tx.buf_size = pkt_size + XMITBUF_ALIGN_SZ; + pmp_priv->tx.pallocated_buf = rtw_zmalloc(pmp_priv->tx.buf_size); + if (pmp_priv->tx.pallocated_buf == NULL) { + RTW_INFO("%s: malloc(%d) fail!!\n", __func__, pmp_priv->tx.buf_size); + return; + } + pmp_priv->tx.buf = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(pmp_priv->tx.pallocated_buf), XMITBUF_ALIGN_SZ); + ptr = pmp_priv->tx.buf; + + _rtw_memset(pmp_priv->tx.desc, 0, TXDESC_SIZE); + pkt_start = ptr; + pkt_end = pkt_start + pkt_size; + + /* 3 3. init TX descriptor */ +#if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(padapter)) + fill_tx_desc_8188e(padapter); +#endif + +#if defined(CONFIG_RTL8814A) + if (IS_HARDWARE_TYPE_8814A(padapter)) + fill_tx_desc_8814a(padapter); +#endif /* defined(CONFIG_RTL8814A) */ + +#if defined(CONFIG_RTL8822B) + if (IS_HARDWARE_TYPE_8822B(padapter)) + rtl8822b_prepare_mp_txdesc(padapter, pmp_priv); +#endif /* CONFIG_RTL8822B */ + +#if defined(CONFIG_RTL8822C) + if (IS_HARDWARE_TYPE_8822C(padapter)) + rtl8822c_prepare_mp_txdesc(padapter, pmp_priv); +#endif /* CONFIG_RTL8822C */ + +#if defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_8821C(padapter)) + rtl8821c_prepare_mp_txdesc(padapter, pmp_priv); +#endif /* CONFIG_RTL8821C */ + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_8812(padapter) || IS_HARDWARE_TYPE_8821(padapter)) + fill_tx_desc_8812a(padapter); +#endif + +#if defined(CONFIG_RTL8192E) + if (IS_HARDWARE_TYPE_8192E(padapter)) + fill_tx_desc_8192e(padapter); +#endif +#if defined(CONFIG_RTL8723B) + if (IS_HARDWARE_TYPE_8723B(padapter)) + fill_tx_desc_8723b(padapter); +#endif +#if defined(CONFIG_RTL8703B) + if (IS_HARDWARE_TYPE_8703B(padapter)) + fill_tx_desc_8703b(padapter); +#endif + +#if defined(CONFIG_RTL8188F) + if (IS_HARDWARE_TYPE_8188F(padapter)) + fill_tx_desc_8188f(padapter); +#endif + +#if defined(CONFIG_RTL8188GTV) + if (IS_HARDWARE_TYPE_8188GTV(padapter)) + fill_tx_desc_8188gtv(padapter); +#endif + +#if defined(CONFIG_RTL8723D) + if (IS_HARDWARE_TYPE_8723D(padapter)) + fill_tx_desc_8723d(padapter); +#endif +#if defined(CONFIG_RTL8192F) + if (IS_HARDWARE_TYPE_8192F(padapter)) + fill_tx_desc_8192f(padapter); +#endif + +#if defined(CONFIG_RTL8710B) + if (IS_HARDWARE_TYPE_8710B(padapter)) + fill_tx_desc_8710b(padapter); +#endif + +#if defined(CONFIG_RTL8814B) + if (IS_HARDWARE_TYPE_8814B(padapter)) + rtl8814b_prepare_mp_txdesc(padapter, pmp_priv); +#endif /* CONFIG_RTL8814B */ + +#if defined(CONFIG_RTL8723F) + if (IS_HARDWARE_TYPE_8723F(padapter)) + rtl8723f_prepare_mp_txdesc(padapter, pmp_priv); +#endif /* CONFIG_RTL8723F */ + + /* 3 4. make wlan header, make_wlanhdr() */ + hdr = (struct rtw_ieee80211_hdr *)pkt_start; + set_frame_sub_type(&hdr->frame_ctl, pattrib->subtype); + + _rtw_memcpy(hdr->addr1, pattrib->dst, ETH_ALEN); /* DA */ + _rtw_memcpy(hdr->addr2, pattrib->src, ETH_ALEN); /* SA */ + _rtw_memcpy(hdr->addr3, get_bssid(&padapter->mlmepriv), ETH_ALEN); /* RA, BSSID */ + + /* 3 5. make payload */ + ptr = pkt_start + pattrib->hdrlen; + + if (pmp_priv->mplink_btx == _TRUE) { + _rtw_memcpy(ptr, pmp_priv->mplink_buf, pkt_end - ptr); + } else { + switch (pmp_priv->tx.payload) { + case MP_TX_Payload_00: + RTW_INFO("MP packet tx 0x00 payload!\n"); + payload = 0x00; + _rtw_memset(ptr, 0x00, pkt_end - ptr); + break; + case MP_TX_Payload_5a: + RTW_INFO("MP packet tx 0x5a payload!\n"); + payload = 0x5a; + _rtw_memset(ptr, 0x5a, pkt_end - ptr); + break; + case MP_TX_Payload_a5: + RTW_INFO("MP packet tx 0xa5 payload!\n"); + payload = 0xa5; + _rtw_memset(ptr, 0xa5, pkt_end - ptr); + break; + case MP_TX_Payload_ff: + RTW_INFO("MP packet tx 0xff payload!\n"); + payload = 0xff; + _rtw_memset(ptr, 0xff, pkt_end - ptr); + break; + case MP_TX_Payload_prbs9: + RTW_INFO("MP packet tx PRBS9 payload!\n"); + while (idx <= pkt_end - ptr) { + int start = 0x02; + int a = start; + + for (i = 0;; i++) { + int newbit = (((a >> 8) ^ (a >> 4)) & 1); + a = ((a << 1) | newbit) & 0x1ff; + RTW_DBG("%x ", a); + ptr[idx + i] = a; + + if (a == start) { + RTW_INFO("payload repetition period is %d , end %d\n", i , idx); + tmp_idx += i; + break; + } + if (idx + i >= (pkt_end - ptr)) { + tmp_idx += (idx + i); + RTW_INFO(" repetition period payload end curr ptr %d\n", idx + i); + break; + } + } + idx = tmp_idx; + } + break; + case MP_TX_Payload_default_random: + RTW_INFO("MP packet tx default random payload!\n"); + for (i = 0; i < pkt_end - ptr; i++) + ptr[i] = rtw_random32() % 0xFF; + break; + default: + RTW_INFO("Config payload type default use 0x%x\n!", pmp_priv->tx.payload); + _rtw_memset(ptr, pmp_priv->tx.payload, pkt_end - ptr); + break; + } + } + /* 3 6. start thread */ +#ifdef PLATFORM_LINUX + pmp_priv->tx.PktTxThread = kthread_run(mp_xmit_packet_thread, pmp_priv, "RTW_MP_THREAD"); + if (IS_ERR(pmp_priv->tx.PktTxThread)) { + RTW_ERR("Create PktTx Thread Fail !!!!!\n"); + pmp_priv->tx.PktTxThread = NULL; + } +#endif +#ifdef PLATFORM_FREEBSD + { + struct proc *p; + struct thread *td; + pmp_priv->tx.PktTxThread = kproc_kthread_add(mp_xmit_packet_thread, pmp_priv, + &p, &td, RFHIGHPID, 0, "MPXmitThread", "MPXmitThread"); + + if (pmp_priv->tx.PktTxThread < 0) + RTW_INFO("Create PktTx Thread Fail !!!!!\n"); + } +#endif + + Rtw_MPSetMacTxEDCA(padapter); + return; +} + +void SetPacketRx(PADAPTER pAdapter, u8 bStartRx, u8 bAB) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + struct mp_priv *pmppriv = &pAdapter->mppriv; + + + if (bStartRx) { +#ifdef CONFIG_RTL8723B + phy_set_mac_reg(pAdapter, 0xe70, BIT23 | BIT22, 0x3); /* Power on adc (in RX_WAIT_CCA state) */ + write_bbreg(pAdapter, 0xa01, BIT0, bDisable);/* improve Rx performance by jerry */ +#endif + pHalData->ReceiveConfig = RCR_AAP | RCR_APM | RCR_AM | RCR_AMF | RCR_HTC_LOC_CTRL; + pHalData->ReceiveConfig |= RCR_ACRC32; + pHalData->ReceiveConfig |= RCR_APP_PHYST_RXFF | RCR_APP_ICV | RCR_APP_MIC; + + if (pmppriv->bSetRxBssid == _TRUE) { + RTW_INFO("%s: pmppriv->network_macaddr=" MAC_FMT "\n", __func__, + MAC_ARG(pmppriv->network_macaddr)); + pHalData->ReceiveConfig = 0; + pHalData->ReceiveConfig |= RCR_CBSSID_DATA | RCR_CBSSID_BCN |RCR_APM | RCR_AM | RCR_AB |RCR_AMF; + pHalData->ReceiveConfig |= RCR_APP_PHYST_RXFF; + +#if defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) +/* todo: 8723F */ + write_bbreg(pAdapter, 0x550, BIT3, bEnable); +#endif + rtw_write16(pAdapter, REG_RXFLTMAP0, 0xFFEF); /* REG_RXFLTMAP0 (RX Filter Map Group 0) */ + pmppriv->brx_filter_beacon = _TRUE; + + } else { + pHalData->ReceiveConfig |= RCR_ADF; + /* Accept all data frames */ + rtw_write16(pAdapter, REG_RXFLTMAP2, 0xFFFF); + } + + if (bAB) + pHalData->ReceiveConfig |= RCR_AB; + } else { +#ifdef CONFIG_RTL8723B + phy_set_mac_reg(pAdapter, 0xe70, BIT23 | BIT22, 0x00); /* Power off adc (in RX_WAIT_CCA state)*/ + write_bbreg(pAdapter, 0xa01, BIT0, bEnable);/* improve Rx performance by jerry */ +#endif + pHalData->ReceiveConfig = 0; + rtw_write16(pAdapter, REG_RXFLTMAP0, 0xFFFF); /* REG_RXFLTMAP0 (RX Filter Map Group 0) */ + } + + rtw_write32(pAdapter, REG_RCR, pHalData->ReceiveConfig); +} + +void ResetPhyRxPktCount(PADAPTER pAdapter) +{ + u32 i, phyrx_set = 0; + + for (i = 0; i <= 0xF; i++) { + phyrx_set = 0; + phyrx_set |= _RXERR_RPT_SEL(i); /* select */ + phyrx_set |= RXERR_RPT_RST; /* set counter to zero */ + rtw_write32(pAdapter, REG_RXERR_RPT, phyrx_set); + } +} + +static u32 GetPhyRxPktCounts(PADAPTER pAdapter, u32 selbit) +{ + /* selection */ + u32 phyrx_set = 0, count = 0; + + phyrx_set = _RXERR_RPT_SEL(selbit & 0xF); + rtw_write32(pAdapter, REG_RXERR_RPT, phyrx_set); + + /* Read packet count */ + count = rtw_read32(pAdapter, REG_RXERR_RPT) & RXERR_COUNTER_MASK; + + return count; +} + +u32 GetPhyRxPktReceived(PADAPTER pAdapter) +{ + u32 OFDM_cnt = 0, CCK_cnt = 0, HT_cnt = 0; + + OFDM_cnt = GetPhyRxPktCounts(pAdapter, RXERR_TYPE_OFDM_MPDU_OK); + CCK_cnt = GetPhyRxPktCounts(pAdapter, RXERR_TYPE_CCK_MPDU_OK); + HT_cnt = GetPhyRxPktCounts(pAdapter, RXERR_TYPE_HT_MPDU_OK); + + return OFDM_cnt + CCK_cnt + HT_cnt; +} + +u32 GetPhyRxPktCRC32Error(PADAPTER pAdapter) +{ + u32 OFDM_cnt = 0, CCK_cnt = 0, HT_cnt = 0; + + OFDM_cnt = GetPhyRxPktCounts(pAdapter, RXERR_TYPE_OFDM_MPDU_FAIL); + CCK_cnt = GetPhyRxPktCounts(pAdapter, RXERR_TYPE_CCK_MPDU_FAIL); + HT_cnt = GetPhyRxPktCounts(pAdapter, RXERR_TYPE_HT_MPDU_FAIL); + + return OFDM_cnt + CCK_cnt + HT_cnt; +} + +struct psd_init_regs { + /* 3 wire */ + int reg_88c; + int reg_c00; + int reg_e00; + int reg_1800; + int reg_1a00; + /* cck */ + int reg_800; + int reg_808; +}; + +static int rtw_mp_psd_init(PADAPTER padapter, struct psd_init_regs *regs) +{ + HAL_DATA_TYPE *phal_data = GET_HAL_DATA(padapter); + + switch (phal_data->rf_type) { + /* 1R */ + case RF_1T1R: + if (hal_chk_proto_cap(padapter, PROTO_CAP_11AC)) { + /* 11AC 1R PSD Setting 3wire & cck off */ + regs->reg_c00 = rtw_read32(padapter, 0xC00); + phy_set_bb_reg(padapter, 0xC00, 0x3, 0x00); + regs->reg_808 = rtw_read32(padapter, 0x808); + phy_set_bb_reg(padapter, 0x808, 0x10000000, 0x0); + } else { + /* 11N 3-wire off 1 */ + regs->reg_88c = rtw_read32(padapter, 0x88C); + phy_set_bb_reg(padapter, 0x88C, 0x300000, 0x3); + /* 11N CCK off */ + regs->reg_800 = rtw_read32(padapter, 0x800); + phy_set_bb_reg(padapter, 0x800, 0x1000000, 0x0); + } + break; + + /* 2R */ + case RF_1T2R: + case RF_2T2R: + if (hal_chk_proto_cap(padapter, PROTO_CAP_11AC)) { + /* 11AC 2R PSD Setting 3wire & cck off */ + regs->reg_c00 = rtw_read32(padapter, 0xC00); + regs->reg_e00 = rtw_read32(padapter, 0xE00); + phy_set_bb_reg(padapter, 0xC00, 0x3, 0x00); + phy_set_bb_reg(padapter, 0xE00, 0x3, 0x00); + regs->reg_808 = rtw_read32(padapter, 0x808); + phy_set_bb_reg(padapter, 0x808, 0x10000000, 0x0); + } else { + /* 11N 3-wire off 2 */ + regs->reg_88c = rtw_read32(padapter, 0x88C); + phy_set_bb_reg(padapter, 0x88C, 0xF00000, 0xF); + /* 11N CCK off */ + regs->reg_800 = rtw_read32(padapter, 0x800); + phy_set_bb_reg(padapter, 0x800, 0x1000000, 0x0); + } + break; + + /* 3R */ + case RF_2T3R: + case RF_3T3R: + if (hal_chk_proto_cap(padapter, PROTO_CAP_11AC)) { + /* 11AC 3R PSD Setting 3wire & cck off */ + regs->reg_c00 = rtw_read32(padapter, 0xC00); + regs->reg_e00 = rtw_read32(padapter, 0xE00); + regs->reg_1800 = rtw_read32(padapter, 0x1800); + phy_set_bb_reg(padapter, 0xC00, 0x3, 0x00); + phy_set_bb_reg(padapter, 0xE00, 0x3, 0x00); + phy_set_bb_reg(padapter, 0x1800, 0x3, 0x00); + regs->reg_808 = rtw_read32(padapter, 0x808); + phy_set_bb_reg(padapter, 0x808, 0x10000000, 0x0); + } else { + RTW_ERR("%s: 11n don't support 3R\n", __func__); + return -1; + } + break; + + /* 4R */ + case RF_2T4R: + case RF_3T4R: + case RF_4T4R: + if (hal_chk_proto_cap(padapter, PROTO_CAP_11AC)) { + /* 11AC 4R PSD Setting 3wire & cck off */ + regs->reg_c00 = rtw_read32(padapter, 0xC00); + regs->reg_e00 = rtw_read32(padapter, 0xE00); + regs->reg_1800 = rtw_read32(padapter, 0x1800); + regs->reg_1a00 = rtw_read32(padapter, 0x1A00); + phy_set_bb_reg(padapter, 0xC00, 0x3, 0x00); + phy_set_bb_reg(padapter, 0xE00, 0x3, 0x00); + phy_set_bb_reg(padapter, 0x1800, 0x3, 0x00); + phy_set_bb_reg(padapter, 0x1A00, 0x3, 0x00); + regs->reg_808 = rtw_read32(padapter, 0x808); + phy_set_bb_reg(padapter, 0x808, 0x10000000, 0x0); + } else { + RTW_ERR("%s: 11n don't support 4R\n", __func__); + return -1; + } + break; + + default: + RTW_ERR("%s: unknown %d rf type\n", __func__, phal_data->rf_type); + return -1; + } + + /* Set PSD points, 0=128, 1=256, 2=512, 3=1024 */ + if (hal_chk_proto_cap(padapter, PROTO_CAP_11AC)) + phy_set_bb_reg(padapter, 0x910, 0xC000, 3); + else + phy_set_bb_reg(padapter, 0x808, 0xC000, 3); + + RTW_INFO("%s: set %d rf type done\n", __func__, phal_data->rf_type); + return 0; +} + +static int rtw_mp_psd_close(PADAPTER padapter, struct psd_init_regs *regs) +{ + HAL_DATA_TYPE *phal_data = GET_HAL_DATA(padapter); + + + if (!hal_chk_proto_cap(padapter, PROTO_CAP_11AC)) { + /* 11n 3wire restore */ + rtw_write32(padapter, 0x88C, regs->reg_88c); + /* 11n cck restore */ + rtw_write32(padapter, 0x800, regs->reg_800); + RTW_INFO("%s: restore %d rf type\n", __func__, phal_data->rf_type); + return 0; + } + + /* 11ac 3wire restore */ + switch (phal_data->rf_type) { + case RF_1T1R: + rtw_write32(padapter, 0xC00, regs->reg_c00); + break; + case RF_1T2R: + case RF_2T2R: + rtw_write32(padapter, 0xC00, regs->reg_c00); + rtw_write32(padapter, 0xE00, regs->reg_e00); + break; + case RF_2T3R: + case RF_3T3R: + rtw_write32(padapter, 0xC00, regs->reg_c00); + rtw_write32(padapter, 0xE00, regs->reg_e00); + rtw_write32(padapter, 0x1800, regs->reg_1800); + break; + case RF_2T4R: + case RF_3T4R: + case RF_4T4R: + rtw_write32(padapter, 0xC00, regs->reg_c00); + rtw_write32(padapter, 0xE00, regs->reg_e00); + rtw_write32(padapter, 0x1800, regs->reg_1800); + rtw_write32(padapter, 0x1A00, regs->reg_1a00); + break; + default: + RTW_WARN("%s: unknown %d rf type\n", __func__, phal_data->rf_type); + break; + } + + /* 11ac cck restore */ + rtw_write32(padapter, 0x808, regs->reg_808); + RTW_INFO("%s: restore %d rf type done\n", __func__, phal_data->rf_type); + return 0; +} + +/* reg 0x808[9:0]: FFT data x + * reg 0x808[22]: 0 --> 1 to get 1 FFT data y + * reg 0x8B4[15:0]: FFT data y report */ +static u32 rtw_GetPSDData(PADAPTER pAdapter, u32 point) +{ + u32 psd_val = 0; + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8814A) \ + || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) + + u16 psd_reg = 0x910; + u16 psd_regL = 0xF44; +#else + u16 psd_reg = 0x808; + u16 psd_regL = 0x8B4; +#endif + + psd_val = rtw_read32(pAdapter, psd_reg); + + psd_val &= 0xFFBFFC00; + psd_val |= point; + + rtw_write32(pAdapter, psd_reg, psd_val); + rtw_mdelay_os(1); + psd_val |= 0x00400000; + + rtw_write32(pAdapter, psd_reg, psd_val); + rtw_mdelay_os(1); + + psd_val = rtw_read32(pAdapter, psd_regL); +#if defined(CONFIG_RTL8821C) + psd_val = (psd_val & 0x00FFFFFF) / 32; +#else + psd_val &= 0x0000FFFF; +#endif + + return psd_val; +} + +/* + * pts start_point_min stop_point_max + * 128 64 64 + 128 = 192 + * 256 128 128 + 256 = 384 + * 512 256 256 + 512 = 768 + * 1024 512 512 + 1024 = 1536 + * + */ +u32 mp_query_psd(PADAPTER pAdapter, u8 *data) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + struct dm_struct *p_dm = adapter_to_phydm(pAdapter); + + u32 i, psd_pts = 0, psd_start = 0, psd_stop = 0; + u32 psd_data = 0; + struct psd_init_regs regs = {}; + int psd_analysis = 0; + char *pdata = NULL; + + +#ifdef PLATFORM_LINUX + if (!netif_running(pAdapter->pnetdev)) { + return 0; + } +#endif + + if (check_fwstate(&pAdapter->mlmepriv, WIFI_MP_STATE) == _FALSE) { + return 0; + } + + if (strlen(data) == 0) { /* default value */ + psd_pts = 128; + psd_start = 64; + psd_stop = 128; + } else if (strncmp(data, "analysis,", 9) == 0) { + if (rtw_mp_psd_init(pAdapter, ®s) != 0) + return 0; + psd_analysis = 1; + sscanf(data + 9, "pts=%d,start=%d,stop=%d", &psd_pts, &psd_start, &psd_stop); + } else + sscanf(data, "pts=%d,start=%d,stop=%d", &psd_pts, &psd_start, &psd_stop); + + data[0] = '\0'; + pdata = data; + + if (psd_stop > 1792 || psd_stop < 1) { + rtw_warn_on(1); + psd_stop = 1792; + } + + if (IS_HARDWARE_TYPE_8822C(pAdapter) || IS_HARDWARE_TYPE_8723F(pAdapter)) { + u32 *psdbuf = rtw_zmalloc(sizeof(u32)*256); + + if (psdbuf == NULL) { + RTW_INFO("%s: psd buf malloc fail!!\n", __func__); + return 0; + } + + halrf_cmn_info_set(p_dm, HALRF_CMNINFO_MP_PSD_POINT, psd_pts); + halrf_cmn_info_set(p_dm, HALRF_CMNINFO_MP_PSD_START_POINT, psd_start); + halrf_cmn_info_set(p_dm, HALRF_CMNINFO_MP_PSD_STOP_POINT, psd_stop); + halrf_cmn_info_set(p_dm, HALRF_CMNINFO_MP_PSD_AVERAGE, 0x20000); + + halrf_psd_init(p_dm); +#ifdef CONFIG_LONG_DELAY_ISSUE + rtw_msleep_os(100); +#else + rtw_mdelay_os(10); +#endif + halrf_psd_query(p_dm, psdbuf, 256); + + i = 0; + while (i < 256) { + pdata += sprintf(pdata, "%x ", (psdbuf[i])); + i++; + } + + if (psdbuf) + rtw_mfree(psdbuf, sizeof(u32)*256); + + } else { + i = psd_start; + + while (i < psd_stop) { + if (i >= psd_pts) + psd_data = rtw_GetPSDData(pAdapter, i - psd_pts); + else + psd_data = rtw_GetPSDData(pAdapter, i); + + pdata += sprintf(pdata, "%x ", psd_data); + i++; + } + + } + +#ifdef CONFIG_LONG_DELAY_ISSUE + rtw_msleep_os(100); +#else + rtw_mdelay_os(100); +#endif + + if (psd_analysis) + rtw_mp_psd_close(pAdapter, ®s); + + return strlen(data) + 1; +} + + +#if 0 +void _rtw_mp_xmit_priv(struct xmit_priv *pxmitpriv) +{ + int i, res; + _adapter *padapter = pxmitpriv->adapter; + struct xmit_frame *pxmitframe = (struct xmit_frame *) pxmitpriv->pxmit_frame_buf; + struct xmit_buf *pxmitbuf = (struct xmit_buf *)pxmitpriv->pxmitbuf; + + u32 max_xmit_extbuf_size = MAX_XMIT_EXTBUF_SZ; + u32 num_xmit_extbuf = NR_XMIT_EXTBUFF; + if (padapter->registrypriv.mp_mode == 0) { + max_xmit_extbuf_size = MAX_XMIT_EXTBUF_SZ; + num_xmit_extbuf = NR_XMIT_EXTBUFF; + } else { + max_xmit_extbuf_size = 6000; + num_xmit_extbuf = 8; + } + + pxmitbuf = (struct xmit_buf *)pxmitpriv->pxmit_extbuf; + for (i = 0; i < num_xmit_extbuf; i++) { + rtw_os_xmit_resource_free(padapter, pxmitbuf, (max_xmit_extbuf_size + XMITBUF_ALIGN_SZ), _FALSE); + + pxmitbuf++; + } + + if (pxmitpriv->pallocated_xmit_extbuf) + rtw_vmfree(pxmitpriv->pallocated_xmit_extbuf, num_xmit_extbuf * sizeof(struct xmit_buf) + 4); + + if (padapter->registrypriv.mp_mode == 0) { + max_xmit_extbuf_size = 6000; + num_xmit_extbuf = 8; + } else { + max_xmit_extbuf_size = MAX_XMIT_EXTBUF_SZ; + num_xmit_extbuf = NR_XMIT_EXTBUFF; + } + + /* Init xmit extension buff */ + _rtw_init_queue(&pxmitpriv->free_xmit_extbuf_queue); + + pxmitpriv->pallocated_xmit_extbuf = rtw_zvmalloc(num_xmit_extbuf * sizeof(struct xmit_buf) + 4); + + if (pxmitpriv->pallocated_xmit_extbuf == NULL) { + res = _FAIL; + goto exit; + } + + pxmitpriv->pxmit_extbuf = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(pxmitpriv->pallocated_xmit_extbuf), 4); + + pxmitbuf = (struct xmit_buf *)pxmitpriv->pxmit_extbuf; + + for (i = 0; i < num_xmit_extbuf; i++) { + _rtw_init_listhead(&pxmitbuf->list); + + pxmitbuf->priv_data = NULL; + pxmitbuf->padapter = padapter; + pxmitbuf->buf_tag = XMITBUF_MGNT; + + res = rtw_os_xmit_resource_alloc(padapter, pxmitbuf, max_xmit_extbuf_size + XMITBUF_ALIGN_SZ, _TRUE); + if (res == _FAIL) { + res = _FAIL; + goto exit; + } + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitbuf->phead = pxmitbuf->pbuf; + pxmitbuf->pend = pxmitbuf->pbuf + max_xmit_extbuf_size; + pxmitbuf->len = 0; + pxmitbuf->pdata = pxmitbuf->ptail = pxmitbuf->phead; +#endif + + rtw_list_insert_tail(&pxmitbuf->list, &(pxmitpriv->free_xmit_extbuf_queue.queue)); +#ifdef DBG_XMIT_BUF_EXT + pxmitbuf->no = i; +#endif + pxmitbuf++; + + } + + pxmitpriv->free_xmit_extbuf_cnt = num_xmit_extbuf; + +exit: + ; +} +#endif + +u8 +mpt_to_mgnt_rate( + u32 MptRateIdx +) +{ + /* Mapped to MGN_XXX defined in MgntGen.h */ + switch (MptRateIdx) { + /* CCK rate. */ + case MPT_RATE_1M: + return MGN_1M; + case MPT_RATE_2M: + return MGN_2M; + case MPT_RATE_55M: + return MGN_5_5M; + case MPT_RATE_11M: + return MGN_11M; + + /* OFDM rate. */ + case MPT_RATE_6M: + return MGN_6M; + case MPT_RATE_9M: + return MGN_9M; + case MPT_RATE_12M: + return MGN_12M; + case MPT_RATE_18M: + return MGN_18M; + case MPT_RATE_24M: + return MGN_24M; + case MPT_RATE_36M: + return MGN_36M; + case MPT_RATE_48M: + return MGN_48M; + case MPT_RATE_54M: + return MGN_54M; + + /* HT rate. */ + case MPT_RATE_MCS0: + return MGN_MCS0; + case MPT_RATE_MCS1: + return MGN_MCS1; + case MPT_RATE_MCS2: + return MGN_MCS2; + case MPT_RATE_MCS3: + return MGN_MCS3; + case MPT_RATE_MCS4: + return MGN_MCS4; + case MPT_RATE_MCS5: + return MGN_MCS5; + case MPT_RATE_MCS6: + return MGN_MCS6; + case MPT_RATE_MCS7: + return MGN_MCS7; + case MPT_RATE_MCS8: + return MGN_MCS8; + case MPT_RATE_MCS9: + return MGN_MCS9; + case MPT_RATE_MCS10: + return MGN_MCS10; + case MPT_RATE_MCS11: + return MGN_MCS11; + case MPT_RATE_MCS12: + return MGN_MCS12; + case MPT_RATE_MCS13: + return MGN_MCS13; + case MPT_RATE_MCS14: + return MGN_MCS14; + case MPT_RATE_MCS15: + return MGN_MCS15; + case MPT_RATE_MCS16: + return MGN_MCS16; + case MPT_RATE_MCS17: + return MGN_MCS17; + case MPT_RATE_MCS18: + return MGN_MCS18; + case MPT_RATE_MCS19: + return MGN_MCS19; + case MPT_RATE_MCS20: + return MGN_MCS20; + case MPT_RATE_MCS21: + return MGN_MCS21; + case MPT_RATE_MCS22: + return MGN_MCS22; + case MPT_RATE_MCS23: + return MGN_MCS23; + case MPT_RATE_MCS24: + return MGN_MCS24; + case MPT_RATE_MCS25: + return MGN_MCS25; + case MPT_RATE_MCS26: + return MGN_MCS26; + case MPT_RATE_MCS27: + return MGN_MCS27; + case MPT_RATE_MCS28: + return MGN_MCS28; + case MPT_RATE_MCS29: + return MGN_MCS29; + case MPT_RATE_MCS30: + return MGN_MCS30; + case MPT_RATE_MCS31: + return MGN_MCS31; + + /* VHT rate. */ + case MPT_RATE_VHT1SS_MCS0: + return MGN_VHT1SS_MCS0; + case MPT_RATE_VHT1SS_MCS1: + return MGN_VHT1SS_MCS1; + case MPT_RATE_VHT1SS_MCS2: + return MGN_VHT1SS_MCS2; + case MPT_RATE_VHT1SS_MCS3: + return MGN_VHT1SS_MCS3; + case MPT_RATE_VHT1SS_MCS4: + return MGN_VHT1SS_MCS4; + case MPT_RATE_VHT1SS_MCS5: + return MGN_VHT1SS_MCS5; + case MPT_RATE_VHT1SS_MCS6: + return MGN_VHT1SS_MCS6; + case MPT_RATE_VHT1SS_MCS7: + return MGN_VHT1SS_MCS7; + case MPT_RATE_VHT1SS_MCS8: + return MGN_VHT1SS_MCS8; + case MPT_RATE_VHT1SS_MCS9: + return MGN_VHT1SS_MCS9; + case MPT_RATE_VHT2SS_MCS0: + return MGN_VHT2SS_MCS0; + case MPT_RATE_VHT2SS_MCS1: + return MGN_VHT2SS_MCS1; + case MPT_RATE_VHT2SS_MCS2: + return MGN_VHT2SS_MCS2; + case MPT_RATE_VHT2SS_MCS3: + return MGN_VHT2SS_MCS3; + case MPT_RATE_VHT2SS_MCS4: + return MGN_VHT2SS_MCS4; + case MPT_RATE_VHT2SS_MCS5: + return MGN_VHT2SS_MCS5; + case MPT_RATE_VHT2SS_MCS6: + return MGN_VHT2SS_MCS6; + case MPT_RATE_VHT2SS_MCS7: + return MGN_VHT2SS_MCS7; + case MPT_RATE_VHT2SS_MCS8: + return MGN_VHT2SS_MCS8; + case MPT_RATE_VHT2SS_MCS9: + return MGN_VHT2SS_MCS9; + case MPT_RATE_VHT3SS_MCS0: + return MGN_VHT3SS_MCS0; + case MPT_RATE_VHT3SS_MCS1: + return MGN_VHT3SS_MCS1; + case MPT_RATE_VHT3SS_MCS2: + return MGN_VHT3SS_MCS2; + case MPT_RATE_VHT3SS_MCS3: + return MGN_VHT3SS_MCS3; + case MPT_RATE_VHT3SS_MCS4: + return MGN_VHT3SS_MCS4; + case MPT_RATE_VHT3SS_MCS5: + return MGN_VHT3SS_MCS5; + case MPT_RATE_VHT3SS_MCS6: + return MGN_VHT3SS_MCS6; + case MPT_RATE_VHT3SS_MCS7: + return MGN_VHT3SS_MCS7; + case MPT_RATE_VHT3SS_MCS8: + return MGN_VHT3SS_MCS8; + case MPT_RATE_VHT3SS_MCS9: + return MGN_VHT3SS_MCS9; + case MPT_RATE_VHT4SS_MCS0: + return MGN_VHT4SS_MCS0; + case MPT_RATE_VHT4SS_MCS1: + return MGN_VHT4SS_MCS1; + case MPT_RATE_VHT4SS_MCS2: + return MGN_VHT4SS_MCS2; + case MPT_RATE_VHT4SS_MCS3: + return MGN_VHT4SS_MCS3; + case MPT_RATE_VHT4SS_MCS4: + return MGN_VHT4SS_MCS4; + case MPT_RATE_VHT4SS_MCS5: + return MGN_VHT4SS_MCS5; + case MPT_RATE_VHT4SS_MCS6: + return MGN_VHT4SS_MCS6; + case MPT_RATE_VHT4SS_MCS7: + return MGN_VHT4SS_MCS7; + case MPT_RATE_VHT4SS_MCS8: + return MGN_VHT4SS_MCS8; + case MPT_RATE_VHT4SS_MCS9: + return MGN_VHT4SS_MCS9; + + case MPT_RATE_LAST: /* fully automatiMGN_VHT2SS_MCS1; */ + default: + RTW_INFO("<===mpt_to_mgnt_rate(), Invalid Rate: %d!!\n", MptRateIdx); + return 0x0; + } +} + + +u8 HwRateToMPTRate(u8 rate) +{ + u8 ret_rate = MGN_1M; + + switch (rate) { + case DESC_RATE1M: + ret_rate = MPT_RATE_1M; + break; + case DESC_RATE2M: + ret_rate = MPT_RATE_2M; + break; + case DESC_RATE5_5M: + ret_rate = MPT_RATE_55M; + break; + case DESC_RATE11M: + ret_rate = MPT_RATE_11M; + break; + case DESC_RATE6M: + ret_rate = MPT_RATE_6M; + break; + case DESC_RATE9M: + ret_rate = MPT_RATE_9M; + break; + case DESC_RATE12M: + ret_rate = MPT_RATE_12M; + break; + case DESC_RATE18M: + ret_rate = MPT_RATE_18M; + break; + case DESC_RATE24M: + ret_rate = MPT_RATE_24M; + break; + case DESC_RATE36M: + ret_rate = MPT_RATE_36M; + break; + case DESC_RATE48M: + ret_rate = MPT_RATE_48M; + break; + case DESC_RATE54M: + ret_rate = MPT_RATE_54M; + break; + case DESC_RATEMCS0: + ret_rate = MPT_RATE_MCS0; + break; + case DESC_RATEMCS1: + ret_rate = MPT_RATE_MCS1; + break; + case DESC_RATEMCS2: + ret_rate = MPT_RATE_MCS2; + break; + case DESC_RATEMCS3: + ret_rate = MPT_RATE_MCS3; + break; + case DESC_RATEMCS4: + ret_rate = MPT_RATE_MCS4; + break; + case DESC_RATEMCS5: + ret_rate = MPT_RATE_MCS5; + break; + case DESC_RATEMCS6: + ret_rate = MPT_RATE_MCS6; + break; + case DESC_RATEMCS7: + ret_rate = MPT_RATE_MCS7; + break; + case DESC_RATEMCS8: + ret_rate = MPT_RATE_MCS8; + break; + case DESC_RATEMCS9: + ret_rate = MPT_RATE_MCS9; + break; + case DESC_RATEMCS10: + ret_rate = MPT_RATE_MCS10; + break; + case DESC_RATEMCS11: + ret_rate = MPT_RATE_MCS11; + break; + case DESC_RATEMCS12: + ret_rate = MPT_RATE_MCS12; + break; + case DESC_RATEMCS13: + ret_rate = MPT_RATE_MCS13; + break; + case DESC_RATEMCS14: + ret_rate = MPT_RATE_MCS14; + break; + case DESC_RATEMCS15: + ret_rate = MPT_RATE_MCS15; + break; + case DESC_RATEMCS16: + ret_rate = MPT_RATE_MCS16; + break; + case DESC_RATEMCS17: + ret_rate = MPT_RATE_MCS17; + break; + case DESC_RATEMCS18: + ret_rate = MPT_RATE_MCS18; + break; + case DESC_RATEMCS19: + ret_rate = MPT_RATE_MCS19; + break; + case DESC_RATEMCS20: + ret_rate = MPT_RATE_MCS20; + break; + case DESC_RATEMCS21: + ret_rate = MPT_RATE_MCS21; + break; + case DESC_RATEMCS22: + ret_rate = MPT_RATE_MCS22; + break; + case DESC_RATEMCS23: + ret_rate = MPT_RATE_MCS23; + break; + case DESC_RATEMCS24: + ret_rate = MPT_RATE_MCS24; + break; + case DESC_RATEMCS25: + ret_rate = MPT_RATE_MCS25; + break; + case DESC_RATEMCS26: + ret_rate = MPT_RATE_MCS26; + break; + case DESC_RATEMCS27: + ret_rate = MPT_RATE_MCS27; + break; + case DESC_RATEMCS28: + ret_rate = MPT_RATE_MCS28; + break; + case DESC_RATEMCS29: + ret_rate = MPT_RATE_MCS29; + break; + case DESC_RATEMCS30: + ret_rate = MPT_RATE_MCS30; + break; + case DESC_RATEMCS31: + ret_rate = MPT_RATE_MCS31; + break; + case DESC_RATEVHTSS1MCS0: + ret_rate = MPT_RATE_VHT1SS_MCS0; + break; + case DESC_RATEVHTSS1MCS1: + ret_rate = MPT_RATE_VHT1SS_MCS1; + break; + case DESC_RATEVHTSS1MCS2: + ret_rate = MPT_RATE_VHT1SS_MCS2; + break; + case DESC_RATEVHTSS1MCS3: + ret_rate = MPT_RATE_VHT1SS_MCS3; + break; + case DESC_RATEVHTSS1MCS4: + ret_rate = MPT_RATE_VHT1SS_MCS4; + break; + case DESC_RATEVHTSS1MCS5: + ret_rate = MPT_RATE_VHT1SS_MCS5; + break; + case DESC_RATEVHTSS1MCS6: + ret_rate = MPT_RATE_VHT1SS_MCS6; + break; + case DESC_RATEVHTSS1MCS7: + ret_rate = MPT_RATE_VHT1SS_MCS7; + break; + case DESC_RATEVHTSS1MCS8: + ret_rate = MPT_RATE_VHT1SS_MCS8; + break; + case DESC_RATEVHTSS1MCS9: + ret_rate = MPT_RATE_VHT1SS_MCS9; + break; + case DESC_RATEVHTSS2MCS0: + ret_rate = MPT_RATE_VHT2SS_MCS0; + break; + case DESC_RATEVHTSS2MCS1: + ret_rate = MPT_RATE_VHT2SS_MCS1; + break; + case DESC_RATEVHTSS2MCS2: + ret_rate = MPT_RATE_VHT2SS_MCS2; + break; + case DESC_RATEVHTSS2MCS3: + ret_rate = MPT_RATE_VHT2SS_MCS3; + break; + case DESC_RATEVHTSS2MCS4: + ret_rate = MPT_RATE_VHT2SS_MCS4; + break; + case DESC_RATEVHTSS2MCS5: + ret_rate = MPT_RATE_VHT2SS_MCS5; + break; + case DESC_RATEVHTSS2MCS6: + ret_rate = MPT_RATE_VHT2SS_MCS6; + break; + case DESC_RATEVHTSS2MCS7: + ret_rate = MPT_RATE_VHT2SS_MCS7; + break; + case DESC_RATEVHTSS2MCS8: + ret_rate = MPT_RATE_VHT2SS_MCS8; + break; + case DESC_RATEVHTSS2MCS9: + ret_rate = MPT_RATE_VHT2SS_MCS9; + break; + case DESC_RATEVHTSS3MCS0: + ret_rate = MPT_RATE_VHT3SS_MCS0; + break; + case DESC_RATEVHTSS3MCS1: + ret_rate = MPT_RATE_VHT3SS_MCS1; + break; + case DESC_RATEVHTSS3MCS2: + ret_rate = MPT_RATE_VHT3SS_MCS2; + break; + case DESC_RATEVHTSS3MCS3: + ret_rate = MPT_RATE_VHT3SS_MCS3; + break; + case DESC_RATEVHTSS3MCS4: + ret_rate = MPT_RATE_VHT3SS_MCS4; + break; + case DESC_RATEVHTSS3MCS5: + ret_rate = MPT_RATE_VHT3SS_MCS5; + break; + case DESC_RATEVHTSS3MCS6: + ret_rate = MPT_RATE_VHT3SS_MCS6; + break; + case DESC_RATEVHTSS3MCS7: + ret_rate = MPT_RATE_VHT3SS_MCS7; + break; + case DESC_RATEVHTSS3MCS8: + ret_rate = MPT_RATE_VHT3SS_MCS8; + break; + case DESC_RATEVHTSS3MCS9: + ret_rate = MPT_RATE_VHT3SS_MCS9; + break; + case DESC_RATEVHTSS4MCS0: + ret_rate = MPT_RATE_VHT4SS_MCS0; + break; + case DESC_RATEVHTSS4MCS1: + ret_rate = MPT_RATE_VHT4SS_MCS1; + break; + case DESC_RATEVHTSS4MCS2: + ret_rate = MPT_RATE_VHT4SS_MCS2; + break; + case DESC_RATEVHTSS4MCS3: + ret_rate = MPT_RATE_VHT4SS_MCS3; + break; + case DESC_RATEVHTSS4MCS4: + ret_rate = MPT_RATE_VHT4SS_MCS4; + break; + case DESC_RATEVHTSS4MCS5: + ret_rate = MPT_RATE_VHT4SS_MCS5; + break; + case DESC_RATEVHTSS4MCS6: + ret_rate = MPT_RATE_VHT4SS_MCS6; + break; + case DESC_RATEVHTSS4MCS7: + ret_rate = MPT_RATE_VHT4SS_MCS7; + break; + case DESC_RATEVHTSS4MCS8: + ret_rate = MPT_RATE_VHT4SS_MCS8; + break; + case DESC_RATEVHTSS4MCS9: + ret_rate = MPT_RATE_VHT4SS_MCS9; + break; + + default: + RTW_INFO("hw_rate_to_m_rate(): Non supported Rate [%x]!!!\n", rate); + break; + } + return ret_rate; +} + +u8 rtw_mpRateParseFunc(PADAPTER pAdapter, u8 *targetStr) +{ + u16 i = 0; + u8 *rateindex_Array[] = { "1M", "2M", "5.5M", "11M", "6M", "9M", "12M", "18M", "24M", "36M", "48M", "54M", + "HTMCS0", "HTMCS1", "HTMCS2", "HTMCS3", "HTMCS4", "HTMCS5", "HTMCS6", "HTMCS7", + "HTMCS8", "HTMCS9", "HTMCS10", "HTMCS11", "HTMCS12", "HTMCS13", "HTMCS14", "HTMCS15", + "HTMCS16", "HTMCS17", "HTMCS18", "HTMCS19", "HTMCS20", "HTMCS21", "HTMCS22", "HTMCS23", + "HTMCS24", "HTMCS25", "HTMCS26", "HTMCS27", "HTMCS28", "HTMCS29", "HTMCS30", "HTMCS31", + "VHT1MCS0", "VHT1MCS1", "VHT1MCS2", "VHT1MCS3", "VHT1MCS4", "VHT1MCS5", "VHT1MCS6", "VHT1MCS7", "VHT1MCS8", "VHT1MCS9", + "VHT2MCS0", "VHT2MCS1", "VHT2MCS2", "VHT2MCS3", "VHT2MCS4", "VHT2MCS5", "VHT2MCS6", "VHT2MCS7", "VHT2MCS8", "VHT2MCS9", + "VHT3MCS0", "VHT3MCS1", "VHT3MCS2", "VHT3MCS3", "VHT3MCS4", "VHT3MCS5", "VHT3MCS6", "VHT3MCS7", "VHT3MCS8", "VHT3MCS9", + "VHT4MCS0", "VHT4MCS1", "VHT4MCS2", "VHT4MCS3", "VHT4MCS4", "VHT4MCS5", "VHT4MCS6", "VHT4MCS7", "VHT4MCS8", "VHT4MCS9" + }; + + for (i = 0; i <= 83; i++) { + if (strcmp(targetStr, rateindex_Array[i]) == 0) { + RTW_INFO("%s , index = %d\n", __func__ , i); + return i; + } + } + + printk("%s ,please input a Data RATE String as:", __func__); + for (i = 0; i <= 83; i++) { + printk("%s ", rateindex_Array[i]); + if (i % 10 == 0) + printk("\n"); + } + return _FAIL; +} + +u8 rtw_mp_mode_check(PADAPTER pAdapter) +{ + PADAPTER primary_adapter = GET_PRIMARY_ADAPTER(pAdapter); + + if (primary_adapter->registrypriv.mp_mode == 1 || primary_adapter->mppriv.bprocess_mp_mode == _TRUE) + return _TRUE; + else + return _FALSE; +} + +bool rtw_is_mp_tssitrk_on(_adapter *adapter) +{ + _adapter *primary_adapter = GET_PRIMARY_ADAPTER(adapter); + + return primary_adapter->mppriv.tssitrk_on; +} + +u32 mpt_ProQueryCalTxPower( + PADAPTER pAdapter, + u8 RfPath +) +{ + + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + + u32 TxPower = 1; + struct txpwr_idx_comp tic; + u8 mgn_rate = mpt_to_mgnt_rate(pMptCtx->mpt_rate_index); + RATE_SECTION rs = mgn_rate_to_rs(mgn_rate); + + TxPower = rtw_hal_get_tx_power_index(pAdapter, RfPath, rs, mgn_rate + , pHalData->current_channel_bw, pHalData->current_band_type, pHalData->current_channel, 0, &tic); + + dump_tx_power_index_inline(RTW_DBGDUMP, pAdapter, RfPath + , pHalData->current_channel_bw, pHalData->current_channel + , mgn_rate, TxPower, &tic); + + pAdapter->mppriv.txpoweridx = (u8)TxPower; + if (RfPath == RF_PATH_A) + pMptCtx->TxPwrLevel[RF_PATH_A] = (u8)TxPower; + else if (RfPath == RF_PATH_B) + pMptCtx->TxPwrLevel[RF_PATH_B] = (u8)TxPower; + else if (RfPath == RF_PATH_C) + pMptCtx->TxPwrLevel[RF_PATH_C] = (u8)TxPower; + else if (RfPath == RF_PATH_D) + pMptCtx->TxPwrLevel[RF_PATH_D] = (u8)TxPower; + hal_mpt_SetTxPower(pAdapter); + + return TxPower; +} + +u32 mpt_get_tx_power_finalabs_val(PADAPTER padapter, u8 rf_path) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + PMPT_CONTEXT pMptCtx = &(padapter->mppriv.mpt_ctx); + + u8 mgn_rate = mpt_to_mgnt_rate(pMptCtx->mpt_rate_index); + u32 powerdbm = 0; + + powerdbm = phy_get_tx_power_final_absolute_value(padapter, rf_path, mgn_rate, pHalData->current_channel_bw, pHalData->current_channel); + + RTW_INFO("bw=%d, ch=%d, rateid=%d, TSSI Power(dBm):%d\n", + pHalData->current_channel_bw, pHalData->current_channel, mgn_rate ,powerdbm); + + return powerdbm; +} + +#ifdef CONFIG_MP_VHT_HW_TX_MODE +static inline void dump_buf(u8 *buf, u32 len) +{ + u32 i; + + RTW_INFO("-----------------Len %d----------------\n", len); + for (i = 0; i < len; i++) + RTW_INFO("%2.2x-", *(buf + i)); + RTW_INFO("\n"); +} + +void ByteToBit( + u8 *out, + bool *in, + u8 in_size) +{ + u8 i = 0, j = 0; + + for (i = 0; i < in_size; i++) { + for (j = 0; j < 8; j++) { + if (in[8 * i + j]) + out[i] |= (1 << j); + } + } +} + + +void CRC16_generator( + bool *out, + bool *in, + u8 in_size +) +{ + u8 i = 0; + bool temp = 0, reg[] = {1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1}; + + for (i = 0; i < in_size; i++) {/* take one's complement and bit reverse*/ + temp = in[i] ^ reg[15]; + reg[15] = reg[14]; + reg[14] = reg[13]; + reg[13] = reg[12]; + reg[12] = reg[11]; + reg[11] = reg[10]; + reg[10] = reg[9]; + reg[9] = reg[8]; + reg[8] = reg[7]; + + reg[7] = reg[6]; + reg[6] = reg[5]; + reg[5] = reg[4]; + reg[4] = reg[3]; + reg[3] = reg[2]; + reg[2] = reg[1]; + reg[1] = reg[0]; + reg[12] = reg[12] ^ temp; + reg[5] = reg[5] ^ temp; + reg[0] = temp; + } + for (i = 0; i < 16; i++) /* take one's complement and bit reverse*/ + out[i] = 1 - reg[15 - i]; +} + + + +/*======================================== + SFD SIGNAL SERVICE LENGTH CRC + 16 bit 8 bit 8 bit 16 bit 16 bit +========================================*/ +void CCK_generator( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo +) +{ + double ratio = 0; + bool crc16_in[32] = {0}, crc16_out[16] = {0}; + bool LengthExtBit; + double LengthExact; + double LengthPSDU; + u8 i; + u32 PacketLength = pPMacTxInfo->PacketLength; + + if (pPMacTxInfo->bSPreamble) + pPMacTxInfo->SFD = 0x05CF; + else + pPMacTxInfo->SFD = 0xF3A0; + + switch (pPMacPktInfo->MCS) { + case 0: + pPMacTxInfo->SignalField = 0xA; + ratio = 8; + /*CRC16_in(1,0:7)=[0 1 0 1 0 0 0 0]*/ + crc16_in[1] = crc16_in[3] = 1; + break; + case 1: + pPMacTxInfo->SignalField = 0x14; + ratio = 4; + /*CRC16_in(1,0:7)=[0 0 1 0 1 0 0 0];*/ + crc16_in[2] = crc16_in[4] = 1; + break; + case 2: + pPMacTxInfo->SignalField = 0x37; + ratio = 8.0 / 5.5; + /*CRC16_in(1,0:7)=[1 1 1 0 1 1 0 0];*/ + crc16_in[0] = crc16_in[1] = crc16_in[2] = crc16_in[4] = crc16_in[5] = 1; + break; + case 3: + pPMacTxInfo->SignalField = 0x6E; + ratio = 8.0 / 11.0; + /*CRC16_in(1,0:7)=[0 1 1 1 0 1 1 0];*/ + crc16_in[1] = crc16_in[2] = crc16_in[3] = crc16_in[5] = crc16_in[6] = 1; + break; + } + + LengthExact = PacketLength * ratio; + LengthPSDU = ceil(LengthExact); + + if ((pPMacPktInfo->MCS == 3) && + ((LengthPSDU - LengthExact) >= 0.727 || (LengthPSDU - LengthExact) <= -0.727)) + LengthExtBit = 1; + else + LengthExtBit = 0; + + + pPMacTxInfo->LENGTH = (u32)LengthPSDU; + /* CRC16_in(1,16:31) = LengthPSDU[0:15]*/ + for (i = 0; i < 16; i++) + crc16_in[i + 16] = (pPMacTxInfo->LENGTH >> i) & 0x1; + + if (LengthExtBit == 0) { + pPMacTxInfo->ServiceField = 0x0; + /* CRC16_in(1,8:15) = [0 0 0 0 0 0 0 0];*/ + } else { + pPMacTxInfo->ServiceField = 0x80; + /*CRC16_in(1,8:15)=[0 0 0 0 0 0 0 1];*/ + crc16_in[15] = 1; + } + + CRC16_generator(crc16_out, crc16_in, 32); + + _rtw_memset(pPMacTxInfo->CRC16, 0, 2); + ByteToBit(pPMacTxInfo->CRC16, crc16_out, 2); + +} + + +void PMAC_Get_Pkt_Param( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo) +{ + + u8 TX_RATE_HEX = 0, MCS = 0; + u8 TX_RATE = pPMacTxInfo->TX_RATE; + + /* TX_RATE & Nss */ + if (MPT_IS_2SS_RATE(TX_RATE)) + pPMacPktInfo->Nss = 2; + else if (MPT_IS_3SS_RATE(TX_RATE)) + pPMacPktInfo->Nss = 3; + else if (MPT_IS_4SS_RATE(TX_RATE)) + pPMacPktInfo->Nss = 4; + else + pPMacPktInfo->Nss = 1; + + RTW_INFO("PMacTxInfo.Nss =%d\n", pPMacPktInfo->Nss); + + /* MCS & TX_RATE_HEX*/ + if (MPT_IS_CCK_RATE(TX_RATE)) { + switch (TX_RATE) { + case MPT_RATE_1M: + TX_RATE_HEX = MCS = 0; + break; + case MPT_RATE_2M: + TX_RATE_HEX = MCS = 1; + break; + case MPT_RATE_55M: + TX_RATE_HEX = MCS = 2; + break; + case MPT_RATE_11M: + TX_RATE_HEX = MCS = 3; + break; + } + } else if (MPT_IS_OFDM_RATE(TX_RATE)) { + MCS = TX_RATE - MPT_RATE_6M; + TX_RATE_HEX = MCS + 4; + } else if (MPT_IS_HT_RATE(TX_RATE)) { + MCS = TX_RATE - MPT_RATE_MCS0; + TX_RATE_HEX = MCS + 12; + } else if (MPT_IS_VHT_RATE(TX_RATE)) { + TX_RATE_HEX = TX_RATE - MPT_RATE_VHT1SS_MCS0 + 44; + + if (MPT_IS_VHT_2S_RATE(TX_RATE)) + MCS = TX_RATE - MPT_RATE_VHT2SS_MCS0; + else if (MPT_IS_VHT_3S_RATE(TX_RATE)) + MCS = TX_RATE - MPT_RATE_VHT3SS_MCS0; + else if (MPT_IS_VHT_4S_RATE(TX_RATE)) + MCS = TX_RATE - MPT_RATE_VHT4SS_MCS0; + else + MCS = TX_RATE - MPT_RATE_VHT1SS_MCS0; + } + + pPMacPktInfo->MCS = MCS; + pPMacTxInfo->TX_RATE_HEX = TX_RATE_HEX; + + RTW_INFO(" MCS=%d, TX_RATE_HEX =0x%x\n", MCS, pPMacTxInfo->TX_RATE_HEX); + /* mSTBC & Nsts*/ + pPMacPktInfo->Nsts = pPMacPktInfo->Nss; + if (pPMacTxInfo->bSTBC) { + if (pPMacPktInfo->Nss == 1) { + pPMacTxInfo->m_STBC = 2; + pPMacPktInfo->Nsts = pPMacPktInfo->Nss * 2; + } else + pPMacTxInfo->m_STBC = 1; + } else + pPMacTxInfo->m_STBC = 1; +} + + +u32 LDPC_parameter_generator( + u32 N_pld_int, + u32 N_CBPSS, + u32 N_SS, + u32 R, + u32 m_STBC, + u32 N_TCB_int +) +{ + double CR = 0.; + double N_pld = (double)N_pld_int; + double N_TCB = (double)N_TCB_int; + double N_CW = 0., N_shrt = 0., N_spcw = 0., N_fshrt = 0.; + double L_LDPC = 0., K_LDPC = 0., L_LDPC_info = 0.; + double N_punc = 0., N_ppcw = 0., N_fpunc = 0., N_rep = 0., N_rpcw = 0., N_frep = 0.; + double R_eff = 0.; + u32 VHTSIGA2B3 = 0;/* extra symbol from VHT-SIG-A2 Bit 3*/ + + if (R == 0) + CR = 0.5; + else if (R == 1) + CR = 2. / 3.; + else if (R == 2) + CR = 3. / 4.; + else if (R == 3) + CR = 5. / 6.; + + if (N_TCB <= 648.) { + N_CW = 1.; + if (N_TCB >= N_pld + 912.*(1. - CR)) + L_LDPC = 1296.; + else + L_LDPC = 648.; + } else if (N_TCB <= 1296.) { + N_CW = 1.; + if (N_TCB >= (double)N_pld + 1464.*(1. - CR)) + L_LDPC = 1944.; + else + L_LDPC = 1296.; + } else if (N_TCB <= 1944.) { + N_CW = 1.; + L_LDPC = 1944.; + } else if (N_TCB <= 2592.) { + N_CW = 2.; + if (N_TCB >= N_pld + 2916.*(1. - CR)) + L_LDPC = 1944.; + else + L_LDPC = 1296.; + } else { + N_CW = ceil(N_pld / 1944. / CR); + L_LDPC = 1944.; + } + /* Number of information bits per CW*/ + K_LDPC = L_LDPC * CR; + /* Number of shortening bits max(0, (N_CW * L_LDPC * R) - N_pld)*/ + N_shrt = (N_CW * K_LDPC - N_pld) > 0. ? (N_CW * K_LDPC - N_pld) : 0.; + /* Number of shortening bits per CW N_spcw = rtfloor(N_shrt/N_CW)*/ + N_spcw = rtfloor(N_shrt / N_CW); + /* The first N_fshrt CWs shorten 1 bit more*/ + N_fshrt = (double)((int)N_shrt % (int)N_CW); + /* Number of data bits for the last N_CW-N_fshrt CWs*/ + L_LDPC_info = K_LDPC - N_spcw; + /* Number of puncturing bits*/ + N_punc = (N_CW * L_LDPC - N_TCB - N_shrt) > 0. ? (N_CW * L_LDPC - N_TCB - N_shrt) : 0.; + if (((N_punc > .1 * N_CW * L_LDPC * (1. - CR)) && (N_shrt < 1.2 * N_punc * CR / (1. - CR))) || + (N_punc > 0.3 * N_CW * L_LDPC * (1. - CR))) { + /*cout << "*** N_TCB and N_punc are Recomputed ***" << endl;*/ + VHTSIGA2B3 = 1; + N_TCB += (double)N_CBPSS * N_SS * m_STBC; + N_punc = (N_CW * L_LDPC - N_TCB - N_shrt) > 0. ? (N_CW * L_LDPC - N_TCB - N_shrt) : 0.; + } else + VHTSIGA2B3 = 0; + + return VHTSIGA2B3; +} /* function end of LDPC_parameter_generator */ + +/*======================================== + Data field of PPDU + Get N_sym and SIGA2BB3 +========================================*/ +void PMAC_Nsym_generator( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo) +{ + u32 SIGA2B3 = 0; + u8 TX_RATE = pPMacTxInfo->TX_RATE; + + u32 R, R_list[10] = {0, 0, 2, 0, 2, 1, 2, 3, 2, 3}; + double CR = 0; + u32 N_SD, N_BPSC_list[10] = {1, 2, 2, 4, 4, 6, 6, 6, 8, 8}; + u32 N_BPSC = 0, N_CBPS = 0, N_DBPS = 0, N_ES = 0, N_SYM = 0, N_pld = 0, N_TCB = 0; + int D_R = 0; + + RTW_INFO("TX_RATE = %d\n", TX_RATE); + /* N_SD*/ + if (pPMacTxInfo->BandWidth == 0) + N_SD = 52; + else if (pPMacTxInfo->BandWidth == 1) + N_SD = 108; + else + N_SD = 234; + + if (MPT_IS_HT_RATE(TX_RATE)) { + u8 MCS_temp; + + if (pPMacPktInfo->MCS > 23) + MCS_temp = pPMacPktInfo->MCS - 24; + else if (pPMacPktInfo->MCS > 15) + MCS_temp = pPMacPktInfo->MCS - 16; + else if (pPMacPktInfo->MCS > 7) + MCS_temp = pPMacPktInfo->MCS - 8; + else + MCS_temp = pPMacPktInfo->MCS; + + R = R_list[MCS_temp]; + + switch (R) { + case 0: + CR = .5; + break; + case 1: + CR = 2. / 3.; + break; + case 2: + CR = 3. / 4.; + break; + case 3: + CR = 5. / 6.; + break; + } + + N_BPSC = N_BPSC_list[MCS_temp]; + N_CBPS = N_BPSC * N_SD * pPMacPktInfo->Nss; + N_DBPS = (u32)((double)N_CBPS * CR); + + if (pPMacTxInfo->bLDPC == FALSE) { + N_ES = (u32)ceil((double)(N_DBPS * pPMacPktInfo->Nss) / 4. / 300.); + RTW_INFO("N_ES = %d\n", N_ES); + + /* N_SYM = m_STBC* (8*length+16+6*N_ES) / (m_STBC*N_DBPS)*/ + N_SYM = pPMacTxInfo->m_STBC * (u32)ceil((double)(pPMacTxInfo->PacketLength * 8 + 16 + N_ES * 6) / + (double)(N_DBPS * pPMacTxInfo->m_STBC)); + + } else { + N_ES = 1; + /* N_pld = length * 8 + 16*/ + N_pld = pPMacTxInfo->PacketLength * 8 + 16; + RTW_INFO("N_pld = %d\n", N_pld); + N_SYM = pPMacTxInfo->m_STBC * (u32)ceil((double)(N_pld) / + (double)(N_DBPS * pPMacTxInfo->m_STBC)); + RTW_INFO("N_SYM = %d\n", N_SYM); + /* N_avbits = N_CBPS *m_STBC *(N_pld/N_CBPS*R*m_STBC)*/ + N_TCB = N_CBPS * N_SYM; + RTW_INFO("N_TCB = %d\n", N_TCB); + SIGA2B3 = LDPC_parameter_generator(N_pld, N_CBPS, pPMacPktInfo->Nss, R, pPMacTxInfo->m_STBC, N_TCB); + RTW_INFO("SIGA2B3 = %d\n", SIGA2B3); + N_SYM = N_SYM + SIGA2B3 * pPMacTxInfo->m_STBC; + RTW_INFO("N_SYM = %d\n", N_SYM); + } + } else if (MPT_IS_VHT_RATE(TX_RATE)) { + R = R_list[pPMacPktInfo->MCS]; + + switch (R) { + case 0: + CR = .5; + break; + case 1: + CR = 2. / 3.; + break; + case 2: + CR = 3. / 4.; + break; + case 3: + CR = 5. / 6.; + break; + } + N_BPSC = N_BPSC_list[pPMacPktInfo->MCS]; + N_CBPS = N_BPSC * N_SD * pPMacPktInfo->Nss; + N_DBPS = (u32)((double)N_CBPS * CR); + if (pPMacTxInfo->bLDPC == FALSE) { + if (pPMacTxInfo->bSGI) + N_ES = (u32)ceil((double)(N_DBPS) / 3.6 / 600.); + else + N_ES = (u32)ceil((double)(N_DBPS) / 4. / 600.); + /* N_SYM = m_STBC* (8*length+16+6*N_ES) / (m_STBC*N_DBPS)*/ + N_SYM = pPMacTxInfo->m_STBC * (u32)ceil((double)(pPMacTxInfo->PacketLength * 8 + 16 + N_ES * 6) / (double)(N_DBPS * pPMacTxInfo->m_STBC)); + SIGA2B3 = 0; + } else { + N_ES = 1; + /* N_SYM = m_STBC* (8*length+N_service) / (m_STBC*N_DBPS)*/ + N_SYM = pPMacTxInfo->m_STBC * (u32)ceil((double)(pPMacTxInfo->PacketLength * 8 + 16) / (double)(N_DBPS * pPMacTxInfo->m_STBC)); + /* N_avbits = N_sys_init * N_CBPS*/ + N_TCB = N_CBPS * N_SYM; + /* N_pld = N_sys_init * N_DBPS*/ + N_pld = N_SYM * N_DBPS; + SIGA2B3 = LDPC_parameter_generator(N_pld, N_CBPS, pPMacPktInfo->Nss, R, pPMacTxInfo->m_STBC, N_TCB); + N_SYM = N_SYM + SIGA2B3 * pPMacTxInfo->m_STBC; + } + + switch (R) { + case 0: + D_R = 2; + break; + case 1: + D_R = 3; + break; + case 2: + D_R = 4; + break; + case 3: + D_R = 6; + break; + } + + if (((N_CBPS / N_ES) % D_R) != 0) { + RTW_INFO("MCS= %d is not supported when Nss=%d and BW= %d !!\n", pPMacPktInfo->MCS, pPMacPktInfo->Nss, pPMacTxInfo->BandWidth); + return; + } + + RTW_INFO("MCS= %d Nss=%d and BW= %d !!\n", pPMacPktInfo->MCS, pPMacPktInfo->Nss, pPMacTxInfo->BandWidth); + } + + pPMacPktInfo->N_sym = N_SYM; + pPMacPktInfo->SIGA2B3 = SIGA2B3; +} + +/*======================================== + L-SIG Rate R Length P Tail + 4b 1b 12b 1b 6b +========================================*/ + +void L_SIG_generator( + u32 N_SYM, /* Max: 750*/ + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo) +{ + u8 sig_bi[24] = {0}; /* 24 BIT*/ + u32 mode, LENGTH; + int i; + + if (MPT_IS_OFDM_RATE(pPMacTxInfo->TX_RATE)) { + mode = pPMacPktInfo->MCS; + LENGTH = pPMacTxInfo->PacketLength; + } else { + u8 N_LTF; + double T_data; + u32 OFDM_symbol; + + mode = 0; + + /* Table 20-13 Num of HT-DLTFs request*/ + if (pPMacPktInfo->Nsts <= 2) + N_LTF = pPMacPktInfo->Nsts; + else + N_LTF = 4; + + if (pPMacTxInfo->bSGI) + T_data = 3.6; + else + T_data = 4.0; + + /*(L-SIG, HT-SIG, HT-STF, HT-LTF....HT-LTF, Data)*/ + if (MPT_IS_VHT_RATE(pPMacTxInfo->TX_RATE)) + OFDM_symbol = (u32)ceil((double)(8 + 4 + N_LTF * 4 + N_SYM * T_data + 4) / 4.); + else + OFDM_symbol = (u32)ceil((double)(8 + 4 + N_LTF * 4 + N_SYM * T_data) / 4.); + + RTW_INFO("%s , OFDM_symbol =%d\n", __func__, OFDM_symbol); + LENGTH = OFDM_symbol * 3 - 3; + RTW_INFO("%s , LENGTH =%d\n", __func__, LENGTH); + + } + /* Rate Field*/ + switch (mode) { + case 0: + sig_bi[0] = 1; + sig_bi[1] = 1; + sig_bi[2] = 0; + sig_bi[3] = 1; + break; + case 1: + sig_bi[0] = 1; + sig_bi[1] = 1; + sig_bi[2] = 1; + sig_bi[3] = 1; + break; + case 2: + sig_bi[0] = 0; + sig_bi[1] = 1; + sig_bi[2] = 0; + sig_bi[3] = 1; + break; + case 3: + sig_bi[0] = 0; + sig_bi[1] = 1; + sig_bi[2] = 1; + sig_bi[3] = 1; + break; + case 4: + sig_bi[0] = 1; + sig_bi[1] = 0; + sig_bi[2] = 0; + sig_bi[3] = 1; + break; + case 5: + sig_bi[0] = 1; + sig_bi[1] = 0; + sig_bi[2] = 1; + sig_bi[3] = 1; + break; + case 6: + sig_bi[0] = 0; + sig_bi[1] = 0; + sig_bi[2] = 0; + sig_bi[3] = 1; + break; + case 7: + sig_bi[0] = 0; + sig_bi[1] = 0; + sig_bi[2] = 1; + sig_bi[3] = 1; + break; + } + /*Reserved bit*/ + sig_bi[4] = 0; + + /* Length Field*/ + for (i = 0; i < 12; i++) + sig_bi[i + 5] = (LENGTH >> i) & 1; + + /* Parity Bit*/ + sig_bi[17] = 0; + for (i = 0; i < 17; i++) + sig_bi[17] = sig_bi[17] + sig_bi[i]; + + sig_bi[17] %= 2; + + /* Tail Field*/ + for (i = 18; i < 24; i++) + sig_bi[i] = 0; + + /* dump_buf(sig_bi,24);*/ + _rtw_memset(pPMacTxInfo->LSIG, 0, 3); + ByteToBit(pPMacTxInfo->LSIG, (bool *)sig_bi, 3); +} + + +void CRC8_generator( + bool *out, + bool *in, + u8 in_size +) +{ + u8 i = 0; + bool temp = 0, reg[] = {1, 1, 1, 1, 1, 1, 1, 1}; + + for (i = 0; i < in_size; i++) { /* take one's complement and bit reverse*/ + temp = in[i] ^ reg[7]; + reg[7] = reg[6]; + reg[6] = reg[5]; + reg[5] = reg[4]; + reg[4] = reg[3]; + reg[3] = reg[2]; + reg[2] = reg[1] ^ temp; + reg[1] = reg[0] ^ temp; + reg[0] = temp; + } + for (i = 0; i < 8; i++)/* take one's complement and bit reverse*/ + out[i] = reg[7 - i] ^ 1; +} + +/*/================================================================================ + HT-SIG1 MCS CW Length 24BIT + 24BIT + 7b 1b 16b + HT-SIG2 Smoothing Not sounding Rsvd AGG STBC FEC SGI N_ELTF CRC Tail + 1b 1b 1b 1b 2b 1b 1b 2b 8b 6b +================================================================================*/ +void HT_SIG_generator( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo +) +{ + u32 i; + bool sig_bi[48] = {0}, crc8[8] = {0}; + /* MCS Field*/ + for (i = 0; i < 7; i++) + sig_bi[i] = (pPMacPktInfo->MCS >> i) & 0x1; + /* Packet BW Setting*/ + sig_bi[7] = pPMacTxInfo->BandWidth; + /* HT-Length Field*/ + for (i = 0; i < 16; i++) + sig_bi[i + 8] = (pPMacTxInfo->PacketLength >> i) & 0x1; + /* Smoothing; 1->allow smoothing*/ + sig_bi[24] = 1; + /*Not Sounding*/ + sig_bi[25] = 1 - pPMacTxInfo->NDP_sound; + /*Reserved bit*/ + sig_bi[26] = 1; + /*/Aggregate*/ + sig_bi[27] = 0; + /*STBC Field*/ + if (pPMacTxInfo->bSTBC) { + sig_bi[28] = 1; + sig_bi[29] = 0; + } else { + sig_bi[28] = 0; + sig_bi[29] = 0; + } + /*Advance Coding, 0: BCC, 1: LDPC*/ + sig_bi[30] = pPMacTxInfo->bLDPC; + /* Short GI*/ + sig_bi[31] = pPMacTxInfo->bSGI; + /* N_ELTFs*/ + if (pPMacTxInfo->NDP_sound == FALSE) { + sig_bi[32] = 0; + sig_bi[33] = 0; + } else { + int N_ELTF = pPMacTxInfo->Ntx - pPMacPktInfo->Nss; + + for (i = 0; i < 2; i++) + sig_bi[32 + i] = (N_ELTF >> i) % 2; + } + /* CRC-8*/ + CRC8_generator(crc8, sig_bi, 34); + + for (i = 0; i < 8; i++) + sig_bi[34 + i] = crc8[i]; + + /*Tail*/ + for (i = 42; i < 48; i++) + sig_bi[i] = 0; + + _rtw_memset(pPMacTxInfo->HT_SIG, 0, 6); + ByteToBit(pPMacTxInfo->HT_SIG, sig_bi, 6); +} + + +/*====================================================================================== + VHT-SIG-A1 + BW Reserved STBC G_ID SU_Nsts P_AID TXOP_PS_NOT_ALLOW Reserved + 2b 1b 1b 6b 3b 9b 1b 2b 1b + VHT-SIG-A2 + SGI SGI_Nsym SU/MU coding LDPC_Extra SU_NCS Beamformed Reserved CRC Tail + 1b 1b 1b 1b 4b 1b 1b 8b 6b +======================================================================================*/ +void VHT_SIG_A_generator( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo) +{ + u32 i; + bool sig_bi[48], crc8[8]; + + _rtw_memset(sig_bi, 0, 48); + _rtw_memset(crc8, 0, 8); + + /* BW Setting*/ + for (i = 0; i < 2; i++) + sig_bi[i] = (pPMacTxInfo->BandWidth >> i) & 0x1; + /* Reserved Bit*/ + sig_bi[2] = 1; + /*STBC Field*/ + sig_bi[3] = pPMacTxInfo->bSTBC; + /*Group ID: Single User->A value of 0 or 63 indicates an SU PPDU. */ + for (i = 0; i < 6; i++) + sig_bi[4 + i] = 0; + /* N_STS/Partial AID*/ + for (i = 0; i < 12; i++) { + if (i < 3) + sig_bi[10 + i] = ((pPMacPktInfo->Nsts - 1) >> i) & 0x1; + else + sig_bi[10 + i] = 0; + } + /*TXOP_PS_NOT_ALLPWED*/ + sig_bi[22] = 0; + /*Reserved Bits*/ + sig_bi[23] = 1; + /*Short GI*/ + sig_bi[24] = pPMacTxInfo->bSGI; + if (pPMacTxInfo->bSGI > 0 && (pPMacPktInfo->N_sym % 10) == 9) + sig_bi[25] = 1; + else + sig_bi[25] = 0; + /* SU/MU[0] Coding*/ + sig_bi[26] = pPMacTxInfo->bLDPC; /* 0:BCC, 1:LDPC */ + sig_bi[27] = pPMacPktInfo->SIGA2B3; /*/ Record Extra OFDM Symols is added or not when LDPC is used*/ + /*SU MCS/MU[1-3] Coding*/ + for (i = 0; i < 4; i++) + sig_bi[28 + i] = (pPMacPktInfo->MCS >> i) & 0x1; + /*SU Beamform */ + sig_bi[32] = 0; /*packet.TXBF_en;*/ + /*Reserved Bit*/ + sig_bi[33] = 1; + /*CRC-8*/ + CRC8_generator(crc8, sig_bi, 34); + for (i = 0; i < 8; i++) + sig_bi[34 + i] = crc8[i]; + /*Tail*/ + for (i = 42; i < 48; i++) + sig_bi[i] = 0; + + _rtw_memset(pPMacTxInfo->VHT_SIG_A, 0, 6); + ByteToBit(pPMacTxInfo->VHT_SIG_A, sig_bi, 6); +} + +/*====================================================================================== + VHT-SIG-B + Length Resesrved Trail + 17/19/21 BIT 3/2/2 BIT 6b +======================================================================================*/ +void VHT_SIG_B_generator( + PRT_PMAC_TX_INFO pPMacTxInfo) +{ + bool sig_bi[32], crc8_bi[8]; + u32 i, len, res, tail = 6, total_len, crc8_in_len; + u32 sigb_len; + + _rtw_memset(sig_bi, 0, 32); + _rtw_memset(crc8_bi, 0, 8); + + /*Sounding Packet*/ + if (pPMacTxInfo->NDP_sound == 1) { + if (pPMacTxInfo->BandWidth == 0) { + bool sigb_temp[26] = {0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0}; + + _rtw_memcpy(sig_bi, sigb_temp, 26); + } else if (pPMacTxInfo->BandWidth == 1) { + bool sigb_temp[27] = {1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0}; + + _rtw_memcpy(sig_bi, sigb_temp, 27); + } else if (pPMacTxInfo->BandWidth == 2) { + bool sigb_temp[29] = {0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0}; + + _rtw_memcpy(sig_bi, sigb_temp, 29); + } + } else { /* Not NDP Sounding*/ + bool *sigb_temp[29] = {0}; + + if (pPMacTxInfo->BandWidth == 0) { + len = 17; + res = 3; + } else if (pPMacTxInfo->BandWidth == 1) { + len = 19; + res = 2; + } else if (pPMacTxInfo->BandWidth == 2) { + len = 21; + res = 2; + } else { + len = 21; + res = 2; + } + total_len = len + res + tail; + crc8_in_len = len + res; + + /*Length Field*/ + sigb_len = (pPMacTxInfo->PacketLength + 3) >> 2; + + for (i = 0; i < len; i++) + sig_bi[i] = (sigb_len >> i) & 0x1; + /*Reserved Field*/ + for (i = 0; i < res; i++) + sig_bi[len + i] = 1; + /* CRC-8*/ + CRC8_generator(crc8_bi, sig_bi, crc8_in_len); + + /* Tail */ + for (i = 0; i < tail; i++) + sig_bi[len + res + i] = 0; + } + + _rtw_memset(pPMacTxInfo->VHT_SIG_B, 0, 4); + ByteToBit(pPMacTxInfo->VHT_SIG_B, sig_bi, 4); + + pPMacTxInfo->VHT_SIG_B_CRC = 0; + ByteToBit(&(pPMacTxInfo->VHT_SIG_B_CRC), crc8_bi, 1); +} + +/*======================= + VHT Delimiter +=======================*/ +void VHT_Delimiter_generator( + PRT_PMAC_TX_INFO pPMacTxInfo +) +{ + bool sig_bi[32] = {0}, crc8[8] = {0}; + u32 crc8_in_len = 16; + u32 PacketLength = pPMacTxInfo->PacketLength; + int j; + + /* Delimiter[0]: EOF*/ + sig_bi[0] = 1; + /* Delimiter[1]: Reserved*/ + sig_bi[1] = 0; + /* Delimiter[3:2]: MPDU Length High*/ + sig_bi[2] = ((PacketLength - 4) >> 12) % 2; + sig_bi[3] = ((PacketLength - 4) >> 13) % 2; + /* Delimiter[15:4]: MPDU Length Low*/ + for (j = 4; j < 16; j++) + sig_bi[j] = ((PacketLength - 4) >> (j - 4)) % 2; + CRC8_generator(crc8, sig_bi, crc8_in_len); + for (j = 16; j < 24; j++) /* Delimiter[23:16]: CRC 8*/ + sig_bi[j] = crc8[j - 16]; + for (j = 24; j < 32; j++) /* Delimiter[31:24]: Signature ('4E' in Hex, 78 in Dec)*/ + sig_bi[j] = (78 >> (j - 24)) % 2; + + _rtw_memset(pPMacTxInfo->VHT_Delimiter, 0, 4); + ByteToBit(pPMacTxInfo->VHT_Delimiter, sig_bi, 4); +} + +#endif +#endif diff --git a/core/rtw_odm.c b/core/rtw_odm.c new file mode 100644 index 0000000..9651d4f --- /dev/null +++ b/core/rtw_odm.c @@ -0,0 +1,600 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include + +u32 rtw_phydm_ability_ops(_adapter *adapter, HAL_PHYDM_OPS ops, u32 ability) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(adapter); + struct dm_struct *podmpriv = &pHalData->odmpriv; + u32 result = 0; + + switch (ops) { + case HAL_PHYDM_DIS_ALL_FUNC: + podmpriv->support_ability = DYNAMIC_FUNC_DISABLE; + halrf_cmn_info_set(podmpriv, HALRF_CMNINFO_ABILITY, DYNAMIC_FUNC_DISABLE); + break; + case HAL_PHYDM_FUNC_SET: + podmpriv->support_ability |= ability; + break; + case HAL_PHYDM_FUNC_CLR: + podmpriv->support_ability &= ~(ability); + break; + case HAL_PHYDM_ABILITY_BK: + /* dm flag backup*/ + podmpriv->bk_support_ability = podmpriv->support_ability; + pHalData->bk_rf_ability = halrf_cmn_info_get(podmpriv, HALRF_CMNINFO_ABILITY); + break; + case HAL_PHYDM_ABILITY_RESTORE: + /* restore dm flag */ + podmpriv->support_ability = podmpriv->bk_support_ability; + halrf_cmn_info_set(podmpriv, HALRF_CMNINFO_ABILITY, pHalData->bk_rf_ability); + break; + case HAL_PHYDM_ABILITY_SET: + podmpriv->support_ability = ability; + break; + case HAL_PHYDM_ABILITY_GET: + result = podmpriv->support_ability; + break; + } + return result; +} + +/* set ODM_CMNINFO_IC_TYPE based on chip_type */ +void rtw_odm_init_ic_type(_adapter *adapter) +{ + struct dm_struct *odm = adapter_to_phydm(adapter); + u32 ic_type = chip_type_to_odm_ic_type(rtw_get_chip_type(adapter)); + + rtw_warn_on(!ic_type); + + odm_cmn_info_init(odm, ODM_CMNINFO_IC_TYPE, ic_type); +} + +void rtw_odm_adaptivity_ver_msg(void *sel, _adapter *adapter) +{ + RTW_PRINT_SEL(sel, "ADAPTIVITY_VERSION "ADAPTIVITY_VERSION"\n"); +} + +#define RTW_ADAPTIVITY_EN_DISABLE 0 +#define RTW_ADAPTIVITY_EN_ENABLE 1 + +void rtw_odm_adaptivity_en_msg(void *sel, _adapter *adapter) +{ + struct registry_priv *regsty = &adapter->registrypriv; + + RTW_PRINT_SEL(sel, "RTW_ADAPTIVITY_EN_"); + + if (regsty->adaptivity_en == RTW_ADAPTIVITY_EN_DISABLE) + _RTW_PRINT_SEL(sel, "DISABLE\n"); + else if (regsty->adaptivity_en == RTW_ADAPTIVITY_EN_ENABLE) + _RTW_PRINT_SEL(sel, "ENABLE\n"); + else + _RTW_PRINT_SEL(sel, "INVALID\n"); +} + +#define RTW_ADAPTIVITY_MODE_NORMAL 0 +#define RTW_ADAPTIVITY_MODE_CARRIER_SENSE 1 + +void rtw_odm_adaptivity_mode_msg(void *sel, _adapter *adapter) +{ + struct registry_priv *regsty = &adapter->registrypriv; + + RTW_PRINT_SEL(sel, "RTW_ADAPTIVITY_MODE_"); + + if (regsty->adaptivity_mode == RTW_ADAPTIVITY_MODE_NORMAL) + _RTW_PRINT_SEL(sel, "NORMAL\n"); + else if (regsty->adaptivity_mode == RTW_ADAPTIVITY_MODE_CARRIER_SENSE) + _RTW_PRINT_SEL(sel, "CARRIER_SENSE\n"); + else + _RTW_PRINT_SEL(sel, "INVALID\n"); +} + +void rtw_odm_adaptivity_config_msg(void *sel, _adapter *adapter) +{ + rtw_odm_adaptivity_ver_msg(sel, adapter); + rtw_odm_adaptivity_en_msg(sel, adapter); + rtw_odm_adaptivity_mode_msg(sel, adapter); +} + +bool rtw_odm_adaptivity_needed(_adapter *adapter) +{ + struct registry_priv *regsty = &adapter->registrypriv; + bool ret = _FALSE; + + if (regsty->adaptivity_en == RTW_ADAPTIVITY_EN_ENABLE) + ret = _TRUE; + + return ret; +} + +void rtw_odm_adaptivity_parm_msg(void *sel, _adapter *adapter) +{ + struct dm_struct *odm = adapter_to_phydm(adapter); + + rtw_odm_adaptivity_config_msg(sel, adapter); + + RTW_PRINT_SEL(sel, "%10s %16s\n" + , "th_l2h_ini", "th_edcca_hl_diff"); + RTW_PRINT_SEL(sel, "0x%-8x %-16d\n" + , (u8)odm->th_l2h_ini + , odm->th_edcca_hl_diff + ); +} + +void rtw_odm_adaptivity_parm_set(_adapter *adapter, s8 th_l2h_ini, s8 th_edcca_hl_diff) +{ + struct dm_struct *odm = adapter_to_phydm(adapter); + + odm->th_l2h_ini = th_l2h_ini; + odm->th_edcca_hl_diff = th_edcca_hl_diff; +} + +void rtw_odm_get_perpkt_rssi(void *sel, _adapter *adapter) +{ + struct dm_struct *odm = adapter_to_phydm(adapter); + + RTW_PRINT_SEL(sel, "rx_rate = %s, rssi_a = %d(%%), rssi_b = %d(%%)\n", + HDATA_RATE(odm->rx_rate), odm->rssi_a, odm->rssi_b); +} + + +void rtw_odm_acquirespinlock(_adapter *adapter, enum rt_spinlock_type type) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(adapter); + _irqL irqL; + + switch (type) { + case RT_IQK_SPINLOCK: + _enter_critical_bh(&pHalData->IQKSpinLock, &irqL); + default: + break; + } +} + +void rtw_odm_releasespinlock(_adapter *adapter, enum rt_spinlock_type type) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(adapter); + _irqL irqL; + + switch (type) { + case RT_IQK_SPINLOCK: + _exit_critical_bh(&pHalData->IQKSpinLock, &irqL); + default: + break; + } +} + +s16 rtw_odm_get_tx_power_mbm(struct dm_struct *dm, u8 rfpath, u8 rate, u8 bw, u8 cch) +{ + return phy_get_txpwr_single_mbm(dm->adapter, rfpath, mgn_rate_to_rs(rate), rate, bw, cch, 0, 0, 0, NULL); +} + +#ifdef CONFIG_DFS_MASTER +inline void rtw_odm_radar_detect_reset(_adapter *adapter) +{ + phydm_radar_detect_reset(adapter_to_phydm(adapter)); +} + +inline void rtw_odm_radar_detect_disable(_adapter *adapter) +{ + phydm_radar_detect_disable(adapter_to_phydm(adapter)); +} + +/* called after ch, bw is set */ +inline void rtw_odm_radar_detect_enable(_adapter *adapter) +{ + phydm_radar_detect_enable(adapter_to_phydm(adapter)); +} + +inline BOOLEAN rtw_odm_radar_detect(_adapter *adapter) +{ + return phydm_radar_detect(adapter_to_phydm(adapter)); +} + +static enum phydm_dfs_region_domain _rtw_dfs_regd_to_phydm[] = { + [RTW_DFS_REGD_NONE] = PHYDM_DFS_DOMAIN_UNKNOWN, + [RTW_DFS_REGD_FCC] = PHYDM_DFS_DOMAIN_FCC, + [RTW_DFS_REGD_MKK] = PHYDM_DFS_DOMAIN_MKK, + [RTW_DFS_REGD_ETSI] = PHYDM_DFS_DOMAIN_ETSI, +}; + +#define rtw_dfs_regd_to_phydm(region) (((region) >= RTW_DFS_REGD_NUM) ? _rtw_dfs_regd_to_phydm[RTW_DFS_REGD_NONE] : _rtw_dfs_regd_to_phydm[(region)]) + +void rtw_odm_update_dfs_region(struct dvobj_priv *dvobj) +{ + odm_cmn_info_init(dvobj_to_phydm(dvobj), ODM_CMNINFO_DFS_REGION_DOMAIN, rtw_dfs_regd_to_phydm(rtw_rfctl_get_dfs_domain(dvobj_to_rfctl(dvobj)))); +} + +inline u8 rtw_odm_radar_detect_polling_int_ms(struct dvobj_priv *dvobj) +{ + return phydm_dfs_polling_time(dvobj_to_phydm(dvobj)); +} +#endif /* CONFIG_DFS_MASTER */ + +void rtw_odm_parse_rx_phy_status_chinfo(union recv_frame *rframe, u8 *phys) +{ +#ifndef DBG_RX_PHYSTATUS_CHINFO +#define DBG_RX_PHYSTATUS_CHINFO 0 +#endif + +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT == 1) + _adapter *adapter = rframe->u.hdr.adapter; + struct dm_struct *phydm = adapter_to_phydm(adapter); + struct rx_pkt_attrib *attrib = &rframe->u.hdr.attrib; + u8 *wlanhdr = get_recvframe_data(rframe); + + if (phydm->support_ic_type & PHYSTS_2ND_TYPE_IC) { + /* + * 8723D: + * type_0(CCK) + * l_rxsc + * is filled with primary channel SC, not real rxsc. + * 0:LSC, 1:USC + * type_1(OFDM) + * rf_mode + * RF bandwidth when RX + * l_rxsc(legacy), ht_rxsc + * see below RXSC N-series + * type_2(Not used) + */ + /* + * 8821C, 8822B: + * type_0(CCK) + * l_rxsc + * is filled with primary channel SC, not real rxsc. + * 0:LSC, 1:USC + * type_1(OFDM) + * rf_mode + * RF bandwidth when RX + * l_rxsc(legacy), ht_rxsc + * see below RXSC AC-series + * type_2(Not used) + */ + + if ((*phys & 0xf) == 0) { + struct phy_sts_rpt_jgr2_type0 *phys_t0 = (struct phy_sts_rpt_jgr2_type0 *)phys; + + if (DBG_RX_PHYSTATUS_CHINFO) { + RTW_PRINT("phys_t%u ta="MAC_FMT" %s, %s(band:%u, ch:%u, l_rxsc:%u)\n" + , *phys & 0xf + , MAC_ARG(get_ta(wlanhdr)) + , is_broadcast_mac_addr(get_ra(wlanhdr)) ? "BC" : is_multicast_mac_addr(get_ra(wlanhdr)) ? "MC" : "UC" + , HDATA_RATE(attrib->data_rate) + , phys_t0->band, phys_t0->channel, phys_t0->rxsc + ); + } + + } else if ((*phys & 0xf) == 1) { + struct phy_sts_rpt_jgr2_type1 *phys_t1 = (struct phy_sts_rpt_jgr2_type1 *)phys; + u8 rxsc = (attrib->data_rate > DESC_RATE11M && attrib->data_rate < DESC_RATEMCS0) ? phys_t1->l_rxsc : phys_t1->ht_rxsc; + u8 pkt_cch = 0; + u8 pkt_bw = CHANNEL_WIDTH_20; + + #if ODM_IC_11N_SERIES_SUPPORT + if (phydm->support_ic_type & ODM_IC_11N_SERIES) { + /* RXSC N-series */ + #define RXSC_DUP 0 + #define RXSC_LSC 1 + #define RXSC_USC 2 + #define RXSC_40M 3 + + static const s8 cch_offset_by_rxsc[4] = {0, -2, 2, 0}; + + if (phys_t1->rf_mode == 0) { + pkt_cch = phys_t1->channel; + pkt_bw = CHANNEL_WIDTH_20; + } else if (phys_t1->rf_mode == 1) { + if (rxsc == RXSC_LSC || rxsc == RXSC_USC) { + pkt_cch = phys_t1->channel + cch_offset_by_rxsc[rxsc]; + pkt_bw = CHANNEL_WIDTH_20; + } else if (rxsc == RXSC_40M) { + pkt_cch = phys_t1->channel; + pkt_bw = CHANNEL_WIDTH_40; + } + } else + rtw_warn_on(1); + + goto type1_end; + } + #endif /* ODM_IC_11N_SERIES_SUPPORT */ + + #if ODM_IC_11AC_SERIES_SUPPORT + if (phydm->support_ic_type & ODM_IC_11AC_SERIES) { + /* RXSC AC-series */ + #define RXSC_DUP 0 /* 0: RX from all SC of current rf_mode */ + + #define RXSC_LL20M_OF_160M 8 /* 1~8: RX from 20MHz SC */ + #define RXSC_L20M_OF_160M 6 + #define RXSC_L20M_OF_80M 4 + #define RXSC_L20M_OF_40M 2 + #define RXSC_U20M_OF_40M 1 + #define RXSC_U20M_OF_80M 3 + #define RXSC_U20M_OF_160M 5 + #define RXSC_UU20M_OF_160M 7 + + #define RXSC_L40M_OF_160M 12 /* 9~12: RX from 40MHz SC */ + #define RXSC_L40M_OF_80M 10 + #define RXSC_U40M_OF_80M 9 + #define RXSC_U40M_OF_160M 11 + + #define RXSC_L80M_OF_160M 14 /* 13~14: RX from 80MHz SC */ + #define RXSC_U80M_OF_160M 13 + + static const s8 cch_offset_by_rxsc[15] = {0, 2, -2, 6, -6, 10, -10, 14, -14, 4, -4, 12, -12, 8, -8}; + + if (phys_t1->rf_mode == 0) { + /* RF 20MHz */ + pkt_cch = phys_t1->channel; + pkt_bw = CHANNEL_WIDTH_20; + goto type1_end; + } + + if (rxsc == 0) { + /* RF and RX with same BW */ + if (attrib->data_rate >= DESC_RATEMCS0) { + pkt_cch = phys_t1->channel; + pkt_bw = phys_t1->rf_mode; + } + goto type1_end; + } + + if ((phys_t1->rf_mode == 1 && rxsc >= 1 && rxsc <= 2) /* RF 40MHz, RX 20MHz */ + || (phys_t1->rf_mode == 2 && rxsc >= 1 && rxsc <= 4) /* RF 80MHz, RX 20MHz */ + || (phys_t1->rf_mode == 3 && rxsc >= 1 && rxsc <= 8) /* RF 160MHz, RX 20MHz */ + ) { + pkt_cch = phys_t1->channel + cch_offset_by_rxsc[rxsc]; + pkt_bw = CHANNEL_WIDTH_20; + } else if ((phys_t1->rf_mode == 2 && rxsc >= 9 && rxsc <= 10) /* RF 80MHz, RX 40MHz */ + || (phys_t1->rf_mode == 3 && rxsc >= 9 && rxsc <= 12) /* RF 160MHz, RX 40MHz */ + ) { + if (attrib->data_rate >= DESC_RATEMCS0) { + pkt_cch = phys_t1->channel + cch_offset_by_rxsc[rxsc]; + pkt_bw = CHANNEL_WIDTH_40; + } + } else if ((phys_t1->rf_mode == 3 && rxsc >= 13 && rxsc <= 14) /* RF 160MHz, RX 80MHz */ + ) { + if (attrib->data_rate >= DESC_RATEMCS0) { + pkt_cch = phys_t1->channel + cch_offset_by_rxsc[rxsc]; + pkt_bw = CHANNEL_WIDTH_80; + } + } else + rtw_warn_on(1); + + } + #endif /* ODM_IC_11AC_SERIES_SUPPORT */ + +type1_end: + if (DBG_RX_PHYSTATUS_CHINFO) { + RTW_PRINT("phys_t%u ta="MAC_FMT" %s, %s(band:%u, ch:%u, rf_mode:%u, l_rxsc:%u, ht_rxsc:%u) => %u,%u\n" + , *phys & 0xf + , MAC_ARG(get_ta(wlanhdr)) + , is_broadcast_mac_addr(get_ra(wlanhdr)) ? "BC" : is_multicast_mac_addr(get_ra(wlanhdr)) ? "MC" : "UC" + , HDATA_RATE(attrib->data_rate) + , phys_t1->band, phys_t1->channel, phys_t1->rf_mode, phys_t1->l_rxsc, phys_t1->ht_rxsc + , pkt_cch, pkt_bw + ); + } + + /* for now, only return cneter channel of 20MHz packet */ + if (pkt_cch && pkt_bw == CHANNEL_WIDTH_20) + attrib->ch = pkt_cch; + + } else { + struct phy_sts_rpt_jgr2_type2 *phys_t2 = (struct phy_sts_rpt_jgr2_type2 *)phys; + + if (DBG_RX_PHYSTATUS_CHINFO) { + RTW_PRINT("phys_t%u ta="MAC_FMT" %s, %s(band:%u, ch:%u, l_rxsc:%u, ht_rxsc:%u)\n" + , *phys & 0xf + , MAC_ARG(get_ta(wlanhdr)) + , is_broadcast_mac_addr(get_ra(wlanhdr)) ? "BC" : is_multicast_mac_addr(get_ra(wlanhdr)) ? "MC" : "UC" + , HDATA_RATE(attrib->data_rate) + , phys_t2->band, phys_t2->channel, phys_t2->l_rxsc, phys_t2->ht_rxsc + ); + } + } + } +#endif /* (ODM_PHY_STATUS_NEW_TYPE_SUPPORT == 1) */ + +} + +#if defined(CONFIG_RTL8822C) && defined(CONFIG_LPS_PG) +void +debug_DACK( + struct dm_struct *dm +) +{ + //P_PHYDM_FUNC dm; + //dm = &(SysMib.ODM.Phydm); + //PIQK_OFFLOAD_PARM pIQK_info; + //pIQK_info= &(SysMib.ODM.IQKParm); + u8 i; + u32 temp1, temp2, temp3; + + temp1 = odm_get_bb_reg(dm, 0x1860, bMaskDWord); + temp2 = odm_get_bb_reg(dm, 0x4160, bMaskDWord); + temp3 = odm_get_bb_reg(dm, 0x9b4, bMaskDWord); + + odm_set_bb_reg(dm, 0x9b4, bMaskDWord, 0xdb66db00); + + //pathA + odm_set_bb_reg(dm, 0x1830, BIT(30), 0x0); + odm_set_bb_reg(dm, 0x1860, 0xfc000000, 0x3c); + + RTW_INFO("path A i\n"); + //i + for (i = 0; i < 0xf; i++) { + odm_set_bb_reg(dm, 0x18b0, 0xf0000000, i); + RTW_INFO("[0][0][%d] = 0x%08x\n", i, (u16)odm_get_bb_reg(dm,0x2810,0x7fc0000)); + //pIQK_info->msbk_d[0][0][i] = (u16)odm_get_bb_reg(dm,0x2810,0x7fc0000); + } + RTW_INFO("path A q\n"); + //q + for (i = 0; i < 0xf; i++) { + odm_set_bb_reg(dm, 0x18cc, 0xf0000000, i); + RTW_INFO("[0][1][%d] = 0x%08x\n", i, (u16)odm_get_bb_reg(dm,0x283c,0x7fc0000)); + //pIQK_info->msbk_d[0][1][i] = (u16)odm_get_bb_reg(dm,0x283c,0x7fc0000); + } + //pathB + odm_set_bb_reg(dm, 0x4130, BIT(30), 0x0); + odm_set_bb_reg(dm, 0x4160, 0xfc000000, 0x3c); + + RTW_INFO("\npath B i\n"); + //i + for (i = 0; i < 0xf; i++) { + odm_set_bb_reg(dm, 0x41b0, 0xf0000000, i); + RTW_INFO("[1][0][%d] = 0x%08x\n", i, (u16)odm_get_bb_reg(dm,0x4510,0x7fc0000)); + //pIQK_info->msbk_d[1][0][i] = (u16)odm_get_bb_reg(dm,0x2810,0x7fc0000); + } + RTW_INFO("path B q\n"); + //q + for (i = 0; i < 0xf; i++) { + odm_set_bb_reg(dm, 0x41cc, 0xf0000000, i); + RTW_INFO("[1][1][%d] = 0x%08x\n", i, (u16)odm_get_bb_reg(dm,0x453c,0x7fc0000)); + //pIQK_info->msbk_d[1][1][i] = (u16)odm_get_bb_reg(dm,0x283c,0x7fc0000); + } + + //restore to normal + odm_set_bb_reg(dm, 0x1830, BIT(30), 0x1); + odm_set_bb_reg(dm, 0x4130, BIT(30), 0x1); + odm_set_bb_reg(dm, 0x1860, bMaskDWord, temp1); + odm_set_bb_reg(dm, 0x4160, bMaskDWord, temp2); + odm_set_bb_reg(dm, 0x9b4, bMaskDWord, temp3); + + +} + +void +debug_IQK( + struct dm_struct *dm, + IN u8 idx, + IN u8 path +) +{ + u8 i, ch; + u32 tmp; + u32 bit_mask_20_16 = BIT(20) | BIT(19) | BIT(18) | BIT(17) | BIT(16); + + RTW_INFO("idx = %d, path = %d\n", idx, path); + + odm_set_bb_reg(dm, 0x1b00, MASKDWORD, 0x8 | path << 1); + + if (idx == TX_IQK) {//TXCFIR + odm_set_bb_reg(dm, R_0x1b20, BIT(31) | BIT(30), 0x3); + } else {//RXCFIR + odm_set_bb_reg(dm, R_0x1b20, BIT(31) | BIT(30), 0x1); + } + odm_set_bb_reg(dm, R_0x1bd4, BIT(21), 0x1); + odm_set_bb_reg(dm, R_0x1bd4, bit_mask_20_16, 0x10); + for (i = 0; i <= 16; i++) { + odm_set_bb_reg(dm, R_0x1bd8, MASKDWORD, 0xe0000001 | i << 2); + tmp = odm_get_bb_reg(dm, R_0x1bfc, MASKDWORD); + RTW_INFO("iqk_cfir_real[%d][%d][%d] = 0x%x\n", path, idx, i, ((tmp & 0x0fff0000) >> 16)); + //iqk_info->iqk_cfir_real[ch][path][idx][i] = + // (tmp & 0x0fff0000) >> 16; + RTW_INFO("iqk_cfir_imag[%d][%d][%d] = 0x%x\n", path, idx, i, (tmp & 0x0fff)); + //iqk_info->iqk_cfir_imag[ch][path][idx][i] = tmp & 0x0fff; + } + odm_set_bb_reg(dm, R_0x1b20, BIT(31) | BIT(30), 0x0); + //odm_set_bb_reg(dm, R_0x1bd8, MASKDWORD, 0x0); +} + +__odm_func__ void +debug_information_8822c( + struct dm_struct *dm) +{ + struct dm_dpk_info *dpk_info = &dm->dpk_info; + + u32 reg_rf18; + + if (odm_get_bb_reg(dm, R_0x1e7c, BIT(30))) + dpk_info->is_tssi_mode = true; + else + dpk_info->is_tssi_mode = false; + + reg_rf18 = odm_get_rf_reg(dm, RF_PATH_A, RF_0x18, RFREG_MASK); + + dpk_info->dpk_band = (u8)((reg_rf18 & BIT(16)) >> 16); /*0/1:G/A*/ + dpk_info->dpk_ch = (u8)reg_rf18 & 0xff; + dpk_info->dpk_bw = (u8)((reg_rf18 & 0x3000) >> 12); /*3/2/1:20/40/80*/ + + RTW_INFO("[DPK] TSSI/ Band/ CH/ BW = %d / %s / %d / %s\n", + dpk_info->is_tssi_mode, dpk_info->dpk_band == 0 ? "2G" : "5G", + dpk_info->dpk_ch, + dpk_info->dpk_bw == 3 ? "20M" : (dpk_info->dpk_bw == 2 ? "40M" : "80M")); +} + +extern void _dpk_get_coef_8822c(void *dm_void, u8 path); + +__odm_func__ void +debug_reload_data_8822c( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + + u8 path; + u32 u32tmp; + + debug_information_8822c(dm); + + for (path = 0; path < DPK_RF_PATH_NUM_8822C; path++) { + + RTW_INFO("[DPK] Reload path: 0x%x\n", path); + + odm_set_bb_reg(dm, R_0x1b00, MASKDWORD, 0x8 | (path << 1)); + + /*txagc bnd*/ + if (dpk_info->dpk_band == 0x0) + u32tmp = odm_get_bb_reg(dm, R_0x1b60, MASKDWORD); + else + u32tmp = odm_get_bb_reg(dm, R_0x1b60, MASKDWORD); + + RTW_INFO("[DPK] txagc bnd = 0x%08x\n", u32tmp); + + u32tmp = odm_get_bb_reg(dm, R_0x1b64, MASKBYTE3); + RTW_INFO("[DPK] dpk_txagc = 0x%08x\n", u32tmp); + + //debug_coef_write_8822c(dm, path, dpk_info->dpk_path_ok & BIT(path) >> path); + _dpk_get_coef_8822c(dm, path); + + //debug_one_shot_8822c(dm, path, DPK_ON); + + odm_set_bb_reg(dm, R_0x1b00, 0x0000000f, 0xc); + + if (path == RF_PATH_A) + u32tmp = odm_get_bb_reg(dm, R_0x1b04, 0x0fffffff); + else + u32tmp = odm_get_bb_reg(dm, R_0x1b5c, 0x0fffffff); + + RTW_INFO("[DPK] dpk_gs = 0x%08x\n", u32tmp); + + } +} + +void odm_lps_pg_debug_8822c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + debug_DACK(dm); + debug_IQK(dm, TX_IQK, RF_PATH_A); + debug_IQK(dm, RX_IQK, RF_PATH_A); + debug_IQK(dm, TX_IQK, RF_PATH_B); + debug_IQK(dm, RX_IQK, RF_PATH_B); + debug_reload_data_8822c(dm); +} +#endif /* defined(CONFIG_RTL8822C) && defined(CONFIG_LPS_PG) */ + diff --git a/core/rtw_p2p.c b/core/rtw_p2p.c new file mode 100644 index 0000000..61eba1d --- /dev/null +++ b/core/rtw_p2p.c @@ -0,0 +1,5029 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_P2P_C_ + +#include + +#ifdef CONFIG_P2P + +int rtw_p2p_is_channel_list_ok(u8 desired_ch, u8 *ch_list, u8 ch_cnt) +{ + int found = 0, i = 0; + + for (i = 0; i < ch_cnt; i++) { + if (ch_list[i] == desired_ch) { + found = 1; + break; + } + } + return found ; +} + +int is_any_client_associated(_adapter *padapter) +{ + return padapter->stapriv.asoc_list_cnt ? _TRUE : _FALSE; +} + +static u32 go_add_group_info_attr(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + _irqL irqL; + _list *phead, *plist; + u32 len = 0; + u16 attr_len = 0; + u8 tmplen, *pdata_attr, *pstart, *pcur; + struct sta_info *psta = NULL; + _adapter *padapter = pwdinfo->padapter; + struct sta_priv *pstapriv = &padapter->stapriv; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + pdata_attr = rtw_zmalloc(MAX_P2P_IE_LEN); + + if (NULL == pdata_attr) { + RTW_INFO("%s pdata_attr malloc failed\n", __FUNCTION__); + goto _exit; + } + + pstart = pdata_attr; + pcur = pdata_attr; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + /* look up sta asoc_queue */ + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + + plist = get_next(plist); + + + if (psta->is_p2p_device) { + tmplen = 0; + + pcur++; + + /* P2P device address */ + _rtw_memcpy(pcur, psta->dev_addr, ETH_ALEN); + pcur += ETH_ALEN; + + /* P2P interface address */ + _rtw_memcpy(pcur, psta->cmn.mac_addr, ETH_ALEN); + pcur += ETH_ALEN; + + *pcur = psta->dev_cap; + pcur++; + + /* *(u16*)(pcur) = cpu_to_be16(psta->config_methods); */ + RTW_PUT_BE16(pcur, psta->config_methods); + pcur += 2; + + _rtw_memcpy(pcur, psta->primary_dev_type, 8); + pcur += 8; + + *pcur = psta->num_of_secdev_type; + pcur++; + + _rtw_memcpy(pcur, psta->secdev_types_list, psta->num_of_secdev_type * 8); + pcur += psta->num_of_secdev_type * 8; + + if (psta->dev_name_len > 0) { + /* *(u16*)(pcur) = cpu_to_be16( WPS_ATTR_DEVICE_NAME ); */ + RTW_PUT_BE16(pcur, WPS_ATTR_DEVICE_NAME); + pcur += 2; + + /* *(u16*)(pcur) = cpu_to_be16( psta->dev_name_len ); */ + RTW_PUT_BE16(pcur, psta->dev_name_len); + pcur += 2; + + _rtw_memcpy(pcur, psta->dev_name, psta->dev_name_len); + pcur += psta->dev_name_len; + } + + + tmplen = (u8)(pcur - pstart); + + *pstart = (tmplen - 1); + + attr_len += tmplen; + + /* pstart += tmplen; */ + pstart = pcur; + + } + + + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + if (attr_len > 0) + len = rtw_set_p2p_attr_content(pbuf, P2P_ATTR_GROUP_INFO, attr_len, pdata_attr); + + rtw_mfree(pdata_attr, MAX_P2P_IE_LEN); + +_exit: + return len; + +} + +static void issue_group_disc_req(struct wifidirect_info *pwdinfo, u8 *da) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + _adapter *padapter = pwdinfo->padapter; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + unsigned char category = RTW_WLAN_CATEGORY_P2P;/* P2P action frame */ + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_GO_DISC_REQUEST; + u8 dialogToken = 0; + + RTW_INFO("[%s]\n", __FUNCTION__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pwdinfo->interface_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pwdinfo->interface_addr, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* Build P2P action frame header */ + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pattrib->pktlen)); + + /* there is no IE in this P2P action frame */ + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + +} + +static void issue_p2p_devdisc_resp(struct wifidirect_info *pwdinfo, u8 *da, u8 status, u8 dialogToken) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + _adapter *padapter = pwdinfo->padapter; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_DEVDISC_RESP; + u8 p2pie[8] = { 0x00 }; + u32 p2pielen = 0; + + RTW_INFO("[%s]\n", __FUNCTION__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pwdinfo->device_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pwdinfo->device_addr, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* Build P2P public action frame header */ + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pattrib->pktlen)); + + + /* Build P2P IE */ + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* P2P_ATTR_STATUS */ + p2pielen += rtw_set_p2p_attr_content(&p2pie[p2pielen], P2P_ATTR_STATUS, 1, &status); + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, p2pie, &pattrib->pktlen); + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + +} + +static void issue_p2p_provision_resp(struct wifidirect_info *pwdinfo, u8 *raddr, u8 *frame_body, u16 config_method) +{ + _adapter *padapter = pwdinfo->padapter; + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u8 dialogToken = frame_body[7]; /* The Dialog Token of provisioning discovery request frame. */ + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_PROVISION_DISC_RESP; + u8 wpsie[100] = { 0x00 }; + u8 wpsielen = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, raddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(padapter), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pattrib->pktlen)); + + wpsielen = 0; + /* WPS OUI */ + /* *(u32*) ( wpsie ) = cpu_to_be32( WPSOUI ); */ + RTW_PUT_BE32(wpsie, WPSOUI); + wpsielen += 4; + +#if 0 + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ +#endif + + /* Config Method */ + /* Type: */ + /* *(u16*) ( wpsie + wpsielen ) = cpu_to_be16( WPS_ATTR_CONF_METHOD ); */ + RTW_PUT_BE16(wpsie + wpsielen, WPS_ATTR_CONF_METHOD); + wpsielen += 2; + + /* Length: */ + /* *(u16*) ( wpsie + wpsielen ) = cpu_to_be16( 0x0002 ); */ + RTW_PUT_BE16(wpsie + wpsielen, 0x0002); + wpsielen += 2; + + /* Value: */ + /* *(u16*) ( wpsie + wpsielen ) = cpu_to_be16( config_method ); */ + RTW_PUT_BE16(wpsie + wpsielen, config_method); + wpsielen += 2; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pattrib->pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_provdisc_resp_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + return; + +} + +static void issue_p2p_presence_resp(struct wifidirect_info *pwdinfo, u8 *da, u8 status, u8 dialogToken) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + _adapter *padapter = pwdinfo->padapter; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + unsigned char category = RTW_WLAN_CATEGORY_P2P;/* P2P action frame */ + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_PRESENCE_RESPONSE; + u8 p2pie[MAX_P2P_IE_LEN] = { 0x00 }; + u8 noa_attr_content[32] = { 0x00 }; + u32 p2pielen = 0; + + RTW_INFO("[%s]\n", __FUNCTION__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pwdinfo->interface_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pwdinfo->interface_addr, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* Build P2P action frame header */ + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pattrib->pktlen)); + + + /* Add P2P IE header */ + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Add Status attribute in P2P IE */ + p2pielen += rtw_set_p2p_attr_content(&p2pie[p2pielen], P2P_ATTR_STATUS, 1, &status); + + /* Add NoA attribute in P2P IE */ + noa_attr_content[0] = 0x1;/* index */ + noa_attr_content[1] = 0x0;/* CTWindow and OppPS Parameters */ + + /* todo: Notice of Absence Descriptor(s) */ + + p2pielen += rtw_set_p2p_attr_content(&p2pie[p2pielen], P2P_ATTR_NOA, 2, noa_attr_content); + + + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, p2pie, &(pattrib->pktlen)); + + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + +} + +u32 build_beacon_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 p2pie[MAX_P2P_IE_LEN] = { 0x00 }; + u16 capability = 0; + u32 len = 0, p2pielen = 0; + + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + + /* According to the P2P Specification, the beacon frame should contain 3 P2P attributes */ + /* 1. P2P Capability */ + /* 2. P2P Device ID */ + /* 3. Notice of Absence ( NOA ) */ + + /* P2P Capability ATTR */ + /* Type: */ + /* Length: */ + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + /* Be able to participate in additional P2P Groups and */ + /* support the P2P Invitation Procedure */ + /* Group Capability Bitmap, 1 byte */ + capability = P2P_DEVCAP_INVITATION_PROC | P2P_DEVCAP_CLIENT_DISCOVERABILITY; + capability |= ((P2P_GRPCAP_GO | P2P_GRPCAP_INTRABSS) << 8); + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_PROVISIONING_ING)) + capability |= (P2P_GRPCAP_GROUP_FORMATION << 8); + + capability = cpu_to_le16(capability); + + p2pielen += rtw_set_p2p_attr_content(&p2pie[p2pielen], P2P_ATTR_CAPABILITY, 2, (u8 *)&capability); + + + /* P2P Device ID ATTR */ + p2pielen += rtw_set_p2p_attr_content(&p2pie[p2pielen], P2P_ATTR_DEVICE_ID, ETH_ALEN, pwdinfo->device_addr); + + + /* Notice of Absence ATTR */ + /* Type: */ + /* Length: */ + /* Value: */ + + /* go_add_noa_attr(pwdinfo); */ + + + pbuf = rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &len); + + + return len; + +} + +#ifdef CONFIG_WFD +u32 build_beacon_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u16 val16 = 0; + u32 len = 0, wfdielen = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110812 */ + /* According to the WFD Specification, the beacon frame should contain 4 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID */ + /* 3. Coupled Sink Information */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + + if (P2P_ROLE_GO == pwdinfo->role) { + if (is_any_client_associated(pwdinfo->padapter)) { + /* WFD primary sink + WiFi Direct mode + WSD (WFD Service Discovery) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + } else { + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSD (WFD Service Discovery) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + } + + } else { + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + } + + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_probe_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u16 val16 = 0; + u32 len = 0, wfdielen = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110812 */ + /* According to the WFD Specification, the probe request frame should contain 4 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID */ + /* 3. Coupled Sink Information */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + + if (1 == pwdinfo->wfd_tdls_enable) { + /* WFD primary sink + available for WFD session + WiFi TDLS mode + WSC ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | + WFD_DEVINFO_SESSION_AVAIL | + WFD_DEVINFO_WSD | + WFD_DEVINFO_PC_TDLS; + RTW_PUT_BE16(wfdie + wfdielen, val16); + } else { + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSC ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | + WFD_DEVINFO_SESSION_AVAIL | + WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + } + + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_probe_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf, u8 tunneled) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 len = 0, wfdielen = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + u16 v16 = 0; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110812 */ + /* According to the WFD Specification, the probe response frame should contain 4 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID */ + /* 3. Coupled Sink Information */ + /* 4. WFD Session Information */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + available for WFD session + WiFi Direct mode */ + + if (_TRUE == pwdinfo->session_available) { + if (P2P_ROLE_GO == pwdinfo->role) { + if (is_any_client_associated(pwdinfo->padapter)) { + if (pwdinfo->wfd_tdls_enable) { + /* TDLS mode + WSD ( WFD Service Discovery ) */ + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_WSD | WFD_DEVINFO_PC_TDLS | WFD_DEVINFO_HDCP_SUPPORT; + RTW_PUT_BE16(wfdie + wfdielen, v16); + } else { + /* WiFi Direct mode + WSD ( WFD Service Discovery ) */ + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_WSD | WFD_DEVINFO_HDCP_SUPPORT; + RTW_PUT_BE16(wfdie + wfdielen, v16); + } + } else { + if (pwdinfo->wfd_tdls_enable) { + /* available for WFD session + TDLS mode + WSD ( WFD Service Discovery ) */ + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD | WFD_DEVINFO_PC_TDLS | WFD_DEVINFO_HDCP_SUPPORT; + RTW_PUT_BE16(wfdie + wfdielen, v16); + } else { + /* available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD | WFD_DEVINFO_HDCP_SUPPORT; + RTW_PUT_BE16(wfdie + wfdielen, v16); + } + } + } else { + if (pwdinfo->wfd_tdls_enable) { + /* available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD | WFD_DEVINFO_PC_TDLS | WFD_DEVINFO_HDCP_SUPPORT; + RTW_PUT_BE16(wfdie + wfdielen, v16); + } else { + /* available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD | WFD_DEVINFO_HDCP_SUPPORT; + RTW_PUT_BE16(wfdie + wfdielen, v16); + } + } + } else { + if (pwdinfo->wfd_tdls_enable) { + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_WSD | WFD_DEVINFO_PC_TDLS | WFD_DEVINFO_HDCP_SUPPORT; + RTW_PUT_BE16(wfdie + wfdielen, v16); + } else { + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_WSD | WFD_DEVINFO_HDCP_SUPPORT; + RTW_PUT_BE16(wfdie + wfdielen, v16); + } + } + + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* WFD Session Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_SESSION_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0000); + wfdielen += 2; + + /* Todo: to add the list of WFD device info descriptor in WFD group. */ + + } +#ifdef CONFIG_CONCURRENT_MODE +#ifdef CONFIG_TDLS + { + int i; + _adapter *iface = NULL; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + if (iface == padapter) + continue; + + if ((tunneled == 0) && (iface->wdinfo.wfd_tdls_enable == 1)) { + /* Alternative MAC Address ATTR + Type: */ + wfdie[wfdielen++] = WFD_ATTR_ALTER_MAC; + + /* Length: + Note: In the WFD specification, the size of length field is 2.*/ + RTW_PUT_BE16(wfdie + wfdielen, ETH_ALEN); + wfdielen += 2; + + /* Value: + Alternative MAC Address*/ + _rtw_memcpy(wfdie + wfdielen, adapter_mac_addr(iface), ETH_ALEN); + wfdielen += ETH_ALEN; + } + } + } + } + +#endif /* CONFIG_TDLS*/ +#endif /* CONFIG_CONCURRENT_MODE */ + + pbuf = rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_assoc_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u16 val16 = 0; + u32 len = 0, wfdielen = 0; + _adapter *padapter = NULL; + struct mlme_priv *pmlmepriv = NULL; + struct wifi_display_info *pwfd_info = NULL; + + padapter = pwdinfo->padapter; + pmlmepriv = &padapter->mlmepriv; + pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) || rtw_p2p_chk_state(pwdinfo, P2P_STATE_IDLE)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110812 */ + /* According to the WFD Specification, the probe request frame should contain 4 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID */ + /* 3. Coupled Sink Information */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_assoc_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 len = 0, wfdielen = 0; + u16 val16 = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110812 */ + /* According to the WFD Specification, the probe request frame should contain 4 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID */ + /* 3. Coupled Sink Information */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_nego_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 len = 0, wfdielen = 0; + u16 val16 = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110825 */ + /* According to the WFD Specification, the negotiation request frame should contain 3 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID ( Optional ) */ + /* 3. Local IP Adress ( Optional ) */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + WiFi Direct mode + WSD ( WFD Service Discovery ) + WFD Session Available */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_WSD | WFD_DEVINFO_SESSION_AVAIL; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_nego_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 len = 0, wfdielen = 0; + u16 val16 = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110825 */ + /* According to the WFD Specification, the negotiation request frame should contain 3 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID ( Optional ) */ + /* 3. Local IP Adress ( Optional ) */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + WiFi Direct mode + WSD ( WFD Service Discovery ) + WFD Session Available */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_WSD | WFD_DEVINFO_SESSION_AVAIL; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_nego_confirm_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 len = 0, wfdielen = 0; + u16 val16 = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110825 */ + /* According to the WFD Specification, the negotiation request frame should contain 3 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID ( Optional ) */ + /* 3. Local IP Adress ( Optional ) */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + WiFi Direct mode + WSD ( WFD Service Discovery ) + WFD Session Available */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_WSD | WFD_DEVINFO_SESSION_AVAIL; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + + pbuf = rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_invitation_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 len = 0, wfdielen = 0; + u16 val16 = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110825 */ + /* According to the WFD Specification, the provision discovery request frame should contain 3 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID ( Optional ) */ + /* 3. Local IP Adress ( Optional ) */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + if (P2P_ROLE_GO == pwdinfo->role) { + /* WFD Session Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_SESSION_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0000); + wfdielen += 2; + + /* Todo: to add the list of WFD device info descriptor in WFD group. */ + + } + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_invitation_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u16 val16 = 0; + u32 len = 0, wfdielen = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110825 */ + /* According to the WFD Specification, the provision discovery request frame should contain 3 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID ( Optional ) */ + /* 3. Local IP Adress ( Optional ) */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + if (P2P_ROLE_GO == pwdinfo->role) { + /* WFD Session Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_SESSION_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0000); + wfdielen += 2; + + /* Todo: to add the list of WFD device info descriptor in WFD group. */ + + } + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_provdisc_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 len = 0, wfdielen = 0; + u16 val16 = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110825 */ + /* According to the WFD Specification, the provision discovery request frame should contain 3 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID ( Optional ) */ + /* 3. Local IP Adress ( Optional ) */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} + +u32 build_provdisc_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 len = 0, wfdielen = 0; + u16 val16 = 0; + _adapter *padapter = pwdinfo->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->wdinfo.wfd_info; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + goto exit; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* Commented by Albert 20110825 */ + /* According to the WFD Specification, the provision discovery response frame should contain 3 WFD attributes */ + /* 1. WFD Device Information */ + /* 2. Associated BSSID ( Optional ) */ + /* 3. Local IP Adress ( Optional ) */ + + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* WFD primary sink + available for WFD session + WiFi Direct mode + WSD ( WFD Service Discovery ) */ + val16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, val16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + wfdielen += ETH_ALEN; + + /* Coupled Sink Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_COUPLED_SINK_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0007); + wfdielen += 2; + + /* Value: */ + /* Coupled Sink Status bitmap */ + /* Not coupled/available for Coupling */ + wfdie[wfdielen++] = 0; + /* MAC Addr. */ + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + wfdie[wfdielen++] = 0; + + rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, &len); + +exit: + return len; +} +#endif /* CONFIG_WFD */ + +u32 build_probe_resp_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u8 p2pie[MAX_P2P_IE_LEN] = { 0x00 }; + u32 len = 0, p2pielen = 0; + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20100907 */ + /* According to the P2P Specification, the probe response frame should contain 5 P2P attributes */ + /* 1. P2P Capability */ + /* 2. Extended Listen Timing */ + /* 3. Notice of Absence ( NOA ) ( Only GO needs this ) */ + /* 4. Device Info */ + /* 5. Group Info ( Only GO need this ) */ + + /* P2P Capability ATTR */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 0x0002 ); */ + RTW_PUT_LE16(p2pie + p2pielen, 0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + p2pie[p2pielen++] = DMP_P2P_DEVCAP_SUPPORT; + + /* Group Capability Bitmap, 1 byte */ + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + p2pie[p2pielen] = (P2P_GRPCAP_GO | P2P_GRPCAP_INTRABSS); + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_PROVISIONING_ING)) + p2pie[p2pielen] |= P2P_GRPCAP_GROUP_FORMATION; + + p2pielen++; + } else if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_DEVICE)) { + /* Group Capability Bitmap, 1 byte */ + if (pwdinfo->persistent_supported) + p2pie[p2pielen++] = P2P_GRPCAP_PERSISTENT_GROUP | DMP_P2P_GRPCAP_SUPPORT; + else + p2pie[p2pielen++] = DMP_P2P_GRPCAP_SUPPORT; + } + + /* Extended Listen Timing ATTR */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_EX_LISTEN_TIMING; + + /* Length: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 0x0004 ); */ + RTW_PUT_LE16(p2pie + p2pielen, 0x0004); + p2pielen += 2; + + /* Value: */ + /* Availability Period */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 0xFFFF ); */ + RTW_PUT_LE16(p2pie + p2pielen, 0xFFFF); + p2pielen += 2; + + /* Availability Interval */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 0xFFFF ); */ + RTW_PUT_LE16(p2pie + p2pielen, 0xFFFF); + p2pielen += 2; + + + /* Notice of Absence ATTR */ + /* Type: */ + /* Length: */ + /* Value: */ + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* go_add_noa_attr(pwdinfo); */ + } + + /* Device Info ATTR */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_DEVICE_INFO; + + /* Length: */ + /* 21->P2P Device Address (6bytes) + Config Methods (2bytes) + Primary Device Type (8bytes) */ + /* + NumofSecondDevType (1byte) + WPS Device Name ID field (2bytes) + WPS Device Name Len field (2bytes) */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 21 + pwdinfo->device_name_len ); */ + RTW_PUT_LE16(p2pie + p2pielen, 21 + pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_addr, ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Config Method */ + /* This field should be big endian. Noted by P2P specification. */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( pwdinfo->supported_wps_cm ); */ + RTW_PUT_BE16(p2pie + p2pielen, pwdinfo->supported_wps_cm); + p2pielen += 2; + + { + /* Primary Device Type */ + /* Category ID */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( WPS_PDT_CID_MULIT_MEDIA ); */ + RTW_PUT_BE16(p2pie + p2pielen, WPS_PDT_CID_MULIT_MEDIA); + p2pielen += 2; + + /* OUI */ + /* *(u32*) ( p2pie + p2pielen ) = cpu_to_be32( WPSOUI ); */ + RTW_PUT_BE32(p2pie + p2pielen, WPSOUI); + p2pielen += 4; + + /* Sub Category ID */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( WPS_PDT_SCID_MEDIA_SERVER ); */ + RTW_PUT_BE16(p2pie + p2pielen, WPS_PDT_SCID_MEDIA_SERVER); + p2pielen += 2; + } + + /* Number of Secondary Device Types */ + p2pie[p2pielen++] = 0x00; /* No Secondary Device Type List */ + + /* Device Name */ + /* Type: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( WPS_ATTR_DEVICE_NAME ); */ + RTW_PUT_BE16(p2pie + p2pielen, WPS_ATTR_DEVICE_NAME); + p2pielen += 2; + + /* Length: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( pwdinfo->device_name_len ); */ + RTW_PUT_BE16(p2pie + p2pielen, pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_name, pwdinfo->device_name_len); + p2pielen += pwdinfo->device_name_len; + + /* Group Info ATTR */ + /* Type: */ + /* Length: */ + /* Value: */ + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) + p2pielen += go_add_group_info_attr(pwdinfo, p2pie + p2pielen); + + + pbuf = rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &len); + + + return len; + +} + +u32 build_prov_disc_request_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf, u8 *pssid, u8 ussidlen, u8 *pdev_raddr) +{ + u8 p2pie[MAX_P2P_IE_LEN] = { 0x00 }; + u32 len = 0, p2pielen = 0; + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20110301 */ + /* According to the P2P Specification, the provision discovery request frame should contain 3 P2P attributes */ + /* 1. P2P Capability */ + /* 2. Device Info */ + /* 3. Group ID ( When joining an operating P2P Group ) */ + + /* P2P Capability ATTR */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 0x0002 ); */ + RTW_PUT_LE16(p2pie + p2pielen, 0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + p2pie[p2pielen++] = DMP_P2P_DEVCAP_SUPPORT; + + /* Group Capability Bitmap, 1 byte */ + if (pwdinfo->persistent_supported) + p2pie[p2pielen++] = P2P_GRPCAP_PERSISTENT_GROUP | DMP_P2P_GRPCAP_SUPPORT; + else + p2pie[p2pielen++] = DMP_P2P_GRPCAP_SUPPORT; + + + /* Device Info ATTR */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_DEVICE_INFO; + + /* Length: */ + /* 21->P2P Device Address (6bytes) + Config Methods (2bytes) + Primary Device Type (8bytes) */ + /* + NumofSecondDevType (1byte) + WPS Device Name ID field (2bytes) + WPS Device Name Len field (2bytes) */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 21 + pwdinfo->device_name_len ); */ + RTW_PUT_LE16(p2pie + p2pielen, 21 + pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_addr, ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Config Method */ + /* This field should be big endian. Noted by P2P specification. */ + if (pwdinfo->ui_got_wps_info == P2P_GOT_WPSINFO_PBC) { + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( WPS_CONFIG_METHOD_PBC ); */ + RTW_PUT_BE16(p2pie + p2pielen, WPS_CONFIG_METHOD_PBC); + } else { + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( WPS_CONFIG_METHOD_DISPLAY ); */ + RTW_PUT_BE16(p2pie + p2pielen, WPS_CONFIG_METHOD_DISPLAY); + } + + p2pielen += 2; + + /* Primary Device Type */ + /* Category ID */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( WPS_PDT_CID_MULIT_MEDIA ); */ + RTW_PUT_BE16(p2pie + p2pielen, WPS_PDT_CID_MULIT_MEDIA); + p2pielen += 2; + + /* OUI */ + /* *(u32*) ( p2pie + p2pielen ) = cpu_to_be32( WPSOUI ); */ + RTW_PUT_BE32(p2pie + p2pielen, WPSOUI); + p2pielen += 4; + + /* Sub Category ID */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( WPS_PDT_SCID_MEDIA_SERVER ); */ + RTW_PUT_BE16(p2pie + p2pielen, WPS_PDT_SCID_MEDIA_SERVER); + p2pielen += 2; + + /* Number of Secondary Device Types */ + p2pie[p2pielen++] = 0x00; /* No Secondary Device Type List */ + + /* Device Name */ + /* Type: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( WPS_ATTR_DEVICE_NAME ); */ + RTW_PUT_BE16(p2pie + p2pielen, WPS_ATTR_DEVICE_NAME); + p2pielen += 2; + + /* Length: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_be16( pwdinfo->device_name_len ); */ + RTW_PUT_BE16(p2pie + p2pielen, pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_name, pwdinfo->device_name_len); + p2pielen += pwdinfo->device_name_len; + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT)) { + /* Added by Albert 2011/05/19 */ + /* In this case, the pdev_raddr is the device address of the group owner. */ + + /* P2P Group ID ATTR */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GROUP_ID; + + /* Length: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( ETH_ALEN + ussidlen ); */ + RTW_PUT_LE16(p2pie + p2pielen, ETH_ALEN + ussidlen); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pdev_raddr, ETH_ALEN); + p2pielen += ETH_ALEN; + + _rtw_memcpy(p2pie + p2pielen, pssid, ussidlen); + p2pielen += ussidlen; + + } + + pbuf = rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &len); + + + return len; + +} + + +u32 build_assoc_resp_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf, u8 status_code) +{ + u8 p2pie[MAX_P2P_IE_LEN] = { 0x00 }; + u32 len = 0, p2pielen = 0; + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* According to the P2P Specification, the Association response frame should contain 2 P2P attributes */ + /* 1. Status */ + /* 2. Extended Listen Timing (optional) */ + + + /* Status ATTR */ + p2pielen += rtw_set_p2p_attr_content(&p2pie[p2pielen], P2P_ATTR_STATUS, 1, &status_code); + + + /* Extended Listen Timing ATTR */ + /* Type: */ + /* Length: */ + /* Value: */ + + + pbuf = rtw_set_ie(pbuf, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &len); + + return len; + +} + +u32 build_deauth_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf) +{ + u32 len = 0; + + return len; +} + +u32 process_probe_req_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pframe, uint len) +{ + u8 *p; + u32 ret = _FALSE; + u8 *p2pie; + u32 p2pielen = 0; + int ssid_len = 0, rate_cnt = 0; + + p = rtw_get_ie(pframe + WLAN_HDR_A3_LEN + _PROBEREQ_IE_OFFSET_, _SUPPORTEDRATES_IE_, (int *)&rate_cnt, + len - WLAN_HDR_A3_LEN - _PROBEREQ_IE_OFFSET_); + + if (rate_cnt <= 4) { + int i, g_rate = 0; + + for (i = 0; i < rate_cnt; i++) { + if (((*(p + 2 + i) & 0xff) != 0x02) && + ((*(p + 2 + i) & 0xff) != 0x04) && + ((*(p + 2 + i) & 0xff) != 0x0B) && + ((*(p + 2 + i) & 0xff) != 0x16)) + g_rate = 1; + } + + if (g_rate == 0) { + /* There is no OFDM rate included in SupportedRates IE of this probe request frame */ + /* The driver should response this probe request. */ + return ret; + } + } else { + /* rate_cnt > 4 means the SupportRates IE contains the OFDM rate because the count of CCK rates are 4. */ + /* We should proceed the following check for this probe request. */ + } + + /* Added comments by Albert 20100906 */ + /* There are several items we should check here. */ + /* 1. This probe request frame must contain the P2P IE. (Done) */ + /* 2. This probe request frame must contain the wildcard SSID. (Done) */ + /* 3. Wildcard BSSID. (Todo) */ + /* 4. Destination Address. ( Done in mgt_dispatcher function ) */ + /* 5. Requested Device Type in WSC IE. (Todo) */ + /* 6. Device ID attribute in P2P IE. (Todo) */ + + p = rtw_get_ie(pframe + WLAN_HDR_A3_LEN + _PROBEREQ_IE_OFFSET_, _SSID_IE_, (int *)&ssid_len, + len - WLAN_HDR_A3_LEN - _PROBEREQ_IE_OFFSET_); + + ssid_len &= 0xff; /* Just last 1 byte is valid for ssid len of the probe request */ + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_DEVICE) || rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + p2pie = rtw_get_p2p_ie(pframe + WLAN_HDR_A3_LEN + _PROBEREQ_IE_OFFSET_ , len - WLAN_HDR_A3_LEN - _PROBEREQ_IE_OFFSET_ , NULL, &p2pielen); + if (p2pie) { + if ((p != NULL) && _rtw_memcmp((void *)(p + 2), (void *) pwdinfo->p2p_wildcard_ssid , 7)) { + /* todo: */ + /* Check Requested Device Type attributes in WSC IE. */ + /* Check Device ID attribute in P2P IE */ + + ret = _TRUE; + } else if ((p != NULL) && (ssid_len == 0)) + ret = _TRUE; + } else { + /* non -p2p device */ + } + + } + + + return ret; + +} + +u32 process_assoc_req_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pframe, uint len, struct sta_info *psta) +{ + u8 status_code = P2P_STATUS_SUCCESS; + u8 *pbuf, *pattr_content = NULL; + u32 attr_contentlen = 0; + u16 cap_attr = 0; + unsigned short frame_type, ie_offset = 0; + u8 *ies; + u32 ies_len; + u8 *p2p_ie; + u32 p2p_ielen = 0; + + if (!rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) + return P2P_STATUS_FAIL_REQUEST_UNABLE; + + frame_type = get_frame_sub_type(pframe); + if (frame_type == WIFI_ASSOCREQ) + ie_offset = _ASOCREQ_IE_OFFSET_; + else /* WIFI_REASSOCREQ */ + ie_offset = _REASOCREQ_IE_OFFSET_; + + ies = pframe + WLAN_HDR_A3_LEN + ie_offset; + ies_len = len - WLAN_HDR_A3_LEN - ie_offset; + + p2p_ie = rtw_get_p2p_ie(ies , ies_len , NULL, &p2p_ielen); + + if (!p2p_ie) { + RTW_INFO("[%s] P2P IE not Found!!\n", __FUNCTION__); + status_code = P2P_STATUS_FAIL_INVALID_PARAM; + } else + RTW_INFO("[%s] P2P IE Found!!\n", __FUNCTION__); + + while (p2p_ie) { + /* Check P2P Capability ATTR */ + attr_contentlen = sizeof(cap_attr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CAPABILITY, (u8 *)&cap_attr, (uint *) &attr_contentlen)) { + RTW_INFO("[%s] Got P2P Capability Attr!!\n", __FUNCTION__); + cap_attr = le16_to_cpu(cap_attr); + psta->dev_cap = cap_attr & 0xff; + } + + /* Check Extended Listen Timing ATTR */ + + + /* Check P2P Device Info ATTR */ + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_DEVICE_INFO, NULL, (uint *)&attr_contentlen)) { + RTW_INFO("[%s] Got P2P DEVICE INFO Attr!!\n", __FUNCTION__); + pattr_content = pbuf = rtw_zmalloc(attr_contentlen); + if (pattr_content) { + u8 num_of_secdev_type; + u16 dev_name_len; + + rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_DEVICE_INFO , pattr_content, (uint *)&attr_contentlen); + + _rtw_memcpy(psta->dev_addr, pattr_content, ETH_ALEN);/* P2P Device Address */ + + pattr_content += ETH_ALEN; + + _rtw_memcpy(&psta->config_methods, pattr_content, 2);/* Config Methods */ + psta->config_methods = be16_to_cpu(psta->config_methods); + + pattr_content += 2; + + _rtw_memcpy(psta->primary_dev_type, pattr_content, 8); + + pattr_content += 8; + + num_of_secdev_type = *pattr_content; + pattr_content += 1; + + if (num_of_secdev_type == 0) + psta->num_of_secdev_type = 0; + else { + u32 len; + + psta->num_of_secdev_type = num_of_secdev_type; + + len = (sizeof(psta->secdev_types_list) < (num_of_secdev_type * 8)) ? (sizeof(psta->secdev_types_list)) : (num_of_secdev_type * 8); + + _rtw_memcpy(psta->secdev_types_list, pattr_content, len); + + pattr_content += (num_of_secdev_type * 8); + } + + + /* dev_name_len = attr_contentlen - ETH_ALEN - 2 - 8 - 1 - (num_of_secdev_type*8); */ + psta->dev_name_len = 0; + if (WPS_ATTR_DEVICE_NAME == be16_to_cpu(*(u16 *)pattr_content)) { + dev_name_len = be16_to_cpu(*(u16 *)(pattr_content + 2)); + + psta->dev_name_len = (sizeof(psta->dev_name) < dev_name_len) ? sizeof(psta->dev_name) : dev_name_len; + + _rtw_memcpy(psta->dev_name, pattr_content + 4, psta->dev_name_len); + } + + rtw_mfree(pbuf, attr_contentlen); + + } + + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + + } + + return status_code; + +} + +u32 process_p2p_devdisc_req(struct wifidirect_info *pwdinfo, u8 *pframe, uint len) +{ + u8 *frame_body; + u8 status, dialogToken; + struct sta_info *psta = NULL; + _adapter *padapter = pwdinfo->padapter; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *p2p_ie; + u32 p2p_ielen = 0; + + frame_body = (unsigned char *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + + dialogToken = frame_body[7]; + status = P2P_STATUS_FAIL_UNKNOWN_P2PGROUP; + + p2p_ie = rtw_get_p2p_ie(frame_body + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, NULL, &p2p_ielen); + if (p2p_ie) { + u8 groupid[38] = { 0x00 }; + u8 dev_addr[ETH_ALEN] = { 0x00 }; + u32 attr_contentlen = 0; + + attr_contentlen = sizeof(groupid); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GROUP_ID, groupid, &attr_contentlen)) { + if (_rtw_memcmp(pwdinfo->device_addr, groupid, ETH_ALEN) && + _rtw_memcmp(pwdinfo->p2p_group_ssid, groupid + ETH_ALEN, pwdinfo->p2p_group_ssid_len)) { + attr_contentlen = sizeof(dev_addr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_DEVICE_ID, dev_addr, &attr_contentlen)) { + _irqL irqL; + _list *phead, *plist; + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + /* look up sta asoc_queue */ + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + + plist = get_next(plist); + + if (psta->is_p2p_device && (psta->dev_cap & P2P_DEVCAP_CLIENT_DISCOVERABILITY) && + _rtw_memcmp(psta->dev_addr, dev_addr, ETH_ALEN)) { + + /* _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); */ + /* issue GO Discoverability Request */ + issue_group_disc_req(pwdinfo, psta->cmn.mac_addr); + /* _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); */ + + status = P2P_STATUS_SUCCESS; + + break; + } else + status = P2P_STATUS_FAIL_INFO_UNAVAILABLE; + + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + } else + status = P2P_STATUS_FAIL_INVALID_PARAM; + + } else + status = P2P_STATUS_FAIL_INVALID_PARAM; + + } + + } + + + /* issue Device Discoverability Response */ + issue_p2p_devdisc_resp(pwdinfo, get_addr2_ptr(pframe), status, dialogToken); + + + return (status == P2P_STATUS_SUCCESS) ? _TRUE : _FALSE; + +} + +u32 process_p2p_devdisc_resp(struct wifidirect_info *pwdinfo, u8 *pframe, uint len) +{ + return _TRUE; +} + +u8 process_p2p_provdisc_req(struct wifidirect_info *pwdinfo, u8 *pframe, uint len) +{ + u8 *frame_body; + u8 *wpsie; + uint wps_ielen = 0, attr_contentlen = 0; + u16 uconfig_method = 0; + + + frame_body = (pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + + wpsie = rtw_get_wps_ie(frame_body + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, NULL, &wps_ielen); + if (wpsie) { + attr_contentlen = sizeof(uconfig_method); + if (rtw_get_wps_attr_content(wpsie, wps_ielen, WPS_ATTR_CONF_METHOD , (u8 *) &uconfig_method, &attr_contentlen)) { + uconfig_method = be16_to_cpu(uconfig_method); + switch (uconfig_method) { + case WPS_CM_DISPLYA: { + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "dis", 3); + break; + } + case WPS_CM_LABEL: { + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "lab", 3); + break; + } + case WPS_CM_PUSH_BUTTON: { + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "pbc", 3); + break; + } + case WPS_CM_KEYPAD: { + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "pad", 3); + break; + } + } + issue_p2p_provision_resp(pwdinfo, get_addr2_ptr(pframe), frame_body, uconfig_method); + } + } + RTW_INFO("[%s] config method = %s\n", __FUNCTION__, pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req); + return _TRUE; + +} + +u8 process_p2p_provdisc_resp(struct wifidirect_info *pwdinfo, u8 *pframe) +{ + + return _TRUE; +} + +u8 rtw_p2p_get_peer_ch_list(struct wifidirect_info *pwdinfo, u8 *ch_content, u8 ch_cnt, u8 *peer_ch_list) +{ + u8 i = 0, j = 0; + u8 temp = 0; + u8 ch_no = 0; + ch_content += 3; + ch_cnt -= 3; + + while (ch_cnt > 0) { + ch_content += 1; + ch_cnt -= 1; + temp = *ch_content; + for (i = 0 ; i < temp ; i++, j++) + peer_ch_list[j] = *(ch_content + 1 + i); + ch_content += (temp + 1); + ch_cnt -= (temp + 1); + ch_no += temp ; + } + + return ch_no; +} + +u8 rtw_p2p_ch_inclusion(_adapter *adapter, u8 *peer_ch_list, u8 peer_ch_num, u8 *ch_list_inclusioned) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + int i = 0, j = 0, temp = 0; + u8 ch_no = 0; + + for (i = 0; i < peer_ch_num; i++) { + for (j = temp; j < rfctl->max_chan_nums; j++) { + if (*(peer_ch_list + i) == rfctl->channel_set[j].ChannelNum) { + ch_list_inclusioned[ch_no++] = *(peer_ch_list + i); + temp = j; + break; + } + } + } + + return ch_no; +} + +u8 process_p2p_group_negotation_req(struct wifidirect_info *pwdinfo, u8 *pframe, uint len) +{ + _adapter *padapter = pwdinfo->padapter; + u8 result = P2P_STATUS_SUCCESS; + u32 p2p_ielen = 0, wps_ielen = 0; + u8 *ies; + u32 ies_len; + u8 *p2p_ie; + u8 *wpsie; + u16 wps_devicepassword_id = 0x0000; + uint wps_devicepassword_id_len = 0; +#ifdef CONFIG_WFD +#ifdef CONFIG_TDLS + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; +#endif /* CONFIG_TDLS */ +#endif /* CONFIG_WFD */ + wpsie = rtw_get_wps_ie(pframe + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, NULL, &wps_ielen); + if (wpsie) { + /* Commented by Kurt 20120113 */ + /* If some device wants to do p2p handshake without sending prov_disc_req */ + /* We have to get peer_req_cm from here. */ + if (_rtw_memcmp(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "000", 3)) { + wps_devicepassword_id_len = sizeof(wps_devicepassword_id); + rtw_get_wps_attr_content(wpsie, wps_ielen, WPS_ATTR_DEVICE_PWID, (u8 *) &wps_devicepassword_id, &wps_devicepassword_id_len); + wps_devicepassword_id = be16_to_cpu(wps_devicepassword_id); + + if (wps_devicepassword_id == WPS_DPID_USER_SPEC) + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "dis", 3); + else if (wps_devicepassword_id == WPS_DPID_REGISTRAR_SPEC) + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "pad", 3); + else + _rtw_memcpy(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, "pbc", 3); + } + } else { + RTW_INFO("[%s] WPS IE not Found!!\n", __FUNCTION__); + result = P2P_STATUS_FAIL_INCOMPATIBLE_PARAM; + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + return result ; + } + + ies = pframe + _PUBLIC_ACTION_IE_OFFSET_; + ies_len = len - _PUBLIC_ACTION_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + + if (!p2p_ie) { + RTW_INFO("[%s] P2P IE not Found!!\n", __FUNCTION__); + result = P2P_STATUS_FAIL_INCOMPATIBLE_PARAM; + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + } + + while (p2p_ie) { + u8 attr_content = 0x00; + u32 attr_contentlen = 0; + u8 ch_content[100] = { 0x00 }; + uint ch_cnt = 0; + u8 peer_ch_list[100] = { 0x00 }; + u8 peer_ch_num = 0; + u8 ch_list_inclusioned[100] = { 0x00 }; + u8 ch_num_inclusioned = 0; + u16 cap_attr; + u8 listen_ch_attr[5] = { 0x00 }; + + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_ING); + + /* Check P2P Capability ATTR */ + attr_contentlen = sizeof(cap_attr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CAPABILITY, (u8 *)&cap_attr, (uint *)&attr_contentlen)) { + cap_attr = le16_to_cpu(cap_attr); + +#if defined(CONFIG_WFD) && defined(CONFIG_TDLS) + if (!(cap_attr & P2P_GRPCAP_INTRABSS)) + ptdlsinfo->ap_prohibited = _TRUE; +#endif /* defined(CONFIG_WFD) && defined(CONFIG_TDLS) */ + } + + attr_contentlen = sizeof(attr_content); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GO_INTENT , &attr_content, &attr_contentlen)) { + RTW_INFO("[%s] GO Intent = %d, tie = %d\n", __FUNCTION__, attr_content >> 1, attr_content & 0x01); + pwdinfo->peer_intent = attr_content; /* include both intent and tie breaker values. */ + + if (pwdinfo->intent == (pwdinfo->peer_intent >> 1)) { + /* Try to match the tie breaker value */ + if (pwdinfo->intent == P2P_MAX_INTENT) { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + result = P2P_STATUS_FAIL_BOTH_GOINTENT_15; + } else { + if (attr_content & 0x01) + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + else + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + } + } else if (pwdinfo->intent > (pwdinfo->peer_intent >> 1)) + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + else + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* Store the group id information. */ + _rtw_memcpy(pwdinfo->groupid_info.go_device_addr, pwdinfo->device_addr, ETH_ALEN); + _rtw_memcpy(pwdinfo->groupid_info.ssid, pwdinfo->nego_ssid, pwdinfo->nego_ssidlen); + } + } + + attr_contentlen = sizeof(listen_ch_attr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_LISTEN_CH, (u8 *)listen_ch_attr, (uint *) &attr_contentlen) && attr_contentlen == 5) + pwdinfo->nego_req_info.peer_ch = listen_ch_attr[4]; + + RTW_INFO(FUNC_ADPT_FMT" listen channel :%u\n", FUNC_ADPT_ARG(padapter), pwdinfo->nego_req_info.peer_ch); + + attr_contentlen = sizeof(pwdinfo->p2p_peer_interface_addr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_INTENDED_IF_ADDR, pwdinfo->p2p_peer_interface_addr, &attr_contentlen)) { + if (attr_contentlen != ETH_ALEN) + _rtw_memset(pwdinfo->p2p_peer_interface_addr, 0x00, ETH_ALEN); + } + + ch_cnt = sizeof(ch_content); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CH_LIST, ch_content, &ch_cnt)) { + peer_ch_num = rtw_p2p_get_peer_ch_list(pwdinfo, ch_content, ch_cnt, peer_ch_list); + ch_num_inclusioned = rtw_p2p_ch_inclusion(padapter, peer_ch_list, peer_ch_num, ch_list_inclusioned); + + if (ch_num_inclusioned == 0) { + RTW_INFO("[%s] No common channel in channel list!\n", __FUNCTION__); + result = P2P_STATUS_FAIL_NO_COMMON_CH; + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + break; + } + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + if (!rtw_p2p_is_channel_list_ok(pwdinfo->operating_channel, + ch_list_inclusioned, ch_num_inclusioned)) { +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) + && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + RTW_INFO("[%s] desired channel NOT Found!\n", __FUNCTION__); + result = P2P_STATUS_FAIL_NO_COMMON_CH; + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + break; + } else +#endif /* CONFIG_CONCURRENT_MODE */ + { + u8 operatingch_info[5] = { 0x00 }, peer_operating_ch = 0; + + attr_contentlen = sizeof(operatingch_info); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, operatingch_info, &attr_contentlen)) + peer_operating_ch = operatingch_info[4]; + + if (rtw_p2p_is_channel_list_ok(peer_operating_ch, + ch_list_inclusioned, ch_num_inclusioned)) { + /** + * Change our operating channel as peer's for compatibility. + */ + pwdinfo->operating_channel = peer_operating_ch; + RTW_INFO("[%s] Change op ch to %02x as peer's\n", __FUNCTION__, pwdinfo->operating_channel); + } else { + /* Take first channel of ch_list_inclusioned as operating channel */ + pwdinfo->operating_channel = ch_list_inclusioned[0]; + RTW_INFO("[%s] Change op ch to %02x\n", __FUNCTION__, pwdinfo->operating_channel); + } + } + + } + } + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + } + + if (pwdinfo->ui_got_wps_info == P2P_NO_WPSINFO) { + result = P2P_STATUS_FAIL_INFO_UNAVAILABLE; + rtw_p2p_set_state(pwdinfo, P2P_STATE_TX_INFOR_NOREADY); + return result; + } + +#ifdef CONFIG_WFD + rtw_process_wfd_ies(padapter, pframe + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, __func__); +#endif + + return result ; +} + +u8 process_p2p_group_negotation_resp(struct wifidirect_info *pwdinfo, u8 *pframe, uint len) +{ + _adapter *padapter = pwdinfo->padapter; + u8 result = P2P_STATUS_SUCCESS; + u32 p2p_ielen, wps_ielen; + u8 *ies; + u32 ies_len; + u8 *p2p_ie; +#ifdef CONFIG_WFD +#ifdef CONFIG_TDLS + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; +#endif /* CONFIG_TDLS */ +#endif /* CONFIG_WFD */ + + ies = pframe + _PUBLIC_ACTION_IE_OFFSET_; + ies_len = len - _PUBLIC_ACTION_IE_OFFSET_; + + /* Be able to know which one is the P2P GO and which one is P2P client. */ + + if (rtw_get_wps_ie(ies, ies_len, NULL, &wps_ielen)) { + + } else { + RTW_INFO("[%s] WPS IE not Found!!\n", __FUNCTION__); + result = P2P_STATUS_FAIL_INCOMPATIBLE_PARAM; + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + } + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + if (!p2p_ie) { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + result = P2P_STATUS_FAIL_INCOMPATIBLE_PARAM; + } else { + + u8 attr_content = 0x00; + u32 attr_contentlen = 0; + u8 operatingch_info[5] = { 0x00 }; + u8 groupid[38]; + u16 cap_attr; + u8 peer_ch_list[100] = { 0x00 }; + u8 peer_ch_num = 0; + u8 ch_list_inclusioned[100] = { 0x00 }; + u8 ch_num_inclusioned = 0; + + while (p2p_ie) { /* Found the P2P IE. */ + + /* Check P2P Capability ATTR */ + attr_contentlen = sizeof(cap_attr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CAPABILITY, (u8 *)&cap_attr, (uint *)&attr_contentlen)) { + cap_attr = le16_to_cpu(cap_attr); +#ifdef CONFIG_TDLS + if (!(cap_attr & P2P_GRPCAP_INTRABSS)) + ptdlsinfo->ap_prohibited = _TRUE; +#endif /* CONFIG_TDLS */ + } + + attr_contentlen = sizeof(attr_content); + rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_STATUS, &attr_content, &attr_contentlen); + if (attr_contentlen == 1) { + RTW_INFO("[%s] Status = %d\n", __FUNCTION__, attr_content); + if (attr_content == P2P_STATUS_SUCCESS) { + /* Do nothing. */ + } else { + if (P2P_STATUS_FAIL_INFO_UNAVAILABLE == attr_content) + rtw_p2p_set_state(pwdinfo, P2P_STATE_RX_INFOR_NOREADY); + else + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + result = attr_content; + break; + } + } + + /* Try to get the peer's interface address */ + attr_contentlen = sizeof(pwdinfo->p2p_peer_interface_addr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_INTENDED_IF_ADDR, pwdinfo->p2p_peer_interface_addr, &attr_contentlen)) { + if (attr_contentlen != ETH_ALEN) + _rtw_memset(pwdinfo->p2p_peer_interface_addr, 0x00, ETH_ALEN); + } + + /* Try to get the peer's intent and tie breaker value. */ + attr_content = 0x00; + attr_contentlen = sizeof(attr_content); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GO_INTENT , &attr_content, &attr_contentlen)) { + RTW_INFO("[%s] GO Intent = %d, tie = %d\n", __FUNCTION__, attr_content >> 1, attr_content & 0x01); + pwdinfo->peer_intent = attr_content; /* include both intent and tie breaker values. */ + + if (pwdinfo->intent == (pwdinfo->peer_intent >> 1)) { + /* Try to match the tie breaker value */ + if (pwdinfo->intent == P2P_MAX_INTENT) { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + result = P2P_STATUS_FAIL_BOTH_GOINTENT_15; + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + } else { + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_OK); + rtw_p2p_set_pre_state(pwdinfo, P2P_STATE_GONEGO_OK); + if (attr_content & 0x01) + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + else + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + } + } else if (pwdinfo->intent > (pwdinfo->peer_intent >> 1)) { + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_OK); + rtw_p2p_set_pre_state(pwdinfo, P2P_STATE_GONEGO_OK); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + } else { + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_OK); + rtw_p2p_set_pre_state(pwdinfo, P2P_STATE_GONEGO_OK); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + } + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* Store the group id information. */ + _rtw_memcpy(pwdinfo->groupid_info.go_device_addr, pwdinfo->device_addr, ETH_ALEN); + _rtw_memcpy(pwdinfo->groupid_info.ssid, pwdinfo->nego_ssid, pwdinfo->nego_ssidlen); + + } + } + + /* Try to get the operation channel information */ + + attr_contentlen = sizeof(operatingch_info); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, operatingch_info, &attr_contentlen)) { + RTW_INFO("[%s] Peer's operating channel = %d\n", __FUNCTION__, operatingch_info[4]); + pwdinfo->peer_operating_ch = operatingch_info[4]; + } + + /* Try to get the channel list information */ + pwdinfo->channel_list_attr_len = sizeof(pwdinfo->channel_list_attr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CH_LIST, pwdinfo->channel_list_attr, &pwdinfo->channel_list_attr_len)) { + RTW_INFO("[%s] channel list attribute found, len = %d\n", __FUNCTION__, pwdinfo->channel_list_attr_len); + + peer_ch_num = rtw_p2p_get_peer_ch_list(pwdinfo, pwdinfo->channel_list_attr, pwdinfo->channel_list_attr_len, peer_ch_list); + ch_num_inclusioned = rtw_p2p_ch_inclusion(padapter, peer_ch_list, peer_ch_num, ch_list_inclusioned); + + if (ch_num_inclusioned == 0) { + RTW_INFO("[%s] No common channel in channel list!\n", __FUNCTION__); + result = P2P_STATUS_FAIL_NO_COMMON_CH; + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + break; + } + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + if (!rtw_p2p_is_channel_list_ok(pwdinfo->operating_channel, + ch_list_inclusioned, ch_num_inclusioned)) { +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) + && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + RTW_INFO("[%s] desired channel NOT Found!\n", __FUNCTION__); + result = P2P_STATUS_FAIL_NO_COMMON_CH; + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + break; + } else +#endif /* CONFIG_CONCURRENT_MODE */ + { + u8 operatingch_info[5] = { 0x00 }, peer_operating_ch = 0; + attr_contentlen = sizeof(operatingch_info); + + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, operatingch_info, &attr_contentlen)) + peer_operating_ch = operatingch_info[4]; + + if (rtw_p2p_is_channel_list_ok(peer_operating_ch, + ch_list_inclusioned, ch_num_inclusioned)) { + /** + * Change our operating channel as peer's for compatibility. + */ + pwdinfo->operating_channel = peer_operating_ch; + RTW_INFO("[%s] Change op ch to %02x as peer's\n", __FUNCTION__, pwdinfo->operating_channel); + } else { + /* Take first channel of ch_list_inclusioned as operating channel */ + pwdinfo->operating_channel = ch_list_inclusioned[0]; + RTW_INFO("[%s] Change op ch to %02x\n", __FUNCTION__, pwdinfo->operating_channel); + } + } + + } + } + + } else + RTW_INFO("[%s] channel list attribute not found!\n", __FUNCTION__); + + /* Try to get the group id information if peer is GO */ + _rtw_memset(groupid, 0x00, 38); + attr_contentlen = sizeof(groupid); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GROUP_ID, groupid, &attr_contentlen)) { + _rtw_memcpy(pwdinfo->groupid_info.go_device_addr, &groupid[0], ETH_ALEN); + _rtw_memcpy(pwdinfo->groupid_info.ssid, &groupid[6], attr_contentlen - ETH_ALEN); + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + } + + } + +#ifdef CONFIG_WFD + rtw_process_wfd_ies(padapter, pframe + _PUBLIC_ACTION_IE_OFFSET_, len - _PUBLIC_ACTION_IE_OFFSET_, __func__); +#endif + + return result ; + +} + +u8 process_p2p_group_negotation_confirm(struct wifidirect_info *pwdinfo, u8 *pframe, uint len) +{ +#ifdef CONFIG_CONCURRENT_MODE + _adapter *padapter = pwdinfo->padapter; + struct roch_info *prochinfo = &padapter->rochinfo; +#endif + u8 *ies; + u32 ies_len; + u8 *p2p_ie; + u32 p2p_ielen = 0; + u8 result = P2P_STATUS_SUCCESS; + ies = pframe + _PUBLIC_ACTION_IE_OFFSET_; + ies_len = len - _PUBLIC_ACTION_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + while (p2p_ie) { /* Found the P2P IE. */ + u8 attr_content = 0x00, operatingch_info[5] = { 0x00 }; + u8 groupid[38] = { 0x00 }; + u32 attr_contentlen = 0; + + pwdinfo->negotiation_dialog_token = 1; + attr_contentlen = sizeof(attr_content); + rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_STATUS, &attr_content, &attr_contentlen); + if (attr_contentlen == 1) { + RTW_INFO("[%s] Status = %d\n", __FUNCTION__, attr_content); + result = attr_content; + + if (attr_content == P2P_STATUS_SUCCESS) { + + _cancel_timer_ex(&pwdinfo->restore_p2p_state_timer); + + /* Commented by Albert 20100911 */ + /* Todo: Need to handle the case which both Intents are the same. */ + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_OK); + rtw_p2p_set_pre_state(pwdinfo, P2P_STATE_GONEGO_OK); + if ((pwdinfo->intent) > (pwdinfo->peer_intent >> 1)) + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + else if ((pwdinfo->intent) < (pwdinfo->peer_intent >> 1)) + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + else { + /* Have to compare the Tie Breaker */ + if (pwdinfo->peer_intent & 0x01) + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + else + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED) + && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + /* Switch back to the AP channel soon. */ + _set_timer(&prochinfo->ap_roch_ch_switch_timer, 100); + } +#endif + } else { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_FAIL); + break; + } + } + + /* Try to get the group id information */ + _rtw_memset(groupid, 0x00, 38); + attr_contentlen = sizeof(groupid); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GROUP_ID, groupid, &attr_contentlen)) { + RTW_INFO("[%s] Ssid = %s, ssidlen = %zu\n", __FUNCTION__, &groupid[ETH_ALEN], strlen(&groupid[ETH_ALEN])); + _rtw_memcpy(pwdinfo->groupid_info.go_device_addr, &groupid[0], ETH_ALEN); + _rtw_memcpy(pwdinfo->groupid_info.ssid, &groupid[6], attr_contentlen - ETH_ALEN); + } + + attr_contentlen = sizeof(operatingch_info); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, operatingch_info, &attr_contentlen)) { + RTW_INFO("[%s] Peer's operating channel = %d\n", __FUNCTION__, operatingch_info[4]); + pwdinfo->peer_operating_ch = operatingch_info[4]; + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + + } + + return result ; +} + +u8 process_p2p_presence_req(struct wifidirect_info *pwdinfo, u8 *pframe, uint len) +{ + u8 *frame_body; + u8 dialogToken = 0; + u8 status = P2P_STATUS_SUCCESS; + + frame_body = (unsigned char *)(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + + dialogToken = frame_body[6]; + + /* todo: check NoA attribute */ + + issue_p2p_presence_resp(pwdinfo, get_addr2_ptr(pframe), status, dialogToken); + + return _TRUE; +} + +void find_phase_handler(_adapter *padapter) +{ + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct sitesurvey_parm parm; + _irqL irqL; + u8 _status = 0; + + + rtw_init_sitesurvey_parm(padapter, &parm); + _rtw_memcpy(&parm.ssid[0].Ssid, pwdinfo->p2p_wildcard_ssid, P2P_WILDCARD_SSID_LEN); + parm.ssid[0].SsidLength = P2P_WILDCARD_SSID_LEN; + parm.ssid_num = 1; + + rtw_p2p_set_state(pwdinfo, P2P_STATE_FIND_PHASE_SEARCH); + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + _status = rtw_sitesurvey_cmd(padapter, &parm); + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + +} + +void restore_p2p_state_handler(_adapter *padapter) +{ + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_ING) || rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_FAIL)) + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + u8 union_bw = rtw_mi_get_union_bw(padapter); + u8 union_offset = rtw_mi_get_union_offset(padapter); + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_TX_PROVISION_DIS_REQ) || rtw_p2p_chk_state(pwdinfo, P2P_STATE_RX_PROVISION_DIS_RSP)) { + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + rtw_back_opch(padapter); + } + } +#endif + + rtw_p2p_set_state(pwdinfo, rtw_p2p_pre_state(pwdinfo)); + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_DEVICE)) { +#ifdef CONFIG_CONCURRENT_MODE + rtw_concurrent_handler(padapter); +#else + /* In the P2P client mode, the driver should not switch back to its listen channel */ + /* because this P2P client should stay at the operating channel of P2P GO. */ + set_channel_bwmode(padapter, pwdinfo->listen_channel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); +#endif + } +} + +void pre_tx_invitereq_handler(_adapter *padapter) +{ + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + u8 val8 = 1; + + set_channel_bwmode(padapter, pwdinfo->invitereq_info.peer_ch, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + issue_probereq_p2p(padapter, NULL); + _set_timer(&pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT); + +} + +void pre_tx_provdisc_handler(_adapter *padapter) +{ + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + u8 val8 = 1; + + set_channel_bwmode(padapter, pwdinfo->tx_prov_disc_info.peer_channel_num[0], HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + issue_probereq_p2p(padapter, NULL); + _set_timer(&pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT); + +} + +void pre_tx_negoreq_handler(_adapter *padapter) +{ + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + u8 val8 = 1; + + set_channel_bwmode(padapter, pwdinfo->nego_req_info.peer_channel_num[0], HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + issue_probereq_p2p(padapter , NULL); + /* WIN Phone only accept unicast probe request when nego back */ + issue_probereq_p2p(padapter , pwdinfo->nego_req_info.peerDevAddr); + _set_timer(&pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT); + +} + +#ifdef CONFIG_IOCTL_CFG80211 + +#if 0 +static void rtw_change_p2pie_op_ch(_adapter *padapter, const u8 *frame_body, u32 len, u8 ch) +{ + u8 *ies, *p2p_ie; + u32 ies_len, p2p_ielen; + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) + return; +#endif /* CONFIG_MCC_MODE */ + + ies = (u8 *)(frame_body + _PUBLIC_ACTION_IE_OFFSET_); + ies_len = len - _PUBLIC_ACTION_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + + while (p2p_ie) { + u32 attr_contentlen = 0; + u8 *pattr = NULL; + + /* Check P2P_ATTR_OPERATING_CH */ + attr_contentlen = 0; + pattr = NULL; + pattr = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, NULL, (uint *)&attr_contentlen); + if (pattr != NULL) + *(pattr + 4) = ch; + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + } +} +#endif + +#if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) +static void rtw_change_p2pie_ch_list(_adapter *padapter, const u8 *frame_body, u32 len, u8 ch) +{ + u8 *ies, *p2p_ie; + u32 ies_len, p2p_ielen; + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) + return; +#endif /* CONFIG_MCC_MODE */ + + ies = (u8 *)(frame_body + _PUBLIC_ACTION_IE_OFFSET_); + ies_len = len - _PUBLIC_ACTION_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + + while (p2p_ie) { + u32 attr_contentlen = 0; + u8 *pattr = NULL; + + /* Check P2P_ATTR_CH_LIST */ + pattr = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CH_LIST, NULL, (uint *)&attr_contentlen); + if (pattr != NULL) { + int i; + u32 num_of_ch; + u8 *pattr_temp = pattr + 3 ; + + attr_contentlen -= 3; + + while (attr_contentlen > 0) { + num_of_ch = *(pattr_temp + 1); + + for (i = 0; i < num_of_ch; i++) + *(pattr_temp + 2 + i) = ch; + + pattr_temp += (2 + num_of_ch); + attr_contentlen -= (2 + num_of_ch); + } + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + } +} +#endif + +#if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) +static bool rtw_chk_p2pie_ch_list_with_buddy(_adapter *padapter, const u8 *frame_body, u32 len) +{ + bool fit = _FALSE; + u8 *ies, *p2p_ie; + u32 ies_len, p2p_ielen; + u8 union_ch = rtw_mi_get_union_chan(padapter); + + ies = (u8 *)(frame_body + _PUBLIC_ACTION_IE_OFFSET_); + ies_len = len - _PUBLIC_ACTION_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + + while (p2p_ie) { + u32 attr_contentlen = 0; + u8 *pattr = NULL; + + /* Check P2P_ATTR_CH_LIST */ + pattr = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CH_LIST, NULL, (uint *)&attr_contentlen); + if (pattr != NULL) { + int i; + u32 num_of_ch; + u8 *pattr_temp = pattr + 3 ; + + attr_contentlen -= 3; + + while (attr_contentlen > 0) { + num_of_ch = *(pattr_temp + 1); + + for (i = 0; i < num_of_ch; i++) { + if (*(pattr_temp + 2 + i) == union_ch) { + RTW_INFO(FUNC_ADPT_FMT" ch_list fit buddy_ch:%u\n", FUNC_ADPT_ARG(padapter), union_ch); + fit = _TRUE; + break; + } + } + + pattr_temp += (2 + num_of_ch); + attr_contentlen -= (2 + num_of_ch); + } + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + } + + return fit; +} + +#if defined(CONFIG_P2P_INVITE_IOT) +static bool rtw_chk_p2pie_op_ch_with_buddy(_adapter *padapter, const u8 *frame_body, u32 len) +{ + bool fit = _FALSE; + u8 *ies, *p2p_ie; + u32 ies_len, p2p_ielen; + u8 union_ch = rtw_mi_get_union_chan(padapter); + + ies = (u8 *)(frame_body + _PUBLIC_ACTION_IE_OFFSET_); + ies_len = len - _PUBLIC_ACTION_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + + while (p2p_ie) { + u32 attr_contentlen = 0; + u8 *pattr = NULL; + + /* Check P2P_ATTR_OPERATING_CH */ + attr_contentlen = 0; + pattr = NULL; + pattr = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, NULL, (uint *)&attr_contentlen); + if (pattr != NULL) { + if (*(pattr + 4) == union_ch) { + RTW_INFO(FUNC_ADPT_FMT" op_ch fit buddy_ch:%u\n", FUNC_ADPT_ARG(padapter), union_ch); + fit = _TRUE; + break; + } + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + } + + return fit; +} +#endif + +static void rtw_cfg80211_adjust_p2pie_channel(_adapter *padapter, const u8 *frame_body, u32 len) +{ + u8 *ies, *p2p_ie; + u32 ies_len, p2p_ielen; + u8 union_ch = rtw_mi_get_union_chan(padapter); + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) + return; +#endif /* CONFIG_MCC_MODE */ + + ies = (u8 *)(frame_body + _PUBLIC_ACTION_IE_OFFSET_); + ies_len = len - _PUBLIC_ACTION_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + + while (p2p_ie) { + u32 attr_contentlen = 0; + u8 *pattr = NULL; + + /* Check P2P_ATTR_CH_LIST */ + pattr = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CH_LIST, NULL, (uint *)&attr_contentlen); + if (pattr != NULL) { + int i; + u32 num_of_ch; + u8 *pattr_temp = pattr + 3 ; + + attr_contentlen -= 3; + + while (attr_contentlen > 0) { + num_of_ch = *(pattr_temp + 1); + + for (i = 0; i < num_of_ch; i++) { + if (*(pattr_temp + 2 + i) && *(pattr_temp + 2 + i) != union_ch) { + #ifdef RTW_SINGLE_WIPHY + RTW_ERR("replace ch_list:%u with:%u\n", *(pattr_temp + 2 + i), union_ch); + #endif + *(pattr_temp + 2 + i) = union_ch; /*forcing to the same channel*/ + } + } + + pattr_temp += (2 + num_of_ch); + attr_contentlen -= (2 + num_of_ch); + } + } + + /* Check P2P_ATTR_OPERATING_CH */ + attr_contentlen = 0; + pattr = NULL; + pattr = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, NULL, (uint *)&attr_contentlen); + if (pattr != NULL) { + if (*(pattr + 4) && *(pattr + 4) != union_ch) { + #ifdef RTW_SINGLE_WIPHY + RTW_ERR("replace op_ch:%u with:%u\n", *(pattr + 4), union_ch); + #endif + *(pattr + 4) = union_ch; /*forcing to the same channel */ + } + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + + } + +} +#endif + +#ifdef CONFIG_WFD +u32 rtw_xframe_build_wfd_ie(struct xmit_frame *xframe) +{ + _adapter *adapter = xframe->padapter; + struct wifidirect_info *wdinfo = &adapter->wdinfo; + u8 *frame = xframe->buf_addr + TXDESC_OFFSET; + u8 *frame_body = frame + sizeof(struct rtw_ieee80211_hdr_3addr); + u8 *frame_tail = frame + xframe->attrib.pktlen; + u8 category, action, OUI_Subtype, dialogToken = 0; + u32 wfdielen = 0; + + category = frame_body[0]; + if (category == RTW_WLAN_CATEGORY_PUBLIC) { + action = frame_body[1]; + if (action == ACT_PUBLIC_VENDOR + && _rtw_memcmp(frame_body + 2, P2P_OUI, 4) == _TRUE + ) { + OUI_Subtype = frame_body[6]; + dialogToken = frame_body[7]; + + switch (OUI_Subtype) { + case P2P_GO_NEGO_REQ: + wfdielen = build_nego_req_wfd_ie(wdinfo, frame_tail); + break; + case P2P_GO_NEGO_RESP: + wfdielen = build_nego_resp_wfd_ie(wdinfo, frame_tail); + break; + case P2P_GO_NEGO_CONF: + wfdielen = build_nego_confirm_wfd_ie(wdinfo, frame_tail); + break; + case P2P_INVIT_REQ: + wfdielen = build_invitation_req_wfd_ie(wdinfo, frame_tail); + break; + case P2P_INVIT_RESP: + wfdielen = build_invitation_resp_wfd_ie(wdinfo, frame_tail); + break; + case P2P_PROVISION_DISC_REQ: + wfdielen = build_provdisc_req_wfd_ie(wdinfo, frame_tail); + break; + case P2P_PROVISION_DISC_RESP: + wfdielen = build_provdisc_resp_wfd_ie(wdinfo, frame_tail); + break; + case P2P_DEVDISC_REQ: + case P2P_DEVDISC_RESP: + default: + break; + } + + } + } else if (category == RTW_WLAN_CATEGORY_P2P) { + OUI_Subtype = frame_body[5]; + dialogToken = frame_body[6]; + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("ACTION_CATEGORY_P2P: OUI=0x%x, OUI_Subtype=%d, dialogToken=%d\n" + , cpu_to_be32(*((u32 *)(frame_body + 1))), OUI_Subtype, dialogToken); +#endif + + switch (OUI_Subtype) { + case P2P_NOTICE_OF_ABSENCE: + break; + case P2P_PRESENCE_REQUEST: + break; + case P2P_PRESENCE_RESPONSE: + break; + case P2P_GO_DISC_REQUEST: + break; + default: + break; + } + } else + RTW_INFO("%s, action frame category=%d\n", __func__, category); + + xframe->attrib.pktlen += wfdielen; + + return wfdielen; +} +#endif /* CONFIG_WFD */ + +bool rtw_xframe_del_wfd_ie(struct xmit_frame *xframe) +{ +#define DBG_XFRAME_DEL_WFD_IE 0 + u8 *frame = xframe->buf_addr + TXDESC_OFFSET; + u8 *frame_body = frame + sizeof(struct rtw_ieee80211_hdr_3addr); + u8 *frame_tail = frame + xframe->attrib.pktlen; + u8 category, action, OUI_Subtype; + u8 *ies = NULL; + uint ies_len_ori = 0; + uint ies_len = 0; + + category = frame_body[0]; + if (category == RTW_WLAN_CATEGORY_PUBLIC) { + action = frame_body[1]; + if (action == ACT_PUBLIC_VENDOR + && _rtw_memcmp(frame_body + 2, P2P_OUI, 4) == _TRUE + ) { + OUI_Subtype = frame_body[6]; + + switch (OUI_Subtype) { + case P2P_GO_NEGO_REQ: + case P2P_GO_NEGO_RESP: + case P2P_GO_NEGO_CONF: + case P2P_INVIT_REQ: + case P2P_INVIT_RESP: + case P2P_PROVISION_DISC_REQ: + case P2P_PROVISION_DISC_RESP: + ies = frame_body + 8; + ies_len_ori = frame_tail - (frame_body + 8); + break; + } + } + } + + if (ies && ies_len_ori) { + ies_len = rtw_del_wfd_ie(ies, ies_len_ori, DBG_XFRAME_DEL_WFD_IE ? __func__ : NULL); + xframe->attrib.pktlen -= (ies_len_ori - ies_len); + } + + return ies_len_ori != ies_len; +} + +/* +* rtw_xframe_chk_wfd_ie - +* +*/ +void rtw_xframe_chk_wfd_ie(struct xmit_frame *xframe) +{ + _adapter *adapter = xframe->padapter; +#ifdef CONFIG_IOCTL_CFG80211 + struct wifidirect_info *wdinfo = &adapter->wdinfo; +#endif + u8 build = 0; + u8 del = 0; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + del = 1; + +#ifdef CONFIG_IOCTL_CFG80211 + if (wdinfo->wfd_info->wfd_enable == _TRUE) +#endif + del = build = 1; + + if (del) + rtw_xframe_del_wfd_ie(xframe); + +#ifdef CONFIG_WFD + if (build) + rtw_xframe_build_wfd_ie(xframe); +#endif +} + +u8 *dump_p2p_attr_ch_list(u8 *p2p_ie, uint p2p_ielen, u8 *buf, u32 buf_len) +{ + uint attr_contentlen = 0; + u8 *pattr = NULL; + int w_sz = 0; + u8 ch_cnt = 0; + u8 ch_list[40]; + + pattr = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CH_LIST, NULL, &attr_contentlen); + if (pattr != NULL) { + int i, j; + u32 num_of_ch; + u8 *pattr_temp = pattr + 3 ; + + attr_contentlen -= 3; + + _rtw_memset(ch_list, 0, 40); + + while (attr_contentlen > 0) { + num_of_ch = *(pattr_temp + 1); + + for (i = 0; i < num_of_ch; i++) { + for (j = 0; j < ch_cnt; j++) { + if (ch_list[j] == *(pattr_temp + 2 + i)) + break; + } + if (j >= ch_cnt) + ch_list[ch_cnt++] = *(pattr_temp + 2 + i); + + } + + pattr_temp += (2 + num_of_ch); + attr_contentlen -= (2 + num_of_ch); + } + + for (j = 0; j < ch_cnt; j++) { + if (j == 0) + w_sz += snprintf(buf + w_sz, buf_len - w_sz, "%u", ch_list[j]); + else if (ch_list[j] - ch_list[j - 1] != 1) + w_sz += snprintf(buf + w_sz, buf_len - w_sz, ", %u", ch_list[j]); + else if (j != ch_cnt - 1 && ch_list[j + 1] - ch_list[j] == 1) { + /* empty */ + } else + w_sz += snprintf(buf + w_sz, buf_len - w_sz, "-%u", ch_list[j]); + } + } + return buf; +} + +/* + * return _TRUE if requester is GO, _FALSE if responder is GO + */ +bool rtw_p2p_nego_intent_compare(u8 req, u8 resp) +{ + if (req >> 1 == resp >> 1) + return req & 0x01 ? _TRUE : _FALSE; + else if (req >> 1 > resp >> 1) + return _TRUE; + else + return _FALSE; +} + +int rtw_p2p_check_frames(_adapter *padapter, const u8 *buf, u32 len, u8 tx) +{ + int is_p2p_frame = (-1); + unsigned char *frame_body; + u8 category, action, OUI_Subtype, dialogToken = 0; + u8 *p2p_ie = NULL; + uint p2p_ielen = 0; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + int status = -1; + u8 ch_list_buf[128] = {'\0'}; + int op_ch = -1; + int listen_ch = -1; + u8 intent = 0; + u8 *iaddr = NULL; + u8 *gbssid = NULL; + + frame_body = (unsigned char *)(buf + sizeof(struct rtw_ieee80211_hdr_3addr)); + category = frame_body[0]; + /* just for check */ + if (category == RTW_WLAN_CATEGORY_PUBLIC) { + action = frame_body[1]; + if (action == ACT_PUBLIC_VENDOR + && _rtw_memcmp(frame_body + 2, P2P_OUI, 4) == _TRUE + ) { + OUI_Subtype = frame_body[6]; + dialogToken = frame_body[7]; + is_p2p_frame = OUI_Subtype; + + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("ACTION_CATEGORY_PUBLIC: ACT_PUBLIC_VENDOR, OUI=0x%x, OUI_Subtype=%d, dialogToken=%d\n", + cpu_to_be32(*((u32 *)(frame_body + 2))), OUI_Subtype, dialogToken); + #endif + + p2p_ie = rtw_get_p2p_ie( + (u8 *)buf + sizeof(struct rtw_ieee80211_hdr_3addr) + _PUBLIC_ACTION_IE_OFFSET_ + , len - sizeof(struct rtw_ieee80211_hdr_3addr) - _PUBLIC_ACTION_IE_OFFSET_ + , NULL, &p2p_ielen); + + switch (OUI_Subtype) { /* OUI Subtype */ + u8 *cont; + uint cont_len; + case P2P_GO_NEGO_REQ: { + struct rtw_wdev_nego_info *nego_info = &pwdev_priv->nego_info; + + if (tx) { + #ifdef CONFIG_DRV_ISSUE_PROV_REQ /* IOT FOR S2 */ + if (pwdev_priv->provdisc_req_issued == _FALSE) + rtw_cfg80211_issue_p2p_provision_request(padapter, buf, len); + #endif /* CONFIG_DRV_ISSUE_PROV_REQ */ + + /* pwdev_priv->provdisc_req_issued = _FALSE; */ + + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + rtw_cfg80211_adjust_p2pie_channel(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)); + #endif + } + + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, NULL, &cont_len); + if (cont) + op_ch = *(cont + 4); + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_LISTEN_CH, NULL, &cont_len); + if (cont) + listen_ch = *(cont + 4); + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GO_INTENT, NULL, &cont_len); + if (cont) + intent = *cont; + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_INTENDED_IF_ADDR, NULL, &cont_len); + if (cont && cont_len == 6) + iaddr = cont; + + if (nego_info->token != dialogToken) + rtw_wdev_nego_info_init(nego_info); + + _rtw_memcpy(nego_info->peer_mac, tx ? GetAddr1Ptr(buf) : get_addr2_ptr(buf), ETH_ALEN); + if (iaddr) + _rtw_memcpy(tx ? nego_info->iface_addr : nego_info->peer_iface_addr, iaddr, ETH_ALEN); + nego_info->active = tx ? 1 : 0; + nego_info->token = dialogToken; + nego_info->req_op_ch = op_ch; + nego_info->req_listen_ch = listen_ch; + nego_info->req_intent = intent; + nego_info->state = 0; + + dump_p2p_attr_ch_list(p2p_ie, p2p_ielen, ch_list_buf, 128); + RTW_INFO("RTW_%s:P2P_GO_NEGO_REQ, dialogToken=%d, intent:%u%s, listen_ch:%d, op_ch:%d, ch_list:%s" + , (tx == _TRUE) ? "Tx" : "Rx" , dialogToken , (intent >> 1) , intent & 0x1 ? "+" : "-" , listen_ch , op_ch , ch_list_buf); + if (iaddr) + _RTW_INFO(", iaddr:"MAC_FMT, MAC_ARG(iaddr)); + _RTW_INFO("\n"); + + if (!tx) { + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) + if (rtw_mi_check_status(padapter, MI_LINKED) + && rtw_chk_p2pie_ch_list_with_buddy(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)) == _FALSE + && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + RTW_INFO(FUNC_ADPT_FMT" ch_list has no intersect with buddy\n", FUNC_ADPT_ARG(padapter)); + rtw_change_p2pie_ch_list(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr), 0); + } + #endif + } + + break; + } + case P2P_GO_NEGO_RESP: { + struct rtw_wdev_nego_info *nego_info = &pwdev_priv->nego_info; + + if (tx) { + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + rtw_cfg80211_adjust_p2pie_channel(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)); + #endif + } + + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, NULL, &cont_len); + if (cont) + op_ch = *(cont + 4); + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GO_INTENT, NULL, &cont_len); + if (cont) + intent = *cont; + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_STATUS, NULL, &cont_len); + if (cont) + status = *cont; + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_INTENDED_IF_ADDR, NULL, &cont_len); + if (cont && cont_len == 6) + iaddr = cont; + + if (nego_info->token == dialogToken && nego_info->state == 0 + && _rtw_memcmp(nego_info->peer_mac, tx ? GetAddr1Ptr(buf) : get_addr2_ptr(buf), ETH_ALEN) == _TRUE + ) { + if (iaddr) + _rtw_memcpy(tx ? nego_info->iface_addr : nego_info->peer_iface_addr, iaddr, ETH_ALEN); + nego_info->status = (status == -1) ? 0xff : status; + nego_info->rsp_op_ch = op_ch; + nego_info->rsp_intent = intent; + nego_info->state = 1; + if (status != 0) + nego_info->token = 0; /* init */ + } + + dump_p2p_attr_ch_list(p2p_ie, p2p_ielen, ch_list_buf, 128); + RTW_INFO("RTW_%s:P2P_GO_NEGO_RESP, dialogToken=%d, intent:%u%s, status:%d, op_ch:%d, ch_list:%s" + , (tx == _TRUE) ? "Tx" : "Rx", dialogToken, (intent >> 1), intent & 0x1 ? "+" : "-", status, op_ch, ch_list_buf); + if (iaddr) + _RTW_INFO(", iaddr:"MAC_FMT, MAC_ARG(iaddr)); + _RTW_INFO("\n"); + + if (!tx) { + pwdev_priv->provdisc_req_issued = _FALSE; + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) + if (rtw_mi_check_status(padapter, MI_LINKED) + && rtw_chk_p2pie_ch_list_with_buddy(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)) == _FALSE + && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + RTW_INFO(FUNC_ADPT_FMT" ch_list has no intersect with buddy\n", FUNC_ADPT_ARG(padapter)); + rtw_change_p2pie_ch_list(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr), 0); + } + #endif + } + + break; + } + case P2P_GO_NEGO_CONF: { + struct rtw_wdev_nego_info *nego_info = &pwdev_priv->nego_info; + bool is_go = _FALSE; + + if (tx) { + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + rtw_cfg80211_adjust_p2pie_channel(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)); + #endif + } + + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, NULL, &cont_len); + if (cont) + op_ch = *(cont + 4); + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_STATUS, NULL, &cont_len); + if (cont) + status = *cont; + + if (nego_info->token == dialogToken && nego_info->state == 1 + && _rtw_memcmp(nego_info->peer_mac, tx ? GetAddr1Ptr(buf) : get_addr2_ptr(buf), ETH_ALEN) == _TRUE + ) { + nego_info->status = (status == -1) ? 0xff : status; + nego_info->conf_op_ch = (op_ch == -1) ? 0 : op_ch; + nego_info->state = 2; + + if (status == 0) { + if (rtw_p2p_nego_intent_compare(nego_info->req_intent, nego_info->rsp_intent) ^ !tx) + is_go = _TRUE; + } + + nego_info->token = 0; /* init */ + } + + dump_p2p_attr_ch_list(p2p_ie, p2p_ielen, ch_list_buf, 128); + RTW_INFO("RTW_%s:P2P_GO_NEGO_CONF, dialogToken=%d, status:%d, op_ch:%d, ch_list:%s\n" + , (tx == _TRUE) ? "Tx" : "Rx", dialogToken, status, op_ch, ch_list_buf); + + if (!tx) { + } + + break; + } + case P2P_INVIT_REQ: { + struct rtw_wdev_invit_info *invit_info = &pwdev_priv->invit_info; + int flags = -1; + + if (tx) { + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) + if (rtw_mi_check_status(padapter, MI_LINKED) + && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + rtw_cfg80211_adjust_p2pie_channel(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)); + #endif + } + + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_INVITATION_FLAGS, NULL, &cont_len); + if (cont) + flags = *cont; + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, NULL, &cont_len); + if (cont) + op_ch = *(cont + 4); + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GROUP_BSSID, NULL, &cont_len); + if (cont && cont_len == 6) + gbssid = cont; + + if (invit_info->token != dialogToken) + rtw_wdev_invit_info_init(invit_info); + + _rtw_memcpy(invit_info->peer_mac, tx ? GetAddr1Ptr(buf) : get_addr2_ptr(buf), ETH_ALEN); + if (gbssid) + _rtw_memcpy(invit_info->group_bssid, gbssid, ETH_ALEN); + invit_info->active = tx ? 1 : 0; + invit_info->token = dialogToken; + invit_info->flags = (flags == -1) ? 0x0 : flags; + invit_info->req_op_ch = op_ch; + invit_info->state = 0; + + dump_p2p_attr_ch_list(p2p_ie, p2p_ielen, ch_list_buf, 128); + RTW_INFO("RTW_%s:P2P_INVIT_REQ, dialogToken=%d, flags:0x%02x, op_ch:%d, ch_list:%s" + , (tx == _TRUE) ? "Tx" : "Rx", dialogToken, flags, op_ch, ch_list_buf); + if (gbssid) + _RTW_INFO(", gbssid:"MAC_FMT, MAC_ARG(gbssid)); + _RTW_INFO("\n"); + + if (!tx) { + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) { + #if defined(CONFIG_P2P_INVITE_IOT) + if (op_ch != -1 && rtw_chk_p2pie_op_ch_with_buddy(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)) == _FALSE) { + RTW_INFO(FUNC_ADPT_FMT" op_ch:%u has no intersect with buddy\n", FUNC_ADPT_ARG(padapter), op_ch); + rtw_change_p2pie_ch_list(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr), 0); + } else + #endif + if (rtw_chk_p2pie_ch_list_with_buddy(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)) == _FALSE) { + RTW_INFO(FUNC_ADPT_FMT" ch_list has no intersect with buddy\n", FUNC_ADPT_ARG(padapter)); + rtw_change_p2pie_ch_list(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr), 0); + } + } + #endif + } + + break; + } + case P2P_INVIT_RESP: { + struct rtw_wdev_invit_info *invit_info = &pwdev_priv->invit_info; + + if (tx) { + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT) + if (rtw_mi_check_status(padapter, MI_LINKED) && padapter->registrypriv.full_ch_in_p2p_handshake == 0) + rtw_cfg80211_adjust_p2pie_channel(padapter, frame_body, len - sizeof(struct rtw_ieee80211_hdr_3addr)); + #endif + } + + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_STATUS, NULL, &cont_len); + if (cont) { + #ifdef CONFIG_P2P_INVITE_IOT + if (tx && *cont == 7) { + RTW_INFO("TX_P2P_INVITE_RESP, status is no common channel, change to unknown group\n"); + *cont = 8; /* unknow group status */ + } + #endif /* CONFIG_P2P_INVITE_IOT */ + status = *cont; + } + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_OPERATING_CH, NULL, &cont_len); + if (cont) + op_ch = *(cont + 4); + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GROUP_BSSID, NULL, &cont_len); + if (cont && cont_len == 6) + gbssid = cont; + + if (invit_info->token == dialogToken && invit_info->state == 0 + && _rtw_memcmp(invit_info->peer_mac, tx ? GetAddr1Ptr(buf) : get_addr2_ptr(buf), ETH_ALEN) == _TRUE + ) { + invit_info->status = (status == -1) ? 0xff : status; + invit_info->rsp_op_ch = op_ch; + invit_info->state = 1; + invit_info->token = 0; /* init */ + } + + dump_p2p_attr_ch_list(p2p_ie, p2p_ielen, ch_list_buf, 128); + RTW_INFO("RTW_%s:P2P_INVIT_RESP, dialogToken=%d, status:%d, op_ch:%d, ch_list:%s" + , (tx == _TRUE) ? "Tx" : "Rx", dialogToken, status, op_ch, ch_list_buf); + if (gbssid) + _RTW_INFO(", gbssid:"MAC_FMT, MAC_ARG(gbssid)); + _RTW_INFO("\n"); + + if (!tx) { + } + + break; + } + case P2P_DEVDISC_REQ: + RTW_INFO("RTW_%s:P2P_DEVDISC_REQ, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", dialogToken); + break; + case P2P_DEVDISC_RESP: + cont = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_STATUS, NULL, &cont_len); + RTW_INFO("RTW_%s:P2P_DEVDISC_RESP, dialogToken=%d, status:%d\n", (tx == _TRUE) ? "Tx" : "Rx", dialogToken, cont ? *cont : -1); + break; + case P2P_PROVISION_DISC_REQ: { + size_t frame_body_len = len - sizeof(struct rtw_ieee80211_hdr_3addr); + u8 *p2p_ie; + uint p2p_ielen = 0; + uint contentlen = 0; + + RTW_INFO("RTW_%s:P2P_PROVISION_DISC_REQ, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", dialogToken); + + /* if(tx) */ + { + pwdev_priv->provdisc_req_issued = _FALSE; + + p2p_ie = rtw_get_p2p_ie(frame_body + _PUBLIC_ACTION_IE_OFFSET_, frame_body_len - _PUBLIC_ACTION_IE_OFFSET_, NULL, &p2p_ielen); + if (p2p_ie) { + + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_GROUP_ID, NULL, &contentlen)) { + pwdev_priv->provdisc_req_issued = _FALSE;/* case: p2p_client join p2p GO */ + } else { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("provdisc_req_issued is _TRUE\n"); + #endif /*CONFIG_DEBUG_CFG80211*/ + pwdev_priv->provdisc_req_issued = _TRUE;/* case: p2p_devices connection before Nego req. */ + } + + } + } + } + break; + case P2P_PROVISION_DISC_RESP: + RTW_INFO("RTW_%s:P2P_PROVISION_DISC_RESP, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", dialogToken); + break; + default: + RTW_INFO("RTW_%s:OUI_Subtype=%d, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", OUI_Subtype, dialogToken); + break; + } + + } + + } else if (category == RTW_WLAN_CATEGORY_P2P) { + OUI_Subtype = frame_body[5]; + dialogToken = frame_body[6]; + + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("ACTION_CATEGORY_P2P: OUI=0x%x, OUI_Subtype=%d, dialogToken=%d\n", + cpu_to_be32(*((u32 *)(frame_body + 1))), OUI_Subtype, dialogToken); + #endif + + is_p2p_frame = OUI_Subtype; + + switch (OUI_Subtype) { + case P2P_NOTICE_OF_ABSENCE: + RTW_INFO("RTW_%s:P2P_NOTICE_OF_ABSENCE, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", dialogToken); + break; + case P2P_PRESENCE_REQUEST: + RTW_INFO("RTW_%s:P2P_PRESENCE_REQUEST, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", dialogToken); + break; + case P2P_PRESENCE_RESPONSE: + RTW_INFO("RTW_%s:P2P_PRESENCE_RESPONSE, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", dialogToken); + break; + case P2P_GO_DISC_REQUEST: + RTW_INFO("RTW_%s:P2P_GO_DISC_REQUEST, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", dialogToken); + break; + default: + RTW_INFO("RTW_%s:OUI_Subtype=%d, dialogToken=%d\n", (tx == _TRUE) ? "Tx" : "Rx", OUI_Subtype, dialogToken); + break; + } + + } + + return is_p2p_frame; +} +#endif /* CONFIG_IOCTL_CFG80211 */ + +s32 p2p_protocol_wk_hdl(_adapter *padapter, int intCmdType, u8 *buf) +{ + int ret = H2C_SUCCESS; + + switch (intCmdType) { + case P2P_FIND_PHASE_WK: + find_phase_handler(padapter); + break; + + case P2P_RESTORE_STATE_WK: + restore_p2p_state_handler(padapter); + break; + + case P2P_PRE_TX_PROVDISC_PROCESS_WK: +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + rtw_concurrent_handler(padapter); + else + pre_tx_provdisc_handler(padapter); +#else + pre_tx_provdisc_handler(padapter); +#endif + break; + + case P2P_PRE_TX_INVITEREQ_PROCESS_WK: +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + rtw_concurrent_handler(padapter); + else + pre_tx_invitereq_handler(padapter); +#else + pre_tx_invitereq_handler(padapter); +#endif + break; + + case P2P_PRE_TX_NEGOREQ_PROCESS_WK: +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + rtw_concurrent_handler(padapter); + else + pre_tx_negoreq_handler(padapter); +#else + pre_tx_negoreq_handler(padapter); +#endif + break; + + default: + rtw_warn_on(1); + break; + } + + return ret; +} + +int process_p2p_cross_connect_ie(PADAPTER padapter, u8 *IEs, u32 IELength) +{ + int ret = _TRUE; + u8 *ies; + u32 ies_len; + u8 *p2p_ie; + u32 p2p_ielen = 0; + u8 p2p_attr[MAX_P2P_IE_LEN] = { 0x00 };/* NoA length should be n*(13) + 2 */ + u32 attr_contentlen = 0; + + + + if (IELength <= _BEACON_IE_OFFSET_) + return ret; + + ies = IEs + _BEACON_IE_OFFSET_; + ies_len = IELength - _BEACON_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + + while (p2p_ie) { + /* Get P2P Manageability IE. */ + attr_contentlen = sizeof(p2p_attr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_MANAGEABILITY, p2p_attr, &attr_contentlen)) { + if ((p2p_attr[0] & (BIT(0) | BIT(1))) == 0x01) + ret = _FALSE; + break; + } + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + } + + return ret; +} + +#ifdef CONFIG_P2P_PS +void process_p2p_ps_ie(PADAPTER padapter, u8 *IEs, u32 IELength) +{ + u8 *ies; + u32 ies_len; + u8 *p2p_ie; + u32 p2p_ielen = 0; + u8 *noa_attr; /* NoA length should be n*(13) + 2 */ + u32 attr_contentlen = 0; + + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 find_p2p = _FALSE, find_p2p_ps = _FALSE; + u8 noa_offset, noa_num, noa_index; + + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + return; +#ifdef CONFIG_CONCURRENT_MODE +#ifndef CONFIG_FW_MULTI_PORT_SUPPORT + if (padapter->hw_port != HW_PORT0) + return; +#endif +#endif + if (IELength <= _BEACON_IE_OFFSET_) + return; + + ies = IEs + _BEACON_IE_OFFSET_; + ies_len = IELength - _BEACON_IE_OFFSET_; + + p2p_ie = rtw_get_p2p_ie(ies, ies_len, NULL, &p2p_ielen); + + while (p2p_ie) { + find_p2p = _TRUE; + /* Get Notice of Absence IE. */ + noa_attr = rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_NOA, NULL, &attr_contentlen); + if (noa_attr) { + find_p2p_ps = _TRUE; + noa_index = noa_attr[0]; + + if ((pwdinfo->p2p_ps_mode == P2P_PS_NONE) || + (noa_index != pwdinfo->noa_index)) { /* if index change, driver should reconfigure related setting. */ + pwdinfo->noa_index = noa_index; + pwdinfo->opp_ps = noa_attr[1] >> 7; + if (pwdinfo->opp_ps != 1) + pwdinfo->ctwindow = 0; + else + pwdinfo->ctwindow = noa_attr[1] & 0x7F; + noa_offset = 2; + noa_num = 0; + /* NoA length should be n*(13) + 2 */ + if (attr_contentlen > 2 && (attr_contentlen - 2) % 13 == 0) { + while (noa_offset < attr_contentlen && noa_num < P2P_MAX_NOA_NUM) { + /* _rtw_memcpy(&wifidirect_info->noa_count[noa_num], &noa_attr[noa_offset], 1); */ + pwdinfo->noa_count[noa_num] = noa_attr[noa_offset]; + noa_offset += 1; + + _rtw_memcpy(&pwdinfo->noa_duration[noa_num], &noa_attr[noa_offset], 4); + noa_offset += 4; + + _rtw_memcpy(&pwdinfo->noa_interval[noa_num], &noa_attr[noa_offset], 4); + noa_offset += 4; + + _rtw_memcpy(&pwdinfo->noa_start_time[noa_num], &noa_attr[noa_offset], 4); + noa_offset += 4; + + noa_num++; + } + } + pwdinfo->noa_num = noa_num; + + if (pwdinfo->opp_ps == 1) { + pwdinfo->p2p_ps_mode = P2P_PS_CTWINDOW; + /* driver should wait LPS for entering CTWindow */ + if (adapter_to_pwrctl(padapter)->bFwCurrentInPSMode == _TRUE) + p2p_ps_wk_cmd(padapter, P2P_PS_ENABLE, 1); + } else if (pwdinfo->noa_num > 0) { + pwdinfo->p2p_ps_mode = P2P_PS_NOA; + p2p_ps_wk_cmd(padapter, P2P_PS_ENABLE, 1); + } else if (pwdinfo->p2p_ps_mode > P2P_PS_NONE) + p2p_ps_wk_cmd(padapter, P2P_PS_DISABLE, 1); + } + + break; /* find target, just break. */ + } + + /* Get the next P2P IE */ + p2p_ie = rtw_get_p2p_ie(p2p_ie + p2p_ielen, ies_len - (p2p_ie - ies + p2p_ielen), NULL, &p2p_ielen); + + } + + if (find_p2p == _TRUE) { + if ((pwdinfo->p2p_ps_mode > P2P_PS_NONE) && (find_p2p_ps == _FALSE)) + p2p_ps_wk_cmd(padapter, P2P_PS_DISABLE, 1); + } + +} + +void p2p_ps_wk_hdl(_adapter *padapter, u8 p2p_ps_state) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u32 ps_deny = 0; + + /* Pre action for p2p state */ + switch (p2p_ps_state) { + case P2P_PS_DISABLE: + pwdinfo->p2p_ps_state = p2p_ps_state; + + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_P2P_PS_OFFLOAD, (u8 *)(&p2p_ps_state)); + +#ifdef CONFIG_LPS + if (pwdinfo->opp_ps == 1) { + if (pwrpriv->smart_ps == 0) { + pwrpriv->smart_ps = 2; + if (pwrpriv->pwr_mode != PS_MODE_ACTIVE) + rtw_exec_lps(padapter, pwrpriv->pwr_mode); + } + } +#endif /* CONFIG_LPS */ + + pwdinfo->noa_index = 0; + pwdinfo->ctwindow = 0; + pwdinfo->opp_ps = 0; + pwdinfo->noa_num = 0; + pwdinfo->p2p_ps_mode = P2P_PS_NONE; + + break; + case P2P_PS_ENABLE: + _enter_pwrlock(&adapter_to_pwrctl(padapter)->lock); + ps_deny = rtw_ps_deny_get(padapter); + _exit_pwrlock(&adapter_to_pwrctl(padapter)->lock); + + if ((ps_deny & (PS_DENY_SCAN | PS_DENY_JOIN)) + || rtw_mi_check_fwstate(padapter, (WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING))) { + pwdinfo->p2p_ps_mode = P2P_PS_NONE; + RTW_DBG(FUNC_ADPT_FMT" Block P2P PS under site survey or LINKING\n", FUNC_ADPT_ARG(padapter)); + return; + } + if (pwdinfo->p2p_ps_mode > P2P_PS_NONE) { +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) { + RTW_INFO("P2P PS enble under MCC\n"); + rtw_warn_on(1); + } + + } +#endif /* CONFIG_MCC_MODE */ + pwdinfo->p2p_ps_state = p2p_ps_state; + +#ifdef CONFIG_LPS + if (pwdinfo->ctwindow > 0) { + if (pwrpriv->smart_ps != 0) { + pwrpriv->smart_ps = 0; + RTW_INFO("%s(): Enter CTW, change SmartPS\n", __FUNCTION__); + if (pwrpriv->pwr_mode != PS_MODE_ACTIVE) + rtw_exec_lps(padapter, pwrpriv->pwr_mode); + } + } +#endif /* CONFIG_LPS */ + + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_P2P_PS_OFFLOAD, (u8 *)(&p2p_ps_state)); + } + break; + case P2P_PS_SCAN: + case P2P_PS_SCAN_DONE: + case P2P_PS_ALLSTASLEEP: + if (pwdinfo->p2p_ps_mode > P2P_PS_NONE) { + pwdinfo->p2p_ps_state = p2p_ps_state; + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_P2P_PS_OFFLOAD, (u8 *)(&p2p_ps_state)); + } + break; + default: + break; + } + +#ifdef CONFIG_MCC_MODE + rtw_hal_mcc_process_noa(padapter); +#endif /* CONFIG_MCC_MODE */ +} + +u8 p2p_ps_wk_cmd(_adapter *padapter, u8 p2p_ps_state, u8 enqueue) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) +#ifdef CONFIG_CONCURRENT_MODE +#ifndef CONFIG_FW_MULTI_PORT_SUPPORT + || (padapter->hw_port != HW_PORT0) +#endif +#endif + ) + return res; + + if (enqueue) { + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = P2P_PS_WK_CID; + pdrvextra_cmd_parm->type = p2p_ps_state; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + } else + p2p_ps_wk_hdl(padapter, p2p_ps_state); + +exit: + + + return res; + +} +#endif /* CONFIG_P2P_PS */ + +static void reset_ch_sitesurvey_timer_process(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + struct wifidirect_info *pwdinfo = &adapter->wdinfo; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + return; + + RTW_INFO("[%s] In\n", __FUNCTION__); + /* Reset the operation channel information */ + pwdinfo->rx_invitereq_info.operation_ch[0] = 0; +#ifdef CONFIG_P2P_OP_CHK_SOCIAL_CH + pwdinfo->rx_invitereq_info.operation_ch[1] = 0; + pwdinfo->rx_invitereq_info.operation_ch[2] = 0; + pwdinfo->rx_invitereq_info.operation_ch[3] = 0; +#endif /* CONFIG_P2P_OP_CHK_SOCIAL_CH */ + pwdinfo->rx_invitereq_info.scan_op_ch_only = 0; +} + +static void reset_ch_sitesurvey_timer_process2(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + struct wifidirect_info *pwdinfo = &adapter->wdinfo; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + return; + + RTW_INFO("[%s] In\n", __FUNCTION__); + /* Reset the operation channel information */ + pwdinfo->p2p_info.operation_ch[0] = 0; +#ifdef CONFIG_P2P_OP_CHK_SOCIAL_CH + pwdinfo->p2p_info.operation_ch[1] = 0; + pwdinfo->p2p_info.operation_ch[2] = 0; + pwdinfo->p2p_info.operation_ch[3] = 0; +#endif /* CONFIG_P2P_OP_CHK_SOCIAL_CH */ + pwdinfo->p2p_info.scan_op_ch_only = 0; +} + +static void restore_p2p_state_timer_process(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + struct wifidirect_info *pwdinfo = &adapter->wdinfo; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + return; + + p2p_protocol_wk_cmd(adapter, P2P_RESTORE_STATE_WK); +} + +static void pre_tx_scan_timer_process(void *FunctionContext) +{ + _adapter *adapter = (_adapter *) FunctionContext; + struct wifidirect_info *pwdinfo = &adapter->wdinfo; + _irqL irqL; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + return; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_TX_PROVISION_DIS_REQ)) { + if (_TRUE == pwdinfo->tx_prov_disc_info.benable) { /* the provision discovery request frame is trigger to send or not */ + p2p_protocol_wk_cmd(adapter, P2P_PRE_TX_PROVDISC_PROCESS_WK); + /* issue_probereq_p2p(adapter, NULL); */ + /* _set_timer( &pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT ); */ + } + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_ING)) { + if (_TRUE == pwdinfo->nego_req_info.benable) + p2p_protocol_wk_cmd(adapter, P2P_PRE_TX_NEGOREQ_PROCESS_WK); + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_TX_INVITE_REQ)) { + if (_TRUE == pwdinfo->invitereq_info.benable) + p2p_protocol_wk_cmd(adapter, P2P_PRE_TX_INVITEREQ_PROCESS_WK); + } else + RTW_INFO("[%s] p2p_state is %d, ignore!!\n", __FUNCTION__, rtw_p2p_state(pwdinfo)); + + _exit_critical_bh(&pmlmepriv->lock, &irqL); +} + +static void find_phase_timer_process(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + struct wifidirect_info *pwdinfo = &adapter->wdinfo; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + return; + + adapter->wdinfo.find_phase_state_exchange_cnt++; + + p2p_protocol_wk_cmd(adapter, P2P_FIND_PHASE_WK); +} + +void reset_global_wifidirect_info(_adapter *padapter) +{ + struct wifidirect_info *pwdinfo; + + pwdinfo = &padapter->wdinfo; + pwdinfo->persistent_supported = 0; + pwdinfo->session_available = _TRUE; + rtw_tdls_wfd_enable(padapter, 0); + pwdinfo->wfd_tdls_weaksec = _TRUE; +} + +#ifdef CONFIG_WFD +int rtw_init_wifi_display_info(_adapter *padapter) +{ + int res = _SUCCESS; + struct wifi_display_info *pwfd_info = &padapter->wfd_info; + + /* Used in P2P and TDLS */ + pwfd_info->init_rtsp_ctrlport = 554; +#ifdef CONFIG_IOCTL_CFG80211 + pwfd_info->rtsp_ctrlport = 0; +#else + pwfd_info->rtsp_ctrlport = pwfd_info->init_rtsp_ctrlport; /* set non-zero value for legacy wfd */ +#endif + pwfd_info->tdls_rtsp_ctrlport = 0; + pwfd_info->peer_rtsp_ctrlport = 0; /* Reset to 0 */ + pwfd_info->wfd_enable = _FALSE; + pwfd_info->wfd_device_type = WFD_DEVINFO_PSINK; + pwfd_info->scan_result_type = SCAN_RESULT_P2P_ONLY; + + /* Used in P2P */ + pwfd_info->peer_session_avail = _TRUE; + pwfd_info->wfd_pc = _FALSE; + + /* Used in TDLS */ + _rtw_memset(pwfd_info->ip_address, 0x00, 4); + _rtw_memset(pwfd_info->peer_ip_address, 0x00, 4); + return res; + +} + +inline void rtw_wfd_enable(_adapter *adapter, bool on) +{ + struct wifi_display_info *wfdinfo = &adapter->wfd_info; + + if (on) { + wfdinfo->rtsp_ctrlport = wfdinfo->init_rtsp_ctrlport; + wfdinfo->wfd_enable = _TRUE; + + } else { + wfdinfo->wfd_enable = _FALSE; + wfdinfo->rtsp_ctrlport = 0; + } +} + +inline void rtw_wfd_set_ctrl_port(_adapter *adapter, u16 port) +{ + struct wifi_display_info *wfdinfo = &adapter->wfd_info; + + wfdinfo->init_rtsp_ctrlport = port; + if (wfdinfo->wfd_enable == _TRUE) + wfdinfo->rtsp_ctrlport = port; + if (adapter->wdinfo.wfd_tdls_enable == 1) + wfdinfo->tdls_rtsp_ctrlport = port; +} + +inline void rtw_tdls_wfd_enable(_adapter *adapter, bool on) +{ + struct wifi_display_info *wfdinfo = &adapter->wfd_info; + + if (on) { + wfdinfo->tdls_rtsp_ctrlport = wfdinfo->init_rtsp_ctrlport; + adapter->wdinfo.wfd_tdls_enable = 1; + + } else { + adapter->wdinfo.wfd_tdls_enable = 0; + wfdinfo->tdls_rtsp_ctrlport = 0; + } +} + +u32 rtw_append_beacon_wfd_ie(_adapter *adapter, u8 *pbuf) +{ + struct wifidirect_info *wdinfo = &adapter->wdinfo; + struct mlme_priv *mlme = &adapter->mlmepriv; + u8 build_ie_by_self = 0; + u32 len = 0; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + goto exit; + +#ifdef CONFIG_IOCTL_CFG80211 + if (_TRUE == wdinfo->wfd_info->wfd_enable) +#endif + build_ie_by_self = 1; + + if (build_ie_by_self) + len = build_beacon_wfd_ie(wdinfo, pbuf); +#ifdef CONFIG_IOCTL_CFG80211 + else if (mlme->wfd_beacon_ie && mlme->wfd_beacon_ie_len > 0) { + len = mlme->wfd_beacon_ie_len; + _rtw_memcpy(pbuf, mlme->wfd_beacon_ie, len); + } +#endif + +exit: + return len; +} + +u32 rtw_append_probe_req_wfd_ie(_adapter *adapter, u8 *pbuf) +{ + struct wifidirect_info *wdinfo = &adapter->wdinfo; + struct mlme_priv *mlme = &adapter->mlmepriv; + u8 build_ie_by_self = 0; + u32 len = 0; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + goto exit; + +#ifdef CONFIG_IOCTL_CFG80211 + if (_TRUE == wdinfo->wfd_info->wfd_enable) +#endif + build_ie_by_self = 1; + + if (build_ie_by_self) + len = build_probe_req_wfd_ie(wdinfo, pbuf); +#ifdef CONFIG_IOCTL_CFG80211 + else if (mlme->wfd_probe_req_ie && mlme->wfd_probe_req_ie_len > 0) { + len = mlme->wfd_probe_req_ie_len; + _rtw_memcpy(pbuf, mlme->wfd_probe_req_ie, len); + } +#endif + +exit: + return len; +} + +u32 rtw_append_probe_resp_wfd_ie(_adapter *adapter, u8 *pbuf) +{ + struct wifidirect_info *wdinfo = &adapter->wdinfo; + struct mlme_priv *mlme = &adapter->mlmepriv; + u8 build_ie_by_self = 0; + u32 len = 0; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + goto exit; + +#ifdef CONFIG_IOCTL_CFG80211 + if (_TRUE == wdinfo->wfd_info->wfd_enable) +#endif + build_ie_by_self = 1; + + if (build_ie_by_self) + len = build_probe_resp_wfd_ie(wdinfo, pbuf, 0); +#ifdef CONFIG_IOCTL_CFG80211 + else if (mlme->wfd_probe_resp_ie && mlme->wfd_probe_resp_ie_len > 0) { + len = mlme->wfd_probe_resp_ie_len; + _rtw_memcpy(pbuf, mlme->wfd_probe_resp_ie, len); + } +#endif + +exit: + return len; +} + +u32 rtw_append_assoc_req_wfd_ie(_adapter *adapter, u8 *pbuf) +{ + struct wifidirect_info *wdinfo = &adapter->wdinfo; + struct mlme_priv *mlme = &adapter->mlmepriv; + u8 build_ie_by_self = 0; + u32 len = 0; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + goto exit; + +#ifdef CONFIG_IOCTL_CFG80211 + if (_TRUE == wdinfo->wfd_info->wfd_enable) +#endif + build_ie_by_self = 1; + + if (build_ie_by_self) + len = build_assoc_req_wfd_ie(wdinfo, pbuf); +#ifdef CONFIG_IOCTL_CFG80211 + else if (mlme->wfd_assoc_req_ie && mlme->wfd_assoc_req_ie_len > 0) { + len = mlme->wfd_assoc_req_ie_len; + _rtw_memcpy(pbuf, mlme->wfd_assoc_req_ie, len); + } +#endif + +exit: + return len; +} + +u32 rtw_append_assoc_resp_wfd_ie(_adapter *adapter, u8 *pbuf) +{ + struct wifidirect_info *wdinfo = &adapter->wdinfo; + struct mlme_priv *mlme = &adapter->mlmepriv; + u8 build_ie_by_self = 0; + u32 len = 0; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + goto exit; + +#ifdef CONFIG_IOCTL_CFG80211 + if (_TRUE == wdinfo->wfd_info->wfd_enable) +#endif + build_ie_by_self = 1; + + if (build_ie_by_self) + len = build_assoc_resp_wfd_ie(wdinfo, pbuf); +#ifdef CONFIG_IOCTL_CFG80211 + else if (mlme->wfd_assoc_resp_ie && mlme->wfd_assoc_resp_ie_len > 0) { + len = mlme->wfd_assoc_resp_ie_len; + _rtw_memcpy(pbuf, mlme->wfd_assoc_resp_ie, len); + } +#endif + +exit: + return len; +} + +#endif /* CONFIG_WFD */ + +void rtw_init_wifidirect_timers(_adapter *padapter) +{ + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + + rtw_init_timer(&pwdinfo->find_phase_timer, padapter, find_phase_timer_process, padapter); + rtw_init_timer(&pwdinfo->restore_p2p_state_timer, padapter, restore_p2p_state_timer_process, padapter); + rtw_init_timer(&pwdinfo->pre_tx_scan_timer, padapter, pre_tx_scan_timer_process, padapter); + rtw_init_timer(&pwdinfo->reset_ch_sitesurvey, padapter, reset_ch_sitesurvey_timer_process, padapter); + rtw_init_timer(&pwdinfo->reset_ch_sitesurvey2, padapter, reset_ch_sitesurvey_timer_process2, padapter); +} + +void rtw_init_wifidirect_addrs(_adapter *padapter, u8 *dev_addr, u8 *iface_addr) +{ +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + + /*init device&interface address */ + if (dev_addr) + _rtw_memcpy(pwdinfo->device_addr, dev_addr, ETH_ALEN); + if (iface_addr) + _rtw_memcpy(pwdinfo->interface_addr, iface_addr, ETH_ALEN); +#endif +} + +void init_wifidirect_info(_adapter *padapter, enum P2P_ROLE role) +{ + struct wifidirect_info *pwdinfo; +#ifdef CONFIG_WFD + struct wifi_display_info *pwfd_info = &padapter->wfd_info; +#endif + pwdinfo = &padapter->wdinfo; + + pwdinfo->padapter = padapter; + + /* 1, 6, 11 are the social channel defined in the WiFi Direct specification. */ + pwdinfo->social_chan[0] = 1; + pwdinfo->social_chan[1] = 6; + pwdinfo->social_chan[2] = 11; + pwdinfo->social_chan[3] = 0; /* channel 0 for scanning ending in site survey function. */ + + if (role != P2P_ROLE_DISABLE + && pwdinfo->driver_interface != DRIVER_CFG80211 + ) { + #ifdef CONFIG_CONCURRENT_MODE + u8 union_ch = 0; + + if (rtw_mi_check_status(padapter, MI_LINKED)) + union_ch = rtw_mi_get_union_chan(padapter); + + if (union_ch != 0 && + (union_ch == 1 || union_ch == 6 || union_ch == 11) + ) { + /* Use the AP's channel as the listen channel */ + /* This will avoid the channel switch between AP's channel and listen channel */ + pwdinfo->listen_channel = union_ch; + } else + #endif /* CONFIG_CONCURRENT_MODE */ + { + /* Use the channel 11 as the listen channel */ + pwdinfo->listen_channel = 11; + } + } + + if (role == P2P_ROLE_DEVICE) { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + rtw_p2p_set_state(pwdinfo, P2P_STATE_IDLE); + else +#endif + rtw_p2p_set_state(pwdinfo, P2P_STATE_LISTEN); + + pwdinfo->intent = 1; + rtw_p2p_set_pre_state(pwdinfo, P2P_STATE_LISTEN); + } else if (role == P2P_ROLE_CLIENT) { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_OK); + pwdinfo->intent = 1; + rtw_p2p_set_pre_state(pwdinfo, P2P_STATE_GONEGO_OK); + } else if (role == P2P_ROLE_GO) { + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_OK); + pwdinfo->intent = 15; + rtw_p2p_set_pre_state(pwdinfo, P2P_STATE_GONEGO_OK); + } + + /* Use the OFDM rate in the P2P probe response frame. ( 6(B), 9(B), 12, 18, 24, 36, 48, 54 ) */ + pwdinfo->support_rate[0] = 0x8c; /* 6(B) */ + pwdinfo->support_rate[1] = 0x92; /* 9(B) */ + pwdinfo->support_rate[2] = 0x18; /* 12 */ + pwdinfo->support_rate[3] = 0x24; /* 18 */ + pwdinfo->support_rate[4] = 0x30; /* 24 */ + pwdinfo->support_rate[5] = 0x48; /* 36 */ + pwdinfo->support_rate[6] = 0x60; /* 48 */ + pwdinfo->support_rate[7] = 0x6c; /* 54 */ + + _rtw_memcpy((void *) pwdinfo->p2p_wildcard_ssid, "DIRECT-", 7); + + _rtw_memset(pwdinfo->device_name, 0x00, WPS_MAX_DEVICE_NAME_LEN); + pwdinfo->device_name_len = 0; + + _rtw_memset(&pwdinfo->invitereq_info, 0x00, sizeof(struct tx_invite_req_info)); + pwdinfo->invitereq_info.token = 3; /* Token used for P2P invitation request frame. */ + + _rtw_memset(&pwdinfo->inviteresp_info, 0x00, sizeof(struct tx_invite_resp_info)); + pwdinfo->inviteresp_info.token = 0; + + pwdinfo->profileindex = 0; + _rtw_memset(&pwdinfo->profileinfo[0], 0x00, sizeof(struct profile_info) * P2P_MAX_PERSISTENT_GROUP_NUM); + + rtw_p2p_findphase_ex_set(pwdinfo, P2P_FINDPHASE_EX_NONE); + + pwdinfo->listen_dwell = (u8)((rtw_get_current_time() % 3) + 1); + /* RTW_INFO( "[%s] listen_dwell time is %d00ms\n", __FUNCTION__, pwdinfo->listen_dwell ); */ + + _rtw_memset(&pwdinfo->tx_prov_disc_info, 0x00, sizeof(struct tx_provdisc_req_info)); + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_NONE; + + _rtw_memset(&pwdinfo->nego_req_info, 0x00, sizeof(struct tx_nego_req_info)); + + pwdinfo->device_password_id_for_nego = WPS_DPID_PBC; + pwdinfo->negotiation_dialog_token = 1; + + _rtw_memset(pwdinfo->nego_ssid, 0x00, WLAN_SSID_MAXLEN); + pwdinfo->nego_ssidlen = 0; + + pwdinfo->ui_got_wps_info = P2P_NO_WPSINFO; +#ifdef CONFIG_WFD + pwdinfo->supported_wps_cm = WPS_CONFIG_METHOD_DISPLAY | WPS_CONFIG_METHOD_PBC; + pwdinfo->wfd_info = pwfd_info; +#else + pwdinfo->supported_wps_cm = WPS_CONFIG_METHOD_DISPLAY | WPS_CONFIG_METHOD_PBC | WPS_CONFIG_METHOD_KEYPAD; +#endif /* CONFIG_WFD */ + pwdinfo->channel_list_attr_len = 0; + _rtw_memset(pwdinfo->channel_list_attr, 0x00, 100); + + _rtw_memset(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, 0x00, 4); + _rtw_memset(pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req, '0', 3); + _rtw_memset(&pwdinfo->groupid_info, 0x00, sizeof(struct group_id_info)); +#ifdef CONFIG_CONCURRENT_MODE +#ifdef CONFIG_IOCTL_CFG80211 + pwdinfo->ext_listen_interval = 1000; /* The interval to be available with legacy AP during p2p0-find/scan */ + pwdinfo->ext_listen_period = 3000; /* The time period to be available for P2P during nego */ +#else /* !CONFIG_IOCTL_CFG80211 */ + /* pwdinfo->ext_listen_interval = 3000; */ + /* pwdinfo->ext_listen_period = 400; */ + pwdinfo->ext_listen_interval = 1000; + pwdinfo->ext_listen_period = 1000; +#endif /* !CONFIG_IOCTL_CFG80211 */ +#endif + + /* Commented by Kurt 20130319 + * For WiDi purpose: Use CFG80211 interface but controled WFD/RDS frame by driver itself. */ +#ifdef CONFIG_IOCTL_CFG80211 + pwdinfo->driver_interface = DRIVER_CFG80211; +#else + pwdinfo->driver_interface = DRIVER_WEXT; +#endif /* CONFIG_IOCTL_CFG80211 */ + + pwdinfo->wfd_tdls_enable = 0; + _rtw_memset(pwdinfo->p2p_peer_interface_addr, 0x00, ETH_ALEN); + _rtw_memset(pwdinfo->p2p_peer_device_addr, 0x00, ETH_ALEN); + + pwdinfo->rx_invitereq_info.operation_ch[0] = 0; + pwdinfo->rx_invitereq_info.operation_ch[1] = 0; /* Used to indicate the scan end in site survey function */ +#ifdef CONFIG_P2P_OP_CHK_SOCIAL_CH + pwdinfo->rx_invitereq_info.operation_ch[2] = 0; + pwdinfo->rx_invitereq_info.operation_ch[3] = 0; + pwdinfo->rx_invitereq_info.operation_ch[4] = 0; +#endif /* CONFIG_P2P_OP_CHK_SOCIAL_CH */ + pwdinfo->rx_invitereq_info.scan_op_ch_only = 0; + pwdinfo->p2p_info.operation_ch[0] = 0; + pwdinfo->p2p_info.operation_ch[1] = 0; /* Used to indicate the scan end in site survey function */ +#ifdef CONFIG_P2P_OP_CHK_SOCIAL_CH + pwdinfo->p2p_info.operation_ch[2] = 0; + pwdinfo->p2p_info.operation_ch[3] = 0; + pwdinfo->p2p_info.operation_ch[4] = 0; +#endif /* CONFIG_P2P_OP_CHK_SOCIAL_CH */ + pwdinfo->p2p_info.scan_op_ch_only = 0; +} + +void _rtw_p2p_set_role(struct wifidirect_info *wdinfo, enum P2P_ROLE role) +{ + if (wdinfo->role != role) { + wdinfo->role = role; + rtw_mi_update_iface_status(&(wdinfo->padapter->mlmepriv), 0); + } +} + +#ifdef CONFIG_DBG_P2P + +/** + * rtw_p2p_role_txt - Get the p2p role name as a text string + * @role: P2P role + * Returns: The state name as a printable text string + */ +const char *rtw_p2p_role_txt(enum P2P_ROLE role) +{ + switch (role) { + case P2P_ROLE_DISABLE: + return "P2P_ROLE_DISABLE"; + case P2P_ROLE_DEVICE: + return "P2P_ROLE_DEVICE"; + case P2P_ROLE_CLIENT: + return "P2P_ROLE_CLIENT"; + case P2P_ROLE_GO: + return "P2P_ROLE_GO"; + default: + return "UNKNOWN"; + } +} + +/** + * rtw_p2p_state_txt - Get the p2p state name as a text string + * @state: P2P state + * Returns: The state name as a printable text string + */ +const char *rtw_p2p_state_txt(enum P2P_STATE state) +{ + switch (state) { + case P2P_STATE_NONE: + return "P2P_STATE_NONE"; + case P2P_STATE_IDLE: + return "P2P_STATE_IDLE"; + case P2P_STATE_LISTEN: + return "P2P_STATE_LISTEN"; + case P2P_STATE_SCAN: + return "P2P_STATE_SCAN"; + case P2P_STATE_FIND_PHASE_LISTEN: + return "P2P_STATE_FIND_PHASE_LISTEN"; + case P2P_STATE_FIND_PHASE_SEARCH: + return "P2P_STATE_FIND_PHASE_SEARCH"; + case P2P_STATE_TX_PROVISION_DIS_REQ: + return "P2P_STATE_TX_PROVISION_DIS_REQ"; + case P2P_STATE_RX_PROVISION_DIS_RSP: + return "P2P_STATE_RX_PROVISION_DIS_RSP"; + case P2P_STATE_RX_PROVISION_DIS_REQ: + return "P2P_STATE_RX_PROVISION_DIS_REQ"; + case P2P_STATE_GONEGO_ING: + return "P2P_STATE_GONEGO_ING"; + case P2P_STATE_GONEGO_OK: + return "P2P_STATE_GONEGO_OK"; + case P2P_STATE_GONEGO_FAIL: + return "P2P_STATE_GONEGO_FAIL"; + case P2P_STATE_RECV_INVITE_REQ_MATCH: + return "P2P_STATE_RECV_INVITE_REQ_MATCH"; + case P2P_STATE_PROVISIONING_ING: + return "P2P_STATE_PROVISIONING_ING"; + case P2P_STATE_PROVISIONING_DONE: + return "P2P_STATE_PROVISIONING_DONE"; + case P2P_STATE_TX_INVITE_REQ: + return "P2P_STATE_TX_INVITE_REQ"; + case P2P_STATE_RX_INVITE_RESP_OK: + return "P2P_STATE_RX_INVITE_RESP_OK"; + case P2P_STATE_RECV_INVITE_REQ_DISMATCH: + return "P2P_STATE_RECV_INVITE_REQ_DISMATCH"; + case P2P_STATE_RECV_INVITE_REQ_GO: + return "P2P_STATE_RECV_INVITE_REQ_GO"; + case P2P_STATE_RECV_INVITE_REQ_JOIN: + return "P2P_STATE_RECV_INVITE_REQ_JOIN"; + case P2P_STATE_RX_INVITE_RESP_FAIL: + return "P2P_STATE_RX_INVITE_RESP_FAIL"; + case P2P_STATE_RX_INFOR_NOREADY: + return "P2P_STATE_RX_INFOR_NOREADY"; + case P2P_STATE_TX_INFOR_NOREADY: + return "P2P_STATE_TX_INFOR_NOREADY"; + default: + return "UNKNOWN"; + } +} + +void dbg_rtw_p2p_set_state(struct wifidirect_info *wdinfo, enum P2P_STATE state, const char *caller, int line) +{ + if (!_rtw_p2p_chk_state(wdinfo, state)) { + enum P2P_STATE old_state = _rtw_p2p_state(wdinfo); + _rtw_p2p_set_state(wdinfo, state); + RTW_INFO("[CONFIG_DBG_P2P]%s:%d set_state from %s to %s\n", caller, line + , rtw_p2p_state_txt(old_state), rtw_p2p_state_txt(_rtw_p2p_state(wdinfo)) + ); + } else { + RTW_INFO("[CONFIG_DBG_P2P]%s:%d set_state to same state %s\n", caller, line + , rtw_p2p_state_txt(_rtw_p2p_state(wdinfo)) + ); + } +} +void dbg_rtw_p2p_set_pre_state(struct wifidirect_info *wdinfo, enum P2P_STATE state, const char *caller, int line) +{ + if (_rtw_p2p_pre_state(wdinfo) != state) { + enum P2P_STATE old_state = _rtw_p2p_pre_state(wdinfo); + _rtw_p2p_set_pre_state(wdinfo, state); + RTW_INFO("[CONFIG_DBG_P2P]%s:%d set_pre_state from %s to %s\n", caller, line + , rtw_p2p_state_txt(old_state), rtw_p2p_state_txt(_rtw_p2p_pre_state(wdinfo)) + ); + } else { + RTW_INFO("[CONFIG_DBG_P2P]%s:%d set_pre_state to same state %s\n", caller, line + , rtw_p2p_state_txt(_rtw_p2p_pre_state(wdinfo)) + ); + } +} +#if 0 +void dbg_rtw_p2p_restore_state(struct wifidirect_info *wdinfo, const char *caller, int line) +{ + if (wdinfo->pre_p2p_state != -1) { + RTW_INFO("[CONFIG_DBG_P2P]%s:%d restore from %s to %s\n", caller, line + , p2p_state_str[wdinfo->p2p_state], p2p_state_str[wdinfo->pre_p2p_state] + ); + _rtw_p2p_restore_state(wdinfo); + } else { + RTW_INFO("[CONFIG_DBG_P2P]%s:%d restore no pre state, cur state %s\n", caller, line + , p2p_state_str[wdinfo->p2p_state] + ); + } +} +#endif +void dbg_rtw_p2p_set_role(struct wifidirect_info *wdinfo, enum P2P_ROLE role, const char *caller, int line) +{ + if (wdinfo->role != role) { + enum P2P_ROLE old_role = wdinfo->role; + _rtw_p2p_set_role(wdinfo, role); + RTW_INFO("[CONFIG_DBG_P2P]%s:%d set_role from %s to %s\n", caller, line + , rtw_p2p_role_txt(old_role), rtw_p2p_role_txt(wdinfo->role) + ); + } else { + RTW_INFO("[CONFIG_DBG_P2P]%s:%d set_role to same role %s\n", caller, line + , rtw_p2p_role_txt(wdinfo->role) + ); + } +} +#endif /* CONFIG_DBG_P2P */ + + +int rtw_p2p_enable(_adapter *padapter, enum P2P_ROLE role) +{ + int ret = _SUCCESS; + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#ifdef CONFIG_CONCURRENT_MODE + struct roch_info *prochinfo = &padapter->rochinfo; +#endif + + if (role == P2P_ROLE_DEVICE || role == P2P_ROLE_CLIENT || role == P2P_ROLE_GO) { +#if defined(CONFIG_CONCURRENT_MODE) && (!defined(RTW_P2P_GROUP_INTERFACE) || !RTW_P2P_GROUP_INTERFACE) + /* Commented by Albert 2011/12/30 */ + /* The driver just supports 1 P2P group operation. */ + /* So, this function will do nothing if the buddy adapter had enabled the P2P function. */ + /*if(!rtw_p2p_chk_state(pbuddy_wdinfo, P2P_STATE_NONE)) + return ret;*/ + /* Only selected interface can be P2P interface */ + if (padapter->iface_id != padapter->registrypriv.sel_p2p_iface) { + RTW_ERR("%s, iface_id:%d is not P2P interface!\n", __func__, padapter->iface_id); + ret = _FAIL; + return ret; + } +#endif /* CONFIG_CONCURRENT_MODE */ + + /* leave IPS/Autosuspend */ + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = _FAIL; + goto exit; + } + + /* Added by Albert 2011/03/22 */ + /* In the P2P mode, the driver should not support the b mode. */ + /* So, the Tx packet shouldn't use the CCK rate */ + #ifdef CONFIG_IOCTL_CFG80211 + if (rtw_cfg80211_iface_has_p2p_group_cap(padapter)) + #endif + update_tx_basic_rate(padapter, WIRELESS_11AGN); + + /* Enable P2P function */ + init_wifidirect_info(padapter, role); + + #ifdef CONFIG_IOCTL_CFG80211 + if (padapter->wdinfo.driver_interface == DRIVER_CFG80211) + adapter_wdev_data(padapter)->p2p_enabled = _TRUE; + #endif + + rtw_hal_set_odm_var(padapter, HAL_ODM_P2P_STATE, NULL, _TRUE); +#ifdef CONFIG_WFD + if (hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + rtw_hal_set_odm_var(padapter, HAL_ODM_WIFI_DISPLAY_STATE, NULL, _TRUE); +#endif + + } else if (role == P2P_ROLE_DISABLE) { + + #ifdef CONFIG_IOCTL_CFG80211 + if (padapter->wdinfo.driver_interface == DRIVER_CFG80211) + adapter_wdev_data(padapter)->p2p_enabled = _FALSE; + #endif + + pwdinfo->listen_channel = 0; + + /* Disable P2P function */ + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + _cancel_timer_ex(&pwdinfo->find_phase_timer); + _cancel_timer_ex(&pwdinfo->restore_p2p_state_timer); + _cancel_timer_ex(&pwdinfo->pre_tx_scan_timer); + _cancel_timer_ex(&pwdinfo->reset_ch_sitesurvey); + _cancel_timer_ex(&pwdinfo->reset_ch_sitesurvey2); + reset_ch_sitesurvey_timer_process(padapter); + reset_ch_sitesurvey_timer_process2(padapter); +#ifdef CONFIG_CONCURRENT_MODE + _cancel_timer_ex(&prochinfo->ap_roch_ch_switch_timer); +#endif + rtw_p2p_set_state(pwdinfo, P2P_STATE_NONE); + rtw_p2p_set_pre_state(pwdinfo, P2P_STATE_NONE); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DISABLE); + _rtw_memset(&pwdinfo->rx_prov_disc_info, 0x00, sizeof(struct rx_provdisc_req_info)); + + /* Remove profiles in wifidirect_info structure. */ + _rtw_memset(&pwdinfo->profileinfo[0], 0x00, sizeof(struct profile_info) * P2P_MAX_PERSISTENT_GROUP_NUM); + pwdinfo->profileindex = 0; + } + + rtw_hal_set_odm_var(padapter, HAL_ODM_P2P_STATE, NULL, _FALSE); +#ifdef CONFIG_WFD + if (hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + rtw_hal_set_odm_var(padapter, HAL_ODM_WIFI_DISPLAY_STATE, NULL, _FALSE); +#endif + + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = _FAIL; + goto exit; + } + + /* Restore to initial setting. */ + update_tx_basic_rate(padapter, padapter->registrypriv.wireless_mode); + + /* For WiDi purpose. */ +#ifdef CONFIG_IOCTL_CFG80211 + pwdinfo->driver_interface = DRIVER_CFG80211; +#else + pwdinfo->driver_interface = DRIVER_WEXT; +#endif /* CONFIG_IOCTL_CFG80211 */ + + } + +exit: + return ret; +} + +#endif /* CONFIG_P2P */ diff --git a/core/rtw_pwrctrl.c b/core/rtw_pwrctrl.c new file mode 100644 index 0000000..03dfaf9 --- /dev/null +++ b/core/rtw_pwrctrl.c @@ -0,0 +1,2955 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_PWRCTRL_C_ + +#include +#include +#include + +#ifdef DBG_CHECK_FW_PS_STATE +int rtw_fw_ps_state(PADAPTER padapter) +{ + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; + int ret = _FAIL, dont_care = 0; + u16 fw_ps_state = 0; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct registry_priv *registry_par = &padapter->registrypriv; + + if (registry_par->check_fw_ps != 1) + return _SUCCESS; + + _enter_pwrlock(&pwrpriv->check_32k_lock); + + if (RTW_CANNOT_RUN(padapter)) { + RTW_INFO("%s: bSurpriseRemoved=%s , hw_init_completed=%d, bDriverStopped=%s\n", __func__ + , rtw_is_surprise_removed(padapter) ? "True" : "False" + , rtw_get_hw_init_completed(padapter) + , rtw_is_drv_stopped(padapter) ? "True" : "False"); + goto exit_fw_ps_state; + } + #if defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) + rtw_hal_get_hwreg(padapter, HW_VAR_FW_PS_STATE, (u8 *)&fw_ps_state); + if ((fw_ps_state & BIT_LPS_STATUS) == 0) + ret = _SUCCESS; + else { + pdbgpriv->dbg_poll_fail_cnt++; + RTW_INFO("%s: fw_ps_state=%04x\n", __FUNCTION__, fw_ps_state); + } + #else + rtw_hal_set_hwreg(padapter, HW_VAR_SET_REQ_FW_PS, (u8 *)&dont_care); + { + /* 4. if 0x88[7]=1, driver set cmd to leave LPS/IPS. */ + /* Else, hw will keep in active mode. */ + /* debug info: */ + /* 0x88[7] = 32kpermission, */ + /* 0x88[6:0] = current_ps_state */ + /* 0x89[7:0] = last_rpwm */ + + rtw_hal_get_hwreg(padapter, HW_VAR_FW_PS_STATE, (u8 *)&fw_ps_state); + + if ((fw_ps_state & 0x80) == 0) + ret = _SUCCESS; + else { + pdbgpriv->dbg_poll_fail_cnt++; + RTW_INFO("%s: fw_ps_state=%04x\n", __FUNCTION__, fw_ps_state); + } + } + #endif + +exit_fw_ps_state: + _exit_pwrlock(&pwrpriv->check_32k_lock); + return ret; +} +#endif /*DBG_CHECK_FW_PS_STATE*/ +#ifdef CONFIG_IPS +void _ips_enter(_adapter *padapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + + pwrpriv->bips_processing = _TRUE; + + /* syn ips_mode with request */ + pwrpriv->ips_mode = pwrpriv->ips_mode_req; + + pwrpriv->ips_enter_cnts++; + RTW_INFO("==>ips_enter cnts:%d\n", pwrpriv->ips_enter_cnts); + + if (rf_off == pwrpriv->change_rfpwrstate) { + pwrpriv->bpower_saving = _TRUE; + RTW_PRINT("nolinked power save enter\n"); + + if (pwrpriv->ips_mode == IPS_LEVEL_2) + pwrpriv->bkeepfwalive = _TRUE; + +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS + pwrpriv->pwr_saving_start_time = rtw_get_current_time(); +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ + + rtw_ips_pwr_down(padapter); + pwrpriv->rf_pwrstate = rf_off; + } + pwrpriv->bips_processing = _FALSE; + +} + +void ips_enter(_adapter *padapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_IpsNotify(padapter, pwrpriv->ips_mode_req); +#endif /* CONFIG_BT_COEXIST */ + + _enter_pwrlock(&pwrpriv->lock); + _ips_enter(padapter); + _exit_pwrlock(&pwrpriv->lock); + +#ifdef CONFIG_PCI_DYNAMIC_ASPM + rtw_pci_dynamic_aspm_set_mode(padapter, ASPM_MODE_PS); +#endif +} + +int _ips_leave(_adapter *padapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + int result = _SUCCESS; + + if ((pwrpriv->rf_pwrstate == rf_off) && (!pwrpriv->bips_processing)) { + pwrpriv->bips_processing = _TRUE; + pwrpriv->change_rfpwrstate = rf_on; + pwrpriv->ips_leave_cnts++; + RTW_INFO("==>ips_leave cnts:%d\n", pwrpriv->ips_leave_cnts); + + result = rtw_ips_pwr_up(padapter); + if (result == _SUCCESS) + pwrpriv->rf_pwrstate = rf_on; + +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS + pwrpriv->pwr_saving_time += rtw_get_passing_time_ms(pwrpriv->pwr_saving_start_time); +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ + + RTW_PRINT("nolinked power save leave\n"); + + RTW_INFO("==> ips_leave.....LED(0x%08x)...\n", rtw_read32(padapter, 0x4c)); + pwrpriv->bips_processing = _FALSE; + + pwrpriv->bkeepfwalive = _FALSE; + pwrpriv->bpower_saving = _FALSE; + } + + return result; +} + +int ips_leave(_adapter *padapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); +#ifdef DBG_CHECK_FW_PS_STATE + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; +#endif + int ret; + + if (!is_primary_adapter(padapter)) + return _SUCCESS; + + _enter_pwrlock(&pwrpriv->lock); + ret = _ips_leave(padapter); +#ifdef DBG_CHECK_FW_PS_STATE + if (rtw_fw_ps_state(padapter) == _FAIL) { + RTW_INFO("ips leave doesn't leave 32k\n"); + pdbgpriv->dbg_leave_ips_fail_cnt++; + } +#endif /* DBG_CHECK_FW_PS_STATE */ + _exit_pwrlock(&pwrpriv->lock); + +#ifdef CONFIG_PCI_DYNAMIC_ASPM + rtw_pci_dynamic_aspm_set_mode(padapter, ASPM_MODE_PERF); +#endif + + if (_SUCCESS == ret) + odm_dm_reset(&GET_HAL_DATA(padapter)->odmpriv); + +#ifdef CONFIG_BT_COEXIST + if (_SUCCESS == ret) + rtw_btcoex_IpsNotify(padapter, IPS_NONE); +#endif /* CONFIG_BT_COEXIST */ + + return ret; +} +#endif /* CONFIG_IPS */ + +#ifdef SUPPORT_HW_RFOFF_DETECTED + int rtw_hw_suspend(_adapter *padapter); + int rtw_hw_resume(_adapter *padapter); +#endif + +bool rtw_pwr_unassociated_idle(_adapter *adapter) +{ + u8 i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct xmit_priv *pxmit_priv = &adapter->xmitpriv; + struct mlme_priv *pmlmepriv; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo; +#endif + + bool ret = _FALSE; + + if (adapter_to_pwrctl(adapter)->bpower_saving == _TRUE) { + /* RTW_INFO("%s: already in LPS or IPS mode\n", __func__); */ + goto exit; + } + + if (rtw_time_after(adapter_to_pwrctl(adapter)->ips_deny_time, rtw_get_current_time())) { + /* RTW_INFO("%s ips_deny_time\n", __func__); */ + goto exit; + } + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + pmlmepriv = &(iface->mlmepriv); +#ifdef CONFIG_P2P + pwdinfo = &(iface->wdinfo); +#endif + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE | WIFI_UNDER_SURVEY) + || check_fwstate(pmlmepriv, WIFI_UNDER_LINKING | WIFI_UNDER_WPS) + || MLME_IS_AP(iface) + || MLME_IS_MESH(iface) + || check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE | WIFI_ADHOC_STATE) + #if defined(CONFIG_IOCTL_CFG80211) + || rtw_cfg80211_get_is_roch(iface) == _TRUE + || (rtw_cfg80211_is_ro_ch_once(adapter) + && rtw_cfg80211_get_last_ro_ch_passing_ms(adapter) < 3000) + #elif defined(CONFIG_P2P) + || rtw_p2p_chk_state(pwdinfo, P2P_STATE_IDLE) + || rtw_p2p_chk_state(pwdinfo, P2P_STATE_LISTEN) + #endif + ) + goto exit; + + } + } + +#if (MP_DRIVER == 1) + if (adapter->registrypriv.mp_mode == 1) + goto exit; +#endif + + if (pxmit_priv->free_xmitbuf_cnt != NR_XMITBUFF || + pxmit_priv->free_xmit_extbuf_cnt != NR_XMIT_EXTBUFF) { + RTW_PRINT("There are some pkts to transmit\n"); + RTW_PRINT("free_xmitbuf_cnt: %d, free_xmit_extbuf_cnt: %d\n", + pxmit_priv->free_xmitbuf_cnt, pxmit_priv->free_xmit_extbuf_cnt); + goto exit; + } + + ret = _TRUE; + +exit: + return ret; +} + + +/* + * ATTENTION: + * rtw_ps_processor() doesn't handle LPS. + */ +void rtw_ps_processor(_adapter *padapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; +#ifdef SUPPORT_HW_RFOFF_DETECTED + rt_rf_power_state rfpwrstate; +#endif /* SUPPORT_HW_RFOFF_DETECTED */ + u32 ps_deny = 0; + + _enter_pwrlock(&adapter_to_pwrctl(padapter)->lock); + ps_deny = rtw_ps_deny_get(padapter); + _exit_pwrlock(&adapter_to_pwrctl(padapter)->lock); + if (ps_deny != 0) { + if (!MLME_IS_MONITOR(padapter)) { + RTW_INFO(FUNC_ADPT_FMT ": ps_deny=0x%08X, skip power save!\n", + FUNC_ADPT_ARG(padapter), ps_deny); + } + goto exit; + } + + if (pwrpriv->bInSuspend == _TRUE) { /* system suspend or autosuspend */ + pdbgpriv->dbg_ps_insuspend_cnt++; + RTW_INFO("%s, pwrpriv->bInSuspend == _TRUE ignore this process\n", __FUNCTION__); + return; + } + + pwrpriv->ps_processing = _TRUE; + +#ifdef SUPPORT_HW_RFOFF_DETECTED + if (pwrpriv->bips_processing == _TRUE) + goto exit; + + /* RTW_INFO("==> fw report state(0x%x)\n",rtw_read8(padapter,0x1ca)); */ + if (pwrpriv->bHWPwrPindetect) { + + rfpwrstate = RfOnOffDetect(padapter); + RTW_INFO("@@@@- #2 %s==> rfstate:%s\n", __FUNCTION__, (rfpwrstate == rf_on) ? "rf_on" : "rf_off"); + + if (rfpwrstate != pwrpriv->rf_pwrstate) { + if (rfpwrstate == rf_off) { + pwrpriv->change_rfpwrstate = rf_off; + pwrpriv->brfoffbyhw = _TRUE; + rtw_hw_suspend(padapter); + } else { + pwrpriv->change_rfpwrstate = rf_on; + rtw_hw_resume(padapter); + } + RTW_INFO("current rf_pwrstate(%s)\n", (pwrpriv->rf_pwrstate == rf_off) ? "rf_off" : "rf_on"); + } + + pwrpriv->pwr_state_check_cnts++; + } +#endif /* SUPPORT_HW_RFOFF_DETECTED */ + + if (pwrpriv->ips_mode_req == IPS_NONE) + goto exit; + + if (rtw_pwr_unassociated_idle(padapter) == _FALSE) + goto exit; + + if ((pwrpriv->rf_pwrstate == rf_on) && ((pwrpriv->pwr_state_check_cnts % 4) == 0)) { + RTW_INFO("==>%s .fw_state(%x)\n", __FUNCTION__, get_fwstate(pmlmepriv)); + pwrpriv->change_rfpwrstate = rf_off; + +#ifdef CONFIG_IPS + ips_enter(padapter); +#endif + + } +exit: +#ifndef CONFIG_IPS_CHECK_IN_WD + rtw_set_pwr_state_check_timer(pwrpriv); +#endif + pwrpriv->ps_processing = _FALSE; + return; +} + +void pwr_state_check_handler(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + rtw_ps_cmd(padapter); +} + +#ifdef CONFIG_LPS +#ifdef CONFIG_CHECK_LEAVE_LPS +#ifdef CONFIG_LPS_CHK_BY_TP +void traffic_check_for_leave_lps_by_tp(PADAPTER padapter, u8 tx, struct sta_info *sta) +{ + struct stainfo_stats *pstats = &sta->sta_stats; + u64 cur_acc_tx_bytes = 0, cur_acc_rx_bytes = 0; + u32 tx_tp_kbyte = 0, rx_tp_kbyte = 0; + u32 tx_tp_th = 0, rx_tp_th = 0; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + u8 leave_lps = _FALSE; + + if (tx) { /* from tx */ + cur_acc_tx_bytes = pstats->tx_bytes - pstats->acc_tx_bytes; + tx_tp_kbyte = cur_acc_tx_bytes >> 10; + tx_tp_th = pwrpriv->lps_tx_tp_th * 1024 / 8 * 2; /*KBytes @2s*/ + + if (tx_tp_kbyte >= tx_tp_th || + padapter->mlmepriv.LinkDetectInfo.NumTxOkInPeriod >= pwrpriv->lps_tx_pkts){ + if (pwrpriv->bLeisurePs + && (pwrpriv->pwr_mode != PS_MODE_ACTIVE) + #ifdef CONFIG_BT_COEXIST + && (rtw_btcoex_IsBtControlLps(padapter) == _FALSE) + #endif + ) { + leave_lps = _TRUE; + } + } + + } else { /* from rx path */ + cur_acc_rx_bytes = pstats->rx_bytes - pstats->acc_rx_bytes; + rx_tp_kbyte = cur_acc_rx_bytes >> 10; + rx_tp_th = pwrpriv->lps_rx_tp_th * 1024 / 8 * 2; + + if (rx_tp_kbyte>= rx_tp_th || + padapter->mlmepriv.LinkDetectInfo.NumRxUnicastOkInPeriod >= pwrpriv->lps_rx_pkts) { + if (pwrpriv->bLeisurePs + && (pwrpriv->pwr_mode != PS_MODE_ACTIVE) + #ifdef CONFIG_BT_COEXIST + && (rtw_btcoex_IsBtControlLps(padapter) == _FALSE) + #endif + ) { + leave_lps = _TRUE; + } + } + } + + if (leave_lps) { + #ifdef DBG_LPS_CHK_BY_TP + RTW_INFO("leave lps via %s, ", tx ? "Tx" : "Rx"); + if (tx) + RTW_INFO("Tx = %d [%d] (KB)\n", tx_tp_kbyte, tx_tp_th); + else + RTW_INFO("Rx = %d [%d] (KB)\n", rx_tp_kbyte, rx_tp_th); + #endif + pwrpriv->lps_chk_cnt = pwrpriv->lps_chk_cnt_th; + /* rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_LEAVE, 0); */ + rtw_lps_ctrl_wk_cmd(padapter, tx ? LPS_CTRL_TX_TRAFFIC_LEAVE : LPS_CTRL_RX_TRAFFIC_LEAVE, 0); + } +} +#endif /*CONFIG_LPS_CHK_BY_TP*/ + +void traffic_check_for_leave_lps(PADAPTER padapter, u8 tx, u32 tx_packets) +{ + static systime start_time = 0; + static u32 xmit_cnt = 0; + u8 bLeaveLPS = _FALSE; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + + + if (tx) { /* from tx */ + xmit_cnt += tx_packets; + + if (start_time == 0) + start_time = rtw_get_current_time(); + + if (rtw_get_passing_time_ms(start_time) > 2000) { /* 2 sec == watch dog timer */ + if (xmit_cnt > 8) { + if ((adapter_to_pwrctl(padapter)->bLeisurePs) + && (adapter_to_pwrctl(padapter)->pwr_mode != PS_MODE_ACTIVE) +#ifdef CONFIG_BT_COEXIST + && (rtw_btcoex_IsBtControlLps(padapter) == _FALSE) +#endif + ) { + /* RTW_INFO("leave lps via Tx = %d\n", xmit_cnt); */ + bLeaveLPS = _TRUE; + } + } + + start_time = rtw_get_current_time(); + xmit_cnt = 0; + } + + } else { /* from rx path */ + if (pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod > 4/*2*/) { + if ((adapter_to_pwrctl(padapter)->bLeisurePs) + && (adapter_to_pwrctl(padapter)->pwr_mode != PS_MODE_ACTIVE) +#ifdef CONFIG_BT_COEXIST + && (rtw_btcoex_IsBtControlLps(padapter) == _FALSE) +#endif + ) { + /* RTW_INFO("leave lps via Rx = %d\n", pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod); */ + bLeaveLPS = _TRUE; + } + } + } + + if (bLeaveLPS) { + /* RTW_INFO("leave lps via %s, Tx = %d, Rx = %d\n", tx?"Tx":"Rx", pmlmepriv->LinkDetectInfo.NumTxOkInPeriod,pmlmepriv->LinkDetectInfo.NumRxUnicastOkInPeriod); */ + /* rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_LEAVE, 0); */ + rtw_lps_ctrl_wk_cmd(padapter, tx ? LPS_CTRL_TX_TRAFFIC_LEAVE : LPS_CTRL_RX_TRAFFIC_LEAVE, tx ? RTW_CMDF_DIRECTLY : 0); + } +} +#endif /* CONFIG_CHECK_LEAVE_LPS */ + +#ifdef CONFIG_LPS_LCLK +#define LPS_CPWM_TIMEOUT_MS 10 /*ms*/ +#define LPS_RPWM_RETRY_CNT 3 + +u8 rtw_cpwm_polling(_adapter *adapter, u8 rpwm, u8 cpwm_orig) +{ + u8 rst = _FAIL; + u8 cpwm_now = 0; + systime start_time; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + #ifdef DBG_CHECK_FW_PS_STATE + struct debug_priv *pdbgpriv = &(adapter_to_dvobj(adapter)->drv_dbg); + #endif + + pwrpriv->rpwm_retry = 0; + + do { + start_time = rtw_get_current_time(); + do { + rtw_msleep_os(1); + rtw_hal_get_hwreg(adapter, HW_VAR_CPWM, &cpwm_now); + + if ((cpwm_orig ^ cpwm_now) & 0x80) { + pwrpriv->cpwm = PS_STATE_S4; + pwrpriv->cpwm_tog = cpwm_now & PS_TOGGLE; + rst = _SUCCESS; + break; + } + } while (rtw_get_passing_time_ms(start_time) < LPS_CPWM_TIMEOUT_MS && !RTW_CANNOT_RUN(adapter)); + + if (rst == _SUCCESS) + break; + else { + /* rpwm retry */ + cpwm_orig = cpwm_now; + rpwm &= ~PS_TOGGLE; + rpwm |= pwrpriv->tog; + rtw_hal_set_hwreg(adapter, HW_VAR_SET_RPWM, (u8 *)(&rpwm)); + pwrpriv->tog += 0x80; + } + } while (pwrpriv->rpwm_retry++ < LPS_RPWM_RETRY_CNT && !RTW_CANNOT_RUN(adapter)); + + if (rst == _SUCCESS) { + #ifdef DBG_CHECK_FW_PS_STATE + RTW_INFO("%s: polling cpwm OK! rpwm_retry=%d, cpwm_orig=%02x, cpwm_now=%02x , 0x100=0x%x\n" + , __func__, pwrpriv->rpwm_retry, cpwm_orig, cpwm_now, rtw_read8(adapter, REG_CR)); + if (rtw_fw_ps_state(adapter) == _FAIL) { + RTW_INFO("leave 32k but fw state in 32k\n"); + pdbgpriv->dbg_rpwm_toogle_cnt++; + } + #endif /* DBG_CHECK_FW_PS_STATE */ + } else { + RTW_ERR("%s: polling cpwm timeout! rpwm_retry=%d, cpwm_orig=%02x, cpwm_now=%02x\n" + , __func__, pwrpriv->rpwm_retry, cpwm_orig, cpwm_now); + #ifdef DBG_CHECK_FW_PS_STATE + if (rtw_fw_ps_state(adapter) == _FAIL) { + RTW_INFO("rpwm timeout and fw ps state in 32k\n"); + pdbgpriv->dbg_rpwm_timeout_fail_cnt++; + } + #endif /* DBG_CHECK_FW_PS_STATE */ + + #ifdef CONFIG_LPS_RPWM_TIMER + _set_timer(&pwrpriv->pwr_rpwm_timer, 1); + #endif /* CONFIG_LPS_RPWM_TIMER */ + } + + return rst; +} +#endif +/* + * Description: + * This function MUST be called under power lock protect + * + * Parameters + * padapter + * pslv power state level, only could be PS_STATE_S0 ~ PS_STATE_S4 + * + */ +u8 rtw_set_rpwm(PADAPTER padapter, u8 pslv) +{ + u8 rpwm = 0xFF; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); +#ifdef CONFIG_LPS_LCLK + u8 cpwm_orig; +#endif + + pslv = PS_STATE(pslv); + +#ifdef CONFIG_LPS_RPWM_TIMER + if (pwrpriv->brpwmtimeout == _TRUE) + RTW_INFO("%s: RPWM timeout, force to set RPWM(0x%02X) again!\n", __FUNCTION__, pslv); + else +#endif /* CONFIG_LPS_RPWM_TIMER */ + { + if ((pwrpriv->rpwm == pslv) +#ifdef CONFIG_LPS_LCLK + || ((pwrpriv->rpwm >= PS_STATE_S2) && (pslv >= PS_STATE_S2)) +#endif + || (pwrpriv->lps_level == LPS_NORMAL) + ) { + return rpwm; + } + } + + if (rtw_is_surprise_removed(padapter) || + (!rtw_is_hw_init_completed(padapter))) { + + pwrpriv->cpwm = PS_STATE_S4; + + return rpwm; + } + + if (rtw_is_drv_stopped(padapter)) + if (pslv < PS_STATE_S2) + return rpwm; + + rpwm = pslv | pwrpriv->tog; +#ifdef CONFIG_LPS_LCLK + /* only when from PS_STATE S0/S1 to S2 and higher needs ACK */ + if ((pwrpriv->cpwm < PS_STATE_S2) && (pslv >= PS_STATE_S2)) + rpwm |= PS_ACK; +#endif + + pwrpriv->rpwm = pslv; + +#ifdef CONFIG_LPS_LCLK + cpwm_orig = 0; + if (rpwm & PS_ACK) + rtw_hal_get_hwreg(padapter, HW_VAR_CPWM, &cpwm_orig); +#endif + +#if defined(CONFIG_LPS_RPWM_TIMER) && !defined(CONFIG_DETECT_CPWM_BY_POLLING) + if (rpwm & PS_ACK) { + #if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) || defined(CONFIG_P2P_WOWLAN) + if (pwrpriv->wowlan_mode != _TRUE && + pwrpriv->wowlan_ap_mode != _TRUE && + pwrpriv->wowlan_p2p_mode != _TRUE) + #endif + _set_timer(&pwrpriv->pwr_rpwm_timer, LPS_CPWM_TIMEOUT_MS); + } +#endif /* CONFIG_LPS_RPWM_TIMER & !CONFIG_DETECT_CPWM_BY_POLLING */ + + rtw_hal_set_hwreg(padapter, HW_VAR_SET_RPWM, (u8 *)(&rpwm)); + + pwrpriv->tog += 0x80; + +#ifdef CONFIG_LPS_LCLK + /* No LPS 32K, No Ack */ + if (rpwm & PS_ACK) { + #ifdef CONFIG_DETECT_CPWM_BY_POLLING + rtw_cpwm_polling(padapter, rpwm, cpwm_orig); + #else + #if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) || defined(CONFIG_P2P_WOWLAN) + if (pwrpriv->wowlan_mode == _TRUE || + pwrpriv->wowlan_ap_mode == _TRUE || + pwrpriv->wowlan_p2p_mode == _TRUE) + rtw_cpwm_polling(padapter, rpwm, cpwm_orig); + #endif /*#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) || defined(CONFIG_P2P_WOWLAN)*/ + #endif /*#ifdef CONFIG_DETECT_CPWM_BY_POLLING*/ + } else +#endif /* CONFIG_LPS_LCLK */ + { + pwrpriv->cpwm = pslv; + } + + return rpwm; +} + +u8 PS_RDY_CHECK(_adapter *padapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + if (_TRUE == pwrpriv->bInSuspend && pwrpriv->wowlan_mode) + return _TRUE; + else if (_TRUE == pwrpriv->bInSuspend && pwrpriv->wowlan_ap_mode) + return _TRUE; + else if (_TRUE == pwrpriv->bInSuspend) + return _FALSE; +#else + if (_TRUE == pwrpriv->bInSuspend) + return _FALSE; +#endif + + if (rtw_time_after(pwrpriv->lps_deny_time, rtw_get_current_time())) + return _FALSE; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) + || check_fwstate(pmlmepriv, WIFI_UNDER_LINKING | WIFI_UNDER_WPS) + || MLME_IS_AP(padapter) + || MLME_IS_MESH(padapter) + || MLME_IS_MONITOR(padapter) + || check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE | WIFI_ADHOC_STATE) + #if defined(CONFIG_IOCTL_CFG80211) + || rtw_cfg80211_get_is_roch(padapter) == _TRUE + #endif + || rtw_is_scan_deny(padapter) + #ifdef CONFIG_TDLS + /* TDLS link is established. */ + || (padapter->tdlsinfo.link_established == _TRUE) + #endif /* CONFIG_TDLS */ + #ifdef CONFIG_DFS_MASTER + || adapter_to_rfctl(padapter)->radar_detect_enabled + #endif + ) + return _FALSE; + + if ((padapter->securitypriv.dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) && (padapter->securitypriv.binstallGrpkey == _FALSE)) { + RTW_INFO("Group handshake still in progress !!!\n"); + return _FALSE; + } + +#ifdef CONFIG_IOCTL_CFG80211 + if (!rtw_cfg80211_pwr_mgmt(padapter)) + return _FALSE; +#endif + + return _TRUE; +} + +#if defined(CONFIG_FWLPS_IN_IPS) +void rtw_set_fw_in_ips_mode(PADAPTER padapter, u8 enable) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + int cnt = 0; + systime start_time; + u8 val8 = 0; + u8 cpwm_orig = 0, cpwm_now = 0; + u8 parm[H2C_INACTIVE_PS_LEN] = {0}; + + if (padapter->netif_up == _FALSE) { + RTW_INFO("%s: ERROR, netif is down\n", __func__); + return; + } + + /* u8 cmd_param; */ /* BIT0:enable, BIT1:NoConnect32k */ + if (enable) { +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_IpsNotify(padapter, pwrpriv->ips_mode_req); +#endif + /* Enter IPS */ + RTW_INFO("%s: issue H2C to FW when entering IPS\n", __func__); + + parm[0] = 0x1;/* suggest by Isaac.Hsu*/ +#ifdef CONFIG_PNO_SUPPORT + if (pwrpriv->pno_inited) { + parm[1] = pwrpriv->pnlo_info->fast_scan_iterations; + parm[2] = pwrpriv->pnlo_info->slow_scan_period; + } +#endif + + rtw_hal_fill_h2c_cmd(padapter, /* H2C_FWLPS_IN_IPS_, */ + H2C_INACTIVE_PS_, + H2C_INACTIVE_PS_LEN, parm); + /* poll 0x1cc to make sure H2C command already finished by FW; MAC_0x1cc=0 means H2C done by FW. */ + do { + val8 = rtw_read8(padapter, REG_HMETFR); + cnt++; + RTW_INFO("%s polling REG_HMETFR=0x%x, cnt=%d\n", + __func__, val8, cnt); + rtw_mdelay_os(10); + } while (cnt < 100 && (val8 != 0)); + +#ifdef CONFIG_LPS_LCLK + /* H2C done, enter 32k */ + if (val8 == 0) { + /* ser rpwm to enter 32k */ + rtw_hal_get_hwreg(padapter, HW_VAR_RPWM_TOG, &val8); + RTW_INFO("%s: read rpwm=%02x\n", __FUNCTION__, val8); + val8 += 0x80; + val8 |= BIT(0); + rtw_hal_set_hwreg(padapter, HW_VAR_SET_RPWM, (u8 *)(&val8)); + RTW_INFO("%s: write rpwm=%02x\n", __FUNCTION__, val8); + adapter_to_pwrctl(padapter)->tog = (val8 + 0x80) & 0x80; + cnt = val8 = 0; + if (parm[1] == 0 || parm[2] == 0) { + do { + val8 = rtw_read8(padapter, REG_CR); + cnt++; + RTW_INFO("%s polling 0x100=0x%x, cnt=%d\n", + __func__, val8, cnt); + RTW_INFO("%s 0x08:%02x, 0x03:%02x\n", + __func__, + rtw_read8(padapter, 0x08), + rtw_read8(padapter, 0x03)); + rtw_mdelay_os(10); + } while (cnt < 20 && (val8 != 0xEA)); + } + } +#endif + } else { + /* Leave IPS */ + RTW_INFO("%s: Leaving IPS in FWLPS state\n", __func__); + +#ifdef CONFIG_LPS_LCLK + /* for polling cpwm */ + cpwm_orig = 0; + rtw_hal_get_hwreg(padapter, HW_VAR_CPWM, &cpwm_orig); + + /* ser rpwm */ + rtw_hal_get_hwreg(padapter, HW_VAR_RPWM_TOG, &val8); + val8 += 0x80; + val8 |= BIT(6); + rtw_hal_set_hwreg(padapter, HW_VAR_SET_RPWM, (u8 *)(&val8)); + RTW_INFO("%s: write rpwm=%02x\n", __FUNCTION__, val8); + adapter_to_pwrctl(padapter)->tog = (val8 + 0x80) & 0x80; + + /* do polling cpwm */ + start_time = rtw_get_current_time(); + do { + + rtw_mdelay_os(1); + + rtw_hal_get_hwreg(padapter, HW_VAR_CPWM, &cpwm_now); + if ((cpwm_orig ^ cpwm_now) & 0x80) + break; + + if (rtw_get_passing_time_ms(start_time) > 100) { + RTW_INFO("%s: polling cpwm timeout when leaving IPS in FWLPS state\n", __FUNCTION__); + break; + } + } while (1); + +#endif + parm[0] = 0x0; + parm[1] = 0x0; + parm[2] = 0x0; + rtw_hal_fill_h2c_cmd(padapter, H2C_INACTIVE_PS_, + H2C_INACTIVE_PS_LEN, parm); +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_IpsNotify(padapter, IPS_NONE); +#endif + } +} +#endif /* CONFIG_PNO_SUPPORT */ + +void rtw_exec_lps(_adapter *padapter, u8 ps_mode) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + + if (ps_mode == PS_MODE_ACTIVE) { +#ifdef CONFIG_LPS_ACK + _enter_critical_mutex(&pwrpriv->lps_ack_mutex, NULL); + rtw_sctx_init(&pwrpriv->lps_ack_sctx, 100); +#endif /* CONFIG_LPS_ACK */ + + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_PWRMODE, (u8 *)(&ps_mode)); + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_STATE_CHK, (u8 *)(&ps_mode)); + +#ifdef CONFIG_LPS_ACK + _exit_critical_mutex(&pwrpriv->lps_ack_mutex, NULL); +#endif /* CONFIG_LPS_ACK */ + } else { + if (MLME_IS_ASOC(padapter)) + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_PWRMODE, (u8 *)(&ps_mode)); + else + RTW_INFO(FUNC_ADPT_FMT": It can't execute LPS without Wi-Fi connection!\n", + FUNC_ADPT_ARG(padapter)); + } +} + +void rtw_lps_rfon_ctrl(_adapter *padapter, u8 rfon_ctrl) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + u8 rpwm = 0; + + if (pwrpriv->bFwCurrentInPSMode && pwrpriv->pwr_mode != PS_MODE_ACTIVE) { + if (rfon_ctrl == rf_on) { +#ifdef CONFIG_LPS_LCLK + if (pwrpriv->lps_level >= LPS_LCLK) { + s32 ready = _FAIL; + systime stime; + s32 utime; + u32 timeout; /* unit: ms */ + +#ifdef LPS_RPWM_WAIT_MS + timeout = LPS_RPWM_WAIT_MS; +#else + timeout = 30; +#endif /* !LPS_RPWM_WAIT_MS */ + + stime = rtw_get_current_time(); + do { + ready = rtw_register_task_alive(padapter, LPS_ALIVE); + if (ready == _SUCCESS) + break; + + utime = rtw_get_passing_time_ms(stime); + if (utime > timeout) + break; + + rtw_msleep_os(1); + } while (1); + + if (ready == _FAIL) + RTW_INFO(FUNC_ADPT_FMT": It is not ready to leave 32K !!!\n", + FUNC_ADPT_ARG(padapter)); + } +#endif /* CONFIG_LPS_LCLK */ + +#ifdef CONFIG_LPS_ACK + _enter_critical_mutex(&pwrpriv->lps_ack_mutex, NULL); + rtw_sctx_init(&pwrpriv->lps_ack_sctx, 100); +#endif /* CONFIG_LPS_ACK */ + + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_PWRMODE_RFON_CTRL, (u8 *)(&rfon_ctrl)); + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_RFON_CHK, (u8 *)(&rfon_ctrl)); + +#ifdef CONFIG_LPS_ACK + _exit_critical_mutex(&pwrpriv->lps_ack_mutex, NULL); +#endif /* CONFIG_LPS_ACK */ + } else { + if (MLME_IS_ASOC(padapter)) { +#ifdef CONFIG_LPS_PG + if (pwrpriv->lps_level == LPS_PG) { + if (rtw_hal_set_lps_pg_info_cmd(padapter) == _FAIL) + RTW_INFO(FUNC_ADPT_FMT": Send PG H2C command Fail! \n", + FUNC_ADPT_ARG(padapter)); + } +#endif /* CONFIG_LPS_PG */ + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_PWRMODE_RFON_CTRL, (u8 *)(&rfon_ctrl)); + } else { + RTW_INFO(FUNC_ADPT_FMT": It can't execute RFON without Wi-Fi connection!\n", + FUNC_ADPT_ARG(padapter)); + } + +#ifdef CONFIG_LPS_LCLK + if (pwrpriv->lps_level >= LPS_LCLK) { + rtw_unregister_task_alive(padapter, LPS_ALIVE); + + if (pwrpriv->alives == 0) { + u8 polling_cnt = 0; + u8 reg_val8 = 0; + u8 result = _FAIL; + + do { + rtw_msleep_os(1); + reg_val8 = rtw_read8(padapter, REG_CR); + if (reg_val8 == 0xEA) { + result= _SUCCESS; + break; + } + polling_cnt++; + } while (polling_cnt < 100); + + if (result == _FAIL ) + RTW_INFO(FUNC_ADPT_FMT": It is not finished to enter 32K !!!\n", + FUNC_ADPT_ARG(padapter)); + } + } +#endif /* CONFIG_LPS_LCLK */ + } + } else { + RTW_INFO(FUNC_ADPT_FMT": RFON can't work due to ps state is not in LPS !\n", + FUNC_ADPT_ARG(padapter)); + } +} + +void rtw_set_ps_mode(PADAPTER padapter, u8 ps_mode, u8 smart_ps, u8 bcn_ant_mode, const char *msg) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) || defined(CONFIG_P2P_WOWLAN) + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; +#endif +#ifdef CONFIG_WMMPS_STA + struct registry_priv *pregistrypriv = &padapter->registrypriv; +#endif +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ +#ifdef CONFIG_TDLS + struct sta_priv *pstapriv = &padapter->stapriv; + _irqL irqL; + int i, j; + _list *plist, *phead; + struct sta_info *ptdls_sta; +#endif /* CONFIG_TDLS */ +#ifdef CONFIG_LPS_PG + u8 lps_pg_hdl_id = 0; +#endif + + + + if (ps_mode > PM_Card_Disable) { + return; + } + + if (pwrpriv->pwr_mode == ps_mode) { + if (PS_MODE_ACTIVE == ps_mode) + return; + +#ifndef CONFIG_BT_COEXIST +#ifdef CONFIG_WMMPS_STA + if (!rtw_is_wmmps_mode(padapter)) +#endif /* CONFIG_WMMPS_STA */ + if ((pwrpriv->smart_ps == smart_ps) && + (pwrpriv->bcn_ant_mode == bcn_ant_mode)) + return; +#endif /* !CONFIG_BT_COEXIST */ + } + +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + if (PS_MODE_ACTIVE != ps_mode) { + rtw_set_ps_rsvd_page(padapter); + rtw_set_default_port_id(padapter); + } +#endif + +#ifdef CONFIG_LPS_PG + if ((PS_MODE_ACTIVE != ps_mode) && (pwrpriv->lps_level == LPS_PG)) { + if (pwrpriv->wowlan_mode != _TRUE) { + /*rtw_hal_set_lps_pg_info(padapter);*/ + lps_pg_hdl_id = LPS_PG_INFO_CFG; + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_PG_HANDLE, (u8 *)(&lps_pg_hdl_id)); + } + } +#endif + +#ifdef CONFIG_LPS_LCLK + _enter_pwrlock(&pwrpriv->lock); +#endif + + /* if(pwrpriv->pwr_mode == PS_MODE_ACTIVE) */ + if (ps_mode == PS_MODE_ACTIVE) { + if (1 +#ifdef CONFIG_BT_COEXIST + && (((rtw_btcoex_IsBtControlLps(padapter) == _FALSE) +#ifdef CONFIG_P2P_PS + && (pwdinfo->opp_ps == 0) +#endif /* CONFIG_P2P_PS */ + ) + || ((rtw_btcoex_IsBtControlLps(padapter) == _TRUE) + && (rtw_btcoex_IsLpsOn(padapter) == _FALSE)) + ) +#else /* !CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P_PS + && (pwdinfo->opp_ps == 0) +#endif /* CONFIG_P2P_PS */ +#endif /* !CONFIG_BT_COEXIST */ + ) { + RTW_INFO(FUNC_ADPT_FMT" Leave 802.11 power save - %s\n", + FUNC_ADPT_ARG(padapter), msg); + + if (pwrpriv->lps_leave_cnts < UINT_MAX) + pwrpriv->lps_leave_cnts++; + else + pwrpriv->lps_leave_cnts = 0; +#ifdef CONFIG_TDLS + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + ptdls_sta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + + if (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) + issue_nulldata_to_TDLS_peer_STA(padapter, ptdls_sta->cmn.mac_addr, 0, 0, 0); + plist = get_next(plist); + } + } +#endif /* CONFIG_TDLS */ + + pwrpriv->pwr_mode = ps_mode; + rtw_set_rpwm(padapter, PS_STATE_S4); + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) || defined(CONFIG_P2P_WOWLAN) + if (pwrpriv->wowlan_mode == _TRUE || + pwrpriv->wowlan_ap_mode == _TRUE || + pwrpriv->wowlan_p2p_mode == _TRUE) { + systime start_time; + u32 delay_ms; + u8 val8; + delay_ms = 20; + start_time = rtw_get_current_time(); + do { + rtw_hal_get_hwreg(padapter, HW_VAR_SYS_CLKR, &val8); + if (!(val8 & BIT(4))) { /* 0x08 bit4 =1 --> in 32k, bit4 = 0 --> leave 32k */ + pwrpriv->cpwm = PS_STATE_S4; + break; + } + if (rtw_get_passing_time_ms(start_time) > delay_ms) { + RTW_INFO("%s: Wait for FW 32K leave more than %u ms!!!\n", + __FUNCTION__, delay_ms); + pdbgpriv->dbg_wow_leave_ps_fail_cnt++; + break; + } + rtw_usleep_os(100); + } while (1); + } +#endif +#ifdef CONFIG_LPS_PG + if (pwrpriv->lps_level == LPS_PG) { + lps_pg_hdl_id = LPS_PG_REDLEMEM; + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_PG_HANDLE, (u8 *)(&lps_pg_hdl_id)); + } +#endif +#ifdef CONFIG_WOWLAN + if (pwrpriv->wowlan_mode == _TRUE) + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_INACTIVE_IPS, (u8 *)(&ps_mode)); +#endif /* CONFIG_WOWLAN */ + + rtw_exec_lps(padapter, ps_mode); + +#ifdef CONFIG_LPS_PG + if (pwrpriv->lps_level == LPS_PG) { + lps_pg_hdl_id = LPS_PG_PHYDM_EN; + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_PG_HANDLE, (u8 *)(&lps_pg_hdl_id)); + } +#endif + +#ifdef CONFIG_LPS_POFF + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_POFF_SET_MODE, + (u8 *)(&ps_mode)); +#endif /*CONFIG_LPS_POFF*/ + + pwrpriv->bFwCurrentInPSMode = _FALSE; + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_LpsNotify(padapter, ps_mode); +#endif /* CONFIG_BT_COEXIST */ + } + } else { + if ((PS_RDY_CHECK(padapter) && check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE)) +#ifdef CONFIG_BT_COEXIST + || ((rtw_btcoex_IsBtControlLps(padapter) == _TRUE) + && (rtw_btcoex_IsLpsOn(padapter) == _TRUE)) +#endif +#ifdef CONFIG_P2P_WOWLAN + || (_TRUE == pwrpriv->wowlan_p2p_mode) +#endif /* CONFIG_P2P_WOWLAN */ +#ifdef CONFIG_WOWLAN + || WOWLAN_IS_STA_MIX_MODE(padapter) +#endif /* CONFIG_WOWLAN */ + ) { + u8 pslv; + + RTW_INFO(FUNC_ADPT_FMT" Enter 802.11 power save - %s\n", + FUNC_ADPT_ARG(padapter), msg); + + if (pwrpriv->lps_enter_cnts < UINT_MAX) + pwrpriv->lps_enter_cnts++; + else + pwrpriv->lps_enter_cnts = 0; +#ifdef CONFIG_TDLS + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + ptdls_sta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + + if (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) + issue_nulldata_to_TDLS_peer_STA(padapter, ptdls_sta->cmn.mac_addr, 1, 0, 0); + plist = get_next(plist); + } + } +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_LpsNotify(padapter, ps_mode); +#endif /* CONFIG_BT_COEXIST */ + +#ifdef CONFIG_LPS_POFF + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_POFF_SET_MODE, + (u8 *)(&ps_mode)); +#endif /*CONFIG_LPS_POFF*/ + + pwrpriv->bFwCurrentInPSMode = _TRUE; + pwrpriv->pwr_mode = ps_mode; + pwrpriv->smart_ps = smart_ps; + pwrpriv->bcn_ant_mode = bcn_ant_mode; +#ifdef CONFIG_LPS_PG + if (pwrpriv->lps_level == LPS_PG) { + lps_pg_hdl_id = LPS_PG_PHYDM_DIS; + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_PG_HANDLE, (u8 *)(&lps_pg_hdl_id)); + } +#endif + +#ifdef CONFIG_WMMPS_STA + pwrpriv->wmm_smart_ps = pregistrypriv->wmm_smart_ps; +#endif /* CONFIG_WMMPS_STA */ + + rtw_exec_lps(padapter, ps_mode); + +#ifdef CONFIG_WOWLAN + if (pwrpriv->wowlan_mode == _TRUE) + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_INACTIVE_IPS, (u8 *)(&ps_mode)); +#endif /* CONFIG_WOWLAN */ + +#ifdef CONFIG_P2P_PS + /* Set CTWindow after LPS */ + if (pwdinfo->opp_ps == 1) + p2p_ps_wk_cmd(padapter, P2P_PS_ENABLE, 0); +#endif /* CONFIG_P2P_PS */ + + pslv = PS_STATE_S2; +#ifdef CONFIG_LPS_LCLK + if (pwrpriv->alives == 0) + pslv = PS_STATE_S0; +#endif /* CONFIG_LPS_LCLK */ + +#ifdef CONFIG_BT_COEXIST + if ((rtw_btcoex_IsBtDisabled(padapter) == _FALSE) + && (rtw_btcoex_IsBtControlLps(padapter) == _TRUE)) { + u8 val8; + + val8 = rtw_btcoex_LpsVal(padapter); + if (val8 & BIT(4)) + pslv = PS_STATE_S2; + + } +#endif /* CONFIG_BT_COEXIST */ + + rtw_set_rpwm(padapter, pslv); + } + } + +#ifdef CONFIG_LPS_LCLK + _exit_pwrlock(&pwrpriv->lock); +#endif + +} + +const char * const LPS_CTRL_PHYDM = "LPS_CTRL_PHYDM"; + +/* + * Description: + * Enter the leisure power save mode. + * */ +void LPS_Enter(PADAPTER padapter, const char *msg) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + int i; + char buf[32] = {0}; +#ifdef DBG_LA_MODE + struct registry_priv *registry_par = &(padapter->registrypriv); +#endif + + /* RTW_INFO("+LeisurePSEnter\n"); */ + if (GET_HAL_DATA(padapter)->bFWReady == _FALSE) + return; + +#ifdef CONFIG_BT_COEXIST + if (rtw_btcoex_IsBtControlLps(padapter) == _TRUE) + return; +#endif + +#ifdef DBG_LA_MODE + if(registry_par->la_mode_en == 1) { + RTW_INFO("%s LA debug mode lps_leave \n", __func__); + return; + } +#endif + /* Skip lps enter request if number of assocated adapters is not 1 */ + if (rtw_mi_get_assoc_if_num(padapter) != 1) + return; + +#ifndef CONFIG_FW_MULTI_PORT_SUPPORT + /* Skip lps enter request for adapter not port0 */ + if (get_hw_port(padapter) != HW_PORT0) + return; +#endif + + for (i = 0; i < dvobj->iface_nums; i++) { + if (PS_RDY_CHECK(dvobj->padapters[i]) == _FALSE) + return; + } + +#ifdef CONFIG_CLIENT_PORT_CFG + if ((rtw_hal_get_port(padapter) == CLT_PORT_INVALID) || + get_clt_num(padapter) > MAX_CLIENT_PORT_NUM){ + RTW_ERR(ADPT_FMT" cannot get client port or clt num(%d) over than 4\n", ADPT_ARG(padapter), get_clt_num(padapter)); + return; + } +#endif + +#ifdef CONFIG_P2P_PS + if (padapter->wdinfo.p2p_ps_mode == P2P_PS_NOA) { + return;/* supporting p2p client ps NOA via H2C_8723B_P2P_PS_OFFLOAD */ + } +#endif /* CONFIG_P2P_PS */ + + if (pwrpriv->bLeisurePs) { + /* Idle for a while if we connect to AP a while ago. */ + if (pwrpriv->LpsIdleCount >= 2) { /* 4 Sec */ + if (pwrpriv->pwr_mode == PS_MODE_ACTIVE) { + +#ifdef CONFIG_WMMPS_STA + if (rtw_is_wmmps_mode(padapter)) + msg = "WMMPS_IDLE"; +#endif /* CONFIG_WMMPS_STA */ + + sprintf(buf, "WIFI-%s", msg); + pwrpriv->bpower_saving = _TRUE; + +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS + pwrpriv->pwr_saving_start_time = rtw_get_current_time(); +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ + + rtw_set_ps_mode(padapter, pwrpriv->power_mgnt, padapter->registrypriv.smart_ps, 0, buf); + +#ifdef CONFIG_PCI_DYNAMIC_ASPM + if (msg != LPS_CTRL_PHYDM) + rtw_pci_dynamic_aspm_set_mode(padapter, ASPM_MODE_PS); +#endif + } + } else + pwrpriv->LpsIdleCount++; + } + + /* RTW_INFO("-LeisurePSEnter\n"); */ + +} + +/* + * Description: + * Leave the leisure power save mode. + * */ +void LPS_Leave(PADAPTER padapter, const char *msg) +{ +#define LPS_LEAVE_TIMEOUT_MS 100 + + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + char buf[32] = {0}; +#ifdef DBG_CHECK_FW_PS_STATE + struct debug_priv *pdbgpriv = &dvobj->drv_dbg; +#endif + + + /* RTW_INFO("+LeisurePSLeave\n"); */ + +#ifdef CONFIG_BT_COEXIST + if (rtw_btcoex_IsBtControlLps(padapter) == _TRUE) + return; +#endif + + if (pwrpriv->bLeisurePs) { + if (pwrpriv->pwr_mode != PS_MODE_ACTIVE) { +#ifdef CONFIG_PCI_DYNAMIC_ASPM + if (msg != LPS_CTRL_PHYDM) + rtw_pci_dynamic_aspm_set_mode(padapter, ASPM_MODE_PERF); +#endif +#ifdef CONFIG_WMMPS_STA + if (rtw_is_wmmps_mode(padapter)) + msg = "WMMPS_BUSY"; +#endif /* CONFIG_WMMPS_STA */ + + sprintf(buf, "WIFI-%s", msg); + rtw_set_ps_mode(padapter, PS_MODE_ACTIVE, 0, 0, buf); + +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS + pwrpriv->pwr_saving_time += rtw_get_passing_time_ms(pwrpriv->pwr_saving_start_time); +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ + } + } + + pwrpriv->bpower_saving = _FALSE; +#ifdef DBG_CHECK_FW_PS_STATE + if (rtw_fw_ps_state(padapter) == _FAIL) { + RTW_INFO("leave lps, fw in 32k\n"); + pdbgpriv->dbg_leave_lps_fail_cnt++; + } +#endif /* DBG_CHECK_FW_PS_STATE + * RTW_INFO("-LeisurePSLeave\n"); */ + +} + +#ifdef CONFIG_WOWLAN +void rtw_wow_lps_level_decide(_adapter *adapter, u8 wow_en) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + if (wow_en) { + pwrpriv->lps_level_bk = pwrpriv->lps_level; + pwrpriv->lps_level = pwrpriv->wowlan_lps_level; + #ifdef CONFIG_LPS_1T1R + pwrpriv->lps_1t1r_bk = pwrpriv->lps_1t1r; + pwrpriv->lps_1t1r = pwrpriv->wowlan_lps_1t1r; + #endif + } else { + pwrpriv->lps_level = pwrpriv->lps_level_bk; + #ifdef CONFIG_LPS_1T1R + pwrpriv->lps_1t1r = pwrpriv->lps_1t1r_bk; + #endif + } +} +#endif /* CONFIG_WOWLAN */ +#endif /* CONFIG_LPS */ + +void LeaveAllPowerSaveModeDirect(PADAPTER Adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(Adapter); + PADAPTER pri_padapter = GET_PRIMARY_ADAPTER(Adapter); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(Adapter); +#ifdef CONFIG_LPS_LCLK +#ifndef CONFIG_DETECT_CPWM_BY_POLLING + u8 cpwm_orig; +#endif /* CONFIG_DETECT_CPWM_BY_POLLING */ + u8 rpwm; +#endif + int i; + + RTW_INFO("%s.....\n", __FUNCTION__); + + if (rtw_is_surprise_removed(Adapter)) { + RTW_INFO(FUNC_ADPT_FMT ": bSurpriseRemoved=_TRUE Skip!\n", FUNC_ADPT_ARG(Adapter)); + return; + } + + if (rtw_mi_check_status(Adapter, MI_LINKED)) { /*connect*/ + + if (pwrpriv->pwr_mode == PS_MODE_ACTIVE) { + RTW_INFO("%s: Driver Already Leave LPS\n", __FUNCTION__); + return; + } + +#ifdef CONFIG_LPS_LCLK + _enter_pwrlock(&pwrpriv->lock); + +#ifndef CONFIG_DETECT_CPWM_BY_POLLING + cpwm_orig = 0; + rtw_hal_get_hwreg(Adapter, HW_VAR_CPWM, &cpwm_orig); +#endif /* CONFIG_DETECT_CPWM_BY_POLLING */ + rpwm = rtw_set_rpwm(Adapter, PS_STATE_S4); + +#ifndef CONFIG_DETECT_CPWM_BY_POLLING + if (rpwm != 0xFF && rpwm & PS_ACK) + rtw_cpwm_polling(Adapter, rpwm, cpwm_orig); +#endif /* CONFIG_DETECT_CPWM_BY_POLLING */ + + _exit_pwrlock(&pwrpriv->lock); +#endif/*CONFIG_LPS_LCLK*/ + +#ifdef CONFIG_P2P_PS + for (i = 0; i < dvobj->iface_nums; i++) { + _adapter *iface = dvobj->padapters[i]; + struct wifidirect_info *pwdinfo = &(iface->wdinfo); + + if (pwdinfo->p2p_ps_mode > P2P_PS_NONE) + p2p_ps_wk_cmd(iface, P2P_PS_DISABLE, 0); + } +#endif /* CONFIG_P2P_PS */ + +#ifdef CONFIG_LPS + rtw_lps_ctrl_wk_cmd(pri_padapter, LPS_CTRL_LEAVE, RTW_CMDF_DIRECTLY); +#endif + } else { + if (pwrpriv->rf_pwrstate == rf_off) { + +#if defined(CONFIG_FWLPS_IN_IPS) || defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_RTL8188E) +#ifdef CONFIG_IPS + if (_FALSE == ips_leave(pri_padapter)) + RTW_INFO("======> ips_leave fail.............\n"); +#endif +#endif /* CONFIG_SWLPS_IN_IPS || (CONFIG_PLATFORM_SPRD && CONFIG_RTL8188E) */ + + } + } + +} + +/* + * Description: Leave all power save mode: LPS, FwLPS, IPS if needed. + * Move code to function by tynli. 2010.03.26. + * */ +void LeaveAllPowerSaveMode(PADAPTER Adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(Adapter); + u8 enqueue = 0; + int i; + + #ifndef CONFIG_NEW_NETDEV_HDL + if (_FALSE == Adapter->bup) { + RTW_INFO(FUNC_ADPT_FMT ": bup=%d Skip!\n", + FUNC_ADPT_ARG(Adapter), Adapter->bup); + return; + } + #endif + +/* RTW_INFO(FUNC_ADPT_FMT "\n", FUNC_ADPT_ARG(Adapter));*/ + + if (rtw_is_surprise_removed(Adapter)) { + RTW_INFO(FUNC_ADPT_FMT ": bSurpriseRemoved=_TRUE Skip!\n", FUNC_ADPT_ARG(Adapter)); + return; + } + + if (rtw_mi_get_assoc_if_num(Adapter)) { + /* connect */ +#ifdef CONFIG_LPS_LCLK + enqueue = 1; +#endif + +#ifdef CONFIG_P2P_PS + for (i = 0; i < dvobj->iface_nums; i++) { + _adapter *iface = dvobj->padapters[i]; + struct wifidirect_info *pwdinfo = &(iface->wdinfo); + + if (pwdinfo->p2p_ps_mode > P2P_PS_NONE) + p2p_ps_wk_cmd(iface, P2P_PS_DISABLE, enqueue); + } +#endif /* CONFIG_P2P_PS */ + +#ifdef CONFIG_LPS + rtw_lps_ctrl_wk_cmd(Adapter, LPS_CTRL_LEAVE, enqueue ? 0 : RTW_CMDF_DIRECTLY); +#endif + +#ifdef CONFIG_LPS_LCLK + LPS_Leave_check(Adapter); +#endif + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate == rf_off) { + +#if defined(CONFIG_FWLPS_IN_IPS) || defined(CONFIG_SWLPS_IN_IPS) || (defined(CONFIG_PLATFORM_SPRD) && defined(CONFIG_RTL8188E)) +#ifdef CONFIG_IPS + if (_FALSE == ips_leave(Adapter)) + RTW_INFO("======> ips_leave fail.............\n"); +#endif +#endif /* CONFIG_SWLPS_IN_IPS || (CONFIG_PLATFORM_SPRD && CONFIG_RTL8188E) */ + + } + } + +} + +#ifdef CONFIG_LPS_LCLK +void LPS_Leave_check( + PADAPTER padapter) +{ + struct pwrctrl_priv *pwrpriv; + systime start_time; + u8 bReady; + + + pwrpriv = adapter_to_pwrctl(padapter); + + bReady = _FALSE; + start_time = rtw_get_current_time(); + + rtw_yield_os(); + + while (1) { + _enter_pwrlock(&pwrpriv->lock); + + if (rtw_is_surprise_removed(padapter) + || (!rtw_is_hw_init_completed(padapter)) +#ifdef CONFIG_USB_HCI + || rtw_is_drv_stopped(padapter) +#endif + || (pwrpriv->pwr_mode == PS_MODE_ACTIVE) + ) + bReady = _TRUE; + + _exit_pwrlock(&pwrpriv->lock); + + if (_TRUE == bReady) + break; + + if (rtw_get_passing_time_ms(start_time) > 100) { + RTW_ERR("Wait for cpwm event than 100 ms!!!\n"); + break; + } + rtw_msleep_os(1); + } + +} + +/* + * Caller:ISR handler... + * + * This will be called when CPWM interrupt is up. + * + * using to update cpwn of drv; and drv willl make a decision to up or down pwr level + */ +void cpwm_int_hdl( + PADAPTER padapter, + struct reportpwrstate_parm *preportpwrstate) +{ + struct pwrctrl_priv *pwrpriv; + + if (!padapter) + goto exit; + + if (RTW_CANNOT_RUN(padapter)) + goto exit; + + pwrpriv = adapter_to_pwrctl(padapter); +#if 0 + if (pwrpriv->cpwm_tog == (preportpwrstate->state & PS_TOGGLE)) { + goto exit; + } +#endif + + _enter_pwrlock(&pwrpriv->lock); + +#ifdef CONFIG_LPS_RPWM_TIMER + if (pwrpriv->rpwm < PS_STATE_S2) { + RTW_INFO("%s: Redundant CPWM Int. RPWM=0x%02X CPWM=0x%02x\n", __func__, pwrpriv->rpwm, pwrpriv->cpwm); + _exit_pwrlock(&pwrpriv->lock); + goto exit; + } +#endif /* CONFIG_LPS_RPWM_TIMER */ + + pwrpriv->cpwm = PS_STATE(preportpwrstate->state); + pwrpriv->cpwm_tog = preportpwrstate->state & PS_TOGGLE; + + if (pwrpriv->cpwm >= PS_STATE_S2) { + if (pwrpriv->alives & CMD_ALIVE) + _rtw_up_sema(&padapter->cmdpriv.cmd_queue_sema); + + if (pwrpriv->alives & XMIT_ALIVE) + _rtw_up_sema(&padapter->xmitpriv.xmit_sema); + } + + _exit_pwrlock(&pwrpriv->lock); + +exit: + return; +} + +static void cpwm_event_callback(struct work_struct *work) +{ + struct pwrctrl_priv *pwrpriv = container_of(work, struct pwrctrl_priv, cpwm_event); + struct dvobj_priv *dvobj = pwrctl_to_dvobj(pwrpriv); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + struct reportpwrstate_parm report; + + /* RTW_INFO("%s\n",__FUNCTION__); */ + + report.state = PS_STATE_S2; + cpwm_int_hdl(adapter, &report); +} + +static void dma_event_callback(struct work_struct *work) +{ + struct pwrctrl_priv *pwrpriv = container_of(work, struct pwrctrl_priv, dma_event); + struct dvobj_priv *dvobj = pwrctl_to_dvobj(pwrpriv); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + + rtw_unregister_tx_alive(adapter); +} + +#ifdef CONFIG_LPS_RPWM_TIMER + +#define DBG_CPWM_CHK_FAIL +#if defined(DBG_CPWM_CHK_FAIL) && (defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) \ + || defined(CONFIG_RTL8723F)) +#define CPU_EXCEPTION_CODE 0xFAFAFAFA +static void rtw_cpwm_chk_fail_debug(_adapter *padapter) +{ + u32 cpu_state; + + cpu_state = rtw_read32(padapter, 0x10FC); + + RTW_INFO("[PS-DBG] Reg_10FC =0x%08x\n", cpu_state); + RTW_INFO("[PS-DBG] Reg_10F8 =0x%08x\n", rtw_read32(padapter, 0x10F8)); + RTW_INFO("[PS-DBG] Reg_11F8 =0x%08x\n", rtw_read32(padapter, 0x11F8)); + RTW_INFO("[PS-DBG] Reg_4A4 =0x%08x\n", rtw_read32(padapter, 0x4A4)); + RTW_INFO("[PS-DBG] Reg_4A8 =0x%08x\n", rtw_read32(padapter, 0x4A8)); + + if (cpu_state == CPU_EXCEPTION_CODE) { + RTW_INFO("[PS-DBG] Reg_48C =0x%08x\n", rtw_read32(padapter, 0x48C)); + RTW_INFO("[PS-DBG] Reg_490 =0x%08x\n", rtw_read32(padapter, 0x490)); + RTW_INFO("[PS-DBG] Reg_494 =0x%08x\n", rtw_read32(padapter, 0x494)); + RTW_INFO("[PS-DBG] Reg_498 =0x%08x\n", rtw_read32(padapter, 0x498)); + RTW_INFO("[PS-DBG] Reg_49C =0x%08x\n", rtw_read32(padapter, 0x49C)); + RTW_INFO("[PS-DBG] Reg_4A0 =0x%08x\n", rtw_read32(padapter, 0x4A0)); + RTW_INFO("[PS-DBG] Reg_1BC =0x%08x\n", rtw_read32(padapter, 0x1BC)); + + RTW_INFO("[PS-DBG] Reg_008 =0x%08x\n", rtw_read32(padapter, 0x08)); + RTW_INFO("[PS-DBG] Reg_2F0 =0x%08x\n", rtw_read32(padapter, 0x2F0)); + RTW_INFO("[PS-DBG] Reg_2F4 =0x%08x\n", rtw_read32(padapter, 0x2F4)); + RTW_INFO("[PS-DBG] Reg_2F8 =0x%08x\n", rtw_read32(padapter, 0x2F8)); + RTW_INFO("[PS-DBG] Reg_2FC =0x%08x\n", rtw_read32(padapter, 0x2FC)); + + rtw_dump_fifo(RTW_DBGDUMP, padapter, 5, 0, 3072); + } +} +#endif +static void rpwmtimeout_workitem_callback(struct work_struct *work) +{ + PADAPTER padapter; + struct dvobj_priv *dvobj; + struct pwrctrl_priv *pwrpriv; + + + pwrpriv = container_of(work, struct pwrctrl_priv, rpwmtimeoutwi); + dvobj = pwrctl_to_dvobj(pwrpriv); + padapter = dvobj_get_primary_adapter(dvobj); + + if (!padapter) + return; + + if (RTW_CANNOT_RUN(padapter)) + return; + + _enter_pwrlock(&pwrpriv->lock); + if ((pwrpriv->rpwm == pwrpriv->cpwm) || (pwrpriv->cpwm >= PS_STATE_S2)) { + RTW_INFO("%s: rpwm=0x%02X cpwm=0x%02X CPWM done!\n", __func__, pwrpriv->rpwm, pwrpriv->cpwm); + goto exit; + } + + if (pwrpriv->rpwm_retry++ < LPS_RPWM_RETRY_CNT) { + u8 rpwm = (pwrpriv->rpwm | pwrpriv->tog | PS_ACK); + + rtw_hal_set_hwreg(padapter, HW_VAR_SET_RPWM, (u8 *)(&rpwm)); + + pwrpriv->tog += 0x80; + _set_timer(&pwrpriv->pwr_rpwm_timer, LPS_CPWM_TIMEOUT_MS); + goto exit; + } + + pwrpriv->rpwm_retry = 0; + _exit_pwrlock(&pwrpriv->lock); + +#if defined(DBG_CPWM_CHK_FAIL) && (defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) \ + || defined(CONFIG_RTL8723F)) + RTW_INFO("+%s: rpwm=0x%02X cpwm=0x%02X\n", __func__, pwrpriv->rpwm, pwrpriv->cpwm); + rtw_cpwm_chk_fail_debug(padapter); +#endif + + if (rtw_read8(padapter, 0x100) != 0xEA) { +#if 1 + struct reportpwrstate_parm report; + + report.state = PS_STATE_S2; + RTW_INFO("\n%s: FW already leave 32K!\n\n", __func__); + cpwm_int_hdl(padapter, &report); +#else + RTW_INFO("\n%s: FW already leave 32K!\n\n", __func__); + cpwm_event_callback(&pwrpriv->cpwm_event); +#endif + return; + } + + _enter_pwrlock(&pwrpriv->lock); + + if ((pwrpriv->rpwm == pwrpriv->cpwm) || (pwrpriv->cpwm >= PS_STATE_S2)) { + RTW_INFO("%s: cpwm=%d, nothing to do!\n", __func__, pwrpriv->cpwm); + goto exit; + } + pwrpriv->brpwmtimeout = _TRUE; + rtw_set_rpwm(padapter, pwrpriv->rpwm); + pwrpriv->brpwmtimeout = _FALSE; + +exit: + _exit_pwrlock(&pwrpriv->lock); +} + +/* + * This function is a timer handler, can't do any IO in it. + */ +static void pwr_rpwm_timeout_handler(void *FunctionContext) +{ + PADAPTER padapter; + struct pwrctrl_priv *pwrpriv; + + + padapter = (PADAPTER)FunctionContext; + pwrpriv = adapter_to_pwrctl(padapter); + if (!padapter) + return; + + if (RTW_CANNOT_RUN(padapter)) + return; + + RTW_INFO("+%s: rpwm=0x%02X cpwm=0x%02X\n", __func__, pwrpriv->rpwm, pwrpriv->cpwm); + + if ((pwrpriv->rpwm == pwrpriv->cpwm) || (pwrpriv->cpwm >= PS_STATE_S2)) { + RTW_INFO("+%s: cpwm=%d, nothing to do!\n", __func__, pwrpriv->cpwm); + return; + } + + _set_workitem(&pwrpriv->rpwmtimeoutwi); +} +#endif /* CONFIG_LPS_RPWM_TIMER */ + +__inline static void register_task_alive(struct pwrctrl_priv *pwrctrl, u32 tag) +{ + pwrctrl->alives |= tag; +} + +__inline static void unregister_task_alive(struct pwrctrl_priv *pwrctrl, u32 tag) +{ + pwrctrl->alives &= ~tag; +} + + +/* + * Description: + * Check if the fw_pwrstate is okay for I/O. + * If not (cpwm is less than S2), then the sub-routine + * will raise the cpwm to be greater than or equal to S2. + * + * Calling Context: Passive + * + * Constraint: + * 1. this function will request pwrctrl->lock + * + * Return Value: + * _SUCCESS hardware is ready for I/O + * _FAIL can't I/O right now + */ +s32 rtw_register_task_alive(PADAPTER padapter, u32 task) +{ + s32 res; + struct pwrctrl_priv *pwrctrl; + u8 pslv; + + + res = _SUCCESS; + pwrctrl = adapter_to_pwrctl(padapter); + pslv = PS_STATE_S2; + + _enter_pwrlock(&pwrctrl->lock); + + register_task_alive(pwrctrl, task); + + if (pwrctrl->bFwCurrentInPSMode == _TRUE) { + + if (pwrctrl->cpwm < pslv) { + if (pwrctrl->cpwm < PS_STATE_S2) + res = _FAIL; + if (pwrctrl->rpwm < pslv) + rtw_set_rpwm(padapter, pslv); + } + } + + _exit_pwrlock(&pwrctrl->lock); + +#ifdef CONFIG_DETECT_CPWM_BY_POLLING + if (_FAIL == res) { + if (pwrctrl->cpwm >= PS_STATE_S2) + res = _SUCCESS; + } +#endif /* CONFIG_DETECT_CPWM_BY_POLLING */ + + + return res; +} + +/* + * Description: + * If task is done, call this func. to power down firmware again. + * + * Constraint: + * 1. this function will request pwrctrl->lock + * + * Return Value: + * none + */ +void rtw_unregister_task_alive(PADAPTER padapter, u32 task) +{ + struct pwrctrl_priv *pwrctrl; + u8 pslv; + + + pwrctrl = adapter_to_pwrctl(padapter); + pslv = PS_STATE_S0; + +#ifdef CONFIG_BT_COEXIST + if ((rtw_btcoex_IsBtDisabled(padapter) == _FALSE) + && (rtw_btcoex_IsBtControlLps(padapter) == _TRUE)) { + u8 val8; + + val8 = rtw_btcoex_LpsVal(padapter); + if (val8 & BIT(4)) + pslv = PS_STATE_S2; + + } +#endif /* CONFIG_BT_COEXIST */ + + _enter_pwrlock(&pwrctrl->lock); + + unregister_task_alive(pwrctrl, task); + + if ((pwrctrl->pwr_mode != PS_MODE_ACTIVE) + && (pwrctrl->bFwCurrentInPSMode == _TRUE)) { + + if (pwrctrl->cpwm > pslv) { + if ((pslv >= PS_STATE_S2) || (pwrctrl->alives == 0)) + rtw_set_rpwm(padapter, pslv); + } + } + + _exit_pwrlock(&pwrctrl->lock); + +} + +/* + * Caller: rtw_xmit_thread + * + * Check if the fw_pwrstate is okay for xmit. + * If not (cpwm is less than S3), then the sub-routine + * will raise the cpwm to be greater than or equal to S3. + * + * Calling Context: Passive + * + * Return Value: + * _SUCCESS rtw_xmit_thread can write fifo/txcmd afterwards. + * _FAIL rtw_xmit_thread can not do anything. + */ +s32 rtw_register_tx_alive(PADAPTER padapter) +{ + s32 res; + struct pwrctrl_priv *pwrctrl; + u8 pslv; + + + res = _SUCCESS; + pwrctrl = adapter_to_pwrctl(padapter); + pslv = PS_STATE_S2; + + _enter_pwrlock(&pwrctrl->lock); + + register_task_alive(pwrctrl, XMIT_ALIVE); + + if (pwrctrl->bFwCurrentInPSMode == _TRUE) { + + if (pwrctrl->cpwm < pslv) { + if (pwrctrl->cpwm < PS_STATE_S2) + res = _FAIL; + if (pwrctrl->rpwm < pslv) + rtw_set_rpwm(padapter, pslv); + } + } + + _exit_pwrlock(&pwrctrl->lock); + +#ifdef CONFIG_DETECT_CPWM_BY_POLLING + if (_FAIL == res) { + if (pwrctrl->cpwm >= PS_STATE_S2) + res = _SUCCESS; + } +#endif /* CONFIG_DETECT_CPWM_BY_POLLING */ + + + return res; +} + +/* + * Caller: rtw_cmd_thread + * + * Check if the fw_pwrstate is okay for issuing cmd. + * If not (cpwm should be is less than S2), then the sub-routine + * will raise the cpwm to be greater than or equal to S2. + * + * Calling Context: Passive + * + * Return Value: + * _SUCCESS rtw_cmd_thread can issue cmds to firmware afterwards. + * _FAIL rtw_cmd_thread can not do anything. + */ +s32 rtw_register_cmd_alive(PADAPTER padapter) +{ + s32 res; + struct pwrctrl_priv *pwrctrl; + u8 pslv; + + + res = _SUCCESS; + pwrctrl = adapter_to_pwrctl(padapter); + pslv = PS_STATE_S2; + + _enter_pwrlock(&pwrctrl->lock); + + register_task_alive(pwrctrl, CMD_ALIVE); + + if (pwrctrl->bFwCurrentInPSMode == _TRUE) { + + if (pwrctrl->cpwm < pslv) { + if (pwrctrl->cpwm < PS_STATE_S2) + res = _FAIL; + if (pwrctrl->rpwm < pslv) + rtw_set_rpwm(padapter, pslv); + } + } + + _exit_pwrlock(&pwrctrl->lock); + +#ifdef CONFIG_DETECT_CPWM_BY_POLLING + if (_FAIL == res) { + if (pwrctrl->cpwm >= PS_STATE_S2) + res = _SUCCESS; + } +#endif /* CONFIG_DETECT_CPWM_BY_POLLING */ + + + return res; +} + +/* + * Caller: rx_isr + * + * Calling Context: Dispatch/ISR + * + * Return Value: + * _SUCCESS + * _FAIL + */ +s32 rtw_register_rx_alive(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrctrl; + + + pwrctrl = adapter_to_pwrctl(padapter); + + _enter_pwrlock(&pwrctrl->lock); + + register_task_alive(pwrctrl, RECV_ALIVE); + + _exit_pwrlock(&pwrctrl->lock); + + + return _SUCCESS; +} + +/* + * Caller: evt_isr or evt_thread + * + * Calling Context: Dispatch/ISR or Passive + * + * Return Value: + * _SUCCESS + * _FAIL + */ +s32 rtw_register_evt_alive(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrctrl; + + + pwrctrl = adapter_to_pwrctl(padapter); + + _enter_pwrlock(&pwrctrl->lock); + + register_task_alive(pwrctrl, EVT_ALIVE); + + _exit_pwrlock(&pwrctrl->lock); + + + return _SUCCESS; +} + +/* + * Caller: ISR + * + * If ISR's txdone, + * No more pkts for TX, + * Then driver shall call this fun. to power down firmware again. + */ +void rtw_unregister_tx_alive(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrctrl; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + u8 pslv, i; + + + pwrctrl = adapter_to_pwrctl(padapter); + pslv = PS_STATE_S0; + +#ifdef CONFIG_BT_COEXIST + if ((rtw_btcoex_IsBtDisabled(padapter) == _FALSE) + && (rtw_btcoex_IsBtControlLps(padapter) == _TRUE)) { + u8 val8; + + val8 = rtw_btcoex_LpsVal(padapter); + if (val8 & BIT(4)) + pslv = PS_STATE_S2; + + } +#endif /* CONFIG_BT_COEXIST */ + +#ifdef CONFIG_P2P_PS + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + if (iface->wdinfo.p2p_ps_mode > P2P_PS_NONE) { + pslv = PS_STATE_S2; + break; + } + } + } +#endif + _enter_pwrlock(&pwrctrl->lock); + + unregister_task_alive(pwrctrl, XMIT_ALIVE); + + if ((pwrctrl->pwr_mode != PS_MODE_ACTIVE) + && (pwrctrl->bFwCurrentInPSMode == _TRUE)) { + + if (pwrctrl->cpwm > pslv) { + if ((pslv >= PS_STATE_S2) || (pwrctrl->alives == 0)) + rtw_set_rpwm(padapter, pslv); + } + } + + _exit_pwrlock(&pwrctrl->lock); + +} + +/* + * Caller: ISR + * + * If all commands have been done, + * and no more command to do, + * then driver shall call this fun. to power down firmware again. + */ +void rtw_unregister_cmd_alive(PADAPTER padapter) +{ + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrctrl; + u8 pslv, i; + + + pwrctrl = adapter_to_pwrctl(padapter); + pslv = PS_STATE_S0; + +#ifdef CONFIG_BT_COEXIST + if ((rtw_btcoex_IsBtDisabled(padapter) == _FALSE) + && (rtw_btcoex_IsBtControlLps(padapter) == _TRUE)) { + u8 val8; + + val8 = rtw_btcoex_LpsVal(padapter); + if (val8 & BIT(4)) + pslv = PS_STATE_S2; + + } +#endif /* CONFIG_BT_COEXIST */ + +#ifdef CONFIG_P2P_PS + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + if (iface->wdinfo.p2p_ps_mode > P2P_PS_NONE) { + pslv = PS_STATE_S2; + break; + } + } + } +#endif + + _enter_pwrlock(&pwrctrl->lock); + + unregister_task_alive(pwrctrl, CMD_ALIVE); + + if ((pwrctrl->pwr_mode != PS_MODE_ACTIVE) + && (pwrctrl->bFwCurrentInPSMode == _TRUE)) { + + if (pwrctrl->cpwm > pslv) { + if ((pslv >= PS_STATE_S2) || (pwrctrl->alives == 0)) + rtw_set_rpwm(padapter, pslv); + } + } + + _exit_pwrlock(&pwrctrl->lock); + +} + +/* + * Caller: ISR + */ +void rtw_unregister_rx_alive(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrctrl; + + + pwrctrl = adapter_to_pwrctl(padapter); + + _enter_pwrlock(&pwrctrl->lock); + + unregister_task_alive(pwrctrl, RECV_ALIVE); + + + _exit_pwrlock(&pwrctrl->lock); + +} + +void rtw_unregister_evt_alive(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrctrl; + + + pwrctrl = adapter_to_pwrctl(padapter); + + unregister_task_alive(pwrctrl, EVT_ALIVE); + + + _exit_pwrlock(&pwrctrl->lock); + +} +#endif /* CONFIG_LPS_LCLK */ + +#ifdef CONFIG_RESUME_IN_WORKQUEUE + static void resume_workitem_callback(struct work_struct *work); +#endif /* CONFIG_RESUME_IN_WORKQUEUE */ + +void rtw_init_pwrctrl_priv(PADAPTER padapter) +{ +#ifdef CONFIG_LPS_1T1R +#define LPS_1T1R_FMT ", LPS_1T1R=%d" +#define LPS_1T1R_ARG , pwrctrlpriv->lps_1t1r +#else +#define LPS_1T1R_FMT "" +#define LPS_1T1R_ARG +#endif + + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); +#ifdef CONFIG_WOWLAN + struct registry_priv *registry_par = &padapter->registrypriv; +#endif +#ifdef CONFIG_GPIO_WAKEUP + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); +#endif + +#if defined(CONFIG_CONCURRENT_MODE) + if (!is_primary_adapter(padapter)) + return; +#endif + + _init_pwrlock(&pwrctrlpriv->lock); + _init_pwrlock(&pwrctrlpriv->check_32k_lock); + pwrctrlpriv->rf_pwrstate = rf_on; + pwrctrlpriv->ips_enter_cnts = 0; + pwrctrlpriv->ips_leave_cnts = 0; + pwrctrlpriv->lps_enter_cnts = 0; + pwrctrlpriv->lps_leave_cnts = 0; + pwrctrlpriv->bips_processing = _FALSE; +#ifdef CONFIG_LPS_CHK_BY_TP + pwrctrlpriv->lps_chk_by_tp = padapter->registrypriv.lps_chk_by_tp; + pwrctrlpriv->lps_tx_tp_th = LPS_TX_TP_TH; + pwrctrlpriv->lps_rx_tp_th = LPS_RX_TP_TH; + pwrctrlpriv->lps_bi_tp_th = LPS_BI_TP_TH; + pwrctrlpriv->lps_chk_cnt = pwrctrlpriv->lps_chk_cnt_th = LPS_TP_CHK_CNT; + pwrctrlpriv->lps_tx_pkts = LPS_CHK_PKTS_TX; + pwrctrlpriv->lps_rx_pkts = LPS_CHK_PKTS_RX; +#endif + + pwrctrlpriv->ips_mode = padapter->registrypriv.ips_mode; + pwrctrlpriv->ips_mode_req = padapter->registrypriv.ips_mode; + pwrctrlpriv->ips_deny_time = rtw_get_current_time(); + pwrctrlpriv->lps_level = padapter->registrypriv.lps_level; +#ifdef CONFIG_LPS_1T1R + pwrctrlpriv->lps_1t1r = padapter->registrypriv.lps_1t1r; +#endif + + pwrctrlpriv->pwr_state_check_interval = RTW_PWR_STATE_CHK_INTERVAL; + pwrctrlpriv->pwr_state_check_cnts = 0; + pwrctrlpriv->bInSuspend = _FALSE; + pwrctrlpriv->bkeepfwalive = _FALSE; + pwrctrlpriv->LpsIdleCount = 0; + + /* pwrctrlpriv->FWCtrlPSMode =padapter->registrypriv.power_mgnt; */ /* PS_MODE_MIN; */ + if (padapter->registrypriv.mp_mode == 1) + pwrctrlpriv->power_mgnt = PS_MODE_ACTIVE ; + else + pwrctrlpriv->power_mgnt = padapter->registrypriv.power_mgnt; /* PS_MODE_MIN; */ + pwrctrlpriv->bLeisurePs = (PS_MODE_ACTIVE != pwrctrlpriv->power_mgnt) ? _TRUE : _FALSE; + + pwrctrlpriv->bFwCurrentInPSMode = _FALSE; + pwrctrlpriv->lps_deny_time = rtw_get_current_time(); + + pwrctrlpriv->rpwm = 0; + pwrctrlpriv->cpwm = PS_STATE_S4; + + pwrctrlpriv->pwr_mode = PS_MODE_ACTIVE; + pwrctrlpriv->smart_ps = padapter->registrypriv.smart_ps; + pwrctrlpriv->bcn_ant_mode = 0; + pwrctrlpriv->dtim = 0; + + pwrctrlpriv->tog = 0x80; + pwrctrlpriv->rpwm_retry = 0; + + RTW_INFO("%s: IPS_mode=%d, LPS_mode=%d, LPS_level=%d"LPS_1T1R_FMT"\n", + __func__, pwrctrlpriv->ips_mode, pwrctrlpriv->power_mgnt, pwrctrlpriv->lps_level + LPS_1T1R_ARG + ); + +#ifdef CONFIG_LPS_LCLK + rtw_hal_set_hwreg(padapter, HW_VAR_SET_RPWM, (u8 *)(&pwrctrlpriv->rpwm)); + + _init_workitem(&pwrctrlpriv->cpwm_event, cpwm_event_callback, NULL); + + _init_workitem(&pwrctrlpriv->dma_event, dma_event_callback, NULL); + +#ifdef CONFIG_LPS_RPWM_TIMER + pwrctrlpriv->brpwmtimeout = _FALSE; + _init_workitem(&pwrctrlpriv->rpwmtimeoutwi, rpwmtimeout_workitem_callback, NULL); + rtw_init_timer(&pwrctrlpriv->pwr_rpwm_timer, padapter, pwr_rpwm_timeout_handler, padapter); +#endif /* CONFIG_LPS_RPWM_TIMER */ +#endif /* CONFIG_LPS_LCLK */ + +#ifdef CONFIG_LPS_PG + pwrctrlpriv->lpspg_info.name = "LPSPG_INFO"; + #ifdef CONFIG_RTL8822C + pwrctrlpriv->lpspg_dpk_info.name = "LPSPG_DPK_INFO"; + pwrctrlpriv->lpspg_iqk_info.name = "LPSPG_IQK_INFO"; + #endif +#endif + + rtw_init_timer(&pwrctrlpriv->pwr_state_check_timer, padapter, pwr_state_check_handler, padapter); + + pwrctrlpriv->wowlan_mode = _FALSE; + pwrctrlpriv->wowlan_ap_mode = _FALSE; + pwrctrlpriv->wowlan_p2p_mode = _FALSE; + pwrctrlpriv->wowlan_in_resume = _FALSE; + pwrctrlpriv->wowlan_last_wake_reason = 0; + +#ifdef CONFIG_RESUME_IN_WORKQUEUE + _init_workitem(&pwrctrlpriv->resume_work, resume_workitem_callback, NULL); + pwrctrlpriv->rtw_workqueue = create_singlethread_workqueue("rtw_workqueue"); +#endif /* CONFIG_RESUME_IN_WORKQUEUE */ + +#if defined(CONFIG_HAS_EARLYSUSPEND) || defined(CONFIG_ANDROID_POWER) + pwrctrlpriv->early_suspend.suspend = NULL; + rtw_register_early_suspend(pwrctrlpriv); +#endif /* CONFIG_HAS_EARLYSUSPEND || CONFIG_ANDROID_POWER */ + +#ifdef CONFIG_GPIO_WAKEUP + pwrctrlpriv->wowlan_gpio_index = WAKEUP_GPIO_IDX; + /* set output low state in initial */ + pwrctrlpriv->wowlan_gpio_output_state = GPIO_OUTPUT_LOW; + /*default low active*/ + pwrctrlpriv->is_high_active = HIGH_ACTIVE_DEV2HST; + pwrctrlpriv->hst2dev_high_active = HIGH_ACTIVE_HST2DEV; + +#if (defined(CONFIG_RTL8192F) && defined(CONFIG_USB_HCI) && defined(CONFIG_BT_COEXIST)) + if (pHalData->EEPROMBluetoothCoexist == _TRUE) { + /* for 8725AU case */ + pwrctrlpriv->wowlan_gpio_index = WAKEUP_GPIO_IDX_8725AU; + pwrctrlpriv->is_high_active = HIGH_ACTIVE_DEV2HST_8725AU; + } +#endif +#ifdef CONFIG_RTW_ONE_PIN_GPIO + rtw_hal_switch_gpio_wl_ctrl(padapter, pwrctrlpriv->wowlan_gpio_index, _TRUE); + rtw_hal_set_input_gpio(padapter, pwrctrlpriv->wowlan_gpio_index); +#else + #ifdef CONFIG_WAKEUP_GPIO_INPUT_MODE + if (pwrctrlpriv->is_high_active == 0) + rtw_hal_set_input_gpio(padapter, pwrctrlpriv->wowlan_gpio_index); + else + rtw_hal_set_output_gpio(padapter, pwrctrlpriv->wowlan_gpio_index, + GPIO_OUTPUT_LOW); + #else + rtw_hal_set_output_gpio(padapter, pwrctrlpriv->wowlan_gpio_index + , pwrctrlpriv->wowlan_gpio_output_state); + rtw_hal_switch_gpio_wl_ctrl(padapter, pwrctrlpriv->wowlan_gpio_index, _TRUE); + RTW_INFO("%s: set GPIO_%d to OUTPUT %s state in initial and %s_ACTIVE.\n", + __func__, pwrctrlpriv->wowlan_gpio_index, + pwrctrlpriv->wowlan_gpio_output_state ? "HIGH" : "LOW", + pwrctrlpriv->is_high_active ? "HIGI" : "LOW"); + #endif /*CONFIG_WAKEUP_GPIO_INPUT_MODE*/ +#endif /* CONFIG_RTW_ONE_PIN_GPIO */ +#endif /* CONFIG_GPIO_WAKEUP */ + +#ifdef CONFIG_WOWLAN +#ifdef CONFIG_LPS_1T1R +#define WOW_LPS_1T1R_FMT ", WOW_LPS_1T1R=%d" +#define WOW_LPS_1T1R_ARG , pwrctrlpriv->wowlan_lps_1t1r +#else +#define WOW_LPS_1T1R_FMT "" +#define WOW_LPS_1T1R_ARG +#endif + + pwrctrlpriv->wowlan_power_mgmt = padapter->registrypriv.wow_power_mgnt; + pwrctrlpriv->wowlan_lps_level = padapter->registrypriv.wow_lps_level; +#ifdef CONFIG_LPS_1T1R + pwrctrlpriv->wowlan_lps_1t1r = padapter->registrypriv.wow_lps_1t1r; +#endif + + RTW_INFO("%s: WOW_LPS_mode=%d, WOW_LPS_level=%d"WOW_LPS_1T1R_FMT"\n", + __func__, pwrctrlpriv->wowlan_power_mgmt, pwrctrlpriv->wowlan_lps_level + WOW_LPS_1T1R_ARG + ); + + if (registry_par->wakeup_event & BIT(1)) + pwrctrlpriv->default_patterns_en = _TRUE; + else + pwrctrlpriv->default_patterns_en = _FALSE; + + rtw_wow_pattern_sw_reset(padapter); +#ifdef CONFIG_PNO_SUPPORT + pwrctrlpriv->pno_inited = _FALSE; + pwrctrlpriv->pnlo_info = NULL; + pwrctrlpriv->pscan_info = NULL; + pwrctrlpriv->pno_ssid_list = NULL; +#endif /* CONFIG_PNO_SUPPORT */ +#ifdef CONFIG_WOW_PATTERN_HW_CAM + _rtw_mutex_init(&pwrctrlpriv->wowlan_pattern_cam_mutex); +#endif + +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + pwrctrlpriv->wowlan_keep_alive_ack_index = 0xFF; + pwrctrlpriv->wowlan_wake_pattern_index = 0xFF; +#endif/*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + pwrctrlpriv->wowlan_aoac_rpt_loc = 0; +#ifdef CONFIG_WAR_OFFLOAD +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) + rtw_wow_war_mdns_parms_reset(padapter, _TRUE); +#endif /* defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) */ +#endif /* CONFIG_WAR_OFFLOAD */ +#endif /* CONFIG_WOWLAN */ + +#ifdef CONFIG_LPS_POFF + rtw_hal_set_hwreg(padapter, HW_VAR_LPS_POFF_INIT, 0); +#endif + +#ifdef CONFIG_LPS_ACK + _rtw_mutex_init(&pwrctrlpriv->lps_ack_mutex); + pwrctrlpriv->lps_ack_status = -1; +#endif /* CONFIG_LPS_ACK */ +} + + +void rtw_free_pwrctrl_priv(PADAPTER adapter) +{ + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(adapter); + +#if defined(CONFIG_CONCURRENT_MODE) + if (!is_primary_adapter(adapter)) + return; +#endif + + + /* _rtw_memset((unsigned char *)pwrctrlpriv, 0, sizeof(struct pwrctrl_priv)); */ + + +#ifdef CONFIG_RESUME_IN_WORKQUEUE + if (pwrctrlpriv->rtw_workqueue) { + flush_workqueue(pwrctrlpriv->rtw_workqueue); + destroy_workqueue(pwrctrlpriv->rtw_workqueue); + } +#endif + +#ifdef CONFIG_LPS_POFF + rtw_hal_set_hwreg(adapter, HW_VAR_LPS_POFF_DEINIT, 0); +#endif + +#ifdef CONFIG_LPS_LCLK + _cancel_workitem_sync(&pwrctrlpriv->cpwm_event); + _cancel_workitem_sync(&pwrctrlpriv->dma_event); + #ifdef CONFIG_LPS_RPWM_TIMER + _cancel_workitem_sync(&pwrctrlpriv->rpwmtimeoutwi); + #endif +#endif /* CONFIG_LPS_LCLK */ + +#ifdef CONFIG_LPS_PG + rsvd_page_cache_free(&pwrctrlpriv->lpspg_info); + #ifdef CONFIG_RTL8822C + rsvd_page_cache_free(&pwrctrlpriv->lpspg_dpk_info); + rsvd_page_cache_free(&pwrctrlpriv->lpspg_iqk_info); + #endif +#endif + +#ifdef CONFIG_WOWLAN +#ifdef CONFIG_PNO_SUPPORT + if (pwrctrlpriv->pnlo_info != NULL) + printk("****** pnlo_info memory leak********\n"); + + if (pwrctrlpriv->pscan_info != NULL) + printk("****** pscan_info memory leak********\n"); + + if (pwrctrlpriv->pno_ssid_list != NULL) + printk("****** pno_ssid_list memory leak********\n"); +#endif +#ifdef CONFIG_WOW_PATTERN_HW_CAM + _rtw_mutex_free(&pwrctrlpriv->wowlan_pattern_cam_mutex); +#endif + +#endif /* CONFIG_WOWLAN */ + +#if defined(CONFIG_HAS_EARLYSUSPEND) || defined(CONFIG_ANDROID_POWER) + rtw_unregister_early_suspend(pwrctrlpriv); +#endif /* CONFIG_HAS_EARLYSUSPEND || CONFIG_ANDROID_POWER */ + + _free_pwrlock(&pwrctrlpriv->lock); + _free_pwrlock(&pwrctrlpriv->check_32k_lock); + +#ifdef CONFIG_LPS_ACK + _rtw_mutex_free(&pwrctrlpriv->lps_ack_mutex); +#endif /* CONFIG_LPS_ACK */ +} + +#ifdef CONFIG_RESUME_IN_WORKQUEUE +extern int rtw_resume_process(_adapter *padapter); + +static void resume_workitem_callback(struct work_struct *work) +{ + struct pwrctrl_priv *pwrpriv = container_of(work, struct pwrctrl_priv, resume_work); + struct dvobj_priv *dvobj = pwrctl_to_dvobj(pwrpriv); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + + RTW_INFO("%s\n", __FUNCTION__); + + rtw_resume_process(adapter); + + rtw_resume_unlock_suspend(); +} + +void rtw_resume_in_workqueue(struct pwrctrl_priv *pwrpriv) +{ + /* accquire system's suspend lock preventing from falliing asleep while resume in workqueue */ + /* rtw_lock_suspend(); */ + + rtw_resume_lock_suspend(); + +#if 1 + queue_work(pwrpriv->rtw_workqueue, &pwrpriv->resume_work); +#else + _set_workitem(&pwrpriv->resume_work); +#endif +} +#endif /* CONFIG_RESUME_IN_WORKQUEUE */ + +#if defined(CONFIG_HAS_EARLYSUSPEND) || defined(CONFIG_ANDROID_POWER) +inline bool rtw_is_earlysuspend_registered(struct pwrctrl_priv *pwrpriv) +{ + return (pwrpriv->early_suspend.suspend) ? _TRUE : _FALSE; +} + +inline bool rtw_is_do_late_resume(struct pwrctrl_priv *pwrpriv) +{ + return (pwrpriv->do_late_resume) ? _TRUE : _FALSE; +} + +inline void rtw_set_do_late_resume(struct pwrctrl_priv *pwrpriv, bool enable) +{ + pwrpriv->do_late_resume = enable; +} +#endif + +#ifdef CONFIG_HAS_EARLYSUSPEND +extern int rtw_resume_process(_adapter *padapter); +static void rtw_early_suspend(struct early_suspend *h) +{ + struct pwrctrl_priv *pwrpriv = container_of(h, struct pwrctrl_priv, early_suspend); + RTW_INFO("%s\n", __FUNCTION__); + + rtw_set_do_late_resume(pwrpriv, _FALSE); +} + +static void rtw_late_resume(struct early_suspend *h) +{ + struct pwrctrl_priv *pwrpriv = container_of(h, struct pwrctrl_priv, early_suspend); + struct dvobj_priv *dvobj = pwrctl_to_dvobj(pwrpriv); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + + RTW_INFO("%s\n", __FUNCTION__); + + if (pwrpriv->do_late_resume) { + rtw_set_do_late_resume(pwrpriv, _FALSE); + rtw_resume_process(adapter); + } +} + +void rtw_register_early_suspend(struct pwrctrl_priv *pwrpriv) +{ + RTW_INFO("%s\n", __FUNCTION__); + + /* jeff: set the early suspend level before blank screen, so we wll do late resume after scree is lit */ + pwrpriv->early_suspend.level = EARLY_SUSPEND_LEVEL_BLANK_SCREEN - 20; + pwrpriv->early_suspend.suspend = rtw_early_suspend; + pwrpriv->early_suspend.resume = rtw_late_resume; + register_early_suspend(&pwrpriv->early_suspend); + + +} + +void rtw_unregister_early_suspend(struct pwrctrl_priv *pwrpriv) +{ + RTW_INFO("%s\n", __FUNCTION__); + + rtw_set_do_late_resume(pwrpriv, _FALSE); + + if (pwrpriv->early_suspend.suspend) + unregister_early_suspend(&pwrpriv->early_suspend); + + pwrpriv->early_suspend.suspend = NULL; + pwrpriv->early_suspend.resume = NULL; +} +#endif /* CONFIG_HAS_EARLYSUSPEND */ + +#ifdef CONFIG_ANDROID_POWER +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + extern int rtw_resume_process(PADAPTER padapter); +#endif +static void rtw_early_suspend(android_early_suspend_t *h) +{ + struct pwrctrl_priv *pwrpriv = container_of(h, struct pwrctrl_priv, early_suspend); + RTW_INFO("%s\n", __FUNCTION__); + + rtw_set_do_late_resume(pwrpriv, _FALSE); +} + +static void rtw_late_resume(android_early_suspend_t *h) +{ + struct pwrctrl_priv *pwrpriv = container_of(h, struct pwrctrl_priv, early_suspend); + struct dvobj_priv *dvobj = pwrctl_to_dvobj(pwrpriv); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + + RTW_INFO("%s\n", __FUNCTION__); + if (pwrpriv->do_late_resume) { +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + rtw_set_do_late_resume(pwrpriv, _FALSE); + rtw_resume_process(adapter); +#endif + } +} + +void rtw_register_early_suspend(struct pwrctrl_priv *pwrpriv) +{ + RTW_INFO("%s\n", __FUNCTION__); + + /* jeff: set the early suspend level before blank screen, so we wll do late resume after scree is lit */ + pwrpriv->early_suspend.level = ANDROID_EARLY_SUSPEND_LEVEL_BLANK_SCREEN - 20; + pwrpriv->early_suspend.suspend = rtw_early_suspend; + pwrpriv->early_suspend.resume = rtw_late_resume; + android_register_early_suspend(&pwrpriv->early_suspend); +} + +void rtw_unregister_early_suspend(struct pwrctrl_priv *pwrpriv) +{ + RTW_INFO("%s\n", __FUNCTION__); + + rtw_set_do_late_resume(pwrpriv, _FALSE); + + if (pwrpriv->early_suspend.suspend) + android_unregister_early_suspend(&pwrpriv->early_suspend); + + pwrpriv->early_suspend.suspend = NULL; + pwrpriv->early_suspend.resume = NULL; +} +#endif /* CONFIG_ANDROID_POWER */ + +u8 rtw_interface_ps_func(_adapter *padapter, HAL_INTF_PS_FUNC efunc_id, u8 *val) +{ + u8 bResult = _TRUE; + rtw_hal_intf_ps_func(padapter, efunc_id, val); + + return bResult; +} + + +inline void rtw_set_ips_deny(_adapter *padapter, u32 ms) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + pwrpriv->ips_deny_time = rtw_get_current_time() + rtw_ms_to_systime(ms); +} + +/* +* rtw_pwr_wakeup - Wake the NIC up from: 1)IPS. 2)USB autosuspend +* @adapter: pointer to _adapter structure +* @ips_deffer_ms: the ms wiil prevent from falling into IPS after wakeup +* Return _SUCCESS or _FAIL +*/ + +int _rtw_pwr_wakeup(_adapter *padapter, u32 ips_deffer_ms, const char *caller) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + struct mlme_priv *pmlmepriv; + int ret = _SUCCESS; + systime start = rtw_get_current_time(); + + /*RTW_INFO(FUNC_ADPT_FMT "===>\n", FUNC_ADPT_ARG(padapter));*/ + /* for LPS */ + LeaveAllPowerSaveMode(padapter); + + /* IPS still bound with primary adapter */ + padapter = GET_PRIMARY_ADAPTER(padapter); + pmlmepriv = &padapter->mlmepriv; + + if (rtw_time_after(rtw_get_current_time() + rtw_ms_to_systime(ips_deffer_ms), pwrpriv->ips_deny_time)) + pwrpriv->ips_deny_time = rtw_get_current_time() + rtw_ms_to_systime(ips_deffer_ms); + + + if (pwrpriv->ps_processing) { + RTW_INFO("%s wait ps_processing...\n", __func__); + while (pwrpriv->ps_processing && rtw_get_passing_time_ms(start) <= 3000) + rtw_msleep_os(10); + if (pwrpriv->ps_processing) + RTW_INFO("%s wait ps_processing timeout\n", __func__); + else + RTW_INFO("%s wait ps_processing done\n", __func__); + } + +#ifdef DBG_CONFIG_ERROR_DETECT + if (rtw_hal_sreset_inprogress(padapter)) { + RTW_INFO("%s wait sreset_inprogress...\n", __func__); + while (rtw_hal_sreset_inprogress(padapter) && rtw_get_passing_time_ms(start) <= 4000) + rtw_msleep_os(10); + if (rtw_hal_sreset_inprogress(padapter)) + RTW_INFO("%s wait sreset_inprogress timeout\n", __func__); + else + RTW_INFO("%s wait sreset_inprogress done\n", __func__); + } +#endif + + if (pwrpriv->bInSuspend) { + RTW_INFO("%s wait bInSuspend...\n", __func__); + while (pwrpriv->bInSuspend + && ((rtw_get_passing_time_ms(start) <= 3000 && !rtw_is_do_late_resume(pwrpriv)) + || (rtw_get_passing_time_ms(start) <= 500 && rtw_is_do_late_resume(pwrpriv))) + ) + rtw_msleep_os(10); + if (pwrpriv->bInSuspend) + RTW_INFO("%s wait bInSuspend timeout\n", __func__); + else + RTW_INFO("%s wait bInSuspend done\n", __func__); + } + + /* System suspend is not allowed to wakeup */ + if (_TRUE == pwrpriv->bInSuspend) { + ret = _FAIL; + goto exit; + } + /* I think this should be check in IPS, LPS, autosuspend functions... */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + ret = _SUCCESS; + goto exit; + } + + if (rf_off == pwrpriv->rf_pwrstate) { + +#ifdef CONFIG_IPS + RTW_INFO("%s call ips_leave....\n", __FUNCTION__); + if (_FAIL == ips_leave(padapter)) { + RTW_INFO("======> ips_leave fail.............\n"); + ret = _FAIL; + goto exit; + } +#endif + + } + + /* TODO: the following checking need to be merged... */ + if (rtw_is_drv_stopped(padapter) + || !padapter->bup + || !rtw_is_hw_init_completed(padapter) + ) { + RTW_INFO("%s: bDriverStopped=%s, bup=%d, hw_init_completed=%u\n" + , caller + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , padapter->bup + , rtw_get_hw_init_completed(padapter)); + ret = _FALSE; + goto exit; + } + +exit: + if (rtw_time_after(rtw_get_current_time() + rtw_ms_to_systime(ips_deffer_ms), pwrpriv->ips_deny_time)) + pwrpriv->ips_deny_time = rtw_get_current_time() + rtw_ms_to_systime(ips_deffer_ms); + /*RTW_INFO(FUNC_ADPT_FMT "<===\n", FUNC_ADPT_ARG(padapter));*/ + return ret; + +} + +int rtw_pm_set_lps(_adapter *padapter, u8 mode) +{ + int ret = 0; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + if (mode < PS_MODE_NUM) { + if (pwrctrlpriv->power_mgnt != mode) { + if (PS_MODE_ACTIVE == mode) + LeaveAllPowerSaveMode(padapter); + else + pwrctrlpriv->LpsIdleCount = 2; + pwrctrlpriv->power_mgnt = mode; + pwrctrlpriv->bLeisurePs = (PS_MODE_ACTIVE != pwrctrlpriv->power_mgnt) ? _TRUE : _FALSE; + } + } else + ret = -EINVAL; + + return ret; +} + +int rtw_pm_set_lps_level(_adapter *padapter, u8 level) +{ + int ret = 0; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + if (level < LPS_LEVEL_MAX) { + if (pwrctrlpriv->lps_level != level) { + #ifdef CONFIG_LPS + if (rtw_lps_ctrl_leave_set_level_cmd(padapter, level, RTW_CMDF_WAIT_ACK) != _SUCCESS) + #endif + pwrctrlpriv->lps_level = level; + } + } else + ret = -EINVAL; + + return ret; +} + +#ifdef CONFIG_LPS_1T1R +int rtw_pm_set_lps_1t1r(_adapter *padapter, u8 en) +{ + int ret = 0; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + en = en ? 1 : 0; + if (pwrctrlpriv->lps_1t1r != en) { + if (rtw_lps_ctrl_leave_set_1t1r_cmd(padapter, en, RTW_CMDF_WAIT_ACK) != _SUCCESS) + pwrctrlpriv->lps_1t1r = en; + } + + return ret; +} +#endif + +inline void rtw_set_lps_deny(_adapter *adapter, u32 ms) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + pwrpriv->lps_deny_time = rtw_get_current_time() + rtw_ms_to_systime(ms); +} + +#ifdef CONFIG_WOWLAN +int rtw_pm_set_wow_lps(_adapter *padapter, u8 mode) +{ + int ret = 0; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + if (mode < PS_MODE_NUM) { + if (pwrctrlpriv->wowlan_power_mgmt != mode) + pwrctrlpriv->wowlan_power_mgmt = mode; + } else + ret = -EINVAL; + + return ret; +} +int rtw_pm_set_wow_lps_level(_adapter *padapter, u8 level) +{ + int ret = 0; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + if (level < LPS_LEVEL_MAX) + pwrctrlpriv->wowlan_lps_level = level; + else + ret = -EINVAL; + + return ret; +} + +#ifdef CONFIG_LPS_1T1R +int rtw_pm_set_wow_lps_1t1r(_adapter *padapter, u8 en) +{ + int ret = 0; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + en = en ? 1 : 0; + pwrctrlpriv->wowlan_lps_1t1r = en; + + return ret; +} +#endif /* CONFIG_LPS_1T1R */ +#endif /* CONFIG_WOWLAN */ + +int rtw_pm_set_ips(_adapter *padapter, u8 mode) +{ + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + if (mode == IPS_NORMAL || mode == IPS_LEVEL_2) { + rtw_ips_mode_req(pwrctrlpriv, mode); + RTW_INFO("%s %s\n", __FUNCTION__, mode == IPS_NORMAL ? "IPS_NORMAL" : "IPS_LEVEL_2"); + return 0; + } else if (mode == IPS_NONE) { + rtw_ips_mode_req(pwrctrlpriv, mode); + RTW_INFO("%s %s\n", __FUNCTION__, "IPS_NONE"); + if (!rtw_is_surprise_removed(padapter) && (_FAIL == rtw_pwr_wakeup(padapter))) + return -EFAULT; + } else + return -EINVAL; + return 0; +} + +/* + * ATTENTION: + * This function will request pwrctrl LOCK! + */ +void rtw_ps_deny(PADAPTER padapter, PS_DENY_REASON reason) +{ + struct pwrctrl_priv *pwrpriv; + + /* RTW_INFO("+" FUNC_ADPT_FMT ": Request PS deny for %d (0x%08X)\n", + * FUNC_ADPT_ARG(padapter), reason, BIT(reason)); */ + + pwrpriv = adapter_to_pwrctl(padapter); + + _enter_pwrlock(&pwrpriv->lock); + if (pwrpriv->ps_deny & BIT(reason)) { + RTW_INFO(FUNC_ADPT_FMT ": [WARNING] Reason %d had been set before!!\n", + FUNC_ADPT_ARG(padapter), reason); + } + pwrpriv->ps_deny |= BIT(reason); + _exit_pwrlock(&pwrpriv->lock); + + /* RTW_INFO("-" FUNC_ADPT_FMT ": Now PS deny for 0x%08X\n", + * FUNC_ADPT_ARG(padapter), pwrpriv->ps_deny); */ +} + +/* + * ATTENTION: + * This function will request pwrctrl LOCK! + */ +void rtw_ps_deny_cancel(PADAPTER padapter, PS_DENY_REASON reason) +{ + struct pwrctrl_priv *pwrpriv; + + + /* RTW_INFO("+" FUNC_ADPT_FMT ": Cancel PS deny for %d(0x%08X)\n", + * FUNC_ADPT_ARG(padapter), reason, BIT(reason)); */ + + pwrpriv = adapter_to_pwrctl(padapter); + + _enter_pwrlock(&pwrpriv->lock); + if ((pwrpriv->ps_deny & BIT(reason)) == 0) { + RTW_INFO(FUNC_ADPT_FMT ": [ERROR] Reason %d had been canceled before!!\n", + FUNC_ADPT_ARG(padapter), reason); + } + pwrpriv->ps_deny &= ~BIT(reason); + _exit_pwrlock(&pwrpriv->lock); + + /* RTW_INFO("-" FUNC_ADPT_FMT ": Now PS deny for 0x%08X\n", + * FUNC_ADPT_ARG(padapter), pwrpriv->ps_deny); */ +} + +/* + * ATTENTION: + * Before calling this function pwrctrl lock should be occupied already, + * otherwise it may return incorrect value. + */ +u32 rtw_ps_deny_get(PADAPTER padapter) +{ + u32 deny; + + + deny = adapter_to_pwrctl(padapter)->ps_deny; + + return deny; +} + +static void _rtw_ssmps(_adapter *adapter, struct sta_info *sta) +{ + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (MLME_IS_STA(adapter)) { + issue_action_SM_PS_wait_ack(adapter , get_my_bssid(&(pmlmeinfo->network)), + sta->cmn.sm_ps, 3 , 1); + } + else if (MLME_IS_AP(adapter)) { + + } + rtw_phydm_ra_registed(adapter, sta); +} +void rtw_ssmps_enter(_adapter *adapter, struct sta_info *sta) +{ + if (sta->cmn.sm_ps == SM_PS_STATIC) + return; + + RTW_INFO(ADPT_FMT" STA [" MAC_FMT "]\n", ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr)); + + sta->cmn.sm_ps = SM_PS_STATIC; + _rtw_ssmps(adapter, sta); +} +void rtw_ssmps_leave(_adapter *adapter, struct sta_info *sta) +{ + if (sta->cmn.sm_ps == SM_PS_DISABLE) + return; + + RTW_INFO(ADPT_FMT" STA [" MAC_FMT "] \n", ADPT_ARG(adapter), MAC_ARG(sta->cmn.mac_addr)); + sta->cmn.sm_ps = SM_PS_DISABLE; + _rtw_ssmps(adapter, sta); +} + diff --git a/core/rtw_recv.c b/core/rtw_recv.c new file mode 100755 index 0000000..1c80a66 --- /dev/null +++ b/core/rtw_recv.c @@ -0,0 +1,4951 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_RECV_C_ + +#include +#include + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS +static void rtw_signal_stat_timer_hdl(void *ctx); + +enum { + SIGNAL_STAT_CALC_PROFILE_0 = 0, + SIGNAL_STAT_CALC_PROFILE_1, + SIGNAL_STAT_CALC_PROFILE_2, + SIGNAL_STAT_CALC_PROFILE_MAX +}; + +u8 signal_stat_calc_profile[SIGNAL_STAT_CALC_PROFILE_MAX][3] = { + {4, 1}, /* Profile 0 => pre_stat : curr_stat = 4 : 1 */ + {3, 7}, /* Profile 1 => pre_stat : curr_stat = 3 : 7 */ + {0, 10} /* Profile 2 => pre_stat : curr_stat = 0 : 10 */ +}; + +#ifndef RTW_SIGNAL_STATE_CALC_PROFILE + #define RTW_SIGNAL_STATE_CALC_PROFILE SIGNAL_STAT_CALC_PROFILE_1 +#endif + +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + +u8 rtw_bridge_tunnel_header[] = { 0xaa, 0xaa, 0x03, 0x00, 0x00, 0xf8 }; +u8 rtw_rfc1042_header[] = { 0xaa, 0xaa, 0x03, 0x00, 0x00, 0x00 }; +static u8 SNAP_ETH_TYPE_IPX[2] = {0x81, 0x37}; +static u8 SNAP_ETH_TYPE_APPLETALK_AARP[2] = {0x80, 0xf3}; +#ifdef CONFIG_TDLS +static u8 SNAP_ETH_TYPE_TDLS[2] = {0x89, 0x0d}; +#endif + +void _rtw_init_sta_recv_priv(struct sta_recv_priv *psta_recvpriv) +{ + + + + _rtw_memset((u8 *)psta_recvpriv, 0, sizeof(struct sta_recv_priv)); + + _rtw_spinlock_init(&psta_recvpriv->lock); + + /* for(i=0; iblk_strms[i]); */ + + _rtw_init_queue(&psta_recvpriv->defrag_q); + + +} + +sint _rtw_init_recv_priv(struct recv_priv *precvpriv, _adapter *padapter) +{ + sint i; + + union recv_frame *precvframe; + sint res = _SUCCESS; + + + /* We don't need to memset padapter->XXX to zero, because adapter is allocated by rtw_zvmalloc(). */ + /* _rtw_memset((unsigned char *)precvpriv, 0, sizeof (struct recv_priv)); */ + + _rtw_spinlock_init(&precvpriv->lock); + +#ifdef CONFIG_RECV_THREAD_MODE + _rtw_init_sema(&precvpriv->recv_sema, 0); + +#endif + + _rtw_init_queue(&precvpriv->free_recv_queue); + _rtw_init_queue(&precvpriv->recv_pending_queue); + _rtw_init_queue(&precvpriv->uc_swdec_pending_queue); + + precvpriv->adapter = padapter; + + precvpriv->free_recvframe_cnt = NR_RECVFRAME; + + precvpriv->sink_udpport = 0; + precvpriv->pre_rtp_rxseq = 0; + precvpriv->cur_rtp_rxseq = 0; + +#ifdef DBG_RX_SIGNAL_DISPLAY_RAW_DATA + precvpriv->store_law_data_flag = 1; +#else + precvpriv->store_law_data_flag = 0; +#endif + + rtw_os_recv_resource_init(precvpriv, padapter); + + precvpriv->pallocated_frame_buf = rtw_zvmalloc(NR_RECVFRAME * sizeof(union recv_frame) + RXFRAME_ALIGN_SZ); + + if (precvpriv->pallocated_frame_buf == NULL) { + res = _FAIL; + goto exit; + } + /* _rtw_memset(precvpriv->pallocated_frame_buf, 0, NR_RECVFRAME * sizeof(union recv_frame) + RXFRAME_ALIGN_SZ); */ + + precvpriv->precv_frame_buf = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(precvpriv->pallocated_frame_buf), RXFRAME_ALIGN_SZ); + /* precvpriv->precv_frame_buf = precvpriv->pallocated_frame_buf + RXFRAME_ALIGN_SZ - */ + /* ((SIZE_PTR) (precvpriv->pallocated_frame_buf) &(RXFRAME_ALIGN_SZ-1)); */ + + precvframe = (union recv_frame *) precvpriv->precv_frame_buf; + + + for (i = 0; i < NR_RECVFRAME ; i++) { + _rtw_init_listhead(&(precvframe->u.list)); + + rtw_list_insert_tail(&(precvframe->u.list), &(precvpriv->free_recv_queue.queue)); + + rtw_os_recv_resource_alloc(padapter, precvframe); + + precvframe->u.hdr.len = 0; + + precvframe->u.hdr.adapter = padapter; + precvframe++; + + } + +#ifdef CONFIG_USB_HCI + + ATOMIC_SET(&(precvpriv->rx_pending_cnt), 1); + + _rtw_init_sema(&precvpriv->allrxreturnevt, 0); + +#endif + + res = rtw_hal_init_recv_priv(padapter); + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + rtw_init_timer(&precvpriv->signal_stat_timer, padapter, rtw_signal_stat_timer_hdl, padapter); + + precvpriv->signal_stat_sampling_interval = 2000; /* ms */ + /* precvpriv->signal_stat_converging_constant = 5000; */ /* ms */ + + rtw_set_signal_stat_timer(precvpriv); +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + +exit: + + + return res; + +} + +void rtw_mfree_recv_priv_lock(struct recv_priv *precvpriv); +void rtw_mfree_recv_priv_lock(struct recv_priv *precvpriv) +{ + _rtw_spinlock_free(&precvpriv->lock); +#ifdef CONFIG_RECV_THREAD_MODE + _rtw_free_sema(&precvpriv->recv_sema); +#endif + + _rtw_spinlock_free(&precvpriv->free_recv_queue.lock); + _rtw_spinlock_free(&precvpriv->recv_pending_queue.lock); + + _rtw_spinlock_free(&precvpriv->free_recv_buf_queue.lock); + +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + _rtw_spinlock_free(&precvpriv->recv_buf_pending_queue.lock); +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_RX */ +} + +void _rtw_free_recv_priv(struct recv_priv *precvpriv) +{ + _adapter *padapter = precvpriv->adapter; + + + rtw_free_uc_swdec_pending_queue(padapter); + + rtw_mfree_recv_priv_lock(precvpriv); + + rtw_os_recv_resource_free(precvpriv); + + if (precvpriv->pallocated_frame_buf) + rtw_vmfree(precvpriv->pallocated_frame_buf, NR_RECVFRAME * sizeof(union recv_frame) + RXFRAME_ALIGN_SZ); + + rtw_hal_free_recv_priv(padapter); + + +} + +bool rtw_rframe_del_wfd_ie(union recv_frame *rframe, u8 ies_offset) +{ +#define DBG_RFRAME_DEL_WFD_IE 0 + u8 *ies = rframe->u.hdr.rx_data + sizeof(struct rtw_ieee80211_hdr_3addr) + ies_offset; + uint ies_len_ori = rframe->u.hdr.len - (ies - rframe->u.hdr.rx_data); + uint ies_len; + + ies_len = rtw_del_wfd_ie(ies, ies_len_ori, DBG_RFRAME_DEL_WFD_IE ? __func__ : NULL); + rframe->u.hdr.len -= ies_len_ori - ies_len; + + return ies_len_ori != ies_len; +} + +union recv_frame *_rtw_alloc_recvframe(_queue *pfree_recv_queue) +{ + + union recv_frame *precvframe; + _list *plist, *phead; + _adapter *padapter; + struct recv_priv *precvpriv; + + if (_rtw_queue_empty(pfree_recv_queue) == _TRUE) + precvframe = NULL; + else { + phead = get_list_head(pfree_recv_queue); + + plist = get_next(phead); + + precvframe = LIST_CONTAINOR(plist, union recv_frame, u); + + rtw_list_delete(&precvframe->u.hdr.list); + padapter = precvframe->u.hdr.adapter; + if (padapter != NULL) { + precvpriv = &padapter->recvpriv; + if (pfree_recv_queue == &precvpriv->free_recv_queue) + precvpriv->free_recvframe_cnt--; + } + } + + + return precvframe; + +} + +union recv_frame *rtw_alloc_recvframe(_queue *pfree_recv_queue) +{ + _irqL irqL; + union recv_frame *precvframe; + + _enter_critical_bh(&pfree_recv_queue->lock, &irqL); + + precvframe = _rtw_alloc_recvframe(pfree_recv_queue); + + _exit_critical_bh(&pfree_recv_queue->lock, &irqL); + + return precvframe; +} + +void rtw_init_recvframe(union recv_frame *precvframe, struct recv_priv *precvpriv) +{ + /* Perry: This can be removed */ + _rtw_init_listhead(&precvframe->u.hdr.list); + + precvframe->u.hdr.len = 0; +} + +int rtw_free_recvframe(union recv_frame *precvframe, _queue *pfree_recv_queue) +{ + _irqL irqL; + _adapter *padapter = precvframe->u.hdr.adapter; + struct recv_priv *precvpriv = &padapter->recvpriv; + + +#ifdef CONFIG_CONCURRENT_MODE + padapter = GET_PRIMARY_ADAPTER(padapter); + precvpriv = &padapter->recvpriv; + pfree_recv_queue = &precvpriv->free_recv_queue; + precvframe->u.hdr.adapter = padapter; +#endif + + + rtw_os_free_recvframe(precvframe); + + + _enter_critical_bh(&pfree_recv_queue->lock, &irqL); + + rtw_list_delete(&(precvframe->u.hdr.list)); + + precvframe->u.hdr.len = 0; + precvframe->u.hdr.attrib.phy_info.physts_rpt_valid = _FALSE; + + rtw_list_insert_tail(&(precvframe->u.hdr.list), get_list_head(pfree_recv_queue)); + + if (padapter != NULL) { + if (pfree_recv_queue == &precvpriv->free_recv_queue) + precvpriv->free_recvframe_cnt++; + } + + _exit_critical_bh(&pfree_recv_queue->lock, &irqL); + + + return _SUCCESS; + +} + + + + +sint _rtw_enqueue_recvframe(union recv_frame *precvframe, _queue *queue) +{ + + _adapter *padapter = precvframe->u.hdr.adapter; + struct recv_priv *precvpriv = &padapter->recvpriv; + + + /* _rtw_init_listhead(&(precvframe->u.hdr.list)); */ + rtw_list_delete(&(precvframe->u.hdr.list)); + + + rtw_list_insert_tail(&(precvframe->u.hdr.list), get_list_head(queue)); + + if (padapter != NULL) { + if (queue == &precvpriv->free_recv_queue) + precvpriv->free_recvframe_cnt++; + } + + + return _SUCCESS; +} + +sint rtw_enqueue_recvframe(union recv_frame *precvframe, _queue *queue) +{ + sint ret; + _irqL irqL; + + /* _spinlock(&pfree_recv_queue->lock); */ + _enter_critical_bh(&queue->lock, &irqL); + ret = _rtw_enqueue_recvframe(precvframe, queue); + /* _rtw_spinunlock(&pfree_recv_queue->lock); */ + _exit_critical_bh(&queue->lock, &irqL); + + return ret; +} + +/* +sint rtw_enqueue_recvframe(union recv_frame *precvframe, _queue *queue) +{ + return rtw_free_recvframe(precvframe, queue); +} +*/ + + + + +/* +caller : defrag ; recvframe_chk_defrag in recv_thread (passive) +pframequeue: defrag_queue : will be accessed in recv_thread (passive) + +using spinlock to protect + +*/ + +void rtw_free_recvframe_queue(_queue *pframequeue, _queue *pfree_recv_queue) +{ + union recv_frame *precvframe; + _list *plist, *phead; + + _rtw_spinlock(&pframequeue->lock); + + phead = get_list_head(pframequeue); + plist = get_next(phead); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + precvframe = LIST_CONTAINOR(plist, union recv_frame, u); + + plist = get_next(plist); + + /* rtw_list_delete(&precvframe->u.hdr.list); */ /* will do this in rtw_free_recvframe() */ + + rtw_free_recvframe(precvframe, pfree_recv_queue); + } + + _rtw_spinunlock(&pframequeue->lock); + + +} + +u32 rtw_free_uc_swdec_pending_queue(_adapter *adapter) +{ + u32 cnt = 0; + union recv_frame *pending_frame; + while ((pending_frame = rtw_alloc_recvframe(&adapter->recvpriv.uc_swdec_pending_queue))) { + rtw_free_recvframe(pending_frame, &adapter->recvpriv.free_recv_queue); + cnt++; + } + + if (cnt) + RTW_INFO(FUNC_ADPT_FMT" dequeue %d\n", FUNC_ADPT_ARG(adapter), cnt); + + return cnt; +} + + +sint rtw_enqueue_recvbuf_to_head(struct recv_buf *precvbuf, _queue *queue) +{ + _irqL irqL; + + _enter_critical_bh(&queue->lock, &irqL); + + rtw_list_delete(&precvbuf->list); + rtw_list_insert_head(&precvbuf->list, get_list_head(queue)); + + _exit_critical_bh(&queue->lock, &irqL); + + return _SUCCESS; +} + +sint rtw_enqueue_recvbuf(struct recv_buf *precvbuf, _queue *queue) +{ + _irqL irqL; +#ifdef CONFIG_SDIO_HCI + _enter_critical_bh(&queue->lock, &irqL); +#else + _enter_critical_ex(&queue->lock, &irqL); +#endif/*#ifdef CONFIG_SDIO_HCI*/ + + rtw_list_delete(&precvbuf->list); + + rtw_list_insert_tail(&precvbuf->list, get_list_head(queue)); +#ifdef CONFIG_SDIO_HCI + _exit_critical_bh(&queue->lock, &irqL); +#else + _exit_critical_ex(&queue->lock, &irqL); +#endif/*#ifdef CONFIG_SDIO_HCI*/ + return _SUCCESS; + +} + +struct recv_buf *rtw_dequeue_recvbuf(_queue *queue) +{ + _irqL irqL; + struct recv_buf *precvbuf; + _list *plist, *phead; + +#ifdef CONFIG_SDIO_HCI + _enter_critical_bh(&queue->lock, &irqL); +#else + _enter_critical_ex(&queue->lock, &irqL); +#endif/*#ifdef CONFIG_SDIO_HCI*/ + + if (_rtw_queue_empty(queue) == _TRUE) + precvbuf = NULL; + else { + phead = get_list_head(queue); + + plist = get_next(phead); + + precvbuf = LIST_CONTAINOR(plist, struct recv_buf, list); + + rtw_list_delete(&precvbuf->list); + + } + +#ifdef CONFIG_SDIO_HCI + _exit_critical_bh(&queue->lock, &irqL); +#else + _exit_critical_ex(&queue->lock, &irqL); +#endif/*#ifdef CONFIG_SDIO_HCI*/ + + return precvbuf; + +} + +sint recvframe_chkmic(_adapter *adapter, union recv_frame *precvframe); +sint recvframe_chkmic(_adapter *adapter, union recv_frame *precvframe) +{ + + sint i, res = _SUCCESS; + u32 datalen; + u8 miccode[8]; + u8 bmic_err = _FALSE, brpt_micerror = _TRUE; + u8 *pframe, *payload, *pframemic; + u8 *mickey; + /* u8 *iv,rxdata_key_idx=0; */ + struct sta_info *stainfo; + struct rx_pkt_attrib *prxattrib = &precvframe->u.hdr.attrib; + struct security_priv *psecuritypriv = &adapter->securitypriv; + + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + stainfo = rtw_get_stainfo(&adapter->stapriv , &prxattrib->ta[0]); + + if (prxattrib->encrypt == _TKIP_) { + + /* calculate mic code */ + if (stainfo != NULL) { + if (IS_MCAST(prxattrib->ra)) { + /* mickey=&psecuritypriv->dot118021XGrprxmickey.skey[0]; */ + /* iv = precvframe->u.hdr.rx_data+prxattrib->hdrlen; */ + /* rxdata_key_idx =( ((iv[3])>>6)&0x3) ; */ + mickey = &psecuritypriv->dot118021XGrprxmickey[prxattrib->key_index].skey[0]; + + /* RTW_INFO("\n recvframe_chkmic: bcmc key psecuritypriv->dot118021XGrpKeyid(%d),pmlmeinfo->key_index(%d) ,recv key_id(%d)\n", */ + /* psecuritypriv->dot118021XGrpKeyid,pmlmeinfo->key_index,rxdata_key_idx); */ + + if (psecuritypriv->binstallGrpkey == _FALSE) { + res = _FAIL; + RTW_INFO("\n recvframe_chkmic:didn't install group key!!!!!!!!!!\n"); + goto exit; + } + } else { + mickey = &stainfo->dot11tkiprxmickey.skey[0]; + } + + datalen = precvframe->u.hdr.len - prxattrib->hdrlen - prxattrib->iv_len - prxattrib->icv_len - 8; /* icv_len included the mic code */ + pframe = precvframe->u.hdr.rx_data; + payload = pframe + prxattrib->hdrlen + prxattrib->iv_len; + + + /* rtw_seccalctkipmic(&stainfo->dot11tkiprxmickey.skey[0],pframe,payload, datalen ,&miccode[0],(unsigned char)prxattrib->priority); */ /* care the length of the data */ + + rtw_seccalctkipmic(mickey, pframe, payload, datalen , &miccode[0], (unsigned char)prxattrib->priority); /* care the length of the data */ + + pframemic = payload + datalen; + + bmic_err = _FALSE; + + for (i = 0; i < 8; i++) { + if (miccode[i] != *(pframemic + i)) { + bmic_err = _TRUE; + } + } + + + if (bmic_err == _TRUE) { + + + + /* double check key_index for some timing issue , */ + /* cannot compare with psecuritypriv->dot118021XGrpKeyid also cause timing issue */ + if ((IS_MCAST(prxattrib->ra) == _TRUE) && (prxattrib->key_index != pmlmeinfo->key_index)) + brpt_micerror = _FALSE; + + if ((prxattrib->bdecrypted == _TRUE) && (brpt_micerror == _TRUE)) { + rtw_handle_tkip_mic_err(adapter, stainfo, (u8)IS_MCAST(prxattrib->ra)); + RTW_INFO(" mic error :prxattrib->bdecrypted=%d\n", prxattrib->bdecrypted); + } else { + RTW_INFO(" mic error :prxattrib->bdecrypted=%d\n", prxattrib->bdecrypted); + } + + res = _FAIL; + + } else { + /* mic checked ok */ + if ((psecuritypriv->bcheck_grpkey == _FALSE) && (IS_MCAST(prxattrib->ra) == _TRUE)) { + psecuritypriv->bcheck_grpkey = _TRUE; + } + } + + } + + recvframe_pull_tail(precvframe, 8); + + } + +exit: + + + return res; + +} + +/*#define DBG_RX_SW_DECRYPTOR*/ + +/* decrypt and set the ivlen,icvlen of the recv_frame */ +union recv_frame *decryptor(_adapter *padapter, union recv_frame *precv_frame); +union recv_frame *decryptor(_adapter *padapter, union recv_frame *precv_frame) +{ + + struct rx_pkt_attrib *prxattrib = &precv_frame->u.hdr.attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + union recv_frame *return_packet = precv_frame; + u32 res = _SUCCESS; + + + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt); + + + if (prxattrib->encrypt > 0) { + u8 *iv = precv_frame->u.hdr.rx_data + prxattrib->hdrlen; + prxattrib->key_index = (((iv[3]) >> 6) & 0x3) ; + + if (prxattrib->key_index > WEP_KEYS) { + RTW_INFO("prxattrib->key_index(%d) > WEP_KEYS\n", prxattrib->key_index); + + switch (prxattrib->encrypt) { + case _WEP40_: + case _WEP104_: + prxattrib->key_index = psecuritypriv->dot11PrivacyKeyIndex; + break; + case _TKIP_: + case _AES_: + case _GCMP_: + case _GCMP_256_: + case _CCMP_256_: + default: + prxattrib->key_index = psecuritypriv->dot118021XGrpKeyid; + break; + } + } + } + + if (prxattrib->encrypt && !prxattrib->bdecrypted) { + if (GetFrameType(get_recvframe_data(precv_frame)) == WIFI_DATA + #ifdef CONFIG_CONCURRENT_MODE + && !IS_MCAST(prxattrib->ra) /* bc/mc packets may use sw decryption for concurrent mode */ + #endif + ) + psecuritypriv->hw_decrypted = _FALSE; + +#ifdef DBG_RX_SW_DECRYPTOR + RTW_INFO(ADPT_FMT" - sec_type:%s DO SW decryption\n", + ADPT_ARG(padapter), security_type_str(prxattrib->encrypt)); +#endif + +#ifdef DBG_RX_DECRYPTOR + RTW_INFO("[%s] %d:prxstat->bdecrypted:%d, prxattrib->encrypt:%d, Setting psecuritypriv->hw_decrypted = %d\n", + __FUNCTION__, + __LINE__, + prxattrib->bdecrypted, + prxattrib->encrypt, + psecuritypriv->hw_decrypted); +#endif + + switch (prxattrib->encrypt) { + case _WEP40_: + case _WEP104_: + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt_wep); + rtw_wep_decrypt(padapter, (u8 *)precv_frame); + break; + case _TKIP_: + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt_tkip); + res = rtw_tkip_decrypt(padapter, (u8 *)precv_frame); + break; + case _AES_: + case _CCMP_256_: + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt_aes); + res = rtw_aes_decrypt(padapter, (u8 *)precv_frame); + break; + case _GCMP_: + case _GCMP_256_: + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt_gcmp); + res = rtw_gcmp_decrypt(padapter, (u8 *)precv_frame); + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt_wapi); + rtw_sms4_decrypt(padapter, (u8 *)precv_frame); + break; +#endif + default: + break; + } + } else if (prxattrib->bdecrypted == 1 + && prxattrib->encrypt > 0 + && (psecuritypriv->busetkipkey == 1 || prxattrib->encrypt != _TKIP_) + ) { +#if 0 + if ((prxstat->icv == 1) && (prxattrib->encrypt != _AES_)) { + psecuritypriv->hw_decrypted = _FALSE; + + + rtw_free_recvframe(precv_frame, &padapter->recvpriv.free_recv_queue); + + return_packet = NULL; + + } else +#endif + { + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt_hw); + + psecuritypriv->hw_decrypted = _TRUE; +#ifdef DBG_RX_DECRYPTOR + RTW_INFO("[%s] %d:prxstat->bdecrypted:%d, prxattrib->encrypt:%d, Setting psecuritypriv->hw_decrypted = %d\n", + __FUNCTION__, + __LINE__, + prxattrib->bdecrypted, + prxattrib->encrypt, + psecuritypriv->hw_decrypted); + +#endif + } + } else { + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt_unknown); +#ifdef DBG_RX_DECRYPTOR + RTW_INFO("[%s] %d:prxstat->bdecrypted:%d, prxattrib->encrypt:%d, Setting psecuritypriv->hw_decrypted = %d\n", + __FUNCTION__, + __LINE__, + prxattrib->bdecrypted, + prxattrib->encrypt, + psecuritypriv->hw_decrypted); +#endif + } + + #ifdef CONFIG_RTW_MESH + if (res != _FAIL + && !prxattrib->amsdu + && prxattrib->mesh_ctrl_present) + res = rtw_mesh_rx_validate_mctrl_non_amsdu(padapter, precv_frame); + #endif + + if (res == _FAIL) { + rtw_free_recvframe(return_packet, &padapter->recvpriv.free_recv_queue); + return_packet = NULL; + } else + prxattrib->bdecrypted = _TRUE; + /* recvframe_chkmic(adapter, precv_frame); */ /* move to recvframme_defrag function */ + + + return return_packet; + +} +/* ###set the security information in the recv_frame */ +union recv_frame *portctrl(_adapter *adapter, union recv_frame *precv_frame); +union recv_frame *portctrl(_adapter *adapter, union recv_frame *precv_frame) +{ + u8 *psta_addr = NULL; + u8 *ptr; + uint auth_alg; + struct recv_frame_hdr *pfhdr; + struct sta_info *psta; + struct sta_priv *pstapriv ; + union recv_frame *prtnframe; + u16 ether_type = 0; + u16 eapol_type = 0x888e;/* for Funia BD's WPA issue */ + struct rx_pkt_attrib *pattrib; + + + pstapriv = &adapter->stapriv; + + auth_alg = adapter->securitypriv.dot11AuthAlgrthm; + + ptr = get_recvframe_data(precv_frame); + pfhdr = &precv_frame->u.hdr; + pattrib = &pfhdr->attrib; + psta_addr = pattrib->ta; + + prtnframe = NULL; + + psta = rtw_get_stainfo(pstapriv, psta_addr); + + + if (auth_alg == dot11AuthAlgrthm_8021X) { + if ((psta != NULL) && (psta->ieee8021x_blocked)) { + /* blocked */ + /* only accept EAPOL frame */ + + prtnframe = precv_frame; + + /* get ether_type */ + ptr = ptr + pfhdr->attrib.hdrlen + pfhdr->attrib.iv_len + LLC_HEADER_SIZE; + _rtw_memcpy(ðer_type, ptr, 2); + ether_type = ntohs((unsigned short)ether_type); + + if (ether_type == eapol_type) + prtnframe = precv_frame; + else { + /* free this frame */ + rtw_free_recvframe(precv_frame, &adapter->recvpriv.free_recv_queue); + prtnframe = NULL; + } + } else { + /* allowed */ + /* check decryption status, and decrypt the frame if needed */ + + + prtnframe = precv_frame; + /* check is the EAPOL frame or not (Rekey) */ + /* if(ether_type == eapol_type){ */ + /* check Rekey */ + + /* prtnframe=precv_frame; */ + /* } */ + } + } else + prtnframe = precv_frame; + + + return prtnframe; + +} + +/* VALID_PN_CHK + * Return true when PN is legal, otherwise false. + * Legal PN: + * 1. If old PN is 0, any PN is legal + * 2. PN > old PN + */ +#define PN_LESS_CHK(a, b) (((a-b) & 0x800000000000) != 0) +#define VALID_PN_CHK(new, old) (((old) == 0) || PN_LESS_CHK(old, new)) +#define CCMPH_2_KEYID(ch) (((ch) & 0x00000000c0000000) >> 30) +sint recv_ucast_pn_decache(union recv_frame *precv_frame); +sint recv_ucast_pn_decache(union recv_frame *precv_frame) +{ + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct sta_info *sta = precv_frame->u.hdr.psta; + struct stainfo_rxcache *prxcache = &sta->sta_recvpriv.rxcache; + u8 *pdata = precv_frame->u.hdr.rx_data; + sint tid = precv_frame->u.hdr.attrib.priority; + u64 tmp_iv_hdr = 0; + u64 curr_pn = 0, pkt_pn = 0; + + if (tid > 15) + return _FAIL; + + if (pattrib->encrypt == _AES_) { + tmp_iv_hdr = le64_to_cpu(*(u64*)(pdata + pattrib->hdrlen)); + pkt_pn = CCMPH_2_PN(tmp_iv_hdr); + tmp_iv_hdr = le64_to_cpu(*(u64*)prxcache->iv[tid]); + curr_pn = CCMPH_2_PN(tmp_iv_hdr); + + if (!VALID_PN_CHK(pkt_pn, curr_pn)) { + /* return _FAIL; */ + } else { + prxcache->last_tid = tid; + _rtw_memcpy(prxcache->iv[tid], + (pdata + pattrib->hdrlen), + sizeof(prxcache->iv[tid])); + } + } + + return _SUCCESS; +} + +sint recv_bcast_pn_decache(union recv_frame *precv_frame); +sint recv_bcast_pn_decache(union recv_frame *precv_frame) +{ + _adapter *padapter = precv_frame->u.hdr.adapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + u8 *pdata = precv_frame->u.hdr.rx_data; + u64 tmp_iv_hdr = 0; + u64 curr_pn = 0, pkt_pn = 0; + u8 key_id; + + if ((pattrib->encrypt == _AES_) && + (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE)) { + + tmp_iv_hdr = le64_to_cpu(*(u64*)(pdata + pattrib->hdrlen)); + key_id = CCMPH_2_KEYID(tmp_iv_hdr); + pkt_pn = CCMPH_2_PN(tmp_iv_hdr); + + curr_pn = le64_to_cpu(*(u64*)psecuritypriv->iv_seq[key_id]); + curr_pn &= 0x0000ffffffffffff; + + if (!VALID_PN_CHK(pkt_pn, curr_pn)) + return _FAIL; + + *(u64*)psecuritypriv->iv_seq[key_id] = cpu_to_le64(pkt_pn); + } + + return _SUCCESS; +} + +sint recv_decache(union recv_frame *precv_frame) +{ + struct sta_info *psta = precv_frame->u.hdr.psta; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + _adapter *adapter = psta->padapter; + sint tid = pattrib->priority; + u16 seq_ctrl = ((precv_frame->u.hdr.attrib.seq_num & 0xffff) << 4) | + (precv_frame->u.hdr.attrib.frag_num & 0xf); + u16 *prxseq; + + if (tid > 15) + return _FAIL; + + if (pattrib->qos) { + if (IS_MCAST(pattrib->ra)) + prxseq = &psta->sta_recvpriv.bmc_tid_rxseq[tid]; + else + prxseq = &psta->sta_recvpriv.rxcache.tid_rxseq[tid]; + } else { + if (IS_MCAST(pattrib->ra)) { + prxseq = &psta->sta_recvpriv.nonqos_bmc_rxseq; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" nonqos bmc seq_num:%d\n" + , FUNC_ADPT_ARG(adapter), pattrib->seq_num); + #endif + + } else { + prxseq = &psta->sta_recvpriv.nonqos_rxseq; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" nonqos seq_num:%d\n" + , FUNC_ADPT_ARG(adapter), pattrib->seq_num); + #endif + } + } + + if (seq_ctrl == *prxseq) { + /* for non-AMPDU case */ + psta->sta_stats.duplicate_cnt++; + + if (psta->sta_stats.duplicate_cnt % 100 == 0) + RTW_INFO("%s: tid=%u seq=%d frag=%d\n", __func__ + , tid, precv_frame->u.hdr.attrib.seq_num + , precv_frame->u.hdr.attrib.frag_num); + + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" recv_decache _FAIL for sta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr)); + #endif + return _FAIL; + } + *prxseq = seq_ctrl; + + return _SUCCESS; +} + +void process_pwrbit_data(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *psta) +{ +#ifdef CONFIG_AP_MODE + unsigned char pwrbit; + u8 *ptr = precv_frame->u.hdr.rx_data; + + pwrbit = GetPwrMgt(ptr); + + if (pwrbit) { + if (!(psta->state & WIFI_SLEEP_STATE)) { + /* psta->state |= WIFI_SLEEP_STATE; */ + /* rtw_tim_map_set(padapter, pstapriv->sta_dz_bitmap, BIT(psta->cmn.aid)); */ + + stop_sta_xmit(padapter, psta); + /* RTW_INFO_DUMP("to sleep, sta_dz_bitmap=", pstapriv->sta_dz_bitmap, pstapriv->aid_bmp_len); */ + } + } else { + if (psta->state & WIFI_SLEEP_STATE) { + /* psta->state ^= WIFI_SLEEP_STATE; */ + /* rtw_tim_map_clear(padapter, pstapriv->sta_dz_bitmap, BIT(psta->cmn.aid)); */ + + wakeup_sta_to_xmit(padapter, psta); + /* RTW_INFO_DUMP("to wakeup, sta_dz_bitmap=", pstapriv->sta_dz_bitmap, pstapriv->aid_bmp_len); */ + } + } +#endif +} + +void process_wmmps_data(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *psta) +{ +#ifdef CONFIG_AP_MODE + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + +#ifdef CONFIG_TDLS + if (!(psta->tdls_sta_state & TDLS_LINKED_STATE)) { +#endif /* CONFIG_TDLS */ + + if (!psta->qos_option) + return; + + if (!(psta->qos_info & 0xf)) + return; + +#ifdef CONFIG_TDLS + } +#endif /* CONFIG_TDLS */ + + if (psta->state & WIFI_SLEEP_STATE) { + u8 wmmps_ac = 0; + + switch (pattrib->priority) { + case 1: + case 2: + wmmps_ac = psta->uapsd_bk & BIT(1); + break; + case 4: + case 5: + wmmps_ac = psta->uapsd_vi & BIT(1); + break; + case 6: + case 7: + wmmps_ac = psta->uapsd_vo & BIT(1); + break; + case 0: + case 3: + default: + wmmps_ac = psta->uapsd_be & BIT(1); + break; + } + + if (wmmps_ac) { + if (psta->sleepq_ac_len > 0) { + /* process received triggered frame */ + xmit_delivery_enabled_frames(padapter, psta); + } else { + /* issue one qos null frame with More data bit = 0 and the EOSP bit set (=1) */ + issue_qos_nulldata(padapter, psta->cmn.mac_addr, (u16)pattrib->priority, 0, 0, 0); + } + } + + } + + +#endif + +} + +#ifdef CONFIG_TDLS +sint OnTDLS(_adapter *adapter, union recv_frame *precv_frame) +{ + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + sint ret = _SUCCESS; + u8 *paction = get_recvframe_data(precv_frame); + u8 category_field = 1; +#ifdef CONFIG_WFD + u8 WFA_OUI[3] = { 0x50, 0x6f, 0x9a }; +#endif /* CONFIG_WFD */ + struct tdls_info *ptdlsinfo = &(adapter->tdlsinfo); + u8 *ptr = precv_frame->u.hdr.rx_data; + struct sta_priv *pstapriv = &(adapter->stapriv); + struct sta_info *ptdls_sta = NULL; + + /* point to action field */ + paction += pattrib->hdrlen + + pattrib->iv_len + + SNAP_SIZE + + ETH_TYPE_LEN + + PAYLOAD_TYPE_LEN + + category_field; + + RTW_INFO("[TDLS] Recv %s from "MAC_FMT" with SeqNum = %d\n", rtw_tdls_action_txt(*paction), MAC_ARG(pattrib->src), GetSequence(get_recvframe_data(precv_frame))); + + if (hal_chk_wl_func(adapter, WL_FUNC_TDLS) == _FALSE) { + RTW_INFO("Ignore tdls frame since hal doesn't support tdls\n"); + ret = _FAIL; + return ret; + } + + if (rtw_is_tdls_enabled(adapter) == _FALSE) { + RTW_INFO("recv tdls frame, " + "but tdls haven't enabled\n"); + ret = _FAIL; + return ret; + } + + ptdls_sta = rtw_get_stainfo(pstapriv, get_sa(ptr)); + if (ptdls_sta == NULL) { + switch (*paction) { + case TDLS_SETUP_REQUEST: + case TDLS_DISCOVERY_REQUEST: + break; + default: + RTW_INFO("[TDLS] %s - Direct Link Peer = "MAC_FMT" not found for action = %d\n", __func__, MAC_ARG(get_sa(ptr)), *paction); + ret = _FAIL; + goto exit; + } + } + + switch (*paction) { + case TDLS_SETUP_REQUEST: + ret = On_TDLS_Setup_Req(adapter, precv_frame, ptdls_sta); + break; + case TDLS_SETUP_RESPONSE: + ret = On_TDLS_Setup_Rsp(adapter, precv_frame, ptdls_sta); + break; + case TDLS_SETUP_CONFIRM: + ret = On_TDLS_Setup_Cfm(adapter, precv_frame, ptdls_sta); + break; + case TDLS_TEARDOWN: + ret = On_TDLS_Teardown(adapter, precv_frame, ptdls_sta); + break; + case TDLS_DISCOVERY_REQUEST: + ret = On_TDLS_Dis_Req(adapter, precv_frame); + break; + case TDLS_PEER_TRAFFIC_INDICATION: + ret = On_TDLS_Peer_Traffic_Indication(adapter, precv_frame, ptdls_sta); + break; + case TDLS_PEER_TRAFFIC_RESPONSE: + ret = On_TDLS_Peer_Traffic_Rsp(adapter, precv_frame, ptdls_sta); + break; +#ifdef CONFIG_TDLS_CH_SW + case TDLS_CHANNEL_SWITCH_REQUEST: + ret = On_TDLS_Ch_Switch_Req(adapter, precv_frame, ptdls_sta); + break; + case TDLS_CHANNEL_SWITCH_RESPONSE: + ret = On_TDLS_Ch_Switch_Rsp(adapter, precv_frame, ptdls_sta); + break; +#endif +#ifdef CONFIG_WFD + /* First byte of WFA OUI */ + case 0x50: + if (_rtw_memcmp(WFA_OUI, paction, 3)) { + /* Probe request frame */ + if (*(paction + 3) == 0x04) { + /* WFDTDLS: for sigma test, do not setup direct link automatically */ + ptdlsinfo->dev_discovered = _TRUE; + RTW_INFO("recv tunneled probe request frame\n"); + issue_tunneled_probe_rsp(adapter, precv_frame); + } + /* Probe response frame */ + if (*(paction + 3) == 0x05) { + /* WFDTDLS: for sigma test, do not setup direct link automatically */ + ptdlsinfo->dev_discovered = _TRUE; + RTW_INFO("recv tunneled probe response frame\n"); + } + } + break; +#endif /* CONFIG_WFD */ + default: + RTW_INFO("receive TDLS frame %d but not support\n", *paction); + ret = _FAIL; + break; + } + +exit: + return ret; + +} + +sint rtw_tdls_rx_data_validate_hdr( + _adapter *adapter, + union recv_frame *precv_frame, + struct sta_info **psta +) +{ + u8 *ptr = precv_frame->u.hdr.rx_data; + sint ret = _SUCCESS; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct sta_priv *pstapriv = &adapter->stapriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + u8 *mybssid = get_bssid(pmlmepriv); + u8 *myhwaddr = adapter_mac_addr(adapter); + u8 *sta_addr = pattrib->ta; + sint bmcast = IS_MCAST(pattrib->dst); + + struct tdls_info *ptdlsinfo = &adapter->tdlsinfo; +#ifdef CONFIG_TDLS_CH_SW + struct tdls_ch_switch *pchsw_info = &ptdlsinfo->chsw_info; +#endif + struct sta_info *ptdls_sta = NULL; + u8 *psnap_type = ptr + pattrib->hdrlen + pattrib->iv_len + SNAP_SIZE; + /* frame body located after [+2]: ether-type, [+1]: payload type */ + u8 *pframe_body = psnap_type + 2 + 1; + + *psta = ptdls_sta = rtw_get_stainfo(pstapriv, pattrib->ta); + if (ptdls_sta == NULL) { + ret = _FAIL; + goto exit; + } else if (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) { + /* filter packets that SA is myself or multicast or broadcast */ + if (_rtw_memcmp(myhwaddr, pattrib->src, ETH_ALEN)) { + ret = _FAIL; + goto exit; + } + /* da should be for me */ + if ((!_rtw_memcmp(myhwaddr, pattrib->dst, ETH_ALEN)) && (!bmcast)) { + ret = _FAIL; + goto exit; + } + /* check BSSID */ + if (_rtw_memcmp(pattrib->bssid, "\x0\x0\x0\x0\x0\x0", ETH_ALEN) || + _rtw_memcmp(mybssid, "\x0\x0\x0\x0\x0\x0", ETH_ALEN) || + (!_rtw_memcmp(pattrib->bssid, mybssid, ETH_ALEN))) { + ret = _FAIL; + goto exit; + } + +#ifdef CONFIG_TDLS_CH_SW + if (ATOMIC_READ(&pchsw_info->chsw_on) == _TRUE) { + if (adapter->mlmeextpriv.cur_channel != rtw_get_oper_ch(adapter)) { + pchsw_info->ch_sw_state |= TDLS_PEER_AT_OFF_STATE; + if (!(pchsw_info->ch_sw_state & TDLS_CH_SW_INITIATOR_STATE)) + _cancel_timer_ex(&ptdls_sta->ch_sw_timer); + /* On_TDLS_Peer_Traffic_Rsp(adapter, precv_frame); */ + } + } +#endif + + /* process UAPSD tdls sta */ + process_pwrbit_data(adapter, precv_frame, ptdls_sta); + + /* if NULL-frame, check pwrbit */ + if ((get_frame_sub_type(ptr) & WIFI_DATA_NULL) == WIFI_DATA_NULL) { + /* NULL-frame with pwrbit=1, buffer_STA should buffer frames for sleep_STA */ + if (GetPwrMgt(ptr)) { + /* it would be triggered when we are off channel and receiving NULL DATA */ + /* we can confirm that peer STA is at off channel */ + RTW_INFO("TDLS: recv peer null frame with pwr bit 1\n"); + /* ptdls_sta->tdls_sta_state|=TDLS_PEER_SLEEP_STATE; */ + } + + /* TODO: Updated BSSID's seq. */ + /* RTW_INFO("drop Null Data\n"); */ + ptdls_sta->tdls_sta_state &= ~(TDLS_WAIT_PTR_STATE); + ret = _FAIL; + goto exit; + } + + /* receive some of all TDLS management frames, process it at ON_TDLS */ + if (_rtw_memcmp(psnap_type, SNAP_ETH_TYPE_TDLS, 2)) { + ret = OnTDLS(adapter, precv_frame); + goto exit; + } + + if ((get_frame_sub_type(ptr) & WIFI_QOS_DATA_TYPE) == WIFI_QOS_DATA_TYPE) + process_wmmps_data(adapter, precv_frame, ptdls_sta); + + ptdls_sta->tdls_sta_state &= ~(TDLS_WAIT_PTR_STATE); + + } + +exit: + return ret; +} +#endif /* CONFIG_TDLS */ + +void count_rx_stats(_adapter *padapter, union recv_frame *prframe, struct sta_info *sta) +{ + int sz; + struct sta_info *psta = NULL; + struct stainfo_stats *pstats = NULL; + struct rx_pkt_attrib *pattrib = &prframe->u.hdr.attrib; + struct recv_priv *precvpriv = &padapter->recvpriv; + + sz = get_recvframe_len(prframe); + precvpriv->rx_bytes += sz; + + padapter->mlmepriv.LinkDetectInfo.NumRxOkInPeriod++; + + if ((!MacAddr_isBcst(pattrib->dst)) && (!IS_MCAST(pattrib->dst))) + padapter->mlmepriv.LinkDetectInfo.NumRxUnicastOkInPeriod++; + + if (sta) + psta = sta; + else + psta = prframe->u.hdr.psta; + + if (psta) { + u8 is_ra_bmc = IS_MCAST(pattrib->ra); + + pstats = &psta->sta_stats; + + pstats->last_rx_time = rtw_get_current_time(); + pstats->rx_data_pkts++; + pstats->rx_bytes += sz; + if (is_broadcast_mac_addr(pattrib->ra)) { + pstats->rx_data_bc_pkts++; + pstats->rx_bc_bytes += sz; + } else if (is_ra_bmc) { + pstats->rx_data_mc_pkts++; + pstats->rx_mc_bytes += sz; + } + + if (!is_ra_bmc) { + pstats->rxratecnt[pattrib->data_rate]++; + /*record rx packets for every tid*/ + pstats->rx_data_qos_pkts[pattrib->priority]++; + } +#ifdef CONFIG_DYNAMIC_SOML + rtw_dyn_soml_byte_update(padapter, pattrib->data_rate, sz); +#endif +#if defined(CONFIG_CHECK_LEAVE_LPS) && defined(CONFIG_LPS_CHK_BY_TP) + if (adapter_to_pwrctl(padapter)->lps_chk_by_tp) + traffic_check_for_leave_lps_by_tp(padapter, _FALSE, psta); +#endif /* CONFIG_LPS */ + + } + +#ifdef CONFIG_CHECK_LEAVE_LPS +#ifdef CONFIG_LPS_CHK_BY_TP + if (!adapter_to_pwrctl(padapter)->lps_chk_by_tp) +#endif + traffic_check_for_leave_lps(padapter, _FALSE, 0); +#endif /* CONFIG_CHECK_LEAVE_LPS */ + +} + +int rtw_sta_rx_data_validate_hdr(_adapter *adapter, union recv_frame *rframe, struct sta_info **sta) +{ + struct sta_priv *stapriv = &adapter->stapriv; + u8 *mybssid = get_bssid(&adapter->mlmepriv); + u8 *myhwaddr = adapter_mac_addr(adapter); + struct rx_pkt_attrib *rattrib = &rframe->u.hdr.attrib; + u8 *whdr = get_recvframe_data(rframe); + u8 is_ra_bmc = IS_MCAST(GetAddr1Ptr(whdr)) ? 1 : 0; + sint ret = _FAIL; + + if (rattrib->to_fr_ds == 0) { + _rtw_memcpy(rattrib->ra, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->ta, get_addr2_ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->dst, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->src, get_addr2_ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->bssid, GetAddr3Ptr(whdr), ETH_ALEN); + + #ifdef CONFIG_TDLS + if (adapter->tdlsinfo.link_established == _TRUE) + ret = rtw_tdls_rx_data_validate_hdr(adapter, rframe, sta); + else + #endif + { + /* For Station mode, sa and bssid should always be BSSID, and DA is my mac-address */ + if (!_rtw_memcmp(rattrib->bssid, rattrib->src, ETH_ALEN)) + goto exit; + + *sta = rtw_get_stainfo(stapriv, get_addr2_ptr(whdr)); + if (*sta) + ret = _SUCCESS; + } + goto exit; + } + + if (!(MLME_STATE(adapter) & (WIFI_ASOC_STATE | WIFI_UNDER_LINKING))) { + if (!is_ra_bmc) { + /* for AP multicast issue , modify by yiwei */ + static systime send_issue_deauth_time = 0; + + /* RTW_INFO("After send deauth , %u ms has elapsed.\n", rtw_get_passing_time_ms(send_issue_deauth_time)); */ + if (rtw_get_passing_time_ms(send_issue_deauth_time) > 10000 || send_issue_deauth_time == 0) { + send_issue_deauth_time = rtw_get_current_time(); + RTW_INFO(FUNC_ADPT_FMT" issue_deauth to "MAC_FMT" with reason(7), mlme_state:0x%x\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(get_addr2_ptr(whdr)), MLME_STATE(adapter)); + issue_deauth(adapter, get_addr2_ptr(whdr), WLAN_REASON_CLASS3_FRAME_FROM_NONASSOC_STA); + } + } + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" fw_state:0x%x\n" + , FUNC_ADPT_ARG(adapter), MLME_STATE(adapter)); + #endif + goto exit; + } + + _rtw_memcpy(rattrib->ra, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->ta, get_addr2_ptr(whdr), ETH_ALEN); + + switch (rattrib->to_fr_ds) { + case 2: + _rtw_memcpy(rattrib->dst, GetAddr1Ptr(whdr), ETH_ALEN); + _rtw_memcpy(rattrib->src, GetAddr3Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + _rtw_memcpy(rattrib->bssid, get_addr2_ptr(whdr), ETH_ALEN); + break; + case 3: + _rtw_memcpy(rattrib->dst, GetAddr3Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + _rtw_memcpy(rattrib->src, GetAddr4Ptr(whdr), ETH_ALEN); /* may change after checking AMSDU subframe header */ + _rtw_memcpy(rattrib->bssid, get_addr2_ptr(whdr), ETH_ALEN); + break; + default: + ret = RTW_RX_HANDLED; /* don't count for drop */ + goto exit; + } + + /* filter packets that SA is myself */ + if (!rattrib->amsdu && _rtw_memcmp(myhwaddr, rattrib->src, ETH_ALEN)) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" SA="MAC_FMT", myhwaddr="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(rattrib->src), MAC_ARG(myhwaddr)); + #endif + goto exit; + } + + *sta = rtw_get_stainfo(stapriv, rattrib->ta); + if (*sta == NULL) { + #ifndef CONFIG_CUSTOMER_ALIBABA_GENERAL + if (!is_ra_bmc && !IS_RADAR_DETECTED(adapter_to_rfctl(adapter))) { + RTW_INFO(FUNC_ADPT_FMT" issue_deauth to "MAC_FMT" with reason(7), unknown TA\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(rattrib->ta)); + issue_deauth(adapter, rattrib->ta, WLAN_REASON_CLASS3_FRAME_FROM_NONASSOC_STA); + } + #endif + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" can't get psta under STATION_MODE ; drop pkt\n" + , FUNC_ADPT_ARG(adapter)); + #endif + goto exit; + } + +#ifdef CONFIG_RTW_WDS_AUTO_EN + if (rattrib->to_fr_ds == 3 && !(sta->flags & WLAN_STA_WDS)) + sta->flags |= WLAN_STA_WDS; +#endif + + /*if ((get_frame_sub_type(whdr) & WIFI_QOS_DATA_TYPE) == WIFI_QOS_DATA_TYPE) { + } + */ + + if (get_frame_sub_type(whdr) & BIT(6)) { + /* No data, will not indicate to upper layer, temporily count it here */ + count_rx_stats(adapter, rframe, *sta); + ret = RTW_RX_HANDLED; + goto exit; + } + +#ifdef CONFIG_RTW_WDS + if (adapter_use_wds(adapter) + && !rattrib->amsdu && IS_MCAST(rattrib->dst) + && rtw_rx_wds_gptr_check(adapter, rattrib->src) + ) { + /* will not indicate to upper layer, temporily count it here */ + count_rx_stats(adapter, rframe, *sta); + ret = RTW_RX_HANDLED; + goto exit; + } +#endif + + ret = _SUCCESS; + +exit: + return ret; +} + +int rtw_sta_rx_amsdu_act_check(union recv_frame *rframe + , const u8 *da, const u8 *sa) +{ + int act = RTW_RX_MSDU_ACT_INDICATE; + +#ifdef CONFIG_RTW_WDS + _adapter *adapter = rframe->u.hdr.adapter; + + if (adapter_use_wds(adapter) + && IS_MCAST(da) + && rtw_rx_wds_gptr_check(adapter, sa) + ) { + act = 0; + } +#endif + + return act; +} + +sint sta2sta_data_frame( + _adapter *adapter, + union recv_frame *precv_frame, + struct sta_info **psta +) +{ + u8 *ptr = precv_frame->u.hdr.rx_data; + sint ret = _SUCCESS; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct sta_priv *pstapriv = &adapter->stapriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + u8 *mybssid = get_bssid(pmlmepriv); + u8 *myhwaddr = adapter_mac_addr(adapter); + u8 *sta_addr = pattrib->ta; + sint bmcast = IS_MCAST(pattrib->dst); + + /* RTW_INFO("[%s] %d, seqnum:%d\n", __FUNCTION__, __LINE__, pattrib->seq_num); */ + + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE) || + (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE)) { + + /* filter packets that SA is myself or multicast or broadcast */ + if (_rtw_memcmp(myhwaddr, pattrib->src, ETH_ALEN)) { + ret = _FAIL; + goto exit; + } + + if ((!_rtw_memcmp(myhwaddr, pattrib->dst, ETH_ALEN)) && (!bmcast)) { + ret = _FAIL; + goto exit; + } + + if (_rtw_memcmp(pattrib->bssid, "\x0\x0\x0\x0\x0\x0", ETH_ALEN) || + _rtw_memcmp(mybssid, "\x0\x0\x0\x0\x0\x0", ETH_ALEN) || + (!_rtw_memcmp(pattrib->bssid, mybssid, ETH_ALEN))) { + ret = _FAIL; + goto exit; + } + + } else if (check_fwstate(pmlmepriv, WIFI_MP_STATE) == _TRUE) { + _rtw_memcpy(pattrib->dst, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->src, get_addr2_ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->bssid, GetAddr3Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->ra, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + sta_addr = mybssid; + } else + ret = _FAIL; + + *psta = rtw_get_stainfo(pstapriv, sta_addr); + if (*psta == NULL) { +#ifdef CONFIG_MP_INCLUDED + if (adapter->registrypriv.mp_mode == 1) { + if (check_fwstate(pmlmepriv, WIFI_MP_STATE) == _TRUE) + adapter->mppriv.rx_pktloss++; + } +#endif + ret = _FAIL; + goto exit; + } + +exit: + return ret; +} + +sint ap2sta_data_frame( + _adapter *adapter, + union recv_frame *precv_frame, + struct sta_info **psta) +{ + u8 *ptr = precv_frame->u.hdr.rx_data; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + sint ret = _SUCCESS; + struct sta_priv *pstapriv = &adapter->stapriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + u8 *myhwaddr = adapter_mac_addr(adapter); + sint bmcast = IS_MCAST(pattrib->dst); + + if ((check_fwstate(pmlmepriv, WIFI_MP_STATE) == _TRUE) && + (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) { + _rtw_memcpy(pattrib->dst, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->src, get_addr2_ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->bssid, GetAddr3Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->ra, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + + *psta = rtw_get_stainfo(pstapriv, pattrib->bssid); /* get sta_info */ + if (*psta == NULL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" can't get psta under WIFI_MP_STATE ; drop pkt\n" + , FUNC_ADPT_ARG(adapter)); + #endif + ret = _FAIL; + goto exit; + } + + } else { + if (_rtw_memcmp(myhwaddr, pattrib->dst, ETH_ALEN) && (!bmcast)) { + *psta = rtw_get_stainfo(pstapriv, pattrib->ta); + if (*psta == NULL) { + + /* for AP multicast issue , modify by yiwei */ + static systime send_issue_deauth_time = 0; + + /* RTW_INFO("After send deauth , %u ms has elapsed.\n", rtw_get_passing_time_ms(send_issue_deauth_time)); */ + + if (rtw_get_passing_time_ms(send_issue_deauth_time) > 10000 || send_issue_deauth_time == 0) { + send_issue_deauth_time = rtw_get_current_time(); + + RTW_INFO("issue_deauth to the ap=" MAC_FMT " for the reason(7)\n", MAC_ARG(pattrib->bssid)); + + issue_deauth(adapter, pattrib->bssid, WLAN_REASON_CLASS3_FRAME_FROM_NONASSOC_STA); + } + } + } + + ret = _FAIL; + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" fw_state:0x%x\n" + , FUNC_ADPT_ARG(adapter), get_fwstate(pmlmepriv)); + #endif + } + +exit: + return ret; + +} + +sint sta2ap_data_frame( + _adapter *adapter, + union recv_frame *precv_frame, + struct sta_info **psta) +{ + u8 *ptr = precv_frame->u.hdr.rx_data; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct sta_priv *pstapriv = &adapter->stapriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + unsigned char *mybssid = get_bssid(pmlmepriv); + sint ret = _SUCCESS; + + if ((check_fwstate(pmlmepriv, WIFI_MP_STATE) == _TRUE) && + (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) { + /* RTW_INFO("%s ,in WIFI_MP_STATE\n",__func__); */ + _rtw_memcpy(pattrib->dst, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->src, get_addr2_ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->bssid, GetAddr3Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->ra, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + + *psta = rtw_get_stainfo(pstapriv, pattrib->bssid); /* get sta_info */ + if (*psta == NULL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" can't get psta under WIFI_MP_STATE ; drop pkt\n" + , FUNC_ADPT_ARG(adapter)); + #endif + ret = _FAIL; + goto exit; + } + + } else { + u8 *myhwaddr = adapter_mac_addr(adapter); + if (!_rtw_memcmp(pattrib->ra, myhwaddr, ETH_ALEN)) { + ret = RTW_RX_HANDLED; + goto exit; + } +#ifndef CONFIG_CUSTOMER_ALIBABA_GENERAL + RTW_INFO("issue_deauth to sta=" MAC_FMT " for the reason(7)\n", MAC_ARG(pattrib->src)); + issue_deauth(adapter, pattrib->src, WLAN_REASON_CLASS3_FRAME_FROM_NONASSOC_STA); +#endif + ret = RTW_RX_HANDLED; + goto exit; + } + +exit: + + + return ret; + +} + +sint validate_recv_ctrl_frame(_adapter *padapter, union recv_frame *precv_frame); +sint validate_recv_ctrl_frame(_adapter *padapter, union recv_frame *precv_frame) +{ + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *pframe = precv_frame->u.hdr.rx_data; + struct sta_info *psta = NULL; + /* uint len = precv_frame->u.hdr.len; */ + + /* RTW_INFO("+validate_recv_ctrl_frame\n"); */ + + if (GetFrameType(pframe) != WIFI_CTRL_TYPE) + return _FAIL; + + /* receive the frames that ra(a1) is my address */ + if (!_rtw_memcmp(GetAddr1Ptr(pframe), adapter_mac_addr(padapter), ETH_ALEN)) + return _FAIL; + + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta == NULL) + return _FAIL; + + /* for rx pkt statistics */ + psta->sta_stats.last_rx_time = rtw_get_current_time(); + psta->sta_stats.rx_ctrl_pkts++; + + /* only handle ps-poll */ + if (get_frame_sub_type(pframe) == WIFI_PSPOLL) { +#ifdef CONFIG_AP_MODE + u16 aid; + u8 wmmps_ac = 0; + + aid = GetAid(pframe); + if (psta->cmn.aid != aid) + return _FAIL; + + switch (pattrib->priority) { + case 1: + case 2: + wmmps_ac = psta->uapsd_bk & BIT(0); + break; + case 4: + case 5: + wmmps_ac = psta->uapsd_vi & BIT(0); + break; + case 6: + case 7: + wmmps_ac = psta->uapsd_vo & BIT(0); + break; + case 0: + case 3: + default: + wmmps_ac = psta->uapsd_be & BIT(0); + break; + } + + if (wmmps_ac) + return _FAIL; + + #ifdef CONFIG_AP_MODE + if (psta->state & WIFI_STA_ALIVE_CHK_STATE) { + RTW_INFO("%s alive check-rx ps-poll\n", __func__); + psta->expire_to = pstapriv->expire_to; + psta->state ^= WIFI_STA_ALIVE_CHK_STATE; + } + #endif + + if ((psta->state & WIFI_SLEEP_STATE) && (rtw_tim_map_is_set(padapter, pstapriv->sta_dz_bitmap, psta->cmn.aid))) { + _irqL irqL; + _list *xmitframe_plist, *xmitframe_phead; + struct xmit_frame *pxmitframe = NULL; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + /* _enter_critical_bh(&psta->sleep_q.lock, &irqL); */ + _enter_critical_bh(&pxmitpriv->lock, &irqL); + + xmitframe_phead = get_list_head(&psta->sleep_q); + xmitframe_plist = get_next(xmitframe_phead); + + if ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + + xmitframe_plist = get_next(xmitframe_plist); + + rtw_list_delete(&pxmitframe->list); + + psta->sleepq_len--; + + if (psta->sleepq_len > 0) + pxmitframe->attrib.mdata = 1; + else + pxmitframe->attrib.mdata = 0; + + pxmitframe->attrib.triggered = 1; + + /* RTW_INFO("handling ps-poll, q_len=%d\n", psta->sleepq_len); */ + /* RTW_INFO_DUMP("handling, tim=", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); */ + +#if 0 + _exit_critical_bh(&psta->sleep_q.lock, &irqL); + if (rtw_hal_xmit(padapter, pxmitframe) == _TRUE) + rtw_os_xmit_complete(padapter, pxmitframe); + _enter_critical_bh(&psta->sleep_q.lock, &irqL); +#endif + rtw_hal_xmitframe_enqueue(padapter, pxmitframe); + + if (psta->sleepq_len == 0) { + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + + /* RTW_INFO("after handling ps-poll\n"); */ + /* RTW_INFO_DUMP("after handling, tim=", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); */ + + /* upate BCN for TIM IE */ + /* update_BCNTIM(padapter); */ + update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0); + } + + /* _exit_critical_bh(&psta->sleep_q.lock, &irqL); */ + _exit_critical_bh(&pxmitpriv->lock, &irqL); + + } else { + /* _exit_critical_bh(&psta->sleep_q.lock, &irqL); */ + _exit_critical_bh(&pxmitpriv->lock, &irqL); + + /* RTW_INFO("no buffered packets to xmit\n"); */ + if (rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, psta->cmn.aid)) { + if (psta->sleepq_len == 0) { + RTW_INFO("no buffered packets to xmit\n"); + + /* issue nulldata with More data bit = 0 to indicate we have no buffered packets */ + issue_nulldata(padapter, psta->cmn.mac_addr, 0, 0, 0); + } else { + RTW_INFO("error!psta->sleepq_len=%d\n", psta->sleepq_len); + psta->sleepq_len = 0; + } + + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + + /* upate BCN for TIM IE */ + /* update_BCNTIM(padapter); */ + update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0); + } + } + } +#endif /* CONFIG_AP_MODE */ + } else if (get_frame_sub_type(pframe) == WIFI_NDPA) { +#ifdef CONFIG_BEAMFORMING + rtw_beamforming_get_ndpa_frame(padapter, precv_frame); +#endif/*CONFIG_BEAMFORMING*/ + } else if (get_frame_sub_type(pframe) == WIFI_BAR) { + rtw_process_bar_frame(padapter, precv_frame); + } + + return _FAIL; + +} + +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) +static sint validate_mgmt_protect(_adapter *adapter, union recv_frame *precv_frame) +{ +#define DBG_VALIDATE_MGMT_PROTECT 0 +#define DBG_VALIDATE_MGMT_DEC 0 + + struct security_priv *sec = &adapter->securitypriv; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct sta_info *psta = precv_frame->u.hdr.psta; + u8 *ptr; + u8 type; + u8 subtype; + u8 is_bmc; + u8 category = 0xFF; + +#ifdef CONFIG_IEEE80211W + const u8 *igtk; + u16 igtk_id; + u64* ipn; + enum security_type bip_cipher; +#endif + + u8 *mgmt_DATA; + u32 data_len = 0; + + sint ret; + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + if (!adapter->mesh_info.mesh_auth_id) + return pattrib->privacy ? _FAIL : _SUCCESS; + } else +#endif + if (SEC_IS_BIP_KEY_INSTALLED(sec) == _FALSE) + return _SUCCESS; + + ptr = precv_frame->u.hdr.rx_data; + type = GetFrameType(ptr); + subtype = get_frame_sub_type(ptr); /* bit(7)~bit(2) */ + is_bmc = IS_MCAST(GetAddr1Ptr(ptr)); + +#if DBG_VALIDATE_MGMT_PROTECT + if (subtype == WIFI_DEAUTH) { + RTW_INFO(FUNC_ADPT_FMT" bmc:%u, deauth, privacy:%u, encrypt:%u, bdecrypted:%u\n" + , FUNC_ADPT_ARG(adapter) + , is_bmc, pattrib->privacy, pattrib->encrypt, pattrib->bdecrypted); + } else if (subtype == WIFI_DISASSOC) { + RTW_INFO(FUNC_ADPT_FMT" bmc:%u, disassoc, privacy:%u, encrypt:%u, bdecrypted:%u\n" + , FUNC_ADPT_ARG(adapter) + , is_bmc, pattrib->privacy, pattrib->encrypt, pattrib->bdecrypted); + } if (subtype == WIFI_ACTION) { + if (pattrib->privacy) { + RTW_INFO(FUNC_ADPT_FMT" bmc:%u, action(?), privacy:%u, encrypt:%u, bdecrypted:%u\n" + , FUNC_ADPT_ARG(adapter) + , is_bmc, pattrib->privacy, pattrib->encrypt, pattrib->bdecrypted); + } else { + RTW_INFO(FUNC_ADPT_FMT" bmc:%u, action(%u), privacy:%u, encrypt:%u, bdecrypted:%u\n" + , FUNC_ADPT_ARG(adapter), is_bmc + , *(ptr + sizeof(struct rtw_ieee80211_hdr_3addr)) + , pattrib->privacy, pattrib->encrypt, pattrib->bdecrypted); + } + } +#endif + + if (!pattrib->privacy) { + if (!psta || !(psta->flags & WLAN_STA_MFP)) { + /* peer is not MFP capable, no need to check */ + goto exit; + } + + if (subtype == WIFI_ACTION) + category = *(ptr + sizeof(struct rtw_ieee80211_hdr_3addr)); + + if (is_bmc) { + /* broadcast cases */ + if (subtype == WIFI_ACTION) { + if (CATEGORY_IS_GROUP_PRIVACY(category)) { + /* drop broadcast group privacy action frame without encryption */ + #if DBG_VALIDATE_MGMT_PROTECT + RTW_INFO(FUNC_ADPT_FMT" broadcast gp action(%u) w/o encrypt\n" + , FUNC_ADPT_ARG(adapter), category); + #endif + goto fail; + } + if (CATEGORY_IS_ROBUST(category)) { + /* broadcast robust action frame need BIP check */ + goto bip_verify; + } + } + if (subtype == WIFI_DEAUTH || subtype == WIFI_DISASSOC) { + /* broadcast deauth or disassoc frame need BIP check */ + goto bip_verify; + } + goto exit; + + } else { + /* unicast cases */ + #ifdef CONFIG_IEEE80211W + if (subtype == WIFI_DEAUTH || subtype == WIFI_DISASSOC) { + if (!MLME_IS_MESH(adapter)) { + unsigned short reason = le16_to_cpu(*(unsigned short *)(ptr + WLAN_HDR_A3_LEN)); + + #if DBG_VALIDATE_MGMT_PROTECT + RTW_INFO(FUNC_ADPT_FMT" unicast %s, reason=%d w/o encrypt\n" + , FUNC_ADPT_ARG(adapter), subtype == WIFI_DEAUTH ? "deauth" : "disassoc", reason); + #endif + if (reason == 6 || reason == 7) { + /* issue sa query request */ + issue_action_SA_Query(adapter, psta->cmn.mac_addr, 0, 0, IEEE80211W_RIGHT_KEY); + } + } + goto fail; + } + #endif + + if (subtype == WIFI_ACTION && CATEGORY_IS_ROBUST(category)) { + if (psta->bpairwise_key_installed == _TRUE) { + #if DBG_VALIDATE_MGMT_PROTECT + RTW_INFO(FUNC_ADPT_FMT" unicast robust action(%d) w/o encrypt\n" + , FUNC_ADPT_ARG(adapter), category); + #endif + goto fail; + } + } + goto exit; + } + +bip_verify: +#ifdef CONFIG_IEEE80211W + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + if (psta->igtk_bmp) { + bip_cipher = psta->dot11wCipher; + igtk = psta->igtk.skey; + igtk_id = psta->igtk_id; + ipn = &psta->igtk_pn.val; + } else { + /* mesh MFP without IGTK */ + goto exit; + } + } else + #endif + { + bip_cipher = sec->dot11wCipher; + igtk = sec->dot11wBIPKey[sec->dot11wBIPKeyid].skey; + igtk_id = sec->dot11wBIPKeyid; + ipn = &sec->dot11wBIPrxpn.val; + } + + /* verify BIP MME IE */ + ret = rtw_bip_verify(bip_cipher, pattrib->pkt_len, + get_recvframe_data(precv_frame), + get_recvframe_len(precv_frame), + igtk, igtk_id, ipn); + + if (ret == _FAIL) { + /* RTW_INFO("802.11w BIP verify fail\n"); */ + goto fail; + + } else if (ret == RTW_RX_HANDLED) { + #if DBG_VALIDATE_MGMT_PROTECT + RTW_INFO(FUNC_ADPT_FMT" none protected packet\n", FUNC_ADPT_ARG(adapter)); + #endif + goto fail; + } +#endif /* CONFIG_IEEE80211W */ + goto exit; + } + + if (!psta || !(psta->flags & WLAN_STA_MFP)) { + /* not peer or peer is not MFP capable, drop it */ + goto fail; + } + + /* cases to decrypt mgmt frame */ + pattrib->bdecrypted = 0; +#ifdef CONFIG_RTW_MESH + if (is_bmc) + pattrib->encrypt = psta->group_privacy; + else +#endif + pattrib->encrypt = psta->dot118021XPrivacy; + pattrib->hdrlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* set iv and icv length */ + SET_ICE_IV_LEN(pattrib->iv_len, pattrib->icv_len, pattrib->encrypt); + _rtw_memcpy(pattrib->ra, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->ta, get_addr2_ptr(ptr), ETH_ALEN); + + /* actual management data frame body */ + data_len = pattrib->pkt_len - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len; + mgmt_DATA = rtw_zmalloc(data_len); + if (mgmt_DATA == NULL) { + RTW_INFO(FUNC_ADPT_FMT" mgmt allocate fail !!!!!!!!!\n", FUNC_ADPT_ARG(adapter)); + goto fail; + } + +#if DBG_VALIDATE_MGMT_DEC + /* dump the packet content before decrypt */ + { + int pp; + + printk("pattrib->pktlen = %d =>", pattrib->pkt_len); + for (pp = 0; pp < pattrib->pkt_len; pp++) + printk(" %02x ", ptr[pp]); + printk("\n"); + } +#endif + + precv_frame = decryptor(adapter, precv_frame); + /* save actual management data frame body */ + _rtw_memcpy(mgmt_DATA, ptr + pattrib->hdrlen + pattrib->iv_len, data_len); + /* overwrite the iv field */ + _rtw_memcpy(ptr + pattrib->hdrlen, mgmt_DATA, data_len); + /* remove the iv and icv length */ + pattrib->pkt_len = pattrib->pkt_len - pattrib->iv_len - pattrib->icv_len; + rtw_mfree(mgmt_DATA, data_len); + +#if DBG_VALIDATE_MGMT_DEC + /* print packet content after decryption */ + { + int pp; + + printk("after decryption pattrib->pktlen = %d @@=>", pattrib->pkt_len); + for (pp = 0; pp < pattrib->pkt_len; pp++) + printk(" %02x ", ptr[pp]); + printk("\n"); + } +#endif + + if (!precv_frame) { + #if DBG_VALIDATE_MGMT_PROTECT + RTW_INFO(FUNC_ADPT_FMT" mgmt descrypt fail !!!!!!!!!\n", FUNC_ADPT_ARG(adapter)); + #endif + goto fail; + } + +exit: + return _SUCCESS; + +fail: + return _FAIL; + +} +#endif /* defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) */ + +union recv_frame *recvframe_chk_defrag(PADAPTER padapter, union recv_frame *precv_frame); + +sint validate_recv_mgnt_frame(PADAPTER padapter, union recv_frame *precv_frame) +{ + struct sta_info *psta = precv_frame->u.hdr.psta + = rtw_get_stainfo(&padapter->stapriv, get_addr2_ptr(precv_frame->u.hdr.rx_data)); + +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) + if (validate_mgmt_protect(padapter, precv_frame) == _FAIL) { + DBG_COUNTER(padapter->rx_logs.core_rx_pre_mgmt_err_80211w); + goto exit; + } +#endif + + precv_frame = recvframe_chk_defrag(padapter, precv_frame); + if (precv_frame == NULL) + return _SUCCESS; + + /* for rx pkt statistics */ + if (psta) { + psta->sta_stats.last_rx_time = rtw_get_current_time(); + psta->sta_stats.rx_mgnt_pkts++; + if (get_frame_sub_type(precv_frame->u.hdr.rx_data) == WIFI_BEACON) + psta->sta_stats.rx_beacon_pkts++; + else if (get_frame_sub_type(precv_frame->u.hdr.rx_data) == WIFI_PROBEREQ) + psta->sta_stats.rx_probereq_pkts++; + else if (get_frame_sub_type(precv_frame->u.hdr.rx_data) == WIFI_PROBERSP) { + if (_rtw_memcmp(adapter_mac_addr(padapter), GetAddr1Ptr(precv_frame->u.hdr.rx_data), ETH_ALEN) == _TRUE) + psta->sta_stats.rx_probersp_pkts++; + else if (is_broadcast_mac_addr(GetAddr1Ptr(precv_frame->u.hdr.rx_data)) + || is_multicast_mac_addr(GetAddr1Ptr(precv_frame->u.hdr.rx_data))) + psta->sta_stats.rx_probersp_bm_pkts++; + else + psta->sta_stats.rx_probersp_uo_pkts++; + } + } + + mgt_dispatcher(padapter, precv_frame); + +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) +exit: +#endif + return _SUCCESS; + +} + +sint validate_recv_data_frame(_adapter *adapter, union recv_frame *precv_frame) +{ + u8 bretry, a4_shift; + struct sta_info *psta = NULL; + u8 *ptr = precv_frame->u.hdr.rx_data; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct security_priv *psecuritypriv = &adapter->securitypriv; + sint ret = _SUCCESS; + + bretry = GetRetry(ptr); + a4_shift = (pattrib->to_fr_ds == 3) ? ETH_ALEN : 0; + + /* some address fields are different when using AMSDU */ + if (pattrib->qos) + pattrib->amsdu = GetAMsdu(ptr + WLAN_HDR_A3_LEN + a4_shift); + else + pattrib->amsdu = 0; + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + ret = rtw_mesh_rx_data_validate_hdr(adapter, precv_frame, &psta); + goto pre_validate_status_chk; + } else +#endif +#ifdef CONFIG_AP_MODE + if (MLME_IS_AP(adapter)) { + ret = rtw_ap_rx_data_validate_hdr(adapter, precv_frame, &psta); + goto pre_validate_status_chk; + } else +#endif + if (MLME_IS_STA(adapter)) { + ret = rtw_sta_rx_data_validate_hdr(adapter, precv_frame, &psta); + goto pre_validate_status_chk; + } + + switch (pattrib->to_fr_ds) { + case 0: + _rtw_memcpy(pattrib->ra, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->ta, get_addr2_ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->dst, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->src, get_addr2_ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->bssid, GetAddr3Ptr(ptr), ETH_ALEN); + ret = sta2sta_data_frame(adapter, precv_frame, &psta); + break; + + case 1: + _rtw_memcpy(pattrib->ra, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->ta, get_addr2_ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->dst, GetAddr3Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->src, get_addr2_ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->bssid, GetAddr1Ptr(ptr), ETH_ALEN); + ret = sta2ap_data_frame(adapter, precv_frame, &psta); + break; + + case 2: + _rtw_memcpy(pattrib->ra, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->ta, get_addr2_ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->dst, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->src, GetAddr3Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->bssid, get_addr2_ptr(ptr), ETH_ALEN); + ret = ap2sta_data_frame(adapter, precv_frame, &psta); + break; + + case 3: + default: + /* WDS is not supported */ + ret = _FAIL; + break; + } + +pre_validate_status_chk: + + if (ret == _FAIL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" case:%d, res:%d, ra="MAC_FMT", ta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), pattrib->to_fr_ds, ret, MAC_ARG(GetAddr1Ptr(ptr)), MAC_ARG(get_addr2_ptr(ptr))); + #endif + goto exit; + } else if (ret == RTW_RX_HANDLED) + goto exit; + + + if (psta == NULL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" psta == NULL, ra="MAC_FMT", ta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(GetAddr1Ptr(ptr)), MAC_ARG(get_addr2_ptr(ptr))); + #endif + ret = _FAIL; + goto exit; + } + + if ((psta->flags & WLAN_STA_AMSDU_DISABLE) && pattrib->amsdu) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" amsdu not allowed"MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr)); + #endif + ret = _FAIL; + goto exit; + + } + + precv_frame->u.hdr.psta = psta; + precv_frame->u.hdr.preorder_ctrl = NULL; + pattrib->ack_policy = 0; + + /* parsing QC field */ + if (pattrib->qos == 1) { + pattrib->priority = GetPriority((ptr + WLAN_HDR_A3_LEN + a4_shift)); /* point to Qos field*/ + pattrib->ack_policy = GetAckpolicy((ptr + WLAN_HDR_A3_LEN + a4_shift)); + pattrib->hdrlen = WLAN_HDR_A3_QOS_LEN + a4_shift; + if (pattrib->priority != 0 && pattrib->priority != 3) + adapter->recvpriv.is_any_non_be_pkts = _TRUE; + else + adapter->recvpriv.is_any_non_be_pkts = _FALSE; + } else { + pattrib->priority = 0; + pattrib->hdrlen = WLAN_HDR_A3_LEN + a4_shift; + } + + if (pattrib->order) /* HT-CTRL 11n */ + pattrib->hdrlen += 4; + + /* decache, drop duplicate recv packets */ + ret = recv_decache(precv_frame); + if (ret == _FAIL) + goto exit; + + if (!IS_MCAST(pattrib->ra)) { + + if (pattrib->qos) + precv_frame->u.hdr.preorder_ctrl = &psta->recvreorder_ctrl[pattrib->priority]; + + if (recv_ucast_pn_decache(precv_frame) == _FAIL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" recv_ucast_pn_decache return _FAIL for sta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr)); + #endif + ret = _FAIL; + goto exit; + } + } else { + if (recv_bcast_pn_decache(precv_frame) == _FAIL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" recv_bcast_pn_decache return _FAIL for sta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr)); + #endif + ret = _FAIL; + goto exit; + } + } + + if (pattrib->privacy) { +#ifdef CONFIG_TDLS + if ((psta->tdls_sta_state & TDLS_LINKED_STATE) && (psta->dot118021XPrivacy == _AES_)) + pattrib->encrypt = psta->dot118021XPrivacy; + else +#endif /* CONFIG_TDLS */ + GET_ENCRY_ALGO(psecuritypriv, psta, pattrib->encrypt, IS_MCAST(pattrib->ra)); + + + SET_ICE_IV_LEN(pattrib->iv_len, pattrib->icv_len, pattrib->encrypt); + } else { + pattrib->encrypt = 0; + pattrib->iv_len = pattrib->icv_len = 0; + } + + /* drop unprotected frame in protected network. */ + if (psecuritypriv->dot11PrivacyAlgrthm != _NO_PRIVACY_ ) { + if (IS_MCAST(pattrib->ra)) { + if (!pattrib->privacy) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT"recv plaintext bmc packet for sta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr)); + #endif + ret = _FAIL; + goto exit; + } + } else { + /* unicast */ + u16 ether_type; + u8* ether_ptr = NULL; + u16 eapol_type = 0x888e; + ether_ptr = ptr + pattrib->hdrlen + pattrib->iv_len + RATTRIB_GET_MCTRL_LEN(pattrib) + LLC_HEADER_SIZE; + _rtw_memcpy(ðer_type, ether_ptr, 2); + ether_type = ntohs((unsigned short)ether_type); + + if (psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) { + /* CVE-2020-26140, CVE-2020-26143, CVE-2020-26147, let eapol packet go through*/ + if (!pattrib->privacy && ether_type != eapol_type ) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT"recv plaintext unicast packet for sta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr)); + #endif + ret = _FAIL; + goto exit; + } + /* CVE-2020-26144, pevernt plaintext A-MSDU */ + /* This can prevent plantext A-MSDU cloacked as an EAPOL frame */ + if (!pattrib->privacy && pattrib->amsdu) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT"recv plaintext A-MSDU for sta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr)); + #endif + ret = _FAIL; + goto exit; + } + /* CVE-2020-26139, Drop any forwarding eapol packet until 4-way has done. */ + if ((ether_type == eapol_type) + && (MLME_IS_AP(adapter) || MLME_IS_MESH(adapter)) + && (psta->dot118021XPrivacy == _NO_PRIVACY_) + && (!_rtw_memcmp( adapter_mac_addr(adapter), pattrib->dst, ETH_ALEN))) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" recv eapol packet forwarding(dst:"MAC_FMT") before 4-way finish.\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(pattrib->dst)); + #endif + ret = _FAIL; + goto exit; + } + } else { + /* CVE-2020-26140, CVE-2020-26143, CVE-2020-26147 */ + if (!pattrib->privacy + #ifdef CONFIG_WAPI_SUPPORT + && (0x88b4 != ether_type) /* Let WAI packet pass here */ + #endif + ) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT"recv plaintext packet for sta="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(psta->cmn.mac_addr)); + #endif + ret = _FAIL; + goto exit; + } + } + } + } + +#ifdef CONFIG_RTW_MESH + if (!pattrib->amsdu + && pattrib->mesh_ctrl_present + && (!pattrib->encrypt || pattrib->bdecrypted)) + ret = rtw_mesh_rx_validate_mctrl_non_amsdu(adapter, precv_frame); +#endif + +exit: + return ret; +} + +static inline void dump_rx_packet(u8 *ptr) +{ + int i; + + RTW_INFO("#############################\n"); + for (i = 0; i < 64; i = i + 8) + RTW_INFO("%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:\n", *(ptr + i), + *(ptr + i + 1), *(ptr + i + 2) , *(ptr + i + 3) , *(ptr + i + 4), *(ptr + i + 5), *(ptr + i + 6), *(ptr + i + 7)); + RTW_INFO("#############################\n"); +} + +sint validate_recv_frame(_adapter *adapter, union recv_frame *precv_frame); +sint validate_recv_frame(_adapter *adapter, union recv_frame *precv_frame) +{ + /* shall check frame subtype, to / from ds, da, bssid */ + + /* then call check if rx seq/frag. duplicated. */ + + u8 type; + u8 subtype; + sint retval = _SUCCESS; + + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct recv_priv *precvpriv = &adapter->recvpriv; + + u8 *ptr = precv_frame->u.hdr.rx_data; + u8 ver = (unsigned char)(*ptr) & 0x3 ; +#ifdef CONFIG_FIND_BEST_CHANNEL + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; +#endif + +#ifdef CONFIG_TDLS + struct tdls_info *ptdlsinfo = &adapter->tdlsinfo; +#endif /* CONFIG_TDLS */ +#ifdef CONFIG_WAPI_SUPPORT + PRT_WAPI_T pWapiInfo = &adapter->wapiInfo; + struct recv_frame_hdr *phdr = &precv_frame->u.hdr; + u8 wai_pkt = 0; + u16 sc; + u8 external_len = 0; +#endif + + +#ifdef CONFIG_FIND_BEST_CHANNEL + if (pmlmeext->sitesurvey_res.state == SCAN_PROCESS) { + int ch_set_idx = rtw_chset_search_ch(rfctl->channel_set, rtw_get_oper_ch(adapter)); + if (ch_set_idx >= 0) + rfctl->channel_set[ch_set_idx].rx_count++; + } +#endif + +#ifdef CONFIG_TDLS + if (ptdlsinfo->ch_sensing == 1 && ptdlsinfo->cur_channel != 0) + ptdlsinfo->collect_pkt_num[ptdlsinfo->cur_channel - 1]++; +#endif /* CONFIG_TDLS */ + +#ifdef RTK_DMP_PLATFORM + if (0) { + RTW_INFO("++\n"); + { + int i; + for (i = 0; i < 64; i = i + 8) + RTW_INFO("%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:", *(ptr + i), + *(ptr + i + 1), *(ptr + i + 2) , *(ptr + i + 3) , *(ptr + i + 4), *(ptr + i + 5), *(ptr + i + 6), *(ptr + i + 7)); + + } + RTW_INFO("--\n"); + } +#endif /* RTK_DMP_PLATFORM */ + + /* add version chk */ + if (ver != 0) { + retval = _FAIL; + DBG_COUNTER(adapter->rx_logs.core_rx_pre_ver_err); + goto exit; + } + + type = GetFrameType(ptr); + subtype = get_frame_sub_type(ptr); /* bit(7)~bit(2) */ + + pattrib->to_fr_ds = get_tofr_ds(ptr); + + pattrib->frag_num = GetFragNum(ptr); + pattrib->seq_num = GetSequence(ptr); + + pattrib->pw_save = GetPwrMgt(ptr); + pattrib->mfrag = GetMFrag(ptr); + pattrib->mdata = GetMData(ptr); + pattrib->privacy = GetPrivacy(ptr); + pattrib->order = GetOrder(ptr); +#ifdef CONFIG_WAPI_SUPPORT + sc = (pattrib->seq_num << 4) | pattrib->frag_num; +#endif + +#if 1 /* Dump rx packets */ + { + u8 bDumpRxPkt = 0; + + rtw_hal_get_def_var(adapter, HAL_DEF_DBG_DUMP_RXPKT, &(bDumpRxPkt)); + if (bDumpRxPkt == 1) /* dump all rx packets */ + dump_rx_packet(ptr); + else if ((bDumpRxPkt == 2) && (type == WIFI_MGT_TYPE)) + dump_rx_packet(ptr); + else if ((bDumpRxPkt == 3) && (type == WIFI_DATA_TYPE)) + dump_rx_packet(ptr); + } +#endif + switch (type) { + case WIFI_MGT_TYPE: /* mgnt */ + DBG_COUNTER(adapter->rx_logs.core_rx_pre_mgmt); + retval = validate_recv_mgnt_frame(adapter, precv_frame); + if (retval == _FAIL) { + DBG_COUNTER(adapter->rx_logs.core_rx_pre_mgmt_err); + } + retval = _FAIL; /* only data frame return _SUCCESS */ + break; + case WIFI_CTRL_TYPE: /* ctrl */ + DBG_COUNTER(adapter->rx_logs.core_rx_pre_ctrl); + retval = validate_recv_ctrl_frame(adapter, precv_frame); + if (retval == _FAIL) { + DBG_COUNTER(adapter->rx_logs.core_rx_pre_ctrl_err); + } + retval = _FAIL; /* only data frame return _SUCCESS */ + break; + case WIFI_DATA_TYPE: /* data */ + DBG_COUNTER(adapter->rx_logs.core_rx_pre_data); +#ifdef CONFIG_WAPI_SUPPORT + if (pattrib->qos) + external_len = 2; + else + external_len = 0; + + wai_pkt = rtw_wapi_is_wai_packet(adapter, ptr); + + phdr->bIsWaiPacket = wai_pkt; + + if (wai_pkt != 0) { + if (sc != adapter->wapiInfo.wapiSeqnumAndFragNum) + adapter->wapiInfo.wapiSeqnumAndFragNum = sc; + else { + retval = _FAIL; + DBG_COUNTER(adapter->rx_logs.core_rx_pre_data_wapi_seq_err); + break; + } + } else { + + if (rtw_wapi_drop_for_key_absent(adapter, get_addr2_ptr(ptr))) { + retval = _FAIL; + WAPI_TRACE(WAPI_RX, "drop for key absent for rx\n"); + DBG_COUNTER(adapter->rx_logs.core_rx_pre_data_wapi_key_err); + break; + } + } + +#endif + + pattrib->qos = (subtype & BIT(7)) ? 1 : 0; + retval = validate_recv_data_frame(adapter, precv_frame); + if (retval == _FAIL) { + precvpriv->dbg_rx_drop_count++; + DBG_COUNTER(adapter->rx_logs.core_rx_pre_data_err); + } else if (retval == _SUCCESS) { + #ifdef DBG_RX_DUMP_EAP + if (!pattrib->encrypt || pattrib->bdecrypted) { + u8 bDumpRxPkt; + u16 eth_type; + + /* dump eapol */ + rtw_hal_get_def_var(adapter, HAL_DEF_DBG_DUMP_RXPKT, &(bDumpRxPkt)); + /* get ether_type */ + _rtw_memcpy(ð_type, ptr + pattrib->hdrlen + pattrib->iv_len + RATTRIB_GET_MCTRL_LEN(pattrib) + LLC_HEADER_SIZE, 2); + eth_type = ntohs((unsigned short) eth_type); + if ((bDumpRxPkt == 4) && (eth_type == 0x888e)) + dump_rx_packet(ptr); + } + #endif + } else + DBG_COUNTER(adapter->rx_logs.core_rx_pre_data_handled); + break; + default: + DBG_COUNTER(adapter->rx_logs.core_rx_pre_unknown); + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" fail! type=0x%x\n" + , FUNC_ADPT_ARG(adapter), type); + #endif + retval = _FAIL; + break; + } + +exit: + + + return retval; +} + +/* Reture expected handling for LLC */ +enum rtw_rx_llc_hdl rtw_recv_llc_parse(u8 *msdu, u16 msdu_len) +{ + u16 eth_type; + + if (msdu_len < 8) + return RTW_RX_LLC_KEEP; + + eth_type = RTW_GET_BE16(msdu + SNAP_SIZE); + + if ((_rtw_memcmp(msdu, rtw_rfc1042_header, SNAP_SIZE) + && eth_type != ETH_P_AARP && eth_type != ETH_P_IPX) + || _rtw_memcmp(msdu, rtw_bridge_tunnel_header, SNAP_SIZE)) { + /* remove RFC1042 or Bridge-Tunnel encapsulation and replace EtherType */ + return RTW_RX_LLC_REMOVE; + } else { + /* Leave Ethernet header part of hdr and full payload */ + return RTW_RX_LLC_KEEP; + } + + /* TODO: VLAN tagged */ +} + +/* remove the wlanhdr and add the eth_hdr */ +sint wlanhdr_to_ethhdr(union recv_frame *precvframe, enum rtw_rx_llc_hdl llc_hdl) +{ + u8 *ptr = get_recvframe_data(precvframe) ; /* point to frame_ctrl field */ + struct rx_pkt_attrib *pattrib = &precvframe->u.hdr.attrib; + sint rmv_len; + u16 eth_type, len; + sint ret = _SUCCESS; + + if (pattrib->encrypt) + recvframe_pull_tail(precvframe, pattrib->icv_len); + + rmv_len = pattrib->hdrlen + pattrib->iv_len + RATTRIB_GET_MCTRL_LEN(pattrib) + (llc_hdl ? SNAP_SIZE : 0); + len = precvframe->u.hdr.len - rmv_len; + + ptr = recvframe_pull(precvframe, (rmv_len - sizeof(struct ethhdr) + (llc_hdl ? 2 : 0))); + if (!ptr) { + ret = _FAIL; + goto exiting; + } + + _rtw_memcpy(ptr, pattrib->dst, ETH_ALEN); + _rtw_memcpy(ptr + ETH_ALEN, pattrib->src, ETH_ALEN); + + if (!llc_hdl) { + len = htons(len); + _rtw_memcpy(ptr + 12, &len, 2); + } + + rtw_rframe_set_os_pkt(precvframe); + +exiting: + return ret; +} + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#ifndef CONFIG_SDIO_RX_COPY +#ifdef PLATFORM_LINUX +static void recvframe_expand_pkt( + PADAPTER padapter, + union recv_frame *prframe) +{ + struct recv_frame_hdr *pfhdr; + _pkt *ppkt; + u8 shift_sz; + u32 alloc_sz; + u8 *ptr; + + + pfhdr = &prframe->u.hdr; + + /* 6 is for IP header 8 bytes alignment in QoS packet case. */ + if (pfhdr->attrib.qos) + shift_sz = 6; + else + shift_sz = 0; + + /* for first fragment packet, need to allocate */ + /* (1536 + RXDESC_SIZE + drvinfo_sz) to reassemble packet */ + /* 8 is for skb->data 8 bytes alignment. + * alloc_sz = _RND(1536 + RXDESC_SIZE + pfhdr->attrib.drvinfosize + shift_sz + 8, 128); */ + alloc_sz = 1664; /* round (1536 + 24 + 32 + shift_sz + 8) to 128 bytes alignment */ + + /* 3 1. alloc new skb */ + /* prepare extra space for 4 bytes alignment */ + ppkt = rtw_skb_alloc(alloc_sz); + + if (!ppkt) + return; /* no way to expand */ + + /* 3 2. Prepare new skb to replace & release old skb */ + /* force ppkt->data at 8-byte alignment address */ + skb_reserve(ppkt, 8 - ((SIZE_PTR)ppkt->data & 7)); + /* force ip_hdr at 8-byte alignment address according to shift_sz */ + skb_reserve(ppkt, shift_sz); + + /* copy data to new pkt */ + ptr = skb_put(ppkt, pfhdr->len); + if (ptr) + _rtw_memcpy(ptr, pfhdr->rx_data, pfhdr->len); + + rtw_skb_free(pfhdr->pkt); + + /* attach new pkt to recvframe */ + pfhdr->pkt = ppkt; + pfhdr->rx_head = ppkt->head; + pfhdr->rx_data = ppkt->data; + pfhdr->rx_tail = skb_tail_pointer(ppkt); + pfhdr->rx_end = skb_end_pointer(ppkt); +} +#else /*!= PLATFORM_LINUX*/ +#warning "recvframe_expand_pkt not implement, defrag may crash system" +#endif +#endif /*#ifndef CONFIG_SDIO_RX_COPY*/ +#endif + +/* perform defrag */ +union recv_frame *recvframe_defrag(_adapter *adapter, _queue *defrag_q); +union recv_frame *recvframe_defrag(_adapter *adapter, _queue *defrag_q) +{ + _list *plist, *phead; + u8 *data, wlanhdr_offset; + u8 curfragnum; + struct recv_frame_hdr *pfhdr, *pnfhdr; + union recv_frame *prframe, *pnextrframe; + _queue *pfree_recv_queue; + u8 *pdata = NULL; + u64 tmp_iv_hdr = 0; + u64 pkt_pn = 0, cur_pn = 0; + struct rx_pkt_attrib *pattrib = NULL; + + curfragnum = 0; + pfree_recv_queue = &adapter->recvpriv.free_recv_queue; + + phead = get_list_head(defrag_q); + plist = get_next(phead); + prframe = LIST_CONTAINOR(plist, union recv_frame, u); + /* CVE-2020-26146 */ + pattrib = &prframe->u.hdr.attrib; + if (pattrib->encrypt == _AES_ || pattrib->encrypt == _CCMP_256_ + || pattrib->encrypt == _GCMP_ || pattrib->encrypt == _GCMP_256_ ) { + pdata = prframe->u.hdr.rx_data; + tmp_iv_hdr = le64_to_cpu(*(u64*)(pdata + pattrib->hdrlen)); + /* get the first frame's PN. */ + cur_pn = CCMPH_2_PN(tmp_iv_hdr); + } + pfhdr = &prframe->u.hdr; + rtw_list_delete(&(prframe->u.list)); + + if (curfragnum != pfhdr->attrib.frag_num) { + /* the first fragment number must be 0 */ + /* free the whole queue */ + rtw_free_recvframe(prframe, pfree_recv_queue); + rtw_free_recvframe_queue(defrag_q, pfree_recv_queue); + + return NULL; + } + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#ifndef CONFIG_SDIO_RX_COPY + recvframe_expand_pkt(adapter, prframe); +#endif +#endif + + curfragnum++; + + plist = get_list_head(defrag_q); + + plist = get_next(plist); + + data = get_recvframe_data(prframe); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + pnextrframe = LIST_CONTAINOR(plist, union recv_frame , u); + pnfhdr = &pnextrframe->u.hdr; + /* CVE-2020-26146, check whether the PN is consecutive. */ + pattrib = &pnextrframe->u.hdr.attrib; + if (pattrib->encrypt == _AES_ || pattrib->encrypt == _CCMP_256_ + || pattrib->encrypt == _GCMP_ || pattrib->encrypt == _GCMP_256_ ) { + pdata = pnextrframe->u.hdr.rx_data; + tmp_iv_hdr = le64_to_cpu(*(u64*)(pdata + pattrib->hdrlen)); + pkt_pn = CCMPH_2_PN(tmp_iv_hdr); + if (pkt_pn != cur_pn + 1) { + RTW_INFO("%s non-consective PN! old:%llu, new:%llu\n", + __func__, cur_pn, pkt_pn); + /* PN must be consecutive */ + /* release the defrag_q & prframe */ + rtw_free_recvframe(prframe, pfree_recv_queue); + rtw_free_recvframe_queue(defrag_q, pfree_recv_queue); + return NULL; + } else { + cur_pn = pkt_pn; + } + } + + /* CVE-2020-24587, The keytrack of the fragment is supposed to be the same with other's */ + if (pfhdr->keytrack != pnfhdr->keytrack) { + RTW_INFO("Inconsistent key track, drop fragmented frame!\n"); + rtw_free_recvframe(prframe, pfree_recv_queue); + rtw_free_recvframe_queue(defrag_q, pfree_recv_queue); + return NULL; + } + + /* check the fragment sequence (2nd ~n fragment frame) */ + + if (curfragnum != pnfhdr->attrib.frag_num) { + /* the fragment number must be increasing (after decache) */ + /* release the defrag_q & prframe */ + rtw_free_recvframe(prframe, pfree_recv_queue); + rtw_free_recvframe_queue(defrag_q, pfree_recv_queue); + return NULL; + } + + /* copy the 2nd~n fragment frame's payload to the first fragment */ + /* get the 2nd~last fragment frame's payload */ + + wlanhdr_offset = pnfhdr->attrib.hdrlen + pnfhdr->attrib.iv_len; + + recvframe_pull(pnextrframe, wlanhdr_offset); + + if ((pfhdr->rx_end - pfhdr->rx_tail) < pnfhdr->len) { + RTW_INFO("Not enough buffer space, drop fragmented frame!\n"); + rtw_free_recvframe(prframe, pfree_recv_queue); + rtw_free_recvframe_queue(defrag_q, pfree_recv_queue); + return NULL; + } + + curfragnum++; + + /* append to first fragment frame's tail (if privacy frame, pull the ICV) */ + recvframe_pull_tail(prframe, pfhdr->attrib.icv_len); + + /* memcpy */ + _rtw_memcpy(pfhdr->rx_tail, pnfhdr->rx_data, pnfhdr->len); + + recvframe_put(prframe, pnfhdr->len); + + pfhdr->attrib.icv_len = pnfhdr->attrib.icv_len; + plist = get_next(plist); + + }; + + /* free the defrag_q queue and return the prframe */ + rtw_free_recvframe_queue(defrag_q, pfree_recv_queue); + + + + return prframe; +} + +/* check if need to defrag, if needed queue the frame to defrag_q */ +union recv_frame *recvframe_chk_defrag(PADAPTER padapter, union recv_frame *precv_frame) +{ + u8 ismfrag; + u8 fragnum; + u8 *psta_addr; + struct recv_frame_hdr *pfhdr; + struct sta_info *psta; + struct sta_priv *pstapriv; + _list *phead; + union recv_frame *prtnframe = NULL; + _queue *pfree_recv_queue, *pdefrag_q = NULL; + + + pstapriv = &padapter->stapriv; + + pfhdr = &precv_frame->u.hdr; + + pfree_recv_queue = &padapter->recvpriv.free_recv_queue; + + /* need to define struct of wlan header frame ctrl */ + ismfrag = pfhdr->attrib.mfrag; + fragnum = pfhdr->attrib.frag_num; + + psta_addr = pfhdr->attrib.ta; + psta = rtw_get_stainfo(pstapriv, psta_addr); + if (psta == NULL) { + u8 type = GetFrameType(pfhdr->rx_data); + if (type != WIFI_DATA_TYPE) { + psta = rtw_get_bcmc_stainfo(padapter); + if (psta) + pdefrag_q = &psta->sta_recvpriv.defrag_q; + } else + pdefrag_q = NULL; + } else + pdefrag_q = &psta->sta_recvpriv.defrag_q; + + if ((ismfrag == 0) && (fragnum == 0)) { + prtnframe = precv_frame;/* isn't a fragment frame */ + } else { + /* CVE-2020-26145, group addressed frame cannot use fragmentation!! */ + if (IS_MCAST(pfhdr->attrib.ra)) { + RTW_INFO("DROP group addressed fragment!\n"); + rtw_free_recvframe(precv_frame, pfree_recv_queue); + return NULL; + } + /* CVE-2020-24587 */ + if ((psta) && (pdefrag_q)) + precv_frame->u.hdr.keytrack = ATOMIC_READ(&psta->keytrack); + } + + if (ismfrag == 1) { + /* 0~(n-1) fragment frame */ + /* enqueue to defraf_g */ + if (pdefrag_q != NULL) { + if (fragnum == 0) { + /* the first fragment */ + if (_rtw_queue_empty(pdefrag_q) == _FALSE) { + /* free current defrag_q */ + rtw_free_recvframe_queue(pdefrag_q, pfree_recv_queue); + } + } + + + /* Then enqueue the 0~(n-1) fragment into the defrag_q */ + + /* _rtw_spinlock(&pdefrag_q->lock); */ + phead = get_list_head(pdefrag_q); + rtw_list_insert_tail(&pfhdr->list, phead); + /* _rtw_spinunlock(&pdefrag_q->lock); */ + + + prtnframe = NULL; + + } else { + /* can't find this ta's defrag_queue, so free this recv_frame */ + rtw_free_recvframe(precv_frame, pfree_recv_queue); + prtnframe = NULL; + } + + } + + if ((ismfrag == 0) && (fragnum != 0)) { + /* the last fragment frame */ + /* enqueue the last fragment */ + if (pdefrag_q != NULL) { + /* _rtw_spinlock(&pdefrag_q->lock); */ + phead = get_list_head(pdefrag_q); + rtw_list_insert_tail(&pfhdr->list, phead); + /* _rtw_spinunlock(&pdefrag_q->lock); */ + + /* call recvframe_defrag to defrag */ + precv_frame = recvframe_defrag(padapter, pdefrag_q); + prtnframe = precv_frame; + + } else { + /* can't find this ta's defrag_queue, so free this recv_frame */ + rtw_free_recvframe(precv_frame, pfree_recv_queue); + prtnframe = NULL; + } + + } + + + if ((prtnframe != NULL) && (prtnframe->u.hdr.attrib.privacy)) { + /* after defrag we must check tkip mic code */ + if (recvframe_chkmic(padapter, prtnframe) == _FAIL) { + rtw_free_recvframe(prtnframe, pfree_recv_queue); + prtnframe = NULL; + } + } + + + return prtnframe; + +} + +static int rtw_recv_indicatepkt_check(union recv_frame *rframe, u8 *ehdr_pos, u32 pkt_len) +{ + _adapter *adapter = rframe->u.hdr.adapter; + struct recv_priv *recvpriv = &adapter->recvpriv; + struct ethhdr *ehdr = (struct ethhdr *)ehdr_pos; + struct rx_pkt_attrib *pattrib = &rframe->u.hdr.attrib; +#ifdef DBG_IP_R_MONITOR + int i; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); +#endif/*DBG_IP_R_MONITOR*/ + enum eap_type eapol_type; + int ret = _FAIL; + +#ifdef CONFIG_WAPI_SUPPORT + if (rtw_wapi_check_for_drop(adapter, rframe, ehdr_pos)) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" rtw_wapi_check_for_drop\n" + , FUNC_ADPT_ARG(adapter)); + #endif + goto exit; + } +#endif + + if (rframe->u.hdr.psta) + rtw_st_ctl_rx(rframe->u.hdr.psta, ehdr_pos); + + if (ntohs(ehdr->h_proto) == 0x888e) { + eapol_type = parsing_eapol_packet(adapter, ehdr_pos + ETH_HLEN, rframe->u.hdr.psta, 0); + if ((eapol_type == EAPOL_1_4 || eapol_type == EAPOL_3_4) && pattrib->encrypt == 0) { + rframe->u.hdr.psta->resp_nonenc_eapol_key_starttime = rtw_get_current_time(); + RTW_INFO("Receive unencrypted eapol key\n"); + } + } +#ifdef DBG_ARP_DUMP + else if (ntohs(ehdr->h_proto) == ETH_P_ARP) + dump_arp_pkt(RTW_DBGDUMP, ehdr->h_dest, ehdr->h_source, ehdr_pos + ETH_HLEN, 0); +#endif + + if (recvpriv->sink_udpport > 0) + rtw_sink_rtp_seq_dbg(adapter, ehdr_pos); + +#ifdef DBG_UDP_PKT_LOSE_11AC + #define PAYLOAD_LEN_LOC_OF_IP_HDR 0x10 /*ethernet payload length location of ip header (DA + SA+eth_type+(version&hdr_len)) */ + + if (ntohs(ehdr->h_proto) == ETH_P_ARP) { + /* ARP Payload length will be 42bytes or 42+18(tailer)=60bytes*/ + if (pkt_len != 42 && pkt_len != 60) + RTW_INFO("Error !!%s,ARP Payload length %u not correct\n" , __func__ , pkt_len); + } else if (ntohs(ehdr->h_proto) == ETH_P_IP) { + if (be16_to_cpu(*((u16 *)(ehdr_pos + PAYLOAD_LEN_LOC_OF_IP_HDR))) != (pkt_len) - ETH_HLEN) { + RTW_INFO("Error !!%s,Payload length not correct\n" , __func__); + RTW_INFO("%s, IP header describe Total length=%u\n" , __func__ , be16_to_cpu(*((u16 *)(ehdr_pos + PAYLOAD_LEN_LOC_OF_IP_HDR)))); + RTW_INFO("%s, Pkt real length=%u\n" , __func__ , (pkt_len) - ETH_HLEN); + } + } +#endif + +#ifdef DBG_IP_R_MONITOR + #define LEN_ARP_OP_HDR 7 /*ARP OERATION */ + if (ntohs(ehdr->h_proto) == ETH_P_ARP) { + + if(check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE){ + if(ehdr_pos[ETHERNET_HEADER_SIZE+LEN_ARP_OP_HDR] == 2) { + + RTW_INFO("%s,[DBG_ARP] Rx ARP RSP Packet;SeqNum = %d !\n", + __FUNCTION__, pattrib->seq_num); + + dump_arp_pkt(RTW_DBGDUMP, ehdr->h_dest, ehdr->h_source, ehdr_pos + ETH_HLEN, 0); + + } + } + } +#endif/*DBG_IP_R_MONITOR*/ + +#ifdef CONFIG_AUTO_AP_MODE + if (ntohs(ehdr->h_proto) == 0x8899) + rtw_auto_ap_rx_msg_dump(adapter, rframe, ehdr_pos); +#endif + + ret = _SUCCESS; + +#ifdef CONFIG_WAPI_SUPPORT +exit: +#endif + return ret; +} + +#if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) +static void recv_free_fwd_resource(_adapter *adapter, struct xmit_frame *fwd_frame, _list *f_list) +{ + struct xmit_priv *xmitpriv = &adapter->xmitpriv; + + if (fwd_frame) + rtw_free_xmitframe(xmitpriv, fwd_frame); + +#if defined(CONFIG_RTW_WDS) || CONFIG_RTW_DATA_BMC_TO_UC + if (!rtw_is_list_empty(f_list)) { + struct xmit_frame *fframe; + _list *list; + + list = get_next(f_list); + while (rtw_end_of_queue_search(f_list, list) == _FALSE) { + fframe = LIST_CONTAINOR(list, struct xmit_frame, list); + list = get_next(list); + rtw_list_delete(&fframe->list); + rtw_free_xmitframe(xmitpriv, fframe); + } + } +#endif +} + +static void recv_fwd_pkt_hdl(_adapter *adapter, _pkt *pkt + , u8 act, struct xmit_frame *fwd_frame, _list *f_list) +{ + struct xmit_priv *xmitpriv = &adapter->xmitpriv; + _pkt *fwd_pkt = pkt; + + if (act & RTW_RX_MSDU_ACT_INDICATE) { + fwd_pkt = rtw_os_pkt_copy(pkt); + if (!fwd_pkt) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s rtw_os_pkt_copy fail\n", __func__); + #endif + recv_free_fwd_resource(adapter, fwd_frame, f_list); + goto exit; + } + } + +#if defined(CONFIG_RTW_WDS) || CONFIG_RTW_DATA_BMC_TO_UC + if (!rtw_is_list_empty(f_list)) { + _list *list = get_next(f_list); + struct xmit_frame *fframe; + + while (rtw_end_of_queue_search(f_list, list) == _FALSE) { + fframe = LIST_CONTAINOR(list, struct xmit_frame, list); + list = get_next(list); + rtw_list_delete(&fframe->list); + + if (!fwd_frame && rtw_is_list_empty(f_list)) /* the last fwd_pkt */ + fframe->pkt = fwd_pkt; + else + fframe->pkt = rtw_os_pkt_copy(fwd_pkt); + if (!fframe->pkt) { + rtw_free_xmitframe(xmitpriv, fframe); + continue; + } + + rtw_xmit_posthandle(adapter, fframe, fframe->pkt); + } + } +#endif + + if (fwd_frame) { + fwd_frame->pkt = fwd_pkt; + if (rtw_xmit_posthandle(adapter, fwd_frame, fwd_pkt) < 0) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s rtw_xmit_posthandle fail\n", __func__); + #endif + xmitpriv->tx_drop++; + } + } + +exit: + return; +} +#endif /* defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) */ + +/* + * From WFA suggestion: * + * If first subframe meets one of the following condition, * + * the whole received AMSDU should drop. * + * 1. subframe's DA is not the same as RA in From DS case. * + * 2. subframe's SA is not the same as TA in To DS case. * + * 3. subframe's DA is AA:AA:03:00:00:00 * + */ +static u8 validate_amsdu_content(_adapter *padapter, union recv_frame *prframe, + const u8 *da, const u8 *sa) +{ + struct rx_pkt_attrib *pattrib = &prframe->u.hdr.attrib; + u8 ret = _SUCCESS; + + /* Use the recommendation method form Wi-Fi alliance to check subframe */ + /* in protected network */ + if (padapter->registrypriv.amsdu_mode == RTW_AMSDU_MODE_NON_SPP && + padapter->securitypriv.dot11PrivacyAlgrthm != _NO_PRIVACY_) { + + /* 1.check From DS */ + if (pattrib->to_fr_ds == 2) { + if (_rtw_memcmp(da, pattrib->ra, ETH_ALEN) == _FALSE) + ret = _FAIL; + } + + /* 2.check To DS */ + if (pattrib->to_fr_ds == 1) { + if (_rtw_memcmp(sa, pattrib->ta, ETH_ALEN) == _FALSE) + ret = _FAIL; + } + + /* 3.Check whether DA is AA:AA:03:00:00:00 */ + if (_rtw_memcmp(da, rtw_rfc1042_header, ETH_ALEN) == _TRUE) + ret = _FAIL; + + } + + return ret; + +} + +int amsdu_to_msdu(_adapter *padapter, union recv_frame *prframe) +{ + struct rx_pkt_attrib *rattrib = &prframe->u.hdr.attrib; + int a_len, padding_len; + u16 nSubframe_Length; + u8 nr_subframes, i; + u8 *pdata; + _pkt *sub_pkt, *subframes[MAX_SUBFRAME_COUNT]; + struct recv_priv *precvpriv = &padapter->recvpriv; + _queue *pfree_recv_queue = &(precvpriv->free_recv_queue); + const u8 *da, *sa; + int act; +#if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + struct xmit_frame *fwd_frame; + _list f_list; +#endif + enum rtw_rx_llc_hdl llc_hdl; + u8 mctrl_len = 0; + int ret = _SUCCESS; + + nr_subframes = 0; + + recvframe_pull(prframe, rattrib->hdrlen); + + if (rattrib->iv_len > 0) + recvframe_pull(prframe, rattrib->iv_len); + if (rattrib->encrypt) + recvframe_pull_tail(prframe, rattrib->icv_len); + + a_len = prframe->u.hdr.len; + pdata = prframe->u.hdr.rx_data; + + while (a_len > ETH_HLEN) { + /* Offset 12 denote 2 mac address */ + nSubframe_Length = RTW_GET_BE16(pdata + 12); + if (a_len < (ETHERNET_HEADER_SIZE + nSubframe_Length)) { + RTW_INFO("nRemain_Length is %d and nSubframe_Length is : %d\n", a_len, nSubframe_Length); + break; + } + + act = RTW_RX_MSDU_ACT_INDICATE; + #if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + fwd_frame = NULL; + #endif + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + u8 *mda = pdata, *msa = pdata + ETH_ALEN; + struct rtw_ieee80211s_hdr *mctrl = (struct rtw_ieee80211s_hdr *)(pdata + ETH_HLEN); + int v_ret; + + v_ret = rtw_mesh_rx_data_validate_mctrl(padapter, prframe + , mctrl, mda, msa, &mctrl_len, &da, &sa); + + if (validate_amsdu_content(padapter, prframe, da, sa) == _FAIL) { + RTW_INFO("%s check subframe content fail!\n", __func__); + break; + } + + if (v_ret != _SUCCESS) + goto move_to_next; + + llc_hdl = rtw_recv_llc_parse(pdata + ETH_HLEN + mctrl_len, nSubframe_Length - mctrl_len); + act = rtw_mesh_rx_msdu_act_check(prframe + , mda, msa, da, sa, mctrl + , pdata + ETH_HLEN + mctrl_len, llc_hdl + , &fwd_frame, &f_list); + } else + #endif + { + da = pdata; + sa = pdata + ETH_ALEN; + + if (validate_amsdu_content(padapter, prframe, da, sa) == _FAIL) { + RTW_INFO("%s check subframe content fail!\n", __func__); + break; + } + + llc_hdl = rtw_recv_llc_parse(pdata + ETH_HLEN, nSubframe_Length); + #ifdef CONFIG_AP_MODE + if (MLME_IS_AP(padapter)) { + act = rtw_ap_rx_msdu_act_check(prframe, da, sa + , pdata + ETH_HLEN, llc_hdl, &fwd_frame, &f_list); + } else + #endif + if (MLME_IS_STA(padapter)) + act = rtw_sta_rx_amsdu_act_check(prframe, da, sa); + } + + if (!act) + goto move_to_next; + + rtw_led_rx_control(padapter, da); + + sub_pkt = rtw_os_alloc_msdu_pkt(prframe, da, sa + , pdata + ETH_HLEN + mctrl_len, nSubframe_Length - mctrl_len, llc_hdl); + if (sub_pkt == NULL) { + if (act & RTW_RX_MSDU_ACT_INDICATE) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME %s rtw_os_alloc_msdu_pkt fail\n", __func__); + #endif + } + #if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + if (act & RTW_RX_MSDU_ACT_FORWARD) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s rtw_os_alloc_msdu_pkt fail\n", __func__); + #endif + recv_free_fwd_resource(padapter, fwd_frame, &f_list); + } + #endif + break; + } + + #if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + if (act & RTW_RX_MSDU_ACT_FORWARD) { + recv_fwd_pkt_hdl(padapter, sub_pkt, act, fwd_frame, &f_list); + if (!(act & RTW_RX_MSDU_ACT_INDICATE)) + goto move_to_next; + } + #endif + + if (rtw_recv_indicatepkt_check(prframe, rtw_os_pkt_data(sub_pkt), rtw_os_pkt_len(sub_pkt)) == _SUCCESS) + subframes[nr_subframes++] = sub_pkt; + else + rtw_os_pkt_free(sub_pkt); + +move_to_next: + /* move the data point to data content */ + pdata += ETH_HLEN; + a_len -= ETH_HLEN; + + if (nr_subframes >= MAX_SUBFRAME_COUNT) { + RTW_WARN("ParseSubframe(): Too many Subframes! Packets dropped!\n"); + break; + } + + pdata += nSubframe_Length; + a_len -= nSubframe_Length; + if (a_len != 0) { + padding_len = 4 - ((nSubframe_Length + ETH_HLEN) & (4 - 1)); + if (padding_len == 4) + padding_len = 0; + + if (a_len < padding_len) { + RTW_INFO("ParseSubframe(): a_len < padding_len !\n"); + break; + } + pdata += padding_len; + a_len -= padding_len; + } + } + + for (i = 0; i < nr_subframes; i++) { + sub_pkt = subframes[i]; + + /* Indicat the packets to upper layer */ + if (sub_pkt) + rtw_os_recv_indicate_pkt(padapter, sub_pkt, prframe); + } + + prframe->u.hdr.len = 0; + rtw_free_recvframe(prframe, pfree_recv_queue);/* free this recv_frame */ + + return ret; +} + +static int recv_process_mpdu(_adapter *padapter, union recv_frame *prframe) +{ + _queue *pfree_recv_queue = &padapter->recvpriv.free_recv_queue; + struct rx_pkt_attrib *pattrib = &prframe->u.hdr.attrib; + int ret; + + if (pattrib->amsdu) { + ret = amsdu_to_msdu(padapter, prframe); + if (ret != _SUCCESS) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" amsdu_to_msdu fail\n" + , FUNC_ADPT_ARG(padapter)); + #endif + rtw_free_recvframe(prframe, pfree_recv_queue); + goto exit; + } + } else { + u8 *msdu = get_recvframe_data(prframe) + + pattrib->hdrlen + pattrib->iv_len + RATTRIB_GET_MCTRL_LEN(pattrib); + u16 msdu_len = prframe->u.hdr.len + - pattrib->hdrlen - pattrib->iv_len - RATTRIB_GET_MCTRL_LEN(pattrib) + - (pattrib->encrypt ? pattrib->icv_len : 0); + enum rtw_rx_llc_hdl llc_hdl = rtw_recv_llc_parse(msdu, msdu_len); + int act = RTW_RX_MSDU_ACT_INDICATE; + + #if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + struct xmit_frame *fwd_frame = NULL; + _list f_list; + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + if (pattrib->mesh_ctrl_present) + act = rtw_mesh_rx_msdu_act_check(prframe + , pattrib->mda, pattrib->msa + , pattrib->dst, pattrib->src + , (struct rtw_ieee80211s_hdr *)(msdu - RATTRIB_GET_MCTRL_LEN(pattrib)) + , msdu, llc_hdl + , &fwd_frame, &f_list); + } else + #endif + if (MLME_IS_AP(padapter)) + act = rtw_ap_rx_msdu_act_check(prframe, pattrib->dst, pattrib->src + , msdu, llc_hdl, &fwd_frame, &f_list); + #endif + + #if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + if (!act) { + rtw_free_recvframe(prframe, pfree_recv_queue); + ret = _FAIL; + goto exit; + } + #endif + + rtw_led_rx_control(padapter, pattrib->dst); + + ret = wlanhdr_to_ethhdr(prframe, llc_hdl); + if (ret != _SUCCESS) { + if (act & RTW_RX_MSDU_ACT_INDICATE) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" wlanhdr_to_ethhdr: drop pkt\n" + , FUNC_ADPT_ARG(padapter)); + #endif + } + #if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + if (act & RTW_RX_MSDU_ACT_FORWARD) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s wlanhdr_to_ethhdr fail\n", __func__); + #endif + recv_free_fwd_resource(padapter, fwd_frame, &f_list); + } + #endif + rtw_free_recvframe(prframe, pfree_recv_queue); + goto exit; + } + + #if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + if (act & RTW_RX_MSDU_ACT_FORWARD) { + recv_fwd_pkt_hdl(padapter, prframe->u.hdr.pkt, act, fwd_frame, &f_list); + if (!(act & RTW_RX_MSDU_ACT_INDICATE)) { + prframe->u.hdr.pkt = NULL; + rtw_free_recvframe(prframe, pfree_recv_queue); + goto exit; + } + } + #endif + + if (!RTW_CANNOT_RUN(padapter)) { + ret = rtw_recv_indicatepkt_check(prframe + , get_recvframe_data(prframe), get_recvframe_len(prframe)); + if (ret != _SUCCESS) { + rtw_free_recvframe(prframe, pfree_recv_queue); + goto exit; + } + + /* indicate this recv_frame */ + ret = rtw_recv_indicatepkt(padapter, prframe); + if (ret != _SUCCESS) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" rtw_recv_indicatepkt fail!\n" + , FUNC_ADPT_ARG(padapter)); + #endif + goto exit; + } + } else { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" DS:%u SR:%u\n" + , FUNC_ADPT_ARG(padapter) + , rtw_is_drv_stopped(padapter) + , rtw_is_surprise_removed(padapter)); + #endif + ret = _SUCCESS; /* don't count as packet drop */ + rtw_free_recvframe(prframe, pfree_recv_queue); + } + } + +exit: + return ret; +} + +#if defined(CONFIG_80211N_HT) && defined(CONFIG_RECV_REORDERING_CTRL) +static int check_indicate_seq(struct recv_reorder_ctrl *preorder_ctrl, u16 seq_num) +{ + PADAPTER padapter = preorder_ctrl->padapter; + struct recv_priv *precvpriv = &padapter->recvpriv; + u8 wsize = preorder_ctrl->wsize_b; + u16 wend; + + /* Rx Reorder initialize condition. */ + if (preorder_ctrl->indicate_seq == 0xFFFF) { + preorder_ctrl->indicate_seq = seq_num; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u SN_INIT indicate_seq:%d, seq_num:%d\n" + , FUNC_ADPT_ARG(padapter), preorder_ctrl->tid, preorder_ctrl->indicate_seq, seq_num); + #endif + } + wend = (preorder_ctrl->indicate_seq + wsize - 1) & 0xFFF; /* % 4096; */ + + /* Drop out the packet which SeqNum is smaller than WinStart */ + if (SN_LESS(seq_num, preorder_ctrl->indicate_seq)) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO(FUNC_ADPT_FMT" tid:%u indicate_seq:%d > seq_num:%d\n" + , FUNC_ADPT_ARG(padapter), preorder_ctrl->tid, preorder_ctrl->indicate_seq, seq_num); + #endif + return _FALSE; + } + + /* + * Sliding window manipulation. Conditions includes: + * 1. Incoming SeqNum is equal to WinStart =>Window shift 1 + * 2. Incoming SeqNum is larger than the WinEnd => Window shift N + */ + if (SN_EQUAL(seq_num, preorder_ctrl->indicate_seq)) { + preorder_ctrl->indicate_seq = (preorder_ctrl->indicate_seq + 1) & 0xFFF; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u SN_EQUAL indicate_seq:%d, seq_num:%d\n" + , FUNC_ADPT_ARG(padapter), preorder_ctrl->tid, preorder_ctrl->indicate_seq, seq_num); + #endif + + } else if (SN_LESS(wend, seq_num)) { + /* boundary situation, when seq_num cross 0xFFF */ + if (seq_num >= (wsize - 1)) + preorder_ctrl->indicate_seq = seq_num + 1 - wsize; + else + preorder_ctrl->indicate_seq = 0xFFF - (wsize - (seq_num + 1)) + 1; + + precvpriv->dbg_rx_ampdu_window_shift_cnt++; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u SN_LESS(wend, seq_num) indicate_seq:%d, seq_num:%d\n" + , FUNC_ADPT_ARG(padapter), preorder_ctrl->tid, preorder_ctrl->indicate_seq, seq_num); + #endif + } + + return _TRUE; +} + +static int enqueue_reorder_recvframe(struct recv_reorder_ctrl *preorder_ctrl, union recv_frame *prframe) +{ + struct rx_pkt_attrib *pattrib = &prframe->u.hdr.attrib; + _queue *ppending_recvframe_queue = &preorder_ctrl->pending_recvframe_queue; + _list *phead, *plist; + union recv_frame *pnextrframe; + struct rx_pkt_attrib *pnextattrib; + + /* DbgPrint("+enqueue_reorder_recvframe()\n"); */ + + /* _enter_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + /* _rtw_spinlock_ex(&ppending_recvframe_queue->lock); */ + + + phead = get_list_head(ppending_recvframe_queue); + plist = get_next(phead); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + pnextrframe = LIST_CONTAINOR(plist, union recv_frame, u); + pnextattrib = &pnextrframe->u.hdr.attrib; + + if (SN_LESS(pnextattrib->seq_num, pattrib->seq_num)) + plist = get_next(plist); + else if (SN_EQUAL(pnextattrib->seq_num, pattrib->seq_num)) { + /* Duplicate entry is found!! Do not insert current entry. */ + + /* _exit_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + + return _FALSE; + } else + break; + + /* DbgPrint("enqueue_reorder_recvframe():while\n"); */ + + } + + + /* _enter_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + /* _rtw_spinlock_ex(&ppending_recvframe_queue->lock); */ + + rtw_list_delete(&(prframe->u.hdr.list)); + + rtw_list_insert_tail(&(prframe->u.hdr.list), plist); + + /* _rtw_spinunlock_ex(&ppending_recvframe_queue->lock); */ + /* _exit_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + + + return _TRUE; + +} + +static void recv_indicatepkts_pkt_loss_cnt(_adapter *padapter, u64 prev_seq, u64 current_seq) +{ + struct recv_priv *precvpriv = &padapter->recvpriv; + + if (current_seq < prev_seq) { + precvpriv->dbg_rx_ampdu_loss_count += (4096 + current_seq - prev_seq); + precvpriv->rx_drop += (4096 + current_seq - prev_seq); + } else { + precvpriv->dbg_rx_ampdu_loss_count += (current_seq - prev_seq); + precvpriv->rx_drop += (current_seq - prev_seq); + } +} + +static int recv_indicatepkts_in_order(_adapter *padapter, struct recv_reorder_ctrl *preorder_ctrl, int bforced) +{ + /* _irqL irql; */ + _list *phead, *plist; + union recv_frame *prframe; + struct rx_pkt_attrib *pattrib; + /* u8 index = 0; */ + int bPktInBuf = _FALSE; + struct recv_priv *precvpriv = &padapter->recvpriv; + _queue *ppending_recvframe_queue = &preorder_ctrl->pending_recvframe_queue; + + DBG_COUNTER(padapter->rx_logs.core_rx_post_indicate_in_oder); + + /* DbgPrint("+recv_indicatepkts_in_order\n"); */ + + /* _enter_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + /* _rtw_spinlock_ex(&ppending_recvframe_queue->lock); */ + + phead = get_list_head(ppending_recvframe_queue); + plist = get_next(phead); + +#if 0 + /* Check if there is any other indication thread running. */ + if (pTS->RxIndicateState == RXTS_INDICATE_PROCESSING) + return; +#endif + + /* Handling some condition for forced indicate case. */ + if (bforced == _TRUE) { + precvpriv->dbg_rx_ampdu_forced_indicate_count++; + if (rtw_is_list_empty(phead)) { + /* _exit_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + /* _rtw_spinunlock_ex(&ppending_recvframe_queue->lock); */ + return _TRUE; + } + + prframe = LIST_CONTAINOR(plist, union recv_frame, u); + pattrib = &prframe->u.hdr.attrib; + + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u FORCE indicate_seq:%d, seq_num:%d\n" + , FUNC_ADPT_ARG(padapter), preorder_ctrl->tid, preorder_ctrl->indicate_seq, pattrib->seq_num); + #endif + recv_indicatepkts_pkt_loss_cnt(padapter, preorder_ctrl->indicate_seq, pattrib->seq_num); + preorder_ctrl->indicate_seq = pattrib->seq_num; + } + + /* Prepare indication list and indication. */ + /* Check if there is any packet need indicate. */ + while (!rtw_is_list_empty(phead)) { + + prframe = LIST_CONTAINOR(plist, union recv_frame, u); + pattrib = &prframe->u.hdr.attrib; + + if (!SN_LESS(preorder_ctrl->indicate_seq, pattrib->seq_num)) { + +#if 0 + /* This protect buffer from overflow. */ + if (index >= REORDER_WIN_SIZE) { + RT_ASSERT(FALSE, ("IndicateRxReorderList(): Buffer overflow!!\n")); + bPktInBuf = TRUE; + break; + } +#endif + + plist = get_next(plist); + rtw_list_delete(&(prframe->u.hdr.list)); + + if (SN_EQUAL(preorder_ctrl->indicate_seq, pattrib->seq_num)) { + preorder_ctrl->indicate_seq = (preorder_ctrl->indicate_seq + 1) & 0xFFF; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u SN_EQUAL indicate_seq:%d, seq_num:%d\n" + , FUNC_ADPT_ARG(padapter), preorder_ctrl->tid, preorder_ctrl->indicate_seq, pattrib->seq_num); + #endif + } + +#if 0 + index++; + if (index == 1) { + /* Cancel previous pending timer. */ + /* PlatformCancelTimer(Adapter, &pTS->RxPktPendingTimer); */ + if (bforced != _TRUE) { + /* RTW_INFO("_cancel_timer_ex(&preorder_ctrl->reordering_ctrl_timer);\n"); */ + _cancel_timer_ex(&preorder_ctrl->reordering_ctrl_timer); + } + } +#endif + + /* Set this as a lock to make sure that only one thread is indicating packet. */ + /* pTS->RxIndicateState = RXTS_INDICATE_PROCESSING; */ + + /* Indicate packets */ + /* RT_ASSERT((index<=REORDER_WIN_SIZE), ("RxReorderIndicatePacket(): Rx Reorder buffer full!!\n")); */ + + + /* indicate this recv_frame */ + /* DbgPrint("recv_indicatepkts_in_order, indicate_seq=%d, seq_num=%d\n", precvpriv->indicate_seq, pattrib->seq_num); */ + if (recv_process_mpdu(padapter, prframe) != _SUCCESS) + precvpriv->dbg_rx_drop_count++; + + /* Update local variables. */ + bPktInBuf = _FALSE; + + } else { + bPktInBuf = _TRUE; + break; + } + + /* DbgPrint("recv_indicatepkts_in_order():while\n"); */ + + } + + /* _rtw_spinunlock_ex(&ppending_recvframe_queue->lock); */ + /* _exit_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + +#if 0 + /* Release the indication lock and set to new indication step. */ + if (bPktInBuf) { + /* Set new pending timer. */ + /* pTS->RxIndicateState = RXTS_INDICATE_REORDER; */ + /* PlatformSetTimer(Adapter, &pTS->RxPktPendingTimer, pHTInfo->RxReorderPendingTime); */ + + _set_timer(&preorder_ctrl->reordering_ctrl_timer, REORDER_WAIT_TIME); + } else { + /* pTS->RxIndicateState = RXTS_INDICATE_IDLE; */ + } +#endif + /* _exit_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + + /* return _TRUE; */ + return bPktInBuf; + +} + +static int recv_indicatepkt_reorder(_adapter *padapter, union recv_frame *prframe) +{ + _irqL irql; + struct rx_pkt_attrib *pattrib = &prframe->u.hdr.attrib; + struct recv_reorder_ctrl *preorder_ctrl = prframe->u.hdr.preorder_ctrl; + _queue *ppending_recvframe_queue = preorder_ctrl ? &preorder_ctrl->pending_recvframe_queue : NULL; + struct recv_priv *precvpriv = &padapter->recvpriv; + + if (!pattrib->qos || !preorder_ctrl || preorder_ctrl->enable == _FALSE) + goto _success_exit; + + + DBG_COUNTER(padapter->rx_logs.core_rx_post_indicate_reoder); + + _enter_critical_bh(&ppending_recvframe_queue->lock, &irql); + + + if(rtw_test_and_clear_bit(RTW_RECV_ACK_OR_TIMEOUT, &preorder_ctrl->rec_abba_rsp_ack)) + preorder_ctrl->indicate_seq = 0xFFFF; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ %s:preorder_ctrl->rec_abba_rsp_ack = %u,indicate_seq = %d\n" + , __func__ + , preorder_ctrl->rec_abba_rsp_ack + , preorder_ctrl->indicate_seq); + #endif + + /* s2. check if winstart_b(indicate_seq) needs to been updated */ + if (!check_indicate_seq(preorder_ctrl, pattrib->seq_num)) { + precvpriv->dbg_rx_ampdu_drop_count++; + /* pHTInfo->RxReorderDropCounter++; */ + /* ReturnRFDList(Adapter, pRfd); */ + /* _exit_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + /* return _FAIL; */ + + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" check_indicate_seq fail\n" + , FUNC_ADPT_ARG(padapter)); + #endif +#if 0 + rtw_recv_indicatepkt(padapter, prframe); + + _exit_critical_bh(&ppending_recvframe_queue->lock, &irql); + + goto _success_exit; +#else + goto _err_exit; +#endif + } + + + /* s3. Insert all packet into Reorder Queue to maintain its ordering. */ + if (!enqueue_reorder_recvframe(preorder_ctrl, prframe)) { + /* DbgPrint("recv_indicatepkt_reorder, enqueue_reorder_recvframe fail!\n"); */ + /* _exit_critical_ex(&ppending_recvframe_queue->lock, &irql); */ + /* return _FAIL; */ + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" enqueue_reorder_recvframe fail\n" + , FUNC_ADPT_ARG(padapter)); + #endif + goto _err_exit; + } + + + /* s4. */ + /* Indication process. */ + /* After Packet dropping and Sliding Window shifting as above, we can now just indicate the packets */ + /* with the SeqNum smaller than latest WinStart and buffer other packets. */ + /* */ + /* For Rx Reorder condition: */ + /* 1. All packets with SeqNum smaller than WinStart => Indicate */ + /* 2. All packets with SeqNum larger than or equal to WinStart => Buffer it. */ + /* */ + + /* recv_indicatepkts_in_order(padapter, preorder_ctrl, _TRUE); */ + if (recv_indicatepkts_in_order(padapter, preorder_ctrl, _FALSE) == _TRUE) { + if (!preorder_ctrl->bReorderWaiting) { + preorder_ctrl->bReorderWaiting = _TRUE; + _set_timer(&preorder_ctrl->reordering_ctrl_timer, REORDER_WAIT_TIME); + } + _exit_critical_bh(&ppending_recvframe_queue->lock, &irql); + } else { + preorder_ctrl->bReorderWaiting = _FALSE; + _exit_critical_bh(&ppending_recvframe_queue->lock, &irql); + _cancel_timer_ex(&preorder_ctrl->reordering_ctrl_timer); + } + + return RTW_RX_HANDLED; + +_success_exit: + + return _SUCCESS; + +_err_exit: + + _exit_critical_bh(&ppending_recvframe_queue->lock, &irql); + + return _FAIL; +} + + +void rtw_reordering_ctrl_timeout_handler(void *pcontext) +{ + _irqL irql; + struct recv_reorder_ctrl *preorder_ctrl = (struct recv_reorder_ctrl *)pcontext; + _adapter *padapter = NULL; + _queue *ppending_recvframe_queue = NULL; + + + if (preorder_ctrl == NULL) + return; + + padapter = preorder_ctrl->padapter; + if (RTW_CANNOT_RUN(padapter)) + return; + + ppending_recvframe_queue = &preorder_ctrl->pending_recvframe_queue; + + /* RTW_INFO("+rtw_reordering_ctrl_timeout_handler()=>\n"); */ + + _enter_critical_bh(&ppending_recvframe_queue->lock, &irql); + + preorder_ctrl->bReorderWaiting = _FALSE; + + if (recv_indicatepkts_in_order(padapter, preorder_ctrl, _TRUE) == _TRUE) + _set_timer(&preorder_ctrl->reordering_ctrl_timer, REORDER_WAIT_TIME); + + _exit_critical_bh(&ppending_recvframe_queue->lock, &irql); + +} +#endif /* defined(CONFIG_80211N_HT) && defined(CONFIG_RECV_REORDERING_CTRL) */ + +static void recv_set_iseq_before_mpdu_process(union recv_frame *rframe, u16 seq_num, const char *caller) +{ +#if defined(CONFIG_80211N_HT) && defined(CONFIG_RECV_REORDERING_CTRL) + struct recv_reorder_ctrl *reorder_ctrl = rframe->u.hdr.preorder_ctrl; + + if (reorder_ctrl) { + reorder_ctrl->indicate_seq = seq_num; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ %s("ADPT_FMT")-B tid:%u indicate_seq:%d, seq_num:%d\n" + , caller, ADPT_ARG(reorder_ctrl->padapter) + , reorder_ctrl->tid, reorder_ctrl->indicate_seq, seq_num); + #endif + } +#endif +} + +static void recv_set_iseq_after_mpdu_process(union recv_frame *rframe, u16 seq_num, const char *caller) +{ +#if defined(CONFIG_80211N_HT) && defined(CONFIG_RECV_REORDERING_CTRL) + struct recv_reorder_ctrl *reorder_ctrl = rframe->u.hdr.preorder_ctrl; + + if (reorder_ctrl) { + reorder_ctrl->indicate_seq = (reorder_ctrl->indicate_seq + 1) % 4096; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ %s("ADPT_FMT")-A tid:%u indicate_seq:%d, seq_num:%d\n" + , caller, ADPT_ARG(reorder_ctrl->padapter) + , reorder_ctrl->tid, reorder_ctrl->indicate_seq, seq_num); + #endif + } +#endif +} + +#ifdef CONFIG_MP_INCLUDED +int validate_mp_recv_frame(_adapter *adapter, union recv_frame *precv_frame) +{ + int ret = _SUCCESS; + u8 *ptr = precv_frame->u.hdr.rx_data; + u8 type, subtype; + struct mp_priv *pmppriv = &adapter->mppriv; + struct mp_tx *pmptx; + unsigned char *sa , *da, *bs; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + u32 i = 0; + u8 rtk_prefix[]={0x52, 0x65, 0x61, 0x6C, 0x4C, 0x6F, 0x76, 0x65, 0x54, 0x65, 0x6B}; + u8 *prx_data; + pmptx = &pmppriv->tx; + + + if (pmppriv->mplink_brx == _FALSE) { + + u8 bDumpRxPkt = 0; + type = GetFrameType(ptr); + subtype = get_frame_sub_type(ptr); /* bit(7)~bit(2) */ + + RTW_DBG("hdr len = %d iv_len=%d \n", pattrib->hdrlen , pattrib->iv_len); + prx_data = ptr + pattrib->hdrlen + pattrib->iv_len; + + for (i = 0; i < precv_frame->u.hdr.len; i++) { + if (precv_frame->u.hdr.len < (11 + i)) + break; + + if (_rtw_memcmp(prx_data + i, (void *)&rtk_prefix, 11) == _FALSE) { + bDumpRxPkt = 0; + RTW_DBG("prx_data = %02X != rtk_prefix[%d] = %02X \n", *(prx_data + i), i , rtk_prefix[i]); + } else { + bDumpRxPkt = 1; + RTW_DBG("prx_data = %02X = rtk_prefix[%d] = %02X \n", *(prx_data + i), i , rtk_prefix[i]); + break; + } + } + + if (bDumpRxPkt == 1) { /* dump all rx packets */ + int i; + RTW_INFO("############ type:0x%02x subtype:0x%02x #################\n", type, subtype); + + for (i = 0; i < precv_frame->u.hdr.len; i = i + 8) + RTW_INFO("%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:\n", *(ptr + i), + *(ptr + i + 1), *(ptr + i + 2) , *(ptr + i + 3) , *(ptr + i + 4), *(ptr + i + 5), *(ptr + i + 6), *(ptr + i + 7)); + RTW_INFO("#############################\n"); + _rtw_memset(pmppriv->mplink_buf, '\0' , sizeof(pmppriv->mplink_buf)); + _rtw_memcpy(pmppriv->mplink_buf, ptr, precv_frame->u.hdr.len); + pmppriv->mplink_rx_len = precv_frame->u.hdr.len; + pmppriv->mplink_brx =_TRUE; + } + } + if (pmppriv->bloopback) { + if (_rtw_memcmp(ptr + 24, pmptx->buf + 24, precv_frame->u.hdr.len - 24) == _FALSE) { + RTW_INFO("Compare payload content Fail !!!\n"); + ret = _FAIL; + } + } + if (pmppriv->bSetRxBssid == _TRUE) { + + sa = get_addr2_ptr(ptr); + da = GetAddr1Ptr(ptr); + bs = GetAddr3Ptr(ptr); + type = GetFrameType(ptr); + subtype = get_frame_sub_type(ptr); /* bit(7)~bit(2) */ + + if (_rtw_memcmp(bs, adapter->mppriv.network_macaddr, ETH_ALEN) == _FALSE) + ret = _FAIL; + + RTW_DBG("############ type:0x%02x subtype:0x%02x #################\n", type, subtype); + RTW_DBG("A2 sa %02X:%02X:%02X:%02X:%02X:%02X \n", *(sa) , *(sa + 1), *(sa+ 2), *(sa + 3), *(sa + 4), *(sa + 5)); + RTW_DBG("A1 da %02X:%02X:%02X:%02X:%02X:%02X \n", *(da) , *(da + 1), *(da+ 2), *(da + 3), *(da + 4), *(da + 5)); + RTW_DBG("A3 bs %02X:%02X:%02X:%02X:%02X:%02X \n --------------------------\n", *(bs) , *(bs + 1), *(bs+ 2), *(bs + 3), *(bs + 4), *(bs + 5)); + } + + if (!adapter->mppriv.bmac_filter) + return ret; + + if (_rtw_memcmp(get_addr2_ptr(ptr), adapter->mppriv.mac_filter, ETH_ALEN) == _FALSE) + ret = _FAIL; + + return ret; +} + +static sint MPwlanhdr_to_ethhdr(union recv_frame *precvframe) +{ + sint rmv_len; + u16 len; + u8 mcastheadermac[] = {0x01, 0x00, 0x5e}; + sint ret = _SUCCESS; + _adapter *adapter = precvframe->u.hdr.adapter; + + u8 *ptr = get_recvframe_data(precvframe) ; /* point to frame_ctrl field */ + struct rx_pkt_attrib *pattrib = &precvframe->u.hdr.attrib; + enum rtw_rx_llc_hdl llc_hdl; + + + if (pattrib->encrypt) + recvframe_pull_tail(precvframe, pattrib->icv_len); + + llc_hdl = rtw_recv_llc_parse(ptr + pattrib->hdrlen + pattrib->iv_len + , precvframe->u.hdr.len - pattrib->hdrlen - pattrib->iv_len); + + rmv_len = pattrib->hdrlen + pattrib->iv_len + (llc_hdl ? SNAP_SIZE : 0); + len = precvframe->u.hdr.len - rmv_len; + + ptr = recvframe_pull(precvframe, (rmv_len - sizeof(struct ethhdr) + (llc_hdl ? 2 : 0))); + + _rtw_memcpy(ptr, pattrib->dst, ETH_ALEN); + _rtw_memcpy(ptr + ETH_ALEN, pattrib->src, ETH_ALEN); + + if (!llc_hdl) { + len = htons(len); + _rtw_memcpy(ptr + 12, &len, 2); + } + + + len = htons(pattrib->seq_num); + /* RTW_INFO("wlan seq = %d ,seq_num =%x\n",len,pattrib->seq_num); */ + _rtw_memcpy(ptr + 12, &len, 2); + if (adapter->mppriv.bRTWSmbCfg == _TRUE) { + /* if(_rtw_memcmp(mcastheadermac, pattrib->dst, 3) == _TRUE) */ /* SimpleConfig Dest. */ + /* _rtw_memcpy(ptr+ETH_ALEN, pattrib->bssid, ETH_ALEN); */ + + if (_rtw_memcmp(mcastheadermac, pattrib->bssid, 3) == _TRUE) /* SimpleConfig Dest. */ + _rtw_memcpy(ptr, pattrib->bssid, ETH_ALEN); + + } + + + return ret; + +} + + +int mp_recv_frame(_adapter *padapter, union recv_frame *rframe) +{ + int ret = _SUCCESS; + struct rx_pkt_attrib *pattrib = &rframe->u.hdr.attrib; + _queue *pfree_recv_queue = &padapter->recvpriv.free_recv_queue; +#ifdef CONFIG_MP_INCLUDED + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mp_priv *pmppriv = &padapter->mppriv; +#endif /* CONFIG_MP_INCLUDED */ + u8 type; + u8 *ptr = rframe->u.hdr.rx_data; + u8 *psa, *pda, *pbssid; + struct sta_info *psta = NULL; + DBG_COUNTER(padapter->rx_logs.core_rx_pre); + + if ((check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) { /* &&(padapter->mppriv.check_mp_pkt == 0)) */ + if (pattrib->crc_err == 1) + padapter->mppriv.rx_crcerrpktcount++; + else { + if (_SUCCESS == validate_mp_recv_frame(padapter, rframe)) + padapter->mppriv.rx_pktcount++; + else + padapter->mppriv.rx_pktcount_filter_out++; + } + + if (pmppriv->rx_bindicatePkt == _FALSE) { + ret = _FAIL; + rtw_free_recvframe(rframe, pfree_recv_queue);/* free this recv_frame */ + goto exit; + } else { + type = GetFrameType(ptr); + pattrib->to_fr_ds = get_tofr_ds(ptr); + pattrib->frag_num = GetFragNum(ptr); + pattrib->seq_num = GetSequence(ptr); + pattrib->pw_save = GetPwrMgt(ptr); + pattrib->mfrag = GetMFrag(ptr); + pattrib->mdata = GetMData(ptr); + pattrib->privacy = GetPrivacy(ptr); + pattrib->order = GetOrder(ptr); + + if (type == WIFI_DATA_TYPE) { + pda = get_da(ptr); + psa = get_sa(ptr); + pbssid = get_hdr_bssid(ptr); + + _rtw_memcpy(pattrib->dst, pda, ETH_ALEN); + _rtw_memcpy(pattrib->src, psa, ETH_ALEN); + _rtw_memcpy(pattrib->bssid, pbssid, ETH_ALEN); + + switch (pattrib->to_fr_ds) { + case 0: + _rtw_memcpy(pattrib->ra, pda, ETH_ALEN); + _rtw_memcpy(pattrib->ta, psa, ETH_ALEN); + ret = sta2sta_data_frame(padapter, rframe, &psta); + break; + case 1: + _rtw_memcpy(pattrib->ra, pbssid, ETH_ALEN); + _rtw_memcpy(pattrib->ta, psa, ETH_ALEN); + ret = sta2ap_data_frame(padapter, rframe, &psta); + break; + case 2: + _rtw_memcpy(pattrib->ra, pda, ETH_ALEN); + _rtw_memcpy(pattrib->ta, pbssid, ETH_ALEN); + ret = ap2sta_data_frame(padapter, rframe, &psta); + break; + case 3: + _rtw_memcpy(pattrib->ra, GetAddr1Ptr(ptr), ETH_ALEN); + _rtw_memcpy(pattrib->ta, get_addr2_ptr(ptr), ETH_ALEN); + ret = _FAIL; + break; + default: + ret = _FAIL; + break; + } + + if (ret != _SUCCESS) { +#ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" 2_data_frame fail: drop pkt\n" + , FUNC_ADPT_ARG(padapter)); +#endif + ret = _FAIL; + goto exit; + } + + ret = MPwlanhdr_to_ethhdr(rframe); + + if (ret != _SUCCESS) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" wlanhdr_to_ethhdr: drop pkt\n" + , FUNC_ADPT_ARG(padapter)); + #endif + ret = _FAIL; + goto exit; + } + if (!RTW_CANNOT_RUN(padapter)) { + /* indicate this recv_frame */ + ret = rtw_recv_indicatepkt(padapter, rframe); + if (ret != _SUCCESS) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" rtw_recv_indicatepkt fail!\n" + , FUNC_ADPT_ARG(padapter)); + #endif + ret = _FAIL; + goto exit; + } + } else { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" bDriverStopped(%s) OR bSurpriseRemoved(%s)\n" + , FUNC_ADPT_ARG(padapter) + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + #endif + ret = _FAIL; + goto exit; + } + + } + } + } +exit: + rtw_free_recvframe(rframe, pfree_recv_queue);/* free this recv_frame */ + ret = _FAIL; + return ret; + +} +#endif + + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) +int recv_frame_monitor(_adapter *padapter, union recv_frame *rframe) +{ + int ret = _SUCCESS; + _queue *pfree_recv_queue = &padapter->recvpriv.free_recv_queue; + +#ifdef CONFIG_WIFI_MONITOR + struct net_device *ndev = padapter->pnetdev; + _pkt *pskb = NULL; + + if (rframe == NULL) + goto exit; + + /* read skb information from recv frame */ + pskb = rframe->u.hdr.pkt; + pskb->len = rframe->u.hdr.len; + pskb->data = rframe->u.hdr.rx_data; + skb_set_tail_pointer(pskb, rframe->u.hdr.len); + + if (ndev->type == ARPHRD_IEEE80211_RADIOTAP) { + /* fill radiotap header */ + if (rtw_fill_radiotap_hdr(padapter, &rframe->u.hdr.attrib, (u8 *)pskb) == _FAIL) { + ret = _FAIL; + goto exit; + } + } + + /* write skb information to recv frame */ + skb_reset_mac_header(pskb); + rframe->u.hdr.len = pskb->len; + rframe->u.hdr.rx_data = pskb->data; + rframe->u.hdr.rx_head = pskb->head; + rframe->u.hdr.rx_tail = skb_tail_pointer(pskb); + rframe->u.hdr.rx_end = skb_end_pointer(pskb); + + if (!RTW_CANNOT_RUN(padapter)) { + /* indicate this recv_frame */ + ret = rtw_recv_monitor(padapter, rframe); + } else + ret = _FAIL; + +exit: +#endif /* CONFIG_WIFI_MONITOR */ + + if (rframe) /* free this recv_frame */ + rtw_free_recvframe(rframe, pfree_recv_queue); + + return ret; +} +#endif +int recv_func_prehandle(_adapter *padapter, union recv_frame *rframe) +{ + int ret = _SUCCESS; +#ifdef DBG_RX_COUNTER_DUMP + struct rx_pkt_attrib *pattrib = &rframe->u.hdr.attrib; +#endif + _queue *pfree_recv_queue = &padapter->recvpriv.free_recv_queue; + +#ifdef DBG_RX_COUNTER_DUMP + if (padapter->dump_rx_cnt_mode & DUMP_DRV_RX_COUNTER) { + if (pattrib->crc_err == 1) + padapter->drv_rx_cnt_crcerror++; + else + padapter->drv_rx_cnt_ok++; + } +#endif + +#ifdef CONFIG_MP_INCLUDED + if (padapter->registrypriv.mp_mode == 1 || padapter->mppriv.bRTWSmbCfg == _TRUE) { + mp_recv_frame(padapter, rframe); + ret = _FAIL; + goto exit; + } else +#endif + { + /* check the frame crtl field and decache */ + ret = validate_recv_frame(padapter, rframe); + if (ret != _SUCCESS) { + rtw_free_recvframe(rframe, pfree_recv_queue);/* free this recv_frame */ + goto exit; + } + } +exit: + return ret; +} + +/*#define DBG_RX_BMC_FRAME*/ +int recv_func_posthandle(_adapter *padapter, union recv_frame *prframe) +{ + int ret = _SUCCESS; + union recv_frame *orig_prframe = prframe; + struct rx_pkt_attrib *pattrib = &prframe->u.hdr.attrib; + struct recv_priv *precvpriv = &padapter->recvpriv; + _queue *pfree_recv_queue = &padapter->recvpriv.free_recv_queue; +#ifdef CONFIG_TDLS + u8 *psnap_type, *pcategory; +#endif /* CONFIG_TDLS */ + + DBG_COUNTER(padapter->rx_logs.core_rx_post); + + prframe = decryptor(padapter, prframe); + if (prframe == NULL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" decryptor: drop pkt\n" + , FUNC_ADPT_ARG(padapter)); + #endif + ret = _FAIL; + DBG_COUNTER(padapter->rx_logs.core_rx_post_decrypt_err); + goto _recv_data_drop; + } + +#ifdef DBG_RX_BMC_FRAME + if (IS_MCAST(pattrib->ra)) + RTW_INFO("%s =>"ADPT_FMT" Rx BC/MC from "MAC_FMT"\n", __func__, ADPT_ARG(padapter), MAC_ARG(pattrib->ta)); +#endif + +#if 0 + if (is_primary_adapter(padapter)) { + RTW_INFO("+++\n"); + { + int i; + u8 *ptr = get_recvframe_data(prframe); + for (i = 0; i < 140; i = i + 8) + RTW_INFO("%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:", *(ptr + i), + *(ptr + i + 1), *(ptr + i + 2) , *(ptr + i + 3) , *(ptr + i + 4), *(ptr + i + 5), *(ptr + i + 6), *(ptr + i + 7)); + + } + RTW_INFO("---\n"); + } +#endif + +#ifdef CONFIG_TDLS + /* check TDLS frame */ + psnap_type = get_recvframe_data(orig_prframe) + pattrib->hdrlen + pattrib->iv_len + SNAP_SIZE; + pcategory = psnap_type + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN; + + if ((_rtw_memcmp(psnap_type, SNAP_ETH_TYPE_TDLS, ETH_TYPE_LEN)) && + ((*pcategory == RTW_WLAN_CATEGORY_TDLS) || (*pcategory == RTW_WLAN_CATEGORY_P2P))) { + ret = OnTDLS(padapter, prframe); + if (ret == _FAIL) + goto _exit_recv_func; + } +#endif /* CONFIG_TDLS */ + + prframe = recvframe_chk_defrag(padapter, prframe); + if (prframe == NULL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" recvframe_chk_defrag: drop pkt\n" + , FUNC_ADPT_ARG(padapter)); + #endif + DBG_COUNTER(padapter->rx_logs.core_rx_post_defrag_err); + goto _recv_data_drop; + } + + prframe = portctrl(padapter, prframe); + if (prframe == NULL) { + #ifdef DBG_RX_DROP_FRAME + RTW_INFO("DBG_RX_DROP_FRAME "FUNC_ADPT_FMT" portctrl: drop pkt\n" + , FUNC_ADPT_ARG(padapter)); + #endif + ret = _FAIL; + DBG_COUNTER(padapter->rx_logs.core_rx_post_portctrl_err); + goto _recv_data_drop; + } + + count_rx_stats(padapter, prframe, NULL); + +#ifdef CONFIG_WAPI_SUPPORT + rtw_wapi_update_info(padapter, prframe); +#endif + +#if defined(CONFIG_80211N_HT) && defined(CONFIG_RECV_REORDERING_CTRL) + /* including perform A-MPDU Rx Ordering Buffer Control */ + ret = recv_indicatepkt_reorder(padapter, prframe); + if (ret == _FAIL) { + rtw_free_recvframe(orig_prframe, pfree_recv_queue); + goto _recv_data_drop; + } else if (ret == RTW_RX_HANDLED) /* queued OR indicated in order */ + goto _exit_recv_func; +#endif + + recv_set_iseq_before_mpdu_process(prframe, pattrib->seq_num, __func__); + ret = recv_process_mpdu(padapter, prframe); + recv_set_iseq_after_mpdu_process(prframe, pattrib->seq_num, __func__); + if (ret == _FAIL) + goto _recv_data_drop; + +_exit_recv_func: + return ret; + +_recv_data_drop: + precvpriv->dbg_rx_drop_count++; + return ret; +} + +int recv_func(_adapter *padapter, union recv_frame *rframe) +{ + int ret; + struct rx_pkt_attrib *prxattrib = &rframe->u.hdr.attrib; + struct recv_priv *recvpriv = &padapter->recvpriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct mlme_priv *mlmepriv = &padapter->mlmepriv; + u8 *ptr = rframe->u.hdr.rx_data; +#ifdef CONFIG_CUSTOMER_ALIBABA_GENERAL + u8 type; +#endif + + if (check_fwstate(mlmepriv, WIFI_MONITOR_STATE) +#ifdef RTW_SIMPLE_CONFIG + || (check_fwstate(mlmepriv, WIFI_AP_STATE) && padapter->rtw_simple_config == _TRUE && IS_MCAST(get_ra(ptr))) +#endif + ) { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) + recv_frame_monitor(padapter, rframe); +#endif + ret = _SUCCESS; + goto exit; + } + +#ifdef CONFIG_CUSTOMER_ALIBABA_GENERAL + type = GetFrameType(ptr); + if ((type == WIFI_DATA_TYPE)&& check_fwstate(mlmepriv, WIFI_STATION_STATE)) { + struct wlan_network *cur_network = &(mlmepriv->cur_network); + if ( _rtw_memcmp(get_addr2_ptr(ptr), cur_network->network.MacAddress, ETH_ALEN)==0) { + recv_frame_monitor(padapter, rframe); + ret = _SUCCESS; + goto exit; + } + } +#endif + /* check if need to handle uc_swdec_pending_queue*/ + if (check_fwstate(mlmepriv, WIFI_STATION_STATE) && psecuritypriv->busetkipkey) { + union recv_frame *pending_frame; + int cnt = 0; + + while ((pending_frame = rtw_alloc_recvframe(&padapter->recvpriv.uc_swdec_pending_queue))) { + cnt++; + DBG_COUNTER(padapter->rx_logs.core_rx_dequeue); + recv_func_posthandle(padapter, pending_frame); + } + + if (cnt) + RTW_INFO(FUNC_ADPT_FMT" dequeue %d from uc_swdec_pending_queue\n", + FUNC_ADPT_ARG(padapter), cnt); + } + + DBG_COUNTER(padapter->rx_logs.core_rx); + ret = recv_func_prehandle(padapter, rframe); + + if (ret == _SUCCESS) { + + /* check if need to enqueue into uc_swdec_pending_queue*/ + if (check_fwstate(mlmepriv, WIFI_STATION_STATE) && + !IS_MCAST(prxattrib->ra) && prxattrib->encrypt > 0 && + (prxattrib->bdecrypted == 0 || psecuritypriv->sw_decrypt == _TRUE) && + psecuritypriv->ndisauthtype == Ndis802_11AuthModeWPAPSK && + !psecuritypriv->busetkipkey) { + DBG_COUNTER(padapter->rx_logs.core_rx_enqueue); + rtw_enqueue_recvframe(rframe, &padapter->recvpriv.uc_swdec_pending_queue); + /* RTW_INFO("%s: no key, enqueue uc_swdec_pending_queue\n", __func__); */ + + if (recvpriv->free_recvframe_cnt < NR_RECVFRAME / 4) { + /* to prevent from recvframe starvation, get recvframe from uc_swdec_pending_queue to free_recvframe_cnt */ + rframe = rtw_alloc_recvframe(&padapter->recvpriv.uc_swdec_pending_queue); + if (rframe) + goto do_posthandle; + } + goto exit; + } + +do_posthandle: + ret = recv_func_posthandle(padapter, rframe); + } + +exit: + return ret; +} + + +s32 rtw_recv_entry(union recv_frame *precvframe) +{ + _adapter *padapter; + struct recv_priv *precvpriv; + s32 ret = _SUCCESS; + + + + padapter = precvframe->u.hdr.adapter; + + precvpriv = &padapter->recvpriv; + + + ret = recv_func(padapter, precvframe); + if (ret == _FAIL) { + goto _recv_entry_drop; + } + + + precvpriv->rx_pkts++; + + + return ret; + +_recv_entry_drop: + +#ifdef CONFIG_MP_INCLUDED + if (padapter->registrypriv.mp_mode == 1) + padapter->mppriv.rx_pktloss = precvpriv->rx_drop; +#endif + + + + return ret; +} + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS +static void rtw_signal_stat_timer_hdl(void *ctx) +{ + _adapter *adapter = (_adapter *)ctx; + struct recv_priv *recvpriv = &adapter->recvpriv; + + u32 tmp_s, tmp_q; + u8 avg_signal_strength = 0; + u8 avg_signal_qual = 0; + u32 num_signal_strength = 0; + u32 num_signal_qual = 0; + u8 ratio_pre_stat = 0, ratio_curr_stat = 0, ratio_total = 0, ratio_profile = SIGNAL_STAT_CALC_PROFILE_0; + + if (adapter->recvpriv.is_signal_dbg) { + /* update the user specific value, signal_strength_dbg, to signal_strength, rssi */ + adapter->recvpriv.signal_strength = adapter->recvpriv.signal_strength_dbg; + adapter->recvpriv.rssi = (s8)translate_percentage_to_dbm((u8)adapter->recvpriv.signal_strength_dbg); + } else { + + if (recvpriv->signal_strength_data.update_req == 0) { /* update_req is clear, means we got rx */ + avg_signal_strength = recvpriv->signal_strength_data.avg_val; + num_signal_strength = recvpriv->signal_strength_data.total_num; + /* after avg_vals are accquired, we can re-stat the signal values */ + recvpriv->signal_strength_data.update_req = 1; + } + + if (recvpriv->signal_qual_data.update_req == 0) { /* update_req is clear, means we got rx */ + avg_signal_qual = recvpriv->signal_qual_data.avg_val; + num_signal_qual = recvpriv->signal_qual_data.total_num; + /* after avg_vals are accquired, we can re-stat the signal values */ + recvpriv->signal_qual_data.update_req = 1; + } + + if (num_signal_strength == 0) { + if (rtw_get_on_cur_ch_time(adapter) == 0 + || rtw_get_passing_time_ms(rtw_get_on_cur_ch_time(adapter)) < 2 * adapter->mlmeextpriv.mlmext_info.bcn_interval + ) + goto set_timer; + } + + if (check_fwstate(&adapter->mlmepriv, WIFI_UNDER_SURVEY) == _TRUE + || check_fwstate(&adapter->mlmepriv, WIFI_ASOC_STATE) == _FALSE + ) + goto set_timer; + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(adapter, WIFI_UNDER_SURVEY) == _TRUE) + goto set_timer; +#endif + if (adapter->registrypriv.mp_mode == 1) + ratio_profile = SIGNAL_STAT_CALC_PROFILE_2; + else if (RTW_SIGNAL_STATE_CALC_PROFILE < SIGNAL_STAT_CALC_PROFILE_MAX) + ratio_profile = RTW_SIGNAL_STATE_CALC_PROFILE; + + ratio_pre_stat = signal_stat_calc_profile[ratio_profile][0]; + ratio_curr_stat = signal_stat_calc_profile[ratio_profile][1]; + ratio_total = ratio_pre_stat + ratio_curr_stat; + + /* update value of signal_strength, rssi, signal_qual */ + tmp_s = (ratio_curr_stat * avg_signal_strength + ratio_pre_stat * recvpriv->signal_strength); + if (tmp_s % ratio_total) + tmp_s = tmp_s / ratio_total + 1; + else + tmp_s = tmp_s / ratio_total; + if (tmp_s > 100) + tmp_s = 100; + + tmp_q = (ratio_curr_stat * avg_signal_qual + ratio_pre_stat * recvpriv->signal_qual); + if (tmp_q % ratio_total) + tmp_q = tmp_q / ratio_total + 1; + else + tmp_q = tmp_q / ratio_total; + if (tmp_q > 100) + tmp_q = 100; + + recvpriv->signal_strength = tmp_s; + recvpriv->rssi = (s8)translate_percentage_to_dbm(tmp_s); + recvpriv->signal_qual = tmp_q; + +#if defined(DBG_RX_SIGNAL_DISPLAY_PROCESSING) && 1 + RTW_INFO(FUNC_ADPT_FMT" signal_strength:%3u, rssi:%3d, signal_qual:%3u" + ", num_signal_strength:%u, num_signal_qual:%u" + ", on_cur_ch_ms:%d" + "\n" + , FUNC_ADPT_ARG(adapter) + , recvpriv->signal_strength + , recvpriv->rssi + , recvpriv->signal_qual + , num_signal_strength, num_signal_qual + , rtw_get_on_cur_ch_time(adapter) ? rtw_get_passing_time_ms(rtw_get_on_cur_ch_time(adapter)) : 0 + ); +#endif + } + +set_timer: + rtw_set_signal_stat_timer(recvpriv); + +} +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + +static void rx_process_rssi(_adapter *padapter, union recv_frame *prframe) +{ + struct rx_pkt_attrib *pattrib = &prframe->u.hdr.attrib; +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + struct signal_stat *signal_stat = &padapter->recvpriv.signal_strength_data; +#else /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + u32 last_rssi, tmp_val; +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + + /* RTW_INFO("process_rssi=> pattrib->rssil(%d) signal_strength(%d)\n ",pattrib->recv_signal_power,pattrib->signal_strength); */ + /* if(pRfd->Status.bPacketToSelf || pRfd->Status.bPacketBeacon) */ + { +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + if (signal_stat->update_req) { + signal_stat->total_num = 0; + signal_stat->total_val = 0; + signal_stat->update_req = 0; + } + + signal_stat->total_num++; + signal_stat->total_val += pattrib->phy_info.signal_strength; + signal_stat->avg_val = signal_stat->total_val / signal_stat->total_num; +#else /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + + /* Adapter->RxStats.RssiCalculateCnt++; */ /* For antenna Test */ + if (padapter->recvpriv.signal_strength_data.total_num++ >= PHY_RSSI_SLID_WIN_MAX) { + padapter->recvpriv.signal_strength_data.total_num = PHY_RSSI_SLID_WIN_MAX; + last_rssi = padapter->recvpriv.signal_strength_data.elements[padapter->recvpriv.signal_strength_data.index]; + padapter->recvpriv.signal_strength_data.total_val -= last_rssi; + } + padapter->recvpriv.signal_strength_data.total_val += pattrib->phy_info.signal_strength; + + padapter->recvpriv.signal_strength_data.elements[padapter->recvpriv.signal_strength_data.index++] = pattrib->phy_info.signal_strength; + if (padapter->recvpriv.signal_strength_data.index >= PHY_RSSI_SLID_WIN_MAX) + padapter->recvpriv.signal_strength_data.index = 0; + + + tmp_val = padapter->recvpriv.signal_strength_data.total_val / padapter->recvpriv.signal_strength_data.total_num; + + if (padapter->recvpriv.is_signal_dbg) { + padapter->recvpriv.signal_strength = padapter->recvpriv.signal_strength_dbg; + padapter->recvpriv.rssi = (s8)translate_percentage_to_dbm(padapter->recvpriv.signal_strength_dbg); + } else { + padapter->recvpriv.signal_strength = tmp_val; + padapter->recvpriv.rssi = (s8)translate_percentage_to_dbm(tmp_val); + } + +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + } +} + +static void rx_process_link_qual(_adapter *padapter, union recv_frame *prframe) +{ + struct rx_pkt_attrib *pattrib; +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + struct signal_stat *signal_stat; +#else /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + u32 last_evm = 0, tmpVal; +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + + if (prframe == NULL || padapter == NULL) + return; + + pattrib = &prframe->u.hdr.attrib; +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + signal_stat = &padapter->recvpriv.signal_qual_data; +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + + /* RTW_INFO("process_link_qual=> pattrib->signal_qual(%d)\n ",pattrib->signal_qual); */ + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + if (signal_stat->update_req) { + signal_stat->total_num = 0; + signal_stat->total_val = 0; + signal_stat->update_req = 0; + } + + signal_stat->total_num++; + signal_stat->total_val += pattrib->phy_info.signal_quality; + signal_stat->avg_val = signal_stat->total_val / signal_stat->total_num; + +#else /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + if (pattrib->phy_info.signal_quality != 0) { + /* */ + /* 1. Record the general EVM to the sliding window. */ + /* */ + if (padapter->recvpriv.signal_qual_data.total_num++ >= PHY_LINKQUALITY_SLID_WIN_MAX) { + padapter->recvpriv.signal_qual_data.total_num = PHY_LINKQUALITY_SLID_WIN_MAX; + last_evm = padapter->recvpriv.signal_qual_data.elements[padapter->recvpriv.signal_qual_data.index]; + padapter->recvpriv.signal_qual_data.total_val -= last_evm; + } + padapter->recvpriv.signal_qual_data.total_val += pattrib->phy_info.signal_quality; + + padapter->recvpriv.signal_qual_data.elements[padapter->recvpriv.signal_qual_data.index++] = pattrib->phy_info.signal_quality; + if (padapter->recvpriv.signal_qual_data.index >= PHY_LINKQUALITY_SLID_WIN_MAX) + padapter->recvpriv.signal_qual_data.index = 0; + + + /* <1> Showed on UI for user, in percentage. */ + tmpVal = padapter->recvpriv.signal_qual_data.total_val / padapter->recvpriv.signal_qual_data.total_num; + padapter->recvpriv.signal_qual = (u8)tmpVal; + + } +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ +} + +void rx_process_phy_info(_adapter *padapter, union recv_frame *rframe) +{ + /* Check RSSI */ + rx_process_rssi(padapter, rframe); + + /* Check PWDB */ + /* process_PWDB(padapter, rframe); */ + + /* UpdateRxSignalStatistics8192C(Adapter, pRfd); */ + + /* Check EVM */ + rx_process_link_qual(padapter, rframe); + rtw_store_phy_info(padapter, rframe); +} + +void rx_query_phy_status( + union recv_frame *precvframe, + u8 *pphy_status) +{ + PADAPTER padapter = precvframe->u.hdr.adapter; + struct rx_pkt_attrib *pattrib = &precvframe->u.hdr.attrib; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct phydm_phyinfo_struct *p_phy_info = &pattrib->phy_info; + u8 *wlanhdr; + struct phydm_perpkt_info_struct pkt_info; + u8 *ta, *ra; + u8 is_ra_bmc; + struct sta_priv *pstapriv; + struct sta_info *psta = NULL; + struct recv_priv *precvpriv = &padapter->recvpriv; + /* _irqL irqL; */ + + pkt_info.is_packet_match_bssid = _FALSE; + pkt_info.is_packet_to_self = _FALSE; + pkt_info.is_packet_beacon = _FALSE; + pkt_info.ppdu_cnt = pattrib->ppdu_cnt; + pkt_info.station_id = 0xFF; + + wlanhdr = get_recvframe_data(precvframe); + + ta = get_ta(wlanhdr); + ra = get_ra(wlanhdr); + is_ra_bmc = IS_MCAST(ra); + + if (_rtw_memcmp(adapter_mac_addr(padapter), ta, ETH_ALEN) == _TRUE) { + static systime start_time = 0; + +#if 0 /*For debug */ + if (IsFrameTypeCtrl(wlanhdr)) { + RTW_INFO("-->Control frame: Y\n"); + RTW_INFO("-->pkt_len: %d\n", pattrib->pkt_len); + RTW_INFO("-->Sub Type = 0x%X\n", get_frame_sub_type(wlanhdr)); + } + + /* Dump first 40 bytes of header */ + int i = 0; + + for (i = 0; i < 40; i++) + RTW_INFO("%d: %X\n", i, *((u8 *)wlanhdr + i)); + + RTW_INFO("\n"); +#endif + + if ((start_time == 0) || (rtw_get_passing_time_ms(start_time) > 5000)) { + RTW_PRINT("Warning!!! %s: Confilc mac addr!!\n", __func__); + start_time = rtw_get_current_time(); + } + precvpriv->dbg_rx_conflic_mac_addr_cnt++; + } else { + pstapriv = &padapter->stapriv; + psta = rtw_get_stainfo(pstapriv, ta); + if (psta) + pkt_info.station_id = psta->cmn.mac_id; + } + + pkt_info.is_packet_match_bssid = (!IsFrameTypeCtrl(wlanhdr)) + && (!pattrib->icv_err) && (!pattrib->crc_err) + && ((!MLME_IS_MESH(padapter) && _rtw_memcmp(get_hdr_bssid(wlanhdr), get_bssid(&padapter->mlmepriv), ETH_ALEN)) + || (MLME_IS_MESH(padapter) && psta)); + + pkt_info.is_to_self = (!pattrib->icv_err) && (!pattrib->crc_err) + && _rtw_memcmp(ra, adapter_mac_addr(padapter), ETH_ALEN); + + pkt_info.is_packet_to_self = pkt_info.is_packet_match_bssid + && _rtw_memcmp(ra, adapter_mac_addr(padapter), ETH_ALEN); + + pkt_info.is_packet_beacon = pkt_info.is_packet_match_bssid + && (get_frame_sub_type(wlanhdr) == WIFI_BEACON); + + if (psta && IsFrameTypeData(wlanhdr) + && !(get_frame_sub_type(wlanhdr) & BIT(6)) /* don't count NULL data */ + ) { + if (is_ra_bmc) + psta->curr_rx_rate_bmc = pattrib->data_rate; + else + psta->curr_rx_rate = pattrib->data_rate; + } + pkt_info.data_rate = pattrib->data_rate; + + odm_phy_status_query(&pHalData->odmpriv, p_phy_info, pphy_status, &pkt_info); + + /* If bw is initial value, get from phy status */ + if (pattrib->bw == CHANNEL_WIDTH_MAX) + pattrib->bw = p_phy_info->band_width; + + if (p_phy_info->physts_rpt_valid == _TRUE) { + precvframe->u.hdr.psta = NULL; + if (padapter->registrypriv.mp_mode != 1) { + if ((!MLME_IS_MESH(padapter) && pkt_info.is_packet_match_bssid) + || (MLME_IS_MESH(padapter) && psta)) { + if (psta) { + precvframe->u.hdr.psta = psta; + rx_process_phy_info(padapter, precvframe); + } + } else if (pkt_info.is_packet_to_self || pkt_info.is_packet_beacon) { + if (psta) + precvframe->u.hdr.psta = psta; + rx_process_phy_info(padapter, precvframe); + } + } else { +#ifdef CONFIG_MP_INCLUDED + if (padapter->mppriv.brx_filter_beacon == _TRUE) { + if (pkt_info.is_packet_beacon) { + RTW_INFO("in MP Rx is_packet_beacon\n"); + if (psta) + precvframe->u.hdr.psta = psta; + rx_process_phy_info(padapter, precvframe); + } + } else +#endif + { + if (psta) + precvframe->u.hdr.psta = psta; + rx_process_phy_info(padapter, precvframe); + } + } + } + + rtw_odm_parse_rx_phy_status_chinfo(precvframe, pphy_status); +} +/* +* Increase and check if the continual_no_rx_packet of this @param pmlmepriv is larger than MAX_CONTINUAL_NORXPACKET_COUNT +* @return _TRUE: +* @return _FALSE: +*/ +int rtw_inc_and_chk_continual_no_rx_packet(struct sta_info *sta, int tid_index) +{ + + int ret = _FALSE; + int value = ATOMIC_INC_RETURN(&sta->continual_no_rx_packet[tid_index]); + + if (value >= MAX_CONTINUAL_NORXPACKET_COUNT) + ret = _TRUE; + + return ret; +} + +/* +* Set the continual_no_rx_packet of this @param pmlmepriv to 0 +*/ +void rtw_reset_continual_no_rx_packet(struct sta_info *sta, int tid_index) +{ + ATOMIC_SET(&sta->continual_no_rx_packet[tid_index], 0); +} + +u8 adapter_allow_bmc_data_rx(_adapter *adapter) +{ + if (check_fwstate(&adapter->mlmepriv, WIFI_MONITOR_STATE | WIFI_MP_STATE) == _TRUE) + return 1; + +#ifdef RTW_SIMPLE_CONFIG + /* allow AP to receive multicast packet for RtwSimpleConfigV4 */ + if (MLME_IS_AP(adapter) && adapter->rtw_simple_config) + return 1; +#endif + + if (MLME_IS_AP(adapter)) + return 0; + + if (rtw_linked_check(adapter) == _FALSE) + return 0; + + return 1; +} + +s32 pre_recv_entry(union recv_frame *precvframe, u8 *pphy_status) +{ + s32 ret = _SUCCESS; + u8 *pbuf = precvframe->u.hdr.rx_data; + u8 *ra = get_ra(pbuf); + u8 ra_is_bmc = IS_MCAST(ra); + bool phy_queried = 0; + _adapter *primary_padapter = precvframe->u.hdr.adapter; + _adapter *iface = NULL; + +#ifdef CONFIG_MP_INCLUDED + if (rtw_mp_mode_check(primary_padapter)) + goto query_phy_status; +#endif +#ifdef CONFIG_WIFI_MONITOR + if (MLME_IS_MONITOR(primary_padapter)) + goto query_phy_status; +#endif + + if (ra_is_bmc == _FALSE) { + /* UC frame */ + iface = rtw_get_iface_by_macddr(primary_padapter , ra); + if (!iface) { + #if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + if (_rtw_memcmp(ra, adapter_pno_mac_addr(primary_padapter), ETH_ALEN)) + goto query_phy_status; + #endif + + #ifdef CONFIG_RTW_MULTI_AP + /* unasoc STA RCPI */ + if (rtw_unassoc_sta_src_chk(primary_padapter, UNASOC_STA_SRC_RX_NMY_UC)) { + if (pphy_status) { + rx_query_phy_status(precvframe, pphy_status); + rtw_rx_add_unassoc_sta(primary_padapter, UNASOC_STA_SRC_RX_NMY_UC, get_ta(pbuf) + , precvframe->u.hdr.attrib.phy_info.recv_signal_power); + } + } else + #endif + RTW_INFO("%s [WARN] Cannot find appropriate adapter - mac_addr : "MAC_FMT"\n" + , __func__, MAC_ARG(ra)); + + rtw_free_recvframe(precvframe, &precvframe->u.hdr.adapter->recvpriv.free_recv_queue); + goto exit; + } + #ifdef CONFIG_CONCURRENT_MODE + else + precvframe->u.hdr.adapter = iface; + #endif + + } else { + /* BMC frame */ + #ifdef CONFIG_CONCURRENT_MODE + rtw_mi_buddy_clone_bcmc_packet(primary_padapter, precvframe, pphy_status); + #endif + + #ifdef CONFIG_RTW_MULTI_AP + /* unasoc STA RCPI */ + if (pphy_status + && rtw_unassoc_sta_src_chk(primary_padapter, UNASOC_STA_SRC_RX_BMC) + ) { + phy_queried = 1; + rx_query_phy_status(precvframe, pphy_status); + rtw_rx_add_unassoc_sta(primary_padapter, UNASOC_STA_SRC_RX_BMC, get_ta(pbuf) + , precvframe->u.hdr.attrib.phy_info.recv_signal_power); + } + #endif + + /* skip unnecessary BMC data frame for primary adapter */ + if (GetFrameType(pbuf) == WIFI_DATA_TYPE + && !adapter_allow_bmc_data_rx(precvframe->u.hdr.adapter) + ) { + rtw_free_recvframe(precvframe, &precvframe->u.hdr.adapter->recvpriv.free_recv_queue); + goto exit; + } + } +#if defined(CONFIG_MP_INCLUDED) || defined(CONFIG_WIFI_MONITOR) || defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) +query_phy_status: +#endif + if (pphy_status) { + if (!phy_queried) + rx_query_phy_status(precvframe, pphy_status); + #ifdef CONFIG_WIFI_MONITOR + if (MLME_IS_MONITOR(primary_padapter)) + rx_query_moinfo(&precvframe->u.hdr.attrib, pphy_status); + #endif + } + + ret = rtw_recv_entry(precvframe); + +exit: + return ret; +} + +#ifdef CONFIG_RECV_THREAD_MODE +thread_return rtw_recv_thread(thread_context context) +{ + _adapter *adapter = (_adapter *)context; + struct recv_priv *recvpriv = &adapter->recvpriv; + s32 err = _SUCCESS; +#ifdef RTW_RECV_THREAD_HIGH_PRIORITY +#ifdef PLATFORM_LINUX + struct sched_param param = { .sched_priority = 1 }; + + sched_setscheduler(current, SCHED_FIFO, ¶m); +#endif /* PLATFORM_LINUX */ +#endif /*RTW_RECV_THREAD_HIGH_PRIORITY*/ + thread_enter("RTW_RECV_THREAD"); + + RTW_INFO(FUNC_ADPT_FMT" enter\n", FUNC_ADPT_ARG(adapter)); + + do { + err = _rtw_down_sema(&recvpriv->recv_sema); + if (_FAIL == err) { + RTW_ERR(FUNC_ADPT_FMT" down recv_sema fail!\n", FUNC_ADPT_ARG(adapter)); + goto exit; + } + + if (RTW_CANNOT_RUN(adapter)) { + RTW_DBG(FUNC_ADPT_FMT "- bDriverStopped(%s) bSurpriseRemoved(%s)\n", + FUNC_ADPT_ARG(adapter), + rtw_is_drv_stopped(adapter) ? "True" : "False", + rtw_is_surprise_removed(adapter) ? "True" : "False"); + goto exit; + } + + err = rtw_hal_recv_hdl(adapter); + + if (err == RTW_RFRAME_UNAVAIL + || err == RTW_RFRAME_PKT_UNAVAIL + ) { + rtw_msleep_os(1); + _rtw_up_sema(&recvpriv->recv_sema); + } + + flush_signals_thread(); + + } while (err != _FAIL); + +exit: + + RTW_INFO(FUNC_ADPT_FMT " Exit\n", FUNC_ADPT_ARG(adapter)); + + rtw_thread_wait_stop(); + + return 0; +} +#endif /* CONFIG_RECV_THREAD_MODE */ + +#if DBG_RX_BH_TRACKING +void rx_bh_tk_set_stage(struct recv_priv *recv, u32 s) +{ + recv->rx_bh_stage = s; +} + +void rx_bh_tk_set_buf(struct recv_priv *recv, void *buf, void *data, u32 dlen) +{ + if (recv->rx_bh_cbuf) + recv->rx_bh_lbuf = recv->rx_bh_cbuf; + recv->rx_bh_cbuf = buf; + if (buf) { + recv->rx_bh_cbuf_data = data; + recv->rx_bh_cbuf_dlen = dlen; + recv->rx_bh_buf_dq_cnt++; + } else { + recv->rx_bh_cbuf_data = NULL; + recv->rx_bh_cbuf_dlen = 0; + } +} + +void rx_bh_tk_set_buf_pos(struct recv_priv *recv, void *pos) +{ + if (recv->rx_bh_cbuf) { + recv->rx_bh_cbuf_pos = pos - recv->rx_bh_cbuf_data; + } else { + rtw_warn_on(1); + recv->rx_bh_cbuf_pos = 0; + } +} + +void rx_bh_tk_set_frame(struct recv_priv *recv, void *frame) +{ + recv->rx_bh_cframe = frame; +} + +void dump_rx_bh_tk(void *sel, struct recv_priv *recv) +{ + RTW_PRINT_SEL(sel, "[RXBHTK]s:%u, buf_dqc:%u, lbuf:%p, cbuf:%p, dlen:%u, pos:%u, cframe:%p\n" + , recv->rx_bh_stage + , recv->rx_bh_buf_dq_cnt + , recv->rx_bh_lbuf + , recv->rx_bh_cbuf + , recv->rx_bh_cbuf_dlen + , recv->rx_bh_cbuf_pos + , recv->rx_bh_cframe + ); +} +#endif /* DBG_RX_BH_TRACKING */ + diff --git a/core/rtw_rf.c b/core/rtw_rf.c new file mode 100644 index 0000000..60c95c7 --- /dev/null +++ b/core/rtw_rf.c @@ -0,0 +1,2437 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_RF_C_ + +#include +#include + +u8 center_ch_2g[CENTER_CH_2G_NUM] = { +/* G00 */1, 2, +/* G01 */3, 4, 5, +/* G02 */6, 7, 8, +/* G03 */9, 10, 11, +/* G04 */12, 13, +/* G05 */14 +}; + +#define ch_to_cch_2g_idx(ch) ((ch) - 1) + +u8 center_ch_2g_40m[CENTER_CH_2G_40M_NUM] = { + 3, + 4, + 5, + 6, + 7, + 8, + 9, + 10, + 11, +}; + +u8 op_chs_of_cch_2g_40m[CENTER_CH_2G_40M_NUM][2] = { + {1, 5}, /* 3 */ + {2, 6}, /* 4 */ + {3, 7}, /* 5 */ + {4, 8}, /* 6 */ + {5, 9}, /* 7 */ + {6, 10}, /* 8 */ + {7, 11}, /* 9 */ + {8, 12}, /* 10 */ + {9, 13}, /* 11 */ +}; + +u8 center_ch_5g_all[CENTER_CH_5G_ALL_NUM] = { +/* G00 */36, 38, 40, + 42, +/* G01 */44, 46, 48, + /* 50, */ +/* G02 */52, 54, 56, + 58, +/* G03 */60, 62, 64, +/* G04 */100, 102, 104, + 106, +/* G05 */108, 110, 112, + /* 114, */ +/* G06 */116, 118, 120, + 122, +/* G07 */124, 126, 128, +/* G08 */132, 134, 136, + 138, +/* G09 */140, 142, 144, +/* G10 */149, 151, 153, + 155, +/* G11 */157, 159, 161, + /* 163, */ +/* G12 */165, 167, 169, + 171, +/* G13 */173, 175, 177 +}; + +u8 center_ch_5g_20m[CENTER_CH_5G_20M_NUM] = { +/* G00 */36, 40, +/* G01 */44, 48, +/* G02 */52, 56, +/* G03 */60, 64, +/* G04 */100, 104, +/* G05 */108, 112, +/* G06 */116, 120, +/* G07 */124, 128, +/* G08 */132, 136, +/* G09 */140, 144, +/* G10 */149, 153, +/* G11 */157, 161, +/* G12 */165, 169, +/* G13 */173, 177 +}; + +#define ch_to_cch_5g_20m_idx(ch) \ + ( \ + ((ch) >= 36 && (ch) <= 64) ? (((ch) - 36) >> 2) : \ + ((ch) >= 100 && (ch) <= 144) ? 8 + (((ch) - 100) >> 2) : \ + ((ch) >= 149 && (ch) <= 177) ? 20 + (((ch) - 149) >> 2) : 255 \ + ) + +u8 center_ch_5g_40m[CENTER_CH_5G_40M_NUM] = { +/* G00 */38, +/* G01 */46, +/* G02 */54, +/* G03 */62, +/* G04 */102, +/* G05 */110, +/* G06 */118, +/* G07 */126, +/* G08 */134, +/* G09 */142, +/* G10 */151, +/* G11 */159, +/* G12 */167, +/* G13 */175 +}; + +u8 center_ch_5g_20m_40m[CENTER_CH_5G_20M_NUM + CENTER_CH_5G_40M_NUM] = { +/* G00 */36, 38, 40, +/* G01 */44, 46, 48, +/* G02 */52, 54, 56, +/* G03 */60, 62, 64, +/* G04 */100, 102, 104, +/* G05 */108, 110, 112, +/* G06 */116, 118, 120, +/* G07 */124, 126, 128, +/* G08 */132, 134, 136, +/* G09 */140, 142, 144, +/* G10 */149, 151, 153, +/* G11 */157, 159, 161, +/* G12 */165, 167, 169, +/* G13 */173, 175, 177 +}; + +u8 op_chs_of_cch_5g_40m[CENTER_CH_5G_40M_NUM][2] = { + {36, 40}, /* 38 */ + {44, 48}, /* 46 */ + {52, 56}, /* 54 */ + {60, 64}, /* 62 */ + {100, 104}, /* 102 */ + {108, 112}, /* 110 */ + {116, 120}, /* 118 */ + {124, 128}, /* 126 */ + {132, 136}, /* 134 */ + {140, 144}, /* 142 */ + {149, 153}, /* 151 */ + {157, 161}, /* 159 */ + {165, 169}, /* 167 */ + {173, 177}, /* 175 */ +}; + +u8 center_ch_5g_80m[CENTER_CH_5G_80M_NUM] = { +/* G00 ~ G01*/42, +/* G02 ~ G03*/58, +/* G04 ~ G05*/106, +/* G06 ~ G07*/122, +/* G08 ~ G09*/138, +/* G10 ~ G11*/155, +/* G12 ~ G13*/171 +}; + +u8 op_chs_of_cch_5g_80m[CENTER_CH_5G_80M_NUM][4] = { + {36, 40, 44, 48}, /* 42 */ + {52, 56, 60, 64}, /* 58 */ + {100, 104, 108, 112}, /* 106 */ + {116, 120, 124, 128}, /* 122 */ + {132, 136, 140, 144}, /* 138 */ + {149, 153, 157, 161}, /* 155 */ + {165, 169, 173, 177}, /* 171 */ +}; + +u8 center_ch_5g_160m[CENTER_CH_5G_160M_NUM] = { +/* G00 ~ G03*/50, +/* G04 ~ G07*/114, +/* G10 ~ G13*/163 +}; + +u8 op_chs_of_cch_5g_160m[CENTER_CH_5G_160M_NUM][8] = { + {36, 40, 44, 48, 52, 56, 60, 64}, /* 50 */ + {100, 104, 108, 112, 116, 120, 124, 128}, /* 114 */ + {149, 153, 157, 161, 165, 169, 173, 177}, /* 163 */ +}; + +struct center_chs_ent_t { + u8 ch_num; + u8 *chs; +}; + +struct center_chs_ent_t center_chs_2g_by_bw[] = { + {CENTER_CH_2G_NUM, center_ch_2g}, + {CENTER_CH_2G_40M_NUM, center_ch_2g_40m}, +}; + +struct center_chs_ent_t center_chs_5g_by_bw[] = { + {CENTER_CH_5G_20M_NUM, center_ch_5g_20m}, + {CENTER_CH_5G_40M_NUM, center_ch_5g_40m}, + {CENTER_CH_5G_80M_NUM, center_ch_5g_80m}, + {CENTER_CH_5G_160M_NUM, center_ch_5g_160m}, +}; + +/* + * Get center channel of smaller bandwidth by @param cch, @param bw, @param offset + * @cch: the given center channel + * @bw: the given bandwidth + * @offset: the given primary SC offset of the given bandwidth + * + * return center channel of smaller bandiwdth if valid, or 0 + */ +u8 rtw_get_scch_by_cch_offset(u8 cch, u8 bw, u8 offset) +{ + u8 t_cch = 0; + + if (bw == CHANNEL_WIDTH_20) { + t_cch = cch; + goto exit; + } + + if (offset == HAL_PRIME_CHNL_OFFSET_DONT_CARE) { + rtw_warn_on(1); + goto exit; + } + + /* 2.4G, 40MHz */ + if (cch >= 3 && cch <= 11 && bw == CHANNEL_WIDTH_40) { + t_cch = (offset == HAL_PRIME_CHNL_OFFSET_UPPER) ? cch + 2 : cch - 2; + goto exit; + } + + /* 5G, 160MHz */ + if (cch >= 50 && cch <= 163 && bw == CHANNEL_WIDTH_160) { + t_cch = (offset == HAL_PRIME_CHNL_OFFSET_UPPER) ? cch + 8 : cch - 8; + goto exit; + + /* 5G, 80MHz */ + } else if (cch >= 42 && cch <= 171 && bw == CHANNEL_WIDTH_80) { + t_cch = (offset == HAL_PRIME_CHNL_OFFSET_UPPER) ? cch + 4 : cch - 4; + goto exit; + + /* 5G, 40MHz */ + } else if (cch >= 38 && cch <= 175 && bw == CHANNEL_WIDTH_40) { + t_cch = (offset == HAL_PRIME_CHNL_OFFSET_UPPER) ? cch + 2 : cch - 2; + goto exit; + + } else { + rtw_warn_on(1); + goto exit; + } + +exit: + return t_cch; +} + +/* + * Get center channel of smaller bandwidth by @param cch, @param bw, @param opch + * @cch: the given center channel + * @bw: the given bandwidth + * @opch: the given operating channel + * + * return center channel of smaller bandiwdth if valid, or 0 + */ +u8 rtw_get_scch_by_cch_opch(u8 cch, u8 bw, u8 opch) +{ + u8 offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + + if (opch > cch) + offset = HAL_PRIME_CHNL_OFFSET_UPPER; + else if (opch < cch) + offset = HAL_PRIME_CHNL_OFFSET_LOWER; + + return rtw_get_scch_by_cch_offset(cch, bw, offset); +} + +struct op_chs_ent_t { + u8 ch_num; + u8 *chs; +}; + +struct op_chs_ent_t op_chs_of_cch_2g_by_bw[] = { + {1, center_ch_2g}, + {2, (u8 *)op_chs_of_cch_2g_40m}, +}; + +struct op_chs_ent_t op_chs_of_cch_5g_by_bw[] = { + {1, center_ch_5g_20m}, + {2, (u8 *)op_chs_of_cch_5g_40m}, + {4, (u8 *)op_chs_of_cch_5g_80m}, + {8, (u8 *)op_chs_of_cch_5g_160m}, +}; + +inline u8 center_chs_2g_num(u8 bw) +{ + if (bw > CHANNEL_WIDTH_40) + return 0; + + return center_chs_2g_by_bw[bw].ch_num; +} + +inline u8 center_chs_2g(u8 bw, u8 id) +{ + if (bw > CHANNEL_WIDTH_40) + return 0; + + if (id >= center_chs_2g_num(bw)) + return 0; + + return center_chs_2g_by_bw[bw].chs[id]; +} + +inline u8 center_chs_5g_num(u8 bw) +{ + if (bw > CHANNEL_WIDTH_160) + return 0; + + return center_chs_5g_by_bw[bw].ch_num; +} + +inline u8 center_chs_5g(u8 bw, u8 id) +{ + if (bw > CHANNEL_WIDTH_160) + return 0; + + if (id >= center_chs_5g_num(bw)) + return 0; + + return center_chs_5g_by_bw[bw].chs[id]; +} + +/* + * Get available op channels by @param cch, @param bw + * @cch: the given center channel + * @bw: the given bandwidth + * @op_chs: the pointer to return pointer of op channel array + * @op_ch_num: the pointer to return pointer of op channel number + * + * return valid (1) or not (0) + */ +u8 rtw_get_op_chs_by_cch_bw(u8 cch, u8 bw, u8 **op_chs, u8 *op_ch_num) +{ + int i; + struct center_chs_ent_t *c_chs_ent = NULL; + struct op_chs_ent_t *op_chs_ent = NULL; + u8 valid = 1; + + if (cch <= 14 + && bw <= CHANNEL_WIDTH_40 + ) { + c_chs_ent = ¢er_chs_2g_by_bw[bw]; + op_chs_ent = &op_chs_of_cch_2g_by_bw[bw]; + } else if (cch >= 36 && cch <= 177 + && bw <= CHANNEL_WIDTH_160 + ) { + c_chs_ent = ¢er_chs_5g_by_bw[bw]; + op_chs_ent = &op_chs_of_cch_5g_by_bw[bw]; + } else { + valid = 0; + goto exit; + } + + for (i = 0; i < c_chs_ent->ch_num; i++) + if (cch == *(c_chs_ent->chs + i)) + break; + + if (i == c_chs_ent->ch_num) { + valid = 0; + goto exit; + } + + *op_chs = op_chs_ent->chs + op_chs_ent->ch_num * i; + *op_ch_num = op_chs_ent->ch_num; + +exit: + return valid; +} + +u8 rtw_get_offset_by_chbw(u8 ch, u8 bw, u8 *r_offset) +{ + u8 valid = 1; + u8 offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + + if (bw == CHANNEL_WIDTH_20) + goto exit; + + if (bw >= CHANNEL_WIDTH_80 && ch <= 14) { + valid = 0; + goto exit; + } + + if (ch >= 1 && ch <= 4) + offset = HAL_PRIME_CHNL_OFFSET_LOWER; + else if (ch >= 5 && ch <= 9) { + if (*r_offset == HAL_PRIME_CHNL_OFFSET_LOWER || *r_offset == HAL_PRIME_CHNL_OFFSET_UPPER) + offset = *r_offset; /* both lower and upper is valid, obey input value */ + else + offset = HAL_PRIME_CHNL_OFFSET_UPPER; /* default use upper */ + } else if (ch >= 10 && ch <= 13) + offset = HAL_PRIME_CHNL_OFFSET_UPPER; + else if (ch == 14) { + valid = 0; /* ch14 doesn't support 40MHz bandwidth */ + goto exit; + } else if (ch >= 36 && ch <= 177) { + switch (ch) { + case 36: + case 44: + case 52: + case 60: + case 100: + case 108: + case 116: + case 124: + case 132: + case 140: + case 149: + case 157: + case 165: + case 173: + offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + case 40: + case 48: + case 56: + case 64: + case 104: + case 112: + case 120: + case 128: + case 136: + case 144: + case 153: + case 161: + case 169: + case 177: + offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + default: + valid = 0; + break; + } + } else + valid = 0; + +exit: + if (valid && r_offset) + *r_offset = offset; + return valid; +} + +u8 rtw_get_center_ch(u8 ch, u8 bw, u8 offset) +{ + u8 cch = ch; + + if (bw == CHANNEL_WIDTH_160) { + if (ch % 4 == 0) { + if (ch >= 36 && ch <= 64) + cch = 50; + else if (ch >= 100 && ch <= 128) + cch = 114; + } else if (ch % 4 == 1) { + if (ch >= 149 && ch <= 177) + cch = 163; + } + + } else if (bw == CHANNEL_WIDTH_80) { + if (ch <= 14) + cch = 7; /* special case for 2.4G */ + else if (ch % 4 == 0) { + if (ch >= 36 && ch <= 48) + cch = 42; + else if (ch >= 52 && ch <= 64) + cch = 58; + else if (ch >= 100 && ch <= 112) + cch = 106; + else if (ch >= 116 && ch <= 128) + cch = 122; + else if (ch >= 132 && ch <= 144) + cch = 138; + } else if (ch % 4 == 1) { + if (ch >= 149 && ch <= 161) + cch = 155; + else if (ch >= 165 && ch <= 177) + cch = 171; + } + + } else if (bw == CHANNEL_WIDTH_40) { + if (offset == HAL_PRIME_CHNL_OFFSET_LOWER) + cch = ch + 2; + else if (offset == HAL_PRIME_CHNL_OFFSET_UPPER) + cch = ch - 2; + + } else if (bw == CHANNEL_WIDTH_20 + || bw == CHANNEL_WIDTH_10 + || bw == CHANNEL_WIDTH_5 + ) + ; /* same as ch */ + else + rtw_warn_on(1); + + return cch; +} + +u8 rtw_get_ch_group(u8 ch, u8 *group, u8 *cck_group) +{ + BAND_TYPE band = BAND_MAX; + s8 gp = -1, cck_gp = -1; + + if (ch <= 14) { + band = BAND_ON_2_4G; + + if (1 <= ch && ch <= 2) + gp = 0; + else if (3 <= ch && ch <= 5) + gp = 1; + else if (6 <= ch && ch <= 8) + gp = 2; + else if (9 <= ch && ch <= 11) + gp = 3; + else if (12 <= ch && ch <= 14) + gp = 4; + else + band = BAND_MAX; + + if (ch == 14) + cck_gp = 5; + else + cck_gp = gp; + } else { + band = BAND_ON_5G; + + if (36 <= ch && ch <= 42) + gp = 0; + else if (44 <= ch && ch <= 48) + gp = 1; + else if (50 <= ch && ch <= 58) + gp = 2; + else if (60 <= ch && ch <= 64) + gp = 3; + else if (100 <= ch && ch <= 106) + gp = 4; + else if (108 <= ch && ch <= 114) + gp = 5; + else if (116 <= ch && ch <= 122) + gp = 6; + else if (124 <= ch && ch <= 130) + gp = 7; + else if (132 <= ch && ch <= 138) + gp = 8; + else if (140 <= ch && ch <= 144) + gp = 9; + else if (149 <= ch && ch <= 155) + gp = 10; + else if (157 <= ch && ch <= 161) + gp = 11; + else if (165 <= ch && ch <= 171) + gp = 12; + else if (173 <= ch && ch <= 177) + gp = 13; + else + band = BAND_MAX; + } + + if (band == BAND_MAX + || (band == BAND_ON_2_4G && cck_gp == -1) + || gp == -1 + ) { + RTW_WARN("%s invalid channel:%u", __func__, ch); + rtw_warn_on(1); + goto exit; + } + + if (group) + *group = gp; + if (cck_group && band == BAND_ON_2_4G) + *cck_group = cck_gp; + +exit: + return band; +} + +int rtw_ch2freq(int chan) +{ + /* see 802.11 17.3.8.3.2 and Annex J + * there are overlapping channel numbers in 5GHz and 2GHz bands */ + + /* + * RTK: don't consider the overlapping channel numbers: 5G channel <= 14, + * because we don't support it. simply judge from channel number + */ + + if (chan >= 1 && chan <= 14) { + if (chan == 14) + return 2484; + else if (chan < 14) + return 2407 + chan * 5; + } else if (chan >= 36 && chan <= 177) + return 5000 + chan * 5; + + return 0; /* not supported */ +} + +int rtw_freq2ch(int freq) +{ + /* see 802.11 17.3.8.3.2 and Annex J */ + if (freq == 2484) + return 14; + else if (freq < 2484) + return (freq - 2407) / 5; + else if (freq >= 4910 && freq <= 4980) + return (freq - 4000) / 5; + else if (freq <= 45000) /* DMG band lower limit */ + return (freq - 5000) / 5; + else if (freq >= 58320 && freq <= 64800) + return (freq - 56160) / 2160; + else + return 0; +} + +bool rtw_chbw_to_freq_range(u8 ch, u8 bw, u8 offset, u32 *hi, u32 *lo) +{ + u8 c_ch; + u32 freq; + u32 hi_ret = 0, lo_ret = 0; + bool valid = _FALSE; + + if (hi) + *hi = 0; + if (lo) + *lo = 0; + + c_ch = rtw_get_center_ch(ch, bw, offset); + freq = rtw_ch2freq(c_ch); + + if (!freq) { + rtw_warn_on(1); + goto exit; + } + + if (bw == CHANNEL_WIDTH_160) { + hi_ret = freq + 80; + lo_ret = freq - 80; + } else if (bw == CHANNEL_WIDTH_80) { + hi_ret = freq + 40; + lo_ret = freq - 40; + } else if (bw == CHANNEL_WIDTH_40) { + hi_ret = freq + 20; + lo_ret = freq - 20; + } else if (bw == CHANNEL_WIDTH_20) { + hi_ret = freq + 10; + lo_ret = freq - 10; + } else + rtw_warn_on(1); + + if (hi) + *hi = hi_ret; + if (lo) + *lo = lo_ret; + + valid = _TRUE; + +exit: + return valid; +} + +const char *const _ch_width_str[CHANNEL_WIDTH_MAX] = { + [CHANNEL_WIDTH_20] = "20MHz", + [CHANNEL_WIDTH_40] = "40MHz", + [CHANNEL_WIDTH_80] = "80MHz", + [CHANNEL_WIDTH_160] = "160MHz", + [CHANNEL_WIDTH_80_80] = "80_80MHz", + [CHANNEL_WIDTH_5] = "5MHz", + [CHANNEL_WIDTH_10] = "10MHz", +}; + +const u8 _ch_width_to_bw_cap[CHANNEL_WIDTH_MAX] = { + [CHANNEL_WIDTH_20] = BW_CAP_20M, + [CHANNEL_WIDTH_40] = BW_CAP_40M, + [CHANNEL_WIDTH_80] = BW_CAP_80M, + [CHANNEL_WIDTH_160] = BW_CAP_160M, + [CHANNEL_WIDTH_80_80] = BW_CAP_80_80M, + [CHANNEL_WIDTH_5] = BW_CAP_5M, + [CHANNEL_WIDTH_10] = BW_CAP_10M, +}; + +const char *const _band_str[] = { + "2.4G", + "5G", + "BAND_MAX", +}; + +const u8 _band_to_band_cap[] = { + BAND_CAP_2G, + BAND_CAP_5G, + 0, +}; + +const char *const _opc_bw_str[OPC_BW_NUM] = { + "20M ", /* OPC_BW20 */ + "40M+", /* OPC_BW40PLUS */ + "40M-", /* OPC_BW40MINUS */ + "80M ", /* OPC_BW80 */ + "160M ", /* OPC_BW160 */ + "80+80M ", /* OPC_BW80P80 */ +}; + +const u8 _opc_bw_to_ch_width[OPC_BW_NUM] = { + CHANNEL_WIDTH_20, /* OPC_BW20 */ + CHANNEL_WIDTH_40, /* OPC_BW40PLUS */ + CHANNEL_WIDTH_40, /* OPC_BW40MINUS */ + CHANNEL_WIDTH_80, /* OPC_BW80 */ + CHANNEL_WIDTH_160, /* OPC_BW160 */ + CHANNEL_WIDTH_80_80, /* OPC_BW80P80 */ +}; + +/* global operating class database */ + +struct op_class_t { + u8 class_id; + BAND_TYPE band; + enum opc_bw bw; + u8 *len_ch_attr; +}; + +#define OPC_CH_LIST_LEN(_opc) (_opc.len_ch_attr[0]) +#define OPC_CH_LIST_CH(_opc, _i) (_opc.len_ch_attr[_i + 1]) + +#define OP_CLASS_ENT(_class, _band, _bw, _len, arg...) \ + {.class_id = _class, .band = _band, .bw = _bw, .len_ch_attr = (uint8_t[_len + 1]) {_len, ##arg},} + +/* 802.11-2016 Table E-4, partial */ +static const struct op_class_t global_op_class[] = { + /* 2G ch1~13, 20M */ + OP_CLASS_ENT(81, BAND_ON_2_4G, OPC_BW20, 13, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13), + /* 2G ch14, 20M */ + OP_CLASS_ENT(82, BAND_ON_2_4G, OPC_BW20, 1, 14), + /* 2G, 40M */ + OP_CLASS_ENT(83, BAND_ON_2_4G, OPC_BW40PLUS, 9, 1, 2, 3, 4, 5, 6, 7, 8, 9), + OP_CLASS_ENT(84, BAND_ON_2_4G, OPC_BW40MINUS, 9, 5, 6, 7, 8, 9, 10, 11, 12, 13), + /* 5G band 1, 20M & 40M */ + OP_CLASS_ENT(115, BAND_ON_5G, OPC_BW20, 4, 36, 40, 44, 48), + OP_CLASS_ENT(116, BAND_ON_5G, OPC_BW40PLUS, 2, 36, 44), + OP_CLASS_ENT(117, BAND_ON_5G, OPC_BW40MINUS, 2, 40, 48), + /* 5G band 2, 20M & 40M */ + OP_CLASS_ENT(118, BAND_ON_5G, OPC_BW20, 4, 52, 56, 60, 64), + OP_CLASS_ENT(119, BAND_ON_5G, OPC_BW40PLUS, 2, 52, 60), + OP_CLASS_ENT(120, BAND_ON_5G, OPC_BW40MINUS, 2, 56, 64), + /* 5G band 3, 20M & 40M */ + OP_CLASS_ENT(121, BAND_ON_5G, OPC_BW20, 12, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144), + OP_CLASS_ENT(122, BAND_ON_5G, OPC_BW40PLUS, 6, 100, 108, 116, 124, 132, 140), + OP_CLASS_ENT(123, BAND_ON_5G, OPC_BW40MINUS, 6, 104, 112, 120, 128, 136, 144), + /* 5G band 4, 20M & 40M */ + OP_CLASS_ENT(124, BAND_ON_5G, OPC_BW20, 4, 149, 153, 157, 161), + OP_CLASS_ENT(125, BAND_ON_5G, OPC_BW20, 6, 149, 153, 157, 161, 165, 169), + OP_CLASS_ENT(126, BAND_ON_5G, OPC_BW40PLUS, 2, 149, 157), + OP_CLASS_ENT(127, BAND_ON_5G, OPC_BW40MINUS, 2, 153, 161), + /* 5G, 80M & 160M */ + OP_CLASS_ENT(128, BAND_ON_5G, OPC_BW80, 24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 149, 153, 157, 161), + OP_CLASS_ENT(129, BAND_ON_5G, OPC_BW160, 16, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128), + #if 0 /* TODO */ + /* 5G, 80+80M */ + {130, BAND_ON_5G, OPC_BW80P80, 0x0FFFFFF}, + #endif +}; + +static const int global_op_class_num = sizeof(global_op_class) / sizeof(struct op_class_t); + +static const struct op_class_t *get_global_op_class_by_id(u8 gid) +{ + int i; + + for (i = 0; i < global_op_class_num; i++) + if (global_op_class[i].class_id == gid) + break; + + return i < global_op_class_num ? &global_op_class[i] : NULL; +} + +bool is_valid_global_op_class_id(u8 gid) +{ + return get_global_op_class_by_id(gid) ? 1 : 0; +} + +static bool is_valid_global_op_class_ch(const struct op_class_t *opc, u8 ch) +{ + int array_idx; + int i; + + if (opc < global_op_class + || (((u8 *)opc) - ((u8 *)global_op_class)) % sizeof(struct op_class_t) + ) { + RTW_ERR("Invalid opc pointer:%p (global_op_class:%p, sizeof(struct op_class_t):%zu, %zu)\n" + , opc, global_op_class, sizeof(struct op_class_t), (((u8 *)opc) - ((u8 *)global_op_class)) % sizeof(struct op_class_t)); + return 0; + } + + array_idx = (((u8 *)opc) - ((u8 *)global_op_class)) / sizeof(struct op_class_t); + + for (i = 0; i < OPC_CH_LIST_LEN(global_op_class[array_idx]); i++) + if (OPC_CH_LIST_CH(global_op_class[array_idx], i) == ch) + break; + + return i < OPC_CH_LIST_LEN(global_op_class[array_idx]); +} + +static enum opc_bw get_global_opc_bw_by_id(u8 gid) +{ + int i; + + for (i = 0; i < global_op_class_num; i++) + if (global_op_class[i].class_id == gid) + break; + + return i < global_op_class_num ? global_op_class[i].bw : OPC_BW_NUM; +} + +/* -2: logic error, -1: error, 0: is already BW20 */ +s16 get_sub_op_class(u8 gid, u8 ch) +{ + const struct op_class_t *opc = get_global_op_class_by_id(gid); + int i; + enum channel_width bw; + + if (!opc) + return -1; + + if (!is_valid_global_op_class_ch(opc, ch)) { + return -1; + } + + if (opc->bw == OPC_BW20) + return 0; + + bw = opc_bw_to_ch_width(opc->bw); + + for (i = 0; i < global_op_class_num; i++) { + if (bw != opc_bw_to_ch_width(global_op_class[i].bw) + 1) + continue; + if (is_valid_global_op_class_ch(&global_op_class[i], ch)) + break; + } + + return i < global_op_class_num ? global_op_class[i].class_id : -2; +} + +static void dump_op_class_ch_title(void *sel) +{ + RTW_PRINT_SEL(sel, "%-5s %-4s %-7s ch_list\n" + , "class", "band", "bw"); +} + +static void dump_global_op_class_ch_single(void *sel, u8 gid) +{ + u8 i; + char buf[100]; + char *pos = buf; + + for (i = 0; i < OPC_CH_LIST_LEN(global_op_class[gid]); i++) + pos += snprintf(pos, 100 - (pos - buf), " %u", OPC_CH_LIST_CH(global_op_class[gid], i)); + + RTW_PRINT_SEL(sel, "%5u %4s %7s%s\n" + , global_op_class[gid].class_id + , band_str(global_op_class[gid].band) + , opc_bw_str(global_op_class[gid].bw), buf); +} + +#ifdef CONFIG_RTW_DEBUG +static bool dbg_global_op_class_validate(u8 gid) +{ + u8 i; + u8 ch, bw, offset, cch; + bool ret = 1; + + switch (global_op_class[gid].bw) { + case OPC_BW20: + bw = CHANNEL_WIDTH_20; + offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case OPC_BW40PLUS: + bw = CHANNEL_WIDTH_40; + offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + case OPC_BW40MINUS: + bw = CHANNEL_WIDTH_40; + offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + case OPC_BW80: + bw = CHANNEL_WIDTH_80; + offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case OPC_BW160: + bw = CHANNEL_WIDTH_160; + offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case OPC_BW80P80: /* TODO */ + default: + RTW_ERR("%s class:%u unsupported opc_bw:%u\n" + , __func__, global_op_class[gid].class_id, global_op_class[gid].bw); + ret = 0; + goto exit; + } + + for (i = 0; i < OPC_CH_LIST_LEN(global_op_class[gid]); i++) { + u8 *op_chs; + u8 op_ch_num; + u8 k; + + ch = OPC_CH_LIST_CH(global_op_class[gid], i); + cch = rtw_get_center_ch(ch ,bw, offset); + if (!cch) { + RTW_ERR("%s can't get cch from class:%u ch:%u\n" + , __func__, global_op_class[gid].class_id, ch); + ret = 0; + continue; + } + + if (!rtw_get_op_chs_by_cch_bw(cch, bw, &op_chs, &op_ch_num)) { + RTW_ERR("%s can't get op chs from class:%u cch:%u\n" + , __func__, global_op_class[gid].class_id, cch); + ret = 0; + continue; + } + + for (k = 0; k < op_ch_num; k++) { + if (*(op_chs + k) == ch) + break; + } + if (k >= op_ch_num) { + RTW_ERR("%s can't get ch:%u from op_chs class:%u cch:%u\n" + , __func__, ch, global_op_class[i].class_id, cch); + ret = 0; + } + } + +exit: + return ret; +} +#endif /* CONFIG_RTW_DEBUG */ + +void dump_global_op_class(void *sel) +{ + u8 i; + + dump_op_class_ch_title(sel); + + for (i = 0; i < global_op_class_num; i++) + dump_global_op_class_ch_single(sel, i); +} + +u8 rtw_get_op_class_by_chbw(u8 ch, u8 bw, u8 offset) +{ + BAND_TYPE band = BAND_MAX; + int i; + u8 gid = 0; /* invalid */ + + if (rtw_is_2g_ch(ch)) + band = BAND_ON_2_4G; + else if (rtw_is_5g_ch(ch)) + band = BAND_ON_5G; + else + goto exit; + + switch (bw) { + case CHANNEL_WIDTH_20: + case CHANNEL_WIDTH_40: + case CHANNEL_WIDTH_80: + case CHANNEL_WIDTH_160: + #if 0 /* TODO */ + case CHANNEL_WIDTH_80_80: + #endif + break; + default: + goto exit; + } + + for (i = 0; i < global_op_class_num; i++) { + if (band != global_op_class[i].band) + continue; + + if (opc_bw_to_ch_width(global_op_class[i].bw) != bw) + continue; + + if ((global_op_class[i].bw == OPC_BW40PLUS + && offset != HAL_PRIME_CHNL_OFFSET_LOWER) + || (global_op_class[i].bw == OPC_BW40MINUS + && offset != HAL_PRIME_CHNL_OFFSET_UPPER) + ) + continue; + + if (is_valid_global_op_class_ch(&global_op_class[i], ch)) + goto get; + } + +get: + if (i < global_op_class_num) { + #if 0 /* TODO */ + if (bw == CHANNEL_WIDTH_80_80) { + /* search another ch */ + if (!is_valid_global_op_class_ch(&global_op_class[i], ch2)) + goto exit; + } + #endif + + gid = global_op_class[i].class_id; + } + +exit: + return gid; +} + +u8 rtw_get_bw_offset_by_op_class_ch(u8 gid, u8 ch, u8 *bw, u8 *offset) +{ + enum opc_bw opc_bw; + u8 valid = 0; + int i; + + opc_bw = get_global_opc_bw_by_id(gid); + if (opc_bw == OPC_BW_NUM) + goto exit; + + *bw = opc_bw_to_ch_width(opc_bw); + + if (opc_bw == OPC_BW40PLUS) + *offset = HAL_PRIME_CHNL_OFFSET_LOWER; + else if (opc_bw == OPC_BW40MINUS) + *offset = HAL_PRIME_CHNL_OFFSET_UPPER; + + if (rtw_get_offset_by_chbw(ch, *bw, offset)) + valid = 1; + +exit: + return valid; +} + +static struct op_class_pref_t *opc_pref_alloc(u8 class_id) +{ + int i, j; + struct op_class_pref_t *opc_pref = NULL; + + for (i = 0; i < global_op_class_num; i++) + if (global_op_class[i].class_id == class_id) + break; + + if (i >= global_op_class_num) + goto exit; + + opc_pref = rtw_zmalloc(sizeof(*opc_pref)); + if (!opc_pref) + goto exit; + + opc_pref->class_id = global_op_class[i].class_id; + opc_pref->band = global_op_class[i].band; + opc_pref->bw = global_op_class[i].bw; + + for (j = 0; j < OPC_CH_LIST_LEN(global_op_class[i]); j++) { + opc_pref->chs[j].ch = OPC_CH_LIST_CH(global_op_class[i], j); + opc_pref->chs[j].static_non_op = 1; + opc_pref->chs[j].no_ir = 1; + opc_pref->chs[j].max_txpwr = UNSPECIFIED_MBM; + } + opc_pref->ch_num = OPC_CH_LIST_LEN(global_op_class[i]); + +exit: + return opc_pref; +} + +static void opc_pref_free(struct op_class_pref_t *opc_pref) +{ + rtw_mfree(opc_pref, sizeof(*opc_pref)); +} + +int op_class_pref_init(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + struct registry_priv *regsty = adapter_to_regsty(adapter); + u8 bw; + struct op_class_pref_t *opc_pref; + int i; + u8 op_class_num = 0; + u8 band_bmp = 0; + u8 bw_bmp[BAND_MAX] = {0}; + int ret = _FAIL; + + rfctl->spt_op_class_ch = rtw_zmalloc(sizeof(struct op_class_pref_t *) * global_op_class_num); + if (!rfctl->spt_op_class_ch) { + RTW_ERR("%s alloc rfctl->spt_op_class_ch fail\n", __func__); + goto exit; + } + + if (IsSupported24G(regsty->wireless_mode) && hal_chk_band_cap(adapter, BAND_CAP_2G)) + band_bmp |= BAND_CAP_2G; + if (is_supported_5g(regsty->wireless_mode) && hal_chk_band_cap(adapter, BAND_CAP_5G)) + band_bmp |= BAND_CAP_5G; + + bw_bmp[BAND_ON_2_4G] = (ch_width_to_bw_cap(REGSTY_BW_2G(regsty) + 1) - 1) & (GET_HAL_SPEC(adapter)->bw_cap); + bw_bmp[BAND_ON_5G] = (ch_width_to_bw_cap(REGSTY_BW_5G(regsty) + 1) - 1) & (GET_HAL_SPEC(adapter)->bw_cap); + if (!REGSTY_IS_11AC_ENABLE(regsty) + || !is_supported_vht(regsty->wireless_mode) + ) + bw_bmp[BAND_ON_5G] &= ~(BW_CAP_80M | BW_CAP_160M); + + if (0) { + RTW_INFO("REGSTY_BW_2G(regsty):%u\n", REGSTY_BW_2G(regsty)); + RTW_INFO("REGSTY_BW_5G(regsty):%u\n", REGSTY_BW_5G(regsty)); + RTW_INFO("GET_HAL_SPEC(adapter)->bw_cap:0x%x\n", GET_HAL_SPEC(adapter)->bw_cap); + RTW_INFO("band_bmp:0x%x\n", band_bmp); + RTW_INFO("bw_bmp[2G]:0x%x\n", bw_bmp[BAND_ON_2_4G]); + RTW_INFO("bw_bmp[5G]:0x%x\n", bw_bmp[BAND_ON_5G]); + } + + for (i = 0; i < global_op_class_num; i++) { + #ifdef CONFIG_RTW_DEBUG + rtw_warn_on(!dbg_global_op_class_validate(i)); + #endif + + if (!(band_bmp & band_to_band_cap(global_op_class[i].band))) + continue; + + bw = opc_bw_to_ch_width(global_op_class[i].bw); + if (bw == CHANNEL_WIDTH_MAX + || bw == CHANNEL_WIDTH_80_80 /* TODO */ + ) + continue; + + if (!(bw_bmp[global_op_class[i].band] & ch_width_to_bw_cap(bw))) + continue; + + opc_pref = opc_pref_alloc(global_op_class[i].class_id); + if (!opc_pref) { + RTW_ERR("%s opc_pref_alloc(%u) fail\n", __func__, global_op_class[i].class_id); + goto exit; + } + + if (opc_pref->ch_num) { + rfctl->spt_op_class_ch[i] = opc_pref; + op_class_num++; + } else + opc_pref_free(opc_pref); + } + + rfctl->cap_spt_op_class_num = op_class_num; + ret = _SUCCESS; + +exit: + return ret; +} + +void op_class_pref_deinit(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + int i; + + if (!rfctl->spt_op_class_ch) + return; + + for (i = 0; i < global_op_class_num; i++) { + if (rfctl->spt_op_class_ch[i]) { + opc_pref_free(rfctl->spt_op_class_ch[i]); + rfctl->spt_op_class_ch[i] = NULL; + } + } + + rtw_mfree(rfctl->spt_op_class_ch, sizeof(struct op_class_pref_t *) * global_op_class_num); + rfctl->spt_op_class_ch = NULL; +} + +void op_class_pref_apply_regulatory(_adapter *adapter, u8 reason) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + struct registry_priv *regsty = adapter_to_regsty(adapter); + u8 ch, bw, offset, cch; + struct op_class_pref_t *opc_pref; + int i, j; + u8 reg_op_class_num = 0; + u8 op_class_num = 0; + + for (i = 0; i < global_op_class_num; i++) { + if (!rfctl->spt_op_class_ch[i]) + continue; + opc_pref = rfctl->spt_op_class_ch[i]; + + /* reset all channel */ + for (j = 0; opc_pref->chs[j].ch != 0; j++) { + if (reason >= REG_CHANGE) + opc_pref->chs[j].static_non_op = 1; + if (reason != REG_TXPWR_CHANGE) + opc_pref->chs[j].no_ir = 1; + if (reason >= REG_TXPWR_CHANGE) + opc_pref->chs[j].max_txpwr = UNSPECIFIED_MBM; + } + if (reason >= REG_CHANGE) + opc_pref->op_ch_num = 0; + if (reason != REG_TXPWR_CHANGE) + opc_pref->ir_ch_num = 0; + + switch (opc_pref->bw) { + case OPC_BW20: + bw = CHANNEL_WIDTH_20; + offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case OPC_BW40PLUS: + bw = CHANNEL_WIDTH_40; + offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + case OPC_BW40MINUS: + bw = CHANNEL_WIDTH_40; + offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + case OPC_BW80: + bw = CHANNEL_WIDTH_80; + offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case OPC_BW160: + bw = CHANNEL_WIDTH_160; + offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case OPC_BW80P80: /* TODO */ + default: + continue; + } + + if (rfctl->country_ent && !COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent) + && (bw == CHANNEL_WIDTH_80 || bw == CHANNEL_WIDTH_160)) + continue; + + for (j = 0; opc_pref->chs[j].ch != 0; j++) { + u8 *op_chs; + u8 op_ch_num; + u8 k, l; + int chset_idx; + + ch = opc_pref->chs[j].ch; + + if (reason >= REG_TXPWR_CHANGE) + opc_pref->chs[j].max_txpwr = rtw_rfctl_get_reg_max_txpwr_mbm(rfctl, ch, bw, offset, 1); + + if (reason == REG_TXPWR_CHANGE) + continue; + + cch = rtw_get_center_ch(ch ,bw, offset); + if (!cch) + continue; + + if (!rtw_get_op_chs_by_cch_bw(cch, bw, &op_chs, &op_ch_num)) + continue; + + for (k = 0, l = 0; k < op_ch_num; k++) { + chset_idx = rtw_chset_search_ch(chset, *(op_chs + k)); + if (chset_idx == -1) + break; + if (bw >= CHANNEL_WIDTH_40) { + if ((chset[chset_idx].flags & RTW_CHF_NO_HT40U) && k % 2 == 0) + break; + if ((chset[chset_idx].flags & RTW_CHF_NO_HT40L) && k % 2 == 1) + break; + } + if (bw >= CHANNEL_WIDTH_80 && (chset[chset_idx].flags & RTW_CHF_NO_80MHZ)) + break; + if (bw >= CHANNEL_WIDTH_160 && (chset[chset_idx].flags & RTW_CHF_NO_160MHZ)) + break; + if ((chset[chset_idx].flags & RTW_CHF_DFS) && rtw_rfctl_dfs_domain_unknown(rfctl)) + continue; + if (chset[chset_idx].flags & RTW_CHF_NO_IR) + continue; + l++; + } + if (k < op_ch_num) + continue; + + if (reason >= REG_CHANGE) { + opc_pref->chs[j].static_non_op = 0; + opc_pref->op_ch_num++; + } + + if (l >= op_ch_num) { + opc_pref->chs[j].no_ir = 0; + opc_pref->ir_ch_num++; + } + } + + if (opc_pref->op_ch_num) + reg_op_class_num++; + if (opc_pref->ir_ch_num) + op_class_num++; + } + + rfctl->reg_spt_op_class_num = reg_op_class_num; + rfctl->cur_spt_op_class_num = op_class_num; +} + +static void dump_opc_pref_single(void *sel, struct op_class_pref_t *opc_pref, bool show_snon_ocp, bool show_no_ir, bool detail) +{ + u8 i; + u8 ch_num = 0; + char buf[256]; + char *pos = buf; + + if (!show_snon_ocp && !opc_pref->op_ch_num) + return; + if (!show_no_ir && !opc_pref->ir_ch_num) + return; + + for (i = 0; opc_pref->chs[i].ch != 0; i++) { + if ((show_snon_ocp || !opc_pref->chs[i].static_non_op) + && (show_no_ir || !opc_pref->chs[i].no_ir) + ) { + if (detail) + pos += snprintf(pos, 256 - (pos - buf), " %4u", opc_pref->chs[i].ch); + else + pos += snprintf(pos, 256 - (pos - buf), " %u", opc_pref->chs[i].ch); + } + } + + RTW_PRINT_SEL(sel, "%5u %4s %7s%s\n" + , opc_pref->class_id + , band_str(opc_pref->band) + , opc_bw_str(opc_pref->bw), buf); + + if (!detail) + return; + + pos = buf; + for (i = 0; opc_pref->chs[i].ch != 0; i++) { + if ((show_snon_ocp || !opc_pref->chs[i].static_non_op) + && (show_no_ir || !opc_pref->chs[i].no_ir) + ) { + pos += snprintf(pos, 256 - (pos - buf), " %c%c" + , opc_pref->chs[i].no_ir ? ' ' : 'I' + , opc_pref->chs[i].static_non_op ? ' ' : 'E' + ); + } + } + RTW_PRINT_SEL(sel, " %s\n", buf); + + pos = buf; + for (i = 0; opc_pref->chs[i].ch != 0; i++) { + if ((show_snon_ocp || !opc_pref->chs[i].static_non_op) + && (show_no_ir || !opc_pref->chs[i].no_ir) + ) { + if (opc_pref->chs[i].max_txpwr == UNSPECIFIED_MBM) + pos += snprintf(pos, 256 - (pos - buf), " "); + else + pos += snprintf(pos, 256 - (pos - buf), " %4d", opc_pref->chs[i].max_txpwr); + } + } + RTW_PRINT_SEL(sel, " %s\n", buf); +} + +void dump_cap_spt_op_class_ch(void *sel, struct rf_ctl_t *rfctl, bool detail) +{ + u8 i; + + dump_op_class_ch_title(sel); + + for (i = 0; i < global_op_class_num; i++) { + if (!rfctl->spt_op_class_ch[i]) + continue; + dump_opc_pref_single(sel, rfctl->spt_op_class_ch[i], 1, 1, detail); + } + + RTW_PRINT_SEL(sel, "op_class number:%d\n", rfctl->cap_spt_op_class_num); +} + +void dump_reg_spt_op_class_ch(void *sel, struct rf_ctl_t *rfctl, bool detail) +{ + u8 i; + + dump_op_class_ch_title(sel); + + for (i = 0; i < global_op_class_num; i++) { + if (!rfctl->spt_op_class_ch[i]) + continue; + dump_opc_pref_single(sel, rfctl->spt_op_class_ch[i], 0, 1, detail); + } + + RTW_PRINT_SEL(sel, "op_class number:%d\n", rfctl->reg_spt_op_class_num); +} + +void dump_cur_spt_op_class_ch(void *sel, struct rf_ctl_t *rfctl, bool detail) +{ + u8 i; + + dump_op_class_ch_title(sel); + + for (i = 0; i < global_op_class_num; i++) { + if (!rfctl->spt_op_class_ch[i]) + continue; + dump_opc_pref_single(sel, rfctl->spt_op_class_ch[i], 0, 0, detail); + } + + RTW_PRINT_SEL(sel, "op_class number:%d\n", rfctl->cur_spt_op_class_num); +} + +const u8 _rf_type_to_rf_tx_cnt[RF_TYPE_MAX] = { + [RF_1T1R] = 1, + [RF_1T2R] = 1, + [RF_1T3R] = 1, + [RF_1T4R] = 1, + [RF_2T1R] = 2, + [RF_2T2R] = 2, + [RF_2T3R] = 2, + [RF_2T4R] = 2, + [RF_3T1R] = 3, + [RF_3T2R] = 3, + [RF_3T3R] = 3, + [RF_3T4R] = 3, + [RF_4T1R] = 4, + [RF_4T2R] = 4, + [RF_4T3R] = 4, + [RF_4T4R] = 4, +}; + +const u8 _rf_type_to_rf_rx_cnt[RF_TYPE_MAX] = { + [RF_1T1R] = 1, + [RF_1T2R] = 2, + [RF_1T3R] = 3, + [RF_1T4R] = 4, + [RF_2T1R] = 1, + [RF_2T2R] = 2, + [RF_2T3R] = 3, + [RF_2T4R] = 4, + [RF_3T1R] = 1, + [RF_3T2R] = 2, + [RF_3T3R] = 3, + [RF_3T4R] = 4, + [RF_4T1R] = 1, + [RF_4T2R] = 2, + [RF_4T3R] = 3, + [RF_4T4R] = 4, +}; + +const char *const _rf_type_to_rfpath_str[RF_TYPE_MAX] = { + [RF_1T1R] = "RF_1T1R", + [RF_1T2R] = "RF_1T2R", + [RF_1T3R] = "RF_1T3R", + [RF_1T4R] = "RF_1T4R", + [RF_2T1R] = "RF_2T1R", + [RF_2T2R] = "RF_2T2R", + [RF_2T3R] = "RF_2T3R", + [RF_2T4R] = "RF_2T4R", + [RF_3T1R] = "RF_3T1R", + [RF_3T2R] = "RF_3T2R", + [RF_3T3R] = "RF_3T3R", + [RF_3T4R] = "RF_3T4R", + [RF_4T1R] = "RF_4T1R", + [RF_4T2R] = "RF_4T2R", + [RF_4T3R] = "RF_4T3R", + [RF_4T4R] = "RF_4T4R", +}; + +void rf_type_to_default_trx_bmp(enum rf_type rf, enum bb_path *tx, enum bb_path *rx) +{ + u8 tx_num = rf_type_to_rf_tx_cnt(rf); + u8 rx_num = rf_type_to_rf_rx_cnt(rf); + int i; + + *tx = *rx = 0; + + for (i = 0; i < tx_num; i++) + *tx |= BIT(i); + for (i = 0; i < rx_num; i++) + *rx |= BIT(i); +} + +static const u8 _trx_num_to_rf_type[RF_PATH_MAX][RF_PATH_MAX] = { + {RF_1T1R, RF_1T2R, RF_1T3R, RF_1T4R}, + {RF_2T1R, RF_2T2R, RF_2T3R, RF_2T4R}, + {RF_3T1R, RF_3T2R, RF_3T3R, RF_3T4R}, + {RF_4T1R, RF_4T2R, RF_4T3R, RF_4T4R}, +}; + +enum rf_type trx_num_to_rf_type(u8 tx_num, u8 rx_num) +{ + if (tx_num > 0 && tx_num <= RF_PATH_MAX && rx_num > 0 && rx_num <= RF_PATH_MAX) + return _trx_num_to_rf_type[tx_num - 1][rx_num - 1]; + return RF_TYPE_MAX; +} + +enum rf_type trx_bmp_to_rf_type(u8 tx_bmp, u8 rx_bmp) +{ + u8 tx_num = 0; + u8 rx_num = 0; + int i; + + for (i = 0; i < RF_PATH_MAX; i++) { + if (tx_bmp >> i & BIT0) + tx_num++; + if (rx_bmp >> i & BIT0) + rx_num++; + } + + return trx_num_to_rf_type(tx_num, rx_num); +} + +bool rf_type_is_a_in_b(enum rf_type a, enum rf_type b) +{ + return rf_type_to_rf_tx_cnt(a) <= rf_type_to_rf_tx_cnt(b) + && rf_type_to_rf_rx_cnt(a) <= rf_type_to_rf_rx_cnt(b); +} + +static void rtw_path_bmp_limit_from_higher(u8 *bmp, u8 *bmp_bit_cnt, u8 bit_cnt_lmt) +{ + int i; + + for (i = RF_PATH_MAX - 1; *bmp_bit_cnt > bit_cnt_lmt && i >= 0; i--) { + if (*bmp & BIT(i)) { + *bmp &= ~BIT(i); + (*bmp_bit_cnt)--; + } + } +} + +u8 rtw_restrict_trx_path_bmp_by_trx_num_lmt(u8 trx_path_bmp, u8 tx_num_lmt, u8 rx_num_lmt, u8 *tx_num, u8 *rx_num) +{ + u8 bmp_tx = (trx_path_bmp & 0xF0) >> 4; + u8 bmp_rx = trx_path_bmp & 0x0F; + u8 bmp_tx_num = 0, bmp_rx_num = 0; + enum rf_type ret_type = RF_TYPE_MAX; + int i, j; + + for (i = 0; i < RF_PATH_MAX; i++) { + if (bmp_tx & BIT(i)) + bmp_tx_num++; + if (bmp_rx & BIT(i)) + bmp_rx_num++; + } + + /* limit higher bit first according to input type */ + if (tx_num_lmt) + rtw_path_bmp_limit_from_higher(&bmp_tx, &bmp_tx_num, tx_num_lmt); + if (rx_num_lmt) + rtw_path_bmp_limit_from_higher(&bmp_rx, &bmp_rx_num, rx_num_lmt); + + /* search for valid rf_type (larger RX prefer) */ + for (j = bmp_rx_num; j > 0; j--) { + for (i = bmp_tx_num; i > 0; i--) { + ret_type = trx_num_to_rf_type(i, j); + if (RF_TYPE_VALID(ret_type)) { + rtw_path_bmp_limit_from_higher(&bmp_tx, &bmp_tx_num, i); + rtw_path_bmp_limit_from_higher(&bmp_rx, &bmp_rx_num, j); + if (tx_num) + *tx_num = bmp_tx_num; + if (rx_num) + *rx_num = bmp_rx_num; + goto exit; + } + } + } + +exit: + return RF_TYPE_VALID(ret_type) ? ((bmp_tx << 4) | bmp_rx) : 0x00; +} + +u8 rtw_restrict_trx_path_bmp_by_rftype(u8 trx_path_bmp, enum rf_type type, u8 *tx_num, u8 *rx_num) +{ + return rtw_restrict_trx_path_bmp_by_trx_num_lmt(trx_path_bmp + , rf_type_to_rf_tx_cnt(type), rf_type_to_rf_rx_cnt(type), tx_num, rx_num); +} + +/* config to non N-TX value, path with lower index prefer */ +void tx_path_nss_set_default(enum bb_path txpath_nss[], u8 txpath_num_nss[], u8 txpath) +{ + int i, j; + u8 cnt; + + for (i = 4; i > 0; i--) { + cnt = 0; + txpath_nss[i - 1] = 0; + for (j = 0; j < RF_PATH_MAX; j++) { + if (txpath & BIT(j)) { + txpath_nss[i - 1] |= BIT(j); + if (++cnt == i) + break; + } + } + txpath_num_nss[i - 1] = i; + } +} + +/* config to full N-TX value */ +void tx_path_nss_set_full_tx(enum bb_path txpath_nss[], u8 txpath_num_nss[], u8 txpath) +{ + u8 tx_num = 0; + int i; + + for (i = 0; i < RF_PATH_MAX; i++) + if (txpath & BIT(i)) + tx_num++; + + for (i = 4; i > 0; i--) { + txpath_nss[i - 1] = txpath; + txpath_num_nss[i - 1] = tx_num; + } +} + +const char *const _regd_str[] = { + "NONE", + "FCC", + "MKK", + "ETSI", + "IC", + "KCC", + "NCC", + "ACMA", + "CHILE", + "UKRAINE", + "MEXICO", + "CN", + "WW", +}; + +/* +* input with txpwr value in unit of txpwr index +* return string in length 6 at least (for -xx.xx) +*/ +void txpwr_idx_get_dbm_str(s8 idx, u8 txgi_max, u8 txgi_pdbm, SIZE_T cwidth, char dbm_str[], u8 dbm_str_len) +{ + char fmt[16]; + + if (idx == txgi_max) { + snprintf(fmt, 16, "%%%zus", cwidth >= 6 ? cwidth + 1 : 6); + snprintf(dbm_str, dbm_str_len, fmt, "NA"); + } else if (idx > -txgi_pdbm && idx < 0) { /* -0.xx */ + snprintf(fmt, 16, "%%%zus-0.%%02d", cwidth >= 6 ? cwidth - 4 : 1); + snprintf(dbm_str, dbm_str_len, fmt, "", (rtw_abs(idx) % txgi_pdbm) * 100 / txgi_pdbm); + } else if (idx % txgi_pdbm) { /* d.xx */ + snprintf(fmt, 16, "%%%zud.%%02d", cwidth >= 6 ? cwidth - 2 : 3); + snprintf(dbm_str, dbm_str_len, fmt, idx / txgi_pdbm, (rtw_abs(idx) % txgi_pdbm) * 100 / txgi_pdbm); + } else { /* d */ + snprintf(fmt, 16, "%%%zud", cwidth >= 6 ? cwidth + 1 : 6); + snprintf(dbm_str, dbm_str_len, fmt, idx / txgi_pdbm); + } +} + +/* +* input with txpwr value in unit of mbm +* return string in length 6 at least (for -xx.xx) +*/ +void txpwr_mbm_get_dbm_str(s16 mbm, SIZE_T cwidth, char dbm_str[], u8 dbm_str_len) +{ + char fmt[16]; + + if (mbm == UNSPECIFIED_MBM) { + snprintf(fmt, 16, "%%%zus", cwidth >= 6 ? cwidth + 1 : 6); + snprintf(dbm_str, dbm_str_len, fmt, "NA"); + } else if (mbm > -MBM_PDBM && mbm < 0) { /* -0.xx */ + snprintf(fmt, 16, "%%%zus-0.%%02d", cwidth >= 6 ? cwidth - 4 : 1); + snprintf(dbm_str, dbm_str_len, fmt, "", (rtw_abs(mbm) % MBM_PDBM) * 100 / MBM_PDBM); + } else if (mbm % MBM_PDBM) { /* d.xx */ + snprintf(fmt, 16, "%%%zud.%%02d", cwidth >= 6 ? cwidth - 2 : 3); + snprintf(dbm_str, dbm_str_len, fmt, mbm / MBM_PDBM, (rtw_abs(mbm) % MBM_PDBM) * 100 / MBM_PDBM); + } else { /* d */ + snprintf(fmt, 16, "%%%zud", cwidth >= 6 ? cwidth + 1 : 6); + snprintf(dbm_str, dbm_str_len, fmt, mbm / MBM_PDBM); + } +} + +static const s16 _mb_of_ntx[] = { + 0, /* 1TX */ + 301, /* 2TX */ + 477, /* 3TX */ + 602, /* 4TX */ + 699, /* 5TX */ + 778, /* 6TX */ + 845, /* 7TX */ + 903, /* 8TX */ +}; + +/* get mB(100 *dB) for specifc TX count relative to 1TX */ +s16 mb_of_ntx(u8 ntx) +{ + if (ntx == 0 || ntx > 8) { + RTW_ERR("ntx=%u, out of range\n", ntx); + rtw_warn_on(1); + } + + return _mb_of_ntx[ntx - 1]; +} + +#if CONFIG_TXPWR_LIMIT +void _dump_regd_exc_list(void *sel, struct rf_ctl_t *rfctl) +{ + struct regd_exc_ent *ent; + _list *cur, *head; + + RTW_PRINT_SEL(sel, "regd_exc_num:%u\n", rfctl->regd_exc_num); + + if (!rfctl->regd_exc_num) + goto exit; + + RTW_PRINT_SEL(sel, "%-7s %-6s %-9s\n", "country", "domain", "regd_name"); + + head = &rfctl->reg_exc_list; + cur = get_next(head); + + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + u8 has_country; + + ent = LIST_CONTAINOR(cur, struct regd_exc_ent, list); + cur = get_next(cur); + has_country = (ent->country[0] == '\0' && ent->country[1] == '\0') ? 0 : 1; + + RTW_PRINT_SEL(sel, " %c%c 0x%02x %s\n" + , has_country ? ent->country[0] : '0' + , has_country ? ent->country[1] : '0' + , ent->domain + , ent->regd_name + ); + } + +exit: + return; +} + +inline void dump_regd_exc_list(void *sel, struct rf_ctl_t *rfctl) +{ + _irqL irqL; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + _dump_regd_exc_list(sel, rfctl); + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); +} + +void rtw_regd_exc_add_with_nlen(struct rf_ctl_t *rfctl, const char *country, u8 domain, const char *regd_name, u32 nlen) +{ + struct regd_exc_ent *ent; + _irqL irqL; + + if (!regd_name || !nlen) { + rtw_warn_on(1); + goto exit; + } + + ent = (struct regd_exc_ent *)rtw_zmalloc(sizeof(struct regd_exc_ent) + nlen + 1); + if (!ent) + goto exit; + + _rtw_init_listhead(&ent->list); + if (country) + _rtw_memcpy(ent->country, country, 2); + ent->domain = domain; + _rtw_memcpy(ent->regd_name, regd_name, nlen); + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + rtw_list_insert_tail(&ent->list, &rfctl->reg_exc_list); + rfctl->regd_exc_num++; + + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + +exit: + return; +} + +inline void rtw_regd_exc_add(struct rf_ctl_t *rfctl, const char *country, u8 domain, const char *regd_name) +{ + rtw_regd_exc_add_with_nlen(rfctl, country, domain, regd_name, strlen(regd_name)); +} + +struct regd_exc_ent *_rtw_regd_exc_search(struct rf_ctl_t *rfctl, const char *country, u8 domain) +{ + struct regd_exc_ent *ent; + _list *cur, *head; + u8 match = 0; + + head = &rfctl->reg_exc_list; + cur = get_next(head); + + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + u8 has_country; + + ent = LIST_CONTAINOR(cur, struct regd_exc_ent, list); + cur = get_next(cur); + has_country = (ent->country[0] == '\0' && ent->country[1] == '\0') ? 0 : 1; + + /* entry has country condition to match */ + if (has_country) { + if (!country) + continue; + if (ent->country[0] != country[0] + || ent->country[1] != country[1]) + continue; + } + + /* entry has domain condition to match */ + if (ent->domain != 0xFF) { + if (domain == 0xFF) + continue; + if (ent->domain != domain) + continue; + } + + match = 1; + break; + } + + if (match) + return ent; + else + return NULL; +} + +inline struct regd_exc_ent *rtw_regd_exc_search(struct rf_ctl_t *rfctl, const char *country, u8 domain) +{ + struct regd_exc_ent *ent; + _irqL irqL; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + ent = _rtw_regd_exc_search(rfctl, country, domain); + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + return ent; +} + +void rtw_regd_exc_list_free(struct rf_ctl_t *rfctl) +{ + struct regd_exc_ent *ent; + _irqL irqL; + _list *cur, *head; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + head = &rfctl->reg_exc_list; + cur = get_next(head); + + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct regd_exc_ent, list); + cur = get_next(cur); + rtw_list_delete(&ent->list); + rtw_mfree((u8 *)ent, sizeof(struct regd_exc_ent) + strlen(ent->regd_name) + 1); + } + rfctl->regd_exc_num = 0; + + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); +} + +void dump_txpwr_lmt(void *sel, _adapter *adapter) +{ +#define TMP_STR_LEN 16 + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + _irqL irqL; + char fmt[16]; + char tmp_str[TMP_STR_LEN]; + s8 *lmt_idx = NULL; + int bw, band, ch_num, tlrs, ntx_idx, rs, i, path; + u8 ch, n, rfpath_num; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + _dump_regd_exc_list(sel, rfctl); + RTW_PRINT_SEL(sel, "\n"); + + if (!rfctl->txpwr_regd_num) + goto release_lock; + + lmt_idx = rtw_malloc(sizeof(s8) * RF_PATH_MAX * rfctl->txpwr_regd_num); + if (!lmt_idx) { + RTW_ERR("%s alloc fail\n", __func__); + goto release_lock; + } + + RTW_PRINT_SEL(sel, "txpwr_lmt_2g_cck_ofdm_state:0x%02x\n", rfctl->txpwr_lmt_2g_cck_ofdm_state); + #if CONFIG_IEEE80211_BAND_5GHZ + if (IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) { + RTW_PRINT_SEL(sel, "txpwr_lmt_5g_cck_ofdm_state:0x%02x\n", rfctl->txpwr_lmt_5g_cck_ofdm_state); + RTW_PRINT_SEL(sel, "txpwr_lmt_5g_20_40_ref:0x%02x\n", rfctl->txpwr_lmt_5g_20_40_ref); + } + #endif + RTW_PRINT_SEL(sel, "\n"); + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) { + if (!hal_is_band_support(adapter, band)) + continue; + + rfpath_num = (band == BAND_ON_2_4G ? hal_spec->rfpath_num_2g : hal_spec->rfpath_num_5g); + + for (bw = 0; bw < MAX_5G_BANDWIDTH_NUM; bw++) { + + if (bw >= CHANNEL_WIDTH_160) + break; + if (band == BAND_ON_2_4G && bw >= CHANNEL_WIDTH_80) + break; + + if (band == BAND_ON_2_4G) + ch_num = CENTER_CH_2G_NUM; + else + ch_num = center_chs_5g_num(bw); + + if (ch_num == 0) { + rtw_warn_on(1); + break; + } + + for (tlrs = TXPWR_LMT_RS_CCK; tlrs < TXPWR_LMT_RS_NUM; tlrs++) { + + if (band == BAND_ON_2_4G && tlrs == TXPWR_LMT_RS_VHT) + continue; + if (band == BAND_ON_5G && tlrs == TXPWR_LMT_RS_CCK) + continue; + if (bw > CHANNEL_WIDTH_20 && (tlrs == TXPWR_LMT_RS_CCK || tlrs == TXPWR_LMT_RS_OFDM)) + continue; + if (bw > CHANNEL_WIDTH_40 && tlrs == TXPWR_LMT_RS_HT) + continue; + if (tlrs == TXPWR_LMT_RS_VHT && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + continue; + + for (ntx_idx = RF_1TX; ntx_idx < MAX_TX_COUNT; ntx_idx++) { + struct txpwr_lmt_ent *ent; + _list *cur, *head; + + if (ntx_idx + 1 > hal_data->max_tx_cnt) + continue; + + /* bypass CCK multi-TX is not defined */ + if (tlrs == TXPWR_LMT_RS_CCK && ntx_idx > RF_1TX) { + if (band == BAND_ON_2_4G + && !(rfctl->txpwr_lmt_2g_cck_ofdm_state & (TXPWR_LMT_HAS_CCK_1T << ntx_idx))) + continue; + } + + /* bypass OFDM multi-TX is not defined */ + if (tlrs == TXPWR_LMT_RS_OFDM && ntx_idx > RF_1TX) { + if (band == BAND_ON_2_4G + && !(rfctl->txpwr_lmt_2g_cck_ofdm_state & (TXPWR_LMT_HAS_OFDM_1T << ntx_idx))) + continue; + #if CONFIG_IEEE80211_BAND_5GHZ + if (band == BAND_ON_5G + && !(rfctl->txpwr_lmt_5g_cck_ofdm_state & (TXPWR_LMT_HAS_OFDM_1T << ntx_idx))) + continue; + #endif + } + + /* bypass 5G 20M, 40M pure reference */ + #if CONFIG_IEEE80211_BAND_5GHZ + if (band == BAND_ON_5G && (bw == CHANNEL_WIDTH_20 || bw == CHANNEL_WIDTH_40)) { + if (rfctl->txpwr_lmt_5g_20_40_ref == TXPWR_LMT_REF_HT_FROM_VHT) { + if (tlrs == TXPWR_LMT_RS_HT) + continue; + } else if (rfctl->txpwr_lmt_5g_20_40_ref == TXPWR_LMT_REF_VHT_FROM_HT) { + if (tlrs == TXPWR_LMT_RS_VHT && bw <= CHANNEL_WIDTH_40) + continue; + } + } + #endif + + /* choose n-SS mapping rate section to get lmt diff value */ + if (tlrs == TXPWR_LMT_RS_CCK) + rs = CCK; + else if (tlrs == TXPWR_LMT_RS_OFDM) + rs = OFDM; + else if (tlrs == TXPWR_LMT_RS_HT) + rs = HT_1SS + ntx_idx; + else if (tlrs == TXPWR_LMT_RS_VHT) + rs = VHT_1SS + ntx_idx; + else { + RTW_ERR("%s invalid tlrs %u\n", __func__, tlrs); + continue; + } + + RTW_PRINT_SEL(sel, "[%s][%s][%s][%uT]\n" + , band_str(band) + , ch_width_str(bw) + , txpwr_lmt_rs_str(tlrs) + , ntx_idx + 1 + ); + + /* header for limit in db */ + RTW_PRINT_SEL(sel, "%3s ", "ch"); + + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + + sprintf(fmt, "%%%zus%%s ", strlen(ent->regd_name) >= 6 ? 1 : 6 - strlen(ent->regd_name)); + snprintf(tmp_str, TMP_STR_LEN, fmt + , strcmp(ent->regd_name, rfctl->regd_name) == 0 ? "*" : "" + , ent->regd_name); + _RTW_PRINT_SEL(sel, "%s", tmp_str); + } + sprintf(fmt, "%%%zus%%s ", strlen(regd_str(TXPWR_LMT_WW)) >= 6 ? 1 : 6 - strlen(regd_str(TXPWR_LMT_WW))); + snprintf(tmp_str, TMP_STR_LEN, fmt + , strcmp(rfctl->regd_name, regd_str(TXPWR_LMT_WW)) == 0 ? "*" : "" + , regd_str(TXPWR_LMT_WW)); + _RTW_PRINT_SEL(sel, "%s", tmp_str); + + /* header for limit offset */ + for (path = 0; path < RF_PATH_MAX; path++) { + if (path >= rfpath_num) + break; + _RTW_PRINT_SEL(sel, "|"); + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + _RTW_PRINT_SEL(sel, "%3c " + , strcmp(ent->regd_name, rfctl->regd_name) == 0 ? rf_path_char(path) : ' '); + } + _RTW_PRINT_SEL(sel, "%3c " + , strcmp(rfctl->regd_name, regd_str(TXPWR_LMT_WW)) == 0 ? rf_path_char(path) : ' '); + } + _RTW_PRINT_SEL(sel, "\n"); + + for (n = 0; n < ch_num; n++) { + s8 lmt; + s8 lmt_offset; + u8 base; + + if (band == BAND_ON_2_4G) + ch = n + 1; + else + ch = center_chs_5g(bw, n); + + if (ch == 0) { + rtw_warn_on(1); + break; + } + + /* dump limit in dBm */ + RTW_PRINT_SEL(sel, "%3u ", ch); + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + lmt = phy_get_txpwr_lmt(adapter, ent->regd_name, band, bw, tlrs, ntx_idx, ch, 0); + txpwr_idx_get_dbm_str(lmt, hal_spec->txgi_max, hal_spec->txgi_pdbm, strlen(ent->regd_name), tmp_str, TMP_STR_LEN); + _RTW_PRINT_SEL(sel, "%s ", tmp_str); + } + lmt = phy_get_txpwr_lmt(adapter, regd_str(TXPWR_LMT_WW), band, bw, tlrs, ntx_idx, ch, 0); + txpwr_idx_get_dbm_str(lmt, hal_spec->txgi_max, hal_spec->txgi_pdbm, strlen(regd_str(TXPWR_LMT_WW)), tmp_str, TMP_STR_LEN); + _RTW_PRINT_SEL(sel, "%s ", tmp_str); + + /* dump limit offset of each path */ + for (path = RF_PATH_A; path < RF_PATH_MAX; path++) { + if (path >= rfpath_num) + break; + + base = phy_get_target_txpwr(adapter, band, path, rs); + + _RTW_PRINT_SEL(sel, "|"); + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + i = 0; + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + lmt_offset = phy_get_txpwr_lmt_diff(adapter, ent->regd_name, band, bw, path, rs, tlrs, ntx_idx, ch, 0); + if (lmt_offset == hal_spec->txgi_max) { + *(lmt_idx + i * RF_PATH_MAX + path) = hal_spec->txgi_max; + _RTW_PRINT_SEL(sel, "%3s ", "NA"); + } else { + *(lmt_idx + i * RF_PATH_MAX + path) = lmt_offset + base; + _RTW_PRINT_SEL(sel, "%3d ", lmt_offset); + } + i++; + } + lmt_offset = phy_get_txpwr_lmt_diff(adapter, regd_str(TXPWR_LMT_WW), band, bw, path, rs, tlrs, ntx_idx, ch, 0); + if (lmt_offset == hal_spec->txgi_max) + _RTW_PRINT_SEL(sel, "%3s ", "NA"); + else + _RTW_PRINT_SEL(sel, "%3d ", lmt_offset); + + } + + /* compare limit_idx of each path, print 'x' when mismatch */ + if (rfpath_num > 1) { + for (i = 0; i < rfctl->txpwr_regd_num; i++) { + for (path = 0; path < RF_PATH_MAX; path++) { + if (path >= rfpath_num) + break; + if (*(lmt_idx + i * RF_PATH_MAX + path) != *(lmt_idx + i * RF_PATH_MAX + ((path + 1) % rfpath_num))) + break; + } + if (path >= rfpath_num) + _RTW_PRINT_SEL(sel, " "); + else + _RTW_PRINT_SEL(sel, "x"); + } + } + _RTW_PRINT_SEL(sel, "\n"); + + } + RTW_PRINT_SEL(sel, "\n"); + } + } /* loop for rate sections */ + } /* loop for bandwidths */ + } /* loop for bands */ + + if (lmt_idx) + rtw_mfree(lmt_idx, sizeof(s8) * RF_PATH_MAX * rfctl->txpwr_regd_num); + +release_lock: + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); +} + +/* search matcing first, if not found, alloc one */ +void rtw_txpwr_lmt_add_with_nlen(struct rf_ctl_t *rfctl, const char *regd_name, u32 nlen + , u8 band, u8 bw, u8 tlrs, u8 ntx_idx, u8 ch_idx, s8 lmt) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(dvobj_get_primary_adapter(rfctl_to_dvobj(rfctl))); + struct txpwr_lmt_ent *ent; + _irqL irqL; + _list *cur, *head; + s8 pre_lmt; + + if (!regd_name || !nlen) { + rtw_warn_on(1); + goto exit; + } + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + /* search for existed entry */ + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + + if (strlen(ent->regd_name) == nlen + && _rtw_memcmp(ent->regd_name, regd_name, nlen) == _TRUE) + goto chk_lmt_val; + } + + /* alloc new one */ + ent = (struct txpwr_lmt_ent *)rtw_zvmalloc(sizeof(struct txpwr_lmt_ent) + nlen + 1); + if (!ent) + goto release_lock; + + _rtw_init_listhead(&ent->list); + _rtw_memcpy(ent->regd_name, regd_name, nlen); + { + u8 j, k, l, m; + + for (j = 0; j < MAX_2_4G_BANDWIDTH_NUM; ++j) + for (k = 0; k < TXPWR_LMT_RS_NUM_2G; ++k) + for (m = 0; m < CENTER_CH_2G_NUM; ++m) + for (l = 0; l < MAX_TX_COUNT; ++l) + ent->lmt_2g[j][k][m][l] = hal_spec->txgi_max; + #if CONFIG_IEEE80211_BAND_5GHZ + for (j = 0; j < MAX_5G_BANDWIDTH_NUM; ++j) + for (k = 0; k < TXPWR_LMT_RS_NUM_5G; ++k) + for (m = 0; m < CENTER_CH_5G_ALL_NUM; ++m) + for (l = 0; l < MAX_TX_COUNT; ++l) + ent->lmt_5g[j][k][m][l] = hal_spec->txgi_max; + #endif + } + + rtw_list_insert_tail(&ent->list, &rfctl->txpwr_lmt_list); + rfctl->txpwr_regd_num++; + +chk_lmt_val: + if (band == BAND_ON_2_4G) + pre_lmt = ent->lmt_2g[bw][tlrs][ch_idx][ntx_idx]; + #if CONFIG_IEEE80211_BAND_5GHZ + else if (band == BAND_ON_5G) + pre_lmt = ent->lmt_5g[bw][tlrs - 1][ch_idx][ntx_idx]; + #endif + else + goto release_lock; + + if (pre_lmt != hal_spec->txgi_max) + RTW_PRINT("duplicate txpwr_lmt for [%s][%s][%s][%s][%uT][%d]\n" + , regd_name, band_str(band), ch_width_str(bw), txpwr_lmt_rs_str(tlrs), ntx_idx + 1 + , band == BAND_ON_2_4G ? ch_idx + 1 : center_ch_5g_all[ch_idx]); + + lmt = rtw_min(pre_lmt, lmt); + if (band == BAND_ON_2_4G) + ent->lmt_2g[bw][tlrs][ch_idx][ntx_idx] = lmt; + #if CONFIG_IEEE80211_BAND_5GHZ + else if (band == BAND_ON_5G) + ent->lmt_5g[bw][tlrs - 1][ch_idx][ntx_idx] = lmt; + #endif + + if (0) + RTW_PRINT("%s, %4s, %6s, %7s, %uT, ch%3d = %d\n" + , regd_name, band_str(band), ch_width_str(bw), txpwr_lmt_rs_str(tlrs), ntx_idx + 1 + , band == BAND_ON_2_4G ? ch_idx + 1 : center_ch_5g_all[ch_idx] + , lmt); + +release_lock: + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + +exit: + return; +} + +inline void rtw_txpwr_lmt_add(struct rf_ctl_t *rfctl, const char *regd_name + , u8 band, u8 bw, u8 tlrs, u8 ntx_idx, u8 ch_idx, s8 lmt) +{ + rtw_txpwr_lmt_add_with_nlen(rfctl, regd_name, strlen(regd_name) + , band, bw, tlrs, ntx_idx, ch_idx, lmt); +} + +struct txpwr_lmt_ent *_rtw_txpwr_lmt_get_by_name(struct rf_ctl_t *rfctl, const char *regd_name) +{ + struct txpwr_lmt_ent *ent; + _list *cur, *head; + u8 found = 0; + + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + + if (strcmp(ent->regd_name, regd_name) == 0) { + found = 1; + break; + } + } + + if (found) + return ent; + return NULL; +} + +inline struct txpwr_lmt_ent *rtw_txpwr_lmt_get_by_name(struct rf_ctl_t *rfctl, const char *regd_name) +{ + struct txpwr_lmt_ent *ent; + _irqL irqL; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + ent = _rtw_txpwr_lmt_get_by_name(rfctl, regd_name); + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + return ent; +} + +void rtw_txpwr_lmt_list_free(struct rf_ctl_t *rfctl) +{ + struct txpwr_lmt_ent *ent; + _irqL irqL; + _list *cur, *head; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + if (ent->regd_name == rfctl->regd_name) + rfctl->regd_name = regd_str(TXPWR_LMT_NONE); + rtw_list_delete(&ent->list); + rtw_vmfree((u8 *)ent, sizeof(struct txpwr_lmt_ent) + strlen(ent->regd_name) + 1); + } + rfctl->txpwr_regd_num = 0; + + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); +} +#endif /* CONFIG_TXPWR_LIMIT */ + +int rtw_ch_to_bb_gain_sel(int ch) +{ + int sel = -1; + + if (ch >= 1 && ch <= 14) + sel = BB_GAIN_2G; +#if CONFIG_IEEE80211_BAND_5GHZ + else if (ch >= 36 && ch < 48) + sel = BB_GAIN_5GLB1; + else if (ch >= 52 && ch <= 64) + sel = BB_GAIN_5GLB2; + else if (ch >= 100 && ch <= 120) + sel = BB_GAIN_5GMB1; + else if (ch >= 124 && ch <= 144) + sel = BB_GAIN_5GMB2; + else if (ch >= 149 && ch <= 177) + sel = BB_GAIN_5GHB; +#endif + + return sel; +} + +s8 rtw_rf_get_kfree_tx_gain_offset(_adapter *padapter, u8 path, u8 ch) +{ + s8 kfree_offset = 0; + +#ifdef CONFIG_RF_POWER_TRIM + struct kfree_data_t *kfree_data = GET_KFREE_DATA(padapter); + s8 bb_gain_sel = rtw_ch_to_bb_gain_sel(ch); + + if (bb_gain_sel < BB_GAIN_2G || bb_gain_sel >= BB_GAIN_NUM) { + rtw_warn_on(1); + goto exit; + } + + if (kfree_data->flag & KFREE_FLAG_ON) { + kfree_offset = kfree_data->bb_gain[bb_gain_sel][path]; + if (IS_HARDWARE_TYPE_8723D(padapter)) + RTW_INFO("%s path:%s, ch:%u, bb_gain_sel:%d, kfree_offset:%d\n" + , __func__, (path == 0)?"S1":"S0", + ch, bb_gain_sel, kfree_offset); + else + RTW_INFO("%s path:%u, ch:%u, bb_gain_sel:%d, kfree_offset:%d\n" + , __func__, path, ch, bb_gain_sel, kfree_offset); + } +exit: +#endif /* CONFIG_RF_POWER_TRIM */ + return kfree_offset; +} + +void rtw_rf_set_tx_gain_offset(_adapter *adapter, u8 path, s8 offset) +{ +#if !defined(CONFIG_RTL8814A) && !defined(CONFIG_RTL8822B) && !defined(CONFIG_RTL8821C) && !defined(CONFIG_RTL8822C) \ + && !defined(CONFIG_RTL8723F) + u8 write_value; +#endif + u8 target_path = 0; + u32 val32 = 0; + + if (IS_HARDWARE_TYPE_8723D(adapter)) { + target_path = RF_PATH_A; /*in 8723D case path means S0/S1*/ + if (path == PPG_8723D_S1) + RTW_INFO("kfree gain_offset 0x55:0x%x ", + rtw_hal_read_rfreg(adapter, target_path, 0x55, 0xffffffff)); + else if (path == PPG_8723D_S0) + RTW_INFO("kfree gain_offset 0x65:0x%x ", + rtw_hal_read_rfreg(adapter, target_path, 0x65, 0xffffffff)); + } else { + target_path = path; + RTW_INFO("kfree gain_offset 0x55:0x%x ", rtw_hal_read_rfreg(adapter, target_path, 0x55, 0xffffffff)); + } + + switch (rtw_get_chip_type(adapter)) { +#ifdef CONFIG_RTL8723D + case RTL8723D: + write_value = RF_TX_GAIN_OFFSET_8723D(offset); + if (path == PPG_8723D_S1) + rtw_hal_write_rfreg(adapter, target_path, 0x55, 0x0f8000, write_value); + else if (path == PPG_8723D_S0) + rtw_hal_write_rfreg(adapter, target_path, 0x65, 0x0f8000, write_value); + break; +#endif /* CONFIG_RTL8723D */ +#ifdef CONFIG_RTL8703B + case RTL8703B: + write_value = RF_TX_GAIN_OFFSET_8703B(offset); + rtw_hal_write_rfreg(adapter, target_path, 0x55, 0x0fc000, write_value); + break; +#endif /* CONFIG_RTL8703B */ +#ifdef CONFIG_RTL8188F + case RTL8188F: + write_value = RF_TX_GAIN_OFFSET_8188F(offset); + rtw_hal_write_rfreg(adapter, target_path, 0x55, 0x0fc000, write_value); + break; +#endif /* CONFIG_RTL8188F */ +#ifdef CONFIG_RTL8188GTV + case RTL8188GTV: + write_value = RF_TX_GAIN_OFFSET_8188GTV(offset); + rtw_hal_write_rfreg(adapter, target_path, 0x55, 0x0fc000, write_value); + break; +#endif /* CONFIG_RTL8188GTV */ +#ifdef CONFIG_RTL8192E + case RTL8192E: + write_value = RF_TX_GAIN_OFFSET_8192E(offset); + rtw_hal_write_rfreg(adapter, target_path, 0x55, 0x0f8000, write_value); + break; +#endif /* CONFIG_RTL8188F */ + +#ifdef CONFIG_RTL8821A + case RTL8821: + write_value = RF_TX_GAIN_OFFSET_8821A(offset); + rtw_hal_write_rfreg(adapter, target_path, 0x55, 0x0f8000, write_value); + break; +#endif /* CONFIG_RTL8821A */ +#if defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8192F) || defined(CONFIG_RTL8822C) \ + || defined(CONFIG_RTL8723F) + case RTL8814A: + case RTL8822B: + case RTL8822C: + case RTL8821C: + case RTL8192F: + case RTL8723F: + RTW_INFO("\nkfree by PhyDM on the sw CH. path %d\n", path); + break; +#endif /* CONFIG_RTL8814A || CONFIG_RTL8822B || CONFIG_RTL8821C || CONFIG_RTL8723F */ + + default: + rtw_warn_on(1); + break; + } + + if (IS_HARDWARE_TYPE_8723D(adapter)) { + if (path == PPG_8723D_S1) + val32 = rtw_hal_read_rfreg(adapter, target_path, 0x55, 0xffffffff); + else if (path == PPG_8723D_S0) + val32 = rtw_hal_read_rfreg(adapter, target_path, 0x65, 0xffffffff); + } else { + val32 = rtw_hal_read_rfreg(adapter, target_path, 0x55, 0xffffffff); + } + RTW_INFO(" after :0x%x\n", val32); +} + +void rtw_rf_apply_tx_gain_offset(_adapter *adapter, u8 ch) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + s8 kfree_offset = 0; + s8 tx_pwr_track_offset = 0; /* TODO: 8814A should consider tx pwr track when setting tx gain offset */ + s8 total_offset; + int i, total = 0; + + if (IS_HARDWARE_TYPE_8723D(adapter)) + total = 2; /* S1 and S0 */ + else + total = hal_spec->rf_reg_path_num; + + for (i = 0; i < total; i++) { + kfree_offset = rtw_rf_get_kfree_tx_gain_offset(adapter, i, ch); + total_offset = kfree_offset + tx_pwr_track_offset; + rtw_rf_set_tx_gain_offset(adapter, i, total_offset); + } +} + +bool rtw_is_long_cac_range(u32 hi, u32 lo, u8 dfs_region) +{ + return (dfs_region == RTW_DFS_REGD_ETSI && rtw_is_range_overlap(hi, lo, 5650, 5600)) ? _TRUE : _FALSE; +} + +bool rtw_is_long_cac_ch(u8 ch, u8 bw, u8 offset, u8 dfs_region) +{ + u32 hi, lo; + + if (rtw_chbw_to_freq_range(ch, bw, offset, &hi, &lo) == _FALSE) + return _FALSE; + + return rtw_is_long_cac_range(hi, lo, dfs_region) ? _TRUE : _FALSE; +} diff --git a/core/rtw_rm.c b/core/rtw_rm.c new file mode 100644 index 0000000..9517f81 --- /dev/null +++ b/core/rtw_rm.c @@ -0,0 +1,2841 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include +#ifdef CONFIG_RTW_80211K +#include "rtw_rm_fsm.h" +#include "rtw_rm_util.h" +#endif + +#define pstr(s) s+strlen(s) +#ifndef MIN +#define MIN(x, y) (((x) < (y)) ? (x) : (y)) +#endif + +u8 rm_post_event_hdl(_adapter *padapter, u8 *pbuf) +{ +#ifdef CONFIG_RTW_80211K + struct rm_event *pev = (struct rm_event *)pbuf; + + _rm_post_event(padapter, pev->rmid, pev->evid); + rm_handler(padapter, pev); +#endif + return H2C_SUCCESS; +} + +void rm_update_cap(u8 *frame_head, _adapter *pa, u32 pktlen, int offset) +{ +#ifdef CONFIG_RTW_80211K + u8 *res; + sint len; + + res = rtw_get_ie(frame_head + offset, _EID_RRM_EN_CAP_IE_, &len, + pktlen - offset); + if (res != NULL) + _rtw_memcpy((void *)pa->rmpriv.rm_en_cap_def, (res + 2), + MIN(len, sizeof(pa->rmpriv.rm_en_cap_def))); +#endif +} + +#ifdef CONFIG_RTW_80211K +struct cmd_meas_type_ { + u8 id; + char *name; +}; + +char *rm_type_req_name(u8 meas_type) { + + switch (meas_type) { + case basic_req: + return "basic_req"; + case cca_req: + return "cca_req"; + case rpi_histo_req: + return "rpi_histo_req"; + case ch_load_req: + return "ch_load_req"; + case noise_histo_req: + return "noise_histo_req"; + case bcn_req: + return "bcn_req"; + case frame_req: + return "frame_req"; + case sta_statis_req: + return "sta_statis_req"; + } + return "unknown_req"; +}; + +char *rm_type_rep_name(u8 meas_type) { + + switch (meas_type) { + case basic_rep: + return "basic_rep"; + case cca_rep: + return "cca_rep"; + case rpi_histo_rep: + return "rpi_histo_rep"; + case ch_load_rep: + return "ch_load_rep"; + case noise_histo_rep: + return "noise_histo_rep"; + case bcn_rep: + return "bcn_rep"; + case frame_rep: + return "frame_rep"; + case sta_statis_rep: + return "sta_statis_rep"; + } + return "unknown_rep"; +}; + +char *rm_en_cap_name(enum rm_cap_en en) +{ + switch (en) { + case RM_LINK_MEAS_CAP_EN: + return "RM_LINK_MEAS_CAP_EN"; + case RM_NB_REP_CAP_EN: + return "RM_NB_REP_CAP_EN"; + case RM_PARAL_MEAS_CAP_EN: + return "RM_PARAL_MEAS_CAP_EN"; + case RM_REPEAT_MEAS_CAP_EN: + return "RM_REPEAT_MEAS_CAP_EN"; + case RM_BCN_PASSIVE_MEAS_CAP_EN: + return "RM_BCN_PASSIVE_MEAS_CAP_EN"; + case RM_BCN_ACTIVE_MEAS_CAP_EN: + return "RM_BCN_ACTIVE_MEAS_CAP_EN"; + case RM_BCN_TABLE_MEAS_CAP_EN: + return "RM_BCN_TABLE_MEAS_CAP_EN"; + case RM_BCN_MEAS_REP_COND_CAP_EN: + return "RM_BCN_MEAS_REP_COND_CAP_EN"; + + case RM_FRAME_MEAS_CAP_EN: + return "RM_FRAME_MEAS_CAP_EN"; + case RM_CH_LOAD_CAP_EN: + return "RM_CH_LOAD_CAP_EN"; + case RM_NOISE_HISTO_CAP_EN: + return "RM_NOISE_HISTO_CAP_EN"; + case RM_STATIS_MEAS_CAP_EN: + return "RM_STATIS_MEAS_CAP_EN"; + case RM_LCI_MEAS_CAP_EN: + return "RM_LCI_MEAS_CAP_EN"; + case RM_LCI_AMIMUTH_CAP_EN: + return "RM_LCI_AMIMUTH_CAP_EN"; + case RM_TRANS_STREAM_CAT_MEAS_CAP_EN: + return "RM_TRANS_STREAM_CAT_MEAS_CAP_EN"; + case RM_TRIG_TRANS_STREAM_CAT_MEAS_CAP_EN: + return "RM_TRIG_TRANS_STREAM_CAT_MEAS_CAP_EN"; + + case RM_AP_CH_REP_CAP_EN: + return "RM_AP_CH_REP_CAP_EN"; + case RM_RM_MIB_CAP_EN: + return "RM_RM_MIB_CAP_EN"; + case RM_OP_CH_MAX_MEAS_DUR0: + return "RM_OP_CH_MAX_MEAS_DUR0"; + case RM_OP_CH_MAX_MEAS_DUR1: + return "RM_OP_CH_MAX_MEAS_DUR1"; + case RM_OP_CH_MAX_MEAS_DUR2: + return "RM_OP_CH_MAX_MEAS_DUR2"; + case RM_NONOP_CH_MAX_MEAS_DUR0: + return "RM_NONOP_CH_MAX_MEAS_DUR0"; + case RM_NONOP_CH_MAX_MEAS_DUR1: + return "RM_NONOP_CH_MAX_MEAS_DUR1"; + case RM_NONOP_CH_MAX_MEAS_DUR2: + return "RM_NONOP_CH_MAX_MEAS_DUR2"; + + case RM_MEAS_PILOT_CAP0: + return "RM_MEAS_PILOT_CAP0"; /* 24-26 */ + case RM_MEAS_PILOT_CAP1: + return "RM_MEAS_PILOT_CAP1"; + case RM_MEAS_PILOT_CAP2: + return "RM_MEAS_PILOT_CAP2"; + case RM_MEAS_PILOT_TRANS_INFO_CAP_EN: + return "RM_MEAS_PILOT_TRANS_INFO_CAP_EN"; + case RM_NB_REP_TSF_OFFSET_CAP_EN: + return "RM_NB_REP_TSF_OFFSET_CAP_EN"; + case RM_RCPI_MEAS_CAP_EN: + return "RM_RCPI_MEAS_CAP_EN"; /* 29 */ + case RM_RSNI_MEAS_CAP_EN: + return "RM_RSNI_MEAS_CAP_EN"; + case RM_BSS_AVG_ACCESS_DELAY_CAP_EN: + return "RM_BSS_AVG_ACCESS_DELAY_CAP_EN"; + + case RM_AVALB_ADMIS_CAPACITY_CAP_EN: + return "RM_AVALB_ADMIS_CAPACITY_CAP_EN"; + case RM_ANT_CAP_EN: + return "RM_ANT_CAP_EN"; + case RM_RSVD: + case RM_MAX: + default: + break; + } + return "unknown"; +} + +int rm_en_cap_chk_and_set(struct rm_obj *prm, enum rm_cap_en en) +{ + int idx; + u8 cap; + + + if (en >= RM_MAX) + return _FALSE; + + idx = en / 8; + cap = prm->psta->padapter->rmpriv.rm_en_cap_def[idx]; + + if (!(cap & BIT(en - (idx*8)))) { + RTW_INFO("RM: %s incapable\n",rm_en_cap_name(en)); + rm_set_rep_mode(prm, MEAS_REP_MOD_INCAP); + return _FALSE; + } + return _SUCCESS; +} + +/* for caller outside rm */ +u8 rm_add_nb_req(_adapter *padapter, struct sta_info *psta) +{ + struct rm_obj *prm; + + + prm = rm_alloc_rmobj(padapter); + + if (prm == NULL) { + RTW_ERR("RM: unable to alloc rm obj for requeset\n"); + return _FALSE; + } + + prm->psta = psta; + prm->q.category = RTW_WLAN_CATEGORY_RADIO_MEAS; + prm->q.diag_token = rm_gen_dialog_token(padapter); + prm->q.m_token = rm_gen_meas_token(padapter); + prm->rmid = rm_gen_rmid(padapter, prm, RM_MASTER); + + prm->q.action_code = RM_ACT_NB_REP_REQ; + + #if 0 + if (pmac) { /* find sta_info according to bssid */ + pmac += 4; /* skip mac= */ + if (hwaddr_parse(pmac, bssid) == NULL) { + sprintf(pstr(s), "Err: \nincorrect mac format\n"); + return _FAIL; + } + psta = rm_get_sta(padapter, 0xff, bssid); + } + #endif + + /* enquee rmobj */ + rm_enqueue_rmobj(padapter, prm, _FALSE); + + RTW_INFO("RM: rmid=%x add req to " MAC_FMT "\n", + prm->rmid, MAC_ARG(psta->cmn.mac_addr)); + + return _SUCCESS; +} + +static u8 *build_wlan_hdr(_adapter *padapter, struct xmit_frame *pmgntframe, + struct sta_info *psta, u16 frame_type) +{ + u8 *pframe; + u16 *fctrl; + struct pkt_attrib *pattr; + struct rtw_ieee80211_hdr *pwlanhdr; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + + + /* update attribute */ + pattr = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattr); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, psta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, + get_my_bssid(&(pmlmeinfo->network)),ETH_ALEN); + + RTW_INFO("RM: dst = " MAC_FMT "\n", MAC_ARG(pwlanhdr->addr1)); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + SetFragNum(pframe, 0); + + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattr->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + return pframe; +} + +void rm_set_rep_mode(struct rm_obj *prm, u8 mode) +{ + + RTW_INFO("RM: rmid=%x set %s\n", + prm->rmid, + mode|MEAS_REP_MOD_INCAP?"INCAP": + mode|MEAS_REP_MOD_REFUSE?"REFUSE": + mode|MEAS_REP_MOD_LATE?"LATE":""); + + prm->p.m_mode |= mode; +} + +int issue_null_reply(struct rm_obj *prm) +{ + int len=0, my_len; + u8 *pframe, m_mode; + _adapter *padapter = prm->psta->padapter; + struct pkt_attrib *pattr; + struct xmit_frame *pmgntframe; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + + + m_mode = prm->p.m_mode; + if (m_mode || prm->p.rpt == 0) { + RTW_INFO("RM: rmid=%x reply (%s repeat=%d)\n", + prm->rmid, + m_mode&MEAS_REP_MOD_INCAP?"INCAP": + m_mode&MEAS_REP_MOD_REFUSE?"REFUSE": + m_mode&MEAS_REP_MOD_LATE?"LATE":"no content", + prm->p.rpt); + } + + switch (prm->p.action_code) { + case RM_ACT_RADIO_MEAS_REQ: + len = 8; + break; + case RM_ACT_NB_REP_REQ: + len = 3; + break; + case RM_ACT_LINK_MEAS_REQ: + len = 3; + break; + default: + break; + } + + if (len==0) + return _FALSE; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + RTW_ERR("RM: %s alloc xmit_frame fail\n",__func__); + return _FALSE; + } + pattr = &pmgntframe->attrib; + pframe = build_wlan_hdr(padapter, pmgntframe, prm->psta, WIFI_ACTION); + pframe = rtw_set_fixed_ie(pframe, 3, &prm->p.category, &pattr->pktlen); + + my_len = 0; + if (len>5) { + prm->p.len = len - 3 - 2; + pframe = rtw_set_fixed_ie(pframe, len - 3, + &prm->p.e_id, &my_len); + } + + pattr->pktlen += my_len; + pattr->last_txcmdsz = pattr->pktlen; + dump_mgntframe(padapter, pmgntframe); + + return _SUCCESS; +} + +int ready_for_scan(struct rm_obj *prm) +{ + _adapter *padapter = prm->psta->padapter; + u8 ssc_chk; + + if (!rtw_is_adapter_up(padapter)) + return _FALSE; + + ssc_chk = rtw_sitesurvey_condition_check(padapter, _FALSE); + + if (ssc_chk == SS_ALLOW) + return _SUCCESS; + + return _FALSE; +} + +int rm_sitesurvey(struct rm_obj *prm) +{ + int meas_ch_amount=0; + u8 op_class=0, val8; + struct rtw_ieee80211_channel *pch_set; + struct sitesurvey_parm parm; + + + RTW_INFO("RM: rmid=%x %s\n",prm->rmid, __func__); + + pch_set = &prm->q.ch_set[0]; + + _rtw_memset(pch_set, 0, + sizeof(struct rtw_ieee80211_channel) * RTW_CHANNEL_SCAN_AMOUNT); + + op_class = prm->q.op_class; + if (prm->q.ch_num == 0) { + /* ch_num=0 : scan all ch in operating class */ + meas_ch_amount = rm_get_ch_set(pch_set, + op_class, prm->q.ch_num); + + } else if (prm->q.ch_num == 255) { + /* 802.11 p.1066 */ + /* ch_num=255 : If the Channel Number is 255 and includes + * AP Channel Report subelements + */ + meas_ch_amount = rm_get_ch_set_from_bcn_req_opt(pch_set, &prm->q.opt.bcn); + } else + meas_ch_amount = rm_get_ch_set(pch_set, op_class, prm->q.ch_num); + + /* get means channel */ + prm->q.ch_set_ch_amount = meas_ch_amount; + +#if (RM_MORE_DBG_MSG) + RTW_INFO("survey (%d) chaannels\n", meas_ch_amount); +#endif + + _rtw_memset(&parm, 0, sizeof(struct sitesurvey_parm)); + _rtw_memcpy(parm.ch, pch_set, + sizeof(struct rtw_ieee80211_channel) * + MIN(meas_ch_amount, RTW_CHANNEL_SCAN_AMOUNT)); + + _rtw_memcpy(&parm.ssid[0], &prm->q.opt.bcn.ssid, IW_ESSID_MAX_SIZE); + + parm.ssid_num = 1; + parm.scan_mode = prm->q.m_mode; + parm.ch_num = meas_ch_amount; + parm.igi = 0; + parm.token = prm->rmid; + parm.duration = prm->q.meas_dur; + /* parm.bw = BW_20M; */ + + rtw_sitesurvey_cmd(prm->psta->padapter, &parm); + + return _SUCCESS; +} + +static int rm_parse_ch_load_s_elem(struct rm_obj *prm, u8 *pbody, int req_len) +{ + u8 *popt_id; + int i, p=0; /* position */ + int len = req_len; + + + prm->q.opt_s_elem_len = len; +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: opt_s_elem_len=%d\n", len); +#endif + while (len) { + + switch (pbody[p]) { + case ch_load_rep_info: + /* check RM_EN */ + rm_en_cap_chk_and_set(prm, RM_CH_LOAD_CAP_EN); + + _rtw_memcpy(&(prm->q.opt.clm.rep_cond), + &pbody[p+2], sizeof(prm->q.opt.clm.rep_cond)); + + RTW_INFO("RM: ch_load_rep_info=%u:%u\n", + prm->q.opt.clm.rep_cond.cond, + prm->q.opt.clm.rep_cond.threshold); + break; + default: + break; + + } + len = len - (int)pbody[p+1] - 2; + p = p + (int)pbody[p+1] + 2; +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: opt_s_elem_len=%d\n",len); +#endif + } + return _SUCCESS; +} + +static int rm_parse_noise_histo_s_elem(struct rm_obj *prm, + u8 *pbody, int req_len) +{ + u8 *popt_id; + int i, p=0; /* position */ + int len = req_len; + + + prm->q.opt_s_elem_len = len; +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: opt_s_elem_len=%d\n", len); +#endif + + while (len) { + + switch (pbody[p]) { + case noise_histo_rep_info: + /* check RM_EN */ + rm_en_cap_chk_and_set(prm, RM_NOISE_HISTO_CAP_EN); + + _rtw_memcpy(&(prm->q.opt.nhm.rep_cond), + &pbody[p+2], sizeof(prm->q.opt.nhm.rep_cond)); + + RTW_INFO("RM: noise_histo_rep_info=%u:%u\n", + prm->q.opt.nhm.rep_cond.cond, + prm->q.opt.nhm.rep_cond.threshold); + break; + default: + break; + + } + len = len - (int)pbody[p+1] - 2; + p = p + (int)pbody[p+1] + 2; +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: opt_s_elem_len=%d\n",len); +#endif + } + return _SUCCESS; +} + +static int rm_parse_bcn_req_s_elem(struct rm_obj *prm, u8 *pbody, int req_len) +{ + u8 *popt_id; + int i, p=0; /* position */ + int len = req_len; + int ap_ch_rpt_idx = 0; + struct _RT_OPERATING_CLASS *op; + + + /* opt length,2:pbody[0]+ pbody[1] */ + /* first opt id : pbody[18] */ + + prm->q.opt_s_elem_len = len; +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: opt_s_elem_len=%d\n", len); +#endif + + popt_id = prm->q.opt.bcn.opt_id; + while (len && prm->q.opt.bcn.opt_id_num < BCN_REQ_OPT_MAX_NUM) { + + switch (pbody[p]) { + case bcn_req_ssid: + RTW_INFO("bcn_req_ssid\n"); + +#if (DBG_BCN_REQ_WILDCARD) + RTW_INFO("DBG set ssid to WILDCARD\n"); +#else +#if (DBG_BCN_REQ_SSID) + RTW_INFO("DBG set ssid to %s\n",DBG_BCN_REQ_SSID_NAME); + i = strlen(DBG_BCN_REQ_SSID_NAME); + prm->q.opt.bcn.ssid.SsidLength = i; + _rtw_memcpy(&(prm->q.opt.bcn.ssid.Ssid), DBG_BCN_REQ_SSID_NAME, + MIN(i, sizeof(prm->q.opt.bcn.ssid.Ssid)-1)); + +#else /* original */ + prm->q.opt.bcn.ssid.SsidLength = pbody[p+1]; + _rtw_memcpy(&(prm->q.opt.bcn.ssid.Ssid), &pbody[p+2], + MIN(pbody[p+1], sizeof(prm->q.opt.bcn.ssid.Ssid)-1)); +#endif +#endif + RTW_INFO("RM: bcn_req_ssid=%s\n", + prm->q.opt.bcn.ssid.Ssid); + + popt_id[prm->q.opt.bcn.opt_id_num++] = pbody[p]; + break; + + case bcn_req_rep_info: + /* check RM_EN */ + rm_en_cap_chk_and_set(prm, RM_BCN_MEAS_REP_COND_CAP_EN); + + _rtw_memcpy(&(prm->q.opt.bcn.rep_cond), + &pbody[p+2], sizeof(prm->q.opt.bcn.rep_cond)); + + RTW_INFO("bcn_req_rep_info=%u:%u\n", + prm->q.opt.bcn.rep_cond.cond, + prm->q.opt.bcn.rep_cond.threshold); + + /*popt_id[prm->q.opt.bcn.opt_id_num++] = pbody[p];*/ + break; + + case bcn_req_rep_detail: +#if DBG_BCN_REQ_DETAIL + prm->q.opt.bcn.rep_detail = 2; /* all IE in beacon */ +#else + prm->q.opt.bcn.rep_detail = pbody[p+2]; +#endif + popt_id[prm->q.opt.bcn.opt_id_num++] = pbody[p]; + +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: report_detail=%d\n", + prm->q.opt.bcn.rep_detail); +#endif + break; + + case bcn_req_req: + RTW_INFO("RM: bcn_req_req\n"); + + prm->q.opt.bcn.req_start = rtw_malloc(pbody[p+1]); + + if (prm->q.opt.bcn.req_start == NULL) { + RTW_ERR("RM: req_start malloc fail!!\n"); + break; + } + + for (i = 0; i < pbody[p+1]; i++) + *((prm->q.opt.bcn.req_start)+i) = + pbody[p+2+i]; + + prm->q.opt.bcn.req_len = pbody[p+1]; + popt_id[prm->q.opt.bcn.opt_id_num++] = pbody[p]; + break; + + case bcn_req_ap_ch_rep: +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: bcn_req_ap_ch_rep\n"); +#endif + if (ap_ch_rpt_idx > BCN_REQ_OPT_AP_CH_RPT_MAX_NUM) { + RTW_ERR("RM: bcn_req_ap_ch_rep over size\n"); + break; + } + + popt_id[prm->q.opt.bcn.opt_id_num++] = pbody[p]; + /* get channel list + * EID:len:op-class:ch-list + */ + op = rtw_malloc(sizeof (*op)); + op->global_op_class = pbody[p + 2]; + i = pbody[p + 1] - 1; /* ch list len; (-1) is op class */ + +#if (RM_MORE_DBG_MSG) + RTW_INFO("%d op class %d has %d ch\n", + ap_ch_rpt_idx,op->global_op_class,i); +#endif + op->Len = i; + memcpy(op->Channel, &pbody[p + 3], + MIN(i, MAX_CH_NUM_IN_OP_CLASS)); + prm->q.opt.bcn.ap_ch_rpt[ap_ch_rpt_idx++] = op; + prm->q.opt.bcn.ap_ch_rpt_num = ap_ch_rpt_idx; + break; + + default: + break; + + } + len = len - (int)pbody[p+1] - 2; + p = p + (int)pbody[p+1] + 2; +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: opt_s_elem_len=%d\n",len); +#endif + } + + return _SUCCESS; +} + +static int rm_parse_meas_req(struct rm_obj *prm, u8 *pbody) +{ + int p; /* position */ + int req_len; + + + req_len = (int)pbody[1]; + p = 5; + + prm->q.op_class = pbody[p++]; + prm->q.ch_num = pbody[p++]; + prm->q.rand_intvl = le16_to_cpu(*(u16*)(&pbody[p])); + p+=2; + prm->q.meas_dur = le16_to_cpu(*(u16*)(&pbody[p])); + p+=2; + + if (prm->q.m_type == bcn_req) { + /* + * 0: passive + * 1: active + * 2: bcn_table + */ + prm->q.m_mode = pbody[p++]; + + /* BSSID */ + _rtw_memcpy(&(prm->q.bssid), &pbody[p], 6); + p+=6; + + /* + * default, used when Reporting detail subelement + * is not included in Beacon Request + */ + prm->q.opt.bcn.rep_detail = 2; + } + + if (req_len-(p-2) <= 0) /* without sub-element */ + return _SUCCESS; + + switch (prm->q.m_type) { + case bcn_req: + rm_parse_bcn_req_s_elem(prm, &pbody[p], req_len-(p-2)); + break; + case ch_load_req: + rm_parse_ch_load_s_elem(prm, &pbody[p], req_len-(p-2)); + break; + case noise_histo_req: + rm_parse_noise_histo_s_elem(prm, &pbody[p], req_len-(p-2)); + break; + default: + break; + } + + return _SUCCESS; +} + +/* receive measurement request */ +int rm_recv_radio_mens_req(_adapter *padapter, + union recv_frame *precv_frame, struct sta_info *psta) +{ + struct rm_obj *prm; + struct rm_priv *prmpriv = &padapter->rmpriv; + u8 *pdiag_body = (u8 *)(precv_frame->u.hdr.rx_data + + sizeof(struct rtw_ieee80211_hdr_3addr)); + u8 *pmeas_body = &pdiag_body[5]; + u8 rmid, update = 0; + + +#if 0 + /* search existing rm_obj */ + rmid = psta->cmn.aid << 16 + | pdiag_body[2] << 8 + | RM_SLAVE; + + prm = rm_get_rmobj(padapter, rmid); + if (prm) { + RTW_INFO("RM: Found an exist meas rmid=%u\n", rmid); + update = 1; + } else +#endif + prm = rm_alloc_rmobj(padapter); + + if (prm == NULL) { + RTW_ERR("RM: unable to alloc rm obj for requeset\n"); + return _FALSE; + } + + prm->psta = psta; + prm->q.diag_token = pdiag_body[2]; + prm->q.rpt = le16_to_cpu(*(u16*)(&pdiag_body[3])); + + /* Figure 8-104 Measurement Requested format */ + prm->q.e_id = pmeas_body[0]; + prm->q.m_token = pmeas_body[2]; + prm->q.m_mode = pmeas_body[3]; + prm->q.m_type = pmeas_body[4]; + prm->rmid = rm_gen_rmid(padapter, prm, RM_SLAVE); + + RTW_INFO("RM: rmid=%x, bssid " MAC_FMT "\n", prm->rmid, + MAC_ARG(prm->psta->cmn.mac_addr)); + +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: element_id = %d\n", prm->q.e_id); + RTW_INFO("RM: length = %d\n", (int)pmeas_body[1]); + RTW_INFO("RM: meas_token = %d\n", prm->q.m_token); + RTW_INFO("RM: meas_mode = %d\n", prm->q.m_mode); + RTW_INFO("RM: meas_type = %d\n", prm->q.m_type); +#endif + + if (prm->q.e_id != _MEAS_REQ_IE_) /* 38 */ + return _FALSE; + + switch (prm->q.m_type) { + case bcn_req: + RTW_INFO("RM: recv beacon_request\n"); + switch (prm->q.m_mode) { + case bcn_req_passive: + rm_en_cap_chk_and_set(prm, RM_BCN_PASSIVE_MEAS_CAP_EN); + break; + case bcn_req_active: + rm_en_cap_chk_and_set(prm, RM_BCN_ACTIVE_MEAS_CAP_EN); + break; + case bcn_req_bcn_table: + rm_en_cap_chk_and_set(prm, RM_BCN_TABLE_MEAS_CAP_EN); + break; + default: + rm_set_rep_mode(prm, MEAS_REP_MOD_INCAP); + break; + } + break; + case ch_load_req: + RTW_INFO("RM: recv ch_load_request\n"); + rm_en_cap_chk_and_set(prm, RM_CH_LOAD_CAP_EN); + break; + case noise_histo_req: + RTW_INFO("RM: recv noise_histogram_request\n"); + rm_en_cap_chk_and_set(prm, RM_NOISE_HISTO_CAP_EN); + break; + default: + RTW_INFO("RM: recv unknown request type 0x%02x\n", + prm->q.m_type); + rm_set_rep_mode(prm, MEAS_REP_MOD_INCAP); + goto done; + } + rm_parse_meas_req(prm, pmeas_body); +done: + if (!update) + rm_enqueue_rmobj(padapter, prm, _FALSE); + + return _SUCCESS; +} + +/* receive measurement report */ +int rm_recv_radio_mens_rep(_adapter *padapter, + union recv_frame *precv_frame, struct sta_info *psta) +{ + int len, ret = _FALSE; + struct rm_obj *prm; + u32 rmid; + u8 *pdiag_body = (u8 *)(precv_frame->u.hdr.rx_data + + sizeof(struct rtw_ieee80211_hdr_3addr)); + u8 *pmeas_body = &pdiag_body[3]; + + + rmid = psta->cmn.aid << 16 + | pdiag_body[2] << 8 + | RM_MASTER; + + prm = rm_get_rmobj(padapter, rmid); + if (prm == NULL) { + /* not belong to us, report to upper */ + rtw_cfg80211_rx_rrm_action(psta->padapter, precv_frame); + return _TRUE; + } + + prm->p.action_code = pdiag_body[1]; + prm->p.diag_token = pdiag_body[2]; + + /* Figure 8-140 Measuremnt Report format */ + prm->p.e_id = pmeas_body[0]; + prm->p.m_token = pmeas_body[2]; + prm->p.m_mode = pmeas_body[3]; + prm->p.m_type = pmeas_body[4]; + + RTW_INFO("RM: rmid=%x, bssid " MAC_FMT "\n", prm->rmid, + MAC_ARG(prm->psta->cmn.mac_addr)); + +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: element_id = %d\n", prm->p.e_id); + RTW_INFO("RM: length = %d\n", (int)pmeas_body[1]); + RTW_INFO("RM: meas_token = %d\n", prm->p.m_token); + RTW_INFO("RM: meas_mode = %d\n", prm->p.m_mode); + RTW_INFO("RM: meas_type = %d\n", prm->p.m_type); +#endif + if (prm->p.e_id != _MEAS_RSP_IE_) /* 39 */ + return _FALSE; + + RTW_INFO("RM: recv %s\n", rm_type_rep_name(prm->p.m_type)); + rm_post_event(padapter, prm->rmid, RM_EV_recv_rep); + + /* report to upper via ioctl */ + if ((prm->from_ioctl == true) && + prm->q.m_type == bcn_req) { + len = pmeas_body[1] + 2; /* 2 : EID(1B) length(1B) */ + indicate_beacon_report(prm->psta->cmn.mac_addr, + 1, len, pmeas_body); + } + return ret; +} + +/* receive link measurement request */ +int rm_recv_link_mens_req(_adapter *padapter, + union recv_frame *precv_frame, struct sta_info *psta) +{ + struct rm_obj *prm; + struct rm_priv *prmpriv = &padapter->rmpriv; + u8 *pdiag_body = (u8 *)(precv_frame->u.hdr.rx_data + + sizeof(struct rtw_ieee80211_hdr_3addr)); + u8 *pmeas_body = &pdiag_body[3]; + u8 rmid, update = 0; + int i; + + + prm = rm_alloc_rmobj(padapter); + + if (prm == NULL) { + RTW_ERR("RM: unable to alloc rm obj for requeset\n"); + return _FALSE; + } + + prm->psta = psta; + prm->q.action_code = pdiag_body[1]; + prm->q.diag_token = pdiag_body[2]; + + prm->q.tx_pwr_used = pmeas_body[0]; + prm->q.tx_pwr_max = pmeas_body[1]; + prm->q.rx_pwr = precv_frame->u.hdr.attrib.phy_info.rx_power; + prm->q.rx_rate = hw_rate_to_m_rate(precv_frame->u.hdr.attrib.data_rate); + prm->q.rx_bw = precv_frame->u.hdr.attrib.bw; + prm->q.rx_rsni = rm_get_frame_rsni(prm, precv_frame); + prm->rmid = rm_gen_rmid(padapter, prm, RM_SLAVE); + + RTW_INFO("RM: rmid=%x, bssid" MAC_FMT " rx_pwr=%ddBm, rate=%s\n", + prm->rmid, MAC_ARG(prm->psta->cmn.mac_addr), prm->q.rx_pwr, + MGN_RATE_STR(prm->q.rx_rate)); + +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: tx_pwr_used =%d dBm\n", prm->q.tx_pwr_used); + RTW_INFO("RM: tx_pwr_max =%d dBm\n", prm->q.tx_pwr_max); +#endif + + if (!update) + rm_enqueue_rmobj(padapter, prm, _FALSE); + + return _SUCCESS; +} + +/* receive link measurement report */ +int rm_recv_link_mens_rep(_adapter *padapter, + union recv_frame *precv_frame, struct sta_info *psta) +{ + int ret = _FALSE; + struct rm_obj *prm; + u32 rmid; + u8 *pdiag_body = (u8 *)(precv_frame->u.hdr.rx_data + + sizeof(struct rtw_ieee80211_hdr_3addr)); + u8 *pmeas_body = pdiag_body + 3; + s8 val; + + + rmid = psta->cmn.aid << 16 + | pdiag_body[2] << 8 + | RM_MASTER; + + prm = rm_get_rmobj(padapter, rmid); + if (prm == NULL) { + /* not belong to us, report to upper */ + rtw_cfg80211_rx_rrm_action(psta->padapter, precv_frame); + return _TRUE; + } + + RTW_INFO("RM: rmid=%x, bssid " MAC_FMT "\n", prm->rmid, + MAC_ARG(prm->psta->cmn.mac_addr)); + + prm->p.action_code = pdiag_body[1]; + prm->p.diag_token = pdiag_body[2]; + +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: action_code = %d\n", prm->p.action_code); + RTW_INFO("RM: diag_token = %d\n", prm->p.diag_token); + RTW_INFO("RM: xmit_power = %d dBm\n", pmeas_body[2]); + RTW_INFO("RM: link_margin = %d dBm\n", pmeas_body[3]); + RTW_INFO("RM: xmit_ant = %d\n", pmeas_body[4]); + RTW_INFO("RM: recv_ant = %d\n", pmeas_body[5]); + RTW_INFO("RM: RCPI = %d\n", pmeas_body[6]); + RTW_INFO("RM: RSNI = %d\n", pmeas_body[7]); +#endif + RTW_INFO("RM: recv link meas report ...\n"); + ret = rm_post_event(padapter, prm->rmid, RM_EV_recv_rep); + + return ret; +} + + +int rm_radio_mens_nb_rep(_adapter *padapter, + union recv_frame *precv_frame, struct sta_info *psta) +{ + u8 *pdiag_body = (u8 *)(precv_frame->u.hdr.rx_data + + sizeof(struct rtw_ieee80211_hdr_3addr)); + u8 *pmeas_body = &pdiag_body[3]; + u32 len = precv_frame->u.hdr.len; + u32 rmid; + struct rm_obj *prm; + + + rmid = psta->cmn.aid << 16 + | pdiag_body[2] << 8 + | RM_MASTER; + + prm = rm_get_rmobj(padapter, rmid); + + if (prm == NULL) { + /* not belong to us, report to upper */ + rtw_cfg80211_rx_rrm_action(psta->padapter, precv_frame); + return _TRUE; + } + + prm->p.action_code = pdiag_body[1]; + prm->p.diag_token = pdiag_body[2]; + prm->p.e_id = pmeas_body[0]; + + RTW_INFO("RM: rmid=%x, bssid " MAC_FMT "\n", prm->rmid, + MAC_ARG(prm->psta->cmn.mac_addr)); + +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: element_id = %d\n", prm->p.e_id); + RTW_INFO("RM: length = %d\n", (int)pmeas_body[1]); +#endif + rm_post_event(padapter, prm->rmid, RM_EV_recv_rep); + +#ifdef CONFIG_LAYER2_ROAMING + if (rtw_wnm_btm_candidates_survey(padapter + ,(pdiag_body + 3) + ,(len - sizeof(struct rtw_ieee80211_hdr_3addr)) + ,_FALSE) == _FAIL) + return _FALSE; +#endif + rtw_cfg80211_rx_rrm_action(padapter, precv_frame); + + return _TRUE; +} + +unsigned int rm_on_action(_adapter *padapter, union recv_frame *precv_frame) +{ + u32 ret = _FAIL; + u8 *pframe = NULL; + u8 *pframe_body = NULL; + u8 action_code = 0; + u8 diag_token = 0; + struct rtw_ieee80211_hdr_3addr *whdr; + struct sta_info *psta; + + + pframe = precv_frame->u.hdr.rx_data; + + /* check RA matches or not */ + if (!_rtw_memcmp(adapter_mac_addr(padapter), + GetAddr1Ptr(pframe), ETH_ALEN)) + goto exit; + + whdr = (struct rtw_ieee80211_hdr_3addr *)pframe; + RTW_INFO("RM: %s bssid = " MAC_FMT "\n", + __func__, MAC_ARG(whdr->addr2)); + + psta = rtw_get_stainfo(&padapter->stapriv, whdr->addr2); + + if (!psta) { + RTW_ERR("RM: psta not found\n"); + goto exit; + } + + pframe_body = (unsigned char *)(pframe + + sizeof(struct rtw_ieee80211_hdr_3addr)); + + /* Figure 8-438 radio measurement request frame Action field format */ + /* Category = pframe_body[0] = 5 (Radio Measurement) */ + action_code = pframe_body[1]; + diag_token = pframe_body[2]; + +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: %s radio_action=%x, diag_token=%x\n", __func__, + action_code, diag_token); +#endif + + switch (action_code) { + + case RM_ACT_RADIO_MEAS_REQ: + RTW_INFO("RM: RM_ACT_RADIO_MEAS_REQ\n"); + ret = rm_recv_radio_mens_req(padapter, precv_frame, psta); + break; + + case RM_ACT_RADIO_MEAS_REP: + RTW_INFO("RM: RM_ACT_RADIO_MEAS_REP\n"); + ret = rm_recv_radio_mens_rep(padapter, precv_frame, psta); + break; + + case RM_ACT_LINK_MEAS_REQ: + RTW_INFO("RM: RM_ACT_LINK_MEAS_REQ\n"); + ret = rm_recv_link_mens_req(padapter, precv_frame, psta); + break; + + case RM_ACT_LINK_MEAS_REP: + RTW_INFO("RM: RM_ACT_LINK_MEAS_REP\n"); + ret = rm_recv_link_mens_rep(padapter, precv_frame, psta); + break; + + case RM_ACT_NB_REP_REQ: + RTW_INFO("RM: RM_ACT_NB_REP_REQ\n"); + break; + + case RM_ACT_NB_REP_RESP: + RTW_INFO("RM: RM_ACT_NB_REP_RESP\n"); + ret = rm_radio_mens_nb_rep(padapter, precv_frame, psta); + break; + + default: + /* TODO reply incabable */ + RTW_ERR("RM: unknown specturm management action %2x\n", + action_code); + break; + } +exit: + return ret; +} + +static u8 *rm_gen_bcn_detail_elem(_adapter *padapter, u8 *pframe, + struct rm_obj *prm, struct wlan_network *pnetwork, + unsigned int *fr_len) +{ + WLAN_BSSID_EX *pbss = &pnetwork->network; + unsigned int my_len; + int j, k, len; + u8 *plen; + u8 *ptr; + u8 val8, eid; + + + my_len = 0; + /* Reporting Detail values + * 0: No fixed length fields or elements + * 1: All fixed length fields and any requested elements + * in the Request info element if present + * 2: All fixed length fields and elements + * 3-255: Reserved + */ + + /* report_detail = 0 */ + if (prm->q.opt.bcn.rep_detail == 0 + || prm->q.opt.bcn.rep_detail > 2) { + return pframe; + } + + /* ID */ + val8 = 1; /* 1:reported frame body */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + plen = pframe; + val8 = 0; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* report_detail = 2 */ + if (prm->q.opt.bcn.rep_detail == 2) { + pframe = rtw_set_fixed_ie(pframe, pbss->IELength - 4, + pbss->IEs, &my_len); /* -4 remove FCS */ + goto done; + } + + /* report_detail = 1 */ + /* all fixed lenght fields */ + pframe = rtw_set_fixed_ie(pframe, + _FIXED_IE_LENGTH_, pbss->IEs, &my_len); + + for (j = 0; j < prm->q.opt.bcn.opt_id_num; j++) { + switch (prm->q.opt.bcn.opt_id[j]) { + case bcn_req_ssid: + /* SSID */ +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: bcn_req_ssid\n"); +#endif + pframe = rtw_set_ie(pframe, _SSID_IE_, + pbss->Ssid.SsidLength, + pbss->Ssid.Ssid, &my_len); + break; + case bcn_req_req: + if (prm->q.opt.bcn.req_start == NULL) + break; +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: bcn_req_req"); +#endif + for (k=0; kq.opt.bcn.req_len; k++) { + eid = prm->q.opt.bcn.req_start[k]; + + val8 = pbss->IELength - _FIXED_IE_LENGTH_; + ptr = rtw_get_ie(pbss->IEs + _FIXED_IE_LENGTH_, + eid, &len, val8); + + if (!ptr) + continue; +#if (RM_MORE_DBG_MSG) + switch (eid) { + case EID_SsId: + RTW_INFO("RM: EID_SSID\n"); + break; + case EID_QBSSLoad: + RTW_INFO("RM: EID_QBSSLoad\n"); + break; + case EID_HTCapability: + RTW_INFO("RM: EID_HTCapability\n"); + break; + case _MDIE_: + RTW_INFO("RM: EID_MobilityDomain\n"); + break; + case EID_Vendor: + RTW_INFO("RM: EID_Vendor\n"); + break; + default: + RTW_INFO("RM: EID %d todo\n",eid); + break; + } +#endif + pframe = rtw_set_ie(pframe, eid, + len, ptr+2, &my_len); + } /* for() */ + break; + case bcn_req_rep_detail: + RTW_INFO("RM: bcn_req_rep_detail\n"); + break; + case bcn_req_ap_ch_rep: + RTW_INFO("RM: bcn_req_ap_ch_rep\n"); + break; + default: + RTW_INFO("RM: OPT %d TODO\n",prm->q.opt.bcn.opt_id[j]); + break; + } + } +done: + /* + * update my length + * content length does NOT include ID and LEN + */ + val8 = my_len - 2; + rtw_set_fixed_ie(plen, 1, &val8, &j); + + /* update length to caller */ + *fr_len += my_len; + + return pframe; +} + +u8 rm_bcn_req_cond_mach(struct rm_obj *prm, struct wlan_network *pnetwork) +{ + u8 val8; + + + switch(prm->q.opt.bcn.rep_cond.cond) { + case bcn_rep_cond_immediately: + return _SUCCESS; + case bcn_req_cond_rcpi_greater: + val8 = rm_get_bcn_rcpi(prm, pnetwork); + if (val8 > prm->q.opt.bcn.rep_cond.threshold) + return _SUCCESS; + break; + case bcn_req_cond_rcpi_less: + val8 = rm_get_bcn_rcpi(prm, pnetwork); + if (val8 < prm->q.opt.bcn.rep_cond.threshold) + return _SUCCESS; + break; + case bcn_req_cond_rsni_greater: + val8 = rm_get_bcn_rsni(prm, pnetwork); + if (val8 != 255 && val8 > prm->q.opt.bcn.rep_cond.threshold) + return _SUCCESS; + break; + case bcn_req_cond_rsni_less: + val8 = rm_get_bcn_rsni(prm, pnetwork); + if (val8 != 255 && val8 < prm->q.opt.bcn.rep_cond.threshold) + return _SUCCESS; + break; + default: + RTW_ERR("RM: bcn_req cond %u not support\n", + prm->q.opt.bcn.rep_cond.cond); + break; + } + return _FALSE; +} + +static u8 *rm_gen_bcn_rep_ie (struct rm_obj *prm, + u8 *pframe, struct wlan_network *pnetwork, unsigned int *fr_len) +{ + int snr, i; + u8 val8, *plen; + u16 val16; + u32 val32; + u64 val64; + unsigned int my_len; + _adapter *padapter = prm->psta->padapter; + + + my_len = 0; + plen = pframe + 1; + pframe = rtw_set_fixed_ie(pframe, 7, &prm->p.e_id, &my_len); + + /* Actual Measurement StartTime */ + val64 = cpu_to_le64(prm->meas_start_time); + pframe = rtw_set_fixed_ie(pframe, 8, (u8 *)&val64, &my_len); + + /* Measurement Duration */ + val16 = prm->meas_end_time - prm->meas_start_time; + val16 = cpu_to_le16(val16); + pframe = rtw_set_fixed_ie(pframe, 2, (u8*)&val16, &my_len); + + /* TODO + * ReportedFrameInformation: + * 0 :beacon or probe rsp + * 1 :pilot frame + */ + val8 = 0; /* report frame info */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* RCPI */ + val8 = rm_get_bcn_rcpi(prm, pnetwork); + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* RSNI */ + val8 = rm_get_bcn_rsni(prm, pnetwork); + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* BSSID */ + pframe = rtw_set_fixed_ie(pframe, 6, + (u8 *)&pnetwork->network.MacAddress, &my_len); + + /* + * AntennaID + * 0: unknown + * 255: multiple antenna (Diversity) + */ + val8 = 0; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* ParentTSF */ + val32 = pnetwork->network.PhyInfo.free_cnt; + if (prm->free_run_counter_valid) + val32 += prm->meas_start_time; + + pframe = rtw_set_fixed_ie(pframe, 4, (u8 *)&val32, &my_len); + + /* Generate Beacon detail */ + pframe = rm_gen_bcn_detail_elem(padapter, pframe, + prm, pnetwork, &my_len); + /* + * update my length + * content length does NOT include ID and LEN + */ + val8 = my_len - 2; + rtw_set_fixed_ie(plen, 1, &val8, &i); + + /* update length to caller */ + *fr_len += my_len; + + return pframe; +} + +#if 0 /* check MBO logo */ +static int rm_match_sub_elem(_adapter *padapter, + struct rm_obj *prm, struct wlan_network *pnetwork) +{ + WLAN_BSSID_EX *pbss = &pnetwork->network; + unsigned int my_len; + int j, k, len; + u8 *plen; + u8 *ptr; + u8 val8, eid; + + + my_len = 0; + /* Reporting Detail values + * 0: No fixed length fields or elements + * 1: All fixed length fields and any requested elements + * in the Request info element if present + * 2: All fixed length fields and elements + * 3-255: Reserved + */ + + /* report_detail != 1 */ + if (prm->q.opt.bcn.rep_detail != 1) + return _TRUE; + + /* report_detail = 1 */ + + for (j = 0; j < prm->q.opt.bcn.opt_id_num; j++) { + switch (prm->q.opt.bcn.opt_id[j]) { + case bcn_req_ssid: + /* SSID */ +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: bcn_req_ssid\n"); +#endif + if (pbss->Ssid.SsidLength == 0) + return _FALSE; + break; + case bcn_req_req: + if (prm->q.opt.bcn.req_start == NULL) + break; +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: bcn_req_req"); +#endif + for (k=0; kq.opt.bcn.req_len; k++) { + eid = prm->q.opt.bcn.req_start[k]; + + val8 = pbss->IELength - _FIXED_IE_LENGTH_; + ptr = rtw_get_ie(pbss->IEs + _FIXED_IE_LENGTH_, + eid, &len, val8); + +#if (RM_MORE_DBG_MSG) + switch (eid) { + case EID_SsId: + RTW_INFO("RM: EID_SSID\n"); + break; + case EID_QBSSLoad: + RTW_INFO("RM: EID_QBSSLoad\n"); + break; + case EID_HTCapability: + RTW_INFO("RM: EID_HTCapability\n"); + break; + case _MDIE_: + RTW_INFO("RM: EID_MobilityDomain\n"); + break; + case EID_Vendor: + RTW_INFO("RM: EID_Vendor\n"); + break; + default: + RTW_INFO("RM: EID %d todo\n",eid); + break; + } +#endif + if (!ptr) { + RTW_INFO("RM: EID %d not found\n",eid); + return _FALSE; + } + } /* for() */ + break; + case bcn_req_rep_detail: + RTW_INFO("RM: bcn_req_rep_detail\n"); + break; + case bcn_req_ap_ch_rep: + RTW_INFO("RM: bcn_req_ap_ch_rep\n"); + break; + default: + RTW_INFO("RM: OPT %d TODO\n",prm->q.opt.bcn.opt_id[j]); + break; + } + } + return _TRUE; +} +#endif + +static int retrieve_scan_result(struct rm_obj *prm) +{ + _irqL irqL; + _list *plist, *phead; + _queue *queue; + _adapter *padapter = prm->psta->padapter; + struct rtw_ieee80211_channel *pch_set; + struct wlan_network *pnetwork = NULL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + int i; + PWLAN_BSSID_EX pbss; + unsigned int matched_network; + int len, my_len; + u8 buf_idx, *pbuf = NULL, *tmp_buf = NULL; + + + tmp_buf = rtw_malloc(MAX_XMIT_EXTBUF_SZ); + if (tmp_buf == NULL) + return 0; + + my_len = 0; + buf_idx = 0; + matched_network = 0; + queue = &(pmlmepriv->scanned_queue); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + /* get requested measurement channel set */ + pch_set = prm->q.ch_set; + + /* search scan queue to find requested SSID */ + while (1) { + + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + pbss = &pnetwork->network; + +#if 0 + RTW_INFO("RM: ooo ch %u ssid %s bssid "MAC_FMT"\n", + pbss->Configuration.DSConfig, pbss->Ssid.Ssid, + MAC_ARG(pbss->MacAddress)); + /* + * report network if requested channel set contains + * the channel matchs selected network + */ + if (rtw_chset_search_ch(adapter_to_chset(padapter), + pbss->Configuration.DSConfig) < 0) /* not match */ + goto next; + + if (rtw_mlme_band_check(padapter, pbss->Configuration.DSConfig) + == _FALSE) + goto next; +#endif + if (rtw_validate_ssid(&(pbss->Ssid)) == _FALSE) + goto next; + + /* match bssid */ + if (is_wildcard_bssid(prm->q.bssid) == FALSE) + if (_rtw_memcmp(prm->q.bssid, + pbss->MacAddress, 6) == _FALSE) + //continue; + goto next; + /* + * default wildcard SSID. wildcard SSID: + * A SSID value (null) used to represent all SSIDs + */ + + /* match ssid */ + if ((prm->q.opt.bcn.ssid.SsidLength > 0) && + _rtw_memcmp(prm->q.opt.bcn.ssid.Ssid, + pbss->Ssid.Ssid, + prm->q.opt.bcn.ssid.SsidLength) == _FALSE) + goto next; + + /* go through measurement requested channels */ + for (i = 0; i < prm->q.ch_set_ch_amount; i++) { + if ((pch_set[i].hw_value) == + (pbss->Configuration.DSConfig)) /* match ch */ + break; + } + if (i >= prm->q.ch_set_ch_amount) /* channel mismatch */ + goto next; + + /* match condition */ + if (rm_bcn_req_cond_mach(prm, pnetwork) == _FALSE) { + RTW_INFO("RM: condition mismatch ch %u ssid %s bssid "MAC_FMT"\n", + pbss->Configuration.DSConfig, pbss->Ssid.Ssid, + MAC_ARG(pbss->MacAddress)); + RTW_INFO("RM: condition %u:%u\n", + prm->q.opt.bcn.rep_cond.cond, + prm->q.opt.bcn.rep_cond.threshold); + goto next; + //continue; + } +#if 0 /* check MBO logo */ + /* match subelement */ + if (rm_match_sub_elem(padapter, prm, pnetwork) == _FALSE) + goto next; +#endif + /* Found a matched SSID */ + matched_network++; + + RTW_INFO("RM: ch %u Found %s bssid "MAC_FMT"\n", + pbss->Configuration.DSConfig, pbss->Ssid.Ssid, + MAC_ARG(pbss->MacAddress)); + + len = 0; + _rtw_memset(tmp_buf, 0, MAX_XMIT_EXTBUF_SZ); + rm_gen_bcn_rep_ie(prm, tmp_buf, pnetwork, &len); +new_packet: + if (my_len == 0) { + pbuf = rtw_malloc(MAX_XMIT_EXTBUF_SZ); + if (pbuf == NULL) + goto fail; + prm->buf[buf_idx].pbuf = pbuf; + } + + if ((MAX_XMIT_EXTBUF_SZ - (my_len+len+24+4)) > 0) { + pbuf = rtw_set_fixed_ie(pbuf, + len, tmp_buf, &my_len); + prm->buf[buf_idx].len = my_len; + } else { + if (my_len == 0) /* not enough space */ + goto fail; + + my_len = 0; + buf_idx++; + goto new_packet; + } +next: + plist = get_next(plist); + } /* while() */ +fail: + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (tmp_buf) + rtw_mfree(tmp_buf, MAX_XMIT_EXTBUF_SZ); + + RTW_INFO("RM: Found %d matched %s\n", matched_network, + prm->q.opt.bcn.ssid.Ssid); + + if (prm->buf[buf_idx].pbuf) + return buf_idx+1; + + return 0; +} + +int issue_beacon_rep(struct rm_obj *prm) +{ + int i, my_len; + u8 *pframe; + _adapter *padapter = prm->psta->padapter; + struct pkt_attrib *pattr; + struct xmit_frame *pmgntframe; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + int pkt_num; + + + pkt_num = retrieve_scan_result(prm); + + if (pkt_num == 0) { + issue_null_reply(prm); + return _SUCCESS; + } + + for (i=0;iattrib; + pframe = build_wlan_hdr(padapter, + pmgntframe, prm->psta, WIFI_ACTION); + pframe = rtw_set_fixed_ie(pframe, + 3, &prm->p.category, &pattr->pktlen); + + my_len = 0; + pframe = rtw_set_fixed_ie(pframe, + prm->buf[i].len, prm->buf[i].pbuf, &my_len); + + pattr->pktlen += my_len; + pattr->last_txcmdsz = pattr->pktlen; + dump_mgntframe(padapter, pmgntframe); + } +fail: + for (i=0;ibuf[i].pbuf) { + rtw_mfree(prm->buf[i].pbuf, MAX_XMIT_EXTBUF_SZ); + prm->buf[i].pbuf = NULL; + prm->buf[i].len = 0; + } + } + return _SUCCESS; +} + +/* neighbor request */ +int issue_nb_req(struct rm_obj *prm) +{ + _adapter *padapter = prm->psta->padapter; + struct sta_info *psta = prm->psta; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct xmit_frame *pmgntframe = NULL; + struct pkt_attrib *pattr = NULL; + u8 val8; + u8 *pframe = NULL; + + + RTW_INFO("RM: %s\n", __func__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + RTW_ERR("RM: %s alloc xmit_frame fail\n",__func__); + return _FALSE; + } + pattr = &pmgntframe->attrib; + pframe = build_wlan_hdr(padapter, pmgntframe, psta, WIFI_ACTION); + pframe = rtw_set_fixed_ie(pframe, + 3, &prm->q.category, &pattr->pktlen); + + if (prm->q.pssid) { + + u8 sub_ie[64] = {0}; + u8 *pie = &sub_ie[2]; + + RTW_INFO("RM: Send NB Req to "MAC_FMT" for(SSID) %s searching\n", + MAC_ARG(pmlmepriv->cur_network.network.MacAddress), + pmlmepriv->cur_network.network.Ssid.Ssid); + + val8 = strlen(prm->q.pssid); + sub_ie[0] = 0; /*SSID*/ + sub_ie[1] = val8; + + _rtw_memcpy(pie, prm->q.pssid, val8); + + pframe = rtw_set_fixed_ie(pframe, val8 + 2, + sub_ie, &pattr->pktlen); + } else { + + if (!pmlmepriv->cur_network.network.Ssid.SsidLength) + RTW_INFO("RM: Send NB Req to "MAC_FMT"\n", + MAC_ARG(pmlmepriv->cur_network.network.MacAddress)); + else { + u8 sub_ie[64] = {0}; + u8 *pie = &sub_ie[2]; + + RTW_INFO("RM: Send NB Req to "MAC_FMT" for(SSID) %s searching\n", + MAC_ARG(pmlmepriv->cur_network.network.MacAddress), + pmlmepriv->cur_network.network.Ssid.Ssid); + + sub_ie[0] = 0; /*SSID*/ + sub_ie[1] = pmlmepriv->cur_network.network.Ssid.SsidLength; + + _rtw_memcpy(pie, pmlmepriv->cur_network.network.Ssid.Ssid, + pmlmepriv->cur_network.network.Ssid.SsidLength); + + pframe = rtw_set_fixed_ie(pframe, + pmlmepriv->cur_network.network.Ssid.SsidLength + 2, + sub_ie, &pattr->pktlen); + } + } + + pattr->last_txcmdsz = pattr->pktlen; + dump_mgntframe(padapter, pmgntframe); + + return _SUCCESS; +} + +/* issue link measurement request */ +int issue_link_meas_req(struct rm_obj *prm) +{ + _adapter *padapter = prm->psta->padapter; + struct sta_info *psta = prm->psta; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct xmit_frame *pmgntframe = NULL; + struct pkt_attrib *pattr = NULL; + u8 *pframe = NULL; + s8 pwr_used, path_a_pwr; + + + RTW_INFO("RM: %s\n", __func__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + RTW_ERR("RM: %s alloc xmit_frame fail\n",__func__); + return _FALSE; + } + pattr = &pmgntframe->attrib; + pframe = build_wlan_hdr(padapter, pmgntframe, psta, WIFI_ACTION); + + /* Category, Action code, Dialog token */ + pframe = rtw_set_fixed_ie(pframe, + 3, &prm->q.category, &pattr->pktlen); + + /* xmit power used */ + /* we don't know actual TX power due to RA may change TX rate; + * But if we fix TX rate then we can get specific tx power + */ + pattr->rate = MGN_6M; + rm_get_tx_power(padapter, RF_PATH_A, MGN_6M, &pwr_used); + pframe = rtw_set_fixed_ie(pframe, + 1, &pwr_used, &pattr->pktlen); + + /* Max xmit power */ + rm_get_path_a_max_tx_power(padapter, &path_a_pwr); + pframe = rtw_set_fixed_ie(pframe, + 1, &path_a_pwr, &pattr->pktlen); + + pattr->last_txcmdsz = pattr->pktlen; + dump_mgntframe(padapter, pmgntframe); + + return _SUCCESS; +} + +/* issue link measurement report */ +int issue_link_meas_rep(struct rm_obj *prm) +{ + u8 val8; + u8 *pframe; + unsigned int my_len; + _adapter *padapter = prm->psta->padapter; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattr; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct sta_info *psta = prm->psta; + int i; + u8 tpc[4]; + s8 pwr_used; + + + RTW_INFO("RM: %s\n", __func__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + RTW_ERR("RM: ERR %s alloc xmit_frame fail\n",__func__); + return _FALSE; + } + pattr = &pmgntframe->attrib; + pframe = build_wlan_hdr(padapter, pmgntframe, psta, WIFI_ACTION); + /* Category, action code, Dialog token */ + pframe = rtw_set_fixed_ie(pframe, 3, + &prm->p.category, &pattr->pktlen); + + my_len = 0; + + /* TPC report */ + rm_get_tx_power(padapter, RF_PATH_A, MGN_6M, &pwr_used); + tpc[0] = EID_TPC; + tpc[1] = 2; /* length */ + + /* TX power */ + tpc[2] = pwr_used; + + /* link margin */ + rm_get_rx_sensitivity(padapter, prm->q.rx_bw, prm->q.rx_rate, &pwr_used); + tpc[3] = prm->q.rx_pwr - pwr_used; /* RX sensitivity */ + pattr->rate = MGN_6M; /* use fix rate to get fixed RX sensitivity */ + +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: rx_pwr=%ddBm - rx_sensitivity=%ddBm = link_margin=%ddB\n", + prm->q.rx_pwr, pwr_used, tpc[3]); +#endif + pframe = rtw_set_fixed_ie(pframe, 4, tpc, &my_len); + + /* RECV antenna ID */ + val8 = 0; /* unknown antenna */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* XMIT antenna ID */ + /* Fix rate 6M(1T) always use main antenna to TX */ + val8 = 1; /* main antenna */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* RCPI */ + val8 = translate_dbm_to_rcpi(prm->q.rx_pwr); + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* RSNI */ + val8 = prm->q.rx_rsni; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* length */ + //val8 = (u8)my_len-2; + //rtw_set_fixed_ie(plen, 1, &val8, &i); /* use variable i to ignore it */ + + pattr->pktlen += my_len; + pattr->last_txcmdsz = pattr->pktlen; + dump_mgntframe(padapter, pmgntframe); + + return _SUCCESS; +} + +static u8 *rm_gen_bcn_req_s_elem(_adapter *padapter, + struct rm_obj *prm, u8 *pframe, unsigned int *fr_len) +{ + u8 val8, l; + int i; + unsigned int my_len = 0; + struct _RT_OPERATING_CLASS *op; + + /* meas mode */ + val8 = bcn_req_active; /* measurement mode T8-64 */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* bssid */ + pframe = rtw_set_fixed_ie(pframe, 6, prm->q.bssid, &my_len); + + /* + * opt ssid (0) + */ + l = MIN(32, (int)prm->q.opt.bcn.ssid.SsidLength); + + l = (int)prm->q.opt.bcn.ssid.SsidLength; + + if (l > 32) + RTW_ERR("RM: %s SSID len over size %d! skip it!\n",__func__, l); + + if (l > 0 && l <= 32) { + /* Type */ + val8 = bcn_req_ssid; + pframe = rtw_set_fixed_ie(pframe, 1, + &val8, &my_len); + /* Len */ + pframe = rtw_set_fixed_ie(pframe, 1, + &l, &my_len); + /* Value */ + pframe = rtw_set_fixed_ie(pframe, l, + prm->q.opt.bcn.ssid.Ssid, &my_len); + } + + /* + * opt reporting detail (2) + */ + /* Type */ + val8 = bcn_req_rep_detail; + pframe = rtw_set_fixed_ie(pframe, 1, + &val8, &my_len); + /* Len */ + l = 1; + pframe = rtw_set_fixed_ie(pframe, 1, + &l, &my_len); + /* Value */ + pframe = rtw_set_fixed_ie(pframe, l, + &prm->q.opt.bcn.rep_detail, &my_len); + + /* + * opt request (10) + */ + + if (prm->q.opt.bcn.req_id_num > 0) { + /* Type */ + val8 = bcn_req_req; + pframe = rtw_set_fixed_ie(pframe, 1, + &val8, &my_len); + /* Len */ + l = prm->q.opt.bcn.req_id_num; + pframe = rtw_set_fixed_ie(pframe, 1, + &l, &my_len); + /* Value */ + pframe = rtw_set_fixed_ie(pframe, l, + prm->q.opt.bcn.req_id, &my_len); + } + + /* + * opt ap channel report (51) + */ + for (i = 0; i < prm->q.opt.bcn.ap_ch_rpt_num; i++) { + op = prm->q.opt.bcn.ap_ch_rpt[i]; + if (op == NULL) + break; + /* Type */ + val8 = bcn_req_ap_ch_rep; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + l = (u8)op->Len + 1; + /* length */ + pframe = rtw_set_fixed_ie(pframe, 1, &l, &my_len); + + /* op class */ + val8 = op->global_op_class; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + /* channel */ + pframe = rtw_set_fixed_ie(pframe, op->Len, op->Channel, &my_len); + } + + /* update length to caller */ + *fr_len += my_len; + + /* optional subelements */ + return pframe; +} + +static u8 *rm_gen_ch_load_req_s_elem(_adapter *padapter, + u8 *pframe, unsigned int *fr_len) +{ + u8 val8; + unsigned int my_len = 0; + + + val8 = 1; /* 1: channel load T8-60 */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + val8 = 2; /* channel load length = 2 (extensible) */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + val8 = 0; /* channel load condition : 0 (issue when meas done) T8-61 */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + val8 = 0; /* channel load reference value : 0 */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* update length to caller */ + *fr_len += my_len; + + return pframe; +} + +static u8 *rm_gen_noise_histo_req_s_elem(_adapter *padapter, + u8 *pframe, unsigned int *fr_len) +{ + u8 val8; + unsigned int my_len = 0; + + + val8 = 1; /* 1: noise histogram T8-62 */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + val8 = 2; /* noise histogram length = 2 (extensible) */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + val8 = 0; /* noise histogram condition : 0 (issue when meas done) T8-63 */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + val8 = 0; /* noise histogram reference value : 0 */ + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + + /* update length to caller */ + *fr_len += my_len; + + return pframe; +} + +int issue_radio_meas_req(struct rm_obj *prm) +{ + u8 val8; + u8 *pframe; + u8 *plen; + u16 val16; + int my_len, i; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattr; + _adapter *padapter = prm->psta->padapter; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + + RTW_INFO("RM: %s - %s\n", __func__, rm_type_req_name(prm->q.m_type)); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + RTW_ERR("RM: %s alloc xmit_frame fail\n",__func__); + return _FALSE; + } + pattr = &pmgntframe->attrib; + pframe = build_wlan_hdr(padapter, pmgntframe, prm->psta, WIFI_ACTION); + + /* Category, Action code, Dialog token */ + pframe = rtw_set_fixed_ie(pframe, 3, &prm->q.category, &pattr->pktlen); + + /* repeat */ + val16 = cpu_to_le16(prm->q.rpt); + pframe = rtw_set_fixed_ie(pframe, 2, + (unsigned char *)&(val16), &pattr->pktlen); + + my_len = 0; + plen = pframe + 1; + /* Element ID, Length, Meas token, Meas Mode, Meas type, op class, ch */ + pframe = rtw_set_fixed_ie(pframe, 7, &prm->q.e_id, &my_len); + + /* random interval */ + val16 = cpu_to_le16(prm->q.rand_intvl); /* TU */ + pframe = rtw_set_fixed_ie(pframe, 2, (u8 *)&val16, &my_len); + + /* measurement duration */ + val16 = cpu_to_le16(prm->q.meas_dur); + pframe = rtw_set_fixed_ie(pframe, 2, (u8 *)&val16, &my_len); + + /* optional subelement */ + switch (prm->q.m_type) { + case bcn_req: + pframe = rm_gen_bcn_req_s_elem(padapter, prm, pframe, &my_len); + break; + case ch_load_req: + pframe = rm_gen_ch_load_req_s_elem(padapter, pframe, &my_len); + break; + case noise_histo_req: + pframe = rm_gen_noise_histo_req_s_elem(padapter, + pframe, &my_len); + break; + case basic_req: + default: + break; + } + + /* length */ + val8 = (u8)my_len - 2; + rtw_set_fixed_ie(plen, 1, &val8, &i); + + pattr->pktlen += my_len; + + pattr->last_txcmdsz = pattr->pktlen; + dump_mgntframe(padapter, pmgntframe); + + return _SUCCESS; +} + +int rm_radio_meas_report_cond(struct rm_obj *prm) +{ + u8 val8; + int i; + + + switch (prm->q.m_type) { + case ch_load_req: + + val8 = prm->p.ch_load; + switch (prm->q.opt.clm.rep_cond.cond) { + case ch_load_cond_immediately: + return _SUCCESS; + case ch_load_cond_anpi_equal_greater: + if (val8 >= prm->q.opt.clm.rep_cond.threshold) + return _SUCCESS; + break; + case ch_load_cond_anpi_equal_less: + if (val8 <= prm->q.opt.clm.rep_cond.threshold) + return _SUCCESS; + break; + default: + break; + } + break; + case noise_histo_req: + val8 = prm->p.anpi; + switch (prm->q.opt.nhm.rep_cond.cond) { + case noise_histo_cond_immediately: + return _SUCCESS; + case noise_histo_cond_anpi_equal_greater: + if (val8 >= prm->q.opt.nhm.rep_cond.threshold) + return _SUCCESS; + break; + case noise_histo_cond_anpi_equal_less: + if (val8 <= prm->q.opt.nhm.rep_cond.threshold) + return _SUCCESS; + break; + default: + break; + } + break; + default: + break; + } + return _FAIL; +} + +int retrieve_radio_meas_result(struct rm_obj *prm) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(prm->psta->padapter); + int i, ch = -1; + u8 val8; + + + ch = rtw_chset_search_ch(adapter_to_chset(prm->psta->padapter), + prm->q.ch_num); + + if ((ch == -1) || (ch >= MAX_CHANNEL_NUM)) { + RTW_ERR("RM: get ch(CH:%d) fail\n", prm->q.ch_num); + ch = 0; + } + + switch (prm->q.m_type) { + case ch_load_req: +#ifdef CONFIG_RTW_ACS + val8 = hal_data->acs.clm_ratio[ch]; +#else + val8 = 0; +#endif + prm->p.ch_load = val8; + break; + case noise_histo_req: +#ifdef CONFIG_RTW_ACS + /* ANPI */ + prm->p.anpi = hal_data->acs.nhm_ratio[ch]; + + /* IPI 0~10 */ + for (i=0;i<11;i++) + prm->p.ipi[i] = hal_data->acs.nhm[ch][i]; + +#else + val8 = 0; + prm->p.anpi = val8; + for (i=0;i<11;i++) + prm->p.ipi[i] = val8; +#endif + break; + default: + break; + } + return _SUCCESS; +} + +int issue_radio_meas_rep(struct rm_obj *prm) +{ + u8 val8; + u8 *pframe; + u8 *plen; + u16 val16; + u64 val64; + unsigned int my_len; + _adapter *padapter = prm->psta->padapter; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattr; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct sta_info *psta = prm->psta; + int i; + + + RTW_INFO("RM: %s\n", __func__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + RTW_ERR("RM: ERR %s alloc xmit_frame fail\n",__func__); + return _FALSE; + } + pattr = &pmgntframe->attrib; + pframe = build_wlan_hdr(padapter, pmgntframe, psta, WIFI_ACTION); + pframe = rtw_set_fixed_ie(pframe, 3, + &prm->p.category, &pattr->pktlen); + + my_len = 0; + plen = pframe + 1; + pframe = rtw_set_fixed_ie(pframe, 7, &prm->p.e_id, &my_len); + + /* Actual Meas start time - 8 bytes */ + val64 = cpu_to_le64(prm->meas_start_time); + pframe = rtw_set_fixed_ie(pframe, 8, (u8 *)&val64, &my_len); + + /* measurement duration */ + val16 = prm->meas_end_time - prm->meas_start_time; + val16 = cpu_to_le16(val16); + pframe = rtw_set_fixed_ie(pframe, 2, (u8 *)&val16, &my_len); + + /* optional subelement */ + switch (prm->q.m_type) { + case ch_load_req: + val8 = prm->p.ch_load; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + break; + case noise_histo_req: + /* + * AntennaID + * 0: unknown + * 255: multiple antenna (Diversity) + */ + val8 = 0; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + /* ANPI */ + val8 = prm->p.anpi; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + /* IPI 0~10 */ + for (i=0;i<11;i++) { + val8 = prm->p.ipi[i]; + pframe = rtw_set_fixed_ie(pframe, 1, &val8, &my_len); + } + break; + default: + break; + } + /* length */ + val8 = (u8)my_len-2; + rtw_set_fixed_ie(plen, 1, &val8, &i); /* use variable i to ignore it */ + + pattr->pktlen += my_len; + pattr->last_txcmdsz = pattr->pktlen; + dump_mgntframe(padapter, pmgntframe); + + return _SUCCESS; +} + +void rtw_ap_parse_sta_rm_en_cap(_adapter *padapter, + struct sta_info *psta, struct rtw_ieee802_11_elems *elem) +{ + if (elem->rm_en_cap) { + RTW_INFO("assoc.rm_en_cap="RM_CAP_FMT"\n", + RM_CAP_ARG(elem->rm_en_cap)); + + _rtw_memcpy(psta->rm_en_cap, (elem->rm_en_cap), + MIN(elem->rm_en_cap_len, sizeof(psta->rm_en_cap))); + } +} + +void RM_IE_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + int i; + + _rtw_memcpy(&padapter->rmpriv.rm_en_cap_assoc, pIE->data, + MIN(pIE->Length, sizeof(padapter->rmpriv.rm_en_cap_assoc))); + RTW_INFO("assoc.rm_en_cap="RM_CAP_FMT"\n", RM_CAP_ARG(pIE->data)); +} + +/* Debug command */ + +#if (RM_SUPPORT_IWPRIV_DBG) +static int hex2num(char c) +{ + if (c >= '0' && c <= '9') + return c - '0'; + if (c >= 'a' && c <= 'f') + return c - 'a' + 10; + if (c >= 'A' && c <= 'F') + return c - 'A' + 10; + return -1; +} + +int hex2byte(const char *hex) +{ + int a, b; + a = hex2num(*hex++); + if (a < 0) + return -1; + b = hex2num(*hex++); + if (b < 0) + return -1; + return (a << 4) | b; +} + +static char * hwaddr_parse(char *txt, u8 *addr) +{ + size_t i; + + for (i = 0; i < ETH_ALEN; i++) { + int a; + + a = hex2byte(txt); + if (a < 0) + return NULL; + txt += 2; + addr[i] = a; + if (i < ETH_ALEN - 1 && *txt++ != ':') + return NULL; + } + return txt; +} + +void rm_dbg_list_sta(_adapter *padapter, char *s) +{ + int i; + _irqL irqL; + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + _list *plist, *phead; + + + sprintf(pstr(s), "\n"); + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, + struct sta_info, hash_list); + + plist = get_next(plist); + + sprintf(pstr(s), "=========================================\n"); + sprintf(pstr(s), "mac=" MAC_FMT "\n", + MAC_ARG(psta->cmn.mac_addr)); + sprintf(pstr(s), "state=0x%x, aid=%d, macid=%d\n", + psta->state, psta->cmn.aid, psta->cmn.mac_id); + sprintf(pstr(s), "rm_cap="RM_CAP_FMT"\n", + RM_CAP_ARG(psta->rm_en_cap)); + } + + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + sprintf(pstr(s), "=========================================\n"); +} + +void rm_dbg_help(_adapter *padapter, char *s) +{ + int i; + + + sprintf(pstr(s), "\n"); + sprintf(pstr(s), "rrm list_sta\n"); + sprintf(pstr(s), "rrm list_meas\n"); + + sprintf(pstr(s), "rrm add_meas ,m=,rpt=\n"); + sprintf(pstr(s), "rrm run_meas \n"); + sprintf(pstr(s), "rrm del_meas\n"); + + sprintf(pstr(s), "rrm run_meas rmid=xxxx,ev=xx\n"); + sprintf(pstr(s), "rrm activate\n"); + + for (i=0;istapriv; + _list *plist, *phead; + + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, + struct sta_info, hash_list); + + plist = get_next(plist); + + if (psta->cmn.aid == aid) + goto done; + + if (pbssid && _rtw_memcmp(psta->cmn.mac_addr, + pbssid, 6)) + goto done; + } + + } + psta = NULL; +done: + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + return psta; +} + +static int rm_dbg_modify_meas(_adapter *padapter, char *s) +{ + struct rm_priv *prmpriv = &padapter->rmpriv; + struct rm_obj *prm; + struct sta_info *psta; + char *pmac, *ptr, *paid, *prpt, *pnbp, *pclm, *pnhm, *pbcn, *plnk; + unsigned val; + u8 bssid[ETH_ALEN]; + + + /* example : + * rrm add_meas ,m=, + * rrm run_meas + */ + paid = strstr(s, "aid="); + pmac = strstr(s, "mac="); + pbcn = strstr(s, "m=bcn"); + pclm = strstr(s, "m=clm"); + pnhm = strstr(s, "m=nhm"); + pnbp = strstr(s, "m=nb"); + plnk = strstr(s, "m=link"); + prpt = strstr(s, "rpt="); + + /* set all ',' to NULL (end of line) */ + ptr = s; + while (ptr) { + ptr = strchr(ptr, ','); + if (ptr) { + *(ptr) = 0x0; + ptr++; + } + } + prm = (struct rm_obj *)prmpriv->prm_sel; + prm->q.m_token = rm_gen_meas_token(padapter); + psta = prm->psta; + + if (paid) { /* find sta_info according to aid */ + paid += 4; /* skip aid= */ + sscanf(paid, "%u", &val); /* aid=x */ + psta = rm_get_sta(padapter, val, NULL); + + } else if (pmac) { /* find sta_info according to bssid */ + pmac += 4; /* skip mac= */ + if (hwaddr_parse(pmac, bssid) == NULL) { + sprintf(pstr(s), "Err: \nincorrect mac format\n"); + return _FAIL; + } + psta = rm_get_sta(padapter, 0xff, bssid); + } + + if (psta) { + prm->psta = psta; + prm->q.diag_token = rm_gen_dialog_token(padapter); + prm->rmid = rm_gen_rmid(padapter, prm, RM_MASTER); + } else + return _FAIL; + + prm->q.action_code = RM_ACT_RADIO_MEAS_REQ; + if (pbcn) { + prm->q.m_type = bcn_req; + prm->q.rand_intvl = le16_to_cpu(100); + prm->q.meas_dur = le16_to_cpu(100); + } else if (pnhm) { + prm->q.m_type = noise_histo_req; + } else if (pclm) { + prm->q.m_type = ch_load_req; + } else if (pnbp) { + prm->q.action_code = RM_ACT_NB_REP_REQ; + } else if (plnk) { + prm->q.action_code = RM_ACT_LINK_MEAS_REQ; + } else + return _FAIL; + + if (prpt) { + prpt += 4; /* skip rpt= */ + sscanf(prpt, "%u", &val); + prm->q.rpt = (u8)val; + } + + return _SUCCESS; +} + +static void rm_dbg_activate_meas(_adapter *padapter, char *s) +{ + struct rm_priv *prmpriv = &(padapter->rmpriv); + struct rm_obj *prm; + + + if (prmpriv->prm_sel == NULL) { + sprintf(pstr(s), "\nErr: No inActivate measurement\n"); + return; + } + prm = (struct rm_obj *)prmpriv->prm_sel; + + /* verify attributes */ + if (prm->psta == NULL) { + sprintf(pstr(s), "\nErr: inActivate meas has no psta\n"); + return; + } + + /* measure current channel */ + prm->q.ch_num = padapter->mlmeextpriv.cur_channel; + prm->q.op_class = rm_get_oper_class_via_ch(prm->q.ch_num); + + /* enquee rmobj */ + rm_enqueue_rmobj(padapter, prm, _FALSE); + + sprintf(pstr(s), "\nActivate rmid=%x, state=%s, meas_type=%s\n", + prm->rmid, rm_state_name(prm->state), + rm_type_req_name(prm->q.m_type)); + + sprintf(pstr(s), "aid=%d, mac=" MAC_FMT "\n", + prm->psta->cmn.aid, MAC_ARG(prm->psta->cmn.mac_addr)); + + /* clearn inActivate prm info */ + prmpriv->prm_sel = NULL; +} + +/* for ioctl */ +int rm_send_bcn_reqs(_adapter *padapter, u8 *sta_addr, u8 op_class, u8 ch, + u16 measure_duration, u8 measure_mode, u8 *bssid, u8 *ssid, + u8 reporting_detail, + u8 n_ap_ch_rpt, struct _RT_OPERATING_CLASS *rpt, + u8 n_elem_id, u8 *elem_id_list) + +{ + struct rm_obj *prm; + char *pact; + struct sta_info *psta; + struct _RT_OPERATING_CLASS *prpt; + void *ptr; + int i,j,sz; + u8 bcast[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + + if (n_ap_ch_rpt > BCN_REQ_OPT_AP_CH_RPT_MAX_NUM) { + RTW_ERR("RM: chset num %d > %d\n", + n_ap_ch_rpt, BCN_REQ_OPT_AP_CH_RPT_MAX_NUM); + return -1; + } + /* dest sta */ + psta = rtw_get_stainfo(&padapter->stapriv, sta_addr); + if (!psta) { + RTW_ERR("RM: psta not found\n"); + return -2; + } + prm = rm_alloc_rmobj(padapter); + if (prm == NULL) { + RTW_ERR("RM: unable to alloc rm obj for requeset\n"); + return -3; + } + + prm->psta = psta; + prm->q.meas_dur = measure_duration; + + /* Figure 8-104 Measurement Requested format */ + prm->q.category = RTW_WLAN_CATEGORY_RADIO_MEAS; + prm->q.action_code = RM_ACT_RADIO_MEAS_REQ; + prm->q.m_mode = measure_mode; + prm->q.m_type = bcn_req; + prm->q.diag_token = rm_gen_dialog_token(padapter); + prm->q.m_token = rm_gen_meas_token(padapter); + prm->rmid = rm_gen_rmid(padapter, prm, RM_MASTER); + + prm->q.e_id = _MEAS_REQ_IE_; /* 38 */ + prm->q.ch_num = ch; + prm->q.op_class = op_class; + prm->from_ioctl = true; + + if (bssid != NULL) + memcpy(prm->q.bssid, bssid, ETH_ALEN); + else + memcpy(prm->q.bssid, bcast, ETH_ALEN); + + if (ssid != NULL) { + i = MIN(32, strlen(ssid)); + prm->q.opt.bcn.ssid.SsidLength = i; + memcpy(prm->q.opt.bcn.ssid.Ssid, ssid, i); + } + + if (n_ap_ch_rpt > 0) { + prm->q.opt.bcn.ap_ch_rpt_num = n_ap_ch_rpt; + j = 0; + for (i = 0; i < n_ap_ch_rpt; i++) { + prpt = rpt++; + if (prpt == NULL) + break; + + sz = sizeof(struct _RT_OPERATING_CLASS) * prpt->Len; + ptr = rtw_malloc(sz); + _rtw_memcpy(ptr, prpt, sz); + prm->q.opt.bcn.ap_ch_rpt[i] = (struct _RT_OPERATING_CLASS *)ptr; + } + } + prm->q.opt.bcn.rep_detail = reporting_detail; + + if ((n_elem_id > 0) && (n_elem_id < BCN_REQ_REQ_OPT_MAX_NUM)) { + prm->q.opt.bcn.req_id_num = n_elem_id; + _rtw_memcpy(prm->q.opt.bcn.req_id, elem_id_list, n_elem_id); + } + /* enquee rmobj */ + rm_enqueue_rmobj(padapter, prm, _FALSE); + + RTW_INFO("\nAdd rmid=%x, meas_type=%s ok\n", + prm->rmid, rm_type_req_name(prm->q.m_type)); + + if (prm->psta) + RTW_INFO("mac="MAC_FMT"\n", MAC_ARG(prm->psta->cmn.mac_addr)); + return 0; +} + +void indicate_beacon_report(u8 *sta_addr, + u8 n_measure_rpt, u32 elem_len, u8 *elem) +{ + RTW_INFO("RM: recv bcn reprot from mac="MAC_FMT"\n", MAC_ARG(sta_addr)); +#ifdef CONFIG_PLATFORM_CMAP_INTFS + cmap_intfs_nl_beacon_report_event(sta_addr, n_measure_rpt, elem_len, elem); +#endif +} + +static void rm_dbg_add_meas(_adapter *padapter, char *s) +{ + struct rm_priv *prmpriv = &(padapter->rmpriv); + struct rm_obj *prm; + char *pact; + + + /* example : + * rrm add_meas ,m= + * rrm run_meas + */ + prm = (struct rm_obj *)prmpriv->prm_sel; + if (prm == NULL) + prm = rm_alloc_rmobj(padapter); + + if (prm == NULL) { + sprintf(pstr(s), "\nErr: alloc meas fail\n"); + return; + } + + prmpriv->prm_sel = prm; + + pact = strstr(s, "act"); + if (rm_dbg_modify_meas(padapter, s) == _FAIL) { + + sprintf(pstr(s), "\nErr: add meas fail\n"); + rm_free_rmobj(prm); + prmpriv->prm_sel = NULL; + return; + } + prm->q.category = RTW_WLAN_CATEGORY_RADIO_MEAS; + prm->q.e_id = _MEAS_REQ_IE_; /* 38 */ + + sprintf(pstr(s), "\nAdd rmid=%x, meas_type=%s ok\n", + prm->rmid, rm_type_req_name(prm->q.m_type)); + + if (prm->psta) + sprintf(pstr(s), "mac="MAC_FMT"\n", + MAC_ARG(prm->psta->cmn.mac_addr)); + + if (pact) + rm_dbg_activate_meas(padapter, pstr(s)); +} + +static void rm_dbg_del_meas(_adapter *padapter, char *s) +{ + struct rm_priv *prmpriv = &padapter->rmpriv; + struct rm_obj *prm = (struct rm_obj *)prmpriv->prm_sel; + + + if (prm) { + sprintf(pstr(s), "\ndelete rmid=%x\n",prm->rmid); + + /* free inActivate meas - enqueue yet */ + prmpriv->prm_sel = NULL; + rtw_mfree(prmpriv->prm_sel, sizeof(struct rm_obj)); + } else + sprintf(pstr(s), "Err: no inActivate measurement\n"); +} + +static void rm_dbg_run_meas(_adapter *padapter, char *s) +{ + struct rm_obj *prm; + char *pevid, *prmid; + u32 rmid, evid; + + + prmid = strstr(s, "rmid="); /* hex */ + pevid = strstr(s, "evid="); /* dec */ + + if (prmid && pevid) { + prmid += 5; /* rmid= */ + sscanf(prmid, "%x", &rmid); + + pevid += 5; /* evid= */ + sscanf(pevid, "%u", &evid); + } else { + sprintf(pstr(s), "\nErr: incorrect attribute\n"); + return; + } + + prm = rm_get_rmobj(padapter, rmid); + + if (!prm) { + sprintf(pstr(s), "\nErr: measurement not found\n"); + return; + } + + if (evid >= RM_EV_max) { + sprintf(pstr(s), "\nErr: wrong event id\n"); + return; + } + + rm_post_event(padapter, prm->rmid, evid); + sprintf(pstr(s), "\npost %s to rmid=%x\n",rm_event_name(evid), rmid); +} + +static void rm_dbg_show_meas(struct rm_obj *prm, char *s) +{ + struct sta_info *psta; + + psta = prm->psta; + + if (prm->q.action_code == RM_ACT_RADIO_MEAS_REQ) { + + sprintf(pstr(s), "\nrmid=%x, meas_type=%s\n", + prm->rmid, rm_type_req_name(prm->q.m_type)); + + } else if (prm->q.action_code == RM_ACT_NB_REP_REQ) { + + sprintf(pstr(s), "\nrmid=%x, action=neighbor_req\n", + prm->rmid); + } else + sprintf(pstr(s), "\nrmid=%x, action=unknown\n", + prm->rmid); + + if (psta) + sprintf(pstr(s), "aid=%d, mac="MAC_FMT"\n", + psta->cmn.aid, MAC_ARG(psta->cmn.mac_addr)); + + sprintf(pstr(s), "clock=%d, state=%s, rpt=%u/%u\n", + (int)ATOMIC_READ(&prm->pclock->counter), + rm_state_name(prm->state), prm->p.rpt, prm->q.rpt); +} + +static void rm_dbg_list_meas(_adapter *padapter, char *s) +{ + int meas_amount; + _irqL irqL; + struct rm_obj *prm; + struct sta_info *psta; + struct rm_priv *prmpriv = &padapter->rmpriv; + _queue *queue = &prmpriv->rm_queue; + _list *plist, *phead; + + + sprintf(pstr(s), "\n"); + _enter_critical(&queue->lock, &irqL); + phead = get_list_head(queue); + plist = get_next(phead); + meas_amount = 0; + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + prm = LIST_CONTAINOR(plist, struct rm_obj, list); + meas_amount++; + plist = get_next(plist); + psta = prm->psta; + sprintf(pstr(s), "=========================================\n"); + + rm_dbg_show_meas(prm, s); + } + _exit_critical(&queue->lock, &irqL); + + sprintf(pstr(s), "=========================================\n"); + + if (meas_amount==0) { + sprintf(pstr(s), "No Activate measurement\n"); + sprintf(pstr(s), "=========================================\n"); + } + + if (prmpriv->prm_sel == NULL) + sprintf(pstr(s), "\nNo inActivate measurement\n"); + else { + sprintf(pstr(s), "\ninActivate measurement\n"); + rm_dbg_show_meas((struct rm_obj *)prmpriv->prm_sel, s); + } +} +#endif /* RM_SUPPORT_IWPRIV_DBG */ + +int verify_bcn_req(_adapter *padapter, struct sta_info *psta) +{ + char *bssid = NULL; + char ssid[] = "RealKungFu"; + u8 op_class = 0; + u8 ch = 255; + u16 measure_duration = 100; + u8 reporting_detaial = 0; + u8 n_ap_ch_rpt = 6; + u8 measure_mode = bcn_req_active; + u8 req[] = {1,2,3}; + u8 req_len = sizeof(req); + + + static RT_OPERATING_CLASS US[] = { + /* 0, OP_CLASS_NULL */ //{ 0, 0, {}}, + /* 1, OP_CLASS_1 */ {115, 4, {36, 40, 44, 48}}, + /* 2, OP_CLASS_2 */ {118, 4, {52, 56, 60, 64}}, + /* 3, OP_CLASS_3 */ {124, 4, {149, 153, 157, 161}}, + /* 4, OP_CLASS_4 */ {121, 11, {100, 104, 108, 112, 116, 120, 124, + 128, 132, 136, 140}}, + /* 5, OP_CLASS_5 */ {125, 5, {149, 153, 157, 161, 165}}, + /* 6, OP_CLASS_12 */ { 81, 11, {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11}} + }; + + rm_send_bcn_reqs(padapter, psta->cmn.mac_addr, op_class, ch, + measure_duration, measure_mode, bssid, ssid, + reporting_detaial, n_ap_ch_rpt, US, req_len, req); + return 0; +} + +void rm_dbg_cmd(_adapter *padapter, char *s) +{ + unsigned val; + char *paid; + struct sta_info *psta=NULL; + +#if (RM_SUPPORT_IWPRIV_DBG) + if (_rtw_memcmp(s, "help", 4)) { + rm_dbg_help(padapter, s); + + } else if (_rtw_memcmp(s, "send_bcn_req", 12)) { + + /* rtwpriv wls1 rrm send_bcn_req aid=1 */ + paid = strstr(s, "aid="); + if (paid) { /* find sta_info according to aid */ + paid += 4; /* skip aid= */ + sscanf(paid, "%u", &val); /* aid=x */ + psta = rm_get_sta(padapter, val, NULL); + + if (psta) + verify_bcn_req(padapter, psta); + } + + } else if (_rtw_memcmp(s, "list_sta", 8)) { + rm_dbg_list_sta(padapter, s); + + } else if (_rtw_memcmp(s, "list_meas", 9)) { + rm_dbg_list_meas(padapter, s); + + } else if (_rtw_memcmp(s, "add_meas", 8)) { + rm_dbg_add_meas(padapter, s); + + } else if (_rtw_memcmp(s, "del_meas", 8)) { + rm_dbg_del_meas(padapter, s); + + } else if (_rtw_memcmp(s, "activate", 8)) { + rm_dbg_activate_meas(padapter, s); + + } else if (_rtw_memcmp(s, "run_meas", 8)) { + rm_dbg_run_meas(padapter, s); + + } else if (_rtw_memcmp(s, "nb", 2)) { + + paid = strstr(s, "aid="); + + if (paid) { /* find sta_info according to aid */ + paid += 4; /* skip aid= */ + sscanf(paid, "%u", &val); /* aid=x */ + psta = rm_get_sta(padapter, val, NULL); + + if (psta) + rm_add_nb_req(padapter, psta); + } + } +#else + sprintf(pstr(s), "\n"); + sprintf(pstr(s), "rrm debug command was disabled\n"); +#endif +} +#endif /* CONFIG_RTW_80211K */ diff --git a/core/rtw_rm_fsm.c b/core/rtw_rm_fsm.c new file mode 100644 index 0000000..244b799 --- /dev/null +++ b/core/rtw_rm_fsm.c @@ -0,0 +1,1017 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include +#ifdef CONFIG_RTW_80211K +#include "rtw_rm_fsm.h" +#include "rtw_rm_util.h" + +struct fsm_state { + u8 *name; + int(*fsm_func)(struct rm_obj *prm, enum RM_EV_ID evid); +}; + +static void rm_state_initial(struct rm_obj *prm); +static void rm_state_goto(struct rm_obj *prm, enum RM_STATE rm_state); +static void rm_state_run(struct rm_obj *prm, enum RM_EV_ID evid); +static struct rm_event *rm_dequeue_ev(_queue *queue); +static struct rm_obj *rm_dequeue_rm(_queue *queue); + +void rm_timer_callback(void *data) +{ + int i; + _adapter *padapter = (_adapter *)data; + struct rm_priv *prmpriv = &padapter->rmpriv; + struct rm_clock *pclock; + + + /* deal with clock */ + for (i=0;iclock[i]; + if (pclock->prm == NULL + ||(ATOMIC_READ(&(pclock->counter)) == 0)) + continue; + + ATOMIC_DEC(&(pclock->counter)); + + if (ATOMIC_READ(&(pclock->counter)) == 0) + rm_post_event(pclock->prm->psta->padapter, + pclock->prm->rmid, prmpriv->clock[i].evid); + } + _set_timer(&prmpriv->rm_timer, CLOCK_UNIT); +} + +int rtw_init_rm(_adapter *padapter) +{ + struct rm_priv *prmpriv = &padapter->rmpriv; + + + RTW_INFO("RM: %s\n",__func__); + _rtw_init_queue(&(prmpriv->rm_queue)); + _rtw_init_queue(&(prmpriv->ev_queue)); + + /* bit 0-7 */ + prmpriv->rm_en_cap_def[0] = 0 + | BIT(RM_LINK_MEAS_CAP_EN) + | BIT(RM_NB_REP_CAP_EN) + /*| BIT(RM_PARAL_MEAS_CAP_EN)*/ + | BIT(RM_REPEAT_MEAS_CAP_EN) + | BIT(RM_BCN_PASSIVE_MEAS_CAP_EN) + | BIT(RM_BCN_ACTIVE_MEAS_CAP_EN) + | BIT(RM_BCN_TABLE_MEAS_CAP_EN) + /*| BIT(RM_BCN_MEAS_REP_COND_CAP_EN)*/; + + /* bit 8-15 */ + prmpriv->rm_en_cap_def[1] = 0 + /*| BIT(RM_FRAME_MEAS_CAP_EN - 8)*/ +#ifdef CONFIG_RTW_ACS + | BIT(RM_CH_LOAD_CAP_EN - 8) + | BIT(RM_NOISE_HISTO_CAP_EN - 8) +#endif + /*| BIT(RM_STATIS_MEAS_CAP_EN - 8)*/ + /*| BIT(RM_LCI_MEAS_CAP_EN - 8)*/ + /*| BIT(RM_LCI_AMIMUTH_CAP_EN - 8)*/ + /*| BIT(RM_TRANS_STREAM_CAT_MEAS_CAP_EN - 8)*/ + /*| BIT(RM_TRIG_TRANS_STREAM_CAT_MEAS_CAP_EN - 8)*/; + + /* bit 16-23 */ + prmpriv->rm_en_cap_def[2] = 0 + /*| BIT(RM_AP_CH_REP_CAP_EN - 16)*/ + /*| BIT(RM_RM_MIB_CAP_EN - 16)*/ + /*| BIT(RM_OP_CH_MAX_MEAS_DUR0 - 16)*/ + /*| BIT(RM_OP_CH_MAX_MEAS_DUR1 - 16)*/ + /*| BIT(RM_OP_CH_MAX_MEAS_DUR2 - 16)*/ + /*| BIT(RM_NONOP_CH_MAX_MEAS_DUR0 - 16)*/ + /*| BIT(RM_NONOP_CH_MAX_MEAS_DUR1 - 16)*/ + /*| BIT(RM_NONOP_CH_MAX_MEAS_DUR2 - 16)*/; + + /* bit 24-31 */ + prmpriv->rm_en_cap_def[3] = 0 + /*| BIT(RM_MEAS_PILOT_CAP0 - 24)*/ + /*| BIT(RM_MEAS_PILOT_CAP1 - 24)*/ + /*| BIT(RM_MEAS_PILOT_CAP2 - 24)*/ + /*| BIT(RM_MEAS_PILOT_TRANS_INFO_CAP_EN - 24)*/ + /*| BIT(RM_NB_REP_TSF_OFFSET_CAP_EN - 24)*/ + | BIT(RM_RCPI_MEAS_CAP_EN - 24) + | BIT(RM_RSNI_MEAS_CAP_EN - 24) + /*| BIT(RM_BSS_AVG_ACCESS_DELAY_CAP_EN - 24)*/; + + /* bit 32-39 */ + prmpriv->rm_en_cap_def[4] = 0 + /*| BIT(RM_BSS_AVG_ACCESS_DELAY_CAP_EN - 32)*/ + /*| BIT(RM_AVALB_ADMIS_CAPACITY_CAP_EN - 32)*/ + /*| BIT(RM_ANT_CAP_EN - 32)*/; + + prmpriv->enable = _TRUE; + + /* clock timer */ + rtw_init_timer(&prmpriv->rm_timer, + padapter, rm_timer_callback, padapter); + _set_timer(&prmpriv->rm_timer, CLOCK_UNIT); + + prmpriv->meas_token = 1; + return _SUCCESS; +} + +int rtw_deinit_rm(_adapter *padapter) +{ + struct rm_priv *prmpriv = &padapter->rmpriv; + struct rm_obj *prm; + struct rm_event *pev; + + + RTW_INFO("RM: %s\n",__func__); + prmpriv->enable = _FALSE; + _cancel_timer_ex(&prmpriv->rm_timer); + + /* free all events and measurements */ + while((pev = rm_dequeue_ev(&prmpriv->ev_queue)) != NULL) + rtw_mfree((void *)pev, sizeof(struct rm_event)); + + while((prm = rm_dequeue_rm(&prmpriv->rm_queue)) != NULL) + rm_state_run(prm, RM_EV_cancel); + + _rtw_deinit_queue(&(prmpriv->rm_queue)); + _rtw_deinit_queue(&(prmpriv->ev_queue)); + + return _SUCCESS; +} + +int rtw_free_rm_priv(_adapter *padapter) +{ + return rtw_deinit_rm(padapter); +} + +static int rm_enqueue_ev(_queue *queue, struct rm_event *obj, bool to_head) +{ + _irqL irqL; + + + if (obj == NULL) + return _FAIL; + + _enter_critical(&queue->lock, &irqL); + + if (to_head) + rtw_list_insert_head(&obj->list, &queue->queue); + else + rtw_list_insert_tail(&obj->list, &queue->queue); + + _exit_critical(&queue->lock, &irqL); + + return _SUCCESS; +} + +static void rm_set_clock(struct rm_obj *prm, u32 ms, enum RM_EV_ID evid) +{ + ATOMIC_SET(&(prm->pclock->counter), (ms/CLOCK_UNIT)); + prm->pclock->evid = evid; +} + +static struct rm_clock *rm_alloc_clock(_adapter *padapter, struct rm_obj *prm) +{ + int i; + struct rm_priv *prmpriv = &padapter->rmpriv; + struct rm_clock *pclock = NULL; + + + for (i=0;iclock[i]; + + if (pclock->prm == NULL) { + pclock->prm = prm; + ATOMIC_SET(&(pclock->counter), 0); + pclock->evid = RM_EV_max; + break; + } + } + return pclock; +} + +static void rm_cancel_clock(struct rm_obj *prm) +{ + ATOMIC_SET(&(prm->pclock->counter), 0); + prm->pclock->evid = RM_EV_max; +} + +static void rm_free_clock(struct rm_clock *pclock) +{ + pclock->prm = NULL; + ATOMIC_SET(&(pclock->counter), 0); + pclock->evid = RM_EV_max; +} + +static int is_list_linked(const struct list_head *head) +{ + return head->prev != NULL; +} + +void rm_free_rmobj(struct rm_obj *prm) +{ + if (is_list_linked(&prm->list)) + rtw_list_delete(&prm->list); + + if (prm->q.pssid) + rtw_mfree(prm->q.pssid, strlen(prm->q.pssid)+1); + + if (prm->q.opt.bcn.req_start) + rtw_mfree(prm->q.opt.bcn.req_start, + prm->q.opt.bcn.req_len); + + if (prm->pclock) + rm_free_clock(prm->pclock); + + rtw_mfree((void *)prm, sizeof(struct rm_obj)); +} + +struct rm_obj *rm_alloc_rmobj(_adapter *padapter) +{ + struct rm_obj *prm; + + + prm = (struct rm_obj *)rtw_malloc(sizeof(struct rm_obj)); + if (prm == NULL) + return NULL; + + _rtw_memset(prm, 0, sizeof(struct rm_obj)); + + /* alloc timer */ + if ((prm->pclock = rm_alloc_clock(padapter, prm)) == NULL) { + rm_free_rmobj(prm); + return NULL; + } + return prm; +} + +int rm_enqueue_rmobj(_adapter *padapter, struct rm_obj *prm, bool to_head) +{ + _irqL irqL; + struct rm_priv *prmpriv = &padapter->rmpriv; + _queue *queue = &prmpriv->rm_queue; + + + if (prm == NULL) + return _FAIL; + + _enter_critical(&queue->lock, &irqL); + if (to_head) + rtw_list_insert_head(&prm->list, &queue->queue); + else + rtw_list_insert_tail(&prm->list, &queue->queue); + _exit_critical(&queue->lock, &irqL); + + rm_state_initial(prm); + + return _SUCCESS; +} + +static struct rm_obj *rm_dequeue_rm(_queue *queue) +{ + _irqL irqL; + struct rm_obj *prm; + + + _enter_critical(&queue->lock, &irqL); + if (rtw_is_list_empty(&(queue->queue))) + prm = NULL; + else { + prm = LIST_CONTAINOR(get_next(&(queue->queue)), + struct rm_obj, list); + /* rtw_list_delete(&prm->list); */ + } + _exit_critical(&queue->lock, &irqL); + + return prm; +} + +static struct rm_event *rm_dequeue_ev(_queue *queue) +{ + _irqL irqL; + struct rm_event *ev; + + + _enter_critical(&queue->lock, &irqL); + if (rtw_is_list_empty(&(queue->queue))) + ev = NULL; + else { + ev = LIST_CONTAINOR(get_next(&(queue->queue)), + struct rm_event, list); + rtw_list_delete(&ev->list); + } + _exit_critical(&queue->lock, &irqL); + + return ev; +} + +static struct rm_obj *_rm_get_rmobj(_queue *queue, u32 rmid) +{ + _irqL irqL; + _list *phead, *plist; + struct rm_obj *prm = NULL; + + + if (rmid == 0) + return NULL; + + _enter_critical(&queue->lock, &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + + prm = LIST_CONTAINOR(plist, struct rm_obj, list); + if (rmid == (prm->rmid)) { + _exit_critical(&queue->lock, &irqL); + return prm; + } + plist = get_next(plist); + } + _exit_critical(&queue->lock, &irqL); + + return NULL; +} + +struct sta_info *rm_get_psta(_adapter *padapter, u32 rmid) +{ + struct rm_priv *prmpriv = &padapter->rmpriv; + struct rm_obj *prm; + + + prm = _rm_get_rmobj(&prmpriv->rm_queue, rmid); + + if (prm) + return prm->psta; + + return NULL; +} + +struct rm_obj *rm_get_rmobj(_adapter *padapter, u32 rmid) +{ + struct rm_priv *prmpriv = &padapter->rmpriv; + + return _rm_get_rmobj(&prmpriv->rm_queue, rmid); +} + +u8 rtw_rm_post_envent_cmd(_adapter *padapter, u32 rmid, u8 evid) +{ + struct cmd_obj *pcmd; + struct rm_event *pev; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 res = _SUCCESS; + + + pcmd = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (pcmd == NULL) { + res = _FAIL; + goto exit; + } + pev = (struct rm_event*)rtw_zmalloc(sizeof(struct rm_event)); + + if (pev == NULL) { + rtw_mfree((u8 *) pcmd, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + pev->rmid = rmid; + pev->evid = evid; + + init_h2fwcmd_w_parm_no_rsp(pcmd, pev, CMD_RM_POST_EVENT); + res = rtw_enqueue_cmd(pcmdpriv, pcmd); +exit: + return res; +} + +int rm_post_event(_adapter *padapter, u32 rmid, enum RM_EV_ID evid) +{ + if (padapter->rmpriv.enable == _FALSE) + return _FALSE; + + RTW_INFO("RM: post asyn %s to rmid=%x\n", rm_event_name(evid), rmid); + rtw_rm_post_envent_cmd(padapter, rmid, evid); + return _SUCCESS; +} + +int _rm_post_event(_adapter *padapter, u32 rmid, enum RM_EV_ID evid) +{ + struct rm_priv *prmpriv = &padapter->rmpriv; + struct rm_event *pev; + + if (evid >= RM_EV_max || rmid == 0) + return _FALSE; + + pev = (struct rm_event *)rtw_malloc(sizeof(struct rm_event)); + if (pev == NULL) + return _FALSE; + + pev->rmid = rmid; + pev->evid = evid; + + RTW_INFO("RM: post sync %s to rmid=%x\n", rm_event_name(evid), rmid); + rm_enqueue_ev(&prmpriv->ev_queue, pev, FALSE); + + return _SUCCESS; +} + +static void rm_bcast_aid_handler(_adapter *padapter, struct rm_event *pev) +{ + _irqL irqL; + _list *phead, *plist; + _queue *queue = &padapter->rmpriv.rm_queue; + struct rm_obj *prm; + + + _enter_critical(&queue->lock, &irqL); + phead = get_list_head(queue); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + + prm = LIST_CONTAINOR(plist, struct rm_obj, list); + plist = get_next(plist); + if (RM_GET_AID(pev->rmid) == RM_GET_AID(prm->rmid)) { + _exit_critical(&queue->lock, &irqL); + rm_state_run(prm, pev->evid); + _enter_critical(&queue->lock, &irqL); + } + } + _exit_critical(&queue->lock, &irqL); + return; +} + +/* main handler of RM (Resource Management) */ +void rm_handler(_adapter *padapter, struct rm_event *pe) +{ + int i; + struct rm_priv *prmpriv = &padapter->rmpriv; + struct rm_obj *prm; + struct rm_event *pev; + + + /* dequeue event */ + while((pev = rm_dequeue_ev(&prmpriv->ev_queue)) != NULL) + { + if (RM_IS_ID_FOR_ALL(pev->rmid)) { + /* apply to all aid mateched measurement */ + rm_bcast_aid_handler(padapter, pev); + rtw_mfree((void *)pev, sizeof(struct rm_event)); + continue; + } + + /* retrieve rmobj */ + prm = _rm_get_rmobj(&prmpriv->rm_queue, pev->rmid); + if (prm == NULL) { + RTW_ERR("RM: rmid=%x event=%s doesn't find rm obj\n", + pev->rmid, rm_event_name(pev->evid)); + rtw_mfree((void *)pev, sizeof(struct rm_event)); + return; + } + /* run state machine */ + rm_state_run(prm, pev->evid); + rtw_mfree((void *)pev, sizeof(struct rm_event)); + } +} + +static int rm_issue_meas_req(struct rm_obj *prm) +{ + switch (prm->q.action_code) { + case RM_ACT_RADIO_MEAS_REQ: + switch (prm->q.m_type) { + case bcn_req: + case ch_load_req: + case noise_histo_req: + issue_radio_meas_req(prm); + break; + default: + break; + } /* meas_type */ + break; + case RM_ACT_NB_REP_REQ: + /* issue neighbor request */ + issue_nb_req(prm); + break; + case RM_ACT_LINK_MEAS_REQ: + issue_link_meas_req(prm); + break; + default: + return _FALSE; + } /* action_code */ + + return _SUCCESS; +} + +/* +* RM state machine +*/ + +static int rm_state_idle(struct rm_obj *prm, enum RM_EV_ID evid) +{ + _adapter *padapter = prm->psta->padapter; + u8 val8; + u32 val32; + + + prm->p.category = RTW_WLAN_CATEGORY_RADIO_MEAS; + + switch (evid) { + case RM_EV_state_in: + switch (prm->q.action_code) { + case RM_ACT_RADIO_MEAS_REQ: + /* copy attrib from meas_req to meas_rep */ + prm->p.action_code = RM_ACT_RADIO_MEAS_REP; + prm->p.diag_token = prm->q.diag_token; + prm->p.e_id = _MEAS_RSP_IE_; + prm->p.m_token = prm->q.m_token; + prm->p.m_type = prm->q.m_type; + prm->p.rpt = prm->q.rpt; + prm->p.ch_num = prm->q.ch_num; + prm->p.op_class = prm->q.op_class; + + if (prm->q.m_type == ch_load_req + || prm->q.m_type == noise_histo_req) { + /* + * phydm measure current ch periodically + * scan current ch is not necessary + */ + val8 = padapter->mlmeextpriv.cur_channel; + if (prm->q.ch_num == val8) + prm->poll_mode = 1; + } + RTW_INFO("RM: rmid=%x %s switch in repeat=%u\n", + prm->rmid, rm_type_req_name(prm->q.m_type), + prm->q.rpt); + break; + case RM_ACT_NB_REP_REQ: + prm->p.action_code = RM_ACT_NB_REP_RESP; + RTW_INFO("RM: rmid=%x Neighbor request switch in\n", + prm->rmid); + break; + case RM_ACT_LINK_MEAS_REQ: + prm->p.diag_token = prm->q.diag_token; + prm->p.action_code = RM_ACT_LINK_MEAS_REP; + RTW_INFO("RM: rmid=%x Link meas switch in\n", + prm->rmid); + break; + default: + prm->p.action_code = prm->q.action_code; + rm_set_rep_mode(prm, MEAS_REP_MOD_INCAP); + RTW_INFO("RM: rmid=%x recv unknown action %d\n", + prm->rmid,prm->p.action_code); + break; + } /* switch() */ + + if (prm->rmid & RM_MASTER) { + if (rm_issue_meas_req(prm) == _SUCCESS) + rm_state_goto(prm, RM_ST_WAIT_MEAS); + else + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } else { + rm_state_goto(prm, RM_ST_DO_MEAS); + return _SUCCESS; + } + + if (prm->p.m_mode) { + issue_null_reply(prm); + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } + if (prm->q.rand_intvl) { + /* get low tsf to generate random interval */ + val32 = rtw_read32(padapter, REG_TSFTR); + val32 = val32 % prm->q.rand_intvl; + RTW_INFO("RM: rmid=%x rand_intval=%d, rand=%d\n", + prm->rmid, (int)prm->q.rand_intvl,val32); + rm_set_clock(prm, prm->q.rand_intvl, + RM_EV_delay_timer_expire); + return _SUCCESS; + } + break; + case RM_EV_delay_timer_expire: + rm_state_goto(prm, RM_ST_DO_MEAS); + break; + case RM_EV_cancel: + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_state_out: + rm_cancel_clock(prm); + break; + default: + break; + } + return _SUCCESS; +} + +/* we do the measuring */ +static int rm_state_do_meas(struct rm_obj *prm, enum RM_EV_ID evid) +{ + _adapter *padapter = prm->psta->padapter; + u8 val8; + u64 val64; + + + switch (evid) { + case RM_EV_state_in: + if (prm->q.action_code == RM_ACT_RADIO_MEAS_REQ) { + switch (prm->q.m_type) { + case bcn_req: + if (prm->q.m_mode == bcn_req_bcn_table) { + RTW_INFO("RM: rmid=%x Beacon table\n", + prm->rmid); + _rm_post_event(padapter, prm->rmid, + RM_EV_survey_done); + return _SUCCESS; + } + break; + case ch_load_req: + case noise_histo_req: + if (prm->poll_mode) + _rm_post_event(padapter, prm->rmid, + RM_EV_survey_done); + return _SUCCESS; + default: + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } + + if (!ready_for_scan(prm)) { + prm->wait_busy = RM_BUSY_TRAFFIC_TIMES; + RTW_INFO("RM: wait busy traffic - %d\n", + prm->wait_busy); + rm_set_clock(prm, RM_WAIT_BUSY_TIMEOUT, + RM_EV_busy_timer_expire); + return _SUCCESS; + } + } else if (prm->q.action_code == RM_ACT_LINK_MEAS_REQ) { + ; /* do nothing */ + rm_state_goto(prm, RM_ST_SEND_REPORT); + return _SUCCESS; + } + _rm_post_event(padapter, prm->rmid, RM_EV_start_meas); + break; + case RM_EV_start_meas: + if (prm->q.action_code == RM_ACT_RADIO_MEAS_REQ) { + /* resotre measurement start time */ + prm->meas_start_time = rtw_hal_get_tsftr_by_port(padapter + , rtw_hal_get_port(padapter)); + + switch (prm->q.m_type) { + case bcn_req: + val8 = 1; /* Enable free run counter */ + prm->free_run_counter_valid = rtw_hal_set_hwreg( + padapter, HW_VAR_FREECNT, &val8); + + rm_sitesurvey(prm); + break; + case ch_load_req: + case noise_histo_req: + rm_sitesurvey(prm); + break; + default: + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + break; + } + } + /* handle measurement timeout */ + rm_set_clock(prm, RM_MEAS_TIMEOUT, RM_EV_meas_timer_expire); + break; + case RM_EV_survey_done: + if (prm->q.action_code == RM_ACT_RADIO_MEAS_REQ) { + switch (prm->q.m_type) { + case bcn_req: + rm_cancel_clock(prm); + rm_state_goto(prm, RM_ST_SEND_REPORT); + return _SUCCESS; + case ch_load_req: + case noise_histo_req: + retrieve_radio_meas_result(prm); + + if (rm_radio_meas_report_cond(prm) == _SUCCESS) + rm_state_goto(prm, RM_ST_SEND_REPORT); + else + rm_set_clock(prm, RM_COND_INTVL, + RM_EV_retry_timer_expire); + break; + default: + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } + } + break; + case RM_EV_meas_timer_expire: + RTW_INFO("RM: rmid=%x measurement timeount\n",prm->rmid); + rm_set_rep_mode(prm, MEAS_REP_MOD_REFUSE); + issue_null_reply(prm); + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_busy_timer_expire: + if (!ready_for_scan(prm) && prm->wait_busy--) { + RTW_INFO("RM: wait busy - %d\n",prm->wait_busy); + rm_set_clock(prm, RM_WAIT_BUSY_TIMEOUT, + RM_EV_busy_timer_expire); + break; + } + else if (prm->wait_busy <= 0) { + RTW_INFO("RM: wait busy timeout\n"); + rm_set_rep_mode(prm, MEAS_REP_MOD_REFUSE); + issue_null_reply(prm); + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } + _rm_post_event(padapter, prm->rmid, RM_EV_start_meas); + break; + case RM_EV_request_timer_expire: + rm_set_rep_mode(prm, MEAS_REP_MOD_REFUSE); + issue_null_reply(prm); + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_retry_timer_expire: + /* expired due to meas condition mismatch, meas again */ + _rm_post_event(padapter, prm->rmid, RM_EV_start_meas); + break; + case RM_EV_cancel: + rm_set_rep_mode(prm, MEAS_REP_MOD_REFUSE); + issue_null_reply(prm); + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_state_out: + rm_cancel_clock(prm); + /* resotre measurement end time */ + prm->meas_end_time = rtw_hal_get_tsftr_by_port(padapter + , rtw_hal_get_port(padapter)); + + val8 = 0; /* Disable free run counter */ + rtw_hal_set_hwreg(padapter, HW_VAR_FREECNT, &val8); + break; + default: + break; + } + + return _SUCCESS; +} + +static int rm_state_wait_meas(struct rm_obj *prm, enum RM_EV_ID evid) +{ + u8 val8; + u64 val64; + + + switch (evid) { + case RM_EV_state_in: + /* we create meas_req, waiting for peer report */ + rm_set_clock(prm, RM_REQ_TIMEOUT, + RM_EV_request_timer_expire); + break; + case RM_EV_recv_rep: + rm_state_goto(prm, RM_ST_RECV_REPORT); + break; + case RM_EV_request_timer_expire: + case RM_EV_cancel: + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_state_out: + rm_cancel_clock(prm); + break; + default: + break; + } + return _SUCCESS; +} + +static int rm_state_send_report(struct rm_obj *prm, enum RM_EV_ID evid) +{ + u8 val8; + + + switch (evid) { + case RM_EV_state_in: + /* we have to issue report */ + if (prm->q.action_code == RM_ACT_RADIO_MEAS_REQ) { + switch (prm->q.m_type) { + case bcn_req: + issue_beacon_rep(prm); + break; + case ch_load_req: + case noise_histo_req: + issue_radio_meas_rep(prm); + break; + default: + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } + + } else if (prm->q.action_code == RM_ACT_LINK_MEAS_REQ) { + issue_link_meas_rep(prm); + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + + } else { + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } + + /* check repeat */ + if (prm->p.rpt) { + RTW_INFO("RM: rmid=%x repeat=%u/%u\n", + prm->rmid, prm->p.rpt, + prm->q.rpt); + prm->p.rpt--; + /* + * we recv meas_req, + * delay for a wihile and than meas again + */ + if (prm->poll_mode) + rm_set_clock(prm, RM_REPT_POLL_INTVL, + RM_EV_repeat_delay_expire); + else + rm_set_clock(prm, RM_REPT_SCAN_INTVL, + RM_EV_repeat_delay_expire); + return _SUCCESS; + } + /* we are done */ + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_repeat_delay_expire: + rm_state_goto(prm, RM_ST_DO_MEAS); + break; + case RM_EV_cancel: + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_state_out: + rm_cancel_clock(prm); + break; + default: + break; + } + return _SUCCESS; +} + +static int rm_state_recv_report(struct rm_obj *prm, enum RM_EV_ID evid) +{ + u8 val8; + + + switch (evid) { + case RM_EV_state_in: + /* we issue meas_req, got peer's meas report */ + switch (prm->p.action_code) { + case RM_ACT_RADIO_MEAS_REP: + /* check refuse, incapable and repeat */ + val8 = prm->p.m_mode; + if (val8) { + RTW_INFO("RM: rmid=%x peer reject (%s repeat=%d)\n", + prm->rmid, + val8|MEAS_REP_MOD_INCAP?"INCAP": + val8|MEAS_REP_MOD_REFUSE?"REFUSE": + val8|MEAS_REP_MOD_LATE?"LATE":"", + prm->p.rpt); + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } + break; + case RM_ACT_NB_REP_RESP: + /* report to upper layer if needing */ + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + default: + rm_state_goto(prm, RM_ST_END); + return _SUCCESS; + } + /* check repeat */ + if (prm->p.rpt) { + RTW_INFO("RM: rmid=%x repeat=%u/%u\n", + prm->rmid, prm->p.rpt, + prm->q.rpt); + prm->p.rpt--; + /* waitting more report */ + rm_state_goto(prm, RM_ST_WAIT_MEAS); + break; + } + /* we are done */ + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_cancel: + rm_state_goto(prm, RM_ST_END); + break; + case RM_EV_state_out: + rm_cancel_clock(prm); + break; + default: + break; + } + return _SUCCESS; +} + +static int rm_state_end(struct rm_obj *prm, enum RM_EV_ID evid) +{ + switch (evid) { + case RM_EV_state_in: + _rm_post_event(prm->psta->padapter, prm->rmid, RM_EV_state_out); + break; + + case RM_EV_cancel: + case RM_EV_state_out: + default: + rm_free_rmobj(prm); + break; + } + return _SUCCESS; +} + +struct fsm_state rm_fsm[] = { + {"RM_ST_IDLE", rm_state_idle}, + {"RM_ST_DO_MEAS", rm_state_do_meas}, + {"RM_ST_WAIT_MEAS", rm_state_wait_meas}, + {"RM_ST_SEND_REPORT", rm_state_send_report}, + {"RM_ST_RECV_REPORT", rm_state_recv_report}, + {"RM_ST_END", rm_state_end} +}; + +char *rm_state_name(enum RM_STATE state) +{ + return rm_fsm[state].name; +} + +char *rm_event_name(enum RM_EV_ID evid) +{ + switch(evid) { + case RM_EV_state_in: + return "RM_EV_state_in"; + case RM_EV_busy_timer_expire: + return "RM_EV_busy_timer_expire"; + case RM_EV_delay_timer_expire: + return "RM_EV_delay_timer_expire"; + case RM_EV_meas_timer_expire: + return "RM_EV_meas_timer_expire"; + case RM_EV_repeat_delay_expire: + return "RM_EV_repeat_delay_expire"; + case RM_EV_retry_timer_expire: + return "RM_EV_retry_timer_expire"; + case RM_EV_request_timer_expire: + return "RM_EV_request_timer_expire"; + case RM_EV_wait_report: + return "RM_EV_wait_report"; + case RM_EV_start_meas: + return "RM_EV_start_meas"; + case RM_EV_survey_done: + return "RM_EV_survey_done"; + case RM_EV_recv_rep: + return "RM_EV_recv_report"; + case RM_EV_cancel: + return "RM_EV_cancel"; + case RM_EV_state_out: + return "RM_EV_state_out"; + case RM_EV_max: + return "RM_EV_max"; + default: + return "RM_EV_unknown"; + } + return "UNKNOWN"; +} + +static void rm_state_initial(struct rm_obj *prm) +{ + prm->state = RM_ST_IDLE; + + RTW_INFO("\n"); + RTW_INFO("RM: rmid=%x %-18s -> %s\n",prm->rmid, + "new measurement", rm_fsm[prm->state].name); + + rm_post_event(prm->psta->padapter, prm->rmid, RM_EV_state_in); +} + +static void rm_state_run(struct rm_obj *prm, enum RM_EV_ID evid) +{ + RTW_INFO("RM: rmid=%x %-18s %s\n",prm->rmid, + rm_fsm[prm->state].name,rm_event_name(evid)); + + rm_fsm[prm->state].fsm_func(prm, evid); +} + +static void rm_state_goto(struct rm_obj *prm, enum RM_STATE rm_state) +{ + if (prm->state == rm_state) + return; + + rm_state_run(prm, RM_EV_state_out); + + RTW_INFO("\n"); + RTW_INFO("RM: rmid=%x %-18s -> %s\n",prm->rmid, + rm_fsm[prm->state].name, rm_fsm[rm_state].name); + + prm->state = rm_state; + rm_state_run(prm, RM_EV_state_in); +} +#endif /* CONFIG_RTW_80211K */ diff --git a/core/rtw_rm_util.c b/core/rtw_rm_util.c new file mode 100644 index 0000000..b0c2428 --- /dev/null +++ b/core/rtw_rm_util.c @@ -0,0 +1,501 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include +#ifdef CONFIG_RTW_80211K +#include "rtw_rm_fsm.h" +#include "rtw_rm_util.h" + +/* 802.11-2012 Table E-1 Operationg classes in United States */ +static RT_OPERATING_CLASS RTW_OP_CLASS_US[] = { + /* 0, OP_CLASS_NULL */ { 0, 0, {}}, + /* 1, OP_CLASS_1 */ {115, 4, {36, 40, 44, 48}}, + /* 2, OP_CLASS_2 */ {118, 4, {52, 56, 60, 64}}, + /* 3, OP_CLASS_3 */ {124, 4, {149, 153, 157, 161}}, + /* 4, OP_CLASS_4 */ {121, 11, {100, 104, 108, 112, 116, 120, 124, + 128, 132, 136, 140}}, + /* 5, OP_CLASS_5 */ {125, 5, {149, 153, 157, 161, 165}}, + /* 6, OP_CLASS_12 */ { 81, 11, {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11}} +}; + +u8 rm_get_ch_set( + struct rtw_ieee80211_channel *pch_set, u8 op_class, u8 ch_num) +{ + int i,j,sz; + u8 ch_amount = 0; + + + sz = sizeof(RTW_OP_CLASS_US)/sizeof(struct _RT_OPERATING_CLASS); + + if (ch_num != 0) { + pch_set[0].hw_value = ch_num; + ch_amount = 1; + RTW_INFO("RM: meas_ch->hw_value = %u\n", pch_set->hw_value); + goto done; + } + + for (i = 0; i < sz; i++) { + + if (RTW_OP_CLASS_US[i].global_op_class == op_class) { + + for (j = 0; j < RTW_OP_CLASS_US[i].Len; j++) { + pch_set[j].hw_value = + RTW_OP_CLASS_US[i].Channel[j]; + RTW_INFO("RM: meas_ch[%d].hw_value = %u\n", + j, pch_set[j].hw_value); + } + ch_amount = RTW_OP_CLASS_US[i].Len; + break; + } + } +done: + return ch_amount; +} + +u8 rm_get_ch_set_from_bcn_req_opt( + struct rtw_ieee80211_channel *pch_set, struct bcn_req_opt *opt) +{ + int i,j,k,sz; + struct _RT_OPERATING_CLASS *ap_ch_rpt; + u8 ch_amount = 0; + + k = 0; + for (i = 0; i < opt->ap_ch_rpt_num; i++) { + if (opt->ap_ch_rpt[i] == NULL) + break; + ap_ch_rpt = opt->ap_ch_rpt[i]; + for (j = 0; j < ap_ch_rpt->Len; j++) { + pch_set[k].hw_value = + ap_ch_rpt->Channel[j]; + RTW_INFO("RM: meas_ch[%d].hw_value = %u\n", + j, pch_set[k].hw_value); + k++; + } + } + return k; +} + +u8 rm_get_oper_class_via_ch(u8 ch) +{ + int i,j,sz; + + + sz = sizeof(RTW_OP_CLASS_US)/sizeof(struct _RT_OPERATING_CLASS); + + for (i = 0; i < sz; i++) { + for (j = 0; j < RTW_OP_CLASS_US[i].Len; j++) { + if ( ch == RTW_OP_CLASS_US[i].Channel[j]) { + RTW_INFO("RM: ch %u in oper_calss %u\n", + ch, RTW_OP_CLASS_US[i].global_op_class); + return RTW_OP_CLASS_US[i].global_op_class; + break; + } + } + } + return 0; +} + +int is_wildcard_bssid(u8 *bssid) +{ + int i; + u8 val8 = 0xff; + + + for (i=0;i<6;i++) + val8 &= bssid[i]; + + if (val8 == 0xff) + return _SUCCESS; + return _FALSE; +} + +u8 translate_dbm_to_rcpi(s8 SignalPower) +{ + /* RCPI = Int{(Power in dBm + 110)*2} for 0dBm > Power > -110dBm + * 0 : power <= -110.0 dBm + * 1 : power = -109.5 dBm + * 2 : power = -109.0 dBm + */ + return (SignalPower + 110)*2; +} + +u8 translate_percentage_to_rcpi(u32 SignalStrengthIndex) +{ + /* Translate to dBm (x=y-100) */ + return translate_dbm_to_rcpi(SignalStrengthIndex - 100); +} + +u8 rm_get_bcn_rcpi(struct rm_obj *prm, struct wlan_network *pnetwork) +{ + return translate_percentage_to_rcpi( + pnetwork->network.PhyInfo.SignalStrength); +} + +u8 rm_get_frame_rsni(struct rm_obj *prm, union recv_frame *pframe) +{ + int i; + u8 val8, snr, rx_num; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(prm->psta->padapter); + + if (IS_CCK_RATE((hw_rate_to_m_rate(pframe->u.hdr.attrib.data_rate)))) + val8 = 255; + else { + snr = rx_num = 0; + for (i = 0; i < hal_spec->rf_reg_path_num; i++) { + if (GET_HAL_RX_PATH_BMP(prm->psta->padapter) & BIT(i)) { + snr += pframe->u.hdr.attrib.phy_info.rx_snr[i]; + rx_num++; + } + } + snr = snr / rx_num; + val8 = (u8)(snr + 10)*2; + } + return val8; +} + +u8 rm_get_bcn_rsni(struct rm_obj *prm, struct wlan_network *pnetwork) +{ + int i; + u8 val8, snr, rx_num; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(prm->psta->padapter); + + if (pnetwork->network.PhyInfo.is_cck_rate) { + /* current HW doesn't have CCK RSNI */ + /* 255 indicates RSNI is unavailable */ + val8 = 255; + } else { + snr = rx_num = 0; + for (i = 0; i < hal_spec->rf_reg_path_num; i++) { + if (GET_HAL_RX_PATH_BMP(prm->psta->padapter) & BIT(i)) { + snr += pnetwork->network.PhyInfo.rx_snr[i]; + rx_num++; + } + } + snr = snr / rx_num; + val8 = (u8)(snr + 10)*2; + } + return val8; +} + +/* output: pwr (unit dBm) */ +int rm_get_tx_power(PADAPTER adapter, enum rf_path path, enum MGN_RATE rate, s8 *pwr) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int tx_num, band, bw, ch, n, rs; + u8 base; + s8 limt_offset = 127; /* max value of s8 */ + s8 rate_offset; + s8 powr_offset; + int rate_pos; + + + band = hal_data->current_band_type; + bw = hal_data->current_channel_bw; + ch = hal_data->current_channel; + + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + return -1; + + if (HAL_IsLegalChannel(adapter, ch) == _FALSE) { + RTW_INFO("Illegal channel!!\n"); + return -2; + } + + *pwr = phy_get_tx_power_final_absolute_value(adapter, path, rate, bw, ch); + + return 0; +} + +int rm_get_rx_sensitivity(PADAPTER adapter, enum channel_width bw, enum MGN_RATE rate, s8 *pwr) +{ + s8 rx_sensitivity = -110; + + switch(rate) { + case MGN_1M: + rx_sensitivity= -101; + break; + case MGN_2M: + rx_sensitivity= -98; + break; + case MGN_5_5M: + rx_sensitivity= -92; + break; + case MGN_11M: + rx_sensitivity= -89; + break; + case MGN_6M: + case MGN_9M: + case MGN_12M: + rx_sensitivity = -92; + break; + case MGN_18M: + rx_sensitivity = -90; + break; + case MGN_24M: + rx_sensitivity = -88; + break; + case MGN_36M: + rx_sensitivity = -84; + break; + case MGN_48M: + rx_sensitivity = -79; + break; + case MGN_54M: + rx_sensitivity = -78; + break; + + case MGN_MCS0: + case MGN_MCS8: + case MGN_MCS16: + case MGN_MCS24: + case MGN_VHT1SS_MCS0: + case MGN_VHT2SS_MCS0: + case MGN_VHT3SS_MCS0: + case MGN_VHT4SS_MCS0: + /* BW20 BPSK 1/2 */ + rx_sensitivity = -82; + break; + + case MGN_MCS1: + case MGN_MCS9: + case MGN_MCS17: + case MGN_MCS25: + case MGN_VHT1SS_MCS1: + case MGN_VHT2SS_MCS1: + case MGN_VHT3SS_MCS1: + case MGN_VHT4SS_MCS1: + /* BW20 QPSK 1/2 */ + rx_sensitivity = -79; + break; + + case MGN_MCS2: + case MGN_MCS10: + case MGN_MCS18: + case MGN_MCS26: + case MGN_VHT1SS_MCS2: + case MGN_VHT2SS_MCS2: + case MGN_VHT3SS_MCS2: + case MGN_VHT4SS_MCS2: + /* BW20 QPSK 3/4 */ + rx_sensitivity = -77; + break; + + case MGN_MCS3: + case MGN_MCS11: + case MGN_MCS19: + case MGN_MCS27: + case MGN_VHT1SS_MCS3: + case MGN_VHT2SS_MCS3: + case MGN_VHT3SS_MCS3: + case MGN_VHT4SS_MCS3: + /* BW20 16-QAM 1/2 */ + rx_sensitivity = -74; + break; + + case MGN_MCS4: + case MGN_MCS12: + case MGN_MCS20: + case MGN_MCS28: + case MGN_VHT1SS_MCS4: + case MGN_VHT2SS_MCS4: + case MGN_VHT3SS_MCS4: + case MGN_VHT4SS_MCS4: + /* BW20 16-QAM 3/4 */ + rx_sensitivity = -70; + break; + + case MGN_MCS5: + case MGN_MCS13: + case MGN_MCS21: + case MGN_MCS29: + case MGN_VHT1SS_MCS5: + case MGN_VHT2SS_MCS5: + case MGN_VHT3SS_MCS5: + case MGN_VHT4SS_MCS5: + /* BW20 64-QAM 2/3 */ + rx_sensitivity = -66; + break; + + case MGN_MCS6: + case MGN_MCS14: + case MGN_MCS22: + case MGN_MCS30: + case MGN_VHT1SS_MCS6: + case MGN_VHT2SS_MCS6: + case MGN_VHT3SS_MCS6: + case MGN_VHT4SS_MCS6: + /* BW20 64-QAM 3/4 */ + rx_sensitivity = -65; + break; + + case MGN_MCS7: + case MGN_MCS15: + case MGN_MCS23: + case MGN_MCS31: + case MGN_VHT1SS_MCS7: + case MGN_VHT2SS_MCS7: + case MGN_VHT3SS_MCS7: + case MGN_VHT4SS_MCS7: + /* BW20 64-QAM 5/6 */ + rx_sensitivity = -64; + break; + + case MGN_VHT1SS_MCS8: + case MGN_VHT2SS_MCS8: + case MGN_VHT3SS_MCS8: + case MGN_VHT4SS_MCS8: + /* BW20 256-QAM 3/4 */ + rx_sensitivity = -59; + break; + + case MGN_VHT1SS_MCS9: + case MGN_VHT2SS_MCS9: + case MGN_VHT3SS_MCS9: + case MGN_VHT4SS_MCS9: + /* BW20 256-QAM 5/6 */ + rx_sensitivity = -57; + break; + + default: + return -1; + break; + + } + + switch(bw) { + case CHANNEL_WIDTH_20: + break; + case CHANNEL_WIDTH_40: + rx_sensitivity -= 3; + break; + case CHANNEL_WIDTH_80: + rx_sensitivity -= 6; + break; + case CHANNEL_WIDTH_160: + rx_sensitivity -= 9; + break; + case CHANNEL_WIDTH_5: + case CHANNEL_WIDTH_10: + case CHANNEL_WIDTH_80_80: + default: + return -1; + break; + } + *pwr = rx_sensitivity; + + return 0; +} + +/* output: path_a max tx power in dBm */ +int rm_get_path_a_max_tx_power(_adapter *adapter, s8 *path_a) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int path, tx_num, band, bw, ch, n, rs; + u8 rate_num; + s8 max_pwr[RF_PATH_MAX], pwr; + + + band = hal_data->current_band_type; + bw = hal_data->current_channel_bw; + ch = hal_data->current_channel; + + for (path = 0; path < RF_PATH_MAX; path++) { + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + break; + + max_pwr[path] = -127; /* min value of s8 */ +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: [%s][%c]\n", band_str(band), rf_path_char(path)); +#endif + for (rs = 0; rs < RATE_SECTION_NUM; rs++) { + tx_num = rate_section_to_tx_num(rs); + + if (tx_num >= hal_spec->tx_nss_num) + continue; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + continue; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + continue; + + rate_num = rate_section_rate_num(rs); + + /* get power by rate in db */ + for (n = rate_num - 1; n >= 0; n--) { + pwr = phy_get_tx_power_final_absolute_value(adapter, path, rates_by_sections[rs].rates[n], bw, ch); + max_pwr[path] = MAX(max_pwr[path], pwr); +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: %9s = %2d\n", + MGN_RATE_STR(rates_by_sections[rs].rates[n]), pwr); +#endif + } + } + } +#if (RM_MORE_DBG_MSG) + RTW_INFO("RM: path_a max_pwr=%ddBm\n", max_pwr[0]); +#endif + *path_a = max_pwr[0]; + return 0; +} + +u8 rm_gen_dialog_token(_adapter *padapter) +{ + struct rm_priv *prmpriv = &(padapter->rmpriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + + do { + pmlmeinfo->dialogToken++; + } while (pmlmeinfo->dialogToken == 0); + + return pmlmeinfo->dialogToken; +} + +u8 rm_gen_meas_token(_adapter *padapter) +{ + struct rm_priv *prmpriv = &(padapter->rmpriv); + + do { + prmpriv->meas_token++; + } while (prmpriv->meas_token == 0); + + return prmpriv->meas_token; +} + +u32 rm_gen_rmid(_adapter *padapter, struct rm_obj *prm, u8 role) +{ + u32 rmid; + + if (prm->psta == NULL) + goto err; + + if (prm->q.diag_token == 0) + goto err; + + rmid = prm->psta->cmn.aid << 16 + | prm->q.diag_token << 8 + | role; + + return rmid; +err: + RTW_ERR("RM: unable to gen rmid\n"); + return 0; +} + +#endif /* CONFIG_RTW_80211K */ diff --git a/core/rtw_roch.c b/core/rtw_roch.c new file mode 100644 index 0000000..2674fe6 --- /dev/null +++ b/core/rtw_roch.c @@ -0,0 +1,591 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2020 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include + +#ifdef CONFIG_IOCTL_CFG80211 +u8 rtw_roch_stay_in_cur_chan(_adapter *padapter) +{ + int i; + _adapter *iface; + struct mlme_priv *pmlmepriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + u8 rst = _FALSE; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) { + pmlmepriv = &iface->mlmepriv; + + if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING | WIFI_UNDER_WPS | WIFI_UNDER_KEY_HANDSHAKE) == _TRUE) { + RTW_INFO(ADPT_FMT"- WIFI_UNDER_LINKING |WIFI_UNDER_WPS | WIFI_UNDER_KEY_HANDSHAKE (mlme state:0x%x)\n", + ADPT_ARG(iface), get_fwstate(&iface->mlmepriv)); + rst = _TRUE; + break; + } + #ifdef CONFIG_AP_MODE + if (MLME_IS_AP(iface) || MLME_IS_MESH(iface)) { + if (rtw_ap_sta_states_check(iface) == _TRUE) { + rst = _TRUE; + break; + } + } + #endif + } + } + + return rst; +} + +static int rtw_ro_ch_handler(_adapter *adapter, u8 *buf) +{ + int ret = H2C_SUCCESS; + struct rtw_roch_parm *roch_parm = (struct rtw_roch_parm *)buf; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(adapter); + struct roch_info *prochinfo = &adapter->rochinfo; +#ifdef CONFIG_CONCURRENT_MODE + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; +#endif + u8 ready_on_channel = _FALSE; + u8 remain_ch; + unsigned int duration; + + _enter_critical_mutex(&pwdev_priv->roch_mutex, NULL); + + if (rtw_cfg80211_get_is_roch(adapter) != _TRUE) + goto exit; + + remain_ch = (u8)ieee80211_frequency_to_channel(roch_parm->ch.center_freq); + duration = roch_parm->duration; + + RTW_INFO(FUNC_ADPT_FMT" ch:%u duration:%d, cookie:0x%llx\n" + , FUNC_ADPT_ARG(adapter), remain_ch, roch_parm->duration, roch_parm->cookie); + + if (roch_parm->wdev && roch_parm->cookie) { + if (prochinfo->ro_ch_wdev != roch_parm->wdev) { + RTW_WARN(FUNC_ADPT_FMT" ongoing wdev:%p, wdev:%p\n" + , FUNC_ADPT_ARG(adapter), prochinfo->ro_ch_wdev, roch_parm->wdev); + rtw_warn_on(1); + } + + if (prochinfo->remain_on_ch_cookie != roch_parm->cookie) { + RTW_WARN(FUNC_ADPT_FMT" ongoing cookie:0x%llx, cookie:0x%llx\n" + , FUNC_ADPT_ARG(adapter), prochinfo->remain_on_ch_cookie, roch_parm->cookie); + rtw_warn_on(1); + } + } + + if (rtw_roch_stay_in_cur_chan(adapter) == _TRUE) { + remain_ch = rtw_mi_get_union_chan(adapter); + RTW_INFO(FUNC_ADPT_FMT" stay in union ch:%d\n", FUNC_ADPT_ARG(adapter), remain_ch); + } + + #ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(adapter, MI_LINKED) && (0 != rtw_mi_get_union_chan(adapter))) { + if ((remain_ch != rtw_mi_get_union_chan(adapter)) && !check_fwstate(&adapter->mlmepriv, WIFI_ASOC_STATE)) { + if (remain_ch != pmlmeext->cur_channel + #ifdef RTW_ROCH_BACK_OP + || ATOMIC_READ(&pwdev_priv->switch_ch_to) == 1 + #endif + ) { + rtw_leave_opch(adapter); + + #ifdef RTW_ROCH_BACK_OP + RTW_INFO("%s, set switch ch timer, duration=%d\n", __func__, prochinfo->max_away_dur); + ATOMIC_SET(&pwdev_priv->switch_ch_to, 0); + /* remain_ch is not same as union channel. duration is max_away_dur to + * back to AP's channel. + */ + _set_timer(&prochinfo->ap_roch_ch_switch_timer, prochinfo->max_away_dur); + #endif + } + } + ready_on_channel = _TRUE; + } else + #endif /* CONFIG_CONCURRENT_MODE */ + { + if (remain_ch != rtw_get_oper_ch(adapter)) + ready_on_channel = _TRUE; + } + + if (ready_on_channel == _TRUE) { + #ifndef RTW_SINGLE_WIPHY + if (!check_fwstate(&adapter->mlmepriv, WIFI_ASOC_STATE)) + #endif + { + #ifdef CONFIG_CONCURRENT_MODE + if (rtw_get_oper_ch(adapter) != remain_ch) + #endif + { + /* if (!padapter->mlmepriv.LinkDetectInfo.bBusyTraffic) */ + set_channel_bwmode(adapter, remain_ch, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + } + } + } + + #ifdef CONFIG_BT_COEXIST + rtw_btcoex_ScanNotify(adapter, _TRUE); + #endif + + RTW_INFO("%s, set ro ch timer, duration=%d\n", __func__, duration); + _set_timer(&prochinfo->remain_on_ch_timer, duration); + +exit: + _exit_critical_mutex(&pwdev_priv->roch_mutex, NULL); + + return ret; +} + +static int rtw_cancel_ro_ch_handler(_adapter *padapter, u8 *buf) +{ + int ret = H2C_SUCCESS; + struct rtw_roch_parm *roch_parm = (struct rtw_roch_parm *)buf; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + struct roch_info *prochinfo = &padapter->rochinfo; + struct wireless_dev *wdev; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif + u8 ch, bw, offset; + + _enter_critical_mutex(&pwdev_priv->roch_mutex, NULL); + + if (rtw_cfg80211_get_is_roch(padapter) != _TRUE) + goto exit; + + if (roch_parm->wdev && roch_parm->cookie) { + if (prochinfo->ro_ch_wdev != roch_parm->wdev) { + RTW_WARN(FUNC_ADPT_FMT" ongoing wdev:%p, wdev:%p\n" + , FUNC_ADPT_ARG(padapter), prochinfo->ro_ch_wdev, roch_parm->wdev); + rtw_warn_on(1); + } + + if (prochinfo->remain_on_ch_cookie != roch_parm->cookie) { + RTW_WARN(FUNC_ADPT_FMT" ongoing cookie:0x%llx, cookie:0x%llx\n" + , FUNC_ADPT_ARG(padapter), prochinfo->remain_on_ch_cookie, roch_parm->cookie); + rtw_warn_on(1); + } + } + +#if defined(RTW_ROCH_BACK_OP) && defined(CONFIG_CONCURRENT_MODE) + _cancel_timer_ex(&prochinfo->ap_roch_ch_switch_timer); + ATOMIC_SET(&pwdev_priv->switch_ch_to, 1); +#endif + + if (rtw_mi_get_ch_setting_union(padapter, &ch, &bw, &offset) != 0) { + if (0) + RTW_INFO(FUNC_ADPT_FMT" back to linked/linking union - ch:%u, bw:%u, offset:%u\n", + FUNC_ADPT_ARG(padapter), ch, bw, offset); +#ifdef CONFIG_P2P + } else if (adapter_wdev_data(padapter)->p2p_enabled && pwdinfo->listen_channel) { + ch = pwdinfo->listen_channel; + bw = CHANNEL_WIDTH_20; + offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + if (0) + RTW_INFO(FUNC_ADPT_FMT" back to listen ch - ch:%u, bw:%u, offset:%u\n", + FUNC_ADPT_ARG(padapter), ch, bw, offset); +#endif + } else { + ch = prochinfo->restore_channel; + bw = CHANNEL_WIDTH_20; + offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + if (0) + RTW_INFO(FUNC_ADPT_FMT" back to restore ch - ch:%u, bw:%u, offset:%u\n", + FUNC_ADPT_ARG(padapter), ch, bw, offset); + } + + set_channel_bwmode(padapter, ch, offset, bw); + rtw_back_opch(padapter); +#ifdef CONFIG_P2P + rtw_p2p_set_state(pwdinfo, rtw_p2p_pre_state(pwdinfo)); +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, role=%d, p2p_state=%d\n", __func__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo)); +#endif +#endif + + wdev = prochinfo->ro_ch_wdev; + + rtw_cfg80211_set_is_roch(padapter, _FALSE); + prochinfo->ro_ch_wdev = NULL; + rtw_cfg80211_set_last_ro_ch_time(padapter); + + rtw_cfg80211_remain_on_channel_expired(wdev + , prochinfo->remain_on_ch_cookie + , &prochinfo->remain_on_ch_channel + , prochinfo->remain_on_ch_type, GFP_KERNEL); + + RTW_INFO("cfg80211_remain_on_channel_expired cookie:0x%llx\n" + , prochinfo->remain_on_ch_cookie); + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_ScanNotify(padapter, _FALSE); +#endif + +exit: + _exit_critical_mutex(&pwdev_priv->roch_mutex, NULL); + + return ret; +} + +static void rtw_ro_ch_timer_process(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + + rtw_cancel_roch_cmd(adapter, 0, NULL, 0); +} +#endif /* CONFIG_IOCTL_CFG80211 */ + +#if (defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE)) || defined(CONFIG_IOCTL_CFG80211) +s32 rtw_roch_wk_hdl(_adapter *padapter, int intCmdType, u8 *buf) +{ + int ret = H2C_SUCCESS; + + switch (intCmdType) { + +#ifdef CONFIG_IOCTL_CFG80211 + case ROCH_RO_CH_WK: + ret = rtw_ro_ch_handler(padapter, buf); + break; + case ROCH_CANCEL_RO_CH_WK: + ret = rtw_cancel_ro_ch_handler(padapter, buf); + break; +#endif + +#ifdef CONFIG_CONCURRENT_MODE + case ROCH_AP_ROCH_CH_SWITCH_PROCESS_WK: + rtw_concurrent_handler(padapter); + break; +#endif + + default: + rtw_warn_on(1); + break; + } + + return ret; +} + +static int get_roch_parm_size(struct rtw_roch_parm *roch_parm) +{ +#ifdef CONFIG_IOCTL_CFG80211 + return (roch_parm ? sizeof(*roch_parm) : 0); +#else + rtw_warn_on(roch_parm); + return 0; +#endif +} + +u8 rtw_roch_wk_cmd(_adapter *padapter, int intCmdType, struct rtw_roch_parm *roch_parm, u8 flags) +{ + struct cmd_obj *ph2c = NULL; + struct drvextra_cmd_parm *pdrvextra_cmd_parm = NULL; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct submit_ctx sctx; + u8 res = _SUCCESS; + + if (flags & RTW_CMDF_DIRECTLY) { + /* no need to enqueue, do the cmd hdl directly and free cmd parameter */ + if (H2C_SUCCESS != rtw_roch_wk_hdl(padapter, intCmdType, (u8 *)roch_parm)) + res = _FAIL; + goto free_parm; + } else { + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (!ph2c) { + res = _FAIL; + goto free_parm; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (!pdrvextra_cmd_parm) { + res = _FAIL; + goto free_parm; + } + + pdrvextra_cmd_parm->ec_id = ROCH_WK_CID; + pdrvextra_cmd_parm->type = intCmdType; + pdrvextra_cmd_parm->size = get_roch_parm_size(roch_parm); + pdrvextra_cmd_parm->pbuf = (u8 *)roch_parm; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + if (flags & RTW_CMDF_WAIT_ACK) { + ph2c->sctx = &sctx; + rtw_sctx_init(&sctx, 10 * 1000); + } + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + + if (res == _SUCCESS && (flags & RTW_CMDF_WAIT_ACK)) { + rtw_sctx_wait(&sctx, __func__); + _enter_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status == RTW_SCTX_SUBMITTED) + ph2c->sctx = NULL; + _exit_critical_mutex(&pcmdpriv->sctx_mutex, NULL); + if (sctx.status != RTW_SCTX_DONE_SUCCESS) + res = _FAIL; + } + } + + return res; + +free_parm: + if (roch_parm) + rtw_mfree((u8 *)roch_parm, get_roch_parm_size(roch_parm)); + if (ph2c) + rtw_mfree((u8 *)ph2c, sizeof(*ph2c)); + + return res; +} + +#ifdef CONFIG_CONCURRENT_MODE +void rtw_ap_roch_ch_switch_timer_process(void *ctx) +{ + _adapter *adapter = (_adapter *)ctx; +#ifdef CONFIG_IOCTL_CFG80211 + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(adapter); +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + ATOMIC_SET(&pwdev_priv->switch_ch_to, 1); +#endif + + rtw_roch_wk_cmd(adapter, ROCH_AP_ROCH_CH_SWITCH_PROCESS_WK, NULL, 0); +} + +static bool chk_need_stay_in_cur_chan(_adapter *padapter) +{ +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + + /* When CONFIG_FULL_CH_IN_P2P_HANDSHAKE is defined and the + * interface is in the P2P_STATE_GONEGO_OK state, do not let the + * interface switch to the listen channel, because the interface will + * switch to the OP channel after the GO negotiation is successful. + */ + if (padapter->registrypriv.full_ch_in_p2p_handshake == 1 && rtw_p2p_chk_state(pwdinfo , P2P_STATE_GONEGO_OK)) { + RTW_INFO("%s, No linked interface now, but go nego ok, do not back to listen channel\n", __func__); + return _TRUE; + } +#endif + + return _FALSE; +} + +static bool chk_driver_interface(_adapter *padapter, u8 driver_interface) +{ +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + + if (pwdinfo->driver_interface == driver_interface) + return _TRUE; +#elif defined(CONFIG_IOCTL_CFG80211) + if (driver_interface == DRIVER_CFG80211) + return _TRUE; +#endif + + return _FALSE; +} + +static u8 get_remain_ch(_adapter *padapter) +{ + struct roch_info *prochinfo = &padapter->rochinfo; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif + u8 remain_ch; + +#ifdef CONFIG_P2P + remain_ch = pwdinfo->listen_channel; +#elif defined(CONFIG_IOCTL_CFG80211) + if (chk_driver_interface(padapter, DRIVER_CFG80211)) + remain_ch = ieee80211_frequency_to_channel(prochinfo->remain_on_ch_channel.center_freq); + else + rtw_warn_on(1); +#endif + + return remain_ch; +} + +void rtw_concurrent_handler(_adapter *padapter) +{ +#ifdef CONFIG_IOCTL_CFG80211 + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); +#endif + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + struct roch_info *prochinfo = &padapter->rochinfo; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + u8 val8; +#endif + u8 remain_ch = get_remain_ch(padapter); + +#ifdef CONFIG_IOCTL_CFG80211 + if (chk_driver_interface(padapter, DRIVER_CFG80211) + && !rtw_cfg80211_get_is_roch(padapter)) + return; +#endif + + if (rtw_mi_check_status(padapter, MI_LINKED)) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + u8 union_bw = rtw_mi_get_union_bw(padapter); + u8 union_offset = rtw_mi_get_union_offset(padapter); + unsigned int duration; + + #ifdef CONFIG_P2P + pwdinfo->operating_channel = union_ch; + #endif + + if (chk_driver_interface(padapter, DRIVER_CFG80211)) { + #ifdef CONFIG_IOCTL_CFG80211 + _enter_critical_mutex(&pwdev_priv->roch_mutex, NULL); + + if (rtw_get_oper_ch(padapter) != union_ch) { + /* Current channel is not AP's channel - switching to AP's channel */ + RTW_INFO("%s, switch ch back to union=%u,%u, %u\n" + , __func__, union_ch, union_bw, union_offset); + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + rtw_back_opch(padapter); + + /* Now, the driver stays on AP's channel. We should stay on AP's + * channel for min_home_dur (duration) and next switch channel is + * listen channel. + */ + duration = prochinfo->min_home_dur; + } else { + /* Current channel is AP's channel - switching to listen channel */ + RTW_INFO("%s, switch ch to roch=%u\n" + , __func__, remain_ch); + rtw_leave_opch(padapter); + set_channel_bwmode(padapter, + remain_ch, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + + /* Now, the driver stays on listen channel. We should stay on listen + * channel for max_away_dur (duration) and next switch channel is AP's + * channel. + */ + duration = prochinfo->max_away_dur; + } + + /* set channel switch timer */ + ATOMIC_SET(&pwdev_priv->switch_ch_to, 0); + _set_timer(&prochinfo->ap_roch_ch_switch_timer, duration); + RTW_INFO("%s, set switch ch timer, duration=%d\n", __func__, duration); + + _exit_critical_mutex(&pwdev_priv->roch_mutex, NULL); + #endif + } + #ifdef CONFIG_P2P + else if (chk_driver_interface(padapter, DRIVER_WEXT)) { + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_IDLE)) { + /* Now, the driver stays on the AP's channel. */ + /* If the pwdinfo->ext_listen_period = 0, that means the P2P listen state is not available on listen channel. */ + if (pwdinfo->ext_listen_period > 0) { + RTW_INFO("[%s] P2P_STATE_IDLE, ext_listen_period = %d\n", __FUNCTION__, pwdinfo->ext_listen_period); + + if (union_ch != pwdinfo->listen_channel) { + rtw_leave_opch(padapter); + set_channel_bwmode(padapter, pwdinfo->listen_channel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + } + + rtw_p2p_set_state(pwdinfo, P2P_STATE_LISTEN); + + if (!rtw_mi_check_mlmeinfo_state(padapter, WIFI_FW_AP_STATE)) { + val8 = 1; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + } + /* Todo: To check the value of pwdinfo->ext_listen_period is equal to 0 or not. */ + _set_timer(&prochinfo->ap_roch_ch_switch_timer, pwdinfo->ext_listen_period); + } + + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_LISTEN) || + rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_FAIL) || + (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_ING) && pwdinfo->nego_req_info.benable == _FALSE) || + rtw_p2p_chk_state(pwdinfo, P2P_STATE_RX_PROVISION_DIS_REQ)) { + /* Now, the driver is in the listen state of P2P mode. */ + RTW_INFO("[%s] P2P_STATE_IDLE, ext_listen_interval = %d\n", __FUNCTION__, pwdinfo->ext_listen_interval); + + /* Commented by Albert 2012/11/01 */ + /* If the AP's channel is the same as the listen channel, we should still be in the listen state */ + /* Other P2P device is still able to find this device out even this device is in the AP's channel. */ + /* So, configure this device to be able to receive the probe request frame and set it to listen state. */ + if (union_ch != pwdinfo->listen_channel) { + + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + if (!rtw_mi_check_status(padapter, MI_AP_MODE)) { + val8 = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + } + rtw_p2p_set_state(pwdinfo, P2P_STATE_IDLE); + rtw_back_opch(padapter); + } + + /* Todo: To check the value of pwdinfo->ext_listen_interval is equal to 0 or not. */ + _set_timer(&prochinfo->ap_roch_ch_switch_timer, pwdinfo->ext_listen_interval); + + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_OK)) { + /* The driver had finished the P2P handshake successfully. */ + val8 = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + rtw_back_opch(padapter); + + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_TX_PROVISION_DIS_REQ)) { + val8 = 1; + set_channel_bwmode(padapter, pwdinfo->tx_prov_disc_info.peer_channel_num[0], HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + issue_probereq_p2p(padapter, NULL); + _set_timer(&pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT); + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_ING) && pwdinfo->nego_req_info.benable == _TRUE) { + val8 = 1; + set_channel_bwmode(padapter, pwdinfo->nego_req_info.peer_channel_num[0], HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + issue_probereq_p2p(padapter, NULL); + _set_timer(&pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT); + } else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_TX_INVITE_REQ) && pwdinfo->invitereq_info.benable == _TRUE) { + /* + val8 = 1; + set_channel_bwmode(padapter, , HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + issue_probereq_p2p(padapter, NULL); + _set_timer( &pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT ); + */ + } + } + #endif /* CONFIG_P2P */ + } else if (!chk_need_stay_in_cur_chan(padapter)) { + set_channel_bwmode(padapter, remain_ch, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + } +} +#endif /* CONFIG_CONCURRENT_MODE */ + +void rtw_init_roch_info(_adapter *padapter) +{ + struct roch_info *prochinfo = &padapter->rochinfo; + + _rtw_memset(prochinfo, 0x00, sizeof(struct roch_info)); + +#ifdef CONFIG_CONCURRENT_MODE + rtw_init_timer(&prochinfo->ap_roch_ch_switch_timer, padapter, rtw_ap_roch_ch_switch_timer_process, padapter); +#ifdef CONFIG_IOCTL_CFG80211 + prochinfo->min_home_dur = 1500; /* min duration for traffic, home_time */ + prochinfo->max_away_dur = 250; /* max acceptable away duration, home_away_time */ +#endif +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_init_timer(&prochinfo->remain_on_ch_timer, padapter, rtw_ro_ch_timer_process, padapter); +#endif +} +#endif /* (defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE)) || defined(CONFIG_IOCTL_CFG80211) */ \ No newline at end of file diff --git a/core/rtw_rson.c b/core/rtw_rson.c new file mode 100644 index 0000000..dba8fb7 --- /dev/null +++ b/core/rtw_rson.c @@ -0,0 +1,592 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program; if not, write to the Free Software Foundation, Inc., + * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA + * + * + ******************************************************************************/ +#define _RTW_RSON_C_ + +#include + +#ifdef CONFIG_RTW_REPEATER_SON + +/******** Custommize Part ***********************/ + +unsigned char RTW_RSON_OUI[] = {0xFA, 0xFA, 0xFA}; +#define RSON_SCORE_DIFF_TH 8 + +/* + Calculate the corresponding score. +*/ +inline u8 rtw_cal_rson_score(struct rtw_rson_struct *cand_rson_data, NDIS_802_11_RSSI Rssi) +{ + if ((cand_rson_data->hopcnt == RTW_RSON_HC_NOTREADY) + || (cand_rson_data->connectible == RTW_RSON_DENYCONNECT)) + return RTW_RSON_SCORE_NOTCNNT; + + return RTW_RSON_SCORE_MAX - (cand_rson_data->hopcnt * 10) + (Rssi/10); +} + +/*************************************************/ + + +static u8 rtw_rson_block_bssid_idx = 0; +u8 rtw_rson_block_bssid[10][6] = { + /*{0x02, 0xE0, 0x4C, 0x07, 0xC3, 0xF6}*/ +}; + +/* fake root, regard a real AP as a SO root */ +static u8 rtw_rson_root_bssid_idx = 0; +u8 rtw_rson_root_bssid[10][6] = { + /*{0x1c, 0x5f, 0x2b, 0x5a, 0x60, 0x24}*/ +}; + +int is_match_bssid(u8 *mac, u8 bssid_array[][6], int num) +{ + int i; + + for (i = 0; i < num; i++) + if (_rtw_memcmp(mac, bssid_array[i], 6) == _TRUE) + return _TRUE; + return _FALSE; +} + +void init_rtw_rson_data(struct dvobj_priv *dvobj) +{ + /*Aries todo. if pdvobj->rson_data.ver == 1 */ + dvobj->rson_data.ver = RTW_RSON_VER; + dvobj->rson_data.id = CONFIG_RTW_REPEATER_SON_ID; +#ifdef CONFIG_RTW_REPEATER_SON_ROOT + dvobj->rson_data.hopcnt = RTW_RSON_HC_ROOT; + dvobj->rson_data.connectible = RTW_RSON_ALLOWCONNECT; +#else + dvobj->rson_data.hopcnt = RTW_RSON_HC_NOTREADY; + dvobj->rson_data.connectible = RTW_RSON_DENYCONNECT; +#endif + dvobj->rson_data.loading = 0; + _rtw_memset(dvobj->rson_data.res, 0xAA, sizeof(dvobj->rson_data.res)); +} + +void rtw_rson_get_property_str(_adapter *padapter, char *rson_data_str) +{ + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + + sprintf(rson_data_str, "version : \t%d\nid : \t\t%08x\nhop count : \t%d\nconnectible : \t%s\nloading : \t%d\nreserve : \t%16ph\n", + pdvobj->rson_data.ver, + pdvobj->rson_data.id, + pdvobj->rson_data.hopcnt, + pdvobj->rson_data.connectible ? "connectable":"unconnectable", + pdvobj->rson_data.loading, + pdvobj->rson_data.res); +} + +int str2hexbuf(char *str, u8 *hexbuf, int len) +{ + u8 *p; + int i, slen, idx = 0; + + p = (unsigned char *)str; + if ((*p != '0') || (*(p+1) != 'x')) + return _FALSE; + slen = strlen(str); + if (slen > (len*2) + 2) + return _FALSE; + p += 2; + for (i = 0 ; i < len; i++, idx = idx+2) { + hexbuf[i] = key_2char2num(p[idx], p[idx + 1]); + if (slen <= idx+2) + break; + } + return _TRUE; +} + +int rtw_rson_set_property(_adapter *padapter, char *field, char *value) +{ + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + int num = 0; + + if (_rtw_memcmp(field, (u8 *)"ver", 3) == _TRUE) + pdvobj->rson_data.ver = rtw_atoi(value); + else if (_rtw_memcmp(field, (u8 *)"id", 2) == _TRUE) + num = sscanf(value, "%08x", &(pdvobj->rson_data.id)); + else if (_rtw_memcmp(field, (u8 *)"hc", 2) == _TRUE) + num = sscanf(value, "%hhu", &(pdvobj->rson_data.hopcnt)); + else if (_rtw_memcmp(field, (u8 *)"cnt", 3) == _TRUE) + num = sscanf(value, "%hhu", &(pdvobj->rson_data.connectible)); + else if (_rtw_memcmp(field, (u8 *)"loading", 2) == _TRUE) + num = sscanf(value, "%hhu", &(pdvobj->rson_data.loading)); + else if (_rtw_memcmp(field, (u8 *)"res", 2) == _TRUE) { + str2hexbuf(value, pdvobj->rson_data.res, 16); + return 1; + } else + return _FALSE; + return num; +} + +/* + return : TRUE -- competitor is taking advantage than condidate + FALSE -- we should continue keeping candidate +*/ +int rtw_rson_choose(struct wlan_network **candidate, struct wlan_network *competitor) +{ + s16 comp_score = 0, cand_score = 0; + struct rtw_rson_struct rson_cand, rson_comp; + + if (is_match_bssid(competitor->network.MacAddress, rtw_rson_block_bssid, rtw_rson_block_bssid_idx) == _TRUE) + return _FALSE; + + if ((competitor == NULL) + || (rtw_get_rson_struct(&(competitor->network), &rson_comp) != _TRUE) + || (rson_comp.id != CONFIG_RTW_REPEATER_SON_ID)) + return _FALSE; + + comp_score = rtw_cal_rson_score(&rson_comp, competitor->network.Rssi); + if (comp_score == RTW_RSON_SCORE_NOTCNNT) + return _FALSE; + + if (*candidate == NULL) + return _TRUE; + if (rtw_get_rson_struct(&((*candidate)->network), &rson_cand) != _TRUE) + return _FALSE; + + cand_score = rtw_cal_rson_score(&rson_cand, (*candidate)->network.Rssi); + RTW_INFO("%s: competitor_score=%d, candidate_score=%d\n", __func__, comp_score, cand_score); + if (comp_score - cand_score > RSON_SCORE_DIFF_TH) + return _TRUE; + + return _FALSE; +} + +inline u8 rtw_rson_varify_ie(u8 *p) +{ + u8 *ptr = NULL; + u8 ver; + u32 id; + u8 hopcnt; + u8 allcnnt; + + ptr = p + 2 + sizeof(RTW_RSON_OUI); + ver = *ptr; + + /* for (ver == 1) */ + if (ver != 1) + return _FALSE; + + return _TRUE; +} + +/* + Parsing RTK self-organization vendor IE +*/ +int rtw_get_rson_struct(WLAN_BSSID_EX *bssid, struct rtw_rson_struct *rson_data) +{ + sint limit = 0; + u32 len; + u8 *p; + + if ((rson_data == NULL) || (bssid == NULL)) + return -EINVAL; + + /* Default */ + rson_data->id = 0; + rson_data->ver = 0; + rson_data->hopcnt = 0; + rson_data->connectible = 0; + rson_data->loading = 0; + /* fake root */ + if (is_match_bssid(bssid->MacAddress, rtw_rson_root_bssid, rtw_rson_root_bssid_idx) == _TRUE) { + rson_data->id = CONFIG_RTW_REPEATER_SON_ID; + rson_data->ver = RTW_RSON_VER; + rson_data->hopcnt = RTW_RSON_HC_ROOT; + rson_data->connectible = RTW_RSON_ALLOWCONNECT; + rson_data->loading = 0; + return _TRUE; + } + limit = bssid->IELength - _BEACON_IE_OFFSET_; + + for (p = bssid->IEs + _BEACON_IE_OFFSET_; ; p += (len + 2)) { + p = rtw_get_ie(p, _VENDOR_SPECIFIC_IE_, &len, limit); + limit -= len; + if ((p == NULL) || (len == 0)) + break; + if (p && (_rtw_memcmp(p + 2, RTW_RSON_OUI, sizeof(RTW_RSON_OUI)) == _TRUE) + && rtw_rson_varify_ie(p)) { + p = p + 2 + sizeof(RTW_RSON_OUI); + rson_data->ver = *p; + /* for (ver == 1) */ + p = p + 1; + rson_data->id = le32_to_cpup((__le32 *)p); + p = p + 4; + rson_data->hopcnt = *p; + p = p + 1; + rson_data->connectible = *p; + p = p + 1; + rson_data->loading = *p; + + return _TRUE; + } + } + return -EBADMSG; +} + +u32 rtw_rson_append_ie(_adapter *padapter, unsigned char *pframe, u32 *len) +{ + u8 *ptr, *ori, ie_len = 0; + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); +/* static int iii = 0;*/ + + if ((!pdvobj) || (!pframe)) + return 0; + ptr = ori = pframe; + *ptr++ = _VENDOR_SPECIFIC_IE_; + *ptr++ = ie_len = sizeof(RTW_RSON_OUI)+sizeof(pdvobj->rson_data); + _rtw_memcpy(ptr, RTW_RSON_OUI, sizeof(RTW_RSON_OUI)); + ptr = ptr + sizeof(RTW_RSON_OUI); + *ptr++ = pdvobj->rson_data.ver; + *(s32 *)ptr = cpu_to_le32(pdvobj->rson_data.id); + ptr = ptr + sizeof(pdvobj->rson_data.id); + *ptr++ = pdvobj->rson_data.hopcnt; + *ptr++ = pdvobj->rson_data.connectible; + *ptr++ = pdvobj->rson_data.loading; + _rtw_memcpy(ptr, pdvobj->rson_data.res, sizeof(pdvobj->rson_data.res)); + pframe = ptr; +/* + iii = iii % 20; + if (iii++ == 0) + RTW_INFO("%s : RTW RSON IE : %20ph\n", __func__, ori); +*/ + *len += (ie_len+2); + return ie_len; + +} + +void rtw_rson_do_disconnect(_adapter *padapter) +{ + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); +#ifndef CONFIG_RTW_REPEATER_SON_ROOT + pdvobj->rson_data.ver = RTW_RSON_VER; + pdvobj->rson_data.id = CONFIG_RTW_REPEATER_SON_ID; + pdvobj->rson_data.hopcnt = RTW_RSON_HC_NOTREADY; + pdvobj->rson_data.connectible = RTW_RSON_DENYCONNECT; + pdvobj->rson_data.loading = 0; + #ifdef CONFIG_AP_MODE + rtw_mi_tx_beacon_hdl(padapter); + #endif +#endif +} + +void rtw_rson_join_done(_adapter *padapter) +{ + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + WLAN_BSSID_EX *cur_network = NULL; + struct rtw_rson_struct rson_data; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + if (!padapter->mlmepriv.cur_network_scanned) + return; + cur_network = &(padapter->mlmepriv.cur_network_scanned->network); + if (rtw_get_rson_struct(cur_network, &rson_data) != _TRUE) { + RTW_ERR("%s: try to join a improper network(%s)\n", __func__, cur_network->Ssid.Ssid); + return; + } + +#ifndef CONFIG_RTW_REPEATER_SON_ROOT + /* update rson_data */ + pdvobj->rson_data.ver = RTW_RSON_VER; + pdvobj->rson_data.id = rson_data.id; + pdvobj->rson_data.hopcnt = rson_data.hopcnt + 1; + pdvobj->rson_data.connectible = RTW_RSON_ALLOWCONNECT; + pdvobj->rson_data.loading = 0; + #ifdef CONFIG_AP_MODE + rtw_mi_tx_beacon_hdl(padapter); + #endif +#endif +} + +int rtw_rson_isupdate_roamcan(struct mlme_priv *mlme + , struct wlan_network **candidate, struct wlan_network *competitor) +{ + struct rtw_rson_struct rson_cand, rson_comp, rson_curr; + s16 comp_score, cand_score, curr_score; + + if ((competitor == NULL) + || (rtw_get_rson_struct(&(competitor->network), &rson_comp) != _TRUE) + || (rson_comp.id != CONFIG_RTW_REPEATER_SON_ID)) + return _FALSE; + + if (is_match_bssid(competitor->network.MacAddress, rtw_rson_block_bssid, rtw_rson_block_bssid_idx) == _TRUE) + return _FALSE; + + if ((!mlme->cur_network_scanned) + || (mlme->cur_network_scanned == competitor) + || (rtw_get_rson_struct(&(mlme->cur_network_scanned->network), &rson_curr)) != _TRUE) + return _FALSE; + + if (rtw_get_passing_time_ms((u32)competitor->last_scanned) >= mlme->roam_scanr_exp_ms) + return _FALSE; + + comp_score = rtw_cal_rson_score(&rson_comp, competitor->network.Rssi); + curr_score = rtw_cal_rson_score(&rson_curr, mlme->cur_network_scanned->network.Rssi); + if (comp_score - curr_score < RSON_SCORE_DIFF_TH) + return _FALSE; + + if (*candidate == NULL) + return _TRUE; + + if (rtw_get_rson_struct(&((*candidate)->network), &rson_cand) != _TRUE) { + RTW_ERR("%s : Unable to get rson_struct from candidate(%s -- " MAC_FMT")\n", + __func__, (*candidate)->network.Ssid.Ssid, MAC_ARG((*candidate)->network.MacAddress)); + return _FALSE; + } + cand_score = rtw_cal_rson_score(&rson_cand, (*candidate)->network.Rssi); + RTW_DBG("comp_score=%d , cand_score=%d , curr_score=%d\n", comp_score, cand_score, curr_score); + if (cand_score < comp_score) + return _TRUE; + +#if 0 /* Handle 11R protocol */ +#ifdef CONFIG_RTW_80211R + if (rtw_chk_ft_flags(adapter, RTW_FT_SUPPORTED)) { + ptmp = rtw_get_ie(&competitor->network.IEs[12], _MDIE_, &mdie_len, competitor->network.IELength-12); + if (ptmp) { + if (!_rtw_memcmp(&pftpriv->mdid, ptmp+2, 2)) + goto exit; + + /*The candidate don't support over-the-DS*/ + if (rtw_chk_ft_flags(adapter, RTW_FT_STA_OVER_DS_SUPPORTED)) { + if ((rtw_chk_ft_flags(adapter, RTW_FT_OVER_DS_SUPPORTED) && !(*(ptmp+4) & 0x01)) || + (!rtw_chk_ft_flags(adapter, RTW_FT_OVER_DS_SUPPORTED) && (*(ptmp+4) & 0x01))) { + RTW_INFO("FT: ignore the candidate(" MAC_FMT ") for over-the-DS\n", MAC_ARG(competitor->network.MacAddress)); + rtw_clr_ft_flags(adapter, RTW_FT_OVER_DS_SUPPORTED); + goto exit; + } + } + } else + goto exit; + } +#endif +#endif + return _FALSE; +} + +void rtw_rson_show_survey_info(struct seq_file *m, _list *plist, _list *phead) +{ + struct wlan_network *pnetwork = NULL; + struct rtw_rson_struct rson_data; + s16 rson_score; + u16 index = 0; + + RTW_PRINT_SEL(m, "%5s %-17s %3s %5s %14s %10s %-3s %5s %32s\n", "index", "bssid", "ch", "id", "hop_cnt", "loading", "RSSI", "score", "ssid"); + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (!pnetwork) + break; + + _rtw_memset(&rson_data, 0, sizeof(rson_data)); + rson_score = 0; + if (rtw_get_rson_struct(&(pnetwork->network), &rson_data) == _TRUE) + rson_score = rtw_cal_rson_score(&rson_data, pnetwork->network.Rssi); + RTW_PRINT_SEL(m, "%5d "MAC_FMT" %3d 0x%08x %6d %10d %6d %6d %32s\n", + ++index, + MAC_ARG(pnetwork->network.MacAddress), + pnetwork->network.Configuration.DSConfig, + rson_data.id, + rson_data.hopcnt, + rson_data.loading, + (int)pnetwork->network.Rssi, + rson_score, + pnetwork->network.Ssid.Ssid); + plist = get_next(plist); + } + +} + +/* + Description : As a AP role, We need to check the qualify of associating STA. + We also need to check if we are ready to be associated. + + return : TRUE -- AP REJECT this STA + FALSE -- AP ACCEPT this STA +*/ +u8 rtw_rson_ap_check_sta(_adapter *padapter, u8 *pframe, uint pkt_len, unsigned short ie_offset) +{ + struct wlan_network *pnetwork = NULL; + struct rtw_rson_struct rson_target; + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + int len = 0; + u8 ret = _FALSE; + u8 *p; + +#ifndef CONFIG_RTW_REPEATER_SON_ROOT + _rtw_memset(&rson_target, 0, sizeof(rson_target)); + for (p = pframe + WLAN_HDR_A3_LEN + ie_offset; ; p += (len + 2)) { + p = rtw_get_ie(p, _VENDOR_SPECIFIC_IE_, &len, pkt_len - WLAN_HDR_A3_LEN - ie_offset); + + if ((p == NULL) || (len == 0)) + break; + + if (p && (_rtw_memcmp(p + 2, RTW_RSON_OUI, sizeof(RTW_RSON_OUI)) == _TRUE) + && rtw_rson_varify_ie(p)) { + p = p + 2 + sizeof(RTW_RSON_OUI); + rson_target.ver = *p; + /* for (ver == 1) */ + p = p + 1; + rson_target.id = le32_to_cpup((__le32 *)p); + p = p + 4; + rson_target.hopcnt = *p; + p = p + 1; + rson_target.connectible = *p; + p = p + 1; + rson_target.loading = *p; + break; + } + } + + if (rson_target.id == 0) /* Normal STA, not a RSON STA */ + ret = _FALSE; + else if (rson_target.id != pdvobj->rson_data.id) { + ret = _TRUE; + RTW_INFO("%s : Reject AssoReq because RSON ID not match, STA=%08x, our=%08x\n", + __func__, rson_target.id, pdvobj->rson_data.id); + } else if ((pdvobj->rson_data.hopcnt == RTW_RSON_HC_NOTREADY) + || (pdvobj->rson_data.connectible == RTW_RSON_DENYCONNECT)) { + ret = _TRUE; + RTW_INFO("%s : Reject AssoReq becuase our hopcnt=%d or connectbile=%d\n", + __func__, pdvobj->rson_data.hopcnt, pdvobj->rson_data.connectible); + } +#endif + return ret; +} + +u8 rtw_rson_scan_wk_cmd(_adapter *padapter, int op) +{ + struct cmd_obj *ph2c; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + u8 *extra_cmd_buf; + u8 res = _SUCCESS; + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)ph2c, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + pdrvextra_cmd_parm->ec_id = RSON_SCAN_WK_CID; + pdrvextra_cmd_parm->type = op; + pdrvextra_cmd_parm->size = 0; + pdrvextra_cmd_parm->pbuf = NULL; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + + res = rtw_enqueue_cmd(pcmdpriv, ph2c); + +exit: + return res; + +} + +void rtw_rson_scan_cmd_hdl(_adapter *padapter, int op) +{ + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 val8; + + if (mlmeext_chk_scan_state(pmlmeext, SCAN_DISABLE) != _TRUE) + return; + if (op == RSON_SCAN_PROCESS) { + padapter->rtw_rson_scanstage = RSON_SCAN_PROCESS; + val8 = 0x1e; + rtw_hal_set_odm_var(padapter, HAL_ODM_INITIAL_GAIN, &val8, _FALSE); + val8 = 1; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + issue_probereq(padapter, NULL, NULL); + /* stop rson_scan after 100ms */ + _set_timer(&(pmlmeext->rson_scan_timer), 100); + } else if (op == RSON_SCAN_DISABLE) { + padapter->rtw_rson_scanstage = RSON_SCAN_DISABLE; + val8 = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_SITESURVEY, (u8 *)(&val8)); + val8 = 0xff; + rtw_hal_set_odm_var(padapter, HAL_ODM_INITIAL_GAIN, &val8, _FALSE); + /* report_surveydone_event(padapter);*/ + if (pmlmepriv->to_join == _TRUE) { + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) != _TRUE) { + int s_ret; + + set_fwstate(pmlmepriv, WIFI_UNDER_LINKING); + pmlmepriv->to_join = _FALSE; + s_ret = rtw_select_and_join_from_scanned_queue(pmlmepriv); + if (s_ret == _SUCCESS) + _set_timer(&pmlmepriv->assoc_timer, MAX_JOIN_TIMEOUT); + else if (s_ret == 2) { + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + rtw_indicate_connect(padapter); + } else { + RTW_INFO("try_to_join, but select scanning queue fail, to_roam:%d\n", rtw_to_roam(padapter)); + if (rtw_to_roam(padapter) != 0) { + if (rtw_dec_to_roam(padapter) == 0) { + rtw_set_to_roam(padapter, 0); + rtw_free_assoc_resources(padapter, _TRUE); + rtw_indicate_disconnect(padapter, 0, _FALSE); + } else + pmlmepriv->to_join = _TRUE; + } else + rtw_indicate_disconnect(padapter, 0, _FALSE); + _clr_fwstate_(pmlmepriv, WIFI_UNDER_LINKING); + } + } + } else { + if (rtw_chk_roam_flags(padapter, RTW_ROAM_ACTIVE)) { + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) + && check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + if (rtw_select_roaming_candidate(pmlmepriv) == _SUCCESS) { +#ifdef CONFIG_RTW_80211R + if (rtw_chk_ft_flags(padapter, RTW_FT_OVER_DS_SUPPORTED)) { + start_clnt_ft_action(adapter, (u8 *)pmlmepriv->roam_network->network.MacAddress); + } else { + /*wait a little time to retrieve packets buffered in the current ap while scan*/ + _set_timer(&pmlmeext->ft_roam_timer, 30); + } +#else + receive_disconnect(padapter, pmlmepriv->cur_network.network.MacAddress + , WLAN_REASON_ACTIVE_ROAM, _FALSE); +#endif + } + } + } + issue_action_BSSCoexistPacket(padapter); + issue_action_BSSCoexistPacket(padapter); + issue_action_BSSCoexistPacket(padapter); + } + } else { + RTW_ERR("%s : improper parameter -- op = %d\n", __func__, op); + } +} + +#endif /* CONFIG_RTW_REPEATER_SON */ diff --git a/core/rtw_sdio.c b/core/rtw_sdio.c new file mode 100644 index 0000000..cdadbaf --- /dev/null +++ b/core/rtw_sdio.c @@ -0,0 +1,157 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_SDIO_C_ + +#include /* struct dvobj_priv and etc. */ +#include /* RTW_SDIO_ADDR_CMD52_GEN */ + +/* + * Description: + * Use SDIO cmd52 or cmd53 to read/write data + * + * Parameters: + * d pointer of device object(struct dvobj_priv) + * addr SDIO address, 17 bits + * buf buffer for I/O + * len length + * write 0:read, 1:write + * cmd52 0:cmd52, 1:cmd53 + * + * Return: + * _SUCCESS I/O ok. + * _FAIL I/O fail. + */ +static u8 sdio_io(struct dvobj_priv *d, u32 addr, void *buf, size_t len, u8 write, u8 cmd52) +{ +#ifdef DBG_SDIO +#if (DBG_SDIO >= 3) + struct sdio_data *sdio; +#endif /* DBG_SDIO >= 3 */ +#endif /* DBG_SDIO */ + u32 addr_drv; /* address with driver defined bit */ + int err; + u8 retry = 0; + u8 stop_retry = _FALSE; /* flag for stopping retry or not */ + + +#ifdef DBG_SDIO +#if (DBG_SDIO >= 3) + sdio = &d->intf_data; +#endif /* DBG_SDIO >= 3 */ +#endif /* DBG_SDIO */ + + if (rtw_is_surprise_removed(dvobj_get_primary_adapter(d))) { + RTW_ERR("%s: bSurpriseRemoved, skip %s 0x%05x, %zu bytes\n", + __FUNCTION__, write?"write":"read", addr, len); + return _FAIL; + } + + addr_drv = addr; + if (cmd52) + addr_drv = RTW_SDIO_ADDR_CMD52_GEN(addr_drv); + + do { + if (write) + err = d->intf_ops->write(d, addr_drv, buf, len, 0); + else + err = d->intf_ops->read(d, addr_drv, buf, len, 0); + if (!err) { + if (retry) { + RTW_INFO("%s: Retry %s OK! addr=0x%05x %zu bytes, retry=%u,%u\n", + __FUNCTION__, write?"write":"read", + addr, len, retry, ATOMIC_READ(&d->continual_io_error)); + RTW_INFO_DUMP("Data: ", buf, len); + } + rtw_reset_continual_io_error(d); + break; + } + RTW_ERR("%s: %s FAIL! error(%d) addr=0x%05x %zu bytes, retry=%u,%u\n", + __FUNCTION__, write?"write":"read", err, addr, len, + retry, ATOMIC_READ(&d->continual_io_error)); + +#ifdef DBG_SDIO +#if (DBG_SDIO >= 3) + if (sdio->dbg_enable) { + if (sdio->err_test && sdio->err_test_triggered) + sdio->err_test = 0; + + if (sdio->err_stop) { + RTW_ERR("%s: I/O error! Set surprise remove flag ON!\n", + __FUNCTION__); + rtw_set_surprise_removed(dvobj_get_primary_adapter(d)); + return _FAIL; + } + } +#endif /* DBG_SDIO >= 3 */ +#endif /* DBG_SDIO */ + + retry++; + stop_retry = rtw_inc_and_chk_continual_io_error(d); + if ((err == -1) || (stop_retry == _TRUE) || (retry > SD_IO_TRY_CNT)) { + /* critical error, unrecoverable */ + RTW_ERR("%s: Fatal error! Set surprise remove flag ON! (retry=%u,%u)\n", + __FUNCTION__, retry, ATOMIC_READ(&d->continual_io_error)); + rtw_set_surprise_removed(dvobj_get_primary_adapter(d)); + return _FAIL; + } + + /* WLAN IOREG or SDIO Local */ + if ((addr & 0x10000) || !(addr & 0xE000)) { + RTW_WARN("%s: Retry %s addr=0x%05x %zu bytes, retry=%u,%u\n", + __FUNCTION__, write?"write":"read", addr, len, + retry, ATOMIC_READ(&d->continual_io_error)); + continue; + } + return _FAIL; + } while (1); + + return _SUCCESS; +} + +u8 rtw_sdio_read_cmd52(struct dvobj_priv *d, u32 addr, void *buf, size_t len) +{ + return sdio_io(d, addr, buf, len, 0, 1); +} + +u8 rtw_sdio_read_cmd53(struct dvobj_priv *d, u32 addr, void *buf, size_t len) +{ + return sdio_io(d, addr, buf, len, 0, 0); +} + +u8 rtw_sdio_write_cmd52(struct dvobj_priv *d, u32 addr, void *buf, size_t len) +{ + return sdio_io(d, addr, buf, len, 1, 1); +} + +u8 rtw_sdio_write_cmd53(struct dvobj_priv *d, u32 addr, void *buf, size_t len) +{ + return sdio_io(d, addr, buf, len, 1, 0); +} + +u8 rtw_sdio_f0_read(struct dvobj_priv *d, u32 addr, void *buf, size_t len) +{ + int err; + u8 ret; + + + ret = _SUCCESS; + addr = RTW_SDIO_ADDR_F0_GEN(addr); + + err = d->intf_ops->read(d, addr, buf, len, 0); + if (err) + ret = _FAIL; + + return ret; +} diff --git a/core/rtw_security.c b/core/rtw_security.c new file mode 100644 index 0000000..639e1e5 --- /dev/null +++ b/core/rtw_security.c @@ -0,0 +1,2872 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_SECURITY_C_ + +#include +#include + +static const char *_security_type_str[] = { + "N/A", + "WEP40", + "TKIP", + "TKIP_WM", + "AES", + "WEP104", + "SMS4", + "GCMP", +}; + +static const char *_security_type_bip_str[] = { + "BIP_CMAC_128", + "BIP_GMAC_128", + "BIP_GMAC_256", + "BIP_CMAC_256", +}; + +const char *security_type_str(u8 value) +{ +#ifdef CONFIG_IEEE80211W + if ((_BIP_MAX_ > value) && (value >= _BIP_CMAC_128_)) + return _security_type_bip_str[value & ~_SEC_TYPE_BIT_]; +#endif + + if (_CCMP_256_ == value) + return "CCMP_256"; + if (_GCMP_256_ == value) + return "GCMP_256"; + + if (_SEC_TYPE_MAX_ > value) + return _security_type_str[value]; + + return NULL; +} + +#ifdef CONFIG_IEEE80211W +u32 security_type_bip_to_gmcs(enum security_type type) +{ + switch (type) { + case _BIP_CMAC_128_: + return WPA_CIPHER_BIP_CMAC_128; + case _BIP_GMAC_128_: + return WPA_CIPHER_BIP_GMAC_128; + case _BIP_GMAC_256_: + return WPA_CIPHER_BIP_GMAC_256; + case _BIP_CMAC_256_: + return WPA_CIPHER_BIP_CMAC_256; + default: + return 0; + } +} +#endif + +#ifdef DBG_SW_SEC_CNT +#define WEP_SW_ENC_CNT_INC(sec, ra) do {\ + if (is_broadcast_mac_addr(ra)) \ + sec->wep_sw_enc_cnt_bc++; \ + else if (is_multicast_mac_addr(ra)) \ + sec->wep_sw_enc_cnt_mc++; \ + else \ + sec->wep_sw_enc_cnt_uc++; \ + } while (0) + +#define WEP_SW_DEC_CNT_INC(sec, ra) do {\ + if (is_broadcast_mac_addr(ra)) \ + sec->wep_sw_dec_cnt_bc++; \ + else if (is_multicast_mac_addr(ra)) \ + sec->wep_sw_dec_cnt_mc++; \ + else \ + sec->wep_sw_dec_cnt_uc++; \ + } while (0) + +#define TKIP_SW_ENC_CNT_INC(sec, ra) do {\ + if (is_broadcast_mac_addr(ra)) \ + sec->tkip_sw_enc_cnt_bc++; \ + else if (is_multicast_mac_addr(ra)) \ + sec->tkip_sw_enc_cnt_mc++; \ + else \ + sec->tkip_sw_enc_cnt_uc++; \ + } while (0) + +#define TKIP_SW_DEC_CNT_INC(sec, ra) do {\ + if (is_broadcast_mac_addr(ra)) \ + sec->tkip_sw_dec_cnt_bc++; \ + else if (is_multicast_mac_addr(ra)) \ + sec->tkip_sw_dec_cnt_mc++; \ + else \ + sec->tkip_sw_dec_cnt_uc++; \ + } while (0) + +#define AES_SW_ENC_CNT_INC(sec, ra) do {\ + if (is_broadcast_mac_addr(ra)) \ + sec->aes_sw_enc_cnt_bc++; \ + else if (is_multicast_mac_addr(ra)) \ + sec->aes_sw_enc_cnt_mc++; \ + else \ + sec->aes_sw_enc_cnt_uc++; \ + } while (0) + +#define AES_SW_DEC_CNT_INC(sec, ra) do {\ + if (is_broadcast_mac_addr(ra)) \ + sec->aes_sw_dec_cnt_bc++; \ + else if (is_multicast_mac_addr(ra)) \ + sec->aes_sw_dec_cnt_mc++; \ + else \ + sec->aes_sw_dec_cnt_uc++; \ + } while (0) + +#define GCMP_SW_ENC_CNT_INC(sec, ra) do {\ + if (is_broadcast_mac_addr(ra)) \ + sec->gcmp_sw_enc_cnt_bc++; \ + else if (is_multicast_mac_addr(ra)) \ + sec->gcmp_sw_enc_cnt_mc++; \ + else \ + sec->gcmp_sw_enc_cnt_uc++; \ + } while (0) + +#define GCMP_SW_DEC_CNT_INC(sec, ra) do {\ + if (is_broadcast_mac_addr(ra)) \ + sec->gcmp_sw_dec_cnt_bc++; \ + else if (is_multicast_mac_addr(ra)) \ + sec->gcmp_sw_dec_cnt_mc++; \ + else \ + sec->gcmp_sw_dec_cnt_uc++; \ + } while (0) +#else +#define WEP_SW_ENC_CNT_INC(sec, ra) +#define WEP_SW_DEC_CNT_INC(sec, ra) +#define TKIP_SW_ENC_CNT_INC(sec, ra) +#define TKIP_SW_DEC_CNT_INC(sec, ra) +#define AES_SW_ENC_CNT_INC(sec, ra) +#define AES_SW_DEC_CNT_INC(sec, ra) +#define GCMP_SW_ENC_CNT_INC(sec, ra) +#define GCMP_SW_DEC_CNT_INC(sec, ra) +#endif /* DBG_SW_SEC_CNT */ + +/* *****WEP related***** */ + +#define CRC32_POLY 0x04c11db7 + +struct arc4context { + u32 x; + u32 y; + u8 state[256]; +}; + + +static void arcfour_init(struct arc4context *parc4ctx, u8 *key, u32 key_len) +{ + u32 t, u; + u32 keyindex; + u32 stateindex; + u8 *state; + u32 counter; + state = parc4ctx->state; + parc4ctx->x = 0; + parc4ctx->y = 0; + for (counter = 0; counter < 256; counter++) + state[counter] = (u8)counter; + keyindex = 0; + stateindex = 0; + for (counter = 0; counter < 256; counter++) { + t = state[counter]; + stateindex = (stateindex + key[keyindex] + t) & 0xff; + u = state[stateindex]; + state[stateindex] = (u8)t; + state[counter] = (u8)u; + if (++keyindex >= key_len) + keyindex = 0; + } +} +static u32 arcfour_byte(struct arc4context *parc4ctx) +{ + u32 x; + u32 y; + u32 sx, sy; + u8 *state; + state = parc4ctx->state; + x = (parc4ctx->x + 1) & 0xff; + sx = state[x]; + y = (sx + parc4ctx->y) & 0xff; + sy = state[y]; + parc4ctx->x = x; + parc4ctx->y = y; + state[y] = (u8)sx; + state[x] = (u8)sy; + return state[(sx + sy) & 0xff]; +} + + +static void arcfour_encrypt(struct arc4context *parc4ctx, + u8 *dest, + u8 *src, + u32 len) +{ + u32 i; + for (i = 0; i < len; i++) + dest[i] = src[i] ^ (unsigned char)arcfour_byte(parc4ctx); +} + +static sint bcrc32initialized = 0; +static u32 crc32_table[256]; + + +static u8 crc32_reverseBit(u8 data) +{ + return (u8)((data << 7) & 0x80) | ((data << 5) & 0x40) | ((data << 3) & 0x20) | ((data << 1) & 0x10) | ((data >> 1) & 0x08) | ((data >> 3) & 0x04) | ((data >> 5) & 0x02) | (( + data >> 7) & 0x01) ; +} + +static void crc32_init(void) +{ + if (bcrc32initialized == 1) + goto exit; + else { + sint i, j; + u32 c; + u8 *p = (u8 *)&c, *p1; + u8 k; + + c = 0x12340000; + + for (i = 0; i < 256; ++i) { + k = crc32_reverseBit((u8)i); + for (c = ((u32)k) << 24, j = 8; j > 0; --j) + c = c & 0x80000000 ? (c << 1) ^ CRC32_POLY : (c << 1); + p1 = (u8 *)&crc32_table[i]; + + p1[0] = crc32_reverseBit(p[3]); + p1[1] = crc32_reverseBit(p[2]); + p1[2] = crc32_reverseBit(p[1]); + p1[3] = crc32_reverseBit(p[0]); + } + bcrc32initialized = 1; + } +exit: + return; +} + +static u32 getcrc32(u8 *buf, sint len) +{ + u8 *p; + u32 crc; + if (bcrc32initialized == 0) + crc32_init(); + + crc = 0xffffffff; /* preload shift register, per CRC-32 spec */ + + for (p = buf; len > 0; ++p, --len) + crc = crc32_table[(crc ^ *p) & 0xff] ^ (crc >> 8); + return ~crc; /* transmit complement, per CRC-32 spec */ +} + + +/* + Need to consider the fragment situation +*/ +void rtw_wep_encrypt(_adapter *padapter, u8 *pxmitframe) +{ + /* exclude ICV */ + + unsigned char crc[4]; + struct arc4context mycontext; + + sint curfragnum, length; + u32 keylength; + + u8 *pframe, *payload, *iv; /* ,*wepkey */ + u8 wepkey[16]; + u8 hw_hdr_offset = 0; + struct pkt_attrib *pattrib = &((struct xmit_frame *)pxmitframe)->attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + + + if (((struct xmit_frame *)pxmitframe)->buf_addr == NULL) + return; + +#ifdef CONFIG_USB_TX_AGGREGATION + hw_hdr_offset = TXDESC_SIZE + + (((struct xmit_frame *)pxmitframe)->pkt_offset * PACKET_OFFSET_SZ); +#else +#ifdef CONFIG_TX_EARLY_MODE + hw_hdr_offset = TXDESC_OFFSET + EARLY_MODE_INFO_SIZE; +#else + hw_hdr_offset = TXDESC_OFFSET; +#endif +#endif + + pframe = ((struct xmit_frame *)pxmitframe)->buf_addr + hw_hdr_offset; + + /* start to encrypt each fragment */ + if ((pattrib->encrypt == _WEP40_) || (pattrib->encrypt == _WEP104_)) { + keylength = psecuritypriv->dot11DefKeylen[psecuritypriv->dot11PrivacyKeyIndex]; + + for (curfragnum = 0; curfragnum < pattrib->nr_frags; curfragnum++) { + iv = pframe + pattrib->hdrlen; + _rtw_memcpy(&wepkey[0], iv, 3); + _rtw_memcpy(&wepkey[3], &psecuritypriv->dot11DefKey[psecuritypriv->dot11PrivacyKeyIndex].skey[0], keylength); + payload = pframe + pattrib->iv_len + pattrib->hdrlen; + + if ((curfragnum + 1) == pattrib->nr_frags) { + /* the last fragment */ + + length = pattrib->last_txcmdsz - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len; + + *((u32 *)crc) = cpu_to_le32(getcrc32(payload, length)); + + arcfour_init(&mycontext, wepkey, 3 + keylength); + arcfour_encrypt(&mycontext, payload, payload, length); + arcfour_encrypt(&mycontext, payload + length, crc, 4); + + } else { + length = pxmitpriv->frag_len - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len ; + *((u32 *)crc) = cpu_to_le32(getcrc32(payload, length)); + arcfour_init(&mycontext, wepkey, 3 + keylength); + arcfour_encrypt(&mycontext, payload, payload, length); + arcfour_encrypt(&mycontext, payload + length, crc, 4); + + pframe += pxmitpriv->frag_len; + pframe = (u8 *)RND4((SIZE_PTR)(pframe)); + + } + + } + + WEP_SW_ENC_CNT_INC(psecuritypriv, pattrib->ra); + } + + +} + +void rtw_wep_decrypt(_adapter *padapter, u8 *precvframe) +{ + /* exclude ICV */ + u8 crc[4]; + struct arc4context mycontext; + sint length; + u32 keylength; + u8 *pframe, *payload, *iv, wepkey[16]; + u8 keyindex; + struct rx_pkt_attrib *prxattrib = &(((union recv_frame *)precvframe)->u.hdr.attrib); + struct security_priv *psecuritypriv = &padapter->securitypriv; + + + pframe = (unsigned char *)((union recv_frame *)precvframe)->u.hdr.rx_data; + + /* start to decrypt recvframe */ + if ((prxattrib->encrypt == _WEP40_) || (prxattrib->encrypt == _WEP104_)) { + iv = pframe + prxattrib->hdrlen; + /* keyindex=(iv[3]&0x3); */ + keyindex = prxattrib->key_index; + keylength = psecuritypriv->dot11DefKeylen[keyindex]; + _rtw_memcpy(&wepkey[0], iv, 3); + /* _rtw_memcpy(&wepkey[3], &psecuritypriv->dot11DefKey[psecuritypriv->dot11PrivacyKeyIndex].skey[0],keylength); */ + _rtw_memcpy(&wepkey[3], &psecuritypriv->dot11DefKey[keyindex].skey[0], keylength); + length = ((union recv_frame *)precvframe)->u.hdr.len - prxattrib->hdrlen - prxattrib->iv_len; + + payload = pframe + prxattrib->iv_len + prxattrib->hdrlen; + + /* decrypt payload include icv */ + arcfour_init(&mycontext, wepkey, 3 + keylength); + arcfour_encrypt(&mycontext, payload, payload, length); + + /* calculate icv and compare the icv */ + *((u32 *)crc) = le32_to_cpu(getcrc32(payload, length - 4)); + + + WEP_SW_DEC_CNT_INC(psecuritypriv, prxattrib->ra); + } + + + return; + +} + +/* 3 =====TKIP related===== */ + +static u32 secmicgetuint32(u8 *p) +/* Convert from Byte[] to Us4Byte32 in a portable way */ +{ + s32 i; + u32 res = 0; + for (i = 0; i < 4; i++) + res |= ((u32)(*p++)) << (8 * i); + return res; +} + +static void secmicputuint32(u8 *p, u32 val) +/* Convert from Us4Byte32 to Byte[] in a portable way */ +{ + long i; + for (i = 0; i < 4; i++) { + *p++ = (u8)(val & 0xff); + val >>= 8; + } +} + +static void secmicclear(struct mic_data *pmicdata) +{ + /* Reset the state to the empty message. */ + pmicdata->L = pmicdata->K0; + pmicdata->R = pmicdata->K1; + pmicdata->nBytesInM = 0; + pmicdata->M = 0; +} + +void rtw_secmicsetkey(struct mic_data *pmicdata, u8 *key) +{ + /* Set the key */ + pmicdata->K0 = secmicgetuint32(key); + pmicdata->K1 = secmicgetuint32(key + 4); + /* and reset the message */ + secmicclear(pmicdata); +} + +void rtw_secmicappendbyte(struct mic_data *pmicdata, u8 b) +{ + /* Append the byte to our word-sized buffer */ + pmicdata->M |= ((unsigned long)b) << (8 * pmicdata->nBytesInM); + pmicdata->nBytesInM++; + /* Process the word if it is full. */ + if (pmicdata->nBytesInM >= 4) { + pmicdata->L ^= pmicdata->M; + pmicdata->R ^= ROL32(pmicdata->L, 17); + pmicdata->L += pmicdata->R; + pmicdata->R ^= ((pmicdata->L & 0xff00ff00) >> 8) | ((pmicdata->L & 0x00ff00ff) << 8); + pmicdata->L += pmicdata->R; + pmicdata->R ^= ROL32(pmicdata->L, 3); + pmicdata->L += pmicdata->R; + pmicdata->R ^= ROR32(pmicdata->L, 2); + pmicdata->L += pmicdata->R; + /* Clear the buffer */ + pmicdata->M = 0; + pmicdata->nBytesInM = 0; + } +} + +void rtw_secmicappend(struct mic_data *pmicdata, u8 *src, u32 nbytes) +{ + /* This is simple */ + while (nbytes > 0) { + rtw_secmicappendbyte(pmicdata, *src++); + nbytes--; + } +} + +void rtw_secgetmic(struct mic_data *pmicdata, u8 *dst) +{ + /* Append the minimum padding */ + rtw_secmicappendbyte(pmicdata, 0x5a); + rtw_secmicappendbyte(pmicdata, 0); + rtw_secmicappendbyte(pmicdata, 0); + rtw_secmicappendbyte(pmicdata, 0); + rtw_secmicappendbyte(pmicdata, 0); + /* and then zeroes until the length is a multiple of 4 */ + while (pmicdata->nBytesInM != 0) + rtw_secmicappendbyte(pmicdata, 0); + /* The appendByte function has already computed the result. */ + secmicputuint32(dst, pmicdata->L); + secmicputuint32(dst + 4, pmicdata->R); + /* Reset to the empty message. */ + secmicclear(pmicdata); +} + + +void rtw_seccalctkipmic(u8 *key, u8 *header, u8 *data, u32 data_len, u8 *mic_code, u8 pri) +{ + + struct mic_data micdata; + u8 priority[4] = {0x0, 0x0, 0x0, 0x0}; + rtw_secmicsetkey(&micdata, key); + priority[0] = pri; + + /* Michael MIC pseudo header: DA, SA, 3 x 0, Priority */ + if (header[1] & 1) { /* ToDS==1 */ + rtw_secmicappend(&micdata, &header[16], 6); /* DA */ + if (header[1] & 2) /* From Ds==1 */ + rtw_secmicappend(&micdata, &header[24], 6); + else + rtw_secmicappend(&micdata, &header[10], 6); + } else { /* ToDS==0 */ + rtw_secmicappend(&micdata, &header[4], 6); /* DA */ + if (header[1] & 2) /* From Ds==1 */ + rtw_secmicappend(&micdata, &header[16], 6); + else + rtw_secmicappend(&micdata, &header[10], 6); + + } + rtw_secmicappend(&micdata, &priority[0], 4); + + + rtw_secmicappend(&micdata, data, data_len); + + rtw_secgetmic(&micdata, mic_code); +} + + + + +/* macros for extraction/creation of unsigned char/unsigned short values */ +#define RotR1(v16) ((((v16) >> 1) & 0x7FFF) ^ (((v16) & 1) << 15)) +#define Lo8(v16) ((u8)((v16) & 0x00FF)) +#define Hi8(v16) ((u8)(((v16) >> 8) & 0x00FF)) +#define Lo16(v32) ((u16)((v32) & 0xFFFF)) +#define Hi16(v32) ((u16)(((v32) >> 16) & 0xFFFF)) +#define Mk16(hi, lo) ((lo) ^ (((u16)(hi)) << 8)) + +/* select the Nth 16-bit word of the temporal key unsigned char array TK[] */ +#define TK16(N) Mk16(tk[2*(N)+1], tk[2*(N)]) + +/* S-box lookup: 16 bits --> 16 bits */ +#define _S_(v16) (Sbox1[0][Lo8(v16)] ^ Sbox1[1][Hi8(v16)]) + +/* fixed algorithm "parameters" */ +#define PHASE1_LOOP_CNT 8 /* this needs to be "big enough" */ +#define TA_SIZE 6 /* 48-bit transmitter address */ +#define TK_SIZE 16 /* 128-bit temporal key */ +#define P1K_SIZE 10 /* 80-bit Phase1 key */ +#define RC4_KEY_SIZE 16 /* 128-bit RC4KEY (104 bits unknown) */ + + +/* 2-unsigned char by 2-unsigned char subset of the full AES S-box table */ +static const unsigned short Sbox1[2][256] = /* Sbox for hash (can be in ROM) */ +{ { + 0xC6A5, 0xF884, 0xEE99, 0xF68D, 0xFF0D, 0xD6BD, 0xDEB1, 0x9154, + 0x6050, 0x0203, 0xCEA9, 0x567D, 0xE719, 0xB562, 0x4DE6, 0xEC9A, + 0x8F45, 0x1F9D, 0x8940, 0xFA87, 0xEF15, 0xB2EB, 0x8EC9, 0xFB0B, + 0x41EC, 0xB367, 0x5FFD, 0x45EA, 0x23BF, 0x53F7, 0xE496, 0x9B5B, + 0x75C2, 0xE11C, 0x3DAE, 0x4C6A, 0x6C5A, 0x7E41, 0xF502, 0x834F, + 0x685C, 0x51F4, 0xD134, 0xF908, 0xE293, 0xAB73, 0x6253, 0x2A3F, + 0x080C, 0x9552, 0x4665, 0x9D5E, 0x3028, 0x37A1, 0x0A0F, 0x2FB5, + 0x0E09, 0x2436, 0x1B9B, 0xDF3D, 0xCD26, 0x4E69, 0x7FCD, 0xEA9F, + 0x121B, 0x1D9E, 0x5874, 0x342E, 0x362D, 0xDCB2, 0xB4EE, 0x5BFB, + 0xA4F6, 0x764D, 0xB761, 0x7DCE, 0x527B, 0xDD3E, 0x5E71, 0x1397, + 0xA6F5, 0xB968, 0x0000, 0xC12C, 0x4060, 0xE31F, 0x79C8, 0xB6ED, + 0xD4BE, 0x8D46, 0x67D9, 0x724B, 0x94DE, 0x98D4, 0xB0E8, 0x854A, + 0xBB6B, 0xC52A, 0x4FE5, 0xED16, 0x86C5, 0x9AD7, 0x6655, 0x1194, + 0x8ACF, 0xE910, 0x0406, 0xFE81, 0xA0F0, 0x7844, 0x25BA, 0x4BE3, + 0xA2F3, 0x5DFE, 0x80C0, 0x058A, 0x3FAD, 0x21BC, 0x7048, 0xF104, + 0x63DF, 0x77C1, 0xAF75, 0x4263, 0x2030, 0xE51A, 0xFD0E, 0xBF6D, + 0x814C, 0x1814, 0x2635, 0xC32F, 0xBEE1, 0x35A2, 0x88CC, 0x2E39, + 0x9357, 0x55F2, 0xFC82, 0x7A47, 0xC8AC, 0xBAE7, 0x322B, 0xE695, + 0xC0A0, 0x1998, 0x9ED1, 0xA37F, 0x4466, 0x547E, 0x3BAB, 0x0B83, + 0x8CCA, 0xC729, 0x6BD3, 0x283C, 0xA779, 0xBCE2, 0x161D, 0xAD76, + 0xDB3B, 0x6456, 0x744E, 0x141E, 0x92DB, 0x0C0A, 0x486C, 0xB8E4, + 0x9F5D, 0xBD6E, 0x43EF, 0xC4A6, 0x39A8, 0x31A4, 0xD337, 0xF28B, + 0xD532, 0x8B43, 0x6E59, 0xDAB7, 0x018C, 0xB164, 0x9CD2, 0x49E0, + 0xD8B4, 0xACFA, 0xF307, 0xCF25, 0xCAAF, 0xF48E, 0x47E9, 0x1018, + 0x6FD5, 0xF088, 0x4A6F, 0x5C72, 0x3824, 0x57F1, 0x73C7, 0x9751, + 0xCB23, 0xA17C, 0xE89C, 0x3E21, 0x96DD, 0x61DC, 0x0D86, 0x0F85, + 0xE090, 0x7C42, 0x71C4, 0xCCAA, 0x90D8, 0x0605, 0xF701, 0x1C12, + 0xC2A3, 0x6A5F, 0xAEF9, 0x69D0, 0x1791, 0x9958, 0x3A27, 0x27B9, + 0xD938, 0xEB13, 0x2BB3, 0x2233, 0xD2BB, 0xA970, 0x0789, 0x33A7, + 0x2DB6, 0x3C22, 0x1592, 0xC920, 0x8749, 0xAAFF, 0x5078, 0xA57A, + 0x038F, 0x59F8, 0x0980, 0x1A17, 0x65DA, 0xD731, 0x84C6, 0xD0B8, + 0x82C3, 0x29B0, 0x5A77, 0x1E11, 0x7BCB, 0xA8FC, 0x6DD6, 0x2C3A, + }, + + + { /* second half of table is unsigned char-reversed version of first! */ + 0xA5C6, 0x84F8, 0x99EE, 0x8DF6, 0x0DFF, 0xBDD6, 0xB1DE, 0x5491, + 0x5060, 0x0302, 0xA9CE, 0x7D56, 0x19E7, 0x62B5, 0xE64D, 0x9AEC, + 0x458F, 0x9D1F, 0x4089, 0x87FA, 0x15EF, 0xEBB2, 0xC98E, 0x0BFB, + 0xEC41, 0x67B3, 0xFD5F, 0xEA45, 0xBF23, 0xF753, 0x96E4, 0x5B9B, + 0xC275, 0x1CE1, 0xAE3D, 0x6A4C, 0x5A6C, 0x417E, 0x02F5, 0x4F83, + 0x5C68, 0xF451, 0x34D1, 0x08F9, 0x93E2, 0x73AB, 0x5362, 0x3F2A, + 0x0C08, 0x5295, 0x6546, 0x5E9D, 0x2830, 0xA137, 0x0F0A, 0xB52F, + 0x090E, 0x3624, 0x9B1B, 0x3DDF, 0x26CD, 0x694E, 0xCD7F, 0x9FEA, + 0x1B12, 0x9E1D, 0x7458, 0x2E34, 0x2D36, 0xB2DC, 0xEEB4, 0xFB5B, + 0xF6A4, 0x4D76, 0x61B7, 0xCE7D, 0x7B52, 0x3EDD, 0x715E, 0x9713, + 0xF5A6, 0x68B9, 0x0000, 0x2CC1, 0x6040, 0x1FE3, 0xC879, 0xEDB6, + 0xBED4, 0x468D, 0xD967, 0x4B72, 0xDE94, 0xD498, 0xE8B0, 0x4A85, + 0x6BBB, 0x2AC5, 0xE54F, 0x16ED, 0xC586, 0xD79A, 0x5566, 0x9411, + 0xCF8A, 0x10E9, 0x0604, 0x81FE, 0xF0A0, 0x4478, 0xBA25, 0xE34B, + 0xF3A2, 0xFE5D, 0xC080, 0x8A05, 0xAD3F, 0xBC21, 0x4870, 0x04F1, + 0xDF63, 0xC177, 0x75AF, 0x6342, 0x3020, 0x1AE5, 0x0EFD, 0x6DBF, + 0x4C81, 0x1418, 0x3526, 0x2FC3, 0xE1BE, 0xA235, 0xCC88, 0x392E, + 0x5793, 0xF255, 0x82FC, 0x477A, 0xACC8, 0xE7BA, 0x2B32, 0x95E6, + 0xA0C0, 0x9819, 0xD19E, 0x7FA3, 0x6644, 0x7E54, 0xAB3B, 0x830B, + 0xCA8C, 0x29C7, 0xD36B, 0x3C28, 0x79A7, 0xE2BC, 0x1D16, 0x76AD, + 0x3BDB, 0x5664, 0x4E74, 0x1E14, 0xDB92, 0x0A0C, 0x6C48, 0xE4B8, + 0x5D9F, 0x6EBD, 0xEF43, 0xA6C4, 0xA839, 0xA431, 0x37D3, 0x8BF2, + 0x32D5, 0x438B, 0x596E, 0xB7DA, 0x8C01, 0x64B1, 0xD29C, 0xE049, + 0xB4D8, 0xFAAC, 0x07F3, 0x25CF, 0xAFCA, 0x8EF4, 0xE947, 0x1810, + 0xD56F, 0x88F0, 0x6F4A, 0x725C, 0x2438, 0xF157, 0xC773, 0x5197, + 0x23CB, 0x7CA1, 0x9CE8, 0x213E, 0xDD96, 0xDC61, 0x860D, 0x850F, + 0x90E0, 0x427C, 0xC471, 0xAACC, 0xD890, 0x0506, 0x01F7, 0x121C, + 0xA3C2, 0x5F6A, 0xF9AE, 0xD069, 0x9117, 0x5899, 0x273A, 0xB927, + 0x38D9, 0x13EB, 0xB32B, 0x3322, 0xBBD2, 0x70A9, 0x8907, 0xA733, + 0xB62D, 0x223C, 0x9215, 0x20C9, 0x4987, 0xFFAA, 0x7850, 0x7AA5, + 0x8F03, 0xF859, 0x8009, 0x171A, 0xDA65, 0x31D7, 0xC684, 0xB8D0, + 0xC382, 0xB029, 0x775A, 0x111E, 0xCB7B, 0xFCA8, 0xD66D, 0x3A2C, + } +}; + +/* +********************************************************************** +* Routine: Phase 1 -- generate P1K, given TA, TK, IV32 +* +* Inputs: +* tk[] = temporal key [128 bits] +* ta[] = transmitter's MAC address [ 48 bits] +* iv32 = upper 32 bits of IV [ 32 bits] +* Output: +* p1k[] = Phase 1 key [ 80 bits] +* +* Note: +* This function only needs to be called every 2**16 packets, +* although in theory it could be called every packet. +* +********************************************************************** +*/ +static void phase1(u16 *p1k, const u8 *tk, const u8 *ta, u32 iv32) +{ + sint i; + /* Initialize the 80 bits of P1K[] from IV32 and TA[0..5] */ + p1k[0] = Lo16(iv32); + p1k[1] = Hi16(iv32); + p1k[2] = Mk16(ta[1], ta[0]); /* use TA[] as little-endian */ + p1k[3] = Mk16(ta[3], ta[2]); + p1k[4] = Mk16(ta[5], ta[4]); + + /* Now compute an unbalanced Feistel cipher with 80-bit block */ + /* size on the 80-bit block P1K[], using the 128-bit key TK[] */ + for (i = 0; i < PHASE1_LOOP_CNT ; i++) { + /* Each add operation here is mod 2**16 */ + p1k[0] += _S_(p1k[4] ^ TK16((i & 1) + 0)); + p1k[1] += _S_(p1k[0] ^ TK16((i & 1) + 2)); + p1k[2] += _S_(p1k[1] ^ TK16((i & 1) + 4)); + p1k[3] += _S_(p1k[2] ^ TK16((i & 1) + 6)); + p1k[4] += _S_(p1k[3] ^ TK16((i & 1) + 0)); + p1k[4] += (unsigned short)i; /* avoid "slide attacks" */ + } +} + + +/* +********************************************************************** +* Routine: Phase 2 -- generate RC4KEY, given TK, P1K, IV16 +* +* Inputs: +* tk[] = Temporal key [128 bits] +* p1k[] = Phase 1 output key [ 80 bits] +* iv16 = low 16 bits of IV counter [ 16 bits] +* Output: +* rc4key[] = the key used to encrypt the packet [128 bits] +* +* Note: +* The value {TA,IV32,IV16} for Phase1/Phase2 must be unique +* across all packets using the same key TK value. Then, for a +* given value of TK[], this TKIP48 construction guarantees that +* the final RC4KEY value is unique across all packets. +* +* Suggested implementation optimization: if PPK[] is "overlaid" +* appropriately on RC4KEY[], there is no need for the final +* for loop below that copies the PPK[] result into RC4KEY[]. +* +********************************************************************** +*/ +static void phase2(u8 *rc4key, const u8 *tk, const u16 *p1k, u16 iv16) +{ + sint i; + u16 PPK[6]; /* temporary key for mixing */ + /* Note: all adds in the PPK[] equations below are mod 2**16 */ + for (i = 0; i < 5; i++) + PPK[i] = p1k[i]; /* first, copy P1K to PPK */ + PPK[5] = p1k[4] + iv16; /* next, add in IV16 */ + + /* Bijective non-linear mixing of the 96 bits of PPK[0..5] */ + PPK[0] += _S_(PPK[5] ^ TK16(0)); /* Mix key in each "round" */ + PPK[1] += _S_(PPK[0] ^ TK16(1)); + PPK[2] += _S_(PPK[1] ^ TK16(2)); + PPK[3] += _S_(PPK[2] ^ TK16(3)); + PPK[4] += _S_(PPK[3] ^ TK16(4)); + PPK[5] += _S_(PPK[4] ^ TK16(5)); /* Total # S-box lookups == 6 */ + + /* Final sweep: bijective, "linear". Rotates kill LSB correlations */ + PPK[0] += RotR1(PPK[5] ^ TK16(6)); + PPK[1] += RotR1(PPK[0] ^ TK16(7)); /* Use all of TK[] in Phase2 */ + PPK[2] += RotR1(PPK[1]); + PPK[3] += RotR1(PPK[2]); + PPK[4] += RotR1(PPK[3]); + PPK[5] += RotR1(PPK[4]); + /* Note: At this point, for a given key TK[0..15], the 96-bit output */ + /* value PPK[0..5] is guaranteed to be unique, as a function */ + /* of the 96-bit "input" value {TA,IV32,IV16}. That is, P1K */ + /* is now a keyed permutation of {TA,IV32,IV16}. */ + + /* Set RC4KEY[0..3], which includes "cleartext" portion of RC4 key */ + rc4key[0] = Hi8(iv16); /* RC4KEY[0..2] is the WEP IV */ + rc4key[1] = (Hi8(iv16) | 0x20) & 0x7F; /* Help avoid weak (FMS) keys */ + rc4key[2] = Lo8(iv16); + rc4key[3] = Lo8((PPK[5] ^ TK16(0)) >> 1); + + + /* Copy 96 bits of PPK[0..5] to RC4KEY[4..15] (little-endian) */ + for (i = 0; i < 6; i++) { + rc4key[4 + 2 * i] = Lo8(PPK[i]); + rc4key[5 + 2 * i] = Hi8(PPK[i]); + } +} + + +/* The hlen isn't include the IV */ +u32 rtw_tkip_encrypt(_adapter *padapter, u8 *pxmitframe) +{ + /* exclude ICV */ + u16 pnl; + u32 pnh; + u8 rc4key[16]; + u8 ttkey[16]; + u8 crc[4]; + u8 hw_hdr_offset = 0; + struct arc4context mycontext; + sint curfragnum, length; + u32 prwskeylen; + + u8 *pframe, *payload, *iv, *prwskey; + union pn48 dot11txpn; + /* struct sta_info *stainfo; */ + struct pkt_attrib *pattrib = &((struct xmit_frame *)pxmitframe)->attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + u32 res = _SUCCESS; + + if (((struct xmit_frame *)pxmitframe)->buf_addr == NULL) + return _FAIL; + +#ifdef CONFIG_USB_TX_AGGREGATION + hw_hdr_offset = TXDESC_SIZE + + (((struct xmit_frame *)pxmitframe)->pkt_offset * PACKET_OFFSET_SZ); +#else +#ifdef CONFIG_TX_EARLY_MODE + hw_hdr_offset = TXDESC_OFFSET + EARLY_MODE_INFO_SIZE; +#else + hw_hdr_offset = TXDESC_OFFSET; +#endif +#endif + + pframe = ((struct xmit_frame *)pxmitframe)->buf_addr + hw_hdr_offset; + /* 4 start to encrypt each fragment */ + if (pattrib->encrypt == _TKIP_) { + + /* + if(pattrib->psta) + { + stainfo = pattrib->psta; + } + else + { + RTW_INFO("%s, call rtw_get_stainfo()\n", __func__); + stainfo=rtw_get_stainfo(&padapter->stapriv ,&pattrib->ra[0] ); + } + */ + /* if (stainfo!=NULL) */ + { + /* + if(!(stainfo->state &WIFI_ASOC_STATE)) + { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, stainfo->state); + return _FAIL; + } + */ + + if (IS_MCAST(pattrib->ra)) + prwskey = psecuritypriv->dot118021XGrpKey[psecuritypriv->dot118021XGrpKeyid].skey; + else { + /* prwskey=&stainfo->dot118021x_UncstKey.skey[0]; */ + prwskey = pattrib->dot118021x_UncstKey.skey; + } + + prwskeylen = 16; + + for (curfragnum = 0; curfragnum < pattrib->nr_frags; curfragnum++) { + iv = pframe + pattrib->hdrlen; + payload = pframe + pattrib->iv_len + pattrib->hdrlen; + + GET_TKIP_PN(iv, dot11txpn); + + pnl = (u16)(dot11txpn.val); + pnh = (u32)(dot11txpn.val >> 16); + + phase1((u16 *)&ttkey[0], prwskey, &pattrib->ta[0], pnh); + + phase2(&rc4key[0], prwskey, (u16 *)&ttkey[0], pnl); + + if ((curfragnum + 1) == pattrib->nr_frags) { /* 4 the last fragment */ + length = pattrib->last_txcmdsz - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len; + *((u32 *)crc) = cpu_to_le32(getcrc32(payload, length)); /* modified by Amy*/ + + arcfour_init(&mycontext, rc4key, 16); + arcfour_encrypt(&mycontext, payload, payload, length); + arcfour_encrypt(&mycontext, payload + length, crc, 4); + + } else { + length = pxmitpriv->frag_len - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len ; + *((u32 *)crc) = cpu_to_le32(getcrc32(payload, length)); /* modified by Amy*/ + arcfour_init(&mycontext, rc4key, 16); + arcfour_encrypt(&mycontext, payload, payload, length); + arcfour_encrypt(&mycontext, payload + length, crc, 4); + + pframe += pxmitpriv->frag_len; + pframe = (u8 *)RND4((SIZE_PTR)(pframe)); + + } + } + + TKIP_SW_ENC_CNT_INC(psecuritypriv, pattrib->ra); + } + /* + else{ + RTW_INFO("%s, psta==NUL\n", __func__); + res=_FAIL; + } + */ + + } + return res; + +} + + +/* The hlen isn't include the IV */ +u32 rtw_tkip_decrypt(_adapter *padapter, u8 *precvframe) +{ + /* exclude ICV */ + u16 pnl; + u32 pnh; + u8 rc4key[16]; + u8 ttkey[16]; + u8 crc[4]; + struct arc4context mycontext; + sint length; + u32 prwskeylen; + + u8 *pframe, *payload, *iv, *prwskey; + union pn48 dot11txpn; + struct sta_info *stainfo; + struct rx_pkt_attrib *prxattrib = &((union recv_frame *)precvframe)->u.hdr.attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + /* struct recv_priv *precvpriv=&padapter->recvpriv; */ + u32 res = _SUCCESS; + + + pframe = (unsigned char *)((union recv_frame *)precvframe)->u.hdr.rx_data; + + /* 4 start to decrypt recvframe */ + if (prxattrib->encrypt == _TKIP_) { + + stainfo = rtw_get_stainfo(&padapter->stapriv , &prxattrib->ta[0]); + if (stainfo != NULL) { + + if (IS_MCAST(prxattrib->ra)) { + static systime start = 0; + static u32 no_gkey_bc_cnt = 0; + static u32 no_gkey_mc_cnt = 0; + + if (psecuritypriv->binstallGrpkey == _FALSE) { + res = _FAIL; + + if (start == 0) + start = rtw_get_current_time(); + + if (is_broadcast_mac_addr(prxattrib->ra)) + no_gkey_bc_cnt++; + else + no_gkey_mc_cnt++; + + if (rtw_get_passing_time_ms(start) > 1000) { + if (no_gkey_bc_cnt || no_gkey_mc_cnt) { + RTW_PRINT(FUNC_ADPT_FMT" no_gkey_bc_cnt:%u, no_gkey_mc_cnt:%u\n", + FUNC_ADPT_ARG(padapter), no_gkey_bc_cnt, no_gkey_mc_cnt); + } + start = rtw_get_current_time(); + no_gkey_bc_cnt = 0; + no_gkey_mc_cnt = 0; + } + goto exit; + } + + if (no_gkey_bc_cnt || no_gkey_mc_cnt) { + RTW_PRINT(FUNC_ADPT_FMT" gkey installed. no_gkey_bc_cnt:%u, no_gkey_mc_cnt:%u\n", + FUNC_ADPT_ARG(padapter), no_gkey_bc_cnt, no_gkey_mc_cnt); + } + start = 0; + no_gkey_bc_cnt = 0; + no_gkey_mc_cnt = 0; + + /* RTW_INFO("rx bc/mc packets, to perform sw rtw_tkip_decrypt\n"); */ + /* prwskey = psecuritypriv->dot118021XGrpKey[psecuritypriv->dot118021XGrpKeyid].skey; */ + prwskey = psecuritypriv->dot118021XGrpKey[prxattrib->key_index].skey; + prwskeylen = 16; + } else { + prwskey = &stainfo->dot118021x_UncstKey.skey[0]; + prwskeylen = 16; + } + + iv = pframe + prxattrib->hdrlen; + payload = pframe + prxattrib->iv_len + prxattrib->hdrlen; + length = ((union recv_frame *)precvframe)->u.hdr.len - prxattrib->hdrlen - prxattrib->iv_len; + + GET_TKIP_PN(iv, dot11txpn); + + pnl = (u16)(dot11txpn.val); + pnh = (u32)(dot11txpn.val >> 16); + + phase1((u16 *)&ttkey[0], prwskey, &prxattrib->ta[0], pnh); + phase2(&rc4key[0], prwskey, (unsigned short *)&ttkey[0], pnl); + + /* 4 decrypt payload include icv */ + + arcfour_init(&mycontext, rc4key, 16); + arcfour_encrypt(&mycontext, payload, payload, length); + + *((u32 *)crc) = le32_to_cpu(getcrc32(payload, length - 4)); + + if (crc[3] != payload[length - 1] || crc[2] != payload[length - 2] || crc[1] != payload[length - 3] || crc[0] != payload[length - 4]) { + res = _FAIL; + } + + TKIP_SW_DEC_CNT_INC(psecuritypriv, prxattrib->ra); + } else { + res = _FAIL; + } + + } +exit: + return res; + +} + + +/* 3 =====AES related===== */ +#if (NEW_CRYPTO == 0) + +#define MAX_MSG_SIZE 2048 +/*****************************/ +/******** SBOX Table *********/ +/*****************************/ + +static u8 sbox_table[256] = { + 0x63, 0x7c, 0x77, 0x7b, 0xf2, 0x6b, 0x6f, 0xc5, + 0x30, 0x01, 0x67, 0x2b, 0xfe, 0xd7, 0xab, 0x76, + 0xca, 0x82, 0xc9, 0x7d, 0xfa, 0x59, 0x47, 0xf0, + 0xad, 0xd4, 0xa2, 0xaf, 0x9c, 0xa4, 0x72, 0xc0, + 0xb7, 0xfd, 0x93, 0x26, 0x36, 0x3f, 0xf7, 0xcc, + 0x34, 0xa5, 0xe5, 0xf1, 0x71, 0xd8, 0x31, 0x15, + 0x04, 0xc7, 0x23, 0xc3, 0x18, 0x96, 0x05, 0x9a, + 0x07, 0x12, 0x80, 0xe2, 0xeb, 0x27, 0xb2, 0x75, + 0x09, 0x83, 0x2c, 0x1a, 0x1b, 0x6e, 0x5a, 0xa0, + 0x52, 0x3b, 0xd6, 0xb3, 0x29, 0xe3, 0x2f, 0x84, + 0x53, 0xd1, 0x00, 0xed, 0x20, 0xfc, 0xb1, 0x5b, + 0x6a, 0xcb, 0xbe, 0x39, 0x4a, 0x4c, 0x58, 0xcf, + 0xd0, 0xef, 0xaa, 0xfb, 0x43, 0x4d, 0x33, 0x85, + 0x45, 0xf9, 0x02, 0x7f, 0x50, 0x3c, 0x9f, 0xa8, + 0x51, 0xa3, 0x40, 0x8f, 0x92, 0x9d, 0x38, 0xf5, + 0xbc, 0xb6, 0xda, 0x21, 0x10, 0xff, 0xf3, 0xd2, + 0xcd, 0x0c, 0x13, 0xec, 0x5f, 0x97, 0x44, 0x17, + 0xc4, 0xa7, 0x7e, 0x3d, 0x64, 0x5d, 0x19, 0x73, + 0x60, 0x81, 0x4f, 0xdc, 0x22, 0x2a, 0x90, 0x88, + 0x46, 0xee, 0xb8, 0x14, 0xde, 0x5e, 0x0b, 0xdb, + 0xe0, 0x32, 0x3a, 0x0a, 0x49, 0x06, 0x24, 0x5c, + 0xc2, 0xd3, 0xac, 0x62, 0x91, 0x95, 0xe4, 0x79, + 0xe7, 0xc8, 0x37, 0x6d, 0x8d, 0xd5, 0x4e, 0xa9, + 0x6c, 0x56, 0xf4, 0xea, 0x65, 0x7a, 0xae, 0x08, + 0xba, 0x78, 0x25, 0x2e, 0x1c, 0xa6, 0xb4, 0xc6, + 0xe8, 0xdd, 0x74, 0x1f, 0x4b, 0xbd, 0x8b, 0x8a, + 0x70, 0x3e, 0xb5, 0x66, 0x48, 0x03, 0xf6, 0x0e, + 0x61, 0x35, 0x57, 0xb9, 0x86, 0xc1, 0x1d, 0x9e, + 0xe1, 0xf8, 0x98, 0x11, 0x69, 0xd9, 0x8e, 0x94, + 0x9b, 0x1e, 0x87, 0xe9, 0xce, 0x55, 0x28, 0xdf, + 0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, + 0x41, 0x99, 0x2d, 0x0f, 0xb0, 0x54, 0xbb, 0x16 +}; + +/*****************************/ +/**** Function Prototypes ****/ +/*****************************/ + +static void bitwise_xor(u8 *ina, u8 *inb, u8 *out); +static void construct_mic_iv( + u8 *mic_header1, + sint qc_exists, + sint a4_exists, + u8 *mpdu, + uint payload_length, + u8 *pn_vector, + uint frtype);/* add for CONFIG_IEEE80211W, none 11w also can use */ +static void construct_mic_header1( + u8 *mic_header1, + sint header_length, + u8 *mpdu, + uint frtype);/* add for CONFIG_IEEE80211W, none 11w also can use */ +static void construct_mic_header2( + u8 *mic_header2, + u8 *mpdu, + sint a4_exists, + sint qc_exists); +static void construct_ctr_preload( + u8 *ctr_preload, + sint a4_exists, + sint qc_exists, + u8 *mpdu, + u8 *pn_vector, + sint c, + uint frtype);/* add for CONFIG_IEEE80211W, none 11w also can use */ +static void xor_128(u8 *a, u8 *b, u8 *out); +static void xor_32(u8 *a, u8 *b, u8 *out); +static u8 sbox(u8 a); +static void next_key(u8 *key, sint round); +static void byte_sub(u8 *in, u8 *out); +static void shift_row(u8 *in, u8 *out); +static void mix_column(u8 *in, u8 *out); +static void aes128k128d(u8 *key, u8 *data, u8 *ciphertext); + + +/****************************************/ +/* aes128k128d() */ +/* Performs a 128 bit AES encrypt with */ +/* 128 bit data. */ +/****************************************/ +static void xor_128(u8 *a, u8 *b, u8 *out) +{ + sint i; + for (i = 0; i < 16; i++) + out[i] = a[i] ^ b[i]; +} + + +static void xor_32(u8 *a, u8 *b, u8 *out) +{ + sint i; + for (i = 0; i < 4; i++) + out[i] = a[i] ^ b[i]; +} + + +static u8 sbox(u8 a) +{ + return sbox_table[(sint)a]; +} + + +static void next_key(u8 *key, sint round) +{ + u8 rcon; + u8 sbox_key[4]; + u8 rcon_table[12] = { + 0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80, + 0x1b, 0x36, 0x36, 0x36 + }; + sbox_key[0] = sbox(key[13]); + sbox_key[1] = sbox(key[14]); + sbox_key[2] = sbox(key[15]); + sbox_key[3] = sbox(key[12]); + + rcon = rcon_table[round]; + + xor_32(&key[0], sbox_key, &key[0]); + key[0] = key[0] ^ rcon; + + xor_32(&key[4], &key[0], &key[4]); + xor_32(&key[8], &key[4], &key[8]); + xor_32(&key[12], &key[8], &key[12]); +} + + +static void byte_sub(u8 *in, u8 *out) +{ + sint i; + for (i = 0; i < 16; i++) + out[i] = sbox(in[i]); +} + + +static void shift_row(u8 *in, u8 *out) +{ + out[0] = in[0]; + out[1] = in[5]; + out[2] = in[10]; + out[3] = in[15]; + out[4] = in[4]; + out[5] = in[9]; + out[6] = in[14]; + out[7] = in[3]; + out[8] = in[8]; + out[9] = in[13]; + out[10] = in[2]; + out[11] = in[7]; + out[12] = in[12]; + out[13] = in[1]; + out[14] = in[6]; + out[15] = in[11]; +} + + +static void mix_column(u8 *in, u8 *out) +{ + sint i; + u8 add1b[4]; + u8 add1bf7[4]; + u8 rotl[4]; + u8 swap_halfs[4]; + u8 andf7[4]; + u8 rotr[4]; + u8 temp[4]; + u8 tempb[4]; + for (i = 0 ; i < 4; i++) { + if ((in[i] & 0x80) == 0x80) + add1b[i] = 0x1b; + else + add1b[i] = 0x00; + } + + swap_halfs[0] = in[2]; /* Swap halfs */ + swap_halfs[1] = in[3]; + swap_halfs[2] = in[0]; + swap_halfs[3] = in[1]; + + rotl[0] = in[3]; /* Rotate left 8 bits */ + rotl[1] = in[0]; + rotl[2] = in[1]; + rotl[3] = in[2]; + + andf7[0] = in[0] & 0x7f; + andf7[1] = in[1] & 0x7f; + andf7[2] = in[2] & 0x7f; + andf7[3] = in[3] & 0x7f; + + for (i = 3; i > 0; i--) { /* logical shift left 1 bit */ + andf7[i] = andf7[i] << 1; + if ((andf7[i - 1] & 0x80) == 0x80) + andf7[i] = (andf7[i] | 0x01); + } + andf7[0] = andf7[0] << 1; + andf7[0] = andf7[0] & 0xfe; + + xor_32(add1b, andf7, add1bf7); + + xor_32(in, add1bf7, rotr); + + temp[0] = rotr[0]; /* Rotate right 8 bits */ + rotr[0] = rotr[1]; + rotr[1] = rotr[2]; + rotr[2] = rotr[3]; + rotr[3] = temp[0]; + + xor_32(add1bf7, rotr, temp); + xor_32(swap_halfs, rotl, tempb); + xor_32(temp, tempb, out); +} + + +static void aes128k128d(u8 *key, u8 *data, u8 *ciphertext) +{ + sint round; + sint i; + u8 intermediatea[16]; + u8 intermediateb[16]; + u8 round_key[16]; + for (i = 0; i < 16; i++) + round_key[i] = key[i]; + + for (round = 0; round < 11; round++) { + if (round == 0) { + xor_128(round_key, data, ciphertext); + next_key(round_key, round); + } else if (round == 10) { + byte_sub(ciphertext, intermediatea); + shift_row(intermediatea, intermediateb); + xor_128(intermediateb, round_key, ciphertext); + } else { /* 1 - 9 */ + byte_sub(ciphertext, intermediatea); + shift_row(intermediatea, intermediateb); + mix_column(&intermediateb[0], &intermediatea[0]); + mix_column(&intermediateb[4], &intermediatea[4]); + mix_column(&intermediateb[8], &intermediatea[8]); + mix_column(&intermediateb[12], &intermediatea[12]); + xor_128(intermediatea, round_key, ciphertext); + next_key(round_key, round); + } + } +} + + +/************************************************/ +/* construct_mic_iv() */ +/* Builds the MIC IV from header fields and PN */ +/* Baron think the function is construct CCM */ +/* nonce */ +/************************************************/ +static void construct_mic_iv( + u8 *mic_iv, + sint qc_exists, + sint a4_exists, + u8 *mpdu, + uint payload_length, + u8 *pn_vector, + uint frtype/* add for CONFIG_IEEE80211W, none 11w also can use */ +) +{ + sint i; + mic_iv[0] = 0x59; + if (qc_exists && a4_exists) + mic_iv[1] = mpdu[30] & 0x0f; /* QoS_TC */ + if (qc_exists && !a4_exists) + mic_iv[1] = mpdu[24] & 0x0f; /* mute bits 7-4 */ + if (!qc_exists) + mic_iv[1] = 0x00; +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) + /* 802.11w management frame should set management bit(4) */ + if (frtype == WIFI_MGT_TYPE) + mic_iv[1] |= BIT(4); +#endif + for (i = 2; i < 8; i++) + mic_iv[i] = mpdu[i + 8]; /* mic_iv[2:7] = A2[0:5] = mpdu[10:15] */ +#ifdef CONSISTENT_PN_ORDER + for (i = 8; i < 14; i++) + mic_iv[i] = pn_vector[i - 8]; /* mic_iv[8:13] = PN[0:5] */ +#else + for (i = 8; i < 14; i++) + mic_iv[i] = pn_vector[13 - i]; /* mic_iv[8:13] = PN[5:0] */ +#endif + mic_iv[14] = (unsigned char)(payload_length / 256); + mic_iv[15] = (unsigned char)(payload_length % 256); +} + + +/************************************************/ +/* construct_mic_header1() */ +/* Builds the first MIC header block from */ +/* header fields. */ +/* Build AAD SC,A1,A2 */ +/************************************************/ +static void construct_mic_header1( + u8 *mic_header1, + sint header_length, + u8 *mpdu, + uint frtype/* add for CONFIG_IEEE80211W, none 11w also can use */ +) +{ + mic_header1[0] = (u8)((header_length - 2) / 256); + mic_header1[1] = (u8)((header_length - 2) % 256); +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) + /* 802.11w management frame don't AND subtype bits 4,5,6 of frame control field */ + if (frtype == WIFI_MGT_TYPE) + mic_header1[2] = mpdu[0]; + else +#endif + mic_header1[2] = mpdu[0] & 0xcf; /* Mute CF poll & CF ack bits */ + + mic_header1[3] = mpdu[1] & 0xc7; /* Mute retry, more data and pwr mgt bits */ + mic_header1[4] = mpdu[4]; /* A1 */ + mic_header1[5] = mpdu[5]; + mic_header1[6] = mpdu[6]; + mic_header1[7] = mpdu[7]; + mic_header1[8] = mpdu[8]; + mic_header1[9] = mpdu[9]; + mic_header1[10] = mpdu[10]; /* A2 */ + mic_header1[11] = mpdu[11]; + mic_header1[12] = mpdu[12]; + mic_header1[13] = mpdu[13]; + mic_header1[14] = mpdu[14]; + mic_header1[15] = mpdu[15]; +} + + +/************************************************/ +/* construct_mic_header2() */ +/* Builds the last MIC header block from */ +/* header fields. */ +/************************************************/ +static void construct_mic_header2( + u8 *mic_header2, + u8 *mpdu, + sint a4_exists, + sint qc_exists +) +{ + sint i; + for (i = 0; i < 16; i++) + mic_header2[i] = 0x00; + + mic_header2[0] = mpdu[16]; /* A3 */ + mic_header2[1] = mpdu[17]; + mic_header2[2] = mpdu[18]; + mic_header2[3] = mpdu[19]; + mic_header2[4] = mpdu[20]; + mic_header2[5] = mpdu[21]; + + /* mic_header2[6] = mpdu[22] & 0xf0; SC */ + mic_header2[6] = 0x00; + mic_header2[7] = 0x00; /* mpdu[23]; */ + + + if (!qc_exists && a4_exists) { + for (i = 0; i < 6; i++) + mic_header2[8 + i] = mpdu[24 + i]; /* A4 */ + + } + + if (qc_exists && !a4_exists) { + mic_header2[8] = mpdu[24] & 0x0f; /* mute bits 15 - 4 */ + mic_header2[9] = mpdu[25] & 0x00; + } + + if (qc_exists && a4_exists) { + for (i = 0; i < 6; i++) + mic_header2[8 + i] = mpdu[24 + i]; /* A4 */ + + mic_header2[14] = mpdu[30] & 0x0f; + mic_header2[15] = mpdu[31] & 0x00; + } + +} + + +/************************************************/ +/* construct_mic_header2() */ +/* Builds the last MIC header block from */ +/* header fields. */ +/* Baron think the function is construct CCM */ +/* nonce */ +/************************************************/ +static void construct_ctr_preload( + u8 *ctr_preload, + sint a4_exists, + sint qc_exists, + u8 *mpdu, + u8 *pn_vector, + sint c, + uint frtype /* add for CONFIG_IEEE80211W, none 11w also can use */ +) +{ + sint i = 0; + for (i = 0; i < 16; i++) + ctr_preload[i] = 0x00; + i = 0; + + ctr_preload[0] = 0x01; /* flag */ + if (qc_exists && a4_exists) + ctr_preload[1] = mpdu[30] & 0x0f; /* QoC_Control */ + if (qc_exists && !a4_exists) + ctr_preload[1] = mpdu[24] & 0x0f; +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) + /* 802.11w management frame should set management bit(4) */ + if (frtype == WIFI_MGT_TYPE) + ctr_preload[1] |= BIT(4); +#endif + for (i = 2; i < 8; i++) + ctr_preload[i] = mpdu[i + 8]; /* ctr_preload[2:7] = A2[0:5] = mpdu[10:15] */ +#ifdef CONSISTENT_PN_ORDER + for (i = 8; i < 14; i++) + ctr_preload[i] = pn_vector[i - 8]; /* ctr_preload[8:13] = PN[0:5] */ +#else + for (i = 8; i < 14; i++) + ctr_preload[i] = pn_vector[13 - i]; /* ctr_preload[8:13] = PN[5:0] */ +#endif + ctr_preload[14] = (unsigned char)(c / 256); /* Ctr */ + ctr_preload[15] = (unsigned char)(c % 256); +} + + +/************************************/ +/* bitwise_xor() */ +/* A 128 bit, bitwise exclusive or */ +/************************************/ +static void bitwise_xor(u8 *ina, u8 *inb, u8 *out) +{ + sint i; + for (i = 0; i < 16; i++) + out[i] = ina[i] ^ inb[i]; +} + + +static sint aes_cipher(u8 *key, uint hdrlen, + u8 *pframe, uint plen) +{ + /* static unsigned char message[MAX_MSG_SIZE]; */ + uint qc_exists, a4_exists, i, j, payload_remainder, + num_blocks, payload_index; + + u8 pn_vector[6]; + u8 mic_iv[16]; + u8 mic_header1[16]; + u8 mic_header2[16]; + u8 ctr_preload[16]; + + /* Intermediate Buffers */ + u8 chain_buffer[16]; + u8 aes_out[16]; + u8 padded_buffer[16]; + u8 mic[8]; + /* uint offset = 0; */ + uint frtype = GetFrameType(pframe); + uint frsubtype = get_frame_sub_type(pframe); + + frsubtype = frsubtype >> 4; + + + _rtw_memset((void *)mic_iv, 0, 16); + _rtw_memset((void *)mic_header1, 0, 16); + _rtw_memset((void *)mic_header2, 0, 16); + _rtw_memset((void *)ctr_preload, 0, 16); + _rtw_memset((void *)chain_buffer, 0, 16); + _rtw_memset((void *)aes_out, 0, 16); + _rtw_memset((void *)padded_buffer, 0, 16); + + if ((hdrlen == WLAN_HDR_A3_LEN) || (hdrlen == WLAN_HDR_A3_QOS_LEN)) + a4_exists = 0; + else + a4_exists = 1; + + if ( + ((frtype | frsubtype) == WIFI_DATA_CFACK) || + ((frtype | frsubtype) == WIFI_DATA_CFPOLL) || + ((frtype | frsubtype) == WIFI_DATA_CFACKPOLL)) { + qc_exists = 1; + if (hdrlen != WLAN_HDR_A3_QOS_LEN && hdrlen != WLAN_HDR_A4_QOS_LEN) + hdrlen += 2; + } + /* add for CONFIG_IEEE80211W, none 11w also can use */ + else if ((frtype == WIFI_DATA) && + ((frsubtype == 0x08) || + (frsubtype == 0x09) || + (frsubtype == 0x0a) || + (frsubtype == 0x0b))) { + if (hdrlen != WLAN_HDR_A3_QOS_LEN && hdrlen != WLAN_HDR_A4_QOS_LEN) + hdrlen += 2; + qc_exists = 1; + } else + qc_exists = 0; + + pn_vector[0] = pframe[hdrlen]; + pn_vector[1] = pframe[hdrlen + 1]; + pn_vector[2] = pframe[hdrlen + 4]; + pn_vector[3] = pframe[hdrlen + 5]; + pn_vector[4] = pframe[hdrlen + 6]; + pn_vector[5] = pframe[hdrlen + 7]; + + construct_mic_iv( + mic_iv, + qc_exists, + a4_exists, + pframe, /* message, */ + plen, + pn_vector, + frtype /* add for CONFIG_IEEE80211W, none 11w also can use */ + ); + + construct_mic_header1( + mic_header1, + hdrlen, + pframe, /* message */ + frtype /* add for CONFIG_IEEE80211W, none 11w also can use */ + ); + construct_mic_header2( + mic_header2, + pframe, /* message, */ + a4_exists, + qc_exists + ); + + + payload_remainder = plen % 16; + num_blocks = plen / 16; + + /* Find start of payload */ + payload_index = (hdrlen + 8); + + /* Calculate MIC */ + aes128k128d(key, mic_iv, aes_out); + bitwise_xor(aes_out, mic_header1, chain_buffer); + aes128k128d(key, chain_buffer, aes_out); + bitwise_xor(aes_out, mic_header2, chain_buffer); + aes128k128d(key, chain_buffer, aes_out); + + for (i = 0; i < num_blocks; i++) { + bitwise_xor(aes_out, &pframe[payload_index], chain_buffer);/* bitwise_xor(aes_out, &message[payload_index], chain_buffer); */ + + payload_index += 16; + aes128k128d(key, chain_buffer, aes_out); + } + + /* Add on the final payload block if it needs padding */ + if (payload_remainder > 0) { + for (j = 0; j < 16; j++) + padded_buffer[j] = 0x00; + for (j = 0; j < payload_remainder; j++) { + padded_buffer[j] = pframe[payload_index++];/* padded_buffer[j] = message[payload_index++]; */ + } + bitwise_xor(aes_out, padded_buffer, chain_buffer); + aes128k128d(key, chain_buffer, aes_out); + + } + + for (j = 0 ; j < 8; j++) + mic[j] = aes_out[j]; + + /* Insert MIC into payload */ + for (j = 0; j < 8; j++) + pframe[payload_index + j] = mic[j]; /* message[payload_index+j] = mic[j]; */ + + payload_index = hdrlen + 8; + for (i = 0; i < num_blocks; i++) { + construct_ctr_preload( + ctr_preload, + a4_exists, + qc_exists, + pframe, /* message, */ + pn_vector, + i + 1, + frtype); /* add for CONFIG_IEEE80211W, none 11w also can use */ + aes128k128d(key, ctr_preload, aes_out); + bitwise_xor(aes_out, &pframe[payload_index], chain_buffer);/* bitwise_xor(aes_out, &message[payload_index], chain_buffer); */ + for (j = 0; j < 16; j++) + pframe[payload_index++] = chain_buffer[j];/* for (j=0; j<16;j++) message[payload_index++] = chain_buffer[j]; */ + } + + if (payload_remainder > 0) { /* If there is a short final block, then pad it,*/ + /* encrypt it and copy the unpadded part back */ + construct_ctr_preload( + ctr_preload, + a4_exists, + qc_exists, + pframe, /* message, */ + pn_vector, + num_blocks + 1, + frtype); /* add for CONFIG_IEEE80211W, none 11w also can use */ + + for (j = 0; j < 16; j++) + padded_buffer[j] = 0x00; + for (j = 0; j < payload_remainder; j++) { + padded_buffer[j] = pframe[payload_index + j]; /* padded_buffer[j] = message[payload_index+j]; */ + } + aes128k128d(key, ctr_preload, aes_out); + bitwise_xor(aes_out, padded_buffer, chain_buffer); + for (j = 0; j < payload_remainder; j++) + pframe[payload_index++] = chain_buffer[j];/* for (j=0; jattrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + sint curfragnum, plen; + u32 prwskeylen; + u8 *pframe; + u8 *prwskey; + u8 hw_hdr_offset = 0; + + u32 res = _SUCCESS; + + if (((struct xmit_frame *)pxmitframe)->buf_addr == NULL) + return _FAIL; + +#ifdef CONFIG_USB_TX_AGGREGATION + hw_hdr_offset = TXDESC_SIZE + + (((struct xmit_frame *)pxmitframe)->pkt_offset * PACKET_OFFSET_SZ); +#else +#ifdef CONFIG_TX_EARLY_MODE + hw_hdr_offset = TXDESC_OFFSET + EARLY_MODE_INFO_SIZE; +#else + hw_hdr_offset = TXDESC_OFFSET; +#endif +#endif + + pframe = ((struct xmit_frame *)pxmitframe)->buf_addr + hw_hdr_offset; + + /* start to encrypt each fragment */ + if ((pattrib->encrypt == _AES_) || + (pattrib->encrypt == _CCMP_256_)) { + + if (IS_MCAST(pattrib->ra)) + prwskey = psecuritypriv->dot118021XGrpKey[psecuritypriv->dot118021XGrpKeyid].skey; + else { + prwskey = pattrib->dot118021x_UncstKey.skey; + } + +#ifdef CONFIG_TDLS + { + /* Swencryption */ + struct sta_info *ptdls_sta; + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, &pattrib->dst[0]); + if ((ptdls_sta != NULL) && (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE)) { + RTW_INFO("[%s] for tdls link\n", __FUNCTION__); + prwskey = &ptdls_sta->tpk.tk[0]; + } + } +#endif /* CONFIG_TDLS */ + + prwskeylen = (pattrib->encrypt == _CCMP_256_) ? 32 : 16; + + for (curfragnum = 0; curfragnum < pattrib->nr_frags; curfragnum++) { + + if ((curfragnum + 1) == pattrib->nr_frags) { /* the last fragment */ + plen = pattrib->last_txcmdsz - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len; + + _rtw_ccmp_encrypt(padapter, prwskey, prwskeylen, pattrib->hdrlen, pframe, plen); + } else { + plen = pxmitpriv->frag_len - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len; + + _rtw_ccmp_encrypt(padapter, prwskey, prwskeylen, pattrib->hdrlen, pframe, plen); + pframe += pxmitpriv->frag_len; + pframe = (u8 *)RND4((SIZE_PTR)(pframe)); + + } + } + + AES_SW_ENC_CNT_INC(psecuritypriv, pattrib->ra); + + } + + + + return res; +} +#else +u32 rtw_aes_encrypt(_adapter *padapter, u8 *pxmitframe) +{ + /* exclude ICV */ + + + /*static*/ + /* unsigned char message[MAX_MSG_SIZE]; */ + + /* Intermediate Buffers */ + sint curfragnum, length; + u32 prwskeylen; + u8 *pframe, *prwskey; /* , *payload,*iv */ + u8 hw_hdr_offset = 0; + /* struct sta_info *stainfo=NULL; */ + struct pkt_attrib *pattrib = &((struct xmit_frame *)pxmitframe)->attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + /* uint offset = 0; */ + u32 res = _SUCCESS; + + if (((struct xmit_frame *)pxmitframe)->buf_addr == NULL) + return _FAIL; + +#ifdef CONFIG_USB_TX_AGGREGATION + hw_hdr_offset = TXDESC_SIZE + + (((struct xmit_frame *)pxmitframe)->pkt_offset * PACKET_OFFSET_SZ); +#else +#ifdef CONFIG_TX_EARLY_MODE + hw_hdr_offset = TXDESC_OFFSET + EARLY_MODE_INFO_SIZE; +#else + hw_hdr_offset = TXDESC_OFFSET; +#endif +#endif + + pframe = ((struct xmit_frame *)pxmitframe)->buf_addr + hw_hdr_offset; + + /* 4 start to encrypt each fragment */ + if ((pattrib->encrypt == _AES_)) { + /* + if(pattrib->psta) + { + stainfo = pattrib->psta; + } + else + { + RTW_INFO("%s, call rtw_get_stainfo()\n", __func__); + stainfo=rtw_get_stainfo(&padapter->stapriv ,&pattrib->ra[0] ); + } + */ + /* if (stainfo!=NULL) */ + { + /* + if(!(stainfo->state &WIFI_ASOC_STATE)) + { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, stainfo->state); + return _FAIL; + } + */ + + if (IS_MCAST(pattrib->ra)) + prwskey = psecuritypriv->dot118021XGrpKey[psecuritypriv->dot118021XGrpKeyid].skey; + else { + /* prwskey=&stainfo->dot118021x_UncstKey.skey[0]; */ + prwskey = pattrib->dot118021x_UncstKey.skey; + } + +#ifdef CONFIG_TDLS + { + /* Swencryption */ + struct sta_info *ptdls_sta; + ptdls_sta = rtw_get_stainfo(&padapter->stapriv , &pattrib->dst[0]); + if ((ptdls_sta != NULL) && (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE)) { + RTW_INFO("[%s] for tdls link\n", __FUNCTION__); + prwskey = &ptdls_sta->tpk.tk[0]; + } + } +#endif /* CONFIG_TDLS */ + + prwskeylen = 16; + + for (curfragnum = 0; curfragnum < pattrib->nr_frags; curfragnum++) { + + if ((curfragnum + 1) == pattrib->nr_frags) { /* 4 the last fragment */ + length = pattrib->last_txcmdsz - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len; + + aes_cipher(prwskey, pattrib->hdrlen, pframe, length); + } else { + length = pxmitpriv->frag_len - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len ; + + aes_cipher(prwskey, pattrib->hdrlen, pframe, length); + pframe += pxmitpriv->frag_len; + pframe = (u8 *)RND4((SIZE_PTR)(pframe)); + + } + } + + AES_SW_ENC_CNT_INC(psecuritypriv, pattrib->ra); + } + /* + else{ + RTW_INFO("%s, psta==NUL\n", __func__); + res=_FAIL; + } + */ + } + + + + return res; +} +#endif + +#if (NEW_CRYPTO == 0) +static sint aes_decipher(u8 *key, uint hdrlen, + u8 *pframe, uint plen) +{ + static u8 message[MAX_MSG_SIZE]; + uint qc_exists, a4_exists, i, j, payload_remainder, + num_blocks, payload_index; + sint res = _SUCCESS; + u8 pn_vector[6]; + u8 mic_iv[16]; + u8 mic_header1[16]; + u8 mic_header2[16]; + u8 ctr_preload[16]; + + /* Intermediate Buffers */ + u8 chain_buffer[16]; + u8 aes_out[16]; + u8 padded_buffer[16]; + u8 mic[8]; + + + /* uint offset = 0; */ + uint frtype = GetFrameType(pframe); + uint frsubtype = get_frame_sub_type(pframe); + frsubtype = frsubtype >> 4; + + + _rtw_memset((void *)mic_iv, 0, 16); + _rtw_memset((void *)mic_header1, 0, 16); + _rtw_memset((void *)mic_header2, 0, 16); + _rtw_memset((void *)ctr_preload, 0, 16); + _rtw_memset((void *)chain_buffer, 0, 16); + _rtw_memset((void *)aes_out, 0, 16); + _rtw_memset((void *)padded_buffer, 0, 16); + + /* start to decrypt the payload */ + + num_blocks = (plen - 8) / 16; /* (plen including LLC, payload_length and mic ) */ + + payload_remainder = (plen - 8) % 16; + + pn_vector[0] = pframe[hdrlen]; + pn_vector[1] = pframe[hdrlen + 1]; + pn_vector[2] = pframe[hdrlen + 4]; + pn_vector[3] = pframe[hdrlen + 5]; + pn_vector[4] = pframe[hdrlen + 6]; + pn_vector[5] = pframe[hdrlen + 7]; + + if ((hdrlen == WLAN_HDR_A3_LEN) || (hdrlen == WLAN_HDR_A3_QOS_LEN)) + a4_exists = 0; + else + a4_exists = 1; + + if ( + ((frtype | frsubtype) == WIFI_DATA_CFACK) || + ((frtype | frsubtype) == WIFI_DATA_CFPOLL) || + ((frtype | frsubtype) == WIFI_DATA_CFACKPOLL)) { + qc_exists = 1; + if (hdrlen != WLAN_HDR_A3_QOS_LEN && hdrlen != WLAN_HDR_A4_QOS_LEN) + hdrlen += 2; + } /* only for data packet . add for CONFIG_IEEE80211W, none 11w also can use */ + else if ((frtype == WIFI_DATA) && + ((frsubtype == 0x08) || + (frsubtype == 0x09) || + (frsubtype == 0x0a) || + (frsubtype == 0x0b))) { + if (hdrlen != WLAN_HDR_A3_QOS_LEN && hdrlen != WLAN_HDR_A4_QOS_LEN) + hdrlen += 2; + qc_exists = 1; + } else + qc_exists = 0; + + + /* now, decrypt pframe with hdrlen offset and plen long */ + + payload_index = hdrlen + 8; /* 8 is for extiv */ + + for (i = 0; i < num_blocks; i++) { + construct_ctr_preload( + ctr_preload, + a4_exists, + qc_exists, + pframe, + pn_vector, + i + 1, + frtype /* add for CONFIG_IEEE80211W, none 11w also can use */ + ); + + aes128k128d(key, ctr_preload, aes_out); + bitwise_xor(aes_out, &pframe[payload_index], chain_buffer); + + for (j = 0; j < 16; j++) + pframe[payload_index++] = chain_buffer[j]; + } + + if (payload_remainder > 0) { /* If there is a short final block, then pad it,*/ + /* encrypt it and copy the unpadded part back */ + construct_ctr_preload( + ctr_preload, + a4_exists, + qc_exists, + pframe, + pn_vector, + num_blocks + 1, + frtype /* add for CONFIG_IEEE80211W, none 11w also can use */ + ); + + for (j = 0; j < 16; j++) + padded_buffer[j] = 0x00; + for (j = 0; j < payload_remainder; j++) + padded_buffer[j] = pframe[payload_index + j]; + aes128k128d(key, ctr_preload, aes_out); + bitwise_xor(aes_out, padded_buffer, chain_buffer); + for (j = 0; j < payload_remainder; j++) + pframe[payload_index++] = chain_buffer[j]; + } + + /* start to calculate the mic */ + if ((hdrlen + plen + 8) <= MAX_MSG_SIZE) + _rtw_memcpy((void *)message, pframe, (hdrlen + plen + 8)); /* 8 is for ext iv len */ + + + pn_vector[0] = pframe[hdrlen]; + pn_vector[1] = pframe[hdrlen + 1]; + pn_vector[2] = pframe[hdrlen + 4]; + pn_vector[3] = pframe[hdrlen + 5]; + pn_vector[4] = pframe[hdrlen + 6]; + pn_vector[5] = pframe[hdrlen + 7]; + + + + construct_mic_iv( + mic_iv, + qc_exists, + a4_exists, + message, + plen - 8, + pn_vector, + frtype /* add for CONFIG_IEEE80211W, none 11w also can use */ + ); + + construct_mic_header1( + mic_header1, + hdrlen, + message, + frtype /* add for CONFIG_IEEE80211W, none 11w also can use */ + ); + construct_mic_header2( + mic_header2, + message, + a4_exists, + qc_exists + ); + + + payload_remainder = (plen - 8) % 16; + num_blocks = (plen - 8) / 16; + + /* Find start of payload */ + payload_index = (hdrlen + 8); + + /* Calculate MIC */ + aes128k128d(key, mic_iv, aes_out); + bitwise_xor(aes_out, mic_header1, chain_buffer); + aes128k128d(key, chain_buffer, aes_out); + bitwise_xor(aes_out, mic_header2, chain_buffer); + aes128k128d(key, chain_buffer, aes_out); + + for (i = 0; i < num_blocks; i++) { + bitwise_xor(aes_out, &message[payload_index], chain_buffer); + + payload_index += 16; + aes128k128d(key, chain_buffer, aes_out); + } + + /* Add on the final payload block if it needs padding */ + if (payload_remainder > 0) { + for (j = 0; j < 16; j++) + padded_buffer[j] = 0x00; + for (j = 0; j < payload_remainder; j++) + padded_buffer[j] = message[payload_index++]; + bitwise_xor(aes_out, padded_buffer, chain_buffer); + aes128k128d(key, chain_buffer, aes_out); + + } + + for (j = 0 ; j < 8; j++) + mic[j] = aes_out[j]; + + /* Insert MIC into payload */ + for (j = 0; j < 8; j++) + message[payload_index + j] = mic[j]; + + payload_index = hdrlen + 8; + for (i = 0; i < num_blocks; i++) { + construct_ctr_preload( + ctr_preload, + a4_exists, + qc_exists, + message, + pn_vector, + i + 1, + frtype); /* add for CONFIG_IEEE80211W, none 11w also can use */ + aes128k128d(key, ctr_preload, aes_out); + bitwise_xor(aes_out, &message[payload_index], chain_buffer); + for (j = 0; j < 16; j++) + message[payload_index++] = chain_buffer[j]; + } + + if (payload_remainder > 0) { /* If there is a short final block, then pad it,*/ + /* encrypt it and copy the unpadded part back */ + construct_ctr_preload( + ctr_preload, + a4_exists, + qc_exists, + message, + pn_vector, + num_blocks + 1, + frtype); /* add for CONFIG_IEEE80211W, none 11w also can use */ + + for (j = 0; j < 16; j++) + padded_buffer[j] = 0x00; + for (j = 0; j < payload_remainder; j++) + padded_buffer[j] = message[payload_index + j]; + aes128k128d(key, ctr_preload, aes_out); + bitwise_xor(aes_out, padded_buffer, chain_buffer); + for (j = 0; j < payload_remainder; j++) + message[payload_index++] = chain_buffer[j]; + } + + /* Encrypt the MIC */ + construct_ctr_preload( + ctr_preload, + a4_exists, + qc_exists, + message, + pn_vector, + 0, + frtype); /* add for CONFIG_IEEE80211W, none 11w also can use */ + + for (j = 0; j < 16; j++) + padded_buffer[j] = 0x00; + for (j = 0; j < 8; j++) + padded_buffer[j] = message[j + hdrlen + 8 + plen - 8]; + + aes128k128d(key, ctr_preload, aes_out); + bitwise_xor(aes_out, padded_buffer, chain_buffer); + for (j = 0; j < 8; j++) + message[payload_index++] = chain_buffer[j]; + + /* compare the mic */ + for (i = 0; i < 8; i++) { + if (pframe[hdrlen + 8 + plen - 8 + i] != message[hdrlen + 8 + plen - 8 + i]) { + RTW_INFO("aes_decipher:mic check error mic[%d]: pframe(%x) != message(%x)\n", + i, pframe[hdrlen + 8 + plen - 8 + i], message[hdrlen + 8 + plen - 8 + i]); + res = _FAIL; + } + } + return res; +} +#endif /* (NEW_CRYPTO == 0) */ + +#if NEW_CRYPTO +u32 rtw_aes_decrypt(_adapter *padapter, u8 *precvframe) +{ + struct sta_info *stainfo; + struct rx_pkt_attrib *prxattrib = &((union recv_frame *)precvframe)->u.hdr.attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + u8 *pframe; + u8 *prwskey; + u32 res = _SUCCESS; + + pframe = (unsigned char *)((union recv_frame *)precvframe)->u.hdr.rx_data; + /* start to encrypt each fragment */ + if ((prxattrib->encrypt == _AES_) || + (prxattrib->encrypt == _CCMP_256_)) { + + stainfo = rtw_get_stainfo(&padapter->stapriv, &prxattrib->ta[0]); + if (stainfo != NULL) { + + if (IS_MCAST(prxattrib->ra)) { + static systime start = 0; + static u32 no_gkey_bc_cnt = 0; + static u32 no_gkey_mc_cnt = 0; + + if ((!MLME_IS_MESH(padapter) && psecuritypriv->binstallGrpkey == _FALSE) + #ifdef CONFIG_RTW_MESH + || !(stainfo->gtk_bmp | BIT(prxattrib->key_index)) + #endif + ) { + res = _FAIL; + + if (start == 0) + start = rtw_get_current_time(); + + if (is_broadcast_mac_addr(prxattrib->ra)) + no_gkey_bc_cnt++; + else + no_gkey_mc_cnt++; + + if (rtw_get_passing_time_ms(start) > 1000) { + if (no_gkey_bc_cnt || no_gkey_mc_cnt) { + RTW_PRINT(FUNC_ADPT_FMT" no_gkey_bc_cnt:%u, no_gkey_mc_cnt:%u\n", + FUNC_ADPT_ARG(padapter), no_gkey_bc_cnt, no_gkey_mc_cnt); + } + start = rtw_get_current_time(); + no_gkey_bc_cnt = 0; + no_gkey_mc_cnt = 0; + } + + goto exit; + } + + if (no_gkey_bc_cnt || no_gkey_mc_cnt) { + RTW_PRINT(FUNC_ADPT_FMT" gkey installed. no_gkey_bc_cnt:%u, no_gkey_mc_cnt:%u\n", + FUNC_ADPT_ARG(padapter), no_gkey_bc_cnt, no_gkey_mc_cnt); + } + start = 0; + no_gkey_bc_cnt = 0; + no_gkey_mc_cnt = 0; + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + /* TODO: multiple GK? */ + prwskey = &stainfo->gtk.skey[0]; + } else + #endif + { + prwskey = psecuritypriv->dot118021XGrpKey[prxattrib->key_index].skey; + if (psecuritypriv->dot118021XGrpKeyid != prxattrib->key_index) { + RTW_DBG("not match packet_index=%d, install_index=%d\n" + , prxattrib->key_index, psecuritypriv->dot118021XGrpKeyid); + res = _FAIL; + goto exit; + } + } + } else + prwskey = &stainfo->dot118021x_UncstKey.skey[0]; + + res = _rtw_ccmp_decrypt(padapter, prwskey, + prxattrib->encrypt == _CCMP_256_ ? 32 : 16, + prxattrib->hdrlen, pframe, + ((union recv_frame *)precvframe)->u.hdr.len); + + AES_SW_DEC_CNT_INC(psecuritypriv, prxattrib->ra); + } else { + res = _FAIL; + } + + } +exit: + return res; +} +#else +u32 rtw_aes_decrypt(_adapter *padapter, u8 *precvframe) +{ + /* exclude ICV */ + + + /*static*/ + /* unsigned char message[MAX_MSG_SIZE]; */ + + + /* Intermediate Buffers */ + + + sint length; + u8 *pframe, *prwskey; /* , *payload,*iv */ + struct sta_info *stainfo; + struct rx_pkt_attrib *prxattrib = &((union recv_frame *)precvframe)->u.hdr.attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + /* struct recv_priv *precvpriv=&padapter->recvpriv; */ + u32 res = _SUCCESS; + pframe = (unsigned char *)((union recv_frame *)precvframe)->u.hdr.rx_data; + /* 4 start to encrypt each fragment */ + if ((prxattrib->encrypt == _AES_)) { + + stainfo = rtw_get_stainfo(&padapter->stapriv , &prxattrib->ta[0]); + if (stainfo != NULL) { + + if (IS_MCAST(prxattrib->ra)) { + static systime start = 0; + static u32 no_gkey_bc_cnt = 0; + static u32 no_gkey_mc_cnt = 0; + + /* RTW_INFO("rx bc/mc packets, to perform sw rtw_aes_decrypt\n"); */ + /* prwskey = psecuritypriv->dot118021XGrpKey[psecuritypriv->dot118021XGrpKeyid].skey; */ + if ((!MLME_IS_MESH(padapter) && psecuritypriv->binstallGrpkey == _FALSE) + #ifdef CONFIG_RTW_MESH + || !(stainfo->gtk_bmp | BIT(prxattrib->key_index)) + #endif + ) { + res = _FAIL; + + if (start == 0) + start = rtw_get_current_time(); + + if (is_broadcast_mac_addr(prxattrib->ra)) + no_gkey_bc_cnt++; + else + no_gkey_mc_cnt++; + + if (rtw_get_passing_time_ms(start) > 1000) { + if (no_gkey_bc_cnt || no_gkey_mc_cnt) { + RTW_PRINT(FUNC_ADPT_FMT" no_gkey_bc_cnt:%u, no_gkey_mc_cnt:%u\n", + FUNC_ADPT_ARG(padapter), no_gkey_bc_cnt, no_gkey_mc_cnt); + } + start = rtw_get_current_time(); + no_gkey_bc_cnt = 0; + no_gkey_mc_cnt = 0; + } + + goto exit; + } + + if (no_gkey_bc_cnt || no_gkey_mc_cnt) { + RTW_PRINT(FUNC_ADPT_FMT" gkey installed. no_gkey_bc_cnt:%u, no_gkey_mc_cnt:%u\n", + FUNC_ADPT_ARG(padapter), no_gkey_bc_cnt, no_gkey_mc_cnt); + } + start = 0; + no_gkey_bc_cnt = 0; + no_gkey_mc_cnt = 0; + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + /* TODO: multiple GK? */ + prwskey = &stainfo->gtk.skey[0]; + } else + #endif + { + prwskey = psecuritypriv->dot118021XGrpKey[prxattrib->key_index].skey; + if (psecuritypriv->dot118021XGrpKeyid != prxattrib->key_index) { + RTW_DBG("not match packet_index=%d, install_index=%d\n" + , prxattrib->key_index, psecuritypriv->dot118021XGrpKeyid); + res = _FAIL; + goto exit; + } + } + } else + prwskey = &stainfo->dot118021x_UncstKey.skey[0]; + + length = ((union recv_frame *)precvframe)->u.hdr.len - prxattrib->hdrlen - prxattrib->iv_len; +#if 0 + /* add for CONFIG_IEEE80211W, debug */ + if (0) + printk("@@@@@@@@@@@@@@@@@@ length=%d, prxattrib->hdrlen=%d, prxattrib->pkt_len=%d\n" + , length, prxattrib->hdrlen, prxattrib->pkt_len); + if (0) { + int no; + /* test print PSK */ + printk("PSK key below:\n"); + for (no = 0; no < 16; no++) + printk(" %02x ", prwskey[no]); + printk("\n"); + } + if (0) { + int no; + /* test print PSK */ + printk("frame:\n"); + for (no = 0; no < prxattrib->pkt_len; no++) + printk(" %02x ", pframe[no]); + printk("\n"); + } +#endif + + res = aes_decipher(prwskey, prxattrib->hdrlen, pframe, length); + + AES_SW_DEC_CNT_INC(psecuritypriv, prxattrib->ra); + } else { + res = _FAIL; + } + + } +exit: + return res; +} +#endif + +#ifdef CONFIG_RTW_MESH_AEK +/* for AES-SIV, wrapper to ase_siv_encrypt and aes_siv_decrypt */ +int rtw_aes_siv_encrypt(const u8 *key, size_t key_len, const u8 *pw, + size_t pwlen, size_t num_elem, + const u8 *addr[], const size_t *len, u8 *out) +{ + return _aes_siv_encrypt(key, key_len, pw, pwlen, + num_elem, addr, len, out); +} + +int rtw_aes_siv_decrypt(const u8 *key, size_t key_len, const u8 *iv_crypt, size_t iv_c_len, + size_t num_elem, const u8 *addr[], const size_t *len, u8 *out) +{ + return _aes_siv_decrypt(key, key_len, iv_crypt, + iv_c_len, num_elem, addr, len, out); +} +#endif /* CONFIG_RTW_MESH_AEK */ + +#ifdef CONFIG_TDLS +void wpa_tdls_generate_tpk(_adapter *padapter, void *sta) +{ + struct sta_info *psta = (struct sta_info *)sta; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + _tdls_generate_tpk(psta, adapter_mac_addr(padapter), get_bssid(pmlmepriv)); +} + +/** + * wpa_tdls_ftie_mic - Calculate TDLS FTIE MIC + * @kck: TPK-KCK + * @lnkid: Pointer to the beginning of Link Identifier IE + * @rsnie: Pointer to the beginning of RSN IE used for handshake + * @timeoutie: Pointer to the beginning of Timeout IE used for handshake + * @ftie: Pointer to the beginning of FT IE + * @mic: Pointer for writing MIC + * + * Calculate MIC for TDLS frame. + */ +int wpa_tdls_ftie_mic(u8 *kck, u8 trans_seq, + u8 *lnkid, u8 *rsnie, u8 *timeoutie, u8 *ftie, + u8 *mic) +{ + u8 *buf, *pos; + struct wpa_tdls_ftie *_ftie; + struct wpa_tdls_lnkid *_lnkid; + int ret; + int len = 2 * ETH_ALEN + 1 + 2 + lnkid[1] + 2 + rsnie[1] + + 2 + timeoutie[1] + 2 + ftie[1]; + buf = rtw_zmalloc(len); + if (!buf) { + RTW_INFO("TDLS: No memory for MIC calculation\n"); + return -1; + } + + pos = buf; + _lnkid = (struct wpa_tdls_lnkid *) lnkid; + /* 1) TDLS initiator STA MAC address */ + _rtw_memcpy(pos, _lnkid->init_sta, ETH_ALEN); + pos += ETH_ALEN; + /* 2) TDLS responder STA MAC address */ + _rtw_memcpy(pos, _lnkid->resp_sta, ETH_ALEN); + pos += ETH_ALEN; + /* 3) Transaction Sequence number */ + *pos++ = trans_seq; + /* 4) Link Identifier IE */ + _rtw_memcpy(pos, lnkid, 2 + lnkid[1]); + pos += 2 + lnkid[1]; + /* 5) RSN IE */ + _rtw_memcpy(pos, rsnie, 2 + rsnie[1]); + pos += 2 + rsnie[1]; + /* 6) Timeout Interval IE */ + _rtw_memcpy(pos, timeoutie, 2 + timeoutie[1]); + pos += 2 + timeoutie[1]; + /* 7) FTIE, with the MIC field of the FTIE set to 0 */ + _rtw_memcpy(pos, ftie, 2 + ftie[1]); + _ftie = (struct wpa_tdls_ftie *) pos; + _rtw_memset(_ftie->mic, 0, TDLS_MIC_LEN); + pos += 2 + ftie[1]; + + /* ret = omac1_aes_128(kck, buf, pos - buf, mic); */ + ret = _bip_ccmp_protect(kck, 16, buf, pos - buf, mic); + rtw_mfree(buf, len); + return ret; + +} + +/** + * wpa_tdls_teardown_ftie_mic - Calculate TDLS TEARDOWN FTIE MIC + * @kck: TPK-KCK + * @lnkid: Pointer to the beginning of Link Identifier IE + * @reason: Reason code of TDLS Teardown + * @dialog_token: Dialog token that was used in the MIC calculation for TPK Handshake Message 3 + * @trans_seq: Transaction Sequence number (1 octet) which shall be set to the value 4 + * @ftie: Pointer to the beginning of FT IE + * @mic: Pointer for writing MIC + * + * Calculate MIC for TDLS TEARDOWN frame according to Section 10.22.5 in IEEE 802.11 - 2012. + */ +int wpa_tdls_teardown_ftie_mic(u8 *kck, u8 *lnkid, u16 reason, + u8 dialog_token, u8 trans_seq, u8 *ftie, u8 *mic) +{ + u8 *buf, *pos; + struct wpa_tdls_ftie *_ftie; + int ret; + int len = 2 + lnkid[1] + 2 + 1 + 1 + 2 + ftie[1]; + + buf = rtw_zmalloc(len); + if (!buf) { + RTW_INFO("TDLS: No memory for MIC calculation\n"); + return -1; + } + + pos = buf; + /* 1) Link Identifier IE */ + _rtw_memcpy(pos, lnkid, 2 + lnkid[1]); + pos += 2 + lnkid[1]; + /* 2) Reason Code */ + _rtw_memcpy(pos, (u8 *)&reason, 2); + pos += 2; + /* 3) Dialog Token */ + *pos++ = dialog_token; + /* 4) Transaction Sequence number */ + *pos++ = trans_seq; + /* 5) FTIE, with the MIC field of the FTIE set to 0 */ + _rtw_memcpy(pos, ftie, 2 + ftie[1]); + _ftie = (struct wpa_tdls_ftie *) pos; + _rtw_memset(_ftie->mic, 0, TDLS_MIC_LEN); + pos += 2 + ftie[1]; + + /* ret = omac1_aes_128(kck, buf, pos - buf, mic); */ + ret = _bip_ccmp_protect(kck, 16, buf, pos - buf, mic); + rtw_mfree(buf, len); + return ret; + +} + +int tdls_verify_mic(u8 *kck, u8 trans_seq, + u8 *lnkid, u8 *rsnie, u8 *timeoutie, u8 *ftie) +{ + u8 *buf, *pos; + int len; + u8 mic[16]; + int ret; + u8 *rx_ftie, *tmp_ftie; + + if (lnkid == NULL || rsnie == NULL || + timeoutie == NULL || ftie == NULL) + return _FAIL; + + len = 2 * ETH_ALEN + 1 + 2 + 18 + 2 + *(rsnie + 1) + 2 + *(timeoutie + 1) + 2 + *(ftie + 1); + + buf = rtw_zmalloc(len); + if (buf == NULL) + return _FAIL; + + pos = buf; + /* 1) TDLS initiator STA MAC address */ + _rtw_memcpy(pos, lnkid + ETH_ALEN + 2, ETH_ALEN); + pos += ETH_ALEN; + /* 2) TDLS responder STA MAC address */ + _rtw_memcpy(pos, lnkid + 2 * ETH_ALEN + 2, ETH_ALEN); + pos += ETH_ALEN; + /* 3) Transaction Sequence number */ + *pos++ = trans_seq; + /* 4) Link Identifier IE */ + _rtw_memcpy(pos, lnkid, 2 + 18); + pos += 2 + 18; + /* 5) RSN IE */ + _rtw_memcpy(pos, rsnie, 2 + *(rsnie + 1)); + pos += 2 + *(rsnie + 1); + /* 6) Timeout Interval IE */ + _rtw_memcpy(pos, timeoutie, 2 + *(timeoutie + 1)); + pos += 2 + *(timeoutie + 1); + /* 7) FTIE, with the MIC field of the FTIE set to 0 */ + _rtw_memcpy(pos, ftie, 2 + *(ftie + 1)); + pos += 2; + tmp_ftie = (u8 *)(pos + 2); + _rtw_memset(tmp_ftie, 0, 16); + pos += *(ftie + 1); + + /* ret = omac1_aes_128(kck, buf, pos - buf, mic); */ + ret = _bip_ccmp_protect(kck, 16, buf, pos - buf, mic); + rtw_mfree(buf, len); + if (ret == _FAIL) + return _FAIL; + rx_ftie = ftie + 4; + + if (_rtw_memcmp2(mic, rx_ftie, 16) == 0) { + /* Valid MIC */ + return _SUCCESS; + } + + /* Invalid MIC */ + RTW_INFO("[%s] Invalid MIC\n", __FUNCTION__); + return _FAIL; + +} +#endif /* CONFIG_TDLS */ + +/* Restore HW wep key setting according to key_mask */ +void rtw_sec_restore_wep_key(_adapter *adapter) +{ + struct security_priv *securitypriv = &(adapter->securitypriv); + sint keyid; + + if ((_WEP40_ == securitypriv->dot11PrivacyAlgrthm) || (_WEP104_ == securitypriv->dot11PrivacyAlgrthm)) { + for (keyid = 0; keyid < 4; keyid++) { + if (securitypriv->key_mask & BIT(keyid)) { + if (keyid == securitypriv->dot11PrivacyKeyIndex) + rtw_set_key(adapter, securitypriv, keyid, 1, _FALSE); + else + rtw_set_key(adapter, securitypriv, keyid, 0, _FALSE); + } + } + } +} + +u8 rtw_handle_tkip_countermeasure(_adapter *adapter, const char *caller) +{ + struct security_priv *securitypriv = &(adapter->securitypriv); + u8 status = _SUCCESS; + + if (securitypriv->btkip_countermeasure == _TRUE) { + u32 passing_ms = rtw_get_passing_time_ms(securitypriv->btkip_countermeasure_time); + if (passing_ms > 60 * 1000) { + RTW_PRINT("%s("ADPT_FMT") countermeasure time:%ds > 60s\n", + caller, ADPT_ARG(adapter), passing_ms / 1000); + securitypriv->btkip_countermeasure = _FALSE; + securitypriv->btkip_countermeasure_time = 0; + } else { + RTW_PRINT("%s("ADPT_FMT") countermeasure time:%ds < 60s\n", + caller, ADPT_ARG(adapter), passing_ms / 1000); + status = _FAIL; + } + } + + return status; +} + +#ifdef CONFIG_WOWLAN +u16 rtw_cal_crc16(u8 data, u16 crc) +{ + u8 shift_in, data_bit; + u8 crc_bit4, crc_bit11, crc_bit15; + u16 crc_result; + int index; + + for (index = 0; index < 8; index++) { + crc_bit15 = ((crc & BIT15) ? 1 : 0); + data_bit = (data & (BIT0 << index) ? 1 : 0); + shift_in = crc_bit15 ^ data_bit; + /*printf("crc_bit15=%d, DataBit=%d, shift_in=%d\n", + * crc_bit15, data_bit, shift_in);*/ + + crc_result = crc << 1; + + if (shift_in == 0) + crc_result &= (~BIT0); + else + crc_result |= BIT0; + /*printf("CRC =%x\n",CRC_Result);*/ + + crc_bit11 = ((crc & BIT11) ? 1 : 0) ^ shift_in; + + if (crc_bit11 == 0) + crc_result &= (~BIT12); + else + crc_result |= BIT12; + + /*printf("bit12 CRC =%x\n",CRC_Result);*/ + + crc_bit4 = ((crc & BIT4) ? 1 : 0) ^ shift_in; + + if (crc_bit4 == 0) + crc_result &= (~BIT5); + else + crc_result |= BIT5; + + /* printf("bit5 CRC =%x\n",CRC_Result); */ + /* repeat using the last result*/ + crc = crc_result; + } + return crc; +} + +/* + * function name :rtw_calc_crc + * + * input: char* pattern , pattern size + * + */ +u16 rtw_calc_crc(u8 *pdata, int length) +{ + u16 crc = 0xffff; + int i; + + for (i = 0; i < length; i++) + crc = rtw_cal_crc16(pdata[i], crc); + /* get 1' complement */ + crc = ~crc; + + return crc; +} +#endif /*CONFIG_WOWLAN*/ + +u32 rtw_calc_crc32(u8 *data, size_t len) +{ + size_t i; + u32 crc = 0xFFFFFFFF; + + if (bcrc32initialized == 0) + crc32_init(); + + for (i = 0; i < len; i++) + crc = crc32_table[(crc ^ data[i]) & 0xff] ^ (crc >> 8); + + /* return 1' complement */ + return ~crc; +} + + +/** + * rtw_gcmp_encrypt - + * @padapter: + * @pxmitframe: + * + */ +u32 rtw_gcmp_encrypt(_adapter *padapter, u8 *pxmitframe) +{ + struct pkt_attrib *pattrib = &((struct xmit_frame *)pxmitframe)->attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + /* Intermediate Buffers */ + sint curfragnum, plen; + u32 prwskeylen; + u8 *pframe = NULL; + u8 *prwskey = NULL; + u8 hw_hdr_offset = 0; + u32 res = _SUCCESS; + + if (((struct xmit_frame *)pxmitframe)->buf_addr == NULL) + return _FAIL; + +#ifdef CONFIG_USB_TX_AGGREGATION + hw_hdr_offset = TXDESC_SIZE + + (((struct xmit_frame *)pxmitframe)->pkt_offset * PACKET_OFFSET_SZ); +#else +#ifdef CONFIG_TX_EARLY_MODE + hw_hdr_offset = TXDESC_OFFSET + EARLY_MODE_INFO_SIZE; +#else + hw_hdr_offset = TXDESC_OFFSET; +#endif +#endif + + pframe = ((struct xmit_frame *)pxmitframe)->buf_addr + hw_hdr_offset; + + /* start to encrypt each fragment */ + if ((pattrib->encrypt == _GCMP_) || + (pattrib->encrypt == _GCMP_256_)) { + + if (IS_MCAST(pattrib->ra)) + prwskey = psecuritypriv->dot118021XGrpKey[psecuritypriv->dot118021XGrpKeyid].skey; + else + prwskey = pattrib->dot118021x_UncstKey.skey; + + prwskeylen = (pattrib->encrypt == _GCMP_256_) ? 32 : 16; + + for (curfragnum = 0; curfragnum < pattrib->nr_frags; curfragnum++) { + if ((curfragnum + 1) == pattrib->nr_frags) { + /* the last fragment */ + plen = pattrib->last_txcmdsz - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len; + + _rtw_gcmp_encrypt(padapter, prwskey, prwskeylen, pattrib->hdrlen, pframe, plen); + } else { + plen = pxmitpriv->frag_len - pattrib->hdrlen - pattrib->iv_len - pattrib->icv_len; + + _rtw_gcmp_encrypt(padapter, prwskey, prwskeylen, pattrib->hdrlen, pframe, plen); + pframe += pxmitpriv->frag_len; + pframe = (u8 *)RND4((SIZE_PTR)(pframe)); + } + } + + GCMP_SW_ENC_CNT_INC(psecuritypriv, pattrib->ra); + } + + return res; +} + +u32 rtw_gcmp_decrypt(_adapter *padapter, u8 *precvframe) +{ + u32 prwskeylen; + u8 * pframe,*prwskey; + struct sta_info *stainfo; + struct rx_pkt_attrib *prxattrib = &((union recv_frame *)precvframe)->u.hdr.attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + u32 res = _SUCCESS; + pframe = (unsigned char *)((union recv_frame *)precvframe)->u.hdr.rx_data; + + if ((prxattrib->encrypt == _GCMP_) || + (prxattrib->encrypt == _GCMP_256_)) { + stainfo = rtw_get_stainfo(&padapter->stapriv, &prxattrib->ta[0]); + if (stainfo != NULL) { + if (IS_MCAST(prxattrib->ra)) { + static systime start = 0; + static u32 no_gkey_bc_cnt = 0; + static u32 no_gkey_mc_cnt = 0; + + if ((!MLME_IS_MESH(padapter) && psecuritypriv->binstallGrpkey == _FALSE) + #ifdef CONFIG_RTW_MESH + || !(stainfo->gtk_bmp | BIT(prxattrib->key_index)) + #endif + ) { + res = _FAIL; + + if (start == 0) + start = rtw_get_current_time(); + + if (is_broadcast_mac_addr(prxattrib->ra)) + no_gkey_bc_cnt++; + else + no_gkey_mc_cnt++; + + if (rtw_get_passing_time_ms(start) > 1000) { + if (no_gkey_bc_cnt || no_gkey_mc_cnt) { + RTW_PRINT(FUNC_ADPT_FMT" no_gkey_bc_cnt:%u, no_gkey_mc_cnt:%u\n", + FUNC_ADPT_ARG(padapter), no_gkey_bc_cnt, no_gkey_mc_cnt); + } + start = rtw_get_current_time(); + no_gkey_bc_cnt = 0; + no_gkey_mc_cnt = 0; + } + + goto exit; + } + + if (no_gkey_bc_cnt || no_gkey_mc_cnt) { + RTW_PRINT(FUNC_ADPT_FMT" gkey installed. no_gkey_bc_cnt:%u, no_gkey_mc_cnt:%u\n", + FUNC_ADPT_ARG(padapter), no_gkey_bc_cnt, no_gkey_mc_cnt); + } + start = 0; + no_gkey_bc_cnt = 0; + no_gkey_mc_cnt = 0; + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + /* TODO: multiple GK? */ + prwskey = &stainfo->gtk.skey[0]; + } else + #endif + { + prwskey = psecuritypriv->dot118021XGrpKey[prxattrib->key_index].skey; + if (psecuritypriv->dot118021XGrpKeyid != prxattrib->key_index) { + RTW_DBG("not match packet_index=%d, install_index=%d\n" + , prxattrib->key_index, psecuritypriv->dot118021XGrpKeyid); + res = _FAIL; + goto exit; + } + } + } else + prwskey = &stainfo->dot118021x_UncstKey.skey[0]; + + res = _rtw_gcmp_decrypt(padapter, prwskey, + prxattrib->encrypt == _GCMP_256_ ? 32 : 16, + prxattrib->hdrlen, pframe, + ((union recv_frame *)precvframe)->u.hdr.len); + + GCMP_SW_DEC_CNT_INC(psecuritypriv, prxattrib->ra); + } else { + res = _FAIL; + } + + } +exit: + return res; +} + + +#ifdef CONFIG_IEEE80211W +u8 rtw_calculate_bip_mic(enum security_type gmcs, u8 *whdr_pos, s32 len, + const u8 *key, const u8 *data, size_t data_len, u8 *mic) +{ + u8 res = _SUCCESS; + + if (gmcs == _BIP_CMAC_128_) { + if (_bip_ccmp_protect(key, 16, data, data_len, mic) == _FALSE) { + res = _FAIL; + RTW_ERR("%s : _bip_ccmp_protect(128) fail!", __func__); + } + } else if (gmcs == _BIP_CMAC_256_) { + if (_bip_ccmp_protect(key, 32, data, data_len, mic) == _FALSE) { + res = _FAIL; + RTW_ERR("%s : _bip_ccmp_protect(256) fail!", __func__); + } + } else if (gmcs == _BIP_GMAC_128_) { + if (_bip_gcmp_protect(whdr_pos, len, key, 16, + data, data_len, mic) == _FALSE) { + res = _FAIL; + RTW_ERR("%s : _bip_gcmp_protect(128) fail!", __func__); + } + } else if (gmcs == _BIP_GMAC_256_) { + if (_bip_gcmp_protect(whdr_pos, len, key, 32, + data, data_len, mic) == _FALSE) { + res = _FAIL; + RTW_ERR("%s : _bip_gcmp_protect(256) fail!", __func__); + } + } else { + res = _FAIL; + RTW_ERR("%s : unsupport dot11wCipher !\n", __func__); + } + + return res; +} + + +u32 rtw_bip_verify(enum security_type gmcs, u16 pkt_len, + u8 *whdr_pos, sint flen, const u8 *key, u16 keyid, u64 *ipn) +{ + u8 * BIP_AAD,*mme; + u32 res = _FAIL; + uint len, ori_len; + u16 pkt_keyid = 0; + u64 pkt_ipn = 0; + struct rtw_ieee80211_hdr *pwlanhdr; + u8 mic[16]; + u8 mic_len, mme_offset; + + mic_len = (gmcs == _BIP_CMAC_128_) ? 8 : 16; + + if (flen < WLAN_HDR_A3_LEN || flen - WLAN_HDR_A3_LEN < mic_len) + return RTW_RX_HANDLED; + + mme_offset = (mic_len == 8) ? 18 : 26; + mme = whdr_pos + flen - mme_offset; + if (*mme != _MME_IE_) + return RTW_RX_HANDLED; + + /* copy key index */ + _rtw_memcpy(&pkt_keyid, mme + 2, 2); + pkt_keyid = le16_to_cpu(pkt_keyid); + if (pkt_keyid != keyid) { + RTW_INFO("BIP key index error!\n"); + return _FAIL; + } + + /* save packet number */ + _rtw_memcpy(&pkt_ipn, mme + 4, 6); + pkt_ipn = le64_to_cpu(pkt_ipn); + /* BIP packet number should bigger than previous BIP packet */ + if (pkt_ipn <= *ipn) { /* wrap around? */ + RTW_INFO("replay BIP packet\n"); + return _FAIL; + } + + ori_len = flen - WLAN_HDR_A3_LEN + BIP_AAD_SIZE; + BIP_AAD = rtw_zmalloc(ori_len); + if (BIP_AAD == NULL) { + RTW_INFO("BIP AAD allocate fail\n"); + return _FAIL; + } + + /* mapping to wlan header */ + pwlanhdr = (struct rtw_ieee80211_hdr *)whdr_pos; + + /* save the frame body + MME (w/o mic) */ + _rtw_memcpy(BIP_AAD + BIP_AAD_SIZE, + whdr_pos + WLAN_HDR_A3_LEN, + flen - WLAN_HDR_A3_LEN - mic_len); + + /* conscruct AAD, copy frame control field */ + _rtw_memcpy(BIP_AAD, &pwlanhdr->frame_ctl, 2); + ClearRetry(BIP_AAD); + ClearPwrMgt(BIP_AAD); + ClearMData(BIP_AAD); + /* conscruct AAD, copy address 1 to address 3 */ + _rtw_memcpy(BIP_AAD + 2, GetAddr1Ptr((u8 *)pwlanhdr), 18); + + if (rtw_calculate_bip_mic(gmcs, whdr_pos, + pkt_len, key, BIP_AAD, ori_len, mic) == _FAIL) + goto BIP_exit; + + /* MIC field should be last 8 bytes of packet (packet without FCS) */ + if (_rtw_memcmp(mic, whdr_pos + flen - mic_len, mic_len)) { + *ipn = pkt_ipn; + res = _SUCCESS; + } else + RTW_INFO("BIP MIC error!\n"); + +#if 0 + /* management packet content */ + { + int pp; + RTW_INFO("pkt: "); + RTW_INFO_DUMP("", whdr_pos, flen); + RTW_INFO("\n"); + /* BIP AAD + management frame body + MME(MIC is zero) */ + RTW_INFO("AAD+PKT: "); + RTW_INFO_DUMP("", BIP_AAD, ori_len); + RTW_INFO("\n"); + /* show the MIC result */ + RTW_INFO("mic: "); + RTW_INFO_DUMP("", mic, mic_len); + RTW_INFO("\n"); + } +#endif + +BIP_exit: + + rtw_mfree(BIP_AAD, ori_len); + return res; +} + +#endif /* CONFIG_IEEE80211W */ + diff --git a/core/rtw_sreset.c b/core/rtw_sreset.c new file mode 100644 index 0000000..21cc18b --- /dev/null +++ b/core/rtw_sreset.c @@ -0,0 +1,320 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include +#include + +void sreset_init_value(_adapter *padapter) +{ +#if defined(DBG_CONFIG_ERROR_DETECT) + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; + + _rtw_mutex_init(&psrtpriv->silentreset_mutex); + psrtpriv->silent_reset_inprogress = _FALSE; + psrtpriv->Wifi_Error_Status = WIFI_STATUS_SUCCESS; + psrtpriv->last_tx_time = 0; + psrtpriv->last_tx_complete_time = 0; +#endif +} +void sreset_reset_value(_adapter *padapter) +{ +#if defined(DBG_CONFIG_ERROR_DETECT) + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; + + psrtpriv->Wifi_Error_Status = WIFI_STATUS_SUCCESS; + psrtpriv->last_tx_time = 0; + psrtpriv->last_tx_complete_time = 0; +#endif +} + +u8 sreset_get_wifi_status(_adapter *padapter) +{ +#if defined(DBG_CONFIG_ERROR_DETECT) + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; + u8 status = WIFI_STATUS_SUCCESS; + u32 val32 = 0; + + if (psrtpriv->silent_reset_inprogress == _TRUE) + return status; + val32 = rtw_read32(padapter, REG_TXDMA_STATUS); + if (val32 == 0xeaeaeaea) + psrtpriv->Wifi_Error_Status = WIFI_IF_NOT_EXIST; + else if (val32 != 0) { + RTW_INFO("txdmastatu(%x)\n", val32); + psrtpriv->Wifi_Error_Status = WIFI_MAC_TXDMA_ERROR; + } + + if (WIFI_STATUS_SUCCESS != psrtpriv->Wifi_Error_Status) { + RTW_INFO("==>%s error_status(0x%x)\n", __FUNCTION__, psrtpriv->Wifi_Error_Status); + status = (psrtpriv->Wifi_Error_Status & (~(USB_READ_PORT_FAIL | USB_WRITE_PORT_FAIL))); + } + RTW_INFO("==> %s wifi_status(0x%x)\n", __FUNCTION__, status); + + /* status restore */ + psrtpriv->Wifi_Error_Status = WIFI_STATUS_SUCCESS; + + return status; +#else + return WIFI_STATUS_SUCCESS; +#endif +} + +void sreset_set_wifi_error_status(_adapter *padapter, u32 status) +{ +#if defined(DBG_CONFIG_ERROR_DETECT) + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + pHalData->srestpriv.Wifi_Error_Status = status; +#endif +} + +void sreset_set_trigger_point(_adapter *padapter, s32 tgp) +{ +#if defined(DBG_CONFIG_ERROR_DETECT) + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + pHalData->srestpriv.dbg_trigger_point = tgp; +#endif +} + +bool sreset_inprogress(_adapter *padapter) +{ +#if defined(DBG_CONFIG_ERROR_RESET) + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + return pHalData->srestpriv.silent_reset_inprogress; +#else + return _FALSE; +#endif +} + +void sreset_restore_security_station(_adapter *padapter) +{ + struct mlme_priv *mlmepriv = &padapter->mlmepriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + struct mlme_ext_info *pmlmeinfo = &padapter->mlmeextpriv.mlmext_info; + + { + u8 val8; + + if (pmlmeinfo->auth_algo == dot11AuthAlgrthm_8021X) { + val8 = 0xcc; +#ifdef CONFIG_WAPI_SUPPORT + } else if (padapter->wapiInfo.bWapiEnable && pmlmeinfo->auth_algo == dot11AuthAlgrthm_WAPI) { + /* Disable TxUseDefaultKey, RxUseDefaultKey, RxBroadcastUseDefaultKey. */ + val8 = 0x4c; +#endif + } else + val8 = 0xcf; + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_CFG, (u8 *)(&val8)); + } + + if ((padapter->securitypriv.dot11PrivacyAlgrthm == _TKIP_) || + (padapter->securitypriv.dot11PrivacyAlgrthm == _AES_)) { + psta = rtw_get_stainfo(pstapriv, get_bssid(mlmepriv)); + if (psta == NULL) { + /* DEBUG_ERR( ("Set wpa_set_encryption: Obtain Sta_info fail\n")); */ + } else { + /* pairwise key */ + rtw_setstakey_cmd(padapter, psta, UNICAST_KEY, _FALSE); + /* group key */ + rtw_set_key(padapter, &padapter->securitypriv, padapter->securitypriv.dot118021XGrpKeyid, 0, _FALSE); + } + } +} + +void sreset_restore_network_station(_adapter *padapter) +{ + struct mlme_priv *mlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 doiqk = _FALSE; + + rtw_setopmode_cmd(padapter, Ndis802_11Infrastructure, RTW_CMDF_DIRECTLY); + + { + u8 threshold; +#ifdef CONFIG_USB_HCI + /* TH=1 => means that invalidate usb rx aggregation */ + /* TH=0 => means that validate usb rx aggregation, use init value. */ +#ifdef CONFIG_80211N_HT + if (mlmepriv->htpriv.ht_option) { + if (padapter->registrypriv.wifi_spec == 1) + threshold = 1; + else + threshold = 0; + rtw_hal_set_hwreg(padapter, HW_VAR_RXDMA_AGG_PG_TH, (u8 *)(&threshold)); + } else { + threshold = 1; + rtw_hal_set_hwreg(padapter, HW_VAR_RXDMA_AGG_PG_TH, (u8 *)(&threshold)); + } +#endif /* CONFIG_80211N_HT */ +#endif + } + + doiqk = _TRUE; + rtw_hal_set_hwreg(padapter, HW_VAR_DO_IQK , &doiqk); + + set_channel_bwmode(padapter, pmlmeext->cur_channel, pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); + + doiqk = _FALSE; + rtw_hal_set_hwreg(padapter , HW_VAR_DO_IQK , &doiqk); + /* disable dynamic functions, such as high power, DIG */ + /*rtw_phydm_func_disable_all(padapter);*/ + + rtw_hal_set_hwreg(padapter, HW_VAR_BSSID, pmlmeinfo->network.MacAddress); + + { + u8 join_type = 0; + + rtw_hal_rcr_set_chk_bssid(padapter, MLME_STA_CONNECTING); + rtw_hal_set_hwreg(padapter, HW_VAR_MLME_JOIN, (u8 *)(&join_type)); + + rtw_btcoex_connect_notify(padapter, join_type); + } + + Set_MSR(padapter, (pmlmeinfo->state & 0x3)); + + mlmeext_joinbss_event_callback(padapter, 1); + /* restore Sequence No. */ + rtw_hal_set_hwreg(padapter, HW_VAR_RESTORE_HW_SEQ, 0); + + sreset_restore_security_station(padapter); +} + + +void sreset_restore_network_status(_adapter *padapter) +{ + struct mlme_priv *mlmepriv = &padapter->mlmepriv; + + if (check_fwstate(mlmepriv, WIFI_STATION_STATE)) { + RTW_INFO(FUNC_ADPT_FMT" fwstate:0x%08x - WIFI_STATION_STATE\n", FUNC_ADPT_ARG(padapter), get_fwstate(mlmepriv)); + sreset_restore_network_station(padapter); + } +#ifdef CONFIG_AP_MODE + else if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { + RTW_INFO(FUNC_ADPT_FMT" %s\n", FUNC_ADPT_ARG(padapter), MLME_IS_AP(padapter) ? "AP" : "MESH"); + rtw_ap_restore_network(padapter); + } +#endif + else if (check_fwstate(mlmepriv, WIFI_ADHOC_STATE)) + RTW_INFO(FUNC_ADPT_FMT" fwstate:0x%08x - WIFI_ADHOC_STATE\n", FUNC_ADPT_ARG(padapter), get_fwstate(mlmepriv)); + else + RTW_INFO(FUNC_ADPT_FMT" fwstate:0x%08x - ???\n", FUNC_ADPT_ARG(padapter), get_fwstate(mlmepriv)); +} + +void sreset_stop_adapter(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + if (padapter == NULL) + return; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + rtw_netif_stop_queue(padapter->pnetdev); + + rtw_cancel_all_timer(padapter); + + /* TODO: OS and HCI independent */ +#if defined(PLATFORM_LINUX) && defined(CONFIG_USB_HCI) + tasklet_kill(&pxmitpriv->xmit_tasklet); +#endif + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY)) + rtw_scan_abort(padapter); + + if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING)) { + rtw_set_to_roam(padapter, 0); + rtw_join_timeout_handler(padapter); + } + +} + +void sreset_start_adapter(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + if (padapter == NULL) + return; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + sreset_restore_network_status(padapter); + + /* TODO: OS and HCI independent */ +#if defined(PLATFORM_LINUX) && defined(CONFIG_USB_HCI) + tasklet_hi_schedule(&pxmitpriv->xmit_tasklet); +#endif + + if (is_primary_adapter(padapter)) + _set_timer(&adapter_to_dvobj(padapter)->dynamic_chk_timer, 2000); + + rtw_netif_wake_queue(padapter->pnetdev); +} + +void sreset_reset(_adapter *padapter) +{ +#ifdef DBG_CONFIG_ERROR_RESET + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + _irqL irqL; + systime start = rtw_get_current_time(); + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; + + RTW_INFO("%s\n", __FUNCTION__); + + psrtpriv->Wifi_Error_Status = WIFI_STATUS_SUCCESS; + + +#ifdef CONFIG_LPS + rtw_set_ps_mode(padapter, PS_MODE_ACTIVE, 0, 0, "SRESET"); +#endif/* #ifdef CONFIG_LPS */ + + _enter_pwrlock(&pwrpriv->lock); + + psrtpriv->silent_reset_inprogress = _TRUE; + pwrpriv->change_rfpwrstate = rf_off; + + rtw_mi_sreset_adapter_hdl(padapter, _FALSE);/*sreset_stop_adapter*/ +#ifdef CONFIG_IPS + _ips_enter(padapter); + _ips_leave(padapter); +#endif +#if defined(CONFIG_AP_MODE) && defined(CONFIG_CONCURRENT_MODE) + rtw_mi_ap_info_restore(padapter); +#endif + rtw_mi_sreset_adapter_hdl(padapter, _TRUE);/*sreset_start_adapter*/ + + psrtpriv->silent_reset_inprogress = _FALSE; + + _exit_pwrlock(&pwrpriv->lock); + + RTW_INFO("%s done in %d ms\n", __FUNCTION__, rtw_get_passing_time_ms(start)); + pdbgpriv->dbg_sreset_cnt++; + + psrtpriv->self_dect_fw = _FALSE; + psrtpriv->rx_cnt = 0; +#endif +} diff --git a/core/rtw_sta_mgt.c b/core/rtw_sta_mgt.c new file mode 100644 index 0000000..c2e27b9 --- /dev/null +++ b/core/rtw_sta_mgt.c @@ -0,0 +1,1383 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_STA_MGT_C_ + +#include + +bool test_st_match_rule(_adapter *adapter, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port) +{ + if (ntohs(*((u16 *)local_port)) == 5001 || ntohs(*((u16 *)remote_port)) == 5001) + return _TRUE; + return _FALSE; +} + +struct st_register test_st_reg = { + .s_proto = 0x06, + .rule = test_st_match_rule, +}; + +inline void rtw_st_ctl_init(struct st_ctl_t *st_ctl) +{ + _rtw_memset(st_ctl->reg, 0 , sizeof(struct st_register) * SESSION_TRACKER_REG_ID_NUM); + _rtw_init_queue(&st_ctl->tracker_q); +} + +inline void rtw_st_ctl_clear_tracker_q(struct st_ctl_t *st_ctl) +{ + _irqL irqL; + _list *plist, *phead; + struct session_tracker *st; + + _enter_critical_bh(&st_ctl->tracker_q.lock, &irqL); + phead = &st_ctl->tracker_q.queue; + plist = get_next(phead); + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + st = LIST_CONTAINOR(plist, struct session_tracker, list); + plist = get_next(plist); + rtw_list_delete(&st->list); + rtw_mfree((u8 *)st, sizeof(struct session_tracker)); + } + _exit_critical_bh(&st_ctl->tracker_q.lock, &irqL); +} + +inline void rtw_st_ctl_deinit(struct st_ctl_t *st_ctl) +{ + rtw_st_ctl_clear_tracker_q(st_ctl); + _rtw_deinit_queue(&st_ctl->tracker_q); +} + +inline void rtw_st_ctl_register(struct st_ctl_t *st_ctl, u8 st_reg_id, struct st_register *reg) +{ + if (st_reg_id >= SESSION_TRACKER_REG_ID_NUM) { + rtw_warn_on(1); + return; + } + + st_ctl->reg[st_reg_id].s_proto = reg->s_proto; + st_ctl->reg[st_reg_id].rule = reg->rule; +} + +inline void rtw_st_ctl_unregister(struct st_ctl_t *st_ctl, u8 st_reg_id) +{ + int i; + + if (st_reg_id >= SESSION_TRACKER_REG_ID_NUM) { + rtw_warn_on(1); + return; + } + + st_ctl->reg[st_reg_id].s_proto = 0; + st_ctl->reg[st_reg_id].rule = NULL; + + /* clear tracker queue if no session trecker registered */ + for (i = 0; i < SESSION_TRACKER_REG_ID_NUM; i++) + if (st_ctl->reg[i].s_proto != 0) + break; + if (i >= SESSION_TRACKER_REG_ID_NUM) + rtw_st_ctl_clear_tracker_q(st_ctl); +} + +inline bool rtw_st_ctl_chk_reg_s_proto(struct st_ctl_t *st_ctl, u8 s_proto) +{ + bool ret = _FALSE; + int i; + + for (i = 0; i < SESSION_TRACKER_REG_ID_NUM; i++) { + if (st_ctl->reg[i].s_proto == s_proto) { + ret = _TRUE; + break; + } + } + + return ret; +} + +inline bool rtw_st_ctl_chk_reg_rule(struct st_ctl_t *st_ctl, _adapter *adapter, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port) +{ + bool ret = _FALSE; + int i; + st_match_rule rule; + + for (i = 0; i < SESSION_TRACKER_REG_ID_NUM; i++) { + rule = st_ctl->reg[i].rule; + if (rule && rule(adapter, local_naddr, local_port, remote_naddr, remote_port) == _TRUE) { + ret = _TRUE; + break; + } + } + + return ret; +} + +void rtw_st_ctl_rx(struct sta_info *sta, u8 *ehdr_pos) +{ + _adapter *adapter = sta->padapter; + struct ethhdr *etherhdr = (struct ethhdr *)ehdr_pos; + + if (ntohs(etherhdr->h_proto) == ETH_P_IP) { + u8 *ip = ehdr_pos + ETH_HLEN; + + if (GET_IPV4_PROTOCOL(ip) == 0x06 /* TCP */ + && rtw_st_ctl_chk_reg_s_proto(&sta->st_ctl, 0x06) == _TRUE + ) { + u8 *tcp = ip + GET_IPV4_IHL(ip) * 4; + + if (rtw_st_ctl_chk_reg_rule(&sta->st_ctl, adapter, IPV4_DST(ip), TCP_DST(tcp), IPV4_SRC(ip), TCP_SRC(tcp)) == _TRUE) { + if (GET_TCP_SYN(tcp) && GET_TCP_ACK(tcp)) { + session_tracker_add_cmd(adapter, sta + , IPV4_DST(ip), TCP_DST(tcp) + , IPV4_SRC(ip), TCP_SRC(tcp)); + if (DBG_SESSION_TRACKER) + RTW_INFO(FUNC_ADPT_FMT" local:"IP_FMT":"PORT_FMT", remote:"IP_FMT":"PORT_FMT" SYN-ACK\n" + , FUNC_ADPT_ARG(adapter) + , IP_ARG(IPV4_DST(ip)), PORT_ARG(TCP_DST(tcp)) + , IP_ARG(IPV4_SRC(ip)), PORT_ARG(TCP_SRC(tcp))); + } + if (GET_TCP_FIN(tcp)) { + session_tracker_del_cmd(adapter, sta + , IPV4_DST(ip), TCP_DST(tcp) + , IPV4_SRC(ip), TCP_SRC(tcp)); + if (DBG_SESSION_TRACKER) + RTW_INFO(FUNC_ADPT_FMT" local:"IP_FMT":"PORT_FMT", remote:"IP_FMT":"PORT_FMT" FIN\n" + , FUNC_ADPT_ARG(adapter) + , IP_ARG(IPV4_DST(ip)), PORT_ARG(TCP_DST(tcp)) + , IP_ARG(IPV4_SRC(ip)), PORT_ARG(TCP_SRC(tcp))); + } + } + + } + } +} + +#define SESSION_TRACKER_FMT IP_FMT":"PORT_FMT" "IP_FMT":"PORT_FMT" %u %d" +#define SESSION_TRACKER_ARG(st) IP_ARG(&(st)->local_naddr), PORT_ARG(&(st)->local_port), IP_ARG(&(st)->remote_naddr), PORT_ARG(&(st)->remote_port), (st)->status, rtw_get_passing_time_ms((st)->set_time) + +void dump_st_ctl(void *sel, struct st_ctl_t *st_ctl) +{ + int i; + _irqL irqL; + _list *plist, *phead; + struct session_tracker *st; + + if (!DBG_SESSION_TRACKER) + return; + + for (i = 0; i < SESSION_TRACKER_REG_ID_NUM; i++) + RTW_PRINT_SEL(sel, "reg%d: %u %p\n", i, st_ctl->reg[i].s_proto, st_ctl->reg[i].rule); + + _enter_critical_bh(&st_ctl->tracker_q.lock, &irqL); + phead = &st_ctl->tracker_q.queue; + plist = get_next(phead); + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + st = LIST_CONTAINOR(plist, struct session_tracker, list); + plist = get_next(plist); + + RTW_PRINT_SEL(sel, SESSION_TRACKER_FMT"\n", SESSION_TRACKER_ARG(st)); + } + _exit_critical_bh(&st_ctl->tracker_q.lock, &irqL); + +} + +void _rtw_init_stainfo(struct sta_info *psta); +void _rtw_init_stainfo(struct sta_info *psta) +{ + _rtw_memset((u8 *)psta, 0, sizeof(struct sta_info)); + + _rtw_spinlock_init(&psta->lock); + _rtw_init_listhead(&psta->list); + _rtw_init_listhead(&psta->hash_list); + /* _rtw_init_listhead(&psta->asoc_list); */ + /* _rtw_init_listhead(&psta->sleep_list); */ + /* _rtw_init_listhead(&psta->wakeup_list); */ + + _rtw_init_queue(&psta->sleep_q); +#ifdef CONFIG_RTW_MGMT_QUEUE + _rtw_init_queue(&psta->mgmt_sleep_q); +#endif + _rtw_init_sta_xmit_priv(&psta->sta_xmitpriv); + _rtw_init_sta_recv_priv(&psta->sta_recvpriv); + +#ifdef CONFIG_AP_MODE + _rtw_init_listhead(&psta->asoc_list); + _rtw_init_listhead(&psta->auth_list); + psta->bpairwise_key_installed = _FALSE; + +#ifdef CONFIG_RTW_80211R + psta->ft_pairwise_key_installed = _FALSE; +#endif +#endif /* CONFIG_AP_MODE */ + + rtw_st_ctl_init(&psta->st_ctl); +} + +u32 _rtw_init_sta_priv(struct sta_priv *pstapriv) +{ + _adapter *adapter = container_of(pstapriv, _adapter, stapriv); + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + struct sta_info *psta; + s32 i; + u32 ret = _FAIL; + + pstapriv->padapter = adapter; + + pstapriv->pallocated_stainfo_buf = rtw_zvmalloc( + sizeof(struct sta_info) * NUM_STA + MEM_ALIGNMENT_OFFSET); + if (!pstapriv->pallocated_stainfo_buf) + goto exit; + + pstapriv->pstainfo_buf = pstapriv->pallocated_stainfo_buf; + if ((SIZE_PTR)pstapriv->pstainfo_buf & MEM_ALIGNMENT_PADDING) + pstapriv->pstainfo_buf += MEM_ALIGNMENT_OFFSET - + ((SIZE_PTR)pstapriv->pstainfo_buf & MEM_ALIGNMENT_PADDING); + + _rtw_init_queue(&pstapriv->free_sta_queue); + + _rtw_spinlock_init(&pstapriv->sta_hash_lock); + + /* _rtw_init_queue(&pstapriv->asoc_q); */ + pstapriv->asoc_sta_count = 0; + _rtw_init_queue(&pstapriv->sleep_q); + _rtw_init_queue(&pstapriv->wakeup_q); + + psta = (struct sta_info *)(pstapriv->pstainfo_buf); + + + for (i = 0; i < NUM_STA; i++) { + _rtw_init_stainfo(psta); + + _rtw_init_listhead(&(pstapriv->sta_hash[i])); + + rtw_list_insert_tail(&psta->list, get_list_head(&pstapriv->free_sta_queue)); + + psta++; + } + + pstapriv->adhoc_expire_to = 4; /* 4 * 2 = 8 sec */ + +#ifdef CONFIG_AP_MODE + pstapriv->max_aid = macid_ctl->num; + pstapriv->rr_aid = 0; + pstapriv->started_aid = 1; + pstapriv->sta_aid = rtw_zmalloc(pstapriv->max_aid * sizeof(struct sta_info *)); + if (!pstapriv->sta_aid) + goto exit; + pstapriv->aid_bmp_len = AID_BMP_LEN(pstapriv->max_aid); + pstapriv->sta_dz_bitmap = rtw_zmalloc(pstapriv->aid_bmp_len); + if (!pstapriv->sta_dz_bitmap) + goto exit; + pstapriv->tim_bitmap = rtw_zmalloc(pstapriv->aid_bmp_len); + if (!pstapriv->tim_bitmap) + goto exit; + + _rtw_init_listhead(&pstapriv->asoc_list); + _rtw_init_listhead(&pstapriv->auth_list); + _rtw_spinlock_init(&pstapriv->asoc_list_lock); + _rtw_spinlock_init(&pstapriv->auth_list_lock); + pstapriv->asoc_list_cnt = 0; + pstapriv->auth_list_cnt = 0; +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + pstapriv->tbtx_asoc_list_cnt = 0; +#endif + + pstapriv->auth_to = 3; /* 3*2 = 6 sec */ + pstapriv->assoc_to = 3; + /* pstapriv->expire_to = 900; */ /* 900*2 = 1800 sec = 30 min, expire after no any traffic. */ + /* pstapriv->expire_to = 30; */ /* 30*2 = 60 sec = 1 min, expire after no any traffic. */ +#ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + pstapriv->expire_to = 3; /* 3*2 = 6 sec */ +#else + pstapriv->expire_to = 60;/* 60*2 = 120 sec = 2 min, expire after no any traffic. */ +#endif +#ifdef CONFIG_ATMEL_RC_PATCH + _rtw_memset(pstapriv->atmel_rc_pattern, 0, ETH_ALEN); +#endif + pstapriv->max_num_sta = NUM_STA; + +#if CONFIG_RTW_MACADDR_ACL + for (i = 0; i < RTW_ACL_PERIOD_NUM; i++) + rtw_macaddr_acl_init(adapter, i); +#endif +#endif /* CONFIG_AP_MODE */ + +#if CONFIG_RTW_PRE_LINK_STA + rtw_pre_link_sta_ctl_init(pstapriv); +#endif + +#if defined(DBG_ROAMING_TEST) || defined(CONFIG_RTW_REPEATER_SON) + rtw_set_rx_chk_limit(adapter,1); +#elif defined(CONFIG_ACTIVE_KEEP_ALIVE_CHECK) && !defined(CONFIG_LPS_LCLK_WD_TIMER) + rtw_set_rx_chk_limit(adapter,4); +#else + rtw_set_rx_chk_limit(adapter,8); +#endif + + ret = _SUCCESS; + +exit: + if (ret != _SUCCESS) { + if (pstapriv->pallocated_stainfo_buf) + rtw_vmfree(pstapriv->pallocated_stainfo_buf, + sizeof(struct sta_info) * NUM_STA + MEM_ALIGNMENT_OFFSET); + #ifdef CONFIG_AP_MODE + if (pstapriv->sta_aid) + rtw_mfree(pstapriv->sta_aid, pstapriv->max_aid * sizeof(struct sta_info *)); + if (pstapriv->sta_dz_bitmap) + rtw_mfree(pstapriv->sta_dz_bitmap, pstapriv->aid_bmp_len); + #endif + } + + return ret; +} + +inline int rtw_stainfo_offset(struct sta_priv *stapriv, struct sta_info *sta) +{ + int offset = (((u8 *)sta) - stapriv->pstainfo_buf) / sizeof(struct sta_info); + + if (!stainfo_offset_valid(offset)) + RTW_INFO("%s invalid offset(%d), out of range!!!", __func__, offset); + + return offset; +} + +inline struct sta_info *rtw_get_stainfo_by_offset(struct sta_priv *stapriv, int offset) +{ + if (!stainfo_offset_valid(offset)) + RTW_INFO("%s invalid offset(%d), out of range!!!", __func__, offset); + + return (struct sta_info *)(stapriv->pstainfo_buf + offset * sizeof(struct sta_info)); +} + +void _rtw_free_sta_xmit_priv_lock(struct sta_xmit_priv *psta_xmitpriv); +void _rtw_free_sta_xmit_priv_lock(struct sta_xmit_priv *psta_xmitpriv) +{ + + _rtw_spinlock_free(&psta_xmitpriv->lock); + + _rtw_spinlock_free(&(psta_xmitpriv->be_q.sta_pending.lock)); + _rtw_spinlock_free(&(psta_xmitpriv->bk_q.sta_pending.lock)); + _rtw_spinlock_free(&(psta_xmitpriv->vi_q.sta_pending.lock)); + _rtw_spinlock_free(&(psta_xmitpriv->vo_q.sta_pending.lock)); +#ifdef CONFIG_RTW_MGMT_QUEUE + _rtw_spinlock_free(&(psta_xmitpriv->mgmt_q.sta_pending.lock)); +#endif +} + +static void _rtw_free_sta_recv_priv_lock(struct sta_recv_priv *psta_recvpriv) +{ + + _rtw_spinlock_free(&psta_recvpriv->lock); + + _rtw_spinlock_free(&(psta_recvpriv->defrag_q.lock)); + + +} + +void rtw_mfree_stainfo(struct sta_info *psta); +void rtw_mfree_stainfo(struct sta_info *psta) +{ + + if (&psta->lock != NULL) + _rtw_spinlock_free(&psta->lock); + + _rtw_free_sta_xmit_priv_lock(&psta->sta_xmitpriv); + _rtw_free_sta_recv_priv_lock(&psta->sta_recvpriv); + +} + + +/* this function is used to free the memory of lock || sema for all stainfos */ +void rtw_mfree_all_stainfo(struct sta_priv *pstapriv); +void rtw_mfree_all_stainfo(struct sta_priv *pstapriv) +{ + _irqL irqL; + _list *plist, *phead; + struct sta_info *psta = NULL; + + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + phead = get_list_head(&pstapriv->free_sta_queue); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info , list); + plist = get_next(plist); + + rtw_mfree_stainfo(psta); + } + + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + +} + +void rtw_mfree_sta_priv_lock(struct sta_priv *pstapriv); +void rtw_mfree_sta_priv_lock(struct sta_priv *pstapriv) +{ + rtw_mfree_all_stainfo(pstapriv); /* be done before free sta_hash_lock */ + + _rtw_spinlock_free(&pstapriv->free_sta_queue.lock); + + _rtw_spinlock_free(&pstapriv->sta_hash_lock); + _rtw_spinlock_free(&pstapriv->wakeup_q.lock); + _rtw_spinlock_free(&pstapriv->sleep_q.lock); + +#ifdef CONFIG_AP_MODE + _rtw_spinlock_free(&pstapriv->asoc_list_lock); + _rtw_spinlock_free(&pstapriv->auth_list_lock); +#endif + +} + +u32 _rtw_free_sta_priv(struct sta_priv *pstapriv) +{ + _irqL irqL; + _list *phead, *plist; + struct sta_info *psta = NULL; + struct recv_reorder_ctrl *preorder_ctrl; + int index; + + if (pstapriv) { + + /* delete all reordering_ctrl_timer */ + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (index = 0; index < NUM_STA; index++) { + phead = &(pstapriv->sta_hash[index]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + int i; + psta = LIST_CONTAINOR(plist, struct sta_info , hash_list); + plist = get_next(plist); + + for (i = 0; i < 16 ; i++) { + preorder_ctrl = &psta->recvreorder_ctrl[i]; + _cancel_timer_ex(&preorder_ctrl->reordering_ctrl_timer); + } + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + /*===============================*/ + + rtw_mfree_sta_priv_lock(pstapriv); + +#if CONFIG_RTW_MACADDR_ACL + for (index = 0; index < RTW_ACL_PERIOD_NUM; index++) + rtw_macaddr_acl_deinit(pstapriv->padapter, index); +#endif + +#if CONFIG_RTW_PRE_LINK_STA + rtw_pre_link_sta_ctl_deinit(pstapriv); +#endif + + if (pstapriv->pallocated_stainfo_buf) + rtw_vmfree(pstapriv->pallocated_stainfo_buf, + sizeof(struct sta_info) * NUM_STA + MEM_ALIGNMENT_OFFSET); + #ifdef CONFIG_AP_MODE + if (pstapriv->sta_aid) + rtw_mfree(pstapriv->sta_aid, pstapriv->max_aid * sizeof(struct sta_info *)); + if (pstapriv->sta_dz_bitmap) + rtw_mfree(pstapriv->sta_dz_bitmap, pstapriv->aid_bmp_len); + if (pstapriv->tim_bitmap) + rtw_mfree(pstapriv->tim_bitmap, pstapriv->aid_bmp_len); + #endif + } + + return _SUCCESS; +} + + +static void rtw_init_recv_timer(struct recv_reorder_ctrl *preorder_ctrl) +{ + _adapter *padapter = preorder_ctrl->padapter; + +#if defined(CONFIG_80211N_HT) && defined(CONFIG_RECV_REORDERING_CTRL) + rtw_init_timer(&(preorder_ctrl->reordering_ctrl_timer), padapter, rtw_reordering_ctrl_timeout_handler, preorder_ctrl); +#endif +} + +/* struct sta_info *rtw_alloc_stainfo(_queue *pfree_sta_queue, unsigned char *hwaddr) */ +struct sta_info *rtw_alloc_stainfo(struct sta_priv *pstapriv, const u8 *hwaddr) +{ + _irqL irqL2; + s32 index; + _list *phash_list; + struct sta_info *psta; + _queue *pfree_sta_queue; + struct recv_reorder_ctrl *preorder_ctrl; + int i = 0; + u16 wRxSeqInitialValue = 0xffff; + + + pfree_sta_queue = &pstapriv->free_sta_queue; + + /* _enter_critical_bh(&(pfree_sta_queue->lock), &irqL); */ + _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL2); + if (_rtw_queue_empty(pfree_sta_queue) == _TRUE) { + /* _exit_critical_bh(&(pfree_sta_queue->lock), &irqL); */ + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL2); */ + psta = NULL; + } else { + psta = LIST_CONTAINOR(get_next(&pfree_sta_queue->queue), struct sta_info, list); + + rtw_list_delete(&(psta->list)); + + /* _exit_critical_bh(&(pfree_sta_queue->lock), &irqL); */ + _rtw_init_stainfo(psta); + + psta->padapter = pstapriv->padapter; + + _rtw_memcpy(psta->cmn.mac_addr, hwaddr, ETH_ALEN); + + index = wifi_mac_hash(hwaddr); + + + if (index >= NUM_STA) { + psta = NULL; + goto exit; + } + phash_list = &(pstapriv->sta_hash[index]); + + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL2); */ + + rtw_list_insert_tail(&psta->hash_list, phash_list); + + pstapriv->asoc_sta_count++; + + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL2); */ + + /* Commented by Albert 2009/08/13 + * For the SMC router, the sequence number of first packet of WPS handshake will be 0. + * In this case, this packet will be dropped by recv_decache function if we use the 0x00 as the default value for tid_rxseq variable. + * So, we initialize the tid_rxseq variable as the 0xffff. */ + + for (i = 0; i < 16; i++) { + _rtw_memcpy(&psta->sta_recvpriv.rxcache.tid_rxseq[i], &wRxSeqInitialValue, 2); + _rtw_memcpy(&psta->sta_recvpriv.bmc_tid_rxseq[i], &wRxSeqInitialValue, 2); + _rtw_memset(&psta->sta_recvpriv.rxcache.iv[i], 0, sizeof(psta->sta_recvpriv.rxcache.iv[i])); + } + _rtw_memcpy(&psta->sta_recvpriv.nonqos_bmc_rxseq,&wRxSeqInitialValue,2); + _rtw_memcpy(&psta->sta_recvpriv.nonqos_rxseq,&wRxSeqInitialValue,2); + + rtw_init_timer(&psta->addba_retry_timer, psta->padapter, addba_timer_hdl, psta); +#ifdef CONFIG_IEEE80211W + rtw_init_timer(&psta->dot11w_expire_timer, psta->padapter, sa_query_timer_hdl, psta); +#endif /* CONFIG_IEEE80211W */ +#ifdef CONFIG_TDLS + rtw_init_tdls_timer(pstapriv->padapter, psta); +#endif /* CONFIG_TDLS */ + + /* for A-MPDU Rx reordering buffer control */ + for (i = 0; i < 16 ; i++) { + preorder_ctrl = &psta->recvreorder_ctrl[i]; + preorder_ctrl->padapter = pstapriv->padapter; + preorder_ctrl->tid = i; + preorder_ctrl->enable = _FALSE; + preorder_ctrl->indicate_seq = 0xffff; + #ifdef DBG_RX_SEQ + RTW_INFO("DBG_RX_SEQ "FUNC_ADPT_FMT" tid:%u SN_CLEAR indicate_seq:%d\n" + , FUNC_ADPT_ARG(pstapriv->padapter), i, preorder_ctrl->indicate_seq); + #endif + preorder_ctrl->wend_b = 0xffff; + preorder_ctrl->wsize_b = 64;/* 64; */ + preorder_ctrl->ampdu_size = RX_AMPDU_SIZE_INVALID; + + _rtw_init_queue(&preorder_ctrl->pending_recvframe_queue); + + rtw_init_recv_timer(preorder_ctrl); + rtw_clear_bit(RTW_RECV_ACK_OR_TIMEOUT, &preorder_ctrl->rec_abba_rsp_ack); + + } + ATOMIC_SET(&psta->keytrack, 0); + + /* init for DM */ + psta->cmn.rssi_stat.rssi = (-1); + psta->cmn.rssi_stat.rssi_cck = (-1); + psta->cmn.rssi_stat.rssi_ofdm = (-1); +#ifdef CONFIG_ATMEL_RC_PATCH + psta->flag_atmel_rc = 0; +#endif + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + psta->tbtx_enable = _FALSE; +#endif + /* init for the sequence number of received management frame */ + psta->RxMgmtFrameSeqNum = 0xffff; + _rtw_memset(&psta->sta_stats, 0, sizeof(struct stainfo_stats)); + + rtw_alloc_macid(pstapriv->padapter, psta); + + psta->tx_q_enable = 0; + _rtw_init_queue(&psta->tx_queue); + _init_workitem(&psta->tx_q_work, rtw_xmit_dequeue_callback, NULL); + } + +exit: + + _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL2); + + + if (psta) + rtw_mi_update_iface_status(&(pstapriv->padapter->mlmepriv), 0); + + return psta; +} + + +/* using pstapriv->sta_hash_lock to protect */ +u32 rtw_free_stainfo(_adapter *padapter , struct sta_info *psta) +{ + int i; + _irqL irqL0; + _queue *pfree_sta_queue, *pdefrag_q = NULL; + struct recv_reorder_ctrl *preorder_ctrl; + struct sta_xmit_priv *pstaxmitpriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct hw_xmit *phwxmit; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + int pending_qcnt[4]; + u8 is_pre_link_sta = _FALSE; + _list *phead, *plist; + _queue *pfree_recv_queue = &padapter->recvpriv.free_recv_queue; + union recv_frame *prframe; + + if (psta == NULL) + goto exit; + +#ifdef CONFIG_RTW_80211K + rm_post_event(padapter, RM_ID_FOR_ALL(psta->cmn.aid), RM_EV_cancel); +#endif + + is_pre_link_sta = rtw_is_pre_link_sta(pstapriv, psta->cmn.mac_addr); + + if (is_pre_link_sta == _FALSE) { + _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL0); + rtw_list_delete(&psta->hash_list); + pstapriv->asoc_sta_count--; + _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL0); + rtw_mi_update_iface_status(&(padapter->mlmepriv), 0); + } else { + _enter_critical_bh(&psta->lock, &irqL0); + psta->state = WIFI_FW_PRE_LINK; + _exit_critical_bh(&psta->lock, &irqL0); + } + + _enter_critical_bh(&psta->lock, &irqL0); + psta->state &= ~WIFI_ASOC_STATE; + _exit_critical_bh(&psta->lock, &irqL0); + + pfree_sta_queue = &pstapriv->free_sta_queue; + + + pstaxmitpriv = &psta->sta_xmitpriv; + + /* rtw_list_delete(&psta->sleep_list); */ + + /* rtw_list_delete(&psta->wakeup_list); */ + + rtw_free_xmitframe_queue(pxmitpriv, &psta->tx_queue); + _rtw_deinit_queue(&psta->tx_queue); + + _enter_critical_bh(&pxmitpriv->lock, &irqL0); + + rtw_free_xmitframe_queue(pxmitpriv, &psta->sleep_q); + psta->sleepq_len = 0; + +#ifdef CONFIG_RTW_MGMT_QUEUE + rtw_free_mgmt_xmitframe_queue(pxmitpriv, &psta->mgmt_sleep_q); + psta->mgmt_sleepq_len = 0; +#endif + + /* vo */ + /* _enter_critical_bh(&(pxmitpriv->vo_pending.lock), &irqL0); */ + rtw_free_xmitframe_queue(pxmitpriv, &pstaxmitpriv->vo_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->vo_q.tx_pending)); + phwxmit = pxmitpriv->hwxmits; + phwxmit->accnt -= pstaxmitpriv->vo_q.qcnt; + pending_qcnt[0] = pstaxmitpriv->vo_q.qcnt; + pstaxmitpriv->vo_q.qcnt = 0; + /* _exit_critical_bh(&(pxmitpriv->vo_pending.lock), &irqL0); */ + + /* vi */ + /* _enter_critical_bh(&(pxmitpriv->vi_pending.lock), &irqL0); */ + rtw_free_xmitframe_queue(pxmitpriv, &pstaxmitpriv->vi_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->vi_q.tx_pending)); + phwxmit = pxmitpriv->hwxmits + 1; + phwxmit->accnt -= pstaxmitpriv->vi_q.qcnt; + pending_qcnt[1] = pstaxmitpriv->vi_q.qcnt; + pstaxmitpriv->vi_q.qcnt = 0; + /* _exit_critical_bh(&(pxmitpriv->vi_pending.lock), &irqL0); */ + + /* be */ + /* _enter_critical_bh(&(pxmitpriv->be_pending.lock), &irqL0); */ + rtw_free_xmitframe_queue(pxmitpriv, &pstaxmitpriv->be_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->be_q.tx_pending)); + phwxmit = pxmitpriv->hwxmits + 2; + phwxmit->accnt -= pstaxmitpriv->be_q.qcnt; + pending_qcnt[2] = pstaxmitpriv->be_q.qcnt; + pstaxmitpriv->be_q.qcnt = 0; + /* _exit_critical_bh(&(pxmitpriv->be_pending.lock), &irqL0); */ + + /* bk */ + /* _enter_critical_bh(&(pxmitpriv->bk_pending.lock), &irqL0); */ + rtw_free_xmitframe_queue(pxmitpriv, &pstaxmitpriv->bk_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->bk_q.tx_pending)); + phwxmit = pxmitpriv->hwxmits + 3; + phwxmit->accnt -= pstaxmitpriv->bk_q.qcnt; + pending_qcnt[3] = pstaxmitpriv->bk_q.qcnt; + pstaxmitpriv->bk_q.qcnt = 0; + /* _exit_critical_bh(&(pxmitpriv->bk_pending.lock), &irqL0); */ + +#ifdef CONFIG_RTW_MGMT_QUEUE + /* mgmt */ + rtw_free_xmitframe_queue(pxmitpriv, &pstaxmitpriv->mgmt_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->mgmt_q.tx_pending)); + phwxmit = pxmitpriv->hwxmits + 4; + phwxmit->accnt -= pstaxmitpriv->mgmt_q.qcnt; + pstaxmitpriv->mgmt_q.qcnt = 0; +#endif + + rtw_os_wake_queue_at_free_stainfo(padapter, pending_qcnt); + + _exit_critical_bh(&pxmitpriv->lock, &irqL0); + + + /* re-init sta_info; 20061114 */ /* will be init in alloc_stainfo */ + /* _rtw_init_sta_xmit_priv(&psta->sta_xmitpriv); */ + /* _rtw_init_sta_recv_priv(&psta->sta_recvpriv); */ +#ifdef CONFIG_IEEE80211W + _cancel_timer_ex(&psta->dot11w_expire_timer); +#endif /* CONFIG_IEEE80211W */ + _cancel_timer_ex(&psta->addba_retry_timer); + +#ifdef CONFIG_TDLS + psta->tdls_sta_state = TDLS_STATE_NONE; +#endif /* CONFIG_TDLS */ + + /* for A-MPDU Rx reordering buffer control, cancel reordering_ctrl_timer */ + for (i = 0; i < 16 ; i++) { + _irqL irqL; + _queue *ppending_recvframe_queue; + + preorder_ctrl = &psta->recvreorder_ctrl[i]; + rtw_clear_bit(RTW_RECV_ACK_OR_TIMEOUT, &preorder_ctrl->rec_abba_rsp_ack); + + _cancel_timer_ex(&preorder_ctrl->reordering_ctrl_timer); + + + ppending_recvframe_queue = &preorder_ctrl->pending_recvframe_queue; + + _enter_critical_bh(&ppending_recvframe_queue->lock, &irqL); + + phead = get_list_head(ppending_recvframe_queue); + plist = get_next(phead); + + while (!rtw_is_list_empty(phead)) { + prframe = LIST_CONTAINOR(plist, union recv_frame, u); + + plist = get_next(plist); + + rtw_list_delete(&(prframe->u.hdr.list)); + + rtw_free_recvframe(prframe, pfree_recv_queue); + } + + _exit_critical_bh(&ppending_recvframe_queue->lock, &irqL); + + } + + /* CVE-2020-24586, clear defrag queue */ + pdefrag_q = &psta->sta_recvpriv.defrag_q; + enter_critical_bh(&pdefrag_q->lock); + phead = get_list_head(pdefrag_q); + plist = get_next(phead); + while (!rtw_is_list_empty(phead)) { + prframe = LIST_CONTAINOR(plist, union recv_frame, u); + plist = get_next(plist); + rtw_list_delete(&(prframe->u.hdr.list)); + rtw_free_recvframe(prframe, pfree_recv_queue); + } + exit_critical_bh(&pdefrag_q->lock); + + + if (!((psta->state & WIFI_AP_STATE) || MacAddr_isBcst(psta->cmn.mac_addr)) && is_pre_link_sta == _FALSE) + rtw_hal_set_odm_var(padapter, HAL_ODM_STA_INFO, psta, _FALSE); + + + /* release mac id for non-bc/mc station, */ + if (is_pre_link_sta == _FALSE) + rtw_release_macid(pstapriv->padapter, psta); + +#ifdef CONFIG_AP_MODE + + /* + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL0); + rtw_list_delete(&psta->asoc_list); + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL0); + */ + _enter_critical_bh(&pstapriv->auth_list_lock, &irqL0); + if (!rtw_is_list_empty(&psta->auth_list)) { + rtw_list_delete(&psta->auth_list); + pstapriv->auth_list_cnt--; + } + _exit_critical_bh(&pstapriv->auth_list_lock, &irqL0); + + psta->expire_to = 0; +#ifdef CONFIG_ATMEL_RC_PATCH + psta->flag_atmel_rc = 0; +#endif + psta->sleepq_ac_len = 0; + psta->qos_info = 0; + + psta->max_sp_len = 0; + psta->uapsd_bk = 0; + psta->uapsd_be = 0; + psta->uapsd_vi = 0; + psta->uapsd_vo = 0; + + psta->has_legacy_ac = 0; + +#ifdef CONFIG_NATIVEAP_MLME + + if (pmlmeinfo->state == _HW_STATE_AP_) { + rtw_tim_map_clear(padapter, pstapriv->sta_dz_bitmap, psta->cmn.aid); + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + + /* rtw_indicate_sta_disassoc_event(padapter, psta); */ + + if ((psta->cmn.aid > 0) && (pstapriv->sta_aid[psta->cmn.aid - 1] == psta)) { + pstapriv->sta_aid[psta->cmn.aid - 1] = NULL; + psta->cmn.aid = 0; + } + } + +#endif /* CONFIG_NATIVEAP_MLME */ + +#if !defined(CONFIG_ACTIVE_KEEP_ALIVE_CHECK) && defined(CONFIG_80211N_HT) + psta->under_exist_checking = 0; +#endif + +#endif /* CONFIG_AP_MODE */ + + rtw_st_ctl_deinit(&psta->st_ctl); + + if (is_pre_link_sta == _FALSE) { + _rtw_spinlock_free(&psta->lock); + + /* _enter_critical_bh(&(pfree_sta_queue->lock), &irqL0); */ + _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL0); + rtw_list_insert_tail(&psta->list, get_list_head(pfree_sta_queue)); + _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL0); + /* _exit_critical_bh(&(pfree_sta_queue->lock), &irqL0); */ + } + +exit: + return _SUCCESS; +} + +/* free all stainfo which in sta_hash[all] */ +void rtw_free_all_stainfo(_adapter *padapter) +{ + _irqL irqL; + _list *plist, *phead; + s32 index; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *pbcmc_stainfo = rtw_get_bcmc_stainfo(padapter); + u8 free_sta_num = 0; + char free_sta_list[NUM_STA]; + int stainfo_offset; + + + if (pstapriv->asoc_sta_count == 1) + goto exit; + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (index = 0; index < NUM_STA; index++) { + phead = &(pstapriv->sta_hash[index]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info , hash_list); + + plist = get_next(plist); + + if (pbcmc_stainfo != psta) { + if (rtw_is_pre_link_sta(pstapriv, psta->cmn.mac_addr) == _FALSE) + rtw_list_delete(&psta->hash_list); + + stainfo_offset = rtw_stainfo_offset(pstapriv, psta); + if (stainfo_offset_valid(stainfo_offset)) + free_sta_list[free_sta_num++] = stainfo_offset; + } + + } + } + + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + + for (index = 0; index < free_sta_num; index++) { + psta = rtw_get_stainfo_by_offset(pstapriv, free_sta_list[index]); + rtw_free_stainfo(padapter , psta); + } + +exit: + return; +} + +/* any station allocated can be searched by hash list */ +struct sta_info *rtw_get_stainfo(struct sta_priv *pstapriv, const u8 *hwaddr) +{ + + _irqL irqL; + + _list *plist, *phead; + + struct sta_info *psta = NULL; + + u32 index; + + const u8 *addr; + + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + + if (hwaddr == NULL) + return NULL; + + if (IS_MCAST(hwaddr)) + addr = bc_addr; + else + addr = hwaddr; + + index = wifi_mac_hash(addr); + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + phead = &(pstapriv->sta_hash[index]); + plist = get_next(phead); + + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + + if ((_rtw_memcmp(psta->cmn.mac_addr, addr, ETH_ALEN)) == _TRUE) { + /* if found the matched address */ + break; + } + psta = NULL; + plist = get_next(plist); + } + + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + return psta; + +} + +u32 rtw_init_bcmc_stainfo(_adapter *padapter) +{ + + struct sta_info *psta; + struct tx_servq *ptxservq; + u32 res = _SUCCESS; + NDIS_802_11_MAC_ADDRESS bcast_addr = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + struct sta_priv *pstapriv = &padapter->stapriv; + + + psta = rtw_alloc_stainfo(pstapriv, bcast_addr); + + if (psta == NULL) { + res = _FAIL; + goto exit; + } +#ifdef CONFIG_BEAMFORMING + psta->cmn.bf_info.g_id = 63; + psta->cmn.bf_info.p_aid = 0; +#endif + + ptxservq = &(psta->sta_xmitpriv.be_q); + + /* + _enter_critical(&pstapending->lock, &irqL0); + + if (rtw_is_list_empty(&ptxservq->tx_pending)) + rtw_list_insert_tail(&ptxservq->tx_pending, get_list_head(pstapending)); + + _exit_critical(&pstapending->lock, &irqL0); + */ + +exit: + return _SUCCESS; + +} + + +struct sta_info *rtw_get_bcmc_stainfo(_adapter *padapter) +{ + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + psta = rtw_get_stainfo(pstapriv, bc_addr); + return psta; + +} + +#ifdef CONFIG_AP_MODE +u16 rtw_aid_alloc(_adapter *adapter, struct sta_info *sta) +{ + struct sta_priv *stapriv = &adapter->stapriv; + u16 aid, i, used_cnt = 0; + + for (i = 0; i < stapriv->max_aid; i++) { + aid = ((i + stapriv->started_aid - 1) % stapriv->max_aid) + 1; + if (stapriv->sta_aid[aid - 1] == NULL) + break; + if (++used_cnt >= stapriv->max_num_sta) + break; + } + + /* check for aid limit and assoc limit */ + if (i >= stapriv->max_aid || used_cnt >= stapriv->max_num_sta) + aid = 0; + + sta->cmn.aid = aid; + if (aid) { + stapriv->sta_aid[aid - 1] = sta; + if (stapriv->rr_aid) + stapriv->started_aid = (aid % stapriv->max_aid) + 1; + } + + return aid; +} + +void dump_aid_status(void *sel, _adapter *adapter) +{ + struct sta_priv *stapriv = &adapter->stapriv; + u8 *aid_bmp; + u16 i, used_cnt = 0; + + aid_bmp = rtw_zmalloc(stapriv->aid_bmp_len); + if (!aid_bmp) + return; + + for (i = 1; i <= stapriv->max_aid; i++) { + if (stapriv->sta_aid[i - 1]) { + aid_bmp[i / 8] |= BIT(i % 8); + ++used_cnt; + } + } + + RTW_PRINT_SEL(sel, "used_cnt:%u/%u\n", used_cnt, stapriv->max_aid); + RTW_MAP_DUMP_SEL(sel, "aid_map:", aid_bmp, stapriv->aid_bmp_len); + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "%-2s %-11s\n", "rr", "started_aid"); + RTW_PRINT_SEL(sel, "%2d %11d\n", stapriv->rr_aid, stapriv->started_aid); + + rtw_mfree(aid_bmp, stapriv->aid_bmp_len); +} +#endif /* CONFIG_AP_MODE */ + +#if CONFIG_RTW_MACADDR_ACL +const char *const _acl_period_str[RTW_ACL_PERIOD_NUM] = { + "DEV", + "BSS", +}; + +const char *const _acl_mode_str[RTW_ACL_MODE_MAX] = { + "DISABLED", + "ACCEPT_UNLESS_LISTED", + "DENY_UNLESS_LISTED", +}; + +u8 _rtw_access_ctrl(_adapter *adapter, u8 period, const u8 *mac_addr) +{ + u8 res = _TRUE; + _irqL irqL; + _list *list, *head; + struct rtw_wlan_acl_node *acl_node; + u8 match = _FALSE; + struct sta_priv *stapriv = &adapter->stapriv; + struct wlan_acl_pool *acl; + _queue *acl_node_q; + + if (period >= RTW_ACL_PERIOD_NUM) { + rtw_warn_on(1); + goto exit; + } + + acl = &stapriv->acl_list[period]; + acl_node_q = &acl->acl_node_q; + + if (acl->mode != RTW_ACL_MODE_ACCEPT_UNLESS_LISTED + && acl->mode != RTW_ACL_MODE_DENY_UNLESS_LISTED) + goto exit; + + _enter_critical_bh(&(acl_node_q->lock), &irqL); + head = get_list_head(acl_node_q); + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + acl_node = LIST_CONTAINOR(list, struct rtw_wlan_acl_node, list); + list = get_next(list); + + if (_rtw_memcmp(acl_node->addr, mac_addr, ETH_ALEN)) { + if (acl_node->valid == _TRUE) { + match = _TRUE; + break; + } + } + } + _exit_critical_bh(&(acl_node_q->lock), &irqL); + + if (acl->mode == RTW_ACL_MODE_ACCEPT_UNLESS_LISTED) + res = (match == _TRUE) ? _FALSE : _TRUE; + else /* RTW_ACL_MODE_DENY_UNLESS_LISTED */ + res = (match == _TRUE) ? _TRUE : _FALSE; + +exit: + return res; +} + +u8 rtw_access_ctrl(_adapter *adapter, const u8 *mac_addr) +{ + int i; + + for (i = 0; i < RTW_ACL_PERIOD_NUM; i++) + if (_rtw_access_ctrl(adapter, i, mac_addr) == _FALSE) + return _FALSE; + + return _TRUE; +} + +void dump_macaddr_acl(void *sel, _adapter *adapter) +{ + struct sta_priv *stapriv = &adapter->stapriv; + struct wlan_acl_pool *acl; + int i, j; + + for (j = 0; j < RTW_ACL_PERIOD_NUM; j++) { + RTW_PRINT_SEL(sel, "period:%s(%d)\n", acl_period_str(j), j); + + acl = &stapriv->acl_list[j]; + RTW_PRINT_SEL(sel, "mode:%s(%d)\n", acl_mode_str(acl->mode), acl->mode); + RTW_PRINT_SEL(sel, "num:%d/%d\n", acl->num, NUM_ACL); + for (i = 0; i < NUM_ACL; i++) { + if (acl->aclnode[i].valid == _FALSE) + continue; + RTW_PRINT_SEL(sel, MAC_FMT"\n", MAC_ARG(acl->aclnode[i].addr)); + } + RTW_PRINT_SEL(sel, "\n"); + } +} +#endif /* CONFIG_RTW_MACADDR_ACL */ + +bool rtw_is_pre_link_sta(struct sta_priv *stapriv, u8 *addr) +{ +#if CONFIG_RTW_PRE_LINK_STA + struct pre_link_sta_ctl_t *pre_link_sta_ctl = &stapriv->pre_link_sta_ctl; + struct sta_info *sta = NULL; + u8 exist = _FALSE; + int i; + _irqL irqL; + + _enter_critical_bh(&(pre_link_sta_ctl->lock), &irqL); + for (i = 0; i < RTW_PRE_LINK_STA_NUM; i++) { + if (pre_link_sta_ctl->node[i].valid == _TRUE + && _rtw_memcmp(pre_link_sta_ctl->node[i].addr, addr, ETH_ALEN) == _TRUE + ) { + exist = _TRUE; + break; + } + } + _exit_critical_bh(&(pre_link_sta_ctl->lock), &irqL); + + return exist; +#else + return _FALSE; +#endif +} + +#if CONFIG_RTW_PRE_LINK_STA +struct sta_info *rtw_pre_link_sta_add(struct sta_priv *stapriv, u8 *hwaddr) +{ + struct pre_link_sta_ctl_t *pre_link_sta_ctl = &stapriv->pre_link_sta_ctl; + struct pre_link_sta_node_t *node = NULL; + struct sta_info *sta = NULL; + u8 exist = _FALSE; + int i; + _irqL irqL; + + if (rtw_check_invalid_mac_address(hwaddr, _FALSE) == _TRUE) + goto exit; + + _enter_critical_bh(&(pre_link_sta_ctl->lock), &irqL); + for (i = 0; i < RTW_PRE_LINK_STA_NUM; i++) { + if (pre_link_sta_ctl->node[i].valid == _TRUE + && _rtw_memcmp(pre_link_sta_ctl->node[i].addr, hwaddr, ETH_ALEN) == _TRUE + ) { + node = &pre_link_sta_ctl->node[i]; + exist = _TRUE; + break; + } + + if (node == NULL && pre_link_sta_ctl->node[i].valid == _FALSE) + node = &pre_link_sta_ctl->node[i]; + } + + if (exist == _FALSE && node) { + _rtw_memcpy(node->addr, hwaddr, ETH_ALEN); + node->valid = _TRUE; + pre_link_sta_ctl->num++; + } + _exit_critical_bh(&(pre_link_sta_ctl->lock), &irqL); + + if (node == NULL) + goto exit; + + sta = rtw_get_stainfo(stapriv, hwaddr); + if (sta) + goto odm_hook; + + sta = rtw_alloc_stainfo(stapriv, hwaddr); + if (!sta) + goto exit; + + sta->state = WIFI_FW_PRE_LINK; + +odm_hook: + rtw_hal_set_odm_var(stapriv->padapter, HAL_ODM_STA_INFO, sta, _TRUE); + +exit: + return sta; +} + +void rtw_pre_link_sta_del(struct sta_priv *stapriv, u8 *hwaddr) +{ + struct pre_link_sta_ctl_t *pre_link_sta_ctl = &stapriv->pre_link_sta_ctl; + struct pre_link_sta_node_t *node = NULL; + struct sta_info *sta = NULL; + u8 exist = _FALSE; + int i; + _irqL irqL; + + if (rtw_check_invalid_mac_address(hwaddr, _FALSE) == _TRUE) + goto exit; + + _enter_critical_bh(&(pre_link_sta_ctl->lock), &irqL); + for (i = 0; i < RTW_PRE_LINK_STA_NUM; i++) { + if (pre_link_sta_ctl->node[i].valid == _TRUE + && _rtw_memcmp(pre_link_sta_ctl->node[i].addr, hwaddr, ETH_ALEN) == _TRUE + ) { + node = &pre_link_sta_ctl->node[i]; + exist = _TRUE; + break; + } + } + + if (exist == _TRUE && node) { + node->valid = _FALSE; + pre_link_sta_ctl->num--; + } + _exit_critical_bh(&(pre_link_sta_ctl->lock), &irqL); + + if (exist == _FALSE) + goto exit; + + sta = rtw_get_stainfo(stapriv, hwaddr); + if (!sta) + goto exit; + + if (sta->state == WIFI_FW_PRE_LINK) + rtw_free_stainfo(stapriv->padapter, sta); + +exit: + return; +} + +void rtw_pre_link_sta_ctl_reset(struct sta_priv *stapriv) +{ + struct pre_link_sta_ctl_t *pre_link_sta_ctl = &stapriv->pre_link_sta_ctl; + struct pre_link_sta_node_t *node = NULL; + struct sta_info *sta = NULL; + int i, j = 0; + _irqL irqL; + + u8 addrs[RTW_PRE_LINK_STA_NUM][ETH_ALEN]; + + _rtw_memset(addrs, 0, RTW_PRE_LINK_STA_NUM * ETH_ALEN); + + _enter_critical_bh(&(pre_link_sta_ctl->lock), &irqL); + for (i = 0; i < RTW_PRE_LINK_STA_NUM; i++) { + if (pre_link_sta_ctl->node[i].valid == _FALSE) + continue; + _rtw_memcpy(&(addrs[j][0]), pre_link_sta_ctl->node[i].addr, ETH_ALEN); + pre_link_sta_ctl->node[i].valid = _FALSE; + pre_link_sta_ctl->num--; + j++; + } + _exit_critical_bh(&(pre_link_sta_ctl->lock), &irqL); + + for (i = 0; i < j; i++) { + sta = rtw_get_stainfo(stapriv, &(addrs[i][0])); + if (!sta) + continue; + + if (sta->state == WIFI_FW_PRE_LINK) + rtw_free_stainfo(stapriv->padapter, sta); + } +} + +void rtw_pre_link_sta_ctl_init(struct sta_priv *stapriv) +{ + struct pre_link_sta_ctl_t *pre_link_sta_ctl = &stapriv->pre_link_sta_ctl; + int i; + + _rtw_spinlock_init(&pre_link_sta_ctl->lock); + pre_link_sta_ctl->num = 0; + for (i = 0; i < RTW_PRE_LINK_STA_NUM; i++) + pre_link_sta_ctl->node[i].valid = _FALSE; +} + +void rtw_pre_link_sta_ctl_deinit(struct sta_priv *stapriv) +{ + struct pre_link_sta_ctl_t *pre_link_sta_ctl = &stapriv->pre_link_sta_ctl; + int i; + + rtw_pre_link_sta_ctl_reset(stapriv); + + _rtw_spinlock_free(&pre_link_sta_ctl->lock); +} + +void dump_pre_link_sta_ctl(void *sel, struct sta_priv *stapriv) +{ + struct pre_link_sta_ctl_t *pre_link_sta_ctl = &stapriv->pre_link_sta_ctl; + int i; + + RTW_PRINT_SEL(sel, "num:%d/%d\n", pre_link_sta_ctl->num, RTW_PRE_LINK_STA_NUM); + + for (i = 0; i < RTW_PRE_LINK_STA_NUM; i++) { + if (pre_link_sta_ctl->node[i].valid == _FALSE) + continue; + RTW_PRINT_SEL(sel, MAC_FMT"\n", MAC_ARG(pre_link_sta_ctl->node[i].addr)); + } +} +#endif /* CONFIG_RTW_PRE_LINK_STA */ + diff --git a/core/rtw_swcrypto.c b/core/rtw_swcrypto.c new file mode 100644 index 0000000..2f1c343 --- /dev/null +++ b/core/rtw_swcrypto.c @@ -0,0 +1,296 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include +#include +#include +#include +#include +#include +#include + +/** + * rtw_ccmp_encrypt - + * @key: the temporal key + * @hdrlen: mac header length + * @frame: the frame including the mac header, pn and payload + * @plen: payload length, i.e., length of the plain text, without PN and MIC + */ +int _rtw_ccmp_encrypt(_adapter *padapter, u8 *key, u32 key_len, uint hdrlen, u8 *frame, uint plen) +{ + u8 *enc = NULL; + size_t enc_len = 0; + + if (key_len == 16) { /* 128 bits */ + enc = ccmp_encrypt(padapter, key, + frame, + hdrlen + plen, + hdrlen, + (hdrlen == 26) ? (frame + hdrlen - 2) : NULL, + NULL, 0, &enc_len); + } else if (key_len == 32) { /* 256 bits */ + enc = ccmp_256_encrypt(padapter, key, + frame, + hdrlen + plen, + hdrlen, + (hdrlen == 26) ? (frame + hdrlen - 2) : NULL, + NULL, 0, &enc_len); + } + + if (enc == NULL) { + RTW_INFO("Failed to encrypt CCMP(%u) frame", key_len); + return _FAIL; + } + + /* Copy @enc back to @frame and free @enc */ + _rtw_memcpy(frame, enc, enc_len); + rtw_mfree(enc, enc_len + AES_BLOCK_SIZE); + + return _SUCCESS; +} + + +/** + * rtw_ccmp_decrypt - + * @key: the temporal key + * @hdrlen: length of the mac header + * @frame: the raw frame (@hdrlen + PN + enc_data + MIC) + * @plen: length of the frame (@hdrlen + PN + enc_data + MIC) + */ +int _rtw_ccmp_decrypt(_adapter * padapter, u8 *key, u32 key_len, uint hdrlen, u8 *frame, + uint plen) +{ + u8 *plain = NULL; + size_t plain_len = 0; + const struct ieee80211_hdr *hdr; + + hdr = (const struct ieee80211_hdr *)frame; + + if (key_len == 16) { /* 128 bits */ + plain = ccmp_decrypt(padapter, key, + hdr, + frame + hdrlen, /* PN + enc_data + MIC */ + plen - hdrlen, /* PN + enc_data + MIC */ + &plain_len); + } else if (key_len == 32) { /* 256 bits */ + plain = ccmp_256_decrypt(padapter, key, + hdr, + frame + hdrlen, /* PN + enc_data + MIC */ + plen - hdrlen, /* PN + enc_data + MIC */ + &plain_len); + } + + if (plain == NULL) { + RTW_INFO("Failed to decrypt CCMP(%u) frame", key_len); + return _FAIL; + } + + /* Copy @plain back to @frame and free @plain */ + _rtw_memcpy(frame + hdrlen + 8, plain, plain_len); + rtw_mfree(plain, plen - hdrlen + AES_BLOCK_SIZE); + + RTW_DBG_DUMP("ccmp_decrypt(): decrypted frame\n", + frame, hdrlen + 8 + plen); + + return _SUCCESS; +} + + +#ifdef CONFIG_RTW_MESH_AEK +/* wrapper to ase_siv_encrypt and aes_siv_decrypt */ +int _aes_siv_encrypt(const u8 *key, size_t key_len, + const u8 *pw, size_t pwlen, + size_t num_elem, const u8 *addr[], const size_t *len, u8 *out) +{ + return aes_siv_encrypt(key, key_len, pw, pwlen, num_elem, addr, len, out); +} +int _aes_siv_decrypt(const u8 *key, size_t key_len, + const u8 *iv_crypt, size_t iv_c_len, + size_t num_elem, const u8 *addr[], const size_t *len, u8 *out) +{ + return aes_siv_decrypt(key, key_len, iv_crypt, iv_c_len, num_elem, addr, len, out); +} +#endif + + +/** + * _rtw_gcmp_encrypt - + * @key: the temporal key + * @hdrlen: mac header length + * @frame: the frame including the mac header, pn and payload + * @plen: payload length, i.e., length of the plain text, without PN and MIC + */ +int _rtw_gcmp_encrypt(_adapter * padapter, u8 *key, u32 key_len, uint hdrlen, u8 *frame, uint plen) +{ + u8 *enc = NULL; + size_t enc_len = 0; + + enc = gcmp_encrypt(padapter, key, key_len, + frame, + hdrlen + plen, + hdrlen, + (hdrlen == 26) ? (frame + hdrlen - 2) : NULL, + NULL, 0, &enc_len); + if (enc == NULL) { + RTW_INFO("Failed to encrypt GCMP frame"); + return _FAIL; + } + + /* Copy @enc back to @frame and free @enc */ + _rtw_memcpy(frame, enc, enc_len); + rtw_mfree(enc, enc_len + AES_BLOCK_SIZE); + + return _SUCCESS; +} + + +/** + * _rtw_gcmp_decrypt - + * @key: the temporal key + * @hdrlen: length of the mac header + * @frame: the raw frame (@hdrlen + PN + enc_data + MIC) + * @plen: length of the frame (@hdrlen + PN + enc_data + MIC) + */ +int _rtw_gcmp_decrypt(_adapter *padapter, u8 *key, u32 key_len, uint hdrlen, u8 *frame, uint plen) +{ + u8 *plain = NULL; + size_t plain_len = 0; + const struct ieee80211_hdr *hdr; + + hdr = (const struct ieee80211_hdr *)frame; + + plain = gcmp_decrypt(padapter, key, key_len, + hdr, + frame + hdrlen, /* PN + enc_data + MIC */ + plen - hdrlen, /* PN + enc_data + MIC */ + &plain_len); + + if (plain == NULL) { + RTW_INFO("Failed to decrypt GCMP(%u) frame", key_len); + return _FAIL; + } + + /* Copy @plain back to @frame and free @plain */ + _rtw_memcpy(frame + hdrlen + 8, plain, plain_len); + rtw_mfree(plain, plen - hdrlen + AES_BLOCK_SIZE); + + RTW_DBG_DUMP("gcmp_decipher(): decrypted frame\n", + frame, hdrlen + 8 + plen); + + return _SUCCESS; +} + + +#if defined(CONFIG_IEEE80211W) | defined(CONFIG_TDLS) +u8 _bip_ccmp_protect(const u8 *key, size_t key_len, + const u8 *data, size_t data_len, u8 *mic) +{ + u8 res = _SUCCESS; + + if (key_len == 16) { + if (omac1_aes_128(key, data, data_len, mic)) { + res = _FAIL; + RTW_ERR("%s : omac1_aes_128 fail!", __func__); + } + } else if (key_len == 32) { + if (omac1_aes_256(key, data, data_len, mic)) { + res = _FAIL; + RTW_ERR("%s : omac1_aes_256 fail!", __func__); + } + } else { + RTW_ERR("%s : key_len not match!", __func__); + res = _FAIL; + } + + return res; +} + + +u8 _bip_gcmp_protect(u8 *whdr_pos, size_t len, + const u8 *key, size_t key_len, + const u8 *data, size_t data_len, u8 *mic) +{ + u8 res = _SUCCESS; + u32 mic_len = 16; + u8 nonce[12], *npos; + const u8 *gcmp_ipn; + + gcmp_ipn = whdr_pos + len - mic_len - 6; + + /* Nonce: A2 | IPN */ + _rtw_memcpy(nonce, get_addr2_ptr(whdr_pos), ETH_ALEN); + npos = nonce + ETH_ALEN; + *npos++ = gcmp_ipn[5]; + *npos++ = gcmp_ipn[4]; + *npos++ = gcmp_ipn[3]; + *npos++ = gcmp_ipn[2]; + *npos++ = gcmp_ipn[1]; + *npos++ = gcmp_ipn[0]; + + if (aes_gmac(key, key_len, nonce, sizeof(nonce), + data, data_len, mic)) { + res = _FAIL; + RTW_ERR("%s : aes_gmac fail!", __func__); + } + + return res; +} +#endif /* CONFIG_IEEE80211W */ + + +#ifdef CONFIG_TDLS +void _tdls_generate_tpk(void *sta, const u8 *own_addr, const u8 *bssid) +{ + struct sta_info *psta = (struct sta_info *)sta; + u8 *SNonce = psta->SNonce; + u8 *ANonce = psta->ANonce; + + u8 key_input[SHA256_MAC_LEN]; + const u8 *nonce[2]; + size_t len[2]; + u8 data[3 * ETH_ALEN]; + + /* IEEE Std 802.11z-2010 8.5.9.1: + * TPK-Key-Input = SHA-256(min(SNonce, ANonce) || max(SNonce, ANonce)) + */ + len[0] = 32; + len[1] = 32; + if (_rtw_memcmp2(SNonce, ANonce, 32) < 0) { + nonce[0] = SNonce; + nonce[1] = ANonce; + } else { + nonce[0] = ANonce; + nonce[1] = SNonce; + } + + sha256_vector(2, nonce, len, key_input); + + /* + * TPK = KDF-Hash-Length(TPK-Key-Input, "TDLS PMK", + * min(MAC_I, MAC_R) || max(MAC_I, MAC_R) || BSSID) + */ + + if (_rtw_memcmp2(own_addr, psta->cmn.mac_addr, ETH_ALEN) < 0) { + _rtw_memcpy(data, own_addr, ETH_ALEN); + _rtw_memcpy(data + ETH_ALEN, psta->cmn.mac_addr, ETH_ALEN); + } else { + _rtw_memcpy(data, psta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(data + ETH_ALEN, own_addr, ETH_ALEN); + } + + _rtw_memcpy(data + 2 * ETH_ALEN, bssid, ETH_ALEN); + + sha256_prf(key_input, SHA256_MAC_LEN, "TDLS PMK", data, sizeof(data), (u8 *)&psta->tpk, sizeof(psta->tpk)); +} +#endif /* CONFIG_TDLS */ diff --git a/core/rtw_tdls.c b/core/rtw_tdls.c new file mode 100644 index 0000000..a52baf8 --- /dev/null +++ b/core/rtw_tdls.c @@ -0,0 +1,3522 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_TDLS_C_ + +#include +#include + +#ifdef CONFIG_TDLS +#define ONE_SEC 1000 /* 1000 ms */ + +extern unsigned char MCS_rate_2R[16]; +extern unsigned char MCS_rate_1R[16]; + +inline void rtw_tdls_set_link_established(_adapter *adapter, bool en) +{ + adapter->tdlsinfo.link_established = en; + rtw_mi_update_iface_status(&(adapter->mlmepriv), 0); +} + +void rtw_reset_tdls_info(_adapter *padapter) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + ptdlsinfo->ap_prohibited = _FALSE; + + /* For TDLS channel switch, currently we only allow it to work in wifi logo test mode */ + if (padapter->registrypriv.wifi_spec == 1) + ptdlsinfo->ch_switch_prohibited = _FALSE; + else + ptdlsinfo->ch_switch_prohibited = _TRUE; + + rtw_tdls_set_link_established(padapter, _FALSE); + ptdlsinfo->sta_cnt = 0; + ptdlsinfo->sta_maximum = _FALSE; + +#ifdef CONFIG_TDLS_CH_SW + ptdlsinfo->chsw_info.ch_sw_state = TDLS_STATE_NONE; + ATOMIC_SET(&ptdlsinfo->chsw_info.chsw_on, _FALSE); + ptdlsinfo->chsw_info.off_ch_num = 0; + ptdlsinfo->chsw_info.ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + ptdlsinfo->chsw_info.cur_time = 0; + ptdlsinfo->chsw_info.delay_switch_back = _FALSE; + ptdlsinfo->chsw_info.dump_stack = _FALSE; +#endif + + ptdlsinfo->ch_sensing = 0; + ptdlsinfo->watchdog_count = 0; + ptdlsinfo->dev_discovered = _FALSE; + +#ifdef CONFIG_WFD + ptdlsinfo->wfd_info = &padapter->wfd_info; +#endif + + ptdlsinfo->tdls_sctx = NULL; +} + +int rtw_init_tdls_info(_adapter *padapter) +{ + int res = _SUCCESS; + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + rtw_reset_tdls_info(padapter); + +#ifdef CONFIG_TDLS_DRIVER_SETUP + ptdlsinfo->driver_setup = _TRUE; +#else + ptdlsinfo->driver_setup = _FALSE; +#endif /* CONFIG_TDLS_DRIVER_SETUP */ + + _rtw_spinlock_init(&ptdlsinfo->cmd_lock); + _rtw_spinlock_init(&ptdlsinfo->hdl_lock); + + return res; + +} + +void rtw_free_tdls_info(struct tdls_info *ptdlsinfo) +{ + _rtw_spinlock_free(&ptdlsinfo->cmd_lock); + _rtw_spinlock_free(&ptdlsinfo->hdl_lock); + + _rtw_memset(ptdlsinfo, 0, sizeof(struct tdls_info)); + +} + +void rtw_free_all_tdls_sta(_adapter *padapter, u8 enqueue_cmd) +{ + struct sta_priv *pstapriv = &padapter->stapriv; + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + _irqL irqL; + _list *plist, *phead; + s32 index; + struct sta_info *psta = NULL; + struct sta_info *ptdls_sta[NUM_STA]; + u8 empty_hwaddr[ETH_ALEN] = { 0x00 }; + + _rtw_memset(ptdls_sta, 0x00, sizeof(ptdls_sta)); + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + for (index = 0; index < NUM_STA; index++) { + phead = &(pstapriv->sta_hash[index]); + plist = get_next(phead); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + + plist = get_next(plist); + + if (psta->tdls_sta_state != TDLS_STATE_NONE) + ptdls_sta[index] = psta; + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (index = 0; index < NUM_STA; index++) { + if (ptdls_sta[index]) { + struct TDLSoption_param tdls_param; + + psta = ptdls_sta[index]; + + RTW_INFO("Do tear down to "MAC_FMT" by enqueue_cmd = %d\n", MAC_ARG(psta->cmn.mac_addr), enqueue_cmd); + + _rtw_memcpy(&(tdls_param.addr), psta->cmn.mac_addr, ETH_ALEN); + tdls_param.option = TDLS_TEARDOWN_STA_NO_WAIT; + tdls_hdl(padapter, (unsigned char *)&(tdls_param)); + + rtw_tdls_teardown_pre_hdl(padapter, psta); + + if (enqueue_cmd == _TRUE) + rtw_tdls_cmd(padapter, psta->cmn.mac_addr, TDLS_TEARDOWN_STA_LOCALLY_POST); + else + { + tdls_param.option = TDLS_TEARDOWN_STA_LOCALLY_POST; + tdls_hdl(padapter, (unsigned char *)&(tdls_param)); + } + } + } +} + +int check_ap_tdls_prohibited(u8 *pframe, u8 pkt_len) +{ + u8 tdls_prohibited_bit = 0x40; /* bit(38); TDLS_prohibited */ + + if (pkt_len < 5) + return _FALSE; + + pframe += 4; + if ((*pframe) & tdls_prohibited_bit) + return _TRUE; + + return _FALSE; +} + +int check_ap_tdls_ch_switching_prohibited(u8 *pframe, u8 pkt_len) +{ + u8 tdls_ch_swithcing_prohibited_bit = 0x80; /* bit(39); TDLS_channel_switching prohibited */ + + if (pkt_len < 5) + return _FALSE; + + pframe += 4; + if ((*pframe) & tdls_ch_swithcing_prohibited_bit) + return _TRUE; + + return _FALSE; +} + +u8 rtw_is_tdls_enabled(_adapter *padapter) +{ + return padapter->registrypriv.en_tdls; +} + +void rtw_set_tdls_enable(_adapter *padapter, u8 enable) +{ + padapter->registrypriv.en_tdls = enable; + RTW_INFO("%s: en_tdls = %d\n", __func__, rtw_is_tdls_enabled(padapter)); +} + +void rtw_enable_tdls_func(_adapter *padapter) +{ + if (rtw_is_tdls_enabled(padapter) == _TRUE) + return; + +#if 0 +#ifdef CONFIG_MCC_MODE + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC) == _TRUE) { + RTW_INFO("[TDLS] MCC is running, can't enable TDLS !\n"); + return; + } +#endif +#endif + rtw_set_tdls_enable(padapter, _TRUE); +} + +void rtw_disable_tdls_func(_adapter *padapter, u8 enqueue_cmd) +{ + if (rtw_is_tdls_enabled(padapter) == _FALSE) + return; + + rtw_free_all_tdls_sta(padapter, enqueue_cmd); + rtw_tdls_cmd(padapter, NULL, TDLS_RS_RCR); + rtw_reset_tdls_info(padapter); + + rtw_set_tdls_enable(padapter, _FALSE); +} + +u8 rtw_is_tdls_sta_existed(_adapter *padapter) +{ + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + int i = 0; + _irqL irqL; + _list *plist, *phead; + u8 ret = _FALSE; + + if (rtw_is_tdls_enabled(padapter) == _FALSE) + return _FALSE; + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + if (psta->tdls_sta_state != TDLS_STATE_NONE) { + ret = _TRUE; + goto Exit; + } + } + } + +Exit: + + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + return ret; +} + +u8 rtw_tdls_is_setup_allowed(_adapter *padapter) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + if (is_client_associated_to_ap(padapter) == _FALSE) + return _FALSE; + + if (ptdlsinfo->ap_prohibited == _TRUE) + return _FALSE; + + return _TRUE; +} + +#ifdef CONFIG_TDLS_CH_SW +u8 rtw_tdls_is_chsw_allowed(_adapter *padapter) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + if (ptdlsinfo->ch_switch_prohibited == _TRUE) + return _FALSE; + + if (padapter->registrypriv.wifi_spec == 0) + return _FALSE; + + return _TRUE; +} +#endif + +int _issue_nulldata_to_TDLS_peer_STA(_adapter *padapter, unsigned char *da, unsigned int power_mode, int wait_ms) +{ + int ret = _FAIL; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl, *qc; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + pattrib->hdrlen += 2; + pattrib->qos_en = _TRUE; + pattrib->eosp = 1; + pattrib->ack_policy = 0; + pattrib->mdata = 0; + pattrib->retry_ctrl = _FALSE; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + if (power_mode) + SetPwrMgt(fctrl); + + qc = (unsigned short *)(pframe + pattrib->hdrlen - 2); + + SetPriority(qc, 7); /* Set priority to VO */ + + SetEOSP(qc, pattrib->eosp); + + SetAckpolicy(qc, pattrib->ack_policy); + + _rtw_memcpy(pwlanhdr->addr1, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_QOS_DATA_NULL); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr_qos); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr_qos); + + pattrib->last_txcmdsz = pattrib->pktlen; + + if (wait_ms) + ret = dump_mgntframe_and_wait_ack_timeout(padapter, pmgntframe, wait_ms); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + return ret; + +} + +/* + *wait_ms == 0 means that there is no need to wait ack through C2H_CCX_TX_RPT + *wait_ms > 0 means you want to wait ack through C2H_CCX_TX_RPT, and the value of wait_ms means the interval between each TX + *try_cnt means the maximal TX count to try + */ +int issue_nulldata_to_TDLS_peer_STA(_adapter *padapter, unsigned char *da, unsigned int power_mode, int try_cnt, int wait_ms) +{ + int ret; + int i = 0; + systime start = rtw_get_current_time(); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + +#if 0 + psta = rtw_get_stainfo(&padapter->stapriv, da); + if (psta) { + if (power_mode) + rtw_hal_macid_sleep(padapter, psta->cmn.mac_id); + else + rtw_hal_macid_wakeup(padapter, psta->cmn.mac_id); + } else { + RTW_INFO(FUNC_ADPT_FMT ": Can't find sta info for " MAC_FMT ", skip macid %s!!\n", + FUNC_ADPT_ARG(padapter), MAC_ARG(da), power_mode ? "sleep" : "wakeup"); + rtw_warn_on(1); + } +#endif + + do { + ret = _issue_nulldata_to_TDLS_peer_STA(padapter, da, power_mode, wait_ms); + + i++; + + if (RTW_CANNOT_RUN(padapter)) + break; + + if (i < try_cnt && wait_ms > 0 && ret == _FAIL) + rtw_msleep_os(wait_ms); + + } while ((i < try_cnt) && (ret == _FAIL || wait_ms == 0)); + + if (ret != _FAIL) { + ret = _SUCCESS; +#ifndef DBG_XMIT_ACK + goto exit; +#endif + } + + if (try_cnt && wait_ms) { + if (da) + RTW_INFO(FUNC_ADPT_FMT" to "MAC_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), MAC_ARG(da), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + else + RTW_INFO(FUNC_ADPT_FMT", ch:%u%s, %d/%d in %u ms\n", + FUNC_ADPT_ARG(padapter), rtw_get_oper_ch(padapter), + ret == _SUCCESS ? ", acked" : "", i, try_cnt, rtw_get_passing_time_ms(start)); + } +exit: + return ret; +} + +/* TDLS encryption(if needed) will always be CCMP */ +void rtw_tdls_set_key(_adapter *padapter, struct sta_info *ptdls_sta) +{ + ptdls_sta->dot118021XPrivacy = _AES_; + rtw_setstakey_cmd(padapter, ptdls_sta, TDLS_KEY, _TRUE); +} + +#ifdef CONFIG_80211N_HT +void rtw_tdls_process_ht_cap(_adapter *padapter, struct sta_info *ptdls_sta, u8 *data, u8 Length) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + u8 max_AMPDU_len, min_MPDU_spacing; + u8 cur_ldpc_cap = 0, cur_stbc_cap = 0, cur_beamform_cap = 0; + + /* Save HT capabilities in the sta object */ + _rtw_memset(&ptdls_sta->htpriv.ht_cap, 0, sizeof(struct rtw_ieee80211_ht_cap)); + if (data && Length >= sizeof(struct rtw_ieee80211_ht_cap)) { + ptdls_sta->flags |= WLAN_STA_HT; + ptdls_sta->flags |= WLAN_STA_WME; + + _rtw_memcpy(&ptdls_sta->htpriv.ht_cap, data, sizeof(struct rtw_ieee80211_ht_cap)); + } else { + ptdls_sta->flags &= ~WLAN_STA_HT; + return; + } + + if (ptdls_sta->flags & WLAN_STA_HT) { + if (padapter->registrypriv.ht_enable == _TRUE && is_supported_ht(padapter->registrypriv.wireless_mode) ) { + ptdls_sta->htpriv.ht_option = _TRUE; + ptdls_sta->qos_option = _TRUE; + } else { + ptdls_sta->htpriv.ht_option = _FALSE; + ptdls_sta->qos_option = _FALSE; + } + } + + /* HT related cap */ + if (ptdls_sta->htpriv.ht_option) { + /* Check if sta supports rx ampdu */ + if (padapter->registrypriv.ampdu_enable == 1) + ptdls_sta->htpriv.ampdu_enable = _TRUE; + + /* AMPDU Parameters field */ + /* Get MIN of MAX AMPDU Length Exp */ + if ((pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x3) > (data[2] & 0x3)) + max_AMPDU_len = (data[2] & 0x3); + else + max_AMPDU_len = (pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x3); + /* Get MAX of MIN MPDU Start Spacing */ + if ((pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x1c) > (data[2] & 0x1c)) + min_MPDU_spacing = (pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x1c); + else + min_MPDU_spacing = (data[2] & 0x1c); + ptdls_sta->htpriv.rx_ampdu_min_spacing = max_AMPDU_len | min_MPDU_spacing; + + /* Check if sta support s Short GI 20M */ + if ((phtpriv->sgi_20m == _TRUE) && (ptdls_sta->htpriv.ht_cap.cap_info & cpu_to_le16(IEEE80211_HT_CAP_SGI_20))) + ptdls_sta->htpriv.sgi_20m = _TRUE; + + /* Check if sta support s Short GI 40M */ + if ((phtpriv->sgi_40m == _TRUE) && (ptdls_sta->htpriv.ht_cap.cap_info & cpu_to_le16(IEEE80211_HT_CAP_SGI_40))) + ptdls_sta->htpriv.sgi_40m = _TRUE; + + /* Bwmode would still followed AP's setting */ + if (ptdls_sta->htpriv.ht_cap.cap_info & cpu_to_le16(IEEE80211_HT_CAP_SUP_WIDTH)) { + if (padapter->mlmeextpriv.cur_bwmode >= CHANNEL_WIDTH_40) + ptdls_sta->cmn.bw_mode = CHANNEL_WIDTH_40; + ptdls_sta->htpriv.ch_offset = padapter->mlmeextpriv.cur_ch_offset; + } + + /* Config LDPC Coding Capability */ + if (TEST_FLAG(phtpriv->ldpc_cap, LDPC_HT_ENABLE_TX) && GET_HT_CAP_ELE_LDPC_CAP(data)) { + SET_FLAG(cur_ldpc_cap, (LDPC_HT_ENABLE_TX | LDPC_HT_CAP_TX)); + RTW_INFO("Enable HT Tx LDPC!\n"); + } + ptdls_sta->htpriv.ldpc_cap = cur_ldpc_cap; + + /* Config STBC setting */ + if (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_TX) && GET_HT_CAP_ELE_RX_STBC(data)) { + SET_FLAG(cur_stbc_cap, (STBC_HT_ENABLE_TX | STBC_HT_CAP_TX)); + RTW_INFO("Enable HT Tx STBC!\n"); + } + ptdls_sta->htpriv.stbc_cap = cur_stbc_cap; + +#ifdef CONFIG_BEAMFORMING + /* Config Tx beamforming setting */ + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP(data)) + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE); + + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP(data)) + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE); + ptdls_sta->htpriv.beamform_cap = cur_beamform_cap; + if (cur_beamform_cap) + RTW_INFO("Client HT Beamforming Cap = 0x%02X\n", cur_beamform_cap); +#endif /* CONFIG_BEAMFORMING */ + } + +} + +u8 *rtw_tdls_set_ht_cap(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + rtw_ht_use_default_setting(padapter); + + if (padapter->registrypriv.wifi_spec == 1) { + padapter->mlmepriv.htpriv.sgi_20m = _FALSE; + padapter->mlmepriv.htpriv.sgi_40m = _FALSE; + } + + rtw_restructure_ht_ie(padapter, NULL, pframe, 0, &(pattrib->pktlen), padapter->mlmeextpriv.cur_channel); + + return pframe + pattrib->pktlen; +} +#endif + +#ifdef CONFIG_80211AC_VHT +void rtw_tdls_process_vht_cap(_adapter *padapter, struct sta_info *ptdls_sta, u8 *data, u8 Length) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + u8 cur_ldpc_cap = 0, cur_stbc_cap = 0, tx_nss = 0; + u16 cur_beamform_cap = 0; + u8 *pcap_mcs; + + _rtw_memset(&ptdls_sta->vhtpriv, 0, sizeof(struct vht_priv)); + if (data && Length == 12) { + ptdls_sta->flags |= WLAN_STA_VHT; + + _rtw_memcpy(ptdls_sta->vhtpriv.vht_cap, data, 12); + +#if 0 + if (elems.vht_op_mode_notify && elems.vht_op_mode_notify_len == 1) + _rtw_memcpy(&pstat->vhtpriv.vht_op_mode_notify, elems.vht_op_mode_notify, 1); + else /* for Frame without Operating Mode notify ie; default: 80M */ + pstat->vhtpriv.vht_op_mode_notify = CHANNEL_WIDTH_80; +#else + ptdls_sta->vhtpriv.vht_op_mode_notify = CHANNEL_WIDTH_80; +#endif + } else { + ptdls_sta->flags &= ~WLAN_STA_VHT; + return; + } + + if (ptdls_sta->flags & WLAN_STA_VHT) { + if (REGSTY_IS_11AC_ENABLE(&padapter->registrypriv) + && is_supported_vht(padapter->registrypriv.wireless_mode) + && (!rfctl->country_ent || COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent))) { + ptdls_sta->vhtpriv.vht_option = _TRUE; + ptdls_sta->cmn.ra_info.is_vht_enable = _TRUE; + } + else + ptdls_sta->vhtpriv.vht_option = _FALSE; + } + + /* B4 Rx LDPC */ + if (TEST_FLAG(pvhtpriv->ldpc_cap, LDPC_VHT_ENABLE_TX) && + GET_VHT_CAPABILITY_ELE_RX_LDPC(data)) { + SET_FLAG(cur_ldpc_cap, (LDPC_VHT_ENABLE_TX | LDPC_VHT_CAP_TX)); + RTW_INFO("Current VHT LDPC Setting = %02X\n", cur_ldpc_cap); + } + ptdls_sta->vhtpriv.ldpc_cap = cur_ldpc_cap; + + /* B5 Short GI for 80 MHz */ + ptdls_sta->vhtpriv.sgi_80m = (GET_VHT_CAPABILITY_ELE_SHORT_GI80M(data) & pvhtpriv->sgi_80m) ? _TRUE : _FALSE; + + /* B8 B9 B10 Rx STBC */ + if (TEST_FLAG(pvhtpriv->stbc_cap, STBC_VHT_ENABLE_TX) && + GET_VHT_CAPABILITY_ELE_RX_STBC(data)) { + SET_FLAG(cur_stbc_cap, (STBC_VHT_ENABLE_TX | STBC_VHT_CAP_TX)); + RTW_INFO("Current VHT STBC Setting = %02X\n", cur_stbc_cap); + } + ptdls_sta->vhtpriv.stbc_cap = cur_stbc_cap; + + #ifdef CONFIG_BEAMFORMING + /* B11 SU Beamformer Capable, the target supports Beamformer and we are Beamformee */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE) && + GET_VHT_CAPABILITY_ELE_SU_BFEE(data)) + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE); + + /* B12 SU Beamformee Capable, the target supports Beamformee and we are Beamformer */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE) && + GET_VHT_CAPABILITY_ELE_SU_BFER(data)) + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE); + ptdls_sta->vhtpriv.beamform_cap = cur_beamform_cap; + ptdls_sta->cmn.bf_info.vht_beamform_cap = cur_beamform_cap; + if (cur_beamform_cap) + RTW_INFO("Current VHT Beamforming Setting = %02X\n", cur_beamform_cap); + #endif /*CONFIG_BEAMFORMING*/ + + /* B23 B24 B25 Maximum A-MPDU Length Exponent */ + ptdls_sta->vhtpriv.ampdu_len = GET_VHT_CAPABILITY_ELE_MAX_RXAMPDU_FACTOR(data); + + pcap_mcs = GET_VHT_CAPABILITY_ELE_RX_MCS(data); + tx_nss = GET_HAL_TX_NSS(padapter); + rtw_vht_nss_to_mcsmap(tx_nss, ptdls_sta->vhtpriv.vht_mcs_map, pcap_mcs); + ptdls_sta->vhtpriv.vht_highest_rate = rtw_get_vht_highest_rate(ptdls_sta->vhtpriv.vht_mcs_map); +} + +void rtw_tdls_process_vht_operation(_adapter *padapter, struct sta_info *ptdls_sta, u8 *data, u8 Length) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct registry_priv *regsty = adapter_to_regsty(padapter); + u8 operation_bw = 0; + + if (GET_VHT_OPERATION_ELE_CHL_WIDTH(data) >= 1) { + + operation_bw = CHANNEL_WIDTH_80; + + if (hal_is_bw_support(padapter, operation_bw) && REGSTY_IS_BW_5G_SUPPORT(regsty, operation_bw) + && (operation_bw <= pmlmeext->cur_bwmode)) + ptdls_sta->cmn.bw_mode = operation_bw; + else + ptdls_sta->cmn.bw_mode = pmlmeext->cur_bwmode; + } else + ptdls_sta->cmn.bw_mode = pmlmeext->cur_bwmode; +} + +void rtw_tdls_process_vht_op_mode_notify(_adapter *padapter, struct sta_info *ptdls_sta, u8 *data, u8 Length) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct registry_priv *regsty = adapter_to_regsty(padapter); + u8 target_bw; + u8 target_rxss, current_rxss; + + if (pvhtpriv->vht_option == _FALSE) + return; + + target_bw = GET_VHT_OPERATING_MODE_FIELD_CHNL_WIDTH(data); + target_rxss = (GET_VHT_OPERATING_MODE_FIELD_RX_NSS(data) + 1); + + if (hal_is_bw_support(padapter, target_bw) && REGSTY_IS_BW_5G_SUPPORT(regsty, target_bw) + && (target_bw <= pmlmeext->cur_bwmode)) + ptdls_sta->cmn.bw_mode = target_bw; + else + ptdls_sta->cmn.bw_mode = pmlmeext->cur_bwmode; + + current_rxss = rtw_vht_mcsmap_to_nss(ptdls_sta->vhtpriv.vht_mcs_map); + if (target_rxss != current_rxss) { + u8 vht_mcs_map[2] = {}; + + rtw_vht_nss_to_mcsmap(target_rxss, vht_mcs_map, ptdls_sta->vhtpriv.vht_mcs_map); + _rtw_memcpy(ptdls_sta->vhtpriv.vht_mcs_map, vht_mcs_map, 2); + } +} + +u8 *rtw_tdls_set_aid(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + return rtw_set_ie(pframe, EID_AID, 2, (u8 *)&(padapter->mlmepriv.cur_network.aid), &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_vht_cap(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + u32 ie_len = 0; + + rtw_vht_use_default_setting(padapter); + + ie_len = rtw_build_vht_cap_ie(padapter, pframe); + pattrib->pktlen += ie_len; + + return pframe + ie_len; +} + +u8 *rtw_tdls_set_vht_operation(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib, u8 channel) +{ + u32 ie_len = 0; + + ie_len = rtw_build_vht_operation_ie(padapter, pframe, channel); + pattrib->pktlen += ie_len; + + return pframe + ie_len; +} + +u8 *rtw_tdls_set_vht_op_mode_notify(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib, u8 bw) +{ + u32 ie_len = 0; + + ie_len = rtw_build_vht_op_mode_notify_ie(padapter, pframe, bw); + pattrib->pktlen += ie_len; + + return pframe + ie_len; +} +#endif + + +u8 *rtw_tdls_set_sup_ch(_adapter *adapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + u8 sup_ch[30 * 2] = {0x00}, ch_set_idx = 0, sup_ch_idx = 2; + + while (ch_set_idx < rfctl->max_chan_nums && rfctl->channel_set[ch_set_idx].ChannelNum != 0) { + if (rfctl->channel_set[ch_set_idx].ChannelNum <= 14) { + /* TODO: fix 2.4G supported channel when channel doesn't start from 1 and continuous */ + sup_ch[0] = 1; /* First channel number */ + sup_ch[1] = rfctl->channel_set[ch_set_idx].ChannelNum; /* Number of channel */ + } else { + sup_ch[sup_ch_idx++] = rfctl->channel_set[ch_set_idx].ChannelNum; + sup_ch[sup_ch_idx++] = 1; + } + ch_set_idx++; + } + + return rtw_set_ie(pframe, _SUPPORTED_CH_IE_, sup_ch_idx, sup_ch, &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_rsnie(struct tdls_txmgmt *ptxmgmt, u8 *pframe, struct pkt_attrib *pattrib, int init, struct sta_info *ptdls_sta) +{ + u8 *p = NULL; + int len = 0; + + if (ptxmgmt->len > 0) + p = rtw_get_ie(ptxmgmt->buf, _RSN_IE_2_, &len, ptxmgmt->len); + + if (p != NULL) + return rtw_set_ie(pframe, _RSN_IE_2_, len, p + 2, &(pattrib->pktlen)); + else if (init == _TRUE) + return rtw_set_ie(pframe, _RSN_IE_2_, sizeof(TDLS_RSNIE), TDLS_RSNIE, &(pattrib->pktlen)); + else + return rtw_set_ie(pframe, _RSN_IE_2_, sizeof(ptdls_sta->TDLS_RSNIE), ptdls_sta->TDLS_RSNIE, &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_ext_cap(u8 *pframe, struct pkt_attrib *pattrib) +{ + return rtw_set_ie(pframe, _EXT_CAP_IE_ , sizeof(TDLS_EXT_CAPIE), TDLS_EXT_CAPIE, &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_qos_cap(u8 *pframe, struct pkt_attrib *pattrib) +{ + return rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, sizeof(TDLS_WMMIE), TDLS_WMMIE, &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_ftie(struct tdls_txmgmt *ptxmgmt, u8 *pframe, struct pkt_attrib *pattrib, u8 *ANonce, u8 *SNonce) +{ + struct wpa_tdls_ftie FTIE = {0}; + u8 *p = NULL; + int len = 0; + + if (ptxmgmt->len > 0) + p = rtw_get_ie(ptxmgmt->buf, _FTIE_, &len, ptxmgmt->len); + + if (p != NULL) + return rtw_set_ie(pframe, _FTIE_, len, p + 2, &(pattrib->pktlen)); + else { + if (ANonce != NULL) + _rtw_memcpy(FTIE.Anonce, ANonce, WPA_NONCE_LEN); + if (SNonce != NULL) + _rtw_memcpy(FTIE.Snonce, SNonce, WPA_NONCE_LEN); + + return rtw_set_ie(pframe, _FTIE_, TDLS_FTIE_DATA_LEN, + (u8 *)FTIE.data, &(pattrib->pktlen)); + } +} + +u8 *rtw_tdls_set_timeout_interval(struct tdls_txmgmt *ptxmgmt, u8 *pframe, struct pkt_attrib *pattrib, int init, struct sta_info *ptdls_sta) +{ + u8 timeout_itvl[5]; /* set timeout interval to maximum value */ + u32 timeout_interval = TDLS_TPK_RESEND_COUNT; + u8 *p = NULL; + int len = 0; + + if (ptxmgmt->len > 0) + p = rtw_get_ie(ptxmgmt->buf, _TIMEOUT_ITVL_IE_, &len, ptxmgmt->len); + + if (p != NULL) + return rtw_set_ie(pframe, _TIMEOUT_ITVL_IE_, len, p + 2, &(pattrib->pktlen)); + else { + /* Timeout interval */ + timeout_itvl[0] = 0x02; + if (init == _TRUE) + _rtw_memcpy(timeout_itvl + 1, &timeout_interval, 4); + else + _rtw_memcpy(timeout_itvl + 1, (u8 *)(&ptdls_sta->TDLS_PeerKey_Lifetime), 4); + + return rtw_set_ie(pframe, _TIMEOUT_ITVL_IE_, 5, timeout_itvl, &(pattrib->pktlen)); + } +} + +u8 *rtw_tdls_set_bss_coexist(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + u8 iedata = 0; + + if (padapter->mlmepriv.num_FortyMHzIntolerant > 0) + iedata |= BIT(2); /* 20 MHz BSS Width Request */ + + /* Information Bit should be set by TDLS test plan 5.9 */ + iedata |= BIT(0); + return rtw_set_ie(pframe, EID_BSSCoexistence, 1, &iedata, &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_payload_type(u8 *pframe, struct pkt_attrib *pattrib) +{ + u8 payload_type = 0x02; + return rtw_set_fixed_ie(pframe, 1, &(payload_type), &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_category(u8 *pframe, struct pkt_attrib *pattrib, u8 category) +{ + return rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_action(u8 *pframe, struct pkt_attrib *pattrib, struct tdls_txmgmt *ptxmgmt) +{ + return rtw_set_fixed_ie(pframe, 1, &(ptxmgmt->action_code), &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_status_code(u8 *pframe, struct pkt_attrib *pattrib, struct tdls_txmgmt *ptxmgmt) +{ + return rtw_set_fixed_ie(pframe, 2, (u8 *)&(ptxmgmt->status_code), &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_dialog(u8 *pframe, struct pkt_attrib *pattrib, struct tdls_txmgmt *ptxmgmt) +{ + u8 dialogtoken = 1; + if (ptxmgmt->dialog_token) + return rtw_set_fixed_ie(pframe, 1, &(ptxmgmt->dialog_token), &(pattrib->pktlen)); + else + return rtw_set_fixed_ie(pframe, 1, &(dialogtoken), &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_reg_class(u8 *pframe, struct pkt_attrib *pattrib, struct sta_info *ptdls_sta) +{ + u8 reg_class = 22; + return rtw_set_fixed_ie(pframe, 1, &(reg_class), &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_second_channel_offset(u8 *pframe, struct pkt_attrib *pattrib, u8 ch_offset) +{ + return rtw_set_ie(pframe, EID_SecondaryChnlOffset , 1, &ch_offset, &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_capability(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + u8 cap_from_ie[2] = {0}; + + _rtw_memcpy(cap_from_ie, rtw_get_capability_from_ie(pmlmeinfo->network.IEs), 2); + + return rtw_set_fixed_ie(pframe, 2, cap_from_ie, &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_supported_rate(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + u8 bssrate[NDIS_802_11_LENGTH_RATES_EX]; + int bssrate_len = 0; + u8 more_supportedrates = 0; + + rtw_set_supported_rate(bssrate, (padapter->registrypriv.wireless_mode == WIRELESS_MODE_MAX) ? padapter->mlmeextpriv.cur_wireless_mode : padapter->registrypriv.wireless_mode); + bssrate_len = rtw_get_rateset_len(bssrate); + + if (bssrate_len > 8) { + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_ , 8, bssrate, &(pattrib->pktlen)); + more_supportedrates = 1; + } else + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_ , bssrate_len , bssrate, &(pattrib->pktlen)); + + /* extended supported rates */ + if (more_supportedrates == 1) + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_ , (bssrate_len - 8), (bssrate + 8), &(pattrib->pktlen)); + + return pframe; +} + +u8 *rtw_tdls_set_sup_reg_class(u8 *pframe, struct pkt_attrib *pattrib) +{ + return rtw_set_ie(pframe, _SRC_IE_ , sizeof(TDLS_SRC), TDLS_SRC, &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_linkid(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib, u8 init) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + u8 link_id_addr[18] = {0}; + + _rtw_memcpy(link_id_addr, get_my_bssid(&(pmlmeinfo->network)), 6); + + if (init == _TRUE) { + _rtw_memcpy((link_id_addr + 6), pattrib->src, 6); + _rtw_memcpy((link_id_addr + 12), pattrib->dst, 6); + } else { + _rtw_memcpy((link_id_addr + 6), pattrib->dst, 6); + _rtw_memcpy((link_id_addr + 12), pattrib->src, 6); + } + return rtw_set_ie(pframe, _LINK_ID_IE_, 18, link_id_addr, &(pattrib->pktlen)); +} + +#ifdef CONFIG_TDLS_CH_SW +u8 *rtw_tdls_set_target_ch(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + u8 target_ch = 1; + if (padapter->tdlsinfo.chsw_info.off_ch_num) + return rtw_set_fixed_ie(pframe, 1, &(padapter->tdlsinfo.chsw_info.off_ch_num), &(pattrib->pktlen)); + else + return rtw_set_fixed_ie(pframe, 1, &(target_ch), &(pattrib->pktlen)); +} + +u8 *rtw_tdls_set_ch_sw(u8 *pframe, struct pkt_attrib *pattrib, struct sta_info *ptdls_sta) +{ + u8 ch_switch_timing[4] = {0}; + u16 switch_time = (ptdls_sta->ch_switch_time >= TDLS_CH_SWITCH_TIME * 1000) ? + ptdls_sta->ch_switch_time : TDLS_CH_SWITCH_TIME; + u16 switch_timeout = (ptdls_sta->ch_switch_timeout >= TDLS_CH_SWITCH_TIMEOUT * 1000) ? + ptdls_sta->ch_switch_timeout : TDLS_CH_SWITCH_TIMEOUT; + + _rtw_memcpy(ch_switch_timing, &switch_time, 2); + _rtw_memcpy(ch_switch_timing + 2, &switch_timeout, 2); + + return rtw_set_ie(pframe, _CH_SWITCH_TIMING_, 4, ch_switch_timing, &(pattrib->pktlen)); +} + +void rtw_tdls_set_ch_sw_oper_control(_adapter *padapter, u8 enable) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 bcn_early_case; + + if (enable == _TRUE) { +#ifdef CONFIG_TDLS_CH_SW_V2 + pHalData->ch_switch_offload = _TRUE; +#endif + +#ifdef CONFIG_TDLS_CH_SW_BY_DRV + pHalData->ch_switch_offload = _FALSE; +#endif + bcn_early_case = TDLS_BCN_ERLY_ON; + } + else { + pHalData->ch_switch_offload = _FALSE; + bcn_early_case = TDLS_BCN_ERLY_OFF; + } + + if (ATOMIC_READ(&padapter->tdlsinfo.chsw_info.chsw_on) != enable) + ATOMIC_SET(&padapter->tdlsinfo.chsw_info.chsw_on, enable); + + rtw_hal_set_hwreg(padapter, HW_VAR_BCN_EARLY_C2H_RPT, &enable); + rtw_hal_set_hwreg(padapter, HW_VAR_SET_DRV_ERLY_INT, &bcn_early_case); + RTW_INFO("[TDLS] %s Bcn Early C2H Report\n", (enable == _TRUE) ? "Start" : "Stop"); +} + +void rtw_tdls_ch_sw_back_to_base_chnl(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv; + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + + pmlmepriv = &padapter->mlmepriv; + + if ((ATOMIC_READ(&pchsw_info->chsw_on) == _TRUE) && + (padapter->mlmeextpriv.cur_channel != rtw_get_oper_ch(padapter))) + rtw_tdls_cmd(padapter, pchsw_info->addr, TDLS_CH_SW_TO_BASE_CHNL_UNSOLICITED); +} + +#ifndef CONFIG_TDLS_CH_SW_V2 +static void rtw_tdls_chsw_oper_init(_adapter *padapter, u32 timeout_ms) +{ + struct submit_ctx *chsw_sctx = &padapter->tdlsinfo.chsw_info.chsw_sctx; + + rtw_sctx_init(chsw_sctx, timeout_ms); +} + +static int rtw_tdls_chsw_oper_wait(_adapter *padapter) +{ + struct submit_ctx *chsw_sctx = &padapter->tdlsinfo.chsw_info.chsw_sctx; + + return rtw_sctx_wait(chsw_sctx, __func__); +} + +void rtw_tdls_chsw_oper_done(_adapter *padapter) +{ + struct submit_ctx *chsw_sctx = &padapter->tdlsinfo.chsw_info.chsw_sctx; + + rtw_sctx_done(&chsw_sctx); +} +#endif + +s32 rtw_tdls_do_ch_sw(_adapter *padapter, struct sta_info *ptdls_sta, u8 chnl_type, u8 channel, u8 channel_offset, u16 bwmode, u16 ch_switch_time) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 center_ch, chnl_offset80 = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + u32 ch_sw_time_start, ch_sw_time_spent, wait_time; + u8 take_care_iqk; + s32 ret = _FAIL; + + ch_sw_time_start = rtw_systime_to_ms(rtw_get_current_time()); + + /* set mac_id sleep before channel switch */ + rtw_hal_macid_sleep(padapter, ptdls_sta->cmn.mac_id); + +#if defined(CONFIG_TDLS_CH_SW_BY_DRV) || defined(CONFIG_TDLS_CH_SW_V2) + set_channel_bwmode(padapter, channel, channel_offset, bwmode); + ret = _SUCCESS; +#else + rtw_tdls_chsw_oper_init(padapter, TDLS_CH_SWITCH_OPER_OFFLOAD_TIMEOUT); + + /* channel switch IOs offload to FW */ + if (rtw_hal_ch_sw_oper_offload(padapter, channel, channel_offset, bwmode) == _SUCCESS) { + if (rtw_tdls_chsw_oper_wait(padapter) == _SUCCESS) { + /* set channel and bw related variables in driver */ + _enter_critical_mutex(&(adapter_to_dvobj(padapter)->setch_mutex), NULL); + + rtw_set_oper_ch(padapter, channel); + rtw_set_oper_choffset(padapter, channel_offset); + rtw_set_oper_bw(padapter, bwmode); + + center_ch = rtw_get_center_ch(channel, bwmode, channel_offset); + pHalData->current_channel = center_ch; + pHalData->CurrentCenterFrequencyIndex1 = center_ch; + pHalData->current_channel_bw = bwmode; + pHalData->nCur40MhzPrimeSC = channel_offset; + + if (bwmode == CHANNEL_WIDTH_80) { + if (center_ch > channel) + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_LOWER; + else if (center_ch < channel) + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_UPPER; + else + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + pHalData->nCur80MhzPrimeSC = chnl_offset80; + + pHalData->CurrentCenterFrequencyIndex1 = center_ch; + + _exit_critical_mutex(&(adapter_to_dvobj(padapter)->setch_mutex), NULL); + + rtw_hal_get_hwreg(padapter, HW_VAR_CH_SW_NEED_TO_TAKE_CARE_IQK_INFO, &take_care_iqk); + if (take_care_iqk == _TRUE) + rtw_hal_ch_sw_iqk_info_restore(padapter, CH_SW_USE_CASE_TDLS); + + ret = _SUCCESS; + } else + RTW_INFO("[TDLS] chsw oper wait fail !!\n"); + } +#endif + + if (ret == _SUCCESS) { + ch_sw_time_spent = rtw_systime_to_ms(rtw_get_current_time()) - ch_sw_time_start; + if (chnl_type == TDLS_CH_SW_OFF_CHNL) { + if ((u32)ch_switch_time / 1000 > ch_sw_time_spent) + wait_time = (u32)ch_switch_time / 1000 - ch_sw_time_spent; + else + wait_time = 0; + + if (wait_time > 0) + rtw_msleep_os(wait_time); + } + } + + /* set mac_id wakeup after channel switch */ + rtw_hal_macid_wakeup(padapter, ptdls_sta->cmn.mac_id); + + return ret; +} +#endif + +u8 *rtw_tdls_set_wmm_params(_adapter *padapter, u8 *pframe, struct pkt_attrib *pattrib) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 wmm_param_ele[24] = {0}; + + if (&pmlmeinfo->WMM_param) { + _rtw_memcpy(wmm_param_ele, WMM_PARA_OUI, 6); + if (_rtw_memcmp(&pmlmeinfo->WMM_param, &wmm_param_ele[6], 18) == _TRUE) + /* Use default WMM Param */ + _rtw_memcpy(wmm_param_ele + 6, (u8 *)&TDLS_WMM_PARAM_IE, sizeof(TDLS_WMM_PARAM_IE)); + else + _rtw_memcpy(wmm_param_ele + 6, (u8 *)&pmlmeinfo->WMM_param, sizeof(pmlmeinfo->WMM_param)); + return rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, 24, wmm_param_ele, &(pattrib->pktlen)); + } else + return pframe; +} + +#ifdef CONFIG_WFD +void rtw_tdls_process_wfd_ie(struct tdls_info *ptdlsinfo, u8 *ptr, u8 length) +{ + u8 *wfd_ie; + u32 wfd_ielen = 0; + + if (!hal_chk_wl_func(tdls_info_to_adapter(ptdlsinfo), WL_FUNC_MIRACAST)) + return; + + /* Try to get the TCP port information when receiving the negotiation response. */ + + wfd_ie = rtw_get_wfd_ie(ptr, length, NULL, &wfd_ielen); + while (wfd_ie) { + u8 *attr_content; + u32 attr_contentlen = 0; + int i; + + RTW_INFO("[%s] WFD IE Found!!\n", __FUNCTION__); + attr_content = rtw_get_wfd_attr_content(wfd_ie, wfd_ielen, WFD_ATTR_DEVICE_INFO, NULL, &attr_contentlen); + if (attr_content && attr_contentlen) { + ptdlsinfo->wfd_info->peer_rtsp_ctrlport = RTW_GET_BE16(attr_content + 2); + RTW_INFO("[%s] Peer PORT NUM = %d\n", __FUNCTION__, ptdlsinfo->wfd_info->peer_rtsp_ctrlport); + } + + attr_content = rtw_get_wfd_attr_content(wfd_ie, wfd_ielen, WFD_ATTR_LOCAL_IP_ADDR, NULL, &attr_contentlen); + if (attr_content && attr_contentlen) { + _rtw_memcpy(ptdlsinfo->wfd_info->peer_ip_address, (attr_content + 1), 4); + RTW_INFO("[%s] Peer IP = %02u.%02u.%02u.%02u\n", __FUNCTION__, + ptdlsinfo->wfd_info->peer_ip_address[0], ptdlsinfo->wfd_info->peer_ip_address[1], + ptdlsinfo->wfd_info->peer_ip_address[2], ptdlsinfo->wfd_info->peer_ip_address[3]); + } + + wfd_ie = rtw_get_wfd_ie(wfd_ie + wfd_ielen, (ptr + length) - (wfd_ie + wfd_ielen), NULL, &wfd_ielen); + } +} + +int issue_tunneled_probe_req(_adapter *padapter) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + u8 baddr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + struct tdls_txmgmt txmgmt; + int ret = _FAIL; + + RTW_INFO("[%s]\n", __FUNCTION__); + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + txmgmt.action_code = TUNNELED_PROBE_REQ; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, baddr, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, &txmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; +exit: + + return ret; +} + +int issue_tunneled_probe_rsp(_adapter *padapter, union recv_frame *precv_frame) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct tdls_txmgmt txmgmt; + int ret = _FAIL; + + RTW_INFO("[%s]\n", __FUNCTION__); + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + txmgmt.action_code = TUNNELED_PROBE_RSP; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, precv_frame->u.hdr.attrib.src, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, &txmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; +exit: + + return ret; +} +#endif /* CONFIG_WFD */ + +int issue_tdls_setup_req(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, int wait_ack) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *ptdls_sta = NULL; + _irqL irqL; + int ret = _FAIL; + /* Retry timer should be set at least 301 sec, using TPK_count counting 301 times. */ + u32 timeout_interval = TDLS_TPK_RESEND_COUNT; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + if (rtw_tdls_is_setup_allowed(padapter) == _FALSE) + goto exit; + + if (IS_MCAST(ptxmgmt->peer)) + goto exit; + + ptdls_sta = rtw_get_stainfo(pstapriv, ptxmgmt->peer); + if (ptdlsinfo->sta_maximum == _TRUE) { + if (ptdls_sta == NULL) + goto exit; + else if (!(ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE)) + goto exit; + } + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + if (ptdls_sta == NULL) { + ptdls_sta = rtw_alloc_stainfo(pstapriv, ptxmgmt->peer); + if (ptdls_sta == NULL) { + RTW_INFO("[%s] rtw_alloc_stainfo fail\n", __FUNCTION__); + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + ptdlsinfo->sta_cnt++; + } + + ptxmgmt->action_code = TDLS_SETUP_REQUEST; + + pattrib = &pmgntframe->attrib; + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptxmgmt->peer, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + + if (ptdlsinfo->sta_cnt == MAX_ALLOWED_TDLS_STA_NUM) + ptdlsinfo->sta_maximum = _TRUE; + + ptdls_sta->tdls_sta_state |= TDLS_RESPONDER_STATE; + + if (rtw_tdls_is_driver_setup(padapter) == _TRUE) { + ptdls_sta->TDLS_PeerKey_Lifetime = timeout_interval; + _set_timer(&ptdls_sta->handshake_timer, TDLS_HANDSHAKE_TIME); + } + + pattrib->qsel = pattrib->priority; + + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, ptxmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + + return ret; +} + +int _issue_tdls_teardown(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta, u8 wait_ack) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct sta_priv *pstapriv = &padapter->stapriv; + _irqL irqL; + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + ptxmgmt->action_code = TDLS_TEARDOWN; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + rtw_mi_set_scan_deny(padapter, 550); + rtw_mi_scan_abort(padapter, _TRUE); + + pattrib = &pmgntframe->attrib; + + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptxmgmt->peer, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + + if (ptxmgmt->status_code == _RSON_TDLS_TEAR_UN_RSN_) + _rtw_memcpy(pattrib->ra, ptxmgmt->peer, ETH_ALEN); + else + _rtw_memcpy(pattrib->ra, get_bssid(pmlmepriv), ETH_ALEN); + + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, ptxmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + + if (rtw_tdls_is_driver_setup(padapter) == _TRUE) + if (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) + if (pattrib->encrypt) + _cancel_timer_ex(&ptdls_sta->TPK_timer); + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack(padapter, pmgntframe); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + + return ret; +} + +int issue_tdls_teardown(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, u8 wait_ack) +{ + struct sta_info *ptdls_sta = NULL; + int ret = _FAIL; + + ptdls_sta = rtw_get_stainfo(&(padapter->stapriv), ptxmgmt->peer); + if (ptdls_sta == NULL) { + RTW_INFO("No tdls_sta for tearing down\n"); + goto exit; + } + + ret = _issue_tdls_teardown(padapter, ptxmgmt, ptdls_sta, wait_ack); + if ((ptxmgmt->status_code == _RSON_TDLS_TEAR_UN_RSN_) && (ret == _FAIL)) { + /* Change status code and send teardown again via AP */ + ptxmgmt->status_code = _RSON_TDLS_TEAR_TOOFAR_; + ret = _issue_tdls_teardown(padapter, ptxmgmt, ptdls_sta, wait_ack); + } + + if (rtw_tdls_is_driver_setup(padapter)) { + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + rtw_tdls_cmd(padapter, ptxmgmt->peer, TDLS_TEARDOWN_STA_LOCALLY_POST); + } + +exit: + return ret; +} + +int issue_tdls_dis_req(_adapter *padapter, struct tdls_txmgmt *ptxmgmt) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + ptxmgmt->action_code = TDLS_DISCOVERY_REQUEST; + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptxmgmt->peer, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, ptxmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + dump_mgntframe(padapter, pmgntframe); + RTW_INFO("issue tdls dis req\n"); + + ret = _SUCCESS; +exit: + + return ret; +} + +int issue_tdls_setup_rsp(_adapter *padapter, struct tdls_txmgmt *ptxmgmt) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + ptxmgmt->action_code = TDLS_SETUP_RESPONSE; + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptxmgmt->peer, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, get_bssid(&(padapter->mlmepriv)), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, ptxmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + + dump_mgntframe(padapter, pmgntframe); + + ret = _SUCCESS; +exit: + + return ret; + +} + +int issue_tdls_setup_cfm(_adapter *padapter, struct tdls_txmgmt *ptxmgmt) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + ptxmgmt->action_code = TDLS_SETUP_CONFIRM; + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptxmgmt->peer, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, get_bssid(&padapter->mlmepriv), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, ptxmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + + dump_mgntframe(padapter, pmgntframe); + + ret = _SUCCESS; +exit: + + return ret; + +} + +/* TDLS Discovery Response frame is a management action frame */ +int issue_tdls_dis_rsp(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, u8 privacy) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + /* unicast probe request frame */ + _rtw_memcpy(pwlanhdr->addr1, ptxmgmt->peer, ETH_ALEN); + _rtw_memcpy(pattrib->dst, pwlanhdr->addr1, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->src, pwlanhdr->addr2, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_bssid(&padapter->mlmepriv), ETH_ALEN); + _rtw_memcpy(pattrib->ra, pwlanhdr->addr3, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + rtw_build_tdls_dis_rsp_ies(padapter, pmgntframe, pframe, ptxmgmt, privacy); + + pattrib->nr_frags = 1; + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + +exit: + return ret; +} + +int issue_tdls_peer_traffic_rsp(_adapter *padapter, struct sta_info *ptdls_sta, struct tdls_txmgmt *ptxmgmt) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + ptxmgmt->action_code = TDLS_PEER_TRAFFIC_RESPONSE; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptdls_sta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, ptdls_sta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, ptxmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + +exit: + + return ret; +} + +int issue_tdls_peer_traffic_indication(_adapter *padapter, struct sta_info *ptdls_sta) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct tdls_txmgmt txmgmt; + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + txmgmt.action_code = TDLS_PEER_TRAFFIC_INDICATION; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptdls_sta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + /* PTI frame's priority should be AC_VO */ + pattrib->priority = 7; + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, &txmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + +exit: + + return ret; +} + +#ifdef CONFIG_TDLS_CH_SW +int issue_tdls_ch_switch_req(_adapter *padapter, struct sta_info *ptdls_sta) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct tdls_txmgmt txmgmt; + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + if (rtw_tdls_is_chsw_allowed(padapter) == _FALSE) { + RTW_INFO("[TDLS] Ignore %s since channel switch is not allowed\n", __func__); + goto exit; + } + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + txmgmt.action_code = TDLS_CHANNEL_SWITCH_REQUEST; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptdls_sta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, ptdls_sta->cmn.mac_addr, ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, &txmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; +exit: + + return ret; +} + +int issue_tdls_ch_switch_rsp(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, int wait_ack) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + int ret = _FAIL; + + RTW_INFO("[TDLS] %s\n", __FUNCTION__); + + if (rtw_tdls_is_chsw_allowed(padapter) == _FALSE) { + RTW_INFO("[TDLS] Ignore %s since channel switch is not allowed\n", __func__); + goto exit; + } + + ptxmgmt->action_code = TDLS_CHANNEL_SWITCH_RESPONSE; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto exit; + + pattrib = &pmgntframe->attrib; + + pmgntframe->frame_tag = DATA_FRAMETAG; + pattrib->ether_type = 0x890d; + + _rtw_memcpy(pattrib->dst, ptxmgmt->peer, ETH_ALEN); + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ra, ptxmgmt->peer, ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + + update_tdls_attrib(padapter, pattrib); + pattrib->qsel = pattrib->priority; + /* + _enter_critical_bh(&pxmitpriv->lock, &irqL); + if(xmitframe_enqueue_for_tdls_sleeping_sta(padapter, pmgntframe)==_TRUE){ + _exit_critical_bh(&pxmitpriv->lock, &irqL); + return _FALSE; + } + */ + if (rtw_xmit_tdls_coalesce(padapter, pmgntframe, ptxmgmt) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pmgntframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pmgntframe); + goto exit; + } + + if (wait_ack) + ret = dump_mgntframe_and_wait_ack_timeout(padapter, pmgntframe, 10); + else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } +exit: + + return ret; +} +#endif + +int On_TDLS_Dis_Rsp(_adapter *padapter, union recv_frame *precv_frame) +{ + struct sta_info *ptdls_sta = NULL, *psta = rtw_get_stainfo(&(padapter->stapriv), get_bssid(&(padapter->mlmepriv))); + struct recv_priv *precvpriv = &(padapter->recvpriv); + u8 *ptr = precv_frame->u.hdr.rx_data, *psa; + struct rx_pkt_attrib *pattrib = &(precv_frame->u.hdr.attrib); + struct tdls_info *ptdlsinfo = &(padapter->tdlsinfo); + u8 empty_addr[ETH_ALEN] = { 0x00 }; + int rssi = 0; + struct tdls_txmgmt txmgmt; + int ret = _SUCCESS; + + if (psta) + rssi = psta->cmn.rssi_stat.rssi; + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + /* WFDTDLS: for sigma test, not to setup direct link automatically */ + ptdlsinfo->dev_discovered = _TRUE; + + psa = get_sa(ptr); + ptdls_sta = rtw_get_stainfo(&(padapter->stapriv), psa); + if (ptdls_sta != NULL) + ptdls_sta->sta_stats.rx_tdls_disc_rsp_pkts++; + +#ifdef CONFIG_TDLS_AUTOSETUP + if (ptdls_sta != NULL) { + /* Record the tdls sta with lowest signal strength */ + if (ptdlsinfo->sta_maximum == _TRUE && ptdls_sta->alive_count >= 1) { + if (_rtw_memcmp(ptdlsinfo->ss_record.macaddr, empty_addr, ETH_ALEN)) { + _rtw_memcpy(ptdlsinfo->ss_record.macaddr, psa, ETH_ALEN); + ptdlsinfo->ss_record.RxPWDBAll = pattrib->phy_info.rx_pwdb_all; + } else { + if (ptdlsinfo->ss_record.RxPWDBAll < pattrib->phy_info.rx_pwdb_all) { + _rtw_memcpy(ptdlsinfo->ss_record.macaddr, psa, ETH_ALEN); + ptdlsinfo->ss_record.RxPWDBAll = pattrib->phy_info.rx_pwdb_all; + } + } + } + } else { + if (ptdlsinfo->sta_maximum == _TRUE) { + if (_rtw_memcmp(ptdlsinfo->ss_record.macaddr, empty_addr, ETH_ALEN)) { + /* All traffics are busy, do not set up another direct link. */ + ret = _FAIL; + goto exit; + } else { + if (pattrib->phy_info.rx_pwdb_all > ptdlsinfo->ss_record.RxPWDBAll) { + _rtw_memcpy(txmgmt.peer, ptdlsinfo->ss_record.macaddr, ETH_ALEN); + /* issue_tdls_teardown(padapter, ptdlsinfo->ss_record.macaddr, _FALSE); */ + } else { + ret = _FAIL; + goto exit; + } + } + } + + + if (pattrib->phy_info.rx_pwdb_all + TDLS_SIGNAL_THRESH >= rssi) { + RTW_INFO("pattrib->RxPWDBAll=%d, pdmpriv->undecorated_smoothed_pwdb=%d\n", pattrib->phy_info.rx_pwdb_all, rssi); + _rtw_memcpy(txmgmt.peer, psa, ETH_ALEN); + issue_tdls_setup_req(padapter, &txmgmt, _FALSE); + } + } +exit: +#endif /* CONFIG_TDLS_AUTOSETUP */ + + return ret; + +} + +sint On_TDLS_Setup_Req(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + u8 *psa, *pmyid; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *ptr = precv_frame->u.hdr.rx_data; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct security_priv *psecuritypriv = &padapter->securitypriv; + _irqL irqL; + struct rx_pkt_attrib *prx_pkt_attrib = &precv_frame->u.hdr.attrib; + u8 *prsnie, *ppairwise_cipher; + u8 i, k; + u8 ccmp_included = 0, rsnie_included = 0; + u16 j, pairwise_count; + u8 SNonce[32]; + u32 timeout_interval = TDLS_TPK_RESEND_COUNT; + sint parsing_length; /* Frame body length, without icv_len */ + PNDIS_802_11_VARIABLE_IEs pIE; + u8 FIXED_IE = 5; + unsigned char supportRate[16]; + int supportRateNum = 0; + struct tdls_txmgmt txmgmt; + + if (rtw_tdls_is_setup_allowed(padapter) == _FALSE) + goto exit; + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + psa = get_sa(ptr); + + if (ptdlsinfo->sta_maximum == _TRUE) { + if (ptdls_sta == NULL) + goto exit; + else if (!(ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE)) + goto exit; + } + + pmyid = adapter_mac_addr(padapter); + ptr += prx_pkt_attrib->hdrlen + prx_pkt_attrib->iv_len + LLC_HEADER_SIZE + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN; + parsing_length = ((union recv_frame *)precv_frame)->u.hdr.len + - prx_pkt_attrib->hdrlen + - prx_pkt_attrib->iv_len + - prx_pkt_attrib->icv_len + - LLC_HEADER_SIZE + - ETH_TYPE_LEN + - PAYLOAD_TYPE_LEN; + + if (ptdls_sta == NULL) { + ptdls_sta = rtw_alloc_stainfo(pstapriv, psa); + if (ptdls_sta == NULL) + goto exit; + + ptdlsinfo->sta_cnt++; + } + else { + if (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) { + /* If the direct link is already set up */ + /* Process as re-setup after tear down */ + RTW_INFO("re-setup a direct link\n"); + } + /* Already receiving TDLS setup request */ + else if (ptdls_sta->tdls_sta_state & TDLS_INITIATOR_STATE) { + RTW_INFO("receive duplicated TDLS setup request frame in handshaking\n"); + goto exit; + } + /* When receiving and sending setup_req to the same link at the same time */ + /* STA with higher MAC_addr would be initiator */ + else if (ptdls_sta->tdls_sta_state & TDLS_RESPONDER_STATE) { + RTW_INFO("receive setup_req after sending setup_req\n"); + for (i = 0; i < 6; i++) { + if (*(pmyid + i) == *(psa + i)) { + } else if (*(pmyid + i) > *(psa + i)) { + ptdls_sta->tdls_sta_state = TDLS_INITIATOR_STATE; + break; + } else if (*(pmyid + i) < *(psa + i)) + goto exit; + } + } + } + + if (ptdls_sta) { + txmgmt.dialog_token = *(ptr + 2); /* Copy dialog token */ + txmgmt.status_code = _STATS_SUCCESSFUL_; + + /* Parsing information element */ + for (j = FIXED_IE; j < parsing_length;) { + + pIE = (PNDIS_802_11_VARIABLE_IEs)(ptr + j); + + switch (pIE->ElementID) { + case _SUPPORTEDRATES_IE_: + if (pIE->Length <= sizeof(supportRate)) { + _rtw_memcpy(supportRate, pIE->data, pIE->Length); + supportRateNum = pIE->Length; + } + break; + case _COUNTRY_IE_: + break; + case _EXT_SUPPORTEDRATES_IE_: + if ((supportRateNum + pIE->Length) <= sizeof(supportRate)) { + _rtw_memcpy(supportRate + supportRateNum, pIE->data, pIE->Length); + supportRateNum += pIE->Length; + } + break; + case _SUPPORTED_CH_IE_: + break; + case _RSN_IE_2_: + rsnie_included = 1; + if (prx_pkt_attrib->encrypt) { + prsnie = (u8 *)pIE; + if (pIE->Length <= sizeof(ptdls_sta->TDLS_RSNIE)) { + /* Check CCMP pairwise_cipher presence. */ + ppairwise_cipher = prsnie + 10; + _rtw_memcpy(ptdls_sta->TDLS_RSNIE, pIE->data, pIE->Length); + pairwise_count = *(u16 *)(ppairwise_cipher - 2); + for (k = 0; k < pairwise_count; k++) { + if (_rtw_memcmp(ppairwise_cipher + 4 * k, RSN_CIPHER_SUITE_CCMP, 4) == _TRUE) + ccmp_included = 1; + } + + if (ccmp_included == 0) + txmgmt.status_code = _STATS_INVALID_RSNIE_; + } + } + break; + case _EXT_CAP_IE_: + break; + case _VENDOR_SPECIFIC_IE_: + break; + case _FTIE_: + if (prx_pkt_attrib->encrypt) + _rtw_memcpy(SNonce, (ptr + j + 52), 32); + break; + case _TIMEOUT_ITVL_IE_: + if (prx_pkt_attrib->encrypt) + timeout_interval = cpu_to_le32(*(u32 *)(ptr + j + 3)); + break; + case _RIC_Descriptor_IE_: + break; +#ifdef CONFIG_80211N_HT + case _HT_CAPABILITY_IE_: + rtw_tdls_process_ht_cap(padapter, ptdls_sta, pIE->data, pIE->Length); + break; +#endif +#ifdef CONFIG_80211AC_VHT + case EID_AID: + break; + case EID_VHTCapability: + rtw_tdls_process_vht_cap(padapter, ptdls_sta, pIE->data, pIE->Length); + break; +#endif + case EID_BSSCoexistence: + break; + case _LINK_ID_IE_: + if (_rtw_memcmp(get_bssid(pmlmepriv), pIE->data, 6) == _FALSE) + txmgmt.status_code = _STATS_NOT_IN_SAME_BSS_; + break; + default: + break; + } + + j += (pIE->Length + 2); + + } + + /* Check status code */ + /* If responder STA has/hasn't security on AP, but request hasn't/has RSNIE, it should reject */ + if (txmgmt.status_code == _STATS_SUCCESSFUL_) { + if (rsnie_included && prx_pkt_attrib->encrypt == 0) + txmgmt.status_code = _STATS_SEC_DISABLED_; + else if (rsnie_included == 0 && prx_pkt_attrib->encrypt) + txmgmt.status_code = _STATS_INVALID_PARAMETERS_; + +#ifdef CONFIG_WFD + /* WFD test plan version 0.18.2 test item 5.1.5 */ + /* SoUT does not use TDLS if AP uses weak security */ + if (padapter->wdinfo.wfd_tdls_enable && (rsnie_included && prx_pkt_attrib->encrypt != _AES_)) + txmgmt.status_code = _STATS_SEC_DISABLED_; +#endif /* CONFIG_WFD */ + } + + ptdls_sta->tdls_sta_state |= TDLS_INITIATOR_STATE; + if (prx_pkt_attrib->encrypt) { + _rtw_memcpy(ptdls_sta->SNonce, SNonce, 32); + + if (timeout_interval <= 300) + ptdls_sta->TDLS_PeerKey_Lifetime = TDLS_TPK_RESEND_COUNT; + else + ptdls_sta->TDLS_PeerKey_Lifetime = timeout_interval; + } + + /* Update station supportRate */ + ptdls_sta->bssratelen = supportRateNum; + _rtw_memcpy(ptdls_sta->bssrateset, supportRate, supportRateNum); + + /* -2: AP + BC/MC sta, -4: default key */ + if (ptdlsinfo->sta_cnt == MAX_ALLOWED_TDLS_STA_NUM) + ptdlsinfo->sta_maximum = _TRUE; + +#ifdef CONFIG_WFD + rtw_tdls_process_wfd_ie(ptdlsinfo, ptr + FIXED_IE, parsing_length); +#endif + + } else + goto exit; + + _rtw_memcpy(txmgmt.peer, prx_pkt_attrib->src, ETH_ALEN); + + if (rtw_tdls_is_driver_setup(padapter)) { + issue_tdls_setup_rsp(padapter, &txmgmt); + + if (txmgmt.status_code == _STATS_SUCCESSFUL_) + _set_timer(&ptdls_sta->handshake_timer, TDLS_HANDSHAKE_TIME); + else { + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA_LOCALLY_POST); + } + } + +exit: + + return _SUCCESS; +} + +int On_TDLS_Setup_Rsp(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta) +{ + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *ptr = precv_frame->u.hdr.rx_data; + _irqL irqL; + struct rx_pkt_attrib *prx_pkt_attrib = &precv_frame->u.hdr.attrib; + u8 *psa; + u16 status_code = 0; + sint parsing_length; /* Frame body length, without icv_len */ + PNDIS_802_11_VARIABLE_IEs pIE; + u8 FIXED_IE = 7; + u8 ANonce[32]; + u8 *pftie = NULL, *ptimeout_ie = NULL, *plinkid_ie = NULL, *prsnie = NULL, *pftie_mic = NULL, *ppairwise_cipher = NULL; + u16 pairwise_count, j, k; + u8 verify_ccmp = 0; + unsigned char supportRate[16]; + int supportRateNum = 0; + struct tdls_txmgmt txmgmt; + int ret = _SUCCESS; + u32 timeout_interval = TDLS_TPK_RESEND_COUNT; + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + psa = get_sa(ptr); + + ptr += prx_pkt_attrib->hdrlen + prx_pkt_attrib->iv_len + LLC_HEADER_SIZE + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN; + parsing_length = ((union recv_frame *)precv_frame)->u.hdr.len + - prx_pkt_attrib->hdrlen + - prx_pkt_attrib->iv_len + - prx_pkt_attrib->icv_len + - LLC_HEADER_SIZE + - ETH_TYPE_LEN + - PAYLOAD_TYPE_LEN; + + _rtw_memcpy(&status_code, ptr + 2, 2); + + if (status_code != 0) { + RTW_INFO("[TDLS] %s status_code = %d, free_tdls_sta\n", __FUNCTION__, status_code); + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA_LOCALLY_POST); + ret = _FAIL; + goto exit; + } + + status_code = 0; + + /* parsing information element */ + for (j = FIXED_IE; j < parsing_length;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(ptr + j); + + switch (pIE->ElementID) { + case _SUPPORTEDRATES_IE_: + if (pIE->Length <= sizeof(supportRate)) { + _rtw_memcpy(supportRate, pIE->data, pIE->Length); + supportRateNum = pIE->Length; + } + break; + case _COUNTRY_IE_: + break; + case _EXT_SUPPORTEDRATES_IE_: + if ((supportRateNum + pIE->Length) <= sizeof(supportRate)) { + _rtw_memcpy(supportRate + supportRateNum, pIE->data, pIE->Length); + supportRateNum += pIE->Length; + } + break; + case _SUPPORTED_CH_IE_: + break; + case _RSN_IE_2_: + prsnie = (u8 *)pIE; + /* Check CCMP pairwise_cipher presence. */ + ppairwise_cipher = prsnie + 10; + _rtw_memcpy(&pairwise_count, (u16 *)(ppairwise_cipher - 2), 2); + for (k = 0; k < pairwise_count; k++) { + if (_rtw_memcmp(ppairwise_cipher + 4 * k, RSN_CIPHER_SUITE_CCMP, 4) == _TRUE) + verify_ccmp = 1; + } + case _EXT_CAP_IE_: + break; + case _VENDOR_SPECIFIC_IE_: + if (_rtw_memcmp((u8 *)pIE + 2, WMM_INFO_OUI, 6) == _TRUE) { + /* WMM Info ID and OUI */ + if ((pregistrypriv->wmm_enable == _TRUE) || (padapter->mlmepriv.htpriv.ht_option == _TRUE)) + ptdls_sta->qos_option = _TRUE; + } + break; + case _FTIE_: + pftie = (u8 *)pIE; + _rtw_memcpy(ANonce, (ptr + j + 20), 32); + break; + case _TIMEOUT_ITVL_IE_: + ptimeout_ie = (u8 *)pIE; + timeout_interval = cpu_to_le32(*(u32 *)(ptimeout_ie + 3)); + break; + case _RIC_Descriptor_IE_: + break; +#ifdef CONFIG_80211N_HT + case _HT_CAPABILITY_IE_: + rtw_tdls_process_ht_cap(padapter, ptdls_sta, pIE->data, pIE->Length); + break; +#endif +#ifdef CONFIG_80211AC_VHT + case EID_AID: + /* todo in the future if necessary */ + break; + case EID_VHTCapability: + rtw_tdls_process_vht_cap(padapter, ptdls_sta, pIE->data, pIE->Length); + break; + case EID_OpModeNotification: + rtw_tdls_process_vht_op_mode_notify(padapter, ptdls_sta, pIE->data, pIE->Length); + break; +#endif + case EID_BSSCoexistence: + break; + case _LINK_ID_IE_: + plinkid_ie = (u8 *)pIE; + break; + default: + break; + } + + j += (pIE->Length + 2); + + } + + ptdls_sta->bssratelen = supportRateNum; + _rtw_memcpy(ptdls_sta->bssrateset, supportRate, supportRateNum); + _rtw_memcpy(ptdls_sta->ANonce, ANonce, 32); + +#ifdef CONFIG_WFD + rtw_tdls_process_wfd_ie(ptdlsinfo, ptr + FIXED_IE, parsing_length); +#endif + + if (prx_pkt_attrib->encrypt) { + if (verify_ccmp == 1) { + txmgmt.status_code = _STATS_SUCCESSFUL_; + if (rtw_tdls_is_driver_setup(padapter) == _TRUE) { + wpa_tdls_generate_tpk(padapter, ptdls_sta); + if (tdls_verify_mic(ptdls_sta->tpk.kck, 2, plinkid_ie, prsnie, ptimeout_ie, pftie) == _FAIL) { + RTW_INFO("[TDLS] %s tdls_verify_mic fail, free_tdls_sta\n", __FUNCTION__); + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA_LOCALLY_POST); + ret = _FAIL; + goto exit; + } + ptdls_sta->TDLS_PeerKey_Lifetime = timeout_interval; + } + } else + txmgmt.status_code = _STATS_INVALID_RSNIE_; + } else + txmgmt.status_code = _STATS_SUCCESSFUL_; + + if (rtw_tdls_is_driver_setup(padapter) == _TRUE) { + _rtw_memcpy(txmgmt.peer, prx_pkt_attrib->src, ETH_ALEN); + issue_tdls_setup_cfm(padapter, &txmgmt); + + if (txmgmt.status_code == _STATS_SUCCESSFUL_) { + rtw_tdls_set_link_established(padapter, _TRUE); + + if (ptdls_sta->tdls_sta_state & TDLS_RESPONDER_STATE) { + ptdls_sta->tdls_sta_state |= TDLS_LINKED_STATE; + ptdls_sta->state |= WIFI_ASOC_STATE; + _cancel_timer_ex(&ptdls_sta->handshake_timer); + } + + if (prx_pkt_attrib->encrypt) + rtw_tdls_set_key(padapter, ptdls_sta); + + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_ESTABLISHED); + + } + } + +exit: + if (rtw_tdls_is_driver_setup(padapter) == _TRUE) + return ret; + else + return _SUCCESS; + +} + +int On_TDLS_Setup_Cfm(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *ptr = precv_frame->u.hdr.rx_data; + _irqL irqL; + struct rx_pkt_attrib *prx_pkt_attrib = &precv_frame->u.hdr.attrib; + u8 *psa; + u16 status_code = 0; + sint parsing_length; + PNDIS_802_11_VARIABLE_IEs pIE; + u8 FIXED_IE = 5; + u8 *pftie = NULL, *ptimeout_ie = NULL, *plinkid_ie = NULL, *prsnie = NULL, *pftie_mic = NULL, *ppairwise_cipher = NULL; + u16 j, pairwise_count; + int ret = _SUCCESS; + + psa = get_sa(ptr); + + ptr += prx_pkt_attrib->hdrlen + prx_pkt_attrib->iv_len + LLC_HEADER_SIZE + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN; + parsing_length = ((union recv_frame *)precv_frame)->u.hdr.len + - prx_pkt_attrib->hdrlen + - prx_pkt_attrib->iv_len + - prx_pkt_attrib->icv_len + - LLC_HEADER_SIZE + - ETH_TYPE_LEN + - PAYLOAD_TYPE_LEN; + + _rtw_memcpy(&status_code, ptr + 2, 2); + + if (status_code != 0) { + RTW_INFO("[%s] status_code = %d\n, free_tdls_sta", __FUNCTION__, status_code); + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA_LOCALLY_POST); + ret = _FAIL; + goto exit; + } + + /* Parsing information element */ + for (j = FIXED_IE; j < parsing_length;) { + + pIE = (PNDIS_802_11_VARIABLE_IEs)(ptr + j); + + switch (pIE->ElementID) { + case _RSN_IE_2_: + prsnie = (u8 *)pIE; + break; + case _VENDOR_SPECIFIC_IE_: + if (_rtw_memcmp((u8 *)pIE + 2, WMM_PARA_OUI, 6) == _TRUE) { + /* WMM Parameter ID and OUI */ + ptdls_sta->qos_option = _TRUE; + } + break; + case _FTIE_: + pftie = (u8 *)pIE; + break; + case _TIMEOUT_ITVL_IE_: + ptimeout_ie = (u8 *)pIE; + break; +#ifdef CONFIG_80211N_HT + case _HT_EXTRA_INFO_IE_: + break; +#endif +#ifdef CONFIG_80211AC_VHT + case EID_VHTOperation: + rtw_tdls_process_vht_operation(padapter, ptdls_sta, pIE->data, pIE->Length); + break; + case EID_OpModeNotification: + rtw_tdls_process_vht_op_mode_notify(padapter, ptdls_sta, pIE->data, pIE->Length); + break; +#endif + case _LINK_ID_IE_: + plinkid_ie = (u8 *)pIE; + break; + default: + break; + } + + j += (pIE->Length + 2); + + } + + if (prx_pkt_attrib->encrypt) { + /* Verify mic in FTIE MIC field */ + if (rtw_tdls_is_driver_setup(padapter) && + (tdls_verify_mic(ptdls_sta->tpk.kck, 3, plinkid_ie, prsnie, ptimeout_ie, pftie) == _FAIL)) { + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA_LOCALLY_POST); + ret = _FAIL; + goto exit; + } + } + + if (rtw_tdls_is_driver_setup(padapter)) { + rtw_tdls_set_link_established(padapter, _TRUE); + + if (ptdls_sta->tdls_sta_state & TDLS_INITIATOR_STATE) { + ptdls_sta->tdls_sta_state |= TDLS_LINKED_STATE; + ptdls_sta->state |= WIFI_ASOC_STATE; + _cancel_timer_ex(&ptdls_sta->handshake_timer); + } + + if (prx_pkt_attrib->encrypt) { + rtw_tdls_set_key(padapter, ptdls_sta); + + /* Start TPK timer */ + ptdls_sta->TPK_count = 0; + _set_timer(&ptdls_sta->TPK_timer, ONE_SEC); + } + + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_ESTABLISHED); + } + +exit: + return ret; + +} + +int On_TDLS_Dis_Req(_adapter *padapter, union recv_frame *precv_frame) +{ + struct rx_pkt_attrib *prx_pkt_attrib = &precv_frame->u.hdr.attrib; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta_ap; + u8 *ptr = precv_frame->u.hdr.rx_data; + sint parsing_length; /* Frame body length, without icv_len */ + PNDIS_802_11_VARIABLE_IEs pIE; + u8 FIXED_IE = 3, *dst; + u16 j; + struct tdls_txmgmt txmgmt; + int ret = _SUCCESS; + + if (rtw_tdls_is_driver_setup(padapter) == _FALSE) + goto exit; + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + ptr += prx_pkt_attrib->hdrlen + prx_pkt_attrib->iv_len + LLC_HEADER_SIZE + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN; + txmgmt.dialog_token = *(ptr + 2); + _rtw_memcpy(&txmgmt.peer, precv_frame->u.hdr.attrib.src, ETH_ALEN); + txmgmt.action_code = TDLS_DISCOVERY_RESPONSE; + parsing_length = ((union recv_frame *)precv_frame)->u.hdr.len + - prx_pkt_attrib->hdrlen + - prx_pkt_attrib->iv_len + - prx_pkt_attrib->icv_len + - LLC_HEADER_SIZE + - ETH_TYPE_LEN + - PAYLOAD_TYPE_LEN; + + /* Parsing information element */ + for (j = FIXED_IE; j < parsing_length;) { + + pIE = (PNDIS_802_11_VARIABLE_IEs)(ptr + j); + + switch (pIE->ElementID) { + case _LINK_ID_IE_: + psta_ap = rtw_get_stainfo(pstapriv, pIE->data); + if (psta_ap == NULL) + goto exit; + dst = pIE->data + 12; + if (MacAddr_isBcst(dst) == _FALSE && (_rtw_memcmp(adapter_mac_addr(padapter), dst, ETH_ALEN) == _FALSE)) + goto exit; + break; + default: + break; + } + + j += (pIE->Length + 2); + + } + + issue_tdls_dis_rsp(padapter, &txmgmt, prx_pkt_attrib->privacy); + +exit: + return ret; + +} + +int On_TDLS_Teardown(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta) +{ + u8 *ptr = precv_frame->u.hdr.rx_data; + struct rx_pkt_attrib *prx_pkt_attrib = &precv_frame->u.hdr.attrib; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct sta_priv *pstapriv = &padapter->stapriv; + _irqL irqL; + u8 reason; + + reason = *(ptr + prx_pkt_attrib->hdrlen + prx_pkt_attrib->iv_len + LLC_HEADER_SIZE + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN + 2); + RTW_INFO("[TDLS] %s Reason code(%d)\n", __FUNCTION__, reason); + + if (rtw_tdls_is_driver_setup(padapter)) { + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA_LOCALLY_POST); + } + + return _SUCCESS; + +} + +#if 0 +u8 TDLS_check_ch_state(uint state) +{ + if (state & TDLS_CH_SWITCH_ON_STATE && + state & TDLS_PEER_AT_OFF_STATE) { + if (state & TDLS_PEER_SLEEP_STATE) + return 2; /* U-APSD + ch. switch */ + else + return 1; /* ch. switch */ + } else + return 0; +} +#endif + +int On_TDLS_Peer_Traffic_Indication(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta) +{ + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + u8 *ptr = precv_frame->u.hdr.rx_data; + struct tdls_txmgmt txmgmt; + + ptr += pattrib->hdrlen + pattrib->iv_len + LLC_HEADER_SIZE + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN; + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + + txmgmt.dialog_token = *(ptr + 2); + issue_tdls_peer_traffic_rsp(padapter, ptdls_sta, &txmgmt); + /* issue_nulldata_to_TDLS_peer_STA(padapter, ptdls_sta->cmn.mac_addr, 0, 0, 0); */ + + return _SUCCESS; +} + +/* We process buffered data for 1. U-APSD, 2. ch. switch, 3. U-APSD + ch. switch here */ +int On_TDLS_Peer_Traffic_Rsp(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct rx_pkt_attrib *pattrib = &precv_frame->u.hdr.attrib; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 wmmps_ac = 0; + /* u8 state=TDLS_check_ch_state(ptdls_sta->tdls_sta_state); */ + int i; + + ptdls_sta->sta_stats.rx_data_pkts++; + + ptdls_sta->tdls_sta_state &= ~(TDLS_WAIT_PTR_STATE); + + /* Check 4-AC queue bit */ + if (ptdls_sta->uapsd_vo || ptdls_sta->uapsd_vi || ptdls_sta->uapsd_be || ptdls_sta->uapsd_bk) + wmmps_ac = 1; + + /* If it's a direct link and have buffered frame */ + if (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) { + if (wmmps_ac) { + _irqL irqL; + _list *xmitframe_plist, *xmitframe_phead; + struct xmit_frame *pxmitframe = NULL; + + _enter_critical_bh(&ptdls_sta->sleep_q.lock, &irqL); + + xmitframe_phead = get_list_head(&ptdls_sta->sleep_q); + xmitframe_plist = get_next(xmitframe_phead); + + /* transmit buffered frames */ + while (rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + xmitframe_plist = get_next(xmitframe_plist); + rtw_list_delete(&pxmitframe->list); + + ptdls_sta->sleepq_len--; + ptdls_sta->sleepq_ac_len--; + if (ptdls_sta->sleepq_len > 0) { + pxmitframe->attrib.mdata = 1; + pxmitframe->attrib.eosp = 0; + } else { + pxmitframe->attrib.mdata = 0; + pxmitframe->attrib.eosp = 1; + } + pxmitframe->attrib.triggered = 1; + + rtw_hal_xmitframe_enqueue(padapter, pxmitframe); + } + + if (ptdls_sta->sleepq_len == 0) + RTW_INFO("no buffered packets for tdls to xmit\n"); + else { + RTW_INFO("error!psta->sleepq_len=%d\n", ptdls_sta->sleepq_len); + ptdls_sta->sleepq_len = 0; + } + + _exit_critical_bh(&ptdls_sta->sleep_q.lock, &irqL); + + } + + } + + return _SUCCESS; +} + +#ifdef CONFIG_TDLS_CH_SW +sint On_TDLS_Ch_Switch_Req(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta) +{ + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *ptr = precv_frame->u.hdr.rx_data; + struct rx_pkt_attrib *prx_pkt_attrib = &precv_frame->u.hdr.attrib; + sint parsing_length; + PNDIS_802_11_VARIABLE_IEs pIE; + u8 FIXED_IE = 4; + u16 j; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + u8 zaddr[ETH_ALEN] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; + u16 switch_time = TDLS_CH_SWITCH_TIME * 1000, switch_timeout = TDLS_CH_SWITCH_TIMEOUT * 1000; + u8 take_care_iqk; + + if (rtw_tdls_is_chsw_allowed(padapter) == _FALSE) { + RTW_INFO("[TDLS] Ignore %s since channel switch is not allowed\n", __func__); + return _FAIL; + } + + ptdls_sta->ch_switch_time = switch_time; + ptdls_sta->ch_switch_timeout = switch_timeout; + + ptr += prx_pkt_attrib->hdrlen + prx_pkt_attrib->iv_len + LLC_HEADER_SIZE + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN; + parsing_length = ((union recv_frame *)precv_frame)->u.hdr.len + - prx_pkt_attrib->hdrlen + - prx_pkt_attrib->iv_len + - prx_pkt_attrib->icv_len + - LLC_HEADER_SIZE + - ETH_TYPE_LEN + - PAYLOAD_TYPE_LEN; + + pchsw_info->off_ch_num = *(ptr + 2); + + if ((*(ptr + 2) == 2) && (hal_is_band_support(padapter, BAND_ON_5G))) + pchsw_info->off_ch_num = 44; + + if (pchsw_info->off_ch_num != pmlmeext->cur_channel) + pchsw_info->delay_switch_back = _FALSE; + + /* Parsing information element */ + for (j = FIXED_IE; j < parsing_length;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(ptr + j); + + switch (pIE->ElementID) { + case EID_SecondaryChnlOffset: + switch (*(pIE->data)) { + case EXTCHNL_OFFSET_UPPER: + pchsw_info->ch_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + + case EXTCHNL_OFFSET_LOWER: + pchsw_info->ch_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + + default: + pchsw_info->ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + } + break; + case _LINK_ID_IE_: + break; + case _CH_SWITCH_TIMING_: + ptdls_sta->ch_switch_time = (RTW_GET_LE16(pIE->data) >= TDLS_CH_SWITCH_TIME * 1000) ? + RTW_GET_LE16(pIE->data) : TDLS_CH_SWITCH_TIME * 1000; + ptdls_sta->ch_switch_timeout = (RTW_GET_LE16(pIE->data + 2) >= TDLS_CH_SWITCH_TIMEOUT * 1000) ? + RTW_GET_LE16(pIE->data + 2) : TDLS_CH_SWITCH_TIMEOUT * 1000; + RTW_INFO("[TDLS] %s ch_switch_time:%d, ch_switch_timeout:%d\n" + , __FUNCTION__, RTW_GET_LE16(pIE->data), RTW_GET_LE16(pIE->data + 2)); + default: + break; + } + + j += (pIE->Length + 2); + } + +#ifndef CONFIG_TDLS_CH_SW_V2 + rtw_hal_get_hwreg(padapter, HW_VAR_CH_SW_NEED_TO_TAKE_CARE_IQK_INFO, &take_care_iqk); + if (take_care_iqk == _TRUE) { + u8 central_chnl; + u8 bw_mode; + + bw_mode = (pchsw_info->ch_offset) ? CHANNEL_WIDTH_40 : CHANNEL_WIDTH_20; + central_chnl = rtw_get_center_ch(pchsw_info->off_ch_num, bw_mode, pchsw_info->ch_offset); + if (rtw_hal_ch_sw_iqk_info_search(padapter, central_chnl, bw_mode) < 0) { + if (!(pchsw_info->ch_sw_state & TDLS_CH_SWITCH_PREPARE_STATE)) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_PREPARE); + + return _FAIL; + } + } +#endif + + /* cancel ch sw monitor timer for responder */ + if (!(pchsw_info->ch_sw_state & TDLS_CH_SW_INITIATOR_STATE)) + _cancel_timer_ex(&ptdls_sta->ch_sw_monitor_timer); + + if (_rtw_memcmp(pchsw_info->addr, zaddr, ETH_ALEN) == _TRUE) + _rtw_memcpy(pchsw_info->addr, ptdls_sta->cmn.mac_addr, ETH_ALEN); + + if (ATOMIC_READ(&pchsw_info->chsw_on) == _FALSE) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_START); + + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_RESP); + + return _SUCCESS; +} + +sint On_TDLS_Ch_Switch_Rsp(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta) +{ + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *ptr = precv_frame->u.hdr.rx_data; + struct rx_pkt_attrib *prx_pkt_attrib = &precv_frame->u.hdr.attrib; + sint parsing_length; + PNDIS_802_11_VARIABLE_IEs pIE; + u8 FIXED_IE = 4; + u16 status_code, j, switch_time, switch_timeout; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + int ret = _SUCCESS; + + if (rtw_tdls_is_chsw_allowed(padapter) == _FALSE) { + RTW_INFO("[TDLS] Ignore %s since channel switch is not allowed\n", __func__); + return _SUCCESS; + } + + /* If we receive Unsolicited TDLS Channel Switch Response when channel switch is running, */ + /* we will go back to base channel and terminate this channel switch procedure */ + if (ATOMIC_READ(&pchsw_info->chsw_on) == _TRUE) { + if (pmlmeext->cur_channel != rtw_get_oper_ch(padapter)) { + RTW_INFO("[TDLS] Rx unsolicited channel switch response\n"); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_TO_BASE_CHNL); + goto exit; + } + } + + ptr += prx_pkt_attrib->hdrlen + prx_pkt_attrib->iv_len + LLC_HEADER_SIZE + ETH_TYPE_LEN + PAYLOAD_TYPE_LEN; + parsing_length = ((union recv_frame *)precv_frame)->u.hdr.len + - prx_pkt_attrib->hdrlen + - prx_pkt_attrib->iv_len + - prx_pkt_attrib->icv_len + - LLC_HEADER_SIZE + - ETH_TYPE_LEN + - PAYLOAD_TYPE_LEN; + + _rtw_memcpy(&status_code, ptr + 2, 2); + + if (status_code != 0) { + RTW_INFO("[TDLS] %s status_code:%d\n", __func__, status_code); + pchsw_info->ch_sw_state &= ~(TDLS_CH_SW_INITIATOR_STATE); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_END); + ret = _FAIL; + goto exit; + } + + /* Parsing information element */ + for (j = FIXED_IE; j < parsing_length;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(ptr + j); + + switch (pIE->ElementID) { + case _LINK_ID_IE_: + break; + case _CH_SWITCH_TIMING_: + _rtw_memcpy(&switch_time, pIE->data, 2); + if (switch_time > ptdls_sta->ch_switch_time) + _rtw_memcpy(&ptdls_sta->ch_switch_time, &switch_time, 2); + + _rtw_memcpy(&switch_timeout, pIE->data + 2, 2); + if (switch_timeout > ptdls_sta->ch_switch_timeout) + _rtw_memcpy(&ptdls_sta->ch_switch_timeout, &switch_timeout, 2); + break; + default: + break; + } + + j += (pIE->Length + 2); + } + + if ((pmlmeext->cur_channel == rtw_get_oper_ch(padapter)) && + (pchsw_info->ch_sw_state & TDLS_WAIT_CH_RSP_STATE)) { + if (ATOMIC_READ(&pchsw_info->chsw_on) == _TRUE) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_TO_OFF_CHNL); + } + +exit: + return ret; +} +#endif /* CONFIG_TDLS_CH_SW */ + +#ifdef CONFIG_WFD +void wfd_ie_tdls(_adapter *padapter, u8 *pframe, u32 *pktlen) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wifi_display_info *pwfd_info = padapter->tdlsinfo.wfd_info; + u8 wfdie[MAX_WFD_IE_LEN] = { 0x00 }; + u32 wfdielen = 0; + u16 v16 = 0; + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) + return; + + /* WFD OUI */ + wfdielen = 0; + wfdie[wfdielen++] = 0x50; + wfdie[wfdielen++] = 0x6F; + wfdie[wfdielen++] = 0x9A; + wfdie[wfdielen++] = 0x0A; /* WFA WFD v1.0 */ + + /* + * Commented by Albert 20110825 + * According to the WFD Specification, the negotiation request frame should contain 3 WFD attributes + * 1. WFD Device Information + * 2. Associated BSSID ( Optional ) + * 3. Local IP Adress ( Optional ) + */ + + /* WFD Device Information ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_DEVICE_INFO; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value1: */ + /* WFD device information */ + /* available for WFD session + Preferred TDLS + WSD ( WFD Service Discovery ) */ + v16 = pwfd_info->wfd_device_type | WFD_DEVINFO_SESSION_AVAIL + | WFD_DEVINFO_PC_TDLS | WFD_DEVINFO_WSD; + RTW_PUT_BE16(wfdie + wfdielen, v16); + wfdielen += 2; + + /* Value2: */ + /* Session Management Control Port */ + /* Default TCP port for RTSP messages is 554 */ + RTW_PUT_BE16(wfdie + wfdielen, pwfd_info->tdls_rtsp_ctrlport); + wfdielen += 2; + + /* Value3: */ + /* WFD Device Maximum Throughput */ + /* 300Mbps is the maximum throughput */ + RTW_PUT_BE16(wfdie + wfdielen, 300); + wfdielen += 2; + + /* Associated BSSID ATTR */ + /* Type: */ + wfdie[wfdielen++] = WFD_ATTR_ASSOC_BSSID; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0006); + wfdielen += 2; + + /* Value: */ + /* Associated BSSID */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + _rtw_memcpy(wfdie + wfdielen, &pmlmepriv->assoc_bssid[0], ETH_ALEN); + else + _rtw_memset(wfdie + wfdielen, 0x00, ETH_ALEN); + + /* Local IP Address ATTR */ + wfdie[wfdielen++] = WFD_ATTR_LOCAL_IP_ADDR; + + /* Length: */ + /* Note: In the WFD specification, the size of length field is 2. */ + RTW_PUT_BE16(wfdie + wfdielen, 0x0005); + wfdielen += 2; + + /* Version: */ + /* 0x01: Version1;IPv4 */ + wfdie[wfdielen++] = 0x01; + + /* IPv4 Address */ + _rtw_memcpy(wfdie + wfdielen, pwfd_info->ip_address, 4); + wfdielen += 4; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wfdielen, (unsigned char *) wfdie, pktlen); + +} +#endif /* CONFIG_WFD */ + +void rtw_build_tdls_setup_req_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct pkt_attrib *pattrib = &pxmitframe->attrib; + int i = 0 ; + u32 time; + u8 *pframe_head; + + /* SNonce */ + if (pattrib->encrypt) { + for (i = 0; i < 8; i++) { + time = rtw_get_current_time(); + _rtw_memcpy(&ptdls_sta->SNonce[4 * i], (u8 *)&time, 4); + } + } + + pframe_head = pframe; /* For rtw_tdls_set_ht_cap() */ + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_dialog(pframe, pattrib, ptxmgmt); + + pframe = rtw_tdls_set_capability(padapter, pframe, pattrib); + pframe = rtw_tdls_set_supported_rate(padapter, pframe, pattrib); + pframe = rtw_tdls_set_sup_ch(padapter, pframe, pattrib); + pframe = rtw_tdls_set_sup_reg_class(pframe, pattrib); + + if (pattrib->encrypt) + pframe = rtw_tdls_set_rsnie(ptxmgmt, pframe, pattrib, _TRUE, ptdls_sta); + + pframe = rtw_tdls_set_ext_cap(pframe, pattrib); + + if (pattrib->encrypt) { + pframe = rtw_tdls_set_ftie(ptxmgmt + , pframe + , pattrib + , NULL + , ptdls_sta->SNonce); + + pframe = rtw_tdls_set_timeout_interval(ptxmgmt, pframe, pattrib, _TRUE, ptdls_sta); + } + +#ifdef CONFIG_80211N_HT + /* Sup_reg_classes(optional) */ + if (pregistrypriv->ht_enable == _TRUE) + pframe = rtw_tdls_set_ht_cap(padapter, pframe_head, pattrib); +#endif + + pframe = rtw_tdls_set_bss_coexist(padapter, pframe, pattrib); + + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _TRUE); + + if ((pregistrypriv->wmm_enable == _TRUE) || (padapter->mlmepriv.htpriv.ht_option == _TRUE)) + pframe = rtw_tdls_set_qos_cap(pframe, pattrib); + +#ifdef CONFIG_80211AC_VHT + if ((padapter->mlmepriv.htpriv.ht_option == _TRUE) && (pmlmeext->cur_channel > 14) + && REGSTY_IS_11AC_ENABLE(pregistrypriv) + && is_supported_vht(pregistrypriv->wireless_mode) + && (!rfctl->country_ent || COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent)) + ) { + pframe = rtw_tdls_set_aid(padapter, pframe, pattrib); + pframe = rtw_tdls_set_vht_cap(padapter, pframe, pattrib); + } +#endif + +#ifdef CONFIG_WFD + if (padapter->wdinfo.wfd_tdls_enable == 1) + wfd_ie_tdls(padapter, pframe, &(pattrib->pktlen)); +#endif + +} + +void rtw_build_tdls_setup_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct pkt_attrib *pattrib = &pxmitframe->attrib; + u8 k; /* for random ANonce */ + u8 *pftie = NULL, *ptimeout_ie = NULL, *plinkid_ie = NULL, *prsnie = NULL, *pftie_mic = NULL; + u32 time; + u8 *pframe_head; + + if (pattrib->encrypt) { + for (k = 0; k < 8; k++) { + time = rtw_get_current_time(); + _rtw_memcpy(&ptdls_sta->ANonce[4 * k], (u8 *)&time, 4); + } + } + + pframe_head = pframe; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_status_code(pframe, pattrib, ptxmgmt); + + if (ptxmgmt->status_code != 0) { + RTW_INFO("[%s] status_code:%04x\n", __FUNCTION__, ptxmgmt->status_code); + return; + } + + pframe = rtw_tdls_set_dialog(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_capability(padapter, pframe, pattrib); + pframe = rtw_tdls_set_supported_rate(padapter, pframe, pattrib); + pframe = rtw_tdls_set_sup_ch(padapter, pframe, pattrib); + pframe = rtw_tdls_set_sup_reg_class(pframe, pattrib); + + if (pattrib->encrypt) { + prsnie = pframe; + pframe = rtw_tdls_set_rsnie(ptxmgmt, pframe, pattrib, _FALSE, ptdls_sta); + } + + pframe = rtw_tdls_set_ext_cap(pframe, pattrib); + + if (pattrib->encrypt) { + if (rtw_tdls_is_driver_setup(padapter) == _TRUE) + wpa_tdls_generate_tpk(padapter, ptdls_sta); + + pftie = pframe; + pftie_mic = pframe + 4; + pframe = rtw_tdls_set_ftie(ptxmgmt + , pframe + , pattrib + , ptdls_sta->ANonce + , ptdls_sta->SNonce); + + ptimeout_ie = pframe; + pframe = rtw_tdls_set_timeout_interval(ptxmgmt, pframe, pattrib, _FALSE, ptdls_sta); + } + +#ifdef CONFIG_80211N_HT + /* Sup_reg_classes(optional) */ + if (pregistrypriv->ht_enable == _TRUE) + pframe = rtw_tdls_set_ht_cap(padapter, pframe_head, pattrib); +#endif + + pframe = rtw_tdls_set_bss_coexist(padapter, pframe, pattrib); + + plinkid_ie = pframe; + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _FALSE); + + /* Fill FTIE mic */ + if (pattrib->encrypt && rtw_tdls_is_driver_setup(padapter) == _TRUE) + wpa_tdls_ftie_mic(ptdls_sta->tpk.kck, 2, plinkid_ie, prsnie, ptimeout_ie, pftie, pftie_mic); + + if ((pregistrypriv->wmm_enable == _TRUE) || (padapter->mlmepriv.htpriv.ht_option == _TRUE)) + pframe = rtw_tdls_set_qos_cap(pframe, pattrib); + +#ifdef CONFIG_80211AC_VHT + if ((padapter->mlmepriv.htpriv.ht_option == _TRUE) && (pmlmeext->cur_channel > 14) + && REGSTY_IS_11AC_ENABLE(pregistrypriv) + && is_supported_vht(pregistrypriv->wireless_mode) + && (!rfctl->country_ent || COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent)) + ) { + pframe = rtw_tdls_set_aid(padapter, pframe, pattrib); + pframe = rtw_tdls_set_vht_cap(padapter, pframe, pattrib); + pframe = rtw_tdls_set_vht_op_mode_notify(padapter, pframe, pattrib, pmlmeext->cur_bwmode); + } +#endif + +#ifdef CONFIG_WFD + if (padapter->wdinfo.wfd_tdls_enable) + wfd_ie_tdls(padapter, pframe, &(pattrib->pktlen)); +#endif + +} + +void rtw_build_tdls_setup_cfm_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct pkt_attrib *pattrib = &pxmitframe->attrib; + + unsigned int ie_len; + unsigned char *p; + u8 wmm_param_ele[24] = {0}; + u8 *pftie = NULL, *ptimeout_ie = NULL, *plinkid_ie = NULL, *prsnie = NULL, *pftie_mic = NULL; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_status_code(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_dialog(pframe, pattrib, ptxmgmt); + + if (ptxmgmt->status_code != 0) + return; + + if (pattrib->encrypt) { + prsnie = pframe; + pframe = rtw_tdls_set_rsnie(ptxmgmt, pframe, pattrib, _TRUE, ptdls_sta); + } + + if (pattrib->encrypt) { + pftie = pframe; + pftie_mic = pframe + 4; + pframe = rtw_tdls_set_ftie(ptxmgmt + , pframe + , pattrib + , ptdls_sta->ANonce + , ptdls_sta->SNonce); + + ptimeout_ie = pframe; + pframe = rtw_tdls_set_timeout_interval(ptxmgmt, pframe, pattrib, _TRUE, ptdls_sta); + + if (rtw_tdls_is_driver_setup(padapter) == _TRUE) { + /* Start TPK timer */ + ptdls_sta->TPK_count = 0; + _set_timer(&ptdls_sta->TPK_timer, ONE_SEC); + } + } + + /* HT operation; todo */ + + plinkid_ie = pframe; + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _TRUE); + + if (pattrib->encrypt && (rtw_tdls_is_driver_setup(padapter) == _TRUE)) + wpa_tdls_ftie_mic(ptdls_sta->tpk.kck, 3, plinkid_ie, prsnie, ptimeout_ie, pftie, pftie_mic); + + if (ptdls_sta->qos_option == _TRUE) + pframe = rtw_tdls_set_wmm_params(padapter, pframe, pattrib); + +#ifdef CONFIG_80211AC_VHT + if ((padapter->mlmepriv.htpriv.ht_option == _TRUE) + && (ptdls_sta->vhtpriv.vht_option == _TRUE) && (pmlmeext->cur_channel > 14) + && REGSTY_IS_11AC_ENABLE(pregistrypriv) + && is_supported_vht(pregistrypriv->wireless_mode) + && (!rfctl->country_ent || COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent)) + ) { + pframe = rtw_tdls_set_vht_operation(padapter, pframe, pattrib, pmlmeext->cur_channel); + pframe = rtw_tdls_set_vht_op_mode_notify(padapter, pframe, pattrib, pmlmeext->cur_bwmode); + } +#endif +} + +void rtw_build_tdls_teardown_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta) +{ + struct pkt_attrib *pattrib = &pxmitframe->attrib; + u8 *pftie = NULL, *pftie_mic = NULL, *plinkid_ie = NULL; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_status_code(pframe, pattrib, ptxmgmt); + + if (pattrib->encrypt) { + pftie = pframe; + pftie_mic = pframe + 4; + pframe = rtw_tdls_set_ftie(ptxmgmt + , pframe + , pattrib + , ptdls_sta->ANonce + , ptdls_sta->SNonce); + } + + plinkid_ie = pframe; + if (ptdls_sta->tdls_sta_state & TDLS_INITIATOR_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _FALSE); + else if (ptdls_sta->tdls_sta_state & TDLS_RESPONDER_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _TRUE); + + if (pattrib->encrypt && (rtw_tdls_is_driver_setup(padapter) == _TRUE)) + wpa_tdls_teardown_ftie_mic(ptdls_sta->tpk.kck, plinkid_ie, ptxmgmt->status_code, 1, 4, pftie, pftie_mic); +} + +void rtw_build_tdls_dis_req_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt) +{ + struct pkt_attrib *pattrib = &pxmitframe->attrib; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_dialog(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _TRUE); + +} + +void rtw_build_tdls_dis_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, u8 privacy) +{ + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + u8 *pframe_head, pktlen_index; + + pktlen_index = pattrib->pktlen; + pframe_head = pframe; + + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_PUBLIC); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_dialog(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_capability(padapter, pframe, pattrib); + + pframe = rtw_tdls_set_supported_rate(padapter, pframe, pattrib); + + pframe = rtw_tdls_set_sup_ch(padapter, pframe, pattrib); + + if (privacy) + pframe = rtw_tdls_set_rsnie(ptxmgmt, pframe, pattrib, _TRUE, NULL); + + pframe = rtw_tdls_set_ext_cap(pframe, pattrib); + + if (privacy) { + pframe = rtw_tdls_set_ftie(ptxmgmt, pframe, pattrib, NULL, NULL); + pframe = rtw_tdls_set_timeout_interval(ptxmgmt, pframe, pattrib, _TRUE, NULL); + } + +#ifdef CONFIG_80211N_HT + if (pregistrypriv->ht_enable == _TRUE) + pframe = rtw_tdls_set_ht_cap(padapter, pframe_head - pktlen_index, pattrib); +#endif + + pframe = rtw_tdls_set_bss_coexist(padapter, pframe, pattrib); + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _FALSE); + +} + + +void rtw_build_tdls_peer_traffic_indication_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta) +{ + + struct pkt_attrib *pattrib = &pxmitframe->attrib; + u8 AC_queue = 0; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_dialog(pframe, pattrib, ptxmgmt); + + if (ptdls_sta->tdls_sta_state & TDLS_INITIATOR_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _FALSE); + else if (ptdls_sta->tdls_sta_state & TDLS_RESPONDER_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _TRUE); + + /* PTI control */ + /* PU buffer status */ + if (ptdls_sta->uapsd_bk & BIT(1)) + AC_queue = BIT(0); + if (ptdls_sta->uapsd_be & BIT(1)) + AC_queue = BIT(1); + if (ptdls_sta->uapsd_vi & BIT(1)) + AC_queue = BIT(2); + if (ptdls_sta->uapsd_vo & BIT(1)) + AC_queue = BIT(3); + pframe = rtw_set_ie(pframe, _PTI_BUFFER_STATUS_, 1, &AC_queue, &(pattrib->pktlen)); + +} + +void rtw_build_tdls_peer_traffic_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta) +{ + + struct pkt_attrib *pattrib = &pxmitframe->attrib; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_dialog(pframe, pattrib, ptxmgmt); + + if (ptdls_sta->tdls_sta_state & TDLS_INITIATOR_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _FALSE); + else if (ptdls_sta->tdls_sta_state & TDLS_RESPONDER_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _TRUE); +} + +#ifdef CONFIG_TDLS_CH_SW +void rtw_build_tdls_ch_switch_req_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct sta_priv *pstapriv = &padapter->stapriv; + u16 switch_time = TDLS_CH_SWITCH_TIME * 1000, switch_timeout = TDLS_CH_SWITCH_TIMEOUT * 1000; + + ptdls_sta->ch_switch_time = switch_time; + ptdls_sta->ch_switch_timeout = switch_timeout; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_target_ch(padapter, pframe, pattrib); + pframe = rtw_tdls_set_reg_class(pframe, pattrib, ptdls_sta); + + if (ptdlsinfo->chsw_info.ch_offset != HAL_PRIME_CHNL_OFFSET_DONT_CARE) { + switch (ptdlsinfo->chsw_info.ch_offset) { + case HAL_PRIME_CHNL_OFFSET_LOWER: + pframe = rtw_tdls_set_second_channel_offset(pframe, pattrib, SCA); + break; + case HAL_PRIME_CHNL_OFFSET_UPPER: + pframe = rtw_tdls_set_second_channel_offset(pframe, pattrib, SCB); + break; + } + } + + if (ptdls_sta->tdls_sta_state & TDLS_INITIATOR_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _FALSE); + else if (ptdls_sta->tdls_sta_state & TDLS_RESPONDER_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _TRUE); + + pframe = rtw_tdls_set_ch_sw(pframe, pattrib, ptdls_sta); + +} + +void rtw_build_tdls_ch_switch_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta) +{ + + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct sta_priv *pstapriv = &padapter->stapriv; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_tdls_set_category(pframe, pattrib, RTW_WLAN_CATEGORY_TDLS); + pframe = rtw_tdls_set_action(pframe, pattrib, ptxmgmt); + pframe = rtw_tdls_set_status_code(pframe, pattrib, ptxmgmt); + + if (ptdls_sta->tdls_sta_state & TDLS_INITIATOR_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _FALSE); + else if (ptdls_sta->tdls_sta_state & TDLS_RESPONDER_STATE) + pframe = rtw_tdls_set_linkid(padapter, pframe, pattrib, _TRUE); + + pframe = rtw_tdls_set_ch_sw(pframe, pattrib, ptdls_sta); +} +#endif + +#ifdef CONFIG_WFD +void rtw_build_tunneled_probe_req_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe) +{ + u8 i; + _adapter *iface = NULL; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct wifidirect_info *pwdinfo; + + u8 category = RTW_WLAN_CATEGORY_P2P; + u8 WFA_OUI[3] = { 0x50, 0x6f, 0x9a}; + u8 probe_req = 4; + u8 wfdielen = 0; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 3, WFA_OUI, &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(probe_req), &(pattrib->pktlen)); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + pwdinfo = &iface->wdinfo; + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + wfdielen = build_probe_req_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; + } + } + } +} + +void rtw_build_tunneled_probe_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe) +{ + u8 i; + _adapter *iface = NULL; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct wifidirect_info *pwdinfo; + u8 category = RTW_WLAN_CATEGORY_P2P; + u8 WFA_OUI[3] = { 0x50, 0x6f, 0x9a}; + u8 probe_rsp = 5; + u8 wfdielen = 0; + + pframe = rtw_tdls_set_payload_type(pframe, pattrib); + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 3, WFA_OUI, &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(probe_rsp), &(pattrib->pktlen)); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + pwdinfo = &iface->wdinfo; + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + wfdielen = build_probe_resp_wfd_ie(pwdinfo, pframe, 1); + pframe += wfdielen; + pattrib->pktlen += wfdielen; + } + } + } +} +#endif /* CONFIG_WFD */ + +void _tdls_tpk_timer_hdl(void *FunctionContext) +{ + struct sta_info *ptdls_sta = (struct sta_info *)FunctionContext; + struct tdls_txmgmt txmgmt; + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + ptdls_sta->TPK_count++; + /* TPK_timer expired in a second */ + /* Retry timer should set at least 301 sec. */ + if (ptdls_sta->TPK_count >= (ptdls_sta->TDLS_PeerKey_Lifetime - 3)) { + RTW_INFO("[TDLS] %s, Re-Setup TDLS link with "MAC_FMT" since TPK lifetime expires!\n", + __FUNCTION__, MAC_ARG(ptdls_sta->cmn.mac_addr)); + ptdls_sta->TPK_count = 0; + _rtw_memcpy(txmgmt.peer, ptdls_sta->cmn.mac_addr, ETH_ALEN); + issue_tdls_setup_req(ptdls_sta->padapter, &txmgmt, _FALSE); + } + + _set_timer(&ptdls_sta->TPK_timer, ONE_SEC); +} + +#ifdef CONFIG_TDLS_CH_SW +void _tdls_ch_switch_timer_hdl(void *FunctionContext) +{ + struct sta_info *ptdls_sta = (struct sta_info *)FunctionContext; + _adapter *padapter = ptdls_sta->padapter; + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_END_TO_BASE_CHNL); + RTW_INFO("[TDLS] %s, can't get traffic from op_ch:%d\n", __func__, rtw_get_oper_ch(padapter)); +} + +void _tdls_delay_timer_hdl(void *FunctionContext) +{ + struct sta_info *ptdls_sta = (struct sta_info *)FunctionContext; + _adapter *padapter = ptdls_sta->padapter; + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + + RTW_INFO("[TDLS] %s, op_ch:%d, tdls_state:0x%08x\n", __func__, rtw_get_oper_ch(padapter), ptdls_sta->tdls_sta_state); + pchsw_info->delay_switch_back = _TRUE; +} + +void _tdls_stay_on_base_chnl_timer_hdl(void *FunctionContext) +{ + struct sta_info *ptdls_sta = (struct sta_info *)FunctionContext; + _adapter *padapter = ptdls_sta->padapter; + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + + if (ptdls_sta != NULL) { + issue_tdls_ch_switch_req(padapter, ptdls_sta); + pchsw_info->ch_sw_state |= TDLS_WAIT_CH_RSP_STATE; + } +} + +void _tdls_ch_switch_monitor_timer_hdl(void *FunctionContext) +{ + struct sta_info *ptdls_sta = (struct sta_info *)FunctionContext; + _adapter *padapter = ptdls_sta->padapter; + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_END); + RTW_INFO("[TDLS] %s, does not receive ch sw req\n", __func__); +} + +#endif + +void _tdls_handshake_timer_hdl(void *FunctionContext) +{ + struct sta_info *ptdls_sta = (struct sta_info *)FunctionContext; + _adapter *padapter = NULL; + struct tdls_txmgmt txmgmt; + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + _rtw_memcpy(txmgmt.peer, ptdls_sta->cmn.mac_addr, ETH_ALEN); + txmgmt.status_code = _RSON_TDLS_TEAR_UN_RSN_; + + if (ptdls_sta != NULL) { + padapter = ptdls_sta->padapter; + + RTW_INFO("[TDLS] Handshake time out\n"); + if (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA); + else + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA_LOCALLY); + } +} + +void _tdls_pti_timer_hdl(void *FunctionContext) +{ + struct sta_info *ptdls_sta = (struct sta_info *)FunctionContext; + _adapter *padapter = NULL; + struct tdls_txmgmt txmgmt; + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + _rtw_memcpy(txmgmt.peer, ptdls_sta->cmn.mac_addr, ETH_ALEN); + txmgmt.status_code = _RSON_TDLS_TEAR_TOOFAR_; + + if (ptdls_sta != NULL) { + padapter = ptdls_sta->padapter; + + if (ptdls_sta->tdls_sta_state & TDLS_WAIT_PTR_STATE) { + RTW_INFO("[TDLS] Doesn't receive PTR from peer dev:"MAC_FMT"; " + "Send TDLS Tear Down\n", MAC_ARG(ptdls_sta->cmn.mac_addr)); + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_TEARDOWN_STA); + } + } +} + +void rtw_init_tdls_timer(_adapter *padapter, struct sta_info *psta) +{ + psta->padapter = padapter; + rtw_init_timer(&psta->TPK_timer, padapter, _tdls_tpk_timer_hdl, psta); +#ifdef CONFIG_TDLS_CH_SW + rtw_init_timer(&psta->ch_sw_timer, padapter, _tdls_ch_switch_timer_hdl, psta); + rtw_init_timer(&psta->delay_timer, padapter, _tdls_delay_timer_hdl, psta); + rtw_init_timer(&psta->stay_on_base_chnl_timer, padapter, _tdls_stay_on_base_chnl_timer_hdl, psta); + rtw_init_timer(&psta->ch_sw_monitor_timer, padapter, _tdls_ch_switch_monitor_timer_hdl, psta); +#endif + rtw_init_timer(&psta->handshake_timer, padapter, _tdls_handshake_timer_hdl, psta); + rtw_init_timer(&psta->pti_timer, padapter, _tdls_pti_timer_hdl, psta); +} + +void rtw_cancel_tdls_timer(struct sta_info *psta) +{ + _cancel_timer_ex(&psta->TPK_timer); +#ifdef CONFIG_TDLS_CH_SW + _cancel_timer_ex(&psta->ch_sw_timer); + _cancel_timer_ex(&psta->delay_timer); + _cancel_timer_ex(&psta->stay_on_base_chnl_timer); + _cancel_timer_ex(&psta->ch_sw_monitor_timer); +#endif + _cancel_timer_ex(&psta->handshake_timer); + _cancel_timer_ex(&psta->pti_timer); +} + +void rtw_tdls_teardown_pre_hdl(_adapter *padapter, struct sta_info *psta) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct sta_priv *pstapriv = &padapter->stapriv; + _irqL irqL; + + rtw_cancel_tdls_timer(psta); + + _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL); + if (ptdlsinfo->sta_cnt != 0) + ptdlsinfo->sta_cnt--; + _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL); + + if (ptdlsinfo->sta_cnt < MAX_ALLOWED_TDLS_STA_NUM) { + ptdlsinfo->sta_maximum = _FALSE; + _rtw_memset(&ptdlsinfo->ss_record, 0x00, sizeof(struct tdls_ss_record)); + } + + if (ptdlsinfo->sta_cnt == 0) + rtw_tdls_set_link_established(padapter, _FALSE); + else + RTW_INFO("Remain tdls sta:%02x\n", ptdlsinfo->sta_cnt); +} + +void rtw_tdls_teardown_post_hdl(_adapter *padapter, struct sta_info *psta, u8 enqueue_cmd) +{ + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + /* Clear cam */ + rtw_clearstakey_cmd(padapter, psta, enqueue_cmd); + + /* Update sta media status */ + if (enqueue_cmd) + rtw_sta_media_status_rpt_cmd(padapter, psta, 0); + else + rtw_sta_media_status_rpt(padapter, psta, 0); + + /* Set RCR if necessary */ + if (ptdlsinfo->sta_cnt == 0) { + if (enqueue_cmd) + rtw_tdls_cmd(padapter, NULL, TDLS_RS_RCR); + else + rtw_hal_rcr_set_chk_bssid(padapter, MLME_TDLS_NOLINK); + } + + /* Free tdls sta info */ + rtw_free_stainfo(padapter, psta); +} + +int rtw_tdls_is_driver_setup(_adapter *padapter) +{ + return padapter->tdlsinfo.driver_setup; +} + +const char *rtw_tdls_action_txt(enum TDLS_ACTION_FIELD action) +{ + switch (action) { + case TDLS_SETUP_REQUEST: + return "TDLS_SETUP_REQUEST"; + case TDLS_SETUP_RESPONSE: + return "TDLS_SETUP_RESPONSE"; + case TDLS_SETUP_CONFIRM: + return "TDLS_SETUP_CONFIRM"; + case TDLS_TEARDOWN: + return "TDLS_TEARDOWN"; + case TDLS_PEER_TRAFFIC_INDICATION: + return "TDLS_PEER_TRAFFIC_INDICATION"; + case TDLS_CHANNEL_SWITCH_REQUEST: + return "TDLS_CHANNEL_SWITCH_REQUEST"; + case TDLS_CHANNEL_SWITCH_RESPONSE: + return "TDLS_CHANNEL_SWITCH_RESPONSE"; + case TDLS_PEER_PSM_REQUEST: + return "TDLS_PEER_PSM_REQUEST"; + case TDLS_PEER_PSM_RESPONSE: + return "TDLS_PEER_PSM_RESPONSE"; + case TDLS_PEER_TRAFFIC_RESPONSE: + return "TDLS_PEER_TRAFFIC_RESPONSE"; + case TDLS_DISCOVERY_REQUEST: + return "TDLS_DISCOVERY_REQUEST"; + case TDLS_DISCOVERY_RESPONSE: + return "TDLS_DISCOVERY_RESPONSE"; + default: + return "UNKNOWN"; + } +} + +#endif /* CONFIG_TDLS */ diff --git a/core/rtw_vht.c b/core/rtw_vht.c new file mode 100755 index 0000000..55b1709 --- /dev/null +++ b/core/rtw_vht.c @@ -0,0 +1,1141 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_VHT_C + +#include +#include + +#ifdef CONFIG_80211AC_VHT +const u16 _vht_max_mpdu_len[] = { + 3895, + 7991, + 11454, + 0, +}; + +const u8 _vht_sup_ch_width_set_to_bw_cap[] = { + BW_CAP_80M, + BW_CAP_80M | BW_CAP_160M, + BW_CAP_80M | BW_CAP_160M | BW_CAP_80_80M, + 0, +}; + +#ifdef CONFIG_RTW_DEBUG +const char *const _vht_sup_ch_width_set_str[] = { + "80MHz", + "160MHz", + "160MHz & 80+80MHz", + "BW-RSVD", +}; + +void dump_vht_cap_ie_content(void *sel, const u8 *buf, u32 buf_len) +{ + if (buf_len != VHT_CAP_IE_LEN) { + RTW_PRINT_SEL(sel, "Invalid VHT capability IE len:%d != %d\n", buf_len, VHT_CAP_IE_LEN); + return; + } + + RTW_PRINT_SEL(sel, "cap_info:%02x %02x %02x %02x: MAX_MPDU_LEN:%u %s%s%s%s%s RX-STBC:%u MAX_AMPDU_LEN:%u\n" + , *(buf), *(buf + 1), *(buf + 2), *(buf + 3) + , vht_max_mpdu_len(GET_VHT_CAPABILITY_ELE_MAX_MPDU_LENGTH(buf)) + , vht_sup_ch_width_set_str(GET_VHT_CAPABILITY_ELE_CHL_WIDTH(buf)) + , GET_VHT_CAPABILITY_ELE_RX_LDPC(buf) ? " RX-LDPC" : "" + , GET_VHT_CAPABILITY_ELE_SHORT_GI80M(buf) ? " SGI-80" : "" + , GET_VHT_CAPABILITY_ELE_SHORT_GI160M(buf) ? " SGI-160" : "" + , GET_VHT_CAPABILITY_ELE_TX_STBC(buf) ? " TX-STBC" : "" + , GET_VHT_CAPABILITY_ELE_RX_STBC(buf) + , VHT_MAX_AMPDU_LEN(GET_VHT_CAPABILITY_ELE_MAX_RXAMPDU_FACTOR(buf)) + ); +} + +void dump_vht_cap_ie(void *sel, const u8 *ie, u32 ie_len) +{ + const u8 *vht_cap_ie; + sint vht_cap_ielen; + + vht_cap_ie = rtw_get_ie(ie, WLAN_EID_VHT_CAPABILITY, &vht_cap_ielen, ie_len); + if (!ie || vht_cap_ie != ie) + return; + + dump_vht_cap_ie_content(sel, vht_cap_ie + 2, vht_cap_ielen); +} + +const char *const _vht_op_ch_width_str[] = { + "20 or 40MHz", + "80MHz", + "160MHz", + "80+80MHz", + "BW-RSVD", +}; + +void dump_vht_op_ie_content(void *sel, const u8 *buf, u32 buf_len) +{ + if (buf_len != VHT_OP_IE_LEN) { + RTW_PRINT_SEL(sel, "Invalid VHT operation IE len:%d != %d\n", buf_len, VHT_OP_IE_LEN); + return; + } + + RTW_PRINT_SEL(sel, "%s, ch0:%u, ch1:%u\n" + , vht_op_ch_width_str(GET_VHT_OPERATION_ELE_CHL_WIDTH(buf)) + , GET_VHT_OPERATION_ELE_CENTER_FREQ1(buf) + , GET_VHT_OPERATION_ELE_CENTER_FREQ2(buf) + ); +} + +void dump_vht_op_ie(void *sel, const u8 *ie, u32 ie_len) +{ + const u8 *vht_op_ie; + sint vht_op_ielen; + + vht_op_ie = rtw_get_ie(ie, WLAN_EID_VHT_OPERATION, &vht_op_ielen, ie_len); + if (!ie || vht_op_ie != ie) + return; + + dump_vht_op_ie_content(sel, vht_op_ie + 2, vht_op_ielen); +} +#endif + +/* 20/40/80, ShortGI, MCS Rate */ +const u16 VHT_MCS_DATA_RATE[3][2][40] = { /* unit: 0.5M */ + { { + 13, 26, 39, 52, 78, 104, 117, 130, 156, 156, + 26, 52, 78, 104, 156, 208, 234, 260, 312, 312, + 39, 78, 117, 156, 234, 312, 351, 390, 468, 520, + 52, 104, 156, 208, 312, 416, 468, 520, 624, 624, + }, /* Long GI, 20MHz */ + { + 14, 29, 43, 58, 87, 116, 130, 144, 173, 173, + 29, 58, 87, 116, 173, 231, 260, 289, 347, 347, + 43, 87, 130, 173, 260, 347, 390, 433, 520, 578, + 58, 116, 173, 231, 347, 462, 520, 578, 693, 693, + } + }, /* Short GI, 20MHz */ + { { + 27, 54, 81, 108, 162, 216, 243, 270, 324, 360, + 54, 108, 162, 216, 324, 432, 486, 540, 648, 720, + 81, 162, 243, 324, 486, 648, 729, 810, 972, 1080, + 108, 216, 324, 432, 648, 864, 972, 1080, 1296, 1440, + }, /* Long GI, 40MHz */ + { + 30, 60, 90, 120, 180, 240, 270, 300, 360, 400, + 60, 120, 180, 240, 360, 480, 540, 600, 720, 800, + 90, 180, 270, 360, 540, 720, 810, 900, 1080, 1200, + 120, 240, 360, 480, 720, 960, 1080, 1200, 1440, 1600, + } + }, /* Short GI, 40MHz */ + { { + 59, 117, 176, 234, 351, 468, 527, 585, 702, 780, + 117, 234, 351, 468, 702, 936, 1053, 1170, 1404, 1560, + 176, 351, 527, 702, 1053, 1404, 1580, 1755, 2106, 2340, + 234, 468, 702, 936, 1404, 1872, 2106, 2340, 2808, 3120, + }, /* Long GI, 80MHz */ + { + 65, 130, 195, 260, 390, 520, 585, 650, 780, 867, + 130, 260, 390, 520, 780, 1040, 1170, 1300, 1560, 1734, + 195, 390, 585, 780, 1170, 1560, 1755, 1950, 2340, 2600, + 260, 520, 780, 1040, 1560, 2080, 2340, 2600, 3120, 3467, + } + } /* Short GI, 80MHz */ +}; + +u8 rtw_get_vht_highest_rate(u8 *pvht_mcs_map) +{ + u8 i, j; + u8 bit_map; + u8 vht_mcs_rate = 0; + + for (i = 0; i < 2; i++) { + if (pvht_mcs_map[i] != 0xff) { + for (j = 0; j < 8; j += 2) { + bit_map = (pvht_mcs_map[i] >> j) & 3; + + if (bit_map != 3) + vht_mcs_rate = MGN_VHT1SS_MCS7 + 10 * j / 2 + i * 40 + bit_map; /* VHT rate indications begin from 0x90 */ + } + } + } + + /* RTW_INFO("HighestVHTMCSRate is %x\n", vht_mcs_rate); */ + return vht_mcs_rate; +} + +u8 rtw_vht_mcsmap_to_nss(u8 *pvht_mcs_map) +{ + u8 i, j; + u8 bit_map; + u8 nss = 0; + + for (i = 0; i < 2; i++) { + if (pvht_mcs_map[i] != 0xff) { + for (j = 0; j < 8; j += 2) { + bit_map = (pvht_mcs_map[i] >> j) & 3; + + if (bit_map != 3) + nss++; + } + } + } + + /* RTW_INFO("%s : %dSS\n", __FUNCTION__, nss); */ + return nss; +} + +void rtw_vht_nss_to_mcsmap(u8 nss, u8 *target_mcs_map, u8 *cur_mcs_map) +{ + u8 i, j; + u8 cur_rate, target_rate; + + for (i = 0; i < 2; i++) { + target_mcs_map[i] = 0; + for (j = 0; j < 8; j += 2) { + cur_rate = (cur_mcs_map[i] >> j) & 3; + if (cur_rate == 3) /* 0x3 indicates not supported that num of SS */ + target_rate = 3; + else if (nss <= ((j / 2) + i * 4)) + target_rate = 3; + else + target_rate = cur_rate; + + target_mcs_map[i] |= (target_rate << j); + } + } + + /* RTW_INFO("%s : %dSS\n", __FUNCTION__, nss); */ +} + +u16 rtw_vht_mcs_to_data_rate(u8 bw, u8 short_GI, u8 vht_mcs_rate) +{ + if (vht_mcs_rate > MGN_VHT4SS_MCS9) + vht_mcs_rate = MGN_VHT4SS_MCS9; + /* RTW_INFO("bw=%d, short_GI=%d, ((vht_mcs_rate - MGN_VHT1SS_MCS0)&0x3f)=%d\n", bw, short_GI, ((vht_mcs_rate - MGN_VHT1SS_MCS0)&0x3f)); */ + return VHT_MCS_DATA_RATE[bw][short_GI][((vht_mcs_rate - MGN_VHT1SS_MCS0) & 0x3f)]; +} + +void rtw_vht_use_default_setting(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + BOOLEAN bHwLDPCSupport = _FALSE, bHwSTBCSupport = _FALSE; +#ifdef CONFIG_BEAMFORMING + BOOLEAN bHwSupportBeamformer = _FALSE, bHwSupportBeamformee = _FALSE; + u8 mu_bfer, mu_bfee; +#endif /* CONFIG_BEAMFORMING */ + u8 tx_nss, rx_nss; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + pvhtpriv->sgi_80m = TEST_FLAG(pregistrypriv->short_gi, BIT2) ? _TRUE : _FALSE; + + /* LDPC support */ + rtw_hal_get_def_var(padapter, HAL_DEF_RX_LDPC, (u8 *)&bHwLDPCSupport); + CLEAR_FLAGS(pvhtpriv->ldpc_cap); + if (bHwLDPCSupport) { + if (TEST_FLAG(pregistrypriv->ldpc_cap, BIT0)) + SET_FLAG(pvhtpriv->ldpc_cap, LDPC_VHT_ENABLE_RX); + } + rtw_hal_get_def_var(padapter, HAL_DEF_TX_LDPC, (u8 *)&bHwLDPCSupport); + if (bHwLDPCSupport) { + if (TEST_FLAG(pregistrypriv->ldpc_cap, BIT1)) + SET_FLAG(pvhtpriv->ldpc_cap, LDPC_VHT_ENABLE_TX); + } + if (pvhtpriv->ldpc_cap) + RTW_INFO("[VHT] Support LDPC = 0x%02X\n", pvhtpriv->ldpc_cap); + + /* STBC */ + rtw_hal_get_def_var(padapter, HAL_DEF_TX_STBC, (u8 *)&bHwSTBCSupport); + CLEAR_FLAGS(pvhtpriv->stbc_cap); + if (bHwSTBCSupport) { + if (TEST_FLAG(pregistrypriv->stbc_cap, BIT1)) + SET_FLAG(pvhtpriv->stbc_cap, STBC_VHT_ENABLE_TX); + } + rtw_hal_get_def_var(padapter, HAL_DEF_RX_STBC, (u8 *)&bHwSTBCSupport); + if (bHwSTBCSupport) { + if (TEST_FLAG(pregistrypriv->stbc_cap, BIT0)) + SET_FLAG(pvhtpriv->stbc_cap, STBC_VHT_ENABLE_RX); + } + if (pvhtpriv->stbc_cap) + RTW_INFO("[VHT] Support STBC = 0x%02X\n", pvhtpriv->stbc_cap); + + /* Beamforming setting */ + CLEAR_FLAGS(pvhtpriv->beamform_cap); +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 +#ifdef CONFIG_CONCURRENT_MODE + /* only enable beamforming in STA client mode */ + if (MLME_IS_STA(padapter) && !MLME_IS_GC(padapter)) +#else + if ((MLME_IS_AP(padapter) && !MLME_IS_GO(padapter)) || + (MLME_IS_STA(padapter) && !MLME_IS_GC(padapter))) +#endif +#endif + { + rtw_hal_get_def_var(padapter, HAL_DEF_EXPLICIT_BEAMFORMER, + (u8 *)&bHwSupportBeamformer); + rtw_hal_get_def_var(padapter, HAL_DEF_EXPLICIT_BEAMFORMEE, + (u8 *)&bHwSupportBeamformee); + mu_bfer = _FALSE; + mu_bfee = _FALSE; + rtw_hal_get_def_var(padapter, HAL_DEF_VHT_MU_BEAMFORMER, &mu_bfer); + rtw_hal_get_def_var(padapter, HAL_DEF_VHT_MU_BEAMFORMEE, &mu_bfee); + if (TEST_FLAG(pregistrypriv->beamform_cap, BIT0) && bHwSupportBeamformer) { +#ifdef CONFIG_CONCURRENT_MODE + if ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) { + SET_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE); + RTW_INFO("[VHT] CONCURRENT AP Support Beamformer\n"); + if (TEST_FLAG(pregistrypriv->beamform_cap, BIT(2)) + && (_TRUE == mu_bfer)) { + SET_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE); + RTW_INFO("[VHT] Support MU-MIMO AP\n"); + } + } else + RTW_INFO("[VHT] CONCURRENT not AP ;not allow Support Beamformer\n"); +#else + SET_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE); + RTW_INFO("[VHT] Support Beamformer\n"); + if (TEST_FLAG(pregistrypriv->beamform_cap, BIT(2)) + && (_TRUE == mu_bfer) + && ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE)) { + SET_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE); + RTW_INFO("[VHT] Support MU-MIMO AP\n"); + } +#endif + } + if (TEST_FLAG(pregistrypriv->beamform_cap, BIT1) && bHwSupportBeamformee) { + SET_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE); + RTW_INFO("[VHT] Support Beamformee\n"); + if (TEST_FLAG(pregistrypriv->beamform_cap, BIT(3)) + && (_TRUE == mu_bfee) + && ((pmlmeinfo->state & 0x03) != WIFI_FW_AP_STATE)) { + SET_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE); + RTW_INFO("[VHT] Support MU-MIMO STA\n"); + } + } + } +#endif /* CONFIG_BEAMFORMING */ + + pvhtpriv->ampdu_len = pregistrypriv->ampdu_factor; + + tx_nss = GET_HAL_TX_NSS(padapter); + rx_nss = GET_HAL_RX_NSS(padapter); + + /* for now, vhtpriv.vht_mcs_map comes from RX NSS */ + rtw_vht_nss_to_mcsmap(rx_nss, pvhtpriv->vht_mcs_map, pregistrypriv->vht_rx_mcs_map); + pvhtpriv->vht_highest_rate = rtw_get_vht_highest_rate(pvhtpriv->vht_mcs_map); +} + +u64 rtw_vht_mcs_map_to_bitmap(u8 *mcs_map, u8 nss) +{ + u8 i, j, tmp; + u64 bitmap = 0; + u8 bits_nss = nss * 2; + + for (i = j = 0; i < bits_nss; i += 2, j += 10) { + /* every two bits means single sptial stream */ + tmp = (mcs_map[i / 8] >> i) & 3; + + switch (tmp) { + case 2: + bitmap = bitmap | ((u64)0x03ff << j); + break; + case 1: + bitmap = bitmap | ((u64)0x01ff << j); + break; + case 0: + bitmap = bitmap | ((u64)0x00ff << j); + break; + default: + break; + } + } + + RTW_INFO("vht_mcs_map=%02x %02x, nss=%u => bitmap=%016llx\n" + , mcs_map[0], mcs_map[1], nss, bitmap); + + return bitmap; +} + +#ifdef CONFIG_BEAMFORMING +void update_sta_vht_info_apmode_bf_cap(_adapter *padapter, struct sta_info *psta) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct vht_priv *pvhtpriv_ap = &pmlmepriv->vhtpriv; + struct vht_priv *pvhtpriv_sta = &psta->vhtpriv; + u16 cur_beamform_cap = 0; + + /* B11 SU Beamformer Capable, the target supports Beamformer and we are Beamformee */ + if (TEST_FLAG(pvhtpriv_ap->beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE) && + GET_VHT_CAPABILITY_ELE_SU_BFEE(pvhtpriv_sta->vht_cap)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE); + /*Shift to BEAMFORMING_VHT_BEAMFORMER_STS_CAP*/ + SET_FLAG(cur_beamform_cap, GET_VHT_CAPABILITY_ELE_SU_BFEE_STS_CAP(pvhtpriv_sta->vht_cap) << 8); + } + + /* B12 SU Beamformee Capable, the target supports Beamformee and we are Beamformer */ + if (TEST_FLAG(pvhtpriv_ap->beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE) && + GET_VHT_CAPABILITY_ELE_SU_BFER(pvhtpriv_sta->vht_cap)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE); + /*Shit to BEAMFORMING_VHT_BEAMFORMEE_SOUND_DIM*/ + SET_FLAG(cur_beamform_cap, GET_VHT_CAPABILITY_ELE_SU_BFER_SOUND_DIM_NUM(pvhtpriv_sta->vht_cap) << 12); + } + + if (cur_beamform_cap) + RTW_INFO("Current STA(%d) VHT Beamforming Setting = %02X\n", psta->cmn.aid, cur_beamform_cap); + + pvhtpriv_sta->beamform_cap = cur_beamform_cap; + psta->cmn.bf_info.vht_beamform_cap = cur_beamform_cap; +} +#endif + +void update_sta_vht_info_apmode(_adapter *padapter, void *sta) +{ + struct sta_info *psta = (struct sta_info *)sta; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct vht_priv *pvhtpriv_ap = &pmlmepriv->vhtpriv; + struct vht_priv *pvhtpriv_sta = &psta->vhtpriv; + u8 cur_ldpc_cap = 0, cur_stbc_cap = 0; + s8 bw_mode = -1; + u8 *pcap_mcs; + + if (pvhtpriv_sta->vht_option == _FALSE) + return; + + if (pvhtpriv_sta->op_present) { + switch (GET_VHT_OPERATION_ELE_CHL_WIDTH(pvhtpriv_sta->vht_op)) { + case 1: /* 80MHz */ + case 2: /* 160MHz */ + case 3: /* 80+80 */ + bw_mode = CHANNEL_WIDTH_80; /* only support up to 80MHz for now */ + break; + } + } + + if (pvhtpriv_sta->notify_present) + bw_mode = GET_VHT_OPERATING_MODE_FIELD_CHNL_WIDTH(&pvhtpriv_sta->vht_op_mode_notify); + else if (MLME_IS_AP(padapter)) { + /* for VHT client without Operating Mode Notify IE; minimal 80MHz */ + if (bw_mode < CHANNEL_WIDTH_80) + bw_mode = CHANNEL_WIDTH_80; + } + + if (bw_mode != -1) + psta->cmn.bw_mode = bw_mode; /* update bw_mode only if get value from VHT IEs */ + + psta->cmn.ra_info.is_vht_enable = _TRUE; + + /* B4 Rx LDPC */ + if (TEST_FLAG(pvhtpriv_ap->ldpc_cap, LDPC_VHT_ENABLE_TX) && + GET_VHT_CAPABILITY_ELE_RX_LDPC(pvhtpriv_sta->vht_cap)) { + SET_FLAG(cur_ldpc_cap, (LDPC_VHT_ENABLE_TX | LDPC_VHT_CAP_TX)); + RTW_INFO("Current STA(%d) VHT LDPC = %02X\n", psta->cmn.aid, cur_ldpc_cap); + } + pvhtpriv_sta->ldpc_cap = cur_ldpc_cap; + + if (psta->cmn.bw_mode > pmlmeext->cur_bwmode) + psta->cmn.bw_mode = pmlmeext->cur_bwmode; + + if (psta->cmn.bw_mode == CHANNEL_WIDTH_80) { + /* B5 Short GI for 80 MHz */ + pvhtpriv_sta->sgi_80m = (GET_VHT_CAPABILITY_ELE_SHORT_GI80M(pvhtpriv_sta->vht_cap) & pvhtpriv_ap->sgi_80m) ? _TRUE : _FALSE; + /* RTW_INFO("Current STA ShortGI80MHz = %d\n", pvhtpriv_sta->sgi_80m); */ + } else if (psta->cmn.bw_mode >= CHANNEL_WIDTH_160) { + /* B5 Short GI for 80 MHz */ + pvhtpriv_sta->sgi_80m = (GET_VHT_CAPABILITY_ELE_SHORT_GI160M(pvhtpriv_sta->vht_cap) & pvhtpriv_ap->sgi_80m) ? _TRUE : _FALSE; + /* RTW_INFO("Current STA ShortGI160MHz = %d\n", pvhtpriv_sta->sgi_80m); */ + } + + /* B8 B9 B10 Rx STBC */ + if (TEST_FLAG(pvhtpriv_ap->stbc_cap, STBC_VHT_ENABLE_TX) && + GET_VHT_CAPABILITY_ELE_RX_STBC(pvhtpriv_sta->vht_cap)) { + SET_FLAG(cur_stbc_cap, (STBC_VHT_ENABLE_TX | STBC_VHT_CAP_TX)); + RTW_INFO("Current STA(%d) VHT STBC = %02X\n", psta->cmn.aid, cur_stbc_cap); + } + pvhtpriv_sta->stbc_cap = cur_stbc_cap; + +#ifdef CONFIG_BEAMFORMING + update_sta_vht_info_apmode_bf_cap(padapter, psta); +#endif + + /* B23 B24 B25 Maximum A-MPDU Length Exponent */ + pvhtpriv_sta->ampdu_len = GET_VHT_CAPABILITY_ELE_MAX_RXAMPDU_FACTOR(pvhtpriv_sta->vht_cap); + + pcap_mcs = GET_VHT_CAPABILITY_ELE_RX_MCS(pvhtpriv_sta->vht_cap); + _rtw_memcpy(pvhtpriv_sta->vht_mcs_map, pcap_mcs, 2); + pvhtpriv_sta->vht_highest_rate = rtw_get_vht_highest_rate(pvhtpriv_sta->vht_mcs_map); +} + +void update_hw_vht_param(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 ht_AMPDU_len; + + ht_AMPDU_len = pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x03; + + if (pvhtpriv->ampdu_len > ht_AMPDU_len) + rtw_hal_set_hwreg(padapter, HW_VAR_AMPDU_FACTOR, (u8 *)(&pvhtpriv->ampdu_len)); +} + +#ifdef ROKU_PRIVATE +u8 VHT_get_ss_from_map(u8 *vht_mcs_map) +{ + u8 i, j; + u8 ss = 0; + + for (i = 0; i < 2; i++) { + if (vht_mcs_map[i] != 0xff) { + for (j = 0; j < 8; j += 2) { + if (((vht_mcs_map[i] >> j) & 0x03) == 0x03) + break; + ss++; + } + } + + } + +return ss; +} + +void VHT_caps_handler_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv_infra_ap *pvhtpriv = &pmlmepriv->vhtpriv_infra_ap; + u8 cur_stbc_cap_infra_ap = 0; + u16 cur_beamform_cap_infra_ap = 0; + u8 *pcap_mcs; + u8 *pcap_mcs_tx; + u8 Rx_ss = 0, Tx_ss = 0; + + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (pIE == NULL) + return; + + pmlmeinfo->ht_vht_received |= BIT(1); + + pvhtpriv->ldpc_cap_infra_ap = GET_VHT_CAPABILITY_ELE_RX_LDPC(pIE->data); + + if (GET_VHT_CAPABILITY_ELE_RX_STBC(pIE->data)) + SET_FLAG(cur_stbc_cap_infra_ap, STBC_VHT_ENABLE_RX); + if (GET_VHT_CAPABILITY_ELE_TX_STBC(pIE->data)) + SET_FLAG(cur_stbc_cap_infra_ap, STBC_VHT_ENABLE_TX); + pvhtpriv->stbc_cap_infra_ap = cur_stbc_cap_infra_ap; + + /*store ap info for channel bandwidth*/ + pvhtpriv->channel_width_infra_ap = GET_VHT_CAPABILITY_ELE_CHL_WIDTH(pIE->data); + + /*check B11: SU Beamformer Capable and B12: SU Beamformee B19: MU Beamformer B20:MU Beamformee*/ + if (GET_VHT_CAPABILITY_ELE_SU_BFER(pIE->data)) + SET_FLAG(cur_beamform_cap_infra_ap, BEAMFORMING_VHT_BEAMFORMER_ENABLE); + if (GET_VHT_CAPABILITY_ELE_SU_BFEE(pIE->data)) + SET_FLAG(cur_beamform_cap_infra_ap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE); + if (GET_VHT_CAPABILITY_ELE_MU_BFER(pIE->data)) + SET_FLAG(cur_beamform_cap_infra_ap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE); + if (GET_VHT_CAPABILITY_ELE_MU_BFEE(pIE->data)) + SET_FLAG(cur_beamform_cap_infra_ap, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE); + pvhtpriv->beamform_cap_infra_ap = cur_beamform_cap_infra_ap; + + /*store information about vht_mcs_set*/ + pcap_mcs = GET_VHT_CAPABILITY_ELE_RX_MCS(pIE->data); + pcap_mcs_tx = GET_VHT_CAPABILITY_ELE_TX_MCS(pIE->data); + _rtw_memcpy(pvhtpriv->vht_mcs_map_infra_ap, pcap_mcs, 2); + _rtw_memcpy(pvhtpriv->vht_mcs_map_tx_infra_ap, pcap_mcs_tx, 2); + + Rx_ss = VHT_get_ss_from_map(pvhtpriv->vht_mcs_map_infra_ap); + Tx_ss = VHT_get_ss_from_map(pvhtpriv->vht_mcs_map_tx_infra_ap); + if (Rx_ss >= Tx_ss) { + pvhtpriv->number_of_streams_infra_ap = Rx_ss; + } else{ + pvhtpriv->number_of_streams_infra_ap = Tx_ss; + } + +} +#endif /* ROKU_PRIVATE */ + +void VHT_caps_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 cur_ldpc_cap = 0, cur_stbc_cap = 0, rx_nss = 0; + u16 cur_beamform_cap = 0; + u8 *pcap_mcs; + + if (pIE == NULL) + return; + + if (pvhtpriv->vht_option == _FALSE) + return; + + pmlmeinfo->VHT_enable = 1; + + /* B4 Rx LDPC */ + if (TEST_FLAG(pvhtpriv->ldpc_cap, LDPC_VHT_ENABLE_TX) && + GET_VHT_CAPABILITY_ELE_RX_LDPC(pIE->data)) { + SET_FLAG(cur_ldpc_cap, (LDPC_VHT_ENABLE_TX | LDPC_VHT_CAP_TX)); + RTW_INFO("Current VHT LDPC Setting = %02X\n", cur_ldpc_cap); + } + pvhtpriv->ldpc_cap = cur_ldpc_cap; + + /* B5 Short GI for 80 MHz */ + pvhtpriv->sgi_80m = (GET_VHT_CAPABILITY_ELE_SHORT_GI80M(pIE->data) & pvhtpriv->sgi_80m) ? _TRUE : _FALSE; + /* RTW_INFO("Current ShortGI80MHz = %d\n", pvhtpriv->sgi_80m); */ + + /* B8 B9 B10 Rx STBC */ + if (TEST_FLAG(pvhtpriv->stbc_cap, STBC_VHT_ENABLE_TX) && + GET_VHT_CAPABILITY_ELE_RX_STBC(pIE->data)) { + SET_FLAG(cur_stbc_cap, (STBC_VHT_ENABLE_TX | STBC_VHT_CAP_TX)); + RTW_INFO("Current VHT STBC Setting = %02X\n", cur_stbc_cap); + } + pvhtpriv->stbc_cap = cur_stbc_cap; +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 + /* + * B11 SU Beamformer Capable, + * the target supports Beamformer and we are Beamformee + */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE) + && GET_VHT_CAPABILITY_ELE_SU_BFER(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE); + + /* Shift to BEAMFORMING_VHT_BEAMFORMEE_STS_CAP */ + SET_FLAG(cur_beamform_cap, GET_VHT_CAPABILITY_ELE_SU_BFEE_STS_CAP(pIE->data) << 8); + + /* + * B19 MU Beamformer Capable, + * the target supports Beamformer and we are Beamformee + */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE) + && GET_VHT_CAPABILITY_ELE_MU_BFER(pIE->data)) + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE); + } + + /* + * B12 SU Beamformee Capable, + * the target supports Beamformee and we are Beamformer + */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE) + && GET_VHT_CAPABILITY_ELE_SU_BFEE(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE); + + /* Shit to BEAMFORMING_VHT_BEAMFORMER_SOUND_DIM */ + SET_FLAG(cur_beamform_cap, GET_VHT_CAPABILITY_ELE_SU_BFER_SOUND_DIM_NUM(pIE->data) << 12); + + /* + * B20 MU Beamformee Capable, + * the target supports Beamformee and we are Beamformer + */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE) + && GET_VHT_CAPABILITY_ELE_MU_BFEE(pIE->data)) + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE); + } + + pvhtpriv->beamform_cap = cur_beamform_cap; + RTW_INFO("Current VHT Beamforming Setting=0x%04X\n", cur_beamform_cap); +#else /* !RTW_BEAMFORMING_VERSION_2 */ + /* B11 SU Beamformer Capable, the target supports Beamformer and we are Beamformee */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE) && + GET_VHT_CAPABILITY_ELE_SU_BFEE(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE); + /*Shift to BEAMFORMING_VHT_BEAMFORMER_STS_CAP*/ + SET_FLAG(cur_beamform_cap, GET_VHT_CAPABILITY_ELE_SU_BFEE_STS_CAP(pIE->data) << 8); + } + + /* B12 SU Beamformee Capable, the target supports Beamformee and we are Beamformer */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE) && + GET_VHT_CAPABILITY_ELE_SU_BFER(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE); + /*Shit to BEAMFORMING_VHT_BEAMFORMEE_SOUND_DIM*/ + SET_FLAG(cur_beamform_cap, GET_VHT_CAPABILITY_ELE_SU_BFER_SOUND_DIM_NUM(pIE->data) << 12); + + } + pvhtpriv->beamform_cap = cur_beamform_cap; + if (cur_beamform_cap) + RTW_INFO("Current VHT Beamforming Setting = %02X\n", cur_beamform_cap); +#endif /* !RTW_BEAMFORMING_VERSION_2 */ +#endif /* CONFIG_BEAMFORMING */ + /* B23 B24 B25 Maximum A-MPDU Length Exponent */ + pvhtpriv->ampdu_len = GET_VHT_CAPABILITY_ELE_MAX_RXAMPDU_FACTOR(pIE->data); + + pcap_mcs = GET_VHT_CAPABILITY_ELE_RX_MCS(pIE->data); + rx_nss = GET_HAL_RX_NSS(padapter); + rtw_vht_nss_to_mcsmap(rx_nss, pvhtpriv->vht_mcs_map, pcap_mcs); + pvhtpriv->vht_highest_rate = rtw_get_vht_highest_rate(pvhtpriv->vht_mcs_map); +} + +void VHT_operation_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + + if (pIE == NULL) + return; + + if (pvhtpriv->vht_option == _FALSE) + return; +} + +void rtw_process_vht_op_mode_notify(_adapter *padapter, u8 *pframe, void *sta) +{ + struct sta_info *psta = (struct sta_info *)sta; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + struct registry_priv *regsty = adapter_to_regsty(padapter); + u8 target_bw; + u8 target_rxss, current_rxss; + u8 update_ra = _FALSE; + u8 tx_nss = 0; + + if (pvhtpriv->vht_option == _FALSE) + return; + + target_bw = GET_VHT_OPERATING_MODE_FIELD_CHNL_WIDTH(pframe); + tx_nss = GET_HAL_TX_NSS(padapter); + target_rxss = rtw_min(tx_nss, (GET_VHT_OPERATING_MODE_FIELD_RX_NSS(pframe) + 1)); + + if (target_bw != psta->cmn.bw_mode) { + if (hal_is_bw_support(padapter, target_bw) + && REGSTY_IS_BW_5G_SUPPORT(regsty, target_bw) + ) { + update_ra = _TRUE; + psta->cmn.bw_mode = target_bw; + } + } + + current_rxss = rtw_vht_mcsmap_to_nss(psta->vhtpriv.vht_mcs_map); + if (target_rxss != current_rxss) { + u8 vht_mcs_map[2] = {}; + + update_ra = _TRUE; + + rtw_vht_nss_to_mcsmap(target_rxss, vht_mcs_map, psta->vhtpriv.vht_mcs_map); + _rtw_memcpy(psta->vhtpriv.vht_mcs_map, vht_mcs_map, 2); + + rtw_hal_update_sta_ra_info(padapter, psta); + } + + if (update_ra) + rtw_dm_ra_mask_wk_cmd(padapter, (u8 *)psta); +} + +u32 rtw_build_vht_operation_ie(_adapter *padapter, u8 *pbuf, u8 channel) +{ + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + /* struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; */ + u8 ChnlWidth, center_freq, bw_mode; + u32 len = 0; + u8 operation[5]; + + _rtw_memset(operation, 0, 5); + + bw_mode = REGSTY_BW_5G(pregistrypriv); /* TODO: control op bw with other info */ + + if (hal_chk_bw_cap(padapter, BW_CAP_80M | BW_CAP_160M) + && REGSTY_BW_5G(pregistrypriv) >= CHANNEL_WIDTH_80 + ) { + center_freq = rtw_get_center_ch(channel, bw_mode, HAL_PRIME_CHNL_OFFSET_LOWER); + ChnlWidth = 1; + } else { + center_freq = 0; + ChnlWidth = 0; + } + + + SET_VHT_OPERATION_ELE_CHL_WIDTH(operation, ChnlWidth); + /* center frequency */ + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(operation, center_freq);/* Todo: need to set correct center channel */ + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(operation, 0); + + _rtw_memcpy(operation + 3, pvhtpriv->vht_mcs_map, 2); + + rtw_set_ie(pbuf, EID_VHTOperation, 5, operation, &len); + + return len; +} + +u32 rtw_build_vht_op_mode_notify_ie(_adapter *padapter, u8 *pbuf, u8 bw) +{ + /* struct registry_priv *pregistrypriv = &padapter->registrypriv; */ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + u32 len = 0; + u8 opmode = 0; + u8 chnl_width, rx_nss; + + chnl_width = bw; + rx_nss = rtw_vht_mcsmap_to_nss(pvhtpriv->vht_mcs_map); + + SET_VHT_OPERATING_MODE_FIELD_CHNL_WIDTH(&opmode, chnl_width); + SET_VHT_OPERATING_MODE_FIELD_RX_NSS(&opmode, (rx_nss - 1)); + SET_VHT_OPERATING_MODE_FIELD_RX_NSS_TYPE(&opmode, 0); /* Todo */ + + pvhtpriv->vht_op_mode_notify = opmode; + + pbuf = rtw_set_ie(pbuf, EID_OpModeNotification, 1, &opmode, &len); + + return len; +} + +u32 rtw_build_vht_cap_ie(_adapter *padapter, u8 *pbuf) +{ + u8 bw, rf_num, rx_stbc_nss = 0; + u16 HighestRate; + u8 *pcap, *pcap_mcs; + u32 len = 0; + u32 rx_packet_offset, max_recvbuf_sz; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + pcap = pvhtpriv->vht_cap; + _rtw_memset(pcap, 0, 32); + + /* B0 B1 Maximum MPDU Length */ + rtw_hal_get_def_var(padapter, HAL_DEF_RX_PACKET_OFFSET, &rx_packet_offset); + rtw_hal_get_def_var(padapter, HAL_DEF_MAX_RECVBUF_SZ, &max_recvbuf_sz); + + RTW_DBG("%s, line%d, Available RX buf size = %d bytes\n", __FUNCTION__, __LINE__, max_recvbuf_sz - rx_packet_offset); + + if ((max_recvbuf_sz - rx_packet_offset) >= 11454) { + SET_VHT_CAPABILITY_ELE_MAX_MPDU_LENGTH(pcap, 2); + RTW_INFO("%s, line%d, Set MAX MPDU len = 11454 bytes\n", __FUNCTION__, __LINE__); + } else if ((max_recvbuf_sz - rx_packet_offset) >= 7991) { + SET_VHT_CAPABILITY_ELE_MAX_MPDU_LENGTH(pcap, 1); + RTW_INFO("%s, line%d, Set MAX MPDU len = 7991 bytes\n", __FUNCTION__, __LINE__); + } else if ((max_recvbuf_sz - rx_packet_offset) >= 3895) { + SET_VHT_CAPABILITY_ELE_MAX_MPDU_LENGTH(pcap, 0); + RTW_INFO("%s, line%d, Set MAX MPDU len = 3895 bytes\n", __FUNCTION__, __LINE__); + } else + RTW_ERR("%s, line%d, Error!! Available RX buf size < 3895 bytes\n", __FUNCTION__, __LINE__); + + /* B2 B3 Supported Channel Width Set */ + if (hal_chk_bw_cap(padapter, BW_CAP_160M) && REGSTY_IS_BW_5G_SUPPORT(pregistrypriv, CHANNEL_WIDTH_160)) { + if (hal_chk_bw_cap(padapter, BW_CAP_80_80M) && REGSTY_IS_BW_5G_SUPPORT(pregistrypriv, CHANNEL_WIDTH_80_80)) + SET_VHT_CAPABILITY_ELE_CHL_WIDTH(pcap, 2); + else + SET_VHT_CAPABILITY_ELE_CHL_WIDTH(pcap, 1); + } else + SET_VHT_CAPABILITY_ELE_CHL_WIDTH(pcap, 0); + + /* B4 Rx LDPC */ + if (TEST_FLAG(pvhtpriv->ldpc_cap, LDPC_VHT_ENABLE_RX)) { + SET_VHT_CAPABILITY_ELE_RX_LDPC(pcap, 1); + RTW_INFO("[VHT] Declare supporting RX LDPC\n"); + } + + /* B5 ShortGI for 80MHz */ + SET_VHT_CAPABILITY_ELE_SHORT_GI80M(pcap, pvhtpriv->sgi_80m ? 1 : 0); /* We can receive Short GI of 80M */ + if (pvhtpriv->sgi_80m) + RTW_INFO("[VHT] Declare supporting SGI 80MHz\n"); + + /* B6 ShortGI for 160MHz */ + /* SET_VHT_CAPABILITY_ELE_SHORT_GI160M(pcap, pvhtpriv->sgi_80m? 1 : 0); */ + + /* B7 Tx STBC */ + if (TEST_FLAG(pvhtpriv->stbc_cap, STBC_VHT_ENABLE_TX)) { + SET_VHT_CAPABILITY_ELE_TX_STBC(pcap, 1); + RTW_INFO("[VHT] Declare supporting TX STBC\n"); + } + + /* B8 B9 B10 Rx STBC */ + if (TEST_FLAG(pvhtpriv->stbc_cap, STBC_VHT_ENABLE_RX)) { + rtw_hal_get_def_var(padapter, HAL_DEF_RX_STBC, (u8 *)(&rx_stbc_nss)); + + SET_VHT_CAPABILITY_ELE_RX_STBC(pcap, rx_stbc_nss); + RTW_INFO("[VHT] Declare supporting RX STBC = %d\n", rx_stbc_nss); + } + #ifdef CONFIG_BEAMFORMING + /* B11 SU Beamformer Capable */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMER_ENABLE)) { + SET_VHT_CAPABILITY_ELE_SU_BFER(pcap, 1); + RTW_INFO("[VHT] Declare supporting SU Bfer\n"); + /* B16 17 18 Number of Sounding Dimensions */ + rtw_hal_get_def_var(padapter, HAL_DEF_BEAMFORMER_CAP, (u8 *)&rf_num); + SET_VHT_CAPABILITY_ELE_SOUNDING_DIMENSIONS(pcap, rf_num); + /* B19 MU Beamformer Capable */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE)) { + SET_VHT_CAPABILITY_ELE_MU_BFER(pcap, 1); + RTW_INFO("[VHT] Declare supporting MU Bfer\n"); + } + } + + /* B12 SU Beamformee Capable */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE)) { + SET_VHT_CAPABILITY_ELE_SU_BFEE(pcap, 1); + RTW_INFO("[VHT] Declare supporting SU Bfee\n"); + + rtw_hal_get_def_var(padapter, HAL_DEF_BEAMFORMEE_CAP, (u8 *)&rf_num); + + /* IOT action suggested by Yu Chen 2017/3/3 */ +#ifdef CONFIG_80211AC_VHT + if ((pmlmeinfo->assoc_AP_vendor == HT_IOT_PEER_BROADCOM) && + !pvhtpriv->ap_bf_cap.is_mu_bfer && + pvhtpriv->ap_bf_cap.su_sound_dim == 2) + rf_num = (rf_num >= 2 ? 2 : rf_num); +#endif + /* B13 14 15 Compressed Steering Number of Beamformer Antennas Supported */ + SET_VHT_CAPABILITY_ELE_BFER_ANT_SUPP(pcap, rf_num); + /* B20 SU Beamformee Capable */ + if (TEST_FLAG(pvhtpriv->beamform_cap, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE)) { + SET_VHT_CAPABILITY_ELE_MU_BFEE(pcap, 1); + RTW_INFO("[VHT] Declare supporting MU Bfee\n"); + } + } + #endif/*CONFIG_BEAMFORMING*/ + + /* B21 VHT TXOP PS */ + SET_VHT_CAPABILITY_ELE_TXOP_PS(pcap, 0); + /* B22 +HTC-VHT Capable */ + SET_VHT_CAPABILITY_ELE_HTC_VHT(pcap, 1); + /* B23 24 25 Maximum A-MPDU Length Exponent */ + if (pregistrypriv->ampdu_factor != 0xFE) + SET_VHT_CAPABILITY_ELE_MAX_RXAMPDU_FACTOR(pcap, pregistrypriv->ampdu_factor); + else + SET_VHT_CAPABILITY_ELE_MAX_RXAMPDU_FACTOR(pcap, 7); + /* B26 27 VHT Link Adaptation Capable */ + SET_VHT_CAPABILITY_ELE_LINK_ADAPTION(pcap, 0); + + pcap_mcs = GET_VHT_CAPABILITY_ELE_RX_MCS(pcap); + _rtw_memcpy(pcap_mcs, pvhtpriv->vht_mcs_map, 2); + + pcap_mcs = GET_VHT_CAPABILITY_ELE_TX_MCS(pcap); + _rtw_memcpy(pcap_mcs, pvhtpriv->vht_mcs_map, 2); + + /* find the largest bw supported by both registry and hal */ + bw = hal_largest_bw(padapter, REGSTY_BW_5G(pregistrypriv)); + + HighestRate = VHT_MCS_DATA_RATE[bw][pvhtpriv->sgi_80m][((pvhtpriv->vht_highest_rate - MGN_VHT1SS_MCS0) & 0x3f)]; + HighestRate = (HighestRate + 1) >> 1; + + SET_VHT_CAPABILITY_ELE_MCS_RX_HIGHEST_RATE(pcap, HighestRate); /* indicate we support highest rx rate is 600Mbps. */ + SET_VHT_CAPABILITY_ELE_MCS_TX_HIGHEST_RATE(pcap, HighestRate); /* indicate we support highest tx rate is 600Mbps. */ + + pbuf = rtw_set_ie(pbuf, EID_VHTCapability, 12, pcap, &len); + + return len; +} + +u32 rtw_restructure_vht_ie(_adapter *padapter, u8 *in_ie, u8 *out_ie, uint in_len, uint *pout_len) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + u32 ielen; + u8 max_bw; + u8 oper_ch, oper_bw = CHANNEL_WIDTH_20, oper_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + u8 *out_vht_op_ie, *ht_op_ie, *vht_cap_ie, *vht_op_ie; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + + rtw_vht_use_default_setting(padapter); + + ht_op_ie = rtw_get_ie(in_ie + 12, WLAN_EID_HT_OPERATION, &ielen, in_len - 12); + if (!ht_op_ie || ielen != HT_OP_IE_LEN) + goto exit; + vht_cap_ie = rtw_get_ie(in_ie + 12, EID_VHTCapability, &ielen, in_len - 12); + if (!vht_cap_ie || ielen != VHT_CAP_IE_LEN) + goto exit; + vht_op_ie = rtw_get_ie(in_ie + 12, EID_VHTOperation, &ielen, in_len - 12); + if (!vht_op_ie || ielen != VHT_OP_IE_LEN) + goto exit; + + /* VHT Capabilities element */ + *pout_len += rtw_build_vht_cap_ie(padapter, out_ie + *pout_len); + + + /* VHT Operation element */ + out_vht_op_ie = out_ie + *pout_len; + rtw_set_ie(out_vht_op_ie, EID_VHTOperation, VHT_OP_IE_LEN, vht_op_ie + 2 , pout_len); + + /* get primary channel from HT_OP_IE */ + oper_ch = GET_HT_OP_ELE_PRI_CHL(ht_op_ie + 2); + + /* find the largest bw supported by both registry and hal */ + max_bw = hal_largest_bw(padapter, REGSTY_BW_5G(pregistrypriv)); + + if (max_bw >= CHANNEL_WIDTH_40) { + /* get bw offset form HT_OP_IE */ + if (GET_HT_OP_ELE_STA_CHL_WIDTH(ht_op_ie + 2)) { + switch (GET_HT_OP_ELE_2ND_CHL_OFFSET(ht_op_ie + 2)) { + case SCA: + oper_bw = CHANNEL_WIDTH_40; + oper_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + case SCB: + oper_bw = CHANNEL_WIDTH_40; + oper_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + } + } + + if (oper_bw == CHANNEL_WIDTH_40) { + switch (GET_VHT_OPERATION_ELE_CHL_WIDTH(vht_op_ie + 2)) { + case 1: /* 80MHz */ + case 2: /* 160MHz */ + case 3: /* 80+80 */ + oper_bw = CHANNEL_WIDTH_80; /* only support up to 80MHz for now */ + break; + } + + oper_bw = rtw_min(oper_bw, max_bw); + + /* try downgrage bw to fit in channel plan setting */ + while (!rtw_chset_is_chbw_valid(chset, oper_ch, oper_bw, oper_offset, 1, 1) + || (IS_DFS_SLAVE_WITH_RD(rfctl) + && !rtw_rfctl_dfs_domain_unknown(rfctl) + && rtw_chset_is_chbw_non_ocp(chset, oper_ch, oper_bw, oper_offset)) + ) { + oper_bw--; + if (oper_bw == CHANNEL_WIDTH_20) { + oper_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + } + } + } + } + + rtw_warn_on(!rtw_chset_is_chbw_valid(chset, oper_ch, oper_bw, oper_offset, 1, 1)); + if (IS_DFS_SLAVE_WITH_RD(rfctl) && !rtw_rfctl_dfs_domain_unknown(rfctl)) + rtw_warn_on(rtw_chset_is_chbw_non_ocp(chset, oper_ch, oper_bw, oper_offset)); + + /* update VHT_OP_IE */ + if (oper_bw < CHANNEL_WIDTH_80) { + SET_VHT_OPERATION_ELE_CHL_WIDTH(out_vht_op_ie + 2, 0); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(out_vht_op_ie + 2, 0); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(out_vht_op_ie + 2, 0); + } else if (oper_bw == CHANNEL_WIDTH_80) { + u8 cch = rtw_get_center_ch(oper_ch, oper_bw, oper_offset); + + SET_VHT_OPERATION_ELE_CHL_WIDTH(out_vht_op_ie + 2, 1); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(out_vht_op_ie + 2, cch); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(out_vht_op_ie + 2, 0); + } else { + RTW_ERR(FUNC_ADPT_FMT" unsupported BW:%u\n", FUNC_ADPT_ARG(padapter), oper_bw); + rtw_warn_on(1); + } + + /* Operating Mode Notification element */ + *pout_len += rtw_build_vht_op_mode_notify_ie(padapter, out_ie + *pout_len, oper_bw); + + pvhtpriv->vht_option = _TRUE; + +exit: + return pvhtpriv->vht_option; + +} + +void VHTOnAssocRsp(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct vht_priv *pvhtpriv = &pmlmepriv->vhtpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 ht_AMPDU_len; + + RTW_INFO("%s\n", __FUNCTION__); + + if (!pmlmeinfo->HT_enable) + return; + + if (!pmlmeinfo->VHT_enable) + return; + + ht_AMPDU_len = pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x03; + + if (pvhtpriv->ampdu_len > ht_AMPDU_len) + rtw_hal_set_hwreg(padapter, HW_VAR_AMPDU_FACTOR, (u8 *)(&pvhtpriv->ampdu_len)); + + rtw_hal_set_hwreg(padapter, HW_VAR_AMPDU_MAX_TIME, (u8 *)(&pvhtpriv->vht_highest_rate)); +} + +#ifdef CONFIG_AP_MODE +void rtw_vht_ies_attach(_adapter *padapter, WLAN_BSSID_EX *pnetwork) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 cap_len, operation_len; + uint len = 0; + sint ie_len = 0; + u8 *p = NULL; + + p = rtw_get_ie(pnetwork->IEs + _BEACON_IE_OFFSET_, EID_VHTCapability, &ie_len, + (pnetwork->IELength - _BEACON_IE_OFFSET_)); + if (p && ie_len > 0) + return; + + rtw_vht_use_default_setting(padapter); + + /* VHT Operation mode notifiy bit in Extended IE (127) */ + SET_EXT_CAPABILITY_ELE_OP_MODE_NOTIF(pmlmepriv->ext_capab_ie_data, 1); + pmlmepriv->ext_capab_ie_len = 10; + rtw_set_ie(pnetwork->IEs + pnetwork->IELength, EID_EXTCapability, 8, pmlmepriv->ext_capab_ie_data, &len); + pnetwork->IELength += pmlmepriv->ext_capab_ie_len; + + /* VHT Capabilities element */ + cap_len = rtw_build_vht_cap_ie(padapter, pnetwork->IEs + pnetwork->IELength); + pnetwork->IELength += cap_len; + + /* VHT Operation element */ + operation_len = rtw_build_vht_operation_ie(padapter, pnetwork->IEs + pnetwork->IELength, + pnetwork->Configuration.DSConfig); + pnetwork->IELength += operation_len; + + rtw_check_for_vht20(padapter, pnetwork->IEs + _BEACON_IE_OFFSET_, pnetwork->IELength - _BEACON_IE_OFFSET_); + + pmlmepriv->vhtpriv.vht_option = _TRUE; +} + +void rtw_vht_ies_detach(_adapter *padapter, WLAN_BSSID_EX *pnetwork) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + rtw_remove_bcn_ie(padapter, pnetwork, EID_EXTCapability); + rtw_remove_bcn_ie(padapter, pnetwork, EID_VHTCapability); + rtw_remove_bcn_ie(padapter, pnetwork, EID_VHTOperation); + + pmlmepriv->vhtpriv.vht_option = _FALSE; +} + +void rtw_check_for_vht20(_adapter *adapter, u8 *ies, int ies_len) +{ + u8 ht_ch, ht_bw, ht_offset; + u8 vht_ch, vht_bw, vht_offset; + + rtw_ies_get_chbw(ies, ies_len, &ht_ch, &ht_bw, &ht_offset, 1, 0); + rtw_ies_get_chbw(ies, ies_len, &vht_ch, &vht_bw, &vht_offset, 1, 1); + + if (ht_bw == CHANNEL_WIDTH_20 && vht_bw >= CHANNEL_WIDTH_80) { + u8 *vht_op_ie; + int vht_op_ielen; + + RTW_INFO(FUNC_ADPT_FMT" vht80 is not allowed without ht40\n", FUNC_ADPT_ARG(adapter)); + vht_op_ie = rtw_get_ie(ies, EID_VHTOperation, &vht_op_ielen, ies_len); + if (vht_op_ie && vht_op_ielen) { + RTW_INFO(FUNC_ADPT_FMT" switch to vht20\n", FUNC_ADPT_ARG(adapter)); + SET_VHT_OPERATION_ELE_CHL_WIDTH(vht_op_ie + 2, 0); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(vht_op_ie + 2, 0); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(vht_op_ie + 2, 0); + } + } +} +#endif /* CONFIG_AP_MODE */ +#endif /* CONFIG_80211AC_VHT */ diff --git a/core/rtw_wapi.c b/core/rtw_wapi.c new file mode 100644 index 0000000..affe1c8 --- /dev/null +++ b/core/rtw_wapi.c @@ -0,0 +1,1313 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifdef CONFIG_WAPI_SUPPORT + +#include +#include +#include +#include + + +u32 wapi_debug_component = + /* WAPI_INIT | + * WAPI_API | + * WAPI_TX | + * WAPI_RX | */ + WAPI_ERR ; /* always open err flags on */ + +void WapiFreeAllStaInfo(_adapter *padapter) +{ + PRT_WAPI_T pWapiInfo; + PRT_WAPI_STA_INFO pWapiStaInfo; + PRT_WAPI_BKID pWapiBkid; + + WAPI_TRACE(WAPI_INIT, "===========> %s\n", __FUNCTION__); + pWapiInfo = &padapter->wapiInfo; + + /* Pust to Idle List */ + rtw_wapi_return_all_sta_info(padapter); + + /* Sta Info List */ + while (!list_empty(&(pWapiInfo->wapiSTAIdleList))) { + pWapiStaInfo = (PRT_WAPI_STA_INFO)list_entry(pWapiInfo->wapiSTAIdleList.next, RT_WAPI_STA_INFO, list); + list_del_init(&pWapiStaInfo->list); + } + + /* BKID List */ + while (!list_empty(&(pWapiInfo->wapiBKIDIdleList))) { + pWapiBkid = (PRT_WAPI_BKID)list_entry(pWapiInfo->wapiBKIDIdleList.next, RT_WAPI_BKID, list); + list_del_init(&pWapiBkid->list); + } + WAPI_TRACE(WAPI_INIT, "<=========== %s\n", __FUNCTION__); + return; +} + +void WapiSetIE(_adapter *padapter) +{ + PRT_WAPI_T pWapiInfo = &(padapter->wapiInfo); + /* PRT_WAPI_BKID pWapiBkid; */ + u16 protocolVer = 1; + u16 akmCnt = 1; + u16 suiteCnt = 1; + u16 capability = 0; + u8 OUI[3]; + + OUI[0] = 0x00; + OUI[1] = 0x14; + OUI[2] = 0x72; + + pWapiInfo->wapiIELength = 0; + /* protocol version */ + memcpy(pWapiInfo->wapiIE + pWapiInfo->wapiIELength, &protocolVer, 2); + pWapiInfo->wapiIELength += 2; + /* akm */ + memcpy(pWapiInfo->wapiIE + pWapiInfo->wapiIELength, &akmCnt, 2); + pWapiInfo->wapiIELength += 2; + + if (pWapiInfo->bWapiPSK) { + memcpy(pWapiInfo->wapiIE + pWapiInfo->wapiIELength, OUI, 3); + pWapiInfo->wapiIELength += 3; + pWapiInfo->wapiIE[pWapiInfo->wapiIELength] = 0x2; + pWapiInfo->wapiIELength += 1; + } else { + memcpy(pWapiInfo->wapiIE + pWapiInfo->wapiIELength, OUI, 3); + pWapiInfo->wapiIELength += 3; + pWapiInfo->wapiIE[pWapiInfo->wapiIELength] = 0x1; + pWapiInfo->wapiIELength += 1; + } + + /* usk */ + memcpy(pWapiInfo->wapiIE + pWapiInfo->wapiIELength, &suiteCnt, 2); + pWapiInfo->wapiIELength += 2; + memcpy(pWapiInfo->wapiIE + pWapiInfo->wapiIELength, OUI, 3); + pWapiInfo->wapiIELength += 3; + pWapiInfo->wapiIE[pWapiInfo->wapiIELength] = 0x1; + pWapiInfo->wapiIELength += 1; + + /* msk */ + memcpy(pWapiInfo->wapiIE + pWapiInfo->wapiIELength, OUI, 3); + pWapiInfo->wapiIELength += 3; + pWapiInfo->wapiIE[pWapiInfo->wapiIELength] = 0x1; + pWapiInfo->wapiIELength += 1; + + /* Capbility */ + memcpy(pWapiInfo->wapiIE + pWapiInfo->wapiIELength, &capability, 2); + pWapiInfo->wapiIELength += 2; +} + + +/* PN1 > PN2, return 1, + * else return 0. + */ +u32 WapiComparePN(u8 *PN1, u8 *PN2) +{ + char i; + + if ((NULL == PN1) || (NULL == PN2)) + return 1; + + /* overflow case */ + if ((PN2[15] - PN1[15]) & 0x80) + return 1; + + for (i = 16; i > 0; i--) { + if (PN1[i - 1] == PN2[i - 1]) + continue; + else if (PN1[i - 1] > PN2[i - 1]) + return 1; + else + return 0; + } + + return 0; +} + +u8 +WapiGetEntryForCamWrite(_adapter *padapter, u8 *pMacAddr, u8 KID, BOOLEAN IsMsk) +{ + PRT_WAPI_T pWapiInfo = NULL; + /* PRT_WAPI_CAM_ENTRY pEntry=NULL; */ + u8 i = 0; + u8 ret = 0xff; + + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + + pWapiInfo = &padapter->wapiInfo; + + /* exist? */ + for (i = 0; i < WAPI_CAM_ENTRY_NUM; i++) { + if (pWapiInfo->wapiCamEntry[i].IsUsed + && (_rtw_memcmp(pMacAddr, pWapiInfo->wapiCamEntry[i].PeerMacAddr, ETH_ALEN) == _TRUE) + && pWapiInfo->wapiCamEntry[i].keyidx == KID + && pWapiInfo->wapiCamEntry[i].type == IsMsk) { + ret = pWapiInfo->wapiCamEntry[i].entry_idx; /* cover it */ + break; + } + } + + if (i == WAPI_CAM_ENTRY_NUM) { /* not found */ + for (i = 0; i < WAPI_CAM_ENTRY_NUM; i++) { + if (pWapiInfo->wapiCamEntry[i].IsUsed == 0) { + pWapiInfo->wapiCamEntry[i].IsUsed = 1; + pWapiInfo->wapiCamEntry[i].type = IsMsk; + pWapiInfo->wapiCamEntry[i].keyidx = KID; + _rtw_memcpy(pWapiInfo->wapiCamEntry[i].PeerMacAddr, pMacAddr, ETH_ALEN); + ret = pWapiInfo->wapiCamEntry[i].entry_idx; + break; + } + } + } + + WAPI_TRACE(WAPI_API, "<========== %s\n", __FUNCTION__); + return ret; + + /* + if(RTIsListEmpty(&pWapiInfo->wapiCamIdleList)) { + return 0; + } + + pEntry = (PRT_WAPI_CAM_ENTRY)RTRemoveHeadList(&pWapiInfo->wapiCamIdleList); + RTInsertTailList(&pWapiInfo->wapiCamUsedList, &pEntry->list); + + + return pEntry->entry_idx;*/ +} + +u8 WapiGetEntryForCamClear(_adapter *padapter, u8 *pPeerMac, u8 keyid, u8 IsMsk) +{ + PRT_WAPI_T pWapiInfo = NULL; + u8 i = 0; + + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + + pWapiInfo = &padapter->wapiInfo; + + for (i = 0; i < WAPI_CAM_ENTRY_NUM; i++) { + if (pWapiInfo->wapiCamEntry[i].IsUsed + && (_rtw_memcmp(pPeerMac, pWapiInfo->wapiCamEntry[i].PeerMacAddr, ETH_ALEN) == _TRUE) + && pWapiInfo->wapiCamEntry[i].keyidx == keyid + && pWapiInfo->wapiCamEntry[i].type == IsMsk) { + pWapiInfo->wapiCamEntry[i].IsUsed = 0; + pWapiInfo->wapiCamEntry[i].keyidx = 2; + _rtw_memset(pWapiInfo->wapiCamEntry[i].PeerMacAddr, 0, ETH_ALEN); + + WAPI_TRACE(WAPI_API, "<========== %s\n", __FUNCTION__); + return pWapiInfo->wapiCamEntry[i].entry_idx; + } + } + + WAPI_TRACE(WAPI_API, "<====WapiGetReturnCamEntry(), No this cam entry.\n"); + return 0xff; + /* + if(RTIsListEmpty(&pWapiInfo->wapiCamUsedList)) { + return FALSE; + } + + pList = &pWapiInfo->wapiCamUsedList; + while(pList->Flink != &pWapiInfo->wapiCamUsedList) + { + pEntry = (PRT_WAPI_CAM_ENTRY)pList->Flink; + if(PlatformCompareMemory(pPeerMac,pEntry->PeerMacAddr, ETHER_ADDRLEN)== 0 + && keyid == pEntry->keyidx) + { + RTRemoveEntryList(pList); + RTInsertHeadList(&pWapiInfo->wapiCamIdleList, pList); + return pEntry->entry_idx; + } + pList = pList->Flink; + } + + return 0; + */ +} + +void +WapiResetAllCamEntry(_adapter *padapter) +{ + PRT_WAPI_T pWapiInfo; + int i; + + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + + pWapiInfo = &padapter->wapiInfo; + + for (i = 0; i < WAPI_CAM_ENTRY_NUM; i++) { + _rtw_memset(pWapiInfo->wapiCamEntry[i].PeerMacAddr, 0, ETH_ALEN); + pWapiInfo->wapiCamEntry[i].IsUsed = 0; + pWapiInfo->wapiCamEntry[i].keyidx = 2; /* invalid */ + pWapiInfo->wapiCamEntry[i].entry_idx = 4 + i * 2; + } + + WAPI_TRACE(WAPI_API, "<========== %s\n", __FUNCTION__); + + return; +} + +u8 WapiWriteOneCamEntry( + _adapter *padapter, + u8 *pMacAddr, + u8 KeyId, + u8 EntryId, + u8 EncAlg, + u8 bGroupKey, + u8 *pKey +) +{ + u8 retVal = 0; + u16 usConfig = 0; + + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + + if (EntryId >= 32) { + WAPI_TRACE(WAPI_ERR, "<=== CamAddOneEntry(): ulKeyId exceed!\n"); + return retVal; + } + + usConfig = usConfig | (0x01 << 15) | ((u16)(EncAlg) << 2) | (KeyId); + + if (EncAlg == _SMS4_) { + if (bGroupKey == 1) + usConfig |= (0x01 << 6); + if ((EntryId % 2) == 1) /* ==0 sec key; == 1mic key */ + usConfig |= (0x01 << 5); + } + + write_cam(padapter, EntryId, usConfig, pMacAddr, pKey); + + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + return 1; +} + +void rtw_wapi_init(_adapter *padapter) +{ + PRT_WAPI_T pWapiInfo; + int i; + + WAPI_TRACE(WAPI_INIT, "===========> %s\n", __FUNCTION__); + RT_WAPI_ASSERT_RET(padapter); + + if (!padapter->WapiSupport) { + WAPI_TRACE(WAPI_INIT, "<========== %s, WAPI not supported!\n", __FUNCTION__); + return; + } + + pWapiInfo = &padapter->wapiInfo; + pWapiInfo->bWapiEnable = false; + + /* Init BKID List */ + INIT_LIST_HEAD(&pWapiInfo->wapiBKIDIdleList); + INIT_LIST_HEAD(&pWapiInfo->wapiBKIDStoreList); + for (i = 0; i < WAPI_MAX_BKID_NUM; i++) + list_add_tail(&pWapiInfo->wapiBKID[i].list, &pWapiInfo->wapiBKIDIdleList); + + /* Init STA List */ + INIT_LIST_HEAD(&pWapiInfo->wapiSTAIdleList); + INIT_LIST_HEAD(&pWapiInfo->wapiSTAUsedList); + for (i = 0; i < WAPI_MAX_STAINFO_NUM; i++) + list_add_tail(&pWapiInfo->wapiSta[i].list, &pWapiInfo->wapiSTAIdleList); + + for (i = 0; i < WAPI_CAM_ENTRY_NUM; i++) { + pWapiInfo->wapiCamEntry[i].IsUsed = 0; + pWapiInfo->wapiCamEntry[i].keyidx = 2; /* invalid */ + pWapiInfo->wapiCamEntry[i].entry_idx = 4 + i * 2; + } + + WAPI_TRACE(WAPI_INIT, "<========== %s\n", __FUNCTION__); +} + +void rtw_wapi_free(_adapter *padapter) +{ + WAPI_TRACE(WAPI_INIT, "===========> %s\n", __FUNCTION__); + RT_WAPI_ASSERT_RET(padapter); + + if (!padapter->WapiSupport) { + WAPI_TRACE(WAPI_INIT, "<========== %s, WAPI not supported!\n", __FUNCTION__); + return; + } + + WapiFreeAllStaInfo(padapter); + + WAPI_TRACE(WAPI_INIT, "<========== %s\n", __FUNCTION__); +} + +void rtw_wapi_disable_tx(_adapter *padapter) +{ + WAPI_TRACE(WAPI_INIT, "===========> %s\n", __FUNCTION__); + RT_WAPI_ASSERT_RET(padapter); + + if (!padapter->WapiSupport) { + WAPI_TRACE(WAPI_INIT, "<========== %s, WAPI not supported!\n", __FUNCTION__); + return; + } + + padapter->wapiInfo.wapiTxMsk.bTxEnable = false; + padapter->wapiInfo.wapiTxMsk.bSet = false; + + WAPI_TRACE(WAPI_INIT, "<========== %s\n", __FUNCTION__); +} + +u8 rtw_wapi_is_wai_packet(_adapter *padapter, u8 *pkt_data) +{ + PRT_WAPI_T pWapiInfo = &(padapter->wapiInfo); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + PRT_WAPI_STA_INFO pWapiSta = NULL; + u8 WaiPkt = 0, *pTaddr, bFind = false; + u8 Offset_TypeWAI = 0 ; /* (mac header len + llc length) */ + + WAPI_TRACE(WAPI_TX | WAPI_RX, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return 0; + } + + Offset_TypeWAI = 24 + 6 ; + + /* YJ,add,091103. Data frame may also have skb->data[30]=0x88 and skb->data[31]=0xb4. */ + if ((pkt_data[1] & 0x40) != 0) { + /* RTW_INFO("data is privacy\n"); */ + return 0; + } + + pTaddr = get_addr2_ptr(pkt_data); + if (list_empty(&pWapiInfo->wapiSTAUsedList)) + bFind = false; + else { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + if (_rtw_memcmp(pTaddr, pWapiSta->PeerMacAddr, 6) == _TRUE) { + bFind = true; + break; + } + } + } + + WAPI_TRACE(WAPI_TX | WAPI_RX, "%s: bFind=%d pTaddr="MAC_FMT"\n", __FUNCTION__, bFind, MAC_ARG(pTaddr)); + + if (pkt_data[0] == WIFI_QOS_DATA_TYPE) + Offset_TypeWAI += 2; + + /* 88b4? */ + if ((pkt_data[Offset_TypeWAI] == 0x88) && (pkt_data[Offset_TypeWAI + 1] == 0xb4)) { + WaiPkt = pkt_data[Offset_TypeWAI + 5]; + + psecuritypriv->hw_decrypted = _TRUE; + } else + WAPI_TRACE(WAPI_TX | WAPI_RX, "%s(): non wai packet\n", __FUNCTION__); + + WAPI_TRACE(WAPI_TX | WAPI_RX, "%s(): Recvd WAI frame. IsWAIPkt(%d)\n", __FUNCTION__, WaiPkt); + + return WaiPkt; +} + + +void rtw_wapi_update_info(_adapter *padapter, union recv_frame *precv_frame) +{ + PRT_WAPI_T pWapiInfo = &(padapter->wapiInfo); + struct recv_frame_hdr *precv_hdr; + u8 *ptr; + u8 *pTA; + u8 *pRecvPN; + + + WAPI_TRACE(WAPI_RX, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_RX, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return; + } + + precv_hdr = &precv_frame->u.hdr; + ptr = precv_hdr->rx_data; + + if (precv_hdr->attrib.qos == 1) + precv_hdr->UserPriority = GetTid(ptr); + else + precv_hdr->UserPriority = 0; + + pTA = get_addr2_ptr(ptr); + _rtw_memcpy((u8 *)precv_hdr->WapiSrcAddr, pTA, 6); + pRecvPN = ptr + precv_hdr->attrib.hdrlen + 2; + _rtw_memcpy((u8 *)precv_hdr->WapiTempPN, pRecvPN, 16); + + WAPI_TRACE(WAPI_RX, "<========== %s\n", __FUNCTION__); +} + +/**************************************************************************** +TRUE-----------------Drop +FALSE---------------- handle +add to support WAPI to N-mode +*****************************************************************************/ +u8 rtw_wapi_check_for_drop( + _adapter *padapter, + union recv_frame *precv_frame, + u8 *ehdr_ops +) +{ + PRT_WAPI_T pWapiInfo = &(padapter->wapiInfo); + u8 *pLastRecvPN = NULL; + u8 bFind = false; + PRT_WAPI_STA_INFO pWapiSta = NULL; + u8 bDrop = false; + struct recv_frame_hdr *precv_hdr = &precv_frame->u.hdr; + u8 WapiAEPNInitialValueSrc[16] = {0x37, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + u8 WapiAEMultiCastPNInitialValueSrc[16] = {0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + u8 *ptr = ehdr_ops; + int i; + + WAPI_TRACE(WAPI_RX, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_RX, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return false; + } + + if (precv_hdr->bIsWaiPacket != 0) { + if (precv_hdr->bIsWaiPacket == 0x8) { + WAPI_DATA(WAPI_RX, "rtw_wapi_check_for_drop() dump packet", ptr, 50); + + for (i = 0; i < 16; i++) { + if (ptr[i + 27] != 0) + break; + } + + if (i == 16) { + WAPI_TRACE(WAPI_RX, "rtw_wapi_check_for_drop: drop with zero BKID\n"); + return true; + } else + return false; + } else + return false; + } + + if (list_empty(&pWapiInfo->wapiSTAUsedList)) + bFind = false; + else { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + if (_rtw_memcmp(precv_hdr->WapiSrcAddr, pWapiSta->PeerMacAddr, ETH_ALEN) == _TRUE) { + bFind = true; + break; + } + } + } + WAPI_TRACE(WAPI_RX, "%s: bFind=%d prxb->WapiSrcAddr="MAC_FMT"\n", __FUNCTION__, bFind, MAC_ARG(precv_hdr->WapiSrcAddr)); + + if (bFind) { + if (IS_MCAST(precv_hdr->attrib.ra)) { + WAPI_TRACE(WAPI_RX, "rtw_wapi_check_for_drop: multicast case\n"); + pLastRecvPN = pWapiSta->lastRxMulticastPN; + } else { + WAPI_TRACE(WAPI_RX, "rtw_wapi_check_for_drop: unicast case\n"); + switch (precv_hdr->UserPriority) { + case 0: + case 3: + pLastRecvPN = pWapiSta->lastRxUnicastPNBEQueue; + break; + case 1: + case 2: + pLastRecvPN = pWapiSta->lastRxUnicastPNBKQueue; + break; + case 4: + case 5: + pLastRecvPN = pWapiSta->lastRxUnicastPNVIQueue; + break; + case 6: + case 7: + pLastRecvPN = pWapiSta->lastRxUnicastPNVOQueue; + break; + default: + WAPI_TRACE(WAPI_ERR, "%s: Unknown TID\n", __FUNCTION__); + break; + } + } + + if (!WapiComparePN(precv_hdr->WapiTempPN, pLastRecvPN)) { + WAPI_TRACE(WAPI_RX, "%s: Equal PN!!\n", __FUNCTION__); + if (IS_MCAST(precv_hdr->attrib.ra)) + _rtw_memcpy(pLastRecvPN, WapiAEMultiCastPNInitialValueSrc, 16); + else + _rtw_memcpy(pLastRecvPN, WapiAEPNInitialValueSrc, 16); + bDrop = true; + } else + _rtw_memcpy(pLastRecvPN, precv_hdr->WapiTempPN, 16); + } + + WAPI_TRACE(WAPI_RX, "<========== %s\n", __FUNCTION__); + return bDrop; +} + +void rtw_build_probe_resp_wapi_ie(_adapter *padapter, unsigned char *pframe, struct pkt_attrib *pattrib) +{ + PRT_WAPI_T pWapiInfo = &(padapter->wapiInfo); + u8 WapiIELength = 0; + + WAPI_TRACE(WAPI_MLME, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported!\n", __FUNCTION__); + return; + } + + WapiSetIE(padapter); + WapiIELength = pWapiInfo->wapiIELength; + pframe[0] = _WAPI_IE_; + pframe[1] = WapiIELength; + _rtw_memcpy(pframe + 2, pWapiInfo->wapiIE, WapiIELength); + pframe += WapiIELength + 2; + pattrib->pktlen += WapiIELength + 2; + + WAPI_TRACE(WAPI_MLME, "<========== %s\n", __FUNCTION__); +} + +void rtw_build_beacon_wapi_ie(_adapter *padapter, unsigned char *pframe, struct pkt_attrib *pattrib) +{ + PRT_WAPI_T pWapiInfo = &(padapter->wapiInfo); + u8 WapiIELength = 0; + WAPI_TRACE(WAPI_MLME, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported!\n", __FUNCTION__); + return; + } + + WapiSetIE(padapter); + WapiIELength = pWapiInfo->wapiIELength; + pframe[0] = _WAPI_IE_; + pframe[1] = WapiIELength; + _rtw_memcpy(pframe + 2, pWapiInfo->wapiIE, WapiIELength); + pframe += WapiIELength + 2; + pattrib->pktlen += WapiIELength + 2; + + WAPI_TRACE(WAPI_MLME, "<========== %s\n", __FUNCTION__); +} + +void rtw_build_assoc_req_wapi_ie(_adapter *padapter, unsigned char *pframe, struct pkt_attrib *pattrib) +{ + PRT_WAPI_BKID pWapiBKID; + u16 bkidNum; + PRT_WAPI_T pWapiInfo = &(padapter->wapiInfo); + u8 WapiIELength = 0; + + WAPI_TRACE(WAPI_MLME, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported!\n", __FUNCTION__); + return; + } + + WapiSetIE(padapter); + WapiIELength = pWapiInfo->wapiIELength; + bkidNum = 0; + if (!list_empty(&(pWapiInfo->wapiBKIDStoreList))) { + list_for_each_entry(pWapiBKID, &pWapiInfo->wapiBKIDStoreList, list) { + bkidNum++; + _rtw_memcpy(pWapiInfo->wapiIE + WapiIELength + 2, pWapiBKID->bkid, 16); + WapiIELength += 16; + } + } + _rtw_memcpy(pWapiInfo->wapiIE + WapiIELength, &bkidNum, 2); + WapiIELength += 2; + + pframe[0] = _WAPI_IE_; + pframe[1] = WapiIELength; + _rtw_memcpy(pframe + 2, pWapiInfo->wapiIE, WapiIELength); + pframe += WapiIELength + 2; + pattrib->pktlen += WapiIELength + 2; + WAPI_TRACE(WAPI_MLME, "<========== %s\n", __FUNCTION__); +} + +void rtw_wapi_on_assoc_ok(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + PRT_WAPI_T pWapiInfo = &(padapter->wapiInfo); + PRT_WAPI_STA_INFO pWapiSta; + u8 WapiAEPNInitialValueSrc[16] = {0x37, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + /* u8 WapiASUEPNInitialValueSrc[16] = {0x36,0x5C,0x36,0x5C,0x36,0x5C,0x36,0x5C,0x36,0x5C,0x36,0x5C,0x36,0x5C,0x36,0x5C} ; */ + u8 WapiAEMultiCastPNInitialValueSrc[16] = {0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + + WAPI_TRACE(WAPI_MLME, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return; + } + + pWapiSta = (PRT_WAPI_STA_INFO)list_entry(pWapiInfo->wapiSTAIdleList.next, RT_WAPI_STA_INFO, list); + list_del_init(&pWapiSta->list); + list_add_tail(&pWapiSta->list, &pWapiInfo->wapiSTAUsedList); + _rtw_memcpy(pWapiSta->PeerMacAddr, padapter->mlmeextpriv.mlmext_info.network.MacAddress, 6); + _rtw_memcpy(pWapiSta->lastRxMulticastPN, WapiAEMultiCastPNInitialValueSrc, 16); + _rtw_memcpy(pWapiSta->lastRxUnicastPN, WapiAEPNInitialValueSrc, 16); + + /* For chenk PN error with Qos Data after s3: add by ylb 20111114 */ + _rtw_memcpy(pWapiSta->lastRxUnicastPNBEQueue, WapiAEPNInitialValueSrc, 16); + _rtw_memcpy(pWapiSta->lastRxUnicastPNBKQueue, WapiAEPNInitialValueSrc, 16); + _rtw_memcpy(pWapiSta->lastRxUnicastPNVIQueue, WapiAEPNInitialValueSrc, 16); + _rtw_memcpy(pWapiSta->lastRxUnicastPNVOQueue, WapiAEPNInitialValueSrc, 16); + + WAPI_TRACE(WAPI_MLME, "<========== %s\n", __FUNCTION__); +} + + +void rtw_wapi_return_one_sta_info(_adapter *padapter, u8 *MacAddr) +{ + PRT_WAPI_T pWapiInfo; + PRT_WAPI_STA_INFO pWapiStaInfo = NULL; + PRT_WAPI_BKID pWapiBkid = NULL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + pWapiInfo = &padapter->wapiInfo; + + WAPI_TRACE(WAPI_API, "==========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return; + } + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + while (!list_empty(&(pWapiInfo->wapiBKIDStoreList))) { + pWapiBkid = (PRT_WAPI_BKID)list_entry(pWapiInfo->wapiBKIDStoreList.next, RT_WAPI_BKID, list); + list_del_init(&pWapiBkid->list); + _rtw_memset(pWapiBkid->bkid, 0, 16); + list_add_tail(&pWapiBkid->list, &pWapiInfo->wapiBKIDIdleList); + } + } + + + WAPI_TRACE(WAPI_API, " %s: after clear bkid\n", __FUNCTION__); + + + /* Remove STA info */ + if (list_empty(&(pWapiInfo->wapiSTAUsedList))) { + WAPI_TRACE(WAPI_API, " %s: wapiSTAUsedList is null\n", __FUNCTION__); + return; + } else { + + WAPI_TRACE(WAPI_API, " %s: wapiSTAUsedList is not null\n", __FUNCTION__); +#if 0 + pWapiStaInfo = (PRT_WAPI_STA_INFO)list_entry((pWapiInfo->wapiSTAUsedList.next), RT_WAPI_STA_INFO, list); + + list_for_each_entry(pWapiStaInfo, &(pWapiInfo->wapiSTAUsedList), list) { + + RTW_INFO("MAC Addr %02x-%02x-%02x-%02x-%02x-%02x\n", MacAddr[0], MacAddr[1], MacAddr[2], MacAddr[3], MacAddr[4], MacAddr[5]); + + + RTW_INFO("peer Addr %02x-%02x-%02x-%02x-%02x-%02x\n", pWapiStaInfo->PeerMacAddr[0], pWapiStaInfo->PeerMacAddr[1], pWapiStaInfo->PeerMacAddr[2], pWapiStaInfo->PeerMacAddr[3], + pWapiStaInfo->PeerMacAddr[4], pWapiStaInfo->PeerMacAddr[5]); + + if (pWapiStaInfo == NULL) { + WAPI_TRACE(WAPI_API, " %s: pWapiStaInfo == NULL Case\n", __FUNCTION__); + return; + } + + if (pWapiStaInfo->PeerMacAddr == NULL) { + WAPI_TRACE(WAPI_API, " %s: pWapiStaInfo->PeerMacAddr == NULL Case\n", __FUNCTION__); + return; + } + + if (MacAddr == NULL) { + WAPI_TRACE(WAPI_API, " %s: MacAddr == NULL Case\n", __FUNCTION__); + return; + } + + if (_rtw_memcmp(pWapiStaInfo->PeerMacAddr, MacAddr, ETH_ALEN) == _TRUE) { + pWapiStaInfo->bAuthenticateInProgress = false; + pWapiStaInfo->bSetkeyOk = false; + _rtw_memset(pWapiStaInfo->PeerMacAddr, 0, ETH_ALEN); + list_del_init(&pWapiStaInfo->list); + list_add_tail(&pWapiStaInfo->list, &pWapiInfo->wapiSTAIdleList); + break; + } + + } +#endif + + while (!list_empty(&(pWapiInfo->wapiSTAUsedList))) { + pWapiStaInfo = (PRT_WAPI_STA_INFO)list_entry(pWapiInfo->wapiSTAUsedList.next, RT_WAPI_STA_INFO, list); + + RTW_INFO("peer Addr %02x-%02x-%02x-%02x-%02x-%02x\n", pWapiStaInfo->PeerMacAddr[0], pWapiStaInfo->PeerMacAddr[1], pWapiStaInfo->PeerMacAddr[2], pWapiStaInfo->PeerMacAddr[3], + pWapiStaInfo->PeerMacAddr[4], pWapiStaInfo->PeerMacAddr[5]); + + list_del_init(&pWapiStaInfo->list); + memset(pWapiStaInfo->PeerMacAddr, 0, ETH_ALEN); + pWapiStaInfo->bSetkeyOk = 0; + list_add_tail(&pWapiStaInfo->list, &pWapiInfo->wapiSTAIdleList); + } + + } + + WAPI_TRACE(WAPI_API, "<========== %s\n", __FUNCTION__); + return; +} + +void rtw_wapi_return_all_sta_info(_adapter *padapter) +{ + PRT_WAPI_T pWapiInfo; + PRT_WAPI_STA_INFO pWapiStaInfo; + PRT_WAPI_BKID pWapiBkid; + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + + pWapiInfo = &padapter->wapiInfo; + + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return; + } + + /* Sta Info List */ + while (!list_empty(&(pWapiInfo->wapiSTAUsedList))) { + pWapiStaInfo = (PRT_WAPI_STA_INFO)list_entry(pWapiInfo->wapiSTAUsedList.next, RT_WAPI_STA_INFO, list); + list_del_init(&pWapiStaInfo->list); + memset(pWapiStaInfo->PeerMacAddr, 0, ETH_ALEN); + pWapiStaInfo->bSetkeyOk = 0; + list_add_tail(&pWapiStaInfo->list, &pWapiInfo->wapiSTAIdleList); + } + + /* BKID List */ + while (!list_empty(&(pWapiInfo->wapiBKIDStoreList))) { + pWapiBkid = (PRT_WAPI_BKID)list_entry(pWapiInfo->wapiBKIDStoreList.next, RT_WAPI_BKID, list); + list_del_init(&pWapiBkid->list); + memset(pWapiBkid->bkid, 0, 16); + list_add_tail(&pWapiBkid->list, &pWapiInfo->wapiBKIDIdleList); + } + WAPI_TRACE(WAPI_API, "<========== %s\n", __FUNCTION__); +} + +void CAM_empty_entry( + PADAPTER Adapter, + u8 ucIndex +) +{ + rtw_hal_set_hwreg(Adapter, HW_VAR_CAM_EMPTY_ENTRY, (u8 *)(&ucIndex)); +} + +void rtw_wapi_clear_cam_entry(_adapter *padapter, u8 *pMacAddr) +{ + u8 UcIndex = 0; + + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!padapter->wapiInfo.bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return; + } + + UcIndex = WapiGetEntryForCamClear(padapter, pMacAddr, 0, 0); + if (UcIndex != 0xff) { + /* CAM_mark_invalid(Adapter, UcIndex); */ + CAM_empty_entry(padapter, UcIndex); + } + + UcIndex = WapiGetEntryForCamClear(padapter, pMacAddr, 1, 0); + if (UcIndex != 0xff) { + /* CAM_mark_invalid(Adapter, UcIndex); */ + CAM_empty_entry(padapter, UcIndex); + } + + UcIndex = WapiGetEntryForCamClear(padapter, pMacAddr, 0, 1); + if (UcIndex != 0xff) { + /* CAM_mark_invalid(Adapter, UcIndex); */ + CAM_empty_entry(padapter, UcIndex); + } + + UcIndex = WapiGetEntryForCamClear(padapter, pMacAddr, 1, 1); + if (UcIndex != 0xff) { + /* CAM_mark_invalid(padapter, UcIndex); */ + CAM_empty_entry(padapter, UcIndex); + } + + WAPI_TRACE(WAPI_API, "<========== %s\n", __FUNCTION__); +} + +void rtw_wapi_clear_all_cam_entry(_adapter *padapter) +{ + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!padapter->wapiInfo.bWapiEnable)) { + WAPI_TRACE(WAPI_MLME, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return; + } + + invalidate_cam_all(padapter); /* is this ok? */ + WapiResetAllCamEntry(padapter); + + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); +} + +void rtw_wapi_set_key(_adapter *padapter, RT_WAPI_KEY *pWapiKey, RT_WAPI_STA_INFO *pWapiSta, u8 bGroupKey, u8 bUseDefaultKey) +{ + PRT_WAPI_T pWapiInfo = &padapter->wapiInfo; + u8 *pMacAddr = pWapiSta->PeerMacAddr; + u32 EntryId = 0; + BOOLEAN IsPairWise = false ; + u8 EncAlgo; + + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!padapter->wapiInfo.bWapiEnable)) { + WAPI_TRACE(WAPI_API, "<========== %s, WAPI not supported or not enabled!\n", __FUNCTION__); + return; + } + + EncAlgo = _SMS4_; + + /* For Tx bc/mc pkt,use defualt key entry */ + if (bUseDefaultKey) { + /* when WAPI update key, keyid will be 0 or 1 by turns. */ + if (pWapiKey->keyId == 0) + EntryId = 0; + else + EntryId = 2; + } else { + /* tx/rx unicast pkt, or rx broadcast, find the key entry by peer's MacAddr */ + EntryId = WapiGetEntryForCamWrite(padapter, pMacAddr, pWapiKey->keyId, bGroupKey); + } + + if (EntryId == 0xff) { + WAPI_TRACE(WAPI_API, "===>No entry for WAPI setkey! !!\n"); + return; + } + + /* EntryId is also used to diff Sec key and Mic key */ + /* Sec Key */ + WapiWriteOneCamEntry(padapter, + pMacAddr, + pWapiKey->keyId, /* keyid */ + EntryId, /* entry */ + EncAlgo, /* type */ + bGroupKey, /* pairwise or group key */ + pWapiKey->dataKey); + /* MIC key */ + WapiWriteOneCamEntry(padapter, + pMacAddr, + pWapiKey->keyId, /* keyid */ + EntryId + 1, /* entry */ + EncAlgo, /* type */ + bGroupKey, /* pairwise or group key */ + pWapiKey->micKey); + + WAPI_TRACE(WAPI_API, "Set Wapi Key :KeyId:%d,EntryId:%d,PairwiseKey:%d.\n", pWapiKey->keyId, EntryId, !bGroupKey); + WAPI_TRACE(WAPI_API, "===========> %s\n", __FUNCTION__); + +} + +#if 0 +/* YJ,test,091013 */ +void wapi_test_set_key(struct _adapter *padapter, u8 *buf) +{ + /*Data: keyType(1) + bTxEnable(1) + bAuthenticator(1) + bUpdate(1) + PeerAddr(6) + DataKey(16) + MicKey(16) + KeyId(1)*/ + PRT_WAPI_T pWapiInfo = &padapter->wapiInfo; + PRT_WAPI_BKID pWapiBkid; + PRT_WAPI_STA_INFO pWapiSta; + u8 data[43]; + bool bTxEnable; + bool bUpdate; + bool bAuthenticator; + u8 PeerAddr[6]; + u8 WapiAEPNInitialValueSrc[16] = {0x37, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + u8 WapiASUEPNInitialValueSrc[16] = {0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + u8 WapiAEMultiCastPNInitialValueSrc[16] = {0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + + WAPI_TRACE(WAPI_INIT, "===========>%s\n", __FUNCTION__); + + if (!padapter->WapiSupport) + return; + + copy_from_user(data, buf, 43); + bTxEnable = data[1]; + bAuthenticator = data[2]; + bUpdate = data[3]; + memcpy(PeerAddr, data + 4, 6); + + if (data[0] == 0x3) { + if (!list_empty(&(pWapiInfo->wapiBKIDIdleList))) { + pWapiBkid = (PRT_WAPI_BKID)list_entry(pWapiInfo->wapiBKIDIdleList.next, RT_WAPI_BKID, list); + list_del_init(&pWapiBkid->list); + memcpy(pWapiBkid->bkid, data + 10, 16); + WAPI_DATA(WAPI_INIT, "SetKey - BKID", pWapiBkid->bkid, 16); + list_add_tail(&pWapiBkid->list, &pWapiInfo->wapiBKIDStoreList); + } + } else { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + if (!memcmp(pWapiSta->PeerMacAddr, PeerAddr, 6)) { + pWapiSta->bAuthenticatorInUpdata = false; + switch (data[0]) { + case 1: /* usk */ + if (bAuthenticator) { /* authenticator */ + memcpy(pWapiSta->lastTxUnicastPN, WapiAEPNInitialValueSrc, 16); + if (!bUpdate) { /* first */ + WAPI_TRACE(WAPI_INIT, "AE fisrt set usk\n"); + pWapiSta->wapiUsk.bSet = true; + memcpy(pWapiSta->wapiUsk.dataKey, data + 10, 16); + memcpy(pWapiSta->wapiUsk.micKey, data + 26, 16); + pWapiSta->wapiUsk.keyId = *(data + 42); + pWapiSta->wapiUsk.bTxEnable = true; + WAPI_DATA(WAPI_INIT, "SetKey - AE USK Data Key", pWapiSta->wapiUsk.dataKey, 16); + WAPI_DATA(WAPI_INIT, "SetKey - AE USK Mic Key", pWapiSta->wapiUsk.micKey, 16); + } else { /* update */ + WAPI_TRACE(WAPI_INIT, "AE update usk\n"); + pWapiSta->wapiUskUpdate.bSet = true; + pWapiSta->bAuthenticatorInUpdata = true; + memcpy(pWapiSta->wapiUskUpdate.dataKey, data + 10, 16); + memcpy(pWapiSta->wapiUskUpdate.micKey, data + 26, 16); + memcpy(pWapiSta->lastRxUnicastPNBEQueue, WapiASUEPNInitialValueSrc, 16); + memcpy(pWapiSta->lastRxUnicastPNBKQueue, WapiASUEPNInitialValueSrc, 16); + memcpy(pWapiSta->lastRxUnicastPNVIQueue, WapiASUEPNInitialValueSrc, 16); + memcpy(pWapiSta->lastRxUnicastPNVOQueue, WapiASUEPNInitialValueSrc, 16); + memcpy(pWapiSta->lastRxUnicastPN, WapiASUEPNInitialValueSrc, 16); + pWapiSta->wapiUskUpdate.keyId = *(data + 42); + pWapiSta->wapiUskUpdate.bTxEnable = true; + } + } else { + if (!bUpdate) { + WAPI_TRACE(WAPI_INIT, "ASUE fisrt set usk\n"); + if (bTxEnable) { + pWapiSta->wapiUsk.bTxEnable = true; + memcpy(pWapiSta->lastTxUnicastPN, WapiASUEPNInitialValueSrc, 16); + } else { + pWapiSta->wapiUsk.bSet = true; + memcpy(pWapiSta->wapiUsk.dataKey, data + 10, 16); + memcpy(pWapiSta->wapiUsk.micKey, data + 26, 16); + pWapiSta->wapiUsk.keyId = *(data + 42); + pWapiSta->wapiUsk.bTxEnable = false; + } + } else { + WAPI_TRACE(WAPI_INIT, "ASUE update usk\n"); + if (bTxEnable) { + pWapiSta->wapiUskUpdate.bTxEnable = true; + if (pWapiSta->wapiUskUpdate.bSet) { + memcpy(pWapiSta->wapiUsk.dataKey, pWapiSta->wapiUskUpdate.dataKey, 16); + memcpy(pWapiSta->wapiUsk.micKey, pWapiSta->wapiUskUpdate.micKey, 16); + pWapiSta->wapiUsk.keyId = pWapiSta->wapiUskUpdate.keyId; + memcpy(pWapiSta->lastRxUnicastPNBEQueue, WapiASUEPNInitialValueSrc, 16); + memcpy(pWapiSta->lastRxUnicastPNBKQueue, WapiASUEPNInitialValueSrc, 16); + memcpy(pWapiSta->lastRxUnicastPNVIQueue, WapiASUEPNInitialValueSrc, 16); + memcpy(pWapiSta->lastRxUnicastPNVOQueue, WapiASUEPNInitialValueSrc, 16); + memcpy(pWapiSta->lastRxUnicastPN, WapiASUEPNInitialValueSrc, 16); + pWapiSta->wapiUskUpdate.bTxEnable = false; + pWapiSta->wapiUskUpdate.bSet = false; + } + memcpy(pWapiSta->lastTxUnicastPN, WapiASUEPNInitialValueSrc, 16); + } else { + pWapiSta->wapiUskUpdate.bSet = true; + memcpy(pWapiSta->wapiUskUpdate.dataKey, data + 10, 16); + memcpy(pWapiSta->wapiUskUpdate.micKey, data + 26, 16); + pWapiSta->wapiUskUpdate.keyId = *(data + 42); + pWapiSta->wapiUskUpdate.bTxEnable = false; + } + } + } + break; + case 2: /* msk */ + if (bAuthenticator) { /* authenticator */ + pWapiInfo->wapiTxMsk.bSet = true; + memcpy(pWapiInfo->wapiTxMsk.dataKey, data + 10, 16); + memcpy(pWapiInfo->wapiTxMsk.micKey, data + 26, 16); + pWapiInfo->wapiTxMsk.keyId = *(data + 42); + pWapiInfo->wapiTxMsk.bTxEnable = true; + memcpy(pWapiInfo->lastTxMulticastPN, WapiAEMultiCastPNInitialValueSrc, 16); + + if (!bUpdate) { /* first */ + WAPI_TRACE(WAPI_INIT, "AE fisrt set msk\n"); + if (!pWapiSta->bSetkeyOk) + pWapiSta->bSetkeyOk = true; + pWapiInfo->bFirstAuthentiateInProgress = false; + } else /* update */ + WAPI_TRACE(WAPI_INIT, "AE update msk\n"); + + WAPI_DATA(WAPI_INIT, "SetKey - AE MSK Data Key", pWapiInfo->wapiTxMsk.dataKey, 16); + WAPI_DATA(WAPI_INIT, "SetKey - AE MSK Mic Key", pWapiInfo->wapiTxMsk.micKey, 16); + } else { + if (!bUpdate) { + WAPI_TRACE(WAPI_INIT, "ASUE fisrt set msk\n"); + pWapiSta->wapiMsk.bSet = true; + memcpy(pWapiSta->wapiMsk.dataKey, data + 10, 16); + memcpy(pWapiSta->wapiMsk.micKey, data + 26, 16); + pWapiSta->wapiMsk.keyId = *(data + 42); + pWapiSta->wapiMsk.bTxEnable = false; + if (!pWapiSta->bSetkeyOk) + pWapiSta->bSetkeyOk = true; + pWapiInfo->bFirstAuthentiateInProgress = false; + WAPI_DATA(WAPI_INIT, "SetKey - ASUE MSK Data Key", pWapiSta->wapiMsk.dataKey, 16); + WAPI_DATA(WAPI_INIT, "SetKey - ASUE MSK Mic Key", pWapiSta->wapiMsk.micKey, 16); + } else { + WAPI_TRACE(WAPI_INIT, "ASUE update msk\n"); + pWapiSta->wapiMskUpdate.bSet = true; + memcpy(pWapiSta->wapiMskUpdate.dataKey, data + 10, 16); + memcpy(pWapiSta->wapiMskUpdate.micKey, data + 26, 16); + pWapiSta->wapiMskUpdate.keyId = *(data + 42); + pWapiSta->wapiMskUpdate.bTxEnable = false; + } + } + break; + default: + WAPI_TRACE(WAPI_ERR, "Unknown Flag\n"); + break; + } + } + } + } + WAPI_TRACE(WAPI_INIT, "<===========%s\n", __FUNCTION__); +} + + +void wapi_test_init(struct _adapter *padapter) +{ + u8 keybuf[100]; + u8 mac_addr[ETH_ALEN] = {0x00, 0xe0, 0x4c, 0x72, 0x04, 0x70}; + u8 UskDataKey[16] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f}; + u8 UskMicKey[16] = {0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f}; + u8 UskId = 0; + u8 MskDataKey[16] = {0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27, 0x28, 0x29, 0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f}; + u8 MskMicKey[16] = {0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x3a, 0x3b, 0x3c, 0x3d, 0x3e, 0x3f}; + u8 MskId = 0; + + WAPI_TRACE(WAPI_INIT, "===========>%s\n", __FUNCTION__); + + /* Enable Wapi */ + WAPI_TRACE(WAPI_INIT, "%s: Enable wapi!!!!\n", __FUNCTION__); + padapter->wapiInfo.bWapiEnable = true; + padapter->pairwise_key_type = KEY_TYPE_SMS4; + ieee->group_key_type = KEY_TYPE_SMS4; + padapter->wapiInfo.extra_prefix_len = WAPI_EXT_LEN; + padapter->wapiInfo.extra_postfix_len = SMS4_MIC_LEN; + + /* set usk */ + WAPI_TRACE(WAPI_INIT, "%s: Set USK!!!!\n", __FUNCTION__); + memset(keybuf, 0, 100); + keybuf[0] = 1; /* set usk */ + keybuf[1] = 1; /* enable tx */ + keybuf[2] = 1; /* AE */ + keybuf[3] = 0; /* not update */ + + memcpy(keybuf + 4, mac_addr, ETH_ALEN); + memcpy(keybuf + 10, UskDataKey, 16); + memcpy(keybuf + 26, UskMicKey, 16); + keybuf[42] = UskId; + wapi_test_set_key(padapter, keybuf); + + memset(keybuf, 0, 100); + keybuf[0] = 1; /* set usk */ + keybuf[1] = 1; /* enable tx */ + keybuf[2] = 0; /* AE */ + keybuf[3] = 0; /* not update */ + + memcpy(keybuf + 4, mac_addr, ETH_ALEN); + memcpy(keybuf + 10, UskDataKey, 16); + memcpy(keybuf + 26, UskMicKey, 16); + keybuf[42] = UskId; + wapi_test_set_key(padapter, keybuf); + + /* set msk */ + WAPI_TRACE(WAPI_INIT, "%s: Set MSK!!!!\n", __FUNCTION__); + memset(keybuf, 0, 100); + keybuf[0] = 2; /* set msk */ + keybuf[1] = 1; /* Enable TX */ + keybuf[2] = 1; /* AE */ + keybuf[3] = 0; /* not update */ + memcpy(keybuf + 4, mac_addr, ETH_ALEN); + memcpy(keybuf + 10, MskDataKey, 16); + memcpy(keybuf + 26, MskMicKey, 16); + keybuf[42] = MskId; + wapi_test_set_key(padapter, keybuf); + + memset(keybuf, 0, 100); + keybuf[0] = 2; /* set msk */ + keybuf[1] = 1; /* Enable TX */ + keybuf[2] = 0; /* AE */ + keybuf[3] = 0; /* not update */ + memcpy(keybuf + 4, mac_addr, ETH_ALEN); + memcpy(keybuf + 10, MskDataKey, 16); + memcpy(keybuf + 26, MskMicKey, 16); + keybuf[42] = MskId; + wapi_test_set_key(padapter, keybuf); + WAPI_TRACE(WAPI_INIT, "<===========%s\n", __FUNCTION__); +} +#endif + +void rtw_wapi_get_iv(_adapter *padapter, u8 *pRA, u8 *IV) +{ + PWLAN_HEADER_WAPI_EXTENSION pWapiExt = NULL; + PRT_WAPI_T pWapiInfo = &padapter->wapiInfo; + bool bPNOverflow = false; + bool bFindMatchPeer = false; + PRT_WAPI_STA_INFO pWapiSta = NULL; + + pWapiExt = (PWLAN_HEADER_WAPI_EXTENSION)IV; + + WAPI_DATA(WAPI_RX, "wapi_get_iv: pra", pRA, 6); + + if (IS_MCAST(pRA)) { + if (!pWapiInfo->wapiTxMsk.bTxEnable) { + WAPI_TRACE(WAPI_ERR, "%s: bTxEnable = 0!!\n", __FUNCTION__); + return; + } + + if (pWapiInfo->wapiTxMsk.keyId <= 1) { + pWapiExt->KeyIdx = pWapiInfo->wapiTxMsk.keyId; + pWapiExt->Reserved = 0; + bPNOverflow = WapiIncreasePN(pWapiInfo->lastTxMulticastPN, 1); + memcpy(pWapiExt->PN, pWapiInfo->lastTxMulticastPN, 16); + } + } else { + if (list_empty(&pWapiInfo->wapiSTAUsedList)) { + WAPI_TRACE(WAPI_RX, "rtw_wapi_get_iv: list is empty\n"); + _rtw_memset(IV, 10, 18); + return; + } else { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + WAPI_DATA(WAPI_RX, "rtw_wapi_get_iv: peermacaddr ", pWapiSta->PeerMacAddr, 6); + if (_rtw_memcmp((u8 *)pWapiSta->PeerMacAddr, pRA, 6) == _TRUE) { + bFindMatchPeer = true; + break; + } + } + + WAPI_TRACE(WAPI_RX, "bFindMatchPeer: %d\n", bFindMatchPeer); + WAPI_DATA(WAPI_RX, "Addr", pRA, 6); + + if (bFindMatchPeer) { + if ((!pWapiSta->wapiUskUpdate.bTxEnable) && (!pWapiSta->wapiUsk.bTxEnable)) + return; + + if (pWapiSta->wapiUsk.keyId <= 1) { + if (pWapiSta->wapiUskUpdate.bTxEnable) + pWapiExt->KeyIdx = pWapiSta->wapiUskUpdate.keyId; + else + pWapiExt->KeyIdx = pWapiSta->wapiUsk.keyId; + + pWapiExt->Reserved = 0; + bPNOverflow = WapiIncreasePN(pWapiSta->lastTxUnicastPN, 2); + _rtw_memcpy(pWapiExt->PN, pWapiSta->lastTxUnicastPN, 16); + + } + } + } + + } + +} + +bool rtw_wapi_drop_for_key_absent(_adapter *padapter, u8 *pRA) +{ + PRT_WAPI_T pWapiInfo = &padapter->wapiInfo; + bool bFindMatchPeer = false; + bool bDrop = false; + PRT_WAPI_STA_INFO pWapiSta = NULL; + struct security_priv *psecuritypriv = &padapter->securitypriv; + + WAPI_DATA(WAPI_RX, "rtw_wapi_drop_for_key_absent: ra ", pRA, 6); + + if (psecuritypriv->dot11PrivacyAlgrthm == _SMS4_) { + if ((!padapter->WapiSupport) || (!pWapiInfo->bWapiEnable)) + return true; + + if (IS_MCAST(pRA)) { + if (!pWapiInfo->wapiTxMsk.bTxEnable) { + bDrop = true; + WAPI_TRACE(WAPI_RX, "rtw_wapi_drop_for_key_absent: multicast key is absent\n"); + return bDrop; + } + } else { + if (!list_empty(&pWapiInfo->wapiSTAUsedList)) { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + WAPI_DATA(WAPI_RX, "rtw_wapi_drop_for_key_absent: pWapiSta->PeerMacAddr ", pWapiSta->PeerMacAddr, 6); + if (_rtw_memcmp(pRA, pWapiSta->PeerMacAddr, 6) == _TRUE) { + bFindMatchPeer = true; + break; + } + } + if (bFindMatchPeer) { + if (!pWapiSta->wapiUsk.bTxEnable) { + bDrop = true; + WAPI_TRACE(WAPI_RX, "rtw_wapi_drop_for_key_absent: unicast key is absent\n"); + return bDrop; + } + } else { + bDrop = true; + WAPI_TRACE(WAPI_RX, "rtw_wapi_drop_for_key_absent: no peer find\n"); + return bDrop; + } + + } else { + bDrop = true; + WAPI_TRACE(WAPI_RX, "rtw_wapi_drop_for_key_absent: no sta exist\n"); + return bDrop; + } + } + } else + return bDrop; + + return bDrop; +} + +void rtw_wapi_set_set_encryption(_adapter *padapter, struct ieee_param *param) +{ + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + PRT_WAPI_T pWapiInfo = &padapter->wapiInfo; + PRT_WAPI_STA_INFO pWapiSta; + u8 WapiASUEPNInitialValueSrc[16] = {0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + u8 WapiAEPNInitialValueSrc[16] = {0x37, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + u8 WapiAEMultiCastPNInitialValueSrc[16] = {0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C, 0x36, 0x5C} ; + + if (param->u.crypt.set_tx == 1) { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + if (_rtw_memcmp(pWapiSta->PeerMacAddr, param->sta_addr, 6)) { + _rtw_memcpy(pWapiSta->lastTxUnicastPN, WapiASUEPNInitialValueSrc, 16); + + pWapiSta->wapiUsk.bSet = true; + _rtw_memcpy(pWapiSta->wapiUsk.dataKey, param->u.crypt.key, 16); + _rtw_memcpy(pWapiSta->wapiUsk.micKey, param->u.crypt.key + 16, 16); + pWapiSta->wapiUsk.keyId = param->u.crypt.idx ; + pWapiSta->wapiUsk.bTxEnable = true; + + _rtw_memcpy(pWapiSta->lastRxUnicastPNBEQueue, WapiAEPNInitialValueSrc, 16); + _rtw_memcpy(pWapiSta->lastRxUnicastPNBKQueue, WapiAEPNInitialValueSrc, 16); + _rtw_memcpy(pWapiSta->lastRxUnicastPNVIQueue, WapiAEPNInitialValueSrc, 16); + _rtw_memcpy(pWapiSta->lastRxUnicastPNVOQueue, WapiAEPNInitialValueSrc, 16); + _rtw_memcpy(pWapiSta->lastRxUnicastPN, WapiAEPNInitialValueSrc, 16); + pWapiSta->wapiUskUpdate.bTxEnable = false; + pWapiSta->wapiUskUpdate.bSet = false; + + if (psecuritypriv->sw_encrypt == false || psecuritypriv->sw_decrypt == false) { + /* set unicast key for ASUE */ + rtw_wapi_set_key(padapter, &pWapiSta->wapiUsk, pWapiSta, false, false); + } + } + } + } else { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + if (_rtw_memcmp(pWapiSta->PeerMacAddr, get_bssid(pmlmepriv), 6)) { + pWapiSta->wapiMsk.bSet = true; + _rtw_memcpy(pWapiSta->wapiMsk.dataKey, param->u.crypt.key, 16); + _rtw_memcpy(pWapiSta->wapiMsk.micKey, param->u.crypt.key + 16, 16); + pWapiSta->wapiMsk.keyId = param->u.crypt.idx ; + pWapiSta->wapiMsk.bTxEnable = false; + if (!pWapiSta->bSetkeyOk) + pWapiSta->bSetkeyOk = true; + pWapiSta->bAuthenticateInProgress = false; + + _rtw_memcpy(pWapiSta->lastRxMulticastPN, WapiAEMultiCastPNInitialValueSrc, 16); + + if (psecuritypriv->sw_decrypt == false) { + /* set rx broadcast key for ASUE */ + rtw_wapi_set_key(padapter, &pWapiSta->wapiMsk, pWapiSta, true, false); + } + } + } + } +} +#endif diff --git a/core/rtw_wapi_sms4.c b/core/rtw_wapi_sms4.c new file mode 100644 index 0000000..4b7cf95 --- /dev/null +++ b/core/rtw_wapi_sms4.c @@ -0,0 +1,922 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifdef CONFIG_WAPI_SUPPORT + +#include +#include +#include +#include + + +#ifdef CONFIG_WAPI_SW_SMS4 + +#define WAPI_LITTLE_ENDIAN +/* #define BIG_ENDIAN */ +#define ENCRYPT 0 +#define DECRYPT 1 + + +/********************************************************** + **********************************************************/ +const u8 Sbox[256] = { + 0xd6, 0x90, 0xe9, 0xfe, 0xcc, 0xe1, 0x3d, 0xb7, 0x16, 0xb6, 0x14, 0xc2, 0x28, 0xfb, 0x2c, 0x05, + 0x2b, 0x67, 0x9a, 0x76, 0x2a, 0xbe, 0x04, 0xc3, 0xaa, 0x44, 0x13, 0x26, 0x49, 0x86, 0x06, 0x99, + 0x9c, 0x42, 0x50, 0xf4, 0x91, 0xef, 0x98, 0x7a, 0x33, 0x54, 0x0b, 0x43, 0xed, 0xcf, 0xac, 0x62, + 0xe4, 0xb3, 0x1c, 0xa9, 0xc9, 0x08, 0xe8, 0x95, 0x80, 0xdf, 0x94, 0xfa, 0x75, 0x8f, 0x3f, 0xa6, + 0x47, 0x07, 0xa7, 0xfc, 0xf3, 0x73, 0x17, 0xba, 0x83, 0x59, 0x3c, 0x19, 0xe6, 0x85, 0x4f, 0xa8, + 0x68, 0x6b, 0x81, 0xb2, 0x71, 0x64, 0xda, 0x8b, 0xf8, 0xeb, 0x0f, 0x4b, 0x70, 0x56, 0x9d, 0x35, + 0x1e, 0x24, 0x0e, 0x5e, 0x63, 0x58, 0xd1, 0xa2, 0x25, 0x22, 0x7c, 0x3b, 0x01, 0x21, 0x78, 0x87, + 0xd4, 0x00, 0x46, 0x57, 0x9f, 0xd3, 0x27, 0x52, 0x4c, 0x36, 0x02, 0xe7, 0xa0, 0xc4, 0xc8, 0x9e, + 0xea, 0xbf, 0x8a, 0xd2, 0x40, 0xc7, 0x38, 0xb5, 0xa3, 0xf7, 0xf2, 0xce, 0xf9, 0x61, 0x15, 0xa1, + 0xe0, 0xae, 0x5d, 0xa4, 0x9b, 0x34, 0x1a, 0x55, 0xad, 0x93, 0x32, 0x30, 0xf5, 0x8c, 0xb1, 0xe3, + 0x1d, 0xf6, 0xe2, 0x2e, 0x82, 0x66, 0xca, 0x60, 0xc0, 0x29, 0x23, 0xab, 0x0d, 0x53, 0x4e, 0x6f, + 0xd5, 0xdb, 0x37, 0x45, 0xde, 0xfd, 0x8e, 0x2f, 0x03, 0xff, 0x6a, 0x72, 0x6d, 0x6c, 0x5b, 0x51, + 0x8d, 0x1b, 0xaf, 0x92, 0xbb, 0xdd, 0xbc, 0x7f, 0x11, 0xd9, 0x5c, 0x41, 0x1f, 0x10, 0x5a, 0xd8, + 0x0a, 0xc1, 0x31, 0x88, 0xa5, 0xcd, 0x7b, 0xbd, 0x2d, 0x74, 0xd0, 0x12, 0xb8, 0xe5, 0xb4, 0xb0, + 0x89, 0x69, 0x97, 0x4a, 0x0c, 0x96, 0x77, 0x7e, 0x65, 0xb9, 0xf1, 0x09, 0xc5, 0x6e, 0xc6, 0x84, + 0x18, 0xf0, 0x7d, 0xec, 0x3a, 0xdc, 0x4d, 0x20, 0x79, 0xee, 0x5f, 0x3e, 0xd7, 0xcb, 0x39, 0x48 +}; + +const u32 CK[32] = { + 0x00070e15, 0x1c232a31, 0x383f464d, 0x545b6269, + 0x70777e85, 0x8c939aa1, 0xa8afb6bd, 0xc4cbd2d9, + 0xe0e7eef5, 0xfc030a11, 0x181f262d, 0x343b4249, + 0x50575e65, 0x6c737a81, 0x888f969d, 0xa4abb2b9, + 0xc0c7ced5, 0xdce3eaf1, 0xf8ff060d, 0x141b2229, + 0x30373e45, 0x4c535a61, 0x686f767d, 0x848b9299, + 0xa0a7aeb5, 0xbcc3cad1, 0xd8dfe6ed, 0xf4fb0209, + 0x10171e25, 0x2c333a41, 0x484f565d, 0x646b7279 +}; + +#define Rotl(_x, _y) (((_x) << (_y)) | ((_x) >> (32 - (_y)))) + +#define ByteSub(_A) (Sbox[(_A) >> 24 & 0xFF] << 24 | \ + Sbox[(_A) >> 16 & 0xFF] << 16 | \ + Sbox[(_A) >> 8 & 0xFF] << 8 | \ + Sbox[(_A) & 0xFF]) + +#define L1(_B) ((_B) ^ Rotl(_B, 2) ^ Rotl(_B, 10) ^ Rotl(_B, 18) ^ Rotl(_B, 24)) +#define L2(_B) ((_B) ^ Rotl(_B, 13) ^ Rotl(_B, 23)) + +static void +xor_block(void *dst, void *src1, void *src2) +/* 128-bit xor: *dst = *src1 xor *src2. Pointers must be 32-bit aligned */ +{ + ((u32 *)dst)[0] = ((u32 *)src1)[0] ^ ((u32 *)src2)[0]; + ((u32 *)dst)[1] = ((u32 *)src1)[1] ^ ((u32 *)src2)[1]; + ((u32 *)dst)[2] = ((u32 *)src1)[2] ^ ((u32 *)src2)[2]; + ((u32 *)dst)[3] = ((u32 *)src1)[3] ^ ((u32 *)src2)[3]; +} + + +void SMS4Crypt(u8 *Input, u8 *Output, u32 *rk) +{ + u32 r, mid, x0, x1, x2, x3, *p; + p = (u32 *)Input; + x0 = p[0]; + x1 = p[1]; + x2 = p[2]; + x3 = p[3]; +#ifdef WAPI_LITTLE_ENDIAN + x0 = Rotl(x0, 16); + x0 = ((x0 & 0x00FF00FF) << 8) | ((x0 & 0xFF00FF00) >> 8); + x1 = Rotl(x1, 16); + x1 = ((x1 & 0x00FF00FF) << 8) | ((x1 & 0xFF00FF00) >> 8); + x2 = Rotl(x2, 16); + x2 = ((x2 & 0x00FF00FF) << 8) | ((x2 & 0xFF00FF00) >> 8); + x3 = Rotl(x3, 16); + x3 = ((x3 & 0x00FF00FF) << 8) | ((x3 & 0xFF00FF00) >> 8); +#endif + for (r = 0; r < 32; r += 4) { + mid = x1 ^ x2 ^ x3 ^ rk[r + 0]; + mid = ByteSub(mid); + x0 ^= L1(mid); + mid = x2 ^ x3 ^ x0 ^ rk[r + 1]; + mid = ByteSub(mid); + x1 ^= L1(mid); + mid = x3 ^ x0 ^ x1 ^ rk[r + 2]; + mid = ByteSub(mid); + x2 ^= L1(mid); + mid = x0 ^ x1 ^ x2 ^ rk[r + 3]; + mid = ByteSub(mid); + x3 ^= L1(mid); + } +#ifdef WAPI_LITTLE_ENDIAN + x0 = Rotl(x0, 16); + x0 = ((x0 & 0x00FF00FF) << 8) | ((x0 & 0xFF00FF00) >> 8); + x1 = Rotl(x1, 16); + x1 = ((x1 & 0x00FF00FF) << 8) | ((x1 & 0xFF00FF00) >> 8); + x2 = Rotl(x2, 16); + x2 = ((x2 & 0x00FF00FF) << 8) | ((x2 & 0xFF00FF00) >> 8); + x3 = Rotl(x3, 16); + x3 = ((x3 & 0x00FF00FF) << 8) | ((x3 & 0xFF00FF00) >> 8); +#endif + p = (u32 *)Output; + p[0] = x3; + p[1] = x2; + p[2] = x1; + p[3] = x0; +} + + + +void SMS4KeyExt(u8 *Key, u32 *rk, u32 CryptFlag) +{ + u32 r, mid, x0, x1, x2, x3, *p; + + p = (u32 *)Key; + x0 = p[0]; + x1 = p[1]; + x2 = p[2]; + x3 = p[3]; +#ifdef WAPI_LITTLE_ENDIAN + x0 = Rotl(x0, 16); + x0 = ((x0 & 0xFF00FF) << 8) | ((x0 & 0xFF00FF00) >> 8); + x1 = Rotl(x1, 16); + x1 = ((x1 & 0xFF00FF) << 8) | ((x1 & 0xFF00FF00) >> 8); + x2 = Rotl(x2, 16); + x2 = ((x2 & 0xFF00FF) << 8) | ((x2 & 0xFF00FF00) >> 8); + x3 = Rotl(x3, 16); + x3 = ((x3 & 0xFF00FF) << 8) | ((x3 & 0xFF00FF00) >> 8); +#endif + + x0 ^= 0xa3b1bac6; + x1 ^= 0x56aa3350; + x2 ^= 0x677d9197; + x3 ^= 0xb27022dc; + for (r = 0; r < 32; r += 4) { + mid = x1 ^ x2 ^ x3 ^ CK[r + 0]; + mid = ByteSub(mid); + rk[r + 0] = x0 ^= L2(mid); + mid = x2 ^ x3 ^ x0 ^ CK[r + 1]; + mid = ByteSub(mid); + rk[r + 1] = x1 ^= L2(mid); + mid = x3 ^ x0 ^ x1 ^ CK[r + 2]; + mid = ByteSub(mid); + rk[r + 2] = x2 ^= L2(mid); + mid = x0 ^ x1 ^ x2 ^ CK[r + 3]; + mid = ByteSub(mid); + rk[r + 3] = x3 ^= L2(mid); + } + if (CryptFlag == DECRYPT) { + for (r = 0; r < 16; r++) + mid = rk[r], rk[r] = rk[31 - r], rk[31 - r] = mid; + } +} + + +void WapiSMS4Cryption(u8 *Key, u8 *IV, u8 *Input, u16 InputLength, + u8 *Output, u16 *OutputLength, u32 CryptFlag) +{ + u32 blockNum, i, j, rk[32]; + u16 remainder; + u8 blockIn[16], blockOut[16], tempIV[16], k; + + *OutputLength = 0; + remainder = InputLength & 0x0F; + blockNum = InputLength >> 4; + if (remainder != 0) + blockNum++; + else + remainder = 16; + + for (k = 0; k < 16; k++) + tempIV[k] = IV[15 - k]; + + memcpy(blockIn, tempIV, 16); + + SMS4KeyExt((u8 *)Key, rk, CryptFlag); + + for (i = 0; i < blockNum - 1; i++) { + SMS4Crypt((u8 *)blockIn, blockOut, rk); + xor_block(&Output[i * 16], &Input[i * 16], blockOut); + memcpy(blockIn, blockOut, 16); + } + + *OutputLength = i * 16; + + SMS4Crypt((u8 *)blockIn, blockOut, rk); + + for (j = 0; j < remainder; j++) + Output[i * 16 + j] = Input[i * 16 + j] ^ blockOut[j]; + *OutputLength += remainder; + +} + +void WapiSMS4Encryption(u8 *Key, u8 *IV, u8 *Input, u16 InputLength, + u8 *Output, u16 *OutputLength) +{ + + WapiSMS4Cryption(Key, IV, Input, InputLength, Output, OutputLength, ENCRYPT); +} + +void WapiSMS4Decryption(u8 *Key, u8 *IV, u8 *Input, u16 InputLength, + u8 *Output, u16 *OutputLength) +{ + /* OFB mode: is also ENCRYPT flag */ + WapiSMS4Cryption(Key, IV, Input, InputLength, Output, OutputLength, ENCRYPT); +} + +void WapiSMS4CalculateMic(u8 *Key, u8 *IV, u8 *Input1, u8 Input1Length, + u8 *Input2, u16 Input2Length, u8 *Output, u8 *OutputLength) +{ + u32 blockNum, i, remainder, rk[32]; + u8 BlockIn[16], BlockOut[16], TempBlock[16], tempIV[16], k; + + *OutputLength = 0; + remainder = Input1Length & 0x0F; + blockNum = Input1Length >> 4; + + for (k = 0; k < 16; k++) + tempIV[k] = IV[15 - k]; + + memcpy(BlockIn, tempIV, 16); + + SMS4KeyExt((u8 *)Key, rk, ENCRYPT); + + SMS4Crypt((u8 *)BlockIn, BlockOut, rk); + + for (i = 0; i < blockNum; i++) { + xor_block(BlockIn, (Input1 + i * 16), BlockOut); + SMS4Crypt((u8 *)BlockIn, BlockOut, rk); + } + + if (remainder != 0) { + memset(TempBlock, 0, 16); + memcpy(TempBlock, (Input1 + blockNum * 16), remainder); + + xor_block(BlockIn, TempBlock, BlockOut); + SMS4Crypt((u8 *)BlockIn, BlockOut, rk); + } + + remainder = Input2Length & 0x0F; + blockNum = Input2Length >> 4; + + for (i = 0; i < blockNum; i++) { + xor_block(BlockIn, (Input2 + i * 16), BlockOut); + SMS4Crypt((u8 *)BlockIn, BlockOut, rk); + } + + if (remainder != 0) { + memset(TempBlock, 0, 16); + memcpy(TempBlock, (Input2 + blockNum * 16), remainder); + + xor_block(BlockIn, TempBlock, BlockOut); + SMS4Crypt((u8 *)BlockIn, BlockOut, rk); + } + + memcpy(Output, BlockOut, 16); + *OutputLength = 16; +} + +void SecCalculateMicSMS4( + u8 KeyIdx, + u8 *MicKey, + u8 *pHeader, + u8 *pData, + u16 DataLen, + u8 *MicBuffer +) +{ +#if 0 + struct ieee80211_hdr_3addr_qos *header; + u8 TempBuf[34], TempLen = 32, MicLen, QosOffset, *IV; + u16 *pTemp, fc; + + WAPI_TRACE(WAPI_TX | WAPI_RX, "=========>%s\n", __FUNCTION__); + + header = (struct ieee80211_hdr_3addr_qos *)pHeader; + memset(TempBuf, 0, 34); + memcpy(TempBuf, pHeader, 2); /* FrameCtrl */ + pTemp = (u16 *)TempBuf; + *pTemp &= 0xc78f; /* bit4,5,6,11,12,13 */ + + memcpy((TempBuf + 2), (pHeader + 4), 12); /* Addr1, Addr2 */ + memcpy((TempBuf + 14), (pHeader + 22), 2); /* SeqCtrl */ + pTemp = (u16 *)(TempBuf + 14); + *pTemp &= 0x000f; + + memcpy((TempBuf + 16), (pHeader + 16), 6); /* Addr3 */ + + fc = le16_to_cpu(header->frame_ctl); + + + + if (GetFrDs((u16 *)&fc) && GetToDs((u16 *)&fc)) { + memcpy((TempBuf + 22), (pHeader + 24), 6); + QosOffset = 30; + } else { + memset((TempBuf + 22), 0, 6); + QosOffset = 24; + } + + if ((fc & 0x0088) == 0x0088) { + memcpy((TempBuf + 28), (pHeader + QosOffset), 2); + TempLen += 2; + /* IV = pHeader + QosOffset + 2 + SNAP_SIZE + sizeof(u16) + 2; */ + IV = pHeader + QosOffset + 2 + 2; + } else { + IV = pHeader + QosOffset + 2; + /* IV = pHeader + QosOffset + SNAP_SIZE + sizeof(u16) + 2; */ + } + + TempBuf[TempLen - 1] = (u8)(DataLen & 0xff); + TempBuf[TempLen - 2] = (u8)((DataLen & 0xff00) >> 8); + TempBuf[TempLen - 4] = KeyIdx; + + WAPI_DATA(WAPI_TX, "CalculateMic - KEY", MicKey, 16); + WAPI_DATA(WAPI_TX, "CalculateMic - IV", IV, 16); + WAPI_DATA(WAPI_TX, "CalculateMic - TempBuf", TempBuf, TempLen); + WAPI_DATA(WAPI_TX, "CalculateMic - pData", pData, DataLen); + + WapiSMS4CalculateMic(MicKey, IV, TempBuf, TempLen, + pData, DataLen, MicBuffer, &MicLen); + + if (MicLen != 16) + WAPI_TRACE(WAPI_ERR, "%s: MIC Length Error!!\n", __FUNCTION__); + + WAPI_TRACE(WAPI_TX | WAPI_RX, "<=========%s\n", __FUNCTION__); +#endif +} + +/* AddCount: 1 or 2. + * If overflow, return 1, + * else return 0. + */ +u8 WapiIncreasePN(u8 *PN, u8 AddCount) +{ + u8 i; + + if (NULL == PN) + return 1; + /* YJ,test,091102 */ + /* + if(AddCount == 2){ + RTW_INFO("############################%s(): PN[0]=0x%x\n", __FUNCTION__, PN[0]); + if(PN[0] == 0x48){ + PN[0] += AddCount; + return 1; + }else{ + PN[0] += AddCount; + return 0; + } + } + */ + /* YJ,test,091102,end */ + + for (i = 0; i < 16; i++) { + if (PN[i] + AddCount <= 0xff) { + PN[i] += AddCount; + return 0; + } else { + PN[i] += AddCount; + AddCount = 1; + } + } + return 1; +} + + +void WapiGetLastRxUnicastPNForQoSData( + u8 UserPriority, + PRT_WAPI_STA_INFO pWapiStaInfo, + u8 *PNOut +) +{ + WAPI_TRACE(WAPI_RX, "===========> %s\n", __FUNCTION__); + switch (UserPriority) { + case 0: + case 3: + memcpy(PNOut, pWapiStaInfo->lastRxUnicastPNBEQueue, 16); + break; + case 1: + case 2: + memcpy(PNOut, pWapiStaInfo->lastRxUnicastPNBKQueue, 16); + break; + case 4: + case 5: + memcpy(PNOut, pWapiStaInfo->lastRxUnicastPNVIQueue, 16); + break; + case 6: + case 7: + memcpy(PNOut, pWapiStaInfo->lastRxUnicastPNVOQueue, 16); + break; + default: + WAPI_TRACE(WAPI_ERR, "%s: Unknown TID\n", __FUNCTION__); + break; + } + WAPI_TRACE(WAPI_RX, "<=========== %s\n", __FUNCTION__); +} + + +void WapiSetLastRxUnicastPNForQoSData( + u8 UserPriority, + u8 *PNIn, + PRT_WAPI_STA_INFO pWapiStaInfo +) +{ + WAPI_TRACE(WAPI_RX, "===========> %s\n", __FUNCTION__); + switch (UserPriority) { + case 0: + case 3: + memcpy(pWapiStaInfo->lastRxUnicastPNBEQueue, PNIn, 16); + break; + case 1: + case 2: + memcpy(pWapiStaInfo->lastRxUnicastPNBKQueue, PNIn, 16); + break; + case 4: + case 5: + memcpy(pWapiStaInfo->lastRxUnicastPNVIQueue, PNIn, 16); + break; + case 6: + case 7: + memcpy(pWapiStaInfo->lastRxUnicastPNVOQueue, PNIn, 16); + break; + default: + WAPI_TRACE(WAPI_ERR, "%s: Unknown TID\n", __FUNCTION__); + break; + } + WAPI_TRACE(WAPI_RX, "<=========== %s\n", __FUNCTION__); +} + + +/**************************************************************************** + FALSE not RX-Reorder + TRUE do RX Reorder +add to support WAPI to N-mode +*****************************************************************************/ +u8 WapiCheckPnInSwDecrypt( + _adapter *padapter, + struct sk_buff *pskb +) +{ + u8 ret = false; + +#if 0 + struct ieee80211_hdr_3addr_qos *header; + u16 fc; + u8 *pDaddr, *pTaddr, *pRaddr; + + header = (struct ieee80211_hdr_3addr_qos *)pskb->data; + pTaddr = header->addr2; + pRaddr = header->addr1; + fc = le16_to_cpu(header->frame_ctl); + + if (GetToDs(&fc)) + pDaddr = header->addr3; + else + pDaddr = header->addr1; + + if ((_rtw_memcmp(pRaddr, padapter->pnetdev->dev_addr, ETH_ALEN) == 0) + && !(pDaddr) + && (GetFrameType(&fc) == WIFI_QOS_DATA_TYPE)) + /* && ieee->pHTInfo->bCurrentHTSupport && */ + /* ieee->pHTInfo->bCurRxReorderEnable) */ + ret = false; + else + ret = true; +#endif + WAPI_TRACE(WAPI_RX, "%s: return %d\n", __FUNCTION__, ret); + return ret; +} + +int SecSMS4HeaderFillIV(_adapter *padapter, u8 *pxmitframe) +{ + struct pkt_attrib *pattrib = &((struct xmit_frame *)pxmitframe)->attrib; + u8 *frame = ((struct xmit_frame *)pxmitframe)->buf_addr + TXDESC_OFFSET; + u8 *pSecHeader = NULL, *pos = NULL, *pRA = NULL; + u8 bPNOverflow = false, bFindMatchPeer = false, hdr_len = 0; + PWLAN_HEADER_WAPI_EXTENSION pWapiExt = NULL; + PRT_WAPI_T pWapiInfo = &padapter->wapiInfo; + PRT_WAPI_STA_INFO pWapiSta = NULL; + int ret = 0; + + WAPI_TRACE(WAPI_TX, "=========>%s\n", __FUNCTION__); + + return ret; +#if 0 + hdr_len = sMacHdrLng; + if (GetFrameType(pskb->data) == WIFI_QOS_DATA_TYPE) + hdr_len += 2; + /* hdr_len += SNAP_SIZE + sizeof(u16); */ + + pos = skb_push(pskb, padapter->wapiInfo.extra_prefix_len); + memmove(pos, pos + padapter->wapiInfo.extra_prefix_len, hdr_len); + + pSecHeader = pskb->data + hdr_len; + pWapiExt = (PWLAN_HEADER_WAPI_EXTENSION)pSecHeader; + pRA = pskb->data + 4; + + WAPI_DATA(WAPI_TX, "FillIV - Before Fill IV", pskb->data, pskb->len); + + /* Address 1 is always receiver's address */ + if (IS_MCAST(pRA)) { + if (!pWapiInfo->wapiTxMsk.bTxEnable) { + WAPI_TRACE(WAPI_ERR, "%s: bTxEnable = 0!!\n", __FUNCTION__); + return -2; + } + if (pWapiInfo->wapiTxMsk.keyId <= 1) { + pWapiExt->KeyIdx = pWapiInfo->wapiTxMsk.keyId; + pWapiExt->Reserved = 0; + bPNOverflow = WapiIncreasePN(pWapiInfo->lastTxMulticastPN, 1); + memcpy(pWapiExt->PN, pWapiInfo->lastTxMulticastPN, 16); + if (bPNOverflow) { + /* Update MSK Notification. */ + WAPI_TRACE(WAPI_ERR, "===============>%s():multicast PN overflow\n", __FUNCTION__); + rtw_wapi_app_event_handler(padapter, NULL, 0, pRA, false, false, true, 0, false); + } + } else { + WAPI_TRACE(WAPI_ERR, "%s: Invalid Wapi Multicast KeyIdx!!\n", __FUNCTION__); + ret = -3; + } + } else { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + if (!memcmp(pWapiSta->PeerMacAddr, pRA, 6)) { + bFindMatchPeer = true; + break; + } + } + if (bFindMatchPeer) { + if ((!pWapiSta->wapiUskUpdate.bTxEnable) && (!pWapiSta->wapiUsk.bTxEnable)) { + WAPI_TRACE(WAPI_ERR, "%s: bTxEnable = 0!!\n", __FUNCTION__); + return -4; + } + if (pWapiSta->wapiUsk.keyId <= 1) { + if (pWapiSta->wapiUskUpdate.bTxEnable) + pWapiExt->KeyIdx = pWapiSta->wapiUskUpdate.keyId; + else + pWapiExt->KeyIdx = pWapiSta->wapiUsk.keyId; + + pWapiExt->Reserved = 0; + bPNOverflow = WapiIncreasePN(pWapiSta->lastTxUnicastPN, 2); + memcpy(pWapiExt->PN, pWapiSta->lastTxUnicastPN, 16); + if (bPNOverflow) { + /* Update USK Notification. */ + WAPI_TRACE(WAPI_ERR, "===============>%s():unicast PN overflow\n", __FUNCTION__); + rtw_wapi_app_event_handler(padapter, NULL, 0, pWapiSta->PeerMacAddr, false, true, false, 0, false); + } + } else { + WAPI_TRACE(WAPI_ERR, "%s: Invalid Wapi Unicast KeyIdx!!\n", __FUNCTION__); + ret = -5; + } + } else { + WAPI_TRACE(WAPI_ERR, "%s: Can not find Peer Sta "MAC_FMT"!!\n", __FUNCTION__, MAC_ARG(pRA)); + ret = -6; + } + } + + WAPI_DATA(WAPI_TX, "FillIV - After Fill IV", pskb->data, pskb->len); + WAPI_TRACE(WAPI_TX, "<=========%s\n", __FUNCTION__); + return ret; +#endif +} + +/* WAPI SW Enc: must have done Coalesce! */ +void SecSWSMS4Encryption( + _adapter *padapter, + u8 *pxmitframe +) +{ + PRT_WAPI_T pWapiInfo = &padapter->wapiInfo; + PRT_WAPI_STA_INFO pWapiSta = NULL; + u8 *pframe = ((struct xmit_frame *)pxmitframe)->buf_addr + TXDESC_SIZE; + struct pkt_attrib *pattrib = &((struct xmit_frame *)pxmitframe)->attrib; + + u8 *SecPtr = NULL, *pRA, *pMicKey = NULL, *pDataKey = NULL, *pIV = NULL; + u8 IVOffset, DataOffset, bFindMatchPeer = false, KeyIdx = 0, MicBuffer[16]; + u16 OutputLength; + + WAPI_TRACE(WAPI_TX, "=========>%s\n", __FUNCTION__); + + WAPI_TRACE(WAPI_TX, "hdrlen: %d\n", pattrib->hdrlen); + + return; + + DataOffset = pattrib->hdrlen + pattrib->iv_len; + + pRA = pframe + 4; + + + if (IS_MCAST(pRA)) { + KeyIdx = pWapiInfo->wapiTxMsk.keyId; + pIV = pWapiInfo->lastTxMulticastPN; + pMicKey = pWapiInfo->wapiTxMsk.micKey; + pDataKey = pWapiInfo->wapiTxMsk.dataKey; + } else { + if (!list_empty(&(pWapiInfo->wapiSTAUsedList))) { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + if (0 == memcmp(pWapiSta->PeerMacAddr, pRA, 6)) { + bFindMatchPeer = true; + break; + } + } + + if (bFindMatchPeer) { + if (pWapiSta->wapiUskUpdate.bTxEnable) { + KeyIdx = pWapiSta->wapiUskUpdate.keyId; + WAPI_TRACE(WAPI_TX, "%s(): Use update USK!! KeyIdx=%d\n", __FUNCTION__, KeyIdx); + pIV = pWapiSta->lastTxUnicastPN; + pMicKey = pWapiSta->wapiUskUpdate.micKey; + pDataKey = pWapiSta->wapiUskUpdate.dataKey; + } else { + KeyIdx = pWapiSta->wapiUsk.keyId; + WAPI_TRACE(WAPI_TX, "%s(): Use USK!! KeyIdx=%d\n", __FUNCTION__, KeyIdx); + pIV = pWapiSta->lastTxUnicastPN; + pMicKey = pWapiSta->wapiUsk.micKey; + pDataKey = pWapiSta->wapiUsk.dataKey; + } + } else { + WAPI_TRACE(WAPI_ERR, "%s: Can not find Peer Sta!!\n", __FUNCTION__); + return; + } + } else { + WAPI_TRACE(WAPI_ERR, "%s: wapiSTAUsedList is empty!!\n", __FUNCTION__); + return; + } + } + + SecPtr = pframe; + SecCalculateMicSMS4(KeyIdx, pMicKey, SecPtr, (SecPtr + DataOffset), pattrib->pktlen, MicBuffer); + + WAPI_DATA(WAPI_TX, "Encryption - MIC", MicBuffer, padapter->wapiInfo.extra_postfix_len); + + memcpy(pframe + pattrib->hdrlen + pattrib->iv_len + pattrib->pktlen - pattrib->icv_len, + (u8 *)MicBuffer, + padapter->wapiInfo.extra_postfix_len + ); + + + WapiSMS4Encryption(pDataKey, pIV, (SecPtr + DataOffset), pattrib->pktlen + pattrib->icv_len, (SecPtr + DataOffset), &OutputLength); + + WAPI_DATA(WAPI_TX, "Encryption - After SMS4 encryption", pframe, pattrib->hdrlen + pattrib->iv_len + pattrib->pktlen); + + WAPI_TRACE(WAPI_TX, "<=========%s\n", __FUNCTION__); +} + +u8 SecSWSMS4Decryption( + _adapter *padapter, + u8 *precv_frame, + struct recv_priv *precv_priv +) +{ + PRT_WAPI_T pWapiInfo = &padapter->wapiInfo; + struct recv_frame_hdr *precv_hdr; + PRT_WAPI_STA_INFO pWapiSta = NULL; + u8 IVOffset, DataOffset, bFindMatchPeer = false, bUseUpdatedKey = false; + u8 KeyIdx, MicBuffer[16], lastRxPNforQoS[16]; + u8 *pRA, *pTA, *pMicKey, *pDataKey, *pLastRxPN, *pRecvPN, *pSecData, *pRecvMic, *pos; + u8 TID = 0; + u16 OutputLength, DataLen; + u8 bQosData; + struct sk_buff *pskb; + + WAPI_TRACE(WAPI_RX, "=========>%s\n", __FUNCTION__); + + return 0; + + precv_hdr = &((union recv_frame *)precv_frame)->u.hdr; + pskb = (struct sk_buff *)(precv_hdr->rx_data); + precv_hdr->bWapiCheckPNInDecrypt = WapiCheckPnInSwDecrypt(padapter, pskb); + WAPI_TRACE(WAPI_RX, "=========>%s: check PN %d\n", __FUNCTION__, precv_hdr->bWapiCheckPNInDecrypt); + WAPI_DATA(WAPI_RX, "Decryption - Before decryption", pskb->data, pskb->len); + + IVOffset = sMacHdrLng; + bQosData = GetFrameType(pskb->data) == WIFI_QOS_DATA_TYPE; + if (bQosData) + IVOffset += 2; + + /* if(GetHTC()) */ + /* IVOffset += 4; */ + + /* IVOffset += SNAP_SIZE + sizeof(u16); */ + + DataOffset = IVOffset + padapter->wapiInfo.extra_prefix_len; + + pRA = pskb->data + 4; + pTA = pskb->data + 10; + KeyIdx = *(pskb->data + IVOffset); + pRecvPN = pskb->data + IVOffset + 2; + pSecData = pskb->data + DataOffset; + DataLen = pskb->len - DataOffset; + pRecvMic = pskb->data + pskb->len - padapter->wapiInfo.extra_postfix_len; + TID = GetTid(pskb->data); + + if (!list_empty(&(pWapiInfo->wapiSTAUsedList))) { + list_for_each_entry(pWapiSta, &pWapiInfo->wapiSTAUsedList, list) { + if (0 == memcmp(pWapiSta->PeerMacAddr, pTA, 6)) { + bFindMatchPeer = true; + break; + } + } + } + + if (!bFindMatchPeer) { + WAPI_TRACE(WAPI_ERR, "%s: Can not find Peer Sta "MAC_FMT" for Key Info!!!\n", __FUNCTION__, MAC_ARG(pTA)); + return false; + } + + if (IS_MCAST(pRA)) { + WAPI_TRACE(WAPI_RX, "%s: Multicast decryption !!!\n", __FUNCTION__); + if (pWapiSta->wapiMsk.keyId == KeyIdx && pWapiSta->wapiMsk.bSet) { + pLastRxPN = pWapiSta->lastRxMulticastPN; + if (!WapiComparePN(pRecvPN, pLastRxPN)) { + WAPI_TRACE(WAPI_ERR, "%s: MSK PN is not larger than last, Dropped!!!\n", __FUNCTION__); + WAPI_DATA(WAPI_ERR, "pRecvPN:", pRecvPN, 16); + WAPI_DATA(WAPI_ERR, "pLastRxPN:", pLastRxPN, 16); + return false; + } + + memcpy(pLastRxPN, pRecvPN, 16); + pMicKey = pWapiSta->wapiMsk.micKey; + pDataKey = pWapiSta->wapiMsk.dataKey; + } else if (pWapiSta->wapiMskUpdate.keyId == KeyIdx && pWapiSta->wapiMskUpdate.bSet) { + WAPI_TRACE(WAPI_RX, "%s: Use Updated MSK for Decryption !!!\n", __FUNCTION__); + bUseUpdatedKey = true; + memcpy(pWapiSta->lastRxMulticastPN, pRecvPN, 16); + pMicKey = pWapiSta->wapiMskUpdate.micKey; + pDataKey = pWapiSta->wapiMskUpdate.dataKey; + } else { + WAPI_TRACE(WAPI_ERR, "%s: Can not find MSK with matched KeyIdx(%d), Dropped !!!\n", __FUNCTION__, KeyIdx); + return false; + } + } else { + WAPI_TRACE(WAPI_RX, "%s: Unicast decryption !!!\n", __FUNCTION__); + if (pWapiSta->wapiUsk.keyId == KeyIdx && pWapiSta->wapiUsk.bSet) { + WAPI_TRACE(WAPI_RX, "%s: Use USK for Decryption!!!\n", __FUNCTION__); + if (precv_hdr->bWapiCheckPNInDecrypt) { + if (GetFrameType(pskb->data) == WIFI_QOS_DATA_TYPE) { + WapiGetLastRxUnicastPNForQoSData(TID, pWapiSta, lastRxPNforQoS); + pLastRxPN = lastRxPNforQoS; + } else + pLastRxPN = pWapiSta->lastRxUnicastPN; + if (!WapiComparePN(pRecvPN, pLastRxPN)) + return false; + if (bQosData) + WapiSetLastRxUnicastPNForQoSData(TID, pRecvPN, pWapiSta); + else + memcpy(pWapiSta->lastRxUnicastPN, pRecvPN, 16); + } else + memcpy(precv_hdr->WapiTempPN, pRecvPN, 16); + + if (check_fwstate(&padapter->mlmepriv, WIFI_STATION_STATE)) { + if ((pRecvPN[0] & 0x1) == 0) { + WAPI_TRACE(WAPI_ERR, "%s: Rx USK PN is not odd when Infra STA mode, Dropped !!!\n", __FUNCTION__); + return false; + } + } + + pMicKey = pWapiSta->wapiUsk.micKey; + pDataKey = pWapiSta->wapiUsk.dataKey; + } else if (pWapiSta->wapiUskUpdate.keyId == KeyIdx && pWapiSta->wapiUskUpdate.bSet) { + WAPI_TRACE(WAPI_RX, "%s: Use Updated USK for Decryption!!!\n", __FUNCTION__); + if (pWapiSta->bAuthenticatorInUpdata) + bUseUpdatedKey = true; + else + bUseUpdatedKey = false; + + if (bQosData) + WapiSetLastRxUnicastPNForQoSData(TID, pRecvPN, pWapiSta); + else + memcpy(pWapiSta->lastRxUnicastPN, pRecvPN, 16); + pMicKey = pWapiSta->wapiUskUpdate.micKey; + pDataKey = pWapiSta->wapiUskUpdate.dataKey; + } else { + WAPI_TRACE(WAPI_ERR, "%s: No valid USK!!!KeyIdx=%d pWapiSta->wapiUsk.keyId=%d pWapiSta->wapiUskUpdate.keyId=%d\n", __FUNCTION__, KeyIdx, pWapiSta->wapiUsk.keyId, + pWapiSta->wapiUskUpdate.keyId); + /* dump_buf(pskb->data,pskb->len); */ + return false; + } + } + + WAPI_DATA(WAPI_RX, "Decryption - DataKey", pDataKey, 16); + WAPI_DATA(WAPI_RX, "Decryption - IV", pRecvPN, 16); + WapiSMS4Decryption(pDataKey, pRecvPN, pSecData, DataLen, pSecData, &OutputLength); + + if (OutputLength != DataLen) + WAPI_TRACE(WAPI_ERR, "%s: Output Length Error!!!!\n", __FUNCTION__); + + WAPI_DATA(WAPI_RX, "Decryption - After decryption", pskb->data, pskb->len); + + DataLen -= padapter->wapiInfo.extra_postfix_len; + + SecCalculateMicSMS4(KeyIdx, pMicKey, pskb->data, pSecData, DataLen, MicBuffer); + + WAPI_DATA(WAPI_RX, "Decryption - MIC received", pRecvMic, SMS4_MIC_LEN); + WAPI_DATA(WAPI_RX, "Decryption - MIC calculated", MicBuffer, SMS4_MIC_LEN); + + if (0 == memcmp(MicBuffer, pRecvMic, padapter->wapiInfo.extra_postfix_len)) { + WAPI_TRACE(WAPI_RX, "%s: Check MIC OK!!\n", __FUNCTION__); + if (bUseUpdatedKey) { + /* delete the old key */ + if (IS_MCAST(pRA)) { + WAPI_TRACE(WAPI_API, "%s(): AE use new update MSK!!\n", __FUNCTION__); + pWapiSta->wapiMsk.keyId = pWapiSta->wapiMskUpdate.keyId; + memcpy(pWapiSta->wapiMsk.dataKey, pWapiSta->wapiMskUpdate.dataKey, 16); + memcpy(pWapiSta->wapiMsk.micKey, pWapiSta->wapiMskUpdate.micKey, 16); + pWapiSta->wapiMskUpdate.bTxEnable = pWapiSta->wapiMskUpdate.bSet = false; + } else { + WAPI_TRACE(WAPI_API, "%s(): AE use new update USK!!\n", __FUNCTION__); + pWapiSta->wapiUsk.keyId = pWapiSta->wapiUskUpdate.keyId; + memcpy(pWapiSta->wapiUsk.dataKey, pWapiSta->wapiUskUpdate.dataKey, 16); + memcpy(pWapiSta->wapiUsk.micKey, pWapiSta->wapiUskUpdate.micKey, 16); + pWapiSta->wapiUskUpdate.bTxEnable = pWapiSta->wapiUskUpdate.bSet = false; + } + } + } else { + WAPI_TRACE(WAPI_ERR, "%s: Check MIC Error, Dropped !!!!\n", __FUNCTION__); + return false; + } + + pos = pskb->data; + memmove(pos + padapter->wapiInfo.extra_prefix_len, pos, IVOffset); + skb_pull(pskb, padapter->wapiInfo.extra_prefix_len); + + WAPI_TRACE(WAPI_RX, "<=========%s\n", __FUNCTION__); + + return true; +} + +u32 rtw_sms4_encrypt(_adapter *padapter, u8 *pxmitframe) +{ + + u8 *pframe; + u32 res = _SUCCESS; + + WAPI_TRACE(WAPI_TX, "=========>%s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!padapter->wapiInfo.bWapiEnable)) { + WAPI_TRACE(WAPI_TX, "<========== %s, WAPI not supported or enabled!\n", __FUNCTION__); + return _FAIL; + } + + if (((struct xmit_frame *)pxmitframe)->buf_addr == NULL) + return _FAIL; + + pframe = ((struct xmit_frame *)pxmitframe)->buf_addr + TXDESC_OFFSET; + + SecSWSMS4Encryption(padapter, pxmitframe); + + WAPI_TRACE(WAPI_TX, "<=========%s\n", __FUNCTION__); + return res; +} + +u32 rtw_sms4_decrypt(_adapter *padapter, u8 *precvframe) +{ + u8 *pframe; + u32 res = _SUCCESS; + + WAPI_TRACE(WAPI_RX, "=========>%s\n", __FUNCTION__); + + if ((!padapter->WapiSupport) || (!padapter->wapiInfo.bWapiEnable)) { + WAPI_TRACE(WAPI_RX, "<========== %s, WAPI not supported or enabled!\n", __FUNCTION__); + return _FAIL; + } + + + /* drop packet when hw decrypt fail + * return tempraily */ + return _FAIL; + + /* pframe=(unsigned char *)((union recv_frame*)precvframe)->u.hdr.rx_data; */ + + if (false == SecSWSMS4Decryption(padapter, precvframe, &padapter->recvpriv)) { + WAPI_TRACE(WAPI_ERR, "%s():SMS4 decrypt frame error\n", __FUNCTION__); + return _FAIL; + } + + WAPI_TRACE(WAPI_RX, "<=========%s\n", __FUNCTION__); + return res; +} + +#else + +u32 rtw_sms4_encrypt(_adapter *padapter, u8 *pxmitframe) +{ + WAPI_TRACE(WAPI_TX, "=========>Dummy %s\n", __FUNCTION__); + WAPI_TRACE(WAPI_TX, "<=========Dummy %s\n", __FUNCTION__); + return _SUCCESS; +} + +u32 rtw_sms4_decrypt(_adapter *padapter, u8 *precvframe) +{ + WAPI_TRACE(WAPI_RX, "=========>Dummy %s\n", __FUNCTION__); + WAPI_TRACE(WAPI_RX, "<=========Dummy %s\n", __FUNCTION__); + return _SUCCESS; +} + +#endif + +#endif diff --git a/core/rtw_wlan_util.c b/core/rtw_wlan_util.c new file mode 100755 index 0000000..22c79ae --- /dev/null +++ b/core/rtw_wlan_util.c @@ -0,0 +1,5662 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_WLAN_UTIL_C_ + +#include +#include + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + #include + #define ETH_TYPE_OFFSET 12 + #define PROTOCOL_OFFSET 23 + #define IP_OFFSET 30 + #define IPv6_OFFSET 38 + #define IPv6_PROTOCOL_OFFSET 20 +#endif + +unsigned char ARTHEROS_OUI1[] = {0x00, 0x03, 0x7f}; +unsigned char ARTHEROS_OUI2[] = {0x00, 0x13, 0x74}; + +unsigned char BROADCOM_OUI1[] = {0x00, 0x10, 0x18}; +unsigned char BROADCOM_OUI2[] = {0x00, 0x0a, 0xf7}; +unsigned char BROADCOM_OUI3[] = {0x00, 0x05, 0xb5}; + + +unsigned char CISCO_OUI[] = {0x00, 0x40, 0x96}; +unsigned char MARVELL_OUI[] = {0x00, 0x50, 0x43}; +unsigned char RALINK_OUI[] = {0x00, 0x0c, 0x43}; +unsigned char REALTEK_OUI[] = {0x00, 0xe0, 0x4c}; +unsigned char AIRGOCAP_OUI[] = {0x00, 0x0a, 0xf5}; + +unsigned char REALTEK_96B_IE[] = {0x00, 0xe0, 0x4c, 0x02, 0x01, 0x20}; + +extern unsigned char RTW_WPA_OUI[]; +extern unsigned char WPA_TKIP_CIPHER[4]; +extern unsigned char RSN_TKIP_CIPHER[4]; + +#define R2T_PHY_DELAY (0) + +/* #define WAIT_FOR_BCN_TO_MIN (3000) */ +#define WAIT_FOR_BCN_TO_MIN (6000) +#define WAIT_FOR_BCN_TO_MAX (20000) + +static u8 rtw_basic_rate_cck[4] = { + IEEE80211_CCK_RATE_1MB | IEEE80211_BASIC_RATE_MASK, IEEE80211_CCK_RATE_2MB | IEEE80211_BASIC_RATE_MASK, + IEEE80211_CCK_RATE_5MB | IEEE80211_BASIC_RATE_MASK, IEEE80211_CCK_RATE_11MB | IEEE80211_BASIC_RATE_MASK +}; + +static u8 rtw_basic_rate_ofdm[3] = { + IEEE80211_OFDM_RATE_6MB | IEEE80211_BASIC_RATE_MASK, IEEE80211_OFDM_RATE_12MB | IEEE80211_BASIC_RATE_MASK, + IEEE80211_OFDM_RATE_24MB | IEEE80211_BASIC_RATE_MASK +}; + +static u8 rtw_basic_rate_mix[7] = { + IEEE80211_CCK_RATE_1MB | IEEE80211_BASIC_RATE_MASK, IEEE80211_CCK_RATE_2MB | IEEE80211_BASIC_RATE_MASK, + IEEE80211_CCK_RATE_5MB | IEEE80211_BASIC_RATE_MASK, IEEE80211_CCK_RATE_11MB | IEEE80211_BASIC_RATE_MASK, + IEEE80211_OFDM_RATE_6MB | IEEE80211_BASIC_RATE_MASK, IEEE80211_OFDM_RATE_12MB | IEEE80211_BASIC_RATE_MASK, + IEEE80211_OFDM_RATE_24MB | IEEE80211_BASIC_RATE_MASK +}; + +extern u8 WIFI_CCKRATES[]; +bool rtw_is_cck_rate(u8 rate) +{ + int i; + + for (i = 0; i < 4; i++) + if ((WIFI_CCKRATES[i] & 0x7F) == (rate & 0x7F)) + return 1; + return 0; +} + +extern u8 WIFI_OFDMRATES[]; +bool rtw_is_ofdm_rate(u8 rate) +{ + int i; + + for (i = 0; i < 8; i++) + if ((WIFI_OFDMRATES[i] & 0x7F) == (rate & 0x7F)) + return 1; + return 0; +} + +/* test if rate is defined in rtw_basic_rate_cck */ +bool rtw_is_basic_rate_cck(u8 rate) +{ + int i; + + for (i = 0; i < 4; i++) + if ((rtw_basic_rate_cck[i] & 0x7F) == (rate & 0x7F)) + return 1; + return 0; +} + +/* test if rate is defined in rtw_basic_rate_ofdm */ +bool rtw_is_basic_rate_ofdm(u8 rate) +{ + int i; + + for (i = 0; i < 3; i++) + if ((rtw_basic_rate_ofdm[i] & 0x7F) == (rate & 0x7F)) + return 1; + return 0; +} + +/* test if rate is defined in rtw_basic_rate_mix */ +bool rtw_is_basic_rate_mix(u8 rate) +{ + int i; + + for (i = 0; i < 7; i++) + if ((rtw_basic_rate_mix[i] & 0x7F) == (rate & 0x7F)) + return 1; + return 0; +} +#ifdef CONFIG_BCN_CNT_CONFIRM_HDL +int new_bcn_max = 3; +#endif +int cckrates_included(unsigned char *rate, int ratelen) +{ + int i; + + for (i = 0; i < ratelen; i++) { + if ((((rate[i]) & 0x7f) == 2) || (((rate[i]) & 0x7f) == 4) || + (((rate[i]) & 0x7f) == 11) || (((rate[i]) & 0x7f) == 22)) + return _TRUE; + } + + return _FALSE; + +} + +int cckratesonly_included(unsigned char *rate, int ratelen) +{ + int i; + + for (i = 0; i < ratelen; i++) { + if ((((rate[i]) & 0x7f) != 2) && (((rate[i]) & 0x7f) != 4) && + (((rate[i]) & 0x7f) != 11) && (((rate[i]) & 0x7f) != 22)) + return _FALSE; + } + + return _TRUE; +} + +s8 rtw_get_sta_rx_nss(_adapter *adapter, struct sta_info *psta) +{ + s8 nss = 1; + + if (!psta) + return nss; + + nss = GET_HAL_RX_NSS(adapter); + +#ifdef CONFIG_80211N_HT + #ifdef CONFIG_80211AC_VHT + if (psta->vhtpriv.vht_option) + nss = rtw_min(nss, rtw_vht_mcsmap_to_nss(psta->vhtpriv.vht_mcs_map)); + else + #endif /* CONFIG_80211AC_VHT */ + if (psta->htpriv.ht_option) + nss = rtw_min(nss, rtw_ht_mcsset_to_nss(psta->htpriv.ht_cap.supp_mcs_set)); +#endif /*CONFIG_80211N_HT*/ + RTW_INFO("%s: %d ss\n", __func__, nss); + return nss; +} + +s8 rtw_get_sta_tx_nss(_adapter *adapter, struct sta_info *psta) +{ + s8 nss = 1; + + if (!psta) + return nss; + + nss = GET_HAL_TX_NSS(adapter); + +#ifdef CONFIG_80211N_HT + #ifdef CONFIG_80211AC_VHT + if (psta->vhtpriv.vht_option) + nss = rtw_min(nss, rtw_vht_mcsmap_to_nss(psta->vhtpriv.vht_mcs_map)); + else + #endif /* CONFIG_80211AC_VHT */ + if (psta->htpriv.ht_option) + nss = rtw_min(nss, rtw_ht_mcsset_to_nss(psta->htpriv.ht_cap.supp_mcs_set)); +#endif /*CONFIG_80211N_HT*/ + RTW_INFO("%s: %d SS\n", __func__, nss); + return nss; +} + +u8 judge_network_type(_adapter *padapter, unsigned char *rate, int ratelen) +{ + u8 network_type = 0; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + + if (pmlmeext->cur_channel > 14) { + if (pmlmeinfo->VHT_enable) + network_type = WIRELESS_11AC; + else if (pmlmeinfo->HT_enable) + network_type = WIRELESS_11_5N; + + network_type |= WIRELESS_11A; + } else { + if (pmlmeinfo->HT_enable) + network_type = WIRELESS_11_24N; + + if ((cckratesonly_included(rate, ratelen)) == _TRUE) + network_type |= WIRELESS_11B; + else if ((cckrates_included(rate, ratelen)) == _TRUE) + network_type |= WIRELESS_11BG; + else + network_type |= WIRELESS_11G; + } + + return network_type; +} + +unsigned char ratetbl_val_2wifirate(unsigned char rate); +unsigned char ratetbl_val_2wifirate(unsigned char rate) +{ + unsigned char val = 0; + + switch (rate & 0x7f) { + case 0: + val = IEEE80211_CCK_RATE_1MB; + break; + + case 1: + val = IEEE80211_CCK_RATE_2MB; + break; + + case 2: + val = IEEE80211_CCK_RATE_5MB; + break; + + case 3: + val = IEEE80211_CCK_RATE_11MB; + break; + + case 4: + val = IEEE80211_OFDM_RATE_6MB; + break; + + case 5: + val = IEEE80211_OFDM_RATE_9MB; + break; + + case 6: + val = IEEE80211_OFDM_RATE_12MB; + break; + + case 7: + val = IEEE80211_OFDM_RATE_18MB; + break; + + case 8: + val = IEEE80211_OFDM_RATE_24MB; + break; + + case 9: + val = IEEE80211_OFDM_RATE_36MB; + break; + + case 10: + val = IEEE80211_OFDM_RATE_48MB; + break; + + case 11: + val = IEEE80211_OFDM_RATE_54MB; + break; + + } + + return val; + +} + +int is_basicrate(_adapter *padapter, unsigned char rate); +int is_basicrate(_adapter *padapter, unsigned char rate) +{ + int i; + unsigned char val; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + for (i = 0; i < NumRates; i++) { + val = pmlmeext->basicrate[i]; + + if ((val != 0xff) && (val != 0xfe)) { + if (rate == ratetbl_val_2wifirate(val)) + return _TRUE; + } + } + + return _FALSE; +} + +unsigned int ratetbl2rateset(_adapter *padapter, unsigned char *rateset); +unsigned int ratetbl2rateset(_adapter *padapter, unsigned char *rateset) +{ + int i; + unsigned char rate; + unsigned int len = 0; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + for (i = 0; i < NumRates; i++) { + rate = pmlmeext->datarate[i]; + + if (rtw_get_oper_ch(padapter) > 14 && rate < _6M_RATE_) /*5G no support CCK rate*/ + continue; + + switch (rate) { + case 0xff: + return len; + + case 0xfe: + continue; + + default: + rate = ratetbl_val_2wifirate(rate); + + if (is_basicrate(padapter, rate) == _TRUE) + rate |= IEEE80211_BASIC_RATE_MASK; + + rateset[len] = rate; + len++; + break; + } + } + return len; +} + +void get_rate_set(_adapter *padapter, unsigned char *pbssrate, int *bssrate_len) +{ + unsigned char supportedrates[NumRates]; + + _rtw_memset(supportedrates, 0, NumRates); + *bssrate_len = ratetbl2rateset(padapter, supportedrates); + _rtw_memcpy(pbssrate, supportedrates, *bssrate_len); +} + +void set_mcs_rate_by_mask(u8 *mcs_set, u32 mask) +{ + u8 mcs_rate_1r = (u8)(mask & 0xff); + u8 mcs_rate_2r = (u8)((mask >> 8) & 0xff); + u8 mcs_rate_3r = (u8)((mask >> 16) & 0xff); + u8 mcs_rate_4r = (u8)((mask >> 24) & 0xff); + + mcs_set[0] &= mcs_rate_1r; + mcs_set[1] &= mcs_rate_2r; + mcs_set[2] &= mcs_rate_3r; + mcs_set[3] &= mcs_rate_4r; +} + +void UpdateBrateTbl( + PADAPTER Adapter, + u8 *mBratesOS +) +{ + u8 i; + u8 rate; + + /* 1M, 2M, 5.5M, 11M, 6M, 12M, 24M are mandatory. */ + for (i = 0; i < NDIS_802_11_LENGTH_RATES_EX; i++) { + rate = mBratesOS[i] & 0x7f; + switch (rate) { + case IEEE80211_CCK_RATE_1MB: + case IEEE80211_CCK_RATE_2MB: + case IEEE80211_CCK_RATE_5MB: + case IEEE80211_CCK_RATE_11MB: + case IEEE80211_OFDM_RATE_6MB: + case IEEE80211_OFDM_RATE_12MB: + case IEEE80211_OFDM_RATE_24MB: + mBratesOS[i] |= IEEE80211_BASIC_RATE_MASK; + break; + } + } + +} + +void UpdateBrateTblForSoftAP(u8 *bssrateset, u32 bssratelen) +{ + u8 i; + u8 rate; + + for (i = 0; i < bssratelen; i++) { + rate = bssrateset[i] & 0x7f; + switch (rate) { + case IEEE80211_CCK_RATE_1MB: + case IEEE80211_CCK_RATE_2MB: + case IEEE80211_CCK_RATE_5MB: + case IEEE80211_CCK_RATE_11MB: + bssrateset[i] |= IEEE80211_BASIC_RATE_MASK; + break; + } + } + +} +void Set_MSR(_adapter *padapter, u8 type) +{ + rtw_hal_set_hwreg(padapter, HW_VAR_MEDIA_STATUS, (u8 *)(&type)); +} + +inline u8 rtw_get_oper_ch(_adapter *adapter) +{ + return adapter_to_dvobj(adapter)->oper_channel; +} + +inline void rtw_set_oper_ch(_adapter *adapter, u8 ch) +{ +#ifdef DBG_CH_SWITCH + const int len = 128; + char msg[128] = {0}; + int cnt = 0; + int i = 0; +#endif /* DBG_CH_SWITCH */ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + if (dvobj->oper_channel != ch) { + dvobj->on_oper_ch_time = rtw_get_current_time(); + +#ifdef DBG_CH_SWITCH + cnt += snprintf(msg + cnt, len - cnt, "switch to ch %3u", ch); + + for (i = 0; i < dvobj->iface_nums; i++) { + _adapter *iface = dvobj->padapters[i]; + cnt += snprintf(msg + cnt, len - cnt, " ["ADPT_FMT":", ADPT_ARG(iface)); + if (iface->mlmeextpriv.cur_channel == ch) + cnt += snprintf(msg + cnt, len - cnt, "C"); + else + cnt += snprintf(msg + cnt, len - cnt, "_"); + if (iface->wdinfo.listen_channel == ch && !rtw_p2p_chk_state(&iface->wdinfo, P2P_STATE_NONE)) + cnt += snprintf(msg + cnt, len - cnt, "L"); + else + cnt += snprintf(msg + cnt, len - cnt, "_"); + cnt += snprintf(msg + cnt, len - cnt, "]"); + } + + RTW_INFO(FUNC_ADPT_FMT" %s\n", FUNC_ADPT_ARG(adapter), msg); +#endif /* DBG_CH_SWITCH */ + } + + dvobj->oper_channel = ch; +} + +inline u8 rtw_get_oper_bw(_adapter *adapter) +{ + return adapter_to_dvobj(adapter)->oper_bwmode; +} + +inline void rtw_set_oper_bw(_adapter *adapter, u8 bw) +{ + adapter_to_dvobj(adapter)->oper_bwmode = bw; +} + +inline u8 rtw_get_oper_choffset(_adapter *adapter) +{ + return adapter_to_dvobj(adapter)->oper_ch_offset; +} + +inline void rtw_set_oper_choffset(_adapter *adapter, u8 offset) +{ + adapter_to_dvobj(adapter)->oper_ch_offset = offset; +} + +inline systime rtw_get_on_oper_ch_time(_adapter *adapter) +{ + return adapter_to_dvobj(adapter)->on_oper_ch_time; +} + +inline systime rtw_get_on_cur_ch_time(_adapter *adapter) +{ + if (adapter->mlmeextpriv.cur_channel == adapter_to_dvobj(adapter)->oper_channel) + return adapter_to_dvobj(adapter)->on_oper_ch_time; + else + return 0; +} + +void set_channel_bwmode(_adapter *padapter, unsigned char channel, unsigned char channel_offset, unsigned short bwmode) +{ + u8 center_ch, chnl_offset80 = HAL_PRIME_CHNL_OFFSET_DONT_CARE; +#if (defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW)) || defined(CONFIG_MCC_MODE) + u8 iqk_info_backup = _FALSE; +#endif + + if (padapter->bNotifyChannelChange) + RTW_INFO("[%s] ch = %d, offset = %d, bwmode = %d\n", __FUNCTION__, channel, channel_offset, bwmode); + + center_ch = rtw_get_center_ch(channel, bwmode, channel_offset); + + if (bwmode == CHANNEL_WIDTH_80) { + if (center_ch > channel) + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_LOWER; + else if (center_ch < channel) + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_UPPER; + else + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + _enter_critical_mutex(&(adapter_to_dvobj(padapter)->setch_mutex), NULL); + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + /* driver doesn't set channel setting reg under MCC */ + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + RTW_INFO("Warning: Do not set channel setting reg MCC mode\n"); + } +#endif + +#ifdef CONFIG_DFS_MASTER + { + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + bool ori_overlap_radar_detect_ch = rtw_rfctl_overlap_radar_detect_ch(rfctl); + bool new_overlap_radar_detect_ch = _rtw_rfctl_overlap_radar_detect_ch(rfctl, channel, bwmode, channel_offset); + + if (new_overlap_radar_detect_ch && IS_CH_WAITING(rfctl)) { + u8 pause = 0xFF; + + rtw_hal_set_hwreg(padapter, HW_VAR_TXPAUSE, &pause); + } +#endif /* CONFIG_DFS_MASTER */ + + /* set Channel */ + /* saved channel/bw info */ + rtw_set_oper_ch(padapter, channel); + rtw_set_oper_bw(padapter, bwmode); + rtw_set_oper_choffset(padapter, channel_offset); + +#if (defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW)) || defined(CONFIG_MCC_MODE) + /* To check if we need to backup iqk info after switch chnl & bw */ + { + u8 take_care_iqk, do_iqk; + + rtw_hal_get_hwreg(padapter, HW_VAR_CH_SW_NEED_TO_TAKE_CARE_IQK_INFO, &take_care_iqk); + rtw_hal_get_hwreg(padapter, HW_VAR_DO_IQK, &do_iqk); + if ((take_care_iqk == _TRUE) && (do_iqk == _TRUE)) + iqk_info_backup = _TRUE; + } +#endif + + rtw_hal_set_chnl_bw(padapter, center_ch, bwmode, channel_offset, chnl_offset80); /* set center channel */ + +#if (defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW)) || defined(CONFIG_MCC_MODE) + if (iqk_info_backup == _TRUE) + rtw_hal_ch_sw_iqk_info_backup(padapter); +#endif + +#ifdef CONFIG_DFS_MASTER + if (new_overlap_radar_detect_ch) + rtw_odm_radar_detect_enable(padapter); + else if (ori_overlap_radar_detect_ch) { + u8 pause = 0x00; + + rtw_odm_radar_detect_disable(padapter); + rtw_hal_set_hwreg(padapter, HW_VAR_TXPAUSE, &pause); + } + } +#endif /* CONFIG_DFS_MASTER */ + + _exit_critical_mutex(&(adapter_to_dvobj(padapter)->setch_mutex), NULL); +} + +__inline u8 *get_my_bssid(WLAN_BSSID_EX *pnetwork) +{ + return pnetwork->MacAddress; +} + +u16 get_beacon_interval(WLAN_BSSID_EX *bss) +{ + unsigned short val; + _rtw_memcpy((unsigned char *)&val, rtw_get_beacon_interval_from_ie(bss->IEs), 2); + + return le16_to_cpu(val); + +} + +int is_client_associated_to_ap(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext; + struct mlme_ext_info *pmlmeinfo; + + if (!padapter) + return _FAIL; + + pmlmeext = &padapter->mlmeextpriv; + pmlmeinfo = &(pmlmeext->mlmext_info); + + if ((pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) && ((pmlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE)) + return _TRUE; + else + return _FAIL; +} + +int is_client_associated_to_ibss(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if ((pmlmeinfo->state & WIFI_FW_ASSOC_SUCCESS) && ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE)) + return _TRUE; + else + return _FAIL; +} + +int is_IBSS_empty(_adapter *padapter) +{ + int i; + struct macid_ctl_t *macid_ctl = &padapter->dvobj->macid_ctl; + + for (i = 0; i < macid_ctl->num; i++) { + if (!rtw_macid_is_used(macid_ctl, i)) + continue; + if (!rtw_macid_is_iface_specific(macid_ctl, i, padapter)) + continue; + if (!GET_H2CCMD_MSRRPT_PARM_OPMODE(&macid_ctl->h2c_msr[i])) + continue; + if (GET_H2CCMD_MSRRPT_PARM_ROLE(&macid_ctl->h2c_msr[i]) == H2C_MSR_ROLE_ADHOC) + return _FAIL; + } + + return _TRUE; +} + +unsigned int decide_wait_for_beacon_timeout(unsigned int bcn_interval) +{ + if ((bcn_interval << 2) < WAIT_FOR_BCN_TO_MIN) + return WAIT_FOR_BCN_TO_MIN; + else if ((bcn_interval << 2) > WAIT_FOR_BCN_TO_MAX) + return WAIT_FOR_BCN_TO_MAX; + else + return bcn_interval << 2; +} + +void invalidate_cam_all(_adapter *padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + u8 bmc_id = rtw_iface_bcmc_id_get(padapter); + _irqL irqL; + u8 val8 = 0; + + rtw_hal_set_hwreg(padapter, HW_VAR_CAM_INVALID_ALL, &val8); + + _enter_critical_bh(&cam_ctl->lock, &irqL); + + rtw_sec_cam_map_clr_all(&cam_ctl->used); + +#ifndef SEC_DEFAULT_KEY_SEARCH + /* for BMC data TX with force camid */ + if (bmc_id != INVALID_SEC_MAC_CAM_ID) { + rtw_sec_cam_map_set(&cam_ctl->used, bmc_id); + if (_rtw_camctl_chk_cap(padapter, SEC_CAP_CHK_EXTRA_SEC)) + rtw_sec_cam_map_set(&cam_ctl->used, bmc_id + 1); + } +#endif + + _rtw_memset(dvobj->cam_cache, 0, sizeof(struct sec_cam_ent) * SEC_CAM_ENT_NUM_SW_LIMIT); + _exit_critical_bh(&cam_ctl->lock, &irqL); + +#ifdef SEC_DEFAULT_KEY_SEARCH//!BMC TX force camid + /* clear default key related key search setting */ + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_DK_CFG, (u8 *)_FALSE); +#endif +} + +void _clear_cam_entry(_adapter *padapter, u8 entry) +{ + unsigned char null_sta[6] = {0}; + unsigned char null_key[32] = {0}; + + rtw_sec_write_cam_ent(padapter, entry, 0, null_sta, null_key); +} + +inline void _write_cam(_adapter *adapter, u8 id, u16 ctrl, u8 *mac, u8 *key) +{ +#ifdef CONFIG_WRITE_CACHE_ONLY + write_cam_cache(adapter, id , ctrl, mac, key); +#else + rtw_sec_write_cam_ent(adapter, id, ctrl, mac, key); + write_cam_cache(adapter, id , ctrl, mac, key); +#endif +} + +inline void write_cam(_adapter *adapter, u8 id, u16 ctrl, u8 *mac, u8 *key) +{ + if (ctrl & BIT(9)) { + _write_cam(adapter, id, ctrl, mac, key); + _write_cam(adapter, (id + 1), ctrl | BIT(5), mac, (key + 16)); + RTW_INFO_DUMP("key-0: ", key, 16); + RTW_INFO_DUMP("key-1: ", (key + 16), 16); + } else + _write_cam(adapter, id, ctrl, mac, key); +} + +inline void clear_cam_entry(_adapter *adapter, u8 id) +{ + _clear_cam_entry(adapter, id); + clear_cam_cache(adapter, id); +} + +inline void write_cam_from_cache(_adapter *adapter, u8 id) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + struct sec_cam_ent cache; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + _rtw_memcpy(&cache, &dvobj->cam_cache[id], sizeof(struct sec_cam_ent)); + _exit_critical_bh(&cam_ctl->lock, &irqL); + + rtw_sec_write_cam_ent(adapter, id, cache.ctrl, cache.mac, cache.key); +} +void write_cam_cache(_adapter *adapter, u8 id, u16 ctrl, u8 *mac, u8 *key) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + + dvobj->cam_cache[id].ctrl = ctrl; + _rtw_memcpy(dvobj->cam_cache[id].mac, mac, ETH_ALEN); + _rtw_memcpy(dvobj->cam_cache[id].key, key, 16); + + _exit_critical_bh(&cam_ctl->lock, &irqL); +} + +void clear_cam_cache(_adapter *adapter, u8 id) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + + _rtw_memset(&(dvobj->cam_cache[id]), 0, sizeof(struct sec_cam_ent)); + + _exit_critical_bh(&cam_ctl->lock, &irqL); +} + +inline bool _rtw_camctl_chk_cap(_adapter *adapter, u8 cap) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + + if (cam_ctl->sec_cap & cap) + return _TRUE; + return _FALSE; +} + +inline void _rtw_camctl_set_flags(_adapter *adapter, u32 flags) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + + cam_ctl->flags |= flags; +} + +inline void rtw_camctl_set_flags(_adapter *adapter, u32 flags) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + _rtw_camctl_set_flags(adapter, flags); + _exit_critical_bh(&cam_ctl->lock, &irqL); +} + +inline void _rtw_camctl_clr_flags(_adapter *adapter, u32 flags) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + + cam_ctl->flags &= ~flags; +} + +inline void rtw_camctl_clr_flags(_adapter *adapter, u32 flags) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + _rtw_camctl_clr_flags(adapter, flags); + _exit_critical_bh(&cam_ctl->lock, &irqL); +} + +inline bool _rtw_camctl_chk_flags(_adapter *adapter, u32 flags) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + + if (cam_ctl->flags & flags) + return _TRUE; + return _FALSE; +} + +void dump_sec_cam_map(void *sel, struct sec_cam_bmp *map, u8 max_num) +{ + RTW_PRINT_SEL(sel, "0x%08x\n", map->m0); +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 32) + if (max_num && max_num > 32) + RTW_PRINT_SEL(sel, "0x%08x\n", map->m1); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 64) + if (max_num && max_num > 64) + RTW_PRINT_SEL(sel, "0x%08x\n", map->m2); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 96) + if (max_num && max_num > 96) + RTW_PRINT_SEL(sel, "0x%08x\n", map->m3); +#endif +} + +inline bool rtw_sec_camid_is_set(struct sec_cam_bmp *map, u8 id) +{ + if (id < 32) + return map->m0 & BIT(id); +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 32) + else if (id < 64) + return map->m1 & BIT(id - 32); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 64) + else if (id < 96) + return map->m2 & BIT(id - 64); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 96) + else if (id < 128) + return map->m3 & BIT(id - 96); +#endif + else + rtw_warn_on(1); + + return 0; +} + +inline void rtw_sec_cam_map_set(struct sec_cam_bmp *map, u8 id) +{ + if (id < 32) + map->m0 |= BIT(id); +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 32) + else if (id < 64) + map->m1 |= BIT(id - 32); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 64) + else if (id < 96) + map->m2 |= BIT(id - 64); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 96) + else if (id < 128) + map->m3 |= BIT(id - 96); +#endif + else + rtw_warn_on(1); +} + +inline void rtw_sec_cam_map_clr(struct sec_cam_bmp *map, u8 id) +{ + if (id < 32) + map->m0 &= ~BIT(id); +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 32) + else if (id < 64) + map->m1 &= ~BIT(id - 32); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 64) + else if (id < 96) + map->m2 &= ~BIT(id - 64); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 96) + else if (id < 128) + map->m3 &= ~BIT(id - 96); +#endif + else + rtw_warn_on(1); +} + +inline void rtw_sec_cam_map_clr_all(struct sec_cam_bmp *map) +{ + map->m0 = 0; +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 32) + map->m1 = 0; +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 64) + map->m2 = 0; +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 96) + map->m3 = 0; +#endif +} + +inline bool rtw_sec_camid_is_drv_forbid(struct cam_ctl_t *cam_ctl, u8 id) +{ + struct sec_cam_bmp forbid_map; + + forbid_map.m0 = 0x00000ff0; +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 32) + forbid_map.m1 = 0x00000000; +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 64) + forbid_map.m2 = 0x00000000; +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 96) + forbid_map.m3 = 0x00000000; +#endif + + if (id < 32) + return forbid_map.m0 & BIT(id); +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 32) + else if (id < 64) + return forbid_map.m1 & BIT(id - 32); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 64) + else if (id < 96) + return forbid_map.m2 & BIT(id - 64); +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 96) + else if (id < 128) + return forbid_map.m3 & BIT(id - 96); +#endif + else + rtw_warn_on(1); + + return 1; +} + +bool _rtw_sec_camid_is_used(struct cam_ctl_t *cam_ctl, u8 id) +{ + bool ret = _FALSE; + + if (id >= cam_ctl->num) { + rtw_warn_on(1); + goto exit; + } + +#if 0 /* for testing */ + if (rtw_sec_camid_is_drv_forbid(cam_ctl, id)) { + ret = _TRUE; + goto exit; + } +#endif + + ret = rtw_sec_camid_is_set(&cam_ctl->used, id); + +exit: + return ret; +} + +inline bool rtw_sec_camid_is_used(struct cam_ctl_t *cam_ctl, u8 id) +{ + _irqL irqL; + bool ret; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + ret = _rtw_sec_camid_is_used(cam_ctl, id); + _exit_critical_bh(&cam_ctl->lock, &irqL); + + return ret; +} +u8 rtw_get_sec_camid(_adapter *adapter, u8 max_bk_key_num, u8 *sec_key_id) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + int i; + _irqL irqL; + u8 sec_cam_num = 0; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + for (i = 0; i < cam_ctl->num; i++) { + if (_rtw_sec_camid_is_used(cam_ctl, i)) { + sec_key_id[sec_cam_num++] = i; + if (sec_cam_num == max_bk_key_num) + break; + } + } + _exit_critical_bh(&cam_ctl->lock, &irqL); + + return sec_cam_num; +} + +inline bool _rtw_camid_is_gk(_adapter *adapter, u8 cam_id) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + bool ret = _FALSE; + + if (cam_id >= cam_ctl->num) { + rtw_warn_on(1); + goto exit; + } + + if (_rtw_sec_camid_is_used(cam_ctl, cam_id) == _FALSE) + goto exit; + + ret = (dvobj->cam_cache[cam_id].ctrl & BIT6) ? _TRUE : _FALSE; + +exit: + return ret; +} + +inline bool rtw_camid_is_gk(_adapter *adapter, u8 cam_id) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + bool ret; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + ret = _rtw_camid_is_gk(adapter, cam_id); + _exit_critical_bh(&cam_ctl->lock, &irqL); + + return ret; +} + +bool cam_cache_chk(_adapter *adapter, u8 id, u8 *addr, s16 kid, s8 gk) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + bool ret = _FALSE; + + if (addr && _rtw_memcmp(dvobj->cam_cache[id].mac, addr, ETH_ALEN) == _FALSE) + goto exit; + if (kid >= 0 && kid != (dvobj->cam_cache[id].ctrl & 0x03)) + goto exit; + if (gk != -1 && (gk ? _TRUE : _FALSE) != _rtw_camid_is_gk(adapter, id)) + goto exit; + + ret = _TRUE; + +exit: + return ret; +} + +s16 _rtw_camid_search(_adapter *adapter, u8 *addr, s16 kid, s8 gk) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + int i; + s16 cam_id = -1; + + for (i = 0; i < cam_ctl->num; i++) { + if (cam_cache_chk(adapter, i, addr, kid, gk)) { + cam_id = i; + break; + } + } + + if (0) { + if (addr) + RTW_INFO(FUNC_ADPT_FMT" addr:"MAC_FMT" kid:%d, gk:%d, return cam_id:%d\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(addr), kid, gk, cam_id); + else + RTW_INFO(FUNC_ADPT_FMT" addr:%p kid:%d, gk:%d, return cam_id:%d\n" + , FUNC_ADPT_ARG(adapter), addr, kid, gk, cam_id); + } + + return cam_id; +} + +s16 rtw_camid_search(_adapter *adapter, u8 *addr, s16 kid, s8 gk) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + s16 cam_id = -1; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + cam_id = _rtw_camid_search(adapter, addr, kid, gk); + _exit_critical_bh(&cam_ctl->lock, &irqL); + + return cam_id; +} + +s16 rtw_get_camid(_adapter *adapter, u8 *addr, s16 kid, u8 gk, bool ext_sec) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + int i; +#if 0 /* for testing */ + static u8 start_id = 0; +#else + u8 start_id = 0; +#endif + s16 cam_id = -1; + + if (addr == NULL) { + RTW_PRINT(FUNC_ADPT_FMT" mac_address is NULL\n" + , FUNC_ADPT_ARG(adapter)); + rtw_warn_on(1); + goto _exit; + } + + /* find cam entry which has the same addr, kid (, gk bit) */ + if (_rtw_camctl_chk_cap(adapter, SEC_CAP_CHK_BMC) == _TRUE) + i = _rtw_camid_search(adapter, addr, kid, gk); + else + i = _rtw_camid_search(adapter, addr, kid, -1); + + if (i >= 0) { + cam_id = i; + goto _exit; + } + + for (i = 0; i < cam_ctl->num; i++) { + /* bypass default key which is allocated statically */ +#ifdef SEC_DEFAULT_KEY_SEARCH + if (((i + start_id) % cam_ctl->num) < 4) + continue; +#endif + if (_rtw_sec_camid_is_used(cam_ctl, ((i + start_id) % cam_ctl->num)) == _FALSE) { + if (ext_sec) { + /* look out continue slot */ + if (((i + 1) < cam_ctl->num) && + (_rtw_sec_camid_is_used(cam_ctl, (((i + 1) + start_id) % cam_ctl->num)) == _FALSE)) + break; + else + continue; + } else + break; + } + } + + if (i == cam_ctl->num) { + RTW_PRINT(FUNC_ADPT_FMT" %s key with "MAC_FMT" id:%u no room\n" + , FUNC_ADPT_ARG(adapter), gk ? "group" : "pairwise", MAC_ARG(addr), kid); + rtw_warn_on(1); + goto _exit; + } + + cam_id = ((i + start_id) % cam_ctl->num); + start_id = ((i + start_id + 1) % cam_ctl->num); + +_exit: + return cam_id; +} + +s16 rtw_camid_alloc(_adapter *adapter, struct sta_info *sta, u8 kid, u8 gk, bool ext_sec, bool *used) +{ + struct mlme_ext_info *mlmeinfo = &adapter->mlmeextpriv.mlmext_info; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + s16 cam_id = -1; + + *used = _FALSE; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + + if ((((mlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) || ((mlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE)) + && !sta) { + /* + * 1. non-STA mode WEP key + * 2. group TX key + */ +#ifdef SEC_DEFAULT_KEY_SEARCH + /* static alloction to default key by key ID when concurrent is not defined */ + if (kid > 3) { + RTW_PRINT(FUNC_ADPT_FMT" group key with invalid key id:%u\n" + , FUNC_ADPT_ARG(adapter), kid); + rtw_warn_on(1); + goto bitmap_handle; + } + cam_id = kid; +#else + u8 *addr = adapter_mac_addr(adapter); + + cam_id = rtw_get_camid(adapter, addr, kid, gk, ext_sec); + if (1) + RTW_PRINT(FUNC_ADPT_FMT" group key with "MAC_FMT" assigned cam_id:%u\n" + , FUNC_ADPT_ARG(adapter), MAC_ARG(addr), cam_id); +#endif + } else { + /* + * 1. STA mode WEP key + * 2. STA mode group RX key + * 3. sta key (pairwise, group RX) + */ + u8 *addr = sta ? sta->cmn.mac_addr : NULL; + + if (!sta) { + if (!(mlmeinfo->state & WIFI_FW_ASSOC_SUCCESS)) { + /* bypass STA mode group key setting before connected(ex:WEP) because bssid is not ready */ + goto bitmap_handle; + } + addr = get_bssid(&adapter->mlmepriv);/*A2*/ + } + cam_id = rtw_get_camid(adapter, addr, kid, gk, ext_sec); + } + + +bitmap_handle: + if (cam_id >= 0) { + *used = _rtw_sec_camid_is_used(cam_ctl, cam_id); + rtw_sec_cam_map_set(&cam_ctl->used, cam_id); + if (ext_sec) + rtw_sec_cam_map_set(&cam_ctl->used, cam_id + 1); + } + + _exit_critical_bh(&cam_ctl->lock, &irqL); + + return cam_id; +} + +void rtw_camid_set(_adapter *adapter, u8 cam_id) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + + if (cam_id < cam_ctl->num) + rtw_sec_cam_map_set(&cam_ctl->used, cam_id); + + _exit_critical_bh(&cam_ctl->lock, &irqL); +} + +void rtw_camid_free(_adapter *adapter, u8 cam_id) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + + if (cam_id < cam_ctl->num) + rtw_sec_cam_map_clr(&cam_ctl->used, cam_id); + + _exit_critical_bh(&cam_ctl->lock, &irqL); +} + +/*Must pause TX/RX before use this API*/ +inline void rtw_sec_cam_swap(_adapter *adapter, u8 cam_id_a, u8 cam_id_b) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + struct sec_cam_ent cache_a, cache_b; + _irqL irqL; + bool cam_a_used, cam_b_used; + + if (1) + RTW_INFO(ADPT_FMT" - sec_cam %d,%d swap\n", ADPT_ARG(adapter), cam_id_a, cam_id_b); + + if (cam_id_a == cam_id_b) + return; + + rtw_mi_update_ap_bmc_camid(adapter, cam_id_a, cam_id_b); + + /*setp-1. backup org cam_info*/ + _enter_critical_bh(&cam_ctl->lock, &irqL); + + cam_a_used = _rtw_sec_camid_is_used(cam_ctl, cam_id_a); + cam_b_used = _rtw_sec_camid_is_used(cam_ctl, cam_id_b); + + if (cam_a_used) + _rtw_memcpy(&cache_a, &dvobj->cam_cache[cam_id_a], sizeof(struct sec_cam_ent)); + + if (cam_b_used) + _rtw_memcpy(&cache_b, &dvobj->cam_cache[cam_id_b], sizeof(struct sec_cam_ent)); + + _exit_critical_bh(&cam_ctl->lock, &irqL); + + /*setp-2. clean cam_info*/ + if (cam_a_used) { + rtw_camid_free(adapter, cam_id_a); + clear_cam_entry(adapter, cam_id_a); + } + if (cam_b_used) { + rtw_camid_free(adapter, cam_id_b); + clear_cam_entry(adapter, cam_id_b); + } + + /*setp-3. set cam_info*/ + if (cam_a_used) { + write_cam(adapter, cam_id_b, cache_a.ctrl, cache_a.mac, cache_a.key); + rtw_camid_set(adapter, cam_id_b); + } + + if (cam_b_used) { + write_cam(adapter, cam_id_a, cache_b.ctrl, cache_b.mac, cache_b.key); + rtw_camid_set(adapter, cam_id_a); + } +} + +s16 rtw_get_empty_cam_entry(_adapter *adapter, u8 start_camid) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + int i; + s16 cam_id = -1; + + _enter_critical_bh(&cam_ctl->lock, &irqL); + for (i = start_camid; i < cam_ctl->num; i++) { + if (_FALSE == _rtw_sec_camid_is_used(cam_ctl, i)) { + cam_id = i; + break; + } + } + _exit_critical_bh(&cam_ctl->lock, &irqL); + + return cam_id; +} +void rtw_clean_dk_section(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = dvobj_to_sec_camctl(dvobj); + s16 ept_cam_id; + int i; + + for (i = 0; i < 4; i++) { + if (rtw_sec_camid_is_used(cam_ctl, i)) { + ept_cam_id = rtw_get_empty_cam_entry(adapter, 4); + if (ept_cam_id > 0) + rtw_sec_cam_swap(adapter, i, ept_cam_id); + } + } +} +void rtw_clean_hw_dk_cam(_adapter *adapter) +{ + int i; + + for (i = 0; i < 4; i++) { + if (_rtw_camctl_chk_cap(adapter, SEC_CAP_CHK_WRITE_CAM_NEW_RULE)) + _clear_cam_entry(adapter, i); + else + rtw_sec_clr_cam_ent(adapter, i); + } +} + +void flush_all_cam_entry(_adapter *padapter) +{ +#ifdef CONFIG_CONCURRENT_MODE + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + + psta = rtw_get_stainfo(pstapriv, pmlmeinfo->network.MacAddress); + if (psta) { + if (psta->state & WIFI_AP_STATE) { + /*clear cam when ap free per sta_info*/ + } else + rtw_clearstakey_cmd(padapter, psta, _FALSE); + } + } else if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { +#ifdef CONFIG_AP_MODE +#ifndef SEC_DEFAULT_KEY_SEARCH + int cam_id = -1; + u8 *addr = adapter_mac_addr(padapter); + u8 bmc_id = rtw_iface_bcmc_id_get(padapter); + + while ((cam_id = rtw_camid_search(padapter, addr, -1, -1)) >= 0) { + RTW_PRINT("clear wep or group key for addr:"MAC_FMT", camid:%d\n", MAC_ARG(addr), cam_id); + clear_cam_entry(padapter, cam_id); + /* clear cam_ctl.used bit for data BMC TX force camid in rtw_release_macid() */ + if (bmc_id == INVALID_SEC_MAC_CAM_ID || cam_id != bmc_id) + rtw_camid_free(padapter, cam_id); + } +#else + /* clear default key */ + int i, cam_id; + u8 null_addr[ETH_ALEN] = {0, 0, 0, 0, 0, 0}; + + for (i = 0; i < 4; i++) { + cam_id = rtw_camid_search(padapter, null_addr, i, -1); + if (cam_id >= 0) { + clear_cam_entry(padapter, cam_id); + rtw_camid_free(padapter, cam_id); + } + } + /* clear default key related key search setting */ + rtw_hal_set_hwreg(padapter, HW_VAR_SEC_DK_CFG, (u8 *)_FALSE); +#endif +#endif /* CONFIG_AP_MODE */ + } + +#else /*NON CONFIG_CONCURRENT_MODE*/ + + invalidate_cam_all(padapter); +#endif +} + +#if defined(CONFIG_P2P) && defined(CONFIG_WFD) +void rtw_process_wfd_ie(_adapter *adapter, u8 *wfd_ie, u8 wfd_ielen, const char *tag) +{ + struct wifidirect_info *wdinfo = &adapter->wdinfo; + + u8 *attr_content; + u32 attr_contentlen = 0; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + return; + + RTW_INFO("[%s] Found WFD IE\n", tag); + attr_content = rtw_get_wfd_attr_content(wfd_ie, wfd_ielen, WFD_ATTR_DEVICE_INFO, NULL, &attr_contentlen); + if (attr_content && attr_contentlen) { + wdinfo->wfd_info->peer_rtsp_ctrlport = RTW_GET_BE16(attr_content + 2); + RTW_INFO("[%s] Peer PORT NUM = %d\n", tag, wdinfo->wfd_info->peer_rtsp_ctrlport); + } +} + +void rtw_process_wfd_ies(_adapter *adapter, u8 *ies, u8 ies_len, const char *tag) +{ + u8 *wfd_ie; + u32 wfd_ielen; + + if (!hal_chk_wl_func(adapter, WL_FUNC_MIRACAST)) + return; + + wfd_ie = rtw_get_wfd_ie(ies, ies_len, NULL, &wfd_ielen); + while (wfd_ie) { + rtw_process_wfd_ie(adapter, wfd_ie, wfd_ielen, tag); + wfd_ie = rtw_get_wfd_ie(wfd_ie + wfd_ielen, (ies + ies_len) - (wfd_ie + wfd_ielen), NULL, &wfd_ielen); + } +} +#endif /* defined(CONFIG_P2P) && defined(CONFIG_WFD) */ + +int WMM_param_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + /* struct registry_priv *pregpriv = &padapter->registrypriv; */ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (pmlmepriv->qospriv.qos_option == 0) { + pmlmeinfo->WMM_enable = 0; + return _FALSE; + } + + if (_rtw_memcmp(&(pmlmeinfo->WMM_param), (pIE->data + 6), sizeof(struct WMM_para_element))) + return _FALSE; + else + _rtw_memcpy(&(pmlmeinfo->WMM_param), (pIE->data + 6), sizeof(struct WMM_para_element)); + pmlmeinfo->WMM_enable = 1; + return _TRUE; + +#if 0 + if (pregpriv->wifi_spec == 1) { + if (pmlmeinfo->WMM_enable == 1) { + /* todo: compare the parameter set count & decide wheher to update or not */ + return _FAIL; + } else { + pmlmeinfo->WMM_enable = 1; + _rtw_rtw_memcpy(&(pmlmeinfo->WMM_param), (pIE->data + 6), sizeof(struct WMM_para_element)); + return _TRUE; + } + } else { + pmlmeinfo->WMM_enable = 0; + return _FAIL; + } +#endif + +} + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 rtw_is_tbtx_capabilty(u8 *p, u8 len){ + int i; + u8 tbtx_cap_ie[8] = {0x00, 0xe0, 0x4c, 0x01, 0x00, 0x00, 0x00, 0x00}; + + for (i = 0; i < len; i++) { + if (*(p + i) != tbtx_cap_ie[i]) + return _FALSE; + else + continue; + } + return _TRUE; +} +#endif + +void WMMOnAssocRsp(_adapter *padapter) +{ + u8 ACI, ACM, AIFS, ECWMin, ECWMax, aSifsTime; + u8 acm_mask; + u16 TXOP; + u32 acParm, i; + u32 edca[4], inx[4]; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct registry_priv *pregpriv = &padapter->registrypriv; +#ifdef CONFIG_WMMPS_STA + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct qos_priv *pqospriv = &pmlmepriv->qospriv; +#endif /* CONFIG_WMMPS_STA */ + + acm_mask = 0; + + if (is_supported_5g(pmlmeext->cur_wireless_mode) || + (pmlmeext->cur_wireless_mode & WIRELESS_11_24N)) + aSifsTime = 16; + else + aSifsTime = 10; + + if (pmlmeinfo->WMM_enable == 0) { + padapter->mlmepriv.acm_mask = 0; + + AIFS = aSifsTime + (2 * pmlmeinfo->slotTime); + + if (pmlmeext->cur_wireless_mode & (WIRELESS_11G | WIRELESS_11A)) { + ECWMin = 4; + ECWMax = 10; + } else if (pmlmeext->cur_wireless_mode & WIRELESS_11B) { + ECWMin = 5; + ECWMax = 10; + } else { + ECWMin = 4; + ECWMax = 10; + } + + TXOP = 0; + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&acParm)); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BK, (u8 *)(&acParm)); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VI, (u8 *)(&acParm)); + + ECWMin = 2; + ECWMax = 3; + TXOP = 0x2f; + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VO, (u8 *)(&acParm)); + } else { + edca[0] = edca[1] = edca[2] = edca[3] = 0; + + for (i = 0; i < 4; i++) { + ACI = (pmlmeinfo->WMM_param.ac_param[i].ACI_AIFSN >> 5) & 0x03; + ACM = (pmlmeinfo->WMM_param.ac_param[i].ACI_AIFSN >> 4) & 0x01; + + /* AIFS = AIFSN * slot time + SIFS - r2t phy delay */ + AIFS = (pmlmeinfo->WMM_param.ac_param[i].ACI_AIFSN & 0x0f) * pmlmeinfo->slotTime + aSifsTime; + + ECWMin = (pmlmeinfo->WMM_param.ac_param[i].CW & 0x0f); + ECWMax = (pmlmeinfo->WMM_param.ac_param[i].CW & 0xf0) >> 4; + TXOP = le16_to_cpu(pmlmeinfo->WMM_param.ac_param[i].TXOP_limit); + + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + + switch (ACI) { + case 0x0: + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&acParm)); + acm_mask |= (ACM ? BIT(1) : 0); + edca[XMIT_BE_QUEUE] = acParm; + break; + + case 0x1: + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_BK, (u8 *)(&acParm)); + /* acm_mask |= (ACM? BIT(0):0); */ + edca[XMIT_BK_QUEUE] = acParm; + break; + + case 0x2: + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VI, (u8 *)(&acParm)); + acm_mask |= (ACM ? BIT(2) : 0); + edca[XMIT_VI_QUEUE] = acParm; + break; + + case 0x3: + rtw_hal_set_hwreg(padapter, HW_VAR_AC_PARAM_VO, (u8 *)(&acParm)); + acm_mask |= (ACM ? BIT(3) : 0); + edca[XMIT_VO_QUEUE] = acParm; + break; + } + + RTW_INFO("WMM(%x): %x, %x\n", ACI, ACM, acParm); + } + + if (padapter->registrypriv.acm_method == 1) + rtw_hal_set_hwreg(padapter, HW_VAR_ACM_CTRL, (u8 *)(&acm_mask)); + else + padapter->mlmepriv.acm_mask = acm_mask; + + inx[0] = 0; + inx[1] = 1; + inx[2] = 2; + inx[3] = 3; + + if (pregpriv->wifi_spec == 1) { + u32 j, tmp, change_inx = _FALSE; + + /* entry indx: 0->vo, 1->vi, 2->be, 3->bk. */ + for (i = 0; i < 4; i++) { + for (j = i + 1; j < 4; j++) { + /* compare CW and AIFS */ + if ((edca[j] & 0xFFFF) < (edca[i] & 0xFFFF)) + change_inx = _TRUE; + else if ((edca[j] & 0xFFFF) == (edca[i] & 0xFFFF)) { + /* compare TXOP */ + if ((edca[j] >> 16) > (edca[i] >> 16)) + change_inx = _TRUE; + } + + if (change_inx) { + tmp = edca[i]; + edca[i] = edca[j]; + edca[j] = tmp; + + tmp = inx[i]; + inx[i] = inx[j]; + inx[j] = tmp; + + change_inx = _FALSE; + } + } + } + } + + for (i = 0; i < 4; i++) { + pxmitpriv->wmm_para_seq[i] = inx[i]; + RTW_INFO("wmm_para_seq(%d): %d\n", i, pxmitpriv->wmm_para_seq[i]); + } + +#ifdef CONFIG_WMMPS_STA + /* if AP supports UAPSD function, driver must set each uapsd TID to coresponding mac register 0x693 */ + if (pmlmeinfo->WMM_param.QoS_info & AP_SUPPORTED_UAPSD) { + pqospriv->uapsd_ap_supported = 1; + rtw_hal_set_hwreg(padapter, HW_VAR_UAPSD_TID, NULL); + } +#endif /* CONFIG_WMMPS_STA */ + } +} + +static void bwmode_update_check(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ +#ifdef CONFIG_80211N_HT + unsigned char new_bwmode; + unsigned char new_ch_offset; + struct HT_info_element *pHT_info; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + u8 cbw40_enable = 0; + + if (!pIE) + return; + + if (phtpriv->ht_option == _FALSE) + return; + + if (pmlmeext->cur_bwmode >= CHANNEL_WIDTH_80) + return; + + if (pIE->Length > sizeof(struct HT_info_element)) + return; + + pHT_info = (struct HT_info_element *)pIE->data; + + if (hal_chk_bw_cap(padapter, BW_CAP_40M)) { + if (pmlmeext->cur_channel > 14) { + if (REGSTY_IS_BW_5G_SUPPORT(pregistrypriv, CHANNEL_WIDTH_40)) + cbw40_enable = 1; + } else { + if (REGSTY_IS_BW_2G_SUPPORT(pregistrypriv, CHANNEL_WIDTH_40)) + cbw40_enable = 1; + } + } + + if ((pHT_info->infos[0] & BIT(2)) && cbw40_enable) { + new_bwmode = CHANNEL_WIDTH_40; + + switch (pHT_info->infos[0] & 0x3) { + case 1: + new_ch_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + + case 3: + new_ch_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + + default: + new_bwmode = CHANNEL_WIDTH_20; + new_ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + } + } else { + new_bwmode = CHANNEL_WIDTH_20; + new_ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + + + if ((new_bwmode != pmlmeext->cur_bwmode || new_ch_offset != pmlmeext->cur_ch_offset) + && new_bwmode < pmlmeext->cur_bwmode + ) { + pmlmeinfo->bwmode_updated = _TRUE; + + pmlmeext->cur_bwmode = new_bwmode; + pmlmeext->cur_ch_offset = new_ch_offset; + + /* update HT info also */ + HT_info_handler(padapter, pIE); + } else + pmlmeinfo->bwmode_updated = _FALSE; + + + if (_TRUE == pmlmeinfo->bwmode_updated) { + struct sta_info *psta; + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + struct sta_priv *pstapriv = &padapter->stapriv; + + /* set_channel_bwmode(padapter, pmlmeext->cur_channel, pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); */ + + + /* update ap's stainfo */ + psta = rtw_get_stainfo(pstapriv, cur_network->MacAddress); + if (psta) { + struct ht_priv *phtpriv_sta = &psta->htpriv; + + if (phtpriv_sta->ht_option) { + /* bwmode */ + psta->cmn.bw_mode = pmlmeext->cur_bwmode; + phtpriv_sta->ch_offset = pmlmeext->cur_ch_offset; + } else { + psta->cmn.bw_mode = CHANNEL_WIDTH_20; + phtpriv_sta->ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + + rtw_dm_ra_mask_wk_cmd(padapter, (u8 *)psta); + } + + /* pmlmeinfo->bwmode_updated = _FALSE; */ /* bwmode_updated done, reset it! */ + } +#endif /* CONFIG_80211N_HT */ +} + +#ifdef ROKU_PRIVATE +void Supported_rate_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + unsigned int i; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (pIE == NULL) + return; + + for (i = 0 ; i < pIE->Length; i++) + pmlmeinfo->SupportedRates_infra_ap[i] = (pIE->data[i]); + +} + +void Extended_Supported_rate_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + unsigned int i, j; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (pIE == NULL) + return; + + if (pIE->Length > 0) { + for (i = 0; i < NDIS_802_11_LENGTH_RATES_EX; i++) { + if (pmlmeinfo->SupportedRates_infra_ap[i] == 0) + break; + } + for (j = 0; j < pIE->Length; j++) + pmlmeinfo->SupportedRates_infra_ap[i+j] = (pIE->data[j]); + } + +} + +void HT_get_ss_from_mcs_set(u8 *mcs_set, u8 *Rx_ss) +{ + u8 i, j; + u8 r_ss = 0, t_ss = 0; + + for (i = 0; i < 4; i++) { + if ((mcs_set[3-i] & 0xff) != 0x00) { + r_ss = 4-i; + break; + } + } + + *Rx_ss = r_ss; +} + +void HT_caps_handler_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + unsigned int i; + u8 cur_stbc_cap_infra_ap = 0; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv_infra_ap *phtpriv = &pmlmepriv->htpriv_infra_ap; + + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (pIE == NULL) + return; + + pmlmeinfo->ht_vht_received |= BIT(0); + + /*copy MCS_SET*/ + for (i = 3; i < 19; i++) + phtpriv->MCS_set_infra_ap[i-3] = (pIE->data[i]); + + /*get number of stream from mcs set*/ + HT_get_ss_from_mcs_set(phtpriv->MCS_set_infra_ap, &phtpriv->Rx_ss_infra_ap); + + phtpriv->rx_highest_data_rate_infra_ap = le16_to_cpu(GET_HT_CAP_ELE_RX_HIGHEST_DATA_RATE(pIE->data)); + + phtpriv->ldpc_cap_infra_ap = GET_HT_CAP_ELE_LDPC_CAP(pIE->data); + + if (GET_HT_CAP_ELE_RX_STBC(pIE->data)) + SET_FLAG(cur_stbc_cap_infra_ap, STBC_HT_ENABLE_RX); + if (GET_HT_CAP_ELE_TX_STBC(pIE->data)) + SET_FLAG(cur_stbc_cap_infra_ap, STBC_HT_ENABLE_TX); + phtpriv->stbc_cap_infra_ap = cur_stbc_cap_infra_ap; + + /*store ap info SGI 20m 40m*/ + phtpriv->sgi_20m_infra_ap = GET_HT_CAP_ELE_SHORT_GI20M(pIE->data); + phtpriv->sgi_40m_infra_ap = GET_HT_CAP_ELE_SHORT_GI40M(pIE->data); + + /*store ap info for supported channel bandwidth*/ + phtpriv->channel_width_infra_ap = GET_HT_CAP_ELE_CHL_WIDTH(pIE->data); +} +#endif /* ROKU_PRIVATE */ + +void HT_caps_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ +#ifdef CONFIG_80211N_HT + unsigned int i; + u8 max_AMPDU_len, min_MPDU_spacing; + u8 cur_ldpc_cap = 0, cur_stbc_cap = 0, cur_beamform_cap = 0, rx_nss = 0; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; +#ifdef CONFIG_DISABLE_MCS13TO15 + struct registry_priv *pregistrypriv = &padapter->registrypriv; +#endif + + if (pIE == NULL) + return; + + if (phtpriv->ht_option == _FALSE) + return; + + pmlmeinfo->HT_caps_enable = 1; + + for (i = 0; i < (pIE->Length); i++) { + if (i != 2) { + /* Commented by Albert 2010/07/12 */ + /* Got the endian issue here. */ + pmlmeinfo->HT_caps.u.HT_cap[i] &= (pIE->data[i]); + } else { + /* AMPDU Parameters field */ + + /* Get MIN of MAX AMPDU Length Exp */ + if ((pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x3) > (pIE->data[i] & 0x3)) + max_AMPDU_len = (pIE->data[i] & 0x3); + else + max_AMPDU_len = (pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x3); + + /* Get MAX of MIN MPDU Start Spacing */ + if ((pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x1c) > (pIE->data[i] & 0x1c)) + min_MPDU_spacing = (pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x1c); + else + min_MPDU_spacing = (pIE->data[i] & 0x1c); + + pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para = max_AMPDU_len | min_MPDU_spacing; + } + } + + /* Commented by Albert 2010/07/12 */ + /* Have to handle the endian issue after copying. */ + /* HT_ext_caps didn't be used yet. */ + pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info = le16_to_cpu(pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info); + pmlmeinfo->HT_caps.u.HT_cap_element.HT_ext_caps = le16_to_cpu(pmlmeinfo->HT_caps.u.HT_cap_element.HT_ext_caps); + + /* update the MCS set */ + for (i = 0; i < 16; i++) + pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate[i] &= pmlmeext->default_supported_mcs_set[i]; + + rx_nss = GET_HAL_RX_NSS(padapter); + + switch (rx_nss) { + case 1: + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_1R); + break; + case 2: + #ifdef CONFIG_DISABLE_MCS13TO15 + if (pmlmeext->cur_bwmode == CHANNEL_WIDTH_40 && pregistrypriv->wifi_spec != 1) + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_2R_13TO15_OFF); + else + #endif + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_2R); + break; + case 3: + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_3R); + break; + case 4: + set_mcs_rate_by_mask(pmlmeinfo->HT_caps.u.HT_cap_element.MCS_rate, MCS_RATE_4R); + break; + default: + RTW_WARN("rf_type:%d or rx_nss:%u is not expected\n", GET_HAL_RFPATH(padapter), rx_nss); + } + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE)) { + /* Config STBC setting */ + if (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_TX) && GET_HT_CAP_ELE_RX_STBC(pIE->data)) { + SET_FLAG(cur_stbc_cap, STBC_HT_ENABLE_TX); + RTW_INFO("Enable HT Tx STBC !\n"); + } + phtpriv->stbc_cap = cur_stbc_cap; + +#ifdef CONFIG_BEAMFORMING + /* Config Tx beamforming setting */ + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE); + /* Shift to BEAMFORMING_HT_BEAMFORMEE_CHNL_EST_CAP*/ + SET_FLAG(cur_beamform_cap, GET_HT_CAP_TXBF_CHNL_ESTIMATION_NUM_ANTENNAS(pIE->data) << 6); + } + + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE); + /* Shift to BEAMFORMING_HT_BEAMFORMER_STEER_NUM*/ + SET_FLAG(cur_beamform_cap, GET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(pIE->data) << 4); + } + phtpriv->beamform_cap = cur_beamform_cap; + if (cur_beamform_cap) + RTW_INFO("AP HT Beamforming Cap = 0x%02X\n", cur_beamform_cap); +#endif /*CONFIG_BEAMFORMING*/ + } else { + /*WIFI_STATION_STATEorI_ADHOC_STATE or WIFI_ADHOC_MASTER_STATE*/ + /* Config LDPC Coding Capability */ + if (TEST_FLAG(phtpriv->ldpc_cap, LDPC_HT_ENABLE_TX) && GET_HT_CAP_ELE_LDPC_CAP(pIE->data)) { + SET_FLAG(cur_ldpc_cap, (LDPC_HT_ENABLE_TX | LDPC_HT_CAP_TX)); + RTW_INFO("Enable HT Tx LDPC!\n"); + } + phtpriv->ldpc_cap = cur_ldpc_cap; + + /* Config STBC setting */ + if (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_TX) && GET_HT_CAP_ELE_RX_STBC(pIE->data)) { + SET_FLAG(cur_stbc_cap, (STBC_HT_ENABLE_TX | STBC_HT_CAP_TX)); + RTW_INFO("Enable HT Tx STBC!\n"); + } + phtpriv->stbc_cap = cur_stbc_cap; + +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 + /* Config beamforming setting */ + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE); + /* Shift to BEAMFORMING_HT_BEAMFORMEE_CHNL_EST_CAP*/ + SET_FLAG(cur_beamform_cap, GET_HT_CAP_TXBF_CHNL_ESTIMATION_NUM_ANTENNAS(pIE->data) << 6); + } + + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE); + /* Shift to BEAMFORMING_HT_BEAMFORMER_STEER_NUM*/ + SET_FLAG(cur_beamform_cap, GET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(pIE->data) << 4); + } +#else /* !RTW_BEAMFORMING_VERSION_2 */ + /* Config Tx beamforming setting */ + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE); + /* Shift to BEAMFORMING_HT_BEAMFORMEE_CHNL_EST_CAP*/ + SET_FLAG(cur_beamform_cap, GET_HT_CAP_TXBF_CHNL_ESTIMATION_NUM_ANTENNAS(pIE->data) << 6); + } + + if (TEST_FLAG(phtpriv->beamform_cap, BEAMFORMING_HT_BEAMFORMER_ENABLE) && + GET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP(pIE->data)) { + SET_FLAG(cur_beamform_cap, BEAMFORMING_HT_BEAMFORMEE_ENABLE); + /* Shift to BEAMFORMING_HT_BEAMFORMER_STEER_NUM*/ + SET_FLAG(cur_beamform_cap, GET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(pIE->data) << 4); + } +#endif /* !RTW_BEAMFORMING_VERSION_2 */ + phtpriv->beamform_cap = cur_beamform_cap; + if (cur_beamform_cap) + RTW_INFO("Client HT Beamforming Cap = 0x%02X\n", cur_beamform_cap); +#endif /*CONFIG_BEAMFORMING*/ + } + +#endif /* CONFIG_80211N_HT */ +} + +void HT_info_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ +#ifdef CONFIG_80211N_HT + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + + if (pIE == NULL) + return; + + if (phtpriv->ht_option == _FALSE) + return; + + + if (pIE->Length > sizeof(struct HT_info_element)) + return; + + pmlmeinfo->HT_info_enable = 1; + _rtw_memcpy(&(pmlmeinfo->HT_info), pIE->data, pIE->Length); +#endif /* CONFIG_80211N_HT */ + return; +} + +void HTOnAssocRsp(_adapter *padapter) +{ + unsigned char max_AMPDU_len; + unsigned char min_MPDU_spacing; + /* struct registry_priv *pregpriv = &padapter->registrypriv; */ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + RTW_INFO("%s\n", __FUNCTION__); + + if ((pmlmeinfo->HT_info_enable) && (pmlmeinfo->HT_caps_enable)) + pmlmeinfo->HT_enable = 1; + else { + pmlmeinfo->HT_enable = 0; + /* set_channel_bwmode(padapter, pmlmeext->cur_channel, pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); */ + return; + } + + /* handle A-MPDU parameter field */ + /* + AMPDU_para [1:0]:Max AMPDU Len => 0:8k , 1:16k, 2:32k, 3:64k + AMPDU_para [4:2]:Min MPDU Start Spacing + */ + max_AMPDU_len = pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x03; + + min_MPDU_spacing = (pmlmeinfo->HT_caps.u.HT_cap_element.AMPDU_para & 0x1c) >> 2; + + rtw_hal_set_hwreg(padapter, HW_VAR_AMPDU_MIN_SPACE, (u8 *)(&min_MPDU_spacing)); +#ifdef CONFIG_80211N_HT + rtw_hal_set_hwreg(padapter, HW_VAR_AMPDU_FACTOR, (u8 *)(&max_AMPDU_len)); +#endif /* CONFIG_80211N_HT */ +#if 0 /* move to rtw_update_ht_cap() */ + if ((pregpriv->bw_mode > 0) && + (pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info & BIT(1)) && + (pmlmeinfo->HT_info.infos[0] & BIT(2))) { + /* switch to the 40M Hz mode accoring to the AP */ + pmlmeext->cur_bwmode = CHANNEL_WIDTH_40; + switch ((pmlmeinfo->HT_info.infos[0] & 0x3)) { + case EXTCHNL_OFFSET_UPPER: + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + + case EXTCHNL_OFFSET_LOWER: + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + + default: + pmlmeext->cur_ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + } + } +#endif + + /* set_channel_bwmode(padapter, pmlmeext->cur_channel, pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); */ + +#if 0 /* move to rtw_update_ht_cap() */ + /* */ + /* Config SM Power Save setting */ + /* */ + pmlmeinfo->SM_PS = (pmlmeinfo->HT_caps.u.HT_cap_element.HT_caps_info & 0x0C) >> 2; + if (pmlmeinfo->SM_PS == WLAN_HT_CAP_SM_PS_STATIC) { +#if 0 + u8 i; + /* update the MCS rates */ + for (i = 0; i < 16; i++) + pmlmeinfo->HT_caps.HT_cap_element.MCS_rate[i] &= MCS_rate_1R[i]; +#endif + RTW_INFO("%s(): WLAN_HT_CAP_SM_PS_STATIC\n", __FUNCTION__); + } + + /* */ + /* Config current HT Protection mode. */ + /* */ + pmlmeinfo->HT_protection = pmlmeinfo->HT_info.infos[1] & 0x3; +#endif + +} + +void ERP_IE_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (pIE->Length > 1) + return; + + pmlmeinfo->ERP_enable = 1; + _rtw_memcpy(&(pmlmeinfo->ERP_IE), pIE->data, pIE->Length); +} + +void VCS_update(_adapter *padapter, struct sta_info *psta) +{ + struct registry_priv *pregpriv = &padapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + switch (pregpriv->vrtl_carrier_sense) { /* 0:off 1:on 2:auto */ + case 0: /* off */ + psta->rtsen = 0; + psta->cts2self = 0; + break; + + case 1: /* on */ + if (pregpriv->vcs_type == 1) { /* 1:RTS/CTS 2:CTS to self */ + psta->rtsen = 1; + psta->cts2self = 0; + } else { + psta->rtsen = 0; + psta->cts2self = 1; + } + break; + + case 2: /* auto */ + default: + if (((pmlmeinfo->ERP_enable) && (pmlmeinfo->ERP_IE & BIT(1))) + /*||(pmlmepriv->ht_op_mode & HT_INFO_OPERATION_MODE_NON_GF_DEVS_PRESENT)*/ + ) { + if (pregpriv->vcs_type == 1) { + psta->rtsen = 1; + psta->cts2self = 0; + } else { + psta->rtsen = 0; + psta->cts2self = 1; + } + } else { + psta->rtsen = 0; + psta->cts2self = 0; + } + break; + } +} + +void update_ldpc_stbc_cap(struct sta_info *psta) +{ +#ifdef CONFIG_80211N_HT + +#ifdef CONFIG_80211AC_VHT + if (psta->vhtpriv.vht_option) { + if (TEST_FLAG(psta->vhtpriv.ldpc_cap, LDPC_VHT_ENABLE_TX)) + psta->cmn.ldpc_en = VHT_LDPC_EN; + else + psta->cmn.ldpc_en = 0; + + if (TEST_FLAG(psta->vhtpriv.stbc_cap, STBC_VHT_ENABLE_TX)) + psta->cmn.stbc_en = VHT_STBC_EN; + else + psta->cmn.stbc_en = 0; + } else +#endif /* CONFIG_80211AC_VHT */ + if (psta->htpriv.ht_option) { + if (TEST_FLAG(psta->htpriv.ldpc_cap, LDPC_HT_ENABLE_TX)) + psta->cmn.ldpc_en = HT_LDPC_EN; + else + psta->cmn.ldpc_en = 0; + + if (TEST_FLAG(psta->htpriv.stbc_cap, STBC_HT_ENABLE_TX)) + psta->cmn.stbc_en = HT_STBC_EN; + else + psta->cmn.stbc_en = 0; + } else { + psta->cmn.ldpc_en = 0; + psta->cmn.stbc_en = 0; + } + +#endif /* CONFIG_80211N_HT */ +} + +int check_ielen(u8 *start, uint len) +{ + int left = len; + u8 *pos = start; + u8 id, elen; + + while (left >= 2) { + id = *pos++; + elen = *pos++; + left -= 2; + + if (elen > left) { + RTW_INFO("IEEE 802.11 element parse failed (id=%d elen=%d left=%lu)\n", + id, elen, (unsigned long) left); + return _FALSE; + } + if ((id == WLAN_EID_VENDOR_SPECIFIC) && (elen < 3)) + return _FALSE; + + left -= elen; + pos += elen; + } + if (left) + return _FALSE; + + return _TRUE; +} + +int validate_beacon_len(u8 *pframe, u32 len) +{ + u8 ie_offset = _BEACON_IE_OFFSET_ + sizeof(struct rtw_ieee80211_hdr_3addr); + + if (len < ie_offset) { + RTW_INFO("%s: incorrect beacon length(%d)\n", __func__, len); + return _FALSE; + } + + if (check_ielen(pframe + ie_offset, len - ie_offset) == _FALSE) + return _FALSE; + + return _TRUE; +} + +#ifdef CONFIG_CHECK_SPECIFIC_IE_CONTENT +u8 support_rate_ranges[] = { + IEEE80211_CCK_RATE_1MB, + IEEE80211_CCK_RATE_2MB, + IEEE80211_CCK_RATE_5MB, + IEEE80211_CCK_RATE_11MB, + IEEE80211_OFDM_RATE_6MB, + IEEE80211_OFDM_RATE_9MB, + IEEE80211_OFDM_RATE_12MB, + IEEE80211_OFDM_RATE_18MB, + IEEE80211_PBCC_RATE_22MB, + IEEE80211_FREAK_RATE_22_5MB, + IEEE80211_OFDM_RATE_24MB, + IEEE80211_OFDM_RATE_36MB, + IEEE80211_OFDM_RATE_48MB, + IEEE80211_OFDM_RATE_54MB, +}; + +inline bool match_ranges(u16 EID, u32 value) +{ + int i; + int nr_range; + + switch (EID) { + case _EXT_SUPPORTEDRATES_IE_: + case _SUPPORTEDRATES_IE_: + nr_range = sizeof(support_rate_ranges)/sizeof(u8); + for (i = 0; i < nr_range; i++) { + /* clear bit7 before searching. */ + value &= ~BIT(7); + if (value == support_rate_ranges[i]) + return _TRUE; + } + break; + default: + break; + }; + return _FALSE; +} + +/* + * rtw_validate_value: validate the IE contain. + * + * Input : + * EID : Element ID + * p : IE buffer (without EID & length) + * len : IE length + * return: + * _TRUE : All Values are validated. + * _FALSE : At least one value is NOT validated. + */ +bool rtw_validate_value(u16 EID, u8 *p, u16 len) +{ + u8 rate; + u32 i, nr_val; + + switch (EID) { + case _EXT_SUPPORTEDRATES_IE_: + case _SUPPORTEDRATES_IE_: + nr_val = len; + for (i=0; iSsid.Ssid, snetwork->Ssid.SsidLength); +} + +/* + Get SSID if this ilegal frame(probe resp) comes from a hidden SSID AP. + Update the SSID to the corresponding pnetwork in scan queue. +*/ +void rtw_absorb_ssid_ifneed(_adapter *padapter, WLAN_BSSID_EX *bssid, u8 *pframe) +{ + struct wlan_network *scanned = NULL; + WLAN_BSSID_EX *snetwork; + u8 ie_offset, *p=NULL, *next_ie=NULL, *mac = get_addr2_ptr(pframe); + sint ssid_len_ori; + u32 remain_len = 0; + u8 backupIE[MAX_IE_SZ]; + u16 subtype = get_frame_sub_type(pframe); + _irqL irqL; + + if (subtype == WIFI_BEACON) { + bssid->Reserved[0] = BSS_TYPE_BCN; + ie_offset = _BEACON_IE_OFFSET_; + } else { + /* FIXME : more type */ + if (subtype == WIFI_PROBERSP) { + ie_offset = _PROBERSP_IE_OFFSET_; + bssid->Reserved[0] = BSS_TYPE_PROB_RSP; + } else if (subtype == WIFI_PROBEREQ) { + ie_offset = _PROBEREQ_IE_OFFSET_; + bssid->Reserved[0] = BSS_TYPE_PROB_REQ; + } else { + bssid->Reserved[0] = BSS_TYPE_UNDEF; + ie_offset = _FIXED_IE_LENGTH_; + } + } + + _enter_critical_bh(&padapter->mlmepriv.scanned_queue.lock, &irqL); + scanned = _rtw_find_network(&padapter->mlmepriv.scanned_queue, mac); + if (!scanned) { + _exit_critical_bh(&padapter->mlmepriv.scanned_queue.lock, &irqL); + return; + } + + snetwork = &(scanned->network); + /* scan queue records as Hidden SSID && Input frame is NOT Hidden SSID */ + if (hidden_ssid_ap(snetwork) && !hidden_ssid_ap(bssid)) { + p = rtw_get_ie(snetwork->IEs+ie_offset, _SSID_IE_, &ssid_len_ori, snetwork->IELength-ie_offset); + if (!p) { + _exit_critical_bh(&padapter->mlmepriv.scanned_queue.lock, &irqL); + return; + } + next_ie = p + 2 + ssid_len_ori; + remain_len = snetwork->IELength - (next_ie - snetwork->IEs); + scanned->network.Ssid.SsidLength = bssid->Ssid.SsidLength; + _rtw_memcpy(scanned->network.Ssid.Ssid, bssid->Ssid.Ssid, bssid->Ssid.SsidLength); + + //update pnetwork->ssid, pnetwork->ssidlen + _rtw_memcpy(backupIE, next_ie, remain_len); + *(p+1) = bssid->Ssid.SsidLength; + _rtw_memcpy(p+2, bssid->Ssid.Ssid, bssid->Ssid.SsidLength); + _rtw_memcpy(p+2+bssid->Ssid.SsidLength, backupIE, remain_len); + snetwork->IELength += bssid->Ssid.SsidLength; + } + _exit_critical_bh(&padapter->mlmepriv.scanned_queue.lock, &irqL); +} + +#ifdef DBG_RX_BCN +void rtw_debug_rx_bcn(_adapter *adapter, u8 *pframe, u32 packet_len) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *mlmeinfo = &(pmlmeext->mlmext_info); + u16 sn = ((struct rtw_ieee80211_hdr_3addr *)pframe)->seq_ctl >> 4; + u64 tsf, tsf_offset; + u8 dtim_cnt, dtim_period, tim_bmap, tim_pvbit; + + update_TSF(pmlmeext, pframe, packet_len); + tsf = pmlmeext->TSFValue; + tsf_offset = rtw_modular64(pmlmeext->TSFValue, (mlmeinfo->bcn_interval * 1024)); + + /*get TIM IE*/ + /*DTIM Count*/ + dtim_cnt = pmlmeext->tim[0]; + /*DTIM Period*/ + dtim_period = pmlmeext->tim[1]; + /*Bitmap*/ + tim_bmap = pmlmeext->tim[2]; + /*Partial VBitmap AID 0 ~ 7*/ + tim_pvbit = pmlmeext->tim[3]; + + RTW_INFO("[BCN] SN-%d, TSF-%lld(us), offset-%lld, bcn_interval-%d DTIM-%d[%d] bitmap-0x%02x-0x%02x\n", + sn, tsf, tsf_offset, mlmeinfo->bcn_interval, dtim_period, dtim_cnt, tim_bmap, tim_pvbit); +} +#endif + +/* + * rtw_get_bcn_keys: get beacon keys from recv frame + * + * TODO: + * WLAN_EID_COUNTRY + * WLAN_EID_ERP_INFO + * WLAN_EID_CHANNEL_SWITCH + * WLAN_EID_PWR_CONSTRAINT + */ +int _rtw_get_bcn_keys(u8 *cap_info, u32 buf_len, u8 def_ch, ADAPTER *adapter + , struct beacon_keys *recv_beacon) +{ + int left; + u16 capability; + unsigned char *pos; + struct rtw_ieee802_11_elems elems; + + _rtw_memset(recv_beacon, 0, sizeof(*recv_beacon)); + + /* checking capabilities */ + capability = le16_to_cpu(*(unsigned short *)(cap_info)); + + /* checking IEs */ + left = buf_len - 2; + pos = cap_info + 2; + if (rtw_ieee802_11_parse_elems(pos, left, &elems, 1) == ParseFailed) + return _FALSE; + + if (elems.ht_capabilities) { + if (elems.ht_capabilities_len != 26) + return _FALSE; + } + + if (elems.ht_operation) { + if (elems.ht_operation_len != 22) + return _FALSE; + } + + if (elems.vht_capabilities) { + if (elems.vht_capabilities_len != 12) + return _FALSE; + } + + if (elems.vht_operation) { + if (elems.vht_operation_len != 5) + return _FALSE; + } + + if (rtw_ies_get_supported_rate(pos, left, recv_beacon->rate_set, &recv_beacon->rate_num) == _FAIL) + return _FALSE; + + if (cckratesonly_included(recv_beacon->rate_set, recv_beacon->rate_num) == _TRUE) + recv_beacon->proto_cap |= PROTO_CAP_11B; + else if (cckrates_included(recv_beacon->rate_set, recv_beacon->rate_num) == _TRUE) + recv_beacon->proto_cap |= PROTO_CAP_11B | PROTO_CAP_11G; + else + recv_beacon->proto_cap |= PROTO_CAP_11G; + + if (elems.ht_capabilities && elems.ht_operation) + recv_beacon->proto_cap |= PROTO_CAP_11N; + + if (elems.vht_capabilities && elems.vht_operation) + recv_beacon->proto_cap |= PROTO_CAP_11AC; + + /* check bw and channel offset */ + rtw_ies_get_chbw(pos, left, &recv_beacon->ch, &recv_beacon->bw, &recv_beacon->offset, 1, 1); + if (!recv_beacon->ch) + recv_beacon->ch = def_ch; + + /* checking SSID */ + if (elems.ssid) { + if (elems.ssid_len > sizeof(recv_beacon->ssid)) + return _FALSE; + + _rtw_memcpy(recv_beacon->ssid, elems.ssid, elems.ssid_len); + recv_beacon->ssid_len = elems.ssid_len; + } + + /* checking RSN first */ + if (elems.rsn_ie && elems.rsn_ie_len) { + recv_beacon->encryp_protocol = ENCRYP_PROTOCOL_WPA2; + rtw_parse_wpa2_ie(elems.rsn_ie - 2, elems.rsn_ie_len + 2, + &recv_beacon->group_cipher, &recv_beacon->pairwise_cipher, + NULL, &recv_beacon->akm, NULL, NULL); + } + /* checking WPA secon */ + else if (elems.wpa_ie && elems.wpa_ie_len) { + recv_beacon->encryp_protocol = ENCRYP_PROTOCOL_WPA; + rtw_parse_wpa_ie(elems.wpa_ie - 2, elems.wpa_ie_len + 2, + &recv_beacon->group_cipher, &recv_beacon->pairwise_cipher, + &recv_beacon->akm); + } else if (capability & BIT(4)) + recv_beacon->encryp_protocol = ENCRYP_PROTOCOL_WEP; + + if (adapter) { + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + + if (elems.tim && elems.tim_len) { + #ifdef DBG_RX_BCN + _rtw_memcpy(pmlmeext->tim, elems.tim, 4); + #endif + pmlmeext->dtim = elems.tim[1]; + } + + /* checking RTW TBTX */ + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (elems.tbtx_cap && elems.tbtx_cap_len) { + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (rtw_is_tbtx_capabilty(elems.tbtx_cap, elems.tbtx_cap_len)) + RTW_DBG("AP support TBTX\n"); + } + #endif + } + + return _TRUE; +} + +int rtw_get_bcn_keys(_adapter *adapter, u8 *whdr, u32 flen, struct beacon_keys *bcn_keys) +{ + return _rtw_get_bcn_keys( + whdr + WLAN_HDR_A3_LEN + 10 + , flen - WLAN_HDR_A3_LEN - 10 + , adapter->mlmeextpriv.cur_channel, adapter + , bcn_keys); +} + +int rtw_get_bcn_keys_from_bss(WLAN_BSSID_EX *bss, struct beacon_keys *bcn_keys) +{ + return _rtw_get_bcn_keys( + bss->IEs + 10 + , bss->IELength - 10 + , bss->Configuration.DSConfig, NULL + , bcn_keys); +} + +int rtw_update_bcn_keys_of_network(struct wlan_network *network) +{ + network->bcn_keys_valid = rtw_get_bcn_keys_from_bss(&network->network, &network->bcn_keys); + return network->bcn_keys_valid; +} + +void rtw_dump_bcn_keys(void *sel, struct beacon_keys *recv_beacon) +{ +#if defined(CONFIG_RTW_DEBUG) || defined(CONFIG_PROC_DEBUG) + u8 ssid[IW_ESSID_MAX_SIZE + 1]; + + _rtw_memcpy(ssid, recv_beacon->ssid, recv_beacon->ssid_len); + ssid[recv_beacon->ssid_len] = '\0'; + + RTW_PRINT_SEL(sel, "ssid = %s (len = %u)\n", ssid, recv_beacon->ssid_len); + RTW_PRINT_SEL(sel, "ch = %u,%u,%u\n" + , recv_beacon->ch, recv_beacon->bw, recv_beacon->offset); + RTW_PRINT_SEL(sel, "proto_cap = 0x%02x\n", recv_beacon->proto_cap); + RTW_MAP_DUMP_SEL(sel, "rate_set = " + , recv_beacon->rate_set, recv_beacon->rate_num); + RTW_PRINT_SEL(sel, "sec = %d, group = 0x%x, pair = 0x%x, akm = 0x%08x\n" + , recv_beacon->encryp_protocol, recv_beacon->group_cipher + , recv_beacon->pairwise_cipher, recv_beacon->akm); +#endif +} + +void rtw_bcn_key_err_fix(struct beacon_keys *cur, struct beacon_keys *recv) +{ + if ((recv->ch == cur->ch) && (recv->bw == cur->bw) && (recv->bw > CHANNEL_WIDTH_20)) { + if ((recv->offset == HAL_PRIME_CHNL_OFFSET_DONT_CARE) + && (cur->offset != HAL_PRIME_CHNL_OFFSET_DONT_CARE)) { + RTW_DBG("recv_bcn offset = %d is invalid, try to use cur_bcn offset = %d to replace it !\n", recv->offset, cur->offset); + recv->offset = cur->offset; + } + } +} + +bool rtw_bcn_key_compare(struct beacon_keys *cur, struct beacon_keys *recv) +{ +#define BCNKEY_VERIFY_PROTO_CAP 0 +#define BCNKEY_VERIFY_WHOLE_RATE_SET 0 + + struct beacon_keys tmp; + bool ret = _FALSE; + + if (!rtw_is_chbw_grouped(cur->ch, cur->bw, cur->offset + , recv->ch, recv->bw, recv->offset)) + goto exit; + + _rtw_memcpy(&tmp, cur, sizeof(tmp)); + + /* check fields excluding below */ + tmp.ch = recv->ch; + tmp.bw = recv->bw; + tmp.offset = recv->offset; + if (!BCNKEY_VERIFY_PROTO_CAP) + tmp.proto_cap = recv->proto_cap; + if (!BCNKEY_VERIFY_WHOLE_RATE_SET) { + tmp.rate_num = recv->rate_num; + _rtw_memcpy(tmp.rate_set, recv->rate_set, 12); + } + + if (_rtw_memcmp(&tmp, recv, sizeof(*recv)) == _FALSE) + goto exit; + + ret = _TRUE; + +exit: + return ret; +} + +int rtw_check_bcn_info(ADAPTER *Adapter, u8 *pframe, u32 packet_len) +{ + u8 *pbssid = GetAddr3Ptr(pframe); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + struct wlan_network *cur_network = &(Adapter->mlmepriv.cur_network); + struct beacon_keys *cur_beacon = &pmlmepriv->cur_beacon_keys; + struct beacon_keys recv_beacon; + int ret = 0; + u8 ifbmp_m = rtw_mi_get_ap_mesh_ifbmp(Adapter); + u8 ifbmp_s = rtw_mi_get_ld_sta_ifbmp(Adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(Adapter); + _adapter *pri_adapter = dvobj_get_primary_adapter(dvobj); + struct mlme_ext_priv *pmlmeext = &pri_adapter->mlmeextpriv; + + if (is_client_associated_to_ap(Adapter) == _FALSE) + goto exit_success; + + if (rtw_get_bcn_keys(Adapter, pframe, packet_len, &recv_beacon) == _FALSE) + goto exit_success; /* parsing failed => broken IE */ + +#ifdef DBG_RX_BCN + rtw_debug_rx_bcn(Adapter, pframe, packet_len); +#endif + + /* hidden ssid, replace with current beacon ssid directly */ + if (is_hidden_ssid(recv_beacon.ssid, recv_beacon.ssid_len)) { + _rtw_memcpy(recv_beacon.ssid, cur_beacon->ssid, cur_beacon->ssid_len); + recv_beacon.ssid_len = cur_beacon->ssid_len; + } + + if (check_fwstate(pmlmepriv, WIFI_CSA_UPDATE_BEACON)) { + u8 u_ch, u_offset, u_bw; + struct sta_info *psta = NULL; + _rtw_memcpy(cur_beacon, &recv_beacon, sizeof(recv_beacon)); + clr_fwstate(pmlmepriv, WIFI_CSA_UPDATE_BEACON); + rtw_mi_get_ch_setting_union(Adapter, &u_ch, &u_bw, &u_offset); + + /* RTW_INFO("u_ch=%d, u_bw=%d, u_offset=%d \n", u_ch, u_bw, u_offset); + RTW_INFO("recv_beacon.ch=%d, recv_beacon.bw=%d, recv_beacon.offset=%d \n", recv_beacon.ch, recv_beacon.bw, recv_beacon.offset); */ + /* rtw_dump_bcn_keys(RTW_DBGDUMP, &recv_beacon); */ + + /* RTW_INFO("_cancel_timer_async csa_timer\n"); */ + _cancel_timer_async(&pmlmeext->csa_timer); + + /* beacon bw/offset is different from CSA IE */ + if((recv_beacon.bw > u_bw) || + ((recv_beacon.offset != HAL_PRIME_CHNL_OFFSET_DONT_CARE) && ((u_offset != HAL_PRIME_CHNL_OFFSET_DONT_CARE)) + && (recv_beacon.offset != u_offset))) { + + /* update ch, bw, offset for all asoc STA ifaces */ + if (ifbmp_s) { + _adapter *iface; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface || !(ifbmp_s & BIT(iface->iface_id))) + continue; + + iface->mlmeextpriv.cur_channel = recv_beacon.ch; + iface->mlmeextpriv.cur_bwmode = recv_beacon.bw; + iface->mlmeextpriv.cur_ch_offset = recv_beacon.offset; + iface->mlmepriv.cur_network.network.Configuration.DSConfig = recv_beacon.ch; + } + } + +#ifdef CONFIG_AP_MODE + if (ifbmp_m) { + rtw_change_bss_chbw_cmd(dvobj_get_primary_adapter(dvobj), 0 + , ifbmp_m, 0, recv_beacon.ch, REQ_BW_ORI, REQ_OFFSET_NONE); + } else +#endif + { + #ifdef CONFIG_DFS_MASTER + rtw_dfs_rd_en_decision(dvobj_get_primary_adapter(dvobj), MLME_OPCH_SWITCH, ifbmp_s); + #endif + rtw_set_chbw_cmd(Adapter, recv_beacon.ch, recv_beacon.bw, recv_beacon.offset, 0); + } + rtw_mi_get_ch_setting_union(Adapter, &u_ch, &u_bw, &u_offset); + + /* RTW_INFO("u_ch=%d, u_bw=%d, u_offset=%d \n", u_ch, u_bw, u_offset); */ + } else { + RTW_INFO("u_ch=%d, u_bw=%d, u_offset=%d, recv_beacon.ch=%d, recv_beacon.bw=%d, recv_beacon.offset=%d\n" + , u_ch, u_bw, u_offset, recv_beacon.ch, recv_beacon.bw, recv_beacon.offset); + } + + rtw_iqk_cmd(Adapter, 0); + psta = rtw_get_stainfo(&Adapter->stapriv, get_bssid(&Adapter->mlmepriv)); + if (psta) + rtw_dm_ra_mask_wk_cmd(Adapter, (u8 *)psta); + + } + +#ifdef CONFIG_BCN_CNT_CONFIRM_HDL + if (_rtw_memcmp(&recv_beacon, cur_beacon, sizeof(recv_beacon)) == _TRUE) + pmlmepriv->new_beacon_cnts = 0; + else if ((pmlmepriv->new_beacon_cnts == 0) || + _rtw_memcmp(&recv_beacon, &pmlmepriv->new_beacon_keys, sizeof(recv_beacon)) == _FALSE) { + RTW_DBG("%s: start new beacon (seq=%d)\n", __func__, GetSequence(pframe)); + + if (pmlmepriv->new_beacon_cnts == 0) { + RTW_ERR("%s: cur beacon key\n", __func__); + RTW_DBG_EXPR(rtw_dump_bcn_keys(RTW_DBGDUMP, cur_beacon)); + } + + RTW_DBG("%s: new beacon key\n", __func__); + RTW_DBG_EXPR(rtw_dump_bcn_keys(RTW_DBGDUMP, &recv_beacon)); + + _rtw_memcpy(&pmlmepriv->new_beacon_keys, &recv_beacon, sizeof(recv_beacon)); + pmlmepriv->new_beacon_cnts = 1; + } else { + RTW_DBG("%s: new beacon again (seq=%d)\n", __func__, GetSequence(pframe)); + pmlmepriv->new_beacon_cnts++; + } + + /* if counter >= max, it means beacon is changed really */ + if (pmlmepriv->new_beacon_cnts >= new_bcn_max) +#else + if (_rtw_memcmp(&recv_beacon, cur_beacon, sizeof(recv_beacon)) == _FALSE) +#endif + { + RTW_INFO(FUNC_ADPT_FMT" new beacon occur!!\n", FUNC_ADPT_ARG(Adapter)); + RTW_INFO(FUNC_ADPT_FMT" cur beacon key:\n", FUNC_ADPT_ARG(Adapter)); + rtw_dump_bcn_keys(RTW_DBGDUMP, cur_beacon); + RTW_INFO(FUNC_ADPT_FMT" new beacon key:\n", FUNC_ADPT_ARG(Adapter)); + rtw_dump_bcn_keys(RTW_DBGDUMP, &recv_beacon); + + rtw_bcn_key_err_fix(cur_beacon, &recv_beacon); + + if (rtw_bcn_key_compare(cur_beacon, &recv_beacon) == _FALSE) + goto exit; + + _rtw_memcpy(cur_beacon, &recv_beacon, sizeof(recv_beacon)); + #ifdef CONFIG_BCN_CNT_CONFIRM_HDL + pmlmepriv->new_beacon_cnts = 0; + #endif + } + +exit_success: + ret = 1; + +exit: + return ret; +} + +void update_beacon_info(_adapter *padapter, u8 *pframe, uint pkt_len, struct sta_info *psta) +{ + unsigned int i; + unsigned int len; + PNDIS_802_11_VARIABLE_IEs pIE; + +#ifdef CONFIG_TDLS + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + u8 tdls_prohibited[] = { 0x00, 0x00, 0x00, 0x00, 0x10 }; /* bit(38): TDLS_prohibited */ +#endif /* CONFIG_TDLS */ + + len = pkt_len - (_BEACON_IE_OFFSET_ + WLAN_HDR_A3_LEN); + + for (i = 0; i < len;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pframe + (_BEACON_IE_OFFSET_ + WLAN_HDR_A3_LEN) + i); + + switch (pIE->ElementID) { + case _VENDOR_SPECIFIC_IE_: + /* to update WMM paramter set while receiving beacon */ + if (_rtw_memcmp(pIE->data, WMM_PARA_OUI, 6) && pIE->Length == WLAN_WMM_LEN) /* WMM */ + (WMM_param_handler(padapter, pIE)) ? report_wmm_edca_update(padapter) : 0; + + break; + + case _HT_EXTRA_INFO_IE_: /* HT info */ + /* HT_info_handler(padapter, pIE); */ + bwmode_update_check(padapter, pIE); + break; +#ifdef CONFIG_80211AC_VHT + case EID_OpModeNotification: + rtw_process_vht_op_mode_notify(padapter, pIE->data, psta); + break; +#endif /* CONFIG_80211AC_VHT */ + case _ERPINFO_IE_: + ERP_IE_handler(padapter, pIE); + VCS_update(padapter, psta); + break; + +#ifdef CONFIG_TDLS + case _EXT_CAP_IE_: + if (check_ap_tdls_prohibited(pIE->data, pIE->Length) == _TRUE) + ptdlsinfo->ap_prohibited = _TRUE; + if (check_ap_tdls_ch_switching_prohibited(pIE->data, pIE->Length) == _TRUE) + ptdlsinfo->ch_switch_prohibited = _TRUE; + break; +#endif /* CONFIG_TDLS */ + default: + break; + } + + i += (pIE->Length + 2); + } +} + +#if CONFIG_DFS +void process_csa_ie(_adapter *padapter, u8 *ies, uint ies_len) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + unsigned int i, j, countdown; + PNDIS_802_11_VARIABLE_IEs pIE, sub_pie; + u8 ch = 0, csa_ch_offset = 0, csa_ch_width = 0, csa_ch_freq_seg0 = 0, csa_ch_freq_seg1 = 0, csa_switch_cnt = 0; + + /* TODO: compare with scheduling CSA */ + if (rfctl->csa_ch) + return; + + for (i = 0; i + 1 < ies_len;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(ies + i); + + switch (pIE->ElementID) { + case _CH_SWTICH_ANNOUNCE_: + ch = *(pIE->data + 1); + csa_switch_cnt = *(pIE->data + 2); + break; + case WLAN_EID_SECONDARY_CHANNEL_OFFSET: + csa_ch_offset = *(pIE->data); + break; + case WLAN_EID_WIDE_BANDWIDTH_CHANNEL_SWITCH: + csa_ch_width = *(pIE->data); + csa_ch_freq_seg0 = *(pIE->data+1); + csa_ch_freq_seg1 = *(pIE->data+2); + /* RTW_INFO("bw:%02x center_freq_0:%d center_freq_1:%d, ch=%d\n" + , csa_ch_width, csa_ch_freq_seg0, csa_ch_freq_seg1, ch); */ + break; + case WLAN_EID_CHANNEL_SWITCH_WRAPPER: + for(j=0; j + 1 < pIE->Length;) { + sub_pie = (PNDIS_802_11_VARIABLE_IEs)(ies + i + j + 2); + if(sub_pie->ElementID == WLAN_EID_WIDE_BANDWIDTH_CHANNEL_SWITCH) { + csa_ch_width = *(sub_pie->data); + csa_ch_freq_seg0 = *(sub_pie->data+1); + csa_ch_freq_seg1 = *(sub_pie->data+2); + /* RTW_INFO("2. sub_IE:%02x IE_length:%02x bw:%02x center_freq_0:%d center_freq_1:%d, ch=%d\n" + , sub_pie->ElementID, sub_pie->Length, csa_ch_width, csa_ch_freq_seg0, csa_ch_freq_seg1, ch); */ + } + j += (sub_pie->Length + 2); + } + + break; + default: + break; + } + + i += (pIE->Length + 2); + } + + if (ch != 0) { + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *pri_adapter = dvobj_get_primary_adapter(dvobj); + + rfctl->csa_ch = ch; + rfctl->csa_switch_cnt = csa_switch_cnt; + rfctl->csa_ch_offset = csa_ch_offset; + rfctl->csa_ch_width = csa_ch_width; + rfctl->csa_ch_freq_seg0 = csa_ch_freq_seg0; + rfctl->csa_ch_freq_seg1 = csa_ch_freq_seg1; + + countdown = pmlmeinfo->network.Configuration.BeaconPeriod * (csa_switch_cnt+1); /* ms */ + RTW_INFO("csa: set countdown timer to %d ms\n", countdown); + _set_timer(&pri_adapter->mlmeextpriv.csa_timer, countdown); + + } +} +#endif /* CONFIG_DFS */ + +enum eap_type parsing_eapol_packet(_adapter *padapter, u8 *key_payload, struct sta_info *psta, u8 trx_type) +{ + struct security_priv *psecuritypriv = &(padapter->securitypriv); + struct ieee802_1x_hdr *hdr; + struct wpa_eapol_key *key; + u16 key_info, key_data_length; + char *trx_msg = trx_type ? "send" : "recv"; + enum eap_type eapol_type; + + hdr = (struct ieee802_1x_hdr *) key_payload; + + /* WPS - eapol start packet */ + if (hdr->type == 1 && hdr->length == 0) { + RTW_INFO("%s eapol start packet\n", trx_msg); + return EAPOL_START; + } + + if (hdr->type == 0) { /* WPS - eapol packet */ + RTW_INFO("%s eapol packet\n", trx_msg); + return EAPOL_PACKET; + } + + key = (struct wpa_eapol_key *) (hdr + 1); + key_info = be16_to_cpu(*((u16 *)(key->key_info))); + key_data_length = be16_to_cpu(*((u16 *)(key->key_data_length))); + + if (!(key_info & WPA_KEY_INFO_KEY_TYPE)) { /* WPA group key handshake */ + if (key_info & WPA_KEY_INFO_ACK) { + RTW_PRINT("%s eapol packet - WPA Group Key 1/2\n", trx_msg); + eapol_type = EAPOL_WPA_GROUP_KEY_1_2; + } else { + RTW_PRINT("%s eapol packet - WPA Group Key 2/2\n", trx_msg); + eapol_type = EAPOL_WPA_GROUP_KEY_2_2; + + /* WPA key-handshake has completed */ + if (psecuritypriv->ndisauthtype == Ndis802_11AuthModeWPAPSK) + psta->state &= (~WIFI_UNDER_KEY_HANDSHAKE); + } + } else if (key_info & WPA_KEY_INFO_MIC) { + if (key_data_length == 0) { + RTW_PRINT("%s eapol packet 4/4\n", trx_msg); + eapol_type = EAPOL_4_4; + } else if (key_info & WPA_KEY_INFO_ACK) { + RTW_PRINT("%s eapol packet 3/4\n", trx_msg); + eapol_type = EAPOL_3_4; + } else { + RTW_PRINT("%s eapol packet 2/4\n", trx_msg); + eapol_type = EAPOL_2_4; + } + } else { + RTW_PRINT("%s eapol packet 1/4\n", trx_msg); + eapol_type = EAPOL_1_4; + } + + return eapol_type; +} + +unsigned int is_ap_in_tkip(_adapter *padapter) +{ + u32 i; + PNDIS_802_11_VARIABLE_IEs pIE; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + + if (rtw_get_capability((WLAN_BSSID_EX *)cur_network) & WLAN_CAPABILITY_PRIVACY) { + for (i = sizeof(NDIS_802_11_FIXED_IEs); i < pmlmeinfo->network.IELength;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pmlmeinfo->network.IEs + i); + + switch (pIE->ElementID) { + case _VENDOR_SPECIFIC_IE_: + if ((_rtw_memcmp(pIE->data, RTW_WPA_OUI, 4)) && (_rtw_memcmp((pIE->data + 12), WPA_TKIP_CIPHER, 4))) + return _TRUE; + break; + + case _RSN_IE_2_: + if (_rtw_memcmp((pIE->data + 8), RSN_TKIP_CIPHER, 4)) + return _TRUE; + + default: + break; + } + + i += (pIE->Length + 2); + } + + return _FALSE; + } else + return _FALSE; + +} + +unsigned int should_forbid_n_rate(_adapter *padapter) +{ + u32 i; + PNDIS_802_11_VARIABLE_IEs pIE; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + WLAN_BSSID_EX *cur_network = &pmlmepriv->cur_network.network; + + if (rtw_get_capability((WLAN_BSSID_EX *)cur_network) & WLAN_CAPABILITY_PRIVACY) { + for (i = sizeof(NDIS_802_11_FIXED_IEs); i < cur_network->IELength;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(cur_network->IEs + i); + + switch (pIE->ElementID) { + case _VENDOR_SPECIFIC_IE_: + if (_rtw_memcmp(pIE->data, RTW_WPA_OUI, 4) && + ((_rtw_memcmp((pIE->data + 12), WPA_CIPHER_SUITE_CCMP, 4)) || + (_rtw_memcmp((pIE->data + 16), WPA_CIPHER_SUITE_CCMP, 4)))) + return _FALSE; + break; + + case _RSN_IE_2_: + if ((_rtw_memcmp((pIE->data + 8), RSN_CIPHER_SUITE_CCMP, 4)) || + (_rtw_memcmp((pIE->data + 12), RSN_CIPHER_SUITE_CCMP, 4))) + return _FALSE; + + default: + break; + } + + i += (pIE->Length + 2); + } + + return _TRUE; + } else + return _FALSE; + +} + + +unsigned int is_ap_in_wep(_adapter *padapter) +{ + u32 i; + PNDIS_802_11_VARIABLE_IEs pIE; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + + if (rtw_get_capability((WLAN_BSSID_EX *)cur_network) & WLAN_CAPABILITY_PRIVACY) { + for (i = sizeof(NDIS_802_11_FIXED_IEs); i < pmlmeinfo->network.IELength;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pmlmeinfo->network.IEs + i); + + switch (pIE->ElementID) { + case _VENDOR_SPECIFIC_IE_: + if (_rtw_memcmp(pIE->data, RTW_WPA_OUI, 4)) + return _FALSE; + break; + + case _RSN_IE_2_: + return _FALSE; + + default: + break; + } + + i += (pIE->Length + 2); + } + + return _TRUE; + } else + return _FALSE; + +} + +int wifirate2_ratetbl_inx(unsigned char rate); +int wifirate2_ratetbl_inx(unsigned char rate) +{ + int inx = 0; + rate = rate & 0x7f; + + switch (rate) { + case 54*2: + inx = 11; + break; + + case 48*2: + inx = 10; + break; + + case 36*2: + inx = 9; + break; + + case 24*2: + inx = 8; + break; + + case 18*2: + inx = 7; + break; + + case 12*2: + inx = 6; + break; + + case 9*2: + inx = 5; + break; + + case 6*2: + inx = 4; + break; + + case 11*2: + inx = 3; + break; + case 11: + inx = 2; + break; + + case 2*2: + inx = 1; + break; + + case 1*2: + inx = 0; + break; + + } + return inx; +} + +unsigned int update_basic_rate(unsigned char *ptn, unsigned int ptn_sz) +{ + unsigned int i, num_of_rate; + unsigned int mask = 0; + + num_of_rate = (ptn_sz > NumRates) ? NumRates : ptn_sz; + + for (i = 0; i < num_of_rate; i++) { + if ((*(ptn + i)) & 0x80) + mask |= 0x1 << wifirate2_ratetbl_inx(*(ptn + i)); + } + return mask; +} + +unsigned int update_supported_rate(unsigned char *ptn, unsigned int ptn_sz) +{ + unsigned int i, num_of_rate; + unsigned int mask = 0; + + num_of_rate = (ptn_sz > NumRates) ? NumRates : ptn_sz; + + for (i = 0; i < num_of_rate; i++) + mask |= 0x1 << wifirate2_ratetbl_inx(*(ptn + i)); + + return mask; +} + +int support_short_GI(_adapter *padapter, struct HT_caps_element *pHT_caps, u8 bwmode) +{ + unsigned char bit_offset; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if (!(pmlmeinfo->HT_enable)) + return _FAIL; + + bit_offset = (bwmode & CHANNEL_WIDTH_40) ? 6 : 5; + + if (pHT_caps->u.HT_cap_element.HT_caps_info & (0x1 << bit_offset)) + return _SUCCESS; + else + return _FAIL; +} + +unsigned char get_highest_rate_idx(u64 mask) +{ + int i; + unsigned char rate_idx = 0; + + for (i = 63; i >= 0; i--) { + if ((mask >> i) & 0x01) { + rate_idx = i; + break; + } + } + + return rate_idx; +} +unsigned char get_lowest_rate_idx_ex(u64 mask, int start_bit) +{ + int i; + unsigned char rate_idx = 0; + + for (i = start_bit; i < 64; i++) { + if ((mask >> i) & 0x01) { + rate_idx = i; + break; + } + } + + return rate_idx; +} + +void Update_RA_Entry(_adapter *padapter, struct sta_info *psta) +{ + rtw_hal_update_ra_mask(psta); +} + +void set_sta_rate(_adapter *padapter, struct sta_info *psta) +{ + /* rate adaptive */ + rtw_hal_update_ra_mask(psta); +} + +/* Update RRSR and Rate for USERATE */ +void update_tx_basic_rate(_adapter *padapter, u8 wirelessmode) +{ + NDIS_802_11_RATES_EX supported_rates; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + + /* Added by Albert 2011/03/22 */ + /* In the P2P mode, the driver should not support the b mode. */ + /* So, the Tx packet shouldn't use the CCK rate */ + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + return; +#endif /* CONFIG_P2P */ + + _rtw_memset(supported_rates, 0, NDIS_802_11_LENGTH_RATES_EX); + + /* clear B mod if current channel is in 5G band, avoid tx cck rate in 5G band. */ + if (pmlmeext->cur_channel > 14) + wirelessmode &= ~(WIRELESS_11B); + + if ((wirelessmode & WIRELESS_11B) && (wirelessmode == WIRELESS_11B)) + _rtw_memcpy(supported_rates, rtw_basic_rate_cck, 4); + else if (wirelessmode & WIRELESS_11B) + _rtw_memcpy(supported_rates, rtw_basic_rate_mix, 7); + else + _rtw_memcpy(supported_rates, rtw_basic_rate_ofdm, 3); + + if (wirelessmode & WIRELESS_11B) + update_mgnt_tx_rate(padapter, IEEE80211_CCK_RATE_1MB); + else + update_mgnt_tx_rate(padapter, IEEE80211_OFDM_RATE_6MB); + + rtw_hal_set_hwreg(padapter, HW_VAR_BASIC_RATE, supported_rates); +} + +unsigned char check_assoc_AP(u8 *pframe, uint len) +{ + unsigned int i; + PNDIS_802_11_VARIABLE_IEs pIE; + + for (i = sizeof(NDIS_802_11_FIXED_IEs); i < len;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pframe + i); + + switch (pIE->ElementID) { + case _VENDOR_SPECIFIC_IE_: + if ((_rtw_memcmp(pIE->data, ARTHEROS_OUI1, 3)) || (_rtw_memcmp(pIE->data, ARTHEROS_OUI2, 3))) { + RTW_INFO("link to Artheros AP\n"); + return HT_IOT_PEER_ATHEROS; + } else if ((_rtw_memcmp(pIE->data, BROADCOM_OUI1, 3)) + || (_rtw_memcmp(pIE->data, BROADCOM_OUI2, 3)) + || (_rtw_memcmp(pIE->data, BROADCOM_OUI3, 3))) { + RTW_INFO("link to Broadcom AP\n"); + return HT_IOT_PEER_BROADCOM; + } else if (_rtw_memcmp(pIE->data, MARVELL_OUI, 3)) { + RTW_INFO("link to Marvell AP\n"); + return HT_IOT_PEER_MARVELL; + } else if (_rtw_memcmp(pIE->data, RALINK_OUI, 3)) { + RTW_INFO("link to Ralink AP\n"); + return HT_IOT_PEER_RALINK; + } else if (_rtw_memcmp(pIE->data, CISCO_OUI, 3)) { + RTW_INFO("link to Cisco AP\n"); + return HT_IOT_PEER_CISCO; + } else if (_rtw_memcmp(pIE->data, REALTEK_OUI, 3)) { + u32 Vender = HT_IOT_PEER_REALTEK; + + if (pIE->Length >= 5) { + if (pIE->data[4] == 1) { + /* if(pIE->data[5] & RT_HT_CAP_USE_LONG_PREAMBLE) */ + /* bssDesc->BssHT.RT2RT_HT_Mode |= RT_HT_CAP_USE_LONG_PREAMBLE; */ + + if (pIE->data[5] & RT_HT_CAP_USE_92SE) { + /* bssDesc->BssHT.RT2RT_HT_Mode |= RT_HT_CAP_USE_92SE; */ + Vender = HT_IOT_PEER_REALTEK_92SE; + } + } + + if (pIE->data[5] & RT_HT_CAP_USE_SOFTAP) + Vender = HT_IOT_PEER_REALTEK_SOFTAP; + + if (pIE->data[4] == 2) { + if (pIE->data[6] & RT_HT_CAP_USE_JAGUAR_BCUT) { + Vender = HT_IOT_PEER_REALTEK_JAGUAR_BCUTAP; + RTW_INFO("link to Realtek JAGUAR_BCUTAP\n"); + } + if (pIE->data[6] & RT_HT_CAP_USE_JAGUAR_CCUT) { + Vender = HT_IOT_PEER_REALTEK_JAGUAR_CCUTAP; + RTW_INFO("link to Realtek JAGUAR_CCUTAP\n"); + } + } + } + + RTW_INFO("link to Realtek AP\n"); + return Vender; + } else if (_rtw_memcmp(pIE->data, AIRGOCAP_OUI, 3)) { + RTW_INFO("link to Airgo Cap\n"); + return HT_IOT_PEER_AIRGO; + } else + break; + + default: + break; + } + + i += (pIE->Length + 2); + } + + RTW_INFO("link to new AP\n"); + return HT_IOT_PEER_UNKNOWN; +} + +void get_assoc_AP_Vendor(char *vendor, u8 assoc_AP_vendor) +{ + switch (assoc_AP_vendor) { + + case HT_IOT_PEER_UNKNOWN: + sprintf(vendor, "%s", "unknown"); + break; + + case HT_IOT_PEER_REALTEK: + case HT_IOT_PEER_REALTEK_92SE: + case HT_IOT_PEER_REALTEK_SOFTAP: + case HT_IOT_PEER_REALTEK_JAGUAR_BCUTAP: + case HT_IOT_PEER_REALTEK_JAGUAR_CCUTAP: + + sprintf(vendor, "%s", "Realtek"); + break; + + case HT_IOT_PEER_BROADCOM: + sprintf(vendor, "%s", "Broadcom"); + break; + + case HT_IOT_PEER_MARVELL: + sprintf(vendor, "%s", "Marvell"); + break; + + case HT_IOT_PEER_RALINK: + sprintf(vendor, "%s", "Ralink"); + break; + + case HT_IOT_PEER_CISCO: + sprintf(vendor, "%s", "Cisco"); + break; + + case HT_IOT_PEER_AIRGO: + sprintf(vendor, "%s", "Airgo"); + break; + + case HT_IOT_PEER_ATHEROS: + sprintf(vendor, "%s", "Atheros"); + break; + + default: + sprintf(vendor, "%s", "unkown"); + break; + } + +} +#ifdef CONFIG_RTS_FULL_BW +void rtw_parse_sta_vendor_ie_8812(_adapter *adapter, struct sta_info *sta, u8 *tlv_ies, u16 tlv_ies_len) +{ + unsigned char REALTEK_OUI[] = {0x00,0xe0, 0x4c}; + u8 *p; + + p = rtw_get_ie_ex(tlv_ies, tlv_ies_len, WLAN_EID_VENDOR_SPECIFIC, REALTEK_OUI, 3, NULL, NULL); + if (!p) + goto exit; + else { + if(*(p+1) > 6 ) { + + if(*(p+6) != 2) + goto exit; + + if(*(p+8) == RT_HT_CAP_USE_JAGUAR_BCUT) + sta->vendor_8812 = TRUE; + else if (*(p+8) == RT_HT_CAP_USE_JAGUAR_CCUT) + sta->vendor_8812 = TRUE; + } + } +exit: + return; +} +#endif/*CONFIG_RTS_FULL_BW*/ + +#ifdef CONFIG_80211AC_VHT +void get_vht_bf_cap(u8 *pframe, uint len, struct vht_bf_cap *bf_cap) +{ + unsigned int i; + PNDIS_802_11_VARIABLE_IEs pIE; + + for (i = sizeof(NDIS_802_11_FIXED_IEs); i < len;) { + pIE = (PNDIS_802_11_VARIABLE_IEs)(pframe + i); + + switch (pIE->ElementID) { + + case EID_VHTCapability: + bf_cap->is_mu_bfer = GET_VHT_CAPABILITY_ELE_MU_BFER(pIE->data); + bf_cap->su_sound_dim = GET_VHT_CAPABILITY_ELE_SU_BFER_SOUND_DIM_NUM(pIE->data); + break; + default: + break; + } + i += (pIE->Length + 2); + } +} +#endif + +void update_capinfo(PADAPTER Adapter, u16 updateCap) +{ + struct mlme_ext_priv *pmlmeext = &Adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + BOOLEAN ShortPreamble; + + /* Check preamble mode, 2005.01.06, by rcnjko. */ + /* Mark to update preamble value forever, 2008.03.18 by lanhsin */ + /* if( pMgntInfo->RegPreambleMode == PREAMBLE_AUTO ) */ + { + + if (updateCap & cShortPreamble) { + /* Short Preamble */ + if (pmlmeinfo->preamble_mode != PREAMBLE_SHORT) { /* PREAMBLE_LONG or PREAMBLE_AUTO */ + ShortPreamble = _TRUE; + pmlmeinfo->preamble_mode = PREAMBLE_SHORT; + rtw_hal_set_hwreg(Adapter, HW_VAR_ACK_PREAMBLE, (u8 *)&ShortPreamble); + } + } else { + /* Long Preamble */ + if (pmlmeinfo->preamble_mode != PREAMBLE_LONG) { /* PREAMBLE_SHORT or PREAMBLE_AUTO */ + ShortPreamble = _FALSE; + pmlmeinfo->preamble_mode = PREAMBLE_LONG; + rtw_hal_set_hwreg(Adapter, HW_VAR_ACK_PREAMBLE, (u8 *)&ShortPreamble); + } + } + } + + if (updateCap & cIBSS) { + /* Filen: See 802.11-2007 p.91 */ + pmlmeinfo->slotTime = NON_SHORT_SLOT_TIME; + } else { + /* Filen: See 802.11-2007 p.90 */ + if (pmlmeext->cur_wireless_mode & (WIRELESS_11_24N | WIRELESS_11A | WIRELESS_11_5N | WIRELESS_11AC)) + pmlmeinfo->slotTime = SHORT_SLOT_TIME; + else if (pmlmeext->cur_wireless_mode & (WIRELESS_11G)) { + if ((updateCap & cShortSlotTime) /* && (!(pMgntInfo->pHTInfo->RT2RT_HT_Mode & RT_HT_CAP_USE_LONG_PREAMBLE)) */) { + /* Short Slot Time */ + pmlmeinfo->slotTime = SHORT_SLOT_TIME; + } else { + /* Long Slot Time */ + pmlmeinfo->slotTime = NON_SHORT_SLOT_TIME; + } + } else { + /* B Mode */ + pmlmeinfo->slotTime = NON_SHORT_SLOT_TIME; + } + } + + rtw_hal_set_hwreg(Adapter, HW_VAR_SLOT_TIME, &pmlmeinfo->slotTime); + +} + +/* +* set adapter.mlmeextpriv.mlmext_info.HT_enable +* set adapter.mlmeextpriv.cur_wireless_mode +* set SIFS register +* set mgmt tx rate +*/ +void update_wireless_mode(_adapter *padapter) +{ + int ratelen, network_type = 0; + u32 SIFS_Timer; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + unsigned char *rate = cur_network->SupportedRates; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + + ratelen = rtw_get_rateset_len(cur_network->SupportedRates); + + if ((pmlmeinfo->HT_info_enable) && (pmlmeinfo->HT_caps_enable)) + pmlmeinfo->HT_enable = 1; + + if (pmlmeext->cur_channel > 14) { + if (pmlmeinfo->VHT_enable) + network_type = WIRELESS_11AC; + else if (pmlmeinfo->HT_enable) + network_type = WIRELESS_11_5N; + + network_type |= WIRELESS_11A; + } else { + if (pmlmeinfo->VHT_enable) + network_type = WIRELESS_11AC; + else if (pmlmeinfo->HT_enable) + network_type = WIRELESS_11_24N; + + if ((cckratesonly_included(rate, ratelen)) == _TRUE) + network_type |= WIRELESS_11B; + else if ((cckrates_included(rate, ratelen)) == _TRUE) + network_type |= WIRELESS_11BG; + else + network_type |= WIRELESS_11G; + } + + pmlmeext->cur_wireless_mode = network_type & padapter->registrypriv.wireless_mode; + /* RTW_INFO("network_type=%02x, padapter->registrypriv.wireless_mode=%02x\n", network_type, padapter->registrypriv.wireless_mode); */ + +#ifndef RTW_HALMAC + /* HALMAC IC do not set HW_VAR_RESP_SIFS here */ +#if 0 + if ((pmlmeext->cur_wireless_mode == WIRELESS_11G) || + (pmlmeext->cur_wireless_mode == WIRELESS_11BG)) /* WIRELESS_MODE_G) */ + SIFS_Timer = 0x0a0a;/* CCK */ + else + SIFS_Timer = 0x0e0e;/* pHalData->SifsTime; //OFDM */ +#endif + + SIFS_Timer = 0x0a0a0808; /* 0x0808->for CCK, 0x0a0a->for OFDM + * change this value if having IOT issues. */ + + rtw_hal_set_hwreg(padapter, HW_VAR_RESP_SIFS, (u8 *)&SIFS_Timer); +#endif + + rtw_hal_set_hwreg(padapter, HW_VAR_WIRELESS_MODE, (u8 *)&(pmlmeext->cur_wireless_mode)); + + if ((pmlmeext->cur_wireless_mode & WIRELESS_11B) + #ifdef CONFIG_P2P + && (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) + #ifdef CONFIG_IOCTL_CFG80211 + || !rtw_cfg80211_iface_has_p2p_group_cap(padapter) + #endif + ) + #endif + ) + update_mgnt_tx_rate(padapter, IEEE80211_CCK_RATE_1MB); + else + update_mgnt_tx_rate(padapter, IEEE80211_OFDM_RATE_6MB); +} + +void fire_write_MAC_cmd(_adapter *padapter, unsigned int addr, unsigned int value); +void fire_write_MAC_cmd(_adapter *padapter, unsigned int addr, unsigned int value) +{ +#if 0 + struct cmd_obj *ph2c; + struct reg_rw_parm *pwriteMacPara; + struct cmd_priv *pcmdpriv = &(padapter->cmdpriv); + + ph2c = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (ph2c == NULL) + return; + + pwriteMacPara = (struct reg_rw_parm *)rtw_malloc(sizeof(struct reg_rw_parm)); + if (pwriteMacPara == NULL) { + rtw_mfree((unsigned char *)ph2c, sizeof(struct cmd_obj)); + return; + } + + pwriteMacPara->rw = 1; + pwriteMacPara->addr = addr; + pwriteMacPara->value = value; + + init_h2fwcmd_w_parm_no_rsp(ph2c, pwriteMacPara, GEN_CMD_CODE(_Write_MACREG)); + rtw_enqueue_cmd(pcmdpriv, ph2c); +#endif +} + +void update_sta_basic_rate(struct sta_info *psta, u8 wireless_mode) +{ + if (IsSupportedTxCCK(wireless_mode)) { + /* Only B, B/G, and B/G/N AP could use CCK rate */ + _rtw_memcpy(psta->bssrateset, rtw_basic_rate_cck, 4); + psta->bssratelen = 4; + } else { + _rtw_memcpy(psta->bssrateset, rtw_basic_rate_ofdm, 3); + psta->bssratelen = 3; + } +} + +int rtw_ies_get_supported_rate(u8 *ies, uint ies_len, u8 *rate_set, u8 *rate_num) +{ + u8 *ie, *p; + unsigned int ie_len; + int i, j; + + struct support_rate_handler support_rate_tbl[] = { + {IEEE80211_CCK_RATE_1MB, _FALSE, _FALSE}, + {IEEE80211_CCK_RATE_2MB, _FALSE, _FALSE}, + {IEEE80211_CCK_RATE_5MB, _FALSE, _FALSE}, + {IEEE80211_CCK_RATE_11MB, _FALSE, _FALSE}, + {IEEE80211_OFDM_RATE_6MB, _FALSE, _FALSE}, + {IEEE80211_OFDM_RATE_9MB, _FALSE, _FALSE}, + {IEEE80211_OFDM_RATE_12MB, _FALSE, _FALSE}, + {IEEE80211_OFDM_RATE_18MB, _FALSE, _FALSE}, + {IEEE80211_OFDM_RATE_24MB, _FALSE, _FALSE}, + {IEEE80211_OFDM_RATE_36MB, _FALSE, _FALSE}, + {IEEE80211_OFDM_RATE_48MB, _FALSE, _FALSE}, + {IEEE80211_OFDM_RATE_54MB, _FALSE, _FALSE}, + }; + + if (!rate_set || !rate_num) + return _FALSE; + + *rate_num = 0; + ie = rtw_get_ie(ies, _SUPPORTEDRATES_IE_, &ie_len, ies_len); + if (ie == NULL) + goto ext_rate; + + /* get valid supported rates */ + for (i = 0; i < 12; i++) { + p = ie + 2; + for (j = 0; j < ie_len; j++) { + if ((*p & ~BIT(7)) == support_rate_tbl[i].rate){ + support_rate_tbl[i].existence = _TRUE; + if ((*p) & BIT(7)) + support_rate_tbl[i].basic = _TRUE; + } + p++; + } + } + +ext_rate: + ie = rtw_get_ie(ies, _EXT_SUPPORTEDRATES_IE_, &ie_len, ies_len); + if (ie) { + /* get valid extended supported rates */ + for (i = 0; i < 12; i++) { + p = ie + 2; + for (j = 0; j < ie_len; j++) { + if ((*p & ~BIT(7)) == support_rate_tbl[i].rate){ + support_rate_tbl[i].existence = _TRUE; + if ((*p) & BIT(7)) + support_rate_tbl[i].basic = _TRUE; + } + p++; + } + } + } + + for (i = 0; i < 12; i++){ + if (support_rate_tbl[i].existence){ + if (support_rate_tbl[i].basic) + rate_set[*rate_num] = support_rate_tbl[i].rate | IEEE80211_BASIC_RATE_MASK; + else + rate_set[*rate_num] = support_rate_tbl[i].rate; + *rate_num += 1; + } + } + + if (*rate_num == 0) + return _FAIL; + + if (0) { + int i; + + for (i = 0; i < *rate_num; i++) + RTW_INFO("rate:0x%02x\n", *(rate_set + i)); + } + + return _SUCCESS; +} + +void process_addba_req(_adapter *padapter, u8 *paddba_req, u8 *addr) +{ + struct sta_info *psta; + u16 tid, start_seq, param; + struct sta_priv *pstapriv = &padapter->stapriv; + struct ADDBA_request *preq = (struct ADDBA_request *)paddba_req; + u8 size, accept = _FALSE; + + psta = rtw_get_stainfo(pstapriv, addr); + if (!psta) + goto exit; + + start_seq = le16_to_cpu(preq->BA_starting_seqctrl) >> 4; + + param = le16_to_cpu(preq->BA_para_set); + tid = (param >> 2) & 0x0f; + + + accept = rtw_rx_ampdu_is_accept(padapter); + if (padapter->fix_rx_ampdu_size != RX_AMPDU_SIZE_INVALID) + size = padapter->fix_rx_ampdu_size; + else { + size = rtw_rx_ampdu_size(padapter); + size = rtw_min(size, rx_ampdu_size_sta_limit(padapter, psta)); + } + + if (accept == _TRUE) + rtw_addbarsp_cmd(padapter, addr, tid, 0, size, start_seq); + else + rtw_addbarsp_cmd(padapter, addr, tid, 37, size, start_seq); /* reject ADDBA Req */ + +exit: + return; +} + +void rtw_process_bar_frame(_adapter *padapter, union recv_frame *precv_frame) +{ + struct sta_priv *pstapriv = &padapter->stapriv; + u8 *pframe = precv_frame->u.hdr.rx_data; + struct sta_info *psta = NULL; + struct recv_reorder_ctrl *preorder_ctrl = NULL; + u8 tid = 0; + u16 start_seq=0; + + psta = rtw_get_stainfo(pstapriv, get_addr2_ptr(pframe)); + if (psta == NULL) + goto exit; + + tid = ((cpu_to_le16((*(u16 *)(pframe + 16))) & 0xf000) >> 12); + preorder_ctrl = &psta->recvreorder_ctrl[tid]; + start_seq = ((cpu_to_le16(*(u16 *)(pframe + 18))) >> 4); + preorder_ctrl->indicate_seq = start_seq; + + /* for Debug use */ + if (0) + RTW_INFO(FUNC_ADPT_FMT" tid=%d, start_seq=%d\n", FUNC_ADPT_ARG(padapter), tid, start_seq); + +exit: + return; +} + +void update_TSF(struct mlme_ext_priv *pmlmeext, u8 *pframe, uint len) +{ + u8 *pIE; + u32 *pbuf; + + pIE = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + pbuf = (u32 *)pIE; + + pmlmeext->TSFValue = le32_to_cpu(*(pbuf + 1)); + + pmlmeext->TSFValue = pmlmeext->TSFValue << 32; + + pmlmeext->TSFValue |= le32_to_cpu(*pbuf); +} + +void correct_TSF(_adapter *padapter, u8 mlme_state) +{ + u8 m_state = mlme_state; + + rtw_hal_set_hwreg(padapter, HW_VAR_CORRECT_TSF, (u8 *)&m_state); +} + +#ifdef CONFIG_BCN_RECV_TIME +/* calculate beacon receiving time + 1.RxBCNTime(CCK_1M) = [192us(preamble)] + [length of beacon(byte)*8us] + [10us] + 2.RxBCNTime(OFDM_6M) = [8us(S) + 8us(L) + 4us(L-SIG)] + [(length of beacon(byte)/3 + 1] *4us] + [10us] +*/ +inline u16 _rx_bcn_time_calculate(uint bcn_len, u8 data_rate) +{ + u16 rx_bcn_time = 0;/*us*/ + + if (data_rate == DESC_RATE1M) + rx_bcn_time = 192 + bcn_len * 8 + 10; + else if(data_rate == DESC_RATE6M) + rx_bcn_time = 8 + 8 + 4 + (bcn_len /3 + 1) * 4 + 10; +/* + else + RTW_ERR("%s invalid data rate(0x%02x)\n", __func__, data_rate); +*/ + return rx_bcn_time; +} +void rtw_rx_bcn_time_update(_adapter *adapter, uint bcn_len, u8 data_rate) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + + pmlmeext->bcn_rx_time = _rx_bcn_time_calculate(bcn_len, data_rate); +} +#endif + +void beacon_timing_control(_adapter *padapter) +{ + rtw_hal_bcn_related_reg_setting(padapter); +} + +inline bool _rtw_macid_ctl_chk_cap(_adapter *adapter, u8 cap) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = &dvobj->macid_ctl; + + if (macid_ctl->macid_cap & cap) + return _TRUE; + return _FALSE; +} + +void dump_macid_map(void *sel, struct macid_bmp *map, u8 max_num) +{ + RTW_PRINT_SEL(sel, "0x%08x\n", map->m0); +#if (MACID_NUM_SW_LIMIT > 32) + if (max_num && max_num > 32) + RTW_PRINT_SEL(sel, "0x%08x\n", map->m1); +#endif +#if (MACID_NUM_SW_LIMIT > 64) + if (max_num && max_num > 64) + RTW_PRINT_SEL(sel, "0x%08x\n", map->m2); +#endif +#if (MACID_NUM_SW_LIMIT > 96) + if (max_num && max_num > 96) + RTW_PRINT_SEL(sel, "0x%08x\n", map->m3); +#endif +} + +inline bool rtw_macid_is_set(struct macid_bmp *map, u8 id) +{ + if (id < 32) + return map->m0 & BIT(id); +#if (MACID_NUM_SW_LIMIT > 32) + else if (id < 64) + return map->m1 & BIT(id - 32); +#endif +#if (MACID_NUM_SW_LIMIT > 64) + else if (id < 96) + return map->m2 & BIT(id - 64); +#endif +#if (MACID_NUM_SW_LIMIT > 96) + else if (id < 128) + return map->m3 & BIT(id - 96); +#endif + else + rtw_warn_on(1); + + return 0; +} + +inline void rtw_macid_map_set(struct macid_bmp *map, u8 id) +{ + if (id < 32) + map->m0 |= BIT(id); +#if (MACID_NUM_SW_LIMIT > 32) + else if (id < 64) + map->m1 |= BIT(id - 32); +#endif +#if (MACID_NUM_SW_LIMIT > 64) + else if (id < 96) + map->m2 |= BIT(id - 64); +#endif +#if (MACID_NUM_SW_LIMIT > 96) + else if (id < 128) + map->m3 |= BIT(id - 96); +#endif + else + rtw_warn_on(1); +} + +inline void rtw_macid_map_clr(struct macid_bmp *map, u8 id) +{ + if (id < 32) + map->m0 &= ~BIT(id); +#if (MACID_NUM_SW_LIMIT > 32) + else if (id < 64) + map->m1 &= ~BIT(id - 32); +#endif +#if (MACID_NUM_SW_LIMIT > 64) + else if (id < 96) + map->m2 &= ~BIT(id - 64); +#endif +#if (MACID_NUM_SW_LIMIT > 96) + else if (id < 128) + map->m3 &= ~BIT(id - 96); +#endif + else + rtw_warn_on(1); +} + +inline bool rtw_macid_is_used(struct macid_ctl_t *macid_ctl, u8 id) +{ + return rtw_macid_is_set(&macid_ctl->used, id); +} + +inline bool rtw_macid_is_bmc(struct macid_ctl_t *macid_ctl, u8 id) +{ + return rtw_macid_is_set(&macid_ctl->bmc, id); +} + +inline u8 rtw_macid_get_iface_bmp(struct macid_ctl_t *macid_ctl, u8 id) +{ + int i; + u8 iface_bmp = 0; + + for (i = 0; i < CONFIG_IFACE_NUMBER; i++) { + if (rtw_macid_is_set(&macid_ctl->if_g[i], id)) + iface_bmp |= BIT(i); + } + return iface_bmp; +} + +inline bool rtw_macid_is_iface_shared(struct macid_ctl_t *macid_ctl, u8 id) +{ +#if CONFIG_IFACE_NUMBER >= 2 + int i; + u8 iface_bmp = 0; + + for (i = 0; i < CONFIG_IFACE_NUMBER; i++) { + if (rtw_macid_is_set(&macid_ctl->if_g[i], id)) { + if (iface_bmp) + return 1; + iface_bmp |= BIT(i); + } + } +#endif + return 0; +} + +inline bool rtw_macid_is_iface_specific(struct macid_ctl_t *macid_ctl, u8 id, _adapter *adapter) +{ + int i; + u8 iface_bmp = 0; + + for (i = 0; i < CONFIG_IFACE_NUMBER; i++) { + if (rtw_macid_is_set(&macid_ctl->if_g[i], id)) { + if (iface_bmp || i != adapter->iface_id) + return 0; + iface_bmp |= BIT(i); + } + } + + return iface_bmp ? 1 : 0; +} + +inline s8 rtw_macid_get_ch_g(struct macid_ctl_t *macid_ctl, u8 id) +{ + int i; + + for (i = 0; i < 2; i++) { + if (rtw_macid_is_set(&macid_ctl->ch_g[i], id)) + return i; + } + return -1; +} + +/*Record bc's mac-id and sec-cam-id*/ +inline void rtw_iface_bcmc_id_set(_adapter *padapter, u8 mac_id) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + + macid_ctl->iface_bmc[padapter->iface_id] = mac_id; +} +inline u8 rtw_iface_bcmc_id_get(_adapter *padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + + return macid_ctl->iface_bmc[padapter->iface_id]; +} +#if defined(DBG_CONFIG_ERROR_RESET) +void rtw_iface_bcmc_sec_cam_map_restore(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = dvobj_to_sec_camctl(dvobj); + int cam_id = -1; + + cam_id = rtw_iface_bcmc_id_get(adapter); + if (cam_id != INVALID_SEC_MAC_CAM_ID) + rtw_sec_cam_map_set(&cam_ctl->used, cam_id); +} +#endif +void rtw_alloc_macid(_adapter *padapter, struct sta_info *psta) +{ + int i; + _irqL irqL; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + struct macid_bmp *used_map = &macid_ctl->used; + /* static u8 last_id = 0; for testing */ + u8 last_id = 0; + u8 is_bc_sta = _FALSE; + + if (_rtw_memcmp(psta->cmn.mac_addr, adapter_mac_addr(padapter), ETH_ALEN)) { + psta->cmn.mac_id = macid_ctl->num; + return; + } + + if (_rtw_memcmp(psta->cmn.mac_addr, bc_addr, ETH_ALEN)) { + is_bc_sta = _TRUE; + rtw_iface_bcmc_id_set(padapter, INVALID_SEC_MAC_CAM_ID); /*init default value*/ + } + + if (is_bc_sta + #ifndef SEC_DEFAULT_KEY_SEARCH + && (MLME_IS_STA(padapter) || MLME_IS_NULL(padapter)) + #endif + ) { + /* STA mode have no BMC data TX, shared with this macid */ + /* When non-concurrent, only one BMC data TX is used, shared with this macid */ + /* TODO: When concurrent, non-security BMC data TX may use this, but will not control by specific macid sleep */ + i = RTW_DEFAULT_MGMT_MACID; + goto assigned; + } + + _enter_critical_bh(&macid_ctl->lock, &irqL); + + for (i = last_id; i < macid_ctl->num; i++) { +#ifdef CONFIG_MCC_MODE + /* macid 0/1 reserve for mcc for mgnt queue macid */ + if (MCC_EN(padapter)) { + if (i == MCC_ROLE_STA_GC_MGMT_QUEUE_MACID) + continue; + if (i == MCC_ROLE_SOFTAP_GO_MGMT_QUEUE_MACID) + continue; + } +#endif /* CONFIG_MCC_MODE */ + + #ifndef SEC_DEFAULT_KEY_SEARCH + /* for BMC data TX with force camid */ + if (is_bc_sta && rtw_sec_camid_is_used(dvobj_to_sec_camctl(dvobj), i)) + continue; + #endif + + if (!rtw_macid_is_used(macid_ctl, i)) + break; + } + + if (i < macid_ctl->num) { + + rtw_macid_map_set(used_map, i); + + #ifndef SEC_DEFAULT_KEY_SEARCH + /* for BMC data TX with force camid */ + if (is_bc_sta) { + struct cam_ctl_t *cam_ctl = dvobj_to_sec_camctl(dvobj); + + rtw_macid_map_set(&macid_ctl->bmc, i); + rtw_iface_bcmc_id_set(padapter, i); + rtw_sec_cam_map_set(&cam_ctl->used, i); + if (_rtw_camctl_chk_cap(padapter, SEC_CAP_CHK_EXTRA_SEC)) + rtw_sec_cam_map_set(&cam_ctl->used, i + 1); + } + #endif + + rtw_macid_map_set(&macid_ctl->if_g[padapter->iface_id], i); + macid_ctl->sta[i] = psta; + + /* TODO ch_g? */ + + last_id++; + last_id %= macid_ctl->num; + } + + _exit_critical_bh(&macid_ctl->lock, &irqL); + + if (i >= macid_ctl->num) { + psta->cmn.mac_id = macid_ctl->num; + RTW_ERR(FUNC_ADPT_FMT" if%u, mac_addr:"MAC_FMT" no available macid\n" + , FUNC_ADPT_ARG(padapter), padapter->iface_id + 1, MAC_ARG(psta->cmn.mac_addr)); + rtw_warn_on(1); + goto exit; + } else + goto assigned; + +assigned: + psta->cmn.mac_id = i; + RTW_INFO(FUNC_ADPT_FMT" if%u, mac_addr:"MAC_FMT" macid:%u\n" + , FUNC_ADPT_ARG(padapter), padapter->iface_id + 1, MAC_ARG(psta->cmn.mac_addr), psta->cmn.mac_id); + +exit: + return; +} + +void rtw_release_macid(_adapter *padapter, struct sta_info *psta) +{ + _irqL irqL; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + u8 ifbmp; + int i; + + if (_rtw_memcmp(psta->cmn.mac_addr, adapter_mac_addr(padapter), ETH_ALEN)) + goto exit; + + if (psta->cmn.mac_id >= macid_ctl->num) { + RTW_WARN(FUNC_ADPT_FMT" if%u, mac_addr:"MAC_FMT" macid:%u not valid\n" + , FUNC_ADPT_ARG(padapter), padapter->iface_id + 1 + , MAC_ARG(psta->cmn.mac_addr), psta->cmn.mac_id); + rtw_warn_on(1); + goto exit; + } + + if (psta->cmn.mac_id == RTW_DEFAULT_MGMT_MACID) + goto msg; + + _enter_critical_bh(&macid_ctl->lock, &irqL); + + if (!rtw_macid_is_used(macid_ctl, psta->cmn.mac_id)) { + RTW_WARN(FUNC_ADPT_FMT" if%u, mac_addr:"MAC_FMT" macid:%u not used\n" + , FUNC_ADPT_ARG(padapter), padapter->iface_id + 1 + , MAC_ARG(psta->cmn.mac_addr), psta->cmn.mac_id); + _exit_critical_bh(&macid_ctl->lock, &irqL); + rtw_warn_on(1); + goto exit; + } + + ifbmp = rtw_macid_get_iface_bmp(macid_ctl, psta->cmn.mac_id); + if (!(ifbmp & BIT(padapter->iface_id))) { + RTW_WARN(FUNC_ADPT_FMT" if%u, mac_addr:"MAC_FMT" macid:%u not used by self\n" + , FUNC_ADPT_ARG(padapter), padapter->iface_id + 1 + , MAC_ARG(psta->cmn.mac_addr), psta->cmn.mac_id); + _exit_critical_bh(&macid_ctl->lock, &irqL); + rtw_warn_on(1); + goto exit; + } + + if (_rtw_memcmp(psta->cmn.mac_addr, bc_addr, ETH_ALEN)) { + struct cam_ctl_t *cam_ctl = dvobj_to_sec_camctl(dvobj); + u8 id = rtw_iface_bcmc_id_get(padapter); + + if ((id != INVALID_SEC_MAC_CAM_ID) && (id < cam_ctl->num)) { + rtw_sec_cam_map_clr(&cam_ctl->used, id); + if (_rtw_camctl_chk_cap(padapter, SEC_CAP_CHK_EXTRA_SEC)) + rtw_sec_cam_map_clr(&cam_ctl->used, id + 1); + } + + rtw_iface_bcmc_id_set(padapter, INVALID_SEC_MAC_CAM_ID); + } + + rtw_macid_map_clr(&macid_ctl->if_g[padapter->iface_id], psta->cmn.mac_id); + + ifbmp &= ~BIT(padapter->iface_id); + if (!ifbmp) { /* only used by self */ + rtw_macid_map_clr(&macid_ctl->used, psta->cmn.mac_id); + rtw_macid_map_clr(&macid_ctl->bmc, psta->cmn.mac_id); + for (i = 0; i < 2; i++) + rtw_macid_map_clr(&macid_ctl->ch_g[i], psta->cmn.mac_id); + macid_ctl->sta[psta->cmn.mac_id] = NULL; + } + + _exit_critical_bh(&macid_ctl->lock, &irqL); + +msg: + RTW_INFO(FUNC_ADPT_FMT" if%u, mac_addr:"MAC_FMT" macid:%u\n" + , FUNC_ADPT_ARG(padapter), padapter->iface_id + 1 + , MAC_ARG(psta->cmn.mac_addr), psta->cmn.mac_id + ); + +exit: + psta->cmn.mac_id = macid_ctl->num; +} + +/* For 8188E RA */ +u8 rtw_search_max_mac_id(_adapter *padapter) +{ + u8 max_mac_id = 0; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + int i; + _irqL irqL; + + /* TODO: Only search for connected macid? */ + + _enter_critical_bh(&macid_ctl->lock, &irqL); + for (i = (macid_ctl->num - 1); i > 0 ; i--) { + if (rtw_macid_is_used(macid_ctl, i)) + break; + } + _exit_critical_bh(&macid_ctl->lock, &irqL); + max_mac_id = i; + + return max_mac_id; +} + +inline u8 rtw_macid_ctl_set_h2c_msr(struct macid_ctl_t *macid_ctl, u8 id, u8 h2c_msr) +{ + u8 op_num_change_bmp = 0; + + if (id >= macid_ctl->num) { + rtw_warn_on(1); + goto exit; + } + + if (GET_H2CCMD_MSRRPT_PARM_OPMODE(&macid_ctl->h2c_msr[id]) + && !GET_H2CCMD_MSRRPT_PARM_OPMODE(&h2c_msr) + ) { + u8 role = GET_H2CCMD_MSRRPT_PARM_ROLE(&macid_ctl->h2c_msr[id]); + + if (role < H2C_MSR_ROLE_MAX) { + macid_ctl->op_num[role]--; + op_num_change_bmp |= BIT(role); + } + } else if (!GET_H2CCMD_MSRRPT_PARM_OPMODE(&macid_ctl->h2c_msr[id]) + && GET_H2CCMD_MSRRPT_PARM_OPMODE(&h2c_msr) + ) { + u8 role = GET_H2CCMD_MSRRPT_PARM_ROLE(&h2c_msr); + + if (role < H2C_MSR_ROLE_MAX) { + macid_ctl->op_num[role]++; + op_num_change_bmp |= BIT(role); + } + } + + macid_ctl->h2c_msr[id] = h2c_msr; + if (0) + RTW_INFO("macid:%u, h2c_msr:"H2C_MSR_FMT"\n", id, H2C_MSR_ARG(&macid_ctl->h2c_msr[id])); + +exit: + return op_num_change_bmp; +} + +inline void rtw_macid_ctl_set_bw(struct macid_ctl_t *macid_ctl, u8 id, u8 bw) +{ + if (id >= macid_ctl->num) { + rtw_warn_on(1); + return; + } + + macid_ctl->bw[id] = bw; + if (0) + RTW_INFO("macid:%u, bw:%s\n", id, ch_width_str(macid_ctl->bw[id])); +} + +inline void rtw_macid_ctl_set_vht_en(struct macid_ctl_t *macid_ctl, u8 id, u8 en) +{ + if (id >= macid_ctl->num) { + rtw_warn_on(1); + return; + } + + macid_ctl->vht_en[id] = en; + if (0) + RTW_INFO("macid:%u, vht_en:%u\n", id, macid_ctl->vht_en[id]); +} + +inline void rtw_macid_ctl_set_rate_bmp0(struct macid_ctl_t *macid_ctl, u8 id, u32 bmp) +{ + if (id >= macid_ctl->num) { + rtw_warn_on(1); + return; + } + + macid_ctl->rate_bmp0[id] = bmp; + if (0) + RTW_INFO("macid:%u, rate_bmp0:0x%08X\n", id, macid_ctl->rate_bmp0[id]); +} + +inline void rtw_macid_ctl_set_rate_bmp1(struct macid_ctl_t *macid_ctl, u8 id, u32 bmp) +{ + if (id >= macid_ctl->num) { + rtw_warn_on(1); + return; + } + + macid_ctl->rate_bmp1[id] = bmp; + if (0) + RTW_INFO("macid:%u, rate_bmp1:0x%08X\n", id, macid_ctl->rate_bmp1[id]); +} + +#ifdef CONFIG_PROTSEL_MACSLEEP +inline void rtw_macid_ctl_init_sleep_reg(struct macid_ctl_t *macid_ctl, u16 reg_ctrl, u16 reg_info) +{ + macid_ctl->reg_sleep_ctrl = reg_ctrl; + macid_ctl->reg_sleep_info = reg_info; +} +inline void rtw_macid_ctl_init_drop_reg(struct macid_ctl_t *macid_ctl, u16 reg_ctrl, u16 reg_info) +{ + macid_ctl->reg_drop_ctrl = reg_ctrl; + macid_ctl->reg_drop_info = reg_info; +} + +#else +inline void rtw_macid_ctl_init_sleep_reg(struct macid_ctl_t *macid_ctl, u16 m0, u16 m1, u16 m2, u16 m3) +{ + macid_ctl->reg_sleep_m0 = m0; +#if (MACID_NUM_SW_LIMIT > 32) + macid_ctl->reg_sleep_m1 = m1; +#endif +#if (MACID_NUM_SW_LIMIT > 64) + macid_ctl->reg_sleep_m2 = m2; +#endif +#if (MACID_NUM_SW_LIMIT > 96) + macid_ctl->reg_sleep_m3 = m3; +#endif +} + +inline void rtw_macid_ctl_init_drop_reg(struct macid_ctl_t *macid_ctl, u16 m0, u16 m1, u16 m2, u16 m3) +{ + macid_ctl->reg_drop_m0 = m0; +#if (MACID_NUM_SW_LIMIT > 32) + macid_ctl->reg_drop_m1 = m1; +#endif +#if (MACID_NUM_SW_LIMIT > 64) + macid_ctl->reg_drop_m2 = m2; +#endif +#if (MACID_NUM_SW_LIMIT > 96) + macid_ctl->reg_drop_m3 = m3; +#endif +} +#endif + +inline void rtw_macid_ctl_init(struct macid_ctl_t *macid_ctl) +{ + int i; + u8 id = RTW_DEFAULT_MGMT_MACID; + + rtw_macid_map_set(&macid_ctl->used, id); + rtw_macid_map_set(&macid_ctl->bmc, id); + for (i = 0; i < CONFIG_IFACE_NUMBER; i++) + rtw_macid_map_set(&macid_ctl->if_g[i], id); + macid_ctl->sta[id] = NULL; + + _rtw_spinlock_init(&macid_ctl->lock); +} + +inline void rtw_macid_ctl_deinit(struct macid_ctl_t *macid_ctl) +{ + _rtw_spinlock_free(&macid_ctl->lock); +} + +inline bool rtw_bmp_is_set(const u8 *bmp, u8 bmp_len, u8 id) +{ + if (id / 8 >= bmp_len) + return 0; + + return bmp[id / 8] & BIT(id % 8); +} + +inline void rtw_bmp_set(u8 *bmp, u8 bmp_len, u8 id) +{ + if (id / 8 < bmp_len) + bmp[id / 8] |= BIT(id % 8); +} + +inline void rtw_bmp_clear(u8 *bmp, u8 bmp_len, u8 id) +{ + if (id / 8 < bmp_len) + bmp[id / 8] &= ~BIT(id % 8); +} + +inline bool rtw_bmp_not_empty(const u8 *bmp, u8 bmp_len) +{ + int i; + + for (i = 0; i < bmp_len; i++) { + if (bmp[i]) + return 1; + } + + return 0; +} + +inline bool rtw_bmp_not_empty_exclude_bit0(const u8 *bmp, u8 bmp_len) +{ + int i; + + for (i = 0; i < bmp_len; i++) { + if (i == 0) { + if (bmp[i] & 0xFE) + return 1; + } else { + if (bmp[i]) + return 1; + } + } + + return 0; +} + +#ifdef CONFIG_AP_MODE +/* Check the id be set or not in map , if yes , return a none zero value*/ +bool rtw_tim_map_is_set(_adapter *padapter, const u8 *map, u8 id) +{ + return rtw_bmp_is_set(map, padapter->stapriv.aid_bmp_len, id); +} + +/* Set the id into map array*/ +void rtw_tim_map_set(_adapter *padapter, u8 *map, u8 id) +{ + rtw_bmp_set(map, padapter->stapriv.aid_bmp_len, id); +} + +/* Clear the id from map array*/ +void rtw_tim_map_clear(_adapter *padapter, u8 *map, u8 id) +{ + rtw_bmp_clear(map, padapter->stapriv.aid_bmp_len, id); +} + +/* Check have anyone bit be set , if yes return true*/ +bool rtw_tim_map_anyone_be_set(_adapter *padapter, const u8 *map) +{ + return rtw_bmp_not_empty(map, padapter->stapriv.aid_bmp_len); +} + +/* Check have anyone bit be set exclude bit0 , if yes return true*/ +bool rtw_tim_map_anyone_be_set_exclude_aid0(_adapter *padapter, const u8 *map) +{ + return rtw_bmp_not_empty_exclude_bit0(map, padapter->stapriv.aid_bmp_len); +} +#endif /* CONFIG_AP_MODE */ + +#if 0 +unsigned int setup_beacon_frame(_adapter *padapter, unsigned char *beacon_frame) +{ + unsigned short ATIMWindow; + unsigned char *pframe; + struct tx_desc *ptxdesc; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned int rate_len, len = 0; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + _rtw_memset(beacon_frame, 0, 256); + + pframe = beacon_frame + TXDESC_SIZE; + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(cur_network), ETH_ALEN); + + set_frame_sub_type(pframe, WIFI_BEACON); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + len = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* timestamp will be inserted by hardware */ + pframe += 8; + len += 8; + + /* beacon interval: 2 bytes */ + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_beacon_interval_from_ie(cur_network->IEs)), 2); + + pframe += 2; + len += 2; + + /* capability info: 2 bytes */ + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_capability_from_ie(cur_network->IEs)), 2); + + pframe += 2; + len += 2; + + /* SSID */ + pframe = rtw_set_ie(pframe, _SSID_IE_, cur_network->Ssid.SsidLength, cur_network->Ssid.Ssid, &len); + + /* supported rates... */ + rate_len = rtw_get_rateset_len(cur_network->SupportedRates); + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, ((rate_len > 8) ? 8 : rate_len), cur_network->SupportedRates, &len); + + /* DS parameter set */ + pframe = rtw_set_ie(pframe, _DSSET_IE_, 1, (unsigned char *)&(cur_network->Configuration.DSConfig), &len); + + /* IBSS Parameter Set... */ + /* ATIMWindow = cur->Configuration.ATIMWindow; */ + ATIMWindow = 0; + pframe = rtw_set_ie(pframe, _IBSS_PARA_IE_, 2, (unsigned char *)(&ATIMWindow), &len); + + /* todo: ERP IE */ + + /* EXTERNDED SUPPORTED RATE */ + if (rate_len > 8) + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_, (rate_len - 8), (cur_network->SupportedRates + 8), &len); + + if ((len + TXDESC_SIZE) > 256) { + /* RTW_INFO("marc: beacon frame too large\n"); */ + return 0; + } + + /* fill the tx descriptor */ + ptxdesc = (struct tx_desc *)beacon_frame; + + /* offset 0 */ + ptxdesc->txdw0 |= cpu_to_le32(len & 0x0000ffff); + ptxdesc->txdw0 |= cpu_to_le32(((TXDESC_SIZE + OFFSET_SZ) << OFFSET_SHT) & 0x00ff0000); /* default = 32 bytes for TX Desc */ + + /* offset 4 */ + ptxdesc->txdw1 |= cpu_to_le32((0x10 << QSEL_SHT) & 0x00001f00); + + /* offset 8 */ + ptxdesc->txdw2 |= cpu_to_le32(BMC); + ptxdesc->txdw2 |= cpu_to_le32(BK); + + /* offset 16 */ + ptxdesc->txdw4 = 0x80000000; + + /* offset 20 */ + ptxdesc->txdw5 = 0x00000000; /* 1M */ + + return len + TXDESC_SIZE; +} +#endif + +_adapter *dvobj_get_port0_adapter(struct dvobj_priv *dvobj) +{ + _adapter *port0_iface = NULL; + int i; + for (i = 0; i < dvobj->iface_nums; i++) { + if (get_hw_port(dvobj->padapters[i]) == HW_PORT0) + break; + } + + if (i < 0 || i >= dvobj->iface_nums) + rtw_warn_on(1); + else + port0_iface = dvobj->padapters[i]; + + return port0_iface; +} + +_adapter *dvobj_get_unregisterd_adapter(struct dvobj_priv *dvobj) +{ + _adapter *adapter = NULL; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (dvobj->padapters[i]->registered == 0) + break; + } + + if (i < dvobj->iface_nums) + adapter = dvobj->padapters[i]; + + return adapter; +} + +_adapter *dvobj_get_adapter_by_addr(struct dvobj_priv *dvobj, u8 *addr) +{ + _adapter *adapter = NULL; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (_rtw_memcmp(dvobj->padapters[i]->mac_addr, addr, ETH_ALEN) == _TRUE) + break; + } + + if (i < dvobj->iface_nums) + adapter = dvobj->padapters[i]; + + return adapter; +} + +#ifdef CONFIG_WOWLAN +bool rtw_wowlan_parser_pattern_cmd(u8 *input, char *pattern, + int *pattern_len, char *bit_mask) +{ + char *cp = NULL; + size_t len = 0; + int pos = 0, mask_pos = 0, res = 0; + + /* To get the pattern string after "=", when we use : + * iwpriv wlanX pattern=XX:XX:..:XX + */ + cp = strchr(input, '='); + if (cp) { + *cp = 0; + cp++; + input = cp; + } + + /* To take off the newline character '\n'(0x0a) at the end of pattern string, + * when we use echo xxxx > /proc/xxxx + */ + cp = strchr(input, '\n'); + if (cp) + *cp = 0; + + while (input) { + cp = strsep((char **)(&input), ":"); + + if (bit_mask && (strcmp(cp, "-") == 0 || + strcmp(cp, "xx") == 0 || + strcmp(cp, "--") == 0)) { + /* skip this byte and leave mask bit unset */ + } else { + u8 hex; + + if (strlen(cp) != 2) { + RTW_ERR("%s:[ERROR] hex len != 2, input=[%s]\n", + __func__, cp); + goto error; + } + + if (hexstr2bin(cp, &hex, 1) < 0) { + RTW_ERR("%s:[ERROR] pattern is invalid, input=[%s]\n", + __func__, cp); + goto error; + } + + pattern[pos] = hex; + mask_pos = pos / 8; + if (bit_mask) + bit_mask[mask_pos] |= 1 << (pos % 8); + } + + pos++; + } + + (*pattern_len) = pos; + + return _TRUE; +error: + return _FALSE; +} + +void rtw_wow_pattern_sw_reset(_adapter *adapter) +{ + int i; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(adapter); + + if (pwrctrlpriv->default_patterns_en == _TRUE) + pwrctrlpriv->wowlan_pattern_idx = DEFAULT_PATTERN_NUM; + else + pwrctrlpriv->wowlan_pattern_idx = 0; + + for (i = 0 ; i < MAX_WKFM_CAM_NUM; i++) { + _rtw_memset(pwrctrlpriv->patterns[i].content, '\0', sizeof(pwrctrlpriv->patterns[i].content)); + _rtw_memset(pwrctrlpriv->patterns[i].mask, '\0', sizeof(pwrctrlpriv->patterns[i].mask)); + pwrctrlpriv->patterns[i].len = 0; + } +} + +u8 rtw_set_default_pattern(_adapter *adapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + u8 index = 0; + u8 multicast_addr[3] = {0x01, 0x00, 0x5e}; + u8 multicast_ip[4] = {0xe0, 0x28, 0x28, 0x2a}; + + u8 unicast_mask[5] = {0x3f, 0x70, 0x80, 0xc0, 0x03}; + u8 icmpv6_mask[7] = {0x00, 0x70, 0x10, 0x00, 0xc0, 0xc0, 0x3f}; + u8 multicast_mask[5] = {0x07, 0x70, 0x80, 0xc0, 0x03}; + + u8 ip_protocol[3] = {0x08, 0x00, 0x45}; + u8 ipv6_protocol[3] = {0x86, 0xdd, 0x60}; + + u8 *target = NULL; + + if (pwrpriv->default_patterns_en == _FALSE) + return 0; + + for (index = 0 ; index < DEFAULT_PATTERN_NUM ; index++) { + _rtw_memset(pwrpriv->patterns[index].content, 0, + sizeof(pwrpriv->patterns[index].content)); + _rtw_memset(pwrpriv->patterns[index].mask, 0, + sizeof(pwrpriv->patterns[index].mask)); + pwrpriv->patterns[index].len = 0; + } + + /*TCP/ICMP unicast*/ + for (index = 0 ; index < DEFAULT_PATTERN_NUM ; index++) { + switch (index) { + case 0: + target = pwrpriv->patterns[index].content; + _rtw_memcpy(target, adapter_mac_addr(adapter), + ETH_ALEN); + + target += ETH_TYPE_OFFSET; + _rtw_memcpy(target, &ip_protocol, + sizeof(ip_protocol)); + + /* TCP */ + target += (PROTOCOL_OFFSET - ETH_TYPE_OFFSET); + _rtw_memset(target, 0x06, 1); + + target += (IP_OFFSET - PROTOCOL_OFFSET); + + _rtw_memcpy(target, pmlmeinfo->ip_addr, + RTW_IP_ADDR_LEN); + + _rtw_memcpy(pwrpriv->patterns[index].mask, + &unicast_mask, sizeof(unicast_mask)); + + pwrpriv->patterns[index].len = + IP_OFFSET + RTW_IP_ADDR_LEN; + break; + case 1: + target = pwrpriv->patterns[index].content; + _rtw_memcpy(target, adapter_mac_addr(adapter), + ETH_ALEN); + + target += ETH_TYPE_OFFSET; + _rtw_memcpy(target, &ip_protocol, sizeof(ip_protocol)); + + /* ICMP */ + target += (PROTOCOL_OFFSET - ETH_TYPE_OFFSET); + _rtw_memset(target, 0x01, 1); + + target += (IP_OFFSET - PROTOCOL_OFFSET); + _rtw_memcpy(target, pmlmeinfo->ip_addr, + RTW_IP_ADDR_LEN); + + _rtw_memcpy(pwrpriv->patterns[index].mask, + &unicast_mask, sizeof(unicast_mask)); + pwrpriv->patterns[index].len = + + IP_OFFSET + RTW_IP_ADDR_LEN; + break; +#ifdef CONFIG_IPV6 + case 2: + if (pwrpriv->wowlan_ns_offload_en == _TRUE) { + target = pwrpriv->patterns[index].content; + target += ETH_TYPE_OFFSET; + + _rtw_memcpy(target, &ipv6_protocol, + sizeof(ipv6_protocol)); + + /* ICMPv6 */ + target += (IPv6_PROTOCOL_OFFSET - + ETH_TYPE_OFFSET); + _rtw_memset(target, 0x3a, 1); + + target += (IPv6_OFFSET - IPv6_PROTOCOL_OFFSET); + _rtw_memcpy(target, pmlmeinfo->ip6_addr, + RTW_IPv6_ADDR_LEN); + + _rtw_memcpy(pwrpriv->patterns[index].mask, + &icmpv6_mask, sizeof(icmpv6_mask)); + pwrpriv->patterns[index].len = + IPv6_OFFSET + RTW_IPv6_ADDR_LEN; + } + break; +#endif /*CONFIG_IPV6*/ + case 3: + target = pwrpriv->patterns[index].content; + _rtw_memcpy(target, &multicast_addr, + sizeof(multicast_addr)); + + target += ETH_TYPE_OFFSET; + _rtw_memcpy(target, &ip_protocol, sizeof(ip_protocol)); + + /* UDP */ + target += (PROTOCOL_OFFSET - ETH_TYPE_OFFSET); + _rtw_memset(target, 0x11, 1); + + target += (IP_OFFSET - PROTOCOL_OFFSET); + _rtw_memcpy(target, &multicast_ip, + sizeof(multicast_ip)); + + _rtw_memcpy(pwrpriv->patterns[index].mask, + &multicast_mask, sizeof(multicast_mask)); + + pwrpriv->patterns[index].len = + IP_OFFSET + sizeof(multicast_ip); + break; + default: + break; + } + } + return index; +} + +void rtw_dump_priv_pattern(_adapter *adapter, u8 idx) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + char str_1[128]; + char *p_str; + u8 val8 = 0; + int i = 0, j = 0, len = 0, max_len = 0; + + RTW_INFO("=========[%d]========\n", idx); + + RTW_INFO(">>>priv_pattern_content:\n"); + p_str = str_1; + max_len = sizeof(str_1); + for (i = 0 ; i < MAX_WKFM_PATTERN_SIZE / 8 ; i++) { + _rtw_memset(p_str, 0, max_len); + len = 0; + for (j = 0 ; j < 8 ; j++) { + val8 = pwrctl->patterns[idx].content[i * 8 + j]; + len += snprintf(p_str + len, max_len - len, + "%02x ", val8); + } + RTW_INFO("%s\n", p_str); + } + + RTW_INFO(">>>priv_pattern_mask:\n"); + for (i = 0 ; i < MAX_WKFM_SIZE / 8 ; i++) { + _rtw_memset(p_str, 0, max_len); + len = 0; + for (j = 0 ; j < 8 ; j++) { + val8 = pwrctl->patterns[idx].mask[i * 8 + j]; + len += snprintf(p_str + len, max_len - len, + "%02x ", val8); + } + RTW_INFO("%s\n", p_str); + } + + RTW_INFO(">>>priv_pattern_len:\n"); + RTW_INFO("%s: len: %d\n", __func__, pwrctl->patterns[idx].len); +} + +void rtw_wow_pattern_sw_dump(_adapter *adapter) +{ + int i; + + RTW_INFO("********[RTK priv-patterns]*********\n"); + for (i = 0 ; i < MAX_WKFM_CAM_NUM; i++) + rtw_dump_priv_pattern(adapter, i); +} + +void rtw_get_sec_iv(PADAPTER padapter, u8 *pcur_dot11txpn, u8 *StaAddr) +{ + struct sta_info *psta; + struct security_priv *psecpriv = &padapter->securitypriv; + + _rtw_memset(pcur_dot11txpn, 0, 8); + if (NULL == StaAddr) + return; + psta = rtw_get_stainfo(&padapter->stapriv, StaAddr); + RTW_INFO("%s(): StaAddr: %02x %02x %02x %02x %02x %02x\n", + __func__, StaAddr[0], StaAddr[1], StaAddr[2], + StaAddr[3], StaAddr[4], StaAddr[5]); + + if (psta) { + if ((psecpriv->dot11PrivacyAlgrthm == _AES_) || + (psecpriv->dot11PrivacyAlgrthm == _CCMP_256_)) + AES_IV(pcur_dot11txpn, psta->dot11txpn, 0); + else if (psecpriv->dot11PrivacyAlgrthm == _TKIP_) + TKIP_IV(pcur_dot11txpn, psta->dot11txpn, 0); + else if ((psecpriv->dot11PrivacyAlgrthm == _GCMP_) || + (psecpriv->dot11PrivacyAlgrthm == _GCMP_256_)) + GCMP_IV(pcur_dot11txpn, psta->dot11txpn, 0); + + RTW_INFO("%s(): CurrentIV: %02x %02x %02x %02x %02x %02x %02x %02x\n" + , __func__, pcur_dot11txpn[0], pcur_dot11txpn[1], + pcur_dot11txpn[2], pcur_dot11txpn[3], pcur_dot11txpn[4], + pcur_dot11txpn[5], pcur_dot11txpn[6], pcur_dot11txpn[7]); + } +} + +#ifdef CONFIG_WAR_OFFLOAD +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) +void rtw_wow_war_mdns_dump_buf(struct seq_file *m, u8 *title, u8 *buf, u32 len) +{ + u32 i; + + RTW_PRINT_SEL(m, "\t%s (%d)\n\t\t", title, len); + for (i = 1; i <= len; i++) + { + RTW_PRINT_SEL(m, "%2.2x-", *(buf + i - 1)); + if( (i%16 == 0) && (len != i) ) RTW_PRINT_SEL(m, "\n\t\t"); + } + RTW_PRINT_SEL(m, "\n\n"); +} + +void rtw_wow_war_mdns_dump_txt(struct seq_file *m, u8 *title, u8 *buf, u32 len) +{ + u16 idx=1, offset=0; /* offset = the location of L in the Length.Value */ + + RTW_PRINT_SEL(m, "\t%s (%d)\n\t", title, len); + for (; offset < len; idx++) + { + int item_len = buf[offset]; + u8 item_buf[256]={0}; + + _rtw_memcpy(item_buf, (buf + offset + 1), item_len); + RTW_PRINT_SEL(m, "\t[%d] => %s (%d)\n\t", idx, item_buf, item_len); + _rtw_memset(item_buf, 0, sizeof(item_buf)); + offset += (1+item_len); + } + RTW_PRINT_SEL(m, "\n\n"); +} + +bool rtw_wow_war_mdns_parser_pattern(u8 *input, char *target, + u32 *target_len, u32 type) +{ + char *cp = NULL, *end = NULL; + size_t len = 0; + int pos = 0, mask_pos = 0, res = 0; + u8 member[2] = {0}; + + /* reset */ + _rtw_memset(target, '\0', type); + (*target_len) = 0; + + cp = strchr(input, '='); + if (cp) { + *cp = 0; + cp++; + input = cp; + } + + while (1) { + cp = strchr(input, ':'); + + if (cp) { + len = strlen(input) - strlen(cp); + *cp = 0; + cp++; + } else + len = 2; + + { + u8 hex,idx=0, pos_in_unit_as_4bit = 0; + + strncpy(member, input, len); + res = sscanf(member, "%02hhx", &hex); + + target[pos] = hex; + + /* RTW_INFO("==> in; input-member = %s, hex = %x, target[%d] = %x\n", member, hex, target[pos], pos); */ + + for(idx = 0; idx<2;idx++) + { + pos_in_unit_as_4bit = pos*2 + (1-idx); + mask_pos = (pos_in_unit_as_4bit /8); + + if(!IsHexDigit(member[idx])) + { + RTW_ERR("%s:[ERROR] pattern is invalid!!(%c)\n",__func__, member[idx]); + goto error; + } + + /* RTW_INFO("==> in; pos = %d, pos_in_unit_as_4bit = %d, mask-pos = %d \n", pos, pos_in_unit_as_4bit, mask_pos); + RTW_INFO("==> in; hex(0x%02x), member(%c%c) \n", pattern[pos], member[1], member[0]); */ + } + /* RTW_INFO_DUMP("Pattern Mask: ",bit_mask, 6); */ + } + + pos++; + if (!cp) + break; + input = cp; + } + + (*target_len) = pos; + + return _TRUE; +error: + return _FALSE; + +} + +static struct war_mdns_service_info default_sinfo[] = { +/* example of default setting */ + RTW_MDNS_SRV_INFO("_ipp", 4, "_tcp", 4, "local", 5, 0x02, 0x77, 7200, "KM1", 3, 0), + RTW_MDNS_SRV_INFO("_ipps", 5, "_tcp", 4, "local", 5, 0x02, 0x77, 7200, "KM2", 3, 0), + RTW_MDNS_SRV_INFO("_http", 5, "_tcp", 4, "local", 5, 0x00, 0x50, 7200, "KM3", 3, 2), + RTW_MDNS_SRV_INFO("_privet", 7, "_tcp", 4, "local", 5, 0x00, 0x50, 7200, "KM4", 3, 3), + RTW_MDNS_SRV_INFO("_https", 6, "_tcp", 4, "local", 5, 0x01, 0xbb, 7200, "KM5", 3, 2), + RTW_MDNS_SRV_INFO("_uscan", 6, "_tcp", 4, "local", 5, 0x1f, 0x91, 7200, "KM6", 3, 4), + RTW_MDNS_SRV_INFO("_printer", 8, "_tcp", 4, "local", 5, 0x23, 0x8c, 7200, "KM7", 3, 1), + RTW_MDNS_SRV_INFO("_pdl-datastream", 15, "_tcp", 4, "local", 5, 0x23, 0x8c, 7200, "KM8", 3, 1) + +}; + +void rtw_wow_war_mdns_parms_reset(_adapter *adapter, u8 is_set_default) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + u8 i =0; + u16 offset=0; + u8 default_domain_name[] = "Generic"; + //u8 default_machine_name[] = { 0x0a, 0x5f, 0x75, 0x6e, 0x69, 0x76, 0x65, 0x72, 0x73, 0x61, 0x6c, 0x04, 0x5f, 0x73, 0x75, 0x62 }; + //u8 default_machine_name_len = 16; + u8 default_machine_name[] = { 0x0a, 0x5f, 0x75, 0x6e, 0x69, 0x76, 0x65, 0x72, 0x73, 0x61, 0x6c}; /* length : 10 name : _universal */ + u8 default_machine_name_len = 11; + + /* set default txt value*/ + char *default_txt_rsp_0_for_serive[2] = { "_ipp", "_ipps" }; + char *default_txt_rsp_0[25] = { + "txtvers=1", "qtotal=1", "usb_MFG=KONICA MINOLTA", "usb_MDL=C754Series", + "rp=ipp/print","priority=54","tr=Generic 35c-4", "product=DriverName", + "pdl=application/postscript,image/urf,application/octet-stream,image/jpeg", + "adminurl=http://KM00D91C.local./wcd/a_network.xml", + "note=Copy Room", "Transparent=T", "Binary=T", "TBCP=T", + "URF=V1,4,w8,SRGB24,ADOBERGB24-48,DEVW8,DEVRGB24,DEVCMYK32,RS150000000,IS19-20-21,MT1-3,OB1,PQ4,DM1,FN3-14,CP255", + "rfo=ipp/faxout", "Fax=T", "Scan=T", "Duplex=T", "Color=T", "air=none", + "Kind=document,envelope,photo", + "PaperMax=tabloid-A3", "UUID=6c183832-69ba-541b-baf6-6d947c144325", "TLS=1.2" + }; + + char *default_txt_rsp_1_for_serive[2] = { "_printer", "_pdl-datastream" }; + char *default_txt_rsp_1[13] = { + "txtvers=1", "qtotal=1", "usb_MFG=KONICA MINOLTA", "usb_MDL=C754Series", + "rp=print","priority=51","tr=Generic 35c-4", "product=DriverName", + "pdl=application/postscript", "note=Copy Room", "Transparent=T", "Binary=T", "TBCP=F" + }; + + char *default_txt_rsp_2_for_serive[2] = { "_http", "_https" }; + char *default_txt_rsp_2[1] = { + "Path=/" + }; + + char *default_txt_rsp_3_for_serive[1] = { "_privet" }; + char *default_txt_rsp_3[5] = { + "txtvers=1", "url=https://www.google.com/cloudprint", + "type=printer", "cs=not-configured","note=Copy Room" + }; + + char *default_txt_rsp_4_for_serive[1] = { "_uscan" }; + char *default_txt_rsp_4[11] = { + "txtvers=1", "vers=2.5", "adminurl=http://KM00D91C.local./wsd/a_network_airprint.xml", + "representation=http://KM00D91C.local./wcd/DeviceIcon_1283png", + "rs=eSCL", "ty=KONICA MINOLTA bishub C287", "note=japan", + "pdl=image/jpeg,image/tiff,application/pdf", + "UUID=dd5454cc-e196-5711-aa1f-35be49a6ca9f", + "cs=color,grayscale,binary", "is=platen,adf,duplex=T" + }; + + + /* reset ===> */ + + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_domain_name, 0, MAX_MDNS_DOMAIN_NAME_LEN); + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_mnane, 0, sizeof(pwrpriv->wowlan_war_offload_mdns_mnane)); + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_service, 0, sizeof(pwrpriv->wowlan_war_offload_mdns_service)); + _rtw_memset(pwrpriv->wowlan_war_offload_mdns_txt_rsp, 0, sizeof(pwrpriv->wowlan_war_offload_mdns_txt_rsp)); + + pwrpriv->wowlan_war_offload_mdns_domain_name_len = 0; + pwrpriv->wowlan_war_offload_mdns_mnane_num = 0; + pwrpriv->wowlan_war_offload_mdns_service_info_num = 0; + pwrpriv->wowlan_war_offload_mdns_txt_rsp_num = 0; + pwrpriv->wowlan_war_offload_mdns_para_cur_size = 0; + pwrpriv->wowlan_war_offload_mdns_rsp_cur_size = 0; + + /* init ===> */ + + if(is_set_default) + { + // domain_name + pwrpriv->wowlan_war_offload_mdns_domain_name_len = strlen(default_domain_name); + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_domain_name, default_domain_name, sizeof(default_domain_name)); + + // machine name + pwrpriv->wowlan_war_offload_mdns_mnane_num = 1; + pwrpriv->wowlan_war_offload_mdns_mnane[0].name_len = default_machine_name_len; + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_mnane[0].name, default_machine_name, default_machine_name_len); + + // service info + pwrpriv->wowlan_war_offload_mdns_service_info_num = 8; + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_service, default_sinfo, sizeof(default_sinfo)); + + // type txt rsp 0~5 + // 0 + for(offset=0, i=0; i<25; i++) + { + pwrpriv->wowlan_war_offload_mdns_txt_rsp[0].txt[offset++] = strlen(default_txt_rsp_0[i]); + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_txt_rsp[0].txt + offset, default_txt_rsp_0[i], strlen(default_txt_rsp_0[i])); + offset += strlen(default_txt_rsp_0[i]); + RTW_INFO("==> default_txt_rsp_0[%d]: [%s](%zu), offset(%d)\n", i, default_txt_rsp_0[i], strlen(default_txt_rsp_0[i]), offset); + } + pwrpriv->wowlan_war_offload_mdns_txt_rsp[0].txt_len = offset; + // RTW_INFO("==> offset = %d\n\n", offset); + + + // 1 + for(offset=0, i=0; i<13; i++) + { + pwrpriv->wowlan_war_offload_mdns_txt_rsp[1].txt[offset++] = strlen(default_txt_rsp_1[i]); + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_txt_rsp[1].txt + offset, default_txt_rsp_1[i], strlen(default_txt_rsp_1[i])); + offset += strlen(default_txt_rsp_1[i]); + } + pwrpriv->wowlan_war_offload_mdns_txt_rsp[1].txt_len = offset; + // RTW_INFO("==> offset = %d\n\n", offset); + + // 2 + for(offset=0, i=0; i<1; i++) + { + pwrpriv->wowlan_war_offload_mdns_txt_rsp[2].txt[offset++] = strlen(default_txt_rsp_2[i]); + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_txt_rsp[2].txt + offset, default_txt_rsp_2[i], strlen(default_txt_rsp_2[i])); + offset += strlen(default_txt_rsp_2[i]); + } + pwrpriv->wowlan_war_offload_mdns_txt_rsp[2].txt_len = offset; + // RTW_INFO("==> offset = %d\n\n", offset); + + // 3 + for(offset=0, i=0; i<5; i++) + { + pwrpriv->wowlan_war_offload_mdns_txt_rsp[3].txt[offset++] = strlen(default_txt_rsp_3[i]); + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_txt_rsp[3].txt + offset, default_txt_rsp_3[i], strlen(default_txt_rsp_3[i])); + offset += strlen(default_txt_rsp_3[i]); + } + pwrpriv->wowlan_war_offload_mdns_txt_rsp[3].txt_len = offset; + // RTW_INFO("==> offset = %d\n\n", offset); + + // 4 + for(offset=0, i=0; i<11; i++) + { + pwrpriv->wowlan_war_offload_mdns_txt_rsp[4].txt[offset++] = strlen(default_txt_rsp_4[i]); + _rtw_memcpy(pwrpriv->wowlan_war_offload_mdns_txt_rsp[4].txt + offset, default_txt_rsp_4[i], strlen(default_txt_rsp_4[i])); + offset += strlen(default_txt_rsp_4[i]); + } + pwrpriv->wowlan_war_offload_mdns_txt_rsp[4].txt_len = offset; + // RTW_INFO("==> offset = %d\n\n", offset); + + /* txt_rsp_num is always as MAX_MDNS_TXT_NUM because the input mechanism(new/append) makes the entities are not in order */ + pwrpriv->wowlan_war_offload_mdns_txt_rsp_num = MAX_MDNS_TXT_NUM; + } +} + + +#endif /* defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) */ +#endif /* CONFIG_WAR_OFFLOAD */ +#endif /* CONFIG_WOWLAN */ + +inline bool _rtw_wow_chk_cap(_adapter *adapter, u8 cap) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct wow_ctl_t *wow_ctl = &dvobj->wow_ctl; + + if (wow_ctl->wow_cap & cap) + return _TRUE; + return _FALSE; +} + +#ifdef CONFIG_PNO_SUPPORT +#define CSCAN_TLV_TYPE_SSID_IE 'S' +#define CIPHER_IE "key_mgmt=" +#define CIPHER_NONE "NONE" +#define CIPHER_WPA_PSK "WPA-PSK" +#define CIPHER_WPA_EAP "WPA-EAP IEEE8021X" +/* + * SSIDs list parsing from cscan tlv list + */ +int rtw_parse_ssid_list_tlv(char **list_str, pno_ssid_t *ssid, + int max, int *bytes_left) +{ + char *str; + + int idx = 0; + + if ((list_str == NULL) || (*list_str == NULL) || (*bytes_left < 0)) { + RTW_INFO("%s error paramters\n", __func__); + return -1; + } + + str = *list_str; + while (*bytes_left > 0) { + + if (str[0] != CSCAN_TLV_TYPE_SSID_IE) { + *list_str = str; + RTW_INFO("nssid=%d left_parse=%d %d\n", idx, *bytes_left, str[0]); + return idx; + } + + /* Get proper CSCAN_TLV_TYPE_SSID_IE */ + *bytes_left -= 1; + str += 1; + + if (str[0] == 0) { + /* Broadcast SSID */ + ssid[idx].SSID_len = 0; + memset((char *)ssid[idx].SSID, 0x0, WLAN_SSID_MAXLEN); + *bytes_left -= 1; + str += 1; + + RTW_INFO("BROADCAST SCAN left=%d\n", *bytes_left); + } else if (str[0] <= WLAN_SSID_MAXLEN) { + /* Get proper SSID size */ + ssid[idx].SSID_len = str[0]; + *bytes_left -= 1; + str += 1; + + /* Get SSID */ + if (ssid[idx].SSID_len > *bytes_left) { + RTW_INFO("%s out of memory range len=%d but left=%d\n", + __func__, ssid[idx].SSID_len, *bytes_left); + return -1; + } + + memcpy((char *)ssid[idx].SSID, str, ssid[idx].SSID_len); + + *bytes_left -= ssid[idx].SSID_len; + str += ssid[idx].SSID_len; + + RTW_INFO("%s :size=%d left=%d\n", + (char *)ssid[idx].SSID, ssid[idx].SSID_len, *bytes_left); + } else { + RTW_INFO("### SSID size more that %d\n", str[0]); + return -1; + } + + if (idx++ > max) { + RTW_INFO("%s number of SSIDs more that %d\n", __func__, idx); + return -1; + } + } + + *list_str = str; + return idx; +} + +int rtw_parse_cipher_list(struct pno_nlo_info *nlo_info, char *list_str) +{ + + char *pch, *pnext, *pend; + u8 key_len = 0, index = 0; + + pch = list_str; + + if (nlo_info == NULL || list_str == NULL) { + RTW_INFO("%s error paramters\n", __func__); + return -1; + } + + while (strlen(pch) != 0) { + pnext = strstr(pch, "key_mgmt="); + if (pnext != NULL) { + pch = pnext + strlen(CIPHER_IE); + pend = strstr(pch, "}"); + if (strncmp(pch, CIPHER_NONE, + strlen(CIPHER_NONE)) == 0) + nlo_info->ssid_cipher_info[index] = 0x00; + else if (strncmp(pch, CIPHER_WPA_PSK, + strlen(CIPHER_WPA_PSK)) == 0) + nlo_info->ssid_cipher_info[index] = 0x66; + else if (strncmp(pch, CIPHER_WPA_EAP, + strlen(CIPHER_WPA_EAP)) == 0) + nlo_info->ssid_cipher_info[index] = 0x01; + index++; + pch = pend + 1; + } else + break; + } + return 0; +} + +int rtw_dev_nlo_info_set(struct pno_nlo_info *nlo_info, pno_ssid_t *ssid, + int num, int pno_time, int pno_repeat, int pno_freq_expo_max) +{ + + int i = 0; + struct file *fp; + mm_segment_t fs; + loff_t pos = 0; + u8 *source = NULL; + long len = 0; + + RTW_INFO("+%s+\n", __func__); + + nlo_info->fast_scan_period = pno_time; + nlo_info->ssid_num = num & BIT_LEN_MASK_32(8); + nlo_info->hidden_ssid_num = num & BIT_LEN_MASK_32(8); + nlo_info->slow_scan_period = (pno_time * 2); + nlo_info->fast_scan_iterations = 5; + + if (nlo_info->hidden_ssid_num > 8) + nlo_info->hidden_ssid_num = 8; + + /* TODO: channel list and probe index is all empty. */ + for (i = 0 ; i < num ; i++) { + nlo_info->ssid_length[i] + = ssid[i].SSID_len; + } + + /* cipher array */ + fp = filp_open("/data/misc/wifi/wpa_supplicant.conf", O_RDONLY, 0644); + if (IS_ERR(fp)) { + RTW_INFO("Error, wpa_supplicant.conf doesn't exist.\n"); + RTW_INFO("Error, cipher array using default value.\n"); + return 0; + } + + len = i_size_read(fp->f_path.dentry->d_inode); + if (len < 0 || len > 2048) { + RTW_INFO("Error, file size is bigger than 2048.\n"); + RTW_INFO("Error, cipher array using default value.\n"); + return 0; + } + + fs = get_fs(); + set_fs(KERNEL_DS); + + source = rtw_zmalloc(2048); + + if (source != NULL) { + len = vfs_read(fp, source, len, &pos); + rtw_parse_cipher_list(nlo_info, source); + rtw_mfree(source, 2048); + } + + set_fs(fs); + filp_close(fp, NULL); + + RTW_INFO("-%s-\n", __func__); + return 0; +} + +int rtw_dev_ssid_list_set(struct pno_ssid_list *pno_ssid_list, + pno_ssid_t *ssid, u8 num) +{ + + int i = 0; + if (num > MAX_PNO_LIST_COUNT) + num = MAX_PNO_LIST_COUNT; + + for (i = 0 ; i < num ; i++) { + _rtw_memcpy(&pno_ssid_list->node[i].SSID, + ssid[i].SSID, ssid[i].SSID_len); + pno_ssid_list->node[i].SSID_len = ssid[i].SSID_len; + } + return 0; +} + +int rtw_dev_scan_info_set(_adapter *padapter, pno_ssid_t *ssid, + unsigned char ch, unsigned char ch_offset, unsigned short bw_mode) +{ + + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + struct pno_scan_info *scan_info = pwrctl->pscan_info; + u8 band = ch <= 14 ? BAND_ON_2_4G : BAND_ON_5G; + int i; + + scan_info->channel_num = MAX_SCAN_LIST_COUNT; + scan_info->orig_ch = ch; + scan_info->orig_bw = bw_mode; + scan_info->orig_40_offset = ch_offset; + + for (i = 0 ; i < scan_info->channel_num ; i++) { + if (i < 11) + scan_info->ssid_channel_info[i].active = 1; + else + scan_info->ssid_channel_info[i].active = 0; + + scan_info->ssid_channel_info[i].timeout = 100; + + scan_info->ssid_channel_info[i].tx_power = + phy_get_tx_power_index_ex(padapter, 0, CCK, MGN_1M, bw_mode, band, i + 1, i + 1); + + scan_info->ssid_channel_info[i].channel = i + 1; + } + + RTW_INFO("%s, channel_num: %d, orig_ch: %d, orig_bw: %d orig_40_offset: %d\n", + __func__, scan_info->channel_num, scan_info->orig_ch, + scan_info->orig_bw, scan_info->orig_40_offset); + return 0; +} + +int rtw_dev_pno_set(struct net_device *net, pno_ssid_t *ssid, int num, + int pno_time, int pno_repeat, int pno_freq_expo_max) +{ + + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + int ret = -1; + + if (num == 0) { + RTW_INFO("%s, nssid is zero, no need to setup pno ssid list\n", __func__); + return 0; + } + + if (pwrctl == NULL) { + RTW_INFO("%s, ERROR: pwrctl is NULL\n", __func__); + return -1; + } else { + pwrctl->pnlo_info = + (pno_nlo_info_t *)rtw_zmalloc(sizeof(pno_nlo_info_t)); + pwrctl->pno_ssid_list = + (pno_ssid_list_t *)rtw_zmalloc(sizeof(pno_ssid_list_t)); + pwrctl->pscan_info = + (pno_scan_info_t *)rtw_zmalloc(sizeof(pno_scan_info_t)); + } + + if (pwrctl->pnlo_info == NULL || + pwrctl->pscan_info == NULL || + pwrctl->pno_ssid_list == NULL) { + RTW_INFO("%s, ERROR: alloc nlo_info, ssid_list, scan_info fail\n", __func__); + goto failing; + } + + pwrctl->wowlan_in_resume = _FALSE; + + pwrctl->pno_inited = _TRUE; + /* NLO Info */ + ret = rtw_dev_nlo_info_set(pwrctl->pnlo_info, ssid, num, + pno_time, pno_repeat, pno_freq_expo_max); + + /* SSID Info */ + ret = rtw_dev_ssid_list_set(pwrctl->pno_ssid_list, ssid, num); + + /* SCAN Info */ + ret = rtw_dev_scan_info_set(padapter, ssid, pmlmeext->cur_channel, + pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); + + RTW_INFO("+%s num: %d, pno_time: %d, pno_repeat:%d, pno_freq_expo_max:%d+\n", + __func__, num, pno_time, pno_repeat, pno_freq_expo_max); + + return 0; + +failing: + if (pwrctl->pnlo_info) { + rtw_mfree((u8 *)pwrctl->pnlo_info, sizeof(pno_nlo_info_t)); + pwrctl->pnlo_info = NULL; + } + if (pwrctl->pno_ssid_list) { + rtw_mfree((u8 *)pwrctl->pno_ssid_list, sizeof(pno_ssid_list_t)); + pwrctl->pno_ssid_list = NULL; + } + if (pwrctl->pscan_info) { + rtw_mfree((u8 *)pwrctl->pscan_info, sizeof(pno_scan_info_t)); + pwrctl->pscan_info = NULL; + } + + return -1; +} + +#ifdef CONFIG_PNO_SET_DEBUG +void rtw_dev_pno_debug(struct net_device *net) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + int i = 0, j = 0; + + RTW_INFO("*******NLO_INFO********\n"); + RTW_INFO("ssid_num: %d\n", pwrctl->pnlo_info->ssid_num); + RTW_INFO("fast_scan_iterations: %d\n", + pwrctl->pnlo_info->fast_scan_iterations); + RTW_INFO("fast_scan_period: %d\n", pwrctl->pnlo_info->fast_scan_period); + RTW_INFO("slow_scan_period: %d\n", pwrctl->pnlo_info->slow_scan_period); + + + + for (i = 0 ; i < MAX_PNO_LIST_COUNT ; i++) { + RTW_INFO("%d SSID (%s) length (%d) cipher(%x) channel(%d)\n", + i, pwrctl->pno_ssid_list->node[i].SSID, pwrctl->pnlo_info->ssid_length[i], + pwrctl->pnlo_info->ssid_cipher_info[i], pwrctl->pnlo_info->ssid_channel_info[i]); + } + + RTW_INFO("******SCAN_INFO******\n"); + RTW_INFO("ch_num: %d\n", pwrctl->pscan_info->channel_num); + RTW_INFO("orig_ch: %d\n", pwrctl->pscan_info->orig_ch); + RTW_INFO("orig bw: %d\n", pwrctl->pscan_info->orig_bw); + RTW_INFO("orig 40 offset: %d\n", pwrctl->pscan_info->orig_40_offset); + for (i = 0 ; i < MAX_SCAN_LIST_COUNT ; i++) { + RTW_INFO("[%02d] avtive:%d, timeout:%d, tx_power:%d, ch:%02d\n", + i, pwrctl->pscan_info->ssid_channel_info[i].active, + pwrctl->pscan_info->ssid_channel_info[i].timeout, + pwrctl->pscan_info->ssid_channel_info[i].tx_power, + pwrctl->pscan_info->ssid_channel_info[i].channel); + } + RTW_INFO("*****************\n"); +} +#endif /* CONFIG_PNO_SET_DEBUG */ +#endif /* CONFIG_PNO_SUPPORT */ + +inline void rtw_collect_bcn_info(_adapter *adapter) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + + if (!is_client_associated_to_ap(adapter)) + return; + + pmlmeext->cur_bcn_cnt = pmlmeext->bcn_cnt - pmlmeext->last_bcn_cnt; + pmlmeext->last_bcn_cnt = pmlmeext->bcn_cnt; + /*TODO get offset of bcn's timestamp*/ + /*pmlmeext->bcn_timestamp;*/ +} + +static u32 rtw_get_vht_bitrate(u8 mcs, u8 bw, u8 nss, u8 sgi) +{ + static const u32 base[4][10] = { + { 6500000, + 13000000, + 19500000, + 26000000, + 39000000, + 52000000, + 58500000, + 65000000, + 78000000, + /* not in the spec, but some devices use this: */ + 86500000, + }, + { 13500000, + 27000000, + 40500000, + 54000000, + 81000000, + 108000000, + 121500000, + 135000000, + 162000000, + 180000000, + }, + { 29300000, + 58500000, + 87800000, + 117000000, + 175500000, + 234000000, + 263300000, + 292500000, + 351000000, + 390000000, + }, + { 58500000, + 117000000, + 175500000, + 234000000, + 351000000, + 468000000, + 526500000, + 585000000, + 702000000, + 780000000, + }, + }; + u32 bitrate; + int bw_idx; + + if (mcs > 9) { + RTW_INFO("Invalid mcs = %d\n", mcs); + return 0; + } + + if (nss > 4 || nss < 1) { + RTW_INFO("Now only support nss = 1, 2, 3, 4\n"); + } + + switch (bw) { + case CHANNEL_WIDTH_160: + bw_idx = 3; + break; + case CHANNEL_WIDTH_80: + bw_idx = 2; + break; + case CHANNEL_WIDTH_40: + bw_idx = 1; + break; + case CHANNEL_WIDTH_20: + bw_idx = 0; + break; + default: + RTW_INFO("bw = %d currently not supported\n", bw); + return 0; + } + + bitrate = base[bw_idx][mcs]; + bitrate *= nss; + + if (sgi) + bitrate = (bitrate / 9) * 10; + + /* do NOT round down here */ + return (bitrate + 50000) / 100000; +} + +static u32 rtw_get_ht_bitrate(u8 mcs, u8 bw, u8 sgi) +{ + int modulation, streams, bitrate; + + /* the formula below does only work for MCS values smaller than 32 */ + if (mcs >= 32) { + RTW_INFO("Invalid mcs = %d\n", mcs); + return 0; + } + + if (bw > 1) { + RTW_INFO("Now HT only support bw = 0(20Mhz), 1(40Mhz)\n"); + return 0; + } + + modulation = mcs & 7; + streams = (mcs >> 3) + 1; + + bitrate = (bw == 1) ? 13500000 : 6500000; + + if (modulation < 4) + bitrate *= (modulation + 1); + else if (modulation == 4) + bitrate *= (modulation + 2); + else + bitrate *= (modulation + 3); + + bitrate *= streams; + + if (sgi) + bitrate = (bitrate / 9) * 10; + + return (bitrate + 50000) / 100000; +} + +/** + * @bw: 0(20Mhz), 1(40Mhz), 2(80Mhz), 3(160Mhz) + * @rate_idx: DESC_RATEXXXX & 0x7f + * @sgi: DESC_RATEXXXX >> 7 + * Returns: bitrate in 100kbps + */ +u32 rtw_desc_rate_to_bitrate(u8 bw, u8 rate_idx, u8 sgi) +{ + u32 bitrate; + + if (rate_idx <= DESC_RATE54M){ + u16 ofdm_rate[12] = {10, 20, 55, 110, + 60, 90, 120, 180, 240, 360, 480, 540}; + + bitrate = ofdm_rate[rate_idx]; + } else if ((DESC_RATEMCS0 <= rate_idx) && + (rate_idx <= DESC_RATEMCS31)) { + u8 mcs = rate_idx - DESC_RATEMCS0; + + bitrate = rtw_get_ht_bitrate(mcs, bw, sgi); + } else if ((DESC_RATEVHTSS1MCS0 <= rate_idx) && + (rate_idx <= DESC_RATEVHTSS4MCS9)) { + u8 mcs = (rate_idx - DESC_RATEVHTSS1MCS0) % 10; + u8 nss = ((rate_idx - DESC_RATEVHTSS1MCS0) / 10) + 1; + + bitrate = rtw_get_vht_bitrate(mcs, bw, nss, sgi); + } else { + /* TODO: 60Ghz */ + bitrate = 1; + } + + return bitrate; +} + +#ifdef CONFIG_RTW_MULTI_AP +u8 rtw_get_ch_utilization(_adapter *adapter) +{ + u16 clm = rtw_phydm_clm_ratio(adapter); + u16 nhm = rtw_phydm_nhm_ratio(adapter); + u16 ch_util; + + ch_util = clm / 3 + (2 * (nhm / 3)); + /* For Multi-AP, scaling 0-100 to 0-255 */ + ch_util = 255 * ch_util / 100; + + return (u8)ch_util; +} + +void rtw_ch_util_rpt(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface; + int i, j; + u8 i_rpts = 0; + u8 *ch_util; + u8 **bssid; + u8 threshold = GET_PRIMARY_ADAPTER(adapter)->ch_util_threshold; + u8 need_rpt = 0; + + if (threshold == 0) + return; + + ch_util = rtw_zmalloc(sizeof(u8) * dvobj->iface_nums); + if (!ch_util) + goto err_out; + bssid = (u8 **) rtw_zmalloc(sizeof(u8 *) * dvobj->iface_nums); + if (!bssid) + goto err_out1; + for (j = 0; j < dvobj->iface_nums; j++) { + *(bssid + j) = (u8 *) rtw_zmalloc(sizeof(u8) * ETH_ALEN); + if (!(*(bssid + j))) + goto err_out2; + } + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && MLME_IS_AP(iface)) { + *(ch_util + i_rpts) = rtw_get_ch_utilization(iface); + _rtw_memcpy(*(bssid + i_rpts), iface->mac_addr, ETH_ALEN); + + if (*(ch_util + i_rpts) > threshold) + need_rpt = 1; + + i_rpts++; + } + } + + if (need_rpt) + rtw_nlrtw_ch_util_rpt(adapter, i_rpts, ch_util, bssid); + + rtw_mfree(ch_util, sizeof(u8) * dvobj->iface_nums); + for (i = 0; i < dvobj->iface_nums; i++) + rtw_mfree(*(bssid + i), ETH_ALEN); + rtw_mfree(bssid, sizeof(u8 *) * dvobj->iface_nums); + + return; + +err_out2: + for (i = 0; i < j; i++) + rtw_mfree(*(bssid + i), sizeof(u8) * ETH_ALEN); + rtw_mfree(bssid, sizeof(sizeof(u8 *) * dvobj->iface_nums)); +err_out1: + rtw_mfree(ch_util, sizeof(u8) * dvobj->iface_nums); +err_out: + RTW_INFO("[%s] rtw_zmalloc fail\n", __func__); +} +#endif + diff --git a/core/rtw_wnm.c b/core/rtw_wnm.c new file mode 100755 index 0000000..293eb86 --- /dev/null +++ b/core/rtw_wnm.c @@ -0,0 +1,1098 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include + +#ifndef RTW_WNM_DBG + #define RTW_WNM_DBG 0 +#endif +#if RTW_WNM_DBG + #define RTW_WNM_INFO(fmt, arg...) \ + RTW_INFO(fmt, arg) + #define RTW_WNM_DUMP(str, data, len) \ + RTW_INFO_DUMP(str, data, len) +#else + #define RTW_WNM_INFO(fmt, arg...) do {} while (0) + #define RTW_WNM_DUMP(str, data, len) do {} while (0) +#endif + +#ifdef CONFIG_RTW_WNM + +static u32 wnm_defualt_validity_time = 6000; +static u32 wnm_default_disassoc_time = 5000; +static u32 wnm_disassoc_wait_time = 500; + +/* for wifi test, need more validity time to wait scan done */ +static u32 wnm_ext_validity_time = 4000; + +static void rtw_wmn_btm_cache_update(_adapter *padapter, struct btm_req_hdr *phdr) +{ + struct btm_rpt_cache *pcache = &(padapter->mlmepriv.nb_info.btm_cache); + + pcache->dialog_token = phdr->dialog_token; + pcache->req_mode = phdr->req_mode; + pcache->disassoc_timer = le16_to_cpu(phdr->disassoc_timer); + + if (phdr->validity_interval > 0) + pcache->validity_interval = phdr->validity_interval; + + pcache->term_duration.id = phdr->term_duration.id; + pcache->term_duration.len = phdr->term_duration.len; + pcache->term_duration.tsf = le64_to_cpu(phdr->term_duration.tsf); + pcache->term_duration.duration = le16_to_cpu(phdr->term_duration.duration); + + RTW_WNM_INFO("%s: req_mode(0x%02x), disassoc_timer(0x%04x), " + "validity_interval(0x%02x %s), tsf(0x%llx), duration(0x%02x)\n", + __func__, pcache->req_mode, pcache->disassoc_timer, + pcache->validity_interval, (!phdr->validity_interval)?"default":"", + pcache->term_duration.tsf, + pcache->term_duration.duration); + + if (pcache->validity_interval > 0) { + pcache->validity_time = pcache->validity_interval * 100; + #ifdef CONFIG_RTW_MBO + if (rtw_mbo_wifi_logo_test(padapter)) + pcache->validity_time += wnm_ext_validity_time; + #endif + } + + if (pcache->disassoc_timer > 0) { + pcache->disassoc_time= pcache->disassoc_timer * 100; + #ifdef CONFIG_RTW_MBO + if (rtw_mbo_wifi_logo_test(padapter)) + pcache->disassoc_time += wnm_ext_validity_time; + #endif + } + + pcache->req_stime = rtw_get_current_time(); + + RTW_WNM_INFO("%s: validity_time=%u, disassoc_time=%u\n", + __func__, pcache->validity_time, pcache->disassoc_time); +} + +static u8 rtw_wnm_btm_candidate_validity(struct btm_rpt_cache *pcache, u8 flag) +{ + u8 is_validity =_TRUE; + u32 req_validity_time = rtw_get_passing_time_ms(pcache->req_stime); + + if ((flag & BIT(0)) && (req_validity_time > pcache->validity_time)) + is_validity = _FALSE; + + if ((flag & BIT(1)) && (req_validity_time > pcache->disassoc_time)) + is_validity = _FALSE; + + RTW_WNM_INFO("%s : validity=%u, rtime=%u, vtime=%u. dtime=%u\n", + __func__, is_validity, req_validity_time, + pcache->validity_time, pcache->disassoc_time); + return is_validity; +} + +u8 rtw_wmn_btm_rsp_reason_decision(_adapter *padapter, u8* req_mode) +{ + struct recv_priv *precvpriv = &padapter->recvpriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 reason = 0; + + if (!rtw_wnm_btm_diff_bss(padapter)) { + /* Reject - No suitable BSS transition candidates */ + reason = 7; + goto candidate_remove; + } + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_chk_flags(padapter, RTW_FT_BTM_ROAM)) { + /* Accept */ + reason = 0; + goto under_survey; + } +#endif + + if (((*req_mode) & DISASSOC_IMMINENT) == 0) { + /* Reject - Unspecified reject reason */ + reason = 1; + goto candidate_remove; + } + + if (precvpriv->signal_strength_data.avg_val >= pmlmepriv->roam_rssi_threshold) { + reason = 1; + RTW_WNM_INFO("%s : Reject - under high roam rssi(%u, %u) \n", + __func__, precvpriv->signal_strength_data.avg_val, + pmlmepriv->roam_rssi_threshold); + goto candidate_remove; + } + +#ifdef CONFIG_RTW_80211R +under_survey: + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY)) { + RTW_WNM_INFO("%s reject due to _FW_UNDER_SURVEY\n", __func__); + reason = 1; + } +#endif + +candidate_remove: + if (reason !=0) + rtw_wnm_reset_btm_candidate(&pmlmepriv->nb_info); + + return reason; +} + +static u32 rtw_wnm_btm_candidates_offset_get(u8* pframe) +{ + u32 offset = 0; + + if (!pframe) + return 0; + + offset += 7; + + /* BSS Termination Duration check */ + if (wnm_btm_bss_term_inc(pframe)) + offset += 12; + + /* Session Information URL check*/ + if (wnm_btm_ess_disassoc_im(pframe)) { + /*URL length field + URL variable length*/ + offset = 1 + *(pframe + offset); + } + + RTW_WNM_INFO("%s : hdr offset=%u\n", __func__, offset); + return offset; +} + +static void rtw_wnm_btm_req_hdr_parsing(u8* pframe, struct btm_req_hdr *phdr) +{ + u8 *pos; + u32 offset = 0; + + if (!pframe || !phdr) + return; + + _rtw_memset(phdr, 0, sizeof(struct btm_req_hdr)); + phdr->dialog_token = wnm_btm_dialog_token(pframe); + phdr->req_mode = wnm_btm_req_mode(pframe); + phdr->disassoc_timer = wnm_btm_disassoc_timer(pframe); + phdr->validity_interval = wnm_btm_valid_interval(pframe); + if (wnm_btm_bss_term_inc(pframe)) { + pos = wnm_btm_term_duration_offset(pframe); + if (*pos == WNM_BTM_TERM_DUR_SUBEID) { + phdr->term_duration.id = *pos; + phdr->term_duration.len = *(pos + 1); + phdr->term_duration.tsf = *((u64*)(pos + 2)); + phdr->term_duration.duration= *((u16*)(pos + 10)); + } else + RTW_WNM_INFO("%s : invaild BSS Termination Duration content!\n", __func__); + } + + RTW_WNM_INFO("WNM: req_mode(0x%02x), disassoc_timer(0x%04x), validity_interval(0x%02x)\n", + phdr->req_mode, phdr->disassoc_timer, phdr->validity_interval); + if (wnm_btm_bss_term_inc(pframe)) + RTW_WNM_INFO("WNM: tsf(0x%llx), duration(0x%4x)\n", + phdr->term_duration.tsf, phdr->term_duration.duration); +} + +u8 rtw_wnm_btm_reassoc_req(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct roam_nb_info *pnb = &(pmlmepriv->nb_info); + u8 breassoc = _FALSE; + + if (_rtw_memcmp(get_my_bssid(&(pmlmeinfo->network)), + pnb->roam_target_addr, ETH_ALEN)) { + RTW_WNM_INFO("%s : bss "MAC_FMT" found in roam_target "MAC_FMT"\n", + __func__, MAC_ARG(get_my_bssid(&(pmlmeinfo->network))), + MAC_ARG(pnb->roam_target_addr)); + + breassoc = _TRUE; + } + + return breassoc; +} + +void rtw_wnm_roam_scan_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + if (rtw_is_scan_deny(padapter)) + RTW_WNM_INFO("%s: roam scan would abort by scan_deny!\n", __func__); + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_chk_flags(padapter, RTW_FT_BTM_ROAM)) { + pmlmepriv->need_to_roam = _TRUE; + rtw_set_to_roam(padapter, padapter->registrypriv.max_roaming_times); + RTW_WNM_INFO("%s : enable roaming\n", __func__); + } + + rtw_drv_scan_by_self(padapter, RTW_AUTO_SCAN_REASON_ROAM); +#endif +} + +static void rtw_wnm_roam_scan(_adapter *padapter) +{ + struct roam_nb_info *pnb = &(padapter->mlmepriv.nb_info); + + if (rtw_is_scan_deny(padapter)) { + _cancel_timer_ex(&pnb->roam_scan_timer); + _set_timer(&pnb->roam_scan_timer, 1000); + } else + rtw_wnm_roam_scan_hdl((void *)padapter); +} + +void rtw_wnm_disassoc_chk_hdl(void *ctx) +{ + _adapter *padapter = (_adapter *)ctx; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct roam_nb_info *pnb = &(pmlmepriv->nb_info); + + RTW_WNM_INFO("%s : expired\n", __func__); + if (pnb->disassoc_waiting <= 0 ) { + RTW_WNM_INFO("%s : btm roam is interrupted by disassoc\n", __func__); + return; + } + + pnb->disassoc_waiting = _FALSE; + rtw_wnm_roam_scan(padapter); +} + +u8 rtw_wnm_try_btm_roam_imnt(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct roam_nb_info *pnb = &(pmlmepriv->nb_info); + struct btm_rpt_cache *pcache = &(pnb->btm_cache); + u8 reason = 0, flag = 0; + + if (!rtw_wnm_btm_preference_cap(padapter)) { + RTW_WNM_INFO("%s : no btm candidate can be used!\n", __func__); + return 1; + } + + flag = BIT(0) | BIT(1); + if (!rtw_wnm_btm_candidate_validity(pcache, flag)) + return 1; + +#ifdef CONFIG_RTW_MBO + if (!rtw_mbo_wifi_logo_test(padapter) + && !(pcache->req_mode & DISASSOC_IMMINENT)) { + RTW_WNM_INFO("%s : non-disassoc imminet req\n", __func__); + return 1; + } +#endif + + RTW_WNM_INFO("%s : disassoc_waiting(%d)\n", __func__, pnb->disassoc_waiting); + if (pnb->disassoc_waiting) { + _cancel_timer_ex(&pnb->disassoc_chk_timer); + pnb->disassoc_waiting = _FALSE; + rtw_wnm_roam_scan_hdl((void *)padapter); + } else if (!pnb->disassoc_waiting) + RTW_WNM_INFO("%s : waiting for btm roaming start/finish\n", __func__); + else + reason = 1; + + return reason; +} + +void rtw_wnm_process_btm_req(_adapter *padapter, u8* pframe, u32 frame_len) +{ + struct roam_nb_info *pnb = &(padapter->mlmepriv.nb_info); + struct btm_req_hdr req_hdr; + u8 *ptr, reason; + u32 elem_len, offset; + + rtw_wnm_btm_req_hdr_parsing(pframe, &req_hdr); + offset = rtw_wnm_btm_candidates_offset_get(pframe); + if (offset == 0) + return; + + if ((frame_len - offset) <= 15) { + RTW_INFO("WNM : Reject - no suitable BSS transition candidates!\n"); + rtw_wnm_issue_action(padapter, + RTW_WLAN_ACTION_WNM_BTM_RSP, 7, req_hdr.dialog_token); + return; + } + + rtw_wmn_btm_cache_update(padapter, &req_hdr); + + ptr = (pframe + offset); + elem_len = (frame_len - offset); + rtw_wnm_btm_candidates_survey(padapter, ptr, elem_len, _TRUE); + reason = rtw_wmn_btm_rsp_reason_decision(padapter, &pframe[3]); + +#ifdef CONFIG_RTW_MBO + /* for wifi-test; AP2 could power-off when BTM-req received */ + if ((reason > 0) && (rtw_mbo_wifi_logo_test(padapter))) { + _rtw_memcpy(pnb->roam_target_addr, pnb->nb_rpt[0].bssid, ETH_ALEN); + RTW_WNM_INFO("%s : used report 0 as roam_target_addr(reason=%u)\n", + __func__, reason); + reason = 0; + pnb->preference_en = _TRUE; + pnb->nb_rpt_valid = _FALSE; + } +#endif + + rtw_wnm_issue_action(padapter, + RTW_WLAN_ACTION_WNM_BTM_RSP, reason, req_hdr.dialog_token); + + if (reason == 0) { + pnb->disassoc_waiting = _TRUE; + _set_timer(&pnb->disassoc_chk_timer, wnm_disassoc_wait_time); + } + +} + +void rtw_wnm_reset_btm_candidate(struct roam_nb_info *pnb) +{ + pnb->preference_en = _FALSE; + _rtw_memset(pnb->roam_target_addr, 0, ETH_ALEN); +} + +void rtw_wnm_reset_btm_cache(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct roam_nb_info *pnb = &(pmlmepriv->nb_info); + struct btm_rpt_cache *pcache = &(pnb->btm_cache); + u8 flag = 0; + + flag |= BIT(0); + if (rtw_wnm_btm_candidate_validity(pcache, flag)) + return; + + rtw_wnm_reset_btm_candidate(pnb); + _rtw_memset(pcache, 0, sizeof(struct btm_rpt_cache)); + pcache->validity_time = wnm_defualt_validity_time; + pcache->disassoc_time= wnm_default_disassoc_time; + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_chk_flags(padapter, RTW_FT_BTM_ROAM)) { + pmlmepriv->need_to_roam = _FALSE; + rtw_set_to_roam(padapter, 0); + RTW_WNM_INFO("%s : disabled roaming\n", __func__); + } +#endif +} + +void rtw_wnm_reset_btm_state(_adapter *padapter) +{ + struct roam_nb_info *pnb = &(padapter->mlmepriv.nb_info); + + pnb->last_nb_rpt_entries = 0; + pnb->nb_rpt_is_same = _TRUE; + pnb->nb_rpt_valid = _FALSE; + pnb->nb_rpt_ch_list_num = 0; + pnb->disassoc_waiting = -1; + _rtw_memset(&pnb->nb_rpt, 0, sizeof(pnb->nb_rpt)); + _rtw_memset(&pnb->nb_rpt_ch_list, 0, sizeof(pnb->nb_rpt_ch_list)); + rtw_wnm_reset_btm_cache(padapter); +} + +u32 rtw_wnm_btm_rsp_candidates_sz_get( + _adapter *padapter, u8* pframe, u32 frame_len) +{ + u32 num = 0, sz = 0; + u8 status; + u8 *ptr; + + if (!pframe || (frame_len <= 5)) + goto exit; + + status = wnm_btm_rsp_status(pframe); + if (((status != 0) && (status != 6)) || (frame_len < 23)) + goto exit; + + if (status == 0) + num = (frame_len - 5 - ETH_ALEN)/18; + else + num = (frame_len - 5)/18; + sz = sizeof(struct wnm_btm_cant) * num; +exit: + RTW_WNM_INFO("WNM: %u candidates(sz=%u) in BTM rsp\n", num, sz); + return sz; +} + +void rtw_wnm_process_btm_rsp(_adapter *padapter, + u8* pframe, u32 frame_len, struct btm_rsp_hdr *prsp) +{ + prsp->dialog_token = wnm_btm_dialog_token(pframe); + prsp->status = wnm_btm_rsp_status(pframe); + prsp->termination_delay = wnm_btm_rsp_term_delay(pframe); + + if ((pframe == NULL) || (frame_len == 0)) + return; + + prsp->status = *(pframe + 3); + prsp->termination_delay = *(pframe + 4); + + /* no Target BSSID & Candidate in frame */ + if (frame_len <= 5) + return; + + /* accept */ + if ((prsp->status == 0) && (frame_len >= 11)) + _rtw_memcpy(prsp->bssid, (pframe + 5), ETH_ALEN); + + /* STA BSS Transition Candidate List provided, + and at least one NB report exist */ + if (((prsp->status == 0) || (prsp->status == 6)) && (frame_len >= 23)) { + struct wnm_btm_cant cant; + u8 *ptr, *pend; + u32 idx = 0; + + ptr = pframe + 5; + if (prsp->status == 0) + ptr += ETH_ALEN; + + pend = ptr + frame_len; + prsp->candidates_num = 0; + while (ptr < pend) { + if (*ptr != RTW_WLAN_ACTION_WNM_NB_RPT_ELEM) + break; + _rtw_memset(&cant, 0, sizeof(cant)); + cant.nb_rpt.id = *ptr; + cant.nb_rpt.len = *(ptr + 1); + _rtw_memcpy(cant.nb_rpt.bssid, (ptr + 2), ETH_ALEN); + cant.nb_rpt.bss_info = *((u32 *)(ptr + 8)); + cant.nb_rpt.reg_class = *(ptr + 12); + cant.nb_rpt.ch_num = *(ptr + 13); + cant.nb_rpt.phy_type= *(ptr + 14); + + if (*(ptr + 15) == WNM_BTM_CAND_PREF_SUBEID) + cant.preference = *(ptr + 17); + ptr = ptr + cant.nb_rpt.len + 2; + if (prsp->pcandidates) { + prsp->candidates_num++; + _rtw_memcpy((prsp->pcandidates + sizeof(cant) * idx), &cant, sizeof(cant)); + } + + idx++; + RTW_WNM_INFO("WNM: btm rsp candidate bssid("MAC_FMT + ") ,bss_info(0x%04X), reg_class(0x%02X), ch(%d)," + " phy_type(0x%02X), preference(0x%02X)\n", + MAC_ARG(cant.nb_rpt.bssid), cant.nb_rpt.bss_info, + cant.nb_rpt.reg_class, cant.nb_rpt.ch_num, + cant.nb_rpt.phy_type, cant.preference); + if ((prsp->pcandidates) && (prsp->candidates_num > 0)) + RTW_WNM_DUMP("WNM candidates: ", prsp->pcandidates, + (sizeof(struct wnm_btm_cant) * prsp->candidates_num)); + } + } + +} + +void rtw_wnm_hdr_init(_adapter *padapter, + struct xmit_frame *pactionframe, u8 *pmac, + u8 action, u8 **pcontent) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct pkt_attrib *pattrib; + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *pfctrl; + u8 category; + + pattrib = &(pactionframe->attrib); + update_mgntframe_attrib(padapter, pattrib); + _rtw_memset(pactionframe->buf_addr, 0, (WLANHDR_OFFSET + TXDESC_OFFSET)); + + *pcontent = (u8 *)(pactionframe->buf_addr + TXDESC_OFFSET); + pwlanhdr = (struct rtw_ieee80211_hdr *)(*pcontent); + pfctrl = &(pwlanhdr->frame_ctl); + *(pfctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, pmac, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(*pcontent, WIFI_ACTION); + + *pcontent += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + category = RTW_WLAN_CATEGORY_WNM; + *pcontent = rtw_set_fixed_ie(*pcontent, 1, &(category), &(pattrib->pktlen)); + *pcontent = rtw_set_fixed_ie(*pcontent, 1, &(action), &(pattrib->pktlen)); +} + +void rtw_wnm_build_btm_req_ies(_adapter *padapter, + u8 **pframe, struct pkt_attrib *pattrib, + struct btm_req_hdr *phdr, u8 *purl, u32 url_len, + u8 *pcandidates, u8 candidate_cnt) +{ + int i; + + *pframe = rtw_set_fixed_ie(*pframe, 1, + &phdr->dialog_token, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 1, + &phdr->req_mode, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 2, + (u8 *)&phdr->disassoc_timer, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 1, + &phdr->validity_interval, &(pattrib->pktlen)); + + if (phdr->req_mode & BSS_TERMINATION_INCLUDED) { + *pframe = rtw_set_fixed_ie(*pframe, 1, + &phdr->term_duration.id, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 1, + &phdr->term_duration.len, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 8, + (u8 *)&phdr->term_duration.tsf, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 2, + (u8 *)&phdr->term_duration.duration, &(pattrib->pktlen)); + } + + if ((purl != NULL) && (url_len > 0) && + (phdr->req_mode & ESS_DISASSOC_IMMINENT)) { + *pframe = rtw_set_fixed_ie(*pframe, 1, + (u8 *)&url_len, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, + url_len, purl, &(pattrib->pktlen)); + } + + if ((pcandidates != NULL) && (candidate_cnt > 0)) { + for (i=0; inb_rpt); + + *pframe = rtw_set_fixed_ie(*pframe, 1, + &pcandidate->nb_rpt.id, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 1, + &pcandidate->nb_rpt.len, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, ETH_ALEN, + pcandidate->nb_rpt.bssid, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 4, + (u8 *)&pcandidate->nb_rpt.bss_info, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 1, + &pcandidate->nb_rpt.reg_class, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 1, + &pcandidate->nb_rpt.ch_num, &(pattrib->pktlen)); + *pframe = rtw_set_fixed_ie(*pframe, 1, + &pcandidate->nb_rpt.phy_type, &(pattrib->pktlen)); + *pframe = rtw_set_ie(*pframe, WNM_BTM_CAND_PREF_SUBEID, 1, + (u8 *)&pcandidate->preference, &(pattrib->pktlen)); + } + } + +} + +void rtw_wnm_issue_btm_req(_adapter *padapter, + u8 *pmac, struct btm_req_hdr *phdr, u8 *purl, u32 url_len, + u8 *pcandidates, u8 candidate_cnt) +{ + struct roam_nb_info *pnb = &(padapter->mlmepriv.nb_info); + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + u8 action, *pframe, dialog_token = 0; + + if (!pmac || is_zero_mac_addr(pmac) + || is_broadcast_mac_addr(pmac)) + return ; + + if ((pmgntframe = alloc_mgtxmitframe(pxmitpriv)) == NULL) + return ; + + rtw_wnm_hdr_init(padapter, pmgntframe, pmac, + RTW_WLAN_ACTION_WNM_BTM_REQ, &pframe); + + pattrib = &(pmgntframe->attrib); + rtw_wnm_build_btm_req_ies(padapter, &pframe, pattrib, + phdr, purl, url_len, pcandidates, candidate_cnt); + + if (0) { + u8 *__p = (u8 *)(pmgntframe->buf_addr + TXDESC_OFFSET); + RTW_WNM_DUMP("WNM BTM REQ :", __p, pattrib->pktlen); + } + + pattrib->last_txcmdsz = pattrib->pktlen; + dump_mgntframe(padapter, pmgntframe); + RTW_INFO("WNM: BSS Transition Management Request sent\n"); +} + +void rtw_wnm_issue_action(_adapter *padapter, + u8 action, u8 reason, u8 dialog) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct xmit_frame *pmgntframe; + struct rtw_ieee80211_hdr *pwlanhdr; + struct pkt_attrib *pattrib; + u8 category, termination_delay, *pframe, dialog_token = 0; +#ifdef CONFIG_RTW_MBO + u8 mbo_trans_rej_res = 1; /* Unspecified reason */ + u8 mbo_notif_req_type ; +#endif + u16 *fctrl; + + if ((pmgntframe = alloc_mgtxmitframe(pxmitpriv)) == NULL) + return ; + + pattrib = &(pmgntframe->attrib); + update_mgntframe_attrib(padapter, pattrib); + _rtw_memset(pmgntframe->buf_addr, 0, (WLANHDR_OFFSET + TXDESC_OFFSET)); + + pframe = (u8 *)(pmgntframe->buf_addr + TXDESC_OFFSET); + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + category = RTW_WLAN_CATEGORY_WNM; + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + + switch (action) { + case RTW_WLAN_ACTION_WNM_BTM_QUERY: + dialog_token++; + pframe = rtw_set_fixed_ie(pframe, 1, &(dialog_token), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(reason), &(pattrib->pktlen)); + RTW_INFO("WNM: BSS Transition Management Query sent\n"); + break; + case RTW_WLAN_ACTION_WNM_BTM_RSP: + dialog_token = dialog; + termination_delay = 0; + pframe = rtw_set_fixed_ie(pframe, 1, &(dialog_token), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(reason), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(termination_delay), &(pattrib->pktlen)); + if (!reason && !is_zero_mac_addr(pmlmepriv->nb_info.roam_target_addr)) { + pframe = rtw_set_fixed_ie(pframe, 6, + pmlmepriv->nb_info.roam_target_addr, &(pattrib->pktlen)); + } + +#ifdef CONFIG_RTW_MBO + rtw_mbo_build_trans_reject_reason_attr(padapter, + &pframe, pattrib, &mbo_trans_rej_res); +#endif + + RTW_INFO("WNM: BSS Transition Management Response sent(reason:%d)\n", reason); + break; + case RTW_WLAN_ACTION_WNM_NOTIF_REQ: +#ifdef CONFIG_RTW_MBO + dialog_token++; + mbo_notif_req_type = WLAN_EID_VENDOR_SPECIFIC; + pframe = rtw_set_fixed_ie(pframe, 1, &(dialog_token), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(mbo_notif_req_type), &(pattrib->pktlen)); + rtw_mbo_build_wnm_notification(padapter, &pframe, pattrib); + RTW_INFO("WNM: Notification request sent\n"); +#endif + break; + default: + goto exit; + } + + pattrib->last_txcmdsz = pattrib->pktlen; + dump_mgntframe(padapter, pmgntframe); + +exit: + return; +} + +/* argument req_ie@cfg80211_roamed()/cfg80211_connect_result() + is association request IEs format. if driver used reassoc-req format, + RSN IE could not be parsed @supplicant process */ +void rtw_wnm_update_reassoc_req_ie(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u32 dup_len, offset; + u8 *pdup; + + if (!pmlmepriv->assoc_req || !pmlmepriv->assoc_req_len) + return; + + /* total len is assoc req len without Current AP Field*/ + dup_len = pmlmepriv->assoc_req_len - ETH_ALEN; + + /* offset is a len of 80211 header + capability(2B) + listen interval(2B) */ + offset = sizeof(struct rtw_ieee80211_hdr_3addr) + 4; + + pdup = rtw_zmalloc(dup_len); + if (pdup) { + /* remove Current AP Field @reassoc req IE */ + _rtw_memcpy(pdup, pmlmepriv->assoc_req, offset); + _rtw_memcpy(pdup + offset, pmlmepriv->assoc_req + offset + ETH_ALEN, + pmlmepriv->assoc_req_len - offset); + rtw_buf_update(&pmlmepriv->assoc_req, + &pmlmepriv->assoc_req_len, pdup, dup_len); + rtw_mfree(pdup, dup_len); + } +} +#endif /* CONFIG_RTW_WNM */ + +#if defined(CONFIG_RTW_WNM) || defined(CONFIG_RTW_80211K) +void rtw_roam_nb_info_init(_adapter *padapter) +{ + struct roam_nb_info *pnb = &(padapter->mlmepriv.nb_info); + struct btm_rpt_cache *pcache = &(pnb->btm_cache); + + _rtw_memset(&pnb->nb_rpt, 0, sizeof(pnb->nb_rpt)); + _rtw_memset(&pnb->nb_rpt_ch_list, 0, sizeof(pnb->nb_rpt_ch_list)); + _rtw_memset(&pnb->roam_target_addr, 0, ETH_ALEN); + pnb->nb_rpt_valid = _FALSE; + pnb->nb_rpt_ch_list_num = 0; + pnb->preference_en = _FALSE; + pnb->nb_rpt_is_same = _TRUE; + pnb->last_nb_rpt_entries = 0; + pnb->disassoc_waiting = -1; +#ifdef CONFIG_RTW_WNM + pnb->features = 0; + /* pnb->features |= RTW_WNM_FEATURE_BTM_REQ_EN; */ + +#ifdef CONFIG_PLATFORM_CMAP_INTFS + pnb->features |= RTW_WNM_FEATURE_BTM_REQ_EN; +#endif + + rtw_init_timer(&pnb->roam_scan_timer, + padapter, rtw_wnm_roam_scan_hdl, + padapter); + rtw_init_timer(&pnb->disassoc_chk_timer, + padapter, rtw_wnm_disassoc_chk_hdl, + padapter); + + _rtw_memset(pcache, 0, sizeof(struct btm_rpt_cache)); + pcache->validity_time = wnm_defualt_validity_time; + pcache->disassoc_time= wnm_default_disassoc_time ; +#endif +} + +u8 rtw_roam_nb_scan_list_set( + _adapter *padapter, struct sitesurvey_parm *pparm) +{ + u8 ret = _FALSE; + u32 i; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct roam_nb_info *pnb = &(pmlmepriv->nb_info); + +#ifdef CONFIG_RTW_80211R + if (!rtw_chk_roam_flags(padapter, RTW_ROAM_ACTIVE) + && !rtw_ft_chk_flags(padapter, RTW_FT_BTM_ROAM)) + return ret; +#endif + + if (!pmlmepriv->need_to_roam) + return ret; + + if ((!pmlmepriv->nb_info.nb_rpt_valid) || (!pnb->nb_rpt_ch_list_num)) + return ret; + + if (!pparm) + return ret; + + rtw_init_sitesurvey_parm(padapter, pparm); + if (rtw_roam_busy_scan(padapter, pnb)) { + pparm->ch_num = 1; + pparm->ch[pmlmepriv->ch_cnt].hw_value = + pnb->nb_rpt_ch_list[pmlmepriv->ch_cnt].hw_value; + pmlmepriv->ch_cnt++; + ret = _TRUE; + + RTW_WNM_INFO("%s: ch_cnt=%u, (%u)hw_value=%u\n", + __func__, pparm->ch_num, pmlmepriv->ch_cnt, + pparm->ch[pmlmepriv->ch_cnt].hw_value); + + if (pmlmepriv->ch_cnt == pnb->nb_rpt_ch_list_num) { + pmlmepriv->nb_info.nb_rpt_valid = _FALSE; + pmlmepriv->ch_cnt = 0; + } + goto set_bssid_list; + } + + pparm->ch_num = (pnb->nb_rpt_ch_list_num > RTW_CHANNEL_SCAN_AMOUNT)? + (RTW_CHANNEL_SCAN_AMOUNT):(pnb->nb_rpt_ch_list_num); + for (i=0; ich_num; i++) { + pparm->ch[i].hw_value = pnb->nb_rpt_ch_list[i].hw_value; + pparm->ch[i].flags = RTW_IEEE80211_CHAN_PASSIVE_SCAN; + } + + pmlmepriv->nb_info.nb_rpt_valid = _FALSE; + pmlmepriv->ch_cnt = 0; + ret = _TRUE; + +set_bssid_list: + rtw_set_802_11_bssid_list_scan(padapter, pparm); + return ret; +} + +static u8 rtw_wnm_nb_elem_parsing( + u8* pdata, u32 data_len, u8 from_btm, + u32 *nb_rpt_num, u8 *nb_rpt_is_same, + struct roam_nb_info *pnb, struct wnm_btm_cant *pcandidates) +{ + u8 bfound = _FALSE, ret = _SUCCESS; + u8 *ptr, *pend, *op; + u32 elem_len, subelem_len, op_len; + u32 i, nb_rpt_entries = 0; + struct nb_rpt_hdr *pie; + struct wnm_btm_cant *pcandidate; + + if ((!pdata) || (!pnb)) + return _FAIL; + + if ((from_btm) && (!pcandidates)) + return _FAIL; + + ptr = pdata; + pend = ptr + data_len; + elem_len = data_len; + subelem_len = (u32)*(pdata+1); + + for (i=0; i < RTW_MAX_NB_RPT_NUM; i++) { + if (((ptr + 7) > pend) || (elem_len < subelem_len)) + break; + + if (*ptr != RTW_WLAN_ACTION_WNM_NB_RPT_ELEM) { + RTW_WNM_INFO("WNM: end of data(0x%2x)!\n", *ptr); + break; + } + + pie = (struct nb_rpt_hdr *)ptr; + if (from_btm) { + op = rtw_get_ie((u8 *)(ptr+15), + WNM_BTM_CAND_PREF_SUBEID, + &op_len, (subelem_len - 15)); + } + + ptr = (u8 *)(ptr + subelem_len + 2); + elem_len -= (subelem_len +2); + subelem_len = *(ptr+1); + if (from_btm) { + pcandidate = (pcandidates + i); + _rtw_memcpy(&pcandidate->nb_rpt, pie, sizeof(struct nb_rpt_hdr)); + if (op && (op_len !=0)) { + pcandidate->preference = *(op + 2); + bfound = _TRUE; + } else + pcandidate->preference = 0; + + RTW_WNM_INFO("WNM: preference check bssid("MAC_FMT + ") ,bss_info(0x%04X), reg_class(0x%02X), ch(%d)," + " phy_type(0x%02X), preference(0x%02X)\n", + MAC_ARG(pcandidate->nb_rpt.bssid), pcandidate->nb_rpt.bss_info, + pcandidate->nb_rpt.reg_class, pcandidate->nb_rpt.ch_num, + pcandidate->nb_rpt.phy_type, pcandidate->preference); + } else { + if (_rtw_memcmp(&pnb->nb_rpt[i], pie, sizeof(struct nb_rpt_hdr)) == _FALSE) + *nb_rpt_is_same = _FALSE; + _rtw_memcpy(&pnb->nb_rpt[i], pie, sizeof(struct nb_rpt_hdr)); + } + nb_rpt_entries++; + } + + if (from_btm) + pnb->preference_en = (bfound)?_TRUE:_FALSE; + + *nb_rpt_num = nb_rpt_entries; + return ret; +} + +/* selection sorting based on preference value + * IN : nb_rpt_entries - candidate num + * IN/OUT : pcandidates - candidate list + * return : TRUE - means pcandidates is updated. + */ +static u8 rtw_wnm_candidates_sorting( + u32 nb_rpt_entries, struct wnm_btm_cant *pcandidates) +{ + u8 updated = _FALSE; + u32 i, j, pos; + struct wnm_btm_cant swap; + struct wnm_btm_cant *pcant_1, *pcant_2; + + if ((!nb_rpt_entries) || (!pcandidates)) + return updated; + + for (i=0; i < (nb_rpt_entries - 1); i++) { + pos = i; + for (j=(i + 1); j < nb_rpt_entries; j++) { + pcant_1 = pcandidates+pos; + pcant_2 = pcandidates+j; + if ((pcant_1->preference) < (pcant_2->preference)) + pos = j; + } + + if (pos != i) { + updated = _TRUE; + _rtw_memcpy(&swap, (pcandidates+i), sizeof(struct wnm_btm_cant)); + _rtw_memcpy((pcandidates+i), (pcandidates+pos), sizeof(struct wnm_btm_cant)); + _rtw_memcpy((pcandidates+pos), &swap, sizeof(struct wnm_btm_cant)); + } + } + return updated; +} + +static void rtw_wnm_nb_info_update( + u32 nb_rpt_entries, u8 from_btm, + struct roam_nb_info *pnb, struct wnm_btm_cant *pcandidates, + u8 *nb_rpt_is_same) +{ + u8 is_found; + u32 i, j; + struct wnm_btm_cant *pcand; + + if (!pnb) + return; + + pnb->nb_rpt_ch_list_num = 0; + for (i=0; inb_rpt[i], &pcand->nb_rpt, + sizeof(struct nb_rpt_hdr)) == _FALSE) + *nb_rpt_is_same = _FALSE; + _rtw_memcpy(&pnb->nb_rpt[i], &pcand->nb_rpt, sizeof(struct nb_rpt_hdr)); + } + + RTW_WNM_INFO("WNM: bssid(" MAC_FMT + ") , bss_info(0x%04X), reg_class(0x%02X), ch_num(%d), phy_type(0x%02X)\n", + MAC_ARG(pnb->nb_rpt[i].bssid), pnb->nb_rpt[i].bss_info, + pnb->nb_rpt[i].reg_class, pnb->nb_rpt[i].ch_num, + pnb->nb_rpt[i].phy_type); + + if (pnb->nb_rpt[i].ch_num == 0) + continue; + + for (j=0; jnb_rpt[i].ch_num == pnb->nb_rpt_ch_list[j].hw_value) { + is_found = _TRUE; + break; + } + } + + if (!is_found) { + pnb->nb_rpt_ch_list[pnb->nb_rpt_ch_list_num].hw_value = pnb->nb_rpt[i].ch_num; + pnb->nb_rpt_ch_list_num++; + } + } +} + +static void rtw_wnm_btm_candidate_select(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct roam_nb_info *pnb = &(padapter->mlmepriv.nb_info); + struct wlan_network *pnetwork; + u8 bfound = _FALSE; + u8 ignore_currrent = _FALSE; + u32 i; + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_chk_flags(padapter, RTW_FT_BTM_ROAM)) + ignore_currrent = _TRUE; +#endif + + for (i = 0; i < pnb->last_nb_rpt_entries; i++) { + if (ignore_currrent && + (_rtw_memcmp(pnb->nb_rpt[i].bssid,\ + padapter->mlmepriv.cur_network.network.MacAddress, ETH_ALEN))) { + RTW_WNM_INFO("WNM : ignore candidate "MAC_FMT" for it's connected(%u)!\n", + MAC_ARG(pnb->nb_rpt[i].bssid), i); + continue; + } + + pnetwork = rtw_find_network( + &(pmlmepriv->scanned_queue), + pnb->nb_rpt[i].bssid); + + if (pnetwork) { + bfound = _TRUE; + break; + } + } + + if (bfound) { + _rtw_memcpy(pnb->roam_target_addr, pnb->nb_rpt[i].bssid, ETH_ALEN); + RTW_INFO("WNM : select btm entry(%d) - %s("MAC_FMT", ch:%u) rssi:%d\n" + , i + , pnetwork->network.Ssid.Ssid + , MAC_ARG(pnetwork->network.MacAddress) + , pnetwork->network.Configuration.DSConfig + , (int)pnetwork->network.Rssi); + } else + _rtw_memset(pnb->roam_target_addr,0, ETH_ALEN); +} + +u32 rtw_wnm_btm_candidates_survey( + _adapter *padapter, u8* pframe, u32 elem_len, u8 from_btm) +{ + struct roam_nb_info *pnb = &(padapter->mlmepriv.nb_info); + struct wnm_btm_cant *pcandidate_list = NULL; + u8 nb_rpt_is_same = _TRUE; + u32 ret = _FAIL; + u32 nb_rpt_entries = 0; + + if (from_btm) { + u32 mlen = sizeof(struct wnm_btm_cant) * RTW_MAX_NB_RPT_NUM; + pcandidate_list = (struct wnm_btm_cant *)rtw_malloc(mlen); + if (pcandidate_list == NULL) + goto exit; + } + + /*clean the status set last time*/ + _rtw_memset(&pnb->nb_rpt_ch_list, 0, sizeof(pnb->nb_rpt_ch_list)); + pnb->nb_rpt_valid = _FALSE; + if (!rtw_wnm_nb_elem_parsing( + pframe, elem_len, from_btm, + &nb_rpt_entries, &nb_rpt_is_same, + pnb, pcandidate_list)) + goto exit; + + if (nb_rpt_entries != 0) { + if ((from_btm) && (rtw_wnm_btm_preference_cap(padapter))) + rtw_wnm_candidates_sorting(nb_rpt_entries, pcandidate_list); + + rtw_wnm_nb_info_update( + nb_rpt_entries, from_btm, + pnb, pcandidate_list, &nb_rpt_is_same); + } + + RTW_WNM_INFO("nb_rpt_is_same = %d, nb_rpt_entries = %d, last_nb_rpt_entries = %d\n", + nb_rpt_is_same, nb_rpt_entries, pnb->last_nb_rpt_entries); + if ((nb_rpt_is_same == _TRUE) && (nb_rpt_entries == pnb->last_nb_rpt_entries)) + pnb->nb_rpt_is_same = _TRUE; + else { + pnb->nb_rpt_is_same = _FALSE; + pnb->last_nb_rpt_entries = nb_rpt_entries; + } + + if ((from_btm) && (nb_rpt_entries != 0)) + rtw_wnm_btm_candidate_select(padapter); + + pnb->nb_rpt_valid = _TRUE; + ret = _SUCCESS; + +exit: + if (from_btm && pcandidate_list) + rtw_mfree((u8 *)pcandidate_list, sizeof(struct wnm_btm_cant) * RTW_MAX_NB_RPT_NUM); + + return ret; +} + +#endif /*defined(CONFIG_RTW_WNM) || defined(CONFIG_RTW_80211K) */ + diff --git a/core/rtw_xmit.c b/core/rtw_xmit.c new file mode 100644 index 0000000..015ec75 --- /dev/null +++ b/core/rtw_xmit.c @@ -0,0 +1,6653 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_XMIT_C_ + +#include +#include + +static u8 P802_1H_OUI[P80211_OUI_LEN] = { 0x00, 0x00, 0xf8 }; +static u8 RFC1042_OUI[P80211_OUI_LEN] = { 0x00, 0x00, 0x00 }; + +static void _init_txservq(struct tx_servq *ptxservq) +{ + _rtw_init_listhead(&ptxservq->tx_pending); + _rtw_init_queue(&ptxservq->sta_pending); + ptxservq->qcnt = 0; +} + + +void _rtw_init_sta_xmit_priv(struct sta_xmit_priv *psta_xmitpriv) +{ + + + _rtw_memset((unsigned char *)psta_xmitpriv, 0, sizeof(struct sta_xmit_priv)); + + _rtw_spinlock_init(&psta_xmitpriv->lock); + + /* for(i = 0 ; i < MAX_NUMBLKS; i++) */ + /* _init_txservq(&(psta_xmitpriv->blk_q[i])); */ + + _init_txservq(&psta_xmitpriv->be_q); + _init_txservq(&psta_xmitpriv->bk_q); + _init_txservq(&psta_xmitpriv->vi_q); + _init_txservq(&psta_xmitpriv->vo_q); +#ifdef CONFIG_RTW_MGMT_QUEUE + _init_txservq(&psta_xmitpriv->mgmt_q); +#endif + _rtw_init_listhead(&psta_xmitpriv->legacy_dz); + _rtw_init_listhead(&psta_xmitpriv->apsd); + + +} + +void rtw_init_xmit_block(_adapter *padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + _rtw_spinlock_init(&dvobj->xmit_block_lock); + dvobj->xmit_block = XMIT_BLOCK_NONE; + +} +void rtw_free_xmit_block(_adapter *padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + _rtw_spinlock_free(&dvobj->xmit_block_lock); +} + +s32 _rtw_init_xmit_priv(struct xmit_priv *pxmitpriv, _adapter *padapter) +{ + int i; + struct xmit_buf *pxmitbuf; + struct xmit_frame *pxframe; + sint res = _SUCCESS; + + + /* We don't need to memset padapter->XXX to zero, because adapter is allocated by rtw_zvmalloc(). */ + /* _rtw_memset((unsigned char *)pxmitpriv, 0, sizeof(struct xmit_priv)); */ + + _rtw_spinlock_init(&pxmitpriv->lock); + _rtw_spinlock_init(&pxmitpriv->lock_sctx); + _rtw_init_sema(&pxmitpriv->xmit_sema, 0); + + /* + Please insert all the queue initializaiton using _rtw_init_queue below + */ + + pxmitpriv->adapter = padapter; + + /* for(i = 0 ; i < MAX_NUMBLKS; i++) */ + /* _rtw_init_queue(&pxmitpriv->blk_strms[i]); */ + + _rtw_init_queue(&pxmitpriv->be_pending); + _rtw_init_queue(&pxmitpriv->bk_pending); + _rtw_init_queue(&pxmitpriv->vi_pending); + _rtw_init_queue(&pxmitpriv->vo_pending); + _rtw_init_queue(&pxmitpriv->mgmt_pending); + + /* _rtw_init_queue(&pxmitpriv->legacy_dz_queue); */ + /* _rtw_init_queue(&pxmitpriv->apsd_queue); */ + + _rtw_init_queue(&pxmitpriv->free_xmit_queue); + + /* + Please allocate memory with the sz = (struct xmit_frame) * NR_XMITFRAME, + and initialize free_xmit_frame below. + Please also apply free_txobj to link_up all the xmit_frames... + */ + + pxmitpriv->pallocated_frame_buf = rtw_zvmalloc(NR_XMITFRAME * sizeof(struct xmit_frame) + 4); + + if (pxmitpriv->pallocated_frame_buf == NULL) { + pxmitpriv->pxmit_frame_buf = NULL; + res = _FAIL; + goto exit; + } + pxmitpriv->pxmit_frame_buf = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(pxmitpriv->pallocated_frame_buf), 4); + /* pxmitpriv->pxmit_frame_buf = pxmitpriv->pallocated_frame_buf + 4 - */ + /* ((SIZE_PTR) (pxmitpriv->pallocated_frame_buf) &3); */ + + pxframe = (struct xmit_frame *) pxmitpriv->pxmit_frame_buf; + + for (i = 0; i < NR_XMITFRAME; i++) { + _rtw_init_listhead(&(pxframe->list)); + + pxframe->padapter = padapter; + pxframe->frame_tag = NULL_FRAMETAG; + + pxframe->pkt = NULL; + + pxframe->buf_addr = NULL; + pxframe->pxmitbuf = NULL; + + rtw_list_insert_tail(&(pxframe->list), &(pxmitpriv->free_xmit_queue.queue)); + + pxframe++; + } + + pxmitpriv->free_xmitframe_cnt = NR_XMITFRAME; + + pxmitpriv->frag_len = MAX_FRAG_THRESHOLD; + + + /* init xmit_buf */ + _rtw_init_queue(&pxmitpriv->free_xmitbuf_queue); + _rtw_init_queue(&pxmitpriv->pending_xmitbuf_queue); + + pxmitpriv->pallocated_xmitbuf = rtw_zvmalloc(NR_XMITBUFF * sizeof(struct xmit_buf) + 4); + + if (pxmitpriv->pallocated_xmitbuf == NULL) { + res = _FAIL; + goto exit; + } + + pxmitpriv->pxmitbuf = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(pxmitpriv->pallocated_xmitbuf), 4); + /* pxmitpriv->pxmitbuf = pxmitpriv->pallocated_xmitbuf + 4 - */ + /* ((SIZE_PTR) (pxmitpriv->pallocated_xmitbuf) &3); */ + + pxmitbuf = (struct xmit_buf *)pxmitpriv->pxmitbuf; + + for (i = 0; i < NR_XMITBUFF; i++) { + _rtw_init_listhead(&pxmitbuf->list); + + pxmitbuf->priv_data = NULL; + pxmitbuf->padapter = padapter; + pxmitbuf->buf_tag = XMITBUF_DATA; + + /* Tx buf allocation may fail sometimes, so sleep and retry. */ + res = rtw_os_xmit_resource_alloc(padapter, pxmitbuf, (MAX_XMITBUF_SZ + XMITBUF_ALIGN_SZ), _TRUE); + if (res == _FAIL) { + rtw_msleep_os(10); + res = rtw_os_xmit_resource_alloc(padapter, pxmitbuf, (MAX_XMITBUF_SZ + XMITBUF_ALIGN_SZ), _TRUE); + if (res == _FAIL) + goto exit; + } + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitbuf->phead = pxmitbuf->pbuf; + pxmitbuf->pend = pxmitbuf->pbuf + MAX_XMITBUF_SZ; + pxmitbuf->len = 0; + pxmitbuf->pdata = pxmitbuf->ptail = pxmitbuf->phead; +#endif + + pxmitbuf->flags = XMIT_VO_QUEUE; + + rtw_list_insert_tail(&pxmitbuf->list, &(pxmitpriv->free_xmitbuf_queue.queue)); +#ifdef DBG_XMIT_BUF + pxmitbuf->no = i; +#endif + + pxmitbuf++; + + } + + pxmitpriv->free_xmitbuf_cnt = NR_XMITBUFF; + + /* init xframe_ext queue, the same count as extbuf */ + _rtw_init_queue(&pxmitpriv->free_xframe_ext_queue); + + pxmitpriv->xframe_ext_alloc_addr = rtw_zvmalloc(NR_XMIT_EXTBUFF * sizeof(struct xmit_frame) + 4); + + if (pxmitpriv->xframe_ext_alloc_addr == NULL) { + pxmitpriv->xframe_ext = NULL; + res = _FAIL; + goto exit; + } + pxmitpriv->xframe_ext = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(pxmitpriv->xframe_ext_alloc_addr), 4); + pxframe = (struct xmit_frame *)pxmitpriv->xframe_ext; + + for (i = 0; i < NR_XMIT_EXTBUFF; i++) { + _rtw_init_listhead(&(pxframe->list)); + + pxframe->padapter = padapter; + pxframe->frame_tag = NULL_FRAMETAG; + + pxframe->pkt = NULL; + + pxframe->buf_addr = NULL; + pxframe->pxmitbuf = NULL; + + pxframe->ext_tag = 1; + + rtw_list_insert_tail(&(pxframe->list), &(pxmitpriv->free_xframe_ext_queue.queue)); + + pxframe++; + } + pxmitpriv->free_xframe_ext_cnt = NR_XMIT_EXTBUFF; + + /* Init xmit extension buff */ + _rtw_init_queue(&pxmitpriv->free_xmit_extbuf_queue); + + pxmitpriv->pallocated_xmit_extbuf = rtw_zvmalloc(NR_XMIT_EXTBUFF * sizeof(struct xmit_buf) + 4); + + if (pxmitpriv->pallocated_xmit_extbuf == NULL) { + res = _FAIL; + goto exit; + } + + pxmitpriv->pxmit_extbuf = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(pxmitpriv->pallocated_xmit_extbuf), 4); + + pxmitbuf = (struct xmit_buf *)pxmitpriv->pxmit_extbuf; + + for (i = 0; i < NR_XMIT_EXTBUFF; i++) { + _rtw_init_listhead(&pxmitbuf->list); + + pxmitbuf->priv_data = NULL; + pxmitbuf->padapter = padapter; + pxmitbuf->buf_tag = XMITBUF_MGNT; + + res = rtw_os_xmit_resource_alloc(padapter, pxmitbuf, MAX_XMIT_EXTBUF_SZ + XMITBUF_ALIGN_SZ, _TRUE); + if (res == _FAIL) { + res = _FAIL; + goto exit; + } + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitbuf->phead = pxmitbuf->pbuf; + pxmitbuf->pend = pxmitbuf->pbuf + MAX_XMIT_EXTBUF_SZ; + pxmitbuf->len = 0; + pxmitbuf->pdata = pxmitbuf->ptail = pxmitbuf->phead; +#endif + + rtw_list_insert_tail(&pxmitbuf->list, &(pxmitpriv->free_xmit_extbuf_queue.queue)); +#ifdef DBG_XMIT_BUF_EXT + pxmitbuf->no = i; +#endif + pxmitbuf++; + + } + + pxmitpriv->free_xmit_extbuf_cnt = NR_XMIT_EXTBUFF; + + for (i = 0; i < CMDBUF_MAX; i++) { + pxmitbuf = &pxmitpriv->pcmd_xmitbuf[i]; + if (pxmitbuf) { + _rtw_init_listhead(&pxmitbuf->list); + + pxmitbuf->priv_data = NULL; + pxmitbuf->padapter = padapter; + pxmitbuf->buf_tag = XMITBUF_CMD; + + res = rtw_os_xmit_resource_alloc(padapter, pxmitbuf, MAX_CMDBUF_SZ + XMITBUF_ALIGN_SZ, _TRUE); + if (res == _FAIL) { + res = _FAIL; + goto exit; + } + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitbuf->phead = pxmitbuf->pbuf; + pxmitbuf->pend = pxmitbuf->pbuf + MAX_CMDBUF_SZ; + pxmitbuf->len = 0; + pxmitbuf->pdata = pxmitbuf->ptail = pxmitbuf->phead; +#endif + pxmitbuf->alloc_sz = MAX_CMDBUF_SZ + XMITBUF_ALIGN_SZ; + } + } + + rtw_alloc_hwxmits(padapter); + rtw_init_hwxmits(pxmitpriv->hwxmits, pxmitpriv->hwxmit_entry); + + for (i = 0; i < 4; i++) + pxmitpriv->wmm_para_seq[i] = i; + +#ifdef CONFIG_USB_HCI + pxmitpriv->txirp_cnt = 1; + + _rtw_init_sema(&(pxmitpriv->tx_retevt), 0); + + /* per AC pending irp */ + pxmitpriv->beq_cnt = 0; + pxmitpriv->bkq_cnt = 0; + pxmitpriv->viq_cnt = 0; + pxmitpriv->voq_cnt = 0; +#endif + + +#ifdef CONFIG_XMIT_ACK + pxmitpriv->ack_tx = _FALSE; + _rtw_mutex_init(&pxmitpriv->ack_tx_mutex); + rtw_sctx_init(&pxmitpriv->ack_tx_ops, 0); +#endif + +#ifdef CONFIG_TX_AMSDU + rtw_init_timer(&(pxmitpriv->amsdu_vo_timer), padapter, + rtw_amsdu_vo_timeout_handler, padapter); + pxmitpriv->amsdu_vo_timeout = RTW_AMSDU_TIMER_UNSET; + + rtw_init_timer(&(pxmitpriv->amsdu_vi_timer), padapter, + rtw_amsdu_vi_timeout_handler, padapter); + pxmitpriv->amsdu_vi_timeout = RTW_AMSDU_TIMER_UNSET; + + rtw_init_timer(&(pxmitpriv->amsdu_be_timer), padapter, + rtw_amsdu_be_timeout_handler, padapter); + pxmitpriv->amsdu_be_timeout = RTW_AMSDU_TIMER_UNSET; + + rtw_init_timer(&(pxmitpriv->amsdu_bk_timer), padapter, + rtw_amsdu_bk_timeout_handler, padapter); + pxmitpriv->amsdu_bk_timeout = RTW_AMSDU_TIMER_UNSET; + + pxmitpriv->amsdu_debug_set_timer = 0; + pxmitpriv->amsdu_debug_timeout = 0; + pxmitpriv->amsdu_debug_coalesce_one = 0; + pxmitpriv->amsdu_debug_coalesce_two = 0; +#endif +#ifdef DBG_TXBD_DESC_DUMP + pxmitpriv->dump_txbd_desc = 0; +#endif + rtw_init_xmit_block(padapter); + rtw_hal_init_xmit_priv(padapter); + +exit: + + + return res; +} + +void rtw_mfree_xmit_priv_lock(struct xmit_priv *pxmitpriv); +void rtw_mfree_xmit_priv_lock(struct xmit_priv *pxmitpriv) +{ + _rtw_spinlock_free(&pxmitpriv->lock); + _rtw_free_sema(&pxmitpriv->xmit_sema); + + _rtw_spinlock_free(&pxmitpriv->be_pending.lock); + _rtw_spinlock_free(&pxmitpriv->bk_pending.lock); + _rtw_spinlock_free(&pxmitpriv->vi_pending.lock); + _rtw_spinlock_free(&pxmitpriv->vo_pending.lock); + _rtw_spinlock_free(&pxmitpriv->mgmt_pending.lock); + + /* _rtw_spinlock_free(&pxmitpriv->legacy_dz_queue.lock); */ + /* _rtw_spinlock_free(&pxmitpriv->apsd_queue.lock); */ + + _rtw_spinlock_free(&pxmitpriv->free_xmit_queue.lock); + _rtw_spinlock_free(&pxmitpriv->free_xmitbuf_queue.lock); + _rtw_spinlock_free(&pxmitpriv->pending_xmitbuf_queue.lock); +} + + +void _rtw_free_xmit_priv(struct xmit_priv *pxmitpriv) +{ + int i; + _adapter *padapter = pxmitpriv->adapter; + struct xmit_frame *pxmitframe = (struct xmit_frame *) pxmitpriv->pxmit_frame_buf; + struct xmit_buf *pxmitbuf = (struct xmit_buf *)pxmitpriv->pxmitbuf; + + + rtw_hal_free_xmit_priv(padapter); + + rtw_mfree_xmit_priv_lock(pxmitpriv); + + if (pxmitpriv->pxmit_frame_buf == NULL) + goto out; + + for (i = 0; i < NR_XMITFRAME; i++) { + rtw_os_xmit_complete(padapter, pxmitframe); + + pxmitframe++; + } + + for (i = 0; i < NR_XMITBUFF; i++) { + rtw_os_xmit_resource_free(padapter, pxmitbuf, (MAX_XMITBUF_SZ + XMITBUF_ALIGN_SZ), _TRUE); + + pxmitbuf++; + } + + if (pxmitpriv->pallocated_frame_buf) + rtw_vmfree(pxmitpriv->pallocated_frame_buf, NR_XMITFRAME * sizeof(struct xmit_frame) + 4); + + + if (pxmitpriv->pallocated_xmitbuf) + rtw_vmfree(pxmitpriv->pallocated_xmitbuf, NR_XMITBUFF * sizeof(struct xmit_buf) + 4); + + /* free xframe_ext queue, the same count as extbuf */ + if ((pxmitframe = (struct xmit_frame *)pxmitpriv->xframe_ext)) { + for (i = 0; i < NR_XMIT_EXTBUFF; i++) { + rtw_os_xmit_complete(padapter, pxmitframe); + pxmitframe++; + } + } + if (pxmitpriv->xframe_ext_alloc_addr) + rtw_vmfree(pxmitpriv->xframe_ext_alloc_addr, NR_XMIT_EXTBUFF * sizeof(struct xmit_frame) + 4); + _rtw_spinlock_free(&pxmitpriv->free_xframe_ext_queue.lock); + + /* free xmit extension buff */ + _rtw_spinlock_free(&pxmitpriv->free_xmit_extbuf_queue.lock); + + pxmitbuf = (struct xmit_buf *)pxmitpriv->pxmit_extbuf; + for (i = 0; i < NR_XMIT_EXTBUFF; i++) { + rtw_os_xmit_resource_free(padapter, pxmitbuf, (MAX_XMIT_EXTBUF_SZ + XMITBUF_ALIGN_SZ), _TRUE); + + pxmitbuf++; + } + + if (pxmitpriv->pallocated_xmit_extbuf) + rtw_vmfree(pxmitpriv->pallocated_xmit_extbuf, NR_XMIT_EXTBUFF * sizeof(struct xmit_buf) + 4); + + for (i = 0; i < CMDBUF_MAX; i++) { + pxmitbuf = &pxmitpriv->pcmd_xmitbuf[i]; + if (pxmitbuf != NULL) + rtw_os_xmit_resource_free(padapter, pxmitbuf, MAX_CMDBUF_SZ + XMITBUF_ALIGN_SZ , _TRUE); + } + + rtw_free_hwxmits(padapter); + +#ifdef CONFIG_XMIT_ACK + _rtw_mutex_free(&pxmitpriv->ack_tx_mutex); +#endif + rtw_free_xmit_block(padapter); +out: + return; +} + +u8 rtw_get_tx_bw_mode(_adapter *adapter, struct sta_info *sta) +{ + u8 bw; + + bw = sta->cmn.bw_mode; + if (MLME_STATE(adapter) & WIFI_ASOC_STATE) { + if (adapter->mlmeextpriv.cur_channel <= 14) + bw = rtw_min(bw, ADAPTER_TX_BW_2G(adapter)); + else + bw = rtw_min(bw, ADAPTER_TX_BW_5G(adapter)); + } + + return bw; +} + +void rtw_get_adapter_tx_rate_bmp_by_bw(_adapter *adapter, u8 bw, u16 *r_bmp_cck_ofdm, u32 *r_bmp_ht, u64 *r_bmp_vht) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + u8 fix_bw = 0xFF; + u16 bmp_cck_ofdm = 0; + u32 bmp_ht = 0; + u64 bmp_vht = 0; + int i; + + if (adapter->fix_rate != 0xFF && adapter->fix_bw != 0xFF) + fix_bw = adapter->fix_bw; + + /* TODO: adapter->fix_rate */ + + for (i = 0; i < macid_ctl->num; i++) { + if (!rtw_macid_is_used(macid_ctl, i)) + continue; + if (!rtw_macid_is_iface_specific(macid_ctl, i, adapter)) + continue; + + if (bw == CHANNEL_WIDTH_20) /* CCK, OFDM always 20MHz */ + bmp_cck_ofdm |= macid_ctl->rate_bmp0[i] & 0x00000FFF; + + /* bypass mismatch bandwidth for HT, VHT */ + if ((fix_bw != 0xFF && fix_bw != bw) || (fix_bw == 0xFF && macid_ctl->bw[i] != bw)) + continue; + + if (macid_ctl->vht_en[i]) + bmp_vht |= (macid_ctl->rate_bmp0[i] >> 12) | (macid_ctl->rate_bmp1[i] << 20); + else + bmp_ht |= (macid_ctl->rate_bmp0[i] >> 12) | (macid_ctl->rate_bmp1[i] << 20); + } + + /* TODO: mlmeext->tx_rate*/ + + if (r_bmp_cck_ofdm) + *r_bmp_cck_ofdm = bmp_cck_ofdm; + if (r_bmp_ht) + *r_bmp_ht = bmp_ht; + if (r_bmp_vht) + *r_bmp_vht = bmp_vht; +} + +void rtw_get_shared_macid_tx_rate_bmp_by_bw(struct dvobj_priv *dvobj, u8 bw, u16 *r_bmp_cck_ofdm, u32 *r_bmp_ht, u64 *r_bmp_vht) +{ + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + u16 bmp_cck_ofdm = 0; + u32 bmp_ht = 0; + u64 bmp_vht = 0; + int i; + + for (i = 0; i < macid_ctl->num; i++) { + if (!rtw_macid_is_used(macid_ctl, i)) + continue; + if (!rtw_macid_is_iface_shared(macid_ctl, i)) + continue; + + if (bw == CHANNEL_WIDTH_20) /* CCK, OFDM always 20MHz */ + bmp_cck_ofdm |= macid_ctl->rate_bmp0[i] & 0x00000FFF; + + /* bypass mismatch bandwidth for HT, VHT */ + if (macid_ctl->bw[i] != bw) + continue; + + if (macid_ctl->vht_en[i]) + bmp_vht |= (macid_ctl->rate_bmp0[i] >> 12) | (macid_ctl->rate_bmp1[i] << 20); + else + bmp_ht |= (macid_ctl->rate_bmp0[i] >> 12) | (macid_ctl->rate_bmp1[i] << 20); + } + + if (r_bmp_cck_ofdm) + *r_bmp_cck_ofdm = bmp_cck_ofdm; + if (r_bmp_ht) + *r_bmp_ht = bmp_ht; + if (r_bmp_vht) + *r_bmp_vht = bmp_vht; +} + +void rtw_get_adapter_tx_rate_bmp(_adapter *adapter, u16 r_bmp_cck_ofdm[], u32 r_bmp_ht[], u64 r_bmp_vht[]) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 bw; + u16 bmp_cck_ofdm, tmp_cck_ofdm; + u32 bmp_ht, tmp_ht; + u64 bmp_vht, tmp_vht; + int i; + + for (bw = CHANNEL_WIDTH_20; bw <= CHANNEL_WIDTH_160; bw++) { + bmp_cck_ofdm = bmp_ht = bmp_vht = 0; + if (hal_is_bw_support(adapter, bw)) { + { + rtw_get_adapter_tx_rate_bmp_by_bw(adapter, bw, &tmp_cck_ofdm, &tmp_ht, &tmp_vht); + bmp_cck_ofdm |= tmp_cck_ofdm; + bmp_ht |= tmp_ht; + bmp_vht |= tmp_vht; + } + rtw_get_shared_macid_tx_rate_bmp_by_bw(dvobj, bw, &tmp_cck_ofdm, &tmp_ht, &tmp_vht); + bmp_cck_ofdm |= tmp_cck_ofdm; + bmp_ht |= tmp_ht; + bmp_vht |= tmp_vht; + } + if (bw == CHANNEL_WIDTH_20) + r_bmp_cck_ofdm[bw] = bmp_cck_ofdm; + if (bw <= CHANNEL_WIDTH_40) + r_bmp_ht[bw] = bmp_ht; + if (bw <= CHANNEL_WIDTH_160) + r_bmp_vht[bw] = bmp_vht; + } +} + +void rtw_update_tx_rate_bmp(struct dvobj_priv *dvobj) +{ + struct rf_ctl_t *rf_ctl = dvobj_to_rfctl(dvobj); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 bw; + u16 bmp_cck_ofdm, tmp_cck_ofdm; + u32 bmp_ht, tmp_ht, ori_bmp_ht[2]; + u64 bmp_vht, tmp_vht, ori_bmp_vht[4]; + int i; + + for (bw = CHANNEL_WIDTH_20; bw <= CHANNEL_WIDTH_160; bw++) { + /* backup the original ht & vht bmp */ + if (bw <= CHANNEL_WIDTH_40) + ori_bmp_ht[bw] = rf_ctl->rate_bmp_ht_by_bw[bw]; + if (bw <= CHANNEL_WIDTH_160) + ori_bmp_vht[bw] = rf_ctl->rate_bmp_vht_by_bw[bw]; + + bmp_cck_ofdm = bmp_ht = bmp_vht = 0; + if (hal_is_bw_support(dvobj_get_primary_adapter(dvobj), bw)) { + for (i = 0; i < dvobj->iface_nums; i++) { + if (!dvobj->padapters[i]) + continue; + rtw_get_adapter_tx_rate_bmp_by_bw(dvobj->padapters[i], bw, &tmp_cck_ofdm, &tmp_ht, &tmp_vht); + bmp_cck_ofdm |= tmp_cck_ofdm; + bmp_ht |= tmp_ht; + bmp_vht |= tmp_vht; + } + rtw_get_shared_macid_tx_rate_bmp_by_bw(dvobj, bw, &tmp_cck_ofdm, &tmp_ht, &tmp_vht); + bmp_cck_ofdm |= tmp_cck_ofdm; + bmp_ht |= tmp_ht; + bmp_vht |= tmp_vht; + } + if (bw == CHANNEL_WIDTH_20) + rf_ctl->rate_bmp_cck_ofdm = bmp_cck_ofdm; + if (bw <= CHANNEL_WIDTH_40) + rf_ctl->rate_bmp_ht_by_bw[bw] = bmp_ht; + if (bw <= CHANNEL_WIDTH_160) + rf_ctl->rate_bmp_vht_by_bw[bw] = bmp_vht; + } + +#if CONFIG_TXPWR_LIMIT +#ifndef DBG_HIGHEST_RATE_BMP_BW_CHANGE +#define DBG_HIGHEST_RATE_BMP_BW_CHANGE 0 +#endif + + if (hal_data->txpwr_limit_loaded) { + u8 ori_highest_ht_rate_bw_bmp; + u8 ori_highest_vht_rate_bw_bmp; + u8 highest_rate_bw; + u8 highest_rate_bw_bmp; + u8 update_ht_rs = _FALSE; + u8 update_vht_rs = _FALSE; + + /* backup the original ht & vht highest bw bmp */ + ori_highest_ht_rate_bw_bmp = rf_ctl->highest_ht_rate_bw_bmp; + ori_highest_vht_rate_bw_bmp = rf_ctl->highest_vht_rate_bw_bmp; + + highest_rate_bw_bmp = BW_CAP_20M; + highest_rate_bw = CHANNEL_WIDTH_20; + for (bw = CHANNEL_WIDTH_20; bw <= CHANNEL_WIDTH_40; bw++) { + if (rf_ctl->rate_bmp_ht_by_bw[highest_rate_bw] < rf_ctl->rate_bmp_ht_by_bw[bw]) { + highest_rate_bw_bmp = ch_width_to_bw_cap(bw); + highest_rate_bw = bw; + } else if (rf_ctl->rate_bmp_ht_by_bw[highest_rate_bw] == rf_ctl->rate_bmp_ht_by_bw[bw]) + highest_rate_bw_bmp |= ch_width_to_bw_cap(bw); + } + rf_ctl->highest_ht_rate_bw_bmp = highest_rate_bw_bmp; + + if (ori_highest_ht_rate_bw_bmp != rf_ctl->highest_ht_rate_bw_bmp + || largest_bit(ori_bmp_ht[highest_rate_bw]) != largest_bit(rf_ctl->rate_bmp_ht_by_bw[highest_rate_bw]) + ) { + if (DBG_HIGHEST_RATE_BMP_BW_CHANGE) { + RTW_INFO("highest_ht_rate_bw_bmp:0x%02x=>0x%02x\n", ori_highest_ht_rate_bw_bmp, rf_ctl->highest_ht_rate_bw_bmp); + RTW_INFO("rate_bmp_ht_by_bw[%u]:0x%08x=>0x%08x\n", highest_rate_bw, ori_bmp_ht[highest_rate_bw], rf_ctl->rate_bmp_ht_by_bw[highest_rate_bw]); + } + if (rf_ctl->rate_bmp_ht_by_bw[highest_rate_bw]) + update_ht_rs = _TRUE; + } + + highest_rate_bw_bmp = BW_CAP_20M; + highest_rate_bw = CHANNEL_WIDTH_20; + for (bw = CHANNEL_WIDTH_20; bw <= CHANNEL_WIDTH_160; bw++) { + if (rf_ctl->rate_bmp_vht_by_bw[highest_rate_bw] < rf_ctl->rate_bmp_vht_by_bw[bw]) { + highest_rate_bw_bmp = ch_width_to_bw_cap(bw); + highest_rate_bw = bw; + } else if (rf_ctl->rate_bmp_vht_by_bw[highest_rate_bw] == rf_ctl->rate_bmp_vht_by_bw[bw]) + highest_rate_bw_bmp |= ch_width_to_bw_cap(bw); + } + rf_ctl->highest_vht_rate_bw_bmp = highest_rate_bw_bmp; + + if (ori_highest_vht_rate_bw_bmp != rf_ctl->highest_vht_rate_bw_bmp + || largest_bit_64(ori_bmp_vht[highest_rate_bw]) != largest_bit_64(rf_ctl->rate_bmp_vht_by_bw[highest_rate_bw]) + ) { + if (DBG_HIGHEST_RATE_BMP_BW_CHANGE) { + RTW_INFO("highest_vht_rate_bw_bmp:0x%02x=>0x%02x\n", ori_highest_vht_rate_bw_bmp, rf_ctl->highest_vht_rate_bw_bmp); + RTW_INFO("rate_bmp_vht_by_bw[%u]:0x%016llx=>0x%016llx\n", highest_rate_bw, ori_bmp_vht[highest_rate_bw], rf_ctl->rate_bmp_vht_by_bw[highest_rate_bw]); + } + if (rf_ctl->rate_bmp_vht_by_bw[highest_rate_bw]) + update_vht_rs = _TRUE; + } + + /* TODO: per rfpath and rate section handling? */ + if (update_ht_rs == _TRUE || update_vht_rs == _TRUE) + rtw_hal_update_txpwr_level(adapter); + } +#endif /* CONFIG_TXPWR_LIMIT */ +} + +u8 rtw_get_tx_bw_bmp_of_ht_rate(struct dvobj_priv *dvobj, u8 rate, u8 max_bw) +{ + struct rf_ctl_t *rf_ctl = dvobj_to_rfctl(dvobj); + u8 bw; + u8 bw_bmp = 0; + u32 rate_bmp; + + if (!IS_HT_RATE(rate)) { + rtw_warn_on(1); + goto exit; + } + + rate_bmp = 1 << (rate - MGN_MCS0); + + if (max_bw > CHANNEL_WIDTH_40) + max_bw = CHANNEL_WIDTH_40; + + for (bw = CHANNEL_WIDTH_20; bw <= max_bw; bw++) { + /* RA may use lower rate for retry */ + if (rf_ctl->rate_bmp_ht_by_bw[bw] >= rate_bmp) + bw_bmp |= ch_width_to_bw_cap(bw); + } + +exit: + return bw_bmp; +} + +u8 rtw_get_tx_bw_bmp_of_vht_rate(struct dvobj_priv *dvobj, u8 rate, u8 max_bw) +{ + struct rf_ctl_t *rf_ctl = dvobj_to_rfctl(dvobj); + u8 bw; + u8 bw_bmp = 0; + u64 rate_bmp; + + if (!IS_VHT_RATE(rate)) { + rtw_warn_on(1); + goto exit; + } + + rate_bmp = BIT_ULL(rate - MGN_VHT1SS_MCS0); + + if (max_bw > CHANNEL_WIDTH_160) + max_bw = CHANNEL_WIDTH_160; + + for (bw = CHANNEL_WIDTH_20; bw <= max_bw; bw++) { + /* RA may use lower rate for retry */ + if (rf_ctl->rate_bmp_vht_by_bw[bw] >= rate_bmp) + bw_bmp |= ch_width_to_bw_cap(bw); + } + +exit: + return bw_bmp; +} + +s16 rtw_adapter_get_oper_txpwr_max_mbm(_adapter *adapter, bool eirp) +{ + s16 mbm = -100 * MBM_PDBM; + + if (MLME_IS_ASOC(adapter)) { + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + u8 ch = mlmeext->cur_channel; + u8 bw = mlmeext->cur_bwmode; + u8 offset = mlmeext->cur_ch_offset; + u8 cch = rtw_get_center_ch(ch, bw, offset); + u8 hw_rate = MRateToHwRate(mlmeext->tx_rate); + u16 bmp_cck_ofdm_by_bw[1] = {0}; + u32 bmp_ht_by_bw[2] = {0}; + u64 bmp_vht_by_bw[4] = {0}; + u16 bmp_cck_ofdm = 0; + u32 bmp_ht = 0; + u64 bmp_vht = 0; + int i; + + rtw_get_adapter_tx_rate_bmp(adapter, bmp_cck_ofdm_by_bw, bmp_ht_by_bw, bmp_vht_by_bw); + + bmp_cck_ofdm |= bmp_cck_ofdm_by_bw[0]; + for (i = 0; i < 2; i++) + bmp_ht |= bmp_ht_by_bw[i]; + for (i = 0; i < 4; i++) + bmp_vht |= bmp_vht_by_bw[i]; + + if (IS_LEGACY_HRATE(hw_rate)) + bmp_cck_ofdm |= BIT(hw_rate); + else if (IS_HT_HRATE(hw_rate)) + bmp_ht |= BIT(hw_rate - DESC_RATEMCS0); + else if (IS_VHT_HRATE(hw_rate)) + bmp_vht |= BIT(hw_rate - DESC_RATEVHTSS1MCS0); + + mbm = phy_get_txpwr_total_max_mbm(adapter + , bw, cch, ch, bmp_cck_ofdm, bmp_ht, bmp_vht, 0, eirp); + } + + return mbm; +} + +s16 rtw_rfctl_get_oper_txpwr_max_mbm(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, u8 ifbmp_mod, u8 if_op, bool eirp) +{ + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + s16 mbm = -100 * MBM_PDBM; + + if (ch) { + u8 cch = rtw_get_center_ch(ch, bw, offset); + u16 bmp_cck_ofdm = 0; + u32 bmp_ht = 0; + u64 bmp_vht = 0; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + struct mlme_ext_priv *mlmeext; + u8 hw_rate; + + if (!dvobj->padapters[i]) + continue; + + if (ifbmp_mod & BIT(i)) { + if (!if_op) + continue; + } else if (!MLME_IS_ASOC(dvobj->padapters[i])) + continue; + + mlmeext = &(dvobj->padapters[i]->mlmeextpriv); + hw_rate = MRateToHwRate(mlmeext->tx_rate); + + if (IS_LEGACY_HRATE(hw_rate)) + bmp_cck_ofdm |= BIT(hw_rate); + else if (IS_HT_HRATE(hw_rate)) + bmp_ht |= BIT(hw_rate - DESC_RATEMCS0); + else if (IS_VHT_HRATE(hw_rate)) + bmp_vht |= BIT(hw_rate - DESC_RATEVHTSS1MCS0); + } + + bmp_cck_ofdm |= rfctl->rate_bmp_cck_ofdm; + for (i = 0; i < 2; i++) + bmp_ht |= rfctl->rate_bmp_ht_by_bw[i]; + for (i = 0; i < 4; i++) + bmp_vht |= rfctl->rate_bmp_vht_by_bw[i]; + + mbm = phy_get_txpwr_total_max_mbm(adapter + , bw, cch, ch, bmp_cck_ofdm, bmp_ht, bmp_vht, 0, eirp); + } + + return mbm; +} + +s16 rtw_get_oper_txpwr_max_mbm(struct dvobj_priv *dvobj, bool eirp) +{ + struct rf_ctl_t *rfctl = dvobj_to_rfctl(dvobj); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + s16 mbm = -100 * MBM_PDBM; + u8 ch = rfctl->op_ch, bw, offset; + + if (rtw_get_bw_offset_by_op_class_ch(rfctl->op_class, ch, &bw, &offset)) + mbm = rtw_rfctl_get_oper_txpwr_max_mbm(rfctl, ch, bw, offset, 0, 0, eirp); + + return mbm; +} + +s16 rtw_rfctl_get_reg_max_txpwr_mbm(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, bool eirp) +{ + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + struct registry_priv *regsty = dvobj_to_regsty(dvobj); + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + s16 mbm = -100 * MBM_PDBM; + u8 cch = rtw_get_center_ch(ch, bw, offset); + u16 bmp_cck_ofdm = 0; + u32 bmp_ht = 0; + u64 bmp_vht = 0; + + if (ch <= 14) + bmp_cck_ofdm |= RATE_BMP_CCK; + + /* TODO: NO OFDM? */ + bmp_cck_ofdm |= RATE_BMP_OFDM; + +#ifdef CONFIG_80211N_HT + if (regsty->ht_enable && is_supported_ht(regsty->wireless_mode)) { + switch (GET_HAL_TX_NSS(adapter)) { + case 1: + bmp_ht |= RATE_BMP_HT_1SS; + break; + case 2: + bmp_ht |= RATE_BMP_HT_2SS | RATE_BMP_HT_1SS; + break; + case 3: + bmp_ht |= RATE_BMP_HT_3SS | RATE_BMP_HT_2SS | RATE_BMP_HT_1SS; + break; + case 4: + bmp_ht |= RATE_BMP_HT_4SS | RATE_BMP_HT_3SS | RATE_BMP_HT_2SS | RATE_BMP_HT_1SS; + break; + default: + rtw_warn_on(1); + } + } +#endif + +#ifdef CONFIG_80211AC_VHT + if (ch > 14 && REGSTY_IS_11AC_ENABLE(regsty) && is_supported_vht(regsty->wireless_mode) + && (!rfctl->country_ent || COUNTRY_CHPLAN_EN_11AC(rfctl->country_ent)) + ) { + switch (GET_HAL_TX_NSS(adapter)) { + case 1: + bmp_vht |= RATE_BMP_VHT_1SS; + break; + case 2: + bmp_vht |= RATE_BMP_VHT_2SS | RATE_BMP_VHT_1SS; + break; + case 3: + bmp_vht |= RATE_BMP_VHT_3SS | RATE_BMP_VHT_2SS | RATE_BMP_VHT_1SS; + break; + case 4: + bmp_vht |= RATE_BMP_VHT_4SS | RATE_BMP_VHT_3SS | RATE_BMP_VHT_2SS | RATE_BMP_VHT_1SS; + break; + default: + rtw_warn_on(1); + } + } +#endif + + mbm = phy_get_txpwr_total_max_mbm(adapter + , bw, cch, ch, bmp_cck_ofdm, bmp_ht, bmp_vht, 1, eirp); + + return mbm; +} + +u8 query_ra_short_GI(struct sta_info *psta, u8 bw) +{ + u8 sgi = _FALSE, sgi_20m = _FALSE, sgi_40m = _FALSE, sgi_80m = _FALSE; + +#ifdef CONFIG_80211N_HT +#ifdef CONFIG_80211AC_VHT + if (psta->vhtpriv.vht_option) + sgi_80m = psta->vhtpriv.sgi_80m; +#endif + sgi_20m = psta->htpriv.sgi_20m; + sgi_40m = psta->htpriv.sgi_40m; +#endif + + switch (bw) { + case CHANNEL_WIDTH_80: + sgi = sgi_80m; + break; + case CHANNEL_WIDTH_40: + sgi = sgi_40m; + break; + case CHANNEL_WIDTH_20: + default: + sgi = sgi_20m; + break; + } + + return sgi; +} + +/* This function references driver insmond parameters to decide vcs mode. */ +/* Driver insmond parameters: rtw_vrtl_carrier_sense and rtw_vcs_type */ +static u8 validate_vcs(_adapter *padapter, u8 mode) { + + u8 vcs_mode = NONE_VCS; + + switch(padapter->registrypriv.vrtl_carrier_sense) { + + case DISABLE_VCS: + vcs_mode = NONE_VCS; + break; + + case ENABLE_VCS: + vcs_mode = padapter->registrypriv.vcs_type; + break; + + case AUTO_VCS: + vcs_mode = mode; + break; + + default: + vcs_mode = NONE_VCS; + break; + } + + return vcs_mode; + +} + +static void update_attrib_vcs_info(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + u32 sz; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + #ifdef RTW_FORCE_CTS_TO_SELF_UNDER_LOW_RSSI + s8 rssi = 0; + struct sta_info *psta = pattrib->psta; + #endif + /* + if(pattrib->psta) + { + psta = pattrib->psta; + } + else + { + RTW_INFO("%s, call rtw_get_stainfo()\n", __func__); + psta=rtw_get_stainfo(&padapter->stapriv ,&pattrib->ra[0] ); + } + + if(psta==NULL) + { + RTW_INFO("%s, psta==NUL\n", __func__); + return; + } + + if(!(psta->state &WIFI_ASOC_STATE)) + { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return; + } + */ + + if (pattrib->nr_frags != 1) + sz = padapter->xmitpriv.frag_len; + else /* no frag */ + sz = pattrib->last_txcmdsz; + + /* (1) RTS_Threshold is compared to the MPDU, not MSDU. */ + /* (2) If there are more than one frag in this MSDU, only the first frag uses protection frame. */ + /* Other fragments are protected by previous fragment. */ + /* So we only need to check the length of first fragment. */ + if (pmlmeext->cur_wireless_mode < WIRELESS_11_24N || padapter->registrypriv.wifi_spec) { + if (sz > padapter->registrypriv.rts_thresh) + pattrib->vcs_mode = RTS_CTS; + else { + if (pattrib->rtsen) + pattrib->vcs_mode = RTS_CTS; + else if (pattrib->cts2self) + pattrib->vcs_mode = CTS_TO_SELF; + else + pattrib->vcs_mode = NONE_VCS; + } + } else { + while (_TRUE) { +#if 0 /* Todo */ + /* check IOT action */ + if (pHTInfo->IOTAction & HT_IOT_ACT_FORCED_CTS2SELF) { + pattrib->vcs_mode = CTS_TO_SELF; + pattrib->rts_rate = MGN_24M; + break; + } else if (pHTInfo->IOTAction & (HT_IOT_ACT_FORCED_RTS | HT_IOT_ACT_PURE_N_MODE)) { + pattrib->vcs_mode = RTS_CTS; + pattrib->rts_rate = MGN_24M; + break; + } +#endif + + /* IOT action */ + if ((pmlmeinfo->assoc_AP_vendor == HT_IOT_PEER_ATHEROS) && (pattrib->ampdu_en == _TRUE) && + (padapter->securitypriv.dot11PrivacyAlgrthm == _AES_)) { + pattrib->vcs_mode = CTS_TO_SELF; + break; + } + + /* check ERP protection */ + if (pattrib->rtsen || pattrib->cts2self) { + if (pattrib->rtsen) + pattrib->vcs_mode = RTS_CTS; + else if (pattrib->cts2self) + pattrib->vcs_mode = CTS_TO_SELF; + + break; + } + + /* check HT op mode */ + if (pattrib->ht_en) { + u8 HTOpMode = pmlmeinfo->HT_protection; + if ((pmlmeext->cur_bwmode && (HTOpMode == 2 || HTOpMode == 3)) || + (!pmlmeext->cur_bwmode && HTOpMode == 3)) { + pattrib->vcs_mode = RTS_CTS; + break; + } + } + + /* check rts */ + if (sz > padapter->registrypriv.rts_thresh) { + pattrib->vcs_mode = RTS_CTS; + break; + } + + /* to do list: check MIMO power save condition. */ + + /* check AMPDU aggregation for TXOP */ + if ((pattrib->ampdu_en == _TRUE) && (!IS_HARDWARE_TYPE_8812(padapter))) { + pattrib->vcs_mode = RTS_CTS; + break; + } + + pattrib->vcs_mode = NONE_VCS; + break; + } + #ifdef RTW_FORCE_CTS_TO_SELF_UNDER_LOW_RSSI + /*RTStoCTS while let TP degree ,while enable full BW*/ + if (psta != NULL) { + rssi = psta->cmn.rssi_stat.rssi; + if ((rssi < 18) && (pattrib->vcs_mode == RTS_CTS)) + pattrib->vcs_mode = CTS_TO_SELF; + } + #endif + } + + pattrib->vcs_mode = validate_vcs(padapter, pattrib->vcs_mode); + + /* for debug : force driver control vrtl_carrier_sense. */ + if (padapter->driver_vcs_en == 1) { + /* u8 driver_vcs_en; */ /* Enable=1, Disable=0 driver control vrtl_carrier_sense. */ + /* u8 driver_vcs_type; */ /* force 0:disable VCS, 1:RTS-CTS, 2:CTS-to-self when vcs_en=1. */ + pattrib->vcs_mode = padapter->driver_vcs_type; + } + +} + +#ifdef CONFIG_WMMPS_STA +/* + * update_attrib_trigger_frame_info + * For Station mode, if a specific TID of driver setting and an AP support uapsd function, the data + * frame with corresponding TID will be a trigger frame when driver is in wmm power saving mode. + * + * Arguments: + * @padapter: _adapter pointer. + * @pattrib: pkt_attrib pointer. + * + * Auther: Arvin Liu + * Date: 2017/06/05 + */ +static void update_attrib_trigger_frame_info(_adapter *padapter, struct pkt_attrib *pattrib) { + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + u8 trigger_frame_en = 0; + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) { + if ((pwrpriv->pwr_mode == PS_MODE_MIN) || (pwrpriv->pwr_mode == PS_MODE_MAX)) { + if((pqospriv->uapsd_ap_supported) && ((pqospriv->uapsd_tid & BIT(pattrib->priority)) == _TRUE)) { + trigger_frame_en = 1; + RTW_INFO("[WMMPS]"FUNC_ADPT_FMT": This is a Trigger Frame\n", FUNC_ADPT_ARG(padapter)); + } + } + } + + pattrib->trigger_frame = trigger_frame_en; +} +#endif /* CONFIG_WMMPS_STA */ + +static void update_attrib_phy_info(_adapter *padapter, struct pkt_attrib *pattrib, struct sta_info *psta) +{ + struct mlme_ext_priv *mlmeext = &padapter->mlmeextpriv; + u8 bw; + + pattrib->rtsen = psta->rtsen; + pattrib->cts2self = psta->cts2self; + + pattrib->mdata = 0; + pattrib->eosp = 0; + pattrib->triggered = 0; + pattrib->ampdu_spacing = 0; + + /* ht_en, init rate, ,bw, ch_offset, sgi */ + + pattrib->raid = psta->cmn.ra_info.rate_id; + + bw = rtw_get_tx_bw_mode(padapter, psta); + pattrib->bwmode = rtw_min(bw, mlmeext->cur_bwmode); + pattrib->sgi = query_ra_short_GI(psta, pattrib->bwmode); + + pattrib->ldpc = psta->cmn.ldpc_en; + pattrib->stbc = psta->cmn.stbc_en; + +#ifdef CONFIG_80211N_HT + if(padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode)) { + pattrib->ht_en = psta->htpriv.ht_option; + pattrib->ch_offset = psta->htpriv.ch_offset; + pattrib->ampdu_en = _FALSE; + + if (padapter->driver_ampdu_spacing != 0xFF) /* driver control AMPDU Density for peer sta's rx */ + pattrib->ampdu_spacing = padapter->driver_ampdu_spacing; + else + pattrib->ampdu_spacing = psta->htpriv.rx_ampdu_min_spacing; + + /* check if enable ampdu */ + if (pattrib->ht_en && psta->htpriv.ampdu_enable) { + if (psta->htpriv.agg_enable_bitmap & BIT(pattrib->priority)) { + pattrib->ampdu_en = _TRUE; + if (psta->htpriv.tx_amsdu_enable == _TRUE) + pattrib->amsdu_ampdu_en = _TRUE; + else + pattrib->amsdu_ampdu_en = _FALSE; + } + } + } +#endif /* CONFIG_80211N_HT */ + /* if(pattrib->ht_en && psta->htpriv.ampdu_enable) */ + /* { */ + /* if(psta->htpriv.agg_enable_bitmap & BIT(pattrib->priority)) */ + /* pattrib->ampdu_en = _TRUE; */ + /* } */ + +#ifdef CONFIG_TDLS + if (pattrib->direct_link == _TRUE) { + psta = pattrib->ptdls_sta; + + pattrib->raid = psta->cmn.ra_info.rate_id; +#ifdef CONFIG_80211N_HT + if(padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode)) { + pattrib->bwmode = rtw_get_tx_bw_mode(padapter, psta); + pattrib->ht_en = psta->htpriv.ht_option; + pattrib->ch_offset = psta->htpriv.ch_offset; + pattrib->sgi = query_ra_short_GI(psta, pattrib->bwmode); + } +#endif /* CONFIG_80211N_HT */ + } +#endif /* CONFIG_TDLS */ + + pattrib->retry_ctrl = _FALSE; +} + +static s32 update_attrib_sec_info(_adapter *padapter, struct pkt_attrib *pattrib, struct sta_info *psta, enum eap_type eapol_type) +{ + sint res = _SUCCESS; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + sint bmcast = IS_MCAST(pattrib->ra); + + _rtw_memset(pattrib->dot118021x_UncstKey.skey, 0, 16); + _rtw_memset(pattrib->dot11tkiptxmickey.skey, 0, 16); + pattrib->mac_id = psta->cmn.mac_id; + + /* Comment by Owen at 2020/05/19 + * Issue: RTK STA sends encrypted 4-way 4/4 when AP thinks the 4-way incomplete + * In TCL pressure test, AP may resend 4-way 3/4 with new replay counter in 2 ms. + * In this situation, STA sends unencrypted 4-way 4/4 with old replay counter after more + * than 2 ms, followed by the encrypted 4-way 4/4 with new replay counter. Because the + * AP only accepts unencrypted 4-way 4/4 with a new play counter, and the STA encrypts + * each 4-way 4/4 at this time, the 4-way handshake cannot be completed. + * So we modified that after STA receives unencrypted 4-way 1/4 and 4-way 3/4, + * 4-way 2/4 and 4-way 4/4 sent by STA in the next 100 ms are not encrypted. + */ + if (psta->ieee8021x_blocked == _TRUE || + ((eapol_type == EAPOL_2_4 || eapol_type == EAPOL_4_4) && + rtw_get_passing_time_ms(psta->resp_nonenc_eapol_key_starttime) <= 100)) { + + if (eapol_type == EAPOL_2_4 || eapol_type == EAPOL_4_4) + RTW_INFO("Respond unencrypted eapol key\n"); + + pattrib->encrypt = 0; + + if ((pattrib->ether_type != 0x888e) && (check_fwstate(pmlmepriv, WIFI_MP_STATE) == _FALSE)) { +#ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s psta->ieee8021x_blocked == _TRUE, pattrib->ether_type(%04x) != 0x888e\n", __FUNCTION__, pattrib->ether_type); +#endif + res = _FAIL; + goto exit; + } + } else { + GET_ENCRY_ALGO(psecuritypriv, psta, pattrib->encrypt, bmcast); + +#ifdef CONFIG_WAPI_SUPPORT + if (pattrib->ether_type == 0x88B4) + pattrib->encrypt = _NO_PRIVACY_; +#endif + + switch (psecuritypriv->dot11AuthAlgrthm) { + case dot11AuthAlgrthm_Open: + case dot11AuthAlgrthm_Shared: + case dot11AuthAlgrthm_Auto: + pattrib->key_idx = (u8)psecuritypriv->dot11PrivacyKeyIndex; + break; + case dot11AuthAlgrthm_8021X: + if (bmcast) + pattrib->key_idx = (u8)psecuritypriv->dot118021XGrpKeyid; + else + pattrib->key_idx = 0; + break; + default: + pattrib->key_idx = 0; + break; + } + + /* For WPS 1.0 WEP, driver should not encrypt EAPOL Packet for WPS handshake. */ + if (((pattrib->encrypt == _WEP40_) || (pattrib->encrypt == _WEP104_)) && (pattrib->ether_type == 0x888e)) + pattrib->encrypt = _NO_PRIVACY_; + + } + +#ifdef CONFIG_TDLS + if (pattrib->direct_link == _TRUE) { + if (pattrib->encrypt > 0) + pattrib->encrypt = _AES_; + } +#endif + + switch (pattrib->encrypt) { + case _WEP40_: + case _WEP104_: + pattrib->iv_len = 4; + pattrib->icv_len = 4; + WEP_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + break; + + case _TKIP_: + pattrib->iv_len = 8; + pattrib->icv_len = 4; + + if (psecuritypriv->busetkipkey == _FAIL) { +#ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s psecuritypriv->busetkipkey(%d)==_FAIL drop packet\n", __FUNCTION__, psecuritypriv->busetkipkey); +#endif + res = _FAIL; + goto exit; + } + + if (bmcast) + TKIP_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + else + TKIP_IV(pattrib->iv, psta->dot11txpn, 0); + + + _rtw_memcpy(pattrib->dot11tkiptxmickey.skey, psta->dot11tkiptxmickey.skey, 16); + + break; + + case _AES_: + + pattrib->iv_len = 8; + pattrib->icv_len = 8; + + if (bmcast) + AES_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + else + AES_IV(pattrib->iv, psta->dot11txpn, 0); + + break; + + case _GCMP_: + case _GCMP_256_: + + pattrib->iv_len = 8; + pattrib->icv_len = 16; + + if (bmcast) + GCMP_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + else + GCMP_IV(pattrib->iv, psta->dot11txpn, 0); + + break; + + case _CCMP_256_: + + pattrib->iv_len = 8; + pattrib->icv_len = 16; + + if (bmcast) + GCMP_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + else + GCMP_IV(pattrib->iv, psta->dot11txpn, 0); + + break; + +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + pattrib->iv_len = 18; + pattrib->icv_len = 16; + rtw_wapi_get_iv(padapter, pattrib->ra, pattrib->iv); + break; +#endif + default: + pattrib->iv_len = 0; + pattrib->icv_len = 0; + break; + } + + if (pattrib->encrypt > 0) { + _rtw_memcpy(pattrib->dot118021x_UncstKey.skey + , psta->dot118021x_UncstKey.skey + , (pattrib->encrypt & _SEC_TYPE_256_) ? 32 : 16); + } + + + if (pattrib->encrypt && + ((padapter->securitypriv.sw_encrypt == _TRUE) || (psecuritypriv->hw_decrypted == _FALSE))) { + pattrib->bswenc = _TRUE; + } else { + pattrib->bswenc = _FALSE; + } + + pattrib->bmc_camid = padapter->securitypriv.dot118021x_bmc_cam_id; + + if (pattrib->encrypt && bmcast && _rtw_camctl_chk_flags(padapter, SEC_STATUS_STA_PK_GK_CONFLICT_DIS_BMC_SEARCH)) + pattrib->bswenc = _TRUE; + +#ifdef CONFIG_WAPI_SUPPORT + if (pattrib->encrypt == _SMS4_) + pattrib->bswenc = _FALSE; +#endif + + if ((pattrib->encrypt) && (eapol_type == EAPOL_4_4)) + pattrib->bswenc = _TRUE; + +exit: + + return res; + +} + +u8 qos_acm(u8 acm_mask, u8 priority) +{ + u8 change_priority = priority; + + switch (priority) { + case 0: + case 3: + if (acm_mask & BIT(1)) + change_priority = 1; + break; + case 1: + case 2: + break; + case 4: + case 5: + if (acm_mask & BIT(2)) + change_priority = 0; + break; + case 6: + case 7: + if (acm_mask & BIT(3)) + change_priority = 5; + break; + default: + RTW_INFO("qos_acm(): invalid pattrib->priority: %d!!!\n", priority); + break; + } + + return change_priority; +} + +/* refer to IEEE802.11-2016 Table R-3; Comply with IETF RFC4594 */ +static u8 tos_to_up(u8 tos) +{ + u8 up = 0; + u8 dscp; + u8 mode = CONFIG_RTW_UP_MAPPING_RULE; + + + /* tos precedence mapping */ + if (mode == 0) { + up = tos >> 5; + return up; + } + + /* refer to IEEE802.11-2016 Table R-3; + * DCSP 32(CS4) comply with IETF RFC4594 + */ + dscp = (tos >> 2); + + if ( dscp == 0 ) + up = 0; + else if ( dscp >= 1 && dscp <= 9) + up = 1; + else if ( dscp >= 10 && dscp <= 16) + up = 2; + else if ( dscp >= 17 && dscp <= 23) + up = 3; + else if ( dscp >= 24 && dscp <= 31) + up = 4; + else if ( dscp >= 33 && dscp <= 40) + up = 5; + else if ((dscp >= 41 && dscp <= 47) || (dscp == 32)) + up = 6; + else if ( dscp >= 48 && dscp <= 63) + up = 7; + + return up; +} + +static void set_qos(_pkt *pkt, struct pkt_attrib *pattrib) +{ + s32 UserPriority = 0; + + if (!pkt) + goto null_pkt; + + /* get UserPriority from IP hdr */ + if (pattrib->ether_type == 0x0800) { + struct pkt_file ppktfile; + struct ethhdr etherhdr; + struct iphdr ip_hdr; + + _rtw_open_pktfile(pkt, &ppktfile); + _rtw_pktfile_read(&ppktfile, (unsigned char *)ðerhdr, ETH_HLEN); + _rtw_pktfile_read(&ppktfile, (u8 *)&ip_hdr, sizeof(ip_hdr)); + /* UserPriority = (ntohs(ip_hdr.tos) >> 5) & 0x3; */ + UserPriority = tos_to_up(ip_hdr.tos); + } + /* + else if (pattrib->ether_type == 0x888e) { + + + UserPriority = 7; + } + */ + + #ifdef CONFIG_ICMP_VOQ + if(pattrib->icmp_pkt==1)/*use VO queue to send icmp packet*/ + UserPriority = 7; + #endif + #ifdef CONFIG_IP_R_MONITOR + if (pattrib->ether_type == ETH_P_ARP) + UserPriority = 7; + #endif/*CONFIG_IP_R_MONITOR*/ + +null_pkt: + pattrib->priority = UserPriority; + pattrib->hdrlen = XATTRIB_GET_WDS(pattrib) ? WLAN_HDR_A4_QOS_LEN : WLAN_HDR_A3_QOS_LEN; + pattrib->subtype = WIFI_QOS_DATA_TYPE; +} + +#ifdef CONFIG_TDLS +u8 rtw_check_tdls_established(_adapter *padapter, struct pkt_attrib *pattrib) +{ + pattrib->ptdls_sta = NULL; + + pattrib->direct_link = _FALSE; + if (padapter->tdlsinfo.link_established == _TRUE) { + pattrib->ptdls_sta = rtw_get_stainfo(&padapter->stapriv, pattrib->dst); +#if 1 + if ((pattrib->ptdls_sta != NULL) && + (pattrib->ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) && + (pattrib->ether_type != 0x0806)) { + pattrib->direct_link = _TRUE; + /* RTW_INFO("send ptk to "MAC_FMT" using direct link\n", MAC_ARG(pattrib->dst)); */ + } +#else + if (pattrib->ptdls_sta != NULL && + pattrib->ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) { + pattrib->direct_link = _TRUE; +#if 0 + RTW_INFO("send ptk to "MAC_FMT" using direct link\n", MAC_ARG(pattrib->dst)); +#endif + } + + /* ARP frame may be helped by AP*/ + if (pattrib->ether_type != 0x0806) + pattrib->direct_link = _FALSE; +#endif + } + + return pattrib->direct_link; +} + +s32 update_tdls_attrib(_adapter *padapter, struct pkt_attrib *pattrib) +{ + + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + + s32 res = _SUCCESS; + + psta = rtw_get_stainfo(pstapriv, pattrib->ra); + if (psta == NULL) { + res = _FAIL; + goto exit; + } + + pattrib->mac_id = psta->cmn.mac_id; + pattrib->psta = psta; + pattrib->ack_policy = 0; + /* get ether_hdr_len */ + pattrib->pkt_hdrlen = ETH_HLEN; + + pattrib->qos_en = psta->qos_option; + + /* [TDLS] TODO: setup req/rsp should be AC_BK */ + if (pqospriv->qos_option && psta->qos_option) { + pattrib->priority = 4; /* tdls management frame should be AC_VI */ + pattrib->hdrlen = WLAN_HDR_A3_QOS_LEN; + pattrib->subtype = WIFI_QOS_DATA_TYPE; + } else { + pattrib->priority = 0; + pattrib->hdrlen = WLAN_HDR_A3_LEN; + pattrib->subtype = WIFI_DATA_TYPE; + } + + /* TODO:_lock */ + if (update_attrib_sec_info(padapter, pattrib, psta, NON_EAPOL) == _FAIL) { + res = _FAIL; + goto exit; + } + + update_attrib_phy_info(padapter, pattrib, psta); + + +exit: + + return res; +} + +#endif /* CONFIG_TDLS */ + +/*get non-qos hw_ssn control register,mapping to REG_HW_SEQ 0,1,2,3*/ +inline u8 rtw_get_hwseq_no(_adapter *padapter) +{ + u8 hwseq_num = 0; + +#ifdef CONFIG_CONCURRENT_MODE + #if defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) \ + || defined(CONFIG_RTL8723F) + hwseq_num = padapter->iface_id; + if (hwseq_num > 3) + hwseq_num = 3; + #else + if (!is_primary_adapter(padapter)) + hwseq_num = 1; + #endif +#endif /* CONFIG_CONCURRENT_MODE */ + return hwseq_num; +} +#ifdef CONFIG_LPS +#define LPS_PT_NORMAL 0 +#define LPS_PT_SP 1/* only DHCP packets is as SPECIAL_PACKET*/ +#define LPS_PT_ICMP 2 + +/*If EAPOL , ARP , OR DHCP packet, driver must be in active mode.*/ +static u8 _rtw_lps_chk_packet_type(struct pkt_attrib *pattrib) +{ + u8 pkt_type = LPS_PT_NORMAL; /*normal data frame*/ + + #ifdef CONFIG_WAPI_SUPPORT + if ((pattrib->ether_type == 0x88B4) || (pattrib->ether_type == 0x0806) || (pattrib->ether_type == 0x888e) || (pattrib->dhcp_pkt == 1)) + pkt_type = LPS_PT_SP; + #else /* !CONFIG_WAPI_SUPPORT */ + + #ifndef CONFIG_LPS_NOT_LEAVE_FOR_ICMP + if (pattrib->icmp_pkt == 1) + pkt_type = LPS_PT_ICMP; + else + #endif + if (pattrib->dhcp_pkt == 1) + pkt_type = LPS_PT_SP; + #endif + return pkt_type; +} +#endif +static s32 update_attrib(_adapter *padapter, _pkt *pkt, struct pkt_attrib *pattrib) +{ + uint i; + struct pkt_file pktfile; + struct sta_info *psta = NULL; + struct ethhdr etherhdr; + + sint bmcast; + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + sint res = _SUCCESS; + enum eap_type eapol_type = NON_EAPOL; +#ifdef CONFIG_LPS + u8 pkt_type = 0; +#endif + + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib); + + _rtw_open_pktfile(pkt, &pktfile); + i = _rtw_pktfile_read(&pktfile, (u8 *)ðerhdr, ETH_HLEN); + + pattrib->ether_type = ntohs(etherhdr.h_proto); + + if (MLME_STATE(padapter) & (WIFI_AP_STATE | WIFI_MESH_STATE)) /* address resolve is done for ap/mesh */ + goto get_sta_info; + + _rtw_memcpy(pattrib->dst, ðerhdr.h_dest, ETH_ALEN); + _rtw_memcpy(pattrib->src, ðerhdr.h_source, ETH_ALEN); + _rtw_memcpy(pattrib->ta, adapter_mac_addr(padapter), ETH_ALEN); + + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE) || + (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE)) { + _rtw_memcpy(pattrib->ra, pattrib->dst, ETH_ALEN); + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_adhoc); + } else if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + #ifdef CONFIG_TDLS + if (rtw_check_tdls_established(padapter, pattrib) == _TRUE) + _rtw_memcpy(pattrib->ra, pattrib->dst, ETH_ALEN); /* For TDLS direct link Tx, set ra to be same to dst */ + else + #endif + { + _rtw_memcpy(pattrib->ra, get_bssid(pmlmepriv), ETH_ALEN); + #ifdef CONFIG_RTW_WDS + if (adapter_use_wds(padapter) + && _rtw_memcmp(pattrib->src, pattrib->ta, ETH_ALEN) == _FALSE + ) { + pattrib->wds = 1; + if (IS_MCAST(pattrib->dst)) + rtw_tx_wds_gptr_update(padapter, pattrib->src); + } + #endif + } + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_sta); + } else + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_unknown); + +get_sta_info: + bmcast = IS_MCAST(pattrib->ra); + if (bmcast) { + psta = rtw_get_bcmc_stainfo(padapter); + if (psta == NULL) { /* if we cannot get psta => drop the pkt */ + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_err_sta); + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s get sta_info fail, ra:" MAC_FMT"\n", __func__, MAC_ARG(pattrib->ra)); + #endif + res = _FAIL; + goto exit; + } + } else { + psta = rtw_get_stainfo(pstapriv, pattrib->ra); + if (psta == NULL) { /* if we cannot get psta => drop the pkt */ + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_err_ucast_sta); + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s get sta_info fail, ra:" MAC_FMT"\n", __func__, MAC_ARG(pattrib->ra)); + #endif + res = _FAIL; + goto exit; + } else if (check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE && !(psta->state & WIFI_ASOC_STATE)) { + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_err_ucast_ap_link); + res = _FAIL; + goto exit; + } + + #ifdef CONFIG_RTW_WDS + if (XATTRIB_GET_WDS(pattrib) && !(psta->flags & WLAN_STA_WDS)) + pattrib->wds = 0; + #endif + } + + if (!(psta->state & WIFI_ASOC_STATE)) { + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_err_link); + RTW_INFO("%s-"ADPT_FMT" psta("MAC_FMT")->state(0x%x) != WIFI_ASOC_STATE\n", + __func__, ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr), psta->state); + res = _FAIL; + goto exit; + } + + pattrib->pktlen = pktfile.pkt_len; + + /* TODO: 802.1Q VLAN header */ + /* TODO: IPV6 */ + + if (ETH_P_IP == pattrib->ether_type) { + u8 ip[20]; + + _rtw_pktfile_read(&pktfile, ip, 20); + + if (GET_IPV4_IHL(ip) * 4 > 20) + _rtw_pktfile_read(&pktfile, NULL, GET_IPV4_IHL(ip) - 20); + + pattrib->icmp_pkt = 0; + pattrib->dhcp_pkt = 0; + pattrib->hipriority_pkt = 0; + + if (GET_IPV4_PROTOCOL(ip) == 0x01) { /* ICMP */ + pattrib->icmp_pkt = 1; + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_icmp); + + } else if (GET_IPV4_PROTOCOL(ip) == 0x11) { /* UDP */ + u8 udp[24]; + + _rtw_pktfile_read(&pktfile, udp, 24); + + if ((GET_UDP_SRC(udp) == 68 && GET_UDP_DST(udp) == 67) + || (GET_UDP_SRC(udp) == 67 && GET_UDP_DST(udp) == 68) + ) { + /* 67 : UDP BOOTP server, 68 : UDP BOOTP client */ + if (pattrib->pktlen > 282) { /* MINIMUM_DHCP_PACKET_SIZE */ + pattrib->dhcp_pkt = 1; + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_dhcp); + if (0) + RTW_INFO("send DHCP packet\n"); + } + } + + /* WaveAgent packet, increase priority so that the system can read data in time */ + if (((GET_UDP_SIG1(udp) == 0xcc) || (GET_UDP_SIG1(udp) == 0xdd)) && + (GET_UDP_SIG2(udp) == 0xe2)) { + pattrib->hipriority_pkt = 1; + } + + } else if (GET_IPV4_PROTOCOL(ip) == 0x06 /* TCP */ + && rtw_st_ctl_chk_reg_s_proto(&psta->st_ctl, 0x06) == _TRUE + ) { + u8 tcp[20]; + + _rtw_pktfile_read(&pktfile, tcp, 20); + + if (rtw_st_ctl_chk_reg_rule(&psta->st_ctl, padapter, IPV4_SRC(ip), TCP_SRC(tcp), IPV4_DST(ip), TCP_DST(tcp)) == _TRUE) { + if (GET_TCP_SYN(tcp) && GET_TCP_ACK(tcp)) { + session_tracker_add_cmd(padapter, psta + , IPV4_SRC(ip), TCP_SRC(tcp) + , IPV4_SRC(ip), TCP_DST(tcp)); + if (DBG_SESSION_TRACKER) + RTW_INFO(FUNC_ADPT_FMT" local:"IP_FMT":"PORT_FMT", remote:"IP_FMT":"PORT_FMT" SYN-ACK\n" + , FUNC_ADPT_ARG(padapter) + , IP_ARG(IPV4_SRC(ip)), PORT_ARG(TCP_SRC(tcp)) + , IP_ARG(IPV4_DST(ip)), PORT_ARG(TCP_DST(tcp))); + } + if (GET_TCP_FIN(tcp)) { + session_tracker_del_cmd(padapter, psta + , IPV4_SRC(ip), TCP_SRC(tcp) + , IPV4_SRC(ip), TCP_DST(tcp)); + if (DBG_SESSION_TRACKER) + RTW_INFO(FUNC_ADPT_FMT" local:"IP_FMT":"PORT_FMT", remote:"IP_FMT":"PORT_FMT" FIN\n" + , FUNC_ADPT_ARG(padapter) + , IP_ARG(IPV4_SRC(ip)), PORT_ARG(TCP_SRC(tcp)) + , IP_ARG(IPV4_DST(ip)), PORT_ARG(TCP_DST(tcp))); + } + } + } + + } else if (0x888e == pattrib->ether_type) + eapol_type = parsing_eapol_packet(padapter, pktfile.cur_addr, psta, 1); +#if defined (DBG_ARP_DUMP) || defined (DBG_IP_R_MONITOR) + else if (pattrib->ether_type == ETH_P_ARP) { + u8 arp[28] = {0}; + + _rtw_pktfile_read(&pktfile, arp, 28); + dump_arp_pkt(RTW_DBGDUMP, etherhdr.h_dest, etherhdr.h_source, arp, 1); + } +#endif + + if ((pattrib->ether_type == 0x888e) || (pattrib->dhcp_pkt == 1)) + rtw_mi_set_scan_deny(padapter, 3000); + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) && + pattrib->ether_type == ETH_P_ARP && + !IS_MCAST(pattrib->dst)) { + rtw_mi_set_scan_deny(padapter, 1000); + rtw_mi_scan_abort(padapter, _FALSE); /*rtw_scan_abort_no_wait*/ + } + +#ifdef CONFIG_LPS + pkt_type = _rtw_lps_chk_packet_type(pattrib); + + if (pkt_type == LPS_PT_SP) {/*packet is as SPECIAL_PACKET*/ + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_active); + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_SPECIAL_PACKET, 0); + } else if (pkt_type == LPS_PT_ICMP) + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_LEAVE, 0); +#endif /* CONFIG_LPS */ + +#ifdef CONFIG_BEAMFORMING + update_attrib_txbf_info(padapter, pattrib, psta); +#endif + + /* TODO:_lock */ + if (update_attrib_sec_info(padapter, pattrib, psta, eapol_type) == _FAIL) { + DBG_COUNTER(padapter->tx_logs.core_tx_upd_attrib_err_sec); + res = _FAIL; + goto exit; + } + + /* get ether_hdr_len */ + pattrib->pkt_hdrlen = ETH_HLEN;/* (pattrib->ether_type == 0x8100) ? (14 + 4 ): 14; */ /* vlan tag */ + + pattrib->hdrlen = XATTRIB_GET_WDS(pattrib) ? WLAN_HDR_A4_LEN : WLAN_HDR_A3_LEN; + pattrib->subtype = WIFI_DATA_TYPE; + pattrib->qos_en = psta->qos_option; + pattrib->priority = 0; + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE | WIFI_MESH_STATE + | WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE) + ) { + if (pattrib->qos_en) { + set_qos(pkt, pattrib); + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + rtw_mesh_tx_set_whdr_mctrl_len(pattrib->mesh_frame_mode, pattrib); + #endif + } + } else { +#ifdef CONFIG_TDLS + if (pattrib->direct_link == _TRUE) { + if (pattrib->qos_en) + set_qos(pkt, pattrib); + } else +#endif + { + if (pqospriv->qos_option) { + set_qos(pkt, pattrib); + + if (pmlmepriv->acm_mask != 0) + pattrib->priority = qos_acm(pmlmepriv->acm_mask, pattrib->priority); + } + } + } + + update_attrib_phy_info(padapter, pattrib, psta); + + /* RTW_INFO("%s ==> mac_id(%d)\n",__FUNCTION__,pattrib->mac_id ); */ + + pattrib->psta = psta; + /* TODO:_unlock */ + +#ifdef CONFIG_AUTO_AP_MODE + if (psta->isrc && psta->pid > 0) + pattrib->pctrl = _TRUE; + else +#endif + pattrib->pctrl = 0; + + pattrib->ack_policy = 0; + + if (bmcast) + pattrib->rate = psta->init_rate; + + +#ifdef CONFIG_WMMPS_STA + update_attrib_trigger_frame_info(padapter, pattrib); +#endif /* CONFIG_WMMPS_STA */ + + /* pattrib->priority = 5; */ /* force to used VI queue, for testing */ + pattrib->hw_ssn_sel = pxmitpriv->hw_ssn_seq_no; + rtw_set_tx_chksum_offload(pkt, pattrib); + +exit: + + + return res; +} + +static s32 xmitframe_addmic(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + sint curfragnum, length; + u8 *pframe, *payload, mic[8]; + struct mic_data micdata; + /* struct sta_info *stainfo; */ + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + u8 priority[4] = {0x0, 0x0, 0x0, 0x0}; + u8 hw_hdr_offset = 0; + sint bmcst = IS_MCAST(pattrib->ra); + + /* + if(pattrib->psta) + { + stainfo = pattrib->psta; + } + else + { + RTW_INFO("%s, call rtw_get_stainfo()\n", __func__); + stainfo=rtw_get_stainfo(&padapter->stapriv ,&pattrib->ra[0]); + } + + if(stainfo==NULL) + { + RTW_INFO("%s, psta==NUL\n", __func__); + return _FAIL; + } + + if(!(stainfo->state &WIFI_ASOC_STATE)) + { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, stainfo->state); + return _FAIL; + } + */ + + +#ifdef CONFIG_USB_TX_AGGREGATION + hw_hdr_offset = TXDESC_SIZE + (pxmitframe->pkt_offset * PACKET_OFFSET_SZ);; +#else +#ifdef CONFIG_TX_EARLY_MODE + hw_hdr_offset = TXDESC_OFFSET + EARLY_MODE_INFO_SIZE; +#else + hw_hdr_offset = TXDESC_OFFSET; +#endif +#endif + + if (pattrib->encrypt == _TKIP_) { /* if(psecuritypriv->dot11PrivacyAlgrthm==_TKIP_PRIVACY_) */ + /* encode mic code */ + /* if(stainfo!= NULL) */ + { + u8 null_key[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}; + + pframe = pxmitframe->buf_addr + hw_hdr_offset; + + if (bmcst) { + if (_rtw_memcmp(psecuritypriv->dot118021XGrptxmickey[psecuritypriv->dot118021XGrpKeyid].skey, null_key, 16) == _TRUE) { + /* DbgPrint("\nxmitframe_addmic:stainfo->dot11tkiptxmickey==0\n"); */ + /* rtw_msleep_os(10); */ + return _FAIL; + } + /* start to calculate the mic code */ + rtw_secmicsetkey(&micdata, psecuritypriv->dot118021XGrptxmickey[psecuritypriv->dot118021XGrpKeyid].skey); + } else { + if (_rtw_memcmp(&pattrib->dot11tkiptxmickey.skey[0], null_key, 16) == _TRUE) { + /* DbgPrint("\nxmitframe_addmic:stainfo->dot11tkiptxmickey==0\n"); */ + /* rtw_msleep_os(10); */ + return _FAIL; + } + /* start to calculate the mic code */ + rtw_secmicsetkey(&micdata, &pattrib->dot11tkiptxmickey.skey[0]); + } + + if (pframe[1] & 1) { /* ToDS==1 */ + rtw_secmicappend(&micdata, &pframe[16], 6); /* DA */ + if (pframe[1] & 2) /* From Ds==1 */ + rtw_secmicappend(&micdata, &pframe[24], 6); + else + rtw_secmicappend(&micdata, &pframe[10], 6); + } else { /* ToDS==0 */ + rtw_secmicappend(&micdata, &pframe[4], 6); /* DA */ + if (pframe[1] & 2) /* From Ds==1 */ + rtw_secmicappend(&micdata, &pframe[16], 6); + else + rtw_secmicappend(&micdata, &pframe[10], 6); + + } + + if (pattrib->qos_en) + priority[0] = (u8)pxmitframe->attrib.priority; + + + rtw_secmicappend(&micdata, &priority[0], 4); + + payload = pframe; + + for (curfragnum = 0; curfragnum < pattrib->nr_frags; curfragnum++) { + payload = (u8 *)RND4((SIZE_PTR)(payload)); + + payload = payload + pattrib->hdrlen + pattrib->iv_len; + if ((curfragnum + 1) == pattrib->nr_frags) { + length = pattrib->last_txcmdsz - pattrib->hdrlen - pattrib->iv_len - ((pattrib->bswenc) ? pattrib->icv_len : 0); + rtw_secmicappend(&micdata, payload, length); + payload = payload + length; + } else { + length = pxmitpriv->frag_len - pattrib->hdrlen - pattrib->iv_len - ((pattrib->bswenc) ? pattrib->icv_len : 0); + rtw_secmicappend(&micdata, payload, length); + payload = payload + length + pattrib->icv_len; + } + } + rtw_secgetmic(&micdata, &(mic[0])); + /* add mic code and add the mic code length in last_txcmdsz */ + + _rtw_memcpy(payload, &(mic[0]), 8); + pattrib->last_txcmdsz += 8; + + payload = payload - pattrib->last_txcmdsz + 8; + } + } + + + return _SUCCESS; +} + +/*#define DBG_TX_SW_ENCRYPTOR*/ + +static s32 xmitframe_swencrypt(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + + struct pkt_attrib *pattrib = &pxmitframe->attrib; + /* struct security_priv *psecuritypriv=&padapter->securitypriv; */ + + + /* if((psecuritypriv->sw_encrypt)||(pattrib->bswenc)) */ + if (pattrib->bswenc) { +#ifdef DBG_TX_SW_ENCRYPTOR + RTW_INFO(ADPT_FMT" - sec_type:%s DO SW encryption\n", + ADPT_ARG(padapter), security_type_str(pattrib->encrypt)); +#endif + + switch (pattrib->encrypt) { + case _WEP40_: + case _WEP104_: + rtw_wep_encrypt(padapter, (u8 *)pxmitframe); + break; + case _TKIP_: + rtw_tkip_encrypt(padapter, (u8 *)pxmitframe); + break; + case _AES_: + case _CCMP_256_: + rtw_aes_encrypt(padapter, (u8 *)pxmitframe); + break; + case _GCMP_: + case _GCMP_256_: + rtw_gcmp_encrypt(padapter, (u8 *)pxmitframe); + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + rtw_sms4_encrypt(padapter, (u8 *)pxmitframe); +#endif + default: + break; + } + + } + + + return _SUCCESS; +} + +s32 rtw_make_wlanhdr(_adapter *padapter , u8 *hdr, struct pkt_attrib *pattrib) +{ + u16 *qc; + + struct rtw_ieee80211_hdr *pwlanhdr = (struct rtw_ieee80211_hdr *)hdr; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + u8 qos_option = _FALSE; + sint res = _SUCCESS; + u16 *fctrl = &pwlanhdr->frame_ctl; + + /* struct sta_info *psta; */ + + /* sint bmcst = IS_MCAST(pattrib->ra); */ + + + /* + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + if(pattrib->psta != psta) + { + RTW_INFO("%s, pattrib->psta(%p) != psta(%p)\n", __func__, pattrib->psta, psta); + return; + } + + if(psta==NULL) + { + RTW_INFO("%s, psta==NUL\n", __func__); + return _FAIL; + } + + if(!(psta->state &WIFI_ASOC_STATE)) + { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return _FAIL; + } + */ + + _rtw_memset(hdr, 0, WLANHDR_OFFSET); + + set_frame_sub_type(fctrl, pattrib->subtype); + + if (pattrib->subtype & WIFI_DATA_TYPE) { + if ((check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE)) { +#ifdef CONFIG_TDLS + if (pattrib->direct_link == _TRUE) { + /* TDLS data transfer, ToDS=0, FrDs=0 */ + _rtw_memcpy(pwlanhdr->addr1, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->src, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_bssid(pmlmepriv), ETH_ALEN); + + if (pattrib->qos_en) + qos_option = _TRUE; + } else +#endif /* CONFIG_TDLS */ + { + #ifdef CONFIG_RTW_WDS + if (pattrib->wds) { + SetToDs(fctrl); + SetFrDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, pattrib->ra, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->ta, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr4, pattrib->src, ETH_ALEN); + } else + #endif + { + /* to_ds = 1, fr_ds = 0; */ + /* 1.Data transfer to AP */ + /* 2.Arp pkt will relayed by AP */ + SetToDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->ta, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pattrib->dst, ETH_ALEN); + } + + if (pqospriv->qos_option) + qos_option = _TRUE; + } + } else if ((check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE)) { + #ifdef CONFIG_RTW_WDS + if (pattrib->wds) { + SetToDs(fctrl); + SetFrDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, pattrib->ra, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->ta, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr4, pattrib->src, ETH_ALEN); + } else + #endif + { + /* to_ds = 0, fr_ds = 1; */ + SetFrDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pattrib->src, ETH_ALEN); + } + + if (pattrib->qos_en) + qos_option = _TRUE; + } else if ((check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE) || + (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE)) { + _rtw_memcpy(pwlanhdr->addr1, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->ta, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_bssid(pmlmepriv), ETH_ALEN); + + if (pattrib->qos_en) + qos_option = _TRUE; +#ifdef CONFIG_RTW_MESH + } else if (check_fwstate(pmlmepriv, WIFI_MESH_STATE) == _TRUE) { + rtw_mesh_tx_build_whdr(padapter, pattrib, fctrl, pwlanhdr); + if (pattrib->qos_en) + qos_option = _TRUE; + else { + RTW_WARN("[%s] !qos_en in Mesh\n", __FUNCTION__); + res = _FAIL; + goto exit; + } +#endif + } else { + res = _FAIL; + goto exit; + } + + if (pattrib->mdata) + SetMData(fctrl); + + if (pattrib->encrypt) + SetPrivacy(fctrl); + + if (qos_option) { + qc = (unsigned short *)(hdr + pattrib->hdrlen - 2); + + if (pattrib->priority) + SetPriority(qc, pattrib->priority); + + SetEOSP(qc, pattrib->eosp); + + SetAckpolicy(qc, pattrib->ack_policy); + + if(pattrib->amsdu) + SetAMsdu(qc, pattrib->amsdu); +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + /* active: don't care, light sleep: 0, deep sleep: 1*/ + set_mps_lv(qc, 0); //TBD + + /* TBD: temporary set (rspi, eosp) = (0, 1) which means End MPSP */ + set_rspi(qc, 0); + SetEOSP(qc, 1); + + set_mctrl_present(qc, 1); + } +#endif + } + + /* TODO: fill HT Control Field */ + + /* Update Seq Num will be handled by f/w */ + { + struct sta_info *psta; + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + if (pattrib->psta != psta) { + RTW_INFO("%s, pattrib->psta(%p) != psta(%p)\n", __func__, pattrib->psta, psta); + return _FAIL; + } + + if (psta == NULL) { + RTW_INFO("%s, psta==NUL\n", __func__); + return _FAIL; + } + + if (!(psta->state & WIFI_ASOC_STATE)) { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return _FAIL; + } + + + if (psta) { + psta->sta_xmitpriv.txseq_tid[pattrib->priority]++; + psta->sta_xmitpriv.txseq_tid[pattrib->priority] &= 0xFFF; + pattrib->seqnum = psta->sta_xmitpriv.txseq_tid[pattrib->priority]; + + SetSeqNum(hdr, pattrib->seqnum); + +#ifdef CONFIG_80211N_HT +#if 0 /* move into update_attrib_phy_info(). */ + /* check if enable ampdu */ + if (pattrib->ht_en && psta->htpriv.ampdu_enable) { + if (psta->htpriv.agg_enable_bitmap & BIT(pattrib->priority)) + pattrib->ampdu_en = _TRUE; + } +#endif + /* re-check if enable ampdu by BA_starting_seqctrl */ + if (pattrib->ampdu_en == _TRUE) { + u16 tx_seq; + + tx_seq = psta->BA_starting_seqctrl[pattrib->priority & 0x0f]; + + /* check BA_starting_seqctrl */ + if (SN_LESS(pattrib->seqnum, tx_seq)) { + /* RTW_INFO("tx ampdu seqnum(%d) < tx_seq(%d)\n", pattrib->seqnum, tx_seq); */ + pattrib->ampdu_en = _FALSE;/* AGG BK */ + } else if (SN_EQUAL(pattrib->seqnum, tx_seq)) { + psta->BA_starting_seqctrl[pattrib->priority & 0x0f] = (tx_seq + 1) & 0xfff; + + pattrib->ampdu_en = _TRUE;/* AGG EN */ + } else { + /* RTW_INFO("tx ampdu over run\n"); */ + psta->BA_starting_seqctrl[pattrib->priority & 0x0f] = (pattrib->seqnum + 1) & 0xfff; + pattrib->ampdu_en = _TRUE;/* AGG EN */ + } + + } +#endif /* CONFIG_80211N_HT */ + } + } + + } else { + + } + +exit: + + + return res; +} + +s32 rtw_txframes_pending(_adapter *padapter) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + return ((_rtw_queue_empty(&pxmitpriv->be_pending) == _FALSE) || + (_rtw_queue_empty(&pxmitpriv->bk_pending) == _FALSE) || + (_rtw_queue_empty(&pxmitpriv->vi_pending) == _FALSE) || + (_rtw_queue_empty(&pxmitpriv->vo_pending) == _FALSE) +#ifdef CONFIG_RTW_MGMT_QUEUE + || (_rtw_queue_empty(&pxmitpriv->mgmt_pending) == _FALSE) +#endif + ); +} + +s32 rtw_txframes_sta_ac_pending(_adapter *padapter, struct pkt_attrib *pattrib) +{ + struct sta_info *psta; + struct tx_servq *ptxservq; + int priority = pattrib->priority; + /* + if(pattrib->psta) + { + psta = pattrib->psta; + } + else + { + RTW_INFO("%s, call rtw_get_stainfo()\n", __func__); + psta=rtw_get_stainfo(&padapter->stapriv ,&pattrib->ra[0]); + } + */ + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + if (pattrib->psta != psta) { + RTW_INFO("%s, pattrib->psta(%p) != psta(%p)\n", __func__, pattrib->psta, psta); + return 0; + } + + if (psta == NULL) { + RTW_INFO("%s, psta==NUL\n", __func__); + return 0; + } + + if (!(psta->state & WIFI_ASOC_STATE)) { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return 0; + } + + switch (priority) { + case 1: + case 2: + ptxservq = &(psta->sta_xmitpriv.bk_q); + break; + case 4: + case 5: + ptxservq = &(psta->sta_xmitpriv.vi_q); + break; + case 6: + case 7: + ptxservq = &(psta->sta_xmitpriv.vo_q); + break; + case 0: + case 3: + default: + ptxservq = &(psta->sta_xmitpriv.be_q); + break; + + } + + return ptxservq->qcnt; +} + +#ifdef CONFIG_TDLS + +int rtw_build_tdls_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt) +{ + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct sta_info *ptdls_sta = NULL; + int res = _SUCCESS; + + ptdls_sta = rtw_get_stainfo((&padapter->stapriv), pattrib->dst); + if (ptdls_sta == NULL) { + switch (ptxmgmt->action_code) { + case TDLS_DISCOVERY_REQUEST: + case TUNNELED_PROBE_REQ: + case TUNNELED_PROBE_RSP: + break; + default: + RTW_INFO("[TDLS] %s - Direct Link Peer = "MAC_FMT" not found for action = %d\n", __func__, MAC_ARG(pattrib->dst), ptxmgmt->action_code); + res = _FAIL; + goto exit; + } + } + + switch (ptxmgmt->action_code) { + case TDLS_SETUP_REQUEST: + rtw_build_tdls_setup_req_ies(padapter, pxmitframe, pframe, ptxmgmt, ptdls_sta); + break; + case TDLS_SETUP_RESPONSE: + rtw_build_tdls_setup_rsp_ies(padapter, pxmitframe, pframe, ptxmgmt, ptdls_sta); + break; + case TDLS_SETUP_CONFIRM: + rtw_build_tdls_setup_cfm_ies(padapter, pxmitframe, pframe, ptxmgmt, ptdls_sta); + break; + case TDLS_TEARDOWN: + rtw_build_tdls_teardown_ies(padapter, pxmitframe, pframe, ptxmgmt, ptdls_sta); + break; + case TDLS_DISCOVERY_REQUEST: + rtw_build_tdls_dis_req_ies(padapter, pxmitframe, pframe, ptxmgmt); + break; + case TDLS_PEER_TRAFFIC_INDICATION: + rtw_build_tdls_peer_traffic_indication_ies(padapter, pxmitframe, pframe, ptxmgmt, ptdls_sta); + break; +#ifdef CONFIG_TDLS_CH_SW + case TDLS_CHANNEL_SWITCH_REQUEST: + rtw_build_tdls_ch_switch_req_ies(padapter, pxmitframe, pframe, ptxmgmt, ptdls_sta); + break; + case TDLS_CHANNEL_SWITCH_RESPONSE: + rtw_build_tdls_ch_switch_rsp_ies(padapter, pxmitframe, pframe, ptxmgmt, ptdls_sta); + break; +#endif + case TDLS_PEER_TRAFFIC_RESPONSE: + rtw_build_tdls_peer_traffic_rsp_ies(padapter, pxmitframe, pframe, ptxmgmt, ptdls_sta); + break; +#ifdef CONFIG_WFD + case TUNNELED_PROBE_REQ: + rtw_build_tunneled_probe_req_ies(padapter, pxmitframe, pframe); + break; + case TUNNELED_PROBE_RSP: + rtw_build_tunneled_probe_rsp_ies(padapter, pxmitframe, pframe); + break; +#endif /* CONFIG_WFD */ + default: + res = _FAIL; + break; + } + +exit: + return res; +} + +s32 rtw_make_tdls_wlanhdr(_adapter *padapter , u8 *hdr, struct pkt_attrib *pattrib, struct tdls_txmgmt *ptxmgmt) +{ + u16 *qc; + struct rtw_ieee80211_hdr *pwlanhdr = (struct rtw_ieee80211_hdr *)hdr; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta = NULL, *ptdls_sta = NULL; + u8 tdls_seq = 0, baddr[ETH_ALEN] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff }; + + sint res = _SUCCESS; + u16 *fctrl = &pwlanhdr->frame_ctl; + + + _rtw_memset(hdr, 0, WLANHDR_OFFSET); + + set_frame_sub_type(fctrl, pattrib->subtype); + + switch (ptxmgmt->action_code) { + case TDLS_SETUP_REQUEST: + case TDLS_SETUP_RESPONSE: + case TDLS_SETUP_CONFIRM: + case TDLS_PEER_TRAFFIC_INDICATION: + case TDLS_PEER_PSM_REQUEST: + case TUNNELED_PROBE_REQ: + case TUNNELED_PROBE_RSP: + case TDLS_DISCOVERY_REQUEST: + SetToDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->src, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pattrib->dst, ETH_ALEN); + break; + case TDLS_CHANNEL_SWITCH_REQUEST: + case TDLS_CHANNEL_SWITCH_RESPONSE: + case TDLS_PEER_PSM_RESPONSE: + case TDLS_PEER_TRAFFIC_RESPONSE: + _rtw_memcpy(pwlanhdr->addr1, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->src, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_bssid(pmlmepriv), ETH_ALEN); + tdls_seq = 1; + break; + case TDLS_TEARDOWN: + if (ptxmgmt->status_code == _RSON_TDLS_TEAR_UN_RSN_) { + _rtw_memcpy(pwlanhdr->addr1, pattrib->dst, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->src, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_bssid(pmlmepriv), ETH_ALEN); + tdls_seq = 1; + } else { + SetToDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, get_bssid(pmlmepriv), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pattrib->src, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pattrib->dst, ETH_ALEN); + } + break; + } + + if (pattrib->encrypt) + SetPrivacy(fctrl); + + if (ptxmgmt->action_code == TDLS_PEER_TRAFFIC_RESPONSE) + SetPwrMgt(fctrl); + + if (pqospriv->qos_option) { + qc = (unsigned short *)(hdr + pattrib->hdrlen - 2); + if (pattrib->priority) + SetPriority(qc, pattrib->priority); + SetAckpolicy(qc, pattrib->ack_policy); + } + + psta = pattrib->psta; + + /* 1. update seq_num per link by sta_info */ + /* 2. rewrite encrypt to _AES_, also rewrite iv_len, icv_len */ + if (tdls_seq == 1) { + ptdls_sta = rtw_get_stainfo(pstapriv, pattrib->dst); + if (ptdls_sta) { + ptdls_sta->sta_xmitpriv.txseq_tid[pattrib->priority]++; + ptdls_sta->sta_xmitpriv.txseq_tid[pattrib->priority] &= 0xFFF; + pattrib->seqnum = ptdls_sta->sta_xmitpriv.txseq_tid[pattrib->priority]; + SetSeqNum(hdr, pattrib->seqnum); + + if (pattrib->encrypt) { + pattrib->encrypt = _AES_; + pattrib->iv_len = 8; + pattrib->icv_len = 8; + pattrib->bswenc = _FALSE; + } + pattrib->mac_id = ptdls_sta->cmn.mac_id; + } else { + res = _FAIL; + goto exit; + } + } else if (psta) { + psta->sta_xmitpriv.txseq_tid[pattrib->priority]++; + psta->sta_xmitpriv.txseq_tid[pattrib->priority] &= 0xFFF; + pattrib->seqnum = psta->sta_xmitpriv.txseq_tid[pattrib->priority]; + SetSeqNum(hdr, pattrib->seqnum); + } + + +exit: + + + return res; +} + +s32 rtw_xmit_tdls_coalesce(_adapter *padapter, struct xmit_frame *pxmitframe, struct tdls_txmgmt *ptxmgmt) +{ + s32 llc_sz; + + u8 *pframe, *mem_start; + + struct sta_info *psta; + struct sta_priv *pstapriv = &padapter->stapriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + u8 *pbuf_start; + s32 bmcst = IS_MCAST(pattrib->ra); + s32 res = _SUCCESS; + + + if (pattrib->psta) + psta = pattrib->psta; + else { + if (bmcst) + psta = rtw_get_bcmc_stainfo(padapter); + else + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + } + + if (psta == NULL) { + res = _FAIL; + goto exit; + } + + if (pxmitframe->buf_addr == NULL) { + res = _FAIL; + goto exit; + } + + pbuf_start = pxmitframe->buf_addr; + mem_start = pbuf_start + TXDESC_OFFSET; + + if (rtw_make_tdls_wlanhdr(padapter, mem_start, pattrib, ptxmgmt) == _FAIL) { + res = _FAIL; + goto exit; + } + + pframe = mem_start; + pframe += pattrib->hdrlen; + + /* adding icv, if necessary... */ + if (pattrib->iv_len) { + if (psta != NULL) { + switch (pattrib->encrypt) { + case _WEP40_: + case _WEP104_: + WEP_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + break; + case _TKIP_: + if (bmcst) + TKIP_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + else + TKIP_IV(pattrib->iv, psta->dot11txpn, 0); + break; + case _AES_: + if (bmcst) + AES_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + else + AES_IV(pattrib->iv, psta->dot11txpn, 0); + break; + } + } + + _rtw_memcpy(pframe, pattrib->iv, pattrib->iv_len); + pframe += pattrib->iv_len; + + } + + llc_sz = rtw_put_snap(pframe, pattrib->ether_type); + pframe += llc_sz; + + /* pattrib->pktlen will be counted in rtw_build_tdls_ies */ + pattrib->pktlen = 0; + + rtw_build_tdls_ies(padapter, pxmitframe, pframe, ptxmgmt); + + if ((pattrib->icv_len > 0) && (pattrib->bswenc)) { + pframe += pattrib->pktlen; + _rtw_memcpy(pframe, pattrib->icv, pattrib->icv_len); + pframe += pattrib->icv_len; + } + + pattrib->nr_frags = 1; + pattrib->last_txcmdsz = pattrib->hdrlen + pattrib->iv_len + llc_sz + + ((pattrib->bswenc) ? pattrib->icv_len : 0) + pattrib->pktlen; + + if (xmitframe_addmic(padapter, pxmitframe) == _FAIL) { + res = _FAIL; + goto exit; + } + + xmitframe_swencrypt(padapter, pxmitframe); + + update_attrib_vcs_info(padapter, pxmitframe); + +exit: + + + return res; +} +#endif /* CONFIG_TDLS */ + +/* + * Calculate wlan 802.11 packet MAX size from pkt_attrib + * This function doesn't consider fragment case + */ +u32 rtw_calculate_wlan_pkt_size_by_attribue(struct pkt_attrib *pattrib) +{ + u32 len = 0; + + len = pattrib->hdrlen /* WLAN Header */ + + pattrib->iv_len /* IV */ + + XATTRIB_GET_MCTRL_LEN(pattrib) + + SNAP_SIZE + sizeof(u16) /* LLC */ + + pattrib->pktlen + + (pattrib->encrypt == _TKIP_ ? 8 : 0) /* MIC */ + + (pattrib->bswenc ? pattrib->icv_len : 0) /* ICV */ + ; + + return len; +} + +#ifdef CONFIG_TX_AMSDU +s32 check_amsdu(struct xmit_frame *pxmitframe) +{ + struct pkt_attrib *pattrib; + struct sta_info *psta = NULL; + s32 ret = _TRUE; + + if (!pxmitframe) + ret = _FALSE; + + pattrib = &pxmitframe->attrib; + + psta = rtw_get_stainfo(&pxmitframe->padapter->stapriv, &pattrib->ra[0]); + if (psta) { + if (psta->flags & WLAN_STA_AMSDU_DISABLE) + ret =_FALSE; + } + if (IS_MCAST(pattrib->ra)) + ret = _FALSE; + + if ((pattrib->ether_type == 0x888e) || + (pattrib->ether_type == 0x0806) || + (pattrib->ether_type == 0x88b4) || + (pattrib->dhcp_pkt == 1)) + ret = _FALSE; + + if ((pattrib->encrypt == _WEP40_) || + (pattrib->encrypt == _WEP104_) || + (pattrib->encrypt == _TKIP_)) + ret = _FALSE; + + if (!pattrib->qos_en) + ret = _FALSE; + + if (IS_AMSDU_AMPDU_NOT_VALID(pattrib)) + ret = _FALSE; + + return ret; +} + +s32 check_amsdu_tx_support(_adapter *padapter) +{ + struct dvobj_priv *pdvobjpriv; + int tx_amsdu; + int tx_amsdu_rate; + int current_tx_rate; + s32 ret = _FALSE; + + pdvobjpriv = adapter_to_dvobj(padapter); + tx_amsdu = padapter->tx_amsdu; + tx_amsdu_rate = padapter->tx_amsdu_rate; + current_tx_rate = pdvobjpriv->traffic_stat.cur_tx_tp; + + if (tx_amsdu == 1) + ret = _TRUE; + else if (tx_amsdu == 2 && (tx_amsdu_rate == 0 || current_tx_rate > tx_amsdu_rate)) + ret = _TRUE; + else + ret = _FALSE; + + return ret; +} + +s32 rtw_xmitframe_coalesce_amsdu(_adapter *padapter, struct xmit_frame *pxmitframe, struct xmit_frame *pxmitframe_queue) +{ + + struct pkt_file pktfile; + struct pkt_attrib *pattrib; + _pkt *pkt; + + struct pkt_file pktfile_queue; + struct pkt_attrib *pattrib_queue; + _pkt *pkt_queue; + + s32 llc_sz, mem_sz; + + s32 padding = 0; + + u8 *pframe, *mem_start; + u8 hw_hdr_offset; + + u16* len; + u8 *pbuf_start; + s32 res = _SUCCESS; + + if (pxmitframe->buf_addr == NULL) { + RTW_INFO("==> %s buf_addr==NULL\n", __FUNCTION__); + return _FAIL; + } + + + pbuf_start = pxmitframe->buf_addr; + +#ifdef CONFIG_USB_TX_AGGREGATION + hw_hdr_offset = TXDESC_SIZE + (pxmitframe->pkt_offset * PACKET_OFFSET_SZ); +#else +#ifdef CONFIG_TX_EARLY_MODE /* for SDIO && Tx Agg */ + hw_hdr_offset = TXDESC_OFFSET + EARLY_MODE_INFO_SIZE; +#else + hw_hdr_offset = TXDESC_OFFSET; +#endif +#endif + + mem_start = pbuf_start + hw_hdr_offset; //for DMA + + pattrib = &pxmitframe->attrib; + + pattrib->amsdu = 1; + + if (rtw_make_wlanhdr(padapter, mem_start, pattrib) == _FAIL) { + RTW_INFO("rtw_xmitframe_coalesce: rtw_make_wlanhdr fail; drop pkt\n"); + res = _FAIL; + goto exit; + } + + llc_sz = 0; + + pframe = mem_start; + + //SetMFrag(mem_start); + ClearMFrag(mem_start); + + pframe += pattrib->hdrlen; + + /* adding icv, if necessary... */ + if (pattrib->iv_len) { + _rtw_memcpy(pframe, pattrib->iv, pattrib->iv_len); // queue or new? + + RTW_DBG("rtw_xmitframe_coalesce: keyid=%d pattrib->iv[3]=%.2x pframe=%.2x %.2x %.2x %.2x\n", + padapter->securitypriv.dot11PrivacyKeyIndex, pattrib->iv[3], *pframe, *(pframe + 1), *(pframe + 2), *(pframe + 3)); + + pframe += pattrib->iv_len; + } + + pattrib->last_txcmdsz = pattrib->hdrlen + pattrib->iv_len; + + if(pxmitframe_queue) + { + pattrib_queue = &pxmitframe_queue->attrib; + pkt_queue = pxmitframe_queue->pkt; + + _rtw_open_pktfile(pkt_queue, &pktfile_queue); + _rtw_pktfile_read(&pktfile_queue, NULL, pattrib_queue->pkt_hdrlen); + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + /* mDA(6), mSA(6), len(2), mctrl */ + _rtw_memcpy(pframe, pattrib_queue->mda, ETH_ALEN); + pframe += ETH_ALEN; + _rtw_memcpy(pframe, pattrib_queue->msa, ETH_ALEN); + pframe += ETH_ALEN; + len = (u16*)pframe; + pframe += 2; + rtw_mesh_tx_build_mctrl(padapter, pattrib_queue, pframe); + pframe += XATTRIB_GET_MCTRL_LEN(pattrib_queue); + } else + #endif + { + /* 802.3 MAC Header DA(6) SA(6) Len(2)*/ + _rtw_memcpy(pframe, pattrib_queue->dst, ETH_ALEN); + pframe += ETH_ALEN; + _rtw_memcpy(pframe, pattrib_queue->src, ETH_ALEN); + pframe += ETH_ALEN; + len = (u16*)pframe; + pframe += 2; + } + + llc_sz = rtw_put_snap(pframe, pattrib_queue->ether_type); + pframe += llc_sz; + + mem_sz = _rtw_pktfile_read(&pktfile_queue, pframe, pattrib_queue->pktlen); + pframe += mem_sz; + + *len = htons(XATTRIB_GET_MCTRL_LEN(pattrib_queue) + llc_sz + mem_sz); + + //calc padding + padding = 4 - ((ETH_HLEN + XATTRIB_GET_MCTRL_LEN(pattrib_queue) + llc_sz + mem_sz) & (4-1)); + if(padding == 4) + padding = 0; + + //_rtw_memset(pframe,0xaa, padding); + pframe += padding; + + pattrib->last_txcmdsz += ETH_HLEN + XATTRIB_GET_MCTRL_LEN(pattrib_queue) + llc_sz + mem_sz + padding ; + } + + //2nd mpdu + + pkt = pxmitframe->pkt; + _rtw_open_pktfile(pkt, &pktfile); + _rtw_pktfile_read(&pktfile, NULL, pattrib->pkt_hdrlen); + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + /* mDA(6), mSA(6), len(2), mctrl */ + _rtw_memcpy(pframe, pattrib->mda, ETH_ALEN); + pframe += ETH_ALEN; + _rtw_memcpy(pframe, pattrib->msa, ETH_ALEN); + pframe += ETH_ALEN; + len = (u16*)pframe; + pframe += 2; + rtw_mesh_tx_build_mctrl(padapter, pattrib, pframe); + pframe += XATTRIB_GET_MCTRL_LEN(pattrib); + } else +#endif + { + /* 802.3 MAC Header DA(6) SA(6) Len(2) */ + _rtw_memcpy(pframe, pattrib->dst, ETH_ALEN); + pframe += ETH_ALEN; + _rtw_memcpy(pframe, pattrib->src, ETH_ALEN); + pframe += ETH_ALEN; + len = (u16*)pframe; + pframe += 2; + } + + llc_sz = rtw_put_snap(pframe, pattrib->ether_type); + pframe += llc_sz; + + mem_sz = _rtw_pktfile_read(&pktfile, pframe, pattrib->pktlen); + + pframe += mem_sz; + + *len = htons(XATTRIB_GET_MCTRL_LEN(pattrib) + llc_sz + mem_sz); + + //the last ampdu has no padding + padding = 0; + + pattrib->nr_frags = 1; + + pattrib->last_txcmdsz += ETH_HLEN + XATTRIB_GET_MCTRL_LEN(pattrib) + llc_sz + mem_sz + padding + + ((pattrib->bswenc) ? pattrib->icv_len : 0) ; + + if ((pattrib->icv_len > 0) && (pattrib->bswenc)) { + _rtw_memcpy(pframe, pattrib->icv, pattrib->icv_len); + pframe += pattrib->icv_len; + } + + if (xmitframe_addmic(padapter, pxmitframe) == _FAIL) { + RTW_INFO("xmitframe_addmic(padapter, pxmitframe)==_FAIL\n"); + res = _FAIL; + goto exit; + } + + xmitframe_swencrypt(padapter, pxmitframe); + + update_attrib_vcs_info(padapter, pxmitframe); + +exit: + return res; +} +#endif /* CONFIG_TX_AMSDU */ + +/* + +This sub-routine will perform all the following: + +1. remove 802.3 header. +2. create wlan_header, based on the info in pxmitframe +3. append sta's iv/ext-iv +4. append LLC +5. move frag chunk from pframe to pxmitframe->mem +6. apply sw-encrypt, if necessary. + +*/ +s32 rtw_xmitframe_coalesce(_adapter *padapter, _pkt *pkt, struct xmit_frame *pxmitframe) +{ + struct pkt_file pktfile; + + s32 frg_inx, frg_len, mpdu_len, llc_sz, mem_sz; + + SIZE_PTR addr; + + u8 *pframe, *mem_start; + u8 hw_hdr_offset; + + /* struct sta_info *psta; */ + /* struct sta_priv *pstapriv = &padapter->stapriv; */ + /* struct mlme_priv *pmlmepriv = &padapter->mlmepriv; */ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + struct pkt_attrib *pattrib = &pxmitframe->attrib; + + u8 *pbuf_start; + + s32 bmcst = IS_MCAST(pattrib->ra); + s32 res = _SUCCESS; + + + /* + if (pattrib->psta) + { + psta = pattrib->psta; + } else + { + RTW_INFO("%s, call rtw_get_stainfo()\n", __func__); + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + } + + if(psta==NULL) + { + + RTW_INFO("%s, psta==NUL\n", __func__); + return _FAIL; + } + + + if(!(psta->state &WIFI_ASOC_STATE)) + { + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return _FAIL; + } + */ + if (pxmitframe->buf_addr == NULL) { + RTW_INFO("==> %s buf_addr==NULL\n", __FUNCTION__); + return _FAIL; + } + + pbuf_start = pxmitframe->buf_addr; + +#ifdef CONFIG_USB_TX_AGGREGATION + hw_hdr_offset = TXDESC_SIZE + (pxmitframe->pkt_offset * PACKET_OFFSET_SZ); +#else +#ifdef CONFIG_TX_EARLY_MODE /* for SDIO && Tx Agg */ + hw_hdr_offset = TXDESC_OFFSET + EARLY_MODE_INFO_SIZE; +#else + hw_hdr_offset = TXDESC_OFFSET; +#endif +#endif + + mem_start = pbuf_start + hw_hdr_offset; + + if (rtw_make_wlanhdr(padapter, mem_start, pattrib) == _FAIL) { + RTW_INFO("rtw_xmitframe_coalesce: rtw_make_wlanhdr fail; drop pkt\n"); + res = _FAIL; + goto exit; + } + + _rtw_open_pktfile(pkt, &pktfile); + _rtw_pktfile_read(&pktfile, NULL, pattrib->pkt_hdrlen); + + frg_inx = 0; + frg_len = pxmitpriv->frag_len - 4;/* 2346-4 = 2342 */ + + while (1) { + llc_sz = 0; + + mpdu_len = frg_len; + + pframe = mem_start; + + SetMFrag(mem_start); + + pframe += pattrib->hdrlen; + mpdu_len -= pattrib->hdrlen; + + /* adding icv, if necessary... */ + if (pattrib->iv_len) { +#if 0 + /* if (check_fwstate(pmlmepriv, WIFI_MP_STATE)) */ + /* psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); */ + /* else */ + /* psta = rtw_get_stainfo(pstapriv, pattrib->ra); */ + + if (psta != NULL) { + switch (pattrib->encrypt) { + case _WEP40_: + case _WEP104_: + WEP_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + break; + case _TKIP_: + if (bmcst) + TKIP_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + else + TKIP_IV(pattrib->iv, psta->dot11txpn, 0); + break; + case _AES_: + if (bmcst) + AES_IV(pattrib->iv, psta->dot11txpn, pattrib->key_idx); + else + AES_IV(pattrib->iv, psta->dot11txpn, 0); + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + rtw_wapi_get_iv(padapter, pattrib->ra, pattrib->iv); + break; +#endif + } + } +#endif + _rtw_memcpy(pframe, pattrib->iv, pattrib->iv_len); + + + pframe += pattrib->iv_len; + + mpdu_len -= pattrib->iv_len; + } + + if (frg_inx == 0) { + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + rtw_mesh_tx_build_mctrl(padapter, pattrib, pframe); + pframe += XATTRIB_GET_MCTRL_LEN(pattrib); + mpdu_len -= XATTRIB_GET_MCTRL_LEN(pattrib); + } + #endif + + llc_sz = rtw_put_snap(pframe, pattrib->ether_type); + pframe += llc_sz; + mpdu_len -= llc_sz; + } + + if ((pattrib->icv_len > 0) && (pattrib->bswenc)) + mpdu_len -= pattrib->icv_len; + + + if (bmcst) { + /* don't do fragment to broadcat/multicast packets */ + mem_sz = _rtw_pktfile_read(&pktfile, pframe, pattrib->pktlen); + } else + mem_sz = _rtw_pktfile_read(&pktfile, pframe, mpdu_len); + + pframe += mem_sz; + + if ((pattrib->icv_len > 0) && (pattrib->bswenc)) { + _rtw_memcpy(pframe, pattrib->icv, pattrib->icv_len); + pframe += pattrib->icv_len; + } + + frg_inx++; + + if (bmcst || (rtw_endofpktfile(&pktfile) == _TRUE)) { + pattrib->nr_frags = frg_inx; + + pattrib->last_txcmdsz = pattrib->hdrlen + pattrib->iv_len + + ((pattrib->nr_frags == 1) ? (XATTRIB_GET_MCTRL_LEN(pattrib) + llc_sz) : 0) + + ((pattrib->bswenc) ? pattrib->icv_len : 0) + mem_sz; + + ClearMFrag(mem_start); + + break; + } + + addr = (SIZE_PTR)(pframe); + + mem_start = (unsigned char *)RND4(addr) + hw_hdr_offset; + _rtw_memcpy(mem_start, pbuf_start + hw_hdr_offset, pattrib->hdrlen); + + } + + if (xmitframe_addmic(padapter, pxmitframe) == _FAIL) { + RTW_INFO("xmitframe_addmic(padapter, pxmitframe)==_FAIL\n"); + res = _FAIL; + goto exit; + } + + xmitframe_swencrypt(padapter, pxmitframe); + + if (bmcst == _FALSE) + update_attrib_vcs_info(padapter, pxmitframe); + else + pattrib->vcs_mode = NONE_VCS; + +exit: + + + return res; +} + +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) +/* + * CCMP encryption for unicast robust mgmt frame and broadcast group privicy action + * BIP for broadcast robust mgmt frame + */ +s32 rtw_mgmt_xmitframe_coalesce(_adapter *padapter, _pkt *pkt, struct xmit_frame *pxmitframe) +{ +#define DBG_MGMT_XMIT_COALESEC_DUMP 0 +#define DBG_MGMT_XMIT_BIP_DUMP 0 +#define DBG_MGMT_XMIT_ENC_DUMP 0 + + struct pkt_file pktfile; + s32 frg_inx, frg_len, mpdu_len, llc_sz, mem_sz; + SIZE_PTR addr; + u8 *pframe, *mem_start = NULL, *tmp_buf = NULL; + u8 hw_hdr_offset, subtype ; + u8 category = 0xFF; + struct sta_info *psta = NULL; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + u8 *pbuf_start; + s32 bmcst = IS_MCAST(pattrib->ra); + s32 res = _FAIL; + u8 *BIP_AAD = NULL; + u8 *MGMT_body = NULL; + + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct rtw_ieee80211_hdr *pwlanhdr; + u8 mme_cont[_MME_IE_LENGTH_ - 2]; + u8 mme_clen; + + _irqL irqL; + u32 ori_len; + union pn48 *pn = NULL; + enum security_type cipher = _NO_PRIVACY_; + u8 kid; + + if (pxmitframe->buf_addr == NULL) { + RTW_WARN(FUNC_ADPT_FMT" pxmitframe->buf_addr\n" + , FUNC_ADPT_ARG(padapter)); + return _FAIL; + } + + mem_start = pframe = (u8 *)(pxmitframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + subtype = get_frame_sub_type(pframe); /* bit(7)~bit(2) */ + + /* check if robust mgmt frame */ + if (subtype != WIFI_DEAUTH && subtype != WIFI_DISASSOC && subtype != WIFI_ACTION) + return _SUCCESS; + if (subtype == WIFI_ACTION) { + category = *(pframe + sizeof(struct rtw_ieee80211_hdr_3addr)); + if (CATEGORY_IS_NON_ROBUST(category)) + return _SUCCESS; + } + if (!bmcst) { + if (pattrib->psta) + psta = pattrib->psta; + else + pattrib->psta = psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + if (psta == NULL) { + RTW_INFO(FUNC_ADPT_FMT" unicast sta == NULL\n", FUNC_ADPT_ARG(padapter)); + return _FAIL; + } + if (!(psta->flags & WLAN_STA_MFP)) { + /* peer is not MFP capable, no need to encrypt */ + return _SUCCESS; + } + if (psta->bpairwise_key_installed != _TRUE) { + RTW_INFO(FUNC_ADPT_FMT" PTK is not installed\n" + , FUNC_ADPT_ARG(padapter)); + return _FAIL; + } + } + + ori_len = BIP_AAD_SIZE + pattrib->pktlen + _MME_IE_LENGTH_; + tmp_buf = BIP_AAD = rtw_zmalloc(ori_len); + if (BIP_AAD == NULL) + return _FAIL; + + _enter_critical_bh(&padapter->security_key_mutex, &irqL); + + if (bmcst) { + if (subtype == WIFI_ACTION && CATEGORY_IS_GROUP_PRIVACY(category)) { + /* broadcast group privacy action frame */ + #if DBG_MGMT_XMIT_COALESEC_DUMP + RTW_INFO(FUNC_ADPT_FMT" broadcast gp action(%u)\n" + , FUNC_ADPT_ARG(padapter), category); + #endif + + if (pattrib->psta) + psta = pattrib->psta; + else + pattrib->psta = psta = rtw_get_bcmc_stainfo(padapter); + if (psta == NULL) { + RTW_INFO(FUNC_ADPT_FMT" broadcast sta == NULL\n" + , FUNC_ADPT_ARG(padapter)); + goto xmitframe_coalesce_fail; + } + if (padapter->securitypriv.binstallGrpkey != _TRUE) { + RTW_INFO(FUNC_ADPT_FMT" GTK is not installed\n" + , FUNC_ADPT_ARG(padapter)); + goto xmitframe_coalesce_fail; + } + + pn = &psta->dot11txpn; + cipher = padapter->securitypriv.dot118021XGrpPrivacy; + kid = padapter->securitypriv.dot118021XGrpKeyid; + } else { + #ifdef CONFIG_IEEE80211W + /* broadcast robust mgmt frame, using BIP */ + int frame_body_len; + u8 mic[16]; + + /* IGTK key is not install ex: mesh MFP without IGTK */ + if (SEC_IS_BIP_KEY_INSTALLED(&padapter->securitypriv) != _TRUE) + goto xmitframe_coalesce_success; + + #if DBG_MGMT_XMIT_COALESEC_DUMP + if (subtype == WIFI_DEAUTH) + RTW_INFO(FUNC_ADPT_FMT" braodcast deauth\n", FUNC_ADPT_ARG(padapter)); + else if (subtype == WIFI_DISASSOC) + RTW_INFO(FUNC_ADPT_FMT" braodcast disassoc\n", FUNC_ADPT_ARG(padapter)); + else if (subtype == WIFI_ACTION) { + RTW_INFO(FUNC_ADPT_FMT" braodcast action(%u)\n" + , FUNC_ADPT_ARG(padapter), category); + } + #endif + + _rtw_memset(mme_cont, 0, _MME_IE_LENGTH_ - 2); + mme_clen = padapter->securitypriv.dot11wCipher == _BIP_CMAC_128_ ? 16 : 24; + + MGMT_body = pframe + sizeof(struct rtw_ieee80211_hdr_3addr); + pframe += pattrib->pktlen; + + /* octent 0 and 1 is key index ,BIP keyid is 4 or 5, LSB only need octent 0 */ + mme_cont[0] = padapter->securitypriv.dot11wBIPKeyid; + /* increase PN and apply to packet */ + padapter->securitypriv.dot11wBIPtxpn.val++; + RTW_PUT_LE64(&mme_cont[2], padapter->securitypriv.dot11wBIPtxpn.val); + + /* add MME IE with MIC all zero, MME string doesn't include element id and length */ + pframe = rtw_set_ie(pframe, _MME_IE_ , mme_clen , mme_cont, &(pattrib->pktlen)); + pattrib->last_txcmdsz = pattrib->pktlen; + /* total frame length - header length */ + frame_body_len = pattrib->pktlen - sizeof(struct rtw_ieee80211_hdr_3addr); + + /* conscruct AAD, copy frame control field */ + _rtw_memcpy(BIP_AAD, &pwlanhdr->frame_ctl, 2); + ClearRetry(BIP_AAD); + ClearPwrMgt(BIP_AAD); + ClearMData(BIP_AAD); + /* conscruct AAD, copy address 1 to address 3 */ + _rtw_memcpy(BIP_AAD + 2, GetAddr1Ptr((u8 *)pwlanhdr), 18); + /* copy management fram body */ + _rtw_memcpy(BIP_AAD + BIP_AAD_SIZE, MGMT_body, frame_body_len); + + #if DBG_MGMT_XMIT_BIP_DUMP + /* dump total packet include MME with zero MIC */ + { + int i; + printk("Total packet: "); + for (i = 0; i < BIP_AAD_SIZE + frame_body_len; i++) + printk(" %02x ", BIP_AAD[i]); + printk("\n"); + } + #endif + + /* calculate mic */ + if (rtw_calculate_bip_mic(padapter->securitypriv.dot11wCipher, + (u8 *)pwlanhdr, pattrib->pktlen, + padapter->securitypriv.dot11wBIPKey[padapter->securitypriv.dot11wBIPKeyid].skey, + BIP_AAD, (BIP_AAD_SIZE + frame_body_len), mic) == _FAIL) + goto xmitframe_coalesce_fail; + + #if DBG_MGMT_XMIT_BIP_DUMP + /* dump calculated mic result */ + { + int i; + printk("Calculated mic result: "); + for (i = 0; i < 16; i++) + printk(" %02x ", mic[i]); + printk("\n"); + } + #endif + + /* copy right BIP mic value, total is 128bits, we use the 0~63 bits */ + if (padapter->securitypriv.dot11wCipher == _BIP_CMAC_128_) + _rtw_memcpy(pframe - 8, mic, 8); + else + _rtw_memcpy(pframe - 16, mic, 16); + + #if DBG_MGMT_XMIT_BIP_DUMP + /*dump all packet after mic ok */ + { + int pp; + printk("pattrib->pktlen = %d\n", pattrib->pktlen); + for(pp=0;pp< pattrib->pktlen; pp++) + printk(" %02x ", mem_start[pp]); + printk("\n"); + } + #endif + + #endif /* CONFIG_IEEE80211W */ + + goto xmitframe_coalesce_success; + } + } + else { + /* unicast robust mgmt frame */ + #if DBG_MGMT_XMIT_COALESEC_DUMP + if (subtype == WIFI_DEAUTH) { + RTW_INFO(FUNC_ADPT_FMT" unicast deauth to "MAC_FMT"\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(pattrib->ra)); + } else if (subtype == WIFI_DISASSOC) { + RTW_INFO(FUNC_ADPT_FMT" unicast disassoc to "MAC_FMT"\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(pattrib->ra)); + } else if (subtype == WIFI_ACTION) { + RTW_INFO(FUNC_ADPT_FMT" unicast action(%u) to "MAC_FMT"\n" + , FUNC_ADPT_ARG(padapter), category, MAC_ARG(pattrib->ra)); + } + #endif + + pn = &psta->dot11txpn; + cipher = psta->dot118021XPrivacy; + kid = 0; + + _rtw_memcpy(pattrib->dot118021x_UncstKey.skey + , psta->dot118021x_UncstKey.skey + , (cipher & _SEC_TYPE_256_) ? 32 : 16); + + /* To use wrong key */ + if (pattrib->key_type == IEEE80211W_WRONG_KEY) { + RTW_INFO("use wrong key\n"); + pattrib->dot118021x_UncstKey.skey[0] = 0xff; + } + } + + #if DBG_MGMT_XMIT_ENC_DUMP + /* before encrypt dump the management packet content */ + { + int i; + printk("Management pkt: "); + for(i=0; ipktlen; i++) + printk(" %02x ", pframe[i]); + printk("=======\n"); + } + #endif + + /* bakeup original management packet */ + _rtw_memcpy(tmp_buf, pframe, pattrib->pktlen); + /* move to data portion */ + pframe += pattrib->hdrlen; + + if (pattrib->key_type != IEEE80211W_NO_KEY) { + pattrib->encrypt = cipher; + pattrib->bswenc = _TRUE; + } + + /* + * 802.11w encrypted management packet must be: + * _AES_, _CCMP_256_, _GCMP_, _GCMP_256_ + */ + switch (pattrib->encrypt) { + case _AES_: + pattrib->iv_len = 8; + pattrib->icv_len = 8; + AES_IV(pattrib->iv, (*pn), kid); + break; + case _CCMP_256_: + pattrib->iv_len = 8; + pattrib->icv_len = 16; + AES_IV(pattrib->iv, (*pn), kid); + break; + case _GCMP_: + case _GCMP_256_: + pattrib->iv_len = 8; + pattrib->icv_len = 16; + GCMP_IV(pattrib->iv, (*pn), kid); + break; + default: + goto xmitframe_coalesce_fail; + } + + /* insert iv header into management frame */ + _rtw_memcpy(pframe, pattrib->iv, pattrib->iv_len); + pframe += pattrib->iv_len; + /* copy mgmt data portion after CCMP header */ + _rtw_memcpy(pframe, tmp_buf + pattrib->hdrlen, pattrib->pktlen - pattrib->hdrlen); + /* move pframe to end of mgmt pkt */ + pframe += pattrib->pktlen - pattrib->hdrlen; + /* add 8 bytes CCMP IV header to length */ + pattrib->pktlen += pattrib->iv_len; + + #if DBG_MGMT_XMIT_ENC_DUMP + /* dump management packet include AES IV header */ + { + int i; + printk("Management pkt + IV: "); + /* for(i=0; ipktlen; i++) */ + + printk("@@@@@@@@@@@@@\n"); + } + #endif + + if ((pattrib->icv_len > 0) && (pattrib->bswenc)) { + _rtw_memcpy(pframe, pattrib->icv, pattrib->icv_len); + pframe += pattrib->icv_len; + } + /* add 8 bytes MIC */ + pattrib->pktlen += pattrib->icv_len; + /* set final tx command size */ + pattrib->last_txcmdsz = pattrib->pktlen; + + /* set protected bit must be beofre SW encrypt */ + SetPrivacy(mem_start); + + #if DBG_MGMT_XMIT_ENC_DUMP + /* dump management packet include AES header */ + { + int i; + printk("prepare to enc Management pkt + IV: "); + for (i = 0; i < pattrib->pktlen; i++) + printk(" %02x ", mem_start[i]); + printk("@@@@@@@@@@@@@\n"); + } + #endif + + /* software encrypt */ + xmitframe_swencrypt(padapter, pxmitframe); + +xmitframe_coalesce_success: + _exit_critical_bh(&padapter->security_key_mutex, &irqL); + rtw_mfree(BIP_AAD, ori_len); + return _SUCCESS; + +xmitframe_coalesce_fail: + _exit_critical_bh(&padapter->security_key_mutex, &irqL); + rtw_mfree(BIP_AAD, ori_len); + + return _FAIL; +} +#endif /* defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) */ + +/* Logical Link Control(LLC) SubNetwork Attachment Point(SNAP) header + * IEEE LLC/SNAP header contains 8 octets + * First 3 octets comprise the LLC portion + * SNAP portion, 5 octets, is divided into two fields: + * Organizationally Unique Identifier(OUI), 3 octets, + * type, defined by that organization, 2 octets. + */ +s32 rtw_put_snap(u8 *data, u16 h_proto) +{ + struct ieee80211_snap_hdr *snap; + u8 *oui; + + + snap = (struct ieee80211_snap_hdr *)data; + snap->dsap = 0xaa; + snap->ssap = 0xaa; + snap->ctrl = 0x03; + + if (h_proto == 0x8137 || h_proto == 0x80f3) + oui = P802_1H_OUI; + else + oui = RFC1042_OUI; + + snap->oui[0] = oui[0]; + snap->oui[1] = oui[1]; + snap->oui[2] = oui[2]; + + *(u16 *)(data + SNAP_SIZE) = htons(h_proto); + + + return SNAP_SIZE + sizeof(u16); +} + +void rtw_update_protection(_adapter *padapter, u8 *ie, uint ie_len) +{ + + uint protection; + u8 *perp; + sint erp_len; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + + + switch (pxmitpriv->vcs_setting) { + case DISABLE_VCS: + pxmitpriv->vcs = NONE_VCS; + break; + + case ENABLE_VCS: + break; + + case AUTO_VCS: + default: + perp = rtw_get_ie(ie, _ERPINFO_IE_, &erp_len, ie_len); + if (perp == NULL) + pxmitpriv->vcs = NONE_VCS; + else { + protection = (*(perp + 2)) & BIT(1); + if (protection) { + if (pregistrypriv->vcs_type == RTS_CTS) + pxmitpriv->vcs = RTS_CTS; + else + pxmitpriv->vcs = CTS_TO_SELF; + } else + pxmitpriv->vcs = NONE_VCS; + } + + break; + + } + + +} + +void rtw_count_tx_stats(PADAPTER padapter, struct xmit_frame *pxmitframe, int sz) +{ + struct sta_info *psta = NULL; + struct stainfo_stats *pstats = NULL; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 pkt_num = 1; + + if ((pxmitframe->frame_tag & 0x0f) == DATA_FRAMETAG) { +#if defined(CONFIG_USB_TX_AGGREGATION) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pkt_num = pxmitframe->agg_num; +#endif + pmlmepriv->LinkDetectInfo.NumTxOkInPeriod += pkt_num; + + pxmitpriv->tx_pkts += pkt_num; + + pxmitpriv->tx_bytes += sz; + + psta = pxmitframe->attrib.psta; + if (psta) { + pstats = &psta->sta_stats; + + pstats->tx_pkts += pkt_num; + + pstats->tx_bytes += sz; + #if defined(CONFIG_CHECK_LEAVE_LPS) && defined(CONFIG_LPS_CHK_BY_TP) + if (adapter_to_pwrctl(padapter)->lps_chk_by_tp) + traffic_check_for_leave_lps_by_tp(padapter, _TRUE, psta); + #endif /* CONFIG_LPS */ + } + +#ifdef CONFIG_CHECK_LEAVE_LPS + /* traffic_check_for_leave_lps(padapter, _TRUE); */ +#endif /* CONFIG_CHECK_LEAVE_LPS */ + + } +} + +static struct xmit_buf *__rtw_alloc_cmd_xmitbuf(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type) +{ + struct xmit_buf *pxmitbuf = NULL; + + + pxmitbuf = &pxmitpriv->pcmd_xmitbuf[buf_type]; + if (pxmitbuf != NULL) { + pxmitbuf->priv_data = NULL; + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitbuf->len = 0; + pxmitbuf->pdata = pxmitbuf->ptail = pxmitbuf->phead; + pxmitbuf->agg_num = 0; + pxmitbuf->pg_num = 0; +#endif +#ifdef CONFIG_PCI_HCI + pxmitbuf->len = 0; +#ifdef CONFIG_TRX_BD_ARCH + /*pxmitbuf->buf_desc = NULL;*/ +#else + pxmitbuf->desc = NULL; +#endif +#endif + + if (pxmitbuf->sctx) { + RTW_INFO("%s pxmitbuf->sctx is not NULL\n", __func__); + rtw_sctx_done_err(&pxmitbuf->sctx, RTW_SCTX_DONE_BUF_ALLOC); + } + } else + RTW_INFO("%s fail, no xmitbuf available !!!\n", __func__); + + return pxmitbuf; +} + +struct xmit_frame *__rtw_alloc_cmdxmitframe(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type) +{ + struct xmit_frame *pcmdframe; + struct xmit_buf *pxmitbuf; + + pcmdframe = rtw_alloc_xmitframe(pxmitpriv, 0); + if (pcmdframe == NULL) { + RTW_INFO("%s, alloc xmitframe fail\n", __FUNCTION__); + return NULL; + } + + pxmitbuf = __rtw_alloc_cmd_xmitbuf(pxmitpriv, buf_type); + if (pxmitbuf == NULL) { + RTW_INFO("%s, alloc xmitbuf fail\n", __FUNCTION__); + rtw_free_xmitframe(pxmitpriv, pcmdframe); + return NULL; + } + + pcmdframe->frame_tag = MGNT_FRAMETAG; + + pcmdframe->pxmitbuf = pxmitbuf; + + pcmdframe->buf_addr = pxmitbuf->pbuf; + + /* initial memory to zero */ + _rtw_memset(pcmdframe->buf_addr, 0, MAX_CMDBUF_SZ); + + pxmitbuf->priv_data = pcmdframe; + + return pcmdframe; + +} + +struct xmit_buf *rtw_alloc_xmitbuf_ext(struct xmit_priv *pxmitpriv) +{ + _irqL irqL; + struct xmit_buf *pxmitbuf = NULL; + _list *plist, *phead; + _queue *pfree_queue = &pxmitpriv->free_xmit_extbuf_queue; + + + _enter_critical(&pfree_queue->lock, &irqL); + + if (_rtw_queue_empty(pfree_queue) == _TRUE) + pxmitbuf = NULL; + else { + + phead = get_list_head(pfree_queue); + + plist = get_next(phead); + + pxmitbuf = LIST_CONTAINOR(plist, struct xmit_buf, list); + + rtw_list_delete(&(pxmitbuf->list)); + } + + if (pxmitbuf != NULL) { + pxmitpriv->free_xmit_extbuf_cnt--; +#ifdef DBG_XMIT_BUF_EXT + RTW_INFO("DBG_XMIT_BUF_EXT ALLOC no=%d, free_xmit_extbuf_cnt=%d\n", pxmitbuf->no, pxmitpriv->free_xmit_extbuf_cnt); +#endif + + + pxmitbuf->priv_data = NULL; + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitbuf->len = 0; + pxmitbuf->pdata = pxmitbuf->ptail = pxmitbuf->phead; + pxmitbuf->agg_num = 1; +#endif +#ifdef CONFIG_PCI_HCI + pxmitbuf->len = 0; +#ifdef CONFIG_TRX_BD_ARCH + /*pxmitbuf->buf_desc = NULL;*/ +#else + pxmitbuf->desc = NULL; +#endif +#endif + + if (pxmitbuf->sctx) { + RTW_INFO("%s pxmitbuf->sctx is not NULL\n", __func__); + rtw_sctx_done_err(&pxmitbuf->sctx, RTW_SCTX_DONE_BUF_ALLOC); + } + + } + + _exit_critical(&pfree_queue->lock, &irqL); + + + return pxmitbuf; +} + +s32 rtw_free_xmitbuf_ext(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf) +{ + _irqL irqL; + _queue *pfree_queue = &pxmitpriv->free_xmit_extbuf_queue; + + + if (pxmitbuf == NULL) + return _FAIL; + + _enter_critical(&pfree_queue->lock, &irqL); + + rtw_list_delete(&pxmitbuf->list); + + rtw_list_insert_tail(&(pxmitbuf->list), get_list_head(pfree_queue)); + pxmitpriv->free_xmit_extbuf_cnt++; +#ifdef DBG_XMIT_BUF_EXT + RTW_INFO("DBG_XMIT_BUF_EXT FREE no=%d, free_xmit_extbuf_cnt=%d\n", pxmitbuf->no , pxmitpriv->free_xmit_extbuf_cnt); +#endif + + _exit_critical(&pfree_queue->lock, &irqL); + + + return _SUCCESS; +} + +struct xmit_buf *rtw_alloc_xmitbuf(struct xmit_priv *pxmitpriv) +{ + _irqL irqL; + struct xmit_buf *pxmitbuf = NULL; + _list *plist, *phead; + _queue *pfree_xmitbuf_queue = &pxmitpriv->free_xmitbuf_queue; + + + /* RTW_INFO("+rtw_alloc_xmitbuf\n"); */ + + _enter_critical(&pfree_xmitbuf_queue->lock, &irqL); + + if (_rtw_queue_empty(pfree_xmitbuf_queue) == _TRUE) + pxmitbuf = NULL; + else { + + phead = get_list_head(pfree_xmitbuf_queue); + + plist = get_next(phead); + + pxmitbuf = LIST_CONTAINOR(plist, struct xmit_buf, list); + + rtw_list_delete(&(pxmitbuf->list)); + } + + if (pxmitbuf != NULL) { + pxmitpriv->free_xmitbuf_cnt--; +#ifdef DBG_XMIT_BUF + RTW_INFO("DBG_XMIT_BUF ALLOC no=%d, free_xmitbuf_cnt=%d\n", pxmitbuf->no, pxmitpriv->free_xmitbuf_cnt); +#endif + /* RTW_INFO("alloc, free_xmitbuf_cnt=%d\n", pxmitpriv->free_xmitbuf_cnt); */ + + pxmitbuf->priv_data = NULL; + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitbuf->len = 0; + pxmitbuf->pdata = pxmitbuf->ptail = pxmitbuf->phead; + pxmitbuf->agg_num = 0; + pxmitbuf->pg_num = 0; +#endif +#ifdef CONFIG_PCI_HCI + pxmitbuf->len = 0; +#ifdef CONFIG_TRX_BD_ARCH + /*pxmitbuf->buf_desc = NULL;*/ +#else + pxmitbuf->desc = NULL; +#endif +#endif + + if (pxmitbuf->sctx) { + RTW_INFO("%s pxmitbuf->sctx is not NULL\n", __func__); + rtw_sctx_done_err(&pxmitbuf->sctx, RTW_SCTX_DONE_BUF_ALLOC); + } + } +#ifdef DBG_XMIT_BUF + else + RTW_INFO("DBG_XMIT_BUF rtw_alloc_xmitbuf return NULL\n"); +#endif + + _exit_critical(&pfree_xmitbuf_queue->lock, &irqL); + + + return pxmitbuf; +} + +s32 rtw_free_xmitbuf(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf) +{ + _irqL irqL; + _queue *pfree_xmitbuf_queue = &pxmitpriv->free_xmitbuf_queue; + + + /* RTW_INFO("+rtw_free_xmitbuf\n"); */ + + if (pxmitbuf == NULL) + return _FAIL; + + if (pxmitbuf->sctx) { + RTW_INFO("%s pxmitbuf->sctx is not NULL\n", __func__); + rtw_sctx_done_err(&pxmitbuf->sctx, RTW_SCTX_DONE_BUF_FREE); + } + + if (pxmitbuf->buf_tag == XMITBUF_CMD) { + } else if (pxmitbuf->buf_tag == XMITBUF_MGNT) + rtw_free_xmitbuf_ext(pxmitpriv, pxmitbuf); + else { + _enter_critical(&pfree_xmitbuf_queue->lock, &irqL); + + rtw_list_delete(&pxmitbuf->list); + + rtw_list_insert_tail(&(pxmitbuf->list), get_list_head(pfree_xmitbuf_queue)); + + pxmitpriv->free_xmitbuf_cnt++; + /* RTW_INFO("FREE, free_xmitbuf_cnt=%d\n", pxmitpriv->free_xmitbuf_cnt); */ +#ifdef DBG_XMIT_BUF + RTW_INFO("DBG_XMIT_BUF FREE no=%d, free_xmitbuf_cnt=%d\n", pxmitbuf->no , pxmitpriv->free_xmitbuf_cnt); +#endif + _exit_critical(&pfree_xmitbuf_queue->lock, &irqL); + } + + + return _SUCCESS; +} + +void rtw_init_xmitframe(struct xmit_frame *pxframe) +{ + if (pxframe != NULL) { /* default value setting */ + pxframe->buf_addr = NULL; + pxframe->pxmitbuf = NULL; + + _rtw_memset(&pxframe->attrib, 0, sizeof(struct pkt_attrib)); + /* pxframe->attrib.psta = NULL; */ + + pxframe->frame_tag = DATA_FRAMETAG; + +#ifdef CONFIG_USB_HCI + pxframe->pkt = NULL; +#ifdef USB_PACKET_OFFSET_SZ + pxframe->pkt_offset = (PACKET_OFFSET_SZ / 8); +#else + pxframe->pkt_offset = 1;/* default use pkt_offset to fill tx desc */ +#endif + +#ifdef CONFIG_USB_TX_AGGREGATION + pxframe->agg_num = 1; +#endif + +#endif /* #ifdef CONFIG_USB_HCI */ + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxframe->pg_num = 1; + pxframe->agg_num = 1; +#endif + +#ifdef CONFIG_XMIT_ACK + pxframe->ack_report = 0; +#endif + + } +} + +/* +Calling context: +1. OS_TXENTRY +2. RXENTRY (rx_thread or RX_ISR/RX_CallBack) + +If we turn on USE_RXTHREAD, then, no need for critical section. +Otherwise, we must use _enter/_exit critical to protect free_xmit_queue... + +Must be very very cautious... + +*/ +struct xmit_frame *rtw_alloc_xmitframe(struct xmit_priv *pxmitpriv, u16 os_qid) +{ + /* + Please remember to use all the osdep_service api, + and lock/unlock or _enter/_exit critical to protect + pfree_xmit_queue + */ + + _irqL irqL; + struct xmit_frame *pxframe = NULL; + _list *plist, *phead; + _queue *pfree_xmit_queue = &pxmitpriv->free_xmit_queue; + + _enter_critical_bh(&pfree_xmit_queue->lock, &irqL); + + if (_rtw_queue_empty(pfree_xmit_queue) == _TRUE) { + pxframe = NULL; + } else { + phead = get_list_head(pfree_xmit_queue); + + plist = get_next(phead); + + pxframe = LIST_CONTAINOR(plist, struct xmit_frame, list); + + rtw_list_delete(&(pxframe->list)); + pxmitpriv->free_xmitframe_cnt--; + pxframe->os_qid = os_qid; + } + + _exit_critical_bh(&pfree_xmit_queue->lock, &irqL); + + if (pxframe) + rtw_os_check_stop_queue(pxmitpriv->adapter, os_qid); + + rtw_init_xmitframe(pxframe); + + + return pxframe; +} + +struct xmit_frame *rtw_alloc_xmitframe_ext(struct xmit_priv *pxmitpriv) +{ + _irqL irqL; + struct xmit_frame *pxframe = NULL; + _list *plist, *phead; + _queue *queue = &pxmitpriv->free_xframe_ext_queue; + + + _enter_critical_bh(&queue->lock, &irqL); + + if (_rtw_queue_empty(queue) == _TRUE) { + pxframe = NULL; + } else { + phead = get_list_head(queue); + plist = get_next(phead); + pxframe = LIST_CONTAINOR(plist, struct xmit_frame, list); + + rtw_list_delete(&(pxframe->list)); + pxmitpriv->free_xframe_ext_cnt--; + } + + _exit_critical_bh(&queue->lock, &irqL); + + rtw_init_xmitframe(pxframe); + + + return pxframe; +} + +struct xmit_frame *rtw_alloc_xmitframe_once(struct xmit_priv *pxmitpriv) +{ + struct xmit_frame *pxframe = NULL; + u8 *alloc_addr; + + alloc_addr = rtw_zmalloc(sizeof(struct xmit_frame) + 4); + + if (alloc_addr == NULL) + goto exit; + + pxframe = (struct xmit_frame *)N_BYTE_ALIGMENT((SIZE_PTR)(alloc_addr), 4); + pxframe->alloc_addr = alloc_addr; + + pxframe->padapter = pxmitpriv->adapter; + pxframe->frame_tag = NULL_FRAMETAG; + + pxframe->pkt = NULL; + + pxframe->buf_addr = NULL; + pxframe->pxmitbuf = NULL; + + rtw_init_xmitframe(pxframe); + + RTW_INFO("################## %s ##################\n", __func__); + +exit: + return pxframe; +} + +s32 rtw_free_xmitframe(struct xmit_priv *pxmitpriv, struct xmit_frame *pxmitframe) +{ + _irqL irqL; + _queue *queue = NULL; + _adapter *padapter = pxmitpriv->adapter; + _pkt *pndis_pkt = NULL; + + + if (pxmitframe == NULL) { + goto exit; + } + + if (pxmitframe->pkt) { + pndis_pkt = pxmitframe->pkt; + pxmitframe->pkt = NULL; + } + + if (pxmitframe->alloc_addr) { + RTW_INFO("################## %s with alloc_addr ##################\n", __func__); + rtw_mfree(pxmitframe->alloc_addr, sizeof(struct xmit_frame) + 4); + goto check_pkt_complete; + } + + if (pxmitframe->ext_tag == 0) + queue = &pxmitpriv->free_xmit_queue; + else if (pxmitframe->ext_tag == 1) + queue = &pxmitpriv->free_xframe_ext_queue; + else + rtw_warn_on(1); + + _enter_critical_bh(&queue->lock, &irqL); + + rtw_list_delete(&pxmitframe->list); + rtw_list_insert_tail(&pxmitframe->list, get_list_head(queue)); + if (pxmitframe->ext_tag == 0) { + pxmitpriv->free_xmitframe_cnt++; + } else if (pxmitframe->ext_tag == 1) { + pxmitpriv->free_xframe_ext_cnt++; + } else { + } + + _exit_critical_bh(&queue->lock, &irqL); + + if (queue == &pxmitpriv->free_xmit_queue) + rtw_os_check_wakup_queue(padapter, pxmitframe->os_qid); + +check_pkt_complete: + + if (pndis_pkt) + rtw_os_pkt_complete(padapter, pndis_pkt); + +exit: + + + return _SUCCESS; +} + +#ifdef CONFIG_RTW_MGMT_QUEUE +void rtw_free_mgmt_xmitframe_queue(struct xmit_priv *pxmitpriv, _queue *mgmt_queue) +{ + _irqL irqL; + _list *plist, *phead; + struct xmit_frame *pxmitframe; + + _enter_critical_bh(&(mgmt_queue->lock), &irqL); + + phead = get_list_head(mgmt_queue); + plist = get_next(phead); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + + pxmitframe = LIST_CONTAINOR(plist, struct xmit_frame, list); + plist = get_next(plist); + + #ifdef DBG_MGMT_QUEUE + RTW_INFO("%s seq_num = %u\n", __func__, pxmitframe->attrib.seqnum); + #endif + + rtw_free_xmitbuf_ext(pxmitpriv, pxmitframe->pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pxmitframe); + } + _exit_critical_bh(&(mgmt_queue->lock), &irqL); +} + +u8 rtw_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + struct sta_info *psta; + struct tx_servq *ptxservq; + struct pkt_attrib *pattrib = &(pxmitframe->attrib); + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct hw_xmit *phwxmits = pxmitpriv->hwxmits; + u8 mgmt_idx = pxmitpriv->hwxmit_entry - 1; + + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue_class); + + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + if (pattrib->psta != psta) { + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue_class_err_sta); + RTW_INFO("%s, pattrib->psta(%p) != psta(%p)\n", __func__, pattrib->psta, psta); + return _FAIL; + } + + if (psta == NULL) { + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue_class_err_nosta); + RTW_INFO("rtw_xmit_classifier: psta == NULL\n"); + return _FAIL; + } + + if (!(psta->state & WIFI_ASOC_STATE)) { + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue_class_err_fwlink); + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return _FAIL; + } + + ptxservq = &(psta->sta_xmitpriv.mgmt_q); + + if (rtw_is_list_empty(&ptxservq->tx_pending)) + rtw_list_insert_tail(&ptxservq->tx_pending, get_list_head(phwxmits[mgmt_idx].sta_queue)); + + rtw_list_insert_tail(&pxmitframe->list, get_list_head(&ptxservq->sta_pending)); + ptxservq->qcnt++; + phwxmits[mgmt_idx].accnt++; + + return _SUCCESS; +} +#endif + +void rtw_free_xmitframe_queue(struct xmit_priv *pxmitpriv, _queue *pframequeue) +{ + _irqL irqL; + _list *plist, *phead; + struct xmit_frame *pxmitframe; + + + _enter_critical_bh(&(pframequeue->lock), &irqL); + + phead = get_list_head(pframequeue); + plist = get_next(phead); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + + pxmitframe = LIST_CONTAINOR(plist, struct xmit_frame, list); + + plist = get_next(plist); + + rtw_free_xmitframe(pxmitpriv, pxmitframe); + + } + _exit_critical_bh(&(pframequeue->lock), &irqL); + +} + +s32 rtw_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue); + if (rtw_xmit_classifier(padapter, pxmitframe) == _FAIL) { + /* pxmitframe->pkt = NULL; */ + return _FAIL; + } + + return _SUCCESS; +} + +static struct xmit_frame *dequeue_one_xmitframe(struct xmit_priv *pxmitpriv, struct hw_xmit *phwxmit, struct tx_servq *ptxservq, _queue *pframe_queue) +{ + _list *xmitframe_plist, *xmitframe_phead; + struct xmit_frame *pxmitframe = NULL; + + xmitframe_phead = get_list_head(pframe_queue); + xmitframe_plist = get_next(xmitframe_phead); + + while ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + + /* xmitframe_plist = get_next(xmitframe_plist); */ + + /*#ifdef RTK_DMP_PLATFORM + #ifdef CONFIG_USB_TX_AGGREGATION + if((ptxservq->qcnt>0) && (ptxservq->qcnt<=2)) + { + pxmitframe = NULL; + + tasklet_schedule(&pxmitpriv->xmit_tasklet); + + break; + } + #endif + #endif*/ + rtw_list_delete(&pxmitframe->list); + + ptxservq->qcnt--; + + /* rtw_list_insert_tail(&pxmitframe->list, &phwxmit->pending); */ + + /* ptxservq->qcnt--; */ + + break; + + /* pxmitframe = NULL; */ + + } + + return pxmitframe; +} + +static struct xmit_frame *get_one_xmitframe(struct xmit_priv *pxmitpriv, struct hw_xmit *phwxmit, struct tx_servq *ptxservq, _queue *pframe_queue) +{ + _list *xmitframe_plist, *xmitframe_phead; + struct xmit_frame *pxmitframe = NULL; + + xmitframe_phead = get_list_head(pframe_queue); + xmitframe_plist = get_next(xmitframe_phead); + + while ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + break; + } + + return pxmitframe; +} + +struct xmit_frame *rtw_get_xframe(struct xmit_priv *pxmitpriv, int *num_frame) +{ + _irqL irqL0; + _list *sta_plist, *sta_phead; + struct hw_xmit *phwxmit_i = pxmitpriv->hwxmits; +#ifdef CONFIG_RTW_MGMT_QUEUE + /* This function gets xmit_frame from AC queue. */ + /* When mgmt queue is used, AC queue index is (hwxmit_entry - 1) */ + sint entry = pxmitpriv->hwxmit_entry - 1; +#else + sint entry = pxmitpriv->hwxmit_entry; +#endif + struct hw_xmit *phwxmit; + struct tx_servq *ptxservq = NULL; + _queue *pframe_queue = NULL; + struct xmit_frame *pxmitframe = NULL; + _adapter *padapter = pxmitpriv->adapter; + struct registry_priv *pregpriv = &padapter->registrypriv; + int i, inx[4]; + + inx[0] = 0; + inx[1] = 1; + inx[2] = 2; + inx[3] = 3; + + *num_frame = 0; + + /*No amsdu when wifi_spec on*/ + if (pregpriv->wifi_spec == 1) { + return NULL; + } + + _enter_critical_bh(&pxmitpriv->lock, &irqL0); + + for (i = 0; i < entry; i++) { + phwxmit = phwxmit_i + inx[i]; + + sta_phead = get_list_head(phwxmit->sta_queue); + sta_plist = get_next(sta_phead); + + while ((rtw_end_of_queue_search(sta_phead, sta_plist)) == _FALSE) { + + ptxservq = LIST_CONTAINOR(sta_plist, struct tx_servq, tx_pending); + pframe_queue = &ptxservq->sta_pending; + + if(ptxservq->qcnt) + { + *num_frame = ptxservq->qcnt; + pxmitframe = get_one_xmitframe(pxmitpriv, phwxmit, ptxservq, pframe_queue); + goto exit; + } + sta_plist = get_next(sta_plist); + } + } + +exit: + + _exit_critical_bh(&pxmitpriv->lock, &irqL0); + + return pxmitframe; +} + +#ifdef CONFIG_RTW_MGMT_QUEUE +struct xmit_frame *rtw_dequeue_mgmt_xframe(struct xmit_priv *pxmitpriv) +{ + _irqL irqL0; + _list *sta_plist, *sta_phead; + struct hw_xmit *mgmt_hwxmit; + struct tx_servq *ptxservq = NULL; + _queue *pframe_queue = NULL; + struct xmit_frame *pxmitframe = NULL; + u8 mgmt_entry = pxmitpriv->hwxmit_entry - 1; + + _enter_critical_bh(&pxmitpriv->lock, &irqL0); + + /* management queue */ + mgmt_hwxmit = (pxmitpriv->hwxmits) + mgmt_entry; + + sta_phead = get_list_head(mgmt_hwxmit->sta_queue); + sta_plist = get_next(sta_phead); + + while ((rtw_end_of_queue_search(sta_phead, sta_plist)) == _FALSE) { + + ptxservq = LIST_CONTAINOR(sta_plist, struct tx_servq, tx_pending); + + pframe_queue = &ptxservq->sta_pending; + + pxmitframe = dequeue_one_xmitframe(pxmitpriv, mgmt_hwxmit, ptxservq, pframe_queue); + + #ifdef DBG_MGMT_QUEUE + RTW_INFO("%s dequeue mgmt frame (seq_num = %u) to TX\n", __func__, pxmitframe->attrib.seqnum); + #endif + + if (pxmitframe) { + mgmt_hwxmit->accnt--; + + /* Remove sta node when there is no pending packets. */ + if (_rtw_queue_empty(pframe_queue)) /* must be done after get_next and before break */ + rtw_list_delete(&ptxservq->tx_pending); + + goto exit; + } + sta_plist = get_next(sta_plist); + } +exit: + _exit_critical_bh(&pxmitpriv->lock, &irqL0); + + return pxmitframe; +} +#endif + +struct xmit_frame *rtw_dequeue_xframe(struct xmit_priv *pxmitpriv, struct hw_xmit *phwxmit_i, sint entry) +{ + _irqL irqL0; + _list *sta_plist, *sta_phead; + struct hw_xmit *phwxmit; + struct tx_servq *ptxservq = NULL; + _queue *pframe_queue = NULL; + struct xmit_frame *pxmitframe = NULL; + _adapter *padapter = pxmitpriv->adapter; + struct registry_priv *pregpriv = &padapter->registrypriv; + int i, inx[4]; +#ifdef CONFIG_RTW_MGMT_QUEUE + /* This function gets xmit_frame from AC queue. */ + /* When mgmt queue is used, AC queue index is (hwxmit_entry - 1) */ + entry--; +#endif + inx[0] = 0; + inx[1] = 1; + inx[2] = 2; + inx[3] = 3; + + if (pregpriv->wifi_spec == 1) { + int j; +#if 0 + if (flags < XMIT_QUEUE_ENTRY) { + /* priority exchange according to the completed xmitbuf flags. */ + inx[flags] = 0; + inx[0] = flags; + } +#endif + +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_PCI_HCI) + for (j = 0; j < 4; j++) + inx[j] = pxmitpriv->wmm_para_seq[j]; +#endif + } + + _enter_critical_bh(&pxmitpriv->lock, &irqL0); + + for (i = 0; i < entry; i++) { + phwxmit = phwxmit_i + inx[i]; + + /* _enter_critical_ex(&phwxmit->sta_queue->lock, &irqL0); */ + + sta_phead = get_list_head(phwxmit->sta_queue); + sta_plist = get_next(sta_phead); + + while ((rtw_end_of_queue_search(sta_phead, sta_plist)) == _FALSE) { + + ptxservq = LIST_CONTAINOR(sta_plist, struct tx_servq, tx_pending); + + pframe_queue = &ptxservq->sta_pending; + + pxmitframe = dequeue_one_xmitframe(pxmitpriv, phwxmit, ptxservq, pframe_queue); + + if (pxmitframe) { + phwxmit->accnt--; + + /* Remove sta node when there is no pending packets. */ + if (_rtw_queue_empty(pframe_queue)) /* must be done after get_next and before break */ + rtw_list_delete(&ptxservq->tx_pending); + + /* _exit_critical_ex(&phwxmit->sta_queue->lock, &irqL0); */ + + goto exit; + } + + sta_plist = get_next(sta_plist); + + } + + /* _exit_critical_ex(&phwxmit->sta_queue->lock, &irqL0); */ + + } + +exit: + + _exit_critical_bh(&pxmitpriv->lock, &irqL0); + + return pxmitframe; +} + +struct tx_servq *rtw_get_sta_pending(_adapter *padapter, struct sta_info *psta, sint up, u8 *ac) +{ + struct tx_servq *ptxservq = NULL; + + + switch (up) { + case 1: + case 2: + ptxservq = &(psta->sta_xmitpriv.bk_q); + *(ac) = 3; + break; + + case 4: + case 5: + ptxservq = &(psta->sta_xmitpriv.vi_q); + *(ac) = 1; + break; + + case 6: + case 7: + ptxservq = &(psta->sta_xmitpriv.vo_q); + *(ac) = 0; + break; + + case 0: + case 3: + default: + ptxservq = &(psta->sta_xmitpriv.be_q); + *(ac) = 2; + break; + + } + + + return ptxservq; +} + +/* + * Will enqueue pxmitframe to the proper queue, + * and indicate it to xx_pending list..... + */ +s32 rtw_xmit_classifier(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + /* _irqL irqL0; */ + u8 ac_index; + struct sta_info *psta; + struct tx_servq *ptxservq; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct hw_xmit *phwxmits = padapter->xmitpriv.hwxmits; + sint res = _SUCCESS; + + + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue_class); + + /* + if (pattrib->psta) { + psta = pattrib->psta; + } else { + RTW_INFO("%s, call rtw_get_stainfo()\n", __func__); + psta = rtw_get_stainfo(pstapriv, pattrib->ra); + } + */ + + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + if (pattrib->psta != psta) { + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue_class_err_sta); + RTW_INFO("%s, pattrib->psta(%p) != psta(%p)\n", __func__, pattrib->psta, psta); + return _FAIL; + } + + if (psta == NULL) { + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue_class_err_nosta); + res = _FAIL; + RTW_INFO("rtw_xmit_classifier: psta == NULL\n"); + goto exit; + } + + if (!(psta->state & WIFI_ASOC_STATE)) { + DBG_COUNTER(padapter->tx_logs.core_tx_enqueue_class_err_fwlink); + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return _FAIL; + } + + ptxservq = rtw_get_sta_pending(padapter, psta, pattrib->priority, (u8 *)(&ac_index)); + + /* _enter_critical(&pstapending->lock, &irqL0); */ + + if (rtw_is_list_empty(&ptxservq->tx_pending)) + rtw_list_insert_tail(&ptxservq->tx_pending, get_list_head(phwxmits[ac_index].sta_queue)); + + /* _enter_critical(&ptxservq->sta_pending.lock, &irqL1); */ + + rtw_list_insert_tail(&pxmitframe->list, get_list_head(&ptxservq->sta_pending)); + ptxservq->qcnt++; + phwxmits[ac_index].accnt++; + + /* _exit_critical(&ptxservq->sta_pending.lock, &irqL1); */ + + /* _exit_critical(&pstapending->lock, &irqL0); */ + +exit: + + + return res; +} + +void rtw_alloc_hwxmits(_adapter *padapter) +{ + struct hw_xmit *hwxmits; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + pxmitpriv->hwxmit_entry = HWXMIT_ENTRY; + + pxmitpriv->hwxmits = NULL; + + pxmitpriv->hwxmits = (struct hw_xmit *)rtw_zmalloc(sizeof(struct hw_xmit) * pxmitpriv->hwxmit_entry); + + if (pxmitpriv->hwxmits == NULL) { + RTW_INFO("alloc hwxmits fail!...\n"); + return; + } + + hwxmits = pxmitpriv->hwxmits; + + rtw_warn_on(pxmitpriv->hwxmit_entry < 4); + + /* pxmitpriv->vo_txqueue.head = 0; */ + /* hwxmits[0] .phwtxqueue = &pxmitpriv->vo_txqueue; */ + hwxmits[0].sta_queue = &pxmitpriv->vo_pending; + + /* pxmitpriv->vi_txqueue.head = 0; */ + /* hwxmits[1] .phwtxqueue = &pxmitpriv->vi_txqueue; */ + hwxmits[1].sta_queue = &pxmitpriv->vi_pending; + + /* pxmitpriv->be_txqueue.head = 0; */ + /* hwxmits[2] .phwtxqueue = &pxmitpriv->be_txqueue; */ + hwxmits[2].sta_queue = &pxmitpriv->be_pending; + + /* pxmitpriv->bk_txqueue.head = 0; */ + /* hwxmits[3] .phwtxqueue = &pxmitpriv->bk_txqueue; */ + hwxmits[3].sta_queue = &pxmitpriv->bk_pending; + +#ifdef CONFIG_RTW_MGMT_QUEUE + hwxmits[4].sta_queue = &pxmitpriv->mgmt_pending; +#endif + +} + +void rtw_free_hwxmits(_adapter *padapter) +{ + struct hw_xmit *hwxmits; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + hwxmits = pxmitpriv->hwxmits; + if (hwxmits) + rtw_mfree((u8 *)hwxmits, (sizeof(struct hw_xmit) * pxmitpriv->hwxmit_entry)); +} + +void rtw_init_hwxmits(struct hw_xmit *phwxmit, sint entry) +{ + sint i; + for (i = 0; i < entry; i++, phwxmit++) { + /* _rtw_spinlock_init(&phwxmit->xmit_lock); */ + /* _rtw_init_listhead(&phwxmit->pending); */ + /* phwxmit->txcmdcnt = 0; */ + phwxmit->accnt = 0; + } +} + +#ifdef CONFIG_BR_EXT +int rtw_br_client_tx(_adapter *padapter, struct sk_buff **pskb) +{ + struct sk_buff *skb = *pskb; + _irqL irqL; + /* if(check_fwstate(pmlmepriv, WIFI_STATION_STATE|WIFI_ADHOC_STATE) == _TRUE) */ + { + void dhcp_flag_bcast(_adapter *priv, struct sk_buff *skb); + int res, is_vlan_tag = 0, i, do_nat25 = 1; + unsigned short vlan_hdr = 0; + void *br_port = NULL; + + /* mac_clone_handle_frame(priv, skb); */ + +#if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) + br_port = padapter->pnetdev->br_port; +#else /* (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) */ + rcu_read_lock(); + br_port = rcu_dereference(padapter->pnetdev->rx_handler_data); + rcu_read_unlock(); +#endif /* (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) */ + _enter_critical_bh(&padapter->br_ext_lock, &irqL); + if (!(skb->data[0] & 1) && + br_port && + memcmp(skb->data + MACADDRLEN, padapter->br_mac, MACADDRLEN) && + *((unsigned short *)(skb->data + MACADDRLEN * 2)) != __constant_htons(ETH_P_8021Q) && + *((unsigned short *)(skb->data + MACADDRLEN * 2)) == __constant_htons(ETH_P_IP) && + !memcmp(padapter->scdb_mac, skb->data + MACADDRLEN, MACADDRLEN) && padapter->scdb_entry) { + memcpy(skb->data + MACADDRLEN, GET_MY_HWADDR(padapter), MACADDRLEN); + padapter->scdb_entry->ageing_timer = jiffies; + _exit_critical_bh(&padapter->br_ext_lock, &irqL); + } else + /* if (!priv->pmib->ethBrExtInfo.nat25_disable) */ + { + /* if (priv->dev->br_port && + * !memcmp(skb->data+MACADDRLEN, priv->br_mac, MACADDRLEN)) { */ +#if 1 + if (*((unsigned short *)(skb->data + MACADDRLEN * 2)) == __constant_htons(ETH_P_8021Q)) { + is_vlan_tag = 1; + vlan_hdr = *((unsigned short *)(skb->data + MACADDRLEN * 2 + 2)); + for (i = 0; i < 6; i++) + *((unsigned short *)(skb->data + MACADDRLEN * 2 + 2 - i * 2)) = *((unsigned short *)(skb->data + MACADDRLEN * 2 - 2 - i * 2)); + skb_pull(skb, 4); + } + /* if SA == br_mac && skb== IP => copy SIP to br_ip ?? why */ + if (!memcmp(skb->data + MACADDRLEN, padapter->br_mac, MACADDRLEN) && + (*((unsigned short *)(skb->data + MACADDRLEN * 2)) == __constant_htons(ETH_P_IP))) + memcpy(padapter->br_ip, skb->data + WLAN_ETHHDR_LEN + 12, 4); + + if (*((unsigned short *)(skb->data + MACADDRLEN * 2)) == __constant_htons(ETH_P_IP)) { + if (memcmp(padapter->scdb_mac, skb->data + MACADDRLEN, MACADDRLEN)) { + void *scdb_findEntry(_adapter *priv, unsigned char *macAddr, unsigned char *ipAddr); + + padapter->scdb_entry = (struct nat25_network_db_entry *)scdb_findEntry(padapter, + skb->data + MACADDRLEN, skb->data + WLAN_ETHHDR_LEN + 12); + if (padapter->scdb_entry != NULL) { + memcpy(padapter->scdb_mac, skb->data + MACADDRLEN, MACADDRLEN); + memcpy(padapter->scdb_ip, skb->data + WLAN_ETHHDR_LEN + 12, 4); + padapter->scdb_entry->ageing_timer = jiffies; + do_nat25 = 0; + } + } else { + if (padapter->scdb_entry) { + padapter->scdb_entry->ageing_timer = jiffies; + do_nat25 = 0; + } else { + memset(padapter->scdb_mac, 0, MACADDRLEN); + memset(padapter->scdb_ip, 0, 4); + } + } + } + _exit_critical_bh(&padapter->br_ext_lock, &irqL); +#endif /* 1 */ + if (do_nat25) { + int nat25_db_handle(_adapter *priv, struct sk_buff *skb, int method); + if (nat25_db_handle(padapter, skb, NAT25_CHECK) == 0) { + struct sk_buff *newskb; + + if (is_vlan_tag) { + skb_push(skb, 4); + for (i = 0; i < 6; i++) + *((unsigned short *)(skb->data + i * 2)) = *((unsigned short *)(skb->data + 4 + i * 2)); + *((unsigned short *)(skb->data + MACADDRLEN * 2)) = __constant_htons(ETH_P_8021Q); + *((unsigned short *)(skb->data + MACADDRLEN * 2 + 2)) = vlan_hdr; + } + + newskb = rtw_skb_copy(skb); + if (newskb == NULL) { + /* priv->ext_stats.tx_drops++; */ + DEBUG_ERR("TX DROP: rtw_skb_copy fail!\n"); + /* goto stop_proc; */ + return -1; + } + rtw_skb_free(skb); + + *pskb = skb = newskb; + if (is_vlan_tag) { + vlan_hdr = *((unsigned short *)(skb->data + MACADDRLEN * 2 + 2)); + for (i = 0; i < 6; i++) + *((unsigned short *)(skb->data + MACADDRLEN * 2 + 2 - i * 2)) = *((unsigned short *)(skb->data + MACADDRLEN * 2 - 2 - i * 2)); + skb_pull(skb, 4); + } + } + + if (skb_is_nonlinear(skb)) + DEBUG_ERR("%s(): skb_is_nonlinear!!\n", __FUNCTION__); + + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 18)) + res = skb_linearize(skb, GFP_ATOMIC); +#else /* (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 18)) */ + res = skb_linearize(skb); +#endif /* (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 18)) */ + if (res < 0) { + DEBUG_ERR("TX DROP: skb_linearize fail!\n"); + /* goto free_and_stop; */ + return -1; + } + + res = nat25_db_handle(padapter, skb, NAT25_INSERT); + if (res < 0) { + if (res == -2) { + /* priv->ext_stats.tx_drops++; */ + DEBUG_ERR("TX DROP: nat25_db_handle fail!\n"); + /* goto free_and_stop; */ + return -1; + + } + /* we just print warning message and let it go */ + /* DEBUG_WARN("%s()-%d: nat25_db_handle INSERT Warning!\n", __FUNCTION__, __LINE__); */ + /* return -1; */ /* return -1 will cause system crash on 2011/08/30! */ + return 0; + } + } + + memcpy(skb->data + MACADDRLEN, GET_MY_HWADDR(padapter), MACADDRLEN); + + dhcp_flag_bcast(padapter, skb); + + if (is_vlan_tag) { + skb_push(skb, 4); + for (i = 0; i < 6; i++) + *((unsigned short *)(skb->data + i * 2)) = *((unsigned short *)(skb->data + 4 + i * 2)); + *((unsigned short *)(skb->data + MACADDRLEN * 2)) = __constant_htons(ETH_P_8021Q); + *((unsigned short *)(skb->data + MACADDRLEN * 2 + 2)) = vlan_hdr; + } + } +#if 0 + else { + if (*((unsigned short *)(skb->data + MACADDRLEN * 2)) == __constant_htons(ETH_P_8021Q)) + is_vlan_tag = 1; + + if (is_vlan_tag) { + if (ICMPV6_MCAST_MAC(skb->data) && ICMPV6_PROTO1A_VALN(skb->data)) + memcpy(skb->data + MACADDRLEN, GET_MY_HWADDR(padapter), MACADDRLEN); + } else { + if (ICMPV6_MCAST_MAC(skb->data) && ICMPV6_PROTO1A(skb->data)) + memcpy(skb->data + MACADDRLEN, GET_MY_HWADDR(padapter), MACADDRLEN); + } + } +#endif /* 0 */ + + /* check if SA is equal to our MAC */ + if (memcmp(skb->data + MACADDRLEN, GET_MY_HWADDR(padapter), MACADDRLEN)) { + /* priv->ext_stats.tx_drops++; */ + DEBUG_ERR("TX DROP: untransformed frame SA:%02X%02X%02X%02X%02X%02X!\n", + skb->data[6], skb->data[7], skb->data[8], skb->data[9], skb->data[10], skb->data[11]); + /* goto free_and_stop; */ + return -1; + } + } + return 0; +} +#endif /* CONFIG_BR_EXT */ + +u32 rtw_get_ff_hwaddr(struct xmit_frame *pxmitframe) +{ + u32 addr; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + + switch (pattrib->qsel) { + case 0: + case 3: + addr = BE_QUEUE_INX; + break; + case 1: + case 2: + addr = BK_QUEUE_INX; + break; + case 4: + case 5: + addr = VI_QUEUE_INX; + break; + case 6: + case 7: + addr = VO_QUEUE_INX; + break; + case 0x10: + addr = BCN_QUEUE_INX; + break; + case 0x11: /* BC/MC in PS (HIQ) */ + addr = HIGH_QUEUE_INX; + break; + case 0x13: + addr = TXCMD_QUEUE_INX; + break; + case 0x12: + default: + addr = MGT_QUEUE_INX; + break; + + } + + return addr; + +} + +static void do_queue_select(_adapter *padapter, struct pkt_attrib *pattrib) +{ + u8 qsel; + + qsel = pattrib->priority; + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + /* Under MCC */ + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_NEED_MCC)) { + if (padapter->mcc_adapterpriv.role == MCC_ROLE_GO + || padapter->mcc_adapterpriv.role == MCC_ROLE_AP) { + pattrib->qsel = QSLT_VO; /* AP interface VO queue */ + pattrib->priority = QSLT_VO; + } else { + pattrib->qsel = QSLT_BE; /* STA interface BE queue */ + pattrib->priority = QSLT_BE; + } + } else + /* Not Under MCC */ + pattrib->qsel = qsel; + } else + /* Not enable MCC */ + pattrib->qsel = qsel; +#else /* !CONFIG_MCC_MODE */ + pattrib->qsel = qsel; +#endif /* CONFIG_MCC_MODE */ + + /* high priority packet */ + if (pattrib->hipriority_pkt) { + pattrib->qsel = QSLT_VO; + pattrib->priority = QSLT_VO; + } +} + +/* + * The main transmit(tx) entry + * + * Return + * 1 enqueue + * 0 success, hardware will handle this xmit frame(packet) + * <0 fail + */ + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) +s32 rtw_monitor_xmit_entry(struct sk_buff *skb, struct net_device *ndev) +{ + u16 frame_ctl; + struct ieee80211_radiotap_header rtap_hdr; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct pkt_file pktfile; + struct rtw_ieee80211_hdr *pwlanhdr; + struct pkt_attrib *pattrib; + struct xmit_frame *pmgntframe; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + unsigned char *pframe; + u8 dummybuf[32]; + int len = skb->len, rtap_len; + + + rtw_mstat_update(MSTAT_TYPE_SKB, MSTAT_ALLOC_SUCCESS, skb->truesize); + +#ifndef CONFIG_CUSTOMER_ALIBABA_GENERAL + if (unlikely(skb->len < sizeof(struct ieee80211_radiotap_header))) + goto fail; + + _rtw_open_pktfile((_pkt *)skb, &pktfile); + _rtw_pktfile_read(&pktfile, (u8 *)(&rtap_hdr), sizeof(struct ieee80211_radiotap_header)); + rtap_len = ieee80211_get_radiotap_len((u8 *)(&rtap_hdr)); + if (unlikely(rtap_hdr.it_version)) + goto fail; + + if (unlikely(skb->len < rtap_len)) + goto fail; + + if (rtap_len != 12) { + RTW_INFO("radiotap len (should be 14): %d\n", rtap_len); + goto fail; + } + _rtw_pktfile_read(&pktfile, dummybuf, rtap_len-sizeof(struct ieee80211_radiotap_header)); + len = len - rtap_len; +#endif + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + rtw_udelay_os(500); + goto fail; + } + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; +// _rtw_memcpy(pframe, (void *)checking, len); + _rtw_pktfile_read(&pktfile, pframe, len); + + + /* Check DATA/MGNT frames */ + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + frame_ctl = le16_to_cpu(pwlanhdr->frame_ctl); + if ((frame_ctl & RTW_IEEE80211_FCTL_FTYPE) == RTW_IEEE80211_FTYPE_DATA) { + + pattrib = &pmgntframe->attrib; + update_monitor_frame_attrib(padapter, pattrib); + + if (is_broadcast_mac_addr(pwlanhdr->addr3) || is_broadcast_mac_addr(pwlanhdr->addr1)) + pattrib->rate = MGN_24M; + + } else { + + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + } + pattrib->retry_ctrl = _FALSE; + pattrib->pktlen = len; + pmlmeext->mgnt_seq = GetSequence(pwlanhdr); + pattrib->seqnum = pmlmeext->mgnt_seq; + pmlmeext->mgnt_seq++; + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + +fail: + rtw_skb_free(skb); + return 0; +} +#endif + +/* + * + * Return _TRUE when frame has been put to queue, otherwise return _FALSE. + */ +static u8 xmit_enqueue(struct _ADAPTER *a, struct xmit_frame *frame) +{ + struct sta_info *sta = NULL; + struct pkt_attrib *attrib = NULL; + _irqL irqL; + _list *head; + u8 ret = _TRUE; + + + attrib = &frame->attrib; + sta = attrib->psta; + if (!sta) + return _FALSE; + + _enter_critical_bh(&sta->tx_queue.lock, &irqL); + + head = get_list_head(&sta->tx_queue); + + if ((rtw_is_list_empty(head) == _TRUE) && (!sta->tx_q_enable)) { + ret = _FALSE; + goto exit; + } + + rtw_list_insert_tail(&frame->list, head); + RTW_INFO(FUNC_ADPT_FMT ": en-queue tx pkt for macid=%d\n", + FUNC_ADPT_ARG(a), sta->cmn.mac_id); + +exit: + _exit_critical_bh(&sta->tx_queue.lock, &irqL); + + return ret; +} + +static void xmit_dequeue(struct sta_info *sta) +{ + struct _ADAPTER *a; + _irqL irqL; + _list *head, *list; + struct xmit_frame *frame; + + + a = sta->padapter; + + _enter_critical_bh(&sta->tx_queue.lock, &irqL); + + head = get_list_head(&sta->tx_queue); + + do { + if (rtw_is_list_empty(head) == _TRUE) + break; + + list = get_next(head); + rtw_list_delete(list); + frame = LIST_CONTAINOR(list, struct xmit_frame, list); + RTW_INFO(FUNC_ADPT_FMT ": de-queue tx frame of macid=%d\n", + FUNC_ADPT_ARG(a), sta->cmn.mac_id); + + rtw_hal_xmit(a, frame); + } while (1); + + _exit_critical_bh(&sta->tx_queue.lock, &irqL); +} + +void rtw_xmit_dequeue_callback(_workitem *work) +{ + struct sta_info *sta; + + + sta = container_of(work, struct sta_info, tx_q_work); + xmit_dequeue(sta); +} + +void rtw_xmit_queue_set(struct sta_info *sta) +{ + _irqL irqL; + + _enter_critical_bh(&sta->tx_queue.lock, &irqL); + + if (sta->tx_q_enable) { + RTW_WARN(FUNC_ADPT_FMT ": duplicated set!\n", + FUNC_ADPT_ARG(sta->padapter)); + goto exit; + } + sta->tx_q_enable = 1; + RTW_INFO(FUNC_ADPT_FMT ": enable queue TX for macid=%d\n", + FUNC_ADPT_ARG(sta->padapter), sta->cmn.mac_id); + +exit: + _exit_critical_bh(&sta->tx_queue.lock, &irqL); +} + +void rtw_xmit_queue_clear(struct sta_info *sta) +{ + _irqL irqL; + + _enter_critical_bh(&sta->tx_queue.lock, &irqL); + + if (!sta->tx_q_enable) { + RTW_WARN(FUNC_ADPT_FMT ": tx queue for macid=%d " + "not be enabled!\n", + FUNC_ADPT_ARG(sta->padapter), sta->cmn.mac_id); + goto exit; + } + + sta->tx_q_enable = 0; + RTW_INFO(FUNC_ADPT_FMT ": disable queue TX for macid=%d\n", + FUNC_ADPT_ARG(sta->padapter), sta->cmn.mac_id); + + _set_workitem(&sta->tx_q_work); + +exit: + _exit_critical_bh(&sta->tx_queue.lock, &irqL); +} + +/* + * The main transmit(tx) entry post handle + * + * Return + * 1 enqueue + * 0 success, hardware will handle this xmit frame(packet) + * <0 fail + */ +s32 rtw_xmit_posthandle(_adapter *padapter, struct xmit_frame *pxmitframe, _pkt *pkt) +{ +#ifdef CONFIG_AP_MODE + _irqL irqL0; +#endif + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + s32 res; + + res = update_attrib(padapter, pkt, &pxmitframe->attrib); + +#ifdef CONFIG_MCC_MODE + /* record data kernel TX to driver to check MCC concurrent TX */ + rtw_hal_mcc_calc_tx_bytes_from_kernel(padapter, pxmitframe->attrib.pktlen); +#endif /* CONFIG_MCC_MODE */ + +#ifdef CONFIG_WAPI_SUPPORT + if (pxmitframe->attrib.ether_type != 0x88B4) { + if (rtw_wapi_drop_for_key_absent(padapter, pxmitframe->attrib.ra)) { + WAPI_TRACE(WAPI_RX, "drop for key absend when tx\n"); + res = _FAIL; + } + } +#endif + if (res == _FAIL) { + /*RTW_INFO("%s-"ADPT_FMT" update attrib fail\n", __func__, ADPT_ARG(padapter));*/ +#ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s update attrib fail\n", __FUNCTION__); +#endif + rtw_free_xmitframe(pxmitpriv, pxmitframe); + return -1; + } + pxmitframe->pkt = pkt; + + rtw_led_tx_control(padapter, pxmitframe->attrib.dst); + + do_queue_select(padapter, &pxmitframe->attrib); + +#ifdef CONFIG_AP_MODE + _enter_critical_bh(&pxmitpriv->lock, &irqL0); + if (xmitframe_enqueue_for_sleeping_sta(padapter, pxmitframe) == _TRUE) { + _exit_critical_bh(&pxmitpriv->lock, &irqL0); + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue); + return 1; + } + _exit_critical_bh(&pxmitpriv->lock, &irqL0); +#endif + + if (xmit_enqueue(padapter, pxmitframe) == _TRUE) + return 1; + + /* pre_xmitframe */ + if (rtw_hal_xmit(padapter, pxmitframe) == _FALSE) + return 1; + + return 0; +} + +/* + * The main transmit(tx) entry + * + * Return + * 1 enqueue + * 0 success, hardware will handle this xmit frame(packet) + * <0 fail + */ +s32 rtw_xmit(_adapter *padapter, _pkt **ppkt, u16 os_qid) +{ + static systime start = 0; + static u32 drop_cnt = 0; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct xmit_frame *pxmitframe = NULL; + s32 res; + + DBG_COUNTER(padapter->tx_logs.core_tx); + + if (IS_CH_WAITING(adapter_to_rfctl(padapter))) + return -1; + + if (rtw_linked_check(padapter) == _FALSE) + return -1; + + if (start == 0) + start = rtw_get_current_time(); + + pxmitframe = rtw_alloc_xmitframe(pxmitpriv, os_qid); + + if (rtw_get_passing_time_ms(start) > 2000) { + if (drop_cnt) + RTW_INFO("DBG_TX_DROP_FRAME %s no more pxmitframe, drop_cnt:%u\n", __FUNCTION__, drop_cnt); + start = rtw_get_current_time(); + drop_cnt = 0; + } + + if (pxmitframe == NULL) { + drop_cnt++; + /*RTW_INFO("%s-"ADPT_FMT" no more xmitframe\n", __func__, ADPT_ARG(padapter));*/ + DBG_COUNTER(padapter->tx_logs.core_tx_err_pxmitframe); + return -1; + } + +#ifdef CONFIG_BR_EXT + if (!adapter_use_wds(padapter) && check_fwstate(&padapter->mlmepriv, WIFI_STATION_STATE | WIFI_ADHOC_STATE) == _TRUE) { + void *br_port = NULL; + + #if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) + br_port = padapter->pnetdev->br_port; + #else + rcu_read_lock(); + br_port = rcu_dereference(padapter->pnetdev->rx_handler_data); + rcu_read_unlock(); + #endif + + if (br_port) { + res = rtw_br_client_tx(padapter, ppkt); + if (res == -1) { + rtw_free_xmitframe(pxmitpriv, pxmitframe); + DBG_COUNTER(padapter->tx_logs.core_tx_err_brtx); + return -1; + } + } + } +#endif /* CONFIG_BR_EXT */ + +#if defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) + if (MLME_STATE(padapter) & (WIFI_AP_STATE | WIFI_MESH_STATE)) { + _list f_list; + + #ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + res = rtw_mesh_addr_resolve(padapter, os_qid, pxmitframe, *ppkt, &f_list); + else + #endif + res = rtw_ap_addr_resolve(padapter, os_qid, pxmitframe, *ppkt, &f_list); + if (res == RTW_RA_RESOLVING) + return 1; + if (res == _FAIL) + return -1; + + #if defined(CONFIG_RTW_WDS) || CONFIG_RTW_DATA_BMC_TO_UC + if (!rtw_is_list_empty(&f_list)) { + _list *list = get_next(&f_list); + struct xmit_frame *fframe; + + while ((rtw_end_of_queue_search(&f_list, list)) == _FALSE) { + fframe = LIST_CONTAINOR(list, struct xmit_frame, list); + list = get_next(list); + rtw_list_delete(&fframe->list); + + if (res == RTW_ORI_NO_NEED && rtw_is_list_empty(&f_list)) { + fframe->pkt = pxmitframe->pkt; /* last frame */ + pxmitframe->pkt = NULL; + } else { + fframe->pkt = rtw_os_pkt_copy(*ppkt); + } + + if (!fframe->pkt) { + if (res == RTW_ORI_NO_NEED && IS_MCAST(pxmitframe->attrib.dst)) + res = _SUCCESS; + rtw_free_xmitframe(pxmitpriv, fframe); + continue; + } + + rtw_xmit_posthandle(padapter, fframe, fframe->pkt); + } + } + #endif + + if (res == RTW_ORI_NO_NEED) { + rtw_free_xmitframe(&padapter->xmitpriv, pxmitframe); + return 0; + } + } +#endif /* defined(CONFIG_AP_MODE) || defined(CONFIG_RTW_MESH) */ + + pxmitframe->pkt = NULL; /* let rtw_xmit_posthandle not to free pkt inside */ + res = rtw_xmit_posthandle(padapter, pxmitframe, *ppkt); + + return res; +} + +#ifdef CONFIG_TDLS +sint xmitframe_enqueue_for_tdls_sleeping_sta(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + sint ret = _FALSE; + + _irqL irqL; + struct sta_info *ptdls_sta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + int i; + + ptdls_sta = rtw_get_stainfo(pstapriv, pattrib->dst); + if (ptdls_sta == NULL) + return ret; + else if (ptdls_sta->tdls_sta_state & TDLS_LINKED_STATE) { + + if (pattrib->triggered == 1) { + ret = _TRUE; + return ret; + } + + _enter_critical_bh(&ptdls_sta->sleep_q.lock, &irqL); + + if (ptdls_sta->state & WIFI_SLEEP_STATE) { + rtw_list_delete(&pxmitframe->list); + + /* _enter_critical_bh(&psta->sleep_q.lock, &irqL); */ + + rtw_list_insert_tail(&pxmitframe->list, get_list_head(&ptdls_sta->sleep_q)); + + ptdls_sta->sleepq_len++; + ptdls_sta->sleepq_ac_len++; + + /* indicate 4-AC queue bit in TDLS peer traffic indication */ + switch (pattrib->priority) { + case 1: + case 2: + ptdls_sta->uapsd_bk |= BIT(1); + break; + case 4: + case 5: + ptdls_sta->uapsd_vi |= BIT(1); + break; + case 6: + case 7: + ptdls_sta->uapsd_vo |= BIT(1); + break; + case 0: + case 3: + default: + ptdls_sta->uapsd_be |= BIT(1); + break; + } + + /* Transmit TDLS PTI via AP */ + if (ptdls_sta->sleepq_len == 1) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_ISSUE_PTI); + + ret = _TRUE; + } + + _exit_critical_bh(&ptdls_sta->sleep_q.lock, &irqL); + } + + return ret; + +} +#endif /* CONFIG_TDLS */ + +#define RTW_HIQ_FILTER_ALLOW_ALL 0 +#define RTW_HIQ_FILTER_ALLOW_SPECIAL 1 +#define RTW_HIQ_FILTER_DENY_ALL 2 + +inline bool xmitframe_hiq_filter(struct xmit_frame *xmitframe) +{ + bool allow = _FALSE; + _adapter *adapter = xmitframe->padapter; + struct registry_priv *registry = &adapter->registrypriv; + + if (adapter->registrypriv.wifi_spec == 1) + allow = _TRUE; + else if (registry->hiq_filter == RTW_HIQ_FILTER_ALLOW_SPECIAL) { + + struct pkt_attrib *attrib = &xmitframe->attrib; + + if (attrib->ether_type == 0x0806 + || attrib->ether_type == 0x888e +#ifdef CONFIG_WAPI_SUPPORT + || attrib->ether_type == 0x88B4 +#endif + || attrib->dhcp_pkt + ) { + if (0) + RTW_INFO(FUNC_ADPT_FMT" ether_type:0x%04x%s\n", FUNC_ADPT_ARG(xmitframe->padapter) + , attrib->ether_type, attrib->dhcp_pkt ? " DHCP" : ""); + allow = _TRUE; + } + } else if (registry->hiq_filter == RTW_HIQ_FILTER_ALLOW_ALL) + allow = _TRUE; + else if (registry->hiq_filter == RTW_HIQ_FILTER_DENY_ALL) + allow = _FALSE; + else + rtw_warn_on(1); + + return allow; +} + +#if defined(CONFIG_AP_MODE) || defined(CONFIG_TDLS) +#ifdef CONFIG_RTW_MGMT_QUEUE +u8 mgmt_xmitframe_enqueue_for_sleeping_sta(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + _irqL irqL; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct sta_info *psta = pattrib->psta; + struct sta_priv *pstapriv = &padapter->stapriv; + bool update_tim = _FALSE; + u8 ret = _TRUE; + + if (is_broadcast_mac_addr(pattrib->ra) || pattrib->ps_dontq) + return _FALSE; + + if (psta == NULL) { + RTW_INFO("%s, psta==NUL, pattrib->ra:"MAC_FMT"\n", + __func__, MAC_ARG(pattrib->ra)); + return _FALSE; + } + + if (!(psta->state & WIFI_ASOC_STATE)) { + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_warn_link); + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return _FALSE; + } + + _enter_critical_bh(&psta->mgmt_sleep_q.lock, &irqL); + + if (psta->state & WIFI_SLEEP_STATE && + rtw_tim_map_is_set(padapter, pstapriv->sta_dz_bitmap, psta->cmn.aid)) { + + rtw_list_delete(&pxmitframe->list); + rtw_list_insert_tail(&pxmitframe->list, get_list_head(&psta->mgmt_sleep_q)); + psta->mgmt_sleepq_len++; + + #ifdef DBG_MGMT_QUEUE + RTW_INFO("%s attrib->ra:"MAC_FMT" seq_num = %u, subtype = 0x%x\n", + __func__, MAC_ARG(pattrib->ra), pattrib->seqnum, pattrib->subtype); + #endif + + if (!(rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, psta->cmn.aid))) + update_tim = _TRUE; + + rtw_tim_map_set(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + + /* upate BCN for TIM IE */ + if (update_tim == _TRUE) + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0, "buffer mgmt frame"); + + ret = RTW_QUEUE_MGMT; + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_ucast); + } + + _exit_critical_bh(&psta->mgmt_sleep_q.lock, &irqL); + + return ret; +} + +static void dequeue_mgmt_xmitframe_to_sleepq(_adapter *padapter, struct sta_info *psta, _queue *pframequeue) +{ + sint ret; + _list *plist, *phead; + struct tx_servq *ptxservq; + struct pkt_attrib *pattrib; + struct xmit_frame *pxmitframe; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct hw_xmit *phwxmits = pxmitpriv->hwxmits; + u8 mgmt_idx = pxmitpriv->hwxmit_entry - 1; + + phead = get_list_head(pframequeue); + plist = get_next(phead); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + pxmitframe = LIST_CONTAINOR(plist, struct xmit_frame, list); + plist = get_next(plist); + + pattrib = &pxmitframe->attrib; + pattrib->triggered = 0; + + ret = mgmt_xmitframe_enqueue_for_sleeping_sta(padapter, pxmitframe); + + if (ret == RTW_QUEUE_MGMT) { + ptxservq = &(psta->sta_xmitpriv.mgmt_q); + ptxservq->qcnt--; + phwxmits[mgmt_idx].accnt--; + } else { + /* RTW_INFO("xmitframe_enqueue_for_sleeping_sta return _FALSE\n"); */ + } + } +} +#endif + +sint xmitframe_enqueue_for_sleeping_sta(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + _irqL irqL; + sint ret = _FALSE; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + sint bmcst = IS_MCAST(pattrib->ra); + bool update_tim = _FALSE; +#ifdef CONFIG_TDLS + + if (padapter->tdlsinfo.link_established == _TRUE) + ret = xmitframe_enqueue_for_tdls_sleeping_sta(padapter, pxmitframe); +#endif /* CONFIG_TDLS */ + + if (!MLME_IS_AP(padapter) && !MLME_IS_MESH(padapter)) { + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_warn_fwstate); + return ret; + } + /* + if(pattrib->psta) + { + psta = pattrib->psta; + } + else + { + RTW_INFO("%s, call rtw_get_stainfo()\n", __func__); + psta=rtw_get_stainfo(pstapriv, pattrib->ra); + } + */ + psta = rtw_get_stainfo(&padapter->stapriv, pattrib->ra); + if (pattrib->psta != psta) { + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_warn_sta); + RTW_INFO("%s, pattrib->psta(%p) != psta(%p)\n", __func__, pattrib->psta, psta); + return _FALSE; + } + + if (psta == NULL) { + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_warn_nosta); + RTW_INFO("%s, psta==NUL\n", __func__); + return _FALSE; + } + + if (!(psta->state & WIFI_ASOC_STATE)) { + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_warn_link); + RTW_INFO("%s, psta->state(0x%x) != WIFI_ASOC_STATE\n", __func__, psta->state); + return _FALSE; + } + + if (pattrib->triggered == 1) { + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_warn_trigger); + /* RTW_INFO("directly xmit pspoll_triggered packet\n"); */ + + /* pattrib->triggered=0; */ + if (bmcst && xmitframe_hiq_filter(pxmitframe) == _TRUE) + pattrib->qsel = QSLT_HIGH;/* HIQ */ + + return ret; + } + + + if (bmcst) { + _enter_critical_bh(&psta->sleep_q.lock, &irqL); + + if (rtw_tim_map_anyone_be_set(padapter, pstapriv->sta_dz_bitmap)) { /* if anyone sta is in ps mode */ + /* pattrib->qsel = QSLT_HIGH; */ /* HIQ */ + + rtw_list_delete(&pxmitframe->list); + + /*_enter_critical_bh(&psta->sleep_q.lock, &irqL);*/ + + rtw_list_insert_tail(&pxmitframe->list, get_list_head(&psta->sleep_q)); + + psta->sleepq_len++; + + if (!(rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, 0))) + update_tim = _TRUE; + + rtw_tim_map_set(padapter, pstapriv->tim_bitmap, 0); + rtw_tim_map_set(padapter, pstapriv->sta_dz_bitmap, 0); + + /* RTW_INFO("enqueue, sq_len=%d\n", psta->sleepq_len); */ + /* RTW_INFO_DUMP("enqueue, tim=", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); */ + if (update_tim == _TRUE) { + if (is_broadcast_mac_addr(pattrib->ra)) + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0, "buffer BC"); + else + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0, "buffer MC"); + } else + chk_bmc_sleepq_cmd(padapter); + + /*_exit_critical_bh(&psta->sleep_q.lock, &irqL);*/ + + ret = _TRUE; + + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_mcast); + } + + _exit_critical_bh(&psta->sleep_q.lock, &irqL); + + return ret; + + } + + + _enter_critical_bh(&psta->sleep_q.lock, &irqL); + + if (psta->state & WIFI_SLEEP_STATE) { + u8 wmmps_ac = 0; + + if (rtw_tim_map_is_set(padapter, pstapriv->sta_dz_bitmap, psta->cmn.aid)) { + rtw_list_delete(&pxmitframe->list); + + /* _enter_critical_bh(&psta->sleep_q.lock, &irqL); */ + + rtw_list_insert_tail(&pxmitframe->list, get_list_head(&psta->sleep_q)); + + psta->sleepq_len++; + + switch (pattrib->priority) { + case 1: + case 2: + wmmps_ac = psta->uapsd_bk & BIT(0); + break; + case 4: + case 5: + wmmps_ac = psta->uapsd_vi & BIT(0); + break; + case 6: + case 7: + wmmps_ac = psta->uapsd_vo & BIT(0); + break; + case 0: + case 3: + default: + wmmps_ac = psta->uapsd_be & BIT(0); + break; + } + + if (wmmps_ac) + psta->sleepq_ac_len++; + + if (((psta->has_legacy_ac) && (!wmmps_ac)) || ((!psta->has_legacy_ac) && (wmmps_ac))) { + if (!(rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, psta->cmn.aid))) + update_tim = _TRUE; + + rtw_tim_map_set(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + + /* RTW_INFO("enqueue, sq_len=%d\n", psta->sleepq_len); */ + /* RTW_INFO_DUMP("enqueue, tim=", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); */ + + if (update_tim == _TRUE) { + /* RTW_INFO("sleepq_len==1, update BCNTIM\n"); */ + /* upate BCN for TIM IE */ + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0, "buffer UC"); + } + } + + /* _exit_critical_bh(&psta->sleep_q.lock, &irqL); */ + + /* if(psta->sleepq_len > (NR_XMITFRAME>>3)) */ + /* { */ + /* wakeup_sta_to_xmit(padapter, psta); */ + /* } */ + + ret = _TRUE; + + DBG_COUNTER(padapter->tx_logs.core_tx_ap_enqueue_ucast); + } + + } + + _exit_critical_bh(&psta->sleep_q.lock, &irqL); + + return ret; + +} + +static void dequeue_xmitframes_to_sleeping_queue(_adapter *padapter, struct sta_info *psta, _queue *pframequeue) +{ + sint ret; + _list *plist, *phead; + u8 ac_index; + struct tx_servq *ptxservq; + struct pkt_attrib *pattrib; + struct xmit_frame *pxmitframe; + struct hw_xmit *phwxmits = padapter->xmitpriv.hwxmits; + + phead = get_list_head(pframequeue); + plist = get_next(phead); + + while (rtw_end_of_queue_search(phead, plist) == _FALSE) { + pxmitframe = LIST_CONTAINOR(plist, struct xmit_frame, list); + + plist = get_next(plist); + + pattrib = &pxmitframe->attrib; + + pattrib->triggered = 0; + + ret = xmitframe_enqueue_for_sleeping_sta(padapter, pxmitframe); + + if (_TRUE == ret) { + ptxservq = rtw_get_sta_pending(padapter, psta, pattrib->priority, (u8 *)(&ac_index)); + + ptxservq->qcnt--; + phwxmits[ac_index].accnt--; + } else { + /* RTW_INFO("xmitframe_enqueue_for_sleeping_sta return _FALSE\n"); */ + } + + } + +} + +void stop_sta_xmit(_adapter *padapter, struct sta_info *psta) +{ + _irqL irqL0; + struct sta_info *psta_bmc; + struct sta_xmit_priv *pstaxmitpriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + pstaxmitpriv = &psta->sta_xmitpriv; + + /* for BC/MC Frames */ + psta_bmc = rtw_get_bcmc_stainfo(padapter); + if (!psta_bmc) + rtw_warn_on(1); + + _enter_critical_bh(&pxmitpriv->lock, &irqL0); + + psta->state |= WIFI_SLEEP_STATE; + +#ifdef CONFIG_TDLS + if (!(psta->tdls_sta_state & TDLS_LINKED_STATE)) +#endif /* CONFIG_TDLS */ + rtw_tim_map_set(padapter, pstapriv->sta_dz_bitmap, psta->cmn.aid); + +#ifdef CONFIG_RTW_MGMT_QUEUE + dequeue_mgmt_xmitframe_to_sleepq(padapter, psta, &pstaxmitpriv->mgmt_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->mgmt_q.tx_pending)); +#endif + + dequeue_xmitframes_to_sleeping_queue(padapter, psta, &pstaxmitpriv->vo_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->vo_q.tx_pending)); + dequeue_xmitframes_to_sleeping_queue(padapter, psta, &pstaxmitpriv->vi_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->vi_q.tx_pending)); + dequeue_xmitframes_to_sleeping_queue(padapter, psta, &pstaxmitpriv->be_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->be_q.tx_pending)); + dequeue_xmitframes_to_sleeping_queue(padapter, psta, &pstaxmitpriv->bk_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->bk_q.tx_pending)); + + if (psta_bmc != NULL + #ifdef CONFIG_TDLS + && !(psta->tdls_sta_state & TDLS_LINKED_STATE) + #endif + ) + { + /* for BC/MC Frames */ + pstaxmitpriv = &psta_bmc->sta_xmitpriv; + dequeue_xmitframes_to_sleeping_queue(padapter, psta_bmc, &pstaxmitpriv->vo_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->vo_q.tx_pending)); + dequeue_xmitframes_to_sleeping_queue(padapter, psta_bmc, &pstaxmitpriv->vi_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->vi_q.tx_pending)); + dequeue_xmitframes_to_sleeping_queue(padapter, psta_bmc, &pstaxmitpriv->be_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->be_q.tx_pending)); + dequeue_xmitframes_to_sleeping_queue(padapter, psta_bmc, &pstaxmitpriv->bk_q.sta_pending); + rtw_list_delete(&(pstaxmitpriv->bk_q.tx_pending)); + } + _exit_critical_bh(&pxmitpriv->lock, &irqL0); + + +} + +void wakeup_sta_to_xmit(_adapter *padapter, struct sta_info *psta) +{ + _irqL irqL; + u8 update_mask = 0, wmmps_ac = 0; + struct sta_info *psta_bmc; + _list *xmitframe_plist, *xmitframe_phead; + struct xmit_frame *pxmitframe = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + psta_bmc = rtw_get_bcmc_stainfo(padapter); + + + /* _enter_critical_bh(&psta->sleep_q.lock, &irqL); */ + _enter_critical_bh(&pxmitpriv->lock, &irqL); + +#ifdef CONFIG_RTW_MGMT_QUEUE + /* management queue */ + xmitframe_phead = get_list_head(&psta->mgmt_sleep_q); + xmitframe_plist = get_next(xmitframe_phead); + + while ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + + xmitframe_plist = get_next(xmitframe_plist); + + rtw_list_delete(&pxmitframe->list); + + #ifdef DBG_MGMT_QUEUE + RTW_INFO("%s seq_num = %u, subtype = 0x%x\n", + __func__, pxmitframe->attrib.seqnum, pxmitframe->attrib.subtype); + #endif + + psta->mgmt_sleepq_len--; + + pxmitframe->attrib.triggered = 1; + + rtw_hal_mgmt_xmitframe_enqueue(padapter, pxmitframe); + } +#endif /* CONFIG_RTW_MGMT_QUEUE */ + + /* AC queue */ + xmitframe_phead = get_list_head(&psta->sleep_q); + xmitframe_plist = get_next(xmitframe_phead); + + while ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + + xmitframe_plist = get_next(xmitframe_plist); + + rtw_list_delete(&pxmitframe->list); + + switch (pxmitframe->attrib.priority) { + case 1: + case 2: + wmmps_ac = psta->uapsd_bk & BIT(1); + break; + case 4: + case 5: + wmmps_ac = psta->uapsd_vi & BIT(1); + break; + case 6: + case 7: + wmmps_ac = psta->uapsd_vo & BIT(1); + break; + case 0: + case 3: + default: + wmmps_ac = psta->uapsd_be & BIT(1); + break; + } + + psta->sleepq_len--; + if (psta->sleepq_len > 0) + pxmitframe->attrib.mdata = 1; + else + pxmitframe->attrib.mdata = 0; + + if (wmmps_ac) { + psta->sleepq_ac_len--; + if (psta->sleepq_ac_len > 0) { + pxmitframe->attrib.mdata = 1; + pxmitframe->attrib.eosp = 0; + } else { + pxmitframe->attrib.mdata = 0; + pxmitframe->attrib.eosp = 1; + } + } + + pxmitframe->attrib.triggered = 1; + + /* + _exit_critical_bh(&psta->sleep_q.lock, &irqL); + if(rtw_hal_xmit(padapter, pxmitframe) == _TRUE) + { + rtw_os_xmit_complete(padapter, pxmitframe); + } + _enter_critical_bh(&psta->sleep_q.lock, &irqL); + */ + rtw_hal_xmitframe_enqueue(padapter, pxmitframe); + + + } + + if (psta->sleepq_len == 0 +#ifdef CONFIG_RTW_MGMT_QUEUE + && psta->mgmt_sleepq_len == 0 +#endif + ) { +#ifdef CONFIG_TDLS + if (psta->tdls_sta_state & TDLS_LINKED_STATE) { + if (psta->state & WIFI_SLEEP_STATE) + psta->state ^= WIFI_SLEEP_STATE; + + _exit_critical_bh(&pxmitpriv->lock, &irqL); + return; + } +#endif /* CONFIG_TDLS */ + + if (rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, psta->cmn.aid)) { + /* RTW_INFO("wakeup to xmit, qlen==0\n"); */ + /* RTW_INFO_DUMP("update_BCNTIM, tim=", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); */ + /* upate BCN for TIM IE */ + /* update_BCNTIM(padapter); */ + update_mask = BIT(0); + } + + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + + if (psta->state & WIFI_SLEEP_STATE) + psta->state ^= WIFI_SLEEP_STATE; + + if (psta->state & WIFI_STA_ALIVE_CHK_STATE) { + RTW_INFO("%s alive check\n", __func__); + psta->expire_to = pstapriv->expire_to; + psta->state ^= WIFI_STA_ALIVE_CHK_STATE; + } + + rtw_tim_map_clear(padapter, pstapriv->sta_dz_bitmap, psta->cmn.aid); + } + + /* for BC/MC Frames */ + if (!psta_bmc) + goto _exit; + + if (!(rtw_tim_map_anyone_be_set_exclude_aid0(padapter, pstapriv->sta_dz_bitmap))) { /* no any sta in ps mode */ + xmitframe_phead = get_list_head(&psta_bmc->sleep_q); + xmitframe_plist = get_next(xmitframe_phead); + + while ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + + xmitframe_plist = get_next(xmitframe_plist); + + rtw_list_delete(&pxmitframe->list); + + psta_bmc->sleepq_len--; + if (psta_bmc->sleepq_len > 0) + pxmitframe->attrib.mdata = 1; + else + pxmitframe->attrib.mdata = 0; + + + pxmitframe->attrib.triggered = 1; + /* + _exit_critical_bh(&psta_bmc->sleep_q.lock, &irqL); + if(rtw_hal_xmit(padapter, pxmitframe) == _TRUE) + { + rtw_os_xmit_complete(padapter, pxmitframe); + } + _enter_critical_bh(&psta_bmc->sleep_q.lock, &irqL); + + */ + rtw_hal_xmitframe_enqueue(padapter, pxmitframe); + + } + + if (psta_bmc->sleepq_len == 0) { + if (rtw_tim_map_is_set(padapter, pstapriv->tim_bitmap, 0)) { + /* RTW_INFO("wakeup to xmit, qlen==0\n"); */ + /* RTW_INFO_DUMP("update_BCNTIM, tim=", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); */ + /* upate BCN for TIM IE */ + /* update_BCNTIM(padapter); */ + update_mask |= BIT(1); + } + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, 0); + rtw_tim_map_clear(padapter, pstapriv->sta_dz_bitmap, 0); + } + + } + +_exit: + + /* _exit_critical_bh(&psta_bmc->sleep_q.lock, &irqL); */ + _exit_critical_bh(&pxmitpriv->lock, &irqL); + + if (update_mask) { + /* update_BCNTIM(padapter); */ + if ((update_mask & (BIT(0) | BIT(1))) == (BIT(0) | BIT(1))) + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0, "clear UC&BMC"); + else if ((update_mask & BIT(1)) == BIT(1)) + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0, "clear BMC"); + else + _update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0, "clear UC"); + } +} + +void xmit_delivery_enabled_frames(_adapter *padapter, struct sta_info *psta) +{ + _irqL irqL; + u8 wmmps_ac = 0; + _list *xmitframe_plist, *xmitframe_phead; + struct xmit_frame *pxmitframe = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + + /* _enter_critical_bh(&psta->sleep_q.lock, &irqL); */ + _enter_critical_bh(&pxmitpriv->lock, &irqL); + + xmitframe_phead = get_list_head(&psta->sleep_q); + xmitframe_plist = get_next(xmitframe_phead); + + while ((rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist)) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + + xmitframe_plist = get_next(xmitframe_plist); + + switch (pxmitframe->attrib.priority) { + case 1: + case 2: + wmmps_ac = psta->uapsd_bk & BIT(1); + break; + case 4: + case 5: + wmmps_ac = psta->uapsd_vi & BIT(1); + break; + case 6: + case 7: + wmmps_ac = psta->uapsd_vo & BIT(1); + break; + case 0: + case 3: + default: + wmmps_ac = psta->uapsd_be & BIT(1); + break; + } + + if (!wmmps_ac) + continue; + + rtw_list_delete(&pxmitframe->list); + + psta->sleepq_len--; + psta->sleepq_ac_len--; + + if (psta->sleepq_ac_len > 0) { + pxmitframe->attrib.mdata = 1; + pxmitframe->attrib.eosp = 0; + } else { + pxmitframe->attrib.mdata = 0; + pxmitframe->attrib.eosp = 1; + } + + pxmitframe->attrib.triggered = 1; + rtw_hal_xmitframe_enqueue(padapter, pxmitframe); + + if ((psta->sleepq_ac_len == 0) && (!psta->has_legacy_ac) && (wmmps_ac)) { +#ifdef CONFIG_TDLS + if (psta->tdls_sta_state & TDLS_LINKED_STATE) { + /* _exit_critical_bh(&psta->sleep_q.lock, &irqL); */ + goto exit; + } +#endif /* CONFIG_TDLS */ + rtw_tim_map_clear(padapter, pstapriv->tim_bitmap, psta->cmn.aid); + + /* RTW_INFO("wakeup to xmit, qlen==0\n"); */ + /* RTW_INFO_DUMP("update_BCNTIM, tim=", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); */ + /* upate BCN for TIM IE */ + /* update_BCNTIM(padapter); */ + update_beacon(padapter, _TIM_IE_, NULL, _TRUE, 0); + /* update_mask = BIT(0); */ + } + + } + +#ifdef CONFIG_TDLS +exit: +#endif + /* _exit_critical_bh(&psta->sleep_q.lock, &irqL); */ + _exit_critical_bh(&pxmitpriv->lock, &irqL); + + return; +} + +#endif /* defined(CONFIG_AP_MODE) || defined(CONFIG_TDLS) */ + +#ifdef CONFIG_XMIT_THREAD_MODE +void enqueue_pending_xmitbuf( + struct xmit_priv *pxmitpriv, + struct xmit_buf *pxmitbuf) +{ + _irqL irql; + _queue *pqueue; + _adapter *pri_adapter = pxmitpriv->adapter; + + pqueue = &pxmitpriv->pending_xmitbuf_queue; + + _enter_critical_bh(&pqueue->lock, &irql); + rtw_list_delete(&pxmitbuf->list); + rtw_list_insert_tail(&pxmitbuf->list, get_list_head(pqueue)); + _exit_critical_bh(&pqueue->lock, &irql); + +#if defined(CONFIG_SDIO_HCI) && defined(CONFIG_CONCURRENT_MODE) + pri_adapter = GET_PRIMARY_ADAPTER(pri_adapter); +#endif /*SDIO_HCI + CONCURRENT*/ + _rtw_up_sema(&(pri_adapter->xmitpriv.xmit_sema)); +} + +void enqueue_pending_xmitbuf_to_head( + struct xmit_priv *pxmitpriv, + struct xmit_buf *pxmitbuf) +{ + _irqL irql; + _queue *pqueue = &pxmitpriv->pending_xmitbuf_queue; + + _enter_critical_bh(&pqueue->lock, &irql); + rtw_list_delete(&pxmitbuf->list); + rtw_list_insert_head(&pxmitbuf->list, get_list_head(pqueue)); + _exit_critical_bh(&pqueue->lock, &irql); +} + +struct xmit_buf *dequeue_pending_xmitbuf( + struct xmit_priv *pxmitpriv) +{ + _irqL irql; + struct xmit_buf *pxmitbuf; + _queue *pqueue; + + + pxmitbuf = NULL; + pqueue = &pxmitpriv->pending_xmitbuf_queue; + + _enter_critical_bh(&pqueue->lock, &irql); + + if (_rtw_queue_empty(pqueue) == _FALSE) { + _list *plist, *phead; + + phead = get_list_head(pqueue); + plist = get_next(phead); + pxmitbuf = LIST_CONTAINOR(plist, struct xmit_buf, list); + rtw_list_delete(&pxmitbuf->list); + } + + _exit_critical_bh(&pqueue->lock, &irql); + + return pxmitbuf; +} + +static struct xmit_buf *dequeue_pending_xmitbuf_ext( + struct xmit_priv *pxmitpriv) +{ + _irqL irql; + struct xmit_buf *pxmitbuf; + _queue *pqueue; + + pxmitbuf = NULL; + pqueue = &pxmitpriv->pending_xmitbuf_queue; + + _enter_critical_bh(&pqueue->lock, &irql); + + if (_rtw_queue_empty(pqueue) == _FALSE) { + _list *plist, *phead; + + phead = get_list_head(pqueue); + plist = phead; + do { + plist = get_next(plist); + if (plist == phead) + break; + + pxmitbuf = LIST_CONTAINOR(plist, struct xmit_buf, list); + + if (pxmitbuf->buf_tag == XMITBUF_MGNT) { + rtw_list_delete(&pxmitbuf->list); + break; + } + pxmitbuf = NULL; + } while (1); + } + + _exit_critical_bh(&pqueue->lock, &irql); + + return pxmitbuf; +} + +struct xmit_buf *select_and_dequeue_pending_xmitbuf(_adapter *padapter) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct xmit_buf *pxmitbuf = NULL; + + if (_TRUE == rtw_is_xmit_blocked(padapter)) + return pxmitbuf; + + pxmitbuf = dequeue_pending_xmitbuf_ext(pxmitpriv); + if (pxmitbuf == NULL && rtw_xmit_ac_blocked(padapter) != _TRUE) + pxmitbuf = dequeue_pending_xmitbuf(pxmitpriv); + + return pxmitbuf; +} + +sint check_pending_xmitbuf( + struct xmit_priv *pxmitpriv) +{ + _irqL irql; + _queue *pqueue; + sint ret = _FALSE; + + pqueue = &pxmitpriv->pending_xmitbuf_queue; + + _enter_critical_bh(&pqueue->lock, &irql); + + if (_rtw_queue_empty(pqueue) == _FALSE) + ret = _TRUE; + + _exit_critical_bh(&pqueue->lock, &irql); + + return ret; +} + +thread_return rtw_xmit_thread(thread_context context) +{ + s32 err; + PADAPTER padapter; +#ifdef RTW_XMIT_THREAD_HIGH_PRIORITY +#ifdef PLATFORM_LINUX + struct sched_param param = { .sched_priority = 1 }; + + sched_setscheduler(current, SCHED_FIFO, ¶m); +#endif /* PLATFORM_LINUX */ +#endif /* RTW_XMIT_THREAD_HIGH_PRIORITY */ + + err = _SUCCESS; + padapter = (PADAPTER)context; + + thread_enter("RTW_XMIT_THREAD"); + + do { + err = rtw_hal_xmit_thread_handler(padapter); + flush_signals_thread(); + } while (_SUCCESS == err); + + RTW_INFO(FUNC_ADPT_FMT " Exit\n", FUNC_ADPT_ARG(padapter)); + + rtw_thread_wait_stop(); + + return 0; +} +#endif + +#ifdef DBG_XMIT_BLOCK +void dump_xmit_block(void *sel, _adapter *padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + RTW_PRINT_SEL(sel, "[XMIT-BLOCK] xmit_block :0x%02x\n", dvobj->xmit_block); + if (dvobj->xmit_block & XMIT_BLOCK_REDLMEM) + RTW_PRINT_SEL(sel, "Reason:%s\n", "XMIT_BLOCK_REDLMEM"); + if (dvobj->xmit_block & XMIT_BLOCK_SUSPEND) + RTW_PRINT_SEL(sel, "Reason:%s\n", "XMIT_BLOCK_SUSPEND"); + if (dvobj->xmit_block == XMIT_BLOCK_NONE) + RTW_PRINT_SEL(sel, "Reason:%s\n", "XMIT_BLOCK_NONE"); +} +void dump_xmit_block_info(void *sel, const char *fun_name, _adapter *padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + RTW_INFO("\n"ADPT_FMT" call %s\n", ADPT_ARG(padapter), fun_name); + dump_xmit_block(sel, padapter); +} +#define DBG_XMIT_BLOCK_DUMP(adapter) dump_xmit_block_info(RTW_DBGDUMP, __func__, adapter) +#endif + +void rtw_set_xmit_block(_adapter *padapter, enum XMIT_BLOCK_REASON reason) +{ + _irqL irqL; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + _enter_critical_bh(&dvobj->xmit_block_lock, &irqL); + dvobj->xmit_block |= reason; + _exit_critical_bh(&dvobj->xmit_block_lock, &irqL); + + #ifdef DBG_XMIT_BLOCK + DBG_XMIT_BLOCK_DUMP(padapter); + #endif +} + +void rtw_clr_xmit_block(_adapter *padapter, enum XMIT_BLOCK_REASON reason) +{ + _irqL irqL; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + _enter_critical_bh(&dvobj->xmit_block_lock, &irqL); + dvobj->xmit_block &= ~reason; + _exit_critical_bh(&dvobj->xmit_block_lock, &irqL); + + #ifdef DBG_XMIT_BLOCK + DBG_XMIT_BLOCK_DUMP(padapter); + #endif +} +bool rtw_is_xmit_blocked(_adapter *padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + #ifdef DBG_XMIT_BLOCK + DBG_XMIT_BLOCK_DUMP(padapter); + #endif + return ((dvobj->xmit_block) ? _TRUE : _FALSE); +} + +bool rtw_xmit_ac_blocked(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + _adapter *iface; + struct mlme_ext_priv *mlmeext; + bool blocked = _FALSE; + int i; +#ifdef DBG_CONFIG_ERROR_DETECT +#ifdef DBG_CONFIG_ERROR_RESET +#ifdef CONFIG_USB_HCI + if (rtw_hal_sreset_inprogress(adapter) == _TRUE) { + blocked = _TRUE; + goto exit; + } +#endif/* #ifdef CONFIG_USB_HCI */ +#endif/* #ifdef DBG_CONFIG_ERROR_RESET */ +#endif/* #ifdef DBG_CONFIG_ERROR_DETECT */ + + if (rfctl->offch_state != OFFCHS_NONE + #if CONFIG_DFS + || IS_RADAR_DETECTED(rfctl) || rfctl->csa_ch + #endif + ) { + blocked = _TRUE; + goto exit; + } + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + mlmeext = &iface->mlmeextpriv; + + /* check scan state */ + if (mlmeext_scan_state(mlmeext) != SCAN_DISABLE + && mlmeext_scan_state(mlmeext) != SCAN_BACK_OP + ) { + blocked = _TRUE; + goto exit; + } + + if (mlmeext_scan_state(mlmeext) == SCAN_BACK_OP + && !mlmeext_chk_scan_backop_flags(mlmeext, SS_BACKOP_TX_RESUME) + ) { + blocked = _TRUE; + goto exit; + } + } + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(adapter)) { + if (rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) { + if (MCC_STOP(adapter)) { + blocked = _TRUE; + goto exit; + } + } + } +#endif /* CONFIG_MCC_MODE */ + +exit: + return blocked; +} + +#ifdef CONFIG_TX_AMSDU +void rtw_amsdu_vo_timeout_handler(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + + adapter->xmitpriv.amsdu_vo_timeout = RTW_AMSDU_TIMER_TIMEOUT; + + tasklet_hi_schedule(&adapter->xmitpriv.xmit_tasklet); +} + +void rtw_amsdu_vi_timeout_handler(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + + adapter->xmitpriv.amsdu_vi_timeout = RTW_AMSDU_TIMER_TIMEOUT; + + tasklet_hi_schedule(&adapter->xmitpriv.xmit_tasklet); +} + +void rtw_amsdu_be_timeout_handler(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + + adapter->xmitpriv.amsdu_be_timeout = RTW_AMSDU_TIMER_TIMEOUT; + + if (printk_ratelimit()) + RTW_INFO("%s Timeout!\n",__FUNCTION__); + + tasklet_hi_schedule(&adapter->xmitpriv.xmit_tasklet); +} + +void rtw_amsdu_bk_timeout_handler(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + + adapter->xmitpriv.amsdu_bk_timeout = RTW_AMSDU_TIMER_TIMEOUT; + + tasklet_hi_schedule(&adapter->xmitpriv.xmit_tasklet); +} + +u8 rtw_amsdu_get_timer_status(_adapter *padapter, u8 priority) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + u8 status = RTW_AMSDU_TIMER_UNSET; + + switch(priority) + { + case 1: + case 2: + status = pxmitpriv->amsdu_bk_timeout; + break; + case 4: + case 5: + status = pxmitpriv->amsdu_vi_timeout; + break; + case 6: + case 7: + status = pxmitpriv->amsdu_vo_timeout; + break; + case 0: + case 3: + default: + status = pxmitpriv->amsdu_be_timeout; + break; + } + return status; +} + +void rtw_amsdu_set_timer_status(_adapter *padapter, u8 priority, u8 status) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + switch(priority) + { + case 1: + case 2: + pxmitpriv->amsdu_bk_timeout = status; + break; + case 4: + case 5: + pxmitpriv->amsdu_vi_timeout = status; + break; + case 6: + case 7: + pxmitpriv->amsdu_vo_timeout = status; + break; + case 0: + case 3: + default: + pxmitpriv->amsdu_be_timeout = status; + break; + } +} + +void rtw_amsdu_set_timer(_adapter *padapter, u8 priority) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + _timer* amsdu_timer = NULL; + + switch(priority) + { + case 1: + case 2: + amsdu_timer = &pxmitpriv->amsdu_bk_timer; + break; + case 4: + case 5: + amsdu_timer = &pxmitpriv->amsdu_vi_timer; + break; + case 6: + case 7: + amsdu_timer = &pxmitpriv->amsdu_vo_timer; + break; + case 0: + case 3: + default: + amsdu_timer = &pxmitpriv->amsdu_be_timer; + break; + } + _set_timer(amsdu_timer, 1); +} + +void rtw_amsdu_cancel_timer(_adapter *padapter, u8 priority) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + _timer* amsdu_timer = NULL; + + switch(priority) + { + case 1: + case 2: + amsdu_timer = &pxmitpriv->amsdu_bk_timer; + break; + case 4: + case 5: + amsdu_timer = &pxmitpriv->amsdu_vi_timer; + break; + case 6: + case 7: + amsdu_timer = &pxmitpriv->amsdu_vo_timer; + break; + case 0: + case 3: + default: + amsdu_timer = &pxmitpriv->amsdu_be_timer; + break; + } + _cancel_timer_ex(amsdu_timer); +} +#endif /* CONFIG_TX_AMSDU */ + +#ifdef DBG_TXBD_DESC_DUMP +static struct rtw_tx_desc_backup tx_backup[HW_QUEUE_ENTRY][TX_BAK_FRMAE_CNT]; +static u8 backup_idx[HW_QUEUE_ENTRY]; + +void rtw_tx_desc_backup(_adapter *padapter, struct xmit_frame *pxmitframe, u8 desc_size, u8 hwq) +{ + u32 tmp32; + u8 *pxmit_buf; + + if (rtw_get_hw_init_completed(padapter) == _FALSE) + return; + + pxmit_buf = pxmitframe->pxmitbuf->pbuf; + + _rtw_memcpy(tx_backup[hwq][backup_idx[hwq]].tx_bak_desc, pxmit_buf, desc_size); + _rtw_memcpy(tx_backup[hwq][backup_idx[hwq]].tx_bak_data_hdr, pxmit_buf+desc_size, TX_BAK_DATA_LEN); + + tmp32 = rtw_read32(padapter, get_txbd_rw_reg(hwq)); + + tx_backup[hwq][backup_idx[hwq]].tx_bak_rp = (tmp32>>16)&0xfff; + tx_backup[hwq][backup_idx[hwq]].tx_bak_wp = tmp32&0xfff; + + tx_backup[hwq][backup_idx[hwq]].tx_desc_size = desc_size; + + backup_idx[hwq] = (backup_idx[hwq] + 1) % TX_BAK_FRMAE_CNT; +} + +void rtw_tx_desc_backup_reset(void) +{ + int i, j; + + for (i = 0; i < HW_QUEUE_ENTRY; i++) { + for (j = 0; j < TX_BAK_FRMAE_CNT; j++) + _rtw_memset(&tx_backup[i][j], 0, sizeof(struct rtw_tx_desc_backup)); + + backup_idx[i] = 0; + } +} + +u8 rtw_get_tx_desc_backup(_adapter *padapter, u8 hwq, struct rtw_tx_desc_backup **pbak) +{ + *pbak = &tx_backup[hwq][0]; + + return backup_idx[hwq]; +} +#endif + +#ifdef CONFIG_PCI_TX_POLLING +void rtw_tx_poll_init(_adapter *padapter) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + _timer* timer = &pxmitpriv->tx_poll_timer; + + if (!is_primary_adapter(padapter)) + return; + + if (timer->function != NULL) { + RTW_INFO("tx polling timer has been init.\n"); + return; + } + + rtw_init_timer(timer, padapter, rtw_tx_poll_timeout_handler, padapter); + rtw_tx_poll_timer_set(padapter, 1); + RTW_INFO("Tx poll timer init!\n"); +} + +void rtw_tx_poll_timeout_handler(void *FunctionContext) +{ + _adapter *adapter = (_adapter *)FunctionContext; + + rtw_tx_poll_timer_set(adapter, 1); + + if (adapter->hal_func.tx_poll_handler) + adapter->hal_func.tx_poll_handler(adapter); + else + RTW_WARN("hal ops: tx_poll_handler is NULL\n"); +} + +void rtw_tx_poll_timer_set(_adapter *padapter, u32 delay) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + _timer* timer = NULL; + + timer = &pxmitpriv->tx_poll_timer; + _set_timer(timer, delay); +} + +void rtw_tx_poll_timer_cancel(_adapter *padapter) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + _timer* timer = NULL; + + if (!is_primary_adapter(padapter)) + return; + + timer = &pxmitpriv->tx_poll_timer; + _cancel_timer_ex(timer); + timer->function = NULL; + RTW_INFO("Tx poll timer cancel !\n"); +} +#endif /* CONFIG_PCI_TX_POLLING */ + +void rtw_sctx_init(struct submit_ctx *sctx, int timeout_ms) +{ + sctx->timeout_ms = timeout_ms; + sctx->submit_time = rtw_get_current_time(); +#ifdef PLATFORM_LINUX /* TODO: add condition wating interface for other os */ + init_completion(&sctx->done); +#endif + sctx->status = RTW_SCTX_SUBMITTED; +} + +int rtw_sctx_wait(struct submit_ctx *sctx, const char *msg) +{ + int ret = _FAIL; + unsigned long expire; + int status = 0; + +#ifdef PLATFORM_LINUX + expire = sctx->timeout_ms ? msecs_to_jiffies(sctx->timeout_ms) : MAX_SCHEDULE_TIMEOUT; + if (!wait_for_completion_timeout(&sctx->done, expire)) { + /* timeout, do something?? */ + status = RTW_SCTX_DONE_TIMEOUT; + RTW_INFO("%s timeout: %s\n", __func__, msg); + } else + status = sctx->status; +#endif + + if (status == RTW_SCTX_DONE_SUCCESS) + ret = _SUCCESS; + + return ret; +} + +bool rtw_sctx_chk_waring_status(int status) +{ + switch (status) { + case RTW_SCTX_DONE_UNKNOWN: + case RTW_SCTX_DONE_BUF_ALLOC: + case RTW_SCTX_DONE_BUF_FREE: + + case RTW_SCTX_DONE_DRV_STOP: + case RTW_SCTX_DONE_DEV_REMOVE: + return _TRUE; + default: + return _FALSE; + } +} + +void rtw_sctx_done_err(struct submit_ctx **sctx, int status) +{ + if (*sctx) { + if (rtw_sctx_chk_waring_status(status)) + RTW_INFO("%s status:%d\n", __func__, status); + (*sctx)->status = status; +#ifdef PLATFORM_LINUX + complete(&((*sctx)->done)); +#endif + *sctx = NULL; + } +} + +void rtw_sctx_done(struct submit_ctx **sctx) +{ + rtw_sctx_done_err(sctx, RTW_SCTX_DONE_SUCCESS); +} + +#ifdef CONFIG_XMIT_ACK +int rtw_ack_tx_wait(struct xmit_priv *pxmitpriv, u32 timeout_ms) +{ + struct submit_ctx *pack_tx_ops = &pxmitpriv->ack_tx_ops; + + pack_tx_ops->submit_time = rtw_get_current_time(); + pack_tx_ops->timeout_ms = timeout_ms; + pack_tx_ops->status = RTW_SCTX_SUBMITTED; + + return rtw_sctx_wait(pack_tx_ops, __func__); +} + +void rtw_ack_tx_done(struct xmit_priv *pxmitpriv, int status) +{ + struct submit_ctx *pack_tx_ops = &pxmitpriv->ack_tx_ops; + + if (pxmitpriv->ack_tx) + rtw_sctx_done_err(&pack_tx_ops, status); + else + RTW_INFO("%s ack_tx not set\n", __func__); +} +#endif /* CONFIG_XMIT_ACK */ diff --git a/core/wds/rtw_wds.c b/core/wds/rtw_wds.c new file mode 100644 index 0000000..fd88b1c --- /dev/null +++ b/core/wds/rtw_wds.c @@ -0,0 +1,786 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_WDS_C_ + +#include + +#if defined(CONFIG_RTW_WDS) +#include + +#if defined(CONFIG_AP_MODE) + +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +static void rtw_wpath_free_rcu(struct rtw_wds_path *wpath) +{ + kfree_rcu(wpath, rcu); + rtw_mstat_update(MSTAT_TYPE_PHY, MSTAT_FREE, sizeof(struct rtw_wds_path)); +} +#else +static void rtw_wpath_free_rcu_callback(rtw_rcu_head *head) +{ + struct rtw_wds_path *wpath; + + wpath = container_of(head, struct rtw_wds_path, rcu); + rtw_mfree(wpath, sizeof(struct rtw_wds_path)); +} + +static void rtw_wpath_free_rcu(struct rtw_wds_path *wpath) +{ + call_rcu(&wpath->rcu, rtw_wpath_free_rcu_callback); +} +#endif +#endif /* PLATFORM_LINUX */ + +static void rtw_wds_path_free_rcu(struct rtw_wds_table *tbl, struct rtw_wds_path *wpath); + +static u32 rtw_wds_table_hash(const void *addr, u32 len, u32 seed) +{ + /* Use last four bytes of hw addr as hash index */ + return jhash_1word(*(u32 *)(addr+2), seed); +} + +static const rtw_rhashtable_params rtw_wds_rht_params = { + .nelem_hint = 2, + .automatic_shrinking = true, + .key_len = ETH_ALEN, + .key_offset = offsetof(struct rtw_wds_path, dst), + .head_offset = offsetof(struct rtw_wds_path, rhash), + .hashfn = rtw_wds_table_hash, +}; + +static void rtw_wds_path_rht_free(void *ptr, void *tblptr) +{ + struct rtw_wds_path *wpath = ptr; + struct rtw_wds_table *tbl = tblptr; + + rtw_wds_path_free_rcu(tbl, wpath); +} + +static struct rtw_wds_table *rtw_wds_table_alloc(void) +{ + struct rtw_wds_table *newtbl; + + newtbl = rtw_malloc(sizeof(struct rtw_wds_table)); + if (!newtbl) + return NULL; + + return newtbl; +} + +static void rtw_wds_table_free(struct rtw_wds_table *tbl) +{ + rtw_rhashtable_free_and_destroy(&tbl->rhead, + rtw_wds_path_rht_free, tbl); + rtw_mfree(tbl, sizeof(struct rtw_wds_table)); +} + +void rtw_wds_path_assign_nexthop(struct rtw_wds_path *wpath, struct sta_info *sta) +{ + rtw_rcu_assign_pointer(wpath->next_hop, sta); +} + +static struct rtw_wds_path *rtw_wpath_lookup(struct rtw_wds_table *tbl, const u8 *dst) +{ + struct rtw_wds_path *wpath; + + if (!tbl) + return NULL; + + wpath = rtw_rhashtable_lookup_fast(&tbl->rhead, dst, rtw_wds_rht_params); + + return wpath; +} + +struct rtw_wds_path *rtw_wds_path_lookup(_adapter *adapter, const u8 *dst) +{ + return rtw_wpath_lookup(adapter->wds_paths, dst); +} + +static struct rtw_wds_path * +__rtw_wds_path_lookup_by_idx(struct rtw_wds_table *tbl, int idx) +{ + int i = 0, ret; + struct rtw_wds_path *wpath = NULL; + rtw_rhashtable_iter iter; + + if (!tbl) + return NULL; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return NULL; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto err; + + while ((wpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(wpath) && PTR_ERR(wpath) == -EAGAIN) + continue; + if (IS_ERR(wpath)) + break; + if (i++ == idx) + break; + } +err: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); + + if (IS_ERR(wpath) || !wpath) + return NULL; + + return wpath; +} + +/** + * Locking: must be called within a read rcu section. + */ +struct rtw_wds_path * +rtw_wds_path_lookup_by_idx(_adapter *adapter, int idx) +{ + return __rtw_wds_path_lookup_by_idx(adapter->wds_paths, idx); +} + +void dump_wpath(void *sel, _adapter *adapter) +{ + struct rtw_wds_path *wpath; + int idx = 0; + char dst[ETH_ALEN]; + char next_hop[ETH_ALEN]; + u32 age_ms; + + RTW_PRINT_SEL(sel, "num:%d\n", ATOMIC_READ(&adapter->wds_path_num)); + RTW_PRINT_SEL(sel, "%-17s %-17s %-6s\n" + , "dst", "next_hop", "age" + ); + + do { + rtw_rcu_read_lock(); + + wpath = rtw_wds_path_lookup_by_idx(adapter, idx); + if (wpath) { + _rtw_memcpy(dst, wpath->dst, ETH_ALEN); + _rtw_memcpy(next_hop, wpath->next_hop->cmn.mac_addr, ETH_ALEN); + age_ms = rtw_get_passing_time_ms(wpath->last_update); + } + + rtw_rcu_read_unlock(); + + if (wpath) { + RTW_PRINT_SEL(sel, MAC_FMT" "MAC_FMT" %6u\n" + , MAC_ARG(dst), MAC_ARG(next_hop) + , age_ms < 999999 ? age_ms : 999999 + ); + } + + idx++; + } while (wpath); +} + +static +struct rtw_wds_path *rtw_wds_path_new(_adapter *adapter, + const u8 *dst) +{ + struct rtw_wds_path *new_wpath; + + new_wpath = rtw_zmalloc(sizeof(struct rtw_wds_path)); + if (!new_wpath) + return NULL; + + new_wpath->adapter = adapter; + _rtw_memcpy(new_wpath->dst, dst, ETH_ALEN); + new_wpath->last_update = rtw_get_current_time(); + + return new_wpath; +} + +/** + * Returns: 0 on success + * + * State: the initial state of the new path is set to 0 + */ +struct rtw_wds_path *rtw_wds_path_add(_adapter *adapter, + const u8 *dst, struct sta_info *next_hop) +{ + struct rtw_wds_table *tbl = adapter->wds_paths; + struct rtw_wds_path *wpath, *new_wpath; + int ret; + + if (!tbl) + return ERR_PTR(-ENOTSUPP); + + if (_rtw_memcmp(dst, adapter_mac_addr(adapter), ETH_ALEN) == _TRUE) + /* never add ourselves as neighbours */ + return ERR_PTR(-ENOTSUPP); + + if (IS_MCAST(dst)) + return ERR_PTR(-ENOTSUPP); + + if (ATOMIC_INC_UNLESS(&adapter->wds_path_num, RTW_WDS_MAX_PATHS) == 0) + return ERR_PTR(-ENOSPC); + + new_wpath = rtw_wds_path_new(adapter, dst); + if (!new_wpath) + return ERR_PTR(-ENOMEM); + + do { + ret = rtw_rhashtable_lookup_insert_fast(&tbl->rhead, + &new_wpath->rhash, + rtw_wds_rht_params); + + if (ret == -EEXIST) + wpath = rtw_rhashtable_lookup_fast(&tbl->rhead, + dst, + rtw_wds_rht_params); + + } while (unlikely(ret == -EEXIST && !wpath)); + + if (ret && ret != -EEXIST) + return ERR_PTR(ret); + + /* At this point either new_wpath was added, or we found a + * matching entry already in the table; in the latter case + * free the unnecessary new entry. + */ + if (ret == -EEXIST) { + rtw_mfree(new_wpath, sizeof(struct rtw_wds_path)); + new_wpath = wpath; + } + rtw_wds_path_assign_nexthop(new_wpath, next_hop); + + return new_wpath; +} + +static void rtw_wds_path_free_rcu(struct rtw_wds_table *tbl, + struct rtw_wds_path *wpath) +{ + _adapter *adapter = wpath->adapter; + + ATOMIC_DEC(&adapter->wds_path_num); + + rtw_wpath_free_rcu(wpath); +} + +static void __rtw_wds_path_del(struct rtw_wds_table *tbl, struct rtw_wds_path *wpath) +{ + rtw_rhashtable_remove_fast(&tbl->rhead, &wpath->rhash, rtw_wds_rht_params); + rtw_wds_path_free_rcu(tbl, wpath); +} + +void rtw_wds_path_flush_by_nexthop(struct sta_info *sta) +{ + _adapter *adapter = sta->padapter; + struct rtw_wds_table *tbl = adapter->wds_paths; + struct rtw_wds_path *wpath; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((wpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(wpath) && PTR_ERR(wpath) == -EAGAIN) + continue; + if (IS_ERR(wpath)) + break; + + if (rtw_rcu_access_pointer(wpath->next_hop) == sta) + __rtw_wds_path_del(tbl, wpath); + } +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +static void rtw_wds_table_flush_by_iface(struct rtw_wds_table *tbl) +{ + struct rtw_wds_path *wpath; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((wpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(wpath) && PTR_ERR(wpath) == -EAGAIN) + continue; + if (IS_ERR(wpath)) + break; + __rtw_wds_path_del(tbl, wpath); + } +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +void rtw_wds_path_flush_by_iface(_adapter *adapter) +{ + rtw_wds_table_flush_by_iface(adapter->wds_paths); +} + +static int rtw_wds_table_path_del(struct rtw_wds_table *tbl, + const u8 *addr) +{ + struct rtw_wds_path *wpath; + + if (!tbl) + return -ENXIO; + + rtw_rcu_read_lock(); + wpath = rtw_rhashtable_lookup_fast(&tbl->rhead, addr, rtw_wds_rht_params); + if (!wpath) { + rtw_rcu_read_unlock(); + return -ENXIO; + } + + __rtw_wds_path_del(tbl, wpath); + rtw_rcu_read_unlock(); + return 0; +} + +int rtw_wds_path_del(_adapter *adapter, const u8 *addr) +{ + int err; + + err = rtw_wds_table_path_del(adapter->wds_paths, addr); + return err; +} + +int rtw_wds_pathtbl_init(_adapter *adapter) +{ + struct rtw_wds_table *tbl_path; + int ret; + + tbl_path = rtw_wds_table_alloc(); + if (!tbl_path) + return -ENOMEM; + + rtw_rhashtable_init(&tbl_path->rhead, &rtw_wds_rht_params); + + ATOMIC_SET(&adapter->wds_path_num, 0); + adapter->wds_paths = tbl_path; + + return 0; +} + +static +void rtw_wds_path_tbl_expire(_adapter *adapter, + struct rtw_wds_table *tbl) +{ + struct rtw_wds_path *wpath; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((wpath = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(wpath) && PTR_ERR(wpath) == -EAGAIN) + continue; + if (IS_ERR(wpath)) + break; + if (rtw_time_after(rtw_get_current_time(), wpath->last_update + RTW_WDS_PATH_EXPIRE)) + __rtw_wds_path_del(tbl, wpath); + } + +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +void rtw_wds_path_expire(_adapter *adapter) +{ + rtw_wds_path_tbl_expire(adapter, adapter->wds_paths); +} + +void rtw_wds_pathtbl_unregister(_adapter *adapter) +{ + if (adapter->wds_paths) { + rtw_wds_table_free(adapter->wds_paths); + adapter->wds_paths = NULL; + } +} + +int rtw_wds_nexthop_lookup(_adapter *adapter, const u8 *da, u8 *ra) +{ + struct rtw_wds_path *wpath; + struct sta_info *next_hop; + int err = -ENOENT; + + rtw_rcu_read_lock(); + wpath = rtw_wds_path_lookup(adapter, da); + + if (!wpath) + goto endlookup; + + next_hop = rtw_rcu_dereference(wpath->next_hop); + if (next_hop) { + _rtw_memcpy(ra, next_hop->cmn.mac_addr, ETH_ALEN); + err = 0; + } + +endlookup: + rtw_rcu_read_unlock(); + return err; +} + +#endif /* defined(CONFIG_AP_MODE) */ + +/* WDS group adddressed proxy TX record */ +struct rtw_wds_gptr { + u8 src[ETH_ALEN]; + systime last_update; + rtw_rhash_head rhash; + _adapter *adapter; + rtw_rcu_head rcu; +}; + +#define RTW_WDS_GPTR_EXPIRE (2 * HZ) + +/* Maximum number of gptrs per interface */ +#define RTW_WDS_MAX_GPTRS 1024 + +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +static void rtw_wgptr_free_rcu(struct rtw_wds_gptr *wgptr) +{ + kfree_rcu(wgptr, rcu); + rtw_mstat_update(MSTAT_TYPE_PHY, MSTAT_FREE, sizeof(struct rtw_wds_gptr)); +} +#else +static void rtw_wgptr_free_rcu_callback(rtw_rcu_head *head) +{ + struct rtw_wds_gptr *wgptr; + + wgptr = container_of(head, struct rtw_wds_gptr, rcu); + rtw_mfree(wgptr, sizeof(struct rtw_wds_gptr)); +} + +static void rtw_wgptr_free_rcu(struct rtw_wds_gptr *wgptr) +{ + call_rcu(&wgptr->rcu, rtw_wgptr_free_rcu_callback); +} +#endif +#endif /* PLATFORM_LINUX */ + +static void rtw_wds_gptr_free_rcu(struct rtw_wds_gptr_table *tbl, struct rtw_wds_gptr *wgptr) +{ + _adapter *adapter = wgptr->adapter; + + ATOMIC_DEC(&adapter->wds_gpt_record_num); + + rtw_wgptr_free_rcu(wgptr); +} + +static u32 rtw_wds_gptr_table_hash(const void *addr, u32 len, u32 seed) +{ + /* Use last four bytes of hw addr as hash index */ + return jhash_1word(*(u32 *)(addr+2), seed); +} + +static const rtw_rhashtable_params rtw_wds_gptr_rht_params = { + .nelem_hint = 2, + .automatic_shrinking = true, + .key_len = ETH_ALEN, + .key_offset = offsetof(struct rtw_wds_gptr, src), + .head_offset = offsetof(struct rtw_wds_gptr, rhash), + .hashfn = rtw_wds_gptr_table_hash, +}; + +static void rtw_wds_gptr_rht_free(void *ptr, void *tblptr) +{ + struct rtw_wds_gptr *wgptr = ptr; + struct rtw_wds_gptr_table *tbl = tblptr; + + rtw_wds_gptr_free_rcu(tbl, wgptr); +} + +static struct rtw_wds_gptr_table *rtw_wds_gptr_table_alloc(void) +{ + struct rtw_wds_gptr_table *newtbl; + + newtbl = rtw_malloc(sizeof(struct rtw_wds_gptr_table)); + if (!newtbl) + return NULL; + + return newtbl; +} + +static void rtw_wds_gptr_table_free(struct rtw_wds_gptr_table *tbl) +{ + rtw_rhashtable_free_and_destroy(&tbl->rhead, + rtw_wds_gptr_rht_free, tbl); + rtw_mfree(tbl, sizeof(struct rtw_wds_gptr_table)); +} + +static struct rtw_wds_gptr *rtw_wds_gptr_lookup(_adapter *adapter, const u8 *src) +{ + struct rtw_wds_gptr_table *tbl = adapter->wds_gpt_records; + + if (!tbl) + return NULL; + + return rtw_rhashtable_lookup_fast(&tbl->rhead, src, rtw_wds_gptr_rht_params); +} + +/** + * Locking: must be called within a read rcu section. + */ +static struct rtw_wds_gptr *rtw_wds_gptr_lookup_by_idx(_adapter *adapter, int idx) +{ + int i = 0, ret; + struct rtw_wds_gptr_table *tbl = adapter->wds_gpt_records; + struct rtw_wds_gptr *wgptr = NULL; + rtw_rhashtable_iter iter; + + if (!tbl) + return NULL; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return NULL; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto err; + + while ((wgptr = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(wgptr) && PTR_ERR(wgptr) == -EAGAIN) + continue; + if (IS_ERR(wgptr)) + break; + if (i++ == idx) + break; + } +err: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); + + if (IS_ERR(wgptr) || !wgptr) + return NULL; + + return wgptr; +} + +void dump_wgptr(void *sel, _adapter *adapter) +{ + struct rtw_wds_gptr *wgptr; + int idx = 0; + char src[ETH_ALEN]; + u32 age_ms; + + RTW_PRINT_SEL(sel, "num:%d\n", ATOMIC_READ(&adapter->wds_gpt_record_num)); + RTW_PRINT_SEL(sel, "%-17s %-6s\n" + , "src", "age" + ); + + do { + rtw_rcu_read_lock(); + + wgptr = rtw_wds_gptr_lookup_by_idx(adapter, idx); + if (wgptr) { + _rtw_memcpy(src, wgptr->src, ETH_ALEN); + age_ms = rtw_get_passing_time_ms(wgptr->last_update); + } + + rtw_rcu_read_unlock(); + + if (wgptr) { + RTW_PRINT_SEL(sel, MAC_FMT" %6u\n" + , MAC_ARG(src) + , age_ms < 999999 ? age_ms : 999999 + ); + } + + idx++; + } while (wgptr); +} + +static struct rtw_wds_gptr *rtw_wds_gptr_new(_adapter *adapter, const u8 *src) +{ + struct rtw_wds_gptr *new_wgptr; + + new_wgptr = rtw_zmalloc(sizeof(struct rtw_wds_gptr)); + if (!new_wgptr) + return NULL; + + new_wgptr->adapter = adapter; + _rtw_memcpy(new_wgptr->src, src, ETH_ALEN); + new_wgptr->last_update = rtw_get_current_time(); + + return new_wgptr; +} + +static struct rtw_wds_gptr *rtw_wds_gptr_add(_adapter *adapter, const u8 *src) +{ + struct rtw_wds_gptr_table *tbl = adapter->wds_gpt_records; + struct rtw_wds_gptr *wgptr, *new_wgptr; + int ret; + + if (!tbl) + return ERR_PTR(-ENOTSUPP); + + if (ATOMIC_INC_UNLESS(&adapter->wds_gpt_record_num, RTW_WDS_MAX_PATHS) == 0) + return ERR_PTR(-ENOSPC); + + new_wgptr = rtw_wds_gptr_new(adapter, src); + if (!new_wgptr) + return ERR_PTR(-ENOMEM); + + do { + ret = rtw_rhashtable_lookup_insert_fast(&tbl->rhead, + &new_wgptr->rhash, + rtw_wds_gptr_rht_params); + + if (ret == -EEXIST) + wgptr = rtw_rhashtable_lookup_fast(&tbl->rhead, + src, + rtw_wds_gptr_rht_params); + + } while (unlikely(ret == -EEXIST && !wgptr)); + + if (ret && ret != -EEXIST) + return ERR_PTR(ret); + + /* At this point either new_wgptr was added, or we found a + * matching entry already in the table; in the latter case + * free the unnecessary new entry. + */ + if (ret == -EEXIST) { + rtw_mfree(new_wgptr, sizeof(struct rtw_wds_gptr)); + new_wgptr = wgptr; + } + + return new_wgptr; +} + +bool rtw_rx_wds_gptr_check(_adapter *adapter, const u8 *src) +{ + struct rtw_wds_gptr *wgptr; + bool ret = 0; + + rtw_rcu_read_lock(); + + wgptr = rtw_wds_gptr_lookup(adapter, src); + if (wgptr) + ret = rtw_time_after(wgptr->last_update + RTW_WDS_GPTR_EXPIRE, rtw_get_current_time()); + + rtw_rcu_read_unlock(); + + return ret; +} + +void rtw_tx_wds_gptr_update(_adapter *adapter, const u8 *src) +{ + struct rtw_wds_gptr *wgptr; + + rtw_rcu_read_lock(); + wgptr = rtw_wds_gptr_lookup(adapter, src); + if (!wgptr) + rtw_wds_gptr_add(adapter, src); + else + wgptr->last_update = rtw_get_current_time(); + rtw_rcu_read_unlock(); +} + +static void __rtw_wds_gptr_del(struct rtw_wds_gptr_table *tbl, struct rtw_wds_gptr *wgptr) +{ + rtw_rhashtable_remove_fast(&tbl->rhead, &wgptr->rhash, rtw_wds_gptr_rht_params); + rtw_wds_gptr_free_rcu(tbl, wgptr); +} + +void rtw_wds_gptr_expire(_adapter *adapter) +{ + struct rtw_wds_gptr_table *tbl = adapter->wds_gpt_records; + struct rtw_wds_gptr *wgptr; + rtw_rhashtable_iter iter; + int ret; + + if (!tbl) + return; + + ret = rtw_rhashtable_walk_enter(&tbl->rhead, &iter); + if (ret) + return; + + ret = rtw_rhashtable_walk_start(&iter); + if (ret && ret != -EAGAIN) + goto out; + + while ((wgptr = rtw_rhashtable_walk_next(&iter))) { + if (IS_ERR(wgptr) && PTR_ERR(wgptr) == -EAGAIN) + continue; + if (IS_ERR(wgptr)) + break; + if (rtw_time_after(rtw_get_current_time(), wgptr->last_update + RTW_WDS_GPTR_EXPIRE)) + __rtw_wds_gptr_del(tbl, wgptr); + } + +out: + rtw_rhashtable_walk_stop(&iter); + rtw_rhashtable_walk_exit(&iter); +} + +int rtw_wds_gptr_tbl_init(_adapter *adapter) +{ + struct rtw_wds_gptr_table *tbl; + int ret; + + tbl = rtw_wds_gptr_table_alloc(); + if (!tbl) + return -ENOMEM; + + rtw_rhashtable_init(&tbl->rhead, &rtw_wds_gptr_rht_params); + + ATOMIC_SET(&adapter->wds_gpt_record_num, 0); + adapter->wds_gpt_records = tbl; + + return 0; +} + +void rtw_wds_gptr_tbl_unregister(_adapter *adapter) +{ + if (adapter->wds_gpt_records) { + rtw_wds_gptr_table_free(adapter->wds_gpt_records); + adapter->wds_gpt_records = NULL; + } +} +#endif /* defined(CONFIG_RTW_WDS) */ + diff --git a/core/wds/rtw_wds.h b/core/wds/rtw_wds.h new file mode 100644 index 0000000..f1312c7 --- /dev/null +++ b/core/wds/rtw_wds.h @@ -0,0 +1,65 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_WDS_H_ +#define __RTW_WDS_H_ + +#ifdef CONFIG_AP_MODE +struct rtw_wds_path { + u8 dst[ETH_ALEN]; + rtw_rhash_head rhash; + _adapter *adapter; + struct sta_info __rcu *next_hop; + rtw_rcu_head rcu; + systime last_update; +}; + +struct rtw_wds_table { + rtw_rhashtable rhead; +}; + +#define RTW_WDS_PATH_EXPIRE (600 * HZ) + +/* Maximum number of paths per interface */ +#define RTW_WDS_MAX_PATHS 1024 + +int rtw_wds_nexthop_lookup(_adapter *adapter, const u8 *da, u8 *ra); + +struct rtw_wds_path *rtw_wds_path_lookup(_adapter *adapter, const u8 *dst); +void dump_wpath(void *sel, _adapter *adapter); + +void rtw_wds_path_expire(_adapter *adapter); + +struct rtw_wds_path *rtw_wds_path_add(_adapter *adapter, const u8 *dst, struct sta_info *next_hop); +void rtw_wds_path_assign_nexthop(struct rtw_wds_path *path, struct sta_info *sta); + +int rtw_wds_pathtbl_init(_adapter *adapter); +void rtw_wds_pathtbl_unregister(_adapter *adapter); + +void rtw_wds_path_flush_by_nexthop(struct sta_info *sta); +#endif /* CONFIG_AP_MODE */ + +struct rtw_wds_gptr_table { + rtw_rhashtable rhead; +}; + +void dump_wgptr(void *sel, _adapter *adapter); +bool rtw_rx_wds_gptr_check(_adapter *adapter, const u8 *src); +void rtw_tx_wds_gptr_update(_adapter *adapter, const u8 *src); +void rtw_wds_gptr_expire(_adapter *adapter); +int rtw_wds_gptr_tbl_init(_adapter *adapter); +void rtw_wds_gptr_tbl_unregister(_adapter *adapter); + +#endif /* __RTW_WDSH_ */ + diff --git a/dkms.conf b/dkms.conf new file mode 100644 index 0000000..76a0b8b --- /dev/null +++ b/dkms.conf @@ -0,0 +1,7 @@ +PACKAGE_NAME="rtl8821cu" +PACKAGE_VERSION="5.12.0.4" +MAKE[0]="'make' -j$(nproc) KVER=${kernelver} KSRC=/lib/modules/${kernelver}/build" +CLEAN="'make' clean" +BUILT_MODULE_NAME[0]="8821cu" +DEST_MODULE_LOCATION[0]="/kernel/drivers/net/wireless" +AUTOINSTALL="yes" diff --git a/docs/Driver_Configuration_for_RF_Regulatory_Certification.pdf b/docs/Driver_Configuration_for_RF_Regulatory_Certification.pdf new file mode 100644 index 0000000000000000000000000000000000000000..b6d83bd067720fd9c2bf543ef88f4ff19738aaf1 GIT binary patch literal 36380 zcmZsiV~{A#vaZ+I_RJdFwr$(CZQHhO+qONk#kRo&518SzF| zq$;Cx0Wo%>WWQNE1*P}oyVs7PR>_97G zrSD`cWNc__WX!_@>FDHOtZxnJmQ}4T9ecn6-91}-+s@Zez(a*a2hAp4s z`gLb=+sPiw@>(BweS!A-{p|TGHvi+^_2ulV@}|buCD*to|0VUMbv|$YG_>(%+xLuT zD?hNu^XG~lBTd$Y!DR$a6n7i=)A>H}OqwYWV_IQbdn!Xj=R}b=UDMrv@K`aAT=IRq z(8H1RK<^fd7u*QIkGg0bNVYIl&%HlRWcxS~X=CGFUKj0@)J=zm4-O&Z?c@b_+vdjh zN{%hU3>(tn#rKP~_h(yUJLKR!MG=6o16$7@>WX+EqgPAU7UUAYvJW4VIO_L2z;#-; znrKQvsalAS(B_r2XG8+?M9*3(&R)mP$|FBp-`a84s1XF|N<-z!G$~!u38x3PY1)(p zw_rrig9wHX%}pj<_KTFDnO42Q;O_==A8UlWcm!EPj7OAx%{oF&VEc{2>2VPTwmCx1 zd(uKwqbcHc_05M<46*t>sJ7DO`D!Fvb(ZCagg4h8L=f+&QSh1%^h3PpaXk$VTcPv% zA-_RO)%z&#;&&<75^bVYA}dZ_NBGqQ@UephczwU=;zNi#5Ohe>mj34|XbGdbqpD<- zS3EKOPup9rDaxVoHVtCKHn8zqVHPR5^M?cDken904UYgDN{a~-E4!1qKhfP4RY;kP zIEv%FL)+Ut6NomdyBDwQ>@hvh_6;w9&rEvoLrcNTxgqAdT61O8HHx40UYaPcgw-jV zYgp9YRFE|Cq{XaafdQV{tqBwk%Q_O`R&Cvooohn!Twdaw8x&-w9GTi>vJ;TT-X@(W z*;9NIRq^{JHao)SSJPjT?Kfs~Ca&wFXmSrMOjR;@C{hxEccCeV(6ukt0RtUHgf&{4 z1*AE~LR+(T1C(At-)g^hf2TIop!Y?c^sukSKg1B8ak-qEd3^c?B_l(SP^Ljdg8_~+ zBM1*0`w%Vhk4awP$Ch^{erL;_jUGA+>Bb)^(^8J}`c$ru!EKQRU5yCQ+QD61bj z=q57^({eK#1zgF!X4vr@{<&gTC@*##4Z`A)w68TV+{o7_W$hiV%+wQ{;1r(2@NbHL zrZJ+7)}TCL7HkPGT z*?e!xj?}j1qE6~`#Sp7rf5eA}k33QVo_9^B z*yxu*&SE81@%uK=e8x=*B&1^y@Hd;7(W9a~Zdq^WNK|MMwRqEJBpb$pHX;~Y)J2o6#~dh|Bm$X|T6JuKw-}r95lQ&X zH26qcIH^Sw{ZzVC$8aQ9rvzpAbgMh@>-AUEV;{3PNRta2R9AWY@M;#OLIuRRgw0Wl zFTBfoeBjllWwLDiQU1qG%e|xS;Q_rs7BqyerKM^Nm2Cc2yyYkuO7Y-P0z0}bQ52n5 zyI8I2!lJSc=0e)9n*M2*^|dc{Y%q&0)+Odfaze)SBpp1!E8uUGa#;Ug3*f^hkueq& zeR7k0hTlW*m~*_zA6d3DUQ&>By8FW{WF|v#hl@Sl?NEO5j0Belj^|=!m*(M_o#45Y zmhl9~miRjf-<%cGoLky*WmA~l$Mq#|O5lDL5pY?uqfh5N0Iyz(@IB@N=>!;?TX18I z(L}mP{#dY~3dn1$OSKy2i7h-c9!Bg5$fI=!oS8EMZokJWig}t-w&f-|FAaPv^(J8q z*%K_#pgdLF3ZOd~YbE;*nJbUB#2YiRUDe`m@;bJzE7r1{}p3zjy^|h6cz18V)AvC=& z>{Q!Cq$d{cS%>VvKGI;Hr|BIH9&JwYyFD;H)(mHM8v$(|4ggkD9I2ARnB8dG1zdlV z!uKH;cR)aAOb`n3m-{G=jhm!?TM@}vF50>rW={!B@=i}3GrZ&8A{om(sL@BIPn^Y( z8Q>Moyl9|BRr+!<+i-dHOVLj`{=9-+L_3!9CcZ}cN_;4yUy3z%jl76_hW_+(%}n&9 zc^%%o@??}uLvm!Y*~*Y$0{GD{A4&mRSCrn==#}FSwsWiHbsx^Az{dF6Ofh{xbB$hY z9=J}$_kqwak)2OGBpG&_jQX$@??~&d9^dP4kj^Sve@J5+qkpU4U+W*ig#1S*|1s!U zS=s-2{4Xcdf8M0N0a|owpkdNApeVOL;hdgR@PuoIc$S{d_Xq#EyM{Ao(%rRD*X7qhDYEhA3Y;c zAP8grC9rJzvBldma`XQ7ake<)@%{OBw&?3w?Tf9H^%E%}_r}>oes!&M-C% zeR7mX)tL$_sw>fQ9<)vj#gw7)fv4Vm_H;Ssz=rcxe_`gzCUed`;V_DdpNU?E?+H?7 zIcZD3;+ZUqI$hCyKG#JQE9f6C`#de~IOpxqkB#1u_S;ljZ{ zUT))Jw_w)>3@$W7=bGD+;>tKJwPMb_T-nqd&8XwEV1^2kA@~gAFs!dpgq{_q`^`!0rW*0ePaLnmlqy>+oH*CWpmb6P`wT|g5rBb6eMK{p(y#A$JXAxK zLhhuSdb^O{Bk*X#(giP&T?n$-|bLgXg9Cpx@sK%7286fOsAY&0jrs|w{U z#tmyCj!!G3fpmu~I)n@*=tD#ca@(6fLOeZ7LF$OfAsm@umG6qRk~0^0rbjmKVQ|n1 z^UXCIRRG?zxJfv@9#q5m^_fuUT!u135DR}ywM*qw;}<}o*XN5IUsc&+6(?7}GsOu@ z83@kQ1_ir6x*hHT&LkT#QZyF?UBol-g8dR^hpZGzU~F)-#+*MdZt5eo$p6sA93ST2bqjEX3=57MqW7a^@`SW@#tbdI2+}l#n$(}nI+KJBV((g8la4}aPxUw41 zFMAT|5zH9ZZhuRvHVW$!|Dj8rUgu-4{*5h-@dX3Ch$%h9U<71fgy1go*wvYR(n(Oh z_gKT`J%>Rr#jbs~<-hE;7_=F6v+=$~WxoWY5Jgmw`UF~e+U0TpiP@T&&zGxB-%kSX zjHPp)N#>u?jU|5qM!kLaYVBFUleyAIfb?8==Y&-N*z8#jBb?>tiMbMeeZUgFtUUBk z#ex0=R98WG5dl>ur@fnr4@{7H>-nx;X|B~boMy2kp%MEu=H+6%Xx{iJj;6d7Sz56Q zYI01{&^U-?;lb)))%M2%?}N_>+f%dp>>;EIGZ0}bPTX*eH@Q|AKVk#eSC~(5l|haD z^hmJ(;Q31@R6De;mh@21*O1RM+q>**Liy?|c@-XjFsRr+@iTml<6{3|L|vK%0M!wBaOGtu{Xh3^*N7Ma*@YQymK8WHpIa+ zP@_T2oheKO8{2+FF&(t5oJvw|bwYT)qU?n{N&pQX(kJ3WXG3lDVAid@wY*V})2O2w`b5#D--9DIP$QV29CS7Ea32ZHS~vNGl!x>^ZJcJAi87XHWSkXCtbys$I znDA(6J&}F#g#zl0Ql^8QM?MQO z@TYLn&iFx2xt1-H!+)Mv4TRM2_8IUY+DGezGNv5B;|!}kF?}_h2T3jI+#dCo;8b_p zfs1HdKomi8b`A#Q28rY|cM5AI6P~69xu&QLB;o`?HQ`-PN)g#fTXLOVh+6Kjp&1U- z`p}~+;>~ZM=Q- zN|9!mQ&axoiN0f)6qBP0ZR(99_N|e4y@&mtyaEWt9jEZ)-l`1Yk>VO{zAoo{a|8=Y zW{GTvr~;5X__wPvmq=q}=5~e@eJm^Gkep9lDD+#ztd=@+&Y6lkO-~t33<>YGD{cvW zE2uq{XQz^3?Zx>k8l@_vJ4qR}l7tyj1hh&QwbjL3rdznpkom#D(Ehy&lE#fnRP>)n zAAN%u_=a&cT9e&xB{9E71aaBXpi7FKhmxZ{fbCH!wmRoo%rUR+*)_@Nlaa8t#XmN@ zUN+jgTf3!Y;cLv?ALj(ZN2?lQS$s-U7h{Ip?bd0mTbsw=E2WZXLMKzAvlSB;^GOpb}A&k4B}-ABc2?VDq^D$QXfZvAl_Zi&KAoEN1gHGMge&Sej>1gD!nWrVF zErMjxXbJ65bn|A(aXs@ljl1xM)avJ2lGPTh#G_8~Pcy z=0B@Re+rayIm=akIrWrMOEjuZD@_DX-yJTH zg_D)zYvG|V`+RX$Gydn)tKgEA+i^Hyhc#aP;~xEJ(yc@|Y_rA_i)S)P>EYx#y&r?@ zeIMrSV7kO--hO|2<7mb6+sU7Fzk{m@v}%MDt3^4>M_FIVcq$ag@nvz6k+Gygw_&By z5yDARlK#2*X7(f(j?~LPb8!c*(hT0#PLln`<`&o^lxLy-dQ^!u$vD=|zz^t6fO(ew z3{q8^TMWD7qwWMwFnC0o2f7=u1XN#{Y%UW8ZO}t!^7aLH z?WSgOf?G%SF^)Dp{!`_kY?D|vHTPjWs3Hq?ynQz5Au6CGD>sbdi1~$he`yK85D@88 zE4;=}$L(VPy+o$Ffn337_>$e`B_aY|F)SwCl1hJ6RYxfY__%L9oz(wL(ZvVM*^36o zyUN)~E$~xQqZwlF@7ck2ga)r z+?muLLK}Kp5y-UwJu9@%0L|D9RLQOE9Oa4RHtd5U2R6b`8wc`nMill_=Q+GzhW;=R z83YUZ9gm|JtiWf$udLBRXLrL)AE~HMtK||L2h=HhVG7Xp-lhL{%s7@&z8KYZFVK#a z;W*%H2UaA8Zrb6k>yh(oyw3%<*A@759}x4S-O#%kFGjWh2A`CPNZu-p*Bh11*jaz4 zxBi}6wZH9Fet8JdZ|R1@k3FY-q_k(D5+@#0(uYK41|~viuSH0i$+${vr7=-h$OI-l zLl$AE3Ri~&q_mmtq{slCGR}OTkH>@pg?jZQh{?K@M8BaZy+KU$4#`A0A1blT0X98V z$VD^*iu8DacKw0+AmMCqxR070O-XcCO*f?2SuZ-kGQ+3udM80?v)+^(ydD>%KT0S} z)&9DiJ@#QcLA+VQK^_7!w2j(0#?@BOT%2YFv|6w?L?3&z-X-L~<=Z+qXwGB3oo?{C zbf$hpPf{*JMHI{2_OJ;gH~P=B5qF9>@xYDMH!Zx^V@LN&pSzETG zX$|)Zz-YrV2~V9+gcPhVg6>DSZR`&A=dMQNt7F?=PajutZGx!CwKL#L>=|eICZXSu zeRsqh&mJBn09tzx>e_7dA=wQS$qzLRwK!PdEXIV-7vE})6n_+;cf_j3sxG5Dfk^uC#kH1#Y}GDt~##EL2j4q7zJ4E~4;@m*nF6zrcU@#9@w z?bS*VAI$#zyu6_?H9{)9`~mL89Rk&T_<|E8-~o={$jM_WIRGmbJeq^Tt43S`As=91*W3ogSB%Hp)- z$P$`=k}?OGtrak>GSiCqs@0azAR`9J^9lry;Ze{D7_1Pwq>f?ctOvH~x3VG}ZLk}< zPk%2Aet70ME)*5hb$xvE{*;L4JY=1`ZPD&LAPe}bz%3M_fD?LpH%|6Gh+3-P1;yYE zshy_=4UG$8`2rm9_G?<)(puwYgvJj6h4F$OL_KcFUp$3TTMvglxcY5il4nmBIR}v=Y>H0$2a1V=Ud1Fq zV;H|CYhzN`UV9U4Q=Z8m%0aYUgJvvh5bnz#ZTb~l_>-%g()_MeD9{HT-%g4kA^njnm{ccSwoZg0Ea@+OQApkl4L?I_ry zF9tE$F)WOu{I!FpNKTY44cPFh2Wy~lKg4;?$j`O{{IGYU7y#mz=xIP_{;JqtQbUGs z2anE}&c94a|5ThSs4tuM1*=(MJpe8ic3@fa+wR^RT-;?&Nzg=lCS}H~jHC87n_VKc^X|$t_Q6nWxE<1B7J0W+5XL3hUlE_*mc!+= zS}?Sy)fMC%el55Uqj0pjB8$@hYHBMu`QcKfS-p6_*@T}|k8#v73Zv!0LQ!_7b_=p~ zNv!Z_DQwk&A_S!_BHTast^S}1`m>~;*6{&?WUMJCP6#zSu7`H|huiWX_65gu^f89> zg?wYX6Ol9^>cq21XolhnxO3$5H}?o$3ZuUlxYYQX!ae(iX>X!Sjix9hDAZd-8z&zw zOoVXam0&syNfW-*a2E zDJsLUz5BsKEqZ!NPQvJV)h7B#*2pIHR=xQm_JYvy(JZ<$<2(EPzQghl;xx>n7Wq1+hOK(2C%OlFxBazeOtX)@|$uZI37 zPFJfo&y$%>Sw_^er88eKTzZqwXRz9?`+i*=pR+-*qSRuXvzrCUxTpHK7bJ0cVMlm{ zBgba3+0SX6iB&&J5NcIIGkci7y8!xX*)nqJ%b3h?+skH4RTzyPYStkuN@TZGD*BIA zGKH%U8qryK9Lx-9G4W|x?HiX}e}f0=EsPkKNnPCDdd{~x#mPFxXT{qGiHxS8M4M2 zY7f7eA?F%PPvDKwjp5DFDiqin(5L04bk;!eLwSXga|ekar-0ae@fqpf-KN_#k#|jfPi~nhO$euwqg}E zYJ{^(;T9X%wEl5j@}^afgmQ7sl9FY%Ky(dGI|f`Qx@X()r@^v;bL2{~X3-0Vraa~1 z2+inZ+tDXX1?)1+IqVaIbY_d-1`X9b^{Q(_<(u<}=N$Kx$Ft4nFIQgQ+H;*JZ%oe_ zk*~lJYq^uw2F*KI8?c|WbNVOPX_c>ok=#bv-N4O7uheJt1N>(YuOQE4Tg@=kkr+w6 zG1|lu!-Zp~ueUEGU!Pt{kB1@NZ})&o?p6d^lAGC<-RKikO8ZR!dn;jxFHrWiB{);K{w6SJW8R)qv07 zusH>QcQi3R^r)Z^<&Rm&3J$DP1I_FOZ=((us=#p0u5-G4jjf*Tx>gN%KBaDOYFtzW zxn~!-E`YIkfU!A%wv2ig@=T*SSjgGM3yqfnGqbXk$W9Xy*s%hwc;9#`^n9JxvP@m}*+xFMPk5*16(ruUNQzp+CmRzH`x z>C>Sb?Q|VXWK4ufKs_h+H4hTfi9jdRCC zw!du8;1<9lc{S#@kzUvRXQZ!gdM2RX);>IaE@(-kbnA<@6Myp_5A`7VPE5Zg7aBcD zQ?ru5VSjAKpvlG%dC2++e9HPTD(!|pyAjrg_s8NhI`S=&pYplGnoFS?LL}`{!u8wY z%#)R#OeO1iJQRtyd*Zax7kwwB7)NIgtSu;r9%nAzkEW*=OLaCmnB4C6AHX@g+-DZ+ zR$Xj0lz1%$_Uc=%(yLBB{kX&DNgEe)yFok6nYNM60i>8R{ic}zCAr>vBGym(Rj;54 z#f=E*bIEqT(R9+e8(R5g6*=*qkI0yXWk7-&-8yPWJs={oY|i9*1_usZ$$tb|Eut#0 z0YQGwuA0N;STvVGH-iM#nZ zwX!V(jvMlaLzPpHf@JiF9_eS&wQ!^?7v4!y^u8T7(f!JG=i(2&UfE(NFpbux1%6;ay* z04Q&l{?{N}?ar-TDp9ucRTj6W7og&v_ zIHbg!DNOI%b<6XMv~g$?HWLT!FBgN}-*ywFyRm9aJ3Lve^d8fO6eUPohDzA*Yii62 zmhRE`BC4PyMR6rqOd%@tj;--A;=XzM4r2lbheS@+i{)Ge$c?i$l}*<5@wcGah!_}$ zd_{-4^gh2o&aU6prD7g0uD3c}v6a+sDy^z?U1`96Jha~yIgPUVH~~n93ieJRJbP3M zN9G>rLi11T+u(8Ft1RxopZHO|MEO6KMP<1- z51x%}yC=G)@*G>AYvQl})a}tc^KE9cibqS0j&y7@f8OnUU&nk|3Ez~@XxeIvdkNPm zVy+2AGF+i9gT@rh=9;^S!2C)=3hNk!oi`#LGnS2lMUEg=DNXSOp*?+SOz!T~1#u&n z-r1I%`1J>b*$!tKmomcu7iT=L8PKusPjTpH{rLobqJ&kEuT;XrgOQFd=9|@QJW~X7 zEaT)aa8UC%A~jKlPBF}{s>;gK@Rbu?6CKm%#tjc`IG)!jm6oqYYEGGuir56%rK^WfIkhWb)+lWQ^~q^ z(}{^CPR16atQj##TNqnN+cN12=^7ME#ZU2Xqux_l_4pQ4tqpZSNM7c(eU#cT?ts9X`m@1Yc^a1Lmc*urKqj~6o>b87` zlV-p2%2|P?sF+ThNQw?P@AwO^{l?AapfvbWGtg;7Od$y+V1^?kwCkRig9Ss$d|3JG z9?4v~(LD}-c!*+mM;0lDER{5@!jMAHr9zkld-9da;3r_9nxKM)1xodU_iO@%`S5`8 z1heJQ7=!BTNoI!N5UMyTebVgJq(CwIqx6Jj4jGvXo6ZKnx4^wa^qcIRqRevq?$fy$99=-@Q7y0sm;}q~nMQ0}3f8BrT0m7Dl0Sbd zM|;GW)VR>(jbMIx9ek!qI07y9u|Vn+vX-oD)~K6kp*DhUm1vi1mg^d-8EPRp=DGyh z1o|Y}D^96wseHj6#H4KY91Ig-9=|vbWzmUf3gXyYbr&jM5PC&!puFv^Gd_Vg5;FM9P!xc^kn>0Dh~- z_3A;n9|U%OwD26LvoUINdB~tS&^X59i8E_CErIcmnN69qNGIie%PQJBgXj7(vrJSW zvKD_=L>#4(y0MJ&dsR!=k)Mu$09^1W_yXtf{TBN`x*QU{?zlj>_i1wdy9;pbA`Vt0 zyXV|D{CRZ?hWk6DH3|$oM*CO0>>&^nVv22bePlbB;&_RFRE!X$j`_nS1XQbR3d~|D zKe4e|gz!PyZ6o?vDDL@r#^+FU=xpIbsI6DQ3vt}}yeL0IS8Vt54tH#awiJD#ziPc? zL$GjQM;PzWw49}T*afs_6{@XDe&&+~KX$DF9oX?o=Jq+e%h2OWxnZsU_)J`>tw|P4 z>2S%SENFNA(=mk!(%WI|O;V2GCFfabl=@QmZlY3CACH3ZJZv<7g;2BfPCD6sO%Tu> z311IAW^~0uRe1St9wo*qqUe?e$6Fz*d~awy=wZVmzzsu3QKgvM*fz%@R5xzU{VRkM zQL}!MCY`l{`DqY3(#5+?>R8@IY%}fFYRjzZ-r%$bgf78A49^b47r2)&aE z;Ar{k`VtNi1U08BTo+KS$2;=H(Ne0fdPj7QLgh;(v71{H`(r^?4lXw(9L$qL|P*o%4qEPH5{ zJvT0B(%n6+0v1A2M~h=P22KW5qwVx|;s>W=IkCkHumC6JKf!q3TxuvgI^U-O%$DaX zvfPiiy*{nG!6hMR+O1VjmvuL7FS51Fmq#Vnn9LJrO{pd5qC2g}{@&*1vxg_Mx!jEm z+$KXInk+X`30F|vIqg{caD|tpa|cvFFgb+qQ-{#J)syWrYcTB+fm)-yW0hvUUPsEO zccy1=^Eg!WKhg(oW!j;vg_+7s9)C~q-DfiWNjrzKZA$K0sbu54wG4wn%6G#HPteg7 zZhg7BQWYPOFj)2nU%nLz%NrBGYJb`#;7@=d6|M{mSwD1*X$(~i6)2*R5I$%aMNMe4 zj%E5Or)wjf*CG)PL4lCpNW^J~Dny&J5F&e#xz{Lm%4fRP%=QWyfEtXa4LS<@{+ca?t zuW&3hu@;lEmCBWApDUH;g&8Z-OxF6uUcc3b;VFSIjf8-M#s~A-Ps4U#VrM3@@AU zJe)zzCpxj^Y5F%7>BJ8T&kiZ6=ef|Xe;kR!Dco|Uxs{xi91wxPtF(f#NKNEAL&z+v<=~F zd)z#i>t7ua-Pqj_mZuzi2c5f^<#2^xo9Kszy|Fs}7u-Rxt9~`47rP#e@gUTEob$Bk zDfSI8m$h}EKWN_|-;}HgozWlEMAO!v2;a38DCeM0Fz2ew_8A6l){8Uq+j-rpo>K6^ zB>K$-`VD1M6#SuOz;P=%8?I`kb2^rbwU$M>@t+10A^(hR_eOWQMRK zo=NnvkEeMIDgY(k!Wfou7~T0%&SVJLN+Y0?vFW$E#ZjjbYts|xc$$~CN%a`^^}fGi zpi4pg9SnEmN1y|)^P<#?>W#_%zK(q&EwEk?LlC51yD&<5%mRwS5JsZenZgh|!^%?% z18aeFV_R`VWQmPf9wSq3GbwpuEs9C;n)d!}18`e78sA>YyCf|&lT)V35(%n1Uyp3p zp4l|KnEGkmfL}3DO;`nFm_l|ANp0WW6bj7>TegKmTQURfLjyHDxMn2Mit3rlW!fC& z0!y1Zl8b*HrEPM*lQTCy>A%k6Nf#2pe5*%f?dTLr4U7%r5EOBKaVKEj*PE zOaaOM&+>Go1iw+-+jh+h?xd&Y~JcMU;2sYX?O zAvRzmMZonHyeiUjqwr~*f@VG-qO~-XVZzAUsXLINJh0DSmECw11>e6`gxK&dNJC&D z8qUZHi=*My(5&!m%*Doj!;2>!zSvRcl_B!^LA1=myq81Voc5-B{XthU4^) z2kZhn)Nt$|!Y%W~5K!>x!Z*DN?1toVNp|hW3i)}-LbG&aWCU@<8Zg5HH4H7w%IZQ5 z3G-P!gKz~_P>1~a%mGECn@9;h_ibHY23-f-*xClAg<1enk@VW;>F1ghh@&r7-nh-MonW{E!sXh+mJbzRmy(EyI% z$7y*5My$xCEqkvI2mm4Q$iNJfTf{aH7j9Rqsv)zVp)PX>D_%A*Rvyk;Fc7Uz(~yH% zEmz;)R5*Ezz$^u)tbm-zei)8Gtk3i6VQXyaVv}^5s;qKQQiVcMHaM%AXixx~N=`vb zUPew$kwt>i*L4q8q@v7LJ_jzCf$UJmS3WNz88Tt7h$tB}=GQk@FL(4wkyALQ0?WYD zN>;;DK~-XxjI@}5tQeZesF;Yb0GlHNZ8$1EB3AAjrk@0m_?2G}G4ZBcyja57sF#RD z(g-GSgUZ2|95BETN`+OXprj(lK`BW^lcr1;U4~>LkTQNQG=(1rv-tZc zrXrw$s=i}EUP%H}Z*+k|G(NEgcq5Q_qO46A_VWis1rE^$1O|b_BKG3JBGL@;OT^cfCI#%}(1Y_u|3clH)FY;kN)EaK zRY5f3^|DqIk3)Kv)FqqO87#OZgaC=h|4;zq}Kihz#;pYt{ zxKr*Y=J%J}PYsY1;I%(G_m|p73zZt+8zb^T7$bs)OdpyB zN(VOW&r)Zk2wMYL?1kq*B*^f^a3TttkAF3ui-(Vn8KMn}3F7}(69HnyCwu|SD<~2W z_s;Pb?%qP5XczP@q1^5wF6XBy9};A3tKuA<(V*%xv22Y)ibw6kv0Hus)#NklyJHdq z%kCjG3O??AAqz5}P7^qD0X*V7nNlpn9w*$;=agF$5T`_=|j8zoY~QO zbdgB?o!?84l;`@@kqQrU*fbUK;7S_1i*T0bel=(-;dMJ;o7#`td>qS367WR#{TCgP zo7i41u*r1bPTonDIAiRv(xMqsM2+8N2_N0d-?Yws`4A5p!Sdu`Di};v3i(Ga#8Fd|F$pR~_}?kXuEw(^ zm4}kYEjL^`PZz`qH?_c}Zx#UNzHVen34vf7oEb`CDIm4o7AS~}aY3f)X_1xebCDKxa> z5Lp&08D&xx)6a=j%81oVF=j`ukW~rh=_*Yuv?ySi2)lq5z+5P^3#(iDiQ z=ueI>ynhgI2pvTTX$ut=FX2q54&!IRz%*I3l3{uj zuyy=h-;WpW4JSq&jPQ_<)j@j34L=|$ZV2X9l6CJaAJP$C7-!u;hE>i9f$ANPuc$d5L9S$8?~z*B;2_`Ew*R{4)K> zslZD!iiZCuTOAJ&-DxS9 zvn!e$Z8ST9bDbIOD_(CGc#*JhREq>1nV~v|jBKtv(dLS!B zp?cHF_Z;twu37fRpA)zZ?YgC0UY_JcYTfT!LG)n@jo7j>0c?*=9niHqP;DwOMV_;j zEd4Sxb+cQmslemiMd(92g`JBKI)gmAX&~~Evux}%Ki;XH4Pv#U-=a0sB>?sO#mp1N zL>Yg=VV>u+pdGVFnQ^m{a2<7qDByR-dz~oX`h0FduE?YFZM)cA+9sU15`?$%(?yjM z+G>T&czoOf9M(G(Gd4R}E~FByYLG057W=$bU%c|84*68L-$BLh%JcTXD15Pz(XhqSZqSk}6s-4WnA1=|ZmGeASplm45X3+)yTy zyBqmcgq#t2C7?CqZkPmQO2?|Oomot-V>|?rROLv=gjyex$`b4$#F-$f%6z^Z4z0h; zQWZRezNsQ&$J(^w6X$dEFG@#HbO2^yJiwIMDl%DJJ+W*VA~ltK~PXfO8j z5XW-jh$#YYBzC1$q=4G9mLP)?71h&)zr-HNOFkf0)18v3)Pwhp8DiwdRjkM-`7e1( zV;z~7d!cm*mUkc+WzI7J^KeVBVzSMX0OK|DR?70L=N+XMGut8XkcXMH}b0(u#=CfYah1xG|SNaY^Z2*Hznk^v96z}U9 zHArq}Lc?}a26%FI){RM;`^+vD(^*8*kH?fN95NNoHTt^3nkl^Pm@LO;sHVI5#-S>? zQz{Wt+cJf554MBoaJX{d)2%F>WzX;F*y?o@EgS*Ij2_8Wmv3glgcwtH!_?m3($h9l z@zF@|R5?^9#q5N64#M`~NU8Tie-fDs)#^MlEihZUD0$Ty@$2VN+An0ATMd;;S?G+< zxmKN#@%qYn05?Uu`cn7q8t5hykQ_;-i9iK!-Njq!atlSIabtK~^r3ZBml(wdNr(T^ zNNzUz4gruI+{ z2%60}g6qO3u~cfnm&+KjxBjo+F^eHwcY{2U&zcUbY$k7EVui-juQZJ*G~A1U`#F{Ac=Nc2^K zln0Hc(YqcA7yo?dMBxNhcNjwY6!87;cyo9%T!-W@;_qo?*yc&++nM}^c5;h}lGkN8 z$FKRd;-6`ZFW$-fABbKEYQDfvr+UiE6W+vIb;@s7j&CNoA4|gTp)lT*TMURFS&r{g zgdamfp6nRjj%vRjv4K*S{a)K4ZqvJ+nf+dg*TL~u+Td3ph#z*iUf+fcUtdBV2q;;V zgO}~;y&cZTo$3A?u~%6{A5OTR`G}u7gkIu3R_fQ6$-D5vx|2+5WMXOH}SVfh}+bAqr_d4(Y_`_oUTO=oLg?AE>OLM*tV^^ zqkN~MGy9^%pJ73*;;;Hp+Z21bJVuAU8KJlg`?+m*sA>(ygg$ZunZ8vgtdg&z9-n<* zcb`BuUOyyAzP?=BMguPpuR0Jrjq`mwgnQATT>vcBYhkN9)`zRH1Fl$i+NO80*IpSv z@j*9Qt#Q2%=3Xa|Hd}CuZ_ZG69GowMPF|rwtJ^u#waK?v>#rTW%<77Rnqt<|9AEdz!ZN53LffsEj@81C&IY`1&7jnJKgGpy-Rj%pbhVFs0#IUSSMLs_*>po|#Rd+b*={^Jcw`557WX!PW9M4- zv2$c`t4x|^-l|d0Obi-|ls*`4x;d2u<7US&QoAXMaPU_AGA%lYKjZK*f|gm`LqL>C zw6lPg0pM1oQgb>uY-EE_5_32Z0>Xhs{Y|qM)aa&$9}^ns1_9@MfUj4Mj~EjuZGX2$ zqF)(gNNnW~f(ntzuj+`;LOn`vW0h3Lk2{J*R291X&Q_IJr#GMhVX2ocGGIZe(oPS? z${zL$D@2`2AGKz^K8;?VNWUb~zP2k6z?$^7l6L|oAtj`82(cy_%E=I zj)9)>f9na^|5H!+FS1U=*2YQ5*wN6z+|J4NFR1>vDWh*~Oe@6y&p|0toRq7 z`wPWc>6<#@{X@t7?es77j+&m1few$FiG=}=o|XOYg@KVln^xRO-^$#O-^SF+7>^E; zmfz9P*v1Kuoq-MVFL?L=8`KPp%#gH#`gUT*=B8#&{~Gug?sGD>R>5QYJLaD+{6*)D z8Swt8e^mGfzWbkoNP4>e{K5aA_N)y5h1mPQ6_DBq(>8&0(0(^u!ZBO<0l<*eL2(>p zh@oF*R&acQXK^BY{y1(Q!z>#`*bzN!Ef2-@xvIj(@58>$g*EyJ+O`@{4{oiPLnt=g zcSVTSwW-#^y4*~OC!K#hveD2f7NgD2-)wDcbuKAfPF%VM0#AC^P_1lj3|`__ZM1hv z&!9l*BEh?;kf@z%W)&H^S%F@anrk&$w`ec6lRt^OYLUQ&EypQ5tn_m*VOr=}Zx`^! zgfvpp!Aibb(L%Hwt{zPdwJV&;`R&3OMkC(Belw(wAvpSZ;l+^SAdx~i4BP?T#~(nx z4K?H6ryn@25T4}5IUYkf^hKRf1NWdFRg60m%xKM79)=Fhj4iT$&T`Lq5{o|TD!jgtkM zm7VpkvcKvWnFv@p83~yGwEeXCbFngV{FUcq|4e_r`%IjlZU3rgCSYaZg#OFdXZ{mE z{qqd}6ZO><7tj2lbMbtXKELfE(RoTL8OW&G07AULvx^2x`@EZfOSUuEsGZ~=~%?xS5tAP z)fkA6vunp7JK>@zq&;-1m*Wx4B@_^jDacfjYsMxn*jBkdx*R&anw^gNE zcfT42VYrBUJ{wpYt#A-xixly!tm0`u{RX5k&?EK26Tn`Iw^VyiQ@Mxiv1n+A@XhJ5 z7^k`S7&I*7%BFCyCM2BPg}Xn!n}Y?t544g+olihK zB5Fg7_vw((5iW5E9u~Xi;JhTAz#|>1(He;SAv`KU=Mg;Yy-RsrC)p7+4DUcYd(Gkw zVv>-vqkKe|BLLnK*B(^i6HqNh4?s-_j)hM@l?cox+|+}Q-y2sS=gCcE016=|9}%tw z(~Q~TxR8i;>j8`2_*OY|z%?uBVwkRz9(>>{e!Jt_r=TsDoRBeWP|I5}cyq~+5q@n+ zf

%TUaenE5F#S)5FupVCZVNFIx+Df!1Ba>{=b!6(szz6R9mH&5%G#@En=M^tGSH zcQP?H$FMj~y4J^w1qxf2@twU<^n5?P1!qF&e6Q+Q*ps{o#4_Q^bd$B?rMWf?*HiQL7nBP1e!lMhqu~!g5e-yrHrUew%;t%=i4P3 zJ+es@b1864iN1~4)%JJlP#(!87yc4|rC9xXk`CYB5@2lo&b9m4lkE1PlBumq5pZ>L zRW8Tt{tkjBSPmUTSsA8GYk7jalP+Y04ER>%cOzEn;8&bhF1N4t&Ju!c^p8b!YwzZlDg(xpiqTW(0r`x=aD)x4nC&}p+`1!JT!9U_aC@Y zcFA7>xMmh7VJ}44Y+A0k1_|W!bioR}`o2n@YH2RRd1=IWT%5g5l`L!(Y6rSCCWdqE zpoA9wvpA~q>_wQq3F6k^1j1GZJXRP;?x10Jsh5j1-KJWqKm6HaVTGP;$n6R;L2=FBC9YgsGe2V9a_+^&1wkH0I9>(!(lVptkcNLx#w z<)!xqz-H!1VNpnI6-lMt8YFbB^THrCLTbkv&xPZF~Tg1Tvv0X zDWqan(O(xbvv(%$D=mjm4vfVQZ2QB0L^wkv4!(thLn(IB$R<+KOrY>6qf@}F#I~yL z+Dp!XdH+r&p^R*~K`ui2sBHv!cb0*nU^`AY;a#NgRv(5|n^99zjQUlvpNemz=_nnr z3b3~FNEUCqY#jVaj;WU{V$nPFQ(t|qj>rZJb(BILti(u!w4lBojTsYl^QJr~go1XD z!f#(Q79_7aiUd~T#9l1;%0fK2o;aLAt+$j^5jjIxEd=_cn85>=7<#NwIy#Z?h?LmS zfM-Ymh&TMl!F0?5i2Eoc*(FY&h9%`A$1VPx6yDbYd`6O_-c^8{Q-_b?oRZjD7Vm91 z?g9n6EV?Q=G>#bPiwf=KVE0Wmx(+`ACYYoxsNyQoAM0AuR5X|W&f9ScmS zqPy&Svx@(TT|@v#wFmzwA1Z_~xRu3dA1S5D$C{(xhd`V%M$#zI`#Lg-&HJPK1YN!0 zUB9HtH=yX~R4cNSRdZW-?iPuqk?Y2NhN{RQcNlx&hF$O(IAR+NC*gUx40hX%nlALwB2BDO8WPI+L^|QRxlHR;VB9=#j8LcQHV6 z;bKI)gsOA{z{sSCtD~Y1Wbznn0hr9ud3HZLmVx*nB;c2pS0h=VNy0>k@_O{D-N#G{ zQAQe+law6J-jAL%vVPYeC@|e*MiLCK={iY1o$YNVTi%}nMf&tm!~CeWi8U-A)K=U! z5p^A@ydEnx7mc{opD8B+uRragbVe*tpoWx%DAPqJqq(H9OgT-KU$S9?HX%f1TeX(` zohk1;2?ZjnmoFQ}LAVP#0@WuQ#;yOuM3nqemOvJx2vJ04Xsuj_d!Y=yYF`I+Xg|Eh zr0r36TfS5;D3=N&1CXPurp`#NcCM$?7i?J+Zy-rU7su2^+XnFP&!l^M3 zi|w1E#FI#K7&qt~#TO|EK_^w!mxKw8%~3}OB8>@(!-%)yX11G`914y1^Ga{We`gB^ z!PK2&qE8Yp#Eql3Pap68>he=;=>z5U*T)zDOYwCFZry$1 z^88&nwgorl41jg;N$NQV13>_@$Vd+Fmvo*EiI?Nmc`je9Y3xID*_!O0Ry|A$+xyfRhbMZ{14}Ga^H6|fpeZW zr|f)cRE-=F4d%F&gF@^$jeJ50YZZ#j9_B{*RC@w{iL)>mp+udeC8Tc`)iB$M$3WlQ z=E0D@b!r&D_o1TZ=gv!v>^>j=Sg?3p<8g+!Y0>+s_*VLjMW*k7^e(J2e>%2T>5(DS zThWH&ZFRHr>0}db-EM56?S8Gf3V(7q;Poo>;Nz-k^Zl_U&eg{$Ufw&Vlko*&R~Q~M zxsqI^Y)p^kSgTdbHijE@l2Ma!$1V@gb%{1?7@D5p|IIzqS>&b|H@T^SPwpxjsh8D#7m+yJ6TXEu@j#EXfbyC-3zo_{> zUX9bZhuJ2wbsR1FpGO<+4+9Zcvp-m>3Q1zC3neQ}H-GaOad8PEdr4u@!-HnBS>NZc zxf_Lyh(Nz#$=Ni@bTx-mzy@cDil$-7<>eSMFH0*R9)$K1(IFo;FF5G2?=qlbY^u_ zxOWoBlpVI`z(L9>$OA~0ep}{E1+0plLVJ|oj5FcQ{opAzK;p0{3WgJs#BWkgBa~eF z={Nc2?vdA|fn{4yBamxl-=$O8=A4@wcDD@bXF9+Ry4Ms-GBc)?CtGB*0tdj-Q^0<8 z23&I{N!|^(ygsHi+$~u3;n=PDK2-Aics?G$#r^ue`3#WDrVe}BxW?CFs`DxJa#PuJ ze%tic@Ua;BNt>muNjyFg%VW{0et910%vc%%(Rv>Yj7?+qi~v{3+|(hJ zIiXyw-sUn{yz_jxI9+eLpc4IXx5IaXv8IG*5w{>iLm4`v^(dAybXF7A&*~e`!>(hq z+Qt>*JvY1;{M8eh0Nr6hA~S^2N?CXx;HEfKhByOu^ovKkMusL=&j5^cA-z|24S)*v zvpoF>nteUu4Cs5{qV)$C=)*9+35|E9$1T-mz*R}C`;@lByP)gH=+SpQLoWG9N>6Q& z7<=*;qN^XkwZgy9n4qCKX3U%%Pd`@>uj8+*`YGCo4%0YDUcl+Z0Rl`+xLoj>bjgQW%s{@X$61MQ=ZazUn=^HP-p@q$DTy+z>uLl zc|2qOIoi=>9P%GW%Qf2zkQ#fWUe`(q?RuO z89&L(uZ9FQuHe1DUOGX*H%`vP?>G@_zLtFo@}f4{xaqsV_dMn^DH?aD`tEvhbzu7> zxwVwTn>7Bd`Q0CT$fs6!i#aATBYejp-f^}7K5~HUcWyl!$cYOSN4iO#xZXEVy;9+l zMaTe^s)K|AC5R#QkTtu0xX|_Ki;z_8m9_2`{dqXkb-VOlBn*4u0&I(QyHPmu^&h`# z>D9rcW>Dw~Caa?x<(*^L^0xJTmf)n<;3O@#r4rYJLX;k=p#m|zBSxrfkZr%Vp>U?N zvxiZ-ou1X8&q$Fbh8>)~yJ|D$% z7M$a;g-O3ADgjbo1i0bazjUdTCjvW|GT_+=}D(r zKJX?J{axg0MhN%1w?Oh$hu-S0ccsu@;}A?7nO}5hdiTEgciH^-OQJz>31_C2b}LO* zws|7nfT=LPbr4num0)N>Mbk{puZo-k$S4c6;_;yWaKceYq-FE(H|2fRBTc)TsEh~N`2S*)+!!{4%od-^;(WYtrAt4vYN?2iiFUirKhRR9`!Dc3**Wg-y`x+q&x1Yf`jeJ(K4c6> zE6d0Ebi1=hDn)c)^Vpko=ltF;pi4!>e;|nE?>OhjEYxvPDwUZPbTXX8M+rnR7z7Ct zi$wV?7j9KqgrBM=QeW(QNaXAm~7rXi^I)BLJF|-*w{pDt0cq z7j~Tu2NN_&7kmv-EJ+u_F)-N@(Fg*|PN=Akj{|$2$4uE-#^C{r=^yx@$Qq^m{*HQdQvTifQn>;=fwCs0-&kx!| zIGC1xY-T}Hd7|&=Pf#WPI8T|cAWtQ)s+T)U7It`{@i%I6Eb1g<1`{Mkqdbi&bik3_ z%)xWi3NlO9QH>@C9d}aTl}`_wt}gF7I?K(E&LyC04Eif+&x6z-g!nI)!cXB-$d+Kn zt`c>~-uGcFi+#+TT-=6JcgHk%@dKue9&FTO1|z31n)Oi-JZ*iym6m7bXSgs>`))fVhh~*5+|}X?4@niZ>HZ~Y8e`upHJn^IT_%&5d3Jxr0& zFLg>kJ1zLBHnakm(Z1&;D(&Y!gt!pHRa5$8VEvRupf4)6?Q&4Mxa)c^SX=7asl}y7 z;C~qHIk8QFKEH6kO)H-2V&brS zaqV&)6Kp)~mSOjL`@OJ8^|}&hsNz(ga{JA>g)T)$PdzsKE?m}0^tsn$o0x+Wa;9~i zv#rmj0u9}ZrH(&=(NxIfCmo&!Z3D{&L{T=lu}u3Cl`4usHbw;GJD`v2CU438V5lbj;3qXv5z!t+)jnn`{7f_hzYj>%M!?}COX6xsy^li^(=$PDwqL< zB_nSMJOkPe#eou)uGbG*EMqqdDm*d^jUvt5v&`~{gn}c>hAf$%q`-o0ZR!KRBMh^wC29|$D)iBAHzK>MNI({h9sL_%9f*fvbFG$imPWVXl_^J$e(Ygn1VFoatP zAkMJCLS4hJ76;zf8=F}h8wGD@^MkunM!FxJS=fCY*H6#Um!ZC2IBxE99Fx4>%iBP8 z+_ysK(jGv$2F308+p*sqK|H?OA6XC+qE!I)8Z)|TMkdQNcaB)dDfWO$&!_609uADs z<(%_gg0hkO+GfmDGb;qyVW&YvZtI2WYbdw!BS+Y*FQl(Ytc%fRUC-K10!Ayfb#!&{ z%B#vC0i-S$T>Bh0TY}>hmIYtlM$ql8m-PH^lY_~xOBDww}vWBpveol_*C{c*ZOtumBM zc^R1rEWJ?%=G-J}QMGJ5`Yqr7tKgNCRGx&rvi|!?Pt8O&>6&l@-i5Cg>x;9N`opqL z;M28K)e)?&)={bQ85H(8<;6DE80nOxDoVzL_2}qq+ntWCjSEGllvS#ItFV5-oQ*L? zw3r$;;4+X8BhNCtxU3AC8H6uvHaMyC+N<8puadI?HBxpa-5wwIXU|;PjW6eCW1FKYP>M$DO;H+N6^i+&5((h6# zTRjaM@R>T%*HwLT_31svL zpH=<7y2gzi;&Y8>DMiJa@JV(ND1&_jV$r%`)xO^7ht2yjDc8bQb}KiVoY1#bt9T`D z#-@ZiZr=KAo^{2}FbY>;iwIN3R(js6U%FSR%1zV{v#OTjRmqFK)(mZxl`C{>go`*@ zU7bh!+`Dj|_kKyysM?AO-<63!SlyvrScvEPC)6{!P+<;YT9iT!obVWTE-ZEQVz&(* zGj=EDQ?0Qw)_e3Czz26#wg6I`qIv=-TG>^F@K`-vuwtSFI;EJj#FQ8wl5~NyS8irqpP@7$ zgVGN9BtfAnNRJFgn)5}KB+j8xVL_J51MmnZ>ADKiBk~$}Q~rF@HnxX<-yI&h;ZuAS zTg4BFo5g1Gvb5EY4)l_CU-OcReWVHmjbJO@wvY2HNE%^dZzBDGtlx@Aac8n*G9gre zXrgYNymluDR6e`mq5B#*eZ3Sob*e;F`8O3<;r)l=^mH zz0~G@nMU+PFP?l6Mzc{}&B5S1HxY;5rIRX-e5F4jxHiSR3suTJw}p6X!%oc5!s($( zVg*n=Q9V%yDHEScWjCtEYUH$aj&xu&Bet>hg`!TpM*gdm z^XYwoB(?LY;b3`t*U~SwO6k3&vE~Y<(T%*Lf=wdMVVn`ED2*Np4sAA^>WTCsTX<9Z zez1jOc937_Zu-hXP(qL_1U=X8$LLx_{sEisN9&s%SH%xLH&~947WzdvDWQAldmPLZ z9}@4pyM4%Nuo3JY0i0C6;yyw?T0Wp`)X(_l9+1X6M6OauWiv&r7VFDsaExg(6Z(VW z$7g1i>Md3!He(@!RwWZ55mu?maE(?Nqano0b{yFE#=hXc`0SVNVu}`Dv*R+zJ>wQIV}RmCsf+D$ma*qzmIl(O6wfKm z%`%a6BLTs~RLl9Le!&H{Ld@0i69U2kHUr}z@6G|`pzW3ea})Cu2V0Vv!AdaeLi=6# z<>;&s(E^MD{fh{Y6)+;uUFsK8bHlJDG6B(AKg_RsB7RE1urP>U1(0(;&lI>azij>z zSkEGYM7QLWKF6N9YjZ;yvKJ&Jwg{YdIUYnMiqQ-`dY}<#Wx%X|-wusg)kLdd^|Y<6 z1p~u^xvcB7(oK0GZ|~e%_|D+rHEe_9c-^)4O`FugYqI-SS35u1hijfk zWeRzf(Tc!>)%@HmknuP#p=X$wWN< z^P9k{{P+D(B!1XAuYLqY4Xm?fC=@pXzmY2H*`P!ogYWfT+rlILOFy|CzTbRN_WUyB z`;qjcXS~&Ld0MK=-Q6_wK8)r}f2DG>&GP$W#En&Go6&jw_SDA-@sp!?pY-xq$mXT* zef;CtD4@o)a5W8=l_s=X3OTwJq%@2eG{9rtD2ua(8TIO!X8y4>cB8<3XdFiVVPIik zTm@()jk)guO|*zj-8wKqvkbuXkXQR17XCdW5_~XG8oz_Uz$vn0w~Y(AB@)((SPmqY zA&b2XOUsn=-RBbUj@l45zdoSN161g=#s+MCT>wQl`D`=CDf`OWVh@!`cJwIvz#PL6 zMQ1cKb^_UOeK*EfsXu`-z&YSD=epJ5G6CH`z+=qxa=;C+N*22H;chMc!e?`JBtYW9 ztJ6z>^8J4)z`d9ohi`)co&khiETVB~%My7O%i{DCjm$C11X z)N`ato^K#tDl!70AE1wJBaeB3K?>X=af*vt5xKUFddDI^tO7G#XKVKtT ziazMN3cY?6J=Ub}q=Op_QqIwM6B(u1JEyx9C=~B-0xXz~q15B5MFlE;E!c_Snu0qz za-h&0SlI!>Wu!G+m43p&Bm6!C=;jGwxTV3)GR6R#PA1&bw zU^eEV7z7Gp!!G4+f-7JLSrIJfj)UjJxnW1i7g9o&S)-prCImQrc$x+o^$x&O;k)KK ztEWfAYm}fSnX3tWmzMv|YJ~@5h1X6*-+}M*4xH)kb$THDG9+dj9OxUM`<)7?W2$pl zew?^jy)*j+XH_)5k;s*|;cHuw2XXCa1uIBOf@Qr}@5CS;v62C3GKM>G!6HU<=8$1z z5bre3y&8uw$#`DRa1F6Jcy8f}-%(Dl?kS0{i#n^8onH?5Zult9_@_v|dxUSWT)fwH z#}6Rsl3#<*1D58dPX~#0uQg4NQ@gfBryDQ!G%5~h$|eiuv>x8cY-2Wah;@DmG=V*= z3C8_*1`C+9{V~ZoxFXz9OZwCBBlM4fBU66LNQKnTiQc<%FQ7op8DHm0_Fkoguh$C1 z6})*%S44HynoT?17%;!_UMM|vBn<*oy*{{>hcM#KZ(M`rAXzcaQUd}J`h^(ak%Wq{sWM`vWZS1G zrr&_>1jslEqzsryyU;Qqo6x}%LC8}%?0TbRP!GdFu|H0;(DB&k6Q%j<4>KO{ns27_ zvQ}O1R0kv8SSvuJwjdC^&e961caC%^1l>Y8E|)r2oiQ!%R^BsgI+C-6jbW~tA-W9f zd{eFsxF&h`Z2i`E3!Ti9Ws6x+vYP?{iE()ib<21oC|3-Dcm#MzbA(gXru_xl!=BrC zArFa!1lyc@n0IDSWChtkK?uYGDLo!Bu?YNMH`W9;Qz}(AlfK{5?x9cE*l`Q#vv0{@ zx|C@%2G%;^SXQqzbO#tv6!J+3krf$e%Lk#?DyETfd!oE5k%v4_#PYenm)X1>>HCp2 z+f$dXk>&*cgm=FHSMO|;*=Rc;7!OJLtuH4TuJmqqDooDxXg5`HOCqg4q2!gPldiDZ=jF|OMVr56q4Z2|s%LuBF3pbz-5;jRkuai9N?MH(9(P0Uu zVhK;n;VeU-^v+q8CdLkLmLyubGVYR=gj6CoKs|4n?DW&MV@VCE%n0J)B2!Ah96c>H(?7#&TgOT)vW-A8K`Z3d;2f?>G)PY zk7f9ik6YjQ``_&P5klXprw}q;0Pgn^Ai~3O!%R{ zBUs9Uy6}hBlSsPv1;A8FWg>FL(fWPBasP9dQ0Dg!pHc<9S)4q^Ky#x&R05TmLzP}| zu;58yP63DM>CqANil-+lM-F~W5sLnbLd5=FNkPzHpLY_fsENIiFhra6J@jZwGt~96 zcO(f)>BZ*+q!4D)k6TUBUU`tRUE5@K?IyhnM_WB}*V}z_<7=oV$$ic1*j=PcAzT`u z*w+}ZfG7V~+$UY*7wyQ_COg)&?CwT!PBStFJ}TeAs~yeh%0?*<@G~=lsbGHsNB>H2 zG*kYm@M}|CTuDtON9t=qlD=7;47Sy<7bTs}!;w3dP)A4g4jnW26HdS~j!8w^O&&4+ z@l75BKHo&>$2bJWWN4ljM?6C4jlM2l&~+XgKGn6p2A|!NeDFhy7e@vHIpxMyy#XJ7 zYMfWtzAy=Xp%>x}ihfi$W)hobdcv6ZY#Nv33xMFtl?p0QHPz^nEI$un_deM5a6ujQp6XuCsO@moo#gfY<^slnp+d7H+ zz*AcQs3zzbX*VP#?eecm?a(1K;=0eUFW@WEIu1$o8rs9?OJo!@Bt0NBJ|QBMnAFWm~6@hD?rp#R}mWQektZWU|g@ znb$dQpie-`=Rwm&fXDbaB- zS}`-?Lyp+`weYO*Gl#*LI`G$6GBHoMI5uilMF-t^Bnr?%cc-eIsmCKre9`Q2nI zCB1>#PExwW;23;g9nVolQD7)ZY$aV!ZX{#KsK;y`_I4eaf1+Q;+4&C?Gg?H&RjY%5 zs}$I)Ysc(YM@9x|moLPS)f?M^!;bsCVRe}2iKZ7_*oMaP-=32d6M4#Ud2H%%68tdcIjpGelj@vPl= zodlPn+TD5iyQ|YFH?Xu8j` z{m_JA*Yw6y<>>57%&8B{&~sH&$0PGIzV|#vX5R5lkI79y7c<|T@7Sy7S*b4Bhb^SV zwnzOT9$~33PXS3t2fx%{a0x0Zm|JQ1;w0}F+m)~ z9JeKeCriRKmmX1~@Qwr~nPfI?8qN~g9Ardaw(xybnbMIgjxFw+N{)nSoRv$Q5O48o zN@jtT5>a$|)(*0Hh>`sqvU&3O)+mZOyge6+Io!yWjZ|Sn{}`@hq4O@z!;T17;P^C8 zg2ai!;wxX=q|wH_SGEN9aC?+4`K*{j3m^5Td+J+Nl3DdaA>Y9029TueiC(T%p@gT%G0CK+7>SumZq-9NbNU~Z@ zb9q~XlkpPMiO{4c}Z~3 z_Y%4yU}<4}PL<~T=+xp2^`ZVY-1^L0d$qO3?qp$mmy0O5@wZxQo2QFmLfdL&+3B03#7qGgpQtSP)Kv9RQP~Px0xW1Sg5RQ9cc7dYWaDlXV ze`Vk=04{y{k6?S#M9G72}|l(!*g}Dt)?!yF}Xr}was8j!&J&virN8o8L+S- z&KVGeSU|f@>fGkxnSUm6WGtmBOF-mL#s1>acrlp$_4NGyo~=ln#MAY~r924N_Ts2T z5mQcFjvjdh?S$r2l(nFkJLJ1(e{v%m4u?ZovGXFlsO<2*T6}XdU;~dP(#AGipPKvm z8@FN2A*p|NHm~P5P2_xY(UC-hG5;#6NNrqex#0p;bK{}=B#L(%QKz;NuOz{8%|=Bn zT+#P=VtWJNJT+n4T+{O)=i;K z35xNOQk|_04$>7e@-qUK=!O=U0NVjH6@!inwe*cj34nqG`muV^K3gr!k(uDI!E9*5 z3Q}>jL0BQ^g)d-`pL$b3$-6Y(p|A|r_Zy>gP3uSb9-Wm`VSCIBaxefl@tqn85O~)a zK}@vWp!9U7FUdX8Fr$*xxJW$674bEn^{Y<5ne94i*%c9Q+l}W5qaB z!ycZrD_OG#m_vJt;TfREyIbp9^`3@-Zs;h zxwth-tX5HKV`h*@o)(fZN`;&gg}zDPW}%Np*vehrGR>n>)34-@_T09V4jXY7HPKg` z*?hCsw1}c=`dWS#o;{CbTa0xyn&`!K=%vKDBBn|Ggq-avztNA}aW5aSaw(qF%+=&k zeNIP(;LKZE$LRueph4m5iF}u@Oh15Jf0}zzkTBUz(E@5c_C>MyHF4HGwbMca#quYM zpyTh4=4>I=L@s>|`@%18OaP zT1+f2ZJtsV$eS9X?;9p&^No%va)nr{bz*s{NuHT46psq0(>dVIg`(L8y8ur^t%fB% z5(ue$3hN?7jtKp@q}5l4>rBzpaZl+LnvHdXLF$COfkEWMPbx;pS#YZwd_mm6*`N}` zGyuKCmDrVH(2Zi%86cn5^j9HPcBdcm0_jX4+qi?Q>T}g5>Vmy_Btx2}{CExEllwx> z3r1{sd5jTeSp5J4=?(Oj1MAi6#ltoC(0>@NU~(rufzNw|qISX)WYY+j&qoc1 z4m$?^0U-wq4-*e}^3YfRH`u=T6ol9Qf%g=1XR!)@!viJTHAX7_4ewx3C(;u*^Ce;` z{xvVETbTEyzv3o{R7dB_dDc00i|eh97^hRqBFQ{ILYY3PdKiz^9V+*^r$G%a-GF}D z)lna}--AWF=Oted`!jFYc^~%|>LPcm8(zKUF-O%I?Zpk}OFEg`Ti_PP1i~GmNu=!3R1Wipm z?TxNXZ595x#cHSQsrLCMmg?JuB3t@5v(iR)N}i~$JGuFs64RpRG=GoMjSSVCx!>v+ zkSmKYdOA}O6DODgf)FFme(r1IsS^|X9VUCj;S6u^)7|zM9DwG^60-sO^~aU3S5ebH zIo8nV)rxtFSh06jR=17b24!T1zI5Vk_zvL~lDUeuduc22#AE9q+4cn$k~}l^9N;Y~5UY6NSowwIh-<7A#TTJ1Y$fS0=OlUtvmJ#xqJys(*DcctTP z8Dk(5oAo(NcANb;UzwCdbBK*y-L4G1;;B%Pyk~A-NBfY-0lYam=*FM6U1Z@8N^YtDY2XXVKu+A`n+2dPGze%eEKoc3yg;|^dP8ZK zCgZg3cLe+7Z3uTMb_rIME|>~y3)>!5Wpi&}AF^*yuj)8Mu_Yv6@`b!EpmALXF8|Qg z$sN)CJXVYLRc03=gRo1KKIAo@Z?{P!AwJNvS^N;N)+OzYGP}aEtz+0~gT)|7*%MA;$ly4Uh7|5&j z--QI*|37H-{|te@B}dtq{!Naue}(}&6B7aRClUH5B>vE&ET2Kb#QKl>pZuTePyN5r zf7O55vazv2v$C@NyWJm~KfeCh{b~O{+x^S`e=CRn2XXpOTMkZwe~ssl-#@VgAoEYkqjL%%5NlDbZl& z!HP9@ydWtuqQiz{_BO+#6hUs8zJ@GEZ>DlGS0E+u+KBIBIV|t0C}+fTD}4*@N1I!& z95ViT7G=5Q!h&*{LX#CbHRV{qP}_X!nY}|*_RAdw=N`1kjV!h%?dIM z%eKSPpRZ7XE4dkRm=gfZ>GY$>HyN~-z;D3DqB;Z;2Oct4VabmlRU!~6bqcMUETjZ7 z3P$1uSI-wj6PO7D7AUo=eiM-GZ!QhLD*zg0w=~iFw)GpfR-J|Jcd)3f{wd(ei+d`d z`wO@T~ z+agrHs0QMLciOF4fdrc0PJc8b1%PydVqmBCLgx1P`vGlWd{L)iK=of=s|CVC2-^CB zh4aN8C`<|pn87TyXTu6eh{Fm`z_=PwlhN)=h!6||W54Z|wL!H^V`HOe=VMf_ehoot zM@Qgc7VgZe@MuSF-yI^#`7T}FyGaLDVZKk|}?6}Wl|#lr2tFWaf1HS@iuCYk-C@jJ;&$fu2hF-(Iwr>pIN+Hlvkv$@G$ z9owy73b7}2)z&CZ8KGLyX=Py4N2LjBqe*t^_F z!4N&l1$3t`@!qOcOeds(w!6&DCygu3=YC!M={VV97adz23PL@yH@E(=Ye;~55Pqd@rlYAPQf@l5Jjwqy9(V(uhSr36~z^jBQfEI z>E?#&t!XI<`!DiXBiqDq><@}8h<=Oh3z&mCM=+jANK4Z*yG`cz2|^Ji89nC3b`w=g z+8^?ZZC@aZly3HDJhL?tPe&ks)OflBu4&4m|%H}1<`zJ_xfDnVJLN1roTN+oovNSYcJx59@xq;Hh zelN``v(Fc|!>$?`m8l0tX6_xb5>q|(pn7DIRE(2%kT!3q^)8wftT7se616H2!<@Y+ zSYlY`38St z4JOXhJL9-ST^xVxD@=H;=B{EN$hx~UcU*)K7?>Zjv)Z#y5s zeB_gDYypd$ZT%B2>7h+Ys#3o)oL1q}dVOz^Fk4FYXn43@hbOu4arb$WltkLw)`sxf z^3n9cnIix9>?H{@`MQew1J|jOb*7UXIyb$2JNNeD%3jg(?a8}aRVdsxdR=5!Y58aE*51+N$cj!Xbi?`G3KmP`L_~9S^?L z_Qu2^?i1Jfno{+~hFZz3RM5ac4?YNu;7Zzta`P)>>BX#M&jHAe@HI?YO={#cUVxHp zB}zuUIdw!oRn~S3YtC!J;UbIF@(8@0&Jv|Hw4Vzl7A|^+Fe&Q;$U2#-C1~8|4ZcNI z@;rolUWP#FLmBZ@*0vTS+=EK<*iGsv3$DJ=%eOmMDA3fMpn7p zo!Xs%rt%2hilO`^10>q1z^a|FU>m)tRXq;Ba>uEd5es-6Or=9shtDl+_(~S)nmm?! z_6EKbj!w-}mvl(}bIi$e_^0Tj6h*UuY7~==j?CC#wg+7ffR)}&ZevyPqqO5uLRDml zw;{@8_9`cfLN1gO*f=B}$Lut%78yO`(Tx!^h78IJTJ{$Yl4wJ=uIt!Fpj0F!PrV}Z zZ7;)nTJ&KNuC$Qe$JldM&qoMQFuXqv8!?8F_9MF)e6!!*&2;`P*uu`n_+NAX|F42A z!vC22%i22G{x$0t{w8H%N2_RT>TIR&K&v99Z=?UW3jt0}c7jhG7Z%P>Eej@20!9u- zhW~3Rz{tq@-_`<59RINtVB}!n{JXWlr!vg{oH%^yX8c2%=JRm&e=Y@>m>K?N*6<$^ zE!`UzlzA2NH#jtoHaRv}BXW+c>a#brFd0LwR;EXtMK}aBwK$Xg!bBj1ZCB%UvNF0zj0DItj z6FVeM1Wne7{pQX4n>XV(R`l(e+R2&s*1ny5_2-eG5#=Y?2yC@}MJBqDcb(~wR z+sT0nr(dnvz;B9cMi?!arElPQ0l0`bi@_?ov9-KwjdW zlmU~{#w0R*$G+sdwqtvOb6?0C)>f8|hp@E+Hvp(KB;mb@g`ZkP>WzL+?QAuymYD+w zXLHjE5di3hvcjnn|ERhjB0~YrRJG2qX68YFwvSAr@qD4bH|m-?{B#+nWB6zzZlwxd zeclizfOJX^5D(~@hQqM7hiXvo(Nl)*RF-w^)$8V9d<0N!`e2a#a$mivvUaBS6*;R$ za6jsghDXUHN_)Hg91v0DFpUK8d_9MII^mBjCFYu7<)Sm~4Pko#prdi>=_7L3Uwf2&{!=bN< zJIqu9M6ZHfQZp>m!6L`Canq@?H}0vD&mpJCDDajJJ7gdkKkoqglcNGOjvxzGszg3S zn3L<#a~!~9EU;a?1+$-F{sqP^T%60ZW8{T_9kOdcQt>ifDTOrm%_&Vdo`)GgFLO}P zaBgD_TBO;&yMh)V^%wal5EYtm0!)l0KBvlO1566{=mmM8xyyW9Vuh&ixdHOHLJNG% zv;~@AxQ#B;L^TEi$ZJb{whXX3EXt#CtkQ(K*6f$bzEmj zuVhOx6#&$l(~)NhP~S3xR>}Tb3aMf3q$%zMdeJwm)?h!y6BSw#aS@qabA#D+9)|&M zFj0>pKeXef=STI>58WVk8gkS4e->H>u^xqos&{KNzHM4@SZ~NWN*dqcEMQ(7H@U|I c_XOjfBV1aaMtPFuI)#OFrEAn`&F$Fu2QfRARsaA1 literal 0 HcmV?d00001 diff --git a/docs/HowTo_enable_and_verify_TDLS_function_in_Wi-Fi_driver.pdf b/docs/HowTo_enable_and_verify_TDLS_function_in_Wi-Fi_driver.pdf new file mode 100644 index 0000000000000000000000000000000000000000..ae67428b16787e82dbcf35dfd8a613cd3ef4d80d GIT binary patch literal 351328 zcmeFZRd8LgmaZGe%nUIz(=szNGcz+YL(GnunVB6k$85(GGcz-@eVlaf-hFQEKBph< zy;WV6^)fXzwWKjY8qz2IB9Rjkp#jh`L6P(p^tSgl_GUvd;M3#V8dyMaanVT`+n73; z;WK{3DA0+RTR9m!(1}>-I~fZZ8`>Hf^YB19Iyo5YTSK{JoNA0l9kal!?o+kX#zcyV z`+N%acgsLIILiZSg=n?(^rzKuYCSktB{Uu^C1+0^#+k5=06KXfh}dK2BHoqfB!63a zkte@5#cJ!#W2q^RNX};E^-_Fkls{`)Vm6aje_vYSf8kLi9m}3F-X;pYquN6;r-5Rb~+DOCL#aNyK70VT58C1}Z ztV#c~(XkZU4scq{m8L5PAYH`ny05-L&b3%~7x5e0)`|e5r*ZEYMmyER&z#YeBuqRSGSTyyz~y?38-cH)!03%>r8b@>!Gt}S?&C#~80 zG{|;lxiTnIlnLiW0xJA&uZ2VHlvjx3QX?rZAI8=Sy-fSfTdUB%!Z1*c?{hZm%eUpP zt3{=*-}GFey#oZkez(T=nZmsr>ApT-a9EgnzS(jNFtk&<(ep-0c;_1m+`kh<+UT>) zsZvzo?tU%*bXVA>Dr;MNecOk-fEV}&Ee@+V4iU+C89B0*18detf!1Z#Di z;*gCLQ5uhPCX0&xaqX#3tda&|MDX_bBq_Oa*!DJvYBTJCiVmx?Ke8t#GvG{0y|RLJ zQv;?BzUErSZ+&xW$>ac3gg*L#=jz$-T$a6hxT*i@$rF)YTwzEM&3>AydB`VOy_X%l zlHmJ6T`Cb_fjV_@>;JPCd9fWL8VL#$K6={FXm+2wy?>AnGs<*N(RAJO5NC1 z_J^1_5yp;6YiS=F-3{>|td7ylg@NM7uZ*)2r8P1GZ1c>su#slOC%sfHBjr30IsLAj zG(`4}$pdwf?L9Su?afoKY}RK_mFxDDQ-G`G`8j#IN#gD?Wax={snpsnv@&(?a3Dq0e3{!ln4j?_5F+(Lv)-M8O_qOfJ4!7aQv z&?b;+@8B(X^=0e3dQ47*90~P3@|K)pD)=(3`Hy1=XYL$DzUNbCfLP%Aa;FuW31lzw1(>mM99a$kbEkFer6kf zhU}uZ;D6Xg+^=aQQ8pgV+pxJ+<)j*a?Ubl(4dx2f{d}fjItwP5i{d|dW;`o`(UQY* z8Tvf4C!Z=_x2-!|#-(cTlGJSQ^|m#Zy4PEI05esv?j2Y^Rg|i(V>a3BS?L9qds?Ij z%Gk!}-<#x*(C=0p>UZP)I{;t;u>8LKCz9!(ZM>4ZoiUx7tbv8Gp%WCHqO*b1?+6iF z2Wu!g0RdY#O?-AHT1I>Z05dH!J~KTdJ_|j7mIYrMicZwQ*4ggEODNJQIq2Is+UYwO z+Zejj2`bVF8M~Mp8Y_qj&`IJuIXM4z6#wB%SQwe0{)I1r`p?cpS%W=kry1_%8pYT* zA2%#$H0TX0|M~3<0g<0#@Q_r2FqHX|z^v)>DsSV!`P1X`;qRZOL$=x)O~?Ul&QBnbK6A@zpyHZ%>9C*l=HK zkIh`!WRAE;90t({(lJU1JV8q=N9{}N?1$MD=PcRS&4X&~9k9oRr85w||G+Q?z2MLS zn}|mZ-X0sD4%y@~PrKML+i|yYAFsbMJp?;IVJFOu*!c!Elc$%V=0-YJx0xEi^K2O?C_L4G0fA#~&|8CLZA*w*P5yYq_{A?7SGj@ryBra#Uj64TK8^euT1Ne`Irml|(een$-|rLgYNN z^IKT+4{<=aD0~*y&|p@$R|V>0lpEGa44+nT9oahhw_tMAug@Y{P;1`&;o_+o3R1gF z4q+$^^L(eQ<(%0duQ9JI}*C!YOn$-t78uxAzQ0Q-{UroAn5zm2eT^QMZ;d-4lFie3A1)qmD&`s+&M`SQ~$wfzjNLL_ls z@-0~TLA%Q~6lPO;E?>4bpobK}8B6CVo!mdI1517%oM!Fv!P>KoCw;D)5cw|u(g`c? zbAx9otZ;^#C+6I@vu&2JS>?X#3J#20;F>a`<8bH_Iqi*f0uaLF3(qI@a&xWj{uGND z361F6Auku>Y4iFUadhR?h~lz&Fq1vfy82!$3lCNYtL7yO{AWHR98b;4!|UJ*%s|A| z7;(cP-o$EQg79S!UtvDMc?LE1gI&R%?Ymc<5bcnfYO)20GiMK5RM+ZBY25Quaxif{T;NaK~D5ipylu}E|&5sCAm6hC6L<*o2 zK>36}>ny7cZcn(iG?mutaT-+?w93a;c@sPe&Ln4z86nP$2HUVKBgXu42ngbW{uz)C{iwiBI=gxkW9IbiLWl?*56#W4|&P^WCW;$lH-&vVDE z>R;BVev(`C2-K*Wc1_`0a6JyU44x{|_H$~=U*7^+`^hjlD$svEazsDYlPq?!Us03+ zqq^hfKVMmuAl^`(p-&q1;JJXp|((ki%hA+G(tg zC)3@+Z2HW%fAno#sUT~dt3-ZVity1lh(f3vR--f7cvBMdt49=<9sGJixqe-=+YPif zD8*LeJb^jnwKlOJ`E7q7w0U~ThS$qRTX%J%xFl?Wnfv*OPF4o~A$N;) z3hV019>iR+B)ZW4Ptl38k>gr1e8v`dmd^WHNLVJv_~N^`Y>STFLbjHbAzPJ(&?2{< z7!J31;akq*Vv{OCilWV~ygfzt{8f&{T9Z|4HO1&(Txl1+O1LP_xA^^SPoI{w@Cr)` zF+%A^-UXElEV5s4t+{kGa@fpM;?$-=GibGh)+sx9Gvv7L_`eUk@CH|{H(9uE@Z`0W z=CV9@9Ou71sfd6c^>jQMx@@&s;yFY+e)_5AMI(V!;w<_4$tJAxjH!qU?##Q(pfAf5 z2Qjb$MkI}tbWQi?Aa_?m>pfn`OU#1*geKqsIO}ABtMugOZBjMypgNs2F#@0?Od!Kq zLW$evCc%3mi*|x2Q1F^p5Nz<&uHFkbBg@yqLt*0X_^@ht>A)-Rgq7Q|KW?2hR{i-3 zV|Uc8NH}z*$`gxcG(qWl|1P!X3;EL)?Bn)WkfmV6M#b~RcUT9oYv=>eR#p30cjqXj?YD4`ih)-?CD#< zE6hXml&wEzY$Lxh-&=9>Co8k{G1IelmArM#A=|OBrfSGm5fqnk^SpCkA&@y65?SEU ze76-Srh$?_s-Os(-e(%5y&1R#nbVv}_TgcV!T=5Fe+X)Ps8O#Kf%QM)CP7B147ri$ ztLD&OvCAuG?bjxsOh-lU_0So;xW`*KuNocU){(u5p-YW@QQ0n8A(2haz8?NsmH{{1 zGLdi{8Bmmw9ZI>&d{449GXrG!8TmyktjbTv?fC~rkxWM&g@RB23A@dGcsPP$XjG~t zwf>;0j#3uLUiV@ung64rix0T77cH!Jg|m}fZuCGDmb#Qrt)a|-+}9jv_|-TZZQTnZ zW(#rfe$(y(g6Gc>f{vAnvEymDuwL~L&Sd_O+AwR1z^-{186h!iWTuiH)ZF-b=UbJ*5{bp>l9+F8<_dV zuJ6f=_e-V!GM|)*NX|U0*CVyf&|y!TxBjMErN8ZJZfP(vwsc+o^QO}la>|`hkrR(8 z*>$`!0}~O9*EE#OXiPbd(vT<|R2&n&A&W3{nX5w_a>{r|LPP*h31_a)^G#fyLallN z)YykB3WUN0s_t7N>K54BkO4>mnjsA+Tq%G6ka7X2T!UxhOv;Ge73H6<}vHQkV- zC%ouCml)o@)jA1En{_2+;di34cG`!of91^({^}thLszejYg}n{$Hi%u zN2djMPW-$%;ax-lQo5#ti|#zs)#iqfO>gQ)d@JSBS3o(-Z4Vbmdai#L>q0_7EUnT6 zf6iroL}>>s`Fi_xTT}I^!NFPl@F$+iqLcgcOrjG3^A)SMtL;qD3`oP#97qG6ZNwAX zS=vN;iX4~L#p*FT(0UGBp@u}M9LZ(kVXPbLu&uzBn{zK~vC|mY-B;;_cO?Dk;F{VU z$u>7l9Pu=V$8rOuL9}mKOfDK&zgC{YASiuTC1Mub%lp`CZDp!2NXo}^8nKQ^tXW?y zMhZYJMkqx!x8pa`c#3YNzO?CqD^}1Qc~Ge%3%{Qv3xFG(ryscJT7VgVK{iB zV5u6+Oo(EwFyKj>#tYlvH6yG>s%Na)lBLvLDS)8&%f#KbK@(B3-V3_#;x)57*dMtX zQOpmmz1}{b#xx6}p;V7U%&?~&=9+}OL3Lk}aNK!#6ai^%LaJ-C0fIB@C=;)%>Z)M55LVAjPdhAK|Dr$TJQ$QS@^!?PkgwAKx18lvH3<8pHKmBf< zWq!wH6Mx+BtR+(6N$c2~n6CBI%?o4sB{XO^5(~ETLD4jBm~~fOa6w-~jC;19aCg@i zr}wL}=fPbr!C7NG8wWo=^)^iiJ-KMEx|Z18q&#(4zi3gY|e6W1>m=(C5>(U8?!K(AH6X}Jj4?ubroA0-Bt~@j z1*|2X=o%N_gk%h(ug~3zlzVXYBYAi2YeQLrv{B`r6fzUi%PiDpLI7otpKs!c?j{0t2X+%Yx3Ey8mbZQK#9DO<_DQAT32+?gt$0Cb$Cp>7jMg=fpBL1uO~GAY>4lF$z4 z4pGqR>NeSMFNjsL(hzps6TRlqmDH?>v259sb9Ry3eyLAh4il1igmrz9F+Xvw4;Kt9 zOjJCcC1nt0H1T3==#Wep-C^6G=mZ#AP82R)Cy16<>|`Ph;EPMr?vTI*wI7ygFBX;! zm9CkNjt*TlYQvcO&FC^f3?r36#^Z}DY6ZPxmeyxCZXG~G-9KBTTksSueP5b4i6>$4 zu5>tLa?WFs#^DtOz$Ph7>_CuXwjGlDn>c2UXEj_eK$O3Xyfdgx<}Q$j2zNkKjEInv z_f~&i-hg1FS#6I>rOqWe0TT%?zUylVz}vb|x@yT+R!It;bbT{Pdw`=qC;JS1CIeN| z-T-+%z>FB%|9NeEm?J4@uW^KZ1JiW=ArQzE*>t`!2qfKxd0>t<$Ju-C$P;*otx3gB z;S&N%Q^=(4BiPk_Q#8|8Hz;QwK2S}x^Cwvv9@X&nf__Px)6%KFFHGcO3tdMZ zxz2O~#!SVXQs5mgYVdgNxCzSeNRU!Qjj0iud`4Wvg7OcK!)#~&t8}{1bwLbVfm^Ur zTVAhlQ~Gfh=R8iLk|(M5GooFdjDPDT7d*c24mU{7qapBmZO7S()jj|E8}>+gVUxgO zC*tl|^lGu|2$Xe>9hl*F&1Bf z)`n$jSekT~f`rAHzcX4d#YCi(aL04OX}ZN_!rWw!caJe2ryIf|paF-ifsu3=^ z+Yw4Kr`KHtENlmE)AiQt&r#TxH8q=wY$jBhF;|fycowRpDAQeH40)@mdLz9wnOrT6 zvU4`Fkray7Mdj}Nseo~RLQ4HX7z1IgeGX*!QU}cxFKlV=QGIT1(x;^~2Y#$L=9Y&6 zgA^$3Hs37nhK51{XA55V_s_}tS>6A_nf`W(e;6_=GuwZ7P5|JauJb=bcyiH zHWP!083`c}7u(ltKVlgI>WFmci8(z+B{}CZzkb*}Hh7yah z2Ob6_OdR~kZ@`BbrtcGjAt&_z?WKB>fjyVN&@;s$oDTz9BqJY^&>RE%{PIeX43BU6 zlA^6lsF=iH$O!?ozD6Yf7LxGcn863+m}T`Xu)0Zf#bfaCAm#5A3&J7+hm(p&I=Zem za)kly5CN`ym^OYVyy_czMX`Ub0Q!A*jKm^~qCr%v#qpdU`CesVtipHxzEL9{fI@-Uz$A4Bp-RF^8)UmvUuJ;avw4>$SAaR zFMKW#gHh9C0AM`-|Mu|y?M2D60etQwcHz4W7BD8rBKrK2> zn($!LvCbCf=+$D~OO6d0Kd(*_9_?t;k;~QL>P?rEc^@)8ptd?H7?BC-6U&KWzKYaD1BPWEHk4hPegkPy*%v zv~_-$%A_L4y_WV|f;hZ-5r@qSJGircil1O8%)aM(RBi~Ef2a5qT=0EDu8D4342Dmd z-{1gSEvbSC+Xan}uBD5!c~x(xd7%K$bdFjiiveGtrmeECe`({_@JOFOW`H*1!)Zjl zi(@i}fF9F$+rV$LZ$?K5KbapSeB0?4ICiVAo@*1 zVQ)8zO8D6z%6ckhRag?#EKpf@?d~U4^hMN~rsK;e+|t$AQ{;*BtbW^~OVim3kugFT zXAZx>CSm2rBGQ`jn{LmP|J)3y>{2>(o_TVNx-ws*wStiy9h9 zgHPJSq#|RcsE7jd%(unCSeOX-Z|=%Fu=a^!kvEw})~V$V6L{#?@&_|^)&Z0OO>_k( zRP2Q{#j-H!U%|q^Jp!D+_l2&gbHA8AohCF8SMX4qRCtO0BHt_`~}*`WZPkXVuRdN;;` z|CRd{3<=VQJhAe7T{P7GaX=l~q&Q3_s-)MMUveSFH@(dE6aGDPUrTL+&~}gGK7^Bz zoDVVco3ycSI9PtEq{4}++RdA6Ih}FuUy^A`k9{bdS1OwX;FtpR( z;R|0ZQ}>Vz6JcP_1oX^kI)`G_PE{-Q0RR;NV7Twi-u4)WnmVvOy%0QWHrou6fe}JE zS$eU8X#1cFAjctf*y{Q9yQ2_9y@s^8Tp@LqAY;s3&ey<^?I?u739d=gaP}3{EHhP4zx?LD7V4nhd&|e$-lm4C+X~CK@U>MGTNa zHlA_BU;+LpDHm~e&XRdr0Qsl{&0M@0G6=zO&i+#UMMD~e z4{46ipMfnBFlZgz2Xb2nfJV>CCV;sD8EY_u!60eCXw)IbgL_$vq)&t0{KqM*>(b6OL zcx2V#EcJt`Qenhv^pC4v)69Ks?tbtH5{YOrE6avc2WoRFb4`0fPlZqiI!3W@3lND( z`>gKIZblm15@pr|H>V0V-cWAZRypN_NKFf2H(64q$vX6F#5QU7b@ah~waTY)dG`8Y zy6(k6y;IZOYl{j}m2%W}KR$ZwYQIVNO?;Kdw{3Y=));QOV+|F2*<+sW`)w85!d#nA zZl!B~PvhDxv~>p+T;pw(uGz7+eNCn7Yt*i2w(r|wo2z5wehbL{Lfe*J`tkte(_n9} zZ&ubG#)KmQ0Ds(iyE)VCJUr0a25a!N&r=oK%5j;^hHUNMQrmN0{w{8XC2BeB{-eCT zM*9_+_KyNtn!atjZ2c~=#TvT_`TV2EvHvejn z6n+o;jqUvO?vDki;RuZx?2dUS|@m$p2M*JW?ngxU>oc=UJq;R?6Aw2s|nuqj!_i!^dacO_7S6L zM6WRL$d1#K{E$34V4scw?aG7b zoQ`3GMP|GelHJLJvAC!5Vy4&#$+P=HjRf4%2`SvSUFWsn?U$NwPsm9p8F}qfb%)0_ za|3QkimR)D1gwsGUT46lyNwN3jSr~Od9~O&9K_3>xtp$N5!H$6<7-W*SWvUg*oZyB zLy?LsPbLEBEukScsn-Hl*)DsReJIm0n!xe0-A0@~I(nW`qv78U2g2}lj19C-+o$^O zm-l%x`}k^aDi(guuqlMubKXyp${6JQRFqM%GO@t!>06lS*ua3&=rn;R2Alav)1$5I z6IgEbL=0xathf!5t^A%j5zrzj&1Fya?+ISTyd}9TpIXY5T9A=|EleyjHhhfUyW#+3 zYqWqY2HOaI4@TxFC4)X)+Fdt?bnYri1FJ5l=it6>O-5#!ig7F+%1ljHz6^-D3W4WqPymM4m^*f@-kij8T|s-IJAs=P~k3P~6} z-bE8)7WN8_72=V4Di?>JRY}b<%8R?kNhqiVkasz*Ol zy_2TZhrO%b(5a&LMU9u2bj0)@Ds_$o{(1HAd8lUv{iNw|Ve*q~#3IK4#RzE@9Hjgl z`xVjwUSX;g@sIP&5!J^ftp;Ful06AujhwyN2|pIJI`xg(5Npo{0?cvyXio1*cS zcrO*>ufU^!H-8p|r~n6plWfg+_Lk^kuU`;6ah`68zgtQQbhXKcuv(R`BD>1sJC}}S zMmQ;Y>|#O)xZ^D4LMk1+k9G=+NbI{PmQ2OLkbsFLiuLgF9VEKc>$|O5xACB1 zo0CT->a>4a(;ySMghlHnzwASJBne3DQ*)h)b>Q-It_!oD<)M(}T@j14;#D%J_zK2l z9*Y4gJJA~ch30o>#zu@pq}_M~DWBR)fdx%A@&N!mT_PKqfaOOaE4ygg^NP^Wrv?f8 z({ep7HmPfg`mJK67+m+>f~+4o!Gp^c{?oty>3x0&w?h!b{}-s?&-nj0Yha?MXZ|N^ z_{S=?kL70nFS3T;%i#W-tU=U4-yQ0MJN#bvjIW9Rn|)~i@3~mkBSghL* zU|(JRN{CQG-YH&g1OBIHtb!g>G(dJ!BO_YPPatZ?Povn~4B-Exg4pOfXIRfKtg0bh z<8LSKk1w*mt~76w9lsXgCq|>28hd}-RS`V;wBO>UgP$0%u7!gdu#MLhBdT(bZnX3{ zWEdYKs&>}Qam!C+kIuI4?4LavZF%?2R*z?|*uK&p?><@f&5j!S@~rWQXdPBhbL>w) z__PhFB4WG3mtoXkc~tg$_{fFhDJ#J&w<@_&DxJ*tM}xO*=04jucWI_WI~cn+;jo|f z*HH*rb-MOXB&+mR9E=dSg}gQCD#RvMvNRM*LtlNe^)FuB)M?>g7(p_;0(Gtk-cUF!I3xZRfILN*f>&((7ux@cJB)rXaQx^?|{4CL)wiJ2q)M76WV z{pPU5M*eLrP=Cdj9~}bf)8TuIDP$+57dQ29t`l-|3sWx(=dSvgR+#(q-hz+c!5Gt2 zLpHGzKkfB+lvr-RGH|L7o!}shU^1i)2RlI` zjbI90r}E`i@H1Ho1l55}X$hE~Ps+`?@%9Z1F=lo=KX%K_S=E8x`x;A=r+F_vGmj@k zTFWp=k*0|buUV!_Fu~J?h5%yCaCH#i4Uwj}MEJQPA%(7`1=Ztyn5KKtkGcAmJ6e-S z@y4Sqj7Q4m zN~;B#>Gt`azzCAtf2$dbU-IB4V%r7;cV4WM?M&pr{u_nxbrRASAFW>WF_skw-Dcf#mJ070UIlL%TV{a}%WMRe_yZkTWQxf#ZL`E3n^ zuV!aoMqmZizpW0Mwyg4goMMd>?QIhL@2gHLoSbN11SVHl2Yj z)g5Dy*)^bLAN~BI1u0ZtjK8+thDknpMoeJWXj9T=9U8s223q@T+KDO87;|%Kr3?Se zvgOI;#U?oXEhL}Ko`^H;8NCnIbbXFjJ4qIEG{mGoxnXWw)QRaHuP}!OnOQ{pkU4s9 z+H~^O8&vcfH6Nw&=s}^w3a3HD@5bG*c1kLkA(P+~c;5SLzMp|6m18*>KNBWiPojNIV1Wi=iCbV%r?GVh+c(LgFG>gK=>sonG=t@J$OTBSBmVC8n zpTh37w~HOipm*#2eobgT3(d?WAW2|W$XAylw=@!|&ykxGi!@>I`03nj@)vKGOCS$ zGJ*M0r2aZVoPa8Uxzmhi#V+eD_^BGqJhvh@|8X9cQS;Zww<^RgC^+|V>|+xYT=;!t z6%<_gePj_NYWTIzPiVq4zwlH=){_(ex%71=q3F_p1K=97fhpBmIb+GN?t0=?hTynK5nfL zBexeoa<7p$&C9tS2=@GI*!hUHOD@MjN?yby(GHm@zNsxI0?p`#J4@eNFtUz zSTHdo)({Z=FtOvqL}qu|e!007uPZI?TGnB?IkhQlABK9=Hr>Q|AwhLRk$Ti$KrTOMANObN_mW;{mj_2#}!jh@jLHubXGk5y}tOoHmup?lJE?Pl-ZFF$RJ&#!JE z$*@P#M3{Ju$Bs>}o@+-BUGCl{?VU3|qA{JZ6Pr>dDr3{4|HPv~&v4Sk!5M!W5h`>| zHjWnQby;zEGNtl_=SY|f3#k*qF+ATLAO9J=n=;jIX?m_%doVj2Lr6&%QSEcY~SN`_YuZBUVEw5CZ0!-y{E-Oi!?u1dOMW%yJp~fOB`JGgh3CU5r zyrkP|Q#U6mu(^4Q7~;omPlO5Qj)NY>J8JTtAEYVVWGnj6nNRvg&Sk@0&N#>0rp1HlV{r7lLqixZdO^a=rQF#qUKLAX&P2grwQQThm!E!q;enqd z^jbjw`#lkCzmATc8tj1nUn@pxaQ;ug{A1sOckxT!V{P4ncj-$g&KpeC;J#*A+F!wp z=Bgc7({cAYkk2F%kpz9j59BVr?fMR?GIScV&Yn@1;?BOT;>_k}LAZ%Jm-1{e&l-B4 z^)&2%p}zj;8G+QiG&;&dKH0ILE2(yS$#Wk?z}_h(w>ya4mhgnEsJ-Y|zrU>KQ}r~h zhYe28O|Y_CM9Q@vS<@AF^g7@>>15E-_cqoyQ+00Y4j10-7^;ZxPu1g zQgmu?JzHHF@PGEg@PA!hHaY5U3Fqu?ORQvzA)Bgehn}~R@y|fiYptE=O-jqz1dxwD z1tT46KDEN}C&{v&#<+P(0FowHMG)`DiV+N2T8AfMG)Y(C5R=|j*J~s+3M&xx9~q7# zo*h+BuL6$hIPVt}xQ{r$$7(9v;_uT%ex~kappJhj&U&anWxg!n_cojYo-HiXiBgJw zDu_Rl_f{Ct%4nKO1SthHnod+LQw~Ij+VVOVWN}M!QN$XyTv@GeXnhW#&gO=uP8C+4 z%L2`MgRIx`NV9o4fqqa$f5tq@?yu};6 z2{LJ-s)RXnc|^2>draAtqd@<0Wy`^qm*vA9PRJ~Sj4C6`izr4fxiwh_?1~V{4^Jhv z`2c~*IcP;nS9igBHyGFHkkYtTG1ycPe|n`c6}p#9IyLl_(2}QnZu5-VJ+vsIF@+mV zy=*Vug|xg=x1srtR8ajpntEPfDQWpBU6wnEtbEbB>F8X zX>$V;C!I@0xX1V8&;NOtgYokn=(ggJ@?Q;Z{-L{Jq-O{G$KZzjU(cid732IBKh0gy?k5l-e$5~;4>71y(Xz?=@R){n1rl-f902`ti`@{{>(Ey8Z<8K51_`EBa zbXv@! zV;)-#h+(i8E@u#~rutF*>gXAhV{oF#5q-^$)tw2$d9b%U4vd&M#Kws~#VI~D=P>6m zw^uTI2~M*Rhm02e5&3|Ke!sF>(DbD$T3QrPjtb@4z$?9`NTqWv;BF(L$N7zBCy;2i zzmWi1X}|z4USNpoI^y$mNp{K?<;jKl()3Og&!ZGW1Bt1QJKptmUP!hcmW}r>;Y6`h z=iw(C4l%cL0700y6%1gdgCHPo7*RfXv(t;3QE==HS9Ts}3@xG_32*64%iY_&jc|6X zp*3Jbco2^U^poLEAwh<9I)X%kPmoI)+(D&SUo8?q7RQ}O*7;FrNNHvGzlK{%Rqp0= z_q*3Fk<7P77(Rr0^C_U{bo&}^T=N3+So-dEk<$zA@$0SX$ax^|6{CG!u!`Xy>XfVF zV5Em&Y5uIH%V@pI04My|{{uQR52KJL>L?W{f(|W}o3|5rdOY`OB;tO>uQMagDRcwb z_RZd)()iZ%c8Y6}fQ%LS`kBZ4SV_S^!CiQBr5Hs#7h!)k&F9NFel|r$De=sYF!2Dt z08SfGBzSKer+dok{5)AA<{-!hs)udL?gbbm>&PDp{W)vhtkOFGJGlV0J+qUNWC z=YVhb9ou5d?`qFE%pwd^N^DiqPq=rG7qtNUD~3cR*5MP zYgVZ;b<%5|3JNouf}HRXh$jz&TDT3^Xq3Z1nS!G`s}Gzk{%Ik(-RSra#T}0-QhMmu zna78j?%D*gtMnW8x)uqB*b42C@wB{KyS3?0n7JJ~&!vOWX_&h+(v-h!HGnkW>V}2) z>YFbr&5FN%Ff&05rt*^Tb|DjjA0NY(R=80reNB7${n%pGnRCIVM5-Jxay z?}h{dz>qbR9chWGS3Y2eoW$( z*0u*o0i0i9;>o5d5#V(WGbZ|q`;EsltwOg$ZwJH&ICcOOlz}f`JdDNIr@8oEPjUkt zGTVE(2+UUMt>_0A_1X+-=vr?Mdg|IW=tr?LZ#(7`_5O+eN}l zarmzw>OUl#048?!|A44~e`r+xA1g%uQq;c`^)E&JOHuz))V~zt9X5NeHL<_w(c4=cvjoH(FT^5EGzZ2cXJ2)v^T9gmVOPb!1yxNK7pMfce9V< zXWBXC+W!2ac)j-pt9$QdbdWnsi;L^~>Dptj;Eg9bTysdgrTf%;ziG(X5Zwtp4i4^v zdz^TI9@E;wckl(pb0pqLMxZ$BIA^yc@0mH+D|(%LE|bqaCEFn zf8I+1{Yaxc<^-u8q>tpT0;+Aa|1C9swjT*8L&Fcz58XTkvjZhHtSTZ_{jweY0s~!( z?&o-Rvg<=X4qpF)+p_uQ75Rl1BZc3dH~_M^HolkLjNE2N4XY>RG58C(F?cuaex@2O zNS~ECybg#RSX~u=aNl@>QzXNob3gYtrYW;HE7&9pfz`wJ%eZ6!7enc>Q*HKzNzW_< zsAGWa!RgD-UPE;8&Sq`Ug~i!D+V z83H7Yi>R+mpZP=C?S~9Lk>sFcHgQQiz<@Tf_4ne+Yi-AIfIIkHUb{07Q2G;jhJcu? zG4Q0rU~drfAvpzXcNs6a#VDu{cxB2sL~9=#Jp<>9palwwfX2(w3#Zh>gS4M+p_wcKSuf9051XXv8t z?)xMx=wP{tJy$ozG7KfleNJcwsws~g(My-;)=eC;_lmn-tPAl^DB8S ziVgk~M4$6;ppvV`v^d4!E!`55L~caRXytJWCf;0xjAG9;VGUsEF5vruq&-T%{#%aBjoj%$o92hTrTKn_hibJyfEh=kZS`Kc1arAm#Ypf%peDyfzJtarWass zEjzPR_?Bc6D7Q}Dza|cX{fq*dzcaHY9iYknNTF1Q9FAo}P8)rv77Swy>|_&#mYITW z^Ux#@v5GM%k=E8XDwD>9HgCD&6qh?p{?5M`&hBz;(Ro+iFfn>Jp~aOZhgI0}m?~=B znK>(+B@OFQvZ)g7cglq&rU6{15n+3h$8TGtX*y3Aq%6bH#Jd=i-8Z2-uIZz-2gG9ZIKR4I7`ezI3jE369U_B*!r5o@>E8_B64^`1avGD;4eM zdc8%|_tt?u{xA04GPlY|L@( zamRX9@@4ohFx6kv!>=8FSQ(lBfvGb6hp+B_W2(O~)!&%vZ%p+!rurLG{f(*q##Db} zs=qPS-&cQjMORK&{uwo|-DJEE~@ zF!~$p^7JD>Lrd>_qz~4XVBnhLb01&4j5jEF2cbi;#I|VGit&3>bnd+FoEfezqxmU<9 zoL-#=VYd?e5Jc?^tiGG;@Kb_cin;I$_EI3#;I%%FBMSd@k(mH!} zL3&vl0p|LpE-#vZunmFegaLpU!QVQ}hHZRwAISXU9=a;1zTG7^ehA0do}1{|0$m3LMai?WUP3Ble7zGzPqy+tFrx2!J z2;0^EXd53NfmOsU1upC(_BwiH&|bG7ssrl@yl(BLYh{&y8hDo!!*WMCLV3ArmPI{t zCpZYx z8@=N+TSE2BXfEez{*tQ>_ob*E@;u@1APHzoz$65SE1m``duv1?-ca$X=}J7BjOdjg zFeyj173(GzT;#o1e)yEF`enm7)CWTC8wD&aR0;%z1;N%Vdw*eE>}djGjQWbC*cr=L z9S^MZ-d9-!1kd*$G;s#}i}Tt?Mf+nhzF_%ClG{G*V{RQB5SN^FujYb@2y0uS`?}~y=uxCH1U`rQ!;t_7K@{i zn9oc47?vzn6@-!2{h-S5jJ^g@b(i%JU#QkRIFVIW`#ixUY$V#6QfvWU{2|?e7_m1A}rC|@`wC!gD`5QCN{I36HEkwBcDYXZozrx zkBD|72}!UxihXek+zxvTjwgG{1$l;=!2?kWg=j8^`^*DvRepsPM&_f9&ruQ()26R3 z(W*V*L9{krO5-}cjl+fHZFGgBv!PgDiMMO}7asy>TDLB>H^*8U%g3i$zma;xS-(Bh z`M?{2)&(~dj`69K4CFDc!I2~Tcu}#8YeoZ}Px!;dwJQyqw zcGO4JJ%QyA&1_~z0vr|;X+3QI>V>Vl*sl_Hix^a5VB(-ygOlJ!!eatCXG2qu#3`0;wSScmhrC#F+G(T=s{~N~+7?*~0>FS0M8~eE^*hm2 zN{2GmWwnosYxo~3s}mgtA9xWs8%|ihG!_a-7j_1AD=H;bb`R4+#!#cw-nj@O^6MSn zP@yx+w?d=j__8o>g+Db1Tbu@-N_rYD&chFv*qD4heoAv#PP;9t5V5v*nRpeN4|R0E zL})CnY$%wV+wewj+y1q+_`g`M{58h@0w$T6{>ywN({E+Z-}Wni+pqj>zw)>J%HQ@Y zf7`G8ZNKuj{mS3=D}URs{B6JTxBbfB_ACGYVZV~;zpL!Y{O`)1%>Nx_&k`jG>m?54 z)!7}+nVdQ7<7q(NK8mFM9$0eZbRU8LM=tF@#)@4_~%#8+ww^QH)750+6LFXEZx&BNQhk@(Y{ovT2TUhAFK z#yt5v+)>gF7S?b34HqE6SLumlWTulE;@PUt>YiS)-;m~x=>8HrX1cSGn76pdW7@b!7+w0pcHYE@`jad z2^4t_ZRG-i;g=Bd&cY>%idHb}DhQ6tngMr9<4a8DF66hCPUnuWvVmg%d@7?|v{~@p z=;Q99qePP_NJ^tbNE>(H^Qa?Rqkcqc$+3yG<;tm9XQlHqBG=-V*8T689ZPRcI|%2c zi*>3+Kun_`R89r7FMHp7BeYfp`P`u)^^P@_a&ph&b>qruMP|%Pu3p^`q4!I*RN`s1 z`E}$#TnBBnY%6VM=CEad{>pOL|5lBras>L_<4r!O6d9ex335X_H*~gM^K1) zWCq!kzxl-Nh?7K9>1nCSQSwompTCnSDLxlUQ*}g`W)6sZ_uWIwYa=RatS5W{yDdd+jLLOBggEW(sA?Pi;6x+bFRAL zth#lLumNp^2NyNL0#x$Lz6rgB!V}!PrXsgQa~{Xj%+4wPZo{#2_Kl?65asKXUVWNZ zLrmL#FhMBCLUWfzo#gD35t&6!fWluW{{0#%e&K5j|D^cG{7=?%|F_%ivvF{~`MYgD z4hEJte_`D3&0pH?`@1%};75f&_SOG~4M0XVc1G6!(oBDye_aP4iwlbh13*AP06M@Q z;B^V`5da1X`qKj)IM72tLqLFoL%>2oK|;gB!o$PC!oeXRq9P+8q9DS-A!8z=prK=6 zV8A0`VPm3WqoQM=|0Dte25bWk0RsU6gN^`)fc}5%UONFO&|qYs6<{DF08kVVFcgs2 zZU8<21ON*5Q`~K`j zg*%~ZDNCAPRnLPWsU7vM^1;<95p3Nmwbyjkfn~hJ{ho(W)8otlH5ngDd9YTiS{qDT zTQxX={XXu4&234@3ZXaGpxdq!oKPNP{nqj0u^rqi088N^l6{~gEcd~i+BTOR*RT#( z-!?btgk^l$G^{t_Z$aGO6Mz37-bVlyj(!9Bm7leu>!(P6HV3vPxjscnd=p(Qr+j>_ zx+ySo)#t{yH8u&{%DZ;&FvcnMtFW=WT?eyh_7i>ZYS76=(nJ=Q6^hvOo{9`xWHSk8 z+f>HRl&}_Z)??#N+*Z|G@syd|(cVsWX=hXutoRWnb@~6BDD)zhtnIbyHm`B7lif*{ z`0Tq&FPh}Jq#?E2L+co$lT};sbLYE#mhg!&E<}_o5$mp1o`~e-DtySs}R@#5MCYPe6IikUZw?pxjO8= z4F8Wfg!YmC!Z_Flx{?0x|Aju`8{>PYgn1gGv{!(jd0O~2S4)Ri{Wg((-n;SH@a&B` zGpWaEgVM%CwRQj~m2z72h2!9YLu9@gmXw<2w}$r*-{aT9*auvfwkLMg?ZYY`t46s% z!orPP)n8)DzD!&b=l4m@7j_X4O4k|unKcrw`f{G68{6E@=vuCmwS%TK0T)%IPV>NS z{IIaoS`Lw0U88$&%#>t^3IO2ok`i-}F6}rm#-~@*eCd3R#9Yj{@0_xwPv{TqnCqx8 z4xv^+e8%p-Tmgin+4m)t<-_NQ6Q$ZxKs$51uISV0u*ZI^uxG(lVO$Z1!g7A@}6|2@#A1p#kJGY!3GfC6bGV?g-u#(20BnrzfKh4a@)h85KX9B%v^jpwaXiH9sM**?xI!=LAJF*WUcgb!9@~<#rZxW3g^rH>qns zW}h|RZks)Ih(0Sl-Q%D=AWB>u$7$Xk;!zH9^ktX#cae_T@$A0&tFC};XHg(uf{kd6 z4LbC8RCPZpjcGMh*AaORp^r2P6|uC1>D}*|by-l&*W@Uujfci`7KZ>_ZU@7&{by)a zNlp8N&s9R`SBX8)3YDkpsnrF~{({Rn0r^PvV29CqYVh@K$=LQiFP?a+bq%{?F{B#z zeNWLhU>g$heWB&7aM>rKta9WeWT6`HNNW` z=0`-u`3!n-w|Rn{wiJ{(5AjR+@O!BtsVqgTh66`e?X-!rB;QE3Z(d^C&N@kd=EsMK6w|n5${6WsNtR)6haEma%wNwmamk6r6ac!so`m730x=<-fvis~V-Ix(WMC z$eWn8$|6oQxo|p|@ZwOGrOVTaYu@u=5Yt`xPKP?C-%T7*f7G^;kgT$eO|l(=eM~U1oZ}h-uKx3 zJP!asnTo^ZN6Afw%ch(b2XoG>{kpscI$L(eG}kh5%Og$2wS+le=Si`5K@p|fGm;XX zmGb09t%}xGo4hudf98T6kT9)$S?Bcq8u3MHqGRz_DM$q0Ce_U1%u=uObFbJj5sP?% zw{4UVq4wtWc6!=Q?MvZwUzvlc+vC<)-$7jXSX(t87tfweNMA3Qk*~01`eJ>hma*s+xNy-dEVroZJa*;DrZbM$VO?+ zIP{8j_#Pl`NI>i$8Ox48V%BRew=f(cZ!LOOU}`V5wy$ySm^`c$Q=AwQ=vO50F?D7< zmLO2IMa~mTk^j^%eOG$9aOy|F&QNe0s%BbpFAgDZ+#f`LhL8*a!CgzQ05)f@QPuMS z;3)djO)Z}*<(0&+@~vsx1wA~5jv6}ixKENWmZZ5pTI{)2N~j;>83xlYV<_FFBBi1c zW;Upet10peByyyuR;I#K0;vOGw@|) z$Immv{z2jx_Cb$Md3R#_#q)&KJYJjaZ0qokjtPtX$X}CtCp4(fsc)v?@py* zxubaMlF)k734ukbdXUN-IBr58E5D0h&BBqv&;w-gXCduht@(xsq?LRE<8;jhI zhw8u zyPARp<+Aln7RTA?5g&awTrEag?PZEsVFjmf49Yo$z6(z?72>oTt1w4VW)bcc_I^@QC$7UkQ6oO;WpHLLT=|8?S^r zWV}j<{rqjJNb4AmRqXEY^iYw2{1AK`ND=^sA5dmTsBLzyS2|yJX-7W_%!5k8xbYj? z*Q+twZcrK-cX{iYPFXeL(kd*C!u`jeX)BDA5FSJeVDIxH-vOYw#?e>>uv!u{V;IZy>dUhZdv3@q`bByH zY~nJu$v7tW6D8z>Owx2U5w{YHT}gT)QVquwSw)&beQA$%;>$H9ZYbx>=7M$1EyG98 z`Yf!A1DBH#Z!3@*rGCl@Z%5eD@9J5!9o(e1Hqzh50n8(Or+g%zbt$;!x}EZJ%URxj zi(tEbYUh#WE0Pw{M=}ewT7@T5v-|d4pFrdOKxgW59<;Mb)Y7vYQS zPMNF{Kog>w^2e7+#JRTr@)QK@P_Kusb{=)}Oy<tGadvPU#f@MYXiA<>s)BSe3lpVUeovL759I$u)Fl30+?A0g>x?`1_-A zjVu0~KzCoOr}rrH2-^b~7XAFbmdP#?yHU6!sr@kVq4M(HE~>Jmtf=1s)jMzVE=2*N ztb2doIOYiu9iZ$e%dddUIg03J>jovpDZESBhi>7LWQt~tK2iUrg)7l71f3 zC-C()9WKREaR4B@;~Ted@P6!>A}egCzS^VOJ91v0$R7^WYDDSf(@B%AC<*G*s9md# zn#Qk7lbv_xB9dn*z3GB{TF$FI`pu3{A<&8hhd=mZmaAwTSWWJ@}*Vt8D^qcy;~Ud7c(`Ri7~P66NuM&nxNm4zX~OD z3Lq%OU2fYfahsb;l98J$pc;vXx!#=%`n2`Vo2Kc3tOd;L>9I0qes3;^^Tdanhu2+S z+EmJgW5(DzMY}qds78OlWI1Q6R;6KAkgAdamt(_tCI9rTy&egEt!0-f$>~X+PV2X( z2f6xvjO$t7xwN5{k+%mG7IMW&$8BY01tX?m+IW5SVz@i-%!@dYHEFqsyYN2xk!WlO-tDc;KF&cUp{$D zn3~%A+3z*Rh`H186~(C^hi)_Pa$*~pm_6?FeOTRT%+oh;8Ozuu>*#yzVQ2oND_)s4yivEU619x% zYfC;|lpOB5a2!(1Bb8mg!hNLP+q9&Yi2H5@7xPJlS3v0M;nlV>x0?OFV(DxurPw#A ztPxxs0{Pt>nZP~lU1oc8mzvMN&fdQStkg;ug(X>+FAH9uvrSKoLW3$tl&-b?l9_@R z67RaFoyj++t34fROw>pXY%vKF8vpZ|h1faKoUpnGnNs&&?`?)@fP$;#mnUDLv<>q_Gckw}{M zbgSL&3MAD60zaF{s+))T3I><`q0FQlhDy;Z0Qk6FLt%=$0yfEF=A7~|eVzs<@#+_l z`tO{0?5t8@VixM-m1g(Kc9-%5uA9809nx_q8wpTMpI!l02NK=8J4oX$0py{_1!WMG z*D^{{;zHu*8e{-$kG_e^!8VcMx`}mnmyRo-|2GC81Y-}hcBb6DkE!Z-b$MB=W_!b) zqAo)!vw@Z70;JLd74J$YEfc)FDz6E66{H)GSU-{hKsM)}?&+ubSdMm=;$Hz-gt`^u ztZoYNqg;4ut-p0xH-Cfa|Wdw>N*z*P!X zWFW2p3IYZS0SW;QT+9GIV1a`|06-vt3n{1=$e36Z3~xR`5wo(rCnY0iB>BL^qQeYa zz<>rWZh%05c2vO-t$z$P>{WRMm{-cEvW^ssjcM@0Z-gtJb6+o-= zF&9b`a3fQ#1nmytT4ru}1$>LhJnH?dkIAcoc59evZV>r~C;F@Z`$#e}6%iY@yhnQN zGp)pC&#IRaW_an|qa)!VDTgF7{?N6{l5)`KczjBhO1$|g8)1TN`;ruRnc`Q#of-c= zH_R)b-c0C#d02XHwS-RQ$|4SabL#{f)4jtn2-LJ;6X)F3yjb6t)js7GShZByLB^A_mlo;7h&kU_CICiq9YzzU%77{0AD6M@e(E1N|I?`c*#e5bG_HGiov+3#fPI&2)4!#Dt698v zigI7OEUB5IouYIj2Uo*Y1f^t$l}=0Ej*!>b%RBzqS35f8()&qU#&6GT1NZE_2n{V< z4iDnQ~lx^yW|DpT#t@bb)HIhMf3s<&dOJ*sakp0VDwdEB1$&vRoqW>{-t4D9tqz~+}&2$3a5gPKD~3)m5#CR zC5pVyQHUAk+6H~ENLIKy9q;3oouqO-SgWdBC_<{0zpT}ui164)U14ZxyDGdkuu17LlnTxeymC`(5Ac|k{>_r*n~|y{OzKsdsq`B4 zsqi@k9%1w&CZspW1(;clC8MCZf$?U677>e{MzE>5uK@b;P73WXnrdEOyMXeKHAkeO z2)%J{LWD``*HFuhI$J{(dwa1KHepu;eG12QaG&Xx<)_u?>fX6)Kf>f4qG90b(M$*p zbQVoSb<9j-T68SF^wbElYO=TqhwNi?yHljXC)Cm3a#UdbjRR)~vAgDb$`6TZ* zQw#M6REpUtOa#nTiYGo=B#RGr=u%{TaUiO?1UGQC*%rUv7ed{C7pxf0G`gQFyr4EF zi3v~pT{EUQeAie>pNvPgvt8UDFp%vJPi`JuyD~eDg8jnpKyl}`_aC@CxQt~YWTvLB zuI?O0)2r{k8V^vuiVA*v^kaMDF zcSp{z^eB48H1>rM1K%hr%D~&pPBj^G1oq6|P3CtMQix=KX7y7_(51@WftW$fnz5T0 zn0d=a^6kxd;S@OJJ5Zuv)^M2 z%eMsB%p;)+Tv0PB(1cc^EM3)~0#`>KHE3?JVSb2!@8_wrt1Z&5GWiA>&1X{+L=Ky@ zGOd?$g6v|M`OAIth<5+B#FHr9OQ&nd(Mylj$GYKbsaebV-05a~(`5E#u{R*FGs7PX z?+vYBIKkv$JrzIx_@?YyDm<$!;i8)rYXY9)MG3fE>ij!c*5lz5+~1yL{Wb zr7(-rOAV}7%j=@c=N^Yiu@}t*6vNm^Tjq_V59oe4x9Y>GeDLG#utu*9h6Q7hqvr-7s##~K`q z-)u{)a&`YoG$2keZ9$sWKVy8r4@y!K*0co$mcGLrxlw5ti`}yAp|CjBrAKS4XhUm~ zQL82$eAzO| zqo?_-h*>0xDrA_Hi`3>*)f5|wI(t%|4kvG%JtY-Xgexa==Fb1tshR`7Cp3Z%zd*aG!q>p3;uX*>%vp%K9BhnTPKD+y z*VvQ@T#-l7@X7?kix;qr%F*Qp4tpK8NmS z3SowJh7qsubi{PThPkWjv4^>?+^VuuXJxOY#@^cgd)#~_LuIrAqso1`lR)|;47;si zn!GV(ywb|uVgwy4otHOiO~*BL%GMPetBVTi=ZK;+TPM&`=(TwSfvY^p8b%bhmuODx z1bQtw6_eC{^a-=i#2~o|i8ixpo0r7qN1mSy*z(9Dh=_r+S8^U&v@AysoC0r;Q2b=k z0@$F)qSPi~;sQ+o5v^NPcFG01J%~q0N-WuKzCr?bVcAj2z!x8fJ4l}r3q^)(Nb@*% zaA<$jGKH`hS%%qCMSN3+W`I8ceF}bIKV*(3!`oxqiKe8KcL1Mtrb$@3fx7Bpp>aO4 zss_VAb?YGKOeiZhT=-e!Uzv*p&(>lI)v&8_+A9A&CPFRmDs z0FdRE8>B#PD;Aaa`8F~qR7MJ~A$QSi! zOO!q33Ks{_TH_v}Tln@t3z$ByfUt#Sc0NSQy6APxk05slk;sLcrE?d`0B;Hn6$)#>WzW> zT$Cl9r9SI!)=E}DJ%~1`ToEewW}>A+hKj}UM+X)8D}cs)1~2sMAo?^;z!bSw^@S-t zlW>d5dvj>{cRIRvpGR^LP9$JOg4a%70S?#OphZ>@F4OiE zn{#6^MkBixNl)XtWQ`>HRIIS2Ki4jPcdE$v!H}m@zM#v;BUpbrI2H_dP98Zjci8{5 zRfc~Qzu8C_RdO~IN=(WiE;|IBmfK!RK@uoLwWei>;G83$3FFx8S>75J zRfvA2_DtkO^zd9caJuA*a8uwXKXfybS`t`@61Lu#b)g8RvrF*-Gsx}h8+Qt^BHj72rz2tZ*67P$1tq*L)(7^sA?FC(@-Ob3sPUMC@Agb0@AUOKrp_oHdfg+whC^Z=C z_0|xMoTEzd`&La;c~e2I?(H5&BGs5mgVIy$K*dULZby4k##|0?TrZeT64N(Nwh#h6 zHGSv8Xh6bHpaWa5y&^YOZ3q`anOhB&Ndfg>?a~7xmt|e|#!}|I12S)MOvFM;9mnjIhbg~f3%t}f zDPFGzXdI@Mg~H&Bm_ukJSjriCJIQoJADW0%s0v73`>rp-j0&`)ECl37eu32F<7Lim zQ!AhYMuAgbl!NRFL?Qok|=1?p1wB|om6lW;m@a*cN za*~={8BU|E*8ovv#;w(9sj#WeZn3mSpjKb0`vUIHyw8!w0=&njO!+?I-e}}mkyYwv z@WdID=b!Rg=zpM(%bG}kSM?&XF!l*8>bmGLLsnx6TNu0cdn!0_MxP7YXL+N|;{6if zbDZRUTFQP}ss|VFL2e{ga9&A;D&X9q(;w287^OQTwCeDoMH{iLUSl}35O|l#IB1R; zj;2TF9XLeoYYlsNJ#m-wyyXcI_?A1KNrDS{r-uCe%q427jv18flG;!`P?TV>31iUh zV1z^o@JlU{H2oxXS;oP1rBiiu^RzSIbA8ih7LQXL-Sz_;Ob->XCEfox0odf3^!aR% zp9|`1cqjBmKwT7%3|WPl0kWGU|2wGCI}0v2X3AVJv~s>1ceB(octW0WHQSpWR{q5j zyff;gwhF1>xSeP1yU=neDK?%OJ_7r)o=5w9Z`&&iW#qIEXEoJU*@7)Y_n4EO8ZDY= zs9hP#T;v7Z~&t>RT5OpC7LPgxKa# zTWt2!h+BR2+FlsGNg2wobOxUMi`mBQRu zCTn3-yQ7VkDIs>vIBt)m!LB|ZstrK%J7a2JK*>wxxA4^Di(ZzSX%a-A1cEL8eclLb z7r2t441_>b0c!hB@ZyPr`xO95EqU}K$dH-=`@kxpLN{iKEwN<5A^1_zj%;F>MfH}W zczi=GQt9n+(`r^(@_3N23cmNIGjN4qg{@xi|%FX&4m>8eXa2a)RM|5(MLB^~*f*3Sz*&;#@VE)O5@q zE#LSO>85=?(p}8at_mZ@H;u~Nl-ATZ8W6517^(fVvc3c&^YZp5wToI|CMoXr4FHe_XjGDVdxs?|l6~w;~i2EW9P9 z`jn(4a$|FpD%=8piPc-S?MJfu5euLyD{=;o-Fy7Jg#foV_%IxTk+^WMOrMxx1el)Q zYE_Tn&WL;~`NYwfsYXLZkww)*#NYH`SSZ61Jdsuy zMYyR^%-VRJOEOn%GQc2VS1jjUvB-XWJ)%AT&MhwYS@|A{D#G#}(fv|Ldx1NA?_b5ITim5Njc=S&z}?Z9uc6JT zWIU{xc!^=;(W9FFf0|&lSLsFlQ6B0(VjRaE+))7}136eoDR$5R5|Y%*yn{O&605nv zsf4NMR$y0Ts*tT(TV%v+Rce3lUq-GgPb$>dud`Z){{2`3g|r{W6}31L&ryePzUZoV zwveW0F!h5uYG?QB$DX9_xR^mzjM;>3&-0qax(}THox|I3leuhp$BM@Qb1|*7`Mk`hJbm$FK6JBrk+BDONT~+rW8@N4FGAl|p#~ z1HN2lV@BsY9jTDMU{Z>ge74Z^Gu^{+Fm88)!dQll^$-(Mt(##Po?srFI` zztawVnHG>;cl1qgF{J$52bHfNxPHx`u?(5xBH^R({%2>l3fENbcp0;`u%saPKIR`; z|DyY=lXjyNC7?X+4_Mo~{EJU`kJ_veMR}9%!D{R#K8xke{Lu3qEtqZeS`*Ng$yt`EeP&<=o>F9f_#>DX5mK}Gmo;zPb_k? z`{e1@1P_xiQ&lmiG+@t18gC?4QhZ^-P3hZegF%yW)K(lT%VQ0{HRWUJXGGzVZpH%^ zT>J^gp*;#S6K&@Mhb18}NkAt*|G~{z zX5vZwC9Kao!wdKwN?Au+Eg$Bg)M62egcHl46mHqsf_`6T#ghKOE5HepJ5*0IElfxKEC!8^6{2gQ^AShq+>OE@E# zp;rJc6P{toiODQ4TjZ74n_+ltY_t>$mgyvru_mICe@LMcRBRF@5jRJpe+l7_W)BH< zn`^$y^Ek(MJ=S7>s`1~7O#Q6Pd@A`*mAUNy(NuDOggKA(CpBQ~7s+3RzyO$>`dQXR zJCqn9ZJzG7yV@|71PpFVJr94S{wkuXXjh~w=VPwm<)yu{P+tJYCo?iC#4%w_kgw!X z+f~x@c%7-VQQLq|Xsl6N7sGXQS4M5MP-rB+;=HLogD9d+x4JK~N1=%khC_=B;D(B6 zj@#L?5Ni(0LJlm(KXIkG^&Ckw{F=wq>bk9K_!MhmJNw-Z-pc!jwT#u&O{>y=QNFBu z+H z^|zo4)mms+-ag^CR#{?NoLF@AV|llppK6rNTO_O0Vxb{;kJwWsRqe@mJ19%kTdwFE z9u@l?haQmIteeky-c+cEz~x};-mP}7_RqnqX$G07FGe+%bfsw&t_;RDAZ)VAaCnv` ziVDRe`07Ae@@OyyQ@jHB4S310l}UB_mzi&n= z%m1K0){em<<&wyH1tciwp~YV5l`<5(;fmupQYoR;7^cPzQ{AFwp;r8M#9zvXv%c?1 zvf|1^Dhroe;7i#T-e(1x_OW_MZOuW!!$d-2p$;1>y!gYTbn}>DTDo!wU80xTS_mJX zfT%UK1eVK1T@!+!pTVBfpl28h?v?Oo73DSxaJicMS3r>VME&U%{m`g)%^mwqO9UIa zyU|W4ytHO<>iZMY;#&t#uEw&il{c-=BieK{fqqY!%_ym5%@{%IP0+|#Bom4lol{x| zTP&tYhqg|%;5lVY7(vu@n|hJyp_nr}JFK*Ewsxz~KLI>@Sj~2wEiM!NZIo_}=+9<{ z;!M&XGuAobL!EHX&+^8l*f&wvRZhj6Ju+y5E4*?Zb}c`?$$QEQQNX?*Y>pkevLYDs);A0)DQ>7 z2_^vgld&|CL2!)v{jImtuXB>{biqED@Y>5geJWQ8^O;~%XVe3Etn|WU_Et*V)yq#A zd#9y#9JJ0fFAH9J_(KCCNs5WP@scxuBOa@DZtHl`m!LEs6F!oLXS+FHBU37P1(Q*! zeGA*bEL>SsM6FiFE+v!WUiS!n9J*Hul~DAD)fG7h6VuSeE8t(G^!n7NZcf=_=n7#E zwq8PQ7~VNdWmP}9bo7lUtYLw^ADuSRs(x`5iBRK)Y?IqB6049~DC6l}skh6f`c;-x zJyJMh?UUfVZW4FU11E27)2Q;*Z4b}Gi-<~}bHptPm*PWlzcSOXh@jJ;nX{E`L%Z$- zapTEpX2&Iw0dgkFn3iUtPy$9-T+!s_(6LADi@cH67gcA(mAtDWSBEldcSh1YXl6`q zledQ^{0Hgrcd^fS;XpN_r{>*9z37xjR^#bm?YP`3B6;Vz11C@ERZr=$g7mQiEAzYL zDZV^wzTDHY>7$3#bOrYR=;iCu<*N?7E)Sf3d4FK&Df5fa<5(fySi#b-aN(MpFK_54 z$-j96&if61U}3?+HNQ*WIdpD?e0K-{y+H2-vYUReIW^DddO)0 z-}`i$t(3MM^t+q3^)@=7s-nZ}ucZoc0Xy?^>94tml+`a~cO4j1)i)&BTv{d6f)%{sF$A60G)V#UC9g^c5NGHq{*_;&#&t68N zL}v^&$mW(@f=|nVcAVk;vQ<88vf$?E6G?)`BwPfYAskJW1k1$Nn?xl1%rz!mHC23d z$ooHvaGA3b7`5>OU#RPG2U!kS20LvS^TlD)a_rtpDB>zOi)lBoeu~asA@J&foe?V2 zFFSv(&_+8KXpwE8x(-~DaK%=LH*yzp#RB&^9Hxe`#IVKGS}n6y91`&YeN1zqww6<1 z?xX;PE()AX>ZA#7vrS)W04}o}{#s@kI1Z5!<&!i-=6{1b=yBrTrS+07u`7W@qH(Od zU3U)lNpyLH{Q9ym8LH{D>P{Irfi#sGwhqf+#t}z% z6#T1xJhHT$b+}MJ0YU}RRLjd3*+6L?91Oc63TLj9-A>ll&@dUv73U%}^&XU&lR?Fg zt5VRz>+01yfsOXJs5~5!@PZR&gPjctDq7`LN)<(UP{bNh=HCiADQ1`8oq;MJbLRq@iQ7(Rq~i1xXjdC=HfWpRo7fUdsL$D>I8l@JX@X{`$y_uh;1i zY_X(i#phxdHml+>A<=`Rn*8ImLZuCbkq8MB8AC0j8j6o?{F_l~X6?_B9N#oE(=0%1 zt*Yq&;bZ=whh@f_5pE$%v;SIxX)|#y;i?j&Uv}F(aiKbmqlEajZO(T;O#VX{oZwq0 z<^??T#n<<5x>axq>|X({Qy@B3eh8TsAWFVxn&oP>xNG}Yhd)w-BX*zll&Do;aytVN z$1&~*#)}%7^M9}dXj$Avtc?F`8YtZ2%)IZnOZIIixC2(8XS5o zX1sAM#K7NvS?}=~#B`#DSq_V;T+%{aXRVPwr$(C(XnkO9a|OKwr#uP zq@#{Iw$cCU@BHSyd28m)`>R&1TBq*Ws#EvY-Fu(U-sQw)x~1vv$LA7LXOd_Xg1g$z zJE>wk7_XdVW6MFCFz6}Viq_@+^NKrj^WAwo2xC$nJvdhd?s0ey^NCq>3mXws1SUoV zB^B~A7Hp{je?S(E_XeGuO9LHH_SMUo-u+w}&o&yJmH4o;qxxROzwu+&0Q2kbQv4WH zr_P1d)}LK5Yqzo-R%g{~JNO?yKrGlJTyVs<#zpCYBBz7+Es6GPaa?VCjF?s{y<&Gx zCnu|d`LgyE?ORsMcb!pO_sw(cPM?=?G*|aaYBsu9JNEZB&&raG2UspHh5(HY9tFI| zY_l-3t(p++@;Ynu&I6WYv;%U6h$-`wxpOFtIBF#*mzibD)U}0e33MX@NiDiDsCscK zT98OX&%)<)B(9<{ns6-5YIObvK`3;qe!)N;S7qw&tP#Hc^+N0_wl%QDVbIjH=dm;o zrRPdo3Jm!g{pw_mqm}Y0WwHkBShd=X$xM9c!mfr3hOUH+>d&=HC1yREHD~nnUV5S4 zgHG0mNo=$$u>L?0$AgT9Pl}A{gk}wAfT3Y8&tWsss?rEgM5a0PXnzbmu?sCaMrT`hVOiC|AwT18WuM)susz1tvGc7aDGzv7 zCETPGd}m2%P5Xm{s`5j~4D6oGAF)HGdK|Mo4SG2REFv(*w^Q(HiU2Jb>stApuc>zn znwa#Z8VoqNz3TawR&}vX70#%|*xRhIzqarm&YkZVwfv9m1e}-|ojjaGVQWQHD=)H8 zv^R9gq24&6d3uJ#+#8yhX56ZKsx&pSYDi~&bl@+Rj3&>=sWu0)m8(#P(_#@i0aIH* z{9nH%|AWU!z=4aa?keRNl=ejN{VcCa*B=m&qWlXt(_&<}kiM}pJ=sXA#@ZV#ezgnx z&6;=8eUd~YQ9b^!LdU30Z`#$Q*g{v)p=EW<PRC|r+FU%p0R;hc)-_2g-#&zSuAh|B0!(O0Y#v;+ z{bwmdH+CG%P9elBYSg=0YSwdKiV=R54^yHPXR0cEm#vIP)9Le{`>oFom6@QSzB48Cin}*360X2-eg-cN_OhY1crU-8@=bVhjH)YoTx?nAoeBBO7Ul5 zll*hRGgj93g(DbtMsHCG^#UHmfbhNs%fjl}*Jkdo#bn|&Xznu2l)=|Kx07)yHQkZp zNSDe5iqnV8K^u{V=}PZQ7&e}W?yS+Zf&~52M@RXabX>l0 zw)2~)rs6&&`{-oG*qp$%Jg{t~t zq`LSa09_x-hHWyETwkZQ`q^r?FD z1+^j1Dt~7VY7s3@WA8^Su3VT6Hzr0|<_dc=XbpD(btF4%<|!k(FuKlHo8@-;w0QpV z)BITEUM4|=0_wuh^ehfeEvp`~2wl)19s7O=V~}F1M)c`Ow_PfRTUM)@0zqmc&co=b zC~x)g#YA&honOeV>tD^Ck~1zZ(@!taQNOA8Q%PQ*Tn7MXqG7ba#v!>@$LqOmYTce0 z#{S><6;c>ixWzWd|9ekX8i2DndKH&)tI z>iYbznST&|&)#l8WRhYy@aO#BFo1bw{~!Q?FF7tiWFYUXMEB{$AZ?_9rW+Pg2w6%_ zcVsDTl+tWVSek#tXUUaC52dL_4z6?yT>^IKIQD~qx<8aQutF>QL9AF>XY^EGrs-)R zO(Z^>P>v8{<{BWJgfGDFFOcIO*N4#c>^9q1_Sxs-ngwgxcfZzNpRE^}uRGknYz^n! z)7Vw-ThwWj#eYOPiyPX)e#e=L2b#n^+`&G81j)u`{xa*d~ z6|H3Gb{}fERG7N!e0Y~x34}a#G_RC}w-{-0sCwBd7XDziiI@s&j0L68`2(^oLyx7B zk5-aYak*hOVvsq7PGLEH^R&?vDlMAFxJS*c8@`;xyGk%;Z=qYKLtT!xs+SqpFnL%F zSt;{jQz}v+%zCmysn=qeQLBB9Wr!uyqr$z2Aq5lLJb3yG0)%ngxlg>NF#SGf|0USwX z%t`&{$09?!uWgyC22LnJMfADPmoD;}bwYdt36#3)#u0ffavZHwsLJ4|7X8NTmM+p? zs?Dpv{G@stQxddYQA520fYAvWxiQtr6{$?>?I??QbVi@uw49AXhwfR_8SFW~Px*?AF79(D|0jefn!=go{e za_-l%jz+38$SdhO()aJ^pI#!HHt`9RWYU0Y5Wtm;VagcSrC6#})k6wd<4d|p``Bq| zx@?sU5AEg`eRHckZ;1IZI)_zeSu>})wy(-zM1x<-<3<4p=y4s}yhcx>QANUgTLhA-|!;Qyw#up$Xygdj|lD(f%HJPXMZWbCE*t;`~?uMBnqx zoD(}22JKSI%7O}clkr+tw{r)B{3UGQVnbC(++4TQrD!9zCc>_|79II-CeKxajcIy3 z;FWOWm=GERmlmqyGq|f&Ag4qFtGs@1*)YIMUYNG+NH4cPjBdsBJZSzGl#Uqb)Refj-9x!ysat66R| z{mTIu_d&m;Bof}xg3oZEW}3q?N$)Ao9}ic7&%k3r8hTZsj#>^n?Wt~Ikb>i#h5tPQ zKBGlo-G8S6omtPf9C%cX$o~KQpiZ_BDiuc7AWHJ!9y!0J6Qo`#{}giI1w9QMO-v;$ z(z8?%ViY_8shFINSbqdccC!IjznF??3R^81OQ=KL>q_LxRUCnixLXa1k41qqp8zcB zxj?rsuck{$leQ<9+R>y7y`sNP5;eNaHg3veus~*Bvdn? zK+I&Fi9tPU8{K?Hz669{{8UD#q*6wvt_hV)hkz_|bO;3xEmJ+qGk;}%5XNOSJ|AHWYEL~5M^ixl#+vH;N7sVWa4 z4@JxDn?P_t%yBlaS-}lSk`03*gfGTpxs9qL;+QTE;q>@iFcQKpVk9~G!XV0nQ7Vn*GAOc)P{LTETghRDtzLaMc3 zV=J#t{{yn|W8oX2-nMFUc(0)&)pU-!qBp(c9SJqWTe$eD4*ISzqwBFNk1`28&=m%UWLrOFHV0w;YQ6_t;>>Og9 zd2IO;YnpxZ+dbm!&JvC4)%+h2-aa*lz5JoD1#3bB)=D$EimIgtxr&Muc6NSMRaG^{ z8!SQeVt?Qk0_sN5_L{dTW&1cZ;2>JqdsxIaO`~zP$UPEQEt$<)= z-oMH(^uTK&YBGu=xv{_up$$k{4USNf|A5@afND*wf|LD5*X4eCT^#rlelJ3rZR!bO z+-cQ-Ck5TZeSk_fmWF~@Sr8C0@LWUsH20jl9gAxoH@=Xg0@n-6Pbo*-y3xsz?-@w?j@K5B&3q#&=vGajFkaIqJs6d~gX z2Wb|L=f_9+7&oW!7@J`sZxA8R?}vp;ZRf!6Um!Xs{k=gJa7=%nW$pNC$o~T^#n$02A5BG5WsGtmfq2E54E|BD|k?fFGx{< z*2*_=fk5shqilqs{arb3-|LXPS)j%K{&_ZXOdA3l-+4(G%tEh4YSQ_9s)1hRfsA^p z6$f*-QfE(+k;2d>Gqa@~MnSeuZRtmZs8E_WLq>K|A zkrGUGk9m>Ehg&Far-Y1`k!faM7axu-+({w%178Urj_?9H;FS`Kye#`Isf4!+Jc@CC zsCJikNo0s+dsA(<_Y$kPsmsCs+-`y-g+ z@?WyiO*E`KdJhN%F7M&SI$%`DJ!n&=I>1n4B7~-`5i%)6EVJY>8QF zKrNjSpdPeKPYQo=RbCvGQj)Ptkx-5}st|0;C9M(g6Ge+_)6@vpz|25wS4I-yRwF5Q z$Wg};?2y4osPyQ42atH=g9zu-wm^N4NC&_J=rh4IeS8lh(p5Ao^ok=g0U(b)AMM+L z7ZV6mMM2VFnwz zNI>6NM9GMS)rnLzaQ+(7aQ7c~8SJmSyyuxT#Ko~-<|4Q-3@k4E8oH;5vbP}>@|ec+ zBa~$o6uHvSr9}+M2r51K7tX@58?Ea3BIq92Ze4@5#c?1N2k z6j9O0%8_F>WPTMa@J{_7pF>(U@J7|_Vf8CG{~8);pc`rJ{%mm(!XoBq^*?h_-?QBUaU1TzYB_wa3ooa;}e7ZhCMb9q*Qk)5_c&jW*X>hnPj_a0EFen>-c^moNRMZEMyUB9#Ab2++d=?Sj(!bFmUi(V1w?^*8Jj**s6-OX9LV4i zR_66pN~G{;MyD~lPF%UYSIT9TZY8`mgoKQwROEyahjQtdsR-InR#*&N89FPGED<^@ zmU^tr{w)Emdi5u%3OjW#t1ztkL2>D^r?_IQ-Hh)@e74XkAl z5g=%pW(mTT@|@Ai@w*Wxl~8l`AVZ03*deem<~|1Hi&k~xM!t8x%5Bs4Fpn04TSYAE-GHAm|+1&lF&TmY51wu^D8gt=2jU%9UcJu73aIYIMXxb}i_BuZ&q~pr3S57sN zrSA>U{gvo>s0blvn`K5EK3?PO9h>fk>fjkWPk_ zrf%DyR9jgB6&Hg2ETC=&kn`7eO75bnIA6&1@?Rw*lW3xFxwn+2mKlWRE4btjLOfI@ zX9zDdaMQ$>jW~oIgrV61!jz(;0gwC%>j95aWciJ}Xp81PYWS5c4!315fK8{#+L7kz2GE8Ey zs#-T6VUVg;vY~@Yj)Rghkc7$*VP-r_@GL7ak7ld;TSbv*ng1pCdSSpDX>zeI(XL?5JX>~BS`h)4p7 zom^XX*#1g>Ch3-2dbh^&X@_jfrObEVJ zmAa*jJZwQO8EbxZCA)v0b*Vnng&ZUJ6V-~jqj0oSnr3uj#t0r%3tmf@Bi%mw3mrzK z>xLWv6ZuU+{)3;VKhqw(zS3<<3)iF(Kf;O0e9X2z{ynSeJ3Ob^v))|d27|@;MH=gY z`&7m)ui5kqe&dmE+`5Z^q-{qYY3pAC(&4!u7m0g{P8-C-=`+AN==O_*I*2U%Ms~AB zlUBtVj~^FF)~OjS8+59yCaoeBgrcolVI*U=4Xhss>o~=8o#%f*U|MRd?Bdpqz4RMh z4*b(>E0*bA_5YKqf460_#%4_i>n~fU>-MjeG=dV*ShP(-llW&nO@g0S0ap7pb(h zS^s-;{@1p-F!7t$Y1|}}ny(xUc8fMbR^;hWWsBz;aJnxaokQW~m6A3Nrt%-mK z@=zuw5PpsPD5Lny%?bGFajj}UVCxPkJTk*Q36Z}iVZ@dfztrwWuxm)qPgY*9W z>~pa%C|!@5gBPqsd89ad`M5#P2OXFv#gj8z3hpCB`(4LhQL5}yCbr6zNIgrGF7L!D z_%9V%8!oaw>H;V&BGgg2QGJjGp>F9p`hid@H~e7q)ew6&&tIYj11f%_w-i0`gAG;( zbo|CZ4?z7vNApRUuciL3C{$ndoEvDQ38Wva+w+DDH5k7C3fmX?-;mV+$%3{1fVj;6 z!#40&=>IC^e@GYq@5Dte(X@+Jn!Q7?AYW56FB9Nw$?Q@02Jcm5C%1`xmHHmqW69n0 z1^H1c8P6)KlvvHD5^$VynZFW?4)hFHTSU#E!HS857teVrLLS2-s3MVqL6nneMHym=RpF+J|uV{@1H{pzy zf0`vh%65c_Et0BJB$ob^Py()Ig}U-Ra1kkcL29ln<_8Hm_XYiTo>wB|1s;kZ0X<4+ zskj6tB{$xXm@>9Kc6=;>1-OIohF=dvc(6FGq6XOch~fo924Setfgo_5qH31P+~EQ1 zMDt`aXz5~GnJ!kXQnb}$_1r%|zo0VJx+cONyHlTl{Q`p=juh*Zqs^g_lQBE`n%s_t zcQOwSaM^|lWu$zstgUe66qlZ(+*V*rf~g}jN56{YNpz`!uHk>MA2+S&IHvUR)UmC8 z`(~s88s}(lNE`7*P~53iIbatWB{1<(2sIZ+=t4+O1C$xxs~Xy^nyTFDAt-N>fhQWUB(h$wrmki36bXnkdeFjX%=CP6}qHUlLT(83c|n=tya!Vy-=#UXZ@`DWlL z(J~X$mm$12HqZvZJYVRf8WF z_E&fyQP}ZBj<^Z}?q|7gzS&=XGIb=kJe^N%^EpoZ1QB@q0|EyhjXI97$zo>ew6?Va zIp&4?jB7&LMmRBQTaDS*^{ZY*YUrzWS}v=g{~EC3;rh&m#bt=n613;(6Kku+SHCv; zHeCzRAALT!$o|U(R?Fp3gU0~w#m@73GtV~OM>>y)?aGdrAZ;73=g}Be1@cMDgUd$d zMqV2pKG|4t>%yGPR^8NkU?s(zT}$xM5l`EDHluWFz*#QHRn{Mntr1*B=~}f`_upaP z@I_nhvySbY=5Xk0ARL|J6{&nu&zZ)6g>awdoX1k(zinmdOXK8?KPb5Fn96>y)N}02 zUM2PU77Rd_C!v(k8_K*v#3~>1nM34vw#BKFCc5qg&~>*{{u2l*zfK86LKY zg4V4{_J|e~*TW48iQ>FUnFI+fC<^jpE?QJCMZYh~N-O8}zW~VR$?J?(I>7VXdfHQi zQVj1_X2@nW>C*{>}v6qT{T%&F_As@NP1{IUYwU(_qn-INBje#kT*n# z_Tvx8{lq)dH$@61nn33nFfC)Q{o-5Q?x5dQc)s82oSsQzi`4&J z8cBmqlgHJmxklz6hvA>c=Y^>S$MdGIkhmra`&$5ATe{jd+Qcy zOZM*ZDvDm)CYM#tE%VEv-f`F}ESI9z)1%2BkeN^57xMn$u<^0uSOrFtq8UV$GQ$@5 zwMs@en!ZcoqrKwR@q``WQ!#}Cof%?6MUvdNDvz1by~`Qu?dp)bV!uL)EGm_P0xVA5 z%see{WDeW|_jV_h2q01AnO{Af;!S8C$dC7Ab@Z1&$*h{UtvMoC*bJlbT? z@A&q~aWl*gYuHhSIzC{J@^;CphlqdGyEeZREGa3F>%i~3d2#E1CClf=0vnZiT4_=~ zJ%1=~+l|@w)_iEP-!Ya#BPt0~TtsFjzpcxeBb&3!vCFaJf3B`P#J87y&(J)3&Q58$ zJu5#tw7zZ<-;lYCk9(dPzLTd)DZboVa_9DRygP-~?4rnBhR<2WT7=KN!qye+((w4W zxu-K>O|e>f%g5f3zL~#FOH3!U-WlDnu@m(($4e~vQ>nC69Hm|^z91d#G_P0SIKXiP zU7@>FCZ0-dktai|RBUw;%uRB8(W$R{fBcqjp`-5BM{TZxl!@`E4dj96qH)b9d_OhH z6JR;V?&K87Lx*GbI<3_p0PHATuoR7Mzv*fpk0}YvaS}~k4yo4Akw9}=Hjk>Fk4b7R ze7QSrb}Zx7O;ll4d~BBc0n*S^vo3Vl%ig@I%OEf7q}%xi#3R$Z==%(hX{spJ^x3WS z1(u|YWy%6Sx|y(J9_8|GBy~X%@Tz6ZMT>y6Ik#v2(TRr-JW<0JaD1s#dIQPqhW6_hNLe{C;@Rq9x#R*d922J<3f zJi^J7vHch#8)J*bfn@NR3t)Xdg7tP>Nz^~E+@L+gb~l(EVW()4mnEihTaC1>cISKJ zb%-P&UrL~+NozIPidsK}QJycFMOH3wnLVhwCHRy-9mw_eGHNoLJQVz9gJ?B^mwbP# zRwJ9dYxZ-X+t$0cZb$7~rp@AT6VLUx(f9T)I=`*%4}CEdzx-X2i64UozP*owrYa;~BRxHJc@q0~O^}z= zOTRXZ4Rp4mF0$q72AWCMQc7=0Ilnz}iEU6(PDZhY2~dxgYO*Uvj(Ygn7x-80W; z_Y&{*^wD?7K71B&&$P>zo+#Y3Kf8ma_kVsI02IZi+db?^jjG(fp6>Z zd8a-`ZY7RnOu_7tya3Va&!0s$1aTAKZ234xfG5$cc9*!4|~@vgl6rzsrkFlxi`?Ra&gj2lJkFjYlFGDQVlFao&0F1 zX<~TX@o|AhK8Ug!PCPBmyd#_+uD3#k1wD3OZ@YO2(0C@3nBbO|jev|gv;ndAV>D;q zG7Td^E0O{`?lb)Cjll_ZN--dYT+FL|Jlu~^NN&w#Cc*ErrJu`L^SPl#T2QqjoBW-l z&e}g&QdgF4KdtTVip#T&7+5cG$b%1OCf?Tx~%KG>e?`76++O8l%TUPtN*U)_xG zMjJY+_2g@Y?*=EV?m^sKmo>fI?}BZuB5da&(xa|8+@08tO^2yeif|Q+vRruVJ!5+2 zi^OWi?8i2Hiq(qT!a}_~TLGo1#3u6Ud|P`j@2mJhixZwL(o#ojiwVHvR9eN*@~g)% z4?64Ol6c-l$fR~tt3}UJ>`XkPdOdOEQCYCCm1!6YJ)Ov-s-t4@Ml}BQ?dfzwcO+Z# z-cJXT4O;xV-({rsgx{#oG$6{#!}Oi!Mez?EvSoJq9`0I6%~Gwzn1A;J%$kue2I)9Y z>vWF8SFfp1rN2VWcwW3+$Kx$j2u-!LP1}#9@m__9muH2FnQrPQJL7eGMH@~wO&Axr zR(Ci@uetd!hNtt!Y)bH+%hv>WG{J#V`HY$KU`l7ntUC;4(buG3g~k5yEBFn6cx*i zght`Dwm#zPKJL=9m6ENKa7^~@x?H?#;zV0d`PNV>gB*=*^LvH`6(UgpUQ9!_+#xOz z8NP9mn=nWg_OvsopY+GbAJ;7LW#t7vnH1kgbP7JNj~e)+VPgsxG0?Eq=1zlR_C*YH zSCZ%l^lXh0zWChC>r|5GIdIJMzW0Jt#3X31)05XVG#n_}qp#FrO87BN5j8j@osCJI zFuMlaxWx2qet0UAo6=@X`#DX!U|B|oVu%1R^cs(Q^}5~{W8uYDrt%ctHLl)5)hV)y z1|uolTQ%VQM*o1Y-L=vnik9nm%0<_T)H}x}AHvGI6HLq3Df08(n7--Xn%iEa(1{{< zfpNdS-B4x%V2phMlJrfaS_D&Za)<&uWAiieY2S!c>9T04Tb>@_U@OZ*X@<`y@CV4U z;^x4EOTl|u;p{@oh{ZM3rhkS8j(eH&)-_f6)tgRWn3b=_>J%LGWsVCwx81xl<3a># zBR{LJtLNm%r|Y_H_`f|G&YEbm8)+3sm+;BZ`|pmd@cjYt$FYQvufi#^Mq$xv{p7dT zb$+HSO&@||DSjJ0oVCK)pU10pB5~D{i@U*CsRAfX#%6BHewdGl>ylZJD|FIe8gDx& z`Y>#L^!1^|Bub(s%-+$_54PGq;Dr>8#BwDpUhKA!61U3l z(&y)cbyA^IP-I>lIwel5IsFo+{M7Hvu^H|_Cx=Z^h9aF~Rq^@sWfDq#%{^!{?A$LP zzJ+}Ijm)HaZ0IX&M_m3NkdAaS2aCz~tli>F@i69@Vh(U@qRKD}uosgA4)7{y6$WgD zvA5)eF&4ggT@|MOMuU{Mx>z2aQ|k;gb85JOpWD-X0H##!NTr!dsk=EJfT3=(% z`Jn4}Pf$uJDupxh5m?J_2<9V;$|}ONiMh?x9AyXzF14)4+@yY(n^O!(TJ=`}O36y< z?aUof#!{c-q_*_QFf~*ihlbGBtBAg(JVlT5UA_3c#QUQpo*L_vVW)!a^CE(tbH!?> zXm8L2d1V8euB-d%cPh&~;rp#$^9d!884fJf75- zZs~T6kA70>=c!*`6m=zAu4SR*-xf_|HE|oSWOh3dl>@Aj3bz)?w+H=*-=03h==za; zu680#Q+Yz07amL!O`Bx>YDR9I4vvKN7fEH=i_+>!PVD*!zWEDqg_u`_p?j$%!L4_0 zJ5;K7=JbBtz!~ebWeGV+qD7FI?DdGYl{o@k%M`d2#ayoYVY)}UueP?f`~p{)%dP9(Thhl!~${9kXXt#Dm0m21m;u`fImgs#;60yv%S-n0qs+ ze?XFK?6#sDdOt3J^=(hH-_qhYPy3@v)PF^hyT}uXoGzs9P1(=)*^?)Tmq60V$|`iQ z1o~4>-TB}1TW)q)v6Ln2jqy3x--bPKYdFqit(6Wf$J2O;EliP_`zL{=D^xUp$)@q> zo#t~oh$uO!QC>(ab)a;%lAlWZ19F&3@q9Z-$1=YBsi>pHwr>vkemNXhrte{c=rn={ zgP7^nsV;h0Z<{*ha@%A@s6wbgQ_;zHbMKq$E!OO;XYl=TqYe4T(tT9AH#fSCHV7=m z&s_!Oa-3Ve8)w|Bz7&h*hK#Z}S{kQ&&jajsKgOrgjUxnptsrTfn!TVV7WLnLjSVNr zd9sXr=c*OU+uNyB6!vK{eYPJB@=(Q_&SAQx8m&&lp6(=@{Cc8T1rfypii>FTylHVJ z*rJB$cWdlnAEh6=DtRohktb&~CaI}%<(hKWlg^JM(Pk7M+p*}(Vanu!$u!oc6dV(Y z54Q>L@jIx74t;@RiSq@i9Qn6CDsvUMRES5d5D%}hotr+RIGPBP-NTmpJwv`;WUkyZ za@2SP&T$$){P=em^j40zytY^IM)=VQrNd;_$@CVfy{uWTn&o5 z5%-s;K5J{LI9tZ5iGrm`x5k~g6PEv~%EsJZOf@bIV!P9N^0`64TmuWBib)WeoB z1(n1OSdZ8DXglS)^<^D1fC)8}hEp3;p_HrfE%6Lpf)D(#KyHzLU}cXk)i9lQW)fJ(4PQYYr+PifEU1Hy5tSQ-bXv9&57zQ$=)$Du3~8}sw4=!H8= z=svzu48Q92AAIO|r&ksQHj!V#D2g$+8T5V555PnfmPPbtI=A$o>>nb^u5Uq#H)5M; zv+Sgd(tzCuKK`VcTttNpDxWSkzv$Anw`~_=j*BL%gKfvJ%4%buQ+g!@cA~RBJq|My z6_8qHVMR0l`O=mAXk1fC8V4;lg9lj0{0Yu6)cesMnvs~3fMR@_bmuE@3^7BO$-1Jb zn57-(+u4nyuLe%3@4+oO$pPRxr8$a9%~6raEje6DjD3?2rjot*Wb8vhI>fuK0DH>` zUyLM6IfiXwUX)I6-NY7k;UxLolmO@#-)C{yee~qTq;lJyxj*mv7Q7^bG z4`a05S$idas$c7u^~h++J?RrOOCuNg#^ah{ zEAr3W-jcSR41-}&=4oT6$<>s*WcN~o)ws!BwC&0T0im1aa1}hy_;pBX#+}TB zqw`dw3v`Hq*^^;Hsi?i|M))%9#-Ti;bXzCFn{VB+Nvu1#%F#M{wk~_%hD%%D5b{z* zq$V}l0iD6Yp>AB8N4c@oI!Vefr&1d@7fAhs7O<8VWh4i#iq8p*I*&dM7)9)??*~Im zW+=SNr>^wW&Ax3o1ZjgnlcYA-`0=Ornt6D+7Lc&?9ko+7&b_qH^~YwU6qB4a>6#t6 zcm#-lEzL?`XzNvt#fvN|)n&42vkpg$GQ)K`GBYqS6R3UX17O{`n&mk6 zAL#AmzBvyrrjuJ7mghtA+IwwpeA3BH-$=Dh(fOGTl&9J!vCoPo(UiPgTns02O~;jJ z88l(zbe3fC^p-(B%a0Y=`(vdlByto@RaUdSv`(ej6DGAj^*d>+NG-JtdYfPTe!7Yz zK5?VqCPLc|S8~4hRqVs5Qs)5(C&1;p2HNBj{NmO{R9`4F-lvWUnKH^8stS?z#X=ucfdli*&j01obOti0x(;Lyt*DNpuc-sKCFdR$@M-P2<6;vC? zXkBDswA+!Adb8Hgo|*_!TuB&=Z!=-5AN~W8m>NR*Q%#OX4fkHoYsQR%%!`R7m@plD zAB3n^14+g5>{pJD7Z+=uzK{qTM-c8v_Dtoqr{g2TLF-Mpn@g|{-yGKn*v=PyQe&2)w;$Z47v_R%YF7VO3P}<%B#H!zXTK=Tj7qZ$jpU8 zaCIG&ZUo*fBXO8FQa7F*)+3gtr~#Y|KvXewz*qOgNMy4V>3WR~HX%DRj>`{E&k?zP zOlgiUbebvczR+Dz{)w#mwMrX|RVf#Jd!^r4G;^ia`!ry5FB;lgDOd*{E5pqaq~QB^ zstg0_>>(1AQSezwaUw4INS8-@^b4s8yzG8oj6}K-r(&xzX4-bdnV22eb!_BfMOnqn z_ht!!OvBgBzIbWfy*iTV2Buf2t_e2~ybB}8#x>C3>GZF)ex8$aNKD^kfZN$cKtIF> znxLh?468Mv5!+?uq$hUP_reQ9K|%(fCJrShte&5bNuMACqn4(a-gnj>HJXC^36`%= zF9O}r5^&WF*j{+DQW)}5Ke)L)J#Id`?3QilNU%d3NQdx+TP59k&2V?-{S6TaHE^s@ zbUfK`D!EO;7KZ6PFvwm-jX`(P_~dI8`PqP>%Qv~uEM7BN?WoIDybm9fYwcH!)^M?3 zOLJ-bby3VyAkEb(=H9B#yR-03D30+P1~FVAXX0*L{sw914omFS?=~iA#3}-%RKxod zkwY_YCm1Q%zE zhVx$R_OgR@7`FE~ZPPdoUk(cyVvZ$~GA+j#k6W26^LdpXM;)(v5|3Gj&o)HkHG~jtHkYTW$jIx~dTi?t zFDSF}`{Uo&DMx`JKw&LhCeu6PaPG0&OO!!k@~I27Nz3H{n8{^JErf@x1Zed)E3=;; z9T1A0gYr5b{?~TBYs?Rk%L&>_((lEv)I%ap@WzzxD3Gz7VpyEX(9H}M9&d#KxbLMj zX9lr&4k&gcsEUltwUnhukM=C*f&a6iCe^(Q2(a>R}H;>crTHJO|@NO!J_Zqm}yGmjc(&2fl+6`P=$7wfAaq zmNA%6WWbSXmU9~i(D{bVfMcdNt(}$`w|$ozJlf&eY+ysF{xYgclbq0UMeN(%?$d<$ zjle_5S!gzO)=_tYZ3f$!#PS8gA;njrqGaCMx}eHRHv6~9;_g?wtCHFMn%!>L zSAC4kO6!(nZeVUy0j2fl&+bd_US2Qz+#2eN{o4o|X}B3`5o0Z2Z|o#rwIw;Cu!2qj zsiK6=mkhX|i)5D>dtH~ER33|TU}15|y`N~=Q!HM`?UR$6FP{@U8?`)XW^EdUmo`|A zpKVddPUo9`O8L^8)$? zhJ{YJ^WLG1Y$hz_2zT zczOn}aJ?OuW9J8#HgYg2+~lPFmuJ@&OkD;)-W%P%UyO=uF60-P9Mb}5ONpqwW_qKm z{M&sUvaoXTbnZ*Bx{-{NA8VOh)<&sPItyg>SOqti!zoP51N1xwd=o@8t(%*lf@S3k zUWJkP3K8T>fL6Pq>3v(FAszLh@7L_;NdM&<*?evq!7Dh4rsGB z54#44q2dymMLn+!u9AygU0olyTHY=vsVQ^`eN2@t{0ny~&8Gg>Uf6W%iX-juiWCB= zD3J9Dh5FW~S7xOOWmQsYO|dC9h{PEeUW4c~UO2Y#yV0b%jHOdvG7XN#;4BxDAsh4S z5gI9r@`UMdrc%J8w(zFC#Q(+ITL#DReQBDqE!kqSn34kRHzMn1WM$sGdEhi!)*4AKBelN37;Rz#)gZ$<3Rg-tSaf?FHjT&|8>QYnlNYGOB;dZ-F1Xx+p*cF z+x2Dw>DN0s0ti7wIvT_(>!DNY|2Q;pm%4;R$T2utdMp=jUa-AwD<2;uiikWgE{v|R zz&95}NxMF3D-6=01rX*IG@6y?N+DYN=@1ru4DNdF8`n^#C*lDp9C--xeDKZ4i75>% zWDv*WY1|oo6+&UM;%7HfD{CrG@Hs}IDzZY2rx`slPp{$lonueq%OnjQ%X|ZINy-l> zOIR#7Vejp|%+2{oYSqikqcck-&;CcuD8`)|C^<*UD;jYOKr0T zWZ)q~Rn<~8lTwR0m8MQ>OR%e(Cb`BSh0uB$fU1HhIs@P2SB3M^DhUP(wYU@PeBeTma*PyJIe!4Amb)aD5C6SxFn zg1!_=>Fw^AwbzHr)S>z=aG-X!X32TjY)-D`1eikl&KhiF4Wj%@5^rNZs{fQbXpJyj zoB4}y9N%cDS<94C2Jx z*;2K6`QtBLilH8-{na7OeKKaDENdnbxA10;Ks2_HqtoQ#WEE@coI%RpTbmD@FRgzO zX8PexLTm%$e!bOx`|rQRfy?P_pOSK1Dza?>?Csc>fE$VO+=EvMS!qPQ};S za4EH_ZX~h@g38LG&uPRO?x7-yZ*TJOyfEX~v?E3^rVlp1w11#O3*^JcE}0e-+A#tJ zWyx)+C4UE175&6KV%udJKV+k09sB@9Y!X+-<5BXEoBpn`Hv-Il3c&av(prjn!RM5I z5!cPRXOWYrzgwD=Ch}*nO-Ga>s384Z8z9Y3E3qZi0S){p$DB@+a6UvyP-&6vlDorv zdpUT?hPxMOPXJO16mH*yIk`A4Ncf3+b!zO;ij#e@p-=2Z8l3ev2{pM-;zI}J0vsUL%X81tfoQ)8aD*c&Nj zatw@;YfK!NyAta4D0IdCB7~OYMCVRswjj#EQW$a3DZFNvhcUvPlJL$Tb`Rr*Y$c5W- zh%TiR6GF@dF%1WDw19KLCC7zN( zf3OIK$|C`lxrnhAALOBH25I7SkelStobD%4rk3%qLnv?^=K!qhMm?pZ{_P;PtANAI z<+y)DO*J(xsa7h8t0+Z;mt8o8hDI=B7DZj@y0h|V4_9k+vxHen^a&WE-q;GC>6 zZ@Oa~%l9LaGDTj@Zx;FN+Vu2#@TFmX!>nA&?62?h>R>8@3~GmtM#dRZY|N+5O}Uct zoD|>w#u&$Tkc-U*owuNi4XurgwLO7oZChvipF5KG=w*D#)G6N$X+#ZK@=p&KsbmT3 zk>YRQBAWzq5@F_2HKGyvddmO`Tv_v53r<108PJ2<5Pq|8qcap!K~-!VMU87Ut=a>T z6z7O44$;nLEL**-VU*~Cd@l_)kSBYfW8K|A{13OoBB=;oZW2?);vUP^ z$z}zh8OLO-jNhPi($tnl@kq0J$LH5{BvjMwuAa!ORxUk%5pOs*suZ8WK`$(eMaYRx zujHVpDiD!uT^W+*Yxr$4udXzxqY~?fuBs*;@?!eB7E@baisL|XD;#V2OBT;X>KPtw zr95YoFJj5M*G9IVh05gVIwNo}t}Gm&PawA$w7EkgQq)Qbr^`3i58VHw zwAxvVW{%7_ONH+?*ba5(!Mm3o`Rsj7uPu>5}hdBL_smnZ8IX?jjR7KK|il)zM zYO5CY&KS?Q|4`VCHzAuMPgTJimV}&s5|=ma{l_$UCteu!kgo~!%kTBcl#7jnDGryO z1Z%{5mx^zjhabF8$)2CNC;;ON({Uc>;E-}WgJl{K5>0uW_-NiYsZqxRw|$0}d+l45 zjOMO+_ZR)jdHOkPnPBsg#?kRQne(XM+ zBBZf50DLoct*XqH5*wo*ld|>HH&y&EvE0EEH=Dfp_FfL_XPW-(l;`KARN1jLl}zO( zF*&sz^ZkOYurhy6hFVE<@T+KEu2XPCg46|@J2OZ->{DpifoGp$*~I)p0za_o&Yp6t z1%)Iw!wwta!%~ESYU9X<_L8RWK^Uw*vjwBN}CL*xi+OHPx9xxyb@IapEMu z<#SBw2jm+2(OBf@C3GH_3|kXz0Zg9_Vm#$HDpE=$X|JO3T$x0xs$g)UVV?G^r{C6Z z@Sc^TEd9_OmQ%Oe&c=Om z;r@`;{`~x`ClyJG-L9hi8u{`zRB-J$z}qP%$IFFjOme1jWwc?u#{4frKw2xTz_=df zR3DMZ9>gx{CsAY&$t7&*MT{~7QrYN=Sn1*3M$9M&T}siWX)BXy#2xhI|LjeC4!Qvp z#j5X){_vs~&hC*v{fqGB$j|ajFN7-)P0g|g9Ka2z|BI0LW#UG~A6eb^o4xg41n$X5 zG`e8p>J$M&%%Z%|Yu~%W_Dd?bT$++x=f#ThU~8-DbUgAI5a?xmpA=G_m{1+UgLQR& zKJT+D{!$<&Qu{Readu?H3zq%v0Y10;-{b6k>U$%OuNfxz)QF8~`vtl&u&1)JAC(~nl; zB^mxrJ8av9ZjFkh46$jub>DwKa1p=)!IlMn3DfNVMX>UJo1frvX#<>gq^FnYADx{* z+R`Yo|Kc)!31rj$Jf_MZ4!VacG~yd>*P{}(}E5AS?s$B(B?GjrN< zJb+82hF2jrHwQ9`KC*3?J!D8I{JjjfOhU_Mb8YR{6dKE@cQUQRN1YvS@aX07>7bwD z`S5)vciWKYN0Jt89J*i`Hh+Czec3rA>khjh!zKQG@A_r}rEt28gBOT^f zMS9I`-lObUx6kuc89DS-Znk+;lLJG&p(NJXf*9F;E2QhPJZ$SBQQuEtXZ#17!tu-d zf8s@SrBn8a-ccxWnvmMZqXrODv_&a0vkB5!Mob1W$7NBZqo(v90BuVJ}cYiBzFO0WMav+Rz_$7eX?{)f+{53OH$qZJM%5Ghdo{l`N%PM{5Q?Rvl#t+6l zt^>}|zbHI35;q;8esNlso;Ym)vZ*6)W#}EwH7P~^ELz+=0p6nK=yD6oqt?qZD7D>t zAG%-F_L)1AwrARAYq&Iy58(^(GDTY~lfIA8tB_Ut&>sr{u-hbjr>?791!3-T4zaT$a6{Yq`2M1u%L_ieXh^w zYp-G-Ag+;(`8UpK#*c7Fx9q$2{hb&OMZndJG)00Z)gEEr{nz6mwrak8<`YE!JWe-f zI4SxBM?00F#7@oa>~!PV)ZtoZ9?Wm8Y^D7@daIBM!wW4K>0JsGcY2ah2#zogMGo~l~kFI-8kUpp8*YV z49VJLqqGEIkANG~fIL2TRo+#;%htMAdl0Deikwv3FQ|Z~184P{_~f)*9TT&^2(qsf zd%rliL!$daF3omRROn^{3@14gdoJ1myoVwY)Y*7Ps(+3sj_As%qH)sn+XcZ-9|>iO zmYZO#@^hbr8*dX$Xuem3p;-0lQwth@6%7SvCNNazJh;VQ#Gg~w$XvL`wfUEQstvfH z?%~F#b~v={`IV`Riq;@{?5H75_vZ$bsqYc@-KWshhC-NSLpILF(;jKg_i+S>N>d%7 zu^om+B}iL9fm~&gV)aL+4h_qOQb9T}KDjA(={9JgjAX&Qowr6+>m^x7ZOLj1ftQx3b} zxy`++h7h6S!Rv{OX8Go-jF3GdyImekxn15IF8sDv~U|b;@WX;ENLXEHHP@x zz;0JJh8gsE#UkIwC2lR0rTjfe_T1PzWP^USo8Ow-@)S#);BlEdhb(rZv5qGXujJ?a ze0u$Tgoe3ITcF!C(fW?wE_lhtBg{NxO0#(@O8y!Z+bbb~UPs*ltuI`!i1_`(oRwDP|iW zZn{NNS+X*lC{1T-%Mv`F$T&F0YGceYW?3G@^F301qxYV?+l^_K@8CwZ%r@hljupA_ zvE@{zZ345`Jl+1#g=)=qF6Clph2(_@*6hK8Dgq;5uN0g)A!I#Mz3({}ZUcD%*XYuh;~e7R+?_aM!! z9YNG5zXHl?;&_Wd;GeIWB3?hiqn}E77;H}Y=_T}5qL%`v!o9xQ=n2_6TiV6%g4x4Q zh@60&-|`WxQmDxnK7j|@;N6b<7;KU0(l4`4_sNNs%sv4yl>X=O>!K|>ibNA3LELBVxLwr=Ew0?s@T=fSh%!#;+XdoS$TXW!%{ znRq6-8;2c))GSgD*#6J*F}#cnjY&nMk8bPSF?SeuF zy*!wa@Rq8dG2n%R?t5+2NpnNxY7&D(LnVyWnLz9jbxm{)CHKL)bwV-nr?a#~b=-N8 zT|LErM1IY<{i(EI{8n0>O~nhKH+l+BRf6M)d6*^5PEdON6lyKa4-ab{0pOPY#fM?6^ zk42)C&-Sdg7hz#Y=^9dLaYsIH(nAHUJAEy(KFv4%Ql|y9;-YxS4qUuv)k{8n;Kq`B zq+!Qp%g)h)8N(|STrg%n!v#}p=7@|EGQgwyz4eX#2flL9@0J<1dtZG}YoYMcb#31Z zsYMyg$~`F22-51|SvTGeTXgC^-(iurtW6$tRmL65TiGGWEeP2;-R9n&3d9@fCnI@LiQb-f#4N6l$*-F^}qY`~lyW8b2R}gdbIO6&ZHP#lDx+ZTD@kfdUq4 zO@phPvrZ@Gw1WrliIFKzmtcD44;~FQ*~pGZZ3K`w+sK+#6POMly{=C~URffgn!!)F z9i}>ZdZ)5x;W$I^4Z9j@ww($KCd*S%j)$@Fxy>ptmcc{(JntkzwQ9_m7;O#({Otz`ME!$;O*0dX4AbqWf8e>9yug1UMw*1CM(Y|E1T$JEA~=T0WI z8qFb&4wgK1X%vJGTGZHURrTOV)!COI8yje>=sUrCtM&gyn1sXiIy%JDmkw!NshvVY zAz|jDV8Y}2EyFQH=K#p7p<-$Am7*nXh0bDUi)}NOFI55vfw&T>w2G7_{Lb{(iQRmf z!%f3}#j&B`F~|!{izzZ}V*Bd9MgB2DUuhw!kD}Ac<8~^~HT0Q|@Yf?<@)+mBz+r-Y8ub{81H?fTt6)JjqfzUX_`H{F>Uyt%8Nd)14T- zm7hnKdiTwiPLDSN6r!8O;y=P98+j9K7EhO4VnS=aA+ZwVVw`3QK%Y(z7Y9@MLBpl- zjWpxa&->tP>}10FpvQo&a-8S|{EWb=FQ#8>6irtjdt8@UXDIxPlhd24s+Qh&W7;-7 zca&=3l+>823EaGKgi<`Z-d!H|e}=-Jr=RJ$!MrEmf@VN`_~XUJ%b|vpKK26}2Uh|J ztz0{5C*CMj2jT$@@G;-k()Rg-E%@ElOS$0)4g)LK$A->nQ|57AOj+Q% zJN2hYNLKi+>uFK;HnDNjiEIM?OaZ+$L|@J6*=UO{s)_na&&X2RLLH+v36s+Mt-qcL zIL-JKwEI~}}DL{vcR7{rHYezdC%TmXf3ug~oNK7a`rb35E_$%^xZ41fn< zU~~#(h@vf3#UAX-GXdG=f)lr!vuVs>Rny*dbO{({9vF^eQwO` zQX&PrkM^-fZOEK2Q_#)zyZ7VKhmME<>$y)iCmk=V3Uvk2u{`{}TqsOFCxmDH)$h!+ zXjL-C3e!7bh1XMW_}nGht*7W~vrM)Mzrr#TP&McJPhF&&4RN)`GOXnmboib#ce@KL zZ`YF%f1O&##S)U89>Uu3mbn03alhuQ$J_Rxu%ibqi{uFNZZ}LyKNuvI4i}W&M2wC8 z{qbD85=|D-(TSUuW92c(*R_70xEo%~g7GLb5~wviR+hX2$#nJU=sgO0-yY0QOGS2A zwr`l-PW@*{bUeZ&`L-9Yz1S6bVyZBLIg}NJ5o|Z61`cW`>_f*Qi_*TZaWHHi*<;-E zKQAVY?EPu>bGN+>ZU=8hCP-tD#_|+QM{V;r<#;U(_a8eSy-b-V5D3lDedY-_`Sm>W zQJ7Aj>|?F~@ax&nak-^R@N#+1qf>m4yht`*{lHXy_c>oz!g9vCWq)6NXz?F~Cweda zo;@HrrGeH4T2<}dhr7f{c?wyq-HH13K(Timj9Z}B{oSUO#RPh1Jq`e1 z>=H~Qug+IK&2F9<05e|~-ju-|WB7sYk$dW3@pjI<1oDLd=HPPmc-BfzqYZA$0%t%? zn+Hf9X6p0iMtOGnjCvP$!V60#CrJhF#e632k57NL%%mx&&^lJ15Q@QuaHptS+{=wlWf{<&!6?|!=;pQa|tnd;^e8*UsE@? zIi=l_vC_WNAw=|!QzZVT(a7MFW(^_)=09TD+91kk;U>GmOAzS43FCorKss>LfFTsK zaWrAnH;r`X$yi-!Fg!;fF8!#ZjfMf)5wEgRXXAQj57wRt5LYTmkKm7c4>fl=N#3`= z9u87Xg}RVQrZOZvbat%~3}!1FD8-Ux?xnqdxHKGiZ#z2;Rpc}r5&Y@J=Wm>-bI%ER zY~Z`{H;y#8=Y&3M+ZTD=+hdUI?38zgpv*h3e0G|<^+(jSa;U$6TO+2 zg_7O9isTKr16~ExyAs^2GyGi5T1p*BKg|5qU3PanRW$6XC_VTdxelImWq?hwX^oAZ%u5w>?;eE z;;sfwS_As=>V?eX+Fhj=f0QJhT~&fK+`K)1)13_7Do)#l%n=`Ke3r$~kUD zwb3Mdrlt^ayCB8e8=*2gscaL%PPYAO&|t#j`>jyiDIt^=F{jnsJpv5p5LTxK!=Uc) zGbsnnT-K(V!yOOn4#Pq{%9p~a0ePj*#7=u8W*+ae+*k@Wa+BIQd@Jl8q|EbiFKFfZ z+1jBkE2&VoV6b^;H;@w3i?w|R*AG^Bdru>uT$)%<(vJH82juQV@I`sFIJgX5Pa$1r z5Hgz|SVM87D1>Pddc4GvC|RFiqIe{ot)B12f?F?c;O5eQ*gIho>!R22^~%@GQ3{XR z+zb?TaO9g|aegb4FXzaqwar+eatss>jko+ShLQxo?OUZ8F8yp>CPPCP0?lug)H(U( zvy!~Hr{*@WCWz79om0$0rYfBjM}Rf0!|4(2!C)tUUB@>`YbaZ&iT za0z@DX=Vvsxji{L9bmgE_Zn}kR9YFC+T5FRDaWEa*VZf%a}7^={YaVOhLB+FpN&e( zRySVqpmVak2LTf!=(B`JgYrllQ6?fkIyH)Aq)Jn$cdT??eP}1WF>Oa70#R`$k(%;< z?c2(D)Z3s95`4S6&vOjxJYl|nd54eN5M45F)+tlqF67fGx?;E*?X6phYhPtOwuD9F z)3#^X+qtF2$8quys4k#6lrbdVaXujXzC<5e?m~eVLGap#j4zgi<`reGtB38!lb3W@ z^K~$-L0v=+$fd3S`Q9(YizKQxZI?Kb78aJAtXQs<+%a4yUhUX<+}qu7!NSsg9Yval zZ$_-j<+`7CPSZCIw*VL88KO!4vr&e&bo)dyq559g)e99J>bq`T8t$G4wj!n6M;B1A z)8qoV4-1knf${9IdyirrtuyGdOm5r)X-M=G7_~izB7aqxMS%kj@re77><+dh+G$x{ zW!yOtSw=ivEi4Y}7s>19=b55n&>>>##yQ2!Y7ViwcYhahocrD8;oW2D5ltpeU`ybR z?dE^(SrV=qW{F;{j9TrLMg@EQUKJ;bGzx^?A(c|Vs0DdLC2(!QIzT-02*c8xkL+b* z6z+D#q`gb1D(46y%2DdQAspFw&u&S+So{7V;>Of%h+J_AFijW68TE2;(bz;a9;D}6 zuC4!?ErUE0h!tNuwUNO#Ruoe|w+Rz;dU3{0%}ZPv_*WnoAXjfiuas-uaTVmt17N_` z+hJHR_i&c&Mo7|2wU*u;AxT6pnn7N5B>Ev%7dXQ4^p?9vX4^WofK|zcr%?tKJ#2NV zc&d1#XcqiS||X6L?*~>6Mu4q8bI%ES%Y1wU*~eM=TcK= z)~-6h_FtZ6CTNC;b|)R*igA@a^K5OQy3BI?Gi2G=@;}s#AIes$?&y~b?8PZJj&q{P zX!j1d^M7(}95Gb*N7&L-H$X|G8JzBR9xiyG`@eQb`BI7J2e(l3rJt}Os56gBSj&Tv z^4;6(N&X^O(;QmOE*kaRLxJxVZ!`$z+TW;j>dq&|F#{Dk_M7}PSi-0(?QM~w#Dp?9 zoA%2zvv>99O`E&t-oo)x^E8RHk(VA7aLadO7!OuzB)12eZtD4_6E~ji%twj; z-h@3C!cPkxToePG(Yvq=0jhG$x3hVzuM>h-tWBBw!SiafoXF&%4}FAx5i}zNG_#GZ z4HHAY_H$i;WI!IqR*BxN&7^mfI{&)4g-3Z*ysRx2S|C0556_{iQNZgo5qDzg?L>FK z8{fiU23l~epAX#_;fMCaJ2TCo%($wZ(TA~YCx_q~#7I!m7**0}-8FKleD5=?6~D z5O>7+gDspK9(%K9Tv&#$?%k1H)Zcvq%3k4zS}4h(^ng6cH)C4GQ=z%8@(=CEC7%z zsWG^9USF8-f3LBbx_`S3|17uv$>G0NDbI#65f4`fZSrHQ?RN0eAig_TWc0Q}g1wQp zn=(x6#T`!E3dYgA2g7ss7jyH-n-WLPJ(0~Ate;y1+p>~SXwLwm?GsRJt&(|h2637Q z)&QK~qko@pC#|~2c{Z|v|1l3Z@ZX*6|Bz$a@IS_N@j+QmiZ~k1^gtKPtC5jRPmVDP zqM-ecE7p>kGBRPhu0eHUv?r2VuJX(dA7neoy|%EktjQZA2I-3YMZhApJc}uuG~M{3 z(D6`heyOF77Y7UxBlI_BJ+R*{~9*&lMN z$+70}WEE4BC7mgK_EAHbF=)ds*D<}+8BbogZ8E`x!}86Cte)0pDNcv(isz+-{6CEH zWJbobcOg2%GIi-D8}8Y-w}41CrN((>=ENLX7Ms3DcPL4(h!wGR79iSlV!jV*;p5-= z^mF`>oI@R^+>RG&3MLut$5yLd1IPmf1eWCz{+eA_4P zH3>L$7QO%XTmSFpqRl~}_qKoS*DsnF838E#i$ML+DrmX+;-jNQBHYDreB#GDlG87? z8#4jNTF{t9{8GqCccwJ%yglBU!n*>=>#3{#S5Hn=Hppnz1-;`+gu@g(@x(0z5Tanx}?TY57X}bh8yz|?AdWVj_4E#9xg$k?)-g6gc|K^ zc!YXk)(3}JUo_v-i1ZnDwobxHTrC%%Zo7*&-8<^|ygsK({;3nv5Oi{Wo#3A%90Zvv zubnbv<^hs3SAOjTR4GJ1Fu$yk?ieni!8pwf-M8I#uY8@gvug)cESy|2lU`J#2knzM zwBIlZ!j*@kUC#A`ys5!DXor2b=b{$$BI>T)@^p?KpOc+bOn@N~Z?XnIS0;bT-+2z~ zw7|hFt{TgqU#dL@H}{P|zI~B8Wy?t=a4*i<*y#ZAY*pjt13H@v(5`P<^W68ovRG49 zNap?~TwCky9VnnLC?n$KdZlm5t@eSUKKORXGVH5O=BZPK0aOpOp2HRz7fZ&qV@wxr zw8NyZ+ilpkx>U(?V4F(cl;0G8L5UggbZSGuMQvk4lIf1rY|6=gBJfiCl?6GL&s=Ef zzVFcqI6Z%>Oq4*(fs16D>Vdpl9@&0-7x>mMMMy=$*dEL?3S(vOe4M-sU~&jWmF8l$ z^Kd`yG=1*K5HK@d5zugk0~_FC=+>zaXXe$K$?OiqdLqK(j+32ZArb=?!fHRgrIps( zcQd0QjKfP(p!Y0a(@3GvGtIvUQn!&&ju+r$(QD#C!xlH=m{WS&UoB^%8?j z1kRz&gHSX&M{-hEkRM!~!#0Sd?jF#GA_FzxCYmj$i@vxe%VLl=9a*JY0_9 z{%7Ed{a=K=M2Mr`#}|p<(SLm#hA4MlAa@STTaVifU7R&_w8aU;zsEvamb`DVFaz75 zc%B!A0JS1YJ;M;s#ECHmAC%pNn{zRuZyyAm49~01YP-*Wlrw6Im6>2^Kb`~p-8u3* zAif6Auy=C5v%T3%#`XlxM&QFXjFQSd!L#AKq!!3188;z#4eBny_^KV&V~EX>mVwx5 z9o}_=D%kEOc7&)-=Rue8$^$urYHe%ast}`*&wyVf)m1+5yw%EP95pLNDyA z@pk;u^6*hlXD%j%(J&Ej_xV|-M0c<{WB&aXSA?!z5lcpV&C#G!&H}kQFfoG3?9nR9 za@2@+$I^`8IlttQ3we>HMqGm!9|18W{UoTPDtV?@t(zAr%3g2XaJ;FYk+(xiQY znxzs@JH>J7lKzaUm!-XHtK-ep%_rq{lkg0TZ&Y!g%W4*tDd)vyd#iJuqDsi>?X3o= z)B^GLsTm1*%xfModaO%n4;!HLnOar32A;3dQW_k(h}q|7NZHo2!d&hkKcd#i*&yQmHCzLl}JD=#`w%P{Q`(urWY zqza0)iN5yTptZsm-{*{x)V~PZj7N#xTEA4fQUwgzj}Or4KZp=*s3`g-kjNX!lEgN1 zhaqs$MPK8D4={&?Ccr93T;{gg58a^GLdOqz-p?wc!R6#Y&Hvp8;BFaiy{J&w|MaEd zXb;+af_&+b46$L_NHUPy)HYxF^s*rp%aP*t-?0Ls{vTFA%u-bfGYKOx+rFbL$re~9 zfACCQks?>i_%ydJyM9T9lSH%qrOd9Wf#wgS_b)=-kzHks!d!$x^y^RV+wa0oHeo7M zS#z}?Snq{D8!&Sw>k1Ou!S;fPQZi&@5{nM&jKI!fIukCSHb9=-S4|L25EtHkOVbY zfF8Q46sE08fehKcD6ZjQ$O!^s>S|1`JX83$7SC(kW>9gkz@$8J?fiZ3_SYy8CYzj( zLfWd_S!k5Ta5xR$X2wNKM1ea>7B1QAL7sDcZ&Jend=dX4*_8CK%hc0k*B2< zVuNs>`(u>gjYWZmrlC={}XVB{#eJNS; z!01#P*?tV!Gpt)zaIWFNb_dX zI4j#lplc2?MqTRa$qiiT@qw>%&f(~}P`vYK3+K<9xR@9sKdV(8?2#hbd-d+xa+m39|)bCw}ezMF6kH2Zz4xb9~5AvjGM@p3~NniI*aZ+W#5} z_BkEYkd?&+Sd4L2?VWm(FlWWUje5uA@i;4+l?YQZCYnL0#Y(QntVj|&Nw<^)n+u5^0>jWO+b=0 z#klAP5z)T!@g%npouQn3WN>OFmTvcaL^8Eja@S-vG9$4bE(g|Qon;_~o{mvZa}C21 z>i4RIPj>4H7H`!X0vlG$tr{o4f4!}Pr^w&@FWOLC>8sQF!<*uZL?5|j`64a=3gZD| zl-@N@iOWRAPrzlND(#8@wnXcx)#Jg_T8*lP&!26VAIWVE0?(N26^OI;3iDIZM(@pi)jae|;$@TOFq~{+LxzY+xNb&f%DOmD?HUrqs}- zIolc;t@f?0PlG3ZY30`JUL-@o+MZS?R40AOhLyRw!_B4F$NOSwv#zjsiXuW) zl*T}qgY##A6Ex-}tx>U9kzPe^z8IYLCW$xbvQS@UVa3f5|MxsnO-c?@<)a2}>947u z*p0A>+Xuap3XK+t?{PCa zou2XuWUCJp3`=Jjvklo#ly5K~Q}}!*(|qdlC9kB}V!d1={hF;1ZFdd~_t14T#3XU0 z@fvpsoN3l!K@SCFFDRzk)S!|>IU(J_JBvEM^|xirDg1gH0aXogyH+c!k}DM_?Fj_V zsj}*1sn+-{=grb&-hV`P?>{B9hM#Uk*>4skm(4Dwlv;99NUS-7b7u$v6HRw<4)-6J zH_f7b4^aet;!U%*-+CRvb}t9<&ZktEOJy=9-VnS}c+G2jJh2*+qnDGtHIpkLNy?e0 zluJSDHewZlqmn z-uw2N3T+bspI#|5lTsVHdCBjEV4j}f{YAJOIcodQ-k06Kysu6BsWeo!I76zq;}FoG z8_`Z_SX|u^2y6zV6AY&KvPLBLX8br~qtKCv2iLS0*3vubo^gu$pj&2a`K zKKQo0ICtXmk0J2nfTL!DMD9{n#i3}b4E)uqa9f+&`hw`n_WO!jA1oDF~1WsKWOn&^eZXe*P9I=td&~vxerK+ zw5_z)7C;CD<0F~QROJa>WeibBi|h6z{VV!uahg~5)D-d{EXdMUOlO>H6Yl&LitN%?07*ZHjlaBps^72s z33V}HtfEk_#9-NGwQCCB1n>I`C!Y4vWT2EPq|3%1zJ{|f0-H14kzWLVl|Rz!CXKUj z+SQSYg(P3J-&hE^uq+(PQfGb4*~?@cZLJNN6ynSNyi&<#Y)>CJz9O}%vod8vS5awi zE&pRyZb$l3@Yt|+9$5D)A#?UKc?_F#+vJFq?ix2xb!NO_U3ZoUVgaqGYKVWsER2!>OcujVezTN_ozb_e> z3Hde2>vJ*KSQ9fN>$s2k2M$i_rZeD)T9f@I66%=nClDk!u`l=!TmvUO!ftT-&!A-BcF{by(Wge4I_QNvSJVQ@nCob1x z6Ud<1@O+m+mrh~lR7ujnmbnvrL{pl6BP-jw zlIaaKVc)pZaT~6$rT;X2%g~2}VCdRSYq$LK(wAS`4_!s~mu%tyh-7+tEEgfLZv>AA zMTb_OqJ~@HmvMNr`x%j4oJNa1izGc9n?mPct=aobx6S?!+=C|F(vO1Z5Ys4;296xL z^v4>9xA;Ee)*BD=XN88_*&UKYnQ_iw%!mHE|MGPs>s!9=V@ zY-!(4H5B~q#?#7IYA&6;L+l>@q33jIsqk1Hs$d-&R<^yomN{t}j2L2hn0EHwHII7Y zD=q)yvtGhS>kn7i4f5 zI4oWrF{aal!LcW}_Pmf;c@(rV6c6m2{eOuN#AHOIP5|Q54!^qHFDbC_qR%Mhcq`f- zp7!C!WC-o*P1B&M`RczNq_mB|qaDI?otIWeVkj12?^>}k4Y&>NG1cHmzL6}qU)lbP zz~K;lMeZZEOVG0?&p#>&Zn%IF#Z^?uQ$$;E3ea@47SlE!UdbH9sbOcs{$Pw=K-?dCZ?L zN1Dp2M5N6~O*dL{2@55xd<@tD8Wuojf9HH;_#CZX@{P4rOgr<#7m(lbO1BDA|A0Ko zk6iu_A}Tvd{xX14(AtyK#Sul1`uCU^dxDlZ5R14uk*%#r2*9R6sPeNyd4iw)gg`F- zEXaT5ck(^pBGH8M6tk5hWrBB9kr}6m3xNq^?vK+{b!%dpt(`qCv**=zG;;Ql;M|8k zBL61Zk~FEaU$0f^&PtD5EHeheeYG%6b9b=Q((rQ5wiSr(Dlhdra>M->5st^W! zi-}bSRO!ZdeGc(!vm#lwo@zn3F8ihmMYXk9(&LsBYz9@cPTwlM`qkwut4)h)yS4|G z-1D*b$zXpjQ$=f1=aTQuW)+E?S^Tz9B}e0UF((M@k#=!5#M7cSJA!A+A?E#g{ z4(Djr%dpg|Ej40ZkG5*V)c}j{UHv(=S=R0g!kipm&9@3rVJ`%@yk)`qvR*y3p8-`dy+pu$-zR{zktqvl8gj~A|= zFfe4(?5VT;M%WH(K18C(UE{E8#*Lu~O%D7F5W|eE%BSThOK=AC)Wchtu+7bk0F>u_ zp*(pGTA(C}p6%ps6@$q0bH5G|?9|3NsQ^v4Pq-RGy71WC^@hB-b=&aP+ho?twW@8q z8j#6WR{O^8>gKMrfokR$`=_mGf$CBpO@io{FM9Xt))1TI@Gb zx9JBdgTDwHd&J%MmJv<)QH0Clk+aobFVH74J~@h>7ocdE2bc(S^r5GWHd6hQsC>oW zvW}DWo@vD#|MLbrquOUoj)~q5Hsv&D75-~Y*(ap|P9V~@mlPQ!KH?4STg|Zug7-Ah zs&qiYZuFQ#V}Cf$0=<%^n^BMX@Ok;aKD)Sodv-cS-KOfpBan-R+XQ2IGn}`U1M@`t zEM@*t8{zE8y`!uF7Hwq-!j=0~pEtV@&FBC9YO z$*k{=?_|hn2YhZ+vPozn+OsdN2-mS_d@2x4zL$68XIJ8%9_?&x`h0eNw%z_R<;?WM z+^{YkZRU;+*PhT>Hv8!CG)DWwN9v1cl%B6${LdV)Nf?E~L5P*Vf>u>u4!$$g7Rc9H z7rgTtuW&*~mG#p!4!VMu6HRYNb~8pZ1)SI2io}+dQmReP6d_L+Rw42F+mA$pogmT# zN*yY{|BJP^fNHB<_kE$bwou$9xLdFQ#ogVDI}|NWp~XG8x41h5r!DTqCAd4qot}K( z+I#J__d0i+d+xXl28<;0eKRvhAn$zU|M~r>ER46opfG-%o zD~1R>V0PiLCYKl2i3Y^sFew5DW2xuYDP-UGXs-q?JBZT_KK~+K5@@U`TUv>DT^YBc_H% zmQ2_7f=PT9(j7#m`TT4tVJS}&G5B?9?!DO9AGjEGK;vk=pggk>2y?D!Epu)9*@iGK zqm7TXR5i!oGe~=nPYYe0l$w&0L&)vwLMeLSX7D5@3D50`HFPY3$ejGtQMr-zhFb2J=?pblO!{>Im9Hv@g$Fiw%9zv1=T zNPKi)_q}USUBT5~_y6N(H*C~h`%(8vd~{d)z3aK{Gylcb=Hx@r&R<)=Dpc{&vIj6D z2qi&0Y>~n)%0^l8V&rcirV1O@7?}6>2(kY;;y-74t~>wm{MVyr)v!UZ-TCKigaIG_ zy1VA@xs?Cjg@1Vx_J_0odiuX7`?qPr|K6$pnudiUVcnOF)k{qKUv@a?Klay{CKcYf z(yio7@>7+JwHVtjq3HI1e|boTL&3>6#NBD|v=xW0G^2~TwL_A$%MeJLtFXvj&iKkUw5{; z(xIdK(Mi3bZL8bx1l>VEwN?odh@W0_lM~Bx!?{}@bFGmnVu>3N?aGd-+}FEOtlU0; zTn%}DiIX+%0*yxIb)e;B&_L)}RHX6#`*hA}A9)<4jU$Q|iD=; z3{I7ihwHptw4h{bf0k{Z`+zK%r?keZ+h`X{pCsT!N+?G_v6? z4LD=y{dhm={Cj|kx2M3{O})34Jf4Nio_IUP_kZAw(|4kLXcO!em8=8Y6xPC5Mlbpt z=eUqG6Zz$Fd#2VNh(f=KFC zCWO01UnFxG7YL9F2W2eGxw-!P!TKM^?%!@c_vM#H(*I4fO3MFHlILaK7kQJ-tJ&Ki z<5L*2zHu-IhDSJ^jDV?8eohaNyn`W5(zi^3esh}(1_Ik)xnyu#YRfIAf-;tjGbU5W+{n58-o2i0rrVn`CoETvF2>%jG`-NLxyvjg{QRdv zH0+#VI=gH}&8ZvW@@P(y61%0Z%Zcj_v0?QHYU=G2&fn#1)*-7FcoYsAZQ(B}8>i5+ zT5p*qbWt3DKltWd3}l&lgCCF#wT9ZD_$%hn%hM*lRqoetKP_=LyVu!?u*Mmm?06>H zhOZZ^J-g@c#U&B?YL%v_%7E+QICkl^cgslJ*v2NUH4{lB2_xKPOV@N>#m)WYZt<=v z%h0kW-2EQ-#56%-btEX^>=&|zBY;Ls<&)Gqy2kMG2d-y5>J`o7WdWz=EFq)_n)tln z-T!_Nt$Ebxkn|BN4s&uzU`|Tcj&;O*ZkLoKgdx_C$1sSzj*N?&mb+osbF3B;ajzG% z-&Gh9Q_40Fl+-)8 zRYlB2jywqXLfEek&^C)>Pv{t-Gw<1ON!}8QIm=vkF)TYMb$b69dslz-ghqj$%}XPT zV{*-3Gm?c_Q4-h!K4^asjcxwjCzP2n^Ye(_(y>_4i$8oBY^?3y(_ zGweF`9ro*8>|)38kYc4%u0)usfAjbQhus@Mi*Yk1VIU&B;&K%iglH0IQ9_;O-<~wl z(EIqixim-nO@BG}@6Rhuk0|YgK7}@;g{>o9njZw+`g6Tp7yXp#LX|-JPf}CuzW{v)lq!ufZHuMV10KU6_#uun zstUU5_UO^3sq4^#KE}@{(^`5`Ov70_d#%9l$vpr>Fz?P0)=6YOj-tlQ`QccB3vaj3 zwqM<(uaYst6YCa#5UXg86DR|(!770i`-$&;4t0!Y?@`9 zWTr)I#A%smX0{rh`I##drR?V@D=LexCPQRv)$Ww?*}3q|hx$Q)l?~eNJipixbkHaP zQ=Jaf!MLZcvg<+lg{~hau zMi2ud&=sMd?);H4s7DRn(j+F@!=+b zsZiLgX}wzZj-Zqw6H`rXV*kPuuDUvj@UYt}%QgA~=P;1Kz3o`zS8Mz?vlp#EzMQF% zpjzJI)uhz?U%N-J@XGtc?{q7!!br@NSBp4Hi&|$v@;)a>GK_ZY>x5h$2iv>aXyd*}(S*fMAiXSu|A`ZJnwW1EL&__1u=P;EQo46vy05<$ zXj@ZR&`-c8WY)e9Lmn0Rf^#=n5T=kGxDaR9M`ZOLof7-(Y)}gj5G6szvuP1YNI1mA3&S=c;toR8--OKV!g1 zy+;Ek?D03UC5J|Puyw6r;FF}@3Z;Enu_rEt1`_FqhjTITj}lryVqr#BJQqmTsr6!Q zJ__}V$E3D~;@jUzc5WY=jUm>@Vk#`9(*=h*GklV(GL8Q47CxMf^k7t0kad>F!=h|N zWf#f6z8}zjCPl;csK>t-f$YTB3wb<{h)}XuSU3Ca9zIj5Fh$E^)@vNv4bS4b_^*Zo z_PWK^;#t&(CV$N-%~FFU77f-z5AWO`xQyv^LV7ebRJp&^*P_(@ikCYNB2&h5YZG1w zQ{^#-Z@O~B<=^r55moRmBQfwU{PH7!=x)*AR%`Fah4iV)a_x*7NMnFMY3srRET@o+ zPGo~&kySI>vNQ1yeC+>wJS!XKg*4`edr?&eSys!s4?kqwSlMO{moN94neFM{NUE(+ z0@MeMRbs-#VU_1y2wUsf2szKF$9TrngXp*E$No5@d%u>pE((F-(l6qC5?3+j^3>9o zQ)pOOOgpK|kUa=1AKq)cy0PuMryKwnx9C+E@y~_bqibhD_qDg>e_atRwO`WM6C%30 zlYsgixVId6yS(a3lP)RGtg^y(Z%xwtQq|mCBb-|kHzF+zD~$e<-`?MjNo6Nu9M}1| z@_%9nv!VPuJNSQ+x6ZT1e;#(61e%Nj7W*=)4uUYADcf;0WH5L>n?q_L0pI)WjLl7M zfj=wcN+)I!m+rKE@D;PzCJfiD;-tNl)0sMJrvRmsHT+n$-)$EyB?rq|UPdQ>sN+pZ zxDD2|n1>Iv<7!FkVkXG?U$A~EZQk8`rAH^f>8uJ<<^2@^Pa5K0(gG{ z--r~+ZB`@4mDLVjd0rRB-Kg)0VNd;i>XL~O?VoGt`#%yxXTxoOYKSN) zYHe|UH?lEX7YScalF-Uh9(74-Q-6Njhh_QT9OO{aG$8tG&XFs?#5t#g-xXdw_7}c)MOVT9(4k-1S)@ zATCVz8EK4Bx88rC$8vEK_hRh}iNUyAf)q7ocet}^&F(2qRLig~&PNiT{-OrU6UYs3 zL#(1H-EA|5+!4uZ`PeWXX&Qyj{rMi@TJ2XmaR^dJG!#n3TaWNP$dWB)pEhr39-{+R z3*&!7ug$weL*Fa3mGG`<*@3^&rNQ^bVVQz;Wn) z@gju|ydCOS3vG~VRV`|255M}bc3A}D%JAR#7odIh&N}v(S?3(CYfU^Mc{_)ab9=ot zqA};gUS5t;k{_dK=>e9Nf{S)vxOwT&o+Gk9Jfth-d)tS_Q$grwL?aR#e%?nDC2y6} zTZi5hyKP`;W<#f$L7NH+#$*_#XWXg$s()7ayy*-s5`9ZPF4LL zIhl7tXD#Jf-MFmCfEsKN+LP`;f^U~hTbIf(q5+f#ArMkS&Yo0QMZzlO#LZJpq{O)x0Lth@Oh`(gqg`QO1CVxEwzwSVo;lx2YfFP-`V}K!Zl($?>PLO zy0C`zTi)!urUBUL|8uTDd0E+or&10(N~xTAoR=BZ$KlxB8{qr2(+Drax4-73p5=Ds zFGdopKLJmp`_gS_yCj#e@eTD}ZAIaY4$Hnd7Fh@Z#sik!BMIm+N`VoO20x08uuty> z#yUZPpeHX{y%q2{LYM7Nw-OatbZxGJ^>t-htP z+Ik|#qmKQsmf6W_hvY8gmsZV`#-YdTsgBo@XmDuLXpW_IQ##N&y2&wHrD(~a$l7JJ z2qWHrL^>|LEQZzlu#}=rw|k3=JKVT9_PpGDJ3UuUuE?Yj)wIxrlr-vL)Y5fs*M{Ia zwRTs8p228S3~zciR3A%e9Te@F`rK27WpA^5eU?IcI!&NFKj6B9J8pbc7L!9ikwN)F zuoGf^j#6O;ab~YD#>*UC(I;h~yT&=Vb#fH1Y|6$-w2Ganv+hz_1CDgw-fporv<;WG z@_ut8u4*@W)A2~!j@wmaq)=I;7B21JbqaEF*|)dxDjn|2=MpM98Q!U1y7z5=7O;7= z{2Cryj1rO5H<7081)U8G;7{qqlcwKWjA!^sQf3iHn=!>i$oXnf0SZ}bUOty-D6&4u zxhPB%Z-s+qw5YE^x58t6Wxg(@e{<|;8}%W7(f!DFo2xOKkZ)zB6o+64NsFz&vj8e| zrsSzedv(o^xF12b{hxfKR%H|7ftB?#*vtJEFudDGvpKwSAVCbU*v$#T_Wjm8$3@Go zK4BE+TAr-N>G8Jb@T#Ez=Tgpe+_*(&tI7K#`O{6WewKQDbRDtF@$q9-JgaGeWYE0@ zQu=~#ZIcyRx)Fjoj6@LL(C{E2*Tg*xOQdq|UYinI#nPGV5xxxRz?JP{zk-!z$Wo-c z>&4#O1=8nAA2D-L9BWS&Hf5|w2-uWtSa02Dw+OEJorJ?K2q$vZ>GV-1y;_9_v>uE* zQ&3PI?NL0jUS0hZOiQvBC{U~q%N$D?e!%qO0z~YA`E&GW~1i$uf|fp@61^51zeJ!L0I)t z9qZ*_^s0uuV%e&%=skcb|;=%CFxxadyHF?tCbBjn!_&_ zmO*UEpB(~SHW$uZqp6MIoAg4dx{M>Xg@NaBOpI44k?r><&G(b=SDSk4V10l>SyGgS zrETiBV72Yldw96DCBe;d!3Te}s4-^W0KW+axHfxa!1>oc@@oS(PWC=j#&Zqve&f?1K5f_3S3TNIaThxz!P!H2n=LGy5y%G z$+e}ovz*MW_w`>Ib>Ep?pE~?XEOgX5EUFGkDYq@hDJ}{#0lZ%XXm9(=dV#*d=RA;U zovSD-jov$3VY& zPzuG1nCZs49`Pv$^Qfxzgk5y^PuUM(M@KG`{XXLN31ONe;lwzF)iINj!jZ(=OiZ;+ z-z{2Jp^sdwZ#DUZxGDH}m`-=qgN)C&bxji0Gl_D)nWq7!Vnqj9)_|I$ZlaYMXe3p| ziADQYM`{-A!Q(P^Z`K%LmoL^u8oJRF>>UJV=eJt!L8LE^>-0FiFa#lVac@kQ;+-9o+hL!Q@w0MV#w9ad7 za8A`6pENLboh8#iYY`N{!

    qgKfcF_m7M6lZVG?r5s)Uc>%8*jCHMKK`I2l^R_9 zOxIooJ^IO;SW)j>6nYX<-wTFCjJv-d*DQZ{>gK zk)=VSHA}9*2;m&gRVvU9BzT3i?Ec(CP9S8Pn%Qex4wnkL8Iatsy;A+n+pqGX7lk8_ z8bvr0$=k2xe7+pGRi-MBh>PPm*^jqTkcgOATL&W?nCn?wH~~J4ILXZ+4d3jzLL&}} z3q$O^PrwW@_=aw^y_``31VpAF^@x5wXs4{%cW`-FX7M}j-At<8)nztKO{rNq?!p~p zPl|54p1*`zTK^Pk$rqqYmp;TNy6rk&ZbdSE{o8V!NwfuT@JJdXtIS7+J3TNPx`jlr zT*;XnE2%P5>duOcKlr+0Dc~+j{vbbNLonZt7E|r+KUmFTF4OI>3Qsc3Or$j;bB)f$Zd`a#?B@JOa6Z7s?gZxXqL;L8^ZTZ3g0 zs729`q|)`fuz6cukpZ^f*Ye8fGc66{Z*0tt{*oo*O-jOK$u%%pvcKQ``jo6Py2e6v z)K@f%QA2W!Z$Drf_qzbb!fT0 zZDtv=R`%ENg837%2+OowX|~8M@68EJb6s_&!z}3JeaUOog#LjfIIMUGo~Y`<=kdl| zKXE^lp`EoW?@i`N(6{oktg%WK^0T$HTq-?<3b}jdqs(Q%ZQQZcn@U^lXt_y3gtU+B z%QO;rrJlGvUdG9W^L;^2TT-exS=%VYoeK>H;~C%4WlUX4Ceokp*gSBOo4(5v{kM4UbFg9Z5k6NL|)5)z}pi#h&wzT+>A11UgxcV?br=-@A2uQ9k z^+GUfA-p!v7=DA#EhU1eN8SoSkxZq8Rv@8uL? z-?iPfo;O3bg$hw$O5$`PlbA+-oMzPQ$DKCQ9Vjf-&VUf7zn_wFIE7wZ_VVF%&=yHz zR4HK>hI>jnKzH2x?80T~@EI!-EhUt`?ro69bo&XPO{7A{M~Wux4!;$850jl*PH$ob zRFwnk4lmd2?R_i@y^DPe6$JFSB|5SMoj-Ej_?i%L_fM7&5me$ehy#>-^bW}*mQ9(n ztVwg1UcdxJ2TOdKc&`bpy%>=tGphVttIpgVc6yx|qU=lpXnw{?bA4Fz=CQGWgpCDC zzOk!xG8ImrbZYv%V~2hThc%p3x88ZKsLz_*xMo{qt>67L@&du7Z@`^Jauw5VT zYih0g9cPZP@}gX30|E6VALauqwx+g<9tg;XM^_=T@KdKzmD1(F+nB5m5Y&~sNC-B~ z2pj#EStdNS{kp`|dA}})S8(nlwI4T;o!Fz*wfSgZpgl>75*&xK0NSQ-SbpeUMzEeD zUcE4sVBRQV^D*b{_bgvMmF;dSfo;O4MJr1J(yT13_HmYNZyXk?(kKyuO*=Oh)Mz87 z_7q$SqmzhonzG>g40;23)2U{4RLA+VHOG$jvO`q#sor`kU2LR*VX|lMU^dmM(G#+| zh-fPWpo9J`3;5=KBqTvrv?)%V6}P|euFkklm&jLt1y!p|Z`5_SGsA5;DRt#BDb0Zl zP{qb;dwCGg*p`T_1eqPlN(3Q9`+Z*GOd*ur@|Ymhz7RC(`M&hr0b99@5$zu8?)P4Y zWX1{Z7!^%^Bs*O(vEk|tTtnoW>`Q_7^6D1;stySJANB(E5~X7KhTa3HoRuGuxrfrYK3XI% zJNLrM_s8?oih!nHbFHb`r6Y5o2~^5oJ-@VI$#B~|MjIQAUJklLD0K98E1#r1Jra&2 z!W7W%9em4JSX!FdEl$E~5L4*PI$wVV2_zbj#l+Q%mD8lfxaC|n_d2*{(`MA>lakG5 zUj2^Q8bE)1a&4ZQpre%=C0>%gJwb@A+~VlPHcH`bUG;^o`$T=A3~o8Qm`HdMe5)N23X$KnI!&LxZ`Ko-1$M zI0?2Ym2X5YK`XHKShT#tBZsRlSl!XhWYO(fz_(lF?z2p>uWv-dbM0Tov(ekO#CE-l zYePI1EGuO)t#_!jpQ$l^>P~C;7B7HV$0$5mGI^{iXmN=T53LesWK2Ji1vgkN`kkEi z5VO$xRwKv3O2Laf_zR3El?#b18kCH3Q;o&))F;jX&nxM1Bp-w5f7YY9X#nhrgOOAY zeXNLtQZ(-erSJva0&264mxVpEDx4t|uh}a{NC%VTRoIFz*y`(+UZUK98`tZzr&D$j zpFqhbyQ`fwFWRTyNoH{Yu0+%tiyr2{4UJ~es8e~6K$bzVZ{*JOqq)+zG+JvF1>`aJ zk$L~Xw_@^h^9R`^85fqF^*e_jt^;#^H(tM?6DJ8RiDALYG&PxgruBM@HYf&{o3=JXL$}4(Co2cbJ-mU22u?2;n-`nk_r~ z56=Oe={dRh*^2bl*~4VC6iuDp_Hy}e-W?N9;iFUZ8c`xRP-1d-DjmEn&aVANY^Ad0 z3UNNNI3)@xitM1SXRw+mI@;y9%tHI$=d-H@k`H(6W1(u&4SMXZmU~td6hyhHKBmKX z7p?C21~MaVeG_!##dj6v{jF?G$w+ks#}2obYdC#KR@yAzytsRHPW5)p z#WmWSpPG+rdwI{<(+_9YOOnZD7DP{eJDpz`>FQA7 zMW(DUd+mZ3kr=%DGymIR`Iixk!DVM)&)174=YpZ^agS(Er)11jgvALAJjE20#)q>d z|Dcuzh!#e+QKZ&KScGpfQiyX*;IPaQ@_DGdE4%BfrfUI@i;vee z6V7^ZxdtufrQk(#A2{po4?VjVvD|jeS-TlBI%^hNb+_iWbIn;AZ^oDptA1hov{!}d zF>hqo@4XU)Z(E(eT~|gd11S&7LAmperOLtIt&#HQ;OzAlcIu8{MPY(srh*cqu_7wb znm~dkds+oQ%)aaoZ}%at%kLEtqgkDX5|+(O4D`2SI|U?iFV_O!WrH-de~|XGA5LME zp2PkrU6sN(;DY_mFD8|IyxLr#qq$fk0#lnGT4r(b9%KVOE&}halppT`-fw`4=i}0U zOvziVXe>e?VM2CcmL$bk1kC};%Ak&uIcQEDzC@3(gdMnC2hJxV_IRvseZ}xP5ZNoy z&KRMgho{s-%PmGZa%uf6^bg#Oo%gT7=A4h}evnct(XH^Z;;Ili3!@7hhSm8z!jBMg z{$laJmYK2YCF3hDCQR0G;vjrnJJv}~+p})qb+qpwB~lFc^h$=-h%*s_odNd;~c<6UQPm+tj8vxub@Wc|q{Y1YLyN{ZQ4mxxM z9dDiout+q=IA!%#?=h=rAv%1!u+y(oJ=HXN_3>?& zs~AScd*xt1M|Q^+y$9Zk^!jjM^Ge5=%T^={gfrLZle91}$*|1#&&-H$)}wL3{`w;@1NpYIVYdd=z#`G$=F z6qN*P&Kv#?rAhSW{E}JLBO|#q$%A!;Wu~jo@&Hk=S zv6yZ5VjD|abtM6~^PaHCelyEFnmd6^NBEB>R@MmEJiIQvRU-;(oo|>z#p8-DcXFn5YJX<6N1%81nsw|tg5qXumI%&AM`Z8S zx-Gb$^%g(5S+()T9KH92h`<0jF~9p0sZ(#_`4P?Mpe`;DeAM$C-PigP)yU7Pt^(y? zjkc5~4jpZmA9<6@2#d>{tJ)#V`qcZKM1Z7vie|?Z$w>3mYUZ$1R9&A{zR3BS?*tR+ zH@POG(zMeP_@Y|5K|J(XGXv=y#0X}A{;?gdin#(d;ApKLVJ*eJEa0Lb16QDbXG>gW zF}ksBgF!xmmtW4AC&6~kvymj0lvb?*q{BlomAbp&IZB=PT;fW7n9AGxZuKz>n&w4b z;{9}jp)o|?KD-!T(((tc1n(+D&&-xLxl)5aM|*Ez%w=5|oLQLr zoCR$}+1b-6#PTo?@hA-l1XRB%)2=<<`I2FBn)ei;d!U7apE!W(GgYmTIcgz`{gA~M zZvjo?lwo8n-`TI9v#YGuxM%+_$U!B`UzC-q1#BC|c(NGZyRToZ1mtU)FtauQN@$ZQ2CApvFq^CNOJ{8JM6cHpbld#ZLO59QjX1 z4GgK(YWkG(W@c=Tke)YHBhPO@-beb~Mh}6B2uLg=Ej&_sl#7R@$HMY78~7UhS1#zt zURjsTCh;dTSc8b&Sr^@rw?%Z%`mhL$E}9I4xs6lc(hMV8bJEx?T7lhSA);U!W2V9! zkL;$A)H8$xiwJ;~B$+F(($cAmfBToFq>5Sc7a{{1GrbKhEr;wWD@ZtsZv9Pn7_+Ck zOl3x2v7M?Gwxg&swP2J)oshjO58x9_5_%t0VV0=#W(+wzD{)i1*?~N4E3j;5%ikj+ z6?3XLvCBr(c@aYD>e(Uay)LJzj#$H(Fw?cz5Y&G7pz{OFnr>hNG z?JY-`mVqu=ty_QK3jK(+&G?JKSv*>z_x0z9BbGa}MoJB`m|FGXcxD#V7s-HYeKx0; z7;!vTalJY%hkdPlfZGRdmlTl8ET}eNP?wX{F-Hq25*0*nFI&+-Of8p5>S`}Y9PbKE zJ9>7VAPcAeYKIfCEePLpviIbQcbe#vFPH2&Shw-u2dk(}bkoKE@C$%ED@JI$?aa#f zuY6x~ajLC7kg#JfR~wYKBozLA*>1YuuN9JmmQm;k#;-jd>8Wd8yA_BfqN!Cw?-vM2 zkNBOQT()_I>ae;3+1WVhxt4m(n0^a}gAY1Dei;zp- z$>RepKC#;#Zr((f$;UOk#j+2v)8U;dKw;kmlfYT4zoL8PK@5ciQ zqg^(-CViJ4t;6#k5o{40Na4Iv9R(1|+m7@1gk?)d!$jcQ-%H!pYkM*>? zPzboP8}(fpD~~uW`N70|&p8CRK+`UeLpp=!W5B{}QHqs`p%=y0O6Y8&#kgZ@Z1u`Q zY|2b!rvzyg6mo-@C>C1Wi}xsY0}9|` zydo-Kt1EaQjR3dUcaRzef~50#r_;4LfI;ku%gKuSm>~F4clTocQ^5xOElc2WIXL&F zV&UQDw70G9z(KLReEB3r=H*xhwQPl4sqq|*wcS{b>Jr+}Fdq--NYs+039iEDmYZZ8 zgz7sB%{_2Y`7jr7sH4jkWm88ax3ny{WVJkUDY)wb?K3QBEE7VbqdB-aYjFyftKUOXMkf8Z7`Mc1cVytH>|B~DIBx1Mv73T8^b zGB%;xtqDC>56w0~y~x6tSm?tF#M@jnP`pSQDvEw##D;q<$AJ=#C=4Q)HcG6*sHUkQ zoV_V$-hDcI83YoW9~ZgP zKREc}&Otx=p~+{b>}yHLHD2pn#S9P!TqTI;F(ZHi1o~HUhfCP!VRF&})>*a2g#KY&X-S(SzO$9j+Yf_L zJt8D?vaEq-Ct16LYnA39c13o@f~OZiYf;yB*X;+!s{|di81U$Eur}_V>nseUZOs!k z+-i8NHOnC4QD%+XGS23g1rK3WA~4WTC7SF7Yo^$A3XinBe(%i&31qS#J~-;F-|4(q zHpNS_@iEAcEC=Yg{m8bv*mJHsj8Ucj=4E@5DsYJ$G{yY7gwjb|Uq&fIBga^(fz)Jp zaCOz9qHDg7M;XxMk$~3JMrV>mi@ebh3f_S81Z3q}epKt!eo%ZD%WgHic+v-{!4Emr zl%XFseDA#Fd@4zynJhk87zUQtP^x$Q?ld2RsWVwIJadG|U7Bf~9A?1?Qg+{GUx?&U znBu#T#0vwh3DmCk+}>oj1Z#-qcn9;L0~+pr(_-q(91R0XE<*Wu?djfUP)c$#4L+aW z3O|OCXI#l>`T*C@*Bo_a5QZ(ZJYoxdfUH07D-9beEJg+>RHC$fElVr7gZ~(L99q$guJ0iF(sJ&`ih*x15N|&y^k-b6-v!h6P5@a zFewvcUH9?r_TeL26Z7gQNGP_M#O^70+o#ysO#$N5M1uT~+D)r3p2W~oiKUey~m_4vLR$lS(Td(h`!i7gG zsgO;DMN0cX=3e|CI4mE+tL{H=Dgd$f9Z5dQ+mG+hvv9gI)+$#oBR1vCi{FV}zt&cD zY9?<<%nzlp!?v+BBoGyYi>uCLPX95AYl+Em(kFn2H&^2LD;ED!=62)sPDo-(qG35l zoM^0D2n4vWuj}5*pny)3TG0Q93 zT&H5B46p4YLi%t?5c#=0o;8;$r{n0p-nSO*lY5nx5WAVdB@A^Q3D!iWYe?`;pq_y- zP?~X^EZDl)#7Ot#bU;FHn;W^#nY?*d`Vt=Yj(Q^6aJtwd{hZ-OGNW3&}LIc23X^A#4n)tqG$ zR%F?ixs?v6_Bt}m*j9NqVvPVui-7wlAuVTr;NW;9wd~wQy)-iBZaW9O5a0ZP%gAbq z_xYY!k|Gyd0M7=64&SzD-qWI?rfSDXP<=qXEEUFHWvFoWR>(~gN?wq8WmVTSp!1xL zDg5rqXeHq?;_x8l@(DLzCsal&w0=kYw7X-|!0m)&n7dBVWToTxnxo1zvFDdP zSZlbOf0o{U*B6G^a{5LVj|- zWs5V6t9nFcrk_i^cDrwO#;d)OwOKYG#$ew_Nz1I|*F2^oQzcH-&vnn#Pv7wZj_fZ% z;RKvUVA4H(FxPv-2j~otJTG3cc{qQMP^esZiIB1#*TXC`NLtaV`b5)SqvJytC>kInTc0vAd4Azn}= z1|OaTE{ou40P1N{9l_t4VxyLByXzPB%M4Yn`C0Pmh))Gi!u~~s$vcb7%EciFaA5pi z6hCxb?3F6_>b|F6W8?%*^ zW%ZcQx_0jn`esJTy^k412EyrMZXW=|BGMUaig38NB~u2Cr4l8yH`Tls{NGwO-vV%F zxUMV^T@CCY36^qR-H4#id=&1ABqugB`V} z(CjXBV4}@>YyOD7_iiyAMjc!?nks3M1y@RKCt2+Nix1f^F4M70bS1?loFf$3jy78C zsF!Aa(>W6acTxJAkv4G|c1;?^^3kzf+96o2*e~NtDshAKg%xpytXV8O$K5s{sR@)M z`?9UlOeX?5oX_Pkt!{i(sW2IWolS^15=d=#v@cG7&gAr+v20mD!mn97!qBWJdcYgy z$M8TJ6jceP)er00V|ij&RS?shM=mBE1|d8_bsC^3W4S9+KCUW{!HBLdwW-gT%liSa z1(WJjN2V@Kq#@v|)a2=+fN$>wsKZrR9W}&0^niF1Ec4$pe(F;;W0RY54F>bI&Gb22 zUnKTvmoyB%*C8(kda;$B|I+VD>P)4<^t&ZL37~6= zIRl10Uc(Yi&7&MqbwbiA4NK>eHb&pUhLKM0hgYsjGd=)t?$>eLcQm?f-0srQszBLP z-ffoBsSy^WZH#u2&Wx&{fp}qz(B-A4&UE>Ps*L&vQF6b-mN>=ZfjB?!!%(yu=4)oN2x9d`?%;$-l6l6&S5epBBb`^urcq`t}Fz zVEWEnFKOsS)hEBX&;i}r@S+Rw>mn$raM~>vj3=n)%YddZW1@tw!d{zRFy1p87N>o| z>qgzcf*MQ|Mwpp4^y@4U12wIG^@$hEDJ7oXKnf@9ih#c4--MO=wiL9nW487?gUOzz z?48?gWDmw4xF2|ozjx3t4UBFleq8yAA>k!xj!@yulz|c14-HtDch;=8l{*XG$Ry)h zCk=g=ir7F(0pNaP2{?f`P>g%4+1WE~$*<=sq=d;H;Fhkdebm?DvEz)iePqm zNj16|nSQ!~LMTkt#d$?l%k&zjzsl9se{tMmH+|X~ZhR)O*Y-WI4mHWxGG-@hZhX{+BD$|8G|&-ZN)PX3G4|0pGA^r8CGWs_dysR$KQ*A&OC#6@@#Y zIhA%qm520(!|C_9`Fh5vmJ+KGm2H^zrHrXzrrmW;w8f4&&ph z?4qzb7toTk7M@nk0CzUxsS2A!buw|t^2=>ElWml*PAmKVL>FwY&cz$NYD(=I3YD{}OBdH5Mk;boqx^^Y5`g z3zI}7vEAey2bSSrHqX68-{Bb9c6^UWHfwJhY~q7Ez4QNE*Z1+7%Vq0Tn8yzVyTE~s zuJ-s}zkYpv86QaC>uW|fGSon(A?u}W=jbMAD&AfvBmHuxwQytQvJq>(xIs)iOvjRP z>7Of`xk;eQ3KphzQi3kFxLuH&_}_dtXF%F=&(}^}F?3&gx;=+@k%72-*_>(kZ^<-} zf<$Nr=G$pC z#A6YI1F4`AfTMjYO=xwPK;YbysL8K%#=0B?g6GOT08@YpPB3TPRLgo7H{9i<>l&|FfPem zDg!e2#xaZBgOc7%prjfIwUxW~vCbona8M69dJD)FMa3k~zG^}TG$u^|HiUXPtzJ*u z`t6q$MIO+mme3wFmX7ik2G&W@dXO8j&TP*f%8>&9GgfJ-c*Pe zze!u0Ow^fu4azSTi|w#8tEO!<3ecNQ`w+#Ec=t@k4|m7OY{! zhkGTjD+ff4Rj}C0;ghP{vkP{}e55mlTFnzFnvuAMeDJsk;>E0u-#XvFF7>g-P6P3| zPZnp5*Y}ZWv@4Voa!0$z7{O<;o%n5fms^z;;AtkQrw!vK-qr>_$T_Bd@Z*QkEf|D{ zG|6_$bB*d1?tg){#_BqujQ$zv^h!~mSo|&9KgkVz zKjeJm^>ChP?_K1q>wyAuZ63ychDN*}DbCj%JL&yE$5mareY5#PR@xIZ8~S?^m1fGh z-jY~_02oS42u@irbLQ7{-H0gU=FeJ|ZK^TnxcX;Q1_fEj!27_0euw&9{>xvXlbKFR z(c;voze6W+;gi(+dFysDIZs{NDD5>CLm> z+1gY8onEP$dE~mo7hCleTOC;KlD+rmLL8BOHS)@CfGWmX`kv|rlTCA4>Y9-?DVcc2 zo6@fL5*9V#Jt|=hf90P}^XXMyg>+0Oyoh)HB^Z34KUm#{y*a4c`&;o%VAUcnPTK>T8mkre|Dtnz41Bp}*M9 z3)iWz2!?!Mzx~FOSUdkuHmy%ypbbk_2{O}HcfSQn!C1%zBg&(ndwL9YKL2>2@o-ad z4v?nY`CK5eZ_*{!&-zM-?~W$7l%e5jSnYR)QSasOq%M>_Uby$P)ooC*S`8`_0wuU{p$1!el)*2W{Z<^f@^I#>);jF)Bl*@hT z4|^Pq*JR=Vs^r(JI?!nq%B>?%8de=islgc1IsS#<)HG=TxTIcm%`J zxn8pmM`W#evY$r+vLItalu0Z1#LpSuL|i)vvx6`vABhW^T^ONNgWB#67n^&rdEGhC;_R%Myc)|@)})R_%X&$V||@eTA!7dhzxZy zwX0>V=gPf1lnxtBPT6bTTUWru00h4^Pfresf80hXf{&7!=(!AkeSCnfCGysSeBb&_ zMl>5`v0_&a8Q3uRR3Kg;>RZ;F>w> z9k0@-!omFK+`vfA)9RNjG2%6E*m;pr=vO9B3y*m58Xru%ZHjM8=E4`k;j*?J(iF^T zYHL5@J+u7Yz-sVRt(%i#}P z!TA?+(~I|P+UL3%UgcfO;Nt0|ijo9RnKkd;s824eJI3Aq9sggx@=$r!`6Cd3`3OrL zmO5|be?@5_s}**&XCoadpadHP5YRXGpiuGh*wXrX+>%uW>R{!E?jEpIhAR`EowJOa zNlPHF2Ll_wT$sNL!rLPH1T^*U?M89z7MDP&t_?jveiuv?lBU;%8F{QgUAlhW0E2(l z!M#Tvh`#YgV>EgtN{7l=9ZmLvgp#zq$Dep48WUa_uTN1=OnhZ|H)zTIn)tO|y#AG? z@8ETW(V)=-cYx)?&~?%g!<=emp1x@P|KB$gk8tI2X4NC8w@*IhYaIAvIOHOrDwry> zC3~AQmEyNz<}JuXcz@y}WhT`{Bxw7ZAHsQn#WlV#9W#RGz?{zW_ihr$Bt#h2bVxw#1e)lH{#scL}WOmFM7hTja3IGr92KvFJ+C!#__S z@k#Pt7AER>hTFu5n)=`E1=amz`a*zUyXg0YylN@SIlT75uRr(~$5de*-%9RpRB}l} z@z2Lsx3Tn%7>-20G(1+lO8tddtA+zrgXV!t*yzDOsiFHVCc*0YIB;6DzgVXcFJFZk zT)nFKZe+xEj1N2{v_^5AG1$T}zSR4#A~( zp?FIvUL?3X1&S1R_o79Mdyzt+xVFW$Kwp0Mz2CjxeE)uvnUi@Y$;p{{&YZpW+I#JV zE@-U1O`IBy0AR;fEK#{LO>bi?rlQSoU(hS{HXZ}!2(X&>Ar`2%GYnQ-`$bYE$B=&j z1cNN@guJQ@h8lNSn7w@2J_8XV29_%99Av?8+?!29G_SQ@md(xo5QcaMpHZ8mE|)jW zobLcIfI1W~oYfWSUlW!-Gl95XI+QBrccZTQDb4=`;IDhE6D|f83lPVS{`vMc(3D+) z4$ZM9R!UWZCo(gj&ElCR&Sek>)v#iNWI$97R0+1%n{>oV|CbOkBY-~fcTBjve_-q% zAiLH4+2v%dNAPBw-tEm}!$q_}g0f>?kVafx5O)Jm58&FVTZsT*rCab*`lsOAV|!fN z&8S{$I%X98!h~sy?mC8poR*pj>zfS@_q;bN;WAi>A;n)KF|Q|R$qLOZ0=qLdFHG2OK!!-x7(~?21@YaRJKyki=_>HQAFbi+WCoAenw_k@T8|PsFjr|6!TK(*b+piEy zHrmLG9=k{LpO~u;ZVWfT<`%~O6U(HBU`bknO0MT0pgf&b`it*Z_coB1-6LMo{u=y) zmi$IQ8v9|sQsn8tX&dI^MA-Q&1-V9@a?m4NXfZfkd!xwS{j$+NAy|@ zoNKj6+>L%)p~~aZCh6Ud43lCAhf;W?_Z%{tMR_wlbuh%+Pc zqRIR5HTG_R)L<${_ONq7H?6Xxy-LxK{sVsDX-D^9rZ9oa95ck-bO z`Vv*(PMnUx8Zfv!$|Ioder&cm#p`Tvk@=f^<8(L1+NmnXpNj!YO}Vl8Mj8pQ|8MDA zm2!}kD=AKd9L)?F^Ii03gE+`-_a96MCn`}0AZWMJ@DHFCU7DE4z7Ppv$L-f^@}RsWsesl zi}ho3Ym$sM1?yy$`)gCSvhO}t;mc)F5)%FPA^lq%?1}zI!fQ*)NbBR3mR3z;J{uN^ zma>{n{=0ArA`os=_r^t&FQ57ynpZFAfB?Hw|W<8Plps1HB za}!t&UmVaAp`JfO?AG+ByE(Av_KhZv)C)4(VzD55Q zC_8y*3Q?;VlhsNU9JLPzV7x!tUaQA8Z{bLqmh0%|lMwQX`yhL$(zwajSE#>0qGRtv z$?rH~LylGtJTPLp>9v@sWbAe%L0G1X%a| zeLRyhGbGAZb%}7-}hfrOdu^d_Uz(s=p$MY zK}f9p>nFEqxJjk%$jP1SH~kSphUqiEPvhTv-?+&N>nXmyjCx>3aqyr--xdX^Vznry ztnw}MH9&|R2t`Md?!ps%MBks7OJ*E$*kJ2B`bg1fDtt~B>G84FQaQ~6Ez~MUSBU#d zHKs=3qmw{|yQxAyj?UnwDJFH4XgiH2DdO_8uH4Bc@APVm$v^ie!$x8W$-=QhePe`r zY!N5~gS0mIR?tAOV9Am&+OGO^%rgiS#wfP~{Yzd~GQRP{X62Pd2u}?PrU4h{(k@MH zoN@WTk(!2e>1w|4<&1sF2VQGF)d^{l%lc=wbkpJ6krN1B^zo-mDkJxA_q(CrXdls| z%`-3V>TZnrqA=L3Coj<%F%vaB-DTo1Q}!lL zvhHhoM{dXsjW@VSa_Av9R;15Gvo2O;M}B6Coh5uz?~?Ba%Bzk z*Upbi*|8q*RoyHd&uALvZUX6HqcnjcDpY}a<56fIWKKU-ARtm%ffnuV8H{Zj zuVTNyD8Fw%s`Mz`^hrb_O@VLBDnPE5)REn&`^GFjn=cd{Fb&)SJhZ{>Kkk-1SsZ3( zy?WTjrz>^i{)iJ2E|WqpAaQ(@IMR_gOo9KTlRr)Ig8ACe3J|I%C;~R5izEY~g|n1p za9w{s6gTJzd$>Je5BXnbJ%p7-QePwnz7nwMOqd2uAhupUW04?lqIH(wA%1mHuL78> ze9u7Ar*sh`llIztT#a@f#u1Bc1h&!JlzLL^AXVNV@Sx$5qx6ikOXBtVw0W~b1Jk6G zCd|mIKqIWu?p&g)WmpQzQ(9Zeog(&7xsO-|42qDEMv$r4h$Mv-wqIAVv%HBzF9rxB z{Vis(5?&%b9c+JKe>sXr;x7A1y+i1B#mnd)HhwT~)$J4hVj6zL z_5(pBa&WZ+v1fc^BeQZlmRlBN(zAPReuto1nQHv$Ls-phiB_CPbdW+^8dfdIk{cq_ zDVv&zK3wF#K?+PnN8wROJ6gOk2rty_>BcvDvkgG_g=5{I4eeu&UAPUPvvcxWb-!i^=~&>&Sj>Gpd0O&wCrp~g*Wne$+D9pi?HcrLroXl`~36hLl&|?nPu$!WqVOcGGhdE|Io+&Xp}}^ zW0=u>#`F0IH9YFKFW}BcBCreVz3QR(^;kjk_OPFLtdNq5mtrjZs0d}xfH-YgWQ_Ot!L*Eo@+v#42in1( z>=g$@S9IRcM7L5$XZpy0+j}2d(n>d`h-Kf_RV($%GXDk8N&B*sO=A zB?l3y00r5+IJ4`V|C)L$B|&w~IvvvvU&9POX|NZln=BE5h=8#SVu90|@YG1Pxti?B zMY;{8dnm7GXz^F2KeOhP>u(3=DG%six|UkU+T~K{&ql%EU@W4s-#yF*qon&QR&5@u zE$(Ji`am;u{M13Fdo$2-P0?#qU4}}m$Fx4cUU~5qDlSCHA@hW-W`@b6E|e04=Yq z@vr>a)61V)7NYz~XbXH~C3L4~ctpIh1jqs~nJ`QRKtokbE}#?-_QTp>lF&pMoLHU3h6 z_+?L_&5iqaFB|5QbF-X@*T=F!-S{hnEk4NorIq)TR}(SGW{|Lk)0#K+d{dTLw9M`f zNBX!Vz;kY1^hfBf^Qy8cPDT`gifaf5&>bjma8#wVeQ!3!zUs9_7BvOZ7e#RWA)Vxx z*?gMR;TskCgtcE`V=7_T9_*bcJg3)oF>0=;!31#2j{^RFW%iwr7m}~XzTe3`<7qU+ zSmS40c+DJLU7Ng^3C64dD5GcvnwmGMa75)Oxg+ z?B+5-mT^6BR{IKmMCUzFYg`r{nMUvX50H~B**;;)^4{i$Bq~e)mwOKfiZd@GfqZG< zXu#&+k-pZFp$K&#bau~>gDh)FW(R%>-xTf5ua;%pF3F^>Gf_5p+(h(As+=O?bqLW!K%9O9C%MA-b*dqMy&(<*kK>Z#;bvf=t zmqFC)${&7beexjIE?c$2bb0V9_rw)tt$~WT5E8!xF#^St&z!M>GLQq&-{xqrBrcI2 zs@uXGnJa|tS2netNe9TjsAorZbf_Q1SZK3hQIP59-2nZlRppCcKnSK`{Jwj>3!K&A zzV>U<$RBc7Cd*W8gfCGx84@AC(P?oU?n6#=amCq$$nC;@iDv?}ID`y1($hGa0Y=pa zjdg)ve`AxGt)D5KevhwBnTm=-dlXeR{(OWVT=1VSL6>8H*Bh}~4Sa)o>zD9L@LGMF z#`4iFsP_Wo>-Pp(x0X!y{sT}oahZ9AjL;3e67SZMViCf>S*3rqRV9V>R-^YVA(W$2 zWsg_BN-Q%7AFJsrt3uU(Uj{X{tGWh=qg2*sBIHrj-l+W;BUw6r+{5papSo_&K?-uH zMT|E80+ZkKu2w6?+W>RvtuTm|#35D-d&xrx^hwXY%3n_1Oe$t(ca0=EE&f~mcKoL& z7LX?6@K)j`V_JI4JuEA}?uNsK|6Qd{T-oFbS%Cqy1|lNNM$IX4Dfu$D8U^&WCD|7r#Of9BU~)1mMT35UNP@?aE7RebIKi^QdE|bS-nl84A#Di!r?C3lt97~uSka!6a+Y)gd~>wNDe2CnkD4S ztPutJWN{ksD)YH&oaXt~frpab$&Pg-ZzrznV^buOa&|U}UXuCG8#oht(7Gh~b-$T8 z`X{nn^6QfBys#mE&s~|7A@-L3qbzgFlV|G=l|O`Aw}ykjTXOLma;X?qhFBZb&4RMb z`aB^$#h>Q;T0MG&4&x1KZNBi_N8RHB<*;AR)E3)z(#ZWl(CW0 z>eBdl->Fixq1bo7X3P~AljhQv&dT&d6zBi$S+!2mq|S$9u!2!AwBEG9cON~lXn|*c z2Y=E-B?1&$KS=~`iST#c{ z$9F$QG8eE4qxndL3(!R337_kUB|c%Z1mQk)3cYCZ9L!ZOzky0+rt}5YVGvOkZ!CKNiASftyAX|_s~9BN6=e#&2Wtc1 z$HqS(#6rEQp}KEPn?DE{EfxPHqEK2`?9Rvv$UXfiZJeH_4Sr+k%KY4b>rf{T#dLYa z-tiC6^YU+5a6=XWIX^Q-erUFyZ`l8ZKJv99*oe^Ynm!YW-^AIF95MtN3>lVVlBRO~ zGWkOv^2(cdHda3;BCP+qLHXXBO52NEdPuw^=F0D=rV$q1{M{SL3Z(|)QGP$~Ogo=s z8e9n1u5Wg}fvO@8Dkq*QM{o*UGe8FnkFH7oiD6MNOvVbLzY3*ty8h+z+&PSh;B4=5k&&C#B2%8%pCBsZSYmKr!n)RpG|-tqUt>&gw)Rs1~56{&JS{7Z9(V z4p(4G>Af_!z)*LiArs_VzEH#))K|pOWFmAZFlTez$#a>Vn6oJH?e^>cff2w?q7G#i zx74Ky5L-EiMu|a5nXuV8ss3UWm8h0@+)2t97H;bUv;b zke8O|mqFhU@!>d{8&Jqrz+US_h*{4ThVWE@NZ$=o=QHGgrsdDCR=O-Ry87>6Ensxs z!V_y=>z1Vc}`BtPU&l z->NhQaiPinCO@VusxZB#igPKb);-uV2?{cwx3o11;v?X7M3KiNYGWiOC@zDG?=<5u zxR*vsT%{Flihx~cbK$`41k4z98LhY%qS$aZ-XB#4JE>H+x^c?y?`?Z8nrxqvxm28o zj*CQF)#eTO!}4^GAQLNIV-c>C=eG z{dEACQ(u;LJdMAHq;l>qe zegdIY)>!>tUioTrZrM9h{7k=Quqt}c|6n`gxdSiIBNES33k81{!T}4`?22Z&*{@{N z>6g4tBQ>9@MXi%^^iQ!>K+=mo(T4RhG+3KjDa+E^?GWK@`CU`Ag;XFB2M%uV1dHc# z4cJP^<-w`ULv%Xuw|geoAoc_<5wa0uV6>KEkFqCe9@~5Rleg5^etd_0F3MrzR75UL zz+yP{t)HbamNr`*&h%`01U+ck$6yep`ZXg8Lq`f-jIp&hsnd0xr>wSzbA4Eex7BJ| z!Nh0UwG$uod1Stvn!U^OGc_~8MQwh_w`}|6#Af>rN8&s?T)f+*PG}zgXH(IzGlbx)Ly|QfJ|<9NzT_yt^|HeA9Q;H|JCGVkF|oL5x9fG9 z`wu|=b?@EY`SEA}FQxte0BKVd_7Bg+H~Lvuv4sh_hDu;v0z6+Jgw2EcsoD|T6=_Db8&HrN7Q74PE^lmUn*~+}f6`x+C z6&my-`MA+8I?k_6lcso^=wPl++tPZGFsTg0LTOGLSkY#q?{IQEG5mL0p2WQJnf`e$ zI`5k^ubJmxYF-nD&Rfx&Pp+2+$9uEqoxEcVt=!irKcrLt2iQ@#Fn2omlpl5LEp&^! zf0>?|A#|x(+r9lTLf15q7^Vffk+jN#G6FE=_ifBx{y2-`QBN^%{4SmD(!SCf$b-fK zOq&$##tH2V4jg@C8g#Us%>g_nAlJx1Q~$ zC72T0@G2SJ)%?F$2JGiH|IIQC$*Y#3dX-a)KXxy(WFpsyi%w#-nPJmFy!c;1v#8P( zF|J4(6f`q4dZVKqPI^P5`})g1g-Uj!OXv$#XAXhHoftXD8FG&8S&}Ih1R_kjmKR#% zr~;=fm%{(K^|qW_pN}xrz9#%{d}EmlVi^|Z*v%DJ_j##34n4;GduKJbH!}omWaz3i zx>*I6HF#jnJ}6DGr-)H?<8;kolQ6M+DeGWoZ&)_{8*Qs;hPn0|s0;E_C1O}d)n_o^&Op7gvLf=9?{SN2*1_Y>l zk9(&MhE~Xflm9zz26gJS|5x0UTb0oS>!`}IpRp*0)&lEyUl5ITp<|_qByC2A3CXVz zw5FQjIsuy6@k-%bh>WB&VVi=MYaWZW^a}?1Cp+AJ)!-UP0Jv|1A}!M6&zV~Un!i}z zf>}kMW#cSYqFA?-;FM92POCBD^*D`bsR5i%G`=wi_XyJzX_8i4PinxT_Bf&rbko# zxcc&az;SNoVNpN1|0Ts1@k6Hs`wN8P370w1Fx$Kd~d-m1>n64-qfKvhlm87z# z(M^(XQC5567&H@x{3I} z$JaRYNIpT1diGZYF0LvyK=aZ>$-44Cxp*JhZI<-5*{d1?TS?v(ViTaEwsIpH%!Fw5 zko~Fn(=e6AhkoUr8Au_NSs?V}KWLEV`QalEbNpxo=MOLobB8rTN{e%|a9T=@rXII8 z-*@<|t(iEcB<#*caQ#pqQ=SBU)+hWVW%6sHY_zMm`QL%XpA31-E><&fMkHczdkvT{ zBf=0D#~~R&-l87)0h8E^nqoIlng1iuC5I9osSgSqLT9a!*wVB_R%$`Gw1z z`q3Jnr2>lh^=Ys?@fWotW48P~=~o4_wHlG0ENShocWCj1O>%W`y%iU0uE7RH2DcM`hb`dyH08|PyC?SjQu(>A|X#|Ithya(40@LJ~29n-OiKs~;m(Qp?P?f&#;)96CcK#Uqgl?djo?FG{UkZ5Hg@`Sh!pHz%Ynd{ndejRp{X*rey=1 z@WTdnrEQdNUlF9`%CEVlC@-URnx@JBIMyN7S+ghRHMTj9?t3E!o!Ue`jG&?Y(LX}@ zdCvaaftoRdB)_aWduGdx(Qcgd^Gu*j!o zjK=tS_zR2nC69~u#=32{3*ph>JHNr^e}G-(PE-z}B1lj0Xu-TSYVHOpx{|&2d{7L` zQH!?IFNvN5s7Oz=DA7xU)27;fzn$C}>l(E9_D;F)Gg54Z4tSoWx*M;oP|Si6Bf$Sn)74W% zW4*=C1NR_S^5knu6W=~!m|_|BTz3ly1SI(+pV$asJZ0>(4VGXWwJpX4t^Fg)?}C)> z#djFaL)bS-D{_{9nY!g;=v2*C<~y#IzJ+)5Gf%D#rOF7KK`6JbTLTRD z9|Q{{cXYS)SKUo0xoSJ$P0R?~mlzfNpEi5UiP7^ke?-2L_KtRDl{pQ*MKT7tlUSfE zVnw3bbyCP$KnjTo%+RfRh`za>jo0hr64i%CXE zV&XBj_vh>?#JbRugs;6#T*#Ho8D@ahN8O%d%b?O&z!Jz!-#xwjc0umL2rG6)99|R@ z*#b> zas5~p$nr+`JLIo*AqY2^v7RQ{|HKafMw_;z@gDg!jO!_9E4kY|@+qzEbyR{ds&bF% z6!i}5YsayKx%cu15dwswjWwmCOt1Ie-}P?`d~wIwduRCb5$%EhCzXvApO5oE7Tm93 zF|82OWV~Sh$D-oz-IXZy7&i)>|LWeMPhpYy2Vj}p)W9Ph3xRx4jKNh2ObYLN~CWBM1UqbbvlmlL3@qr^|}DDbK2QiPzs-SmarW5w#F|^4V90 zxJTQUB1Ec>N=V$sFpj7$CC7Rt-hOL0Zzzg_PKRGcRaC@|}Zi>Yt60j8re8 zj1yZmQOW5tW;ar8YXpaCOK{xdnyBU^#TnuwP4tP-@E#aLW{{Ofz%KYkJ{0lXEK0L* z;Q?7M?`3I3Uwp_EP&|`(v1&JXFYV{Pa%rW8JWegs8~3L3fAFc~V<-h!K9je}%m0|_Z~+Sy?Hp9PK;9C?>I<8BR9br;$CfNKcScdCu0(&Z zLAfDrTZs>Ob~;XdNrX0CqTZ}*Gs|;ve3Tp1HT(O!mw?^f(WnD+X4`do?byCops9hN z4p~L1UH0GC&N4XPK)x9m7v-1LADhXB_zBHE@%f=dP3D#dS=xf3WfoNb0A)3vcJ@YP zgugi?z2AB)+`3atT=PyHOumbLkd{rFnFEB_I&p!hXpQWHw6VrUOLyhZ&j>h8oASZ64LQF!#AHsNq#@|M0M#!SGBz_mf3)B0bE|2&&LIqgl zrxLJ|i(V?&2BKuU49`X;;sTyfdHF-Q^`pY}NX=!4Nva2K5=#o_KR~tUQ{lp2p*KqC z)bBC6H7B0?=WzR-b=;O*x#-!e$F_&?mruWWAVfz<-UzYQOV!|oc+SsDa`Pn)2q{?n z=C-qZQ}XtA$DGszo%DOI6tud>tF*rapvsOb7>ZaMGcq-Pm-&Nwkmy* z7Jesv=WE&1x)aO`2bZ_gL0u8LS_u@=Km{ZRn&r$%RPylp?03Q^J&qd%*+-nGe|uo8 zLT6*pO5Prq-6#GoJ4x1GEPjVTL2efxlpfB%5S_FSHvIg)aq)L$iyBzJt^j&XqC57w z-nnqs+aK@D`+;nbZp!DikN>IP%)M9mUc?IB_2|7;-_Zq|Tc=j9>NE|@WMy$p7-|@$ zYS2ffBfp4bkj1AI#%qxufSO7D28ma3d;rfXIeLn~IT@0RbybZfLP_)}DNj=9wv!+V z^#*riOYfi`&F}@0&CR7*^$XN+ z1&|niG@gmSCsH{9im-RWqfLQAQFD(q4Yc(VDbVmGpNIo|V|-(2uF zE*=>xL-%ufEC?_Sxxq-M{^Cwxc5hDi%;N70tuxlD3w-eOPtNK9R6ulh!RySGs)hTE ztv@Uq)$L}-{ZY4W`0KP!bvnoF#2hF(7niDf0j9FKQDl1B5bCR_gO48j3wAmG9+nI| z-M0$e2(t-35=IE6P{r#9RLlIYb%Ajsq9cLl)GEnwy$Z72@;ot>Xk$HcE>!+$RS-mH+v}@--jov$5F_ zj0ZI!Bmw4%fDgRiiacarBuTG3JQ#}5#2SNqsO8rN+#LH_u-Y? z;z7~PyRz{k;p%hxJ6t?(HlatlbjOdKmkZo9c;4JGW+ zr!X!kJ#__>W1yuxo(qVM_gS8Oj}no+RjB1wBy7%Dc6p;O`xJHm0dzAbtu!&3FF#DU zK|e%fyphIzU(`51KVteZ#+H3E>uboDY^hH@^xOcFM4_1Ger*6WB7Ror{^PhEUn$!1 z-2>3!Ws0)=W6yE$Gue$0r;#>g1o2O$L>cW0dZOxf^i{~jk&pu}0iF=e%Q+GW5#I`^ z^Ms`pm>R~9eoz_{pU0L;gV#U*cl-DNTba*FL64GVEK}^gVp1`2C&9Q}MQ9(0M5%5s z6S!s{OpN{yAdvNmhZh()UCrGUmkBakd{kIZh9jNrMYRnp)U9ovr)zx*pQUzDDVAe^ z00+rXAL}3Ml(iVV%wNxcAwe<$5sRkORIC30HPeFdUov^^43Pp8Hs}M(!v_;-D~@o0 zf3c2Sb1rr%5BJ;~2hNvY_8k&{$<2;s49<=`35tl*e*o=OrT+@PJCsbX+Fx$oPJQh@ z@ch;B5e6iWkG}oHXBG{LI^cVtM)(81w|1Y)g@*UiZ(L78~L{Xw#JPqLQUbEUe& z>ufz=97R)*MVIXs%a9aB^hwd?o;rz&U6k{7?1j6`TAy0$d5FVCKNDs(hNSgWQ_RMd z>s}!M-2b9v)n(;N`W@A+&iG2qR?gs`1@GQ7z^ap$6Y<8TGCbe!&11pN?dadJ^E-p= zDkH4An<<3i@5~jox9I!)7NrM+BsI;N;!fFiURlg#m2eT9FINeKSiP<$f zIA~iow1DO!scWQiuW5QD4{m^Z5NZtOWQM2&2Y;bKYb1g|3rkU(OczGiMWUEk4x|pn z`l^jZ#jng^{ya*)ho=&%4{~slA#nk^>j70gGt(V|Hgm*O3AshvqkC*=ojPT}f1xgF zs;qW13{mzhX@8KW`UtyOv)bsQTC`3W^+qV6;ov7B_-F>vKf^1J`}Z|eUMcRn@KQN zC}Ru$%_#k6Fln$p%*+Glk@z3rne=9$-=oXpDW(icmcd+|X1s)*3k}ZkoM#62H2?sI zECfDTKl>Q5RW!LlZPbt#VH~ zCa}{`N2O6&3uib}Pam#`W`cq5xLbL+`KVFL5-9a_9k5}DFDm4FceR5Dm@Bi!q3|b# z7Qhu*5@G54{&xkIjQs*s)4bWSN zze``zvTDqGH!c{_|9d|^a>Y4_+6a2|y5_8q(yW@00DSTKj|-!*5HvmC%$KSELgcWo zBIoATiFDdSF*rUO@6Wa#IsuR&Ov}Tl@`aKc=!3>QDm^IOJNzpKVlWg<#7`1~Z26-q z2TEI>zJurF4sVVaBZ)15Psl|mbzg+x9ib6AeaC*2q0qdif-x`J;(cayS020KU~|9|%MxVxTfi;8mFoL{;i6#kIuu~&^FP4yT&ZS`xckBXzI_naJLr1= z>H}K5KKV5L!Iu};;Ps!onDtlu@LfnkN!=rV1n)uV4(oKcY11mlv8Rj#J)vG&MRd{? z^6R!}(JQCE5Wm1i+f;q~+Kkp&^n-dqK^R_^?AehN&leXdn(MC}?w>8(^YpMnl$J8& z%wy4(+c(RFusbk{?UCd|(Un~^XapVv;gaHV14cJtU+_#z9*=gZ->p zqi_5L_`uy8iJQK>Q;a4;ZpZFh4nlPfV1Vx6AHLRN+0YF?V}}@WiqAr#w=5A;KH=$> z+Wv34#D^o6peMBIb~BfE4r?)M{{a@P zBqbLY=~kJG4DcekC7+d^Jcg>{Ek(1hzft$Pj(t4Gzs^u65+AeAlN@cakWk&f+rqLb_D7TEvt{^x1w+MYs(_Q{>(_UWBJwY20;+s^gG zf;N*Qa6hA7W^0_w)F5V-F^?Je0TPIi(~rI&J&;NOW)<+h`%z@gTnV?^7k6GtwpMo(BJ59NntEk0@CFOonJeLiJ@{z7az; zJ1Hw};R4MFTow9M2MCe8^Efi^^guKOS>mpT8-v@U_5|(+T7#L-#`y|y5lZMsDK-nA z6aflTzo?B^?XyA3+-SzKg}Uey4aTNvvxK0b%=Bl_W!wbPkOp1U(4I057$p29dBQ$a zqR4}pET#6tdsAb2U0Ad}fhxzmeVn~Qbs4LwSy?J(1Pd$(pMz~dyV1MwGZ?QThnxM! zF=iY)kN~~vxzvM0`cOn1nT~xXENsT(2#lD5h6EA|boGrUfC$qdSq@DQn=S^BKAC0H zqM!m{%V=tOR$Mo{ewTr%ml^b+`$$Sk*YU6`eax4ej{xYK+j_o|KG9(9!K~NVc&oFH zS)`eJ$)Yv;AM|q>H37B6t+?6S&n=G>_HKO|dN#Z6 z_i_?K&HQK0;gQ@AlR%2hccxY_(D;+hS8Y`2OLVD>+!XYj9%9nlHhgA9%`Dz`28TC; zVYCrWr2dwVJS4q3L_!@G4!?M+U-`Iw>g^U(e0Z58zroA3M{zwRc`x=p8q!RPk%lda z=krx=u@n2N%&<+j0C(2N>7B|Ji=sxO4^Hk$UERZ^-L+9*d;e-cjF==(8TP3uF?KH! zg}-ZI?-s%67o-&z_|0N0F%WRJ6>%KS`6Z@*?LvR z0bvUw6^vba4WS{nZQ}GBGm;W!h`vaP%=~?O_^*m9$Cv%5$RQL><~1jdsQQ&X8e2pk zhjP{moC3Sh3SKIMEB#tALN>X{U4w;f-=vWR(=ny1I&lD7XcrfZ1io0C6Zcv_z;zEY zPrP{P$eWa<3dhhc3Ff1h$2>p;PmFDluq;V#{|FB*EnQdCj-c`8CSbee)P$|bgrjc* zJ>Jkz_cQlmoiK2m;SP}(JU3C2QH(3dQDji8tfhB#pA8d(9d4NB<-M_X{J>D=qgI94 z3x1cEpta_oGgvt(H-^8e+R3g>Q|9V+GM8M@p?|nZq3!BnC=>GPUH?+%+gEKqa&Nvh z$4_#32Ku+GxU{U8E{gme^|hUc<{vb#0Dq)^E``ER0fyS*5yQwq?-1IVgLH+;f8t#_k2UGyW%-QE>e{xU(BU5T{gm@hKNLcm7s_B~mKAZVU%?Vo2 zNclb^5nSA`D@tydtO9zI=Iue5n8qm0P(FS1PGw0lt6iYao5?ltSP`rt^Dx;Tlf zKhCX+A0f}($#x$%q1TsXj2ww%b}pm$EDPlbfc>R#+!TkO2R`z%30*#j1aeCM8OWL0 zS&;EGh-{_<96%)={Y>RO7}#|=BT_OlN-8PRvsv_9DWbf9;0@EXJ4j^QF#pIpV~#e# zooUiwt1k=>EsH&y=d~jMT}yE}FY+g&8Tx)Ga0#%{J`?mR4@Qhb?-2_EYLlBYT9qS+ zF_b&GoPa)%s7AGMNMnIs5C(AG{PY#hye#YU`n97MW0t>pnQ}FAf@9FAT=SPv3|5N~ zxj%pY`C{6Bd?5Yy-4LJ%=^iyWIukI;c7RcsLo*iG7|!CNQSKST(J)$@{rHgTO(V8w zZP)Bj6c_mHzT?4;*TBAsNHLB!mMhc}o>r5E^w^#vPo6Q`@m&3bu?)*cmc+DNQ<9-$ z+lR=lUtNDVdw=1Crnq=5^0bj76i5u!;1Fvf=EuRx)7I^uqE!j)g;I>ydM)>xWO=2i5nlt2wgo4cE~oSs z$X$Ubd_|(2YBgWloIoC40?t8*v~(k>$Ob_nSFKCYj|t?W2xmUbl=%iaD=}YVD`_USuO=UV+;i05an| zt)6@gTA2?m#P06tulSyLSh?d*UsO`Ag`Yb4)_T@eMXIn!+~4_^*wfsTvkZ{h008;Z z6;Z^_Oj359xX}j;R_S{f{{ZS)CnaO0I;3GT%SJ|uljqSrLR~A zodS1n7(M&~hH1R3F@XNfH<++R*#g>Vv~P^J%5D$MG2$c)2E2fe-pa%)_O|VqcDpg! zU&ttIHxvN2>&&*93FE3l9lAI8JClf9a#jqG@FYH7OQ^8BvvRLM1Bx zLk?WkVnm7vi~Tc46h5Y!S`mTNz;b90_sapHomlT683Y7I&Z_C)B#%s2s_ZWsR1V>5 zdBMmLTaX3xoYMh2g1 zOp2BiqxntCYK<~Nwc81;*D%Y~^B@I)Aaq;rB@|l;0P=z=Uuf-nEaqGuB2saN%-fQU z#(D5XHRVXDxn$f%ur$8n=m}$xhFA=V1c=zsYMaTV5SWK%zrbW@j7=G>XAV(TNnyM~ zJ-hGz(<_8S-J$#|R6=NF-)aM5w?cKlWlUlov4MXY9~FV*jYB)w56Tu18+ z|8!zE1(C})u>^JF;yMCpImjGjCun$v+1PANW+Fe0YwBhgpUKB_^hTncSdha@bEMWD3&N+diM2)5Q7r@aSa7&PbmOcps}^`7{iv7p4@P zA5iAEai5|hW)>~;4qGX9 zB`um*f?oZyv4(K!VP%*ZE3i+8#7v6G0)p9`ygy5v#>fre3X8s&h8-|UJTwGs6SM#s z4)JqCXyb$R2v0gSCm*aRe)1R4N4xuN3sBI0IWRH`IKIyK2k7kUV*9Ott`&Lye4`yo znymSLfck?_WXNm|Sh&DmNz%55U92&1s8eL) zQq@N25p&1pm+Lo>Idk=sf1{$wwBpHpGI(?$rX~TYGJ4aJE9SWuiD%)E@v4~E2f?Rb zI79`prir^P%eb!e^w^dd@xk#1zoJ=Y#SS7T3nIUNbrJENb}trhQ*U(8$|3RO6X)K} z>B|*ovA1`noQn1Rw)J6NF#g=l?};ILYC8HSQWh;MJKE|# zKPY1Yg;jc<)u)#W=dT0Gou-}e^<nMW!wUot4`+>eJHF!lRcFh|4l`J)?>DTO2Eu+%P>hG7e zmydt3-Tp9Wul*6f%JW(Iq0vV_9b}j#_iR}xDwFc$Bb{lA43>h?IquO%d;mPU_Xm}o z;2Yih%~Ug6xSzMsz@mD`U`m@%rdQQ8$zo^zYQVgNQi(>0+{oE`!B1JHJ-7_vH;rWX zT3~%c1c_F9(QbXzQHnC|LO`+~<^JgwB7TeQax9^?$j-DX{ zl42G4X{GpMpLG*sRdGypgA`>9_}$H!yZMmRm7d?9Bg$z+$EcYo{p|BS8CA;fsCXIU ztn{;VkKEoBPCb6FM78ze{&2q=Q<$Cia1^Px5HoYmL93@@jPKvRrz@X$;CC&Po5t!| z$9@YKJxr(&7yX%y6qHq&&1~ZxBn>BVcNwneVJ6JlA-sR~^$*^kThRi4m0;6o8jM!y zXAc8sISa0z#;LN*{H!({gNU9`Ch=}LL0683bS$%6pUbFs)(gb{IJaRlalfqiAr#3Vfa-GrqZ?oqaBskWSUku~e7xY`J4w!Z>`-kJ zpxGR80jtfS0iqoZ?X5KHjMK~1g&;L5sz@k3SOf9R)t#f6z&d$wxv*h(uWMuECsvpW z2@chpz^5FYZuC{-_whVHmVBQ6E0gLM0{+3Wn(Q(Ql*ArISVPm0Im^h;L2(c2kTMv$ zd%Px#$Tz)fTtRdhI1Zr5*#v!0Jw6ndn5R!=kk7&hC756vOPD<I8FEXsHUTHmMfPJ6ONWgTdfj zhPFsB_ezR#%s^$q(uQ6&_^V0O4u_1jB;i+1JcFy>_P~*fdWj!Q;qE$Og4* z$Nt_i8PAHS1rLu1Xct2i;BPM^&+6;h`9FtPP~C01TgUQ*Dlfe-ct(y3b$a9y%i41P zysYvMAj`!i{dQ;SxUO#Rcw}?W?yY(8FhP#&VWwOz#lB!=p52K+<7^T%knWaTx}{U;l#(t%mTn0N1%#!gq!B@pPH6-| zQjk_kkWlV#z4w0Z_w%`*_wW11_w4LBvop_mp4mAwXV1*e^Lm{}K;a6QK)CcJkT5jn zjnCIRe*o(E2MgINUKUII?KdcVzne4&MeY}CiOz;&pVu7U<1b!Yzl10mUjbbc#o;}~ zfSYM%+;+&i;dw%1Hg;!W4WK2N!eXC_Ef@wl1F-k6074~1|DpS*y6qonzis^vct+93 z3t$Xr=Ekj9MtMJ4>AvT28ovVzcg1TE|qb+t$4_4ioT@KJOn#$OvmQ*y%MCNJ_wkIw&<{5lFjWi7M zMDsI>bG>X*o=nd+Z?7bw^%i(a5%@q*7)46V7#MF3o4U`I<6<7&_S3oR|2H_goJ&WP z;<-ob%~KEzlV=O0H^8ZdCwCIc^u7!Bqpw!I;%L$JAiVx_HH1%b4Ef^G%)WH+FS=jv zXx^D4m5Y$3HhiU|aXNA_=le#gbb1P z#hy^k;s!-`gGLR*5;>d=96|$UfBtuHzGMO+(Z!fRQDgXpbQ4W$AJXjWr0GtN_Nrhp z=ld#!tYuDqj;GLGt=4ua=95Ji5O%SvG~sB?1yk~>(=U1pDie zUzbk4n7=Tl&EztE`Q!T_zD1UP;{%1&G%t;2b?%Y;>biWH^mH9^*E=_XuZTq{pr73d zaiT=YPo}ijc|V-xTJVLY76*n~e~PjhD^@p}(ONsp{sTB^6{G#_YcQ7j{Iy$GzL`sX zL|RDY$+}^4iTS{&f7)3ty0I~&=;#rF-P0E=Z~eaufim~r*&R=ud6GA32})i`c=*?P zSXU>`P?E7`inL1{JxTM?5EMpaK(AdFk?2oyA?$R?apdLkr7dQg0Ve`RlLR zkUf+{y(DQ$HN~wuC>ouF_s#VsDJ_6kwNu?iG5_cbL4Gmx>T!*DcbPOr8xc99gGe?i zeF@4C@9MHJhEO5VR4$I-bE|a=6i=)x`)8R!MOzy#4TAfN%oV=)+Fk6Sfs7e zB?%db1#^@7Tl4MEqN7qSq_nAcxE}NSr(sJ!pqrn$5xgnzXo~*_se-zH@V;5aL&~d% z9d*Fx5zu518u*}MO6q_V zRAn=M0o>#Ze;M7rc938DXUxI^QC4q{!FHQrNv>DbW4y*Q6Vm0Ei^bHrCFa9%3_0OdiQeZPs8^ZuLUH&ui&ni99BsY^J_jUKPf6s z&uM!{HN~g7Q~YoumfpZa^J^{*onVU7plfsjt4bxvX0l&aw1qQT{}6|7j*E*JFP%JP zZas7Zey@bHDq7${+mCbWkq`rH^k5uHwf}S|y@zoqee&NOO0P+bBW#rS$X~FPS8iVtK8z4!!@XNks6c*z zaVYgaswXD}EMPHkiz8gmCPVi4Z1`L2@d>$Q_LpQTa{sJiWt~6c{Ksokn9i_^6u>xw zIK$amBVJL0I;}oeJQqf=Je;GhL)L>X96ALU9mCUOvs^h>)dLz^lxY_o>bbt(zJDGy z{%X61`L3hgS{9kvq-wg`eNq0F!o`HpJ9`(NLE~u}B3^z^l=)jNjeF9#;)*EqDoYp3 z!k5HekXL-H%T(R%Hd5zU8hYasWglv-oVqpu!BuiX4tyYX7smKjGAhkYc&_JS+xmbd zz^RP9bnC-uYbrAD2yn{1MdHyNqDJ-Tm@*+itJs*a9Ou?~lmZwonE9+ZaL6cH)luO72Ren!*D1_)`)?T4Z={7joCF^Wp~DAu@g*2+ zkBkgX`b~=H^q;r#Ko9=*-DLh}gupiVqPoJ0UAla2#f&tF@H4Y$id*G!JRRsLy3AGn5T%`>Z^nBPlX2?H<8Gt>aNbJ3 z^>%wyMJ?6KiE*7l5QPIyt!_tzq}{Wj*|&(@nXH$?+5vO>Txl$9b5D++JGG863UUyv zh_ite#q?Qs$5rY-PYOozt!L3s0-Sv_4RRmtJiB{(BD)_gSUDATx`j;0TyM&TZg;2k zu?Jbpd~tl76LvX35pkOQs%F2^ur2xWEbT)L5fpQ_W+P|ZJWJcB8*=H(ap z+w9r!RO6r0IoTmm_6lzw%`?=ce#_kAvpw2x?8w}H!!u%|%$b_|0N$sQ5RjtF(Yrgc z9*|*OekX?WFxWkbNQIjEKqsV2P*V`c_$c)AeK@^>-s82@snNCSqRNjenVpqsLQO`t zL>+TlMg$Z)ogs~1C2xc+=PY3q%+1mrD4i?^ebsbvIqfCqbwS0idTtAch}JCS0}ox5 zjjIPPuD4xQmPH?mGzD7+o4zi3w=1P3Es$S3Mzp_TInf{R-FzXfAXDLof5M2lU}xod zf8Qnod#_z2*@$iB+)YfnF1(^`ZI2|KL`v?>(q|-u@6f(!XE^ct*JiV_w~WW*53Uax z+3PnkjEH$73W6xo;g9gW&?eT`^grL7JJ!_M1R-OVjbih<$lCOJ$kt4hoEeipw34PW z(nG5Ha~|7jPBPaAY+;ddmLhgkcq~g9oPIr3Vt#_%cs$>DTUl5?*Hs8E?bV53b0H;| z68^$Zj*i!833{XO#69joxu>B`6PDV?Dh6)` zHxGnd+tTuSP6t>gMX5tPLb%RsMcMOliH(j&dieBE*1`09?Re*yia;5UbZ$;Gf|C_nw<<`-_-@&|AAgMkl3di*oo7PP4Bzi z6@{8n4^co3mTf3vM%lJd2BYJA?ru|UgJrP+Iw@S^^r1z8nnkZq052#QVnr93aXSV+ zr7&3Tk$TaBj7#T?+BIqp6T^aSXwr~i8}epAX`ytUpACfS;j~@%kJ!I|+?SYPJ4=%i z0DEy`cQPrtDO>1CwPW3L4Zp=Dt^&gYmCI%aH`?%gdn>l?YI44L7^7I47`OAzdw28c zGUYHuo)+up9yh{~68{FlRBj7&G+|TM4xNx@Hwr7E`opb{(%za4T1a->GJDse=9lSX z7Vea)fF4EQP%e}oW%&kOt3Pm2kU8h04y$xGv1~!9Zj>)x_%pY4Q?d|bit0H#2&%7L z)F69u)WwN{3=$O4w45#8{MnvxvOFVQ!BqnT~ZBx>i}7( zJyr+P2QYo262t)a0kP+6d*?qPv6DP%AiFx0wG8J81Ie(Iqs8LKl zUfrHyoeOlvtSt5!42Chu9fvm7ncalllUNCN|Mtcvg-qtCuU+$g@BW;8K_FqC$QWc_ zWYHZ%cZ*p79;yo6QevIE1Nf3=xUuUd$7(+rxYP1J)m#{Za>z&!SGW8~=j=cO)u`8> z$s3zc)z5w>J5TpUu2X2+AUG)|u%ES-!Ev_6n2WJfyS2lBOtWam9xH$h-F*LLf|csG zgz(N=R0>3~BbtQ4Kp*us}U(MympO_DJ8A8#0g&y zRPNzghdPrvzcG}9q6k|#LNfizrKP)YdD^8Cr_Ai~H15FaQ7^DSdV4Txb1HHMx7zrd zL2Yq<{Y*X$c;0RaJ$Q|lqZ5DVx;=<)2b3YIK)z0CXXkQHS{Xf!#UM3qB&ad4oS+yF(2w7x(g|R^a zer$VqOT^=4F%DgefR`_2RO4RcUb6N|>^9K}O7&V=P14K9wdX6}top`l(P z22pkIOWU%U^0pV529K#!ERu?XD#X(J7T;>Zl$1r?D6}&fT(y}H!4Jm@+m#6K8)Fxw zn&Du9BX&}?RhJb?zTx;eEbzwD8kZw}H5M+?ZR3{LIW;v-Opp#a#uOxTGnl2Z>gdtt zvNPci5O9yGtM1XjDyo&VXO9G;=G;@-Fy7i#ZeROQAE$IkRh#o(-n|qSy}Z5rg_&nG zW5_XXgSmOEv(fkbNnDM`w5rOKs0`KU;T0|$GjNJERz=*^Po8qe8Y_p;AoobwM)@s= zAl+9*&$)Fo10QK!H5W=N{Yhzzcl7fvapp~&(9e8+20}()E)zHG(O~t6CR>wDu9DRA zDaFTmmNtu_D2SrX1$(M?pbqKBoS(#_d=gGkpu{pBHw>(Ln8Hq(_~9R!xf=Rg~x;Bd*-mTaZ< z1(@h_Ng^V0kSuJ8gt;d1ojG0yH_H8FfjG2);!6q}>*Llg8LwgM@eF&sk{hm^=XD zCgGr^RiYi~y!foTAXis`ri4`561RNmaf&8g^wcCXr;&!b4%>H_=@j9~vwGhXyO3N2 zp*vAbwR-=Ank~4eSE)rbUty8jgQEe=vi8N6fc0JsvkRPyplxZ;C+P!T^pxQqVKBS5 zk)E-LgEXlXttkHMH$8j!Mk1O9IsI~N&#ATj$~fg}PPUA{KM@ss&HOS=pP02%av| zG+XeyYhl5P?hNi6w^PXSm*iz)cQ;I*`uIGLS?1)1EK_)#(vOkYU|~RDCY6yw!ENIY z;BG?^U-^I^h3?IFJoLaVT21~h-^VmjAGxE>A)7&CW!MwZQ+GPz!lnQNX2G?}J520t zn}WU$C**T^=Ru5%UrzAgt+*z~1;P-hx>SVX{>%;RP)bhnP3$d&3q>{V)gM*AwA{_G z0Ebv{SWzi>tV{f6^nKY2F7PB}{MY&MWA%7Yq!bsG-R%baqfMux#g?~wG~ev=ZJ^Vh z9-E{`*iFjyI@m+%*y@;-VXQTu?qn&77108)(e2>oyJ}|nz#YO4S87`h(aTBqBE3oy zuGAB8=a0EM@8vR{SYnr}v#1;5oktJ(o47Se{s^vrXF_V&6Xf&jEgK5N{v}6oM8c8} zS_*F^DcOL%YN4bcCn|sv>Kl1-ZPYK`D@!kLLehieUrVie?9uU}zur&u!6Nsd+NV|? zp($ha*qRo+oWclgx_>4^ErpdjH#GLx^{5j&5_`9Kec#@;9Jf6s?Fp2? z;hd!Y3Houy5oKd~wGmg>0;igfMW~CZ=i`oEvc>o$BJ|W{8-@2G3kYesjvqWeK&uLK zcX>KaIwbnKzn*C9Q=klK6?c_paaESFvGo-<)KCr*M9SQZ4yXp5Zm_lYFezxFM#yvK zz3NE~Y=bB&rtI9Xc@_M0&?&n!ODAQGb@fC7l0*vdJn`BKy#3ugimqSJxG3U#ie$4p ze>#)*GH`-R+YyJkHgWHnHOcc}rUTnvvlib0D>vKe8~-%_sU`5s>0i>vS1*p(`tixZ zr!Eh*ZyyRtM�p+_xuLZ}kSW^qYzcP8Lax@PtJBbXyr849IOS1A+>RyqLuN?}(M&a&9 zvUM7E&VH963r^+f!i^23C4gzo?`DbUTX2=m`$PwFA|esWG?2hHRTGEOcuPF-YuW9a z*!hL9*JEG0Jl{}HPD@?*JSoZ*OhT(r6KEPmJNVF8imbUV>;{e|e^z|TTJ_3slL9Xv z`!j81%!j0}FU@SyD+1YY$we$jU|&F6cUSt?o1Q8g=%J%KWnWpb7G^%-H-Pu zK4Db>%2@pEm3NsRlJ5FluQ!tK4ei&1bSfwJEOgn*0Ft$x&fXV%L(zC$ciZ<(^lg@u z+DhyW{FuoJWizJ(+2ag~irH%Dq&d-eIc@#k)7NdI<_BO z^K&#ABD%r3(4cv(pZmp1R@VAtTFAPl$(q~f{HdIWY ztmse95iLJZ!r9Y=5ppk>sA7!wxus-1IY~`{o*XBjymAHkG?L@`m!{SEBO0^I> zSY$Rxi!60*yrAZ{vyhOyAECCQVhb^)Sb$#yjpKkS+W-m;UA)ITm*T5@$SJdEA_mIT z@>W8ARY@Ca@HJ+OCXIi`QxLA?yAaJ@W7zC~d@{@(+rZHac?hShi^Q7K+Y;W50g+F$ zXNfL%-hs~EQV*?m&aU7SmEv5hZLncBU9#%#vwIOrz7H11b0~HB^Z(i?)$~_W2EIm* zo1Axv5&1ZtPY8cD(!oTrJdSfD`BNe}`nV|dlfU9(7HqReGc)Ub+{?$qA6kmcwHbMx zo~D4?*pohM?Uch|6t7St(_l%`{Sw;9(1DZO|4jdt?Es1`so4Q>tRm`SVEn>DW-vqh zNUxBB;a!WTS*BV0!k1%G>~A^-c~^x$Y$hg@2R}YmV5WVo zp_*;cF|VN1S@z;2%M>#^KYjEe8l_3}IY?5X%5D>y+oihQ6tvkv&xqVTcIPFS!Bqz+ z0-_|TErmc&x}(gVS1Ob^VB_r@z~@A1;cLnc-a7!rsip@xSM-hkh=^U88B&^MAcKC) zM%YE7#R|VtIn8wTtS?WrAXzc3S(UZ7ZE9DOGYL7R7#&QL?ee*j?-vY4veb-?=f|=M zV7n6&n|)IKteUB;XOQk#)M+{2{`3yf=)jX8<8GEBWmq(Yhan1VfB)sHbrrGWrI3>f zyu6*}^hb(WPN*6cCoh0QB09?nO~hAp_cAF{)lw4)+;F`~HEF z6=3c%fHElAj})8;3qL3v$1K()PEIvHa_&w~PZOpb`z$4|9&$N0=b$0XgsnR*>p;W! zI(?sYPWcHdVrVF2JonItv5|69_BWae!k2YUr70L2$^P3B2V))sLyB4I(1^+G@^ZK< z#6UwsIkqXkCKky#CA$8is6GA2&S3tFpj=|blGYo-O(=ut&>ON>5FD1v%4_QG*#f%0 zc{>!_Z*;w8LQ;t*3`g9*q9+w6m23@6DVrk*BeKa_OENm>o8AwSD7z=4&D9Dx^hSyi zh9Fwt%u~8Xe8xe6*W91hGRLnwi|gZF@r!`(bl_dQhkjn}o;fm0m=ypR&V<8jGLdEK z*c8hnd3zGoA0Lh8b@ldbieNt9{Ii~Uj^okr3|Ko((enKA(w4Yl5Bh8B;4@Hb0g_hG zxKp6(IL)pK;*T6LPd+^x@cea_{%)N4Ed%!I#Ljj~sO>~*enPG{F{VOuMOFa2BA@v) z{=4t5PH==f&Q8-t!fw3nSMYz`x0RT0U^mW)@^xvTnMS}XjoI6p`ESw-jD@E0wJPT^8 zZ#;L%Uc1MPT}b|FfO>25aTLwSx1259c$qqMELCv;da7(_h%hsl9FHdw&oMJePt8M# zU%sZsfb#x*LaWblP5q`SuU=dEm{L)ufq9@ikuHmki&$CJWp_Oa;st~8>^QJL6@{Lt z6r3G@G`&ly z4c+9U|>!FFaHy%wMF`C1)L85?^_)fJM)5X;FBKWqwHkF%-UZ`L)n0w<%vA+XIfN5T@TQwB>xKDK&^u+|SJ;3Iq z+!>h#%H$GwxfSiq)^)_ATiiGI(IuLSe39g>)Wc*aZxVPOD7S{Qp|s# ze#@A!yf&29Q195UNbTXqHt=?4q8I~(>Z&dbr>N-!j4$x>@<~GQka}OgbFRNE|CN9R zeN)8h3Ja}3{7P3rlRJ_p{c>K|Vm7k#%0J-^DNWo}-Y0i;$VhKea%7}V48mKAtBGq9 zta^gXi#w_O!fnTzcwqYaG%cbk3`cZk@t(Mkx4ywdPzU>CY4+$c7l12jXMpmav`b5b zyH4uuj>yRdM+yjF4e9T4x>JA20BRYhw7*wc1@GAF$*P5p}UA5`>g7YRT>`DTJI;!$t@_eJ@HgvvBiRl_t(j8w_q4C1uU}kFh;+ zuRA+|P3pOgGpc@n+S0aRoo{O`f z=j5j8Ch%%;3o7#*4PRMefET8DEn+zjj_Q0RgtX&xInjxj8osURlolyEzBn$qW)J%V z;17GIE0HI;%9@V>M&7R2{c)x1*!?LRlXI88dh z5)UXSA-xRUHyW1e-J0@-{7&CUUK+P6z|^`JiHgMAbZzq?d{|SpEKeM?&n+#JIL?nn zl&kO>m5uZVN8|AlvJ>5KesVc1bhzJXFM}pNnQnXe6zh`oYGCmF9JC}^-6oFUzD?3^-?;c)h9It zjv?G3ULEEBl1^IMnIwRh4(^U`IJBE|n2y`g#~i<4()#EJniCInf5%QQIT?b!PNXe* zAKg35FfpsYjQxsSz{B$v2`^L$zpy0a?u!^KLhvim?9o12F_{Q2>1Ujp?Gz%lX$~Db zH-$>Oadv9h;rg1CcwR1NR+xp{4lfw*TdeUhTI~lnoM!U{ktGph+#h9)F1-WBpAham z6u-HLr>!73ms44CWH>|Oq58A@J%m_<`mY+5aDZP_z5f z(xnfiU!tD&jg?b_iDs~rvR@(fU`;og5)vYDoYfc*d>TDt`uY!Gnr!#^s`RxLJ295I zZRfij7F$TE%YKXLqk9Sd(Sj6^di*2%pNh~F?wQ8z6Zr$obKM4*f?$A|A~J3E-m6a^ z8eU8u5$CM%pi64798n~*1OfB+u(-*2ls;A9#q|! zmqyl(I1|8;fS^7WHRcH)0YCu-7={cF0>>)MSQ=DZW!ez6QJ*0Y?EP0De6J3nA+7sj zO>h(iga14CxA5r@sUiEiN{-BFs^m11Mup=zd|0r;pQO=06bV5q>`Ca`-f$s-}o4Tndhxvk|y#G<4 zag;KOUFw2!xpW zUxtn<-?6VU;G`-*VtMiVqI{F#$Ny6DRBZO_D8TON}l_gmofhW)A8dragcM(|jL8X}M!zx_r; zSLS!tpC&M+z%ENMn!!kPi!ygX4Z4U0l6XtRbo!)h5GdIk~}IH%1>hb ztMQBkUEvcl&JPGCqo_$KQ72hYL*XqX?C=~W+8K8E^>T`e__u(pJ!eF!3=fse zX&h3Ci1&#dy}hd7DCS&&ze`eC!igegpNo?`eSFcVIRp#pn$b|iL2g>_!QY5KLuZPNVl3q!-5A z&PIQ?l#@{zQ45fgy~YEbi9(#8e<}UfzOSlaxZ`8DRxpwL-^KcuK+8igx53Mq-od=4 z(0^t9^>O*dv{r92q;eJZ<3F1?eT29^&AnNzIqkyQ82=Bqs$U$UhPN1b;$%+pjzw@0 zhJV)Yf42qxvqB$Y(g*)@8UE-4cu4>d7=nd^g`r&idjpX$PaO#g>FFQC5eg9)URI=y zt@nDm*Pq0!5D-Wn{t3j1Wlln!NaEC`338oDgw_xp)?mg}))>mX$gj}q*k~{(Cz6z$ zCxIY0-1(BGktpxy}(EtI;=UrIFD2!b;Lq!<14Kx7&$yNfm&kz8B z10m=_fB@=rFFOPP2QWecjMErN0Ki}Kx=Ou2IT8!5aAt~2rM=v07cRHF+7GNiB6Ct__=7R%E%$)JML%!AB6c5j6n2j`p%Yvan3qlyM1fldLFXxRMyFnDGoU%eY`l)X~f^ zMR+u#ZuNHprIgoOnsMpFbjj=@=hmI%Zp{+OZB)A~yGG?^;Z)ZgFPhU$6Y)F zR52tDL{U27KF9Bd-P4pz@er#`C+Efniu!|EH4yB+N%}grE>ouV_l&Hoc)+ z!8_u=*pI=#JDC~ttS?kOX)^sAcRY%d#eo8*j3P&LfPIkOD2#>hpAeN0R5_0Zk=8+4 zs2K`CAkB(P9Z2*IsYw6sb8HzNj=vapp8Vn0%{Nh zNV)(30aVX+8s~D)7^4={>4<_Vd_n?%^)TikP!3~?6Aj>TsShn;zTB;#n+3)AL=*yr zNheYGoe5XgWxLJ)lXPt^p24=~Zeu*Ack6LFVzMAUkhRz?HRO&ei(dUtIdkjo9yGQp zrrIHA5epB8IzB%l0itoTNYh0Hn(;p!E@($299PBRVhw<{Jyf;19|uZu(cJmMlQ}uU zMd|$=-i#s*YMhMcgyG`h(?lj?!;;I@VI)TMHZW0`WE8#;0HTPaQI&xfSF$K zW70~ugF4hxYb=OBuI1sVNJ?`JjNB77NXguA6rj}yaH7F* zE+srPBE|)QNPyx2v`CkfG=RJqm^VIzi8a>@FTz%4@#Mp~u;*b$a@;Wn77Px>(+lL*}cfC+`$Ut$qT?$!22E1|p8OQ;8Y z^S33(MG6zqg^8un+2q1zCic_=T2Sp5l)U;JOg(9cMik)UTR-r-{*lUky5z*QOvUZYL6x`E>EvUd)15hInCTm1~SQnT^(Nj%83MgAEL*-7oFd8re zC$-xZ`(;puq^Qr2;Dgu?IJ+n?tqtS^*Z_DK2{?s!wokDp_j!s<(IK-c-oaO zV?VerOuX~RFZ_9MTGL@{MLU>DRQFm7$)WRbv%Iy#c|JG6f!5G~&Y`qSo0v*b**bvk zLPykev-?r}(x(EG*vQi#Z!W$xvoz-N{{c{lII^4Cj0J}A40n}YwCR54x%t&pa*CN~ zjEGE^=GmkEDW$-7_jTBfEbHo(@6+#g)!n9x-)kKf(1psa)UxWm)epbDWz{WVG839u zIkKzcLxm8lDFej63AJwu_(7WeKiwNRP^`gjMVppT^y8R^lc(c8f;1WNtwqQE{ zXUB2X^|#wGdm%@+^>q)^QtzxfRWv;Jut|B_G6piSMC;z(U2nba+hBNp!wu=(Wg2lH zrnLAnAa6*P-}UE3`g@1d3lqHcaR@KQi)I!B$18{Ha2i}VGfDFkv}mvJr5UdeC#LBP zF7Zml8zsQbu=hRrA|be%w|hw^7 zDIB>0Vk@lR;EO`I4ZUc7nnQ{$=SV!6CNyjfFURP5*e zaX;C(#TN(d-VNueW6L{zjrO*wBYK!+X&4sssfS#$%bjm)mSetLJH80tMe{-TCdng1 zX|JtWQ=_yL6FJNJyDH58{(d{hB~!K)&^7E?Ce!6?m8M(Y~e)8Bk?C;J*%E98%;s*H)7eA4es36z9;_-hL$^ zcN-#YATW3B9b22~9dn(NeElPlxz2f?a&3UvpbJmdy?m**<3+stYSZvlqEXh0NtNoGsckkCvlMy-P11~%(-6z4V z^DRc!7X8#CbweyQppl;)gt~*<$*Kp8ozCv zrznmd3Vly1fi`-Hbda3n2eZjfA$wM(9{-&X-}~INeUuNMnP&ZJG#7f3;KQD2{c#X# z$}}_l&dH(G@~*YW*JKa34`)$j?HGc@jv1-`-j{Ukys5oc;h*1H16&15S&t5y6`%hB zy!)2F#PR5$^w0R$^O>1I%6>c!lUtG1{tSJ4ef7qkB?k_7Dk`Qd?dfEWqv!pWsn2wS zf-Q%Os+nX!E=*g+Wc7~?s|Uglm6luCi<#C)b#GX1VtJKIGxH|ptz$IT0H)2p*px!GAv1!@Mk+1Xt*rP{2RxaK_})JnlK^eqpsp<0$Ca^bKn|Asn}` zQ6Q}*;f^5XoL#X;iaGI$1odlS@%MJp5@E5BTV@x|B+a7;lwJo7;iu>3?($PxofToe z#X{w;yK1t>J+OvIVE!Q%CGXa|EMZ8hD#Dy1voa}xuMOEd3{q#-r;8@ec|@zj07LIY zlK-J>*IS>`D<+z*UjpMm8(q|NY0#OA_h-HjY!|D(U*FSLRdkUn6bdJPBK!mB>mK>O z0A5Rkad_saUOiFi{9!W;d65%kVDi>BQNW+v*LooA760M3wOl8TK3ZL_S{Vk=yn$gS zNy*I)k+);+sXL#Ien1q2>V-)HKDEgnjYC_{xcS548#-ERqbK%z9(`3kW4Up?csF!h zl*=Y{Y1u|f6*;*X8katncho|6hxy%s_==vv!8*8Z5Ank+vm$bqz|CSj*o>F4<9q&t zxeW*5T0rK30$O*0K}6QiYXt}DKnnMVL>g`s@ zrdueI<%KV?(8{5!mAeQ?m}E) z78UVPs;KhOb}sLcnLJnK}<;^-UCRleu~!f33M*r|E0-T)h9#+!_t`a*-RC=##5!44c5G^jV!eqqzs= z3r%;jUTXLQfVZkbj`8Wd^M(;Yfu$_>B78&m$5k=SDoWC?Nh?rz2^D(DwEnV z5U+#jS^|Xo9-l&MqKtanCF|Qb_U)e=vvYF8Zn1XbH5U^*!)Dl168o9~BV;@C(4;02 z()VGH2!~G&F2oD`7UK%J0_IZ68k-qxr{x8CjRoW~?ZslEhkr$TI~H?oTv-Jn`jfId zuOEe*!hF1-+}R#{S?GPD^cmkjfJnTKwAuKnr$6*w8-Q@ncKuj3d;~mI_1^I}t~}O; z7h z_B)Y}p-Stnx@z>~E{VjF`kPfZnI|;&X96}l-dzLSgg@&1UWdJ~efGoHyx}R=ekoS@ z+YzP<-1oLBE*mXe{NvzqC(F78%hv`nRdNx#W?M5Gp2h-Kt7FVpUxFOBpU)M4Jn)1EXT-g^ z$M-VEMr~9`DsI%1f*;?<%^3tSf;`p^Xs#_u{GXz{;V)Suag3x2)s(f?n$N35y@mD?-j$;WpVvIvz|Gc@Xbd+lD2-27Np(S`lIaPh|1X%Y+7RTT-EtPoAvdS)#Y zF30sE^47_98x#OX9 zv7p7piE%_Z$aohSI)TC7A<%Fx^H8$cyL>^;fEYdsjazLtddK+&X&P3aex}nG_Y~0s z(TMjq>`4Mws=mIUN4^YhVP2DQ_X!{bo*LMF`qaAOqTS-il0((X!Y96()$^$vAn;g( z@h!o1O09fTVx>zxLf_XXe`EQ`Ptb4}8LV3t>0T^$^%fsrXrz%)zdO0$2kvr0a*CAI7e(S`Xo#X+1n0T)@gRtC4Veo*lt$$!a@Btvwv?d6@ea%AqQ@(Un+KoQRc(ENf4_oH8s}G;4>#oX@0>%aQdt_!%tz#f| z@JJ4WqG3Jz=Yyp8D?Gbc%X?=&e1WceRN_G3y(WP`yO_suTZ<>4PkQ5;PS6iG*(ZjA z0*?&Mu6C-tAp91CEFS`1mN#w2r3e2=M91U|_V1=&Wxl+c`Dte7zEHP$t&~LA-utDSA#6nZt-2Q5h}DR&3V3NWo9b+VwBlW#-koz47+-ys3@7#m$h@tgSYu z??G3sZKpO5{Ukp-;1^q5>kDH|@rBhYIuIYkk^HUo{g>c32NROhyZP6lF*!%KT?WXh zlv~cxcE3+B9WoD(!uZ|OEUhy)<;bbcieS{b{#Kg-1ZuspHzq?^lFlz?l3RAT;vvYq z%!TiutQBz6H41~s-wEX}0UNlk$AY$r>DgiBpC2*ABX!o6`$1iS7Aw<7~COEY|a0h$E+ry1QW<>USQ2b?Ebi}iuQVvW{9O2ZdgiclVWj##KmvLG$!hXL}XZqmNz=^>Q5fRp)Ih8{LE&NuKj7p>Lp)<7ftuMuBN>Z z&mrqSNG67z)fS(no%s>hsbu!vGtb=w($&NFAm?l6<}qx>v3p@1vjZEfq4nE~2J4f~ zk*xDfuh~~aEy^)uB|Ubs8@G3EiW{_4UZp@RM)BWo$qtK)Q}*beyo9a57BuEQJaj($ zpgmFd?tG5ZQFNfJJt_qIc6S{Kk5!!Fu1^yxG!S-Yk~0{~UR|#{eA9g(t%1unqgD&< zaa#Xc7L%|)BO4d*4w}Q%FmXqZf=rUZZ)@|e9&=cyuRUORx{A|7OgrHWmt^2WzS=*-U zEeFrzNxQEP5p4e-U+)|wNz|?VR@=61+xE0=+qP|YPusR_cTaoTwr%&^e$P4I_s6{_ zZmf#RjEstmosm_$a=V0S(6`VXKLGR?&5GC-@>S;wkhKq!G> zf^T-GFNr^48UD(I3|d00oV{H^%t^*iqo_NWnPit)hAgeM5PJqwqjh;*U9 zjc^43%m)3o*X83m^sBd z6JMt|g=)BXjuemJ)2wAZlbGaq^eh8#bcL@9HjG|cY!pNcsp_k(k5*c!xCqRDrKQm3=qwilc zoTtJ|$fHwftuBRusws9s@a^2}!~PK?^&%}pnm!{RUt1>&sDrkvdiUEnVrw@CfY|_E zYqWFdq;sABGNr^XYauMe(u06V|KFz9Q|cK`pr60oKH!urO~l84VV(!fU!vsR0hZu$ zivEBSMEdG(4vVh2#i0NAvBHDDc1Jj-5RWAGvn~?3e~lyYm1$*@NtjB)d&>_+=o@Po z`>J%0D(7yr^1k&muI%)@Q>|}nwTbK=HRMCsvaxw#u7Ydf{fJFYUiHd06)+Ibm?bnJ z_4cZG`69bLn2C7hXrN2tQO^0>tH#s9t2eSV|IPsT@5RWf?PySeUfgv|gPOVG+>)5o zk9>z%c`_@Os_xGGc7lK~iy8@nRIM+sSh?B7!Bj9dL^33%QTs9=TqfpWg>J_b%%_CZ zu!KdZQ4G+w{v)jmEhL4N>MHHg_?tXcJI|h7J!v8)*JWiM-NXHP7+>spVUrT*9r9R_ z4(ja9Ul`POVQ=kYlpizKe2QUa=ZSQtNs*%vhWD}FEAGD+-S{6Rx-)ZNGILkyx8940nQlYR@QBobG~P#b_wrA$}=JJ zK2>DdP6;=e6T(B*7*n1iatUJCj{C@8k7BR|5rtv<$tZD~_Dnt2<3II@5xwX@ko| z-o-a`iZmfN$}PP$RWyJ?mmbG6$y*0=-jT&i@1vc3($B|hZEA#c3ID;kG0kr9V?!?| z&%rSJ16^0MH3l;Z^{_{bBbeSKX=`}*P!rAcZOsv17Zh9{0mPy?A;~kISYcs?v!zel z$w@YQ^AE5`QJp4#{32Ue8a^QQR8Gk)6-@RI5Nkb`?JdKMIQUK&Sy^0PC8vWMj-fQ* zujRU$nk><}0_1d5%fQHEyK_6F!b<$MuEYTKBK|zv+ye$e;Xnrqq38IgYviS8bwQ@%Op25)D0qFviuZRElF2kbQxve*5#fwIwl!d zr3`K+w3L1Bv^}>YRE-efRp6fH=ro~ONmyMM9zx^676k61bRswIM6M%s2YDCQr?myF zs+=N1Lv)i{8dQeU!8l6RbOyeVAW}iG*__s6wNh9?qaE@R?(YG*!&?D7-E`hNz<8wY zVcdm{Lbnz`zCyV>TtM=#n>&c>!SiT8exCr`0VRG$Ldr{-b42{Y;Llj-o<{9U2A)P{ zTH@RT|GHCTQ}@)&<0zFfwE4agK&o&&1)VORH8U1*!au-sE%;?$#;S?PLN9XJ$1tH# zL?s?20d*SVq)d_X{@e6VrM0F5YHR1X4GD&?gNvnb?oj{8e9?qipF~ZW&^^*8i2n@i zjynLF=D(iAtP?Z-Jouo3EtG|0&hdcFg*X#xeRe4*^ zfqU1>Eu&Ua-*Q)_3`^oX(Xi4#%mf19qPk2y*fXiNuPRN{<{2 zvycv~C!SsB5OiGdb%x9!noPP&P|qas;=nc0({Y7Cj6odPvJJ4jTUz>0wYzRjyXpu# zRuSpYNX$Sy&Z@yYy{*D@&N!+9xk-Ve`?-i1?WuF06iD&x;=3+_s$sQ5PoV63$DSX25HGl~tzfFPIc^J%v!PlP=ShfFdiHb8-lRQt>Rz)NX z;LzcwDUR-F?>90oJLo|PVLZ`#rQ2+XYj1aAu6Y%;BBmHOk}V5E8D++4>vzeib`y~P zvu-QhdehxZ$gq*r?RGYi~_b)k448FcNRDkaLV|RPdgw^ISsgs6ul#KHFE_c zLqWZfO|(ln;%u>5IhlTW3m_(9i~ZFMTll8k{I(N(03pD$WkN_iE8yR8<~zuD<4;by z)nno0OLcQ71MHXUL{}n`@fYh`%6J8IHR!o*xQ+1dyVk_n)#l{!z^pGd3F`IGC4BXa z;iRE}t>}~xmqpYjN849mZ2YTgalst?`!7yx?n$kjK$@_++PqzKCdq4p7(moa!8Zb9 zi9j79U^aI@hZZX4f|x-@8YB{>?V_1+KsrVTeMHB^qgQH$Zxw26Q8<(1*r zX}!fOoM_Z5(mfaJnrdz=0o~=lOiFP$WN9EVLdFLBT3lL`k)7!aWl&wf`42#m9MElM z@2HDb31KsS<5BT^DAhOdTtR|J9Q2caD_y7S1`>OMd> zJV#8C0M7R@u$GpxJYEjoaCVi`UyB*1P1+Lsts9_oqqQ4Y(Qsl1T0r!yEmVaIV;9@X zpMj%6fbA;(Q}4_BFkeS4cf~ZfTc@E}M3EO{#V})?2n(OWAAXa`ou}SF>ej!TxkN$ zJx_)G4se9K1uMHo%19r6iTgKI|6 zd@xFgXMaf|v_)Qp6A_{(98(P6fnT^WAVN7PAuo>wkyw=ZWapdF-#tZTPtrcMyYh5y ze*Xg`=DW63j^#A#Jn|A+cX~w_5iDm1=%mz|t>yDZ# zPK0`n*T?nr|9}zk%eQpTroG{Kn}}eOx+GqB;G2iM^x>&S=pRzKsA= z1UEi?deAjw7@dJ5$Q*?ba+ijf$ak6X`v_$kY0jaA;OsiW+GKF9jof|+CaP1qjJ}W1 zQe-NVe8Y!pLszYUHDM@ql4$&wnkL&EtZ-H$AugT~@w5!~;I@=e;_Qcy9n~97lm5K! z5^o#XA8k$nH;Ld8w_3;1WqPM0(@D}qVMYY3?M;b(Zw$LXv?U23mmX?X^<4!!1D5eA z?hkU8^~0-m#Vrc!iANxZup9G`~EMQ zK;zZ!wICb2gAQ~dVOQGR9z3#~1YrZ9{Q!M8gkzAe73WgIEpT(FQNkMPiN9Wa5a7!< zv{o|`BsiyIoA{2yZe?@BWiIkTleCTh_x0!=h|UrEkU>gN@aLsjF+;3rW|K1YDY2vXyP9qWST@6NhxVIYVQTUhsbPT=hKe&PVhlrW+ai6res_MJ!> zor>+vKaa!^)kc1?D2hdK5%0HGJd}eGzh=E?k;u~{hUx!A*)~7L=fU_b2zjf8!S2!o znjlf5;~TJz<7dk7nE>Kr{nb0^J(6P?*-5U^*HOBvbv;w@46faqSqSM=+|rx#(O4PZ3OQ%8y9)?Ska_ z=7?woDdgJ5ngazJf(G)+j>$~5L9D(%fh#|HplV0m`pVWxyf7TTqY3bKiwB&&y9UwQ z%5^o($*wu~F8(_Scb&&2y$GP~8w!Qcm6ZfR^^>Z%sn&9S!uEBcTOo?%!rKxY#Qv-F z*Uf2`YyWo>o7d{M z8kLB}RsaAmXAjR`Wi^gqAGZFoDJSvCZ@U;j69os<;>Ek)cj(`o4+*;h3|FJ*k73_^571_;h!PyqD1K6KP&)&ha-IKBm`B>VD*9ozyiKK ze*yfm0{JHK9yA9KvQ#_SIIEQ|8bGK=pa>U=n17mq7PyG*pJIL?YcBWWja*Fi0~W_S z)rak=olLe!ryBi*Z1bdPk}iE~>o=OC140XS;>z+N8%JU--cc3w_Q!?&`?L&%IRmIs z@kPKivcoYsCyJ~7CV>=OWk73|W7Sbu-i9A+{76hAEsDNq@e_)N1R7zmkj(OzPeh4PpSBe*k{U=1XgP^jE40rlngx zUY~z}Vt->#?o8~V2Hm<2l7wP4yLFf$es3B#?bKg81vL%Aa_Ms5IB}7`I9IO-TfeX2 zE4PpTu+SdNRy?CO7Mdf#!Svu{Su+yhejVG!Zc21!uQ3`2y@d!A=b9wRn;{TG?LySo z^^1-I9bXz^MW}a7Y<}9af$}Yy*Mw-^VdhJ zCC#;J@#g-+f&5o00aeT)BVJb$d&LFenqV_47!HR{bd`O>ruFNiK~Wz;?0q*U?<4i? z8PV%Bx!ZfiNo?s;Eit!+hEhYxe)j_;F{o;v_Ig~7!p*8#9V#_|)1?a`A^)cw)0dL# zdxXUG`T6wQdRs0tJ!ny05XyWVk^E6Vii<8|>{ie+l%g|cR$bPm)gObPv45g(lL%iY z(t8EL#VY`}|9IOXkaYWWHfZPn8-X0V`ih%+c-k=_u#SxDSS@%yq51c)x(*}-gn(1@ zwEzrx&j8T6RWWVB;vb!2R)J}R2OaVM&?S=tkpL4^0AT`53uTQeDqJ&IF)1aIC+iZG zAYQ;?@vsjR6AZkM@_#s#9{hQ!2xb5v1OBNm9}AQsjg|4Ho9F?-^+Q+7F z7JPP)OQ-F+7t z94s8^y7_qI`(Qg0h{`;3)#`}>N=nr3TSGaoPm8xTA^0oQx4)25L^f)&-DAx0A;-R( z#PyeJhZ6Nb=K7D&5f)#rYJ7d9H8u31b?SbB6x$!UQ$PB9Io-4YbWa0Gt_pa&P*v03 zxuV)=z0~*+5j~k~(0D7Uh!+U9m0_|>Qk*Fc%-+9`S4?qzC(vuELG}zABWYpY<_>ry_SxzeZ0@o3xkV(5X+lDc0VIqlMgMQwu%*0aoEcrM4moLNQ7< zAvzy-bR2aEmdU%eR0_5)Cxwx@Rvtgm#3^p=Uk=Hy$>}9Kfrgb4NIxb@fOl5Nd~5|_ z`azIdX*3^&P+OW~iWxlWXrmziB*LjV*>!4f1d{ROEK7?l{y3;$6hB7C<$W)F(I(vd zX%{qlOcr^$eTX)iDG&!L%))1H#e@b=yO!YTj>z^V04r2$_rY6*+REnOK+kY7V;ajN z34wDbz>p6G1zbxw&f;b2Q$;(wBV8A<8$^Wyl=xcK8rZ1Xe=~sCpxH#sciRZM{*BUI z4_y9{M(|k^r?}pW$NU_Eq`s?f3+7Tfs7}fWT=dk1DL4kpQ`(@Yc-B$mmBhSQMqM)xNQ_6B`K1L*Sp7Y?P3fOolGWT2=X;#W$F|?dq%Hhs=Y@O?uUi2jdN)H&Nx+xpzvKz*s~84GSf{L$JU| zz~UVp>=+0ZFhSJXsHC77%=wa7?br6YoxTCvqS1==He8(71xTiH?af%M8x2-?Y($ zQs`IfQpX^$J9WOx8!gTh{I=i>Y6Vl9q@gafgSjR~zP95F6YDSAFz;Azoq(YLY*s-u zZ?1d>gnU0CNcG}WO~(ChQxjV#F+`@7Jd1XSV{eVFWEEKQ`4k1`13{L}B#K{z#Ce=| zl>q?jWV~U0y%^!WrciCOD55V+V5XRNZiBi(AdlX@oJ3G-3?R3EfJVZno%s)3WV?*t zlN8X4#XRl7`PXrdU<0!KoB}NohJr|fm->+k`*Z(uMZ*(KY!|^@c{?6WN0YW!08gg{ zxtD36jx3R@ucm4CE^b&@E>kt!?Lw~0a0w&_-!I7=josU>SjY_KaZUz(;XP{^T+eP- zcuCBFJL%rrO9#)V?)BoD15HhX!_1^xqiu(Jjl<2QZLMRR7WZVls?Vc`Jo^)kj+cXMf*qQ599?Yn6}ugb`U~ckXMMh;a8iEKDjMTjwmVbG_S`_Q{ zMh`z%Weaq`rOiI@)O|#EvYjr3xuNDcO3B|xsc+rc_H83vD|{yWzvE|FC@z1G_ybYS z-mrewe?KEUGkqq?KQp}G#>)_z3m4$RQ+@ zgIYX9_1XQLtGrY!Xlo54`27`Ukc+74MB za9z`?kQ^>!#&>N1)$u!SPIhlt(`zVW(IpbD>fZ;N!dS<6zxfT03(l#}cvV*H2nxvT z0>41Y>%a!bGCd|fMY)bn@1+VCz}x z8vgJvw8r1kYh%AG?+%{QeTZ(u%`f4|zcYOdZ^H+DvHz>P=fB_9FE)xf?BWelegp(L zYj6`7S6F+!)(NyXawX%MTu$roIn2o`WJ%%o^$)bhl3&nyAsy=zZD4; z4SFD2Y}iZqvnTdop=9>yeJ09LgeOi8oKFK`1;#?T8>j$mVcMc37gp=`CDb&h>T$%u z4n*-8F8V~d=bg?BkuCi(S6y@Md)D%ilB0>BX#_TAn_1xAZGVTESq+6T()E)7S5im8 zuOPxQYHR0ef%33<69l{?oZn`?nDvP09U@RW0dV_^f6uq^+;I(NytgcWc#5;j~A4A}$@3R~U`AI~;4 zsy02rONFTygEw;{*L;;`LS`6Db{dl|skVg8&~hIdHW(1pP|m?(c_jFXT%lz$$5-I9 zq4ObuO7r9`#UKwsrF6(p?7b!yKTwY$EpZ(JPY@_;v-OK1aFK`m6*>Ub`7JH00XYiz z)ROUgL~zw$O?PYIAD~TXmcAz1%@zmVV$e)R#MHg;#t>>7jxVFXGhIXO3JUnOX4Moc z5DMCduO47=Ag#6|2tH~i$jzM(_Hma%GfW!RF^G^Z)b*m!*NQ~3V5r)DQbht4$hoS_ zYCIZD(>%j4oLi&XEz#)$og zX{wYC1-qm3t%9Zha*wfU_n5v%P}f=U4n1CP#o@M4){Ze6!yo-@r>2n}L{}8^rAGy> zsXMk2_d(ha>lnQ37}|ImKGProw8niZUc6k@gFRha00tTQeO%Ij{M{Y0cYwX&#g>2D zbgaeVR?BQ3nV5eY=S}41l$EfTt&RA$vK9Fvx6cMSz;MG575O^{E5p ztnLD9eJ75!fN2#EIs(`#!!x=mN%GSJm_heiW3F%<# zu$hZ-G6NADkjezbwJSQkN2pA#C&7V<6Jp?@e$@eB2$V?%1LU_v1ST>#-(x)#8THE7 z2*$7=0^EX51L%^JNt4F3QIgsrJZXj<)O3;o#yy)*Nu^GiK&$q~JHiGACg+-%M*jdu zI?vRf#<2E<8TqDkMF5`{x3C*0-hY5>UV}#)HfIM+z9}0k)|(vSW|Th@Al84ZFYxru z3#Ia-w9mZIV0Is4!9TxXyS(i_CjS9Maq#5Nx5$~&R~R#qEpB|?3=rxT6+>=&EFrsW@)Z8& zJ=5{c)ZHYW*c5~qujh)kAUDPzJ^XG(Yz7j1n81sA$(7lsHvW{0>Q0RJxXY({=jM@z ztA*@6mKCyOednT0>WT-=d6iWR!{-@xeH2xqsJuo~1v6xwoFsJJV53L?`Vg-D$g#;${MH`v^z9qBQ~r2)F6h(WZ_@#jaT>9BjvUn(Hwx-s zdcCS3gMPz*_X?fGKJ5*IwMwfe`2DI^yme$|9}Cu|ay^A>!QW&U=udK6LmMdAN-rdy z1lP*xXd07L8r#4PxJ_H)qYP@d*$etm3 z(LVTsb1Al13t!%0~&PY<^w*=>dpQ z2SL&3p7u@!UQlS+Dlvw)4)AI1B#BokG=PhPQsm3V74S)Ysd23gC}H2P&U&)?j=7I+ zt5@J+oa5J+x(Z8Bd{#X7VUm`jR~B}jebZ{Weshh;2o=vv6fxYszi}EC_v|j=>ubwv z^a-yG>06A}rtSX#R>MnZ&ciI9OKbQFgBBHJD{JT=Y1 z6qe-HMXoNsDZ=Z3zXIXB6?;p>w>RGc@j&O0L1&-Vzj5mz#(y#>%RPl8t`yp6Qe0T6 zcn_bs}}?)p1o?Mcv3ic z7r{9rGDpVa?WhVJH@IGpQN`f&G+IcVS4TM?@<5q)ObFK&kS0I357c9`uOC<4!*-DW)m;U3Df0%f8EpM#gIJ zg|VH?Cgafxr%MRA_bd0fe}DqU@|ew^w7gqg@P6RVmzT*G-5Us!>>w zPD;p)=J2Xbmf-(1j{PO`lEi+YXqDir3(=Q78HCwi(0UPt{Lmly{kyX}%W&c&Mz>1T z_5<1MV@DjCA3<{$pknasqho=Gp^d8v77)-H9^N@T^aa!xV0drq<4<-dLySG)SPI{U z0Pz`+L+(`tzXGv3ottY1(8yb|sM-j3sC($&C%DqUOCjSn=;_o8gvO@fmwb#vvF4^8 z2eg|H4UA#-v4MWxOU-Xnw@>va}6*+{NA)E}%^djM$lyuhJDXcJeTQj~M1$B=w|vMz)m1 z{V`wU!eLK%6&xtHp_PLV*y{roK6J)}!>CF4Yy50w znPmg*NG`-*40Jxn+dn%d$iT>Pf8O8Ir2q{wB+J=z*MHnN%3DhrDOn>}CzMo|kp&VA zlnG;`<1R#q3ZQ5LqulHV-Tz&43eKRNRf&7w9;P0=u?5!cgba9=mu1}`Qy&3p6(yi# zgKNJ6Yx-T&Z;tN$03R?0>!EcQKb`4MZ?)&pPf1t0qd+7)-FfyyKWs$8$c5Hll#FTm zF0`F-C9Lqid;lz)6zJ+1wpK#jDlHyD<8X z;^npzhFalJ&92MW^Vd0cSid0hf9VOu+*cI%*qcnVbv0$SJL4r_>~7t>*d)IAORSkd zR9+aH@gY(zH$K|s7^Nb?3+IjQsg}Q=Ah=7>tDIVz*x)Bs9$;a^d}JjL=`N==>qqhP zoYbq(;ncvoyZ9d27J;VE2CBXMs$lrNtRl}K|o@J6w5@pt}x7cNaA;yUlUd zqU=>tq_&@Om@5L>b=N}sVSKqvgG}W7q&cD}@RCAK95@%Ab zl^VVF@6j@lf>(yUJ%O!Ju>sLGl$!a4WV7|L(ARxRQ4;E8_@u#2fC+CJol`*7CniukOq$wAg2~xn!CIeJ4V?(5mr%1| zCG2k<&#;7)8xRyPsn1SlURr)D1GPd_Uh<5SpRoJt?LpMM6jiZkf%Tt8L4T(IZ1mNi zFUSlMqxwi_=f7U)1%*tgZv$sQL}(F5Z@|4r>rAMplEh7azX0xnWh(Xm2RIzk)ZOU2 zSJuG`{RfcPgIL!)2a;KKP)w9Cg1w4p3-K#q*uM*a=J)P4lJOy-)W!WNw(qY1!W5%l z3=ItnQ~4S;q;k_IXobCa$qxSkIug^E)zFMEdD_;tXWpjJ=Qg0FQyxv+p+Qm}o>X98Uhg-zEyA@pz^v`3Oc#Z$h@ZD&71FHo*mb5d*tk8v4d}1}f?uJq`mSr@RQDF)~u6QqhKb@=Y-;atni! zQSe@IqcjM9exVy;0g78hzfPnfj8=$Y-kf)*+jV=tyu{bN-5ZedPNir0}HHd3pv8 zk)D^1iw%wQX(*@xi3ml#A-k_&4dTCRDS?Qw@(F#Q*E~n(q(IK*Z8O~=YrW}`4>GgK zxZ=vSbdFt=K~M#dn6vN!z>ARtJ^U4RA9x`b&o7a;mYpwH9`1*vf?jnKg#Dk^E-S3E zn*f~Zpa1vub0@gdum8vsxDawRE)d)sfkOVB37GhXJuvA_$Lt3+{ZGb%--((b9N?-z zv%$QmF{a%;?avp1bX4mYEh!*fD@Y7-gj{+MZO*s-4HD*H&d0dh#3+kI*X$Z2NJD=! zeoWK69@ho;0=6_Fp9l^tLc^BFvkyaf+cd!A^=PED-=+pxLHzNn+Vo?47bFT~W@Q6r zbrwqZw-!ibm>=7&UiiRoQMr%Sn598^43))S@w*dIt~aE1k^5q|jmK$846eoVno%}( zvjWHbz^qq}C&<8TBmYT86rDoP^?%4@novnR zk-CE*aKB%0KYH6sln%qJkMfor5lxl6u1(g%DUoGD;M+u|&8~Av59+M@ow<331C)9Z zON4z`=i&eq7I5!X=A2{wT%@?feKbK~1{)@U%e30AOS(mv#=fX{0oI*Hvv%$#elX8l zs1Mq-+Izcdiu(-fs9~lNw(webCvz*pd4C5n_0q5;Xx+22PwtDP%ahx(Sah`=>R}nd zRQA91Xl#Gk?fj^~Vy$adYcjG~`a9NRRH=>eWlPOjp28&!VZ7r^CaJCw(lz?}QbR$z zkl~F?@Wa9&0THq&j7LCI9|lY`0vE&HNyym0OdAUn53!%#jV|G*d;O7^CyODgbKi`P(Ti&cB zwc=j_63ko}p6;}V7TaT?!#+DFB{x)}$jEbO3Qxd#OTZq6T0aJ>9>;;M@_!yU*GA-N z(AoyZZ?JC+J_=856#%jon|9t24l;EJ*gA}nmMWqC{n8bKpbHmK>*l{B2e2ex+4^+q zV7niBUS;;->83KWt~|y@;IdA1AORfrB6xvY^5?YAYau?jl4Z4cL>q&+K=M@cj?QF> zj!gcEox(_HxxD^aiG{luS4b_AhS zHfRdhzIaGHtITF0R~;~Iq_%%z%o4#QX|-jOVDCB{xyX1bF785~p1L`qk2K>UAO;v9 z;KPIP;T!&~L7Uo{IJ-ER8ruG6&)&!i8k&WLkdg2|d%V01DxMCe3>xxAR;I=-&$i+&}LdeX-M$bmb#>hg*&d5a1PN)mbAmL>1>hN<0Wd;=| zLpx^&Lnl)^V^0PVWd>1GH%ntvB?(~$X+jq#S5tm|Xa*TmJ98HcLKb!wR%ixsOB)wc zCkAmFLl;v~Q)7D*Q|O=1{Ld&ovQ@RXejm2OKR%$E`WN9xhE9fl;}m^-Un3$3QH`CE zD-lPq0fd*#Kehx~M{nNWKF$_qyuLr*&KCT=Yy9z4vj0W@Qh4L(E3e=loX8uj z+zL`0Oj?#sb zk)p!J#ctuQ9RxynrrtH5HT9KgdRpb2XN9V{C5B1oXWs2z!auV&q<$1IlZycA_P^OsJ-6>He^1z4dDQ#TO z#9GyJOUbU4IbZH=1;sBoP(jZGB2BmZ<&<>DsGeMN3fR^pc@^GSxqMrc*?l9N=l5Gs zo(Yz`1t@%fzwb8}$(tJFs{kp&fil`0$w;z16Qi<8J-jnGU1uO>Qq5)UXqtfjzS5DUUvFK#9`Pr|jiV_pILjK`?uI+R<({n9HpE=l zg1G;(Bv4QOn(+YT#Y6Z*-E#70Z9jJkXh5`TU2W zAs6g7_Z)O#MDLPjv5W?AE!Wp)647%xnoJQKqH*`y z341vh{?rCFS0JVV5VYvzsHGVtW>#h<(F_Mn^_sYw63#;@B&~ls3y9`!f^t^q2ya4L z#Xd)USd5-eG_bq=`q6G%3yi(E@@23@J|`6lZ8nASw;;GZ;cUZ9!0@n0G+6F1*ksZ_ zv!IedBi#lUjae$`<6ylq1%U>Av94|6wvurOwo~`QWVlf)C34hWVeM09L}~Cf2&0{1 zvh|ECC{?Ae(cv+L+*wNxVZL!&5ZQux19pye(|phN-1hoW65dOfp=$cUyr=J_{k6F*h6UTeOaga7rN{})h7f7uWBZ}Gp^%oNqSz*@T zIz18@IC%cj3)c;=ucJ6L@HZCp&hah(`lEXFmAZlmL=sXGnEV;J%6+l_Fsdob2@@ju zerEDV6GpSh=ej~y-xbJp@N8Z%Z%8^koYqJ>w=-R!-nlQyRQ)+$Kzf1SL8@yFBtFc^ zJXoty(vvkp4G+(8R5=5@yn0_f?^)8hGGcp{1fd!5ueJ@ z5qf4m%k2|^Rg^?cPE#oO>kQ^k;=^ ziR%_^_BYr)S`?k8bx|+X%i^8S7|A{ghOK_;2?amJd-??Z68R^4YAQ&#kFLv$royvHyXK4E`G&W2=A9d;5F!!JiHH8iANbGx?fC0^v}21{j?|;$M)UK z1tR~7CLK&46jbXtv$zB21vJ1YjBlTTA7cGgz-~~;Kl7$=ma`D)Yf)>9%fX^fkkpgj4P=y2U38__m_+Fm4jWq# zux$^$$}?|jeK`YD4?GvXn`T|{$qs}LwUQ+1LSoNRy{Eh&x8SsxZrjF84*@XPii3&#R;aUaKiK3*) zB^hB+!B9@hf3_qjw7--Hj--WAOm(iFlW;yP4Thj))z_}&D08&G70VL2*r>DBNHXq5 zu%GR1B|Z>?$_MYpu3^5sDNBfcgTCTCl9CMF{#d@~)Wq7RnWD5B5Uy7@@0-WB;(eRw z7`sxYAK}qfe0XB&9HGGGuEv;pML~ zfstFJ+##(5<_pDjSLGFNs><5VlwpeJpcz*1s}F~Li<;HZWXnBM^Q7-Br;j5SxOOKf zWoiR=r1kDnF|NBff5o6thxQ~dr&IZ5ff5C))=g(~F_+~LX*Xi4w(1aus zB#i~IYuUfw0=0HY?9v{=$xm0``xdi=yv$HF2=>fu1*GxBV__ z0;hOqz?6m$-7n;FSLrW+U1aYyYbg!f>kO$J#~M5dld;cVAmDtva2DZaD0^s^+vA`b#0;A2+~ zO+NV9x&BsOO0&-wXSEaSr#^+39DL3rNjn^gnjiO=N0T0Y`8(KN^RlDdX2*EH|nUk`IHhm4v6Oe@ntH)6eQGSm0M1C9bL7fX9Wvq)2{Wv25|Ec#JIUvV$ z7>o*r1N%??)HyBXfWTm&eVPS|;+^^Gm35gHxlJj>8*#6#a05@&|$D}}#cDoN` z$HsU9__Y%!8cRR@@Yemv^)=D&g3sp)a=IUc?a^WQ-9iAXCU8Sg#!Nha1AS&2MAoA3cP?SC8_K#0 z8f#6UK2NV>#7>AnwpfUlupC2^F1~4v%`-2LMInO@{0-^H-mGsa6==n_9zKTacwd(X zVjiP;0O^yA+i)@U5}zY{68VkcbD|p=6{)OR8^X>1!`@p*$CYb)gLYzOW@cuW8DeI~ z%*@P8iDPDFi0zn}8DfT*nG;jlE<=nlXDZ#dZ+E}%e(%k!Z|09#t5sU(Y?Y+FbyP?6 z+bV5An_~v&*YeLdA-j5756!L~vPWM?HCNqz9v4#G$+<6i47{8cN*17+kC&jDNu8n} zc+aw?voqcb>VMw^@j-5XL@CylD}PIUk$RNq%`@gCw&M*x@uk##lJ+)4apfn5$$VH{ z{hoZMw;r)`Y#x`VF5%q9LnItS(576%icjSrU%iu3?RVACKkTK#>tVyO7q8nIzi@xjGqz33 zqNVMT`BX`<+oD%yx+X0ldP)E)+ySb;Ap@O$t5u-ho&Ndr$2~4rBltw)|FFd6`g4gZ z{)UW=g&Tp4jEvRHh?!C$HVhehgN*QnJR^3fY?NIgKUJN*nD z`7|?FF=LMS{;d{)nSnVy(z@$6t>G`v$KT9JWJ{QtUz3a^7Axlq(+47-S>0^g>Ih*u<{_Nvd$-(9Z?X`)^ou5A1cp4N*hU%-N`h4=NQU-(y5EH42Jhc}9| zZ<~VFSP+JmGn5`9z;=24_Z~uC6Rg`ZS1zxdi3@9=;}C}fL*eL& z^Cco85MPi0K>!nXY1);Us~Fu^NkAtSap?qeTAn;}UifolHzHj{6M^e!5xQrAcmvz| zmdpv_wpLast1>TDJ~lhO)oImw2q-9OBJDvH?N}e<$geBVfbK;`3EnXoFHikf;#`XL zFdAvRUIZZS(!vw*SGo{=vEa!MXmyx&Fbq{=vEa!MXmyx&Fbq{=vEa!MXmy zx&Fbq{=vEae~fc+vHiKk{cmwDE{;DF{tM^g`n3(@f5f>o<>S`@XgwgUL!v&zDQ6kk zcVvCKJ|7NRV&4-5=dB5%x$B+WCiHImBw#eB5f{=_U>K)#v4#pxF42~aM0xl|7D@+Ge*?FEe-Cn|rY5=G`h zzrR;k`Tm%o8MHJper21eU#s2lpc@dFtdNMr8- zQ>EtlUZZWf&6Pnf!>-+pAWUcaTm&x3%N}3BSXmH z_vUVCjLai3zlI=tBbrCf@Tv+D`@O_u2de#tpq;)c+FLRe)XtJ{*jp6HJyBAIR|L62 zo3EilMRlN8Fh0t8`|KMyM|T_CQj(B={Gp&}WOyDdf9Cgfc707l%yufcSS%y%gnKid888;V;p*KC4c&@OPztaMJ%WCws zzZ7RG;mWicV4!E=f zPK>o-An_+RR#h+UShNI>UbbCdwWZkK^x!LP14fcRI3Tn9q()v_xXW z_jSJZ$ZOaZCnY=De%ZVvNOQzRlFr8EWj`!A5=y~g*GEQZOAaK$Y7swFV~a$mZcd?3 z35jMT+pL%m5<5U5AmI2OC;t6`_&cQx@&-gCGE0}F4DY}UjiDQzLzI1sXDC~th0Sd3yihFVwz#TSr5VlJ$_G9NF+;Xqmsd}My6esE)yGSrZBDj~YAlX| z^MSrzYCjMv)p~1qbA>G(jnB=VSs6A-PX7Z&_gjDS3!`Iak%`P|yglurP2)2uMhX2#AQtC>UtSDCj7Nh-f%y=$Kg8 z*w{#@xOg~Ncot$Yk#=4G#o}q-G4@$8fC1 zuxAV?y5U({vJIOd{p&LEN5Bcsj6IAK&x|vN9Gp7m8`3b|hi#iaVyXu?ktDo-CubAo8&*vtt2iH5qQQ$ z7ODZCfx)m09P-_Bhz2Ac@qz!{xe=`mP6|`J{?@YVdL_^TbK3ZZn>p->PSEI%=HE>I zO1M;eDw-*HXo8BiJcn~RkAOf>I0*FBPfki^&2l*VSJGtxf(#QM%ZJ2g@QIvzEm9`9 zgSF62e`WFq4XZ1;6(KhU?)dTvIjk~g(_8>V}SVuV$) zer?I5qz|HYgC8QVuj1sMM~2VW(s@w4_Y}~7XdYYC|#&#*^D;7gMdx1X#sYi&K14LXb@(r7u=_E);XP%G= z%pL+yr{k$h~Srtdw8p%SxiZ@vtO6r}b`6#iHIE&H9{URb@ z!HDA+v1j{tVMJ~yRn4Zh=}dN8t-X^Jch@(-h!Z~%Rgo6|>RH$8F^y6c5;dD8EQd5` zd2G9m?2Xp)9?7jwIHTjhYMq=Nk4g4W!Zg3fua7jd_>k+`i9?s>IiEit7<{69n|v7u zVl`xUZOoa#B?3Wy{JUV=?()ytp}nF@-3=xVo>8pL$&~zWt{dHWD%a{7ql{v+#4*`eottQVvuTaKN5#nTx|@2pLT83N|OkIi&F4nfwuYMPZ~d>B-Dti_0jnx@W>2 z507k-ylhavUtQnWa=G+K3B>l4td%sh@7|XhaGtwITw+x07*}Ja`jqR2kZC@xdgj#? zgtl^BT#6mhoL4``uLr05^$+HMxx-3WAb`!H*b^(p0-2KerEO3Bjq=a*mQ6>rxdC>- zRA2tv-08WcXFb~S#VcsazW``0@L_o-fR;|B75bN0C znmQ<;JUiByp$+0OO2LAM=1_KgU#z|!`eFbyJvlQB!wbGjMv=_Ij4k_wwK_f zP*6|!@YM5I?V`gIDx}oR&?$EZk6%gdS2BM1xE&=(11H{q@Lld_M|x}XRK9V;Q&^Ba zB#)oH;rc_&?{}B!9KNE>qx51}+j*AOn%3BL)s3yRPko#Ij92@ec9IHr+JfJm#^|mn z8wj~3cN(dh8cPu#_`Udww%FuIiyKF)RvHAyj`h#=6E{XJ7C)ey9bj(@RM2L{cGfCL zn6CKHx#E0Q%SqU)^jRAU8lL_yT{`#HV4Nlf%|&!>5vX-qeqF)RzH4cl=RSaW%0Td_ zdji;s@;>fCHeWNhfAiTg%gfI4)}pw}%cgef;wOX@V^8;*;8h^X8p!m*_OQLXab{89 zA#gal&f!hPc{1K7)~b=noU4PHoqhhyUPT`dy~1GJ%5jNS?;pXZr5)2 zo(l3F6Dpd-s4(g>Pn1r-xY^Ga{9^yCQ69H>*nfIHHXUD~%_sC+u={~|pA{vqP2F#; z@)qTt!{1~;F25FLV65gr3HYW4SxqR`^`M!1GGnw6_UtAQzk4ZEOt=#K~IQDj6zI_f#i>#TS z)T(LJb#TSN8sSv=Sv|3R`uFHv?g|P4nlICI=Q1*ag^~VchJ&@*ok|h;{x42{j*PEs zNGx1C-niA=vZ5}sH`KWwEOiQ~oU+u|yct>ey;$)H=ug0k_yk}yg&?g<*+oKJBI6X5 za|?=*tOI)e96pT#Pks}7`}9Q^PiQa#3BD?^2|g_~wkK<=e??dQvr82yTqs^zwrnel z`fXrqRRbx5&c=ug(MMNurjT(e@0cXMcI()I8o-;?tFK^*kVBqB1|`=*-DRG)B>CFy zM#8nIz|CFFc8@D76s5Y~$^>Pek1chZD8`}|XMr4VtfJd!?8(qR*N*qasK-(%O7J>P zQiD_vH&-RF(U736QoC~&8P;dCLgbZREH=}lln}Z$0I8EfRV{H)Ikq0bs5_k|YT1s| z0gLfmaE*SYwV0-SY5jAJW0K&6%2ruxRZrNcK%o0C$^6Uq&I{}Mr@eWd&H-982_0JN zjs#9~SzdWl;FFn#gLk7#gWNvy@mz@}_GZC3Ed>+ad<=WGChyh#75KV6yC$8HySgsp zqIs4yBe>eGYoWREV?M%Q|0W)9-Dcv*&@(oXxr{GtE@t^@$rHLr-qqf)<5Y9-c4>o< z2h|8UG_hK0`1?olHdF3KnU&3EPeoc2N%a(mN}6}TlFs{&>9G$p;(<+Q+tpA^xZUhs zlsfgBSHB7lIS|p7si>ykKd=?E)={A)6=)F16TPrf-|R>$l!_|9*Rg$V9-?+A6=sz0 z-^8}fjKnh`j(j;Y;D3xKGq>Lo=#~snkVJ(|S|1lsz3}`tve-@D)W~&i?GU4A9JZ7* zn@P~hW5Af&o*ZsY{DIuRSGPL7j&{GBMj&1h>{gcSM{ zoHb9-4L@=H;Gj_q9MI$JexgDMjYlxAHn*5es-J5^*QHT%Y9T5=WSTffB({hv;a&9+ zqFH^LoTu5u+ygVfWbZ@dz!Q^n{WZgr*dScXWO2pgH^P*Q<;SeRdi0TB+Eq1)fpEwe`<09+okk(+=ZQeWlEyToO*Lx( z3QT|{K8f$RnfXvs{63~P$e>EWsPnC#E}%rvfg`c5xH zli+EaMLy#a_lrf_x?TXKDUKGpv|LQ;4bM$-BU<}q71Y;7i4cloE$ch-s_EUV@6cHrTctDdkwoy9wd)l z*BosQ0l~OL9H{HFJ34wGJS=4~w?8K0yYcyS7Z@zZ#x~*Z6*7x|l*h(5h3=Z;`iuEr z9e8B7sKiunH`6)tJTkpnOgCV(x_u{M6+4e_t6!CpqKo3n0OWOD_Qa2-=!~{*u1G?d zW^{?@T)4yNd7C#F8=<59&qw{_DV ztzW3hY?@LszoC(niL`<~b?4HGZI{DT&06J%L+ZSM-pII}@>shMbB#+YE<1nJK;Vu| zZP9Hh&V*45E=)yYlfoeAg*kAZ;6Z7V&TeJ${Zdra`YGHa7D-^to?!VV9#wn)K!pi( zszmZQtNI$_LV|=lO^&z<*VTbR`_&Mq0k*H;#mR)Jdzc%NB|rJ*Jjs_~6qQ4!U-bgl ztZNSfLjER3-^Q*$ut&an~4dwSsCoqC-wq*CeMG6A>zh?wVA zC!fIYMJk}%(pnP0A3xx7RmwBnS!k_R1Ryo!D;U#zAgE-u@Hm=R2Tb!!h^+$3f@|zy zxj^`ptypTNx2VLPOK<%eJ38X*OkCKvjg0PxJxUDwOc(D78LJ5nq)ujQJ~{gLlQaha zrP`7@TqG%Qt;-4?4GAjH9!aa%sM>&qulm46r)+*1s!^nM-@2?aE5*N3c^H&p&Q2yl z*bNc4*t?|?jZ5t3(gbWLAI7q~ba;H4ig^bCTCsi%4HL_rr98{@>SvuY`ts@i@b?;s%F z$$*Ohc1U#alWttyAjOfI`W}rmLt0HrR!FOB)qJy0X^X4uKe`?jm@XWt6vD;UgLi&^u= z2j=4u#A%xgyHBZCLMIY_Ft&aXY&trLL?dElrRhP>dCez_hms@4u?$HJ6c%8`l!UWu3 zeLAY2tr@r5fO7Qqy_L$D%lPh6F}2OrbHpIL7*|}%l0If%2ilC#FgIp%>7UM4nNl)T zkl?eQ2>Yyg5o_4Gt$V8;sL5~UYu0Z!Z8^Q9cBB1#q^Ss)x)>e;HubP7>~>Mby3yB- z&sS$jk=nmWB}dHkA{z3XGyxmRkuujp?`p|Su2OQ)xmYD~S#dAX?=c7MJ)km#vriT$ zvl^ORwdiSI+KbSM$lKW1g}SY@rO5iR2vw%(osI~W_+E{E8|{l$L;k>6dh0{B=MJm` zjkwI`4S?su0w~=dD(j9wt<2Pfcf#0dGngUflML~g{j z2c4*x+loK|SIz3TbDk|EbrEyf>m@OX(T*(K)3z<*yMEJ(f$>)nW#5<0%kSok_jSJE z#5Kze4$p~-X|f94&}{VN>Ce>LW_3j7XE77N5NHqrX3k*tGaw!pQ%|l)${hF1DuJ2oz(|5X-55LiLLi3Zjlyn_6t+IamM z`j?{MHPkC;2uK*P4g&)l2Mw1Emh3G%wI)no#i7BS4$U^~e?F<&a3hF62p{2QFz zKOx@67oH5iGs6+m#{6MXXlI^CCYbyoOf->-N?Y0)Q2NAb^xZJCE1>b^loLs5_~b-t zLeV{oN+f3cVQB?Yb|MZdO9%PHri~KivVCa^hIT3Fg`4y?Hw1ie4L8LN{sFDKlV&>Y zBS0R;<|+rmN72CtpSOimzR5+bAAdIy0Z zoqEgN(`ylD>Pg=Wb6k(Of(l9@^V`GDlw}z|-GBz@I2?>69c&G#+dZZ=eJ?sBHw5{` zgu8BlV8)Z|jHR_C z-ZR^ySG4LLF@jcHu1o#1F1q$*W^p%FuY9ePOBIf;k8(wRBXT)Q+(F;jGTrTh4UT!gt!P0PA{kou^Sk!Qc&WPp<|RC*@_=JYFwf7kB^=M4wct|jhM0# z8xhd+f78Z7T;>NFeTIcH8y+&{Lo^@DJIN0|jan=+9kM`t+GdlIPDfR*HN@+Q&?@UY z)L`U5PMD}_h!(oViC~FR6vH0n+0ka_hL=qNAtpmDpyN7V)N*umq;S;mLy94}@Ryd;7tqoh>2u?xpteiW3BTnacR3l|4#^ZCnW)cw-|Wy`q-di0>)& z@)P2tZ9c<(v2k==5o1#R+9#uDocFy91tjYGbX@{W>GMW>jxN zvAJ3uwODtBBL>WSvukiCW3&o>>6QBc{c5Ei2BxYhc5zud+9M5? zSFz=>tE3S-F6o9U?3nhW7W-4923!G*=zZE%t0>+O67|{)a0$FX+l)(1M&z+9w5%mY zuD9zna}9OcvSnWlV81_o#wXF|Q|jW@`2x&MGc}KSH-JNgV4G(T=sXE5vfj2JF>8 zxzv^0tFt?3!29k^WLTb{L?1q&> z9YA5-*`Qd<7?eo3+G`h@w+ksK^EH>PfZ$h3|XY6fy6V2x>GLJ{>DS}RET zL`t=_2biW&tB=mmQDToCx|sAfA=Gk+4RX%Qd|_Gp=viN|!&YVzIy{P~LK*JfafT2- z!o|B_45x7-h3q)|VC$WqqHcc7DRy)I#Fg+)&{RucRJV+K=bj2 zG}*jcK+KWIq41+^xM6x@=P|N)*|@($0okO0q=T<#$OiAcq{JdhH>;J`0ztS+%H8}M z$tcgLwd+&(HVtilOm+V2?%ZuPY#j8ergD!b%iO}2Ukq!C7ubEX;g|dbdOj}j$CM7Q zVKAvRY5s(WsjJ7fe!C~TlJ4F4-VRDT$EWHNc6&$8J-1rexg{#H!>d0~Y10-On~bz^8ggw+4OZ_h!5%?`Wjh`q(A|r}CBZmD-n& zmO;xuA>MU#-fk{&w@8mJiZwE{<;ruX%cZ-&@t>(or!lb*_HgL{vH12a!5pA2AZi7) zv>cz_(h{!AMF*0P5p?B#hA&K8*sUiVNp|l@aA0liwPW#S+mfb4#tJa+c(z0B%bR0Gqchw1~x?D)*RX&8F#*QRK%BDJRN=)3eb z>zY}^$Clpw)>7h{GVh3^m3nzic$9Z4{qqtP7;T@%)cX8J=Z0CSjlS*Ci()Hk&|u{H zN3r%ZutR@djsu8HC4P%DHl>LMC@*uvo@?ulgH{fg_RAY~a}uF3T^IRJethCmXg-M4 zV9N*8uwynWjSvM5Q;d9o1SQnXR{d%zvkg}W>v=>$w|1XH`_o&vNiIuGZ<9j(>I2Ml ztdV@{5ofiN?`tHAn8Am=Mfm8$pQh}rF!*@L)>;cA?Gd>}uHpoPErqXc@Cc(gv?hPW z5r@1(PDHENty#X*f(W9~*QS9w7L!^s?C1Hu>wpb~Z8z2WnhALgPZvGPGh&^1Yt#;@ zf4(5ev{coG>R8&MP6ZB!YY~~wX#Xcf=`2tX+G_$Uc+|By-)9}V^5anOSZc#Z*C*X< zSV>VeR!OlbrJ{J`{((psr6re&Cm!M=h@{0=oDcNI&F>zbe@)yTeFOM|IL)5B3(xhA z!pXfR9;}WjkeYLnqK2L8YB6)#P=9O`5FBrPcks@f#1IN6^P%xlRC_&Hl-|I_P^}`@ zySY#?duD8b+X^p_+cy_|H~tgiyIx#zt%KUp*VhjFNmqH{hL*6W%vR0Kd2>rwYr50c zc0vVJw_%NIgws}Fvg_8fadiz$Vqx{64lUnrnKddrsfW8$5`NX;lkm$$v?#)kGuc#~R1O3nb&T`QVq-pSaWd)Vt4Tkj!Wocgch7W=3OL z?ZxPd<#JFdyK{B?En4#feGorxk7C+cTt(_>Gtg|<6qsRG3$JKqeGM|WjuT;-)$3Vv-`%80A1y<_NCm;lhsI0`HzdPut)X&^8H8Ksii>;xZ&?+v-b?|>)evb zq9s~osG$25>;ZBd&RjGi44&fd-`i2bJMScZ4FcVxJw2Re*cL6JnBdcSb@Z*|m>7}e zq#Cpt6K9aL1&9?zNqcdtjo*jdm0+|%qT##(;MGACUJHc!QiL!IWD39?lMWiG6QAt( zYZQ~#qs!$FW~VYdDUIXExmZ@d8ME^;@lsP5IG=Ih(8#NIt-cRPHtUR4{P3PzyjFg7 z^G28ON>Y1u5G0|o;}2C#KuGP;NmW;UEouFtK$JD@8k@F=bkOYuV@; zk7+lpFZ3Vr#9rDuHEy=T^+9>HRq*(ecF_764yqPGp30xO8{}DrqQ=sks%R;V>-EWv z;Z6n?Wcog^Ygv!}guu4V%1B za4NU;ra=|Oc$zuF-*!_4XpS5YlyNp#AgVHB_1Fwo+H_S7TiU}?tIyW^f`u}#bCd~! z3Xhud$z%Ok)LJog*k|(O5~=MlYAyIZgN>NqrjIv*%|4$1%iza+7hm3%)i}gZBI&(V z3PzjR?IIMVZ**C5U+Vd_c$-!N`<`6zT=vF71%RD~Q1JXLVj})p3@u_ua#-i)d8@Y6 zXphBGMMEd3wSxuN08}2E|G_WoUTY~V5=gv4f|(~-Afsljf{qLszzi4ol1s%^9W620 zrL?hTzW9a1C8WWWpA$Cao!Hc330E1-{c;YzFPqM-U!a@$XJ7CE-|{g_vfCF(koE8o zuC(R>hwohSY~F}+sH;JWaXeEbkTZWmPJ&~?&v8|mp zQW);Pgf``Cv1&;S)*Wh`P;;`5VhhfDSG8Jy)_jXo9D(dicD_Zv&+6T%_!9!fxvyUY zDsl_LxUF}gd=q>s`mr>hpJOw3C0Eym-h}qzI$ zAGN;FvGuVUD zotA5i=M&vnHOV$Fcvc0?9z^qbkc^?VpEH#_46~r?X~Ez(f22Bqgbh%6msCsn(+{j> z$608u;Gl2y+XG%tVab$8u)W)#?*q{Vd*Q){vCl@$3-A`|$bEs~&n{uowg60)*m)XI z^epN}a=9Vn1WYk<@oIk3h zu*G~%&XI&yZmsz>F*z#gcl!y!ziBFm?$Q zf#OSa&Sk^WF=wUi+&9|I`sn7uh{A>=rmEZw6>|oxIcqG~O;w@N`U%0~4d_$*2@&}l z0&&-2bpxI^Wk82i@dt>Mo`PGRmvU*T5l}y&u)N_Xgp+%~W9!P3cg`vp^JjQ*ow9(xk#U{ga<_0Rv zPhk!Mu%aEM(CWFusRUZkJn}V9^il$ba;;lVtVwi~aPpZ5uO=CZIqMbE*Yz-s8(Hr! zcexw9p2R{d#voktEr}1`Inzk0NP%B+c<@V3YuGeRuqd5S{g$_*P?w2;rifvPN-)(H zymtnV^i7D&TclkB6~lF4(?c zsk_;5bP>(!#iJ;2TYvF6IK14}X)!3lO!Sp(Q9`c_e(q}0%-eeG6g<=RIRIsI@veXY zoL!a_VLS(Y|NQf0*O)zS)9h_`-x@s2S0y4v65n>D? zZ6Z^zv_+Ms9@l$4Eolc=KJBCnyUFMC6%V)(P)2+&68L<;B_9psYQM_Tzn^6BKloSl zbj}=b%Es+~j$r>nuifv4pvr!QV8rC#lVT5M0X=R*meS75lx~)xS`U^r>B_Hk*iKBQ zqm?wrq~T*hk!Y1R*NA^fprZ`r%4AWNq!dq7jfWkxm27jB)20+wROjCJk>!m~RDI{y zTYN2@HYb^J$IP+1O!Xg{R}IZsV#OmELUHltPD(%8Qw!~D;p^A}I&s#^W0qJR4R znOrPkz;-LL!B#j;zX^Kw?6iJeX#Z}j?-cR2q~(VulXT>4PyFX{x8J|L<7V+ENEb$y z&xa|V{-6r{zY)RwTMk6|eCU7WaNYpKyn;plB;126A9L}59ZfDoUYtnDogSHXUE6rUj zW@~?`ck@nBs%0Xvv(`*51kk2R>?6TTccmmTyMu?Lq8D2LWA! zE=ocezaEBL7DS4>TaxI#O&lDAwYwR65y*!Rj^Jx0sx7VF?Oo~Rp?Dd3uzSwuj;}18 z^NZ5uu@3I2m45;V#_$C7f0os$hd^Q8ME+e&g3ZSlvK!f(qXDq1Oq2< z5JmH&4W6qKz&gCuAK0SCXzR2^assE>N@mI2PI9)Wb*&cf8xdN(5RQ*ntOi|A#<-jF z6vNF$v!`AaXXmEhBvsJH?hs{s&E{{!6jp8~fgIALL+UVR;1}J(w9c)vEIx~hZfHF= zx^)zI4!?3`JuxcjU42Q~DymH;z3M>2C0LlC(Ie)*-Qx6NGZRy#Qou=7<{fdxITh@ zs}G0XM}WtKN6D#1gheNThk2})J}B3%2Hf3(QOduQE@^&vntt}+&J}9fC9aLfuN-@8 z4j|;K1#6=5O>sDAi&EqLOs3m1wRAO8tYc|`PJG9J`9|h)x&SU}bGjkHyJ1(`!Z#bB z%zTgBiDuKD1J6XN1Ko=ub5T`4!(E}g8r3AEo8&=5$%dLlrJa6;o3QNH&|Hzt9e*vy zvDUBJiN4aUZncB#uT_8F1|-ur-SvO}{z)szvaOYBI?7f5u9SK@>Qeu%mU=o8eESsw zf0_S#=zqBVO8M7(3jf=DzX|$N9ys4`g1{N5eiQpwL4W7+_mDm*axYR3?U>t+f4cC$ zZuEZ({XLF$%q0%fcYz@_iM#i!8_L<_kc`e{prb4OaJ28KSmS;Ru_NntHAX9P^XS(r zQs(M?lulvB@$6RH%%oO>yVYi@ds=*xNS^d0o>){0QF=K|!BW|FVS|ayQ4X=m&+=o| z)K~hMu?~FHdmJ@Y5B<&W`{YAHAeg**CR7f$FVdLr=$@yyxF5o3C3U`FmJN%jz|0g) zrw4B{Rt{X5ui~^j9d$LS_{czdO5;tIz7$*Ccswk#v40+A&89dSu7HYbs-{{ z>RIx=x$=TyYJB_S^#2Eb(y11>XSC9**!&a1s%uY?;t}9vqi1(tJ0z@!aB^SmW&HH< z(I-3d)tP>^iLP{Nr2vbF?@%#APL5t-KC2;_?llVK(UPx6UanQC&R+;d_s`Yk1c7~a z9d`V^zE1A59YizD?e(~1^#M&)T3$U5o(HZ69fOT!0@BRJ4prGEeg(}1Yi+Py(d_yU z9&y$ku$fl7lgon9(v~@&3q7?P*q9TWUCPz@Z{8hNjhQn_S!RrH#z@ScGkGEIe$tV( z=)Wd|weQkrhogDspH^y|uet^a{b%Av#DItN=)N8ImUZ6fLSG_c4r(IYYN_ z<4uQQ2s0CH*;+&rvE!hT@nO}mr^UDWg_QR{kO_*^X3L;v4PaK3>q|lnBW4g0e(d!{ zY4-9Qhu_3sKW#)m;vUuB`mxx{-A+#8;pKGd@W0=%6WS!n`(e~&dIbHWlH0$nfdUiU zH@ZKGb)o0hc40^Ab;6;2N zaGAdbf31bGVrxwJiXvVTilU4pIoa0frK=KriH!Ps6yVk{9UmqfqSFh93pL^^-`Nt< zC@j;HDVK%8SU2X!BI;f>hc2MSh zlcNj<+vOfif#$R!8xmKR4M=a00}`5hNX>KixuS@OydfmS5L{r2#u|Ce1TdDwUF)m{ z?FM~#D0nt|7Wvo6nVF}VR6@%vV`h;^1*ccc{e0XD21XBU{5ozY@4p$>6G8`1C6l|q z#~N`^tsZtdo)>0#n8cP|swZ>^MZ@`QOhXy-jd%{)kvXJv00$C}8Os{IUCK5O3q${` zDks`GB73o)lXdLqYR|(jcrvoD)3(@=WKl9BrwH!eT}TcU8S6h)NWTfoJg^l zn6HuK?xIFgl?^~oQPh10YUcSSELQ3f9fl0c(Bgf>U_8wio@|9kcXqqA{AkeCq1D=* zkvJcMA5GkZdDBGtLwW39)kyv_G{P4&lKhz2Wt3LZNb2UbeC8Q2HQnC+gXcLA=p+n0 z7yfnqoj4ahbo$@=Un&20{@)ya=kxpZTo|mVtlc;T{>`5}=60FoahRdr&^U*0Jn!|Y z3Ax}NONf(p5KecMc4$J|hJ<5%|KSU5v}_z_8qo+`t{vba|7@{a<^=Uwx(N+6EsU zld_SHbU9=RIjCOHgJu_5_UyV8J>G!v*)W?sPV3{v;+wP#LXTqBzeE_45 z`ix2w5a*eL`M>Su{+kZ)_o$x`uwd{&AK8MygTTUs7jJ6+@bg9c^Unp@MfN z@3G)zJNCWc3fso8w1_&)RSem)!Y*=fv%Io}k9z{a^!XiM!8L!6V(CP-* z!eGYw+q(NQ0A~RvioJA9c$;_nwqlHykxd}AM)--=pyb~mKHi99ytYc>MUPn04vj|X zl26;PE4Wq4eYK>Bn$&h5$|g{psR)VMf?bpSU0FmA9U=lZ&um=;CTURVzp?t);A9Z5BaE&gYLNe(V2*gKKJHf9dbP3C(JbHQ?n# z*h|(ART%@ctQhSXi*6m1rZA3Q?R!y)jrV#U`7*WRF@l#g^MYNBb%d!az5ozb>T*H7 zVaqj6?22|=9g5DKIS-At8S~fvUwyFnSX#!90J!))w3B17T8WPVtX7i3{Qy=gu_!c+ zoPVErd4n>JB6-tTdZ`}?(AyM_M7x~CT&EAOTX2$Q8)*-24x(6Dt2 znqY+iGYNlae28oc3&AR+?f;@evi+q(T9*_BtB`uFy{h>eWm)%pch9^T&eQ0j6ZY+d z@4ry*NI?-N^y6G2!Cih3B^%TxAO-^-KJ$>qjiJbe_K=z(-wosn6O#XO?WZPuf>pgrwm!*+@O`WT&aal;mj8`+NO8zWHH z$AbD(^<^~m1-)Aa7RN4~z8Y@SToK2g5KkB29Sm{HhMfA>H?v%{R3?0|eb-YRwW&LI{`J1jbcO z`{Pxz?d$=J3H{!0TCh4j*UtH}HlAEZgK@?cu|MRgBHa#73(5Hn-U%rPc&^8Np< zxpV8?nK$)boi3Hs+IwkNwNCezw6vAQ{Um!r+MTy3rE&RK0y O zO$~f;C=3nVMGWm@>4l=EJY&9kzZ!YtXr)|AnT!F)=UT1CWM*DWAs54WLl+{#s$0DZ zX`ok~&a$@lT?hPQ@ct5z(n6yeMXhX7j1G`Vx2aq;{XP}y8=cSQx-(JqOwmR*93gV6+Tj@WpK6k6jRWcnDjCjQuE!2 z4&0>2j$7+8kH5k-FWTJZFw3K-wbtn%r#<5qG8eaZXD4%5!$xeXv(cckkc|)2>~0)V zLqA9b*RD!(A3Q7wudVr<%i%F@+h(|H7w2{8JL@s6UN#Qj;+W^IR>$YoWBHcT{4zY; zGqN>;K-&Q)U*#5(ShuT8hgz;0LaHG3APgPeRj~Y|_ket5e zIn^)juYgrvuVp4}@JA-^oNvb#e2?xUeplR`4ChHdgXj8RZYAJ@3wKP1c2`k;&?9_jw-X=)a7t|6CDRGI}@nN2Sq_x5+!wY#zb{F!hagbG# z2N4+(S+7cbCW;--G$m9d*c+%H^=Qo|_=csYb|_8~{qDv#XECh7SEl5y`<-q2N37!W z`&aE!q;qX~hVi-0-8zU`4djvL)e%t0ap0IpM^?4YHr{oS0V5qlFW; zq-2yf^+k$>0?cXO!(^;-O?Sk&VxW~i<(5-*#DM-zY}6;a#KWb`Uc(Djqipn7UKl%Y zmBAa8>Kz(`(c!v98v){~Tnaxu_ecb*rai zt8Dxz{|zo>w=p~ddug_VJ=?D~6y{XUTj;TYis3U%~P{_)LmPHTJRCAIK-D*8R5wFbU!*!LTTz6h`zio zd68XzSFcW)WK%OkQga_+yj)H(t@hj@+8Zm`LCoiavPBzJt~>2}T+%@IQDPXb=8dyx z-Xg-PFwfVmifeP3=e3>FjEcZe_u5}p_UenQ4dTc&6HP3#Qk8V48E57?`duozuV#09S&428HZEf}_3eCszHsobm6*xEfMjzeAWU_bdh zi5JrH`V@b9f0dZ;Q4pz}#|DKL5e?0|sG*>lEof*F&}$jAFvg$5Jc>IIv-N#3svz6> z-%P@?e}=+;2ZJ*?zC9cuHqpv|;u!wJ!g&0v3R=7ZiGa9=zT2SWn>;A_hk|s?jeB23 z1zStuqqk@%jFPDCc1M|BOC!RwjH~xb_L|m{`;e2M?P5#0*eGa@P5f=iN9~zW1bxXJ zH#bIi`3&pvd1ofM6XW~ttKl=HeQ_c}`sw5O<2?X>tUU{-VU3qDfsxOuK1CWb~ zf*TpngzA=wQO_Tv+o0=$nfzMX(X?&MyVtIxV!-BU)Q`iKEt8~+3PZQuXk_H9<1yH9 zxu&kct|Vk_j)X_b_Dw^IE3y5<)dNo?aV#!5iz9bzHS0oy&SjzuA4jstcAa$+!?z&q zr7%hyqa2FH^vt_;%~9j1aYQPUjo0VtVozD|c0V7 zfM7MH98RL+PO}x{nB+67A;qF47N0mHY}1x5vY%BagKEFAG%Kngi)07{mlPeLseMYPB5K+$d)NSMeqbXVig;aRqmHgf74 z;aM4u#BvH+&q2*6i3HAGR`eMa69;wr_#GL9jwfI`srTj>0sPXAsrKo&He>=0j%UeDbJW7*TQrDRbPU>&RFTD;g0w)ulO!c@)M;|%0S`>2DoHrB z?tPqG+)_{)Qz5VLxWIdE;S`RFOW!Lh_@-R`bI4(EpCo&&rT}gl5Vx(A+8fc^63z1g z>gF8_JbpJ4AeP4cBPz7^jD&~@*Xl~lwl4PDm6DK|y$5Hv>`_F{Z{a&zyWCO)xuT@M zB#lJrKK0WjixowlsEy#_sPo3c->iM_Br*jOzJ#kmdl@>CQ%NqD*MFH9p-pQWvzGS% z@H6f~{0xhKvZ?=KZFpWx8waKfy}g2_gdfg9e^2)}o<9J>Q#XubztaXsBd!i~!L|s; z%EiyVgpJ%QlP1bhTRzBO6EnlkNhm}P53jKqnm2cfR(yB|!Ra2)5%vbdTQ$@Rb6#d78L~z(9%-$gtm=7Ep`(P))7Zt z_$>h9)k~rRz#zaNVBlcDpddf}jlTm5(}M~DiADm2&Z4ARIER9PiA5o#Vp2d%$}Fhp zSY!lE#>&PK5SY-&E-WIdZ0yu9uy=F&57{0Rz()YA!g4wupmpo^Kv{sj;sGoAY|8Jtd{(zy?&cDi7Q;wV0gF(Mi9 znQlNI{zfCP8*{e~%Hv;!rAHqFjsKYp{;h+wd7V63Px}(B#(ZSKRXBxO^asE?jrzNB ziomitdx5w}G=~C@_mqy=wZI(A9H}LP#|&4VN7}n`(aSXEJ)GA@-I_)jvSv@Z~t*+as81Y4&qRInl^O9WY#4yx8L z^_`eEC=Qh1-AFkW+@;K*3Vhso=@O+l(}2M4?VCDI)#iMd{t$R>vP2BJK6+WwAGdJT zwk#0Bp($B*$+&BB4p$nXEoAE{w4PLnsueGuT@iv|(Ma$=y;Ih36>$}<1p^AqN1JhB z=B$`iZRabLF|u5BnVU34O9LsO=~qWlVD}za(H%xGBg2UE%fLm6;T_`rS+mK5H=(JU zXMfO!VWBKZwLri+jsQ-?AJXMBPzr8Bt_zblU5Z|5c!NiS;gWTC9S#|Z)Ac55sUlrQ z;fiwvc%;EKoDw6mQ7F)Hxgq)#3KxBCi&MV&`hIN?pE<={`QrXOAw2cW@=H{lNTPgq zIZ+LUv;3EXc!=RX2hkf9XO&;1aQCIP!a!VZxi+r7g(_n^n1Z&+IUGPfX+(hMgb{MG z^HMU9{hjM&tX>u6P&~aPh@-%&a)Rh15-Tlihb#G9WQW*-dV)7i!HdCRp07i>>}cI? zzoNTg?`QiY<{yC62%b&Yry`;Si8aoWA38*pSmms^A%(=kK7w!U7V^#dj*hs}SPevj z6x=J(9|#dB^NtP;`J4BHrqffXh$sBtcHh{WY0du|R_SdjKes>E8mb{|F#YZ|Q{{{ez$ZLa3^L-&*4S zG`*z~56XZf&n^VMxFQAJyQ?06GHyg!ogmCDrTFfDYWJf-;N|20Zc*nVl~YU0vJqP( zg7CrJrxz;gW$G;?wXb~nttd7{Jcl#M;oXxrI3BDboDzDtEq zLtM+P)$2wN$80_0?7s@t{9EWB5Sz!pLTl#(E_!L!-|C>|+-z%dyRpUATL0=}oByjS z>u*&u8-@*g^}|_M{Jz77F97Nak>ITCVn)^5grj?#7Wl@ILM?Wt0`r^lRu96S$HM+g zBn|{M^dA5fQI|(SJj2I>d)A2RNA4se>pIIv&3o)`0(=qFNK>dNsBu&~AG!oQHo0eER*!XAl^&MWW47#qCVUmL8#T zlE_|oChE^F1abuq-(t8nWT{|?K7(61 z#w6-v3eIOzmAXVD*7pqMzY@|Zv}%2?dQoqG07uVQ_Qz~jSi0n9@N+fF} zU~mOGth&d+x*oDf$p2I}e-I&^rXM+0HCc)jK7~3j%>H+ZF^GQf(hK#)e3Pg`+o@N+ z@>rwBB#nUoMU^#Ix+ab__WGyOtm(W%!*AgV^@+N2%X==eDJK}J^r+8Qe*hK-R;Ifq z8NPW_PMn*m0-JqgX#x}8*auF>FHFYovATZ%6c+{wz`TQ=s5@@w_mqa~j{kG|TY}Lq zv6b)Fe@UMN#t&!j^hbLCBW?VT{0n}^Z<*EqrR|;n#)7m4-@oWjO#gwE>=Z+%N2_Wv z-@Yshmm}a8q%=@NUd4i$&n!;eSWb48yIw;vlR$xsxd9;iR*OpjgK@;`hw@6p93?VL zD>ogFQ|chX%S_~QmO}eh_F1^Z!6653$vVy@DHLwxh5}dqb9^liC90)m7;^rJVpgDa zlrBDd@VQF1&>SpppnMNqb}wo(Z^p72e}x;&Rg62ne7Wx4uR8a#Wmh@gVid!>F%n2P z-i8TiO1|_bvP6D3c#{ppPY(yN+9|+^cy2T4nO#U(#@|xPA;P$j?uDmpsK9@EoOFr+ zU_XFx6O$0Qy@C^GS&9#*P(CIFaX1O-?fXD-(Y?SGtIm^di8P;ses!nl%IxRy^#eTy zZK2jXA!2A1SIH;)DGKHB#akcjB;jU1!k{~#9{SyE- z0H|M-zT-mKF%mE)%@jbb`lAl7u`b&|=zeQEAmKq+6|F1v6Vzq^+$gNzxI8lj40u%j z7_kQ>zb~eCO)+`(E(4NK|9&0&9(6k+?VD=_IxH!b^pAYYgMj;kL2rn$Zd8jd_;W>T zVP_$(szMaRLr4q(+>VG7agKeHAiUuGVYM3^}n)9A)0C-CSg`f(*VQZ z^|d#KY2Hn9SZc23BRCTHBM}j2;RY(oqG9nG`C5FE>G&`dm_3Pb81-6HqQNY^nsE+i zfW@M9b2x)+q6%!pD;3QuhMRg6^KmCd{}PC zv$P|G!3nb)Z3XsR{4EVs%@vF@(r8-&KCm&?H>wk0=%7|B#9;zga%hK$UvX!$e5eK&m{-*LD)-czn=|;r2nVYAIB)WCREd{s=1seN7Ni}3nwW5o%1uu>$-a6K zE}SK9Bs^p(7DKIKAr?ca4uP(TSJs6E-#dX$Gu5=_5Mn|5L%bX|8Fv+a`OH5qaG~6i zmzR;UVc)Z-l;^MHtfR=i&dBm`#%~c0bb;7IITd#bxfBMxV^D1oPMVeM zeie2WORhz6n$R52P}LrkJLF3qGAlvb^*WqR`$UjQK8UXB~tw)9|;q9tW9Cu_6OjjqKlNn_mncSKdt7dDDbvk z_}Skg5hD(=RTM*eG=iqJzW*$$pIL3__*%Qt-jzysJF?}Qx})<_40qvj0xUD4x_$;> zi?}`syd2zOP;^S*YMi&X$ViE3xL7egTdEi7npk2@@|;cnDu9l^9QN_RdzabFkyo%9 zU=e zMo4RMq()QCOH87MPgJpQm9MBN2aoi}{1{YmB$xKqbBQaYEIz!K?d7X;K_%5d<8o^$ zO)WF{B$$0H6byG(t850N+I~>UpYOs>`s+B+(Y266==#M~mOO(03NpSull>Gr6(`50PuNugS{K@~Wnz)uW*?g+TX>YJFfmVg9+FJ)$Twn1@(0yo zBP5kNDKTZDHgYUvJT~gk-7ZeXO|-a`FzOu3-k`d2j3f(zq6ay0rn5irAp5BqT+!Q9 zP^_PegQwg&oVxqa&Kk3b-I|$Re7I_(6BAd~+aFDMpIWsL%rg&mObrb7B*IR}w4^g( z348)2Ta!bFOnTv+P*3EVv5MFkivo z<{yA6cg5t^3W`8EfW@u=7pf@E?Kj zeFeL-ZL+&7|9uI&lUTBv4&QQT7#6!T+9bjmgG!6K`K>uycl^sObj<@>;G_ET!rB&= zIu4$@c#cwDQzv5W_TP4wmrw0ZR~K@+%2X=l-LA4?H$%Frp2IWj&aObv0sBa)S9SaR zwp)6`-#0pu{uV3v3p`DJGNt)nceeZ8a)6s@RH^5K=Z|}cO1FT)wu%x%IKirzPUX*8 zTF@k~uM!uIqJ29G0*KZ4I^{^!o<#`-&@^YxqZ+z>tE7iuRsS5Lj!vrnnI?J2MN`PI zMWuAzG(O`GfMh5C2A`t7ytn8xj?o1CBUm;oXg{e^l`gxMbM}G`=Oe^K zpuYOs6K3@9!G^q5bx;+DzQiUSZt>Azh(=t$I)nURh{Tp_h)e(_C?l$=qI=`JC(q=* zOH=0osj0{T9ZhRMi~2tsRPI=k z0h%xY(s3$zec%<4C`}%9H695GyCy87d&?bN!uD5d?b6&voL#zFX}a}Ds`^r9l&)55 zo#H_ElD%8$vWvDFbPowHBaf-wZ8W$gx{UL*6I=&&Cf!kG^LpNE&9gtQ50Oao-0vDr zk1zdb^Ux(_yIyn;k^YlL$0Xkd=6?(O>tC?{jgaa&YxSx*FO1KUq#X2MiKC_B;U%>b zz+XU=G5cMmu;oOOQVBWv$F68093{FCMq`jRyLt(Figb?+2tNyHLL6 zDJ1?_>E2@guB`N{myG|CE=S74LmF6Re3ZWmfoh1uoGvBCLkg{gKRi7W@q3T+a2FeH z)$Vpw*`hVWk5@Sy)+|v7+RfwnSD_JjFrDo3fRhUO$3R~TMK+3Y<)BL2&(RC%x@PcN zRxxNM>%z&1O2rDQkjT2i&QfFo1~~bm($4ET0M|!BvSl91K)y{X7|A%z&(u6QgW@Wg zj<|8^$i+e2BqttxC`eF~#YHFy-sgXiD;d1xG{xfcpy$d7r^ z;q?`+DmzPlY++LI=2>#}%2IYGq-*rDpG4(Y@Tu&mUxZ3$&o8@)wIs%gQHd#qhas0G z$xH|Sz(>*t#ng_$)^OqAw`dQVo5Oe!gb6Duuh znyTiSWLHPcfU9Oq$Dv}54i5&Lo>P6EAE|xe4%Ml2)%bc%rZx*HU8Xh_ zkG}mYoKNwaB9;~Gc$F}zC@~4hOXqv9=L)Py97L_QMU-{0iCE%z>b;4v&cgAnOfiu~ zA)b8|xP;Ff7jHg?J-;D=n`8kBrX!D-SoFX|FJ^b_mf;bfo%z=uX_KS{{=Up$*cw-B6LT$c@a zWqDluer&HHCw?CHQylv?n^%SO$c{>%+N9A(*?%F*4o&c7~$hR$}7nv1A-L7I3w232@1bdfDezAErw*MptRF17;% zMHn@jZj8@lK3#tRc${H6LwQXwl5(zJ=8z|AW^%unM4O9x+3M+>PFv1y#3Ch{%xha3 zNH0|Z*8(ajd$X)zy3)^9-njIWK#PO19uU3ue*kSboOv|0sx6mu2;DqkR;OPMZIxzm z>1!YzoZ{qvJTj~r#l7{tOR9?Qb99&NC(6WGwvboo;o8l-xswdmFpPuAuEeGcb8#iNQ6nb=) zS9SeG=^BV1XW7bfa4DLN=ca3?D!ROL(akCX`l1ueCYM8^)wVx0UE$}u2xsm1Kai*M z{s8EyJx!XKZHxF~^xv6KW#p^?k8XS2_mT0#!9pr8?OOU;6lThWXKt@y2YYco{E;7i zP-Q04KpQ`$OLLa=Dwu}9@;IgvkK0Y6Rt3ZIR#mFBlAKx z_{R<(qACw@6KYbRqrSGP^PaQ{3W%D{!db{0P|%nxq<%CMKdN&%uGBYGDnG4g6>_n-~reQHK&KtQc02$xe{TcXVDHXj_8#n z>f)Hp*`(+_rHH4Fd34xVjDvstVCec0liACDF_wJ1G+CXi?3rk`RUPrBRs)^?(X(kgo3C45Alof&(Suk=E8atSn5MQqKOM>pR#>pEb>&mRS_MrR(yQti__ZbCc&C_yY)HR8#B8a`ZEAXQE1Ch4)u& z5={Qg04*}nRL)-QP-Gt$*(mVpGMct}O?9s0n;WTT@5@g+{s(Zna5gr=P4vO)qxp|w z{y&PbTz9!L?(u4vCUH?qR|1fZ&5?~#Iw(2o*{8p_jbcqbjZ2HI`WrP;yz5`YrUqY% zv3W^GcD;Jqr#7JYE~@ z8aC7+y^~(hx5S$xu!vcWj*myp+L>N$R_ISU4@uBWPo&9?q0=iDeXhQ!BQh8}8Rp^p zB4?D`Ku0EHnLv#hR?@okdzoxLj|Ey+v{SB#zVz~3o9N{6{PmX7D2e^o7-4!yZb*P_ z3?fX?^2X_ai9V`6svER6R}(7c__#4GE}ib$kX~Dl?rWSICCT@~25w+-3ngYzj=XNW zk0uad{y0EusEZy=J(Q41;xLtvASZn?h~cJ7z=@Mb223qZkBSgt6Tg)q`=k3R3bXan;GZjMtyLg5r6M{C68jZsl=fj5y$_qdI zSl*N;BYpA&rCu(Jn9;9(TWQ^;<29k3=gWhXWv)flCR_k>qxd-~bGaD@%y0Dx@y1gs zyjvtJN86U)w@(^PIOamdI0s9T^0Q)gl-K*EI8y9iZ7f5wSnt&({fTV8!a%8Rb*wIT zSHw}W`?|BSTX3~U;W6?RcE?$KgfT|oTXLhNEgl|iGITlBe7F1=?hJ2O0gN~>Y=P7J zg{_KAaNfH*w-_WL{_(Z@(e79w>DTw_+apt)=oxR0RG#Q*f{Ge@D9b+pL~h0BE5}3G zaf>}}*$mRft-~VE#foiod33p7SEJTc2=~z)Cwi7St5))JJ@}b1VNH!;L?#?f1b7#z zVLN%sGf`D?(pxJ#d13TsPR6=*%+=!#fnvKKZ{&EItA|4Kl!ZMbRHU^a94?yGVo8ixW*92zMbOJ%p@PEMw|U! zj>rUHak^Gfz?09U4E93ZI(VIjBLy=S4cX$ z8P2e9au7*NY#U4f)ab>C^I(ev75oA0J%r}*JbF40ds;R+$fd=m3g3cP$%R0Zc;5Y( zy2&cEL}3xx+X8;dv}u;h6cWwO?~w@dmd9i7ut;OykK+>ZM#g$VkR#`|FiJFWiNS?p z^q%!&dp<(w)#V`9@Wkb8xx~8Y%ZYAP0qss1mnLxC*QO(g@qsQ;hl#A` zM`oy*3_~^A_ZzA2H*2eC)QLn?V~23Y@z{)?x$AMGys}R`?>5jIPhE6-t?-LR6}OM% z_=%U+GmESU>-e4mvSbR6*i_8Wm_r{}&K$97ALqX+x^`UlN=_Gx(WRwR}pz7Nq<}U&GK=F|_pRKFouYarY8l_h!UEztS?RU4fTLs9$L)f~<|7gsqWu7cT7!60!9LU!$2K}LSu6hGg~* zwiL${gW=A{vXbe)EXG{fIl7U2HItMCubmqNOFADibBBj)RIPBmQ;cOZ4a2H83umwX_wHM* zr>-?;{pAu^<1dC10tUY1_sT-_3Z@A_nS^p=GYLwVJo}#~M?jrA6dIc>I+_yqCj^9L zE0Pq=oD8yZ@+76TT?dzb_tJqF<_;$e^BS2f#d=Oc4T6=mrP@_iElgng3MgvGoyN4L zkW9saNo0>KbYld^fwj`w@bl|KH+N~&;>P7vesN`= z;wDYxxtt8M%I(D*aMIJ zxq2kRpQ7am4cHJGg>6%m2B^P#cNi5XERhL0v#`T|m4~*Iosvq)w>5V_3rl^DmE6)J z$5dBQ92&y0Zi;7;ej70*bbsZ0AM5)sEs&|3sk^lZ@lMmdA$OsTK^xN?1aHue?k4k% zb)lIP&j@kq^X#xYfmg}9a-BMv8_U*!Eq?=}_Qc&Y2LkbL+GxnEDxQ8*1I^iUEea)6 z3gKMIYmhcx$!&MSn+!9GfZb`6o=%1^bzXk}5EzEAHSX8LjWUErmh3&62U^tgD^`x* zvpu=vzjc~giWfUQKJ+lO{cOvNizUG}Hww{LBOl_}vj4I~yCuKl`y9%`XnXVnUulFC z?(=h<;^pZgVz=Y}lfyb<%3brtP0B>F#EJqpnJnz!QB1;*S3c3@p;T@9sxc6s6m{f- z!C+}Cj#}F}CT(sl+$_Bhb9v>By>x38==1B^`qv*ouhT=f?{OA5{bbbuhV(H5vGCb^ z>V9iZk?*Dqag;PdwM+`ICN)5xs_oAAfzM*I%PF-iS$B-rss1kXB}?65+Py&zrixJY zE@Bc$Ztj}|o-SWe44X~sUOUC>co1H4T9bY%x$q^agT1r__y_O+MAtPZj)j{s_Na!Y zw$mNcnf|I0Vzv3~wef{lK7i`JW1K=0i_|DZJjL`|*(ZiF>o6rZjvbEFll!r`i~D&B zvc$q}nAV*3yJ)B3Thqcx7p_$5=fL{v5CC4JCD?wj*LzV$LKOKB6Q=QGGoy)?RMIrx z@J+|+{Z3elvZvWpD)6W(Ia4;Ot9_w>Rn(tIT4=(PiGQ=&dH6g#rwQq$x>v1)xoW}_ zz_4gL=5_O`iW&Gl+H

    WsItlkObKw{lSx?d0QPiSMtLFE7C9e0&hEnmA8=Bq$pN)*44RdR`@D4{j_HK^M;$TWBlul@*daAqKdTbVx^-SMkywtnt znO8u!hSfCZ)UgX!krIvf6O7{be-+|(oizEd8`e~#`}EHBhVkIs3qtLaREKS!$wq~T zUg)_kxLGR z;mzSA0>xNMU1mp}_%A_Bdw;N=yr2z@Y-O>cx`b^ZrPp%ZjJ(K(T}-_P=J)tPq; zQM}tJ@~IB_Df7$hxeBB0?31MPy=L?G!#W2>VM3RVh9iq^YQYS4MhCHvdsMn*8J#lx zkS?70j3u)tka+w2a7csP-uAS*vjSg^7NxlJRuyk=;7`uaXEFY2 zk^jTnx4Uc_UD=@Zpj7R+Xm37W(ic*>sJG!-$VaUudJRjqUK)u7Dc+-0yd}m?x2r@_ zcgq=jDKwaBtB~PNJl9s$;Fupaf5kuA-oaz8iwZPPIl{}R*V?AnM_zeYlTrp&)qDO0 z+WFdyV*iXGt2656fV+YJTI)rUduY|Mb<9UwAZju9x16x z4ty$hjX9px#kpKWFJ`7EyZi1hcIA0}EL?})RuWUM1H<}ig@Ac;QU8AlnmTh?cbqe$OwKC_c_oB&MSEdfV zYkM23h!INj|(HXgq;}~s!$(Axl=N9?}&fQEK(wAEP7*qHAeJ}3*T6MTz250 zl(sS_m1ERekD1GS6-AUNutNLGs-Mi{Ef-Ae|LA}9y_j`x$?*?G6Q|EcmZN;0A$eMu z;N{BYkJ>BZ-m<#~+!^ml{vx^kjf?w*i3I7L;^{Z89#Xi-Z?DRu#LU;ra^=3pHIL<^ zH43M^Gs7vbKlCia)^d$0WZ5g1Y0uIJId#8l9)T-xFHSz|vg30KJfqNe#wl>yjShC(9^zX;@4a7}%N-p1=_VxQkMNY=>vYDZUTXd;qqPp*8<0e4{q3a|hpP~OGpTS}O zZT8vmO@m!^GYc0RW5@px@8Uqu4u!ioDBQ(?a2F2ytBkb23wLpwrKGXqHe{rMyd)4N zK(zjO3I>6M|6RO$QW8o@EB!$k_L_}MM0+QXBHimijOGV%k{4aF8KjxtD=Q|*ERRl; z#Jz2}X0ENjkk(VeVFE+TFNEA5ilZZQ*zQGTYWTko7Gy{~ z`j~;*MWt?ZId8yRI`zunk$a~F21OU|@L#!QFnEFd6V{P^Q_c9#$!Y83&;L#hHVr{R zy5ZUg6oD3EMS)~RBuZ$L2$7(e>$27eVqKTE2K4HWq>sbFD=!K0A&5aCqQDah;Gv9_ zBNTY)ETIeyawGADYhN=9hpi3}5OM}!b7_z>#gpV(ME223C*F}NAUiiZjvfy32f z{A)i~s)L6=z=zNbjun3+7`F+^x;x9AayE8019-~HodS=LfDcp)Ist}VUkfACqU2H-=70HoY0Fhl^K)eGQR8axvqd`>#ro18Lp z))PD_b6ilv%-tDq%-F(An((7Q_>nSLCj-#XirM0yBsvM|3!XG~gkC3%C2&sN%*o!x z(ZtLNP)9&W+04|^SjygA4?-4=Lkl3VXfXOfqv62UunM8z0zw!#3XVl05JE__fuN+F zoxQV@9wiz-;sApd2zziN{s)7n7(9SOID`C%IxBduDgFn~8ZaUvoZ$%tVT*(o3arlH&9&m@u0dJgG@elyhSKpZowfg@#BmW($cuLox3Wpf+ zKZ+}SRhd`$ihuz zD8s{r?gO|$?c!lT=PSo(fFIN@LI$)0!CGk>g1-tA`x^%k#DHx8ob~YLFQ}t?8q6r7 z1i)jw7zEfz8VqArLK6aO)df{RkOO#0tR{q#b=-pzc6;~iCA&G$opf=WXca?Iym&Q{LrgO1K z*rsHkbTo7QtwIDI5JKcNrUHjSgs$VkdJS5o6aNe014#|aqbyl7UH781{j=>7|~BjBh_ zNmyY!UV+w;u*To7*!ilqfv3WNQ&=%`INn1LX&Xcq&^AdR0o1BpZDP0U(f%Wy|D&DZ zW8zhH+bBAMHm=aUPLBAPdL0wixaQ3q7IKBqRdxHP#6oHanHSJf{CCxqeyb{w?{8BC z&IW*kp};TR2}-T#$ckCC;eTe8~TOJ4E(`6 zV+c2JjCUE3!-Smls@bi&6;S@iITG%Nlm!FP19Tc{Z&ly_6HO>2k^5Ysi6B^lj;@m> zB;9p1VSXz#L1R|jCtf9p6dJO*Rp$?mAzJaaxFS0|4*-1|Iu=j{bq;tLLWTgzdzBv$ zZy+AwY2RFK2po>cXxA$5Iw5X|+rcy#F~Pt43&MzG)q?T8_T~gbijB8ofHWEq09huA{K#KJMi^~A#Q_PFX~H}r>iBGw6% zs4sxv1Lkh%6ChkS5g^{EAYrV~2nlU9D!|hLtQ0a-s2&>X^FTZ6jCWO_Q2U?`Bv>qJ zl~(+i?~g&^h`jNNy{;G}aqta?uL)>3bwtFp0)!!)Q4lVWd?31@FOd@dwQSboi$W-$h6L%-U+CFpy$N1FH<2~o;ez&m z>n_9>&^BJ4P&s;YxuIYfB0dmwbcGLirmW+`-^DAda)W3E^7-A7{0+^ZI#H}ekT(?3 zuGj6&=|G~1=~&wl5~Q-04t&WvdH#j1t0hJ(m zK=Oe`1CZ`Q_u=gd>J(S%LiM2X-{%mlzpyzt4$R@Ljki~3S65`WAp*jC)O9rf?l8c{ zJAWb|`~(R!#k@A&2KfE%FrW?^(m{wONUjk6;P*G)P<;9y_=2ww@ddJ9JbmC7Y6oxE zzvW9XNN9Kgf@};9yPj73uuUDzrb0nB!LhEB?}k9rmpWJh z)q^9k0$@QCJhB6_{a|PTki!big&7d$$u{TOTBvJ+OFU=(JE%f902BlJ0~CY!1N5&Z z=hlK<6U+TmuxKGD-XhS7M`49lJjYi@>A<<-9o-t3_=UuO!C*KN&(tyl{bQt*GPzhG+pH>r3GHif!6ZLk*VnqK7}kV>q8yW3VaI)j{G~sQ(Agghc;QCM1NwDo{e# zPc&Lv3-tfunLxt&Z^OZ3uqo8l@zh$V|I#xN7!3d8neZ5F4s~Uuvli;V^GqvI1n!S( zLP8jt8#Wf-DeF;H@5fBEeP}g?+1SS30<1k+fFvkFRurWmv?-vZiL<4>9bvVS74PosTx@Ju@qb_-3{-V- zwz0IsXHMaXr3BN+b{5=bcKn*Bc-AfV;xoclfJ(YJpR;#dS?9%q84to2jQFG-&5WIY zUxF6w@B>9?F#UVb1*(BOFjE&3v(+Y`ck2X zl;H;u(Bv~7Bp^}-q`7g+2qRz!u&@Znfd61Y=O|2w3kKujS;IbeM>BIukO+r_QG&6@ z%0H07g$8+h=B)TKBvJ?qt@=U#SnUX9&@q%R2mSj~21i44F~nuiKxlm#8VTiKtSv(# zaWE*uZ*3VEjw8Xg%tU2?Bg8P^C@eIMuw!@nz;I(3lnS@L9ug-+)El^^m}piDeG#ZG#TMF(9Frh|l1uN;H-T7m$RB1kZ@Ag8}ZvKxq?1a1kIg zcwHH|7X?ilt*wU;LSdmaS>iJAEE`c7&|M-O0<@usbqyf|(nUAG#UY^)^LiLKB;MkfI^XVxPT=MV%tK34iTD`UtdoMddio$3{C9o zAooJ-?~!13h1hpOWze3j>tG;2HDVn?fB`iz|A1LSiR|m|#bP$Xz+yJghQJDKz!@O~ z-yk>0sEKg_!i2Is*TIDZOss226pq+8fd^BOP}cPNdx2vk<|)vi4f+Sli2VWRkg*%| z4=DtLlD^l&5JC|5Wx!j3%yFW6C~zw=Pr+b|*xv*H0y+lbd*O(Ub_q;|7#9?L6BwWa z-e8xYn=~X=COHJvwyC z($frz9R=0x?Lm4T;n@vJK?OT=dvFHi1w8|yAj7K1Dk>|5Mqp%c$Kk*xWf3qT97aeM zb{r-vgGL~a%Ss}}DgV9-G*v5OZz6rp%*5Ks#g>6BWTaszn2;n| lND3t+jT6G+q!3Wd?&NIj=!_3@0r${w93>~Gtm<*f{|8IB2ND1P literal 0 HcmV?d00001 diff --git a/docs/HowTo_enable_the_power_saving_functionality.pdf b/docs/HowTo_enable_the_power_saving_functionality.pdf new file mode 100644 index 0000000000000000000000000000000000000000..929322cf51809c7fcfaf4ef9f4fb14492fd6f67e GIT binary patch literal 59426 zcmeFYQ_OJP)8_fywr$(CZQHhO+qP{#w{6?DZTI`{eA8bi(=&5C$$PMqO6|3d_O5kR z{c9d610w^!Rp$mXO@sbkZiaX3pmLO#fsQ=|nB8olP9+ zM6C^+O@vL1?2Ju#c_E#g9Zd{uAl&}`CRw%nQVT1-}sN%E61z|~B z*Fv!o8##_{#Yz^Mv=rs)uGwKj@2f>sD&2f28^q9meBYe(U-B}Si14C=#hALh-QV7) z?>>Q=cGnMwQnEqOb$Qoo?CSWwibLi6VC?erj_lu!+)vLjetbQB|Ikt|lP?uv=lbF7 z?C9^Ay8pcWjOp|CB{-0pe&!iN{vJLG?BRKyh_NyblD-`M&AB?@u;y);ghqVTamX`Z z)3;p(r~iHUIvjj{FCZObKeNyTcLe6;`&BK8FTcw?_(ljuf)h9QV|9DrwD^wvRA>P{ z5apItd65QnNzd-b7U+~~1tnrU_6-6yk|7ujU^B}Y@jz<2Szak1!WjkI>qpqq(8bA6 zf?gJM-SA1QeGDiP^~GZl0HbAnbobRsI6g_A(?Ov!%pCqZb^ zU9s?#%dXxrUhqd~s);Fqc*EkdMLi5FcN z++V*4Kc6kCm{0a*mFc7RZ}&0Aj5SSVWG0ptXOO1W*+LJ4qn!e>^9Bd!w3Wy`fp}Xe zd0;1gMTDTXoVc%SLk;Tv71AHHS^NHJVtsKuMX|CufznrD{%BXMKmx#8on0y>P#R#1 zfRcO#D1lUDie1~CaN2mgjHSqG*%=uKBa$VJ#&VNd{0ceL?uis+rdHDeGKH3gSjWN% znd4vzibBV1kA3kSCCII#Sv#{opW`~$GmK!M`8(9rid&Q+Hrf!M07c*K@ATf@P0<#e zN=Fw})lAZBYuXwFBuyK88-f|s=T8vUT1AT?-z&UZw#q4k47EY6jI|4{#s{41AG`aJ z*9Daei_qO8gcvvtu^~${?5`%)84E3?rABg(28wRRT7-Bxl?!RgoHHRYmq+>5?mWXR zu^=$3-o_Eg$`xLnkb@>)C&b5*mrJb{(@YmHO^rLA_RvP-p$+46%$Z}lbg9am&MejO^cRMZw*r0^ti=U4CVY%K<4iE=G2m901 zaox{K*F*jucT$c|lVGzt14sBg;g5Eo5fq6tILhSDpb{tP3wH?6*az1Jhf&Hq;)oR! zwjCZQpjtwa48X)o0`z+x6VYC}YNSOVN8Q99UR30b?)Y{n9`@?0ZB*7Ps#d<|LTVY^ z-Kwo+B70F?Wsa(b)X1w>wNh1AXjwH497tDG?)y~_JV+wB>x9T;_qc@ANGK|+?{s@X z8UcQ{Y3O6nQ5ecckb-Dh$ruD(s1Dz5N22yUS?M!kbd!r8v*cs{1am~F%fRq^>U-Vi zaZaPsGAKKV(6hU&ssb6bm;kn1R8$&x#BkS1Epy z2pO8pxmxb?it0VHC*-yWfQhfAt0w>F2yj{GTAcC7`QkN3%Q@fQntn#?Ahln?_KPzTx}ZM0 z<>x|JFoUH<0)^5G{#f6XWf(8*i>FYeZ5Up%#eY|i9O4=c7{wuV<2_kymYqtb_4qCV z8col7-yE_O%!AzBP%Jn(GmfC=je6Pe2Hd~)BBd}j{AJ48zv(j;O^{BAiOrVY!RIVc zF{^g&r>bL=*&Rm1Y7c>CU0O1%%k+e~3~{!HD$KGuC`R1EnkN&VM^mcoHk@!7g}0<2 z6%tCh1!pjxNnt(@q@F3w!KW$`2dN6K2wV(ABa@+4y=};2inAxb+>!EZmGNg8?qN+( zU=~cgXlY{P3`wWtV(9#zgs7dP4J4hQpq;xGJ_j=`6FwsY3oQ#i3q2D) zD?I}(E4~gSotUGYi~T=>uSBQpXkhDPZ{TQRYve&Eq(mod;%Z@Jq9`UvCx!3q=<*-U z|6gqZD-$#1|Di2_{NMWm6-|!Rqc+&5M`RPfBHW0O$&eqcqR*cjcmx58(Q{Ho!f=*9 zg3D%~+kAgVZa>~X&lhJrf4<(&7yZ0y{BV@Bf1@Pj-?@6rE7%TCXZP!UM@xJ^EPMCd zcgQRAlrE^V>%Xq(AjztMQ%++BK|Z4xxi{TWx$U^x(A%wZS7&Dxzd4}Sub|-CG79dVy0i)iO!;0;51XkPw%g#EnxSbcUOE~o$ZuZm z74F%B!G&e&-tbsaUYn$+RnB=-sF+!x8FzdY&QL=#hMZ#@h4(dyau60o9mPN{73ycJ zyOT~g?q>w@ep&?yiHy5kCn2pQQXgJjM7eUua%c`_iiq5w5mX}ff4ZDe$99jeSG}~9 z>{*)eWm#5Wet{iYWbl@9c4pJ1uS;Np{9sQRj3s*iDsvwp!m5aaj-KTwsc) zoRpk#2j<3so1knto!H-FBM}R;VKc&)6ur&qiHT?%kYI=ugUiJl8_kXMu10x}b;p{B z=hqHxB-rV_>5RHX%@+70M&GPdm$3Okfq8L!Xg+`>r(yF`~y(r{q-u(UtPXf&BfjCLV3zs4uU(i zNy!m_t`7hyJUL=vN{*hDnMp9i235T->Z*wKSPD+m3E?rnhmt*V+PQC#rN6B$m%kfkd56ru4%PYKK4DFylWoBoqabI|MSB_-h(i5@4v) z;H*ANA$1a@TPDxfpeNF~L)cm}2F7ycR+t1cVyQ@q+#{%U#t1J3x(;TzTTHT%kp-cm z_&qW-DxW)R;V#HCW&w|-u8TUNq?P{`U(exyNrm`JXR=EmldP3UR zG>B#C$>wO?wqc3?$#0C~rB!qO7+Q@Pgs>eiVKl~Sz|E*(mP8 z9IlFk<1nI>0a{)`EhWD?Au?ZC{z?%oh(-YE8~LfbsXlr*>)zg4(WK91TvObkkWlMG z@Gi8JmOE{XurwKJ%esk_03b!U%lc8Fe^l5Ct^=o#$E~gq3_br$-Cx9`e0+?Wna_0h zjAt1sRueJemiF-k(`EmRR6Y~}k?g*uHCk5G>S`Akjl>p3`wrt4K{NeTAyeYAO`ZJ% z@_-UaqhVFlL-D$F?>$O%fP`kFmvTzROZJgIPPFngh90T$v`hR#!cstH55d(*Zxo zzkg*6r-VEok9YW-6TGQ_rVMH0Jt-J;PsT~=F(#^33pdCq0mP<6uq>QGN znEzsdS7>)778F4ZrI6xOJtyXLR2l?E&8(+Y%U0%KcPEl1bh%k)qn>Eg1!p(g^Ox{Y z1R@`_3$upt>b5LC>K*c${a8XgWao3`vO@!7hiZ!4vR|-X&8&AG*OL2vynXaqiFTMv zOX2aEp<|c~ld~Fa>YX$0y@_PKhvR{w5(vcux9Ic1x*Xw&@&;|bKKEj41Pe-biF}v1 z5|AeZ+f9XAw5cj7jmRZ~2hUwP_s%!sGmCY^12>jZqIObSi-bV_Wta^kW<9G|Hjj~sZmXro9&cfLMFHz)_hr$~hpH&ZMSu6Zk?TRH6`o_9)1N7I zZyHI&au=!ZKeiD)H_W9}us1%vhC{h#I0!-2(4v{7q&s?3qddLE9j|y{U-4@Jvsw&i zK)F}5+!a?-ͥqZ)KF#PAH=5rWw+lFB@`Psu*BxwNxHK|+swLZGA9_D$Zn*|~m} zo{F0W2^yad=*N@pr6S>5wO&}flgY}Dr!N`(7~~%ZFz<)c zrM~kH2h*F!D_%d&0b~aq+|8iXBV<^ARkD3m43tf#!hoD!7blsRN-OmmSE`&KoVBDF zURrKvPxIi&yaTcpcj2nc;qC0DIBsq4fIY)_7aDFxmD!R_;_MCmf!+mKW*N>Q)ns_Y zaXLQhPvL|@Mr3%Qy8%l<4V1X_IkFByw^+vLDLV$1?4n~>Uaffq(p1=oSm@b$%YV98 zknGvnGBo9C3Cb#Ycz<~w;K^K!h%E7Fn(YM3Xdo3XswqMiPnkz)pGKa6SG1PWe0e!y z(Lut7-$MSr)oV0}!USCKkRZX=ggr?P)o~hZ*%wx^4eOB4Wuc%Adg@Nzz2dFi)=p0F z=*m6C(`6)lsUDVZk;tXxJ&p%gX2XuR&n7=c2bN~%g;O50ypkL&Eddw-B7JE`)cWhX ze-5CR%62zWDEbaxaoD~_M#3wF$7Wbj8;q*yD(3>9^sQ%*1-vV{`hvN5)57>vyEw}i z#EryaX-NAv7|D*v2j@e0yO&>}Jd@sqe^TbcMjGkhLO#ui!G7t!MD)ut90ehRU_pQ2 zbC!S=`VRP)H(BcLZJHY(758cXy#mJtbi!Ly6{V86+n%}ST&*1p@mPr~`) z=~)V(y$_+G!_E+z(@2@}Sld{Kiv`YVLiBR^quxZhp$NSzUOiTQ#WNpf7eU6z&^cc7 zag+j~g#yk{vT3RR!&0oJZ<(4&M%E)k?I&s!e+Mu2Z!$?eHQUsYaNQc(~5F&7x4;fzB46IU%V&RxNcxLW7XLgo0BgBP3Emg zh)KHp10?a*{iR!cI-3na6%B%qx`VkCK>4R#D+rliqt%zrPVk^Z@S||6oGeo~7QvvF zsjTi=1y&Opu2x76pS-PBYAl^eCZ30$E(R8J`Y$Eao9~A8O>VR-Xa?Jq8YzthE}6+1 z?sYZwpy*#A174w1$H|kHU*^%$#8_!qpbYO6-f{=wd^i)Mbtsdv;_Qcw&amR3v< z6VVn58DV{T6M9LrV{%S}(e&$ByK^YBj%!zf@HzLCG6nv_>y)PQRKA)5YN2i`v@^PjJ2r{PHZ2be@@T2*r$6$2&+61 z$&&Dql|>dh(HU5WaL&v*!#2toh!BEcf%zaJQU z6*2tZO^yuzPcFy*vO6%~Gq5wTF#hk}hHWnoZ)K4O_f@WwiLR-H_A#ibENR482#GOx ze1BtL#Grl>>;P!+@pvr)3?`uPatOdk0brdW5e4-$75)$a1$pHIpFdDLmyMFnE^u_} zXgVkl4^^vnq`>yux2K<<-_KdbrX5w4RaO6aK1k+QL|lf%Hz1?{S)hdWxw3?+APB_3 z0j#DE%7;?B(?YIk1=E+G_d`QouX{hB3ABj_Hhf^9Qdg`{^R&gn8DioIkgzTVTV{2C z%CrSVm5JgIV!+iYb_<73?CSI8+vq*N#XnPv*8EUE{j}#4kvJJ#2k-?&ZTo!P4bDF7 zfw)2ljFH29Dma?!ZwL%FUe{*vi7j;7ND#NhL!aOo4N3yxT314D)1QU_uIz|{bNuQ1 z@QzJ}N=46^s7I}uIlBqQ$%(V3P^}`TZ|plhN+K=3!P-dVI@pMqtoHKzg}m2=oE#rR zk3YlEqVa!!yWWVt5FC+uv)9HIKRo)Quw<-_AqaT%D7qi>9;$y^70;IHe2zF8v#h)S zv}A5Y=f&y#;S$y*j9XawHom5-_sP79Ze@*^Ir{r6?gpa~;Qe?1>r`(UTu0J3hzSor zF2ATa2+ypWHI_$U=gmX)4x&rohIBLG!L|{P?{+k&A^JUaYg(FUdJ62y(GjX0XSEF^ z6Z{6coODwkHX}^_nIAvG%9HU9bN^$2t;q?^vyW41Tk{stoX%k`)!fjQxFF0s@J z$g_uJu)P;iz&8!saGU&-_JJ6uk()tPYeILBdzgN^cVtGV7+{y+4gOerQuhaH>!NbpL`{~myRg{(AoxBF zEOJDL)phD@K!HdM8G3SZ8Y7d(Twm2Rlx_Rab)DK&sWIMo?y?y(*9ZfDT@ku6%E-FZ zm;%Bhs=HvJU|q4H%Hd${%Fs^2MH*6q;p?EWtE2?^2xhq0k|H%kuYh;&Lj4cLC0!wO zd2)cRB)yc;xVi~s9Woc^JQa@rx)N1Gw`(CA`EXC^b(MM6WFZa!7cN|Ez9PkfERZQ`0m}V-0mGql>Ib^f+|_rVx1lE@7Qn@>#>vLh>&evp`F} zqx>LlTwy2+7@#q)tKqd0)pC#UNtBla{wi8D!!l$kQ$T|ndHM@*shfKXnvE7~cO%h= ziEQOFYSGAQu;KONd}pl!^dZY=VlNuc4s4YO;>1KZ&8c| zgVLO%+vU1Ck!<`)!xYHwG0}acE1KHaUs_vd0w4$!oeL!#15p!ddIYQh`7Og?uLnm5 z;c`rv73Ks?rqoNAQR|)i?iH0GO503biLjxtVQVDA;to(6e?<|FVt@E zfw&LM%xQehNV#Yt=SW2=T_%fM$R|7OLV<~L zkqE;fKt42t!FYfz!Fv6?6H3^CN3!(v4{3XQ{ zIU&m|*5(yF@6Z1bTq92^{JCDm{v&A60SqlZ4Imnlu^iEOCJZouAF9L<0L&6bp95)C zM*p!Pgq#8b?ahxi2NoUO7w*Lma4j;%lS(?1e>k>9u;4kQ!Q3lDV5&Ya|i z4Oz%A0=?65-#~op4x(G!7p2@L8elaq(htDig=3?K3p5OLqU>oeC0St?j&o9nA_c-w z?wrnt7dc>1J9BEZGlodx00t~N*o3KCcc=j?AR^`zr&%qpZho)zHTa;&jVc#8Y{W6K zoYU>c=#{MZqlBerzcT(UBmw)!i4TxXQP&MvkeW1)yM73Bk01^#0*nbRIBZ~%8<(a& zC5#?!nLGIrJ|8^TjZ~g;F5Cb1#Na#RY0TF4%SGpF8PjjNNM2F7SiCkorco=Gs~9|r z@nw|Sg8G;AWc(5^MiA26-{2}c$B7fV^dTRh3K~WWS9(6Z@5c3nvy8ne+h)dPhDNq# zTqAgTdq!v`X+}x*I-Sy*fijkb;M^ASG$$aVrDUeB?@DnzE}&Qc4cxD1G51(z^$DyOC-dd|gspW;lhwPt z)qRWW>c=T*?VHMW%|7bhRcCy;07dz>i#v)ZETadA7wW0_Od7RHpw3K2b>?`fBwaBZ zwL9YOSb%WnI#5d+-bJ7WseMFmP7;?k|+Cb3ZSdwUdC}M~2TC zPI8X`&Yf=_0G6Kvzn*7!yM7fEYny%v)BtU{Ydv!Clm}@&=)8SM1P@CD;hriDu^lM(#++dg9@6*w#V${ zV@K_5)rH~3FJmC`dwA8DTsM%;u*56=i#=8;9JT%1W7MB73Lx~;F=Resrm)(n*@<=D zT|&9ruV}g4sZ{UpE^Quy4%OTg=d6=m-r9UGvxmO85Vdq3Gd&;gQRgSD(5b8U$jjO9 zNc8ZaWY9*MOyWWU*)-aA?sBH4zYqAAYnk%Fm5wT6WIFV(fD}GHfxzh)cAQ2GUJo@_ z_QO%vtjMmwtG{J-JwK?tzxz?Asyugl8!WHf&7m0hex!Z?xb^fN4;1f7wS%KSUq4`@ z%j%7lr&KRePv^>tDCkDZ=ZX1xioMM96I^piII#V-WTl4|a~Yrw%fM+E~Cqg zTSxAUX{u+*S^;GVl?4&!{jb z1<;cGX%7|-%PvF4e&z4u{E>pJb@XTC>JPLI=N6PonsrdrU&-YXtjjdkrT6Zmr^7ms zug4S3FDDvRvjV=n8)_FZkFKjeWBu;70_+K2Nd?}v7(1S{f?3axwy%|)?+xh5GCJ%_Ged7b? z%>f}Up2;ol^s{r<#@YU`(Jf?L&$IYL0Ch%Y~q|L zXy{A1#3UKn7>T6)mW?C`2}2jo2-|06ld8H|e|yk2rhGD>4#s>Yprv)sR(1+%=L)Bs zIFXDA)q>9L{U^BSTYU0A9j8!dKW0!5etv`VXnQjzn-3VKc_$32o8M)ZcAHD{4!0L2 zotS1pFxpe$>yK#zP-aT5(ez?r{BLx0yvWd9c}YwdMejb4dhCQ8d&CY=l%I?_QVttlaAT?&QKzNMc&E~Jb-41 zOQuM67)DX$V>dYIy!RRrXP*kOs%)!@U6G4J}^$y=3=Q5;X9&^SkMyADX z*k}bx!8L@{XazdK_2A2d$x-oS10rE)&lqa9%U$jFs(DV)qPiC(L^;u74g^(tjcZ^h z`Fs}5`ki)zg)QH>(BqqOc|4zRZ)X^bADgPy3w^zL9!|RFbGU#&_$blz`JW(aqeXC6 zJHoGdou|w}2pMbQ4){X#>xt5&Jfj>}<6W?DF~mu@(bc^9Objaz_=kOWENUrC&*YJ3 za@f$8yrpAl75AlR9no~{M9>ud_G-{L;`>EM5nV^p&U>njS^HE^9bH>@wM$!xNxOq~WYE zBSxw#O1EW!&7Z49jp*|SU|?ItK~x$=MbcJL-knfFUMe5D2oJO7FGjb^OEQC#ms{27 z*mz8CJ+J7>WZihY39rwOR!Uv2r9bfE*l6i(eL=V40a5MwTNMyv!oU4I-U{)w?LR!J2P^VjpSJdazSC#lM)xhQ>b2Ge zq~!EW(RjQ%R~r{+^SZa&C94Oq-;mWri4%qX0$cLPcJE9#1W}`|OrIQ=W@LkEHPSS3 zn=_GpP6Um^7Sh0NaLn1q4QnJ?LBEHlGUE;-)|B zIpboN!5sHxV#N_W9$XHI7$$xA=B0ZCY*L*_&SJ77I>C-B?p<3k{@x)FeV0QpVXa0O zt~m4=UwL@-C9RmW;M4zfOX+gGjm(e5VvCOQRC*LT4?o3bq19EXYf#Q=F6L^oqKsTw zS_9&Qo2yGHnfHNShv%H?CWtlE)p9GpdajPrt>8+prEA2n$`b7OYa}HGdhMFBSwNf4 z6oX>*_R1-qs#zb_D=n6{L~J{jnU=*qhFmf+GL3|yH63bl!5Y_Auzl^^4fNa)Im6O? z%*Um}VeDP>!SOSD0!`9m0%aL5F_FTo-Lefx5-DRDgd&h)3NQvvgJ&ajMBmjS=&}x| z5?Qy!i;|ej&r{aY9RP<^d7sL+xf6K9grq6BCnAUv9^8e57yf48cQdCU(jSYCu>`Jz z524dxR?^mh`I4Hwze~OxD39nlEAZ?oJf;$g-!r+~j!SX&B8Yl``TBt?CHLj4q0*S@ zMvs1iZ){3EjQ!IRE$sDc*6^$+4>po|QKs=#_gY!j_X-UZyWB11t6C9=jO$C_9nq;qRever1UNZ zrghp^-!tCm!Lm$MwTht*-snXMoi8+gqffntbUT+6GC157=5!KuK_hKa2UprDLqo_z zev)%)oxgG4nbp}u$c$ClOvsBB*#v07D+o|CQq|rPx$WqzhzhGh6?d@7ksz!f#gEW_ zvw_?JR)4+h$MtI(DVJvE`MR}LWk%2UHvkWh9#4!}24)Dsz%;%kL3W>s&=G^*9vpYfi% z=B=87w3gDG@m|x$5v4Y^Rg%KL_vtU8uj3~zb%u5JY7oF?(yYaFQ2#+f8{JWp&cm0` z)KXo*Wis4Yl|BgY8l2v5jW8f?Q>^VO{pkx!G@jO1&n~A~U@L5GE_gGoM<_u&=X#30P%nxgz1yR(p>W^?(O4s{wp9pwn95K1Oa7 z^nerJ*ys^mXJ;7?4UXTzIa{PAUbXMh{RUt?kdx*M-{p?WZfy5(YnS``!!S&ePyI#7 zYXNVQjl^c-K}Jy{c81zayTL>f-LGdHnKqhjdzWGK?9oe1?tG-Dg0&OchNzq<@CT5l z=%~565MsW`pE*Wi+YDk7v@(_Rlvcy>U3b=0HOU9y5k4aH z;rGQ5df@kk5O$FF{lQzKvW9R7y}H3=2%}N!kj{>y@>}95OR_B z6%bgX{I%_n_cak}Q46Gl8wlTo#gPakf}IGxDF*UH*r^AaAUqpYgIN(!Bjrg3R0xkE zMF_;91pH*+*4uN>-*XBf?zhg)Cw$)LTwZ$h zCR?;xH18mQ>;S6gvY4-TO(1R7wLd;Av*qD8pXgLL2~#<Pwl@=$BXu?rG&AK6e?<)u>1ODXJBKojb7ZYp zAWx}FEfquC_8hO7^gT6mo}!)RjV%hfb6VYf$zrKutI?e(cI(Bcc4);Az1r(Z4N6mE zok{IYx2L;Y~jb zqTq%1v0nizJKNI@gyEGZyHfz10W*=qng@4 zYLVD~pOp5z)hstvM_n#OTPE)=iDU~f8=ta2S|K|inLLYuO0AJH60>Qy-Q@8y3q`Bb zcjdA7vA%r2AYt_SX@RPG#l4wPq3`tD>{fj?@IYP7>xA@S7rHk7IKVV zXJ=-UHiD-04BrCv>d6M(Bo|Ax-rsYhur$Hzp;Ssa#N-q<340<+Sl#FCQWlkf5CubuoG({sPX@biXuGha>!iO5uX%7Sk@~ zq#vWft;)Z^fGnnNtBT6|(r$M26C#Sb)~Xf-+EnrV}t{y`-t` zY{2Tn8~LOgvgZ&e+F|{4Ya7Y)a1?(L`B&!i#Uen*S7!Q#k9@wc#l-z8_eSfD=wUi- z+c5l+5AAvOa6PN~iUE5DQB|Ri)5cr!IT1a@J=`Nl&sTLT+7s&8d)UvP!-G+R#3Mkt zb4J)%SX!!46(os$Mg`?aaibz=Cg+oB*2^0DRAyEmate47plU_B>m1lh#E*BMZ;hb$ zt3T|43QmYh`yC+K=ZNHeba8irkAGp+%->A+Q+%hD4OGnsdU3B*?AVMKl*V|{FS$4A zm!=m$s6vKA@Xex)mWCmTBLD$#WeK`!-z8mFe`G?FMzoaDoOuCkWhEVDqQ-s$GDlV2 zF2s`RNP}P%5(10dP5x(Kr&+@TSf7TvnGz!+?3o-Q0k;{GhP4UQ@zQtG=TWGRQ3Q{X zsN?kP6J~QXJy%*PXxg#nfjr~WY~xAm$ly-(zFK(dfFxN7|2RO~kRDt!_7G$zIXk!| zJXZh2Hc%F6NV}Dg-VJ-RtE2rY8dhILy#A&w6{Osi*+_p zkK-rzYvfiRAo>^BvDV#jEo@8ff$KrevGohm_~)YH^tG>8PM>lM+spf^QETaK*WYR_ z(h8mb1Z>2d1yI7Fo!NDuog@qgX9IwCWglK+UK<5jNnJ>VUJh%H@v=onQ?$yY-4&ve zB%WBLPPm=A`zCSnjQ3LfJcVn&l}HrT9g-W>MFR#tw5rEHnnEtd=QMz+5qiarOIC+s z)_`*0q5qUGk;{#~uAjQ?r(cJt)-IKAsOgsL{VrP3qbhsDQwe&)o`)xIOh!BGi)4hv zi+}bGIB1?pKt7f)pRhh1rn4Q#agnAq-aTiAO;OJ=UL!!89#iRwf_jqVG6MgMW96KY zk>c#dTq<`|M$$*mN0h34N#!(;4k6-q01M5k;6nKxP*@d)DEP`v*VV}-jGqajBm?l2;1HY z29y3Vmivr2-_Mw&;`s7R04>B%dMjP6QZSBBM1 zGfsS3Z3~{hUPzE51Ge(_R7C$56gOR>zNkKx#KJiYwyj^Tfrf6C+yTg;BmgQDy+S&{ z5+wCVE;Il(pgo{BU7s0X7hT^ZAU8=LYsihNK~didWIh76V5&Uf6!IG=%(p6i9po*P zABuBUFdPVIgej$U0i6`ccXwY;HT@W(=pMhVara&Q9dgLyKtS$HU-;xm8Y*Nwtv(A$ zI><@%pNXVm+JJ2`{?2;cHOhJgfJ%^b0)Bq~eZakS$*@u_of0h&{bYw@L3R0Z7ENvX zG82rP5n*($7AO`7@>h}`-U=rbtExH|-QA(XL~JetX=XD*+w=Y^HNnaU_6Z_C;yibR z)JeB)&~bflp&lsP5VPY5Y1Sm_*??WQymMc!{ZE%CT;dR8ux!#Df3eKzT8UanOZA=L z8QYYrySy2KCxeK3)50x@=Ll?W&R2?4m?IEg;83IHYTYmlsxoV)dfG*y4BU}30wFlFXM1%x zuxI;T+?BHe88~SapPuwGuq0ee*^7O2pSw0$ILd)!cl?OE?I#VB^g_U=j3bIjL47C? zRFYhSSm7aukE_O$yN7D1>Xs=u7L~$5)TEE#KiHOkZ+e z{q%|0;tG?} zO^D@6es7;;JaDv8)gPz(hreAco|_|a$9Ws7+rCPhl(#1>t-D}Be%-jXe&=$xy$ko% zF-Wg8-`AIPe2va|Nlx6;;AORXjmx19nHp7EEI^%mJR;I77-i= za9ZG|ZD?mJdi1e!+!hK@a9WJ!_p3&BcfTJ6G}lV1bTL~**!AC^!>_z_n|G?l&woyg zHw(#bI_^i7nToF2bj;T8Kd|KFyv_=89&czA@;a$H$b>wxU)3^3d`H`se?dHX?hbt- zezE$Y%~M}gbv-D{FTc$YvCDACej}yNpxXCT@(GT}mBe!g-Tb^44gI6yGv0KEdsh}= z>Jnf};&xk!WG!X|IobZ28F;k>{&TUGO}1q3t}{MQ;_sms?JHWNPG{;F0w35YHvgC8 zv@EA7$qSsJR>5X%GlDBwPpcKA1h@hAFXn+RQOug%9wATO+>i9pGeFK@#Z!VGY-~p8 zE&j}Ws2$PY$$6oyz$s}{TvI&L-u;R8&o(D-o?a!Rxh2aP3#Vo?XDXN7 zOR;mk6~DaX6lUHEhI61z$3@n~-D$PV*Ua5!@zjjeteTRQ zWr{(io4*c!_y2lsx^8y9I9IMG7^9Ccx|F3e#OlPv*g&g}A#?r7^m^v2T1DlTUJH67 zr>Tf*)u={B8`;EO*g~~?Z0ltk*~GNAi)w8-0&Qg5SwX-u9^Ldzgbr}u{3CN$<<1pR z%<$>;yGR%2LAHY`4v_T*$6u|wjzA7!pB|K`W9`ueWBi9|bQ4F##gf|M>_N}FK2CO4%w!opjNdKMnp(aM#|m7N=e8_8B>`_ePR|Xl}u-TVWB=> zHgj$P)7An;Bug{XiFhzL>inU^VyuW6c{-JpW%WqfHdC(*@t@0d(+L(XFj1(%nsjkX zODwA^Es{bdQQ))}Gu2ixU0vBk$*!iFHu7^>ryl?=#T|1Ypl#8 zg)cP`)|RMMj-+Q3CWPiYPRfxjYg0_0V6zqVc9oUH0$5yX=HU@rg|QT7tWaB6MJ%%{ zlh+A3x({CGho8*14>->&<(W0nEG%&GBKNe(*NTu@GyqH*OUc~5S-amt_0;w#;Q>kRBiEeA7Aw7(RSz%FAWi{d<*i!H= z1C?1gR>ZJ`St(#rFp_CWsEkn#M1gIItJziFLZTfeIMZSH;30@CrD9xc(tpqaUSeBY zRTV=XT0Trd+b6(&ADEhIl~S_Q+Fa<~GCxw_b5vtz5qmI)N};S3WhE-ovP7*}o(|4} zEd!2LX<;Lv?Jhtbsf{Y?h*>m$ceb@fB9(d+eDFUwdk5&sx-|{AQnBr%V%xTD+uE^h z?AT7KV%xS|u~`*WoQiQ%fA{Irr~B{QeQ(B?W9^BBk@d|z_L$Fn-%q_vsNjI`aKoTq zEG_JGuh>$pl~$J#n{K;O(-xVnsy^a4iCjjdzw|2#ntUXxsSI=pUMdSMKX`c^6<*AN zXeP!%V4JXMA)c_MjqnH*{41+FB185v5q$O@uSMOb4zqn5Nbl^TgK88cK~@Di@Qf9R6p2^*`Iu$Em@BJq6fSmkKqAHvj+O;9#{H+yNUL_~V{O}b!Au8kTpZPcAK@y6Um)FmY7 zbfU+AsbuTnnMqD?i^`EJwuMOOah!3TD~J?l*k;`Qr%njhO=+^yqJ0#bsGZ3)>-WP~ zW9}3?rkopU7>y_7NZhzrNguuPY5I~Iy20H1C^AYQvptDzcqzZlvE@)l=03?`L61}q zXB-*t&^~Wc7&i-;bQeAUP5#1qn~05!#LPcDs}*?0H3N59Mgk18B_2Xe#!KckX(+Nezt5 zvTs_k<;_oCg~mW|)h$Vattr(tZ5W&5#Y*8OLjI)oJ#f~~dh0eRUMFVdch*!bdGA6! zzg0Qr9xCZn^R-`;&MLiBVPo|~tBTKw7sCtEEa^pmucHuP7CTbnq?r+IqQ@*;^qaE& zjBlgNxlR)4s=3fF170L&w@$XbpE^eB8kP5TcjPx|q=r)NA3WsRpKsbkJ^fk>AuBdH z$dD}%A4+h-n&$YGuU5LX67ou!LLuy$A+kIh@Ib{mV4BHL;W{fg z8SDSkwJrQ8FX9tgA`BMh`Mm@CjZ zo3$Odk{npY+2F^tJ{tU^ueM`^_X09utqN%m8)_wM@=V1lD)MSM+V0l(RQ$&`GZ3xs z*H*ywTPiSqI>%OlV`@i&Q|?vQ@+f$hM~P&Yl-7-HpUwR@oHzX|wc|8&gM*|<|CiSb zbblH$bbm6w^Ei4QEk~4<$T$WQnzzZjR=JC|ZIdI39l113r(a?o)y|dAq1Uwc4Ks*N z_q^~wAp0TL5NpRnO=m!C{D9v6b8l47I(IE++x7nUepRPbP#2r+9L;HLXQ96pgnvmf z@xQ$I=#u&NmG3MB{eir;(K>Mvo*Ls|NdllfzUa0Hp0{1w*_v%O+6>Eu_u0}5>`1@s zAndI6#c%M#cd6#-j?HkASj4AuuWd=aZEdLxN}&mBD@Y)A2gCgSop)(dS9wPsTtiHt zr$YGDf`+yA)_PEF_xU8z=$xxTX0zdnhiqHBufVI-r`Z?;R@{x2Cqu7yYxKIL_zujv zggLMbyg>T13JYWk9!IADSov*|Ru{Wnr&1O0A>UF~Sah}Fx@io}2P8$H0EY8C|`FhVe z`d~blHxY&PKxqejTjcm;rM1=nQ(a2gEn>iV|SlQdDe3-y} zSi1p?ESw4dc)WcK{L4U&j*XRtkdEcUI*y5jk&%##gG-M=%Ebs^Wg=u}0Wc$EgkcbJ zHZikvA>?9YgZVIz`?m@mGZPaGgNTuXq?wh4_e=h&wE^Ee2 z_}9K{+BX{Yv^5M&}os7qULY5!*qk`5I+buub zKAHbh9pCWP75_}n%VM02zPVh|{Ttq?kKG}|*&=4ssDilkuK_xRGDZbB)^F3ky zV()6;@^7UobK7|}k#F*c$M$S#Z}O+}25yE=uutWQJ?B|3Y~+tNzE4ry^V`JYNA`0y zv)h2);}?V8+m;oXBYVf6!v0a+A#WJJ$sP+Z^Lj#iX1A^AU-7d;-wzt3VoPWmtx!%V$K0d?z z8TXIAKkXbJ?SI<--21Qc=U#u>Kk9$lS=dp4Eg{;B^dAC`}Q z{x|>pE+G8tyFwX;LDgQ(&gzf3GvQw|?_cNQe|Okm`eQWkcNQD}R8253u`~YX$@zoZ z#szgb<31~#biKalO6CjhER+%MG9tDBitHyuKPc4fl?NfxFLj}0BxKD+(w~Ld(UOYc z(-kFU=FgkuI9CA*>~iDj@jJY3BF%DZe1Y(+jZ$mHv&qHlw(YfajeH;z&zltqjI3k1 z4HoZbqb&Cw+pqff-c$IA9xgHg>0_L`KyKEPs8aMI*N}MB5W(}=rPk}sj?O8luOuPs ze0Zz8Pwpe^y2PSTD8{_)o~F;WALgagQ_fIh*w7F@eo`F=#DyLlN?5puxi7*2uM z8}Pol2R<9QiB3*|xSQ#O%lHdWF-r2nLX1OL3Ez8B^2ZjBY;T9^=tpr-d%B(?*u#6I zM08+?$yLjkg*g<}vwQm&AOx}L(=oa5xSZuY$RNnuk(v0c;2|DE1VjN93Cl!wj!B(# z+rj%XSuT=7JpLZNvS4$=p=(-g$U%~A$fS>?#d0o?$NcTZ-zpTyClsdal<{J>)L(Hx zcTGGun$=L2hevIBOPH2Tkv4kzl@$HQYF^R@GqbwJ@jOR8;=GPyl-mNqzInkCMq8Hk zgTS53EkSAt{S{nMi;s7Jq`7)RoSXyNKQgKf!E%77?H->^0+|<+jcU>v4SV5GlVE?{ z(VBDs-}vZeN3dr;x_$t*Aj|_yC^%S`6@>eJmPLm=|LS<{di`jldDQ_-8`7I^63u)> z^~~*@X&fPEW2}%kdGw<}hq*uP!*Vw4d zDM8s4MH0P6Z`|?K6uB!%z983^pRcVU=epQ`UH=_?`VqlfsoS*az|_LbJUtph zX@`qYEfOO549B2c((Y@+=J9E1wenh2knN({nf(2?;s-Q%$h^tbxjsetuf=fG+Smx) zT1P^1V&l8Gl#8TAnZ;lg^~tnF)Y*}4^;2cCeeG;tLhhTmx+3qqA-0DN^P=VI9rqjv zAsZsKD;jOitNMT+US-JS4a_<@Re_Ty)XW(fp@ta3Yr+<$C>ZpR5Du{GX|hg($#RQ( z^6S2SRo*crT~&j-m+Bf--<`5;0l-G)gv>lO7Ul%$h)nrA>Lj%hiZ7YpOEE1lRJHXQ-%%*2+cdyMTG>b3TI*9z;vE>1Ma8L}|Uvq@{+ZOzGJ{1}@xzTpxRxT2+rkRY7pa-p~pp&As9CokjvGt~{$VASrij4L_$p_A-%)+`F*vm?9j zXF|v-EDYy#a~p`BY^R1usUE+pI=t0wJZ+Y|S*sVSzWK;Y{gDchNzhy0j zkEwea@cFuzOJeN%f3-(J3|lQay{Yaw$R9{cCrwOPqBmNn2ozcxV{=2dnX?#fDW*cx zWF5RvalLedp(jhVNhhHWDRP}n-wC~btffGKQyv|~j++wSda^dbgDjRvRQlF0h2nJ! z!D*JpfU7ujk!W`}km2iDt9zF&4`{lu)Agu*7`t(&{j|1lEoxMNYbKNXR-bLd%MkyR z;hY37J=XBM@MEoq($R>XEiasUI;HmD zvR?Q2rt;jiTEAhsL6d{DO>hXh=!_%6(Mvkfm=T0crA+F|fvgh~x++3(1Bz28bx(yQ zHS@ALe*im`+-^d72$YOeEXLdtUE2GbTuH&rX-Fh%jyBH+D|3l-(&mxI)0em|uikUe znnNcE2XZ%&G=H|d%3$QuxR+PlmDeK_n$WNcDXwkTq&Dgb zz-UDEt}z};GzaHnDl2bH50)uKI;4INX;^MZRx%M-RdQljOp#F^IO$G3p$6E}CCRUJ znJb5GcAfGv?9gbeZXR;=gDi8e?B(bN*yLiO39E+vpiCt`7R^JYE`y{X7dN;Lk{;#M zLB|T33NH>|%%%zjWo8{Bb6hISXD*f`!>fiGLuV7CBb-hijA6m+AcuC%$fPPKXA@y_ zUez5VRa`(G?2ND3w87NL_;jwT7sY;>wCMBQRe3zLn7mBC+(0$!Fdok{QG}ZctlFm_Nr3A7$+Bd{V~G4E z6+c^Ydop~_?+RI2)N7%=AFcwNOv|HNll>6hqe{I&kdYp*4=LJtq)jC|eaJbxPY|Lr ztaHtHMKY6yOxfT7r`37iBI{HyrF3mrRpm#Kbgm^*HcUe0pc2K(AdbT{2in2mHCa45 z*pXbP6aAHoF#(*&wt=Ce^IrM>;>`Qy6v0=JhKoT&L(IzH-$?I$6*L!XS81^Rg9>o5 ztIsrz%h4F_rD~qT0GA-$Y%Bara~R>>0F6-|Rk-~jB&x7JW5pt+hF`)- zQcBK0XeosF)9RIpW_!5~oh?m$^{O9ecz<^#ab|iTod?pt*eZ1Xp1#-jKkU-b_s@Fn zn?aQz-xWFv)^BBC%1!4*^fCS!?606}ZlOx(%_u*?D8E{$+>qXqtXmzAfdxNYx5OEi8Y-Q^lJuqf57tR z_@Us;u2N7zRve~AasA1vsn2AvQ-o6sYK3K^YCxuL41?Ru14;))5*S7k1%(cj3mA-D z9pLoMyvCs3VG{S1sPK)8rtJu76X9nCrx{>GhzKzrl96tR9kMEN1QeziXRdZ+1S4gT z9vCTqNVdF9YC4=jlYU;8K#I{3r(QsRrCl=?(1SpATAT3%L*`92CQP5{P{G zROXc)qkW`)_7I8ahAm!uWmKdX1;S}D>m~>CjKFb`ilpJC-cNL<o$pnKEQg(53y}9;58*?CZ<7(RQVsicnauDp9PFe{6%%mYgNqaJ!wq z2D39U?i}DAKr+*eca7&6`ezr>u*V+oQ(%G)$3}| z?WdRA3QZr40)cIwsV;$>^)wHPHxPTd-(;W@8LeIw=?Q_KOtG0gNsuR3^PzcyT2*{x z59l7u)B6H3VPVy^L`N})gm0*o29pPy1Dmp$cF5YS*%!=%6Xl{w>wo19{)Vv>s;=x|Dc5M0X@2uaHu)W>l0{bMd^}Jy3 za6#{~W_CIj%*dS&CmC3A;6j}v6xFP9XC~^IcXD_%Fdk%mnsCrfsuF70%EhNG4{o6D zaBmlyx}CeK8p*-K>%Vond|9B0foD_HCt+o$b)Xz;DOZjcKm^=)%*As8n;s2-sA`Pv z=Sc>k!zmrHd|qF-^$^^8-9fP?P%bd}AKC_sibvhIIC*_gd9Q!Y#QM*mLw9!G-i3Yt zeqv^`Ut!?65A>%t=-D01+KiH>(Rln)cvU*$!5e+WhyrV&YEd7U&V~9#(4&tqv$oZ< z!j#n+bPJGV$&RbZ*i9*<`?&|K3#CzdmQbh+EEL57UThYdP6ZRdjQArcHx zvQ{j}2>OZC(&84Dlrmm0p3p-p$e;u(Hzfcsac3eLlns#hO(zHg`UFctc|Z*MV+YxG z+D-(Rf~13B(6h=dA4;Q?18PAF^OMYE{@21Ig0!7)V6DMb07xmX#!}fJA80sh&7dKF z$-0*)FbT2;_67>6I35R~Pdb7t# zqtv{`$&o<$bj+`RR_>d7Ou_}5J7f?A@52Y+V|37Xzt5Z`HVSUfghKzd(J7>7cK{?zXTCg2Fhd%&=(GT@g>p0M z>9x2F%4Bed!dSx$rx?WsK-0;*1Ry)oe3XkzsEqo!kfsxATz#-Fp4(Z>GKT zs56tB<9FY6f0SDV7t}h;&oRu|T0TaqjHJ=!MCim+uF;N0=DTX@; zU<|35vBPa#`8Ev!3y8M|4TgU+40dMcGz<2x>r=wzH3Btl-G*?)gP>DUOV*lw%x|T zj<|+47v_7FfGH0;XGpuz3oS0b%Vja7uHB~)7%WMDs@4;xo9|Pct5Jt(92iT>bm3W7 zO|lIPGay`_$O5N_%Zv1;egOGPJ*;<`J%@-WWp1l{i5w;F5arBr<9DPZ3VQG!@F#Uw z-A|AzKmgT221orh8T2pWl=V0<3{2h&;3cfG~N#~@qHqj?{OQ>ua#Oe^=afJ0}<7I z$La#PkWKFy(vug2USUIC+rp%};~Fj`8_i$v2~MsMafGkGX7o!n@K>HQQJDSrCet`a zg54v@WyenN5idOF_*f`~BtIhY%F%FsQnLf+130w(krknbcov7v&VGqU)P9sX20v8) z9!4L-PM}tT1od(5%5>$R7&}t`_V7J&VAXVRU1OEayc=lU4x9^pAec)!#Sm%Xz~?cF zuggZr-s{UQD*-s~Lg6t7`piWG!Y7%;dlnxxJlkS;5N;~^s4 z0MfLOW!Du^j7WwP2Z#)k?wWy&jkv)O1dD{BVij%xIWDs-cedR5_~oesg4O6lOY`hc zMP3*C-kJwr$FIz2v4FTRcF6tl{ydnXYB!~-dS<*WUKB;`fjLRelc?~16Sj;hj>JVO zKFa(7%o=6&82Ck(Fm~|7M(G-R+9i}PS2Ypv;KMJ0rOH(swO#|Nc?&k6b68>viwjFj z3wj0Lz!sAYF;pmvACf&54iTfD^4)26cTa7V@&l*xGSH#HWHQ}*o$>?_2`==Op?br4)v7ZP2_^%Mazn2GA&3ziM*}p`kZRX zi6TgHp}FcAgES@0&5ZG76(@q}q)xDxpdj#aA44J@8a*y#zwgy;Eg-ns9w9hEb#fY#~Dc~8VD+D|InoJ3gwL#$2&i>wo9 z@=NcoiYn4wDDK|tk&t;Vrm zmM>a3f^3#Haj= z*x~PEN9+LuEUP4SMir>Xefv{6F7KCnX%&rY*yf z1cG|byf$O<{S&o0j#HXq7Ofb&+zZ_&EfTtZMwvFloqCot0>E||8~A>7Sz{nu`v+)= z5fM~8%Z)Pi-;$m|)n{MUML^s_jbt=YF+Bd(Q-URdQ;}QKVxP4}Jj(3^?GQa2k(Twc zaT6cbtOA(%b&z{UYn@uOI;=G$TZ=9yZ(Kp0io2H-Fi+Og9`gw#slP(M;hT2@Pqhao zi3Q#g9p%kcu{>L9OUWuIGX}1DuCwDFIVx|&970c|*OD*^K z1%qkRaNJFbmDKpi@oD?~rmhn*R*RJ-Se$v^e1*4jrnU9&%?+lUFUq6Uz^ zI2lyO(S6(FT1TL9Xx#UJEej`$Fo-6pPNKN_EHOb>jmJKy z6nwF8=tjEw!I^q`!X8ACsHJ0QU!t1kp-JucEf*mIte2r|dD^9^94|n&FSHZDZ;pDfc2xRwhO)kLA>1s4UgO=*JYw@aV!xJFjQV+B+JL{LF*)2I1p%36065cE+3e0?oN2@96aL~ zp3CzaFFbKE`>@_=Bb5YHqE*VTEGLsL$-J}U^5>YJ&u1Kl3fKwijk|&BfvIo;9$HO= zU@y*+S-D&wFUuR8|9M8#jKj8P`P`eTd&Vm`W#Ar(OqtlwOz;nazH8D>IQCHz872hq zlf(A3HG)_1wpSewf7FXB``+bE*t0m_v&-dHiH#Vy38819a~jC;Uj}}ylXk22+XP!Z z&hKxpdud;&8{E%8Cq%ySC!0Cy+^yU@7`y}x@n3?s9{b(DZm2JGfnRWLF?G@qE24n# ze@-L5Od5qmrpE%Y2P-zGFXtgXn!eNw_np+UU- zY)5#8aBuT{ZTJ3lx)Jru)3xoDSX`rY|9OB{^TE733h{==)A1YT!d9r7U6cEkkIw;m z+r{}~R&E#HOJ+6Kon7aT>PY(Ob@Y?HVnU57x3o2lHZ$+=bt3~{)>{;A&L?MX=_lAz zm?yH@Tb)zdS3JYvMC@lYNeO9YhuZQ*&NaHJRFDbzD8sr|TD{a-vz{N7X2Zq+@eOcT z0`gfg!%ig8^dQhA->#IDijrs+z6v&zdoOr5o1(7UvTCgoY&V-i|4pwM(%!UAgO!%J z#!0=Z#ou0yeQjHdnFJsypZB3O59KiuG3;r-MA?@uFhmR;3mzef5MmU_2r5~jgvAc+ zU2#g)4^o>HCh|LiTuK>7BUw>0r4+q`_@b15q?-}Pj#42W?hNH$jW#YLbju6V)aFad z#*2Kz1qFvy`a9nE2XXy@>+B!?U;pIN|J6oNZ)*R+3Rd}U<$-w=DkgxvrklGwcu_=F2G zc6N)YmUNQlbw1+a8RQD1e1df}qt?U41fvy=D+u?%2JC>WTlq{A8*Ups+j4En(wcjK4@ zCFH|XQ*8`by%6-8T2Ao3orh(vGiRT)oak)u=gB80EFV!jXAnGcjiri8l?D#9!MmF@ z3`3E~7|P2{4S)A!ZzL6+E?S%xsEU^%ovLATQB=ok3}POzU14~N_y}&HT*SKrImS9D zFh(Kw3b_*ff?p&Lxvqhniw@*5qTREeUM|jWp8I>zAtYg0FddU zk|y2F&Ny4SVAz=(9i>m$fv~Mg~Y77}pzCcG?U$r6) z7)v?e4XD>W)z^|H)ywlX8%b^qrB6{0XC)%ia`lB~HMrU56f0Pm zXLw0yGyMeoPCGdB#s9D7iKqD2co0yPn&za=EAv|7vy)}xAgbg_mQ^(K+^Ut!S9Q^tZw*A zXtNF{%r|`q0~&@D&y42eSc^`UHcn)6?k^rsE!WZ3W8D)u~+GZW6|5`zI7e@7N zx4rp`;%!rA82Ns=P*n1!I}A%Y+1OxkyKERE`PgY2q!pPfr316JK&JVrmo*#B3T}n7_1@b^JZ7lCURS&uEDNZ|JFN=USQUJdwb6+WV+!H0p zMrCQ+wYT0EV|2OWm&X+S!uFSLLv5Htxx1d4cA9j)tG2ytIIrPNYJQfHQ zSyUsovog+{FdqCgzl{+=64omXuKI4v!OtJv9LZNcjnVTXnGQdl6&_b9Hko#wN;c{U zM(*29z@0Zm&RY{4quDJwlbei5IrqtLt0*=do!3Wv^;31H^*i?5+&B6&)qU3STbSP? zFNnmx5;!;6zeZAQ)Wub4ub#vzHK)`#jRc%-p0C91$MdMKaM5fZeB^F=mY&CFFvF*@ zcNmeYbpK(o;pl8}F;397|AW@|5&XP0w5t6jfXB{EhM}ivn^G2&1=UKXQmPuA?{wK7 zX@5SS!6ZXnNy8Zgd77d_lramP3EC_&-R@*aO7A0uV60uT1nP;YU0lLfBwuTqd-HYuP$0wmhoZIv0>$74*GeqiDmspRh8!5c5?*$ z+k_*wGECu4!w2QHk>$mQ3w!!Tg+GmVeN-8KGLx4Hm_#<}FC;99Doqs}fh6M(^_!G3 zEjSBmhAH06=LbLxfDX5Y;!J#lQB4pn<`UMn+MHKmwmN`;q6evDHI|?|^+au27NS1Z zj2dOl%PdZqER~G25wB04ze%;0@>9;B#j%PRl!O%BkknEseT!`xgvQ_z6QLn<6)rGS ztex~2`%Z?~`BU)IRQ6;l>)4p;urw|iY{rG&<3@K*xq>bytxRP}V6m9Upk@@KxEPszF6u>UFzAR5 zcOe<-4O;xw9oi!7jM57@Trs>)VoC?m`T80FBRS05WzjCI zY&LnPyPp!uGsP2m%9B9KF%mx3n&_OQBN~Zl1Zgw z!6c2WoB2QAM~_H=xCMzw-&MCzX zAV{sR@8B~7cqGj%GmJR&hh3vdflVRo@!T1#%x1&4z8K=sim>2t46eKt6YvslgS3#H z#>tJ=z(#9gaXy0r)MHolizQL2nl?BM%^!o=B)i7yY%!J5*34O~iPZJX-iDPP0pM(H z8aaY}j0iUnY1LlF@@gV5s2KI77AlEldGRYKF{Glr?PPT%Sg=3`-RR-`^#Ra4kU8Y& z{Z0}>w-8j3xw;U+2u;Ss6|#ICQO0^10IUSWXW~X@R*c9IPge4Nl7fLKZq)k{iwGVbE@r@qtS~6thYU^A#DWEk4S7gC(ljMZhms)4 zX9&p$dkzypu&0!McVOg2K?3bd*!hMwLPFe!=SY3BbKPr5i4qAO4ob|AbAmVla>9fM z`jEE&Orhg5LP*d+1S9=wFStHv)E4?$ z+5&9qtu04u&Vr=X!dMQ-wKfIxN4C13Ob$70ID1VY31Tg=Nt@J|&7HBJ@+U>Nfm<;g z2}xc}Qur+2s8oPT2Vt`0D%eTH_%*%RyBnVUstuBG3S*SSl#?me7;zb9>^7exz0-{H z()&nMhN45qL`%tZ>CCr&>JNzBXA(n;ihY(UO2or^i)z>E)uCo7vnc66YNotk-Xl#K z(WX0$ls}Qt?$R$a1VRf}V`Gd&R?9fZqc2mX$&ctvoOBpkC+eNVnOSGj6X!K7-CrYVtgOdGho z08XJqa}{b$=J?WtQd6E%KG0IE+y9K0Gll8G1Bb6^U-E);8cO)i5RRC*=1H?!-2a8as;a^1_lqlmn)^MYI9Ij4I zB(qgr2T#={_EgJBjw{&$mFayRfA$u|+A+|yd z^rGCV+e?_eSvIjJ37^|xj)hyYhJU(DYYMPv2Ff)MPt-!Enq!~>;AQHY9ySM-_8UMX z_MwP03HmiB2e*mmGsc~011gMCB_8PUz_l<4`i#wV$){XimaZmA{j8zJ;(||xnHRy7 zGex!Q`Mye6j)g~B$VcyeioM%uJF5&qk_u6S&XT84O_U@|<@LirGRM0zN0Q(11TCv* zcBVWJ z?@KH3!R?5dueXNj^bSHvf*8&B38%u-u2%DJ;JI;_RI8M`6Ufbx_ZAT)tY^p7x~QUL z7utL~YnyecB2!mPBVR!W(}b30<{yJ_jS#>=>$I!m%ybzPp~DNT&i5K4qT1e)NjZ>t>Jbz&PV(eIQ2rY{yEG(12p( z=)x?qtl(3JtI$y_DGfqgJi$F^#@r~Ak!wg9% zJ;%er!9urcN!#DCjBko-17rM)EwTZ6O@$<@*wZLJCO89*a&ps6b%+m&g z&EYFCY0zWT4g*e{gG|+d&hl+-OUrn+obJH(2tN4sA0al+c)l9fBUdZ^`B{=%+2u4! z8ZpHfJT$J%XIpd#u4Ol9SEX&a$z%d_sTz3lMe*_b%N`9TO8|} z2Lh%imZ+3-)u?JzFTH5YS4p}&GQ7Qy>~iO&VB)@`NfpgK#&X{qNobw7QE;Anw%AIf zq;WB^@E-bMmw0fLd(gEx?mUi>o|~Uo%33^2&UkVp!ai`eq)B6|F?=m;?igrj=|2^h z&SdWVWgTeh{OY_0l`QlS~iJE>B7OpfWR=t*fIQ#a5qmY@A4^ znlJJks2vS{ebn{9wW~eZhFGL=<)rRQ#Io409Mi#M+;(qNURg$jLCmd$(U(z(I;0hJ z*2~Q-?ro%tsyQ;`V8JsD;outZ3#AahZChxr6?6o}Bsm6|9#R5Mfb3kamDmwBb7GY} zB#w~YlYP()B?iejio`+*PiBLpl{$ z@D#ngNjDUjKe7rnZ5-i0x(QEw&bXWO0$IwRxF0c5QqYEFl*XNyPB!g#V3}_2CLuDC*6 z*`euy=PJi#GC*HcosCZq=Ow@73# zzF-thl)t%j?^-oe)SjdazS||DfwqtD#)EC@~O*&m1fQz%0vL9XLEy})}ZR?&C<<(wnAB*=mv$Psy5Q~B0 zZOj?@o8vk94&D^vQ{K6SmESiBDCe)w^I_;qs#VLh;}<5m*K{Ak_HMS|U|qI(REsSE zZ7IOynuGrF-z`&~xOYziH@1W)YrRQD`acw_-icQ`cDiNEBnRqqe>q)YWZdhk&jA+# z<~1g!>b!=YNt^ZATPg@$8I^|G#M^&P9?wZ-W?!c)?|WT!$d`05JS(3-US;~tZj7IX zol*;y{SC^>YgCUJU)=6e zJf`5E_kO2%H&uG+0xmkS4x+QydCT~+XdFHy6f7s{9TNsp~*f;qWh1zY0 zcF0UWx2Z^VF0{*JFS@0jxN}U)x&s;V^^}VG(%jO3NpVv(=F>iDz@Cr}Ss(edvg>MZ z@($S-&kotWXxEGfXqSvZ*d?>Q!r-$AR~pAtOP+{li)#15)3ukO6Z|XBE|RPK-?0xt zT?NvJN1+$^SExt$bYb_QXZW5OuDiHqek0*uMMp~7Wt_Qr_+OH_`ERyY<*WAxD!BQh ze&fqagb!zi`?FNI;Bd|*G*qiRaA<56rgc56%XM0*vbid~YWFs+Sp%;8oyFg$m|yWa z!n*3V-m`Wb23)h^UWdb0-5xIFA6yY%tRZss5PBMSG1*@wX zFazMh8TU*5ZWKFS-EN=yLw^T%3d4%SLm1Pcj_O3B$vIeZ_fhTWg8z-RuhMJ z^Y=rZU4Gm*0K|FIu7WM6>A=^OOD^~~4=$g(T=^djI2+FHSxyQR8=DYcg^C4OV81r+ zs<3aE4G=W-<*@r)qfVqK-1SnV4iH#7Kn86vf%+Q`oDmolZ`citr1jahZ;r%t|k{@^LIhX!N7kg(3ter5EJxqVhg`Kh;Al#j!55CnQ z7~(=$uB!qSp|SsB)!~&#C*{=E!-A%BAnX*-x)e4wQoY(^&^8?Q`n-FFqno2yrn?Dk z-(a*B<~w0zjViLAOc#9;Hct$3mKCQ`qD|i z;6*eIr08f+YOFD?fhpkIh9zKNH5=ic0~(BMTE$k|Klfv@((GbjS%(SXHctv# zLO=kH>@`bnXN0$rq3nXE*k5Ad?LB<6uEX3sUePURYV3n)=|FS{tGDy@>#pVY$n!RDA56#n4Oc98{-Sc^%O0OF2a@ zO}*_6gtMS&o$V@ZqQM$9wkrCY&^GIaQx)7PY(gGt6rJ@AQl39nXIH^$YIlusxu?Sx zDGyKBk#KZbVKMWeFs&VgShC}Ac(=oD%y)nII?&5cH|^rV>xX4}Wx!Wl&XzkH6~Uje zSJvjigRB88#k6#uznKYSSM@pJW~NmsXWD9p%}%HbCBb)sPuCk!1<^GbN%62+?~KR^ zc=by6s@3L!9KxUWE`Of<*pKwpZO6A;#t+wTC2FcSUjXxkp-TId{qL6e|15C-0Y_{c zod3+i%KU#7WlH@UI1)9pHd1%}9|f6Aj30~bbgb+j+DQ(sKLSb?=Km2GF@F$&e@Zf0 zJ_MTolw|%n@$Z4rhrH~+0;B(~$@~z({cpf1UdSed5h?UTlj*#{N2`>_fowVv6z(Qt z>n|uPj$4|2I-+dr=+vNRgl;X9&?=Ic&_5drbwq6X&;ks}fCcEWW z(X*uiC=I)AFVo-lVV%(Qy=IRN$idk}59gu&G>x!24_0z-!_aPE@-m1`C6t#5ffwsE zlLVYG7tbk^IUKyR>VUe&^jIerPH}zI8-fUzVZ~UT4JoIOgg9BRQj$FX>W(yEDF7!^ zpKSVjwwcR2`+R|aNddQ(rh#>=;SlC|Klk$9+c<(JWf?Q#hi&%Xz5M@=D#gEh+kcOB z{)6hUe~1p*KM2l$Co+G<*uN5)KdK2%%8qayFZc47(ZgNKOwZ({i~P>+~n0CZg>%&nkx}D^gz4 zttXmUO^}c|8Oj{FWhs8^v4y334yF%{N6~Hvq|JiC_;k`VYs}BNN`awklioVDSn@Xe77(;vYUq^;mCLsxfWzDtom*q3@bgi z|1LI7dD?RO;Jc}plf~}V*rK<&R-e~qz1HkCZ&N5-fslVl}3X^zGk%5L{C4Dd+`;L{2dtj&{*0!L?sA!>T8W;4hp9qUQ1$2ObO7N?IF3q zWQekpgLqagKd-&iq|YB-KobaKc{}O`L5Rc`VB3sLSBoJ`)2F7oyQaI&OilH#swrRArB`MGT{}`L97& zUZua)b%ha`qT6|{Cbs7OjVhA75Yt#VCUrz2Ps!$;ti(IXVX61azxX~t-^o1(vdBMjFOj(^eDRGRAdLj7F}2NnV{UvLba zwq)*nd0Cf3%xAIB-a%vNY;VX!E^6g<8J?i2b*M##+Z?--pg$!75fe^Ld}B_hA8gg& z_hzO+nyICt|;zNTBDcH#8}6(m)vRY zjt~x=jXr2)@qMB8JazZe^Pt&sPw2+AsJ3!#{EyEh{KE%BKl!VvfuJjDcM6In)hj}L z4T*)Plg(xI$Z-1JRD>p~4$USQju|WrY?~VsOPX&drL`I;5xyEoMDy`0wT|iNum;l{ zX4=paZzdhUJZsO&81CRMjf9U#6hyPmE%B4nr%k{V_}N;^ENq#_rVUt})tm&hhf zWocs+eh3F<(w127O3wam5^Coz>a=v|(nlzuwG^*Ip2SS7@)fCBs|aSM15f%>ra@;A zV#}->xfjD5WgM8SLz1{wxO^{(X@24e|daGTq45rwGZ%N=Q#c85kzkVjfki>EAJPI}@7;65{F-|<6c zqcETLoBA>pIon}?xpMA|@V=348iTOPVc*}?;K905d(v}_|=ls^Z zr=NKu?@;QuR3b86ayF_aQ{4&FXu+5QmIqlVP&9LuM(IBwu?A!l3Yaip<)Jnd)h+MN>1EB+S*5aC*VUaqMAUF3(=rs6 zdI@bg36?(SC?3`dHM;X7u*FC}npeP)AFNEUkP{OnQ*}9C<0c)MiI& zFsw|D#VzF)W&kTtOqs&BbN&s_(B=#R3r8m&qNA_{%N%T(>6xAft)^cMPV$f(zmo5E zM#oiUx1>o+;^9CXEem(t<|g>vw}NVd8neB@)bF-x*P{iS^M-Q-tM(j7!Ek(x58$BA*dpH5xWBGQp#Z zqy6Uas$|JvA|BkmQN(*jsBLN4uLieH6=(VL0^x|MKyoE*Hjjn|x~ziuA!`XImJ3;W zR=)-UOPuQ3Xe3i9I_)K~qW-Z2yKob1RFL5iCgsh_>G1CHEl-a}Jb1BQM{I)(L-M-| z_QWWZuStoO3lWG5Jm-N&I@TYGTh`f!==!PYtV_zrvR*0|Xc{?SaRNIrN>@x|Rcy}9 z-CbY%xh^*J$T;ex;8xYNY(R(Nq6Ooo*tdn6+Q*Y{B;gMpWZ({#jbp!64ab$vWi}p1 zQp$f_NBhFMF`>JCST{CLihOzo8{?(PHB-r&r{c40IPzrK5kkw1@39o`s>rG9Ca1ns znM*61F2J|BhR;X4n(PoE7JwIjHo2Y8|AKf|nihtSEB<0*eCnFq>Y!uIM8dx@jc_i5 zo^B)Cl()XJ-JBd#QYUdqmq;YDVWfmDh_h*+q>sFcl@C>nveGuXwO0N)y)Qo{VPQ15 zI2&q8!rFz|`|l*CQ>D*rf%tup@ELES(fi2kT0+TKQj;{ySh|SKPp`DXbdZ6@xs+d0CZER3VFjC0^i~geDb`8ukJ`_tHcC=~eYf3N z*4H{8wqH_-B{+0F-9z9jQ9BR%65_El6UPd-)Q~>tW+ykpr9jYt`+d}*iK&4E<0T6g zZ$K?WF#1Q7XqYb|nF#@gBg-tnwZyySlimd6opSn=#d_!l9&@bxWTy0U2Z4ID&q;6X zTPxA%*q3Y2kU5FIL3Y5k!(k;`4#MRoTNa=ZOK%yReF4V5~WvCa0B|ljbYz9ySOz8SQf10T)z)h}&j%2uKXnZ=?Pe!EDydG~sa%0T1 z1p+4)3X(l5b=fN%~QzAI*1G`HcolG$uC{`lpUN*GAJ=EE?PGzB4?^LOMlwG~Z8n zp-rXJ>V^B~7T|d>-7xb+VC8nQNk(>OHzlaAD&Nmy3G55xsl(F5H_oXV>T@ksne~Gy zo|;uaBn}V_nRJ!L#?nzz7Oko68|S*{e7>q2S{^2{k(BUv!$2UI1y5Nn({n&7blT)2 zaGca0@i_Iu747_fWGOTHw7wMkz{yx{;Tq}wRHYEbm6qjNNbRI23b)EsdrD*eSuJ1W z9$m~<65L>d`@4nev&6HM!KX#DW^X6{j)Ny7XMqMi`orl@IJo=$)%<0$Bv z3ss}-i3tCc;L6P;CMCsINMKAoRXcxSC6~azr(7S&Lu-|o zR3BAM>VoP^CtjhRGVOp`hZP5DgW}FdEIJzcI6V1%9BM`b&cw}~=Tk=SY<`Q3qN%cd zrlkcZsT24n3qR)Vae4N36k2njio4u}($Mb7)~7i4nWl74ld}{rlZz&&y&0PU?*h)+ zE)=rVlNZx&bJdYXY~w{{#(A0$8tPitz|Ff;Y{sofyY6y%Pq~`ydiki@Rqq}{vtU2- zOOMC45-U}&{Xv*24J&sD%9rAM;*Aq<)uOw441S}Exen7PI1^ldw4p|lZ`GITFO`d1 zgLWsWR5`pS--F&EVsbMXc_$1FvOYg+bcaCU3`Gu}d+^BTZP{XmBM^-=%)S3gbUv2r z98JD0aTk=$?(9P5uM7Rz=QYP5wsxYr$06gu#r|loznB5b5XW6_jM zvJ-`x4dVTBg1dr(H%F&*Q_&vF`@k8~u~~RL`$ES3>knbYB-CWz@zh<%(7wm^NuRTE z5*~OWa}TXfNrj@hQRVYQ&^aeIwSsc? z2zc}Wo>?s8mH*1+D4~OX*O=Fdo<_qOYUfEMi++}(l4cCY6wnH};=uP15P8{bBHD?{G2$HwRQ>oVXeG zy{1%K?CGheOVv$euuP{-E}G4=YMKL>d^P>fPKC0LDhHdkyln7c9SNbh`3g38SG=s0 zonS^gs@olz^hL2>dD=xJ+#EA^eeav>F#3v_HF$5TLMiJIr{==kw>F7UGw`OokDo5~ zI9syO{;UTF**&2l!JNY=HC;pcr1aTylbLBHg^gkgwe2F?Q`9Obw{GkiEU#|9#l@t{ z1EdS5b2l3E`LUASA)Uo?FG;6fQ|9+(>Wm)Taj{1;cs*bcsZp8L*aHp9;o1HZ8C@CP zZ0qkqPWcvOhh;;QRu@DD7;W)F)Az);@-}>ejUBu*S-b~?;h}ChPTp>*wW2<_Gb-_< zdu>lwR2n;)7WNENJ@EAw@=F*DLZUD&v1VXW#)wIT*jss5g@j>C4_TB}3P~nzuU)Q5 zYtC}x`kET`KWB}zT8MerF?wR1JkR2BA#@_XmVt>p*LyQm{T8{f0bjZCo-pb8=}`f% zo5*QIMeWS>_HM(`c6~!)>-ZwAD%^!NwWY&=3Zl={JFmN86d~H+vS)%lv`I+FJSVVR zFKu;;DlvAUBG4n~DOBdpYqLrjWK!8wFi&UibelRt$c=T+DsL-7KXlG4ljB5m6ZQ~x z*HAB8$@?K=OZR>JxSWS5H>s$f7t3dpq!<w4b0au`%Pg3W-oZsvrqSGv3OnSx2a|yazE6Cr?$zj_Ve*6 zbn+xWyxvJ9O{V5xyzKPY2Te5$ImvsNSoUHxu%9Nb=_85k=wuD_rhSyrjy8?IE~>qW zd&wLpSpDH?g8>qe+3bU$E#8YABKfR^kecUeVON~4TqESC*KJvHr!K^+E*vXu`aLkX&s{-`3FPE^7q*CrB|}5W3qPoP&2?}*6?NHc7Bl2cWVUGw!q7+q z5?0Qm_v;-jWw+uK(pkvs&`!>HSvAC99WlkjFO>`pohds4!m@WDe~rOrBu&n=H{H%#=?d#3O)A~6sIc~nC z!N(U~`xY>+Iip5t2f4Z&QG<>LC$5RzdGY;wOA~|Og|F!9E0VBw7};%2y-e@2;kN`Y zXq6KZ`e+JlJKJ1ZM<-ewx$%NS#-a4sG2c&u*q;T)NV>p4-$G|Kw#1{ucR@RZz1<9R z8_ni^b^&cg_wr=~4~4Z%4c_?y0a6z9fwxzPjna!$9yLozbbulPG?25w)zw9*e1YmtQ|51R}+3q?}kOHWue zUjN{hiMkhz47EyOz^=^kG+b0gS!sWvzM3hoE(e82AuzJwyS%omHcR1+UbF-@{(Ire zaM`I)#)naHTh?lceYr}RmsI5Wkn8fCyjV(f^8WnH$Rev{z0==h4fJh|lw9)BVYp~-Sng7kO-BDPf_ciECq{$@c9Z*)x#B0_Xq^s0}BNm z(QCJuyVpdzVe?5uCQswCX+_>eeHKPrr4!A=zP^18JI%hldYqzuJCHQqtz zyzgyS_@woySUT#iO>QJv2+S6prR4qUL}W3&2O>ezA`>m_`EDzwm8c>UcD|@{R_*R< zhk7Ye3Ku}wv4DK!OIVb=*hS&a={I^};@6`#!OPvL=Y27H*-^&T{-I8wwlVvV^9dcU zoIz@X3c4I&$g*)v7dbS}gD2kJ{V7D9QhMe>>+@c66!#rgBr$AxHwHeTWug<2C(#8L z2S!8BaUCGLKE}Im$0zVqweO+pE6X@JKX+LTsX{pxysD7Vv}=18Gp@=tZucdwXcWw@ zv+Z@U5RhdkPFUFI+AQlG-RW_NlDySeNoQfZVp*0wJ8l`;9!Fp&^6$MkV1RA#`nddIfbiqD%$mrjs{PE*WSxvebQ8av*mcr9SaE@w9@C zle=2jE)Clm8u=0SfPMBc@=jB=o{dtp+c_&A<&4QK{ki~d;bP087lin*QQnROU5Wl+ z)8a`12p?IuNEb?D3!$Nw;KB0RE;&ud97qevR>i7uj!jB6y|0ww1qQAPTkA0oy&X*g zz)~qcz0b;Tb%>cQZnoz*!RsO~P1H3(m0VKo5kza6DmWBrXZu$F%8X49cS#70=l*?X z%H;{)>M2OX}2a_uFYTY?We=Lmz0doIXc56Aqb>71m?!U&m;HR3rep7@D%e# z2kNicx%~=RYgELZaa}P;kA5Q@4VN>dLPnj_gC&Bv*Gj=D z4+%8L%>H!dVSC5+08;J#-Gcf*!f@HxSpR~i_;15-1%3&`HLx}|{P%IVe@S!=1V%D4 zFtGhQSOq%=klXrSunI=jzriYiivI>y@k<;o^KasCng3&|>&QNHZ-&P>T;I5DVsJFV zK%bBD&qy%c@+t}V_lSh4I+^ramZq2mHS!UL6S`h#4zSbg+L+yNxY}jDe~YPUQR!{m zzy-AeU%d#)gjuI@iUTA%C_)k_F^e_!OJ`k(-+XnoVKTOdS;nz_43F~aYK5g{alU;c z)6{i-zUck~SU*ih8ikMF;E>b%eH$)*vCn2jZndd#MR9ka26{}P*Jb+D@5dQtl)X#_ zkUnq+!AGblp?Z!yytitNG|A=F*wo0j2+dfNbqouvfOisYSb9m`Zsn6?&HHLlHIevG z&E*v@gXG#vn-EuBx(I>0<<;AK=RPCcqH~N`Y(7jZ%M`|NTe20% zFJzf% z?V0+}>;V<0_BrnTVd}ySSA+#@uG;5fI!y`C&{HU_t{dkWmLLnZ+?#+8;@w!igri&z zvxFXS*4nj`4aX=qgpk*?-7l2t-@dcOV7SslGy|=Q@a%bj!$ETB8)Ab_Tk`j+2_NwL z-0bQ{5XZj22#Fp9p4aJ3y4*foBae(QtbrxL_ngV0Qkuzse>fy_i)#`;l>M}r!;Lh` zF-jp#KfEcHO%f^>?JoW`oo~2g3)3yRNmM(XZHsp0?4`tT+;%~4qV4S07Y*olaBf7? zZQ`r8x}Q8aGf(qlxXI7u=`D7rQU@dt*126$smY<8_1=t3r(TVGe|~8^rpA-Kk;!;4 zMb#KW&II^!P8jireT)@Di?=-j=Lba7av#V~ba*pFoJzGf(WsqjKMu8N%W_p6T|c)N zV@;LU61KhAX%+B6o3AuUbc>YOlY23HjBjtn&`B^h-ACMAvg~K|FlHQc+)SR!Zg3Vm z!xaA{HB>0`T1-+xP30Mwpt=1*!~q32{>ZdTc~T}0?%Mu60;gWw1l%gln3~my9no1> zU^nc5`ku8(tE@(0cCY1U%R#hZA-50T;1pm>x1%Fc77jv1UYgeXvNltMnr<}CXUG>x zD$G=2y)n44rF*t6p=FVtRyixLM!g`9r1R}l0A*)=hXH$7gNqOtIG#tAXKcLU>MQ~b zHEIqy3;M{7-@7?QIkPV|u_K}{9ZH`~x{JV(GP35p{yHZG6`3iUGSv}3F(Is95+=+* zx$~SewR=aS{aph?RW<_@nh})yEO!O&u2rbFur@<`yXJ0Nqj;09B|et|7m_Iz3wzxJ z{?-jc(+uX_=~nC#j98-kD;TK8iN%Y2k8pF!4+PtR7u+xQ1IgS>b7h>|a`BQLu5x>t zHJ@>{axNeaLJo~EI!9hbyuz;u{@Tg~!(nzBR)1w-PkGP6;<_?#L>JO7lkCd2g1X1<$K%` zXWkoR>vEco<|&)$#56@llG)7IZd{|=z{$AzXfl3U4;t}w&eTyh@iXwA9X$Q#Xh9 zA|Y-B85{Q(M)yjEs$u9Ht(4EaQ#J)aq$9RCP;+1!rMm@T1sn0%@SL0R!s+sXUH(HR z{iPC0s6~kG;_8a~pfRe1`aqPjzAB^_tma&HbBsa(Gj+!6$|k|~Ad}eG0>28Gz087c zusTym3f?F5w+ObFb1lq{qpK`FtHiQlu|2J>zEr9<-8s-jE2fd+pngOPG6ZS}^bC$q zS?C5!RpYe5>k(%+klI7!gFSx{2m+4is@`)e>@R zf|0iHbF7{_Oze8^#`WN>IDVRcgIsY`Z{ZI^3Qus+a#eit&E(BBveaoUXaIR%ETTb`~lt$zap1NDAywEnOJ z{%#xm-(i7U9+Sri9lCblj|uuD3rfdk_bQPPj4E5*f<2!^mTyP{@m?K5w3}t&@#7fc z_Y)^xWRl{pv2iWvc(z39BrUY!q<4)(QlPvoL{99jPl?82DqrA)Nm9poqXg#^xQOTI zyHIb%(*$?j0X;JcTfdYOT&L0Sb=e0!?Wr9Sw7=t!+O-TQy??w3Gy-g0B)W!urN+}r zw0j~a%;jC7f}=JPkUEQ*5JSF2H?QrGrr|N8ifS+MY{F5ofmqY0H;`^$`oa zZ6$g2z_WNQv~C9zG-#IbyP5xAVu61*)xR|#fd`L2H!ERg1^r>^{c7R;(6GOOfth~+ z12g{$24?<`U|Z9*L zk?yCqzc?AB8b*?kq8|{a8AUpk?w3?#V0c2s$gsi0qA1q$nodqkLTadgb<{s0?FqWH z)aodTSU-^ElOK{F{_dHL0>;^K0%hz=%URo8S0q;C;#gOqP}~JaVw8UpNrnk85-WlU?}rJE`6d1{&*|t1MhIbw z1SPGf^XpejMJ(hndzMJt$Ww~^j8F5Z8QGX~BNg59ohb9bZ;G9It|=3ow&6u`4B-QX zg#%;WKsPh6GJ%xxSQWebCB=(m#froRWrwHw`sl&l%TWN^Jt~Ry(XW6zwaUKY<6!O> zA8j6gM$+P|>u7B(C-+_pZn}#lb@cA)+}G1LsKh$7dmWDy!Q_ z56Ehl&PQhKTtnZkQ#L!Q6|HL~X(<>?Y8me33RY5iTGJQrHs)V(PAM&#YnZ#=O{_Yn z(iVw?sr3rnAU5#!SKXT%uPZ1NcQ)v*t)i+n5f23qv8witu3UNve`xJU@6xYF9JF98 zRCC_yOYPX(JUGzkS|?C5DZ6U5sGg=o5J=?hNzl@xn3FFz&DL=b9n{C17~Gx{Lbunx z%-?&xsc|ZO60;~eq;J3o7n7*6@Hu73G?AcZzP{(Q)R?@j%zGw09D~4BdvC?$wv}Cb4d2k`EmsMt0YW(_~i)!L?im{sE``XyTr>EN! zv>H+Svnotx2EB>3ysqNqb#Fa}?(_vGjixUpHs^hfNgqg^c zS1JVlxpc9oRW5xT%grNm$z`IB2RPcY>u$PgIP~b~SEgNcmY_I^LrJ1u0Rhpda!d!O z#jv-gNhCUQjYS4>ts5Ye?|Al7+**pVgg1A_OMWietTEk9)q~$stq)fX7ZsP3V4@t7 zo;iN$XG**3{ERuFOzlyGPwVMhW|J9^kn2OODmHpD*JkQ++$| zn(%t&zZ>v!e%d^wn-Krp$2aw?#@5OsR&}~K|I)mAXxj3tTWb?GmFTT9UjImPlg@Yd zCBOc26mTVa2Db^OfDa}qz15|wL|()T%Kt@cW&_Ox6Q52GHM4FURk9akniKSBQ^vkT6LYeW*FS?7L?3b|ktUS)gC)_?fSkxESGAE2n zVG0*^GlW@5ZYNhPO$ux`9irrOOb)!3Y|wr!$w?YFX4A7j8%A5$k^EY!*Sx?z_Dz~tt@R4-AZF|f@XUe+wbm>IMxbV7FGo5IX*PWW)>M{%-SXyrUAs0?O;5z z-`&mr;fP~oVPp809rNEh;)MUOW27x?EgplK1SKTjThhuK7}=TXSko#?>X_^N-mqa{ zU?QYtWME+@Wa0n)lTC<3MpM;ZxsB?hYC|op+jSQX!pL2p+nPDEvC=;(Po#wjH( zZy|Y+tL}%GSkkWfB9&(&D|_5>?l_-)59E>ed>u{t+;o+Pe0}J%XhNQpL55jdWned( zWh!?o>-L={VAyyAhK-zmMtAwMpw%*Tv5hW`fSd`G4#tFBeS5K)b=#bcvhQ=A_z8MZ zEH0lJ_{`z>mR6Hf^DDK&56vomqX{hkvxCgZ(twfvpWCqgSM&ZKtehXdtRHW`F>`)# zWc`@Fzfb6|jx4}~_8%NsAZCt#nK{froZBBc5`Qss_CFfSj%{LgzVexsB~}E(K=Ame zM1&hiL|h$13jH)%(}0=efuE3sM2g{~4@H14zXA4BqBlW`X=!4RLdv_HVNbzc+2*l#?IeA{%us7b&>A!OOnk@;r{EkE!jCU2udd*0BZC!n3XFgyv{9Da9*#r9Cp zLF*YF5X7oW5`%eKjr)r8S`X|%h@7!o(V4=tbq_j#29pu`gX|p>yf>Jmn5P7}_nRkc zk*!bILk8bct9w!)Ydn#CPSaigTpr$WV1g4hg6(n#imvmQO2Ke~ur0Pt1j#6HpXLLZA>*@9?3W~ZgL)+2C zDhg^8BBQ*fvEZ3myjc61gCN)o{^nKlnswDYnPd~iSSK_|j8pCTCDbaQ-~K?e^x=4%RN)+a*V?w>}WOTaIoHb$`ydURUa^epq`)K z&$<3ZOR_rQ?QK-G-fS!8Jqj8wevS88{%i)9~ zWiqOMExZ{o+SflrE3EEwhk0EtU7@PE$mO2Elxowz;nW>Yt8sEtlqj9747YdfzRX&7 zT?T0YwA#sLNCs1={v_|54i6UXOXFbfdBFH?lE~}u_e>>|TJUvh6UzxMdBv7J4DQQs zz413B{U^2ufsIVyyFFX>Re4{T&88-HcCp!R(7>0ZpN_7)54Ec}=oaKOHe*85gd1iV(yh*>XonDR$73mKT)nUr7Ti6)xk-QD zxXs3BX0R)%kVt>knu1Yh@W z2u^wA$Hd~s#7L*at(?Yx8Gh(k3NMz!x^#ofy@}tQY-&hKpN(O>AO3Q*^I>u-12g+b zOmpkX1l8=YD|vf60^@p3z`G&haC~7ff|)zskV}sj6$r_mUp0m z-TT*5H9bd_1We^gesTN}XBR7#h~YFhZ|pv6g1>-o z6qwJ7)1w_L9o9IZoaRHup0*q!AKpa$nE z3mWEngtC42CpnhKN1yJfZznq1tY9FA)16(VoyEK;&qYNh*p#-dZol$Hlm8$9LSn~T zOTj|Z9`NB*=$Z`NA9F@uqd#gA@uAv1(E{Syf!ujB!vR0y+WWE}B9MjtB^^S_Kf4vv3VfWI;NT-e8ral3-8=SRi-Fx)w! zpKmm?vvroW6chXJy~AGhk4VtzXYhIMjqyoH+`2!#JSZ= zI(2k!pS+CchjzhX`I4;u`Jrth=;XM(dJC-{$J8Cyz z>vc`jIY>DuwEh@}= z{Vkdf#{hgQBLwM57Oy%1KQU5>-uDF)nd4mWyd|S!J)b*9lqc1CkT4$GD!ZvSJg|4P z#%}RU%!MxevAD|sr>}1IWRE|r8z(G?UQEXL{I2%?ul<TqbSJ&iK7EbC?m=q_Qjafy-Q^1NH5bf0b*11)i=#K{&=P~@a05WjA1V% z3}*1faPObI;(rs2a5NfL=S1KHq+c97RP&a2@_ryooUTKwh0esyQ2$W&c#6jfsif&f zh>mR$%kOxHV&C&~)INqfUCW|yG?phf<;N%H*O@l=M#N`6)Wb&|Jyu*ooLM$%Q~; z;b5@uyGJ4RwI4qjOYPecR}>QRzQ%tMU*uN-q)t&4Xba6m6;rC*&fBiJd^Tzi_j(O{ zst4OP-zzL{gV<3t&iEm@QxwPSd^VYhYaUsGRWr2xV;A>Z+4>2pk#BWJm%Ji8NMy;` z!D6c#+1R7XqA;ab);rTwGf_i)Wo9UcEqC~#=AFJViTR9>Sgw-{DmWT~3b|OIluL-k z)$E=*h#`{N6FY(XIcZJ%OeLFU1ejv ziSm%w$CAl-BUhidZt-`jozufAIK2z6RTo3V?iFA86eS*Yw!$c;6D#LCrKU-bfs~`r zG!Vv0YS!9W=v3%-of+3TvMw3cJj2uU=bt{?nR%c)q@5+G+UaJB#fFHf>+{I%#gE*v1qK2?u7D^oQ%KHOw|IO_nx&WPsnCI{l)Wm zlgt!fm7rTOf&&Sv51FV_1Nhb{GKuSf(4Q|3FJeC!z+)nIy zSN+skdSQad>c8+{_V8&%Mi5#P+mK6x?q5$6g=}76XT*&(!q*zj(vQ@+Z9@5cgd*e2h0yTeAT~G#V;>7AOe_{U^|q-eORn8Sfa;Un%G+?I zb3-9I1i%nB9N|4kKuuzf9neKE*JQX=dYh*26<$X$Wi)dyfR9mnn~&LK538zKP|0JK z&a&g0@KR7Qtf?tf!}61>q>jsHIGv+PC+XN#R-&3jUr}raBEoyyA?*9=YTp(ssw#pn1smUfsY9q4 zL52uN>t1UL`3&_fYjH;}Om^9x?BX++ZotE7Wqn?NxqgIBJPp*A? zWfxjyDK473yD}Y$b(KxtSo!lRpX?96Na^Xj2nbVBt*x76wiEO63T0!kXgcddE~gkc znRT^>-NhImH87+%i<<}u_J;C`Bqc3(TPX~?ktx?!%afi2v~xJ8+| z-1y_mHajFEvkVgU6DIXq@*CG7Ef4D5WT^a@VFtT*d=8=`a3+{cE7oOlrVJ)E^j~)N zUty@kre>Ltshk+&3X(O@FFRH9i(g6mYB##puH?SQC9+~D0a4#dI5}SwHz{rA=$~h= zwFIecCX#0GinAey-~}KKtcR9FizZGrxkmZ*aF<6%9bkB`e*VrLY-WBruf7zSxGQL7 zO16eK{|E;4do^fgrqJ-L_yiR+R1FqxHSvcBS3E$5x%*;(i2V5z9uf!;3rl zWrY9DY3e;{U zso9k)GxC_L+2ACZOet*$2?&v38|cicIg!Xh-_%K=^sOhD#>D0JF1I}dH7wNIO!!AD z&RgF3)0wSfJr-JHJM^fo8m$J%q7xKjhkX0TM`epji#$E036i7KO-tMbp*p-y2I_)t z&&ScD7o;YwE_f;Cxq5HTi)U>!MOVsp%Ez60+lR7Rq34v#!{Xo1&)b{?CLd2ti(J2T zVZIl@gFEqdZkLKrBD9*^UIhcPeeao6#qY9?_Kb=l57aOuML4dxo#ozG2BDo16`9_THpVPCT^-u6|_T={j?9ISyp zyG2vSwW`Tjc%Otc`}|w^O>07OODH`&eIHbrXfZ^jAR6MkjEAdA#fNet#=-SK;{tET zHhpb;tBAZjHjT*a98Tgx`iJ(7grTgDphh2pFO`^k*cxBQqs!MAAk}Us7LLaUK3O56 z`=5_EE0*dWpidHI_}~OIXm!bYAND~o+DHvtW<7mazwu~(5P8D*oMd=Qk;%*cL_50* zS@d@{>pwi!Oe`R#e?7tcw;pSeKb~L|4OB&)tPR8rtSxN*;jsR#s~QA6uFx{EvjAJT zfB@(yBg_BbsAl;~N-m(v-yGG9j|YF_sAl;EISN1p|Hw23Y$o#O4lYb={}DMFF$65a zBX%BgLvm1%pn8V@~#8kSK_NzRZ;}!c3&&!HX8DN!C z2>Vi}?2YHDGq^nSiA~)#qs?^9sc$V1p15PTZEDD2eK7FZvyM~kB@UeiJ6f3&k_sa54S!*0}=ih z1E2(S|2P^ziH(ruPd-4LA0>ErVD;l4UI9Sg|EY+N8zK?@=oolFQ<0 z(8G_$6sfU zkO;k^fuk+GxS5WTf#4q>;(vSyX#Q2EpXX5);HQ_>u{Hq2WBlW^u-s5;a zf`T4L33!kOg#7tp$m2S}>-NdHmikq+=Z*7-pLzCV^hz#9nQVG(3tU}gtiK!40Yo6G>6 z1*reX^P@eW@YoI;(C=gakFq=-1Bwi+KwE5VKhc4@0AlvEln(Td79WoTQvawaXlL*$d42HQT>l!vc8?3!9Tiq zJh2}G0Ce$#AK+to9E`^kd3-$z_b4nte>@@P$AJa9WM%-``q3pY_d>w+gF=XtiGhic zfrF71_{YS;NX@`b&cHxU`4^>f1atr%&_-5xprt?m2w6cO02pOR_y-M;8w6aO9{&i< z|D*wB#$RZR902s{Cq70Fc0i>c|Nd1M#K!S64Fur)e`yccYwKq|U;rMk(|>P|mGu`s zV0HZQ>ijo85F0bc&wV_uq65F^zwt3Ka)1Cc>1P^nwfl+21i%-6p|LUiLStrN|9M=P zI5>Xk7no9ppXFl)<`1|w{!JEU2GB3<0bM+1y8JsIE1+<{(jJqT{=~<@__NH+fa3ik z3mY@r&+P$LI z`g_0ZEWeBu3p?wh-S{^?5Cap_Z)lGO#ZP=JtUvb)0xnO#@&UlnpX&l~DZkWZV*5pA z5TFP@>kEJ*1Qr2)l7*Rt?H4{)hDY$m-(_a~_4f;6Wdic#{>;Y;084(RvHzma|7WIV zmY_-x)ed0kjo}t^GvstoQk0mPlUf9-(t|UrQh`N|eo%fsuw4Xh0&(ek=B4EW+jzjL z5!gubbWw;_uyJv6vT!y4y4B6V#mL#&*v%AJl!0Q((iK>B8d=(L5mo}KOM!Kob4F@% zc5!L009lEk7CaM5TAoNO`T LQdM>JcjE#8g^;-4 literal 0 HcmV?d00001 diff --git a/docs/HowTo_support_WIFI_certification_test.pdf b/docs/HowTo_support_WIFI_certification_test.pdf new file mode 100644 index 0000000000000000000000000000000000000000..750ff5ce312c40f6f4451cf0b9c14c3c6fd30748 GIT binary patch literal 36172 zcmeFYQ?MvXx23sk+t|ytZQHhO+qP}nwr$(m%T}Gg;&$DN=<4q0jyP{KX69q&95KEe zNg^*SO2a_Q3`H_jJk&kZI+O>+NI*|uXJ`q<%}pn5Vr%AXPQdg}N0Cm{!rIxykxtaw zz}ZCD#K_LrgqIh}$=T7wzy``ayGMO0_KFo|=ZvbGHa=SX(f~Lhpu3dc4IOrVWMrqM zhaa7WQ|IYbisyQqfrNx9=nwy)c;OqugcEg3(BHk8y_~~1%xSnT-J#msUEi&*2cg$9 z(fg)NSo5cOf!CLuv|erBuMOwD-wWMZyH2j(6(5O*$vOPGEP?w{S@z(^GEbIhtz9x-E*JT+gi?}&g^DE3 z$4x2ukIS`yPM$~WIVaB#D*ym&Q9v2dgBh}yv8klRN%tORTX0pwv6`#b1w|JKspdAP z?HAWvo)7u#L1S&lQwt_JJ<(`vqt@W=0XEot0MQ?TTaI}_UZ|&c4D(%m3*p6T+r}^8 z(3?iDdS1i)?gZO(G93sekudZw0r;UoqTQ7a3H!!yz8G~a+0jq+Awmozbsi6qV(KRa zOmp^9j4fjwoS=AIU6u?_d<9_(jq%=DEni zK&44>9yyV;u*4zFiyTy3Q<0^NGV!!l{x+sTG%t7DIzMrw0`VFOR0=XA)+l9^xk!{j zCX85jELRIRUZOm5`~A6urZqE2Ud_g~U*9v=4NdQAYpE=IDy(A}b{l~8p>$84Qjo|9 z|Le*Kmjk~>%C4BhLFe)2Ka-pb_%N2Ua?C~W@S)oxXJVc>cm87B2N6ZOcVXjy#n-*! z&ID`YMe}s5AYTfJ54vp1pgAFQNE2G~h4zgeuJe(qAa zj>Yn0l6Fp$Qg&8V)0|6{2eQ~Sh%8q!kTijTrKY(Qqxy^A9P`@R+9{(bFQ6Vls+|<) zcnT|bpKNy`fwvJTd9V{^L$GEsxV(ug+IacI<9@>C3Th+qhOKZDVlXyB=MR<4l?;@G z?PZoKxebWgQLp)LgsBj)X|+g6Ar~ErpVGktt&rOFr6%C}d8D5B0)DhZvGQIdu?;ob zcX!&F6b;B1u-s!nBBTUw$%yGHaluZ@5;ql(BrO1dQV=+y$da{l66{+mYtn&@y_;1< zlZ!&IM2diQjDeY72we;aSkQN4TwzRd`Oh1q8%x$dF=>hsQZqzgI`Md$EX><%v5;qu zn6M1LL-ocWtA`@yccfEyqwd#17oQ9~s;dPzJS@bQl2Hlqs{J0Rnmn`%NQS~0~!SMUR6 zOj=swsj1{n-DpQeUY+4r%ew~~CMvjdXjYZ8@Ei`J5>p1NF;t)(u@TweAu!12 z;N;M9-ti&nG6E@iu(=}EBz#?Lzht+` zxMLRO_T*P0>b}Q9T>Jb`w?`>t2P6{K#P+uPJg{-&0NepWwB%qa-Ciw!ZlV$yB;7lS z)YeYo*~=H16TKxy>#^{kmvARd0_u*R@xz873g!c8o16RioE)R^7`T zP9wlMlvE973;?Ga?~v7-o}>>*t)c)1pM^Zb&PKm5eZpBDw3wYvoA#O)aLrm9evF|; zWo1}*&t{yJD21M6V*)gYX1=F**m#C8IyH$(6iR2*Ad%qZPdk}~b}+G#H$u12okxb> zE_@NjMz{OsS-LEjwAdH{lY|<`Zh1+1d-x+o9Zqo_*t_xVfJ>qGb_#}QabrXySV963 zL2qtS0tsq1`G-+{T_hsb3@Q4Hfx=ot4+}dpWO5K?p~AGaRAS4ow{6>6oVz6sFQtp- zW=Um6rI+$BCmRv$UB6*MmSRl^Ulo2rR09&Vqq)+IWn|zlQ7pv54`FTYj_KByqIki; z2*;ZPVEgy`?7~{-uM+qHvqt$$gZLG70JPFG&K$cW#H|I;=yigzHkYazj^0xpZoWY^ zGvL!F3S(|&Bavv%qh-POt+vfa3!@`t7L-+`q=YR!_TZ@!E>`my@B)k=!BH$ zgiTy6j7${81nHy*oE=^MBWV9i^H`afq5cn=2lc;;o{A<%>Tx^V(<6$BUlCqJ$W+J= zcG2h0Uj#$}im?k)#XsRJ0D>!KpF4c5qqiULpBGEBo1v92OxB4vsjpA~M+s&4U;wpm&_wU~@^Rp+_^b zOJN7x7MXX)=Eok^9O)%vxLE`!O{=7Sj-_{`A_)8EBlu_r1N08(h8zjyVz$DI{7jwU-}uc~vp z8SJIXK3i>UiMVV8axOB(Q%*_Fx`S}z!cS7RoJ}6=vyq5}*{~TANQ&O(^u|QA4@xjZ zioxe%kB{X>dRL>q$GT%r#`9~3Hj?d;$Aprj27iibL+$zqL`r02D@va*J4T=|uJPZn zRdMBk%=XIVKMoB!W4*iOpa~*)l{AZFG=OQkyuANt3SkqDt97e>X#xNid4Iji z^H-NIRdaCWrd7z$G24+vek!1>v~54x#?}5?66Xd!HRy?S?fz*i83$)McPmVS9ko;>Md=mP zI%h>$3Z z&$!<%#>ZNP!NHZm{DuWt!jc(gGzK;_ zM)Z(<>h8)p>-tl1@Knq0Gmpt2&7pI@6R_gF6ucdMyY;a{?XV217)@N5_6$~a-tBq> zh1Hf-z@MkXFhGjnf~|X*MIMmZgRO7|PP2ReX5&@Ko3+~i2l=Jw-Wj_PsKu)SRwUcq z3u`sz?-6Unipua~H7CY1aD64wRU~w|yv}|WA;_P!JFgFoDhuuYk#x&tNzJ(Dac@_X zC5xsf33Qd6sItm6Fw;}g#-<@`OHVdO>-J4cf=_;9TraJfi^tGvtRTdlcnPC%zLYu< z!pJQUKM{VRHAZ!g^An+gqnB^pFrBdaIIo#}k_PJM|cYA^YG zQcJw{5?vd>aiNZ8L7I)?9?apYxVR3ZN*Q3~71UDlYm*`imF2G#(SqoNP`;6$x?AdF zM|18SZ52)WT*fuUoeBxHK7{W=%W1hY#)!*Pp|-4B$O(W_fA&~ED)f&F+aPq{74o>% z6@p4 zU+%K|sgco7?YbEYgno;r>`fl!RqEKYI0F{=)IrIN?p}Z%V|=yGsA4MsJuk33k}}pJ zc#+kUFCEbC{+#RWI&u?F2#O&}&CSDt-XfEJqu=d2-CLwssS z2BG$FtOIICl9S~UjW8*rD<$T?Sl}1hU5f=pP(v%EI91P!IUSbku)!C>g8g;|l&GokaITC@)2kXYFVZ6RAi;sGTx?w+&5D(e?T)pblz}%&pCbt|A ztXDJZTfnpAexK+VyHTPY;nGrgd}inzA;aRVMxTD?jC*e)+34kXpr`~!^}s9oe6TJ@ ze4_k|zEGcgxjl*vExSya}n!Vm-4r|>)eQDE{&)Zf5h%MQrseU=AEB19*WB|!ARE!z@|2SNqGrIINjv0kV>&- z-WQ$?x2|SByG44U`Vwe1t+wzUWe;DrJok%0^Mos3XzgB`rN=&RVMj#)>u1kZ(a(pf zDCp%t&%2T9VV4!YW1JJfw7NHqBvQGH)Hi@_MDJhbQYyH=K7EG6xn{VCLDev#nWUt< zdedV(eZ`%x_+el1>j86G4ClbP*K^zz*VE6bb;M&DbTY&U3_THo*)EdGJho5CK6AOW zb3{Qxk9k9q-gw!$ewLn!b1zpHwG*4?-i6m}JWeBtdu$0BpAQ%(Q|_fA;oG%d z*t}E8%8zF+83UN)ABV8-M>D0q3l4`fTPLetKh6PUhn?KbVAZ2!*sUtrzA6UFCevZS zPOnQ-OiZPfdX1}9PLR%8QVcIGw{vHC@MPWrSxbBHRptnG_EH?Tws#<&VZ4hCf5(*B zl1<|54gG=N1zF}8E}+z8c*Jo#KkLung+fMUcwu^gO2G`2xb!))4nwzD#_1_L2bb-l zV_06Tc?8l_*oRr@+4{weX3oYsbiwQr0 zqJ*4kloDn$@nF51AY8}-Aa!7Nm4Mv}F|xzz4be^9!Ia(0FHxUK@4`PRbKxS5bnu{_ zX2syXbYCI{WEqZwP(ZO^J_tBVzzcl`{mYvyb@#W-4UmibwOg+t@W7mN7N>#i9$W`- zVkfYT3&g2+`+)bXjV6HJI4pc0u0j95jWE8QFuk<({;lA{87%ee}CKc5l{6&o~?A*bqBll+IH^@p%9 zI;E22eW}H>2HEx1pq9`LDKioTI}8RJf< z%==Pv33^?TH|g88yVf;|Og>6&!#OlquOxVg*=>9pZ)i9ZkKd`c-m zDt2}8&|Sv+y4(@+=*|3zpQT-giz!!l9N-d3Zw+1&TuCU1WmMbXZ@DclDeZx!zMq4S zwA4OY99<+XrtwuboIO65Q=AD|9@uo;?3PQHL0T?XL0a(bqCVLFX3k}$%X4er?ObsH z?&ZUkXi8Sdlia6VB)GFp*a;rGy9}|FIsb#jf@Ri!kqnkX>l==xy46w?85vDE)RMSiI9IWjK_Ov8Sl`tM0NUpzfa0ksbxHFVe+LUS4^Qyyy@>+rB4SWSptu71>;C^r>h z_Qb2ltFL($!t5f*7#X@IYCeurAhl2-7)rJ*^?z83we&4hGs(z$#fz){9JOkd8*YjT z^WR`y6&{``3lLo09MnmZ9L@dyzP_U~H$f@>A8aqne>+?u0Rnnj7AOJ&0y-mu|5^Uy zHUBRs%=X{={)@`8|I_*ZqOv1uQgK_X2)&6t&j-9 zPUYVGRTNWdm+0F~-^`(xv`#i8buYY#FcLKbsDbz)W7l+m60k5%K0nM}od@7_+`bH>v+P1@MNB)-b#O)jS`{U6r;fZ;~-oYf8Css90n02umJ95iCAO)Wi zH;cw|Ad;%#sq{ZUasOHL0R|VS!VqTzzSsZAE2BSjO3JC2q^*@+vr~b?$ASV3nAQga z*F{9w6M~?$!UwzO6+k*8!kalUB9yh4=gho#(y^7DjLYrOWxh6xOC)8n3J3AL--A3n zCJRXi6CysB04XLS;1c9SZK>q-7e+%G03H^6vxqr=yz<8JNIz7E8zF#8B_dzOd8Wc% zbHw#ofpHO{6n+?&m;S>e%+<07+A6vd$_k@srv-axM#RGIxbmmle3|fIqH*(DaBcA_ z{3A14A;0{}1?BTootkAYQTg5<6TK4vy)wMxV^fB(%wJB+$H|qcx;aHX-|8qP!c#3_ za}-CkW%eOu1nf!-sGB@!ts}SKN@;)=JaBecK>l~rW50;GzgdvX zjvx9L@6T-!4IPW`I%{j=GR|JZvh~I-HOuvzy4@zZJJ9JPeg zAZ%O2YiUx=Yo6L+6XmqM$d1C0Oh5tMSM}`K>Y=I*`DMLWFC=Az9-MMN$15Gve6O~x zZwZxQL_BKOXe~S2_Nm!)=Izj5s+(yFr$K6a@`7sBK#bd+2g+adDC&<$V*0L6HS4H_m$XS<8Nk3$5y7zDXp)o+$)KmY{kyG+&vF?!PnZAU=y5 z=2jDvnO|(-jS!j{9*9x>4-9s|NNJdfaXawZk`S=}havHwtNtGz#=%1WzXk%we-DIz z(b&Ie>|ZqYFBOZ|{=c#@ zhW~qHk>UR-v-n^64u*e%BFyZ}|9hBY$JY9m38sVnr_0!iUDVxKquIFXfs;=c_)9R)t$#`$p)sO%Wbmn5o<5lLZ(5>F1kK z5GE&hx~HUxXZNMuidtO!2BVds4H?j@#ELnXIw#FA%{M!N8yIVa#8mCEHA0wq(`Z#ltgb!MOEq)jMnFz_|mOJ4826kDL-tI)l^Z zBRZo=(ljj@uB1XGiI;s>|sYxI#Jss zF~+cG;at^M_>;)t#1T_D%uqkqrp13%v}>f@=CyC5Jc&@X`oCDxl;F_*$FffNXz@nq@>Eo`x7Fc_4SgIUN`7+VB=D7&j3 z`F&t4f{{PEO9D!6JW84-BDi@-pVK90Ac$rAqeu9Wr=vfnWa)*ilDkF{R>!s!6Iy1T zU2+Qx%`dJ`D3tPJ(Gp6UCz3raB!#k2I*k`61P+F;6M*%2EC{uXNJ3lrwZ0-xQLx84 z!Ph^4!EI&lNh&e|I+v%d<~r?D^mUK_xT{<$nJK# zk_hjag?UyU@`Pne(@QAS*R+ZKxDAe<1Aq_w5qJ@}5coJ4>RAZXfxu-kV8D@{$8C`; zMoDF5xn1Uyp!`@e8;3a$8qGb=4_v5}-mTc!%F-(g3YcOMzG@&*W?oV5HL}OgP?3$H z8NoTUm5G}U_9YUmN2D$FZJH9%$5rQwgke&Jm87LF4^~>7N(SFmKAlS7NN;f^~>+5Av%fk*tFkuftblHOvVs_6a${QQP8-F z7h)3QQRXOAR?Ey(tA(%D?yB(c%|s~Sw~fux^iyC8FpXP;q12b;QlVmI!efmLM+1Q{ zkOr|tKXj91Qi+NK#gr{*JY1zk$s7=3To)I$ES2BWO&d*mOu|x`xNL4FT*}m(HRO`Q z<`!A_bE3qVHDE}%!>~F(DQz>3QjjqSM00tz2nLntagms!YYx{8UKk)tNFthf(lBvd zpe@T3^uSG1RVvYeV@jAMj)-Q)$jGF0fFwujq%>vDn`P5p?(R{l&Ylljt?kEe%N=hU zPjE7&B&=%Sz!! zN>X)jvUKww47_P62eO~qLMGg9@?CmLMstq7ySV&C4m`c6Zu2yZLT%-%*e?1xF zd=gDycAUCuAS!jwBNrJAGp`s6WZwHsi~zM{s?V<}#|SlD=*%4BN{j?1#a<#jt?vY} zL|G3ARg{M;Y?_f?hSX9h%SI7swUj*R+^{tK@KL(=@G6z}R5*sKt*bkX=u0Ril zAf!y*Z88*6%VurqJMCZ96y|Fr*75+pGO`jeIBHU&Yo3I9@?m}!pst*2JseOtpeHV% z&k#vbj{&KGt>_W(vYE^)Pc>v^>>dN8Hf0Z6NzM*X1)qOSL=n%T@8pCiD^akYmJ6Kv zYAhkLP>xgo)qoN)#2!c`h_5WAZ7hsK;HsjVyJ1Uff3@6DE^F4TxuL#nX%V5h!QHg5 zjl`m9N9ErGIvlQTpCP9s3s!;X-BeBOVFF&nF&9^=QLU1s0n#j5ZOVwYe83; zIVM*}iR7Ne*>Br<8&Q+9_nq4OadLl#&kdK?-{tqql=bnlHu}2fCR_Qetm4sbho&sS z<@XF_xgh-%MSWg$H7;Z*7}6WTi6jyyIa2vYVbxa@zU+yQUkec7}TzY}1@Uw}LoaMAo*y_3Gw~Yu%j8ABCo^ zTT__oEt`5xT*TxiffiOv`{*}p)QIutXZRWSF9br>b zeLeTjXMWEx&Ju2JFM~H~{Z^~MucFl-?>~)h0?!L!iesGa`|Al~^yB*Cz_BjipVas9 z6~$WB2Q5lvj)4RFr|QmZQIC;pqB^d*bi)RZzIb6XkHT4J^Y#hlqq5ft~A{m zAfVRkS`8f6;Oz+Ge_^y~9pAfki~7h+t_2B&?55YmEL`y?7ES#48I~ zIdWGY>!%i<4qT@Wp9V5O<7R}`G#$v)h+m*lL@qokB&zHs!17>bH;OEise|IcEr_g~ zBuHjZAtNgT6&Y~@Z`;AoR#|Ct9jaV$ zv#x~nf2j)6z2ah9#qDWb)KXr<>iuE;h29wu*Ll7SjBG5yj^NH+A#Yk?#{-Xufc8k) zEpTMl(R3oVoY%x*U2SEZA#;bQk&!GmB@TOTeHQ>RBPm=$oVY0-RbS|oRogM(i{C= zBohl#Jj)o1GX74q@IkSd5wgrfvg5amh$Lt!6<4-0uudR9;s;9DR6rLd?}2J4O5R08 zFD73JO1=w*Hca*|nG6J{AQu$aNJyM`P9daPx#KdzOo?zy$QZ|1xTc-`v|>cjqdkYW3~?K9L1=&o~E(%0+v)A#doDVK}o^C?yak%Bqe ze2pIuAJT4kP5Ay!+cS{wVA0(x=tit*K06jYgc@~%4Z@=io zTRu8%fKTi*e;P!Jzxd2NKN{w80mLZ+#o$Aub9<=Lk6)tMmia1yogESVT zjBTlnkgW1Lc|C{*RZ=6>($ZNdNU9JrcnGY*g3uUt4Jcx^U_5xKKIP)IY32L51$vTJ z1ApE0Y-9A7Jm=?OO6JHbZCNw5{YzPOdbq0+ziDhi{7dHPq+*&iW#+Gbv&SgdsCje7 zqcWEEvU|)%@mgN?n|e1Q^bC%CkO{|I0<@GOV^I-n37`?bFhocQ9RW2AjB z&=!urN;q&DA9!{N<^mv0Aw)AQHKslPG$5j8e!m>oKISGR8VSz4U_hES;8JIgQQ~9~ zEc65nvamA@~CPi7&#}e%XjRb3DaJ;Zn2dB)kyE-FCpQooTZSlZUKa?xKOr5Z@ZP)5kel z_M%N!9~A1fSdIx3x+&Rn>d^&9&P&0(m}-p}{)Vh~v6!}Xn>x2By#J;_^S$bB`RP|6 zXilv9^3j3=C)>wNW@>rtiNH*SRw3)GCE|WF03@I=ABW1)mYsi9A1x2j4vdG}&z%<;URRbya(lGV=iL(9xAW#( zpI2qN=(^J_>=EA%-B#$u`RA0^f~}*Zw#lOTvZ-Oix`55H<%(--Kar;)p6NL7Fp)mz zA?AIw=W-NvZgN|;F0VF4zruM7n|gwi_PNh4!8jvH#oefq*Tu0=g}>f!lC`y%wm|v z0#V%Yn>p#^uEcDF7_MqnjMzYxjpypkp~4}JH{D$FLqF2)AQLC*T$Kx_lqfI?=zjH( zE&E~UkS&J2&?2mj?fy3XX=sxzyU+ndbVtDitcxxCO{kLXxavk)MPNxG_T&yh`+%rc zIj>lj{2e{tAsFdN=(HsJ26p?pMmu|=;B2e5L`(#e8>^0f;WbmiD(Vch0aR=c%g=St z*v6|>$Z*EmLB8L@AHF7wuOe&W=V`0b`?S#F)-d~@d>w@xWflac2EnK|LOaGRj;e(~ z*`U$EhIiJY2sVTGiAQ~fD)yjICSb5k4}Bi9pe9y!qaY<#jMf1}Y@F5sUTk8UdD9?L z?B$L8MKC36{U$)OpkE5#XLRN9kyG;7aM%s2AVO@IP5pi_NNizig3bJGus~R9R*VvH zbi(R}fssG)IVm_>u8;;NhkwUEt}ZGFsJLsLim9y_tCxXPrw#~KzT+9e*Z-ic|8W=4 zbcO$V7`yuzI_ksO<>Pf_!udk}DwRZA8OyUYNf?M(#H)4kE<4_o5l#I?>T;t>LU~g$vD`@p+WtB>tK5DFXhOOE0o6P*6;5qPfhM~) zG;m9Nbx5nGd1XkaW_fi8MT>qFXf2wk)qylk^fJ&N{DSdMQX;DKVzk+nL5)anOGd{n zv(4&R5uQYW$(yWC7{OMlghPmyes%LUqZY#k=@Sb{lSnv=csL3L=mt&lvhk#q9ul#Q zK7CW^T-1(mj!)Qf9RZOFQtW1JHjBnsxC_{pC43}xLWs{UZd0Q-Nb>Evo^IT zCC@3g+V0$q4zt@IT%XSuABp>e-~0~LGono-1^TTAW!99T+P6C}q0uNi0lHinulq7a zU2k5`6Kvdl`}`&#KiB>%xVH@8Sk8S~aOe5Ldf-z|eJqjlk8wah$9^g}_eDTG2mkBD zHU+bvXyD#6|4&@|`2;Y^zdj_e0M;l6C@~1J^4a36?`gn+4B*}3xZeZP#Qwg&;lPT` z48hT-{HyE)=Ky_2NWKJ?f>R{T1h@p!ipk9*U)Ij{4&M1w!{D3{CAbhPsgxJt&VDJ% zZApZ40+&Z;^6qNN9{z?NJsM#t5n5ZyS`{7V86$BN5oTxae1O8A$AgII22nqq^K-Hw> z{^jv*lo$#FgQy`I^a7s>l{=!)tMiQvP;w?8<`cmQ z!Du}qD(3^z^cqPD#E1S;>2XohQzX`tsn9O8*By)JLb{!dR=3%X8+?UcKHc5UDFPAK z%maaGLPu(zsgCf=9^StXB^-1|ST1chB9pbr0&Y~=$)cNG|*WzalmjzlV1osr&tm1?w1U|CCpi%vaYut~&7la0!8Q=q^Kn;kl5v+Rj0<0&dJ zS@g|Z+HX$zS5!7H?%0BHA9T5XUDwpk?)@Ha4wT&WI_rA=OedDs_6=>q?}oA9>#d;p z>UajdC42c3D;I5YU(;q?%RpqiKS=AoZE4LspBSHy?v_n zY_Pq?vKUeegSx!3y8a@pc-aqyongaEWc|Af`)*x*+&FoesChw`p)-DT4rA|>X3R!X zwCmvJY7};D&$)N55&1B=50$=TlT~xc{pyqzD-_rNy zV|I31GFnPPCxj|`VVVBm*?w{Pn<(4;+xs*=CW+4yOb=g$_XjVXs@KwmT|I6rBX7(D z8W*n(9N3qu;be=xcaF_UI-y(_7>~|gm;EdR-_sxuJyF;EQ80oHw(p}Feb)UT89lVe zKHX6NelnYLujp>3IW}f6Z?3L>fmFYEETh+m8q^(#}S+2_V02+GZtQarOsGGGYn2V}b-ud`6qU`|dfpGyjt(?rV zWnldB@80xjSx&O^b;{0gu+=3M)zwge{97akEUc5@0lmREl(yEcfX*zLE+av0gM;Ux zs}_6IT%KKo@Z*hXPUFEz*jxBn^@xf%ore)0@6PdF^Zn1Bby?R z7qWYwk20Z9lUKR1aJrNx@W~U%IVm>}4IzE+x?OAYvx{lVYh^FEv-qju7=OLZNU2$l z6Mq-P?~M+?Y~jbLc2O?ZIc*S{@8`hz6gT%_BIf>htlbxFaI0}=&J9zWm(2*2$ZW++ z=e>I%IH)q^5_HEx4|GH=$_eq{qx*=)-VO}W1iT4e8gzqHC03T;&|MgwJ3VziD z&Y|?ZKVe{Qk%7D8JL(SA^3+ebp=lXswwYEpS85JLGR_-~=QK#clfD?inSIF<8@Fol zgCnw^Tuf|(sDy=={J1GC1&8yZ};Ts$z$=SA-%Wy$2r`3qsqreqPilKR$d$j`rpnlnfatB-BY;t z<-@O2JNVjsHQotT*6CR#7DQ-@!1Oma*&4Hm9gXoq7IL`t>%H(z>*}RjwJi0ehM9+6 zh$$L~{$zl4pu04HZajZ<;CQJ11OObk{$2oUIDQ=fZoql){Yp7tdsYB5AbK2sV}MPd zdjC`hKz4NhGvGTOP1u8!<^?&XnA}2@`twTw=96ak4NT3{8%q)!2C3P{W~@a=9a$M3 z8?^%9Pwa8R5@LWKfOO#gW^GCDwB&U@@+7u~^IabVlC%!LLzsg)?_ZE_E>G^i^4pgc z=)nJcM|CUpUP@h6iA21JgtmCe$;zYF;o&oQ-2{?4o!!I9%~r8CTN>`##%EByiytvW z3^lV|)j3zmqGz8Pil?EIo9S5C-k{H;v+F3K@u(+F_WBGA?E$Iab}yS6Z56h8C)JT!9xmY1E6Vn|U2iy< zl**AKVrWE0A~#i+N)W8#*T1at`#8GQ{aoVe^NHwyz06mTlptDcQjEk*^d<9-hw9D%1q?uwW#> ze`EopY9MlPMYyK73?uCFuJfk_E|C8VXk$xHm?TX`g+IPQ3;uW1;O*r8?fopY#A7UO zNN2ie`}4tcpiK2|gxu|vb#mS-RpZFTq_qgvb3VFXF(cNKWet{u(TSEAjlwFYc`zUm zarC@tFe%Y8rT~552t+pGXf(ZLFq0^|N$`QRMG0al#(_25S2!Y^8CHbJ{3JzYOluQC zRL>lQ#AebWf*2ROjWCmCa57@3IWVH8Rsqmd@*itnx6l^vS?TDDfJ?9QcnFHjp zvET1Ehfx>qL<3zF0aM*_ThSck@$mMwQd)Wh779uFpk2Zrp5Fkw*!dJMvm1+^HIQ3jF>_9OB!a~+24S}I~r{1SnJu=OH!I+X`*Qse##63LFj>AzYLf6BBZo*%q|r?Z;$6&Y`0Q zLmh2to|kz&o`KzNe}hVsPR0&`u!oi?2}79(!PIDzMdM~G5_OY(Nqb0p*ozQeP^NRV z`1K8?Khm3|tqI$a!Z}4japKDg`QtJ2h3nT7LXeB&xH!*uS$kd!HN%)X(~}cy4uNi^ zdHq32bC{JNc(m#_N}t7SuyW?{S2{)<2~OxW;e<{QsKBR9xA!Hu z$2S_p@vl_oWi(^pjhiU+HWOY=Q;cr5si-27^}k1NpO{&sli zIj*U_+~#!jd{)}n>_pJM6y@Ie!hsaWQnffn`|GM*2ycFUL6(*%5pvuMJ!4wF{R0o z-D~G~9G$ST`;gRg)ZcraPPhj%4Ch1~ zIOL8EqF7!>?_4dZ^9&m^FmSFKH)=k96sfWt0nXKuw+nmP*(K{{E7UF;PfX9Ub{3J~ zbDY^?&jeR`L}8lDY3=SLcF@_SS}kY(d1-x|<9q(+Qg+!^N+yF?=BUR=8Ga0K;stwO)Y&_g z7?KR$SME(cY>%%tkdVt|YZ%9{OT`qQ=WyFmEu*7>&jT`+_!K~k3E^-eMfiKODkD=W zq!$MRb*y19jX@^CM=9rV@N{xGc{ZEl;&j+24wsPPlIZk46ef{$x>o%9Uj;^O6KKlF zmZ63(^fzkOEKH)c$2{2nYUeZzl&f{Q=jiI{VbYvp@?14HYPO)|00MMva%uvULF*R- zD1y=p+ig>dO6ab?L6b$1WUSP1y0H=UR*4>w$kr{L(ann#g2J_|L;`7Gw`e5$ z%N7e{dQTX~>#||aY~x{03)`i|9w)PyMmbJIwmZJq({^&s4QLUT+jf~9hwycG-;b=&yE?AhVz_DQo=j?&C|dsAzvS!VqW$*C z%!_Rhw=`D5h~iSXeTlO2F`cz^>3qocD0flKVnJ&0h!!Nabav;#n%g8VYp56Q1tL@w zO9jdASO(zLjtbS`zT`v|hs9eF}jzp@SOpn_I~@ zF~!y7{o1z6+gm8${S(oZ(aPiHRvWA9l6zyHHk-xxne_X{|1rEkujB|CMCdEsFdUiHs#`W+-hMB~fO;PKvbRWEz7OtqBxc47y1@Zydl0t*ogZ32KeD zPi;R7WJY5@3RFf-Zyi8{#%>+pgZ2jWweSn+`}}JHE|fM%*XFMe2tC3lvV~I*ki`F# z4w@`8?1#Yk^J*mRF=*Sth%IrNYhnV|cpgQeLwFN0fb15Cy6iTHnq_^lWz&@r^kj;S z@a}rbMNS3JLDX9HtXd?X5^v|^gcr9pds^ilqmZX|{v3JV3N~x?$f(qvvdd|g<(Bsv z{+j$6{aUR?HdIC+4+cwgSN)pJR+lN19_@-za7lrpMJw-d;>EvP2=-1h%gBXIFKrOs zwjFhqx@F3e8Iw>xDIY&~fn(YvHgn z(kg);C}N5YhHCQA?Q4E$(;no5W|NjwJZuFMtiEEIwq@Jv*R)e;ZILt4F`m>jQlx#5 zk?0k2raaq|Kc@?bwB4`1&3_(JK*$EuNhn|kEn;q@VPi3|k|?p6d=#hM{*QSwIC65^ z`dbb^(Pe{rU@tl+n9bIBhURX^gc&tl*io{&EVqP?{n_K`0!5r z$=MTjNahxW{qP-PDQnb%0m~^n#Rbg`GsbDnTNinB?Fv4o=@Fwk)dUCkKu{+x&*bsZ zeJcjd^v(p zVFvvEfLsoBpp=YnctU0jU(W;xt(!Jm_g9vpKru2rj6 zRjs|M8oHl)Ho+pA+z=2fO6YbFbQXO!a1`HkH=N!r65zWP*+lE3^+Gs&coOI!ahx}4 zm6_n9=r6rvdLxyARgi{cJXwU<}!K%CLtHnt;RZa z@DFSk+*_sYl|aTO^*}iVgdrniTT=`iA2Cu4936ou(w3H)u6w3WF?^ym7e?I^DONZ!2R6Xx(Dj^fRbu1kN`OO_U~G1ofq zdaz0KA-nlo&&*<?t41k(?$A(ntbkPq{}q+NvYZ} zFVa~Rhh%Ud&Y|&0P-(ulFH4(X!lJ)V>{2~JI*GSA&3(Ui^)1tSTB^1nB|&_Ud~F)g=Hg-s;_gKCLQf((+Y`pWgxyblf119 zVKa&-Gnw0eQMKb5n@usMk-<(^DdXHcAP~*CErU^kxyY5mod!|_-359ydBj{9vYFhn zOb|~9@8;hYU8PSIR+r4Yt{SXj+|MHqA!pvi$XoMlF<5%NfA7*7`k^9?|L3-K`4cUK z&g7a%s=CK`B4&O8fVwecAsr9fzMoHVoJ{!pm(WI{lqxJY>qo7y-rCFNz3PxWkj)$K zPzcW*C2?f)5KNuGC4Dk#MSh(oKe{cr^}cGmGVM9%py>miEb*x)za8DHLiSYdsK>5l z3POwz$e&hio%k^&muj7ps2S|#`1_;l^riUwsg*4Fi)cR0v29l-UDncWR|cf4`bI0+ z^kR(TZC8dr|L&Wvv+;7l0f zVIHs98ha?)=$K4SxFTt3FD^`umlgZW4(uN{(ccyA3)$`ai03;1yE?DJ_I>UgbH5fg zG!(9gZ+G?>+`&+N(9YSJ`c)q-^hWX+)MwW-H7@6jvo|-=!J|&HDR#^lZ6e-;Y7ud4nU>FP!=P_}vi^)+_6 zu{Sn=xHW7pbAEchrije>YHLU7?EK&>R~)nkT2*slWN}=5IZ?cCAZuF$S|Ef-g;US| z(7j=niF_tbv!JfqTv5U^9RB5XQ{nMr8r*LV70qrp?0Y(02UZYBjF)7&TNR{RZt57i zuu!mm?0g2L&a~?t7$N&9;OP~uU8NONQ?=X@rPo*_P;bUZog72FvQp&Js2w*&q5Otr z{?075*L0=a$l>B(-t4&2QdgDJY|8N{VU$!&%ug+fj_dWX zwxlN~jG-Nci{a-;<(Xi{l?GJ<}eYf@S-c6Q+%(Jr&5|HK!MsO-jbmBL*4v)ZR#do9;R8gayZnlsgf zcyhlQ6Al!d&R?v#Q|4rZP5cTiqV&2i#9%KX-(_~Gw@fc!(jT}OE!XY4$m`BIDhyT| z4pB)YtdGL2TU1I4SNE+Ro+*zz&$h9bYQ$?QrKC3CNsE)m-Z#-olB*lo<7yVzaueCF zLB7FZ^7;IQ@q$f7xRZGjU)IgUDte`w##`WCKPJs$z6U?2q-Z;_GI`+Fz*$heRsCa~ zu)}!`7SH@S&(ELpLpdCzhLgi9bI~g8ACERVKPMKBQ=9IgwaWYQGoLs0Mz5^Pb*4sK zj}hj!SUWG>30eLR7|k;yw6Xb0DleJy^E{~sFQHt@95V95?!5%~SQ|UJtTFpv7VcB3 zy_l-(rhzZ!;>xP?yws!{QgyQnDo(aDu5%qK!>To}`2-I$8f0_5_H&+BEl1G2m8$V9 zJ5YLoZ6?e-lX8o(x$>pCaoZEsIzHM;_s90_RyIijReUCdSaN4Ao%4HOT}3Wf$l~V+ z7xKg8x#zf2jDinIOX`gjO+_NDN# zL}+0EK{-NPq!iVPUPrmEH%Di~E&E3)(?`by)ZV}iLK<%b5@iwJ$)$>?>9a@6N2-9I z&uD`Vjra{eUrlSTO5Hxa?inKS|9Oa?0BN}>KNAQ&^7Nj}JN*TWfZ!sAdG|*8iXf(3 z5`~7hhpbYCwl64CpD<&1^IlS)PL?I!%XFm?n@o5QowU+YmabF2yFwg_zF<9+S_o;3 zcZX~Vxujhg03w?oJwUg-AM`>N=8kTpAhuMHm7WDwKhViWOL9KXE6C&eWz31?notzl zb=u&l_fey?S+pj!Gw&&}?-Q^jI0l_mq3R?uzCL@YfoTAt_H1$ZNyaTJiLEHQm zx{B9ffhpX0ITwK4B@}ef&4?1V;$6M2G_-h7*SH4VwHI-(fAMy-Me!p~8R8A{1t?G>JS3H$mdxha9a~VPhkBjgXnErOZKTUb zG~_<&uZias;60M+_{K1wfN{%7DewEL%TVbqnoy!);mAAL&gOS{|YCOL9Ny$20G;wFe%8fB8L?OF%&WwnT@KW~pnaR(_Ig{$~E?7w&RC zq?+v9;`rvys${htJvGzz-2Q&XM@v zW9VoctR`DLpKc$nso7-NR<-`{NNEK4-g4G){M`LFzh`qX*qm?;~Sk%_o!ifsbFbdQBO<&3e z<^oZ%fnda?Ku#VWDn4GI0f(%!v8|Pfn7xIq85IDHL(Iv<%-)%bmk)>rqb~iUz{UyW zM&pn$c6e!KWnt+IZwF&XbvCopq~e7&ft!aBcbjp-tit(X;Pj<`Qpy1T!aegZP8lv9 z&i}%B`qxu31~G~e$pD;y!&|iQ*>*HR?$RilY}@iE$F0DmeQc^F(|a>W*<+=gSh}`u2u~;)Xqw;i^tmi) zIU+4^njXH#LB2Ns7;gU1oY|a#E&hP(h6>{)M!TiwaUg)1K)EBoWxZKdW)TyVg5Xadj3o5ckU?yNPg@e?Z%u+KTXGyD?m5 zm-nkj7+qW;llK!d;J(hnh9y_hJFRPkZVvo(PV@c2pzM90w08F`(H(swn(Nkw)M=}f z$eiZIc$@>1|H3%}xk10%{5d9g4r3vPJL%s$1l8{yL=BBY1MSM0nes`K;7vaO;69j=?NI@vl2aZlMY@B=#E zsAplK_C|}M*w7i74~0gGj)a0~0ZT;mW#lxrA6Gk|A%<^OEEuPZY+C5L-Zr($-x^k1 zG(!Z+OaMQj zB{D``6nOrby#8W});}^G@A1Y$D(bnaS5Fu&DUR3d14wRy4i|=OF6%Wa}ro)U0)DgD{-e|&S$3>Bf zKV%amdy7oTyc5St$#hE((brg^*fI5DvQ0ih`H{$BTBuoa3PM2jLe=WiGsQa3oW0BCd3(*ghtm} z@ZLXm#?VyEwQ%6cK`^7OPrX8DSC|hB^HM!%qbSi7lkCm=_jfa6;s69)?$`wP~D z-TuMTHEjiH7-O(%LHQT7x=^WySVviu3C8Ki17kQR6J8QwW;yykN`3}9R*f~(32Wl| zxQ6B85EEJ{4+&ZJ9(wd+{GX!8F@kDP1Bu>{FSi)x^7mf{ex-gma4|qx zG}t_M>J53`6xCKPJ~L!Y%Yn`JP4h#wzE8Qa#e=&Kj*CAGG*nc>{gs`CzI&YH2^fVw zq_J#Or2&np<@qFsz(6ExDu8vMQuw)2b;<7c5~q#zt6y@-(Vh_UeVQr_Q#I9O4YjDb zcNzSAE#w?RAm2%5+G!Hj;ef{Fq1<9RQt^ei)xO@hEVAmdj%hXQe2~FICx?wF)BKuZ zVI7*6cCST1N~e2~kzWXj8s{$4QIxv9j@!l)BK=jL6Fo>i0rZYB82f0YIq;DVO{}hB zzAiQv0+9K}$)S=?c;B;dl*<>gQYw7*vuoc6kGwW5|hN-emu|XV-`jXitpey1FjQMv$4s63uIOcm-L!x2%ZBU>2#{Jxum4J=J63 zZAEaw_ak*(tSW0XYzJ8nY7*2sPGW%lleo9Ec3TguP3-({--*X07My$~5>sld5oWqO z+#3`_AS3xvCW+yXX&~E#g&<7lQF!lehUDn~VXO2#|4yIjC!V-UcN_BtmT#{_hK8kd z=&G}GxMe>y;%b$DO)F+8_7&7-{7%(#QoQRKcbUr=!LgE}eA7d-Qi2y`S4Cv@>3r2- zxhb1*3uE=i?&^;e57~tX3aD2-jW6}ykoYM>Di`l9mnOF}*v&n8(#36_ikZe0WyKWf zd@|_Rl}`#t^scw?18Z@}+j3tzE}9QEqAhwAkJDw%#0VCoxp+I#-s@F-*nP|>tDZ&D z>!I(Ht@IUdMhi6-eOY5RAubmui7BsoIB|0jucTbY~m!Iu`jVJ6PiwQ=r@z(o5p@JZj%+#eV7-J zE&kR=>ZFCol<6Tp27`|NN6&wuXd^Il@n%xL)Qt#Zl{@r~V>Atg{$%=4?WK&6SzE}3 z_41Hex`Vj$J=(UYpmC`T1N6wsns}vLa*n8Tc$fE?LRZ1MH$lltRcQEI3Sdk3DnA&iwV!f!K3mfIY9w`D9= z%hU!xeG;u3UlgG@Lk|g?8UkNp%N`Yr^LS`w(xBO??T3xgffq;+4B3_nq#DFqSb&nP zPkV#|njp#_a1ewHJZkCqx|LH_yFxzX-PY!Zl0K*e5bP>d0qzoFl7d1ecg#4yswGyq zNFLCQk28QY61|0EAY$~|ecbg`WC@)iee!X-=PfN*hLxMKr-+D~hTFuipFH>i&kv@r zquwhU&#(IhLYvPb#vb_3*%gI?kSg-jPo(=?`qv7)0|yGnSBxPeq?k_=`@Wg7P4hR( zQl2F%G5~&>$rZhieb2h2^^wo&y#xVKg=jsJJGuh_K-XyGaf!|nptGA*#p-?k*$FbH_S9 z($g%R)x>Y-<%A`VPgkTAjE7hFjH-2sq!g9MYAkCv(--#-MbfQ_t$5Lq4h{WpYe=MB zZ)J8aJLU6(m62uN^ou=MkaF>9Ya8nGgRD;55_1_OOyDLH;)jD1yIx3BzH)1MH<0~XTsf% z`9eY8#e^Q-G2F^M_&OR{W@IvM7aD2Zn#Z?NK~rkx6x^%uo$2{h!_|wxn-TU$c;^-Q zmT%K~^)#^PjehFwNJOfpr|X^`0jJ~G<~}SI`(jME-}+)#(7a;h)vF#I{^GgxRgLd_ z052cE8xW_L$5F~SMTv)57BhRr&IV)&qT!J-vpg*bEv)JvoY~lDJ9MH>L3gPuWg;xK z>P6CF*JzAF=dh?0>HXBJZ}j@tCr}+uACfTPOLjp81gka#t1c@6Binc!;}s(PS0f#) zXb|7!6)Aadbh{I&PYd3k#^0Q>>9?i1-`wg!Zg=Lc{1h82e%y88v*^uOFQw*3+@DS7 zQTkplPj^#Z&3i=%Gj~m?6;g=rDZfpX_MjcM3`MKc$Ks!0s+qCP%N;ywLJA=X#>Wy$))!V8QYlq~ILx7f{o+br`kXLx?mAGFxX^Y$XYdx|JkUlusvp>_M z5(mB3`IJM?Pi>f)a*lob=4dO4o`pmVG=g|8mcG3Q?l;*+F|R>sEp&hi zALBu6x=7=t?om98k6zC`DUbEcIMDgICSfVRQ(rwXdpTAY79m)**%ENymV|sjyoh7{ zT2*Iqpegd&dqa_GWo0fiCC#dV^&m|0)&BE0Io$}AV!8O< zf^I2MpoS#elN)(Ew=fnwc5#urBb|5vX(iK!B5C^`zvTt)7{~kFn@s10=Q4C}HXDbf z`*r+4(mwKQJmRC8(Ub7Jd~w#SnWt*HES%nn_6+B!VndcZWmrrBxdH2iOUtmi8nOvL zN_G@+Or5pcolTxztipC#ex^xx!cF)ma+^th)2udWS(7s3Yns_GudJBDl~X&kMx{*+ zUIY88y8aS%(p1*udaRmmd3*P9Ogwwzp)>8K=uj8`_T`yp(8^a!dX{;!RXie%4pRr^ zfjs(GXB!W1mx{YdHa90(btv?2Ki#eB6>Jdroo!2ON;l^Fd9hBGuWuEnlR2$YP;ZTO zHc1wCD2m^f>(>d+X2zQR+HfZ;=WcEn3za_SZyuJmwX0>;KWQnT;N5?ZioJI#I);dV zt>Kl?1|mfP>6KQZt2B<@Op7Ozo)pIMeXEV64;H8(zc5|=>iEu2#D^=^fUh=ZcOVCk z{4mw)E{`SdVMf2L>Fm_7h{t!en&cwPgPv09?kcM%o}%8#GOD)eG?xRg808Z+^%DP3 zZTDO*uD^P-$Jv^kg114_W-7qop z3MZ(XK>KX>Uf|wdB{|kK_Uz!4&c}I^h#4Ks-nfe_6S#@#^03)t)D_x=SWw$obS8X8Dt|57jPxMqhZ_D#32)Di(|` z_?+)37(LCYRdwcV3zC0Zesa;qe3Lcmi(h5Dsv^nv=NSA+_+ zM(OBZ*-?g`mDZr$ymo4}A|!JZt4DVy)cEnv2_ZA3$0^}N-?cRX{exAt4fj?-d3HZf zo?CtaO7Tpx_XxA=ImyMaA84akh3pWoZcf46N< zN{WjM%P&_Qo{F;VPLPX{_JM@FujtvL~gfXVM{pJMQEKY5IKo@pc@VdS)$BsvtP0th17c#VKI zJ{gE2f08E>Q-3Vj(>9W!!u#>nRR{g#ZjojLi=n3eT9nQDOok!*VDCT~(k-7Y&Y`VI zOS)a>te`3eG90s5i7z1qbpPC{f)W3DdHfBp0mjq~fIf&oB7^9Ai181ifzgFP=1Gj# zrVV0y1bo=$D5+7rwDNnn+fq6pwQ}>Ui=Enm&>NfUq2jU9#NL@#V1#QQRcZo+1ZE3$ z(VoQhuakVO3qSeXmwHanrj}o>wD<^I)3^y9t!0J}CyPM5PGmP8S*l$uLgy04Om|kt zF!yA#?()mEe|mJs=Q7}5-0BpPVo@}$Gh0ASE*j3%k-GdpmnXKFh=k2@G#<|tGYym`d&Xn4Dv zOgFB7WOjdp)v5U7Rw#cLQ@dnO_Qm!pJC<*3DLYE;DKraLX!muGMeCaXff1Awv+yS<)~FR*9Vgjl5@ zKwGtly30(|qhiW4SstRQ&o?hhX%)j+Rx8=O^E#sW3u}Do3?u5Kg_#*iFRwf&*62@5 zThwa7uAih;ReN{j$#cT}n=3WU%AR-K5#)Rhxp`GL$)K41-CEk@v@b-n!g-n5f5xhJ z#1ZF0gu9}&-@h4L3vSv>y->4(kYm~T-NX_urdco6HkDb;ceyGnvNbz)?s%r%xx>y{ z_V&)Ei6GX5rKV^d^-pExrQO_~Ll&wYX0hj81q3#K)w?b zM^aXTFeA06lYw6Gl#W5Bsz3JnCbgZ#)&;d2Ot)W{1HnWD84T3vU5$#^a-TROgify1 zNt3bs8hyPczgMM2C(k@&-pnCmV&9sZBwWq-&5oVzA2z%14y9sshm^LY+4sY=XyU<0xF*0p{fnTud(2qQ1DiQY>b5$k?VWRiuba z!8qdfhgaD}8I_<9i)FH3u+3D=(V$Z;M_L^+psg(8GyKXU11Kt+&0@wYj<`{8iG;XH zC#&I*^^;$fY4`kW?(LOx#aS*OTq5TCM{NFyMnB#ZXQ#YjPVrcIE%L1KTBC`ZGG}`F zJil}0YG;PesgAF+oVX#$8EOBC>&>hPQ2SsHfdMO=G6LPtAe+o!AsSCXx0{xl~`AI!x(2(D$dg;t6;H>9vE)(1`V- zl3vcEBI0;HfTU`6p}`{ejwkUvBCmVTnSQ9p5Nv&n9YTtl89U{0%^S#jE#DY_eg4_Q zLcO~Iy~CyF8I9rRO(SmN6&u(eda{YJW^af>#)DeP&ul6*3WKRJc5F9_RIHG)@PqK# z^_D~Nv2=|4(10wJdI(;8ET-4S=HpkzFP?SCqW%i^{c46QERT=nQjZ_kuzk~RZV@rp z)H{8ghXh&4d{*U+RSWu%! zELN;f0(4Rnni}`)wDQ%XuR7=rXO=P3i?x;9Q`b4jBxo$G(~##MR~=Zj#I@x+BN_CrxuuoeU{JV!bU6~7riDu+SQ3=Skn5Yfnjd3 z(asQ*_>M;`2bFu!+m<@*$=dfVjieI-_I_yDNaC-CyB7%y7$t}74I|EbOs786jNvSS ztVYWFkzX==$ =oQzosVj8_cI4hh}g_=2&OQ}4I`K+p(9j~@m3}oXK7}bBE^&y?S z^Ai#!e}@m?MW{q$>fzpeddoB2Vjfr3AGmX+0yMmRha{o)?IIfoKjL-f$v~+3u{>J3 z57s5GAlv7kI%SWzhBNR7bZ^L>;#J+Yea$Q`zfwMXXJL6Zg?LvWe7hQz4g;t_4;y{l z&#-0c)xTfngdGi)5RB<-&uZycFfyh9@g>JwUxk7t--%YB4TJQye$S*Ha1 z;!Fj+YNtp`#6&Nnsm@cGjb;iw%S*DGnR&0Ph0U%!U)(N@;jbF1t+okjDH<9HxA4~{ zbX*0n=8Wt(@?&<`fVG7t&{*Vyp2Y(T)NyuiJzgW)i|H3E#+sN`72UH=m?vQ4ofQ0sq9VE)-_*#taX*W!KDmLF&F!WylS z_7`MFU&QzDVDoShs)4yl@y)Vu(S36g+Hwo=VI0I*bA?Eqmgj)!%^r9;p&2*r#%`^S ziz`1?%5P8<3|s1|f9?X+osV^;FO9UYIHeiro{lplsQx@aT0E#s-PLDpqvsQ>XWu@{?oYY`;+`;{s-0Ifmq+_r@p|>Y(#YIm zd|7kbjECN2W72 z+FruTST}WImk(qOJYQ4ny+uBoFdbphk_R5vT|#LNBaft~3ld%&PkNhDUvYb2QkW8% zqu(o*ckX2us=&gTf#>JV^PJC&&;2yg`gSy@HQc`6>+GwPs9@XJk2e$;d~H;``3l>z z@;SyPUsj~bzZjZXsVS89=Rs`_Y-f$lX>>Aj?_wae*h73-r}}}IODz3KMJ+*%d}*k5 zFF7tNqvwetswNIPA5E)VdEo8K4;6rJU7FSxUjwUf3j>U|qKz=$0!#XCNh(vWik|HD zyqREX^;|Lfbcvw*mdpeZH`F3kfwmQ+H#+tuKt8U=8<&;#)C>`3mwnm?w~(r{92HeF zTG_NYdWlty^&#;|L6H1?*^`3A3bc<;YXv_+ z^L#!`B=^NpvAuDf4N;GlhHdg0G4WPGFjjz8w-;^uau14Dm%*%$T{7MlkF@m4V{>B< zGqbBU9b7q82H3*E?5M+uCqn&1E0GyRu3vd*?Nb}oQ~lnZhVw(ud*kAYhO87DYo%aWx)IsQ% zuM0l3QSJ{dN8Id6Y_yI}!S^cS31=#FK+Yjj60*6lV$#pllbUDa#qT9Wumqn6I~7G4 z%w2D(SY8G@s^V8FQtHN$5`7MnbWS;ORQ z-q&AgzghAQ8^&dN7&`O5FH~iJjz%xgn`rr*io6`OTY;nNQ@1KgVA% z;+C1=s&hyf z^BWoCvoDU@m-;GAq9l*|d2!@Beyt*YTpy0I!?(j^%MQngv~!2?6iU$0h31(j_?ME4 ze~Xut4c%j){qmi%jEthT(UhWzFj}ts5hT1&>^l<_n?^*&`Wb~7`!exY$1Kx?FD8z< zH*Ps>l9r9xQnc&rQr}Royi~=}PwYAu6za&fGZGNy>}_yBK@A16WZSe;q`5w1%UT0xuXoTwui+Me{3p^4Mcco&NtGb+p zE=RJ9HxhTJq1b)O*AR1MRC8AO?)sB?icw64G*^SP81#lTd@As^aje4X=j#`GK{%?8 z&zF6BM`nAOQfpYM6_YRHjw~58&aBD?}E=6ao#G{DiPT@ z2RSIw#A!^4+S+A!RAMSQqp~rGvZHx^qip__M^rxYipj--s12j*8VC-Qxs zAo%t)C#r)Od*sflJJj#mvLToNQ{BqUuYJR3j2qQzjA@)H)bDF|=hSDKL#Fe<+O!T! zrQ6tb@v$b=V2%KxHtnzM63#wnqbQ+KW(f|O8Ln-Hd|~Z>phnW{HRxtK$SWVR@gHa7 zX~x91tR{C`H$Pphnj%`L z%)AcVA#6QexgsQ9zJPtTD_vw`DMBttF3>OBY~B=@^5L_^<3TcS^OeNY!Je!|9YNp;Uqn&A-%-!*(Emfs)on zH-90#ixvYr3hX*scVwq6tfM)Ez$OesafJsZK)7R;0uAqeFmkRCkc{{9#Zi)#axq7q z`nHJx{$8bw%8^&&dQ$*M&zSQ`YYUCCC{8WXCEE*w_9jJS9-)Td{cZMR4QIq{ELTwA z4-Pj_ntcy6QDB|diCB)al%hJx&LnG349Zo|x1*iBX(a<3p71F`)|)1sbQiLjbfA!+ zJqja{kU)I#MtfDKy_O_3l{>v^^htnH*5FX@BmPbqein?;r(H%UL{MUF#C(Q6YSNzN z=Vbg%nOWJ{S6>`GeVo*$7h?SHdOu(-_m=D`y?`>xTDU1szJ2F)>o(`ZlmC{7krZk zR@kCPku>-pF?1YmJk3WmcW8zy?)tZgm9;0jXQ1+zJ6%wWkS$LevcA>+Dk^q|eLJdH zfKUCL*4ZLf|8xH)Xu|+HM%8|oAa)y%A2)|Re)30Rjw2j@j)8Z(`>$+;e^wZ#Lq^Y# z5T~Rh#Z*xcQx8wa6bAbrQNOaYS&g_co4<~3Zn@!quTmLTI1>JJBj2hO3`G;8kowe9 z@ExTk$$D+WMRV6-#*|2F!yCV_i&uN; z!}oVLr?d-(=;?Ty`xXk4UQPoMD46v9PnDz~%Wn30Z`)p6`yh(HZ#e%iQOXJYe+RJp zKZoUiMcIMCe?!^*iD-l8aI_p8u?9!7{fU}`qt{?j2!qPOpl$F9c!Dd#D$w9L97^}Q zF$^XLHvos({S_AXr=dR~bbrF>VEJ#D9=!Y;+6U|Czd+*P3-oW0xZh#^_rQmvSmAhF zK|u~_IEg#F35PTc-U^2+{#_ML0sp5e417lg!{Pn5udV#X+RVfmW5=Fl*6 zcjl0_Gqy03_#>13BNI3H8{`(&_FqH#jh2s(UJHlbTz(3}qX66KOaWpY=qT>96 z!(P$M)XG>K;;siD1DFrY&dCD?^8vtMAdnYG#mfa`=j8@+0eL{2oV*~g0f&qu#Ki$N za&_3GjP0Eq;MPq%I3(0zm|<5d6Eig#aSmB3XBdD}SeQcs<``J#u+IK9t3ScP|3rWO z|7WDXH$#~J{~YOWzx~sxPG}tebR-(b|9BEM*Wa#$dk-Fn@>Zr!dQ`vtPxU*F;6e$A z3p{B4(i7)DQQs2AFn~710(J*2VE5~f8;HiC>|kauW&#I$>-}MpLt96e%HGA+_K*Jn zFyjiw_7+TL_H3`zng1FeoPU92i@7*kLL3F9rKF_+0N82+a7(}vCoI9191kq#;Q|1_ zusR-|f7MIDavoSp-vslfzU1AefvJ)+Gq=XP2-UOTtzSlO#VUfD;Jd19HRuaf0|*0KAL< z03-8XTw+&nPmT;G!My*J0RbSsf672$06a4O zHWna&3j~YfzsWd3AWqmXF8`E)|Jjxk1m^k=JuUzrET;e7mWvCv&Hh~m0&(%dc9p;B zfk0q5^!Oh#p8xPO2)4)kb1Wb(F5Z9k3*rL9cdozNgKbv-F%~fAU;A}-G=`m1aD;E{ z>Q!M7<`L6S<3N{~l_larf|Pf8rj!_5T%i-~c8 z#dvrn!MxJEyg*KFF=4d-y9#`zOF~Q}EX_=8oLuavI3%QD?{=KL(vrL|i(Ei%0Iwt$ m9{?!D$0-S0gi>7aj;Vg%Dp1>Djxn=qTCod}~t zWY7WMIhSdyUadZGfd*ezm3!rK>eGKK0OzOmV+W^6+zu$A@Qr}?m(%jQEPg#$zieS6 z^2)-qV`@9!tN!0bR{dYQJv;m*ogbS%*hjJYe0zEmq84y-_`=Tbr5@c%$=RFsw_?KK zu{^!W$;Al2?qbKWY=a`nGFEdR_p>1R`2FvT^KAtB?;BH7f-u<^1`- z+cGX9Ohu5kvMi+UIwzxw2vtXUh<0@TD#@nu?YnHDL3^lPd`X%7T)C5b?-@ij9#3dg zq>MM?fD!k-`K*d+82t)@I_}=F4Bw~=iS%TyB_t_ju!{RZ z`^s6zLL(Q`;gpvPr3mpe@6z(I1f=j6Q1b@7p^m*HIRa>ll^;uSEDNF=Qrkb(9E`kJ z(8O|991K_xIPfThFN`~>^Kj~`k;_IjtCdO6IV85w3#Jk-qBG&Njjnn4BKb5HcG9tJ zwo`vvo=8A4a)qq3vUeB|lxg|wu(Vl#hw;{%R0X7)oZOdajheNA@f4orf0Rkg#G&m^ zqn!<70vVov7+WIayfI|g$u>;%)4*ZC?Chpb_NCtzp7HKIHI_}Gr#T2B6oC9;w!$ADIojpF zBTJ^E^SKH&ty-8eC`P+bqZPLtqpW(Yc;Gqk!!g)z!DM|K7AP-mtqkF@cwn?0Kt=Sc zCWV!TgEcr+t-6kKj?6yTnFxrGD0F|=ZRR|zEpH#{O>D()`Y`C~{uughUdoJ|`7}bp z8yaC?X^FI7Q^#Xra)a3;1y{C;VwOk-*;9JcP9X5!6VsH_7DBs#1GVqG;6Z74Dg~&4 zd8J^-4Lz;2>=0|SNW!63AQKxUX2?X=^q!VM6{WH#jR`$m!?pzY{@Fl#J&2vTOz9<@ z%SOH|GUk=s#g3Lc##w_Lksa0)%#21J;#AIV4DZL){g)HZ0*RqLELvPLu!W3nUZ^$+ z-_LvXB0&qW_Ni5e7wAMTr9%V~Tftq~RJ>n|@j&h6*%XdnsAe*X{40zAW6wPKE|g#_ z&;^Djy!-XC5Ct$R!&LXKA?pphFHQ;|!?afatJpx*G)TPW!#2HQ>$vH-%}=D3omYa4 z^PjW(nUB&SuWAAL()U}eR)XT3SGBPGflnL4DMcQ3PHlO?IfozKELqD`Ik-8m6*<4B zmz}V)~f_1wz@=(Lc~!!7n;fS}2r@3o01nO`A+^HVc}~&`Z8%;`c5V%t zK}n_ubz(xY)B%SC0^P7D&{1yyPI1wM;j{y9ELZaK6yyMU11fP|pLu-d$wv+KkTA0nB)A#Y@5YU~0{uk32%@?V6Qy^}38 zy^xT-hc*Ex3mr276C*1fD*-D5GXWa|BOM!oE;PNklfA3Mf2>29Ud74K&e_4x$<)r+ zlU`VvUc}VR(%4izpz{Sb+zue>hHyAc%7U=)QV4(kBhf&qyOgrg-e||zW^)JSY z44n@B!72XyxkW@0q#VB>QzD9B{Ufw${<+KFHg@*`_`F!2^ZNM$TrB&0*ZSkC7mJMKvU0ShrvFhnRvE6(0S~+ zJ1{$K^4912{rzUVCz&QjVb4zsXu8wk#r37yE<-j+VOX-%J_$5?FJ7)EoH+2l8?P+f zIpi*Rr<}&o39~UP2))57tfw6-n;a)Ol-H~|I4wgP9i9HpiOS|6whUpKg57iJfX^qR zg&oh%Er%cSSZ3XySe$s;c+NFHnqPq5xl8q4iQ9{rzq~tQHmsrH*)a+2pS!jT3eNal z&5oL@8Fkv?nVDngC|x-jDJpDV9TXkdK_G-@>D}^LQ{9+mq*pC?R;rp?VwiM&70uB= zGlgDYokR>Yi*XVaMxVq&uM`>NXn2s#HXUXL@qJnc3yV&=-Xx=}CD9yTUq-v}#Bpj3 zXNihF{3EPF9{hCuM-$gOxmo?%T6$n*&YO2%NiGEkD&UzwsOk2&mXZM()thHd4%?O_ zufj7gS73`We`JL7`f(4+J;|KE429?K_XBW|xT{6J36LZhET_qph$PK7F)E+d!@Yph zbp~Q0(OlDxrVbc5n+(@dr&2iYrQItQ^a?(mvUVc~rWCpKm5wa?26Xp%#GjWmjitEY ztZ8t$8}6scy;yHoFY+~ z)&*|ZtGV+*=lbLeo`#2AumSG5=t79zr7fbFjo@0Y@2|unmvYou!Z?Hz>OE>-T7Q6w zeZJll1ZpalYq)s^U8&C5D!}k&wy8J+F%5vAMW)9r%_uOlv$6>1*kNim#oUx|p2{F; z{4Muelm@lYY&DN&}5_8(lQ!DW%VX^~x3a8}&uI_lVj{Cm>k=xfdnFjaey? zq4o)B|6@Xw2H%7*+Aks9%FKpRRr($q8CS@gxAYL=ov;OwEnGBUW8X3@@a#y#qLj^r$b8r-!N*>M;>l^kyzWbCM6zJsxc@7y-Ylw5y2X$_yD7j~`xjRh>l+Sq8C!OQ z$ppm61j$qGxu-k#yql=<@VSn|cL9r0hEw-pH*nQwIbU-sGn5z1@vg9}a(aI1GE zoM?`RH}+cW?J-;As_Mv74HxDMNJACzRTNBxg6=^!At+J$z4wP^wWZF$Xol5_lve!9 zgpZr)vSstLB!=p4ba~Y}xY-$5Q}Zy6l^45{O~;lM!KZ);uD5pW#Zy=fb}-Uzf~4^T ze`>ubVbnILzo>xlI+F(Hzf193#$?i>%_%J8)V67$zPnHNZTwKR7t_TN+OUn(LUQprNK#2JESgx zVm^87aEW=1E z#Yjl^dY>~ugMx8p-@{ZW{98QjVEUw>TF;Tq6}ZT+0Y+|o{|fvR>!)*09ajnDb%E2F zoVgy!hoX^k>4<($^iO}!iHBrTNE}IeegO{b4u$M1e+FkQ8#ok1BQW*YbNQ!v-W5-7Lw@xm<53ouxR@{Gnmw3u zQY;sGucRtnYNNhpNKcWYa<2<3@&7_FCc14t)|f;^9SlvxEsIjP{)62Hj)T0A(C21YT}xn@D!`J^luf`&z3yNYxCg<0zORkwSQM%Nya&6M>H4lbAsPUE!*MDp5xV!ecGabcwMRWe zVKpe!pl;s3h-bwEnCu+CQKlQ^)>eFaVeA?u$L6ZRm;rFb1DZ)U`#2vdt3c2^@rpkm zZ7PtSsctbA8}cr9#&BTdRw(vKs(^Vz|GKO4h&5Md?`6p_#bmVz;9G42|Ltn_Qqv68eHeG zCw%tiH>6|F$09nGx9s?R>~!^a56UYdH&}T;FNs7?*R>>a1XO0OCX9JIZ8O++cg`T! z%B3+x&S%8utER3RB?y>15!m|P8lm7=oRiC6lk%;4PfIyEcP8xBS|iFl1{1hEl0{#* zugcBpgel7o`-{$$J&Sj_HXF@$Z8enRmw2-7{Z;T#U0(=ByFdPH>EM@ElwwBEPyGt3 zmRRL~;o0)&X%%o-W+Z7WgXPfai0o7K^5-b3YKt|4P^hoY!Xj2aHIZw5R2mD2o7*OTjsaucr?3xy5{}k5=eg3#nS>_Ge(ZnrkdlYYN%p5 z6At41wmi+uTvnyuv{vm5<)SUk_}Y3mf1Zy(?h}~3ypK?AfoSg_&3R{c59$@px72t$ zuEL&T8t-5f00IzVooBp&R+r_K!0q~MI7bi;9h2pQ?FB9aH&o^};LJV>+hLtxpz0c0 zv5$#meY4>eOjqR?VP#&(xByBP_4t<@@D*L?m}LCbq(-ZLt?Br-fF$ ztf35DK4%%HdmeiMUDIAk_v7P?!vqT-eGhGWZ_sQMgA2UmB}GB34S$vzspm4>aVV;0 zAJwH;$VS5$_R^caf5YFntDBzU)suftpwCSFQai5LA(c?Yyr>faNyT1i5Tnh%r^ zega1eJJ%{F&Sl}j`7}eik_STR!tN=9xEEpOgf|#rn0kP#cvM`Xy^!5Ud{X7XM;Ytl zK|jxl!++_$Mh?m`o&=+U;lO?naFs$7`3(hBG+XH%Y+D$jlnm&!T|?r5yW}p-0NX#h z4gQUr#4#z9pxNsO*|#yC1b*+riN?~;IJtK}b$w6tyW;h^ft(!xVSRQO`LN)}stw#0 zkTDZ0Scmfg(AZ5}40ih(9(vRU+V2)thLQZ0Z7TjebU8xFcoivg;WH*iJA%^u? zhL)R7sK!;95Qm3OVj(bQ6NRaAcS=IZnCnf64&tleF7*3+PAXDr)J%bzZdgkW7>O|$ z#>VWDPFC=vk;oq6Fi?kH#xSDFOcd%g9BK>^&4onxtlQU?#$?y_K#8CCVF0c$e)(y1 z5tg;+Ps=0db3@ruL1U>6)aUMVjMxw1&k+sr5|X2D*2OcewRz>?wkV?4fxjd9Je>C} zqXezo)5F7Xo#^lOK+I<_4m0FnNF z2|3nQ|7dk`mAsh2SKD;){9H+OA!L1I*LAmFDO&+;y<7ur#kY_C;JD42&(2Wb(YfEf z;sn|+fG^dOs#G9-NWDn(V4t)XI`VKGW-oV{C4UW(-S|Z|Tn=k!Jdy79(8iU_aspHv zsf?q?=CQbG;VkWZL_$*e?@A?Xcvg>aHrmV8-;-9)6|~`8k=n94qVuVt*6%JjL(ebaK3OH=$gg*!zC@yh-Q~ zMn|omgIwXvx+pXY|A8KOAmw`X@+t$;IfT;GK0)^uqyQ>D}AT%CinsetL%EYQmJfS>CL*+(vkH~62>sH-$}8- zQFoTt8j^4v3P}1isbM6}n;vBvH-y3ZjCGBs>+_!V9P-c#N)f+Gv%_Z3U1yF)=$SI) zL|0iGx5mrtWZwxA%Mo`8Qz<%t_7R$OjaWmzUKh3RwkqY=tfoJjr8E>Sb?{W5_J^D> zR3dq&k-|gQ7*2Z-@krex;W9Y7>JE+UH{xYCgk;9j1~QaA8AvxIW}V`Ftn6}3dz{Y= z^y(YZP@EX{zS`$mLxs{c?9?Mwt9X_4A6W3BNt*_Wty?%VrKXJJ&2iF>W!`hlOyBnh z!o3;X%-key$~jIBzsWySuwgoUztISx-wDOyaa1&Y$)Eo3`*FbWiCACi#st&H_SG;P zaij?)q3%9KYjpo(%x}AnMNzx(3B{(o+lx>wA^YJSaj(Jn1k8z{)|S}XFVH6WS^}a*+H1s}sa#EbSdZ z_=7vnZOrM++X=iGQ>8hdf%YVH6Z&}v%H;&OjlSS*xTXobP;owINfwKaP)n>02|~h^ zBgPoNkM(+gq{AWOi4X14rp)C;Ye&);jBi&Td2nYxilATmUt`^gPrgTvo29K?b={#k z^E`u$Iex=aH>F^8L_QI|^=9HuPC0uq(Duj#Adgdff^!tM^O=IDWo39 z%)BII=todurBKw#5$y(u4x*#+v?n^ti}<$ZaqS>UY`HLMVULoDY-64!qzukV*y*cr z4`8JeZLK_kX&tg!NDasCMu=0XLp7=>RQgI=>M8-eLxCW>7IT+YI|Fpi0_g!G;54Fd zo>+*2eaHf^GX2E{5ZFb?sRoYaA_LVD7bVR_%*7jc*cogbMvpNCR4iFZF_mIsD=DQa zWexJH5)jQB+jcz0#7;Cl-_&v{4_VC+IHP^Gwu;)Dw1`cdi#sfo3;*wPxg1Ydl4<5L ziX+vExa`09<~yT=ghS>TJWAULpykJa*X+Fn1K6S|hHrrsqYy0Iz)4fPQ)2Yun(eJ9 zUL{9uQSEyP^=X}WlgAd^g{y7sXoa1U7Ffx@7hYDmn3R32h>WT$Lk$8pm!rw!qBY58 zsiGM%MwM(4h+ovt9rP%>XCB#0zaeB4=&0~g8#ihr4Yv{bGow-^rb?PEbcvluf=BZY z;6yT^L6&!88)cLkX?8L_-k}idZaXPWZIJ1VZBxo2$od#DEiu<`645rPA4vYOwrb_WMyB0%e;-XdVeMLgf?6DoCH& zN>?Jl$k1IQII1C)rbxe-H1ENUXw+N@*}=R)XdMQw#{Z1OoOogrMdmBsFR5(MR%I!R zb&Yn3B8!PjikQ}@laxi?QdL&e7|EuBgr=D*uO*MJE;$%9knx`q2T2(IvrEE{)k@P` zQBz~3KdM5kcG#ayo)U2%!5=___n4{ziP|a*`EZX=;RIGuFH4KfKEh(RG}|;~6f1%Z z{hO}n0)-`?iAfp^jk#!IQNko<0pPD0h*xi2ESU58R9~BFzZI7$KHuCCLsoi&Dfw zfnPjbA%RG`yy#gevwREXenkq&-!hYlU6e;9B=$D;a0>Dz%Zu-5;qp7@<6lR407FgAv)Tj~_RH@{~qQaX|^6!uq1sZXn7Clc; z$WY5JLjkII2E`0YE(J2&33<#B2gR8FZq{%HS=2Ql!)NCJ3ZkbgkN&axmn*D5B!mE9 zu84$khSwEfPZV6PW9>>Ms+3Sq!vt)#MFlo(M&hJ{{SkrYA$7>+Ax%U|sZ}3p!V8AlpY>R_2?z#mn!mzLwRX+gRd3q*C0FzH+wy#p?SEJ^=lkys`c{HM z2sAP7@r1OjBwYO>I@GR6L^|-O;~i)=(5w$}(CXBMy3ppV58-HeXu)i^G|0isY8gzm zGAP1yYB5+9p0%LMSr8V5!f8biA$qC7D8BpAUatrdivn5?mWHsRgbYBy(3J@4MifMH zR))lATNHFE(VZxcNJ^U$;c-KW2_<33Xk9D|g<-~98lu@M3Mz!6M9Eg1&BpoH-TbqR z@;QH@gpp1$97`G&tjYLL>xu=CXft@t-21l2a(vX}4(-nRIOv`9ZT9g}uWU0ueZm_H zlU3g7+cRg;W4DUrq}qr!irN~5ECX0`Wx`%fB1nccKekh0aVHTWZl%J;Od_7bU=xMt z9nn8%z(OCu%6ww}=;!T*?ZD1~%V$YZ0%jtqSale$`*4U6c=-y9w4T<4!&e5{=IVET z)93!0=_?N(OyuTLzaKx!s@E(O%FX`!2y=E)M}d(flKvi5YnI9l!OGUNH5)ZajcSlA zVId$9BuY;yVa2{F1uB-DP6KawO(trIZjcU%C2EOSpb!d$EG0ULLQJ{!NZnmkCFY3p+lvy$xfT0VS~;0k)aZ9bj%hs5VG+4Y#7 zs-b;7uUt7xfx9971DPxc=gXbv+{WuO|5fV(w@&%OJU1c5>z6bY-Mm7v6-%8P!D2k8 zqM>;PcwM9BdphXn@17}_Tr`*}3GS6`RUh`mJ}ogXg|pKcinFxhPHM2rzXjZO3g?br zVAj<&&-~$oVQwSx?@GwXFkrFboU>!T$L?cE2$(82Z}p2!Y)k>i^p3_g6E{u#B8wWt zSSCODqdB46F`?kO^f;U6v#*dpYyOmhmI!MK4r=!MGNuYx@BOH%XYh>~1AsiePTlqE zZ*tyT3W2P)*U6Dqt1yXgoZkT(sZ~FVfmp9zYBFb6D3TZ1uwqLrY-j|hu3`$>o2|By zx@DM$SGrNO4I^@wY!BK&%)y^u-@9}7ScC_=b?n1u-#9qCPcycd7U8P6ReUbO=WiYA za`)JTlUsDFxVy4ap2lb^Q3WLoQz_GX}*W}OIfzMt7xK*1DR0z8r4z>9Fjv zSCG3k2=#jR*$fufs(u#E+WnA^CE0B|t#l2h!z#zkVF;5FeMeQqSv1X1Hx9J#uwah~ zo8JY#o0wo=Z`o1SBZD1iu>1XmsWdwtF1<}t=^4{Bq$k+$@!MabfO!JMIzuUsndg#tp&{zcpc}N!y(rYGtFY! z%xRpI%N$gRR_T8!AM(%@t7b|Te~JqS2S^&ggEw;&uocM=&-9o}1sFS3lclPP7z^s<4eAMK zN6Ss@o33KcqUWkjW7Fm=7dB$o!Z)u;EL_LU+IP{}_vW_MN4k0Ri-*tpZxot)M{pRXqp)!rrlMfyDjbGX z%3&Ud=#WduNw@%?hcwIma~SHD^H>D%Tk*FHU*uz1xDBOj@ z$z3=C1wG>!6bXEw&|ge?+;?2;#dWb)$Gcf@nLJ1E8VPc=viGXUHS%8iI4cf91MYg} zi#eJb9QfN!MbGU0rqj$*`t7{OkVpITs@ZAe;?c`Pe2Bg(uSeJKTwi!MJ|sO8_(ad& zWiI9ZHRTunNtFruJxr@r8%J`LG>RIXt3Ymx9K&Vwsn2D(L*Lue(k=cN;K=ZJ6J3gC zGicw-(j5QsZ|>zfC7Q2`ncPahQ{_Z69KCHM-&Bnh5zUc<72HY%1+BQN+WVo%3R!o3 zdF~xP9%tRd0-lV_Op*RUuHWzN=IwrTULRN2cRudr>bA!ncUk;L=LdSnz|85C`H>vg zKIgsujh{oZB3FxaUSN-`z+P6}r#iV~20J#*f|+?HCpPj!tyhtl$#SLLOvsSTW+r4z z#=%rboy^5V$otIyT-zA7d-=ob+R<>!t3wS$=ef3D?z~gD$~OSub{n^*uFvQ7eF-)V zy>8R%*?FXszqmsU;jt<#+#&c>quPAx{3xE!$N#jk_NM0_c?ogx5k^_yH{g|VD)<1b zHYz1f%!lXmNBg7;w}CeC?p-x%iwNR!McpDA*`UfFLvq2w^>2kL&u~+ZR`vkQhbk}) zl0giEY6bEJA#e$d0Y(7IfjAH!#(^)89_j%U(5?E`E{zTP1{IJ>knRL(ROkh;esPgI z*i+Me-@UtFv+BEoLBpa;D9tlTWr08H1_l~%<`Clb1Y9mT4+W3lVUI&e^)CNOlp-k@ za0%2O5eBFkPN1#OWTEf@Jmdn=4T@{zjfOvHz%pn9^aBP!BtRDHEYZy->3?FD>QyXI zQ`V?hLbvl0`F4G#>=cIp^9_TPH<)l2vWEv;#SoC4>8VT&A zi1jMwbfkK>QE>lP*R8h0V|OngzZl`ZF^n^XHf_hmt zTtAE%dJJWgEt(Qi!W}Vycyoavmm76SI)-?CWx<{_!Q+pFgj`G2x<%D6Sv0AL?Lf*# zZYRN$J3&g8C6iR8xLU+jd8zOqVydLNV8so*qNP^4bfKWa)h%5T>Bb{L@q9XSi-oJh zV-o>pofd7#tFc~FYr)EAc;#`@%xun$$CLV4Qdnsx43qr2p4 zHs{Ya)sL-yfw7~`)iL(VjF_r6&J-gxPWG=gMiH#d)=Q%_9GX{Vbr_RZ!b@TWq&ys+ zx2HNBBVpn_|F)=<4Z{%kS)_i{_)0hBZ?87-P~^PD*kjL)bNpU`F2uzvk#T-`SIfc zyDaA4pN>v%nAbl-C#HOu=eAh3F>1?w(v_iVGGPZ>Xbn)CX}UHECx-oxz2>)`{3U?-YxZevE`L4w z;zqu)qaBn6Eac2g7`PgpK@7cPghWq9k349@PuN*95E4X00$GrJh@QxYbSRvthi(W7X)Q{7 zl$Xdm7t)mo7Ns89Jj%u&DM@r8T49@Vh@HrXWXKUIF6zDka$8iOianx1AjDb(lYGbl zsfVZ}B7tBC45<(OuwTSOIK;ebJNbo(CAvW(#0iNkB7qn^N~Q`@3@PCUOX?T2v|m5O zTV$i4rB~6!Y;i3;ngOw#Fo#r(RzX;+&igIqC+VB$c_(fz{X=cz(>Jc}{{6QjEH&2EJhF_{TnP8}K(mNC z9)a2<_zhdchCw=le)}KSiLl<&HjA0!e@1G-*GSx1f49(#F0 z9XU3=lUDRt)d>Hto@*2l@`!cKzri4>US-~9o*IH6o^$qw$w(zn1H)7xONKgB3?!*6 z04pSMt7#BaDh!%n#wrCyi%Cb=b7ej0^Mz}C*g(dnZSJo&clL6N9PJ}+_(i77zRjCo zgBQ2b@QWU|=75kdSM&1|^3vpZUVxV2a$Hn6UhNbF4uiSrK69O~`yHo7%Ml>4R@!RJ z+wcYEZn!7rtaNrdx=cUKa=ycA?F9wj|3MyNCw4U!j<{U+mbI&AxQwk3Lc!&*I>Yu( z*y?*2xdywM!U-HsYzRBfRT65=#F`2F&4rqI&;raY1dXF7+oL-5itWwFGoV@L1F`t8 zdwe^0@}=qhMGYDVJ!QP%#~+t$@2i6!f!QDRNB46seG|x>-d58$lt=e%_Q`RBlQr7p z6YtX-#I1gqHU1~`eX6@&M|-QI+9So|4>XN1f+&-F7V$tnFK^`kZCch1oRMORWU{;?PRtVt&* z&XFsW-*8m=%-F8%9i}luR#rc6$H=Vr_aM{vGhYpyVY2*m(7p%GJ`kkezTZ{nbuvHU zc1PoM(4&!mCxowrpU|#WyUC&@X^oqJw3sEq$SEswc1+Znt37R_s)u0?CRFdFO6$V!;Q1hY4(za^qZd7A8rIWd!44FP4{`%L|qJdR3YYbIt>-a zd$?1}Q{MHPU*~hLu3PaF{X(=SXxhs(tYm1o`bAPizc(7V%`o-2_VZ4`Fj}v!o5}FC z8NccCl-w=e-?l_+J1#U{gbccQgL#MJ2$7~qIseq{!qqO0w*1YRu8o}>)MDXu3keZj zDHg1rQlQ}63dL*=1;>N|q{Vy~CAyr6PzgGl64NA@(sJiQUJSCcp*kIl$1qK3ABgn6$7gH%|MYas*tdqO#-!BcExRoy!!4?$k1?*algDI(r=M0=0w95cUDTx#D|;d}M(f68!!}qNU_iM>0#;!a%iI zt)aj+Oa6S_jTGVRyQcbip-*3rcmDaG=o9q&czXVK!R^16>vOU*&W~~cHH#oAjXzI} zOncD514RDx{e=D0{$P|HKdcs)&lAG$-p#%HIqr6!tWkX zN$rB6e3wG2j2o41im>`ceIFWZK^@Qm<@k6Wqn{HA#M`e<-+2i9pMZIM-|z3}ZS}g1 zp3c+DY;p$tN%yJs`fV~XfuNAg=z!0IVmZLix3~P?4W~C_^|}JClwc-oDN~cde>9sj z+L&S>JQ^ra=4V1cv74|^RA?Nj%23jRarNU*Bkv%hr@b(wnax0T7?^{zdfn~KX_~&z zrk=#i8VT*NjDv3q6#NjO?M?DJnEp83Dy-vMfLYZ@ms~4GH|?-T86xK|u$oE3b&FOv zlx!MoT!IF8h%--21P2l0rFYiStk^8wtmG{CSh4w|QuS1bXSK>Vz|g3Y{eGI*4B1g~ z4LsVpq_p{?EGV-8>AhjD{v^i0JHkKr^H;1#Y4ZJK{cZ&Gp$d6|?;--&Oke&Sy$ z_bGb8u~m5}RHz{v+?6UD>n<6r)`yAZV<7!dC$te6#uwQ2vridHR$fpVjqlk(z? z(6np+p8vzl9ybAU@5^5PeK9!5q!-xF9M~JrP0UZ&K9Qvl2+RbpZa3ON708t?W0D$Y z%|4rdt{e5#{LdP;)$)7kgBBihd7w&4+E}(MWfUkm3%8@A9QPk!X#9@f zKvWecD<5u=ygF*I?Pc(5W7l`WI`*WftLH^;98z(DDx_f&RTEB)9~~X zj(rM$QRl-d#~6985x?>oqe9gviWaV2RV$2AwDgjnVAzH!dkCm`xyuOnX8^PqD_F<{ zzG(Us7EH$_UX)$q4TMtKrl}tVP0uIC#(lXwKyM{_wyw!mYYcG>vKo(sh+(ay4B9!w#)7G1ujfH-=ETHI*%_0 zKybmgTv5iEkZJxt^C!+v{RSCs_w_|`KClBOeK9NSQt=_sH0JR&KwNyhe#YU7=lwoEYHPG+ zk>sMIx_r^Y)11&TFBUj?!^;qCFDegU=o?_QYtzGsrPO$D3*lERP10VZv z;#)jMe&}j_@;8IYww_PZ8$|OKtDswddg!qERRpozNk8FojSKtpvts%7&hX$cJu&zb z>Cffwd*V(95l$8bD04u^Dso&;C~o;SEkC4Pj1L5+7&2^*R7d^X2vfgfXt!G=$+FoL z^OhZctP{);DBlp8-!75|vX(Vi)AJHb6s=eIL1VHavB|`pWt@eEu~|7axQh={$T!7| zS_rU%kM)?NZzip?y{ar{3=Dy}IGXK$AO}7ZrU%7@+bi^_=4FwF1fI6KK183?>w8Ka z)l@Q1}%>2xkHtQNVQrybJs_mCcXSisWBEN!Q!)L zp?nn($U0PF#?0hvwwb@69FzkhPvB2-%-R-t7G|K$24}f(BGlE(RUS#lPm3T3(t?6= zbJy19`qeq>pECAmhvnvp&_hei$iU1A3;JNuQ&!V^moMl;0qV`sr*JT*S{>4z=tHeA#iX5Xg*`xZ zs?SsrKNlb^(%?xlPT!MkI^u9h%E$~DvIiXGXGLpis0k_OUcZLFW4^JXwHHI-qrjP`Sb=K)(=k!)4?Ofh2TTNgPXT+xY(W*2ZgBZM4~x24^$$k7MEdn<@Dmu zHuMh;mUAoIx?Lx;5yj&v={BhvXzPv`v8v}E^y<~1My_0{Y@}+f+YE~B!O5-LqG~Lu z5F#q8j{eizsIJR=4&(R`oo++-?8#>|Lt={hM7}Ce zOG?hRiy7cBz1f`+EJHE1BT)YG^ct#a>4`f>=8!l8cZkt49v6^HE;Qtbog;vZksHU9 zEl2CjJH^@?NE$kBHrJ04p8*4#(kyVwyx5y^xQBNIe#XsWOfmPpr?LQ_^7nVTIJ=RK zpZfg^3H8CcGn1ui>`x0+7M=3N^Lhrh!0(4nw5(xK#UDS;Au(RX$c5}7>uCUjApg)1 zqd(0ohQ~q!E+v2ftXZTAFHKSyjuHcfzTSCmSrDHGE>^$0GXUe>;EC}wWOu0DK0SPw zX1h&^V6puUH4zN{lqACn{>3xR&;t&aP(r=R*x3cWE2i6hTN5|G7?>qkZcrG{?%;S# zUb3ir0EEvG78K9gvjf<%c6eH;Y`A3YdkK1;rniB3;r<)Ps_AK-oiRc4iwG2vXQ9z}^t98zR7R5!A*emd zY~*{5cGr)3(C%C*S(%sYS^Ki&q{PHUMiM1CBd5ezk~~SnSP6b@j-+s3N{Xqx)YA{L zB+_gd0f-rZ|4v)&q=y|%JlnVt)pvf}fQ8y$Dm0O!iDC`1j3JZ5>a#kv`hMT z^xI{@r!udbJVCOD98whuqjjf6Zx0{dX-3zhvA5I)R}7ARonh@Onr~XAINtQ_Hi|&W zCO%x06sT6b%Lda7HabtCSWv&-=VC0d>|6Q4>woC*89J`dA<7>WL$>_(t;J}ZdpzH+ zv1mz(Onv6A79(<_hL*lXjKmCxX(m$*bI>N8aF4 zE-FuQ%&F(T66puqn}+P>T=^)k-~ZhEEHcR6zW+N=Yiv&ybJB1-mwI&MOYR@UF6W*o ze%svJ>VI|l*&NQqZSa36v)a4z1{%#|Xi&IUOCO6zHCNnHO#dhSC8=9?*ZbWXt zkhd)pH=@kA!L}7Qa%=W{8CULbd_jz%eX|eMfB1KHf9@x{`33>K%=SFKc9Z?Y%QWVD zh4`>y?V>DQDHjo)$lfw1&4y0cddwO?J5=y>{<9cLvh)bY7K}rhesHqAB zF@7o1tT$AS)W(GWr}31tEGIM=Z%ck4f`<3Z5WSlKnW9MUfder>@zXbRsfm*{wm0ZM zE_34c7)rnQSIt${uidLVWbtMBU6EUxTkngbGi{fXt5~pK;ivx>G7CONfF%V-9m9@w z#}3E7YrX2vjE+sG8pIBK@B33~c%e9Fp+mlKoPT7t-AbV|$UkAF=~Fjohcnj8V; z%;EblTf%G)3N;K#{>_g*Btw;1I05-U;XK*r#*zk>1io5aDwffKl96c|>>2pT)ZdHY z*~nDSq@i6z>gom`^_m*8^A6$0rm*K@_wgyMq@nznRM(m9FZMV0!vdAfg^rrax-vGJm+EW!(^L4V)H)lB3QY~# zSUU?V8w=>LE9}c=(%pamr?aeGYeiRVB5!B@q`RDgj8Rh$ycdCDLJU z;9O8m#VAAjP*I`Q3YcSMR#el{QTj=a63<{}E8*nsq##bSW3;nvyrU(oJ@J)+946mZ zp{m4PuFA}J3Q)<8DX-x4L5o`Rr+;U&yP5h`yk#*f81#WA)phsY%)E7@*X?}&eJM>< zO*75g-hPxd^-YJT^@8S)N?Q5M>eO6g-e_vl2r7)liIlH;*7iRNJr?Q04+xHl0;lQC z2V)awW|U?mrTj>WOE?u(6ru*3M)H=u$a`V!7%neSq@p)t_vto0v=y9+>MPns5!b@= zKRPM=Y{f&M(Ih~oWzkV2v@R({X3%UzRTldF$L14eR zp?!bC1|v|oKIbzs8=a;+VNUr$X=$n8u%O}^7OpO(N&ya{0&I#5+Ie)ZB{`P9X;#$~zqE@$^3%(!p^n!gKxIcA8B%L@G;;>j zzfWkSo)-u0MA@zxMNC)co5~l_sdEsiv}>!?^*Nd)NJzio(oUTVKBE!c&QtZHE7qWa zGeQeR@zpQ0Kn|)Aazd&lNHw>o#EGIZ5GO3|q79$D%u7{#jZjHESCC?24b$jXQssjRgMYHQdTEX# z_QGUUAJ#%i{FP!JdO_~=q_TpKNpA?pI`^TDgi3Xb5k-EvsZhKm{Uv;A2Z2m(FYkKXM4LNS!nN{$m zMV>SD+YO`FKe6i+PwMD1%i^GrN5Anu9&j;R!IuVMWd0a#k(vw66 zH*V%KE2B>8`gokJt|g@fMp!b{L;91Sum;Gfv;+m_X_M541vr+oq>Nur_j8s7(eRPH zAF<>N!ta&seceCl3QBdj?AyI@;U)Vij1=%H>yxzK>*{;z@Nmo!B+>Ps0oNlTXn`aT z%&laZHv;7kEk<`Om>kdArYHW78T_0A?5Et~J8MA`-W4Zd_f1bq+?`JKa|iGFCOre0 zGE-a&9!3LM?#F*2=y)yDmBK7XA%zRSy~HUy?g?^t!f6 zI?%Y;`D!ECo_VE2lybGj_Y69EM`5_IB9U~EODiMGg>v{cs#3S`5qEKmxqZhyDx2?V zHbeh3WM|Fv-ged@Kc&JX^Jr(^9YZpTmBYzbv zRP1I!j+nr^wTioSPZeg4LW zNt~K2lc3s-`G92PGZRXu+fquVCyCo6?0YJs3tC<|M1wF26$JTqjLOG8+vXc-rb&6^ zEAB;B7QDigv+zm0&P%FQ`!`4tTm8mlCal|dRQLqp1mT4dTB1%Q-D7z3uuzyGXR@Vk z98d&k(i!WQkz6^)soV@X3>nzIY%$?9!<9Z0qrv7M{H4=CrH3y%t$e2sX5-|FH%Q$S zhDouDeeGi2)7>NpBH>6E!yOtb5@VqT;CdvW2_umoUIq$EBE+Y%hvriJ3Pg|iR)wkD z9VRhIfG9-m-$D`o3w^Z99^MM2Tj-P4FGM$kiw*D#T#z`tPxlWJL6SpULC)+s+cD7Q z^NTCv47dN{KLhcC`5iWb83bbckGBlyf4pUW$BhuRv33+Taxkzrvvsrq2Mhu?W%R6! z7zG6&7p=6JzLCA2qnVAh0ysbfIP8O^o{0l7B>n@K@po_udNx)TVtN*ESP3Q;0Du_8 z4$@+jaMZIjGZ3&gu{0tEATkO#7#LYQ5`zG2h~U5ye>CWsnV1k6h4gI2jm%6;!JX_N zaO?_4BP(TM4)74j^kCe%5i>Ewy+a|0N*B-yM9krp6<4 z_|aj1amjYsT>*S6%xx)|C?g|7f*#|Xu3n<6CmD)-cKvnK&~fMP631i8n^k%vw}6%Q z=*)NFaB9_D9|YJb^xiG7ZCNe^ZVuQU2aQTBUmm4L9=5cx8YuTJ^lSiwM!Y$+l19pI zh$??>@5S(yw;V8e4u@7M;1+mu?8x!~gIqluqc$pS5qi>-=FJma*0An9t@|0jQD7-w zww|nSd3$pY#QGrd5*ZBkMH12+)gd)hoApc~??ls&*e5W$v?$>O9(P!TDcW<_@ukr) zIN6!0DSKnrs#fSkCo~COCFToP&@sMhGOk~MIfuFp;BgtOL2V?+UaEL zoE{2xsQcVuvtZp#yH8XmH+?_(CfcDcdxuSwuTw1=_pVN|qatRn5`g*PJV_R2EW8&oWkoVC?_t!5e8r2Q(6xv6v zegl&yYZn(`kX4OkJ`HvkNVOm>qMZcsEppnNOky>BZ4iK^(5i@%SM;3ti9jxst zW`>TY4jSxi0Ae6mi`m$KzY8-vJ249jI6w=yW@l#p51kEcP7ogEKWTr~h=0-lJ|04Y zjE9up{eQN9&j&F}u#rM!g4>8dAdnbRAmbr&A%){l`G3v%@A_}+LWJ}|+JDLWEtBJq zd4Bi(c^?ouJGiiLfPTySQ!XMz9uwftn}ZC1bU=uZ8ZrnRnFg}K|8p!6LryJuL`Fp$ zC2KQCFf;J@|8*? z{*5_=UHpqna}w`J<`<&};!%Y!hB~J7A1TUY4|gNA>-!&WtyG^84_sUV)S;o%CMrnC zcZ|yz_fR!)ywe|3`|c3R!gzd-R|#0gDoMy^#l`hG-i8XVP{xVE(;O8Ztu5;&Bd_qG z9JG9-CNVMh=p=bW)v23)jF_ z0U|1MVIwIYJKe`lv_ZWyZnsUUT|9d<={8|Sg_fq z#u>Gn{Etp|W`6a4&Wuksx&-}sn2rGR$wD!Ly6MCB+j4<#+7W0wNNG<|I$Ols5;EMz z9FG%(?BRZGQpT^66_NQ38Z|s5d*Z6eTmfuiV9(Ib#KsD`iuC!&MYp;1qgVVHMV}-B zvF0@-)~ob371L9Up=ZS`ms+NRL^G3SbG6Z8eX_1rpbA-C_Aq=5dUEapoa)$cb-wC8 z1)P`cC@YPn@K_WmGHrZ5J1>;wve}QX84_vl{``=BST-86j2y+)XU>ct8;5~;!C4-- zqY5kDj^~#+jF(1}S^~8!X_M7VtWzevm#h%2vsZ2&67rHM5GHA>yh8coGQYItYXdda zSN+)<`WW){UxaA-X!4mP0ij!Y>8NYi25>vBeI%;#v%$Y+K-wK(#F#Imye@-OF}Ysf zMi)`2qM~{=vvOU%K~@cnk$+nVLTy{E9|Fv+p^YHv=MeZl`_{F#XclO!PeaA&?MWof zklo1Br#LUtHRBU2fiXoRmX+O)CYT|>Kcs3QN6DE6OG&)y;p^r!e3iwB>k zh*omghORoc>i9STDYNuhQ~DMBKQkFSBjW(wcQ;A|wa}0i-TF#=6MZ|si$5b)nqHtD zV*C5rQk0}k0ZGHMV+I-;^_6Dt4f+#NlaEyjwd-uXN97y7GW8oOhY-H(U9}0Ab;uks zz|SpyEH?gZF0hpq$U{^TNH2t;=9{4Eqh-*_5Q|*_7qU5WK9G#FV6XeNZ-!svPE4b} zxxw{E{rLd_oWACEE6|3*+*68prURQaY0}GFd5I^Ww&zjz%Nl88yHwoykGu)X!#I~NR$_?E=yE@%-R#6vr|{yo ziHTtp!<3Hc&-9}Bk?_kLBK1d;#|a|U+G_jDr20w@%WM>zi+<|Q%ri|)lw5`0g5L~a z(88&2_ljh-wmL;b#l*(sdPs@P3Q^?6-|T$Uzqh=oDI50fufIxe>6;F;n`Hntb2AM^ z;aqtT_<8R;7iBNyGW3BSLM!Ra({)ZVbQnN>n4R>= zHuN9GO@;kc13tMZgS-tEqzT(a6&pY2M{<>FTE4=4lP}7o-=uG38!0JvV8XOj%=N8; zXsaMwX_KX8Ve8amT~>hC?^_Nh;Oe_vzH$_BjX3~?^J08{8ZmUAIe@cmZWqPyb=hkLmytvWSUR4YDi zxZCF+*mEYPj0W9?8Dnp5OaLt^ae>oE3Azf8vHb(KBiQWp=AO|njh#p6o|i-BW^R(j zgY$IXgyxH@zcvf7R}aR{5Ik|0Ce70^+rsjfw;_beS#`|iATAe@erpnr7N3ty{u)-J z(KU=!@*9Z^?!YB2$JV@5(Qw`??Fk8Y3Efz{S?#PMxYy?#$Fc6jXb91-D%$2OvOg1j zerj_c!Y=bk&&>cYD zH}&j{g4a=yc(#$ltoxAnB7iG+UYuz=g6;=KLwuf|YogvIXXX~VlHGTg?}mY9lhPCg zu|py_Q9}kyZqjf~tJjOTRdBZ`E9E;Q?Jl-oXhSeh2g6c)bb+JUlUMMpf$8 z`o<+PrIVRw2ad2&U7o`>#Jvu~vYL6MQF)4+DWit!p|Ui#065fwaM(9$Mg}IEzdko;eg|SF@WJ!`$biq z?xV%aA*e?jc#YLhFwSaOgHSmzslU|Pnj0F}8N7x#9)FSAeTJi;rOA{JbZ5rcM!EI6 zH5y#LO(VP(tbYi`p5Py-;C&q6k}%p5`&?+KL>ov1f! z&U(e#y|shzrfiZ1cuys5Yi}u7yHbQ*C!$_2PHXn2Jh3i16hmjyTqLy-U+fa^SpXce zFN%YSi-l0Kw`M|ckYRIJlFD6ptPA(E%2&0?u9&ei{M)RD`UjWW1kYr^+ObBK<#C`F zSA}Wma6jD=GX8htp?CA_+7w^XaoSI|c#afSXJ#Ycy3XLD@~U~;nHd{*!6XUqocP>U z6xJj$w0M|LZ;rOQ`9`ol{tV}>M|8@Ne%t$@B4Phk*z&r)9jq5(KjwhDaMylKbLt~( z>Ef`eTd7vENu52njoDQ$SpnNU=$rw~@|?c|uA9j8l)oH~91V-6BL}WXVtss`ce=IJ ztW~F&Z`&+X(!R_8eO0zlK6JdX+mDv8LRCqcW>>@xNnTFDK-y#r-T`V|x4m_}Np-x#KG-ng!N=?EUSUtH&_BC+6GHx8Yw+L_o>rpt)kNLL8K9gyuJ|q*+QsV%Z7Co(Moq-vGCJNeOAP` zU5}9@jdhnSaLGc*U&Jr7Np_hNa}={u*<)g{-c7rBhTw$-4vD1X1kBoM$E@0K(L`3l zH;$=)D?`HIda=LtD7JOKRsJ0{>T|`s5{uI{!I+|!tGXL~z&24VUzK zix*;C^;`cBXGY;s67epbp=&;99VItgnr~P9+{MXo#g7$9$<64^63M&sWxr$O65~bO z!5?Fjv#pEG%3%vWzQFCQ)y#U;Fjw3-l9;nrm%{Rq!a0pCWzyZ!p|JfSE$yC2V9+9*#Jr|r#2>IY<1aH@Fxb&) ze92wQKv0t6aRRj|aE;8~R;hGhMLC(zido6T5{~LxrHWv(p5sku!z@rE3SD#?igC`W zBZ0v7iF0^2HTXVrNFfkGIs`?sPw1Lc za^-YPo@d&6f9_Ul2%UlJXUAv4dK?$5+(U`3nK&Nd!IqM)4}6ni8I^&fZah0<#d_Fa zIZwj)1a)Q5uIIbMcc+?3;zQv>GR`4-yF=pR#@c~(=*+;w_S2&KK|X0;(kbJtupqVi zD1PODIZfvF+vd)>R8VaGn(zps+2;@sqc={T(kpN44O4Z^&xmc*6~66nN#(MAn9O|F zSZngLIa7<^%d`I0dummn?haj=Mpjns#@?b$d{B4WL#;F`Ihxha?72D4Ghkdu&ARBR zspkPzuS&M{9V+!pTGx&kzTquduOx9R)yVdr<66=+;s|?*?Ct_k_ zZO%L}4dBJjQKNM_r@_X1QrlS98PYFYh*iUXtsNnfHcI{SQzm@cNjM?s;x-_RA+sSSMEA3CxzA!~fSbekmua3J_m!&_17vom>ER}%IG2Z~@u(4t zBxQ5!NpjQ1$W@JSB87zgv#@QI$}dt*pYGo_AUhdT5itv45SGnbrernjva}kL=FQxo ze3sj&IIYF!st#!5Pny7>ILQA}9W950iMB9RdTRXr15Dut^^oXJJtr~IkSHrp%O|PL z#7OST{TA^5vWlI6)v2L(m3vx0&%Jl;dz#aChzTxSM@KBpywU4D8SAa|TRk!tuJc-t z)cV@}9FN4*tn!r4Qcz%XWh|yR4=MGh7A)z~R1ZudTHaQDdr9>c-GTotD%WZwbn29s zkL8=UjNJX%<}bPVsi}z2u(gm}KD2b4JdxbmjDOXk@d=!$p{;=LxE=l_Xbh5`t984f zdBVP(I7TfQP@gh*c^8|)At9c6Bo0VD3<;sLkkr*GzUmF|ZW%Bw0nU-6G%SXQ8VIZ~ z$8K^yyOZJVF;<^A3Jk)0V<@uo9mgJ5`JV6j;e!cdwwv3|TechIRPoguvl=%n-1Rs7 zm4Y4s+|2k6KmWKdK3tw_sTCR@+g`h=9OTn2O6#Zs{WF7&sS8q`F&>qDkd2qMK43MCuTJeZ|;vxn2d0y9(CnT<6U2lb6+RZ0%cZ1){D z#m4LehI{74>Rz=Wtb+Vu70s9~{-zrG+$#nZ^K`a8mcp+NC>qBnw5%smCsywPo@R~L zvOPMq!0Vj1E!b(}iIkLTzl3`Mz_EVNAwnRh57Y7_D@zF(07EAc*^nNfh5Cn z(hb_p4_E_98a8SO{mVtvm@ib8UA8)o=IjQ>QfHQy_Rm-JD>=MSJo+X}ZJN7og1yz9 zdM0zP+7OP?f@85HiYX)bS$p+n3Cthd$t?Qdt8;VfICL+gGSC3u6fCj$NOWcVjWL?i zHaiB-sywlTb$^`7J*#K|1uHa>=;9cj;U;4|(;3j*&fv~gzRc4<@5dCbd+;O}y&sMh zG?u_DuYZ-Ayl<79W*%$)fPk>8GJ``K*Q;I*{w4Rpw1;JA7tQ{M+)njC?MKXr$zo6D z9=Zo*UWB3N<>w4)AJVU^?f2eRDj0eAz*g%3>3FG6twD!$!KQ(ksHJM;@A7FD9Z7(5BvW?*GMJjP&JZG!KwirGX z_zIVHW))$QNJk|B`?75H%}Dm1b5^hlKCb#uVMH!Cochf%Qrk6_DeIXDC*V}Q;`Y7} zbx4dC{`&ILbI@?mCuzmXO0wevs;$n_vc9&`UCslqdi_DuT;`*lkA0*k__qc=G@g4; zv(F;v7_p8LZ%tgt*NU+SC37dukPRa9mRytjFFYs{vOVxoDvBxUG163ij6E8@Y2^|c%D2@DYDw_YkYb1_s8Z*?vFGHmS+(Tf zf871$9({p6*~7q7HY*fHwB*iF5hUc!k+ph%xe@7-J1dNBaHhBIC+3a+;J2EG1Y&Gx;W9v+OX+$#aF!M|2q9DqAPl{GkiErPedc7tlu!!^qy}{(ymfYL+@@^&N}z2 zokGTtQBzlgPUwaz~O@*81Fa`8}AtK*?+kAb6_+N@Y!mSr}#oH z+yZm14ktcAy}tKesCMq3=X6X~WYgl{s`PM=2*s4{GO5h_7zdQ_HnP&?_n z=^K^~_NDDE-Dxte-3W{6wh`dS`{kJ193)W~T}d*okV;h=(->;uY>qmrXA)?n?{<};{}7~cjZI6 z7Thz{m3pqqWlzq28;+m%N%TFVVm;d;XIwvI)pFe#yMGoeDJe)4CJmj53!`OmQQxj5Uh`wr!$cXm=8{NU3WW&UbuZPSp!v&z3 zG#;ESZs&|J?gY-y?2hdc!@_T6&KqZ@`5JL*=dj`QA_tjnB?rBRZMD0@aY@3`cpvW9 zlk9bj)Z^zW3tRw=4cpP$#qy=6s^A1I{(0(bn#bg_v3^c@v$xM9F!T)ErHxArl)es4 zZ$*LGV>Z(=iWTKYb#cT%giy+toKZHh_CbrKnnnY&mp3U}g~zpf3&4csW$7*lDQA-0 zJUQne<+ipOt_ig<`Y6wbuG#tLn({-P#k$6gG(HAi@68lOss}OE<>eXY9}}13*WUup zxZW+eOKpqDHz~UNep6}CyS;+5ZX|wd=<3kQ>>qeB<+z&3WQcF5v^6LR3p=jpZp{J~h|pZ|Z_4?cR=Oh)9SNms`eAFn0n?z&^HGgoesGaUL!(ONGKdt!c~ zjy<7!F3wzxen}eHd^EkrZfu1jbT-b7hW z;-8n2fY!Zc?2#EQB2#tGVwtB=)Y0tg=i0~ql_TE>##V{%;Mb(9xbrZ()28K<`GrX&P?Qs_SR84~??Y>5zvddq{BMk~rN^ zZgAnQpnUDUqQAlL|0&)>+`(O@QLR1ZC5^Mj6>Lkt&aU5rdr@1R`<5fgJUl<8H>k!qhIY{5BXY|ch3EjCp0%O2301Y!9O0o(lf)9m(#De5l9(rs z4}uThb9#ZKL(n$Tk>FAJ!nI>gh1fNkSDkm*5~+)M6z$m6FMn?duTF$x|NG z1K4^6pR&5u?Llwk^$4p4s}T<*m=%j{p&YwOv1Q23MimU6r&R}AOS>iV!lz4YnI()y zUxOGQ zT|;QisV#$+D@R|(qC!=ZwMjgk0I~cKF|<~wZSA8C@xq&Z8tG&&2DR!&bTvh|oZI!* z%$aVO4BF3j>eam8F;lSj&C}kPp0W2SiqHCl z5q>cB<~6kbSN88Xho~3Y?*kXc6GaYDDh|Vi{n~;L4_^}?9w7BC@UzZgVng#-t>;un zvK<{|lncPj;~z%AMsr{t@rS6C?;VAIb*i8EK^kCy`KB=D&eYcGV=Fa!1T0y0rkXE& zWI*hw)$frlr%ZqVKe@NUcc1VxmS z(?dD*bxD$VRYR?o5s4@llpN>zvF_J~TDI@gb*NUeg#8t?-&MUbexP!?XB{keH)0hf zI!_hP%@ZD@lq>bp27kSR_2c1?$)c~ysV!v*<>rKH^Ho;FF)yoS%b|vLA`XP+fl07% z7g{4mY;ryR%;Hb2tQiyYadtshIQtj@c9C=n-HM}+;m{x2B|tD~qWEi&yIgC%saO|> z+oBMU+#x;&w3QWyiK1eW(+768*XA6Y?=`dP*!`{6D)_OQ9K{g1a(?`B{890W%ZI9j-!8(;)?M&*smEn z!7Cb=aNyH~J33!Hv&0FRPjktoo*F{GzV0Pd?nRKto{4m_2Iiipu@U@uRxtfvdXyA*M1i_B0vM-WpS zv2!-SM?MIJJv2s5(N2^r^|y+5O}Y!4r3G9Db5=Hv8Nc6fGKkpEL8HjtaHh89|6!6g zk#?sZwcr5b{^h22BiMZ9lX()+0|JSarsM*Z&a_L*Sp@aQ)hZrockUC0-1dC&oK-7U zPEPfwoae@GE!Au#-|I=+k$h%~?PeqHLZX@lBg%LwWVrgbBQG+M`)W)aUtcFWPs@tH z5QuW*4f2+>LG_U;K4p<&2S7nVcSCyVf#O__>6Tibtkq(kN9XyR) zRXerjgreP#4-C=;2FiOvd%LpP>s}iM`AQM-f=b3K&rW>rRaAeh-W2T;#^n~N?D6d%ZnD@md~0(Cstxuqpqj}I<$f)a6fpc& zS>FRCvWov(&yYCKE$v~DrS|1}_)gY|7c5iuIO54BEqauR)^y`k6ad209lemFO@@ce z-lVRjJE-Jv`nc*sv=P#>N#=LZyIH9k6+4^1PJw1`QU~3px+VYon${x)ho2fRQvGBZC_=~xqUX{MQz{sHXtVNAEj!D(-OuN&>J(<%#_R$O^Te%iY(u0aQ>srRCDxF^5E2mSi4x8whw z?j3J>w4xCnREy!KM_H4md@6erWeHhBLlqQXv0?WMDE2p>zoR1`N!iAE@n419=XufJ zci+3JTQ0hou7r3!pa;v#v&HgGoWa)~#0W(J2Gu0J$(fplf9an4jcV5~edz1=1Gcl> z)EJ_7eCp=PPcK_~e@(QK8Opo(}9mDnnus{8>yDt6w{2owdO`0s~Kd-q*SIDv|z5%wdv&?E)*s|*& zDR`@0N*U8fw!yAYx4-su=vhUCCJ2nvyZQ2~P_KXt`3Zm=kse)voXaW1Gku&{qVMuP zkCj789{($ar624OMrS+yx4vUzx+KP8XU5WDXGSgi6c34M!-o91rOsTZCjEMn-p{_} zx)yWjEty+s2LdJILzS`nlPtdsB#N6I*BEiE)dpv#^O`J9on|&?08go7_{Q*~@&ZZ) z9@+_$T3TCn<9!m(Er9XyijFcCxV*vW8lFNEq)=@klp>= zQq^V^8TLzdKRPoqJ})2~?<;mNm$k0YD|7gZMc*Kjxq25lFYVRoYi{D@fBByny3%^!@w7v2)WB*OTT(r(2a{2l(N zg~-r|M&yzq@naUdD#dbiMtR&Ef`*o^0S>L=w>tKZswn>rfcICXGY}gX1NtAl=f6{( z{SzDZ8!Gl2vMTi7AglC(HkO9}6}QUD!34&wvI8NwRR|!Bh2{Sja1}D}zav+fAc(Yo zLRbG5)BaEBDk~G{{|UMp_aSNlfF5{qi_L3|R@!S|>r8=Vh8x@^0caw(6qh6@r}~-RmQikAt+JDqwkUQ$ zr5~&XXgiua3S3^+mDy8eJ3?Qgf^JXK6`o)`eWbgBE9jM)tI-;Yj|9y(D6rB>%twto zY(mlRpU0FVX$l>#Yd?Udw!fE@tfYVWe&uIyw}bI`%t=&D@u zf$4~;+it08{nRjA0d=yQd;hMf^7?oPSX(|=WVXks0eFOQqI)DOzw;=U@QL!Kf8;sFzMK6Ozx8OB^nImAVfRE% zXZPesF5QWaU()qJo8Ys0$`c!yhbyA6Lx@q(XU9=I(X6vkH}g3>d+(TL>-ALj?0nA@ z3e&@*j`W5<-Qy!HAJ=&Hf74{(|2HV<|E=o&S3D^zSn2+TCxu`vA(%`Egc4H!h0**I zbNL%q386z^mXN-`mEU+y2<#G4Aan>1WWK-J5ZvfrcvT4fH&hc$gYa^2fDj>l5E_IZ z@*PtDg*W}1od3xD-|$W*h>8Cb-wCmlf7;I9@;rz#5&s73f|EQj6Ei{f`k$Cg2A7RBCd{N3Xb4Rx!?{FF$HjvM97Sgo{#o61`0-w z8jRq~yNrrPu8xcnR(d8zLVr{ee^i26|A421$3kHD5FwB}j32@L;16(SMMvV_D`k{7 zaaN6FUnt zGY1Qs*8i)tjS_#RZDbSzZva@f1M%*Yt4w3Oc%LA|O_xd19 zf`D|T%nThgh#{zHc}P>p#tE|5e-pvAU*~f zf6T?Gs-{kC?PO{B#|HpBx3r$M3AK?my^;dW-#452Z@vHmPL8HF_S~W(qM`r*SPua} zA#h;^7cd~29bB`s0sw5_K6ds$`$fPtJNPLJfzu*`oge-j$_DO+umeGV4EbaDAIf0p zWMK3cA1h>fFb_n;Z+@^CR)}cep9Rtfc8P$D2eSZJz;tG?NEX0fBEfeo4AweoVNPZM zGZO&B1O)%FFac-*98>@R70usv($(I`7!hn*Oo-r_{=A5RY-}uS#Ky#b&{)7L0q-~D zBDVgM2L29t2LGfnu`z?~;ome?urB_S2A=%iG!_6m=-)H|8_WNqF>$c6|C^7A0|HF{ zrwk?zAP8)R|B%ZBVg`W?@Lx1`u*&_D#tdQw{96W?#`13&%pf56aQf$17623YF#I=- z75Hx%EC4pZzt_hC-~j!5|5yN^zu$+Wy&l+i#U647D44k$fgc;Ayp0XmHvYu1OIRD* zfRoTb3LYP>Cn43wEjaiUcgjJA9W)WM&m)7GM$tfCPmAA_4+Hc0mD%DLFXm**pGL RFBb5gup?4Xh{%c}{$F2XyzBq~ literal 0 HcmV?d00001 diff --git a/docs/How_to_append_vendor_specific_ie_to_driver_management_frames.pdf b/docs/How_to_append_vendor_specific_ie_to_driver_management_frames.pdf new file mode 100644 index 0000000000000000000000000000000000000000..6b67d74373baeb9389388e2c2ccf04455190734f GIT binary patch literal 77412 zcmeFZV|1lWw=SGccRF^*Haj*uwz*>4w#|-h8!NVrj@7Yk>q|d-zt7(1eD67XjPKt! z##2AmsJp7}!Yo{C&RN$@A}c8Tot}mXiljHcx2?CKHw%gZpAO$z&kTx-i&oOm%GkjK zpYbC_o>th@!okpvR@g$ChX=~u!Ol?E63QigTvej%m<3^NU&TdJw9@FN z8m1e8(>AA7;*8r(q$;|^KUCPxMXbg^)ZvZ87>3qUoV~yK>C|~ zPVXL44z~Wi)1+RRb>>bym{*n}xb|aAleLcNX_>}z@0;<3&QzIu)&-4s6CSd*&GX(@ z5SC2-ndQ5k)aS|ZB1p`>y|?2fA3pu(XY1gV*Pl6r%CePVAqJjNF6oiyn-r!36T7cMUSl$G-rH_O3>3@=^(8u}!m!=m>aYTg0<`n5WOLpvu>l#Q)2^l_}&(Gjp zfvS9SJ!fhvd=Hd<(UOpS#<@X;nhe&4+gRJdR z$ZA4I97_F_pWJY6i#o7%d}1sKL#Vr2RSf^?F zvaRl*v9#)?LN@azrQ+z!5EfOgkRzcq164ah)4=g5DSN0}MGf_S{7BcFBSo7GnpTkz zReuVix%9nuN@J>$WF&ezZ4X=!xM$Pp^!3SIBU=4QjSk( zNH!sZ!)CWF++bh9>sSSeWGhZPBN^exY(dySuw-<`cycc2a0x9bratm&n8|)rR`F}R@82Eaa8_| z;}FxlFZZT<@?3~qq#GejR?t zx;rhPZtmX&7tECq5d1Yh4yMj(RVS1!ARXD77c^_ulKiVzaLI~l165m00_RlgH^bPr zg~F1$g?a)~Rr?_DzQi~r9|WIhK$RqD-^C~-xCI)`T2mg8bSAR`0h8m{?8#Cow)vNg zEDm0uy(rFQcnr&#OJzU_4plY=2`WPL^>dG=sp#H-oV!m!XpLIF`MCHI1+=P_eqxm2 zp^1FfO=U*O^$G`WtGIeC*Km70`D~^>g`A7$Dd|Z8&tXegp^`-V%2*q1Y+8JO+r_yo zi%2=Sx>C?@=)`P8+gv`hzAmC4V+l?GfG0wBbQ(envv3ETa_XrdFAE z(6-3^1t-G{_vOY@KIjzixVU8pYfsHOVxpCOgW3nLTMzkw{M|BhKoYV3(SO>j5Y-weI;a6Shx2lH>__&3J%=-Jt+=3aS#vg_ zH(O*bOmupCjkymq4E4k8?`BiCCc%kli#HqvERjGnr7Az;1KJO7PloK+a9?YVO`O@J zkGMzd22lyp(2EJ&!HUgCZA)rxhuIY7&Dq#Z18Z#UuqTA1(h=%<&<(*ZI5fUa#-Rjl zk59}5Z*rNYUhJ6cxLUYQ0I!S>zn(jbw;zjG3me})*rHd@qu^RG@UQPXHuCX}c^!}U z8!PKITjClSqiM(=+v&;4t{iXVZdifC2d8SCahp?~8YU-|{&Fo*GB!msXnDziI~6Xt~PL_*Ex>ZGf>kdD`GrugwZoBIn04LhF3AF|tUX+lD!+!bU`jY_QbTuEJ3=!6zX-o#w5G$j| zH7T8Ki9ETbhjsUK@r84kF>3}A*W2su(LwaQ0_oI848OaGIzu#+B+EdrXjBX55LVOv z69X||UOk-3r)zIGSWSgecEA1mS{|R9|L%yn6TUx%;E|_9XyNN)YllnpetzvhyaU#} zDu=V~dZP5L`O=Dz~BbytnBqG6^U*m2l^?;qpiU^I=Bt|H!yS>}ku+7R02aZJN}KYF8px+S zkC%JdALYd}<(ypIj+FZ>#bCH&E0pZM=sKUE1V;xgSfR_8gq`HEt_vZk zy^|R~12%ptqy_eK{cJ4RVyzB}(DDceb=F?q-Ds?bwiZ@6@fXQvqd=xkCsTO)@zolC zvSz}kuTLNxEVB=6H1^%dufSJNv&KPnl0st7U#m!#w?s-o*X11Ox1Xy^iH^gdi)A%8(g?l~CSABc0m@7@y84sNX2sQ_ zZ-+db3};M%H)3c?tKmhZ3tx@)NNa(;SY~dlb{0*`X86xP3~=1lD-N%N$}#;BSAUA> z5Ah~c2@!;?eDN0gA+W%p%6_mb(7k>4suipmTwO)BqvNgr!#%^Z_;p0-^fh4t;S*6n zfp6SP=px7Q*7X2DiVZqI^y$!G1ON@l^EfNf)OP&j*mF4bBdb>;IG9>bBC{o#x7xll z)==dxn^$6n$40Dm>2q|Dow2`Kt*9$gh%ye2?SMkc*Wwat3E71ap{dg1dx{8tGy*8E zuxG6m)xqsam*&P2pbn=&MShE1Or}Ze`%L;PLCkeuJmZuV(o!mwU zO?bI1E>*bzn5kRp?mTYA-CfkwY{rXQJhL#7iqHY)q^BF$Hk(`I;=Vx0c$eSmgGG6b zPS(*8$gJTskFd_6-^X7{qzW8Ysng%Uu290h1I+U}DDG!3JqC%kkkKr)6ZXk?$exmi zY34{@SP~MDGp7R;9Ag$XWaj#bc4wF3*hlXvp&zNFTiAKzBEjA7b3vD&;A#E96VTjUq<2vxqwQI@G2{rm=Z)GJUdt*~v88eNPVuUOk?CLDfnG;?Y3x%)m3(qL z#A=R9SqSApR*gThMZF+A&|b6SA|B=!L6n&M1q*hLO!|^FhBcptKvVgxGQSusY#&i2 z_DM%l;hTe|#1g&WciElVdU#CB9k=4t^GZ)P--K<~nK$61Bd+wK%-mD*l@tz99#6mt zt3SoCa0b*`erb~UVpVyMmKy-oGg>5pHUG_AvXKY6ff8MM8rRo8d@&FzWkSn{Z64jI5m^D zdL?U-t@VXan!xc&m8EK|ejB{?WJd$xwh(0Y*EY-whLiK6pW%;Cr);}oqJeAA^T#a! zj5Vq;ap8_F}Zsp`z5-ve0C(zE32#HFCzf!NMUT*APzw6#=8`e;_FK3T8oV3^0S zNeuvV=Ap7HO-C_J6e;hSGhQKm<5yd1_f|#ys^g;vG%6J+SJL9|isB~7VKB;V-z|=R zrMZM!^_gz>^le=!BdeV&M?@}%d+F*$A=D15(i&~NDT?|45yfN%15PN{uM2m(KCKN( zvQ;}yVh(w%O)g4A?hk}C%`98-dRS>{uWl3-hb}U6KOYea?JlT^rvFeJJ08;KZnjKj zUH!cWF<&HsCb&N)GFduuTqBCl*bL9oabE)o%VZx{bQhat*1lW7*8F?OTDd-?(53q) zhfAE$E$4BOQKbMy;bv#V>x=?l;F<{QlM_kYx?Lg5m=7 z5ZaM<0i}GitQTBME-kfeHq+!-)fupK8V$j9%68s#S*|<2x?v~Ypvv_|GuI8C+~$%T zmgn~4ytgN1VX&j__D6lEtyXh9yJ&lmF;$Q6;z-4g60aaup&e&Tg;a27o}GGqnZ`JX z{^c;jsidT9+GB&Ic)>3}7kwwy=?^|;rfj#yS9a&!-yD3&wpzIAzLpP=VKpeF zdnxHE8jb~jw!fblWn?TY)vlc{vxjt0m!Q9^KcC#sf+zFvO`BPVFEc@~wvk{zx4QV^ z7R)nUb2g~R8gCeFqv!Mak)L^z{t!w)DmY!Mbh)Cvp3vRw7CAL0hI@ZqOxAu8t8#dMyHJM6+qEc?2ckU|$GDm$PGraG0 z*8D}^q2!LrDFSEqnFeWY25!I1tIsBR@vujsg9Z0L1U5WW18Rg}eUG?FkP#|^Z^Zkm zICOv88d%SAM+e!Q=z%CKfTUNAzVv`>KsGe|YAlYX_5~5M znHYG#aaTUUGibPgeT72IL@F+<2N1%M%okD~8hc-E^t&wO-9B2_nXps?B@ebl5^pz7s5T;4vn< zj#FY_B7*Ulfs!8mS%#xHBmxH&%Y?7bA_QIPY!{21JkcH>?#ENind9|*6Pqhv1Bizl zt)7qb>5I_m#YAtBh?DiA7ESA6(@}w%LDQp5iQ#Y7?WqY6%7B1>u3T4_Kxb8VL5`mE zpaU(|zkRE55RfwIOw7dZa6(>IL}9A%)#mK54OtK1O&1DqFlZJytVRIRSFOpCYp>+Lp!G|~-nK#$QL^3(xbEULvD?`mIU7(c z46VK1KA-+<5B_rz) z%`YR|Zcs1QTNV-gaf*4IyS1;#hkty!StUubJ^B8A|A@u}gp&U^YA^GDX}AJ>_;fVP zQ26-xwEDV#ML%@Se`&(3|5ffkjjC)PDgTpEwO(yCdW8kXds2IIA2f-GVmQ$U-)Ebx z|7rf#ha3B@t{yDRQNSAh^{g#yFlRYhHY&tanS?EG-TDmm*g@Fdqc$Ocpp*vm)wi zp4TO=%xb>3JJVn?e8u8yFmP@YCYu0M=Ec{Ur16KkVJNeVR7gTZK_5+Dux=yQOlO-7 zM;maf_bzYu_avPS5to3OOee3@PP}_~TM(o7=b6?Mh78ptIoRjY?*mq=eH(siWU{}y zyWZim@8OL^hSqV=tLgCRREboTN9h%zs1X(F*D#|A)9|0%V~Kbfy;2Q#Ah0nN^930Y z;cV++3fA+9Omn#z$Wg@Sqx>2Sy68M1>1RQGf*?UsL2Ssie9P4)JLm|fW3o)X2+sBR zR&+;&x@qm=yHR7@L2&lbvC=2j;a4R^APRblX7dTHY;Esu2WV4(uA&)W} z@`;qmm$h?n229LW+V(4C@&gQ4Z7Q>XZFmU7$}iyInnJEWijz+gwiOcz`qi;|jj4I+ zIhV^I`!%#W$(m96YQy+KBx(KW)gatQCHG;o z2XE=L0B6#<2(z1IYsw2<>2#wNDQ`sS&DXuF*J8nFY6+(ydQWu7cA6=y{@RHfFU34E z0S#u-C%V$9GTZ!BVg?GTdjYYd;&A5bI(m%UN3cJ z^$K6(c?-@0ruy)(#y2JDPifmaf-gnSA+kFenqCq0%yA%k?kOlVT$hg>bh zl!n#`VML6|TzRz82jX%qM;bsI9f~RuCM4Cq{^x?%5MkPsOp-Y~_5}*el2xJ-3EU(< zo}cRUTCL^kvQzZm43@%DufIaeL-u0UNqntDR4$Fi$97uCW+SxbK!dE`axdxdW0{|l zR@&e|e(}`sRpRR|I;tkM5JDj;|9GcdB8a*irZ^oZzofM}K7 zc6^0{LZ}NFjJXRfM&|C=RCsebF*axQR)Ax~enYDUhg^TFgIGq0N9jZbO~oVS4OG%Z zbwWDPk93CeAL(@E{2s0DMI!;!umwA~IupeXjAI$Dkz~e;aE{5yLCncXFd8=MKj2gf zNTkE>O?r)!V6K&xW47;cIl^Nn#PRn{o4LRrU z8Ff`xCP{iVpHmq2@2;bMNX)`J8d!>`M5vya@PVy2Z-Qt(e1jYLmL}_(ctruR!;wJ8 zbv}`_^7(EPLej36hn4(hR~UQ~l@aMQ#~F(%Sb%49h#twNH6NV;|AuP)sCN3ji0_T;w8OA9AdFoYE&E$E^^aoC zF#&WevM@*4gkmUM2r*mIn|8W!d_hUyEwVbB{BORLja6+rhPUmN8MW~;xoh>vL0PBE z7(`Z%rx8}HElw21wj+-0HQ_sPZk`8gnnxN)KD)C4?Bvwwdux}W)(LOLg(QuV6z7%~H`Ru;==DSLZmVC|P zVuB&Io|rXsiOav5lK$WZmZE+vOqF18`X~WfVf&MG+R^#(2bpD^GE!yR>D8L>z>Z=t zIB&08V8=UoP31zosFl4j4yAS4P=Pd8S9W=A?Ql8cC8F7lA?V{_Hrx@!cN6AZ(ry`P zkyrD563v(52!{?#?^zPdvGOKLGo#J2wn5M|nk2zE{WOL%HQOYdGlnuP4b`@M^q8>8 z=Kgy2N!!9!9(|q0v^Hx*q4s!*&ipoWEGn?59gPe?Jp%MC_snSAw_xzr1I#sv2F}Zg zYVA*6UO=U>2NR}sNBP@uzEBUG;qoyOKM!%gSnZJt%BrjSem|Chd!?`*_bH0^*?XVF z$3V{xdGH7FRQ;YSg6eSwQBX=$xHw~qAkdaJ5+UB)aujyOXtrNNOCG-zmiN#5n$xM- zj}G%WYJZ(VI`7c6am7<`UD;Maapi;Kyn2)DEPJ>>zXIormm`K-Nl(Jlc9yY4YDEm3 z!(-j#Ha-2{dO>ljsecB6j#z67eqh*m5i7%HzCD4=!-4Vkw)Hp@B6>OdJHuX@cYv1C zL{H@!n-pRmf%|{dw9u2xoE}^uIywKluBX!J3VQ^>3J_r~faU{_hs+zYW%6 zmb%70cA+D^enSKsiztl9sIjruf$yNb9mA?R6V=)Jq97A^yml@+_v7ZgSkpG^b2 zg*WFLH4Sw{wr@qCe~O=9Af}pncX1rpS3e)vLVwE>lK|W5)I=BvEfUO6hNuAINdkD@ z(w677vz7DDTe-Ap+PD3U@WWe=Ti$Qy&|m&fAwU6^8{{L1bGg3kx@Cu`db^yNo160ohd*m+|0qL~MCBLr z{q~;n6B9HDh*h-Zvqg=|ywwL#4DQl;zn*YIqR(JL4)=>!kbY{yNKfYK$9o^kJ z>mZQm2F?5JoqhXS`BmUuyY5*8QpEMq)8TGztRyuoj znp;<*E$IKEPn9AQ{Mu%9;L470Mc+bOD^h|7Yaf(#?C_M{D#5Ao?R5h}rRX>AGCn;+ zT8d`Q^2uxIuo3Ofne*}Pt(1A?nhoE$u~R=9tGUWRsr_X}C6%r9Ol z=}?)!rTtNP!09(CB&;lsTueAG=Ze%Krh@NxCf_o%H*N2N^IALQv*fj}eVNOiAY)ra z(q45=r^sEO#Q6L7899i`)-s`(Bv!?HBZX;GJ79w+IcgiSaL>f5q;B9A8byQ~X4&hR zS(W|fcWx= zLvY7xUa#5xF<7F4Srq0pI*KYnfzk|HA^Gk8*7mTx-J4UQblWJTCj+Nz@Y@VHb>>luO}ptvL9A8uuRf<51@p8Y=gt*$D?t0K-sA(AU$3nQhod1S8zUpYep z9eRf-O5(qW5H;iwMry>&x;$D{ZIU}D#mgrhzSSF&W@R4$B;+o?(3_i>pl~v2jsAk? zF;~a3R*)Z^3Jb%k)PoY0mp&trmnn#xi(%sRmJQ>*-OH^z9AveYlug~`L1Qj^UvYdN ze?EV`Grmn_)}0U5$6PK+Zz$#6P5O^`tQ~Ll z3_v+pL~)CkPb@5CnHKHPJQtjfPi=Bq6E!aBsgC!N8{jc&iIicKukH| z6C+aN*$8toLc;m1Gcbga`+z<`^hrOj)qL zB@{4LFZ0``&r1+zWnXS=>BoD$A32~T8G{M~y<eXJiWi>utO;K;_fx&0vA+R5Rs= zGF`#wQxxyj6H8;*BG#kQ{2|J5%$5+T6-R;f`opna2{N=E++MERlzp{d)V3j7m?|Z_ zHg*<+v*m(}iKip=hK9^kQ70)pVv%*9k>YBN;Z)mL$@4^)XjZjsuW`;_48#2=T%tmI z5rrzzZi2)LcJ6R2Y4E@iVwO{iMNK^3tS0TlQwxsmt`Y9`@I5;!irqNMuON>+@lXzo zG{V_d66i{L?#SGFj$Wg@8cvnnW-6f`B}s-J%3Cx;>~k>(mbuC49wf)Yf` zHe->-#IpJ`voaeE&3t1TRVHTc5JyEmad$QhQApK0jR>ryD*#*pQGX94$o#A-CQ%v% zk3GcBumc-iHZoOyRbYRcVUps)#*2i-wd6TY5Hd}C*3j_hOR8T`-uu34dr&0|95L60 zGN-fC4_Ek7R&~f8yx!;*VM5o`G9YP`z!8=MJ|t;TFz~e($kIPCayPI$<#L&sR930! zudBYz8x{lhV7Ke=TTqNbA(~Er6jIDG zg$gk<4{w4pIwbGNYJ#|FtLME%B2WU5s;G=QkrN^;SlAaT*=0w%8}9|Co1#H z#m3ecy{emSBmi}eT70~vyQ;&R@syj|K4)miRv!4kF+YZs-lKNk!vNPXu=GZbK=hfB zc!}^`F*ZSEdbZiiYZoIJft7#6OSvXXxEsP_d^MRpeHwXxklrr~s{3buTm4zS89jqH z+h)3rl+&fpb<~r+`)q?*La^`-~HXrU5Nf7EOODb8x*Woq%fkdA zl+-!A{j;N8vYu~P4p(wQ(?I3yV!&O_UZc69M6-STGfv{>yvh4Q`8_JY#2R=5pi0saCe45MwfV?alLZz;2<{a5kcxY8GOJqW*J=G$A>r> zGD)LPf1vgwuwiR6g*U$YbUweeACE$Sfb92KyaP%{g%)`~a*K@{-l_E|@K2C+j6Z>N z5gR>Ewp_!#!}V;x9e2DxjS3Wg0r7#}cX~0#;5=SM>)m&@gnv0W_k7o@Bs`escJqL+ z%>jS9e_IflFQ2qj%JOEB0{*E9WOX4UsP}0SDL~kHwqw16YP_^D2o4c+E)x?3WTPjg z2%zw49C-~;#IHMOT3Z3&Z8vi4=FwV~GY&em>CaN@k+a{*38z1ugh`DA6az|@x1E+- z{Niay5q9~2O%zGu7)g+vAK-6fK2Q7(D5sjwU^#8)-Ir&+SyN71D!M*`M%!TPW*a@s{QD zY&vfElPDIU^Lp&iqE% z=V*@(4yRs~Nwjd|(*{z&uL->6f@lD>HtJ~8mxfcj96+o+rSS5i(FBQ>#8P)7aq<|%nKPNkf!!CTnY1OEsD-ly-?baYO;8Up>wonr zYo*p11unDZw}EwYYYH-l5gMD%>r5@;rroYB|N1pQSgd!nvgFGH52)z>&Q zF+pWhiKlCCeDl^fZXTv4QB_LaRrJ5p&M`uitJaPz)qTfdG9l*^HRXvw>doJ$bDA%X zt$anR0*vH`^^=FCR{_@82!&CVV5!X1zq7WqD!;bzJqTG)F3C{q=Qp=))vDr;Gc&%uPaP?am#0zSNHR5*6W@iQyf&q4w3(bO#-}*5B=3JmK&irUv7&@`cP)t3Js+m@vlnkrGg}vOR?m z%AH9@usC)za-4*jTZaO!P%t!%CEudy8KzR&TKtoZV%bJcVO02`f~x_oiNx_tk|{KC z1fmk;s(TOzb}**+bn)~bL$Uk~-7gKKT$@B%Xt@sDl_nivr$GMdD{7MXlc54&F#F;0 z%&VK{9&*pQ29z1`(W41OIE=2F?$ot#bQI4_sR*A~{X9&?utq`cAcF?e zb+{Q1P5aG%w9t;jlp$Cx{d|-&w(bY;d{J{%0=ndYF^Slc{x8R-Vh1k@T^JI{VlTzI{ZP~T{?T!{|p=o4!Fg$LceeEc( zW(yMppK-w(mFbvAw@oiJrr$F4?sALxj5(eL9mM8x>^3W5x||YRm4jfVUy~%UT@Pd2 zEcfKK{|x8=BRFoSEj34dr#T$1uv~-kp+X|if3#T)xP_|@iWjyDT7CCmugxHNob)ro zLEvCP4_VMkRl3;92Uc$9blY`*;Gtn9Es_|Jl&veZ5O9UtynznGxowA*Y0q4C(l4g2 zG5;&<4m#Z(&V?wsNq#E__cVBUH=+j1}4s7T0Sh606NyZ_PXf+!^NtSkl-?zK`!kj$*fX zuJ{7`Y{yv)e`Pj}Ni8^JSWW*?YsdS)6yUWU*l5S(xHpRA^BiAAcCbk?1s01YIg9GR z_X$0*grh7)l#9uqUNIw;@DSEWy2X~|A1`O2u~*tECttAKtm%AeHS4mATg&bsgXN_abVlVFKHi~(ZJld5960*H`C^ZnA$ zL~_m^&o;LlP~tTw3cG1+4;49Uk{)D~6JB{Mfz&N3}v6BleM z^Uw^wnm!AbFa@cY{riWsY z6h-Rpb0~j`WWL{KYqr=f?iy|ejt;gk*h1dOMSPwTA#K-?$vi3Js?moS?SMWCM@9+3&{)>TPFjiuk;eHf5^bg6js>MsRZ5f z=eY9s=}|*89l?xFZ7A~l+#a*wCf+)3r)gDWbhlLp&d-nf@8ZyOJp;k!aF*9EVS=rD zKP4kgulp*9iOtSd0M3bh%e&^p@}7crDZ{#JSFzG^UrSeeZy_sU%1US$GqxF+%Ce4m zM>$)*m|#-M^p>U(dGyd1f2|WBIYdjp?fSNy682 zaPleT;54+~5fV!V4Zl)0T(eBo&q`xjhm$x?iLn}oYP5o(cZhk6P@5HL#5g1dEF&+F z^Q|Hd8y14uW*SM^!mF4Y%q3AM$61}U@3Fl8QAgNqlo@Q4Bf&sGY)qmyanH~-esT8y z?cWRv}b()NICz5H-aS)&9A+C2oub02ad128okAU~+8pBtzusUs_ zItor#ZoQoM&JEB;{Z;WQ5YG%w?KL|A(q>&jEIk?tuROX;ui>6c3GI!R-M6S)S_B@<|Ypx6+ zk2=}^rmSTmlR-pGpSyumqH3h&n{S;103lA^=QWQfYj?%Jm(bI7Z&NWtU4r5fg&*hO z$mNU~sz{JhYX#47WC!$@#G>~x8Z^TClvwB)S^yzoSaljWqFuq=U<~dsrzP^5pn{khJxyY&v?(MIj4rpo_P-hf2<$T(^d!a$iDz_^ zCtJW`k@`;1%zO-u>kgK~Tz<=_ogwBIFh3gN4F}%MEWn0Ihd;F3v^f)hs*ywzvp3#> zPX+q{`7jAu{}yn+O@97er9I1$=Ra1d59e0XvkviI&Rx;oEe#t#=>M`*@3w}w$?#qe zqe+{Fg5mLao-PE?to_7YgHQi}GSA!2%!i>OuP1ypTDT!ztz?qV)IMaaHHC9PfPAdlv_0!ZC zPQ*iwwrF*6Jt(T&IoVwhQwCNRVh*3j(dwkWtypV&fd9^7YdO|$yQQa^Yrjs@#+_ub zN@7{52Md8zXx?7-huzZ5Yv|s)io=BOD#+eBB!fiBnmmXo551cuzW>3e)dHT{H15zb zHcOLNgO}@|zpu}F97*J#!T6$llN59iKLdfvYdhO7`Kh*1-fO+v=9ny&Vy!ZiG=e4J zK8DYNn)A)Qlb6f&v?(6PXVl+pe$xB0Reb#E>99)jVI!k4-a@LRdYb!Za)gPrDQCT4 z3PnmQ(YUztbgdDIGe;YqXpz8851UgQmZeC!7OMM;H z*dqA0d#&qiVr+O?=x(J7mVZ)yqWnnXYhX-I+n1wKQD|BWBN|or;FGSCzB~BUKPaqJ zIGQ(;Q^F8@LtbwAW+azs)RU&NJ9~7wNRe%r`{(O?8h}Pqm!GQrH~*NIxH%m}cU$CP z!nyUNQu|l`>`5IXOA_rV1Q!Pwk##*==(Zn0PKkIm$V9_(eRm2>wn>QPCrKb0NQyvm z=HsuOPjBM{^RUu3y8_0|wZe(2g=`VY7XtBSCmw?1N5kmZD70ro;j}Fs>qbe%0B&BQ zCz$ELGofI^no+8~qA3c=o`%J@sl2hpa@LK*ScFL-vg!%6uFddUszu2p_#IC1( z==-$Dm>Ml%*aI@J{C-(3of3F=re0c2yKD#E{o=zAN z9mx<>O?~s5aX&Md(g9&GQ*y%qH>6C~@MK?0WlOm*kuWd9Yr#W zH6UWqX(+kbZ*&>OrS?0N%E8>IO|1u%^j$zPl}7GHuFG)a1-;smRyQD1$NR86pOR0M z51ux%;MH?e$m*-plVyDgALozu1}0ls=KB_*;Z?qYC}k+*RTZ-t+w|6f%WCqOUN$B{ zX2+DI?FXejdsIz6nKAbsE$1BzDeUImD3x;dntrV*{)h9|A}aWYj;kjoO-8Osdv+e1 z$WGNrsw*<0#n*m`0lM!>MzIpE$;jXpca4^?>?r)O{{lBhMe|)Utf4n?R&&d4WZco$w-)>L;G1dHkzCA4!jWg&N zw4a22;kL1Bk*=+?Vby-+=kwW^@i�(1ae{m$qu3J}nBmPiBl?iS6}?eh|l2!xDt$ z*BJEKeFM~549A*;6H;IdNgtlA;1!k1C}kYAcs{f2yI%S=m6yyYIUZe~mbxF0(tcQ~ z{`XJ~^9KKS8dab2LZ|t_IcMAZ+jHkbKW(P_S+lq4MHT2a!rz6)d@Cy7^?7(+E_%gh zy)U}KwLLET_y5jT1y$F4kHPRhvw44e#e2I5_I_Sj=Xr0Nzm3L&_qaK*6~X`|2teS6 z`1t8zZ<@Q!YAR-WzU%$CfsM=Uruh0i43XvabQtY*lSkW8?BGeVgU9`sXIT|uF1AoD zPEnDUI)n40IUOxQhgaoU@9VVn@;BJSr%B%Tt<7HX2k*OuPA{lGO*BDJUA{SMzd!MM z>~pRKd%vySm%@h|!+*4$oF8 zB>QW0;UD+UgWn%!6&kJA?|9m7rX}Wr`+?ve9h(qWTHy71c`(<0ULGDEcJ6#$-Ouvo z$vx(M+1??~7>LExwbxw< z+STW1wDZ3f&0j*9{C)KFac(EUWqIB$$#`AGsc1b`eatj#Rr}qsinb@t-$mW`loxny zk2en4|^wU#)1+PTl@T@ek>_m8{t}8o$f{-`@;_Ii1)34F0d$bYr!lvXB2&agQUS zCj7r1DwA3&y-!beOv2-U3r^qI01H{`TpVt0quVp1EEn^q+bkC;GwM?erSvL#ULCG2 zw9iv}TEqy~8L8_l*s%1h`%{H%0(%*CQP%6F0yHwwmV1P8A|kAl+azJE%Pfa_lbirM z-0*$)f$Q4jM}H;qoY=6L*Oalg8+oiu8~0xIqDgYY8!Um+EoHV*Y71P4tA?|!TdmBN zW&W{o(&S%S47^dM=L|V;>Z-ORy+Q*z1%+0)#n6m+qC*_AgJGuTEF^{t3h*#*t&<)p z$NVV9C)K-_TG0R&jpU-CfN!<;XuJgKWeQ_t6_#9NNn_PkqoGDW%7|Kz746;o!H`qA zq=-4n3y*0lad0$S4^W=&^mR83G_~uooB7wgD$^8>H(Q1f8;j`|^t4!)ZPk@N)328_ zn>b4MN2YC2r&N&yF@U0@syU}l6{cZel`xEW)Lyh^Sm6{)nX%0;UD?aZx@}p= z=2#!Nm?lM+({7*@o-$?lWezUQq|U70FxkAM2o$*_4g6?&>=<$h{79DGa=ftaBrub9 z)T89M$B;GZdV35l$}zAv&@)U?|H%9+u(^GUpMR{WVTw~_31%h4O+g(t@>+PIWbZBv znpBZa3c?IWdFnQS=DcC45$n93fffe)?$V$0;ghB|C(uzS;r*?>(gHmOjoEChKDkOA zvuau6W+tbju8>XQsF!Wyt5MmgWoDY-91_VQ3}-Lat!DA40ma3Oe5SKJ-iMb?)f6&8 zDgA8n_w>@d`&uCS{EhU6v0S03a1BI1^waW5lLW!k!nH5vsG2Sl2EVHIz3Yjv6^tW*o=ZWgV zz5B^+$Mf*gQvH*6pf6ZUhmrd{e@BQF&%)+lqfD>9AEy2HJ%R4kI9xOQJx=DN{qS_@ zedd0Eymepy;Xrtby}YzRmAe2swOrdb&u!|Pwp3OwZ_!M&iKOcg*J>ydruHod@6x>( z4u*>R(paam@(B%Vn3jqylIEjg_!BVoiT@D5@9h_7J^OrIbAm%7WKk2Dlm&ewhm@%4 zzTYOdVZgMqlEKfG;{!~xNk&>SLp-wP{dFv9)3x9kC-84TgN|R0HT3Kv3+{tz;%@2e zw;|28VG)CMZCDs7D^$|VA0n8YP-5#%opY#-vZzY<_OSyZktkD1vG>iTWgTCKmxQXi zXgTV&kW_8pIx)Zno2}|;$MLvVL@ z2<~nT!QE+GLV~-y1b2tvZUGty+PDX692%D)x#xWM%*>r{=I=aD`UhK@-Mebnl3j1D zcdb*s`X-NdNsG|hyk)O6ac4a!Z^v3TaS=lVWr4PbM4n5vl{H^!;5N=lt4=g1h9g>0 zt4|J%TADy>NZ|YR+JS2gbMTFFTb*~yGU&G9eTzkDW}fsm*T|ru%KNr0>U4u1`rbN4 z4V4vzEokx_pr5gzdOXl0Xu1`2mJb89WjUgZZ_+=)oLsh+9?o>Gkz$Y=@ydo6nly|# z_-uv!>h-54@6hl*Hhgn%LVVLxf(X_b4(V;0bOYBs$jHj8Is*V2UB^j1wJAXLeG3Uga>>E1ER6pH|1f^lNf z?4sXj31uqZ0>A%E#(kOAG;S=tOIoU^YP|rTh7cU1MsbcOZu4d$LU@yPEnl@(>xfLv zyn;*XaHl@qE)aR3y52=Fo8MHxICI*>@V#i=I5tW`%oP0>HG@6g!8sEQ_?4{oZJ3TUa7H4L05i9yezsW z=MXvd^K~&<{1r#E=DeJ5Estel-`)h*!TNPR-w`&MZulUN$IC|>SjMQO8HdqieJhEOs#*RA?wcL0TQzj1DahVDdb@4?^{ z{R%q+s5MqGvLXtT6+*j*F_h_e>hB=%{#O^{mzEt{%>#@w_< z$pLMtB`6`eQtOwc^071Dsq#=k$`fb}OS4Z2n-$teN7o8n$P63S4Sc9bqEfpk{3*q4 zv<0NpX$U{Ld+xTp;?xiU%qBWx)=1BROw;wT9vx~#-gD;&E}?QO;fmJGaUC6(w`f>p z=DC;&SZr5QJsIn_X>u&tO{|rDpdFSjSHAL-A$HUxj5WmvMB0^vje^M6_EDZ^jZ+FiUU&-V-2 zB`3;?d=(fXwxlV~E^p9kz6*D=&sB`? zX|$~_Gh7u$CxF2o251Sv(l$wQZWL@Si$$putbVbn#!_2gd$P<$;_yZJ#&*SFdq^4p zNjq)kTnM0;93r$Nc}3s?C95(@tIAYqKWYgX5S(CsLLyoL4|9y(j%42-01@tk-dG%tx~NSmx`#n&`cdcLl&O>*EMmKAj|5u)8K=Ac>SCueA|=i>B~ zcVaGrF9A|AHr;UoW~pVvbLwkKA!1ZYM?av1(v8u=Ps`&8O6Sfru_%K<$c&^e>Mr#G z@y@e9SR=MPAr5}Y?{Li)IS;Tn2YwF>F8_+d5Svo6$J$GJ=eFXD>6jUoj?&_zmVL++ z6mE8dY2{1P>S(jC+Od2rO;Z!!5O@u*c{_p9Py@ZkV%(=l5~sp+HIkc`bd}{b zr!nX%)lDrpwnD8mI~4GU+;Nl41&g=c1d{g!v~)+Z9FX1n0=#{XyUtw14VPqQ~ybgPogAcbNQux7(K=_dMxaav%}EhK1;_ zVOg{i@8N(Y=H+~rI{H#!eSy$cubMK6`!WMxC56po;t0o&IH z!pwH<$v@tyLlRe!(B;}7IBOoxs%CM%RJ|q^Zj{EDScj5Phvy!{duFJ>={Gs z45w2fGA|L$316mu#`aHrN?DAbP(3!`q&*MF9igmurHTGepZn(*Tp%1Br6bd-RGQu) z5P1Fi0|@GL^+o%LV{f`s{NQp3a5%ahdJ|o-@_;UrwEaUsJGrFEbBJ~Z$FSJ$9pK_g z^X(4%d`m>+_%rgk0l$W$)oNn2iuF!e%%0ZkTg|p=`ie*(j>O>fyl$}$|I;fvcO@3^ z>wMEbv?5i3Cn!t*Nw_dwXLHmW1_*J2EdVwp-mH-1mC>Nz8nShLp`cP2vOa}Kxzp`* zb#V=l^X@RwFRl>mB@DWbrQMt8vb^EaH*d!tdkX%#T56S#LnWFPqTbI?1WYMh`LxA< zco-%ho-IusR?(}zzcJqfaE1`bM5a-4>ZzTHC7QbY)(I1vjrN`>PrJyPrp*GH#c1E3QRLjt3%ZFByHhr@TzJn^?YnX+<+kx;2Ml`5T|wEAp{ z-*x@=Bt*!aSid_gy%h3ONB2_o_}G%O`B)K@!PygnouBNgzbfYg=8C^LPLCIoG4}a< zjRN4b+6stU_?|MkgKyHHp8oyr$3{Q-yxAT%Rw21_=`}DC#E^T~H=7pms0@zw>#iBl z`Cf<8l1NxMP)CpR-g{Eh!3inBjc}}T^z7%Pm{yxY*4G69naLHhTjfU|RCfzO6L8w4 zwDUd5lb|GND%thOG|R4WbsSo(M~?sj9WOusd)Ddy{Qt?P{2%A6Dwm6cR=e|x4h|W? zyDRz)_g^qvb1H~@#`G6c%VA4eo3~D};T^!)CwlNFFCS0C9!O4FtVOQrm>Hb`MPfl} z4#`H5+*=$@KuJcT?LLg&@^xOu7SCxVU%Rq7Ae4Xi&DkdX<_SoFl`-99f6J19e$Kp} zTq1d7sd&SDA!zoJuz>X3n%s^>%pL#DX;b z(H(;ApY_la+I_^~cDbcf*^K%6rD@h6+P>W3z8`E#=6Wo{#wk${^EvTS&SCrM6+Xd^ zUH3-YinO$G3Qm=+T3nmD0KP#JjkBjYbFm?XZXq(xJ0pO_T>Vcgy*UZ@Z)p(b`sen6 zHLSz?Zi&0;iHAod;69eh9S@RmiL}Ga3g54f+4o}sl@N%%ufE`ut4W-M<`(>9Gf{#O zEk7AbMO0^A2;4?WOYHlCV`dJ5-@B$`WpvJHn<}kv1u+lYNvA{wofCwgDWIx|Z^~Kk zl3{5UrEND})qK<93NR6&$$oKGT>HeRy$04<=K=vq%b!ZUbna<&G+M+X7*CT99YU~k zLW3!b_Q$;_n!~&J@@F^%aXOWyk$!(%o4flwEAaP)WG>Hf-}%I zk;;Yxh0)Q96z8@d$EVNpo7*onz0uaME-W_m*qIKGY0a0bd`dU)F&*@SaP^p)M~YKI ztWGQa)qI-=Hf=}$unr4-DDS{kT4%5JMG!`l&KdhJC6n$G-(t)l6sySFg`#U$_a- z11OY0VzmxNk@8_Y@s`d74&LkVX22!+c3_QyU?0$yHn%e0RC2X^8)JyY@%x58#DzW%Dxg z0R9=RN&6W_?5M`Y1-BFs5m@VPj?P>j*8`80s*v?B#r@S-B%-Hm8t26;?eU(L^r&?M zAGCu%Bvv%;S9{?$hvz4cn{Eu?LvFYs{Hipd2Fcb={a33$TNs}c=OzKTCf-d z=fhcvv9~<77UArDZhX(suFtse$YfgLmo42|vt>JpdjKBLkJ%j= zDy~tdE@iQvnuwKUFX(&87-sZb*t6pNZN`1>nRJcAfdMAqq{?fPEROjd=8?k76q7~M z+H<=152=s$H>z7tmXW(7fOFp8?%Tx|-ZS2D=qa>-svWoJbT8F)<>yJez90$`C)tTe zv5ZWs4F??`X$m7-)@rj*2uj62n#wo2V(AlM_TZ;2t9(kEXbQHVWjFy*Z+K<9uhGT* zYHnbX0B ze<7mSuYUO#N({iiAW>|Iy-Z$rdH~+uB7oAi*~zvF((~nV-emXYK;fRZV|zt62CeC& zYQvu3Q*asV{76eF91@O%CG$aXQYxeZ@g-q0WW9KSA%3nJf-tPN$Ky~f*?RS%c-V@) z7c1pd8P#adwhrj5$$mCI1qbjodM__xV=MLo$me?B80GGD-z53*^f_q(Zjta<@tkh2 zODHuF9&JaaA|9@5x{-k9cBA}YD;wwLSH^7)>VdT4^AE=Kx4R%t2a~#RQ&(4A3GSH| zE9g{9k^t0}sc^ZCQu(MrLh)$o7DMMKwW5;Uop#xZy5nBcyM*lK_>sZ%v185YJoSdU zxn2EbTG}DI@3hGM*7fzs69~H_($;QV1ptA=&JHl9gq~(5&h@RAM)-!dn>cLy>0u9M)Mk$D2oMdUGOI5Jx4AduuFP0%1%rThG6W;a3!Mfj(U+o z-xot#-h6u(l=fKUC-u5i?CaU~;So@JA;%5X2!3 zB{oTwZImCm;{b{-H++j}+zo|1F8aDG$dSI6JF&ACqpO^Iw;;dS=`5>ylUWv&8!wrKj%xeClol4C)B5*dKSCKq-l}adf;^r?^o8 zj2z3_)jb8Ej52nsTYZ1lWn{HiWxJ(PT-xmO)@HgBb1FuF`7R9J&W*VoHjrrbk$s?* zR<~ceCo%e-x@)!|Wpdc7zg4h|=Y?;CphOw2hv3x+#f`tsjXa$}Wu?FI`aA^RDVJXR zNa<*b7wVJbp->3%^XTxrWPmQiDIcL50aj!#Jr*7|_xH8Mzzv@tBtsufjUHwB0|h^T zFH0RHg47ZB<@bA4#XGnJSEk^s6gZ)|zlO72*4}Vlg^@!8PP&?0|0 zJ+nRW1=$W8%pTf!)5;G|GzVpnZ8K;SEzfFDu%3Z~n5z-Y40^FZKUEwB>aa5fAG#%A zNFl5CKiG%>_ctKmG~?+`)p=26?k$!IoBWueyPYVC@H-ps-2#(#z^7T=l})WEOP!m# zcR+L;+i=sbIxgQs9s^z1SrU)0=C~tV7Oh46EJurfjbGvN(`M<#9zcLm^{AvmkoyTM zzxp5x=DfXLC-1b9Pp%Ei@-Kn(C1z2|>j1ynQ1d|UHYPo%J$&%CTjSt2e)scuI-eOT z;xr9>?n{^sS%*(i$UAz<3f6oupPIJt#+xS$l3MBJN}*Pv`=I6@vA1@qp*!?!*y%)&CK0+lkJ`6!HYgF(4Mh2i5|rcQsm5S8n%a)|R^Ukn7UShW*Da z?2Yz5Y?VM>Jn#vD14c%2d>Sgw*2PvrL2EphFFj?GaS9G`R9c0OO?;w#2+B)(Zc-HT z34cJB%u8VlVi@<+I2#`{D}PJmv?YVScUaPQtv+N5V{d8u2|J9}_w>>3PwO#9VP?Ea z^mZKSr^Nws`3$uJ_*ZdbZ1f&4;I}yO&OD<28lcz;j9l*X;+r~F1ZJT3 zS+_;Xvn>~sPu@dW`7lx6YenmIoNz*spUau91KR_X!)T9}8MTQDdVdoDC`{W9zPZ+Q zojY1S90#7h^tA41=K=~-Zm9xVOHfMLtHkysQY(n`KqY=so5LR4V?7e=Oy-p%TRz&I?VJGhvQC=|0YVGjymC7&Xr^_WKazP9#yDn=YI(GC1zZ3u$M(8~PY&`nbLp%kDbTFo=fNRhd*6eSMKQkFzNW#(=7HS@ zd`7!hWl;6_^ZARRF8k;#Edx0(&~K9vag`*4uxQJV95gIP;RB8qUAJ_HTzpiTU`CCIB$mSqU<0{y%P4H+lQgRO zD$^k&CUqyQAe7&!O-)y8KoA;Mv<&E9nwN0#?%g329W;RBd>jb~lRUI1|E-dKzoytif^Bmno) zWn{8>DgbvOFWjmYFV6Y?Se@h;eC5=uSbNgv7P!W7-Ani)B0c27IEG~k)Gj3`LYYL z_ET|Um0vALFmv#uiqg9rpXy}x*wq{mZ1?eI1%RV!thomnCN;*^3XOqrX8a`w)8c7L zln(Ai{E2>t^`9{>9tLkTyKl=ckGZ|f(r%q616^-dr3{vBQcL|xnz%@Q;CHyPyBXFl z8ze~IUJyUXI{zh?3J4x2-oNG`_6pT977QGR_xB#xrkz)>Zm*s1H}7x6W0rRs%I##Q zpy@h^B$LU`7Lh(I-2JMW4i3vDIBy0}-)tZBjER9^eviuWrqE%1l*{J8?Lkiz1X^Td zIdEPGx#=5QBMR^@QUgnLY!Z$a93E}#@-B`$HV$lN6gf!oEnV&3~He=AESu`_~>7wz(Gg}43L5^vhdfK$gu z!8QE$8yJhjhPn;(`YYG7UiI3zXen@^Z`0^Gz@5LN7~c(U^>*wVC%XL1z&p8kx?|<8 zhZgtS3fG>at-;ECol6Mq^~#WZ_d$(Pie}ioP1s{k1x%-0gb!;$gJ4 z0)|B=1l;*X=XvE`ig84z1?|AG_fS0bqSMk|=$=x~vSL@KrB}PFk-^15N zJTFz|741)M;PV&@IgcXf1@2W^b@d`J@AdmygkMm9aGiVgc~)BW$IpiKpP*N1>!;Nm z^co{S&kmjEMzoUeXvTt4c}|hRn5q2j3s*Kf!Q_X#i^)8;PAhjF?kzNPTHkf!KpavG zO(V<_3cB_h%hBOHaf%-#?p%!1ytVN9xfG=`BV{*t#0X(w9qBeBo+pI0e=JsmoAMx6 zqU|hLh^`h9@{_@SPcxTXmS#OYH565l`h?&G2D}r|-r-?RBcx3X(ZUD*7{&_L-Z_|x z;}-2vWi4!rIf=xI+)}syB*gWBKS>-As{SKou&N|9vFLM&!D4|L2CUOL@jI8Sxbj4P z0j0NzQ5MYMh`RFf_Vdk3EJgMw6tVj|_;tu<*u7|#>f-lScgCBG`*QSOY;kZl6g#QV zTt5>7q8X~+zHq9n+32U3Et}(MDRs4MqHZuzaxbzqStEQUkr5&MkSJB~7W1>f_L`?E z>i$4yNY_q3^=E3TfGLDEQ+;ZKLY48i)f%u8ZLo*bCsJe)UINMk*D$#8I4Q(h#z0`j z*E!DwHUeeG%WclR>ukDq!&B^#gR@bcO#zAKtAPq*f$vPW%B>1;^<+5P6ov$5Qa15F zh4CrZrDbP|No+`GPQov?zIk!^=bRG`H7H|zW$4V!{ir*nnkGes1MVVPRMxR^)Rdl4 zW1EP&D!s~EOZ@OL;7qGVDe-wwN6xlr=m3dkMNd7Q|E!oQF%?S%rGhjonAl%7Koy9W zD*2p%Xh5|%G(r^9thrC;o)XXQb9UNBQb$yk?}k5Eri3`!{$p? zmmR7jd+n}M<*YHWn526kfT9PI{WLmu}a;@3a-ZyrUl|rMms`O!1L5!u zNMS#OivfOoRG#m3w<244Ycbo|o}Zxoy+S{D%`!psEczQl34;q_6m|uLB#o}rr+&5t zDqT6CsIE=)Je3uVuAIqP0PUa{{=mw_=mzXFU+J|_CvD7%hNPbCZp4Nkfsu5soW__= zGG|;IxNh&*c_TOE7S~f!Rv7gN0BXt4yM=_Gb+@g!sL*z`CJh& zS4Px4h}~ro!A4!_9QV$_x^V&dW0D(M2ou=-f*P6$V?#6t(hoe2FK9d}jv$v{0TV@I z5V_5ifc)cvrpmqILENk1)rmXmcAdM|kT;C8r+uiQZCLzcbUv}Ptz|DWr|HJ~AN7@> zcicX8U)?qC5RaOC7XJf;_}d!(u9m~X_HPK0^3*? z({w8kiHvmvP;;)BAzrqm3TtCc!$)cVaR6z&{7^+Z%thTC|P=) z#Q*4f)GG4z_0_B$XI#oP(YD}`(}Pn~mt>I&$vb2I=gPag(O*n*17-Z9!LQfoGN<2I z^nd@BwSMJ#rLOaZmZ!OSsLlV`=-?#nJh(11`NDvmNEab65V67{4jO3(800MD0!eR{3*z;k7;n3u>VVo{#-ij$m+{Oturuv52&# zcC$I?JBal0(x;I+FABd49A->8H_9JbtFGIQtl@#|IS4xuLd)nN(Kr$q(s;qeEvF~( zU2gOB{w6$UlIkiANe4F4Cek*=E!u!HLr_{~YBxr^-^xJCmB0i4164|Y&~@&eqX0;) z^V0uA_r_HwiXf}z_flh|-3=d^ZezjpPY7I{;A5@L2764GSl1YYc{~ei@~GJQ?=mPj z#7lwous9X?*pabtCs>{Lxr-==z)f4hOQ2&o-?LT&l({Yf(Wb~~)bHRfn;r3vGNwAx z$DlW0CB8>u_%kuC{tz+t#ZOk>`6nz5vfP=Jxcc=9r8t#c;v`gVlpU23V-TiiHx^|U z2jg!g8QlrmUpI7hIN)80JV^PV%#~O?ON=WIz7_VM$WPGuQZotG4qf`u$GGhhi*a{4 zh24A4O7mu7(ab(utbFrXdyDc@6%$!o7;AC)U0Xu#RGuWpp0i*QAc3@;W9SrKehh_+_)cF(9(=ENZ#EAhJ-m-SeUn7tjOV88vJ(-3F{NfE#T#?P2m zqsO7A#VQn0c>3}n3S~_pLFBbtSN^txc0kJ^?}*lvO5vl5cNS}p-HIo4`tsp;Xbodw zT4O41FKeo2Cx33IkaL_&=*9MmU(fdqw^O~JWgsNc#A@;> z&v=vGb1Cz4Rh5}6(EEbInz8&>o`Y_YI_h&Vv|G4NtkRP3%&ypWMdrMrI?Uf&l4{OnJf7;@>~Xe*bLn@w1XW zL3p690He2;*5H0@2kkC{mcFBcl-=NNY|QZYnguQ^YK`xzT!F*eW!%&OuQvJ>2DjM) z5*_jv;|En}hk|+l$O_BN?oPw^wW$0TYaNR>%1;^HPQl-(6f^|xJCA&po1?PYS{i2$ zDx4!nQjar67P9E+__$1lCSIMTh6VyU4y<@xeom5=UJG&VaR!A`bPYj55@c4AFOa)# zFe%T??8l<^8_rFv2MKK0^Ry>ba>e6>fJ32{2pUD)f^OZj z964t)rGd6g@l18hqOh%tO)N}`x}U+@KNs!9eVY;anPH>MC`EU&OiMRg%sVe9J&)x? z<@&JJlQmMH;nY5CJE?SvbqAZ=Y-LON7AeYmqw9gLC&`xI&Fyq^3B!6(E3gdZkjrv9L627(bcy=q!6CqV12yjw)pM=6)gf0> z`)Q4+kCa=w$jDGL={-(RWEP*#7TV2E=8}=!xJ-b6!M*=7{HHrvLXEe`rEe&DW|L(W zLD_opMm9F@4z&D z_p=cVl#c5yqUnZd4EJlnIytws0sZ4TdsePhH(T*AGs@{TpVqjo9DGxjViwB2WNDE2 zZ2WYR53!nTSG9Xd%=ECE%Nu$t&U`8nz9D_c=}}Cev5?%G2h4V zd%PMMCxfg$ug%q_w!71%azf#c9t#mZjW2giaw$j4KmpD#v~-6G=+3ZXc%vtiVp1{_ zjjWmSVzg5I}4Q66dQ4k6he}-?kTrN2bd^@^?stHbB zuhT9vHr@vgj18g+dL1kE%tv{+)_chJ#Ki~Qo3}{Bz+nuMH>gIoS7aIgJV&(f*3xOj zSry8hGc3dNTQ({h5yc)Ft_QiLYwe?%4xInIhMakx`6i7y4Tl;|R|%?bfe)#5Zxq5=zi4p{%Xd{3S-ZlcKL=) zAIGr$us(V@+|#0clpqncX=eP(DSP20VbG-yM=W@15+ZMrUYGlz_6}=0pGm zwCD!6J<1X5Dix%5USa^uZI(iIa&@w5WOQ;>>6ne=^N$HK1Yzg*rqbKW64fdV9oCy( z6s#o0F3>J%xY-S1L*A43IMu>$h7S=?rZ|$A$$B90JaNr>md-9V8#}7(9~j zBFy9s+w+@VdOu!CO&%#!dv#C1Yor{GBn^Czb){2CthW9hB?k)Rv{$KnKJr$jsM%dM zndx>}VoJZn_iAD-;ZTDIh49eV`m%Pxh3{18tV{7~I=^F^r5*l*5z5k8njj8Vo3oMo z*i6UDg_{Ob>&1=3E!l3?#qtT;G&GEAKQ$iTC2QqV!-??2JI799dkel|xt^))>y^2< zIGTv_3L9zt$jkCi4;o!``d5ZenGA;o_v8k-vj;GaOdj~_9aR@wZdp)*@jZYrHw`gc zd2yifAya}V?h8i-FJ4i81f-s*N=QI3oTAcu|>? z_OVQAB>g>J!I}#=Ury^8{qMN*_{kU-R2;KlXx^BW8*YJt~%VRmI3JX5W`j$VrH z0!Xym>JJ%bFn2AR96bQ4C1kSBEV2e+k`#)~)l1zP{i^6Cu4Tq>;=^ll*ZBw&6-MJ*X%ZF2yns-6Ta&StDeP{5e&s1TcfhttODT+!Grj^L-^|KRnEEvE zpy^_qmYau3_GO|Mdrjma6q`h-{tWYfPx9fgN=m+?P_?F^L52YVD^XWk6TV!%HGln; zMBzlPtvhgF=#y`NDtQB7^J7GfvffmPN$tLVwm&&{o}@qr=DxMXr8}A3SJ8{>T&9s4 zL0zoZWzxwMNI2BlRg9}iLo&1l7Q^t*%AX4=M|?%IiIKDy*Gj{2% zvKg(AiI2E@Q*7~);+Pv#N-SCvnqkFS>28BWCn8^TztQIl$9o$nC6bcNl{$aVR#W~8 zWWrXmRu&;>XHw~4q^qYUd1X=lde8@RDX=D2(+!C|(Bqp_%qOy2u%s~CTf*0MVv0rr zs(y6t(H3t=-rGp4DiA7seILAvNjwoat27)c7(P$?k%pQ|*jP^rB?yKvEBsu{u5)rO z`|7=;|LNqOmBf22mGJ#fQ~2f)&e=DJ(r+nA$loHk@$w^xZa}j?wkM7Ti@2l3q0IgO zWnRcL{>&T3u|RYdk4{0!k`GpXZBZgtmto*vxIUYQ5+F^_0teqPhi*PgHBuuai9l-( z=YK&`+I;mzQe_LxCYpwa)Uw3Lzj^*gH3OH>$dCDVr|*RW2+m>i>^ms}cy-iiGG7C- zPwQdl$LETKGC!?AavlB6f^+c32kHH$5#of-Nc)9A@OOT%Q%TCol}lf45Pm(7TH|PH z16V6Lmy_VVC3lQXe=d0QL2~c4e>_QFBB|A9>C$k2Y4(CxSKdwbxAbm{5G$yXMBKvr z9S<&{yc+N@8CX>UMiqrbKjXkrGS9zNdbXi^Y*sV7kA^UZkj4{DDmgRw6oXJUBnLC* znM(4a0Naau+4v|f4&$+vcJWj4#wN)=cdB&EULHt*@DE%8uxDU31SEs*fm9U4ax;uTzT{Tunkj-nh-r}S8g)1+Nn)T z-OVzGDaltCrs+7dd42Mi>HPt=@Fcnyu$Rik)#^2zbO~GBc$U_&MpALZjX zmv@C(7u(W}1z6U!EROC4KwXli>V8a5&F%}~vj>0cnp1>`&_rINV7_>x#>qhs2;&$(r~z|rEdb7}(MheuVgTqc)E^k$1Z`@Hp>mE@gTXRt@~*WDKdZ(Ht5kV` zPgyDn3~e^L194jx=4Of2xD_!y)!IZikUtbxH1KXORkwLKJbfKgM+7;TOBH8KZtn!|h_N%rD!D}}d{=7TE$I|Q#k zC_rA!aP32bt5RzG5Dn4kJd!qCqR_(?S7yHG$VAXZST;@ex2ns$*y#rPAnDpfAfIS= ze>ZH1Ok7&W;b@Dr(cUxJg=xdHBc+FWXwW7%NdC z&%|eY5S8W%Ziu(5pJ*?@G!Q*!FiO9=(<}w<WG}LHAz*Xw#8}+fy0rj!TsyMpBah$R>gX7j`Mt+-G)cz- z17r^6L*z<~NqMC-Nxft)b50xe3@Kv1Ld|=zQmqB#aYae86A4MO>#MO+&9Sjk_%+6{ z0`h}o%?DvyV>Wr#3){L%K(c=Fj?_KLaCM1^X;leBLm(O8=_HC4fs}>{fs&aVLcHeM zd%e2j7yQ2AZ2xFUtZp&Mw<{z$XerKU zcojS$L~Ak*#*_zFvB9)~v>;OiA6hq4b{~&7%B@HxDn_bHk{0X}IliQ;66Qle;bsDa zeYp7Ly-s10lp=0u>ZY@pE+VGrQo(&uS;GDn!mR@SamQZIiifT3m@-WR$;0tq9oO%X zwun|T7~%)MvHPS%FCjqty^d@ro4KwABem?!61wWeYe#`E@oU4SJ(c2D%KnI}uCMcz zX6Ml2S}+}`+zL3J>!_kC>FAm}G)n+WnQp0y@}KRBXj(>Cri%^HI6-Hm6{+yn zMX@<*1PLs@nWO4fFG>P30V=!epJ}h!orsWI8D8 z#cF1v$U>mtx;Ekj>*LI2?U^utHygt9UfgkSP@$(E$lg2^8<_s4zwe{(DHGRT5bgyP zEJFE7#dS^hy4qRW=a-Ds9}{!U+V*)tSEsA*w2~Bzl~#pO4?b#=T2q!}spHo}VpQ=r znC1Ppu!ekJ-fNusNHbSpG@~0UZG1o=bm19_NRmP`XrKA~lnA4A9F0-9t3aX_jvHdE z$(G^FOk{4PMVVt&@THtw8Z&_;elr2LAwxFk+e^p~2e{foQ!8eYFa9TW2c(X(hK`BV zNTkdlZ9elx?`HM5a$k$$+|8=%Wlv0oK_8QnHBE6~s98+kw@T%xYY}Vr=ZD!(jB{RatvYghXvEhM zo0Su@lh;ZrVv|xy;*kN?hiagje8D#BzjZZfD zt}H6st#39#6yy3W|F9}?v_itmMkH@VRC$sz2h!#pe#lWWG-&q_v%8s zG!T|O?4lG~3|s#83SO_EPxk)nZGJ$XC$S$`o*yO0rv}&6Thv^Zq=A+H7AlFdF4NLx zoT!vA8zRnecS>_2l);s8Z0_5KCRH zU?-l6_jL%<~}^py>Q zQjk|u3N{sa1B!)_OWx^J)mi)=A8fwEOp#7XgbwL&`CFG7)(v6~&ERAgwc8m5{BWsY(p*UV4d4V#Z})a#*|OA${E ziYE)DALkKu4|*=!vzAefHA0jjJ7Wm|_AuEbGt$~Sn9w@6UtIyumSU#nyTIcCR6OP5j=Mq9t!D0+HhS)zJ`_)80dDjY33 z*Ch)eObjxvluA0RF-{0JTLCuDc+ZWg2ujNC!68?)3N-mda~TUt-o)PuubV)>#L~Je zyihpNlfXPZH%3!x1Wu~cq;95~W!DFG zSfsKvlcbD!H2pQVS!~&D791WYAp{|!^LMp-1R*%*k$Gcfu4H<3u9!#9y-(ZTpBSA- zG6Y=49T0qAh4k6QBk~HYV>x@Fx3Gb0Hs0&04QzLteWQh31;Z0$$v_DzJ_J!XK7Wu# zKVl0GN6ARg>s!%HU~Vhxc73-oGF(!itlk0ZK;MMha=wyY?OR)Rf4g59t;2ZN@&3(( znWnz`!+R`P$JLIo)ykj82B==quY8r(!Vwtz` zcIWWyK{Nn^brn_ZI1{0RF~~KF6Y=Px)8QrGGSX2ifTET4nO#zs4$Yl>z)E6I$9AWk z$EqCG!^n%rW)z=$zPm7l$MDt1R+Pv#B}#l9IJ>DXNCz%`YejdZc#mN5u?&_^cK4VX z*E~!m!61&F%9^CWoe_6yN%t@wsC&5SxOUB6G9XFysu+Q>t8TOHXm_6T(<& z)e6!*UYNfR)=j3T-j2#zlUWk{7(eP*`F7U5Qq1vw&CuDgHTh#M>1<&)s^`Z_gt4M3 zi2$Oass+TAvCjYn9Qc;j<8%42W9K*fb)72T&sAWK^AHq@jvEo8v{sd{2(R@Lk0rUi z7!e=35Zhi)EWn_aR&8V>83ZAqnsi&m(ueMvVZ^ZwwfR?u3V0V|MqZF;&2K*5#WWS}$Eo ztA17}8-yXaCUj>|ZDqL3-XZ5!al^G6JjFIw4I<(xso;fu{PONWFQC$Qgw6{PP?@q; zN>iqhtrIYGrmxi?e-(-Vndu_X(}a9OunJoprYTceyP(?{`ZP`IT!QxQ)A2KZ*wt^( zUzeaMc2$bpYHH?pOFJc0)x7hfsVo12#bu!;tkhNdSt0-%Yx7-|*R%Hc=fkR3pAi~L zs+>cp=mp%Yin(k4{M7@u6xnie#->j?2|-2l7@reYA4?2tdp`*?X-9BDZwW&-P<_C5ZjYp{&6RMoFBLcjLD=-UYM zH{=ax{Os^S++dN3ilrM$gIS`;gw&stZbVP)ZUB0=nfv-$@B6U7?$pN$gj~4QW}3GF zaY{7d=iRTTre0$OZe*|Jc9w`lBFxcfqIKqcerLk2;b%dBbS9FBkn*l4Ko*MyjmL=V zts0tKbcG1+=ltU6R2XW#RfjkU)T$R1pAlfw@hD!Hy~ue19&qPe99cT}e)_}0$^u}N zayGEGFcP*kvo;}SLSPhjGBUAsCgx`0LSX!Lr(Xy3EUfGZjG_kik|q{r=FYz_do%8ycT5s@v+3!JEG+G&x}x~l$jHm5g*zwxNPzngv?A23Fg2`OM2Sm zHs_|M%YOM^RJ%J_Dg$8-4B|t{sIg)fJOg|MnB_>f55DzvPn8%j$e_2i%o&b|yP7dy z9t-7Yyzi7`pIDMuYHHT0fA|a^pU+%OL-WzzGc(1<07GnNzM(rJf9YcMl(NwV*E|%6 z9@%a7Jj@gyN#%VsOC+r}hujCD5Z_ud)I^`vED)E)dY*&sX2J&M^$)kv=*d~9NG}i{ zjOw7v6NzDEv zN*qtM##o;OiG!7mnC=3 zoFn5CsUb;w79$ZD?SG7h{hAF?gd^Ht%+H_fQxuI-7hF6#7M4DH{gk#0BO56E_;6@nbP2#MjfBn|_t8xJ@*}>#eOW zuFkLX--wf~{Tk!P#_$p2Q9q-0GU6UbYO?Ug7q@H-5BBY6` zz5m3{y{?mu+naZ666z2QSt^aw&}_D0H%{i{zRt#VFe0^{f;N@Q__Bk-)$748ZH@i* z>#C507pp*vC0Rub?E~AnRwOidLty0i&CKdtS(V-G^NSco_`)`YQz9xJWS_Z?TUJJd zpuqo}SM>D(%k^jODGI*%XuiQV8k2iM#(*6RtuSmEVe2spzH>b3$n?+yBEI@4v*>vI zK68qcmv7me822y2)-2BGO0S3-aoQ#1_)s28rq!fho|zlN=cM7O^(n0))Vll;yi&1m zx*$y(;d`7h7&jTy%x;XWsNTx4PIXB0_j8k-*I<3opCBTR)T$Czcz2^o4H!IrV5`sx z+90m*uCG{ufpLLBZjW|{p#2dWzNzaYMjh!u!&6u~N8UiepTlVFX(~F9>b%e4i3|q= zWf{g}!qc@cME(^x*iwDM$q}FamP$>wk{VG~G*7$954qiu>tT(f#~fqKf5NR&FLe`^ z2m?l-mMbFxRaPpEc0vX(b>hi1svRX>x|)`gey1;Xiyf`@M%r?0=7$ksCxy9jyQcA^ zD5(2jcXl9F?PMy9)J4!+CNpQONk9yeVFDF^DO6ECP5Tf#(7dyO!$8-5R_VqbmR-}LJwI%60`8GWF9X#$5OnxKWx;>>&}L=~E| zAtxZry(P$BK1H;Jrd2UUR4JpAgBS@EiE5<)t>$`9ZA)m=0R5tfpS?dTe-F-&)IuYX zNT!5I!#ZL6kKXx^q>MHuW9f&?<~fBER$5wxiYPHHExFj+=MT=K4l?>PH-u2-NDe(f z?fzOTSjdf&dK4cng1LNK6Z5r*KuJ~iqn=D=9$Gc3XpgSkY`!{dQ9;f|tO%8EeXYP0 z*}}+1ttgE|E3KqaO+7UpRY`_lMgiwD-R6OSC4KIF+ryuP2n>7CagS{MA;Zb53GWme>*ODoMdpk6|0x+0aOYd6OP9AT-+bq{L|K z5Cpj4lG>G!VHoR~jq215)T&XRh$j`44f~O;6PIH=4Yv9TQTM9tKYt#&Yzr?`jVtzo z2D%)QZf*SKPA5|g%0pJ>FGFo~5Vh6BXMiv-ROaoJEk8#xA-O}kxba2fAVap4GlWl< zT`z@M8bb8uSl?Xn35ckookPyerKefe;kS|!t$0*11vh6JmeIjxR!F&#siCxjQz|Yf zk5gQ)EsIqWQwU#28xXUQ&r{-55I;&(Xs1=mkIiX9(U^TkhKPp6rcCaT4iIAtT`C!w z`dMNa*!YH_zP9U|(){yCGkxKBGICrt!G>vN1w(NWmW|19L_Cr3k7Hr3?P%HGI23bC zV`A`G$c4iezcq+SP|Qv>#u6V}eP3BKgANO1grA_Ijw#?u)4kg*xjiAxKG4N7inirP zqLF`z#Vm*jxrNFsE5-hnzSu^dDmbdiWLrp98`Wn1eAwDBsd7S*)~`|d;}F3dK_Pz@ zFJw|w(-ZRAnv>}WyZPL_-`k;5rHQl_gx6RA2v5*I!= z8ZkEEq8ZDQ*?JSmls&d2O{SGVmGt=AUtH-z9utlPgGlrxk5yJtC5zatlv;+=0p7Bj z=x;(1lG`@DsuHRF8?hN-uMqW{UpdB+j70MDvIN;&3Yke!Ghs_pVxtJ;?Y9I8QC#W+ zGM_`1Oi+H^AtLCJqWFkkNDWbtrXmcwH39Q~_K5(&bosx|^6A{L2`R?+p))NKTvsPl z(68ua_@W8-P4D$x@uX9Ffw%Nk%!z+y2XyIooG;S7!V4^sbr?RVESE0>xOImXSH-<+ z^UWUk9c`QQYiw0Z6V()iUd$RiwW-Ra0K0;-e{l!!S>XneGlBz-CvPHj%pEt7E0lH= zDLVf6pDDHgDI#b1EWXJ+#|sy(7|SJ>)gdj;K%Q*PDrFv=aZVvGiqI5M);{eg531S;Qo4tzXLH^-fQ&a zD5XFYTdDjAN&{4&StjPeP*4uqpnnx5OZkSS-lc@y_UUA8LGsxOw@jSW82j;Aj~K#f zx!jzP;;1&<6@^vh={$sPT6er8?iJ@#PwY8+Jo#q7yIsLFKW~WmkiSM>IeeVI=!-9x zUP7w^Ub){|tccwRr3l6Y^QHtH1`Ys5kAjiEhPIFlIqNV(FoQPe{syIB(xnq5l@yrW zhl*l@x4K4!^$&4f}>UL6g%QS;#v`4{YiHqU6wt zeZ1rYe}L+dRD>ut@n1#577z0}Cs5D=H7cKd>}~{K zwf?q}FdEE(%YCySnEdP2`eVx3dTl!CvVEtm`l|aBgSlz(qZ(_DiP-H1dXk|L_6#FE&@5&QSA<4l)B{yafs`V$ zT1B?r(*S%@&a(i2sg;WW5>h;wylcv!%Y6%+jtfin~ybf$SkL5eD4_iMsKA5$>Xsa_m zDW+oEFRFVi4qlX@i>9ltl}dV{;W@^>up@>&_f20Y^qSqNQd2vEpTIm;V@sk}==W{~ z^Nf-S!*w0lZ4DJjp+R-Xe)t2y1M>pQgrLdDN|3|_vUPxXaRDD_PI^=Mv z`LvrK&;`Bosq>p$Q9z-!dnM(4W&~JL&FT>AhAa~xi)p((idG3=chI5x1z{Q`j0;~P zi;LP9N>we7J1{JlN@`A?Fk>syYvM%{FRzn?&aPqMToXb0U9nWmh58$VChFlb2bL`~ zDIxxxc+Cj)sO_HZ&!iM}A&tbec3Ft$4e@ zt3Ul|LfUnFjEK>|Y4B*!i{J$%hq0;&DWKBG(ByVWSFLuI$=>q<6c>I~!yTfKKu@jY zRL6!FkKQ)uvF)XY8SBs@+gh8tzSN5^*w)2~XntYLIK2mXW=W99wsJ1(OgH8Hkw`Tg zHPoc>COUP5s31pVu9@m8onc1NlgDR3DJZ>OQ7}n^953dN(_#WC%Y=@uk6G(0mSrs^ zIOpF}mc{Wy42nCm10^Mn$Qz$#=w^HTXuC>6mDaX9kiHCU(o%Zd{G5CWEK+i)R`EQk z<5*Jq+56n+m3^^^X^zv?wvnt}UwT;%2108IBV-~*hdhAg%$s|7c#4%;$b*uzUUrBMHEk_6MN&)8KId;A^v}GA%#hLDLBWWK zmp?)<|7_y5=%yG+x9iTp*q*}Ox93j7Xo?Ngr8Sx_T4EYP(DI?RHOb!%yVrw{2nIv6obW)};sPKfIp-ou*hLg8C614Yuq?Ag7F9~Ho==mi1zeJE zb8UC#75kO_a3@4SCfc)hp`P5rlBLQ(Ip%|s1hEO%Bs#$k=&^BvNSX@ z%#CKnC_)8`)k%*ILk@TIc14+VsO?bl@Vi}cwjqXU9~2y{yz1jq;LgMFa{-fR$WT+rS6@q%+RQ1w?^={j(N zdg%sCG2Q!S5T%%McfiFO=5<+7g02E{v-30&f>w27;yfqj*wMiSsGwm+xz8I8Rn_if z&|hoZTgfUn#Luz{LFsJ6W`x>@wJLS#NDjs4liPvzIs+O4?JC?ba&}4@`Ft+-& z$x)Ii{%G@SThN9pNSc)xqH8Kcl~Pek<|J6Yyw-fRo4i&WJFSK>SYA?M8vyz9@VQuy zY0a5avDye#x1usje2^%#IJS)lWw|G-9~78Q&y%W&@(}4F2Zh*ZjgUdoDe`MF*e)TWl`JL_9@j#`XZqGp^@3&O2WF~+g4C!20 z9HljQw1n0|3m5Q04%8KTyn-kwLV6Q67_3a!u)86Gp))KHX(Ya!5OlR(7P1O3^_2{{ z)&&fFj&@#U6_VGEi0pEDFPtU7ZIM3Q-hL{$21bD4FN>6kqix?hT&#cf_&&aoCU@l>nCyZM;(rBSBT*ynF**1eLZ+z4jhsjxI z`b(mnBEZ6h{DCHng5_xuW#LmLGDjGk_-X|6{1$blcUCnsQF&t1O9TOlSbFDRKLiqeM%sBT+{=B&P(;B$cbgBVCpk z7=#g~)ym<&vj&KkR8PE2@ty{m+;&Q793wx`Gn6NIgCzgBVAj0#uJ3*N zrKLf-zTB&4r@5U}(6lF@Bp54b3BTzIZ!dHCn>S{@3p^ShS2$&E?ikEiEHa{oZ>Hrk z9uvsU>P#}FN=125Y=`_LK?Oguu;GtHy3NF6^|kL~BgHDlKfxzGx8iMqxiC?`vbCtm^q!Z&{ zAA5DYA!=h%Bia-!ld^S84iM$GPta;m-O*=#U;#+x=ueDAb67n`XIt$=B}Z&z_0;lr z7D`|Qr&@Dbq5#XK1t$VeEaXFn?8BQJ_QNYKq(?=ELSr#u^qOd$rFv%l63!G*g$R^q z*-X*dA}W?vKjf`fFoA^C1`;+p^%WY<{@M&*U%wYYc14@FyST(2&r8e@;XoI6wN3>{xi0ivr%Dtlj_kug4-4jzOqtR74T|=x zQu2oXfB{|rm!aY9`r!n`3N!^_qvXQ~oPqea<%b9;D^U*)P#388vA3W0i}z}8&)~KA z&lpg6vQP3gqimmA+Pq=V8LYSqq^e7ZgmGt z>MMRhmrDG)e)YNQWy5`+0dx15IrB%wMSelNrkr~H8v!Tv^0x&JRu-B{D^BUi9l0xN zsaF0uT#U78@vnax(R*C?Y*5s54o_vd9qzt7^e%|e3fTAS`NAIv_x>ek9IOtG2p60? z8M>)E(Zl*8;9;mOP3F!YLM^Cis#T`9*8sf&abzo;Kaqyxy1(F{t<2KOP*zj) z`uyIMY|ggK;4Xc=mst{DW^KFd?B3}kZAC}Q!9vZ)0-PQqBBku(o>3XaZKK zw~&vmy;9E@`_e!)sO0nlGo!{(;i>r4_tg9hqOutRE~c{KR8_O`^?=Hd^vA93$u%IX zB~l|7s-Jf=x-l~VWl-N3s64AS5WURf#YYp8|*$ex-i3b%F0vvZCv zePBgZ-nC0q!@>T=YU{AynJ@DDN!Bv?4RaL*Wz``vEpmLjafE|*m1H^f!s+_BvghD= zLbcW;zIA>AIo+4osCVL;y*~BM?V`2>EiF$A(>P3st%!WARzM+GMxQ_-I1ZMsFYkf41Ax}k8+f)Z^GME8d&c;t+9fHI~ z)$GnZ*=o)=wZoBCpu&UPSe8KPMC+MG;Nd*=Kz&&m5QsOhjzEs3myps|Uk@|k$rMrn-g+@;*bZkxSRL$ zeX&m+C=+rmk6C9TUTrKV;t*{h0ikMRHtSf_N?*D~sX8lco= z-^IR%b$zh^X}vKHz9k1b&{5pkuf^4Cklc*B;}1@Uu6i{(+e?~vc6M?%x42fH7sq|j zk$3Wd1AWUWSc8tO3hQ`9Gv8BNL=}vqB7+^2P;YIoSVVwC)(7RN`~chJ9Nt9VN~$G! zJ<2R#4>SjoDBR*jNVS=p;Xed0e8LcFEfQMoH0O~BKHA~4wyhO^vDp_uv-@?~q58r) zNYEE2To~mUc}Gw^77D!`BT^j5Pt(rro@I@iYEc{0mos%X-gI|Yz8WUFps0|Ldx!dq z4d6c+BWUVGL;<1q+bxN0xLh{}16EN$oB3WzK%ALLK|qo@L0Q0yd8OR9JSf+URUXEF z(Pu=2>^AFW1cRhB$bQi#i69#zdgHbgKshfPO%yx#cE}wZb1GNFD#uI*eBsohHYH!m zDOnmZkN+@_@2DtHf$@j@*5z#F{%2MnD97s{jgZ=VR6TdWsOPTH@JiDQ5lGNo>zcWW zC6cD6GYcaEX^T-C^gXs#6^3r9d%O%FpP*H7wCQ7iV62Uz$?F#@+;;8W^fuPJkY|P6 zDofYRd@+<8i1n{0+7!8F88)WI-Ez-uS2^kF?5KkUi(*Svfu&W#f4d+|9o2x8>o?7`S@u7v`yuuxdhn z?M)q!p0)Mxctg5oHZ$_%ua#fG`qM|ER)@`cp>9&SulN+JFdb1xb5x@0$DJv}Dgfsh8q7{60= zcyGYKqu#`nfSIDY)nZa)XAK>NE63dm0dFrGptfR*olas8@Hea8D?`fFwDQ^e4;|6Ms3Seb!qzguhBX0SU!AJ?md z^RW~Vl`gU!R6bJ9dbC*=di-DnHNM>(HA$ctdI8hc9P9Q1ro5Pxyu1|H@0cuEU7d|n zRX*=QNt4{Q?Hte78qMnP`?pds^Lqc;Z1gTQ024EOEug3*a7tVq(B%D;K31nJqUCW-mJ$5)^`Q*-yr_;o?|jOT%XFAe z!0!I6Jmfh03gEPjKQmM>8aD*dqpz=+HL0y##R+dKX7q1fP?vCP9!Y;LG9l3);MCXC z1T2-X0E8fX1gtT~g63E0QebW@&~x%7+>~_NPEDpnTSUe4hEu!XiGva_CG7cJc^{+= zR$=%CZ8cI|@5wfP4)4GmbGSJe9J4xq7}Jsl+xzO%Dj0Y-#U2)$v(MALaz8~`k)Q5x zvMC$5!kvxYoG`}jL;qckfaW^7f!7=MNIJbGea0?>EWUD@uTdk&+ylfP>)wbb;n)y;8k+_XzE0FjoCCAZu`{EpY zx@mHT%!<5=|5)wC*!w_SH(NRtq#xxSoLkx zEtS2(OVe%2ZOJXXo$qPDCEckY>PwhLn&Hg43%7jsNzGY^;()5IK}>S0(Y}6CuLU7& z!4yy&NDvm?Uzu&(Ikey%o7bVc78o+3R16k+&8?nI7c4K^hL^rO2tLMWd)zYoEn~pt zfbmn&J{DeSiZ$fiF~QM(aAwPHI6BeE1m2 zUPNP#OJ719)_q@YxO=ypL68ivATFCF5MwedUwSwumz*JxVlJC8kWvcwIK>);N8VB} zBDfV(sKg@^Bn+HGFs_~ft{9K_>z}Y219;C+c~b!s!{{tD?*ZTYeXf_i3j3`*bk0^j zsvNgsW=rMtN0eq0rIT=*lO^tmYWFJ?a`-fs$+0EpqceR|f1of;-i^zucPKSKz zI12}Sx;P$jU|*?VbSYrNcYj53u*UqkT;WIk(>Ted{ogtN-sT`)*}K{R;G|?b1WX6{ zap(kGXA;3`IeDj5#^x&qQ^wP$3X1j-*)Pvk&7|$mGadBe!uCi^^`3Z#AF{5B85@5q zWxKokHb1sf3Xg&vahtKKx*>D7)mGJD>9G>()p$iQ++W{A9vB|{JYYUJ7-h4ue2npV=<&n4p2I%z zvA+K6aO1xZA|hV49#$T*c_ za%=_lNa35ik1be|vS?`GZ7M*^kiGEXkbqsja*^Wq7_eWQGY7fB-VKCEqmubdP?C23 zW&t`Nl44MP4wrT!3Cao1(b_K;(x2?N67ll-M1#6W z_-q1Gq2>JfQT`(zxPzEi!-odQ04U@~J(#JNkCloDS%ZR)S6ehS1f9fFk2I+*lZ!G& zk)V1i+4zl~lo~s-+1h2J`FR3-&UkuLaAo*5{jHSCer5abFI$b*s{sUMgY2*1sXQ8J zG{}|ZSWK$13(hC{hck0Uf(MGm?^KS`iQ*SBiIemb z)6VPZGCm;S}McEdQDxEZgx?n$>d9E_Pyl0JDrZI z(=_{d9&TNAzrPARHGCc)?07zTU(G^UEtD!jXIQu2jG`rYMTbJ4t_8SY@`x^k02FJN5-EFUI$*7rzS1xKP-fv zQ-~0D&2~1QV3m_LbapS)*Hv&;0!ed`n66S9Hi37TG&uoTANn(W^??Ch+cK49`*D?n zERl^}|Izru$%edL{w^Kg@){gX2bb>x0Ixc=%*YOk;hOZ)<#s4%pz3cijiBm)1~G71SAd!K!k(ipzms>IBN@^nu6>(J&t-SLBuD~~p;IiaAl`K1oFCoMcAmhnBs08J}?O45#tX|E1P^zTN)piek zllY3B^{`@zT273(m|9=Yx@Fqv_K*?EB9sSxC9170w_e2CS(Qg%Io&|!InQMKOG?v7 zV$G~SI()@dXIpVe<1Nju^VYvoCKuYdFMpZa_0>(KRpQPp03=p+{U{l_#L~68qd99jQfBqiakeM6%l19c$@ri4BzcoGbn?qKH#=5@u4` zSwOn*r77E4-}Xfh6b}CMewSiN8ja!Jg|MMEVTh%${H+CrgBs&Ehi*(*-{5`7d(>JD zMr`upVq)N#*?50r=txHrTj-7}I^+EY)@#Ajyvsc-TauyE*`%9vlcb1@m!#~_*exs* zlPZ>Q3iawt3=H$COcu<`s?K!K-l`1|Caht9mc_ATU!Vo=x&5jS0);*M?`$VS0V0Gv zfaj&60>jAb``e=6hTf5%oLAtXN*KS@Y6Rq^5wnZzrz77>@h$BGHi`v?hgi5aO~=F2 zPIvcc()|6|Hw>R8Gu&!>?+J+NdQz|p@6fBO%=sa3^`m@xVjxw8$X(l+YBk1`eE%wTlW$_!;B6)aVNN>6V&} zbG&`9UYvmLpF0nD9asS_@KK;UGVqU}x|;B2et%*7$ib7nQ3LAvSdjwu_>N)t#o>+S z8EC+d{I2!jyF|+IJ2C*Ts&%vS4Unjs2mwJ2sI+VX<8qqRxzt4?uCYo2YE@$8rg;}; z4j$1so1(FD$N{|Y6?{50Z4(*`@}JgY3b+YfcTl-YBu|kVy6^JXA-@^1?^9Y&Y5(3+ zrGV?)KW+bhLZc}mPbM5Q)Hi+HOwXp!0+f&M)Po&Or!-bsc_`iGF4r(y#99?nh}UUk zg-L;$+lA(F4JX8-3E~@(?6Wy3gbElrlm@FPh*yx8HO*&vZP2}>>Amj|Zyrf8Zf0;! zGC31t{pMI57#zm7d>xB}AkFkS&%3jwxrw)GT{?2QYZ-8J1>m(}4a_1n#{JNpsBkM; zj<07tojqf;g*Eyo#0~Vw$c(!IL#v9O zTn*b_9d}#n*&TNinXKDInv7?d&STo^t(TPahq1B4%{6_DJRb+$Ruti*Bk%Z{Frz(Wx`kMEHo`N;z~eR%igc$ofD2x2zn}4Za8}g6(Eq%C)y3p> z{|Rp!0@!Mla)B3A^TT+a1WTSTEp#8fCQ=+Q!8D>xyzEDz$q4o5FZXXXd0-6NnC{%ME&$^JYv z_WnF>Yrg9EXgbxgQogy^X7D;2sVz>7RJL5*a6IdL)A^g&jQ=a#8!j0OqRYKpa#IXb z>#jbw8OP;zUG=uB;>-2C^(F%knPn=QO#;t*Pc7Qc&7HEA^GBp|t%%o)$Uy)@4rkFu z@{?BgV&rUT%PUKS0Gr+PMF}vx%yPq@=YYGKahawAJJ_p*WK}gwcju|K zMuW*Ror}7P$vh7>4?9K0gC#B=kH2wcuP4~eTQ%0EdS7-tTyVE39n}3N$ga`B2*0&q zuZEtZt9O&{&@t{fXCX)k%k|UqP_fT!!|wOkIcf`|&`X13q-NzsN(ID@JZzGTm<#Y7 z7^I7_v1hTu==VDK?Bm9U06j=FgU^JEVgm3|I8F%mNYa++(jSPrfFa1N{0W-Hb{Xlu zhz&O;S4gA%tB6Fa#JLOWBE5Yf>%iBK=(+^YOwUMzT*Y=dEraQaDF*Zu2@<@}E>UDb zd=A2X3#U@jq2K;fKA*K{7fQH|28jq}W3O>b7Idje1q*Mp`|Y#$(>HTGD6@xZtghg0 zMyF7Cubb1*uRCz+8p~A{-Q0U&))ej9?uF&@nUm441& zu;>IRoE#?2bhsf*fKHU7CAJLp!P6%-nmr;O1k%u4#O_&c$FeGNNcsA6t%#e84IA(v zej9dBe|+?!?n3++{xx2c`^Ug-bHhkg1JA(~7TQyF>uxP|TGESbTq>8k8*{jcO^3~` zGr%Oa*F&!HA=vt5+sS2Xy3^HWr|D&|fcj?*274CtB5p^OSO5ENoT|A~H7=`c!TZC= zZe{I@`Joilq?WV(IcYWOp&VvwdS`@ew}7I4x9kf9HdsLa%5;t~p8pQGyI*jy>+xUw zv3^7xRvhk~9a_%!q~NPt8#uV{7)K~@j4ovRy`%lwt}ed8S~zPiDx)AHoC&vhH#)_M zw7>UvSm8umj`woIgHdrXTt<$3uWh1&>p3%W3xiD%lxT_zRbCY8Ad&X)`}*y0_#4#b zYNf)HNS`Srk^D{!&@~_Df*uS{aGX3n;U_t^%~nZGmy-x+Olva zn7K#yuJM8`AEj9;?raX}0PMJ2DD&&l4II1GY%q~|C+&rul3QxgqCUl?$0 z4uP^pME)Cg)NTI^@}`J9|Cg22CF2Q>NajeOy+?Qbkk4)dCoD3{!ADEE$;-N0Y86OX`0fx5IA4}G?@8%Kd!Y6^RScC;CfedM${ zi2`CCFf^{cQj|)1z7;s@z`xefZ~Jo4cD0W0_|d4z3R?sk3V~<^JF$EZFHgSe`|R)U|N~nSTFdI?KFW_%RT2qRB}B?0qgFw>;7Q2 z3WV6}0Dg0xQe})oED!ITdT9)Lfi-%daEnW<=t4ULFg{y~Sqh%A7)ag6iV3&VJdyX zkhtn|x67M0tMXNtb6TW-h*4j~sKb2YshBJ6BM%0|h>W_|AiVzlT@=k+?|JTi?!KXR z8Qo^L+5f7IVbEV4DYZvEw0-;geKz7f;;zVeB01GtkGvLZjH&^kq7DBkK7o)Ns=4c` z-hOdHMPn|xRQ%}mMi|9CY@M0h%Ai5pGSv>XSWOoxEGe^x&sUmJ5F~a|M)YYw9soMDefjMp@W{J2aCw;x2QV7 zWS(^+bL=7fQIeoqaO}{Ipqg~W{*K@pZxx9&$(*oWunfUuyo5@OsBsTKB~~9Vm+J+R$ByH#5Em6Rj!s2j*WQvq(_-;vHNs@e%8rl%3 zF{Pa)Y8+?xDIqz07_}8uuC88?bhu??DsQ~3xQU&WUL8vyy*bfLrBo#ch+T56( zUtf#tiL#tKjZ-9+D`;(YRIgs>s1!02Rn*v8TBM zNt#)65tkwq)aol*pG_&9%pGoREoDtvE>3c-pvf)G)K=CTr!|y!>dUt`l(&kQnO>Z% zbihEdXc0$N6Y82WMj5U*O=Yg^Pc4~>I;%UIOS=y@P0B^H?+aR%Hg~ovW8W_=ZCyr5 zPO3L)1Tw6z1vUcmVw@cBoAig()!hpWE87baGu6|ZxzzGv{W?qqivD1$x3_UP%VC7O z100*1tooF`V=S@L-N-~@5ag8ans(Q)H#0RWMNgDbX|M$Z zftjry9jsPExyo18)zsA&aAMChE7fZdojMBZ?;ssHEi*SoO~kF;Z7~ikGuPc}&59Q` z=KMfJtQ@V@Y84Za>RMUEH13KnrKrx<<~G7BEiTASuP!dyh>+JB&6UOM`I*vX7>HNw zj>pH`s!z=%NAlGz4bPGa$v!R1j-6y)%KTLtO-dU&pkCyI2gD!(Oy%U5i<2d!9egd$ zk54biPfk|k=2kn|8ak}VOYyM{7`HlIv?bNVpklABhCCRH0I^bYLRAEt$mQ6%h^Y}X zJ||Wcg`a?VCyr5o96y7}XmYbsP-!9r#i{9qX^L9F z1B)({c#mc0~4VE_erl>Wym}~JyC>f!B&Et*C2dYma6F zDnhjc4Mk(&T5Icoutl3#oMioIOBHXVL_u)6~1z_p)!eR?J2j{|@N^I#gSrk((a_=7t8apH9*5fephb&Rd#q&rl2h>Z1 z+6aiV0cF-0BI+jQgW5fJfU)!~!RpL}JkKBvcV?)Y z<^s(FiOK4pBN2|p9vVA{*ChM`sSjoT2RhFsi$4>oaiEjAUwdv8nwkmzCwKWALgPvW zwx)WI*5Z?G*rsIgbj#3PAd|1qCfNuelx``(q&Kl{GH8^q_}4f zbhu~?F+uDZ!h*JQN5=!UQ$OqS>$(~8>c9neAiZC`pG+tMo?9T)gZ{8sH!}GK?YNS^ z9KMVjO}`5#8wzQfJz#ma9uTV?;OY^Fj=m5resWdcGb-IP1Kz<2JO_UM2~CjAw>|uU z%jk`ph3I1OysB&TA|i>)^@yPUilD*+O!&h4jCad-?q3D>i+jdcWgCp~1vA7NZW6MC z`Dt>|JL7H0?3N_zd~%M3(E73Sx3~NgNlp2-P9~793^TX-CJ+^@KZece%CL7cal z$>|)HuQemwa{khUt2_~^z>1G*?C;c(uFUr6-(lO3!;Xh_19b?v&7jM?fj++b4@?Vk`+gqQV6Z#z4o1^!FMWF1>C_kI1Gcc|L zHp^jjof>i4Wuxh-)>P{J;*&cADzW-brhp%YHBgJ-PUuG-Av&9=u-tc>+9*8 z=}SiIYP`-5d@TyR#`|34QhKt$rd*bUSR8fy+-S>iyD~FgsZ|3#GsCygocsaFE};}$ zk*_plW?6UHRF<8EP&5s}&I<7{jG=^rLd|B1uGvat6;To1PkrO3cv{_|XQ|;Wo>8II zUUh@svz+e^hlRJ;MSN4I7g{uOpX3qNSc|65s#XYj`5pv{>E3?Sn2;yh%_r3{eMNI=>h*0k^b)Y-xJdR zqFVoV&h@{A*5d+spp08VzELYbkMH}e{~##IKBea3AO{9 ziNz!aesy)&uc96k3?VQxax&s8o=3gy&Cm`uyIM%=j?#Y2Ozv=dO<0ah@2tV4*19e? zi@VKjKQ2kABG^kuzad%;?=Vy;sorpPwbR}adapU`v3ZPzRokN-dbJ!%^Eeehd%UI; zY44y05!2Q`uwV5NFTHF?Xs4-@F`d1v3@(4%xm6V17#&}kf9n{&LcKEFqdDey7e2&yFBN-tMq0%4Jl1^&NKE>~VW$3| zHZnP}cI2AGT=JD8vbbBG<(0!Rzq@}! zgPq3){uK%<;1h=n@`Li6()9CK{8)R(oAkc=FW!A}rB;JOzRkh4Rvl{QrRA|3^3ZZ|QKBZ&du>bU4emt1y2P z;{Ub$<39hi|DneJssCv+va;bZF#j(-rf+Baeg^qZ|9{{AOYfh1#&7TbN0;S0gWZ3| z{YUms`4@=}_#cG%KmGsn{Ga+iI{%u78Gy(7JtyE>_n&e8HP*N6KV$w|2Ki6@kIuhr z1$^7|Px-ga|Iz)&rvKRZU*}_HqW@R_f62bbW};*LpEmr{_y0@3|7+R$-{|*mfd2m# zH{lzf|DQ|SzgGpu|7%hLdH^d6!+)jUH{IPmkd|w&Q#CscRVh`~#F7G(M&KfF8B&t_ z`@?G^dxy|1kg8o*`s!*!Eg{5t@l9>ki6k@7Oy`L#wV0CA=K_B5neeY|@gl}Gxi;LB zSY|ObNZy&u@n*3=)Or|4D>dOUJ$+tYy`8Dox7#01q%s;CO=Ykd3wgMh!;KOU1`z8# z>5#EY^3cHZXAy%|Y_9M2Ij42k{@9TZprd^dW`X%U-f_f5%46pbdAu(2#qPwF#`TJe zsQ}`??K(e$2+aOCk$(x8I2ORMe}$)y*~lHd#i2TSfEnt}oxH>yytSp;W`RF}HSA=( z7U4G%uH9fpe-*yR0EGA6LQp{oU^9WVxm%Z)AgH89);RjUWs+Y|2S_MPVYg?w(BK~Ed& zIFUbrX~5#j8%vws0ml4n#S4L}gw7O`R87a_Cx<>lQs=J`Sb0*Y^?X1n$n%MCt0sjb zFu-6(-s+V%Xw3Vj17qL;>}-oMvs9m+8jNmq{-)9b@vP@AZX8!vd3@ z4) zg{S_6yDe*Runb<r|;wYq05k52rYq%w%*IcCD#s zFi_Lw^U~5O+dgVgWwmb_{RZ0`FdD;z-V(tfj>{x#Ui=DakV{|!PQ}Fo)Qq(yO~ov8 zswnXT0zkVIe)_(;g+T@&@+ZfT^(d2pY$n3T);)3lp%)^Tk^v^A!h_nU0p{OrP4lq< zWmjq>^zfAAMMV56xQ2u*hcxL8_}PuCE>mh?8n`C7+0-?=Mw5U5ivc4JEbazfNW7oZ z8h@?o zlUdHscLd6{YA|PVFz_(Y=lu(u4_03%oZnbtHMbE(6&3NdtLB_{$xhzu_|Pj9$8g`a z2osv2Xuggl;gvaq#t;2j4*7i4`jG^YcId4rDMMX?wNSH7TfVbKNU$0bI51N7sGy36 zxfvXSPL+fxk*r})rKxWnZ!SE?j5OH}Y_cAd^f((p;jPLl6OPdhNI+i=*=ke;Nce~w zc%MFk30I=#GW*B0A$&tUFiX=o+c`i!6YD0{!bm8DU1E9DHJ z<<~GSy?$ca|AGNSV)EV?=6G~x{;ritjzp9p;!FhW=9Z!=saKV~CSp~F1`Fi_eN9h= z-LQ9oU*+J95clAzKhiuK``B^$@VMM-`qQbkRolcG+DgMV*7V%94@J6f7Oz{_^ZKWz zxf@Z5?EWv@v#J`?Nry}GGu%_2iRAMe=Jb|ug-N8%CF^>l#SO1*`#5$DycGFJ%%3Yj zB;9x?715#z%?b@mvaEbXksf2ZRbu2bh0uGE+}%8xjnzXo@v(9a+B_+{(T{?w6`Aw9 zv6p!Tl|HSee4Dsx8~Rz}IRy;jI=*OEcA{K@J$3fIlJu4EuJ>fqq(lM+b`K}@Po!z7 zd(+sJ%*R|MDFsw=$(Fmf?D-T8-xp6N=goG=s-{qkrz$nlXwU|4-9x3#U^;r!_AYI; z@8Jta9h;O+2|Z8FbQoMWIJ6v4@^A*cpiD}?J5G=Iy}q^#&zMuVs3$8ukU5UErozm- zPgD!U#26|S2vJ(b3eWFCrD9}FbZ?8KQhUI?|XrNyh9EI$q z{*JAv%PVxGp6~(UiHS>ro%;W3uUrQJ3v)PHg%6I zeU>*I-hHIPL^YKm-|D34>ZnEc3TF3-)6#ZKhd zvJ?UClRhbmXUdijqcrVGf&ME6q>}Kjs`fIAcN4?Xb`vp)+*+m`c_c-N&uaE$_EO8U zo}*A@%r1z@=-pKxdm86oCn~OPzUUG(zottQJdxq#C~C-stJ0W~%a#$UP>~!VI#B0~ zED$HzBUGrNNu(*_tP_Tl&`9K}!=Z7W3o>9rvIcQQq=@X31{wv+Yfh!nkDYSNe? zyH-3pg!;5DxC-?*f{DoTbh)ou;kuc73F{Z5kmE4vSl7MiZ~}mk+1kW=hZtYCX3Gtf zo4|!q8mv3I%Y_N}%fYs#Cimo!4Tlos7$cR2s1U@*CM{ld_OtDz$7*?O`r=46UHh*V z1SKlbC{NawKhb=8aS%z*eY1Fku6eP^<>6+wKeXzD9AJ3Kby8xjr0u;BxDq^WI+C!% znXL^TB%4&`GOLJx(3jAkO(tpp_Lj8jmofVK5FM4X|4VuRJPx`L!QkNm9XkEd0SbE9 z!GRos<(DN@0>^_=u!MTQcOpC&dZOHCa+h~K9zE?>QKzy5bfTm8DR*I4lw5odPf>cs zySNGZwTPQ|ytyOz!ul0B)sGp`bDV*HOSN-$xL|CzaYh}z>xNlcLL~@2Dvk9|birM^ zTcGNayQG6nx=2C5ChVeJ=WN`yUddRUxxS@dGRf$Gnp0BAHaZbwSF+SoaHJ(0NhJ*D z;0|AR*Wr~5l6V~)*+6-PKnsHBqmBEHM}6q1t-;?{zdohEHW5B-W&b8{ys0#qUFL*a zQ&Bg4x<(u9vIA3%vou>)gA4!N&*PG7y*uCPL5h4Jfq-LmjDa1#WOR=o1%3dS?G$I>s-%X2^R(0WcONb8i8!qb$y4OSV!a30U?Yq^e&tEIS_O7`qv z$yt`~1~bOe&|R(&UUa=KuT3zkkm@{F3_04R-_gV6IP783t!UruFE>6qQXvi+prWy6 z4d`4piJ-yOWq?%_RfQ?hNqioXJelykEu7!jn9fJemq8Xm!}m?8GQx9>7tZ|2xdsN7 z51z;r!e+cZ>_wo!8h@Fu(F%tvh*UvLq-;p*MHR3nO#l_S*DPVGJ3=dTZnLmBRRdvgpdLGa(rhoW>clFv zFw!}9<6@;PZ#7q8MuLDNjZvX+36q?b8%=QI=QTL7G!ch|*ORc5% zd3IUq0h;eZpUF>Ihhy!Tr-~f<g@lcJBQ6>hiY;|?9^o%%cYroq? z_)Na=v|b8~k7+)~;9$-O$781`H&YedoTHl4MBx5eiVjnWwQ{OsrRUSSIO@ShM#G$L zm&!|&rfAt1Pr0@C{`t-i?-0KU^?rQM)%Z>Vj5W=jw|90Bd84p9??k~j4GIjYpll8w zR>U8>Zcr#w2y?p_^O9!@Y7)dp9$|xGlATY-Fufm0;Jh-EJB(RXz?)8-0I@jv7=2+Y zm-0BZ8QEPpZ>so?d@SdD5-Wwx+`TK6Z7yz|bcm=5W+Qto+_zB?Z_XTBG*%G@28#+s zs|deoPWBdKQ|{wKg?GWvWp(!UUcuj4TSP)@d;IO(N}A@qdDI5nODEP4^Q=t5(R`)R zT|u-sTQpcS1o&R6$g+T>ik8fYz`(avy0&knr3#UcJ3sG;SeE!Tzu<9pL7*}m1 zefBLom^1ohW~v8teu=(;$Pt(>J!om^_yRkFJwqp*Dotk?eo?)2R8e2NpY(8x#sd3@K zJzO6uiPK;%I=*04Wb<NP8uAgk%x{raSknl#eWuA$&}(o9$hdUJE(&AB2Yo`u8I3C*+plhGW-q4))si$tX`%fkM|)1@yp zsk2W+u2&W`s!`9ZZgyYOclpVpU|0sDx(4qgFW(!~CNgE&$G~4h6S5Cxb>x_|f!}f5 zvB9@1HS`~PU{fjt?*9C2Z9}jzTXZDxZGr+sw2+I|oUzBjwmDoBeZ zG4xp}>f)1@ECOXQ%5^s)k(mauL@t3ISx{`INj_&w92di$=O}^m98B|B%U$%HL*5RU zGK@7^$F*|;1TtD#pe z;tR~EMBcPcA4DPX;dmiK*tR9av-o#xqk0VYV|EDfGTqur8@9!EVe@F>0`sm#&q^oW z(n`iEMp~3vtAO$DPT`x307P{gX(wKGcGdT$k*k&Se|#fQF#v*x7a%DE(z1+Zhx z1r1w%hx33F| z_uEnG5-DY@FsLYTB^$bn^%f3zb& z=;QKnjmP^=H^tICkvg6a9hDHO0WX7{Ouj0Np5 z^1XPy(&Vy5jMhWx?5LdvCHKt8r`VpyKbG>fowj)`DNLfxUX{4na*=e5hFR(nzaw}$ z;I{WYGijf;ShK0?-M#!7riabR9L#dfo1c|6mn>89kLJo=G36$_I*lCx}8F01NG z@^g(PuUg~;jan6Jz7NQ(I7#V7FA-f+e6YA(t9?4T=mP49HrSn-tvyi%I+Y;qxX-E* z?pWfiibVEiL>DHwpwuAs&_i12>g3++ZbvL=JX#e zkImr3yVXh6jhqwf#NvK2Ubjkd>>c%r!i7TRgskgpy*5?c&~+l6YeEP)p(t4dk0^n3 zmKWhxv)-kZH9f42yG@`FS6@PT!1`&`bN@`gRPH*FFAr*oeCxIjPDjY+Kk8we!4No* ztjEL#qSkU9#JSXK;4#1lX4hABs`@$ia=j;Cl8KjBm1<%k1orhiEO#7RqVExj!JM-x zD&^QSqBkh`P8le$w?;ARnLez$SE!Ym00V07pZq90wmQ5joA!Y;QPr8&en}!LCOG*> z4~czJll`ixY7uX??q17N92SY<*#=ANR!V|!yCi()zXPd9{Bp?o@G3>`zXsels{osRya6VJ@v`A$WT4? zF?GSvU~f!Fyn#ivH|L|yvZ!yQVMJJEhO(pCXofKF9>mKpu%VEjSzR6Ww2P|uEIwW* z8>9Zv7qgZ^D?M;t-d|LxqjmkW9W=_<;uG~L8f7*zIc(;>4@*6&-Rq$}YyYYVr3@tMCy=I>_X<&%q&%r_Y2O zRR!0qH#$lR*bT)gEp~D(f-IX>I#sr9v022|;3g`^J6XIZC%(n6F38V1qi~c3xhhJ? z^Ad#fuA@a!28DLy`K&HD?q|Eqfb7vy_PAU-NjI|ZXP~v`hh{<^A(HGcwpo${?n_^vvME)@`kRq2%4jJ6TNy=dbW6L{bZ!b=PEaH60<-pj53{fE; zTvPVe+;2h6=`LV&cxi^BJ)FDe&{Bk!>!9uY4kAKU<^3*6647X8HGU{YzUHO2b+700 zY&)$374M+^>M%o#GAlKmt*vUVOj+xy=c)oOg~0x+^vwfxo5fw8wJnsZ_26}j>8Jqwpe9FpU2evg89@& z?a)0Nc{iJs`%{N;l_|fyD+t`=J*2=DyClRG^BIynvj`dDjC`eKcNX!Uo+>DYC~WOx zd%}7;zwofBgR4-VDMFqroikckR3}Yes>}V?k*_>N!@o}migBa&7?t2Iz^&?ZOg+Wg zW-S^QOVa%EC{?Xl*7ito79T9;NXJni+Dp~}?}g4vNVm&y1DjkMUx6Kz*W-TeIqr+D zW>Ys3>_bp6C|cB{>cWx2{(8V@uy~hx;~;RmzP`&bJ@Ik&oa)U^3Agh}%Bt0(xA3VN zjUIDtw>)?E@~YIh)478oR0N*s98ltm0?J{b=s#m`y>q`r!RHi z$a(}>BL`FTtRezb4EoEwg|fnVZjS49Lhwvy8M;v$@aFB?Q)jJbQT=C2Cs1o@brSK~ zqOu23;Vi8`@a_9uOHs~YRo2BSPR^#;ws)IgpN(|cs0Ps9U zbgm0Ch46mB^8wYrTs`x{)3k19gy3h>(m4pk;;GI_@7&M88VF3eCV84Y@c_cxd;Y_LQq~{sp)xDHAbD>+N*NtW9YrL?12|TI6 z^W{9+Abp-z&d(BEo$Ljodi}Cr)^lgUv2^g2rVO>Sr})SP<4+`jXFeQ&-5yuqR40FJ z3jw0>;TsAmGBnRpPMJFTTpkx5^yYZ7jnn~8Fy!w-)~tT=mE^tA(z0tSHRQ?Hy;FiC z(-*L(MAp3pF?ig{z@tK&jQZ29%5rlH=Y^YLwpAj>I;Wlc-`Uw#e5P7-u79bgKeyPG zhGzIa$+kD&US9Sc!2>KDoRS4u8kp@oVq>(mT=~!~vNKdR+b7F$VigbEU$*P?2(S6#Qm%~kx1<<8JDn^(5O za6H-Ph*y?{njwsl-AvK{i$@|F6%}?B{ z$+y|BKabK&c~9fmG!0GL=@q{fZAh725pq#VYiLgUaPp)qbGY}5OOANidf5}qPo|(u zW7qUC-753wLd9_ohkR->iLr9OxJ(0bILYKR=~nVJ2MXQ3&39C!45{pKsBJqRf{3cn zqXfIPgE)jj6g#h)LT!EVVG5DB*(US^}wEiI^|=g z$T{N%6^7#tsE}7Q8H^?@D8=athf3Xxt6v+l-j6Ixb9bp+V&9mv9hJ2gepob8izE!W z3RgLsR_Ngqutio!{J!epdA%?>({wp+CoT-)bcAd5DvEsJo z93@zQ^~B3f9=E78Xxyvw>vL49bZMFj(mqZ40D7DFIerImDs9a8YNv^wP`Sc(P|a~-h_KoGAb(a}K78zCxas<0-=$XaS#M3t+2jgE zMkMSca)nkAVlx+N>Z+KQu%itl>x6)9llO00qv3Gd_wX=VuMeTMCu+KHHrn5~tUeP1($q~E^f8<**ne4_)p zI?-(_KNiHwO1^j4flZUgjG2&I5zhna@!7|p#GN_cQtMfZMfC+YUw&Sp4`V4&(P%aw zOEAS6k7N;6q%Qvt3a=icF~L&s||;Yg1vLvO-E*#%@9{8hsv4;PLBWNw{T zc?%tc4*r9g9{a%@32+Jf`TL?p?Y+LcmDl>at0nc(H%kmISjJQ`$kET=xL8DfpLo&! zQDaW{Qn^^MQ-scqE3f@by+KXByk1>uyDK^^O4DbaV$MoU4KCon>8S$dV z=ZMUTNw%ae4FRb_(9QH#cKq`-$M8&LuHN|>j~jDMhfMQqa*t^lNk4vqD&SWW!W<&A z5?|<5D5#=j&}h-iLd#&ma7A|Eb3U`alH^|>co9N6VHr^+cxK|L6te)3m8X@sIvjsQoBRAZ5 zMDnTjJ5ecvK$#k+K-KVqd+Y$H}OJ;Rvj*w}%j=jo5Km;{9? zuH!HsF1M#!4`~~Jdq_OuR?OLEJ(PW|++c(oekH)KrXm(Uj30Q0(&;-at!$iZTnnVp zZLar!R`2GwLi{|m<3f64K+XR`Z|U0dLyhuOhcZ*;$iw}qagsuW&K0h*kJ1hle(ve| zMOOmh%5O^>OPcGYCJ6!&mr|5(vWW|4YXw+qLf%vn*JNrj>~!3o}ry}eE;qb zMr6#7mp3Dx#|iB7CfIq4e&*zV|Gs0|=KYLGQ<7;@H;)E%4uFm*!8PMM7T!8M>~26Q zBMoWHRY~_?V8@>lGN1`@KtDT1(J@N5HrBi0^}zpd;_D|cm&+)x=HV1<3X4VjLO>v^ zO3k0-6G7DRa#l#B4~6#2#Ilbq;2o80f~`%&KCbtZGp_ebA2@Piyj6b|mIGl5_VQbC z&w3njCgis~33}$!ri0IFND@qLTDBnciO;5kK8Ef);hz9+uXGM}ZMB9T+TlJZaU z7)1?8*YUEP3a^xvE8p;{=sU|<8)%UDeSTezxX(JzA&QQOd3PTpMgYMf65(ycQ~fyE z6Jo^{*t*0=OKxP8Hm(AMM}do!rRNiyvqS z*pwkA#8arTT}Kn!6VpXNImD2I?dv|lW%&3_titl?_L%6$62p1T+uS`;VcGS{b zkz|T;Xt)BZY+lZUe7k!&lipv)_xWXhNl0(Qw4{+qD$_DwuTl$a9=w@;Nq}@c>UoYV zo|Gx+8l*9B2&vNI(GtQ_LDjIV&)`E5*W65|NAJV6Nvd(v+;jA|Gv*(>uilk0f0{!g zvQ1qWEFZ)Ek})eY=DRQFjoYJS&0w31uU`0aPx_AsaFbbPq8M{r&}B^8G4;ev)UuyQ zyS@x@e$$mBMz%95c14@@iD6CgJH7q9m;9yCLO7(giX1#8rZI} z27Gg0lf0~_82{*=rT;kdC?m{OJ4)RL(Fh|e@}@VJ&~Pxp(qJ%(k_rB1XjlKkdwK8p zBRyyS7`~`7nfNOK%nD1hu1g8E_i%dBBq2C5ogQ0{1`xm4yfYd&|7v&t6tdDFli5&4 z*k?l}6}(j*9IAskUeZDENqA|k|Xzn zdiXKE(k^S(Jy{SdrD^WdCVtFU=Nq8qvj!KC8b{4eA(nIT@c{z&?D;_mI-&Eo6aTUBRPXcB zeFjW6lqPs3Zq{p}i?a6hw8Z$%qkoD2cRM$zulDnxnk zpDo}X&#C9%p5pG@)lo0u( zk3KL~S~o{-PFY-UxWkNghB8E(rmW6h#~o?u?4VgH=Cq!*YILh@B(c{WEizlk^Vr*| z_INm%M#i54Ol_Y%b7o%|=*ybM(=sRV$JsP~W})`1LIe9Dr{_-vRhI(k-<6A2>JbFYSKz1#Jf{-}VWV ze?rZn&~t!(3lskd5C3(X-{9Q9xc_$lFEDPX>HiMnh8oas!5yGql9&lG0@!e91$rTX zMJO~MC;@o(TiUNV^FTkNU4XC_XhaK;T<+t@Pv!?A7R{UkK658#vno+~^n?2>f^x{qe@H@$2k< zk;rXYI%%Ljy|j)kG}9o{52?r+*jYK)>KOp}3x8yMlQ7UX(ShbLgmTBi#zMygVPRnd z95Ev!D?yJ%m`wHFf%c+GP7vV3)@;bSOasC111h+L$rqWuIEB8AP3|$bTrX3 zkQL^q7bUU>GUIV`(+dD11_rkyx*ZFc)z938zd-Q+hjDtlF28Wf_-7#0{~Vz*-m1+n zyaI^>{}b8pKTNDlw+8hKuYlkA53d4N4p37BwnHFQBH)s4tpS=UkqC6V9KY)L?WfRq zH9!Y{v}2%`H?cQ2;1m)R5@KKgu`w`!1%a&@1iYAlGC%`E%Yf$rGykB2p>?2iLBP&{ zpf-E8ALg#CqDsUDgw;Tp=m4A7_-Q(~tjf|$0yanl`e~m(HTjnCU-9#k4`56Pkm?Z( z@B!ruxELS+KezYLI>76eFMxM21o-^ld1C>A=l~z{CvVcW297@k_k+({NA;_`e=)g# zlN-xV*+BUNc>6z$4`Ti=#{c1BevJR89o??ve0gM0100IbdpH)|M8N5YTmj@sAq)6 zABmah+o=)Vst?g^_e8f2Lzd{)7Gj9MB|7+BIO$Wi`gHoqJ| z`5f$xt!#hVivS?ke{2IPTd0ho@&@(*fDXu5z}7$q$cXz-brwMMw`K+X7^ilE7 z(s$4^_*oAGbbG7LKwr1@fqEe5@!#sn-kGsDjzfoZ=0woi%| z>`V+yj0|jyVBnjHg^`+pm7IZr9QeP=e|8gRTLVKR=-C1Z=;@y?A}|XJa1t;i`ay$$ zK+s(l`bA{<4-F_Y0%G}{#t3Hk7aH^=@q0bM5dWk>KrC#3jllw9{j(k*IOv(;xBeJG zEUbX}{7z$KX8V%{w1xgI@q0ZGG^p-(8UzFZ|H%s@D+n6<_Iq1aHnu#nn?{94Z8q1$^V}^kLnj3@# z!U7yJes2qbF#IV$5OA>ha~=TgFPVZ^AkfIc-}(dc-vYbCpEPEMKkEUBeE;GPpt1fr zE|`&-_3yT9f7fFI{iT0^nL_@Q6+rt-|A2EF+n;iVFhkh>rf6W&H>?eQM1C;Www&1_y2VntXE&roQbOeVEXj3 zR#w3F42%i=#X;24(258;q1&4mL~2Bw5Fu8eTP8L(MrJ`l20mtfz-ol}n3)A%0IDOz z2l$=;z6#Wxzp&C1FgDOLvvaT@qGx4gVgd;WG4KOkj!}>e#LV}CpHGm5PvFH17G^Mr bAL@eb>~(DIZ(S6yIWe#zk&+5Z2_gM2{7rAF literal 0 HcmV?d00001 diff --git a/docs/How_to_enable_Realtek_RSON_function.pdf b/docs/How_to_enable_Realtek_RSON_function.pdf new file mode 100644 index 0000000000000000000000000000000000000000..489ce8b710a3aa89ef39e5a927c14c4441208950 GIT binary patch literal 167592 zcmd431y~);vM4%h;g;Z@WTC;`1HoN_I|O%^010lv-Q8V+1r5R7A-HP@1h+tdx5zI$ z`|h*%IrrWBz3(;a>#pgNuI`@cuBonpLS96So|%CSnW8hVv!(N6XC^WWgb8A6V1dlb z%P3=PW9noEVTINxGK!g7IT<@JidpG98H*Sj+8Pt5 zoJD*2riPONqrmcV1EAW*+1vVBha#i(3_q3vyB7v;pn=vm0!nq?t37S`t+udDv@^dC64o0;Jy z-Q>MF%9Ns6X2?-;!Q;EhN)`r&N;C!Q1QkO8Oz3s}?fJNF2`|$hMRSF_4V9)fJe|R* zm+nXlU`vqhNG+n|&h)tGK5Nr8t>bft2{WuWKsL59`g53}(8J6iKTOC2z{miGjBvLv!lRMO(wm|LkD2Q(QeKmO@i@nEi8_%4gzpjX7hkQhn}}8bbTF zV#(oe)n_d3-LDZ?y*%#7O_fc;^=={JX2Rl&Q%!9NF88PEVJjG(Ka*7LW?iRKcFbaB z&}v#Fv1BHU_GoU*N)h;C#^=XLQ35*>saLuqv%fo~WY~|>tegj=6V-vW>=4fI?$$Vc zaKysdJO{&GtiK5h|F~elGbU^dNr?h$iN|E6cG= zC-$EGW70-Xh*G+Li^LNp8I|bavwF#sjQWWBRHJsIK%olk*iCY7QnAriSuiCPK>UiL z4gNcf%{Ac>GZGu@ov4k(mti5-`q{yuuCGhQ-kWZSrdV@EU6KNq+D{62IvsA;c;84~ z#X7hyJR1qJ-hwR<+tZJVg*6wJLT*+hbkG*SH-5Y^_=!N#eb6CcHd@7Bc3b$|NYqZa-?W?Wv zrkJj93x_EaZtxwi?sd6zQJkn!*PA2)>SdYSo3=;c`;AJ?GJa$t3~_L%zG}++!r)i$ zxPUO$&(BMl0`PH!HKLxML#)lhYo5$A}zU^yn*}~$Yy}0wMLCb_BA{_%vaU&D6rxY%@FM>YEj-9{Es~AT+ zqyUp*a{IXM8r6aLnTg>pzFGi`;YFqm~*V=9Sigx3oIj?TDl)+Q>Triu$+mS1^ zne&@y#ZP`nb<}pxVL+dpupx?A&lsxh1QVbcR*UhtqbrsvMkF87K&Hl-Ap9@sA(o*s6kbt||$a=ou6nNh<# zB-n94MHi((@aL)@1&QrF;}BX%sSi|~CQ_7~e?NziQv~nVXYkx!YKhrRA7y4GQ1r$- zMeNu^80KJsfFm-15IJ+o(`~n^-=osmx$LztA^kmYJV9YM;>h*%ty5a0h)+ z>V46-Xio=zoH&`Yyw7Y%(NP-7-UnsTq%g?a3%%$P^Nc&9c0BuGF|sUu zsT8_^-=c;}D#=_&frE=UJx)~F{LN1LOZ?ed;aaWC&s|gI1IycAS63arL+L&1G~pvc zFtgQqheNM8R4ZyJvD8PLj)L9C`0R_UOZ=57Bc?>;6?Kc7ze`8B#*H8`;V1?xr!m?i z-#SGSj>DQW#jbF+flGB=h10Bat-zLYf(3We1-lkC!_zj$i;LI7`NH*<#_g(GfxJW{kM4K8TuAJE|Lk*v&24k8_42V7m(u-6k_`Lsov;Lr!{@in zw1)!bv8Syr1xxj}uYkAmpnAthm{@#H&|FHup zyV)5ts=qR@FgA2zRB|?OdbpOf);Bd~R5Le%niT9ToDfC{V{=n8CkP7*6NFL7+{sbi z*g@FV+RoO-*v1LM1z{AnwX$_kveP#-W)v}gV{T}yC@%Du86qOA{D%?pmyyEE#KOY* z4~yh}_I?#WmlBf{13(}U@EZCD+%Eva01O!X@Pj5;=noDN4h|L;4jBOf9uXB86%_>; z1qJO9COX<9j7KOa=(y+@SlBo?IH-^D@Nu#6F|l#5AB2Elpggc}NN{jS*k~wd*#Fz< zz5~EO1Qx-MVL+q+7y|@@0lM!3h@q+iFi>?tz+VX-77hUf14e{m@g5NWz&ucZz%cjo z04fX!0Hed8L$B|O|73*CT+Ek6Rv!C1n+ah0OXhE7N`6W{aE!wEBz&OW*=hYY;N_Z< za*Zg}ZzO+#DfywJ)Jnpf8%Km``@RNWUM0k{QJW+Mc>hK4|F(=ARE(8UU`xL47n-`G zSgd8&8X;n^JwNW2 z%XxY&uaSq6uD$SfOldDxkd4N%YvT0&A@Y9@0_F5lD+xgd=C@3LjZ;jGYCxNU(@I z75p5Uh+G&yR%4&#*QPsj8D5$|lyA>4-g4Vj^B@7KL?b8esTt?7!0yb zq>W7kmwOaOk1XM2{M=a%;VyWtO1$$_I*|MEI9Z9TrsaoPX(p?u006Edn-hoB^2nEr%JJ0n!!ckEv<{u~*y>Pp`iPfoH| zwb%cASMoz233_w@^za}i|lG5d7QB{3T`Go#OoYXrrAgf857Uj^)SS6zEt*M^)M>0!l=72{28_ z^S(S&o19)f@}jnWyQ87Ly|ob(Z01*6+nZmlXKvSPT~+reoj;$?<}t#FkJte4%s}T2 z#mv9UCdVfz&3`hbKgn6yP(TS6VPHpZm=gLAAZ4z9M8h4KNB{{%PYxbokhTSheNn)F z097}f>WHrAUcV?`bV{nL<1h1%chNiJWaZCg6C2(W(YA_J%#nU3qitMk9%lMWcjmTF#q*@LPVO zc>t|c3S~pKc@cL*k=^zX@|sK#l?#F*U*rbPj?>HyjUdKaN0@U^Vef?Tv^mA8fxchZ zj8+1pr~*S3rzL`j)hjKp_FJp&$1VR*94;&|*vd*FbJE1NUcti5>~j^)j1@J+tb1TEJyR=6{~*53P1g#K|+@edMj zn-gbvmIObM*y`B95xo9kuSD9J_*g|=EQSu9p6RFea6b&Xc98x(&{~h+cLcrB^Vd85 z7x1hUWL1{BM*U%q1_@R4+7OqIZeL~d{|C7}EUrEd6#jqKm z5-$#3Yj0Me#B?!8qX(r1(1d?!s8?NI(h7C9p;`G@Iw|%2E&GyIaC0C*i5s2JW)-rg z4Oi72?s+?I*JFwx?F14Wc4Qr*R5u&zt;YISr^bOEBpc-VvC;b39@TC$)UI2Z#9Lc%Plpoosiq8}|FuXjYoZW zE7Q|elMm-@^&~@htePH21taedk1@vw7U40b3Z~x={N#B?V{H~z{Ufd-Ns&f`6fN6L zxG4rdoA*1a{6StI)hqrlC{>+K6snF66$e{7!-GVSBwOU>=6Dwunu7xcZfp;+F_so6 zsIs(J+T19zsc`;GjB#yc$qTA8DFy%r!Gb}5u9y#sgD}9DB+L*&bW$d$y1!HfKd5?r zb-UiTNKJ_Ab_tu_`#v&oCwp;3FD%VF<%B<>GG;$1|+ts2c)U#@`A3cRu&#Kkb;^jP~!_8837h*e*IDa3b zV8W5GV=>3XjZb1jNLg3~74)5a$k-I^t7|4G9HL{z6J6wUC`HzZz#7I<9t(i*JL^GiWtwt zMK0xEe~kz}$of3~1ZzpqE9c+QLjuqp(#61_IFn+q0Sii3_2|#(fumq|(2a77mTktX z?T>2y(yNasO7DRzeTYTpIf_b(nVOrxie}Zvcv4t$n1d_`RZ7 zPHiCL;L2%v^u?P^O9=vTBm$`+y%GVyU_g*z@mQ~9Ns$@n2~|ijl8jwhmK|{qa%lhX zfp^8Ja}aDpulEt??k8UCg4MPu$Yuq~gG#J&0+{ze@za(;#g`X+ZV7oF`)^O_C2nTV zw>6_LtM-QK$PNu>k}brSdn;L{B0ojy8W%r%_ixBQB&)rhRir5{fut&7i^cln^JZOm z)euqO#M1OX8JkK8NP3(t?k!-O!hp$Ahol1smTpDYnFH`4W6-J#~&pj|BbC z+Vn#Y07pe=W9L&z03gFYe$T2FjaH!+X?9wAp?KqXwgCfgUvEXEqJy-2T>Ot*e&Ru8 z##rb`L$!;1zA#*P#7{=Qouv49kZ#rtxPQxk*<`%+cp)n^AWo2=qy)eeGfr|IdglgV zHX%oBsD1jR#3CseQH9#kUk*ZWvjb-ru8i6thJ+*nF9fp;^GGM-NW|CtO{BbV0!K`v zTKQK#Cm##y(3chMMZ67R?qreSPuXkM2Tw59dCBU43;lFE5jO|{4mGu};jDSk>lv!I zHJtg3@C6)j;;=B1Qi(X$(XTUo*GZ1BT}u!3d$r4N;b#~fSzXU-2;iR zoEE8@5wjsUrf@RbW!)q4^nA|Jtwg*gUwbGe`YKQwR1~<-whD@uVZPjIi@n6??TI9u zJ2w7-WKSPQ+#sXmUeo|7;EbZC0&Z6^N00n{qy?+KW9uYe5kHUR-LbonK^SZ$E;VCV z`eZe-#I}&89Q`Wo91-`%ch~EJF8?V*UvV`_39OtUax4YA36jUkAtG5joipNlx@Y*Y z>eAfrDKlI=bWXnc+yhSox&|CO*?8TDGOzZ9fa;*C5zQad+0{2GTG`7 z!~B|qDnlJlM{mwEs_92|Aggi)loX%@nXNk#U_>vB;2`BiUwg)GZp$Aa((EX_Mx%r+ z8Jvsr&rQ}lBfW})&uM{PLtz+8GpA9bKcb!)ylA>}Ah-uun8ZC=evw4nxb>O->}!9r zN#;NKNQoG_U}L5QGJ00nCGfYA^M6AYCh zyk*Vf8$Hh^VG2co9jZ$o5h3QpCd7jcf_GUF2mj|FhB`eb?OP`aa`|8hfdTB?ByaBb zA;aU}UG$vCNdv(c1VE77p*a5F60D1T*rzdZm;V#c?s%Nu#lQ)JCjcgz0MT3S9uV*T z|FmZp36=h8t53;hf_!9hsDlR(hF@N3^vB2~#2N?r`3D-vGo@v_*m)0;k!HuS)J~BL zVwF%l8qb2)wOev;m5*Q$CsmMFz66<&;l?I1SO{_kN|F@(fQ}u26g1>$8UTVJtgYb2 zmg!IX6ie+5kE5dyV~#DSe}E{u>q<&ROBP=|pw9<0pSSh0)z-xegAsROCpOgBRiqWT zWysh(nFAwzO)K1iF*~w{lW@o@HGFzDs*Ww>F`4O(704@C?!MUMEqTX;(qI>Z82KY4 z4f%DK!MKKFPO8aZQh+kNXchpUO>o(xQ0kvn$gLXO*3M6*ASve?oR4PxJPb>0R6UQY zDAY&3A5?=BLQX%kLh_WNbPeYUA=KhZ)DyJM^DcJK2=RH2LuMLUZhIFF$v{kb*tDZ`&2D0CG6jp*r4AxL6jaK$HBB4@I!N8=x9@6o1N}Di763IgVAwBXOTDEKU zHfdHW0i@EKapKqtZ^ZzVn|JzedU!(`QPVnGDA4BUO$kI}0cn2>10xyGPmOOUg+Ym- z)~Eg5)h(p20nb!PatUK)7E(A8u)#}t8fJmLysLhk0dxPZ0_p)s-lsOmO9k_?-ReDz zJ}lB|swXxQxI%(?@M=T0qg)>n?dB8&LH2BlkP`Ymf|&Ion@6&9g(y_1rgRhZl^voi z;^Su|?7nD+WFEI}DsS%<_dM=q{f&;YTgNg*>;XOzjFRMS zdWxql>*x(|>(nWNTc{X06SAwE)Q`mB9Al^k?pz?ee;Spwb?!8ufgYMcb;{Xp4NKSs z{8DON_m=Z62T$fAiMx zCmR>F`As!ZOU}-I=$v#;0RNktmMlaq*aj@`F&AbL>b$_vtX_kZ4rqo11j}P%Q!=?8p_Q4se ztzVm_EMA)=>S15PUCJ@k5hl*%&%*JwdyG35O|=d)v{4_R9C+WTG*Um6ll_Vtu^QD5 zn^3JE+mLA%H1Wh?OLRI{@rJD#C~RPC0`hBTz2TPs(vDeGvz?H2&t&TDT&9OE)9tAA+s0gk8a?eKc7&j4FR%o|St)-&fPy3sK6wD|hur?mJ;0Z@1(V1dh80Yl z#fb=N>Tp4QUqVbNKUlDuB^)gh3l4(44w46r&cM>pD~RL~hQP{zqvHymDs*xY60_cI zkQ2yE?3fP2u7!=ch;uR|J=NW91GGVRh0xbXYILYS4-5u@;o$ysjDs*pm;ph3g=h$q zz0VQ4fP8k9p7;1)oSSUDQPbcrx3Y{+mK<@O5$-vr#i@)dj} zeSEcrA8C~rpbx&;bbK#u!U@^T?2yWX*u6kb%0m(ef zsD#HfMIvR$4tIE{e67l?*ISfoHneA&ywMi&Ch%t(RX!Y`!~HU%?k9&fMPHiUWU{PNvcG{ciagM=c{Aq`$VC68jhDJ>)9y9yJJC1gV3F6>FnJi&R)NUOrY^W0tET!B}oAg;*QAy7>ANZ*f=XT7M#uJOGY|o$!ROgcc4wuC(A|$3EU>co}-_b|DO!Ha} zQ)3P#C`|sb^o*7lC}U>j;)Z7|cY+8lN=GQ7(t3XYQj8qgM{%r4RW7)nS)~cKQ`_Oc z@ie4)Y`A&%!F1Y=l;6&2u3i=L3o0KG2agwcbjmdbIgtrk@9dx2@DBN%oalTE=0b_*z5L8jW+-9?Zs>Js2yA_h=WZW8lrKRo5jaX z>@lW^nmE!15yS1zSq?_0suZ=8c4DWbQMf^VQL{}fx~*R3@$fr&S>LiQU8l2|#!Io0 z>O3C7#E83+)FUd~S$( z-O;CI?%KO6{m(6oE-{_a0iIRq-$R!+eTZ}~+HI|L4>6m(+>=(8@tWH%^aS9&Z?!lK zMWkbxXxd)acOc-P1`7*uWma^16Bg~lV}`LFj^b_*Hb*>f{9MJW754Ukt6BCoczw}O z&A#iB^Wu4^eWXq=*5b-+Y$_$`B<^EV*E2FK=?D&=cc-r;U>Sg6#On>A!NlTVh0PjtjD3tlv*ZZ<_8%DA|2_B%gYPC7WS z^?xg&(;*FCd$=#z47BOSAC8_67q2WQ*&NvVj)TeJVa~1Q!Z8>m+Dbv5E7fTaDYGV% z{c7h{wnAO9%v?c~Z`Vez#641H8KBq<4}T2)G9dq5Iaaqg~*^xr}}~%KPveVd_L>>ih%#Uvfs2 ziO63x|6Jb*Fn1#T7xjM%{Ac2STlos*%&+Bil@A7s6Bm!F~?M|pF*yO6BY zlzx+TGD`f54D}zxzhVE^%2y8>Zu~{?2Qc|?$z{z>|IjaAJu&eI8cNv9;|F5mlgb>; zQr_e4k*3|Bj)S~wJFTyJ9|->Z4Kf#1h(O_!U%!9UkMbV93j6)?bQEe!&^$QuVPO#9 z{yty_0T?9u(MJ$L1!e(x`|S2{bUmM{HKt$2#DgCneeHurVWuoG4Clp~j{vvP>=Ok) z0&l18`HT8__pwJlb~kBu{LE`WB7(g4OZ~xYllh3ZhO?8$r{wV3@)p+?ABnP#3QBmX z=1mVtt&$fm!op`JJ0b#2_b+6+*gcny5fQ0SG!MzQagX?ev_XhT%&-`6AWNOiw2ozj zV-#-^jK`bc%|{k*^JSHbOX4J-bIHE!mQ#87vo2dF*(n}aYDz0#C?3d`act~5BMGQ9 z81*(<_+>Z!>MJZf__sp~sNtl41W~AJ7Z9}fiOxpXW0L>FZhANeK) zRM>VroG#FzL(ey0!0-UnEPOayfTjn#5PF(`4q=kF_YsKB9$(Y*u4+F%`r9%@zoqB& zhzC#*l(Baw3+2*zoS;RHZV;pmC~--tfaEu<_IjAA1K;pd8qf;17W0Qff5dQ{X3VN?m%K9jo!Xsem-8M^-==B?B3G8=UJ~5Y%d-1D?gJ zo#H|O0l2!}Du$7h;nB0~ED&65$-~xbHvX{nzR;$5mlK_fYivnQSu9_MYKv5#FDmJfv*xPx-deri-Qc@w#&YB1np>1<~%ku9{ z);)#=m>`mo$yRhILIQ9KB9ARW=yB-Sq1XIb)Ud$QiiTBW^i`m9tz^I#Xw&pj(yK$7 zLVY71ihMCO$5}MKdxnt+AmR0?mVCo)@sIL_vuKZ!0%yT{ z_27_{;m{atFR{+@Co2gX)^tO9%no;+YQ`<7eQ;PRgjOvR8 zdN5^ZZ_lAv-A@mNMb8#1K%AwZ?4AJuoc~c@soSJyix`R7xe8L@XQ0k(1E@c~uSy0% zysd?yebJ5XCl*gdcS_s^Er3W8*A<}-Rkk7oK8jTUXsC!O_KlYZ zv4RZZQ`#X>0J5NCVo4HO0|1+$HH=T>9UfX5z>^D+@u3pdtcc}ldi2&9fJ}dPk!J!V zP+nRyp#vlw$gmCg7{D|5-9Eq@xPtAo=|Lv}eimWDV$$`?*cdV(2ArK)tS zyNL*AZ8O&YQvrSJI)nmaXfVd;DK_zYHMI_A0Dyy8P=($dM>QK;^R!(XK-BkNfx3c( zi5W>M09d=Odcsv8SP@W%z;SDlb0GsA%#29_n;@=WApk($AOGg;4bn>cMhJq=nT-fG z#Sb+SBR!$X{PuiABzhh>AqoITDSy*Y-Un4vPthM4Bia%*YaeKwOvx546*PD}+1j(6 z4dyUq3grQSC&B{c0E+k%02~I`OVfH|oM1hoF-EE(7Y>=0Ph}C|`u^L6KuU=LVh~L1 z2px&BMX6qjq;kQK5Au)_5|=lCGnYHH2Y~C_2<^S1iaxIRwFUaK@p2J~5`JA$2px(N zMU`NvWcP8x~n8GE1D)&j7P?mT2zCKeJ zfWIrW59FaQyCTA&!{I;xRadK3opTN3L+A_e{oH>MqsaY_aKt~qV_;^2R{i%MGRRtX zGNFFDQTxg(LGyz(P|qv{_M;Zbht65^*Gyl<-p;LL8a>x(9@h^d+x=8%N>YZ@I)&QT zE2?H`M)w7c`1RB+ntKu75IP1gsd|{ea+(yYDPbUTe9QJ{uu*rR-~8g!psag;kLiYj z*EEQ|oL^*Vkmm@LULGiZ{g$VdUdS?s#TdK5nIXj8}p=`4OrwD)#&GLTX-C zNzln^&^UyOrnegi;uj+;E}I0T5f46pq27$0SW6pSST$CSeIA;B#xwa;#@Al5TGY5!I3f!gv3Isp+bnl$JHjf zM)d%_|Nn)IPJv1PHDnYFwMT)!6EtKL1cUG^WEB5b$mnl4sG$IjwD{}A;*XfoTg5+F z5$W5dQm~7&f6G$y{ucWi01YcFk$;>Ce_6>G;u*#ZQ$4^k%+WDMS#0uqFy`M3V8)km zveY7zoFzLtm&vVDsftyN`BW*2;g7EVruhxn&`y0Cu4X-|6_HA>4&kEjSbte|4X#% zBjVAX+bvg)cUZ%A8($hup5)Kux7?JNjxTv6K!t;#5sp#{M5Sl4hVscbvv&=%>sA-) ziwPYy^+Xd}3b(pSnvBrp{I|s92xa?~Kt0WPwCbJ9C-Lu-yP96Qq!W(RM`k!@R&cDi zPNyDPA32^EtuC@{I7~V;zgM#w`;+bO0!^BmXZd?ip_+ZVHvpJ>a)uicJy#iPp8m|w zAp9ybyXePah0}05J6gl;_vv%31`DoOyU9d{p8h!OzhsEd%ECbhzK=j=cu1TB8;{jO zL##P9t;1Z3{hefqJd)fNHME0rizkkuI`loH@tka3g|dWkH5#eOIdOpaReZ2#!^B2mZ(rfTjxZf0dxpw?6uXQ>2(C-1xC41VvqxAWd$4aLQlpKcIlMmC#JDNL{?0V@{ZeN)2 zNv75KmGscicLFn{w?4mS?e`4d%^P-S7&;We4>#i9*}RniAbmUW_w}Ec@)5niM(|gO zKwNziJ}k22ZeVk2{k?Pkl(h+zDLRxzzJg-u@hR6O4WY0qHtmdQ7%-)qHqeI`Ao5}4WNjbo}xLa&f0jOY$mc=n(1 zL~sa=eum77^~zT(J6ExJ-Kjb)L;{zm9Njsh<1BG)%wIs|BYX`~jcj8zU17WR$Rj9M`CAu(i>z z{YHE6c%-q10BMlmV^M>S|ANYu%IW0V$Cx9BtEyGwVq4@UDJ_eT3MlC{(LL~!+o&4u z@KX$i_{U7Mlx0e`v_1g=8S`?6nAdG{dERt(> zwcGI7OX$<|__ju^m-ZZmK)^`U^K(Z`gZYzsR=9<@?r+?opQ1~hh~Th~N8jHt&CcT2 zeV_i+G*hp6v8TIaxlp|1Op5@Gps-vhf9G6j^Cwaz{{Uyn{sWJ}@5Ha31XFpO5Ig@9 zKa@+|FcNDHE!-#cK_2v)96>hH+}QVQ8@?#7*^>Q#CD+tl)48d>2mGdES%TfKOSukc zr#Ui1M`CsB!9AIceifQmJDQa*%B^SB5V5kWF$_&{anmV>&X1&t%Tiu8dbM8|LqnGT z8T}*~Z2okp?sz2CpHO#6^;?`0*q_y)>RH9>qqj2xN4u8kk2+NG*&eqwk7#3?)8X(% z)xt#xBZvOgmK^@1+W63}g_Rs-2`Ti9&4f_h>Ro^!o#9{%{-6&*NOY&8!15w1Agn{y78pvFL}VN>n8 zd(eWq;ms!Mh*N;V?RQX={*qX{X|8 z#O-A0?6)J44Y5&=y|Z;I74zPxy%K}xBg__YP8nNsQ?*|CuEFV5XEa26Beu^iRD;F- zCDjGah|~W9K5{RKmYG#Yqux$c*!7j3^?9RI{AKa8{5KEXp?nD71;Zlz@(cg5>pVEP zz?g#aFuyvZk40+#t1G{Pco)WRXR9OWltxQQ8B9X0utoNfj|Q{V)s9ve1KvsM+g>o) zHKvroPV#;al?qTpU-(yJ!n$ggS{$pOCb9~ut3LTlV7DHao;Cwypw z?Dv5A3vHa$@V9DL!>qX2@40s zEt(xxi$b!Z2qJoyTRPT1`VDsN8NML8;9Hb-Tdkz>>IV!{7ZeoEcEQ%GkmPxrdw@8L z(mK#7Q_TxSr;LrwPog*)XxjAI*NZeKB-f_P}Y~|AC3PF*Sh%% zU%HV5(}`8nB%)9+GZOIgqn6F&L1fTaInRjxMp#|2vitN&{FaZPJ-c1%RI9IN7EZY! z62U+?tUFH3&X3T3@xArP0AB5TfS!Qr*4+->-=EwB3HzBmpm`Eugfiu>5amM`nfCqL ziRTAm2dLzT-Ey8l{q<`lkNNrl+5#{6Yj|9W#`s-8?ljJ#xi0 z^(`fLk;uh~M}CBT+lVlA?{T*8Wogn88THPc6_nTTI&6z zW3m(`CS3kJ6q^Zb*RrlOgx*uZwf>93{(&NbJN=a4OYd(Y?FKuMhCVe{`@Tp2f~XWM zIppp5EdE2K?~89w@)i#miGl=mLMB?dxWo;k)^QWk6BG}v-*iY+ids%0&c%jFEgae( zz-pfKyfn}+AmCr;`4IO*MjvlQi+*tMWgf-+I0pbf&b}LFRMx3PKbXn;yqr3jml>2@R;(>2 z=a$P7JQl-#Yol?gz!YboqaVPh>_3)EPWW2M^KB2<(?DaQlZdpOEoL|IqeW<}l3jl@ z8!z-lhQ<0h%6`l|p&TooX{(e3WNbx>c=4EOVQH%(1^Cf+7xN_pK;L2u2os+g|ioQT85UD0%Na4g~%t0YSz zco8?}JeI0qUQ(R2G}sS>w%+%U_21T;0fBOGy%&pUYU=kks>a&QM=J@A^+DN`4K=B*G4L4ENOt-p=l=KL5PK z*J|tMczh=BGqz0qHOAsZGu!Z80`4Te9GJj{^nU{ocz^O{3WV!Ip^w} zvAu>KzA}q3AA5(Bs-e`nWS_XVf=Z?<&TE%*LH$inl|Q_gIzP?$o`{ai<3?uZNF15#ekXM~&8&pjP4`nR zptoq7S-F~U*OKfce8l|Bwd0eX!Opy$$H%YkS@(d%K)lpFfVAR@(Inlva{cC$W;cfr zW@SpQ(GOH*!pQhRhnz1AO1+<6wY013+3TE!jJ)Zll~9zkGhD5Rdz`DQ$hS_-HfQ*K zM?5jMR|1yMZz(50Tt=D6|EUwo^KqiIp-!(+%jq&`7_e8+N<)uwv*k}t#uJQNL#G6f z&s%lhrm0>_nvOlw=XlZ!O*_Z@ zj>j>X)0~px;}d||rXlsB+PZJ#2u(mhgj34T=n!+RnLD!~9?8ux%YmNHqkWl8{NZ6Z z<|}ztV|T4wgA&Q&BQ{%Z++JJbQBBe5la^Q6=Ha4S=|yY)P$5z%60_w>~D)!Su`!q721qyzkJIHN{qEk3x+xt!biSV zFZxFjjCSHF%`}RGVkXr}{<8pDc9S0Nyhc+#8rs?v3sps(E~Zth;$2@~S^rWd!5`zl z8p!qTH!uD2uj1fY5hSKecieyU#!z+ET)+Ec zUVtW!)PU?6@q!v2BL$tNbg2~{Wn7F^Q6ZDnsblZI^n_*`xxJKk+g!7#FHXO**8lO^QNIaoklM#<|_o5Y#_4`b1sz`%9 zZGv64q%&LjrsfkIgnrZ!mUxOnC36zDo8b1VmXocY#-3lO<@RDGCSvggr(KpJ_27T_ z&?<_)g(YbV$Qdh7#4;8xvu0BBW&eg&KyXxh1OG7=EPHf8(lOcC9q+oY%;$r6!wBVT_tKXg{>b zCvvkvVaSw>|+m$VcuqgrEDt{RZ9=<)u!*IFx%usSKcihy85EB zDWMaJ7HEi&WsZm|?a_MOiPxxuMM`L0x=v!tCo>~X`S!Dafz_s~L$w6m=;xo30xDqhabp|gIDJ(}1xGAY}`8(~k+ zS}~%r5Mf(}@=9V(PHZ0&8SQMzk1lppH;7(rCTz}c6KQvpQB2V!`Z`XsQA{5S)hJ{9 z`2J5r8@BebXESld!kH|-%%SM>)=OW*3j@(tTwP^@HaNxkaX4|yahiA$N-k{r{ch&< zGBx<#Pwn4KwQCktnX6C+XMbilaO!K>9Nb?m#7$UsYEdi|O8#cM9Y(-jO^Dh;v!;q+ z|2+!XG9~~5SbEBGzsszZht>vVg+NwVy;L zJfV(l7e#{BiJE<8SB<$Gz80WC;Bg0M0a?(Hs=jF5(IMXF{ zl0d2F?s`y9>EIsd{1bNjeAJD49Z+$V{ek+@OS8QK+fEb8>GP`DC86$E^z;{l8&nL} zj(sR^HXDq&Zwp4HyfxEkK;bO=lDt$I)wT+)L|1-~mbo*HuvG~1>7xwIwm3&atJhhx zyHujAuwl#Uv%@7i!NxGEntHGi-aKxWFoydYS`o(#akF1v>3pfY!(-@BXLKK*P@#|q%b7wGJ zsBFrLHJaFR6f|aFnUpTix-FzbNi6J;Xm3d}z|AHqy+erjd;(YuGuDN$C3VfZ{tAw?jde*DylVUR;GN6^}Oq%!qQ1{khQFVL&{~l&&grQr8EOF7-p}v-mmwXULscB6r5icyIOLtX?}j$_|e+!`-Mx}=+42nb)Sr>k6-#OMBcP7 zzWnC#z_)>NZ$I-F;PgKzADm(`GAYOK1x)%i|X-v&!S{X$T-#n8<-3K|2h7@ zX%CtnL;&-i5*t5L-t@=xFFM&)Y4y3)Nt??GMf`%On)m)qmH+2kUM-+d2~Jax(i}!} zE^}5LE_X}A)VSY>i1+QO#yk$BqFB6B{BEyem9khiLZ?*kz&YQZU`m9dah`EhuOW3L zJ^iD-gbW%QuI5jpW>Y`r1kSdU&mrI;M z_lCh8?lSy@3bV#BWM+asWuC50h(p9~^jVH2)@^Q2#1LzBT*NkFXVNy_I-7r+nqObDJC@TTZm%X_kH71>C9p{>?6sk*&Nvn`T^Kvf~az*>XT{Yu($b!E>I= zO#L>d=ezHD-nQ#k*&doh9)A*-x)C8q@P@YI(0B@?RU+WeN?*~*L|9fB93DpvzBcjDs(Y z7}9X?A@oGI7AqeVSZlp+M&T>eh-7`C|Yd^lxwM) zZHf@bC=A7lY=J7+D%g9kA4|s~bo<~Q0bDpuGo}PIogdW4ryc8qv*g~PJY3}>_J8|W z=XRsGa<023n*-la2IfOUtQv$sr#0=&#)$Me7#J3Ee~aTJO4mU8gte`JBvR2~zY6iH zfUjv?fV~C{MHjWzG!+lqe zTqmlzPr{mss3Xhy^U5DSAJK@UFMk%J%KcQpo-yil%JMD7O_{C9z_3aG)WCni?_rxq1)t5v3QPfDv1i`0BtV+_wZ6rv|#J-*_{;@xp>VcTqFW~qgA}A48 z5>0SjS!1|^SM7PM-pb1fIjOw@wNLk~QdYEt4zNWM4l0feKFe>(JZJIgbA#c(KHVmS zJTi0pTzSu(1wY3i|joscB*Y+^{7#i}2ls@XO$*?rF=vfbUOjFslOxelleyHlXsYzVRK+nYnv%*(`#- zllUEcR8DrP{|znihv0YH;GFtL3q~F^TH=`q`tYxZ=y%P1oVo;X#E-45p0%X%t)l~b z-uZXW6}&?}$+y)<8a_xniTw!A_+~0*rVg5TFHt~K8`ZQmM`L3A=(JFLL&qVjX{_I}K8k*hmn`3Gld;G#c zG;ngu>f^S?e!?+tr`%OF#5Gm6$r$ zW7(4Z4AObmbGkk8S}F*&Y-#ut(?ic+z_LYylfr&M;^!YHHWRPq{5nwISVs)E{D7`z zBw;)ud_kjg4UG8EA07IMWw>>c8!Hm-AAIGzF8h)sAU;r!PA5h1(u+c!40i}SwlZ}=PAa<25N8WfDzcLW2CPVDYDvz15YVC>k`!B)b*c$!UhS*Xz~-1TMT)u|SzHj5JeTlKq+j9qkh zb%5!ICPv(v5ESHmGCt&iv9TMu1*N~LnFoG0!gSzhxp&&9&rXY>b=KKBq{ZzOZG6BI zIXh=j_R~U{oOE0Lyb;&Bi3V#vkY@uZkFV!-nbt1wGmlI~*g&0W5yPpjxv_6sDj=~5 zCEhGmL1-c~5zg283e7a4mdC}fz%5yiD$h>nHP{4*Uqx5r8ZBO7YElg6BK2R{5w|id zPnuS&@1iVoD(7y7W^Xvb^X3ZTaQUqB)o$Ijl1wrCf|G7yo546E&q@)+(lG}xoVl}k zTp=d>J9q1wzU)eBaboCR9o4Yse{x;~<$C%%k}`?qE9HHPNkz*cRbk&2xZ4>=p7aGU z)u0FP`;|#1ZJk(pKC^M!_&*-u#AT5O#|G;1vZ&B8UA&=ZaXK;Vof>5mU{uWsrhN9b za-3FZ-*#-F3bx3eEZAi`pHU3|{c16zg|=SD*g0@!<@sa8BKuur?j*hlU^jZzGt-eb z|1wqGJBqI?rXM5C(suJq1)gNcT8nkkWLN}DF&%(e6_7c=YVDTNf^` z+2Z;5BWkKq(<)a3ZUpvDbbBGLa6Q#9(j z4b(@Ea3a2rN3Xg4c|{>EAPm|~btnxibtu!1F>uM?h<1y1w?ROYYrKNca8 zgaO7sv|87Mfu!jnxB3JWhC~dIvU{$oKc6>m2!oAH^~dbF0~K4}W9sOR*1$w3)=yAQ z@CP8$MQ345n97$~1G%_VZnFU(gkOgshxYQR)CauJz1vr9B#Kf!Q90_S)2xGUb7i(- z0EnO3Yn&iG0e4v);ukQoc z6k7@UcH)lSI*eR%fdR@}qxC}yGwiz=OF~M-)*Gh}rhM-H$z*a5 zBpo_CJBeXSntjO6R@?exWzdf`cb11wci~GszNw1^9lXTj%!D8mPZGx@7gy3m3dRIW zwMwtzjNp2pWS3-lsz(J!lNq#bCAKG*2^MiBd7K&e{!YFc6-F247Dsf@1)1|J72#Vc z5`zk1;5V(l@8}~$>J(?I6L^kx9(Xpgmgi3}h0s7A7F#T+BOqMhL+9kfS&i*PTycyF ztw9X--v9wF2xQ?uYJn5^(r$Zng=Vit8r#%j zpkQEcvo67u5CDh(|7Tc74;)jmFdHRT4aa{pEh<}+u4EglvV#6%P;Vd)2{atff$>Wb zpp?qXh!q4tY3T?N0sszu*270gscr?KlpO%fR_HTUYHD(;wn>6sdY0)vhdP&Bi`ZXW z-a;U41DP$t4`mUwyh7&{YXF9^SO*&E7vQD(n4#)et)D+|CtAe}1-1K;2?9|^{0)Zd z%N6KxzekvbBbhwp6d^p300hQtWvR2Pca_r=5&}XyOIoBcCbSNRm)W>(EXCp~FyJx& z?rf=XtAk{M4H1PSWPl^t%|q}nnS2IH>9Zk9q|Ch#LaRTK{>Fp^8;2pM5surgi-ig& zWGcy1%036o2n65?$xT4vs|LPL3keElxd6`l!Jxtn)QB;QmpY1=IdxfQY~$FxVJIlQ zdsIvSv?Fy1Lk$E+7`*G%jLlXy+2lcD7=Q)Yal)t)hDJ;Pg+>=y%v_SP+ie_x_0|)) zr?&;%;}KUq0CvGS{0so8kg>Sg`N05&7u?ctu24Gqx3dSZY_z_%%p5oXF!vmA>|j8^ zCe}1P+Yk&{W{8kgqw_2B?roin=G9 z;fp^8ebl>#0E#4|4zCbxi>z_jIDiL4O(6g-ygqu(Z2)8j!-vDo#Ef9@Te**8eJfQ& z66`aT$R8obP9W%F(;A>kAgKc_9Z=1o8g@gVSX-tH=+MA!4Z1ZKpuGMuiZHd|!6+|# zkOv|NH_XN%=So}A?cabvhc!Z;c*l8Xnln(-Wpario}nQzMWS13kC~+uXie9@uiUly zWEF&v&DXdQP3u_j1) z*@xXG$uZu9jlknQ{jFeNNp%#3m7e098au`mKv#J_XB&PuYu$+Pw*SikD&1ws{_{wG zyL2sEW7OaTr#mRxyNw0-I8}mHDDG-K=-=rPFq;QbuLx+1J`pOy?lFqefiOQC>0N&Oq6`nT=RMk9GwTT~xi|)}Q2IddnhusZ z3`JYhjpN>i^b-=>N{U*3ie>l(XQvq?!1}PNb zHJ$~cx#r`|Kq*wdUXQS6?&P4*`xue>qd9?Yz+O3Zze%+YGQPB$jS&MEBIPG;TnNO?md6h*m%V@8BW!FhD5HRUJy}cYECT!b(7o2nG=F1Vdw3NY-A}*e)5` zB2WONFM&=CfHu6j2n&W>qRm=pa!CRirw{iEDI%#mP!tzg9yt+^A-O5ZY>;{f2n1ON zIshnO?NL0BJ&)1>k)o5TBzp}(Skleo`5LT*JQ-roSAD8fRC2sn;Nq&q9EbO%t7Nb(2+ z+JRQqCT<-J<+Uo+|EB8N)qx0{^>8697L5U4%|9Y5*hUWDWTd#yIjM zuZ@9$7gPipl?MtDBWs;haB@OcinAi~P$0m2v@kNeE;Lv9OCmP4WSA!0d*Q(|07oem z($ee+cE`=h7F_Q4kwRA+XArfRyw$mhjJ0a^K3x1$W**z1q)E? z>--9D%LYM`p(%Id;9%u)OM_6UF3;$h(+vIN> zgqt4KSDWs>=>5u+6|&FO`ps7)dLm@Q<96mT{9o!|N|pU#0ZnjD%GdTbv#;M_L0@aa zR(BBwzB8?Y^+>OCeA8a!7f^dUPpcqa>*n?fFa90|X=%-;5ikpWzS`syaDOGOe?p** zdBpX*gIIfvijN<;Z6P-QeSReXY4*)3xh^6{Vw6g=wV3oGG2-j6^beZDu;OHrniZNC zAAEYI|Lg}m0==*k^f7_89MUs>&-0Pqj3T=P)UU|LO8)yo>IFem?b~UqM<3G!Klhi` zNPOF|HWG1t=~AF_M`Ozd!Bpfq+B2Ttzjkz2kSQzu+v-uk?qbrx?oh>00rd>l<}1Fp z)77Upx8P!_j!{-ttNL|@ov`Mui8JCR_2_Kf@apO^gL&&mJp4KZJ%q_}>=9G4zRhQ$Xw78KM%D`mdV%Z1@1c#d^P- z*R4^=-o0}3faeLaquFGhgNXD|pti1iPp3y9+Ww~+J=3gKLcPFIHEAONMU2&<<(DfvVQKG*zr%9|KS7=Io?B#Y(UqR-4LV=|L;-CpZEg_lo&?D zC!j{ag%4-oHu;-pH_|$=(R(hwj-W-I{XZN^zOU9@*gx`FHFZ)JI89d1#L$t_tjo`_WThYqMY5gy(f08|J>llhGAo!A*`W#4mvU!hX^W_r;Bt|5F`y z+%)HXwY0+GkLe#~R)w#sMQ>;TQpQ5V8!$lMX6vI5QoXr4A6d;cB0=Q$5+vPC9q8oy zVThg9y4-uWq1m0vF|5@xES`5_n8z_f|DY*-J9unUkBx0R1@9xVJkse3>d}8Wm%# zEvjDRrTkk)369H}ryl9zZo`+E%jS;_e^h#dZ5zU4pH%a=0Lbjrz7C1p;_u6HEf_<< zC}K0W)ST!;lFphIZ})=>np^jeM&D50vdK8SGvkIbDniQ2;GiBlAbSK@XuKK$*e!7-7o+TCZn+A{_kake0 z6u>x5{ioI`XzPtT97x0@j3oDb9rMFLdYEn&6D^u5^vtzs46<1U$E6jg(2c`%R)z4ygFEt zs1a)zw|7MqTF?5i`I^G^>})7Hvhnv}V8N6&xH;@VBs#JM7^=kiBN+xeS#f7=kJ{6EypG8~ z6Fm9_*eNXXirvXAj5hyxN}w>Ocdq;_7)_Gq#F~zK{%4#Wl}(>@x{)0Dlj(UfI!<@`X!jw)% zRpK2!uA!{?k4=3z_#7CD!D;&I&~i4^(r4$mUDp41dwg_T(7|W-Kp5}ei{4bqYdyug zJx!Z7fM$rW{No_Cgll>m?O$RKM8Fh>JEV4VoGEi;sVGhf(3SkE-)q}P zc`FzxBN6UZPW2o!z0GqC1|+*?%MJ!*|CF>1#Rwd&hrhFW`X372)XUi&>W%j6z~@f; zcX9q6dK`w2nRTi|dKI;Hf1=O)F4*(n?X766E=n|M3wig8Z$Urx?67#2sislW$y2?8 zG4E?HgrL+;l=>cDPX)3f2drQa5)=4y_6j+Tg@R8@2;<_G1ViA+X|J3^D1rKKy5V|` z6twZ<36CkMunnOKd;hy4^8u~+AY=}tyTKw>q<-#)~gaX>(q>(Or>ADl^{Jtt{vnc7t>_4JLHDsvK1`tSl%6nFM1a`K9;30aZKZPX9tZp}k9p(fjvK@{opSR11@3`4 zaTtq<^kd5u7sq+sDbp~9=WKlLT?S!G=gXHEPRrwSO}Lq*U&;zn0G8=B=coNXH6VD`+I1F?}zav+c`JH99=DA1pzM zk5@P>bEKF1=8-G^{lkxsPmFzfcqT0=%X&@0Z=1%9`GZR7*Z;etj_Qt#`b9A7yRqG`d#Ax?NMxQtbw+QJaEm{RO&2a`^RBU$-rYDlA6WRZQ_rl zOFLi5M_=zsAmwxS!$4cAbl!KE(zkB`C6<2Gj435Wa1Zf;NC;7zX^B01IC}VEaBqFuEqc_S zfuZk_fCS`}eK$L?BG^qJ)}2PJ90j7~RuNcXvoN!;&rT1iAs;oUts(KhGadqs#z}tL>^&lr^01VPBPmw z-)g7y50a1j9-Zm8hubrWzo%mGWy4bPk8{I6)hfvCiCQCjETDDb@2?6eflGcZiRqes zSY0lSZDjne35Ub|Iol_$y7zm3Pp*;n$9v#j`U}`C8GK3bV40T)|Ln=5vd>)*sIW+t z!GEpr_c(0z-S=@h>KNFe%{m&cb8gO-O5M?Plj+^L-$?)CReuLzH)Bv3r50jh>o2t^ zQ|u+cdOs?Y|K=B<_dlrX_=HyO7VEUY{U-^z+$_wJ4sIuxvMu6CS#$PYY}j{$?!R;> zc`8a1U7UWWg3Pg(ue3)`n){qiR$uEOOCjtf7^BTMv2OS|T{3CBs+sGLhVmbVSs#tR zyZhjOe0)G1PwOQ>L6+2F+!fnQ2j@x-!A20~&3T<Nd;PK7S$0p%)kH zs!aQa3iT+gv;KCA>2K;Dv`OMJyqx`f%&5rG5a6?)Z(z#TdlVqFNL^WA|@HK_R zl2=EmgSdW#i2F>Ccw{d}k<89!o2jpusug%lJYoNN9QFgDHxW*FkY$W!C;tiDV;&z+35;ia1h(B{kDS~ErDbwy%;6dA-L|Bn3Zf%dKZ+J*hq7F8?Yr1xQC-c!K0JPTyBH*ozjLmC()h70I@572t#OW3u?^wqJFbBev&L1Vgk`%?Uyk2g zlNVs-Rl-)A9wmvx7(AWFz{sfgGRh@OawIj?rDMgVWJOc8sKzNGFLFNEZa=TSw4AOI zJDf!+DiQJsL)g`C^qK94uQdsd$}w+r9D-~WnpUEUJy_-$rx~$mEhrh{_-v|}g$iCS z9oTk>thI}tpV;z!>ancew^G*%A(Frp_*vt<9!*G#E9CSx0V$`Q!=7gY!-@MwW~pp367T-~!u=+B#!EAmndk9{XWTQOH#7a+P^O-eYkgC>A>nHwiDYe; zn!if^Q-FU>mQ0eo<^KRvR_@bMTKW&w(-~@2fpkTw_(|N2F9$bheTIN<^xL!Nr@OPqnn!yj#*o*Wy|Xx3@+n6rH5Dc#ej- zRoqbBp(Qjkf3N>v<4T1kY@(tDHgUYi4sb~+UXY*ODBOAXmhYTp_e@8-*D^~&`6?h= zBb21gb?a&)p45Fkr`GmL+sm%`Mdxk2ig%Z6GbA*$Qj;X{dH61my6?I9L=@b7DOTH~ zCbx}vUm8hhC6-CDQYe<=vK;*^!+!J-{&SnQHZac>Z(nyw7k)fr-)sKn%B)4ALfh0) zU}s0n+FNZ6Wzy@VN6<#v1+%Klbj3@H)impG!-^?}}}dq!qe)&yYe%?p2H!eKDGxjj8FTmd~2~lADkw z#8;nViT7~YlkSX0@%Z)osUPayPx3wQ>pUrM-`C^zFczki%i4IDRE|DJ-+6j+m1vsc zz5R~qlP4Q_=w~E9J8VC<@(VCOSMMlYS5h?-?*ASYgzKD*G1DE{erkxWtwL1;Xfynw($Ry<~6Y1gD}@1SB_VI7I(hNcJlx)hp!cU z#{0$|o>nL^SI*{y1klVHi<$#2f2Xtd@F!x!Q5D@2>m8iUEkWZxX+5la-uxy?Y70qP z4yu9vZs7mhrT=V^I^4;@Dr9n>RO$Wu&dL&jo=)#i-?6`oS>O8an~kg+Bd5o?%8vO= zc(IYBwF=}zzu4-CyP-6Lsibe|M2T%U4?Br={7(^xhzhJi2y<)$&(uy=vV(Yeltimg zrwiQ=9ehjQ|GU2Wv%!DwLZRU592=mBv$}rd<(@;fFka2p$`6KUpNw^7p<^4b#ZQYG z9U5N>x-%p0$!t`v4}J`CO7o6VjCqSw&zY~A_FP0tF)2+ov2+eEC1X4G@_XA0 zyj+Fv^B?3Ku?7d62%{KTG*Fa%-NXiuMDw z2)zgjzB9YU%HYK6AEATtatXEd3{B2RY z1b_1nGQ;|Ao^X(RZCYSSy3UHcuc)lh=Xb<8s*Ix8SJv4t2}Sqa1cYoEqkwd?C<< z6iX~@d-BRvv+7cXP2v_j`lboYH$;8Pc^kw*aALF8+GB%RO?nwJk)%OE|C7kva2NeA zn-2sZJXH2rvQ$r6LrHjdl6^w4gl54LGOrcF8A3o5{~>YMmMbTZmq1xtv~XZJft3wR zAkTkr?)>+@eH&O<+|9!$Ph&1_R#|H$ZpJC*&g?GRt+*7kHtx-^s=pt7Ku6>B*pc4<3sG2EO<<4Jf|HddAKf>+sYQEV;_^^j>M_9Ra@ zYp;F7E74^!BkqqbL2?G6SeopU0ps?M9c)tN>^JcwD(8Q`r~Y>vGw-(k!BiJZid zkyaI&v$A+A-utRX-H{hx(;{E+!3*+6eF^3Hom0uD!ndV#ri!Hc)KAwSaeV0lQ(GS- zPZV!oh;%YS1EOhBF+EtFKvi_hf;6LfBXS$GJQjJD4-*e3?}dJCzbhuN{ygRRe9t5) ztCF$5 z%owrdV4BlR?6x@3U+}#vMq;_IPbGU4b@_TW?{3NB!+lx*R?b$&2Q18k&0*p>Y5)Ae zBjl5FapIdyZB*-0QxNlLEc)8FB@%AO)i$Bq8IaliPIUbTcX#M3I#KfkI}xONYKx~Z zVVDv%B(s&6qk3uPwSuwUz?bHjv`m-O?-vbqB8&<5{nxWCTQVGDRw(c=nS9*}5@dSaTo^AXwq4F@qd_tuK!59mg{ogx=(tRL?~OdJa!_76xKq^x z_zYfr8?YTG_RXWxhd{n<^oW;`e3r^KZoE2}z+Y0lB|Phn)AM{y^`Oo0J{+oVx7D|Z zsW^Bo`Xir2_Ph6(I(@(m^w$!`6m#dO4l9$3dt1F;`&r7#>%{mM@bt`fkb8;;JIXI{ zfTKkSEn-b^)!m>xZb6Vvvq&ZQPB9+Zf|K?WJCWiD9`J;r#-cvS1OvX4x3uJh9`o0O zrL`e(^;cq4M3Gm{V}JCg&e;PWeJP@n9h7gE4@Tq@DWn}5r|g|ZYYibRdB-eX#6vlD z_ZMb4gNp9j8#a^VwU#~E){pyE_rFfoU{s7*92H)mtWhE9z+@BsEN=XjEyW8*gnFrv zQ!w&2O1!%@N$Ewv~ zw2F$Uy;5LE++p7b2LG5e6!Dmq$;HlFs7mdJ>eZO15$UIN(o^IyArAs#SoJkeG$W`> zg^^Dvr^(3KxIc*|S2xbbHgpyg-mydu4jDq;0=xx+$-w+ z%<+VKbQ!c@-MNiB9{RP4ty4?f#{lV2U)e&6@gjqlYCAYk{S}q*tJCXEFU)g?Es?8s z^dec_SeaoKJ6Do?RTxV~acXCLtY&uEi+WK8L*+T6)M};~)(Q{F`RoC|3g$D?gT+EJ z#JPKo-pp~rPsp=fH`1S-?Q~CPun=T;pzY<(NtzIYKzZJEq;1pFDb&US<31Xk=RTiL zu=3Z`&u4e=G%J1S&SuF`kLaBdSJs7)_-+d~sW2Mq#;sVD0DN@# zGqc5o1{H60C$5xp_wF^gK|vHX(m_M$%hX`E)6hi?$Z%m~76c(Vk6Nm9x{o9#jbm35XEyaGPL@jd;KRNU_%TSFql+CZgiK3~exBKeQnw#^vdOcF6Se zNQ|t%p;f%Y$@M|3Jy0&d4X0U2MAOTYXD;2^(e?D6=MNlq^>ItD_ZW6o4UPaa`#rg7 z^8y~XPLvdpy(hQ!9~U(;b+a`dJ+?Gf_HS^YX_WGR6P~dh9xWRWox#rBSqdrX&HG5nNKJ zakuU;wQsrGi(J)KyAuVOO{y5Rg|K(MkMIEd89bR^^^up#rb>rJKD4~;8kmv|oi1#? zXP4@(MNX^=!Qtn=k3GmHijj@qq)=LEww0waTPI|VcL*}Y!XkpwHdPjUA$o&@`%z<$ zYe`v+0Yz0iNxKZr^}Vv*T%kvg4XzanP-$|UEORi9+(GX^7nIYQ9B))eh*RKYa?{pHSOxtdJ0fBNFWYJ>CcG~EZ+@Kq9WFzh94D~vjB z@Wj84%N(N1;++le$7F7DbCSWH*78peH|a}?K<*t;w1Bd2>0(Ch5LZSUh8dP$j;Ak| zqX=~t;uCwV4(Xe@O&N7Q^mt@DOp6s(3W{g^j@`2{Q0&hxB&I~f@;GN9j`^YA)T9mU zbGALiB}i&0eotuPHChlBY)E*cN~^H=$CFeZg&6aDq|-=Jf`YjaQ@yEPD4!Jnez>hY ziWhsVSrcinbJ@y($AV_Ph?p*Ni=NkZNHoJZ`yO@MsF(}I7;}Y{ai3cd8RmeSuVg!W zZbt^#4eKZR`u59|r3z-h<={${Ufbi38zT2+m=*#%1tw8o(YR66k}>OhG99yhE8K3s&2P3i&g^cV zUl|{iJWi(OZ}A(t3^+1YfvFRVim9TzWn2xpp-m;Vv{KJaUf!1b{Al0|@3pG;+Em{w zpUTh3HOSITf#}G$6?M=)FH-fT=c!AykAa`!_^&}6=fyQ5dxw`V!(%$9=8g|)+7W-uzPCv0zO$^lExoQj zOCLh!v1z?G4%6zuhrQFnYX}9Wfq%M{C2dXVsd@1>s~>{)^Yvy&VSHaw!|6npKLmDX zYr?zP9Yf}R6Dy9cv4`EazdWb#amq<9*8lEY`|>5_O1Q&pG7VZ{X$6*dOKktyyD|3ObV)@?R?IN~V!5ObiQrZB=P?75Sh z{DZTi0W>piCQoN|rL!b22yr=^;LDn`zc|3qIroEj&cv3zznK((B9Y^Wx_lMib!Z};d^Yl zp!)_Rc6z!+DIjTDGPzih3X!1}z8Y{hz_K?LyZYD!Dr;K;*y!C&a4`VOQ&LRg6> zyh}DbB|}l)OQgob$#`1znRktCz^LZTPP^@$Opa2b!{hg6CJ^u%x^-ZbUj(LdKZYrn zFs{}s;-#*UL_#6~3ITETY-lo`D_R6D(~=9Qk~NiRVpbK8ox+k*v|#ePkDR(jA!lW0 z#)JEmd2i#*(kZ$$RLS{F0-btmk#gnDVyxk&t|=A>Dqxz$xIji^PU~051^Yy4vTQ2V zCe3UH8w^8-@+sFv?JPh^v4YFsqhl=6W^b5^;+-9%@ZTi8tyfASVjNYmhJpAWW5?QZ zIJ!}0Q5*OJm1Ie=cNTP)*$r$Bj9isMOAsu5IQ{TtzTWrweUsY@mUZRCV;mN9Sm73! z>0cBhhjU?yCCd865&PU`JGUT1C|W%%s!#0MV!%2%PdMn4W|_S0gZ#6Xz^)3yawmPZ z(jH3l{9DQ=7k)B~Ou|$-1x(}*OGEcwYCYL+{w_*fNmpR{sV{ArRY%u6&?WWF_}=6ryZ(J)zWtLk^-rs&P5jDvl%C<3e*nQHcX>g7}vm` zB$w<;3laX{?E~M!(xsQAeQJW6y=7(S7_V?a-wnbKN>oRezo_TN0dg66T?#p490bVb z6bH?tw<*(vRa)-~4fefKhl8mi)8;&uJComMD{B#o4#(RKDrMuVgr=H>oBNRJR|kSU zmeXpP_(~H&{#~!|h}jyD5-H#RfO-8pFzM(4j#R^6kkUWD7>qW5@Xsl~BaHGbe-!-% zRQzk+It~}pC$6bcF8^V!ZoI$evSf4cqTWUB8NISPKo4-C4{R%M@wD|dV&}yy6`}%ZfI18BzCH^z(4i|!|@`m#Q zci^~=;c%h%07zu)0WyftidJCSn5bq1eii@q>BJ+#sWA}n5j6G(*L4khadrQJdAVK( zM;812D`Zjr*X#f5i|dE*o6S{Fu>P)KK$H3@d`68hrN z^$_Mp{{f(5{x)Q|))8Jqa$MZ%E;&_)Fu0_esb6g8Ds)C;L~H6qjP85f8A{ z{tUT4Ta3RnKcDCKZ>kSn2>Gu@oJHn@65b^!GL9~9pj0n+5`VVt!Fv)x<s%QvCxEw;_XuW$3AJ}}P-g?7VK;~A%%jnA@zbI7KgKBzjpxTSvCRg} z((y`%kWng%8=TNU|LTE)+)gY4;oqB(9ax`4M|ghWhd zFnxG=Fd!K=kgYm!WFOT+XI1KqTzddaNSHT4jhmF{8YD<^kx_Q}`3*64v+)g*82g)+ z>ZghhplpisR`A z0Aed_k(B_9!CrgtIlu^{z1&sghMlKGdHR=THD{1E-a16SyReIIQ8|tN3{-Y%=*`z} zH=&a%4*_(`geh?@JS3apNRM3R42EO=3}a=$46@2fsIvz$=>X$0@Ub#yG{>@A4+;e@ zN3iGu6xD0RSss-D<4bSW;Ee+EWo;1mTB1Y@sI6X>2LrR<`uG1$2U+KAkV z8cLfY#l!UY1CvLcAJFB_m~heoV3?qADI-8HtkTT2lLAAsFo_Us?FmN!QMTG42-+BG z5m*J`m%Kp18vq*-X+1ZgMK_1QOF~#j-Ew|(f%87n$sl4b-J!)k{Z^u(8>5fwCF-9yMB#iv)X4xP<6p%7+8P5vd zC0B@)tW5%XTuu3TP#Qaop_)fW3WWegD5Vz5o3lV^hl9W_DLq1P6R57IMn|nb4pcM=EC@wvw_a~lhxaC+XaOkB zpl4{l+L)*V2>+)zJyqKfD27!(WjufgB__;g4a`M>33_ChXkh@Tjst9LE5)l)(u6iR8us z<>A}UU*!UD6US*&lyC?LmClbMhYbh7j!3v4BYy~h@%VLn;2m%gnIGSX8R^S zM$Z$D6VhD_WA!QnVN@x7dQh0|$NbV}IK;%(u4D=eDIa3V5`2_;>=#%EaInolwW9AtJ;>;-0G*yvfSTpM9P9&ZR7 zhVXyES_wsIozP~qw_%-<{!P;43IxvP+R02Z-pNpyTHOO-xjbhDPy&Pk8nN);cF-I; z9q&pTT6ThN8~7bG%yqPc#XP{I530h)PHW)J1DxFdkOrWAC3+Gj3CLoM7Ho&S{sD%Y z-UZ$@x5`^?tB0QAkK=S!rry~R_1g#KqizabWP|YQVKv<0(9}%U7$~M+hXp{GI7pTZ z@SGaiGT;2@fXw-g zcaUgYeda>3-Pu)w8RDZ@RJ3U#clzS7trhccGjhdyO+W?_rV8fyaI^o{WGE>Fp2EJ5 zG3~=$i9iQfZ&DpiY6p7&6+G^k&qU7GwfU*15nM17;(RD4h9A$v56EIFsbBk@E9L+? z{B_l5+beXx_Y%`rM_CCaMD>+}>1R2!0D&+DZ0?kqup}Ufq3Ax@Gyo{_%+<7d0tmGY zzBDL)k0h3kMd=`yHJw~6<~w|bBQ;opqJkApfr19z1@lxkeEKnrVXa0cOq)RG?<3_7dXfu{+XToDLA zv`;Bd_xvQ;wCIQe02GLd@HB)117tBJkAcDkP-}lxhyiq=$ML-#z?nl13p@wF4)p`` zXnJ;WqCiUGELDez@EN;k6}SLe$Z?qrC>uefD9DANM*&S6F@yoA0e5M8`{g3h#Q6$Y zun;1*P6)v4HH-kz;4@N4gaJGR47%Z7Fi?PJIt)GzfWDe4%4LHNmsTL9IyZ0o{vEf#JIcUZW)OK^90w?MF< z2?Tf7-~e{s&)+56tN&;R~cb^ogSs_rVP=A?U$o-L!t z7~QkSHz1P1sAo&E&%M-eVGt^FF3=S zvZLVmbadZ_z+jlzfw(BDu}^{pa*%oeih4RqB`t51Zq$~hPY%Iwms!#4MVM?bXt~e} z40;bN#J8+LVrVTXo{uu4NCU4>&69iK(wFt|1k8u_Bd`VFdElZ>S2JcHK81mJw5T*J zF^H)rEg064fo~YXQb01`0P{=mfyn}j_Su-YFrwt2z_4l->tjHF4Hknv$aN~!5kglT zIoSL~?IKUqpf1(_F&wV|rWgW-#6aOIjK|;1dzHQeB(o^DP?(K6JbEj9{T+@*&IEV< zd_(6iS|SVlCc}lV&B5Vl_jZLi3Y=3 z;Gz#k36&``-iLd-aRee6yk)8YLceN1?gkd4i)ntuLm+@+F}pt$QUoFmXrI}oHhKak zJ6h|zvx^3h|K2T*?@zb5Kf*5Y!;}7ZVV61#M`|_&Fh1|FzT-&NeQCRhgn>~1f~}nl zCP_r}`5fe>RoJk1n92EG`$o~VoE@okb5|-Q>I*f!XZ@^2xddz2udg+olCyr#9II-( z@&a#au4Epno}af&UkZ66WeV1`g?~NvJiq;{XIVK^+u?+Pk+iDOGPH;8TE9r>^l9t? z)q_@$A6{g`w=to-qL#F5H)Y%u9Nh(i`PGh^We!_M)0W&=9D;-y}!WU3`WEQrmu^NRQI^bY8m901B z&mPZT=`l59f-_`FTHZaoD*t)^M05iq>F5BpoQ=~=gt@02QC4?f+ z%_$OV>ebwtQ8M2I_k)kX>sr|6`v;*9rNd5g zA6q`@w)#Gx(?N+x@a_>Ls+R-kM;n0$ zNaJbC>5#a4ev--0Z^4hEw~_}qfj^2!sXydCG&EToKA#{g+F{PIa7cLG^{OeGr-gg% z{gV>$pWyFd1af(LEQ|;c6>D45;_jE;)I)lZFCQ6c6Q&(aRf{R=ji1Jbjq3B2ifg^B+j97xry*IzAuciH@e9LVkmxiY}L(r6cxg?+J=OMSg=+a2F-G zYvp|Mt?`NFb7I>sdP=Aq`sLFw58C;jT-g_Ox@e00!Ev*BPYL>7>11rPy=5dz|4u`f zfUBv`C!M3By!R59HBmQzA!3Z%`CNqJb4jyY_MKfpNVxg1F*3~GrXi8&Qn4=t`g#@oma1|mWuo2l?h(j^JR=LIy|v+C_!rV8;nIX zLm@h+Wv^#^n9X^L(=)>XywU_msX-OgyOug(k16!!9Da+qkil9%bNrlFVaWYR8CUp^ zE(+$UAmL}WRnco|pBN+rgX_K6q7`(STwH#j&Nd+(GUd)`dodk;BeWFrf7Wm@8S;i< zfTv}4vTIUs{`KK7DX-Ga6Q0E={?FpiWV7gBinAsVNR`Ca)KGHP3i5p4)n|R7dm=Me z^_5*kC$MCInR2p$Gv~oO8s~HJ74i%6eKVB!kp@NvBIM6Ly7`&t#_DhUDI94=2_+X- zJ)3N?jy$yT>z3y@IR$?yReAVJb=&x`bhk8FAb zYa6>^hJQ(IvWqxb+^jVp0aquLHLC>;VHKd`+Dnc1!*@2Q^V&|ygQDrVPd*S3!bcq1 zJ6QG+x$g5aKfKbc%|P^`YWn<9c`flrG5=PC#>`w+?pZ}DLE%gHXVesp&h zp7vquq`Ohq-!6F5gJN(tSfK~ z2kToT2qyK-}Bed2SCi4p~AFcY;%QssdbM0}R8A zcq&1q1V$$hiucprOA0viTLQQtCB@5>~Bi9F5=O?*l3KIe$lSD*ADhW~}p z!-~EQ{=qPP1|`J{TFOnD4K>M+4>Wv76lgxs*oV$h-2OVjE1!L`@HA?FN9Kbh_6mi| zkF7Or;)1*Hfp*e9)Xp>x3B5PE5k$k{J2sRNTaG3R*EV_KKjGJjL#9!U++JN~24r|L zag(KoX1+j#3syqdNh5=*9jUt-bn6q2Ce7TJR%aq9W(JegIw9q$TTi7cPG9_W*E&9} zJcZ8fl&Qw61nC;a5{=xb>dxa_fD#=EnnI)k*0q-%6!mn}n!oFLaTLhP zK1v)(n{HRp@S(i&gLxJebU%a!s5!ElD;fTP9a(zzm2Gmmr{-%*ZN6(SeSS36f-v=9MH{bO#Ju|xbIMYTu~Q1?B09kJ19{Jd?*4N=pt(mey`vygRe^rgk8 zy?_WMcd4IpcCx%1gCB-VpRuGmtbeyX;jn(KcVQR3e6g_Rq)C`y|BX(iV96(Q8Di`j zhS5GWe2XJdEJ~Wo^)~xdBpY+{*{7&aEt!`O5|EZTW+~9KFf11i8kw?qO}nl-YF5X^ zS?U?PL()i|IhtrxS8aC%OdA_atE=j$@V+Rp=dJo|YD4Fgt|}YjjHy9Jn%IkVeSEgI z!C{q#>BlFKbn!unn}W;9gLsKej4RR1MQv#~rxz8#A^U)*P88}OK$MN;8AWz1hbp$+F+u67KKBekk8C5SP4I5V9u6e<|koLsupv+p1zarXEPz6sZXp;}i_zS(V9dIhh5UK$=|bOg3^D>4n}W z2H!Yf?TQwNRT#Q5px}RIi^>TAQ|u~kinvfb8C7v{{i0V>LdhLNGVl4*uwOv=0ePC) zf@xWR(t+i}VwM$-b9kf*{v*P_Qx^9+;2+9@Pv|dkMgJ1}^?!@aA;9}5HU~Ek_kRU8 zhoGR4z`w=jumCLo`^6RY1wZ=_*c@cQKY%&@+=mAM2qF?P0_Yx^gAfG&!B@e5`GLTH ze0ut4P|+R31aZodT+^2L4sj07(bml5CfY?EIlfGxx8Pc{k7wmB>&?$gYkmRwx*3$p zGC|X=&rfRR()Ol(xAcOiEcuY{^UJzaK5S%kYT#NZZZ>?Vde?MZ8ADi6G;hB}q;pdl zlgiwog6iA0^*V1S#_FVDVoKLQiI1|)LPyFm@?4)15wkCjG&9$!0S)?P+zedE?&H_Ct`D!KuGNfZX-MzvYR2&PzB6|N2oK|DW(gec zWOa{0j$b7I(%9d(phd@nBLm@)XuR!L-SAYTkK2(GUimJ$96sbrGhI`s^@KUPn!g|a z%grtN@DF0L+;=tQB>X}976(q1UrTZ8jB|>o@;CATOx4Ry*@LYJX8ga9{N>gM!*vAN zz6{a7Ex@|}n2$j3u5?M_tJ&rO%lnxh_-kZh_T_AUdHk=p6lti{eT$7JrE#3q5uC3) zqn54yK?8sq;&5Nb{`Jwn+#f8yReg}7%^1zuGM{@H{ zu4+-c?sZmYRKyhF@~Pu7{%Zp2$6&@77n8M2aS!V`ZA3Spr5aWP0JN zZ{NlbWThHyal22=s9nYdvSqwp{ooG3MlWG++n#1}O&8zhEL!)9Xc7BlhtmCz3JDsz zd?XzY{o7vsqsI4NlA!SLXkfT&Ej;SmKY0}af(S+eK=@EiTs#68Ef>E4j-(~wKfWZv zw|x-7?K!Fkp=uoIY?|*km`Wu`-pu*g={|p8^jPw1y?0XuZ*>qY@~h8d34kj#jb&g) zV{>IjP)s<5mG=qT&MYZdt4?=X(q^R~%ol#7*cp5Lm@DixN2grgRk3tXfb;_2)1Y#&44C)D=?w%tX08`B`6k`!apCr$v0VmJ{Nr8$6@p zRmq2wt#U;>=|?v*Mo2EF8miz|)xE~^uyfJ2`-cPG%1I#DsFyiL6UK|P>K2O3dP*RB zvT-XH#4<1O;;D$&>J&)bB#%9#Snn6m9w+hK4M$uF6J~FFUXLinIlz|2->1W6r2dhm zaPg)r_2j_x<;Ic zJbN&z$=Xc+^+x4V3FsE1Jp;#1C>~2$xZHs~s9cAyAD!fU^c5bz{b#m%aEsJN6R+V< zZH7n18r??7Co;n4*HT};+Gmw7j1i^1%CUyOA#Pz5A>CohHy!I*-@91NSWTjom(hwZ zkiPDrMB3ML;TyAY2u}GLTWM`_q+r(YD`!>uo^`s*TAMw_+&6?)y5$>`KBN6pnc~qJ zCZ0sE>XOX!#~oBuHZs{oWODF3n_nugg^~{Qxm&-19#5{KWK; z@lOr`6Q!0XaRM zWGlabdM>wHAvUO(inSGoQso?ycBI7?oCgOU+1KyPe?v~G%AqN+;WLLb4NY3Zee>Vo zF=`bAmEZo9P47W9F3bwL=k%I2nt!&e2a{jr$VXO;b8^wsz+_P_*heC8!SR;W8$Lv_ zJ|CwLmDe@dt~%5MU8Y9xD;v0UyO3?AegOz)jBwtw-tGyw`s&F0MkN$kPa17-m*u#hq)rpJZh%s7|JH>+DX`@Z=h&#~Dp~ z_sRUND#mB`$vJQezx(7dI7P>O@;02p{66`=q9BVs7yKK{1eQRqh@j5&!97K}{V%OM z+I$W48Ur{=i_u|s$h&EEIT8#95n0+hlc@LeLv0bAt91M&u6nP-&HY4BDUhXm5kC1- z(3Y(iJ{gomQHxJphm9gQ0-&ircnV)WCpVzM*_-ZwA?f{FYJ2>)Gijv-HL5fp=}~65 ztoZ-A_+Nm`le?u~0M*-HfXgr79>0JH=RaFAAa2cjO9lmwLIDSt*d~GSpx8o(sgq@3 zky04z|$(ehY@@JhQA&}pY2!I539C!vzMmYzj#8hhxyLXY@l>i?yp z;J65PX-e7Sw@aIx)RDgc93rLqRSWZ#vFRk?WJXip?Wb0X3xsOaO7?Vq6(R?$`q$NN zg5MZ?UT1R+rPJCg&s?8V7O6BHw$J?nrZ6m^1O9n=vMlB#p$X*)0RoW;D|br8S$CbF~8p{5F}juTICne zF!Bp%NlPLWewwC1_ZWF5jb&ncP@s|T$^JL%x5wKjbb1M2xL~K;vbw>jLDBM+GY@EM z+rI_!WV?;^^p6IAQHkC32HQ3Axh_<@tkx~7`imkn((p^LIoPp?8X?@Y9?if1P=J#r zZbK&BwH_8=;JEa-`s&%H?+t$(E7@RaS|-+eqP3w?hl^Cjq}}o}VId=T<;ih64^*qi z7i!MgQU#px)p<-BrN+JCA7)G&oUA=Hp<@)C0(D67WBOn(2pOsNJ}7bhteg# z#lD-TB>gF@v%&Ll)W*T!hRdz;o2V;6mxjNaL}b04&C{7T9_x!VH^gVvlv7GLxA=Ea zjOZN9#=>6`rPw$?@fGfVis$~f?0(*xDY?l87ybt}(=J30)WFa7ng}J^DITP;eo&nr z$ZHM4^p5V3$?K0J<17!_tP2p6i#+MXcF$z7U|RjWdb<`Rs58tTfqN{W^g*iK|ZRq$i)tH<{W_ z!(i}Pb!371`DKQjw2nb0+~0)Z9)QTO9!ZJv;X06r1R4)TyZ|3c1QAD zJ;9#}(=l)-hy^R&+SX_2B-e_=L6UxF8$o!(k-}K(-rKUVx~@`~t<9(;omCR2IVPT? z9`mgGF5^Dm1K%;YTC4DR3{MQ<<3a?Al;~sOfUs2oSNb=lzNRA*bc$wH&@f}8FhdXL z8-AxV%8qx2TN`R(Dcw}ss#P+%#GfW6S8JPM5AXi20{*XyB>J+cFWDr7tVyF++FY9A zW(18_2iK1&9n<;-R(NBr>2+CK536e3Z2n&+G50a-C#i>RKhDN5-Ymr<7diEnBI%aZ zQn$2R68j{uK)!<4itl?DRuhIx}a#A6m@mw*D3M2()NOCR4K}dlSx2>RYRCR%B!A z-$gAg^tT|(R{sRs>MY@t3JkqE+5Wz zjeWCj*|50Hx438`vDW-pTE1l~(3Ma`D za^Cs*X|BX=B%a81R9$^RV|>&Za;-WS#oXiZRO`IgYnUQ0C3PJ{m-lDxbPk)P5{zt4 z+Who#hRI_@Uerc!T5mhrL%-s_c0`=Z5Q*w%_>>F{Kt6b>!!rC+%Nj`@AETwTvSqq( z;n2q25ZhZc`72zf73lJA1g_lBb1!)5v>f^1(5 z#2Yy?hM|CfXU_!H>A45e#LA?rk|33KF`@#g9In?KIg=gc)3(_UGr_9a?#IR~vnmQ% zbApTW)AvICbbX761ZSr_$|+(n`J*B7%eTQcF3lY>Th*6G{-eQ%W8;Q!{lL!ioIWer z=e(w`<~nvoXrV2~C|o4Gid4$GG_mLywYdaBC3XF@exyIgmo`|uBwIg9fV-)vxXZ$c zVD;a${oAd^9)`F%^Sj9{UZu(zLzjxgb@d<9=WB!3Q8c1+F(O}ax{k3=1TfK&qHsMk z#6G*)Q92M!Q{VgobiQMTHHFE<$JpwPoPx`ZMkw7X1inB6EwRm)@pHl0xYg>hU-v(d zH8^gimwt6BT&WzVq^>0+l^>0l9m*V;K%`QX#&@ms^SO2I;}8>W{qb5xyi)%MsUq#q z!=^I=@=y%NeCC@`)8XcXu}7u&f>X$9RnrQA48y95bXbXb*>JSOjRYMFY5AS5F5DZT zomkyTI-ZqGLb7_~%CP!x{c+-aB*|~Hg>jkniH)-M;`Pla2UlgTP?5;cXZ?2`ZI6o`7q{epaPM}?Ac7fWsa+#;}rOOefF|wY;-NWGACcFALpt$td%?*kxN2#;J5JR8W zX7zQ}I(k(T`Ptspkqx&@3dO$c3vZOw%c!4ZND*N&F-WRfm$9PRXj??$4YSpX0?!UR z=O^@45p`rw*~UuwCN)0;3)n_WXB+g9OiHR1C+E#oY?-BgvwlhQf$tQPqLAcyxl`Or z=gWBSaES%g+7G3_N0HzX7iIH+jI8XY;`xzk)%4dWs>)kPxCqqnMjHg4Ps_=8Ay__m z=r$d{;Qvm?x3x`m>QNIR*(2IkosP5HrpW4>O`__DR-ba;IB{wBLbOD!9nHYG)3_HCKwS8Th zYi@fJTlAVJE-g3{Aby^Bf~PO0&dR=>Bq;2kZ#akdhf415y-zbw$6}i0KcjPnPZSQA z-qr|>vc@yb?x4A+V^Jdmg1K?e#~7-#teRhnM%-67qAwGhh?BzBQ8J7Ft7Y-FKJv-g z-IFFY25FfryOi?FJuABhrdS1T&%aqttQ*p(2&s;wCA(@#QVO}fe9gOEl+a%%uIp#aEN~u7Jh@bw4DUu3fjA=Klk!t2TkI&cje*Gz zwBlzp&Ba}KtwS+|c?ACUvxPN<-DY1GLRKy|gdxP!Vmd#w+EQG|a%Pp8+)A)=4ayR4 zMA@96HdchY0f=zvKA0>eb_Z)q*;Cxn)gj~3nN`1vP3+3wpL#m{KGa^E(u0hO{CzsU z+aCCf*qBJC)gHmTM^jf^jm>+(R5d3C^5BwmmU8!ruZwTJi>G5$-EGI2lPfoSShB6v z$4cUIJ4ebI-3(fy2N2XaxQ0efPLL-Y7l3eGjv zmOHI_SMT(F;NYPh*T9-bPoU1L!?^__fA(Z3mCiVXf}?z%WH@zBfR z+ZBvNFLvx9HDk_G&IYWZYt*tZM9;Gxn75q=4$9Q1SBeQP=YIc`&8CXj;{@$@4u}+`rUZ+U^9HBrf_-S|ITV}J}$NG)Tv4yBaSfl>Xm)1li1T_ z?+k*10Ur0^el%uik$K1SmSI-?r3Bh&D_oBg>SMNWUuu3A;y9(QBKukwxGLF7U+Sy3 zIrjC%j@yGDBj-N}M|5mqeLdBbGh$SfL~6ww6-li^(lHZ&{9`C?=O@AYAxFBwd9FaS zHO+ck4v*VBLOm@Da{6cvTAj|H?9Ydh#F9rJ8q@7p$isc2 zC59LH*htBhJ{q2Sw>|eQv`~#Yz13(Hz?#FvqT6BfZD0N%Ho;jY^YgBJnGD(K-`RIj zsq#FEJ369dYysmxh7zqtseTj?4n|N4Ajt5HBH);Wd~5kCWcsd;Inj|6rJvxDE;EN) zwUdSVeCNK&W$^fRHrGicZL=s^L)8q3Y@WS&Nx!Il?x#>Hfg>#CrF91z=~DREsFHo6 z5h?LTsAS{}GhMyTjZ>3bm-6bEt=Nf;3U3cK8=_SSGe`I8LkmUG!>)y%ifh=f81#z9 z;$0jZ4(C4&JoyF4E4u9)6QJ!&$WCoT;m*V6G~RWr)dZ{O=f6;(WL&$WChIz6!C3hC0F$z*opuJUPc_tw z^$U2d=Q>jqGnH<&Z4n;yZnw)(kw@%d^kE@wulqDnSxq#j#cOZ(!j zfB+_@YtCj`7#$7y>JY5C1Y0NF?s-V?!O*BKty5A| z;{mmWulW0rq%(LbRjA5@C1P|ne*v2(IfR&4^qJFQsfrEzIq&h<_tI*BcP+T1F;!=i{_kmy1kqqfv$o zB~m@>S}hAZHDiZo(7=}dBo1t7Ok4iq4L2Ab8*H>_h8JjNNHsxcPkAUHI!Qm>- z*qD)hqG=mVA`=~oi*%|AfyCfj{p+*pn>m?r2C)V)=t;LesdVZA=7slJSm#}l$#~Rr zQ(J}ne2N+(QW;@O%GmFqgyv7@*cmPVXDjOJ?NLS^asRBzcxLHH=CV~Iot9TlE(h>8 zKYWoOZoomI#K>(U;yW4AoH4a@-q4g(OM(u2cH&F#>*4s4+NP^@sr*hroQ7x4+~~s) zX%WrDZtkqY_N_pd`=Ae9glg91&w4mZP$#<#w1N3*)q*a<{iJkjR zW7s^xZLT`mI8BcpNPQO?K83pq_qZz1bP=6=?HV~Wf$QeK(QKsQmbEdGsg2+8qG&iW zF2Zp>{iw;D(9Ky7qc)1KOjX!R)Y#C&m$mN9HA?z}mU-n^ov6QXD5R5iCx z6REJe6P4a=*weXJy~WKeWx3OGIlnq)GnZx?^)R*@aJ4eLc%z@Id6w{FSFoLcW;_AO zmSbC8Hdaq7NxL0w?-uE^z=FPPB$K^ru)d*@S23nk)wEtK@}s?P{fp)%RMcM-q!ZC< zU+ZW}H`UV~_Sc^jq^+~5IzZI?ez!I17P~($jd-8+K>lZLMAX}!Fa`LhtBc6%GO-0YGT&jL$aHGY* zJ73L{xFmxR^ms0F<9+?vRg(8lvLJizNW;Ua*Ulm5q822SPYN#ChrbwX+?g5t4A>7k z;G&O+=ON$AdS{>TQm*8-iT~Ln@tdcwwF(pYKBVjEY9bgd1O;6-u9%bO^2n9B=&81A zd{D4fSp8cypunu?v7H#iOP&pDGvKc{Upa%@yVi*}gt5eqwmZEE714AD?>nx&>m1A` z{@&ol?Zc-l)AjXR(#uep>Uh*~Z=fbMT^6w>a`#WEFk@yfi`~KEkmaZ$> zwq%Sj4^_XL>TW=r!}1AVlhhNMi}%Ay=WFEI+{f8(Xd)`Kwkho%EoM&L?{9YznGU78 z(dEpk3WJnb^wc+tW*dC=70OA#7|z+Agin7yj*qYi|48JaQ=JZfFvrmJ}FvC(D1hd)_$T9 zDdsUXEamjcud{n-l4K!EEiFifqXa_ z`ZG^9{>_3OYlO6)ctNh6O3GhmBoZ|q&vTvkm00tVLEyTAN#&=+8~I7=O-kK6Ys3_z zaJEPLf$O?%w(#=S7i|o~$WU5jb~&ScANO#Fy81JCGiEG3I$UPj_cqa5jsC=DYV)CB zRPqfgS44uD+cHbSK`gwyKQ{%Au{nqtxYWkOKbD*PUf?7iE`Vjp0o58N0BPdaDmIh}w3PJ(F+ZQq}dixO&z_A&}Og-aUyW zh#Nfox|fjOyX$eK;2YLQqDKeyucZ>gO^VKl`o&r;vw8%@@kG)_T$-MI$ML4n9rrK5OYEN)3HaA|CMf*t z{XIGw{9xEWLDE1tz`c(=)XE+H@f{vsLees%{-5{)@P{O*Fo-MYa5 z>r=yDz$c2KDV1e2rO+N)myUC)$_10>ndzEq(JwrdNS%s1%4rQM6iE|Dqy|!C@o%+y zOH=l;Xx^0C?H|?IhtL_ zNQ!iCY{)8eHc~w$e?~pq?*Mz!@JM5i?Dt-(d(LGg4H) zpY=wlGM5OuTBEf-o##;=IM>&Cng~q_j6sxVq2eOg4aAkZ)p|aMsTgT@8z%4l_mK5aI_ zHvo!ANFez*e_=mU_{&96R|JAZl1C0EIyvPSuOlLZDVUOqP7&RlU2*dq71X0-8hp=R znNjr)(q_MgA|r3>T%8w(KPE93qz_!(cYd}$3)h&5EGA>CqcM+#zZ{b8&cGWOP>y&yFGqaruz*KW0!k4(7=eO?7`iWI{1BVgDM1}mx= zyV0ORlq9<1)x|^GY}mk%ttTeS<+^slY>AiEtO-n{)wy~77f^b`Y|Pq;gVY?>vn`Rkn9y%zPEa`Ub^u4Gj@0*7NEN9su!X)e0@bGrXv z^L5&if6rWtvAh`5#T*!iafzAC?W_uGCDN;IpLjT~$%2Nq+TCwE-Y4u+YkYiY@v zsLSfT2E+kmgg>bdWfnqn-`Wfuk$=abbD(ES=+sZ{^sJCI@G8-TQqMFC9*J_znQd?EM(9SFn-3!GU&uAzoI(f%bZ=$(|% zysZ!w{?6kVS}A5*my@Wn51T8}d%KqqMdiK5N)aE9go|nB8T2B&#qZ-_u5zwpvN_4J{6tn5xQpS9tR zR#3YqJrL|=qf5(F;bcEK^+KO}6Q@_$d2F`SlHQyaX-b?08tU#}Yw`&;obwcADXI^w z<0G&7_BmuBNEl1Z*X1n;%_%T`i;1G%0gU1ctWN9~b8 zjxz=b@|C--B*#-IuMsUd4{Rtd%dO~Hs~FpE%e71~Nvq)NW+N$)<91D5=!Bq8-N9zN zAOM5Tqr=0E`ElQ=T;TnD#Q}&22%2zCC=dTQ8$0Zi!Pg|ls>?HO#>VN3)i?0BrliIN za7sOY0T~a8Q0tn@StE!vX=J|+R+e+L-3mS4Z8qsZHLO{fcd+#exAeud6*536d`^?R ze`}L&UajQR2V@u0yzXdjSKkB{W z!zg=|GO$Q06bul)x3oV}S_zR#cBRBierUXlssAlMl?{pY4bRL(b2+~{hNl{2E4RvZ z!r~83*gzUyj-X~rVBtffl7RH%*G;|>a8k|U?@01@&Jxi6;{~@qZmJbpK!PFq87hW{ z&Yi9oqDpt-V5%=!ghApi7n|Qptx8e7&mMn~u;lU^pHHyB;ehtr=2`bxL={1GRQ_7J zDFQe2jhglo+Eb`)#d_f^VYYZocBT6&;FL{tQ3pQ^TeQboyU|u)=J!Il!VbdKZk*bT z>a%tyV@O}~_U&ttm!)1#zk6ri=3y-FaWG&)ACeZ`&;bsEEsHU-HJ2;LX0X^Hg7>TpeZ&T#SDdWVk z;wh9=!^~xq`T9Xjd_(I@^$)hYBr!tA1Vpr`WOi;5%sE~JTb4`Wa z_O8{eAeLh~FP(%4U9!VjemcAyJ8qnbeiH%eQA&<9CXf^&+x%~__orZkrn%y5z(Nsb zg=qg2Y=7xsbjRV?reNf5V9oY76NdbraT-?$_~(8xp+!)vPidg>fUE~A^=!BHqC(#j zx=|qfy(6I6vOOtH8OhI|y1C6#GRh*Fge%=iFL5RaKh&dM2&*+G-*lsCNOr-&hW<6j zP=C*{z5%>J026>>?;mZOm+Q2c4^~a6MCfTrd$EBodC(%96HmkClo!5K*?kgvv@AuL zG(&hdb@|wnh36gJr-I2M*gqJl@}hgi8v3g-35|&yPkPZytm`l|E?|Fvenwg_WBXhu{mzTAuf)ClgVz?()XY zR?y8H%{m%LA~XxR$6L{InC{|rf)ki^5&saH$yaZZuv?!8;7P2+2c_PI-zoeyE-0O( zqP0-v-uSHcjX7|mQ8P8GFD3n9=eVtJHxfrcpPMkc{ArFH{WexMe^XrgRwGf%(i6U4 za{opji#oh1ME&rwn!v5oRuD>a|qW-&A@F@DXQN}m=+iZ=lTVhcWtiD~@ z>|jv$pIU_Ghg;~|Ub6j&r1H5MOiTuft}PiI_A27~Jl)WiRPbl916|L^oi*z~_J5&uK( zYBo&*=j|@b8oTP#7v*>V5ddfA`S+VSXq~>7Nh5eaXP^AH2tYqdMLL z>uEuytd8KD2A1w2J;#zMMSmRBhf^Mf4O;=hAPf6U!xR_*@+fn8{4Ny0rY*t_y9`TcI*N1{FnGi@T zZA0Y4`eF1BcY^ArlL1f|aiTv}9RTJne9Hy|L&75yUEWGULDFkb-C#)oK+zRyphy+U9;t2uI;B@FI9v5l<~aS#N+1FtN!yJNW&%#1nY=bk1wigy z!*nnR@O6uA&jAH>@ViEHG|&w-&W6Lug;Q@fb}*D!f(m~Z!XyoNa6Gy{D#Lyn zhE)l4BjKc8TYiKBc&Juto05POUYqzQ7y=-TMZb#z0<>jwa@{FSa1aoF0g5=?YXJBc zkZ36x4+Bf!r{lozyF-X!7>$qVpkSe9I8HhW0%~|&Sq=b3NwXxjtv|pA@Ouq)0;=JV zimIS9KKO{fNupO|f&ht)J>YeK4p8Ehu_jBl#pTo?eeVT5@POp!KN zjYXy#3JX?BnNY+4fOAZ9xoD^|jLGg;nHwA;)p)dG77Ea#5`P>o!~oFrsSWBBaZ%Rr zl#`DjC@@@GFI>2c;m|U~^ui6s2a*&NRek9S7Lca%|L(P1aLp}~?U`>IfCfDXLC#I3Fikp)}}H7Th9 zkiG%Fq#{NrG&TxGGt2;$B51e;OQK35EGu3dB*WcO-Gb!MK!xG|95%=w?LcOzNK-`t z05qW{?Eye?2aIuKMMVh?M@8VzYm(!YR0VL7ZVj%!3(hLTI!Msg8(7sPxplL-a6ab0#v2vCqI2aZhY71Ph1^>aM2pDJ;(*O#f zmBpjB4gk_zk|YjmiZDnO_T1KW$amO=d2pvB2;i!^%%TASaw^Fw?@6Fg$Z^t;Axae- zX>May1s{Zvhw=oqO=mb93>YD&mf(W{xz}5j%sF676eOQAX<{UR$W7r{1rA`m;xD5K z0J`tK5(9{o$1p;4DU7H+V*p5_R(Pj~7&;+ySLF|PfkukyRZo?K6|c~Ndz?09`EG`2 z01&9BlY5c`0*WvUY~ftS_8Wa}OCKmHh4>k)2UmKMcq#it2i*V!JESF#DU=Qc-0aQy z&9PS!NvbZ~8!!aqS;xJZW&jAmDtE9H7Z6WF_fa|z?lZgz9{y39n+)&(UAA^xJv6lunhYL)6p0JkcrE6wqZj= zTRTLnwhl&tP}__+fq@ciE@vqT&0c`w{lz3e495GXlpqJ`MeTdsc3(7zqS%JO#Yfn? zK-ODJMMW&6570s&7@0_5VbBnb;P`Wb@)|@EK&Y-H?o-8uL|b;M0{~+y3K|bpsRMxE z90teD8wcq^Bx%UL)5A593$R{}1XxPqzS~^@~r1wQLBihLqOpU_noj50tNh) zs8hip@t+tdlHpv4A6P*(p_<^}e-&9k5g$l83{HlCXEIhDi|6SwVnNBHyi>;#hn-0!@#iWPTvC3P&J5LYZ-w73M3i^bB0P*g3yUbUq~{<6RMH5H)vsl6#oJ! zp&05bn80$V$91(M;Nf209G>~;PlSwr#h3!akzOE3q!%dZU|$O*#0C+iG+qiO0)g11 zzO@5-0Av#!Wr`k#aeA;&f${R9LcL`m9|+%fz7K^c&g%zHi$9NX?gf?&q59O4h|0vcK{=gA$T{Ie0_GVU~}u_3Mo_jLva%2$HB!{51#7kV$=FpOLLq9DwZl#=f} zEGo}s)-@-Gr+MqkN#kh2jm)gC(=brc5pREwy=n2+8(;0XLAFZdrl>CvVd?~)_mvF0 z?|tHOLII1L&rGI2Z+=_nbeDhtHMU)BH?^TemOZuycrAD7e`mWVfWK}6rbT^pBD>xw^>!u=| z9~X5qOg~J0M{T(Bxsa;q{jhKdwYVFMAIER2$$^C=^7{)8{yPbB%A*WX-I;m(hP4mh zH*^tA$XSoiGL9Ri&!^Qcl_w7Yzg| z9wG&I=UW;bYIjx|+u0-P#0G-&%;l}OX|1J7>Z-Z|)h*3mMNWhbBr9?ZBnX>}-Nd%W za%633mMp^Mqs1=~5PabL=6%4R@OlwU)#%Eqq?t@Rt^zSj@ZR>bAiweOL{bgI2#x`G z(=D$Aj%e=+1sZ32=sPrxwN$TL0tWk*Nv{I2AAK58ra_R1ca1DLi9{Ldt;Q?nO`^`H zUZi0#o2+4CEaeG4c3d{ZlmVx9KXCB>s3~v z9}s7prc71+dfiR^iR*#Q@(uLW{I_12&++YKsrxixj%^eg9V$634mFaFy;nKb3kLlu zVudgXm#uZ>cR%RQ`Q6qrRBe-M|ANPaSC)Im!b*Px1#)2}Q9L9*L9Vy zT;ZeVRkX6RvGt@E08Ym%ZRhEsY2_~C;^gY$Y~}1pe}$e`#>LUaUE9^%!irbc3T9_v zrQmLUhgaUt(bLMES5`(x*2==g((12B6%rM_D)^g)mCXL97FOy2;bDX3(Ogl0?f{@l zKm+=*8WIZVum6C>kkHXkP_ci!oDZaAoe(pxhp-zfK4uja*GI|>%rZw(u;7N(ZDMeq zi^{cDu**lrH0223wMUP%l~+y)amUxLlVm-O6VKElZ-SQ%?zQ>k>fc=|6&8~SHvSIc zEjMyb-~I9!xFCwfa$HR8+vCCZZ?QXh(|#6T-`W)GJ=Xt(exN+cj6Y zWm{7As6~?FW}Qwud0#5IgncD<5+4Xeo^|~to{V^1mxs3$#>>=k9qM{HEKT^cHQ}PG zy+_OwE|<8y!5?Q}J(b0D~5mh;Qh=zq7fL5gM0K_P8j`WxzOw zE~z+e)IYm$aWf>hyw3dqgb13_1{rbOH1u723tSw8YE9iX!Q=fTA;?|8nRTLx0%D0q-|v=Ho3Oy}4Wp|*fjZ9|5rM!+xnRb#z_>v; zkJVp%VcR}IkJ*raVqNjA>C4@LPMdD3G8h50Q#ny?dU;JSMYR<=ocr6T1KG;mQIUa4{VL5ETl|7}_uBF8}6bqX=$5Ltn zHb#y#<&pLu14g?Q@x`>x{m#+R=aIs{p6=+^$V$n($$QbsJ7tQ>6L7zEtJB8TP}4#V z9E7JqXM>&}kiX(EfjP59wudeJFw>)Ih?UU00b9(t&d*m%h+N%pBkD#*KBf-xsoFPc zG9TcY@F6`6gc)j+PGMF9^Yv(wUX{wRDZ^#q>F>w6xg2rqZ#uWDq@3na!2PpV^$z@D zWDxo2N9y${I_9H$^+VF{RPBoia;T*$l}F0k>_pA%!7DNBJf7XByz1~Gin5nnwCn3wMN8;NKRbi=W9CVw0?e^Ja@?|0iOb%MP?9aygIpzDW%U~Eg8pNZJM0m z6AD%lbUox(7m~7k3wRT7i1BJGWvUT}gU!WYJTs+a$~)@gT*O~@!Jn|%~d zX9179HUazwTK!$!`_To4_Wd@znz*Ten*xr5u@s+=XQc`P@zM}|Gznl?6Pb=zsGknv zhLs|6lr?$19yH3DOtet=YO!(|XgyiNKlSY1aW!7~0};4kKHzuPOZ56Aa@UCbv^)$N zYWzxg?pBS)wxyX}+0@a|y`Ri7j<3fpZ1p6i2tySJ4%8`a)Z<=Nr1OGE%or*N#kKj{ z8gbveY9SkT(4`P7F!Nu9+lqg=yOMIf(yeRyeZw=4g40f0dFRhC1=+<4eg|<*aHzsV z4LN7H$fKJqq{}|{DNewzHge6z#?SGQ9QdQ2eyF_jLau*2)SdLS!@#%49}bL9KHSa0 zGn3;l^oP87k!Epf< zZWL4ubW~I{pgRt591wD~G%^%SQf7G&AqhRX2%jXekTermljsNG0Sl(}$kWt1-uPlf zcA{R#Q5}LIOIbmC$$gZF-(De^ACjGN^rS4JH2b-#VchmZycID!Pi`IDjHFUJGS#s` zjxcY;7HYFYOM8af8uuNReY(AEnl@k<8b%a_`|#WCboD4P5v5D9!DGN(KZ( zcF0JPXr+sh`Ubm~#a)5GJcs4ZRsDS|7PlT=w!UJNcWdDn67$?z#8XY;h@J?(TZ?~B z#GBBvfCmPhsDBD8e1ccaC}Ms0nAju;tOUc3HK51Z^L{Fh{5omy^CDMpGrIEX%RsJJ zv@c@w)ERo!_6Ab%ZP%`c@eL*9@k>ZY_6ZbcQpVG`XxKC205>3XV- z3HYRTM_yMG_!l^>m*#06N6}TmXb5mZcN-e-q;EH!9oMjcGijw!Eh-_ba91c9nG&un z6%A+%!4F>1q>rrkj0HCjH+1$vGA^ntUAUV3JPrI(al?=qHyRkJ&DxN?IfN#yht|)d zTS+h;IPv{Y>^e!s=&F5lsByYU{WJ*rB5chFmnfQQd-qOJsI07USs?!12s!O4#=gIOH|;SCsyE_&yZ}4!7D~0KR}B zDIKiIPG(?S)fbPG7^g>9Q->mn)!oQ)G0I()|G>FZ4Igg|K`B>dwgPyH9rED=eWG?b zIlu#!QY`M>6snP`KR-G*Zwo>xPIGY?)-?L90mELwhfW$R^+{4M_wEP>YvKkTUb98LDH zQAG*=h&8|c(86B>Rq0XOTzKkZfu&SirEQo1@Xt=*)5(*mJFgdDL&@{TCG?l0k}OeT zRBMGDSZ>|zM;M2=CPr8iww4?lRU-qc_;whlJz4D#VGh}4D^rmiBO_!G7uk1`6zNSM z!-^b;=UUw9$)jq^GJrIvH?hqkVsR^|n}F!qdQrpv%{R`SNA5)<1>>@D7DkKC3M zPl(Pgfu81gC@ZkxIbi<_vR#PF`p-9l%r-^}v~g2E@|4vyk@gy@>?5zQ!Y)JN-^$KR z-;7~%kBTe{-D$8yf7OWCrb8;#H$$(MG9Ij^MqKOcWZ3J*g@N`sS7dd(q6?f)qD_oI zT^%n6oEAOKnyI10|6$vVN7WnS-EElo%bv#9pTsV|vzUGFn;GL#_0<_B(bf3+c*NkT zCWLpGWUCQ)nfB(FkO^F*-6_M5NRd_!UT)r45EY~+XjT6dx;kD8L>IVIPGcOvs$*b? zW1J31hdq%4jDx&$apkx~zWbr+}X)Db#KB{|$} zxiU52UZkI;IVy$3gM3oe%N^G)XN}1MsKyGMbCW0vOQz;d((MsoJb*ze4x9lKO#)k` zkO2m`&6u!xIMO1(PQbZ{k??sG;^YYgTR{2du~9waP~qgqu<9yxeR1`=&F9iN4iNt?gIlUWZ8*?nmBPPg@FM!JF`wXiWi7?(8 zivi-=#8KA@r64qHA{l%+;{9DPWf=W(7oLax1jm~^-r1=kT?E8T1Kd?14I8Bgb)dYZC zZEc)kBvJ~J?6Uzla|OU#SOG}|fcz}CP;!w@o*HNyH&6%e0pQm@{5?h0%WmejM!F58 zW5AY`;%ia>?=suydZ=E+EnQc8Qrb2S1n3+vMuNYLjtsv)zBC*8+c*uCUjHpd`;?V=A>aO!z2B_-*$g(iu#Z4T5=`3`d#rLvp6l8GyU%0r*Rcl8Y@eL$8VF zVu$g6tj8y}p9fg4$Bh(YFcZs7@0cb!Uyg(fx5S+|MVV(v>Q=C zFe3eFgR1iR23c*>>*79)|JVkQ5`bW6_{g!F8XgIi_^mZUWb`hjKD32go{c#7&Vjl>NEzwI{kjxs;1d2x8iXr$R&2LiCV~{j zNM_K@lqEc>fS}y&>#SmdkpnR)D8T<9lVU9#_?Y|l8)HR(GRx|CnE*slQ&qV#WU$2S z_{*i5er98he`mRe>Q||{USS6SF?|#^z*DIO@YEVW&e;HSELq#U8Upasd-9s)fTWOW zV%&;4z|W7(SbaOBl<|03Soswb@W~_$K*hVwK+KpO15sH3#10^*@-)lJD?>i#1K9k- zmc)OCG?F0zYSqgzG6t-VjB{@w;u^_ABx3%?|2SWF-mVudW$>Y50QrV54S9+;Qfz*S z&E*{kA@a9mi(H@R($hrRb+;fi1o?R#K-LZ5kv?H(ER`s$v!0w@5p?(i+HNK%TcO0O zY64++o0s(=MeqCvz@YJ}%h8QbvH>g7^xsk)c+s8bVL$0%Bh~o&>*xH$AOOjB%5VRS z`#;?77;v%0+4uf$qi*x(%ipYOoym+jKWv`%tSET#52ABJ3btY! z@McW82HHx-W|jc4G5@E@YyMTMx=XMafeOl>;1dW3fPL;GMG+7WNa{k$7~m-b>W29T zw;{zUV7}k+JUOxzf zACPc4QS6lqvAIVLFjg8Zm>tG9m?2l&Fjftbb^tZI}drAD@BHXr{Qv@Ex@Cq6;aL#;2p6pd6&h~SO1UdR%Xv>wZyl)Y$%0QgI{ z3D_+#1RH+xr#qz_)#Vr&SdbLs1e5?+GXX@$pICy_OJ69E>EQVi;1U4INDu4f(aNO_SG3JM7F5vW3vgz8JB z7Yf7xbUAzV6oa3ZU~ia1kkp3q!(MG{|h-9lj z^K7J^atFAL5J;7fnu!J}quR!iBzb+>1Q%dDq%k>BBQ?2@fe&cYBi#D6{u881=Vj*V zzzH9K0s%Su-cw9amV2a3$#)Yt}XGOTCs$#i==uTK-6j02zW5pUU}Vdd!q|3cOWr z?aq$;&uEHrl=pjc#VP*CSH3D@+<1u8O@Pzwu>lYS2&M0!Nu-YdQHcP=K~o3CVuG-s zG7#Sd_SQ+raeM1tlSyiJ=LQl}0P_Em?LhEG#`zkl%I&#h*nnNl3W_n*kf#K`&k1B#qDXRnlOVCU95fPAJok= zr&>@*QpP>5N?7h*;^+rvP3`-b79I(?&t&tS{3sv+%NZBk9ujG)zwGyLWN{JIh(QbZ zAsR@tR8Pjh^N|=aV@t?atBb|A+_AEeHgy|a_*Y;HCt*EqnPX6 zc5ZGc+_6Pj=Kh%`*$dn)`W^Oa0`@#%D)k5yb0VkY4a|???4S5GD`y;Ay9B*(8dVl4 z++*W)uA)M$MRfFG0(W!1u88hQL|}H|VQV4oT+MEDW#H;-%+)ZBdyPpvGyaezf0QM6 z&9m7jmYj%u$~oIbaOAPaWi*g?-1S%uffG z;+;<}agWw5`D=Ytu@UbI5rMKp^-wLOjT)3Vj)Sa(Wwk|8QkJLnBCAFY?n1(W-a;RR zlcDdR`B-xiyh4(U>udS)d1)$Wspiv1Aw^F&aSIES2a-@9RR?qsxzeto znrn5A70zo6*kM zUR3KC#V8udbx+g7MvmV}vp-RGnjWoq=N?fw*X7IAqFRt5&2gC>;k;P=Q5KaaD?--( zYGUQpP}+(j!^oGF#Xi7qx@xlbvwmZsK$#C@A)};Wt+O%fTD`2eT<>)72zJ%@)BCH6 z-$6PE<>UBQW>EIg_A4J>;H>QuSC^2(aqfwHD4taJgS4TKaK!O8)KT9aH_fhu*O7xr z9C6Szl_s?qr$a(#tPa^Tiq!hd2%8gw<8xjRjq+FLc2*@wzRoen73O6XqToSiPP-wb zv^gRM`X)wG?t4g+A5g3V_wTi-D2}R9PtNiWnSQ#DfRfJJ$m2Xt&6NTnb z;`Z+KAP)~cb2S;s0Pko?4b7c4-pLPlT_{*=m>~VII*9m_(jEnzd|gH}H%F1(;ua}$ z6-O=*%WGoH?1XY)&Bf>&;$I1%65|}uHp?fIojgXpnHdgb4l7;~VUSTV(QaBy~@FW#$??jW@{Rk!6a##Rw1w@sMLhoQu<`F~OS z7PG{8yt6vBDAC;aqUrUqV^-9Rm(lenmo<;~GQQAt-}w4w@X7N4@1!`ds-r1!>bi|O zKWl-u`4gusrms&+Bg$)#sVuJ)b)Fz-N{P)n#vO) z%doUOHfD{%Bi*H^b#1uV`-CXEhcoLqjGb;HiQTN)U~>aeE=MaMlNhxE=6)F&#-S*> zSv*hl9rQvxq9;+}Zo!Gd?)jkPAqO$?y+?K@99po=#5kuaMawhOw4^F3xrv|SS@RN6 zoJeMdg9jVO3A);JZ_FW|!eLO}aC*=FwKh2|c0nI*vxEBM%s!kLU)o=u(XkRQ=}6LJ zec&hZtQv9ISjOvFwgZRh$-IJ0NFT`b^dgD|aE(JEN^|ez>Fj)CB7H@LIjOhwsw&;s zSW?B3gEiHx@P_Rbn?Bqz<%Lur*QwCpFoCr7Ryrwh8M<9 z$8xKzJ25Orx4$>5%h)P-Z6BQc**aM-kV;V}^GHiP(@&<-B2?u*53W?d+PcylgPSX+ zdSG{9%|eqmjZ0`r0j*jEf8#y3Nu9*@Ol?9Yf}x-{7dAR3@RT^>>XljRD@qR^T~(in zoqktD43?_dPNTXsYwP+}N&|Q5!kb$za-XQB8w2@TFw?W<%qlDG5O&q%0_o^N@R&Xg z^$QzPf|H*~fkmbjarAV>oQM;jgA?K69#1+hizrVE5 zqD&c>kk~;8M;U{ImFuvy8?Y$7`HwGN48WbRN;aUF@#e``%)!=SUVdFg9U0U%&h(Gn zCm0vmW8+bElhkKq;ruwv?CAH<)M{u`i=K`i9crsDLu(*t=KcA0^|yR6ued-%Z-Q6& zg4rd#*p-OO?u~7u^x$u34xm3OAPiw6fU`5|Rzfn{uM|m>;oK47l3#pVaiG|3G7uos z`KF^b%_>>$aIU}LJLsNFpCvdj$x6F!m|ay`Nm+_sa?}aSnk6r!t~H50k*~KgTM;c+ zDCqGtH|>2IQG^U1v3sgCX*MJ=KU}YU!yB{|Ja|AG%fjN+>}z8L%k=J&CM;6vt-2*j zfe}zFFR*QKboufLS!q94HE-RviD*y86Y&_a2mLi3T~EZef+6Ke!d%+<>%$FYHv_JA z$yxNP%~WsZ(ta?h-1sC}ggR=f{1k_z!R44sg!8N#^=o@2i@);%e{lACRwq@9yo zJ!=5fFYhz4KkBiCM6t7nQ=?ONEy@_Beby+fDA4j*af*e6zJ5Hgv&-8d>*;yHZ3&>-fn zMd@uq?E0<|F%CU)_v3m>aA#OjFOPekJ!5MkGoyW#M6N%zP?9|7tuDZfUg<< z=E6wd5SkKhLYp${lZqnPg?~Eq7B=^Xm!;e{YvK{qp1Hn0N3ZO9a56T;=v7r`V23a3 zwjeuUwo)#kUgi!M`ALd1aFUtH314*_JPl9^8mrDcPEznmZ8c7`0ZHqx(R}7eb(!HJ z#mb&OL)k&uA(x_j5NsWCltyr*53Q}4m(dfK{Ykl5EAj?JLs6= z_f}M5qZce57JkJX}Xq3&3 zo7v6E3PnmwxUS5J;X<`iBWE1)SGojUsS>~ru2J2TMP3tXocBYVUg?7jqYjC_DPaRf%`elsp$2*s-`p z;jEq^UG0<*G^(u8;1TT_L&wC1UBhi2E>x7)k`x?RtCpEe$B)gvgRaLMT{*)PXZXw+ zm$&#O*iNRK0v|)CNB3-Y-i+d3vDc|dg4})7xrqSJy10cHqPL?i zj0>=M1)j^?A7d~hKRZ6kn1oqdx)FIZw@^+WGwtrFailAoTvqqn*9meazj9Q@c=Nv9 zMw%c*>LfoU!cO^BDU<_RJsUzwVn37MEomEz+w|=GJ*9dwcV3iQV&%ax2=)VP6i)VI zIHB--#OU%Worx05lJ7%~Ar=q?0U}PY^x|kioKCo3SLIB1@c~8%cV#6gGfI z)v!sZQp5ZbZVgT#MrX05>L%JgX^KGXmS{rc`fU>LgD%F=QU%4#0-vL*GqW(QI`)y# zS3}J=vXVHYGX~b4@uLfWb=Dcc3pih=&JL?5&%c#3y`_U_e(<7Rn@~ZeZo6TW6hDHT zFb}%tA?5y7+91h8HmilH@}f!~U8{Bg)914|JDP)>+9~CAfpd;1`(5d6D6w)Fy@G0Y zUnD`dMiK%#qO-o|aj`r%AzSNMIc~O~3HoXwl zB!90@rUap+gXMX($v2dTnN?=w!7yv@cTlSiu<|)w%mMhRwz8hztvF~>@-ka?hTd#O z6Pj$G?gXwKnPSSU5&l#A3Qc|J3?2xl4*gycuvTxJ%b7W|>Tb4^m-Dr+l<=f4tKpFd>n%$hDY0P~E@UU%oQw@~kg(CV5!=CJCxqo|oiUcc=E} z;(E3ZIqff9bU&yD#C``g_7E3z8w2nEWQ-(KN3guT5Cx>Ow%^#t*2u?%)2Ea>-~tLa zRtYlJ!#GHileKoPY-oAnFo<4`n~@TW9$sU&C6c7*e3v}xu6&Of$JiL%g#OYxm!kLg z_ywJ2W*{>)o2_iIT^y-!s}dRmH(aAUzKllcPVacgDF4odfG3;ZLGJ(nQ=kzrrgVi8 z7`iB{uj54q3V31)ix*OQ*W2Jfn~8tW-?TR4TibkRvomq45x?B$9-}O^`g&YWRCn0O zS#J3Dn&_1GcuGL%_92DxWhL|OJ-sBM1RtOL?kZZ6CZ9YSHn*#M+PF^OX}>APTRvK~ zbKD1=HT3nJkjmPi5#@ZRk?^g}&9iQx=fVoA-if}8upVs(Q{Yb)^d<{meL;8Yb3fQTj1M6m|4!FKksJaF;BAvf868?U3gZBRJ*-m|C5M4*>^h@zG@c!() zV_r;bw2*FK2(n{b-J3Ws z2r!iz6t&Q!qmLC#YC5(TBH}09q#Y=srFH8d4h;pfsj&DQwbT~|Zut|{@PZ-bCI;<% zx_0gr`f5sL7AoGFG4$voLRlDEfXUGc_gE~|1-OAy3mZ<|P(uUu29|+%A=x0`wC?gg zskmlo{=VvTRvO7xS7=-v+^BnD2Y?NUdCx6VcS2G4%Ylt*Pq!`o)6y6UYfK-<|?-+FANOmFo=Zt>7&oCVnm!@_KEB8wf6dEYQ7w;0()cdqm1xj%TIdD)GI`L zl-XMOp1Og=0(JwzJ_=va>5DD(3KiS2d)~SFX&8#rpue~4+7D}g z%h>vSrgEZV`RadN?eN=O;0s?wXLk2o>X(+^xb*b4zKKcjYa0c&0l^JyJ-TZ$_QkB^ zd41YbceOX2WbdmF1kz2gi*6Udn2`bA8DrHKhVIxuJE~ z0X-KZclDg)ybb*N>Tg8FpLLiIHKJ;Ick}ONXgHL$3}4P^ZlXt{^uCYS9IbLZ>iGsY zet48n{8E*93|K|KYeW1VBs#W-!t45tja}|l7n%g`59gOIe>cwWpvCcG#Dsvc7fdAb ze%>`a4MhdTY~bgyFDgxx+G;_dAHze(){b@Q{FqD#?ibEae(=w!nNdA*^w46ah_di? zQKWE!Xz0-uIf;y3&!8Dol3UWBpBcfJQBN3;5w-Tc>`jzn`!3Sjd*)2IbAVE-;nH_1 zO5^6`l4obd2lu%MA{Z?n-Dwtl{juR;v%)na!PeKs7w{15!<)4IYJ<%3+<2>?cpv&r zj&C0#+$*5diHq9QWT1qQ%l^ zDTA0Sl=;U`%&A;JSQT-1y)~(1pZ7d{*=Q2cF_>g(THV%Grqi_78!|RWb{(O&6uP!+ z`6aS*PmQhT3iUVl>1u1fRJp)84eTI|=z(MuPGU~tTLBjXKfJMeqi1qL-Tb=0rTL08 z!EBjZYGqC2B&owxfvW7UOl(vZGewFLG)_zI8P))(PHKqNwOZ83( z&vy|1+|CwHnZ3PfA!&bIW+mP&dP!9~RDwk;>oZB?Oo}|KI;D60ii&|H!+1ej@D*y! z{?R;7DV$NeOBE&fmHEtA;RrPnc1;3L4dtl>w{M@m{g+ZoL@7L=7(Ip_d#=9fDm{I&bpg^Iw2-8WB5;e5!)S(k;hK2vS_2s2z+m+++Bw zKHA$B04Q}U;B2K$?%oNDzsf!1XY;$zRAWRCe~mP+kJ8=1!!PWl7q}i*3%BM#Q-?;}_%y)S?L~?kwN3cXhS2aawEC&Y@yTz4R8z?N(G&c+E*h_}-jfv)X&?BwQ?xK{Oy z+mWDCYv}Z*jS&1Y20Z+_{`cCVni+|$4BqTG%rdb|1r}CvVHPaEA;F=&u${y=K$T+& z3D+;LQSmNRyStc7rNup$n@!%gaoB(OmwA7|^B-{k9i#!+^Oz1m`So3I?G^tD;(6=c zUeSOH!jkNJ0Bvd>nLPz)(@w3~(Cgc_md@9P@;o~Z=dy{h>RlbUnus8t+qj6@+>j9Z zW8|4mrp`}E&du@fnfCK)v%`lX!XoUA8cLrIgCYxaJ;Hw^KqYN z{2g35w%{X#PgM%velkCrlY#6|`sCT1i$C6s1r*mbb?wW!!@hpRg3 zfF$}P`cEGxae{Tg8?q=M(DwB)pw+wiJFJhQUyzW9%(XlzYgTVwI)&d|x2W7|p(1@+ znxxbXxss}{l=MIS;N1>xmg6ma-vWcd`QCltaCN=BgruPr)9*c1A!yUL;Z_vl0 z=57@_6}D6?`~->rOagj-0=oBiu|mJ{998dpn4ABf+P;7Cw~F?U`5W#(t#N3+h8Eei z^ArycE9r$d-)nG@We9k%%bhHg|>;^fotP z1}2=@7lc;Rz9FXn}c8PdmLIsPwL#ltPzR!mEkaK4{Pcv1|x%Di}vnD8Q za#k+BVQ-834(b6c(evoGkXfhY@_h3XL8b?hjofQ5C)Y2Xp}&8U=O>Q=v_6tRit^JP z3cs0>@A9Hn()Mz$gQrBmIqa%ZjiM3N&fE90!AAi|F;4Y=*D^sj7Qd^;Zg3DGr>tib zn;Yb0P8b%Gpskfk+K5MHAp21s@#eGqxxFI)mjk~L09EM{g4;~6 zld&5(OGn_;I`uYZ3n^ll+&mISsmmbsd?D{MWsbj24`!D{EwhkTA07W(SIbZ{lzTxa zn7$aoV2`uTrV0>TJd09S@jV4l;%v}{rfN9NLbW1f-|~LrFBEiKRyY{x$8OlKH2wk% zDr&ZyvDS1EZ==9cf-&nMGD@TD?CXxkW+x5oAu4DNNfmj)^grxONb|Qm`7I zM;`JKq$E!0mE?c>G;hMe0SnLWif=fv>Y|o_!=uKj(Qt>J{mdCVQeTZUGRTjhwaE!3 zv5F{Ku+h3vAnp2z)E_p_JPCcf)hlZ?=jqfkJ@@or>2Huf{GUh%em;rM&)I;&Pn@_< z<}767oN3$d+OSA;8=Yrt)=Plc2eLKuFf~`k0A*xGxlpFhk>w<*Mc5WK`w(sY+utmC z(y=1uEaQ-str&+n+GJ^K;g-{LAqCTz^nNl>!)yWwoUDuSLT&R3gTTf zbW$gna=kTl%%=&B7Bck>pV=`(MS#N8!9mvOSu=hTQ$Q~KaqT-O?_qQ5Nmy80h=V{s zSL9Z6irQ}HRmr5bWa>fPFej7@K}g#H(_VevFG;UpB974)^QYtbup!DPf+gQUPzg?- zEC0G4O=mU9{-7{l3i`yZZ|IpC0!LF+iYQmT{?h@%(skX|dOi-?k({BuDeZFu&4o{W z>23gQkwon~sPC0saNedgH(jjmocHG1ZwgiZ5|DXmdNyzV zm~A7)2RR?3UuP!El8|cE559l*Eq7q#xzx@Rt;&|UH%Sw!x0eo@Q#(DVeIX~ zQFi_u=smh+KUNOnI;w(V%NHgxO3)#Sv3TcImm)8J;WLX2ozdVC=0pLzkC}GCSD-|8 z$~rmjQI$doMO&w_x5~KlDoZ%V#p}36ZN5+`aqa=T+BaF`QkWs#dYeaYd0imUWQ z_BXaOQK)~ZlblhnCK$Dwc(3L}|zI|ZUQg%TNbgf^g~Lz2cl z>K6sxN{O|Hzy5Wm_H=0_=xM>s-fgJe*rp>x^%G)Z9T3M#rcF^+>9r3yD!etZ8@x&; zAxfIeG`;A-n`mw`6{or;!k~#vgWE+{5Yo8&A|WRYs(m(gV6R86X{~wH=+6i1T^u)^ zN6SzCcjW>CyoE1%U-d5<4E8;I5#IX7A1E$8644{+s8g9R%^3E}UCg?9fl0d{uii}M zZ;tqM2(6FrRYXzlD{>kkE(#$`B1VZTpN@Xhr5ngfe}$4|fkBoSB6dIv8zrNN2+-`a zr->+tk$iurHdACv!*-v-`+`pLlL!+1z9g%9MHHwHVpBG>1axh#1&H> zX#K1?v+Ku5$%%8%59cNHz7jcEhL^EYrchS-cBE@vH06cJ`Kr=o5p#Cj8~cHTlA!I( zrt1mkHllv}4FK@{TWNppq&U`j-E67&HJ3rjPDXcz^YD zhvu0L$G>S5cE6(G__8f>;96X-^UUUzKZ__Q{}R8?olj74(c?=`P)(1_8QI#9)R#4~ zYP$FIm9pO}nLnZXJ17QOOuzEMwk@=`x5eAqT7ihd-Do(oVub(f>daro_+zBl-$yF- z!c)Dz{AW*1{JuidcP)1`(x>qLtvDxA^qkT@NuIPMWtV%X*ptP}=XLybNq0I`esnn#AF}D8N1ToM>dLxm>9I_ULG0c^XII?WZ0l zo*jC)Jj3i)E1gh{)C=b|Um!FRb(c4E81~zS#*+*4KpT;v@BEt2xxlGT<8wQwBMuFG z($si@b*^bc=en#`AE29vlRg;pV87{cAz;^jTxXM#2hvO}_iQ)|qcEQ-U(@G1C@jD7 zinSdfH?+(uM9jJFWrRmjchk%yUF0iJV)a)gg53S2*E&h4S_83)>Xo9jO+N{?(?}e% z{aHm=s$Vwt31_ z3mg!7vNvP!;@nfPdkzDGqjah-@+fRXid_2|sW_b%m`g~U1GD^`;N zlmwwK`l!0zNs}($-6d*XVWB=C4i6sd|X~45Cse41l{)S40 zPT|4fy2Ix-2fL5A-YDx;k9fJ`fH-)jVbi|TCv<;T)2sg3rS<F88C@pJuW?dO`( zy&1wAa`GN}7P4g1fMZ`#f1I+_-grS+<(Bh>ocw0%2G4uy}p9r%7-%@O&16zf?hXJFDodIc_qF^Z?U7 zyV(f6FiFR&o>3z2HE#Cc(x|JFc4R1tJccQzW+gg#tN6M7(}1ooHJM#jLO<%7&q!Ji zysS7@{8qO1R!mb<3+H$QQgtY^T7T5p7_So9CL>yNsXB&hV}Xphm4%wsx|{XK5a^7LY23z-gArcGRp4p-M?e$4fya9wuB^P6|h-}4K_o?Fnj57b@(3VS*GZFhje-be+aA39pDHkr7&Vaz*7OXu%x_%K6AhXFY;@_UejtEv0W35Lar!!j%T^ z+Y(QEUH_C9=XYIR-QSG(rL&H;tlHt%!!5}3ldFf?%a+U5t^=zp^2P&ZE{(9!{Fgsh zFiuzXRibj>{A%iyUc1WUy^asFdFx>OPrG?kU0o%0i+JGZ&+fmZ2FDf3D^Vw$&ckt1 z^yP?$^kVC$RU#y{hEQGD8^JTR)6bW9RwZ&4b`}hQZY##G&MTvLPtQF6i*C}>%ot62 znFLM zy{RX}mdSqSd8fUne{oD}TzQz(=#InZpSYvjWNWI^6}Fr!u-zmwzvVpdv-?x2=4T4} zpV-_Y@%PNoo4lV&Q%6{5Ca4xHY_SuPo^>OLp}h>8Hn@wLA*e_^@aX5#QjOJY&;B*> zZ=43n29{<{vrR7lthl6j&<%a~^r6h!z$(tK-hI9G@A6C-`;0ra@d2vr1Ch*8CK>7| zf-|R?1(G)u@iC#L`SXeBGqymln-^LsQ2F`C!GE9lpLd}d%t5^8s2|n!%xohrnz9eQ z>|5o$eW{r3g{idh?;r$SQVX4OQ*BogN>|ITx!jDLqJ$j%l^ z*Q}|`0E*N*O!0H|6RvY;r6M6CqmY7PP2Ia-?in2x?9~k{t@2p=b6Z!{|LvSD^S_)s z_?@mkw~_gD1!zGiB41^jJ9J+7MiCdgQ%E5C465W9vDcVl{h2RM4V{}E{EyE^INzI~ zmR`5Z)YfI=XeB1!Dkeeq@Iot^R22SQEvL`OK%}sfPv={hgZ^9Cb5{*3@94Js7v&{K_ zk=H@DS=h;E*NR~#ZaDnq{icY`G^Tny_(gE#(j89abfp$?sD*xX_?)=bX?#5UE3VoG z-$DJnb<=Gp&lzs`D~W!pJ&jrVp^uz&qN)>hFfg~-Vo3x?bPGU`sqss-nrv^0Gh$7Y zapIUBi6~*2K8*Ed`elswQ8$1WB6{3MJ(RQ}rN0D%vmQYD+O8QEk-Fljy#T=cMH~R; z_bcQT#p2e;Rz%(;bR?)38kyrKrN+i*quk)y6qh~lm-v5FT;FsZ7@;?W8}{SE=A1G~ z-)Tj80dHPR_xXk6X(NciCODkY4pt1JPK=^IPxJ=3Eb6@O56l%L@qxm$WM@(05JW{= zbh&-sLB3z=ZpUozRrAzI7_sKT=JZ~bese$Tg+cz`v?TnZEPr&?#ehc;`S9W8cW>kr zSr#l}ibq(mMY0eHg84M3l_+(#SLjfap^eVCGHyk1NV9$LGnzTc4dD^ob6Z|c7lhB9 z6+ORs?eq!Ge}~~*!6N?)^8Kdi@4Ppg{jdL+!u$WPW=t@d{;;-odAzcK3qqupNCun8 zln_fKx%{aRsJDCvxtw>aSW)6vmDl5oy(4>sCsmnm=57%uWMB?4*KGLhoLRnkcNw4J z!_-yL^7jKT78$oyd<1Kcj89B>WtAD_HD9<&@lTVa_O2W;=hJiERtU9gN`jiU#U+@IK<1z@4w-nIJ+|AO!h{4$KSe zP@bV^UuB;;yZQg3e#6s6jYeT_#2Cv?Bfi>c8SAyyi{;KYJr+7D{eW+TFsNuPq=+>? zM<8QhLotnY^e5?eT>H=W6u6(o#Rs!QX}AtrgYrp(=bUB{jIMfZtU3KoaNZOuFvomM zb4Io2|6%XDqng^jbyq?Np@%9`LzONdAOdRWp$dqIfJ#+BP(VP%LI|Nsl_DZy=v|74 z9jSs~p(zL`MO45psEFg8wP#0*f*1ZU zgKbx(l5{kG$5m%VOWCb(yGxnqebT`kbN@W@hWX!W;J$9J(OL=Rx%DsqWw`>+-#~{tqx=7tfBe5H|M(lR%l(^T{g_-x@~z;H#TkDMGM#^&2gS+c z5lxgIyq4SRdI_E7?b^4h2KSQb?H_dyk9_yWhes23&G7}FY*&3MDN`1V2)XTFR{PTH zfs*94X-5sFzJ5Y%_{Q^v(0e+~mPa0cfWO8k?7t|-3j!_~2W=;IudP^=+t?K`HhH0( zvm_erUL?tE*T-(V$=uL;?Ww^ujZIJbjE+c)zwj~g4ojLa2rOE;%EdsYeezG$Zce{K z-yg^R_(SLYTsd|*uhqDA^nzrnveNit3Am!$U#_4cDNfg^1|` z4Viv?rMP?Azeb;k1FhRCxSVq>{YK1m?PTO_PV$%e8T_J>8eT3DvAC8;h^-LF$csO{ zc|a=sBTMzpvrm4?mj5@^05W&ESGe#6dUMK-YBp4@D)pT?g|2poso4-MQZeA5v=~GFP^?;XP$K3ur?}lr0B025!!A+M zvM6ieyvdx~Fq{JGmC?)g#!q5`Bb6eQ*XC4mjWB8N3XPaEd%Dl8k2)#@rQJ}K=^p_m zvF6i_)4SuozfqEU;rXFHd~Lve|E1f%=IB9xFBx7gqWdkU529{8v|M8Gn*i#dtUbEA z&gzljUi-!9u_BpFE^P9tq)b7v#Iw}c^jpOGE2EeA>v$)}uU!9csxu^*M&$oXim?c3 zrvJm!bpBRj`PYJrWxe(Mp^cxq&rW-y4qecH8vHf4XPcitvRA+&BR#bLT>J>K^nKJX zLy~I!wwcOrHM@!Ny_+%V-;KmKeS2T}S*XM1T2ImY04?2=xqMf}QHisb`aeL8<6lM% ze}G8`lQq7Fj#(G`ToqfrwXN*z;`5@2SKNz#@57uwFNE{wq2Yhl7yfyblG1`daZbO& zn$z|Zo*I3ZGoL=X<{JtXPM___$~DsGGt-el&f6WhRyK9In`kOXa%tZSThmf1ZN(?w6_&cl(k>vz4eI76lu@h1zQUx4PQpF1UvH4omB4 zsYr|K-Y<*FEpVS4&ZS|*(w82+I`T^vBDdY0-_pR@aNJi_0cM6}y;d@vzISL3U$g?W zRyP;>uR- zJfiq~7+-H6SW&e3cro9@p+P+)(*6XM6u14d$)UQzUc8rF#`gNF=zFr&!)o_)%xnCAyU!(Su2rJ_NTFF zJ^8Pb!lf7rZNl+88*98ZUz;cyk+emxn4S(>RqIjg6IwX^mU+#Pw`gmiQr-O9U>SKh>hDtpe-m*zZP|`M8o}U( zlW!o6AZPR52WKMmGPZ1Z{V#PfzZJ&)wYYlnKOEir>#}An|AnHzf2n2QHoTHlRDR{6 zi+xXreWvE{ZIw=khieaDdwC-ypvn^QpozW+&h+%~*SBvcOQ}v@EY#asM4o5$FXMZZ zy73vx0Nod@H5Z;Ll~|NNUM)Jb zT`iMvyurf8Uj&;qQ2wdnuLAxi>NL^6E-LbCK|Phl{N0u;6fL#&E4)>w%U<)@9zG@% z@oB}Q3xC!A|2{Qp=8xLWmHSC-t1NZ|sg0bGs3?3>v?sqe+^-{dM7|bvT;p?- z&Gj$h%#*^LKWuWnC3fjQP_h+oZBUqu5LF{ZBFG_jRMiZeB@L!SqWJ3P&V| zgt#jDjpNsTkoW!k@z(&_p)2UigFQVb%pOG44V5%Id{6mUSaQp+(-Kn*N!kM*$)`~F zT$ClR%OIlV!Iml?^O5iy5{zNE|1I-Hv40$bfKRL4SBbx*5p&{IjO4iRl&M=^JN_32T=O~^i?zTPqZaXS1bC;EqpLf^3Yus^1)QeC$4ak zz~lJ#j=M!lsKMs-hne1dy5O`kJu133A=E*^I$JH^(;97qPfu`9Xa2ZalG>lvfBIAX zdFvefsHLB!pTkQBR*CM29?pSF(~WU+ARDc!SAisi33KT7oZDP+%Bq+v|3dBiVKGd^KDy+oCt|1Ofh{aYbK(7!PC-v$H7 z0#wX<8Wt{I?e;*@|_@6F>RQu~- z?)JZ|@hN_itbLuyLhcl56)p=U>EbLhnsVDiq8i$abXlK%75SbLU)LnHvA8SKd;4cA zt65QfkGgG~&!y^8#gjAm_4>Y@k@(X8_sFp6PfPy|AkKoVZ?HiL33^aYi zHi)`_TSN*Z0Fdjsf>$$2IU+ivZhsKVijP0N_wmCAk4m?{g9h#g^>Z(>_@qM1`gNY( zPgzqhk}@q-NB^GPLm$Spea?a0hWeDy#uLX$SVibHc}u6pKIR^}NLiKO(((kN-&=2a z7M|Q=Os^zgoZm~CVjD-bAZT7*FhP8G*~#QW%Y$d8lvMx;JV@xU9&nQbQFj0nC0v{K1G@Ez3qwMkDykUyNVm1?^ zbOa5cAgJdfXtB8UY(z=N{OPBc^o*k;D$Jhze&zKa-!J~U^uX_rNA&k=<6biu=FC{n zu#@G~oSw>0vvdD%4{Kt6y_t7`2YpS5~}lZ#5$ ztzcA){Gp+TbhudMjnB_7cx>JA&3_gHA~_=CE#q>#`%pRT&<8AB;^1(z~a%z6hc`6Kai=?C~c z9nseUEi@@>Zb4byvdI60eJT#EIco6mPp0svZ85WVowu1?88tWQ#Rxd-njN)zeR$I( zv;wyx8U}-2(8dHuGQpt#px3iO?jznH+!n~K?*>eY6q&&5+oW4ma>ntGulg2WDCc!sisy>C&_qwW$SGx6zh zPXRu(j9bf5^OCgA1By9lLH!x-tKUVQ94fX%$jf4|HJDqmrwbZyI(l7M=d;^OZBd0a zL6ceDiJy?)%5LB9*h#Q)YE-vVhnsS&7|ih%JrG=;5A(c>|8irpX>E=}ts%i4!S_V)4G?D0EA9z8@N2E<)m9mRaS$3o}l6}rvGgh+W@aNVT|~3-%I@(*q)l3T1+F;H1mr89+IJkST;j5Q1tjyN*tTFU zeP91oWkciVy-vAiH;*{F2+Blq1+zS58bLvAdS!O%&j}!Z^3P&7ewi`ip$y>51DnY9^(0_jD14 z_wetm;*!yfzu}xb9Q&}B2ZOhgP{s8LP zNjVP(Lv>u=iL81pR=U%8MBkLtN~Nx|Xwc2mlg}q^!&+q>%fbB zSx?jU&997mSbfH9b2Rlj?r|gU4`+p49*vG2Vz)n?yV+DYwEr5(SWB{BEyd=*x#Awz zQ&NxhVwxS?Wlul?o6rNs-7i!|WN$Z3dinZlE>fhoLKXMOuIyQxJrirWTmxMG%!x-u z>q<3Opb=iTCHN%V;%AMlO`SKQOCOA@^suD~ zS>u8T0P#Ai*F_t@P9t$s#{Xs{~eBfIgQ@0pG7%3;L8bY~d9&8@{xZyT0IpI(m8 zj&+wiao2gD*8N+VY)dL>By4_~_j;kz9G5>R%j+^9+V+zJPR<$UcacWSnRw_(aFCnx z+tBFIL*Z%i!Sb5Gw&T`{ciYA6L==Y)Nqtu;tdRD0Vdrx{xuH0k1zV$}MsHz}6_?9i zk?(J;AqQ7Re&Ki!icA(cqHG=Gx|GE)2ESI-7F*66D;4D{!@Wp44r^-DI%7~6^LUH$ z){*l$riMHLh`AY*)Pe#Ht(qAy!3YF5R@6|UN>`yVsW@Q^W|En40enAQ6=%?148M%U zgPW`>ZlkX7&&?#M((>I-xdA(r`PuN@OEc-$us74n22LFfF@KEl#0~l`u02NwoFW_M z`?ifzEBVAJSC_^>RPCI_$_;(}-SJ7vbtuk`5JwCJRq^Ii3Q3W48qLOP*VT@C+Hcx?i)$sW&jX2J< zM}jCF1Ld@)Jjs zC*gBenJp(&_FRQ=AY=+kFqv?o8e73yA0VSCKQaB`xp1FBF&ig3AjPf0^v0~qzJd8S zPkk3I-V0p#`sK6pQI+|zHMA`)=P!Y~zj9GdGr;Pj4YxbE|(_YF%f&oAwM zKHfbryDx9@?AZvVO~p-zV~!pDTD>9b^J@w2T4(8<3)L6TrbMuBs%~=0lFi(Z7dI_* zb8n{@-Pj+|93FE_w|%p*BaXBwuAGNB7%PMUHnVYIA}~8*mSt)J!qcgPQ%f>D^Mtb%%Zc1LfX2~%RGJgtBY0C$4ufkU5SkV}N_|`>5?H^12chvd?@zU0 z%Q#M3AK7x&XV%-eneL?Pxy|yvbU0=t@Fl@6%>|0GMSbS=UwNok;=tFnH{X4b%P|uh ztMI|@U@)}Zda+JQ`2#x2q+=qbW*;OQKl9=fKa|`Lle2$0W1FHe6|mLATlH=gXlsyvYI0)a zD(~H)jpE-0&$=ABsJzCq?qpa%MuS-E`b~46`n+CpRj}-CmK>#;;`ey2t}vr|vDBBb zUV4%bp+9_|l_~;rk7#b5L`}9fu6wD+Eo&AKdWOej+_5ZHIx_KhKMY>plP=@Z892K48%l|%DLNezU!5>++o98+Y z5;)~;eWLamid|dYG|4B$?cVL+Hf#Ij%!~5iAvxT|heq9z5%}192K-_o+E`Ffs0)y z^a(?+eh#=X!!VF#Yw^^)y7IuThn5CoQhRE|W-$FCCYk%@(XYBB^6CU0@-$-B_A>%K z1BE1P)}AZ6<+@Vp!POY8(}KY_?O^qK*`&{t?3;a8ph5QWi0s>@cl_scb5|GE(1;P| z%$5~0d&>s*dou2q8VaTqn2m^n#YNRAgN_W2&giOT97@@_X*f0FT6j=2t>-3^Xr|@4 zyeE!fG;Ep{Y)-}YT4!N59(7aL?A9u8GyVkigD?o?fn_Q5X~> zr)i;Q1r_pr@(LcAI2{A4pXkzDI3ryYZfU&4JRgZQ*<|FTJp`Hp}2QM6rQAz5)8&u6NY)k4x4pVI~{i=?A-zs5AHsM6)Q|3pcyU?nh zZ7mnVWY3&46=rsi-Q8tUJj6?f!?RRs@6u>J<0vV8(BrF=SPJcT|3egevg*@9KC?#! z$u=T2b}#m8Xk1BLRT}mb1IBKi_qglSjnOtczzFMRjL2(HDjqgYu?2`k zka|zS`%T2~PF^~MY^Y{{*GCzNH{!YB;ru=s{B;&ZqL`9pD@@tBF~C^XXDe^rDIHO5uqQ)XI!B8IZxW~W^rHAG(!epn0mto zy`dM#j%n5#g}7PAcH>nt|Vr2rNhLzSH(v8y|mPG<<*~m?~r6JG=@4x z&3?C0ZBLuDZtDI=p~kgJs8i^}T=s=57O}Jj{a<~oXT##}+>N5897k9_9GK|9?tkv+YSOIPx@IjY3&rDR%+c*@ zQ;wft+o8H|v)k;-6@H>>dpm1HhU~r0ais0p-rE06q_d@kW7S%Loy_k9m^AJ42U{f+ z1+zIFV%|!gO>&(aR!)ANkm<|l7Nm(|6#Q{tQJ!+OQC-8%m?X+!xOk_f<_BLp7 z<+SbYanw$xV-SjgS<8V=jiF;D{03s3rKJo-Xc_Xd=zwWVZ}L0$CTKA0b<^lKcE~1< z(L^kRok!F+H>d`hAew0gwecBi)eF9)$__%L?Mgb&W2ivk;!X2g1Z~Q4f-Lg0v^#THUclQ8S?N+0b zz-`#Cva|L8-rujjqrG^}xGQQnI8#X1VFOW*ibZ!t&ZkWcZAPyvNG($cBf*W>l5I9o zV`cH6EyKB39oHCKP}b&B89q3=Fs!$a^Vx|m(YhR_s1}&-Ce^4&`e0puf;@Xj?`g{|XW9NHNvasN%htzj_-u6uZ+i_{$B z8}Cnii(-9_kLAU#-m>F=Z^$lp<=tZfr)0x6#~(n2tM_cYkS%P0i&cuAgp6s!3t5#< zO7f#_*3!LaMn%>A+7VH7>;52hgZWm$l73YTOr2`$lTX&vqHTxa!e~uzM;F7u<~~>! ztXYVWqAVOtO8>+)aBiEF&gx`OG)wU7qf@DM8gFZu0z%Xo6s_&2xSCR~*{}2Z>1IQC zCpq#(F6)DxbQ^R3ouBm##v7#>kl-<^=*Lh)ZxlTeIvQ$k({avh;G9fYw)K^5l(QO6 zAXUXF2|!V*`m(8OFb*w}_D+v3cfmdus(kXFhTo|O+2@_Jy`p%`)rY%^>z<(WMai#W|+W+RattwMWDs9!atLd<=v_R z8iSjDGxa#@W94aF z3L8cU=Ye3Uuocz*@6kBaq|t?e!ll&FBk@?%BfS4Y>;i^K`)`N#57)bhYeYm?pdA$} zm{~s0gi)j1FCRP2T8ag+dWMr!JaGRHW&GgonSl=P3@n>sz&b#O)m$Jtu-fcE8 zazpuG``+1Z9p`X(#h%M!uz}~sG6K?7Xs(UR8~kG=nDf<5@x|;gy4LKzYqtPWm`EExxM75y#iAM(o6lCdp5R(2!>!xrYF zZ#!&yFSqdXeStlSBwSSOACNOm`(RW@4}m0@$#%5}~$@ZFAq9PPv2_sZQ3dX>8G zZDt5iwGTKiG_THOgDW19-u2bEcGI1LyINjO=C)^wv8gC6uq3gjzj`FvyAH>>i?07X zp(ZuHwcZ>=r{MZ5uI?~nZS3)eC^h^F>b?N%{*KC*>i&Bj_b2&~`lFF?+MQGv&mT5# zxR{mmC?xo4rJ?(JTac+{%uU@F(K5&DXQ3%mJ`*4lwpOf_hzPN+q3)Z!x=vgrRGleD zX~L*p#r7)OjB`|E!A54T$1Ofd5&ezh3%Fm!9;1e#9eTY6McT&|$HnxZ6&EF-NxGUw zwWGC4Ym!{Bw$}TYprN1(YK>broJ`#)=AlraBx5V*hsY@(a3sV_DF)9W7~X7Mp>t-CQggl7l-`ug=puWM=M$=jB< zvfjIP-z2?4F4z8?+I)!PaQE$#W-1&Eh7MyW_zVNCVhl|*Yjs@0+ombG2+4e9&@TDW!MzgZTq<*y$j{cY4k4}55umsY%EM13BW{eF{Rmo>5LxES!yLpMX zdHkY>w;B$La`N1x8k2GD2HW=rqyQ`A%(nyVMY;L%R&7+%h9CEXTJv@5W+ z?@&w)Bv6&cpIB)+-J*V%o_?~S51iKjVkAciH;S3tc>xHEmh>EV18-dXHewrbf(}SYNsd zd5O9$r?tvG9I^F5Ogk6LAw{{nyPS|Z<YI z6K)F?^Msl%!1{g~Y2Jxv2wP=g)ByMc6wpH{S^kFpxDf5sx`3*w=8O}~dC?h;(v0cz zcKJG}hkYs2zwH+1>nl1xu`_p9_QdeoDW-xwQbzhLjaU8Qz66awWoWZ>!6}rh)mk>U z;qjizbRDL5{Zgmp8gC;#%GkPc=6O0fBFB_O9tAv>NTqQHd>~_ z#6ZFL>xQ%Rijg@6(JA_!kLfYO;xaPsCZ}mL+`n5~%kMmE_i74C;@N~6=>(1zwHcHS zPq(WLFosv`{DW-HFiQs6`}(BHyK?)ESJ*@~;oZ_>J9~tXKUpU{iIbFpLy|opJw*Y(Z*waCVs(tw;K6DM`rC?U<>f0q=9`?OS2F zr?t*+%9z~W{E93?o~Q1q8zN@<0U33>Tel{{$RjEbpBV)~1sFElXrIfQhoelYHL)7C zl}M!!~i6&I86wN=y!lTw7~9 ziCGq@rU=iSh+-nsI_*8X&MLGneNG*Nh9Ea*9mW*g2yT3Qi2CP$^YdgU^^$ka&r4o{ z28BvjFJk)kSfe?r$fX#QO`FE_Y;H(UuQx*C?X_zmqUg2H2e_t^R{%@ybfYfy9 z@`nB(^5?f7;Pkwn&+?|lfy(WNaT~Vwg{G4?eE0n5`x*+x%m2*-_1Q~Eq-7A@>cO|#Fx9jwzzorTQ&SJ?Z8jVU#56Ijo+X* zI8NIOJ;RpW^dF~fg&yFCp~t_r3LP172lJ0Zq4(4L}{~QO^%)|9+(p&Bpqas0~tY{d;uNGpJc=i?mB$NI8s0>tQ!Wym>>} zGs6Sb0m`ERjERW}L8}6U>HqE$Kw|&cl$3_@R zeUXfM%?pkRd!@>oU}4;PuU0M)m?Ib0+PQ)%G+Rzo?&k)8h|_2 z9PO=GAh`Sp_yKCiceS*AXCoZ<838Qr+c#Svi2#y_4YXcsFYdZ&k!I#gLxPb%cRKSF|947?eY=C*pA<&EcQhF4|!-fM-I|u!GE{_AC zK&s^7#a0vM+gm!MfQXL$3oXqxe5?Q%1e~ZfXlBEMubQ_owh4H+c-Y9Ag;YGAau;{f zFFwU!&?Zb*D-Nmw3>+){X@SzCaD&BpRt$#rBZ`3$$GWh1H=I0aLqAZ2!>Fwymv2|X z5D4c3z57TSIQ@%L!G1QL9=W8|&H z>v$eWOZv+8x-4?9O|SqS3npw;naur-0f5h82r;PuZq4DYCw;5unf!&mSAI1mWPT z95d?Ccmy#=s1?@?BB6UMP9*|GW^rjbtL0WxGy4u>#qq|#Zc4+Q+6t#IW{XuEiJ5l6 zMsB4D9}@M13e^IXye|OqXR)Y|`n<1|ad;V?2%^1tZzNvYS5EyNN(gwCPE_$`pny!m z3Dahvfx;kcsujE>0W0^kBG$qcHVmIobm4*S0e0Y+cQXl~R;{648QZE}IJJ{^>d3!a zx#kO7DsL9pWtetS2Ll7B-%SW*v>?!k!K9*Tw#JtiH&6kykRVlGh9U5gG!uo^H z;@8U-mIqd`58Gp5aF)WR6TT=o%=tqnzYH3VUH(K8nfs{MYnpG<+aQAg!0%ujI%T{F zdIErsdPgRn-5PzLibhG{XUc{dF3 zqPXxPQ@oKx04fu9R@=f@fu9ng84KWG1BSC1f^jEL9^YnUHXxfaGDa=a3NkTi%SJYy z?|3y56TY9)m%J~J)++d5@P^@cgc0pA1hile6A7Dz0=)4HAR4kbs5{lo;%?@m%FSkrtW zhQI@Os5Tcq6U6p
    uZ0nQ3VBJY*-jAv58AN*-2*fgDER@B z8UaUk=yrhZfpAx$C_yYt@MLl=o^JBbj}~s+j=*4;NADT?jvKs{9(F{NsqYL}S%{7TIaQ3+4)&g&2GqcrT?`QJF`_4SRrj`2f%~E-6!zlVGe?<*fIhD>~X^Y zX@CHSv)A-P9*?DL4I?c^mS6ym3J0gSHg&v&8EvT|;U!Vgg`3$`&^W-J{_ZfqP}>Hn z`c3D$VKQLFs;Q4)5V9mS&UdWXRscp79oeuvXwPVkImp7*TfB!S>R$$K3)4})3iV?$ zyJ{!%Nza&TS4DLXh3SL@&#lP`#!fWD#F+PA$N(hsWQkR(uZr8I`2pURx!IQjqT7wp zw*3Im0Ft%%`aU;+0Q|1RE{A+Hw7qxT#uc@2?yrZtu&)&W3(tMZX*w`f4uhOvfNCUn z8OzlD%$ZXLwJ;N?TNCiqj%Qv*4Vdr27brmMcdc$wTP$1(<-9|;l}<`zA?p}}tb@!M zLhw{PVWzSW)yLt|HcMzWs4i+8>KZWLv}{4OnR_BnNSF%3%(QLBGw^r=ewvZ>YQs(q z8zcbaPZ$QLVJ2Gep%OwAR)Gg^1ooeWHzObyaQ&pVyGRNE{Pfoy%_x;DIK~pHW`>?8 z`EP!44mMvbKLSP#7?e)+e}8(vzbPxPM3)0T;}VmG=-K1LFo~>qS;(=Mdp#xXT{8@Z zhiD+hPDH#dT5xbFvKN!R^_Lza^wd$ia_FRI>?YMtu4Gr_B9Y_{^~T|E(5Dq9@4u{2(UABy!(zWcYj+a(q2+a~yzkyRa zZcm0zJ{HDwfE z2=Z13Y8Xv3;~iA{%39|zyLv>8gfXq*h2!euw!5X`Wm%B*JaGOC1v}QYCg;7}2rEp=C8wAIloGSzWd(I7*ML_E+w znOtYPVlM>ct)NBK0|@{D4+~f=<_;)s%+LOFw3r1~p>>%5==5axSi(b=r*N)>PumuQ z*{)D{T?Rr03CnFuQ0!XUF3W@hBKjp`qdWxTSW2fIAt5IquNVvDO=Us?%8k*80#|50 z4+&r>ZZG(yk}n&6=>p*IYVg zdz;sDeiCX%=}Z-52UdZLm-ow(sX7M57P;o&$w_o11~Df2fB_ z$zl*T-zR*a7w-t+^7l9_hBG*p9}VIN%g+3a8E-f9rYOe{;5Ypvqa8UI^rlKk9%V#J zrI;HnT3CQR9?^9)7Z-?@tm8VacCHx-u(X72qcH}}1uUb`-cZP)h8L!i`f}hloSXsY zes>Ut0I-SXk__mnc@laqlS39@-P(a#hX$LrJ;4g48dEx%Uu(!t(ijB{b=jUv;rUr9 z{mk4n*ZvF!Lr0DsIUxljf@OcDvO$^qa+gp55k>Z4TM^b))y3rV1$bode>E0AEBbZ< zxZzn(a#`lp=3@W{)c*$pR3$JZ1RVccZbWs*_~pCGSuy}HTz`=;cVTi0zLIDX1ska0BPQoQwg=-B{ zfnr_jsZeqU{eh7|@x5)w_GB@Ah?uS0Kf7lm4$8nh>_%3?0pfnL#2QtIWkKDCxLXao zO-){zn;jYYwiN?0OsoCUl@L*6gf8C>S1YdOwzc1rB`B58G|P^H2#fgI+B&Wv!>flLJtf z6rMErz8YZgz>-V3qge`zto4k&*Asum4^&|8Zvl_PjI(c zonS_lfmKxc3$n<$$wtAd8slzGJmQy(g_>aFV}A;d{4@eYfwtX77;yaJuMd}o=qzU% z6TcnRfKdDrnRsV(0Z9#s-Mpd*)bj$(Y1sZg;b3riCP~khIa#0wvcv=K2ZwPyb!3i# z)^1-;8mO>{=!uoR!wfM>YF@ldY$6g)-HUXCla-!jqi^rJt0E8Zkl3_*fT(qWM<5im z$u1QFw7WA2sR(1CNvkVR3Y++Q3bOpfCu<-kn+MrF$E7JLCtNe+aZqCP019acq|TAC zE1XmbC{GslG8Z9y1sohQfSqZUz6NK58jWPpu5HId(eDD}Rg@rB0i}&(N$!I&2E#;k zcL;?#u-hBS&z)kQ2tm3+$V&z@CfEE9Hh_x5P(?=(axzK_RWz*?_DjGNy28Z~`3quU zG0L*e6J7-N<)5GL#p4BN)RC6@fT+`}_H|>im;?^qXBantk_U`0)Kqg>Y}o@_;Yt=( z??9oIidJyVt8V!cGfZr-*KYT=kTXZ1c1a=-i9iEo-bgzrwo!Ug0!<+@C}X$SKuGvo zPC8jd9L1sDjAZx5$MHgwJ1N~4A!!e{pWx`?^LU!eixQ=rF3*)HZ3jKj6>OYa)UZIG zoUs5z^S_7r!b*F(He%N@kxlrCEex zA2iJ%j;f-O2`Xwi(eLX5QjN(HHbvJgyf^y=Wp@p zVtL_|17inM)r3)Kz(d_fhES=mO&hLUuSDlkGm1p^!zVo@s~_tsn-7W)%+6XBF(7gGx(OGf4pDfuNnZVe!F=4Fy& zPz0#5&+<7w?BLph>6rzL0Av(53eYI}0KqbW!3x5*QS)F-0sadP%;1SsB1`T6wL59q z^Rc)x6nhmF4@OL{&1AC-14&xOjG-!<(nXwg0%U*%afYT<=pw*Yows>!KwOIyX_?tk z;-7l!sjw&b47`xqa(sovA7+BBA{5XlyE)anALB7_R1lA{j2i|?K?^p%fKn|Cl+`ME zn8V@A0uy%88OaYKsbYaMfRuyNk6WNw-TwcXRuSXso9ws%184({$y@s$@I#tfvV?@{ z_tqjrF7Ls!JI6Gi3R5j;~em-vJ*@Ml6vCMW=>3WG|i0818zDj*l7bsmKO^6(VB zfR#&BNdv2H*OID2Rwb5GCjo%?h2v&GDN`_%GST)jGfc#+5FlvdR#f)-7n`71=Y}vW zj6VzhR)v57z-Phbf6hnPSe95Vj-HEbcs2-xkOw-B<}jBwlOjkNRpjJF?#oa4_jTsd?F}e)`B^^a0p9aPi{jT6p?;#5DZz__Jna&8zW}vLXn8 z=!T=DF+INRc*=dZ7K)z@b%Ya}QI?lZ@Y>a4fi-Tyg@dE2Ssvt=)0>vqLkd`T0U%*f z&uZqd?Ja5*EI%HydGGbw9}?{C9zg!K&%=+6O+yQ#h9Q5`*I#Yry?1wr4@N^9+GM}l z)Ym`6J9xFJzk7(cvA5?wFYgT-*r;b8%q`w(*)wXv@#y*1gGVK2ar3n-1WE4QecL5_ zO=e#|c9|*Y-8XP!XHwD1l(V0GSY?u{hj3%{QLA;M>siPXC+Ackt^!`y*MZpe<|3sZHL7A2(k5-wUY_6 z^5}#oIeGBr=;CwVQqftLuERg+I~l~!oJq5M>G<&6?Z~zAU--V&OCyedy2BB(H@t~w)3ND_vAb?N zhS&m}4;m&6)ay!{tKl(x^Cr&^U2Wa#ecMiDP4#xR*M^sO2jRFjFTT7TIaa&%CY(7o zx83gc`=!p-_gY;`w@}r$WbWPgl3^p|wzs6&Ggx5u3+_Qw+lk<=5Zlg$!mlTs`?DfX zeqA+xztOfjDqZ;cl=RTK_i1ac9%(3G9^G@$^}f^I%_|iA^TVuz#24ygyR+8ZZE`%c zw#MSk2!0n|rL$UXj>VJu7TX$+?)_VGn@amttE!BgU0EHvMHEFRGXq1m7_ZyAPe;#6 z$SlkHU~YE`=ZWOVp{gC{#KIa$oL(_6y$x?x&gN``eB_2?;pqzH{Z?p7wXM z=TB+f+qVDo>V2b^_CCsb#=nns!=SnMqc{$M41dJ2H#yZaspHiR>o0ny&ICPvw0qC0 zH{D7>t3yz$);@JO)fd)T<94TE_2Fv&>)unPUdrRhH6n92oK_!L+NHY}@p*gD2Gh4< zn`N>>bq8KuaLZkHk>Dh+H(dNOTy^dBk?P=u^3R;G-h9HJu!;;!WUNwG*I2_qFr9xQ z*t)+U7!~5wF&bLy)U|)cvsZ`NUHOL|&8*wMYuE1GC%q528$4!;i<7dA;~s2hHZb8q zVeB^Z35M}-)DpM1n<>kE=D$<;Ojb@?U0W+&{ejRPKD8XVq$Kmf4Fw;ycaE&K_RM+q z!0EbU8UpDUE_0Xg*$86x(rvuv#e7b$;>v+vP%ePlz;$EhEcnt0?32t@yvCrmO zBw9BH-8i)RlhS50t?xoNZ$w`l>1}K%KEGxt2_3n6;bs4`OwIx0V|s>P*P}Xa^vwia zF5Eb}o;iQo&*|(Sif{j*Ba?ocuJEJbshyJ-j$M<;`_wvrch|n_dzNA%e_-XkCH03I zE;%+FZNC5Rt<_Mb>yR7k-OMBOaz{A1{3%ypP zymifBIgh$79XPYuHR&T$;t|pKc}}U6MU7({ci#H+UgBM6pV#9~iRXI`N!*p*gwkr= z{Pymujgv2DtTTw=?+$mxa;2u2i?8ci@lJ3-e4R~LJ~xbgMkLVRP_NgIB+Gl)ZpFo% zO5!Q$)}RJ~9Xp&hCSRQ7!#;u?S*05-E~meiC7`VoUsE`ISDRy8BSq%;!2)Y=SZTeq_C#j0-qGrk-pe*kf^Q5Z<}bwP;=l2A z^GuB0+X6S^oWWevGf{f0$yp;U5@~-W2cInR?ES+)ag5LdFoZgE%eaBVw6agUf!i9h z-iHtC@iiem`rgEJ;ny$C^KwU4e_E+)lVFSVo47})vXe1fkGk%IX3h%~@>YCs-PJk% zaLxQubhpUy6RW&-ER;EMcJFYgTkBuke|XZc!*GL*Q^VG{am)Uq>qngDzMOP95@Go4 zT0(U9}MMzS*l)J@)X=?vUjCo;mn>%bZB&)v5!HRk5#W2PaT+PkxriHU zj`d4vd4F-^#p5d{el%-sT+tw$(ztG*rSDeR!PCvsr!jA%AG{e6XB!niw2}KkN|i?J z(?uU89=XB)47f5xZec*b>+MReN{&%~wKbK9@#zWcV>r7BM)F@jP zVeAm|XvKz!wXh#@{7Lp_c&5ViM)o$1AG;^-dE}r}{DJnQdM>aE(=%{3uP*OSi$d-l zzk59wMyp)IRqMCe`LTVQetm4Au5)7CGv!RD>4%!<_bMYgO!E!bpA(Pz6qL*Ie+c;o z;7q!1-HDBfZQFj6iIX?BZF6EyII(Tpwr$(CHNlJ@>Vfi`PBz$XBp!9T3?UXr9{eC<-f0_5Th5$IF>1*ON-CK2 z3d-Y4glb4`ql1jPlZjn_*0u;a7VH4!=a6{&EG-u9RSIe8@p}InWj-};aL=tiCn%ST zJ#QzE    }u(Ez+Pm=_$7?9j8!d~jTGF2jAn?LHT0-tW*y%qR#;{zf4-ugb~99)X-Y zd1-oX&=FHGJ@6yn+L~pu>P9T|Mhs#HU|;+245(MbpTZ#JwMFW{iuVpO4-$K~GkebT zv+T=?zFZ9W;98({s1BY$=)q;|#q!iA3>cD#6h{D2w#VFol1~P}z(*94J9`?+OPu$0 zhTVm2E#&#a#3OdUL4Pve3%Va15q|VhYb;HpB4Qkf-$`(LdPI3F8oq1f!3Bk4aTqza zD=-0(%Pqi}U|A$S?Ag$J9_A^hSMG%)+)t$5$bNjsX9TVmr!ed8(ZLVzYPS$;!-~Vr zIxYlX35tOwam8Z2QsMP4?gVKExl`L7sO}tY*c4=5vsJ{j-9p+{z8YM8pX(P7*ooju zb(D;gq;Zu8j2D)c3mn{SZ!x*u2P^$DVG6!DC5&!gSWm@6`oWhCce@bmm=T*d>Ss+c zXLHISfJr@-m}Zv+5?|*yBj~;Bjxm@Cc;P1yGzam7a+iGUE0J4^;lYB&cazr zc0XJE=dFl99WxeP?rGgdT#sO5c=^hr1QVR%Tn*$D$Q(DAbt@bG!t%w(GXkT&H%m9l z!=%&CZcj06QHPT`1Zz}TJ4v-e{@op3?yS7?rhhqWn?cM+dUq4nX9eOxJdbPP2rm+E zrA2p*h%2jCC>y(*t!#SBs*93;s#g*bW^(^xckp(C8L8e)IP<>Yk*B(K)k87swNGs73n*kjmmv&LJqa4)c zq|3moTl*OTtlbXep$Hk$*nJ5{eT>m(~72|j8 zG}CpMCN+BOi>T-MCb?v?Ow&v`s3m&yTWjys=UYNAMy!WhN@{-_ z#j_+t9L%1cA3hd69z7bkSgPPrj^+JMk;JNvu{R`VCQBNKb>r_%$;xCV-9L(`ifF`s zHnE=ON@j+ods4lav8HCBfuS@Eoh+p`nxkY{6r(;5QQ-OgevD(Pi$Im|xZ)6DgW z+jSYOUy0DWbig=RW52Zf&1IO{vVz0o$rX|4f{*8b+_9-=GY`ufs7o!~@zn!D!|l2T zKdSxHgOu2C_Ht8*^Dr|{J7ka{KtU7=^!WULP6ad5kn#B-&i43$gW!TX>`L1*QPs#3 zo%UMj1&JK$g^X~qq-WF9QCN*+g5M?h$Ghd9^u%h@5zOUd*y5x^LV-O0>o}r>Aer6AqBji2VhhdKdQm3 z6OVdZW1#+AluU0(-RA(_Jq%sZ^b(*lOIZz7^A`=1bEVE$Tt;<@7LTfG7^KwPk{idH z*17;k+7SqR;n)F1p9ZIM&oftMoB}PL&jH6ZIsnhB?nMCuT=(mI&h5Xu9@*i&z9>8* zJVw01aB1GkST~x0vv@5}L zHXCn0QXO96BZ)^;|83~81%h!QHg;{q#KG@O1MXi+CCHXRGJX5MMt*Ik+jT-Tabyi~ z`H@~gaG{8t(iMZ*aBM|!YLQRTkP=hSVGiQD^TyZ7+}~Sk3SE{*_9Wc#VI;@R$E~_T z4k7u3QSOmFdOwzEh7u0{v5#IWQ7vI0{^LbS08y3nJ3m{oxx{MGt`s2cv+C!IIdCy+ z9>r=1&w>Rpn!!gyr%;y~Um06yf!u_2Oc0E8?)<{#^@2NM!5X}pRqIr{X}*BLJnA!p zmIe5DZf!k#sBc}WZ*ApX0hyET*-<4@c$3Xcfnwl~oWeZ;eRMTg-g?{r^tlZo*w&Z>7?5T(EW>f%i7e7GPr8s=E)=bYii4tz2*z&-H{V;v%q z*ge1=IfW{;T?JQ25RY55&3(&~wU}BY=fI!C8(}otc0#1!1Zo zNgiS7PZ`IFrVFw_%kxOa`PYA+f^WC6&tyn|fF=h27$HlQsZ*F^K#z&s|Wk{NIJL% z3-<2##g3r_nn(o~^%RzcW6HcdPJ-SkS*jeW;sBa(T7oSeJ!QJ$Wx*PieYlg*bKzr9MCA)p|NA5VQ6F02AM;nDTn@r_)74O z>I;9@;MSm@G>)}>_`T(jx+VQ;$0f$>)hx(tzzlvG$U8Bu;WGk|L%d~#=^P@|Ky<2( zHG0?T18SBZ4H~>56{p!-%3NOycpX0zK9yZ}-EaH)g#6uc>z}Rp-d*NcYow#aqkjpE zp5(9!=e73h&$EQ+{=@+4Lmv>W8KOZ;j)Y7E<SgH^tEh>l|3@LiEeQceA}GW{~N)AhIj0PXHsLsPlUlu)RqPbf*S&lTi}3Z` zPen?MNg@-vQFjchBLwBR%$GsGXfk+1-~X z5YD?NHq%H1?r;83E>~VV{>7tk8#2BE_4Ai~qF5D3n61jgv(fxKuy#3C>@(~j2Q>L? zH9HR}WJ(RQzp{Q~{GsD8@t*U4=~AW=&!419i^yw}AyG8G#mc!`kt9-T$0OkXIQ@nO zUM+lSGv0hSzt+x9NleL1Ni9AqIVG7IdnIj8!4sbm#=4rS7%LyE9;=+IOr}<#T+m!t zEp;M$A$z9U7QbA$k=zCN(DpFgG2fBj`C(&dqgbh!zLB(&v{2MQUM-`Y-k_?H&Sxnp zk?265g(puZ!#A2+`HSl6@Y!Yi%DbSt*>$KFp*uw#lMkzcGujEClt7 zOa*%A?A|P}4lc@}`!z=;(Z!ue(XzfCm$U+?<&og|$6EgkJBdTymwMyLTfN}tKv@zl zbMJ#b&04iW5t2Zm_HdZ8(x!^ilX0q*_sK#@4_GW%A2k1#-z!2u=a472U+7|wHk#|@ zZ?}ykA&PecrSbaA~^ETKTJX2kO?v zIpqgF1V>-B_$@fCgw5g;veW%J5Lmb_FTe57Zu~^ey;_*$EEQkSE4?lew{3eJ$l#Vg z?y1BU;7^~0@Db$)Z5_mWW{+PAmOnL*|3QA;Fpba6+qpoATZQ#!ycFc3-X4s)_6@jz!}H56 zA)dfz@5^nwSoF}c0bJ95Y3YTn*SB{|sF!xhd)GNLM9!y3#|_ji+-7pf)ysPER8eXU zk@U9iZvKgFVRX#A8D}W-6fdlq&7I}|oXoZ5VUzQ;eH!71(=C_*Dno*M`8o!3T$Y72{seEohDq6T<>XZyQ>MI|yc$)D9=VVSJY+BH{=9PA? zaZP%C_>xiBQR(>8+~7%~4H>aX(w@cdZW3cJf{$C3TGuMYJDgKS6}nv2UF60{pBMgD zk4Suvz3ttvn>(^SNXk3QFUm{Tzg;y4cwdWmc&PRJ@)d+X2t4$1lYwhH+^&1zotk&0 zH1~^E#6v#?0r*kZE>mn08MDECCh3x5R2znH;=2YMPFQ(*NlZ*)^$60nOcTZpB=Ivc zh#JyRl}SwX*5GgneXsWM?DCRQ6=EE-bE!{xrzwqjNUYfExzJqs$A#nAMK_Yp43){# zza?TsNMXX`^7|_cN)1r^fd`JQbk?;FwH?w|h+4Q$`YHI{P?vYm>W-x*O-%!h?_J+FO|;E4&9<2FQ3=#=iE)#wem7rT;e`2 zf35Qmk*HrX>qK{MO?iYJ%4?lkz;gOE+r>{(#+dOCDS0U)V15B7fR@fg0V#R3nzvbn zW;O$vq`QX4UkSnch<3SfC_I4M?6UFXfGOHxPMgfPz|)3tZW5izK}mTOOPRItJ`*p; z-|#xBt8(dj+4cEmlPIu}-F@AZjR^n#(B%EvxzT9%{<6 z<7DWK$DVa<#cXeVU#ZSVF}TZD$e(7eZ?Rlp zGC#sI^Xtq+qmzd;_VE-ixJZF0g|okh5||4$daYh|wclW-AUJPNS_&4-#MbRO({Aos zjw{Wj5)2-CQvwezPUYN z`TyW2=JWUJix-L&N9^O}z$N7j*|gn*h+T=G;vXX!VP@{I5i7v6JJOH^Hv+kCv;f4M zvPG=kU-oOO&-}@l5?Qjfm9 zsAg3WjPvB~YYY>WO|1y)Qx$zRBuG%E(voU`eMkQ3X#>m+H?=(Zv)Unpll z+90n1Xu-%ZO#DLSy?xt(w;;JtuP=~XNJjm`C7}ZTTi_kXF99c-P0s;vAHe}sS}TED z1x`P#U_C%Hhi+RC?RG@2cv?=sGAe?WQ9CjT`>S`J@4HdNdOsYaU&0K+dhOhL?G+UZ zFbn2~tRk!;hYu9)%!(w7aPFP&UGA&piPYdsfez$CXj2LYExnYt8C%ZGFwNt*_Xc;Py%%x$2 zr(ye@YB{=-v{0KjtU2$2^|zJam(cBRViUOjIT@kPkIZ5Ui0S-CF$WUM!{A5tkIYE> zhTe2J3Q@R^wV@>V{N8lAXyVQM9J!@YW)BYPYs$k=Z!5oWipfumXv5N)WC_<}*e-cl zJ8fv!(~~&f5^Eo^fwr=;S&Gey)Yf-@-Y*H%q>2>hG_woQ*f?nuos;ECA71z_#{pM# zuW|YDC$pBzcS$B&ONGGP@>>?DaK3SEc6^|Be)-SR;o_Dx08puXZb@NzL%F)8lfJ5G zsV9p@t-N~Xyp#NZ*;sww;+frDD{-TuV|2}VBpA|;R{s$UHPXj-ec{5IbAs`D#SDd-hsESAF=_Ompm83$8q=TvjGh+}XwUL;(3#9!VNv1g{`&p_T*g8ttj^^7w zere&*xSi*Q%MeU5j-K_DL_vt^8!u<^(BS!PdCovo($4)O8H%PaIsC% z0xYN(#4eMNYzdsip8D}e13d3XWR_pX*?A|uO--il4JW8`OkMFJ)SQ$7iR9=vecQpq zd-wBnZ9h2|&vRZ)zDl3u?78`w1$ZEi6mcCGFtNFJ8)i>#R6n7?b8W5jD#`;1Y~L1i zDD8~rod6iXckzRwq_wNHUxxbB`i|3s_x*>oRD4vZq4}~1j6SbdO?F*;X@eWpG7BrR zo{=eZlyn&D`g+w1Uk=pDCV0Wwg!$UfPDMex*6dlV)S+~nyM zR5TIG7}`y2IJ@Uisy4OE2Rc$uvU&JbgL5>sp4mCjLk#sGX?3!&FHV~&_sa|RfT92< z5fVzc2gfSz>MRS(yi^|%AQA_Gl8K568oEk~%Gw15Xv)1#z#>Os$;XU4h(*|o5<04K z-GYQ^Mc6S6>U-c=7)#<_5PIUEii)Fqp(0CnUPA%a5pc{jiGhlSI=vFDueI*ZvarF} zN0R+pC4-sxPkHh|6||N2y|GlMo!Xq5f`$SQg(AN4f;M=4P=`dIzoLS?h7OC9poL(e zVr@=cUPl?0J{rhMU0j_;qFJ>ppJ|dBT^U^}pqK|0QKjFwNLxokUYV~u$5FQk zv}er!5Ex`L3Q7YKtf(!Fq&7)SMXv%YRaRa`8xD6g->J+~KR$MhIbJ`8nShS2oScwM z9W>Yj6g04?6~nDzsc*+nVj-{`Uj>GVNH;%Ta-i<8enr*tgwYr?aZu<2+Rs381Q z65vx}LM|cBX>=8?E$)@pmol~BBIzP5YgywpDlx!&0?nF#?OQroLtDV`g`42hw?UwC z$PA}yo|x={Rp7G3Vt8zh1CT+y*%I8=O&AdP*^CaEcr;g~Wl4)>L-FL^(Hcz7nTURUxL>*l89P@45hFm=P0*pwOh4xXd4#J-uvV z3e%E2)6`6Rw_MW3vB+gA<;xpSDp+q9{}e+4A-d}lKwLdPSd^VL!szP5&ZUxN)wITa z*nh@UEDDZcmIfT?;}>}K@^3AQe58Q!l$BRPVXr=HZqo73RTI~Dy*w!lUlCVD9Chi*V)pDi#1Zpw>4 zLX=4p^4L-y>Y^m1lL2zFU$zBH9QKDr&@{)25|n+qem3ZFr{Ct_5<{@kV9tvl31f$C z>%`eeJ$r-@Vb3E=Me7eUf;2ws=MiL_6_`l1?kbqEc0#J`u)5vDrDw*F4~?2>xb4fH z$dF7MGcPj`c%+O}bWnPt5I+WnMJ}EEx<{rDw;w>=1sKm#jxHQ*C5d_i6Y>iSW6E^> z%E;MEv$p~ib2G{k2>Ft6#<;OTFL0X@qZ9<4DBL$FT+-XB(+P-t`BELrNtU!5a@{)> z_Yt-0WYTlq5hv7&5$gjp)`c<6lnOh4ZbtJR!dW5ia{U`ktcILNPUbY6)im*AE9(Ba zGAn@6a(fXyLb|C@8o-RDtwZ`x<%L)Jl>rVU)E|M1=!GWv6-kBG4F%hIgN ze3ueIq#rr$>}%{=PfWgx){Nu>K*f}!6AjKkPt0v+yAe{ya;CcSNEmBljw5#49{Fims1gTO#P^A%GyTPBRd&2PbSC4o zEp4QPpG;I~(mbgMY;`63%jENYM?&1NH#7VbH0+kVDe$bq4Z_3p(%ETMhcVE50rRQJ zyQEH`)7BV*XpkEBPzWyZ42!#K-7L!>qZSKI2pSF9v*-8Js1oZsq@fPTc&_AFAP?Q*KdA{3P0Tc6T$~klJFDp z7sinxPn!p9@P4a00qJZ~>3Mr)VQ^kd~%^Yf{I zzH`4>g7h#L+)#a_R`BQTvt-K3I3~jLBz_N)Hkbkr1FoWG>U`Tquc;0jt@pdFP|zB3 zOMy7YVH}JAl|jW3W!-HDwV%hY_ph>~fCwwq+)f>Rka(pwJf>c9w@wz*Xst5gK@=LD zGbx=FJk(HEd3?{AxZD4c+hY}XSF`lpJ* z#k>ZzCB&*GbXBQT)?hJ)tpWcIeaEu49P3UK(0=?9viEc|fv?F9Sw1_{#>z^z6s!uW ziIz3_)TG_O$W^|X)R2MRaUQs2OS)MD)@)RngrwZrdnO#dxt2-QaQ3tQO}iY#TUh0H z^54(V+_8fAN=PS<^ex_7#P(x_35KLUtReOgjta<0s%mZOjX!E%#bS;QSrfcQCu<@P zJrSfRasNDy1>P;^UKie%GqfQ3A6yD7WUhS z`+I80Qz(OK>Qx?+R6rcxZpURn4nyCV#k| zL5=pm31X`0es%c7@EHn7yr%sTyi<7$2v)m$BxZx~#P`osTNcDG?I-yfe*=z@dy~I@ zJtqpi0ecbqzb3lk_~`mS&)KVotk2fI8TZebyj$LNg zSeN3=cJOl|L$WvHw$9wuu_pQL^^#89?9J8O$Yx}9aXXowU>h(L{HwEFnx(#0sywy2 zdz|bG*ERJZyiK~d{c3sDB<{-~S@LzQP5SQmgoXO6fgygvSRPFNn8lLa0<-6Bd6_p( zeBrgb%#}=Uj#u&1q?7cut}|aB=_GrbH%>tO`UGhI)!Lc=!?@E+thHgE)Ym^s&OG_3 z{NiOquWaAxH1jh2r`JJD)O6w-qMm5TkS~lEC9DgMac~H~iTCgB)-hAZR*0?D2oBEj zv^w>VHAtua@><%jN$fuY<7;2UUl^JZVlStMOFWDjYLdQWubw!sS`4pNNUsw@pLua| zDtEqfBiZx^-JT<@Y=l2i8ch1tA%yl)e{~Us~jZa^${LWQ3&$&#edj^D2EI zfCDybJ{?j17oDaXL4j8t4tG8BZk18b)`M=6Q9F;3YL&aH%=crQyD6yyHJVp)>#su` z$Fl?L-31&+M-J{=mkfI$a=YPJy^@1tn%7jIPg&eP;9zA|WH$vEMG@ERIGRr5?wu*) z2FQ9R3&T?#wW4{g1?sAd($c)f0(DhKi4*aZN2O@E^+~%j1rf>xN~z?1KIqRkaC62SaB0ge*+zBT9}fEOSDwE&nv=F4F4+v`QR+rVeR(4{%Huq*rckaFMmIGM81(O}KRlx1bbbvav>cygLn1@dr}I`dpQx-&{R6Gvg?2zz0M zQiV~_o{pRtWnKyNCRmkx2@|qbAKO6tP9TkRfi}6xeWg$;@JLIt6nNA-#+NujUkmF* zDj_M9B5z3U)HhHp^uPOk?aB%Nk^d-J;aa3SM(i7uvp|trWli>${eJL#9@j#b{n8Ls@x%< zj*fD`a2t@Vi_}qI1<}!_>XW6m8o#%&8FZvajMu>J&q)MlM##va4q?PRu(41~l10E! zT2QcPl9$p*!cdO(nAK%c*~Tr%q4)=ha7sdx-V*h?B@R5suLz-lAu-cnA5zQ`m6|7t z^yZde?a50P07;Y$Ll9gNSNznph-<5ecWn(7BvZJ7&`Q6tUDESICCTd&u~bNUIV8!0 zB}m#}kiz-Y{Q`RE6kwpHH^6^Yf|r6n8$P#r-oAXn2%PB2^q~8qd@^==O@RC-F8Dtb z@BiY0b8vG14;h@5>EC2A#pITt3dZp3QpezB=5i;B zr4XNoCsIZ#_ZDglLsX%B&_l=UpxxKg#B%j=J(^-b5nn3Y(DZCXtmWHuAbSg%%TCy8 zMQ>8;0nYHnONN#yFVu7p?Tw(kDD2JYE9lEKX_7>(k?ICPdP=!6>8BPebQ_0ITfy z)8t=KAp<9qe{k|2p=#mi^S1UKr#wpaP;)i z2{PIQJL6cW%=5<^KShhO{+?e@XBV+yy|34ncbVE zt>XzwVtMfQj%VAb`svS#&QGh$pG{4-=GocCagE@i{kRVzV{k)<$U?dlA|tm|VYEl9 z>z~0NuF&5%bz-k}c9}GQp=_uI9InrZ&VbL0-Fk?S|iZy{G*i z9lPi*t2*>3O`n6pjFZWM7*&#k7eiEH4CM*q zd(M?19wVi(peh+&xSmKAKuAIuNh@09BQ~7V1#$nSJrK(`&)FtL?;1kpl2|HMkWN$vG{-RUEKAu?nT4cnk@En}8D`3uBWZ==N zKn*#FYJw>90QN#f;u(f_1oZ&0;azE;-=W?WD(EBxzdU?b-zR>D=YXie08t1rhjFTD z0VnhzsWaDTjJ(dhS3ZY7XKB&gkVa>g0TX#K{6d5qNZvyz@oZ!GhKo|Qy!b-79 zgf&=CzP}1y@`$`wKbh*pk;?B|;xUy$bFgWi$gkgxeyCL!3950LB8fnj-(z1T|99mY z;Ar9Lu{VXHb4mAMcA14${kdk{vbg%y89Blc_gQX9jFPdKOe@e-kCI?UsH|L|k-`gw z>2eQM<6OfAXX@WlNKFtP3O9bh6j;B(h zxRjmdTG^5mks&Y`_2fo^)arLfGGb4z_;_ViVlXMte~<`xxQsvc{iBg4MpKQ(QvAsMsihJNO=uGnO^C^rT^b#KY8a0pj3Jn~(zqr83iyTINT+o_R@X#4uo70lAW#}wExSFFU4=7YclceH2IF3wL0C@V#8_=dFl1tNM^I08X zo3NTrX7H76=r?3iPRNtpW{sd@>g{yvLYFktZ+Tqy+d;1iy;^O59e@NO{xW?;x`m9Q1+`JFB5gkvXrG?N^xDD9|M%vS;MgOTN2pUxy^vZ2IDuEW@ zAoP?zmL+*(IGQioDi)USB&sMM<+rq^Kg(@jgMk2ulri#QU+ui*3zaNGOK|_qt}Z z&Z~<7pwJGun+QMi5L91SK*v~oj9R*aM)bt^Ea2^exVnZRcV$JbKIP^O{Yt zBW}zi_tgEK_O>&_z!3KHt2g&U^>GK}+@D)Ts~9s|k1o&TZX6iXzIwbeLj_x_A(<*< zECZcNux8u3A56=y?iA?}*(UBSVvalp5nuD8v$Z?_I9=62Y_d7(^L#SE@K@HPeM zxJ;nC(Mm>-3R`Zj9ZL?oU@VsMl8ul2ii|VOMNyCg*8tC7+PKQ&x=N?S#Q1JUe$hx( zDxBO91Ou$;pk8>49}m49=}W%j`r2;n&qDKp!2Y%1BfVHYno$xEpG+9bo-S_?o2*~k zng#VK&lFx)sdm;pCd?!NevkxfMGAC-5(5sjlnK{QBJPHR{Vt0LHz-2-d@ES+%oNeV zpTUxw-_Dq6d!^A8)59O*dH=B`nfXfQP3}|w!A-Pv=Y`(ix*i=k2`kMx?e}_w zW6svxM}8!G!alr1bKh8lVav8{+!eV2&)IJi%sYWQ>Do_vB&a_cxbSQxk7W5YM<4u zjtA_m&)LD-r9aIG#JUb36+R;nrfubB$3-JJsl_Fl=2pm4^>YYQp=K$01}$E9GFA*d zgPr{h;a90f#SD#Ks1(}YZAKCxbuM#d7TBt28c)t6)RO$3dQ3&o{rh6H&L-|TMR!7z z@tuHxKC6WZEHhYL#ERJ|{w#nl@_M`bYv+^r{1Z$?D_x2QIO9tj2QuV^IS;fYS=1*B z<35ATwHjUO+5}Y**xGD<>{>ZntX=8p0faQ;oOox_E)FmDzwmXTOugO?MGE-rT(uMa z*j|Z%Kf=0UA|sEE_Z00FszABx*=QIuu#M$C2<=c!Vq@H-b1ub&ch5$&;E(n^#7nT^ zOFc}{?==kUO0B2-5>4Q;Js3kC!=*)OeA3+_4f=rDQiI|aym9XiDYK{5r=SaJU+~)R$%d_>f z>&0xCpEYlk=^P({AK-cX)rh(_ggI?6*emjhty) zaw-p&?GCh-KZuHyW1}fG<>_S^|A>1-s@KF_vse@J9x&8xEXWch1Q@q&MDLdtDEs`f z#>gf~KcqKi?GS@?|HApTt!>QGic|lZ*vB}V)E!XWYuEzvNu^QfBHR1xJWtm`{da%^ znJ-b&u2x^`Z}WO^!t;1On3Cg14?U3<&qscuV8T;xHVSv`>+u)*=Zr1R80)*VEza+_ zuSlKQ{vmh1=iX9NnZH!7&0P)cG?ku;XZPFa<4npvi-rZOqd1CvGm4x-|%ekcmebCk5L%qnHnfD z`P}jQ1iS6CxRJlTL}^uqLsZjHQcV!7wt_p+`r^%lmnN7tbI&CjtIfv(U1=A;yPNdT4E(7R9J{5I}Ywq|LD-?v1d z&h?K1$|CSzvG#0N&(u1z_VNy5ALY)fC~Pf#Z)`z@@wsfG_=ERUI98IC^A^J&`Qq!x zfimS0d3d1;(J0X#UY|LX9<3->IFUhf7`|*+p$@pIjgRir*VZPc5VYP?qHX?=o8Irg+b0Hsg$YF$wp?^|+4gE2V@HpGq?cC|GgrWMM8Axf$@;-ku zqfgp>Eaosul-`>==cl*TUlhECrub<2RFmeSwfs#)T5u&*H6^m#Mx8!VJc&( z^JIKkDn=wbq;oz|MI&KCDnEx}M#vv|*-xef^j zj!Jo)vvkYLFe`Vd^76_^j%J!iDJ`6H9WJ$P<@uJ1rmj+1jnF@7X`4W!k2w!clAoOS zl{{r0YPiBp3yYfdSRqqEkCBg8=q_y~TbqGgv8}3ur43wKn~&_{IGL5e@w%m?BM!{H z643^kN11TV*f6V7xS$^*?347gn&;;j?Uya1k?}5Pwm+BJl6bUmFJMWm#A3D35fy)H zlOPT*PH{BTyKr#Oz@2Z}T&X5IQ3sf;m0DTqp5=w7C9^N`Y(7rPj0s_e?P;%^%()3G zSmI@20+R#^}c`OM6mYUlvH}Ft?MyHt{ zTr9D1HnuXT2ctqK6B!g^GPpRPQ2C*LmF{LZ+@{NG2M=#hx$P*MI-s#LQv;E6Pvw+EM59QG9Qr z`Eh4SkyI{U^QytAdNJ->o4pP+m|FV24qp;e-Aie{N%MmLWRy{Rl85`-kL#g$38~I5 z6`u(|<|JUB0*>kE-^|>PjS|;qs>pN)PRxf7*kgv1AO^M0&4;fWN^*#Uqsia}$C`g@ zeh>$9kfsPLMl#FyFMlxNDkD_V1|=s4$&Ujf;(RIi()}t{)=%tq%|S89zo6UC02fj( zhxj?$`qpvV`dg8>%Gv3l%Ra+URIOBgjJ8UNAyc-Y0RZ@kym&@*XnaPLRu+&DUlDLJ z`!go%pc7At&cQT7A*Toy!-J+VF0Lf;L@i%6FAbl+S@X9gh$pZS1rXVYBJ-EbBDn-~ z7SXXs`5RHKEXZ)H6q&aye7M0^VAyq!lH7Anlu~9)PEevrK7n?5b=^N@NHwRb$Z#AL zk+T{Vd5n|fevSJb#gLj1Pn~*_LLPso0i-x{X=2own^0cFpJo2bZ~5yURgi*`YrM=DVepTcQF)!*!Vw;V!xE0cWyd!53ow}P!MH&& z;+T_n(L{SXv3CmCyX$*=V;xCMjLjNx21G`-NszLWNs}1+iAef6#}lAX!g9yEjVgPo z#nX71>Q|!@qtziB?2!d`Q{AE>!JzO?EyW}EsTod7dfX~VSfQvzM8Cg0?Psa1ydlSB zeOp|WEVC_WfVI#G_7sAie7V`lnii|Y@J!zAa+wQ3)(w2LxAy7k? zi485g)_A$%xL3DrDeCEGSQGDSNS6G2#%Brs`WAI6Sc{N5N4I^mu=g&ZC96V+qP}nHoA;1+cu`}M(o_Vvv+qQ z_De=aM&yS)`9wyXlfUzSdX~d0?RzTb^G5UaR|?l6vmWiKGi2Y|0S`A-C@U-|2ac!6 zB*tMeH*i8^QaY25h*<~DUK3{Y}Y-?0Vc5gZVv~3@2q{lnNw}NY@2K@fFb<-R9u6A2d$*V&WSXV;7c1GLjBLWaCHd_Y98pK zYo)d+ycv$ecK4!Mi}kq~n6h2%@w_|89v%3iNzIsL(`CIaSmmBOhG5Qi$qfCDqjY%-B*MM2luT>oGgv#s zvMRBQg%Ka^uIIhj1dN(|48P?|AX1f62@VbLYzk41^@+3R-!LQDI&H3Xd+6++z1btLG$nJ|IR|g)g*lPfs?b zSpc1TobKEJrMK&)qXGkRs=Jo@@X@d1$=b7oJPAZE=B25jX3D+}V*e^A2ZhOLO8j&e zOLzA=ZKg2S^H2Q;as2tn#9v+?;ZkQ}& z+wc^2#wBVPWf$86+_3p;xb8mI6+zl~cAQ=wL!(lPM`ZuWeIaRS$zX5KIb8%J7A4CR zvw0v`MWpqr$umQtKH9t|$rWR1-;%O1Jg&Ct!4W$GS3gV7nrH${4Jky^3h{)Tq2GkX zZ&UyuU?Ze$SrJKb#HJlu4#{FM%H7qCXpDYwIkmGELztl+WH?{>sTyqgkYSgaIf}S3 z>Nd~ryzdopCSG&KF$`fQWxp8lf^l9cJESvv%kXvC#cTLUnk^^eSPkS__&GRbw@e@w z?KNbYy4wl4yWYl|t!)~;K}tLLOMAuG-X4)z${e_~(+O$86vlZlIo;ex-tH{U)k>6D znsRNXjKiKZqS0t$vMgs%zUW+j+yAhgQ?xm9Xgegfd)H|{GW~mB_yeX3X1jbJ6LUMs z$_OiUcKmT}ih}yUPC8OLH(DarN~Tc~VFjZRXTK{&$-yDIDVjn8Osm6rUu5N`K8ktu_3*-^vFNymzvrFX@vfI+5{MO)N#4KA)i>Y0LU<*ztJTK2!z z7o|mW)H{nC8O+(mRog{cZ2hsBN-nYa$#Cw}9qdVo8yz%QM3HVEv`ZX%DGznZi0UQp zW{wGs@ozFi3Sd{l4xu4b0-i;XR_%N&XTTPc=6r#<{hcL;RJd6dy6>5Aviqm8M6Pa2 zX_dlL=TaV;l@c{DP4t@mx_$+_a*azX39d%PZO+r?4RyWM@Y;WVMNYZ9{7h)_?>d`; z$I|)!W4kK&NP>z)+KT_KvB{rVH6=3-;a)D7*q0fjB%Y6pRx%5cnF3VW>Y9feOMivP z==^D;T=|DGy1^fO*DREuUHB_hD5QG1h?7UP*pDn(ZQmU0P!nma;$w`ehjBIEMilaCr;nxjGvT0CFp3OVtm8D&=2ANW#+m!UUPNnu&`yD01orOls6timK zTs3sx%coA;>psa>fhS?_dGpCD$FBIoqg?>So}G6B55Z>vA}V)VY`OBz7>I-Lzj-mv zgMz(Ho+O85o+NL4&yp6;lI1ud-(1(pCt)a0lbvb>Mqbt4XjjQ6Y0r`r;XP@dBpzAs z0dz;Y;R&-IwMlQSvZeRB6lk_Y*U2%?Z+P!667Re#l;O4Om;drSY*R;i{=OL6q@LI} zRTf#?RC-Sex5wh@Oncq7NL@tzLvJ1}`RVZN$Y&m?><_IB61eu#7lb;3 zPp|ds`{ElWCKSpuW}K-<>s$7Bw1$FU+P2uMjyJwbxumyluU2$9f`y_@oze;y0!ehU(#0%l;$pu=hpbko$c5T-qgeTs_f>$es|-36%2f< z?h>K#Qu~8bdeI9X0+cZe=nvw)&S#asYAs)wg1>$6-owCc89%mb+W75Am#RE0Spre9ZQfS7P4#L#lsB`Ap8&t zuEWyHToEKJ58C*K(zu7D?4$ z^tmKZYzMmS5gPWxigYtVsg<>_cjsJBxefBsZj!xi4VF!%kFV0M5SFd%#v83hZP%01 z>zNDf&Q;|_7Sc;A_+0s=)beGS^Q8oKrJ}9{q$c048P-bqB?PuIbhp9)Q$F8!>C>SX zw(=^p$1Q)84gOXz3_-{VK|5cN*gAF44>R-MvWI!$_63A7U72 z1F&c*fWctOru|j>BAs9p$~LJy8h|Dpd7M`0E|_*(9*AZJ+(C+gxlP0PG~}FdU@^(u zY8)Bckexsl+JG|`B zX%)!m>so_Q@cry$!t89weS?0#S7etyaH_SB8-Gg0Ko&2na)6_q-g8;l-34+gBb{tE z<42>5BvZLaPC7KxiX>A7(;=2S{UD)=*}$60^Q2j&eDKS^Q94bRPlsE$a6Gga)Ss=5 zyL8;8#`l_rR#IVS!Y_$x9aoanZvaChu^S;)?$aLbQULW$Jog*RD~KZ;A@CNGv( z1REBCbg+j+H94LTfs}7Ta2%mg%!edJXC6aY;Ri*gG53R^jB4#?FJiU9ytAk61-tW# zvkC;FS+lp4>pu#(q^Qiy1Ycw;rl2(}OQLJn!wZ?R80VQ|?GqSP3)Ar9CTKt=!iu87 zGbSTYj-eWd5+i`W@DJ$}M66Bzf@38>M{0rTIk!QbdGppOE4|DZzhYAJP9E`_Ks5S{whP2mhV;VdeNIe*V!2 z1`al60tN;)=Kp`<=iiP0z4-a3C;oTw^MB`B{x2E4Y^?t$@e@C76GVU-{QNK8>eTR; z<}n=usZwcT+lidzJID_;DMfz*TCaBpgLP6J{+>ymP;Eqw1zpW*ucx!9lfDH3i&K5p zNECig%w$q`fnww@)nOg!%>-(?S^@YPyI`B z+$P9H9(|vcQ2NDJbdTbY$d2HZ2`@Hk?fWa=(4KbaCm+F)9}GD{udi{mh?@2`#&xLg ze^)nb{|QC@XNCNKP@DhPLiumK4FltU@iy%L;cNb*X6Tv!VHdW4_=Wu+lwoEeVEb21 zOw9j~%s+U;{O|gIoU^jC{df4~KPvja;+Ov`jQPL#u>WV?DbxQs@0691<-g#Ur7ll> z<>5zm-s7##&b5p4EpJ=aPR~S{0U~0Y1{fsw1LOoGya6!KMgn7S331efIEWh=Wh6)% zh1*X_nqpN89aI|4%6gIaI%Vs5%lQn|s>@nl#mUh(1&4bs*Q+a2@RQ@`*Ds&%5A>_6 zsdOeY(-{uOqpbAy)61=O!Kk9xI^p%Y_VV+CMBi^7!h_ZzKj*;~UHd1+QE6$w&w-Dg zW~=?9cVCB7EWtLSppzKuO(&Cct(a?Bf}vGW@xO4tX=J8n+w@?5HZTG#q^*SdcwZ%P zkLZTIbT^K+sNOd5wHUTTnaOO=Hs_kIpw+x%<5WWHKE9@9)SOi8*yw|_6+_+Y3oRU_ z@)Cw0NW{16sw*2yThkAsksEx(DX!0KPBp#0-_(Ar`DwJ^_kw&=;1iKHOXe7GM60Ie z&oX1mn8MMi|8@yoID9g8Z}k51OH0I=nxspkxBqi6Kp`@mpHN=B+i+*GV5Y3i?6`cv zk^E<~!hMOQ`TiW8T3h(b_jP_#6j&t7l&LO`@rn0r0Qd=LkBys;P2OB>?Q(ml{HF7a z&;Qz#LQEh!V7)`s$RsZ#`T0k-SPWibRk#v9g|SHqKR_@|C4RlI#`8IQDpeR`kX(K-+^vF%qR$&AgTY#Up~J z|CA6sWiho`nnX_+LN+=UScgdQyvJ@U745d{F6^3Ub?XUfL9{_H!-B`KtL zhBb^+{s_xQ;nyNYh#5RKKuK?_;zmW>%9+0zW*otqj|8P>0jmT&iyu_0!dGmpHk42X zc?S%Hj=FZbQl<(h4(v)m6QQJs$)GwB2ZuQLQKp76A`zL02aA{^iK;CuW5iNe7L`36 z9STI0(1)h`Ej5LY6cX$&yV_zBP&blm61(?yDFQuhcqS4b>jjM*>)KEMgs^V}IX~C2 zcs^akzy;q*^q;*HRmyhSAJE)V^q*z8&y-Jij7$>;iJVxbglZ z`I+Cpe*cnWoSBLoybA#y?pKTGUau+Ppjtf-Ju&0rUTWc^zV74mcAGZTat z7S3Kjj#$}7kG!hmXrs!&ce}h6wEbSo2w_juqiSIxg!op2ax`^w3__JX$c%t#fJ_er z&WtOp);*UAFB_3=wN?pCM;doOQ~U~sEwm>sNrESp0#YR>^cYK2cu5gd#YGhLMXS|r7dStl% z67@&S`5n{EZu~B41-Z=bb;*sS;AtIB>L%8<^7Sc zCy)0V^lhE^hi&}fJoH~g)nFo2$&}? zfh=-L>S?5|MRal$&af7>1AEB@nC{~`Vv5A}%U{9bb^`Y~I}sros5qD7&0Cd8Emg)p zsVizJGXhGg&+L$FbY0W~GS#YV++xK3z1FvoQcV4$;fjLL`?{)Kj-MC^uqLQwV9JaI z2@2#iqtZ~r&%9(m|AtuFrE1*k=a1t(LzzmOB3FlOuJu8x?nXk*pAwN%v;*X*?4gw__ zit<})epzb>Rz`;EKM!kke(N(>f0%vzVB$ zH1FD77Au{fm4sMX#g7O+7%Ue8euD%)Fh!4>&zYLz6k=8VxgH_6x?~f`h3Sxj`=3GAE8fRl7a& z`#v2Ax&wwH=I}7zJqv|mJ`*Ot1I&_B&3*=dpJX=p8t4(O8OwL1tXkUy&X+l!dwp5U z5oi3aHyAmM5oXFpj6&2%(Ze%&1@~dU3^nqpd-uN=f;4@4&tCyd`;h$_UST%Sq^= z<%NI&oL3D2`ZcoRw;&aCU$-J^Itw&#2mA0FNdMze!m}{#^5!V-Z?HfwU2L{-x z%x|LBk_l)$6J2$&K2xanD=1{?bTVVina->!&g~q9{g~lr&QOurNCp~7?D+OVn+VA^ zKiZQOij03Ek`)_N|J$nHQ6|8H9&nh9J=D(jjCnlgl4+tX5f7wem);V>Vu zBkTDrdNfl2W80&_*I;CW#>=gP^@Pes zYoH3>`3vM^njIg`lpT{3-eaFNy(X#Ud)k5*}%uf{UR|gxmz3l1+8gZt^ z@(45J&$I{aK%hohVyu!V0jg6f-$w=+#AvcM|VoXGuhSfgC9g^cL;y}!K&gcTs zEFGs+hfGX?3*){`P+vS>a`cdck9IOro`uajoWrkkRMiba`Q;Q&5Dp_$O-s6}bwN^Y z7mD0*AW1_Nko-nKZ;ELjUT@{>=gyOah8p1a1d8YR`(RoOk>P#@aoe6p+o$s*p$muc z`t1}YG`A;IgW7Ri!nqpVdD_47=Jy{z-q~GY9v}s(nZEcw{%^pp;|GZzHtbfL(PAMDlw1X$^^xS=7#0>F6k-FH&{eTXK-k4y|TW3)a-xQ87#g-?`Cw?P({DIH}8 z+tBdM!TJecM)wFuiz25vvzGzNL_?PQP2EXsrzYXu>=lq0aBmSkLc7-2y4bEv z+-zaM47X6W3~E#K8zwhmZv-Gt7}c-m=le?wtx#A9A?R;i|PEhMMoIB8s(yI<-iVuojA@z&0CQcs+^rH~871)H34^w)$2n}kcKppDD;j+~>Y9czK? zW`N@hd<~ljF=cW)Bk4;xy}%E&cczO(GNV4o#NRHqMvK3XLxkv215gMt;rr=7X<_^^ z6`_R#Q|t_>*^Q`1q+=Na>LN9B?ivh#zpk#Au^an%C7BoxY_<1)m|@#^n?Hq|yXdqU zJl$l*_OP?9dOXWKPi@s1t;8TS^5L#OlqS!8NtfAdJ3F5rp`*>JHyd5{H3r}DAyRJw zGdnGxlIEsZ*hYN5Oa%~i?x_^gVy*B-z()UKFJ9(b+E){aI_oDjI+cr;W^ z7YMa3=YiJ(*zvP&`{lgr7NEO%&7TDF=|FowngFtIJ86KJ7k$3rzC95O=bXG7mZq5O z0X?aKc-3w|MdD55mjn#%jexJFk_qovA?6VDR2?A1%WeP~ocH8jAQeE2AI7`mjZ~_U zvlk7AkJC9D-uOp~PMMLkzDa)}S$peu|J`Xt9k8O#D=&yc`SI)Sq;R|Ue6ONhq@5($ zM9=#%W9rfbr$n}llfjtFr@8R_3;KN4CtgW8DbPV3-j#`gR9M}iw+W`u4ROp-!7X1H z+#S2l%5R|$3n6Q{PXYlr-v^3tvB+NwRl!oH2kwpCl!+Z?K~MlH0j@5y2r|zSOfR6xjKDtiAlel>-^(?W==A+3J!@AJHKwa?8mSGIe97VBdi09H-C}@$axCOUYV;$=`LjVZ4)aEl4~v>cKmXUn9;Cy@cPFz1}aS zu3t~{_}ltV0xZ-i`*(RC4L~!fgWPf75bZQ*$9^hb^4=j}LN6U31s^RRtW~@xf&GhcN4t?6``2 zxQc3MLlt>JzhVK%IIU6M9dyiUGixy%0EX#aL1?O?8nNJgo+;)Pw*bUwyhr---e5-y z4~8T;Ik%~rQ`+oA5tN)lH!4YO*a&~=pmOW;*<2l6t?^|U@Z)Y*o6mDsXkQ(SO7**& z!Cp7sUbY)uyX!8A=KI6X#L3#z_kO0kh0K*ID=R&GBO9-WyhG9c-p1C?{^SkTRNJb0 z9nG)B0oN?R4oo2j{PCbIZ?dC4$Q!x z1cUmAKo{`D@x0m;3s9nd`4vgvJCJ~b-wDLN4+eS&_ofH@4R`L)PaK)o3jY(UVEA7@ zW$DI1=8e=LUCBts<>-AcN#HnzCMPew6UmWU8_>N%<)a%2eUKzu8AQ*Oy}Ok;Zwd%X zGZUK$sNUS(lB!nBuXU$RiYiv$IfgclF&wPW`-GT$tShUMo$AxuNJ1aaN}`SO@w z(pU?OFU98!GQFj^QZhNevZ8vvSa~KZjA)#ALVAi9zBJA2J#0-6#Qjw4_z4G3jWnZi9b`#%z~S!-b{xbc%f1%`N_OEoAWQb} z=MQp(ogY|cwx3EE3RxM7>_XH51eAiXB)HUD7Luc25PI1SimY3>;&1^i8MERJWcN}K z_oy6suqW*Hz&Ju*9Tzig)G`DDl5+Y?i(^%!l5$pPMxhcp*CU_OS)mtW7OU~l8#IPn~Oew)ChR;ZU|Z`C{dHXpqNT}yd?sBBx- zZK}8PawK2WVJM+$aoeTh#BKawB-<`y7$R$-JbE%6wKkCX$Qd$dVYx%y0Z(s&WcPG8 zHzmXaSmI8)jT;TjhK>nk;?6qSB?gSTu@4M_;yvBhC5GDe+cA@kZ^}_ z-=KbD7O#yKD*2r-;GJan#Ej$FHqkZhe?_CAc5An?mM85$Fko5D;g^`_d;Nyb>4vMy z>xQG%`7LL@<6=s;#LF*2bP_cTkIO}((p?Gzusu%FkCpAHZ)r~kFF5}H3^FBRt}xfn5F-P(U+|x(mv{72@PTR8Mj`8c{FsIY zWpXVBr7Us_8SjI0q0>^q7Kgf;&&-z~D5XDin%u3IkY%eAqxYMh1+jg0%js2l5GZ~x zaFoMJ1ZK^JIIWPnQwjwt0E(0crcQcpi%MMPjTEOY=rV`>{6ji#%ts-RBt&E)Rk_ydE}W_@$fKz5OBPvSS8qSlFk?~7DZ@Y;=k zff#G+{N*#fD!sjG;OuXdDANaZpefuuO=JUc=L(?ONBt0b1dzKxRGaAIwgi}c+eP=- zEVgM=dCgD4b6xw)dlcHh@Nt_2@I4PI`LOSVa(&b#8n*r!tk;alK8L2_0dnn!_9}cB z`LOSW21{-vm(v!bXwtXTimr5;qCX0O%TjK&g z4I=U6DRDLNNpz>js1*Bz{GvZYG`4)VFUP0;V%WCs`qyem7Qph&_Vk#^V>3KYL?J~y z$5efj_St+$s=CTS&vS}i7MgE*lq!WD>HxMdiH$CudL7#z|9OYuI?(ZWcj;)Vh4${{GX4CHQDMeyUdkfI;yff+HAn7En?{2^W4RYCnjLejp83}p zeX71p1<7y4lD#md5u_t5U7yD&bisw)BGkx*-7pl~Wz{w`+vTKLs1f(6l2D zGjD?NTfjndn8c~7@^Dxh=M4#LJS9rl_UIvN$@CXCU3nF-cV)+kBLWmxj_U7Uvpy}) z=M=SVTif^h+M2Um=-dgj!xh)S1igg5P6rX!zPGXQbotPlhxlWBNsa(q&LM6nys^)>Gx#wRz4+Yt z*fIN8g3=I?Bz%>zSn&jWj{*ji#-$XAF^-SAMg*UPT2N}tE$ zmKMIr$n)bKn8UsR^gG$5WxX%_*PGJZ2|1tgvlZl5v{ivGzc&^U2P>Fec&L8P5!D2+V=5Abv_X2j7eOl)>@Be&MpCCLpw#la_GH|Gk(?GR zEMahSV^`jq>teeksEm$DErqHZVsI&c8Vq1#$u`WTLjr=(3G)Tkqp*<-R|LmdY4urW z7^t_8=A!wyh(pQeKV$c&3)BxS^LeVChd*l ze1i9mL$Bm>h>*Q|KG}U(aj7@E+_1p%NPZ3sllY#tK%lm7YtZoj(Js)rpI`QOrUMML zI-P~DMRXoCB@-*Ci(obIW|klecHmqf40@Lz=?U7v3~3o6pYz8S0cL>R+KK=>Zcw5C zJ95w#0W-7#Db0R>9qEr+$Xyssgk6)QlNE`AQFAov4(=b17N~Tb5|fHDGzF+if8C>1 z2Ya-$RTubAD?Z%<@Pvvw6fuMNk*Edqu~&Q|qi7Gbe3a4+p--@^e~_R_s)MUxei!nP z3vCDw8kBY%=K9k5&GWjcZR*k2c1TBzrN$Jm#k%mRH5rSh4w?aGvRRE}E?=rBCsnLj zw8U3}fep$TQB0{UZ4muAzsF_}3XrB@+)HTC#-eBs`9)b4%M8!L?b$z99|lsi9Jj2u zc}ypE`&Os;R;uVYN0I3zrDu7AS*Q80)2JKIoOt){+CTiMy@@jp7d5L_PfZlKYIRxT z&FxAdLO+?Mfs&%$pW~S%7(FHlnq`WeX%fA@nXxL6;YNI3DZD1+_cYl_{?KZw56GOkrK+x5|T7vs8h za+U<=dXcfVuS7dnckT7qJ9Gv5oM?eHZP=z?+&(=EirN$op+TX;T)WiRd_ z3J#1rF65Wb_G6tcD4lRD_%N}ua`;ww$7uSrap*Q?>C`?^N{gai_fAZnzDrB`?6UAs z${x>ihVuw?*y=OZ&ta&erOM2o?n49Z%WpI%;*%<`E|acs@a;1QOUzxir7&kb%D}ZBh&$MelMq$P0*U) z^K{1WNZZ0xn&EpYi0Ve=a{fzW6u7>n2iu=q?le+}>{0Ahp2b$@@mT313|y)!Yr|gN zM=c|=BwJo&Xm*J6j>^$4MQoXU*J0E#Luq*ePBqbelL^-W4qDQD!7 zDe;b=c`!FU3EUIka1g1LJXiP4I319a?LTz4+PLf{bl|f-ITi-f0!Fv+-CyH{E=pAl zSH_j<*yuf7{4{v(L@Y~sA7b1OqCwkV6`K4@Mfv>pCv?0GL9-uF3>ht=MRn=x(U~wc zn5fEEzPFKgR6s2u(@6Uo!GNfF{2-+ult4mgh*i2i1af~`P(v_bh%)p%X+LgIH_$LY zB_+QFuq;%4c|W3YY;VB=LGK1IG7v*V7&}2fBZ(=~2m%=PSx6*`ag-$atOW6!I{QhE zDDIWv-$0B*B|gf@>2LH`Ee>8JU?&=uX`mhVYr^367qgkpoe1>RsM+}mTn?tM@36P* z%16w4x+^KWqc)f^x{yuqBirred z8#o{I#Piy_ZDcP^M|VoH?Y&J`JN(8bao~ABT+(SMk#pH{*&nlQZuKprJm!IJ!JTUP zJUL4BEth%I(9XQ$Wu1!q8akm*IPN!RE#MnILpTvW?VCDt^1!y#QqpWz^3w&?gj5$v zR$Wr51~G$p!BOc~OSJ5YE?6R)-;!M5NS1{KZEi$e!bzU3IlE6U;=L|?(@3G#S3Khq zPsV9xEp8IB@ZjQ?B0}BmnyY5eaizoDj8?h}8qN!l>I@)NCjTX5rN#Ld-4tacVC{?3 zxND8utmg3?pg`HkjHRL1x;9U^72hIPc=M^*G2$fNEZT|7tqEth##@MhP+7k)hKe;` zhwV;;ty&m=?{QgQhJjtEOJx=&!l7->?(%Pkaol1vk$2{)V9IYx36dS4R=U3Ox zQxkOOcW-RxjDHim+)nd|B==cdN7bM%j$$UWzfil2GS{^+-+OG!dNwmXSE?@b_Rzj8 z*qz>Eqt?iYC7$l2TF3f8-rkur64R}z6OG0-%jt`7&E_bKu8o47l#|b6LXT|??r-`4YxOz$i3KGd%RXq{fK!<#)8W}oWRSaU>q+%clcBBc6o(O3r( z>fXL)IvjD2HxZMmJ-l^A zE93&Q`9ZUBW1Lw;H8xtb&8LIcwaLeV=^S>S+d%@`?T9fD4+g%pSJUC*waaFL8??tJ zA!#uvZ#WX+N*#AGhc|Lnr;fpxlHhdOktQK2ForgT$=OVE{$yp16lG?)bn{&1T&#Lx zIAx~m($b6oiO9LLQ|z!=w6E1Z@9yt>%mb3mc+-xn-Cyq%?#9z+&tg-60kbw$G~|Jp z4%ARqX5&K8r74rOleH7qW3_TqAy$ngGD=>@kA?V+_6IA*4vkIL1uT5{LeC(TESd4P z!Ahj-RjgKW%*NoEG-Jqo*J9OA?}7bQIp*@C*d7Hs9lW?k^Zv4<9z_)VC4F+l0;%G9E+AL;aF>C0Lmq`dUbeN%$j4zKB7|;)pA%tY3%Fbi6iY zlo@rlGeWM{?cUoxG?^_=$)tIn$r>PD*Sfb`xqRZfA_tVsE$0KrldGuB*+Ym}3;Z>}A391Z9+Jb~lWPcqGBbB$ z&o48U*mLjZ(X$H9h5R;&s+%AinzLpmGNU|bh3rh+v0|LpKY0;GIe@Y;&9EI&@czyY zaWLr|1u5gq#$V(amn;wsQ|R}x1+cd`I}F$ z*&S7jV(umB8Pbcxd7_qiZLeYwEtjwd8GnW#_OE3_+AoD@hRKoBZ1hOANvwwu@uYdK zKeM<>wTK{(aIkPo&rqE-w|_?;ZCceM$QqXnv2q*yI93bb8gJ%W znNoph?Xu0Dy6&tg$D(Wc->T+$Xi$8wqd+q6x8X43U*fh`H-xD7Qv!IVRYKK9hK1@D~|t&;X^k#AIr`)13~BC?Fbczv{%1FEmmq~)n)BO>+|=CbOmRc_>X zA^!LA{?+!>RBomB3L*}Fz)~F{b?%$Jf%sSV2i&X9YwJR!FG+7fR|h}d@amiFlgR^z zHZiS^1@TbDQU?#>B)Ao@3tKH$dP83PlC(?<#{EMX^9)Z)oVITPC zgFf4l{|}NB#mbR;?y&>1X>=WeALxI!UwRu!s~`r8o12Sw*E1UIWPTCU7{nMV14p8M z;jf(NG23Sencitx)c#Zh7b+1o;_n?ZoH9N^FTh$+T3#L#@(Z1Hb4v)t<)%K&Pk@F4 z6moaX3T1`TRtT3VF+p4CE>->rPPv(ryGD-ShF7ZQiXT$g)v-wXRqSxpG8rt(aOxzr z;qFqL&Cl)>=MpQA((8CIcr*6?O#ek>$F>Ghl;vU$lg5PBrn|!BWrSzV)y!ZX&dymJL#XF;B|e9y&yK#qv&c^=uzx(Ao}xLsDtBp zUWAhnidvdvVZ3W5iV-{H508)6=6K(O0}sI|s|)fU@2l77Ivf|*~F^cFY$LH~;TjRs!UMBvK(PO1BiFdlaT^!pvi?aD!a0e6|Skd4rVZ;1h49JJ@X zz8Id9VnHzKY{HOx^d7f_MfqJuz}vmP8J^Rj05#z3K93VHaYsN0 zxNz?~?1x9A%YmK(8NMuR`=d+&7~m6(aK^|GVe%v4OFxJbw6ALcgXiT@vMy~iLXUgh3nof0)%!5M2w4Cl-MR94YABp z+d-u+=OHB59Z_f~(L<#%iZpG&c@(&0>t2MP@hHN?A!Abd`y+=XgP6|RUm_nf8?nux zb7qVJ(_8=j!{;m{@FL#`PInM4l;bk-p5D z6iM>{3`sEH=}40hQ!$M#XD#N68E9u#F6L5bD~Bs87g_P6wPxti+|xhPyl+>yT|wM+ zg1dNwx?Bo<2y45c0yKj{Xwu9uM0)=PE0M@K5327z_5<+ezy4P^5ai&= z???;2Pp8w-DH`9y5R1KLua##gy;5J*1M_MJnty3B#3asQbt>x1XvJy>Q;UQ~ywT06 zlGt*`e-ig*x@S=jIfa!IxJb(lJRp0arlodAQ~wXn-U2$V9m@hW#LO{s%p5bs7&9}M znVFemW@e6=nVFfHDdw1&?O%D*uV-d;&!73eAu@rTN@v91IM?ypNQoUk( z#|AyG{snYosP*JZJ+avT4GVwqiLye#(xUL3t(Vd%fn|}a;1=OzCb$I43*v;5g;X7_`iO)@K3Nz7y#;=zjOU`IB_(xGPZjqCZ0uG!_)_SVfJ8EIR}xNuvU2qrg7tR&+V+`V!D zRe|@B*ocp^1m?6yA0Das@ie&n9PJ=TI;t6>oi$KR_{d{3UCbgh5Kk)KX^;9^ia3-1 z6j>twt{?v9^Rd*?52Mg}Uqfd4f_H#5qXTs;TdciGwphA22AAkDPtj}Ql%S;`ailly z5ZNp|qk~&0i)5i)K`2WwhgE2Okf8%R#Vp{L=t)kY(;oc8jSwgJ-S&zQK(?0EM<$;+ z)rD1uY!;GF(+M2$@={&P_I! zC+HN`DWpkBQgkSXF3#5L^Td-Ur{}*c2ZP)SkFSB!=Iqr(2sTfI@t20Ot--!QCQ!cpWp0Qeyh26Pf#O% zdS-2Iy|O;<)v~<8*-4`BGB$XhwV7o7snI2bCR`OQJhpH%DN4JhBu~9uR#|g(b+t1m z5RARv@qvxV-oysi`L4EN^YF02WovIK5Y?Qm)zaK-X(`#g z(r=&{PFFE3UG8itYjeOoGmxJOI!{VMv@9=aG4pyUyw}cOT%6yi2mKagX|Xje_{}c@ zxh;(|%)HUr#koOOmOi!16&{7F*uJjFVUEpGz31H2%uEH)Z*60-5|CKEBb}L& zrHM;+W&)@RlPKKfMJ;4|=E2IlK&fa4-A`&*GAqSYJ zLqc5Xl)QP=W(6E35=sR;$n?v9s-XZBcZBJ!D*W{qbbbyLEbG%OZhbdO?O*?HM#Gt- zaNh5z;a8SSG}LB>lxEhkx9ncMe`92;cc#Yg(G=O}#u!NRL;z3;e9G!?R?1qK(*{Zs z?F=}dhR#~!O0&y*v(2rBB{`9rSBiF^b~WHL$~RFFB_pm5HVV-vaw>j)wJzA=soy}f z6wH59Ea2|6ioGrgwbx3#HKsi)XvRhEg!#})O)*K2r7_nyL1i}M%1pKjMX@P#6u!*@ zR13|7$xt^%WoT0GGFBG5&!tT(#V(%pI#S>Z$3+V(v5krWOl1?5P%~dnY6i(y8&{jy zO7W$Y8tGuvA7)WVpB6H(N@h>K!cq~lD$yrkZ^dmNlbKRs=)~lX_Bd`R0mWkPn>Z&hTxQW}SJ~8d%1xX# z=PJ}lPP`?n>mCG$X_P)(sCTW!TEC@ljhHhDt(3sqhJ}wbf~s9cyYx$gkL!#D^(WCN zp7EafDvNH*!tEKnyd8_4Yq4LNIT&BK6zZ%kR$rwh^dVM%4$NyilHC@u^?bX+gB>mZ zwq!0da9^0k46BU0#<(T&PUsuO>cNvogj@NaiO|a4nEIWFK8F=p}sOt1_HM) zWZU^gdZwSW2|?{XIeQ|+R^?pWyicY2AjraUe|w!}sJpEjoXUEQpnHO+&E|)E3iu$s z7C()zl!fG-F$VBLk~~pB6T(kGxAVPpB>H5%ol9I3M4fiTJrG~qbzu6)-VjvNY#C*O zdduO_VxQui;&L-`uyAmv%sl9SgpW^YLqpKgf6~?klco1^ADXi~Wvu4LaE%D%M)vq| z?1M~;1W5qTGrZ}eW4GP;^xn2{H)7km}c~`??!d5nh#t_1XzlEo7Jf1_0hK~mxpB`o=saI^If>1 zfUwj%kw8F95fp;M)umY}u%u{<_6l7vqK$q8AG^d3gBQi3%4J^!Bta$xCDn?G2InUU ze-pFPTk7o$JoQ@@_icS*21|PKead;Nn)2~^H@RtuyxBo{)p;>IlWZtg;-XTbS$K9Z zuRCd{$3+wF_7In%S z!yI5Hw)kc1!0i)wO-HAJzqE-*L8Dq_#sPnsc~rS(O`_Z>d^L-XaFs&eO1T*UBQAcc z=l6i`99L>8D{Dja_Fa#tu;~{&)jA-g+lhxdA%9d{59#)2u@Z{Ybx?j;_u6ad;w@tr9$y-(qT4(~E2`A;XEx0vIa zM>gB^x9qJlKE8F+TV*EKP#Vv02gdPy_H=I$ylh^4M`N=(+m^@lM+37umsZPrNQ9C; zGaX0t0E(wPOv#UB0z@;;NRG;8*>_EFH;3#(SBRs6JQKpA&Xc|^4>LRw!{ZC~wgz0p zf3t^x+zJ1@&i*fy4*%nx`L~n~>_FL`e@LjX1NRLpP)3D`6)2GcB<=XC4ea~7{pa4SqmFbLgnu`fBF8$Iyitn{_+is^^Jx3FMHO1#AO4n?T_7`@@K7o#ra3y%%kQ5!Y{2&cSpLNSd+y)$ze>6Mbzl2$Y!-jrB>tP)5zx^;KhD3^ zj{a9E7e)>y4i2DXl7pkYk)9Q-YsQ8LoGVbu{t5#g8a=8XT@@ z%uhn^q}e0F0%DS(K{eJU^B*UkPcRIg;fcn59Ph1;pEeb7dC3B}WJ1oDlg`?>%I@i2 z0%FR~0>;}b%SaaAXY)3>1rEBRxer{3z7Sn3qSST=Kdo10?K!=@zEd#L>%BkTyK0;U zke|>Vbai{yQ#fmFRajyO4)>Cehj-LuMS)w`;PkvY1*F_R44{r2il0*wp=T&;E^W;$ zxh)7*>GLKdJCpT-d?e7o#RJHusxw5&=5QklX&o8^n^x^l5qpm9J=%Fc5`JK1;EZM_ zCG&X=j{B(x3h#Y%Njh-Z#WWkk)D%yNV{!?t@7W26Oi{O76}7wH+I+BUd6oMyRTgqF>Yx7-YC9K&i4Yxaz~NcA7|DUdv13bmSjc1IX*o$O*@SYbBj1==0iZc zY`6|uP5eG)ZHTfH1OR10nrBdL!33kl+Lq`RrzdjWJDxfGAoJOuy(Y1#Zmg0r`(tpR zlEgTrM}{PbCXvY@RQMg2+2j^4T{6OO5y-xWze_Edgs)jT2-muQ0p$NY&39vZKSX=OBRl)rQB-U^XgU? z-X|PbS9o|RJ%%8S0IBIrV>7~*9s$`QQ?{dq*QKrxo0~}GoMu`P7Dz2v^Sf7Fzo4uv z*H*;{`26m(fj+E`rgm{_nx8;T0v5WW+hdqCh^XRceP?YysshFWMj%zifMJb-u$WYb zCd%h%!J9O4sV!}ku#l2y(`WOvgKN{lh*Vu3y z@fg)ug0q{1sCw9j#N3GY)lqr8e-r-U$bl)pibpX|V-D58V2pE21s>k3$|xWv4W(3U zqWRqm^S+&gl}1TEm0GTOu^hjw$hciX%&hQ=$nKKaZv)25(V2;~P@sP9aVjKEig8S_ zx{<0_bCWvZZd+GbtQ;o-aWEj$EG&JVohW=a@1u4ry|k4s?pL0c zt+LRW`@(9P(qvjvAsTaq#Az6ir(#T?Cvfwp6MWHoSr|+hM4 z@>tU;;l_QHTeh2{rq@F?zb;()308PJcdL)OYeW(Bv2d0 z+^O&nOU02qU$UxV46$T#?ybIJF$o%sQz%tQr}%L?F#)xaGM3W8Z#7n#QE6n1u+UF6 z9P#o2sioAHGHBN35EIcxW%N|qsZSscj!(A%e0r)Z-p=_r?sE^ z!$uR~76ujq{UgUD3YIG=M-gHxdrXB=Erq&sdVIwAO{owSO{v&~(i542I7bx=yeLzM9 zAa_EftCj~HRl1@s8StmFHqNovoW?0ogWZa@di7`hJRt5pT}zY6#+TJcdpf5Ma-nGs zMMw>KD<_BOppuB(CFJQ|)|;u;%5*O?N14Dn*kxa$YP`>F-%GE{WPuuK7w@UN4i-X- z%RR{}!z(r=B>pr$tu{njvfetmM*)-ZvOMo=FKmmo>lVV9b+K)qCcEz9IpiclK~?Kc zAk35OhV3B2I2C(_qu@M39Bv3M;!MD-a66!?qfw`Y%}PpV`3&qAHSWc)Q~hcSLB*Sc ziA)_P(dqFCIOzq>Q-P6;r_)`V&KJU}PP^v~pZG0p6`#9bWMwC#J7=-7yf16Xgg#GK zT+!f3g&S*19iJp7J`GM zy9^8u^$XPxrG>BGYd~7SkU=*ww;@0YkhiTtAwPBJihxpoN|8iyg%zFj0%MQ|{T-X} znS>0#axwBZM`6|bcp~=XxYOBQna`{Fn}nsp0c}p{g%In{uqr8EyN2&Y>hjLesb3Og z+W+$QP%o-qp!-d`}51zaipUt!pC+BKXGen_3sjK+i0ThKoHLhL;HLMsrs}n1QG;Z z%?@$}QV;o)7Gwt`BGkqb7Ns5&V)raxA)Vxr=%`xO*AaD&c`VeS)X*BGTSpcz)*-CP z#=O<7$F?t9_TyeP9J9lSMmO8%II`ij$%ghp2cP!Qb?-)&v-4_ug2!Rb!2*;>lVlZ+ z{u`+kqgm+0!93?1Z*&>kubO2kKvADMt{n$F;$khEfEw=-65U@sCV4%VeQ@5(hry(* z-td4feZGu`K5X;Pd1yG7eIpTpr#FHeRz&Q^N+nKGyK+Vn36;r4@P|T@p1+BYiC>a26To>HhW>t<}|4LsRv-$pwjPz#1M- z^Lxc)Kb(ZmHc@qI3~FhyLz3fuQS|Wq(Vtn;xpuwq-06-8=QHZmk-E(Mdeli^_N};b zyUZcQ*Dec*Zj0h@SBUh!o<&hSPiGY?()1XR5YTP#AEClUU~+^%;z7kAwrxS4O;upO zU!{DFMz8?njO+_aEP-b#t0SS|>NcDt2wa-pViMz&1PCN7;Ovo#8f-iz#<3?4tI zbluiPZ*}UtXJ1~;396h7TfVD*-PR=ka5Z32b3Le&-Rq*p#Wmz~mg?rk7AvaHFl7;m z*Ve$DLCw`;Z9rL!W$MvG#bfFD0rOk>OX?Sd(6leQe$3jnuFoP3-)uY(Z zO!;RKHKUZsn z1PjdousHm=a2SsOB#;;y~a|4ByC6tj5@)`F*H74nJ%LZ*I$mTT`wECx*iaWbGRk#=$bRL5@mU5vejvB zHWSAMn$NQENo?Tr&qQEWBY6{Qa0!w{oJ?Kl0C4iH28%a{9epQua1AKzI}`4rQQ(K+ zfz10H2?SJHi00qf#$r`p@?mu5i&f(abrlCez5_Dk+N;PmasfjY+2&FM_y#=j{az|cJS$E#_C zy)Qg=l<6~Wdl@BahT!DsS=@8F;mGMZwPAayR*emTWGK#FXn`d|<(R!_P$>8AMCXAj z^a(StA(*%6wWn#(W+JkAX~QqU#z6m zGYvF-qWRnLIh(S5_am==LGVdhCYT7xW$w6f9MRHaPDXj=QUVF@KJ2A>=A4DJCqkQ} zph>?&=5rDV7<^}jM;@! zkfT;Dn6l^^yG05jM@45PNElC5hHBeX=VV?%lpfU(j=a zcO?1R&RFI!-8j9_EV3M;7{nH&`qLLlxH)^v^TlCSFle?)Yx0DNfJ>>Lh>{~BoCFee zjIvhov)7TRnV74=8J{Uyzy4}(aeES`jfBZqCSj$tmC?iVv^CfEmQ~yt7uEPOU1xB# zSy@2%vA>f{9GKa3y0X-^8!eh2ruU z)S9R6bq@q#`K8@A*D|E2X}>q#>;=kc0@4C4f(` zsV3YA;UB-G5w#iGrCH(+(v6dnFk@6jPLVkg6z~{uYC7`tFv3k}#1K$J;ZyTb$}lZ- z6Rz70!O1qzCBIg_-lI}u6n688;>!?eVPrcGBo^a>?PZCF7N6lXurJyM5KSjUpz7UeHr2@G^Ceqb zxwE{m){?4zzWwe^ly=ay=dG;E?nrFW+$Z!^cnT@a*%5>7tKEI_2%k;jqS!3?!MPCe z%$z?GUYh{kclx_7ynJQAIBw)o0F2Cx`l%u5;g6f2@%T=^-0hd$W=8-SpeE}hY0G#H zf}}%Vu%`tX)R-z)Q_6(7zrM52GvzMcYgnZ&Tlt-^vRmCHo1P@o2AaL zXVe7Ab(B*PCpHL${HCducMjR>u9z)eFxCTuH!zUm#oGLGAYV-%STD=F$*3e_+cokkZV5`x&7!sF=ZMQgC-|^<%7J1Zyx+LTn}D_5ky_ z!W>zMHM0_xjO^G+MjbK{pK;!ZPJ|oC&C=)lgq2b^N7P`Ym&_wK(N4CsrRbh#qTSFG zlbO`F1y#9%xplX?mEcnxVZ!^oDtKgZ7=x}*IiWkPryZYZd z1V}b2bNNy0S+Yp~RtPyQQnZ1`c{rPHp94d{YP-b^SrqK7>3NlchlAs%!|Y;j{P#r&x!v%cb0Ru}=4mJEuUkoOsA{H+~-;16r4}2GNpP=5OHI_A^ zAQSu=_ic>`W6s}K3qKg;ap)Up(k_g@hw$A}OK%=jk z3w{GF$Bzx-gdsqltnczd??*h^l`q37l3)T`o?k7t#aRi1*bZiI3~XO4!|lu{wJEa> z0?j-;2K=<&Gebh4og3C%_hRU8cDom|IGR_ac?YmjAwmWGhp~IS^2XV#ir{ZD?G#pg z(1<6h)*}6c+K<;~wY7vb<(>=f2AuMp*1d!McT2MCX(`_vdR)nU^38jBA!2|J98!_w zeG20PlnR!P@p!A21OyPnNw%T6)C63KKQES(MWr$eU|^nnwjklfoXYi@t@AS?ho1`Q zU?$>41(*nE4O*q|iO(6C_IfI1HeMmDd(t><9GS;OOG*tAQTj#PK#m7b5$L=rHFML? zcO9iUSwLN^zm4-~5YS-0ZS4FWy<`8FyJNV4;)7lNaS9h`Q3;UKmV11A_q}-JJHM0F zP-3dmci+)kUg|!|ZW%C*&fE*0#UPOZglieNv}E3|hRpR?Brfy>Mb)dPVvWi;kCC-4 zy{yML3U=UPjUWtIZ*SOUof{M#5wKx=I`U>SMrzBMLeP8Idn=}~6id`JyU|Z=Ero=t+f?SQEwh_bItVCx{blfbncB{g zq%zUlUhFrqbK6?^Qd`ld*Q2cG&`nE|4Vk7{r+7gFEnGboPiqhWm@X0sW;ZX?b|A

    dVk; zwznS5OWI`r4z;MU(Ae|XOJ`?YsH&>4vCd9D8RvZ%D5_<5ebdp}_vu?k*?eEZgiFE1 zqc2YX;D6sjBCCCXYaDO@7D+qzq!fgvocb+aVDH0o+G@+uaEU(nb(x&3ld}7Ou3UeN|bqr4J6S$sA#N~T}`=sv;QN+%;r-BpR>bsZq0mIq&#%q_KJ7D+4x zDer+GOEHYNh$`n`>9<-XoqT_*h0+uL@)?F9eE%35Nw)KWB-48DOmu%hkb@v`^r4u8 zfP9uXF?TK1h|TPdQkADHfVl!?(RmP_Vq)3^as+H7CMWXI>RUL-OitzJ=5H>5NqcuUJlAUPV2dvFnrsp+{vzRmr zzZ*LjQADh2OhmE|4|P2?zTV0|ayn`{YzGCWX*o?fdS0%2RFSm>r&Mf}r!l@Tj6bof zfv?qR={*$;9ndHF1fw2CUmqi%Dw5_88{f9SLPZfu=RXjuA?*C%&fE+KSw+L3+5IN} z-q+)=ltes;3}-4eLz1}rTKoIfou+RYpW8w=FP65$SK0^ZyJZ}B7<12@8%}_pqp&|s zx0+yX&Vo<_KC>fPe53X(v3yW!)~gzNhf?EtCSuA5V1$s}U4vy3VKZpTxGTsVtH}qZ zZBL`CUaNVmO~I_n=ay#!d%qpDef9>UP2OM$I?C5_znLVQ$e5wpxNg$Az8VMLykMf# z0H(Uo5+OOBm;D|1A1%eP-Ze2SBTV&~vOC}n1j0)!x?&D$UCf|Jbm3x-`8V);K2h1+ z!`VK&0Q%>cEFGIX(d{8qyJynY9}3jz1&7B(58|K-V0ihWD_&qi$LdaMDY~BkUG5cW zpT_X`bnM@`8%a{N2jNrWO~4br%K!#sE@BCjeOg5;mwQ+~KnlB+b^L`1dBCDCpsT~b zb`E=$2)SWy89aq&S9_CX*7On1T!>o7<7irEvaOl#*PS|pXrCOscAjRGXPEW_QUX;{ z&Z$l7YB`#gETTo)r*W=UITTrPcRA+2M0KQR6|&9Bil^xFg^Y3vCjYLllv@%OUuIG{ zlMs`-8^7T=9oqj8I_ z$;V_5>?4p{Z1zxXon%=S$VxI*Aj%?=7YL2fbH-?zhvMI3+-Nrw5-FOfABn*Xxpwg3 z0yny>z|M!G*4>B%bBvVFTWCHAu{h!a7P@+ z0LVGQ47D}-^^~PR7FlU3(2us7A1khHb%#YNu!&1FYMq^dsTQi!8z-tl>G|dzB72tJ zG?s9Wo1|~KYJDa=jcp!<eaj_EdQ^6d z>S^ejAvuY4^|=muu`T`PVQ^OO|H zPO(`uBq>2mk)zi%RHf*!zK;%%c^$03H_^`S9Qgqj2zTL%Xf#q_w?FXh1BsHk=a4Cr zHIYnc+8J?@auBpy$XteH~3w6dhEnfOXCVE$=#8icIPHuC`TNI){ZDV z8XWKVm7|BycXvL6tG>w_Ag>bN9^rjm9GLr(&*T&`--Stachw`*w^)RQE0!QI%s0z# zy-=iEaYhTdIz%{^gtytZ7GzR*gZ=u{| zwNqDyW*plPP(`dY+LwzWx4NmtwUY{I`2@g>l%7EgxP*QYPNU;*@pVcYjackHqoID2 zE#Fx$mGW+!ZjF9`cy4-~$g=y+fAIljPB$`m0JpJO9bH94Gpa z$huH#9RJ1?CQFceNy6#v+!DqU&U7!BdK)E^T_N~$la>Pyz##bJsCI>l&BaTo`l;TX zd6K9&(pCg@3@~cSz>D+4LBRaQ z{JalSW8CfefTIsx5Xd8f?<_YpL1Jcu(};=zlytTcCCa%InK|{kXn0%Rj>XgRGIs;$h>^iepc(Q}&wFpRe5IaG`t0Wt zLXxj?!xxeyU+SLlX=P0uJ^2e9vUZdWlA=VRfgAK3nFPTY=5`yD9i8jamuTny%xKp@ zwZiQK3qmqDH9qw)SJ1>t{->SvUfi*@7QPtdB-KJQ(J6~XR21BcAr~dKp{n<3LS_MROz zproKzi>B&-s|v?`z((1Xt-lVfC{Y9?$>Cm#9>G9%=twh$4z`jiQm?PmSYQ#w+aqVK zAX?e;Fb9P5c&JIA05wQV%yB&6Zx(=Hiau&qs{n0Ng*ozH2HuSKCq2Xm59X^<2Q}?! zlY@4Oi|pG8Iy?w973Mg*7?b&h*tv(W^DL4F4rJzOB+M<=K+nAAUs)^2=34YvD@d~K zZHmo!es@;^T|csX6ck2|a{++&#@N7TqyCo( z`tY+FLn+JfhqLpG&Dlh>qNWMtL$s-{7^?ld8bFN0*zTLx)w^0P*QSP{rZ?3po*i9n zaTJ+JD2>Njn2L+dx!7(P0{+`Z=Kj^$+1O_*{EjpHH~kz}v#SC(`5v9EnQXZ)4q;*8 z;Rg|UauEU$24Lzg0uiAj?`j^RvgJPMSQi=V1T|d-k}kw6Gtu4W+ICvV6 zr(*pcV+Jtga2kut8@RILpIw}snw&!0^kHf`NM#8?0-|#~#&o}Ax{Upex>B!sk#S7+m@JHUy8<+3T+U$L=VFm9 zxST^Rc6n+xMZ;&M`Bxls4F}G%I^Q2O{0WW~EVyCea6akZvx;BhJbQ zwHu^F>y<|KixaL$KU1k-3J5dd=P+OL1f#{TxP}`-=nvF*a?OStek**5m2exR+~PPU z6Fxen{|H_`&^51E4KtVEfm5W3?L_!iF48)o#u-~BhC`W;J7M)rppoQ^Den6#BCS=C z5iwQ&3!(f+p1obfhdZof#Ljq6Bl@lmN?~QcQHJOaRy57hVx*=p^%E(b{OXqfg?BB2 zp51C#RZ?__E50KOs@g2S!&yREuLr(9i(I+8M9DCPxW!3ns5<)1sYd&upIa=yHOhyqd!KwFAgVY)*rore504b(hNb8uHd{6xB_w2rvotj{syo|t4vfRjx^meW)+Q7Ho8Hz8J&xtM9K zfw>Tcg};XAR32Xsh3(c*#-j|_5G4xCkNX|S^ueW+s_pM=aEJb_kc>l~9o2F1ROuyS zXG2nBjdyXVz8<~&%v}1Iz^3TlY;F0`QNc@6vOd$E<`p*8MPY?>0kB&yeD;`3a8++T z5bF$uAARd7Vc~GiG%`@^xl64@m_+GRur@1rD2lnz&1;X&nW1Nyd95mRXZx$%Oz}`E zcJ<)WCtb!&l`wI;|7nJAF^Rx(*WBs;A!?!(AN9b-m=tFkvZC-lS9T$rTG{>=8D4_A zL&;l47Zv^BL%;ay3k8C#Mnu7(1Ot2%!p|Ww``>?-AOMgqALb$kuBgyW9+C z7lnV6+C?Lg!P?Se)d_i07h{f){n-RYCs=$fB1=$u)gj=eO4R;&E79DW?BGh8bec+s zd-{-QJKvn+8(1I7cad(aPLMsY6dxaB?d^@Yxf5^I>q$;~oHh5>N5{8g-?@^xw7Kp| zk6?7Lt1W>Oo2j>?k{7xJ9w^_#O|K|?GV^d$|EB*xBNr@5$dUd;6CVBp9i6F5MfYfaL%dTb{C0v(Ic1Tmdp00 zho|pl(^%((>j%tvdkGJNC)BzMCUi`CE;}QXjbFF4?PdBULV)AhC-2~9e{m5}@X*DX z?}RFNLv1btrrlb<07W!`_S1aW&Wm7LLttLuB_eGDWT5Xe|v?~XG>xi$TuRa8VC;_96+4vXo zVWD=Z7a)eMhY0)Ach~mP)IgA*f5L9#Xf-XNvXcy=DZh}FQr1k`LBc~atlYxdj1$&Y zbgyvDhGPFcZ9XHYP-&j9M7+U3K;biZ%J!QmgaUy$X&l6@AMj{e`(sbPsWy zOq`#en4j@-P>Kl@TI>tAuZ`61xO_9|msp{^_yDjtxpUG37s`HEu1}T{y09<_7ff@? z7;=sEjgBf$+z&pWamttx|1O35Z#73oMn*Q)|AayOU*#MH{w)mRf7W#TPb>s8Fx{Au zfr0)17Z~D?;lD>i{FTJ~-_x4^Rnn1#>D&J%=@{Q*o&Ft&hTt9`m=pZOMH?fA5oa(I zhh&z==>-CBfms4sKM2+3b)TJGuYmN^#>FJaMpUqM#pXefujoS063Lsb$ot5zE2?SQ z-Qo7oTdX{#(&o^p;NpH(N*u=l>EYy*{$+=yQbqikIZNx%mL2KDn)}&C{F%g&_qK0^ z`*juX*RySUA>aG2;1xr0t@O!k{mdrg=S@w|QuXMUuLKV_Z;XYnaF5Nhn<15S%BwXu zOC@Grra^VGD(Wif3)ZR>-be3T4rGc^MfWbK`o)ns>IYfBhjTU0yIbs)eKTtfxBXra zHJLg=RQFUbQCIx3N5Hh>*|#zG1s>SfeL!v0b-L~(7E|zdZ-&_nJYfpEEPHNUE}L%Y zcWjPzc>OUySX15+C!MdBIB%L1j+=Bd`xgC43BSMj^38={@qpm|50o5|NScd zx99{GAUNm0pcDQ^DE!IJ{~M+7S7tsi>;JE;d|>_0?EOD|!19lA*gt53zmNrgqa1+s zpRqr_IR1?NK_vXc=C2x<{r~qk5Jdp{XZ-K@e^3Iz%>jfL`~zn2$H`xd`r{m^r}|g< z10VQD`8QC3e-XZ9`4{0!mVXt#Wcgo(FPRxx82&3#;7n!B22U0LeL~yPCH^ta5>+%k zsSY1gf%{~P6Gq5BJ+b4&^=wev`OFl9cIN8b)g^u-_3U&tl8!p8zkpT_hDt!VLQWY1 zwAU$W0(_qiI>zkCUlaWIaA$TwI5qT^FzC%nrtBleOZa z$LQCJxpK_E^@NFDy+!l!=*wAFdPkQ0x_uy$)k~AjFS0kDxngagi_}XiziLUaP9Z~R z4?VlDu!PyL7d?mgi4S9rewpQRS^eSzW3SV)*nWld{N>XV-7vm#o35!NI>Vy@ycO%N z2+yex7|f?{hQ`>eH$5e%O|U-)1Rg=%)|G3P>a66THQ{a`>jJjxfA3J4JPJ*pKLb z-I7R5Cm)xMraP{7;kTo`!gvua_lfU1>Zkc|=G~Mea#P$X(A%6WWlu<+?{j-((@;RV z8)(ifXFtxoV?CJ7sq+*ZmEc&3h*5l0; zajVujM5S?SiJ9utk>hH-e8RGsW6M_17IwV<-764)x?XRQ?iD9-Dv!TCj?*A{0cICxPTg+CiRd;ebQpR9aB6SSE2mLjFlt+BJBd0iAa zBaWzc4>D1{U(Xfw}2rfW*_Rt*kGGomCe)t?u=MPSGn*$Sn) z)}$fg^5n9X22vIlgbk~rgc+!QV{v8=|JLX?ZD(jKV1Ph1f$(1CuERaCi}V-PVd(GI zI_c{W@6@*?;8Ns5u%u?;Xk8#UdS>Wc!FatnO4@=FOZVo70+Rf1-k119TT}TF9*5p@ z#{HN)s0_ZZ7h&>Y^?%LVn#>L#k~(Z-qT zjfKVY*Sg8qh<@2jPj0E-iuIj#FL^#2o69Xu7w?mFTU+Ng>M?EOv&R?N zuLesc^v;pqLfJ<#NSm4ZQ&UL1At9X6CEyJ$d^K}k9wq|VD~fK8UDr>%KS|pwz}qwm zh&|?xpDy|DXTX*6GjRL z6~!r|2D8?hh9{zaCV91ot*9AIR<0<;*@_QPg? zssDN^7C}aVzxTsfy1CoST(hK;BTLl{7+taCN2#u|l# zY4o71V^J{ehV)!mG&J3jqX_T^VP4bfQ~)l%N;7FjCZeH&SEZ&AHqb@ z0?$Lg;*W#mK^UvWv|R*$5p+6{pMe{qEZhV?Z%ibiWqvAZyT9{s@M`+=Mq^dsHldm6nBNAOFgX}f490Ej3ojW_g&h3WLIbrQ7u^qtPOr;AXn$> z7D(p~kz#F9g489MtEt3@Up?-Q@FU~?n?kG|1jTuA?s$)XbCYUd+pK*eB;L`jUX1XBbRLX4o22o}YF zf>j`xkX94*&0c%#&Xo}V^?DzB?`Gb6^WK{`Z(sUmo}E=_G+ZXzS5~a}?flGwF-z93 z|6{PXwDQd9i!Hy`q6y}}m($ONuhdLFQ@8z{k2g=eG<9$1q?O+a zaNt^xvte9OXxfe5f%mWfw7g-kV8Nd+zjSC{$^MIK@sVwXS3fU*Mw@W$@qfmz{@{^I z-BYg=|0V9fXH{gRFeO)mtg1IlkfE+HSB96XsvPMk^;kCcuI#Xr)!pq&;Xj^7JVjlF zL)2x2AuQ0apksQgfSc-ap!yifFAb|>p55Bq;K#Yg-rQUm^U$X7yWi})cit~Y&u)DF>xD;A-QLE|w$zH!1vTOR{Sz;()9JAT zzlJV%&L8-9&bh(p#mu-(U$yTULG$E)R?d#3>Jh_Is1YBEN@Ys2kzjs==UG^w7}V2Q z;I4`Iia||wRyr7ETr{CRmaz_3P_433Si!~`LneJfN6WyXw4F&!y zS`&7>yiBYR+*HP%J6AM7E9SDBC%aL`sdtm$Xf?8nC` z@>%vMV-+lR5wpGlpTcc=NdA`LbS3G(r7UpM`=aHB<0B@4BfpkdZ zT~z3%j{+CvIVt9s1n~d!TN~5$f+qyQGcmziwFPe~#0BKt-wU1sh;J)6N-W}Rn9WFbi;!FENd&k_|E)h!m1nYOmKT6D40(=R^b^UrElz5-88b~uQdrIpOA^)L1=$N#mL&KpDMt1?C9oJ6unB>i>q69< zT~uYL8_up7jhTdO@IF7-mG)xjk8ns-zBsvRA z7)d&!@F!#Pu%s1BQt=F*2)j~tQwX%9h5*yhL!gAnL}(H`7@`W%Kn(05B(pGf%~nG8 z@WB)r6zPXSUzLf_4})t!$isk5aD>5j7%}DhVSo=pzaUIPkl}*a?{5b%SPVHBCW-_r z8sCn`2Z?7%=V{0~$-}20#M6bonDS$Tc9@ry0?qQ;VHGyv2=E8^6t-7JfM*Jt=f?|+ zJp@=>JEZV>1ALT4Gk$zv9}3%jBLG8SVH^$Ut7^PHpdI1HhA>u`*9hPP7)#P|Fv`;7 zK^WW`@HDWju#{h*os1}pzId3z)0JUItvnb;IzL_+E4=-I^svO!1sJbOXb0Nlcu{nT z#iIfKlzbaPR8o0eGML8c9AJ8$>_O)mF9V7+ndgPdROe+6+GYMVz#odwq) literal 0 HcmV?d00001 diff --git a/docs/How_to_set_driver_debug_log_level.pdf b/docs/How_to_set_driver_debug_log_level.pdf new file mode 100644 index 0000000000000000000000000000000000000000..1f2046b7812f1a72d44bb5ce090b795ab558c80c GIT binary patch literal 38982 zcmeFYQ;aX%+ooBzZJWDn?6Pg!HhxvRY}>YLmu=g&ZL8n^m!AGQnVy;BN#3(3&swJ| zSMDqKB3BR*qi14Zg&`j(8t5Eo9>|4ZCi+EWZ)63-%gZQZYG>|ZLB#UUMu}0((#FNq ziBZhP(8W~5)Y#s{l%F5Q*~Q7!&=$rcYe`c!@{k>=Yo_*=YnCrT>Mz-^kh5ArJ82vz ztmhOH;?N)>w1!#IdVpvJUgVbkGCStxF8a=Vwcm32IlaFE0zZ+5Lo=TiY&u=RT*~ zzMk)A9oH|E!82Bb(GB$rTN{{wr?=0q*qV=f^%sCo!`4~swenx}$FIHjBGt{0>A;v!iDz+ATC*3-($?=wfpK;}Yhv?v}vs)-)_pJPLweb}!121f!In)}dH$54BGF~B1$ zf%!s^iJJ=L`#0~k&EM`ibRN#qR8t8!1mj#n#)Fd!MER481!fx9F9PmbVB>=_nNr!9 zh`@EO2pA8x7>t?1Ud4x##KCv38X8Rm4lkCjX9c{o+Y@(WpC|zL3uvI18g&V zXfp{a(lnYV9(j+9$6)(`Bpna^b^{xR*HTlM!OVrKH^;8u4Ww{cI%$tk4O^b`a3WWMeESsgU9A*^`j>Q2Rz}F* z+<aCa*K(IkNjT6NzIK z@AxeUUjVf+n8zSBuNZk9D>W*N&iWXa?Uh#smo77e*FN~GD|JIXy{W7z26binauHoQ zJbwl7QEJ20uzMG46ubS~Oikv|I;`tH!(~JRb)vQBv(8rZY>q*_R@m73GTEJ8ynQPt0#Hm`aAD&<(6L ziK^WE;V9c_h?^|IlSv?A(l}wrP^$R0F3bliD|1Qgw4J1>y2SMSMAq)a5?dLY9tb(l z48##MzE@U+H{T;fyOE>Iigq??N(Q*6l$Lx0GG@vC)Y*0EVY$+OXrvZ33d>#+qmT`Wb#UW_6!toRwbiD&OdiTXMVI zW3~G{j!~Yh@4=Tb=V(Yb=dt7_`4LlEPCu=s?s=oHRwmb0XoCDUeY75mV~<(!xpFR9mOHZY z5z8sV(?8Hw&Q+FYB(&S5#m;>l_?{&cbcEioA#Qq=9LX-yMGF*f5fU7X1+SQ%;&N^-72+uD?Z zWaU5U)pBMCT;+BZdvLD4xQ@EA^!2K3@~UaLztCAkJqT%9KoOIEBG&#izqh3Ak+M&U z5+$vsqvf{$0lF<7GKMj=Gx?tY`e*tNvta&%s{ag3>};(6IsUID>wgnX#nZu*QA6Iy z%GB5ehEdto$mKr^F?%Ol7)Bu>dk<|QE>;E>B4#Ew1~wwLUo1rIznB=wmELzsSkX!V2?$AScZK zj!soAu9U-8gvSRo(?5j-;lUHZ-?)Vz-`7aUzo|#gD3nOT*notV%s;jSnul-R-#*S3 zroFyD-_92Pcvt_ySIPQ`lu~%(=_xDcI5?TvtMeTx_IoG7r^~AQykvx- ztO83ui5>v|h-Bv7@W9};=V`@iv&mVR?)l?8={?3gIs|uelt(1GIqJko@Kt|d;m#>{&NuEffVvSpL^>j8l2pnv=^ixZcqT zZ(39~3#qXm%M|>UTL)q$5k2H!YI-4bkJmEe_R!+c)5deU;okfV;>KO7>q6XK%>3!q z5vy()oxqM+Xy?SW<@fJN-;1dsb2XzjTLLq4OdX{QCnH6Ljf>raT{}p`&hy7)`7yJ zW3E?;sLKg-2bbrOZoDyES_2uPqIajn6)1fluBUV{U1MvN&rQXV*8I+@XpNp+XP( z5YvI#_W2zlnVzL2bHwTtj>fzqc*Rl4lM6Q8EuZ%=FyMmo=AMlqgydb^D4Jdmq2>De zOe%6NN1GvxOFXLHsrIP_1Y8LCd{GdrDqE=H;q7y!IbkmYCz#xz;qu2a0EQ8n7`8N{ z!ph9ZAfD!cty&XvQ^I{Hfuj49#saFj8>gHZJj5HAx z7wy<4X(=9sWIJ^)NQ57@QldcX7ScXtMv{hDgEZPHB41C>gjQAh8Xg=`$eFS95aJuP z1(nU8GhpXfH_h{GO~Imi?qF^sJFiQ>+bkl)S%&7#`iphholuW#!LoXbC#~Kfs!zWD zD|Kp3kgFOGUl#id9&78I99DRMj9=@bH_)x`-^#od1L3$AZTc)79n@J2t zl6vd?u32fR(>s)AwJ4<(`!ou0GhMK3c$CCc-HI%&Sb;D*ruf@1fNSN&;bhagZbkGV zXoBypU48ZtQiT(UycH*DJSvb}D@q)(0rp2!Pg`PSKk%bwf}5R zFn2&YG?dOrI;TBNpw77`!BqV@Pe6Ks-$Alt4Ky~y$vjZ&uY@OSm>NF5l~pM_WsIg8`38by2%we2owBoA6?4&XfuA;zWoY z`vz(}ur$dI`+K>;VL=O&E}~*CuZCg}+}smgUm>5$(Gf;Q9?R_$p;d%iZ*n zr^6F!*TN zV1#rZ71LHf`Gk_6@;z;gVTt0CJvkXQXFgcjHGXARerbsGXmKr(YvP3l_KjAqor_;F z8q)iv0Avj&DHs1kRs2zgiC&6{nBn<0tCtQH^Vq(VIbZmvaKgd#K|!^aGn3nYPCx^k z()jinbD`w%4#cNOO3 z8+Ytm1NmAv*FALwD7q&>;m5sA8S*2|HRfDh&iUprF09-l)ecz&2wyOsyDG0(LuKZ6 zh740I2koGOZ(S(dTf~fxCR@&#nkPed8AA+(z_mMJ2~!J%Bb|4LigE45`70)^I*cbp z8NG^>1!@GGS|`2D#cZZWxZR-TLI2?Xy&9_4japRndZe$RQ4G@GF%3qu-ES2MzXoJU z`H`SYnw^J|qh8?c5gE=p*BP8q!1m0lbo9w^SnI;NodCd2SAT1_v@Cp;jql@}MD%Dy zOCn29W%6Rwn6J$?jbm%`7;3px8dKzCQhcUj{Gwihh@}mYz5Ase8lKfTvGh41*Q)EN zn6qtj)LyMAti+=)j@u(q^oi%9)T~CBx@51X;8@wSaEp7b-fYWOLpgSyH{>kFaWyRqiK&Ew7$d9;anmg2n=P7K4t+4o#OpmICkd@5V7V zfsmS=7AwzP{(`pheD;s7i^A`BH8Jq>zOFZ8xBU)lLZ?_~ph*n?y%b8BtMnI;U3m93 zYY8pFwNH=HV2(LHa$pslSOx{fw*KS@Ur$l{3t{MI+^YYKHq$9+&gBem`Q_wON-f!l zCZjAF5>r>WP?oEd3ZLC$lFv*I!whMl@PmLb#K@IH1Arha=Z}?_(#-S4SIlT{?>U|&n?O>|Jcg}HtYU60x``g8z za=)Fo5u$3C61Q13%U9J<#dIU27=$HdudK0%VgsV3-6XSe(@{e(h>G7Xx2W6Y& z@~OEGV?h;J2xDzCNe@v0C0V&)G)HVN|P=wkd(t>(yi$XN7VIHa=?yz*U~Bd-;~{aAzc9s@IFEKi zd9a9E3HZADx1?-Vl8{5@y+y34g#dQ7|AwH9nONQmJm8JaZuG3L!^d#XquSqoE5AI13{UoN;m4lK zK5E*tNQn!-Ipss5Dl;o79AE)PZX&J{Uu9Gr0VaW!$e3Lew!+;h0X1#9D=9L7zl<$A++x8FAcAWL{U4!R-~;c&8#hZ%Cx`tN?@2natTizu%t8`FT$Qj zgsogoj_2+s)GMRgUr!%bajn7_XtmQ&i(DCJ`DUTtFuix=+|OQKCBQm+(3-lOOd;8S zX_6mm{?-!ULb02YK3{xmG|;Ro!R<&?jaFUq&4t>BQ!+Dkj8(rMCPQnZLopR^SQ&h? z6=@q-rDRZ2c1sjhk{mQ^ml>^#iwIufTomk|sQf0nxZ10gAwQV;`FVN6WNm;^`ai^8 zw*OAJ!oP`rF|ff95fL#O8~)e$PuBduk}$`A-}|3#m-C;^|CihC(wvB(w$7M+;mh=!}vOCyM$CsFFVoR43TT3t`R6rMDE*59tqZ|xNL=+onM&NL-r%o>Sxc%PBiyyd(i~k zxl90XZ~`#kMndWg;s?eY?Z@luH&`j(9I_BJ1N|AaTsvzOlU(oYpzuGkF6HUr<)D*$ z0|J`=$7NUm%nJI=Q0I|7O`Cd})6|WIsCpiYntT*kPT{HD@z8Yzb5H~8%H+{f#25w3 zrNGG|-;?x&j3aUAb&>($6IChRPxLbaKyEHNY(&3R|B1C5%Fj}0XhJv(!f@A#1RSU~ zIn1KtcknvGyS^`_C`#e4OYLjJ1|}G9q++|34qOVfcIr7p)Hr^PIhJsF( zXiYVa1s$4u|4__d-DgN&X6pQRF?r3#I0b!KpV39~t_M1j$MbUX!IN&h@r;hlggafV zdji?$l-adb8)qt8BlLttGs!ZLhRj4^IAJbpX86cJU!7bV9=gsV4PG9M5sXzPL4ghW z>RBw#gAizbbg%MQv&(%Z-Q35Pi4WvihHrQ?Xm4`M-Aa)S)eHNE=PlElzCc1*=G$sn zS>8H|w%yEFW3Grck&PTb*1dVX6JCoUo-#Bp?YIdUS~|6At(&P+n#H|}J^`1skxf1o z<>lmzm#xIp>3-Po4aI}5+wesTo(Vw5HLv zMtD%8jCUp?GoQdyETY0!6piXKr^9GGyIR>4)yJV-;`Vort4jGv3@mYmf8pZl@QJ!E z<#2=j{p{C+Tp=W4_H|^JVAE6}qJ%v4ol9oz6(*{@XJRsrb=L&$)r(%E*y()>UkCq8 zjT_F>S$`PaqG#dVwiL?h3N1?C0Te~`+zJ^F9{~dAv zU)?Ly|Gikt^#9bX{h$3ICL$IlX69f2ds*lT0IQ>7y8ZKzb&|!xVtzdU_cF0ZQ2+&2 zP*4I26M;!4qNE*(4AJLD4AE&)-J;4$&jLOnGq%`iYEt8$zD394+#zGbyB?&Qt# zaAn)V%=!Ii#@Vd3tjV@1_2uD>B`4k4lcDG1=HoL5`{Dv;bJP!mI3TNdsb>8jMRSiK zbP69-SM4I##mm~dPtN(nf+yv9RdwFxyfBVL;t>5jS&^ato#nO&2zp(DDki9L=otTg zY?%^98pnd2fmH2{hA9>UU5VV~t|@5u&7s)$@kptMAHGmOqIP`}_-jtf>VujipmCL< z{(<~LOOW4(?m)lNTCoMsxO_D51QQg}qknO?EH55eOQfPNn!B>xW<9}pXTFDXjA=m# z$M|mUryQ^69E2$ntwwnUFP6Aw)C9hY@Bh1xINxv&IbPApMaD)4kQ>w;{`F1?FCiz{ zMNIEwFr3#X%p8h<>w6FuKV5aHSm^9D5;cVz`fdNc2e%j^*Lxw_h-=%=vs-~@w*&01 z)%sN8n^0qs@ZH7gsEU?+NWZMS2S=N*wsK*bdqz zr5v++M4kkB58+zQv$X)8H5wskjMMH#@6R^wmuy7VBk=G=u^%q=YZvyQ<_;tv3b{C-!?NZLhE0@ZSSxKo zJgF1Z9Bx~niwfJI5PsFmcmTW4y%-=DuOG)Vy5WIMIB|10QovRLCIPJlYHVNRGw8%i z=uuh=?&4y{pda8~DF2EwC4=>WK8`%;=|>9|Gd^d?c^rYUYl)>NrUp{{XbHw$jy+N; z_y_B^GlxTTT&PLjnnN?tmGH+L(0tT#uSAr-W8E#sX)wI2P7Dj7^8#q31EtB2p5Hj-(d_OYJvR0|1vFJ5RS?z>){BCF9lET!lV`$4OBk-if9C)Lj7^4g%(^-eQ!t==*#6 zdXkkoTEsiXZIo`Od>AjYz(njSHLMRu{p?|4IB4grw>u%P6Jn#FVq-vMp#{L&V2=Jk`%1J$##a1r99FobFN?9$pviRG zPl=(($8&E2w!AlWm;_LQ%s)`QhheR7+=z84li806JCwom#uLnC7)^|G8;!(|7KEl3 zdmILzzg_o!OK#ygnlMXlDBbT~kZrh(Z6O9|B;__n!r=umhr2|@CADG}+kIr+HpFBj z0SN`v8wX(SWL{^yzTR)hO?5mxF7_CBPty~Rr*^pCib~tMebO0R4EO1sP=n8%4r5VJ)w#L0fr?MK;p|_P7^_MWyjde_dC<~8^K%6Sr!gD1QgV5J9z;r+n^4k z;+;nuVa0hEUQGZQV^~FAy)u)$9L5ffs-t1@Edh0CymFpU9r_~&+|5_VUB(;3di)KU zcbyO(c4oXI`Q_8CK*-psxC+vFt0)AmTk}R5*bVFe*G^(FOac^aB)NjZ{{7!jM8VE7 za3|c;nhf)pW!y`ap&sG#PLyMk-$4#Si#Cy)gkw{^EDlkpb&w^c@F1>+;>MK>@9?c60<<1_`ya9&iP>RHg>RD zlg?0yNrmYKSt$e|(2!7!_#;m1TiNKIqN?dAIVgxufqPMmmmyiMM)OCUyC zc{CD3a>fI1i{S)bj^<$1v=z+G{ZU5j@$p9IaI8%sZu}BmAkhtp^q1XM zbY;CaHX3s6JnmHOv`-jYr?lA#*Ou2tQ!kxUeGncHAVmKV+k|+Aatg}?EX%kN)ACo@ zCOvB5gF#gfnH4-B2*CWzGpEn^a($i#vs#;(oqto}r%l7DnKVHn48*La@nbKqM!C@D zL}F4+414E#Ur#O%iy1cD&u2`hB){RdbPgp~^^vNq0neD=-P(v65ESSIR(Z`^SS{c$ zOB7&OI@_ioq(Pa1rE+_{!&`|#!hke`DcF_gKbo+GMMaKFuRnTtf6NL`fFulz0cSo9 z#!r9sT6mTd{qpVxy=((MF68G$0JLs}ti#(bhT0xyhE2sgCnNG0i-*t&!VU&!1g{6T z2hR(AfeZ*82rURb2u%oGfM`pP79&~P!(JbqZ$EjzuvTw$xNni$C^P826COF+kl$nr z_+w8~Q5>-y1>C1Q!7=Lt9d;AzvdUpzje^8uu%fKT$UM9K?pR+8;fN!eh2$8v zS~wB;CACoIz@VU9hu4+nRY&HeXd+FPj{|%#{!39GgjdB!Kua9+0Z;4Hg;IcBifBR2K8hn*AMh`9nwYC^x0B;AZu?6 zqg|^%^vV{ZPQHVmkdAHTx8#J%lN&?zgbZH{W?4D}kR=V1F6(pOM_D@m+%o%lc?hQd zK+jNUD}Htjy>^Vv0R~{>Z%gMR%9`XAxQXyIC_J%65epps2(8D0(*aER)_4nKlcsv8 zm5mtdat^B18E5M8O2Pe+=!E|7WH0A5avR0fFGG4m5UA1ob;LrGx2liH6U z_RcF|m?(1}2>K%jD43A6g5mhS+3zdmQZ(>A+EijQ07$(!=&}t;8%3Djs$_q>@~oDe z@MAE70cp7hpi+hPiK|Fd4hs(t)~U|*HqLSys3=kh!)C95HK|5x3nSYOB7YjsIvV3` zhKDidw38}p&F3v@7QfJM28gxJJ!;+I3(K{y_VbI}D(e(Gzv>UAQ26uo6syP^z=-&C zE2dwengxNY&aTZZcy~28*bUT|y>)BZOaq_bc()OO9%p84l5200FNQhl_mrTlh<-&n zm7|G>t%&qsCUPoCP`m{h!C16Q6dY;-EA={>Zo=Vjg3CQ#1oin*vHf-p0J*J%-xoP+6(YnnxD@Cq|lzSVP8J;{J zK)47=nINLKY?cSdn*?{H+|)*ec@odduZ~5_-858&B~QBW3S!GeGm>1CkV~!-M!pWA z5{nrJ4hVE8ZH1#BpdFL)Ew0nC5u5S=ZHea{6`-;~a)*hHtX{`#ys@mc5C_tLl~|c8 z@;aD!RRdg1j59JkkmHM*+_ccs30zXbd^6VB1B3HCnXqWlp%7&KZtQg4d&IT!9X>-q z!S#Dn-oU_wF(**b8zf!Y-1paTgtMUl&UQ!Oz~M~vby6WSVU1?xqM>2do);GbUYWR) z+V0-0XHFZA^9UpMAtm=wNrONSv6RKB=A$TOocdkLm<2j9HaYnSncOpnY`0l$FAa%xI;z*$qfsJ_EUG?cS{in+@1 z*IuO{3kyHBPDiUo-%i7>Q4xVtE=h!s35k>mnWa7s2}P=3f|D>`T0#;p-9vl7e^501 zg|eAUPYMn~aeEGbp}>I*q7ycrjW}?P0qh%XGz}XR(tjde^^K>rR)@>^YqW5q=Y8NY zwQ^kFm0t5|`(X27H}{XSuODGst^G~`iMd{5`HnCx2YysEUqU?7RmmOr-EnIPdFBf< z+)%#oZsG5mZprd@cKqj6l=9Gvy->EhRU6m^YbB?Maifs49I8%hPx zdLioL(gwU8%mO2uFk&HdZ33iKJBlkGqYV^c1q~I$PR)qsrkONc@0wqE`)UXMo7;!#* zwuY#F%Op8f93RF$7F-#TIgbcM#@G#QZr%C4_tZWMf=dH?l*j9OB8IWN9jMz}i^X!Y zN-|m^S|(a5S-DWzSd4;`G%J3Zs`N6-Z5T}iO$0*(eH45SoCzGd33`GAhZMIE=VX#G?)KC%E~EV3Zby9VBFF!0O3AIH&U zrdXHA{jjSmk`J+|r74=X)95CA+MemVn3pg=YdWG-L#(hDw`fJPz{WYJDb>Rq$EU z)#SS4T=1125HZh&PkrcaeV@Ap>Vhu(I^*|g(3{Ks5JX*&m+10|CMjMb;T4`4z}2OP zQjJqB=C_%@WM#4bOVC;ZH^fGAHw>y=xR&jdJX?)k4XB&F0^0;onOrk!`$+HCeYQj< zgbi9};0Gb*wK1Qqy=~A29w(zU>$)JlQtBnuFoo_9dk7MYMJ+sja37>IM!nU)MIsXq zQ-o6^MwNOjOp(DzhlbM@+6o!`G;eracZ++C^;V5U?7&TO@AZ5B-1XMb!GV}84iUY- z(U7}i+b~T0t`1F_Xb#YcL^^D--vr&xNv%a_JxUh%`g>hQxPm$rSK7&wGMAoHv~;)} zzZ#c5dYMO74t2_KNC)^&q5>6$6-;BItLQwM4>iqzogKU5LqqV|zKv}3baAffZ5oaO zXwJ-*?D3tuu$?y5cDZI*dTDm8c9}NO)ZC7(#i1IMwG8eoL}!k+IQtzUEMf$r6~R2W zat6G%49_e=XY_{H^R0J~?moj5!4>;JVu`-9eEi9)c`*CdLrLN0#3B5*t0DhHsA1ao zK)n~9_U7}QxVgZ0nXKo>0oa686b-2(YN^Q`2v{N{VXxgyK=njDzaJ`w4E=+fFImqq_ zz``8rgKh(_?4+mRSfcp)1kg!uXx>PV6*(Da?Rg^37|nw1^i_nGE9D zrR(T8toH*ri~AjFo_bQHmj6;*-+V_1pHYnwzQ85r7ZM1P>5s9E6tmoS( zU{Lp{WON)e2E2g+LGm6=&RVj8?W62L50dAYMDjWzZO;`oaA0Fzc>X3+!-qj+g;tV) zvd6bf?T6yJq2Ov|<@C(>2b-L?~)EX|qd1loAevP^^Sgyv0ZPmUFGX7BjnAsE6j{+}-Zzh%JMM2sOO+Z?lNbNbEi z2zSnTDYD+!!+s8({xltv7lHoaX5GOqub+QUS6vKS!_lbWEe97Y*z14$o#8MjowptX zOH<%?7=LyU{S!sdtDKZ`pTr%8TYxT)3E*xd@Z zL(0Avy^qlqEH-YTb?Dc!dQj(Q%U_{$p5=pP5w*Y5vzhznXM?Iv_9huIxPi~AS(bgV zXxT=1@{DZI5ZdhUsch{%#r-xXuN}gh68eTJJFW8pVR$^*9jI(dS&gcerj{z&qx;uy zOJ#l~ezo;m4ZMhf+g00f`f)SUNGI6s5cBzp!XCNNT9EX!^3(`fUfpWz%vVY>;0x9| zvlIA5SUF_@`FwH}BJ)2<$VI4vhJiPna#}pXZN}N@n=AOF28K0<*Vms4)k`@;=J3zrxjCl(@$R^1i#QZ^?~NZ}t96IlovGs*_~X8fCtoK1B0#m@JM_jF7k`b{9w zce6obwaSQ_=A2od&SE{O#gY+moTt@@bH=IxTT^oY>IkJCRq6yDqS+dd2|4VIS$=RL zBxN^9+bS9Y*%m6nLI_4tFfhlOm|%f2fv?8kbT=Ll+dA2z=Ca+qA7yY3NBqI?G6I`C zr2C#ewVZJ$7pNr#O(~2l?@TSabpqsep~MEBA!>p=!!jz1e$V})kKY1qZZU*cI2Whx z-irm%3G_?5EMiRvxFJ|+65~Da*GA$>pUuy&*Y#K#l_>qNEGh>S3+2C(KEa%lDPj(! zLH;eqZJ!f+Uglj5*{sjN+G>4@q)x@;0;2io$<0_8E4ngU(Y-{a9D^L2P*obUh1 zNn;^`@zt(Y*?uDwI8+3g1V=({31sV5Pf?Ld#j6bse$>=VeZjZRTHR*)&Es5h& z;DBdx@PeS|9*NkAFYt*YX_X&!1E$_wb5ED9hMT1)tlexHN$CqF`G~9#cbL7=^0|7N z%&U(9_JlH;5ZJ8jiCv{Ol{hJelf$e4Wp7mXM2E!Xsjmp_5ls+Bs_+DhH`8APLRlyp z9O>d##q(+6vf9TmY=A zJf7WV>u%tR202pnSqxZj+`_R&wGQqC;k{*lfR{tqHj1S1cUw%M)of`~)&l04 znph_rH|aXf{Wm=&f7tzQ2i9Ou72cr@{P+m{xLPrAZGQ{DA6w3PjOw`P5euH5ZOaXB z;L7!>4yPxKFO>QL&gbmv=1+UI$XoP1&k_9*$DNEorl5dcUISx=D+Q^zU!x9YlMaG~ zBbK(y#o#T5r|zYeW79$XVDBxE$R+WfkBKyAz4+OnNc%e+-Th6$xklT~sU^%sKw1dH zFLWP3z4rh-kE>~X4OOZR#uQ7Qa}$ors@D?*HFn!G(~;~EV+%p1?xWUIyz$k>3%sW!5VP-(w zY2%v{{tp-#Y04=X+g!OqQVCZ>w|Pb+pInLivJ-fAb?pKihnqX)R)LV|uVeO<%qWX` z77*NUWT$v!=2*Q2lG)8bcoZ1Srp`VS&rk--H4=;<)4YD}YCFw2L0=q@ask}Ckv{3z zg(WKizVp!G0?RU#DbW`qS)yx1i3$PipocrM0WxDIh7tHzxxa9@ON&DDmS;Hy!*C=t zcxuc^Eaoxp+cbmj00}v_q8k-0hp~w~_x?l2zR)>S)^TjyfDAI-MEJP&N0B7e+9MF5 z0x%O8L^PrPL}0>=SBsEvVtwT=GdIHknK-qm_M?)DnhP?1?&tt@_yuPhR=rShf#*@u zSn5#6pC{{;8udrKKi~HS9U0BEsohtfuL&2h8B^aW{XSulw`3QaC-KdWt&Jim=Tn;BopMmYDam*dWF9L?>&t6UQqLT zye^6IA`L`5QLc)2Xcpd|5NAfneBV0;=rbG1j0_j-5$e+98GD~Lqj%UAfxGt$`OQZQ zWVRW|NwcHbe>YDtH!smUmnFzyAcL&f+5k|m|oz6u0lDWsI`ty)FKz>s5rqV#^ zO=zqaz+7`QJ!Bydq-3`!g%Mdxlk&DN@8yI-_Vg1^LqYxI_>^3n9TbA+15b0K8T@f~ zkXFn^Qr8T2{$|~cVcG?nBwI7!_Zspb4p`wsl4QR()H#q4DdPfN?XGOL@U8$F!rRgr zw*!OIaqJpAt6VXr2Hrs3xQv6KdWsl13K$^!*Ru(=#Ia(oLnz%FwG#qGE*l zEY%1V?EJ%>?gmq*l}#1NXysB6tKVj~P`~R1^kqqH$!;y>YXnqaqNBPhaU2G6dnL@5 z|MljQa)~$ZLTS}B{@c`n>Ps}1qyEytP86?F=kbN?OK|Y!%jn9>R;SrkM`}i=^*ION z``QbKM>9JtHdvwv)CISfUNmFsQ>jsSUQh;MPqA*0omzA36t7yp1Y&mfxDqeBpox@U z?Toi_IhM0A79doCt+reUrlFoc#r=0RFL4kF9{4E8An+(VhC{9gxb2C{s!yLm2+4jX7?^#Wr&D!A z9;jx$XIld8?*cDwt%3nw=7cl#uFKtxY+HAZfZLX|M_5W7_xu~h=HmI>h=n6Y_-dSG z>&dKLk%;b8)$#eD46K)u*dmT)@wLn{chO`hw!jDQkEd<#A}|sucax?L7e~jnLsPi7DSIl&!x}*(V$N)PvyRU*OSxlRYI2%dGrvpNM#YClM!xmz`uB};0g zguElJcn%Ffc1yhgfzM56KvNJ211fG=F87sOms0mJfDx>@nhIPt*&cNC!v3p5!&j%H z0N9`J&V{FX`Om_(ocr0>jY>J+0~!7L!B_6<%PREk+J? zjs9x1>xG(wj9~cn5l-ByK2bTu%ExXp{~Ovz%n$3V5EvyR4at-~t1~^vXfx8ayfs+@ zOav>vxlg?Z^fr<1ea5?dmg~GoO4`UGqD0{ubC)`Mez?+1lJXB&4K~n}smDk{mEAgz?}dw6 z_hF#vi_O7g-D`PTTz&y0w}w^TW$f8d+diyr>EnO47^co3UTjH{N#o)|NtqpR%=I z*gYe>i!Jt|)K7R}wQ(1LL8M6fg$m&hA;0*n7H^Tci3dm7Ai&e`m&-

    t>01&4Jk~ zhfG*!X~N&Z=M|_mlIZcf(ZA33dXantG9d0Kmn@fz`ARuXquuxyajY7|E&H?zB^wFE zg|WcRR*`XgW1=kFZhwz=h;sV6fX7tYqz8vm#bWFuj}M^JHzc)~^J(RG21rLFk+%NL zqEmiO6dMX|p{j`<{|-$`_h8{8=zqh#!>9-~G+20eLn#_5%xVLnzq?a|x_tyiVGRvW zKB(JW))7XD{TiFghhv&nc^1MZYY&fQiL7?CFtzXV|IN0BOI_i1Wu9Fyk?lCbR;l zLl;Q3s|QGT;@S35<0``Aj?7g%pWYYA8clWSUU?(2Qyv!TL{PczwJt-LF3=8cdBZ2l zlbrtEry!f3f2YWyv_Q2G+$0Oj3$%GhM<%=FxjVp#k33MU3Ndqe;)(J-vlMv1)LSA^ z6ohcwg_}J0>y%)?S5b1KqK0&2({88&`Rs~Vk~8ij6z4h!gfAoiZ4-_+Yov|a#=Td+ zXdtZ9;~=ins)>0G6-l;td|Ic{oQiOkaE0@+Tznb90OJLaW!TmSKGpj>IOq=x@%Wm9 z({lcOwQ8P@{Td8}U-R)|g{9>72vpvPz)Y$l7I5d^R zjxObe(d&JRBUi6cKgQE_YOUw<=rTjSzS4Ir!Rvo8_ts%?Y)ixMj^gg_t~1Es1b25C zBrv$ULvWWNxCPfhu;36NxJ$4g!CeEv;SSm7yl3zIp6~hYbN{-XXIS0U)vH!luUbQx z-&FBv`+Z0FRWY+Em(>}VL`94=HvhbWF8q!AN&S;M7MFhGvkUOXa&m@%V&!LXt*ZR^?AOd(Jb|Ig7#11J&gv z_v>jL8FoAv;E;3zOu#Dy`QBVX8uYkw@8%dJo{<;5wfO=(zZElU9pshG-*nM5EjkK| zpEu>As-3W6r@S!+J}=nfQM901>DG@fz3MSk#uxm5xldf?SUF^z4d_{NbZHqlc@I#@%t6}vc&gBt%f?IsPf zZ}k2hN29us20kUqBpMJIV3rOXDV<^7_^LQ6li51e@H6A%P(m;MPkB$X;(GX{VEeVA z_~-3^+_@oM9gZ|-6f)c}gjyC^Zauf=W!+{hkX0*e`r7=4e~fdi6>}+HugK6$+fv_B z*V0dVw!j`}!)eQDKV{Ex05}9R==xjxj(PR$z0N|Stw`38e5)C>F|%3KVGaHkoOf;k zNxh*dj+{MOMu zog1gXjC!5uxP$(P(Jc0<+xP{!e(cc?;6&6S<2m=^YSK_0iT|^skAeM8_)G9Px7QE- zFAmWrgz8xQNm+jQg{gkkD8bLRpUDg`7s1Dk)M5>fV4o%A*`kUXe-|5t6|cqKx&6!~ zd3l{^+;N1?f^+!Wvvsb>-4g+L+cl7A4!Jt*B1(>Z{=GxHjsV&=(s+!E%?}d}GPLuq zPKyNP$Z=%f)x?!Z)Chq(Fd`>OfLquEJGUXa?yEk<9q))U(c=XA>B!Fj&z=t-cZgB@ zm`;T5aLw0f9Xi(hl-^1cSkm~D<6ZHz2m5FFgRepyiszIvsUB4Bbe(gy;uer#|8@I( zgw`CTS~FdAT;3t~2z@{bS~>|>4LE(ao>HVcrScQ~r~FT(WTPRMA&PzUeL-&1eQT!A z_k(VHUr3cPKdmf}34L4MgLl7UVCOv1dRGPa;69!qk`go(Xb;gPiBqMBq+CIr5t~Nz zfWw2&IR`1{dWgfmQFu`Ef?c7ptKC4rYuH`!$HRKN^IqJo@Ah-xhi#v2%Em#*72c0K zS!Y@MDlhrA`9TY$oezd1Y2#l4M%ta>JD%BJkA4hC^T0Fv+KLJCMm~@_`=htxyOsajG+=& zqb&3ebHJ4*9Lq34fk8F?j!Gv@iMGWCP8CHt1%(vz(Ue-I{k98NJ1tjerj}Ydv$=-G zKuBGZ7ORW*lB@F~WMGmD3^!3JQOWzQR*~USm6% z$$DcUG)*I^&?&8WK|^QVo?~8PedL#i-Ld2Rdfgm&`{Vg^zvaMg(6{e`gzvqrjAp!y z^77i--7I8f2^Mpv;twu3r<0n81YK(v2e^)I^kqGU zwJf}=8**m^9@HAq-%ZkY^35tA1|OESfPcL=6pWK`Y7xqfcyD&xDH3|GKKXavIRJ29ZMhz#8zHW(@v7H041S|}1t zYkk=vhq%Y!72tJ?V22GcXVU{%2mE}gO0vl@DyQY-UzN%~8 z(B^SWm*xc<6Sa*Ly}=(_X>Z8i=>2bkZ8}!NEEcMy_L|GO+Eje-T8A%UG{SBU6Oa%mpOW|!tC@K z*}*XP5^9`Ihsv~UUc26RRua(xtW+hZ(?Nu-d*HI91v@0=oPlLTEsZ43sl!CV_-6)d zdp*U)uMhGRD}PNlRSkXC7w(t=9|cB0HS)ZKKe~;;*}pr2ByA>5kLzn(7OqgUT|CuM3#?Q?`QZrT+x4p&ll!Xcw!BbTc)wZjpZWQkAN|UTDuf4%mC;1ez z-tne;v;zFS&j5MT4`~QO{%O0fmGbhr15iukw>%hI;GM_H;o=g&_4PjtD$_LVZr*H? zNEXqlHmEY{UpR#fAyGA3dkqBZf*V{@22i*lLV+zZN%)S8VJpQNRmG8BTxvubP`S#y zi5EUSE1zaGyjrYr*;vu1?Xev{WymWj#5Ej60;-jG@;`@Novv!-!u zCP;^sK2tpt#AjYdoXAB`X#(BI_!-%&n664K7S&a8muGoapwG+XpDrN8=I;W{ZCy#YgGh+TPs8 z?PBJ|at=Vix0o&nv<&ey>BXfHDW+^pqsGB8iy2Kz)!-453GJkPHWUK1h9awX;X5e; z4h1}IW`Yr%+zci*^13oBBI;O@MpN%(u$&7PWz^23%yBjq22*OC1ClBZ5O^7FzYLZj z=y+l!ZcON4)%Gg8-6f8jG4e01#an~{c&~Xwbg-Zs1Fv}V&vp>{0afhg>KN7tHE=TW zMjNr|?}d4{ix?bUEL;~$L+wa2x{LmJUGrmwUXs8>m~5_a9b18sd5>~)t95`^#!1t7 z*|aQSu}kI+>$mL!eY0n3Z?e@ruZ6ryV|UuDKfchNSQdIMwQZ^p@Qh9k_#oJCt} zv{lvJR=R%I{R>k5kh+)IJvFg}OU+o^3VkwGJCM~E z6-2-ULa(8%MvCWNmh`97GNiCf0h(TE#bSsRze;$Oel?dF0e2+Y!s`RIcgq6pmRW(` zyze)ZLhD_V#vyiKh~P`C`EP%??=v2s7q0RdroScbUm_mYX$}gK_0RgQhon>H6x(9u z2dw*;-xRH)s`Eno<3b-FmZ9anvaotdig|VCkiZ2dd9$ew6o2hzV0<_1?R*X#oD3r> z)E^lY+UyvAN97pr!h(AC>ROc>I-A2$`9itnS=71OC+I<+?4JREr0?_{WX?KiuIV~y zO7WU(mad$|XiIyk9!>kH?t@^1S@%yR4c))>2cvEO(O(b1xhWNlJ z;cfnS!t}_sl86+PjATIg6^V@CM8X|R=mK`3e#CYWkEu_|cX>v(%l|I!4($)J-CJ1u zA|UQ-fRg>e$>lSJwvM*Mcdr=;grFS_PD#LqvtNVnWy8sTLamvs)O?H&$_5DtLj+22 zN2FX~f5H{TDIpywVPlktI7tgtT}?tY=g19-uE|vpJnK>kTkH=hQ^8yu5#t&cA{ebv z#%VQGpW{kS0XMBqq4;in@g}Hy@Asu5sM(AqFm3CL{&|OW*}IwdsCehseP+Zc=C!$o z0ILAp!tt3NN#|Np*4_l<{OK>=EOluJ>zbnc1UKGBZg}2q7d(mc^adaLUsQeXSl_)k z#^pe4W3LPwNq_B9l;7E=Yv>>BG$XcIzg&zk=q;!$gkAWhe0bImwN5G2jr6MGh23I> zJ;^#hL9c^Y&LV04_2!S+o_fOKu@ajld11SFDBMWMXLTasxaeJJlOF><7HXYdnq9TJ zlJ0_2bV+YW_C;6%V)?ciOZ7*j8c?{-YjTg*LLZFQyjsiooI7=tO2O76n1m--29s!K z@i{AORaM7!*-WbuUq|=mNvt5>i98ZYyG8wIF)J`;i?0`7l*7Yl+AAkUi!%XM#sxw^is zQeg#2y_l=ZBYa)GY>U;9-BwlEVbA#|D1H&|LPNB#7Xi3%yl-<|>8*h>BChU;WU0B* z-5EnzEn^Pd#bI8x_iI8e`uhu`jf)O0fo1uiiX61brd|s}H_yV??cO3pc)ndT#|y-i-MH*XMiaQ?zZ4Y^}>U zr}fuvNPWGulM{WLtITqiPS?YB^0Fb6u$1INu~2WBz1thrwBgH5Tvs>7pH7k{X=Bi` z)T|lTB^8E3Aj^L4&uq=@u@9`t7)(0DC2zG<@uVQps%2H_q?4)Nn5xP+u1!j!bmFX9 z9(XI0<1UZSHi}ix9LH^qS&QV`z77K)7s81F5%moN)t9z1suzC#tn6Q4;FzT5;K4T9&_75-Rr@aG1M>4yN|= zCq|feTMoXG?N{Qp3~AGr7<(NvRPD=X>`^pj^W9aq??F_ia>`rUMvi5$dDUHwTVhrks#@yz=8|Q{TUJG5QhUDFpIYTqO;k`b%rOVUnE1x18yQ7G zFJhTZ$IgCaBlA?EXJdDNvuNZ`-=&EX%pEgH1uY|QyL^?gKqQhQ$wyz_otyfBN}^{r zdu}CAHx^cHu|mw5G?MTlU*Yv2Z6_~@H|1j1A3413ZgqY1jU2BkcdzlqRZ92_h0Yn@ zwu{}W=&H*`{qVc2Xe%8w;kaSQfY%CPf6!i;V#eo>i;>z@dV3X~y?wi*PNUT?Sq#jh zngU2Ylfat8Y2$w-g!Ey_ly;1{w^r6xXq^HtyS#OS9Z_AO1Un{h?0IU&XM7mv1z;FY zi}YbhOeJLy&e!qh+xM7}Ewq6u4V|}ozc+rg|+Ob5A1D)I*E_V3RoY>Jp^69#5C zzY6Or9qNzq6;u-RvOhSb7SO`d#fil7jtf=o$6CdCM$f7U>6Dw4xm7KE4JMr=>G3E? zZ$mH}Ih|L>O$6JsmSo$Rox3~dT9FT33YCQoH`nJJPgUk*Q*t{`xE45Z{Olo~VT{`K za!QHY06u2zV z6jlq^KIG7lq+EMB&Z}i2jIiY!mx|J~Uhhd$s zqxl>y+DA%z=|eeD&3&qlg;BY$_%bf}Chv}rX~4C>3dprV7KD|*>XHI$&@iZqrOkg^ zqukj4ep{EMfA-tEoRocvuy~YO zUFvdo_R5|obykqRPXXx2Nq?M};HAN>y5p+!_y4xLT{-kX_bsTv;NnAh!mMx=DK)r( zl=?AhUt|)k4DLemtWeNmuhR8O@8J{T-UTD`WXH!!YC|?$(sklrTSh-1Vvzd&g$C_)jwS?}iX3S??HH}Av7mEuXQ;&wtt|iPuXQNhT;xXm z_}xls(tRej+4{}n-9o}S+H`EY{i46!VLzEp2YqE1i#+3R1Jz*6X;uRX*kMLvCjZ0@r*oKHuaY%qaae`cn|ES3J%_BJPwp zny{6GI_TuC^eON%2Fyn`x*%t}kh2xUYg77bId0yn__(Qlscl*$GOk4D@smZ}isG>M@cBKHdn03UgRWZr}S^$-QPF zHEI-bOr~L?pTGBWhX{QBMlFym`8mBmA5!oty^b@H1#$i^Tx6~yUJBWCs+*##2zYiP z8Fk_SKW{;SCbJV)>mQwdk6NtCUkE)mCT5*|c2)bA8O zedbX!3?t*?3*{=hR704np*@H?1@R$>jt1A8OYTS=>itXZi7kWufs|pN$g>wq3fu~q%kJlGPOhc;q|3N$H5L#F8q7}FOk24b2y6x$%0~KrqErk!)ApkZGB?9V#-0og!5aV%l>Kr2$$AR3L#~ z@IYt5xS|~)9{FNH{Byyyg7~`#Tna-9EEdy1(cbRFQ$&IkbBx|s@vZRr@#YjJF{aU? zP8l+a90VWZRTlp+o`yj0nFk1!G7$+%<1s)B!5D5%>khRJ`7y|3X4s+pRjC8)R0L)5 z@*&6sHh7`>v_Wt>!JTeEdNDTSns{VE0(_at80y2zf;ji;3V4w?RgYk1otF}!eA#u0&`6!$D?h$Pk!x!T9Kj}F#?ci@q=SQ zas!CznkN1nDFH&=CEX(@?Ak7HYR-5bFpwS3b&A#^j}}2 z*dSIvubQ!W+mw+y6fQ#{DfYogJ^Yz2(enrc3TVgqpHYOrz(up$aJ#^%oCPt_D) zO211rumISB?Bpz*+(2>wh!^$)$N>bi$+#HXSel5~ncG0f*%8@9oJ}BhF66vG9zqv65FA}`3m%4d-|qye{6RuXN1Cs%x?W^ zm#sZ#NcC>-gd-zx_(SHv7_c?r7`QS=#eu>xxuPq#scpr`Ud#$+&$t2RU!*1uqa*`1P)y0CbuK&di}ah z8O*ywQ$OQx9KF@9YCRkZcy*qyD;p7V45;JCY;IIx4H(PufU7z+Q8w1ujNzIkmg z2c!D$eWZ8uJa8XLe1G_)2(SGZnuz)knx7)Oo`-k7($n%`|NQL)lN8%CfQ477!{>G8 zm*)JVqMRuPT^$YEAd%VvskPAj^)4Q-f#KkWAF5XmLJ}wtJ;wKdP`#&qCBNF^? zk;MI<^a8&#=siu&|0!Ie4l6hETPkYo4EcTLzeSFvle3GMg|X99JjfgWYaav)B`r%+ z7Yk=SZgzHZZVv9hy*OaUKweImjDws57F?VF06F*5i{noj7bh<{5CnoHC;%aH!*U=z z>2bq?19nW##ru@F0M^37^G|)w-@4qeaN^(slJmgMJ)P$TJ@v(n$OW?x0>N~j?D24t zgE)D}K|CPXIRH5i2dst3U`YkZd3ktXHva4r^yjtYTp%vQ-(%FP2i6a)^zP8x4nP);`g=xl5y~|!~DSh zR0-zE&;MDp$bTzZm4JD zx!tD%%t5yVcG-ZJC#JaX$aJfE0F_h8zv6|jR&TM2u%L%s7o~?hDn*ht4n9<|Y*xqe z%U4Lv`LFvf*XF)qpj=5|u)ACQZ8SYFhG(y2#j0el#T# zDvn~4y_794z$?%&#aNdwG3kg#t1(Dril*7`xe$#}rk@Un8&J!9OzZM84!x7RPT7Fx zrR1dC(41sZT_so*%+=SXw&??t#iIpJ@T5~JVk~1kgcDa$v2{_VK`%B?Dd42M2She* zZO=$$q{EXIDabI`lH%fv2lO^@GU-f1$k&{)<=@8{d8Y_SYkn|W#uUE}r(m;=o~HGa z_6n(r)ccASQXLr1B84Bb(29yG%QDF^+2DXvAH)hmknCpmVTGWdVHgWKohIih?1=Ep zXi{VuoLV~K4PH@uzStDqTT^vRYRqn>5THDej77L^J_(TRg3@~ z`ZdExiuV)jkrhd-p||nwD*9QI8RKH8kyE)zi$mYRU93)c^AeaZRlYR#)gafr%zKj= z>6@XwhhpapZj<(OJ57xk6%p&nF0`SF`CcJ7SeZyigeN0$wq|?QZ>wyzNShSvyYCWZ zui!FjtzU3}+3RiPQkR`fm}z4W4Cd~#%)FdF;gWRC(2w+QW%>U8O^Z{@{jX|`hVNn; zSZT%O)`i@j9A=HoKrgn0V8@czLF`8=o%H^4@1?IFy4zAPZdaGP+i;p<0kM;SSb!}i zZ$dyGmVLQ(tqoZ_9!UO2XRv|z2HLpw@CKt+W#iaYfq1(dijFdQM)33JxVI6@gWYXO zDG6sxv4)PV4P8k&DD$eHGj01v2f4X*^(p}SubFU?Hz^a;zcVc|8n7;wEuWp%?y;OD z#N}WVUxFEb`S@huYDFnN7_{U2_R5DQL{#c`7ZKMCIFXw#IZRa?@TDdRoA9U#c8c?O zwaz{$_T*1Fnd8oE1%8sJ2W)KP$d_gELC$!T!@CuGPl~V9FZaGJfk8{tG|?CWd!!c) zd;TSHNcErgRuwWx%{rc|x<;gQ z`oROnfvcG7g+)=rg~?9ev4Ik)%%kz;$Qn9R(J6Xn3sw?r!^vCy^}W2wJ)e|yE%e`> zrQzvSHq=M3sFp9jwHUAhyta&Ll8cr>;57?}^hC=La;(t$Or3D8H^{HB`+s)|JG|}n zW_Dlr9FEqByGwB$)*B|TH~je4Q{7|nq~z3bh%NZu;f>d*gSZclL4rZz3ireOIowY} zX1QdH^IXbz_ZYpYApqy#Lhl@O)}EEZy>hEDEN_irZaT$)^J?nsD+{V{I`uk3470$I zGhgZymuAU1Qxk3*CwTto40x_|g*+KiwT(F+&tF(SKSS~b4~9umfAz0QRs-_&s~^AO z++J?Wn-|TmcoTnIPZeqtbwJ6HG25y!`J?7=K31|CgYc)`S6p_A^5>W5t$_q{3-o-_sue3K%Vy$sNVn?p&+D)-dk1MESu~!R7`CFV2??Eo zrjmi=lyBNVe}PcM&|4L_nz5HZDDvAMWAE?Xom5%P__y%6!Tv0)^LCs_UBFpa+Qf+T zVY8@ttHI>H*iX@)Vn3mbxe*S@L+Xb0%@}GGm5YeXQ_aQ+wixA-T(d1%v#hhN(@YLO zyXd(Sxo5adEp06&FU_cCbS6VM7Ua3DxRh!~Gac?EgGiG> z+QC|(_Wis@I-nYQL(VNdnHY~rl@_l%l3V^MCb#6cbY9u7Hi^Qa z&io_BSiMCxF#?{%h)Fb4Sl$(ve%o?=nk#wBd8DfTl*3rEFY_G=z0BR^ZnX~93O;Ap zS5~TcGqGY7!FQi5R;c>>X?@?T3{QTMLRrOKfqiI7-L$B|X@kXU>TCl=Bbc2>g-0{G z!z|w+1Plq7U~ktzAwQP$`{I5r#I>tc*XA}BrULpi9T0(9U8!Ok&$T`lxy(`4mG5ua z9eat~zxlvM?Y@|^vn%t}+smk`amT*x5-u6h;Mph7lq`><&KM#x(~d>qhPUz;d88z! z>E&OHIS6Xt4>GF5u0P;(@!ol&>ay`X+(* zwN@@7QmBaibZ<5R>?;UT1S zy|iRZW0nuwRSj|EPGj-tWU9xv=QOek`MzOKIP-S%=ZmX%E)A{AC*(%JkSLEX&T1Q8 z!l*%G(RZKpKWel9WPZI{&5udXv6T>RL3Op7xf}j8;6$HcGiaFN`(fwZY8axiW~_B% zk12_;f6dj*+|I*c){aPSj0AjUpytq*n1Azf$o>o!Mb8}1 zZ3AB%nqliY9jW=2ELY->xT&-JB>Wet*#KF+$Qf)3XYJLE?TG$)c9#0{zORijqAeEA z*we{9GwdCWH-`NF4|2xEja;9_1vTCD+$ZK7_58^duPoN@KMpOg0!l}dZB@~%tOU}w z2|<`TgZ}M599Ba!RZ6(0p6$n0XE+&9g&AdrXxmo$K$4AnUncusTnTuoM=8s9Fq7op zuv#_+m&Qr$ydPi|4O1ZKK9lCd5;c>lebs&O!At)W@xg)+UiYQ3tG$Q+kLE17&$dS~ z%PuCAZc_?MpILFrZiO%x! z{vjAUN5fxUI_P=T&*CI+K()WxE!G!**Dd$}r}iXIc@(g}fRdKII+eWJ{pjwX6|6 zqK?{FGG%C$`W&eQ{dmR+B<$1MJT#@sFn10&A-1H@3${1%R=bP6;x7q6)n>wx7O^bP zq|(|^KQw)gaZ$y??+9SsG+D#de9A6vz?-@m!WW|y4V^~G2v9ls60_ba#rU?lXN zw@0sRjP3Zo7@%d_^`+VxS=sgFAdq;_JJxf4(D}6QOO%#*Ytm*uDg7#@V|l1z7LpiY zDzI_v!niE`LEh2bg$*BV zA$0`aC2Zyfuf>JEcMy+ot#=E4AAp1hAeivAXQ+jC{1}fKg7oW$m4^9%s9NIxYf@xifn&CRUjt+TfKq zeL-C)U)~bd;QLzi5AvmlI}!DC?;XsU36(+vW%UFWN*mX6llYhz2=$G@>0Q79<@BQ1 zwQHQ1dcTiT5$1Qf#S7aN3gyUo#EQxt(CFKsTt)x8*E9><_(+8@xgO>`own$T^oO|~ z@Rlrbw^a1aSP-dd2O=xvivxA2N)Oqt%3BMrMRZ$*yxy*o=N*`DiWo#`zl$*lzIr|} ziXX@kV9NhiiY1H^VcGyeOJ?AuIIj9#gg7VqFDgO8=-17BVhIJp16P(v?jI6*Iih`n zCW&q3-12YaXdM*SaKiwr1baE}*n;Rp&%oM4XYO%jJc3>Y^y)xh&dx9la(ivdWi zg9x=q=%$xqV_gSdn}vR^^mvI7dev*BE+d{Ln^*2CK_73*A>aPl0*;Reiyl4ZWw(5+ zI8LFE__lpaC9)#|C)*nGIll;Xx;O`QosL5=zNZ~< zv)-?z6(+1mkZVK_%g48B!#w*I2LwR7fJ2uFJd{37#FvlAEszdi8eRc#KKE6MjN{}s zWt*JH59V0R1Ujx!xaAHT>(F(-d|ZVvIz^nE=8|n z7CXhvf{KmbDT##By0_U^PqOPd&a!E4dG1?hMw+XbBo;TNadR>(U&pu_ppAO&m+#|F zd+b{$=`>cgcNR~3ZhQNNPtSg7*ehwxHVd_BFD~^$MO~_Gbv0OdOP6(c@r_E+v{J^A zDdvbar@>1kt3}3Ae|&mw{6K`5EBy1ao^T67smGSLGQ7C@(s*OzfF6I}_E!a=Oczzd z#Fk!;l_k!xQu3PD*iAC4M9qh>xx^6cz^^;zRKhjvlc!cFKkDPN1R zh;PjIZQBwpGf!pg%L=}@UZO}<@b<4!cSf$G>myxS#Yp%UQ(tAugKALfv%QoOTSiMc zL0)BT6+vF-+@58=#F(ye=_Tt2nxJWrccno97JLfjYQgOAsRJf`0MVnm^JwGM1wCu` zy0yjGMXggz!~DAXqQbJ7S;D*mN~X=@F)V3wq<;K{{<9w5r{48S zvEY$tl*|t=j3!zHK(9rssejrEHr7w~Pn9I|XDwRSQwOl>6Lo(1w&j5rM-$ELw`VaA zOK(}bK37_3kS#Rca!Ng^YVQDn=P(K^gj!@u>Hv39={yS7G3E%qjSA4L9>00p7$t!b z)}_CD{KYoHj~nhKwgO3LwFiEKOJBE)JZ)qLlKJ{7+kT&ezHm|FOIh9Lk~CSwoDb`{ z;>b#+CxgmTN(5cK^E$n}2vVOk_opSc_mHT|RSQK`bw(55@?|1%z-gikRgI%9E_~l7 ze|1fZsFw%5cP4DU(v7Vm|l>ij+gn3JH>--nBg85_N4F50itEdlpPKy$Fe15+uuH z-hY)wi%4YGQCyIL(whn(#3Ni)Qsd0g8du>^U;~kiq15j>95E^VCS@{t_GvJJ*}Ahc zT#VGD)r2cyAH<)KbO|z@5{OHC;i?z^QoEoiOp>;KbreC)x!xV;Ekw{mc<}LyFOm$N z=u7mOvFea3RN)k95oQdZUi2cI(@+e>&U=-DqiyS;Q%+}Qgbn)0lg_CMM)S7zc;~D) zx+aEu-KYc!JOQ(f4XQi4!>9uee`f#ULwJ3cEx+G3Xq;$l5>@%$k zksX5_#tx8e7+4CKUCV?&aTQ&oHyFS-MM3R?A)lMsag9=~91G!$7p_OyD|>iWWbAB< z-tnw--US(hd8L_xHl@9_Xa7Ls&*H@Xu3Te1^V5V)&ARx8PvU!)cfL7}FrJWA*k^a$ zE%r*~Ww|qgEl8IBEa-I!G*G!qw9wUE52cE4k!e7|0Uw=HU zymktgs@(FXAuv$wV(I(!`kKG<8u15d2P@g83i=zg!wqey4^3eX_krt90%v2ikN)6b@?C#XW~y)?{X{ZN*A{VrEs{Y$46w*3FIp6Jn`_#kvlEo*e$*2mB2s$?ky_ zc`PP$$}gvu>>xqxDz?U+zY(-^5Q2JVAxp_ zj%>m&A}~|UtV%kRI~k2fi%YhYcyD_-|Jp9H*XW-5p;DfKwUkw4q5E!8(tND*4PVd& z0NY-1X_>^w@QQOj^Oqjo=+BCr?Ih0SY5BYrDz#JK)j9mGC+pWjX_dV#)mPUKP>RuR zs9zJ@@rTA_K3h3pt9(>iv&gm_Q{1J+>ngApalxG_O=W1q2lf7_iv ze&~(6=>mA2mrE=x`n_BBD$axAjzDN5UDl|QYLi{bBFP4wNbq+-HA6AWBr^-vsnBi0 za)h=sO&1x}iR4IXOC@mO^pY@vfx}QrMmI;ZAZInT~k85>Ml=#~Z84` zELNu@`4gjhzE)g|kAT~pP;XRkDcbgwI-JwyCbnAUNS_MUT26jdGe$$oy2%~Cr|;LB z3%;E6t#lr@BC61|)e6bjy{qsM)-UcM^Np1QYpcW-$>Tg_z3x<# zX6W_(DRI{CRL*we744*Gl~7j3N=Da}3C&TOlXQe*3gu@Dd*P-YyZi=6^dI7Vh?f=>`#bNb^C_t;iVKBSeUe5gy&UgzYk4gQiprPxyHb!Y2C)qZ-9(Cq>1^hO}2 z$!&zCUM@LK&Pyoo1Lt=MNBwmXN1of=>tyBD)?Mto?iXF1Iu5o|)H$KVNuY%}IqQKg z`}%E2JAS&3;+=bI^T9EX-`D2m)V{k>=utsDvT+IvWs>mz@XEST_}eZq_ocO1&0C_^3B&)H}Y}2?sOB+Ry?C? za&qoR{d7xf>0{)|neJP4jixchEPkHTVGC{!vGImu-t;ZxzyX)xE$-h`=)7>U7FK&x7E~gB# z$4Ny^Hg_Q1Xf6_O$v5F-7}F}{uN-@v*%e(`@Jl!f+6lP*(3vz_>`o>g){3Sow0=wO zrFkjxg6aCrYo*^bt~tDKQGOq!f?1BUwsMZ7Zu1`_)h$4QFrH`xzvGPgpr zj1g=LhnO@k>{CM9m#%E=Qg#UH%1td!qI`$Mo8q!`M|^%Y$e$zm42i=n0Sh}^g@^QL zZ`|$E-j5w5NB9Nm(Qc}>K=SnAkTCZ3M?V(Xf-3#p+@)NkGyDzQrOw~CP;EN5@aGk` z@yo6}^SyzIuog+O5RQwz-QN#Z6bq{;ww>l~JFF*q$~jZm`|NlwU1i>kxY>b(IM;i( ztJ3@@ z#(t0y4)X>-kNKvvW=))Qpai?gD2&X3KX^o;Loj;>b>!*O{3C}o(}aUO^-7V--wXrE zzlJ3A@KK$%#rf5X6uB*>2(f1=(iMF}7B9IpREcqqP=y`InwlBKot0x~ucd$ZeW1o~!P-$~<1J4T7uZ2wd&5;TG*Arc&8cixDy02AY<*o2%Zh=w&%tj z>OknSu1X%Py67w~JlV&S+cdoFWMbPMsKWj-Bz15$o~wa+X_t(p7b~f!Etvg}T+>F&GrYdm_LpER5)v1_zh@or+9(waGkXVC?YS z_Kfscv!ak1qi_pywyVt8`z|*1s|NCejw#k-t<~Lx6K9-kRpXVhvJGF~lUg#o0papM zx*U88VI2ge1J{0~=zuown$0%Ux!UiP#{;2DxE{n2f|XsYIHW^iQqDgNHRejYP;ow^ z1?Av&eSUt0uy!p&CJIpysRH4z=pQvWqYO%=V8lUjAmsHqpGjj z`OyS?mDOw$t!r`@Ue_)bo>d4rP${}IG@6+WvErB+KoZT(x;3~P&k)OfAkXxTLkL7l zRE@nz^((vT^i%mD!2>!j7pr1DO%wz1-ElusHW zPI$*#r1yFsnDJ=&$~Pi>e+;uFWobBAqO&4&y~OF=?(XR(KI`dWS9~}5w$Xx_@yBFT zq;bUy*>DZk-5|g`doK-xCwsc6BOsbkhdz!mBw@bktX~wr3CX$lvVf8)nm&^*P8%ge zy3TM=+YPl{51MXp79zyzF=Y zuTDPl`}J>+d?~)-h`eKqrDW6mZ}`i^f z8G$*QYbAY10^u9qtWSCkHrMj4OqP~2Zv&s%#Fx^`mFC863%DN@5|QUl*GyE~cC|() z2zPtBkvo@hkV?c5(#|rRWVHp-Pu9Jc0H-{!c$gjHCT=?4tNl5VE@7Qsc?sFb^w6WK z3U}w<;Bw5SwAVJIvQN|M=O49;zZ~A+{X{1vRO9!?&(t?czgjUHYu{xQYoAkWM1P|2 zXlnh!;ZfK+ac|34pFj}v5V66O`K~>mh@@!e_Vp2AtlfW^MnJ%S9R2@>qWVA1oBxVZ z0bn%YUr;KZCwvHoFYy9l=oAcP;sn9)BVHJe1ZzRC`NhfmB!?kNT!7!lAQ)ElB!|fm z{|jF9G}r%z7yX_!f1gKxDJ>%jApd>0u%g~De({MO`@8B>$(biI6E@|ZqJ|v!C*sJa zt@PFkV&Vc5t2=R$KY^O6usvS#-{xTy5}SmFihRRNi6@(w8jK2cvowLIN{O<`kh{QmIw2u8 zF_>du#$m>uY{Bm8-}L7{VZ8tUjP&=~@|ThR_S?Un^Zz&%hSC1hk%<5CB zaj~?w)BCeaHf694-&=t&Ga%?oQe|Dpz)qo%GVkbmoOiv6j>4b%Ot z59^K-);%{2jQstAUC;e5GcXl)4wxJ$0c+X+Z4!1@;;_h|7v}@A0|D&30B+bnAQvYS zI}aT@I~~Jc+~wf}F+*f02XZ6AdivJ}TMD>1xX8`O|CDinxY%J~_q37Q{YwVh2mCJ? z?5zgo{J-k~K-@5Q{aprwC;utq0CB_U$A9WQ5uE>!fq!O|0&~zQJepe!NUHZ;{)=*p5s6CIAE(SESjIT z|M4kI_P=a!{1>|%Aa>aD{f}#5uqo_!lfU-|;^6-0eQ195Qi z@^Zo6a(G2Sk{puU61+l)|96$AXco6O5wn1pSUbDglCyE~N{WF*|DPEfyE&Pg7`qso pnwgrIJDV6gS~vj{Bv2TXC5uZEi%P&r*x16z)PhS@)z#mP3jn=t8~p$P literal 0 HcmV?d00001 diff --git a/docs/Miracast_for_Realtek_WiFi.pdf b/docs/Miracast_for_Realtek_WiFi.pdf new file mode 100644 index 0000000000000000000000000000000000000000..8f964c6f1b85ba53ced4af6da02701fd9d80dc09 GIT binary patch literal 184611 zcmd431za7?k~e$^!QF$qLvRQl+}+&??yd>$?(XicAy{yC5AN>%9`Za__TIa@@9wwz z{=PXyotl4DcURYR_w;nnfmBvdn3mxqGc;*;UUyq}Lw6=LBLO{uwZ0iN7Z;tRk<}Lm z69Oh6B2Oo5YT;mHM<;Bd=U^mgWMFM*#KQw^?_g)7X9?|+R#%1 zD?~y7nY0>q$7&18^MReT0fadAN35?mZ@nxLi@KW~Bvuk(afv={CHeqP)_wEi#D|Cb zErfYNh`{+aj|ES+xu<%jI@UnH)qL=jL~FqZ8`swfwzU^iJS(~i_SY4zWhYT=W zkIPtA{Gg}Dj~p@c;CbD<>1;Q;mnUO8ne@bNU*2Qv#`(zm6Oq?v8%##N#kw zJW|0Y>675^t|-hHNwaMtz3I8@wPxI$4WX{>21vx$Rzjg~r_Y@G*uVqHyo&*Pm7!+P zaf_W&>PzGPgvRRwCgROq4B&euY~uWwBz7Pw3e(Wxxi;>-?DNWl1Fn+Vd)3n<>7~gA7d29Y~BOS-(nwhP(MrB@YK-fj%)D(V?$jlbYX& zTR}KT2A2ku)T(&}DsYbMM`9ydJ0U_FfivfUFwe9BYI0^1tTT>5sBX~OSq zmv+G5&@H@b)dt2Pk;aDw#9HV-`KdvR6V>4qQ`GX_?^&VAEf{C?esDjG$DdNIztM#g zaKyL$QSxIV!nt|!eI6UZ<=3;Q7F-@^un-EING9xOu|hGY#9#VT!wVZ)FTCoCa>ah-JhC}Ly6l~7ks zayZn(CBOXRv2ek^ZSEcElJ=H6WYG$`Uf+B+dNM zA`~$O3O>N08_EwKPnw=HQIx{4M`F6Ua$k4Nu;Wo zE51J07UnH+7CxK-Xu6(r*%CD=(S1?GX0sg~W|KMjopCf*ay-~L|1o}5JUFV4=w4f{ z?`6=e%(E9ACBJBS;r==-ul`QNbo>i`=8&sB`{UY-Em#h{;<^ed<(j%OIy_5tU_1dT))vcvBq53Zn@+Iq$q(-OT8^Am$6yD9h1mWMKhtuEd7%LbB!Kq zT68(NHLR(z4)sMd3i_znH*zjWk2}kztpv%oe8`@~^?T!+A4(88Tp!O`zZOYZdYzbl z2=MD)Lri$`(MIyt^tM+vnfH&-Fyd>lp+tKfg$(;|DtEC2UqTwXGzkUVm-61d z!03=Wn?f5|8U8uM0;RW68TxH7eiIm&SU@eb9Q7UE z&c!VCz8KM|m>L2{a~5_+0y0R#Y`@7}!;@OTd-Fi0@4_wT`=At1mZVWDARVW44P;NX!F;oymmRa6sSc6 zMFapqu0?tDw)fg_sawA{S67x_F`9qcEvqQwC3ce#nL5sOAO36h|5m_fsgEo*Sh`=L zuPsCv|NfDsJfW?-UhRQy6fdfG{s`O40RVVc7krd>V8&mUQO<*RGwIZ7IHVEh-!7R# z80n;wDvm)hFFgCjx);gYm@E?Dae?JFo zMO(2WJwpo7CL47%hex>3kyF~{R~a8G%_E$-#sL5@v89=%`o02Y&rOkEE-OCc6Sv9T zd-!Z_A|p%q7JG*glh-XbMswm?t_}@@2fcZXpKvqPJFFI+zqaZ z@zg>S`&4AKS&6xR@$CNWYSN`~U+B2@u-Ee`<_$0|dB+FGi9dxEy`kO}SrdXv_=ZT24bP@~jRd%!5nTjXUkR1HI@pt+ccPH&Azz5<-bls>65d$Y~XFRMt<$dqiU zx4a}?q-BcAX$Q@1>+$Wac=HUk>+iSiRJ;Oye)Vrwyy`Qo7}&RFb(1;ta*wY3!$+)y z;!>--2Mnmt+c(MeR z-3N@$LM|-+Sh$2P=BeDLNi;pBKsWeKB= zow}?v&)qiOIx?7Tz&vqe64Kw+zxDWDVn6+K-^GfzqLrCWX6HoC^IdVnQ&6I3t?(!$ zV715-zh$;>oCnXoa(ywA&uEU#i$qzwL!z`WZCC@P!>!S4jZXJr?$J8L+}9wjjOL*` zd9U#mAnh7CxvFybd=lZ>>N#2=-KTowfza4TKJ{%V;xpj#y5ZZx{QRfchH#vV1BKw@^G&XcJ9d1TtBE}*tx!Jj#dJOf9e+hX;%PvjtX5Cid>@B-n$5^Wuz@TsC z1vFHsMeLypj`fIJGAw}m%}O_=Si|9FX12{-Je*|e4_>V$bF=SyW%lnJfBhY459L|u z@IYq_{jkxrTD6H9mE8+kos@&0)AYwvQ;RdD#Rs<)Cl#xS!6jZV1T3qT3U0B3+BxPj7m6)dnvuOiv7dr zWAS0RMaK8hMBkEf^@`b*f@_z)6gB|MHz24<-Z3I}NonD(Bj)YNvEBUY z@XtEergm-yLoZnm(uKszKYsg$tE5yce|WWZvtq3~z-Whbfxhz=sjjiIDhIRlOR>c| zPtS#wskNCi7Nv5<#igcZES0;zwC%FD%q*%C|3 zWzBHvw*9>h4!lqRj_t6Ly1#Rwl}csy{bo{4Th)Qt2 zcA)kFh5t!BV*7XwMvEfqz8uW59FkY)(EwIqk%`3V)W(+S@^6PgD_W}w7>>;! zKZ08rk3~gBeUBuXxv!vc+k}4!rp^~PahDO;+SqpV@>Eoxkt%Nujm~#Y=SJGKpU?%F zTGHyuPK}JJbHmSI585cJdz#SL|K4++S<9%- zs(PA2Bbr9}OgZgf=#)z zF}ry)DT8_lzO*F&S|*Cy+wJDS-MFx}yaGX_3t!f+r>w@&=_suoT6-q*ajKKO7CVvf)$;b#3~jG z=LD)Vxiffhqn5?5NHBNyUkUy>x1ETlYqzCU0|#ZVcEdK)uV)PL+7lE-Fi^ zoL+vOCX~>c70j;Wimy06!^YEi-R7)jgdpkixINk&TqJBxtvSD4XIp7a$9!Yo8;nTq zKsToYcdPtAY5<@Hfb^007=pR$sWjPpx^a&3L~J_00A~g7*n*jJs|rO!ek`yjAPAO_ zQRCS%gvZIdU9AkM7mOJzm)6$oi1rR@$oR9YO!QjMjq4z#N?!#g9?@t~`^z%fUeKB? z4)oH}*-u;@XZ_UQHjESsX@=Thlqo35RGzsB70G$0q*bgcIFZqI;ap}Zy~1SgHz0nm za^=*_+EOH`evnPAr3mx)q{9~w+3UG9@!j!CI#6TJRP)ca2cvth&W3DQ^k+t?SZP7hkBPyNZ#DYJ}3$Kggd znzGQ24#4&FMgDe$pNSy&OfST@4)oV9^xIOvyTP>If_UDhv3) zJTfAg+L*_+why;x$6WD8xez@#TR4U%Nr6d166_F5lbxL3R(|F=i0Q+5+l3=z9VL{; zBsYTb+6XmW)>rO~Sgig8fNmXJ-mD8|jJ_*ufQWmR+Qu%cp;{8pWQupGL;Dw0Rh&Ez z>T(sB`b_xu74}aF4!xwqphS|lO3`v(o?mk})6OWg+E6Ig6nD^6MbjZW-J>HhIyAbH zNv=I(Seo;=m+_scq|84Ud?+%<^=AT?1V`3_qK2<3< zFZuSH9BBPz<10$Qe$yw~F!An*Hm)ch{}NhHYCGnWKZ7t#GmSzfS;p0?pI>|&lDX&> z^qqZk)iaC+0DvcSaILlY5az-vH+~2Pj2Z*u*)?;+NyYb5_6r>z+cA8j`#p8QZYueg z3$?wMkLii(9-Dn!?ld4V?`r4f76Lb%Jk9rjvnYiv?57CJKQH&4PkK;Ta8j^KNK8@v zfw$=aQD5sLq|{dcgp55pj@M|9KJ1b%002v~EM_Eb3LVc$3J<$&?k@2DYV zb8BgX@GfcBxAb$j`qFtawqJ>TrTs?xH z^(MYF(R;|uo0Gsyq_wM#W*Ph`sY3lhg&Gq@v&^v9uG;_KfY7HogUTt#fpCuZI&k+> zQ%71bQ?A~e+{p8;3wzPKUvfm!GlKD)+(`a<>h_FF>Eqr`DWsjj`(@AmFA?tH8fMnP zFq~^Zoo<;O0xjLqbshAG+-w?-V@M{(jQK~_GO+Cq2c z(4Qf~-#y%P&duEO=5oV7#<$thU;RUYBM=m968}JcJrY)|OS-;HvD12c(GfkCg;w?e zkjZ-gUt*0&xC;&B&j>rO0Fh^dBX0rlz2BvPc_Z`|7Vc3kYdOP=99r685lfR1aNf`7 zy|-E)o|3jA{yV}+vA4zgO~0m=f~Hb|6bYWOES&a6?94kG%sZQ%g^fssY(RR?eDe!P z37I`J&9fK$J9C z;M{tp6IbmruIGpv9;Hf}a0eD9`Tm%%Zc$kKM)|Xb6QBB!t7pVvSe_ZTwm^jBaPppe z-n`UU%5zcQhV;dv`*E0`7u*|xx`o<2u$w`iotr%u#d4~V_QRHK9)Q3or+{Ow+2-P$ zr*%AJtqx`zTisixh%LI;s;|cAULU9_WUR!f9r)9{rTs!mpcWu*_ z@=&Gvl2m2d&w5(dY+;uZG`C3wpj;K8T)Ip@|H=k_e2M)!Mhuc6{ZFdD83Cm`>eMOV7&}N?q!sN)n3E zWLT?8l>a}IOTE7mrUThx#-j1|GtBz$tHKLhBVYwiR>0l?S0_NL_#VgqALqrJ%9w-f`Gj{kM)YvU>*|^o3dF}*DN;Q zp?d{@_5|Z!sa~kvX@`WSJL-%q(ZSzfzXHA%H673Q3HkYcL6#1Nnzb#J5~U%%Pq z7Oe#iYp=F$OiMR$suo-qNA0zV8|3Y?D0s^(CEmV!zWN55uY#n=pti7bk*(8W9~ajr zU60=P1p}>rgYf1m276Z2T8*%sB;Yz4dlD!TTs(UX)VDiUH%%s_I*cl4C14#@&E*HQ z(y$EZRY<_usj{{KSH75J$G$U<;3~5qup$V}ui;|88?OO-ZuYjJTN8VcQb~^f;=JhZ zb(DerUR|_cPXjki+dC>41Hz=;Fuu#1ra8L&M~1m-rGMu_Il=&NK2H7ozGrb*hmtJD zTD}?CF3hOs3lvK-aeN8cD?sf*xy8Br#e<3*yXb(S+9Sw8t2iZ;UA>g&QsHL%`A3H* z`Mq`?Q|9>}MLwG+l&T<|fK@N_?%zW?O|XsB)iIXxvnfu8ONPo*Vo`jAANlekM|ZEv zUAN%Kj51kXo)(Y21eGNmHN&UJvbMkUf@2-tA8VAoC|hSeVNYZ6rS0H(Us+lU%T7A8 zmhJ@XaUWz-0!MA-CR?YK>06A2B!>R{(Z=PI-zSH5?Xq)^ULy=IMN&Gts}0G_G)NmGK2A2(k@`58k@ zsnON=Kk4wM%Iy5P?eN9pJG_tgjNQ7M@rC@rYhaRH8LSJhreS(NVFkX zrwy+uWwAD>d>eSa3!L~FR{Sp(>K|q*Un3$@qMNp}$CG3XMZ%-;SOsk&8nA@f!RysN zEJ+0|S_n_;V=_zmyxVBP73x^2@pTr5TcKcc$Xc0v6PGC1EV5Q&e4YLc`iDV{&suva zF`e7PX<*lcEunz&v}#B$*J{Pa5=Q@8jxlaWsno9?l|`?`k~EM4gM(v zxo>Re%bA@E?<(YepRN3DTWmo8!K8soELL68%vL}-8H*`H=|H%)q}inYP|J+!6^8c~ zuJp_h3rR>Fmq$otY+hgbD?lS+??6mV+2PKE7DEp!ol{N_jrM1%5@Cw0zx9Lz5=SAa z{H(CnZiXE1^taQdMr)T0yLEDtWr?gA^LU5p{2$px62bP({_)C^<&VR224}ndu7eCv z>i5NCy$I54>9Vb_00Pu~mjKgLlb)1(e5_j3wQi+{x@XGuvFttvfqD-f)cd`UVvyT2 z^`X0#Hf6pp0Rh>mS6URG6xk`|TxpzYWF{WtUhRFP2(q9gHG$x0T(*pOe~voQuhM7)>7}WaS3nfJep)AyBFA87w0Lv? zaxi~hNVtCg{6LQ!K^hO%dw+__P+1qB5%ixnaR~8G%QY8stw!XizqMcK6}79dHrw0+ z}4b} z%NZ(hCc9Du&B6EU5DKi>T7|l@?*s`jXtufrEe#8=>a$)VH712rO~RYJKXI3l5w4%Y z4rgeZN}V2ea&z5JolMKP?;`PnaeF&n94j0?CZR^7}g05Bu~71HxXPzia`S z88WEsA37N2Ypt-6eQoRSxI*JTA%zx1C4!l1WD~Gv3e0=W2_<6vR7QEbQ-t}5+kSYD z;X3Qbt++%DBmU6pvZmyE33xlKBmUTos220G6EU!et`z98TRlf~K0W>RZzX^_pNLe(-^Xw-}w$@W4wYxIU75v=~F zZmc7%8cWjrHk{dfYmtMQX7~!p5X{5ET_*cJOaVEiFfoWi9xnTkvJnJ^)N0j1ZnsSnxi$?u4CB>Qxk#|!xX8(iLybvhP@Uuq0w>*kxR%qRfz|P@0$)bg-wpsH%+wj zPlns--HjXFH7mvc0gjhxyTV1ZB8H&NS(`Y zVZ`xqSDe{mYZQTwWB;8L@eQ!cwS1CU=7{vQmRLOGzdccm`R-G zU}l^iHdUSC#3cRGbbf>rv(SL~=%1lIdk%BPqc!-Py%MOH`D{3`>nTgbAJd%Dq4gU$ z%X&&jK2U{>kxK}kKlj#oZT4dvlqEH`GgyB08J=%|go_@ACX7iO`xePV!Q=n@?tV29 z^kDMClUbK1g&tq(142O<#FQ}TelEz>#MggEQJ<2Z5Fic6L_U!tiK)lil~3aI+fUSQb`8=v(7SOL(2AB_MH&}o8BpLfo+;-BSnczC^~DuQXI}= zRiX!T$AYOAa`Jq2M^fw|n{2Vh3yG~lvkx3Nw~(xfF8B=kiJyUawRueAP@HhHP0W#i zb_)@GqFdl{3AroJKk*;k8IU**u53R0^6V+4z;|6~gHyBg%^%6#h2E@JY*sWKyM)E& zz|h~1cGO>Mc0=#;&c0zRiIwsfaaN_e8vdMf28H~RnjL$NyqJ_pux`ohY7LC)}#X?L*YPDL~!A~E6ZgN5@COU z+DQkAoZ@FQSr^kg$&zd9CrH6gj1-H=7?f*%4fdn4z;;IsuClh6XzihiWi>OWuNQ}= z77Rhdz!|`zHKP(zY@(WtI^s%}4lTb3O74zri8^;bVe^fPweg{Y!FdGwoc9WtF=3(F z^m$JF`5=d?p*=t%p~qVX^jIKicQI6TSF|BBQ0-IYb$^xIR2zmwF)gbBJEz0^ga*ef z^;XUd)4m|53;Heu;#NwB%k)L$?I+V%JV|){$GoL2Iw1=99JotWR#slZ0uCCBwtq$Y4(>PU^YR#3Yn>n@D+%`SKp_&wJqtl=_pM8W>H+ zC@YboM;Z%6HwrZF7*LW%s!_SL-C}ng>ZbWojioP#-N`L;=+s(0*QqP_gjxaf!&KRc z$ZRjFwj}vJpQ*;WGscR!v&psmB{l5QHp7Z(p zB6s+p_zbzIRABA%9Q)JjkXbSkv5@7_h_`_>XCldPgJlWq4E+NPELgz1ZVyyn)JqR_%MNy=d`sq$MWd@9l zC~**7)|rQFtC;LpByA8|FiXT`7@3+}wUldDuAY|K&)&wtW=1!SK%~9mH&2{J2O5$$ z9DMAY7QHQ`Ulh*pA0RhzQH=~`Xx28xX7sBJlqAP#-!eBQIwVxFtt2B(Uy39NGFP*2 zj_`E~z0mjwokk)b?U;UA(a{(P^%y7?Dlk3}7ks8seK%;FvwIpKQC%i(w5U|3gpEan)+V4``0_0==M_+PH$|COr>Tb`^;KipDKl0RDWykj8%W*cBhFn)H5)$SAOeh3VdU_L^c#NXzW4@b2v?P&82;iGlym>&z;#$K zbA}oA4{Avf$QnPx4JLjT_%mV4vxzjCP)j?c*J4QhTuj9_v#~7hY$ya@O#6?;ce8Qp z2gk8NH#%4f_ypb9Wazhe%4VXq;^O@@OsC+UzsA}yZ+&^rzO2GNc8Wpdu{Kk&EXXcg z&I)M8VQpp2k%GSgautK&PKxNplD=B;SVu*3M#8OBq_Az1mKDLu2>M1#!^|6=oy4%0 z9%JE`JZ!^vYfPJe6)^yRfA%*8%e4)9g4RoTm&V+jhkCGK*ainXM-H&ZaP@iJQ@Mp& zc7=br>s{t~*D)Sg3|m{T)AOVroI{eQsir{UqO7 z80Ohs0^G1B@Wa8zU>Gq-9!8gj@^$tU2eygG%{45OeR4E(hv`U|$4I)h4vS#auSKX| z{c^mU3X6SDpA1fLKSCjZWn=r-|=?uQkLg_V@MS4A%Tk`dvJu z0HNbNw8;aEw@BptG@LLr#z3eD*dw`DtXm?z1B$v;^~&gHKbXU^1YmW;=>=5%r$7-q z8s#szo%9XboSk(cNx|vMB-aB5s(K$z z`q=+I!?wuzsiC6#F;yLYTV+2?^+6AvCrK!>0LftA?>{|3C_vIr!}+|O6gHvpWU5c* zvWMJAA_}}*R|@jGg9MC4uqB{WUk9`Pw*;FRoc316JYw^9`Hu&gSZe&F*w8i7L|reN zqh3+KlsPn{GdJI+TD5upetN+xjW*p+*NpT%82fc zKbb;PE6ah|34>VM?(&k|wKa#x$K8!`GyS0y+$(cnWHwO>L$s{8QOeAga zBrZqQ_anZVNMH`CaRY67pk;JW5nhu792pb}#P4g@XFUS?s1KsB|6>5a5RpNnRSK~* zF3$XHry_1c>(mkaR+hc3qz3jB2mEoJkNo4Jag#0Kkvjy$L~1x@)Bi&j`4!+(%Zq)-`|!d09$#Z1uz0ezP>vEf?+zmQ7K%xAFFYQ$N|QTdl$NWE z42`={lFH6n8j$UXGpRW_3Qd+)G06iiTVpCZistKI0i9!NS}(q+v>1+=^2o85iePeC#%UVc8t(%aq}TzVhDFdj)KHx`}h-C|???HicMh zgC)fq!zUpvp=66^t*%MclE_m*O+d>zhlN~K7}%~-LPn1>5vP;c4%8|QLw}6OL#B$J zhL$!tPO-);wr)^rNDEHO#fo)qCfe=qWNa@bN`8q*OdBu83kar+mZu8IixWfCuA;cK zTcekP`i`^#nFF5{>#Udsmz2+ye~@-8?KQ1p+0+V4^>JA(g?p6QJ2@6IH#3w^!b@9zhhFi?jY?5ZbYq_vQ}l=J@yx4;fF}AT5QfE zUjpSA&skMi%a+ah;nYA%30Mrl%f8M;Vby>tfBxTvtVp+zwOQ!yWB# zir8iCa01f&wIc+gwq+2W;p>pA#l#6}tcYia$Bj*xm@!jeN5GAJnfQ{k{&#?cY48T^g?LsoxN z{Jr!@u;z#C9F8xtI1*P~(;Vgda#5|+<`vOY1tceQ}8 z%kqLKTO?yDL3oNn@DnB5d> zZ*nOm&e}!r(ksU^3G|A48W%=^fT2K|5VD*Ve@1x-8Gqbyp-ASPPSe|v9l4>nLqI)g zZK3=ssUY+o2`wvP`lNcR_AnDw?m{3thWcLSBt3G-)H6?r7#)Wyu^1(uqkFZiqBS}I z;h>x@k4q6F$QquS8?LKaV8p0<(K=-)ux^c6zm_Dd;l6mkfX778v=g&{Q=DNvqlZ`k zH-zSgjo{2~PIPcuG6GM$0_u0Osm1hJu9%PJMAI<{Mqo->NM}O`S7{DTMOl!3%+nM$ zD`*P@6(&h@2hAA<>N~;VUL|&bL<2utxy8x`>AoC`=cK8)S^4yVjv&(H{5=128rqud zCB$9ck8(Uz<6-x%D!s-8bisw!{^u;&Wv+C=YIKr{27A-?YAEgt=XW9H}zqNJZnz*Wdw-$@VNs_kT=0TBsB##Wt`ulqE8Q>g#j zqh+kgjhgH_Q2wN&O|uR}&)8RhVxPn~L?o(U6bDr)vGnw=7>b+{0#P8FzsN;7q;xpR z4I462je!c%PL}xa5QHK6{;4qPIV#NHqJf9&E_!kaJBeN{6&B%H zu9-}-dykq8=7=%G{409+^$F3vBvZNXr^4Ypl+OkORCndUFX&WUlHXuB#MsFZP#sc= zop&}M%qXiRg{MJe&=iVX%L>h|mFGt#K72t@+(Vo<+2A`R1K46wQAsFdt9 z(M)0=qyUO=QL_gkAmtoJ_GeKZ`eKB#C%%#jlLp{P4?IuR#c?Xj&DNxs8?~yF#K+7; z0Y5;#BGz=VO;vKC5vWnpWIgaprVCAixaU{NYzvr0gHU|!Fy z=S1c7vRbrzk7k+=89rOHRBqI$K4ev&uwqWzGOOWO)^Mn%`%AXxO1=U%1m}n|PDQ|B zMk7nn;0ZVekVM#XF&XFJ1UA`am^NMiwZ!&mGhq>Xbac38kx9 zp91v*$hXGpsQj}{wxZ0#Z26R!y*I%{3-GAOH80fiH$IJQl$)Gq)u8a@^ObYCVlVZ( z^~LE|ab-(BGY#rhIpzG6GkoW(@fq3$qz7J9OE-0~$gu?1EKr@fq=^5Ui4vr4+082; zJib&sQeriX>MhKlmGxRo%71=KnbLx|-NG&M@I|%Vf~3qWa5YmBFIM8JavNyxV2z9c z=Od><`IS>2wF9b_Wg>HkrZA66;e*L8RYc{*w9(}!K|x`09b z(C#@^Ot&EI_SDgVQBX&Z;0xYcpQ5doImG(dRjftfL?wrV%Ee<7IOvXaFHD~6ueoVj zE?A*fazs@(UZq;7o4x)D5N6=U;b~QP=oK62$p}sf47rncIk?n;8oPC^^xJK1o9nV) zSvBnlAP>~N)Pa+6cC8HfQjfrLHvE#k^BpsDnrp6`X)!S6&e&V_QU`YI0MCqW{eGTi zkbry^UjwoBNbQE^5#6VwRM4^{D-dn$3+Q^)xKI>TX@>kim$GU)m zsyR#jdSCF8dBE#Z$B@`mhcwMYMQXPZTCfv>gJR7` zBg;&su?FddYt2W)<9`s9|0VhtTg6AKA$t=dG)w8OjL3vxN@zuse| z0fxW}}iu1WmLn^d*MLed(}P?oK6xQ)Eh8?;?-ce+2ot^g-Y=8%Q!CEA4!o zxKv4M6&caiKgMTq4XyK-`Hvt`b%t%sG}Ge`MF^uz?3KCJn&j6Zjb2^kBGh=NC?De$ zY6C21@*#xB8eReOl)O1>AQRo=>l-iPh zltx-LsdiQ>(Cn?|pqm@b{WX{ByZ(Cy&g^LkiYar@lrnk1q6J&T8?d!tD4Mfo^9+7f zPD(j1oulsGBbz&4Q{5AX&wF1f?ToItgtRRzRU)aRayo8MU4F4@6VkRgo(n1+NpCqv zbFFRECaPq0I_&u$G({z&*?a|<_b5_a$hfOH<$F&nE)%}fCt>|HDH6SBNq6C0T|EC3 zj}t#0yv0oMD+H&0vd->6E9lnao5ZuRi$4=p{}e;oUb*#-ldqO%r@aU6cAEAeSKcR@ zAq(TyCY5_=Wx)~p=8Ei2zUqx0-sB(9-?T59OFr_s+H`%7zvLecP8r>Xmj9mRO`&>T zmzKS>M}1ImG#?YyBk~DRDgQ<0hK0RF2|8Pm%3rnwjlbw$i?ZM)8i!0h)B>kOuK@cF z@1z)8t^zM@V%7OGyCBpGxewIC5vM(#@jD{U8$5%T#I5J}My}B-cab%1{U=W%3)+Ux zUc^V0jGP@vH!8`vYeA3yZxamE+DQ_2=^$L=8(~pKqD^Q8lU%(`vjyL#+3!H1VIbdu zfP%gKvg~b|jr1NR8Vnf?osfY~PF@cYm7bAF!S-8r^*R9&GrwI-=LGnf05OXJ$!A&p zbD!Vy?00YTY`GjI`eugCV|XkV-Jf*sDGuJhw8z)U-;aZS#z7K;>(9DO=U&yG+F%Ta zi_v95VLGOUVk))FC~oA-8!T^dE1X&!K3n=y(j|ES#?EXWP9}e$)<*HT z$9_AhmRr3p=Nxg;*_N|HcEilTR{+{b>s5(Bx)vn}FJju^0}TWm!Tp7z>XR{ID5Vr9 zgVe9cVM)iseo&Rfda1qaXWp2U?8~k^W69wx`@!H5iZ9w1gbOA}gs_f}@_$J$)o z6<0&>r|u~W#PPYPgbm@vC?Hm)QIM4k(cHG(wp|>ll#s4ch<}Co4>V%MijY9YoKVP8 zc2k7@l53vsgZl6tOx8+KoWYjN9xI|Mh$t94?7FAFyE3dqw-vWo4XvSxr?M*2b% zl#I+4Nt!Jj2_FpQ*A20fOy+)Drk~@;-~FiCD|pZwcvBq`JOhJp%#pHaf&c)3>lG{W zPy4AF&~}&>LF%M zCMZr$T`bl@<#`40i0{i|iihoG88VLP-y;rxA{M`9es{^es)?boE;8{btEz*_Y|4-7 z;upI9am0+8YE`|$o9menN`mUvuzi}&*e8dJky=v)OW(spnw=ksAS{cjACz7xiZ3nx z2_!~T&)`<*SZId5LAAahvpL{`<5*jM9BEG1L;kuJ87ZXGh*BuCOP}>3E)TP zv2K&O$({ady90uQGZ%zOHo}Z%_mR$tVC2lag%?VD)0No8+HCT1wUl6l#iC~NSaCju z9-NOzvJ?>!WGF>KE$(u;+T9%~8xct;qv`K`_(qX(5FZEjQiz1bzooBa#=QapeCIvx zDHa5MFtJiQu~Skr+gxqrU8`O)2e!z9VhWysxk-iGKr!dyQ8J}Ch&iz&nu3D1qZ{s zjD|N~4zvQD^QxH6wA~zbizH-Xt;?Pk2TM*i)8!X%|Bui%pn`tpCstFp$_KMeI8D9c z^Aur6{Oq@uCyKMTBS5d1dHzg%k;jxZy9><+?qit4dNnl9o;di4IrrG;#^4IE_354) zswDP>H_uCPJK7wE1Ls%nWqUj2>S!G#P!GHm_e{wqzq7ggVV9lEmWJx({G8?$fZ?4< zW>1(zEbK{nw%$GF#!J~qmQ2$%<71lQ)5$!-r<h@1$Nod}756sBW1FVH0sINw+gq;Tog>stBF$FTQDZga%%@%Ms5sv5HM+ zb%9`x-v{aK4xPBQBlgC=(kCV z$#<}Me5)~Rr{-9w{}q8qjrydqf?k~w=whBdXI~2MX_V}G=;vG!Peb8%id0}&ARPvF zcLh7YsP>;^?D8)$Ujc_>vE!-9JW&VK>w;GOPesn!KI$;RV0!MEb;=mck3#>qfiHMIq1%7{ab5329GQHeGSG7;%ELs?*%&J z->v0;_ejTMkvN^9iZlI~mdDQOfVdQ^M z?^?$(HAIK^qB4TlE1<3n@A(yAs>=QNGFjz*`<$wU6`41+JJ_N2FLajg9=9~+UP}oqf=hNk z8;_d}6r~#f06Hv(u+|#3!>#{RXxuDUmp@vm&OZO&8N?$W_vTAH>yua71sQa#dhi=n zQUx6D1mbdq(WTavR-aFxHoZeFLEF2v+d3c3?#mSjz^17kT8L(h2B``qjf*w*7tNQm zh9L|dbEx|wODqtGR-lH;A%uS2_)u>;Te(-B%Yo-CLl|RFVWSI=>9G59C=)J#rsqp? zu{9ApBa$bZ(KXwkwbavwvX80{3h2k)d|pi#%W2QSw9?z8U7FJQjETcy{xYI7F7OSM zLTIUp7%Uk}>nB zVkwY&BJ0L_gJ2?RGs8=J7_X_-0jBs|38wtN_@{zm-l^0>B=iDR-fm*D-_72gp6O-V?jGy`S;&Q6H z=vn3MzGc^Rt_$R$k?8yA8u4~(gNb<*NiYOEyfj>-1PfJx#VeYyv zlQWamwSi9AoX;-~^flL}>K(KpC9HamqaZSo(d?Dvj*c00h`2JW zNhfZ{q$w0V6_%i!|s!7KfQy5!Ro0v@+1OV{$!PxG3dV!oT`4mG<|X~82X8i@!o2uY7WbQw@{Q2Nz8 z-u9@HB?#yIZ2AO+CmNQu7c>YT6qdV!xD-(`Ibw5P-nnbA!L@R$kvJ#uA*C=LE+!RC zbn(nW6;jN0NJCMr=>L%S7GQBb&!Qj@Ahk$VKKB;;=Pw|F7H$={#~|ip$gK78kYRMMg@H8QXdJe#7w>L|=Qi zr1LEm*^{^J&pC}Ym@ZT?f)soQLVn2(ApGe34F?=(*k=fMq8r&uzm}L&(XQ}XL+D%K^1=o)opT{(&DOr4LBCAbwNf(!Uej#a>wXUXh3X8ogB%KD%) zP54%*AeB-kJZ90wLg)5jgn$)4!nqCBYB%pz+}WXn#{Th!*9KXtp-H#lR}K8hpgPxJi!wf)%;C>Ij*no#SSR zCbLN?A3gk#uFH=PFX3-&suNkHr@q>CB-poLU@c~tHK*%S(Krn@SPggQELSMmTQalL zY2bi+q|yrMvouMb6L;MKzlwFzo?1AZn(vKUdJiyVuI%UEooCrm@sF>gLb|xv+di(= ze9FZ~6aJUX7O%Yftb@qM7S6wdM&h~^0aAf58(p+wp{teQwc%h z85j!xb2i^U@G%$$DtV5DCC&noFFu*;Nx5!*v~AQjxJtz^wvIJ+YMgZ~8GpHe7o#~m zU%$FGkZsU{!L&4Slu4vVWM|W+{w&+~RrJ-jZ@1XICfikg`u@PvVnb4NIcw;wXu=D)DrhYvJ_x90 z7S|U0N1jWLH2UAr3he9ON~0CXOtI`tR5d4glI=>oQWUrEo6iF}_XALze`+=88UQn9 z^zDDPXe`t+YLGR4!uv6&j(5gS&=Sc3(MCJ->&xolvo=z+6?6%^3W;st8-5s`+NTm7 z{SDWoJ}}t{VqJ@9tnx6a9^@d>pw0KXiCA6J36GYBe&QYJ!qBf>-X27=Ma&p%%Y8Yb zbEX;kVrrsHpOA^l>uy=#^Zff{2UujHHZh;t#6*My=Gjw%M7)JAyisy>4);h;iI znG{Fc$*N9E+aS_B+dM+owjE0`n=6#9NF^LeAJbs<#c(-n)6V8OCHA}P`>1S=i*PDu z2#ZNdirc`E^z9;((HH zna|#Oixs6E6%yeLasG$30N} zjn`6isjT&qRA?>n(gQLfe24mx1CO0(m!~cQx7>Pa=&OsZ#e2=GHF_VJhTn3=tLfD4 zL*E|=$-Z%u(pnviDN7T$CFxk=*K0e-b$-}&)5NZJm9tNSzWO<(kuBXvTB)hvy~_u% z!+Nx?08(wnFED{cF0&!LQ9*Rh5p$W&T1wy$)5S#zz3p(S2QA5F)@(U}=3Vktw}dmn zzLtPCfKz(8YW#r1zWgn3$$h8#6Oa+3&44ESn2U{dP{o8?Ggh;TI*lfj+fKY8Fga!H zHtsY&L$%t((y}qo{DFop^@MnZl(j&&_wyL|e)vuf$gs%K_&0H?;veGdzlfp#p4jpa zvC?0}daySqJ$=cw!}|`NZJ`1Iz95sdi=GC^XB$b}zvrbD6HKF1TBTE71&gcQ{#>oN z)TX+dd+r zrt%$n1o(0hM?>KhikZjDcUks!N0x$_fOA?j=oF2Js%Kai>FWDxRWF|E-*CG5r#5=u z8^o5U=bp^{8}e-K`!{03CzX2yXw#@SemH`)yKFl~RO}q-zF}&Ok(*gJ+kntke4-kIkQ`# zp@4eVK|#KW#2T%(1cDpTNfdI6loW?2V4-zQHgrzG?@^Cgqgyw)F+5Tl-RP8p<;}TN z>~aqrJQ_*7$`vqR)(!b0@Ds1fAW5tN&}S!|aBG<(T>`d3_%u58pz2B5`h>4Y-%b~v zk$8;=t%z+U15}_AIS-mxe4%zopnEHiRm&Fs8;^2-Azf7^5JJ<%(hnx+gS(M3z~12_ePC* zR5+JF2dG?l#3Rn?(JDjn#Pt7S4fi0}Bnm5n23l(L90BthFzuJTT_WDuX~rUp{q5cd zL#C>YTfWN(Hhl&0cEz3&WVTwyOIsz+2ZUsiF}{c4;r;a|2JL8~Xf@uL%op}+x^NV( zMgAa{#mG7T#8>bqW3-%>!FI)-&2DnB9M@e=m zEbbl3e#0pp1k)SHHbw7n8aORcIQX)YtwiN!SQv_mX8bg3EV7b8D>ENyZ;OYH{D!M! z2ky5}>FnBaV3Cz_RHooPxI8g`s>Whd#Ig5y>y4VS4d9WDcIc}kz)Y1OnZZ#6q} zyjE~pSmRFxF~n(mr#SqGi<_o+qJIGl){<2;W(4Fbs$%9+qj@c3vS}i+#?F#l$j$4k zK^#sZsAJot+$>`2>{^i1J}8qxr}A3NSKYKN=@ab2x4>!#6G`FgiO|RLG_8 z!sNBm2%}i%0;FOoHElI&(iox=Ib!tCo3%j7rsr}C2I~6spZkBF4-y0#)8>!}nk_1i z=~Gl_&mg=f@tPa98qyVn1C#GYjJNm+GNCCYR(Lw!5vtNky+Wrg>e}GPe=Iwr#Jt{x zb$3G5E8Uw+4vs*((NVl=0$zx4Cz6OhJ-LQ+a+ZCUS9&zImN;!1KCj$NmZQ-A3Q_wV zTT)sD6MuS3v*u6PLHBXBbYVw=SRIr>bld64@}=PwDcf2>pxfNP2;Y3``21StP%L;Z zh#|$$4IPQCC{xGIH1B?}dNbF!-l#3@eR=%rN&bg%X3YiNmTo~l24DIvaRSatcG#+H_u97k8m5Xs4Unr zi-26^fafG*J-eg=-Q{CF`+s6Qcr`g=lw#dJ;!E3j<4z#Y7N$klE%6dWB7jz^l_J9! zS4WVw0LSFWw_jQ7eLUou2Nv#+lg{ryCVaW(@_!DUp3mFu#|)gsQ*PjYY_hkqr%GR` zD33o8S(5X}KPeGb^_pU#TumvA6J%su{5Og5~rEcr9$@%t|N;~Adr!0cB?S2BZx}S5;Qj( z{kX)2xb1KzO~=>+2CIvb6GhIVsILjPo~=Am@8G3a@hA&y|xM!KNdYlop%SY3nYT0~A#X_&9tKzdmVwU?ISVVy*{n z9Ot5z5=L!X>Tkn?Zkh)VdTUn9;=CW8bR=qMI+bejbNXVDgg*EP&fWc$(ii{hqK1S zWdZLK^90?vn#(DJuj;BO>9HG%0M$XbZj8%-7Y`cvO6C=V z3Vzq@Cvj*%$eFFMndskK@fx+`^Upf#UdB#}lYMejYuJ{`uZ@`$UN_{QTvsD$(=yT( zi;EvzHeJHeq=X#Sh9L3Y`5b^%NhiRFJD#__^ud4RXUpPVR@; zJNtCtjMS!x5-K2(GWxG{A+L6vLG1MpyMPfhYUi&F6-gK4oJ+mN(LO5q8;By{4wtV# zrcB-IF{3$8RVm#1?R0)y$4&DOW8AjP6ai ztE0y1{56XU<_(V>m+K;QaYy?Wkded3M?TBF(F}z;yw7F|zqD6)Cw+YyK>v+qrzf?J zt)(+9p2-%ZPFq3m91W@xsBvo1aME%*>KVj;gw+NzE6~Bp#0TqDMJ;0{0`%q2$i1Fz zi`ToTJM(Kef|DYgF~butF^i$BE66-mU-xX}dp=Kp@K4U8{6Qlu_Fc}ye?9*2M+fQb zxjRqEe~QNb4VN6KC=T|L4{HRrx2eVSF-`i6W>2s=cdr%sD-Ad?Qwpp^F}}Y=L8X4J zRbsXh%pWasG3%=5nov(6LX;mAsIiM@K&w}`ON@(_#e@7S#1ab^38D-X1n+9-N#dj) z&nF#3eOvwsoR%Ne{r?oh(IL-R0tYO+6uEadUJF(z$OvWqNqr8mvu4V(?Yg$O}mMz6&J1GCh_q8I4&5RqsXK9=9y+n?Gzej))WE& zQ4Nm^8Y$)Hb*VkLCnA@ktTGNt4%(SfmzmEO&o{s1N^5dvmupcPll_78n2(Fpac8C0 z*lj1P* zDD8z%Cs7>8(&>xDTyvbGplJOG)3jWR*91bGp}WIOXqb`nDUw63@y6{a1`xzxpjr*Y zO~1e8(Tuolv1{MaC;jXwF^h9B6QJhM3XL<>PA9);#+AdFbLd?Jr~hI?-HZ%yqk|Tv zL0Skw;%X31lD_61S0xtTX7H=}*O6ElT&za!H@j0s1G%)+i_E#wmvMWQX|2x-5%9l` z#|4XLQQmzH*b=0=!VbMtqAPS0J$L~i&@@PoHK{5Z!os_ak+bg+gkfr8;%t3{Bi zZCG`?xq#+c^%XWLxa=CQeH>amhW{$YTdkIA{*VL!F9K;N)5naD`lXCz%Cn;`<4t}2 z3Kyxl*s*si%0!EYZ!46fDkCR|nSE77LZ=RwU!TVnP4}wTvzN+Au2`0#&p9ub?GuX) z^D)ox_^Z?JH{;qw;t!WE5sg@-b)%;|l$WJqD$`w+<{5<(6v>svChheHO(=jO7LW@s zEh2P#(a>^s0rEpqYOh2r-WEq7R>kPXJNTc+w^-mpYSDG8h)13De!~F>Dm|o1@s7H| z+N(Jl^4}7PeT}p}Ffk)BzYbac&`$H|tNLr)@-{20mbrm6TQY6&x~l3ARmUeZ$M>C| z?|W+-i7Lj}EbA)~)3u8+D+)6(Q?0MiW>xEZj-R;%_^+8WGIc>m>C5WqYVh{`>OJ@x z$2pBrNw`*}r=>-pW=(w^wEf%) zUtg$w4o(MGrqw8(MR4vdJgptSQi^p!o>xO)3Ac!Oc|H}!TBfZr2agJB0G?_+nqdkE zBiuHnRH-|R1JYEOw?@${fj={ItUAJ%2fDs8lbyX6v{v~Q)U)IQ&;}Q5f^}h!zwuG}BmcZ7N--kLhhC6x zHq09W$854Q-%J>n71_SwEzl#ST(QB<0I>+A%b1+Q*I9Y6Uo1{2Tp2=Sh*Pg+i=V6J z?7PMnNIw&M0cACQ6#UkfMrM$FfKVoI5<_0Wmm;K9fHHyjG1RLYpq7kk^9VvWMa9ZAAk zR?g3W+b-aSrIIep$qllIt{aJ;QO+kNcR7cVP{lVpqr{Q}P<#&NK^NodoShm0`}Ddq zbfcpv;u>{9R@xcb$_NH5!Hg_SB&D_N9z;Tf<|0CJm?zTcRM)glYs*==WP??-%=l2Z za|@gnWh%_}D0J()LI)LUyI~`3qHt*Vswdl;hS^TN3v~v8rgb+L_YUNC2H?$X5vhf5 zUV;1tc{py%&7lHS+8jJQjH*BH^59?|PL>cJ#Va9RHHWd%yTGVuOr@Df_bp-7{+OUU zM_Dl3tfF)=EB^1wrcrjyAr^bTbLa>C#&^udf{j!+{#WaXht2!2t#d+^F^-^R>%9<5 zmv&4cU2B9ccfUiVvh+kkC90p`7Kr@1__eEiNO!R~%^}W7#0}7!I1;Gia1FatQ6=&?yF7ZB~v8<9XfGu|3oG-!e%B8Bu*u@!6 zT}iu2g~TA*j>&D@Kuv{ElhABPfE9{!aF|vI*DGj0)Wq1M{ln^oouS88ga*J637ytB z5;rj^W7Ua`pNkG5*nYA;=b|^QsIh>GaZ}Vyuzi-AC)g-NyqUrB*orhSRlF z0;i3-G%5;MnfWF?gord7`gJ8=${Yc4SWT{=c7OrbOyB~vaV6K6JzCQwtmpi#r`PcfG@MPI~ zq>t!DX<>?AO>)1kM#7hlNHZmZbZJU1L0fqW)$6)6N5mZ445?}pj?@odlYhDnrMBXQ z#+oQBUnzsO0wUZ26y%2)yiUBEExs?ZrG;Gs;z3WRXNIXKO+|iJmB0|n zGyfaznSIaZ<8x$J(!}|O&_d@}mHnlU*zy;i-*7*>lJm>%$-c|^6&yNrkRH7M4M*%w zi!(LrXUAT&z*LbGOQyG_upI|nU?Cw|?FPRxLG^`=Q7r8eU;Kbj?J?hhPn7uQRS1?s zm^S}b8!eG0odf8)j<8-eygnqqAZ8u2D)J;qO2@zR5oj->(2pNiQsTYJfaWoK4#cX3 z+^J$%;srr#_bl;@|GNJj{@-~Q+)hd@#sj5Qb)f18Xx>R>j3*M@MgKKbku%AD`@Yy) zq6MS&hhL@KT-ZYSDBoFJ)7Zo#AqFk=0~cr48gMaPEa|vx#a<6HPG@nwIqYHZoR}cI zK5l1VO#@ia0=&eoL0Tf16L{D-ds`t&P1}!6cLX-UnL3hHuNf>|sM@GP9dKPwt3~G8N{v%b3{3TH;0*nwTTxh4@QOgr~hlbrL;81KF+1CL#hYpW6Tu5I#Hcc zt@xBPo~HrTJklchtKoT3)3T9~4fu$6Y5x09W3HF{Q8##Se5luCY>cIg zHR%6Qd;mLFs;73zv~kTtLo7&p+9BEGC?*IffpTGy2OCu$kULF4=d+RW4y~}*@0-C0 zwXfua>Ku*oRZOiI zNr9(rK({8Sbp#pDEn9yO>&pZX04#^ifDIKw!|xTpatY7{nL7F?%JQDws-OUF2e5!5-JX{+Y! zJcP{n1G1x4iNJN-CMPOWn8X~~hFDr?J5dZ|9!2aQNTxU$FNQ9A2^}D7!+V2HMVOgt zteFD{S~a;#)O~Y!kJ&-ETcaYsqH-pS&AeLym=ITKR4bj4P}y|XguilM`zQBV>Bw=^ z6%R8ur7FZ$o=qt?{U?Li>m~eUWcpg+Y>ETndFO^)%tI??K)4)jgwW?Jb7$jwypA%w z-B_o>w5_kGG2sg1&8y>>c&k$ITr5obUz4Q*-Q0bdK4j4OdIZ&&{FA+-;E&R&o0;Bm ztgHJTpVL%+msmZ`m%hx$4l`H zE#IsvY{s|`IP#h5QP%vGesuxv^`6!hrnVzr_1vtZ_XPFX^khY zT*$ro{)t}cX5-pzy^rHi8~cZaiaJWOrPUV8uRSFBnRs=gT@X%!jcliY>Oc`*6@|!H zsZ)^vpeqS6zad`@QSrmD;$WP=1>3ufPZ;2+ncIMB0x;<)Y@D3qg=+<>;iLPWTis}# zBh73#o~>JfytGfa$X(iZy|6-x*kYHgIXtZvQZ5;g*3NiiWZe*Yva5!8JPOW~@el2?l55#$H-N z8FC55QY%7e9S`Pr7Y33u9Nk=S*WqZCeVr~>R~bOS!%psd0^`OkguIit#9JlJc*Bj> zHNxyAY*Gk37_vY->+dU`1v|qAem*BvZNuP=+tA+0=P^;WhXK>;Gqsd&EFB%OJ){tVwm8$M(EM z_TBKT6nofN>)J4*6zdEIW%*^MA7OcjhA`KZFlCPF0hzk=> zt>R|ny|{-DX}aKIMkPrS(oBC?2m?LJ8hOB90RB`PF5(Y53!B8&S*lo!)2T*Gr}0O8 z(EQK;QBaKOG#0&#`{jc_%|G6<1o+oMD$Fmy9`03;EfQ|Vu&`4{&lH(=lB;Sd@f|8M4LM)ZlLo8Ulb=`1D>HJ{peg&Zo?nSXebH6W4Li_nw zhv6wS-uq%Y>o=T-;@5fgK%h14s!*=y z!;bE@ar6Bvho1>~OFS45=wwUlnG4B!Zi{Nab})PAofF-NM&kmLMbXXFMyK{^^ldI`^&`f4VP&#rW> z7=9;;T#6)9sj7AVsMA2aokx>j2@K~LYkvRwg^(6(zv_7nrpY{>?Is3iOYsea7B3O= zuLjE4y)O8=RAPfzAmf*^VK4AK?g4}5-)Zbx{hIk80=O8|d0PG4rt(*Jq^w$Gewr7Gj@oe#3F)@A7IHtlY7k*HI1 z?GIS>|1Ox2Sl!Yu=L6DS=y_XAc6ayA8j+{#0e6_ zR>v54xK1{M+s;==Gfn?(Yay5vJd?P&lZGw(|N=vu~(DWzw)WUkJbEak!3RGTI49?xt6K}1&CKH=K(ux0=Dj|@gcvY{K zF@y9o=hpRCQ=jW2RpK8V&gPE}_Z5Ro%yL=0-4s~PZpkphB>ERy7VLfe)xCyA@`>qS z`f2bYQi%7Fra#~N8e1SsQrDK?RmayD>+{uv@wdHCe<=-rlDGNXve_Pl^JQIi05+%f zp7Yu___Bl_v(iVc||u z+0=U6->1Z7i!(;3Nb|j=ctj84*{}@t8bdi(RZyHT*7eewk>SF(;=c$Lq3{G@Pj#wC zpG6Ib*QnSD!8N%%rxk9=k==|ac{by3#Alq?GIWu$EzYQVaU0YW=AT-&8AysPk2$x7 z`ZuI(I3fP9pzB;k{r>+=avfM!o$T7*O;6I?Piyy(6jtcaJ28XggGx^33-*Zbl@$Z$F2${W!#P!WiC>#MS{%O4 zu#+~X+rba^C8$=Oq>{UsQ}~o5T7r+=>{!Ftj3LBpUEpbFKdWd zK|K|oWv&dYLFpk(*99up5m0qWtOwobY$Xxgi%$F>HmR8IQJFJOL zMGbPPL}so2j3su?spF+M`;|J$$bBcKAo>k0xTj*LFi|>P*A0Rfc12K!) zE>;sWpbPyvVnps;l%B?lxP^=CrHi-|6phw32Lv!f5FxiU-)Hnj<{UH%*ErZhl)?To z{#z0s4Aq<|AJL(PO4K}dgB*kFyzo4Ghx0Zb@= zxr_4FbEsS>uos)Lk|1KL8)#3&m?BKI+=rgw-b$1s-kxf?+Qe#KU_v2&714Ep%BYhX$~R#kZ9W|Si>vmy z%8OOg?^X6y#uh4-ak>#?uD~pS8ZTY+$d!HB8%grk zMcPcY)6i*R%e~#Ne+7gH6 zJIuW7D%6WT@VaWchyy+VU>Bb7Gq1N(8oS&{%`I493%;ibrXaf<sVNTYk!|AC**b|BUgWf&R|11l$8a1QJrtf zI8S1CMYOV?38HjszN@eNsB8c>K7XlvW!6zOfS7lS@R`qj5kA~y7|N{P#y;qv3`v%1 z5zu$tjY)5Qy8pqRIlmvWvt-od)6RmYY5KA*HkUzro zGJbXTod)S0R?%4pKs$C;x=<(H^aG5Yz?oseUH%%Z%_X+FFZ{S9<~bUgshQQHXszt&><2qrg}rlKDo^3z8aV|ziF5%NLl?I@(s0y@KWWJ_|>jPd^} z!VGPObK43_h+VRZ3c36?I(=^hHeV9@8%{BXqcezMGS!2S_2jf72jMmf!+LBAWvVF~ zH-~|jh97t+=a@Sazamsb+W1b2$MPWjFLdfZ&?>h7z0t?J{L{8FL!HhZ%bGP6aA~g5 z=~na0ZcGCbuYbOS?FMAQf%y%AhiwFe9Xj>*u~YDHxKv!~l4i3PI4~c5mv7#}{PS^c ztC{}OVN()R7mHL2#uTg1qj(>Mcub0~*##Sb9Kp{9kJ2>q5|3yAPppO+PHZ;owl8292|~me;6_b38(3&5M&G#99Wv*t3cW^9NHP2Usl`Hy6|Hl z5-s?Owr9%n5>g52y!fBC@sq73MKYh0MSAEY-UK_2H!*(iDFVi$1{PN_Z46LF418qH zK`oB_gt%oh?k#@>yWaKW79W_Z5i7O*GIGn>e0+QO)M12IOyJ%^LAQ(IjjuWs6z8I; zimwe#4P(VK>%dzN@=pA6{oO#dCulBFaEE^jP)?@(GYp)7DSIjMjj7lxVHt&bp);gk z2ae*W_p7gHgXIfvHQKAhSwsapuuH!5QSvS$wK@=g5xjutWOhs@APrj1AbeIg(Ies9 z9*BA&pV_na#$e2Fw*m>#QMJ{GihRfxw9?0@s7Xm?R^anQ^idCWgeQG6pw9UI!;l8d zbl>45e)|A4UCBk*23#?37x~S4g1_gM#;gihvva)r>Pc$cabdc!{mRB|<2AzimI)$W zwppLVy4!3y8VcK7^+NrC-n6Wan3Y1ullG8~5RPn-A^TmF;TC@) z$xm7`*W6o0GuA6%#r92zkxxa|@c_H;uKGgWH}4sr5Zmzzp?C*bk7E|L>T!ZMqU$;*BIZ&0?s_qm{n+z z?cq~lW6cipEUk9hno|{V%z(Gi^HN;LuM0DGs#-Jvt>}2xz44j4hHv~xu@%DQwdH1R zIjTg4E8ZMbCkqa}GqT|FZ!Y-2RF@aRS6`5)03xVm;pueGX0Y9eUBFmq_&n5ZVO*O* z;oHzPc`ni|Z+%%a?DMn3qq2!&M>;RseYIiQnu?{e8~O4ZqN!F?zjl(3Glx^aGR8OV z2_cLU%e(hbukHdg;75^Ckf)>(#n4*i*w_04$RlO(SjN zS}#J&WaBl*`mo0OR)@U$#F=$)G2JCvSS>Ljb~o0g?yHQ_G8jv!rniW~4v9BKidz~N z-|$Z0H3p?#@2xHt@P5tm_8b}wXxlZ=udEMKVS>BlByxz z9PIvnA&Jz~QtoUyB5VILG{zDITG4{pP%%!8{>dack)o6t9IM_+k?$%h@V3)&Ff|p0 zX&A1Uvl8w(CGQzSA}P;Zl`FXZ&6gevg;`;cPCxKH7ob!FPC%;t*W@iksxzdHrB%kK8z;OU7`u7y@Oqnfb^}KH=_0zLm zH!v~9uAKxBsPU08U@seNCG3uSpWk_5|H~!d{k8F=w8Z7oedei(%)Q=;4c+gB-j2*Z zpOjD-P3}+2NBtl=3A}<})lZN^VWHv5B!rqJpK46j?Q-C2YvSBb?6tYJqeEffVuQ^j znYLmCUHwZeT(nP(!z+*NWR4p`JU7Df!{38B5!$b}U7e#a`s1C-y18$z7C&fTrS>S< z@RIs9^Rl1`eiVWYW^~oIrJ~Sq!(7cjRg&ErXC>H>@-0Y$#@6gsg_T5Jmy=!S59EUc zWzao56Yf=9-lrYh{Zcu99PM5GnA^s_lXawk5G+t#ao@#jJ6rP3a9UXh8_SdDufCmSpFOC9^IAT?AOJr-JM^HuOcQ>`R8Z)IbX`UN8N6VPCzr3aRsFMCddF z{#_;;FVdl%PZ=M=@nSKtmHrx-v7)gJmo*~>>0%ef-8PX%;quo|c602d!+`iRQimpG zKA~-SE%68;B4AnsM4!l2p zydU}8zCb*-NcHJr)NB=QFeAg#HKT2DP)|H;)tt?q_nX$;QV)g#PmD-NhoCF7`*__9DVXHrM6sM-ganE@2{%D%JL?ceWLji}*JD<&H_? z753yR!d&rQD_!ErmH!07wz^aXwb>^XIM+#Lg(;Sn8)q%N$XnSY)gcaNX*z0qaT2R# zivizI3`nd1YhbI=PpW(wzh0G9(6b+;0E zWcODyZ}2JksQ0Rm42x8~T=qpcxkEOHDVa^QFk?fleCEc?Q>`LXl_AP*bKpKcvF6k9 z+jALudH-EB#|SO;IKjsLv<=)<3-k)st~Z|KMj*>lDrPw)$xps6`1%p!2oXN10*)Kq zMiyO#r{u~fQ$ItZ(8~@O8#9F`e#7}WKwX|F9_M$TQ?FC6o37`s@nPS&mXj}2U%se* zQT+@IA|7XM${Fp8EIGXzvU^Y~)L$8?mu0-qbgCN4@-B%}&j~Sv_n)ns)#Tkz(1G8! z&S2O_E^&1?$IT@uaY7u4t+Wdzn_lR)G4^^a9h8S!kZc)Z{YqoQ;_Pi4X6tob*}O*c zu!du#YYn7_+hyqfCQ(HvnD23Ilf%|&;L&;%rzQ9e3>{qNPmCB@ekI4zmJ+cu;^6D; zeJfI+xPGtl4eBkP+HsTj1^hjb;oZ@{2c8Df%Lm91RJao2OcfyU>o z&osV;ub+P$ivB=GWcRB)dWH6Q?zIZ}IMuAL1&&m@G~P2n+6@&@h8607f{Z3wgzY=R zPJoP~HBn0-hSIybX4|57VMqpqC(`Ag56;DsD_ttYQub9B3OuWYCCCeWrR!WrKY?7-t=$-=ZX?s#K;7% z*Sqz+KJeKSga47pd&RH!DnFp!y{SDnFyMLMAK<3q+P%sq)ayC5^(KVGKT281i=eaBY|8^EMkMx$x%YRHakYH-=A(C9{}#)4om)=ioc z99zX>sPV0Y#HdphAnyZ(1Wd^f1QL{k$(gbnHF6(74-b$w9Ok{m`};nvjP zDx-s)%)P(M(%q&e(1&3N;b!eB4a&()muhId7%_*>o9|R0`jyKZDSCJygy7(?yx{rHGh3n&I1!@@JN%TYOW{J^@Rd z;7r_ie4Z?x3E$C7RoU-TN`{&Kx4A{>{{dY57L*bp4_?+jDW4YSrd%IL&qO#8N%K zOiq&FkBi&qca`n@*_M?eQ?a~yIuUiNi1yGuz=hScdx>9;26nKO5>#u#q}z6sV8)S*!xr+sb)qWB&l zAb)uMYudXn?VHFim3RMF9(_dT`|SR2LZrz^D)UchRGYRFYwvpPn%s0=e$xLQkI-C^ zE(-E!bPrN+P%V>svnaCzk-Erhkhg(nYOmx-4JH-cdcg=E(xjlW-#4#jcT=m>#x;`2 zWtC03V@>rK6YcON5Laxqczn-NknIt0Y}(TmYiewuQ+1AQG1Y;2UwhsId^l z=S$k6pkMlw9|s14~lZ5;1Ubye}*7vi;th(@2f*0AH;~>e~>3lIG&&(HB!x!PpH)uVXvoHK^sQe?wgcl=Kh1P_>@&GCkr56KcDUSd+WYA8 z-V65Q95JhXnox?@sZ8MI1=sA{x{H!rFNO+%RlYhWZMTKVi%t0&-f=8NwFiA^q(NFJeDoszU|*T(ol zRWO^ftOIFPH~IL!C&XzAt^>wa*sf0n3Qhj?8g(&wf-=^TX2%F$p~WK+#$f=CG-aK3 zL4ii9J$}Yk=@}c0M_UP`_2%&7XAdN7L2+6Y>ChxUcE(pBe%ZR%b6?v6FmU1ObwlU! zG}FYNY=EbaZy5>|X3A;8_}#Vilgz>hlV)nxqDz&^O{Y^Ni*zJi zb(v}#y0}eOy6ip~U;L`?^&WS%8oU#1ZRd+T&OMx52qCm4^&4wL4z7pK_(Eif^F0H# z^3~K;tlE}&zgsK^?r%7nRwaip6D*Po%M~>LAa<-DEBIloT}|<$36N|Z;h1)1i?O(S z$uZ`PPsu!tWJ7P6aihKrbc<*|)0w(okkig#Y94>8RcZNT-pXrA7KkxFybIjN$HuSR zOoQ&_i9YgEJaV!JBJ-jfJ)QN^bj#iH{h69}2J?gS~NgR#gBb|;je zJeLA&%yjw?p44i;Xzhw16|;00#YyNjS%R5F>M&Rh#~8fsph()vncX=~onE*dWZa}W zvXu#<-+%~h&8*!|MG0Dh!`Y7N_<^zw9Tq49EAm7FqhByl9tXObQ`XAiPh69#lX|*K zr+U8A#ZX;UeP04wU<&X57B&AFEB5L#ag9LBb{}1h3GAtzNM*HCpJ@9bFG>3+pj_WyNvIxn_AW@o1kyfm%hR5cwJ^tTDptDw>+{F65n};11J<_j3XrW zyoLR7<02$Qy(}Vh8Df7K2JV)%!5akiN)F3zZ&~{%a~wQvl3_+=rIP&7 zSK~zVdG*!(0KC>&Q1Qdy4WZNQ{J$7;-4`J^`9BjbHL;9}3rSpcG z(}1xEXzq5&1oqV{>AH>GJ1qJu+X9-ksk=&h5C6B@{w5mmyW5Kj0n)7OE7*iL>4^`S zOg&4x-9xha*OjKrW~p7w@pY|&#^}ko)Lv=xYUc##8X?6WTru11LAR7wGmpoprIRrB zqxP&jy2@Bscm;^D{U@?;3;R&62uB+{y|J*RGc_v((}T$pX#4tA)=6A}7Kc~2s>yCX zn6xUk=K3GTortU%#_nqu1H~4vfn1atRg_(%BOYPb|L2W*?M37mkt`;LV}(HTLujA^ zv4ySbTrp6c5uuLL_zT7ye}ZQz9>!qUk0Co9v4+I@Y3?Qdb~-HSJNYwDwPDUTWE3=} z(61PKa!2rpTCt3J;D)&ytSN0N+lI48+h|l>(?1~Zcd$mS47p2xKCV%Mj~2{x!bA?o zqH}EmCOPlx1;XyOJ}IWrz}3HC?42&w>i_h<`wRGVQ^Fr%-)7(yvSM4DWl`usFE^ue zu`Oy165DGHtHgrpYF~Q#bcP^7PELZgLsk7uOp!#XgN>0EiuJW4n|0BW7%B|D$K{eI z0c%ZT@kC^+Sx(s{6+zH1e_PanPBK81P2rW&`&ud!6DbJ8tItv$uPFiQY$jtvt6#M_ zu{+Ky1rc%}fPo%Lx(s|M22!zus}xqT-scQz+`@0gXJRs6xOCPDUQu&^qP8&k0lAR2 zmgTYq$UM;!JFGCAlHS4CZqex1*+(yk+yJMZ^nl1w7i$Vx;~bqvs=Vl4bvcH5-vD*0 z=K`Bs`Q1Ky($sG?HvXxt3E3w(Q*>IrG_3PcG2<3N!>Vw@1WgxJjJZH7Hgv^5>;^;Q zB*c`qHXR4z0f2BGbL@sIi_yQu#T7M`VO~RBb+P)%Yx$Oj{rTr_z@0$v(Ksb|r6cAB z8`Edf(YCtdtWVZ&U&2+b>9VU`<0To!umZL&!aubZB8(J%v3i0mG7fo};J$zUVSc=J zFM0krg@9D(tXd><$#MDc8vutXN$c9(pzmvq$kBDEm)9`*E2dK7Mm{?eQrVghmOH02 zn1>x_Gn#irT_&nRz%aqmp8Mya`JbBwPkjI~EeTJZnOU-12}$aoeH|l_%0Sb)k@#! zCmsBx9{2u~aU1+8i7r9q=2OuHA3v;`QuV6%w*gWi!-}t2Igs^@h=SQ@6-#(65JkHm zAk2$^GFQD}GdDyQ*24s;TA`sIG>aYN)(B)qxm<<1w5PfNG^nfu9o;XW*~(`7^*@uA z&3@MKl6;cqfEj5k6xa}uzXuMr7EI$;?O)?I3OPiF3|4qto2cDQ2NjC6S4Fa2f0Lc+1GyqEqT2+ zcFt#YI`E9%-~0iaClkK`>dtTNhfJ#z|0VEvu1gTrZvC!Bauo@K9sRkHW?=jo-9M`^ z)K_3apH>mVDETS~gDRkK@sv)rT)9|>MFD{UQ74DSSO!ae?76A6_HuVnj+H_zx}09L z-0s;_DuMhHAx~f}xM!$5Jp>*}sg<7&PNrxO*wtt}aOgr1j~JFIG^|&2JO6U(G2B;7 z5Q!KO`9BDjzOIBM=}=|X-Ll3p`k#m1m-W!5W4Q^fCn$cwFLV%HY?HiAd>)5MH2)2N zPl_^1?|bu7?E%Houd5rY+!Em>Jk@2BS*0~+uB#U!3NDJl?btxmERS&()ctksZ@|}5 zod{_)n}=teqOXoi-{QY6%$2QL!$$!p8Bt0P z@;Kym8dT&&5ZGO~RlVMzLyNZWx6yVE-O4bFIzAEy)_MBmhJwGFPAPrciL(br;@M)e zRlet}-hJ$Y4S6oEYJx^nNl6`;A7wO>y>FWKUDIl zrh`Wp%P&dU{^h)d{0vG`C>;whwF9=90zJc%qO)Og;*x=J=`*^3eqYa-jfec?R5 zvQvd@qEBGf3h7wx6*u6Ha3H{zb~|A*%M&N}{{%h5T|qTb5K>pbtRi@vHwXx0Foy?Q z4JA&)I4Po;Q$R(cE;`If%J5dOI_4=YI{5EViQcooxE7cI1c>R_D)(CD2k*t+js2g_ z5J)@6tdLoU4O@H1g7_ct<6;H}c6XhwS{~PY?FG4r{|$ltH$Z`iR;U-^nkQ55kVgj{ zMtIoEtM`nbOe_M8LMq`8Adv~C!XgPjPqXpolE{Mj+_2431-Fgq3BT;sE-;~lPcQDe z&gb*Q_wqk(|1%-PZ^BsxnPc>#R4?OF-Rf!)l`fLI=dCEwYKd6Rcu8HC4?O4ipBvT5 zs^%Lr;lgI#SL=VJmtqf3Bcjj%W?ImN?`z@%IGxWmDJgL`&bKdaRybeG%7UVa=n4Du z;5xs2KmSqcwJcBqy$XP$*p?HbR1taYQOvd1~bff(#wIi1%&HN^(Pn-Au=Z))?YAem318P z>p!S1*dZK!;mg%pd!9I4@DOZlz001g`t{ku<@EnGVqYbM%+b3!Z@ff)998`U)-pxj z2?6Q7^%{LDrsMdbJUyGsf@|vCXEGd5RZ0AT1c)NRq_5PYZL*-Wl&KS`rMR29OEv-0 zrJ0z&0psP$C2}c$nKhaJ5~Q=54l5T+lp+hzd~2AZx)8k$fKv5GR4dP2$H;1VVt&C` zU|EEuRr2(rxG7R1bw#i`c$nt_fCf zN1Ee2QrLZhNBs4Ta=Nw*T2=Yt2HlaWC*MN~tR-9}wG?`Ui3Cx|jJuv-cZ^6R?F(8K z!T@3yfme}`L|%1IeDylXDt*4BI?PPV8dydd=l1oh0@x5Cl+HdG!=q5(3fQDN2@rxl zZYxl&+S4LJ>~pIG#YR)CxNo@FD!exPvYg1*6>_uFAj+MKEBfAAu*-H6%_e?uGR>5k zRs&jD@z#FcAc>|=eK?TZLRW74QJsB!#&zVbN8Js~v4D*_^WJc4bu_VHVb2WsRL*NR%`I&rVL3}UJdc}z&JdRSf0`fcQnU|BuZ43M*q=@bwm9V*AnKLj-y# z4&WLb6ynC%Wg`b5=Sa3Huwx3wub*KNS7#~u@I%PUzut3P0__r&jM|otKRuSB5-NlI zls+DS*e`*tS8yTKUMECiSvJ)f&G6xXsa;wB!CPzJjqbz*0rALrx(|VF7HcGbB;UTL zhf~dHq|ibl3w^$=ZQqSBt${#Rv(0y(#Skx(n>=_g-b0ujrp1z`x&n{GGMT-g%(-m3 zm_)T2$Eg<;t|Pc@q&}{XSrvd}u=}0Qd;^>a(7S}yfsCY*^w{zIi{;xZyf_p)_Zop! z)CAp1eHkv+v{w;T;;??5A|YH&|17a~&2YSZG=`2^$pU@Ux4C|y>hxLN467febud*u zF>*C5m?L}DWPMw3w_`Q)Zh7)GNH=2XRR|-c*@;cTbP^;O%8{t0ysRtY-vAqF@F3}U zu__2hx||t%+Vy;2*kB@^i~>=SVn5!RfW}v;pi$Sq2kFwFhYe<|g-{qtT;aKD3%Au* zPPEG8rK|$y2zk(U!q^^os=KaR(fa3TM5uiA>8nU{>8CZOL!7Q%#^!#@Uu;Qh`#b^@ zD*yim)Qy&*iM(Hl%Tw`_^%b&O#Jdz=N#x+3~R?)IJx|BDRb1`Uas{&4RI z{2~9%{kM?6$bWPHH$wh6?)YyenQxFl`@b9eKS&6#%9bw(H|$w~Z~{Pp zxB+rs{^7x4n#6XQs|3yF1GP}}G_j=6V|d3KW3;04QJnHE{3?z4EB)tN|CY&|!OL3Z?|b!$PySQf3wShlZ#3Jr@82?ekk6*(fj9m9 zaFlj2Ci2X)^6U#Vvy;p$j!^4ZHrHmx2*}CTuXFpI@5h?tVaS1(Y=qEE%N2L^(ET@; z7?~==6)GbhFBj`?n}YC@{Pn0qK~n%wi7R0bEIv{-M$x`Z=GkcGUIdoj_P_OY(Ru4; zt91ACcer67M?<67yM7$Tbw59T8~@Ef*3BfwKW}e@N-_WZdmBJy z6ykb_`5#dq|9*QkJA_XNoTs*lqH8FwDg-xN2sh(6uYdDgQN9^$e!jhUc-Z`0Oa}(O zNDr4k^^dxcEKnlUKihT4%il=kF@XHtAI>-G?|V8)g9FAgN#HU_aMep5N`3))3+-bU z|0rDouVS7>08O#66h^ay?%J$8N5|i%_^l zY<~V1)8>Bdr@t;8*UPt)J-Zp;pOR;9?8lgjp(YTbEKt2cyg8uUYq8eSIkdQL7B!Fs6Z*mE=Nnc2Fb&r%+MLcC-?6twr>K4#CEBC>19X<@-uJEwtkCbpPAw zc%eUQ>7}BHvxTnVQ6_TT9Xi*4FNb0RusnCTysP*diHJAF*Yh6h~^X@(FDD z7#X+d7;NykBZRD4DPO_82+sz-dfPt?-$XeaTBLqw%;4EDL?SpPj?!dU^IC0-Kw^I{ zk)Di|6g#akIhmnJw8b7|mQZ>^1m{`4OXa{C53{H#sn5fN$Hzd3;;)#^vj)!we8bjW zi~Smy%c7_G8(_)tnE?)+fdozki5k@;{TfdI;&dbNh;2sx;bjN8e#(j+0UFZu)|f7v z0}*~{am;@Li6E!DySElCmZ)p{OmWwYxtPV5;2iO$@$88^Vgx{WZN$~qBWVq92;(mv zSQ$bflL}DaMPKrh?_;5!H3EpoR)*o&AX)$c7ydlDit#)>fUm&*e9%KD0S*d)2?G@f zkpQ5Q;=KJxwD%1G`O+U$PS)z31~_$58*2(i6$^6>A)0o`1?wijUs*9FuNXCKN7{8} zrO!r)h-)b^s;*sMHJ8oMh7^={>;Q`ZEj;B)2sfl3X8mBNWzW0J+Tm}l?3GMp2AwW^ zpy-vH^DpEN<;IYZ8`YXZM2v!hLPSK^ZQ4aV=XT7&1ZRLH+5~%PoZPHF`p-dHQ9$M# zx@%Sto>55*abmU}u-e5eFtfHY z?l<69=X+<9(199HwL77tQZ8e zrRF5KjZ&NRkL>_LLP7uImj0LRKmi$#tG|rL_8;p}-#r~5^tbK!Q^ykJH-Ipu0)PzcdW|`)WS>r9t6M<^Z8}l z%qN0=hM}pgwmQARWd!=$aIV5cJjmMIM%j95_*%XV4OF#C*ld z`h@`qjL)hF5H?cg!M;cYKYx-6E>YB#@vox9OcvEaxvB@GsD$Ho?S~D>ib(frY zm~jJ1ab*`UJ8C%S8GzzwBw^0LFbc^32IhD`*+nocyqEkLtAUixuLq65IjfW>c!7Kz znTi{Dz5{f&+TOk^Mjs>9-zfAb*2ec=g`Qw#e{7+ zgh^lIil*SO4e&?m4+c6ymRjb*_D*wqQzMIQA7u%khZQ*9nw!drpD|PV196~@y8x{_ zkUuJ(ocri3Bh!N|zO{W8J|jE*g`r2~$A|531|RAVGes?O;BE_mY(P`y1V9Hw4;YPP zanoTo_>d3Z77vTAk4{8oJ*4{2Bhf|vih&#~sBLIJh0*aekRAG=F?k}etshi_QF^4a zl!cG016-;Dz=uiUes${gK?&bL9W+w!0#NB1Vs48Z_|psxJL;R~|CY8&2doi?Xm+-GBSV1L8VqC%CVo)Ne(CT7#|F6dELf`MG0r{UA_<{yZBwyV% z3>CqWJqP&}0JmZ2SBqpU4u=~+9883Q?0?tD8@HSfjmYTM{1+V&EX4#fYn^LbHP$MB zsXx%Yqh_ViHSO4QK&EK>lVSP<|H70@&;(FIi+bSG`R&It4^kN5K; zWUJ)+%1;D`&CQs}U~BVL!H_VhbqBefy47S_++l{q`~y_r(o}m&Fqz9kbL`sz7vM*ndk90Gog+;3p0GW0Fw* zij{!^72f^Vcm@axmO&vAzG4!5 zM^g#7Tb+8tkO;UHA3lo*8(libjs>7Q-;o)Z^@`>=Sy;YRA|Mf?^E9e#9)BikQ!3h&_uv1C8=x&q6khMKqK( zRQ6KlQsxphl$DHNJ>nGBsuM6k=`zirjc!^XE3wP*JT&(2A)p?KVKrYxFk7NRnt5oG zkj_NnQDQc)GDv>|j%&U=oKr;FLG3znR5RF^k7}7P_%3t3je{%qm*0|S(^;VZBq&oU zv0WrY!O}`gf?fk2lHh4ye~(-T-}4v_Cf%8jYSr|9sUx{EV3CLAy~2jKM16H;h7Mx< z4TzpbuX{81+i{rYzzua%p1)fiY3d~W@z}muFm;ET2B zqU2^UNs8zU;M-0eAhCmCU4HqiMQ&2I@Y;0aCF@5i3rAd@9WoBjp~KkjIWZI}eKjmJ zASES@vbHbWt9Z|7T6`vfY-9I91fNb!SC6d&v9=SGC~ojt_FKL?UKH%dk7*WKN8Z=6 zh(=``=OrJ~5&DKaYATm)h8ww)(wQJgJio51?`=3tF&UY863=g=T&*1cm<`Mx7y(o z@>MC@wsO1B zdBvneyb2ZDQjDYNw`^?LxLc-BCxDDm>bw(=lkN>fRurT?-nM0G`3@e0W*^vlsAYQH z@$eUEB0pLJ+P7$*i*|C?sNCNjh>?v<0gjwiL7UcTw>=i*gUWZ z>GTQkWfyLt@Ln|p4Jy+sh#xKCVfVzHGg%xZYO^pox)hjE#D^N<;EmRYdIV`iEGBOBgcdK-QKr5zy1xBRKFTqfm?y zD>05jVr#o2cprNAEI|7cbq-@Intq@Pr%1#*K=p~xAKre1!8j09OW5~m_wcCkV$m6< zs6q4?%1?P{lk^Tb{xh@cl#Gdy4Skjpv$A#ZJpaHz?N9=~xSJDv6V>EiD=3}~Ym}(i z*1F!%x~5y+AeU#SA2iWzDwA2RP7#TFB;2Uk{nJvf^<$q=KKoJtGzw_|DRPMiiAjO9 zdhS_&OjT;5DKn6q8^(5_%HH?^O)mrxT1e;>1b{FTsIIE(rcs5dYknT`kW_}DNrCKe zhQoo1Rki!-Py&^mXuqB0#ux7WYx_A!vTP0}CQw6!4|OSa(7(O~Wm>^bJI|-=-cemV zV3xQL&XsnmRCFr@+nJtvWsNr+>OJ|5QC`PsI)+0a-K?Gq=;*eb%(fINb;&PXPyu)K z`asYCA*UTRraoC0RkRC;A?<~xv?iq>g?v&q(TZNpt33p0Wwv#-e))zU8v-_P$QEXL zkGr{n&_AeYoZaENN}3ctkQ#D}s~xAzR~E1mufF}MK?}mt8)K#aqHCW@NB;PU6eq)k zEOKu}7RumBmp3mWPjyWm{Rp*P%eUyTo#v8-F&xFS1(*d!RgVwcP5hEmC(EdTg~-yo zn-;9_Tov|qfJ@ZuX}(!7fA;aSPpSne5{dG+E7ZIp3X&4{2GR>2iI12x?i8aV!Z={t zcvSZ|qRZL0{S@O1BRHlBfGUGa8=)2bJf9Lm5)6h`uCCkH<|qkT4Bb6^uV%wc;cw>t zaE1ObnTeT!D(2&fRJQ&pU_MY?G4rLq$hx?5S*|dGbk~MiGt6M@1OBjSOf+`J>4vn$ z1k9g`m(w4+bohY1h$G)`1iP7Vb>v}5LkaA+>;g>Sj8GA>tpb%XJe4WT5&%B2Ni(-5 z2NIERF{p^bGmbrXS5}}@iyK0LVG>L7an3!e+BV_jOJ|<%(G^VbSU>U;bP zg-V4Lf^4v`hxUybi|&^FaJQq?>UtGhQV906_kx8a!Rk~NF{xRQi=yZPN=Q)O+PiY{@e!t-XXf`(kds5>3~}Sam*unHfO=gYfk}(EoYWUa@81B* zPJ_L>-+<-g&c;>H=`W4zzX2AN?*pY5?~*~>fk4jr;eK|*pB|MY_yb>Y0=hccJvE)y z>0tQUahAKn&=zUI$4fKf0PD+Zfm=fC%sPWm{NO8lS!FG`(i71U3q0Ys%5AX04JoRo zq(XeQq_v$z4g1lSNM*UKMbK}S7rmWGuY8yPH^BUYNtI9+tYAQ1znfekYWH{_j4&rT zQ!TulFU*X##Yecl%VF{}bQB#ztq*8MC-n-=i4Y4+uGj$kxxj3Mg2k`B9H%+(!6t{J zKCi;|h6^0DwpCJD7Wa$!iR%IS7xJ3X?3($Vk!;d>KIaj%Ao(;^vXwZ7QZa^7Nrpbc zgk=cqu)2i7%-)L9`W;v%_L`eVB?Wm9`()S_V!M3oX%Kog1pK{&6~+({nOK`seN=nQ zS_D0+R9;_zDlLJ**9q(=^aA4m?DRObuc0l;!I@OP4q#X0yZRADyG+B;AQFKWG9V2I z-tkL!xSlSAGVEtay;7>2x6wDQzWH1lK`%q%Sun-RbmT>d_)Tj1eE<82EkY-Umc^3h zYX4{~`3n|wu~9(Zd}LfnRhTlNJcBD_3#^3{o_0DTep#+^d;zr4GyCN2O#y>(v-P(E zeK;+(+Bq;nufA?8-(xho0~Y6eQ%1=%D{9>-5!s#v{Egb|#az6onv4|f_=vZ5Wgdyd zfj-EQ_6){KW=-tbuVNBtg|XSrg%v3z6dwI~=-8-WC)a+p&_=v5Kx3kLED3aP)1+H@ z4r2uA%I!1a2LUa1N@y|F+&2P5j~mjO~#e8Nvt2wPN?9ZkW)Zw(tXmJ6MxfX1&s-Oi&(uGQDb)5xf{q_!rNXj5mDSyY9kD@Sq$#GNeR zqQ5+^3sI@z|Jr=M#fQQ150s^72rQ+vREZpIOmxr=m?{2Wi=?{LArWsmRy3+#QFDX1IL6;HA4R0tzipzv6s=>>lHW5jTbjP~*~Q;i;U z71NX*Gdg^n1r5Wi`*BV}qZrJb&@g);!fQkn42TU;D!D(4uStJ_@wCqghR1yB0a)$M z_K{7O?ypvL&Z2IH%gSwb(8}G7RUCZRMZ@Mpo|!jLfJ484kz_#pg%BJl<^>)i-K8g&fG!7!)dW(R4k z5Qu(!8ICSX*nD)n;2Q8iw=y8skm{P=O{N6)-SMn}gz;7?lD3*lwv zOJG(@?fzIEg!SWjuhJ)hqATTXe83ewmALk61B~odu-3BTnp!kXpT6jYcEkur7j|WTKC{5z-R>A}%Q+Bf0HeCri+N2a7DO-=1(^K?N zB8$QDnpJ`wn=y*r_CtDcO=1Y{Y-zf!W?L4;JytvN&NfwpsB#~D-1%E6jvc>jzBzd` zEv%JpW&mG*1M=*8*;e&C8ty-W78!gYl;?}E+sKjg_Yq6hdtNNss^<+ZS zn!y&cy6*)&F{OU5XBh?9n?)He1C3bl`DZkBI+x+%|BQ zHtX0E;v+HKX_RC7%fpj_A}@@}f$kV7F)rw9^-#93#T%=)IB7yzCG&$3y0$3%Q<2`( zin#Zu(Ju%*Ihg#X7tfHx)G7R{N9D+(6`&rQWgrXXY7T@o_+6|~KK#JNQF?~0)3&)x zaAFAB_zi$K!ogJbzw|q9Tgh`IVIG@9a3zbQ`hbS=d}iU8yl;P6>|+xLBgxUn&gD-Q z_I}AmK;6Az<<8lOzYRf{TSFIFKqC%;AWl=pY%42rq=jaE`8rz)Va&`#^XE9w-Zhi> zW7`cvhEO8X2)RCy<25LINZI`mdtjWmfgbUS#Q&0HT5G5;m9mZI3!4$#b`dzUn0xWa zN?8$0tiHJ3Z%cTo@UDw^^%fUI0ik9~1z$UKP372CZo_|z?~;3_K~U=Z&(g`C^^p%+ zo3oWn1Q|WzRoH7x5qlp=nb0$Pl%hseK2F-*5H71U%RQ6lb)5vd&n)0L^2Qr{i}}i; zT%6j5U)Cix>*71QB()MR>~!4iNbG@G=YgLhA+(k~IaZQloWa_b5f{+-f$=5ua511! zw(-?>AL2v<3n`n|^?0^a;V;l}t6%%PeSw=|5i6e#{cBdE58I4-hwg4^XVE`eV*;kg zb?rp+=0`iXp3d*2Bcnj7BO`v7KO)rK)4!OwH8 zCs$~_!FlHeFH>UClmc;t40uWCP4C#09rUpfjgNTfn{w_)Q$KwdwC0gshWK|E#SIeA zpO$kFA3t#DVBE9*-0$1|`ZIs&Ikt_+;fxjcbwaQxO3 z7G1;D$lL}j5H*NWUeZcV;oHzB&bUMGLP2P%iR_E;w#p(jr6-W%!k3VWiS$2cJ z6tMZ^RAmshCe6ui)+g=1z=w@yp4Y5*q@IqgZsvF+g)h|qC7DHOflug#48tZM*urZT z`G$pg%R*~~&*aLxYPz$4iUXVYt0W`U>Yyo9^Ijtc$kUTU2aOSw+;4X!BYE@-O)ggI zz!8ihMPahs34@y1ZnD|B$v3!_pa-Kdyp!{gP683_(j5xi1Tcs{DMhMZZYq|p#WnM@ z`K^!PaSw67HtE5LGh(vV${mOBL+_>TX)BNy^inH&tL0D+Wq`cR_x||{`~!YGBO5Pb z_ek{SVrqHr6Gq`W;3`t4CmrdxT!TYk!S(0abR+S!FdKHCaw)z<{02OH&iY2a9TZVM z4?PxWwGi<@y_W0J=P?ysXV4aKY-hXgOGF*TueI~3IJ}9Dj<~QiEt~=?JQnae{J|RL zeCV7N6t3@HbneOeCvION2EVDt1?o2d*)&}Hefv)b>iCdDRJRZ&Pc%aHrt8mAHW67R zb6?+Cbx)LcRIugP3luGbB7 zA}iB9+ryqv(4e&lcT>y8e#GY+)#uUa%}Zgys?unKiN@R@N&68(NXD!yD+U8~RkJPR zGVb5Li>Yd2$Ab@1hd|42`2sOMd4P1-#=!s=P*S(7Tcuvofppo167)V*XCh~my51|- zY6pyf(&E2bp95!7+w<0qhS$I*^_Te8C-JES{0Drm96^oJk`qU%7RptdV#oA*x7Iew z`Ku5gYsC5@wSbvtl9_W8T=mcd(>;fG{q_>Eb*GmVnyezN+hd}_ON!GV!GCT(S5oc6 zjGAIJ5S%DvGIVp;WP!uTESJGTe-`|@ksFbBHW_h8Ma?ZAN3S;r)`MyJuauS{loY#&>zKG^&eONi#S@6yfjRf z5DZ0M%AfX4P;vBQkO7>SEn)K+(X?jXh)Aoee;@k>K_hr?8>S!DS6k(hSKaEf&%0NF z5|yXBX;gtzP@cyy-^wp$st88isX2Wa)z+G98-D{d5Z;8J9}i%K4#g6_`yNQ^WM=DT zAu5)0Ew#A$kSVj%#au;w0+-Ife6>{k6~sRi&AmEEO<&eKzjRw107_EXia5Z9vu5HH^FIfj=>b3mV#{<0D9p!!z00z)!cf6R8B!-v4k|{l{V5;5WT_sSe*-SjQ|xk&^ho#e!|1#6qO(kxw0Oo7EmL7?$4cm6Z$U8hfhE@V&b zrQAY#R31j(XBQO{oaX#-^0g72;WUp3kAvAU_f1o!8$^DgAhT|Umq79B$*?V&Pol~U zj0EE6heLc0K}UZwm9y`5QeJedbH&$8z7s31K%=D7nTB2Ap*;~VYl5%mO+fyE&k_7< zY5_0OhMmC-D!wm9A!vRu%@i%YQeEuZs)jRKQgOI&u|$InbpZYWWNCF_mDWK_8D#E< z;A0=r#^K6Ny74LbvYZLXZwLyhLLXnJMAjP5%>BypUaC+a3W6Czojw+2U3;Cd5-63C4z%wPD+$BE-maVo zBVVaR!q!PHp{)FR0(#KlK5u04D@AahpunW~7V*KH73N>X_j3L4F9R-O#^Z+YtQX1C zh>}aY*8^zs6X+g3u>b)C>rGQ01qR6!us$E!FeG4*RR}sz608vwbq?Pm^6;b!zsE5H zu(QY=sRK8GQF=*Bs_ecGE5FL)MFhMoJ zHF(DBq=c?pjfN-hf&c3wFj)DLf~I%|^v7^bUOUJBw)&9IA1I9$+Y?L6Hx^XP;$8CG`IVMd~X9WE>V8}Xx5)Kkn zN9*@8oSD6;i>tGlk=-B6!PpuOj-7;=;9^G_!|v(&VCzV5Xk-QHlBeJLc02pJ7|$1i+&|Am4oOgnf?rA!vi0T7wD zcv=7WecE(EK!u$R8>3H^wPxTi<)vVu9GKx=pon_@*yN8q8b$)}ze$UpOTb>&< z6}c)W3|V!rXH0O^RS+qMF};v4QLOx{o>=@2d@VSwwmFLvonQRMe1=(v`VkKI^B8`l zB1sy^d_M_Zri5qDP=6uO`gweJHss7r^j3dr>A|gVA~51Sh((%-Q%33oS!OfpRNmk; z%&oFu!_8wAQt#wUFd;6Vh4QTj#|-k4R~KqB2{Uwed}20io8Kzqa?f(l%hqe6@!H}T z>cT_j=c%NFgvH&X6HeU%CXqd>$mXG2v#{`(-|2Y2g}QO89g(>OwyyH2v$2xm>giU& zmOV6bScd*D0UNq=v$WKTDX(%h3oC5Xw%39Q1~}G`W8A&)u0{zSvizvM7`V9t!z@it zs_};H^gzKEn;=o~VYl-n^o2x*-LsP@cm7x&?cNM=@v9@!3bgJQwZO`)7GF?Bug-M9JIJj}Fhc!=i?PWLNwJOp6 zqcRho5d4J5BXmuNBimbCl#*d~TqYzk5*OJWF%d02(kzjZ$T|2!gE^7DRhUn)p7qJ$Ynf ziJ)`o`1rfs=ngr{Ac@9S z>39Ng41sWBqXSmvG&q?V8Ke_j@Kwta?#lQ#B`~0*lWgExTk$HHA^rUE&E-2>b)nJv zzENNv1}pnp%}wwQ5-Mjwl6l;;=nPrZD(^y24kVNH6aIaDqEV1JeUPJxzs&=S1B~_R zT{S0ZWeETUXV&xBP| zejDf;RLq&Q@)QvmvICdTpEl&=S~1J>YWa#obN_?2mExo>{c5d<7;gcVKdS-ftRt}= z)sk)Ll0a6YQQUxXg*kP6S%{~afKVRy4H04%Pri@U6x`Sp)l1>F{YUoU53=&@+ZyiA zQ@AX0JbG8_0rS4I!E4bMtIz8UPIHLL(G&%#cTkl_?e4p9c+HvlLb-Y@-Bc)U`1&WA zGyxeu@s$ptKWtn*+WAxnW-fG*q2Cu?x#AaqHTjeyif4KH;4Q@b+U1OxSL?f};>EcG zud5(Gjf5{#)Z5A=g&<44^m*2*w9@VBPqUtr(T=+t@^v?xwQ9VT##UR8Dy>+AGC!bd zXzaze_U3Z7ZCSAkOfRgimU_?di;0j=_UE#<5w-KTltmOEd2n$+(rd&L@9ECXfR;Qre6ZB>vFV5w zyjG#_uW~&DH=tY3@w8BGuWVQtgRyK*TiVAum(D~pjr+Whva^DY(m$5L<3gP+g0vf? zyx7Cl2??DBR6t>A zpGluY=TdXVO;P7YL+v?N(G!5OWSgAN<%W9&%`ke%O1b=+O2G)zcMRQy0;>D_SQ&Y2 zmv_Y0k&@LB10Jc*w}|bIcj#q(A+X7wYdV9ah0X2`ana~pQH)QB9uXhLU(4l--PReh z-XX6sBR^=_6n4-)%w72olJB5n+Zm)BQVUW)rwudCQ@wJgq@d@_gs8YBEN*?8?DI#ej}|;Ly&RFZ#Q1 z)Y0rlQLUCclQ&@cqb4M^$>lxRO^l!JA$@E)(EAv_H7R{DLJ(au`NRq9lI+M}! zD7`}4XQs$17}N0>XVkj%)?J6bU&EoQyT3%3&_(L1uED(MMh0R2!-%!t->CA;*EQ1q+IUcxu&fE$Mhm9e7UwQL%pT@g*{!DbFwyo53evs zvq@0_CJ;j4p~f%KSedzzA;%KOMc=3BR~Lrx6gjD@#gTKY?#0+q#u!WW@s|g22}?7S z6NAqWRg>D&lSgcN4LC2VvJa{g^wFPp2|HBkcREc6<7EuGP`CFVv%BR-*ij zjAKz6hBcYYx87By{2NiFKMe+-(QV$8>~{e-2IaWx+$Qmcd^aYSWMd8o!dqrn>_7V2 z>lv(Xm6k;;aR|JekcsavYD;Aasg9ivnFzGnrE#sV9l$J<%3_Nhj!8~djGWd>k+8KQ zb9Ow`!y>Y~B$eJL=34*UFXnDt8*)%@3NP{Oj_37E62Id+Ej6zZr7hX+EI3f{DqQDX zt~Xz|(^QF@;m^4IqDq9}c1P0x;~B7`OI%!5j1$f@@>^7`$U66x$c|rMJCEBcEm3n8 zGK*1HY?JQi$1Fwud*N@x?jJ*IHk+-zwgd}W%kw#3ex4S-KdVbXo^=0wGI8JeVMFX3 z=K>hh^!*@%R^}%A2C$Fl_{CmAkM!$vr*U771tDrs6@o+t71f5p*q}gXQQHG?*lYY! zz@!e#5qQqoB!BtY*xlD!ia{+Vc?uMkpAjNiZZfI@_P5EOCvzAl$%901K8ivOo;x=B z5@qFlvG!J;ygxmz8D2T^EjZ&6aOqFn);90pV0N?miA? zuFkUep9|=Y++69}pK3@;D+C083tXd6yP1$%6My*TAX54PPU)nIHe~jYeUR~X;0|Iz zXD-!GkS7)gGOYhG#!@(6b3%jwhsPb%(y&~Cnr zh@Y$6Tov=<24eBGWs0?JfT!Q%T6%ws4l}_=yH%EP4tN1ZYLy>UiI%Ix)oUV zf-oTQ5uQnSi=hkrdi={8t@XE7EsfBNx^%yv!4N^YX3va)Ib6GU6T}YVo90U~Y;=Ne z+L{c5J+|RT;TojvU3%=hJtp{_3izJGjCX-^+&cC>TYki?4p5(zGm zoy3Gw9KOQCIT1Z=;%9PHpkNtazTeAjVu5nKRx<2p-9nOoU$kK_9!{HVlA<4jRAvvi zp$6P6wlQ6Lf=H`TPkpd>HVpDh&8Chl4wsH6dfcQhGgz6)-Fv;OsJvz8*Bp`#ck~ri zO!n#k1HKNY@Xg?lS>nOoA_`26dPHW`w)gyemIX|@NEZ|@+moM5Xd%is^og+DhB|+E zqU17L_*2};x%U;(%?mgoB~o1&-6yzH(o)E)HzQy0Tb3KNJmCQjjoh(2!5j#XZbN|Yi%uG|{*S%anAR)%27ogD5DLui#M zrW0>^Ep+kUXQ?94#uu4K?grN3ZGv$=ZPz%?pE2+?jOQjL@z+?1uL?TK4Z)}ytu z)*YzR8m^Tgu=^Df?|#6O({VkBdhHXp@Hji2c$m^I4sE>My`0Clh+<*XPQc9ZWE|(4 zhrPpfT~YGhdwZ7vb+=))^tf3j)^#;e zZ79L)N>qQc#DqPloR=C1~1PpYnPy_@7^u~t& z^7O0L{P#+jZs1Z**`JFpH;EG@&-aQaRw-Ch!Q856J$Rlk~M<+!^iuhif zhR|vhw5J-rLm17xkkA%aF0wqm_8lyYt0J>7(WeXzbHL`vdrb_j)$Mi~1L-u&gg$Y_ z%<4@smaFd6kqUFadZ^S8$7HF*P=m*$)b7ya5>Yjfk&qmtF{#tcy8fJ`UA)TCPT3VqU690v42T+q?okXP&=!!P|cm8R&lcTtl00A z=R_oP5&(BT=;(B~k;m{`xU`}jlz6iR6paHbs_0=)<^HAHrqWJZD%EB{yW@6v;?#Gc zUCQuhXx`3!KZ%AXeN*|L&LBbD5*e*GU4dxZLb*yzrnTvkhzi$RB=2I3LUR2B1yRls zQJC}%!6ty-mI~&jRj7*MFj@+sJ_J%10No75BN3wffn`Dze5>rJWP_sit4srB=edbY z#2LNkdUq#1kyFttgle%%7yOf{xy`ZJuKaAujvxBcIQ-*M}BibvJi#TxWCgMFD1;kUDP{6Hva(w^ws}Aoks0ZAFv)Pu*bW zE}|K`t^KlKHm!mwRg_DcRP6<_F#tJwh#K|$5_Uj(|FbPL-jlh7k6yo;9doELz}NGs z+aYTv)nEkjh(h9>wnIH+9SS{lJ*K8=mweMr;dJ*cFy}|>A#P!v48n#q`tzuTV+Tmx zFi4;*6NWSC+z3|xDd+Mwuw)@`Yq|oxQQ8?$%&?P^@CqZc4B*CDIYq7cSYMU2ISX!6 z61{7|HpETBKTN1)&HNl;FQmQbMZ&P;e10)fL8~iPf*kj0_u;N1>PQ40I`I?B$NnH= z3dBxqvR9PnM4PTM2`tLHrg@9a*4%D;vr-)TH^mzVbmf{xJ)&hAn0B=-bglEc@j&cG z?@FM`V$E_4wSzR;NgGG($S8PhcRjXn1#-XBFnNPSdBL6uGK7qM>UH(VLd9jBfP%~p(MFb_v@z*K(yf&AZaGmEtNxjm0l_m@%e6D9&{Dyl zex2#j?7WG~)0OL7)6*^wK4;@d$3A2 zBV|!trH5p}vR6%M*JzHZu-8JdALdACFf+_ioxsQKL6kRKe5G{u97P3+uNN}s3w$M^ z&X+Yc8J?~4*z`ymL%^pHv3`H>mQ`#7!mJM|31!p{! zA9zV8JDEQg7OrjI^a`)aE=91V1fEh$o(WDa)yg7ZDFsFFB53C*sb*|1aVnmS=gfxt ztQW=%WZX;eHe zg%pF6`QclUo7gj3D|=DU*9ywJpP1CNPI&PQ2?{m)&lYTazn}<@dRY}vx1|B*xv|Nh z5ES`7$e=TblPz&AXE2c3)tt?SFJ7UCy>TH{$irmNT!IFCuNdL0w)iITi<<8<319#xD3j)!H%ZF8ybH+<|K7alUY3r}PZIJf!Q zh+lSYb%J9>;K!V6yfrQkI^48%@EoyUwWtp`kH>NEI|>%MtpQV`(_*x|CEBTqxUXcv zQEmIT2iWw$**bOxj!B*5RsBH{u*ixr*uze;2&6 z-c?JX?E9ag&wfb0qyJ{0^N-=mKTtjsBRj)?jA|Ge{yD7q3;6#6{=b0#FW~Qo(~uExrf33%e2X_s34 z(HGI?=?T1#*WbT_20o8j@_r(adq;-VeR{k;(}(Tu!hG1uK^{}$UhZAgwLeU~hvilC zzrExQrNz~`@ojy$J~8GQSd1JU&|>ni$w0FEzrEia8N#E%;eWnuu4jVHlI_D|r|R>4 zytsXOVB5FawP05F(2Y^%#OTL5b7VpCkK9ejPWiOD<20M2Pj}^!M!zpNeu!c} zh~^5OWmAuV!gmEFW%WQud5L}-4{kqDLfgf0sW)ZjrIEH7Y#T9kYQ$S~iZ+izYM`m8 z*ha((3?neX9MygFWGP9xuA>OjUXPiK7gkgg{p}jPu!9z-RYJ~{K+~TrO6i}*ShHM) ziHNZL3|>b{c`n@IBEo}hAH5Sw#U9|4i(?HMjw;7?qG{lOd_X(|yfnqS`6H=bG;)TOpt-|_tJ=6E zt`xu9Xf0nz188=(;p9$WRM96xH@7*Lf1wJ3s8feAam?s_J;3K?1Ow9fBR)=|v5BMg zHZO`#*)>m_Q*CO%JVF>&^xC!f0jDlc2iB(EV&(~B5%AH-&P2z_xvE~Fv5*QS;3DmP zUaZkT1a57>g+=E$gQ@_)qFm-k#Z8?od8i9UoMc`Qd35!PcVeqdBBq{cF?=H~A~j z68me7_Aly4MUiU9;?QA$>yW}FR0^FDQqPL;>(neh#XW4M1cA4d!<}3mq zx4#Nuyt-Z3Oqoikqf_cn6l_ULZ0GgCWd(}3((pWK)?vstm}k+SIR*%7nZ$w8U9lWF zZ$HC%#bpk|i=_2O8fjq&?F@dn@wEj6P{V`IJiDl^n&j83NL~fjk>j^rraIJJ8wt+n z*T-K_XV~Fg-z5Lh=Fi7|H={DTWD-|wxbc>fb+o$|;$i?k+#tnP>|rA{CFm+OUBxWX zI8#N?(~_A~A-06_J+rF3^i7=7OK*v~;7gpP@4a!9Z|yYIGH8q4mnxo%ia|UhQBor2 zcTv{!n5TrX+h8+dumr*GnHt~-Ja>=cab83-FKT(J)Yel#OC?j{;GdE+|L_w!FXCK9 zH0?XTl;5c1@+6;qB-gH(f5RH6-3ta1f6{St76Tq9=z>(|;?h=AiE?wsRJtXtbG|Gj zk&*jGD%rYjE5~;4({ZV{_~8sKnxjfqX?RF=r6y0rQJdOW`($%oyV#@EqS(C9%4V%# zoYxo)u))c3LOi#=YXjPnKS1i)*hNqLCQ84mcYZ zbj<(+I7Brg$M`%lJwMu@G_^KMTDq;(S&$=yK?r85Q%BQ1y)UGq`&8gp57r_>HL|$e zRxTav>122ZW5vtbk(1?*E|sxYf)lH`98S%vD#kq?tM+p>9W7`c6rLTH4llnNQC5tJ z77#zWXoJcdtCgCa@_kX^tfb%GRT0i(i81cAA%P}4Htv<|$P(XPBz?hU3{N2VTQrLM zFv``MtEM?<#zN85TjIA7#u(eWZxC;+``qHB1Xak1Unv1-T=#0$+ft~(Q4rw=*Sdgs z*TzY&3!2B%hBsFg(4rRayIbCGF#=@+?D)mhAA5LOAz*Ax_vy$`DIzgzj{Zv_l9^dJ z<77+oFK{-3kr8oDuy_aznS6&c-7_~ zgN*A9LKZ`nbVrnHr78-97u)D`)x@T^IpC&*;OoD7>hr0ccFlR6rpgL!wwqQ3M2xVm z%yK6brU`uBJ%hGX$>b&1?SLvjnqZyl#g6fj&oa+J8gQVQvDo;??fbu+o3X)?y^Nx$ z42qrUejB>?ATS@h`!usGBCNg+D%$V%fC@a-8WQ+>3S4!^zXH)CP6v7Y@t^O?6j_0S zvbOnE*sby)GgUSCLrq_}6+~H8b{Z&cnhw{HyzWf&bN73SbT~xG^gy33CeP*S}y33ngzY7ky z(<|Xl+VfAs{I3MnMoqY^Bz)Y~g6p(oxJOT^A&?5AC&*oh>PO!J|K{xfU0LQwbg2%vSD4%iWnG5ngX)Og;wt)Mt|{bzF|}8 z)6}}8nc}m#g;Don89I1>qIK8^8?@WdX7={gH?==|JLJ5;Yyh|Hfi~@lgHkb47xdq6 z(;u=Pa16fveKsKjPwI@GAuS=9-T$rDp;>ewhZnBf$oRx!W`L#jI&P8diqwYIoxrg_ zgTkU9KzMS`U=6mTW;}z}&p)@_GEG~J)=o3#hH0Zp)FLBduZblJl2bM8`F4gLlH^g` z2syVbrA(;yQH#-BOje?*rv+-dslIz#uy3}2!Gt704REtpN#PE>3*{9 zW))X}j4E@H>V`5iqlP;XHqy_-udI4lAvQ$(H)Uk?yPJ%UEF{)#x?8ESF$FUh#rWT) zr-cwmZ46P9tnAo)!|<-~5u)*{>Z!fJ2{aKbDIXCl?HE1kUa5GB!j>yBUyNEl z_xz34t7Kko;Fs<^*SfzhQ&#JGvrzg$TRNV?Ejog7iCh&HW5!;_x_si$`-jL}~?Y{6e(XmIWo$)kd6DE2q2nH3U90Zd)%cEET)vMNk+# zheA5dol1fa1A>IGN_MeP9s2wZ{>b+^RNuL8EYlj0OD|T8iQp0#-*NcpZ0v98GTr%Q z8qP*yc{mCs7D5^oU5_wI#-eJy-@R8IUINU9V;tl} zD7SuvwBiy)8{m9|Rg3ada|Vt5JG|EzDu;Q2Rbg@!Xai8O#blk&#s9>xgP(#_{L zEB?VF3%+v2XVd)-kdK0R?FB@0*OS5Po$iV2N98}yLvqlv@@ipvo$V3<-nYl2Dlf;! zA$h=M%XRz7i#|*5zg_=49H@(YZqGRXp+{X!&in5u>c3BjW@O>y{11xC#Pm;z`Og&f zKMYSKZ4J#$>D4VwzC23USeXduB}^^NEnEngzRsi>;As`~7 zprWF}z@uZJpfF0my5FjD|Fd`5L zBG6Yx01g1~m1Fde?H{gS|FVI70|fyG27>rHiu#{l|JS2H{~kbw0D|ykBleMOjoyQA zC_TM3sfu`^^aufze6k=Ms_$u$u;ukw^_7aGAOQAn7ye&=2-o`g(r?HqhUyB<_MHE( z&Ht|kz`lzwN^xzub-WVyzmn$Xa2^p8&{@1DK$pvTZl5JQB{m4&i;CW8d4pS@; z`$Pjy^u-I3ki$ywJn%wkV|ihMj8r2Q(28LV#*>nG4YaYm2#?r>2V^wQgv_ZB> zTN2U0@CEqAqF|6PMaUW=MB9xrV4(sl-h_ks~Q-)TF3Q*%zLKQ7yYR>j<2 zkG$LkO=Cr-#D^vkUwOk^w%cN$$Z7!nVmxW`Zoo-zFrtc00En(2qZ}w-6hI-fpIEyK z>=H<_QXwMWh9ozWAz{Kfc(x*_X|{qwQ0B2+{I~-WR;7UUUJWtT06-(NTk=tCjlLU1 zF)KTcwmd7riWl-CcT~41^`>-7hIv&4$=d-L8R`!jOMPub?I#g3by_Y@YU+b0uj-f_ zxFkQGqkDE1MwCju41g&ukQ-6}keXNkU^>4805ApR0LcAd0Mj`LoQM;JU4GUPZlJ1* z`TRFLV`92|0DzdE(whW$PVrRkxIsWl$M#%CYS%CPf&EmHZ{b05#mG{o*XMnV~>dF^$_sQVLxh8c| zBVhZStddJ!qUlNo`vp8uNxOc}7Cx1cbM%W2H%s_%a@1v0WZwoC(wg}48}%*D6g-;} zNyhaDWqD`EW7O^0`|`ExQ;-|VXqxuLE|`g@S=+TQ7FyD4gpb1V)UlNgulWQ%0gz=Ebd7F7aChPV+jj!znQ&8p&23bd=2n8x(6h8V@1SZ$GNvvSz)=H{i++AmoGQTLgA7 z_>G=Yg7p_pc~hiNe9&llv2!Wz`eck3?xM$|`nq*iJXy$#?uVP-YVLlCbLN|dzm(p8 z0tC?9@39p>0d~5o+~HXUlZ~9b9QU@Op8&f0k_D3ZhoI@!-0!Wf2_jj2x#)S!-IJF~ z(9(Wy=2CWx74qs@^b~;-H9S|07iGzIyyP^r^JUlO0oFUZnx~NEZi%QuTC3NbFRv(+|~<`bs1ZmP5uUCGS_{SiKxVQ~HVWYg`|N%`K)Z-Q}G7J;V(wpB(+zpGqX^iafiUYQ%EYe<=gzH%dUX&oBed zaEB?XTc1AqN_ivN@go1~bsQ!49td1x2pZ*@w1V6M$*LCoP!`1Tz+(|*nETp*Aon)s zy;5m-?tvV_Re7LySALMY5E5*50JjJgeIyWPwH;O57_iiZAF{80Ab;8bW66!&r40nb zYM`775ZOw*>F5uY*#1QSb`j2s0b*RCGI0x%lPd(`S0@bF!SP>yM7mi4%<-DDb-|(y z;fDPWkW}-7JvWA1&_QfuCaqmSB)v4imb&9|juoKSKmz}lB>m67e90^IS3nO4000u}>eHWE?=27!N1=m7(kST5`)w15(emnmn-2n8xG zA~_ztduGx#42IzV<5UN7U0z0>b!NTeCfw*Cf5Dd4oZiwII$o+QB*!rev@q$q#2tQP z44XmRxpswC6xc{!_(9~3*yumiHm#OFM;EuzH$Qr+IE$BfR8!p>(u=NRMSs5j^MVEc zp;AV1ltN5%u*Z=9?5B?GvCv?RflA;fK;GPjWBrENk~(Rp=Fuy(Y*q%^TXIT~od6os zZ5K<2%xUfswhy+xKe$#4q$+F{q0s?lNCEw91nu$I$G}KUXJZEge_^tvrl7DT%XbJ~ zAu2Fq6GzgqZka2?>f5ZR&oX*OVdsH8e(AA~>Ke7@kB-Tew_**l-M2nN*HOMQTa9@a za?je_bBw5F6uLW&_xxLa`V5JB+3wYBzwUdMbk_nio^r^-Hs(xX#KNt@f^}2e=$*nl zZMX&rKC25gV9!sNy z$9-3;O6fkeXdOd0(FDdxEBh`~k*8`uVERK#F~G2WU(Xz8CN#>XbHydGkXR8Onb-8R z@TXc;+R!JUo=!Kac!y(?x?DKCCr900#w)@lzEVe)AO0WLv?*8UuBDy4*I+SBb)2?^ zsAmK_tZ5K5jIE*1B4B6~qUHB#qfceK(qRlI>W4ay`|{FGt44}6UJxn@uzAJgySF`v zX>7>ZK5`!Ac|BR~XuuEux)Fl1bsJ4Lv;;>`Wsbaz(Yw7;UQw||Nkv5SvWsP4V5o_c zC%1hKRknN4 zl#c+M#w-+@+-E!ezDu@;*rLwNFwr(vsn%$_pb^<8=ZIgB{nT}8Fs;k1H@q8_!&dmK z&c1U<%vh*n@iW=d88aL->rNkMGhAddzm1w~zyD@smCB_m>jDw(Ti@TPUzctt)Y)vo z#>N^(vyNp5lW#vlLgH$1P1CNVtmzdBH;~8iSvWP_~>ZU9Y~we@w9@jT&9ghTNvf1qfcU#eq8lj)(RpUasboow?SfR z^8>9EeG+JN8hEfiow8J$(i$;j7aIv35td0q!6=G(U3lstVb*Y2mu+JFQUFL6rx?aE z$f$j=+S;-`#@PNlhaplsdLP0F2hIbv5AV{-l3@!r1&>jZU^jOQ$Mdj6)R7;ThZK*S zX!wZEahN=A8TOnT!lh>=GE;LCl2#Z7Jhh(rF*jsAEw@#Iw7$AJPINm>QYl#qTd0tm z+2GTR>M)f}84c)4Cid8rRmz7j5i%3KZgU9wq*m^fphtRomr3*h@%sch zO$SKD90#iLDPh>v^T?{xq`pJwJ6^Y-T{$Y6{eodIfKaKPP_eyXQq z{m=!a8H=it%)B}@)=yBn@hr?3)xp|=S`Q0m$qo816XTsl>2B6r=Vkg&fRjj6E@muf z5?Ktx>-AU6D0G-pOpaDM(GtUk9`mrsHBT2`$%{v101%wZZ7NYrP08i1X?dOEZO1L^ zviiiCu4^G-0Aj9PlX-dHUg}f!VA*m|!d9V>oJ58uVy%{_at^h2Nm*n2-nOWq*M%h^ z>?h!~;00g~`~`HAU~1@=l+M<#mmethkk?Ilnmn_#Uc}^b(B&7+8h6$|@aY zOLpl&>vA&fC0!zz6owBC11q}P^lZW(Sj$h&h9YtxiU~fNk*aYU-@eU&_RsjIv@O`= zA&k(BVLM2|c%37gDWv?mm!n9JEL<034~s^){wR|K{V>~$4gl#8XAxE*Vqd&!dUs}7UxS0(k+(}+M6{q~}c=XY4nua0lz*A#h#vA_W} ztw5qr4WO3e{I2ne;*a~xS%SD}Ik&JAxoFat@!6~*B*zow{i%EHk^PDG-@sws2Id?go=z}0!wA!maZDPxl?j?vGAa;bSx1;A z=u*{XR|emP9BPtY4?$FKr|Zauga{oGlAe=({Yj((P}l6k3Lu5j5vIzzRPd|)XCVSq|ZDL?sjTC-Z2DcXu2Qn z8}HB3at9A=csW11r%)7q+*9q#Daw|F(@aOTO;f|)U2|+I8V>}{Od@G)j^AYXnI+&H zUSEig!xY`{T}!u`=65?{%sx_A45i}ZK1@ajS_rSFOI5~?yaIk zJ4A&WC%G|uL=RhWjpBW}=$Li~oPA5>{g}l6i{xTTv6z=5v{t@g20N>D0EZ+isXon3 zHInarDJpv`+vKRdn|&-kjwT_B1^FeiH2Dx#`h!B5S~Yr%>68e86K|=*Rg=V1^Wf8^|I3zE=6M z`OEN<{LoQy&DIm23To)RVG?~Rssxx-he%jlW-5D_=>2-tm!Kk-tx=>;|H7=^XoisD z2|R@8E@kK<9VK=enhLWrxDmSEYug1wFHW@^#^K)by=-U%rei^k`FOSV(jz~?`q2wch9krBrQ2xtAwF|mJZ8I!ZrW3(itE>fH+CN*$y9L&VL#n!CD~TS$PA=! z(*P+tegnxk_n=)w7MxjpGxa=OBzItk*j5LrEilYeQwwaENI`JfZ8FF2p&pvZILhT~ z{tBD?vVO>t0x7LqMTF~WlhMr#$A0y+AsZg_bQ3%Y5>G=H0(+av@iTbZ9IuNzfWI3)qBz?i9o>R}?8^W|T9P=|FcR;=rf(oCIb z+5DBGihfsx{{bm;RLYQ!@rYA?X||VICZ1ff@&Z$)r{Dp zejOk74p?fh7(E$TebMxb(s?xD_=CvYl*V2u&N$5Kfj`isrQXvcrQ+CM&&uRSGeR{s zomelwksA2Iy2rYVOnX5Ufw`uuoF@Ve{7MDu?@~=yS~w?_IoU0AS_{sh3jmwjHKSC6 zZ7)3Lo2<%wF+jpI@EAC+7wydm?ybk9bxEt|wAFe0t+}8p^(=`1TPfyIX{M7$yEuN| zrRwhrsWf;A+wy^KU|Tn;iDjrb-y@WokK|3o?{HP>l;lW=e<%a9_WoVRTKPmRFE{yk z;kwru@uHO}*2B_F+KuDGL4Mimmscnak*7^(f1*N++x^=vJ^k~p+gsb0Dr-iv#ClRO zHj7JZ<&H)W<(r5v%3tj)p=Qw9VdF{DCev=7;r-Ca)U|R&BhPYnm;Qu&Y3ZrVHB+5 zyfbQay<+{E#wsCHe-yQ+M>qp#Ih}IKy9)K88Iby?)j7QZ2HalY27Ux%VU`hN?ua>g zUQDgm;=jlzli>WfNaUi?yW#s>hJ0u;(25Z!MS<)_>FuE6E_QQXb(6`E?}Pg_8ej6P zldMR9q-*`dwWobmiasfkYl1ExTJeMmYsC<5a8BjhQ~8B7Hac$>5b0_tbFy8fIc44) zj&8|6#-`DDb5vZ5(^P1qU;2MIc8n(JQVEKt_QBDm#5I92GH26?$?zk%%k#Sy21|@V zSQJ5{vxqu2A4iv(pmn{Ay4BH?%t4KTE5W&yBI#)d8f1GfnO6v&RRC{O3Ng8;Tiqxc zvT>nwwDed132)Icn-5b&y_j@H;Is~CX?<{?rI}uAPVZddN?@1&boQ$;y9yRhxUe!U z!?vK~w;s&kRePI_q`U3Ny0hX=BgbgEA*{@I;(Q6+PHW0C0b9;|#u~w*y=EBFeWuKm zE4^<>l@;Jc23oMiSa2(8ySnVL#~RpW18peK^x>wv{hW`ybz!N^T>&XJU4s~}u2J<=&GuGpzNGh3L`-7AQc=0HW}>S1Bf%tW zu*Uo*wOvkb_9sAZ&7r)ch0Ab=Ge?|@T^1suO<)e)a!lq|!=IN}Ty1OO-`~1yYOK%e zOVCUUdV}nHIPnHuFwgad;Iv|x&%+mf$g$ekem6C7DX!8yV3MlyE5-z>kHW$>wOwjj z%DdRA^(?3A}S$!!k}$3t_nki&A0KjN*%>t?35tgTRJ(f4D69kLb}w)3uB}| zs$Aydg*tKo%3{*|ze;-`ty-Pn z*>n!P3>loSx<2|)HL$ouQ9j%sY>Xm)sO!l=Yr#)lM7^&e@s{kF#bs zTixcAzo_617gb_dAF~Gf=m^!E$w?|oI!dmys&ZeXIbupW|FZsZNn6kBSO%-YG-0!@Bp}=QLKIUH)GcLG!7|7I7KeDsHbRVE#ON~KH^6FMeBfsJCb(-Hav@Qa(KC=F0a8i5m*5WE*54wWeq zUkH;|mbqh!RLcEy0msc#F1$h#WQ}e>om?+!9kxA)OufEbzWx0@eYEO|F7g^Y4zq6v zw@4v*aR4Pj*gTObGZ>T3{mF}4YGIkIcu<6CsS~)595dP-Bi1bJHJa49B8 z?=9voj`tJrLrN_pd^!?^DwSljAI>8nRXXBFp^a}oB=OWbM&++TZ^Zl9xVr?AUe1Xs_))h$o^Sr^5X6}znao(*B-*hW(Gc+vZ35`)8=Ef24kqKB z!5S@X#P9J1%i_*dfYy4PZjDQZD_vQb1aHRyn2aXpW7&YWh7CwbISQ!52}yp!*{h-Y zzO=nD%lR3&9Ceqp%WSFKfm@tj0;7yBwooY%?Ta>d3&hmX!C~mEO_b&b$~RVBlT`2R zMvoId&JOJljY^aUCcG6^RZJ@5GSeojmWagF`agTFXl650Qs7CCf~{1q!;q9(8ct2H zYms{5L%5k#7V=hyu@%7eVmwTRp$EkMz7FJ3UtvnlqAVATaa6D!%nnGriH;jiwX(puo>2Nfb{;P{I0p5bU{cO16LEV!3HQ0k8ZQEQP!m zBsiBG@6|iL4)KlCx>rW=-1H;g>&L7zypjJ%wydolhHoy9wPAyN0({&(&%T!hrn1Fm z^f#i>aKg4uG74a%E``<-Xl%tdi4~nPl31*hyf4GVEQH{WEgP9xj7p*f=#lU24(c%F zl@Bg0)n+60&l>5QN;Tf$;jJw#Y;dBj{|wojK2C$FC$n3ra9Wu1?zF$s9}s^wf;%hv zU8Jt{73h1Ay2Fuym8@=|Tr?&(V<628?0$+4VMUqM?1Cq;$Rs!o8X~yQ#tn}n-#<^0 z9#UrK5Cw<7c{@0=(V#3#?OQ0;7XGWPQWL;g+zqk4IK2Sy4d}H>WUkUG|xw9zX0X;&mr(BZn6IJulSyX}`6!i#0!DmHLYhMC5VbMOg!_sm|@OK>|_Wfs*HsOyGWJ9q1OA8(~PP7x1v zJke3>HHvRUmcsH}7cd8N7Q@<1@Q5I%ZjvSe(Ih z{a&3VCEk*Lb2YUcnPZE0F;tNF{OoA z6RW4^5!7k%UcR#0xBhh07K>_9V7IIb9qHOuwRLOX`U&8}antEp%xgA|E)<)EdU zBKEx;v%}N7G^=DVG40g|=*&&Keet5I(op`R85Fk35d37`NM`xMlkdbAJ`?bU4VR(XDQpK#bXmYb2CvbOzTtFL`wk<#XRjQ_muP6)==Vbb@7sf*Jn|M-G6{GR<3s!+uB>_Fw=mnxS18BmY zf48Sm`qCULVp&X~E>2nS(MdY~AR{Z!Bhm^@eubq_kP)XtK!7w#A~eW_Y}D5KwOTJp z^zw{S>_`oRYy?RgDbB>O43*WFDeCMuKd_CR`&*7ck}Ikv7(!KJL)6ANc%zTVFeQ8L zbJmw5)sNG`$tG!822AHcv4hf|`=Ftcl$ih_NzDC*li5GLgf@3P36titW9~K~>`(al zBRWwu4ZPAKhXpvK*bGDmwRplLDaZ^BsmeW_w)GE^n!8ju?UP1?Oh@STzwKL%4i&pv?{x2) zmK0>I-1l0$-VeLx+!a8<6cQlQDO<;xy&mClxUXj7icV1tuOh+o-?d_;n5Cvj0C<^A zUE74ii&qjM3wtGvi1yz`|6nkVDJmo~pEvJ?y4myAJPgNFklamNO;PUiGV<4D`fAGb zb~KsvZR-V1p~4mKxG!5jPFB4yd^ax77HXT4cTDh0d(vOnP-?zkD!z*;G&GlG!H2zf zYNafdsyOTFG>IV^SM|A^biWyacCU<6Mk(qJ47f*1-B{)RcGIuCL(0Tx<{END%*f1+P8Ilx?FQE?xas3RB@Lqr?!!i_V*UgtefrINFpS z;^d)Uk5UOM@-hn|1W00HW{L|(8(|n_ zS!|Kn2?hflGm>0mKR=Gz5~k@3%`DaJ_BMsmU3x(^bR`-w#K+PsS*PK~mSN+mw_kzA zS5&RjFR?fx&Uwss=NfyX*48S zJNs~0iR_7_riSG;qmajI7d^LIxth965bINp_4j-p^*;d^ z#?J@uWS;Rbm5KF);#2-H@5qoxIZ9FyCRRQ}#2|#kb1AL8L=_!#SS$t}nvqE_MN8FD zq^r5l`%p4Icq{2qn`H&Z@$2ZNPqCClsfnbespgu4PbdxT)%Gssf;ki458 zZX-Me`fC%#6@P;4yl*@Qk%}LCn$%SA zncPIZRgtYV%p9kbvljl&u&Hs3v`1~5{jbz*DV!NVv;atm{l`&0br zraGNTCi*)hYHag7m#0%czJ2P*l-E(R@Y#ZOBm3%iP3d8t0~Pq(!uq;dGt#87M`O&pb{qd`oCt%( z3{Mj^6OGVYjlX+Kgqeof47P~{({1S4BSuPbS$V9+I!eF5+~~Uc=+@gCL;naXhpO8Q z1Hb{BKQ3U{x`>5HF_SDs0Li=U?JBOR`lE>bi4ji!L6>}PYO~Yy#e9Tn@YzUSQ?ccV znd)QFzbKNUuqd&>%%>!|?5DG#8}`j>O(e=fM)17EXbuY6G>qGB>Y6>a!K9LkBUx;K z9?vHr42do~UK+m*rM3NR%0^s)Acs!2SdaO8?@gr#VC$#g?GsGbs~eQnu{n15~i_r^y>;k zA9DsN$tOs*xMA7(JrJj1 zt21gVluAS^l8B;Fo9mO{5jZ!=BPKB{x__WkWtY5n_Seo1j=~KVQ#H-hOf>p;Y3p8o z#DLKXFLR~MD=<^^)Y{oT4#Q(fa?AQ85bU#^%%ybS@|vh5vV=!(*c&GHUvJ)R4uR$7 zN*Q~bCfB^bk?eKNZCFj%>5cv$#?CUVt!P`ITea}7n$o_HjJI|B3<{E2d%<;Y77%mAZ7j}Q%@Oq6g_%z|*5ghtQ z)lrwF`CTcr|p7UMyv#Ce`dvgbI)JJ>q5`DLLc2^D~ z%)u3`mG*MA;lm_?Htl8I3u z?HMtBQ(8M9^Lg-ylV|{s+xv(4Q08ZdY$(u4Djg_OJ)t~coW?Mg!)VA7Vf}MKxP~!{F{`gqDtfOP3cU?XPUhA# zNF5vp6*;fj{Vx6sCr^9{a1yweAaio?QVEUFqgeYQ^Ca67HfNmOAj*xOtZN%vX9`XE z8p~_)ffBBgi!4fi#?V9{l#}r3Y!*jM8d(P4Gt9>Daih=|Ft1(#h{ESL=g}|f1M_za zg#q>v^LcN4YGW|bk$t{(b(=O|MwncyH=y!-fUDZV=?cXwbXrd@Xn$w{>%oR?d!Z@O zbYHt!(gI_&bl5sx)eWCmA0K9*R2fJpvOEbo)KsT^&7zjCE>m$(%qTMS-EPj0(4+GZ z-TOsI-U4RtcciXLA+cIc*uX-~8_ET4iMm~X;V!f03}aAu9slgPyfDUl^mfI$pIL>H zKNgA`X~Uz+aPs!9$P=H3&V{_l;~mfwIV9BKEcs4*5bo z3e=E?xU)`7FDv7C*Jd4JW*uKBz(E0QrZRg-;pSS|{hs zU|sDG^am7ifFX!c$DJ9ThtOX*U6c6eWIFd~BCKo~$Ri4BRpJYw)i1T)rH<uIdzHdhV5UYR=f8tfyOkc^8&Vhv{qr(Qh*f z%vVHq^^JbfghhN7P(h0f6Hu=PNwncK)27$ujVkyQ)2~Z5H4tZDH9wti$mL~=C7X4j z<*Xr$`OU(tA>x)llf;tEfqTk>N6qJ*j~me2SQ-8@6cdi^xJn+AqH?3+SDt~jvL5DE zCt-6sy8K|;p#qh_YWtPdGs#@$+ewZL+F z%nw)B?_3F9PqNMe*{)4*&Gv0+HaFnd3zv~p1{g(_Or7#26KOH`$EPgo3VGMsqHD?Vq9 zc5k(psp7zsleBur&q5`+9OCEQB}Qhi$Qx#HwryI2-Ph#}fjZ!K4P+^j=3Wu-?Qi)c z41VztwCeXA$2QvwvT;jt=Nzq4Y}b8-92m0u$8_A3zAqu)%E@(B5+w#r&w3*c$b(zz zfsQQ$CFP-5%`?)UbC`yn>MB5G0K=%|zP;BGp#(krAsh{7H3%H1&x9XHlc*w}|158# z(`S}KbYhapWFZDe4S^=SX)$_SVh;Wwiim=tJ-TMQ)GOR<6*+HQ{em&GtxZl7oYl}5 zL6Uno*;I;BVTWXO6sGguQ6waG)*9+)Y()Qiw2?B)Y)kU+Kn&z06P$756N+s}8)>n% z=U+Hi3CYCRge=z-pOnvA8=GfPt3#GIdD!-}y6_o(^lVsuhGY>H)_Incbg{us_M%7r z(mAnLYAU00G-cmcVh8#%1}>d9_B#0#oab*tC*$$G!8E_W0z1_<9SE+V_Mk-7IXp9s z9}=lTWr~9{yN$OjZ}PGB;% ze9x2BY;p+XiiN#Ae;7`Sz1QGiLz8a;##mZa7)UN4+Hb|?Gyst-Q`aquV@8&5Qk zrdJ>fXM)k^AWQ{hVG1!qbNSHSN3<3a5RhI`l*423+fmKejT8}xj%JPud77?zl)Y@g z!pdNO(Aj{UI$$O|GI4^!Y-9#^XADYvQF~`nt^S&Y0**$C=90-XGBX@bpca;|+qG6x zmQDUmi=iIv=Ss@vl>*{befx}h8e$-5q`PTucLxOGdg3nA#HJ|{l~^mAzn18{WX-Tw z;xoydn;E-68!Z+c{opPJbrjz4UxMI{$RY9+IvWSe0r}2oa0K73#(*eBWi(VUZ;Go5 z!_7zYju+v0{=&_lFQdg4Ix14Y+t3bcf;$%TT4GS~lO6_HtFqUszRFG6px*Y_YKF zCx?jrD37=6noI%l1gQ?$%JuGd9Nz})hkT>_*>OP_M*o-*cW1&traDSl-{qP@+ZA=O zyzUoaOrE#SW-(J7*Uj0*-0^;ZPyO(%aXJfboLNisXg@!bk6MqS7X6?BX(r^m!*gC_ zyh2jbfDpw^hztA$cY?+cOE3rg5K> zlR?Xs@n5)=K8c$Cs<;daGtED`3s?M`zBc7~f}%IirojO%Rc;mtL$3wiN&!?*Ropwa z2-YF>+_7GDmRR1Us%AtdX&2@nyOR2SBisIA1tLX_DIYx*m6b^KV!1z1aOQm;#%F8# zv1t4S&CJ+QD*Sn;VPwf9O0K~b0SSW+@XcRO0cg70ZNwjyBuD2XQ~Qu3+Xo8MuC`;3 z%3P`LLk7tc;p#JA6(V)mRB#iE{(3fk+&XUtqYR(Fg&wf5Qhdp`joGn9-;p}SCePtC z1=~hq$0X=NXU^VUmzM8%5v*J*f0Vi_CBP!FNVaaOB;KV}Oo^8I}pDxK9(+9rb$ zSGCaZ&5olt>|78G1G>PsVFdx=2@j9KlD0V$q;}_5Al4x_$nLE4()f=f=KB7g>5x8j zk#rN$H}5_sb5Zpf?>a8qu)_8#5TFm;hMx+W(lv*&&HG=3Umm`G;K^u+RZ(Qe|Si} zD!f4tiy3xO;!suVA>v`IKnWQoEOepc-Qu?D2C&b(nL(2uao4ydw%CM}OUQcegGlkIrH&C0yg}(%cS(9pdns4h^J5ReB6GP`$6N9m01f?YPpm>CF z|4hHkbGZubtK=-%odl{1KZH5r)RUP>Aaf&jK#5=N8$H~efPBH#%4 zQK((;tLuQecc|r7DwHtNUb^=DybkEYf+M@F0|(P!?-_OSWAa<9I=zt6d3q!F5j+fD zVW#k%SlH;^uK&6wk1g91DGF~=LbfH~-g>qd`FwtT#jwV~?Yw();da)^Cn6yn)j$7n z3ijE<{Mz8eCVC;|R#*i_H}bLU#}47?twTmqyJNhDdY3tT1si`2R`Pv&WWec@l25Pn?cy6lr8tf4`Dsh5ZORC_?JyZJedVEFYBGXR+XX3zva~48I(Dtgea`VbU978SnaCWL z{v2o7Po)!|942X+;n-g0tw{&g6ktD0`&^!LVuVlb_7w*`e0X|X7*QUE*=7$9bmHRqGo@(b+D00j z9Y^I3lTd(YxfeOA7?D(YEHrDf(S5&V-y}41USVb|xu4^(>Pu+eP5#Z5fdsS+%ZuD_%X7R7#fs1};O0y;g zkjHigvp)=e^XxEuvjk3gRvKBFhmCegYt<_!lt$-}7*9)3)`>EB#lh`yVGpt?px(HZ z!T}OS^q(Gf@+h$qDPt2${u#arWs}7S6 zBq&;}n*1}(@>jcZ;qJ?$w+@p;@kqj*mZt3Y64x3%u^X!dM0x5>xiUoZQESdMB%j|4 za*;3GnWSje?KAKu4O1y-KD{dyV6Gd$P5)tR7E?+L@&TAO{2|Vpq2(Z!imLw{f7=A5 z-!*NKN0QM6f5uB|Aog`4WN|MT{S>ETV-_pjAHj6&%=g`-8c=$Al32sKtCFVe{EngR zr7ybA@(^6gIy7#P!tAg5B<$(K`@kpJs3kw|s6JLkTsQJQ78b)4b#uQ3LG>~T$$jlr zYSLCYy>i(*NVJNMN5FFbK>HVNtp*lEI9*wnZN0UP?KJX(|zy2cQC(pWode$!Zh?4OM9S`uMl?~I5S1O0e@<3`S#Q33k+UWiF7 zNx5iz@!QzNa}c~WX|x-`H}cTI#3?Ad;kP-A@Od%`?SE+0x30TRj8*Ka)+=hP2-&MO zzy7h}lFcYvfw#FLpE55KNyjhy__MO4PX>?1-^448eyG5di3=)r>(nF+@74{c$dddm zomY!v?O6l|hMyup%Ml5PD;56|SXzsFvX5w`^rV`Le9@!p?U}1KCjQMK)RQ(ZWM$cM z>Wx!PVfwwZHF#@u=1w;>kd60gvjQ}q=OrTA_ruEX(^!ZinQ4lnCoTo z7e)~(2OsGQ{fG(jNqr`Ed2vZJpG&m!?HvHO9Wd4FvCiFlxp$AkK0PZzST!LbjQiv` z`+iEkcTm1v{OkEkh}5%F*G(N@9x&A;`mLh@EGQl+g_1Zm4Djn^Hww8$vE<-aKsqf} z26qW+duqN;ei}QBI0tBt8)WVWeP*w|Zae3IG^T z^mEHxrcp$-*#Sj#7EGj0U=q1RvYdtE&!#p*ROMR9hUP)#AeOsL3vbVKHyD{ns*huO z9k30TcTW#yU+~}d%ESH;-Tj4H-t693l^rAh2wNfm>LE=b>%SEU*9F2Z3FHQxT23)? zm==WqJ8chf-#+`5OqWhefF9zdsaPWW*pi!GxG}+a-J~2X2+#`>Ci%*AcU{#lU{$ed zgH73;L|gn2L<=?;YNRODjgvKVAN|DRV*Z*OgwhKIPpNYVid8n41&0b! zf2Uo%K06E!(`q2#xGAZb^D{t>H6*G4$R!~uul$8uiXmD7EoZrsP}4uUk6sTLT7LAE z4UTs|8y%g*F4}+WiB|unC-?<%7Uhf2$vSRHbw+~~pRkJzJOYlJHAjqN-yTueoiz=a zHkqQp0rK*$_y4oqSkA}Dg32KP3JO~El2USOyT3PyGA@~svZLVqdi$+-OsBm^rR^|! zyz(^mGY1v7$^2*W*;xJP%7vGqUeQq&k0yxlQ5VjeKB7DoF4GyU!HaiVv1Reg)*yI8 ziY*qvbOw|>Ol`+WPEIbL!!&LQh6o!`D-p86*4+h^1==A8ENL%k>v&z*YnKUsnv*<3 z@(7epi~x=vH9tGiFT9txArgB?B7I01S)GjjH_E@@N?q4|$*b4!)4cg3cQ$|XUTWUU z-Y=pCU|jhGHN5p_3neuYDyaFK#_Ry7@~R{XzS)XmOpyENPmDR_Pkg#dy|5n?#4$!6a#ohb!B8Z40j)3E}@qD^Dcv?Zjbc{ zcVW?dveKpd+n(jZlG*_@?542UwEOL!;0(3updFaM{gPj6jf?b!EH$ZnNig5jotItn z;;@uaNA5kN|GbP%%JU~bQnzlZ!0ck}ISI5zlC06G%w13nFfVZO!TP{zx7}%kfV3T~21|WOrYax5i357sjncY2 z|Ai~b&*%LDkafmx`o^=|Q&qQO!nN@>Id%X~xL;m)U^?furqoGE#x{r6})Rm=gjGqmtt5rJB4HU&f-L&RxD;8F^IMYnZT=TOEJ_V*lTi$t4kNWci z9n|Fezc=D50lq&-`4|6Zs9^i%(q7YH%B-~SHHZ}}N)SsiG4X>$Fdm_(LSZD57q2i* zUigAH+ww-wX>Ncno6CSX=f;K~p}Q+u$B6(fY|5p9wH6t#OMYRam@bdDxOP0rblfLJ z!nWlCB#AGff9fWI_`hC9JOBT$qwsxK71|-q1;jm@x6M$y@C|=?X8f|UEl*bN?@YM# zyCwSpO;{QWpMjw#u%U}VYCodw^)UGHJeLK1%3kGzuyZ2m!j>ks@_^>mrl0dE_0e}}%yJ?mEw zqyl@vTZzF@7?KDK4AQ`~;t@mfBrC=BS!nHI1cE$G<@nPs4{Xf0C+})P8PquBxFY-g zgyH{W8{Dg?RJ!nvU@lc6-KhL7m>REOj@VGy?{j4H^Zf5Pz-QU={6wVTWK0H!a3OgS zLM0&Thaa+G;aHPdr~dqEOPP(VX$@FE>oni~g)54%x&{YGgAB0Dac4MOl#~)kLnR_< zNTyYSeXWXT_3J=YPPngKMfkR|7BjjZzT3Cy__zC_e1)k?zs#xB);;L^py9CNsk~J# z=r*Ct$UHBQd>4{hCRENsZ}Ixf1aHorM8#5Vz+d;*^Iwhvi*YR63HCd|XWjPH%f?A< zL|PLY$=HuD`O?lYRpt@F6d{5KYwg$Sb2$NfEG@j!dxNw#n)7}qNSaj~E=S&nHbm^* zk~rKz_qcWKe9Hy`Cqste%T3$`*@!aO9OmwKrl#1EaKU$fSlBf<*fgP}O~vmSPDTpw z$2C-xop)5|k!kMG87=-R>F_7fW}@+;*^4#^B~nQU`Sf&vua4{6HO`uI{a-lGtq+7b zs&aI91`Az#m;H4Xo(*OC=NYW`G5nOg>SLAVpAF3u9Ef^8-K% z{ZF<6Lw$8G3ZI!DG$8Y=vTvoD?``hi_$dy0Nuu(NRf&Ur$@z0|6!cZxSDfC(XK6Rt z%Qh)Y*z3FB%A3oWc!=_A)A0Ynf=$Ra{5}GQBN5DCe2Vj6BE4MgT?(8`rw!CSvWJ3+ zlqLZUV@-0{I2Midpd81lSjOYYQ-@~3iH3*BjovyxFQX4;b%WSUlgkwn$zNfN#t^( z&KWG3O1G9AdU^C?rVW$-@3n72y&&EYJ1}0aZUuY0u1%84{JLkd5F3ONnBk}0m)K$x7;2k-H4pH8m^6zsKTg0z^MUn*n$wXm71 z806O$ztQJ^NBgwqv9}rG$`cpTLrj5DoiPr|?pJXU;>GXSkWH7)>y6K#OIud2_CnPZ!6R|+zX6!k%Ed`dR>J`P1k?NJ*($DVAJYrfD7^6h zJM9+p0OU=mzA<^uaPOn|Hd4Kw)&Q8asQq|kFQ_d`xNq*DFWE>iZPjh==;=9;hUIPEjW^gZwc43>me{lPC%bey`kvT_$*Ai%*&x;BKgRXkumAdTo(_I=k)br1jEK9ip}CGL+EL* z#^c?_zi=nNE_!6mbkln93g(bg#K^yw_XVm%!n zfyx&C=9Ruaz?7;=5y%A!98eL3foTdq@q0WNe+yzQQZ6wcA9ig*etH*51>qL24n%3o zp`p_G=*rntJ9qu*kK$+UkM~JoaaUqw#iJ5zJJGg}_m~~%UHv9HNSxL*hQI`ijj@nF z0x$1ARFF$#1v0ufoBv_P&-eVTR?Et)FG7d`i74)rU`n#(iTAj;-~29B1hQ2X?>KU# z3{+32+Bt9Px!Wq{_zqGjZ+G5(l%NbbentqBwt#3US*i5UpALqW+rTDEGQKnEx%St8 zw4GD#l%bmJN<*Id`h-R$>uqpW3kT-8$Zj?$UO(}~R$`S>ROc+ntS}vYD+7}@CGnH2 z9WXAAR4O2iVjXT+)2Q*^_hpgONTF(!qtaXd^|^0fHh#w>Dy}B!2O++$RhgNv^X@4H zpX2VP%H-a!V$yu+CIn6y%JCb!xKwn3lvnebs)lI1A){n0f?tkG6rDALQwmG6j5E{E zxQ!3&Ger!SU(6kwN1R)Re)HQB5jc+6qcOVULb9`^53sjASfxm9+hmdb9rnYb>B5U# zZ;}WxJD-5*WyLomOU+!cKN{KjG;&|brI3C8sqG%2M1MxrpfBPV)u9+WZ9z`zcshna z$G#)+!R9A>B_(`*y`;>d177cI*>Qd?rSF}WK1^J7%%|?7y6P=B6ANQ*%zNnv!Pk2e zJXB6y+8m&Z#l}$5AKw=WjQ)%KQOXN4yXDp6V4ZUEkens7-{!YQYO}(0RKul9IixBV zLRZXm5!2EA&3VmoE?qx~wpCnN_vX6L3|dP)0%omblE+q7=xV8p$43!oCkcNOU=f5i z10yIUlld%!SE}v}|EF;UH(5j>9rAe?xO96-=8f+Et=D=a&cf(>R#n;$l>fY5Z0vJ2 z8_UL)FLKCa#$W%!Nge(2UQPe4byvy)O?Qvq$s};#?uBJ1mZ7XmDz3KD;L32gUsuifRROy_*&%tFZPd zWz2vj7}wRkJB%<%Y2f=ojJcLAXWntUJpM}QxPJ?b)`fUE!=f9^<2tV|Pwn-e&J7NF zk*uxMl~v8nOw?C$ZiRc5I5Z^mBaUpq^-q9*r>M%(S<{I#sPTCiV2g6--Sbp>UA~G3 z^W$>%-Xh#xGKzFxa!X@n6h0}?=zJq9Z0#Z&bAei<_g5g7sE)63$Vhr&)F+TYVUWUt zQ_7CQQ{A?P?-(~3mk5~i3WRa(6PNV>p6;`itc!1u2l)ok84jrx(fx*>izmE?z+a^!Y*Z6u+5JV1jv*(B*c`j5HaDuoIhiZLZB(t&ygzz<0sw|dX7b`XVi({b+6 z5*46P6wU1>`3v8+maLbNw=3jN75$r{woAUNnv?j@F1&30Xo7Y7=f;`VoTxZnI-d&X`q#Q#Az#=*wL@t)<<#J22p}orYf@G#U)!J;tb*k)j($Op@Ta+^~2O5=->d3TpG1P3&0)8|)XnD;s zN?-1CZ41C1hEzl^d-IB3RjDMdZh(z#UhyWZaX^DGMK&G=Ia$(|YHoO{RnEhR6`4F4 zv$41?4(0NoYo`J!0 z{&|FJ4+5YCIsj-1D(mV$^+?=rRmeu|Gw{8gBz~=zo0bYVEr%qQddI5Ajaf+w8AHvP zJVW!4^kgU?=BVus?xr~t8yF{7?pwnW3?j)AdWAYc4~d)9eXqaGj%UpwPhX`&h)(mR z($2`UZt<81G>Pb_lxWH6y3Ue8i`R7uDVeo2O*REO)z-b~>+9XYI`0qvUTR+my_;hO zbzwM#S<70L4dKM6CT1^;-wwDoIKCfIkiLfU+7h=e$9Uyw8^UpYD z7L05=48%Oil*oX1chvxrd^qj&t;7~YYvd)cM4P_S=2rgZ{fIfKrEml4NOl0eJ!7Hm z(sruQ{saP|A3+b_aevX&<4%r27vC$fxRk+ zQaE~xsO6{c%Ef@ok}h3tIg|J`A&*^3NJvZ9BnD)Wx;)TYI^Q{5&O%gi)4^u{j^ZV<5xk1=O~3$%09Z02WO_Tpkj`{MmF2 zrAsKN(NP9F0C5;2`bF>RxwTroz!R*Wc7WoJW!IE(s+at4{cz_hl5-6LDqg`@NIY*w z6vprE{E1VG<_o-kPUJaD<;Zm5{duR4pJo(qsSA&fyUhyb;#zcTeJ0fCTceJEozfEV z_K)?k391<1U-S-r>&@Bzly^^bjwK>_g+Z{KEqyg|dgs?#7LKLBHm(*o^2n8RwD7Rq zFg1)kE1^JV!0T>^d!M=IGWpvN_ZVOL5A2jpLn&V6^9MW4hTR>8M;0*(sWgf}dwN^^ z^Oc*ekvu7pKQb`eIte&;`v7!VVZDVP4c~Sc{1-^tF?R8WfDE@3ug6xQ4e7blQjB_* zI)X)#p%}>^IV(oMS!Qmwa0{tZyp?lP0|70Mlx7Rr>EL%8{xq>=Tw;Z&lt4jSMJ;qygALCA1=*6JIaX}e<^Z7Y!8kJt4BxOmDIQWT&B;_w$KrGI6b>(j_ zWW(!F%7|sXemjcyg!#w5i^$Ft_~N4!JDA?7#0FSji9dN0a+rl|eUliD=TsHSmpE5~ zzQo#*T(rvh32zoU!lceE^`AoT(v{6IL@Q5DmB<4=FYk5|F;j?_q4-A@CA}M~s#Bne z-&eC^h+5uy>cBQi!?=de>SqO@#(6bWayxJ0OWi!jLiAf&QTz@p+MUE-T6|MZ?Viz# zKP%Q->$%LlckzqQ#PL3WFF-l)B)2cR_JmM4?}tTZa=PUc6zUcV=b$kLCR3dAF@?W!cl znx9v~;h#dr%jzQj^#S>aR+iVqelz?KXnsZzST@I5IrZA)=yJWf z?eaWna5~)2}fbRCfro9KdbH2WWTGEtaw5I3j66T*Atyip#J1w^z z;ADa#Kxv7DXZznAQf<{_ze?=W@g>rNjL2?W>|GG%wi}AQaHu>F$YlaHC!LZ4Ev5gYCO9{15OU8*dd6@@ggsqxM?CVc&c^VS$q zx%bR2ZQZ0&ppUj|lBhPZZWdtu?T{+=$kp_*&EtNH&fO0?UpmkHd_>XV#6%nqT%5vh z7klIt`rH{o%sI=YZ1(g~`^_sp0NE=_mw{=^L*ix4)(2M~UdG(rL(G~4b|2E?Q&8Gu zCSe_IZcwn+Yhjm;NjQhYU?l@ahZJ;}Ud@IYe}&0;?yi`Zl< z-<537oy2+_arvp`FI+YsaTQ%TO4v_YHL~F(2t)nFj+5b+^&;INO1Ee-GUU47`t8wn zU2;SPH98DT?#ptQ}lt422aaj5q_{O#HJX5GJ~9|R%1=1H4@!aJ!OWac>at6vwNSo9k&6;ue^W21JY@GkbL zmLiD$VbRogkHqi@|482c#%q2DweuH>LaUTu38wns_*ybhLhm>=68cB$@K14Na=Drs zQwv^77#9Q#Ynimw`qe$iQ4A`d(FAOLsVc@9+^goZ&}*a$`}qT=ky;vVMLX``dw&ek zG1sqem!04xaQIVrs$M$>iv-U{ax@b;Vl~iMVSk|fB^ch-gL=hUYf&WX=xrtds)4xrGNC&h)%bo#Z>7jC(i!H%7c7))qQ zBdCQ7;f($0xVa;r!esJ(qc52}*-ge&dR>4Pi3qg_RP1cD4Ql@zoiLF*KCKIoGRG8*>P0@dgTCAEFcA$=E-X z@K5!jH1>tjQYpuR0oUxV*Jwx$a-U2cVsd2?E#LwcR?$g@eCo*CS?Y)EHxr#aUu&Er ziBtK<^|^#m(4o_SQA~Q21u}n(pFR_JRt3cn9=%LR0L$Hjet8I^eLtE-$`S5c-H%q% z=bq|!8#kGfWP#klM#1j`z+HSsm28wX>g#o*uK3B5sn;C;*$)M{8eub0VfmI=)A>>pp)98$|_O z0cK@a*QM1H!pS4mfKImL>6y~mngn_nJu)cR7~dQCXH$nwWcUyToV-V@Jx2%zO%sPZ z!p~J4E}<0>Si#gESAw01k0)?vXC>a+dt2h%S%;KFSQF|Ly=Nnd{@0@KjnrS+1a27Z zKNx@*4t~}DxQ7(cy3#=DfjC`e(HIbtGPYzl3cw95%%qYLjUDHGGWu38N*9Q;Q2IWF zY^>$S)vYl&FfbiYD*^g3kl7+S8IXDzXA0lxiH)j&tjO~kAorX9f*96=2+x7jIX}r) zjq|0+wKJB51EDs4W8hbo;B%oRz&He(pRC4-=xQ#9SolR-|0)rZvPG}n|LtV9r}UFJ zH9zbqX_$aoOs+C*r`-kWU7HkvAy|2y!J}m#A4)Il4XcfjJ{qyUP z8Dl?-eN&jbHWrulT$?4VV~y*k=6AtU-4Yh;`Ui~7%X0KjU~&d&y7FYUieq_m=epn& z)OM7$uSP6~Q4VG!Ud?pbr$pD?Q(rFLg7hVo2J!ClVn91bR7W#jHZ=`U`g`|%SL*oy ziZxP6>fo>a;^XIO2>wBwQh{1Aic?UU%Ob+pYYGPman~O-i97T*Z(N#!^h}%k9Xcr> zco=3BEcobbdiQ1bTOqUyxar``p_vND)HSVSC^T+BvJAqT3ZCvrtsp?CCAi?PQ~98L z*~39!fNKEvD^)L~Ww+I{Jc^GqNHHFHFq5;@W_@+=4kBPM%(KW;aZEUVhR4Nybg-#( zSUeps+y2-f{hQs)wZWHVRTNr9JBjtWI~`7briV^@)-zYnzoB%(RXL1-R-ufY9u6of zpvc zx1KxlCB`NUKEkmfY)Vw=pKm1lSDye|`Bd7J6;Z!OB<6|C5}2~u9UGgxnaZ$aV?HJ| ztL6qd`+vHkQcY0fKm0UXk}^;qRB^Ob&R@13?}TEqLbx#EC*{AJiCebzLEoy)?%$; zSPY2Wk~M!$9qwJgf{(0mT?XwCLDCa*Z;p2s&6*e*K}P_|vf&JF@we=x{V~=b11j=n z1h|7wCVRd=Ov-54-^_k0QO7j1&8wQUH}ySV@;|HdD;=z)0VZg&e_ZFu(z@AhG;9}+ zj%^5w=Ip4?h_Nvp{k|Vz=F9sdz*C%s^}F4sJJm|2))<`?ok4aM>|{L4~80Yl^dM_c%i*0Q2X*>cAOC{g$qvqNW|96}XJn#f@l!IY|w|NEU{ z+GHMU)7c@_gR0Uct*Vypq6!vi12%GgI;}Xkzz;&<#)U6vu|?u>U^*Ap$`FUI$D`N} z*UF;+7Z@Fx@k<#xI$n#A5OHhrYb@j8)>Ix7R-NNpWOo=xa(YkV8JY z7HkKO=Hl1dw;^0SezoAK7HQ^kx;ZY@V1DTYa{Zd74IQ*CA+^^!>-*??;9B5@!fk&8 z=WpdNZIb@hTdRb5bpW$*1d}>;LqNAh?t)WI!{YusyOlHHd3cul(>^4c) zswmH#%@_n48~18;zw)2iNmz>VEO{qm-T4Atdwc)kC3adj$O^2iZMGjxEqk|Zo2GM#(!hmZ7d?{_&DXI) zr85(-fja``rqB%(JOeLl^Je`^J>w~DbkXL@L7=aAKsJ)Y!83RBP!j!miebGA%WJ>7E5zTnwkt zuli4lxKIrh#c2C!@orin`k0W~F?wrbt($mGoQEKXP;zZLYnlaijF9l}+Fs1uCo*dM zpRnD0(qt02_>$H3MyuI(%d;)eOA`q5rtWoKrz&*f^4E`33=>At$EEHVjqvEM7}Fan zr>Yb*S{jZN*Aj|xC<`ti@62Su_6sYWH*^BU~8G$N|@CAm=dbT9Dv0*~1G?K@+; zjzx8=YA191^`5(nx|FnDNpp^N?wO{#AiRHmk)P<2y*j4Tuu{#1uAqM;%g z9>^RUXM^s^4WXfEot*2BArWHO$>`pzcNyyD!jIcvVNb5GSR8Y zUHHM{ls@bI6KBUu!5*Yl$1GAjT$EdnAY}^?YhpF3&Fl975&uPgXNG)$ndbe*4hv8Y zWghj@I3pyenE&HDkWY<_L>yEsR0-+ zd<0>=DDy;W8#apBSQ&+n%InzW#)j2(BXuPSEc3P&jxTg#)=j1qP3C$Ocm0mV`m8K^Poo*zYx3V6)CH_7I-N|2?Dd`}0Ca=$xLZnLz#O5as%^h)fZQo}=@+CHzLYeHLCR!~yvgjsE6f?{{x=b@`@)$mnUC8TTg zIqsiBAzmjzy!prH|4oH}$ABYa5m7Pz^pCD|q;)-KMw`mh=l>cCAw(t@6)vvrLHl^O z9UdhCZ%9XyNpo1BV$NFs`yJfj51KifOyW$r23myv)8ES;vTv%~M~V87mq5bxQWz& z#^zLlg5P;JsjORGiH9_04pnJRGX6=Ts#pqvsUqcal|Iz(TGnM`+i?R>5gmM7a}Z3@ zbxq}K72V86+Jj~Q9__@#BzL5#?liWTrTj$3U*m7cIcl9JsJW;0;oi^816Bt1_B`n+ zAxIuQXW9cgqMgdvSMQ!ct8915(2ZN33gyTl_}-V(%z|ZFpJw-zpDoF!PogdX?`BH~ zT*MJ-rchm5Kf(hd zp%BxkBl%@%WJ4oj6KVI5V(?2}-cmqN#HnLuz_;lLSbkQx56;>x+skt_Iv4F#TmBCG zf~`NRqUTWc`}wXmH0tAT8oP+(QEwxqp`;k#9x`)?VAR zD)R&Ad19hM3^fc+UX4e&D7w~sYD#tIPy$B(I^!3rFJ}I|_FWt(-j#bKpa%vxRGf;* ztlA?N1IL#oX>-kH{rH`gpcJoPc5L$uYkpywh(bVkFW9H3MoSvS6 z6d&`-u5~WHZ;pPLc&kdnU}52@p~aX|af8PUM(&3BFirTSV@_6k9!-^TFY`9~iYr+aulpCa0i z=e?$#SRQKceD1{o*8TiUT*8((^&f?wN22fFdqu_nMn6cn$U7&g%koe7j`M)^A}Aa6 zITp5ZXAT@)+V#W{VBWYq%1d)FBT`zi)#HdjUtVMK`@TIkdUb>Oij>?+JMC!tzJba- zW8LW3e~k(>-f$hRZK8jA&p)or^fSdB2gK?2yRU6)ME1-^P!?zcaK6eYnUglAPfiZ= z3RpC&K2*RXlZ$+JJ>s!4>};7B$0lKse+btqUqAB^+xca!Nn4tKvjI8ZnPqKbHc4ML z8}p!U*gkl8AM%5`^n8{{%aYZ+0`?A{QE+qUOJO3C_TpnU<>LW?Gr;FpfiMlz12sk* zXl~8T^MJzH=$Xf2j5oqhW8<_eVq^5ZD*$B!X~!n_gF@Y4HYaOtx0U%vZW!cqJ-a)_jGLRg`AX!M~YE_7iYYjJH9PI>gK=}rsLJ+Qb&$mR2 z5%jeVc&en!;!?1j^I3pCoXq2|Ib9IO%4@&$xnc+ZqO@HHy1Wl#^4G;ja~G1AQ*T;z zK@0a^6}!5bUI5Nu2OHEF+El@kx$mx4OYP1dMe<=Q#2hC5F{u<7ia$)7peiUGPDGpC z>(xg!rE`L)`_HSfGp`LH^fk_pnDK&+OE@mTwYpgI2`0jiU9}VLfKS`b8tAj<-p0Bt z2OhdGJ8ji44b8}vTLk=&S~(US!r;2wz%Az;@3+y zjN~xY#~m1~%=6mPkUH@x+62;`xcq%vSU<^xJl~YEx*dt+zlWDu3P#c@nCOoKhs@X(fuiyFB$!y;$0!h zrl29KlDJ`oOt?$yS^VhO&GHs+M7#X=x209Z5q6GAU#!rqa9X=Uk4L69oBD~uz@&x`Or{fOowF#_k9<8^tNHl zd#egT+d-DlfsNL)xWAo*{&L{m4t=4~yT7?uQ8CB)iONHCQhYr|WgnukPZop7AAh`k z*m-qrCi)q(8szYif^$@K^IdK}xQ+8(>>p?9Q3HBMY*?xO|E!&Xn_1->Ng+ zdiLHRWq*FFQ9%10qu=wqpz8Umm=G98$y-&b6iKWV1nL^ zTnl91)?ZxKKgP1t%*nDi>ma2ip&%)FzkYHtE4p7QSOr<9_we7uVs{1IiJMwH|Q}J0JDU5g;!asGsiymOLr+vyu#wKYv4OkEPG$zIF>}? za<1s%duVHqewd_R76jZB=k9mHJ<~sAn;@M;;PIQJ`ww?>{cNMV5KNyLIa$2@IybW0 zE9?^gv1LdLv~j=u55P%oa=o15==p*pIAKn<$^VRRfbdm738ug6`|gV?S;Ke6?+n{F zD=c=-9~h7shEU$W)7M6te@T(c%etcoojiMbJ9i`cS?^&Sv2 zGb|pZY84#(vHbk3SWPA*zsOL}w$+_#6nt%znLy897lM}rU%d-K9=mj3`q|xszmmjT zj9}lPNZ(EN&x!w}{3cFd1)EL1z4nxfbaea6G2tN)G;-7XXm`Bjd;8?$6}jbZ8l46^ zbH2B*{UTSaqN*4=RO%69<(DUuJmL))3 z)YV|Qm60i2h5|4B8oO`cz;eRZFAQDG>FE)*x79r;?U6Yp4de4 zw2Zd%*Sf)2d6Vf?HuO0P>w$!eoHV5(gj|mylI|L5Xm4XbNdadPair9DDb{)KTw7Rd zH31azLf8`(Dl)22k)5%Gl*?mCw*6~~|+QD^7R z8)z06e2wY$`VgzoUe*1~jDt(yNY+TdI^R*vBe)2x)j)p5DJuEr)!hbhPN{J%LU&#cobGRSdPtm7?JomZ?X={oLFBc`XsH_ys_W52%Tf-hSt`sMlDA&BPI~okI zlWTm-sHxj8mB@gCssRnJK9G))@EK7X)rUM;iO>(>0$zG?l#)Hc=bfa2v919q7r%FG z@#pE_HL|Q(nu94?40AqpZhEkf5%l7*=Z0io+?eupyW=ld@bfw>-KuW)n5134e;6%V zKZjUV{xJ{wz~lHUfQ4v1L7^R|VzOT{do&&81DTQ>RfjFxHD#Peb%0j{ABV7jLR+EZOH<)U_qr_|ANnoRy zHhc5t;z=E$i(GDCCN7bWv6h&^i|N_EFyQ`4HdSP{c!@B%OpqS!Vbx46M1Z?^;ztgh zf6{@hXt1{bmZyVgJ~S>nBJ@CT;aGUmOi8I@GkKbEau>CSwZl3Vrr@_pVLragW)f;K zvmk!RRf4Ss-Q5HK18~d#tw|6YKF+<)@{BAhdF>U~>mC1HMP21MUut9eSqz)BD1S#? zVnoWobJ@{_CDOOwHYm=YH&y>LX4#&46-+@5?=MW|$fCvkN3q1hZ6KJ?;S1N!;lRG% z=#?_%PIR7RrVF-uQSZdND_#LoYAm&|iTZ->X`f_p2sbOJXi-P^4SF&?LS+M*RoCv;J48BH`$`h^a<+nUn}qCNMj4Z$Ijd zdsp$LWX6~mvNbNQLX3$o`FE+@gK%hRBww#^w_5d)`zz zsTRo}ckQe6#l z*H(T?zK-#Jti0(zTJ+(YRo(neTfUpGye->5yS(u>Jb$wrLw-JTJzmt37Y`>?OsBwP zZ)%gGHW5~x?VDRA{?xqoMic{b%(OA5tMP}=HW#hyY1q5>Dxp~|fKG=c=wP}qRjqZ` zHFvu}BKV5_^OrBtrQ(u}NT2;baN+XOmEVGKdjogAaGiY>uOi#%=oLr46JEFdxV0f{ zqnGR$X4)#@WM8rJ-L~tV@)ec}K0=f?w0VGztE<=$)yh)u>*?jzDj|wYuT5%DlJ1_m5{nxrd*QI(VHdpk z`w0xWG_hIx3S}Q*`njf&(4LWRFYO|uoG|{90KMtQxSOIp{-)y4n}1YRHqL=JEv^=g zI(MELOlhfD;&iCQJQt66Ns0ANqi6GZX z8adKZGrXQp>f#OB7gPDJ6k@rrmdE{2UBZ@vaJEz66z}DCPQ_2~sAfj)NH4pGO@E;;<;N zZi6U!|E!rHSfc__078^X=giD&HV;kNok7GJ$GgJ3PASd6o)RzLg zM8exHq!<1URVYCw!dLjCWmm3tTK*TO5mWt^e>ZEA)Ee~3ja`g%o@qy|@klcz2`gnJ zMz7q|bD6oM9Q`}5>4+O&6`N4!YX>URKX1844(ITvlga3IzBA^hXsLE73$6d{PooW8 z?RzUkT`NQh_^LO&%xXqytn)*j=xFTcljVYWJNWid2yI8EeY)+i&QLVl0w(cl%lD7Z zTFBJi&)b#cFv~RftQoA6w7Xc!A0+7G%Y$`-zanajlBfEPx-{Ue6?=?uP!S=tSz1t| zGJz^_J)3L9W%l};Mb!~mbGRY1>X{b9bYnS@UZhFa{sxPab0cbo-Ts5bI&3F6^ia-2 zD@p6JwqZ%PA*8S3o^##!m;qQL6*>h=boQHMnJ@KKWK72Cj^(U*Ev za*WnD+)R~XJ$dobz+RiCGLOY`txB~2I+RP9HnQ>7s@=|FGDhJdH@R!MdEOBM8pgaN%_UH zETW64+iPBRl=~coxy9r{1T~>rud(O|W+>IXB20OyUSD$V9ri9oL7Ob}+E14+xD{I7 zQ=&4?=9JfAqL=WSA3sV6b73lDU>QU>I!^PNns}adRM8H4w8BR5tREs)T{|Be{z_2> zw0Z-BcC6(n z<^%~}m_=Gqu|$7r^bj|Bqz{i&6*zuT`B*)}xEcmFmZ&mo73?a0c245w{rzg0nIW;A zU2%2Q@so%0`-k_!eG-hQvinkFM8zPr7apr>Pn(XPDFz6)e}Dk8W}m9Gb9nez7= zNxJ)4VI_xL-TT+CY|jz!(Q;>T#ND$~Qh+fg>BQoO;Tv(LJPjl#INEjtKOF}Xp!*87 z;hoTbK~|eo_%lxXq`4R|Z@V&9G%m!yGezRazya%VWM13I?-yP~FY+FVKWJK$ebRr# zwJj%%i7)_r?gj1s7b3XxXCpSNQ*IpCKt6Re-yyC(!9D#Z^qtiz_w7yL&%6uP*`NL3 zjb;1h!93Gx!uDdw-d4fNMu-z~a!KybM8$6bz_Z6q`c60wDLXBH$*w=wG<#@YsBnu; z!(DbQqhgQ1?7LpEiKAKmmzF)$mug_b_LzUYB28a1M|m#sVnVr?izF2iHWa9w1ErY0 z%-G-X&JPaCqC?Z5E~;8wVkAt#_t2mCD2bh#P?{(Nu;Yd4J=)6v(f4}9>?q?6OH+L0 zVs6Gfqhx2N4gxW%p804jE9tSQ3&*)1ZnKfI*mszMktxS~tx1N%+w-K1H-S;f2w*kA zUOjT1a%N1NQADW`{S;sk>`>^+?8h%-m#jD(WQm`J>9WfC*{efyPFt?j1$*kL39m4x z8K$DOeot0rtOz#njGfZE$$bm&UcdR!pjumDu_GgVTNLG^H_-}UGc0&l~Q z1Gt%I+kW=s>1-x(|A?d9@}>|1uaIkX6OreUTPDFVZhHWfIs$%^Oo77h!VG7;Ro8my z-^T!;z;}${je?gf=EV16Mi$1z_h$XiObkxXi!MQ z!bSZxaRqsno3ZeDEHQk0SOD0zm5$&vU1mx@%%D=6%SC4j%1#-3)%NpaKvXJ zlVRD<9;(+%A>9h^6B)9*X**`FD|TF<9ZT_9xactYYY#Rcu7(sYSZ{p7bTj^up~>`x zQQo3NHZo*HjZx`K3?0dVDRynX_>tK=s3PsK)z|_c3!G>>NIzC#+O~y6F2C?#&JL&A{ zHS&lssU3Pzj%0oQJH#lLOW%@->1%cT4a*?%kMNZdyYXoPoWt?GXwmVz;}$;f?G#1!St&)!=4)YQ30xp%^1&mBpBXagGh=TZ+Uruwx2sZkOP|){6~7q` z^$Rat+2p^;yhzlh9=Ygk;kAQ~gj>lp#m!D0J>AmKZu8`UtiPDA&_;~z>+9yS3CxkJ zR!KA=)jj$Cwm(?c7vcPoVVzh}Cx%oIcCury5HUjf4&y~2jM;>+sCTa#AvqP7oG;N1 z`1@2hvs^Gk)a6k&Iw72mw#!mBq)^6V(8PeUIRr>quyL6t>FFhBLt3RFbt>DwxE)6< z0}t*Vd_U7<;e*d8jhi$HjLz=|iCa>L24sSp=pThWO?p+oFW3n()zZ_C`-}-gRM|WG?umjLwF#{I zkHbaZK>o?PfOk;z=#NPjKnY^vOQ<7Tk3jAOZa(+rKcxT2`1WXT~ajsntr zATHV=%8B)p_m3fNp8mK+=0j(keVn&s-(uBBY=4*01TtDu-mIMNW$Rn$#G%@-?)S$m zO6`sb&rhqJe-dFK;-pe7xt{*jSEc4JQ6(IR_MQ;8&|+F!w=Bw=M?Lzy-?g=u;`*9@ z#)rcHizY@U7WgY_@QHDSr^wE4b7EN+fmDhcU%O&w>Z5S79RV#N+iQvj0^}175c7u>quC6 zqIK7I=J!>KaJZSV)Th7tc4Scd^mCF`WD0Ta8Y4FE^~^H%vrWgHhyQLoZGlC)OVpQ* zM0*I&ydLJv4O3xYk%TEj>Ns)T`XSoy=h7lLU;jc`<~p37aCAivc1)P518i^N>RvS>V zT%;;dBz;=tLs#oT&Zy99RQM0qvlRcY7s1SbXZc5X^F{nB z_^0{;JO7ilCtr{fl!JoUEyQwC8eYYR%9>_qK7``gjO(@IlF6xLor_ zlhwbmMlZ3~8ouyiChzK?MdV7MFX+0?D~W!?YhC`xm`;ZR@!Cqb8`YbJKD(mqdOA(- zfZsq%Fx^#1F4{@*Ob7AQf*oIkq422%U37QVPlvX6*cAv)JT{2sV`}4wKaV74geks7 zDyrWB#TpZSmT?T`5hl!YQ>bqV~J`-I- zjf_lKf@Qt6jD*t!cb+q^^?R?L-Qm7{%58geH%BZ3!CrRfO z?6`2opf#ctBHc^Y{B&?&!fwL3wQbZ>A|O7CJ~UvZi%aksI(N6kH>v{&e5khU6OW*S zRp%G%+CaJF^l9bw+bWBum~C|>qn=P-og>R$J6wOBLm|ZBAm>oYHhNd!~!YXQa-6LAt`xc;Ad0p+gqXQ_c7DwDY~8je}E~ zt)oBFA$3h}S~l{PBCj!$YObrVu~`68u6v$|(RrgSZ#ikfdR3uT`(XW~xqw*vpFtj% zM!PxUw&~V=sV^*Y-#-ydwNW!1z^*X$$)BSP(Jp@9hif#rK-g}{?|lCgorE}(mPDahvG)&&LE8?$kY?iCo9O0bmr!;!&2P(B8Z${TYcMEW`84>Eq^)R zC{%gG_OqqK@C!}?m~-|fY^kCdOHKPC?n1+<>}b}!$ae`8#No`<3|EYgb|dA=`WV><=(p$V5mBVP%@D!RuP?MvK|61oK*KOw z`*X}$P~Pl$(BCKbubXz}TyVH=+yK8;B5(5sV`sa>#7oK^5MTCY~5t1QE#W%`N~5}v*F&7s>xKm-6dv^mc3JsY!m07AvYi1X?-xW!;dm?N2HxjB?89Gv>pN{u@<@|A zs@|ydaoyl=Tng4_DbkckLvUmOqS=zRK zJcNXvzc3+24JNzEStmk2g^Ov{2zuSp4t`&PU@+bSOtlWLntK5Hho(kSsp?s%vlgS} zu&`{#jK9W&y=c&wo#K}K*yDvg8qcMR0_#3To5acI3-2n_clG&v9berGczuU0iJ~Q5 zss&d%m)+H1@U)$^)r0ZB@v*TndN}Pf z`R--;zu-KHa7x}b*WiSYQ5Ce!r|y>@&!FV#ZG-ZkYVJbCw@?E1W67DS<(LN@83JuE zls?@VKm1{R%N*{r5a=;2)H9y+{!cV-&UfyTuTW-}{QcV%G$88R6hAlP*`Z8WS&o`& z6WpCuCF@W&cx1r7`cze7Y>eEgYf|y2mo*mV^Y+&LciU}ljks?6%>-5l+;4z49f@-v z*2Mu+pjIMJA=iCHf*Y{+RquMB)qSr!N_5XXhocYcl45i}%+L1nKY$HaC}Sm_r%%gD z5KmLoclr~3koF*3g}!uR*TP%x?A~RDCNq&Y0@}fii@~Z8gVg&wqv_Dt;FjbgW_Qk9 z^j@k6wU~VK;S)Vn_URaJey-Ab7RHD$Kdy_S(H3w>KE)DNGJ353QQ%#g%UV>Gd*$Ge&46S89@vwtenp>k z2Ow9sC0sd8>iRm@PFHTwr6uqxl=9ZmN#HBi8X`gyfyv_k`}$#2=LQJUTs-az6pzaQ z7_okHJm)Y|ZBNW-N1HktNSFR*IIGltHI`moVr&=S!)POl&;7A zTqS7dZVCBy>(RUCGR5B@e#3_!BP*$IG=FSAP|G6`fVJnHNH<4!kXG4ZzJU##x*K)V zaJnP;ERbEkJFu=5kZixQ5ica7YXJMAt$&}a2!&RZIwksy*7MuPspjU~CWLny$1xUDoZzWgtY*r%U*8{KVQRSNC{`#*yO{wqjzrRHNZp?Hoe zOaLqZt7#e4@N%X6`_9&Y4x9FNF|ZFfb@=~h9qG9$Rwc#(8QK)T%3n$gzebgNcFl?7 zVLq!PpV1G2$j>MI6)f4LPKv?Y_(LS;sDeq1Q?gM)N;^+gWZ2$|iylE8U}Mo|DId^B zBenf?Bk@Wj4QJRS(nd;Z1$CgCzbcrav#s7&WSsGbbS+h`H`#jcVjx14$!hW3WDK9~ zwfu!XBLiJ-j#5d!&pc+%K$+%-#8-iyRlGtk1AQ~#b;+Gc?xlJ05r685w!&yXBt4+s zqR*5;bPn^4u6Nb-_ve0`%7xVE0VL@cP z(;O7PO+6*_beTSXre1r9>SULEpCUf1wr^wo5Zzn3u(IJXill4(CPr}WvmaidAz?d# zX_9GK>Jm1x#N7Bd3ft+eix(mpKsdlfsym6`$KD1O`aQLDR?Q_$ynDz&P!GAAoW^U| z667XD2tu<{@%6~zO>owN>klCh%hsUjUC0=FL>%dCMN?>@9eHF7XJGw)E>kdIPBhXw zhni^F4RZ)mJQalfekj7|P}J_I=#zTNcaUFL#SS@`2%?h4^P=U~O84h-QWl61)D|w- zL0|*kw%Cvr`gnwVh?SNcO4O3Uro+Zu{r1gjxHWbuQhp}MlxF}le)Mk z@&x!}e`vFFDjx$ozD_uMuEOPo2xqm*Wni@m2qA83kI+6s8j7avT_l>8#E5eW?b}x~ z=eR{aFwrAh7Kn##{)~HB{vXwWl&g6W+viCDfVtBgF<7SVoLD4K>6NvI;l5CtHtz3= z5BtMIWVce{??1L9~j9 z!yzv&;}}RU+;9NWi}yK9XYN$cRPt&@?0SR2xeUTG{lQ zG4s2_zBzlL=-r70jeYmJ`pnk8VV|G9O+juisP7fEWOJ}$k4*f?xvqL^;6o=ExU2Vc z^WOPjo)cyGMFBDB#cLzTXFcd@Dv0k+^~JvG$5pdi?=Ma7MGpn+m9bA^SL%HK>U3J{ z%8Y;aWoJn4P+zlcN&0Zzxs~5*O)rFQW#aAynY%DK0=q3q;s?VF>A(F0m;7Yy<3#{Fu)Nv|ywrn=e=FY^_&)@Xqp7>7v~Tj_&O+&zj%OI%y*{j~ z?S1!Aa7E-L!ENF^BKUhVsPdcgU2V|jla+K{5KrOFSfTEnhg_a%&|S!jR{O2Z!7Jxv z|5N#*5c1s9>~CPf_qyphQuq{WOZxoaRD0WiukHT;PQ0h=A6J}pHl3~(oWxd~IySMr zH=Qq4f^Ike=X3J!-}=Jvr@{e%kX|VMFX!^VHXI=A-xPl;4LA6I9PMHL(PeaRy;+5=XTq4U3JU)`HbTq+t=%#wkLnzWBuEvG}xe14pvbT$+zq zMPD6ZwQ_dSxw0{`F>}z?YuZpH5CM(75e~WWQTg72!OQV@pc?!*d#&p5wKc9|#bi2Z z;&S;oRlaaJ!OC3wwSi_~ss&ZPg^;H4uXOHGnlBlEA7kZ+=VN7 zQ0XMbyD~(qNN7`&6r8O1lXZpfc}tQ}UIIK9t|1;%LxF!G9?#;%AmJM)CpMo(5edEL z4G&!){=#KNwNv^&N(Z7SO~9fPL9Inlq6MpgrbJL1!6L6ezl`rIoR>+0^fF8SHBbJ% z;lQW>KrU*y2DiDzzlRqD1WLlfdY-tpe5i&n#3jE_mW6QX79A3iehSCTcbeiHbh>bv z8q#-*3N+c9uF{>OWc1tJ&fRaYK@-=4lB?vSadkxzh@bAVZzOIO{eM*(z<(ER06}2z z%MJjDLk-}Dy_9XZg`QJsn5UL-!RNLw2AcleKM?TJKct54V~czY4_npHRz#*LTob$q z)=t+I9D;fp@8x-CB-NyDijuJSy`7yf<4+r8~DK&mT4**)j0Wa00=^^ zgEmK2pF@8xbzwx@A=DHfiu*nPQe>D$fO5Hk`Z!FJ2*!sG0&3tK5#bRsDZW^?BT3F$ z(%KED6WK~p%=&X@AAxFh+POjbm_D8*RMP5en2S5`6D|>(FlzXc4FjbLOEK!`u;U2w z`~VAhNljXT+nz5qpT@v~pqg5>&cW3gXBN^55t<+!t^^j7P1Y|g@z}&bGjN32zl8xH z)CfRYbhJ{&PE;8wbp)sGg`Ar97LxSfODT-h2ou+p5j-Z$m?*tRBTX*~fzK|Br4bqV z7kM6+7%oYvDq8)W1*mKI;o>_FN_jsGlz@p1^y;XMUnh)|Luag7VG{#j&&7oRvUK3xkGzk<`oiV*UYS{3^MN$r)m^)hLAixGlgJRK~HRB~#Xo@SY0jsu&9c6^Qd%J?*7x`_ zn?dit(uWd+`a_FVkO}wdLb!cvstubkz*?F7OG|qhF$U43QOS+!pE~)o(qxb!afy_M zKUIzj!3Y9+)&FaiKrR1mv#$VexK;XJQ?zRl}6u1jU@!6aldfHe@Y8{d-u zF_h69F?fCCmIkWk#)SuLh9W7_%Qg;HMdQXhzBVPEZ>_#jk>y*Mg~qiNqlSDA`TP&y z@c|$J!O#Vif|a!Lu7-TI+vFj2s3Q8*!oq(v9~1iOI3*^d;qgEM;E*&TA!ih=0w9wv z`~_xT%B0Bn*YZVV!bSZPJ8VH6&cd>cpm^OD$x$xd&xCo-=CyQ{76~yI-{2YjGagzx z7+HqrHtqBK)sa*+EJ>k#BX&4!QWqThR`ioAU1bhF8>Lt6TZK~yuHMkw?Yp(E4*&$y z;Fio8iB16v%Lt{0LZ>E}n5O+baGSES%W=xCKRS$Sb*_IaW>I_6nvZxgh2}IDj0|#X zOW7#}kE0Fb&Ne)B0lLDK@Z{I75T1&0bYTTG@xqf{@Zv?P^p`r2mnRLs5V94r{{$^` zF~TfO2-5|Gr)V`6q5-%OtYpH0S*^tcAY!zJ-UH$`$E@&1#V|hY?+g{hLI|it$lc7$ zZT3~4=YriSxmG988~^|tamo1&N)e!&JT--!3cg!`MD<72>>+9Bf)!ZU3D!C+u#PA! zE{QK77>b~*NI<<31cFi>Qw+q_WGSeeo8khL?XJOSR>K*RN~zz1hONFRTM4|j#Cq+; zL;GRYxxyH-$L)?;LIJCVrm)VXT!twomj;Q^<=LQ-Lg6LaIy7(3U}ExQu{6}R?VVB} zAWdoHt0*SfxKhF$6es`zUrK;sP??v_f~r4~<%Uh*@Cf1tg-=Ex52G0sF;_T_CDOoP zV;VKJHJ}*ZgD<5VwI*^nb)4|Z>M%G0{E9n`84nGEFajCY^dkT;2u~S-pY=b_&`HDS z?UplRAQ8SCw2JtiY^>_llNn64)-rQ`8T7G($Wj0$5QwwZ0%d|HHj5RkcO#dyh=Q+@ z)rK}1Mp-VRoLK=%j{)qmSUPGI*Dih_TsK>we&P>TT3*EdLaU7I$tq)sR>fR9+zytu z_p4^r0I-<@;HZXPdVI~DKLL=h#lINJC!f0XPd{RxT*^{|^b+k2Ld||8k3HS(O5AG< zEkzq@HOA<<@hNeD(U@#Nh;*exW*Q50hVZjOGn_Dpj!}Un{T@x`Shjg(P8vkHh^bop zXD>uc*X)_FF8p@1;N5?>ihniFp%4%me~TmL1bwelo2f^3A2o21R7>gu>-$3rSyVD5t`~mKyo^ z8YP+rNhc2nnW!_7i*!_P@MFBC!2t7D4VVT4fI$?fIDq8^UDusf+86ILz;Z8+uE9#H zu!om#1y^%WErY#QTlN0|pzFyzSfQjR7||+H>E!^^Oe=fjKuK|n#8iYvl;vZs z>z?K1r-29QAOe{MwPV#?Xoz8Dc{I+YqsvVgVSutNq6@1QP&H+lP3VyL&vpD`6)sq3@d6}}7#8ddHYTwXGiuLwzB*ge8(?&9>Rer9Ki&@dw zV^LItB9~mV`t7(JpiKB&5S|!P0KXz(g`b=~QFj|6k?Mi>b-cW021+&5%OcNM*?=0z z&hpVN-R`Y59dLo@k40YbP)G0MhE5EX$as41oPfzWNw>5Z}` z1YEggOk!^PwHp|@#(*V$pC6e8O$QFwg4$yMb2K%ii(PxnsKa#dsjAIdHnLs6+^+aC zF-8jcsNqA%Wu@hiXFcQd=kU!_^OQTk>s*qKY@rU4zhiRI6XXj5=u(9^?!j zV7QU7G7e?4fgnklwbV+@hzK~%zUek<6bj=7bF=Om0grdgheG(um4 zOrNyXnoyVZaMXu9Az+QDpRm)WhXEFgTLuT#B3>%8LM>benJokQcV-O`$a0ae^$72F zFoA4lOt{921-)@2dYDcM=;oNFdmkXwL>c2QY|=ZhB97^d_L`^ww@y%xkn&y0UwNjB|sF}g|C|VH{II4$tvakNEoL>o1s*Y%OG{JsD z%d6Rth06OKBB1y>vh8$~ujOjVwJTd|t3keDWHRx^U%uJs88G1QzO(TQ^%wB@N%bvX@b* z{Z`5q3^c;S41>B5#aH@aE2v{f%sL0BCsAP??8Lb+gPXos4V4iqW`qt_lx3}AS+;`N zq39XHx@;`N)_F|#qykW#Kjf+M85w9p@2(T%s<-W#EZ{TTKC(x&Ol_Jozi$z=!!m3* z8)eGEjY3@6dT6B~@^{f0Y2(Cv?^6uFOd;9USbjo@X`Qo|k_K|aYiUdIL=gboyks>{ zuKDU59Z*Le$$+LoQBhY8iLc%bcOqhMr?r?Ei}^b97LuEmfscgEZg`8Uwa5b?)sYY= zR?NiZqS8@|9A>cQe~qUk_tTlWwt|h`j#+sLgKGNb>pUj34O+M?aj?5Q{t4cC5pjj@ zw~2v>&_G$cE6-T>(Z(O zDMHkXmP17+{64}J9tvn)c9%e*AHpFNQ9KYz3;kY0XSG&pXm?Uxl=lcZqFGP zKD~;mWSZ;-RflFxMv#M@Xr`%b8;MbV;c0}SF6^EpO#|h^RnQ320hc{iKwrDoFq`W|tBLRc2vGB2g>6QZUq~~a_}=7Ly}qW+gtCzDZ*wbRQ0D;= z2GcCaaOy5tJa1O#&KxH*eF$P*OK!+>-v!QFue%NyolDLW*UDM;pLxWeM z+p0f?{0X_`}_5C(L?2+pbAC<-b12C`q zl%JHPjDRCK)3WUKc%j6UZF2?#|XY%Wcv`LBp;+Q*4RF>~$nOH1^ z(JEl&O!9+Q)%>_wU;w0o+B_Y>Jh#=K2E&uy+x>)=0T0C=MxYo{PwK@N@Hdz$UfH!K zLy$j(1}?AD`7&9k(thAaX{qOj8$>dBkP7tzN4Q|>L4&)J$gYambxwxyP~7gtWGZFh zR0f`WIm(U!JFheMoq_?cT&;Pm{;>~VOf6XCUE;YECsQr6xj?9YV$C@PPjILvaAF^P z8$z$4Xgc;#dtb%l+CX#~W9aslYCK zbVz%pqK57|Rc9<46$|6w)eTYRYXsa5SW9-Ugq@zyGl+&{vt?zBaDuM^sba`GzHPbD zBAxtDfq@ZYv*Fk}@i+=r!B*S7C{$sHIOl-PBM1zZGnzw!q_+)}BgF^BswZ9B*~-9W z&eFZy z>!N)M)INV%SC5C)p=6=SNx4MRC=PWF*OO}if>U3e2k`waK(Yx6w8%`(B_;YX4y)O(CUy-`>&3Yj~ z3Q*&YI{Nd%Q5KHeMAN_r89%3!)u0(Nh`CQ5q&Z48YKuU6laNRn^seb2KuOtl)m5hm+7_n(flikS-voWEryk${AL zJ_rIXZ@76T)fiG1Ea)-gLb+$Fq5LMpybK~WV}t|?rIRZGP?YqRI7eoLR-20c$!T06 zcl%X>!ZfyK4DH2bC>tIw!0-QoIv;y8F=(BMmdu1yoZqux{#xsItNGBJIQlt+B^O>M z#@A33N$h(;nU$Dv)dAA}Fsd}RiXCMaUs=t>(zadx4s=wO>jt%6N)K0!aR{^IjANEL$w*OR;pB z)uy;MErdo4UAAPfXe*O++6yr2m`^Gu?=?1i^~+|d^PouUe1pL4V9LwlsQg|}N)S@=8laN3NEkGzz zL+@3PjsZgN5RfLlD^)-`q4!>-N$(vLMMQcR>4JdL5do2oH1Xwk&Uv2atnYpQ`DX34 z_N>`^X3s9O*L`2tJ=cie8B{10{vw|mrW$PR6s+fPQ_c?VLP}IZa&Nh?7LL_kg*f|C zcTk{)@A>vV>{yR3?Ord&{lT_YAikC#QA4YO#xgGRC;`$2!`GJ>sFpGu)q5fg5*o(3 ziKtB`4a)J$lDD;*AOIDpx&f$zq2ll+ErX@b{f=rCG+PmciWL~_2uXBA0f8wmAA^VC zBRqS0$!nxP99smp9xwrwpW#|^8O*PjhpL5FQ7eU7^d?CACaWur`hDi(qvH)Le&G$k z{{-7I2n|zVLWznrBOt9$U1aeqBYHdgCR2d$7-sebMq6x^(@i%kK3|?D(_JJFANc!5 zF54U_Se_lAhM3-maG?yGZzxlD1|D*;{LwP&CYhfVq>^p(pkRV| zz;#JUl~*Ft=fNdlIC=^%zGd1L3aI#?>)hBg$CO%x1p(wM_kR>#a_GzUs#EnPAvD@> z)gWqES-RA3tR+^taYCf3ql_2H3bJ7f`twoD$S+q!0^iJavQ)5wa$q#NvIm7<6tfnY z)$9xJ6^Xq8%Kgdf9wYx6cCYPfY}?O((HG0!Z{_>ieYm5BGrFW!b+{+xWsm}_&tWLx znY%o`5_OkZF>fl&wxp(})|@&6B_&8dM#@8W$_L&)gy5Y&W3pNhM6#s}bj6q+A_@S2 zKX}9p?qH}qLeIIecKL>M&Jo$ZcX==dUE$ZSUs_od&JE#vVRxWG3vX5t?IGHI5f;3- zfRTRr{W!Ltrie`lZ*u#@zE#@##cxT)O)N_eR>ZOcU}LWuj}a6&>XBxjLK6-~Mw%yI z+aF|UpFQ)fDK9RjYe2?4BnHJMRo4$(IF!YU3?L9iI=t1_TixI8k&!pq={x4)AL=&q z)1qV4jjXk(W?601WqZWW*KF`mBVJj0vJQ@~x@b&s zxCZVg=|cn<00cmv{lw&JP6=fy)|@z*%n5>@rS^3*a-nud7eV`HeynFboS|S+5xIlW zuz|G%RI!TK>+FD*$(rJ_lLE0~9Sy_&zMYI(&F>xnHB|)KHs5EW=+0lgqlZ*`UZFUV zD9mrMgD&emWk791*NZL~0aX+QSpuilVW=npxRlVMAyb;;FW^PbRlslNM7ro_V72}Z z#a!z+m<}fnckpsxM2VtWP)37)VD~3! zjzx3#HY+DmIRJ*E&IziF@G6^Lv6V0rVgj|JH5VI@ah4EDHuBQF4tJ=&28@zK^7H-L z^9X!y!G(*Ub64kXBuuakejTOAp%&MSc5@iG?5@3>o08$tjnE!cq`-4For=A+w zv4)I`Y!KUyI;?a~AT=UpK|Zt(t9gR0>#5|%L$s_;hK250ysJRgAOXb0{?4qZiZEmq zelul6fJXw(!#Q1kG<9^hD-7Sw>^-OSM^(+&a zZ`FoxN+BX<=p2sd3kHEHLHBup#{ z72tIU9kE0ePDbUT1Unp%XrD|h$Serr6X<(tmCFI+0pPwEpAx&U_pyW_K;w)1eH6@GKZY!n4k;U?AHO zbSEo=$b6P39nS8NPncp2OZ_x6h{6ur5)v^>QDiQzhrxhDq?=(@CW-_?$O}@kSY#|p zFhc?Kwvg~(7_A-Gj?_S}gKQMzSP98Y*qAnV^bh5L1YA8CI-w;+5aDMDSCU=Gb69b2 z9S4DEN;AH^Dz?S~@Nd*i_uueiPF3}^wH(Y5jv=20@dyHiK)N7T_SaKx=m@ZC_ekeG zRvK(YcA2$hjy?)LM#u$=C;vCnr+n@QgO@&$7px=Q=_rx~aTf7^wlL7X;Q;`y05})x ziL!_oHhFm@5fPl<@$+p`D!SeS=qs8~Lg0jiqm3wU-ovZldLk7pBjDcGag^3_hiqMh z78F6M002%KW<$3c|4y@At_n=zZ#ouWg^m);cNxJl5FB{P4iJHPK8cqqMb*Ty8L-{% zEGUTfkrkdrvVu&(fi&lqn%QF57cW=$mw!^#YpoRTFFlsJ)3JGCb%%Kla+ zC?BSR4>Yh3ebC*TxMrw`W?a~ekq6h)Og94n6|;jbJ!&Fhu|GT^n|!;eaQt3>Ykf=f zw1zuOJD9Io10IR?U`F6|==`QV1cyNGcg}56A?bnxlMd4z< zn{%IY_OdY$@=34wZREAmAe=Mq(8~MSIk6PJkLYBBP=G%%vD16U3)~EB@W>)#_%36Z zQ&43Jq4YYIudzG^NeT~tC;>*oQ<%%DEJVQRCBkKEVQw?A3|4euUOu^8CHx9P2*(od z8kzX|gOsLJY2p*BDy0f!Lkq@41=kvhi%Cx?AF7o^DxT@e-2E0rsX@9HCvr!Y zIvfPNxVFgH&B}^lZj(s)a+V5c`*%b>05ok~#PPiycO&?duY5#Czk52OTXZG#UuZ`q z-9GfEV8d?EnhzNdO5L&uo2PcM8l#QWPf&yDErOBMAV3gf61^gZ(_x=nPC-99VL%fA z{X@iUg=~rkicoW=KsjNOi3v$XVO&hBY=bu%WHAGij*9FL5Z+Dq(={V@j6nD90CZ5ENFbj5UMS^ zSzZB~`s1E*cW;mr1JNnKVueP;hfssU2Cvp}`(dbMSHpN06M%(y012&f26cF#LUF>X zaU)+JM+T)Wx!#kb5Mgu>purV#HzT+?d4Z+AxVnGOaZ;i1R&ES8h=71s>Wn#&KH3AL zrt`s&mYBx&FhZY#E`!py$4!^opd}E>A06SF0pfKcOOMOw&OnGFDdr%bQXlhz2!;3J z2oCcLIMIKSIZoICq6UW#Wtdc}-WhvUWhcdZdX5g4G;T`V_^Dt!P=Hp{+cgb(#6RfO zN<7D`mt|LJ4asPyB?I{$MJAXwej|Z!28}V|lZ#2refdlw>Hmve8T}_rfcws9%)}*R z9-lt^H3H|ZpsHq#y8Wdq44(>B?QU1_N+2@Qci_PPMnYHhM?SU^g6gJPQcIhRyZW;i zw3>)_dJv4D6dZHhqpXW-t+4D9RYG_R>Irqq?kzs=8j`U)WJ#L?9I1mek2O z=sBwPD55}8GyRHw*XujDFqlp_TMkrwk41-Rd^#4~ZwJ6)(!(wIG_aZZoJ>WV0-f=( zWbjB}lsh2ahUZTe41j!-Sd_w5HKhj$bZ3wGtN`>v2o)XdGAyeApm_{5Jzc)ymivi5TW z`tdO(!~o71z;wVDNl6M=R0|-N`wfj26g|f0G%V6K5iSJ|piou(__3nR3J>rQH~IZ4 zl_PH(a0E;@8b;_laK}JTw~11vU_lQC00S4b>v8#&-MEnvz$b?IJo|K8dAc`MeM41; zub)bwxTKuNBgxFBYT=2vh*QL@Mu?t)%3~sU4RJrOQaDOMG0t&K(=Q( z9RR%n{~M^pYd5OERm@hz@1WX?RVj)!z_}*%vyRR{d+Pw6;=>-&VR@@06!CbeK2V+p zan|6gB)SVjHV2Z^k(tGEO{%4AY1xVj#oAa4(X0^$7`47ifDU>07uG6n>PYsA@DMD3 z7+j49j-iCYG_g|vz%cQfl8YME#X5dl)r3k?<@!St`hc%(mF|!2Gg==FP)KNFi3p%L zgXN5amEBWzRwHqttVNw$K*aYNbQWVf9lzFL+ZJ zConYe$7+!~ojOp`i~Przvufp|*i%7M>N5)jW=j?z!iyyM*Yix?Qeu!%jx4p4+49c6 zZJPg*z^t!{I5)6>ma&ue@V=Vzcemvti|ORxd?R8MQxNHVJl)^Yn@-M&Oi)hSV3q@N zOCwwZSsPk10M)|y=O&HM!MxO=I^NW$1+30b$;dIayES`9t9>+My(NMa*#Z-5UnbO{ zp@_#}gqI}Rmi8Yp5GeAZYYpW$sg!C&08qTBT)q2@QXxh}T(1OG25`%;cZ6Yrzp_(# zH4s9%Ao<=tTMrleNH~;wwxgwT9F7ZB?KLujg?k7=bkr5TRxOqX4U%6zixxrkla+`OL zu~^z=*7^?!wQB?^Wqb^)ZWu$|9k@qN_E8$Il5Cp7l5;$js)&%e)UI4m@Tr$M1w2xR zJ6xJCiOh`bCpHU|e-MlOY@nA0)-li;)};jCL2JO6O0Ce!+6x4zVhj|074=r=yH#PT zs}jFp7YpGblAD5(Q?6#V5$9-`xo6}g`SxRs)F@^7rb}0A~f-VFQ-x0z+ zw<9+%ySn@4ldMz+=6PF7^Nd>{;64t|7_DAyd??A2rRaC}GRU&FsCiaB zn&-GOj8}Cy0WcZGFAVmO2zs!6@-cBdHzyuEoU?lPCdY)Pm6Q43u%G9R)V&=W3^!LQ zq+$p#M@|nWWiqmk<8onHTi^LZD|AL+Lt!+%uVG#^aG{OIfFYhvfa z#Wq7)s$@|~tL9&2hR2FB-g5S+bBY-u73Dwc0_vO~_>^NsI69J+v^8*RE#^;ht+ZVr zktjr0#6K`3J>T-*aFb9a!$)+4lMgnO>oOR)* z<)b>n2pu#|czSRXxxm8S*yEUKO%a`{Fj6hOYXbxKRByH3d=FhcUM?LxGdcPPqd@N$ za9oulbEUdQek`4xCCI%>>vS03t(qtjUaPeN$>e3UNmp+gA~C zDxYH-oSC^X`HlTw$Pw@BsRd89)j~OwijCbBtcOeAyGNlp^-7!=d&mg|uVOj&HvSw! zOD3Aq1`anvPPM=(@G9&F_x^l=DwPqoN>EKSK@UPhufK1j=Umf{|lNs_5 z%ccvjVz$gcHHiG?DKFOyp|@aax)pG7LfI(Pl!WUM<`i>f`-j1tQSbTB{3lFsinegfe0E~Ve-0wM zcdP?)WEQuwt1}04`TL?N7<2eeLpA46)pRTvD9)2RF|9r_D~jFnp%N|1@dN%Q4%m$$u?-A$I*^69BxD zC5hFkqEkLwsR`+ThuwbL_VRXl%Qd(EGslck+@B621m8S8Cy*UwMh+I-lZqhj zfbJj1@QtE@2!O6m@@E}6$XXb_5@@Ow2@^|?!ZuZcQZhWGQGWrpDmME)X4aioA}_D}Z(MWj;_zL#qKL!MBu%GvZ1jRne7DrOmS{?hz(M9gi+5uW5g0of85k22 zF0Y7&f%v4Y^1|S1f&*9IOVp+%C}5NlZk_t zmvTX21X}U}bSjZ&%iN5zLi?MVEdGoUt~%0K_zQ5=L*U~>V-R;FKARn@bF4f@LAK=r z=2=}$dqePKO*IZaO&0xKT5LB$1tt%$x|s)1wnGB?GNs%tYEmCs0aowC` z0D2va+?&uMH62iG_aR#aUIO(sV2IsGxLQxbhD@49fhafZw9<&!_{H=q=BSc9K%6^; z@YQ=0fDW@~6qE0Iw{>hC5mWyZ|5SyQur*GT1YD0*SrHGn_!YK{jT(9+!i7iqr!xUK zrhm>v_a~=@SP)+nQCIt@GSM4lpoEiJ{)d?oU+s%vO$rh}#M%^_h68wUsKxjedS8t< zS^-L&I9Jl1pyEu7+AVqnR@9ZdXYJvO{Adc$+UPqXY~cth&%H8GmFdBSkhcP z2$2%{oTa1~tCAmPk8d%?8A5fc1t8*MPNfqRRn;r_zXSUm<=`pMV>!SqDkjOZg1wa+ zRA@NnM4fPdffoB(p9Pigce*M54YI;l>2F6Cs<8z7}5t zN&s_Oj{Y#$l~6h};vI?9-z=d(NWdj`MA!p4Ya1Z*-LgXpjnmYCVRLj$OmDO`v?pum z!5$NHo=KDu0H`z`lv6{E4dbj4^mBujK=gEC$6RK=j@L`wFkl)S zRLr}=u!>Cm+%+&%v+!aq1z$B2L6ui06`JsMyMHx*dl*+Mk(5UMaM7^>D@AyR?Bn!! zg75?6sb7$Xhq8eb$;zw%NeRp%UY6V`RI0esXNNsS zaggz1CJ>owxBV)pDdHDFKfn|-3UVCeHU?PU!O3^&e*vt&2u!{;0icxFrd`6#u@gLO z$qbDZ7NrxROSC9&133b46{?7{;TTo^8mUkMh{mtS zNYrqWqX9ezO3b>Lf=OOaZfiF|<{s9VG9*RmBvu0g1Od8B8rKbKhH*VkO=_(IcD?P& zK%CIm?^;88KTl=L9V(rzt}&^g;8m%FNiiC~!k{#+AH=E4)R^mh2JhgxQRzW>qH&NEd^2;z z{)f~#tOzMCkgSoG7R||NWFjYDyGrpCrmJ(eI8aIjseB|Sf`B{tQsFKpYu91Ylsn)y z_3r}A&eisrm#3YT%Rf0cYiAftSP&_Q{3jijwmv{3uMM{Y9-$x1yiSmmgMFsC89|#KZKR`Z)2`GEIdAr}Wpf7;&v~qpsZslp` zYU3xMpf7;7^Kr7V(^HlgP)B-sdfUm$!UQzzTphd|k@p|m7l8>VIX(5V^Au2eYUO2z zwzF}wwS(QA^FO`x%{MTS$l7cpK0QI$g_JVHMt+REr7gX_{RJnL;~Lsw*JF+m1;~GP zxc>I=&EUb+<@L_Yxc}|V<<3kvx#`eToQ}9sv-6|qotG>&e zHHG@Sy!lNxKLubMb>PhH#6HM%ys-3=FQv4bR2%iXrv>xlT_M3^0VBf01BBaKMZE7{ z5Gz}#z1fXeU?UL8HM~X|f7m(uIqWIU@TYmt@wvFxuFRkLnhW z5pn&wC*l%Lk?0%rsQyT;X&OrN5SAKEWfht{Z>wHEO_tJfPhlwS&yvCr{bMm99=LxBSa;hQvVjP!(7kqi06x;5?j)gf4FK|R?%Ru$P($@@|zmaWj%y7Hqr{SMLNXFy?A<2loK9&Gpbk!X`g+&bGI z_?AoM{KL0KpZFldxzM{o>ai7nF5h?hCU2Lu3}$%I&KXHQw_3^4I(xFPr0Bg6COLgS zh5Mu0xGz|mo@A7}b$fJeRg6tJ+C|I;sit)BvNJKZtyfhjPMM^Dc6g{DF0hW`GRc>A zGzDcA)xxpDnHa@M5pk_#23ro2i&M?X*VEV%@r*?X&!hImYNZOnv%3mwyG~=3hU!1d`ceQwO6=<1;A9Wbsm;ivKfj7T(P<2%^byCtj-rU;{svrzw zOWYEn)RsUP`s1LJJtuWuZZ6Zf7(v~Fl8+wkNd=TQB>O&&@oI{GUgUsu%G>I7v8Jd5 z^T2q}bBo2T)wit#Zc6$;!=9M}Rn=KUIFEhU_AI1~?@w_CRXwX@Y9nmRo`a>A5j=O+oy;8=un3IQZ zp!a96e@Lfb!pT=&X4nNsvv|t#f!Ly5kzZRDHRt(z;diXNO*uzj%NS|q@TK!xsDE~* zHIq8t|8hvD{^*sW1>2(Fi%$zEiF!JE&3k`{z%w+O{ld05*0!X6TBjZFUv9r=u3kHB z5D%KXC!`_q_~={c=fIhWuL%cBSKoL&W{LC?SW8}<;nx1>@Y#UTyv-{{6+RZ~VTXIu zn(yXuhUR{t)!oM9TRysQ38<0Ho9kvKKQBGL%=KBWF%q9NXco6&9p#P*! zlKKp%sfOha#jetMyqd=ZW`1!PaAjQUWY#^9?L4byl6*EC=wmnI^y*ZV%HUgkWz9UU z{de}3SADe3{$id_+ZLUX*C<>10Mq)Nlc+kHaMEunsy4$9GaD6|;+DW6iYSG7VIzqj zTM9iJ=YPzjA4fMea%@_L*q{Pl237qTHQ4`?IS&W2M3jf7-^6~A+*>~xG}aU+h)}uO zu^lxgFfI-JRsGn)8|dA;GleSbQ;&}3wN@`^&wkkStSim#(RtBB^%+@r)%OcH$x)sT z;U+CAej+i3^z5&)x7FD^P`GWHC4a466C3vV8Lc7feU$d#BE? zYJVPJ*_vHQm-zUbo8Xd1t6f4?HxV!3cL`_#mQhH5ZJ>OrA;hO9#KeDonBUDyPW9cb zL%3MsZ|O&OyAvIQM)5q!(5Z(;5DuHebI?g*u-P_GQZ>+jhxT21&U~yaxlzWh2jwC2 z4~u0_Y1R>WWm5HtNg~JrIr~lF80}mhoWB9lP*w$r+a`UKc4eudkMMe|z959=)7flk zC82TI^smZ2Xb2Jy&D`*txqUU^&7k!~`}0-yu_irBscghgv2d;trI)bfvYHoaUmELr z&2`1Am)qfesI{NAB>IS{6vR&sGal#e?ZB)U-1?r7SR3v*Gt5`$wOL#^#RrKmK(jbb zjsli}`xq+yw4!q-#uB%m%HgrR1iG2e>L!(+ZB~Ti@rqcOHi%VvxE(6yDeNsZx)`O| zbdb1BbiQHUP{c37?Vza_{&`TD5`PKX7vEAD(jV^vI!Wiosd> za^&66zCQnel&S8?nNa%x2aRMM)!3zE^5rYGg-(fMt{NN)KZerlDLKviYB~_n=msLE!Z*ip5eE&|6#&-hlTQo5sD}3o4#RFhBMxK8%_pc^si(2jA1Z$vod!*M6ss-v0GtLvoV? z!-T}e_+TsRBzVh+k%0Z`Ek*_Vid0p5DB>sg%1OmmH*k4KL%hj*f@U~ydE$$D;`U%n z+svZt!$8-^7T;DYt75;1%3SXuBRD669xPeEa3_# z4;65S_T66vGUOM8IQ#2OobT;4j4b{LEcq!W^K2k(MJ(0$`j~p_qi=;`%-4nhTG@{o zn3L`EoSu7}SL;NV8=oqIr##j_Ep5#O+qe zM_a3W{}A-F}$6(-9WSG0|>ds;rTb{VQ_}=kT^+ac1Ou?IvHz2h-iHVpQ`mYN?Lt&FR2w9c+5GO zM?ux+Z~pP{H{+LshL58%=Gvzz0y(KSh8tC1*|c92o{U7)31jN#rA z{mr&MI}5Y{k>8lbHek(tuY0L0v_7-q`lyLnW7YEmmNy>S`Yc=%998&=P-o22+ z5qhcb6O88_$WIhh=k29aoIIFBYpfC6Y@;=(6H!D!@-2=2vBe>asIw~GfJ1i~(={kw z;aRUb^#QQ#}6H%BP`W5Q*9oaZIf`O!_*RCd0&7~iU0iZk}Zm}~9=;y9bf46xI2 zW#Sw2^Vl9Oq0MjvgqH9MDOrwJ65NZedgW}sy5wj@Ue;~)<|mW^*X!l<7|89|r-v?S zgx0oLg?G6NXXUBQ26*DPt!{DnvFB?KQ_&!WBU^<`)H`! z)zfu?c~$ay#VsGfW~i*Wb5iBsS@kwYD87V}TsN$ks#A-Z`jRJ41PX$xY|d_*y%aPZ zyRr(9oj&A?7z&a4Pz$L}kC>H+hxv*T{_W(uyL_!8onhtkapVTcE?fwa~82- z`sk|F(_3|CjL~qx%kO$N(~C*;SnTn0x7mtWaO>_IxRuc@{!08;?nGX;j=5q zN)d6niCVP|+fn9Ds;}6HoBX=3cb{0L*C&qi2+c2l$*g9gnwmG&-}{=>nR zC=&}rd`xJkzh1>cxkJ9GrF`+L?U!hF(`r0qs~so)&#n>j{>9PCVmTP`^`On$)eoC7H zC8BX0IxCU8Q*0l73+p~&lRWqLuK=2@;Tt~|7m9k>!ku~2(9+023w>b6a=v$K^on~? zk8nk$Zn*BJ%v7{nEQher`;q#q%}jh#3aC)|lC$NlXql;{b5tN+U0 zIh+6Xg+=~z;{W)l!lHLYdjAh6^?&=Qtu!NXJQBy|7OC5~*IcjdUtdkakDOUxWb;kcmo~iRH3)JI@$VIb~pifK09N*)}~<*5_~!F zd?v&KacekK^pc4Du4JIR(Dm=d+k#4qzuB@ufuDohZ{4o)wRB#u?{BbiO8Y$UnjF%e zseGP|(q`-m44E!!7_Hr^)4rlW1am!?#Y(Of$@Yza?T*wRyW_f!=9BzFaF{JuEc<~U z5;OeHc_h6Grs>k`{@c3l1UA$Gf@Qg*IVhi&}#&`R&8MhewSsmWJXrJOznHday$1 z3Ft5!dCRy=jk$5D!S85FET!tE4Sy4(dNZd1^sUsccN*K0sHipcE&Z)=*l!{8!r)f| zRX{jxi`eSu7H^$u0y_ZrygP^bAT?ft#}v!=T49UcJvRFg7Im7H!jk1Ygp>leS|)21 zagH8dZix8}G5)2IVP*)2uZ0nY3k; z{`e~wUX`&Cx)NlS2ZsXny_y_L7WZD(?F%YKyPq=4>Aa;|ugc6JzcsCXED%2$&+~NF z>sIe+mIjIHD_(lm$9SsbcUg4*gb!<_v+THbYJW+@sIXpo85EjhP3LQu{u+Io=U7xq zcP2>i3R}!NPu2SQvDK6XLv~>3{3ky; zBEK8C2bg(wOrCVxqTPqqUj9OKJm_7e*L2`CL24-7j_N1c7+U!&8Tt)lC#N7=xdyb! zJ@Ix)MwtQ&F|l7sV_L@x3Jb5UeNPG~93R|Jgq7-}?cRGP4Vr^w1u3nVNXaG>nKMA& z5hB8+jR|$4u~o%(p{DO3d2I^eqZ{;Et6$URWAGYCE#sh#_>mE6B0^4fGy%NrlRo@{ zznZoSUjJZkde6f5DXL4)q#c(-H6FW9??gIj=d^=Qz-t^ps}C}_*O4uDS81gEl^bu% z(DDw@rC{mC?=HtyZF%2WM(EQp0S6Otqwy#wr{MyXb7pF|1~VO9T)J~|S@2lCrU%NK& znfDmkG{_<%YEdjsW&s^wm0vH=?+%?vN+DtW6C9z|4?=qowitTH;=KvG$ zWkd}|A0Aw5ko$IC@JVbu;zy-mXqZ*#;-M_;`lXvq&Gr}~6Pk_OqYre+`t>DK(>^k%dp?rG=<&(?jW8PMcd2iSX#NN0Bxu^rJEg#?|E5XL0NnM*F z!4DMfD+@0&2njx0Ji{8=H?ZW%@KVAj=)k1$92@+Wa)f7h3&-HL%6x1sb5TmGl^4IU zrH}QAIcxls2HhL279vLFSeiN}ER<$uj(-t;)IypO)E3_TEuz0?L-Zc8&=L_z7Tc;V zP?tV3wE*Tort}#9@TV&z!;?Zk4Z!#kH`DNWgx3A#dE2>Q`k(F#OWtx4DqAunBYKh` z-MGPm`m^@{tL|+abnW7ar3v%rBCrFtgfVC3cZT${_j%TmpVPan=o4W+M6b5Sj%R&5 zSWlKd^q9D*T{9%xKEL$`tS9-HtX$=?GA?}7jg1U!DX_sCc*5tW{|I!^y3D>(g^xbX zR?>{gj1L!+bx3r5hk|Yp4w&?mc9>d!$<1XM>DE<~4AU+5%@%cnHG6DHd4E!|e*5jU zB;NI$EQX@!t00)U|0A@R{vk7gcT$uZ``Z%ZV$O=vzO16oIc2q}85b9A&kPaUSl6?^ zd0X~S9sCjUkAUVK(qH7OnfvlyIa1(T+67G==JXLc#Q86ZCcqf1%?2<(#Q0WVLTpLr zmhl1WVHOd-vJyT?i_Ov;?UOEvJ<0o|>NxL8q|j5MsVm~OZenG1!L#`|4PFFIQIJ4B zP{37zWqr(VWOwr#we6~ei>3WzVX~(>-=zz0idR1WSa2^z7;fcO^z>T$EqrZgQ9ObG z8#J(-W~ywT_qeMZR!wA-8k-Brtv|``IMz3DO1BE!NCW>eQH14U^IR4`Q75NV1^)57 z+IsKJd{^d#?icd=_3^b7N&X0lYUg3L{nd~rZ_ZH}V@Sy5>BPzz*-Bbq!PS8- zcrD5}<@1*Gkgd!X$fxwE+*oeIZMz)9L-NG1S<~{kXn+2UG#P14evkgkYcB#VSn0mc zN!9A6|LU+|ol~IGkLJ4i^A?w-Iv3w#d%I!x9YGmi)se?eUtX|sPe^AkS9f&k+j0di z;l%na(%4@m>=2Q&J*$7AsHpzV;`4UVUIODZmVCP41IyS|m4t!{J#jm^&U8*Yt^5I- zT|UWMnY7a>e+gB!KiRoP5T$S5sxw2OkEJ!d@A*H|;eQoC){+48Qwm7+4I;t5lgxEV z{rWp|u&o@Y;d-(+k3qa+zh%0(L#o#EtK$o?pK#N+k;Z0;)SV8^j#_{8!LP=LFVu-& zIr@>@GV7LVKa5{w>T@6(CYzuU#0avKwqTXQ0Ki?iN4bG z#Pu+}O6Ba!+@Cpm8}D0|RjIBW_4rH%)6)ekTBALWG=7o{P%St-EPQis>MyWbhrHtd zWe)yh(*47D2#Y)r`j71={vX@#fAb*!ra@F)tQ_nF9y!_m!(52mM+&IeIXO6bA%z7+ zkOJ~fUe9#wJQdtr+}&L5T)mLuNC5@6r*5A5?p8K-|BD3qAGQOnfcbB(<6m5eu%Mv0 z@PBN|zhC~Y-py!KQdI%~?bfPjdY3{FH$N=!fir-YM|BPb{+2uY}@DG}6U2nxhMjR0}(>VP5m5C}ekh=2(3 z|2zHd1&~4kW57o^KxP1l6o^9#yb~s)yPIi-bJyE{B+33Kfg!j!cpxD3?kL6oF8}Yt zz&nAm|B@Mm%#96)zorcar* zSN&H*VEhY}*dJ4#e*x?@kMg`lR{Z#cR=(#ZEGySdr|_S=!6PW7dL@JT&s7oW_o;@o z^Iw3M7B07oGYcsPwoF}lZoelzmS=FYMCtsyd%`o^-zx)hC8x*#0%R^6b2@SBP350b zw0@7x*>#l1{`)*!%Ey_x_P#rv8Uq~*-)XKM$;Zjo7(XgpP!e7wS>8PNAIpzk2;eTN zNK8y}&G|%gSCg=(GBD_F&*1U9_MNt5>leZ#<#}8NfnpNT&x?Ib!#D3O_}1g3_`-Z^t z#h)iM6FLzFdRG{I#^$oQf=70*u~tDi>$;YASN-oaaa>oaIW&NN=AAcfNg$;%+y7B5 zxc|aJCMiVbmI@f;#>KwG}NIwqCZoQk;8p^L+04#dhbB z1H8H6$}Hnvc8M5&@+pqB-vB<*afVbG$adD&pIZSD|Bqwr1(6n6QBTEf1mfLljLN@9 z(?1P7+5YnOvU-Bn|A&QrR(OT&DOI}L__t>{HggOA^+o^y#48Ti-BQy`qx3O##>vCS zXp04AF|OXQIbHGjB}$UbBbdcxJj3uKl{BUsZMuN}y0w4C2{-(oVFCc+;DGS{d#v0I zWDpR5OO7C;K*0q`DUmE}B08*i|I+V+fVSwg6(6Avzq&yiXru&EYZ$Vgn}*p?eEFOr znnjTJMQ~nhnB<0m(|$_cWG2v8(#n`@EM1?{?oMWtm+@2G@ZOH{{IjOSe)c*=vcG`v zxG-fI_j_gnb;AZlwaZK>uRzby-MzsYY6rH*=}%Kq?s(Rpl0k8*j(Vw@E&Ld|C2!>8LHhfgniq%iZPc?)He zbR^S2tsVfJ6F#Vd-A1~2J!d>k9Wu$jsb(TI56F3kOf2( zB{-X5!GTvm8q4|a^Q1AVE_cTPXZYPV22WWH?`!r=d*`+cmtqOu*qc$2#ND8MOP-O| zkPS+=Z>;AIZ7sqr=~5H;kt}QSe*uG{&8pfjAfHcc&Bvea8O%0Ejr`u~*l&35GH>NS zE><4s|0^nbl%r2C$%EjL5)){gaN_%0&eyuUrPqrYeSWNOIp0L+hfXxrZ!}X|y_j?O z{`qb}53oWb4mx1HT4=e?)AV)!db?HfCxY6F=n;}8u{q%%5<_!$;Z4)zAjYqFH5${p zGEKX?HZQ-o$=e$B)ne?gQ}I?e`^?GHY{N_`6cJ z$E}6O=Ez|RV|hza28B1A#eKkcaTHH)W$)&R!P7)O|MF|#joYy$CpXnwuNP$av3)$V=q1FI{=VOKvQVz?IXG~)IDFf@QU`&uD2wRj2}`Go9+ zy)1hLm|6d5Mjt$Giw6sJDU*O5vra9Vl`&S%!|Rl-x@2bsGQad);7qtn>O(LOtu68_ zA0ipusOA!gwCAypcrxFGutjb`^f(L1wl}H{BdA;>*{RCY*GvMfk||pUI|h72?MCVK zwU&@EpQLLO=1B~#f5}S7Vv6E5%cg@%0!K*S^o9|_Kk0?Ayh2CZT2#qvkkW7W7)9U3 zu?*NNRfp@F7N&i4YSxHu0p9Ga04yb?l8Ce_6}q5ogC}L>NQ#M#nEyUb&@* zr1(iOe?5iZF3&+o{! z;eoi>llocMr4$Hb!TFHhNB+wV!JhCV-iC%6V-xG`rv$!gYEV3PSbTE*=PY;P)xps< z!{RsYiwjb3!1qOU`Xo48G;2{$nQdM?iFzNdcR z!r1Bs-aV&q@=uP{SQ7rbRlya~0i{C(TzDT!(E45cZ*v*_B<{Z1ENrlt?*(lCMWl6; z&*l$f{v0>O-kOLH)y2Ql_ekC)O?RH{#=kVl*RL(!e|mxe?%?=-Pwag9V z@{?d)qO`f>&a4J6Wyg|2!jj=%Ek}Qvl(GiR1`)W-S2o*>78M?k)%Jmb2LylUp3RJN z3}U+u?YgGej*2cUtXf`m{vW>HGOCSeZNLo>+(HO$A-J`8aS0mSy%cwfQ@pqYOK>Re z+TvD9ad&C47N;$g7HDxwFXx=^$h|-AUip!=*PfZZl9_q^eaIE^NAUj;cSF1`MS7Wt z^ZGE^F%0VKhRkmG(nsna6^;io2VhyFDI((Bn0TPL&30N9NmwaE%Vb}k9I0Xk_{VIlRsOv zRP3j0XHaN!m!)^j(ZgHv;yg^NvZkF>M0tGsBe}xWzy+W)liCP;kHPj~WlMuhv@_nr zgYh4aR}{jFr`&i&IdA(}{ul9>At3_q#GIC8s}U28fC(!fURX;AbtBnd!0Lk}g*>$1 z{eO?}f6B}U@hXc!`ttv0#Xq|8{%eH}2!M%!3B<(3#>B%T24X#EOPE+dG60yISwI&X z0uz+Cj$na%p-UbTGx>$&N}Kvm6m;~xBbx{2DTEc3YHyvRomPRE&N%eM`D=5fU97 zIvI+Ei0^+!FeD1yA%@Vk!^|H3UcR#Q!ZEg$iR_kdi0TiuKY#x4n^7!}!z5WC4WXyx zQ`CB0Z}i!56!I}Pev)W@Y&n`-xXXfkyXjm^guh-J(p0X8>s{g9LYJI;JDSD4ma&*q zYa%X~9x$WR!}s1dAW27VX~|DhTMJG3!p=(W^As*=77Nl@#LoQFYwc9xYtMUF3DRG+ zEXbC1)rl4LhI*dTgZP8qX&6%OmTxzl4ILAXvZ`KF zs#cKDHIv4Xh<0QN@;0fDKX5R#^$X>V%EvPCPOPj_t+8`Cvt*v2N}Oa%a>J)IA&AiwOE zEZ*evUz2X^sHPb>+qU}>cW=g=VuO{cX_^s_JjUCVt)woVRS)znlkpx8z;*?G54cRA z9jy`z8gjdc2!foj6<0;*g!TwzR4%D2g-=|xrH{$mExLkNQ|?GsZ05hI(?QUWgX!^0 zbJ?OF8o(#}UGH!Q1+r8dCvS|?M>Owq^4+}DFsN_zdlC6ms_R#9?dIA@Y_045Y}Ko_ z?1IMDI=;sy&@2iH7&Kq(bYs)K(axlMXw`Jcv|&}(|H+>_S;4PnaTQqsWtC|^>Fs}y zFE*`z1W(Kx48*>%B!igd$xOf2pE?ljc!%89g)}RA+vjrqt_-HT)TRp&KTcpp+vNeH zZv#1}^hg*`(m&<5k*5`UdB46SjcdXpg;8ES9locdD!Q~Zd9Mj_%n-s_I*L)kxji25 zXTjqY^Bj_t7X=Kt@3cZ^*iy`%R3EEI%Niv`FPRLOKmYk+)cq79;;C+^vE-%Sj%@KS zMxnj*9K()_7=H^ME>ONZLdCe5c%4i z$Gd26Ur;+Lh47q1WuXS;n;5isEexZW2*(--HX2s4T3r5x2* zvlnv4S|X?P{UchHH#byAL819wZ*#A&)*&g7J;);FhZXvH^K+&w3A0j~-E^~@k;Xjl z+3d%DsvhL~F*6F%Z#AP>^ zu-8fX-j~sqR7ZUnOh+!P$uu86G!<*K(C!QB^$KHn^$aLq?;iTOV9w1=X>9i;X*2iO z!L&9DwsF&rIp@uN@O&Mlpg?8`vrK7k#girbctn*wjYBOzl|f0{`K|OY>e=qEVS66G zoKJG3^qI7|9-+%WLkxTD53(q07ME=H_R(jFg;F>Y#AOXx#gi-|g%EvJXRl%X_}wZehBU~F1xz2 zS9usoZ4g}TBpk6J71fHLmZicXGGgAX+|JDeHO^O0daB)E#Q|>fxsBE_wVRPsy%#`BrmSB3KH{s8)Z*IeEbA@#T77&_IFy zTjjf42>*7&4Q^-hFAS`zIxuLxORq-|OlNP8ygmxLAe zQvX8ubYYNw>iGh%mB4vlP@Y6k9Oi08ygIei7_e2%VeZWDQ$yqV#VJ-PIE** z$kQHc2>0au@!gq`rX(NNqvjgskL*WHlvg{zXs*0K;YC?rH_h2%v2O?$vveun-xn`@ zi0mBG6FzT*oa$FSRu)bqN+~UTtNQ~|kPUrLq+2h1qk3HKFdNn=yqfqVhx^F`z%F4s zd|6YQydOPe8f^6@uc%V^ptjJFw1C~MWbWGZp)}|=;ZWqD&^gm^O;37#J)9{R+vKTg z6Sc~RJa>^v@We;5)W>(5SA{49WWh3jLPL(ew(GgpU%)r(a{j4i-fjtOW$zE~I?tXA z{p3by&6!K-k$kulv%EYT@`}) zP=?l2RHPLnxJQD^9=8(6za_p(O{I7BL$t|WU25FDEXY1Wx{Q}QV?@w*sSBmyc1vmV z8ua}Bwb%;Eo$|);m!B9}L9$m>M;YB{bB8mH7K}E$mr2z`Ieh)*eETeLzJ_hFqx(FvyOnv|2I{3K5O!QX0K@)2>K%{j@q=z_5yZC_O-LUpX{$PBpm*N%&Y z73a&7FP6i(SWuk~>U8J~b3f`jp|46jdI(K$86`t6>#IOgBAsp&ker70uJzN)R#}ik`pQT z&r-OwS`oU!>W__=uw#Z#8buVli ztSG5%XM34xp^Uq%3#Q(y+_H$>$e^BU-xeva75_+|smDhtY1J7<;}|LQ&Fb1~J}=&7 zLIMMxErJ!Qbm@*XIohgxX*BAU_q0sHeg6+$I+obU%b zVWG9CES^cZzFcRTPH;g@X;Q`GMcB7t4U}I-n)%b9%2sdp{lNnPb;C+jN^O&K1CIgT ztIq%)!hnz_0_h(@Ua4%cw$@n(E0v)_!d@DzX(Cj-ydhFg3#d;r6b+2 z?t2uMw}aJa?3VTH=#PUpFLy^zAwHQGH8^sgRrvk_YGpx;$`cit(ul^Jd>pkyq^_%7 zyoyJvvlf|SLtaId8~U*Jv`OYL6%cTC%NA)k4MFN==g2xEDkhA3;9&CWAQ;UOk zx9XTN`iql+#q$0NCnb2qF3o8#G)tT{lY>ZK4c8m~O0>_XFAH}j&h=iRu;hWoPR2TNO~_AZ-+7h(E%gtg%9wWzM;B75 zp4rOND5C<_YSTXyHAJuefKbxplVA>9y@^e$bbc()`>sa4S?mW&Yv)q-$8IT@YqUK# z#qjyrH`#@YQN<5@zRMIs)abz}6Y1~N_GeTwMfRSBwPs%0*_wJ5;g8I}NL_YrKA+(_ zFh(+s4J9Bit5K~Q_Ic7z7VhR6z}~! zo$5FneZUm+E?^^R$aQ};JNg?nd9d|fEs`ybV!A^9 z0U0ZtnK2E!NB>e2ZWc=+g+{MrKd~R(h>jxgO?c8$x>8R90e=FUcyuPv_xLynDdBY! zx*)pL@L|~eAUXQuh$$;4;D~UHUh7wekT!cA-ffu`ugtT2eMO?D%c6PAFoqsw_Lu=R zcGfXLQ<6UO$2UC*$6Kq5<`DyC; zQct;MuSWg?&TXh_D`O6xUecTu!IZI<<`tM-Vx;q&u%;OaDT9oS;M#Blyt)viLw_rrgPL|@2 zmSR>bf_PZ|V`4>OH%bGYA?!}N6;CGp@JTQa(Ff+R)3+fH5sdub7Bdf0F?@ozY=%)P zt`M4LTm_znCaI3{s)zp2?hD%Kl;`8~{XOxTHs=#P-SN=Mg?1`0B#uWP&q(8L(({J2 z`j%@iN8hKj? zx@0Ml)m4SuzBSB9VfzmLw;pR$jFz2MqgC;25{gloVrD4|HI)i=EuG9{OtFvv7@Bv}c z+U8&dfn8>q)4LsH@ur0Sw}@?r3GH)biS8aGa<#PS^W%dZV<7{hcW)edUWRW8@J!Ox zq$#i{Bkj2Ho8LIxVaHMc{a)BUU#9O1nb;8<9Jf;o7}<^H%MFnUsH=$J2GbU@*=zC? zvZh=Xuk1b(`ttFJ@?^TA>ZVCWEp3v@V6uW6op0)W)lB)%KYot{DZNu!+EGmujMMANjvwYBd}Fi<*mpI*+>f;V#@#-3lR~fPQzVr3 z7htbY^Q7RM_U^3qp_JS9DR(WG-6ZO3V-pi5sg&I5K@aEGM;;-2LgZikh7xJSX(soi zDDT{F{=5`R;UXziv(I?z*5%18pvjYMGLrWBy8=j7e*aW6Fi>9QNFOCI^&?xJF8M*j9v{V3hXEl%ruSyh~3J#H!WfW_ysIFcY zaLOuzJs^jv1VvEQ(BXnae2fx8_qq`;&7#J|A3DE3}-eK*-AJyGVBGP9%K zb49+B1H6OfRb$IS)eqnMmG?-&0=kAGrnQk`G!uf@$HW&Mag1VR6co}{25CuMfU#?J zfA{TGDUXz-G?Ux2dpbOZS#zW+z40_JpV*yj>u?Z|UIq14a zK$!b{xnO)Gc7gVLCcE{6vW2U!OG_zgWlue)gDF4~5BVj7>mAG7Ke| z$&;D0;pXvKs!1xAK%y;c)vVrOer=tv=M-GJjPpgujYX5XtbZjN z3vA{z`8aHC<;wf_;HXT%>i)8Xh~8#6-Mb$FHcAK=tj5*y>NK5lx+sU|RyIzq!r2d zA+e!R4vIZbg^ZQ+-OQI%jI+D7SC#?A7jm~Mgp;=;u(TA$9y`}ZDj4olg(i6tt!4Z7a3Z@&h~BF9b{eOa)sQWHGPTl?zqW-sr>(Ojae87sgo6o<>_kKVdM>5T`a0luD*45Z{IwW2|yIqLSk;4 zg`>F6N9q?xAumHWFjAU6z~=6a#U_7^1O@IE$ozJrw%+&2BvThS8{*Pce{jHSsOSrP zaoBS|-Hx{tUUjMrK~ERGgc+l+u98&9ClYzH$6`8Mz1rE;f-D;w0rui&h5nWfngNqPW^-pA;Nenq6dR}Em@GRV zOc$gwOeC7^9;GxGYH=NKRd=z@l)Hz17f(Wf)slJrXCgYxPkOml?c=ps)w!y`n3G;1 zR1n_1uTLJ2MiG2`J%`n1W&#aYouL2H>Hk=^Q0>iBk(1hu5Z zQx&M&&vSYkM1p_@4lGQB<~ed*^L>{MJvG*4fXu$p4X`qqUIIO_dV;xCWTEX_So@;7 zO2}og$E%6!;m}tS_ zwD&JS%6PF*l^D2Ghv)td>dZJo!&_w zu?`Vg6H?cRlrvUpsiQM(HoGSh3tp*A%VVJ}znLZ<3{L(tnfTKdIljlSX7?As=7c?b z*&-m-t3WPHz~~uWT145t^0oAx*TNHbO*MO@*q>MKpKw!inKXR;$Vzf+w`yX_(-rrD zszQiYBe!>_3rp?_B1#$~#&A>?X>g`^PfT1Tr=8O;R!_~f_Wm~v@1IlFg6c?8a_-2g zCVar_JcQ3YvN##K7t|>$O<@(ia^?}Kt#WM*CnqC8@%Aca`QP}YrSmU>k7?cy?ju+B zQ>cu_vs`K=T|9yX!H+$(#0nHcsbh8m2Ib`|cMg@O^Vd_js>~2I`}#FH3pJQKf)Oe* zmvOv0i+-kA%|&V)IW^-|bU5#>==K?dcVaA)4>DW!s>wDK+Alr)?*t6%5F%QEMwLaH z2$})xrVf&yDeF5?Wn|nKAntKv2q{z!yS-7mUbH|eO`lcsJ1tAWX#B+btLxK&X>GMb z-`E0Cb+YyemALQy65h+>)KilL2Z8hj(>>#Z)BLYqkG=g;g(jo=QDe_^J?vdUH^{v= zt7F^v%Dw*cd8ciu(}!4>plS`R{cUdWhbf=H#8e9|dl-RX_r{BI8JVb?m5SxEptmz6 z-YP|i-s?SFDHlUupJnw*3Of^`UJm!pmtPp@#NRgx`rF0NO!};J65%uZ_g)ng-Y?kf zu28FB^dmTuPhwMIz7BLxWTa9jzXdzAKOM!mLX*}0bfjw8yggp)F3Jn#=Q4Ux zRjBl+ftsojb|=qxa=mTxyTT%zZr>g`I{9#CJ*3*T+uCEOgG0i1Q`%~U#T|doj~hKoMgUP4YIRk>N(I(vMzG2|2nKzRN0j;Oao7Cq&{J#rt;icDN*$vocVH)2@ot}T z^LN|<0|SEEmUleIER@U&`&Qv4*&s16lg5_f&(n$&n`>ijkrotbaLY?6-_FQd=!fE*qfqXP^>@W!4kRbcO*t!td$z?Ixjbiz7J)BmzF5aY9cYX8g+RH%||~%+K4jY zB?r1Z2&o`ZKASF~V~?1NVNJy|O0=#MXK$pf!&W3f|Nn=;7@r$)9i^J6f2Cu z`Fi7OpIA?&xL1o0Z}0q`ykCUmof!;#PamcGfR{i5xBub3wQ0fnhBFOg;b~0()_3pC zhtvq<_h08}HMCMC-k)wAe1(K7aSKu-t|vxG|i_H!zT$DRCf&-XQW{y z_mY`Io{Qm}&gIzU^fVdY>rSM!D>+S%7-@`U)V$cD*FF3$8%9CD1O5UyKR-KHc=u~H z)U!!}I;-2-X_r1OVXq7<&n6#l=feii&qZ`O(0Athg8fDpjtEMt^jmikm(yQnXDM2D z93M(}l4w$&SBfNoDT6yE{nn%dYlgtPxpep>T|xq=VjWs-Tqr@S_IX1v5XMG>yE5OH%$o zn-aZZy|Ldl6~^rdKP!tl8_2yL~PI2TPZFz zIe}&I^!GO@E#}qpk@t?6)#1UNf{}1 zj-;eHtv@QXobIJ28>CgB-imLh4&_Ya{rujPqQT!2*yN9ZaVz;`;(?du1Vcok~` z0fm{Q7$?x0{6tUu=-730v8T`Hi{eXVXhgM= z2_u?IzW4G*EWOJ32drp`?S@KN5{{p`t!J*Y%@E%m9dyCco!BG zSnK*%F|3cGmlN2=`aeo+^7v2_N(syqZ{R~j0fmKJ;WTn+jP*+_3>KaEx7fN?vMK+d zr*eTF=&Ao47!MrNe}r=XNizK>$P^7Kk>l5S2)52c{~c4skYz3f1Ky=+{D2iWQUwY~ z2~<7)(+>bh8pwD*-*I>?N2U5l>_S{WUUfmePHsqbs4Eic+e%54o&1DYL7HXt?4^Whis^~sp)_Q?ryIpF;ZsJaCyWj~6cwyO8&5Y z_`mRv`LDfsElVHyeMc`25d-Ogb%c~SAX>==9h`|w8>vbknmlF33n0=w6@4;~IH0Ba z;Nt6pjPUab%t2dA4GHRK`7%1l6j!_t%0_!q;$9hlJf)2oq6hB# z)uRKRxk(w4HvZ;#lG6W0W8 z`~?UQSDB6akXyH4ek*1KYl`Sk;4q-bwS?kkKaIWmqp`iRO4h|$Xtp1@8eR6i$-M(9 zoj0^Jjnw+_<1E|DObUa^qnBKcd3=r*&vQdVOq8plQqZn1d1=V;1L>cM&HYh2(G`Bn z&6OjVqJY(2a_LX!PJT?^KobOiK=$Uz%b&h?Q)9~D>rK@VyChy_+r*va^DB8QhYdS0 zzSb08C(448OydbBhskTkicVH8$?pE*%ERJP09)u@Ugv99ls}O2!>M5Y5vpV4yI9b` zt-a(N4S|{Sw>wIf?rorAHlb`D4Fy{p zACS)KPr4)vj0xDM(#w=8n>jftTe@*8;>gdY9F>b7+Q8q*yc_3?ilrAzOE-NPnS|GW zFqPXmGI+#Jpx!>uVi0Qk`(D7=DmT37@wWYH>suYQE|8vPdjf68PaI|Y;*7^C-(RH1 zPWa1FPFKwxF=_LdGV3VFBU!BAmnP?J{0aESh9U1`%2JT$I_R>llw)@ZzWW8f*O$n zRk3H?wLI9t$|H7yMjDZo+ISf4@nusIcqNj)+0;i~s{9Buh3CW#f5*2KgBs2ILFEU4 z3;zSFoDhO-Ok;isuZ_8Pf5x4ng3*310i&eo%$n}&dnSY0Wz`PNDdiZ@EYW9NUgY%#zyu%@$d?Ja9Cp z59-+zlg6_k`Md$q>?W_%ioK2oaUJ4&|7gzck<21kR+zdYzx%RCehA<@k+uG;d3gMN zo7(6cQ=WSQkAKfLb8B91l$=he;#&0EEJ|7dmD`ara2|8odS@LF6#)8HRJLS5n0jd) zebVU;WToG_odBHeuJXf0n~}qBhxvvmh*CNI5)ih_P**HkOYJ20gbgbr8m`0DnIYdp z`3|h#lKn$ETLBtrg^&~SK7#Gm`eFmZ3VjJ`f6(U*B#I2*c^DuReSsPa4@n^o^ndE`u4X)J% zo8>5|X~#HHMTbF8L7W%>)9??CMNBI&6b>J13%!L+G?L+H$aseG@)u6+BKd1UI4_tA5_?8$h`@3nu!>{tjbjv8e==U?H=OoZ7q?V7|yp8R}#<$Yp=AONc` zUL*KvUM~T!AK0Il+>ur3ChQkDG#CpUGfKMj(F=1R_0L$w{CEjXbWEh@2{SQ49GEYj zvo4IYm5fnK)xk7gDsdjSXwTVNpM2gh^!1nl<1+;!z!ygwb!Bs; z_U)(jTbV%)zd1Ck&2!AahI??QY7T_^(@gTNyvzztAGeyMHz~pQB|JL{<6bJFv~oq3 z?nf%lJr);Pf^Xu%Q6JPQqWQ4_$N(O2*!U-${NxnWBCv8#Ut!T(KmvBU5Sw?3YWeO)ox{4z5IHaQ$E?Lo-F z8t$E4%o8(%m!nFKzb9+kV?p`g3YQP~&)X_>ZkWcPK9CCX_EE zf3@$YBgcTn-0Zw?fzSUz(9>w=hYwWovZqT3vlJi};o>%<2dbYND@AcK05SV5 zN+fE zo{OGKLUiev81>0^D$z@HXS7R2)KiAaEO{2*(Pjrk7z?3eDBla`gQ-@2AYW{+pZ#j# zn#7oLfP#Ryc?u_j{O==U^0al*1;jg|<^h{D`D>Ddjk=GOyY&%RT$z^f} zP@%H0@FK`DSlTkT4h$NJk(%gl^&kwc4vT#aUZzFwNU2MOXA!kE1HAFY=_N2({eaA! z!!s8}8Rer#lHptf3NnAM06fM&na+sut%T*BikG?v3&v{vgl zyW-fZLlq?H1Y7~OCGGo^MEFalfenl(u<8M(1e+arruF+uY>lG^ zIt<#fg8g8MDd#A=y!;rfuVMJz1tYXsT}*J|O~UROQaW}Q_cx|)5m>?F{;|E;I9{4rMY3!hv@cBV zbvGoOeDv6F&znni-GY^!bA@o9LfC!FiX*;}m_O?xaF`)3&{z2s6~fqP85ygJu@(|y z+dYP?jHfo=w+!bhepPh9+kJ9@r^w&UAfzz#*bad)r5t|>9hRU&Pcq~FMo@**Z~K=!U~aokoeQ|{}o)ZN_d zm>8FkN#S@NOURyt#CQk2;Oo#~DZ6&3H=hBWU6i-nTL?_`l{I!TIC$5OjKaxmYO zR0S<{`$^b;ECke^DPO&A-PY)7;Uzqz>g1XH69hF#^Xa{^qTvi(WFz8H!YF~hmlDbQ z^Lrp~sh|Q_MJMm8_jXa1FcAe9tmnJu{^;th^D$@PgSI?pV~|lHA}~lqxJOchl)?POv-x&m+a&d*um@EtYLHu$!7Orc{(b2p-2=ip!eO1W#G zjEmI{)5=|8i$xOnOgi?ipN9rFh!|mPNYaS&${srAe?-c{PJQ~cnFqU4I|b}7=#OT~ zz1Yda@4UC6)4I&mL>XwZXlYXQ$h-?uagxi@9?q8u`=Pk`!&VgKn-N2d_&$DH!CZt% z-+wZs7-rZlqx3WLFTgT*BdTODuX?!5WKm(x+M`pL4f2qw&hpt%5=<;czxwrvvAvRv zS-SR3w(JqzwwQ1z8hpng`!rWWUnK7qQ+BXOO<{gO$lR0VN+@b%{8ggsXO`Sd4s;Lw zjsP)B**}cwQq8pI{A|S7kSJzp^Gh@~>$(%VF6`9%D{3!}+P)~j^0Nt-ioD~zhHy?* z#416LFhGaiKA2+2Dcy}W|IdLrfV`+aDxg$j>$I7@a^VHa2c!STsTnmUr{46-@FRQ= zc*K_MyO;kig9JPzp94VUMghjNQosK5nb0>-a5b`8W@qyK*W}O7fpG=q|6MSJ>px25 z_3XcgXfODD+_?Mig3+cu}mC!d8-Sv-8-d6=BIEjQHvJ|Fs@ zLzGs$8}0007XAC2Lz@>L)x+Q5m;HNJJrqmrpM#@mEZfXwr!8zRr;aaW-ThYlvI`ym zb&{4*spe6Jra`I3|2yQt-@`!mfAyjNtq^^1_<;E31mvy%leZ6AbM7&|JvGwHGjfW# zPg=;>l+eq(xT87S4ph^-1I<|DSqG|r1D4>iiQ^?fn5uq<{GkED@wH8+Wi^GP$*_-1 zO)K*}z#)aLWdj*+#Z4cE@*@^UvS-d}dhtDFkIBODe?IJmp6ns*ANzmH2gu|e3=t?Z zzs^6m@{a-mkcB<0L?_%0Y9f|Nkk=ILmz%PSLedY9rvJ-%_0Lk*hhka`Al84KS8}@6 zAbzh19canPDY}1t`~M089?tg5jX@%kTP`+*v-W|Rqd;6nK6GeX9gZJFW32=)eTH4+ zfW~9&ZiKVBH;+V<4Zt6j`P7AnM~2r&lBuY6O_M3()3nyzN<|P1H`P&tF$+ccno$X~ zMg~ZZQuPKhl|36y7-!-=4t|r#J^-P{iCT14omG|VYplj43vTa&xxtBSkeC_QNsLH4 zfUZ8lg+ZDqCM-LILQ!B;5k_!My=U7uw|l1;L(zsZaGEeF_KvrV9QlPm!C}-6pH$b` z4xIvF2wG8KcE8`s#xaTJVL7(3kpaAq^mgOkzWv-xCD+&>PwYBQRsI*?6McU*>01Kk zqZyCbElJeaO5)_;?5rsNlD7bgPGfDvWV4S^CRF6K!E@^?-+Id2t&CI8)zajeON&!e z!p-8LVv54Y3124Q_GLxQPOahS5kMSQ1D9;6A%sJF-!S4whM+bM` z3;vt$vy`Ur@&#uuo>O1fD|$U6W)2rQC1p;6t3x0j5rwKS>3L7IE(EGOOj__Cs!@1` z(hxEB1G)zoe9yx5=493TGtc{j-(?kx+15f2pCAg^V`11zEmu#fHbDkS1GfoMIuoVy>g9NguW>fGoywRU`%;Jx|Cr@{B@LfX(uDVP6O`P&m;7+o8H{=*@A?Q3E3>E5 z2fAgA+BfglCU(mwQcUDUpWAHWaa|yv&5}J=uxe*idsEosKV=0VK|-rauEY~XhROJA zbt!f3=uf%}$#--K8tZirRL9iyqA3g;-2aDjYWWW|j=F)I31?6z^ro~f1bh>|6+z^9 zg$=`2l4Fwmm7S1+_jrHjduuKxfa{HcS=|kfM{P_D1cHMvCLLWPBw}OIhbMQ_@gLGD z_;>4X5-24mluu71eF$X?t0wTBb}|mJ2)F1jPbhP{?vr3u0?TW!;h$IO%y#1IVHO^i z&?iUJ0r!}wGx1((*Cp@{;L$?s;u>blV5w+GQQ>SPTXVF4AP950Xgg}ag0Nezkrmpg z2BM;!lZLBtqrYD9(4>wiGXI7O;LB+_V92YgTeL}mc94`7*vwjCx#X#DBe3)$_ahfW zHc%=k)i~Ntw5-AiD?Jf)za1Z>VBA(!r|vI6^w&M+C<(<(33vEFF|+E~xX}}JRuE(Y z0FiGH5`$rV&=(B#;fNk74|s*l;v9uI*$aWUa8Ty6@988kc7D5Hs6{2p+W^QYAqvmQ z)>a^fU?Ui@{Ood5@2ssE0iHYT9R1WgoZci=QM?w@sZ>E9J57W#sY0~|VIf8c$9xN3 zhGX;UVa=0*aCI@16swE%2ovw`%kkhaTs_Qt9=Uwz+B}@1Sk|m$2%xUciG78bmxFV~ z-5=fZeog1q&x%sA5Sj7F@$mrHI-3P~0(&X~_WlB_@Z*Q6Jil{i01SBfP0a zxYG`vK>eC3j^WNR0*q^*(?<`6gA~ZgAdaDp_96r~)}?2DRHhMH(BixVO z8H!fqhbw_FwP;xr*T^^rRlw_pv{Utm_ym{?%ZF?XtC9O?bevbVh`m65s}#4}Ll(irni8KiHktd8TwhjH z1go5O`eihqHBt>3X|Dqn%ZF&jpXP;cm#*FtsU?CEjhK^GiJFj%#Go#$$V^zg^sf{u zAt;1jO|0_~QDit~G~ROEU4mT_PNeQvO_m$ABnkn(b{(xQ7VYP%RG2_llgE+N$YMND zW<}Bx5KoR+5n!e0i)NtYCRfywI;Cu|DI?~K(JM2hw-O_n1!KV77mOp;v$5gK6KejA zB#)|joJpZBGU@8rVIKU3Sq*ASm@pz;Ji0lmg5i_`WCaLCW+I139HT9PO3RhT6zNzz zJQkMVQYec(7>|;?ES&5;v+I-sPTG*le06Gw@v@+f{L9A*X;w0wOcNlJ8ftHscqa^J zbskw2t-jxZcsdvvjn*@;X#pi{P6$S(?BgKoWSEU8fuU$Z?=!MnAZ#_sl4~=cr^>sQ znvzJ`$HnEtEacg><)cXi3W}L`u2lQJY%jubB%9iB=rZ$~3FgEp=6ta~k=^G+P|AWM zZ@%Z#KZUB=0o9T&CGO6c16cb&evy&q>FH%DtpFOYd2tUb=DuPIfq(`xtG;$XG;#x; z3YED1!Aaf<1CW`0P~Xx=E6IKCl*fBR4!4H3b|1u)KSgx`_*2E~2;0I9VSI*=Zd^FM zmmLaKTv-AtEr;stf~-IQn+)&i#V$CI=7Uw~Skh$*CGkYk(s2I1M6r$w2=ODCjAj7e zVyu+WMiwIQZIsmszzM0ps}=6-C}Nk!v!`;k(Poe<_cPPFk=aD6)-pebS{35~xBnEXMnl!+8+brG zXqym3O#+M`bkMiOJ6HkepjGrJYSLZ}>X$g#?rz_bq z-q3(Yq|y8~)8Vb=>`zLgA6k+kVZ)MKhLiCGZb0fXk+NHSNZ){gb)9eWh6}O0uNN7= zj3+_5vlwx-5>>l6PJ{QzJh|km!d*&usE7u3&$}hKIyq6BAYJJ2}4C*HuYoK8f zhhq5a6{2pMJl#GGV}`$HZA|)(ihc;(HwzlGIB@~_svG4mOjq=*4Jza!bUyXMumDyj z@s)n}1-r`CTzb`-diTQNTh#FYif5HNI{>zd49q*$ujR@apli8<=x~akMlfc10yPj| zSoxd;pc4-Wk-yrNh~l4qa`)zYOU`&*zz_q?-F+sG>B7iC(%fY%pHL)!aenDe zR%`>Jfm~h>(k|#JtZ5w_Z}qXCVic+wvuOSss5JEq59Q~49mp$^*oK43P;6hnlO zJL=ErGr17g8$i!B+zK9vAOZ|fVh;@?!SujXx!LXqsC|We6kbcAt129SlDF+faUq+*f@y%U=wl1!F^=q(95 zlR=bKDf)2E*o{~`+Qh&)`);@bjlH09F2F%n4MyfCk8wWTvrR6^E>%I7f6dQj)CJ;I z1YoYt9ubEC2Hd>fOo5N^kWIQE6E>4++(>j0#sD|d^Z=8pr?bKLFuFS$_gz4ueAytF zh^C)R4zp00d^!lyAgNPra;`}n!LulU5vu}pQZ$5yw~l^h1#n;z;*k+VsA_(;$~I9n zM8=0d`wel3jAToj_%HS`b&3V@JspNzAPIix1hB;-AkPYK{w(c5j8~DiJjMP!;->Ao4u> z&@Iyt+c|_xuL-4JLQ^ZBk+}nrFIFy(C1(4HfvD%Nz^?r>=69pQ65>L=On|hL_i*)S zV#AGkO|`}Rv?1e?NXeEHtrFEhSgE8dmxy5_AUmhmJUQ3^jgPdTD!Q2xd4FEsHExS0 zY|Bd6z_VG)s4PoPpkygsNc<1ElDVRi#amu)o{%9-R{k2!l0}WVq)Qeb6@Ny*u0GTV z9kO#;JPJv@)lQK7L?*=;0sGC!CqK{I(ih~#$83a|C5p(S1&e_US8T<)iCc0NBg-M! zIxi6$%1ryA(a;*L$MdyzhzL~Ms(eweK7qo0O9r>T8pZ#^-aQ3J9>t5kk8MosOl;fs z#I|kQwrywPWMbR4?WAMh*;RMny{qoN=iJv*H81_r{nB0Q;s5*eTI=gGj^^m!mz)6n zamkq?sqzsDL={A|3QO$`AK0`}TnpMt2NNv7f0m90rVvD^pxk9Al>n6rFH7oQEN5R4 zT(BqsEZz(K zKooVWaTNnUlix)GWgrQv+cWrK5NFu^@^^$)cE_Zx_Mk1VT|n|f(KF$7;cW?>c2FG0 zEC3M*0bJ;4nH*}`Mxg7nflh?G0+=Vt0@c21WCcaDP~t! z1$jw8Tw4s%h#LPj@2dmb^0BK%q zPossEy1riDP6V3yAy#B%fAx)KmH;-eW^*?{@*?mT2o$k-(2fgu)Bt9HP`n-V6BA)Z zxdIK^$K4N$ND4}Ue7K5N4~WHKO5j5jRvY)GXfLQh&R(AYxqOCoi9te&BrA8kbWEUL zMCcQrue`JOJcWIy+P3brscDU}F z+S@jN_QK*hbD#nLtGgekw5K4vU|r4dv%*oOf7?J(q@tE$ne_=^z?aRs-bs1o>1rGw z&w!b}V!r{F&UN93TWmx*F4HSHZevZPqN&t$fqZ`YSwh`(2dJoEGA=<^Zm8Sk&AwjD?1qiq<*z8AZI+?2`#wl$SP1-@p9AUJF7I`&|A zy=3R<*SFNG{aP;##i@MB5f32xI3UxkzJ=I`Igcj`+BxXi^ zWM}^QrnWd;LJ_1YV_GU~j?*|+eX!21Z7$jRqgnZeaA<1^40XEQfN|rXrixXavL-d; zk|)DT)0gOTWu!)>LwC1x-s$1j)UqkScm>?$N5D`m`7Y03l9L(3q@iP}PEeo~-1y>H zfqDoTmdAqx85mo_mz*Om=} zCiJgiCL^bYN%)-N5q>I{Y2BhAW0Y(Z4@)XcyC|i_1Tpg9DDZ0RUGpHBC?4j!q3*m< zm1#YTr&JTU#Ki{aE#8UHZC*H{nyW#>(Kbr7974D ziF?#Gk1xe3`Fc1$jQ$1n zk0ulTps(yxq&V9Ia)zScG|0LKGcsiUf!+|HwUG+2it z@_jqkWZL_2yN~|*)hOHYyDT&^9X%CkZuU-Pvod-!*zKB5&j_tnmfepRE|-`+w&*>G z)9aTe7!H|46&dS5o9)Dve1uAopkF_T&|#2J?sOn~j#)>@s-6xR3y`ye87V@f>#-!o%m~XxWDz{<--BiH8rHG# zZ?J96rHO#2xa-y{WllMb)Sii4G6@yt5hSA|pJsuJU9fjw;c)GaWXu*Cz&k~=wQGFJ z9k<#gz%v$*FcesE^46xSSg}r#t6*h^Ae3L)2%l}!spbL~Q%s{42O6PANhoaK|K#{X z7`<_$q~Sb*`V2OMKV;ni5GS(pxSCCdgHDvS%3`HMwC!H!`HP6c&EJ@ly_5XUnU0KI zS>D_Fz@D(__F>qVG^P+{*(4b5it|wOc1feDYm%E4M=m3xGW0=0u)%)6{!tMQ5&1H8 zKOA9mSz(*VJ_9F8UKQS_=`r0m!xCz03TpmAZkWj(kaDe*LqS<9e74QwSUFqD{d{~s z^hL_&m~aujZhy319OVg(g{ZynlW!fvq>5jm5`hCGx*F2Mh$cdRD^f!3+c!5dd!uN= z5fas|eN8>)2E;rra2E3(BB_XoQO6M23M}*mk;Z>Vb$A7;wAum-RA(*Nj&pD>Gx@g5 zobdPzY9K=%GiXyJ=2E2vt!F|qcD4)i>XcUKvVS{{CAzTF0 zMDhrIFZ5g8N}FuO%~nRFBNPTX7)u?m4H`W;0|dSB(o+$f%HSrpYC)?D$fTp(e5TU% zypzS6TY^{yhziC(uS#%e%@QBtnIp`BIbkpy^Jdejc|DpkET&BbZH7d8h<%hoO=9NO zQ&78Bwspm9$rmDU3-%_wmCvd6wv;Mofk zwRB2noq7|R+kr7%+Fi}UXU=~^e+S`?)%kTtD4y+w?p?#^HxH)%NSM~dtCj&`u%sAu z6F6L|pg)Jb89s*XPC8bUF!-=l|I85P?IVy|L($@|7OVGJ-~}!F3*gLpSLzba8ASSS z*-GC!o@Z;b_4i+L8@sGiq8bZC&EvoIowIZC)}+&_qh=7!8_Z^AOdD*upaZ2ORmIaB z{%%GYbO?~Ab5400O)pLQglKm-)ycSC2-1(l-qbaRF}fA%VJJ&clJYwwJB|5GNm+9( zs6_ko*L)D0Aj^>SgQ%9O)ujbvCGm}yTJvL$*u>e&68DwY4HjM7ja!ruCYONfhUw9m z46u;PnxE$6oNa{0^vE=nv_JkLA5wjScr84um<-^nOy$>b$JVu_-T{u5U5sunu^Y~A ziYI~(t*a~bmVISbk936?-1EemumFnLMWm|MKVw%-TZFpwXJQ@nC!9J5@jau=t z+ivG8M%yH3dYsCFubN+ueV0n1{v%t#yAG_WDcbxAND-YYx z05^2=iN*#?LA_6f&?;GXX&tnWrJ>on^?khW#h*zwCFB_5Q>OQFm2@wmUeybs40t@&AFX(T zahFR`APzn)G9&|%u2Nu>w${)9G_!SVP-#7aEn)}M7+~~GZ%pAzQzaU?B8?_YOWrYK z_5^#n2acpD^zuKsz<+M&V`OLkFBbT3e}VjCfhZ=P4fh{BcHDn3+y1e@KNk4M0{>Xx z9}E0rfqyLUj|Kj*z&{rF#{&OY;2#V8pT+_l|36uP<^R3QkLCYsm*4;G28@JEYz!uo>-B*6^)b{E?%2e*EDuBk}2;YeGvEmvyISYZv3(2Rd$Mwc>PR!$R2 zxoZ8vEY*Wd$4w-=a<5c)!_NjhJwD<)DSl3TsZn=D>ZWH;ziX!Awq8%Tp*6m(WcWLa zUdOMcuB+gPaNZc`T-k2S;Z^G&G5JNp9o*d1?DSyA2*{12BqeXIEv|Gu+$X3p^F*Pz z{TX`skNTZwsT@L&STu9C<4ssHXjOIV*6`%gHV&qqj$S|o8QJNR^%OX4-l8)^8zZIr zOByGLkInAi^!EyfROS=UOIVv-CeG7KDrQiB*P_ajAGn)`7@QJlP?KZ2x;XLTJ_mp86%}IUcnv?JpnMOZ_xd8 z-3q^=!3k_wR#Sm}vUqxN2`4g`G28Sc4f^5a-;STcf$`fdDW79zcE*Px>@yIiExFti7+WUypvX&pv6+f5@%>va2%hi)6Tg3r`up_opo-hicYu9 z@KyA2;@r|IRh2%W@&~=AhT_v6>Hf0R?@F_zOJ#B;X?%Y73DQHGIGMKxi zY~WaO(n0I2K+1}AMQl`e2O^DfWn>i8+NI#ZGJ}ImF}NLF)X0bkM2i|+>E8eOckCe+!-dr+36=ZD+B`95n)}48&$tr_` zOZ^ce-oFLwI13Q@)8Q=SgqpxV_`^|T7^G3_S{T*Zyj?~wKHo2d47a{szK+XA-dlr3 z_?o`|j5YOi{8*DMj8Pw4IGDk|{dsO1_4CD@dou24mTs%7Xn*(d{4ki30(lEN3D|d) zP}{wCn-Dhno5>j1THvH0!pSj}HOFm}NQ*w{Tu;Q}!^2&=V@7 zG`R+YOOY~y+nAX1Hz_op?pX|9m3@3p2Vh{pv(&Nr|6X`vDcpQ__L= z?Ff5XJT=3sFZUR!Kt)w^*#l-$CO*eb?FU{gq9an(BEpW;!esR2YddQTX|RLtAGmHd zhDG%3L_>99Mg_ym>BO$11z03}RJe>()bKIX%OR@OYpWdelHr;8Xd~#0a+G9?r%F+R zz%r+>4~8TMMn>VIBm&g~0_C1We5mapyxTlX*+S@jHM$gRfpNuk3DJXa^)1b05oLqq z=#{?)Ei8O0S!z&*98;Iy9gW(~|1PvXV@3_e<5_B%8u_0Enf+kA<0tc;FpBPHzk+qG z;hIAY3tSnAL~&ADC@%}N<(Ps1JZoz3NrqUHLTm}zGIFA5rex=l-Wij!G(~sLO}3Du-0l$x<1+qHa5P2A{}>W;R94S2I+&P z`h(Z><(KI2B#00u7-e88*?K^q<|#6s>Y zMMIj1BN)>AD<~CVvV_xhLmrhdyJAs8OcYba=A|LV2Gg;2925lP2@f@zjNk=wSpu-U zM;KQ$VSKUQ;&4dwBIn{T6Q%ZOFUTu(d+P5bQKzT*-UcHpQ(%XN7GiT^7Nlxc3!%pU zu7LLgMw2>Z3|IIsVGyCH`YfTS1f&|u1a!+9IZWXtm`(hkd=b)Kv)JZ{wE(6 z;7Bm-_4FuV#mTRFJO1y2c_l_=s`uCDs05A&5|)cu2$w{lv*aJ#9@}P5z~(xpVfv_( znsgL^LGgXYyqR9C&bxHM6*T5L5OYo&rOCcEcVxMUS=vC-{!-a2PYIP`3BrW%vdVIa zx&$eC^#~X?do`GZ!#wz)MrlENZYSzvm<1}w32nJBRY**B0S^OYsDuVi`-i1^b^^X( z8eVqKlSlg@JOC_UD&FP!xyR{a%qt^>>7=Us)&bE(jpu1omL4Pab4{(UI@s!_$M^CG zXRexP?hbL4>j~Xj4WUhE{S>^;^dd*KjDPp%T>28u0~6Wu1?!siZ}Z9FEEX$6vK4zE z6ktraUICyt&{;fxcc4OGLSXf1dP<-YU?k99Nd4q}qWS3@Zm(pk`_e_x%1EddT^sL( zV_D2VDQiX>ZnljxD4-U*-wPlGok9iPaw2Hi@ntT@sTd%w<~J>zVN%jPZF^U0eor9I zqt7jFeK~1;S}mW?;x@w`eTj$y_h;me8=CI7rwQaYYMoVBtNQppFrXeH=gaxDB{9RZ zAd7XG=Fu*>Z2giXa9Dfc$Ou>ldB|_kvxdRmBplJbSOox@Axs941)JbM$c19@(G1qX z!N?F6$?PDE{S-08x@4LSbKGYo422db%oN-TKor9Hj;Jf9*}!B^+uDwZiTin zR!)iHd_;Yv@Dou1McI`U;r(8afbR5;+&`mC7MiI;g^i8X8v_~9WVp;+MN5L=b!1}N zh+c$y0aS>=ypqkOQVyhv$=Om`CK?$+#bmX0LQpEof`eENp&umT zpO%7WA1(zxvAH&rIztQF-i-#581E0l4Al4%2EY9 zvZIsy5>AzCw;8yjk|k^=6jg?4_=-uMR2XadQ0dZYxykgnbeE`(pJ#gCZ>>EaQ?oAY zTXj}5kMD1LHX8BYPjhX4U!N=Vyxf3oL^+godKdy#A_8qvI$9CBKP+^IfvnifXC7%m zF4YnBbj98drqW^-IExU39}b8tlsPG6eomUtB1{&v0$tQF&J0lF`bbNBMru=hEx&T# z(^_ruv$dLj%k#a*+-$aWG5JA!T-6#0zTS%uIKH2iIihR&NL+AVG8RADRz$2$;+oZA zZQ{plnT!}*G&q|3R>x#`q>cGMa6?kIhAB$@j7)`)C&Y~& zkc9jq2L?g0j*hI31k9*1!qXhs2Q^4C8(%pf=#*Q)i71*+P?Z+RH1ET5gCzx&ln=Gl zy0Waw8M1M74tlY|zHQ&p zX)uFd*LYX>dXyr%1kf9~{#9ySdY8^OF*&7?82LNub)-`&9=!sy05{|prf-~MvT$gL zRm9dcW2OvO+%&=HotP1)Dz}(+t~t%bQ4^)%0JWhLDUcb6Jrj^Qg#&Q;;AjER19<*V zAb8+%XaNr(0O)Sfn0Y;8#uK)tMHxsu+tK{3Oe~u$gSVkXiF%bIn^KR7X^kV^TX(g#moQCh+nPbZl?tie+oi6W-P0z z1&dhdQB5h0SkVH@5DnMz=z5kr6yTN-G48%DEo_NL`A+}HAUn*>L*jOJDrgXN&!CSX z1`&XCLL^mC!UK0ZI}D!I4tE@59q6DSGdH-b=P zzr#7)%RK2dwiiFs({-1OKGbzUNBt1`THd#g(e&@~Q9iZa?il7q%Yp4M$9+PpVne|) z(4?`mc^Hlh*l1Cby6B*jsX0u$rHlsq%4tWoHo{YoG4ONm;>`3&)o78~VN^w>CMgAT z&0Myk#^i*)O*NLD%jJge#HwFSHlZQ4v?4(T3n$oBa*wmW8zxR0Dhgq-vP^$67P8;D zRK%pqXbReQs1LMb8U&bWlpX#(M<7=vSqEdD!G&kLyJ@c0VbB{R){L`n8{RJHI8cX! zVvAY)YYx5>rvylh66_Z zG8~7(pC@2*&?Iu0&O+mnQ6fz6C6f`71#wa#NaOaO{v8HTzTVZZo7BR9O{0-r{A1{A z5>b}!ItTJ@j%)y68eGMv0l9fl@G=Uw3HA8RolN}1c(!6;&3mw43lr3;e$`r|i!m$p zF2K$WjtAv&N35JlVJT>Q1-b_;FH$f6Pe}&Z16+A}M|y#r|Bo&pL4(Q#1K=FhvS5K3f%nX9ns+R?omvmB-#WXTBRw7(a6eBREp zy4M$0dTyvE6Y4$910eojW**s%#tE|?j+!0ajEx-j2tj#p1@mEL=+ei5 z4bu6-+0@1_(a~JdzT+<8hh9HO$>i!!K zsAo65l`0XCGAKrakS5ZF!OZD5b=e{wsA{Ny`5hh0r~}j`NXtrmk}BZ%$0V~WV^6F0 zPt(b|-j|^5>5ju#tXf!}&sA?T`_0A1=Mv8I^lJA3z=oE)oqJWD`zDX?e(dWcY_A=M zAdm60`?t6}kIQv)Uw~H6<5dwo6QZZPv(6P}OKwc@$4#f_XC;vz7a< z;<8+2q9+hmUIEx{O#rFQe z!0uEy2vO4II16!3^{JpqkKER$bb-Qa3LbB4fM&sFyp z6t-;eVX@eftpAP@7|p@yL&EiOyBrFOt0z#2+A7-#1?>}!3Y;9Smsg^a@ZF=GSj7o) zoFJ*(bR3tf0dFsMz%#02_(5&Qc#0VtF&v$(QU=+W>t7WY_5&Z=y?n1AJIos&m&cwb z`)CgivCM;GYyb&S+?``^fDiu*{A<)NQ1A7-A+Qg2uj&Vg{GI$f)10qL9Yq7%@L z++xR4IeF|}_MRZGLrK%58EH9ulL*eZTex8_`l+yAo*N_Ca)?vA;AxD;l%NwPF-wt3v{llD6+aXm2d-o8gJD?9e+UWep8N%EsXfCB)i zhaY~OXD@93n;wJQ>*%MOssLEvI4(2Z<4$-fgiBjUbxOaf9HJ&{9Yw0DZf$*Cs*ZVM zo&KVQgK6>dw#2w@@{4oUsiMX)*tJ|-PJDb+3N$kLx_jH@q>)h^Bczx7D58Zi@^+X7 zK#So@?5W#{7jmtkUiLg&CnT7+)Fb#sKlZ^2hiUD^X`_+DFLvVOQPfD6++h`O4%4dj zoQA{QdG{XlB&^Z*rJLaCwO|I3)|Uc6zNeObH(m1*#v}K3cZ);zs=}G z#)ZSMaDB@<#DieV0!L!NfgZZY5It{ZfjL;WF6LtGyVhQ$gMP({e)MxaGJ^Go2^*Yw z&UxWsz|VrfGHko|x5Ap0E%&Wu(IPuOz(=CO1~2V~%D=A)9QFn#Txv8qvd(bUpGXTBrxkJkkoA)rwGW!U94H8rXpeNN@}8JYb4q zf2dgInx*0%Wi-8iO@&Ba&?m!6k_$6p&aq`31FCE}%5_N)p5K21@iN~(MTP3VE>&@F zG>IEqATBswZR`Afde1Z3=p1soH}m=O^P%y(uFNCy>Nh~_uzY!MGYZUaS_yD{TQINH zh=9*5mIsSM*RnpIt6#puwQ@_R4g87U2n}+p32!#@xii@y|dz-hf_7w$}v5Gr{<+{6g?Jo!k$C1ASyoC_X zCEzGf0V)D{i-1`mp@gK$z5CHtWN|KYZ+C*lw0A15Y$Gl;A6p&cT59O{W7amRd~4*m zq4&7o3efPrJ2Eq{5f}66emYz~m$lbRu!n&jnQ^;@;W_j-+k9x%_EfJ^`TYlXWGj!Q zwMgfJ{BzzC(u`D>e&#M9KPPVZ@|3-BLBg4HEK7JCF)!uDHd{0`15n}X016Ddknh3Lu{g1XbB3qh)H_aZR(rPsk1Ac z^|1U>`7arSr<;v7#$}Scstu@~Z*qU`=i$cO{h7SG9|Kl1ety{ZRx0FEZXB+a;X$7qGjS7&rQ>mAjxB6K3`WEhn;9L8z`t7Bpvy~y$Bu~;%HJG=SIYm zNJeT!`Lm1z0;b029d*%QA&0Lx9*b3h`Yo!A`dJj+B*!7yK8ywXP_FFo>d;A7p|nT<8#~l66Z~mKbmSpb*kQcNF`0@ zM-9V4Wcg%@291`y@u+QQo72QOp^F&NrA=YStYsJ78yNGE9uMq#pXMUYy%J7^&A$>( zL;CU|ff)iSUKtoT;Zgr~Y^SiMMj3=)rHm>?B{EpU(Ijb+@3l@AST}N%S{%NI`f0~- zHNhT-2Ju_hkz1Nt1Bl)fI>lg5^{2I$Oqalk+L+>e*A3IN0L$aYfemw~hIqCnN5EyW zPdO!O1i|82&3Zuu1nO-klk7)DI~IO7$1`88U)1bd+}`_M@)IlFE>iF*T4)Gj7g+rshWPs!FA1T~q{1YtTsRx8@6wl0niw>yhZ0Rz^4Y8+87~DfE?xR8 z+ri9S`u@P`y7e8?yv zP<9n1rTYA32~UHuf;tuxUA5jlBRIF6bvv62JsrHdm8niy9d)kfd0GB#bPliHoKGHJ z7Revce$$j!%cwY%q&E_7SOAIGVM7P5AWo0X2Mh4ij~}an*h#~|o3s82OXfVTaj-T& z>G1FCT+NgwZE>;@Ko<)9xSZv~UYz4g2S%OU(}ftYOOPD6I=S&eDT|ZE#+=i?xnz&a z1}JC)XS2&n2MB4Ur!v|wJ6=JEGttH+%McipU2^ZUxO5H5fK5V#iYzG-a{Cli+5T*T zJiQL=_2J*LOeBEwVTNHT(*CP*5_H? zxa+A{Jmar@n#X>2w06Fb(B`~jJ6wBVxnyCmLcZxv^RVbniAcl1FjBM+b*C@kITzg= zxfYc+J`N|F@XYm7!Fp(LvElg8*D6C5BZ^t{Xw@O58zb=-6oaV2l)c%QI8>~J`KXn0JhY_z)Uc)Ih$b>HC+ z8obsTd?n20**3o(J|E4&^J9BGU&!ONHOlzv_-bJZYt?l@Ti?hyMm3qX*W~wJwSa5X z35BEZV6d<)Q7aPTN)!XXy#MYk+lnuDffH1*|nfC3{ zgwKFPm*#}rmda8tFgLqmsb<8_3$+vzC0T#6u-T+zgrsijf z`aYjpnSGqL7UXl-%|bY7J?$Kh{?>J?DwNl6Ce_5#zz!QeGJeoF_WWDW&B9xzX&)mx zRgao`d3Z6Kmz4RNNagT~f@S;DdjwJg`?Vj~s&gxh!E+wyr9CT_bgs=X0v>`^aG-?o zF$dn`+{aA!QVE;C0j}PQg^}&r=caw@4~y_8u@|D+a6e6uuPlbG7yXwj)(*+eu=UqjWeK_JZ|jWqat9#xldNm|T}yp=2CA$oaWtl=LxsU80lSMW8+nPyTqZPmuO z?2SqMvSrBl6njKev;J~$MCpw=%>#cP)Swe7*7#cBFbEF#?4@2T`0VB0c!*eY{XB>_ z7KNe!VeHctpaoeB%OdP}7XLL7cqDj$9OwWx=3Fl&wuHHUe4(3CXIJKA5CkOzi|q2_ z*iYGHeQq|pp9lV4*JUR;v)=|g;$G|WxhcPi5yDoi>oGe+1!nW`VqPOaNo?&{OdYwe z;ELv;tcO>?25IQT7a4n1@%pU?<>Qz;wJ4YVNfEh4=`ug&Jn{`AW zY#n|MQsOkUzkUB!d`2bM@*dD_Gnuhb81`M)Wim4G6n40;KlCN$=hJ0@C@ zW`m`|Cp1N!IDa(7$+}{tCb5p~)3#%?f7K$xoD~Ptigwu0V-Q&ON1|L zFyO#JSz}0tS6Pc^@T|4Z<&3$JnW9^Otcu`!;pwICWe4D+qHIOo_kU30IkqL&YHNQ z0cOdyeh9_`?QZvS{kq+XecJh)Spt>bBYDmKI6wP)J<&I;72g+>s-LTe@YV*v&H_)j zE%q~-SIlvj_h>R`%LoA084W*~J$3rL3Z4Xx$65xi)6B}4diWQpXn}A*dck&4+f979 zfcW8hBY-xgTC0`@f|h_OiZ+&Ffy_Z?zbt@!vHa6OZbg7%!FH#CE{j%eoSiyi4Nt&( z#n@YCAa>)>zKwxGL2k`qddPvaK8U64mi9-{w`QH zyM!Bcl$)dr>)PQhSht-K*9Dhjx??(%oY&2g9bEO_Z|}j^(pz%Ti#vKo3uhmLS8kAj zYoX>e8zs$axCpMYlYLdOJt8TQg@3yXp4gHWSpmsueg<*;H9QL^^@?U9WOxvT3p_eb znZlnwVYYIXI+ga=B+old`ScwID_^zIcz@9Q*Hhm^_1-_TaCG&+i{ueGWsPjVRQ&PW`Uh219Hzia zZwJHZ3&OtIt*~m}$-lmc6O6_Am7a&Ujkl_C_+A~BFHT{~0(ln2IB`YG{6LL4YpB*I z{+n@jz;_O8cazPwABTn}@4N^GCU@p0$_%9Ekwgwo`x;1nqz$nBppz(~V=sdQ;Jx_PKiZe`RV{$`2jbAj77}zo5wA{1%@x5cRUg%__pfFDWR&A1%e}!N*$eRvHvz z%c%|6vl0T3BRlPw8X_et_pDj73r5MwNm{ejOijqn6VMb*w>CYX&ZvGylBj|XELe(H zmGFd&DJ=(<8)w~l4@ScqIrH~hw#xCwv+f1S2;*=k zR^gKJ*7JC(5{%o|N&r#P>8(N+LUh#3edK>VA|Ng_L z+jd?Mrt901PyZr!+B=WsGI1!(Ox->IT~l^Q?xx+|)@3A}-L{t?Uc(L*;Nydb_1P=t%S;iUQ+$tf08PwNfdj|iDJvO}YyWUw zEqQYmn*4kyL|zu^$#Gg_Psbt6i);K%gmLL4NFYmF0wqqN@EC=bc0%Klg*|T@pAPVj zx4TRBEAE#sQMG$hg2N!^=0B?iPTb6#9EA1cO!C1s8Xvh6B;{mx>Q?dd^=te1q;ucv zbK9|c8ORDNsM+eXCg4uqeC$fF!0SkB%f0@XcNzjv*QI>~-WsPK&J`-)#0171b>lbI ziPJA>%B>OF3Rgle=Xk_d0&VTVm|V(A(@tIayiAMa=a-fWY4W}=o0;nJ)NT;13(sed zPnh#A)R`Z3*wS-S>R8X6HL3RB%gts!de$UOJxO-|iNksTzKg(&eGBy=;kzQOO1VxvR&=A zo)gJwFy~M`cfGhzQ(^5`f-z}*J>EnQBI;g{PsOdt?G+pWE^R_BV$nl%q+Pk8nvp9> zqTK_odYw2UWR%tE7DS`BKzy_11Y|lueOp)iXO-5E1$GxS0LL!`3KfW zoZWE71SJ;c18o2g4k(IT1{{s*m{Z}0h8E6Ig`-@F&MP1Ov1E^d^Qse1K76b%tQAAy zx}bE-(ixmG`dTO$2XQYE@Dubbxj+^W4p=#Az5-AhkS6dn%&j=E9PF(yupHEFIZy|s zrZCJ^8b~%8VPiInPz;a>h(CqDFc9%B2l6f)EgZ5I7=`>#h9Zz?D0?Y?1K@V>crXg| zWN&W>9->}C*%-y(`$c)B(o~Ce76%=76k^l~fsBm=p%SKx)8Ng9wkN2pOJ38Ni+sOE zlRK0Rj2i;(VVcF$#vXGwf35ATyO>}{lxO*JH}Auy#Y)!oNix}%t-T{}zS^W_E3llk z^pt~V=_%UB?43O`z~|8ywqKNA-go$S@psdA^iF>7J#x8!D3bfI-*TSH7?F%1cd&vD z-;gQ_i?3+uXWQerR;Go^inOnOc+cVtrh4swX-j4iV+`fSG?un%mHY%2{IGd6BM0;I z?fgFc!=n7J1gZ_ujQ$*+@7nN&Un$lDq!T+pmwAWqE8Rc!=>6;k+tVAar2Eo0rV znk`Jmo@B$3s*16TTwA57T3bhB-as%N*tR|$54C4gZ`|9mb|=EYFO6SXd>4D+2s6?}7So{Rq(?tWeZ}b%ao&g15g;K?OOGf~^AWDP^h3 zIP4azcM9wWH5f3#O8Jcv#3$9qByTFnn2@Ub&_?G{) zQXSP(kDQje6cYscYQJB;?6%(y@_Zj5oRBQ_OS0p`jxdhEm?^#mzVHtF6xBh-Ex%zW z8DFyi2ONt80kY@aHOHpKl7k7|7@u^gbBUWgb0^QNLm$3J6dFpCz4h0nm{vPEkTxC) zX^~%7|n62yW&jpy5mp~hMd7@c}U z4WIKDrCmUz)T_$yBAH#VcuEI6@y4!hn{Zp}Sgjzb$%?l0>n!C`1}?&_WlitVi|mto z_1L0`VWey?3aXtU9Ci|PnT|NmanRo-G>mn?h`>u1i&tyVBkmG9NlLm@E`z?%U8|D`ycx zyp7Nc&4vpvq1cBGBD#>~MW;l>bfvuSoRj*b!$ZlbJjEk97$RV-d zLafheV%2P#)`-T&#yqX;(EF)fhU3Pp5UwZVkRLXgo zh!VoCL}*^3s{xsHrKBEA=~eim!}%iDQ?XK+^;VXVTMy;TpR^2auodAGBL-)Tfe94e zk9!&?u{9m6j;uCfpJAi$nt*3kt2smu?RKfCOD1fa{$PUs2)371h|^fOja@<)sc`u9 z4jTm%;V$r-bwY!nF1Bz}{a_1}{VA_4h@hl|KsL|My-0?JZo7dC(qEX@x&keP@B zFR%dVAte7N7_2!qMqne6J1f{u!5WgT9PB5t%Bf@~c+zhuL1D3od-;VXXBBGm2n$Eu zlC}6$D<(&5i#95}odR+2g<`Z2LQD`VsC3xOYYc6pH+GBh-qM~5q+xu?HS=qzFKV{+ z>^8YK&Q@t&T@42GUUPy@Ze$8=O(iPp`$J48fY540s_Afbxg%x$u2 zNz>D4OXE``8l60grbZ1VAe@1?KOgFDF-}Wn%`4COP~UJ&{*y9*GV6Lg0aQm~)a4k) zY4?-A=lSe?X2+(QF4twMGweFmcEjiFr^E5-D(Z&D*K3*|Ahn_E8hX>`gW3zjGyVN0 z4Tp!+gHQaPaBHVSI&wo6zee(6s>K58O07IzfC$I3p@0Vm(Abv% zFT7??ii2P>&~1Gx-S=uOaM`%VkO)6nvFNMk#wL=a0K~aJvD}Ao-ApiWQM))}^D3+?Dq!+wHGYi^Q~V2TLvjU)rqa0x^jSKVc~u4^)&U!E?I2#GzcW;4iTeTzAqVOt62tUMNPBR7 z>m+ z4;@C3DR#QId2>=40uB14un>)ex!{;NEKG|=;uW=}R7(dJ6wl))ApE~gG2(b#c^eHc zC1ZOFqk4ARNYu@_JyIu*t_3eVS`H8DU<#Mcnz3VpvFeyqWH9czn5WG#_u=i=(|}hA zU4mE+H|3hU72~ZERO_!c=%Ndtv*Zq^{lxMI6!c2InFzcM1T^|`2p3VIWExFYz$M9C zjYc>mIb%$avCSk6m;vMmi_s)VUCfn7WxG{yL^x}rLa`5chcADLB{~*5UoIO}EEF60 z8C5?lNVdC7D@S*oSLOF~jUfRxTm5|N#@cTQWE4KPM!qXJ9~&3#-u{l4WgRN_P?Fyi zq)Y4~Y1Au;(o952zf;zw4sRhE{JU~QGNhP5cOI+rSoB>)?nxSe3=m@DRiN}j>ye4Ko_FWc!F(|Z*TF1Fn{%{4^L^+%PQ?Jxyz66s6cg~545GrQ+jdsr;@51>RW}+t3a9#i8kEz!l9i!Y_y; zmnNGio$6DK=n1al3uZ$ciMa#I_5?Kj++YqivFY;yExi&o^Y;kO=Se7Jqi4gHH4U?`<+|Zp z%qz5X_tDR)pcQ}~x>QI}3kr9=UDNm6|JB@;$2E0qf3>x0+-(t2k&6W>BHZLAH@N}9 zLJ0fTum}W%5CVoJ!H}?u)D0*iJ}KZ<>w<_r1qIn;kyk+w6%|mZtXc#GWKr2ffj2im z3-SFvzkdxk+?g}y%sF$;%y&-sa3|Hz^D93b*Ql`X^$8q%$bI+eL1T|@g05P45_~_H zlD6g5vGH#v7<=h^z4v=uSH@HxK4=fjdo_*-Lt_@(M{6_AsDuZrI_ z|J;AGeC5Rp-<&0DezmUV-JF=4$_ieO7wmKpS#N9B~6ZLo}z zy!3fzhg?-#wot9~8;`xIl>w{8w@-ThX(Booc|}bgW3zRjB*d`rc$uNAr1?a-Lj||E+z8S=69s zL5CsY2hmTqs+KxE5Ta+)N{tZfiTj>^8fuXp6FB6XO#z{ZpK^OtEvne4J*u4{@L$P3 z`SIkPbl2wXgJM75zHifnrpcWtS3)|N}Ra5=<$ zLL07H1$Q+$XJv8Cuf%F(`1W+}WH%Q0*AI34u3F4y>#&`}%RF{%E`Kr-RrmW2Rh9$G z*_lN>sx5ajWxL<%k6|a-&cT#n7v-QF%T0!F_|0|Ijr9%t{}XSuE26Ss6{(@AzTue~ zH8?kBX=mJ(#s=-&T-Nity5Dbk8TNMh8nfWmr?u6MHJSF8)ALlC_bmy!+U?uiym?1c zQ+<6y<5Q>Rrb7~C-crTWuEjUXbbA!pjdygbiapGIg%!D07EPigjD95Ma@C*743r>5 z5gVL66nn*aIL5ayh!U*la6VyQ5ub4}R#B%QydcPS?V<3zq3qls4_=jK6Mo(d;*Zjg8IXTSB zD=S-?3lzzmJB@_}88!{Ibx-#n$Q{U$_qJ)Nd-^Qesj#dgd9@!Vy5ifNp=h>E`P4^N z87l1Qyq(?KQx)NOFTN#V=+>>?4=?(E*9|v2`K#*XgJR z?nkpX<5sENLDl2-YcqS#C;inWcxkP;N^R3huV2)we{)52oaSd`rW9VwyO75XH{Jdy zx4)|(=|YqkJd8E`A_C>BY8sXmDzsItX)r4=q1}ufu(=v^Al6gc!25Y&Tw=nrkVBpd z9um%I&;vLjbxrRdF86MnNN!|mn=Yz6uRc+bjVwvGWc_3v_~`ay=J8046`~UIe zfryzEZ=h}SXfr+UsH=%F*&z8}J03iZ#WcTTsN4yeC`86xN55IyWtoRX1oWJZ*@>U zB0JYA_G!T0wcELe{ekkH``>jqIOlHs)~C{SjlfzoD0&&PJoW6s4)dIJd0)Mf?(|ja`Nii5@DQYGR@_5rviR`KAW(xAWC$W5v4s@YYV4x@$r=gvBQ1>7^M{7m-hvH1ZHqE4iE5J*?T&Wz zln2QBGh>h3$rdIiXS2+bY{-fq*~E$<=R7mEPEx#ALtc92t=<$(lebq?pRo>h2?*+& za_qDcSGJyf*{OO-9Xx_)n6&>y*5!f9ATy!R=-KJShGg+Ndx3^ylE-dE=?`Cf9*ZBbI`gP(4obT6|6O7w)%E8Evy7uP>nucXU&4uTGA z{F+ii*6j-7#kJa5Uu7s}Cv+X^z3}OYDqYP=U0(sU&FS#FDjZ65xK#7!-nV*Y)^Iy- zk$)-G!tF46^+Hf~S4#UvOZoixb?41y?!L0qxQMyXE$;2Xg>FCJBgZ`2T(rF{Vuf&-P%h;=((RFDYHfGcoHf9rKzROrDLUOQN~fm z(Su`;mT!IZ>G{oo$D=O&^i3l#yVQpDD$9@T8{FCd!?zL8_#ARS6>F$m+ z?H}jueO^3lu{geo9JV}Vy-R+@mM6Lku5eVH4s3N9RMFY6d-pHjYL$CAy;UgFi5vDQ zD(u&bp^fUsY$(%NqLCWvSKI7fR2%GFeY(CW^tqMgu;mzSX;axyD;Dtm`;lJxAaZfF z!XFtA&%3|MI-xHtyRk!_Q}3I(miM&#yypDc?!PQq*B2etYIa=Pl<#Nsctd7-z59N; zVRn{&ZmernQ09VX@{XtX_)}K6>>oA}Q|_7kwEyzM0_}Y5qLUF}yA6F@j~+_Z?Ay^& z@>}sGfzkCn&x+1UoC2Ieo^{`EaUFV#_}3yKYbLrkTnj%JpVZ}bp!-6>j{;Y#Vqvky zUoP;^5?!Ut4DUHQ+6Hye>1__>KK@y~Ih&1-F0AdFw{+{$uPWBn$;qXMIMZ$gF%6W8 zDRc8w2zBb#{HpQ;L&;w|mAtJfZ=2(Gs5#_g&xMAPjX&jPkX8;?IH))iA@#j`mh_Le zX|WW$dwMj^%YP@w36a+`tDjoXTmd*syc*5<9r+YbIge+6B8;tMeDyyqnw6 z(qx_(o#1%EizOP~bSUM-(*;XIs1r(dd#rW;$Ju7m=d^_$J_Hgr)pUm6yC51xo4<_iV3JQ3fE02}#nyaOQ$C;(0a17QeT z6Qz(LO)`-Tkq{aUqGKdi*i_8%<8$=|-hMoYNPzVNxjcaw!ssLdj4Q({ng}opW^e*b zczo}jVq6ZKye{VXJ3tr^!Miu&`|%J+`Vcyc0G=r42|V!;5r94-gqQv~tq!H2Fklz+ zz!3a6VxA$7EA-^edO)CfAi* zK?|qWhgoE)4v*wly$E~#sMIIPv-OxTFEs3e^{F82ptb3c#HaMh;IVrM|Wi z4Hw3?w9u>_Y5o{2(W`GeHo6wMAEuXm|CM0RR#<&vp56woNpZ2xzbTA$0&eqx%e}C& zQ~L*P*Ph{Sm4Tkf)_?C)PYZm1nr*4q@T^XXZCAw z?fVyVL{#d@|l<)nwiXp~(7L?Scf8D3B-1-=~L(U?SS(H-ZxMXa;Abxya zq;ceOCF97@xwWlq#Ziq8$-uR^PM8Xh&G!{ow|cyGb3YtEoHfdCf89$oOhTWTwlgyxj5e4aI|*6OPx?N*b`S;={Eih|=gWs{E&jUK_X9 zeJj5oxb}S0t_k-Y=OXu_gfWeEN5(2{tr|ThbRU%;aZ?#;_3)T@v1tH)Y<(`0|Gvg8 zuJf8h^tjLatceZdW|4PVY)2Q5o*jU%YsqEQJ685r@AG?`IpLr-x~{gh)VLE4c$^=3 zy@E0{ac3ES>tQS--+J8TD}Laai|vH#<`ob1tRm{8ONMK(xVu@cLY<@Q*8i_1MEPf$ zNlyaA=Ok<^@eqdw@L)TUgeRpMZ~}SKmj83f@I`@Q#!ik1UkVnSsWJ^Ez}xwr;+=tP z8dx?|DixxDiH$EI{7%N`5P}jR8iGh^D3K_o<9D22dIxP}GMRwO;Cwi3`i;}@GTsM@ zQvasoG$8Xg4agCuX}Aq|-?(nPJlz)^w+EL2vKVNaE>E=+@H%cYUZ;|#Y{vD1`ZP^i z26o_fP1`$VGXa-DsbuLGru&-iZ`Qb`cw8sp;UCz7q_D;!z;;4=0Uuxa5HJTEUpWgk zW}Ipb!O@0KGa|d-(9UVn8;_qg!21WDK-1n< zeI}Mu@C7sN8(dZZeBTBchm$|40ZK&;Mrefe({pnyk$~cTa}CfaL|GkxhG(a<`lC`198+e|Ffb2feE|4A8yiL>VzM#9h$N!ycrma-Kj)+4 zoAGSDBr-_$WNDPo;(?I?1jzD{k(n_Ui#Xs<1tR?K0k-@wko?nOmQV;1cqtweU{isY z5R!r$NU}{0AvUy?NkokpGy^ith{8Y-@M#0!3&t=)P`W;i0eS_9J9%8+ zK#4yDGmWTp24Y}DrWqhi%z#b@y&?=Eg+aqGBh%7-9_K6o literal 0 HcmV?d00001 diff --git a/docs/Quick_Start_Guide_for_Adaptivity_and_Carrier_Sensing_Test.pdf b/docs/Quick_Start_Guide_for_Adaptivity_and_Carrier_Sensing_Test.pdf new file mode 100644 index 0000000000000000000000000000000000000000..c1040953085e7895d217879d0ae081facf63777d GIT binary patch literal 76464 zcmeFaW0WP&`l#7ub=g&2c6HgdZQHh8UAAr8wr$($vaQ>{Ge9`F-tujeS{=bhtFQ)_P`;930dVhE~Q7Cb;x}YUHSe zOf4J??Wlz;bR7%@4E3!I47s=3dDh!bFU zS$2BBaWi)>$*9FPAd_O_xExD@vim5&i23F-C9}XWCxCAH_}pcn1SM zWn7crH`wMyUog7H;0ow!fa!`Rv51Sx6!E8J`OIlO+=NCazS<_~YZ3uT*a-%!g5kb` z`Mv>Nm1LxMsY|JhMmQwLi4+HV0MqCE6jH=kujN$fZ_|*SKnqyQXzRQb6JT|<{`y#l z_NCA6J8~aa2&t8eC7WN*GIPmTw>@f$T5Sb596AargdR5QU()m1mosO_Z3Wi9$t;s^d(Aa zfl=w*w#sW|YOjI;F}vfB5`-MQp(m4=Iuyjr>>$x~Ik zuU?^5w)M22akG0cO}lZaT&rHybio`0cAQzF4ha|w_`uA2{kVXG=Or6DCYHkwX8gvtVEnql-8gvp^89){ zH|h5A_Iy0&?Ox%HrI7v^CMNUD-c?+}ymvIUQ|&cW;PqnGwe7M=TAC$)LXlqmc18_J zQVyJO6wwFr8b-&l=7Pdu&EAaGVv)Ht+2!pu?mj{{Jn;SKAe*8s2}W33tntKug$Rlv zRp}L1wd45yY}k$k`@QDW#F<6vgmctx2n8<xS>s#(51teX-G5UURcbyO`eooka1mt|KPP&Q<@kH%T$}g^0b3cB; z5y$g5#Kl;Oy|a@rCyq!~wZ2qA!Rz06r3gK*j=w1)J4RN@9vTX^&5SuSuS!V7pn-W@ zqw!RoZWiN{!9zPTjY+;Y#!4%2Oi5*1B2MkvV}a%C8-acfed!VRP2qN|d@cUs)4$T=~T|OCL=>CN}8;%z*_vO5SiZ zy0gtpBphVPtdA=ubeYi^5z^c%N*gK+n~6C*lo{$#j{F?yf;k$^qY+q3vPBvZNQ&(L zDx?9q>B$=^nvyOjall{~f<(8(bIx4Go&`MFDV=@W*XMxo?3{tZ2j^Z;FPKsTs^<9g zKp=1;^)rt2zyL>dQ^_uKbzr!bM;M^9_UgfQQv;N> zko=jSa5f7WB1Jlh{09%HHSSc+q)&f8e;7z+Kgd|@r_rwhUp>tl2bC!@@k2kYA{p)) zZNaup{HB6oFvj1`xpB~gW^%+xoqX!Q>EOgcSHSeP@`+Yc(jXM&-Us`KWHP5rUHCYM zErBF+W^|aCR}HgWn-kGUAKK_z2v4e0uGjN%Fcu*=(reMqI%8|#P3V`eeuyjA32GCq z(j-l+@UT|=z>-9NhX$U*knE>30Mavnca^$pZ_7Ap!!Oynt7P$YLhuDSHG)xq1C$ z>0Zi}w%Co2_>gz)fSC)};9dePnC{|^u^4f&#}u-l*neBjhIS8BT}p5o3RNtlxt)dw zjGuJn{-RoDs?j}=Y&I{Z7Ii=D;bb^xT6ZUks<;tWRJsIebVyuV*N185#%yQNylRH~ z%42}#u3m9`8(5Cv2fq<5sz1z~P$h^Lx(4hm$iu%xr^5RCfWK$&;aw|8GpM?XWM9Wy zpT|AJv-o{f@%%ku2@Zh3zrZ){Eo7PPboX{pRgwkDU*zT3U{n=KHP7RsL{r-lz_Isu zh9|2}JSd1lPdu|VnY-G)E7nl?A)8x#j>|^0Z3QSQ(9YOTtyaX9Ay^3u%XUyc1+=(? zLR@BPRB)!W_>nA}4;2s6EA&-sO=W0r%B7{Lq)vz3pd!CjHm1@O@0ou-DRaUAets;_ zifIio20$Eti|M6AXFscES+}7s*TV2-O1d8&g68V&-gsykpGLw)DaP!NL4W9P8L4In?t{sa94l z*$6QA$6UY_$oMR*S4H7F30g`qT0E+UtMqOPMASp;cDfw?&%7}k!&@1}DwZ@h-x+Qd z5EA{X2f*71FO8$0ktG0b$Cxc~DN7+-h$`_XwkTKlzqL2*I0#4hgyF@frlCPD5sBZj z#xWPu;HWB*D)Wm$LXY5;V_$S6UAr59e3ZzQn@^0@rZnEl8`gfbvE^GlP&maEEpwPaaJHe2EPcy`VVVC9i!qLI!> zG=7?OA9*AOgI4r-hv<`sYACFOziNc~A$PDY189Vjl4KGL&?}(I$7Vm6;^bPN3Hyam zK*=W9mro1Z?-%-kQ7~w$S27pbT3-pK@t>|$S*pb9x5HXbbvEMf2|{FpwqsP#on011 zhdo1{vmA(u1Z=)8p0=u@Z~h!7HS6K4RyOXM!8YS~9%&gmm!}$FSC_rLr)?b|!C)&# z9e-wvdaff{>14ejD+NM!#m;-Zu_%VWBfmhMsm?rEAH;-`nkU^NECu8Y_~ER`AyikE zwwWqH8^!#yU&gCC==*c%l!hu}=CP71RcA3(Br*4eGfp9G6R0hPdz*rO)#=F->Q7}z zSK?wy1u+xE(CCM)H6pn5EwD_Tk2Mg`4EAwF53yNh z9R~$0E$hS9N)5qwA8X$Op{|(=0MV^Gz7NDJGj$jI39TG zN1V6=E4P}=T(`M$TS{`6UOP_nK3AYYl{0Vd6*`?Q?X^aK$SN>fnm6&)_dwhtqE5G#-C+IDD*>_5v_BT-G*%U{~+4y~8 z72%L7wIm@NZAS=Sx}%r^r`27&=Ts)u6oDWAEjK^t(78>W2X=a`^UL4diugr?b^jMdk6=0aoUH5%c-L*SP~E4 zw7D(VG7~s!8*$c4t1Do)Ag^iJzyMgPB!!+crz4O-L5sZ%(oV-bjEd7i$%w5GF9gB!IEX*lt(v^5c zrJP)!oHuYJj`{>gwH z#p^`UNm;ie{-xHC<(<6196hL@J2pG*o!3K=G^YLB*!}#qh!BLDfGW5YpCI28Uj@ICXTpT)Yhpv*O$x)jX+4DWNYU>5A%S3if5Bxd0L%62^(n41 z)7oA$(M8Pf)@VEf#|CxCm>mbSzH#dL5jlcskRw8|*#)#^p+5rn)QTB~uARJp<$U1y z6ytTu>2VG|(GA3SXVd>;!i`?xyT&77B$T}b?eR=uHGJID=Bc~mQsHa8ky8>#_(QTb z?{&vv7cu!kpwNNKnB+E2k&c1jyT=@))L3*GmcpRH?IFEMoFxM|{{X zu448auh+ZST)7(6c!;s;#WHJ@S+oz82ly8h^nI zaM;(%Ep>4;W_1_Ds3{K`z+(OTj~WMlNt3R`Ox#W<#8m}kh6-P8_D!66LK3M@%MZGJ$2=m20KU5<8d6N6$jVX`2+_%#v5i$XY2XG zdEkbVMc@V;>#!G=i`1#KWEl>PtBq4ufURtp0yVJ`8KUci;}{p_5o^9(7so#4B8Lf* z2Y<=sPXyh$!0MWP@irHAEYVcE=Q2HoA(V(r1}8Pl+4YwYaB}YrvFK&jvVPVYYpJR$ zqO!^CM$A(pOXfGT(R>iIQF3ARy}0dEuEKi>^fnzZ`Eu$Lx1Xwrf}dwed|-N)X}_Jc z&4OFGqTE|=(Cj>sFqQS@r-U)r>2M^C;{>g6n&CFWRns@DNs?=Cd05+zHfMF8EgJyB+UG;?~A zeYmNb($@!(>|BwBeuQ3hF^L5M;8)vx#^CThQ}N2bhlHs{4YuZjjZ)<{ z7^1*_yylgf%y2b6ih<}fN=R2j0ipJq`hou$vB`WJkEPt3!vJIv4gqP?Dg_Co(FTfsULs)s`lr)?J`;YT5`rct~2L+5QZ0 zoMT#wT}qZBQJ@lwiQS5#@T7Rq9%~^ETvnm5S}PSr=T`dcKAR%pAMyNH4wav;5V3T;frEmmm{bJSbCOn77cOM{+K+ zVJ29=BTQ;cF!N>IHm+ePpWLywvrr0>E)?ZrwPJn##zuoL-QOQBq8}dzHKgrHTPQi7 zz5JwGNfz9m&%7XNlxz%n!$NvYeZ3fiR7s&ujH9IR?vsbehaC)b-&s?7ie%wXd1{b}0WPiPp7=H|+BpSIPIDJ{Gc<>;W92)v%9#<0AKAc+K zR9)!_>7`6>vZ#=Xcf(*tVJYt!C~6(J>^}s}UtRw%KEzB*^UnZb{a1i|p`tHT^o5GP zP|+7E`a(rtsOSq7eW9W+RP=?4zEIH@D*8f2|35}Wv^4)3;{I=05$*q!m}vhSi>U*B zBy?Tqj!QeoK6~xnEP;pN&g^R9ng@osi4YW#q@VTa@iuXFzSL~O2Mg3qt<>%HL+xDm z>EUiF`)W$ksw!xv*Xu{;$H(26bf2~~WLMdHenti;TBlcUnRTT#w+|-QJA1q92c%Q; z8)thI8qx*}C$}Wz3@AI^)va}38s_)xpd)T0mcHYwKaRx9n*%K1H}^H4XBI!MC-h!j zusV!|>u-DIRwv_AsodwjQRBRO5SwrJ&zfoeM2+7G5!hm;2_%An)^&sOse-{cJg3Dy zS3_hozj-4AgUX(1aJ1oT+hJJm*!uW5Q_ADp z_F8qOAWqK_A(6*R`ZV8VjZ*=tmL{;YJYx_DeNQt-r;ppcxVfo>SK# zO18H^D3C%=ilSLKGMTD|Cxki!8S93O^rkb_#-SrrZYNMu$&?$;Pvjfn;T^_QuR>J$ zKJB^1lVpG2s?Hp62(4|D3G93)02V+kfINrhbs}2%DSa$X`xx19e|-RMMt%Y6qkO7- zr~B5qBy^3P_migC;;o~Ofe(67g3RH#ZO`% zd)39#9*N_@{*Zp3u$^7LLx2mJ8l)He^q^r}*+`m5J6uD&_Vj!Ku|^pLc_`k)g@f<- z+V*w?U={Grz3yYImINha)oAd=7qXPSgarxFd*43?wh4?6eFz$In1nN^Otz;dU?}bK z-o+EL>)efA{ zweal31x)M-T;8+I6nPYs;>Rr;@BUzT&jlsMorJWv5(ytAV{0TxqKf_IzGOg6!l>Qe ztORm6Z-logrDOHIN=#?L6G_&Ru(}$SvEMV!R&+-6qPiFs?j8K3w8@Pu^E<(MhZZq! zF!uP7p0VG6R(iQgtLz}{y8ufd&iyZoaNKA}bB)sKf>yq8#K3Wg#0>4?mVMp$81r;s z8*;-ld>kl$g=%>DVl+Yk{df+@Z%0c+M8{g`l%rm;qH1M!~q9%SjF^pb~_ge8F`?HUT37x<^M$P9w3+r< zR2~%y22=|B>_@p~cpwp_i@+@RPrrM8qh3<8ii4)K3Ub1?o#!pg-Nr0T4m&!-z-JfF8$^Rg4pWmOC^TOB>hfy}kc!P=xC`IPiN6j7!le#69~ z=`|_b->~-A;ft#b9?P`4XT@4DV_H`iEao)kAT_`+jytejxV_wQoEM}{YrX#7tk4Lv z^sB;-dp*h*v%wbUhOAgY(2}UW{$5MCazynB=1AJ#Wb{>?a1Hwvkqq8S5inDyA~Ej)pDJjf&@&JAmJjgKXg}? zwp2-^so6zz@3f?A)C@DOx{-550YNlYz5WrBP|Y)hS$sPX%MN?YMC;@Ic10 z*~H`wbgvq9O{ru#h2ij*%%BBF(2#55&q~^h1mvb)PuxE%V=89w`YexOwbHi8gYlCM z(6O?KB@)bEN(&3L{Ha&zwY@x4Z4{L7SawyuCymA-ZH~Jqp#ORZ;15m5r^D>28 z3S7y9<#@^+)`X>eS_0!^d)y=1pP+4xJJu>!SGTMIn9iGji8yHx_p~d9xYAsrV6@#S zQyDjOKI+`1L_8Zq-x3_+P%UUy@x8YY-!}HOE_OojQVQm254zP_EDx)TUBU||ERPOn zz^g~?vObY^sR*L7SuvuiF*Xg}$@eBWZ&!$E36+=U?E0uJZRp| zXN`$(t`d-wh_Cd{_j=0{$XgGNmt?+d!aBdmS^13UDjHd~)XxK^TSU~3<_H3r;rRXd z%nC+!>>&vXXM6LO2Z*OrVE<-t0TRU;$&j2b{QLbaQKA9X>M2nA5)_R~epv^cl-(ny ziYE1);f>V;u8oSCecGLS*yV8iy=d#K36+vM|X&5lPk zmKyYLG%*D{Ft#={dXFd`*APF&obqzCHwq`29>(w z2RADVJ`W10$nLSau>I8s&`BcCg9MdDAnIBPP%>_p>xqK7Pq4n8g|YuY#sBt<{|k%L zvNAFKlZ(@SIh0=x<(EVGG$L;2-UemRt14(0zD4khh> zD^b$^Pm7ZFztJc+R3xL;guZvYDv!5xvk@Ng)BEUlC!T+6DWIL^pH`3i#ygk0#{c1k z6I4r4W#H;uV>)}$+bFaf9mVi`*i&!t=y;t(@HT{yv}?C*==6w#()G6gp#oQFs!ABR zyS(B3>$vRw)S2&MZtG&Dt9twlNaQWUdvXJq9_^FlW9#{8J3c!FJooGia(K z#X{ty)`~oS$$5q8G0^n=^m+mb4qk0g^lAsvA%>x4uOnB!SW{#=(CdcRb{+}g3R^0K zhE~48V2q_gU#q5S>71qLeg5VQOe!!eOkt%Uui0eI&5Wqq?rl@Otpop{0u0l zD>YaA_;^a>`QOX{HP;I%4ZpQRZX)m)@ia@3)6NAaXTiaSgf3|7?*`-kAT@zSdW=De z50*kgLiAHMA_HFpf((Tq+4~Msa-Z_cf>D?klE)39c45wBn2qzMdCs#KYlJDNwhV~D zL~-$OXUBnl=K8hQf^=1cn`BEvIZR&)1SucKLRr>9CyZmIXIDXDnK*VL z^H8{u{zFE*Ea@JA2dyDe>OPCV>z}V12SbG|oRi$38F`)g z?6)U7j$BmPYo#je=d=@sU}XdC(R#}+r_tRtPgQ2LQ`E%+C$di6+$STU#7aoEKHH!G zJzF6@G$l>(=;dI*goauve{QtTpBv2sxm`YPasR`Rc*nbBe9&}5&PYDs2`?U<!Osge!B1d{BLYPWbT zOtS`-szu`HaS_IJ8-4rcE~83$`WP~r#=>JM?j+yiNwP%-Ga=2?L^yE%DGcx0(*gB{ z-(I$L+DA->!)N&wP7mViY-=Hok%^8I#DIPNmvP$)i!i6y5r25?5zlKF1)np^B10N4 zQ^p)X*(cDYD@Vb9LYDt9d1>hx>HdW*zg*rgWch_GzmVk@viw4pU&!(cS$-kQFJ$?J zEWeQD7qa|9mj7oUOS=Eo<)!dtx5l5D-=3;Iy10#dfE|v| z)%-PUtAGQox+^)}-qN|}xg~LwycTo0!@?(=f#giqX? zJBXD?2lBf8w2vdYbAG~< zn>XJTG`$;?`=clR=5K?ZNM~6R%(D`*o+daS0`^G9q%-lJZsd)kqs}xB7I!pM#+Y56 z$JTNf%3x(>yCJqK&%L+`B)h~V#uJa^00~u)&&9gHvT&)q#I zzGP4}?to_=x{d3SSlsm%nl~p0=knauzZjJOv@%d3h#*JE*OBuQRg!3{xSwAN&V#Bv z$lkn^$OP|{XQWQih{>_Zih>s#-YF-YTW3{Ly_A_gs>N8NKJsYI)7rS6rWjqMr76}R z_AFUO`kuOdCXb9vv6aDZOl%j4N|H;ENPW zcj&thq>Vv4@al65--76GbI4if{|TPxzFfI4@bm?q zzQEHLc=`fQU*PErJbi(uFYxpQp1#1-7kK&tPydI2r~lTKqyM)9|B(rU>HlTP!M`t> zPy1)xea63+>2PW37#RM(L66HwPxtQ&=btN@v&5UCDd80oOCqsdk<}H9k3Sj)+Af>u z5yz0q??=<#&KP*)O-ZB-mPF_KF)W>A!~aCUU?3+C`XN`*ThAsEV~SW{K$27M(A?U( zisP>NYF*{I$$e?h{piU(b^GCZP3*vhe}xp#0|$Wri^+%NYyd8&nj}21cLx|FYY2eH zrW{aB2N!(XW(5!z4(1RaZB`kN2DFbCEtWm(733Q?&>k?e66yEokHI@czYv=yNL^!L zpYOi<0G@LdMi4Sqz}r9wL%KF^9v#m)G+}+hF1gkg7!f!C!4OELL_F2F{ND@!#iY)Z%;YIf!COB}&tegJ5ZJ}b%mwqp&al2xnE-3O6FGr7%@ z6GhvoBDHvu(5l#9G5?#!X_#1lZCg7DTpnW z8I1gNHnu!#?TH+tQzL5kXJ}!+nmsVWio56k7;3z*n5pnc3P`*VwGUP)zvHOivaW6? z_4!`Y?7RE5alQOH=-m$d%u)xClOdWMEvGzg2 zegOz-AuqE4wpG&^+J+1(+G8a2tqph*3wlh})yV)+Z#+2AAhgz$*7Q!lV)p020GPU) za2dBz8R< zaRteYFqgVcm3mf5!H*byerpnkfJYM3VYK*qP{7J_&57yw)CIhkxU#)wu#WwGwdzU5hiPD>ND2OO*eC2TXCsVeg(1Unu6@1Bc=AFJ}= z^7O}e?B&?O=lcbA9m)>kvM8c?hO41%Ajf96Y>1^!B@qf*Sqk6G42tUnVb$N6V9b<^ zq?@`-U@!2PT!JiRI?p90)H@i$s2X zyiMj0h}F@SciWP|whxVCwI`<9d2wA0cpW-%s`5Okh^m|qFH9u1IMonQQYA$&KYOzm zHwa8Ufz9HglyqO87rhh-R2CMbBmZ^WsU#~IvCz+`3QC3^*dRb~BBL7e$bR56a_JlA z`#>)KhM(Rb<+1F}0d4PN$~~nzUpB#!(Q|Qj`QVl>IxA zDQ6Jp2V=G^WG&=9Wul!EDqSx&6!Uah@(vMBAYnNvtLhm2Zg2EY%s1xm%N)r8kWYKw z``W%4mL~s!{L=sR6#LsWX(on$pOg_>(QhLf6e!5e{KCa1(KRy*G9z9 z)Y#-7JLMe=EtPOt{+#pI5B$kUWr+K?r?lK(NooGEP%!;Jl*)f)u%e@*`wy9H{{4BZ z8Qmk*M*}Bt`4P&Q$bUfCArzBcEC(Yq-wnp{K&*mqZoc>9=FwvP8v>X*#uSJ9;>$W$ z(|(-So({VNjf-8ly~;BF9gCZsA;{!feOde3h(JNW`6BDi{4Csw+HsnT{Vp<06xH2R z_FV#2Z4o>S&XJTuQ~y%{qTDY&Mrf8F`gMj;bPWn`xLD+$qGm-<(C!u?x!lY^vIuvWA({VSUo?%&$&|JITW z|Mnl@-`~Lgbfo{h=<`3{!02dMnVJ5*X*WFFJrouiuC$KE>2KML>88G?u!9xcWK*OE>4w(`S77}Y90t%-s0D>bUR{GS)*f6g)rVJLMQQs&O=BZ&mpkA-0 zU885&^&&!<o!ArS@F`zGveA-?4K>GZ71r@-%T64Yq1vCw(n71=2s zT;mt*IuqG=xJaUr2f%0M6=6Ak%+n1$OGSy-kW4hk*1D^_F`O~bXjY`_T3HMwRq%+DTTTHjU@t zxN3ml0Fm$Pieb-9D69REq86Pu!1L#h91gCNT#=Rt1))$DBGm)9ZJav<`lrmKri1PYzK20*UyXRo0~QPGGhmD_?N zyspHk9liTjcHwVkeAK$Lf|Wfr9K2dVEBnl(YU9 zpm)%A+;v$L#*;dSS}pz%G(T8Hv3(?$?S34&;&Sd$LoHJ7vw2h!VHtoG9v5i2d_)Ow zf54_MI2y3F#842c)0=TX!`7+}cY)sE&fcj)Lghm?IG!Po+XkYy0nu*}t6y1xrnB4o zXucsMy;y6XvFZIvvEZ7~E{`W8K{>WBw0NUnk1&XF+{+_dehR(zuAY!Fwa-I7rXBpt`G)?Ptt0{n{BStJx^WOQT$0=p$7+3%9=cNC8@ro}J_mJE^jviKtihC7mn<1b(IHhPTc!dk5)GXtjcq<()moN95_5}L237^3DgJ^Q@ zFS0^fUqqB>5Ia;aylcG(Z59AbC1$-Bo(OJyLay9naZ@!#9(v;O{R3TSHgeZ`K1=-i zJbi6Tq#+$lh>49>nqRRq;qV0pr-Vfs{q2CgR>Q zOmlM%SJ#-`TtkSuu0WI+qWTekBT+u_G$gizoVfSincN-EEsma;i5WiqvaW{bn?c~U zaL31*hS!IU*lj38`gg{V6y+@2o$)mU!H?8cft>Y|P{v~~C5_(*2qzws)Mu~KzviyJ z?{)-4>=ANDjy~dsM}X@H0n9OO_s0NVqf6K$a1gtr5aOAkF`Gp$svPwa)AVzZ z=|a5tCaK}YJZASb4e>oqwzV=EeeVe2&_0vnlj|q70w_L`a# z9f9)7&`kJq`pwI*9~RP;QqFAD#PIq2i+SEi7Zw(k1rHD35;FO(>FH!Ra~eD*5>_Sm zdIlfH)V$&9NsQ5Pfo>e}<+laXi_yN)bB#5TGQu(<3vmR()!6a`@cCIsqWO!kMNJ!re$0aHTw;KdKVAdbk%#DHu zHT;khKdxnVf@M@qO*Cp2yY%h@2VF;eNkQ!FOW#&SC!R1l#pp?WAT&FrObj?IfZ!_X*DVzKn0GbH9)72r$BD5i5fs7ms1Qxd6Ee+LM8r*ZFI!XfB2%VwrY zV2d3P(vnWZwVNeJkKv-khV1Lwk`o}(!;{|`ATZa&AI`0`iVlp)4fJwlcn_?4+UoC|OKv}w*i{fOIghZX2>5?5%pr^|?9-f`oZL;+R=> z&{=K(Qf^XAMa8$EdLN2GRP?}Y1(=Ow|i!1zD%d!m~InB*%(JLlOW&uj7GL;byXJJD7142KBG2Z-u zpHT7A-ok8fG4%1rwv;kxp2`ee624c-ZDXKU3c`bc>D+tmd$Iu30&6TL2Z_rKKSvnj zJjRTdfRiV9uD=e5)Tj?``DyMW>)}$(@GxNHg)D4&qo+xhLc0D`xanCbcxH<5Hsck1 zPS;5Ra#~1CS_=HtGks8ZdSV2|k7ohY!TFHgnkj)NYg-wlUube3&bd_9;1--hPw%#9 z(WqAUg0BR<2QU>0-Yh^3M;-2>I}IgEt>Z+XwbnS&5t}XU3YyAfxnGfRLu2!U_bpA6 z4UzniN{@UL>P?;zTAAM$-+$hqrzkvULGP%UNX z@@d97^L1kr(|W=Y3$*ZR%M0yw;a2#Rn!wJW*7c2_$yYy1&Y$0e(iiWC*96n|{nk);N2WnE zSHqcW^{tF5=@hG4`D?nL?0d{o!{di$=f9NnVE|ua=Qj$(F6pv4Yl*b)_yKrYI10*;4;oK~% z3J+o%!aQIlb(SRpyWkXxSM}X>oN*qx!`2$=GoS&4OMtg2YX<47;h~s^s9Dk=P!=KA zmuD`7s$%3CEqKB&5@GnF>Gp&B2?b*S)FBd)9|?*%s^%KTD6QR+-?%yodPN@tovM7R zE$Hf_JkXUE3=l>(t8`H>91@F<7+Nr|wg!VA0MxR?HQRMK9`}ULNUXURL~HsDxcdtp z^?NJs3E+5PTfvzWopL5;5_7^1t9kYKs9iXBhL=Vu`}?Z7b*9&C{{r*YGUnx$J*B-% zIgDBk09Am|@$0O<477ZH-K=yz!R%Hy_0a4d4qd_tobHIi%;+z*fnpIR*}h-Ai~mL0vltIJ1V5<%N~P02+jV)KFAB6IToPI7`>ySxK9s zyu*dY0b@Z3RB4hyW+=MPfK3w(mlPAyvlGZeE%vDm&#g;W1ofjfyUWqo3-PP3W~o^g zbn}fFXK%qP8BtTjDiM<0z6(^ZFbM2r86g5!^)oUP7DubZ ziC!9Q3>#OlKo2vZrGWa);j%%~q={Z-w>QS;kdfh!X@x?>->=kS*WLW+VN}W~r!{XZ z-_{|wwg(X@3Xe@^)KR*|k%sdA8&2tGXP?>z4V@0BOY|wfi-~XQG2#bqsHNDXO5?2g1~(+ff6=qwi_-~ktkoY z!W5UnEKH!32?n!=ou_07ATCb`Rc>r)GYDE_X)_DT&%|Qk$IrB^@7D~iW;w0nhk+Tt zrjrV7!6dV?-4&+&%!o`^qljd@3@XtJ>c@mu&D#a7#{|B{Q_ouh4UB2Sgq9-`2dA_` zs*bdnUs-6m=0>8C#w69+DA_7AUyR*zkEu`(Nfxt`qL6SSk8W7oCG|XUn8S0_ z6E-{RzRk=X#EgygIx)RjGo!BanYHtXd~@@029?o1zC(P>rZ}|hgnbau95^LFn)&~zYBLyK`pN{#HW^w_3kk_M{;S6X7tbhy7!{=ES z=T1I2HdxNZ&Td5YCtFC;`43x3IV1(;ee*X!?Z}fJ)oQpx<^5|G`t05j)F+U`$F++@ zr_bxVMeGUZ9AYX@;^&t~i#538gvlVL?zT^0o5OR?Q}T~DQD@rrr`s$kW3KHIs)YL$ zu?N?ABUxJjGy0%a-_>!1NHoXvzQI)`VHGg5I>F)rF-_cNAN!tSC@ICFa_SrdBR^d2f;BSfgf0`%T;H-u zc41=>N`y%dqs$U}P^}Ihcd#g+a#4*s>9UiLYM~|Lnu9RA0Rg4Nzu_P+Fs;+Q1ssu!GwOiV>-n7}TBmwEEsL-GQN* zNt`K?ZE?#TNs@-AWtGE$W7(2rvuTsVK%=FOL7rg3R;%F|m9uS4nyJQGJbNM~iE0n! zYo#J7X;di=K6Wxer;%XZ&NWM2okENJ59}tAAGT{Dl$b;T6OAUa7T?vb_J5J1P9FA3 z+v`eG_1ot#qC(ooUHzQe?>*LFNrB>Tu?g1Gxeg6y<1V}!Gr__P=!*WOuMXWJ6ZcE| zhIw^*M+0s6cPR&Iq3riqsBsgj@crHr4Ycuq4~^i1U&&B>R5mTq*{YGdlG9<5sB@Wd zMD%q6i`j%Dhy(8urBm5@)jtpAb{tj@1lbhhpm^J~bw}G^Iq&?~sVg!yIU4Fq-)^V0 zqZM9P23O|Fq$3QvTp~D~wt%3IrVfx%k9O231-MjZDlvmIJcKPsgz^H9GEDlGa=XBP zjI9c`G5+Ai8dY~u$a6|VRFJ9{kV3NoM6~CdhtMSnmO^vl>xJ-R_{rjH4`|y<8h~p? zeAquSHfNPfFC7F&I5hAsWebMOs5=a9xC~Y69HF8?7%DiRxA;i-xUEI1(2=)4Kusk& zhAECw0QcHD%3l~~hu`ZwaGlH3Z92D4F`6N4lq`|oUG=bkxO^8@wi0U7ud0$<@PPEB zXn~SObk+N2Be4BcYvZ3qrvUA@U{j3oQii7mU9m7N1I@S~qXj)z+M@(rYKB%4IJZEf z0Uhj-jDMLDT&@#q#-a{wOnNgCGF+i;R!4_;Zv#nIXT6XFH>(+nBwP#{n70wB6efQl zo0*#@F--X=$X zNC6w(!jVyhZB!&dni4X(6LsREGfzU#m}5G|jap;C1ivM#cNAb}F`UyxE=5K+WS1V7 z{vnTTDlYG=wq`FkqUB^K4bGb%#<`izV3sM+`cZmXWgvMo7t>e%M=pcqhpK~vwuLtS zbtVz2zpV^c(td2)`~3bk&`7-0aP}Saz$7wqT1{1GC^9XWsb`D>8QM*cq8CB3G`A{9SPu=QU5Fa@YRhm8{3y zu6+3z@KLU=s4A-Ek|X*u)Bo-UEAN(bT92)P!Z;#xxd*xTRw}gMgjfnf%Bo`rez;d~ zkr5%usAR{8?_VUH6>~qHN*6#$GC#uKV*qbvJodXU3x;mz-LrpMl@ro&BX{QB}treWR;2L-X=pKI26E z$qM+WPyBvV$G!=Th`4eg`DilZ+*QNcjKK;w5iuqWyA2m$>ioO-NG;%alkhEn2VoE) zx!4E&Zh(GD^b_BtsPY3%s+4-a3kj6F2_q2$YaE<`g1vsY7u~y^NEM2b|4zlu<3$UK z(`4D-SZL;ZFWCAjV<4e5(Y(v%Tg9p4WA8DoIYDZ8dp-ZwgDu zT;Q!Rd$HBNyJ64XK8wwwL~4wP$s`YsrM|Czjbv}sY9gwWqO-2GmL2;}9s0^9TBN20 z5PsTrR_~Zf$K}cuP|FMH7(h=08G~;YU`GpS8eqo>*#q0ZhrfvuG$r6?hiDNXCvj&b zAP1Ij$Q;a$9OQ;Lh@Z4zK+S~}#1=r09RzA^D2u2OI7W($O&jb&2}u@sdw>rs*GLse z&j%@35$i4i5hxG_o=>n88okUdWQhwc$mc?bYLet>w#DT1Ln?r9(ClTkk_587$lWYM z4};c(i`IsXR%wQR9I{^_#&X_K`n5Wpl;o&OVb4xzKKMzNg=xL!(M*U6_orpciO!qC z)G4j`78``4g=OXC2T-}kce`^m8&2GEp~ARHVQ^}aDyoX4ucUjMsFOPBQr3`pDO&>9 zu?!c1(^inYYOq|)B{~W=B3mmEH3w(MP|k((!CP&sw~dmVP0O5xa}bfrbeRqg1Lr)v zcS#Li$$M>N|KbJRQ@}3RG)y7Ih;Kk}o@&Ua^mT2Kt0@YNRbggI{V#q`DhNMdTZqO| z_am@8jaJWzETQ6JKDF;*m>y4X&f*R(kKN~qJ?D#V&jFPIZr!oaJl>b`#cpt1x5L{y z&m)!vKhBF6_7x0b!juzpYYtLoJSNlhd$rPqzd|ut*p~b_lbmm+0#>NMO$FRgAscq< z)MuGtRHg!u2k6}T>u>1w71i&ckGAl&c2SOi$n{CxhE8GGyQm-D3%{uz3+MOOsH#1# zx5YM&jQKEE9enjvgm2EBQ>!}-LC&%M-bx1m-lo#S?b1=3I}1&|CBmD|C3KJ_rRs4~ zGPSy_H9pf<{@aP!iS;2~0h^?CUAeUjL?CsIp%iH*i6lU|Ftn^G4K4)fAUB*%-`^js zz=4@PZy0C+yO)Fi$gcq&-Jv%R1fD}L7G%G%F^Lenq*nz(4`rXfbOy-O3>=OkkQ~?= zMDh&>(V0IDmHbu_-Yuj#LYM)9S$;RjIMJz5k&(f^?&lgKQE*^6KK&`Q)GDgnJKS#S zCwRv)h(K(Dg1gGs(dW^;tmkez#I}3Qo@~t~#1#&!$;B$cvjwu(%&Ja_^`*@*xYPy( z+?-6^O(jB{)_qcIFQ~tDN~fjR84qUn*d(aEDuJ^ z^}LdSNiPILyFg-F;6dRKh|`S-#ZZA_qe(wRAjYj!{fBIUex{27H@CRE*~J$?B0Lmt zJ7~}DV%k;^!?U{3=s3WMzw=Ct5m$w&dcVkbh(P=Ckbt3t)#!}HY$d!?C`M($XZ;5m z9KDg>064pm9}jpKR^HN&1z0^Mzj40+K?ZPG^aKoi3%^>R-ypD9`1*bV8Aq`Eu=ElQ zVX5IR@)To>Q)tsJafl6)4|J1FqA~5@1jrII!O}NfT%$?~g3VzMj;8lMhaKsv7+IKs zq;lgKkq!|KZ-m0a0aGfoXm#dKg1WzNP$m77`o$<! zfJ9(ju(o^)>jHjJn%Ha^mDqON*Kc3wd?qf=?mR_TqlM&p*nc~>T!!DY+TUEKYj#wx z&ab0f7|l5Ea2YPwedQtyJbB_}avbF3gvRpOe+~8dZ}|Kv%zSAmez)oT(tLN-Cc1bM z$$Frpk8w#fzyE6WrUXAEEg*OWOGC~Q%PQN*mSLruSVxPGT>)jH!mBklS1$s) zK!x!`?iB-qMdfe&L7&O-UbBHGJ5emcn?>G2ilPTa=@3$E>N~b8HleKfpj?LkwE}+nC0zdW4n<;;1B;0~{2_C5aYQHA$yS(iMj%MqUMUnu0qXfd%^k z^ND&39E_4h__z#skFdFZoO;fWs}Ae9-9mc7<9)5@t_>n|voybSHz=_1;0Q&CZTP-W zo@aU$jWviNVNoOQ)H8yMjI85`6oBwlE}Xe1NfN_Z8bdB16D(6gsA1C!(o70KT$UUc zM`)l2>2jR=rIwv>h)K^-V!rA71Ix1S3TP|}RZ@UYhyqr*8XI%_B`J))*sny(UE)xy z3XBVpbHtwJk{CUMQ1yid8nK4{?9Bp~^V06?%Q(>XOfzJ=RZmfo^_G*{xs*@-z`VJ0 z@9f-;W0B#S^d(_$o@@C1#2-EKexo|&14iN7a%G%G$Mapkd^?n!18wZ<#sPg|a_A2P zyFar?S}0Jsz%1-kRrQofSmoRc`bip=p0@-FM_R_E6<(G7RvH~-fwW$xLXDrlyBUv#4%GGWXRGK~#u@t=+7UaVEIC-rU zMgK8V`KnXh)@02-{|)H53?r=z4K^R+Gn&?3HPK$uhsvScI>*S4GFhC9$-Sn1PrQ6x z2zAqXZ*A64+E5_>+el#j zbzHjfCfie!I00CB@AByFfqTU9xSKpfS@9#hE@Y0z5vd1-^QM$GUPvDBF7h*F0$_*b zkcdiN{Neoum01#Tyq315ovBZ+&g{AfXQ)CVnQ)t!Fl8l&m<@&Tq=vEa6s*9KQCabG zmC+)}BZiS8+_T7cYRVyIzk@NQhhk>C-qmP>&bGbBC&beWi{h;dLXX73r)UAd?U5nz zVAT(uZ30q9ckY5HplhA4qA|62sxWm6w!J94@{i)K{_tsb#?H@Ze>bVPVXDa-nTD4D zAVhZ!d6Rmx8D}n9+S9u153NzxJ7$d>0?o2Zv2KrNGE?UE?)|n0#_f{05h<>+795(S z!fqL!A zdd1e8ypxg>Z{uIZ<@$gE78erw&7RfV@81V(Jq@)-Z(S=b)Y#rf`MGq@Ej!K+TQHg~ zH(Oivw+Hb6UoD7iSxyJr@OacVgJ|EEoATO%%<@bY+YW}#`zlbLj-X(TG=}X zP~g{^&(}}B?ynPszq@8QB3k6(Zl&p;sZ;d9O7JCahm_ZXq6S_@^9*3e`{47C@=)@C zVkJN2bwe1FXL<=yPc2(id3328Hg7Br_7}1h8qQ{AMjw}mH7}cyxL{}FfO18x>d(Sc z$Wo(EZjxs`?giJ^y8DKV`kj{${F#bBewaZJcZ|jM??@X_#+#6QgQ-0KgZ5HfbkHeV z=S)?6qR;lqvnLjRI=>6dita{L`6e?s$?K3l>@^N8PZblaH<|8!niy-KPS8=kpomv@ z<#YQS#MV<%BB;gk-b`ky%}Hm1RR6i3H9ld^w@_#P%7$s`itq*&9D&TA@tm*BY+wU%*XhFpI4^z}4c|czddT%Twkd(k(JE z!ZbgT_7EwCRaeP-OEgewrl-rB5N+0CoVQ4t=GSSjcj+Wlnd%-&oidcJENi*RIwtvNjD=UmBuEmuE+nK-L&1a$%4ua$&3i z;MHz^go2I}cL5RFMv&W(v=@MsZ^bDteoD>`vs*08 z$0<{&-cB%lmyEqfP&{lp%}tF(UdKso6V2(;@AMHrEM`&`4a|R{C``G8a3d(ss>7xV zolV?6y5PO{zAhKB=nnBZ`5<{FX$a##wdNH_{jlEm-dA~qoFnDM@Gq5IqL+qaZH%{I zuMAz1ux-O098U+;9C@BV}>lz7lbG>$IA`i z3&+ZLZkFFdD@QC&irn3NNCs}fUjH{E+kl3g{|5c zDg?9K_jD^s6J4Oj!#rE!u9>@NOA?lBBNwt^zYGzwIdv7fwdpUynQq!;^#4S6 z77E0&*t8pmBio9rt|wCllVsSZE*2<_ZkBUTVa?yw_gRIL>W3?@A?V&mbgWN&L&*_1 z#~ORw&)OyICAx{?dDmO#TD{S1ogJ}4=SqzkHR{7-!gZy6C$=+Fi!r%R*#Vo}WKJ5yX+^m!{% zTcE?6oI6l<*I>QMT6~r0a}qi4arfaa)qn4{9C_XW2a>+v8KCQaAAd_#=|2r8=&+w0 z>nfqNN0AKY0HOMR+e>@Y1>>zKw2z^DO?5Ci{W;PUwLO_elcio`tR%&5AgA8QNq+{( zzK`ALFxx8t2XTZgbL&Kl8t&VmngTBCi2i?FqnJoBS`hK(KqhGB3{I&Uk`avu5* zbl5M0H@a#=4O$jra|Dq+E6}PQ3ribx{xA*kodpxnacA}4JoTHhIzD7Nf9}6K{6QdYQ~NsVX?vQx^Nc=Lh)^zOqYIP z13S{ZEBW(g<42=A(cf z_a*ce{8;k1(MHmfl9S3OO4PA7f${ookzzL1>L%6PMp>|6$pUM{P*xXnv8T`DbWTtZ zisB)6wwHzbRTZlGbW6muSsA+VSSyL(_$ZeL5sLd&5vqGmP#x;RQ#A(?=D{B-GaDGK z(ru)MAmqVb73#w?_&8e;3eF?705UhA&XYAaV6Nd2hN^$$pb?QQTT($U&lB`iD}ex{ zK|>;pMMsE~IUlS`D^llXzc5@siBB^6c7(-~B0N!S;Z=qv!Rw|f@%B&;xQX-qhJ6_1 zW7K#&=HS=%yF;jC!$*@hPy?vQw)_MLabq9vAtHFXg+0tp4|w1TawFgF_KKy1HgJEW zhc0k`B!nJtb59PyM=Zw)dM1Y^avL=#ij?i;!{WgCLp-uU#;#|EGBq;%wmQn^R_=|u zr|%!2zzuN^yTiYi8=rV;g>?%E70|#efz;J7mrg&l%4lrw?u1ozpoXy@HihvjmNKBp zRb^%48YRsJH#w2a^DK6rGq^yz!Q<$smb-B1KCSgvT+gmc?b50+-OQJazcyPCK* z$+4zEV`$<9oQoCnW9G=n7$aKdbun$OqG>N|od|lC?#ItOM(SStso!TVeRh;Ikmf!3 zM@U9C?j}CCS;#SqeJh)fE7OlyCmfGNrp@e&1lAn{7vneL9lE|8%S0&G+gv?#s$Zk& z-k%Sphq6@sTi6;fcpo@+9^UJ}*JHw9X4qi_XFmrfe~X;IXb3+Yu>F&o69 zM2?RooQVPl`%mB;+a^wFrm$5Dk>S7Va(2kX}e~R>oo9#$4Q`uLkde$(n_(URi+jdqXQL<@b2*>)$6!s{JIQoyoZts zCU`s`fBjz1`hLZ@X);`o9CIVeoTwgAQzgYBs2lsj__AMb&Jqcd5sxqwv7Gyj%Z{O3q)t z1H7c`r$y_1?)+RVUkdI!^=l?+Gx)Y@4FR^h)Ml}OqCUOaE6h7OWgm2|+FlY$2*57R z#sZPbX|PJpc&M$9OGQjgzXhcq106^s$n8O=zJK>OaW0Ao;5G^coIEFX-x!xbnpR|LggOIz{RMjvg+Fa+qq^nMfy3T5kA}Gi2i3L+z*FWaygKyq|U66)7uqW_s05 zSnX>CZ|4rttC}mvarQl+AA`WE+k=Ou2TtGN^EFDrw*C2sK4MSKGKo{x{gucEcyq{Q z%EkD>P?|OG^9$m>4gS*o&F*c6#G8Ck|1HfQBCp{|{g_(MRmV#X<*xH2k3^G-W7;e6 zE$l7aEsjsZ&$}u<%>EFhVYp$w%ya1;W;#Z^dN&%P&8N-?+oPJJZzFAUZ%WPNE?&=E z>xe5u&+JcME?U==w&f07dpZZ-97o}4%bceiO&(ckisD6GG1S5`N{uigAO{XopT4hO z`VQr2?F-x*xyNYu$8Sa%0%L$cZNMnsL ztN3wJ7YtvT2~ws4Y*jKPa7NG%Qg6Q56#Cm@CDKI!OJoZs2?MkVqBRNMEm1^PhK$iF zGQ|=l7zQfRk|pYlqRJ^!m58N8=_-j76`G0WaCa5(WD6P&Do$OU@RjVXhh*OB9XFgDF8tSu0iB zla!cN`a z<_5BszO|;U>3c>q%|;9B3+=U~`Gt-31xiHl7<%Hv#fHcGp_IC~xw-gS@ch_lwzpsd z;*IrR2aD@2g;VofcEtP^Ye`exP5_#J_Evv;LKBH#E64US4q8TsW^jnpkn+`4HjOp% z>ija6t;k`H8wC7Q#8p?eHz1qF!PcAP48thS(7MxFG}F%9k$Zc2WkGvuGt_%;6qB>V z^DQDM8z-9vr+@mGH@^u`<0#37YO_ruRYjy{&NN-z(P0X~+ExgF9NF65SYDZ1>k>Xq zEX}H-8RW`1xG(Bh-|xz%nbK^z7R+%Ts$DiQnxCF_gK*hgS|+Qq+MuX9JF~dWzmNnp6Xe z8HeQOW>wi>_F3cu}YYdv(ZXs9h5%N^`<8IXXz#JJvHv~7+Oa#q4Ae3+=D0Kl- zY)gvHN?a5lFNgB@rbD2m#xyxOahc_&Dzs+Z6dEt3-AGPL=BtC?2qOp@Yg`V-kAAw$ zIx!WSQUPcr)m`h4O_I3wEZ=`7IA*TkC&UYKeHJ|0~&3Ot#Fh$Gbn5~5;|iR zFp5r>GP26K&(VXC6E!H&?jvj^=O3}kD9-8D3k3V5){@-olVe)w3a@N9*Owo$Q7k6Z zG!uC!n6@QY=9A688Wr6Y$=4+`slK2yS`^m@6T6;ge>Uy&1s_CMJ?U*-CE<;GC=_vg zk&Lq_zC9CP43+6bkd4d>uZTh<_oBCfdQbd_k@->;Jfe48Y9wBf5_g#N|F-9G*J6<9 zn|zwf#Fa#gspD;X>sY9?@f?1Wwl|RQYW8Z z4S!|Fk;N-EhRPm5rPdARSybfH2+zN_lR|5YIUk5*6T$*I^`jxq{DUu{B8a385jiG^ zct>NP&eEN#r{j~_D>xtP2J^EU@&N{s7caRKAy?V0rvDv(o3axnN?{Okmn&`(&9EEN zvNK3FuLTw$SoWb4^UCQ(C*3UsSu^Bn&DaC`@P|}>cAW3Fc*c~U1UE3A!Oa{th+*{; zEU3rtOBRCH_=}fw;brxdsc^DFHiOsw5~=wSsn!da^Zw_H{GY;8(Yjc0zIh{cUQnV} ztlOLD$%n3nTY$4IotGnyJB;bG%9-X~%iE4bXR!~=sX z?enKC?-i$=QSCxkhWouQZBpJx=BfY>*j%sLdvvaAPpdi{+97lG+p_^KzZc3*&s*Lw zwqc&I>jADGPy5`>XEOAg*KJ+5&z3ejz8#z{j^9%tYz?2D5YLRUS8gT{3urlK7iYAO z&UD#Fju6@xjRG#&;2rUN6l%>Jz9Qu7#BUjhXZ3K!-EfkoZ}ox8&K6m<&_8LaVgUxK zbv%~>&loC|nn=%YDhE8jaN(E?)NEnZRbExVRO-lvMF*Qv+*jA{SMR@$F6(EdbhqZ+ zc_$Qh=6mN;Q@R@-6N@uSif{41f^lJZkPL=qC;7!--5&%M&$%zK1>QMvsV`ddjB!9l zPw~~!YNIsKBa6rCHwb;#`O|zL%Jx8Ev8~lK)mrz1T)d_tf@r@5te<#(dpRTj4RG`?Zs%Xj850BBe+b<(|0i+3|6k}#=>LPxq|6PB9rT^dZEX~d z9n4Msd*Y0l=`V3c&-9nSW@E$WU}yNh0cY$Se?g^x^JX-R46OedIQ!cUn(n{yW{mj% zf|CAsOz9sv!hf#qKY%l4cJ}`laF!??n@Nuta`OQlvoQe84cgFDRoXTu30dq(z)F)BU2 z6R(|w=gimD`lKqXZe+yzZe_qNN2Rjr5AM!Z%I#<_>!;IwZvDRHsW;BO z^N*Es%7s_cP7M>^^LLjciIB|6wJFxV3Q|i-ac2!tWIakPiKd-!buY`BA5I%6+hhYo zk6jl~Pl9eA){%taPEz*qCZo#3Woxzb&RB+{Y)C1^7`&8k=tsyGyffTqCZ^Ok_zB~q zs~!EL?XKSGPH*4r&Qy|B}-eyW>aJ=-Iqo$m{{ zc&xFb{hQZ4);MQ>vAhvI*6dO|*4XRh`@)%uf3AE!*38O^e}*;?f3wkl{v{|+=}yC? zzi#Wwzsrozc1}Ic`M7C5so2%tBCkt*gWFl3@OFmgd*(IHzN~s5(Hx$p3HAJJ!D(-v4Cp*#3@wMwY+)9sPez|ICbk+u8mqZ2oink1zAzx${5m z&`eBB`2X4OpYlKT|F-=T|DQ4wI|u&%it!(Dq5oxLVZ~=Q`@j3j@lQ-9Cg^|a{@ura@_+o9>Dm7k@1HXJ-}C;{mw#gaJN;MA@Lx}u|BW;J z8~!gs_@9YU=Kren!2JJIdSIkyX8AujLnt?;rL|l4o2~{^lWQpx-88QBAW%U@f2d4q z48dQ&!o>aj(m_XI)y4dbLMDHJS&M5nv6ksISy*bCRW6f^`zh5$?k*1%-#2Nff@*4B zl%h5+%LZ?L-0(CQ1vKt_`_6oGe?NR6U2i&WKjge*J>F#*HI|s#`Kmr-A#01?wrO?p~-eU-+sd^Y@f_J}*aGM_vX>aA^+^nVhmLVJcI?tV1sz7(n&sr_mJ%vFc=RJ!31 z^s!dmpoe);JWDT+>wOY02ltKg&vYxVMCpHG6J&JNnQ`9{Q(%)7-BFhFur4B9bX{Jf z)qU{@u7U>veTnCCQ;!#O4mdEj36?8Z-Zygc*wPsmaemuJo$8$+q9s4Obypw8yv}17a=j5Bs zG{0y^50uV5!wVcpZ&W!>c3qq;JfU(F64aqiABfptBXtaGl~>H>2iR+0aajObNdPKE zqhcpr;>lPpEyoAzJvs-QJ8aOF#5Hl@FYNQUWtv-JWZNKW@O=j&bcC4cV`~0ZO0_Vi4A=R{N@wv&p&_=YH~G*4XYDrlz_U8^wS|3^-u&@Q zdf@xB2D!u7M;(_vAKmqXZ|tJa80RX#nFUa(3a~P_Y45Zjx(|6Xc5Y&ktV{*1M5WVc z-K~FpIG#@DY3SG0VJ$3jvyjiP>Ak2+hwaoUT`E(S2-X^|YxQLcA`Y@lw2Id&i~M8Z z9sgF3AqW7}lvs%XYG|{N2?c-IZYt?|^MJh)iW5*1m+sRffWVUlhOK%2G@%d1m^1*U zqb7zaCh!uxf5ptTgI!l`)_)Db)D;u+;h#udU}Q^HX;i!OsDsE(X4cGSRc|S@Env_E`un%0c*pa$qG0GAy5rF%)AL=CQ?Ct*RyHHlcPf{CiCfpsR+TxC@Wu=nW7 zug8EB&#nn!jW13zQs`zb&m#`@F+Vq|v2z;^kH3h$Gcs&tuGv_@QC~?hB3g9~0^nf0 zipMj3X6;p$OQ%REsaB20G#D6&iH%3N<zKK&xa7lM1Nb= zFsZwGlaGbI@7BwCoHEG1huZ1Na-i|jbY2#yMi;B(aVoEUTmmmEu8R`_Vz?g0{>In62ZJ|||3eW@M86whOw7r`yJ_#S2gjS07$3jzLQ*kcc0C1lS&sl+{6_6+51Q{eEXaP~ z&GOWQ^s`%S{;+cTx|$iV{omG45Vm6#Fmd!nWOO8yr* zpJS_n9WOF|GO-d7fo4iUk~9Fv{Nh^Lqkr0Fu|p?+>P#A3sC9rqS5sE(7uVrzBa;jz zHUT9Sz?w?sU8Ty(HZwIxtU`cr1Z7F*_wdTGRJ;I?6lG+RAl8AAP}nFDf7w7ljR%1b z8H%t(r<)Obutb1nmz)_0*_hq|bHYN z%s#z_I9zm3a*~o|(~Mau{lH&Gj^;dI;+>7+f^?0q9$o~xxpA<~jpCMxt3qvACg4Zz z9yJ2i85Huo);qQ^r^HwJp#YYQ znPwZ6@t*sfsSqIc+Lx}ZWAD+ibXL|~f`ClSTRELt5jWOxQRt(J$3ALj501{#wKe`wrrf(P{{VW7uV8%jYBmx5F?BX~uWQT6ZZK{Bk$lW!$43Vt2&#!x5A2VC8`_c2X3yIXZ9`XNkJL;_ZF$Ui^o^fXVp%MVS**HUoXK@jl3MfUkuaz%q3cXGXBN4O z;Xbt~Hn$tqadnGzt~K?x@}Wg z-OP}?UXkx3u1T)8^s~TIk?jj;W13ew%gDaAmvF_rNruCuz{1c`tnxUU+EN$8fW~y| zHUJC0jilM61i3ZLHGy6_Te}S%xSZIpbkUnxNo>`PC%Oag;-5=O(C0rp&${n@lb1R+a2y4oa3|FAVA0 zsUIM-x))>p`Ta1`_LI!?~wS z_QA^3OOqr<$RyH)l-Ca>7_#YA^wNx^9$2`1#CEa2_N>rZfi>hLnWm5G8ohY@H}2v~1y2t?L_qmlo8l|M?dA zvtBcX^*1FLsksdPQ?PYHu)O%W;WCI^pApJ26c7*eoXzQ$2Y5Iyj7X#GeB~c3KTLk4{5TxTC*LuQjz?eITL9q|Y*!oyb+=4fio%BG>nBtBO326I4mxIiAB^n@uvMQBWx z?x_Lc2H6m`z0myF+qrh9Ra*AkN>)X%`JVW^Dxmanq1n8ksFcW^9E^94Oi(9_L@y&fDcu_VWcnG9rIsY+ntZAL40#s+ek#11pK(+?pS1~w_6->hM-ni<`{kYxd% zbAcT%&Ck++?yKSW<>6c(DxgZ<#Tn~jPKQ?x+qha6$-_o;WvmhZI;G7WVbq3;Y- zU5V@CU;QGhreWc~1G(qS+}fl_L1-o>CQ&Eq?vVO=C&xVufI`&VB!i2Gel-tLi%(!o zaKN-PCFWBY&0D(R>>$slFa2hy{sA^3`788dY}I+Jz}1E-xe-DV!!Y8@5h%|IWfUa@ z>eJol;&bA7Qd7>^ZqC}UXQK=2neoP_T(|Ru$}w^{XIjnGe0%HQW&-G`*l!aj%Ru?o z1C77~?1Bmwbr@O}x&BRX7bdvhjzE(fU~n`}b&i12|0Q@z4XU8#Z+6*fw3puR7<>s6 zd=LyvVMT#WyQw>hLmq^BiJB%IDj8;nx)0I^(TPx7 zyIX{y;bqqkA&!UrC=jI*$Xj+Rux_M-ZB`WQnb4Q?K_c{7Y$RGj8{kv~RNg97PdQoc z4udrz%lq;+=3jj=O=Fp_kUr$oHLU>3X887%#^AUVdify4@v@vDni?YtXPB z?q65Y3am^r40;#Lu(sVYSgH1H z01SMaUMx%j?P(E_-i4PH*IB>;?dnYcDjKM^+#YZrSkUtzFNArnBQ3g%0Qa)zN2T*x}eeWn+93$584;s?%ATMT(4^fy0finIkyJ?hq+6CxKOhN8jS zob*xEjn}~-Os4c>J3Zc#(R6v8-}nYsQX93p?c@!a&WBb-zdt@25cuA2qdk2ePh79P z@JV#d_S+DQB4>NF@wBWPs17*;{b!icf4H?}J9ap|y1(wlm!7%8xzVvv(|* zLx<8ILvuuDkzy;@VJ~3puWD|_*$Gu*1=#3OZsLpiJDj{()k>Yvp+uE&GS5R6xl$Q| zFs0N&n@#&?DnoloDhY7#I_C zO9j3pG(X>!9$C>rRilfF@ZPe6hTeVJu6w^h$HnUS)$IWt!zvbV_w1h9NO+2PvyW{U zYNrif7mp;DOEV}G5;#R$u!IRrq7jU7J~E_RcKWDW6BL-CY45@ z-aO923u3Y$eYE?^oT6lAE|4ix_R>n?LKdi?)UJ2;Byc(1{{Ge#2N4t6;_em^%H`gg z5qgdNC!mD_S%5U+k#LAB1E^VHG1h$HBK=DM7Y-N!7$L1!=1`|ig@?^lQd|I^29g6+ z_PEeIxj(&~fu&Gae|Wu7?4>Gqb2EbCC1dTdM=BBEXhBi4zPs zSz|KuFb@nt{&bZ>WK%VAjzrZ$KIDg^X;X;t)9DirF8WKaIVK`@9uSZS$W*%D56vgs z)c|x;3I$fX(Sk3kUli<9j}5DLMGxa@oWMG){FdOZ*!Jcxw=8eB*Z{ygt` zGYAU7G}fO8QpY;*hIE_+?*<9|0D%@Q7IC(TCyRQ4r z^Q>7O8tdS9A$o4_5y=1;$t`0=I+&!6HS(<#S&XJe8ngnw?lyw&!WuOg%XY?Buoa0J z9e7YS^TR>2#&Lj6>cBFx!)Y{T+me;AGjru+l@2H70nFCy9(W=aI~%788~0I2W%-G@ zKucgX1kVfyTb8}hJe)rCQ|lfm0M|)q63*x4(6NpVH&WS~p{o?$^*W26@=5S23ERd- z!=dQ-4c!iFuwKQ3lQadO2?1i&QKRE!d&!%T`bU!uIf^D-OkRN_q6*m&nM@rmYofs- zdECO#nzlu214E+{yeX?=1G+^$e>nnPjgx(0yejChFn62`$x{41&*|PKG2wO0zg&v* zYOtz5L-rt7NrFMtq0}MfDKd1>G9Qod#)sC{Rona2)|dNX#QH@A66fCKr?oR3bpY$B zIwkM(?+!Oi#cMn=e#xe~oS0_)3mm zB}`eukGVyeHXjusp(DQ*vxuWyd|>wp(M-a{*-f40&2X+%h~YS+QkCdcP@_ww7a7tr z0#SNzJBdLiF;VFJz;?e{o40k_zK5gnd3Bwdu$I!^b#65{;VPWTHb2#^&2Tr0{bRI| ztZDPs?PlTrlz`Ht9GP!8WVzF!S`(A+spLPTFdk3t=wgq;#?kK7Om zJPC3WbN2NNf7xw6+w1~}{uDjPU}LiHvO6euBJG-#r5zKc`nOWP+H_6c9j zd?{HPg?w}usF=k4d7*mX^{^=2*GAg4t-oyH4sj?6(fxrOD=v#o9EDLCp}00ckX*o2 zWZ-_**us=FgE2>@BqoE8!Yx0M?0AVd`jd1luT(akG%B?>-96oCMM;hVtel)7%EZZP z#b5roQVuwneQrB*kklR&S#`_#Q+nqUlSwvfPikZXfsZyvo#cKR+yqz4_u{!OHB`|h z9~8|b|Kz)?uejCOB3dDaQkF6FO&kt;vDXI<)-q2RL;$V`Umwnm*-iw6jNB*}yn=am zFlr+zO(F< z3g^x3Tx%u;wsH4oFNmS0$jCPO)bCwFgp;E8*DeL6X|<7UXX=rrD&ekHh|giyL1oI9ahXZ>+r# znO@1<*DcTI%lBz~yPQM`%n03Rd)$tN0Z~H$Z9!tXvq|Wd$rJ zPt!CRct@5f0r8}L7{8=<%6oZShh?-GS_C%lt7gum5g*8KghOK+A$tqOddYntn7uWW)x1c=?2tBM;Zlj6Jw2MLn485wLC`5 z_16Kwp4>`#dP{e40ZobFty^gvDcO1jEK`zWDE4OI>X^vl$IA!}C$u5rUcxXms&j^Biq`#%9Jh? zM_fI~SkK2qg*f1Mdl%OX(nR!MKR3tE(g+`=j`N_6U`H5ZL(~EsgOHKrhuODYTha@> z--~$c^=R?)WGrT<2Lqft1@}lWROKnaGfrRc6$p`9Nk$$tE)Y1O*t>?X@;d+>f9qf^$yNh?Ji$5D+!3d*DD?MN@P{4R- z`h85Sti0x=wT@FbWI+po>~w&A<`m;k^FKIy=O{^)3$Bfwr$(CyQgj2cK5X1 z)3$BfwsCvDefD1GyZb%3_m5l^8I={WR%JxhlbP{*9zV08YMG~}oKNK;J>vHdpqmL+ zi;!2|fTW{O80wry=!H&_&a^t?1vU{#Y(ojTa=_^mBL>6H^w=x-PfJq4Z9@KVF0fy*qX$nK9>K`zXzUm@X%ERdMXTSMKM4O5eUSED%a^wk(?PgJn z`=L|N%bREp_(XQ}S9tDe*z-}_1X%JBf1;Lpk8gVKXihO+)LzyCwM;6P67mXXIVULh zD5NZ$cE>7l5Txza?kBvviN*Y3NC=_NlD2WYgj(5mxR1AZ2@IFZ5uCsU*RnFh`_NKR zfG1Zgz-Qvdr1yk&+#cWBV*kofq6`li{c81cTLF}1y^E*~ajAbS@qQRDk7rQJlykSs z5ga3ujR4KM|MlecNIq|lsqvK5qmYHtC#C2Yfs`wPilWZ7Cg>3{forq;L$2YWJK zI(-9Yne&Uyr?yANQ_Q?665xRNEipn~Y)675Qz6y;v24lvZOO;`!M54!s+dy3Qq|c< zow4R1PB$Vi*j+k>whIg9bBB8QM^tsUv1@WTEtfpI%;)LX#_}KB_wC@d%DUQ|k~`cN zRyuE*fRKPahKz}e?BbFR71E@(vp>ss}=E(#*W>xz^^ zLC*J@8Q4ni(z`w^-rSX$=N&`d_KOhS*Bw>wmNnR|o4!VGvFAL_0P`oHqma%RhijWW zu@3K4*|K3qX;Jd9@{gK;N8Pg!30|bvp52hH*PSq^Ue=GAG1w2JykHrSA-NZQ9EFz- z+-+dt_BmM354hsF(mbQOdhU~u+%Ixoq7S<+Tmz>X42}uZ4+Yzwn8D_P5xBqK`QBGV zJF@yJ)(BC#;$J+{ zp8u4FO42)6E3AOr2ZX?GD*)>ZeM5T>*mA*xiBB z(g)~CT{8xVjlQn{$wr-9*L{feNG?SR_i=>MlC!I0?njNT#XB&8;Jpz)*iHz_m{KzY z_)3enl@owF(IdK>2}1L>3}{MqoevVNfv4}Mr`-%fK_zDfVBptGeVqt$+0admg4Xnd zrBNey5HJbJuf(nptNsUK6Cb2YNmi|?NGT0DLjv*PE@R3%Dm2Fzag)O_PgkL+R}1ytt&byxB8!?nHaBB9$?Rq z+TtyIbK$N75>S7yexo|eB#Aeqn6()s2gIVq{?$sClLx{mbrUsY1EXJgpd4I!w?B^j zUT8hG$zioF{D2=GrA9YOV9Mju3dpDSOY!b1&bM%@)Vk2HQjxwcoeoOd9|x@yVpQow z^mxlU?*SxFE5Y%+_HAUgFNqx(NRM~G2uU4+6le_5F6BT4VVsZCC`d-J^mO!$plaWi zQe)*=8(+&4Lm5h&1B8Z=V`oC7Ja8MQI`GY5Nbkh zVqTQ4@Jz0uPB99NS~gyk{iHpgoPZgddAydMplO`2_)8;pS5lp$Hi-ac;M+2S%@&?> zIbqrJE_pNC(#BKo>-1uchKcw3M?EUjZl&(a3;0dsGps$%+sq?REfonz^~>rq`b$(! zVSI=eXxDu%<5v}C&My&~4$82{N8(6!rhWkmf0%eu)_wE}7DSS$;$K<684LG*TWvS< zPxkF*R+#J}3yO6FiCtsHr@2B56r7;Kc9BMh!-j4d!^n82$o*pYnB4i;h1Cxr`i30j zV`fb?$NYmtk|g|`kq{HqMeaqsOvOgf)RSmrNr^Sx2T>TsN`U>=LsXQu6*sL=vWzJB z9}Y6%emp%C*jYHe1(n2vr&jgWk4vvxMhE{KdMR7aggi*A_l4w5bE|q*&P;$t0r@fm zj{SCEkjxe_jH`D6J)9%Ls&m085Gfu9qoThR5g}&8P|h6nEpx*;UTNo2K8+-F?(ac| z< zFcd|pLZzIp?4d#m{|pKp8Y1~e`OHYmd!p?}YU>8Da|o{8NNB|9*~7$Unj-F^l$gmGzU@Gec$8(?4er(l zx`!ig$w?FEL#vVCZ*=L>6C^&Ob6C`LD^!v@TEV!z9s)2n$3ysNK4};JrbIQIc`fbn zst>8w8RF%BlzE3z1v3ROKRK#HN93 z>HZGfVZ8<+Dh&Ee6Q+8jPJ~3|hffKdx^k+V|Cb<0%kf28L}ZKA?VrMwjfT6$!v)VS zf=zdiipy@YIVc;uP!tw-yQyWMB_EoqiO~0(qkdTv2~HR!Pe)LGJW+&R+pk@18vp~D?hVy|cRSdUeANLa|@ zyJ^#tgelJBggJ#(-lvfh>INUn!;upL;ESTfnkjFbRDB$c<34#m(CiRKuFU-%JXo-p z8@R(fg1c@f|CFqRoYR9_*LcJvt6!&HFA=x}7>b~Kc)}^@JJi|Kl9%Xj@9DL30poQY zHIThqvD6lJ*{TjX66+myh?ve2re;CMnlQ7Dr=kI>@Ik#+GpEuO3YF(j@F2&=5c!7e z0UVZ%oTWcaoxMPqL5d^uNzIsOPMQ-$-k%habz>1{OAMaM>*-$$e{?X0fC^$dEYss# z%-(37GWDi=o#7iQk}gKGx@<`rMyK?5uB8%+>Z2sCgLnOj+Zj-Ko$THi7Z;Zw@*Wz` zhmicpFhG8=RrHSmnz2ZV=1NvRtxzeLHFJfdt~Pd)DUZWc!iWS*<;sfs_BNgwr8q#S z{(d+URRm+l!MEpo2jeycP|dlm4*H&Hu>tVgL<)JqCj0ls4V05?G>vDe#U$?3N#T?p z?r4uq@vCS2s=v|C<#>9;l=;OGeDzDqdG@J@O7mvnt<`bvYnH;I@eE9%QoY^v4D57D z3^S^pV}00P0rrv6(GOS$KPSIbSyEf#uzPxuQ?2#M>TR#k!uNeuHC$-d(@e z(b-d8tSLNNgO2}r2eyo!!>ZKg^inR$yd$uFSl)+C8Q;DHZZAv>goUKZjxJ-0VJ8Ez zVfDQIaKycF2vj2cWrJbc7#Lv3-J4-#83s%1=bWIiQXK}qhMhT|GJUHR=xn%VP%*`y ze&N=Y@c71jv*SiAHW%{Hs7BlWc7TQcC6@1ZzjpImBo(q+*==Fus^ETq_Pxcc5Vl$e ztBo%mwKw7quVlmE6h6?p0=m9RSk>-N0o@Z~Q9TZ*KF0B@w5|H6^M}mnwQ(KUq(61k_ zq;Ao=L%b$#bI;zNi|<#5yoRj{_r-tue@*5$WY#>cN;R!rRGLTYil7(*$8%ilhv~i& zv(~585=vQQ0S2sisb_2uGWn_nIMGJm7mrcd$4{Ivh>q{4JE@B}?YEuOVO`8~pVaxE zlXQutB%v*hi>D|blO~spS)c_rIjIY3jaS!wS@N@g=WDA=n$-VltssPHQc34dnv`#1 z)c#3em+q8?|BZfXn~Y%5#L_q#aV+J~jM>@R%A_0=2686SP!12RkDb)TCk|&zrzod_ zeiCY{Fxn13oYV!6D|V*P9K|_P=(bi6XDEBl8e^9!b!g6YmGRDWwUuZdM-veUs4_KK zmij2_3Xq+olZ^jPRmZ1_5Mi~xfKL_)F__5{%je}#tJ3kHU!~GVjxUWNG691Q&_0Oz z!1PpT={?QP``kP|Uc4l}smkuT%*M}?YH4}dZN=NEzCaI`j8#8CMn0$~ks}jH3yhnq zm!T@%Pp6bhUwuPNktfxAmAyf zq}adxM0gV71E@Cd7=~l0&TUCfb_x#$>K`smDOwAh=MbUUG`w`Rc%^{j_Sfgsz= zrI4=rK$8f9m@%HtW{Oxp&E1>p z<+?hKxUDqmr4+lu<5yc#f0df72X8PD1&}7D{Tpae<(kZssz(25ut*+z@OxR`2)KD5 zx_}6eY4Vg5te@3+4Ds&4&1dDoOrG@TVXKIO;OhuUJA&H<33p)zn4547PLBd=SUlQ_ za4?w)t^kOF|FpSVjxfcrR6B4TRBirpC-NJl5qWY*P0BrXo>PHQY$77F^~=+|iN3kA z2g*ak6BHG*-WN^bbm#|*fhCQ$Uqx}OH&gQh*h;upN-W#%lb$83HKG{0&X@MpSC#hg ztgfW~4b>!7rY6W|lHrMh5{X%&vALE^Sj4RQyX7ZX=#ro- zV>C5)!=iMVM8gu^phftCfTzT}`1H(Aa+Nb;5vxIX&srbUjTI;p)FNtev2X{ZF)wo& zTavXCjlEFvhp`IkXhI)*T^ef2@{{v#9FVret_-KddO_YC;AKVHQ<8x-_3{sVk=%3h9@t4|+(?A6j8>Kv|kk}z!$x- z98>3da`hx7uHP3MtK@naszuK#8$GLuJc($C!)BE!h096Szj)muv0 zYxb_DG9H|;zkLmT6uJ+P zfjT}Il5wU0WEvW3yn)thG;@pkFml#nSj!PMqSiLN&ljHNnzO@3YUwC z8}cq9I`P<#jybdjOD}Im5;DbqKU^B@*cW#Qn~LYz^~0$Htrm2vod(Sa1=81_1p zroxZF3w^=^C>?xLsE~YeP!kG0Y*lWhErf7fM9)L&oF0rG48;WuD zY1IjSKwmzB^9Jf5GD8+9;uN`+i+M6W@x<=6ywS<1V%5XGA_9XrL4CP@`(fAP!AAcx zWY9O#Z`B89*nRr*WZY`%q`QpS_UERWpv;bzta7FWJM%9JcL^7WWoFwN6xn;&>6egt zAHDRiAIh@6M`3fabhEVJU9R8Dhb`H0cyKr;d77+RL$H9p2(x0&J@=;xOK{_aeIQ;7 zvJ0f{$=q-(yv^S6AA4pjVm`CEpXfp^{g%1qoMEqJ-?yq>S@zyh z)}5rAkEWySyy}MptH5>p&bxkcEp>lZ_btKAHUm9h^tzD1<2?0q4sp|Cv4t;f*V)H# z>uDB%)mZMIw}_^1%eIaJIg_&Vrhx@=QgUY@^gzR{=gux(s5jeg_&HmNdX^1s!4z_@ zPoCTIE={_v;`8ch5%wiHiiuBoEK@Y4Mb*76?^Ou=@%Xbe=WmoR?V0|_T$@6B=blW9 z$o1+0wrF|p?92xL!7#-zsC=bm2%frx#@7`Ld%Q&Fn}L95`TlCpU9jYO`gE+$T}CkO z4LQ7xcFw!r+S=eWKtJ&O8(CafQWT*|5~VV^Gk|g};r1-vNZM0$P2U$&aB1BRsLZ8W zY*J$*8LCZ?GJZo1Od?31>iV(|MFBf}2(joM=w^0Sh`guVNicJ9FYH21GIn;>Ez@8- zC`kwl4o=h!>q<>zBCfO_Kbx;0!B+txr3!elSu%^*0c;s=2*D+GGe{a*U1DT*MnU<+ z)c6aszaEqPpQx|@N*ZHeW@7oTgf6E4+o&;tf26+tH(_JnY{!3~UyR=+dOAAR|6lCa z-w*yT;IF@=$iK5A|2=JtiS_>se@)n|(ZK~?c|hRI3F5^i_5;HK6S+V=Pvg#?01YEt zfQ1tKCBu5ZIk+sN9QO=PXKsABOiZx8U3gk zJz8>%xcZzVQ^nMVyg5Ild^n|Nkc{~Zww+;Ip6(c@#(YX9`@jak?m4NzcCm!G@vJ8w z%;~;2{3fu}WPVm0ziZU&bVkjQoZs^fUE1^TiNybcx_TO*Bs7&y^u~F2KJmb9Jvpy0 zCev6rcdv`^-81@C)gMPm`KI9#xo?*ZFcq6uJQy^h0k2c|umVLx_rU1Vy zXp6*~PVF}3S=VYeWUKh4Ao<{(@+P)RfLihsqQ36rBQ)n7*`s!!w)r-7u6&?=aPvbQ zbzw^&w47j!oYVgTjr7aaC&isV@s~GHeB-s{KTU)GecIZ8L%#m^!~P$+FXrz7`#*7C zf7z_R{M27Q>R(LP-|}A;?ECdEEA^M3`dj~>$Nh`r`j2{uzns)HMX7xpjKi{-mb7WRMj|F@05 z?fvD%{vP{1BfkN#@16gI#r{HK{{Vaa{bBic*z51~{I?1F{Vn{zX-($;W2hV>10CJ} zoGEvpa%GEYiv5*+;aEpC5wm!vz%{z3{S%v=GrJG(U3F=I_`L&bJ^yC z^XlA4T4;de#*mQ?yi7n)YEB6mUnrReTrAR6*tZ|@*53jG%nw+Bc+<*uc@Y&zfoE!O zEGGFK^!YOT=ZN`E)W~{NkR$ojkc5ZNWF+E%f+FXmn=XA!`EHM;qi5vt{3) zQO^Bp{*X763tr14uf6Vh$nqSSU<*^NOOq+;J?hnnHttn<*fau<#MR~v{|n2(wpO9* zwRrc+|DAOB!kE*vT^JQ$p$$!ga&W<-+f%{soyW)o9r^Baugn(lWzGIU0ZX#=VzEkhhpEVhOHdWT%L(>SiJ0ruBpS1L?hSV@AT{$uiQ{FNQwS zl={quBhQvD+B+*1ho!o6?kcRaD{x0)Q=h{NFa67z5{0yuWaywjs)N={vKi%J1&@ zW$fniZSN&0nnW8X_|f?YnJx*%ZgoTNZI&Ql>~&7bI7paanDprZ{=!FtFb;qw zFG`OGTV5QmqFhGy9};zT5lx<}st4GdWzEq)Z)dU5GC@z)HEV_Q5EU{CG=X;Mq_;7H zUYs^!lV&@jH_PYYzfL6wUUnK5o3eQd6yR^#;KS5Qh1 zm0+3U;|H(Is};%5L+{NsCn%=7LTKJ0yS+pK0kgZ$1H>?xjT}pXQ6Z3uIU&oxp`K|P zX$$dAgst5q^dK#MvQ zVL>j|+oc+kO_e<#^pHBzn?Z%rznS;Awu&dMp42zB$oqs2`Weis`6~-oi1qzcH<+~p zhi~;7LIe5UB;w2Q3ujXan0Frg)SF@+8{@7fOXnaeE1%BACk4aXwR2OM*x@|h@3lY7WoK7kD`R-u8#^8E3OqSk zxm~X+t1BzF-pr1Q8GO1+RG$k0s;qXDT4Z1EZFbh>zKslGSJJNrowwG$T8W;14cHOoz4!wo#woHXqPp-ZaVxz zav*HKK^=+H&^fjHaKrOFZlQamxSU+!KWpnuJoEHMwg@O}QK25yqWY*EYey+TCwEET-4t4#qs{Z2vz5Y?)f6?YyV@V6^OHEIbks-Mgvv%1CoC|6{~q)k~IQt)J8amqJosCUhIbW{FVs z3fHDLA3RN)>9%q8vqX_Q&0J)h;@VGSjF@w)8TyWzmH3RDM1sNd^N%uyUJ% zg(fq$rfHM$X~idkT*q;0cf@0SKy3q*7Nz!p9!*B_5C`OGy4 zAn!mZ^e6B$EE@dFWk{6i7~jj))lN!S(u=^u6(LajHt7S{p_!nWBG_fnkBfIN-_RDWHdR zpi=s2?1AQwOVEhZiaq8I25g2Hr9eHC_qO4CGU6X$7$nV512w9LDkNdN!KdGDf4Ol1 zF$FQl<%zqW$lh=DVw-u2Jym$dRPiaQp)1ASSm;Si>m)s_E{C9rK*sYqdyE_iEy665 zbb+~mJ0M1QGrwS5E2E~xHx?TC({>ALOP~~PfYJ8GkmsbtM^dug2pt&nFwg6awfLj9 zgs*0TwudbMrXDgL4a=N+kmtRYo+s)Fb%3mtZ-l46Mt~ZGa&}PM(G1IQFAsoCyPGXn z;lArito_D{>Yy;`2E#Qs((FmF5acAjLz1lp*yv+|*`sOoGJ7><2qD`nHlYbocgy&K zd4fb@J2$-3KKNv9xz$eJtsEH-&Tr4&Ktt7)Z->MU^+W0&Tan$fH04P+@Z-t<0xWWg zX8H&5^RGYGe>p#}edqiBXGkye|E=+Z@PAwa$l4j(D7sr4*joLg=L0<}`?v6?XZRKh zYz%np3@raE-Os|#_-~#M%>U;3!0>GW@lT!)|I!Tqt|I=s=K}-7|55hGN?Y{PK?ObW z1SQW6Y!gLP`R5ff#tQqGtpc$%#baQskxddbSD#C19`}mCcF1yxyL=d4X~$P1jr)R= z98vFJurPoTPEJO&0-Q;;mfdCui{htYKQiykzL7Un#@eoHB3{^e)adtf;_D6*u=Dnv z6kw{sYDVg|7UO3|3|-re>&m+D0vzFOYt(Yd?!o)Rfw!C4F8}C|25YBO%*c#Hwysf z|84>BEm^;%<3HGV{8!X4Ju@@IzsbT45BFb+%Ad#Vt|Of#;&a8;HelMho`QZ1eBXxe z#`Qr8W_)IX8M6j!i6p+cFd(S86%?ank$5x(Wbye>!tiijjJ>{lksOn@PJ#9r!XTnE z@_Efyo-#I){6kMK?Ne`O#N1EbQ?DCcN1iem7g{I+9P>eHL@W&;oJ|d&ruc!Ac!AW= zV+8_=oJSzfTms|u(%2DeI2^y`hyz=!!N_xT*IVn#$~;Dd1Dy`Qiarb2k*t1QB-LRB ziU{x*WaR0aZt;N3W9IR+|DpDX7;T9Sc=af4ZVtxur)_V2M4Rs-erVdJ#vc14OeL@~ zA&0seV4bITP)AVO=XNm~ZAZj`X)Fd7wIk*uYFfJ2`&fOJ$Ag9MjohIB93KP22U5mJ zHAI<6(I`?rhZ#vyKaj3hPs$M=pG96~PSe9Z&d9}0$Y|L=e4e@9{_fvPa8+t>|1}fB z+n2-Ne8*!X_;Bw&5rP?lFbxs-%1hYzIrVzBTf?N9{`M6Qq5S^9))0ID{F<1Ml zJ7xnKK2m&lq0K1eX8n`%U(Ax%ycHWcW98}n7Q6La*E3XGFpibC2W9O#K#CW;i@ z1BZx#h9v zfjdDkeI0AQU{sQ!r1ciNyH;8v_H9A@~db%fB#C(0Ll>L^Eh4Ixnz>7=+C9>8#X zA1zz?j0Cp?*Jxwo;tA~Y^7T^B)@O+zM(@_?>DXxln+J~d_wOKLk2l@r)B=%HKk$1h@({aih7)ZNE73Z`x_Ddx{h{iG z$!@wCjIeWtRB6AcZC$zn0l``cIBme{Ee#FWe;CLurdF5W;hF%S@#|9`D5cf@k`<-u zQDiCA7D%oxYE71jD;Yo_8Itn~;G#^vD)1(LZao{@BZ_V0Vzi9Gv;BI>miND7rv<*{ zV@J2jfl^7{Ijgd^3jcGO6}9auEl@d!jR=&x<6FXlgl7VZfMLHW9!1D!ZR~Q{Kd)Hpl=lU`b`a z-Pj;x<8s(f5g_zhcz;?Yni#?dOO%5!cIhfKHEI6eHIw@gC7j#QJ`Rp($0$bqbb`Wx z8uZg3`VbsSdN~P{W{7b`0cag^XW;ID*(UfTDhmjkp>Cy##`E z8$iee`E=Qm}Xuz8ur>xiGDVDng?kr8`3CG!;l2Iza*gG5mAQHvzSoeLLT|f zk)^h0=kwY;h2q#8@7U@>O(hJQOIlsHu%U1EU5+UH$NY#HI^FQ zN7jQT6bDS-0`8YuL}t(FbGtltSEx7qL3Mp76*m1Pgc=FAhg4PlC%n}}=faT#c+_8Fxg{u0e6ds=ul%;&F`sgQQz za`{a1C43SnwG_;<@z?M5FQyYHS_%e_=^a5JI`wPgtrM3ERP`eMW#d6SkaHx&u|m+) z7hjQ@lT(5&NC=V>Bnbj#PIy@~Gk#DcK!!?f^O4!CMDrlyCO{!bAQ19B1j0!MF$BeI z)z1QX)87mBH6|88=2eu^twnT1y*GM6BqcjuR=|8g0^#bH0D}+$q)}{Vj_Jc9HTg^u zG;1jCYE01rhPbgIxmD`kyiaoPv+n8lx);iGq`nSzOK?rI<7p&NS=SlGR|8YFEs8}? z(;Dt!!sup!8(0A@G=}Ty`+*Y#LXd{DOId!bn{Bt^IOdy4Ir_k}9$OdRM{ zQ{rPbaOJRIp^~sA3oDHN0;7`O&0mo8;OCSvz$U|zUfRPpMH3Dgp zOnShHKP1KV`CAEW!1}=$x%!awqV>{D@WL`~Zg{&uvCC^PrXsks9|jd;w$pDt?+RUS z{_H`GeNxS92rywsiaXeqhJB98Ldg9 z;f8Hli1 zxt)`u^G>|^Sa~0O58`6w6-$2MnfBE2{{CSa|CVhsm7O5s0AS@?wK!ADdR+B|57ZWm=(sHcJIQRk&9b33UGaxq0G^(=|`p@r9E;BolpR=wlkU5jvABoaX zJZEuKcFknxK9HLqx|Oo;xhKy+Q$oPbq9Gx%4NGRSQ32|?upA1o%e3KT%Gw@Y^wp#L zbTRwlvb}XR#GA5s+j*tC4`bX(402sm-h>3$sx&NRkmm<9fESUpq{!(PI;`%^go3~c zhX-e3WXKp6fPYeP@7Dkl)1!F3k9ei6_2;Q_DJ|7WY<1-AJ1OH%?cr)nSAPO;k^=*@ z!YnbhLXad#AS|&7coSF+AFC|V834H)4Z|uJjdWXKdYGOpngtye-iIIaOx=4Xa4Z&}Lhfr$b;>aYe_4hJznroOA-=e}{u47Q45}m_^ z@6bW@b}Z2;24t@eDUi9PC&^;|O;Hqi^+{yWI}2t5W(;BjXAc~L-w{(s=!9GnFC5;? zKEAv|l-g8N0gS#^`Y2`it2zr;3wm^L^9M|LI1YK|#;*6q^lh&g>Y;mWh3>H8o7(oA z;kz0(G;in=l!u|bdo>90yh-VMPoR-nscWMbhcI@(7{^o;jCtGRN4fys(egB|a{o&O1Dqbeznc;eO&F-PYV#{sz)0R8Rp? z66vqiQub|xwh07+VS_91Rd7e7axq2mv>xZZu~rq?B`r+3QLXN1G9E)=u^z*f%?!N? z>hkZfV`GIj&cz&vlL#71&nygxn)$uWP_M&yxoJB?0O?dp22DK z4YG^sV$|3!$0Z=oq9dz+@SS`C8_iN`qLsX{34}mh95q>k(FBwlRV$LA0^5n!>_Fis zk+^XTDo4Mv<#gP25BW<~os!FoU}#c4WA6~dht z_U%7V=L5m(W)-RFy_irQoXeARvH}Xq-I;o`gi%q>0FD7J&^JbAErmDfH&A2u-7uHv z(zkuUMXn91dgPQW7OPq-S30dsG4c#k6xl~DFSdXyxTKwdwW5wj_T5%{9*51)g6KrLeBinJrFi*NL)FZ>GK5O_s!XlXyLyl;}#F zxL)n1g(JP^=yu_x#(Az~u>on;ptR`?aUOO1a9!h7;oV37bYT^sav?xHg-QybhBKFti30F9z}> z%5ZP=F86NEuAE;wNt0l#Vp>Y0O;@i!#!$&)J)8KIpR{mImQ&0~{PMB_nM|VwaZ5b= z2-8_cPt=>S8VItlC!Uy>pZ|ov9MBv01%P@o2xc!?lLE7+SIuiR4+QB42Fy87i*Yz5#0fjNe`$K&cTyg0(<7y3qj$v@o-agm5*rnay5q^#QbTJSl#G?#)mou*?#i&p*QR%jr z#XyFWufoCnIjaz!{e4Yy67=CoutzPiZ-pHd^M2@VIy4_ zLJ?lbYFwgKaDlWk9za9>Px)^7-22u945Fe#`G8-D#zY0Io=h!Xd=;PXA z-F{$746(d?qjbfoMlk)MvvllctFzb2>JW>01`j?@Pq44JosEWG&-d7vlMODe6&o*~ ztqaXI$DPoQ+1eRPSL^myUTfFCH+es9f|x_BGVfNRg*`2RU_+95ERU?XpU4teyHbeG9S%Qs|G(e1MF{l-OC&u|o^sr4gI*=X#}plSCwC zzBv|+7wGz|92qn_(B3aRYWtqEhL&srS=t6P4h2{#;;l(a2V;-N=1b8L6&9a7nA8W0 z!H^d0i~T_2-Jd1&9>t8maE~C}rANHsd*mk)mfinZ;k4F-{Q0?kDZQbcmGRI4jw;jX zwS&s3vvpyzskQjHL|q;;3BBd;rf}D}l^rU~(|J&vrFdENDeO>Y&bK7ipp}`(zHT7D zUszm3jvUq(f>=H^Int0yeJIuqwnk!ETXQ+D)QoxTM5*pfgh$a#j(+y%g{BUp99u(&%kyj#ty8wTe|JGC+Agu7qYL`{$ui`&0jj= z&??J$37hhA4qM`RYNVOR%dIcEujMX?ku)Z~>+5CIJYwja!n{*|BwSg)?=yk+(?Xak zh!Gb!+d4Nw#|Epg^Lz16q@JP)a{FShg?bU8c#)I>M}m3)f4P)|LusN&giG2Z4Ryi6 zPOKRrdI77q^^Y<_{j1-I8dYr^dW=c;yWIwu+=CLAup-h%KlHkI>l=ygMz*kdTDr5$ zwV!S^@a2o?qW2_t}D3L^m{( zx48SN`@DN>7OwXV*Zp7|qfIb-YQ&d*{l{^szbDcE|Wvef0Ao z%wr$d#88=t)owHD=p z1F{Zs%M6nJaZO~UXYdmZj{dB->$eiIh?l|^7L(Xlw9?>F{6>lt;I|p=c?i);`@D`E zb_Y(zf-lQqOmjbvWz5%;^u?x(+Dk90?o1ez;*LjXvwhl2NM2X|91d0|?0UVfyki%| zUb9Kzp~>!=ZMIj|b|<+!_rhi^s#bT=Ea`Ho7~-m{DE2!2L~R~g$IfdWlBGnV%6`A8 zUmfx8M1LkP>XLVp%VI-um{5wKp@&z;Tcd}F^PMzvLU+Z4MWe-di-Lf*WU6Dq>}SJ_ zvd12!A!bBduX4__M9lBW0o^8p@~DZ-3xVi8m}XoQ8c&kg((-t3UYUx#^fKd3aAtU& z9ZLD~|9U;mUa-V<%e8!M{mzD)MVxJo;>@DYe4c1$nfH0D{1RIyEXm$zdGL*SKLQ`r z{b6{uYZVF+mLE)PN*(ArDN3fxqYe-Itq4(bcCAjV(Hd1dJ&9ch%u6N4XE~tvXJ<~G z99;VGQ*s+gG!xDMRVcC6sO}f1+$Sox7AoIG*W=7kqwW0B37jzo3yz)fR%+@`xapUO zwOfdcceI})teZbhYn=3lq8)wu*co95tMn%PhHk8#+K9H@S3wrz|>c z5~cd~Y|#Ad@I-RZI0Wp@ypXnKdF62g zHQg{R;>0r>7DwI=Gy;5_XRJx`95CV>gb1D?CAJ(_25>kV7A&m46G32<@Hv;m)Abme z)F&)K29g=D!BqTgzvotIe{T-gjgsQb+-fg`^BLuFG-ksa<+7$HJ5~B(uO|m$bpDPz- zHo;AZmZZ(Wbi$}($wPHO66t-%@nnDHMo4H7F(t9_^nmPGT z=vvv@ienF}KE!0qKioOEwFjg}STC4sEmaja4;bbYpU#_0vl*%`e)hyDxS7r1UlH%O z!e(56^gY6kKiH=RVL~`o%$rvDxLMjZivs=}%FZ2miABP+-qCvP#(Ox=@AgB4feHaUzW-3(B^l_Wjq$QFUv_DR6 z(jBA13P;43ImG~2cM2#|Hn}^`^F$YM`o7{jKTj1SSDGl_rp~?3sTXm-vI6;s&p0kB z8Kb|_?FYW9uNp_ny_v7ObU#w`k6wV(&bE0! zk`s=ZG**4kb59z+6G@oO*uvP!AU11|KOmfYMhoQhrg_AB zgQWrOtXv1b^z_F6G93^bz#6ERkpH9l;s;S?Qr=WLS;~BB<6Ip)_pWt^dZBjVa$(64 zVDsm){ZjJ-%S-92;uBIZJ8#Tx)=vD;jp>#EWk5EFBr(RupXnUTGMHsHBX|w;fWcHw z1P#hG8j8`*8*GFwB3`~6%8~BS2K_J&V1u>~!WTD5pI9Tv!$>U%0dH|gpP6A>0ex{B zEE~U1Be6FV?cH{j>yR6LvA{ruuVPQfV6Liu?z zW>)5?7Pr6e0)Oi<&Ep{ZUqtnu_k<-$OH)JRuP(!#M*h^dV_SuCqETO5K`^&6$6F?F z57>u=|8|jT;366a6Di0OYw4gu1JL4I*}tw6lk_ALRhwC#ou;Y)6A2uYD>Sy}bfVQD z*W#4)-Ndt-+r-gvGX)t3Ad~_AIf;^cKR6xkzmG3BOs|MYU;*L%)~l7jSkTW)Tw7^ zCogF!iL__|OG?cG!WA$rYUXeq--$J7t$>c13K$d9&lOIsMPD6L9%Yz= zgHNj_j}giXyRwI@Visk@GFpUl@ZhLgt(Jh6?5qS}J^_^S=u1i0$yiiOMVwTO5Y&zE{vg z!+13^iJ6!%gG`Sxl|-R_5_*g@A$diUP^sVA=iZz9i20lU@Avx*Zm+*RE;$Gp>l&jyh79D=42X@zA`Q+Ki=S z>6-SP5{G#Y-}LK&VXee@BdGQX$OlbLwPdblYbq`Sp`SwOeXa zkMEDn`1w9Ny;KxrTQav*?@&~YW}-$&a+s;p@{P9pGSjS6T?V;~yYTYPfIR1EXEm$c z>vLS%&T^BT$3Fh7>fi#W<{*Q62d``@Z52kH2pO8T@0SJK&_T<0nC|wR_&Cz#o6I@H z*UL9PAMx$H;YPFaVn4m&pB~j9Azi0yyO<{W{$OYPvad_v&YwR&H{IXf>~MIg(X}Dj zX8D+ocTuaM2X2;kXu%w!Vop=i;6*tpE;X}i3gUN6N?R;)2;J%);E)~dWIy*t%kS5N z4j;SUr4vm#SJ{e=d(Cm4u%=M7$X71xCp z>3gfawDh%_L^GW1eu=)JpV;mg|HLAief3TEtv?2OjGGr{lXo~gc{evTG<&R8wbom4 z)i6hca$C|it%(SeTxx6hdgA0IS$$rlJWlf)f7c{;>*jOh*_jq|nl?Hudf;p@+9r0Q z=N^Ny^d`HOnMNJk%MK4-l7#tQB%^kBeiQGP*6&^c`8+Z|XL$6Br1BZ#?i`Novu|y2 z;cD|OhFZ-Btx|F~zxXcR!;CN`Ea|5kc=$PX>qXNfYF9kuD9n@w%0*zt_f(xMb4EztQ|?kMG6%CpC;mc&)p9a;9Ex>Ah9P zHzse|9Oz`&l|7~OWx8eQOL6zCTRL6dw{8x~VU0ca>jqYE-lehU|M6i>MP;J1EfAJncte>2yzK2M*x9QSnQr^Z~*W({-vq{wEz zldi29ALDMW3_Ab##Opl$`n-%+*>^VQ73^$uDcBZA<71|9QYq4^t<&Tzy6I(~OE_fN)8u_y2-hlDxx26?{ zr)^0noS&F8qcI zbnG3`QFpuSo~3L1;Ga4I)_B*A>DV)SRgkUVw#FJ})V|b#P7CiAd|n+=nc40!F6XwE z;iZtb1qbV=+#dhTbM1ykgOf*JYnwjO8oaD~LQQc_n}dswq5e>AWPE3v&%r&F53}p4 zn%TjYC*Qt~Tu}SX;)gm}H7U=__1<3WXlXXd6TkdQr@0}CCdQp_3S06Z#E1=Ahk`6v$aJ=E&BSKP;v4&pf;KA~WY` zTTWzM!rYaNm7{AfkFH(kcB1I_#b>S=YQ9~cf3Et_=RS6GcieJLYyFXAlm}U~R$B3| z#~PRn&1QFw9OiLzWOqUIsLcJH37K!6f1@Q1+@8LnIOr3%3vubkhVYAXwoIK7_s^3J zo~P`eB)EC+KCcsaL9#Gp!LEvk&}H2Y!UK!UZ?djAl(lsK!Z^5p>(LHZkBZJwnHgU` z8L3nMed;#jnG5^x9Fscsc|&;D=9nX;+eV!F;o_IR$8aB?r0*{+EL?lk>-mY1erctm zspL&Pw=w)Qyl!E@;4xYHWqKV+B`*Fs{=S6+vrRI_TCo1dTKJ{cmXUtfHXGk8cDkDT=8T1|SiAO2G-rx^%4m~}%%sYr1CA8wYYx*c@4wdg zO!3x|KHL32&z?HHE1#`vRaNybquhXmwwYE{eGMI^@TLz>65boVNArw-8@v6=R@(uS zcAU~+&g@%i$J|$N*gvvg;f#K)J%Z$dps@nU;(i8wjl9wmwg;WYtd9-yVjLf~v4Rag zZ`Oh9mo$X!q0H9vn!A>FYxlMnvL_!7W0T~&&9ML1d^n+MKHOY!uvoq!7PhjYqok~@ z#Zm621P@1)W%HzB z7LCWdGtdmP5=Y%0u-a`?@>%H_Xw`-@f1SNuKVEhQT7bz*ja6Ix%!j6h{%rANNa&K1 z69JF5c{w-YLyT*WtbPC&V85R?@q1{pV8<_#XieCwDWjlVRBaS z{TByZyZWz*y<(-eC@`b7Vpwqat;8Ee_D0PC+r(*2a&ZG1Gm`zL$;yvFj3 zj1~K-k3614-C9f)%u6elB-lP52!;Kzq>jT_k4~UzZ?{`eI3^@ta4yDIdTnfo_ z{RduT(a!10IDd4f-BPptSIm!mwWYrKs{=>%7PWK^s1-Dt_GaTBne6sHo9=bbFA2N1 zWod3)lo9sVe;NOedlBFN+WqQTZKPUO8$H^T_M>wZvf6|=lR%vSdzaz3LbUxFN^nM+ zj7Bg?8I5F;G)?g=G%m`8lO1M=+zIH48ep&%I(jb``AFc5!+Bvi!Gs^wE|mF9_>q>` z1QULwWr8U$@tO2>82Kzgl*G>>&mM}+x^!Xe?1W;$2o8{mb!DiVm~lV)s+B>5Og;y8F&9)X+jxHy4R9LNCR zkRB|n;9#*N+?~OuH;_Y4Bx;4prZW+lY#IwDhgOcsp*b))C>z2BGBfE9umHO-aYP7U z_`NNrXD*%i<$wEHcpgxNZ zL3;k@mHlgy(vT=fivKVA<*$hfNhMNqlcS3NePP8_ab^E~afR$&Wn3Y5qsQ~uh$CP? zQV>6cg@X&C#|6v53zgM9mO?6y^gfI=FF+C`G8YPjLJWf(4U7v(#9SNMCra;!NC(m2 z5=QW#%$L$A0?Kd?1s5njxEKhHB<}P$W-VN_n8~MeOw3>?d&s>8Ew&5m3vfS7F6}`S z?3yOXylHQ;aX=QfKqd#sz=blB0r5w2a8Vh_4)W5np*n~zkjqAo92Z(R9LLQdrJKv{ zO+KeEQKTG5sjPB0Dz|G$qEW$L8Ap@@-6N}9MuZ#8h6qa}GyKr9N@avHx`t$?qG~)fbNWHaG7rKWOaaS0lz2Xjd{&#di7_c!MwU4ln=}Frg=*u%?KfvGs1?OUD+M^8tI5R+eH)&-IG-sPK5yt33kmza6H41&tkmDeq&& zagMO2?H2hgS(&z1g!7+c$>DwgOWG!7K2;t(_V_78_>g_VIQpMp*^7PA`XjtRf4MKG z{hX~76Z*Ogt6s-5vQsct+D;LU;2(N0MZN;riGoj%`x5o}L0XUY!w3(!2h~CC(c=k? zEA)%x1Ybk9iRz#^66pok5KZo%lMG#HUQ&E?)%aG9B79Fy3=JOJNgdob3iu* z-=#Xv_#ZG0)uBa4?J{%diE_gkEY&cc!Rm?Q!G7pK9>wk`U(`OpH{6{m4aI3um{M=b zq(eOj-KCeHrgZF*3L~2i@)g6%NJ@jRsQhLo+soG!ydk*$K0rnUYUwulwHR)uSZGf5sq3m?H&!H<0` zTP}qH6REaf-#u*Kb-qG$rKqaHc>idgq*PUeFwI}CD&3%@#wega81&RIW$K-I?Y5;?U-aKICBMA@(yGz{w zZ8gCWK|xIV9}L`rV}t|_)kZ4@^g|5;9#w+042&nUES zM)4o`XZhU0r63Nm2@`oqda98qj0RuYGd+MyrPxpnRziFud_?l*2;|0*D~7sseW*vE z#|Fd#{i16MQ#J=p5y&-Ta+aX3EiBU**-nFy49EC57yfcEo(aaAjA4_F6>y9SgI)FL z%}fk%__9AtE=h7o<}#*~MqwNtgq-LPGgwB0GFmrMq4BX^XlTtuxgJ5G)hs0%1=<4o zN;Hh1;KdLsGdtEiw`mDMBVkoeF zrFs;`M^BAPG^mHx@sw#?3Ox&}()g;furV&CDl>)S92l8O_d-2*rt_4ast)joo^+o{_){7<3Uy=)#&wLd6=Q0GB#F$GK|VO{}2qA&(p zSPobv0+-El5sP7+4Qv!G@y`xkCT7xe6#8PzbZ465BxWrD%MsuNd;kl|TEOE7;JJY( zw6)^F6!qs-P>5|S_ObC7`2>bXtYETi*c@9SW-H)Olr>vG+1O%y9*<-Tg*HMih6@E~ Z$_$ryg-PhC1y0#yV~mLt1&%_-zX1W>p1uG8 literal 0 HcmV?d00001 diff --git a/docs/Quick_Start_Guide_for_Bridge.pdf b/docs/Quick_Start_Guide_for_Bridge.pdf new file mode 100644 index 0000000000000000000000000000000000000000..2fbaa543a95474110fd20d9f8860aa341f6769c8 GIT binary patch literal 57321 zcmeFaRZwFMgSCshySuwPH16*1!QI{6Ex1c?XlS7E#@*d%TpG7-tU2#DHUG?CHFM6H z>nZMb?c^fKPNmkf)>GNks*=*o>?~Xe)Pv=N-Ggm|MF<>ZY-G;nb_ha3tcn09YY!VT z&VSCRvr5}KcmUj3r5(&X0FnR;XG?&H2!gwZ8^FvF!6$!NPa*k$52bgt@y0h)K0d=z zFT{+jDINTnM-cj=&MLF!BJxwEVv zwpj12A&K{E0WY^lCLcCI{%VyCYP88Ke_(P|zAUz&t~&RApPv126zLA+n11lTH_Fi3 zd!5{j*D0T?&Xn8@vJu%T24C!cf7oHfGcM7o;`%`V(5l^IOx(g($*=h%2Yc8EBX}@QJAnj4`3QP_I(m6(-X<2{d%k}xkOmDqs*3P$q^f(ph{Ra<82ZJLDOFBy$&!? zT0wmxD9DYd`xPos&bOJaC5!mZ7lNj zr4#Wn)9j~NmYw0T9KKlGzy7fH?*MA606P7xNdOB21i-w}ypn_DP{Z03;)u~odIY3n z&rVkMDfM_b1D}|MT7N;EwI+7f;dUXXVJfB!KCsRNP&LE}4QGDi9RGcmD7x)Ro9oze z!hl|~a|gi9ol}~L!K6k}=pvj-?8Po#r$Ef0x98rarzg6~{~PvzMO^QYirofulwi1A zij88O-2VthJA=zO@g7F@dX$j+YoMnYxj(N9cm+0*S1L&#w~QyQ)6!V^b(Mh1e~5xR zM;v;wQ-<5etxjre5{=^dXRf@+YL${rISjOJm0EWj6&Dl&KIIHbVLaS9KmL#=mtMRZ zzXhF6(~#7}Ty|~7{-06+vBpN7$&{IzvfzvJ;tOow!ggS$W z80H6m?|Fr)9h&eBnw+dsN-BpmE$s+i&KwP~RaChPDT$K-?!gOgC?XhvawVTHSthA} zPk6=9vEyeS_6!6ngUj!=y~Wi5r_aCQhgo_*DxQrqnWsSF*ZY=121WL|c@^V#v7pTf zkN70binBXg;lRO=Knnpy*d=`F+ztZyuUXJV#}pho^$Smv`_c>pMW825z~smYy;Kc-PsTS zKa=_!FIJn|#e)aSP$srQ2UXb0dhumuUVs+{!sO=PxZI-rcg4;Ibn@M_(JrA>ixOv` z?Yn2a7+7xj^MwtKH%d(SQL@0}c?BMc!h?PgJJDCttrppkAfdAsMtMoJGy2L0!^mML z%qpexjC8CcSCG3~@58VJ^=%ftm$Pem@5~s7!bxmBO=`64(?0q>fglw{x={6PHQ-n# zDKhJjOImb>GHW??t2Og9nfxh8BZkmM8538s0>;4hk7wh(-hbZQB2Waa$#qZ4 zalVOlugCJCoS8d_h6=$ai$6+4UHlQzBVe{Bj0u9Q_=9wt=h+K(n6`iPj<;^KV7aqT z5`P|I;UKo*pVY{n4*U(*g6rH5aBOO`Wdwke<-doDe~$i@LlFKIKmK*V!Op?)uZREb zB-ekY6ir_j0IRNwxgEg51A$e;)7;}#hrZ&$oRQfxX9S~I9NEyxY_wx zc*wZUseeXR!M-Dtpz|`Mx0fF%)`y| zUt#Az@(>R>Q`$a-1GbGR7^96}DU3Oh%!;Gv?#?H4$?K{4p9C8-@;6F&EeG8nD z$NAP3ycG0h-%&~`U6Ho6^|XVK<7mw;9|PJde`Re8o3De*OSNT*r6+Bpu_7(Zxb}kf zypl2GO#C3EWPetCwbER_DC{xb2-%R}1613Y?E$tJs?j}k{(VgV_GU>K_ zW%F3H0qR>xzp9f6LYy3QkmJr+nwPT8(e zNw6b^++5+`x(#))upZxqvk-oFT`w-;VPb9NS-lD%gMtoYaw;&BqL_$T;DBWSLM>RX4@(YS_OjO%H++KIA%)gc>Uy~LG;{S`A| z@RyI*hbzANlOKB05Q0Xb(Gccet<_|KHa0$kLUaXk*HD8{xl7a6&70rc+30RX>}3N71~kt zQ(PAt zP}th7{Xb?H1b=?fN^N^Eu2G?OXB$Pj?REzGAAH~MDCM>f_3WddTo621&_&0+-%T*4 zanREqDkVbW+B-n`_===c4%LS+FEl);Mw_-zMA^vT5UMZKVV9JCLM0=!#AXf-4!H!i z+~g*zBO!$a-5$$oM|TBFcX(bt%v2WhN~TaOJuP=itb`vH7~V02MDOo;2-iXwBLaZt z{Bs=IWXz)NX~9!nh|lSE)(u}LR~tSF#l>16y0%#dlkv5N)*~BHPmBcY82RQsBOoE* zDlB*o=}l~-=2lsO_3+V*n{MX*>UF6a(-kTQx3$ZV=P(-N0K#Ff@yHjT_GL={xL&`Z zDi2Lcf!mv4U^;71xOn-?8&7xgsSuL1cs<;V{#`#-6r#@c@v_udB zF89tUfwb>?%tqXNT591??PYDzaE13ce#~nS+?H`m@>0TgLpiA zl*{Ro5A|m7Wy^84{UCn~Dqb!(Vh_I4LZP0{KwzdS0uwM;2^6znt8 zK$QrN5inQ^Y6WYSl^Aj=s0bMRxN2Ys>lun62adBl)Fw6*~xrs zMyIb4AV!bpjL&6#q@R6g1d>l2_5bw@GuzET?V@wDPg~adHf>J4#T>3LrB)j_bow!;1co5}%2I}rMMn38CEnfX(0O)voP9u*W zgyO_}Z4294tbnm&)<(BeSEV#K0U|mVt)WErQOVhe{&m#BAJ_2a;n&ebtJ%w4TJ$8G z8e?oDajxcOW$AQyQU63}OcFO`#Jw!hgaY-X`Wr0YxwkEP(G5ZepaKi;L1muoSrkHe1kM5s@4QSB#q&0}0VhpMupx$yPje_byT zH<3o-%kDe)4X`UIi%KjYKbq)SJF$ue8X)~u_BM2gt2+C#NK7Q_CXBtG(@$+KxF;lT z$y|p8&~YjW>#pnej)Y|jbE}>YOAo9(1ydE+uj2F@gXc*R(0>KXy3CTO;IO-8AQ!zb z){^M74S=tCB0}Ra_pJu?h!iy_208P()udZEP`YobmfsK47oJ*u;NHcDm(q%}8p;?8 z6t|;3El*}+wo1~&lG^pWibVDD@H39?F4n}?-)c_NT~%4aYBiiS_@EJAYI_XnYPm}9w981XH{IlHsx?}OVX3%(=f z$`C_e`x?9_I7Qc-RhhJh>O|f1bT0k6BR)O5b|Gv;`cnFKi73Uq%~si|;s1O12*o7A z1@?C!fTvvE(Y(1UpPP~dkxqa`pS11G-Oyev%eOvXDAQ|?TOS9sw6pBq2# z&OABsW7M~i+n4j9gHe?87a!yEGMjeB5|dlOI6Ai?=L=#z$NmkO-%w9s(Y~Q5`*fvV zu0M>NM6IQst%NQs#X$*qf%t6ay~0h-=H>4J7PNjBXJ62PY9F#$bJn~g2?y^2We_{o zN1cK(!xi>q>3_jVp7vG!Zz`y8Oqy$WO}?-%TDRcz;bJy^GT?W*8virhWi|s-O|l$VSWH=UqpA z=>1Pbl33ohPjUrIXM|Dbw@k*LhRy=|Yt~RsM}c2S1**ObiMp2H68E^kbwS9IDjDH8 zN5ZO;EWMPG{A3dVlv$Xl$^1>qE~P>Y=9J?npG}34Sip{)F}}WCGF*!0@jF2~@~dT4 z@K$|z?zc56q>7wzSCVtX0zVi>v3?gZdgY_}LiV(0tym<}`B9>be-Y-1>8vcXec*66 zy}1eP99?vdv{2cwCLN6a!ZtxdA#M|Moy88+Fj-e;Wi`9`sJ=jC9ZDz@9HEau?(r88 zp^O&co80a13jE1v4)rQDqVQA0Nm@J!&ma`HN0gWJQg&ybxW_`~412pTCkL;cSCXqf zysm$B=v0GIkZ#CuyDWWl@07M~PqDs9ppgz1uqC$B4#bIs18IdhM}%hOFND9+3Ho2$ zBn3{zx#&Vuy8YayAo9gdD7iU@Ge2dDHd?MpGe=2eQ z*?5BQW`VkvkAYE7$bM(F3u?R|XTVB7gf}=?!5qnoh_izno`4lRw}uTRls*GXRCSf` z?zE}r0tgEd=1j>G#1y=*=>7mYk}a?(Z?y}mB*yulND+66xSO48E3H?-&}@aTq;D4- z7^t7VHbBx_z+=*Kq?)XWVKjhOuDg!IGRDjJ-naagy}_2^75otN%D_|+DN7$v|J{+TzN8F?)tiI zS4RveDe)&n_xI2;FTOiv(R7^x=P!0ligaEU#O98u*R3>?VbqHrXO93yLZISqS@!=x zg8YV(jR>1D8bXH_|yy4wr*TBcoX$6=9_g6q6c25+wd7`9O=fT~#V9}gv||1t(B zp2H{CAGwTFuIJQy7G?E8-~CQvN16}#@*Q#EFKXAv?SrYtlF!{^YV6LBJ16=6O$=vT z*NA!_qr`g;iZ~0ML-rB;T19 zc|h61h%yc{Z^^sQ4FKdrBjyvc*s`>JzlXiAK-3xNb~Z-A0w zkPGd{=4Vexb_%J4`us{flhQ(!mew{q6r+=A6?Hh8;~Z5!gx<*-y(<_>irDPlb0PBK z^XDq>YBikiMVZLo)?-)f_cLW&5B_ct*nHqyng9J=$92OG&ui4Mj30r7bwogGc{>I>xeA&3l3QrX={@4oS>vonUTqZTjIR4evLgOzif8R*vOmHVH&;mSsUKKAC z;hVUh1Q#vIFC*!Bo9pQqM``kXKBL;YxjSR)<>GQ^Y$6rpX42%oqW!wh(wtZ<0a zXiy2!We{^`EV%`3b};=w@TXLAFcsJirydz%xVgJ@c5%4+!&V=6ZsgX2>9(A4oj9n-!K|yLb_ww3@6k4bm2t63Hv+(Zp3|B@zP`-RW=mzCpz|tn zuq6EJ(mGVAIzn`1vm#z$hD&0&*9OvYgo)TtwaDoN`xukxg4+%4Su`yd!=O95B(R)N zSgfM(KqH!y9u{o6R9{|Vz>+wxWy1-~b_pT_dDUQSS7pL{@cd<$j5B)p&A!Ss9& zq+(9g+V$C@sS%SeiZ<9z93lZu#6cW`s61AFkLf|8@VOCZA(fi>jDJ(w=;pOJ^|;kR z%O-$(t~je0HPszXDe6>Tpo9WAk89jDP{C^op^LU8j5G<=9H`3ibfbus;8ip%<$%ZC zvpH+F^Up^K(4}a>g%PAeQt_DTA+RtBH<9dvS0{XiFPM~En;J}qXx6u_2Lw!@j&1Vz zZ2RD zxS8zwJte-u_Rv%`UGJ=iGt-z39x6*3KF5-x-+eQ`qr=Eo2rJx5#iw|3gcyNwz_kIH7E#3a?I&GuzJaF59lSK>WGYN z`s8R|pt*np5GnTJ%Z+AsU>eTTrsXqZeNvXxPuy6P^{PPfcrBRN*v8gUY87n1y+=3& zjlorJwpng2%i2Vmi{>5anBo2yOzh2}X-3gi!X8?;1kqXDLb<30#f(!dO$XbR|)T8o)zSaLUjYcieuD0EQlavc)1i zO3@NSd7i6*F>Q}8v~nFmdjrJYh`yw2&m}X1Qp=W$SOZrClBllHW{w_)D8#cb!_{U< zd(&Ri#+LV&^=g{+>zlDQ6EGgy=&tLeo>;i zW3oUqPlaM$bvO)9HM$QifGe!WDwYCXYy`4`W@JBjmdE9P2^b{DqWM~bv!aEJ%!W+o zhK>^p$alb;wV$)!IVgyk%7R0ZzDu5pi51!8QzemsHDK~$yBjc`v?F0{jcXsP$;x;NNetB3!2(DGf(}D37xTr?qRV=Z9U63seL^M z9y$E?Cl0;P^!qzw2b9a8TqVbiP*PX`Nrlhdy&U${{vLI1o&y+ln#?=d_!sJ8gU*&$ z&sc{Pd%_Sk3+jZo%Y?NAue$3@F3{|0;vW-uJhd+ugmERK{T8w_=^7pUyu&VOkv_i} z%+}8R#6nZMolA}3M{JZ+Gkw@}#9Ld&{eA5j4QS@%_I~0B>Ji3-(dAqVt*dkNQ;Hp) z6=3&3Te$|{ubx9Vt6|WVP6E8}?jv5u!c#8EeBh^BP*#&&Z>#K_Ic53Il@UmHmEm*} zy)k7M7$qa5&YGF+!n;#; ztnzrIrW|NaQ(Slmlk-#K{AchZ4~{ow9sBXu?CA>X+UcKWCikh7I$YQe2PV>gc!z}7 z3K_Atd0Cp(5SU=|wXNCSha;G%vty$_eNk~7Y#EBEANnE{Ie^7qOXt{X?hSs$RbKDt*AHG z@94;%NVx7paPNZs+x-R4FBye@sAhXV<`$H9+BEc}N>px}K@KS!H=xttB;8V{`+yYG z4QFhJweUz2@8!+z!UkWjR1zucg#Vk2^sl7zZ;Js32mgNrBL4pjM4yYn=VI`=7CVE}t1a25u6g1n(! zM;0tIp-H%Xo36sHDY6W~dZ&INK~?{R=*J<6*8>BxExe5FVad85PKqd`JaKN(EU8SE z3e09P{6HiOAs(=O35Gz)&B1_+o-oL+Epw!`hln=PI1Q^3RWo15CaB!kL+x|+fXJapC0La{usv^c*zX|1 zL&_9u_y)`_>9rBdp9wCQ`bYpR0@??5oa>g%Q9kf3Esc7sG*F6R>ctYF>^3oS(W>awvn^0Nz`8kqs{zZ^INASi?ReMTaj<|6&s_4;kRN8Zr4pR zL9Pm(R+fLeI6_?AeD&DhA|=;xESv%kR&2O3>r(&5pesfoAC|+E$#4s~1-dB_1}cwy z`wb@>o2gGA8V|cBQQHDh=wqa4OXb;@_q2wpAzRNyf7-ixjZUaA)&_4P42khls+s-8 zXej>&?oUAKi+S}0xbaGYe89EOyz%3nG?aJykBulpVU~>uJow4l#5@V|{>xA^ImLi% zM(oS&J0lVWzSdGMQ%#C%;k6Mb2{`oOlxF6kQ?kILi}=|Wv|vz>!biuRh^#`}a>Q#( zKIl2Zmi|_LU{mD=$yHJ%C{`T?*q(9ck5M2;Uyu7uSg>(7;umRq0}fuj%aK@hhR^Tm zc9p#W!gZI1uTId&^TgG?OHRUN^PmZV31WzMyDpsm z?onu4BXcL-WPO03^So(2|UHL)r;6{kxq}o_~~}?dcUSTs+@|0EI#lGz-)r z3wdZAFJcY%$*H*LD9`USB(VkFklV=4nKyWT9dB{u^Un0Q0uWIL!E2rmhMX5dBahSh z9`hSV-pCh0ETKD9{C)>tb?$4m?u5EU5*V?_G`GZlfx9}J9| zuBYLrOvH9|@*+bN{-uP}vYR6_nATsGOddwLNdv*2FZfP`UH(%u2>}OZ*@0D|eCPNu zp*Wn|N2mqJ>kIMtU z|4qgCZ$FIx>KNHMxY_@sV`Tr-l0UWNPc8XVOa9c7KegmfE%{SR{?w8`wd7AN`BO{& z)RI57Gp&nUmCN!2aY3#+(%N1nJ{=xO|tB_g{`$9g}p!?Y@FwWxmWs zy(+Z3!}%${&D2;ZFV`>zCp6}jHEOM{HAgXK zAHTl(vwN%SpNtJ7+6Gz-9#tJYexYw)R%n`(j-H%{!sl-D8Hukx6*=YfwZ!OjYHX~< zWSRQ~d&t6P2t4$Osi_N+!aeo){*4ia?Mp|k3mVb(H=+?5eiClIuB>@jmG~)Ror@=i zcJwn0Gqge_T&Ki^lbhNme(}ChkXPFs;#W0GhYgSE+n8cTpbp!hc7Sunc}njbuNbWv zQWzXYN7@0p>X98sUJO7p#$%i;vjo;s#}lSLq@XFoSGnfF7*Fq4Au1)h z-!OT!7fDzZ*w_k#l&G z;pPg-uQ`z55-*oY6XWT9xeK61JER^(P$DtGFAnDAXsRRcm^ZPc4p(Fd$6T>jmStk6 zw_GcWTzwWj%U-x#wKQN~{o2R&yNXiAH3dkWR zcaD}<3m~XzokWS;FkvaiBHk1O?qfT*LK+h1mu1fLGjF4Gs+I-LIH^Z1HSJhZ9%b+h z&bz5v3NZ%hyX#H4{h=ByYjl_JJw~*3NTE>CkubM8W0l4^;5Yu(8way0DjeLr@>E66 z=b~)=+vGKa<2P)qH)zK5&yR2Pf3z^R*15WhwK|}SBqE}re#4M-%gwX4sNB1G*z~fL zg%eKp{FH5Cu^&ATA-`Ue$PC3YjN%*Vv^9T{KEH^9AmtRMmZC?o(C~?MrodheV0VWi z0!Hv;K~kB{Pr@sM1S zFw<;Z=QID5l{mLu7qzihgt7q#ae+h(dsG!y4~F9{KwOV`fVB0?W5qDpCr&-;S3T+7 zYMrjsrXoiGO)GkuydN_l5%t`w&BG!71*NR4*Tl&yVbbwzpq=>$jk8TYtJlxXy6;R6 zsap>(bz>E{2{wtwY5vOZxj69CgM-jfg#EOobu$E0 z?jUn9Q%0B{&Er0B)JkoOab}qykSI2l5t_yI2Aee7-`fgDJq08Z@e8J4)Thq8 zuG%`V)^_)Peea(y3v-y!O4bLaIOeFN1T8oIru*_Pdv&Pi%m-r=YVoSv;V;Qxt@_c0 z+Mh+>ZbSqk=x|5s(~Vev;+ z%73E#C(3`K{3ptPqWmYy|L;cm|EX-n@n2;tj{i5=>fi5fz)r@&$Hv3=f8WYrx!c!N zbNP`kXx6}LT+zyeGbblY5r>QllLH>DO-LMr!VI6x6edEE3_eyIBMr=xnjt1Ev#NbB zQ(wM%L4fW~%$~d62G@QVr!}+2R?6{*r`&sStGsdV$@V{Yf05kyD^j$3U9_vP)9pVi z>@E0v%YByrckk+EPkrR69I07syQ_kR&g_29c0`H^CPZf9rhjC|UA=82S7i6tPbx=UzBGSDI}D~|4r&zD;rX}qO^RViM}{f4~y4gJAOx%NG%pYC=)#kv1zT(Ll>;UR^})Fg_e-j`U|yKD?fO z?%QFI6{+4({@_@k8v>@K;vtqV*owt?&)V!}nsDKLqWJF=`&(~nTgpv#Mb@CJ$S-J@ zr@^h_`^>e%Bycu2{ z1?xngdpRK<)0AB+=qOCTssCk5T0s{dinL#qB+y=NG;9*;b~sBL_Kat#HqzBFYAtr_ z)n#|S%3uFBVLg*=%u~;&tI6l79%SsKOeQ#a-JGK&Ez!xMRI66&lLQD+#5PB(PipE2 z>j2TK65G@;=QC(_ZPXxCYQx% zYbctB$z@9%k7+?gtTAeV?@`t1?S$-Y)Kd~dTmYA_5OE0je0VDZsY7bWsmYZ@f z9sO&|)};AB3I=Gpb7|UqKq7@jGu7ylwQ|u__G~Uxn~)q$;a_+XTxV{rYm4WgV_hF# z2~Qv`BcnRsV_G)3s#N+IgubO>D;WqRg>dP%I4-icw$$JAy^t#vc^)Fry}0A7ISOwx z!uNOcvj6X^*c?RjbV#kHah(EpvsnXk4M?r!CWwxuPV8~N^O2eeydrx9IR7uSYXyCy zq>0g7!{jxFizkvOBiYdGy7MX2CWQp$k2^iw;3Zbh9?py7^S#L6{a9=MijBLQT8W1= zdoWD?7J}B7O!-k=cW2C-aBkKWZ(* zEXDT8BEL0Ta$E?~ry=9TJ~BJ2?nA8q^bL#Y50g!ZouCho#d>AnuV770n<7E}xwca8 zuts>`#%hbANjdzRd-#Qi%-e_sRk06?GhlBV;i5G=^3F73A7QOVA$KzpuP9n_z_1!W z#rcrQUx~~7kGOBZML)vb6i$gy$ne;aCTvaF?Z>4f3zMj*_$m%vg6b|BW-S{T&#+A0 zi>@o0JC~Ge-$w1J=}1^;LpHN&4v|rZ-tr|Qp-rYwTehQEf+X*V`*7H@hcW!Jf0>p% z=3z6$Bw-;<$$W`LMcBzW8a;I?1O9pwSO-(1pREHi3{HJ9`)<5jT!&!akX=m0e+Q1FUZWQn_NE3kSNPQxFlONT!tP7pA9s=42PT$ok&&+ z4=#=j0|9iu;RVes|8x`&)2Nzi2f9bV+@wJ9@KEyTRXJ719gN?)M&5AxSFfxj*iv@88Suc%F?7oj>pC*PU$Lz(gNF?BDo3^R+MFXsZyCPmZ8qIuYicC zLx@yscM9f`R%WiCbqPSIPzfZRKQyMYtw70d5=<#yj_=cHi13CB-Mn9$%}|D=eckF$ z7&=%GtHV2ACI+hMHW-qje;yx=O1AqRv9jf=>5{dnFkm$JsHGH5 z-QgDLzKS4}t+G?3D=HpHC01cSDheF%!*HC!M+k-c)!~e#`^m!2vQM>!g{g?|ve%!g zvAv*4XzKgi*EH4W)Z6-~C)a+9{%bA;yo}E=VexD^yjfFeYX7Z+yyrz>S|_fqP`vcmMBV$FzLg4 zEx6zs+IBf2gHB*DLfqcYfoI!KZQenyS|1R9BsW(pAWKtP%kiE)+O@`7)VFzrucIaEPFb;)pcL!4OSADvFZ8+X zz??X^jKEYnxNN~hJGk`0bUDn~hg%UYZ5B_!RPc;7g-*ldBmb@ZbM!$Y!N4Qq3gg%} zPWsl83PT~?~9 zPf@%irIrG#IRjP#x|}Y8@-RbYOnkJuJ3!yHLAcfdCZdo2%Q_Rz8k3Kdz7Ol$9Y5de z=@@JBH3|L>Wf3D?2+XE)og4BXrvRbWif?*V=St(2(lzWk?w5Zumgw5Nr68_iQeX+L$f zG^$1n(bCSa#9yn}R9$r*f|@*o`6ihFoxE@RD)ROT{FmR7NdQ|iIm9yftMg@)!TbVl zlWJ6V68HcBK4q|V!rlEZWRCuv=F}`<03UB=QqYh{e{T#yYq$`lvGcKK1g&z`2wIYj zVgfUf8BrKw3}TcanwMA;q9O|(Xnv6e&qHhq8j|JITdWAN(-6%w^b~@6@*+|q$X?icOw77q7cYl1Wb4pylA7%`oPMylUx!XK%j0MN{ za_!h0IC{aB$tg4f78V^xxQwTxDXm)Pix&%s-qpL&F+G^jX4I}j7+??i`VPTnz)y%> zw!k4#_>}DE$&kh{OPOD zK;y|@oC-0jq?x0cXz{Qikd(mZeapZWjnR$mw)dt)PD(l_21dv0OLnLxo^O3-vSUK^ z-i}!q{B!&F`N!Lfn2qB%_Bc*}vEwD!Ez`gNCr&Rw-$jvF;a< zU|NBI0v6@Q#b`?X)|nW$wQeDCB2pP7Ollbl) z;5+@ytzolN9h<$IJHJ??w>wjA@Vf2#BqdANdOm&<-gFRWnf0_)shoRNhl`{m?UPGH z_RC!fJLynBUtcHt$e;mE=)@t_(XF=NLAs{ZC`PnVVdis~0I0DL4c&pi51oY4UR{W*-r@G| z%lCR$GoZ<^O=EajktCB{^!u(u5tadwpqSD@U}U97Dn_8lcQj zOO)-Ozv!l(>F(e_9j5{lusQAy>3ehfCA={6C4YUZ+7GVAuY#32c(7n-r})#&q7w3R@TWTx7h4DscGTfF`y^*>kdWOgo!5+4OPZ2qlj zl9DHVK`+${tV?s}8aACY%BILX=v3w5V!uZdH0c*fZhNv{poHGX*P_{7HQnq}64+7= zs1Bc0AroXRN_}z4-Of|{;dsqW`RWu}T=Trsuk-iepf=i!M|Zli*6Y7 zoAv#d4CTU?`!|m(#gU|)c(*m_%=k#FR)Pn=E(rjQReBElja6n-j^f!~%y`vGr5Wqu z1s&v@rZ}C094#7PN)_&TAwOHXW&BCBcgqq`(8nWqA{Nu}-Bf#=nR+*s!TSO%-fM=@ zeGRt)CE21J+UACq=qZWe! z^h54%^9huu-}yt`OGDhne_&>_&`K7dd4-)uh|vz^vx%04VJa$c6{{qXqU@>IIQN|vwjx^u!ruyCIME7$?Ykzi*(I&_wo0fgDXmWqLQ*^{v%f%RS?Iv&)d4YRZWJ9RyL{ z2ngQF%!`jAdy2YU-jbv-B2=DF6+RF+X8=D9R5gLu0;=l6^8-z5p&Brv81@vYk+dNw zNK41MMkpDx%Q0qj2KeIw?1bFzc_)}uq=Yj>@NNr zz_BIZOais%M$xJ9J2}=bqVZ!`Cf>_xrq&MN||%~nBg=gXbeUj}zX2xUmM{m+iH zIfp#1iG+RGB~65v#zlEQGhAP{+rc`v{o;qwlXMmRf_x>f@gBscU?D|Le~T5Nb_Sq5 zimky8!QS7HzZ9>*hM_8o;DLN%xRh%RE2}c)a+5UZFd?R$Bq%afYY}X1q!-|=1j!Pc zQbi#9y_(9mYh2|-djl&bl%sLWJ zpKEE3tbk5_oWZuGN6b*)01sSR%80P5QIJ^9QmU;lh!Q)ttOC(Qpm$t%M0~ZbHrk{8 z9aCHPR}s6iEqmcnU)jRT$_FpWb1lHQ@ZiD=c2s}LE^%Z^fKN8Og-L9<{A?izZ~Wo( z4Iid#FB-ja*=8wp9*&?u&D!$PN_$XWwIKa5`OXyW)m*y;qLS%)bLWK#lt%;w9%Zg61$(A-OAbt~vR6vczF{Ih; z3?RMBP#-#Yw~bJu4bemQTBipeHLyNvGVT8n9EQhZD+ zy!kanv(vk7;b9o4itr9e$tHaikI8=o7(Irg4B${p$+?*9BG}k?(EbQeL;sx{;g%k9TK(v8R1tkh3)3J~dAQ-}YY2 zj_r32q}eTD49tt{!{yy)Cf)&Ta-^Jlyr3~f|`FD3X z-M)8sa{fy8lc{ryu{La;m230ODrNFYsp5lWHio?xjbDw)n9C;OS!oj*5SWuM$g*oi z(eT$|*GB)_jz|DFpkA+ilpD6pHv`6VXr)Nm#bS=40!@db%(9dPJEe1PSHC|YP0{JD zGZuVYS$I3J%;q2ke{9B>yqvqJ+6mrkW(q}B`B!hPt=Qf~@Y$`@a&UedE0>Fm)br!f zX{sj zVTY`Ic7%W&gmN?(`8jT;-|TBZq{2vTrVpy+^xx8+VJ+UD=56vA7~~Ahu!9ryfk;+Z z^kj$GS(T*twhA+TTC9^;i`G^9%0=5bY<+X8;v`hIxubDyG=CO1TdV}dSX@MLy0el$ z>{2SnwC<2nj~r`Dj6|KFq^2!N_(V0i4$4n!09e1i3j&M=IQOI}n-o#M#bSI0cqE8{ z4_bsSp3VJP7A3Epj|)P@m^J7R?DDtw={1j78pN$0#UM<*>?9z_^6hxYM#cUqhYx)9 z2xp$MhyL<-2hTkM@p1}!@(({2q@~~ROZ$j-OMh6s>xc#1-0FgWl_$NMCJ`beRjd1h z?A}&t@J$OBCy@>E^^Xm;aOE5T%k#b>-EkI75`RaMs9$J`0Q|^|FD@{tl`f{mzG0K9 zfWI_Znq>uREBXb14k-4a1H;V*iB!;C{UHhvd5rxo1cK;_BweB=Hcs44bujRvql_6q z7<7gr-A;vC!hd#OJMlZ}qvi-=FmV2?>!JRQkUBZ>J;!_gqnE;Hb6ka5&FwfX49L{_ z@=2YiqxS4tsc@^JERuQo;;Fli1igwe5dA7CL<^}+ z=Sm=)Pa4K*ea50avGlCspsof$CQ8(FOB^kCNdh%u9EyxWGkiies^jIp9eKJ^muIh} zYj4TBFR#{4YVow}Z+IV@7g$oMYI4T$$ocF;QzOqt!DDo$UIgPD!0em^w@yTAk*war zjAT0Fe2~n=Rn22P#h|WUcEF9M#=QAuFkr9?n1u{ZLmGxJWQ!6iT)q_-Xk4OC#2s8n zxldKr1in>_LBn1^t1}LuOE8-HP6_nTu__W>m#qk`Wir)w=p}bA;p`8dV(VJ?aK8LQ zr}q9`BPjL`RQ`^L$R@oj0ayH$OtM76bd*RRty*HftPhErfNPwHXm$EzCjma{d?yAT z{zNw!-pz5Q!XF!F1<-RUn_P_k!J*p*KwRWgg~)>kcSM};1&T}q`~uKP=7%JQu~`2? z&YDuh;3*Q=&FEKhmc#~(p?(1^ED$e$wM?h$@Of_KrLZ2|U4@!1L{yUXwG0MKyW{Vs zOH*2)-Ec7)$CD`P>q$xCV??=UO~2n9D6wwNY_2z-V;;?jQZor~Q~8pfw$JU$LZ!~R zo{G%Lo!TJ&!rb?p95t!mI7nz2$Wbnj7%;5!r_{=qTU~{XJ_&V80Y*TK_Svm5nPEJT zn`Cy?#~nJL5dO8`u*P^HhXm{7`ijI80@N7vkb#Zk!BAI~#FJbhpJjA-PhpHES?-uW zdrDdah}<+!)-nZW9zLsZLaFiTw~#DjG36mHWcaZY*wNgm(WO8Q-ymf;W{SdEr>ypZ zuO!Oa^MIv$!*a^S)F95OA~Cl(IX8v#riUo z<6)CTRQL1IxQ2#OFtHuPyvOB~l>||;j;_XLAftVe*Mm1tVwe4bbdqLoPPi7w^L_gTw+-qIh-{`V6sNLsYZs?%0|9syN)@K;=B<%f%~QYd>#T}EINzdKSk6F){$HY2}% zQZ_?BP|_76KW~5Dd){8!FK@Npp26#IDg2Zk!5f)bhBrxa4@7Qr5TV-jKLgCN{TSw+ zrLR^ZZ}8e&8PXc-64!^Hflz1>ZDWBZy8?kJx$+xdTG`{I;7suZpn=6yLwOflvc^l- zrj^JkG+@j#o23nfq@k-$WeoX+DeR8v^3B)tuM$C%!7k<|aOWL7&Z@5eSpklgX6O=y zOi$ZU8(V1OwVpeg-EvPv?Avk!xS)rB8%oBBvRY;9P0eNwwx|3&Ak!k_BG=d!)^><# z9}w0TJ7%jCItSb+2csyF2ge#nPK1fJjpi=rbsFL2@H^4f(yQ_$)TxM`u*liV&?nJ# z{|MRftL4L}{uL#)Iur0hd9HVBE$CrGsPpL3dYHxk(!-qI4VQ~EN0t^itqAK4!}Cc7y+)r5 zx|UZzSq|lwnWahr2mzfbh-Wwk6_J#e<&%)6-!V)ES+#PI6h|eMH|*25O^~L`BLaB? zMF8t!(z1A<;naS`kp3LH#c%Utv+r$5I)dHp?yzC?49ZMXBbPq}V{|6;k>j>inMiKV zDN}@%NRA9#MR?-UY5^E0Z(6`iWb-&!O+J_C>r@-lf+CDrp^gnS+l?Nwqkx*h>Qx`? ze#aeiZHW%na8aG?H^klGGIh<^Z36BZ zazoc6z>DD7p($U7?hAp8FnxE;h9In+nnH0`exq-lI26iwgM}Ouwe<6RnM4`SA_T6& z%WjL%tLh;67<}!(17Xtv5ObOreWGOCxq4bx8;O*@m}3=z&Zdb+nNUxv(OjkDOh2iq zJTR$9VIrjlLccGF40-VR>HqX~y##^R^@3TCSEgJ0BObgkTb$nb*K6oKykS2`3Igt_ z=c(&a$vyX}-KpFul4`J(`lNC#m?^6+y-hLRGCGZ?mbz@U-l zMN)AwRqCn{as{xR+e@M2eqJ)gC)|~1L1FL&a{WZb(qtQBC#8TvK!IA)wdRPss0>1GL~nJ&_MX=Q;)toOR-~` zvJ58r9rb>{TQJx)&Ffs1t;Tp8Sm8}#^{{NHp@m`Mg%DN$3w$t>MJXt&L{zzH=f(|_ zNSn5NF)daV``j|3X6bTuCJl~xH6|HO$FSd~9vHlS*M$XpEC_V9<|kI)s%#=$;c84g zoF+@cz9$dXlun?pb zb&@M;buW0^rRu5NYs^ln=Iq@ahHH_xQ$NAO<8%Hseo$n09?RlZoFI&m9s2x8R3NxG zQLI{=R?J4MT6!$Ng0VpG!_UZ$sIIuU*v1)~>GCsVa|J?ItR}AF-T%XLPuZAEu`@0~+gf02{1k zWAUETaD9&Lc-dU1TT}gHS#8&U@TaM_zj~$KR`xnsHJ>g$RkW$6>zP-&KSqdBi7BV9 zQ&J=wGi%*F&BKGyCBcQqF=0_9)MW9oy>C|b8Uc~qQC8cN%W+KdWT<6O)93esR`M|B%Hw5&OoDwxPH(G%ueQyrR&I!RdiZaoa&zm?xRuP9&^IaCyt zUf{G|70!j%#J|HEeJRcc#%0f+P9)Lud9Q)Ug;O2-*Ja=}r*rXz{l<>pm?srI3&6IF z-yZc(-NQp?UeX6?AhYc>XyizkDRHbbZ%nezR*y>GjlqCV(M!f~o18HZS~M=97s$fE zHkM7@?ZDun>&Ia1FbqOAX0r^s{87o{`xt~Fol4M{LCl|sAubCEWBf}^a)KOe(l!b; zC}h%@T#A^k-x!^t-;5D9Eq5F?4u#&T9$t@O4LG38p1die$K41ogSA}QD@-9`N?p?pV~_fA4;!#f zbvkr!8?bDm%3j%TdSAkpsf-pyr|y2neo+9208pYJm-Vm%+i&_p;YmlXe z=)IC&s#%`&7$8{L<7PXwUZ?*jMbu(9$=(7Yo7!o24v8=f7%$fF*b{AP$uS*%_S}+ z524QkH6k>V10m^(`Tzsxf#@>P>j?BZo|EEgV>mC#vzv=WgVYj`aSzKYhm{L8ap?X* zfJrUxfAeL1H2{Picbl85r!pwQx zlJa&Hf2Ngy$1=l1O{y?5xpym;w4qr%zh|NZ4q8#Ze~B~E79)>?0Z_meIS z8SFr6nGf}=4uKQix^vV<<3Qy_=l-nn(v3+v39?7eY2z=RMg^nPguwlB0-6P?*N{vZ z3C6WZ4C_kh!WfoKeLgcodS+oN%QX7U6?C!Yi)o)sjG0v6URXNgo_36D4{$C?f^mi% zzdjL)cO_`c0#inmj$<=plH+}*b?LNW8G^I~1r+3HRZYeH*P$1wg{l~z_mnXb1?rwE zb{Bntb%ZV=YERFD!{F#XmFrpFud$)7r_0z)h-ryLu}F(`o2_4;s<6(Ca-<>Z1AKOj z;YYYJ#YESZH>?-Uj8O3~mzCP)`#3qIsEobp0*v7~nIWXBx_y)qm_}hjK`xvx3!t}X zcCo~-v`?yD0)*pTDYdPS+ z4m2+xjE>a+%p&ln6w;|KV7lL4vUxkNI@_;WIvHXXm0X6MnYXzC7Z_&!iRrA4oA$P} zupN)MWlrH<2=(w_JRO6C8W#QK-aNNg{xUdi`QMZ}>l185Xs_2}Y#L3Ks8IboA`8~% zw5*Fe>GuxukjO0f(}xS9ge6h;gf-&I-UaT7)zG-Po0RNQNLkk9sU+f1Vz}Q>WfK-Q zfQ*Q*V(!!KcW-Pwe}{KRc|dW`Pb{i*BpBl z5a!h%d%-*?ww&z)nWo3CB@~#z$g#{*Z9%!Qa|Fj<*nqXMuDP+Gv-#L5&lv_48QcrAy8s;pkplTqKU-NFlR6m>fU zeKYb(nzfwK_^loT`FzUBq@F|T4MJQRE)`RCyp@yHcjC z)}Zb`rrUfoU@8n%srP5@nZwE?Tw&fBxDxwziNB&Z0uSmWYU@S5D=fpUp5igg=lVh( zqu&PNyl?k>I9mimi<@kW%^gN~3w4G3Iu{$rdGpX40NJ^t;$hsJ!^IJOTO!Njyt{Dl z7Q()bO?7K#sZewsiIk$>n0t6uXV=e%4&8T(4-2lB@`(z;2T7SHvg-Y!a!gZUpzd2{ zd4Zi|sr8~5woU83{r>Ap0j`;c&3WIky?UL^`T0R4D;>|Y^R3AJ$aCfvActJQi((D!~>AiPQNxH^lIna%w&ayGj&D_Q7G$;as#RMZ`< zRUtzCfhJM=aH{6|n`7G$q=8|hlO{_gc9q#AhHN&l5{7IVFgu3sxX(U@EjcK>VNVt8 ziByjihR@0|qb@mU$~*?*xQ{RF$(WBVxTGd<6Y0W9LS&4cyZnt^y&W(?G1Vt{Dg_M1 zz-26i%!z=MoOJme_I=)9h=JAb>?tDMw$7lw+0q(w)<{@zU?ZQ#N+$vp~YdXxp7h*!mes6 zfyxBqDLYN(;)x5Wfie>HnRP&;YNQ!y<&^FcT}N6;Pfjw*BaymiWtM?M#ZC=~LExP- zn@J#R#dRDCyxOky&ke)COJ&nWKhwbPKMgf{jlrg%byRn!mDvme6_nZZ0{eeh`J>=V z%1KoE1g2H|sxY;im5-h$e5;tT2sA!t;{xLoGis|qZ1mF&&3qGWS&?y@gY9X2* z!Vgi}FxhdbtuIDZa_)}}E37nYcjZ_5g{~TJqT9)n@HzdKz*ncvgX%p2!D`lgvz@!> zPT4(_QzWH)IUZP>dymUtyf?jMJb>4VUu^eF?i51(hwKgnLg3c#U{9}>H3SPYd5S@H ziF$6~-4I6i9t269F+F91!vXVK?h;jKzgga<6=J9rHtl0c5>rih&;7*&o334z8FU8JDV=`PHCccs zOMk(CbN5`Q09!OII|W(tfw-NTgn}sAF#$rt=yOI;F-hURXbWYqt!=yL#kNuK%JOc% zy@zw$MTX;AaoNeO^I89xmVSl7b(0@I*J!gzR@hwq<@=~RU*?B=nQT{|?4-k?aOQsM zeydLPLFBZi<@D8t!uwHOq`?|=4<+=GXMTI+=ag!l8=s>qdv z>*L~XCj!^w2^gAu6x{b#f$?2UO;bOgx_9n@VXWV`hmWWqn+lOah!4vkH7u)=6 zf4cXpgHj)BZ?)jsT4*#NfG=^x?xG7~`DMN=22_aON3zxdsk<2M#Vk{{( zvOeV-8}%=hzRQKo>*~T+grU}qxFUhDJqb@)^VQBGsqa8h9bC7s{UWJgXhFYQaI0Fh z+_cv~&741;YYk+!`l*syzQuFBUP#d%M7|Fy3{eGH{BHL;2;8*qR^Np@Hi^c6DhVY& zDnZBf#iSm8m(?bmq$)>UEW;CiH;>7b%-d2d7Y6RMK7Vc`%e~d(JWRjSQ61s&)FUu3 zwF>kn@ASn^F#pBlFv6eBHun8&1V6P@W5SiogO4?BI|plq)zbh$-Ogo)WA+mR!TU%r z<2;Xd_t{kXnL`{|V~p4clq1v|fA{iNezVs*DwCL9X-3|2aMvzBz1+0Ki>rE-U-6G+ z$?)>L#p8ktKyjPi!JYhmdeq_TOM-*&zEgWQ0pp)-kwe*BW*y{i8zsdWJ8Y^D8ikk- zeYDv{9iC42+%7^%tpgzf?>fZXT7}E$6Q>okKyFJtVPkSVtR?QC=c7mvUr^r>v+=7j}Qt@psy1*un(cI85nU>p9fuhj6#T$J;a-z zV%gr=t{LENNOcjsjC4*J;pFBE)v<{`KL^iUOG3bR5(j*T5kBc`JojdZp7LQD!y;cI z?xD_wKBq{-2Rsy-Hp`_QT-jODC!t!H%p+g#LWB(_#-?7m;;fiFap~i#uw|8RbpO1+ zyCn~0$Ud0avz`A5Lf8XffGZBe8;um6BMR zisxZ>`FUWoK7?ZL?c1?_1!vu=$ua8^p4j-?EH10XLqeA4cPPwIIG|FM2HZ6fdV#8D zjcIF;9#goUyH4j3WtTVq`@ByS{#oaqe%|YHlpD>@9}0kRBPEEl|FYL5hXA+7PXk5&@IJ$fXh*5Iol&14%_ASF zyRohvGk{+mYgZsGx}ENJ{c=2wr|ovXd-thv9qN(0>_otI$H;m<(^%H>-cP*9)#)V4 zi~%ngE_|#1nzI4;Voj8L4X+dmJZ;K>6XYCAkP>7DKU2mD!x{#nOCB@jFaV9)M$8uM z!d2*Djj5pm%u!kdkrCbY06w_5C{m+5O5{3y7!Fay>;Y{nhK{M`b z+TV9PN0PVv-Zw8g(b}HsNr=vWXgfxIh9*DB!5%E{@o@LowlQTb(^rg^$O!BsKT!Fn zE!HjxBR@-BmqOvP_DUmDG4cgMMUbL1_qLOUq~?UPd|&5sj~PmI3Z`gS`Sx*7RiW#r zw^lw6g$=fq=tnUlPbyw%lX0+G=8-^>uxDi(<%t3!%PP(eF+O~S?aIq^d&M2`n{5Nm zSuc8=q3hL#CzAusezhLM=-!>mTYj5=8&8WAT37?qW*^7t(4ET7b1$4K5~)5d(mVE0 z@ejRZ3{m0a)9)(|^u7pef^!`Q3eUM?4bd=HfC(Y#{0mpe^s5gTk8KAIg6q-;3mYFV z)2ay1n0?=87~8fR^pSn<*P#M+;k^M3OPFn#*X1GNAQTzz0ipMXkSp_pE5ton*O`4< z7e8ixVCsq5Cb6N~p5xp?B7xY!&F>tNk?nD-O~~D3Jv-;TdG^HM@bXZTK+n*p=M|9DOI3W%v)LlR5!5;OzQro*+|uUO0sL z6a2_WlA7dM;>lOL59wWDqZ@LJKieR0j3rB86DAohm<%aIl8xy$)*06=Kk*&(4?tAM ztH&Y1HUlkZ%-8M~8(^y4EosH4=N?+LIi~RPyuz{T)M3Au=QxiK&)MH)yfOM3`Xx|E*FN{5G|Lo^bFA2VL?vZYd$GmiAhLOu z=zCVUBxQVK|GYOAc1zvv^}bUPwq|zOyiwzP)6(dco09M7s@lz)*_bFJ$+^&O*<2(;_wYWSVi0thdlD&*3SohBPAK1e`GI3}GcrT+(3(k=6Uq z>L?|ERW;4JZQGxoUcKT_c@I@JQPW@+o!NM$g%ECQ)b+%2is0Sr*zVkZztr`1SWj+= z(jhYq!b787%FnD-T%V!<{|SZqyZ};6O=s%+ac>J*`%5DkjFO6N=(-9_A9cmd*A`kh zhLm7yLWP=+4tLbXR}Y5E#@8$CxY(ssBX|FaUtyr${@!+jRi2bhY8#JJmF z+y6NB(Emz!KVurB`*!n4M=|qLYA?MbpEhsF4dx3{%xghyw0J76Y_za6#%@_$sr9{x zP_6$fW93>cbb1w=K;mYU&c5+*U}#I&9H}XU=!Y{yA2i*D&ox~TUau|96Yf^P9*q*k zDc_RB8B#aMyfM+1VXJ1x-OW^A-P6dS9=EiI+qILy7Fa_kwNq9M z%^Yk=p75Dm3cB>$`Et;Ww~dC`_cMq*`A$oNtwn zKd5vPz12Q#D9|d1!)?dN+apN76DRBKfIX4~jF$48h~AE!5pU;^`q76R%f~OdqzK)4 zNpMXNOikXvfc4EAF#(E8ofB%$l_ab{Nn@971hw`91akj%HnxughWG`XaZrEX0A zas4d&Q>D+`KI=`5tAdY*4GF6%%I# z8+Q{Cxi!B~Q<6Sts=TIB=Q3Nd;i0_2ODy#tntDbO&hF=7NmA=9td7&aS6Aj{H|D5+ zKqJ$W4yiN)om5A=0ZHc$m(8ANsc3BUG=KrKwmiME;y;+$VzE3sTyI- zYBQW>bP<)5WZWuj`S_SLnF955Yh%?la3gzZ%G%P@!A3(*d|ZQ*(~aJucxGWE0!PH$ z(R!mv2$zi5!6wg63ag!yzS6=$fi|hGu(+hMx!FRQuEk(DDzE5y#&RH*qA$+>i>C5v ztSaf*1u$M{x!Qpq+%16HW(Dv#l&fOt{WA@<8f0{3YjIs+ zVZN)iq~2Y@R&7#WUTAHUw8QR#>hC-Ip+x z9{tg}Pig5PGmo7S3*}>kXsxD$x4;} z`_I0a!Q0Q`xb<2p-?_Hrq7kc2{&jD#J`Vcr?)(rR7iz$}8(m@GP?}k({c1U)0m&fr zdoq^)G}_r_+=`cU z16#W*RWXg`%%#?VzC#xTsqz6AnGPN3$uqN`97vS&`VdWmRn3t>>Ezt$X4a|W9DD4n z_}frlO}GSE%@jN|I1N#kH_BtKMMI~X;@Nn^RB98aveQIieUg;rJxoM|U3O#{Pi$&dJa)kiKehsw@! zq6DQy9t6|RNo-QILSnVgc_frSBoC!rC0XVl9}5yT`83uuF7o-UFf1H8NDGJ4O9k5q z*?B4xwts}N%+Eo8flX>qSh?*tI?bUn?`JdYLEAX$Z&?Aj5?%^y9e%TtFAJWoV@xj# z9m?BuP-~pLo91J$2pQ*EV+<^fdJ82WD40wRJ!epaHM2i=Pmwj3hs)DBdI8AR>%i7q z*m&MJ|&!tP|GGVJ>Tz8|PD%9%^|zZOZI1olN_0lt63A0hMSZx?&CGa5n4 z_=;XMeJ<2IXhYe|kkvybj$B?)LpNf1IZ3=>0^ZpW(jMP~gm)H^5QTM*mk~cPUwO{I zB3|CE4ZrsLrx6&(d92>=Z)8^YWO|<|Oh<-`qWkegc&}bvb_|r#Zir^$yM13eb5lQ^ zkGne0GF!bhg|>#WIFCc)kl1d8p&LF#6{u)?<0L7k$QOFdlh{F)A8(h<39trUw09HdBS*px?fE_ zA#8Gcuo87s**dqi9;vB)@@_fRqWOFV-sSk@oMza7;vtBT-;Tt z*Argc(GI(lb730~)F|s1XddaHY7S*#<9ydRtE*`c(h7e?txaB#d|alpU~Abg2qsx_W{KrEcY9d zBQjuO!F0wvoK8e6ng-^|2>3L3_z44jCS4|?vM|WB+eqKSp42Y?iIQ9$T525?t7Ngn zf(`oYWcXy&94l_4Rbgl(Ky?)c4wImwluYuT;S!` zFBqU{@!kIo>hZtNZD3(%WB&I~%nt`4LnpQy1R@BJM#1!z?4w_a0 zU}U9?&-TaUuX|xLOCtvSf6zDNq5nW>7+D+s1+Ro={2v&cl1A1h08@NsR#w_S>HwoZ zL$K5X7zr8~*ccl9PxuY3gvqG2Ux)#}y`b?}gHfEOBjCRC>+8j`9f;`N0S)1X6zXaW zVY|Gwv~h$cfR=DwW!r=mp|$USt~Ac?t*vlS*cSq!=S#xuZ~cj#!+ij!DtcrcWC z)!Hs2P@8BiKK2Z2HgG;&J~zDa^m5J~GI_1DdUbeDpz4Z}!d|~h>v~_wJUX5?K=&Hd zxF}+hU`cNXO>Uh!Hh-4i+~cp;j-GsP%gm~F80+?lK1NiSJU|y;=e9xbOU4)twPK4x_(!LeY7-&~7>3h55Z^yAGbpBJo2Xo^P<&Uuj#y>tB3>r=A<5Zu$j8K65%p@Dh5TnU|mG zv8Ikhm|t+tT<-8ZJ0}rVIwpDFpAMd`hvRumNW1$x|ME9O2nd~%ye?cXIPXtK-Ak-r zyZ&U}vf#H6k!0RbUNWCPufFdjSKlqYdXNL|YUX&mKKg4xYVtoTk{Y}s_B)gTv8Oz} zq-O2U&dYEgK2#s?;MBK2oBo#+W2DEY!~c6ja&gfry4o83bI;N$IO+rbGK%(&M*m3p z^&E`;-p&92DP?Bw01zr=Z@hnE{;^~D&sdpQ+5fwL|N3VC)3<-d$-n^3%tVj> zSLbhRt^X=5|F`7fGyE-y^3b%3HcHlJf2#)mKlSDRS#kcqV7`BR{W1Griq3x{0MY-c zi46a<1Rc7Wxo9jlo@gJN)*SN1Sw)J3MR^c&-VhJlgPYXltwbSXt%qLXv-=mS+E?gm zgcTAK1Mf9OzzdN7I4Mlf*>3^WXWS->Aiw1yYXhD?>w3)f zcUxO>kLA~N(pt~hm<-TbQ?46AJ4vLyHtB+4;lA2WlIU(VN?9SsR*mfHGt*yqv>N9u_SzlzJRI=Uq=~ zo?!Ht8Z_I%_asaGER!uFh*8Ek&zA!(rk!>$YA#X=Q-Vw#1vl(U*;p$>gjS5gQxcue z#owZj3)`~G>bD?-OEI1YQD&jjK99X+BMVGdXRtYz#?6ephAE@&HFm6Lo$23ptr~9O zoeohx?s!{Ptm7c=RLMrWz9*KFoGqY9PA-5g@hKL#pXr0ME;2l@vOIe)2k%+0B8tbC z@)kZ8^4lkKp|Ozsq~T&%%m7*b~I6tGeP$r zjX`(Kvdze<&5|>L#d*ZY>`5pSGO;QoAWGf>^Qie%?@$5oPx+=k$Jw~eq^Ft4OrMPm zQ&$3e$aJg_pZ90#r-H9>;QX>>yngMLlT-c7jpVXixg_VS{9bv86))8eK7loqn3b!2 z)=W%B^Ak5w6jw$CA|_`1Vct^G!~93X1OQ5`Re|W*AR7@o>bmzuf}Rg5-`1RmfH1{S znMAL1nnqg_`PI#`LTo2}2*jXwUm;%uOq(b|>fk795Oa33pg)*0O6KDPDA}@YGkf71 zxNfKprrZ2$lHqP!WEb(i=}?zwbV79SYXy ztYa4-olK*ZXkef6i7eGelsz@~q)lkdG>Cy37tz*QgTvE6EY(3u)KoAU50X@*Ss!49 zMkYK%{O3r-i#}D~q-uv33fgGpN+_Y{f{t&Q0rK@=bk>5g^l(-O-f3Q*J$eu%Yam_H zznJr~gmdZfKQ1xp@<4ELHZ`;0188*S=6!s~$R}0z1sh>V{D3oRL_sqr3M4{E!oU5# zzX&sC7Uu9&6#OoMS}7j)E1NhGz&z(T$QlKPIY%1O7U0-*9O8bqAxJ&VeNNgqu#L}f zuA-Na$Q1R${~@N~1GC$9e(agSeR{JG`v#`7LK}qRX1c{51stLystrp z5l0$wW;iu8z5vNXQwa`AmwGs{=LtLf8Y|}y*#!mM+YXy8R>%lr1ILk}KiKm?v+vmx z3(J}on=#B9ghk9#>lrHFiY{HA#<=!FANire{OH2V{k5z@H)cWtCton>WZ?)FYW~Of zIyxQ|W`%?kiG1|?4jD)oFFhX_Hx7@z6~QN2T8XI~p5&vl^SC7{lic(WoYB;vlLrl+^c%DU!v(vY_2ZBPgsYpeV2(*BLR zm0Ddyuyo}h+Ft>nW?jcF{9HfALsXF{SX^oe%+;eKsm7+cj|mJDlSL%jYU*&=~I3*|8rhP%@mmd}P?ReLQ5g(j#_#!_qF(P$Cq@ z6oVe80Z*B>Lr~RhyO?B_0DgaD^Gtk)zCD!^x;%AqXZA%ux8IKZXn`jCi_#5F+Rnq597Moy>j(6oS%uZRR%=Z3UTJ@sI z2>f;^3TOB^6t>GhOqnBOCjwHAdmwxlR42J(*Vx;BSE<$$wYa*Utu7Fl;&^`+@9*<^ zdS$Q=U`ul+Vak;LR`=qv@E;pmwCW1<#jlX)jA`>RdVp4iFIyZe-5R zRusn4=$$&;2KQlwq@@E8!N(bvT&MSLNoIWf9m((feXrHxjwMJ+GO*~~7Uv!$|7KQ?(ltGG@>8LG_FU?gp&y~{+GB!Mwk@o68* zK@l&nNk!l|6KN{G-L0bK-M%>oZRTClRKCz^VXE1A)fjGCVn6b_fAKeQhA#bbn^0^x zJl*VOvlL3d)+7$k{gSjDU@V-NRw+X<*9?ai(oPaiF5I6W^-SLuWO7w&A;A4S^m7&;< zOxTct62cx~duGeuv!l$&QA_~HUP8lv_Vun~zZ1^)b}EVy&Ic!hmK^y^my`>5{r<9&@?aVAc!aUcJDw7|tXM4shd97U9995fJ9H*{qv98}v$czRt1Wdb?@QU!@A z2Qty~EnW6*#JvZrdt@k~1yxbwNZCv`R`decpu??EHCp znx*LU-Use-UHP(gXYqEtR0+R4-$I=IB*may0Z_204+!-K`#VF87nF1fqGW5_ygS z&VlFsI?4TUv-7Si`^!Ub(69VxL#u&xO0&N1ev%b})VpS`{B#M$0RB!o)5Lqa%g41> z%=!+19x>j#lvU&z-;#5#TJhw3a$5djU zDaAK&U_BX%7)j*a)PoKq2e;|CIEJ?ElQ`}A+i(p@m%DP{dd49IiX%+z@X{h&)CK54 zb41h%AATd!O}atEjW{>WZ6|*+N2h+G=?m@|X4$>Yuc_K9-SN7!Ao$0?1(kRNjLu0I z@!l5CFMAC4b%jRGFVhhz4As>nQRm>8sCJ=%8otNmf)GJ&%((b`xsgNr5d&uXOl@zE zvw~sn?xxfeUjnztF7@qPgcF0;g3pZ4Jly7bLaX#{(aikO<%X9#N6Nemc|Z9gBqI3X z_|bEH;oqBbG*!3(45L4urVD*$l`3S-O_rw1{bj1PTU^XOau1(mKFxn?v-P|mu8E$F zVxh8==}Z|q&tAnlQb*HqKEwVZvgztX5uv}}M=o1%%#Qq$8F_)I>u?VF+6S+&TQEmwns97??=S9t#VOxtvN&e86Pig(v@?^mv$M?Ljexk)EVu|a=vOZ4Ty+HTM1oiVNV zz3toUlde?Dq2t6y_>ZdO~T6#OpDqLPj81bo<4CiKVsrUSY{aMB++Z5vro=s1K z5_R`%M}x&`<7Ce&=>TU0NR1uU1| z54G*KQ;iDtHrgc-!E3Y+5j|s0(9Y^EwJf{Uog6iVs-x13s>m5`x9w@&J{b^AT~vBG znyB_^Jp;M8bs!!29sPQlxVRX>MRRg-Wl~~+lJ=uad`%kURXJ^2S7vEj6Q`=r;x(O) z$T$S@ksFlMKd1A4b99`p-zhMM$k&Eau25>whWtTEy#%?tZoPS+E%_oHz!v9e&}C*fA2o_>XQl&u2J^F1ADx}d0A!pmZI{+X7Z#CsBJ8K2K@ z#f;DQR<@cW6GK!Utj|wW`&XowBK*Gg{Ou<7DtGAk*;O-z^wM`B*BYn_sN70|>N>|? za}$w0f-;o#RMFb#vZw^^ai7pqTThX1mpmfAW z@pHm)u?s4$1791QGq6G|ca4nr9UA8E-I|T7{ID~}b4y^oz(QDjTZ z#f`CL%1e8TDLiZ&;}6+(lHC0Y>vvYKGj|(MuOV=J3Fpb1a>LU!zu2Eoisr5gU%L55 z^OWI$xP*g6l;8aiX75U>9d-q@i-m%hVEx9&J7J#%gTEC=rl)Ch_H!Q!}1^?#5 z2sw^&r>uscIVvb0*TUiCGr1-s!&c%iYVRTBA#8nD-$&J#E#9M(anH29f|-bq7s^Ya z9XZfHh0Z5;J$*bS{Y`N^f@~F(t&MlCz{(ZTE zTWbKTYMR@seBUH&j_RJ~g6c)=+9mqb#<>$tC(d}ssG4E|XJk|^8HpV>b4DfyU zXg!-#%V~;F_3h8hSe_uHe`v~>Iet5+r=&SeiLFy1!Oc1HQ#m%-qMGCwfi2PV)2){? zI9P}YWc}9^HUuj^kaO~nY-(*?$XPXZMB|m$Mrg0+;(@&?@8IT|IGg3?QUz)WJuiRJJo9!zKEv^w$&_o z`&pB)o#7GGRbPR5d`715+%JJ)V%atV#s_Lk4a;P#EW%lSl62H9;|Ww6-QO)a%pfuLY4^eQ0>c9idE zEeQhaTtuQm-@qObLo4B-ZYe((tHN%U4bN<67plCokdsmBo0r>AX`Q7>ai&D^6Qvk= z0n5q9$0eQVB0ehZO>|R6tEkKeJ3Y9SVb@#m(PH7c&Bw(POqww*ZSmuxLIQghs;x=! z0%lwfeN*q`U$K3p^F?{e9$Wt~#V}R}f|s!I-61MaNO?TJ`iYhqhRM2;^qcWbI6rb9hyC}Sp*=<9NT8&jVk}`>mGGN5HN}&vSZ_?7AjUe%) z3Nvp=4APqWa*EF2UY!)W&~0d{n5>+M6;BD6qGv-z+I*2fy^W<}fwd->! z#Exw6@uA6{B|(@htN74ws=Ke}j5ASTwRh%V#Tb`!<)qhbUin5g`SKHgiM{(+ zKI6*O@J`zY=HpL>b{^CcpjS`Usl>euadpcbz zQ9fsPOWPOgzq7@h#xIwfMIPawpK-b_wVpPtJSl#|b^Nk?Oix+0FtnPDT%hOu)_v8T z2|PR|bN9qWzxfhvF^utYP@AQ0@@B)-jhe6TdDyac2O%lsrz=e^7T#p@&7P3S=sB-i zs7)1Wo@$$#pZBQXjd8lCZj^1$i!PtLX3Gj5t$(ljS8L!0ZTyEPg9?Q{yGq29(>+UT zB*F--_Y*BtkD`UvtI1it8oUgh%gCvPNN}RcLb25*qZxXBYZ}@9^zYOKBPgbMwOlgD zJ=Hf(2<3PL;)#6ew;z-HCz@8hA-ZO8DxKoQyVJ9rLqw74uZs-{c=*OMghWS!2#^_p zdC3*uo|20fB^kuJH*^byb-rcHNp`A|wmD9kai`;BkS~4q?df7(U#oyMC`(>V()FE1 zO7gT~?og%jInT#lNw3%FHw*PF@8^n)UT@J3e!2Hy*!z*Hfd6XrovO8hm7?J^g<~W0 zdiOgT zhfKR1adnI}32BzABP`QxvQIK$NOf|&ZGvgx+2d*;dw)MQ)`WXN(VwG1FO!5$!5P&O zT25UMWV$Hte6kdJ>EUjV3hgp6>03^6-6+COH1HwbtHLw^4$gPy5=V?I{OowTY3H6Ml+) zskfl$EHrROP|lfkAhpIgXj$Ijn=vED5J!0Ph;tYv5sgHxFyj!MdH@wW`sv%7al5=v z09BXK=@4w{ujS4~$3l9Rqx0jrp1jusw(F}ok1%(0M*Aq%w8~{FLb_l0S$T7HEkvCR z(SEh{H$Hul#JI&+rS`>}$Ze*-IbEnUHMI;4wcvP3%sFhdo>`nI+XM|~gPJ$5sOt%~ zxw?0({#-8vsa0>vo?>8_dY*qie?8iS1NiqA!FcvsyQ?KNb(gy6vzu!dgKNcx_z~=bd@nMF5ZQG|X|;sX970&qmrr%z+CO+F$QP#iWJ81Ss#;mf5+7DFtTvj}?75yr4(c*2 zFp-9amX?|DRv}?$Iv$04>NreZt>LsqphSKmdP6nr+I>}r^ zJ2!;kdQ0;R6DK0nkEX_6wTIrlEGV^<7bwk9(KtC+bInUj?cTkM50cNlo86Rs+L)@V zdoPAc{dI>4zsg>TsE63}c0}-JgYMSKrjAR>*37~pR~D1k9~dKzXO0e^3FjWuT52}Y za<{mjUz3}Fh$R^a@jALt!=)tY9YGNXsR$-njpGfEyI^tC^#mlb>6kTJa_9o1MwILw z+nd^)I;W?DdE4W)NMh3NtW#*zsKb=uj49;d3RMOg2hs+Da$dIpt1%utLPH ze8)%#pH3gGuYD8imU?Z>TlD`wu0l-2;*E*vISU>ZJ7x^Fx~+e#f4T3|WNT@c zeBlsw>qW%aOV0;gFZ!bu#}&2;BCk?m3qD5vUarNa*cxe5OF0Nkyq%BW{CVb7Z7dKktP9W_G>_ZY1BNTz9%mJRypmIV+=i zz4Z3mDAC){@+&uk5H$AKaEU>$!HOe{EE4A{O>K&3+zA;1Ze_+rXgBd@-$ry*o$3qF z{W{%q7k#xjM`W&Hpp@ZpzGV_(>aTfITL)|3zigZ$4T3dPr>Q8rw%y;XY_D{CD_%oL zmuu~^JY3WKz?Er~@$S(n|1NlHbRlo+eCBeTk?ORyir*VIiJ1>MT=Y^A{W^n*?9VP9 zwio1L`H+Tb|*QZ;@8vkN;hmRBtv@V04p$`}>lj*uxyN&D8AE1duNOa*%l%Qb6m zjVP7u*$J%cExSnq);7GwrIB&(GAO}N7=z1^uH!YCOxm|6M;j_b3A~qT$cDzAlO@Kh zPv}Rl)Ak#MtY_Vo>{)mJXcz-vK{zg^hc>CU6D}WzxXbxV4Fh50>x90M{l1M6P6ZR` z3?K5dylBRlmWFxD`%IWVG#*n}qUT%LfHsT2adxGC#S^F$)Vj(YE6lz?`H8N7#N*-I zF6Elo@PxpiZ^fp4(?DlgOWD`5de1uij6-K%`r0aaF?_CAYNx&aTbWnDtFS%!tr2-G zBh9Ap`tW|zZyP;0lq<7AlW)whhy8Z{^QMW;J))V6iVUR{-u_gF0M8k{Z^?M0`@(|j$T1ydc3qf_NTvvT15yTRzd zxwE3{g6n6^j(Y}L^3=u46K2~ljqvGHh((WGc;VY>>B{sx!LdTWL1jStSU`u)q~rN& z+P6gP9r|`(XlWgfv?tEK$lkd>Ke)1Z*3(?I`c2QVOr8!r^K5lLzTY>k!>~iJDekpe z{JrwhReLce+=7{ENo&E|a!-BYyzq)Sr|0=mHMZp@`p@rG=H74Uevsj4D=GCZ-yxqt z5#Cqm_2pT4+I(+S&oISkW|e%U;)N{BcQZz-{>c2Zt2Z$@#2Dt#U>d`e$w|Sc1kEq{ zw_Bs5zSCsMIju~>!P((uM#+I!==On z<#~=watV!)+Ao~Gh4l#QrcS*Ilxs+MK$sOKNy@kjOE;a`Bq#`_Cm2sZN?SY2$xNIn=ek};qRByIM| z96%=eMgeVSS~vF*meK@pN>3YeoQABV zusp;aK+Y~+6qW*F3^;d#?9U{?sD5&jhtu}o)6@Ng_@$>J|K6aA9FD5Uzc;KRhvN$S z_r?{Nm4M3lB?tCv=U2QEOjkED;lss5_D?kd7WT^ttRRr|Q?#*g(}(O&NRa(XgzP7l z24w%5X+ZYFp#f@2Ie7r(iu}br{4gmkWePyePF6r^1Ks#h*<`}1&NxR2a}bc$|L#Xv zSMMss(Zk;U`!6V9T-yfcg>zMN#aZIOy2ZHxl`L)J=4@~3Bkg2<#l{_=q`}$+XB7Yd zb+qEeISOiN^8Gr?Ai$yhj0V_3Tm~y61BC*Q8H6H$)dUO!yrEDi5)Hh8Jt#v0pCjSG z8xVl9eYq6y8K8>*?;8ZqzfaK? z9_F~8dI+Fn`%VGfeSM%42*4Ez_2Uh8=tpP4j=}*s3>Y*V`qL$F?WBSG2e0&b7!)P~ z#fYGQ9~d0U4;AHsLV5UpNeXY^8j=A}tq2)l>BkF#LIN{4#1isdhD4x6flL5j5XT=f z;26B29hAXf;8b#024bZLWhh`Mhh#_u2Kk#0;GTY14=RfIlME#45BLy)!B9Yc9grcB zB4BwOkbzP8O$JASchZA;a1`Pwc5LF~8{{p@_rR7Xf76VZTV=dK~UEAOmphgMN{4Q6#XO0$=~hQzQb0JRB<|0tv36 z4(TD0zxhC-QNP(kVu0n$f7-gcngV~(;R^Ednl`>Tpp1kyoScC5ATU;NJt*&J=>*xI z=)eGzRH#b&Q HhU|X;ki<`2 literal 0 HcmV?d00001 diff --git a/docs/Quick_Start_Guide_for_Driver_Compilation_and_Installation.pdf b/docs/Quick_Start_Guide_for_Driver_Compilation_and_Installation.pdf new file mode 100644 index 0000000000000000000000000000000000000000..e3f20edc33543af5fd905ff955893ef5188c5dce GIT binary patch literal 106321 zcmeFZQ;@CQnzor{V=$k`wa?(f|S(`YT;xhcRBTpl2X6a~T zPa|xp=V&BoWME@x#LW%q;An58X9ek+v8W+sbKVBOd9329)zft#TR_+YhfCt@cZH3f z6Oq&Y#I-}E{@^^@y}dgTgBg~W@j%Q%MqPC&`hhxynZ+hBeq;#y?e?*cMQ4$x(jqB|M5Kgn6u$XfN=2yd%J4TYpOlktY} z6Sdf|e_ZHf`VXr>NoKDQRCLr1(qPxS(#J8)p-Kbq=aVT#Vt#n zL<|>%+5Y9tAN<|V3XHOjJj1McB&k|;gfM!!2_RcZ?Ct;yKnRfpaB>Bha~42-?m!tv zOh`>WjTj6MxpP9%1|EMoy;I!9A&?U6sD}UBi~M`S zDJqjl<*WyR5CP>QX+kls6skc%l)q)2zV*4P!*q(T z<&k)Rfoc}YK(kqKx5o9`<7io=UjxHYFIQwx;WnGFVR`m+s}t5+#leT0 zPNNQlTD3XQmHK&EaMI?3e|R-MsAE6=w10-6tZ|lwchxNIw`bjLTBFf|xb_end0M$`o!WDXvkRt%)fV>XXbAr2~ye z#~)8SpwK+>x#ocU@$`a=QpwAC@tDFEad&p%S+^tWPU7N|CL#)_SNd?jW!~9OmtqmE z*FnW;>2vEBFQq8U!!V4+WtJc7&V`UM=h?-wA-d1mk6j@mVsR=hX6;0`3boB?)1bYqm>$Wy^X*U_6i(jrCiqNiL%&^)b8%Z z9Q^(?>_^MMy^U)|xp6eGyH2SppmNsG1PMb-Z$Jlmj);b$i=egypeuklC4UMW$&-*&NxL65MHOOCIJ4x4-!z5jbyfX>!`9wVA%hIf4d?O zSmXSAy3aB>jQ_o4Xpj^-1alY!#tL`X9)-HAYKUlO$Ixnk4U54D()qVj9R@HfMKEF% zQ#~BPRz^OSFzMe@C@Bz}*74Wy_7Vpn4M|tlt(0Fwn271TA|+P^xhpz%qKvwSRE_0^ zY?GX0-gPz}O#@kNk=zfKVcR|p1-U*vhqHgAmuZ(E{0tfkAlqXtkXdz(2NRZ1nT^)d zP&<(9C?QUmAc!N~A2j-p;E^$g_KP;f2{ka7**!>?k4VWWf#)`oFsUhK3^v4`B0gGv zNj6j#RSW-dqEySFNCR#2JZ*YwkBO=;gD>HQf7>(kGVh51C=63XSFEkM80^elkQg>J zXtN`kc6vZOP?lV+P2x00K!M_~dIyKV_*F&lyljsWgjd8ejhvs@p|i5_($vnT$Py-d zn&LmH!3!;#<=+7swRKF*rLDv0ot~rkiSCh00fypER!(}Nqd`SkL=M3(iT0W|Ah**6VthqULITojEsy;T+(Eq4xeS^SmWA)DdQj_(wHVx6si5Rv3!)gK|Gl(&nL z%8<87Y?^ZSuM-r|PK$K7J^f}dM`j>oLy3Xd-C4h?^A^$_h@M-6YuUM`!ScUor^acu zePDmz5%D!4&E+RlseB))rdKx!7#ocCdkBq%;Spu+ zmCv%hYh=S&><+h_BV@j9&Z|`6a?3}aG`0*mTQi;x5(02igIl5d6W1x}XC#p+tSlU# zLJQZVPd5yx>Wr!~6~w3mr9g0Td+Zy?C@?KOa-a>IQ@z&j7ixpc-aEeB&OTzk%CU=; zx7oy+BS~=e3D68)C7CiIip{N(S?C-e@q}mB^280YR!NJ*t>HH2iYA6r%IdlAfjHSX^KPuXVS4}f?yc*Kh_6vLiE@*b@H!uFa?QV z>w(dHakvfxYK_?gwL)gaN3X+DO-^Nt~myMB{ z0hgYRiJA$QiIxGEnU;>48CMIEM#SF6$@ZV9tw5t_uV?LGt7mUyZQw>Dpg<#NfA*KQj3H_%MgEJsCzsN4)7QaFqy(F-`d$SFQ8(@nXcD75lUH+|-3t`iyJLei#`q z9km3{1GL0q+^)3FZj@DF$%2*5EU4Db9&<`aDg&;e57h|thFueEIvy!_e{yO*WS7${ z?dHJrz|GQas{YR86ztkXyz^YdM%d)>#SXP*2?^Vpo`3t;shN*&!ux!3&_r3k)e76# z1VvN+++JT!cKv)OZ^!xr`coYT@dRtVF3 z`WR1dHy|9N4B7J#*goE0ua2VEm47aM#c+FzDKkaGh_Vg!i^sLGPNB6N0O<+UmNX(L ze0z>YL)2BsWsf_lw(|Mh0}jV5oN)ul1kb!A!iqj$+q+z&j|=LC5*#s>RM}nhwv(hE zEmqfsoL2qW=NMwh$Hk{yK{&Bs$H*Ix$98vEh(toHSPXE*g|9QaBEwqx#OT6BV6!kr zhO@#wE0A8JTrtLCcr}CTNVZ8MgGrGB--R_Hx4ihm#ZoimB@Y?x!w~70c`sSYIkG{f zx@2Nq$d8#zK(Qy*$=Uo+bpas-$A`@RxeuhLrQuDnKvk>?JIiC-7lBjyq%Z)h?Zhag z2Muz@G?(tN)CB+4_KW~>(OEm(X>NqF5mvYe5XoUBL!itcQTXBov%#INo$?(R5QqTH z8UP)S`!@D3^wZa>byS@ulQ;^{E|%q~)e&mn!f!4d`NeeNk{1s>WG+vP*u}4LLJuba zw)#tdyMSmdH621p{&Q$xST<|g%$1*O#0pp{cUG5~Wz8tZttAPS^r@Y`mGG=4^>(8G z2Ym^GGoudmqARWz-jreG22(<%UPy;%jW&65m6xp&6H5y16B=Y5U21^d5Ln+3-c9W4DGXYQopoL47uZ9R9m+%Rvu;C=}SHM2v7O9ju?4BjUJ`YLK&_e=u44T z`^;gBN(1*5?5K~xHDv_n;ZP;AT07}@Ao$5Q9&c*pW|}>NDdr2}>d}uQp3X+|X7vwZ zC`y|V#bwK2#z(|;_5B#;?kx6}Eo`< zYErCFfue7xhGS|_YWbd5rCK^pfKGjUE-SjG@X{Saw4SsbD3gloGPbV?wiKCC_Ak`BCs7y~E$N*Hwr2r(Ii{ zOY3zx3@Z!Ts?l;S$3QA&d^8|Ds>8*K85mgH4eu~i=pSm2zji8!v zW`}%(f154o6*uSXEF08h#9~68EMnsetIHC9z5; zNF{qv*9ePlb>Lo-c3tJg>X*3hHvd&W?Sw78BD46GawmmFkk1`>!4g0=Dx3+qRZx~J zzEWM$r!B`?y442P&%1kJ2&;fN8-sX3qDf)ibL^QE3RcAX!1ZHr=p)V!C!M#ZFi z7TcWjb+mQ(Qh|DqLqqQVk*;l!1f9JCW#W}R`n8^DwTtbJtPB{*4Lkq+&awplf&2<( zwkGRrV+aFEdVzGCundSR2-8K0Q@Fl7eJf3pE}Dg6K-Rk^> z6fw`03r-PTGngHvN4ugy_4(Ng3WW-!8*vGhqPQtS_;2M7D$Dbkbk{KJ0ki$SfxSCr z1odm>zmaPZ-g^2`aCM`qG{!q$ilV;t@M1E5@ z$3vkl^J~^Tp4M7An>)oNVJl2r?`QZzhs)}s8N7-U=OYGOtyU>4n;S>qOT`i>g2xjg z(`94lwW7ETt+32p&$STHj1KX|PjT7iori_2ts5gY%8j8#uDvnruJJ;T9OuQxRRUy1 zyWM$53U2wE?5nlLn^vj{(Q}+>H$IBkh)$2VgY9nsYnnKPC55P=G-KZaN(JWGAJ|r$ z+Uhy1W+`#1^Pm~jnu6Qpoje(`oKJiWqs~0RRol(xZadt0t);ol@15uQUvJ97pl7|E zuLjP0?G`xp(GCC;s-9Hhe@dJrJ^`%5x~>?DC}6Is-=Q9kyA}zBZd7?-aE~V_ z-XA}u_M(x#?LoipPZoL4+U-rQA1--(Ir@?8wQ)9pRSc0}G%00xE9og3O@shDJkO6a zFcg*P)Gd`eKsahh&^aL?6V4J)!F7)9Ia z`vSl6GfmT-LaIn{iDI?A*BrwN1Pw`X|Lz1T0@G9A&}B>C3*KNFp(StYTd?^X$@FZ= z#h0waI>1EB(p~b^xrAWL%95%sQ-xPt#>M^3bq7b{WI$k!L)BozUrYrlcUD0bG=I!E zO#LwQ2(qNHknGLP7KI8LGWZhI^irc%D-7*-#zlkxR~hmkK2XiBw_%%C&N8S)I+Kos z((kT4e)Ej8a$Pk(#-%Ou5JQt1`=PvFvOy%1oP9qUSe5}Z+B%(Z|JT1LBRiD*km;Fd zZ(#w@00`kjGpx#2+x5KLi-MO!foW6o#6lcddc+kZfQM6zpakmX^*90h77duR)WZ0=##i2myym zh1jVyY-rDVa3>N!2(8~+3cxOTs2L$O`Y1-OV2Z9KXGo94H=*z3Suo)STG)^eQz9@Q z+D~D<(sTy_h@cq1-*DLrf8}}i`Igk1YwxU^>LC>LXf|DdV}m(n&P@Q>+&TARMvY<^ z=895obpvl(8jJ$Hv|&V`>7*RoxEwmY#Co4|d0v7~_5d?I*bcmz@}O1vt@BD63+F6D zd%jXykDT_ld+F`ER{Gg&=9UH%VoKHJzwbKkA*4JB7CCa8kle>B(K8bK_MC^59*-%< zQXCP1fsA9sHDDHkDs!=qLr9tGOo;I3F5$@aet(F|ldn}vfEce?iuWD(tJ{x`+9nY% z>rE+|-p8t|0y&SOPo5gf->TPF8z__s4*OoUts#NRqTz}VJ?%*gRATV>RqH4qW!jyT zh1=zfu%?K_Sm~$3(PbC99mta*6zI+`O;fLhZB%Lb#K~crN23XIP58b$?NvkuQo5y$ zjp8)Y-R=sPO>5#y_$cW-P(Z%OWd{>Se69Bs>r6yOD5cyCd(CNfMs5o%@%b3Iuc7kR zXzwI;I)S6S>ge{qkm!iVbjPCQVzW@R0MdB21k#9O6Y<7+l{TH8BFm|Hvw6-2xSa!2 zs4iYAOLUuf8tck3YQw+h>eSCt>^MpC6ezXw{YP&;xTf|%qTN*kODxU)wOn6u7&$VF z(ODg1ZsRQsoZM$qJZ8nMe1NUiM!NcjsC+7?3FDl|isi$6tN_$}j9f%xKYk~TyXa98 ztzGw*LIus4JB1p8(Dy|$|1bUP^b=E!_X%UPKdK@W}cp+`(6QMSz;S5NcYibitW*8%_2g^vzqdsz zMk+42WM=ReB5+O8@!08It&2_(+3N&=hlhQ~?xgadBx3^!~m4=dSsG z--KEI^W6VIMy&tr{C^>%PWADqLuQ!GWffO0-p!(tWKd1i8!yn2s(2t{cte(W06zMF zQ?-L<0r@&g9WiI36G;Cm>UBaPY>@KEL+q__Q?KZpYD%)oPHl| zU+)kFUW>k*U>ctIlj3)lZ3r^BzOyVt|fmPhD)6Re_U zowPfc^r;@qPFVtuLpP%ors~Li_na`AHf<0e$WPpOvsVc0n6DSHUbM{z@!neobKtjE zwe>Jtz98G-)UPNo5NvQryNlO+A{#27kul)ke$qY-`GpOX2Pe?q1EW1|?+6VeHZ!$| z@%&ORhQIdiw!QkZGCHuli;HbaCB5AsZ0Q3?Hhd(y(K%0dmv`S!o|IR}IoXnkzkM{a zNYR%Sz;Wk@#X=qy5{)%Sv_EXp}#Iljb+bDZ^^0^y6BJOCj0BD zp~mMapaZQ?1`%i;>KW4@wj3n5_Fj(_3fH0Sz`%ad$JLTP$+AOmmN>5%+;X5fi@lId z@De?yVb^qbC+PKb>h$!3a&k#%;oGPotf;(3utTICQ1|7KJypll1nzs;Z+MEzk$s70 zX*8eAOUUKsHH&!|+FaM6hNaPAv>nMH-@hd%Fuy^h8yyPB)}ux~#SnQW^;{JRJKRaZ z$#MlD!yi)nscY#UxhrGYR3#}f7x$p(>Ow(@6<4I!#MkVi-5C;Jj%orJyn}uCp>r$k zG|yoDno=4$pS#M1RnY5KxgqCbRtTRVt!Ml4iwSRE!hi>r8hH*z-%2{2g(wR!8F7M$ zlnitaq}p$J!@w*nhsd-~6;ZJwB!whYEHWpLZ0Di;SBz#vZulW$6%B$%jCLsl2Xk85 zfWsvL(CB1>TM8XgFOdO|gQu_2wWWDL^xy)mydLvXjD0i*MRaS@Q+HnOJ-)o10HwDz zgU$g-bCI!gVPS!ypq;)H=R~g@BQ3ylHIb zxPFR$;ZhL0vF_+xk%T3OU@q+RO}Iwuvrs(wWgR2)3lgW;w|xHi>&}bfbWI~_Y~xc3 zywforG$X%@RKv>;K>Q$dcKchT?Fg#=}k@Ier#R>K{G7x#OZV264EW?T_ZJ7=N)D_0f)4~(0 z!m8>i;%6e2K8T1gbSK#~7@Rr}hLBb`ym(!-QirdyG{{ z1mrRld{bs>bA`Yny5jR9CM}|jmYI}CPewv%@SnXeg_Tugz!eU2>|oe?aR8%=Ik>^& zmccUpis)4@1d#~q5YklVf=K%7jDnZJdFU({$)l0*gLG3%iU#mWLk+0u7wiDolOa}u zuAV#7A}{&**eefh*|)Vog&b!kwN~p#?h=B3Q{iV4oHR}X$8w7?N{sc9?{HJaT4fex zYI*F1ic>S0d3zxbp#?LX-qXLX*gkiT37o;{&eRFu{V+7pw5pAYwf1|FA! ztjkp=g(Hwo*#VRvZ)XYQKN|qTGkDN%$yoMGdlx*EBbBkrM`x5$blVnB(d^nx2px2K zEFdf{0^b{HnXNUNBD;A)Zlz7pUKH3Y=f^TC@-3Y?_y#)eqJYhD4jIoHnZT9jm+8Ao zg}mxIby!Fy;R%F}Dby2D_a<7lR%bG^{f4zFgD8c)1wr753u8o5Jd|@!le)P=y&=r< z@SrV~?X*~>Oj-L=H$IkuN6(X*PPIDqZm8TAKT!mO$J)|Jy@^UrEb8D+U#P}?8^#3Z zpr!e*tWboa%J1r@g{za>%P<879Hl@${ec=o_5XBIKSzGn@~gH z0;8@+)s0bwul^-BS(A97PhkoS&XH`4={?^0Y}mQP;oBQca<50bGpI^?ZR*^J@xE$3 zavdTD+<%XBx=d}2kXSH8_OKby^>mE8rQQ|#yfX&hsZoU)aHWGg#3B5L+8Pr$NyUFL zhybb@CF<7fx{t2nI~{H)B$4Y=WAIFe2_H63mdVu1_qvnECu`ep7~2` z_D|_1hz9EF37x={C+5_INLW5*7uN>^_{*wkv^lsicK^-ebBK;N`jBSc@C4RP>;gvGDi-(#n{Mc66(&)pjW1X1MKk$) zRtW~I0<=L+tPfI?Fd3s17;8k=(!Ypv5?T;p#is!D#&HA^^NEz?d;YLNp*j2L?0>!- zK~Jf;4WR#sB^NuAfsXozBSKcdsv(K|5~>@Wzn5UPDLhW9MGLa*t!{pXm1z!P3SSE$ z4$rrnzjRO_D8asxo@VWIPrD$Ut&#(&yp2^J+v~j3O@K$B#HK-rsLkpsp@4d>XynJX znpfYhWrk!_9*?YrgUbR?4BnCF+u^@A@Aa{a3&jMl^$v;%?LCxqvv1~oo-@kLB;E5P zxX@L|fY4^aK5{Rfyyjat7BTP2?g;0Nsj4&w5jY%VN(USZXO2knh~2Y2w$9xMLqu6e z2apx%e?B^?tbV#=%W@MT?bq#J(^QdAjRVo$G4txfwv{i(viv({jDGS_s`7ZTGJX`@B*= zIVF;-Ruwu|inWe^21(MH{a=_0F}K{q9RP+?E>fq1rrf$G^^Qjs?$~aoxOo5Cr|zZ{ z|2lo`DpW`OtR!E@WJZd(%AdnfQ+zf^gf4#uf=Z!(p4YN-QRdHm3XP*mVBJVut0Fd+ z?kmKic8ZO<5!{rak{9rO_wmOsWjtJD!Y;InDev-Is%T2ay-mqzfbRfsFacTmJWT^l= z--kF9hX!LFkG}Ir&H=tY21Ax)b?=M=6~8MI{|7tV{RS zo7?6ba~%nemqU|w5J3r}ar^hLGHUWZOb&*9N8*S55X}wJC%jqlri1dR&_W;YkZ=*3 z5F6WPY}Z*6NgOc$>EAkYg@UHvnA~@i&wa{e1i@u~vY&C+gm0^Iq5cI@aZ#sL6wv#7 zu5ONrSK*!^7meoWPLY4%$kLNOgeFea?f=x_kDUeuv0dnbEGjY`dA7jOSU)8*X4!K| z91xZbCP*MM2V{f^pBr z(4~h|vYkA_ggdtia2hTnmRT$@uT5~6=h?%LRdojQ8AJ;8C!eL2Ek+#Lm&Qrt*Qv8T zq+xE@*CxhVFvg!kOr{ujb-z0gxm5qA5kghWz778NNRL|# zlE_t}S_ilB$BU4JWTi#tg$@-bBOlJ{Q;tszSxMh)W5UI8UoQQ;53B8*1L_Z7qT zaCG25c*(I!LID}wJ5T0&FeK-eBYAN{XrKo)n7T)Oh%ycg;g~`tJ)lq-sQY6W$|mDs z0w8bT(vDqh4ZVB^u4AzE7g!y}L+jd5yAHGMY~?D28iFS^_o&;A4|Vk%Q3OVKXx8E8 zf)#z_X0m~!ieEomN&p&cV@k2M5-jMAw-vqKjb8=`;BTzKfCpWsR; zokeL#Dx&4W2%IfB&&HJBJtL$Twd3? z;l#GoOwEVbB--ji2PKvs_3ue=mv|%`s4#X#dod|c26vS`rs*T97H1P<*6_lQA&|9>H&CSjMD2m9vd>D551=Y)3CM8UMzA{H?5Eg$N`}d8@ z#Cb&7hUYGvvk{y>e-DtCW;h9RX@m=qm+j8eIrKT~izP9aZtw`bct%J{9{V@afE={C zh7Y2pS#7d(_V84t2&}YQ%+(!;&RcS+jd;mwds4?tVnsGJkDuXs> zn(Gc!qDT0Vt)jz?`8nqDVww0ffYVr4tSQHa%-r|(CrF?=HGEjAz|}5IglCj~&+of| zpt=SdUs>BqdNyVBo1m+QvXqQ)Q^~=$d<-T%yN7mKE7hVPoLo?-JfRJQvC0+@z2>T5%Tjr)tBnGozR<;Zxi4^N}51ylPY zF|&WKsDN{And;*r|5FMArnlGYbMH*_^jBcW!A=5<&iC70F%Ra~tNw|N!`O)ychBzm zwBXz34Gmf59v)c1s85G$ zjn%_*e>9B_^9UEjEf9Yrv`zmds8&5 z%h-ILR%z;dEc;|VSz!?e`@g9j(^+DI)dWR2E90 zHawYtG_FJIhoadwC?3HWf{e-eTZ0DF=2#s!?AFul%$?L=7ki;Zc*`ag| zvTW*srqzsud|!WFBnIX;z%-P$=$e8kl&eq!ca@rXF>Uhf^So5Yfo8k7r&nDoco>8+}RXF8p>_?A- zLRL+;cMkg=KmS1K;rU?MK6ks};2&m9yX$--1LYdQ!4V(W6e9B@SkW%+490feK!6j6 zrdT!h7!Z_Xt(m2WJ%edj+$i zx(;7d$N$9iO4BLC8J#o4OaHx|@-+ZeH5A&0Sf}1CG+TL=XjHM3wwTi4)+m2q=lv17Kmy2o`OwgnSfSgblXH669W>E5( zn%25!zs>hxhSOL*M+Q&Ey?sVouFO|<=LBCYNMyO4L(=EBoYG@$6pyr=l;NJh} zj~|W>CdI1Z4%f`N2+Z6-DjepVxkzCi@RsP0Mc*2iH+#%3uS?Qi{lkvLHu(6XIwL`5?`rZ3>;1a1tr)ZBD%h6cZ zzFnY^+A^8lJ*$ygJ8qUZl!I{C>v4v3mmxxOfxgp>5)DygUO+0EwKPJO0lsN$ggGFM z+OD0N86B0vz+i>J@tP;+Ef*y#s36M$z`&qh14qOS7I}-MV6tA*`Wy!1FDYYOxF~4H zk<|*!;OdR$Ivu?`vy~VHgrjJG9lbN^*6`y3-+}UdIp<8#w0)H@`omH+6KrFB{4YV& zR$~|Dg|uZwzm`;i2tC@$ySqBmX8+5YrOu*MxwK_S?sDfEHG#%7>sL{~W9%NkN%2P4 z^$L*sH|u1qp&5S_D=KCsOeLRj;y&$nB3qafKG6e^7%-!`10ylMR$~j~u;;Fo>;#{&}$)+STrL zoEap0LtswEoGT7H0dUP-pt5|Efsg~9Q_uo1p8%<&5^f!cnA2`e@^oj~LA=&sg-r{D zTQa0kuz{D5^8&&7A(b1(wFA zX93Z2O)e)y8#=jXJk*U2Br@I57H&mPiP^enCX0EtER6kB%zl*Lh9dV5mS?~f_I2%M z%Pp;O^23&!*Bu;ZwkB_Bs+y2&)dpjRj zi|SLwj7q!DOmR@LX8qb|;HdRaN zB1xf|8k#rPK^SyDvO?bAqSBbsqS#sw zaiI!bM1Zm$(q`IShXGUoO-vuJVlT+V8nmm)J|TNuP-2cLd*5FpUIqKazT zcs55nI$}sY;8Nn3sO3u-n80RK`Mm&@iFVqrhu8)S47s(wcaP8+rFl3z{Et}&Xeg(ANdvMfoH z)tmLjomaam<-XbK;5l=)E(Wx+Ds~i=)0v-Sx)G>`-5oxIKUzJMtn)V!KQ-!0fV~Mg z54|d>>^+DWJE}{ZL`sI{^r{|pxAgCKBNrxU>V2eLMYlAE<=lVG&SL|()N}c2Q~_w+ zB6KGmsbkV;OY1!x6YoIAgY>U&^c_6PV_+w*xP{gBPi)b#hEpFSCfS$F=ABt);_uOWezXq zTz)XXw`m`0;%1P^uo-zc)}Ho`kQvtbHn0d4Tn6$kDrr9wEVVcAy;b^(vDCZWAvJ)s z+owY=`{>f@hgvYfs<_`UCV8y5oL+^q(mW50G!x8@yl0oth?gGo-@M zu2A_#*7>DtqB`j9rY|z|BCc~PedKRYo)6;LEL%6>31L6VbI`&{cV8RbB#n{eh_GJyG!^c*p zwoYc}cst$lprBb6ss@Gn^GE16J5nsN3`wqL721j-=pHxI>cTQ<+f|vzMo8qS1zdff zyew)ykg%R=-nps^RlM=@CRap`z!pg?TZQRJgYfK#XefHYyKO)V%ru~N4C5NHt9qB4e+%O!^aco%8S~~BT{EUx1H-&xP*nvAQ`NJn5cVq zujBL`ZV&sx3r9v^uI#gW4JIG|2hSZ4wZV(x;fReaqN8po8I3vCj+AbZIkfSw!$8iL?K(U!pZ1mWt{ZXE==WTO?ybM7nSsShe@YzP|kZI z(f^L${KrfJGvj~0m5AiX9Y0rC9=F>Fdg8{?VEpA3)~9uR zJ|9x6mq>l9e{XTCy7i#<*heWFy`Ia^DIxB@ba@)0QHGQ(jB}F zB)=x}A>R0c#@BL3(YTZBqevM7wfa1O(z)4sb*J%sWyv0RbvInx8%X!tHn7;v0&Jrn z8|IE;7kl&N{ILJXQLVJTCrm}&0V z^ZOv-aS)LO&oyZZAA$2UXj#zQa&Y$_Pxi6r8^7hgyluI$ilRWJF{ zE)X|ZaJ5l8jQv;RP3wm&U4$8ns^hqMCk3dn>~TPgflKtUDFN?ld0TJ>;tXYCfbUzs>+?4Gia zBN4!0h~L-owzh;wh%}ieuQHZlJ7V3)9j+%wArYL+vXMAs}yNGeSBwa2udf~fM$Y1F6FBql1aHD2Ub z>+4b4Yt=x6eVKZ6-b^jbikuG$X(AWz5TvUUA%5W5Y$kOIy&ZtbOaaT{S~5R!HA9OP zVVph*s0#&WLi2X664pYl{lh#eI?C@KI9vvV6R{`U#9IBOi(j`i&c-}DBeq3h+qq9{ z3UlT^;m}7oEBkBEAYX3g3dX}_XGCv`!}_TWm>WhPvBWb(ou0|aerzU%!>%m?#;wRg z$Sb&xLGKW9Lz=(&cz=Z)v>|J2G|Bx4qUqqe6>iD-R^7+VS5~blW?aQ@Q3F-vifs70 z4fxE79WL_1O)`Kue~8ZfjuG<`^kvMle{leZU7Qz-M6+L!JVGr-8E~XJxe>E?6$O1R zvM9I|DEX}*!E0y1x2!`d1A^#PU&w@j>s zo?JudP#;Z6dLmpAz`FA53~y9g~;Ewaw%$ z)^ElnMv>mOq{4|B}w~f9jmm|5xXn{(s_}SE`LhZ7{=iPOChy`K}qp z?g24^Jec>e3M;AjAWacVX9M-B9XqR?wd3n6K6yNCJ zymMXnFTU5jzrD}X@LYa*%fB?QiJVw%oNg{plfGTOeZ|YQPk&!-arp$bw13pUr!bPn zv2yVU1(|n7vcA4HZ?>mznXPbr+xfBcPC;Fgq=k+ z0?Eun6z@@F9d$=>{gWYFu`Sr9g64r%pNwX#hBs|Po0OL|h;$0vm{||w^1ukb#$u5^ z&0^9q^CcH27}L{G*LM)A=F;n?xF~NrE#Na!(`#l6C;}F@_V>0lgTH-J8+UXnb`TXOF zaseg=JH|Z%YdNXjvupusprVGW%+u>)sOoY%zD+@juJNe9`xrr7)pm3$Dui-zxO8vh z6M3p0VQ~?vis)#XIo#zayLe5jym9^KKqd(PqoMM6($xNverC%}tvAPBt&&uR72@lx z%dBOIAheb#aw7G}nX3dF=4&)#lC7EJZL8nxb-zCKc^nau|*5AO$QlCkln-gsDX!n<`{V3r7kl zQV7BtPxeD}FT}uB#!$}6@|FqM!v{qZH%CORQsIJCC-|?FjE`5Y*NEg)8`c+JmSP%J z7_8O_m5lDJ3cL3dVV^5*F;6NtA$y@Lk@dSz!LDwCZIN~sA#LIGJHRLJgyY$wj^!7P z1GfgU=tjE%k$<+ARBp#i6|fJ>T>sgGZHh`3NxyToD%m^y=jfbM2j^N`GoJE4N3^zV zgFzFL;YX`qVY3M9JN`Bui~_417%|3I%W%sCEtZCo7;n{xTYIXO|Gl8yitXt1+|s64 z#{nWTm&jCVU@4_{I^Cfwq-3iCegUv@s}kGiqLA64NSj6~*pJga;jeKX-|cxjDHA8m zN*VVZ#>?oTsP0ki*tIPIIM@x^XemPIiICZY;o6RBH-bJ-Qwv+)Ni;jrrzZgVNdMH= z>rmdMf{Y3lua>#mNd(3vjU@SS{_x|*(n0BlHn=hVtJTf?5?qP{{}KBgQ-cP~#@GD| z#KsnO1Gsml*=!0>yb}$kIw)7~0v>fC@{jI}>*~1J%_l(1J6q4L10*Nhd*4)ltc*&w zt}6mSr#fN*1PIKe8nv8bFGI+%Gk^aYhM#V?E47#S;hYGLkxg)4;AOZf-|dUBDe60* zD5pGJ?>1TJ7=}f^FnR~`Q*dFk^{>XUMpTTMvALz*l|&n@`Shc|C=eD|CN{mQ&n{J9e-3y=W2GRi-=M%uQG?rEaT}eFb%uHyin}LD955cp=oU%M! zsOsRg<&xm5aO^oO)I17M?Seg@M>p{AF|ucdQ2O#?9-5*3wGB+i*=P}al-&!?jG-mA zaFHC%RY(}8+wK8;0>1Huf@9S^7^Q0#0yXDU2T{Tw9fk)d$PVz0Fc)b_z5(+%!R6sY zB8ka`HVtS%OvjK+xqao&h_hY>cS|a6&^t+wBx?ghLP*7Ty9o*n?&UyvA3U%%N5#0g zdeZ(;P6fRU$|wH}w7Sxno1#?HW8DKIbJSH|pc@%j87P~?FKQi(Z$lEy&qJA@luDGsXC~7ue$4bCLyPm$R{rfn#`SkMv6f6hDf6|H(4DA{Fz}3 zliE<%a~FbYWI4qL00Tx-Q!OeN>!xym-$DmfaS|+sf&r87(uRbd}atC6q9HTlXZ{ z)|nU{Y~IozuxS%-UDw{UcnnQ(?`Vad-A6FjUCFwx>1DKIpPBU-h8|~3=@QQolgFl{ z3X>5uM^Zv$Y#!wzSW3s$%=I&OzFVP;pjwjwsT~ez>{by%yMw zjl2RCs(V8XsqMx0d9!)B&%0^l6tQE4_jq~3iSY4w{Sw;`+5W=f?e<}Dar?4-@p_qJ zD%<7TUNk0W`-luAkUxA5RDEKG_W|{K8|@#lYp{6e-5nh~PU#YAjO32(xMMxK<35|n zv}63w5kt<$&)LG7E*Hp4n*Ufba`1AWjmIjO-Aeg$1&4$)|Rl#>rR7Z^3y1v(h6+Dc?=mjGRW0WcYF#>_DNQ>b$PloKxQz1=23&Dcm zD_mSfwx2_Y&yVSWna=u6>DhrL9}*QDvERe?Q7w7r$=}4XhSde;#9(jv9<>^t#5vTy z9d0X8m!eH2+#1Ka%kV5fIC?_bf)&qt1m#mLpI5nhLtR9n0CGwQL=UcOx5f z<15{Hsx;lrFJ^jgVX8EjVoe3y>3_nQh|cyzT?c&e3t!wa{_e+{Kae7rk0|~OQ%xdY zM1EF{*|?lwYn^P9KZ9VPwdyXtna9~kwK=pfu;eR2sBoMgL?ga%p5&y+&#U<7DjFE}zn1lt*bdg!UcjH_94F zP;+-KijYeuCKpB!oujweYz8Nji7exfADzCvaN))YdU=~vK;XQNyn9t5)}|X#@`H;f zUj?!ax=A+Y;CKsG+1fvWRlWBS~*cfg@3x@3oWPQF!BzF zI@lpVQI~M{qtmSY^tSm0-=sK|beFj#m>f%+U|5YhsTY%26k3#rHa1N`e&&u=lrcD0 zEXRp)Y-B}s0mWRD#xJ@JYSl%+X+E;a?@oSHGW3XfKV2~$08-J3->w9RO z(6Rc~;Mw*(lu^&qj8w`de!;~tnSc>77hUo+jL>G^pb;O*%O|7L1;uwbr`A=in zBQ#Ly3LC15(G4!*Sep{V^5E*i+e$Mvtyl*V{fL6@1*5EISpDht zEb&qJ=zi?lP|TU0jCJN0T7}Lf>%Wk#|LD%)1n9h@SGQ>~kqwEi#+{)*J)Tholblu+ znVukf>KaG<(Jv=!!$fIRR<7n%v@VL7XE?(io*YIy%4t}#oq5X*9ZlQP@1mCTg{~p& zRNa`~sB|y*{k$TIYVfDWL6o%PYj~{YNi^}7h1ogWF%rIQq|DLxStW0-@2Y>3f&J~p zjo2G|$MW+}YJ*ZBIdzI@y{Mx36U{w^`YM?QKy=0eJ9Rpn1pWfW_kxKh*A#acS4#lI zB^g4B<~_b<8!dn8=80w#tC*|}Yf->b=ZUppy*gqR98U?D6)l_@ey4}&exOcv#*X$N zf)3t{YEON_z~~DNwP9K{ErVi4Z3y8|iooJNXj}{lG!vUTlVvH0MCuk{%Ei+YUO##v zKLr*T!cbRWCxh8Skr!?c=ir6+EW*U|$Hj*siDMzf=Ft`!Esiu5x9yWjepWO2As(vZ zL2&S?rNrLi!(*X3{}pSeJLKM!&`!8<2Y1i{76MSN?}jue!0ad1V_MizBNNK_37#~l z{8e>Jdf8IKpnxvx=H>u2eB?gy~Gz51*cUA*A+&yAZ!bq`+; zA=3-h^vZ^*Qre&-qPLcJ*jk>g^i;>3%*a`+Kv+fNsNYj*iszF}vxPm3n(I6w&_U2q2<=9dAq)>>3^*80{*oQo1b z?bXi11RXmmhjrJno=sTZY?F`a{tYzc$Y z5-fCrMVArToorut&R=yleyzB(Ibs76C7DetU%{gI!T&a^+?q*sA8JD0|QwClt6Q(2yPVY7V!- z3_D6mfsfC$BEr0@-pMK4<>shPK;XF{!&a%+IV{J^>{WJ!o!rHI9eV%VlP{GVDrWw0 z9DkWkiR^2+gp7lR?!*HbU-Uz?o%RqUC-in$3PnV1)C;u7zCPjT4pQwK5+M629wfBo zO#{@Sm2wt3L zBVnhr#h%utu+^%F+|vfP2ySUwQ5#4&!T_k#YP#O+m!3YW>VA8Thjc|0zz)IGEphH= zC?vrE{OFGAv<1xoR`gDOoL23AZPG0WMnAK0vY%)P|a&Yg5dG(WB@?vBF>RDy8XnPHjp zr3aXY+HNN1b>v!OonxGC(BN;4^w}DicsLxLh$*>W=jpfBfLWm1D@^gRGq9rIrcLQ= z>CCX?a`qvOJO})+AwX)9Pps_Tln+TTW>_^_UIg|+`3V`T9CR~DNNT()Q-QIdL7A}O z2IE5*DX04bxC;P$P)os5s4aKP`dd2FTlQotTVQKDb3tfPXy8+@==KcYT7N_?IAB%1 zf>c5ZV)JGlkmI9SjY?-*1-e{9{PLi@sf5M95WR{T;I!FErBvpmZK1ac zi)hu{Ab~Z%P<3|Qm1Av>%QTFLb%l*~oYdG$f6|z93B`+8#eFIW?Q#l&`8x%i0*sKh zN?_SExtO^PeaK04sU{#*pWBL(4?F#!QtUoS7*yClMClY6l-t{66O}|K%aBJC5^x!m zqGw(k?Wj_@B!>Dj1?Qa9Y^3hW$-`v%8G8>^5x~t#C2Mi~+h5{oM;wg#REa+vEBWqQ z0vu4v&SFWwP7ypQJ*^lNut3iZ(lDU8GLYGF_aaY;Jx$jEB zPxE82-)r5HrWus8`;RqAcE*09j}CtfWF^X5+W$`7_k zW;1ss)!B$0!^$QMib%=F7Hf-0izfd29`Ifej&y+}u)w(EjEs@Fhn(BB?t`DRP&o#` zjNRTmgZ84h%Pb4}W+6Oc`o%^&#_kp}lm*dW@_JkD|bJ>~HScT*E z9$tD;ow9pwyu$S=m8hO5g~}W6g(A{X(I8_bUEYI6z+)WSB?zHHEpi`yp)P5QM)#4N z4fF852BNbdOiBDMAKsvn&;O+6|6dj!z`^m~)cju-{-2uvQ}cgn{!h*Ssrf%O|EK2v z)cl{C|5NjSYW`2n|Ec-^9cs?}zsPCWcQi%v~8K{nKfo)qEDyc z7bi1DCbV)7A^{Cx;O~QlOy@^N4kjT18j3F40oE+o>nToAtWXCRh>&7w(Z`S)mQ%2t z$EIF+Qc7J?v`p^un(eeTWdyS7&Aq;U9)0H8o$h?zbZm8;<(bq8$*GZ<78dh>k_u|Z z!RG3GcXdV*^pSy7U$ME`HKS{g8@(YUn(}RSs`-607hB6N2I(4vxE$|%-r7>NHO(y& zR+Ahz+-qrVWAzqzE*uxP44eXJM*~8L)KbCh#ok}9#__26Vjk2DycMgP>UhMn#BtnE zGkAp)O7qbd+F#B_+oTJLqbNb?>9!YY?9CGSIEf50XLEINdS;HlKoVR@6+g|^na+m6 z*K`ElcMhuah6MRY*?4b>5SV91#!%8)8%Bpssg znMRGxGHR5-)?j5!@{3-I`N+0L{oM{uCj?0Jyxd;S?~45G*FHWbw%2T!XqazE5VPVV z7}QR!CVZBhMl?`2vqYgX2|C8aPx`4^?%(?y>E64Jvt%qxpl?o{f}rmMLs3)V#0i)1oU(iXE+8RBsz7Y*ej z^Viz=kBKnZV9fon)L1SNg_byqlxD)q z&Evf?mz)|R`IznXkMTyOjb)hiR#DA=brtZAup0i!wpyOaZXKC=t-tl3SbMRY>8LxN zt`GO0s8H`w{&ksP%+p+`A}Aei1bxHxEl|hhFUN-kV-Y2k#8KjlNQr55G^8)#UGi|N zOkC}HRRw>u%vH#R6C3?d19el;aKStuwk!4eSPnrw#-jDo@B^JV zSqZHyV&vP}#@PUf8@Yo_&orpxEloZgC?CLUs1h0xkX8tY09jF$fM7z0bsDkqk2pAy zoUZt#r771q)HrPAXh_n*nnR6VRd63syMa}mlu4M3rmp>s3l$BEPqoVvDpV9COhsxu zihIzoS&{uHLksX-S`50c39fxM9tnbsu_KY+#*JTtr)2h-6G|r*bT6*yak0pAxs7-$ zzYQ6KQnc5WT?QKlJ>zizjQIhaV=`*ZxUE2uWFU7c0f=R3{@VbR7;FL*Ai~tU# z_%N)>ndc&8HrCXU#Q6-Egk#c#*X%R?%Y|&kU4J)!P_4fnOoEPHlEI^lE{?+K*O1D# zn^c10aZDr-N9K6WTprigRg&#r{K!PXI+1wJvnuYaAx^urqJkpF%p@4@ko^D&Bysy+B(to*z?s_W+g1f0{^|cF=<|$_E}P+*mL}P#y+bVDtoQ zmMD&Ymhf*uC?ghr_;Y@Q9HBHzC@_M+KSJ33#6}N4LkL@MT1*O6=(QAl)k8Pdg?j4? zpicuY_I?fbi#96`vq?lb=oC4dG5?fd-RsNm_eBisqroldqp=E8#E^nvRvT*ahlbLn z>z_1fQw*q#6X^#^>&6)6#RUlmQC%_HOFCHeJzckWQ^qcbgig*biG_|cY>n}P)Edte zmeLMLp-ATBsdRTEwIn@!HHAq^7fOt9u$tgkwXqmKkgo@6QB6)#RtXhcR+FwMPe-k& z8DX5e)_0}&HAhv32CXcdKX(>3QM9L06`}%VAz7f0wuQ7pdg6DYFAwp_8Fu!gu=1wS zzEBwhs(oTnjBCm!Z%P$Y9MDp5kYNB{S9KgkzXot zt6H6(QCvA~4*jJx$UasboyLkvL#@}4{kEJ0x6 z{f2(SE25=L#3pVIVKwJYl1(2@N;v>;ND_riBlTFb2A8K)Nx!(dujTP|`|g@#Mc zpo+2aeD0o%&5B?K%x>Nfiut}};<0TVIbVX2eUI{;e7uGW!KfmaUs{Ut8W^oTK^?Ff z+_Fo_#w=RgHcAHiQ%HOb*{en_FW^CG_Wy#b8#22yu=VQUC+y}zmapHq5-+V#8^%=0 zQ>?c!_^Bz&z>f4rF6i`ApLxDg-fp?Vi?KzoUxmGcWS*ySSfY2549%Z;#ocP`G*JH5 z_`*{Dj5*5113k#CQKtM32w2TxbN@}IyO;+B1kLjOXdo89 zYySjj?dGEPp6F8qV!PG%{gUbtIlAGwM60&ANt`WG%+-6_^xNM!Bf+C+cs35*CPAhK z{b-}HAxW2KfruOt$s0(tWv!=N|69voHpiE@RxSj z5wK_?apWh0gm>wd%Qz8o0%ta+e)yurHI`#ISm=rc!T}nvsK&%|5~e>*^7z2lMJwO; z{xO@E+x3>K3MeBN%+*)Uo2MrN4}HyghmX$jCBkLU7aMO7#nd;R^lzM(7new}4{==0 zulwC+0&kb=t>L}%JuHih`9giUyz5f3$lyG|a!@pwDl(bfJ^7q+HZd0|UZyXjBth&r zW=!e8FXpfkAkon%noD{2E&_B;gK8kh5LH$Y4pjMU+kJL62L%u&s7*~Q8NTHxHq3xXZ|6nEadRL+D ztnodMHPpEdnPlr?z4;i|S>5jFHoKSMYKhkC-JNij!QuS9M*o`tmu=VXS_;H&FeY$+ zlxME~`lRt#?&*2!E0Ew%LnQ5n`y$--dh?@Zc-(z_l4aZ<%{gd3g%fAZV$F3#g~kM{ zUtx7AygUzQ`AP^f9%YL{#rSSKX%Bs;2I2^T9_-bj`yT8G;*gGbiEF1>6NsK_&soTy6YLQVMo-n%F~ z#2RwdN~y}la&4+w`a!%HW6Wwy`?i62=FqKxv?>dUAePI=ehmWLXa8x4EQAS$hEWI} zUh_MFYy>KA`Mp3Z0ylGqDG2FY1P|}Ibi|2LF9v>;H>I6&9ZSs1w9V%>P&Ok3Aw@#r zPHYVOaIBa+nBo?VE4J+UBNDj0y9NT8&Z7>x+lq4xdM*2V*4v3_9Dz|$@)YmmmEHGE zFff}EAB#ZOzpXwr{?MMv{T?Hi2682yDQ*|k&FIf-XsB8oK5go-6E0l9whl_e5DVM4 z#~9L!XaxrryLIIFxg?ZW z*KjZlMNHyFr*BA`6=1g>;hm9DjLSRv5{a$y;<) z3csq5Jt-<%>)O1m9yO{oYEU?s;D)P+>o@$^@t@TF0k%cOmwNcu+g5h9(fBa=gz|>s z^LWw`xjD0fy@z08{L=8{5Mrv8c`hJMa(*Y^Ao3r4K=87DAy9SZz$6=yXTiUw0Snr! zK?mqZ$st)|nZ=|66vpO`q{&zqJF*0mA5U|O%X~CcY093Das*M#dI}$dJcXf%-i;lMz(?BI2iW6ej!PWq@})PVh#UwdcW>vz z9giu@6s<)Su@d2B;FopKFD$O4`vl_MkWWBaj=|lIT5+y1T0g%Y-rx_7;F9!GxGSCcr?H8y-6IX2H7YPMidmzye?nXch@d^BBO; z6w1QMijJ;JIS#E}y3Yis0jkYoln21TL|SQ#C|;G4DhIP+ETz8Bovzz&pYb?0?e2>y zIIYhESo1VrmyP$|AMe*bZy!6Md>pc67YQeIh^IUJT0Y>4{rPr;Xi*f^OJt$Z&9pIf z@K&!?OF6LfykmI$F9I0M;=ruyAIsz8=#ti!F+gQl0YVljX(_3PG@W(}{%CtiyM#rXxL#Qv-a4LBd3b$ zc&f%Cq47c(P7=bl4kyfOKAwEVPy7KdCV`au0w+JnMrl({VqkZ5;v}Dx0g`(^nZG2F z3Knpa+ZbmG-PeB8v<}tFulR1gUGtkqzNC9x-5(061tK^>d`yjA1>7UF!=N7|`$t;{ zNc?<6GAUVz-UmSCAc;rvc6WImvV+GI)*|CC_3f=sId|vyj0MR8&obhFSbAj zE#Q=B2gO-Bnfe4lfEm;|oYRW=SR=zx4$`CEgNToGOXxnQ7*5|1H9t``wi#O}FJ?A1 z1eN$=A<<%gM2gTU+Eh+J5=j>75o90_Oi9deBU8xFD0^w-2-e}<#@}Uy)L80e3nc!1nU{VA z)QuzAp`-&XN7u-T-pd1G-js;l*q*FMWgI0~$`%3!|0ViU0IO z;1f4Va|3RP-$q7Br)WzGveT?yA8?2jg}wMnmK>yn5vFC&mtaWBt$1*pz@U=R)4xpDYXri=ofd~{* z7(97oHOdeyh7_BkDio;XVZBSXVbzw`i(ay zq!dXppbKr~@WYe{o;euTE=3d+f+1{Rk&&Tz6-WUh$RYri@6a#RqC9Qs)DIjQcW}nu zhytK$L=LopPZZuM1cd@PfQ~`hj_^bO)H-W%BRq%~$}-!{<;$S&nFFHdyZZ`t_Vv0a zGPh_3oQFQwtr7}(gt#(H4?Z)o8Lr7%u;ZuS106`=yzPLQCPO=Mb_!XLnI@(KD5hwP zn9?71!^X=Niu2RsO-FrREa=%v*p(7c;e(5ulY_A69aRbGrP3L@i_*uqd1#&VvX8<0t{Hu^oVBDv9p+P*44s758~hi+cmNi2X8sEGmY*Y92*uI z(8aV}8nLGF3)gK&PK{VmoHK-m^Y7|WJlO@MyWQvFAO!LC^_R;AQZg(lrD}qQ(8L5? z#A#!HZ@HTvq)V9!w0FH31@WI6%VXJ1h@*i2aXYDzDKNj}d}ww5MA+nT^;uk~Dwq4w z{+bf9m24Tgu4dC_;TGDd?~Ku=s>hXicxBP`v+dNF|G_?D`4Z48RnV(dW!fuiZjyeFNr9FZaHqLV)|&f4S70 z1STAe5K(R!uB3GuxI*uJlY-!L7HH<>r+d1^yCz$&RYt5SQ{U*NpC5C=LGTg2S9t6( z1o4jiqQk4cA4m!{%CZU(1M1U&CpMDe3)HijQLd+WVQl$CB8fpKXD!ES9ZPZ^a-w)x zE*$uGn{9!2vJ{^f5~hYB+3?{{0!(iS9VdUr4GOuQ8W`u9*0K_S&1Uh937kq6vqV{` zA2&L7cH>G_+b9D}2}wy!*NwiuPmi4d!y;dCk+O`CF-^Q}bz446b%) z;8(;Y=`@k0*MJnvkTfCn>~69O!x$$<_)VWmo+;TT$MslvtKRRmf=y~@t+bN!R%=bn z_B-xK@U^6iaJ}#6C;3nDETR$4nv)C1H)xk#I8^a4#tOM$roKXgOQlTw95 z^f2@gbJSbKc{<8rrFH|Sqpvh){YK<~JAxgeV6ip?NoT!g7Vo4il` z_&9cGA-IqIGI0sZi^(eHWVv=IA-FI6bYj@$RqaWYp*AQ6>?=s06|?LVfg~mE$AD^; zOjc9pLdxF3aS;oHiHsS*8pePGDg^0t2{gR(yHg4621%nwq<)RTI2V!S6SE*Lj1di= zDcaY**p;idhZB*@x3r@5p~*jhceRbr@;dZLbjTSM)m+{pr-q1tHzj-k-61#Y3v69YD$WH4OQA0hRBBFG;^!0bN8+}HQW0-nDy)7ep=8M<%VDh>EDG+*Gj79R zasB~2*6WbuILI45a@Z7Hp2}Kt<&rVcyr_TEz!Z9_Ptl}SA#M7kJ*@yKx`L>{Kwz8_ z=V#Vo7|v6NK`f5P*4%yw8JnFAro*5HTULo3sOXmbafl>amcyVu8%d*;oN>Q$Kb(lo z&X#^5X;OBf$e0@@fn6cSZpcu?5vj0c#1C27T7|+Ee;bgZwePYaF*t8L-%BgMi(z6sC%$JT(-%hqSzLP-n6-W`S_11{r-OAhQ5RGIq;=MKX4q0AjK= z%K#p-HJbq6K)x5ge){)sb%F2Vn@H)t%s%1U*hNN9nX$ewd=`IhiSNK)AKRwyy)Is8v1>3GitAu%)wMnJOLS9=W>c)Yp|MaqgpEkegO{{A6|pdp za;Nsokx;b_nY)y$Q&eynhtjEx_3|or?%-{DQ|kl6kpt0vnGDEJn-fPN@@y~zP4$LR zxN;smq4=caLWOJc_5%yqE$g0ADw0c93^g^3(27b)L6uvbW2z(dvJTE5B#RogFqkxk zGa;sNL?`S52E@SO4AD6kI(j*xie@Kt^(itkwp!F_YUQbki0EgP+0)J=3}18W&%m}k zo2N{9X!cj4cWLJ>m2Xr8@27OP8)|oJDuT~yG5MUfF&@FC3P(z3N!Jb$fd^4cnpjQzg^e1I4Qq;+sj3J-*qpU9c=zd znryB}f(?@XdpBrfdrcep&_q(d4k!EOJ<>Jh2Zi%M%S z^}pkxh>a1(8XzEkFfG?@@XI!GtJtd?HdA54ncZKlLK%v!oSu^7Emk z4rgTJtDkjiTyO0zy^J@>WJ{{4Y|vGBoBD9Y->{WFAG@yP>FtpoyQ0w4^~7sDeY56b zb+O*|X=VqxzTMTyjD5xi?LaIAff;j{;6^8-dZ8rh)seAG$Sc(Bkf1}IbP9$1L7Qtp}g+s^k zg%Ry8IdM`WH6dEfL_}Wgzd&i^qS-}gjijjZ-H#&Y_5Ej(iVV#dEjiWe^U?BWYh-n9 zlA8UmIgdL{&tsw3rR;CU#ymn4=U`(TlZ8eII!3|=eC0LImAz^QRfz;GYIb`sv)x&9hYVebltwOz*DZ z^Zn2pB>#Sc!Fm634RPgmlC2Wg^Bn znUUbw2~}^f88Mh+=MXTiL|RypDVCUEjLud4@BulSCWCIJ!x5xTT8WyA@!a>T%-2X< zW4F?Wjw;6MZdR_thlR(inXz^7ON#Qe-xJ1RNW@z7t=vT zzX5nL)=c`YoGH6?h}yK>672g_U3$SX>D(X2L3^g6ltke&W+4FfQWw@-4Vfuwhbg-h zjL;AnQxXYs8W9t0#%>Z8_|%*Qct5O&DP=At7(SB_pA4K*P$Y@5(3!A=n*_$#T>TxB z{SxIe4_m6lW&xuax?Fw88ha^&mM+9&rc9%$R?q86ACPH?VD^_xC0y1XYdTliRjMqD zSCmU#Xcl@#vSy@isd($gX4dF_OQUMAM)7KiiCedzkrLc-vwOOgZFuX#?}M$Yt#h6$ zo=cwdW$_y;P{}-ENbYl-u>A!9P>jr?k=xoR)Ein0vH$ zjMyvIjd{~ZF%(XxsetN)w)&}6R`wOlIxUX z@g>o!x_NU^8tL;t-s{^w-du-ph6$|w6z$7Ea=O0OmDmOn9{1GbHRa`Zf+mNAo&tbT zxPQ1xkd?oHrI92mdnwW+nY+G^kza6Rsevu{G$~~t6CZIq*3Ff+$fWuC@JQEfaKj;` zM&m#a=p)L484yAWJ#cp#yrh89aO!f`ZBc)GzSZtE*K;0{aV&p#Z8?{h`m?pC&`P(*O;+?rUb>L7W^^~{? zpX0a9-|2b@oPryTf|!sYSHN7+^C{!hez;8d-H;)yeIKdt1lYtYa)D{ohOEL`!-)jN zm4rw_S^oL4={N>`kk>dz=&5Z;h?@J6U97T)S8s>MLMDanRcklU;xLMBS<|-mA!YJs z3^y*wX-`@vE(RS_nX)7?ApIh5sd8D8EAtA8TLEG58fb49fcpgN2F^2)P9`@sn8qyv z8RjAD9>Ogd&@U@TFaUv=r`U)uF(RzGJojuedEjb+qP9ir5*Y?Z z8Mm@|Bl(0#BC>Sc`mrdl|4NA02b+Y0n5Vpe%!gSa5s~K3!TjvWh-b469Nh|eR=_*5 z&AOdJ_cw{n?*2A4&4ii7ItQYJNRQ=KPibHm3$ zWyFN^wQ?o!gqyOn;AqmQ3s=3KD+_t#jc#vITtrFSEDw+4xt|kv_i$KjoBi-Z&+qd+ z^4xy+Tat7b5mi*hB8317IG4--%xQD53aqRzi-U^ghil+sRIGGd}0mDOQn_>;KnQ`ZwvgH|wQcu|(epl=Tr8FlcOF+1h3aM)H$HR+cGLmws5mD;8-*+M2B?0B| z&s={!%wNxDeJ)=A(RUF7qd_I0t?9KHK|XHT*?gMGY>XUA9X3lF9m)+0+zF&g1Hr!) zx-~fx+j|}^6?xxk+)#5wv&h-$@Wy3E#Kc1G-IFG+j3;vu7^Lt6x$^>rtRK!ea2C>Kp{1Zx?GlKKZ+xXB0LxI|*Y{ow_xxQ)pGe_wh??t-c2X4Z_+Zg7cNLGC^GEKscD5FNFz6vkVoQ9)=#;Hj*AeD$r`FTuxSu zmy*BB6i`uWq_M>D6_4h?Z!5_HSmWPre~xb+g~J99^qpur&c(Z~!W6DoAs)-#A3eq; z&SL7Qh;YPNVNHd6S%n*c3MHyv2xhiMhXYiQ4aYQu(G3#-X7!Q_a195J8e}DVvAwS+ zGPjMjJ+8kme)RfCegjQ|#NvCv<-ER~;n;M!Q+GbA`69+feC`R{?pE3YFpwK)pn5J+O!;zMH#+i9(n+vH5q0k(G;)&w)jPHT+iNeqzXC`tvSN zIhLwsH^X0Y5g}*L_FU4k@gZ<@a^qf?vK5C9-2t`UnHRZipCYaayjHrlzF=b4cDg(bM7yLB6M)eU1eI>CBZ86H%kKwAiy$kIT(PE@Y-p}YLzCQvY{(KKuH7<|z2NkzuHbi`pM*9d}(cm9uE znC(6oeLn`Pk8-z%8>`2|_v0m+jP={VugnI=$d09vtgIY=*;|Y~GhZav?oWn;FT>eh zmoVQfr^Wu3nne~rp{*N9jGED zY8UN(H8O1t+Eoo6-BYp8*tptN4Ob~vPFDp6GK)_hBui(oUY?4Fh@H!^VZzCYWvLb_ zz=#q%bSYRGUz(~;YtHG$%`7H?1+v2*1{&+Dh-d@77nOnu zp6~e7%XqAWlM|853oL|hEwS3gjR(Y@kPP;nHsn+4OQiwRCAmJ-SyWKQQ3=p3d?MG5 zZG2_(d4IGNT~ZqWMbrb`q5(!83PZj@jPsw;;TGV^Qqw`ob`c`vBINq0mW~$1dX9SX zEaT7%^SzV2KVc?zB4tn*}HR;n3Ig|shyy9m=Bfxpskc|tD+MV8VWAh7}iuU z*P{L0&$GpShzXprN5q2|V8_ITh*g3V9Yh_74SXK${}GHjPk{xos9QQ-V$UEPNyvO$ zZa*hCnczq!GW}PR(t_Urr7*>l>KN7|WGNKY%!JcFMZEHny`5fFQB%_gdmiQ%YjfTA z`j0U52sU2Fl;m<;^K;Ba3vX&NbG=nQMj?^T*J^7nQPH{!_GdCfeXG09i8Ty1dtL8) zV9ys@yYC#|&Z&%p+x#qKE<%x_{TJ=fD|0C5)({2(&g_@LeMu?mCs5+x+{@3_UXPzG zD|{b&89f{~>2A7Smk$>mEx!GGvwVRfdO8|v-lATq6C&ek>Jj^9MBfU)@n;yUd67=k2gv4b8S_Y^#5>M}~(gaXZ}+-rT|f?y@9wj`19sX(?+I zqpl1k`Nq?iNWx*?^>BRdZ$YNA?uA^pA=S2m!H=usT&`i{@HoBr8u<^9(O(kj|J*fh z?(%s`ri0mi2C~6_TZJywQj75#PukV|4RGM1ie|yq=@yIF-ZrcQjog|C8AywwlA9yO zI}v63x|wvSlrp6=$BIgCHm}>MureDD7Fea_!1Y_*7zeWA^o)nhHttHZcICj)8xJb2 z-?*_}%zzK+rNcF^%jX1aMy&bD^!u>mxR?yKSe@hrA1QGg0UxtOIL4)ruIgkep08W6 zC&P_4?uxTMm<&EyofM&K>aZ%C3Q4dUn+4M1v{|K5?GHEjpO&_DqpGC^jo{|Ol>`N| z@!K89^vcjBYrBb_{Kl~D#iMUOklotVlY*d|3>g3W_cIoHJKz-ebHeb-&e45@#_s7>hSws+Y@!{2FWRYB1F>UanL|GSXqD4 zecgCrL!l0?qY_bjQ9@flw*D)i6nO27E%e%33D=j8=@4=g@=|Uf-V-yCLL3%;mdT8i z+~Y;}sN#i(SF{7CguSGUNYv0D{QqI>EPyI$vOSN}xHRtW?yikHH16*1dU1Dmw{G0s zt#NDI9U6Csg>UBDH?uo$-x6`Dl#{2jZsf^`y7jC7*@CI-G25l_NRTa2Oyiihn8h9o zHtRQF3y}D+=|na0-8clVYonq!Q(90Dm$Mx<7eas04 zUMs50E0m8W)o?*or^2j$n|gb;CGI*&j-{2~Yi7<`%(7w-pFm^00)c#mep*S9F)edM zc8cVqQ-2l65pr`b^IYlFn`VRkiHCyFvY~Kc$aPN6D4(kjouQezU&xdtgrcw4C0Ikk z9rQ8k9c%chlIIcKk9KD+0arOB;`CMOsJeG>OTCoU;m|6t-NLi)TGhEahnkJixGq6)YRsXC0SAfI@u*Fa_PO0T<}5bW?U zuDaC`a4x(1@DB4NlJF=lyD1TH?tx5}61r2i+99o23^B>R%+%5`s14>qLhvA73sgaJ znF}Ee;1-hJdJ>$pxa~YDqRWUP;0+|5V*KF}b4A%EkaF((rWDL*0|;WHY*_&TgU0onX2SVzO%wJ3D%Q z5(wHS$JEvq^Fh3R!{hVkxy1do(!*!hY00k1(=Lg3OnbwQVUmwJOZwein+{HvIwtt` zT9&)URSdZ`n_}%OavZ5iF$~_#RKpg_@EbXy%#rAE&;`RUVSa?^Kt{)&bGk_NCk$a@ zi>}DW9`GY_$nP_+uhQ2>4~LWZK9AE<_ZHO9WIEipHJ(A-Y*p<%BPaMiCcKs&N2XmK zVo&DaDd+3L3)UH126$fb<&M*QS$bt#Qa9={BxG8Blnsks5$a(#Yh8-1VZ9FR;CxNp zlrXSrdh8u>{#bbpvmkqDEYMrtF#R;u;~-loAL~G<{YRB%E`TO}14J0jZ3)C1Wm4`^ z@&0zm=A>$VEU^|w=T~h0`k9@bInM19{(J*_~0B$0e z?ZJ6^jMRwCr%2P&iHFiirSRRN0qy$GJLA2qmFsQWCv|D0rVe7o*8;*(}g-ib)^x zD>8@l0E@N8Nc?<}Y@#d`RY(MUyh%EEw*Cg8N~XIi%(YdpQ<>xd1_r65f#o6#a2;G__O#AaxAQun%)^@A*F`kPwt zxr*&U?Agkv%I4E7b}sJz7i;cfSI;7tjuUQOetO(dND;$Z#fJx5AX&zPJ>ZP&$M3DP zqw!C1WOt|omK4|iM$j#Cp(yt70N@N$+F?W1ox!xhj~iZTzaPd$d?8ibOneNC-&!u}2T{CIwh1uyz;ML{SHahAk^H zBld_~_{z3}V|1{bT8b`Fi76!_f*h3+nsAaP46mdmHUU05Dfk55y@GS{q>z6;uNHEu zZiIOf;W_K^U<=%aDZ!tJ_8>RhFz)}XI-&as|W`qrg3+q?hi;}qo z6a;|D`oz49E*CR`&Xg|Y=mFXl*1>@bBJD8J7?u+Qrf3OyroSgwz5)(e0lV&3VaX%` zGI;yqtfhL{@{rf#O$n2PW}Iv*Kk|V++5#>g^eidJpgWe3zH<9EOy-^Ospfp7f?};Y z@jeUn51|8T4c0O}Y$6ZvW0%w;lcp%Oc(K01KEt6S^O{}#T1OoYsRAZsSX+3%9tS?b!mzyc|~l~!3`z^DR%FY(Pg&?rx~Ru)|jmo1d_Rn4GiKn zl>$v!>7xtFY{lUc%tryjBYx1whH9xHyK**}yeX#g;ZiBX!#S7$XefPa2EPrkoQ%y} zsKzwCIH(aBJ(iwOsC9P1F|e%f5(N|4d;&YQ>+niuaZpc(oEGa~!r#ksBsYIuOrS_- zCp+Z9`TSUOvluGO40bLavucA@oRFtBxQ7LxVEMfJ47!4y1$Y|9H(cFr>@?vzEHazr zPHhY*EX$`D6^QVll0kJf?nhla_(TlkZiY7t8A4Is6jXhCDd!$fJ!fkzNs@4J;K-j= zD|d$gCqn;Ghohd*7e_M@_cfXW2hEVfpawxEpvN3B1LAcy*AXkQ#E$_kycn1tPI}gt z05L&MCZMy%Jk^&I(rm&`GFVVU9$AS_NW8+YMBE`Pb%P`7XDK6W(;p)8SAQv<0)9V% z*lNT3lK8G;VtVu7ZOgQo82z4I%BwWzB>Zjm$s!RWaUAiWZAyWKc=e2r@4G@EIo{iL zg0)Rwx8REVVpJQZG4r*v`TfT{g6-=cUDky)hxhJjeB7^9fCE8=jmD>t^bo9+J$&mn z|BTM+DLCy8x0Tgp;8kM=vbmcp+5ZO`lHUXFbM7o+|m%jX_}#2d%M zl@{szh)FjSSdHmfLe>S+q0sO7^KolwJ?UYb)OvONST##(B^x;wv@!?+EGIz@Xk9@@$5OZmMGzk;X38ZCrJQ95W^r<`1xBBLOd3fSarhLuF8?P zbUT#0*}{;*>1sDs3RZ8yw*y@Jp=s%I?99N;F{@d5wH1EUdcc91o(g>wib>CCBn^Jw z*#t~mUE^#x!O#X#nsN>ZZEYla$RWqm2X_^^sq*V}1SyxTVU=Ft235j5p=e;=%qx9# zDJzwg16Ci>T`9z!d9Dm765MYK-`VaItcL`M^_gx2){9&Sn}u!_IO%zTN(daRhX@Fr zIe{1m4VG#!=hj?5BDf2z>glmr2o}3#kv6ujVS+(mikn5GB<7?q^hZkbQT=KnP*zGTW zGywOZGzs^45Qxl?qYR+uWN(XYmI#Z@voG`v-8=e1_@^{oq0XYGa+WeX`f$oqSH%CZ zf0rx!jqcCGPMD@utO&qK_6PJY{tbe6F2P^j)veU74j3{+UyhLCB zf~wJQZWDT{Fm=8f%3{o+QYt4(DG?gD_cf?EQ^9-YcZ7GsPXZ-+H?e~|p^b(HFw#1>4m z4O3Ras29i%YG@AqT*Q_GrA!UZ=zHw88iP+;V8kVk*8!t3F*zcjbwsMz(8pijYV=p^ zOR=#`Op|4}1?!UU77iucXlC?YRqT4I3u$lW!(wxW1WYH)_T%7I9r&f}rX$IE@M9tw z)4CHS{+%)v0FG~zl!LFrigamkE{;iZi3XXJUXZl?i!L*7dC=)l7r!I#Y7VOYfLzkt zh}d@s=NgZ$C+%^#blsBinab%m9r8okr(1}Ct#bP)`xpu9Y^%5B+O@0XTN}-|Q>3;Y zpOKouA5Qb!y3X0oLE05I+v_K9&aKoPle1@!M24b+08i%jrpL2u@1u9P$qQ~~a??AL zH&+#wlhxv`vI5soD&%fdq7NV2j>8?qC8IA4J@@evA| zhV3sIgkiN@c*f#~wd{Gu2xTpK$_X%6tuL$N9}cT%CG}A`hhACmR1)mN3ofgJjVRs_ z5lR@(sXC)W8jOBERk*2%RZd}S>+`lKIvVp>5s;?OCRraZdn{L)+iYiGd15^_;AUyI zEzdXHUF^(9A4EiupKXsDvq znrbXoAKXh}b8Tp#G1qA__cmNOIcpd{l^NIe0tOHc23_urYp*F5HdmLHR=cs>3hg%9 zbjF<@Sy)-DPc1s5ZcH;Z5_+j#w>F+-@6&-bHe8QFr=VSJ4QB7(;dRz@gjGqIX#Jj< zX>3dbSzvR$Wg&79lcQ$49g)$tUX!u5ELv`bN#GSH9Gc1AA0K})j^gDVU&B2`japMf zZ!E8@=qT_c>MClmwx;eXs>!gmIJ41Qhz_%CyfVDLNL>!~Hn%-rj1;l4$qqfWIr`|e zw$vSRmC}wr*!R@H_AHdOH9I@9&|GQuc~!xwgUd>_goB?+Zp>CGcN2DG@2Yl(=_)i7 zHhfM9a!`t8qZR+&X)SE3`T>0p`kysukB^_KsT(Toq&MDL^QviB8mjJS6k^0zSX;9f zeL?m=x3Z!yUH&~cy%b5?;dSP(@Xab$di*T1|0-0Sxx??^%u5nXBaJJG`;w9(FcX{h>GwTuXNA*g>e_)dVxGo#je+>0_;p#egEK zLprO|qoYhTSevEVqH0Dy7E600=$hTlE~(?CD!WY^{bSXTBz^RM=>fd)fu9 zkDGeFp%5t6Zo=iWmO3MCC{zFa$BA)hO`<`Nxoj93Z+)XnxUy>)7P@{EZ7P5kcNA=2 zL!+_(tHUrZhE0^xtz@Aay0zff@svYN_Ia;M46StT>n`O1C8r5u?pA9&MM}g)tvoZ>3=JXMl_C!wFDqC%rr5Dm4%(L6%;qpzDHWG^ zwz+#(MueSB@|B0VJM-CTB13M8R7@N7{hUc9?%a&4f}U}?hQPSkKgh@Hixf-aCSF-n z4S6dxZ8WL(qD8qH$1iKn@_5Ck$|%>Be#~W|C<^?f&=qIySfeyaU(7A&b z+EyJlK0H2V!52pV2l&AqaEzQ#PMsm!+!!!gvC^CDm`g0L$*8U}B%Pr1pKe}wgO@V- zx$$%{v*#&(U*Y>U8QS?^Ul^>OA$m6i&e6Sf835Q==lmQuSBQ0o*TItrJ`-r(@Pm_r zGJLGwSZ^#(<_9IOIaITeIlj>^sAKr>vbSCQ*B!=y)Wd|#$T%TDWetDKD&M9s?3q3nMGl8{d#SN)3IUU%iDEcQ|qn8kL+;x}Ks58i&j~foM z7rPt%;&UVhzHI=>!-6jmT!~w)9>4 z0d|eJbbU6Mmn$)Hh&dt;PMaU!$&DxC+D8@bi_%iCr=Vxk!P!e&Rfp%oTKI&fhwV{Y z(CONAQvhf4iy_@P2pr?=o5yJP|^9x zEsP|rrEzsI16B+;rHX9zFT+!>8Zp!x4UAt2eb2wSth$r`xR@UdPnjReUl+G7hXVCS zIUMjE_WUJCMYOiY`*;KT_=vF{xIqF?;sa529hHxlCVyO;iembiVdC!vB^V9rb0B5@ zCH4w4&DhbpL`1waIZEj%fpzmaE zYolcBU~U5aDJEj-NWk(@_^=cbvUSs>Wo2O|pk-!YCSYV@XD8s~VAQ6UaMHIjHx#rn zwK67PfTkC8G&HtxBH-X;gr@&I*=L28iIEMOURd8w+}PaI%;|F+G`*6Ov9$^T$H$OQ z_aFKt#!Li%>6<7*e~6X*?~C}qvwyO3u>J?RlYbRB(M}w#TxLKFzIP9&kwX{jH{{+I z{}R?GVlW*sas(RKKP65YCZu+8H_qR+BB|}$$+2^JP{SN?YVUfoY<_8da;%hjCAGq8 z*nS^V6aC1kvqHxl&u-0IME+W3I~Pm4-%@hm9o}TxH5 z87+gea+copvY5SpF#ACd4``kgxBr?yZVyZ0oIJ32P+Z#fV^yF!%XzIxwSKtt$nn+PP`Mk^>+>iUA-^#Q+iBExR#1bdLpObdP;YMb9zJ4i_oC zW?lrAZ@X2DM{kE3M{kyRPZ9eiU9&vH_@<|a^dpe_Lyu4Xu%kkKskXQJ%yys1omHFq9`hW*5c9T&CP?^KU-hSFI9p%_$^R5;pP6U>&zPcD zayD@K46yGG&c=U5nvlMu@#m`k??cPn!O=|^zw4i4KJ7U;IHCV8|8@R<`uN+| z=eaqV{^8@Z?bGL{|Ig!R-$xttU$$)jIRD?{{+`EQwtvszV{WYfV)xH$h5qaMKH5L~ zSQt16SXmeewEwZy{MQ!vG4oIHBxw5Yw#qi|$|1{$e<@ZFPcIZ^ zCpns019tvi%f-zli1OQh06oSYcM#HP%HE$Cw6%b^ZGwoafSU@YatBmZ%&U^R@R|Ew zWe@nz$@#O-20&B7Im_{^vx|9;D;g~W0svi*g1%V>yD*Zgb#Fju zVcZ~qt*bHI5&5Dc&hT=eL=QUP)sZ4nk-YTElQ8`D#^wTfsMDL}73jMVrsMUM^k=3i zk^lJ{t3uXRoH2b2t!z9yJ^AdHory`_J9vr#cWnX0fPv9B{Q(1!>w$ukonL+~go!Vy zdI>pUu3yK8ZQlVJdD&oif{@eNhm(gQm{r0R6oEECBV)&$H^>*(el;rfSiDaG2KZt- z46>CfzoTr3s2|slb>+c5K;6#7v36{{86)-VHffyrwQwUJHm8;4jsa1 zAL%@RUgIPLp`ak;h<=Op@Hs`gTS~5XjN#R1KEepJ=@ll;{8V6#&V#(LnX-HS9Zub4 zxB+)qatm ziG=O<>*g_GFT#z@!ZO>V%e(ewX8nrk=^Jx#q0~1DPasp9JC~P0CY>key0m}ca;t*( z4kg~q6RhXG1X}h5ES}rd;QsQxUeYRj>{KwpVZSFMqd{ z$nH$!ZUIh>ia#gyNjy~6%A*kI5_(2LKCaR@Jw8!eT5rs6*b5)c$Vg^q`@JwXPgABt zr9!K&<-U|31Vgo-l9G&q?hbu0HZeMGKk0CJ#8x+)YA|KaYLTSaQv)j+B!uI-Fu3%Q z&f&myq4gCmTPTl>S8a!~+!3RS7_PCU zn3!!?#>eklXX$Ql&H#y!B*^Wcv-D**;JD@A9}lU_HAthW9b|0uZ>YgW?EzPp11Me6 z3j67uLST{1qub3Dvm$h+xDOsq^%Jzeqg-O1h7yR6SN(^1xr!HJ;OG3?6fDU@G35B_ z#xbkf#?jfGAuow?+HYDLi<_MXl(X!~nqTjPeZ3J_+}ISp}H@MrhOO zhg%sGsfUk!_!TY-g+9e~KuCgy{;)00j>*Z!X>d+JOq@WhG~2d@xKeyKG0l;(vUpqx z9%FkwBsMSTVol&@pRrA;%dLH;5TUN7c2dv|qBggPjl3PsV~0GJ&Ix=KERD&kK(c3f zbQ$&)WjBqsSBO27(7|G@VeRUCUythxV)ry0xFS*cNn`{oP^b^5L4zUb07Ksf95Bq> zl-^*(ny`IFn+H{EfBCY!CwUf;T*ON9fP!lb54Db#)UjkK?rCM5G(qhuH5UT0?bX;K zPtRi^`nYf>R&Qo2Y%NWdOMP7v{e&yGXWrRUplk^>-4j7CpQ~xN*bF>RB4AJ=p-;@w z*w|F5t<8Mk&jffa;S3Pc(B8Zb(cs!qV!r^$;9QGEUV?ospB@XaU@2&~wl-9by>ca% z%~y_0MTu<{Rp_k6FtV1ONViUT?9#Z$FFtYd;1VUqa0xSsVBnmiSebM=Qms5eu&^+- z2B~>uvev0M{%qi&7QZHq;S#@jrOC$Y96CX+^0~@~MpR@OS@-k)9<60Ao!nEaX#bM2 zMPv8Xq341`C=;`a+HS(hragOG$*hmGFDjw0w{&^!H=kr+o3Y;)8rw+X_}*=hx`aCr z#VMP^4u2@gbhMkpREl^5cse4X)u@hwv%3k&5xCb~hy&+uDd4PI#YuD7LT1);hBjWu z;fzQd%bl&))ld^bO_e7+{dy+qt_`*{kb_(ZFxBSrRKlf!;)s3(-xRS4EJn_GXoy&Z z#5g5$-6lCi6N|G8^?x%@h_fUVQp8XpBY_fUvJlBSI0`69)gwt3EMO4PeQkhNptbnM zYp9oLm>LTYyob5C!-~QCV+i5|CqUggktbSgkR@Mf8v__#q4r`v+I$YTj63Id-`PoF zPHt(sRxI6-;1@P4>INZtiNs^?o@pC=O14DkJU?BWp)*oMvU_BPZ$Dxz*Zlr8PiV^= zDhKM2PA3Ic`lAf|z$lIpIMLimHR@K*qN9)?+-Y|FeFGJih>$)~dc=$1W(70>s7j_6-@j$G?CtR?Tu+ppX|Zr^`!gs4?Vs8xTvK?yg=69ZFP z_DF#jLN+J!T6W_JSaQhx4Iy_&kWgS)t zmnxsLajqP0t9q7O1%1@xV%_E->(_!4kB|d3z`KC%NPgJ!EU)yMih-r>mGGUp8?{}& zD5D%(LV9_liE(j2#gS-$kp&g&TqV;4!!41Nv15;W<9FMo7wEDS4AnS)QUv5Wb<+8i zF-xv$0%;l_nL_ zKwciii)j&+Xi|~tluML#^>kU(nkg0aCPusCqLRkzG}g&+%*|R$h?Xh5<9bsK53qw3 zb(dHqn#bUd3d=&wWcwQ3RxmZVxj{Dt^@Y93#SULBsU4Pe5eP0CkTmsq z%c;OO_*A_Yzc=7y;BS<^nH=11^GJ1ijPX4^)ueKT`CO_6xf&Nw82*~DDwEi>hL_v! z9FI80(J%}j+HF7C-wA_ggFJU@Zcl#b!rbU{Vjj3)%ciryDBon@I_cX{i!fS9PF5S$ zzB3sNK3@{ib+vOKdSvv(aOecOjfl8;bblmk3Ts$eJ(ETlMcYq{Bs2W2YSv5kwZ2DM ziL5}MnHijr_RrVv;$Lr_9aDEUd8>bxyN!P*iD;Xz1jYvf*ZRiGa)b>|sz1gd(fcLkas!M;aGPutjo*^}7FHkwQJQy#lxb`@%q_Z}oxSgMi^8xko z)SZT4!ZC|Bt7GzDEts&QQp)Emf-VyE?k87T)64q}h2rm?ZQQBKu!2!Ex0{{hkI6l5 z3-ji_eTjR3ur(qgQhyIKHFpX zX=3NC?{BlZYn}GEInaLe&G#kjfVZB2`*-R) z4w@_w-^OAQ6{%QCmj|ETnX54eV5p@Vo0N|!*0-ZuJN^z^r?PUMB${@pISX$GftBH| ze7%M`KX2ATGL?tqc=Anf{s>om z-kd*5l_i=`@mkuEH=T6WIrnA7Kf z=!dbc9~oWC;%k=zN?s+y7f%heQFYAZ9-36Uin82v+7Ng~p#t?~+--7v=dR{FV%U{D5wL{yH4@H8PcVXjv$H%saH}Zf?K@@rTOZp>PQpn`nE!6 z%`&IB%vDmwH3Z=8lk=>2K2TM%*%|_r(cT{hnd?#X;b14;WZ=9^6J%|{qvPAAs{B8) z9zufyYC3Lx3^v+a&A-wEvYu~X!rq&?yIIJahkbc!xi8z2zT$I@rtQzkoxE9X=MdcU z2R85`SUToo_d`^u8`f~Je&JkV2}l?ntJT0kQ%hF2Ji9xRv$RiPD>vrRCgC9sQo%tJojp}zfcr);~td-k(`ck$WP}pwX=`C?(y`6ZJ(J#Cwdl-~~EJt}K zv~HZ=GUa~dFs7~!zqk?GnmfhVHd^AUc3K#GD&OZK>pQX+481omUO-gk_bn*<@Tiiv zfbwT8rfpDoXAH^?(f&4kt9h;9diJ*%XO=1o%LQ&5x-;xs)AO{&LGY3l%D!J~R|EZ> z_t&;&E{<~=re>~CZ%614QJ7K6f6k@i--jtTaTkM4@^YIgX3fUzCu=R^L_wcnPd1@N zqFFoUOj*s{c{lcFODqy;`J%E6HN0@R;sRp!H$NW7P=&a}q@9;3W^}I~MTN9ejhqU2 zED_o2&cvmvVDpy!8m-Wa%5=-YTF6`}lx@$r9bNIM-=T|isi3u|r`LV9vo)Rd&p@w} zOWce)%C<$|=0S+WUBAV+!&yyFws+m`ZHyw0nwuh@K_0iNG{Bb>UI=q{$)X#Fz=jN{ zAkq)F!`P@orD;xkAhrp?%`t;Ei>HI?K2B_Xsl?|y|G}^I z(UfMX3U$YJjvGP#`kH#!4^Q*XVZ@2XU+zm>T(=#wp3v7+_W1Gsoe zX~zv1)8|aYg4GLVogQbDZX%;)>Z&b@T1QO*p!~p1mqG6s z5PnO|RWI@Y4+IB0=gs6^kdfKb$w^(jzse?<=o>|jxL{hf=doW|fO=z;c}ddk?)lo~ z@g`=`9@oKlsk417_tlkuNTOJ%k|*OujT7H$^qY)9<$#Hl)NDqis5co7jaraST#|J_ zK@jF0`rw!a&QwH&V(lnhR=urg>m-LN1!wvmstRU9hF0u0^syiuUnS-WANl3gkZITN z^-CDI1o%=kbi7v@DJ~-|j@R`dVmXz>nnx5*OCO2tF2Hl@swM4>=5Ob1E7`nR3s#5% zB*G{mLpIC?5011WbySi8JU8ksX`J@&b|fvg^S>dYm44`jD9B`YN5JHATc^{kL^Q%Z zb|2Cb18CFuSnk^2R-(3w%IHvLSoEkGsw!%?>ig%@OvR+1VLbHTQ*gBhN2)M%o+fTf zX8|@>&-J^}-MfV#& z+^;^DfBPIb#&1Q4SK$wmT_D3Q{>^WAv0h=|>YI_LeREL;`70Ba)h(KYG2(cV~8HNdikDf&O z7}$UAhXh6h>M1ZH;ApAn)@zNW;&kC<5WW?EAwhqys99_f2Ij;=A~MeH!tCW27h;#* zkwTkZU!GbjMbtoWg*`i# z2TE@NYQneU7vQCc44!JB5Nh!kK%K(L-S4Y|P0Cel2LFzrrH^qQ@(7{%fCP{OD6b7)vun(SP_weF%t$ z*o=6p_jfw}T@sKNFxC=9BpAiKR1xwLZuhioi^h@kb_vEDn|Or5J+A+fjSWLN2yZm3Ype+OFqA)5Jfx zV7MR+woI-jf6z*EUVa}d7DDQ=h`M{4ncOI~iG#!Ys*-3Q?_#Y8QL|B0x%rNuPN80` z3e^!w@30-Fix~2pqEgyE?Y5&Ht`hq8IiV)_+)ORTCV`a}fnCj3R>OaIS&O$8Ovm-X zTJgm>#?bC5?DE)4LM{uT7znU1*NN3ZjP>>)y@}mFPoi+QGqH(Jy;1TkU^YTfwDc^Q zr*O}(yB$q0M7^KYX|Si_^Jdu~iMdlW&&I!S$G?@4p2sRiyX}oZv8Qb6WpGU$6#hw0 znPIqbnVIv%PBV$^kCZP}YwSBO7HhJJr~xK6Wl$acf-=pMsm{vlFpe_JhW^e!N$dir zfG|-W^DB`SRL`(Z>oq`0nVqM=hn#pCp0_mZE`pE~@W*HpDn*f5nGl1p46*2tH@$db|`&yYJ z;Q^SVqw+~}-sw%_-&>vG-<2&%--xwMVA~?F@-;c?YUWRTZ-umXf-awl--la(2 zbu2mG(VI8iM@DnpsRG^)%TxHhM@HYdkN2k4%L#4slT4k9TkBF!1xobRN+e|)vavW( z`HSRpK$cg!A8aeqUa;-D;O}!Z5?(G-(5~qlzF)onjz?H_)>Dz>(|zHo^mvOtNGr&7 z$H9i5)7;E^zg;JJUuk%3x5u#*fqNVOdi`LUEq?W_;@)l|v$d~+(`&Bka+cxfP-)Sv z`dIH_^DJO>$}bL-8@{^NFCKK;PZd6s)9%do3To3GEu%-9%r4_7whkGkFjVBxD&+E@ z*$uzb5MTDJZ|ynwF6zV(U@md>yhPG9WO?KUWU{`YGtA%K9&gcj?!5Q=bluaA-VtA| z#nL^#3sN+DK%E0lmV!qXP|KTBf_={YTNF4ycW4%IY01{Wp@rnf6{Et z2pGEadb>M~aIeSJ9kd;4@{8BB894xWDUtF!%tmLVj`t<;U=7wBYVk?F8lYzhKYF=U z`{I}9jG7*1;=3Q1mRC+Cwxde8rJ-ad)@JS%Kdhs|3x+xj|3-JJ{8AjGG~^uC5j!|IO*Oi!O$>d*z!b=A+RTcD?Cbq*pS5qvk6O`_@~gAIF-t#eY>HRv8SNmY%|r;Jjz17 z4(d?TpySGLNwa~omb)d6b9v`aN7$VeZ$Otf_sA3lfDc{f}Uz9vCi=_0$XsP87^pxHy4#;b#@xHYuob?Y<)e zQC-%rHYgAUhxaDb9aWEgB}EVREGC_%B*4vk2Q7LQT>Vd+#pe_DPtJm!la1}aU?8@C zw*F5l^z{GBHhmcWC$@?0lOyOGi{soCIC}!6r^1^DQcQu`b}gQ< znL|#c^t*KShn4LwF8W04zLrihL{v5n_OYzDL)iOS+7hQh&mKSW<#*v}pbrq+zSg zv+Nj(?$;09V6w48$|YU>N+Uqfv*evBC(|=^Ipq?6pEv0@@f)s{gbY z|ISPOugmWL0sZ_>tM5OuKTMqe&i;I`G=FnFpWMqQ&+-?8^HKh9xu6do=Y!3G{ ztNCPg{$_SQ%YU;ppT0T%Y4=y#$JqbC$9x9dzwoU-I?+sq{_R5*2BAS%VtQOC^G{<@kg%K|1!X>;C=he(k(1 z;2^VOLC5p-^IykASODk>w*(p{5e*WTN5Sj6{p6?|l2A4|SUD~?#G@^Xw=ryYIX+O%f1uw=J5<2 z+pD`$bB0v#7j>(_r?d4#)u$@MHQ4#8A+8Pd)6;hI zy}1H4e8T?fCjM*;uk_t$B!?rOmJUE}UDt8Er%sOt451ZnFVOpN7Y)tNJ+3|nss_=r zS?t=#C9=AKbi+FCOuD9_<7+vni=H2OtL-oT=Ch_KXs9WHQl=B(iR0PKt~!sT*Te7V z{Bv;qvfDp{`U_XdUl)-+@{b`gxrkQEtQPGVzQ1&F!q9dEp!)Bs?mC7730L~!%t#uL z$W{{cArAKkKUU+cbV{!G-|;zsn*Bnc6GiopMG!5VlDzDc)FA-0A6~5d`ntQi%ZTWL z%_$&i#POS;LUYSp4W6-(P)R4c$r+t^z-n+s#?2f2yaSeEs?N>8M{b@`j=?s;dsood zXK5Gq`&J#E=|ibdZg%+-@-#6A4DZr6mpIF6_SYY1K9>;FQQm>|$#LXJ@?v!4?2-2m zu!k7s*^yCwbW-Rn4JRi1NWqvL;MDBIYZ($KIz#H~-E^H4fHz2f7gokzC$^YFy7`er zq=Xwellet;wv@x+KQ)f#i)ycnVpcZ*TiDxiE&4k$LqIZJiowrnDwuY8U+y<{2O+iA zMrAAYwRVfW@Z!N>sgwo!vNCNACGCbnhZ^}Bvn~I}l*GvlZqvK589NF4>3aW{_SLE1 zdfmo#sWM9+*~d!eN|kXUo>lwF^E$YO_b-#v%}TjYDro7p%e2>&2Sn!b((g#{_Yxj9 zuY?;KP*B3j9$om-Vq(l7nt3S+OcuaXg`kx%hQOG+d}(4szFZEY{}g&bGSi;+-^2bX zM3m!|lT2S^OqZh)sRjj61DTb?quI%&URU7R+=_efB?R_~G>NWB-t(Bz1qBZ9Xn!G$Ol#kuPtmNYE445VSiSGVedr2sC3ke{Jc>oAj*{gDiz6?M{U!f6pSv?m$2y z)S@6ub7|RAYaQs+u)&mUigdL_*jk^jvcQyeaCfeeXLazhW#OzxDzdC=XC!oFdRDS! zV6ker*wc^OzTzlrRYS=6zDJx;t!e_9h}|+;ou*RDFT=ZjzYX+=My-n{#Ke^KN8Y*Z zY9rbP9eFcux*>>C(9A{xT3HP-e?2Zg>Vv3;TvfAGoF{*x zEsGo_*V9VG-@zBDGHJ<7qU!Rl>LjK6OH&>z+M#xW(bc#GI! zd-pl?Sf~a!B_nyDgk>Jujb1l(B&6{#o0ipxKec@C3(4dnQZO-P^J+I$=r%RGrDhg6 zqIR7+Tk9ly5{?r>e;V0qC}w=Tt5YU!DpA2s0io2jO$3qQZmf5bmz1WFVI#yE1gDWW zN!oxyay>%|!@Gg}2R1CvhL4h^;g@B?l5k5oL%@~RQrW&l1FQ*QhB#uzENWWXaJrB! znPY;Kxp%vUr=X*DYa0H1@E=vU4{=IpL4W2dDP;A)Aa^wSIq)k#_`I{d@&DD_m%vlm zZT~mRluDHONRj!>&M{`r5JF@obEeEwhJ?&zo=HMNL_%gt=0b)HrOai>JoA5^gD&d5 z_rCY{yT8xB*Llx**0Z0z_IItd*Is)+dvJI%c9)j_!toiM$ubef)6e{g?XqETe2mZYVPdj<(&3rg1Tl2Tw!uhI4A5w|HQyy;=6AWu%Rw*oELew)D%W8Wlh-9(ssZgStWf~H}{b`y&Xw` z|BMd9iC)Szl8}?Co;_z&JxQ+_UYt*Au75(W$Xv~;=O9Y(JmM?mnQONX*wIy$T1a}Z z9W+t%aJb<3KD)GfcyTEH^tE)N*iH3-P=AU0*V7amd_z5J>AZR-D8v1wVb6S6xMXD; zAL%yPRZg0bq86wbyBOiU1CBp0)AmN=InVab@ctaWOHabze6L`(AL`YZ_HfqmrzUM& z?Y)s1Z7JH!rhCtLFEt$IAQ|Qp=V5r7aPzD@%az3rUZd0@=|X0bm(o4n^D`Dy8^`3! z&p?Q&@k0HCzCH6fbNWHU+M$IQ{TD)xMHf%M5Xl@GLP%LR3MSlWWJzOyn>^>E5>k+g z@=!lyV4@e%e$zlmA^P0xxtEuVk-R@55^|Xrrr4hKkZY8yINj(bX&~XBZn%f%w){rW zKmc*RkDVq=nv0$Hu|_h9Lqn%q=-o@14->+gAFGufC-=}?QM8M3KT`AgEBPbCsS5%p z(PP)&=;fxHasca|AlwrM`7(VFRa?f6Lir1s44uR#ecINCN4#g0dvEs=D;Mc}Aiip@ zeS|CQb>+CXwK-9vtvxDn^G=V&qNbbuL_m7D^>D%ajqmx@R1MZ?E=$YtOa=F!l=n@% zGIP)#$rfM3Fa`J*x(+5%(VnhBe)>ci+U;q0Een0C$u6t!hb0fC2p5bhe}UTh-WBOM z`gbR8oxr|}b}GrKA-t{`HE{I)*^O^rUmSsrqiJWV4s!Mmd(mk6T#KXR90b?wu=!9j_+3wO0<6c6X=Spq|oi7m?33%gq{z9khwJ63+CwghilR6L1 ze$zCX6*@}e?jTr9FUoYb7P_<^b1A4VONm zTsQ=ZI>#)997kz*s+Z-&Wf>v~=Z!q>Fy8Nbjvp=5X6S(OqV!&pbn)OE8wiN2i8O3d z$oFME`0T*=0k(s+^1_-y?R|`z!w2q%o5UR?LqK>LE;a_wE7J5=hAewzoF5vRVUCrH ztCwi-#iU*KOw@?blB;TtAciWTFz9~4PF4LCihud4Pz73g0JzJAwoI|UN2KAVhZKV>%AoL#bB z^L5y0-J|sxTZKy(?XB^3lE?Gj zh<)>jK1XDbFPU0+)k&jc)U1bKsO?_LOStGNmQL<<>N8Y?@9b<<2VO*T zG*|h}&8i-8w>)RAasAKhk`HXYgj>&wxrKL3&Xnlt8h&&i(Pt?VkNWm8>MFmGG$lHW zb#P&Xwn6`Dk#_Ttb&vHYbw@H*C3Pid=-GuKAvKPNz49WuBNwe@M-m$JwHj#}^sksJ zOv+7`sZTyvH>xsUhx=aUNY+nVIlO^}o&1pJq!w$`VV#+FRnNNiXtBh3zpvd9tsGuY zP1%%2JSXI=lhTVCO%eFbF^7zQRNm0b_T-@H%Vo`e7<6aAbFPbC@mzdlpUqpotmidM z++SSgNwQBY1VCfUuOVE9U8Cl;at^&RD6VRqC23ZHlwK^ou&%;Q;gP}H5aIaLOw;SN z9!)nn9)1X`r&N55>9^S-Bdb(zYAo^NYI9hUBB{%xYmKe3SlQ4k7(D!gbcd{u=Rh}8 zP9nYfZyXPy@1pZ?RV5RWqdX+4uQ_UTsftfRr+y(MX+ge&VVO{H8VMP)uT}NJVl66X zLLw6crsXZv18-S{+Qiy4c}Jw8h_7b7_*B$9o|ovt=6J7obMo2R2%%AjEbm5!&~V|p zGO|x}!ijJd=>%~-O~zrFp@>ajVA2z4ITstSomb#gx0~r);)rf5l5qbnRN6FU}rgmx|{j<@ko* z{=f%sm@r#y;#jGuML{0zgZCzjg}lU%39kpf?YNXn9?DoOfi%+gCn4g;Ox+{pFKok` z=f5;3=zhqVf1z@K-@zR{K3_S+e?tm3yb6(CEfFu~6K|2nsI_9q__cvUr)Gf@3*%-g z{rNGY_xSjIRv!fhxn~V^ErgH+t!O8b#N2@_J^BcoPj!64*JYuNf8-8y@ZN$=0b%Ki zM2CHqhb;V?ae$eYmA*oEqB+6*VvB*7!TYPeQSmV>0=3@mx5B2rI1EgS^F$nXRTdl{ zZJ7#4n7o$Y=!ElJ{BQyi*t(n7JhUDLK9gh3>J zRJK-QRn*VmZ;yx@H0jVet$&=-a-0}U-wcsqGk`_H!A};`3s% zK&f?qTKa4-&w|%8;rxfAzW$A;?_5yRfB(w4mqR>u^jo*+*;ri*QfuVI%^j~d%8CFrmoqh zik+O3w4|g!@ChqhP4oL{GOpsDP7OuzkGncHf8M5Ywj4mL9|RIa@er-^zB|_ zV0KVW2hnwdTGU}f?}Db=y+nA8x5FuJQv6)DP`Kn_dS;Bw&mKc;n);NkEtPa^!-FD9 z9`V!QvY~U8Y-3o3^k&G4mrujaXIOMV&!Kp!Crk;q!ex?F9L1eje$>^lNbdhVMgg~jb)4fp`c^3-HDjHtXcx))A zvxI?&s`>-9cMP-d8Cney-d(*?(Tk2hN}OZ zSFfHs!C_Bg=!>rd_&L608V@1Zrx!$3-&IRFnHL$vY!*s&>B*61w5QvxxX_-Zl@D!y zWY-;E>ss9095ae-ny*$B=vu2-ZYf;;T1fYNruq?G%v!~9*Gu!&Sb?|&;Z~A~Gn7B8 zVXA!sNf~e}1udDY*Y9B8$Piuk8b?J>E*x?s?pRp#NjbTM9Vd6V(mxLuQZe zW|Gxga^?mc%U9}SyrtsE^&z+*0bK=Sn4=Pe3Z)5D@;u-3FI+xl0l+OdwyTv87DAa9hK^ z%AL7k)-pK;oBa!uyJ3AYkYuX6SR^tRjMkvuX|S(&Oc2hl?%7t+P}H zZVITDt*}!k+m6fLCh@ei(C`p^ms`X3xXhY8SU7L4=4mTOSYN7`j?b&k{-HGcl0n|y zuGMF1*Z6z&(xH96-k&lT9kB8D@&|8pi`bqpxp1u|Dld`oseE0!Jg43fLMG#H{y$NO{BBdy}Cbd%Z(0c#G6r2+;M39q@|pQT%$&zqgfV^MY8 zywBiy(fY~Jaf)WCnL6p*hvR2h=EQi5XAP-F5CO2nA;R7y3WT4Z1DDo|T1g^R8GZEo zTW5sZEa{hIhZgV0ij>QuvacydFB5b{ocgSNhcse@RXJ`by5>Bb_9cr|^6d}U&UA?s zO+uss)MkYJmCZ@y*`xUNLV|BakFsbmJ05Zv4ICjTr&tm;(rz&+H&!3MdFwn=e{TF# z0I%EY=Y|_B!!3NRZS0X2Ma!$Lb^77{KQdU!E4x>?%Ip&*=s4F}X0pG`U+%DS6Isbz zTxIVm_KQ8sjmPpt>lHrh5uL-S!|P%WJsmtGN9k^T5JTgxcc7aY zdD30?!g+g<;qsgoIfzJ!(WVxs=t4yD!8g-{j~X$EGy^pQF#gxZ_nH7i%HZb zEuEW+g|aD~vA{0)x1DXi+g(e`qs$teR%YD;aPk>--{9q_v4e#xa z!+3l-?+#DUp5%4EJBB5RTd07M^bX!F#OuD~dh~7ih4!za-G+1%ZG(5^Nurpu6lgJ$ zvE8jS&GP;JVM+p`H3u1;5of1u;c7M4r;eU_UDcI)CqP+lLy>fR5L=9`HScy*8+cZ# zEQu!**wKrsLVD2ghTOY4`314k_G6PdD;V{XI+@xsq3DuBl(I^HRnE3-m5Xan>n6|hQ+p1$OVqt5KVg6 zmLFYVhunDd@sQuK%K0Z6VT~W8bb+8dmQ*KPADUf$JVIHQRc-ctXCQCITEJ?TwQC}A zTr2s-!pF0hN$#y58DQn4Aib3-mQOD=RQI(6U4X_zvV15mU7#k+XgwF;RQ_O*YndXH z&h8O&d7WG2=A%S1y${TrDgwf51_JkpU9t8N49_zH)1Z2oDMQv%{1=wUIi3%#Tcy!& z@^8Y*RV%7o+2R&527^c$(e*_7nPksI4(<>cI6e3og%0ow?hMR*@T9 zP-S|VnIA`)HU@QW?iH1mRE~k@1%F{p@@qO4s7k6gwf?OVWxHyT^|?3KNafMb+|;R; z33sxG7X&hWVP95;UcaVW8&79-%AR&e@Q7AgWLR9_{h2Io@c9tc&ww z6pB*7a#=&+kfuiRsO^mjyH^q~WAj?FYZ)&bxO1TKU`5qhi zF?Ys$FpL9rWR5*qOojY)w`1dSe&2GItB#BK>L~3;lNIBFPX0}Q5}CCtE3!-dFHZUE z+oUc_aP+IQt?Ris=Pb=J(Mh^R3Jfzu2F2^R$$WW`dCHF^-6x;q$Wb-(`FhP?`Mnw{CDn`y9+1d%5~X3=_WoupNFsA~3MlB2a&p%=?q| z*~%xSg8pe8x5wY7xRtHWGN}Bh=P>E9HJh5ObhWe{S;4j!ifR;eRJE->zZ?Exbu_Q- z(Mo=_{bb)fD$5{JsdScgUAU6Em+gV5(_pu=S)1im-tU1$Pr0nFWXnbCLvJ8ev%GXn z?GPEdJ#X2vg7TrB#-zU2bA;1r8tou<7{mLzc3p<|>3QaQlIl)$)%VaV=mt4o50+rg z`$%3V=~Z?u=g3e2&r@W)UDWKY!S_E(O|CcFe!iaAc!z9WvUdSH9`<~-*J*>?BEAF< zo$k$dZ{;lsSye2h*{frBRg$unT2@F&L1qSSdfl-MA+CGIban%+ickIlvn6~X(+ zqg{45m8W9jz`euGJpFulC6n$W)IXyRPg+;RpXmDGu5scl1~8x_EJR6|5&P z76=|+IR43SG-+K z!q}T8(KdK!9{g;*^sxWfD>q;E25IhxK7~dQWF6I&28r4O1CHW$vp*ipRW_=QEj{ma zEs%05JhqXs`H8E`yTzV@Gd!T@T-zv~dDw%eD!#8jA64*Vx_d5ARhGQrR$jbJM#uMslgXcIqp-<> zW-SypX6Hl0C%(zqs>Ww3Wr-3Vuv0Q)pL6d#e2gS+vBH@a^Y!is?@!Ep?$l#*l!9QX zBf>WCL28mS{LbP5+qVtx;M~!zU3iEbs`T=W)AQ@0#@Y(pY=uwl%XC6+7`ny;Cy~bc z2|l*)KqNPR9N{;L6M}v%`*AraPT{(p_H#Wfo0pi_InwdF7Vw1N;FjiU^{HjIC+mxx z=6ZPFc}MOWYlts?_C_!GJR`UNEcu*Ni6Toyg)+ZB#0(vcY0lI!!`7Hep}ob(38SvZ zF*dxhs>t_s%3(Bf=U;e89AgUUaxb|1=~$ZC&k*7T1&4BCNi(SLspudRNmsq;B+X;o zE_nuD6@nl$gJgno%dQuEUcrwu$lDXiR4HOwP%9Pj!pX^z)txd`U%4IGEfN>&Og!>i z`{E4e9<5!a`@XE)LI*#I$4th1LCUNy7o&lGb@k!moP@kY6%UJ(pIl zGb2;B(Ff`Ev(6vjcru&o@w0Bpv?`UC>$F~xu*cK+z{=0LIB@;o-)PLsZU~C1Ce&ZG zm^l|c$ZTBBWlP)MX8d_1vC2hNsTxaxSJTKCq>ssdH>r0ckDA@Y_C&{MO;mKUU|x+8 z-?*0(k;16G^hoK?!m|sl?_+8NQn-V9L@ets$zacyj(Ck+`W}B~)rzxG){Vexh<)tD zY@3a&+}e|~QR|xLBuC;MrXtx|A~jD)yDNm8t0PKk4Z#F=Uwh0@d*yP!qcCam%Fw~| z7~`d9FQwr`{Mc@f`;#4saGJ;r@(#x*8p-4qG}c$8pGnh|aK9f_Yy7B4%~BpIP)#fT z$%Z~s`MB37vE-Pp)RkJrxsTSf)ORNy*PXik2#KN2)U=TB`Q&8tk@WF+rlG5%V9HmI z&U2Eqp)Vd~QEYPiw$$Q3v+0(&w=p}-<+>gzTei^I0~|-9@72z#tA&~~cbpTr@WNcP zI;DZbYn^lRAi84aOZ7!Of|Rp~EL03`_?rfEy(F%;t7&A~M+YRO-@62U|KU|Nm3iP+ zY}?pny1pcXK3Xc4P`j2-27zkPH(7Ju+fpwg6t$2uZoFe24AY_EOPiJ}qGhbb$>XH;gBSF<=x>sShzdAXYBONCJVeFZZrO}! zF!Xv8uQdvAlu<<-6MY zWiPDXUGH3A`mo4@u=6&SyFMV<5~+LRP$mH%L`Eh;S#FUtU!(b?h+W@-^5V~_r_1NqZ=J==S zT1xaE+12W)&t-X?LsqAp40mOt@pRM<<_`^$6o}+M;w+h1yPV%?Ib~*~fyTEsV+?&~ zj(prZQcKqulXk?E@muBLvFZM0>jM9DYeN~D66)rakdTTfIbSb|L^DyiVgMVvUqp1A zuwvaUd9DN%KvSV$KvrOH#c^@If_lEt7v&)x@wG4+PM2(qU2PMYlBU+<;O2f2*%Ld&2x)zPx`bO``F_Ro(CTnJpQ*dAZg% z0@)M|XuM@;Bg!x~FFJ?}WnW|u4b7>&Q?$xG**^NJs!C`@5b|Ble_qIZgqd05mYp>O zp@E+>PHWtpbz6?|b$rp+jqW8@BVK`lT{Q-i5gM5!C3nBGb0(MGs5Q-#_>xH-FkS-o+5Bk@j25c zWwcSEvZD2ZwKgqxS8H@I*xYr0t!rPX6LigoKR;x$=1+_TcC;uo*$A~PQsznTW%7LM zbiewsbuk6uz~Y#?5ynpaBu zI>35P<2`(ZYl?{8Y=q}Ww=^NY&Y|@30{-uT2~wNv6I~R>2gO_jB!`B>=@#0Kq%aLme}~#j-)l(`+ZSnqT)dQ@g5RLsnQ!?ZO0(##8py!`aq|4%F{wo&;Y6NitT7Ag#E_Ien;6t>z~JNL7QCYvQyePhMHnf*fB zJ41fWqi_z5d12^b?|zlxf<}u^L*w)6=z{1~>HO>SB`a#*Ig!_6(q0z5X6ZY{*P@j! zU|#qpr~P*F*QU(7nIwVs=R#{9dgp4>2WQ4$#?syfq-%&6HQtq$s1U1 zGDt=(fl9^UK#e4PVWdV5X|&op6@K z`e(Lzh2;jDc1&EW|MWz9(fs=R)P%}}zIYfvIZeO}&Gd%GVZPYcc+18#ZObYt2&v_i z>7~@H__dIw%Wiid++CzotSy{HC(X#qPfL6h!}DKyT^1BF#7D)WP`LK2`EJ7V`lXJp zZzAG`TA9}FoWq=^WjW0aOD5cSr{Q`^62``LnfPb?uCeLr+5C|BdCm1Ug!0FD;0e>O z0~(9*ElD;EJi*_^(Yw=YM$XM zT|YccV-xh&H|TD2Ge0#OrN8<3r*4GL$Jfb+TTTp~%gst-5X5=}^sgqnylwBn`?emB zX={k!NWA<8KeaI0$D;2pLqnHKd_2riByJ(7IjajF?=$5Ci{Q>SGP(-inq$TO2!qdL zQ&exBTk=!-f2|5un+}>No#CgC#cK=own&fn$0srD~A_3yXDX1@V*FB|g_}8Yjp|ZV7CaGY1wzrmjhH$*e#QP8ZJ^v7-u!q{ z99C3FsKk)T6m=jQKDsN7)%-&>b z7NISOjYtklgmtS$6!E8wh=mDlde{Z{3Q+6gvIYB?9xWVU>Btm?xB!dZor@o*Yc%NmqO` zRyKb$t(7mKUsBTi^_l1)<1emk@5WeK@35shGh{yrZC2zEO=s-#;d|BkLc#h+YU`;K z=brTOd5DH!j228kWhQf#`AL+bLeazbZfR9*4RRK2<(J-`!9(aH1ZA5}=rcBU`6Ly=tDe z8q6)rY)rd$dgO6fxn+u$z^hu_l;KvX_u^dP6|PqJ+;KW_@oU+h^*Y1pV{*;XzVMNs zn}vzI*{=1Kjk7Q)f23yIfYs34VqoIy35pS}Qql}LJodDe$6CROlwQ_rN6!o@SSM}7 z`3^LdXp=D;k5{fh;$=N%ay_5xkiO#jcD%v&TXN_Nh+~ZUU_oK*kw>B9l|LYwY&O-5 z-vn>)7`vl$Dak{1P!tB%0JM zU-`Tg{4hFqyu+Pf9sW7*1xpT>>KPps8e(#qk@J6_QlEG1Yx`2B(s$b%@0dp(L-SDlJ7_Ap5tlBA3iIQ8-?PVAJDnid?U}W z@9K|9)pyU$*oi#V?!J6g0AE#opAQUm)%xC0&bU29Ef0Tj@Rf&|-oW_P@oP%S8u@JJ zjD+CR-h9MdsGLX+;-eAlLx)pUPu?O|z~ZYMIH!LF@p78Ip~aF0Dr zpHZC(Bh`iHM=wO(AWerf^5Z@2KR(X$vE*4!&W4YHslJPR+e}hlMz}btT}cFc=&IhyGd?#`W)RbS?Df zWnn@Vrg}Sz!v12nYhYh(2n-74+Pf(1-&_&~KKK`F!oamNdsfqM{l4Ed5(E8LYr@)^ zg1Vt+j`q7GR5gs<3|nG4^5jx05z%S?ji=IdkPF_v$P2;vgrCd!7YnmK9v$`UbzV08 zw7ihR6Hpzpd0fGM&Yzn^mu}7M_5J3I&~hT()WGle%_U@K`ZRj54Z2g)mTGJB(1f(t z%`=J9eP;M1^K-4TOq&-Q%I|-^uT%0gO{+)u4*%zo_YEZm1>B~(w=^3fiFIBpuoGZR$8 z(V26bn&)jA4S8>o`DXsgpDM!N+=lv}8~z{HqoMY$M+5g&MgeQYz;$D|y_Lb=;QrLW z_s+UB+}_RG>2|GG+uF++ShohQGXvM0?c{@d7TB+Pd(Y}$`%{DK-N1X`dNm+#0&x8r zjKGop!J8SE}bYNb%^xMz;z77uOVfL(p z!`0KhHTU;@qPhO%KG6sm61sbv=n17B3u&y$#J&}tV2k5vD$kyCXh@>opFFDhZpG;n($9h` zZN?zt-(=Ufom?b^48tzYKZ}xn=x+O$+PL8iJMB`&pW zoLe+*Q{hV)PKHf(vXlle!JWdGW?-}*JdG6tpO3lu_BM$>O50?b(cynA=9r^3Ldxn0 zM26K`ay+koE}ye#Lnq2>irOrEuM+Yk?R{wy>k=Y4evPJkn%2$|T0_^?)o{Kx`>VI* zW}9*NbOloyMt?5i6VOs728tvvUy+hjQ9gZ8*xar!c=8f2ZA+JPZd@`Y)!@WBA-8U1 zJN^J=n~G(NE&W`OZ|(6W)p0A6Dmk^xl=|DxZa0&D5OMM7$5%L>GZq${&^H+<#$a0P zg|4_1XgXZl`&d3pO5xM1v+DXQHXNsiBsDFP9=+_AS7GgwC)VkY@nNnheyfiODsdJ$ zc!=8ViF-tp;y^bc9_y)8Cghox6>p;+#cO8y))6h@4E8yvJ6y%^FT&8N(&ar@kA@`6 zC3L=xYHt_S%MKESGJikEoml%_?Tt|h^i>MF5*KXcCsvnktz-iUcH*Yk4RF_JW z-Mmf9qrgLK%7VnaZl@hxftGzDUz;6`_=0yO)>RPiXleWBg><(E=FA>+W4;T#G!wpz zE~aU+jxK4`ahpqNbrl+?d8)Ykh?nMG{9Jl6;Q8`Tji#zmE_1gY?7sMFKC{T$~MsC_X7T+LX^M^FO*!l6AOPE#_1X1EixT!5fn(p-}HV<~nWqm4cj(@^!6M19`DL zGsaFgzXfSR9Px_aa8gm7BKmDeUOIJbbi6JzUwo|Y^QNEBSk>oB(*8~7{0$Icb*VK9 z5|@H%5_$@1n;tw!ldp4${d7w|r*8&o$#`d5Ju}yHp9zjtnp=CJT+i3Lw+sp zPRTk-Cf@p9--rB=6}%-G4hdHy1D~nrh1ylC5<89`RkZ2TYZI%>q3mQ$Lbbg>8K|Y! z#Bd%&H3Z?8=yCF#V`Z%ftS2TK_A@qa%nYl)8mL01^YdHoCnF`(4-HB!Hk3zu4yxt+ z$Oy_9j!Gfm9*Gi7lJ|Xg|Gi0Lj^y=ISwyZ9s)`e+HkRmOUy>IMuZU^T<~+7NFcF_m zuZ@S4O#JOoCJ_-C-g&a)$r-f=Uz<8y;y=K-N@zpgQ;BeB9YA^xoRC zHuYH6H`5RaR3niEBO&YIGmo(`PtNFD!g)9IqO30?E?Y+_02}W!O;=*7G3Tz*%aFmO zDa^cyRF9ZfnTR=2zl)yZ4U!K?;6aK74JR?%crEBy8t8|SQPkb#^}TYPdO!ErJxUU1x?l}>e;U!0_juEjI4Ym(q6I`B4d^8`ZjFoI9{RdD?LccpX>wjT z)UP#hwA_pJq?5>^hkf94VTBtMiXqdK+AJS5L+87@?w=DQ47q&Osct}|?^%OZbX>$&x;O5l64+0slJLX!G_l5gDsCTO+J0xn0A-altTIEq0Vcu zvk$pms2&>lY#lWI=6NK+vj+___+lT`LQ1={YTLEAPYSD#p`z_2?7n~HIB`(J+k0ZU zl1H|?W5{UyI*d?ksg}Nna#E41TO~TJ(4TmeHr4W+efy7lKO*a>zd6M8s-MXFS!{71 z?;-)+Lgmu)nSK-X2}2?IhC*XEvFW z;GZI!osA!0TwMRy_<`%+-S|OdE5et(t#7X2Xm-=W^p9~pj0+2#VgrK%Aw32T97Tct ztFRu8MeI4n2DRrD8#r*N&7XF9;QDQ+2Ouc=b!^D?P7iQ6{9i@&4=c^9Atyzq?!2XK z6ZVW3mWfEIzkY$PRmpPo;JJ+#|* zss69kO3J@_o_TcAmiX9xhxaPWvZ$oSk7cNqS2}&-gA_|Dd{y*6X0D0y+{;s@RB7>f z%;HD+tSz1V%JADBAJ-4cZ(%B_dX}bEc05-VDSu=Wk9uLzb$KHMW0q1&n|z;_MTTtg z{F==k|4H+IbC-obsrrwREO6G)_Ms{WGz#p+LI1GR0nWnqMtHyNbO2b*FD;6}AY5P& z4x9o41d!XmfUpw;0nm^TH15~#ql_@%t_a&_$AE{!Kydj1Ja5R}yrr*e1MV(i1w%rB zKQIsAHx>f?ZT*HLA;91EZ!849Lq{MXz~2@f0ff>!bR=YliiO~4U`aSd9c;uEY;tG9<7|#jiUk z2#${9DraS(tDtYA#wjNv#;K_9V8bb4remlty!9oq^(CaSTUPsf^m0IYPB|Sb@H8pZ zmW<`~tu1V=boH%)Go)}uxT>#btOK4>1zw`CC=NIm3WbHDP%sz<2Eia<92hhV37nAy zhhq>Z4NgIGa|;`5H3Hyd7ytnTi97iP0`whlS2*!OkT?_&ByJxJ2oh%!5G1Yu5F}2n zK+gpC0BS22)K)I2tz1xBxd0ssaVrbk+kn&+0KMv%Ti*tu=sI!=D*%UN*%|BV%Zmfs z;6rSH1BCebIfVi10FYWkaG3#$`*j)?z-rrqaOVvDH^lOvl@uqLT_uJ6Uuf_@D=Ogk z0S)gi>;Bf|{~xi!_RAIi|F2wu-t%6$!v8Pix>Ji$TQ&7RuWI`xjrjjp(un<%M*N>j zddnH2ww&RAEO5krfdfwZmvz(HvcAW8#F3wKZ&&|={p+}&E>Zg2a= zttX+JipDmk`n+PIVq#Dz5&?X`Z&Bcb20mEe!v%$+02(kD1Vsu1A0RM5A%So3K1hcH z-y&OS!1M?p4+IAI0QY}A2hf0IPy~<;{N};}Z7guSn2j1vM4UHNRDt3mIe_+>3(Wz* z)7WXla9HIzWq`&I7!uo8Z*YYFCL91NP80xK986F&ph&=L5IP8R8|rR&Xwkof2Lx8X zfs?b+x7*R&7EoMkxXbZkK*E0+=x#ltKpld%0Dgn|6#~8i(Elb#6avuXU%=do0JmV` zJkf5LAmRTKCSZ!74ndO!VS>NG&%X&13FiO;oc*S{rA?d$x6Kx3xb-uiX;4& zp@N!30G0|u`g?8$hT-A>oaUcl;k3353ycbON9)+%!i4|b#{QRq0`3H?dtj@Gb2)&4 z{+k*D8hapM`6IL~Ep0>FAI4!p!hcg^paFu$2iCWL636_bp~rRO1Z$wNdFa5;mjN-Xuw2}2+Uu$!CR8uwxIo?2KHZs z8ld}u17!mxgaXRL1(XL@7J!D{mfX%Ycn?=r;2AU!A%h?AS==+*;RM(~;V^+X0Zc#^ zxM#rp(SU`47(p4}_yII9@`8gd63lN$PGC7OJE7%2tBmvS2%**ACBM% z|3pn-zi2^M8Has){AEblVIMssbK=>eJFgP! z-Y=`&WhtOGaiZAPJO~+V5xBOme?bLgi4zYf=55PC10u%31>7u{4s^9Uq6Ec=%L~jO zUc0dYBF9-YK!g9O|Aw;AUpK(t_8{dL{k6@|f| zzqNG#A`IKXzT01cVHBuE+y^Y%HXa-n0Q*iw+QI&>tQWLY&;oH50a_?v0Xxd%;D5Ke?4ZSsXKn{WIJ8{oKk6HY_D}l$7vUWkNdH2%ZQwX`03B?c zafS*SEQokt1pr$x+z z#KlDWTq)R~?AQ$0sDReK(@5Yf8o2(qB)Ve@xY6MqTL6*4P=DJ5E;IIT(WLz){!U9|gu8jmWx7)3NmE%{xWKZ!yLq}ou zI=$Uhcn1ouESqNTj_C~U?2@{5DLf#SGj=ef96SX`GFM#6dzbtApP#~f*qbdiqwlxA{P2kq2f-s9~^x z0Rn~qphrPbzyK#MF4x$4=kkx9efscYCwljCc9$ zzai)?#yDm>jNw49Ylrba)C|W3yIlV;tKHQX zSB^EXu$?z8|{9!JHv^)+5U&_3K*CK&S*k`%0;5Umxk z#1yi&Hm1hr;OswK5(1$2XKr{&-<026Df` zeJ&vA61LLUvH6t@e4+5GXAQ<@I~^QgTBDw=uKrGTzk1C;Acsp2qys0C;D*vbHemP- z#(V%BjP<}5Fkq~UfbOsa@QMI)GcSp7!=Z4X+%Poo9~_Bfg<_bXP$uSGDs-^YHy{9J zZvv-%0aQ7 z{WL5B4NiXDmyQdx!o4&AJfNrjG;qq;9vZN)6P(<%hlWLfi^lfSfOO#W+db)ENDOj6 zUVsKH?%J0Qg9hhg?|BvrD0aULfH#ydz+U&HgTs(u$hV&c8tz^i3Xa|{XDl%HbU$A> z3g~w1e-_R4I}bG1Z#)oC)E{^tz-g&_%7Os98T)B)G_de)UphD!*aYu=7LEE%M_42Z zoMyZ~-EVe)z;JTRsm*)RVUfR=1xN=@Guo35iRAjtHUQdh_Kd`! z_S*q4;E399F8~dwu6ua^G%j$4@ov5V4KV2aG_cnGMuUO#iuXPX2LS&@Lx7Xm_N7CC zqhR}JzsU+1T;lp22OP6sA3!?n?>qqW`>o8t1nJ+fA%MZ?{bfNQ(Z4+lLxAtyc9$6n zR6%gc-X0ntWpMuAe%gN71I`l;&NJMX4hv4<-Am&_{${&eC?t61=ALu_?KdCB1yrMb zat4M_Vc^u;z0U$;LHpBTu)o(|fcBeBVz8*+@B$Wu+0O$DOdi=MQz#aW0H>4hDGNXY z7nkm%q0qnO2l)2=brp;F%}${J?YFi93k(?T_iF%ce?5X?QNWz~{bd2hgZJA37KQ#@ z1}F@;P+~6*G!%R{wvPrF|;I6Z$~y5H(56pO}!Z$|f~;{rVSZ!{#hlww~xAdLQv z#syB)*qaUm{awyLv$e0zK(QFE-`W{02K&40u|T`Op9di5-)X>*(cW~xkP^$nn5_QwZ+gMjXrJuuD(3^?r14}k_>_w2~U#!AQ7RNsmKT=ZbzY{Gnn5^)p~7$=NEX2&;TQ}?NKhCCoIZ+$3keIMh2cQM b0LF{fHab=|xUdQU2RImlix)*@#R&c%mq@u- literal 0 HcmV?d00001 diff --git a/docs/Quick_Start_Guide_for_SoftAP.pdf b/docs/Quick_Start_Guide_for_SoftAP.pdf new file mode 100644 index 0000000000000000000000000000000000000000..8efd3c366fa130801c80e2a34453bf8a9f383d28 GIT binary patch literal 93840 zcmeF)Q*drw-ZuK!w(S+$wr$(CofX@*ZQEYS%8G5<*w54Tz1?3`ckSJ$`>mYKnz<`y zW88E6{?|2cQh8xf8U|WsDAK{A!LGrU!CWXt0(t^FLrW-bZaQfbTQg^K0;a$2DAI{q zSUa0I(urCdIGYHY7}*({@bW@AIXjvd*g&~wC96rL4trKj9}KS zEdg-BblT9!p9i>veS9bsowqd~)KIJ*-`o&C#3w15&%fLFVsGQ8YDK6~doo!`9w zUeAit$+-JC!qu1KA~=4vS`WCW?ZjojW`yREBPz-n_4?Ux#Pm*&xjw*fMdj(O&k!Fn+WUq=f0#bhc<0(A7KW)E*5*C`aQI>o#pMWY(zG90ZeTwoN~eP9OJX z;HvEmbtBb!gm(N6#%k_GF6wVE&S3s_cmGt`b zX2KE`W^lbp8+E&dqnGnbY=~myI%D$0D6R3VR6|-Nmq`kbTJzizMMBb_gk6Gcr%GzT z7-@%#X57J=VAJ%T0jn2NO=#HsRHlm%epxFk94gdY3O|Hi5C}dgd|QSe@ar zpKXRFR%j`zG`wbFXt=N5?08`o$~;E%e#2f>?&SOHPh4He zU2vp9fU%hS#ryVg&6tCgsAZIat)$1K+P|DuWoHKtllS}lN=LdAGDwxske|koNL3T~ zQH*Z}m_P?X`raETtk21b>J}dohltz)C~_{S+0y!A1(h!hBmyIS6%cOW%v{QS#pB(k z(+&h*RPwd$+G9ikX^yOvT2w}k1|C4L2oH`@0;j^TXm0+X^-5|X^@&V0Y0gre#-k=x zI#(C8gLVai&qSnlT2JZN7TMJMR7rHtpHe*xC=0uyj7DUM#{Bw0MAxpnc&OWvO@=6& zYMH3Q+2=2za=X{3V;ifG=>2fS(^0KMk<^@If>nH<3>|`8A}7((%gvCl{DN{Q-)1I- z#8g$3SP@bP*?3}8I~EaO{O5NKuFTj##N=JkXeNs%<}4$l^L0yU?(-JpXF|eN$B}?8 z(7XO8U`l7{8I*~w@&8$Ce_j2(JfZ$xm49Ebv$FjC*MHn&{@2=7_OLghQsGXw?6rG@;ox2tR2Qw`b0V4woEein)Jre;dJp(N(fesX%n4_JG{a>qJ ziB8$kz}Cs$z|q9k$b(KuiB8zW)xyX`QB06dion^?Ckue!Z?m@zzLt@z*O#}Gg&EJ! z_m`6eKd)*(T;;5_JFYg2cI%u!GrfMkQ(ohYW5X~<2YJ+;sc>R?k}apfE2PlO8LDpt z8r>%k=VOlScpvp==5Fk=r#usmqiBSg7-fWBpk-E*4&@CF4ADfG}EzNjxuFJ_KVL|vk;s`Zd zZMH@ zv&F+nbBzs4Cv|a8V0D}T8A&vjv?71__Z^OhX{u4lA9d4g77BO<9ZXoc5(H5SpZZ9J zmwdc*_PEC$6*Y_`Ib$!WbGjL9rN};5t*nW-tORoYVv3`hl$>z~;l_oZplUvv*x62>WH-r6mM#ciX#9+9}r4-a>T-v0wXgc zgK&lox@tw#RT2BH1cKTxjR{y|J5DJxWSBdywS1SYE;LHlI}*rEZ}niiwHew@ROviO zERUTMnL3MH>60JKj$pQa#(!u?C=xVh2y`;x%QUb!z)+{&S$&pL>M%&RRGzP1Po#5` zsI_A6}h;%hQ6H-O-V`OMlK4;d#U65zY23RJ4 zUZ0h1)g;fOEd_((v6Hc#YYCD&s{!M@C!rqEoN4(QM@p?xM2~cpK6QG9 zpQ9QFR|fL~7GwcSW{A-k*w7f!L-xL_GyABMsC?(XhTUfllR=t8=Vl||xA#Kudeqh0 z>jt&MBCKK*NkQrZSmkk->mC$VYi2%wt`0*#8G;M8?rA1PKt?yV!Vx&l=FPK>R|Rk8 zQXdiWW8sZ6b^%bcS2?Ummb(|$QuO5>Yxr-Kp}Q(hj0fPl3gWW}=rVbo?My-tqSR}z zSB**w?Y`kO%SB1e*oQH1SCa*c#(N2Lm5s>Kia%hchhzgyY>w7#tCj?B{KmLm zTGc0ap;cHxh#PSdMq_-*wIYNOYao6i{6c>i)j5t2g!=a$KXk)%!s=?t_x1gZ_`R}y z%04DkE*%=vx(uAm^XCpq zg@sWYO67E<@zpu?CYY!_=J81_@Y+jst^mh|I+_J(Hi&yL|5U}rbr?}f2P-S5mXiN7 zAu?Z4_Cy&ah)xLQ8}X*Qrarni>)zg4-l)%ITwTn#rj&VzhBS_p#!gw%dM^u3^V^g-CxL~d~kr4k;ioXfNvQgRvkX#mil@R+hzZN zTs9N}ndH8%HCkHO>S`Aoh0GR7`vU70PBZ;pE>rBXL7nvpdW#xCqhVFpL;19L<2_2e zi;QlgmwZIdOa7WRPWzkeoi#ZbIp83<_~ue187kF8rjg%oXoknK+4n5VxT^7C4@lngSomz5b-|Ne zmizshb}NHRT*w=I&K5*DE}9LsSyYiKxm;T{psT=MzS)5=$iH)L46lSTABS>IuKmNZ z@5nplCs=jAU$_xfgtqcJ#G7_R5NbEaGN5(@1$hqfFq1O6QbOLN1%83uxmZv*HMByq zQ`MZ9(|$=1I5o4LRt;OJgWa`ArqJ11t&MtuQ5U@3Y)=c(o(NAL-M|LVK6Tdv)URgIVY+fv^{0CF=Tv~Zulh(tzZt+UY*KDwP&Z#=s(n;Jjlvu zlqJoPBVbg!XsplXGTp;%hb;C6hIVgNku|SWqoP+MeGLp_5E{nS=}fmjmBsxV5hdhC zgU_k9?n(~&05?aa+3Q?pvBtbNXP2d-k4ApBEv(w|dE4sfZETm8g)g)4yqyw>9Q@G~ z&*E2}IvX?MX}3vZ+gLw@SSpo57e1O2o2{5Qs~0C=YKLd-d8&tmWp+v|eN4!;>^>-F zZ(kp?Q*HiP;@%&}>7FR^z;#w?S|dbRveR2|sN_+&!MRdzx?!WP6#I)iV>s$9(;peNWDClW__luG1Zl@K#W2_Uvl)5*KBvP4+)CYiVc+Vws z$q%?opI*bE95Y2-lC2t{IK`9<$zf&hGXEI^I7il^QniFT9Q!> zIvElKhVF2|EEh>-9^3mQpV=JRS>hm}J3b+>(F^-VZ@jD=KTA)=*~hb!n(@_R?}BqS z9;e}iEw*@#w_A*ZN%sHU}#ue-1>d($Pp^A5YyYX?hSpUwf~ zyB*w3U{xdJ*exnqzA6UFCR1U+PEQMyOiU#edJRjJPLR%8QVfsHSF=aC@Z{bBnG0L+ zmF5U`_EH>Iw$~t@VZ6WUFGrQxl1yUl4gG;%1X*SoPN39ec*Jo#-s+Cvg+fMTcwxGM zO27=1xb!(PcSF}%#^|X!1{Uq2qFJ7-c?42b*oRo?*?P-9yO)sd+1b)HP2A# zPI*X?5vs%PC5LJ`4c6@oD%pm0DCROz(FZ+sC$FFIm#=CjCwO$_?&IjvH%GOEc zQgiRdgDbM&#@lC;?xF%qvT}b?9k4u+?k+9@8UZ1{YlqkP>$<-UV3f#qH&8124xe+_ zK1Dt zgNENoz}3;aCT6je03SB%D--Hq=N@_KO+YBuKO6?FUznWgaV2U^Gd*33|`W6fd}TC{c8%y?$)&*CuSVmIA5H4vln>F+Grf;xdS^AQ!j1*+U>yQIo|h- z$NK_ex(}G;-hSxSoDZ`)V2xkeR5b4otoIAG?bu0wr;ovodv$=_Mt*rH364xd;oFY$ zE^^wVaEUXo8TnnJ3L`TyjQ0YR>||UeuJV`|98>}`ff1_+bcLH^0&?0+cT!{^Zy8s< z@7sMsfnvQz669pvQlkG*l>Q(VMu$|Qyf3wQ<^a3C8q@;1Ays<3V7tLUeXvM21pHgg zmX;I-o0dCr?5sCEP?^!gXT7tKjCpTL4ndDA@~Sc_b9I0oSC7Nbtzf<^kzh|jS-M6Y zJdY4@K@Xxr&RX9QXdb&ds=F*&5kY-CsX*UE6yHoi^_59Ql0KvxDpwTFO`PMqiE4N%&wZ)zt&&FA*lQ|B;%GnDu+1g?PP1ONh@da zTCmSZZP?x|CyGEVC#b}<_7b-^ zsd!MWDf>2kN^j>eg_&r|_7jnH^?|akR%^q^J&(3vWSG~KHTbI3Gg)CuuUp~)|FFd%m zU)=AC2pFC_uP-SuhS~nt-k%587dvoExV&GFE{<$oJop>q8`B#i9gH{Jxj5Gc8`?A8 zN9^TBu`6INJoIJ zH(w^aFdp!=!X)9hy>C16f(ZukzmLPbkICK03XC)JYuwHEF{${HV!eAXM-XoNc>d;e z8r%w;B_kVae^0q%-Jt<1OwJ_U!2HXx%5{1O>i zkA-QzkpXtM;|Y7X7F>no+@w~v{_%w1&y^(!t;tYzrHcVZW8}@juwZHxt8sV*TLi|E ziolv`Wz2LM8l&b`Q=G{9Yv{Idb!UFYdImS4RR?sk0hKIevY#hbP}?;z=>T^tLYs0s zU`|oF600j#roL9ykTdOKD$IGEGjwIDRgE>)8SCa)o%6@7n>p)cey5_K>|CyeUJ%N^ z%k2YOBMQKNhdcmyS`8{}acLf$nwr0+AJmb_l$dHy5=D;1ow`q=_zju3zZ?EtI8Q;=-1E)+7S+I~_g zEgSs8S-oGI(V8tmO6o3fi^8fbJ)@xjm&WWN9naYsn~DW@we-s_J-o#)>{lv*{nwv! z8-CbX+8M0j@d7pe3LAFdxzbP~iK)FIK|+iuKiV3s{A88>aiYpccwqVcKleg7U`=R{ zyOroCyMdAfb1Avmq1MTCP83od1@4K;+-ZRwXwej0zwF)Tmz71`>3&RdCQ_s)wj3HW zcS!k8IC#e0nSEij-e7b`TwVz(8-V4I$`UEpR#@Uxyda4^{J1MRc$PX<+SQcx&j3mi zzE%BIsZ!G*`NjaCXVY|GOZB&QgAJ6Ttocmlkf5i8t7J4mq_@@F8o4; zpfE8|W*!-;EA73U?51_1k+!rtef|YvJa#t_9{FX2r#S7A@-RR;$0Sr_7s01bg)NGp z=BarrhW3z}5usx7hqt|n8GY)kK|c>Yy*yRyim|VGjrLhz^xX`t_ng+6KY;SeGa&Fh zw8fC{FYO^gB;Z!YQbJLf2Li*YuJUBIfVRwGU349rD@xdFR$AnKa-O0{@l7Hznz6kveVYX@50xMSrBE~Dnz%&7Ry2suHe^W zo5!!w;TD`D=2{U>{1C8*1DwP4rl9mpQVyMQSXMi|a2tq5+tGR@L-neG8)!Y#t7J9B zZg}ZNaWaQ=b+LSTSoueuX#do*RHa&@c)TVYMmJwqgYn;G%8LRK(ncd*gk%rZeyH3E z!;}Gyg3gw8;aIhiED<*WB3NJONYkJ{-8wN&@Z_Wr5Kk>28^T_{k_mP*nxH7dXQmj-9ja9{AFpD>s3v{0WomP(!5az!XfNIcvGaOM-^tEk;)?+^J zpWG*8ehuZtoRi95i7OXpCYu5`J!4CvrP^PJc%On-%@NMKB+^n29it|6n|)3+esdpQ5jUV>-35^1JAw$cOe zRi`zIq3Zp8?!aLLT=f{NEAH-Mr$_SFli*KcK4QW+Cf?-6l)_};pMDqWP-N-AK}M8? z=ROj@erI4XTdGlZ`;ve{%?=G3xVEnwoHiLE01`D*37-b1_-n3Oh{vH+hZT52rEC1O zI1$wc{QZjPseOIS7&OxP2grEIBlQtd(pBKP{;#cG6UG^vUs*zUIU@OU-I_;_i5`;A z$Qfb&b57KZ5Wb;SR-w5)p7U%6>6MDzOwI(KgyCqy;FwY1@P1H6sx%TwVRMhO5?*_~ z5)3|WQ$Tn~(|Eoc%xWHw2i4MLDE1K;CBq^s>W_toHqJ}wz+{;-sIERa=jR59qG@U8 zFATW5TZMw5AKpa-B#8Hg-uG}m>A_{Uh?K;+qJMySIh!R;7>J{Hp=LP&xUa;5glG46 zpAg$aHW@<};fT1j_ICzkG6Oy7+ncw%`*38>Ze{}u=z8>6t?C-Zuk03x3rx7CBIMEM zv_{jNWX-|yvLxvA7KI)C7z>&|XfrT@{TE?br%;focvBeo{t90Jhll5 z{zHUvu+aFEe*!l%p!p=opmcIFi3gVh$O@&vRmUAK`oV=;iL<2OjW=ho@&r~r-j*kF z+LFJtfXmX4cIXLM(uJ4%QBIy{<%^C*J(Fq+HYllmxwL!B(5l!ZuO%g_ZQ(GEIMV{F zMU_WfybLuTr5a$hpc+T*EnJywtWQofWK`9TJl|w)xYM;v@6aY}VUQJ(5zzz_N?9kg z^x^^lTq&D-L@F`ERjFiC+rA>A(*w3yx|-}#p+F%smT7TEr9vydb4i|{QGXsfp%r5m zO{)fmiKBejsa zOYo9~6?bOcr9K+(J2kqx?a0nnrN{P`@Sl#-()=Qx>Gv;mHbP@-!G%jcf7(puGu@b! z4$QXV$|c#>!G_=k8k)&D2&Ho)%uB*5PW-(l7Ej34Zn7)FoN;Y`c{6*0a0I>8qPJzp zTY`+>3ysGb*IcBORV2X*1anP+F*v{5URl<5PnX{u8fuDHieVlzzBHsr96{%BJXfZ3 zh!YWPR$o}E1^1p<+0EUHtRL1Kr>E~Etd!3uAh4 zU!Wmq>{|cf+5Yb*^uNbgj2w*r8fkI->p}i|r1d@0`W|V0kF>r=THhnB?~&H`Nb7r~ z^*z%19%+4#w7y4L-y^O6ACI&c=>K)Z{ePWlG5mWpo8iC7W>>3A#qP1f^vu>?djuGZ zC^pda(Z{7i-?y0i;{|T6YUG8XZQ#8=Nkt@_4<#gOP=oEULrL5e#}-ZDWqfUZTEKj9 zTsBfW!UMZ-`^dS>h-bcecABp^#<6?__65~fDogM zo@KI8w>0MD{@Kc$MP~J%e(<43|G=*G>(QyPi?s%L%!$QH@$>101&hXYqsL&ow5P8= zk>>k!{qPWi3deNo+-vW!(>tv5i3XnZS_eY`wwb%7za5ONV!3&n34bA9`q)vswx>t` zgfF7_k*W}l)C%%t26bMK>@^P;L7n#hs4AP$`Md!r!l#(w9@)t`4x+Jp*Z_kg%9 zV`SaE^2N}~606%?p!)_+R5HQCo7!BO!S2rdg0{D^YQNpoVxO-jp* zr91RB=RSa9=BNAb0kHG|P2%BhakV@&u>I*~YlB(HX}hu70V*7PT04mY0F-)+bVouUMD z0bQI!jSnmnw22%8zMx6+wY^gd2%T0^m_%Hj>_E93vRPPa4?S<2TX1srr_kgzZD2_B z!6hJeFKQLSr>hDf=^oV%6yv-zU9c7D6D!G(aVg1AiMa~3fB$ZaBEVoI!CR7*Zt;rw zj`!BqRFesKt&X_P>|=R9_6Sru4M#jzhGe)>>lzES9dRidfV*PPas^S~oP_pZI7Xvs z{MU+?+ealH1&w3Wg{BWJy9R>Ju248PFlA~;JwB4}sewbjA-a1yP1j6Ucsx+BBo%$C zlyvweFJq^b|^Uiq^YPiKFuu;sjz>e9J>(pD=em%4cKg34N_ z;#Ng8(C&xvKu`6w_MBu-t?^C!+Ge&Y4<4>V#f`H`&RQLNYY8usI|mo3>m$-Z4kh8p zdO&GSg(-J4YO|>{pRvIzpecoxpkH8qd$wA}T-O=~2)l5amNGP=0IMvbv|9~VfcwZr zgsr-WNlWc&flw{Vf`-7_+Zd_AElO+HWw4L?>oeJ$JLtJ2B2Wo6Kts6D7a zu!@-xy!4hP7OlJz`^lmJb!n<{4?#PxP#z0|pQqb{&5P*2Z&91;TD4Q9ET^YeAU62B z+t{}q+tBxW>dyuw!kL@b?QQ1II|_dq1>-v@qwAnp3RfYpgis49b2ze~uh{1*Y>VTq z4nZ{?I85M_Cs)?7+kkAKKYU4m?Y&lgAY2{8f6oN2A(Xh=pydg(}` zgQU%L%3hV{`?b-&2ee{v`=jlVg%QHaxH;`{#BjD7hH|ZPJx310fSZE7cn1{OXJOtY zB@1wBwpL+LQ)2aG<(ht~+J-ly)57SzXd}Dj`1_YiScI$>pm`)S_sjI#B zfV!!ENAnbOe#hQs!YyAPD19pmlALmjl@fdQo%>-?_p5u5n?{Dtt+a8;eGb}=Uf^wV zB&69AE=19-OAhlV>1!dfhzMotF^qh93+onUel|#QiP|x&Jxn9N>Aadlx^nY;Pe|%~E4ZRGktW5t* zY%qM67rx62-{pnx^1^p{;k&%>U0(PuFMO95zRL^W<%RF^!gqP$yS(tfqrAZI-?kSR z{=L4y@Za&`>goBu*1YVAY`Zx${4!tTzq`Rq?U~;C zq7b=zxjMXf1Z+wFwB~)m1*vXZ*Ud|Avn!>M-14>9L|gH^WyN1_i(hS??8#m<<|bvbR`6@Jzn2Y?F9i^N1AYC9LDPeyh46VFh-*hOvj}L z3=(9?T9N0X?09`Eu=W@o)O7_e4(IDsYgC%pap;sLY*}?LKbOFrVT+Y2))&{{J`AdA zGZ}0cmuht!aX&^8<*rDrgK-6xb5*GFEKsJnH>l$cF%eh@tj39}puEntcz1qu6hjEy zgYz9Ezixj6cdc+zLfKZNn9Je%-82lf-L_gwrk13Wc1+hAijQ$`YQ>Z$GO9q9q?+s-K znLxnTo>i19S`TEz*VPRnwZ^81$%u{K2U(|IY>Xw5Hy+Y}AI6Q1t54ZT4V4&D7ip6l z0S=u@un_lTs+nx^tLA64#n?&5wE0eZREd?hSfJFQky*y8VhMDsHL{zBF!GtKoDiRXRg#qP;#ltxFg)`8C;bes(UR>rkNU0U!)G z`nn-_R53hSq@CW2_Ldfv>X0k$+6+*FV71Q3on+li9TyHAvj|ap!0ahIMyy@+%v%iI ze`y^<2~T-QM2V7#p#wM2IXqa=81yt~+Bpp+xA zj=W#yJlaC%d`~D_fYH>ENS-+uPLzCRT;6Kz-B}b;wwE~;tn3Y&y^sRUsJO!}gM-}9 zy~b)rVi`(`w9E+gS6{3#TS`H?sLu!W{4wSACqz4DDi;nBsWSxOWpX@2C~M&nUbayg zE7#De09S~3cD=n=hl8DpzDa^H8%}MTFb@~mU;m6&f@Je*GBDCOuHqn|%;kDW88zy1 z2t_gFM}zej(wYF&T*@4rVg8S`;`Ty2ab5zbCZM$zzT`?{(XCRTIWGI!7N zXOJA+H6|pMToR;kxku`W8<@#Xr*&Kv4!84+vpF?<=0EFa4ib7n!aM2(=s5*caT0Im z{hFc$KpIs2gJn`EqR+2!ACrVydWYLQEuFJPpGKWZ;Tap@AgeMnTJ&Huop>;e5dMn( ziKUbVz@h<{9+v%f4e)y?ih(PF3&gAgOCktOLj@+;egop0zc~$8c(uG3kywh5AcZA) zf{};?7U}E6BXcqGo>vgZe(=C-Y3c7AW#kGCTl+9W$mhTa@y|IzN?0!NUo<}@Huvn3 z<=ZH#={lEChyrPefLr_JN$O!bv{pl&y{@DY&#zOE0k2a3BU)?V}n^6PYLyr()iT} zp}j7eCKbbEz-uTU7d0Xc@3HaL4PtoT_R$gt*wRX1fbb;qUq*aT>af>F{6;w&)|CHv zskf5r*$Br?^X~B2AF}1Sg*yTdDdgJHXe(@`>ko>(0U26;4D$#B_gE8c^!)`|5$D}= zVt~hw)v0$u4==omc6}IP0R2&Zps(MATa4SCYnrmm@>b%s5Y?Imr?y$ue#`wDwnD7- z_%K0;ccUY?RrDeOmYDj`gpqC#`f-9+d&ifOwHKg^?K{@VwLeJMei6EAr{VK?T_2U( z#yKQ?L$J)ANy4uDAr&DT1T2&3jP;GdiAr%h+{SPetelZ$kzoTu+)9Yv!` zWF=c6Fh`^t*g!#Th4!)d4y{+e2K%4H_#rRu{zs2}l zjK9VBTa3TO_*;y>#rRu{zs2}}hZr;dx7lFEf6oRp{x{j+ZnfFkLQ$BWquOn4N)Mx1 zx;O+yh&n~P%IK!Biq@7N4|5f@VV`erD@-6r1n0K7IRyvIJyL0(Q3%bgW@yARMUJ@@#$^>jV&T3ypbicnd#S7PPWu@_x<<%GGVAZ2A1`xy@YtHv(VFKnlkGdJNz)8t z$+sqX5oywUlNnI~kQA+26Y2O#TLhd7I5sk$9991MJd&$R_rfJ|SoT-@xsW5fzH`Yf zkSktCD7-1Vg2C5#_DX@6DuA55-wr znA2ir9BWDWyS2gU@c1mGl!GkGXBjimR^AeGwX*&MZ_z;N)iC`K5q3gOo{b<=>M4a& zd)bpA>RcUgs#>{o*4)1?*%q=O$L20%SF9$;DHwiSzv_d*E?V%<*F?ucrX50UV$QD7 zOvJIr+T=n%x?~w`=y6hbA0RyFv($Wk!fDykH!D~aF)+D3P!if`6KYfVvC`~)3}6TZ z=1&XlZ#+BySDqO}$H?ZQyxgCh-kP8Ukeb2@J_am55D4RD3{>kCWial;zO259*H$js z=}4cd0xm~4fzo>+LGsifG5TF4!SOjIA%I zT-T%Vn0i==MeIqwdhEn$R9l-eI4%-kIC-TO2EbCd=2tKbaqoqx+celfbOSAB+^64% zlS%>16OtA&us%T|SLjAUbU5`1eUF0-oCBq3J|$M3dqv2t4U_*~GG?EDY69<}hM8H) z*a4Qd70}9dj9yDs4^tjfI5{A$E9_`;SCQ#zBAjB8hgZ z(R7c~YuoGQ{WM9-0y)DLgLaS9D|?sO>vFft>*M-f@{8%8ZEuRc0c$k>u_^%kzj(hH8B_L+r6y|R{rGDiILcAALq{}2VQMFoL8&L(p z`dPr*j=D+|gRIs%SjLr;V>6s88dS}>C4l(@P9M3ogV|%U2^YjKar@QA9J;A>rb>nz zqP%4Eif06ooDYm+E8LDe`$iLWxa7^DhBhX3^-+YhvCBM;Ci$inu_S!5j=!xN@RZW; z4^l(ZTJ}#^(3Nwhj?{0ln;*Cm5$12xhKoixJI<&?+fsnD6G3 zy^a_$Uwe}VpmSoTI-KT^WpY{tSr;7p;DUlk9m5;D5135bO5-LD5Mx5?eg+%ipla2| zC-Z4^iO!&48sLZS#{1w$)@FLXQ~d|j`^WzDj~FNe6a7D9pp4%!&~McHM!j#;`$oNQ z)cZ!gZ`Auny>Ha}M!j#;`$oNQ)caq8djD+K7H0&I$=vCkS93o{bb5sa#$j%ORc3PtTV< zvg^_NL%3GiNiVmz_q$2>t#w~7#An@gFZzz&@wFqlw)?@?izmr--Vcwr>qpGjwcEFg z!Zm?q)Yw+^6@bgNQ#`#b-wvPUMVZsJHM*-Hfc#N4jxh~tL%iPvsW+%#^J5ZKj){`4 zk5&xxR&;BKe`LEH6OsLu_hRj~x~uHyMuof#W|dXFIFW6Uj-}OyfK}^bL}6|jG6cBy zrQd4nw!z(b&AHd$jUAy{`+>K~PJTULU}(@@DP8`aAn zoBOd=A%SRe;^LME`%Owd`w!dEPc7z!_=r4FFbjsYV4yN4l#eztNvs{t)VXmXD$64p zLrjcoh8RVkK=m6!2(3Zfh++V10d%V)p*bK{L0GTlT**TPM6YR%v$)JN3rd<+tFxct zf~pteuuw*KE)aFLXRUK4WM}s}v_Ay}wPDG)1xlKsEtr|kBel+lns+r@^Ki(5-^fRc zL}^yx-REZ@NZ^Ti%IH)YXWRBMyCvt~l|emMt>8(Q!&FJ>7Y+vVxG6a*f8_B~wrgln z@NhzQHL1XlsA@5`w6vrupfFRI%WLp%2b*J#!tlHr$8V&?B2s&7RNLP20xaG9Erue2^lfhao^|#X}baV4WOqom%8AT%2zYJv@Q5`GAhbGEB7^9QZs@ zMe3o3`})c;@YCuTS^QoD*TeEqC;>FNb`yY>BO0@t@+;D&pif?Jro=q|cRVYogD z!8Mer!Vqy@dI@oieMLm&26P&~dps0h;3g^-ldoRAl;Yg|XyIhJ1YkYL%jh`!wZVi; zZ=>z$Ilv&nGf05tP(wv3l1Jp!^FC8W%5u5B-sW#MTzb#Ar2ImJ(Fp$m%Qmo0`Pv~>WJ3bQeaa`pU zZ?rk?#I9ue>^2YWC0gBZW6~0_yZcb#G-$+e#{`;h1l-E`RCHwZFsw>TpIxdy>gR(y z5i;Uua0l+8&No8Yc7RG3!Ii%LTU`}7ZaMTn-Vi5I{L|wt^MCvcOmwmSE}ywwo<0G~J1j!|xg%*&T=apr4@1$?2D6@60qy#DMKo)fF+2)~5gaaL}{y6q!=vpdhub=I7 zf`)yN&9aWjN+7)#_r{J{=sTD4 zIbn7VRJPnL3ZPW=<^su*K7Y)z$e8}L;RK)4MtZy(xC=mYJw^nqlQ+5S*Yo38Q%nt5 zB)m3^_Bi^Z7eX8kB`MkP5>t<|^F!07+|d1t1nhOsjR4#ELO4WczZjTmF;$sO{}~zt?$siwrb-V8yr!m37nW?VE$2eB#sG@_DIzv;VTxVf&i*L4kx4)4rq& z0;=y85qQe&glAi@SlIBxo#x)~^U}Da%Y>}q70AXyZepZ&<=R^?M{7=_e^CH6Dpg~u z5XmNgM&0h8hh{oK-0U8}z=^2kj+!&`IkfB6ymx^je!r^_a{^}3k8@i%dV^Q7VLqw7 z5XJT)R3H!`8AO8SIR#C{Df#0|@-f8{6ICf&8jl`|S(bZhaczh@iM5Sicuna)A}b2# zftkTP*qTQz?E!nO1AmQE@H2$>c>V{moqCjiq1iL9u*oD~;0bC^f%>aafC!?o_Ei_W z3V>Rr!0;~tvBXEwl=SK3CpbCT4f|$nx^}^+od(^<8dzeRW0`s-Ah4`GW>JjY7TCcF zxtxvAy5AMfBu@Q0qF)uy5vQPrOVQ0E@v8Fq<7Oih zQ<|9v{P28>4*)}18M+s3F&WWc5mzIqjc5RK)UpGC^64G@34UzenITv1ExKH+9G(k} zuw1ND-2Njr<00P4zWS8vaf5p>9lI5SrumY>SGAT{B)bg)7#ISaG*)iUz}h>4w&Tjq z3~YVA0+IUW>fjjlJ=@D5Xd3R~2C`^z@&aR^e)U*R0O0$pfJmKyN_lQ$M$WoWREKDc z&n#Shx?QKlt_rZO@%Z6d_=A#Me1}AsAJkGC)tOw(M0s_&KsJ4-a5vZj?T) zYUvOv(N7blLK$8W1x_+KCDBgJ4?x4QbHm%RG?9!K9yLQ-)v2^z1vMDrKT4>2V}|!K zX3$jdgXcW&*~OrvNi&qhhs!YvMOPUt~ZH^QxO(V{4I$jK)l5?q! zpq|1o1Rq;nN;9)nnk&h_;0SA!v1Tcit0Uz>qdi`I_pcw`I!zv(AUNi#7H(l_NP^Rc z*y2l7UBs~T48EIfpRdj^z9Xj5i6R-~fxAz8)%ic?ijNN}yAYOleyTxcY& zjcOvpt7Kq3EcE-vcQc^Zq9}A1qF(a=SKTZ!prv>`p^_)kTSlU{6$TA@YYBxioW}tA zA#J)3rMh6S>@-TwsA>$Eg2PM*Fd2~;fh6>!$FQYVX>~st1w8Y39~PWy{`RHtqV!BS z6$_8S4aN|D0$hMvYe~MYU}}nko>gYQ?C!Y9zKC+cQBrbuh#~gpMWv*YBv;?eAIQt} zUsOM2bYou+L*wH2jPea;X*>J}87{Kxz-WwV>M#1PfJ(#CpcE6PA&`08**AWtcmg3ux2c*iGf=WNcr~%?j2GIN1j0@i(&!Ren-vw()Qcf= z8XI{3=9rjOleK1w$@`qpQ)t5UIcY}>X` zv2EKp)4G2Y`I^(*FB*SgnS{{;M>fd3Qle**qb!2b#O zKLP(I;Qx;Z`2RF>XZznXceejY=02mTkg&vz*7KtI8k<^gIqG3j6`iV}M(*%amH>^* zhysN;9Wt;W>sN|JO1r*b*lD$cApb$u%T8>M2kPjYlbNCyu z$GO9e<*&cR$wPfTVATw8F<1$c8J|lTLHTS(#0fyAudWWN*JdB?5c8QGHyo()2K8 zO2`Zm1i6b&*uS~4-nv*bu*#nkIVm*9K1nt;bP5q^ataR}qJHY;2rCQ+)Nu@Thlsv9 z)BuTvp{M{C(k^8TUNKC37BBd9$tZQnp9=S5a`@@MA;=A9gN1TSY{h2fDM@BeC>zMC zfsB19P8j8TnFqf;fwCb%g>`r%$$B3BKiD5KSvj(e3TmM=d=YsIG2Li%kc)b`mwiPK zabz63&G*S8$X%IYlFYX{FXUkAgVQWdY(|c&b@Fy2J5uOuddBMz<`T~t^1?g6gxrq5 zw*=~2B1JJi(9wpbM7ZR5^x3Jyjw<{V4BTlJ?R#;p!JV6~MJH&IeG@!lV}@*zY?^>F zCBiU0la6AW|G1-J|IRca8K{+)+@i`#ro4XUXm<6LvQnB%GlEwaW|KkT4yH>?#mVn( z-@g^6-G&2H=GLnc>L8JgN>#Dt#@MYzWH1hu5JQ3%L$x;}hUnyJX?-reDyJjGXY5yW zJJIH8N+fnD!XkMST2#4K*UOf86J>N-;a+v7u%*9v^(J)e7=qYSkR1e~@er1m{OC4b zIyP)%u{BWQUDa59M;=~Rk?t>l%NTdgNe~=~cIA;L%qAFf)n5$Q7SR*BG0jB?ZvD76#JMz>j&5;n8b?$G8N*yR=7n0KNVzTlQ1#@e)1{#bFR%5Y z#LxH*C#BEB=Vh~(H%g4-Pp7!lf(+T;a68_8v(Yb(q{DVj6UlKUdh^q!4Kfq-U_Ho1 zWkLP3=YwaOF6=iqVsD-2H~B=IxhF2uM&&&T;eHu;V{P9~Z|oc*`;FTj z33_bxo^%>Im0!hfFvJ>$J%T9Xpeodf&D>{ebOZgJg`~MLGl*HyU+99PG_R}2RF;S2 z)&D2|`u_@09u}_uf6D{gzX0?ffBoaHfBf~2zy9&pKmPj1U;p^)AAkMhuYdgYkH7x$ z*Z&**#r{7HK-vHI0F?dz7JxFzn>$##S+Nka^02dV3ko8*y1AGe+aq}8F8BBv{a9|{ z?q2ntCVSw0m^I7HN|8q=B9R{_7xp?rOGX1X4hq6mW(_7MMmEH?xM{j$~B$W(%2^m?N}&hlgp0x zHid5P`{2{J;;YTZyZ2-JxD!ou6FZX9XFEAHu>-cO3ehn3=~2$|7UDgXHy?)MF6M$w zVAVzEma{z~OCMk}*4|Ec7wvRh|fukMbGM~J(Zkg)N&cg5B*ZxkmOh@vtD-oPMp`*ET_t03g+CL~vnuD=1ksb1ruVMu|shmwLv zBSVItfjkI#?=1xcr2dDD_naNHD#{9^rD=8|((k)+hwfptf!~1H1SDO3Me8MpQ0X;Z zEI`ey35vg@hv4_@Z*P?bq-NhczKz`@dE=KS85Xc`wnUyND(L6CisCYb)yfrI61)=nsP*9*}dY%MP@~<5k1*Fv&>>ICdUpy@B*0r z4mQtU552*ne=meQC|Cx>ITKEq)F)HXVnCQ`{C@c}6u4$bw?^ok-BzzRcA?!_H7BEY zuI-wC^#R#k9ST}GNP*P5)Li#+uVU>wk?=`awc3Pry4qbPZ@}?IiVP-$=38Jk^s;)| z1KqLAk?YBHK1Y+?=%aO+T8yX~0+kX@K|u!o^aP3-Z*9nk9jn=?yAJZ)FQmi?69N-; zXHKPN4KApf5M++`C~3Tws!3;E26*-<>VACp!i z)m~34>D%fo1Y`tkX49y%j+4~6^6}<4%+~!s{6rf+apW@**$3n+v%OY#%qUGo0n^SXIl|JlSWp-y9n1T?uYW%LnCwbZeeTph5H{uF_N8O+yzunBinz8 zx%2j@00|N7M;z+a07oQL)Y25*HHbtQ+S*|r_z9xJ z+m>kx_o`H1Vp)xX!rz~wu=&Q@Him)3oF&a_n6=RqUz;1rQOG}~PqQJ?zS&&-QKg_P zjTnwrC!|9#j*Gxy)Uu_}pZ20&Bl3izQ?02%s;PFDAgoKS#PXa@NLhOquk)&mzNY(S z<5{ap7_#_ZNxR)d&d={uEB+`*NJ&AiQ$^f$OqOw^c~x&~7Y}Q)Be~@{W0J?k$0*?( zUNX>GUODI?T@(drFiD^?N!Q{YqXC7@psUYC#)8%&Y#l#UgSRB#I9tORiiERzbT-U8 zIwko{ML0++F3M=c4iszq;Pwh9?S!C?(`M4D1#6HzJZd~l6|Jt22G36+RIOrQT=B*+ zvBEBkwV7pjFcWW46BwR?OON%P&=fgO^mn$|w`dyrd6K}{h9ctd^elv>825p4Blb1Y z(K6{gR<3aV)Jb>~_qbH(oTmNBT<8ci%2yYlMv=&uqw~d5DwOzMV^2Za&xw}=^uFT1}p7+?Zpn9 zBa+@ODK9W(O!(SRF*bAvR3%n5+*o0o8H6c&&zLnA`IyQ~-94?>G%%TOzoJin>CxBt zY7C2oisC|7gQdk*nx&?vn@URE^~}kJxh<*2Ls$iT!V_bZ%MAwA3Jp{;i(F9`c#waC zk>hR=mo;&PTdHbwKqv_u`zgvw6Pn?cY{1G&IqHjqF|P*ajq;==kXR9C1aZSs+maii zB>ckCbEwYJ`Atk!%Ijk?sa~_b-go0?MN>wAi4^7}04QgH$jC`Vr*2X*NWB}~dKoW~ zHY2Im&i)D*CgH};py9@bEoK>I3sJyy7Hbp@&Y-(>!K_!=(=k(V0@t`1ZAlmw*$?7y zUvH-vsWtTRL@c1D!;~lj>b^Fj(Hs+fkpZL#f6E6jT(Phc*pBacLk=NenZgX&zP(p! zPvL3#_JDzd3x3~|0dGZY{1M~=P7i^Ec-sr+488%K2t^DreO~cq0B!;yPTedWLE6k^ynKy6W~f zsgn%}+<{zEo{m7k-JNfwAQEcNU$BFl(2sq=TxaVQ&A<}{?Xog$?EAI!3=utZS;Hai%0z@S<$I;^UAxVZ<9G&lM8VIvaA=YxLrsGx{`eK$B*2XGI z=EV=8?*Fk~%CmqwKGc;f50|LX~HqS^Cs?r0FE@fMuU*?uDH zwb}YH@Nux|hZ!%AF)mFDn$GmN zj{X1*N{yUWt9ca3lstRC)>EV(IvJ6A9W&cw*ZM%QW&nG^7A+qABBZ_!{|IjE*}YAm6&pZ95A|K+OVv0yA({w4rF2?JnJKFLn&D@YUAFe^%+fVEMlZxao8+TtQfOk^NX~E zhtOefOW9)wS-`<)V;jv?Y#2Ei|9uEhdc%Ex(=3{aE@36?43Fs&iD9Fsm`~chW57RCrNJq{YiD`O~>DFUm&?Q6)+@ zOHp6SVOEhzsFumvF=}d25eW?1`H;u=p5}5LWTBK4C4_|L&vbI+BXjo?mE%HjG++w* zd^))o_zTfTs-Ek!XP@uO%o%|ie;LEGpG!5Psf+ z7_Ph>D97Xi0^^FoazFjPa28viHth_r`6Vtg_mbsuBkZ_n+QzSpVwjCuH( zd(=a~B#%@AkvU2ztV?gN3M>zGbbivuVY}Z?x+j-}Kh}kpn|OyOw(A)`GY*p!R6Eo& zGRC4LOCn7d{AMP`wXtU0bm|VA#&jSx`0;8ril>~cc~TV=|HO(%%?l8nkA<=mF*`5A zHPNt6Xrw1Tl*ZPJ-oL7rsf8RLIP>Yq9gFg$(l)mVH@e|j&3F+|M}l_;>|HYe?QXcA z+opV8c3X^$52AB%6CgXDTHkxpE@IX*9KN3C6_xfkP{#Fq5BSr&+V&^s(^o@)1qZ7R z@vy9z2JVHm42KQ_gk8dT1;(7VSM(RNhp{ji?>=<{e~5=W>1Fj27PhtX;fv(WF;%66 zxpQ%PNI_MPC(aLAp=C#C9uavWH9*f)Q^fS)bI0zgDo|aU1?G(2x2^rtwf-$#?yop5 zo5zJOduzzXrG@*G*RlO{=JB5cKGDb zSp_9w#3b~HgRc_^11>sNy^&lht)>uuN~F-&$rxc@b{dz` zLp|h5C{&HHzgED>81#R4-bWcno=1jC1^0+=KX}S;uQyQNx_+XTZ9NU|-)2r*^hn*H zz5+>A0M16EaeUjS9viq3Cv{UL-ShZC!C;U76$oJP!nhVb5c5PqT41E$i4e*dU@TzZ zI&1ep;T-BDdO@+NL5tI4Y)pYsEd&pNU4)1I6?~hV_h~umSq36 zes{EdWH-a^bk*lMRnWWncPd+JJy{Ci|JKo6-|ssh@Ia-(l=z}R`>FAQnx9m#(`;cc zchQOCdT|g*-=_1)*Qo5exNK*vYCvc|c|3Hk%HuLS<)AKr+t(IEH_x*~c3K4UhvBvg@`qV74q}94$0J?^ zLxFUH(bJAzFco&61Y>~|M@%SHx{F=(|r|B0sqLKn_O#e)D!6J!6Yst%&sI!d9LC?NkXew&K&oQUX!YLifZo3D3-fS@{9vNC+CNaQOYME;|n`>h*f`c?_jgd@H3 zKn?_3P2p0`m`z0zFJZ~n`V_O(;-gVI{U!a$PJvb5Kuc3qjS^YYkgKD{#-XPlXKy#u zLBrWl;3lo!J1yUnX5Qn&N!)q2b{(rD9kgey_;d6Cw~ga`!OCgz3U?bfmICq?>Ry@@ z?Hi2vDJBUeghk4C)X4fyn_3dCb34rhkItvH#+(heG72yLBdgFAJIhvgJik{%fZyFd z;tMV<0@W_}!NNx=Ut4_#=_mn_j|~}J_w9Yd4r5U53ESrj;m6AJde(F(>SRmSS~2H2m^zL+CToiy zynzOa#z<>Z9A_S7aaiV5r3)AbdX1>1M35E7hMmVvxMqRx`>naIBb_}HoCd+}*R`+a zV_p;|tJ3zzkW|2PPTp?sc7``vW=H|3@bjc1p20wDY$wumcVd;efgu^8CF}%QvKX_u zIDNTEheoXA@_v>&hXywo$G9J^NAf2wcvFc~?h_s%LyJWsvX|K>Kb>JVwgvA1Ck8|p zh-*z9y{Oh;TlpQf%rWF$3D+>LLNngXH24Gu<%I&Z$=CbmomCZ`Z(Z(epiL4V-2SMf zmu+6CVVrL%%G;@VX-DK?@ycw4rQ^!_KA8uul zHZndB)aIu8?;RUC0Or1k3t;jVwEn1op?LO_Y#M{;08cqH>R0+2`e@CdJd&KZ5J_!I zNSyy$o6z4SORhktT>(!`sHRQCo45RHU)Tfzs)nwBgNSE7l*@>nRiPjpdJy3>KMv>= zB}em1nMm*Hq38wR{ofbZBlp&Cgy9;{Lx2a=gWd`97g?4r7B$n~UO+p37H#<_mC?cT zykC_&v*se+rdYo%M9i^L%|slqxPgUCh$t2Vz4U8I(E2j%iO@g&1rcF@K|CqYcl4(- zASsLV`CKg9=5WB8TjMWzEj=^H z6>AzA~;YblZ3WMFW2g86d? zm%E3$7B2n!y19_Sh(w3otr>!L7wNztqMX0F3UQG`Q#9?j1A@wT76c{Fy}BM7aW(}V zQ8HL){ZW1eWpM{di`jw_`YM+Ya1PSix5|;f&l|9ZSA9ZVzZ4#*e|St7P6l5SuGYtU zjAK`84gvnc@6GOb3pU->SPF#SZXgN~&iR>@o#38dg5XnGuuMXI&RlEOLuzc$=b2X# z2y8twr!`#ZZJKmM=5KRVrnJEl{vb8xdG_A?Qr zEgS~#Kyl&@a_#?%)pxo3Lwf9(TCoo@vmMfhaQ-030k)Zs_z&0wxC9CsAu+d65NVu< z*10rIHkpsHn88@d;5*)aJEVRc+qr?ELaABk>J1LGoj*s9QQi?`# z=b$Fayug4sHFvb@EbM9D^6OctNiAZsD(~f$$uY2aTC5g6x*#m9@E@@wxH`QOIPTK_SI% zW`*~>nIn@PgEoQChd5VnfgS1J2jnPSkl|6=#T-(_FbrP){cn5Sr~&7pgo3B{A|JNPV-e(zMuGEmdThMw~R% zXQQ)6m3$olwFAtgZJ;0M?q=81d*t_EZt;C`L$8ne@pGfQ+L&f8ZeyQENz-TlPz!eN zI3xYE#w@Euj~K2HW`1%+o#afr^Sap}6g?Yo|4)?~=|WXH{Q5!d=wQg8G`kUvQ!!rU zDqp(P)1cRgbw&mERcnN?I!<{w2^Ug5v(@0O1kP;uz8#JM{LldN79hgiI7k|Yc1T(L zj=*?taGo_&{1Q=26Q`6pb>4)Y4-nxwI1h;6wl|f+!5fOA{6Rnx!Q`|Q|ukxm9x9JO={+d}dqE`Rb|BC@QSp?6A2 z6UBh3p}UEzrn-8|x<{^lt;xlFyUuf>=D%|~A3j~CwyK6Q$zP7M9{%bnX6L2jvfM0{ z-9)OR>C%%)D6mYTPn69gI_1A zF>RdY2N6pQUHoj+WA3sZ(batk`m9f{JxM`V4PxML zHDV+kN0)5t2%oJ@nyeMd6=qTCNODRK1ZeT6k2=VZxRudOV^2=fsC7O+&yACaxCQ)* zB84vY6$C)asHo@rC<1y7k=8!rtD$nJfeS-)KBtRfO+@Jz;N$`rXCl8tLpAc(8zKb- z2!4yT5p6upS4Qdx9G(ZC?spT-p6$~!Y)i#7y1+AxOj4z&XJ!(S`e;>0qSdAUIdMFE zerNe0Ijg1#u)k6tIm5HdM5aX*Q=HMK*4%>?l0xYRnA@Zb-4=o=BDZ8HfDmU!>7(N{hT(Zhyg+|zT~f%a!SbsrGKzH}17W?(3WgQaO)fYu6c zSI%-C;K@$X>nDzu-t13yz#i5^D}ts4#UdJ%)|seuA)eFRCg-O^;Yuwj-33vrlDdP( zj-FGm9EL_5Vm4wA8gPtwXMk2C5swO52VzkB{)$``>~Mq4FrZi*%nLrlY_07S<;gG2 zLrybfdZ^<0I5YJ`vb!aHl=_&kIp^+_ds^OmWDqVJXM~$VS$O{@Z;$oaGMqIyM>|t8 zP)tKE-PZheE~>O`JCd@g5dJfZne}C%ek*B+nSYd1d0I$qpyO$Nj)XKk8@+_%WH%emG?Q;K;#L{{Xuh35*%xQzSiQ%J|hH5WcmWzikuC zh{J+y0|=c$wPx?ptS{!#xEV@+hZrC^_x?FRywM=SV0#+dYTMNkD}kuPu+fwfEFTd( zG0%roz->}V zP0;6gP4;rr>wB|f%jIy!c$H01tF_w%7697I8%r20w+yJ`R@5_@+b8t2a-Vw2zIMFn zOnN5;*52OJR$W_Tji@GPZTQZ~}yDV>z?9&X=2l$YD6^)Ww=g_(Edj1`^mR69@6(fo;ix#?Ow0eY?9R38a`ALIVE8E_$oMj;G>Liy(oCTE&Tpju zraMXl@Vh1YVGpLn#d+lDv9DK=h`dO@D{hO1_}>8BTft#3B3#OLI2x?UbZdU{P*OXvI#Yzh@EaSo2!@)Hib-l0D#s(q=Z27g z{}_iYuY=Enl8gOIIUQ%u#@{VlUx$sB65ES5Pltkb=cQ$QJg$~DprKuW(_m>um*Ht- zj;A1x^Wayj*jPcwt&Zayq0sBTz3*D__HOSRpKpDiingJ|N^QTuF?j$`JNp6ys$l}L z&^e1hBWJmEAEG!Ygc|F~=P7q56kky{A!il=Pcd{bq6wZf_gj&`S;)2Y#>x3|JMWFk zwI!{-dJk(EzFJ_jhDwRb=7bcC`n5MoAMfL+sZ`b*Hq1>2bbW_zfXWUu?#t(6l&O+X zKYe<~q5VM8iK8!1;AvlX*|bUf*??|@!A{k6W%{pFDPCdu27C!Q*b+^P{ZAp-Ju4^17=-qu=}5I^XFPOQTtyN zC7R3gH&dF`yJhB&x|1}SItR{0@Cr~Vv(}!pf^<#krpO)@Fj~q4ZZw!!JjCuy2+*&Q z(+yq+^;golBD60x&5KkA<3BQVJGE6{+iF8cbPpetSLq!MDWH*qz+SGBg_QKcN#gijI6f%OF%R}2N4}aZ@z_3zMqwytEpE*>>Li<3(A~2c z#A7yiaaWHbEre?CArB(wtSiU0g}VPl9t5<9MnqMLSYifHmm8C!2w8#V@52E*k3(~y z+f)F``#zD-W#QTkdu3_1$;s=0WT@=y$Nn6~-%`Lk$cZ{?cR$iSKr0_fbmAqHE~)@e zYWMVcY_Fyy>kfKEG0wse=zbRccz3vXNA3AN^wH;!yo>Nhavj%VM|E961zarNdon_l z_Bm{fkaj@M?xw93w2#g8 zI31~Ugm_u)KU+3{nr&nVOwvNH`&rCm#n+^|#wR~7;j4=O#|qX`e%ylcXHH=TCt6X< zvWiibPS{KZoAPHFzus=Cy<6-e`KTT_Sq*_EJC{Ug4EczoHI~elvGb&^sfATaL`&?> zbS6WHc7r)LB|3)_Rvn5wFGM{fI39E*W}#{jI=Bn86I?&MlR=OxL@wrDDVRS50ftcl z7$4Lt*DK^-d=T(&2H~Rtf?*s67WJ3RhD95gyf47LE|z1QsUz<1$%nx&j#UHqC_XAd zhEbfp%)#(`1s3iAz?!ftK(AvXsgbsg#kW!d-i&2yZa5Roh99;xZhYHnNC-dtB*ts} zXdswV0QJP1du&LX=-rEZdX$)%^xi9k_3$d3f{Y_d6>y@g zD?bI7ye%9A3uQ+DM#6}W@}m{Sm2tNT=9x-4d+6{>-p4aAhz@2GF*rM_Yel6~*Vi+m zXlkZ~)u5|hYL`xI|Ur7u{rO|lWX*bJmg`GRpEy=LIzVIp)PIjXe+vm$_5NwJog>D$?` zFh{8CU+ni2aBQ)8^dYf^uZ#e*RO2x>!~-~|>d$)b(T97g#CK$NJeN6J*eCOhxE=Fn z3=jDU0Zq0bC#3&4!pY+MX2xY^P&-O~+)J&KME}L{w0M4GF5kQT5MvVXNd0UUwG;Y4 zxrCq2`fj9w>Yua`&eUs9hS~r~i-HjU% zMatI+2_Bcl0Wc`3C7GH*5OqK!5P7vl+kqcEBOVTQVut$&X(WTQ4N=C0azsNCX@9>U z&P5ztCw_!3qJxVQ$&{FCC(cD3tP$}F(Gc^3w|~4aE1|N+r0=AJYq4gS<(HdM)n_PX zD35rct&1@2V5ut)Zmo$wfX9qX?WUivD`DnM6i zbK_TXjJJ&At5#rpz+qaYlc?$bYWgJXQKanABm)u;^wGQyoTli)#Vsfu?Bh0kbQoV% zZhefY);vKaE`_9KO|~`2u>O(@_#-=PF^QwSPGgLFs6Ch1f!)<)F7Brs3T~@Dyq^j` zMm6N?AFXmT?j5~igLaSSJ(cQH{vb*4QcDW{~_ z$@!!n-@Bhw3Y46Sijv-mKA(wd)3m^>-`vZ@`9#4b~Q3$4k{dpS6U`ctD zvmhyW5_2H+P*V3@1z~58`emZqnCi5~!7YekH(dXFMy!hRlP5~IB*|StcmDk_IsV=- ziCu@{dK(@5dPN2N8s0Yeq_g+DNaY&2@g4;G(4)?z&n7R(^H=*Ss<`BKy>9u90xk6I zRgXiLh?~9Thaf{AX&*yDJ~N8LWHzUQ_6fhxs+rQwAh;@c!^FXEqYqgeVTeH`VoF&RvCaa~n%bpn4v`#LN8G}A2|K9g zBj4MiX*?2!JMx}==rXb@+<*TsA877mBee7XZOnCXQDPBqCfe~{pNz-iQZnk)cSQ_|hd5`1;ZI7qp<;z~)Agy zrd_m-P*baHAMQujUR(HU(3=jlj$m1L8;u#SyPt^Js@l9kzLBHBZ5{sTp$eC#K`mJ( z(F}3UI2^4LiaEP5iuP*(fnox}VjclfgWEJbfUa3r1Sp!MUPV@%77vV!AO+qlpURN1`|K0(J>7F%2YecXM9vW}M4X~fi#>Fl5= z`185`&~)v9Rz0kGpka5I%8rl+(?`}}{vT4pfNWalGR8P6~a?XN#8hUMrJwiCyg##%;I4|Ek zptRf2+FZM?bQwgAHy`36LxUTR#{iG1=YDmnNu0umSy9igw>Jp!ypD*7aR2hKcA0657hoWEFg^$)xPHoM5C>Qc1T!5NH2AIRsTg>3@ZKm`ZIJ{8#tEU$ z)qfj>bG3WGjXIYMXumJ*5Xg<3jxM3m2bXeD#MM5T8Ug_-+~1SDv3q#^?z)B^-woWo zl}ZNIoM8P8+ns=^cl`pcnql4RBTW{&(EGo0h7Eh3?;GrdcG<6w`PRS0^#p=dIbiWm+;B3HDAAWKwECrErG@`&T|hk%;{FL^Q~b%d?@#r}U9=6KMDF)& z@XjF|<7?%UXz^j)$`{p>igmUU&#S$NqkPo;X8{~{A`g!dnnM^|g3_#}0bkLw{l%i0 z8-nEcbsoAgV>=fU#T#KgQGe}e`8T4Y7h%QW$(f(?3h3ZRFF`8j{j9TK*LtNoy??`~ z@gFUbISU^3Krc$$nir9N*n+n`8Gzl(fGQyMqyJB+F`&C3b~M$B{g^&V(#>N@T7ko_ zNr)!gq{?e%Sh4FB7K>3(0^MM+`%%qgngVy4hn#5(wlC4qFDT0kN{{&y4P;i(jcBkb z^tke^Bcro1t0lHH6QeRh#j-V*<%iTh?=qI%=mV+Kg7*LzytC2%WC!OpJJ z3h0F@ZGKWnk-dE4pTGbJ&`(__l=KsbDe=L3whkIu(SbX?+kyF`xRm< zR+g8kH6KmqXtYw|ay?=!&V}+niD^nkjKoDF)im8|8?>c-!?n)5>$P8s-8k7x-iv_UvsZ{Y z)hMi5zpS$SJQ#%i-h=ic+J?PhE%I%Iu#n-&hvZKWxAKQ7csE%FanxRjN;2`)OzZHo zQXh$@P2J>NgWhu@e_WPpo1e+)&Dz^1k2Pd(-Nt6bM%~@ zmpvRT7jIJ-D|aH~>yS_KC<;6FG$wWB8?I&|JO9*T+RtIArlsAA-$T+rF}paa`Mx)( zivqe4x1|zLkRP4f{QP;J3@FA7q+zt3)zsfw4Zl*O?mUZD-T{kkEl99Pr|w7}3Dlt} zUs9>li(LWJm8B8piX)8$m8*0CcP4+O(E=Zods-0n_?&~ltTzFjrRETJTTz~kEB@Lh9q%S6JtcVD7S4J8L zJf0Tii$d!->7d$Us4A8?LQcS!&o%IINZ4^aJC=JT;j?=`>zhQBd9U#Q?#KRfxihF8 zfR{ZU$jS295HZa2M4PY1rxI`^qahF!VH`^t0=tw@?DJ*KivC~S;k;0IZD+^3IbpX> zygIOt>=d?6+7LoE<0NjdTzfACp05@ie@*Os#v7?p;>^QlR~eTBX+bIG9XVf*!~3KX zp>BGu>g+!B8~)9Vwcf#ZappAuk6E0>GEg!v&7Ph7+KrXelP@l}Mk#D8&OAiLg#=SI z1wp1c4KtxTwgRe@a%fa`zh5O{vkwG|-pvM|b-8IMP|nHYv@OtV9=D>3^5)c{nHY~fk9A`Pw5&EPw5wR9K&a)dFt$_MjwmY zF8=*6Z04E26QZ3Ug#Qa`2>n6^FyC}mCD;$(szAF_n4~=@7=6$tnxD#q!!tX4j?|s? z%jTy+jXAt+lP)V%&w$-BOLw|ezuk{q?8v84JhHLljRAAmQIwM_r&$!ojeSf$g65%5 zkM z8&Wx!tzsF3cvmI2KcHGtt=q(=QHlxQuh825%XBHFwS`7A*pHXfVgkd1Q~!1f-^ney z4yAjU!gGcC^Ug)A^S8k_dp{TE0SZ>B2Wmqi#h9g%Ka75n_YwHC3ky<+Aagn2%ozoP zE)hNJY}+rq-zt~D*aeW(qB{*)Q^B=q_!W#k`~ zG>9|ZpAJQmp@4oV`gZbo5c^n{aM_cwUYh~CSXz_k1mxhG=_QEcN=o;Z6i}E) zq1H_R@#8`Y1IcNfxQ+)oI+P0#?E zBp2O>^D8JmxP@frn=DsyzSVkiKtl9%)0;lW-Y*Mqi0lLlsDrx82v^NU?;%10PH_9b z+e)y@?m|32Qipy|s_m&s*Ynr?xHlRp@$BEfA)@Z$$MpiUHIAC|IkA5+5PB-qBL;l# z&=p&s)`(+306#Z}09Ip5yMazA#954QKS!;m9zX2yIJuZMt29NKy0KOmkAgER47kg# z(ItN@KZ3!1;V<6W+*gog0t|CyzjDRBrrUs;sN>6p!+pSc2IQtNn72gd8UEToMcI+o z{D%*>(5QjO`wB$YC;Oa4t@nxXg)opT{LKNgLj_(q=Gf2V$iGKRue6fc0cyvVykEWS zYCui~2k8-^0*kHDDrY{*Zs|f8r*-d*`sfPI)l3W06G|ygN^u#U0!dWDP2^kan@(k( zkGO8ntIR$XyX;q)u3x9{YMSZ_Lo1LoE-fAd8FR_vxgDdyF6h21+A8ps6l0oOEq=Bs41hd&_3Gy3!3;ks_L++w&l2eZ!E73KRHq)N z9J!4v%4}G07Fq#(4_lExrMN{1`}b&z5bp0`S;A;PM=UKw=T2Ga`?EirEy(Kz!R)ES zt2jx@UWir6TO?{7vt(ZUlf`YNmTpvsDb5=9zHbqf+~BG?-=DYWay##qgXUr7bLvOC ztRWM&@hx>-%~_thw4D8(#%pry=FPIYIUzVWQipQdw z^uEWG2)@*K|1}7HR&ly zr#u$JDU5!AD$Km8u@=S{B>=NZA``NJR}xnhH>)z0u03-%e0TF!J5C9Z{tX&+Dy2JpS{io%X!eKu)dgx(VEc*K&>{sl5Q@(iKO|5EqNl3$RhwhylW z!4J!2k~=M*;_A5Pn5tI#;p_m~XY)sw;&qu%KvYo=Zh8 z5ZyZasaDzl-E}Q|SCj5w;T`P+Ze8hP#HCbS#Kgb>^2*uCjP<0fVNW;kJx>@S9rp_b&zj04}BsGIuXb?tbMbu5rk zkQV3x8iaTM9xvbRu(%A*SVi`r+*-L3BP@C-E8jic8^T=n8#PC*yP0-GGbpnL-5TcV z;8;AH!T?BLpKz(O)j5P9EyyB= zg%zTPK&`B>T38?+G&=!pbUVSRjP z#=qN8fr@=RufeI#g{84b)$S-GK8_!OP1Taxz#5Xo=HSTU*kD=l^RTbO#<0FTZIzQO zY*k%-u`zfRle2%IaAE-_t=eYoZu^jvFp+grlhxX4HB{QlGBte1>ip-ih3Q(Gz^P(k zdNGYtJ+lKv-1^+y{B%o)-p;^@?Ko?_LAhg-*s6M~dex4!bjEgUq2=~Ct_m|4rr*OpcS%Re15mx+cFEUPa%%ZK6<^xX%I z2P$cBuB@cl6j7W7S3Vl?Rojl(c_PIHbms_kfp(lCQ);MS!K2yf2+AizcnsUt) zVSI{X6WFkL=%w-4Wj8wgO8miDw%6n&SorG)r1l4~`P_nQ^)38T^28YROXgUD2g*gmV$psch40ZzdO@3>T3`dIHJ+~7-$KJ{J;#T*K79{ zML@VpJ$!c57e^XrnNdz?P$3+E3`NOdK~Z;@UT0M(TamnNLUy+pcs@B&CuLZiZ9vJC z)3EAwko5blLe$T72##smzWax>`XFp^bLLOAU!)b)*^M2f%5_Fv8PH8eh-(RRX+hpk zp<=->OLoM94b)Vt>|2ZcdKB8#^x|gNCz;pAx8RT#m=MQhsh6cx^a6PkJHPeu+uFGM zR*V<;qsKWV+_grrqdESPii%rO>a*OY6NCo)f-@ zVrdq=kRB9Ehc#A{gDDo=oX`=raR?a{(={il#%VR;BUQ0QkrZ(xoRV0xYdA}i`!Y*TG1Glf*s=2$pCh~5=c zH22C`%US~~ezjyNTAjB9+rh+lScbTrDbhNU4Ag|2N1=}Ro*9xJClX+1Tw6o#eRAKm zywxU!!~@vRofSplr5W<{p56}m12qtXP3+Y#Y(-9MiFI#jnjt9U{-_GB)0vxD$KUq) z7-+~_jmzfJL*Jxvn4l7{G#EC72WQ1iIRYp2fD`HZaZwd`)a&nRY^9POxeBAkG{B_4 zWrMK7b3yQjQ~SErAnwO-;BPes7@<7!;N6ToASVm8AXvlp9O!$o_L$^cLT{RI@Je1S zhr#`d3jGm)PVfp#avhkQ70x2FLpCMqn@FViq#gW(`KlfLSRvwq;-x}zour4`DGpsX z0v9qpiRK%Z8RSdA&hu>>-r@t3P)F$DfG3N|8!H{%#qP3S!1&1IE{o?0L*o`hl@}Q2 z>H8z`wfJe=y{sGGw4o|5DA5y@Dj#|>f{XWrJJkpM!CJyDPx`XE@P+XDi5J~F?gwra z)rOH4V2;iy-Ldt>#W~+B-xS|c<%w6$0mwdICL9R$Bv_^ikSv|2+smxQDZMHz7%WrF zFMT)$9ytHKt*+jjU(3L7G7#KNU3e~=?^nLQFJKoY@!10}(hJ82dKA>8_R&F-na00> zWhd-=_Sk8lyg)A@wrY{HSUv8y{hi=)!7d@X^-V!Fyz$V_uhtc8CLJVztp^;dwj&pd=ChQB z0hOXjK`-?-Byh_l3w?*e(j8qcu=sq9)iY-PI8pS~*XR-YJ19{&@-$W{jU=$7kmNE_ zFR=VGU;Hl9(5-D*UIPNW3*DW5;y%~ z_22g*xWaS5f1b2z|{pDL(Y&M}Z1xh_|sEiPkdTFBOY z0r|u&3H$GV) z5*R@7Za(#kPKbL#6x4E56!lz4k9JtUogy@8RH z13o(k10>y7WnU2*Mg~?$Iw3t9F(XrxpAKJkkaP+TMwZI>?4KrI?nO*3j2Q9%YPHBi zehRM`Ss8vE5hU}!s2u-?I14@t2P@rYaR;N%L$J_uF#2v}U~OphuVO7)@#B#z{O|!6 zUXXZfzfdyyu!sZtdI)WYqI&iL!+GE(yBoqeF7H#0kBQ}BTPYh`-8*RE+Lv%120PNw zHVSh%`Z+osJh}Q`E|XJ}vv%rFm<((YlVOF@Lbrp;k=AiX`6&y9Ibg~ zW{KO`VPqz?!)DH%!VZ1wMue-$ww1b<|`}@&l6AE-R{HY?PvQg z=DnwP;SP_6FKiN3K7>m@HgAvlJnl#6)Gwmw58q}-&9DyD`GKkYTxK1UiG;K31SKgOB1O3+t`8wcFL#_Xq zg8qAI{4DZ$ZRH{96s?u4OuuFq{J-ZNK8?->L_;Cm9+;_i~=j}oiA@258fMmTVu=a zXZ4HPpI-~w?ioydV4z&$pcsVI2rKSHZ;jkG4=@4IN#KC?FAMA+<%LxH22aQYV`*A% zSni!4b1SkCKd=eEd)n+Io@o*3w4o6a8$b~-rM7Yr;n4A%P7oPxA>=c(VgYjXpP7|; z``)FWuRo%gH?8s!=lA&EJv4k@CE8f6D^Gz3EG1sYYR>%-Ss2jeiFE9sn^|=|2|W?1 z_5ve#)_R*(eRYjx5*cFDHoL$(JiTby^`Lb9>iv{o#!B0(d(JdaxSynZ=7?#;cp{a@g!buUFRv{{Ra~*z z2Yv5C9M36$eRwAzJR{KzX=A&ly7JxHE+=P07nIM{*8{?+E4mavtS%N7kwhg%k6dyv z$h8W3wL@UN`<~a1sd(5EEf3Ob2pCxYXMxKGK3yE2w!`D-Fw^eoE(5$1*|MkzG5Z{T zIoGDEDkzSaP;MJ^=Yn=PaxFxsRsRX(>$wqsP^LhbYh0O8rrtVH>#zZ%cgila;#NB@ zhld2IoUF1}#38}1peSqX*{<8EG~Wow!3OC{wKslw!LHi3xfrV9@g1HH08Y?SB7>c( zQF#zYn${54SUnNz!4XTb2UbMi#^}+sWnr|0$&c;c3PRB2k$uFoe)W`;K60=AF?6op zeRv!-7AIB^tWvxeFs!Gnh@2Mb>9F?UrL2Ccepn;96hNz?L6i?F4q9rpSxhsv`8K=$ z>%xH`$)tI@@=`5%1+DrfyBN7@o954Q3G&_B&nQ2x`gHX_Cf$Mw94&UwGF?CQ6tm5fQ}q9aydk{--ZR zamOxz5HqN$YPzXoKGAetTS3dn*~72Uuw%p&U&@v5s0y(V^VJ`>;Jig_IDI=aGND6;;FV|}Fk(U>jBSCG>mCcDT0xC?xHXYB&4YS-V}uNZ zuzE2zqTtf)h z>#k_uHt=o!!S=qqD|{J!h!=1Y9w%&si8z2urS&RU8Uw6EP*L_03nWHiQl?h@3V` zbKddx62b@<62iT}nZG@z1=_wY_R017o{bGQ+Jy0D50IE>x&&77*PgdVD~_0tsK6pB zDN0T=34x-XK=2TivS&7PFb|=gW>qF-OLB;AHlH4ZVq|4SpR(iR28Q)M9l&qZ*l{Mg~Q&W4mjz@i8gHiX;T9sCkKdN^p%14kR9W&R{EA zXdB!2WC8FMHsn(?7_oD(B+Pg5X_TVD#}f9EZzKF~*9(cwj6}nrA?bvT&p?d6sLrv_ zl)8d(rCS>4Y*>QdVF5j0P=OL|uDEh0<~RFux+oOo|BO6&KsAX&Vl9hF?Uizs8giHL zh7`-o7xmXum{FF5I-oALyb*X`D`@uVGSR_>^DxKCnJY*i7FG%PKQ}ie`Vp&f5*Hk3 z0A={fWv9u4OViB!A--3 z?5fK5OmTa~AdQHNzr|CwDaMeOcZCLRw`QS&W8{`YLT2CH3-Oan#rXl6^7RqxY1(CT zb4K%{Tl^r_2taNC(n}?_2<|yN0EqccdKm8~G6jhd?rVz&0CCGM=oK^_h&qIXp$qT; zcv|o02iH9XSiUKv4^0phy?Ys?gd|jHX6Z@@?EI7MZNQhZ0Pc5K9u^u_V}e-4laz1ZP%tG?4wQp3>8-B>gf>ApRjf_IHPqbS z^Qkb#!t93oD}u(#Cd}xof}l6rXwc2s(;xz9=vwsqeoVAW7k(ME;H~^NfVSOgXz6y{ z2xxzf{fePh$h|=NJBgRKP*zOX&SrQ0o0#x&i{N%K`R9~U0dt~=zNe~27UnEAOvF?wN1k$HcKd3gsL`DecUa;KB~QNFn8B#5f= z4D0oVs63a|$(ZHO&A{!*tYjfGC2<0vQT= zx9((EFdd1>OnzILRptLw7b+e~-f={CRJbW(4bTkoDCIO47Ax6T{RoBEYc3a9f)Cio zpZlig1b^+94cAj7;6ex93D;BUcgYXmffjJ$4-Y3O3OS4MO&Gp~PrSF)pU@E`CtdzW zK`N{~;v%RX)mbMeIFo-g(l-tGb+{gTiU2JCDjski1dBz=Hv6h06 zf-xzrZFKy zwZ_+66P(u=|6rG7>8Q{5@ls{tz4_+VI4Se8vz}>Y>soub>~ChBV&rBhm0hUKBje8n zT|!qJs;o<;UpCPfPK+sHDT(y>N*GPqC`Zhn*{xs-%Jg6`FHloWtQJq1s0kFvu>>Fw z;IfrD2_;||w|4IbJ*-{2vtc{-?pQ4y1aYlZ&BNdz7Y)F;TG_M+oCIY~Qmoh4HHWdP z{>irKEuuh#o0_m)3FWaTcTB+Ib?DWwdUQ1N;UbT5F$I8i@zvfw9lvu41K!>CYt#1iH-_{8HT3Lf@-w-?^&t-u_ZC2#Siz!ca{ zZLE^_^+ei=o5@n!W}~`IZ3@F+D5h+qD3=wJ5tAgqyVoNEL#e~)bK=Rtsm@b(h>A`+ z--V?;!ON?pb=hWzyJNwFy!X~%UY7UF)A&o}MMlbQCwk|f;z{*%fi(K8*`r{2)7qPR zc`l-*U#G2Sr^z@*Rf}GI6PRbb?sF5z%hbIia*4`Qxyt4d--ju&1j`(`&G2c#9##dT zokkp!;N&iZnH`8oS$1BMaxot0 z*p`Vb=1PN?EmW4=~UaYF9n~>wb_pY&A;9# zi$g>2hAPlzKM7RO7IPtx%HgHM&Y5r5K70_If-+4NTWc!|py<@Pa!ioqF!PFy%REhd z5g=&ZCP^4gENI?#5KZT4As>GLQVVu}7iE6{LPRoSHmjfCal#VsGOK$o6QGiu>b?$O zDGqjAne&Hk?|GcR0_NKZU5bL5s>emw)Y^K~OI!2Jh_Mn1@b=xIQn>78tb%?QL80~xlh z;1Yx%(v;&x4v4GPs^LTIHBC|!R(4x<$q^awk3A`lG9iwts7}Z0@x^s^+iU0TD`DxR z37x94YQ)GWuj^$M9k18D!3*x&JU-8=i|PD~@;-J)nw6A@$6=+O0w+h(E0>x%wPipJ zWg+lJ8=~{{?+514Mu+Tyr4-+hSrGwv0W<-s=r2?OQh{uU0YU&yVfgvVApyx@@-+ty z$EhVPv*XeUF!e~|Qp0$xeRttW=D)Rwr{wL3PM@AUNKYZS72crQ#ynKhk{~Clh~#@l)G?U9lhY1vms6_n|u)v=q667c5zM9A@EmqB7aevQp?&tY?Ftzg}!&ohi*j zBF7N8&2AGg+!B<9=F(HAYs~7ENnCqff*r#zBn9e7DHL!)1hOf4FBK5Cd zbu62}hB7)%w{W8F`#qc=4FUG9jviuyBCc*67buW{+jz(k>vv#R3|z}T7uD>|b3d)Y z_3<7DX4P6o4^OdPqqW$6Rn+O<=AJ}T-f=49v>|yBEF0?nLEhn_Lm=fnarAUb*KCc8 z`tft(8{e*+cRl9bE&hZaq#E(1NTf~pz`4;W^u?@81ZtSJx)bQ+uXRg;?3!5iLP92; zs^eM7qMov4dsN2S!(4q`6LoNhhoNuv5@#lO+#gHFE$z;V)@Eu=b1E)svk&UB9*Xvh zt)*Pa7q51fYo2_b=fBrav?>mCTb7@8{duBZ4@*+z7!%{}&y`!UsF7f{=<9Ns3YWu459#R8!QSl~rfMHU4LVUSF=QJ{V4+W^;BFl+0TG-e z445<$VZEk<=qpxxiZhYs3z%yDb=~6HHsc_f7wTkv8B+nga6FnNNbF?k1-$eEZ+NVa z#dLkg+GMv}1c&KugIb1hRB;b?!}iK~ZyY5bV$ZP4arBeh_oSIRa9l^{psNd^jg{bY zehF%4#n@{>Tv+x?KV07#Ty>ao?L9=Eh_?M)do+wowM}N!%F9OgY&EoCRfL9o2f^Y% zv^s{1CoCY3=Bt*0-Qd!1x@_V8?D)FDA-i>n`toGCZ64sd1hAf7cO~Ge3Nh@v;)}g_ zd~baV$|bR7EwZ8H?n39G-}hz0Wk2#&;jY>M=Hh|B&yuZYhWAh-k*W!*d40PYv!oPb8>QuNX6=;BKHEuTF*8yHVxOj`pN3jI0Aj%mKWEq zH0lx`mFp*Zrp+WC?x|qnqf0ibk)ZJYpf*Bm@Qr$j2YjeFp$zL^o>yLl8SJ?XdA2VTQDVJPpq(=>P7Vby&aq))Yafl*x*+Z&)4 z{=mmkR=sBYGL!S*e*O0L$3VAIOs?`*kd+b;FPd-$vswYmsuhO-Rdy(Az523#{qN-F z^q8L=7lB#bGm)_uwML*FW`9}tH%vO~)aqtB3~x=h2J2%4OlCv35Np#QXsbol8mPJa zP#~+#D!;kEwD>6!yY%;uW*FR@CY2Rkdq_4h+d&At#^L0L{Lfp;{c_hM%dY6mWuEDy zn5Le;ByW8;1y-A}zdvj6Du3}&l|TuModv(eWhPAIif$Inc~y5bOjXG;s1j?kI08GQ z=*SzZZV&6vp7T1UdnpoC+Em^YkK42W`)+}nGadanNOuetA}%w`HN4T0nO<%-9=zWK z*}wQ}4ndt}HDvF*Z`H33@7cUMwLEe`y%s;VS1o!Ee}!Yw4BEZR46r{ltOgn_9)gAA zIOYL(rbc9zv;_2{6CU1TI;>*Ga*~tWR;j?X-qGj(BIN;h6BF!lyFA*8$BmR5Dt9ZM z5|V>MQb12m&y+S2pM_O^+3Qt2d1O$EEMg#?)l*c)SCx|B`GMFf6o&z2Iu}lYs-KP) z;>zL8YOp8w&8J5@7%Y;awka@&{80o?3q_T1vqX)@x2c(>_v|@ zxsR@|cYCr=wktKW~1`f4PF0%C!?^N2hdJil+Z?LCO^Jh?#XD z1cAO6f$!35_uJ>KGZ`=S)us;)g75TB==0X;MSl0u3jS!Wk;L4%dxT_?5Or__v1L0W z0K)_6VSV!uiTmDLEv=#0n`hF(+QXK;Q|$;ds)2Z_d_g zA2Cro^5ipn`Xk&Od#5@rRJDeOSfhZDqnUL>cj)KMGQCsnvTDWzale(>LP&MmjW=TJ zv_H5(s%hpBJ(HQ~r{+d+gWc(Lqxajp$>Qr?g*$^wsrK|0jOWFE(Yp}z{J3S4!%;!i z!@RQ|54AfI?Xn7a$Mv5vhHJ0O#ypdY){FhtvythnB0J6T;!bUD6KABbe$%O+=?Wg& zeMob z7U%)fgS>m%1TR0o6ZrW4zO#W>cc#N}b5ZVO*WsWm15PtR=zM-f`U~#lWizDGA8dozJsFu=( zD6v5wlTeKbF!S~POl6(b<)G4wrS<1Rfr3@-X)r??+Fs|o+ryzOs*+u4+43+q7?z$6 zF)AVod+wq=Wq~{dXyWH@$Oa(;(SVvGCi7_>#=e1N2}|jQs`8D*s*IY9dcB`N8CU|S zMR<~iSppc#IdgFp{MEa~WtpNI;|0W)QyNC03dYbA2lkrb+0^GsEtFc&b=I$kVwdd? zluos577wkRPkpq;eyQ9B!)fu5Io}3`5QBtgpnT+S4(OwctAfy!5<}w4{_@#WgC%!F z<)JLv?B_dMmp15h%by#FC%b|ul>>TGL)1Ye7GVk2nN-zXG>DphBz8ZgDoEmWXNu#t zftob04G~RAF|B{*UJmv1$YK;qL4c)5h@}2iPP41q>tbYUnL|ybz5fPcV-9#q?K1!b zj_Okh5DsEf2%t^j(+lEL?oKXP2e1N}oeMAkxk+rfCgdK`8;5g1nij`nEltEJW1FsA zLlKgd&mtpS`|fvks(-ZwVp;4sS6h%3|3e??hvEuR3$=Q*A92BJwhUy+;g#Cfq|poK zPOH_%pLy3ct*CQt4wt8=0Z}|7CtvNho8v4z1lf=e_=B1(Xs59Lx7?Q&>&Q&`wQJXF z!1Z$XN|&(=#}Asx&f-{)mnBn>sCU6A+&rD)tvNF~TNfM!4=YQ9AxkC${te_ByA+J# z=zvF`2f%~gJlGb8W9S(kK;<~t9l<0oTN9Zg%;>oUP`_K|+{CC~hwJt!_U0`&>g_!( z_m_t~q+dDgah#yG2UT%Gcm>Cm1rI*WSA$)3R_h?zqr$|>9Gf>tu8Uc_; zXFXDO-ycyk&zMrAh>}VcYQp_Y!H-ZxU;tNnur-IfF=2nR4{h;xce`U_@9E-!E!s`R zfMz}51`-Yl#%SlcfGKnthdxtSa%LXW*>uI*b=mW?tFmQc$u0)n#W{Yn^x*DDSsG5* zsfKQ6P+IM`Ot`fA7_`0Mlf(RS62|G3 zo5H@BZ#m1{B5Pa_i|e&8#<7#a{*unP)L~`6PHC-VzX-aYS~1Pk+XB=0alUxbq3|-& zz+$tz30NB9I()nBTDzOSu8L;$c)-W^KB6t=2`6H3YSPqU#Yj5$Dd^=HG?P$ZqmiEa z`C5p;frCb^RGEA^+hH5-`s%Jxxb~9U0#u{hgUf@vngCG7ZRQnY->55w#ic|h2UT4I zYieKgW?NGE_s8f>wW{L82Z@ZJw$^shHcCJ!_iCGw(s)kZAH1E3>qV1=&U(jlvFcf9 z!Dw}5-KT~$tdc_HqX{{Ry5N>d#kXZxf6x{EVuq+_d4Q^uW(lR+(NIwdc7tU-{CS+c!!JYb^f4{ZtuWbGJ?SSJmm~J- zvC^&^dOJRu5DqKb4%@ak$rZkzW_aDlhvv&?YzSsKHI1)EqYQAKOO;{)VgXH?{|yBE z7|a=$p+CSrX?$PI42r7Sl@}{BSu+5Mi68#7N$jaw^NW|-^hUtoSP!BB)3XYLVL~qd z>KEls@ki))MB1lJ!|#YPfuw^ouTxfd&_Aq^WjKg4?=eJIB@ue+LZrA`pH^aa{T8V@ zykf;O#pO>#FHGS)4&#uHJSx)-yYUNbZcGxEr@2uXFEy?}htp--@Kb7CYT-?#nnQRBIIx0{idg9C2j{B7mYma>UoNOXH-lVpjWPNSTLr63K=tl4%?S40jj?$>FF$^2Q~d(ANHgEUMm7?WTy zgEt;m1CO(Fb*WJ)K{=i5tK@xM&Izw)qBCFh61s?V@&2iF(6T(=(KFg|UL1JftOG}t z{ZN7imHixX^l-Z36(Q2DmAB#~{1MG}!jXK=7$UoVnQcV*Ob54ezdAz6eStnqNT5*) zm@o|h88oa&DV;7KH;k#avjDHBCSoL4iVjv%9KDO3Zj(`1V;84&FG$)s%qJPDTSjjW z`?zd;g_l>!WWLd?eL5eK)a#gy@&U1eSL>YhF)=D-?mc*j8-D^BeZ+oJ$L0GrU;PO~dla>-n%ARX+ujU2s?x)(q`G&w#?eB>DHXmj!4pi5yx4*8T1xjiw z|K~)+3+#t+XF;`6%BI|JMRZ0)fI#IUJ92cGyk%4%5n=hkxKQTEVz`)~0jAoIg3+a^ zL%vD+T9L`B$*ze3d*gn$-zGQ)MG1k$CRR1d$-O!BbxvR>mo7>{4O3<~hl-(Kr#4AA zzt6f5kGApzOv#8#X};GC_0_Vwjz;SY*^1E}N_p}B-VK3}jbJ)e8}3Emshb!ePgkN? z%5KtW!*#>I-ctFkJX!zpas8su+4-6y?-lV|iQCARRuzC|s#(=zzghVz-$m+`-^2ZV z&bcq9>vk7IIkoqM9gIihy}&QbuviM?^U-ThLm;(U%1VP=VQvqg09ZaxpEQ@O zkHk(0>oA!te)UI+&iTg2sL6d8SW1!YYn4kSJ0UNnSJpDs=Yvu}rh#23eljmw-pTOb zhaF^G1aI&Yl9YX{{ipccqZ6s{Y@^BDK{t`FdkztV~2m{yL69&BKs0 zRMK{+KfD&d>(f6u4MUF*-_aEU%ZALc2) zXUTltARg*L)TW!FWT$)2-BcWlVDoL$NVbZpTm`1`h)8{)>J0@jHUobr;5XoSOrN6p z0Kg#VsYIZ{3%&g99&QIWAjqB3+?eV07=-=%7}&*`0^0uUKGhMhVt_NUG;VyU>QW9O zPP4pJm|bv=Hx5xdRRdTX4i6djU*j=?*?XgOrE6Kht@hb8U}7>9xz+Ya97T2$`&E^@ z;d}JNMHD9FCeD%ivarm0jb0%EbibynmbJ4QX?AapR5J=_`i_vxpo&t3X=e zG&41u1vTkrT{tm|3VPb9ex;DO##2PQ)x`iWm0BBN)2S20MVeM%& z$)NuEeEZLyS|o4Oj6OTkSey>cR>1?6$TsKdQ(1*-!iLpYY$3LJbUAc}k@ za-=Av)4JjPkwdWNP%{vsKz?!<$EmyB$!C=)8j{$rX3f+&r<1lF{0LqLP1DK4xbsB5 zMUXBhi@RJJ6r4S}nC5=wVQoq@9yOWy#@ln?`Q83B%{28L-%`eS6v|YV0?;9mbUSJZ zU(bJyd2QX=pMJau%+fUSH_bRsd1r8#g!iYM{1DwxOjPGpDz}W8!m=$*ynylyw2USN zFYWuSM73G8=^LPwuVe?{&HFt(H}9drL5BC|HLWv9_fFcI@a}OdsA*FvJ|(wi3xNo8 zU`-Q0arj&c=wzDHhH1(#bKWc@cGg^##Ht#UR1Uqsibg?!AAIS1d~l; zt60XL%`@R$be$LbgG`BdB7Ntu?10NQZRWQz?m;4=l>z25UEQ3+$s1e;G5etAeJ>~# z({JpR>D4zQPMSnGw$T`VzYHnMQ|ohW92sS0ToMIS%(c z)iMHl8vYh#6R&i5Hv%nEWEh_wGi^i+!=x~tc-&nH7KS^H#HhwoIy91#k|b-oPZBdy z)u$kyn!+qTn>IG`r@NawwebmNeCm%76L(;pw_DHw>`Es`!j_s(wpKji{qi^H=_YJ=r<2?I}Xay)$eHhYVGc`N;zflP-X(2PP^ ze9Zo&JgHNpm*d*uFt712?Go&kH5FPms5!EZSgGebE9-HEYMv{wyIC6>SP9x?%tSAL@*1H(_M5iK&%D& zJz+umakIaVDsu`mde3TjrpH`bX6c7#?ux*M)RQl9PP?$Dzwa0hfOBoFhMOB2*4p~q73)g% z~16Q#S`M>kYv3k96k&#*?GSkzzJ%b-DORw zHR)}=#Wlc_Y;nNd*gW-*pU7*E58-wl*R~0w^%~N1Omoh~8;kK~xO4YM$ZoYAO5WC> zNet0fA$mbusJ*~JCXBzB_*h`kH+IgM9n;=NEf}mBHq23L&1#%9)TtlT!pfZ0Kdjul zGW9xpy!xgO(nUzLWKasM|vaLOMl%pzPFu51_&kOLi>{9x9 zY~nPP;i;NsXsN_WpE@*^w{UN=HI?IVcG2wA{I5nVn#+Vcn-pnJvfEqi(DYq_$598NfVR3DYzI+@m~4nJzn z&svxUt^r?F5~@?(%Xs zh}h72dQO*%*_oRlT(7ZAVVs;Ftqu(q8^*Rjxi}NkO1CsJ@lMU+F4q`w(P~-q-LLqV z*O!y6M*u%K4Lk--SiXk-w9dcSiY2BZPos^e-k4qGgI|+yrH-tJb8x!f(v6863d*G6 zvCUt=!3eI)>yxwKIb)ziK>oIYcSKcziyeILOjwjeqsHnR3{6^q5oWa!X|qjU{_{n*vQCD4-zBtJ z?1dkB^||r;wpan1@(fPYgAO9J)oMdIF(I8aSA`UWJnVaG!{hzCj4KZ)F=e|(;@0(p zxFnm{qDpGtNQ;q&0pCawXv&UJ03mNd)~saVs8BY#`}0n9tm|xh{uE98?ys+Dl zNZYo{8Gc4SFq{((vELnd;);0uZQPlmkG>;OJQ)ahM(6`Ze!SFR7?~tIRp^;U6`w4s zfh&N!_y&Rmo5Zsi1ZYawhlUwbRh{5|ZsI*{k37!3wJ79h)dr}AbkS&B0`iRic>^MW zM%4u&qR^|1#aXr`H^sn7=gHef{mss;ih`;Iwh8F9a;P_nY72S-1ZMvZGcB(=ocvzN z?oOTXb|=~eupv`VZhV+G4Ib_l=aJb!RYBYWC%IC{J!PM&cy;PeS#e%lPIbI~vyP$Q z2zGt6d+Q>qv>uD1IuaOh`AGd{jl^40MzI4-A*m7_Gb;w{r;`&qTP-#5=2eNow)ma` zx9|ofeIC+DDvDa;5n<$vYDo}I_#Y5)9iMVjFUKbD}I{Yk2ChRKWv1Rl6W`< zrDFwiMPiB0Xm63zwl6l&nb%1(DYw`@-5t^T`#P^QGT>odA?h;3?RviA4?~d)pDP$M(vSj2unovJ6PtYILONs z$OpLj!7Ld-;cyLWu+2w;Ypu$-mhU)#Qn)$}F(ove7e(vKOWz6Be8{L3Cgp6XI{gS0 zhbTNT4p$#ncAcPD@r+-Myy74&pwY985tW#5fx44T8(b_3JJyiT#fewH>Wp?pOOV#Y zWs%@G?&{nPC3B<-^#nU|BR-=j8NaF&rxo18N_e?52xC@`P0}{QTT=vn874uu0gd50 zsth>RYniVbWmO=&!G6_whKZ^0n1=iy1VkxqFDvSkp~?D^%7edCoSP)43ge zRv?m$?DX+7WI=nLJYrwJg))wr8^A3aq~K$q97W{(6|uA)Ohip&7cMjKy6b8eGns3( z?JrY6sR)8g(4WWGmgC=7^%-)t^&=V9sK2V&^kNmTRDHR!=Mvs;&2@4cr?l7&x0 z1mL{$_jBd4XWqxV3L}TI-7Ztk(IL3sHjpA@!+E-SS>=zIc$;nnj6eLRKJXQ}!T+qi zt`#`fzB%`5IlFmuUnqMd*?NEeAzabh_<`C~GJQa_7+7iGqyyG*qWjRenFfBe4*3V4 zZ>X==phI;vxe^a7a(lkfaO{BEzDz!;x>WHrSyum&?2N>SMU=Ix1Uz8X_<4oc??gbg zl4b5x)BR+H$9$QkJg`HTDtf_&s9s$3UqncSV~Q!UV3 znfC4_HCn1p&!o2;=CnW(sG~sAC94`WK)t=X5EO%f_KHT2yZ&6Mf$@YA30=k3Xg~>i zGdDg)Nnj^Ah5>UmoGYR%MiJh)5hmUS+zIcewwkJ{w-`@DE^m&NdYlgyVl!2NwVtcF zprepqnVHtC9l&Pd)Tb`E6lMEe2nLk~qMmgz@3b$70421Z?+tEM%!nK{DqTKaFbe7b z6ohu*i9sE17@R(h3?!5RL#QvB@-_oMKlBzun*j!mXfC3^Dt3kpHl(;z%eE?BJg4L? zd=+mH$tiyOOD1+rbZkK$N$HF%_&XdSI>cX6?LQaT{x96?i=g<6vN5tS|7G3&g979D zH>}Nn^BRBAo4+XA_kWAB(Fj^w82(>)Hm3ieLfHO)0d1c+$tSP#Z;7@qO5}fVBcBw` ze{n$S`@ ziqYA%w=>3HH&*PCrAmn(5++F;>vL-gY`8s9)ZSrQ!EZM5&Yg=db?Z7sM^x#(^reKQ z=JSCDBR91v+G+Mfdkb$Bl7nv^t+FcbARd1Tv%||+lvb*tl1fa4EP@nYdu8kW?f-piZ!dY0S?I&GF$d5V=mF&>*eYwXV5HiAlhKyt9W@p#;B>-eI1!xeU- zX}>P&K5IOhKfCKaYYYp0Nc=gx*eW}^=>PRj^2~V4_6P&>hNBPtMy2=czRMQI_snwp zP;7K~G2NQeDcl+KjtXmhC3^9>=fQmD3MuMDVteL#r3-qO!9Ki@8=cu8h|*ezOQ(60 zoU0#wi9vtnV%K=)y463rAkKUzF;jbPjo{wgE7+zmSm+S_UcZPw>oUYYqNz*xOz@hq zY?^K($?FYZ)On8gZK_>E3#MZK0<}K5 zs4rOS3zYiG`wLlpL1CY8)jxS(VA$XASJ}_)tL&G}U(oA|tNMho{(-Z;(*Lph2f+HW z{|f(w#{MP$Uw!^-_{-lvAlz4*zre2lihqJ(e}S%l68;wcH25OR{tevqHJSVmxa;qb z{GWrA@xL#`KiDbLm)XA=r~d_aF)=XH|0~;dro3v6t%CDDu5IBQ_ZVw|B$}33i-RW5 zeKN`k@!c*hq5Z_=Y(U%T>?bPq^wqhGbKF|W+389I4P|Iw0ks?ig`jY`oDv9Nk7MLG z@E#3#vbVrDakieTuPhAiIgjnZf_tit^<$Gi`R1|d*jrJ8gbDhlxu}t zIi_PhVS-mL(R^&WGUnx;;YGhLZ;&Ll-$`Z{S!>T+G1lNkYQHOJwIo<3;X$+qpWT+3 zL#^40o`e0whtNjwXSkeK@Vz1Ibeb31uHc^Wzdg|m;V8B0{&Ya0e>8x$WZ4nnIrRpD z_{L#qjKOl#U2@up|A9N|>DW3AJzEdD(I+mrm|U4#sWfcPH6RHBiPP9lY+vz5H@?;$6 z#qcqHQDC>+9#89&+FRvwO=Dq1bJ5crnn*hvx*|C>9#P}ZTFU_KjWgGUFoIp88IM3z zgTBT}p&vIrgJ$}~-sW609_c)KC+b|Ny^hb~Top0UqAkZ;esE4=Il`5u@La_1>sGU% zFaAuaX_9-SV$)FG9FHAg%3$V3la=ch$~>+2EYn8QZK9GJmL>?An;Mp~$F#<{qZ zq}nq)Bq0lj**AL+_^5^^T#J)4$jDcAzhm*}#f@StlZ~iZ582b6gavip>QmpbF>RL9 zD9GxzdT-T_KPc?(y?~*3t8g>=P3r7ksOUYj8b7Ya2cc$bbu;f2K1eA}mJ@3le6wT2 zTa|onnf|tPN`eMypXR zM|lf_UmO6=gT`MYHMP6((W(cf$lxpJ}NBtzxd7j}GOy1O+L0|bOcZ2S`o8`zlyXR0OU!Uc4HEQAUHuKEh?!P%O z1agTyd-H^<@^wQqFFM@(IIQN((t+ta1mdZ>BmsU5(h z#X;Ycs3p~$LGw5?TO=i-CadnW=^?67V1ha5l?_2mv17|IQPQirl(^a=OY$g^5>oV- z_*0VfKK31OB&mN?k$&Ar^4gFyx+}X~QQ|>Zd+KyWXJ2@DjzX7v(xiz&mM)LkaIT8E zPE37dXXhnhVQCEQ#=gB4Y;4?H5Zx^k zsz#`Duv9#0q+&MMqcUVihB}R;QMjESmcJICg~_uXFOseh)DbXX+FK~8eD}j`4+-GH zbm$0kLQN1(QBOHGC6@)S{WM58aI)HXRmJqR1JpD&Hs8NQb|)jh6RFzF>A|BL>=#&e zMAJ>2PQ%L(-(@U}Z^zJ&LW-)SN|A?TFPI0PM}3)^ z2p|!~ihL~N(zPr+c1JZ%8@cB8WZOG!w)q?Ni?oWxvC+~83{FOpUEZbSiy~*B)$a;# ztWg>Fa^LmlydpCreRhC6E}wK9!Cj<|ygX+cw$u7C4)c9@&r=N1&l-_+Qy)4d&zpE1kPzc!tHJX$c-JijAz92Qca_u$hiH)CrY?tZ)2a~Rfv zy<;fy0nUqpJ4xL&snNvX;#nT_WOXu4Wen$_ zISMDg*&1v9dW`cnw8`OHHS^i8t2JsH7JUic;@V@Q1vm|;oy$Vgdq3Ahhst$k#a2kq z)cBiew~ypSczsHqk*N&@zGDt1dq0v#B)--*9q2LmtPP}=t#55+~f|MPN$e;Vq4G+%*>L;kd0Ik}*JSbe`+ct2*? z&lVnH%zhrl-^2Hz|7-X@2+9TL`uni1x?njeDpzkzsk!EK_4B$D5AS3WsFO`aDnxik z3}%-qObw%%DMyz|7=IHNj6{CZL^QvEVsD5mm#-pvQ~uD83LeOF26MC{d1=@GWvkbT zV14dFW)=3lgL64O>EctF<8UdR3jj;m_oy&FeID-leSaLYHA4s~Q{>*Qd(TeavKN0H zmLkIyw7l0EU&GzuH;aD#8Fe{)asRQb{_+B^=j4~Wf@h*$Rp!f&->nCaV_y5>nhJL+ zjgudoH(X7XkffWj@38Oq`I#KH-;STZbF5b9bNJ!(@VbtAO-#pQ^l{}haUM91E;_@{ zdG)QO=?Z!KK(iZDuU~{E$3fC;`uGbELP0J|dWzTDuN;!ajPAnOh2OpElyT)zX$0~; zTelRpHwIkZcqA&ZhS_V=eLE&`+{oU=XGp)lx4ZwzHTCxg5#E!csRxr@^@bt2I1C%# zcqXcXH@znx9?XPtaZJb8-IxXv)W^L`8jLHf_ere)^Dfx>F1eDbJdYJE^tf3_vm%l- zc&9XO*eR+mcvq*Qh+mr6mfV)S;4*Bd=y(Ao)*mD|{o>Q>kc8C(CK3MJJ2CG-s^?^1 z@r?vpZ1-=hjVI`S#P3*!PeeSmdH!kj%1}!EqYi6CXB%AxkqzE&waVRW2I#|U%NDvaR&&4|6 z!^Fj~Yj`Im-_}nn7kw%<6tF?ET7y1|eavMS|LE?c01u!11geF!jr(b?gdch;LyDNb zNQ<;{Y+y1yGzxf!u4YXcOdIVN#snu~Az8r<5hH91y~_9qrEJznDR&MtR&0u=r4acb zW{paZs_~oR$3S?&UteL$yh=oWPK0&GI!>t?`C;fci1f*)u&{}Iq9Nm z$L9Ys`9gXoD*bvpPTqj&@S%0Z5pAI$5ne=x!H}VL!0l|(ai)p{xmH7^d*v4LdnlXGu|(<4ns=$xf>o@^fP)gmm7IV0_les#E-W zr=)1a49pz7gBdjx6408|#*)Ao|3TUtPFGKJ_1?wuUH4J(gxyhA+|zou%SsW9z1f}< z5Kf@SVa}4NZmn+7@ivMyQ;D})8wAACx@@&2atK?A2tH1;sVK6QdxTjXY!i|!nsi>s z{ERnS3|;xI;q7(kN};F-^!>Opc}SuZ=3{?O?G$*$Nw1p{=+3@%&LQiqQYY(GP9wCI zf|n|kt9AKdCbiETk{_dXqS9l^HJv|W13j$HJg%DM4C|LGcqy$sS#H9QVxycC{N6mf zAenhx5Uk%&{Y;5Xpz!-7@mKJC!N$h^TvI=MJa)o1^pt!5K{p=0fJcVs$*p4@!QfLD zr^^yBma!a{`cijG!01|0fsbhOC3DtCb<F!+PH*fbo2u$+Z&$wpve0dv55ZPn!rwq2E?V^@-m-0(3p%Jf1$!>nnl|gG z-u`|eNB1fppB~F~z_WYq#-XBD@<+|+8vJc(-m)!uiiGq}!$fZj3?$cY>z-ER38cUs zw`Q0!oZcUiwn)EY9YiWC=}U+*WoAYXeNd7ICMx3Yy&Cbv8wj)n0U09BqS6Bot2boJ zwQKS{15%B7zOr&A4RJ7M>+fkE`e;}o1x#+XdU3xvOWPHMSzCo>t?N1(xRwn70 zq5h%UxVsNTf}Nm-Y3mR*WE7vIC#U20ls{XiBl@1RnrH#Z2nFPxy+ihs9u^sRE-iOU zCusEk4q8SUG9ep($wV|(m`0JE8y_)&G2gbYGs8{d8yq0^CiDe@q_^N`*zM(#}a z)EZkG@6`lGnKkRjzbE)4yF(NEB9+AOk*gM8Pc2>&$t;`4pu4R%%ajXS+T-DieNC6f+?eY;r~>6Iw3%EaOwr*ez%|nX8OE z`h5E4pu+~w3FX+G^p-K5{Rdm?7trrh9$F3c^Hc06)8BT#iv*mvB(_YoRJVL<8Ea|Q znbx^je20ID(TA~%F^lmXV;f`9ch~p3@X%3r@mO&{cUWxE+gXw9_k#Yd)83PW(s0GP z7qNX^+0JP(O!~zos!8r+8-=R^X|;J?!^F4hdjn z^d$b7gptq1O}aAj7;sj*@>W%)uAt{F=T7d1cVRgC+h*_&tnVZ7`q;nj2k7#NT{g-u zt7o6(eS7unQ7yGV!V5P1aEAN-7Wo>EZ9=>b^^cD+TOk27*$;DX&h8~@!^qV_;Vu?j zdXysr9;z|NFV^~NNi%xmncsDI*9Z3Hbt@|olfC6;1+SSTXML7!PwD53Oncl~YrR%* z=ImEz0~J<~nF-a=;VXlE7PV;i^ra6nsg5bWs0rX8#GM)3`A0p%F>b^taod^!_c zX5$6Gg^K;CSaDvvhCY4Z;P-JLW#k^EoMH6onrBL5)EN9npBrRr?RLerSuIDPmX^A# zA?g%$c{P^yQc2p@9j#7FM3&o%;d~dpN0ifS`&Yddo|a3e`#3j|uaJaoyYM#dCO*b- zHu{iHvKp_nCGF1{l2937D@tn{f5+qum05%kJeH^|YF;*%f|KVkgON8T-rX`;^7QUa zu2f{TCo7V1{pxb^g|%<9781P|ks0oaIq)blZyNg0_fwP`M-`Vbc^v2Ce>n|fnm`S| z?wsmU2@=qrzWRE+qzpMty>*(85x(8;`M$vWj7`{{Eom%s+KeObQ;%THp?$2kx!T?Q zdg0f-MCRG@YRUN}!ZeYjFREp6Xc2w%>3Qdny1tOiM_sf8RzBCaUIG!yu=^n!?ZtGc8EB?uZGj=*OlF5e z462^;T0QOlsOi`-AfXmWG^f||+W&Pbb8}?XN&LZ2pV z>G3+<_FDHhvaJ|so_LeoILvIv0Si*$kG@R46r<*ktju!9UVZ^H5?%jj{IcIX=FCtV z*|YO8r+lNqGu>A5q4;3YqAmH_k{1vbT~Oj6cvQE{#`)t2vNW&6Zbpoy+l)9}BkQ@h zyU?Q5qK{t=)@0O1=8=B8#HhpGo|fhcA4nnjUks<~_t zOe_$HKbe`vxRUXiGL9|A-}h_PPY>$yX6;JNQPAoV8n{PM!S?522jQ$*ai9@Wc^#$nMBK5IpyF@|2KLfqDtY_>M8o z=ABI(i~zHMoq*t2?^BQbVYY(A;q@%$-5uRizIYU!g*C22n^m?H}v zJQOdIHJi{xMA=DQMxjsL6Vj{r%z!`zixXS4)b49>2*oD~2r z;~cm>P{p?OLx#&E8=}03M8E#l-2Nrhn765I`Nn-&M2U(ICyx~F^JjTSNUL{$Fq|jU zCiEOX)z(eAU9k(Zl5%k|xVmphZ_Dm+G~*wBty>b*l!`tloyj<*fw$xVM{N+^B{dW! zOk)mfq#Qk~MJ~Fn8%q7g?c3aROv2!*FX3U(G@)24`;%wu4PNAq_@|G+G@K_7O?y=` z5>{2CV)UQ~ISMRJEFDGdf~YF-STcqoglKhw&jJb6iy`A7(4v<9bB3**f`5& znClJ9@Ar}qW=hPLPQJcWT|1%1pHZHt@S1b4cj8HZpuqa%B#EN64hu}WC~BL~V=-0G z*OF8fpE?;*+P%Y9@+3|xovRnR8T^@*S$+bm(|n&`Mwz|?I`nnB;CQ>Fe_oKzEah$j z2#n$eIC3yz9X=Dr1II3vhD=%=(OX=Qb81{Jd|H|mxQ5$&cfYUS6`F_#y)5{w>sCn-PBeW~4AE>?-E4YC0qq`G zAup}!J7=y;U@l2I4o&##U*%n-ukyw0)Xhag3-bg1c~(%rH1wh0;&91IqIthoveeXr zl>)2kWb)*@>lTd08Eh0U=M$yNpHV+|p#R!@?8<0CT3`BoYi=E`woPX<^tFcTy1G@`1+kdaN5N_~M()_ObwM(GCvc2$xz4QG$?fCC& zK5N%+F4gxgiI;ShQIyot@)YJro2o*{g{7t{9D7SGk8LI$<-(6X8Bw0Hy>H}u|MJ?a zcE&vSInrv9EB>r^+LPld%oPLTbcXIzBn$SPbvpJr-&ou27w+g=UL{}jDJ#+oi@#kG zOA?vOnbSH5IoR=ki!b7I?~Ut?3)WM8z2BTxC^cDE(5clH%5)Lk&~MbU(RWrRDHkfg zXEWq>AeQIDDY(_+wO1KZg_KFBJ@BMTy30yNk_yeG)^r6V%)S-ZL6RV+N>#!^^`?WO zasFX=%;Qxg=K|z-#+4#8n~R>E&;i2L^;az(8y623q=vv-)IVN0k z9+6ncCI<4U(8R2%IETE^vW??2)JgVTzj4LyTp;Xis7aL{p_L!gL8g@PFs`GzcXH~v zbAedh81HJ)-Bq=Q*pB;|cqe6x;&fy)6Xe8_)l#T04GdxiV{lb&E*CjL7Rc>xg{JS> zH1TuLl-|vaA0!GyeV2rCWmC^KxURuXZ+H4lkQ@cnM2vl_DFT;ti|m#I*44pVb`r_v zQuKFCsf3G2p5HVp7n-XdLx^q%+26S?$SII`szrI=DBRsEe+w)XmLRaR$Sa_WR%5+S*y)BxbKqJ8F5ftA3bSKR-hEv ze<#3qeafO1FABfKig}njKuvNYa^Yt+V8_ZgPZoFwO;0J{#w>Xtn%7u+E;|9v8Ks~s zfp35w4M%PlZEK4+do(WHTYDJpUa(JN)1c_vVQgvqPAAL9W0jw3c=tdMc{QFq>E zK7N3PS*{42G>{Us588AW_uk@cyh5u9KtoBdWPf_LiE+m(OzM`X%VQ&))7A>F{@twT zC?gs??2CYE6oOEJTi&QO{!2*REzu}<3KdQpBhsvj8A$fAaoS!bG`*D$Y!qWqMxIJ1 zX~egtXnx@(DYHwyZJ#-0g_}sYn2U?$MR|kgRzdfY>^+%yl+wHJHYy8vB#opjoerka z14&){-_g>LyhZ=6Lrdgvt0?_r{bR@E0&yOy8*%i=_5r}%wQugJv>ZR5II{QSM$f$& zNi2`1@DvxbqvFeF(7fg*BiL-n!U#VK@ z1r`@s)7;$*eIwK=~FZz`JJV+*o-Z@!YA>NV(y9q*nR7KAoMe?d`@Uh^nr`Gnk zOk_0I5OJL@8qsJ8v#8r|Zk%a7#(NC{lvAg2`f-&7R#{^{?(ghkJ^fIDT z4QRY09N4$`BDkn=3?>}9@LHIr)lCZpshGA4Cq9QXdz_fq#U0d0a!Y0uD@zu{DTu>KYNtK3bwMr;bwLBIAyhmpYU~KbjrzEJP3!QF>SOX|1d6T4=1&P?URh znj@n!p|c?cEU1ayso<_mO7tZRopZ2E>ZnU>#M><}vrv<F@nt;u5sEM0ms-+LPG znqc(!P24y0hZf3gn8LcVOsa4CcH3QLyi&c%tZZfbf=2#Mp}fMt1I8xYQVpNt4JG&4 z!$kc%p;+WhHUhWq$f#8{YL{x~PvGs~sNAF#Gk+L9lS3Af$2AwO zdk}V0$-7#fsW!!mxc4J$#24t`U75l z4BwOK7ex#n)dVcJ-+kisnlrr15^387mrMqpS&OS zP{r!;Z~#3I)c-&*Pt(S=8GyI zGawIe$dSHtdup?sgV&n($-c=VdGEfl8#ihIh16{0ByJnsrasn}SI^0gt<^Yv>>g^p zqrci9_!M19`HsgfQ!O9_J&!-CJT+vVB-z0&fFdk9nGmvni=c!62XF6f!D!xCL*-|Q zK8YDo1uDw4HTx($^Ym{dmrn>HhX#dg4aH+QB1DH|(|rAX>H{{e@v*#w4+*5Jsc|~h zz{cqolGC#AJKf1+gBvH^Ic{DcY0j2R>|xuXOtktG48a@JaT&B+s9dBhQDjmBNSo_7 znM-8Lm7XzMGP=tQ`$q#802jTCA0v5E{+-5Mb}gJ*_cctMD&4+^QA+8Nh$1nslwG9w zp@4V>ySN@aVd&PrHGErw1usW9=L(XPjMvIYqG)MZdhiZ0JIW(Rt3s(T1#%tK{J_=kcoANVbdr`^{IfDq60I6%s`w zkPrQKLzOr=hdlHhLc@4TI^0f3p{Ro@@7E(JhVGt;EBA_Vn$pmKGDL+(JD3J|eryj{K?)L>_ga{Uny2)V?c_j01@ogc^DYkLrgE2kQ~aV#}N%CwK@(J5g!uQlwRBQ`EwqFQK=_TU)RO z>Or5^>*OzQ??|?wOiVH9leg88sU$7zzFF)HQdd>OvIRd666afZMwWG@RPKVUq(@BWgZt&nF`%rwu< z;(Y*-qz>xrJ$3qTW|B|Jv(&O;w_Z<#T0IwIs>&0cVt*ikH?6d-*~uG8prUZjr=%!D zP)&KVfppgXId~;JRB23Itpe|9*FHmrTQ!*NB${$xAs%>pD*39dl(ym%;T13x%|7M)V z_QktM=^5QjtY76~r;wD>ToEq3=(4Vuro#Di;X%%4xl zb$!QNgSv@$!g^9L-dKwJGi;APtsxZ4nSEbBfF_|tcdu;-J;YiqkI&Lh&K@#)9K$@8VIJSf z-Ar&iWLiH3pT$J6R6Q$Sj$%3Ni8*U^xC|$A(`;oAI-?f8e1}B6e0V&0RyBF1MkTPV zo90~Yi*C|+Fp~u&?5Evvg_Vg+ta`^3mWSR>iIH_mf09TN7DlfV%K#_p1ponw}3nI9^?bF zd#x3RPI0LFwf4LfimesRK^hgyNzk)wLAQI-7IsVI9|u+}a1XyE-Jbc9;H0nG5gO>E z8W5nhV}HXsC9vYUv)i2bFucHNx~!whoUWd$D7EG*tlq&_#_Zu5-nMmfo5jO+4Wh+9 zD_vUwD(~?@ZkR6(>kuyy`iXW7~UkyF{q(%L9z)!MF;eMXoDKmI3&A{qY#%@Ma+%<^aO zLxVz(Nr#!-7Hk&hk2<{1yOv$T!}1+kCZNr14W-c<9u(|8XGB)w)^ z%^fpBHZ+2^j>7_Ja_)Qr;--A@R)@z%^FHR@!6kDY+WugsZ!p`xj-|8s&4B-(RxuHcv9p)RE>Gll^3=gB3*E^w41f} zFy6L^mCM$Q%}`9Wmjq_kKGDYfA`@39Ea5KECg_-Mxnc88_Re)5^$B%f<4QQ{ciGKW ziG_diU->Hz0mk*Wj5^T&YZ!vyAD&CX1|~Wx_CK=e{Pz$97$+3)UjkgKK`Q?t{gyFIqyxTaNF4Dy!LmM3m%2Z z;P?f$sQ!G}6Q zC3*>_;Nz;0#zfDTlGZ(0BWWLS6i72ABD=tabaRHCj%#9H;)l3F|jE`ybQp zCnqeR#s9>@hyv6RvH)D{5xo5I1OyfQ34_o8Q3AjCZ~+Nk{--*SV~6HPdw}DYs;sVw zfu0>AGmi}jLIZpd?E=rhD*M3}@C=5~0G~hLU?8K;UvN$cAdx@eoIp02zu*v>zo2lM zKe`4ug0YJ@*@-FI0a>U3S|VbKKx6{&K{Sde01j$D{LT;sFe2Z~UvI!rAh6=E0w7-C z^Jg7E833O@3lJc#;y-VoH2?8oW0$kB)KfID(_ohq7G+m5aI#~UFxPo$AoRzV#2;UR zT7OTZ_3Jc~1Mu19bZij$xgdYYSi!*7(%weTz!n(xA1ufi=o{-G@_r$hfWo0{U~VWB z&H;sjKrj#u3<6?5&|+HbVm6lcR)8QB0rBcs*jgc4*K=kUQUo%AIT-61 zD2NHNOVHQ>sgWK%Viy7i3?Obx^TWXskmX$81xe`7w~d*B|eI>Oz+GfF6haZM}0LcB{YhB%}i*YP5U_=zM^;KUF>^JHomC zi5?>9qsAZf*j3fkX)Nr`%>MX~187{u*uc@iM$X2-&;X&(4QzpK3LD#6ndvwSTk0tp z+X0y$5lS7g-2fTvEM7h^uz0Af$n^K^2XNN@A9fHm_(VlSML9U2h|pOe(2ola{Bi=n zf*c$`UN#OW@XQSX%82&>0P&1~1EI42gO7L*)J4F#0PBVeXb*vlD0BZq{U0<$06d@# z1P+1*q7I_&kM@Ou_5pf8lYg`clz+VcK?msD6MH)&OPfDAN3?>V{uk9BWkfGP0H%%nw7FKVWbUFv9#o{LonZ2?L%HCe$x5I20J)UtxfK_zMie4f_=a=YSyQ z_Rn=8Fob#ZGmIPdJ03R-kumfqJP?Qr5wh_U3@};XztRBk;DD9$6CQ{Yf-nPrh5aT2 z5H}cMY5s%<=io+IO+Uc^%Lqu7`U?yWLagkc@!%jJ6!vEr7z{^bA^Zss&H+alhd;pp zyx(LBhJawe0rqD+K+J&7`56WSCdn@_fISXCzx|5$TYrI`as0{)07L9KKh@=gfH;5U z1rB77{Z-BY-tRCj5d1e9TwsK~@DmM$Zup%Bv98{pwL00 z5D*t9?1=~`81jTu7z`2-dW8AEqae%!V4oE-GSD-%wKu0>hYJe>3mi~ifGQRh1c4z! o5bzTa6o{dMa&p6jIS~7>6wx%!6hkWF)jVvV!K}VURJkGk38dWd5h4#2{vA z<6`Q>AZBCeVk%;4Y;R)9#|Q1~;$&)Q3+<6JttB0Q*oxFMQ#Z>g@RBqfE+T+9D-Y7c ziBA|FXfFwi*$`_3|NT(`L8U0Gv_5({WyH8e7pYo3I$9ZjsV2Vl_4K$Sx0eTV4Y_6T zi?)U5Kw&}v}OaEo>t>~)O-;H0?Q*>r#MxLv@ zwhf4t|4-A0!^+Rrt%qKHv68Z2d^F0z8#T@&RsJ_cxCJ0Fv_&ev`|~brFGck(_w38^ z>vI-MZa%4r&X^wSlCEVA)T2`UTz{VqUVdI|sBX~}FWXzzOemYuu<-_DHMV?c-clG_ zt@j`ye_k<%8oNcc&a=0+tcc}S>Ot}ZZj)en=VYvjd6;*uggQh5%lPYOzz+d6c-lSJ z-E4Iv>=BL#VGe2x2+Iyg$FzV6kIxD$j^?(RnlO`=`JHonuE&GUUbcP1K?m4W4??fD zhwT^EYMZ^`ib~x5BN5NhYWO5uU$boIL!&~Ha!5$0hf;=xe$hq9X0>`Nq20Lz_JBTj znCLnnS)_h8i{hSN3I@j=>iW=`D^(0_HmF*1#y1xYSmX@K)uI|AckNw9cm(x?TW^+~ z9oS&v>7Dl@5#A6ss69#|>?qT*oj*qX1gQ@7jPC7%!WW^9TY0l@fU;>VEXk~^A(4N8 zk|tk^Gd@lX3IzT{=HlT96WX>CJ%ID(lHa!31^=8o8S!_P=(2o=>2+H`h*uGt?^Prq z{R-8Q>7_N+Y&FZms8)fH<5#ZNfW3BH`e^5IVCwFe!g$Yd&AM>8RS|-1;xKY(2qHUj&^*Mn|H(|eX0$+B}2{Sg#E zn%9p`JfikP>wLMo>mE|~wvP)xqrnLI4%ETXf zdAcLLeXTgMKDnx+tQ$XVzSH~$T=T5n2OGaZT7S*w=&>ua9aNUore1Mn>Gp12DVn1} z0hrY;bZwuTUUn%Lq&m04_K6Jz-fb(R;AKOq2M28J#$YYWnKhufwsp(XD%?=$LR-{4I1zaf1{Q0N%>t&f!u-Ta;!eWPZEa-h3r01S0+0E5-8ln}Hjo-b zVJEaPS@=!;ObR8;*xT8<*n+lqC4p=wOAchQFxPX4YCV1E0-+grpjHuM`9DM?q8=Oh z`Xt`73{oBipQ5v-p;>p;>Qbukdf4H&o0MOc(h4{CFHvz-8SNBs%vMMf_>45i^;0rdUO#+ZuvIBn_)RT8wK8RBb0tPIsck^{KX2f zo!99Y2JSH{?P%)5BX_iqHEaX>?(LtEf2@?lN}m&~ul9SQKO8OOfLhuDCfTg~F>yx6 z78|&*xiWG>$^K-P-j|$fII-A6gHBE}jhx6`Mx5<0G7hD%tWZB$)~_TPiHPrK{>V`Kj97_7A*w zgVu}%#^(G7%Y5gf@3UwD2plmh`K|`urGaX~y9|}8{^OX*VvX92-#Hb2gWwLWd)GPV znD?2vP=d)^Bmj#-eQYkJv_{@Ma{h$I1bZmP6h~|-wZ)Rw+aUQ3%yF#q&A^ks**kOo z-zhMxs?Q);%5N3k4zhcV%HSC8PBM2)yzCgQ%a3ICRKhAqvTUH%!JzT}xI+?5#?Zj* zQiHmjzUE604!&SB)2qWAn32JW9Q8_2MaYIxcl)WUFE0dRi^ew{y|?G1a_+rzOaeAW zt$yk8h(D?Z{5$f7>z)k4Ydx`JJ->PN3Iwb@6nK_L8i@2*#f#LkwukNz>yGbqzeaUg zX@eNp-nkDOQ#=g2Se`Su6Z*-Oi}M&k(j)FU$5Z?ys^0oAc}G(Rtl?=g)Eq-T2}_}n ze53m^;0=9P9RhI795M_Ma5=aj!m-%;1dTBq#+JxA9NuAZeV)j6^AF|=6?BbnEnjGS zR;#V52zP~W>5<7nU>1IhEW6fX(xJ_qz8zDvW-sn6)ZQ7WC@GS0J`9RDGI3{tnqT4B zS?`MxzNN@=EyS3tBFft_(OA{mw-|4wTO->2o_wFQ2D7nGRf{Kk`yAKX z3=_Y(r^94~+3Nm@@VyZ-{$QvMAp z;#SspBtx`O<+IL8tzU;Gz8&LaAwj!2+dd{afq_PS4E8y#%D=)Wb(6Esr#7DHk2P)^ zosl5uCege16K)?Xa(~Ec_1I1zyIlzks6q0FLHQ)6ado41QY+C~nnTvItSNmN%lCoK zqoknr;Ot{P)!v0OwRsoQYkU(mBf7bpES&+LyB_0{r@mP7sq!cDV6%=Dr@h#K=_$=T zqm)8<)x0H>K{=&D!yvUuSObE&uRBbV^9edRyKs_YXm#uzen?Ntj2vb~=^v>aKFZZG zA_v;&y9~4`tZuPGTFfN*C`4T67%ceGrvqrl4z59X{0T&bBgDocQk*%&iTnPTV-X@~ zC}&SCRqWGyk-Cf6AH?LZ3(1|SqWN@=nm^hTCgUBC)th6j2Pl#Oo6_V==%?v_vUOtE za$zuFM10pxWZWtuW5$=zv0&Wr;hl(z{vcGQc>thI?M(hXm;F=yE6PFtE5ZG%U}9lm z{nz7vYqI=j&{OerFlEq?H?lG{c7bM4b~SSOS3}I+$rhSHNXXtpn~;-*o|%vdz)H_b z$jZn}$i@huXCu^wW)OF>cXjwDDk?LmI2qbGI~Y2d+8KK?2rDy)n7UaSn<|M5F-Q}- zIJy2SE&fNKWMgK5{%-;$^#7SCRkb+N4u8QvKA@WV7vV>SPKJKt6n%VOBO(b>jh>M! z5l6885Lz<-*y3*;xp{y4I9vGb_5JyFw&3qwq*CoM#pgu$UGV7FX4;4{f+VF%N{7sB^=EVFJ8Ee<_x zJbyRco1cN-xJz|kh}(;qKfO9))-R*s+c634oVd0L3QqZ5Ob?r@8MWKuo0((iC|x)i zDJpDS>=y3YK_G-@>0R?$Q(u{8q*u;*R;Zd=VwiM%7XGG%W(qySI*jOR65}K;h(3&k zUMw`o(eNOjZrsZZ;`^`;78V_My-G$|PNF@yJdbwciR087%n}v7J0+?_?*DK-rH$(z zU#ogdrN%fNf2ZSK*nF%eO_D**C&@e!m6f z9%s&5fWr6p`+jqgxT!(D3Xml1FQfe_5lNP3VpKM%hj#|2>kPz1s=2HkO%u>}JRYv4 zPOWg#O}AYn=oNf4VeLj3OeJ#eD;-(-_14+r5r0zLIFjOmv#i18Zn%>s_hh}cA?mso z#5K>HKs_n-+XIvb4`G73j(~7_qdlh#c=`dg@-73^!t>M2^}cq_VYE|B zww{>{rKa@%402;e3yFegM7tl|R z=!&Cvo=q8;)s3Tg0ztQZ_iF21$(Oy{M~w1ZbmxLo2;Aab0VkT{;f=i z`oApsrqw1zw`p1gJkC#NPL)+ zd9YTageOac8XlhGh;k-)c?GSs!pel`TxIzSRg4e@5wu^_hu((9=)sIfds{`50k=s_ zaff1JtuN7=@M3!Iv21+83H1Q7GdxgPaVH>0_f?^(zhGGcp+!Jko5wFV8 z5qefW^X(IXRg`#5kQ^k;=^ ziR%_^&NtXSS`?k8bx{x1%i^8SD9JtwhOK_;2?Za;d&W5Z68R@vYAQxc4 z(lE)<;#xB2;{GWGj9rKIUA9_7PYpx94zVtNj>S^Kt>tWMOS(aAVQ~b*w})A zZF}fdo^?~}%MqA*;JNVKG~*V{H7@oOdb_wXU23(idO%N+ zqhh-QaZq6I(gZ;nbuIz*l0t{Zs_(=nEdsoz-#^lrI!Z@n6Y@hRDj2Psa}`J@ijpFi zWSCh6Lpdq`*^;2p{!%OLyrXx|*OS8ItV_2^IF@<h z2R|p*-^xpA=K12Rc6|NRr|^=U*LgT;hdojA;~w*9(xX%~Vzbs8hi@`P<>BNxvmcA{ zeIM@aV7k#XhV{Ih&1!G3cc?dHX`J zdQ&?&!K)|#n81*k_^EbKzDXvZp7$^wQkerk-aeD^5EE3IlNUjK#QH+Ezqklw42<%r z6ImOe=kYOsSt{4vNTuXAe939|5*3B091)lK4_F#i*Hg&_J?>k}qzHUdcJqU9^`VFJ zt#)-$D2N}4!_k!SYcQ4@Q3%P0LD)*d)78HvVYQNk7&h-KCi(!57Iv;tPW+vP59iYa z=}Hj@r3<^Q4B}phnG;@bgkkCduHsRCj`l=;8}UJ%3m;{yix2(yTO9sV?>Vwx4saNZ z3WfvwPRLaPQRp`iP~K#vx4U6sh*I3A(|QSs5AO1FehS$B-mM=uZXCy?K!SF=7i7oA zcpUh(11B0wKjZM${mAt-(eHxS=L&MV4}|s6Vd&k0AFC#CLqNt%EPn;g=Z)5G?5w}j z*Kp6HCeVJXpdySESGKX}W6xzDCF5D7)P>KS;vrd;iG>8#X8~GnGNB4jWlS6%I*EnQ zm`xO>(%mTuCF6H@N^}rkId_5I$752VQiEm+)MWi~a==iG!5}tfhjg-nAFV|80EdA( z^a6$vb!MVayWv1Xi0Ds9gpb-CZD~w)Z4Z?A86QUAa^t7(1{Yyji{7+c!X7u2brm$0 znm~Q-9><8C5dIv|5HBG)h9+Hn(;Ay+9&U?51|9et(vQ6v-%={jifui74A-&VP7lO9 zM)LsDCmFY)V(KMcNBAW28^h;BH!>v1XOM2>rA)#h}5%xSH_{HhucT>XW$?{ftZiVGmPJ9)BT-yMe9)?0ZnQ2gB5;L$QMiAiB1m{~ zwO1!Yb};kj&&wMIOB1xxe>3*7{^x`%EJ(;m&k9XQNXTGp_;2Muv*!PvgxUY|y?@{G z;P|KW|Fz}OqNQE8!G`R|-zzi&c9|d?MGPby5YGVio^}QFj(E9Y2ZK6IpT&20bF(R- zh)zWzi!O*8jr}{8d1q=CAkOXM_vXy_YA$nt6n1(AfY1B>x}QWC^w)#+V;==Ak`Kn? z`wA<*vE%=?nZDi7AM9+CxBT_(?okH|i`3QAO&Y92k>_x;(HrLO&aHvD?Z>-Tg?G}n zqi<)=5U*X`BEGZwuxDb3FMn(|?Nd+j#1%`JS(VoTDG2^lvAE@f1py(~_R9J2lOrVDJ9opplu#ALn zeW*m-hK^wn6qd-|uwSQhd03;ma1ocIU!<5fMO6SGz7aV5(V7mtt9?H=O*Hux*#+w$ zhw6vb-r7)vckQ!GVx#AH#lb}3ujK9!f+02ntjczG4xmKyWGdC_rU}YPE>4dN4)saz z=0~wsX@&V-)%>FHGMgIQ+(R6^WcScKGsJWIldFv*lM7K^?T8!$JQyOxh*lYuX>7mj zMSE;?-evfGN2{jRRDK23(Qgeh%j$kY;RLkiYPYl>n%=!<@z%rP`v~}MK&De5{&06x z6f1T)G7D^x)7bMfG*rXl z4yiZhV7Ez@Zi&Kh6H-@XM0o{)XF}8_F(_Y4b{jQ9Nh8KKebSSIScRNCqUsUTBB$fg z0ZFa*H=HpCU18>TuK!IwlL8Z`y=NL{Z zN(H6~jpA-$jLRJ6RT3N35>lIRY>E|&(dE|>#8sTVeMg(ikNl=3S#q|YhcWQR{h*Am zD@L+~0_CHeIjsSA`p4`}v>fjy)QlF*G9(=3U_3nu=AD!%`<`Z;z~;1{k`8apvC2PJ zi(NI@ySl%1q*msM(}5eUHq%S-cC)jd8JEzCQ*Nc4GPyiV+M(k=tY9qE?<~Nlsl0#w z!I&m?#p#vdM)ILYTdYexZW>#5bF2e@tpI|U`XV1A)_qF3fJvviL!kUr=;)jq>C%%Q z{i@w22X3u-O=j-??Ax`vdd=T{FvTr7W~{_Np>OPHC=y_(>o3U#w#*b{tS|1K$k$Sz zei;mwHN*AEw=SBRm6-1`V*Z-Ydu}R1ar4|wNAryINPDFYolO+w;)C6kF;pLl8uR~@ z0LLqHe2tOkhjV-V85AIMKPdjia~Dsz!3J98C~1|lJl3F? z>GLymXaHiiq&iqXh7JqGa;pWolyF=(qJ-)-Sn#?oB3?1amKB$FpFC}JIntRi(p8xl zPP=$k*wvN4Ika1UG7hbNI|A_NbJWwdM7#`Aw_NxXDmYQj?4J4h+~v+o=ca+$%tDl( zy;cR%0zhI>Ze znsWs19@V>U4Id_iKFkN6A0q|A?k7OSwZ}k=^(zO=PfSQ-3)>4mEO76wA=zv9Ts)&N3=sXM(6VqMdH%@=_fp#;pOFjrO=PF=_KBY&-@KRs^awW z--MTcMUa1E_5dcf|41sF|Cv<&GW);G{x7rt%k2L$`@hWoFSGy4?EfMt!%pSn_pCj)7E3^mv*Mkax|H(;(VNL1y4K~D{5A{=>K6p-2Q6xmrYJDK5 zjb#A@L3>*eP}%6x@XxQ`!NgRNNh{eb!@!M{a3^om!CJ1f)9G6~u><@Vn?PB=&xKcf zzHMI~5T^6ELtoAj`_^Vpj~^gNeVsi&lHI1m{j=EHX4ctGdb3Wpn4J}-;eHZ9>GHau4FgdQx-xs4dA__OldW~?98QXjk4i`ff`PnO7eF}ujU^lay8)aM_p zqI<4*`0&n5TO@bFl5*8A9_hRo4eI%Z(dM$zycF<*dFCgrqPICD7F~KprPn(|=&G=I z{}4IEu`jle$l3_N*!Qy8*UnljZTk7|WKSA+-LCJ&pNIKwJkb3zMCg9@sB-NP1=guD ztW&kG9b{;8@0_$Hf*q1YGo*zOh0J5+BngBjegwup#G~;n)^^UOsiqNu>wQ=cGglQn2*>N;9EebVcuqyCy%Z~J${l^&Y zU)W&eSQ_*Uz@HUhgZObfajt(SZ#0d&*a0@@h$cGZNIx9<^y3iwT`6Mihm=cvYs7k{ zw^(;!*^Ob%z<|qPIk4s>?))-z^?*>swMsp?5mgvwo(7Z5-mudw@EzK<$JVp9EW`bV z&?7HJOM$Kf@<~ypx-W!8%NE)n%6O>rvQUFuLul?K0UO~;4gF**ZC@mhAy7Z$Ky{E1 zT(Rm7p~?H2`xxp@YD%tAca2eVNG@h$&@Za=I+RA?5nSLA@}6gBm>aa#tY++0F)+q4 zz?EEtF$;1!by+Q!bc69*V66Em{}p*ouLu96jRjzYe+ zc-NePg4UC-(~kv2kUm`*pIqRFAvHmLxBg^D<^%;vZP8lb6rJR}c>vmVN>Y_%_;IH| zge#!(MpUPPOPQHb9&qH zj8{3_a65dvd~ISGs}V^VHY=dum1OJp>|_Pb3&~gObx|U?RzNjvmq7Q^t%Iudlu@d` z7_5K`6W3jFI-lG+%R=nSruFpDarM@3=y-CQCwX^xEJu~`XQs?>Guazw&PSW<+fP2& zue0D0*sr7R80>nBxqM&yxYq8M|(wAfa)m1aBH*i zr1dW1BX>uPC^U-8(JCQ*J2;4x7#*YRi-I)vLgW|1u>P91o)B$R6O%t+`2>^bB59G1 z1t~AQ@#ONzmZCYh-MFNi*JwAhz}TBE`GV`MFGKGXdU&KbOQ-Mba;GpWmlGNvGn=!Y zh|!X%1ZG!C8M)Cw_X2IL^80qRXQk$lx6}t?1Swai+e4~{fwZ2kOsG20j|)D*>v#jZ z5t*RB!8Q7p)S6W^a>|uYlPwMnwzD<$W&7Fd6FOAh)@9xzDjGo2aR*mfhRz)!ANBCq zkP(ua#h==V`Z|=`i|9QDTx%3AZ<=d;qhw2=e>K-ZFQ-(5`DSr^Y$OoF5K}R2k^B;> zxGmE?sMSy%$26c!wH<@`YAU42eXlXa4Hy!|^UWe?iX=s0`sKo7pvSRejI)RZ;#ecZ zV<99Xc(^@|VeVwJHeabK5E?qqf$DkJmpQ_>5+9qKP32w_dX73#%+06y>g&^rK9B9> z1eiM=qp3EFSq(zcDV-8MUOolzP6HqHqt_Shl%WPBb5%{!veyn{etCgPVKn*HXFO=j(Cd@@xC z=1l3ShFX=hACiU|s;#0SJ`Y?Dqjv`u=TDN9MlIsO0*84^stMId4C9t5xr|dctORM8 zGS@PF`TdsXmQ!Gzmsp6-@R8KcU(Y=-Y>eGzKAX$66zrHc!D=Eo*PVV^c&c#Njn1n; zXAfU;q(U5m`ltudexQO#YXBqC-qlIGpyJKideQS0{LwGwNk%>yIRwdztWY$lqQegQ z8QGpxCItkk|8@c+aI8#D89)V=0wldK+g(bL+M`0+wx87d2+7EKQM$k7=J41UuoJA& zJredya68xdopi{!DAE*QF!Y=H=P=~Hs2=o=9Zys2mSssGKvvb^?g=&i!u@?$WN{Tz ze-pH29^u1*Zzt}m;Q)aM%)zsF=as(^2(?Egkn3u_AT;HgdYaxfa3Ax7q4Q6E{eMH+ z|1CEB8)|1{;rtKO4*2WG|Mlbl`tg7L_`iPqUqAk@AOF{n|Le#9_2d8g@qhjJzkd8* zKmPv?KOXQu732Z`)sP4Lj}&1bSb#GaeFQ)hz_rPN$TmZ^o^?1Mnuw9O<;nVf{_ zet-Ta1^!a)^C$2a$D8I3mG{RbWhUCvko7x-xz%#x-8{M6~tDCyt*L>)3VPtYI6xMiWvGfaGX!ANn^0xwS84sRO$bs;Y+9wmiEP?jDR3N=8ZLpxjn% zr8|P2LP@DIEJ&}TjL<9w6YO(Nt>Q_%SFXj-^fRBHk?0HrHOTVJ@YrE2!vPdtrHdv$BP*j zO0LvvQY|=F$PH?g70d1*E73MFGPtd<5WX9iIodA z@n<3Ce;#X)J5BC?R_r#O+j2wAnPk&b08or{k`+*)O4!4O-10>cOX;|{VHMeeGCwL* zkAXvF(UyrAha^2vf6eta?-Cc&t@N+1_D}gCaEPz7L?DWTcI*%3aV%k?!oVM+yHx$; zgPy4oI`bkI=4Y^3ibT^ItGdi^AC6;^vSY;f>BeFFL_S}(O~5EACABf~a$zLUnzDH_ z>3hN*s`mh3M6dw_g|#Qso}LZ7jvcPpV5hNQV{lUrdc zD*EzLt8YGR+p=SynZT_bZs+wu*0Dw(&af_9L2wpsam&PUc`Q(i_b=Cs#6o@TGq}#l z0R>SAFGP8f_*|PV=H+3lE=D8)y-VD2-9cbri}5FDamQX+bcBQ*okW3>YE-qhSB zY(elwhd3o|IRbyuqk6;0lO;dm&-C|~n-9{8T;+;>i|gv~n{bXvzWgD!f`<--LOpUqz+ z*}o_+=^QYK+QjrHapVJ*Lu^FW(avYsim?Ay=nSKSrj(z)|fQB7H7*6a4E@LI}ALJ!YrT%Wpe~-qpxsqgY7=s3Yrl` zk1n@|YFc)PpR+HtH<%6sg}RGId!s0mmy^|S{-D0h z&x$HD97mK4((vlE)#k6imUG|-mu*saFxy*`v=I+$!y%bt2}UmWqs zE1^qm(opX=a>l3g2_uO6)|N5F=9V!OHYI?x-1&?i+Y-PsdkMf-`R&gS-)wTM{|@T@ zZ+{xV#=`WUQ1`Du{TJ%~g}Q&C?q8_;7wZ0nx__bWU#R;R>i&hgf1&PQsQVY{{@($0 znf|8&HS>QJsG0wt1nPgkxf4Lh#13F&`9H7eTRP+4l>=vwidB4JMU>}AT#WX_cI z2r&^N2O^Hg6+$MS0Ro;5NP;3IQj`!v&bLY}Cxq52EF|txlCEfJhL6%|R$D;79Mrl) zx298Fh-&#dCuyTGL9_Ogl93PwNdwft0li4BQ~*9WwEuq(yVdC5KxG;wNy2gwPl8gL0QrzE_8Ni zcc9~GxFa7Z3Td>%_wm0Kjpj?mG1HD#En?fI$=Q#wWlf=1OIQYGG5+JOffcCk1l;Z z?6;kIeOE0Fy(MZlbc0qLYctIF&n5m0pMe(Qehk!) zS>GW80~I2!c;0Z%F@|E-!(&?}Abhd`zUJ3PCw^d|-zx-eWPm7(~o&LCFb4`{*Xx|)hybyoH29A@w3DH>`snLIVV7E&D@7SsKZpic!x zhF$lyDRSdh!Ss@)a#fyDCV^5&sE8HPRiA#H4b*BVwk0%KBr6@;B~fLopq9IkSyIy5 zVKmT-b4tq96vTa@!XNswSi2rVB2&wb8HGVqrGS3YDdMI>>L8*0rSp6TTr~#kzFXa; z{)~jzh%k%=Ms)!a@EB0wjNn!&yBdY$@~!pOPVzY05R#5+&wfujO;P2sL|Qy>S4=4x zSU0@DNaq0Xj7U~>T*HVFLiK3g8cQoVk#yEY6>s1`jky#Wl(l}VERo|mVw6fxC{{Wp zi}Y-{XGrl<*z2B$Uy;?(80Xo+)3WNUq^smpo!K>O-QMa0IvE+L)p9Z&-_glx?5)AIGLtDv1cKuBm83$1q%Nz^!Q)LopC2)%!2nmx7XB-o&2PF#aHG`2c#<*q{ zL|`#SkY#k_uw+VB)hDQYD^gsZJrF%R9YhDOLDT(Bo$JA=ddjHg+TcqrurmRI%ETYe z@`S%OjL@kE08umsRkb#D7|1?A$WYFvW&-VrO_ywQ63-_S7bFO33I?r^Xo9q2^kw84 zDDvO-w$6q?z{nl73P>UEVIdl^Kn+ym4Ot{)hEsE>;$bc7%4XyP{k0)<8mY&%o7Gv* zXmBjjOxgo%41)U?$?eE{*j%+CSzC8jB~VV9{ibj;iDRd;iA?DEzoee0zxrF;l}-8X&JO`5(SdN_|&)nYMLiF7KPeDlDDw)bV98;|qX6MzL1V+82#2M|+A1yu$^; zdSnsG73WriImF_{>~jWnrYqY$m~|JS@j{K^8$wJ)-|o3LTB1>B=P4RpTNCbWD5QQ1 z-ru(pHalomB4L>fx{uY^xb~32w;2ko?)R4vaDZ>5;()*@oTq3EqEm&^t(OW@pSYC* zt4-RoLRED5VRj?DEsjDc-Io>i174EoBt3VlG~PsRSfS#Qty@0?b%XUCUq^hKkZT{= zRitDdN8?J^T7#y7mPI>%05?-B$zB=k0eWJxR8$JjL048&Q`VML$$M$BqoX2mU5ggv z3*3!DKU}R}s6j&3L$8d&Dp^aRNlT5+tO9c8o)@r8b{=?YD1iXt6>$Mnq<&!jVAf8L z?5KL&wf^hbszj|_Ya5?(hW+8_4XG4@mc+1L>Q8{KsiM4Rdw7*CwZHf??d-hC%YC#2 zePr|kFFCoot@)*1-ugb#TB(iLq?x%kttKxZI_fUK+!|J=5Fr8~%!hF|_!j~rS1Z~h zw~V$D5xbZjob45dD?O_SKbDC*Ssu1rC^QO z);?-;j)4U*?>6}eHxP0wusGzhkqZId$l4Pwq^nN&<5(o^KjMMu+SscP0yqs`|d8EIf>WmYkcX+?G% zr(wQ!r_RE4I9XeL?S`vx=35R~14x+e!reHPTMiR&6q^aZ8%a{ZlttN7ehE4R$EGPb z#-SJN8v4w_$qc|{{D)%KXS$Fv`8kdGw{zKBeh1hMuCA_*q+VrR_#v;m@aY+UMfMJ;xZ8 z_UNe1>RtMEC9fq>PW$8)B7?A32(g-lOxgUIW%iLq&6-+(*kZzT<&qX%bfYb&Ramgu zs(Bcm*(s}V6_#3N!7?n^KR>DvG!1h$dyU4D%ic3(#$_HPVzw!f*?W8Q$G~Js!!irJ}}9L z&+J988NuR5{yKyyALLt~a54&?!MpG5NpS6AvEKwlFpD7}NbcI(2<)~JSwi!VDG5+h z=tz_EfMWc<#Ly-`r}FVELgQ7zr+orF$1nDd5^H;%R;Q<$jS_1%dvIQyJf*v7U6Pkc zP(y4r7BBH?tmeCXKc8&gnDslphC~fm+_DynpY+@3^eWr+h-Grds0UN*(fnghHiJlb0-#ZX9nDr;Sr@5*18f2J93j!i+O;PUr+h->7&)tP^Mj&4`_A>If5jzQe#LP4$zMNz2xMw*QfOuvYopFl2)!gJ8IRk)%B zXHGP1?S3CPZfMfjtKqn4w(HfcF6xYW+Uk)X(mkkoXLoaVL3C4em35nUYhmFF<->AC z^)+ofZ&yRZ8#1l)g;WZmYRm0*kBUR&-GQGUwsEYTR-<(HA=*b`&{4Kc8!;A^9zAiY z$z3pF^HR%|E$xXEwdt z4}VkSkMN_s3*Lo@L3l5S7fKPx8A!fQKn;(+mw(#Gpi(%ipr*{2q)k*Z@3)bd03Acw zb8!|_F!1Yq1G4-ekh8y3;e}r6p2tY)wI4lRYOp&Ky0Us*=>3rs`13?Z^d!$2qrZyb z+XDC@Fmpou>ok1IUXfph6wpAM-+F}Ukd?!-hG_6pPM_u2F-zkxKFjq{Hmr6WF%Ncb zoKPmLj9mD@M1u=UNm%PRk9f*rIfiu`4UVmVXMgB8Ej_d#qu_ih(%IaJ&;4EFxJ}$o z;iEgLumYy{djZ0jPCeDH&VNvNZ~SO$QjPw9(e)0{l?Km)=wy;iZ0jbO*tR{fZQHhO z+qRR5ZQHhOz07a_yZe9p_T6*(c2|9+KBud`d-`@)Y1v(!j^deIoiuYL+OjcHx z4e8QF5r|_U!NVkkx^N}D(DUfyuLZot?5Jsk!t_+j9SE8DqULgk!Ogf!C+c1V4Tp=A zu*rlE;Rqf!nCn@Jy~ZxBBhFiZd&>?#{Hs4tA{DEte0TOlE?yCePo6Yt%m0W;oN3=S z!-*7pkzdQFjX516Cg6j;`qod6I$Xmx&_|XqFcAkwHd2Mx!Yahr(^C!Tnh}tTA?`@G zC;3nJrLCX$D%PAdAksMG|WgHpa1JL>%SaA#Hu zAnxJ$MfQcgMra+r`qp)jYyctM`uC}Nd-2Z zwtkf;9QF#B+mc&sI*}yQWjCWprzK`VF9D<`13CA|`PnK309Hoces_Z0D}+jEOfN4P zIZJJ9PW*gcT1uOBDPva5`DF}gA4bAcX%m9+2Qv00Sm*tKNCf#U5R;4_yCB`&3urK| zsw6r3CFo2Azu8*l+%zsF>Tr={L{r8Nc?)-M^7_=dVdhtKhE#1<9b7)TH`ED7Rz3G| zm0{1j%s>4OQCt}SV0LGgk?!S7$#py}CrPoHmwAmF+iLE88cA)EMmT;){w>NzAm*-{Owwwqigr}(;iJN7;Z33s2cH?&cQFDZlPgyh!f zV={VT7Wh*O*uS}3Fq-po5wpFs>(=AQK6H~ZL1+oHUl>L?Z1#%Bn`t5KX@aK zWa0CK%E4wSd$Fsl;KKWzBC%bKtil&25Sv6*PQd8)j86F*XZA=2WouW$MXeid;R6Vf zsuFHqsuEX!uxwKwH500K#zW=AtNX$H;3T-wr7+y}DKlz4MO)hf(MZ4s{Oe{w;Z#fY zs`q=SQZ9Vv_;V_L{9RdNkyulfyUkQI)_R!`pQh%TUW9nk0JTgrSf8P~erkkLc9^=X-*gj&>JVXSk&br?iW zSkOfQI};I>!?G-cZ4<*FuZI`XuYD+8e{Ql;Z!DkASXUSIiVWP&0yUi|B`|d+MTb6F zSpRT6Uy)V@^sOwX8q%#irv>t~Jf{_Mvv^y6-a*G|wHkRVGMzs34jv@Msr`ALY*8C4U!(we4rMHPnw}e7g0%E#qkXIV zg^ujVFM|uQNTAluk`z6QGwEom>PmyNB47Ql4)xFX${y{-0g5Ef*W;&S+y8VF$%z{eJZoO^nw(1P#~wrTc@o*WQnYrj?XPg16-} zLuE4qk~#X@ANKXOwOs4^=W3s(zy8(JiJhGt5bmL@|)|OYg0gqjWLMT?ncR6NfP$ z7|5miNt~4fS!scVH~l%v$yHqK6pOPmNoulQ1D4+*##|QAp0{cn@qfG%5x!cwOoR9hAxWZ5PpK_9p`O5%oTxEQx zS~ywL!AM9qJ0lF_0ki_H(}`d=oV*iM`$WaF;eB`lP$VSFbj0F=t>Z$t0V$G%yqPh2 z5p+iJLd?1erb$O`Q%~Yk;%_++N?GpKS;dDWOHpyrlb&+k?fbMIcIK9R82!2cZsn=C zAXrJNWUY9uq|G?3^b{zTLy7bx|9dqb;WhRIP@Lm_+`C^LQiZa)>;?xPoCUFkTR%L1 z9n-TpR^aIyX^<5sS*$ z2-7_n$jwwzj1RkVI{_$#510^|mKQ2yc3q5uR#LQgmqAfVf3Skt>JrO(*}y815W}ZH zI=ny=W(YR={h`L9OHkfVIV)c4iY2#dCT?heS}VCwG51Q^V06c)IeW1O0tb7chY#m` zt_K$9{xnAw3?FCNq5DMUMJ~b%hgOq4=?8@d(rqZ3! zW;A^BTAiZO7`k8vqj^xd^-20 z*pits;+76>lZPI1Tw3nu1nRx4$DT26)j1J~Sy|#8o5pr>cO2^i0i*37rc2|tlVDk5(ou_5oR@{0XDF$Rdl%w4D?ai6M*yOj;9gRyWCM3qLm`h4h?p5PYO% ziSE?x42a3J?FI;`luZWnTqRl?ws%A%aAI27ccg}KZY0># ze1|i&6{lBgm1mx#7S5Kcj#qjwbX#7@! z=GHNN9>{Nv=yjn=lkwOKL4*C!%N^!B0>yCak=?sA&B+YuO$0hrciJJ7>8E|;tTxR@ zb8oDmco+yjfTyJs)Iqx+D6fTn&7Y0d+K%VOckMR<1%b&V+fLVD(T+Vpqbn*rIu71n>Di&Z35!p>yi`S8nq z$v60n#sfe~4mteEwW@FRNSF#KJ=Ut6n2v>qM533L6`3GK6*X9dN%G5X;x(@~&t%-1 zvY}0pymGOLvxrGDhGp*dV4|TCK?TLv6aieQ8v#fWggd%>1w13FdkldU-S>^4hWaOb zB(Ecg7-<&OPYsaOAo&mxf@v%ux}S!O7;}?C+Y%tZ2x4*!&qH|a2~`99^u=;B!@5Jk zJ$Qb8AYZJ4k4N~#l<5b__3(o1B9urk=;pIc&1Ss)o(^6J55zbDq&-nu{)o>3*KBaB zSU?v&n;RUvJgoXC>tW2AiqwyxXZ|BMmQNN;#FlE*+FQE8@5<6S4|8HTYa#rR$Pv;A zl?`v+tEjf1j9{Of&!lX&FouuMF>wQzoUc!!^K3MqWXr?QzWg+Y&`LkedcD(7^gIp9qP)$- z&1CfD>kR3nJ>M#BA2L|;Jgx^9RCwHIf9AO69@H39Gn}(7TmHgUm^yPDf{fa?;KR9a=e?UR||)+8r&RfR!>KVwn!xV>ASTa;n_=fuP)=m z{!s_6$qNT25iNgR#s}0cBI(Kvb$;JV2Xux`Ga>9E@nwJuAnnjW_LwB_2ZUZ<3ZfUp zAYu|B?Sw6v)S3Q1p`-Ag}Z65TpF{)PN)J-WN9G=e|$|2 zpIT%cufHTz@#!#w?PptUnvdG?o9wWou|EIT(%p+g||U#{EuUbjAfXHTaTZOy_*a+d5c z>ludnY%2N=?{2Y;n>kn)^_0vRjTU?OPz^vqP~r>6Uim1O^6!oeu!c-Iig@;UjDSD(4DBtGgVn;A ztJ6oElS>E$wY>SyrEF^t1-on=X$*d~bV;B|_ROs2 z{&UQ%y8ijhtS0`R%*(p|T3C#0Ih(&0m`UsThQF`V*)TtE?JB>gL#Hld4`4Lx5L){K zVcoCgO#RYi4q4@G;0uKT!Ah~96^tFkr)<=8J2fBw+5I)%ImwBZmqAN3aDpQUm5FCC zJLiuFFIxn{-2D^FN4fCjZ6}$gH1$mRaN0Ox}i$N+};^XN>l|-RC)dJULy>cVRC;%YgmgZ-$`un zBOf}j%?aORyKOp1RWapFcy6(sYFQluq4eDC4nYPAw(Pu>ra4Y8$Qc6@pRv=c8xm2P zl{4i8X78E)SZO%0l?AYpIxA)c|zhkvFL}E{W=VP*QGK#GgxEURO2h@jO2#&iJ@!-3jeV11Rqx!qivih zC>=w|Ge{1WN+E)e+J}NB3^cssSrR(SxM{v_A1`&?y=)10`T$H4J1IP+M>!(wN07FI z+G(t(c>(TnZc6OrLRI=<4B zHlsiNQJ2M?fou($9945>e-cBroBIZUHmT#K`63jFhOq20K|x0d-Ky&>|D;jP$=-b- z(<0s)q^A}rA43++)O8pglw4^zadLwf&XV}i=Z@`!wVAXSICx*MylmJVGimEk&ZK)oB_n*5S>bUbIK(5U+^LSdHf_-IE>XOyjY zat2h2y59ke`r0pRP-ej!zpeyOx{(>{V+26D7;wG^25;Ti@W3_S)FcK=fDB9vw^e<} z13t(5(BoTp3~gA7Ezar9^wUdHxjaHcJ7^3I_dsN_b>k_XP31p926$XTPptA#y$9IT zs{D$Pmn6P_J1hjtQDGT>j-ie&7wNZnaqoHHZ&F(JpXj7MEUS6ZB3a3cn$5NXOE_RoecfkQ zeAuY(fGSq>_ifm45jSm2t%tiq-rT#3Qw0pAAtsjQ2;< zQv(U6Y(R`?K4<%JBr=bN=xDN!&<6a%k6zsMFq!nvLg}pN9J9Rf9Fdvg6ZWJRDArI> z7yCixcJ@nO=e#++J}jFZo*plrf7#m8`GOVNYHO05`49VwhB>>x6`i%lZ$KO~U(O(;zx)t5H%OG})giu)vV%RoRU z@V0}{vRAc?xL)jr_7?D|lpQ0i+~pkoKKX326J);&<28DYGGB7odT!$pfACE2Y&uEo zInv&+->bsuP`6%b@thr$T(U6PoL`vq+PvBBADO!EUJ)MSKu4PSciW{2x7mMG<5*$;Yh7p8803Ozt1f&(-1H(_6--Z~ZI&fPA|Je&1 z0M)YzkN24dPYKOu_{$DU?~4ogEf@YAqURCbVU{0?EQ>Di4syUXEU9q5gEoJ$9-kG( z4+)6k2j?WQ%lph|_mkLA!+=$dA6rL6sxjA|_Onv|!9G^DOCqRc3 z#2*<M-HijUc` zIxLGmzqu?zXM$7Fku$B{c_Gf+>P!t#;dT$}va1e8j#><>)}yAf%e3XX*0ChXMT#O8 z-1SkXgU*)C=@{t$1&a-LB*PrG&(J6}0fI{>O&c8UiMh5v;-L>stZtb#m@+m96Rb-L zUEE8H9;ExKiTDe@0{W++*zaen}pz5mM;^ZLv1`2)*E zyXnXI4hz8B)~e>=a}AKv;q^9oac1nz*>D3#k^8Y?v$2_ex;RNio>go1wg5Z?S=fc6 zQA5V)6tST?wWAw> zoClO8p{1{P)|=h}ug~GuTih(978%?&Ds5k}1l8ShM_pcX6U|yffcFKCSvpf*H!(NT ztLhJ7G_}OT#4f}0*&eVfG7+?18j5SBTgam$Cq$ePvQJ&0lp2dBwsa|w!Od_W((B7BN;1V;Ox}R{aV}Ku7<9H8JL@~HR^zy+;jztswkxA0H1AgO5 z$RMBvD#Kmf^(q<^8<+ zy8Xo6d>sR`?wmXiG*bzn9?!W)BI|+v!;`e>%b5aZ&)3AMr3Wj%#fRW2=Z0M++>%QD z)db<5qB4S{hn7DFY~p}AX*EZuD#2JZN$;0+oKFW;d)4S~CmgoClYoQh;BXF#Y8>|~)=q}H>Nf$N40|Qw z?{kMBcX#3R30$M7NR1!n1Cng9HEkg<>XL1f(jC`9Lr!vTzESZXvqKWtmR?LRwJzal zJ3c^_LApHQbO9yY;jyV|r1QNPR36$;91S%xP>}ukpi)p5M-A5mR28`p)h0XmROd6j zjmU9>3}(6tP~#+OF3M2SraN?0f@BRpd;HZ{3qfOx9!&X8EZp?<#v>A10B8UjaHV;$ z_SEL9VC_HFy@V(F3;H{vM-%bAw-|8e`GJo&BD)jVy7Ojv3)kz$bO16RPX)7~BtjFc zBr{)~rJ%;^IMiPa)762(kW4cHOAXVa_=#%Z<~`Y`I!0fwvzq;KdtXK2$>Zau)|az@ zq@(mZ**mK4&5qEHcUI2OF9W&fuC(KfT3)sOEZr^smWQ1T+d?Xip)w_gl?ZKG_k23q zbi2B`d$(eb)fCygQp6uXjCa%M-E{=WV#jofuo#BzmG^-I%A6- zLXCFKp*yU#X?2Ov$JEE>5PTAAYlkm%FHD%m5GPJ$M+@<2C)FizNJc864=9auUqX<3f6m&vSm$ z2jit85I;&fiIH~kh8)Gp0QTN}Z>aGKPjBT^aOFxw4@#zhMK`@ubQqH14*Y#YWMa#d|WY>dZ&zNpSyO&hwUdaFlLm-5QT0 zu?eL?MWweY^OPc5RYJ0AAvLC2@vGNeu6*Uhb$q7*4Ol*EveAP-8%X-%BVF68x#J>J zTVsm{jys9^PjyC?`qrm*&3SyZ?g`q`{8Coz=by8ZUiQ3F_J)8d;uTbLRQ$cunxrWp z*D}f!nM>gCjlq&K<}GcG>aSPr_PNE!sD=`+ODq{!$`U+>qNdMPZ&4BMPZhUQsDUgu zt=E(XJsej9U)G)k7p)Fb`#=mT50k#a0wJLlc~mQG^%$gsI9qPf3?2?P)nw|X{eA5+ta;U4cB$3ZjIAr zfd?l3dkTtqpnOowX)ll&eNkpRc$poo4bv5YZd3us1|fG}s#F<8rEeyPM%4MGDKCQL zP)Nl{yK?OMh?cK$LP3)3lUo+p#&tzba^l*W?vAF1-JvynFMQ?plRrx#yPj9#a6bu& zrV{o@_i>Bw2Kj6WtfwB->L1KrmMA#M(|z?N)tHB>G9DailZ0uWJFY{~vTl2wXeb}} z3(+F9&>wo+O68e;b15>&7m(P$9*1HbpikukNI*)d7ntIu^oU$EA9XE^}2a<)#Z|1Rc0~@!vN@z zZnr;6s~$)t5zg8iPSbi{sosq9HX1l+yBcO`nzEyV<0f5blWPL%3ch_Nt0frQp*7#I z8XR}AZ>(||FR7fTUZ`WgPk^wVHB|v@Kmkv+;uy8oS`sAP*OI?%FF?4>l6%6RWuQ&Y zmiPr!7)cqXAYd4o9U{xS-CR4zwdq$I6oMm);?yyL#aRz{#aZLz+xGm0V_4gdZ@z_C zkL7?ZmfDJX_otgRN4`I1k>|b*E7n+1-c!cIIUnADwT;>^xJBnYmg9hCt{OUq!6>*U(24P@w0Sexr${P*9Ro^%nf zCiy1Iv%>s$KC|$EVRAZ&3cpRNwy+n_$&MCYyBU+w38V^F*Ws1+ggq6XD19JsPrrYrRIc4kQYeHQ4vOU0_ZwIV->qfRq!UN#H&J z>zQvpz-1V?gRyiK*bu;a;EM$4rhJoohSa$Bi8QL{29fQA{Ry2!x9`gbN60ySs&TT79MT;(oUZ3>P+{^(v;C>G9o_ul7w_P-j(0+kg)>g=V zl{|gonrW?6-0IUV?&NpG=!)`#7O9qxXoF3xhaY)i$$ zvqG(P+|dEp*;hg(@fw{r!md@mr%GXiW|GtE2!ZYGZ-qXVRK!ElvF)vJ4KkMDDJIJT;c!whFm+(YL5PvWQcrzP&-t8}m3tH&?Z5+qoV zLy*>=(O{EDLU*gT1>2TAJ2KWLq~5ZhXrfgjBN`1=33HIdh{Vde+s5Z(;PLXF)3HgB zil%Hp{ThkT3?`|K#C?=y>yjh1!K}?BeVil2Z}GY)ba4VBHE9~sS&~6a{l9h$RK)9a zwdgZIacU?r7GpII3-7C?(HM;5bb-l?8%J!IM|6*dE06ZIC%DF$3Hw-+?KSAfV=Sl> zpz94VmD8Z@L*|m8?+BCIxGyBQipNHgBl5wy-6@8^*)EQrGp#| zf)1TWYO*v6C!~U4_AxJ*zQvQxWmQ>iO>eGwd5YIhug|X$R$QI8R<(Hws8`e4eh}t1 z7?_39cGcVW4WjC589OT*JIhuHLTYTyZmb0i zXLeXF&zmax{DZ3A?vEE zzr8Z+s>?@Dug}hP<^m%vX_7=t5a^g8Jr?HY+f$&nG#WxSwKcXC7FTxY`%e=%v!$vZ zTbiFHa&(jyHn(|t&J9K`;ZHF;>Q*@p7g%0&SgPC{9r$C!0pkBW+-NWv3~@GRA0 zOZeZ4sxBuh8zP0c&f3(~*lX&F4vQQwu-4pb8=8tPiyr>a5q?_(5JMmgm|mEdRj4m) zt1kyte{FmTr~a)6jAHiaV6`5`G`5UGMKxg;xqMzpg++&?)LvVEr`Ez#nYpn%eYn|_ z7m?KL+4tK+jES;H}|IvB4VvYZW!dY)1F+8A9^G~*#MMjKZ z%I^X}d$XH)1C&35k5!vlyIGHs1DP9Gz2fF*v1YSU%-eI}Qx64!j7UJ)#1SmICR`_k zn)~dtlC`Vw~@%Xp$nzC0Bs z>Y2FKp*S)=Awz41zAWiOgwt-ZOH5EI<57?n;5<}h*aNTlU6}9>Ys~t$sKFPf>VY2v zLw;Fed}+RtW1fl@C+M|_U00(EB#*sqC9X#qLL@A9FbY|n5wCulBP@o#eBua!^qc3t zpY5h}n-e92Yh^%2d3L&HqI*858( zx?mo&yU_qT!Khtk&82cz$oaS3p(3YpP3%lVV#lsMxJXgAon(b3(CDE7B@;Z+v=&DF z_tKhhpJYPT1Y@EP;6w4GnqKIj$6ilGb&LQmc7J@A9lw!%8HF8~iW1 z5hOxs?lid?NQKtM^x9|(;vFMR7I}O5kzzV%Ek7;CXq%)yDT?e;*vuA5h9qq3CU(B| zJnY(9NkJKgM4Vfx(rY5a}#GLLEJE&{(Bzi!QcD)4I)6miu$n+N;%BSLDUoN>{wA*_pU{ zYSuBKx3NfWm;R?g7sswzX;ck`qDtgD60&mDShfn5HS$MfNQ04MsQ1IWsF!(vUEC0? zeTa#{hXqkv!iB+89Zjv-#BIq`7j$;+vCa3jUp3E4+fr{+7czGbhd&mo=-soZ4phhL z-CC*~Bibz9L0ha_JUpCVjW1V|Uk06Jw%nXSUyafWoeE=Njq$yWdX+RX>FP(SCn3wq zX+3{uk?E=oeqi9>Q}hkW66iBBV>V+QWcT7pWCOdf!hVRHDkGy(b5;Q~J85%6t3aOJ zhW7e)rZx`Nb~OJ$DP2oL8Uen49|{RmJwrQP2UBY+c|$u>BS;!y3teM-JjUqyBRtEoO z1j+ErQoF_H31flt(LKi-@cBO1bs^yBh)4#eJ}|v;Cpj}0zG3TqzG`}7d449J zF)O~tq~HD&T^n`6rnN?G8^>(PwG#ii)NJ+#)&BCtHGB7BS@U&)T-76cYoqukwbLT) z6Pt%9yjmY=sHv@phR3P+<>ekdNc#r0jcg+Bf!%V~uoFv3Q4W`r@JzBs$J(iPq{6uqrFMe$eY_@ z-YSQQG}W~4s=(1aP^%0MAhsCnCc8XI8|uP$F^uWua9w!{9EW9GXMgyiQBBau(J zr4en5+!5Tz>3z5mgj=u-&0%dF8hr24vwfPKO7t$XJrPO#t`cHzi0r_3w$8v9o^B+3 zZ`kU9_n+PY?|C=-aMvQk+2)daB2{2r2C!akA}~hQ@2ug?pFs7^pFJxb4{&B~ciLw$ zTmC&*Jj34CRGn`ouw>ZktE*|{T|>Z(T}~mpJ4XkmRVH3a-{IO zd>CT1yOD;q^So%k8b7hPX4n_Mu6a_v)Pmo&o|wEeNxZ9W2CFj;zm#YiH?%aY$Fq6# z2`X{-SfinF*F#r(f(5-Pab82)Fa(#SjNIs5|@ z>>LgMgXPz?H~hDT|NkAy)Xv^Pz(m*XpMyx~{@0j=4U$IL)WE^SUY+IJnZ8{YkBRpG zXiUui!7+Th_`m1O-&GR-Io|(42g$(7_P_9q-!A&^`M>@j?SJ}jUKV=#|KR`i|8vax z&G$Wq{Ez(qCifrw&!&I<|J23I%={ny|KNXe|0CnuzW>Sp9~u9r{r_bL(|^r_iJ1Y9 z?c1(@y#MU_$MfAF|H=F}w|_eR$^I`q9wQ6ef7*ZML(BRZ>gwPoU0yZs*afY8D2o~Cddy;Q^?CgK`uMzh z>$=L`&!~S~HLvXW{;KYH`sf}qTeZ@#_AJ7K0bXX3x`!f` zsFuHQ!T_Br9KRB0*a-1x5j=PBC~+6oiS2Er<;Ayik0HbmKJpcedr;Xg{CkwBpLDC( z;~8NWPXq#kLqr_u$>3u-`HQ7-x`sogTSN;_oA(E+9gab))2!t0eRg_i-;wzm@YC8$ ztbLpcT)bw#wD;rk0zbIh9v{S2j187yiv4Kqm3OCG=oZ>WnEnkR03HD{924o8lnd-> zE|#Ip$b*aemtx*uDwnnBB_@}vBi_NRA&fg~1Fk3NCjc8SAo*d8@F)i|+p%OvzRrhz z)+2CwuOu+ag1Bu&a(IG!lqh-g_iAldUWMYms$d1-Qk?n_8#mbEuWADQy}#viKCMYx zy<8)<`OZ2!P6_TD5IyN72bJ%2)eTc$+kMT5z!FDyA&=!|Eo}WM?{Vo|PFYh#?6d4n z_>oxUSZ@@#uUqB@k_*QiG`!kHhe%)&)zZ3g(zpM{+5+g6Xr@ROw1aJ z+RbK$7h!3qWe1641!0Bas5ELSojRZGE%l>f;$g<9sQX6;ul63B7Ue4jr* zadSnFCj$Z!xRPbX$iz%D5G8i?>Qb0@(2%MXUIzB2J6mCP)XU%b=xz}FtMzJrXQM!? zT))Kln+i3elp`^5xCfVW$cnJ$Em1wuz@3E|#}Tk|`MCuk27VqRkZM3eZ$p-&0d_(L zdD927l!9B4B+J*z$~CyPYg`UT1&g}E6k`u04EP&4bB%rvaF?;KkN{F$?VgkNi0ex0 zN%PmXaMZSvwgrYc#+BjVyh(Ja#U!4TiHfdVX|UV@Qsei^iX>qr^Q}yK7xR*g5DEfw^HHm&+1>exm%O?AJqas+pQke)BdE^FU0 zV?eR#Ypa=`5#L@;peMIkkmnFl9RyTp?t*1$-5=(bD8$kR(v)p>(}@v>$jZb;=tA?s z6^;+qCdUcOJ_w=BQ7dmIH4kl4x(0|2b0{42F0$B{)UhMnrj&u(S-gA{+4959h;r~E ztjE?+V5MuhfkoMlbVuOy+NP%E=8sF2R@Ulx6mexayU4B!$)PvREpmF(KuBqvk;{WE z&v=Mw@c4^(+tnHoPXX-G{>cz9lQr|U6lmd=+rLfC6bR@vD`1sJ92z)_BbT-#OLRUbwj8d)oDmYCq= zcf3^b_$HKz!5wu?eOCtbfHJ4OB0BOQiW$?V`$Pysr4Ba(6+*lXpK7{VEa~zGU2b8P z0INxX^L(1(hBp$>mWd+oHg~54i0kX?n~x0;_I>H&bv>+7DIAFatX^gOcmTaj58458+jbTIs`Y?scgvI13 z;EP3fg3zNpqu|Zxzjsd<3^xYlM)yr4RPKw( zLgNP}%w8WZh8C%>tz`{&qpS{GF3S*oBCKV4U#KFZI43J-fl&NS`jjKpINVA}u13b0En)a(D_}W~rJ{ zO)yO66$=)9*wf)!LjzYe0jvx-zT2MTbfJNZq8tAm)RF>*d)Tw)dMyXAnDBRWl}QA% zzvYbugVNF)4=K~17m|P+?O=dYL+8Y>9tVb5srk=*LqWKru|DQwL(CK2AKD-REd8 zEr8`f9BjNb!(yCv0Vb|&1!uV&=kePW{1lGoZmciZ`(<4B5}xJztjn#<>|gH@+X=PI zCB@Di4(tFO$J>>CSBdiEUc_l4o_tXx_^ai&uz{47wUOw833ehn%t|ryrami6@KsCV zM5P7z29wBkUCEeh{wm-_w(ip(fxx5M_T6`|e|vyz!5GW zb!R)Jw1Ft8wF>U8tgyIL9jJL0@BF>u{UX)VHQ8Fr4fSE2f4AMv?yV#;E)f2;-qZLy zHM1*KETCpFdlDi?wk+hHni+pC@CfYWH4Y1Q9(+!6(LQt8D01GOHAT+|R^Ncw7_|5& zp}h`&c+G}W-fb4>LlS{jWSQHfsbCOUQTXAIUPyPcz1yP4Nb$w~c4zspps*OJGu6XW zGZ5KAow%{tSXs%)KHFHC|DvubN1>K_c(BOmoS-w)+xPFV9GQrWAtp36%B7%V(qIms zvE5C(zGDp9r2Doa9QLD3eUT!hh7rf9#EbnAWni~O+lsb~-+)979mnm(0GK+pSM5jh zo7IcxMMTD^YdHIn*WTfdXPHN3|4 z74>rmRF-p(EE?ywUzzF;jq4&PuS~0LDPqDbtNd9|nZuuSR8`mq9Y=mk8aA__L+C?|)W;5d;ZR{3 zInF(x!Zu+i5xoVeq|~E-{t{ER<|NGE^=P39YE19=K`#EV^)=cn$eFJ7d`p<71u(HQ zTl}STk-%U3tJ`+~vL_Hl7r^gJ#y}F&s*4jztH$nWA^hVorG1roCuaz67KUqWviCM= zfA{4Jc`YUbAc#BQc?slhSZHH)k93+}Q+EROs?a`Cg!C%#wagZXrSE{>qEyyLG;E1% z!Q8lYoXy==NG)gIuX&iX4$<73Bhz+A={g#Lx1o{ZA|>2`H2ovfIqX32)$M?N%pb9FnVr!h>hm6&$EvVvjcs0E-g zy2b!~apIs$-+FSQJ8?HAsw>yffPRqYU-`gA&Wue~8uBP{$=cB7FpfMeWSBRir8zP72 z&+%LYrbj4PZ))l9WL@df;JCZmgi4695`xt%r3qq0=q~ZI#Nb0iQewWU_GY0!un{Eq zQ>O_XAZ79KGf=3(|7NI8!0?sJT8}a^fiPII=KH{(KIgpF^SsXM9Ot}m0a0_2o$}4O%5`U>?qv3#oa)N9 zrnNoErJdP?i?$5ftx;~vt1HgQ&}Ye)zZSWU#}V6<3Q@J5Ka#^8_D12mGPCJ~-e;aE(B$D`S)=`Zh<@`2x8D(E>s{ zYC`*`$2yag?{P=9PV>^Izc@d#@XIMa=e%hPtCNXD@F%9IK;~mL$J-Z`9azitu(=&9 zZDbMUiDC7P=o5Y8X2H4wJjh0A^>#RC(PrV`jCE8=?9MKdwegz2Sg zF2&aOx@RXIk7kp7829w~n!$-ILaodW%+auH1@lL&+t0pZu(C+&s+&2kK`Q*g7?Y$%6`u!>eu`v`lM_y&c)%bg6uo|@EJ?}3bhbiD z=)$^94f%D|@bzmy33&~56HIHG1TN~eEQDgmE(V@ok-5@@f<)YIepw!`n~`5K_@&-D z@zEE+97oobBekA0*FAFN_ zDD15kx_{=u{d>=R$ettWW1iM1%Fgjo2MWIkiZ1g**8Y5errBlgmVHs>mnYu{v9 z(so-t_RL?|Xf1WMok_~$5MQ^4mS$GZZ;Y`EsIB-3(r=81P3L*oDQ(4l`Gz!LNx0st z5SJn8(rVB;*1#7Vc$=?>D;C+^NzqV!4V#NO>YRN&zVqalRQ*)id8_;p-@G21blP9v zt_>cAiY~hU^1YGYe_b{66KOjT8I#oqeHE+c7_qJoL!O)FrkJsPD?8Hz`{_Gp#WUcm z)??E_>e@qLD@tg7*t|Y-GMrXEzyA*H<8P3Hrwyb@v_u1938DeRUbMd7nq!QM_)`K(G_mrcFj6LA+-s7G z#RKM&dq4d(7g3_y#W4%d#g5yq5(H-zqoL^Unl>lx#RQC}xg{;nR3@P)3K95#{^QG3C}>F$IjWAd|Z>_iWMBO z;;1z`M-^^Ac##L@O7A(}h}>H2qJ8mc-F$Y!NKTDYSF!KGoWXopsryRR#~W_zO%+R9 zqZ@?uw2vnIXd;*B!!ctjl?Iuq5vJ|wK;xA}0yL?C$j3QL8HfK4bhxijR~UBypd1ZpF+LjBm4 z*xNc+=I~w_kw+cw>a3M1zy2-yjsZ3+-)BNLv}&wfRH$zRoJYnTe)M9d6I47Nvh-_+?guD*t zKhZ-m;x>Ayaw?D$fJg{)MS%iy@I{U zXg!9NxQx8RoaQhT4=dme?$T{!n_JN@Z_^~PF>9Uko(ublmD;KyGP(DD`dkw)0&!L_ zWu$cZMp^{Bj$eFJM3mJ4p&B2QEITW*W-Kd$n8h?KBjw;lL<`WZ@;02QbyYk0!R2{EAs7u{m&JXR%?ub+1OrC=s zA5FcZX`O7{(V~hwmvecjbaV(MTZNm~dS7D)JnQp(-I=lYtX;trgdChRxLYBFt!{`(5`Ck7lhGwm#0=4BMY8%rAuo1X zVRR-OLm*%^Eo<$`M2qLhq4+QRcMi|_QHi3pi$DjsJGL(Yl0iCyQmCh75?&jo{={BmO;?si@4up`c~Tq3FI$8t~g?gKN+2XvnDj!j>uWOzi_(J2|rAOs(PhC#+bDgemPA zy?UtT3jFh??^ZdCd?`*ok-sC3Cwr=l@s92te>}HKWwCh07s^`k_&LhnwtDaH5eS6$y8(rSJ8Jm8l0bhnqR^VEg9TCewbr_&)G4wUYO zlmf(RL>bdchnt9}A0PUN|KK>}tHbeY%vaJ5<@-A;+!-ctx^m|-!D-4vshapNDfP(C z!{GeVK|efRDBWQ;G-;?QV03>yt+G=0W#AqwD(alPgBvG0u#@`LOG`4tY$=-PII{eX z81J*|F4HfroSN3^b+bEU{FOPeZ=-tZHcR5myPkn1%QStk)x*Q(Uz=S7ue}%MI4w)H`k=@Zq&t7 zPj76f87DG+h2)UKJo(6Cw;1D+bv+Y?HbDw>>P53alb1DbrNi+H_A^|qy`Kh8u*}{ z9AJb{cVv!FaCmm62|1W5s~Ubn!SLb@AzJ44fW%qd+@erIS9y;UPlShAS>9Y?vtVW@ zb#B)QY+OrI5VSFV_wzeZI}yDNGl8J3>C^}|&n-qf7W4CARM^<)Qn1aGOsRgDl)Q9b zHJT%=9`zXURWm`!hE(`{`AbH~H*+s@xr`=!73LcB-E#b?nD5S1{CZxrvdsd=N=F2I z#ls^`yssV!dLF_VFt4P#aO?36#9=jKywCWR__WoZm{=sd1EW4|lr4WtjGnEVac-j5 z{yI6BChf$%Ium<@;$>D{>nb!ZOy2QVx6gvQo0a)gN`KaA!H?5XJF{hT^;`mL%vhpCD^PeOu@u-*!RBT1XDkpXpXcy>xk#W&}< zD7#lVUx+-A0^T1l@=$$Y%X#EE(lTJKMqiliBGcWX(wmeT>(T77TJgB3Pp7-leJW~9 zZF9t=v@mUp`NfslZBm-=_#{{iq9( zC`e=#bkyb7BXG4dud`Kh`F?4}Q?%4E1pcbp;MyoMyotl7{#Uc%UCm>B_v<5#en#AU zFFb7PpTJCRGG8YDEofqiZk}#&no>M|CT_{55<6?7-v4x1SL4G%PRL1uDu4PC${Ep6 z*V-)2&!RED{Dk~00&K_biW0>wTw)!d8uB;qv~S~I3{O#jzN+e>|2d-Bt7ki{`k{-W z!Or*+b-qQ{Nj8BgyioOrJh7f{8zjyybY!bzgFp;%(1{hxCU8|a%-L3hJ~W`bM=v( zp-|@G&PdMeM?w8P`0>+N;{m>okB&A&(Q;iEIQyxkAwuMMA)?n`5Aih-uhGBgoBJWv z)Db03?q5$6O3pRPYe{B1V4$Dv+{5cvj+c%Qjrn{=nJqgz%O^+=)Avw~rh1fvRyVT3 zC!>^Nkwyf|7*6ArM-kv-Q$nH3d5_BHP7dK2;b#?mHC zA%50iQp=-0lHVIxo9yVKDw&!5NQRo~@OU+o`7z)9i9)aA22`H;6Z6(%?K01-WNr;Q zxk9V;wh@i5mWj`Q)@+Kl^H0{T)>?jg|FV3cCFYIVgM1;X2T>$afmYvow8o|V73Vv% z&U#^zeT;IiMj2}=U3+nYM?xvsCSMExGa)krBx59;{IQ!&3*j*ax>@0H>Wd8FE1SK? zhN;t)%-WTTXvp&Lya<``k{+h8n-VR5Xk*~_{6YRA*FuT(QNmOwN#C8xkKCv?Rx;D= zZ`YST3CZX>sH8djh&P6e*A3Ej#0VAERIh(UE~c$=tR_aRCVYOaq#5C5c`3|yiX`at zh%D;mTfXzY1Q(eJjnN8s+D+J~HD0+bDn1LZ`n*NeL$%% zld8{uuCQ^qA9cfFl%VPqineH;%erv>*woXEVwy`OwM_w$lBIcvUcR|i6#TUPI9qT3 zI|GUllCH}fCyuLG98OS|rIAm4r~Z!kZ2{7>;n4ZSkh{l>B(BxBp2|5VT(wn%;`}i3 zF$`@X73UH>?-`f-`EpJP9f6_*a<-pRJ69&5roY3SEP$wFPPt0d(LWz^K+4wO;FYv*%Z<|iaV{UvPpUym;J+49dD#w*J|VkU8kI6CpV-|TAZ zi9t>iQk#}T*N;dZy@b3|<9F-`$(bkT1LMBDV0~YJc=&NxN+R}FF=P};%wg>BEYWPxFTl$iqz;p495WC` zPeG_MD-f(Mb+v&yO|~PqB>J4 zDB=B-#$JO>6~b`8?6cCA;%7l~O8@ zz$!&^X!-?Wh{B6DT|E(JRH+mr^OnQ+L)}!L`)G=vzhUBQXo!^J)g*lxaP*puc8a1I zh7}!C9KtGLqOM}leQ zi&bU9ncw@W&E`uf&ysy;IFWY#L1t>$kkzZORc3O@S79z^Z>Uksz$$x_}dIgJ;~+_$(1Fi zUZP|2JqZJaGdh*^4neP*%(imm_a3Lolg56(d*Ano$ctfTEWzdI({tr#7AdD8uE#q1 zeX8eWuDn6J=(8)vnTQQQkAIXZl@}vcD9*U#NZAr2NXd&Hy)by^ly8T#RK|mm%OStbFY-HZMcI*T*)jxTaIapz0G2r!>y*E4YRWA@|`+(?kZZaD4)dVbnDE{ z$ex=C9(S$KVR_Q=mw&0|ad6F^9EOsFJ1rA+yLdE>cCac9GEAw*EYvP6etXS@x$3YP z+SYs5=UjD_=RonRzNc|EK3vZ{v9McQ1*eg*Yf5YME8cE5Z)CarI7L01?#C>6@wHvt z;h|?*C(i3O4EV2TNs*Qxwg~#3o#=XR`Q$xiCXW)?c3CqDYcaPYk;AFh7d?hbgROc+ zBbg=-4_ba4=C6G9lEaPW(x%utaaW+7;)72)bvbX|2=h7;4MXCosF$wsg)0R*sy(HP z@(R$o(h-QT%XAk~lUF$ZAi~V^q;VNVam_~L8t08qeMvRS7T4X;L-@mV0(JUy-f)*~H=bfzgnrN^$wwq}r?I&; z8D1SVfrvL3Vg?xu)qOTxBz?aclCQ9wY11p=QvePRP^s2tkR5#@=etnZxG}e!UM-z3 zRF`qLVMq=UCl$vZNM6><5jcGgK_aF+VibM;tau2?oM8eJq=FbB`kAFd`iJT_#tJsN zPZfwa%!zEh!TO}E$|V;nH0er9>oS5|C5*!L1vH+lT=PZNxV*jLOKRwUE1kq7l(&og z^(tnmYHjgeQPt!%{tLInlZpt}FiX`{~DTe%<__;k~VL%ieg_LYg`g_Y=yVGKtzaTPrZRo|J}*yC+Zx!y6(;z&*sf5 zyy1Q^I*O{Q2v@Ir*H0?>Nm;nV;TNh2MSJ=;o4>2VTaYRYwy@#?C=EF|QeaDH(t3@U09xf%dXx$=NtSVe9G&Ro*ohgyclD6kB zMsny<`+cm)thr)z$=C9!F{k^HkPcZ}HR~H{>G|v@sfsExOB#=;7ntSoL`YP2Q7jti zL9(dCCrLhuy>~rYk=a{vx6vR#gSm>c+EvuHYjo4bEhC-%on^NbUE$^>JInISuCJ%2 zs(jZf;F*lYGTKz5LdBOoWILD76KM=T1~cvMyZV`6j0&mUG)T zkC6&f%t_fPz1B)~MoheD;C)pXYU&|LWeA$dx3DO4!1S$Tdyog8yy;IT&4O#~diY~W z-6FQ(Ee!0Vfgh8P%gEfG=u)8!y`OSiA_f0q)aLubm?v}$`2Z|{q&y8VE4V8upz%^G5V{pZ>mhjw6k32 z;m^pimfWdSQgGd^b4#9T(4hJo^){Kdk2_y#o!N|l%&RCe8=ibrzx=Ch_1fzi4h9pn z@|K4iS?Jpb{xHsxUO}c7pH9>24CV&u9$B`C9>0@~0k0q0Dy~&(m>&svJ;bhQQAy(( zTr(6ZqZi$?g1pS%iz>ak?sj2n+KiQv9?Nyw86aGPfz)I=AFC#leBgKQP$PLYA)q$ zT(>x>zjWIC_MvWy7!R|=m~Xi?<0lPN6#^ZE+N#f3p8Ap3-)H6Awveo%XlWTb{FMtM z<2ppYge+h(D;wteNqquib)PIY-qHAUWm5;p~(7xQ}f42d+9oQQ$?q2Ij?=i0FFm`9KYg!)9=L?+#uPrtX) zKd8}q@lyY zLzVRxnlxnzkZd@M`?vZ7bhCtp>j{ zx^{HZiNBm~ZYkYQFadpLe(Q_#%A?sg>EhOKo60w;iDs{#2mN_wH%V%K1tB zRx(?{Q&V(v)qK^(*DZLw+ROal>F0xcUXx9~W%Fo|pR9oY^LR=E^XnJjh zs#vqNxNg`|1Rmo1o^*|NIaPJ}eX8mMT`Z?$jtf?fl+8f9U*|)Cxz1aWvbLK?v8k+j z7DI;!FJ94<3B+D)G98CaqGzuv3g;ieyVTD^$J5fHt*m@oTOc=u>#3Dy)SXx==f-)i zw^j--t>lB-79A}m4p|-VbsBs7tVJm*y60Qu$UOcSWe<_$$bs z)YMh}M7rX%*f(_kQ)P;AC#kCp0`Q<5mDoEEPXE9zi=8$hi=gyYr}LJl^OFqFwdI(4 z(x6PogsG+wIlAipLOD!amIL@cy=OPZHf~7pC4c$Twq|gXEAG4ij2Djld#gR~A9g$c zy`}c=^8zA&JTJg0Vr^mgUmO}h0(*YpFc|m0IyC@R{D)%$;6~oxw)Ud-d>P`-u>lkU z^@n}Edw25cgf&{F!YHmT@%uzgB;k=CJ$sDtxzu?hTTh2p!9#bY{JxwX3>NR*bon`u z+oFSiu7bNF6ZtH5qBlV#bwq$T8T=d7P%?FZ++Q^}+-6gq2+<`lhC3a##{ z*x;Kpno_{(u#6@ykMrFxa#mj&2w@1DR~z9a*|ebV<-VUU_$_5L3_5NSc2N%NB3LCT z)HQ12+OM3Nu;}i_->~#TefFGFk%EO}I}KY;$DHHM%Vckb>=jKku)liJq&k+i1ndc< zgI-J~lfrLeQT4>#V$4IYDViecBQlN*mlG_D=PRek=8G^i@+Uu{(q&BFXwO$Dht{Q0 z_Ck_ZIMvVTet14jM#rtvO|s5L;+aS7TS`TEd`tSwW&w}-a#&k=>B;SnL)ozP_@DhZ zYCJgC*=@7^x2~SvEC8O#(l_e9tkx3tUEznUf9aqZuji=3G_>;m_o+c0d{36G;~#{g z1Sr>~dc~)qgKvm73*tCG^sz#R(*>tl8Y@aQN2fWIn6MY@H?8^QZXah1O7S4!3qu5Y z52sHVon?8|(szSa=u5&M0F8qG0lEKSpZRDbNo~K0=!~@fb!65`gY(+CM0-M5vpipZ|!J@ zH3CjYZGUsBoROiKK6pY3ln%{{=0b3z(Y!D;8V=`yLwHbdE*=aV1?NU05Ijh<4pi96 z%G$wRix`1x4+3}{XcmINH3mW83;|$bn}{9MU{X z3_!yGpK&iBZeai#Hwt*?-Jx-Bm*ocDK^pEJ&rW@?9#99Q;qC)%aRUuwM0W0r0oMRO zT-)F~*alc00mKR**KyF=?%?Vgnh-b~&ILqrIE)MEb2_^b0B0aYs5}r#fTKxZpWJJN zJ)Yh+0_=~f?o}D!zAYjs24-6vP&`nD1116Qivlmu6bH=mClz?OfVhg}`CWzG=(yYM zaeDmbJLInKaN%a#cfjxlXuHpMfQ0|Ye7CC@s61$l9iRT?XV8xT9cKXWK4<{o1sVy5 z0T4If3uuQMxoeDV@cr#iZVcjgV{DH)*X)dL?IIlKTQm*`dwsi`H3L!hkG|b8#a`dy z`~><85c4lsgP%eF?Z6lTKoV2|1^mK6bwA8ORe}3p8T1b1!8)j&c5rof>fp=(mIsI! z@IDA}kT?2I<^ZvQM(o1|4$?dD-W`Vj!U;(D4JZ5H4X_2#fZTZpMZ@(_Q0yJ=;=Hy4 z?OoN;pooCCK@)-A2J7Ke0cn6bxOTt@0IIfYKAc)RWr1s4c|cw89fux(hN}l60;mIC zqX5}ZfT>V_L`Aolh4ZF6j+W4kYGqXX9$_MijTIsQAQ0mTBuz=;Nkf&(|G3MeK( z$9WC(=8hS5O@!JTxWIa#i2!rp%(|oYUQ_KNX*Z&PpFy6udcXzFEjtL=Ma`~EI9Ya0 zit9{3UEm#8A9MpCEAASU8+6HzJ3$$7<^^uzI;QwPp$?AuBkH!zydQPAp7@_kyT_#e zyWFs!k#+h%g)ej^~{~#A&s9hWX=ON)AsIG>O)Gql%&Y|l<` zz5~)BpoAg>m&_`HMYab))E>UL+00(PxM|K`6LDEHD|4ubwVk1n9d4ckBvp#QtWXOM zM}mnKZX`m(&|JVY7X_e0XD1=s3msgH-Z8~q#(Ut8Q~1Bfn1>hO3pfNo;x=Dy7~uU~ zzM#5$`sQvTxR>po`R@OK?Y6!cZqTFKd~q`TfiF(oo$PHd-#xhdAMo8)7Y&A(9k!qd zJ8bt_8O(ck^Q66O!MyR`x)*~4JNyn`P=-J71=Zb6NcQptW&78BaUFVxFDS!5@CDK@ zKt7nxUcO+&{nvb9f5QqFRQ`eQ?ohaw@19Kaf9hT|&mL5PBJ8mJ$Dw8~-#zKw|Clf4 zZ&=}E*yVcwS37}!4`19W#=o^QE>!H`3JnVJC&qgt`yR&V{eTwL2Oef)Z34{ofOxsH z*h36euraa{#)1#V*`6Ija8bd^(ZT|P`vn7np@O4>g_#w&Aha{a%IaI0Tr#raR8eBx zySN0b+5LqnVMhm3YrCCUFfKy?6Ea}@#f_u5F%}pPMD2|9fyedi6a!}ff8}=I5C;y; z;N%rp=rVM~8ts-t?IbN2Fc$+}U^x_+(10w!7dVWALnA;3hjAo8!=>)9U6z2lV!*=N zB{4n(3;_rJQh)*eBhVOj7!L~!#=^SCj!t$)#>Bwz!A%UbwDS*wL8F03ZWu$hX=oG- zv<&zUVzom9uEEv6-)RW2)&Ux5w%^ME@nk;@jY9Aqs0(Cj`^&+2Fu)Ux_O-`@0hir= z;{ivYz{iOEMnj`enEgC}a@+@KC^Rn+K7OkUM_~@=3+Dlnt$pPHNFxu_;2ozdKX;0vr-?&pE#1`@q}?V-83c@NTfVf%fF=7E9hl)uT0 z=7FOQ(h!(~G;l?Ge_ixJ9^63Ex33%maQS{33Whx34*-(jn(=S)0ad{@vEOL`?DyjU zT+7{$AvEHTv;){hBX|$Uheo0f@IWJZ4&W4^foo{L$%h7V_5-#;@f_?QXyB<``|F|) z+7I{x#6iAjpo8qM3oL2x$2|~&c@LK3=GkvQ+)Bp&_PF8b{n!QA9_$}H+XR=%8fgVg!UCsG_wsuto{U2Ci30Ss7ac4-MP-AO_Kb@MFZdMMYq6aWQdVwu0nF zT}2_quX3YBMY&PjqA1u^LE`_q2$%wkSz|>_jj-nSj+PK863NXCto9?hF`~j^+`I^+ qh$sRB7ruHG1G_3LjuZul0ec61I|p32MDy^Xd5AAw6j!)P{J#LjTY-cC literal 0 HcmV?d00001 diff --git a/docs/Quick_Start_Guide_for_WOW.pdf b/docs/Quick_Start_Guide_for_WOW.pdf new file mode 100644 index 0000000000000000000000000000000000000000..0090f0b4658451f47aff2f6a1051379d48542805 GIT binary patch literal 172113 zcmeF3RdgInwx$IZSj>{e7FujEGcz+Ymzc>Si?Y?uT*UWvL zS1Vh@J-`m#P*qa5zK=_@|#=ruGi;GUm7+~sX zM#%U(qCh8NZsllfPbXrf?`SM!Y-nR-%)ioWH5?wzMsMes_m2d3oe31y4(e7{VUTaLtw^6)MZ>v7{gGn|zylvE|4pe_xmpQuept=E`?qcx0M93x+fnWuFoaXpVFaQ zWM2+7r=6#LYKJ=Cio@SQFsnA}_ZQ0E-Riz|wVu3p`XG$SGjY~KEg6P|yP1-KdYHsv zgMWQ)Y@Bbbu(ncvn_%0m+VA{<884wh5azx>Ej({RC@F!VZ8cpma<8h{AoPnsV4fEpJxb`H zp6UjH{M=)hcCCmpZk{8I>H}_^~^yh$Ssy{zXDzMP|QNevmH)_*Zkl zDI89Lt_E7N&HXwz!WSl@L~x@U3S;;sbbb9fr=K3tqcD; zOS!;Wkd~xkZ9{cCvi?Q6eN!7xD;osQ8968-U{siIuhx#{}w5phrNMAoa5b1?Ssm zcc^m9>jv=O1ps<-g1)yF0BLGFY*44K(vBQ;rhlM_^Z2(w1a)atfoimYq&f!80kR+# z%%u^AD?S&5e{z$-FusVkuv>q5FjJ$tj9YntZ;b_dipazMn&gxMC{X|kT@Jfx@?}I@ zss*(Gq$SE(O+|a|cqzq4DANT>NgZ)5Xq@-VBb@Q-jQkd>i(CsC(CwjZ(n>*_V#b-s z=!cvoX<5KvjS%jFz*F$dui{Ir05YnZ3hZX)66>r}Qmd@7#89-Ex_jjQPCj|D5L~Mn z#66)6`yR`%eEoEn&xhS}k9c$GOF%#B=AwA0l91|2c+;^x_}JB0juU_49R{|Tow!Y4 zxl}f5430vx)ugu`Ihi^afJ7I3ZcQ&YkQ)vc4X;XF*NxTRlWi~U(o zp*SAGZY6pSh~nK1CdD+2sEvyvp2Mwo7Uk@AQ7DhG&-@u{U7JHkxdq?vWoW8kXnm_p zWV2+~D^B`T1CP{UAfZ)BM11~&S4=y4%FPr6ie)0ibtH*?))J?XIc68}lojOOVj#1x ziTc$UJofyV6v_~pbV~w$;v7&Q3Cw_1W*|CvMzw!AXd{p~DVqPS+?`mqk}wGEx!k!& zA|Xh?1C81mR#{&`3b`4v5p78cq3W6n1%f1aW=6E1hWU5`UO`G)G$@BLj{J)nt>-9= z-&`YN^tY~SmK}De3uFsbe_c6Qk|re5Y`zvTN`5|uaSGwWrI$G&ntZ&&dGu-1f<}BV zi5)y~N*hcy1RL_r4aZOVS=E)pR+DXlm2R?jtnBWV4f{lk04k_8nL)M~2uux&`5)j>H9c>5D~0qN;HbA!cs6dxTB4K;uh&_T!QVoPD^WN6G);+!~sPuFB!5mz$NVsT!hDBOb1hFRoOq-$IztM zW_!PhA39k#;ekt&KJT+PcdoM%$jUP|@7GhqvzOohXl0@eMY>v|>GmaRIz_ncvm zjJZ)Fy=V;AHodUW$78Ze24%e(&mhz~WTWb`lxLSzY@M`d9owJ7)&y?4+9rrR`!j7- z7-NVjs0_DZdCLI@6?4&4JeAZ1+X=8*i1}%{koyKS+ImZN7gvu8McmOhMh7!`lJ1Uv z2HswAGxWQCvGd%fZIi<@i@f|yO6AZTEe?7f35BI*P2c%sK<5Q75wDoE(o1ooEwmq= zrK~kE9IHIN7skAqFkxqerrOil0dqoo1UPe3MS5K>m*1Q(KsVY{(x<{%kd^(_BYt7P zNv@U294gK^0!7vP4!r#UI6+dd|_jDMTA)ma7mKXsM`aebh$UqI#w1F4luJAug9aLeCL&fyD5wydNsJ&k^W|ks-sUy$tyB_+HHH)3*rZmnV=1RGe};Te z+B)$9@>fZf^$!YJFY-BrDWcj)5kymXVNwo|%@Jkoh|!AUVBQqC&f7R}`SJ`r zo}F-ie|EbxA@=-hJM_*R;wctV|C{dz_R zLtg$V;V_~X0vN`?wd#t&Wy9Hw^~)-AaiY`5d(2~)VW=POa6g;6H3>mfSEBJGV3`z_ zDOCkXsNQ~je>P;#hW}P`YUaWwbHY7hKZx-)4XgO82Sl;us9i~|-7uTtf+ZWfd0>s5 zJ?@0CbUIRf50){+6^9n&WE}d>-SLUpplvSm)T=$SJvS@2iMkupW5`PviS|=b8xhm{ zCp)a_1$2A>gTUsYQxiY`nD^;;zp0ABFKc`gQ%o&|Q+oq>xz*FH+${hUVo<8i1-B*T zxp8t*>6BZEvZ*qtlJBHVG0A(OiU(gJr`q6bT9HgO2DRvmE_7(iLYUnosLzE&1lRh@aok z1Aro0FdJU{q2ej&3R3$__918ti+ty-Wt>@`COTxZZ+m+kv7cQsFa(f13hISZY9KY7 zo*syWPGqQ31#!L(skW)SYJh;|dA>f%@s$_PmUD7-J5e686hq*Ttx~f4V(Edx2#pSy zn|#AcOHKVc!3tZxEaI$yb6W^a?UT$1uD%tmm=@U272Q;_!&?0_T*osE%td!)f2*kh z)<#6}%wIH{jRKWAom}yq57LHkvS#8(U!PzYL}nkvXzYiHUxBZIc8#OjB!%RGzfO@H zZ;h^S>jqI%!4MSlkxOnI{D6f58Cr*c<`DyuB;+!b!Dc?`N=n*iWreqazCpRnNpn{L z?jdV%>6~dj7Soly%f9l^}6r8 z=WM`Q_~q)$I3N!mBx)OH;CLnxY! z>nCfEQl7MhE+W*2ylY3CT(Aa@5_sWsR}bukh>Km8ka^|4+j0)9d+_Q~;?q#rVma-t zw6C9tlCC^n)XU7Zy84qX<|H(t?uR^`jc3j4?!+;b*TafR7a>g!$ZG3)aV*?f?X8+u zEC_*oMtB~Y700(f%d!2D*Q3P^hjia|xgAiKW`hk7dpR~5QHNE}^Smh0)^!4P z>N%d~%j%U33ZgcU%xp>Kt#;^)HCBDd=9Qe~u@!G!29Nq_Z|bj6E9S-&tb&JUH=vjT zSzJObDYrNxJY8D+ND(f8`4z@H6sWVRHn=5BELmGrqb){v*27(=C~2^ z+~`jL%PMLNs3g%Q%S(ygUTzb#HllnMmzsP4-1I$lcOJLW{ys)(HsjSjfkmijMaY0l z(#suuo9#VnabMu)c-J+}!J@n-XPc;SRMs%sXLy$on(@~X=>n&9>hyPr8}v{bb<4aC zipRNY&q3lHR7`8#ghO&3@|Wac+Ig~9mV^Y<%$Yz%rx4 z7Iq%_2q=%oT(D)B_$)l2vgn-@J&gqYSK5cG^e$>t%mbS?h8)3J_!u-gc4twXBF5>WSJoL_M%iy=IyYVjv_7*|9`x*PUfB*Oxt$dZ#&@DP`% zWUpCcI16b=w3TR;`Na^Shsdh2FM3jnXpY*F%k)Ata(lH6h}hP9?!~E>m0oPV3A=8y z?{$+-_%chf^DoIa(s;yqJOO8{{uIL^88939rAZP?RpmW8@@yp=El9n5+h<0IifGf( zXlLYFR2E%_o{7Pb72Q4|hLoXNN^8(Stx$jTcJ?Jutj-gYO#iGh&GcQjYPY`pR*y`uqznO zE{meWo?*_}_Qk~lH-HPLE$Ux3sK&lobPH6gns!d(TW~!O{~A13r0wU_l)t^FZ|Nt; z<|xM;d*+CGt|MLUV85X#1xI(o&ja3A6(iqKUSLjFXP&GL;K0hvecL1{1>+9Hby4OL zsVhs{NR^_GVx{Vn^R5npdk&q{QfJOQR&k^4D5i}h$4FU9-@AmZV+^C>xT&jdetb}>%8$=@24y)0bY`rUq z{is70mmLf^qujhL-0uS27?fhGcACT<^4yqQl8iVU2yUKT0q}YPv~}0Fii$&)n7M%` zM8f-v8e-{uN@J%(hTOlblUdi-4xkr`Br$~!$3!PfM^0Ooh%0)C z&9Z3UFJSw%He{pH5M1cm9nIkyCw$L&T4YiwNKv@mnR}q_?!GrqdN z;PLM0OTN>>RS#J{K#tR>obIixuVg$H1n%%SJIcsdSgKpQQ0DO2QB#usq2Y4!Fbk2~ z(>HB)6S2$;$;MWa{St8X$vuc?rsiT$i8bCh%GTfq__F}>B>gdrsx-G4UJJ1L5K%C2 zK$-`x9jp*iUy)OfJ#FXb8uQS1%9frvoA3zcM=NgrBxSZf=I^YX#qaG4sJ3jZDH^hs zUyDk)c|N#rkjR}3i7g0d>TLvyXkg?|$|(Y8519sO?*{HaEojaqdGoMGVnGD;KLs{E zRjb#C!26zXlcFM31l>vWRdMLA+2)q9_G^EeN<+u&b=MiadL&r7tQ;NT){(u7rb~%= zRoN|GBb80cx*ZNEO-C61H5q>!?pK(e6->F${7AYpHwS76hWe@%Qu#y271)DSDAQg` zq2S$r#twK44MkE6j!dzn)*n>WQOf*u(6yXG?)$9h><#7QNek~)?&K(!6EzTtqb}uL zV<)rFC zxXwanYt>92HNQ)%@eCRt(lKLZ49w=nxf?ff7{@3_jC!LJeACKs80@J9C+v%E^4^up zzSC2T_bIpMIrMlJIP;xt--{XVmkQriJ}DEC>_vFbXKKLEad)ei{DoNtw&M*9uXO1`UE;d)8Mm_%XX!SzekG^odUTmxu$v8Q0YO%B)Ha%6CSxf`Ulo)|u`aLxP z!Wqzrz{*WcNi0@PSJbFU&+lNxhWGC^j)Kx=or#%*9nPpLO6W`#zPg+pcEOtgyy?OL z?gBD&b=vsG6;=;ioMyRnS_qdU!0kz|LW)l%8#?%yPD7oou1HzmO@ENwOF8%DQ_geS zA;gkh>OaIdlTwgKt27~Aa+#k{+JZ~I-3RPys=hSXJBc5U5vVLXx&h}B9KSN(uxh*5 z%oWakYB*W=)IeYp_QH0NI+>O%$E9_(e##EInT=4OAyFbndYy0_zb6~!QH(ORBQXQ zx;7jA&x~5igxkv6DtsJh7GvUv(|5Hx$`u8;O|kN!@-yz~Ae#_!2Kv_FikH2F&zk7a z^aZOHdhg8nntB$AspRAxV)StZa{5 zt}B%{>{gDYc5F3_Bo(c0m@GlxB-j()NNRm4MCd4N5FiRs7J6qtYUv?K1J^sm0hFhE z5Gtu;ZYP2~3im@pZInV<81DTWQ?dd=-Q`XR8(n~+6YRlbzudlqIsyXf4A-zIYRXLb zcCQs_W?9tqyBGE;RN3@Bgt=q7^0*a{&cH*!m*mA}5}uN+5yyhBaVh%KIPZ_*)d)b3 zP{UlbK$kY~mk)KMSE{x|lJ*X@2RLNOxo({$Sf0_i1Nh#PE%zWax?)b(r<(QTE+`}f z&{g8DuYE(#its+b!4QIAk|eXmu8z|3gCbKtumr;h=2D0SXqMKWPHUk0L3obUHq!nJ zVH*1LfGI`8%EE+;C}ob78;qB^8%iSD7=C7LdI_-=Wpdp#xG?m5=-MY~?k%39ePt6X z-#Ix!{vHc+L;02CP#h{)&RQ;u!(u)=D7Kz;G(%E&)oE!M@-JqSTfSqT9J(P-)ggbv zpJ8qEQD6WO*O81{w(a(6$*coiT1Kv5Co&!K6)n@)v#2K1ztOHeRb&KsFs!#~f+bjn zxJeAf>SyjrKqXJ!r$#hXT-4ju?+lRR;#Z{#sp7nqw7fh!;|XPon3}sFzxK|yNXV|V z6y>2a$_irQenD6>`*ifvEA(o*L~)E^p#USwAF_%43z@CaA(N?+={lmuA;MW-lR2h# zA{;9Na!*4XvcdN=F5xr2DB@o=09NtG6=@S0CRgkXA#t7e4x23p?vS#{~Po#>5{w^oI`pp+kS@&>uSVhYtOr zLx1SdA3F4h4*j7+f9TL3I`oGQ{Xa~H=)eDKiTi)VL-hZ`_yKD87UGiM#WY^~WM`7W znLfDQ=CNKeTWqVPZ*0ZJ7j?6|Un-w>hqoHo9a)|#eGg7C+wN!YfdpTfbl(9y>m7bJ zv_33ZLF8C1yN(_wa6FCocef9cx5x7=uAApg#Od9SO`BPjO+}Anda-7=&H+=s(~h?E z3(fCeswTNzU!^zkw^w*I+nB1Nk6>2bm+_>T$Y1l^ws}Qd3!t>5yMWZ`QuQXTQ|Omt zs#RWG8ri^#e%;R00H2l_!JGZhG>Vt1kKqW>bZ5R!t~LU^-W_j*{V9sz2)85pEs)d& z1AG+pTbDG1nr(P^AZ(|&KS4y>25hHwzher1alq&L891>&nJm(FK(&R#?bVU^I#!Jw z)aM~;JuIJeK|>~Ly@#tg66MbWug=7WY{dJ7r@OVrTVxm+I69Y4w@eIUI}PX_q-sC zD_3`iV%VS=aQOwHzB966jMfz9L!9sJ9U$A>M2pJF5{wuQFB3+FGgQ}=Tod-~E$BlW;RAR=RAo*cuO>hazu9A5KI{!5E9U zP8gXJ^=J3;X)XO{woAkegn9BWabyzT5R@@BtX-$$d-CKhyhuw~z6BLqD(VMcq?>4w z^Jc>x!=vp8rpjKb9fi{(J@)e8??5W`3)b~(rN_)lbtk0-8x;?zETAJuM2e*UP(^GN zf?WuUDyu=BQnR8KtF1--p4s@Br3sasbC$p!dq zX{>!%MY6*^raQBH@~RA-{2Z1-Ri~EG*@l4eOf_VuD~Bi_k7gwgzdCn(#UaT=vz;+G zt#b^*2h=G^i{439|2+!K#T_-7;}1hh-4mt?D{htMfilq)sMKPVNI zD+T{PGC#7NZ0$Ic?aursP6HxU=2m^Ess1%|Re3q9n{XEpy6PJ)ma8y~T9K@U6Z8 z#d{@9&nZ9+E%iai?A3RocjtY)B)$<#Yn{`p2C1}fwsD8*DD>`MvcA+XQNVMxxjOZg!BOZhx=ER?f* zB5I2`l(PkllnKf1(~7|e8p_~d!$e(;joXK*z&1o(g}1x9s1&+1l(YTD+lcxrpi}*;|YGWDXQ=Ip|JO|@)M^ErM$T%n^2yV@% z`)^K^PO4Aqi<_8Qm=sL(={;!DF=znleZZinaia#|rPg-8R#l!*INXSyn0fgduEAY4 zhLbk4xt>92ns;vkMrB32JZ8eRzVFaAcXix$ zgks?$4uJpD({VJxEK+le%55bnhBk51qDu3e){I12V4#)-Q>BAodf{xLx_w5Fb+vmM z5=5{@8sFD28441f2_6-wFl#?l{ljjCF*tMx6yZh7nGQh>Bzf7qSLj&_#Tal7Y8v?R zx<-&zK~FLD(lA8!s=B8mG0(o1hbdo?t%r5t@rQLkTLU$r5)nvCvT=ha z#x=eIj#)KC6#YarLGWamIe6y9Hb(>4GVS_Mie$x}?gb;iC4_k87iB>{P^x--|2dgV zYX#qLK&MEZmG&Fz-)*%28>s)cMETqFNzeQ*tWW>P_4&v3`N#G7$MyNg_4&v3`N#G7 z$MyNg_4&v3`N#G7$MyNg_4&v3`TvLOlm5SJ`=tNheV_FI9ph(%x@6Su|K$2@T}DC@ zH{j54ea;H?O~Oz|IY%Yy+Sy%=OUF4rou0#qhND2UurDOu!Dv|o6ayJKFTlGJ`#a25 z*MU-aTR_>OOHtN_l21CWcB?}Wy(79(6@l6D?RhJ~v@*eaX{N4DPFW#uS<^uGb?El~ z9J|5lr+3fi3il2}h#Yq}pKb(!j~n3egS|Tm=;Fo9t7o?*A|@-xCT}-H#_8IUU~@Az zlsA2IYwLroYYl|qrWWqZ3r_v0p}NXyk8ctd>T~*wm@I%68J`ZM9#QXO zbQIAewybt*SV7!YYQ&FRCJ4snNNig?zb%a8$I>Eo+FFYWk0qv*)35f}NU>DT_|=%r zn1>rB40IAGXc7Tw04p+K$QI~8M?0HFw=OHjc4eU%-4Py|x`+?JKCw>4mXvI7)a*sS zcV>PpiU8&CC;mXky{9x{TU!9X;|+JSq&h0x`IvWztWPh@wfjNe}S<6dv49pg_?A8*B+FI3SAS(sB;#x0~+(>@r61}u<;aum! zIa}~zY_}>%etv|u#*UUt^Qz){^{)+g84gLliVN!D44^(R;u4z6KT=Bh@>sD$c?G|K ze{pYuX(vZ$)Kd6m1Uj(CukUzNKlS@xp^}R~BF`@h)jHTSyF5Hi}+d z3^MSCM`3>*JqcJq<+5SddR2nfsS~i>h4J{P@)c=WPj9HaPedtG@{6 zruGNYF8i5+mLyvK1dp&?R7)YgyJ`v4nMFPs#fW{36nd?Cl5;e#L8bDlWMI6#%z%fN zYP*la%n5I2&Y=?T-nrqkDZX}t?TNzMpiRk#)4qOD!@9iGsgwis&=P?D94neJwC$=d zs0H=IuMtKk>->80gU}{#K0qss;?frbBei6NgScIu8ena0mJK&Gr#0WEJPaQ27to{#(_g_ zK;&;M-)-F@5r{_+EarOhmbbE_yF3W|HR~jI!BsG9>Dms87gu4gh$8@C?jO`ny za|EUk+H#6UeVvT49;*ttcQfQBXdJcMTOwwI&gP?8FE=k72Y{#~Z|9{Mes0wnpm(6d zeF*16k+~e+5m^(WwjXxy}?}8c;$d8A- zU}U@*GcyA}ZCxhiPZ*y7i6?UWP0(|0>Ak^ve3v86vU+$onZ-ITo^?2QCDN^hZzw0w z;ITj*W_%IMRiuV#>LitVpl~0qVC!2^Df0pbP>aukr4e`)ps&jif72?+Z^ruhC;E|R zQyH@CcNjEZ;2SrN+|jV>H@WxF#P`&0*+{ZwX z!<#E8+!+|$Tss3Ib@cCs4{#Mo8j7XYtoKSr7`bT%9UCZCollfc&1PVU?9p;k>Bl3V z?Mw7cs>Y@y5m6DL&I>CyRZ0}<`64Vsp}-3qns#D#6ZCf9%)m#5EpZ0#zTSSS%ISIxgH~n56}4}LxY^|cG+~*z<{Nr(gN3sIF%U=f z`3J5*6JHy2sc%@+qc9&dLn6|iTh_x<)|qiS!Lb~R;V9CQfv*mqOyggjV<*1plO@J5 zkSc1|Dmi*8k)31qXS_B$XVKg@zCbZSQf>Y_F8&{GcY1af=6~AV8UE8V{{QTE|7S7; zacg~3V>(rHqu=?$nCV&Q#Ei{N%^V5onZDBrm^(Vi8QTlmSlikFi~){>Z2ytyfZ=bO zz`sj%KqqKpWn-^st8ZxhuS^NQQ!hyCJ6IAj`~~S1{+DbB=Na6V#GI>xy#1d)p`w_a zR47^{^a_Z@^qVKO4pF>9pdfs*cR7Z0*^jfZbI@?{4XEgyrR&Zz)aUKVdz=<)VVY@M zG6a4Y>RSsFYsU^O>e}Q{z<~UhZ9we#`T7ZXvgh#2S`dWIY~*HiIQ;|VS=RpDRV5Kx z)YaY91wj#ZU?CEE^YRL9bo%P*Qy>ca4_FKTZ$#Oy`;N?)hD;M6>@xQ|8` z0|yEU5)*L@ym|M~3i37(55Fj#)(COr-KB4a|4F5{#QBT12lB?u^=qRhE$^nrn{$F+ z1we_k49edx0(jxo<|NYdnyjG z=PU9gq{ypyTLN~rggD_H@I|m?VfG9fnL+`yC!>j0++J)NJxu&bOBuGZtjj0cTV+o< z1){!vZXV}IGf-5-&G>v3OVW<%7!l^iGKwQeGHY;Knbg7Z*j zdC{*%|E^N`6=AId1G1qq{dt`NkK$ToTuJKTHE^D*??UfXMuw}^z2nZE-;^eJB`e08 zzQbAQ$vdd%d!sl_z@>^S5_^-6(fE9so6~Wb@MIQU&&1{%I|k1(z*v6)cImM0c-Ls* z`x$&C-CZd}{F|G`_r|}^XI0=%*plJ+in~3&jT|nSofvnWlwEJ zf!P_xZnFJ!bXhju9hq^60Wg+MAv^mJAV0kPIER}S9kxS9M}cKU9$&mWUf-mDsa$+5 z;GILz{iUc13(ad@#JBHJ6aK9BVQ-QNcYO|LLcYst2KsUOB2t_TlQRkn0^;F+BvAFn z^9vQ=nSB*er79_jtzizDKo@xZD&rTQVf0#zF;wI4Wu4#FE|=&+*XiB9mQu5Hzmxa! zdn~5;-bBbWKT~?`vI8yhb22c5ylSITw~^y`cfe(@EL0Sn$p#)H_UzU|s%+i-ZB;Lj zAJ1oiR5Ud1?{=_t*;=uWKM(hrl0sF-|e|KKSUR<3a z~)kur&S1fOVc%u)&gKZ%*_=~I~k+3!XD_^h0@ zxpIP98y8yT=zH;T$~2D(^SgdwNZ{qz;2>T6hL>buARx9s*kr$efOLJ$Bh!ENv6)KgP)`a^EFP zRIYsxH#yjxq!VW8IQKcagR0=Vl zl?~wy^ES_Tt1XIXFOyf6^@Uf^%y-?Vl4IspbXkO)abB3qOc^S5DZbcY@t} zU8LQia%^7rUNl~3l&Z|L5k}Z&t&;W`Abd156lPP z&fH0-lQ||k?)NS48ZTsZ8-5z-gS1h?^8%{1&*D~9rCL4s4(Q4{Ej-{n z(Y3rYI_h^iS%Mb)9n!7~cuX zaLbb^W5^&*i?S~rM!ZYk>rMt6Z(T2(=vEuU)Ty^9%<3}egMG+N-!S&#%?I7MX4jkv zy3{d?UuaSsgk(B%-!;SL1ywwCVT(OAm1S(sNzKp2!o<7^6Bf@O56rupwCi1d4h)+~rsvccn(n@>Rlc7-M0<;e>w@)L zslJBr@{^Piz2Mx9CL0LKJ$W;)YVuLt`bO51Tu<0LG4$$L{k~5c_k6-OmvrjYo?VA=w{X#c zQQyq#1$0;x-RaEBdnRhmU2M^Q`sPnjvY}$JJmtX4m@LClE)RAa;QWy_6^u5vH3VO@ zk{f@kt-E%`vg_Bez~Nz86)7Oc6b>tJk6SirZQflO4r}j;JWW?{vKi@cu=wCQ05N^< zC*=XA!MBm6iHCVr1mddP{J9Z;=~KhE8qFJZSOK_|=^rb134X43w&d{6NF#IbhRwO^ zb7z~8WHeO-I3qv9uiO?daOwBD^M6^|MjC5+Se$d4;8~HJU`J(tXw}h6N-Ce6S;09N zAB4PYYPMOk{k`};Y1ZMJ6AbfqvhCoo=S|zR;e$Q80d!;%|4#2%J{nL@D9791xCk36 zr>uC6QWbPU!Dw02H5bzEZC!LQNuf@vz5Mpjvl4`~q#Cy&5;?gj!;G~7=$TUAY+Bgw z?QEz^X>c=CIW2m=H^CHo8@39B*|(fG9pGMTZ+~S^M*s!~zo84c`QMu_CZo!%ZYE*e zIeaADSGb=qFqODx11a+}=6Enl-_LC~+n@H=HMnOdF&!8E#NL!1pFQ<2ZZYn&)ObyH zCR~AAnQ?lpdl##pcE7Skf>iK(0e<>d97Zzw`hJ4)Ao_fUG0}&21byPbh^xe%G&>lw zY`LOuBgJNC1_}al2G-6+B|(Nj^Vg4Rml{PCCLKX%->M77;!)-A0KffXkFegV3J3_~ z_V4*T!aZ&8w7+2a>fzqtSE5Zy+uxIU%DzPAvbY7=t)VBsw;SQO=Ki|?i$Cv4N(e!*?F+h_2nfBxn~{f-bIBZ z##>5pluBiHRVtw`<^kDPp56(cSG}w}+{`6ta7pR~K9SYEpn}Z@&hg=n(fA!Jm zXje?MuN5tz)AqbquY!pGJ?$!ipF)6~Ax~(*paVK63Hm#*&CQA+ggVe>#7BmSu6@ai z3tjFGQ|XD`V4an@lV~jXbAD=6J$S0>YHYb#$mD}paXziU6~LX8y&ptkey0V|(={)F z;D0=oveV>Ytb|wtJ-LUNkx4;b%x-9|##T{k{N>x(c|FvS^01XF5_1sOI);4gE~lZ= z6qHH~v$Tx4QgZ6udGlgY672Kw^kfVP%Ymx_(&at#TTsBzkcON(=(%$WBS zVqBw(_{s@pVc0Y>H3C6O=VAfxxR+*gf_M&+?w7{Y0QsRA|82T5@v?)^Z!w#bV4zQf zdsLSFyP;_Qi^xzOicbHC=~!7Tr;N<>ph$Z>JhCpcm$D&&JrCFZ zbq_po&z}6_g98oO+s|Nemy^u1gch{+}fv&-zWd@h{YwM?9Q5F0k6n z8@eA%A0L>$G#mV!l*Y#X-9e#xDznt3m%s4ta_H&%VW2(ek^FAdlt?yN@fGR`x&1vO^CVTWi>nyWaM$Wd^RyML6( zzROXC|1FC;%gfuNJ=sfoSyZEp^&tiRQ$7Y$2B?}g{!Fll{UinDox|Xb6^s|3wmR%$ zQJP8tYy@mF3iU)vBi3sBZ%W6FrhFPL*-yaQfB5vLGmw+(7=#S)kc zeo_4yIzkJ_#jJ%P4Upt-xe7>CjrXUEKdG2OvX}N5%P2UBul>KZUu}j60(CBO%NQ$h zWQan|_y-SRA=yV;+z6(3E?OLE?L40v8p4hyWDaR@D`Q*A@O2v%88P(JDvJ>R4s`vb;N`{l(M_LeU#?p|IofuPBU_H2?Vo(}VO@(SORzyc%U{dprG_`z0T*NM@)sBIbh`Pq zM=S7@E}~nb?Mbubv=o8a#$9|x?Of>vwewxF{deBy2482~x!&++9_rE6km~WfjurJ$ zs;Smc&fK7c=$rX`a%QV_g)@QWs_4HEfiV%q_SpOGGED*+kjkNvCal-XDH~NF@UVzi z52&Ku(AbHmpQ$jOZ6&%cjRP571SNR7mP&{Q^vQzk(i%MY(I8jnGP=Iw|WnOm1wxLIF6Hg@^mtbsL z%B)i|i4Z z^QtxH{F?~nz$6|gpIGm_i${f8tk1QrX6{jefLUVs0;xGqb-0t%O#<7{GuLox8l>H@ zk<6!+8jG+K(MQ+Pz}^MB(hu24*m52BN({CKVAF!_uHW`b(?b!0Mz+YB!FO7oW(dTU z-m>_n+EsnU{hJntZUVjUJZ>LI+jcYO@fuy8&~#Pb=UsD_-UK5Dd++(M*?r<^->hC- zbE$ZftJ-`bon9DZ)-n&=uSOH{AYyJHZzK4urLQk#M|hc9UhFJ??a{Gse`l|D!Akmq1HKK1SbV*3~7gVI=+Z z=}T&YnQT4&k>gAQp~i;Q|6uPefaB`5b-^~pjxlD2m?36niaBPAV~&}b*@>B%xy{Us zF*7qWvmLWvJLjDL-aB>Pn>(*&YNn=sx!rr0wAEYE5-hDx`a}zpPuRdu^;!|~O)ii) zFg#$4I?@1WkJBzi&j3#3rtd=j`8W`-( zZIYD%`$p0HjM@AP=P^7alG1*Uz@>$w2BKdxH8_~pSx_F~aQ&BtWRx;VW$VaZx%$pR z`zGJ=2#VT})$qa*9B3k_J7f28xAo*1w{yg&^KScD_-CI)eaxh9wu=_;T{GMqgn|C9 zt6&R1VT0`E&4&lgpH2jM^?Iahy^H5wSufAn7f2T#pGlS#zw!F%OOs>HBo-_heeXdU z=1hbeQD|$;@NsP;vLlQdTwE1HtE6aXoYTY{XZIp)nVmJLwJ1sO`0P00Kkh4CQ(kR3 zX<#K_QT8I0!`n$1TTQq-thM}Q7Ts5mC$6IkVEqX0JPa8fhjJao!g$9eZ3*SU_;3?mcd)edt`^XoK z2jP>D*hhz2Z|BPLH1N2y9;RCboqOty;-uRFF1}nSstXrguf?6B$-+yrL9;&0;5y4` zCdFb$-s!{H(mi-?x9!uNIr==XlF+%$Eqq5Bu!>ih4D53~nT9Qh^7wc&(_AQ}Heg!I zuP^t9kr>;(5hj9}Em0TZcw%tJC1x-DQ=@H^QoFDGi75T$b0J9N?;t?7H!LLJSV=%i z`5@m#2(1kV%L?h%T1D>uFbRG- z%uB5Ktl;XUNS6zbg#)PAtCk=2J?o&Rpo_tXWyQ!YsgubjQ)+72$&V>sW$m>6m6XaG8NC*RamdP;5DM>YC>Ek1@@Qe(mK7lEG*7}G;bTdsnF zrh@)yXduP(D?MOcZeUGJDP!rth;YJA1I`)JFf`Qs_f_e$kb8AxWlZpz3S8>tZEZwg zQAS%$Ce*wbWJhQ8y}M6(UwrklJgu>FTgUdJ-3SXMUtgDInapADqW9p6C%P6HO6XdR z({ybNwbkhrls{jMcgdJm$JIX!TW^(ep3W4d_cftT#OUa_>G{7@SH#q)47E~1;sTM1 za01(t&^`*g_h~lLX{?&c6Y7(;-bJa0?xB0Qwc#Ji2=ifZol8KLwDr)};luSE!<;rN zBObmek-N~NyPZo12r8uHAXoLZ7UhW2l@?_yIv5;t-b=hlHUMBhN|UoXnd>&Aiup3x z+nSdpEd^&9oO3p?_=~~(*c===*r4G{qad8U&I1_cL4jSs>9nvxJD=8RSr#h*kFMF) zu=YA&muGAe4^MJlqKD$hhhuB;gY%ideuWB?NAv2u5nH6mB)Dek8dbG$>1bX&tQS#&)MGxN4^S!MH*%=(?GY&2AW~oFDIfIX}?YCordm zr03G!nvE6E@h6tuv8vQe4jWuKFzxfxwCTm*rkPK34`rLgz!J=K0hHkYhXE?`s`fj; ze!pd^TIsD;GN0Fu+pj;`BdU=GZcC4`?2qizCO?c+`V}V8<1r}EJmP#Ih`G3tzvSWR zM*1Z^E$U96?1RzwlxbokNp{OeAgC?32^_1GE@r>fa*u`(ReDJ0J0{%ily586R`m}fE1;hy5 z8$J|&TD(F`IJJX}GHO5>3lGfjILS~uNw2;(R8~4KiAcnV+yMu8d){AcWxU2}Z-4E0 zVXtE@9;jx5(N0dZ+Ct8`s4jnIE;fVC{RX}4Fah4Ku|g%~!cyp>BE#!8tA_#b#@__J z@VWZw$ZOTLbAGghd~AGZ20U9ssV%Cy{D+ZB3iAct7=I1McDfjlZemZ#%)lE1V4Ybr z?K=XR=X8&ykqplG_AktJG8f+r(Wq@N3JF^?=88}G`s@ZC>rtM+fCCUy>%LW_F&97I zU9ip))Ohnfayc71v}PwGmBW>=TA7|Su$(cB=Of>wLjiPDjq9~4a+!-EF1Db5I%?Ag zrh4G>R4?A1>{_>E=VIs&XVoT>P!C7hb0i{q|Hz-=%cf0LlkORt0WZ=(n_ifkPMWE+ zsvi?0s};bvrtU-g-RVkz*yuZ~?bOmhz(NA(=r_4>?{pk3LF~=`p`x0Czj3(mbWnU7(OA#ttBy_qZ6E#Lq9bi9sqzIDyY#3G2&Ca zM@&9&jFN&P#6tU1UA$j7Qc7R$UPfQ=J+xE5f3$V}>PN`C%qB_$nmy!*+``Oe#x&k# zjS!BN7)rMg)*%|amQ`;&oV_%^cQy(e)EJnXd+}{DT6C1@e^IVj#P>a0`%8y+#A~%g0C&^Nr$gt__Mj&k zPA{GjJ0MA`i>nu3K0Veqe&Xkfsg%gQsf+p^iS!JN;+zGv197XkQ=+QY2#PrFirr}Y zHg7Lv!{S$WH>2_i^TiR}_b$#-k3*=%20G7y*S}<}d~FCRss~lEK=GnaiTugVayAEL z^bspHE^P9<0WzB=qyi2y;;JiVKue68=TRJC<-f1iVrAU!k&?bQD9O(Zf1 zcO@+iOiPiVB&Zw+Zm;Wq+AShJu2x_JLDE}6!B=-%rs?02DsG4rGX zvY*VI{~?vGao=y^YvtEOOm$xRJ%`E~nv154mwO=0U}>-8|&W z?z?-zb7-tTD~O>l7_D_EHo0Gl<^P9-A^xLkj{hX&f5CJ=`9=rwTY_kN3vqwzA588+ zW6>O;?a>OM*YmUHy)VzJZKHGnL-UOF1u2UEBnzwo`R?`UdJ}T8$Kg_14p^E1iab z=d*QV=mH3|CQtuzu>-F{aW!`b{<3zHcK)5(&ypShz=P-ae0ntUB-;bOm4YuVCYPTV z(8blZ0x9(S+aR^nj4^(VDl$4|nD7S5_Ebk3*Tf3t^66z~t~|lbZoBJb6SO%OR3aOF zzh7UXUT-4mwbtjqT*)u?+TBhx_*=FSnZ|f1{S<@r>c-VtmyS}jWg9+&8@OulDYtg} zVXb(ITz@k8K!Y7?Hk_THUYYpYQ;H#E(seBQu|o64LsBKo*! ziE68GZ=&5Xm)Ytf4Qv(U>JDVW#`!KI&~AeJG}rFU z?6O6U6xt%-EXPk7!m36&Q&CN!*1J{08dGM{^8;P~1S+!1qTv{so`P0!KJ79r2C=Hv> zMteM8d)R(m|CTR(Tdj!?1^?RF_T!K~fmqxcLLr#?d&jVF*mf@|sOvo`NI=5%RU z`eEMj;&y6u4;5{>7r3?#`j2VpNhe&%1Bs&A+|2H58*s-LcASxh?4|oTTS5rPV#9pS z!ZzH9u6zsV|FTl5o0`Zb6tfJP6Z9-SVf) z>oa%}+3W|$w|6QP1o?OOKiG1OvOF#~vJA}?UOWARufy>Z!C z0YTs+GpW(;;VWa=YiJ?`TZ@;eM6MC?0;NUHm4{W~-i&h{N(`J9CNoK&D<$r9#3vr> zjQVLWn&Na+M&!+|25A3>^rh&R!F250lo1d3fGE$BBC>wP{w)vDr!5BQXVG+IGcU>anu( zEJY$O!;hk3hZe=D+s{3DmAKWK8@G-VMnf06UiZ@eAMbrJY(+P(1fPebdaq_ES>mPI zw8ob(NspY?FzrE@_We>>M0dNG*p-O2NV#46x!SucpsRWznee8KVMXe0h0Ocz_a_(p z8zjj((3bVVd}F+_vPtFP(KN{LW_S~9QHq(x3z=bU+?tj8h%W2SV4z+2?h47 z->gO7FI1HGKvouT`3KS7@78Lsle*HARFP7>ZQ!lG{RnwG!*WK_w`-Pz^W_YK!G894 zsl)xb(@9MQn-yA|O>#MV^T$JNLmH(5EvXFJ(~Xzsojz;VV-n(9)ek2Khf}kOF)~9L zgP6d^*Q-O7R!g(wSc3gZSSpIz2*1hpw9^#K_EzpG=4W?7FYON#vMw28n7e#unXmp2 zj6U3YCqLX|e4i&B*T}IDJ6$06;jbI<`AXB>M8P4TERTaoE3`R$xW`fV?YP~kdG})a zDnWR*p4FEIYf#?~n1_xA;n^67+Hbw7cUJTo9mu#Aq`juL{JjAboDuzqc?#)B3!43r zr1G||7HY@1x3;k1uC{5=&0VUJpMi#cTYAMmW52x1d|$oMqxP)XNbsg#i?V0Mq{h$@ zE%?nt|5{tiU!#6*fmM4LDbLQs{psFO<4Zqt`$a^0WYO0str2?I@?GsUUf%9EJo`zM z!mR2;2eRyb0A)rr^T$TkZZ8wVH$3}J(-44&YCz#fHCj$+S;M($DBS=sG08=kW0Oph zp2PgQJK9Ugz083tARLMA}tnYd7FeR7x<$h}`A?ee;J*Xxi z#+0=QxcPj(@?DIK!rlW(A(ehE!LJ(c{J6|a39{^6GfqwY)ncX3IaE5qceB2fP-Kxk zsH9}$SV2-+evpb7AW?tgYiHqX6>l;Ncjy5&)-gvlPn3ae%Ery$(5UVNM5s6C9+OLI zskwpDG`GdomLse#%5?}01huc4{I6f(pdYB;(h-0A7+6%9#_|}Le&p`6oI<@E8Tu-& ze)3qt6cOIKee-B{U8l^M?+jB{kFI_Tg`atgyf6fLnMU>}5nqP(;HcTyPT@?`=^1Wb zG?)oLpHRgmZg_OprBEO*W5tG}-9O%*l!~!`o7QntkLtpVbd>_XardzRNnh`+Mf}s5 zgQ44BYJ(8%vUyC-e<9lZZ;1A&=O09S=ntX|@3Y%RG@v#+ifRo~S*quZR32?-({1nz zd|h9XJx>$)LoVuOX`l`T-&eV-g>&kw<40u?CXip3ppLBlHCc7Z7m59rX61jHv*SP@pXBv==IPjY3ae233nF? zU>@zkU(H2MVbklt%{y+S(tHFZFJ*9G;qg09X8!09j?E?B;bxdiuei|OLs>es;1e_` zbAnZ%l*HIh8fnx|3IAX&?%6y$yR%xp<2S8Ka}iXhRL2jTnZEZ;9iir1emaK&z{h}I zk{tU6f@^qIV*fERB}y}UUxHAZc#P^ z@HWpFE6Ljq-A2lO@_S9;s5#joZ{pc%+9k~nq~E`H?-U)aDq9n)X=oowlfuLGG&><~ zsvl}Z$}i479qLOsnH&}YS;7BR=kRz^_~2aEhM@m==nQRRM&ww9pt`cSeJcq!oU#bk zkCDX?yXsSvYFQbaBFsC#czWhvTTOG6KX@+2wS9fKjt$TpweO$7vS7u6QS!2=CX_Wi z+Zqrp;z%kL?U^B$Je5t?#vfDd!{lT~?%JJR3|`rM^z{f>aqe9DA!*gKdUNJ~ms+~2 zUGTCf#BVv>1%J;se0A`(-%wP01-JuyUAF0OT!&KT&MLEw!2KJoSuUJr+l(b;P$(J5 zd@t4$OC9{2fV~txvQfvy0FyPjl+fP!LK|SJ+0HG*Q=gQQmZ{ctEpwk}zpRgqT z*&+G=va#*lvRLWg8`S=_xr6OLih=R(qYVD0Jo=mR=x@rSzbTLYrabza^5}2MqrWMS z{-!+ooAT&y%A>z2kN&1S`u_*z5z~M7Cu=S4 zJaKg?RR?qyD9dJ4CU#~7I~Y!b9|9=Hc)P#Fs5wI@5Fv!mvx;hX4tUkVXgkjg;R@O# zg@+=!Oi_<5Q?x10r!!Y8NAQ~9A)DP0G{5Zei>$vuVO+^z&5l(pkYtL4+6hOY*Pm4x zj9KdoQtTL z>L8!o{27Li6szV4f4Jnv<$I54p?h59N`;mpQ_6k)Z&>P*j@3A!j*4C6GF90VIQ=)7 zCiI2uQXaV|YdD59o9;zC)b%mAai$eUyrv81f(xS|pBS+vY1?WNC6IH3XApO^hb7ul zI0w9#etT&^)dig{1@hhI5VzPZ?GHwlON$16ADWgghs&)~Z{T)e-7`IOYi;1wnSPX? z!$7QfQ0jD7uQ#pwj9QbYFXfnc)MsdOL78@T^sa67{#R55I9VXp%i@ldBK=}Ul60K@ zmUc5%5!A&)F*bBJn>XSEKGMk&(cP`Vd|jI|39`PR*t_+N6h~dn&^K| zhr!B5^cNon0}Ii=S%*aQZ}~3hMNQ1@4Q%N@3oHF&Mb=-u84PS}%tZfW!(jfiyo(5Q zUaOtGt%0ru?CbpNI^ct(sDvm0476BF2lNMcT>=OLAi%-jJ|G7P`ar=zK|w-7!9qj7 zgMo*IhlhiOgF`?>`GA0kj0gw!0pkNQDjGUEIy@3476uv?3K}}v+mC=jfZ{+xy@!H& zkA?t;fcAgcy>(5daSXiueKI1ITAH`HIuMEs?(NH_yy1(2<#DaTX!$u<~+ei!)2s zME3VlxxXw@LON{EZqnfawsClq2f^~BCE^Y%ZnaL?u8IXRCcY`scS+<>oZEeua_k#A zRrEv`3yBi$iANgW9fcY#>xP@$3p>GuCp7G&yOXm|_&E}R10EUJI=+pw8!VEP8 zAXs$K47+ff#0(C3nhP$@t%t8m2{T-O#d7WyuJ6`;8X_O#o?3013zy$C{AIN>rTJj5 z>8ct*LEtyyWTrJ*l_nfA@0pO-y5Kyz>M)t>La@Ykh=EOhTq(CIfq%H`y5CSVuGaT8 zs6a>Uh@Ew%ECE73HfHw863*yY$@DsnP(7_*Q;W7GoGQJLaLkbS02>0!0qfN0##J*S zP=c(iZ-6l^96H$?pISE7B`67}=CpQ#*tp$h^lZqH=_t2OHd&|YH~#=%x!zmyuP)BR zlD*pL9xw;B5ILGCU&>0Gc}Dw+9r`}sk7YEIVTetwZupkh4yEPA5F^(6i6O<}( z@pEzA9QF_%NAp6*Z{{Z)Ev9wVKQLd!Qmq*QO?sCWA0vlfRy%4N)9M!ZJ*nN|GJEm%u;H}Ktz~Ot#w8rw zzu;e0q>uHy7bp3R^-YeU6iws6d)q_ikL08BBw130`vTqnSl;?yBXJpAkI{qL9PI}H zILLv4zXN^$S?2`_1!|%102pW}=+L0f0o1F>eIz4cU=$DpwL=(C>jZ-W4<5UoR8SJG z6m;+xitfdoM+}D-WbD<+6UH|6EhIMyDJi62BF7@j)X3ufB3g)!Z3rs~_sL#(8z#u2 z=9w?C5+Sy5XFv*%dm^6Ia$Fmz!BKx+D6%4yZ{t7Uo8M=jdk~O6n(QnIo*NXjPy7OajjtB<2`%OFpaa;*F zPh>b}VU|YA&q3gF?ZJ>4XbM)Lu_w{ZmP_wcXTrf!+uU(3$oaV#aV{z&5E0;L%PXL z{5{2VkcFQw)Sdpdp17hjP<&1wZ5)x$*VNXungTzN@ibot2G`86ik-y68?jlBzzw|a zBW(=rPdy4ng9ZC~v%KVTJuM}OI(X_~KGYrxbDWvEWJYSFgs{ItZJq*dT-Xhn%4N$Y zbplf`+<_LvgCfm<}64orGcsh)Y{Sy)*Og58I zX%`JE~J&sKrzoDpThnXhU_jXp3teF7eR8;|Ol03gZef5S zk$)r^Cc#phS}rHZeFglZR)QV(6NGrq>YAIS(uR^KPi|4N1n!3ERHr$89}`(~Vyr$@ z3lcR`itcJc#?}QV`BVrW+Uz%0O!x`BOX7aNy)TV)&L4JI?b8s`@LZILN=N8Ylx674 zNQNUr`&=Re61uWQ3%XkOPe6T&Bawt$a!w|g&N7yMCI^`0XR*-l#L%HPTg(QrQJOKs zcLJZw2G?N?1#Z^t3xFX^#9atrwy0R+fP{D%zEjTIvPavV$$?A_sLx7bWrt5a0? zSb<|`=)`5&55r~i5pnEm%-NkmGX*MkoF3V{%5k4RZmW$cHQu}e2ugPO|Kyj8KHGIU zBJafU7Vt?c1N!i8VjMv?M0dBytexS{Gjc>E9U0WV$E@&?0zH`-`)>BloOySn+U&%7W2S3iVPIF(yIk0*yq_IHM8Tx65Ksp`hRsnCuA;dqcTFg=-JaksGw)FdWB<`5`H-6}EJEY%& zBU5VsZCa-!(@Uxrl;jcrR6sXj<8ei-ef`h&mEr(V>OaVWfm@~2Y37ml2|8vysC6SJ zCbof$`-48psXKQ*Kvs zuBzq&$jp87%aBWStZ(t%ZR}tkc7Mq?d^=Nt>Erp<0__J3i}0U0X*2wIzGOs@dUzeI zHa~XvuU^UQhijvcbeC_AN03BeWmUeG4nns?ZEXeM>X<=TmLsvIwU>Nv`SSgxL7My1 z4nqk_lqqVyk(Tag%da$-0In-Uhh4m*Va~ZkyK;uT|1Wr-Uz;Hx(+8K#wu6)qN@S1{ z0-ADwL4wr$e>gC3WK;;0kHm~jg1R5j7zBvq6@>oiAE4O-KiFD9Grgg-)uq+!aw)89 zAsu}3N?mf*%)-R7m1_EK$n>6zEv~V8NsMvvVfOsVZ=tqdR=%Z|;m&m8^~+`Ej^p*} z)%M|^m)xUcWPhvx**k|&EzgchcWL+J@#hAp_{HS=>tR$MzpWZ@5$7&PNmrYPEDish zw2ESR^pv8%TickuVqAN6V~~1Ak_0yS0k;$6eU*33e&xh-h^6NU!E#5(rFcpZx5+BG zmIGCJg51O0gY1?!Qp~e|7SBgUiMXd2m$^k>WCs_sh4W98?((8NKV?|pHZzD$i9(%Z zSP&jhPb!3A=?zv(Npd+xN#5a^%V!m{U5HM7N0V+1YgwqTtXQ;Qlgm*tXA5TGSYlJt zkXIs8y_vm22~(RKl!^k5M$xc+v?c>(!BCV|G_+)JIP}}3s0sGAQB=C9%YXOsIk$C* zA0!_-kbFQIA^;K+`Y-t)gQGw|e)z~Jh)OJs^JyjtNl%aY^>@lFkv=&FcoEBeqVaD*4C19qT0?GFYQ@VBct&6^D%qp zU^LcBuqk~m?|hN6^-Hi9d6_KKjG}3KgBsV4`{{FylQwu^|e!kR7puYDO! z*(3~U3Mtti>xIu<{qprmiAkn5l%^iMtr0)uW>y4!6279EZClC&PO=f1%0nz~`@#_U zPENv!0&9HPP-e@->cT9UEoGFDZ{lnYCe|~Ez3zCBvNLdGi z0E2`E&CH=8-_&)`{1^aonQP@jeo}v9)AZQC{ zf*|k>pZhzytyeDT#89omChrkY|IS4Tqq29`ghUY-X}hYWj0Yc5WjO&x5++>3 zAl4Q?_x;N;D_FYL1EUOh!_|l^OZ5O&Sey->>%fS#0qfFxhOD?q;plZ3u~^(2z_s5;&n zrfVIWIZ+dAmiC8gV1WBOh4-YvA_j`Fy2D2M6~2U}EsYUol^eM(Rs|Lt@G;8~#S46U zchlCAj+Y0tZE`}0F6VjG^B&GP;m?cib{p~wIuA~+RZGl}1BJwO zOrJk`KuPW6Jn`N*xKD`^u*0gD0KU8I<}FH8`oj!ION4H{0uIWm@j$G(nwA?*!687l z$XE}}Fg+5&m-Aw{2J)!7hkEfW`?x}&Wo$!=K!h>24X*!Vz=>R||LK-Qs&G&i#Htg4 zGWt&IcJyM>Euwya6ht49U0K*yOM?Zie!Yh~dvTuYJ0)u@+e`htct|{(HMuWGKNC^0 zFM2o>YZ-`fBW@SkMnsSs(+4c0(#bu>XmT8s|u;*Ys>uq^icxLBdJ}ioX=h*i{>9<%($LRL4Zm+*~lkrlL z<#FQR*nJrXfwCj^E=nDnfE#VQXVXHEXE~02R99|Yyo6=qt;%~jT||x_8`oq9s39%H zHINADXOqP##$VRdsrv&b{KUNrp$5aeTKS{FAshi zZ^}4#Of{%}hJhS0(=9l109)cycEj)R@LM)yGk(rpi!}YJMvg&mT9@3*mPlwuI9Z-s zA1#`gH@Mv2K*BfWVwqp3vp6zrXSw0Gr7GFEDcZ!&$k(IK{S<-ZVGm>vqr|i%L&*kr zfEZTz*0qpq!j=Gy7f{7ts;;JULXx(_xzVEJSe1n0OzJ{1nS@k~=gy(r+MI;4yO1IP z7i-;@;iu7um6p6tgmI~7U=`7*iEo}fJG;W|)+`cql3XX{Vi`Y50u-!*5W3J@lDII}V`nN)Wu z!@oS5%imT?k3xY_DVEtc=FC-j!Rj3Jse@B9Znhf}V1vcOth$3DN6{2)FwIH1mcf+* z1V-QBX;|b06EXZ6>uPI}2~9w6z{|%b;&+pDkT?#?B8%VM~0} z%xZuOb!r zf7M$kTs4dgyUVv@DbA~pXlPJ(^Qh`#1$U_2c?Ga~;g?MG#!r3Ne+BIH{eJ4v zWM~NcOhQv`li)?4eXCU(((Dv*bdz?^hwfx!9csm9#-e?aSK>u@T@KpXn6a>Sfo}KE zK1fB2PC{A1f>Xce#qXRaTI-kRW?5iJx+fNy=PN#u%>WdX;Eis!-d#JJUEh&n028{99ElP}#M$#&%CA zjkKQj@o+qa(yz6kTjlT=u$HAO;>wocchJy|zAdm9`~A|6CU9S)F7F+jKu z=Ke&g^Ug^=qOkjRNuEpSbj6>*{m|vRKbgz!;?UUF$Bc)W@x#irimp9=#rET8ObpR3 zD#yDy8u5&$n-ZYIQ?l}eqS1$`<4QbA zJI&~y9Km|r;U4IQFYbL&G~Zqn=XQHuD%wDqiKg5k{*3adb+T0SGF-j=qmq+gHPzd= zkGX>F*4OQ)3Ap3f!oY^y=W3RC%d8ZgE>YQu{w*;)YN<2{yi)s0Oyjzg%Hyrk@~l9U zFft+}q#Lh)$%@7bFRZd&+P`!q&Qf{0?pM((U~8ci7fKC|>!(pvb%V1~v&%B@!Lfm0 z9FIn`We(S1HA#*N<5YspwXQgJs{PFE5WU@YC5qSxw{x#4J6+<(5LQ<+5r2DcPE)dl zDr0Jij{wnhLiR?}aQbwH+nR)1-O~{`E`gBbXeEEO3ODn2 zPO}XbxpD5wX3!B6#rUaP{Nl>kdJSM-!gDocV0ha6!bzFLmwd}nrQs)P6v}Ht*(3V( zqa?X56o)Qhd;R7Sz7h~hMg!l0IB{}ezL;98NAe5!=;<-8rydn!X_pwu4B?l|sT@Y% zgqkiKtOaB2j#@P0{B(8N>P=svH87c445hnJI1HN8w;>m+K6^m_U~0$#u*)uC_+>+Y zMps8a6Es!Zd;CniE2W0A92x|B3T%j8{p|Ccgzbc5B7~nDiG7chtLw}Bsk9R_C@)-u z^3Yo8@+p4Y?>bC6T=>952o)z1&X!PknUrpvqL!Q;Dd*PdCGM@+P;X(Fm2lPAQl2oK z4U}f9i$Q#HO_o3<8+BpTfIw3h-%wSXU~FF-En`MAJwLu+u{i)Savn}#^g``Fn^ia9 z>2vIQ+*C%O%GQa(oFve;%h3!rajAV0^ofG#Ay`*WEN0Ax$+0(FVEMYyU(Qu!?@w8) zUK4>T)<>9=&WcDo&b(-W@@~15;$yJ>0iYFgVcq)->^6d5bX^4 zgBzR0&x)%t;fUP(iw&u4F4zT0S51kXMwA_eV~kjDlVDS3g5a0Ykv9BSKpzY1$*del zs7^9v(Jc*%DQN-Y$i)Qnt;5_-}fj=AJosj2T~y_jYy^*1j~>S7{a!y0i_xJhU|(Mrmu+E*j(t^g%CfX)i+i z!Wey!!0D{j)U}ndNoO^qtgKI!wcb3BB~(aUiD(v*iKzC!53Tw%Mr=lzv+&z;PnN#g z&TC#4Jkp%+YL@%bcz8#*Kxf}9G zVUFI5@kEEJ;F3_e33FDcdh^cKi4A#fT~*xVD&&G0Ld)mWr-S*gnp`3{AAj-%VMBwP zJqpfjgkM^)-TC#FxacLJPco`40mBpI992F2_~w5bHt7MC(NPwK(W}Z4vNj^D*HoCf zKPf^pWc=3VYSu1JKFF;JAt@ydfkk}3xFcUuw`oyY6Js&UiUYF_XEP!OR_AS$J<=IT zVP(v@o0kCmG?L}J$_UkAchd%ehhU%DgeS-&5A(H7e)NP(EdF7?Ei_7bOH9oQy#dpT z&~{v6#Zb*Mr{2-(a@2PIvX^?5yBXI_D(IA~E=-xlH`$H$@uIE7k&cvUMgNOOCMH|&>2mIw44#-G8;(=4cq9Aznonz&Xh6PiMW*r9BGB%aLLi!h%`f8K_m`CyTk(yrr_dNBs? zq#tCrG9#SlzXBq7Z-_z+@RN18LjW#Thd%@(LOjYUnU>DUZs`;3N@zijss2y1(S#=bc)Nkto$XR#5~L`7C?8>aC0ML@sK2uIpcO4jwk$dj(&I#P ztWvJ13kK~>N?ev!B;z{QqCG6sSmBxUIvGLZA&pN##uS*2J%P5?J{TO{-`4M67yRmD z`f*J2ZtXO)UT%OO6SoEtQEW>yk9N0@)q;+F89}~?V3o&Mj55XSHz_oKQ`8rf0FT2a zMA@b~A+|*$9G0`OrlvAd6-S8gPWqSq#pz+8*nk)&2W#~jo*srU{EJp!a2rJp^OIq;!;={NKA)Z$o#k^XIBd8cGl~3`oaBv)lCN zMdgOVTw@bUxXGK|N}yRG?37N{WV6|)P{?1b$PXIUCsUCwSbR@VD0W6wi7FXi1|I7L zZKWva+Yl%bJ0yI)Rr-FmDoLZP#TkbiDsCxg zK|f6$XoSQ-REI)BY7^+Gt|7fRIn=s5m$9Ni(3d@8g3Ad9f`{(g84aTQM0r@@_ z5?sNwjdxzKi^efV$EKZq&HR&f`rSbv_b?p=<+z8l5a=f;HG?)?(;o?& zN9UDp8N-a7WlAx#(?0H#2-B5G4w`(NVq0^J`&bL>W>=&ZSA&nud6TDhQdh$MT|w~M zQ|}}?8G8^~Q@G1z@lR>sk_%)NnsBk)Z>12EQsj5}F`v*p4^!zTK=@gpBFEh;V1$xQ zzTfk&xownZly!Ho65R6qL`6}(~ytvu&x20xYVFfXz>-Wxw0XIe>*rS zmNm*|D(bXtRTkbXb!4*0`uV#AcOQy-(WDwZ;*Ny~8JT<|U=`hfM3XX#$Xbn*Z;nVk zOoXx_Ok)x2q2mN*`yzX8(#y3h)hw)kthYRtwFPHeC5-M-7~RG-!EuRKuf03j~ zk;*2?#}(`MF|xt;v;DFL#g-=_8)>T~qfLSsha3~Zra!~3tRDFe$7ki*-a%aDVNP{8 zO68%Vre*TPMr2ccKS0O8(USpU`G2uFp6O=P_(k$Qa%n%ZCfQx$qS!6AMJ=0=_}Jk# z%6ENRiGjtJ)Navnn{#q7zyLM}$e-yWLzBr?AGJJWRxo0VnAPq*qU{hel6v*|0IIvR ziES)`xK(CG6vBCBh~ z0E)!im(FB8l>XHEaK6KX5Qkl1I zDW2v;?cGtyz1d(l z-Ly>@_wZvGobgH7cFLEdCD3lnoH0l0O(mLHE=k2m4xqsKU2;`py2#5#Fp}{lRb=tS z*m)L(rgVhdJT85W;YDA&r>R@RidRee5?R|-1+3~u=#yCvOggVhM;|HY$(i}KVs|}* zc!&dBX8_#;G|EC*q*isEWqVBs#j(!$Wige(E&3C4*iyt<`SFtzrthZitjwHC@8P~P zf6Mpi-8EX;)wWUQ$fn}lZS{SymT+mmLB7xW=|*wFc?J#6>*719)=>fcTx!7P;8`*S zT;m4^eJ`9AAIotWOWluIp41#?OJ>;uavG_ zeH{73I0EgMza|#KX4MY|0tVR2woL3(nsg&u@`b+ra9~@(OCRR|{+!=LS6bWpFS1yo z0QuOO!U{(IS%bO4n5LX6@78W3VBc-1%9P>5gdMJ{mdAjUYtg3#Me6P*s}8+jt4q=j7^zp2ufpnN9(@cvL+#kP(vOT z8@;79-?g|xtgH*gh!<=7;Bg|IyAok!w1fl5R{Dtwzo7;w@&v231 zMuBcV!8d0?_e-iQ8Ylb5<1e$Ng+T?9h2Q^!y|;{ttjp4M19$fX5=h)#GjVr!cXyY> z-QC^Y-QC^Y-4b`m!&hC^)#u#0r|aIIJu)K3AlNX76~tP5&-u=G&BtXvaeBS8$6&U9 z=-h4LJzgTlBEFSu1kNWNI>M>>ZCO*i00tGpyL;CRThv%(FCIemKrS0(mtFQNL~v1K zO9RRUpBzH-Zx$PYiJ#N1wj5rFo3_=B1Sl&*uZUjd||q{0JWy^VFb5@jC`Wo45kct?c% zeN|9J-PXg!mr=reJ>0{t%mk17hf#-5H;bM1b5%lpwj|II<>`#gS4`uLzQm+Ohco|)_asB3+? zpSTGoiRsZA&uUI(%w~}XyS2t_8TJe60oj8C}iU$!xX*_Fj>}uA8i%nb}yr9WON4;<`Kl zzRZLsd3yTUU~&;pE`>2V0^!{ggiHsbru8Yo6LG>s|CJZn$EXLb^?Q=6LCcRH6^*_x z@&4aHJzzPK8(~o`F3S#~&^e;#mV#K(3~|MrAn;z2)eI^rn$qWUSCDa8j=EC~$h-|~ zGM#B;aJuOr;(-+ktG}VA*bTg5>!a@8G!+&uNA?KCSTu6e&kHWJ;KV$7Z`m4J&V`h% zN2h@&93DXSQ4u&cD%*f)wn&dCDdi!pl`2xZCo%H!Fu#?FuYc!PA=5Awis=F=QTFZ@ zrMro~q%IyAuG3u#QMnLtO&gp(qMrhCG68Ayxx^v_$84-L$biRWg@1mLAW3N9QSFlZ z4bW3lqiecEH=?x(qNTeCvZS6VTBjG>xD(j5aoZEBp->qGYhO6SbtV@zy@fs&bKXtF zcR_&Q+x&&^!qx`3rm5`{Pn(!}ymdb1uev3tN z$0k1?u!5}0YOl%jbrM9gZCc2iiy+*vVke6CoVST)5J2+n1*8go79&ZKrQEOeG>u+y53DoX{bRZ^)H=iIdmADP$_@gm%+X`IU0-!t26`VD(eNwLHXiz#4 zzg z6AV`7^RsIVEn}J)O%~yAe%W?`2aiR1!wrcQmjbq3*We&$EtS_#;UX zqIEH{%28kzgenJ1)hgk%Dzyd^Ouh=%D0(ROPAQEP}E7b8LA%`9bSKRL~v>yg<-2mlIsy-8I$&RO6=Zz{_K50 zs3WulS$`)~UzFdZ9~>H_J7B*)NjpA^Gfm>n`vf)*zQA!0qYpH_YA09u(_{-^Qj9J0 zHniqjb}A!M#FMwh9l69_x@${Mj%7B@qi`^_TZFgQ^|l8;H{ZZevM`FHe?wlt$&BXw z8-Qu4ELxw3n^_RllBbu*F~T2_7F8Y3RdGE>**aL<%39EqEAKkG;Jy7rm|9I5w`|T= z=O9ryOr|!+#$0f9|EsFCXLy?8`MUZ{B#5*7Rf({@KRn38SW+P9=zreXUn;=By$kQX z6Nf#Zp9GLE>2TaJEx-t|P7%>Z3O0DOghrB2J81yf*8EkEBn!?uWv2R@>Aj(3RdP+r zj*~lYQM+e@RTpMo=R%X-QTa6akn~rIksW<7g0r8+a}o!7!p@6m42NMqaZDS7XS}|q zCS#ZCQ6`Ux#r!-Bhg@=q0}S`)82 zyKn}tHbvcnQ!wwbF^#@W6xH9O%`RY&NDos0nft9b?h22P`Q#m=)7 zW<;;Z914Xc&{J}l?%tpNAlkZ1plrWr%rra2TJ+d@DU_NFn&iPH_G|M#c~T%TUYMc1 zR`IQ{Pxnf`un5_SO$k*E7?Jg>%eKZ;f|^Iw_?u%GYs6M{)x1B>9R)>C(HM>E{PC z>3GVOJ|lxi$BHMFrtYykt`3j!h#QB|U)+++1u@Tqv#^xYLqB0=qQ0;Cl4ww7czj4f z4lZ7HprS!SEPQ^trsZt0lR%SQ4y|#NWXnI3fa}x#mP2w&^YKj@uLAAWH|@pz!qa;Y zOxhB`bBn6y5Ub(+o(s~kfTgOh=o-TvKvv2H?~?2|&~xQ(;p^$vs<<$kzzVZCtI|oh zD^s5jc5XKmq3Z(@&0dEU8A&cFfYAqjsTJMJ=Aw;sGitR+6@tIK6%D9^(gd)TIzB9mS6UTNs-fO=-hT--@RVM|F)$BojD#ebyg zQI${k9-uRE(bO+yKTE5h6XL7Q(=mOY*THiZ4m;Rl{pAp8A&xxEidP+KFUR(K2=R`% z+AkQbrS;F;(<#Ds?56LL7fEHZ#;OO%QR$QB+5^2{CW?sy)viT6K)Nh~*as(>f~Xsf zIVUrZ92Q_5hqY}5gQ$E(-}f6(%|<*(puXOW(|y;gkfZ9RJ{(`^exo5l`1LFH=#S5? zUqF6{2PYc+!Dak1d5+FUw!_da<-><-TBTkPuWwRahc%sdr;$b>6@3q9Hf3kLrh6fR zu{=n(p$TGsy23%y#R_l{B!M;^6VlhTF%e*VS@3#40`ksSp&7cW^*?QkU>|Zt(5T0_ z-8GI+?XHAC)QS)AM$HFLv6}Ul)+0|IxpK{|J5Q`|fbh&cfsyDp*QW#_-etJvo}hT( za*8yT%G592!&VG7OEDM8w!jP00Y*@|3sp)OFlx{UpBW7w6I1Vku#zn(Ei)oc!~1|b zA907xQL(v91$%vKX!0!5IVG=6oCAdKuktA5d`lVyaA%{AtTIM^YkF2N+^$q$jr2~9D4m*W7jv^hZY@FU*E_cUo&^7nD5 zEBC}6$?5fO2!7=0gOWh2KVqzL0qg~{8zE&MjOCXu&i$S`9?J5ajo>O?aZrW6{z!sK{YV+gL0mkDs1&p zcvUp?6g0hG1Rqk5URFzfB9|5>5EZbg_n@GT3rp7LrmtTwiX~E&wY3Hgh|SqFx<(b2 zOj^Kj`{&0f8Ek>~c}qv%!sb?A{X8)7!`@Km#mMy0EOs<~&%jAVPohzN+=w*&cn^A!>-9=OW* zr!&>9C(krp+gP)52N+Vpb5}BPi$kTd%9gAOfwn*Oo^9YFKHEnm!B%NVH(op^6tcaw zD(pLjTOgIj3*ygle2z)oKp^jJZ|3XTUT?;CD*|$=@VxI<&5?s5K7p<_DHBt?zX446 z@7&meU3wkD<|x*BgNgJ4oeCHHFauLrjfjoK5nqiAd4zn~1e8fln^ZXcI|#q>zk|Um zqFJsx&a*n7{|0=bA6~N*b|b~CpfIs@U{PO=g{C!(HxCZty8=@W?oeTpNE|4&7e*=}X2}rIG z6cx>B{vV!TTR7grf{UjZs}eOwLo0*7TigZ=aFK~kk8LNSdX8*;gO*3 zl0F&`iZxCoxK%Ew&;YGb6yQ?19rqJ(#6ipfC60LV8L3uIxYmdcY!))ZL7~L?1rzTA zA#B50tE4RHrvblo4IDQ51S3DxzysWs*=JI}7kV6BtG;`Rf$#QKmM1)acE&Bi! z|4eCD0|Tf=ciLex4?)UFQ!7j>l-G+18hrDQe!L~%y}RNLX{gkJ(t_!9C{d)1qZ6p8 z5PFYpa`L*Y-4bWQjUOl@iJ?cgqmK<{EBDQVgV>B3c+FGlYYiU{l|uxf_jv8dbl9*S zQp(9FTNpMAR%YiRukQ$7^y^}tg57DAReE8$AMVCeH=UZG)LGa)KLU5HVk>QbjUNIN zf^@J1pEA38=0kCELE;@LqC==*^1QTtxCGZZ2Edj7JMtleB7>4{XnL6 zS}+pyf3l8gB`xHbod*vhAqn)k;VMb zd2S2Ra1_)FWFb}UX$B>olsR!#y1z;uwUjC3{f-@U^jRLBz&koE^Db304h+Uy~11x5U~9!vM<5zuvg>|_))A$|K% zOQJVY{_OqYqoFS4!KNAA`*v!ED3H4skxl}yZWyRW6Gpn|VzVsmy zbLOu7j{MOudxn7D)CFq)f4<)T^ZN=fZJ=r1&vE=a_dSr$w4C%W%ju^h7!2@FOYmn} ze)XA``yj@ArsXsEJhuOllmF!iMzrKyOcexeLYL}`$PxVwa4fU3W<$D=s0Bre9VZSNi(o`Tu5XxtLP0l5`+UC* z4SoMbg6igGUvOtAoW0k$Gt5M2mDYZM+$bHsUMJJs&Xsy&F(Bb>lv z@lJldHh2sXgC57c*d0`{1q0-)fg-5@@Ao8HROG^1ekZw0rCEO7x>aNolDH(NPX9Sl zqBSeWHzK>$q!5U%`Gp91SLAeYnGW#!gallrT&32cOV&{m&cJ12`od{3s6+yCjbKyO zT}2tO21*hCJ>CM5aNv^0n33@WIlIE1ZvyAU*_VScQ1PQ_u_#}USl`Ug9Vv52(ga@|CbF=weB2O^vY%r@G#TU0Zwz_j_j?C^e|MG+U}L=*QAy zKH5=!F{2qxmF)#$o%kbXrOAC_b0Hac!mpPST?@C)m};iP))e#L_>!R^Zx6D>3CA!i z+IzHC=Fe5TobK#ryGJiyc{9$vdZn~em6|D)<^Cq_mQ@U5l#P#L1V98L`-Lj|60=WI z@CM>`Rkzb(P?PayN_Eu*^MjUok6BUlC@13Ot|i)${UYMwb*x!C)8?|S(|lI{RzK7F z`)`2zAV}%i#N*Ody93=%Fv3XticwJstqdJZj{rk&=SM>XgdzGNC{s-HzL zN|UJz7@08uG#~nKV{R8FbYQDzFN|@U@(=N)+FWNvNmzdY6~p_4S~Ck2y_dlirKpE4 zc?=t#W}HJ9TKfy+#rsEs=OHpV^{-l2CCze%<5i5{mmDopbz;qC&4kWZ3R+&R!Ioz) zi7+4YMl=ARO~nk^M($=G$^J$>W@=0Pz}>~=!g4?Sk)Lnd|FORSvLfrRvkcxUnZw#hUcHkAEKniS~&s*|4HmIYEhg`YaMJSyTkSTTeES` zfYDOZ;G=2)LV(n&$i#ea4hOSMXN>)QWMpFQ!3sYf9f4c%Q6XW(?xt8hPM*tez`y`{ z4z^X1-$^-gAO(Lf1L=srd&sH`DCk;*13WNg$Z~_lD^yZqjaI+ zVGtvy#8UWmVzqkXwa*ljt+Y-lp=31Vs;b_2_y#G)Cbq>y=A$hLkYBP73Yf6F<%fjl zSCq~}_ltvL?hl_;&XANMpan%Vefl!f&ksgmsn8_Md_j@;X{-SS!+EPtGK?x@=oz~H z&qjCtK(vf1KX8yiSgbKW=z|Fm!<{N5;ROc4CpirAf`{}8>d+Dedyw-fALYP&j63^{y9MdIBRCW>)*;`e?b9Uwk*Ur-k4`y|#hn$po;XL*=T z0LHAXX7$%grUD3R3|mm*tmX&+o~sgI_3QuqZ2 zEj5aYQ=|sDt@|hkyBYiu`m{OSYc5^}(-vLI7R2BaN&yMe+)Pid2^zuVCzNUL9BZ~v zn#(-oN_C*F7Lko4`!o5l?*wv2E8X0cMzEci3k3R;Cyl@5#Yfay(Q0>H50lry0#CVz z8xLx(*hq0kN+^b}Y3mxG5i4p%h+J<1QivOyFQ=fGQvtnh|3hx|7iK~@*Us{?T>Ga# z!vh)17`p!(s9(Kc_5cUN46qz=nd+i!cxx9sbdFi$9vcmCG;{SYj#i0cG#}v>Hj-ix zdUUp9l1b?CRACTkjUP-xYb2S4q%!c~)D++F=g7l!KARqRLIm*#nySsc1@I0*sMuRh z2G*}s;+pmxpLG`5t+=u@gXn?RNAPe73*oqj3!($zdY`%0mM31|?uX^%tY&mg=EgX2 zK=4P^Q_!Rjf1}lna0wsCw)mDhkfM(pPkE`W0z)oA`5B~-wnMh zBkwgF2H?C~6#DTK7QqI;(SY~Ba@#5Z{~9 z{vE0&(mj7@Rb ztvoYyiYgp!%e}tcm|MER58Nk-d5T3xlsg_`O>*uYY_bUe+FltY8l&)`_@jWFwr9I` zy(7n$rjC9C8t|i?@?KeA24)_qbM7@iY#4w$*`GbVV&syFUzfaG{KW2MUn|~?IjhD# zJiUlQ9VH4-WwX2$yF*M?AOZpql9~mVqCJ=Fg-OO8QUwIV&`$tO^ zHDER{_*6|be;7(%`1Xd!^`2p3P=Q8a`tzHA4bL9s=rde{`=#A?T8EKnSSEiEiOLIi z1mYm8=7@tZyKv#P{QMS6L0Y#_OiMqun#SHT&(lJ%8XM7JRk$@ z0P@GS-_b(x@Uc}!a|J__i)u9pcudMM-8bvfdjC?0!kOohu|=a;(lW^2nIRdCbmh=M)dH^Osb<;L zGz};j=}v3I)vZBbh(DtDC!EcXv(jL(LvBb{v^Bv2#v@D< z6J*%6MM}(KS&K{$54I!UI3_JN@+RSwYbQ6N_eIoF_O*Y%b z)`sBnbAr`RG~eTOVuROKxSQ2RfaDjVN6Qx!Q@#Ptl;T_sHID$|-NRhUX*3Qh$Lll< zxv?;3$z&acBa6C*1iUWWePK>%VmnUyt04i{xr4G>ze=W=U%ZPbo$Hs_>-0tQGNnrD=qgQmTbqBe(2hKMM0BqWM9W!r#y26c4(xkk`%TC!S zVt10pY(sAR@o@o7TL=y+`~8HYt&n4p>@WsC6qG}xa-1_AG$rZj_^!7RzE%&p+(TeD z%q;&j6aWIrl*XWY5)4sFWL&Epu4<1g3D)5+pB~n;SJR$~F%abVqEyj)=L%s??ovKW_ZJpImE3XPzPdqlg4Fv?_p;Qp}0^4A7NcH*RwcvDr|E@!kY&ID} zeyGzE*T_RUj=VGK3=$vFJrl&1$Wy}=xz=v9UAEG;a%C~n1hk5y@el|(G!PYY?znTOAhP%DwcLi-B^Iy| zq(Hn0K7r!nWRy!A^a7L6%B?asd9RZVlWT*!_zYAaBUeJ`(-sHVra0S!ybMl!aS)Mm z_5;(0asdI|jAUR{DQ(k<=fHVEN?w|NiXSZ1OrxXP(1>pV%!H^w9|vu3GOPjlv;s#^0HOFaVLf0UT1I)jsP=kI^ zRafvd#?!`7{jS*m?Vn8r6inv0@HgAXD>_|;sE6oVP4T&kuKNia?35r!# ze+aQw*r&PfB{+l00vNbDZn6mT(>px4VAZh>D0a^8Mx`F?foYTy(TtVs^emc-2OlHD z_QMsi0bO<=#gaYS$D-SP5#YfuNX3AaDEvHKDgi~n3=HI_c0{*Tu}KmzSqVg2BEtl> z)>`rme;esEf-)voo+SOzJfsLD@ot6hqQbJj6JP@DFdZvhuFjN8{*wqmIpUjz|JFc} zuL(`XzVx525F-~`IpxiWp zdU3Gl8b^ImUd5F|;c)soZnfZKnFV7}d1r$OxE`e~&>S!NOP{tygXUes7uk~(6K~)8 zHGEVNi5jwBGay)^3TFs7)M%mvD4y#aWGP^4iq)pz*K`t;`65&KJxV^JH}_8dXo_P< zn~^ZT0m+Xsxj=+EmV+Y4^;Xp24WVqvco55`6VE-}^hI{KD#qiJd?FQsRDfc; zN}%jhH?w@R396C08J+YEcwmfjbQK0YHD5<74Y3HrGd3~Wz|5v#M->VRmN~(-*sYUd z;Apg*<873_dM96eUdYs;YEVQ+5E+6M_cRoR!CQ7WDF))8q_}XT6W|9$pR6_wC4$cXTs;L0Q2N-Yhg@zMIvgN9DMSCYbR3u)w zCDuyH06mW4e&0aN6qRH;m64lK>?17{p@Ot(P2FXTpvhpf$oEY-7R$T@@P5*gD1Oq& z=;-+g({#O5s#Rm~o1h>h)uza!LJikPx}e5KGJ9X&rz}i{hq_ZVW=6dMx5C|AZdZr< z=r73?ZG7H*PNJa^_6%cJDM5jt)EV1ftVOM{-|;9IMFeZHVM(uurT_@@bA;~5t*SDV zpCSi#I0RxE4_N*tL6wu}UJkV5q^-8JVn%~XhN&9?1mw)|FkHC|01~eFwb@U0SM>v^ z>gx8{Kp`DrG%ee#Vh1Ok`^#h~GwUupt6`l5Oi^!6qwb?{3z>G{_Bg1;wR77qmG$2M zUPF|f2pt~?HZC`~(kopzZI1>j#Lx#F9L-=G*oY?-+-CP~jJmx&7k#4c29LmHrd{Gg z#2mYq>1}0%!7qEzdUIR`P zD38sNzGHcLK4ft>!SkbhdbwH$KZpMqY#oDQLO zD<7a82XsD!Kf{I_(_42HXKxgoU;D#g-me}vXlZIvTdy&!%f=U|xo+q#?prx7NC)uS zxY=>l*5{wKfg=8KhG-PQL=v8+IUn&GfWRFq==TAfI~ZW2VA|7~ODTfJl%2L2hy&9c zq%ByWLJ-=;;@I|G4jP>@gkm)sM3qurO+28?3%k<1rZ5OrEsY3(R4&rGcwNW{SRkta zC=}PB<%BkgbRlTgm5Y8{qXBkMP2Ey>DhG8|P#t7uGz^Us0WomF%3qGaIu<>U41`Kq zD$xarwAIwDRs5PLYR(K~vh_~r^fqpP16)|XK$8r>f$ek{%(yAgbrD12cF?hT)qKu1 zwZ~cC-Q>zZ$6&bbd5R|9-3?vQG^HB{;HMm)Iz$8qy^1};DRoWy%;4xi z;x%B~;B1X%u)0?7n{70C>EP9C3Mm^6zFf!jN@2KubyPop#ApQ9!7%MHSeYCRHtTAR zMW{Wpw|!N*?-5?r^LtoHOj%p)=k9FoFOxQETT>s#^1GH@=j|V&=!<4+Lr;PyOf=*+ zjyB^X%OeiyfbYZO&X}-|u;qx4p zz@zmkQY+NB4EPC#fHU#)fodIso0HejFvJt2L3axXg0eIgdu-pk2BHP|_U(~Ce)GY% z6sFQBG=|6Oex{vz{mC>Z`ENa5qk@0p4xTVidQu$4`h3IYnEJi)uX->3ga7((@o<@0 z{!5p|f6-*|AKeof|3AQ9|9c+pYz-8E4z|1c?YF~=ZxA232!_iQENWX7%u|4JaXa4u z8by_iYrrU_f>zEAbi)7KL)6`l5OpnhWdG`8{0Dx8ftC56Ei@VaHGSoit?Q`g;A&$? zD`ahF2~Eq#XYHbn&(1`{h|fUJOv8-NOvi}NLPt--@<}G96}Gc>wE3JJ^0W$ex>oi! zx^{+E`mVJ6@}CT2CsTdHPgpOlIKG3Oqv2%P9u=8F&E)kJ<$%jrzC&?&^5E(|jBX z%W?ph}~jnh_fw`*u=FA_IJ69-YXToiGI6H!Wn+GJzd)cgI|rn_)^ z7r^rd%}KzurnK3*t>;fn>D0=P6O`+X=@h}{oO58ZITFr@Rhtk5_hmV**O`6ep!^-L zYT~99-ZhMDax$0VxDz*S%3v-Sd&d|?HMRjA=`*g=H~&Zo8~5l)E2?q=TZ_29M7kWn zl_VbnN>c(*7#8Bsu4P#pHv?{Ob2@&7L!IR|2gZ)NJ1E+Wi8V|EsvI$ZWvqwNPErro zgt01kmvsQse(Nn22!C4IS_1bDxkVE6a!Jp9f*HXi;pUrK1jateU|Ey~$ey#TQoaX) zoGss`>DJ&*+c3~XPMYd(b79+ou%Y+$@YyUQuMa*4pNarT)zr7ag{}u14;y{O;=~AQo5WR;JPG( zd$SWR*saR0_TT6%Df$Mz$-rEY*m`AAC1TjAGnpD2Xt1me7iKb9Wqc+tf)v@wp-U+G zGb?rc_#?X-YInW$juSP|1An@RF@#zDQYP;6%eJ&9H-ETnDJb7sb0lUX1B~cqIOYc1 zV5!{;(4UCV!xA&^B&IXnm!38qI3O1PN=^Tgg;ky%-6-5B&5Ykt%25$`&8lPmCWkUq z&&SCkd7Yvtkbkij2g|R9+5yhynC)ScCRPt-eu0}LK?aWvd;67HCQ+buht=0B+kBxc(so1*&q}>wG;V^~H+80% zLcRNoRGi-rR=I9nF_|VsZH(HHmP&2A$>5Pqrp#!*6|~Ch89I@fa4p>`YRZ%0^;uK{ z8!$oq6v$w#Ab}YGU4tEDAhcT5Aopu}5FMQkC!8Ftb_Ak3Ww(Dthjh~d)W!ja6t%84= zXUL7T0zBI5Azck3svUw1kq08FMB@u-N*&!r9%Kr5*0^V|Bui57AjBqPP^c(TrIYdO zbVA7eDO<#UDZilJHPMW6$BQ*?{IW6IC|AcBo@AksyEt?^g*9lRi=N4>Nk3D@SoOW* zWaG9HCwkacQl2O=e+a?4)@~IX31cibCeaeOJjY5?ii75FTrXX4a+W7xPE*ZHLcn32 z&AW*~?PO+og2ze>k*eze$QfN^wk zlEG#AS$r;#yH$fsCZsG23RGSViG?iQKF_5^Xhb%=ZBVvyzy3r5Ho@vNQzek3_$B++ zltS3M)`ZA4mGkD+_(yW@5Q!wS$^}= ztvi3dK*DkmA5E7I0xQK+Hi!Z}ZfM!s9M7oJJYD+@wq3KU>F^9VR99B8ssn#jOh`NM zd5egNhG>TkJn)(9E_2tNF8SU7p>#_YejcZueXQ6fhw%P8p*Om_C;=DdMxd5k1dVp6K2`maIL)hoFb z57&Z6I=jz~ltz}at`qJ?4O}fnvtuMBmph86A{idz7~f-+3w$5u*ONEmMG6wQ7BAVa zOBH+V&JyMG>nPe=n#^=(w6qpxUDYaWfG#pFM+?wXPFL$Btu+n&>6T0ntT9IT(i6fe zY_`a33&ve!ZoDXzVUjGT_KE{1sF>?5H#wi`mxM@F$3{@qTqcu1>&~V$DlKUlj2*pZ zwneEii+q9Q-+5tq9@gi>S%qkNQaQ0oL~zCET({m~Qm{Yw41Gopf2TeDXAJQVj5h-v z6XSnI7EJ#IXr}O&sIDTdXJ)AH@JD60$XuH2^70&aA7L0CfIT|MrfN%q7uFVQJoR58 zhG9xodc{}mIJrL`wqyJHUUO#R%qDfpIchhAPLPIKOyCYyY(8dNQfoWHCckLT#%>x= zV{3;qDJYqaSl^3j2zJGx0X`Ln7PvPtITy6^!!-43-(=s_!gaFl#`pyMm$O*MnXt8x z@%@u6X7wW4S1Sg-ts}=KUfyxfvxxy?CA}8QuSUig8ggfLda^QWXWO~kRuBk5sal_= zGl~ntW&fkH|54fhsO*1K_CG57AC>)&%Kkq?WoP;e(ES&n`BOaqzpCs^ z|3!}fyUNb=7svU(Q`sw2#H03DU^|bLpW1mCz7eaVBZ5}%HJe!bfgkJ6$ginpcQ-Cy z?IV171+oyg>wsZ;{cyi$-~&_H*y740 z&@l7Fxwc4!Nq%&kZgY@_I0QPAyh}>_itvjF{QU(RPF3psxx>q)2nt+~R-#OG{$u6W zYpbYT^PAi66Pq?XmUClWUGCJl^Ba8Bw*$yGi(Jho%awfkvpq}kwAdjnMt8#%+r7xO za=*<2bwL2uEZ-aC{Q4H>GV`6mHTW?4+u3sb5xcV_KB3r>k;`$fVk(a*D6mb*Qj zR|sYhN1pS)Jk_-z?;8+GDM1Y3<~HiZI!FwnHtPs`I*%Muu&ejiyX?{DF@J*KZ{qo3neyj|%MyF4B$u*)tdK`qWxA?ZR>?^!w)bBmE3%uymmIIza?!)7Z zlu<05Mk7$uo>+((FhtzY#1i32)9yv4pa41kiGA6{R!)cgWZM6YgeXA9)1E=$nfim`baOJHfl=>sQPpSyN=l zIz5fhSH*Am?n)f(10Ck2__N{bruJyLQK|&Uu3>t5`q;q}BZ+D|3QWVbdQP>vkjCyC z@qAeGRhJdT#Ob*v0|Y_|0SYp~FqX-)r&JjSmJ^(oeg?xLoiU-$d86?G`E0>5Bj9)s zBXBrvaHj!zx??k;N2Wq7wPyxalv54%@{Il9YJ__H1%r?TLCmcjy#0;?G?Lk6nC#9}q)kxiW-X8w zM~i@uU!9!c&X<2$k@eyugLn0b&3%h2;}aOcs%S37IAfXx>lI_zHDckXgmxaw*1;g+ zp`7}bB2Vz8A|8Z&j<;p>vT)jFRaH|tvP7pDQ@_i+#BtGyre=j#uF^C(ltDz1>~{!K zFK8w(u?r=)LHxN+uON=x36xQiamKZ{Cp6Kv*zX=D0i1opa@tM$d^4^a*>rN(+SL7i zYFg&VZ|0Uj6xTA7#cPHpFrWQ6hCCglS_j*45yNROxYN!FUfmkpipCh=VT*Qq{ByExR#P*mP{p&E{@6RaPy-w z7RqHK^~2G34W!d>AhY>r-Sa^bjec<*jS;S5RfFRgB@xak;fQp|j+M3G%Sx+@49R*G zm#izfiRmL8D8$`IoQN66ZH$92YiKkA!IRCf7{uHI#u4VC;;Kn}U-VELPktKL^i7Io zexa`;?ue#2HRiNWa{#P2QLp5AR+}@Fe$|?<`~-^Xva?tan#zbPp72(oM?vJ^&K1Jf z6C;4kuX5+xpIX({RF6NpaoRTS6G|CsAv{vWCyw6hQW0joq9cW>oiwD{RUh%AurSY* z*fbV7q|e$sBWaG6pAd_mG5^9i5m<>D-@A?oe_XK6LZIdLbkeeR(=NMM+YQQ{cUQFx zNz1snxIxbK;x+?28VGM#Xut_|R%-dGFHm?BT4r?Y*q^+eDn{y5SQs8Vpp$U;5;BRr zs{e4%`hCf}govvVjMeEot4XUQN+*4K7}kKTbUZ<|@VF6YB{GoAdP8PY!zOgW^Leh@ zf+a^xVkqib$OL#xLaz&X!Y>TdO9xa+Vn;JojwR=7o{BpiUfK&ovaKG;QOK*s^*X#$ z#6&FG($upjH#|w$m{?{Enb1WHXuAVyI7>QnPf3wMV4D#{EWJ7Late7@%oXzKG609& zTsezICNqz#2;QrFm!R@v0R!33X?k^Ue4 zeHO<5i+!KzuVT5}zw&R>@>^S2+sWJL>Kp#k{{5+ROX}L2<1_uOp#HyEye~31t@h{; z1Acv5DA8<#)*$j;yX*9}_s1a+IT6PcsYJr$7y@?pPw2;!-5(D&C@wecLQpS93;7ax z*N=C-BKbEedNsP`YwPRBEAq$di%Q#DP-Dl(&EK2K0M-Er)>-bHYH#aYr!#tMT-MSV zUj#3utISYWzH$XcSx>oTedJ;3lybBGZtX12iLP4lp8xti{gEd}F8^0Q=xvizA*GTL<{aTif^jedD*ev&%BZI-o3U`bpK< z&bE!7mT4zec@cgM2V7ERTJ|X&xUZWW?i)dAJCfR9j)LXEcW@=N#hpnWK8$*{;@gvL zoT7Yj0a)6eh22AI3vK!>?JMW5*U`3a>hnyRRWbBapF3->5O@@`$+?H?FpRY)E4z;8 z`lcZlLySFuj}>fe?e0U%;mHP)pJ^;OJ1*wn7`3K1MrPa-yIXE+KU+_yS12cTLr`aF zX;M=S;*r~EK9yrI`729o-(JMn272A^%0fXk(JoTfa)i}O|4QOM+Pn66X0&6+%euP5 z-?jq$4y4DsPdMdP>o|h)I2lwAHkRFvxerBbrqF0AmG5E|X3Ov1$kp@bhahj<{#oSa z?m|*V4!N%MBYenxJI*%tei!rZiw)NeXX~}M>>{W1&~0^-%*RG7xy?=HW1#*dSOOTE z#!p5gj6DNwnxQ1xB*LO$%LZ}ib&@%ZcR}qT!#Fqb8n+wY!qL~An2qg`4nQ}P!6&Kf6ksm1 zIFnCyK|9$U>tKtTwhcPOa@vlmLAmguewf2{(mTIiDj30PX>Ch9V*x*srYmB!u4AqT z)?Byo2Y^Xgk?!5i;|`**$3vbC#4HE~b?1p>31&I}92?K|ibrEp_AKoVfyhvQ$D7J+ zGhS(%n>-*{DO9}(k%2WPWJl^oAD z;ICU(->TD0_^npLL|r1=-&eqPCK7rp8AWy2B=oO`!-6_g1hg&(=ustdnk$_>sHU-J z*hh@>bO4cTkmmf)-ydvW$P#x6_Ke4jEk3)fHv75+U+8h2ykE#pGY=PjX)7kHr~69d z+2~;<>A8+Pad06n?$z;5O$pU*nE*8Quz1%Svr7v6JIU-kw>I0?rTJ;)220(L-iJ2D z`3tAem8NnGu(ak_1p+;~IH5D-+hXw`P3tuA!=5Ob3rb`U`JAv5hUWMY6L^z8=$M

    %WLNGi$2Pn@AyjeBr2Gx;{LDlZx1z+08 z_SANFMREO52ILSz1=EPyIQ3wqq`)he1g*=3L8Kzm3gO#K{IlC#W{qaB)C<11aYQH&+HEYa3c zE8bHr6xa%v0L_x?Ee?Qg>YWZa2pvVU-;Oh_GJU^bQmy~?kpKWsnmQPky#=LF1_gI& z*9zZ_-_LOE-Ej3@oqb$J8S};2ztdD)y{LF7u;IS#rJ7>Ag>n-*whNo#x7~0)5GG%)sgB^ z_FWb!WoVBG7elw;V!J78!dCgnVAOp-H%h5@Onv##A2m3|Zt=26SJ)JhTMCT=R<6Bt z^<6uwj2MZ$8^SZzoAMixdhj&U+;Y&i`FC_Ln8byy&9`XkvlN^`BX6(yH1V$=7A5613X zNVaaSl)#|yprv(TtE}@Sz}E56xYqYfGZV|=Bkv8%Np7eH=~|ni0H42I8NHdw44c|5 z*GK?ge*iz$RClL}VB6}rd43#y0jnp$KJ{Z6qXHm@$|PC4?}xnT(wnOJm>1 za38%t-{1Fp-;euofA8<({{3}7KIe})GiT1Z&beOK^?F^;>-Bt|bLKC9I{%g8GcS?Q z*fCtXjVhdUaa7G+EfKlLOsf&_=CY;lIzA$kRrpvt#ZaWqsYyj4oftPo`%CxktmI(hU)6oPD-)~3n#=Q}JvTPE z?807xKTqcy4eRJ?k%?>n=IQ^<)Bl^N|2I$nZ=U|&JpI3U`hWBE|K{oc&C~yzr~m&6 zPyZiJf%)%vdinqIWSD>P^zz5l{eQ>PH>MiIja)w)y>fT~Ed48!>uwrt+nciF{_$JP zsuHRw3{#Zb-N5;YmHDpmvU1@@iHKl}jUJUiodS)>X(ONW&C+DJ);BTNvYYB=cFW&; zPwy($FNJ-!K zzlw4rB0bK#-w5?|xEWO}cKuG~2G^4ccj=+InK+o-od9u9I+bZy*$-syH*mtmrnv5i zg}bkfSoz*z+gMmseXc(E3TmhvVYyH9@W|)DgxtQkD{ONq>6EtuS54I?fv_^hvqObX zJ{egjfPcmK4GS7yKf!j{#o^wK&KXhK(X=-Y=_K79leQnq$Yq9y?=aK|yt>>%#%)L3 zoN0B6u0SQSFuuQb@6@<`M2=M}vz_47?XO%W+U26;=c#TnnA_iah8#LM>%WX;etrtQ zad$DQy!t6rFFkh4OoS)qGsZ^a!OKHI?x1V?zX*77t&i$g>I}LcA5}Re%g0+5c3ucp z6K%YE?$M%L<%O|VLE1GxKK&jAj|NtkLQ>g_uD1@4UXpSzu3h+5bylFyf1y+VjrWlf zTP6F3>J$y0TFs`&ddh$~k!K`5kuPfF%kR}<$DHilPbQ_mtxc-PKmMGYxD=q#0{=Kz z5OB{-)1w6#)KUggJf5sMDR%*X1TChDoD%a6W zD|-{kc;m+RKRF_|pL#7Qr0Ww4RF#AyRmwI_CH={aiJ+Gq`SX((zxytmN|PW$>S5s@ z?P}zmC#+iE73wH_NWEuT{j_776q!#EO<&5pw>4Dx$)xET&3`7j>J)54oAx()E8C@7 zOTI6WW2kdd2{AqMu$rU$pKW&D+N4eTk_FVUBd(_BdLG&d^w%1VJo)p``V<-;1}n!F z%)s($;*)dgH`gOmETWBud%7c`yJgwivZ1s1k-&n(-!w%a= zNFrz>d{5)}XT>Wx&&;*@jnqnW9O#$%5tld>Tlf4hS@?He&xOGq@G7r}^6OqrYQ7u; zl83h8$8y^#-i5%{XBbLRqz1_vc68U+!X2HpmBamJKz*B^ttTBaAzt7Yv5Xf0dmGc_ zBswhpDJa)$uWSlUV)0xVS9@Sb-QV6@sykzMWO?LYX6@KrFG&a=6e4gGzP>-B=3?X8 zIhd~tZ5rm4wjOuvl&)Qp{VXg*epPyL>%~v^CF)f*DL=jqpJ#8!=(L%Tb5Q4-*)@e) z4(`;D)GJMXZklU9dURwWG-0xojM^tw2HjV-^E~R<9oE?c(~XcLx^$Eoh^`GA*a1s~gBPfDhI>Db9aDbW#wZ$W!f zYI|}%-RO@?^?5^GJEam$YAnC^;U11uZ{;%>l9_O?=CE98^5X1T_O3kt1*>&bs>-#A zY0YOgsvWMMtaQm7N)q#JC*3}k{jn+hV7Jt$y{K-f*cG}pEK?+bv;1w>WY!xm zJrPpA?p5sWOfP>{p4i=Y_?R4ANEPv7-1NZ{Iwz?*bw+$Um8g(+d)sQQZY!(>X-Drq zGj1*pL%W(U`kZ%ys=NAz-<&vYO}*MwW9?lWt!*tD#cmrnBQs^@k|LDzLt*mfx{p1N z$M0aClZH;%fP;g~lJVMQI1ODO^*4neZ3pR`JUcHk5oQ)A$^c&jJ<=O}ixn!u^*r%+ zQnqtDsxor6g@&~HUTiq3TQ=77j~Z6XSq$1|->I8z5_Y9=LtDSsq-&^4?q~Yan^JF} z6%WCNM(P?vw6EqV%754_pQvr~dvtvItdoZR*ggG`(8{6=1$m|)MA%y`M7eQ#Wz*qr z!VsH$tJ{y|1sWSx#V$5s+`}VA23CWKeK%+@J!wVV6nnT}tr@}`y{!J$BMReZtfxb4vbf7pLmaH1}49Z;2gqu$O^b0k(8QY6}J9(nmDDKkJW~C{{4MWW7 zW#6URyMLY)psiohx$!*0Sm4aZ!(dqK$?ZI=)F@0Zcc=psF=iwE=p6&w{64L}_#pgQKA5K?CK*1> zjN^QtTE_>ubzIRud>a#(P2DroCj{(He0HuXJh}mtOc`G@eZB(m^~4Og_g6C!@P{_O zo_6*}^~?Lw44dIpk)#!4Xx*UNRwa$Errr)log{jMI(~oabc>X>p>;w8BOa7uB=V?11VK%$!w73rfjn<^oT2t>C=k# zW?soG({Y%+&P$j&h3r7#yGXP9m+SD`U)ZG@sWUv@?ZZsN&^vXyCqdztJ-;}eJpV@{ z{E}2_obff|Qu8MIo7s6KD3Zl%AHHJzp+9Bu46DLq?;z{|n_<;>c76#IVRi|Z!v(#| zbjR_&BBGUV7~V?)Yxy^g%}E6+EH;M|t4=0=A~Y`xE~TJJo_ek=uOd-nWiVA`k3MqA zk3h>YzVbn}hXK4~OC`(w`@F9n6xuf>uSiPM70%)H zYCcV8ceFkB*#~?upEW$F!fn~9oGh5C6Pp)Bin({ERo6Bwc(M06c78iu!s%$K|0miM z!AEW4^+{+?^tbVwDDaD-JXjX#ULRz;jc`wo7!5xqux=OKZskaZAYv-gCBL|f(DZZl z-N9^y?jC8Q9c!dt8G0CY5mad477^HtZ9fL&iVvgDm6_LeHw#9g1IDUD1aDrbq>-Ga zs7@X1)VeHQ?EAyrH#DjajjvbJtPMHm=h&e~G$Ar%=W{gqA=!Jx5jjKhr$!+aZfk^e z5%nZ3c(vi?((K}qU*Wm&az0>(b{QRY=d|KXM2eubqA_MoS`(q=aHz?~H`0Vc8g!?sI_klNM+(yK#^giZ*V_GcLnXFv*yjm@-56ENBVGAPh>n5M?{%Pa- z!TfRKl(c{-3iZJ(!j?WTnXB6NWW&*bSCxvP&NxjuiAR1k@Qxxr7ayYvrR1Pa@=8oOjwG-x#%IDS8fNI2m}o@tDu{K`f3Ta2<3$3%hR z=^2rOJ;mf{wW5N!M?wjW%hR$i`M_>9UTi@yhSYEkljEM)O_ z(~1nU@NO}3YWh+(1J!d)k`~5(Jjf;2~X~avut77h?W}!lH$$MsLXAYN|iDN z2K!JhXc&tiE{yhR=UnSjp;TcgG+mDcrf2l<<6=rcQ+(hfioIZjXT_% z=Tb7OR{a1wl?oh;;Edk3y6`U4TCBqT;E)zfM`DYSg_Zd33Ms2>R_pWf!9-&

    sC4`b1G&*dm1*}ocJhXvoTjl+0WlQ&=Gh@OYFcF@Bn~AG zy>8AhWKB!SPbh`}wSHv+QQz~~x^3XeQytWxL1^hN>y^fJ7ks7C4tghNycMJY$noNh z>dWcoE}A>r(-$~^7CUp>K`rdaN|FOYYvm#Cd~W{9r-PaU^GZ2ZOEoAi0wx|wN1T%= zu!`&nMUA^E&Q%^T+C(O-R?vY!<6jQ2qpj2>NEQcV^qvARJav({TvsR+*mZV#kZ>Rut;(KR!uMkbc3@L#Y^}SP!7yM{~^xz zJ+DX@>~!>nDi@S3^Cj}+*HDR)9LSUe2%mz@#deXOC8-; zmN|io-~aZDi5!V6;n|4;{th`OhU-7Ump`6!i}h3{yQfN!ZdzjL(2Pqx78JPGQh8J@*O0gP{g>d33jsoLv-YwCY%3J#7n|Xxi1>n=TdA`f5L^^uq|;uqc!X@9 zJh$zhh|wF4f$CUWc$AvkuYj!f-6@--U1=~}Nx=)^*eUjDSwmM3Y9 zNI=U40yRE5=Y(d9^`s@v=2lzwXpX5hNIC%)u&q;LvN|eH9BKcLsHh=rk#jTKo|!n( zXurx0&l+hT@LZX0`+I4(zNqno%w8~H3JQQwweGv}>lr6{fIPEM_fJ%uGgFcQ$Nkn_m`H@{es#@AglYJ(a`EysHk` zdzO5Uo@A@|>gzB74fXl`xRY7s1v6+x#`(AT zPz`J^lnRynxmr0oH}3AUlaMr`gHhHaaZL`}jl}yR@6MLFOdvOxrj|nO0w3P`qIX&_ z@KQvZI0vY?d;08mYvx3bO>FnX3jpiE1PTSgV>IQ~CJTFMu+qVj+^p_~w^*IM$lhtQ zTiKn^!mhukjp^b^2_7sK;(Htm@uFO7c;$*hEPdw`QoOxVtp2?5HQMn z)ci0WU0hun{bVX!G4aj|2xdcMd-|QXZ%q+VC-tX`?y9`hNbk31gxh$W16pQ2y7Kf2tc~WB+Z{GcFmX0dZRofwEkGbey|NXbaVIFQ zU16!_|f*y?97nz-J+ z>e?6P$Cm>#K8a2RR&2C?SO02dmcNKY9lu8+Z^#)Ix&WTOzs&)72kLy&;eJN|UBeG_ zBB2y;yNV06;Lck8UjC$m__-l3^ZmB~OuBfE7Cd{5Iu>tS_xbhX>OCM@qhFgMW_D{F z)j7onjY31I5BciypJ0P1x67@Mjx#8`7mv(Q*^PnQ)DiWg{jDyAS=4FdkipY)HHX@H zl5hAFs)I8!b>L>&-%8m*plpFs4fUe{D#<#1hEQod8?sJyeD?EJrLne|XW5!E)A5n{ zZ=Th~&gd%bx{~+bW~KUl`UiZpAw+Q{ouNtG-%@=JDn7s5$f)(W9IA(9j_?KdUF;8e zdKo9@6IeSXe>@_v12a?B5+=BYzaG{gf@Ab{L!eD)h;onEX(XMpG7QS1OSjn14Ct>DBCMEV~DV0R&3dJ6K*a8V}(}ErLIL zWp|=3gccOuB@`w}%s&55O#H7d`ak?m59H~{V15ic=N%QupS05Up+(Pn-RZXw_r|dm zMZcM};|MEcIIF}r+MbpXH=}0B$5B(I_u%Y=+xD;)2j@A^B?3yYgj#Jjg_>Mk>K0~J zC^L~Sid`Vt!&Kj5#3nke`)B19HhQqvl87A6WHeMO&Xi`W%#pQg2*xjR97ElmV~hlR z?Nrr5DgL`x)?98X<+PwNl(VlG#T=VVEc4`y6}y)hKpt7YT`Yb{tl4bG$fzuyEP4ph zp_NH*W7WGLRii*lbYLn?Dw;|g?3@^s^I^<;tfUs4de@tGVg;+J63l(c!hmV>&>*8z z5C>i+se-~sG&$#gD5!AnLl2x&UG=1VBgSFqcba5&C#~o4H}NHXSX%I2u-~qNT!lcB z>K`@5RJ170Ot68WENS1x&u&gOR-;tErjWFlT&dY!)A~5oBr1_~S28%4H}*#d^^e6N z=d2cC~-$^DAHlHTG7134av(pY(&qYcbCMJj+{Gzjf( z8%CHSdIqFgYfkXH(IzEcY@n_@^39*#A>JVF!$;RDeVEbCw@EZqe}C`1S2k%qGc#F1 zd0s5{2A=z#hJR|>_;OHkrSj8zha)?w6kCyv))wdOo4`^DptL5qOkv9PE*d^IKpsfTTSMtiyt^| zg@5S|TneW%q7t_{)H07LI!PC}cOCkoeItisTBq6>?gET`DmJ247 zG&WiWF&9?@F*5i)9iQ4KMTvRJn0bti*muwM)wwslw>W9u@epDn-%Z0Lq#%;>gLguA z7d?0CFXMDNu=)`&)|Gr+AZTkCy2Xyzvsy@f941y(hswzjTi`y7Nba}j;&M$2*E+a= zNjnv;P+XE6ZSyDDaE*jI4WHn+k@Xz}Vh56%GrhXME|@t%_a?TjpGG8{?xIFQ5Q2c? zIVeHa*yn!+_xxN8j*!3_O>biGsiVI`2Yp?b6{{e2D%Ig}MFwUg!J9(N_(B^HAl_#HQcUqUE; zhF`$4M6DrBH(t> z!h6&A8x4mdutjuIe83h2kLL{Bko?B*)R6aQ=$DPu-UrgG+pCYMPd-NdL9CxKzxY3N z{{PGFb)w4(6jr(sAKsnh|4h|yXJOP%d(3TCrs9@9z9fu@LrE|)Fr0B#aYwgZG#`2y zTE7t4vjsqf=DOEH$65IA1HEv^5A+#b)3@l}Eir+T=^|ivV@`~+0#l4jDYr`St$}}H zsJfR<^Rp2U5 zMf9x?GWd1fH)buR zk3`7;h8qx^6lM+@9I+k)FEF!@eb5C(5!FXbL zWoK63n<{bwnu3S(mLA~OU(`0SPsm1%7$9sG{1!xVU(Ah^tEe&{YjRG2cxjp7c^vSU z8uW8K;8s3Pd(V=r+RYX279X_1?Lcr6on&fpvW6ZETYKV$4XLBLp?&PbmCFN5L|)?YBeySS@5 z6(w!A#DVJ#w2EYD1x8%=JSiw{eQS$-{>O07gMh87k`su#OW}5It>veXpT|Dq$)DYB z+2=iH8C4y(5)-6aEfOncF#EPHf+eV0!f;MWN&+%~nNJj#!$Q{0EG7HQ}aWRfc5 zwv%gCrqj}HeWN6LhCnFZ#t1$#?_~f&p*vqXer4|T8SDaU9RrQkWX zcyV9FVQGdN)*PCu+hDVU6BVzaTMk3Y3~)9ostDh~W-q_HOEj5570q@YihDKwAL>#<}{Q(SP^ z81vey>r{(*`u2w5WD|nkAshmV*rttuC81yKD1Af?4E-?_Dx;Yae?~a|`p_DH=^r4v+VJ{bB`VMA62XdZty&n+d{fF3 zi{&!NN3=4bsT| z1&O5-UB=I*lmZC=Ikm;7hak)bb>`C8eDC$MOJy#yY(?33r*xF>7wzeO5#^~z*=~V} ziKz0XcqS1+aMU#qDnPp97*;0kH8h*UF-CMC~a7I~eT=vahC zeR}n?Ljd9##d*b(L3Ym|r$!%1~%_TxH=wxfZ22>z-Czppl;T(8NkZ z5Q0-pEw;*joxL9T+T8+|6;h-A`U>vB*6P3m1P`m%C$23UyaE##EQLWzY?@PR>ud`N zl4vXs+06C)faLr$vVnL>jF?YIc8D?SdrBwRHC59FOeTvimbS2xx=%-7UwY-TjXrr7v(8m% zH^ssBDCrVzuJ_!0sh~UCgw$i+kJXtkj1yvjPsN3gm8k5u+(NGO zNk69imhLExkzFfkU^2ZAa}kaTTGx2!n-jdJhdIz0>qb`|JAfYTv#aj-jv9bB+|p_? z-F>pqG0+wtC^mk*(lag~dfmj*KVe*+i5s2qOc0GPwbh}l3D>pKUjKLsIc+ra!=Q`J zb;k8^6U?2>NogWE=b4jw872!p2Nf-T@P&sDv$pen;N~{&u?(dJ7CjL4wqH*Bu6$IwmZ<4hNDk%^HqkXpZ-oE*ax>f zAODj@^#vfGN1St9WlW5kHt4lssmFK1EbJlwDtWdH5S)}tMlDGPH~8@>$Hqc_Zls8` zNzU;DwFH6AwgGkn)&$*wGxT+Q9x(*wQO@yW`yKa{I$2~R5A}=5#r=IPmDiZNuf~^x z%HcurLi4EV`v-(;z0KNR<{}|?!o?qbM;}tg&ir94<~{S>gGTk^rk(hvH?X~oC*Y>L zndF|V2Xl*uEVw5!d(~{6OE>5vDdg?X;!+Jk9E+dw{&hzx$1}?wkw*#7A97D=` zS<3};=Y{)MpN6S8`ZPMfz*L&ET?q45iJkccGec*@>TlPY&S@Kz6Z(j1&-}x)x?sAF zt%^%aPUz2(elH?#UolrlW18T|Ce@`~fB*76cSwhd#?%($WdF70A0wWMC9YCmZ3@Cd zvgBS!>fGzxt6+?Gg|=T;PoD0(`S5jnCLE-La>16{nvN&P$*km%u! zgi&6+WpwsRM~^I00N-fYTF6g4V|27HmUr<%Ntb5;`*Z6vLD<}6q>l*Q3G$^@KXmcT zWuXL&focZkW3RU$0mUbvBC+~WtCkhk@^1dXX_`JmY`sU=rcFgJ60WbD;5`fnDitBjFNl1iHrG>pEE^?{hLr=FC zO*5@C+r6&K8`N^m#2HxsRE5k(?9yn^XKrXJ7x`MEpxqKT+^w59XV^!C;e#OrgkZPi zT$M{G4H+hIBtPGCQQN0Nb7Z8viyKar(P%eD2s%>o4Ci8HEblJzPNkijJnzJ}IbkIF_CQk{!XP z$Z#)nAu2mzvvA#_veLwE$EV7X&@2=6FmKv+`HW*HFhZT_EeD3ge#J0T@1j*rxDl5y zFqMe*RkWNE#pR6Mx0<29nffLhR+k;}l2B-u6yWPxG-bpEdgKJdjeU@(su;utwO{jU zC_ZCp&(}KkG^$b~29uvc?0$ze$z@r-#78LfOKPoNcnBPFA2u-d;mu)8QBXU;o_XP& z*#?!y4EW`kKO;_#-ftKw7h!5B#C9(|>6LmKI|7P06~5sOT^26fvPd&ag`V_cGdjgIyJz78Sr7D_b(%V)Y(6HHYT|ld0@5^1t#2TKQU0cZ3O5(CXFdWe@i)L*XER~Jlx$| zFgs*=);Ly-;=%x_QQvW40oCBWZ|b4Avtwe8E%~v-LDeF7r+pgo+{4a=j+az6fXw7= zvS^~rx0|0hY4T<@ULMr;tc_ayTEp&^lF#&TFxpzRqPq98<<+fktecnUK^|A~Y53Al zBHe>&iMvWPA-2>0+n@D)0&*9t_m2SjL-2)E4v@;%Jy@J^eWgSNlG69y#jWmOp*Vv8 zv0K1If8}_hPuQ)^bq%)WH|rabHPFtt?uK=n-}R1vc>npjf$^}r;*#<}t=AyIsz+CK zD5XjoR0V0#>T=iqBDIx!pD~0VJK@kbux*wOTk@w#sfe@4 z_5aInU-|m9>IUsQOBm=P-;!|EBc_JO8ltKu;3V-lgF8IQu>vLs7#{^N#o#)3nxP&R z0FBosZam}`Pv;V1D6GEu50V)QCr{mLT=%M-8@U!1T7plVcE=AHM@W9r+9U6so`o~P z_nQvjiF+G~VPRO6K)V ztPI_*F_RYkqNNOxW3F5YrztO+vw_JMA2m4wc)mzSoo4LURgS-7z-1af7siI7IxX6U zI6Ak!xE@x82iSSn5S}sa@fbQ)ghq^^=ikicsQDiL$Q92CnmpJ9koOEKMIm3}Mzd~y zvHUzJf~6b%EI9+Mp}4VS7uoYruhpsM7!dW8?P_1qxt#V*ImND%AoaaJZ}-eM}Ct3Dr!<|?5rpI(5^sSZqmGaXd zvv<8@=N~ohME74|N1S@uVTXIpQk6zWTXwb_myg!}s2`H-YMR4>JYR1cNgqY&^uT{hpza`~pO-Lha_tuf@n+2hvxghln-_H0TfrX z5m*M84kDyYCS>$vhD4iF@)mg~tGMZ4jgY6%iw&4LESJFb9%{2q=%*ho1PEi_X*hCI zH@Zwx_|{6Vs2(k__Fk50QjAMQ6|1wWi$){ds{^S*mBcvnXCZbWJEO{2@f<7c#DX?i z8!^yjBEiY+&1d>Jbg#U@HsEyFfi?wcby|~rwq%W5d}V^P0-@C_+&Bn%o6x5w9s0w| zq=c#+WEMQ`WTXR5*hX`9;B)yF#b>iD9n}}QcSknNE3VMl*qMWCmn=%hoN3(3D?d%v z2!wW>-cwr&Dp@buO07sARA=rpQ4CdNcH?W8+7xAi#m-6M5;cz6H^T5Qc6S|Z5Q*O; zzY~}i0u&1iLb#3NOQoCkC>!nxC!cc*te=~^d8Q~eB-dQd{Dl|d>@=po*Sq?7$aDFIw)P-r%F7jsy8iAm@qpUalPg?#ejNBHJ$Am!=ZXQ+=p3W6aQCf+6# zQ28>*T()*P*x|@_ilSzk6>balq%pyYY zv95aa@aK%)Mt#p6G2Drv2PdssOl0&gE=<**PM?mO+6wMA<1<4HXs%$=6_(02c730O zL~*}b8+v3LC;efqPs@l{1w_!#RL1 z_qU@ub=$-sf?JmJ3a$|u=@?I>Yana`k$qlmqg%2wt;0f$6z?|!82EWKAgK=!f6Bq(O1XHv}n;UO7K+)(O;OKF^?}@ z2n&fEc^u0DPtW}$j+0_)m~Buea1>~D8B;oET<#J2tdvXeZVQ-)H^-i<-QoH9Lv>{C zZn&`%%j^7XM@~N@AfMU{`L0wU>HC?t6s459QnNF6yYPq&BN%FYzyEcoJ`WAKO7U)& z41(`HmVn5je%|1Q4?2a>=hBcrR;E;jo}(7KL{_-7Er1o`26t24kC1qvD(l=xoVsa1 zwZXGFdr0%m$%=2UX84Ncs{+Wi|h$BhCRIvqA$yX!98m*ARV4nvt)8-xm z`qdVgU+(;Ve%SH(Ra+%(c668X_OP0iKRd5zRNpFYfkrpiFAfu4J?<|~fA?+vy4bjI zP9?=d=j9`yQ5T@iw-I0IY4;Tte8*yxZ@ma*P^6<_R=a+ET$ryS$YqKngBZZ&4UE0_(Bg<00Z^!*An1-Lb0USw^|0dw@` z{Js__T#w|o-q(^YO`P%hOSVEXM_yRF$z`%GoLS`D6adx9Pw%$wkLjrA`kE#36!x|h zPFziJWbIh@L4pY`A$`wbb*!nAB`qrplR^^x??am^z{sas#sUBIt%=mY+nZZ7u_!(`Y`$`Y z44uU|kS)Tuksp>7q8={P(ZXtPmL*Z{{g~^Rk*z6$baGv>(43X-H~*GB_vX_)QAkl+ zbKR7HG|5z$tFNO2Q|%5h63-JmhV4UQ*qpYkKTlLgoB+Yz7HPDv4G0)BN=f2&huZg- zmvMa0ikaZo{!eNf)oDt2)%c%O9}IRw)?DwalG_U8w73tvmNBE)_^ zm&(0=TmvNuK(e^LdN_mjG@_AAY&*#W&!8KNxJ*YB0wlnhbPZ2%qA(pWkizMn-tf2*$|53yXX~5c}Mro;0Xw%2DgZ032|wBDO#Hxk|A%3HuUxdY=mb!<=pT*%S!eck{RJ z{{7&Ls4XnXYlP%uP~tl;+193JrNT-ptHwtL*miuY>%gJN2PlUSR0zzm9KaDb7CuAj zq@|Wnmy8?{BzGg$2o~>e4`Fdy0Q_isDiKjJ9tifv=48IqP#j_dBx`l|&N>+Z#skfB zc1YTjAuZjro&j|poI^=b-QDl!S*imNIzG+1y4Ycg(O&&nTIDDGji**ELW*yze5X4c z25b=Cju3}NUV=9Cy*(E1eSdV}_Hzx)*pn*&6+_bW>iQT0O=uG{lsXL!lWu7%Do6`< zC>kifOWZ&Y?CY??@T=mMy>25;?xqm- zW%dNqMff7+0JpmSfY;GXvB@odrCAu~1&Bv{v&+j3RusBjv=9Z;bQO)@ZLiYS^kZOr z%gLxKCG?|W#Z2C10uylJ42iEaW5slQS8x$~_l!qTR~W7AnFacv*QR`3h!-Dxeyn1Z zVof}8@BuX$%SH#jVdtD|;UMfD8*kBYR_||});64HU3zuv`$o&g$TL=v6-G{&fmeXt z!x;y_rVuyN3R)Q_MbvMHsz{BPW&U)WaUZIKd)b4{dCXw!9R{U}GQel~D6vkc73Q_U zeg}=lR;)~KbIb#&y1)5s@k6~c+j(6&A;c@*gCc+$P4~&0+E~`s5;%OIj-?!(#BCmaz!bp} zIL*3>;kEUa4oSAT?$r}?V4O`+7{G^5zGuvtuAur}_e*x%I4{JQH?;TTEEJc&EF0+p z0C99nz^K8t5Uv|VEXy8w!f%UCDfCdy;rI32nUdPr6~D>@coa~0wX|XazT0H0aBjvN zzZyCbX{N5yXH!H2bdKoM0ryC5qYM*`#`d$8NzSwT78v#N~knk{GM>z6Ge z|BI+y6R<0&=oJ02N=!d~{bMgPFpC1d|8H0{u1QZEZ4(5r(0Gofeae8Hg7oz68SUfJ z|AvTgVFP7F=78<)z2EB&bi}cq+zmj9?UDL@&966fPpjiLZ&Scp%iNx#dy2=G1BZ=G z2^vo*4SAqv-{%AzAR!k0VA(}+L4V2k^iFI2D+j+>g#;N{PNsY3=x>XM8nl_(M zMW+tDO^_dbmvFhrIWzBQ&@8vsSD^y9J!h2NK$P*qyh-arz6XK(>sd|em8D5Cce9v0 zg@;R)pWfRU5HOl(D*2XrI2Rk7;F7oz3Vale&>p6xh8}b+>b|??)Q!p@CjP9`)JaTRAnC63bzbT33kkC zH-rw^9^1+KT1eyY)3MfaVP~lEK!B|zrp}GV?ZeTn8hqr7KLF^9+odc6JU{&X6T4yO zaqiRvvp#MNX%i#uWoi3-xS6|B1aCZbG+0T&?Z}?_8i+B{ zp;qa6a(!@-y$7M2ifP2jTvB3o*I(9j(@-)-K|t0;Ox_i9LPta8YOCT^Ke?Lp4p zyPl&+M|B4n?{Z1gxa1hcn09x8V>KIAce64{`+eJcEmj;tf(fyf5lBE2Hv>A+H+_c!@`xB|LBZA8`nQP!muO>ANn7Rs8`wa_- zVfk}UEiF15G_h~WmMBD2Q1J!Xe05odu63?DTG}Or>6RJw^F(bKGDV>V_0%|;*6~i{lDFcVJ;>B$3dwdRY zO%-8N*BpNf;)+gl`e|;rL~Rer24ryNs5EMJHb<>p3qqbPUn>l*fjjJMSiW1JUeS}| zix_xP>g3S5R~#7I6Ph$%)7_Qhhc(Di<*wfjuDRS`Hu357Ev1(AZXszmUsDt^wtXF4 z>qxbC7tnfGdgbmOxN|_iypZq3(v|Jfy^2rYT(OYaEk#SysKd{L>jqZq7b-CDu&5_0 zR%j`cgo6TUm-si}d7DNQ$3u=RyJGmB&K3fIr zfVV|#hax*YE|4t5MncAfaYYY4cas^>Sn1 zB08G{hiIpJ&mmOH??y*un+*ntf+tQynCczk{b?fsmWk!%Qm;^K(194bsK)l4+7D9z z<&cob+0;YsTM|(^3`l|J8uTi6w^QA_29qIUUtXk?Q%A}BvuLqOz&@vEV4Ep!e0BSwg!-sp@gQgq;e-Nm(4 z?IcEc1z}N)cRe%PLN&mQO@8>QZ$9A|Yu#bmw2gw^I_soI&jX%_JsZJtt(bj+OG@g5 z?%w_m_<_@h6DpLWD}4@oM0$OlU>z)$rrg#)vxH|m^s@fcI|0#&t9qa63ZUvMcM**n zWc(pM(TFlwTzB%@h}DQIeY;N;zALA)NkebXw{!(b+h7gti9YRiu09SBQv$R3$TBq@ zH;zr2FBWGyh5dZHW)`)Mryeqbw8Th2_VA#%E~XaYmUUy4#%<)PgEs&CRVFJp4=WKKGbcf%XXHM=PNjeul65CvH_8@5q^2nRDa z7y+71iy#Y^96!&cFkfP8Ib?b}6D;Rf|Ke~f^^LD5$?Ws9Sj_fFbfH9)-pua>;5O|K zqRUgho^g9tb16&08~gsN7HF^B+PI(sUnu%C+-K4K z^8dl!TgAokr(3^);2t0l9D=*My9IZ5cXuba26uONcXx;2?(Pn!^Pib_W}iL#J#%rc z_J_J?sVcgws+;PkzRy~}^?UlTK2%M-4B1k+Ww9c(O_P$(VO-UhRbIfLmuvF?kwh~MBt6DVdiS(C;vz+yHubbx<;)+*nRF8Sh0`Iz1UQ6aY##lJZ*nM||Gvbx!LE$Vcuzv@1n0!mCd+z74Gb&s3vl23CqAmxwgol|+L zcXzUn8m|%{;-cs!JWELpOVF@PPFAjs@{(<}yn7wnoLrnQUhm86Z_gtM@Asjo)BEp_ zYA^3^5-;)aI9#h-haUGm>u-Br!k^WlvVbYmGUwd2D%h~vALzM(de_au7}ag>^8=q_ z=|wX0Vywe1-mm*Y-y;Ekitq7O^G*p%L%5}cVWpg9G3Y zXkq4DDM;lN4t9mQdB1Gvc#W(YAmMViytwvibAQy5F>16Prh&zmLlGgsjbFq|`>{2tlOj(lRU7PrU{_K1%tuL8h^ zPpVDG6`Fv;tcRAj!Sc^_~Ei}tw}A}tU~0=;Cy+s{@|_3#Gh|Rjv!CpwRPZ#e0LP5 zn-kmC3-8O!UgtfsgKm-&hwl&A^&R;K2rk+k`+~L^(^z4rV;TZmOQ3TM0 z>LU)fmWB2mRR&Je+NHgsY*D{}pP-tY2M?}VlIZT>xGaDVv~uDlY>0sWnp*NnuJcrp zuGmTb*vF8IbJ2EEEUSBID7%?w*?hCR!w}Og-JA&e#y=qQ7|iGH6%W_~zmVhJ3L9RF z04SIplLa2Gw>P+hI3 z<|alr?>1`mc1l5P0O^>e!ZeHETqhb6{jtBMNiqFyitF_-D^W=KY_EncIyqOd8*lfR zM2fynFPUupsW5TR#)`b7PE&AL;cNWRYbjL4SX6DfbI9XTc}1d?=aA`RJ)|Y(#0Ylv z4~)tX>e~`m*2vBBM{3=rB?#1=nqGW%tI(zdH}+e48X_YP z_e)k^3zlxDxu;60J zE(cBvkGGqtt_(2pd2Ea&9js7!*?`>Gr5@ zTmT)Unv8eH+BM0~pTYcEBcw(Z8$od0$A4?DUy?AabjYXqrs~l{K~1W)d}}ep-0RCU zT_GTGq%?5Bk&w+%eoPWif7Ih!A1^G$L7no-DrZLP_Q)PfT#Yu>#KVofwz9wbV;UmT z>TIO+i*X_wKrJdWqp#>?)ZIM6Ub$)(kQ7QVSw-{!kZ@W~IUyLkiHqR z!xAgONrD&}(D%sp;F;e(*3;%_$epo3ZAe#r#GU$m>h8`|d7fWCU!ve$oSU4|7?uba zh2$P@QdQ3WcVAnfqk&q59;T@RjK`ZF~W<#&Ls;-_0aS6XwjMq&uOkEyP% zC@R)AKVt?}U7dni5(15XJ|hDBu*7`VXTB|}m=>N{uA*UN2?rs9J0q%CUfs!qiDULX ze;(9m(@i=QVFw4hQ)N`I=qV#uL2gWGwL~}&_2J2Yvn1Sf>|D(q7g&){+-<-?)EPd?jM*kFxYpo;s(1OOG5(~fPS>WCGO+`dYuoa0Tz~~eD1US4!m8>Zcc992; zs0Uhqdwt|-$mCC7CJ>#P8N>YV%uSdh@fENxu}-Z#;G$P8!PvCC~p*BA3wZFHM0rW zF_Z&iZ^nbdsW)GqvEq-9jZcI3cZs%SMNg952TV844qx`c$xR;uRgh>DvsdSnE}*%>ZnEDZ*Ol>$4b|g|7Y9AzGNi4cHNKp32NV3vGOeTDw1{{|zz|DC68R-hy|p*Q23G zE$oG$aLA)Vgq!ct&Uf~&XE~mrY^KY7;r9TJ*T_{0tg+tr+WXr;!$ZO1EaaAQQR~he z;E+B4qjmb@O1`%S+#!Mdb@%rpx;hA7^>m@rp^-t;_w+PkJ2BU3q(0!3Qbu;ZXW6I@ zSS#O~&GgECi2jZVo>y`5G3va0^et*7J?SYp#S7o9>xYYU3X>(9iuPOTe;aWGD28?G|oM zKnHO8hhu@AD=XljmVegracr@%w?uR+V|B6rKXbh{?V4;xiEF*w6_%Oeg-GxhT4~s) z5A#w1yO)5+C_&9=;1c1?q=+))h~PxjT)WMs>}*D3SFhEc(9FD?>PVpJFy^k4@sInerKOPVK>uCbCQU15nQ|6YWXirm-v+F@@b z2Zi=D*@2Eq9WgaGtZkN6xIM3Y8N-PuQ#Z7Ls2xKofBC5*OYS8%G3$w6P~W3hK0?;5 zuq6E1her#1=F36sGjn7hHRAh&rH|t>^rwWMRFlzVZWw@){LqCj6nAp@RFS?g4cJ1Y z^2-2Qok3glHb7@ci9<$=e>j*?(N&bS_ooJrcX(R$=-HwQ$anejZj-b!0^X-Qz^_22 z)LzqMc-TPgO{AcsII`-lNF>a(m+LWV z70UH`#)Hf|r-T{&7iW#q$B^AGN4q2i_N!%^kFO3VM_f|Cf2_za0Dtn`CGD$wUCaCI zj~TMbZt19r?J5wkga8xX^D#7Y{^*gj42;f2uMqEebr2uTg04r68LG+K=kb@B@jmp*wguN_GY&q8-i`iAwnITbii2 zEj(&h4zUGE$&z-pqf7ct(yj@ksPMZa7G()7oPHF>wCe(;6^RuMd1y;-l)Lr`TIYeX z?R<^$6#zqZ@jb`{^a4Y+osTC+YtzJWO70iz^%abt!kL>#wExwk?1``Z-#y9+y@ZoY zBTEK0fI&~(XCNN6We;qb2KBk`e-v=OuGq3t>;>D{mWpTk9q&?43biyP_YrGZ`NUtH zI%0hWWy^hi9bVM*B-O%GFII{KE(5RUYDD3FbiY?-25b=*hrFU4`eq4u#_9JHBtJ90 zhRo}NA2n7fz-8lC<1p(ErdC$-nhkywlX(mo#=LIpagsjqlw+NwysYbwmQ5VFw98jx z?;R`@pYxTkQH|ok8S|PhlDF>Q8}jq@plUH^R4d}$UqP3o#N3ZDsukVDo}c5^xppnb z7QR@PDP;g_pg*L;n>TEBVw$-s|_jL)+)N zU>vrFwx~#gM=%=Pqua+;K%Sw*Rf0j(itT6qt(bOduVd`xXr1Gef>uP4MGDd_wlmC~ zv4L%F2NfBxgHVZ0ctnl|5ngI@(x=>rCM^FdK-n`vp?&Ly2$?D&Ft?QIj*2a#jLfx`Xso;gk_xkjwGDR?Ak(E!y62Ot%AZW%d5 z(rjbI-6j7ie*0_K#NEua93h=k5~5~ZR%%|MF@=YHui=Zaw+-uV;l$M1MVfNE96JUS zRVypD6Zj zaCbWW5%PZ9o2Q3oCuVu^d-re9Kj&}nU|CDPy!ukGO`o` z+GN_MvBDmfEJsLy_5a6d1M%@4$kJBJLdS(Zh_~Nxr99fWV~G}^SYdi$adF7}xm_6kdt+pH()ZkT(d-#Z}vk$?4(fAx`n^^t$|k$?4(fAx`n^^t$|k$?4(fAzm3|BCTnBA)qq zacQU+p>T0=sr7XJdI(7L`3Fs5qW$N!@Za;VnEpg!{eR_Ok~@u`HTW8FC~z;<0cns=^&fuTGsahh8&V9~zyxUU0#gC@mP zpL6D5m^;R4(ef&KTLjA3j8eZS>OQ)q=g)X@%E+$Z@+wI$uZS+b?wAYY{S2{Xze=cG zSC{aN#9X&`19l^hXRtFaD?)qZ|lIY@lF6T8>a0u27VH@XPV4 zw&cj%JyS^GND9f%SJ{qIIc3o7TqY`qdV~{u);*0~Mu~(nxT((m*U0|pzU|8`c#1pV zq$8<{;zt8czt;H++pl}v&eEt`4p{3L3s~j7&VjqKu+!g)xl~x^FA}wZM_iy)xA|%~ zExJCBX>(ce4pB26&!Av#!|YvyG0d7|EvDCRd@-WQXvkcn{A-C}#%?Rntwh_TxfH1L zBrr3~UJkCfiO@Rc3rKwdB}eqlSWrU&W$OdmaYF(7i!YSv#1Did*ux0O7n5XP69{ME zO8$IwL)C3Q1%DL5~-hY(9j9SpI52^{cq?+8$R z>ealoXIMkxn@Po&n}eX05E=s8_hvP)WM7+H*)#(BF(IxUww!ZJ$rtns-X`p zvQ={ThMwM8jZ`d~AVG8o91Jpkr^Qf_An~W)o<7K+BIfI8LT0R9-o@~ws6WRnhKnr8j%-{*ryR1u{iq8e4Lyxo^YF&h?Z4T~8FJ#cpjpURm>2{ed= zXNb^NUSY*8Dzd=Afgf999!~N@C#VKH&5p5*#WM8>c|z{Id_^k1%dR9~kHyCy5f5w1I;+fiB6lR$ zOKfs1xllFSQw z?qZp#8!hCAhrf~l(v1uZ< z7I*~Ca<=>YZ}9P7r?EejkCv8+^`Gavf26Mczv%G?`}<&jAMEdg{oS?DH4z+DCS9)N z;-Jq%a->#&J8Az_^~IR}_XVc7QjMS%;Sx>4*dh;W877tl+AA!`47x-wo&INC{Vy(( zH?1vc`z_y#HgC#VJSNd-f3Rv?uKLWm&-kx|oi9JFQrOJG%7zhSC)|RS9JD%aL!mdM zWbtHZ&~_0aIACZVrI7d}w_(WagHx_uK3KRFbEV98en+~?xwOZ~2Cj1}f)z}4c0->J zKig&so>S<(E@k_6`?<0h|2PD?P+DUn1rOwV!iC$DN{NYjXJ4Y}te9%#?V!7(!Hh}G zjVP+ZYG^_60+`_*QFToZhUo|U`(S?`?C*p9eXzd|_V>a5KG@#}`}^O){+Rwn-tvEE zfBzCT{tx!|S5o-DQ9=D{2zZ&Y=)|%ROdEjxsc+Z~s^p?|B4{t#daq1>JHR_Av+&M@ zPR72vAF-%a4($N(0a`@2VcFTfBI)^3QW5Ayo+&kYc~FdekyuRKf#dmD^z{7c1|wpz zFN(ah-TnI%^XoFaLpj&0Qd^T(k(|S8fvXj|H(~QL-sd6@EKGoIhOaBHGso%WkSWIQyK0Og!4$r>C7q+mIJ+N}mTawZ(5j$CaYHAr9 z6lULdsWvu%+lCIu%Pl0W{gy!38*9Ibh#nto)`j2H20|neu*Js|DEZH)AuLiYyt#Tc z>_zE%r+-5Ba{n1Y`)P&mQ;&P#3>JN=*VhQzRnc+ z2yMI4{XDKFjAz6v5;M=8B z6yp$HiQtDIULH7vMKT@JnAchU(QkBIq@SRITWYDpv-(H$2`ny6stH+STXn*&4-b^W zbeTNdw;?OG|>+XveB4-xHWh)Y!X?qAQRlZQ`dP3HK#@K^Xe6_|pfoMXZrk z6v>5yQRqw3@6xWkloUc8iRf_t{#G)L^a3c#fXYvMj6j{~=3@8|d5Bs-=A&khH@bsl zsF~6mj@6R^i0BA z8y_Z3=@6!#N7vbtETVk%lgT4{d89n%>OUf1ZN;a0a~Bz-jk48zIp!f0Tz9=Uy5*Hn z2?5Ul(|KznRSl&=iBH*RYFx-uNx|s7J>&Hp4o$}m&Yk7v;miAOWBsF5fDBleCj``v zlDTN`fQEV-R9V^SLKb(HqX25IbT*A6u%tA~9T)TkDKBf1rYlm^iMoLoEQA1j&_weZ z^>&5Q7ghME)tcZY`x0hPx+*0MAuYCP=M&COE1G9Iwr?o^cd98_sm}J8JC%BtOdn%m zYYRqD)~iM;&+`mcDhtTjc*tC-U`VLYO*rq2tQi4Xf=5q2T$Pwx}vZ6}g?*I*{^= zxhE3k#&>fZ(#Slc221pl;BL{~$&C z=l2%0SNL3{21NO^t1K1;&2_#Ncb^dxhY{fvAgj9&+OqxEnJQ27f)M#kA;6&FC3VAw z2{UX`5?t6ynbA<2m7}J*z7*!R?bxXshh3qO{)f6#+30&U8bvZ!b9t}y$8kGujzsKd z6HMBph_HcplPdQvTec8xKDG_3JWT^6@0C1^7a&Z|>GWyp6Z1(TmeTI zOS5t7Xi5QwcAk+~D=wkKAVWTUu?vNl8qg|5tSwxRu2Z&+5@Snnx8qkhYSyvRs0o2C zdZ+Krz9M zL-=}T6Hc=3$?=YTrbfgA7Pz@?-dC3>IyV)-@7BWWVPKM6Ql4g5_Ps}&jL62PQPz~+ zKcl}rbpJa}`wy8fEhFncHJVH;|LjZ2yI31gD@*B`8tB=7aM}+}`@v~HIPC|gjS|%x z%+P-_$4Acm$tRUXe_R`~VOYHb7X+6k)LX{hzmoIA{LfSzg!YnVG)J6^un;3GC?Mrsq*62m0qUHO_xLH)ue*9DB^qeS7DI%8+k zg#(Wb7HmCQ>J_v(mvft?^f!>=Fzv?+zR*PFb2FTOK$a9L;MQ}QLd&ar6 z+D|d#lI2#ZhOHcX@3EZplW?5}!g$k^?qMJSr?R|vg*gxijzd<8!0%mn*4_~Nfm;*ZRX zo`L57sLYr@RA$sr#HAo{`{6yH&!Kc2%g!hqR_u-6nm*{o2fg^97a#QEgI)|2%-rjU5sHJxhI2uB$sSv<&p^pce~F9UWAIxz@L0k2O2cRZKZa*{qOD_{d)qLDQ|Q?moB0PMDtd7j`$I$@YAI zL^&b7Am1Q01kiDR+Ui!SL4-;oHi7?RMSO&W8qQ0k85LspEmHR3dhPC0{8w(a2MD}= zMZWl#+PbEyL#MMW1iUF-b3Ipb;E3S`Gn&XKE>-AhuFN;qu}XK%>%Qsm!LYM0wKS)QoI&8FoQSyy8`%x~ z0%vXwdX(k+t?3W+CdVc8qd1PE$Cj*4sAL8sjHu=(YAI7o&!Mebbt{tln|ERw(&*So z28+p6tZ&gz!K^J4!p-UGLwdt_Ek?7u)TXb~t;3HBbBxfYs8p)0J4bmV-$#bt^>F5R zw{Yu=NQ@y}gV6WV&P%i-_^GjcOH~CxkW?@vn`> z`ZMl+RBM3rE)t&EplJ0w4ue|=NBAye>o?Ziu$_<$h^7nDCNQg1e4t^D(xPg<%avMvLpzSsK!OWDNi;(R(Xdy z=~r~9In`8*0zNC;j;io0rgEQ@%;cW7mx(9o^)ZXSCH)uLxQSHSHgi>*!b0n#+~7x- zrmoZz?`5hBl$xQ;1rtWouLE>E`5`tz3ImHAGKD5Eir^S#&;=oLXY<9~MRQ%r%IfCG z+Yeh;esy)o$mU_8w6y7w75y;Q6jXSIBP>5ieMs|YeNc^J7R69`Y2U;Yq}|cyDJlkT zx{9^s!@LA$lx7$br09u8^^Npk#p3wNl(8xn7XevN0Sw(Hex9Dzo;B^(WUOV(+SA@e z54qX{CW#EF#=c4N9&;uE#u8!;EYnB*`Of+-9u9HL?Ch#64mvBCrP+e|To!cY={O6M zM14#@?QMBDI32X#HKeZf`Aa*0Bb%GH=5viR>8`$--@d&*Z}IWE+g6fsJqAEqV!GJ5 zn^qRHX=c_oI}0{v^yO&qsmBd~_q}F(!IZqnfgj*Qk3n$2en*q}Wn<`xsW@vyj$;LT z<@)}XoT*&HUEgte7@ZEw8x4QPZNYGMUMS=kBf`mac{5l8-g=qbl5N8^52Yj+!(X9N z#bT+}Ue7hYGZ$1A4$<}gwd*8l%^WWr=~1{3WYKq&7tY9t+??g2R)9&HXsxD|D;jkO z>>Nn|>Z`!^j~}FHB5^E=q=cMBzwB?75%wJ~ho4?;sH}A4D$!XzGildqfbx!24Rn3o zS6-T!*&El%f_Ae=`o2aN|CF%MRga7O(XE>FRoXI^?Aaxm)+^oFW2X=93baHSyVo$* zvDj~}YUe$z%+j1kKxhGl03@rNi%LO<&-BN*^6lXk!n|?VrhlEn)KFNUFP4p4B^_rA zl**h1`LRiyeqE!7XKF7Kky#)AoV`Zy+_RnnBw}p6@5pfm-ez>yOkVc=5Dh8e6dC9u zD^4CohpU%|oHz%()+;9k=9I;<|Kc7is4w$$pdp z@|%;pfhmXgUsR!FoevfLHA~@{z;n73X{iK{;;KkbveYH%{H{1yl^pbJ(MI{0qRlBJ z4Ui4{&7fM7M#HHyAMNWM)i1l{s~WX1)LU&krk!aPae0SP`-8uCPygr=ckrps^ec1| z#7r3o%_zC@R|xqGr`=YxRoV=aC#jdC}kSS~VCAdLm^JipG3T`~zp%ng|+`5^(m zo^ERaFA%3sl+jeg9FWU21kpu$zbZM&gUJDFSxhTr7;p)4ST-5@)20h4-(G7 z)$%&@3dW1z#ib>l5H$?!8V5BuD$n*^-35?T1Pi*5U-JCi0h;>khkbC(69_(ErqwbWb3H%gAN+6u}=dx=;`TA}snVNcJ2%qdGyc4T3O%*h6~oB+ZxH zU~kCWRwPKJgMMOjN_fUntw4O-T~J`iZ4q^Q0zPH5AHg$tjhKr_b6uEO_EhpbDkh#Z z1HfI?hnci~J=j!9T%R@FF3zy3&5t==7k+vO!&52G*3ud6>G4>$v~5by^&{Q|GOx3> zF32^uBdr`;r4HEMGif3%U5ZKH*%jX|Zvi!IkuC~z=|eTC1;tQA5gm;ghKCzySdJUh z2xYT{clmO~S8|A@MmFP}1wb+TuMAU=;PV#SU~UrJ?#^HRLNxd;&-!SFc^+KzSKzq5Ol}4y z;(YhS^-K(<9)j=lM0o9d)(P6eo4z|`!Ff>Wpt=>6jG)6m+gXu5gdzqV)w%cUcEtQa zL##!ThK&LWzEg;`nD^K@w%BI!w7IoqRp$A;tJVI=;_9{R)Ov#PBHrQs^Oq7G!^{JI zX^*#}m1i)juJOxN;CFzpBn6g z`%YT;lS`fk@MI3}(Cpuzo3Jb0ysvp41w&?I$jYyI;=soZW_t;HFR(j783mMNsWpDk z!V4Jd4P9ETuT^@ug-|Ai4eh`Ze4{I4nTV)P(h5)~v4KJ}X>4FqSJgnGDk>s{T#!!) zD5*$NRAYyY8J*coPNp$LZsLy&=gd|0t-*{jbapZH?eE$kFe}y6-5U#wU`#1f^iY~D zHf-HkMFVXR*td%s*9wy~^*x9sn6@%l12KC%7{$wr$ujR(51_(jEXU=|n$}_V6Dk`r zgx7F=TqKsFSaESv5$3JD8a-QYzpi_;nsEwc!Okn`l$5|$lmmNzJYC6Us_zP**_kw+Eg|6Wotx7-?bW!s{z_c>kh1d6Y*2y$&j zTdAz8`IQC7O`(n@zfU$RpimwRf9e8VrsqgGJXZ(a@12hB_UWJom|JrRy~T56PsQ)tQdty@qHs-; zsvC?5Q67fS=l$$Wa@BF0XcD14 znh-`nM-AyXQs?W2;v`}P(~?2NiY1~o$t^LvQiBb25~^p*m;_7lh_iZ}^RM7L+}|A@ zx2fA*23j*44TRQ7SEsB}J<-x1u9{PxBG;gs5hsyGTBR0Y@&IuoQp@0!qAB$T&Pwook6sw*Cg5^ECsrvMFnkiTyZ`wSZbHra? zGF^ArP=m^g;K<>!6zJY%evuxOEuY66N+92x1r$327* zEHo|pobN{WZ7rRc@`lPh9&2fIVUI2{1+Zl;TnjV{>KP@~fdkOYrf(wjcd96LnhoDZ z=qF=Ed!Tc^q5wQ7-q|0c4oTDeg2g@|vj-~%O^;gn^-HlN2IfTOu1_06Mb^ax5|ptw z?^JG2cYHwimfxv89289NWSi0UC8owE#2Uhm_C(}I=Uy(Fr1lTrcPLy zVWi2y9ULn#TvsNeW!HkqYOwP%Awa*%kw`()9p6tS2b(^mp}U*%hOa6vTI=8b4t*ZKu{I;JMSFGH*5>*TwauDd#<|1_8o2(#ooWv^hukePT z)tf}!z8Uat3iVe96qj^(&B1D&$1<V@XQq*l$ts%vQ!D>G~+=Mu{KS&-P)BR?JsJR2~H zCCTjykk$xf3sIie*4*vN%m@FXWtNi-C=4S20ojaf$>Obop5ChBYNP2+s*Vc0%O{cU z!zBsf{c$3EGHp^YKS=-fGT+{g21?$t8@m2-#;G=JN8F?JPKO!Q!GZltZGtBSJ~=w!LE7NLe+jMPYX;3f$_#R~e*phNCD?VVt-I!;m`2>+Z+;+evD`g6m(6vd859n z3<2919jTkIHU$Mqn84?F;6UNB`NI?PY&OsA>Q7g(pq2D6B|S8pFikqv0lZiN6Ft^= zF#A0hvfmRd4OPVrv#Jx-EiD#Wb)x%i4X%gh+g5Ej zr;afcaf-;s1!=9F4hu%Wc|cY|wgp^IDNRrjmmv|`0W?1aj6)IEN$nn}>b3PZ*Gjh{ z+?*BhW6ewu8k>+w-j)GPN}WlfTN!>;iFbU1I*;eC2yDV7M!4ZrM>kuN?9Ta zuxtJOP~~Kl)P=F{zotP7YF&|-Jv3Em1w4AvYjrbi8A1`}WNIhOcg$p~By#GH><#M{ zb(Fq@YMTU^qWR1vh3^FvO6b)hg3F7*Az;xQcyod0W+QD{=i70NPySFA!=`WJA_IL4pR;G<>ueLR6ca1_H0o1t~P`M^MMEK!UwlZvIwW_DU-l`VN zmDmkDx>I0T8ro2x+C_MIa*)7cY&iT*?Rdp{ykkWe*{O`1XxQTy7_3LwnirieQ0MvB zTf5^sn=n$fRJ&mzN#h4Uk+Ju{CvU^taPuAq&OEo72WmBFOp9~0!{bo(H%PXTJ(NH3 z-G$NQZ}hhGaJ%0iKilN}wt2H)K}e)0?kq)na5lLtvrRflLFsLUR zIGnjqgfD|7)0!$0>yXOasq*;-VqO+71@HW5AYHJa zZ#;CJ-auPm2RSNhpL##>GlV)P8S4pUFogD38qO97PIX~v%gZi(JuZMZHASvcptbDV ztHNKE$~ia0Q#6j^`Z|gNZNzxlxM}7bQMV{z*o7IY3JT<07ea5!0-Z^6+~qn2hk9bY z24{3SX%(pF$YLJI>3C4jAA@ytB5e>T%f7SJWeGkG_b&HxIfkmFf%nz4?y zrS`96mUiiMNC%@+XgW12+BKVBUAkl*7OyYvhBh;9&#|zVz`@@jI>_XD&q6C|Lms*; zt|ZitFW_7$#85UpUx0?w!yiN|{{b-wU?awQ>%4w7-s|C~@w;-8ztFhBZ38P&9}u`=5xnj8F=8;$g5 zejYi$$GN-b-PI1(jy#Q52ziGQtwEo3&gBIG_FZvCvyFQ%aBG9}wgak{D>Ny*)~gqI zB03xh`>@3;M5c)6s!;uywrN{#vD~@c`IZ}2-h{b`^ng_}M0}Z;nf*EE1YuU#2}E@l z6jBIIUR+)hYPfD~1TbSR6cAGUa4soVsJNt4Og(J^FxLM5OgPVJNO@mw7`8`AEnP&s zs)miANJ}tE`rVE0H`H}^7q`%-M2b`0WXq*CJ(HUyaSC*FdfNieM=!4E4*Pk@_|>ea z6b-fuzY`r^X?t5xxToAB+O405(-mcs#K*VI=C0$+U5B^M_%e}xzby_tDw#sTG`{$O zwQ_B^TTg*=Uvy#P*gt0ufrGXaxL#BHywm3+HccpJ8yXB?o!{yQraHl!&v*S9r=8c4BbH{z;xdA%&V;Q?bwi<0V zX`DWK629a8j*K*(nm3in9LKL#Y2N?sd;whSAyIPb9LMcM?OsEJwTz~qG5cnOS}VTk zv-xXnaNItaMa9a&f%C;?vv`J4PFdh}CxE`XVq0jiKc?&~lu$Uvt#0aDFIO1+AZih; zn9lS?Wk9Lvy0{rcowiWc*7mU;XCszp#an=EMPeaVx996XdP=qa4e6FTDIp$8+D!{( zZVRl4Cn;|$*~mlx3+bD{7ZVKS>23c+r0=!3K-~NOsKzDAvzz{4P_0{*QTi*&e&SUW z$SL2k{2^QT_0&NXCZnKwobgU1a#_x&x!XEK-gwztFD_cn=Uz8&!L#z_#?8^VM%TPs zf}EVGXE@xs?V$6qX4`rE66MZdTn1GRO>2a5>JieNyq9w4im}Y&m9F|*e`KIyL4TR~ za_;RkS(4u4wyha(kAjc8$GMMnRSZeQ-r5F%!{aS9;+lbt=1kXI9^YP}8Rwi3H`5R+ zM^iSx-J8ef95b(DN5VE)3aF>YvcOP~ccUC5OUtin8z4X*c*S|AK$h7-j|+>uP1SWm zsJ74D;%!Z)zteWz{FK+C&-#^(YR~n?= z7}|EpF3nsZXF@m-2SJ8J>$9x8BWfZROxUp0_ zKKFFxKX-pnZYSt)_tex__UgHk;tDX(Qdd*Du76Q0=Kso0jd99BX_JGx&W}mfwzgHN z?_zISyJt^S64z&uW)-BW($?p%);#1&0_|wT>xSZA-T4dj+^`E;<$~lV#fUEy6i(KK z5^1GR_Slb&HXd?fQ!dGp(|iYDy0GXvh_zNm&4;8YHnAkc7OQy=Lz!{wRfi0`>s%1gC*DH%Ms=%Vu!}|7Gum2(R^`F zU3qAsuHE_?SecfwQnR3B)*BgeMA{UA-sh{|A#p;kaoX%7M#PfPg1{~vZ`;ouF2|8L zt&iw-5XIWTm(RJ+ZrpuC^{@!4PV|Hd!sq zTD-NmKW#_u4s>LqmWi~f_q6x9*jU6PLSjb?E@~MvubkBTBZZOQ@bXXf*JhS!3SNh3KdXS=MlU#Q@@viZBFU z5x8f@GLS3}^XIT#>@W+KEH##_FkvrQR^swzn2a- zI9$&oxL=+-CrtHr#c^DA1}63#z}FzL6SHxD04W35}j3eg#J%uDogPuu}g-ScK=ruA#Aob$m z2~gKdw4C`O-d)dU57o^0bl(>Ivf(S<@j=ckclmZ(k+MSGXD-yRRCuSaqR^{P%P4>b zU1FDsUT;%~pHiJk1zlX7$pCFz)0qzXs$xw64QJGqPH`aF^+>^U5~@Oz2s+wC5oE-x zg<`MIO8_ma6Kj*5Agi5IKxM-C{}A>KK$3OAn$xy5ZQGo-ZQHhOcTd~4ZQHhuX}i1H zJ&m3D_x}lyKs;_PjJLG7=_lHfW?)IViF*zg`kQ zvab)+170v}2wjOG6uR!;tNFb>gDDFSn}BY!9OdIL*#|MY0$Ez+8BXnupT0!WsDdKC z)jkubDnh6wYnMBrWt%f_A^HrUCxQ%!frM{5IKYfabucJT<9wVKb)+#%@wbhosFv^Py-R;Ge)A@`(cyV#8~enYyY1*lW!_b} z{8fIY)#@xYO-8%tb4L#|7$7&6b^|N3)pKTPuBy3p*!RKHmu)${QMBifxA=Ey@?oM| zk(UdHao~itD?2cXW19rZ{fj!wES5Z`%82?>0We6VV!Mqkc}#Mo$adBAJYuuPZ!&=! zlGAih+(ZI4s3Hjlb|}1J#3@k<;VjS_*+3v@$`TDGs2a~?^!r5pa5e$+X{W@z*p}q7 zbo95oFq_R$ifqPKWCj%n4SAC0?hSK61&WG8vPdlP=#DXilZN}X6a4p`N;|$M{(Gld z_$$AcPICHoxopFX@v$(s-KQlffElrHjZtq~y^!kT*i29>+?Sxw^Y5Qm&!0wIv2t}j zH!=91!ZIG2oFHxqIEun-5{=%8Aq41YU^9D)*h~3_E8MJBma1yb=gRZ8vo{eNteo}K z75C!9{1FCq-`^q#RbkU)+95Dk=|{xn7mBF!Ba&l+->Q^z$zpyo#fmd6y4mV(dMsl5 z#a(!|_}W}dg3R_f?v?m>b-3+xxIG`zYSnHpH8mGTe|T?#B$jZm-@kv`>UzE#PmF27 z=eu7jR(tcjd4F=V3ux*5U5 zk_A{Qsw;lJJW6!tqItAH*F4;_I*SnfC@qv?6kZV@hNlAZv0iaL$03oM?3}f_4VVtb z)dXhU5G;88QloSMsn!Z40W~hxA3aUnqxh+ftGK&uKkugoD^gtWQF)00l^RY0mXY$&XhX`JJx%^IBrgxG7= z0x2&Ze1%3IpZbWaD)NI^9R;`54H zG%aKxI+Pb7GSrvvagG7tqV#inyp`(LZOH2{7&knA3-TK5cXL~IIO~4T`9hnmm#35$ zIapO&Yn|VEzWQ{`Wcyc2eHFfG%yJCxpm<#`nX8>H@w8rd#_v>)BOfwD^q9DLXHG;o zBEJH?UF$mPTB>4Kkrh%+nm+Fd0@&3vCFjy$-=KJNm)4XgUoUydR@Kfc0j#f2FEOt( zZ!^E?UYw!1F#@2=@B=WsF?`+};SHcS41z11C|eZs0F5PvdpikVh1Ttxuuw1R;_@ih@FBFW?&P>zHX?uVQ! z%6cxan()P`?LMSGW%vvFh+ROmIlfR~#i)e=cjs%-E4TOS-G`!6$u8@4 z%x6J|Yt@%_B;$vI z`|XBkhZTJ_z_MT%D)s_kCn|Hbfksqog@Lwc%H?}?(4NYD&U2C0NND0zeU=5#;m{Ld z$_#md0%%!)SQg5$At2G`V00H?j$cMFZUQs237Jp6a&NtR|f#9>)f zd$%g)U&1F(01yq%@#ZN?Hq9GXmw>WtInXQ8^EnE51$vigaHSksJ1RlHBXggOwx-l{ zPCi@=At%S0rO$L9_hEwozZ3H7ExLr%I=e9`c0A>1R_gtrUf{OF zE)4KXvSVUG7u||ap2q{*_$t#a{eZM6n#$#jD(jTdqM?A&3+ZOEpbgqnSV`EQ^M*N$ zb#&B~DpvFCK=x(Tr_K3`Y;k~1ssveVo?A3gx8T4eVA@%hg+!&aY>(?okYNictHbp1+MB8NJ|LwqTf228$$cTs7zMDPl;u&;pjAlCPJuqa*y+I(9tNG!EkVM zw#Yz^B(zEA2f5}&j|Y2dZG8++IdyS$fr?zy7lNOOkI&sDH=f=brBG1?`KZ% zY5;G3zS~W!@mJ5AdO;e1$XW|nJ)5T#(qn(j*Y0CkPKZg8dBfGpOR7?0hhu$~5?NfV zg1}Ij9L_A6Y|gcethx;-S@N>%TQl;mtKifu`z`>1MuPwJi{u?|#3-b_EMe%aqczMlRfcag)$4V1I39H$TYJ~e8# zZS8UU(!}(t@=E$j`?@TFvR6`dw%Ca5HqLRBx^HTpD#{WyGnGc$rBNyn#DvUhj~C| zR=BB05-Cc@$K0>5WncaGTgq;L#|{Gh>wXmeb$^d`h;2douod}B96t54qq#`m7vf>Qi!fh49JzhBH-jL2)grpYPrmElmCE&w=p=3Ktl#!#effF6@l#1M5%)aUda)mTrzH0<@}`^mejpN<{yM%u znt$0BweS|gdAuw>HYzU-lya&5_I!zeQ|*@U&=Xe25FV)H{_)a}eAfrS!G z01~tx8MI_ya?x!V^EZZxq`q9b@YZUu{W&+PjwMF(QR%Gx9Q7v@A1j|7x4#0Px87DR zUvGtS#Mo+7$vVOlk5ZenY1p6{!b~Qwlg;#+wIQ8aql$HaWe8KMaXO2L45XDkRG?3w zfuJlR`FvK^?0g)4*wm>!-3rBgv~ZsJ)Q#~7j$Jeya0Oi?^tF@-*h!VYQ6Z8b9WR;i zOY`snQ7G*CwC*59J$s7zSolNHFJedG%EdCwIp#Lv?D>8N+@>>vilAZ6J?GnY_|LMS zAI`V9xZHU`TrT$A@Ff=ndJwX>?-~&FXL(u>w4CbsAaTy}RUirwu9~kEK)4SVdui~V z&U5)eWVlOb1Zoh%5Ew4@0uUz_X9k+V$x;@Ss=S#M14GV;^ZiV?!RF0LDe7(^ti8NC z?jDSEztvW1smHnZp&A8_1gOofiQ18Sm7Na1z3bw2LsW3`AI!%}Z9d4B=H0u054e+= zYd2DetPyOL9>tn#BBa{MGf}Y?S}HQ+kqzJkaW$0D15%`e$}VmVTu2S2d)ot^CW{02 z>C2jg)FBULl;pupD`;Dgm3P#_{;f2TM2sy91~a!M+l3+<=lI)trCcfM1hrA>Cjmu# z@IIGZaRKC@p9#%_CXGu#TEl*7w}}KVcYyb89DUIZ`=e)Mqyl5rO2Gu60|&NtD{hXX znZ^vDuE8T_CuuIdVx)WeIDkjb;*mcC)7aJLVK4@R(KUAy64o^*6IszEe;(qb%YFe? z<;WhA>mR9Gw-|AxPC%(<=-&L))qgMtwR}KlKyIR`8gdu|`sp<{ z1ayLf=+@T>f9k>?20}#naw+t{Djw-&;TdiUVctR>(jA3vu^PKC5*nMTO>N{S9mh!t zl`23a9z7U#IdsqbJ+>(6Rbi@SfF>BN}>0 z&+co?bB-5QWTfohak5TY(eX#sl-ExE<$%e zYFo;WI8D#`2c9laqncZg?n&as@iA3h(?gG~Vv4jsTN9nX`%>+?^D)1Yup5jxyu=Oy zc-@aqZ!^h{c(EpoR+tlr2m#=E2}BoR7nItWU4={wL!a`GOzFac6kK9O=8Pw>s0}DK z#V8uvMH26a<2eNQSsJ>>Zf~6hi9t$_0g6597bGMwacUayT^6Kg9sJ@9&pu?g5;sTBo)ycbfL&+*tCy~yvdG8La#eWNzHXJ`h^9c zpgMzzWZRPz&|TS4e3yj#MG!Dp|Lm^=kV88O)U)XXV(vX>@}()HqrB)kt67i3?oyMh zao_H7=YGAl!|iT-9s5=JpGCLYY;wFW4~bl4vTdf9^LL*5^%N=tm~Gqy4>zOe#(Lpz~sSk>-FDK8djpV2T6AieT zGvzf0pd}Pw!kQrZ(QVETGSQ!Gd}zhmHnw7e|J$i=i7XtH5&@&F$=~OA0eEC<0T|&I zv~<>J3zgq2tf^$L0SkCgAIKXgocY`-ESy3hI%DPhsX64-27MnR5Ijtsn7=KMCa5|s zfAqIkV0JKh7<&bOK4^Pg|5Q+R;ywo;SH-3d)D3LlEHr|~Y!<=fZ=}Hf6#hEji1OU1 z`oK266R|}j%(`|9heW7-9Aj_y#JpER&3{U6b_I6|Vjf2W> zYDgKv!Sze2LuJsu&tG=3E>{Foa4A=0oCX*5bk7FYTMfdiEIq~Fy?lH*)O8ubxh@60 zt12kW*`6OFlaeIbY`z~dLpAqwPY0K~CP=J2I%Lifv~b!r2FvJ15u2u-vdAx-B@`_E zu6OPw(w~iRGap$wrm*aJCwLq%dM+lE*o#UQmgIzoQFcTOM|-qU4{KcAb{T?OI_RZ*aNh~Lsb{oq0Z0ZA+RBau+| z*tO`%pE|0JMsAFH5*>a2bZ1Dx7bm0Y&Dim@7yFF6CBdxS`WjLp(INq3w2aI$TDAI@ zcsLM@QhyV3EfcZ1B$Ax@_LG_}CQ5OdLJ5d=YW3xzlwHFtcPG?Se~*l#z|V%yi$5DC z{i-wrpVVsrUcO?oF&kzBx&QzpWyjEU*)WH|bd2&6W?<%&>v%BPbzjkJJ1h;CpzT|Kc^gI8i`I!Jb(ict*7sl7VRHglcqv?%& z@W%I`+~_%JtaieV{N}7ewE)i%k#C)B+U2%u^$<*+OUAXIDs4%d|8QPBT%=nUxAeZq z_a`YyQ(JZ;fG7(kpV(z6-QXH6DjLWXhf-^l!dkoIp-ZXo@}%Rzgn<1HaC;G(V|c8G z)p3Hp=H2=ZYRQEq3JCcZss*$vRX>6gX#PTmBT+9!js#q@sA9pT*+m)icV zHTAoA4oTikk?HrspY~MOUJBXg5=?JWGf8^l2tOO++pHlPjS{sH$l3ZOOvAdcWLx?q zJY1v<{VvQZ_k7MXdFga&M{EZ4>!2}X%FILLs_bW=K~&j==?f64n_SiN2cWyqcA5pZ zpgXG($NM1XiH0&?E70CXh`_2CjQ<=>nUlH$My0>!ykGl0l}=q@c=?z*$*t$^w=|D? zv$fF8fB;w6S|0tK;908DIsnR2*62t^6t@&jTSGV0DBHDHZrA}nEYYYsP_z$I$f}g)h29B$T6%<#I9tNU!a+tp z-l?vrydq}2j^PG@OaSQQz>6{UZy;U+vAAql_1hM23yTZI*Aul?S{_#WUq{=VDMUWrG>SY$8Mmfai z#@g_#_Ac3%#lBcurQmb8TABOqi6P$3*_sLmDosUA_n=?HJDGX(L6eaT#+LcmSVmh< zSd@Iju4yqhB;r!<2qn8&gCipIh`B#be#>*g1{5h%uFl3B&IL|K9qRvia(I9TFGN# z4$L@Z!Ahx9%@movfHf7EEMpOdGc9!7KMI~vw>n(Y#%8zaTiYvuqg&g9!|pN;GGb#l z4BE7*TLhw$CcCsRI(Guq=nGQ`i9?3Qa+@ zY0hO^Hwv=FW?3KEBSl0mmJWk6WJ9!J&<|>ZdoyQiXTTm=XFc%s^nRVTQM`);78xnu zXd?5o2&VJ535|ej^q@mA2UrVaS{mvmf;K|q!S~}xT!)b+ydTUBf&n6tmmCujJ|NM@ zX1V?Bg%0{p4)OV~Vi9bLQu~uSfhwuszq7|X49>Si;Xe0JQD}vaU$WUY=M1W-6Wk4F^O1m zOBCyq$X&^uW-AGBVtu8&wdWdS#7?_m?$v*^MkqZ#Z#z*QuJCm!?vVJXGOb`M@R3$4 z<|^-1@tdz3R=0kqS4upC%ph6Kz;Aia(wqL$PNUPVt7*+?_BGHl?i{pj$!+kv4(Bj7 z>%Kp!snjOlTJ<#bnla0M_;eKPjeW*_mb>dkQpYlf@}}7#_RYx7{RqqI$VzqOh113M zCQcpirh8V@)!7+;FDU}8BDlB5mKL`4c*v>kABtU1MJ!2rGtknMRV_6EM|5&wn$FAK zNRV!9TeX%c;TUQsPFF=@=E#t){278HSHgM-4p3&QCUu1*UF0+jeI0MYYv~6VZ}5{b z&=-9TxFX%VGT9KBRMDlgCDORo2=bJ^o9roB`!K-?AGR515Sr5cNH-mKt|3W3Ml5Ab zSB;0-!X0nQcxg8pZwl2u^i7hs8Yfv!H`Wv*EAvg2zDVD#=#eggGcI|GHr^1gnNLr& zKxtQXvthC!EAF^gvB})%*t9jbMb5NkNsPM#pGswcA*r znX$XMG{3RFw6)q*Ez0G?s}|M{kXd4Ll|#d@-BfQXvJr9uR?}YJT3=}>@K}tYjn2OB zU}Lkhvb;ux8NT~|a9^3p)tMwMq2S=4Fm8V4e%L}+uW)&7ZEd-;vDU6(ZHFlpzP8>~ zUR~MQjuK$AIiw;&9XTX!pNe!VAg zL4B>czOmf{+jV7asV(0|O6y0<%EsDy8xlvTwbkaD2uENPA{SOGn(ED|^^LixWN(Z9 zI0X@M+McP}@09Gd#=!3C_I8Ogr172gE--3?QLT;5AJhjH7B|9znH^d%%oKJOyDQNu zo5Ld|WH{`Ol|BbC)f3!=nVm{QthSfdqYZyPitV+Dm70Q;>+6_G!F-)gS2R|#Qd8m? zX`~jMH#3v%RW}y$lR_m6lZzBm_K(e^@=bvgHO!%j5UC*(+_79N5?N^?X*8t*j%stw z1{h-_EipGW1+~qTf~Ogod=pkFaWo6!%-ge(6YzzoH;tiEr2FW!4e<>Li1r+3#VXa{ z2xDYH@`KJ`)I^JyaAP3DW}{d1D*A-iwCf?w2{&S!)@*BH5n(y0PY)~7G|l*;f|Qk< zi1HA1KjM};&2V#I>S@pM(oQS36PLL?zC@0DzyDzBCq z=aQ*O1UkbnwUA0`6~AjWZ3kO~CoXI?3+6hK7kV)buGDXG9fXCuOga5@)EA_kWSUfp zuT;Y86AVSnWkN8vn_6v9E3ct>=mzn$>OMs|Qz@sSn`}hLkZD_uI#|b-t>O=|lLE;! z=~-LoE?)s0Z4J&1;DqrG?^m^>H)NObMovEWYl6RJ=T;<(3*%>OoE&R9&ma}w zEhS@=^E-kBp(R+8VN8a9kbAtbE}=@*tQiIdr8ksMjiXE2sfliGQZ&n)F_N`a>)S{? zC4Ij`uZU+WJt+;D&$^vv$h&WD)|AdI3vi^h z^KvdWS&Lw$lBj*PJXCDP*ZV3l*CV^kAy?3ICIFNY53|^7z)Y5-Rx=jsdMyq_R4n}CIK@N-8;~k~t1*Og#SQCKsrEpldCWedu=u@pn|Z&fa)^tw&NX}^ymRJ3{uy(QtFQKv;sX8xA4WUz9m{hK@7;x;YQ{OT>4U8|uE!6&>x5U*O zem}?;q2Q02pUIbK(}n>1?0!Spb~54xzg2kN)_wA{v$>wr-R+e=>ef@2corcI-(*J( zX|2UTx(C&%W-)L{#p+rpEQfA8mZ^+l6$cC#-sCFdpg$cr4y3i#AsGU4j5t34z6R}z zxjBPpsHe}mfrjL#&%qlMpASha;yi*i+0fT8$Mkd-FHr8`z}C`IW~4An z4m26q7dRKFhSAlzmk4$q3U*8JS?ket9D=1Q%QfGn& z!ai@%KxK?s&wwr!WYQ|~+K3r^<`4*-6S}kLLJb3r&R323=d^E4bXD{q?p;^%L~E0` zjJA(hR+VOB%O^`;ugEhVw>XtgpGIF%AceZn+|EtOx z*qG1@3jBRhOIsM4I2t%x*x4$XI9ixO(~DXgm^l%!{1N`l6cn^`*P>-*VJ4tuW?&{@ zWcq{0z`@R_LoeZMU~OR}U~6V=Lcjn`FW_WkV(U!6&cO&x|97#!3M~^O8#KL;fxWni zg_*hYU%x+;49+Gtss!wRT>gd^wXil}BKQaPK@s{7hQq&9<3IivyvzTf8)E&z^8eu) z(n;Em*EU(SQauMdUCYU} zBYQ&K9K2?Dkh-(M+cZ)KIPp0^HN9}z32})Pv7vU!t#bqW0~MAN8;=@ZX$&?ov;^aHwE z<%;?g*U2Kw%@U&9Om{6a0gDmtwbIQTptbxHzlZEDXr1H}m*rLDYMfr5;jp%4?hu0k z8=!U?MCccd1@}t*DD%$B@>==B9I%;MM*GU+P5TPgyfzezW%El6N9t43XZ%JXlC)PW zn(eO8j_pzJ3Z-`=akqd@%2z=Tz%?!6Tl%~F3oGm$zL^WaHRSvge~Rv|u$AsEXtemV zFf8W1fbFNAQNnIef4rV@Vy~zj?yJ=_n6DPr(yx{!ti*TK`vkqdn=$$qbiq%oXVtNr zc|XG5u;QU{Zf9tK*hS0 zHvgCUVrTeov?71Mu=GkUhR%OEMwA_0O#UGo5j1cz`Df(+Sx**@PR>H+29AI0MB3m# zp0|UX|>#yx!`R_btW@Z9rc8C4@ zfAxRo{ki|M{y+KriTkge{ZDRxeK`K)^Y2=J$NuK`&&9z0kNwXW^nd33H{ZXx|Gl#@ z|KtCkasTLl$NpLWkNnsEPrM%-&@6wt#a~(HfA*CB>U9J^{`NveXnJKk6oN-)H&kk1xBQHmqv9pESK{o1bT3pX@BiEsVo&g>A25 zo~|@|E20nqIE4B(+nf|Wwby|5G+r6VXGyW$w`+X9rZ*?SV54C3n3~b^>D4}c#0TSEAIGe-JH;m%Dr`d-)IxM3o~P#vFckRZ8)DFs2*&)}5j$JS>T zZO7HfG`}Ro9xMa@uTyfkM9Yj5cY)#+a~DscjCo^pTGh<$edl%_-CRBfN{V8$V5Y_f zCr5I*@yrZ8M7k`t?lSk0DUC)cx^!l@op(hKf%O3ZG~nwX_FVKAL3f46P}WP%?LGoB z0*Bxj1#Ydw?nJ`8-RJJ1;ABrf^x5I_p%n#ij5ZY8g7}6weR~3|(7d~K8i-WgCD$Pw z%?;s?z|i+gLuEqThW>C=EX*CZvHQbX3>#l&kEpEdHShsj;@{%}&|#8AF4WvmQh9I| z@)J_GR*%Et4%oL=KX_9Q+)YIVGGzqnq)3}ryufV* z;rwufF|`%#_>oA_6`{Q|M&DNE{fU9^OUgK4%o}-1r#gX#(g=Y2;qw5SEAe1_bh=Jr z-DLW}%=`9L1@|~D_+y2v&`+sGenZ(n1?z;h0wG9o@W@rE{;x=dT$?JP0< z>%2lF8SMyW5`C=r{$x7aNn-p`gV{`)8W!VFZhCrrW&+lv2x8kc(wq$w&NExJP!)=XKoED9dSE@l-R0u8KT;)@_d|+E6hp(APc^x^iKoM3?(6y{0B0z9HZHZ{O;SLQK z!uIEQ___m73C?JeQW}Az)42AAuy_QI9$rF>z(E7J^sYKygm`_d#+zaadV|JDc>05L zRexK-mLyvJM0NHc8toV{4%;b4D0<7qeQCm=CkPo_TEtQ48@$l9w>}hI>#u}CoOvvZ z#*-G8`jsgiF|K#Qy%xD2+$`cs^k55cj5|{^Y8@JRcCDj#sSN$h|B(t)7UeWb%{H z;sqvf8_MT>URaz3NWtu<9%4q61B_8!7h$%qcQVDr{{BRqGRGDZ4i6h=6CKIV{QW@- zi$NbW3R}fhf0CH!PuEm>RSzK&vKHq7(seSUC>&Xl(Lv7XKB}@^>PkOlG*{5PH zMRu33inKg+d3K8Z2WP5Kol)Zkc;@|%E45c$X~6l9r6Cbfi)A6)Pg=j(sZN2 zI5JV{!}|jaE8#7B{w~Rl{ZS!8K8#*vG^`y-)e$vla8;58no~UtqMDj0&4&BXrfQ1A z_EH{MV3O2LRr>~tES_)n^@m=0;i!q?93rlC!nBh$-)+q=!ojq>ZOq+p6@%z`$i(b} ziSt9BAXT`M<_;HmOK^}%s2|~2sRdalv9L|azyHLLcNA0|1~V3f>tV-K?n`5nqGq+{ z_KI8Z^t z$~sMy9ir0nAny5|$d^25NIB22GN+iYN*ZbZ7g*-}WPl31put(GI2B9qDqp-zDPr6O zuE|cBTY3V@fFYfHq{3IwHmgovnglm85tC|4-6Y4Z%ibtboj198Q@jPsC6ArUx=#7^;nQ?eBG;ANBdeomGjSUK9!80myaL8R~y^1j1UY%%2>X4+x zpTP!)ZAkypDNR0p+%vf<*~Jmd?9e+bATWmDu=P~u)So*JT=W)qL~|1J$I8RRNGQaDeaKV2opo81ue{DyHv3vzm9n^vvO-OiGkmLXSv?XtJltp4 z_u%6LhLB@o;`637-X&dh=HLm6uA~8}1AEpGD|wMWm@+<)qdj!s${-n73-ctTH~8Lz zzeb&lh}g?vBmE}DjyIADD_WJM!Xtyn^o}-hv63^TnJU7mn5E=|=k5xGTwgMXvBILI z>|*Q(h&Al((6`dTIve&PXl_jc2w`|<1Kk?;D1xR8;+!;Y4bZ!Cz-CSRM`+9^0s%A> zGr)u}rhJoB#ATrdCyZ3$&nq-#W@mTyPUzLjm&EIIkpae0&v}MVF<~3QiEs@&g!BpRRX~%^p5_qA_M(QFU$}G^~nh!z)xP zt%_E0GTUk65q2>zg2?;*0jYIhOQOzJ#2rq#*mL6|guLPuFK5-;| zf=Az*FUQe~?n+0c)nJTftyR6%z^x1hZ=2j{ZLIaN0ejundHMcfi&gGOg5T@?{p6Hk z!6M}(!jng#Jd18z<@A^FYMfPUB)&^O-YV}Z6o#EEm`*p{PTyt}H4$63ba6g23R-PN z^esHjEPJjq|5qA>G!omhR@EJ&NJ@M+W|RU&jt0y2SzV zAaHyAypHPeagSrFz;a+{xb_CBfsqo&8{_WSSI*0rH^*Q(8)h^wt7w7e#X`6O{hRwv zBh3KUEa+ayHymjBdNK{F4t`hV^aeB3*|35$Iw^|MZ;fR33><*ySFej%pYB(=PTLoi z<)o;FbSF(y?~}KE7t-|hTwkA)a$3S8Ki{MJ+HSW^e0cCU@~FsQ-lSZJn6W~vL%R*IWb6noqQ4Q=n#Q8FpHJoN7Lv&a+h%&IGEd6UhKNWt`Z~YR4EME6n2*102 zC0_PlK_9$r(-2xdb0hXtK5H*sjfe5^E32l)oc*e!*%!vwW zzxP1!yUv67NU+~jE@_VfY5N2NviJ{gdFv3xRY1Q$t~MMJ1@DiiQA$FWs^+^)r@<0O zL7SSbR!M~DI4ybMnZGGX>mGbpnk$^!1jo&k9USm9xvmm} zSfNNHE-UqobeHy#_CO> zG;=x09Y3DQEHIVCq{Z|)WmHIhXfjDx$(aP@#gxy1B5q1paMx&*UdlXc3ZOTRF?A$q zq;sNhk}IkEfpT7_iBF0&b=c%BO7Pu01~kZ1*Ul~`+%w>rP0U@(QMFlJ;wP6hX&l4Q zw1dS_{wh`cD-42&weSpUY0eNxXs({iSfm!{)ewnle+OkcOt@HKpQ|pfu(nK(Ij7HfKeqpp+Py=N9w^FFQ^&gV{7G@1Dk4noKo^a8Cyl5J zIdDgS13fT9@Bp6A0a+{n2|-xAPO={Pl2)=Jv4NR(4a?s#$P1M)Nph7=Ep$aeMfdGx z^v(-SYrmu!ZgrZo>DPynpReh4)@qfQ!}g8}5*8J$>{aXv7g^3`TSPLVQ?X_LH#H z5BpMl%lEjGFai))pX)HOcYAv3wWBcV_qid4;}^oIbMLVVp2@ji?AVFy#lCw}zTY1Q zG5NZV!Z6-7 zEipVPQA`u-F)ap)n%GzuwcA({i8!gO<dCvEZFxwg6zD{GzYYJ; z^8-AR+iiVBy6x=x>1p?xA`OVWnuTXSOb{`C7jBj;1}3Jjz>y`-MvE*#Q$r%RAEM-h z$#$7RH_K%{=Dy;-5MG_MEstKC2A?Nc5tWALnUAvMCk|&Pu#$h0zz>%7oX)&Im5wbx zG!E<8!Re!<6RNI{ntq(M>u{T&T6dCsp6>KHjOB9eqq`28>`dyc%}8bi{4OFFe1(td zsphE85WCz<%w^epr0SeF`_9xK2eiN*h3ecjUsiuH-6dIQ8KX{%mGjMxp&V4J9)&6U zwjJe(%U}-bQ8sOm0G!;~dmbvb4j9zuG}tTK9!xOX-{n#kG3&MlC5CffmR$QFm<{}y z@dandH$MNE5tgRLDR8PmJrVl03PqM{KN!VOcI_aTko<7i<4)}%!@Gls0I5*kCYpkIu4Qi<;pjw^Hw~ikfQ$|t_G}O#j=2Pov=k?Q zlEySVr;b%J@---GaB&k62 z%@aB^8nRc)$l=v}QgVr=r@#ABG zj820+g^&zw#V2%;huSlFE8kfPz!sz}rjbx;nOVe^IB{2z=QW-+@@9b>z@TaC$c~;y z&1znTva-5ZQXbA4twp>8>93bD`T&ZXfRRh5Wr&+2Ut;fTp4L%#IuoO2xwZ4^nA#K9 z!-KR6=-0Xeyc!10#RV42+T;i^XSN0q5j{heV}7h)r{PBcut=8u``nNpmySgD0Xo!R|S%4 z;f^vbmd{wy)Y7G0Aws)Vot%UxH9WE@r6EB^@R~F(=U$!aimw`87^i(6WZ(r0_<{1ZeXqlHS0V*!W9O z6`8dQ&EI^w9sx9+>z6LyqYE&sSzb`c!LCeykrg@AMQ9;2gh=l1v46l3m|H>W5gpaY_^@{7nawJrGMdh?r zwM;gc(|)bQw*9HeM)FzSvToaNp(UnA7&gg`oVYgj0>T9dqIU1( z4Kt`nB>?$OeftetH_DIE#R)P79xkK_i^$Sv0g|O3w+&9g%D=`STd9Q2YlMx7VGW5R zX${O$GC)aiFUI$acc`5{6?QCHGkRqI`E`oqkbx^OrY?w_eOxN|N5xO0iNm<{>CWPf z@LgJf#Td&Ci(G(^lKu(mX*Te*lKvSgq?|+p%W-%9So*mBaH~%xyEdk zLRNIV!bE@EUEJ^6J0mGP=v0%iw-fCa$Jg8GP5e%qj}H^YJZf!~`ty#jH6SJ5 zw|i&mI4i;Z3@Ov(qoc1PztfmLa-M)H4iV-Fr+d5po)RNHKRWH`dWD~ttC`YRIj!wm zfeLoQVsa~|)9g?hDI#^;<wkB_&NMR zzUeTED+#4cpIgLeAA^>v@JCa~P=P(-rHjh9#*2(TlpuI(F8_L1d9hgaC?sj9Arl$ttA9 zTnwhJY1N{Q^=yVu7Uat!51QmB{blKc>Uc%Yf7Y*Mu#^q!aAuE(uXkQch4-PME)_C( z>y6ClZ9Wp0A>t)Ayv+(?JW0EYaIP1#3BtE|pH~{)TP)IuI*8td7Vh%o27Zr>y)MptzIW~!m+ld7tyvzUSH1%-dBsWruj|v_hbcyfCq@V6i>ihhd3jC3GLkgfo!jCJ zQ=nI`mE{-4l`Od)h6Cp!jVTPSNCJ=|csQp2PY!bCJUS3rV}2TtClh}B$q7vPw7Y5t z>_|a+dyij(Bfw2BGos#0rl_-$A`UegB6U8~BbUhmfVUWztz}$dv;V=_JBDe}tZBPl zU0rrnmu=hbvTfV8ZQJUyZQHhO+xn{CwbrbeZ{EFU_WqGa>WH8_Sifp#jl_tgShuqxH0|`lYUv3XV?_)tA`!Wfun4scc z!!`-%?P@%2o3u~jSBB*647)5Aq$X0rsY+=Fv#TkiiWu;+Cf?@Db(E0s384xjKy?advN@-Z)a_s8|m^QY2s=CxB~zrY5LxEmJkDx1_W90 z<8~hOQTDFnbb*uX3#iO#WE>>i55i33WVnogG@q7g2ZqHoqqG;E-vsO_%G` z8+2~;9En%aOG%Fz0psd$y~Cf+ed7r){=|v0MJtujvuC;YUlM55KXhnYw-h9qG-T~I z2QHt`mdj_wmn_nOyVWOlR>ts%6qu}J+g2gwIP-5+>1!JWTg{k?=bzBauAKlw-&rb5 z|22)RBlB3HzlAvnMZflQdocrSjD1iik{H9@_gQV|F|zj(GYH!d;Egb=_UcUlsU1f5 zNOO6B_f{OKO>gP*=PGhj0?>tp`RecV{?A|>x+f~6DLcyHq0Z=eak6;<1;d;H@vdfV zz>a4v-9csmq6>iVs2cZcmT$a)dy?KTPf(RyOMtT_@r4bYZ%OAPfC*Qd9+PbYi;?bK z&(io`PiA)vKkEuJ`604xviV4ZU;Xl!k{y8+*9+#|3&Dskj3^@V@J9ucF6`JB6Ui>n z#OqH4HzF|flLvNN11=L@rxSEBc!~*{>rew&AUXrLedsEZ$mbsN-cIq(wWfpOyAp{n z!FMsPlC+$7^8u?+g8eQ{^=C%|HPp8C$Kg^=X?aU2``63#q)^`#0jRT` z)Moe|grG9~w%^}xRzW4vY|sU%e+OUG(!HeWnQB2=Ti&JT0fw~+*)xq`nP;!X%zIU%h@(Gm1;Xb8{nnJ`y z^+N+9UaQhXWRm;6zi@>6sGr-hK{3h$Ji6VMxO$aSuzZ1@6y<6`@H@X*-7Qv95Y{Lf z2HEHhXdyhk-_*|^Zm|A1@ogyng}&Aju)r!&P0mRZz}pO`rVxI>#19B-0GW1 zUv^5Dj@*$YwJBXUv4i8mq4w@u)zC*_C`vJRUMXV~@kboUs#`m=P=3A?;LCEdE zRW7>H&fUj?qP08I<)*r4X%m&3j;k|>trfBlos6;}GMBR95^bSzQRl0ywwq9!B&D(4 z7uSdJ^F?Au;-!Yw?U9zv6yw@e#&xO?gUgtBRCJUv4CRrH*8XOZu%&0-ydc5QIM6Jo z-U!f3yWY4UcdWlB0F=pCwcVv;;Z&ym^}L-yNG8plreY;?{W;Kjd&iPOKN z%Aa&s#DuBj6;7qg6< zW1BJHS8nExaSC5<{LZ?8A0P$}?*liW7Lik%p`dEau!>x=AkwhwBZzOoJqxr6a?pd= zX(A_w?VRVmLf0K;CmWgma!k)60ZDj`$F_SV+K`aR6kpS6R(fVFlQ;@8WSxx?x!LuW z$zDhsxK)iCHJDfB)YSbMkxqgFWg0f&y=G%V)Tq7XQW~~cQeU*cwKc!MLH*RGebvKC z?S2%n*nU-pjHT1tloWxYG%_ckzw68aw$3Wa>T6ymCOD`-M_dgP(W^P~bB92#LK$8; zX|6R4`f&y9h4v%#+dVh@Z527~*;%|%x*NKabumEXX80VydSk1M6emG~OLY~4Lxil`oegco&Yi3(h;Nn&bOk8jj-ApmL>(_IL?cK9wjE=Xy1JqZu)`-Hm z)>|h*SUT|pKopX>Ru2`~!s+r+*2PrQ2la8JE_vI`LZyU&te3FV&T23?0f9j zH^*&CLkAXALpl@jX{ytR_nkhPsM+6gdY2)$ zpHXmhHe=@i)QZ!>AK}Xe+}GTn7hjkHoxUd;E;X*p2AEsN@blq-=4Dh4Cel6^Ys0oG zVuJ{-K{`zTT5tMjutY5e8AgR*SNh6T=2Ae-;RY!!pEal9S`a=0#o~3TKkq3&k5{Yh zd`==Iq{0zLD4G z$=YCBXg>GHGtXRc__UQgz(J>q2oop$f&pyjh`ue0?*}9sJq5whk`z;3g5z8fm96&1rFuL)K7L62IQJ#}e< z?;!a^B=Vry1(pzl0IdMI=Fh>XSy7qkiVPMRtuvy9fa<*_*5L5fZ1mYT8_UcH!Xn*L z_z5gVz&d~+4dKZhw-pel^_uG3_m$Pl)mq)rgIlr7)~Hn=;QfYDEY|Gw0iKj`uaFpBSDZWBkh`b-$;5^e0=-brHOA2Qb zyGJVfm^>Jm!Gk_+p`gF8A_slC$gYaga&Sm5&z9pj=oO?4AFd+Y8xt2nsU|{f{8YMr zFCRKIv1sPO`5{sE9d$SHX#4mL7;~QZpMt` zYtlr_l!Dv|E;ivnQljw5&0ju{BdVV}#rKEmTwTWir^{KkN13(rGFGmXnqyZ#l{BBO z#Mk5jN}pr8#Ek}L0S&hplgT^oCiDkiaNCUK!$`xqNg*gawrC}DK~fMw6C<>kb)jv)IcZS z(^X}-Rt|UeO@oDtl}g>PrB*n)+j6&!RsMqQSA4+ z8EI{)E&gAWdb-#|k|6SRJAj0CrAuxr;tz?$QdC9Yz~4MTFsSxJ8e`X_y8Wpf+~L3%Zo@GvJraZw_f} zSf+EBHk2ohu32+6Z5nH{E#qI~{0vq2R3(h%HZm^gsU>;UseV3Y-%nVjbTlFnE6bE+ z>tjr|)4y@RJ2PGBY^neHeU6B)1F)*kryQI+I|xiT5GYW&AHjv0Wmt2KhNd6NmY&(h zq4u`k=8!&z@Sq~wbD`HCkP)=A5su$Qm6xNSR)%b9ugKdce!+x7?djd`L`rWJz&A2= zz83NL2J_>>*XV2ToKMgN3Tl&(OKn6dRnjnJ;XvscF#6YH7xrKGV42Y06uE#W*tX0e zqTm1hi-l3ftnMrS6j)Fyi*3>HSb}Z)n&t(NWIvpgv&2Rp{MuWn4SHNzW>$W z#R?SQRHs_XN^pk@$Qqvb4tD>uDxcwK+*~?1%hZYU1y?v&*WfLhN^S?W?!wu;HJWeT zvca=61^Yp^p42hEIGa{KHoI1Tz{8mj_W4Fe8%&XEWJhP*-iTw^KeJW<WFNN31MoATHkh7?ua#JfG(UiA9TnX7(}BfW$5dJK=LpJ$q&H<%ey$5 zuZnPXyYbz?SZO}rZwRV_npmN~swhL>ruRX#h2|AY9;OV;2kgD9=((uuMENxMq z(zKw_h)nJ19QDF5HB?caAK@c3th^ZT=6n0B$+QbcdH}?e!$o4S3J9=fAwJpk@BZa{ zR$cjPEF<@<3CS`_bEx1=^-?_u6Lr%(d)J##)t$T1SY>|VbZ^{S0n$wz&g)3AxD61P zYG=Puj-mIfj#oh@EDV=jZMqw2eipIKL&s@jf4d0xEsbywmB@x?^fNJUilo~&sw8AS zotAbM(xW=K)n9$$zW!pnU^b=e9Tsqnsu7B%N>P|P#7?zD7~4ct3cq$P4UXWL+M|1z zQkFY%@Ym@OBtLiG?LK=Y%k5quHdg8Cj3uig-0b&!Fxw7`3$t7juoT&+9abAx&GvMy zNMGI0GGBz=2X#x0&w0>Z^<_PPP% zwHfVTqpFiE^;r;(P#W>9O07q4G03yV;+78J-bl4S1U+^%y<9ea?j4NYkR>*H3{JIQ zXMf7$&DWYyYq*o1z22@?AtknbPdb~F({#>pj&DQ$*d1EVdOsUrS1*YXI`SN2e>3%D z9!Z~Q#8u%(_6GfOj|s;3?KGZC#*y{XOE;jvhMfcBgl}D+5t`{)dO*tKtOhp2+Fc=k zgPnbe;4S+M6|s=V^LydQo@GwkA7?uGNkmafqtE2Nv|bR)xhMkE6>u_5Y+0wr7G`o{^lh9+IkjypD*ph-oIji%lGNdtJK&{KxNrNejL6eI|Oi&`z-zH}UOyX{m7!=FSRJ(=9uu zLsDMnn>2{{NSQL4iJ~a+c)6yk)nS3_ua9&66u-_Si?`thPMFk+jp7Met|iPNCDQ5R zS|lcO4cjAwU8t*#x{+f5gUqHlE!8R<4zPy&`kKvwZP4d7_Pboe+coMY?KdZt$k!aB zxXxzUml!%FJG6YT5NwN(S5*GE3iqxfaBPp2+&n z2L{8A#jZ6fJ3vl9h-Dz^%pRlB6a&w}FLBxx_;ajQIt~Qkc`>+m40mP&k5hyjzt0K; zC*htEr8U93s&cy`U7KixR`%bRQ=Ik{`rSlWFzm<)9&f#V>lb*kbtelL-@|lYy(Sg< z@c8~dkMzR&T}~S`bNi$3J;Z8T>t|?ymApj>!pZ3TrZLqbN6Gm7gW025)&k-Q)#5v! z)^F??FTEq$w%CTHrf&P@W3k#{_vUBvYonc{#KAJtQv{~&hCav6_BAeZum0-I>w;bM z!g-e-g)`U5_RV)^Lvc0VLiXcJnBW}GxnX%fln80(Jg-6J+fii)mKUiGZ89PA&zoB zj~9xV1v{&v@sK*7u?5d$;lh~t7HK>S0(5(J1QP_(1rOo4I{z|BP`1VUIb6QhR9yUTIM^F#`lD?g)lPX1LEx%r9e_XXW_fq5Gp^;iy1j)#j+>wQ7M4qtrsfFJsBt>D60)wL?O6 zV-@qfxe#Xpe53%7klexH@&3`$fa3tB?xC^qQCn}i;i#oTLc>qEoPGt{LLel2sYMke znO_=KR;!MJr%G$twDG6XKP`5dqhL9xs}DHe?rx^M0-2B zi5HveYs_>*_r#k`y3^eQr0%>X>B>SNrjW^fgXM9-uD>ppI32RZ`DK4ihr~2b-VCSo z6f4V;lL$+j#cG4Ev97VIjXrp^?bBugl;x$FRJag#{!F_G7_=7*W(%dcy9u$PJatUs zL$*6v3@fP*je_XOVV$o@2$6KShKC;@5THgHxa;d;P?91Q?tWfa*`N_@7G_>X9UNE| z$w6+iDPenFlsWM`WGO;6JR4lOK3zv)Eg}nRYZ)y5%Tr4cI9a4q)(RWWGh2 zINtNq+otK~=1Bg}cLhkM=$@3wHpHFI@8TNaBPbDXKO@2#7Xsu7iJo~Bd7m!_oVb^R zt277tI}@Y)ozKk~K&tXG_E%68MBNB=%e0jp%7_vsam>ntbmq14`tz4`K^CkG@YDLt z4eE*m`$!*kTj+6*q4Xh6PrvETxDIzfX^(DVC54@ifDf!IE*#`TO5OsNl|kMDhIsZH zC{8vV36Lc8Gwt~|tPan}5KS^Erk$uuG8SEOt9n^lca$y=tM}A zowHbFh_mOIo3A41aSpjg$1ADj6vm%&0S^-+ic=T8Hxlc+qE4WTQHj!0bzirzc9j{L z`Q}(;Hg^Wv~%k9o~-%(OcGYL|DY7Mpd4I9!-n^NxTQw*SlP)#fH&6KMwsC1Plz$sMoAXr?7J^(@G1{6;ODuX$#b|-D9@+WY&r%RR0BtU+qI3nONCT728 z^@oAUsLFJPTi`X#PAT&T(#INlN(B3b+JUT_*#V)Ah05FJ0-6=|+zguKCs%~p+4~f~ zQ;UG@b9BWXDHqJ5;~s?Y>^>&d&lYrrzQmWE51Mavx0emR83unT>aVobiWgHkz|j!` ziS`mEaOOr0YKxeT;=_mkOYj#q7swt4%BQQV;8l5!9Qh`Ns~#b1KwBmmhk}#ok^EWw z${?4Q{^MtjV_&wHG52kMF)xZTCNfq5?f_d9BLI*f(t3E?GX8a!7e>A$wpL zx$9oD`C!`bqe~u{wYktZM((i!wgAPjQ9QgmKebh++_et@E~WsE*uUk2{A%NC$-RQ^ zxP)$cXY!(X>z%>2?fCRgtF(Z?Y5}uUMuUtsQ>)m2P>1L?)0uqSY6U%B1K&Y1fnZ*u zL&Gq}f_l*DZGXC>K!b7(T_a}{coSvhM$3czXsQ2QbkoPif*Fu_u%k^+*o3rK&!)FO zG2g0msWHyXcmUKJ@e552t(h~z2)$Vwe<`$#Tw%!$fHdV9M{9(7-|cz*%|q1zqLdH;^wU zX~;C8@$}_2^9_@O@w|9zxAfn>dR2$k@1bpNsd}l?`;4>_8gh^oQ3mC|H*abNl3!j> zRF;?KtWmZKhU%F&gh#$JRv(k2=~DU#OO!z&&`CgkB_+pjjI9~!>e9w~?fRv;p^eo| zY<2!^6b90=dktrJ6dgqy)0Dhc=KB8wHBJ9TJ<`(9F#rF;rvDWDdv5wKbn(B!j12$2mw$27baekC zH$D2rO``-nx`0y`hRN)R?eOpl)6)o3xXPsb6Pq6L2eQ)2`fMtn13D73eS5vFU&C?? zvQZwfvN?&=kvY^k(`%A=Tmo_cPtu{NlX;(_d=~j=HDgCMFm-cZOSI+;KQw8l8o4}P zwFrT^zgv+iyecN?9N_BHX)7wkUe$Bu+BkexY6`TGQK()n;!2mxm^^>WZx57J<-~ru zb5X{cEFSLc8q|Xx8LBN1Wxn5LYSaimcLwWkDPb~g-?R#)dHD1&Q#7|_bK+i2&S4WM zEm=tG6I@!)d@tWS))EW+z|vd% zD@5~U{DYn5opZq8=#myD@B%;f=}_E$Ax_>1bkjWY>6LOyET7St*QkR zKaf6{UiHorKLl^?n6K*oY|hFF`HGbCf&dZn3Ujer#@@Ac`OJ+ReFd@5*x+6wj{GnY zv2MEgO4roOd3E?ya)G7C)?%wNl+tg4IdJvJl~RaWzW0d!tOL3JcTI-z-}UJ)+WCKA zp#R^S$lrp{OsxL}g#H6A{|j3F3k?1PF#mz0|GE9ow*P>C|Iw`eK}dfU0{=q?|DlKf zB8b0;;J*rft^c8?|IpI^D){FFe@$O8f95RzAfo?+Wd7IwKLqoiWB!@{xqv@3^S=n? zf1TscasMoT#ep+2{Y7N|BjzjqFIxHQ9Dl`r?fbL;Px*gQ&40H4S^n$h{z+0ZGBW-Z z^C#}l_5VHD{MSqCzmUx=f13V(eHk$Q`^Wp|%YfyNXN2tEybu0^Y-VL;V)!y*_!9Y3uo6~wwH-;swO~bCD0>Z+IYo2+dK)1u&%4)d(6Y5 z2O2u@kC%;(cdNk5ExN@2G+lKzSWuqcDZ(P8ow zj&i2o5d+MvMz{1HG=+u1(PV~yaP2UNG{E`zwzE@o7+9@!^F8WGiUjK>{KX9GsRsL+ z8DPeX4JmTq;}}j13wFiwI+-`}u6gwqR`);K=|+vu;SKMj78p2X#Kn_a|L$U*E*(h zALU`XvzOJYmbDgxuKlykwZ`Jc!q(H&iO7g^i*m}ygMtCzX3yT2meR%f3XNLV`4KWT z1A*rogM31<{2e^pOW0J_n(; zL32Bb{82?)d~#&<^|Y~jGW?B2@jJb>-e-#X@faQAvXY`Bx3PT$3p|((xFI8xX@oY3 zkauiwTvHUy{QH=|TD{s5qxCK9r7+~qkKhBGs8 z;zGhIR1xFR`{i(v8W*y}NR*t{IVrW->9QIc*xl@u{c~smUS&i+M*W zBDBJMK^{Be&&S8_wL~bkNvQ6zleP23S6Fiy2bi<7S~6n>BjCj_J9i-7$HJHCo$)&|q%H8XAisD5%w&g%jNsbKD3wo-kC8;o zQyit-3=!n`VvS=9j35J#X+aXvUDJ(qnXc!!N@r>|^OM&AY9{gvHfoCbhA-B4`)%E$7pEk{^6 z2ZxUf(~DUr+FI0lHXQF*3lSwmTBU5Y`yXB6i*eH{GU{k!MTXy|R0$-EQuhmBJ`jEut4HV48kO1vLtHW=Dsp@RdcFbnBr+HFUiD zA>k<5k(rq9cSD}$VVt&9dRj4DIq|tPV1*%B`l`R2;z_dOOCVym#r<{%I#R|0o`9oH zkVfq6WsY7DqN>frNMLWjp+RkJuGGm9rgen^pa@+Nt3=2y9ewO@rx)4?~5>og|d`85>j6wAzAP zk`)uvTBPRCSS110Aafaqa5U1oA`3eTj)LeI-`nN60pYsDXZs_8!o4JQ*wU*-Gx)kj$laE{*o2ADLZET>XoSmavbD8uw^|q&F5VQ0!Hh+EV6^l7^m;Diqnvg3mninh# zXKI3gM=HMYk_SoC--ITp-Q<+`EjNE`8r0dSnP5ELUVa2)xC>V(Zg0qL1}!h2z(g*5 zpaS(bVccw;ZD=|fdK2UX8z0H>582Ef5) zu=&LjJ)Oeqxu`j!5NVXYw4)SXvSEMkeidIN~lMlgXSUgXl}&vAS+8KLYHwa zNc9)Frl`n8W=-ORv=R1cw!11wuRysoVwHRiRhH>A< zLGisic)AHa{>rro`!VXV;#EL2WFbiH$k2F+w?M)%N86 zQ)?VP+nM;2;uB-9TXu=8atvgMf)O<$g|vk*jB$CnxHu(+aCrg4tde{%-r&sE09B42 zDn*0JPeE?(d}gnw$5~-WT)9ofrJmxdOcjl#+8X784nN3e5dp2nv%Z~8NzKn=>b8y( z9rW{T{P416p&L~+3XSSx81|`t@t1l_nk9B8=SSoH{CG$9TY+!G`uN&j$kS*PA|)0_ z*5*`nC98}y^LxhNCu7s=LRjVAA+~c;N1$&q%OrPz3#vBU+*j_cV{w-P-qL_mM-_3@ z;`NH~HTr-(dt6pk;R5iG)@bwGMRm5}p4uieYe^Q2pJ+JQ_Y*lbhuUmw_{{TO#d^DJ z&w+_gUYu_`A5oY2%$AF8K?qgUuCwb|ee|C1PmLkRnr(yBYY_HS6+O&Hw&A1Ub~3=n zhPB<%DKRnm<4k%o;{$i`;TV8fGp8rh2)UY5cCMUP1tsRbG0W!-7OONIY95M|fx>4h z!^=Y@<^43w+Caz3$ftMiaFo<8y5sHZ3NtN?`d>JbY^A@?++eM zi5p1{n@F=I8DXjfYEw$A{9KmG4>zMeES<&n3Wx)WKI7^UUZW@3f|_L@Q&;YyC6crI zGXO9eR9uJ7WXo})CvwC2>uIZ0EEZ)b=)|+Tafgk0ann9;g5{X>hgS}OO=O1b==55N zDX~4ooXWN{;~o|E+MeMhSr|3ML34)`S9T%Pw}c;0se92=n4+%5mwa=Nt7<0(Nwqv! zT{yReTotnj6VPHM`Y292};GCl~3{w67(VIE;3S>!HO}v8_=szbRetBFSHq|+^#4rnismw z#W?$s?@95oWpa%gh>=YmqC`9c1(xBfK{m6o)Cd^8m8yMYUB&BAiWhTX>rY80mURx@m zWsL&_Ve_ldcp>rC4Etjl+jTEp6ZH0=g!mKJ)D^_W!*L{IGqgRtz0|)Z+N&=X9b4KP z{`71=IXRp}St(DoF1WDLr~8=iJch*HG_U~Sx|ZC*w?G@n8AQ+__1`PKy}hvo^2pvO znoSXJKJM>V*Rj+QDgMoT5@CsaG>oTNNnQ1G52^*+-ckv`induJag8S_U|^)AKQ&$I zb^Ny&w}A1Lik(rKaRq6AbgfD!+|W3=42;pV`SfuT?3?jkhuDc@RO^c>cFW}zC!A9i z{)hIPP#^-eJ9XTu@J1@D>(lg;-5PNp%Tbh)I!5zp8uLZ7vn2A2P6I;N%5EjLGYRu< zx0^j%&&A<>?JYZ71|+|H9Byi(se~Yh$=zBCzY2;ma`IDS0CvLz zx)%nJ@Kt$&YnJ?9{4{DT5%PG|MT{3sg?r5(2A6TZPhT$7OYelWvwtWB0hb$JVJ2unD%sRm`Q%!fWq((K z>SVbFc%)%ruhP#X@R?8=)n7 z*oR2&0#>_5IMB32o*{7p11sJPpScYA6#yoxS=xhf(W!%Y&<)-yuM8Mar4>*g4Ynz# zgXt;Bk=^6k1UFG+4X!*Sh$tB#UZe5VaS9GEvS#~fTRH9}r#9?S)Pq_Ts#VgHQWfkp zeZ+W&UZCeL9{?7N#uLCgG(T5L15?WQPFChqpXxzY7Qj0mrJxMLn7Ub7g|)G0SZWPU zv3RV&f(Y)wgebY|S$ZnHZLgfxA|3!$#poa%K(B3d(ph9pG?$ma0OIsRuN(cHYx*$6 zh2P5A+=-wG9~L3WO(}R@fxNVD!PA~5u6@e)Fk&wh&pv(5Osu1_>GkSTFXkL56-$D(&Bgi z?mGuA{TJKYzZWNiHN6N9c($!6yiw0EqJHFd{7!NWQ=A}f_$})}`{}RMHh>WJoVzWZ zOB~ukQ#0Nz&7w*r3GBP!&2k(P%H_q-gzrC=y}pyrhG)x}EJpG(^H&_ghi$kU%T5%q zZ#JfGe8N{M&4KTkC=#x7*kM1~Gh<@bmnNoZ=g@jSB!Kk*>^V-NLNz`_Y~-Bh5L}z+ zP{9`rQBKK$g$D7q!I1O>=FqQS`HseRZy|w%d}-^DuJ}1L%TN+2k0NS9wQ>7srHXoJ zvB099X=hGV*|`z>zQxUl2MQ5Q(I-GZzjK|y^=4j0{f1}50t>1ve1;6dM=7F4DpH1h zwr2UsH(zyh{Y+z1rntn;CHm@b5IGKXcrDm7gpPjQH#K5hM+X}gQC_=DL`+Q1X=>KC zlpZez2Y{0-GiyC=W<cx;1DSiVu_wH^Qc4NtKZ|ZH{Cm*^!m^yy#K@BBO}e ze=WdK;7BhX2dg_m7*(g`oZ@pJv3I{imH*s z^}~Fyf z&Y?`ZJv-$|CGY1=6@nfpqhRu-zBvFBCf0&l=gKL{sCI=W7o!~7JxZ>;x8FDrC-Ix9 zL}l-7{%t5y9HKf)noNTq(OmkWd605l$1_IUe1R-}NumA#{uxHAX9st$`9>__J*^pH zmfWq5Vp{SE;~3t}wp7jT@G^Mr1qE+ji?T;=$p(sTQKddbuDREbr5};q zZ0;)cI`(&kvE$o48oLUQ;`wN`=U(MPyJ&id>P_5ux7Fdg;Tb0vFyogk*FdjM6$l>A zzz#LHy5bpGNcFZm21rL0&2JPMAs>pGi2}B0e!+vv95RZdqKUoGdrrAQk}sOjAx_v_ z86>{gTF0OHP-;9lo=bkGEL534hM?WWkb}`%hH&oUfR&~6-A8^2<8!6K7EX#LsV%rn?KT<6Pyg;lYH+?#fQlV_(T_qkiz zLwK<$QLcGiJh5Jo#s)&m?$>>6R&uX?w%&K12Vuj%APbTW#Jl3H&(Vdcqi?@%Q!MP6 z&o5`z${8ipuEf_0zfx)ux80cWIHP)eoG5{9H)j#}CrvB`EccnXyor}&_dij@NFh9@ zWE!naUU8dCfO4BsB1C4nzWjW=E7r=~0hS7oI%jowix=by=#k1!AjXye9l)OZ^mh9$ zw{-iyyLo6%d@9A|5zD-zceU3_%m{*LD~}s$tGXS@O$Hjpsfv%mAsC5;KT3YNO6r*~G{HgU4-oKi? z@Pgy3gH_Ld*39?`y%0x+WF=8u0G+a9c~DA-QUVTvD)qoN1DoIC3>F zAg21TVUBFs%GzzZ=n0XiS5qqK4K~|14dyxe0~PycKr%ZnKW&J$zLb9}w=GA{xv2)8 zKOZA+QN60SK!Ly-UhJlp_T=T_>a!lvtzptpx55E?z8T@Fye~hL zc~VOH0DGXipleOS+_*jMwn4v$d&qgb$y0+logcU4hGne?Gc^=|otHaiw^~$1&^LgW zpBb99ciuafI?`4@AUCMI+MTn$J0*)mrJ#)KkBDC_Th*Yyvih=jL%-J&Xi-(I0Hx9D z?1c~T>|)_t`MYiv*oGjb*;^ahX{o3TmT^@V^G!dR%M5Ae=S6MoZvY51D*1f)P)?xo zS~{(}Zhd2*x{xk;O%HXeF6Fz%#gWqn2bkSSQ8%_1$gQSx70{yvk2a zL~8gXV2oYIXyjzS>wW6AlM$J8Ly zD0H0RQb@p%@k82A^M?|=oYKvJx4ZWzz}Wn`<=+WI|1zIuqGhD{x0L$7^_~{|f0k1J zVJ!VGL6wQ+AEvJVw+}Tv4bzvOG|hh%RKF~$|F=%mUx9z;M9uO?GWo9}%71sFrek6L z8wKS*izXT|qn3U&umX=C;MB7Mee5O#{`?{_%6Hi_p5E0Uro||u$v|FOZs`rO$iL~w z+IyeaOk2zf^CC3Id)%t*<3&-Flg6!o1B%PW5ajdPx|Lpy8x@G`wY_(!CbKhA8HnUC zFRGO+tesdylrTrc*kHG29&|dl~aY~)cqk6d?LXTKoZRP!l z!prwj15lz`vWLtauF7*cIo!J9xSq7k*(;C(O&hE#Xza9p>FrCCFac!_TGnyE=t;4p+9oz4d7)10+|%%<$ncJa6*FuXN7v3UDwNvdTZpQd_rS`3cno%of z7DO`<_7kjm$sCvd(Ql+3q%bmEVjw8YKCGfXJ@}pcs2g-Ko3uo|OFYGT_LwGg? zj*C!R7r$PO9V_ggC-+{1rn&qYsI3a>WS+idzjA1z9oCHoyi1BsP2@^ISx9cOpnMXo zEZSgDCilm}P?`TG-+hEg)HJ?)J484Bgg&Rj_yP0rg`|&L1kD0{9(plvtzN;m0mwLG z#!f*E{_^2sfyn|y?V$k$cp`iQ_Jry5UA@9{2k8K>?4i`Y0tD?=+A`Z?WZ6@X%S`eF z)rwX{C4pQSSTfQjL(h<+i_Wq#x{$nY&fBUWIBpHEbEpSFl{s=NtEL~q7*SS_7#jW+ z&6=RjZjhafrk$-H-TV^^EgCTF1pB>Ig!`rV^aCc&leH^PG68CmxIaQ4{#ImU<9HGz zMXeYMcTqY+GcEIhzKa1X-&I~Zo3eywc~Ml#5o8%FKyw?fbATb9H7k51zBv=k09KCN zRUj9`eE}Pk;2lw?{}c)NZlTody733it{%9DP~B|Nl;y#3x*{njC5#zzk?1V_{m(Tk zY9&Dv)$Bs@-c8RMGxfbRUtzIx|O9hD_#?n6{mHhnJM?zu86Z`7dD*6$)aZ0P$u}iqbO=$mAs_TqeHA$` zUvbkqBkn}0HoaumEPDjR5^zPg#@^ujPEds%B&6ci_TaO7;wMG0_@ZFjWix4G^?ssu zs)h8rdzO7k2m0DM$8kmL-oj%J?=)M^z1nQz{Id+4rm&ZYMzTc{o##WW*VmA}5YPeyV=E-RZ=*R)+l8LGxjLVxD-5YRmt(IW zB4fyFa)7GO$vhlw?~ut6|C7lTeh~}u2N7kKxghsHNIYqY) zskt8W4LxSDk+GK4q(~|W`kgtIK}vssu1FU7Oi|3qjbtSM4jfu$Fu~DNA3;RXbRR+a z;N8Q_v@KU5y1jbZwAh9+2i;Gw+}&SSbB_GFrp6@jU{-_Tdv>?1>pA$UTvj(lN6W#W zDd9qTMtF6SOBe5VWr`yQb$BhvVXmH%^pIA#X$Sx;kCtp$g?cKKm4(N_Dhx<%Om5%V zTZ(3BDRWW#!&onKEK|T4p)|7d#ezju#DqA^5-Hmb4*pMb&jMCc_PxP)MBXyqcQ7f` zz2}^J&bdd0Ubj-{MVchZE$Q}9w(V+_1bH%z4ktLckLCi>G`hg$IGnhrWks;?q65-mH5}X z>Ba$rys6xC6P@A>P8gs3eOg}O2#XDW$DMp3os(WyS2w_8zyFMyDJH8L4zEbtvg+Kr z9J)jG&VA#$$3FTcu&0w_S-0+A7ut`=yuSJMnMC6XGH6SIyyEvZFZNuti1psAc-uyG zf6~j2PhDegEKYT>X>YW6QLSfMiA4t|qsuMVbbBOOPNeuuY*npV)XUJf^`I`Pmb0r9 z{$v)-?3XhntE+Pk{q3{y+oqZut==_$0IAwZb?TETGWET+IZd`?uri?E52CGiCJz3} z?NNH{SrAHhE5%eJ&zWm?xDMzX;W+%Ki}I-bPI{(o0$QK{r>vx^aeACIb3;m1!sIPo zv0g62*B;vA8`|bzk0q(6tqPwuZeN|+_2&|csXIFbu3LL7dC`PF->#@`|F*Zc&4dAa zEai`Su1nupzw1%{m5VD%^Tw?Dt=p6n%+ym$mD{%4o?ac*zqamRt?iXf!Mi)$>auao z{5Hg|OB6d!9eCFAVNS~1_1({HEem!3{-)cN0ZuzJqStgN*iz?AEua@WHEuh3WvtRa z-M2n=`X1TeZ?CU7b*F0o)6wUx7mu#Ab(teSeDm)^1&bd^V>U+(Xt-!_{Oj3yr_XI3 zv#i2?+Np?FdlMe@?-f~-G}*ei&^)Rv>-J;kY)4!D*jL5w#}rBJ0vhvu2e-OZI4Y`m zNME0T2VRn^eWuTf`(@LHJl}UcQ@?-KDzBGa7#vjBa3=xY!pd*|%%=!H)w{VsrfG{I z0|zT;PBURXcZZ=37Zy(lQ-ruh2Tu=GYQkXNX)G8VVqijGIBY3|lL{D|;zz+BVql6P zc&D+Dywg~4IGm-q7?=%Hcrh@eyQ>fB2oH4WD_0A53lW+wp|3*~5*Od^Ob1 z({m9u?4IYPyb%^xk?K79?eKV%@7`=vW5pF$SJdf`*sZYWt&&dh@soXVf`pg!sm$hp(zq{j4 z`0yUP^k0m*+(y*SFU4Sw;ob)okSR`g@H`_{Y19*8#H-}24T==9gd z@zIrf^1c3gD{XC8#!YGSr-Z`EiTf${v`j~bBhL0m?6aJ2VXUowHk&;<(<4TVqe=VIpH$2eAW!BX81*v1U_%{5Jxz&B?&6_{noN;vJ^)*{l z-8xmYHSWf1Oy7lH?wK=9Y<(Bv}@D$9KWcSu+gsvMTS|^oa7QKTzdV;Z-}nCa%aXdxipQAGgJ$@L*!La?8N< zd*{<@e-9k`_wmKI*RJh3aK2AfY3$4EHT~b0_v#<-lDn>K->Y%KQ}>pPTdh#N{JlQ+uLh{3fvSVcZ>pO*O)}M4Ni|%jw{77+V`OBf@V_&pAkUU{= zqQ$nX!X4MB36IC!d|hWYEbm}qpr`+=vl|b0sjbX2@!Ig@jt3sBxVGi&sEz%9CLTIe z(Pz%cDu?_NP*mkpQFJ@+N$i611Mf5I?=J2e?R|*sHBvdcp>Sb-<>T5XByod^4_+v@nZZ&792UbBqix814BNf|P8)tf>3M?2g*;^P|RT4DUh zyWut4%uZgpQnJbQcK!Uk_#d~F*4rs>DD_{~FfON`@2HKxy*|;>W8m_ArW-_%?YQ0Cr+s{!%VVc|_7V5!@k*I`E{xnXw%YOAYgSfv8%`L^i7r|*O}TZ5ugk?F z3YW_d$h3Ih(-2s^Y@QDlmv$*B>;Cre>N5W#_u`3dH_X}EZSJW|e8;P+ z2MzKj4PSILZGTy=n5^Bm!Y9G4)Ym`L!Y}Ec{K4mI_Rh~PK50F4R!Mq;-_CB`Q_PY# zP4t<4r1bIB;E11(4cmEFllQR}&H z=rwst;o1L`Cht)iaBI?~ z!*QFh82bmjpo-6}x?Qt5FLA@ZfW(Z0i4V@cvN>CO!m(e^^WCEjuM_EJGw#g$%XIYH zo64gPPP#RUCEuA9)h;~l7HK?Y3L~q0K%Ql>tE`f|$y) ze&rGA(HrZ{x{XaPu!y^Wdro_k5o=<%l-?W@H9q0pM0?5%I8Q%+*cxx8j4gU!sW@mFwyz)KUf4Rz272Gq9v^ zk5Oh9f73H>E0%Xkc!=g25}E63=I^mT9}Z=@0%OzG|50rD*NzW1@pPdKwB>A z86T<&b@L60upa9;E6l`I5fG{L4L6zO2#fH|hd~kvE;7L+Qke*6(C8!%A+p354i2= zcWYe6%NDJ-_6Wq%zFmHyv10}m*mlh5ccW|j##SbdtZ_&V|J}my8w=*@cZZc-+iW#I z@TOzd-9HYUxO>}X&(bGJ-<90U`6fYLNgps-Nz2U7N$$H;_KHeNG?dMs5|h)|r)+4J zefwc~r|*aTIx5?+D0B5W=Y3fYxA#36lD54hc2&EIU5~4cDA|-<$J3S>x{sT9>c*5~ zN36o%&oaYSzYLkY^^|PjFy_RZJO9uL(oi1S?k>utv+4QGZnG$wvCeebn5En{B> z&uPXQASC&)@4T6p2H^BGOx$#8+Gi=h*+A&S0cvaz#Qtg~_|Zwsu{z`hKbS--GbhL3 zbV6>IJVaF}ii7>~gosgplAPMy|2I;Bb+;j0SO!qd}c&&A$<360^TKH z>w)vm!lfb&iWClA;|K;QDT0ebC#52|xXST%C!MEIK0Eq^aNgXfJ==g#YAvvZYYtIV-L!}>kk?@ zdKH4b(L*&;QW0G0BJd^!TeVe&NgzfyJD^iWb7NDu;%_a zaDS}4wU3+BQa@|3&VVm=_6Lf_l{Ho^Qn4>stT21#%ta$t>_XZ|HTo@dO9s)rN}POJEC78vGDR4-)6}#xPy_x4n`rn_(CO1 zu_KX|89-*`%O#c_DYb~DzhKGILdjxqigc4`twSSWgvBsOCBhlGFtT#PJ31s6pzIBA zm}Z}=ZHOx?5xWPflnQgXtz0gV5D=T;w(tX4F%o`Ju&7H}tN+3?n&3X8=M>;kP==Nw z7{m=QJ5YJCptg>ZL7ov@&RU=q7SaEIAJWUcGlPnh#swFEN zoiT~lh{u^J*<|5dXsxzzcBq7KUE72a7l?b1j1*CbB!Hxiq=dMHd-fSfndJgWMk7Ix zGAjvG2BgGti=>ITRoBVlB8jQ%AqAR2b!+3J=Tb05Dby#mZITw>4nH9+4w;h{CLF|2 zKl`{HswKj9ZX}gY*~h<@Ofy`;%#Ow>feEmR)^vV$^1-oXOwCM3F9}6o!jxe8u~^F)?urAjoO^qA-{QZCe%(r$K0S}YC8i;n_&5>2c0}vaa zf3C!I#vC@Mqn1(Alr%z5tdr!?6E|gfK&ot-2W58920+Ka84+G0HeM950~|!GfZ-}) zGYPJclVaQOTt%F|MH~|%HhyPDQMJRlds50EkHgAREP{ zr}V^V&w!<$DljyJi(y4M=_Kf z$c9QJLyfgWIyYS5uLmhhjMjsy)c-&kBteS&MJx=Xq*7Q^XP=2eI2gJ?$yW650}Pj; zUc1y53SJfU^sGHx-cCb;WUmmLGa2F7^6!c249FH#KUnyKr=>>un%5{M`6e% z@Y|p$?E#L|80H(tm zw1Kix+Vug=6k0~mhQSEP;6mG=!957uU_ev?JV+40DuA#)3N$Q$F*2EsE&+z#Kj6^< zZ3uk{&@2<$5VT7mpRHXMvMD+=BN$rU;^WB(UB5v|&?=4qPb%~qFgIYALwI-q6Uq-< z4g=nmUmpbqD3B?_qlJ86QnW9hUlx->BrSx2D;D%O36f|K_zz!iXufKY;1Tg_M9ogk?bpLf%MBrXwpvicT9cU{6?| zj6f@aeEMXx(3fDOjM33KC1Fq;!z&9gv{J~2!K%Bk4OkIt1`kFlVOav#p^qYP9obWa zRM@vLil9;2kxvWwHK9x)0i`;ZXnp literal 0 HcmV?d00001 diff --git a/docs/Quick_Start_Guide_for_WPA3.pdf b/docs/Quick_Start_Guide_for_WPA3.pdf new file mode 100644 index 0000000000000000000000000000000000000000..2c25c7af2b72f8bad73255df15f7bbc424077182 GIT binary patch literal 81654 zcmeFaQ;@AqgKk^3%C_xQwr$(CZQHhMm2KO$ZQJ%b-`~-@{~fVA>8;qi$woh+(IUx~hdKxB3l7Yg3&VlBE97qOyI(%CL3rH?5S}9{2QztWg#(!oMXhqDe zoQxf4MXdCljD?I1ZHFc;G{kE*MiIJubo(9v5;{Ee8vylkl`zn5 z^>*~Y23{x}9C|OTt?##+JYCLi{v(%8(q4@UJ2OR1@mnD+MXBW{OS!5>;X!?7`$18# zEw_oU{0atDb-t_|K*LCnM+j8f8=P&AyZW|{3zvIjf?L%zk7H3fWo^TNb>E$QV*3Km z9avP?R{$YG^0w_s_*5sB1IOO=`S5+%EaMJ+Ly93MnIDm*lIW>ZP{7UCU$6UA+uOCd zN|*(9CMHQxj}Ob0^#dc;N9MGJ5zhUvb z$$KfQF!zR2-G{o|P&$whDcgc!MOEo7X5Wlt^O^R3L2(@?7I@YlbBH=r1wF1SX3-y8 zS*CZFNq%D*-njdiT-tA9V(DLn*SRuL8(MY+V5;=6SW3p7jU^=4p{Q%_Hn6-bvb1Pq zYQ9ub?x}^5MKP*y3XR8v}}RR8SW9+ed&?YW-fg8S9wt zFE#=L>f}OEK%h=_!!g(LrI%{@!B+Fu*xO{Yi6*dCqo>IR&Q$8gvm>A%POhoJ2q}%$ zm#p+>^!!^*sQ;htQcO+~>bh{^x+|V`%4MZaVj1=d<@KZ|w!h!vEO&LBtvCCxZNokr0(?0oPA>Z)h zGi3q4!7cWT9cG$JF2v0a2SNe7hhdwJKFc?pe2i z)}TmjCt3BKRg@CZuC$KQ&T5MsUEs<}sShyM`>{K7J9|aRnB|9c)(9-gnkc4 zb_ZVwnN=?d7@^za6BF2IHHhYul(*H(oo6rHy|mus`$vGPgKM~YBSmr}>z=sLlk4Py zxyn?L^YjduKe2FMGWgkVa)8v`w(~+X+@t$iRCR1%8c!G3T?y}S>|-9SAY;h2zwsd# zK3^rU>|-B-sGY`M)&Tia&Q10^I zgxMeUIdbS1hMxW7Si`dCZCyy(=4BGsHpW@w2G@i{JEzKj*6C;Kmg{S7>}n(c*|N~B z@1CFMR*oQ4k060$mx~*9YZ=E^!bftnTOuD0KKc}<$aIhqvbU19bd8QYq0*N5wTi}< zMbd1a01qytA|_Q*IF$-n7mogRNS%L=pp>9w6RHsB`fD1|Opeu1WFEUlZ5Z3qXVbK~ zpGBF5XHDI$)zlRXzHZF?F^NFM2(CVyZ@1u(XVJ1W+}faVZ=5_rqI%6NmyPNRB~h5w zxcFC{W3Zf^$H+^C9d7ava0`Wk`(IHAH=dGsLrb|`Z~kjntfx}%l~Yj2tS}MchWfu; z4)_z^x}Ff3kSozCYj)oXM;uBrN`HxJa?AHg2TA^xrr8^h*h^8)fejIr1C;vRFxNPD z6F&>kR0>&aR~$DaxaEbz0!EN7b~p@aV+a=SL*gN3$V;KHv5-AS-BJ)ztG%Hj zq==}YW9PKWqE1HocxcTyy)C_3Eab-}^A-)%eNqT zM``||mTA2#GYwR%Y!+E)O0n;5!}_Iu^NGNL+*K}qX(>QNg4C~&GUpt{Hpa7Brvn*u za8##d5-WnAa@wNIQ4NV^?OhB{WxC!Ny6kFPN)s{NRTPG;tvCxXtP(X@1c_GuGRFz2 z9nBq{={cx?7?N9MViagpWXu7Kdw_*=7+ArvEl6BG-l(9RbbasWnL2L((Y*AfbI#v_ zBU->LNzS|fXOW~Rq%2oeNrgEXB~Hh(ccRi^E?o$UiCovS+;*~MDfHEq$Z4Du%2sy|EV zhOhcn0y7o?*MJ#G(n-r>Dww9^QnZ>jWpSV|+D)L7w!x5bC#yXLS z;H1JwAA|;7WOqq6SG!eO{Y1c09oxlZlZvNAff9hnN~F2DASIx_avK|RRRspJ(5#y` z>E&cYw{7y!W!VQvqVpqPqdS$-716aZ6NuEj+R3BgMH~125p;udF4ABb*=#0V%f2`I zDzfYLNr$jRgnWC#S@oi;TDA@Me(Ih`*$*iCq8TAbM=#QT#>b%s#@N_tzvP<3!>>Om-~-_q#$H(=2@ zHTTYY3ibl8EW!;)oc2kSDiPagK_Ra@bONd9Srp#ifT)NCnOuEW`k5m{yhI{;KU3xS zsFvd%G+9K!CwA?Wej}T<@?0QOB%ADxQ$#;`784Gow0jk4@?5t0Je8lh6{d)Z>wWsix3QH7cqTecF3NIf zrQDd$(no1J|fmX!2)C{UG` zG~-@`!!QDFXlj?-W=DU1>piw#YtBJ);MYAh3SPQ)R5X*1DNwj4eV{m5 z7)E_Vkh_w6JbD-OR!GbKo$_)%_}d1aZha#^jQ-&4>jsowCd*i?Zpdrkd#x_0hGO?v zKu>4q_wD^ct$Rv91S1eyhox|;*aw_D%~%tpv5nDx2H<~2|H{me|BA~08ZfZYvHa`n z|CnU@ccNBuw=?u%#?emS!Pv&oomNnhR>;`J+|XD-RDf0z-^s!G zU$OkZk~<3{6XbuB+#&z>=&r26o^sd<`}lxt>|1~v9y}5JjaBgReGQMmPd;)+sz4aV z3?Q&%`mx2^Jbd&1_Hni_?eYEjcDCT_S>=nPl=U}KLhg;Tr?iaq;ACd6)@P*1=iQ=b z*KPZEd5+>aRaWiiB`qXbC2;ad^Z>|5Bm>um8!DGAXDfP}RrbnskFU?9=NQB25cJ7W zE>%Y=tf;O;^Lfx32^3R?$_KuB*V)tMr~@1BSKWn~E1S$Y_qf9dDnTZCDS;C>w{dhId_t__30&WUpiKmVl9#nh0gib0z-u8Ap{mcoUDfxO(t z#cuwt4H#T#hR!v&CB>C-T59>MdzrGSIhs-XXZ|!5Bt!5S#$i}*g9tleUgTjkF*$@IGpz7ku~u;A08e+z<~|GzIAOlI z{y`Oh_bh4@POk&iaDIIz5;~Wm%n-yP7**|5`P2XaEb#h#k>jf@U8v;b>T{+zVJQW{ zo!p>c_ea+QgcO<>HaGc=o|%zBFwF{8xhCSGfb~!ePUV}%2&BFnrxvn88jV$$EMw zgtEfd@ZgAC_Kdlk0QaahkaXUh9t-Qbajtu73i|Ko4u&@3^V;;g%|blPWeBdUdi2Zg zggOK>#?@PFN!12nU6OUW)TuQ-_9|=~X^bxz-~~+SK?Wlr10w`?na9qKKPMf8WqXg+ zY~HgN^iu5FcU%5TUJF5+Q8yd!TU7RoFbYw``KeE!6{npp2auR8nR$FU+Vp*-@XlB| z=b69#GrF+kPr#_R?_RAv%Xu=FdkK-A3+|k-@_#jXmca;Txp`tPM_(VXgfA%%K2&m` zKLOR26J10=mC9-FW)c7srrvtKt5=w7^$w+3EJ|p^K84a*B*4B_6>iHV-dH(S({Tf%k`bu7b2P6tA@=yE>U*)*ie;8JmW`hb6dp|Q8 zSBFwB@VYM3)^!GS?mwI3%NdXi4W%-W%x+KPt##~4Fjjre<&|9Eu@moD1BwlCFb&kG z7jtI{Q^CQpA685UEiI#xlv^1Wo+~eXA&(M3BY^aY_|Vx<8#$P9YilWM(Bm|!Dr}dJ zul6Q*6I@Kqo-#sMoCvXD*+7a1lqB3?c`wsD%x?kLhLg|XQj-sYo_nI|E8tc-Izr9J zWxRdDvxpF_3Lkb&eSd`Mw0lA-9Snv@a@*7#DJf`iv5k#FVvVGEgK-U~p8714E^^+Y z%K8SmM~R?Tw=C!;e_6cq8X?+8LbKLQJ|W{FdrupqSt9*pNlr$}o)1=Zj$hf8T^b@f zT3kzHpLn5wdZUzSXXlZR2J?K$|Fs60l!No3Ecz%#Pc1=DK=XW?)k}qhc5K_pkSF-J zV8YJ$K~A}bEtA84j#mwY%<%U4*F&_A)(K@y8KB1*R$F5FN;nUaTGF{a>Mh}^?zRIL z@tA-pg5=CB49E=<>1WO))^a91O*L|LVJS$&34&_EyPlLHvXi#t8ody;++lqa9H#Z5 zM`^}QwKto8@`3xpcf*V`uFR_J(tFyyG!9V#PtYZ6Ao-ZcAIR;(@>Ge{n#z71dA73c zcK89ly-OoFMdZ0Ss$f#Fn8^2v^sv!afN#erZ{OuCxYtR?ogx5Al%7aKL!Y6*s&aJDnu z&4dTS5V@e8m{kmyHzjeAZ;)4PN8)0^+aJpp?dllYl#{Xdv(Gn&v7lrY zfA0{N|KbkDc2(vQX{gBD&XA&yWu+XH^QjGmev6pVQfJOSQ*o#1E~SYf<-K;rE2eJ& zwWspzP%^B!IDbW>RE2aWEu~hHFhh!fR_Ua+x|q#$3%40GKj+5J`$^J_p5mmLYZq}X{VKI#SB9+6_Jb)LZ-_1d0Um5e?a4r^Ulx8e1& z(bnDCEh!COW#;}kClo$f(GbhxQ<}UOHRNuyPGjBLJO*Dbkwgcn4V5!Ye8*LJy-I|0}3mXp!@YYt5yjk;`VDmY}u( zl0~B>v_sLwnMZ#MU=!Yb%~VVYd+pt0FqmzMgAiB=Es{Y>x~)4o!rfEY{(=|!8Mo>` zqe*`XlzlnFRdzY~lu|=HqE0JK3{T$`E|BFcp~P+TnB+Z^O*2CjDEPoD2s(0Q*WiVl zmF;Wcp)m7&aaKLHe(IHf$;$0Gl(54Zul{k5el+1$EF893?TN)Rk)-r+@|@m>@%w!r z=Ivmr*k{gue`@1s+4I}UpKQOKs}Zzvm<+2~Im<^`U&(kf6v**qVSxxx{` zNmG*kx#?!+BnOVn%Rh5r2d=^l-quc%{l?}N*dvr@zV3QNi8aYM*3Q5W=uLomhW-pv zRhnB2r~RY$1Wqt`SeggA>sK+Tz9Od{d**(~Ci5sAMSK6EZB#V#ixoG2sxsRkGaYMB z>37#Mk{ugsx`u2uK}k6`&tL9)crs^0A`3j~Mq7arYDoF>O7h@^6Q&WG$Kfa7WzEG@ zA0GA?bdb=Y*Wl*YTJ<^+82@u_5+wMl&_{{E8V>zUyZj2)A?@F@nJ8!j9y$}ZFL6l(K=3d)Ly*{NEH^e88N&Xkff6 zot@Mi^@2LOxE5!hY&Jhxf_Q9|j_W zU_rm*a}9tgpjc zf6uMT-*zjnEQA_zyVTNA-@TBs#068&d3y7u~N?!>8{$CqZemo|J6-ZWp9=B^0JA ze_hUQ`>>rL-YnrD4*?n425ns9DywHMPP2SkE!Z34kG&c1VshZJZ5>=R=h2=HH~1Vn zQ$OM-DVM=QiY0D)*aXrW{pWZW5^`c`l@_=gF7tB=J0Qugr=SB()%PX`XYsR1Je4&k z_m9P7Cj#bsR&7_?#o|Tart@XsCOq57ced+{nangfF0I?G3wFSrT-YKFi848oyX3QY zH`Xy*fqggU0oD?yDYEAv>D9l8`U@eob%&B2Zkjma84hn121+BS(b-Hc8d&q2@8RGS zzFQJ;tL_zp>~*#>HMb-c)49!97bMoKpBCeVAQs~kqM8SZyBR#iPf{2idSHr`wC5g_ z>PW(WFH;4;3~n+{U34wN+IeC<+wajGypgd~4Hjoau{Ig-q)iirZSY#*x1!Xuwrt7L z>hBeR(S~Fao;sk2C|F+v-H-5E*&Xc9U5&_BMz_D7KCa?g1yPY}rok84GtTl%Lcbw< z??^bFJv@p5we}#?wb|%H{?t<>KUCM(;9`NZ7!y5Te5*B3tSdn8h*geOUUJWc+J=)c z(07bgy&on+Xrh4A7j0PReKQwo>RF^@kdbwZ6;==)G;5X`tcwcqU1472@1H2~<6m6u z)ku*X%>4cP@`lFL0IBfbEPI*%y}}jb$ETxVhQ!Cmr#007kKsRS&HuF$X8rf?{*x`S z{WJ6b#g?u#Bx4U)5W8P$X5IasYa`&|{q%cnI)DySq=7uq51YkN`-}pmVBbE}$eq49RQ3->-ZZnaJH+JQHW!8Ra4;4%An)dPMgKS&|j9Z0XDZs4Ys&l>f5SZ?G7Z=X-(*F0IaC)D~} zf_rXk)@op3ycpSt5nY)D0^v@b92)_dUkJmrHbAB#*7U18Ty{pp3;P+)z$|soHo_q3 z00^OWvMu44DL<_#6ZcLttD9hyvX=Qqld@krIOL6)@5EA^n}XJm>k%QAfvYe%q7`f@ zNcGP;H~n_7y`>XnG7`bp5J~)F!6iq`IZcEt8Q8D2GBe1oVab)A1T(f6rmQWzNSc6p z@y9^F(j%=xIrKvic$>1WcQCe{ClgwnCJ1wYKoX1H$f=Nexvn_x4>~05K`R(CSY0iG zG?9405RkmHNj`fdWtmdWL)jkJFK=qn=RH(iq+Ma5ajmtyaI|rG2Bf=~_b6it(dWe# zuS{|4_0&Uw8J!d;LZGq8t18KROS@<`5{-2+yaeOSB-J||7)CO!Xm2Ar19k&V-OP`G ztDrQ^wi)ygYvg)_S}XMLI0IAyHtaKAtQjxQOV%0+&^uJi zB~@_?3ZAK4CR<-33P3k5iYjxJOtR2%^*mB?5Q%b@sEkwRD&|FizM|F^d4PC+E-a|& zVFrnV{v9G_Ey!q?E1SOXy^lkcUWRRe6iZCd6cPcIJE=UhdLXSf5Nhsl02<6*C>p)9 zc)8g~S@gd&IkyLxU)x7W(*2=c`|u*-I2O2y2BU3lmAaEeneYUF7^#ebylSN)3VQvh zG_^LwO7j}+Mx!Zio>}0l#h_%xFQDL*)(1d0s_1vcWYy;1oY`Vg5>`4D7B=QgCYqY& zMbzrfXc7S>FfGkpDl4F93hmYqTFS<=+3x|dVrQ!zpm9u@wZI8M(V%&Z`;&w`6ksSB zCz7b(VM(Ve5G++s6ZiZyMvsI$N@69YxC}BgcUKmAu*jmVVLF+U2IN*_`NQW(4+PT^ z`nLkX@!X~;ypG=bm3J|9;X~#_B(R%t=+zA{7^JAnOeM4pAb+~2TY}-WwFra)TsOe& zr3JrPOsrCoxrF-_5dLf;1EUa2Zp9KQ;vZN|31Ks=CZ_Z0FI$49hHE)68n)f)lrHCI zr4sllG|WKNVf7&r!mHWbPnpA}KUEG1YI*p=dL|OWRYi71IDmZb%wz}2kJUZQ~aVi2)U0;78x4%gc?O7LY<0w`| zHbI9qCzTg|?^GoomNqb(*I!92f#stAdVg@c5Ng?`9zqHmATb3aZtry1F(X73)?zA@%_s}YzwpoR*)HJwc}s^EOR-GGk@ zQCOd{q{Xqo+r205T7dUmSYa#f-V;Wicz3||nK5JCzxQz4Rc*(+@*s+z24_VS?FEza(_z>4ycjvIj-|jLdTB^Ioa!>~c8Z_^tK?TQ@Wmhc2APMIhEGgn)(Eheup5eX zlOQZ^+95WNXtQ4;4;fe@(4w`J{#+2%7dlr2iutJkc3Kpq#pUSbheYC?F5gVMI$gqT z6n69Lbj2=)*LXu3p3eqGy?{jj(DHCMN|6|7va%@M5I{B>qD;5fNRiA2KQrbf%)_FO zUQ=vd_!@&kJ^~%*!0vld)lg3y2xoYuZ~mF;Y*QD9mnQgJS}o^<&rgf9UGVLM zNZv!4mP^!6sn0D|YO%g$9)>PvoTlBn@it8rH9O#aymS}^OZS|5>OZE#+He)C^-yDc z`MOXpgP7(A)p={O8Dn=^iPmVJ>vSxvf&pnPK#@Lh&8!V#S6yp`ofl);2tlto?PXQ~ zy2{vW8_1!oK0Mt05iKzi3m5*tA8F=}{!4UM`JF{sOAhbM)gpmu)pd!8IXC_M{*eF- zlf=Sv^7r4neD3XxAjW*i zX0G3fguTvTCEC5Tq2@ zJFE|vce@Ref3!d9jgLL%FRZUFUx~_op9DZ+xVm$S8@0xZaIj%la*I|4_ z^l*>&N}gy_=6=#^Yl3u#kVxstYcIGdu%$c6@z{QC4Tx>gnbEQKeJjuX%btng&GI?} zyaK=e$^8CEEo_T;22(?(e>?Zg=U&HB{Ly`n^nk@KzWJhW1i5lBHQC`FslsuvzzIqp zf1<9tc|2ocipOw#gU;V$bck@TmCjM@DAwcj*GkmDs4ed!D+vpOOuGQ2dA?VpK$31b z`!y%_F%&eZgl5;_mf`f0r5?VLmBSWrIZUxE0fP_>*5!P(Bq!8C!ixv)-ixDP$CvjH z4}7+Dk+-=3%}KNKbq@fW(W>x&6CM8*0RMxSFw?R9S59RAcTW5vCO^dFhnV~jlOJO8 zLri{%$qzC4Atpb>HfXM{eML!^#A969QyyshMXyN^~g;T zc%L2JJk!7tZSQh@^fW=k+suPtuCz`PmNYhk>A=4}=cj_ImL_O55KtQCO4_d8%3BJY zr`^1t3*?`Ub5~9)nyXJ+Exfos-b-Ikxwkr3`7SIjv)&(3g|;Crc)iX!f3LQ=e1JBz zzpuA>J4agZk@c)k3T~oSI5$8BHrr)u5|D+NN=Cr!Fpa@hTw{A&ZL6CHGG*~z*0CSA z%{tA3(EvJ2`CQ4`J8*RZ6J9KS3#qm{I?;b->ym2#NF7di4&CHYEoropN+d4p-v2_- zCZ~Pkt{B#+n-AE6bz60W7hi2>s6Qk)mr?4TMr zHpguOlY7M%Uqnt{0^4bXC2YYQTi}SOUKpaE7?H>44@7%oy9QqC$hebTAN|x%*azwO zoR5aVUQ6cQ^oLl&kUhreYU=LxRTvfgjn>xuh^Fa>!# z1CG#4;yQ`UfcSO%MF^VOfWn%vS)h~gtV}w_E4+Zpjx#5FJOK1^@-xq4am+I(Qp7cP zji4)FKVc2?N_E96DNgUHoL_hr{*HG=Q0@!xw@=MSSH#rnV-jG67fK0Tz0fi=L=b3p zd264frS!M?odAzoAYd}TNa-C0K$Ed{LBCXCyEHxlaG=VtVNsr3h|rvvN(GU=u9zg; zmyb2`F+*Z+@5Kd?f%AG>9(k1P`N>4YidT zhQ{yRI1J3#$+QO0OJQ!|u8holn@(mU%mt*?dZ$N1QF>ZI80L~8_4YB#5Kn*((W5b2 z>5k~=3YQyO5}JUsemc)E{TXpTek0086x$_B#O=#G z#t#`p4ej}hu*2#_aS7=|+Ui8o%Js5vR5Y^a5s)j+711DoN|PYa0|XKkFi^uWdb$hi z2r}Sn0xd`A@6E`rMr@m`O&^16`g!Z=f)Ji0`rKv-v*T>D{LB3CoubG@P}a7>kiM?| zBOSmp&XbTiTS_6mcdC=9jq8ZYXq^Ix$u5^g%hzq;rX};ZMkh?jcJpRf>cOUkQN>K` zH$+igj%Y6Kx&^yC_LcyOg8jgNNHv_u{XP$L1)P`<2`;`|HXwdcJjN(s6v|<#yP?5f zUsMJ_+SDUEH1vXvR;KkU3&C=n@W;O3Nr=F)pfOq0XX=*0v!&I*$b7;4PB;2{-1P>nZy8Y|{6%p6ShX7IwBaE(3SS?2^ zYwd6-iA{+-wt$ouX1U&OY<}(!RmYw0&{b8{sl5oTFhHON380$J>9&n?ggWo&KI%qU zz$5^edZ9Smn{iUW@0bO;j!eUTW1e=s5h*K zIt0wPyl0JNLiGuqCeI6R^4a{4(nd!F)InLlikXb(%n)8uv2dsyg1dZ_QFqS6{O)5v zd^a!$OUsaaf6B^{!hS4D%6jgj)!4qDe?~sX8ix=L#gM@g=5VrLsFhSAtwp?7yqnL( z4Tcu2o9+zhGpa&nH8fw0#c2#55enDqE}vqi9S!ETMQR+;A~sx6*dZrVd};j|bF zr)w~Lyqb*8(O|jvV+7xQ4~K_zvK)X4lYLuz?w0%@cEf6nahJ2Cr3kp9-ChzwxU}qz zy?4WokVHY7R)72OvJUc6q%~$zppHKU?;MNaAhRV4|DuCSo4+<8+9!4g=1D)6D2+$* z6m*Hm$cQV>S%k;66&R|qCD%-@;k}@3P3IZnJ#(0p{z*Em0vu0q_bW&V%M^|-_1wQ zHn7E3NoDvr5yk~~{_&zBMfwp0-_>_ou+dqRx)-@6drpR2qWcWl3!N*UjiNvV2rGcv z*(^QF@ov9?+PR{^9)A&`lW{K6cKD~|lZ`$hrc=i6PuBK;Wq5rSC zn*PV||1tc34F4a)|HttEG5miF{~yEu$MF9#{C^DpAH)C0@c%LV|L-vT>HnvSKmGsd z_|yMSB>yG#i5RLDn5`Mr#r57tlqU)ZbmZBEtrb7l7_ia&cx@{nkt}>xsJ}k1vjq~$ z<=5GqF*wk(ig4kCYX3U?TIeQBmXki0yx&trb0r?0uwzBeht8;GyY@J`;ua6j@vjZElwCns? z+dl5?o!m`|0K0mu$6C6JY}^BpkQC(ygJ?P+)^B_1xUUeyXmS7xVSk?BuBEOx8HFhUoaGUi zgg$)*lov~Xl{u$p4@5?2w*kW1XjT)Fiz0{TGpm>I$j*F&6uBCiSJC6Q*UL@Yd*I4r zAO~UQ*r^trV(v|1IqtCz1C_zHW=UF%B0DcyaJw9CfTMkWNL}0-_&X=7cY=48r-_ul zE0{!9j5>GL>a@z31TM2ai&Q*S8*GMC#|sP<1q%@zwEq&7joE|`YwifnoQ<(y;z8J{ zogs!CZ;0usk5r#Jq}?XThPC6zYEQwcIMb>|F52`yug* zJAedSFP{_iW)~g|3Aufqqx17$t}<)YPLy!Z+wPF13-~WzzIx`bTZpE|gVT|RYa*uK z^;wsOj%O!LLL=(ix`%eAM@O|Tfr?BRPy#%~P}~4rpZcebpSW4QX5SbM{ipNZ!JlE@ zo}mJVh+*ofAIlEF2RB+1SrZj;s?2Eg*~6IIVgDSqfbGg;#+<6|`<4QXEyDU4;<}^1 z`qdvg3(FHTQ1iAv=l?l!8(7(beVtU&2QJ<--n7t_hdmST5)f)Yk=*fZmn0F1mAwng zvy}|-XWkG>xlE z;80-vQEn$VA%p?(ENPxms0m;m-IkqHAEu1_IYOH7y8)R7*Z}JGQY0(Cv74mlf;i34 z%0Xegxl0)RdpS~XO_^Z~o0VGMc+ieMTLFI6kDwkR3th&KVDT53rcAHtD?mn6cm`6L z9|B(4A13O2!N8!TLe4R`iSgEKyFUjsIs1wtgo%7{jdLeaO6>rle$w!dxnLip+2mm86)54#RE!GHO*(tMdwsuo6zn{h6HqVkv639<$`ilns}m}GLX zt(0hYO5aQgS3hZwW?~;=9d@1Ny7VXC(^OyFyGV|v*MC@~B-^r^3AUm&^0lGefq~7) zTMYz{N*3qr4N6SX?h#OKK&Y-+YfH#i745GwLIwzuW7RKDH))OuDM1DNBB*ErU72vu>Tdc1-kEXo#w6TY$q>n+u!#|`zOO~-|n=+$* zYWF$M?r08SbrO}*iJIT&iA#o{6>yBMmFE)Qzk>r0W0lzK93B=3E0T!3COELB3_+$W z`kNY4+gG$up`7R9LNiy+0kugl3;7M3nd8RAO>Z0O3z^@_hzFm&uRxs_&}@h^HB6b- z&e)1nG*cu=ux3oX_P`Eq@^fbRX(^u`FOGB}{Pa|-9_KTLVOWVQoMM-xDj-(aQB!iH zu+0egm!jC>0=}KwwP)3DG89IzBON%o8%fCAhq(XQCtdUYhvsFf{CRe<(+SJw+{Wy- zGE&7;n~4U`>}_6f;VBS@iE&}M@|_mR#?JkM9dAI~cHEncY%95GM7#pQw$PYIy3Cf8 z!)dBx`t*z#xj$Bl9jLqB}FBS&ug*WE;_pdv10xN+D6UpGl7h z_tjF2p7pBz4jfw`!NIZI&H0h=#vnTc(*ia!(P+?ACLG`y7Lmhd-8(XfW$tfJ!fe;< zrhYn%;)HA6B-^QMKSQScSDTti)cRkH2`e`4uXw756wuiENm2p*^ysG#Dn?iu3`DS- zx=E(SW6`z^<8<@8afXR4Pc@SQ*4x?{2G)`6Ze$YRbko66-7=WI=uCl00Jd_qIs5P^ z(rzV%r}VRA8zy-RR*PsCyaBicvWHsozeI0)@e-9!gxo%>LH;rb)|}G7yf#4DMbu03 z)+m`xCp2IA__dZAc4q>T8`;}X%WFK=Gm@bw{rq`(mab~dVq1T}Lz}@(_#{KUe7EdD zjIP%#e{a`LWTZrF)?4;brQ&+@QLm(JS-{-jtFR^wBrew`dEc`#e|7ek zU)ctH3ML75+K3NmAI*bBu)rQ0fl#(oxr#S*el*nHu0cno3N&xaPDE1gYBb-zoJJZ` z%T!th#p!h*r`}ozjJKC9Y07O{Rp?Uo-dAB>cq#IPhf$Zez7gMJJW{Z&eO-mF_Frtl zGCCvp8phLApD!K@_LaQ`XdhTgSEjaRQoajl?X3U4trM1+C`Lv$2}0D_hG1LDXaoSw z`Sph0{uRB;Y->Jl`*fydjJjG|8HwC%8yQ(KBSv|Y0QW!$a=b3ZuA zBC1BAEnh7Xq7I$mTV6&*s){+8ipejXr>#4*?wJ8kYZCMpH_rO4oO3w@&E}3NwKl7BX{H!RkH+ zHR<_NnT55XGF>tKIQx+G0elfIEd`5xb8Yc)pnS*bpuu8{{bzre;vw*rl@gU{XX(V= zu@2|cqpEgH&3gF(p0nz0f*bZQ1!6t$NoMZw&G~&$l16mwpJ(ikyEe>W3!MJRUw7Oh zCuyP6gWJw@E!?i)HG(D5HJk~|+H=mj9WjJ3=7O4}=<(lnepkljQu(pNihPZ2sl7op|C*3Y%|8^qHuQ74e{ucf{prW?K_`o zwgwnSGP_ycq)I!obH%hX^46n+(s4G;J_vM0Ggh&it2IdX6c+_Whq1*n`d;#&yq z%)6aO7^VF-=Zrz|F7z+5FHO2$SQl9*2?1fWv##i31<@mwv39D3y$b4Q9G?19o*H4Z z>D3|nsvBOM?Ns_Xa2)$shr=w>PBexf)hF8dfl+j8IG;ZrEuU2ML|BZ2Y$tMBF-XIm z<7ruEuW=SumhMY}K=9bm-&0V5uv0ui3P#;-A z6)-1b0=}*mAis2-y#BP^QG&Fqd;bMEifXX>ZCKgG~bG4xXm{S-t0mlQ+)Q`?l0<=@9B{IArZb*ov74HtY+vJ44T`;kOBPOTWEg(5 zRCWZz-%ASgw!53wu=y5w(-ez>>wi~JHydw!{dGUX5NIV3XcW|J)>(6TR|R81GO!{u zn#)<&%+$gf+x!SVyqS^eRGqkjQku+VH3e<{vH3 zF?9did`xMOyy*=6&zY(8v@R^RmQSj6PiZ{?@B`Cos)(52H&`V6M(*KlM~IX4myp5BJ|Z0Klv^u`y> z7obd$QBsqpsi2ZoCo{N9?(^Foj%iC1P*rHl%c_X}-uS$3g#B53cnD7)JbfvI^9*Vo z^A3vgtvn>{J~}$k{rW2&EaSZ;2^&w~faM-(C5F5hPj`mT37_!o9^V-wcZ5WGF{WRC zlf&d0ggxSbLMs9Lo2YGfI&4yBsJf$YR@6I+f<>_?p3Ih{!ar?QbGDXPyhk!P~o(U6#$#hb|5S@~x zTkHvdbb?_54J^|KVM%SrT9#EUT_(Xw=cX0psZy9_;RAyP^bs^w_{y4+Ts=pvsEE5? zUd$!_1@;j18`FJBN>b#(5CLqllZx%&5qGMV0sHo9J>>`sEla>e2A@b7-D$;bzcT3c zN#T1jlPH2U>R5DI8oYI_kd+S*CS&X zgiICMhvJu6S_TIyFfA>){P_yah7;UOYC}-tg&W6OP2{yCGm$xw=f`~RPNVj`cerTc zq~`<-C2Nb`=7-rfqMTpqnm(Sluv?IaOF%657pgg~`r})MO@S>f4uT~rCR9q^)mi39 z2H(60eqVoZ_U!@lzPT|JvIEW?Liv(OFicZL44e=9-QO(|)Vy3(Kt(uzt90$3M=c-%hPG}g zq=2BIR(W60Vpdw+dO;D1S^;|m(z3iD8KVwj)R1-G`Qjyo(UME0d7(1m(tfkBJ>phY zDGF^_kq620b>wm>@o#GoRc0PRfdeAZ3E>$<0tFdDX2^O&1POKitM1{H=2qTwbN((% zBrI6O(d;m3-5z0U;+#OdF)hOPZ`EOk=S); zNIk988YCK^Jv?xWq3;*^a%w5lj|aqMSx2>QsG)aAqT_eU!i~~nU~Lg#7HFMPhO#sM+2ue zUP4uyXNlI$WououNt{hcr1aH?oabYht(V7w?xiS;lC&C6z5nx&K0?`=n|UPwn#ebD zI55FYVCEp$&*jRA_*3wa5K&+h6)mOB$$QN(A`*BvCKUi=?08{=2cIR-;b+D&Qb@^h zQsm-@2lXM!P{${%V)r{yRL1t7p8S?qBQ?HFkeQbh86I?t3HarKNHCL+R{?gPgdnxc z9?_(tcx!*kS)R&8A%bThMiJan`RCN*>V3E*s+Gg@l+{J4%1cg5>xylywQ@0nIwDsK z$$SSb`uDg9HXHLR+&;XP-vY9hUyxbUU6h`s^Co2ZVSrn3QuORzL@^F0{I_I(-afVv=s# zdc+$1losmT70C=tL8fon;1>x|d{J};L4ZU;(SB<%uWQ}fXOTf#%4;<&)|AB`Hx1{$7*|DCQr! z1d$SU=ciLO49OMV3*AbA(1>Q~#bx^#Z;<8gHad|;sq5E!s@uBh{D{s=j7L2lkmkENCGiGuf z2A={Fs1m3I#RrUzpvUJ|3XmqPpp8c^dAnf?Vzr*}`~zf-^@|aEByCWvy;!4WqPV5D zQf%f;q%?cglgMPBJStv-!IGuQIAc+ z^pDX%h+x6(iX;_fAZkXuk!dlhL|wl;N;9R^=vkorT4lt&0pziTJAyYx$Z13HMYz`zOR7(?UdEOJm3d6vAaHh%{V=eLr*@yI!CU+}Xn) zpb;oOfIlEQj=eu*I$>xrxlr(Oz^f6_iiTV-wK}@cHBKl&Z+=G`wf%8%+kOj z&$xj!`J04a4@#CYM6j0Qis2=Cb`^Yv=(-Op_6A*b(hJ1-0dM1iLDlEXxoYoXf)}-1 zYfXNczqfToDkr&`ge`L;DZR|~!rRBzg=3$TZIWYaFKo_y#sDLyr84HW-w$8(gW(dQ z4}K6nIqmF4XcAt5Kj@PHkiQ6DfdA2m5&4!-tmc%k9QCeG0GBhJb$u-XD;|X_rd>>h zY#dnrO$lf;NB1ju;;;+GKBCABKTL}Fv1oqr-EdxR*?u%p!`pZ_yyY-aZ7YcRF5-FD z=)TkLere;X5TCi`Hprb)T;w+VJBW=S>P=;&Tlmtf&n9uX188!Ms{>OeEi;JNq-7`i z{MZG%N=1yr05$5PJZz5fGLWN5_ml7RK_CjNo}tMSrhl<0`R&)E|8Af{M5y=}VyTHI z$j?_CXK8hAF13#6^Ia=XvU5Fuu&W-kI-%-eJPP_BHec7Y4L?&-_}Z_pRDGU+okm|8 zUHfoT`!$!nUxKSbIKTE|{lE7e+pJl6USD^WUMQLT>KNW3a4dgfrc{%vtJ4L}{c$$$ z>c+_e;5ee0;8fd@4CuEIkx^I1)b{7W%f9ah!N*}tLnNnho(AgRH@@ceL9p^sya?pL z^E6_#^%p&Wa@x;BP`VWFo;l1u`jSE=9_8uP6D(?d1V$=zsx`UrLiZbQv;@XSPydk) z7dXf$3Bsu@&{PjiM)V!TBgAu%v{=HZBqPqvHg~dakthX zo6)?kx@&fOafA5#O0%@Hw95l5C-fH>OHl8^HuH9rW`} zMQU5~_BC~ScYnfdMf&P=o6IF6wqW8;M()T3?n#r_5av_3J;=hAM5vOW%4tbfI0`-) zY-pGkVu%)3;)X0rowAQ{RX4*Q<3zj!v6mXLZ}TAU@txP}Er%CJ_*Q|??u{@%b>APy zF7%&N08)P_sHhzJhwc?T72-}E;|(7#D`#y~O@0`hm+iKL*d0ut zHa?BE{rpg$dn=!s@2%Z0k%e=#35Zfvt%aA>g?pt9y0z8qI?D0Q*HOZUXtbT2?HGua z>rIuqVz!I<2=df!=kJ5#sOtVNW78HDNq6nyixlmF%T||{?W--%XRZ9vHx?(H8xd>^ z;))`oNEH~-!ma!|gh)MoCU=;LRZt*SRR+swOo}heXR>qbJmUH;Zqi$5TX{=Ve0Iv` z@*#NHv85tRCUOnVrd)kfZ z?l3l*T&u)#n)VMbSr)7<9PVNQes*Hl--E_2Y7Tbl4X?DVmFhIYse7{ydtqqV6Lvw6 z-b#7q(Beuzkg=OfOB4vvv$dR~iIPuVqoGC=2tA>vi;KO0l!3DG9)DAr_^YI|8WRSt z-1K;d(wI8qe_kZ`d)jJtHX6%ZXNmc3x+yLAXG|GiMy_lzG_Pnk)?sU5*XWEoxU%VL z)E_M6T^_tfXWREkVHy(ps55Re>_&WAmqlYlV?_>~={;G_szUf1UnOi|#jH+=My>@A zH*I9~aw-&N&E9~L9S8kE?w5_rVz>-yMFuxhaSGT4-49ZL7Fcwe9NVuRbwyqZ4hKxS zK=nw{?VSZ=$LYBkShs6XWe`d*M-)Zfj9&Y9$&YrG9v9cpOIC@&s{19vk2R^CE8qB#UkFYtxg(%fW6YHG zL#~Qs0@0CAQKpLXbvuj~yJ>IrFj25E{|!*p?ILn~UmH$WDwm5f>hfsfb@>j2Gwp#y zK?SqJOS|JYvn^)al$2oEU~d$&hAq1g|;DBtoOjG-trU|5oJk7Xe3u zOkLXdbN*?^@$0~kpL^FD;$smg6vwUwWZg_58^nY&&yUE-YtIiJ_ZAz1=fDpeCr?;y zwbvXX%c1uL_tp>OnH#AW+(LB%H}2#Iwg|_bA0Y&+Vip6f@uGZ|DKOJY;@da-1d={bki z%y1^sQ=lz+Yh$PxAa^q0ndJMpk-%t(m{4Y(tm8ctcp)Cx``XY@9Xty+j!_}}*yH$6 z3V3}y61>`sQINfOS0300hW-JGjIalWUvq{iw(Pk!I0>+388i*ySCx`UVmR9l!{Dwv zVulHAL3RuB)mev8PNVuw>oh;GqNjS>wb78GS=8HUq~pQV+I!F4BSi{VU=*CFGl@LV zSh7ke`_)4?8BRk2ZB8A9YOpmnd)xFE;YzpcBKi?AoP`3hEjI1u;m9}R%InG1!K6sp zliCHG0;8Md-9y;&_w{{N;iNa=#=?$rIfRh$;>u%@f$;8)>S2m55sOv8qt0L$ir^>z z-jnfsZ7+vHV{3C&BI}fF2YkLi06r$4tLRQQSNWIFfZ!IU5gq(EO*}#zbDZxq-yB_; zq^W%9dcP0B_V$8C7KVyHUdNL}E1SRa^88x0xcpDUlvx`H;?UhV6?0Unrcrfcq}$Ba zMd-!EbK*wA+`ZjD-9g+7-9LWer9J!-D}h>Iz!}Trw*I>WxIBt!%^!==(3+Ji#&KN) zngCjilov@GE$#;Zf+|QrIlEm!ZrxmkD{wnrT-KcJMyt;M-O>UoU{y{kD`y5KZ z`_TB&|1dK?Fmizh@|{2O%j=`|V`Ky`Q49~PO_LABIw+UI6YtnTv-HdYF8DvssET$Yi0+{AtmMaq(_24ctdbsM&O&`m_ZdRw&$%;% zoS*wnZU$T|GNH)}gp>-%%i4FvX!T9(;-DS)TB??3N4 z=5v$Asvoc2;uponI~P0mzs4RTu76w7>)4;Xl@pwHuiZ5HI2lgmSB!W4y-PT+;N14K zSCMEbwGnkxy3KL5|D^sJg~o{u6fSl@jplHJ@E|_68~lTe!?xT^)z38>s1|pv5T&Rq z=uCp}6$F!!)JtDXimmi>kt8rJmeJ2FA4I_kc!A~1P<4{0UMJ`Cq{Rj=O}n*3mG5Ee zW~Z)+$rkJ5iQdo$P$5L>@LpC50$qhy^rRhignLL=7Op0PQ`&N#O~*G8A57z##wn_& zA|@R$@JHyO(#(}Ced(}k5R_(X@ zkg*C8UW>s~zQb-t)lR@H9YASo-?T!s<_A7T>}z`Lrikf{D>`kiA{1K*T$hk>lueX< z&miM*@B4h~P}&hwyO+%{G}*MpZF@b&RjkOp`sbhXJ->Cz6f6ME2-;h{w0 z0~mUoqH-EiCgqOg>>a4&(Qz3w0B{>=MmQhwZchf_DemZ@qtNYWSi1jE2rmJ;iuH^Z;#*)q)W0MGT?N=HkMWlY*;kv z32*L%F+QJgvWFtn0u>a806r-XyTsU%X2I~jQWE$Q7k)3X%~V|_CBmvK_Y39)`W)nj zaCHH5m7`)7Hd0BRft?Wh%+yDTib{>DRE{p$Tz+h4hK>Bbi~j53_~xP>Co5In1`3 zlD4ijIPPa{=H_n|in+#3?vHc)ZMBzmXbfIHBlZ~1VD>fx)p(rTrJns6{MfN??cLH& zqa^l^{1J{_h({gBPmWVR z-k+z%#l*j$-tcI zUv*{^voA-m5_~El1fc+jJk(#0eTslk?c4sqo35SP5%%lQW*6)R=Su=l)a21F>5Em~ z$)^ZqMNX*Ei8YRDW?3Wx&*I;F%%)9T+L+T(n|TWs1Ebr=jNyA>V|!0#ycI-QDtb^M zz9y8A-U0*ye`w(P#Sucx`LIAKX`?N-g1Gq!N%F(B(;cmv>c>q;*$j~G8He_MwJ6{FaVPFeTDawy1~IjG(#L9!Tn}G#>!p>Uyp@AG? z_L}^d_5=RK_y%{{flXlHR|`Y}0*g&x;|G+13i}I|L9!t%HO8fHO|C^2`9xt9dGRgW zI*QKt#o)*J`TVqEN5v932Q?&OCOHvHs)Lr0e z^C*6eCrjc&6G-JD@XL&+``s7e!;pMfdNbWBi*S7+6eCvefKIrMn&#EXYCGKLdrXk&yIjguW zT4J{zu`n=}vffaix7FEH$5yn_Nm^P;4nDV-5NZm?#%P+nlh@XUWRCDcp%QyA>oMt1 zjLfbH8NTtxwf49z10Ek>C^1EvGLDwG(^M|ceR z1ueiyJ6z99=*A5?Kp3{b_8gQ)nq($8gqUDPE@Vdpx&tr3FVevS>L^4&_MTSg!hjH9 z28os6y=peK(0JU3@TmWysISo$y38vBrMHhlDB3ZiGnJoI!@9QA9yj8oKVwngfu)!c zFOEk+hF%k-AjKaeo3+oyQEzEkahbAl zc>Za*!nW;}*=e&vH)>EAjGnBDrZV9xk;8{4Q0kZ2#Ndp9c^A{Bl-aX5o!2u+$v(%N zFNL+j^d?QVKx1^?1UnK$3_e}CTPZiXjjwGd7F$Z&#S`#Zlx2z@cFjH`f|h{3_+LA z&k?pJ-y81x2=-we_g6?SF#PYA+_l%j9jpz{Z_GBXCg!FC)gFPI)!9(a=@n$=I>E%p zHqwQtoGb|jtR@YA!v?DoX(=+MAp;o7J(c%E4E#$TmGS%4|LS|I?f1YD?rvnM+BAiT`zzom#W5hRb@%;Q$@?9xc&K|%oe#)v+~&-LBA!c7?B5sEIxEw5#FBh^tLRgLNq* z_r^)%vyzNC(M)_Vs!V;E#!{|`1g5?|faVU0Pju$Zt545Gj^vLq9B+JDv)n{lQ{Ga& zjX8K6CIb@)xXCXka6J`VtvB4paBd&c^LztE$g1!@Qn?WF>H^dx3iKcP`@jV2<|0f@ ze0m4E-QOSjLe6tZATZtDFWnpPIIG>xV!9$XQF>3uUqiQn@7?Z~kXD{=spDX*p{w7o zIhsxFOCB;iaO}D=H((~3hlcO?O>6jtovo~zHXp|=C$`--H_n+SvE6s04={n&t~*XMA5$GK*V{bb3-MJwnlQL>sf+ln)jkLP z1^b*AF18pPDiq)Dc4y6}{mu`jNt0cN!>6%36p(R;I`2(pr94GS<;(?Kt?|)XF)L}P z(JYu9QPS~)EJ79`f6Bdd znxUx*cwlPmA5vz(zS*5S3YtSZ+y^2J#;{Zj*WykBYa3ybOM5U~R5O<0p<;QNvRKhM? z#CwlnCk%`=Qk3iu7`dhS;L>|%DmEqO7iltZqgu~m7^1;3troPqxW7MPruvF)e=c9t z(Y4wAU4`S-AsyA*c{^7pMFH(@vw`z^RE=Uk{6G(}CObxEomQi#H(h6(u8qSP6Msz4 z%4sl3hrA*D{X215wd!YS7e-oy19cbWuwUu*^%cK&P2uMYe^0qDq8C+evMy&+ZT>-z z{*q~K|2RFpsD9=P{(V+b0@b?qG3XI45G_>dQTowa)Va)nUd0#IjrfAHp^Sc`b~;>aXc7ff&M&U z$3P~D&p{Td=Q{m^#mf?moemLx&>=zu0`0LS6gjL?3XG$_UsAwI-eP;+cHsaE^gW&v z{duj<&%KDBT|0bl&^&-8)D>;tgXGIydLMfHM2JK3LkNfOMOzntY#K}7snw&t_v=5u z7B1w@RXgrI1=EN>W9G16(SV}ThfBoCD%e>>!qAx1t5oD_Iy6FQ7|i?w(N+!pbzmCR z^|HavY2@{QLcv(jI1K&aY3;^=`I~wfVQ}huWh0j3gx{mVWYq||vQY%1!NzHR6o6Tw z5uj;3(%5CNg@n++ zZIL+=K9pDNOgNUKyY3(Z&?bi9Lb316_E)A28KAc?x9LCRAZs=Kl7W?>^w9LQ{9ZuA zU=Rw?kHddBhMMbi3E`K>KLXy%a$|G8DWVZ&$?TQgXyBBJsL z^7d)6zOIx5_<{aQV;8(`u6Xs5>~iA=_?cMenAz+piwq)e#U&D(h?->&)SEN{vp^&i zmbAPf@Em9W6bEuthTb4(skB``sLVpcz4q~258F&mdWIe{BRFGI+mX{d)CEw8W5yNMJg*(^I#{tnKVhbv=a| zv{jA@f_@1^gRxx2qOyJA50*17t$hN|`L%8jwknE0e5ks82Q^V$cejWpb8Bp^1Cj`K@Wcgd9>qHcip_zE1A(`jwvJa8a$HQ2y|*KBpF1SzvSiBW6zMOjj(;S#O(@dk zLUeQU4<&bFc(CBeY>s2G?&)ooUuc_Ka2G&}F42+s>Xf+aS=((-MWZ=7nfMy?fl(S; zK}HDkGB{olgCf|BQjcv5IV0?ZydZio#TFB;ltEEZ5a!5E zyG^%3M@G6QB{iq}>0YY6=5q@FD5TqZXZ3mfwxQ;_=lPhoi`#a!!*hMvI@Q{I4edg& z=d{!I{IT>c2S4QEnUB%>yh}SYhS&Rf$^T0e|9xBLeQn;GUF)UlQ&p!b%KiFPb@OD= zM?(V0UA0{)SIXgaQo3U+H*rEHJAq!97@)#$dl)?jDcj+HR_3d_bC3bD; zecd$Y4e#@PtB$TwtAaAPVe9o)dcQLgzS-;J?ks)$ZZu-e9`mW__zqDn(rRjVlAl%i z-Fh^XYp#sV?vt|P-?@ZLt{zj77@cNCmbwv6<4E+7RjFqg0l97_T#Ll6Ea7zE6?C08 za!LnqdHO}l+1_{>02%=Ose%C2KI8vEfD6G+(L?9U;xtsK`{8~mb?VOsU<7zNTq72J z+doD*_H=7Nv|UQwFWkrBq{7>uyjr{vRjD6hE1IXM7%p8fv!=UX%T1y^PB=vcFPUO7 z+t)XVQr8hTxgcCI7=!|GlTgBu)~IB828L}%C}`*EWdOjghY8&P;ty-7A%|;XF}+)p ziJPV4NOw)i+|N&+5>lSaHN!L#pUT(Ul8SwUTN^oHvJGSi1&hDLvHuKudANx$(XP`0?Ms z0#CAtFF?bJc=f-a333^D#_ufRR8MVB*P>wIPF#=!9A)a0W_iv`ONolYX=R<+CbHDW zZ$<+OBo}B%@m6ZF0O|k&tDxZ(G1jH-cGH6U*OBkn)^~Kr2Xu?=x;~RQJzlGyW47OU zwZdQY0P=h8dwNs!Z!MoPD#o4+{@suE(WeB~g|kLrMoe{;QfBovs}>2)mz-kurA%0? zR1w?RLYT2rh8YaC(&Qy`CvhG>ZA09#ki<2HEVw%>jJ%FaY$Q*({KFwetT=MgJSJ@@ zWDgASR3Kgo#e9>sXo0mH1Tc&M*Swq2__}z)>$e(RsWIS@91*~(@B{M_Z#_}cme}dn zSYBgt%ZXb9Q?$mA?yZ>>Sq$op0S*Ksg;XYB?Ib(j1RSOfZS*R9U| zbB(a=_jK|p+&-TNvsxD&Pu8Y!c*!*cIn4q<_8QOwE?KDvIO}=lJjsJU#!pDa3(B2P z-5HSPhW(l54f*vzz(r8A&HcPFaR0-(FfBT&$Sk}Q>W>hqX%wqstL%~3-s{Lmpi}it zQh~Z?>hK?XQ%!dRrpyeYsPv_cx$Nb>#eJLJa{w{s)_CVf_kIx19Y zE@yi4P{~gZgHG(S8jp#wvfLN7SkEpqio2eckdtwxIuHlDbDM95!g=&}PG_rKMJyGyWNEko?9CvSi4$ zgQamM8)X2gPMEh&82{@l6W`~yqlNF|w55g_A`d*}pq`PYhhiih2q1QULx_&nCwM!G zKT6Lab|`j4emHPXY_^ASbWQz^Tr?(gpY%!UX;VFHNraW4>nAZs`7Amq+mpyxFH5c= zZYd`WQ2#3oO2scdGh2UZSZ7oALmVgyrS}(*FwBpJ@6vavG8k{Hq1seULjM zURK!;c?oK@wcL+4Q{Ruv_LrOXgXeQS0u`qbSLYpEp0~=*v+*iTgO=?ccyJwG{DRs? znN~A~*SRVcER7nQrZ8FI=!VKXKBk*cUDfgeK zG|e!&?JAKE`YW^BW>a9C+vMY5bPxM|kAPuM`sL|hkNf+yRuf_NwEm0*-)oIdfYG5- z-Ek(ulsfK#4soZc&>R9YC&1Kcg&hYZ!5G*Gl9Hn^(MDKG>R4tTrY5j-lU}=%p%G0K z1yc|<@~pi7=GTtS(7#H5L3g*%?exm>ayV`XIVcv}ZNR>O9*@_Lyj^3E!{cOW08W2Y z0?-1Q$~f(;pDWeJv)#zgud~N*(8N=fr5ZJydMC-W!K;}y62=@-q83RV_Wh`yx|KNq zhBxtz?}}v=%4hFC&Dqt+)ps6mZ4*9?FSao{F5ukPc_%LkTk*Ky2WGRQ2&5i=9jhO+ zEOmFJO(5S<$E}Tjn-1X#_@4cJCd7#P!4;U?umLL#jvQmgJgG-AYzL}c4B{g1P5PK2 zyH02m`f@pI8=8jOFY($5^2jO}`EKr!WD;uLOdsBrfObYk=Jft75gK03uEhojuyknQ zR|YxhZkzjcD>Fp&djJ}+VH~|Osd=@jUEj*=VyHtI zav{eApYMzXguhsT;&J#g$MyN6YQcB(nH$Z?=CGWZhg9>Y{jBi!H*ZLs^#y%2d-};| z_FcvI%f^hQ>=zZ_+e05ky|gRYH>l{#kmCu@kBwj@!L~?<%p1*;%6x&{F$i|A0WY`g z^>Tlk9Prv)*AmZ=f-If7YiLXr4!09Msm}yAan7h420%@#nco)0@S;EQ7}bi7W~tYi z_v4_h-3*My-cXni`o`?LO#`jHX7QpQGKDU|pZjBtSj@Li@oClnSS3E81qQ#N6D!AB zQh|!GPZ5j!z)tK%*%LDvd}V~&9Q+s)OXWma3%b22+%0fX3?TA?MmB~UPfKc<$D8NT zlu-J4ltAH*=QKN{0G^TFL`z5nyU)&iR4#Ugs$M?0|l*G_7D=3QNWpWSMjVS;p5 z2|TkcBeG*AKxU6=Pfn%qDOO$6nzdPX)pQNt2?G}fhjAoyT1<;tt8`Pvm4}=BUHBQl zq38bb`0!XO{sE?DVB`8T+P3hf=i}l7q(CYPBB+8G)HIN!)Vm_u-ka zhM1Lng7}358I5ESa~`q^={$JCKxf?B4sm393$i(Knch>l6WN#vI>n;n__v2^khOG? ze;7`xI5SD&gjA6_QzZ32ZgaUJ_k@A11aZr-SZwK{rbF15gTLG*_ajK=ykmR5x#Fe_ zH@CWf*_p&%GKJU0>6T2%=E)q=zv_j#5|b|EmYl54POn@-xW zh@h@Ezq&Tl+-f%-Sw6lF=FQaP*3{@2BD&Lxa(uYZ=saf+~vTtSK4JKkQN)~Rc25U~>ft+lqiT-TNi z%--Vi!ba?%YRjGAu@-Y3lamrNC27k$REAhoXDDNPF|Bg9f4sfDoKro0evEesLuq+> zdU>8scx`dBx=D9!agC^{;mOtPWUyC4Jv8PlOk+J<=j7sYHAv>#JpHSEqg~T;otvvA zjCVW^xoK$o`B=wzc0{=^o;W2WJP;@zO7haZ^Kzeh-(DH*Y&C;q9Fm}Q9)aT z`7o8XF5NC3r6ti$slqKN!i1W?aH}mUIVSBT+?b&K+7fIv^hTr}bY@do?8Uy|(jiVx zNru^YsN13vQnmy|b#8uznWho&#BK;PQMXM-BV(&dVo6a1a#gA52(#wz#6oODc-E&; z6}BMAD6AMX(_?wClU!3+mZL0zIsZGtcPOo0e#>{o0iu~yQRihIDR|jB>1zUUIr!-d zRZMu$viM;okhF?rMNsqix=tj9C51}bva;Kpl;=f}8XWqmJ?Zmm$P@cQo3w#Vi8VD- ze)DGV*)ymry-xrHmLC0mA?XSf(f~=)*R61lNc-Lbp;l(rdS(a;#6D-$-0` zAunzwWfe`{fL>k}mOBq?QH*qQxA0m2(^-aNonM9eiJa4-u>DBpaaDlQw42LyP;TX{ zzlH0>r|hj*-1fpV&8qa}LV7;*NBdl6wm$k?j61m(qYct~0;xzAKwaXHR?V7;%%zl- z*LL{bo+GFl<-nlL->%eXC4`kq-q^!j?94s?$j*suISWo(`b?A(m)j0{GU%uw-*~K5 z!HN8y={`-NY<}76MPFPRdS9OwqYsl(Gl-X>#IF(E2Q0n-#wYf)7o3@w{G)LI4R+`g zfs~q|QWFMd%q#AeR$ra98(m+=9eu!SKGf|2vHQov0|FmZUlYX5?jmu;b@m(`&WNVX7Y94hgiz5&vA?4*d^u zUNBJ4`-*0@9;Tv(e&h8R`2IQQ>!ymy)Rg&L*%{0Tk<(M zgIrjzf-wePSkZg*+D?9^k?-vf*Of1yFK)}R4vua5 z{2M-vdtBFdx52k}r1zKSbSD|5BG>(eux z+@-rV@eE4t!PObF=r9-H?X&s?MC2)&^zel~E($_+}QR1GRaGvx+>hl6!?!h#; z($XD=AvDZnc}As(0~^RKrd$B*NouOZS%UCoc}{TVdN477oP*P83_cJy<#G8+wvY~>S}#iK>f zWiG+zCNzc`RKepW*j?e!(RHMU)^x_q%*l?a@fknJg_9q6F+$&SA*{i{6ET(}s`QZ; z{i%a{DQ;g_N17Tp-_FE zivs1uyu4k(k08OpY1{rgMRsC@!0gX|4gOT{ivnQ4U8T1oy=`*l#CtBO`z#Tt@KSD z30VF%{ssyP+PZ1dva&D}&@wYH6EHHdvlDP~Fly6FIO$uN8w%K%S{V~CK+_928XDU; z5pZxaLeu~2?4Lo)#K;CsFQjiLZftI9=JYQPnqJAt*jj~v<8R16dQo#LV zdFA$woEU*ORv3sy;+e*T#|!u^O5lI>O2lLR3Zl7xKH5BJRzyd}oooVlVJ6zbcL?oF z0b0z>V(i&Ys%=Z%u&RxXh zpXukYUD-wC)_+_q4wqffAD@jpw`$?v9K2HN81iQlY1YVK&rERTUffA}N4HIT@HI|c z+4%6#D}AAQ@eG?~>1ZluJwyw-*YRicQbune%XN<(xJ;h~tdF+4b&sleoB-AZU48nLFUee~o{hi2 ze)F@M$F{N9u8l*nE-9bO71D2Phx2dn^e-e6F<-ETLVi6Nv7S8g7$5k*ZL<>HUDvUi zr?J>C?l;`$qtlm+Gj!GkdOMFd5S|>L*iVl)Fh}omevf^n@1_u+(3hiy@7UwR(2)gt zE_T2iwOr4xxBDCK+wK|q<;nv6X=W+^X~rYOqrfS86wD`Z;NNE#UBRASnn#Gg>v=V| zF(iO0yhf)2yTeTSdVYB>ArvHBYUrPPMGBYz1{5=N!-)+vn*nfUjRyG25R!#zD z4$gm=|Hb_u9`?U#jQ=?P#zOz6-+w&+#`0hGzxe-&`N#F2vHauyFaE!=|9pQj(Eq{x z^RuzB5ioN67w`Y-^Ple@=0CW9Hpky_{ZHS2#sBBne{lcC{I9M3KhpkxPe*^x=$|wI zG`+IzZyWP}8BOqCx&MF61}u#KFGT^Cf9jL}zls8k94ssx|9yJc@^tso99lZf@@$%@ zuQs}pax!+8!qJpHq#=t$9dWV3u_A8{G$yY@nTU}wkg7`xB5AbO%v;ol3Whf`m+JOO zsxK1uM-fCvT3%6n71uPAA|$as6NHkq>zHudP6bB&b6M8r8*}u%D_?qaAUy5MtKNO=u%?mBV=Y3xM2 z50tPeDF*}pEb>M7uGdn{HwU2`QQyz^F)>gCtje)dx>~+`5z9J;PL&=b%AKrX$fAKe zi|&Oc_H^n66$K47buveZtEF;NmofIk_c?w?aFT>fSM)LcJqq48ZgtEsNIEOOsjQ>X zW53}$wL!j)8>3H3hagw*2ZsahVLTlYDWd}}W?-+Al^SqG-Ie1Ztrb35i(i7*g@bY* zj7Xjkv^MOG<00z(`^3+lXdapADI5@e*ZB7_0q9VVB4=_Qhzi087K)=KH%(to#Z6YX z4!9c2JH9~ya1S)rV|F9n7nYZwYjSu~lk}-s{u*9vd$75a2xdgqsR+Cg4YP4mM(Ayb zo(-{HYr#86PlG%0%gKkBpe%pYM^nb|a(`e4uEd2)tS+qu)cf~@cm^B{-}H`OiNClY z`Lo-lwA@nDP2_$@!tV$;F=Wz{oKG}4Bn#7f4^QQCOrRscouzT42FtL>d}POdiOK!tfpI<{eyEL{`X)mnLdo7)pP-A1OEUhe6SE?gc z>U3M3B~X{6(QCBo=>+$5TG>e0E9m>v?_AWS!v^rFmM;DIEg7seeDF1es)SH2br)Qa z&$nOkAc8f19O2yTzh2+w-2G-J85Kt9H5%as2M2o?Su|LiM%6E7gvF5sO=R*dlGev! zVuyqbYEP*y8G0LDrfT86uW+id5Pqa-;Z4Z+#7C_=G+s}nGN(UuF@$HO;?!)QUG6i| ztEP={0vXzrk=&i^ol)O*SSuPSLYtyU+Wo3eq5iY7H+fOpK8=_P7Z*)c13kP%W5sEC ziK}Z{er3-mqa z&e_mVR~A!JslmIcY^`IbZg2cu(b2ofxlB>A$^7b&Lq7+u&2pjmE*rz$sA<#mg|%(P4PsdDLcpJ)9&) z_Cqh1`M0kl1!)k(ZiKwa*^_0aqPt}~x005A7YBj>+k^W|F zpGI>!We3ud=QzQ8|O5ewrXG^}7%MA^x3vbLj{UrAF( zwd#|wQM}4YWpHa`EJ~|+f&i_x-d{FMS4&a$R97N`|+D%f-uHj`|ThE%#r8yKY569^<655p+=L^xVj zc1)VTP}f77RZ--N(*Ksfo^m%3QG;JI*yO z;XL=rSpJ0AD`~EtE(MK(v$eSKiUP4QZY6VS{jtH7iv$J5L?M=sB2Gtk>0w29^6ThLplfEb19p0GBC@+ceh6gVF_`1*j!S2Pq!ZN7m`nd4LoBQ_chm z9O743ZlNQRvx^!o5T{A&4~U#>+nu04iGYEG9Pafh6!`mrqE?b8G#4RF^i+>wtwRdH zassmk!r&DKzKnE?=MBNtkDJ0IsNF2m1_?2AS-BEBoxi@H^vnB1dF!lr($s^mCsiH2e^;y6yB>crVnD5wQx zHGktL8TaU={8I*QPRqcPi}-r}(oe0~pQtVfmv+-XORwVUh0<8vF72{@!>kBdu7Q;8pT;)M~Fqe6B86 z@AAOC)S}<2TVDBLVv}8E;$`|i>~)=1b=+UrjD=;9z|_gfIHO=#vVg2bWyT^**PntO>6ctLfggWEidPPMce533F5yn1pS?8~<>Bj9@$bDLs>DbLyK4 zj2vW53~uNlXFtx-1!h$s-^ReOW57n~1rV__YB0KlA3!f!>8J?IpGNJgrqh&(j(#6h z0fD3D66!m@M%c)F3x5I7eSz(hOaubZM5<*^l=aBU8JmNgu=>Uxo>>XE9hTv0+V|oz z>sh&rdqp}6`;{B>95_LbHQ~DV9V(9l((mGLs5)vsKT0=z>TZs2SSH76)LTh9cOBWI zt;?w>0JjUCayBm#zMnB$jd$_c{Jf{boccN>k;LDZw`z8R>6sOa)Q^86p@U^f(|((j z4%nFgTno=rN`IJ~A}mNXf0)dRBRnyB6Ckg26s$r<TX- z!j%nU%JLvb;q1ExZ9)d;H*s5OIQCiAa|oD(!Z()S>E$9#f2_!rGh@#DG1tl% zxnewH*i1+>@L&)32=>=DlH& zQG*C|(fC|CQ7p~-7Gf5(EMm@J$M_A(@OgzN#tYyq-FwLgw4ea6YMMKH03!WrK|!Qn z(h|uyQf`zHuys@Gn=vo@2Whghh0S}Cps78JtEeYV1`oM&ZZs3AcaXwSkd9a6a@pOn zZ|xyZa)E426P=ET`UvIha8iY+ac&!R9oA2*E`%=h00Kyi1Ke{!ZYiSy>xkBY@IArR zqzt^X0XRE!kwy}86Wv!;iF%t62Qv;v=0CZAppGJ@%8tC90d)A7w`BSqV4-V#k?imr zZ@+eOCu(?+-Gj|7Ub|bNQ~a+|q4klH?>FlXU$)Qvee&hLQcqL_d;0?_55|(;DOF2* z^nVcfm8f_f93`*gt3P0H^FZcH&pk1n=A?q{MK~eGKx>(8XQmE%(e*owC(lks3=Utb>(sE)!ZW4S=gI#eUi!-vYVho$@XVF5~HtKS!!jW!>*r(lXa}--K zH;rPe**usOC|phj;qT}5z{r0LwdFJ_W=7f|qg zD{{QoVlULlJigu-Q!kZ~qBhrXGbxQd&}ms}sqqD&!TNzI@mk-r$?282j5i@U z)t2DQ;=W+t4wcj=#Q#T{Gy@Gvx!RYZeW$7Gpf#Inf@~flgt1Z^60EK75>+Z1T8xHr zYY8=34Oz86`Pp$Z#HiZUhA=b4n#~ZE6=_6h(Tn=Fy=vUDweEnn1uEWENt}g8La89K z>K&q%X)`(M4T3dR+dGu=&?)PHkIh#1UcrlXYv_V-!OkLwx6m@z-?uS}S;`D zJfkHTcTA#pvK#6s4BxQ{n78gBNie=cZi96MR2YqCl;R^{c71>y(Sm&a5@_+ZqtbmG z!?>hR(pm|kRjr+saE0MOC%Ad;_!uHUgjmUX9|92_<$f3PB;Yh{ zmmoagXe+0k`jvwVD$jMqoyMf&4a_c3xb4(uT zV6r-2n!TNvb`6nlWT?lmYjf?Yic=zbj%tW6KYO5Y6FnV&#-m=~LM6V)#XQSdNkycHP|XCm ztcjGvxjS9Y%ty0tqe&EAM!DyJA~ID53yWoBDG~}e z4O9m>jDd#>R4szDBHwxZTmkn(miGcn(3OxB`#nZJa_SR_-)4r6Hzcniqi!ZKi&Mk^ z{j^#wmERUoj?Zte<5F}!N$vkUGeg?8CnsSzCxxgVomg>Dujy z-F6)0tvj_B^cC9!$Ki?``)vv`wkph*X=yjeF08r_(r@7quyAgUz!+Ui8TsuTOz|=Z z7CXzen-;t6BuI>D=`<(}-fIbFNh{QrTE}4w@>O^0Bu_0q3>}Par3E1)M}GI9{!^S*W8qlC4d1djM_535zhXtA zPQDOme@HHFOr z-5DJEz#g@>yx_%g*M_&`P+mF1v_@E}n&-hp)cS#Q!&$Xmmhc3P!Xsd>j4W1xO^`iU zMO6WtYz2k*UWGDacOF+pILXA;Klz0F2P16ipQk0E!4l(9+HJ)z$T~{v^>vN z88{NJK_z$(5)2`4F|G)&Y2Ei{3# z0$>@*9QR69l71r2F+lFwefiE?o9k7vbVovsjl4ctqQF3yHCgG|MLEonywmegm(liB zka^wTs_mmASO>nTn^f~@F0g%fv-O$XGP|~Vns#;DLg1mMj>z*zZq8d#8>nqQs&Oq> zHY>GMaU8xAWV;>}dQuy$QmXZkgc}|L$&l#?0e~4?Q%M?pAPM#%(_jvwoC+pGm?O|2 zXqJk{FbEuhh+8BS){G%q<+nsg|L2GBzy!->wDRcN^HYAHKdCOd2fJfuD)a_CbU`3Z zR)~*Bt^ZrRx76U^V;8n!PrPIc(0!uysO6{jOUxLnAB^h_T^+lSf#XNZ)|ydXK^MR} zr8+?U==;}PlG;NId_>9Khq&pX*4x|jA745W7AZt!H-M}mE@lHZPdvjf@>wF|q-iV@ zGzZ{!cgCbpH+~vb7QA6`b3q0umR)PA9BCM`xS!z1weJ279Ol0J^MF=6yp`;zaK0BV zhO*lvy>)+caDm28Ney^0r4AJ^*G{1OWrwc*7h3mX4F1aKSg%`Ps3%hJU7rGShS_gp zR!`cBVVMPJY}hu*@`e?U%+d0x`;Y}o;k-D2L1=6F7xR9VP$HD0JvGrAFHwrvCejNi zA%zxpTn#Fj>gjybLhzK?Z-i06GS9Jz-(tT*ah`ACa4%DlWVm}s#5dmMr}tYvru6+> zU({ELN>Excb4C}aAJi*a-F(-uZ+h(?Keya7_80BAs!*Qtugy7 z>gdYsQhOH&oQ|Tk{*=$LMM@vHVz2xy#UmPs-?DDt6g(D<)P*?Ny6weHu|9PI#dH(~ z$DQTeYssCzhGO<57C)x;B(RuMiNCY??y2x)h9jwX=~rl=OGLnlM5C+M)0@WmxMQ4c z(#Xm(ZH!8T9{}N6w*%_9{W@Ip?aY2NO{l|&E@_~ic~IaCpyLfI197SyU| z>3&A0YEI6`G021hL+g$#vg9tyZdRx`o0o%Yr%ZK@cr`RfUuT9bFs(3^;baxZ>65J> zv%j+Sty10UA9O^irlVLm5$p%`fIPOl4?2I|m@oOBR@tue;eS5P6WZ_M=%V`vKzGHS z)WnwJTg^QS{JHIUUMJdBV^V3`xapG9D# z2kwj^!bWX&{{KjT^*r<60ut`7t_Up$dnAnE<$wv)m5Ada$-6nJEeVi8T{f zg(aZHQy#jD;FO6~QopsRxce|9kL^O+y8Y$gOO^GFN9eQZGd>4WkAR`GL%d9-dzves zOT6b@mqOY;>+z4^5LV+aqjPR9^CQ5x4D2IIZ6z8dGlA_uxD1N?Y;l9ITk^mzj`Mt6 zAF9ZlZ2{{g*Fi`+`^tkJye0L=@w6-=GMFqPg363Tc{X^ zBdI76c9k>{7I4;HUUmZRUO)Dz3{tx=HFkqi3m^iqdDa7@Sw4nkr1)cWb`wt9-Cb$Y z1to(I;A#+Y!mio1z4n~=R&Q|qN4j8W_Kdn9C$O`3S^6;2sW2`2wmxw(2)Wp!U~EK_ z1!`{8L-D{Rt(<^)>PV@e;fjxcAb<@Eg3fh-T+zZQC^0)4=-z{zT@_21tVlE|7)uJ# zTWrFk`uz@w?l8A-0jWz*z|mf8V2i{&KbPNeimzP8|y?OLA; zBnwQ579^TyhSilyHiPYuBdSpIgQL+z4UeTO<@3p}IL7)T%cUS+L6Cjp2iNt)rDMDI z-Y6d7Oob!($Wyd(F%|uDbj)>QvyYVVicsPYcD9%CVjU-eC(63mW}OPXA=Q%jdL3tJ z`q@$#jSEbJSdewFIk+z*0rCOv5FUB~uaHf80Y@B93GO%;B2-~_c)k1ykPYl}u^O|P z%O4`3O>m&%px;68sV38Yn^$7*lMPi0Q&nZfJLK0Qn!j|{6J&9mo_D@2bK}XO^ zp?p3MCYc&*D+fLngHBymCMxpR(HwZ$(3w#okL_vKXy}Ww)5snP;8>s6;g>I7{uURvf+HP?YXmm6%gGTs!6HMf z=^zlHx(9Ci2m5=WVqrA|2%yd(1d8QD!|}`6ir;wlLV$6zG_zr1vgru*ngg4|WW{dW z1|#njHi!J|fj4qRwvpu17ueKR=Jz`Z+@7mO}{fuyvB1xN==R$gw2EXUZf zeyqSAU5AJg9SaQxT9=HeGd*YCsMDw-BXlc)vEyPKhZl9Ht_888={Z-S+z;GCrxz2053Hz%a&sHc; zDOCHH?RWRz)~RhHc`YdqD+Ew)SlsfwB7sn$7OC6T+8qyX)s0FzwW_RKehvQYK1jb} z?JV?W(|0PZ-)5xxIjRA+0-xr1*E*5Em!}T&Qtfv}evhR&v0LY2rx>^j_-s135pjHpMv&4e za_&rCG_om_Dj!uZ70z7@jM{bDcM2v^-@ozF>jY;91%5k9f6*upAK%c8_%r1L_T+QtviWLWy{W>(A+P2J|fN6@0jj4-j{k)|4m7 zTpTb#b6tnd94JO9QLT#Lp+Df&LO}Z@5w} z^r>I+q$x-Xpe)G0lnpnr+*desiD1sFNa;rJhHV}{aGP8><;?$S&|uck>2r~FFs0)g zxLUY4#srME1Xe7SjcMa2&_iyFI<*n{E$xN73C+D4<`T0cFT8A%3$^Wr>pyQx2nlS3 zS3Yk`3Q@eHj2o@Ilic=ph0k7Hm`K0-6&a~uEEkeT_1*g|b-z^JiWLyUy%}8h=Dc0m zU~SX;E$xSkgnbz;3^Fcyufi#Q>p^zNBHg$Q_w|FRwVY#PORNQKhyVQa6v}_Q`cAxK zQ>Dc)Vl~8YayhZOI6EnK; zX8vvcS*^{Crm^4VDRtQXth>K*jZE28U)gz|Pod?@EGr}GM!R>*!en}_MafqIJt1;t zE}8o`+$i3)FN8jF#UrX@UkYl|#^I&{!)ctKH6`mVvGU|{XRf=%oTUq=Z`wLCa2sKf zvy7MtE{vH8yac8ae76J2y^w80qG}N=Z~FTvPCCir!_bi#WVB};7RrEWW(tqq21(0v zb-5C!^fiKs7SK4NX`HCYI%fE@{GQXOTLrHff(GM6+0}=2?D!9eNM1CQIjGklzKkku z0ffqohg+QmnHEpZH;{NA(v1+ktCh}Svu)aMe_p!gz@~-L`q@zb22!LYRa0qt+Wi`vy8+hA}aj(;y{X#v(ERW^#Z(6U-u+3$#%T}cj@gtM{Jr~O<&XfUia;txiggOv+J@T zwL=x|7Fgf6;nlYY+ zkQus`b?}9WRGu`XjwsuJj}3q(Qz{>NIHU4Z6Ntlq|1iC{#DS^kUn`pqTk2>Vy7qh# z_>0NiLCoI6hk1Y~BcT;v?_(O;-cS1l*5_(YB-qdgcoj8ftV`t8zF zH#bs$q-4uN|Ab(WU+lDZ)ke2y#aR;N20abSrxrGzzZlfvnPgl(Av_#YH?p_g+lgr{ldvw zo+udUYk}tm@7?JT)LtrW8d$!(h?DA@$?~qcHCA~mUrWCr?=sl|U{UCpL6byx+pOEg z;+*nf*WH)Gk_jV6lYGe{dgw{z9qbO?^_4OaJN!&nU}s(%iRIv%h^^*(*M*eNO6Te2 z96g0mvW1huz&=*}8pk zd2YYjaV|Rg*fDqxUhcAZ=5XMPXauqtPUeqQ0d zhx(Sjv3Sx)0#j><4lSATdw40C=^JA{(I_ZE%$DH&I z##iv`;ZJNX<);IWBp0Jw*zT+EZLI&H@U_52g{I4-=i{lIs@Hzvq1HM7D<2l1DX6 z1Z~R*R%Y(;{*fl~>AjSX<|6_vTh?r*xU7lzY^J=!l=_oNn0?|zV@b&-+|SB|Wn@$u zX|$y>Ogibb)&@9y?52#4j?9W5E!A1CzJ+Dv@E)Y!CMc1BD{ux2yCj>5wBV?wEAr{& zbefihV~L?P!i5av&L+X>H3X06G4h%svL@kdrj*ap52x~)p=?*R@|w{N`WH63J7%N}}-aFt{Z(CP$XXn`}CKjY5#>e;AHoe18va_eEG*cP_hE^~2|8F_m_d@P56fMkz_9>spVVdO-T zkRM5OA{T@3AlYEI9;(faF{qd6Q0az51?{kv+Yz#~*7!{aA3p*?NCyanyD22*rAI>Q zmonmCA{a$$C-?R3<TgBbY6BLEA8^2xCa!y|DK|FDH zqFVYJ#WBdzj><^eeQOBAyXjByS*bqD%cIqZY=^D#>Lsie;Kve-B1Z-RO(xgv$C3kD z>p-70M+Cf-UB6c&^0cog7jqWf*ZOGOuNK>ND@+X;7~t3;;m|dT8X1HIY#)WuPGu`4G9a z*St9@ah@JOOfZf5t9P*`f|qdbK_P_0JkwnduVXrvPlZ=%r3< z+Oh$^%qmwt-S|4zA(D($ybzoI4ti;@>(?sIkrnZ;VT+%0ul`op)W?;^Recmlu2`5) z>M;eQ%IUw9xny>4@({^X;~fQuwT|AxuXsfpNEimpt}CC($@GX<#~~W-suI8FGqt-)9=JI_|o zcy0<_ojf%yjcZrC2ihXKEdkvtR#m{EGWzjaH?Bw=QCeoV9r>ds@G=6!x2T#8m4h&L z0Cz4%#HSkp>nwM|a;hQMK+G6}Wll4$-(#(JP&9v(@pl_P&GdA^hM^}6Lmj2dJCp`0 zTs!8T#+}WIs0Bn)^%-N^k)wIV!UFJgOk~y;GRuKOMJi0z2K(L(pN7G2Ix?dQ{*q=A z3*0gLINA~^v8FcmN3t(V@|Ltc4Bb>`)ydJ>z*UgM7?{=7jxjyzWw@HR2s1TVb3*et zwy%SGK_~wDVZYV$)-`-JBP@{=Q^z4@GYHc;%`K5@mnEqe(+;@$S2A#E+jq*x1Z~sT za{Q?5En_5c>udbGZ~X=`P0Z$SGLvT%rT5E zWp_GZX?_SSuu+NhEL(TGXGi+HiM_{KvzgQBH)C1vpNsEDZ97rHv-id(PE2AvgY&rO z#K5_h^VvJ@R&-m7U^RAc)X5{F9aJIyegds1&eBYN{r6{QWHwV2MSggQBd6| zTX5767gwUq6h=Shz5qr)h)N~aT}W@<=mESg6T=L#vnCpP{M~(?D{3RW))~mY;Ue3$?nhV9B3yZmrkMf zE@wK2n%(m*ZNfc@iF=d&;f2IJ>TlHh)Pa{Ck&PZkogqMd;5+5wja-o*mcS&?DC~%)I@ZdW|d`+-zB-M56F}jN$dmBqs zc6~&=_DbS@B=TJdW*#}nA=X2wAK>#w)bz@fI`~OE|Jlvk3D>xZa!=5LX=iusF@(5{ z-}KHMa0s>ZN%=%33gs41rMosk*^3SopA4an0Ux}=)8pK(hPELb0olymq84xo+B|1O zo+I9b_)U&-QG9pzB?zCiNx8gqv-P9l{;~Y9wN)1I!9=3F&1C1l*vvFB3+V}J98RFl zBqr;%(W`#T=o8f$Ei^!{YOC%AD3_*MXls0KF#9M`6`V{i6_4!z4MNoN^#v%3caGFX zICJvwGk`jWgWeH}3U79U+Q|mEJl&&vDOO%iU(VlpeN||B$BOG!Uh;2hFR!aRE^;!m z{U*D-k{y)!HPrTwNM|sk^Sq3(KiIH(=sy2B`A{=j-t#^ypgT&tKuF%4Ew9ZLjc zx9^gumFN%gnj~KmWvvVbN{?ha`6@56WEC_8?3GyIdXfR4!=%YovNwQ#Q zG8}v|G?cJjl+_*CZiRa&Rjh%OX93tU$eJTVHPbVyFZZ{fh$v$+cK?*({#R1;Uw(p> zm4lo8zc9t0-0S}{{J)71(SH;njH327CV%p_|0fp0{^vVbSy;ILf4PvqCjK)F`8)CZ zUsJ*VTch>=fFT?ltp6JfN$j@EV?hbK6bOwy&jpJ`-OjZ%EFJ2h-%-=addFrH32?0NRGZu8n48KqM4T}M(ax20UI!1xBrK^!go!Z}R>Z1} zN&7;*cT<}1DY36Nr(x`>l56aWxtSU9Q_E>v-$@_uBV{srOW#=^!oRmU>8;s4$bZ~d zneWrw>r-!Xjt%VJOlSb@?rKlQv2pG1L~viGc>T1 z61RavRlv=M`6H_K#GbTIIc1cbeQcKB>+#WVe0EIp<`v55bp4;q6UTpRLim4!IR57= z`X40+2k*Z~j=u%PA2IQlrubW4{B{19?)dZipK{`F-SC&R_%rs``G1VV{kgFJi&gy1 zC;ny;e@*F3#0f z?a9>%KM3^`I24?h$L(sJv}5>J-Q)(Ed0MsAWLwqH%y;u!S>3)ylcHrWp?lXnMDaJw zDv0-!InrJzNMKsc!{wF~iP~;ckW697HL6@i!p-6wnCi*ErLYj+7;dAKWv`py_ z)^M10`Ix=wJ3*kdZmlsVu}CZZ!>7OOfnDZImp@plUNIJZq8YNu&4_D=yv7XlGM_y$QsGDcB?{gE;TtkbbIZUc2i%c`X`LBdN*{u@RNC5v$0y)`YSuLNJr@YtZJj$88X-h=!U zI`i~ryzdxahKGKTl=h;`eAE`L-`>?)|zc@81#W5W{Wj*<q3=k=4T+7$z5?RNR_p60|s2lZt#rl{B9pbBaMbV-oeic64Tqm$}pNY)>P zT@Mb8>p*x7_><-AlWD1hKqIoYr+kBNCU^_Ie@*GYK(~E4=slAVKV)WNlz`|~XzlRS zQvTsvA||vj$c!-92jKG;fqKSVb3pZ>C~!pea#8!TVxgswD0dYq&5;qwk(^{H!)9Pk z-?|}fk3n=f|NOfoizyp9@}ZkD_*QPEu6YDePs6S`&g*e_2xdI<;K~p#uL19nKl;&EMddH$DvLT+scNFKio#P;zlxXT>O%s*aj| z5TgTn$?6ze>~5!l z8PVrLmF_v3fnA#xbUf7M#jZMR^EpJDQXozNin4q|Z|GH-er<>0?bVlw%G4AG+V!=U zuRJgx;etq@pM8UdCx$ssO^9#yKZivhyS5Ns=LVx*#2S4GeqJ~<#s<$3`*jVHZlMx~ zALm{r#jbWS=L`!??2?mXdo*lcjk;|(Tc6gqs1{!*B@&PUdo#%Bo5Qk#0&!Ys)m>p6{!-xL37=jdXF~<2pXr1R@BMr zD$*r}%G15OBs9Y4`$p+=ol>rriL|TLj$qC@@|99*;~EgHe-juylr>wXyTWZeD06=~ z^Hgz}-*GmZcCk`FpFkXScD>+BnK+#UpO*tdw(W2UL_Od+jCX`}Yt<5DYr9peEH)d< z1s~$6mD{!c#8>RTvGQC5&vY+6)sq{qjo{)t)PyWH8r;o0bg|>>uZdCv>-@zqauK$V zQQqDs^+dTCij?EhUUHhw*5@ZEOuro0@ne-$dG9#D5)WIrfU*XplDoSrlzK|3>dbwPi%`+56V z`Qj)_W^Vv6a5tk*E{`cK|$+Y-puK zWgQVyyf8P~c!~T|T>f8Do12^W{|(FkZ=tsM{|U>L98B%LdD3gQek*Belr1*WgX=MgDI6Sx-|&ZlHCDx%qAwQrf@u5bFC$4H~e1TwjjBnclp-fo`<29 zXFxJni=$hz+dunJX@yBo@DLuZfyn#JR^sW!y2ih3dut+x*d25QdIV2zIwRbms4F>Y zet}A;VsNS)Iy1(NMK+@8R{CQMnxrT6Uo)C7&WaaQU)Tyyj#bM50qWAR+C77h9*5}3 zi^LHtw!i*i=l{fZ|NhtOe?Z6owAKF@rT&rh|G|yfxj0EUSXuum#``x~%kkHi{mUkD z{yVMZ{9kD;8!Io*zXW;fKCnJ25)1b8<=*y{GA;bC8!|`26cnT=B!)8Pp~BKEu%%=n zF5wUfE@NO2P=VWG!eG;&=)qAYIMDHiNh19;IB^mZE^+ZkO)MkS>_~Xildwf;NtY_? ztIJTXew&XQm+u>LvyG<<<$SIapA4>wuGYE=?dZ7EUgB}>`89tUp&naHe#c%Tma=%-VKcAZ9f?LBB*nl7 zn;c9Qk>V+z>GDNgL#8h+(@s9wB

    rYqBqMNXAIyw;m+pkTrQs?k_D78eo=j_#|1= z{!{%ZTm9k^!cUSgZ1uuQ-F6+UZW}t}hRA%f)H-WElTQx-{&=+jAx0dA{mL%-&Fm2j zl~OZr{uogbS&2DudFOoh^pF?@2ZI0&56dq4dla5oB#|K5K}>vg-p&rXBy|jKCWqZy z$X?QqL@Fhj`rifSCci#^f38e>eh7Xi4x0SBQLCvD9@3%C&xbe(DOf?6GpKzXIkge% zwbg>^8-2g0DnO(~$l?yf0c}^XK+ahf7nHc)$ed`+y$cTLecJ8A>9j+e#^zIO(?ZC3+)+d`6 zmaW+O5$ZOc7RWjFwB}YgnUX2u+7COhg5VyLT#SKiNUPRqyEatUUs|Y!fT%VyS2*&( zlUfo`QMoCi;%{Cd+n_mrl9#?Os}`*>y;}Sdh70@CA&(#y>t}cRkYS71FAm$u^m#_+V;SbQgCCmdbjxM^=~J3K$QfryExAJUi9*JuL@72`%;wjI)-vh$ zptIo0w8&{$w0XjZrgfSOiA3Q?1tQyn@!v&oD2#LRH0W(H#4-F2zAjprw9L5{(|4~D z7&b_xk&lSaeUl6F{*cV%1aA82k`J;7bz7_==X}rWh5}R00?=IHy7X0sdI%T`7+Fno zCN7X%ij(6pQbVMBwV>gSm#*us>lU7JS5hwtI3{7HE6|WlPi}G}NlCz&C7R0bG+pl; zrN3VMQa`fHiV(Y8;dXxM<~5(p;^n^_&dN{2S&J%l#I%e4(af@}xcSR|MrgY6EHMxp zbRL}99h@0zFZS2jMhh16%+BiBJYE1=^zNRx+*gpQ>AV`l7GQuvkhf~&V*uB3i>LeP z!FYKqcjvo;{pGm5msclh#Wn$f_@`pd@AJD$9+bnWc^5zjvVC{vwO5N?H<*zZmqrMZ z>WUbLMpsZ-{46J!$fOk|t~Eq0kCw3{tk*;sFRv#@M9y4tT2>Z_)m&Pi^BF+s=DW~< zM=oGRA7-i#W;z2lqd7=Sqp%oT&H4`1i6bVy)-gr^o4Mb##*I|#h%j*6c+BC)3RLdf z>Z}k+34qbnPe{_|c0u}j{BjV)elei&4|z0nvu~Eb(3--!j@5#VU5I1hNU2U*a)!d$ zd6Bt_xq>X{!YYE8k6yv$UK$TP8^diwt?ZxEt3AEFGxuRt4ydn!ySL)Pk+?#^Koo78@q-0a zLoYFpDkuqPYVVkbX$mQ-sDRLkI~QF@o5b|_ht}$4eNMee=AXrW0kGDPW<6erGXcx! z(E;7^tc$^Cr@PoOy;YU5IGDHq0a}D$wS)o5!Cjs#4!5N=aiJOCNBBpM^GY9&myT$-?LGG4 znfvPbCj4Jw7v;3C)ib%*KfAym?N{2`AG6Br>9XYXb91JdkDHsH2KX=ir#z2)A5jO5 z5Di$7J#HX@HD}XXsT!RMjk*u~5&M$JZ%zhz?%`6_G^nETd_uVUAsX_tqPzm;Y4bEV zx}3V<>W{7$zqaV%q;`GRC*TmQo1!iHJOMdb9#$K}BR8||)0fAuOE2^Mn{|=Mw#zO< z6l=A@ejoL)!;`TDKN73Cxs3SVPnUg_h&I5v{PBD!ah~oZs~{f8Yrhx@Rnt`xE<_n&^^=)CNthX9!d%qrm*LV7V-FkYZeO499n*JZ^}njWo2ml2Fzv9w7o>f$xdq@(SzzJY5^kC0 zMr7_oj{umKFoK=8E?M6)~Ava_|OyPR8FF zdg`q&{QO=P&UO8n1X^s4uYb)yZcdq2ig&B${C&coowXWqJ9<) zCdAk)8Apvg^gaG2#m8uyOu%fH=!x0D+ZLacZICl1K6?*oX7TuxoKhm1g#AT=Wxiw! zDmlldV+V^rZ)AyNP55CV8sNA@XxP!))8=B>(H&1QMo%WtJqI4aGuuCwY(HDbbfHst zDqjSuXXm^N-(@|Q#)aV3whk`LDY|@+jcmVCb8GnW5*FU!ce=BPY-_P0cRXKu7v9dk z$X%w_X{XTZwQVyBj$GHkVdtAqv$O0f#iS=tbFuvW`{F}~-+iL9?cr5|>f?H&)%^=% z#Gi*ig*xuQ;QI%X8~*G9%CRLh5H!SFMEDf)FAn+Y8sbkZ4PrWA6YH!eGxrd${MR%@ zgYefBdQqu6`yL8yTzc4*vE2E;RI=#u6I57LWs|>g7O$x2mI%(r#ojn}#8pmmGl)iB zkr~GO#TzoOL_WfK59>Kr)~RolE|;#Cu9j|Ed*A`0bFhF^N|8!(N~22Fzy-l_Z>`U| zZ3wD#;Xm4`WsEx`>E^eJ@?nOX3;rusq|-o zeK!QY*&U(iS3Ckl)OFLUF5vH!x{%Ksz8-`dJ@4D7RjV{pVlXYUM8Tpq2@E39@^8Vm zH4FurV@e)%PaKg&62esN0r!R<@li92O&&%mEet_T~@Kd=E33yyF#AMdA zQ2L+8+(mIqQtNqJUJtkYsUhfRU-Dc`^tKqzB9z!*@g-6bpE4Y^iUOSH3YQ2QSG$T= zbcdO8*~2Oj;0WgnH|a$fd+K@qQzK_pFxwngnwKAi8BCYF#b^=&#lOmN4L0m9 zbRb`Kvkh^$#zhhQ^Cv8j7(b+B>;26oG5Q@z!d1#)O~C&f6(9$>sz_Jb*ZYuu(E08K4cC%CAWFN)nVhV$~HJd^Sp?U$^B%VB41%& zu@2%L%rZ{D%r$RLFGKCBlH8$aAl?1*B*;NzZ7yM`3Ho9~)$?%uo8^aPR^)HsfayK; zQ6sIVXX_;|`N91e8K$hC0XRMn1Q$twE5Jxej4Mi92E!(yD6r8ckwV#=+>5cTT0!Y< zh>Aq??)bZf)|Fw61od$pUOM(PAFZA}i|HuowVj)eNmjX?%=2VHy6s1W z;Z57v4Pns@;?_Fs!%vXB7!I#vJYVg0z93>majelfkUR!x#G$U8))%xYk>`Z~0h=af z3haE($OLEG<9CXO>6yh($Md#4&Wd*3@9OAGhN|5HFhcq>lgG==p{vWv!2vNK9qChZ z-52=g$a6#z1MDwS)3lmAbO}1(DFr$lVwHgakD2)jpiBfhxEllGIeps|&L&L}%4UBu zK(#4BuY3Fad}jyvR7jP;WTNAI=!vBfPYwwj~8S$@g3Iqxit>$B*FsFg6al z;o8cTn_ln-k(!_F*_6OVLGShEOfTEzI?L4tg+F~dB1H$>bywjJjifQFaAR}i5HH(4 zw+kkaH`GtMT^t3LFauWxNv>v~VGYIimieDV9@8NzX2N2Cr(40BswKQz4sqT1(U7q6 zOGN;>UCFzm-#)U;9@br5Cdkae$fe*UJrp-l`&MMVbkjZg0Z|f2{Z$K5& zDe((NEiPf|eF2LF++z&T4Xg4)Aqr;nHAbbppn(j95VeHMj$y-gz)-Vo%|cDHQPDCA z&-doy&L+p5lPobQ(o~^pR_A`685H+H{f#4EZJoF75!d)$jGQ%D_&x_m%0|N?@)w(? z-crsdm#yM2cHQ5)Q-0rBI~x$Pe)0AQPUbBYq1(|IXey$g4uJqg7JD}Mbz zvda~lNL9ypm9J0E%6Y=K1e)CceeaB4#fw)GL=1Oo>!1w(YFHuCVtJ^io(q zzx(0-na)!Z_C1$e_J$6PqL4BR!u&-IW#_ltL{sGDjFB z@*?Uem%Wg#ahiS}wk5#=>Vd0QUon3eG}$tbYJ&z@;d(9xM2X%64Q)|zVzwg%ay0vf zps4?ekS0zUQ;orG*f@ViL)q$@-}~&^d#KzB8_@>ZtMq>Qq#*ydX@X5A3Vn~qb$ILz z?;O30TmWge)UMGZ;X+0GpkRwmKbmB3j1d$t%mFQ+3 z)q-xXbc3w{&+&3S!XR(jg%&2uO=G2nYtDNQX2CQg7|8{s;9x=iYPfyYG9rW9_l# zTqEb0W6sYpCb<<6WB9mW^$KO1s<2&bb<~TD{N-7~fV6wVNfWGWFJEUyo4PEerF>NT z*3;jw8nY;5KN&t+Q~AYh_F#wBh?sloMQGO3s~+3==MLxAXZ2?yULkA_jTR0Dqn}ww z1iAK^?|-U-hjLV?5`D8>rD?{`8g4EjT=k)8!nZ%=mo45DCZ?A`=Wizdz7y3o@MfUd z7UG~?9Angg&Od?9Adw7%oL9(jjiV4uhis2N?A7ty)LJ%XE1z*#GwzLRougYsHQuhl z_ZDOK5B90wVKpZeld=IN<>z=^6LLOPJ!W$+I5dBz!Lm0(F+xD0RCtImH|J`$tis!i zkMu4`rrQ$pDJdo4y%{oL?Yf>?(V~dDO^trD`+nHB0x3P8?(Upjc0?cuWan?cSimJ$-wXWMAt8fu7t2mW?%kC-xpT)O=)wk{y z16q5FoY!8{*Bvf8vDJNTD!h^CymUC}*LnEf{d!3)y4V=M=mO%s!LwtJ2<-I)$cyFA z+g2yjMp&G_bv%p!defI!Dd=q{YojQd5{%w9grbO0jMbuM0&II{fCV<8gI z!G~koJRuByA1FsrNpi2uSZ4Wac~<&Kr!6j|dMWT9vkFPTuSq;+zRD|MQ_)Y&E%Ufm zV|-YXF>72v_x!TvGTzdeV=j%seCU9bSjr{S(rXWWYD(Q$pZjr^a0Z-m98=Y87yNke zOqx9L(jorYo>hksa`$^f*#jc)UcXDd^+tr@MAL#1=dJ6|A>ok7hERSvmQmkx?0)a? z^4t1HwSp&Eb}TZoOuwKQG~+nC273n3_XaV3&cQuO$CL)7!b;5ErH*3?_%WnUZ!n+@ z^Z1n=DB?M~BWKK}&0`}64WnPBct(O>b=e=X7C)1`{Gp>v80(T(J1$Y z`DDlYRd-6On^GNE$`k^=_PHZfFhpJQ zKG{gmKS93t+M86u-a+B6*nRa23q_Yo4rDGY2&Fz0*fbEg{2EG8BC|QqWxQ+oyf2lM zc$}5y0g>=kv9nPkj*Z_yqR$~zcg4^2VS;Ef9`(PXiuAX`lqMBi&UkFt)jvI3N<0wk z&~SX3YMNTs-yXvrBirdH-%M2eQ2B%ItohlD7aMnvb41{0*?KH)uE>Qm&*jX` zEX1Ck!o+(87l-gXTzEOy&%Lp*f%l1HDS@Ia;p^;Nh3+z+XVe()URQW?vGCJN{qB5i zL(9YW`o~5Cid^twBwfEa4kf2=sxFS`#xT)-%05Z+2(;7blL#u6QG*;R%_-`$+%^G&{>CnwnVaLm*o7Bvb5SpxH^ZsNPGwU?0 zK#Svem{gj~)2~B7%~=-`9vNN{n>XwR5JqIgbN9Zz#xivqNI*3MB zHvWW!wxwuRXH#H)KdJl4fNb;Lam6P(YvdkbaNE)`+0sqwiuf7v_W2#RP>hNCo_h70 zuVCTZ&VrX~kUFNpiBD9(dveeyqt(pegVD%N>KwWEb&KuGi|>QWmh2Q0wg-`jcn&zC7B5t$!bG%=@{yMXJ)Pca|D)?1YD3#p)K4=Rw{N9N z`*rDjh__F6%U0EqYUoNWU{(4W)ch*_@`G-1mu`2wll!*zO?%1G9@L*qj3b$~zf4o} ziQ;uN3BrZt!Y)ppxZ#Tsj!nG@&it13Er%eJAe$hIAm@JO{p|ZsSr%G0`|r5b8rM44 zTGx8jrnMKf*R!Rv6|+5Id(M{0R?c>fhpN`<9dU-b+dJH?sWubw&Lpob;gP<-rnD>v_a4Z zi3vGf%lWvsZgGe7?Zkr>^A`dyDnGZh(tEFldb`epzs@j!a=-LWnAMh+&0NG!gJ;?* zn^usMZZUH#L)ifwbdRB}W;49)65T5jRPPg$9@Rmu@Z`ITfhq4{G2un$sG@jEwN`y! zkGdOAj=b~MBi)}&j5b+c@+#SWG!r6VH?w5voP8M99;kCz5a?y}tS%n)ZKbY)5itz% z)-pf&BKd`r{=4!B z2ER4|uJFfj4X=@zs0i8BniJlGeXm-_1$)=eIC&2@3fNq&ORDnhIj%aW?NDJNzq8b^ z_QiR3Yl^Tgu^(cyTj}n6f^cbjvvPO_{^iA?Xw35^L@kK z-h)oV%SBy6>-*7*1G}ih<7YCo)NDu>-3c}_J*mWug3m(K-xQydzL)uMThz;VdFL?jGyISG?qrE$&awRJ!y#e-mM`&M8FNo~7gB zTH2Si;q!{mCK|YRteQrsK(B^$(G^-bL0MBzQ3ATKpmAK|hO2CxYMfj7F?Ch7kKAHW zk%XI{8dIp*`GQO;7f&U}+t7@;jm;Wa#lc*Z@5QcePA+cvb#|OHHq1H|+0H2Ns>A;- zDa(xnN>`VYRqvIyDr1#cvNPq9>{WJ1OoTpparZWMw{@fogUtIDG_Gmd1|Ect8;j~a zuT%*OGl@%yqJ(NZXu5X#f{aKH2ZU*1JX+1(TSuPY>g>L*bc>$Ha_oaddcKvZnfedU z^(h{Q=a-8AzvQiF)`Q4h#D1HouaS(|i!-6@*p}KGTmtCam zOZ#2)J(i~ZvD?!om!u6i4GPG~Yp-PZrxWwJh?sux@E0#ETfJt#zh0!am!OlKGP8Iw zVN^fYh2tI<&0T!j&XT&_`r;75>)MX6r^F_971H~HP1OF^Z^fk!m_O91xDYOdP`o-< z`q1Oi>~Ol@v5FRujIq#Txs8`WBK(g8!HPVgTYV2MlZr$y(_H>AZRj=rp5~K{bj4X- zR~K(G>ihe(8B#RHPT}#fQuZn4_iWblh45t$!VtXel64efFENjNnf9P9FT`3K< z5aMhmu2+9oqddR2km5p1I{j7WaB83W9XFnOw?gWN_ER-QXZ@+nS0ln>z!K9L)4Rs@j&Tqqu9nR{c-y=0L(aEClO!EF;J5MlV0o2?e`0r8 zRc6(ZLi?t-G`+EqNppufJ{_@&Id8z$X;jo;^`2NfJ$G@&N&WrSeR%)v|C22sr~q!)vt4>A6<3JuZGl#rR;uXUYyfdal0LsH{|V}@Bn6h2Fd z7(yb6anou6hL^enr^dCK^y{i6Y`Fd2GxA^Kxr$`Fe5$H)jqwHOeXDtO zrt!yE<{R_zFAEjYnMBe>Ub%)cD3GtaTzbOMK`nFQ;FY3bknNL22{%nQ8ME1MgacP~G+rdqnPthY7%YwktUFKC))w_MzKA)$WOlfi zSVXTq37;b%db^eqRkyD*7P~J5HmV0jG^&MH6rGtiV>g@i(M|izP%qQ+S^U=hinKef zx}r1N%b1D28e8PKjn{XF8kYJVeMqhQ_z;mM`R=PHcGyh9cCJ_4 z^WAOADk-Zo;GV3C#x=#KAIQ^c6|H33PN7(>F1w}InkTx=(7&m`+lnQ5_9bojk)XnG zvS~pb5vzeBp$qLdPjhOzHefsAy1rmpUNhY6-GnshP*`| zqH62Bpr&Mk7Vrz5!W@FZvS ztv7s>EF7H+9a@`C4RS_R)#s^oGp?UDT(HpRCuJGZn482n><`7Xkf<@nJiWY}2aqd# z4qQ#6rrbhb%40y%rUFY{xHY>i!qKS}eaL$^H?6!bn~2ABMu-D3Q4DOSs@|O+8 zkohUdCb6405Ky|Ug3#K^dKB;>8P(wRirbnCRC$lHT8b5tn%;cMiEbed@&Z!ubToR- zK7F1}B6p7JdilHYPZ1oiA&2aRcy;p}0T$aLBqmln{p>xj`UCFImues$shirJKA&p@ z8`*n9qAgv5dT?CLuI1Qq(T7jgM_z0wogmL=rz)88lcN>OvnxIHxF2d1tUpeBnGyHtExiAajA)yQfQe8tbNP<(Be{~R&ZA}b7DX<=8@-P`_3Z1Ea%zT8LLM4ZjQTq6d~ zCsfp?5tpLPgM13=Oi(g?tQ;o9!UE$Mpo&*H^)ITfLn|e_!cyYSa{uqn@kssBwd^BZ0~G){5U=mIha7QzP1)vP=$s$1o)UL z3Z~>mbhNV@zBD!_GnDfiF5gHRNlM=-8CpzA=a+y{Kg?D)$s)TnW!TkogQK`7K^x3b z4?bgRc>Mi~q!)|F)tD@d$xq?kgRYr$bGOCwK4m3mCKEO(c=iPNkBJt>8jV3}uk-~U zYUxdhe)f?~)$dMdW~Pvr?d*P*J#&eSoXjw*+tA=LuhROO2{g!f#weR?YH~(>pzL~7 z`NqgKf8=>4MkJ>Rz!J>L_`{omrUUVJVC5t))Vq7R>Tc>M&8kXn5a&%QYARHS|UoWPHnW=l6J`W;3FtY7=zU>C$%20~ZRe00dF_P3& zpk|>VEYD!TPy?cWXY}pfWw}@HeOQ!qk~_EuE-dV-F8C-~R+Ec*mJL$+nV+TR9@=a z#}@97N}a9`A(MaT`|MhjkN0ymu)4ZVrvPn5qfBh|@*uft!)X~cR6@A+WSYm+r7FGmja8l=oCek-GSN3X5t{-xP{3YAL#=t3#(t0x?(Ca#DACLB*;_ zVEB3P3Ep6;efcHxI9@|>MupP>cYDR!)=6JensVN~pb|x5Fb~o!^6QhobrvprZDTr> zosypLDbEuO`=_$hP!-O4ho&6T=>ng8e2IBQ=JFUkf3$+Wy1w(}@_fCJ$X?dzji=YM zhzbY6#;0F%KCn}XTlRGd+$l?QBtnx(=raf9`MU7F&^F!a4cV=laX=kDE6xjCk2-}3 z5}qLJcId4Z=*EoYgD^Sit>^RbcQC0HL4@s5s~mbBG(irHCd6%vlMWUrUc2kfryWWO z6&y0AhCbArKN2vYvbDd#iziE=aoQlh=isZU@7yi#;b^kSfHZj6jQ2BM0jf^i&vw;S8tiB8g}CuT42+=k__zs1zakX3>S zbCfz#cz0ElcnZ{%uFZ6|pbI{)=PUE6s@UQU@+vn^jj&%*m${WW%Cmr?@UwbBDG_aZ zCRZi5hOM}dXgPohUGbERtfofhF?!IVdIL(*+!!4?A926hf~H1EO7;G1ma z?6>&n`dSSRiMo0(A3A+H6Y#i>t#)&<;!brA^XXU)_Y!OqE+>w zvS;oIRQ}AZOL8jq)T|SNx;a;r+IIYwcj;I7ofXrK(6}d`S0VG~V7BAOs-hTpj?BU7k%Rxmq;6t5U+QI0DM_GUsZ}Obb1fS@N73i5m}eV(z^Me-S@r~_*sxX;@=gY+W_YIrw0 zZT#X$pMFNE=F({sa~n}`OotD?M;fFakR^M6Fz9g2tX%8Wh?Zojd_rGIAznS)V!KtI z97+|m@H3o(Tly4k&?F-q$1po~?h|?ovVDn4pAo1Q`?9Ms+T$En99Uotz*-C!1** z`w#PTi6Zz_4ckA{uqG&=I(&N7ixJcivTgRyTE)=;Z^BEoM3`?fr}U~kZgeN>SySdL za~6t5k;(d>yMLHe7k#E`uWF^#ekU+B=ive~@oddpwUr5b4!Ep0#Moh{A4Rg`;qQ15 zl-9P=^@Um;e4XPm4R<#3l^e4zTQDQWRa1K84S~gs^U%1CK6@;8AY*i=B*pO%b+BMg zkz`3L4VT6JfTto#CGIWE_Jpa4jYftEwWKQD7%TQ*1Ed;JizwycK8BS_N~!2FK6v4+ zS90EHkf8RA1IMoFt!aDRuFo0$&kN7&Dzr@>@F`7sY#lq}uwYkVp0eYaMEvUQ7s(~N zL-|Do)2g?01&wmnH>=nm_t*TZru%x=F{#zSSR;2^<7kHn?sai=yD2intnYoSLl>fO^f68L4hguMgNTE!LI z9Ew}#RCSF@BZR(u9EdhAjtHexTOM3+&9J=Z#!||g4!pLVYYy9QZ9P@<;mT;qxT#1x_EDX^a8bnkH51?mbNIs3EnQNih3@qjk31=);X_lu}LT31RU8gBp%T~;1 zsgo4h>;10_jXWSv9p0-26|~k#I&((#ixhL4OPnZN*f~5CATpe&%h`5Z6=svTJ$UBJ z{d^W1cbXlKyeQ*lI#bS(%i+X@1W~6{1#)sGGRoUX3#rCpb|@cJijUoN4Q+5Q_7r4_ ziWqyA`5(0h< zV}DN6oCn7TU#S#?mL7@Qvq0PVGd}yG2GI z6WVvI5Oe%YMN0P8oNmDps%&ol5oI+3nXss&?8!?^+)DNrXCH4cumojJWEo%xnYd|n zS!*4GUX<(bdv!6>>Pm$Sw-_MSt}t=)L~dpC%(=;gG`03=PNGvcuQBza+Aa|8WU!zu z8Ez`AU3&I4LP){>VZ=wxHes1${!eTI@lqtN5iDDYSu7G^`^IZEt&-C9nzD5C;$E`t zf-+vB(!*odbGwDN1dSuM2qIeLCg0vEeGnn3A1=xE{)?~%{i8??Hn*!GOTEOBZ(@x{+i`rnz~mXxX$O z@e|S#)#@F^VL{G~)^8upndxAv<1;JIoLcH%OvWToNL#eBjQ1p)M=d7591D5dtevOG zl0_wL&Q~!^`}vX#Gya)Kn{eqUIT~RMt2BX6B&}i7EXb_sEHpX7F2f_!F6wGG$bi&0 zvjo;gxlJi5edVlNCXfqBM=N&GSBk&cn35k|FvKbz2Pn_>^Qd>Y}OUACo zlnh@BdC|-qoHGmM_?e zn1&Ru0u?v>qMKPyXI(u}Oq_O=viu^AlrQV)%&R^Zy;DD>+}QJwl=hl?`L^}yPRJEO z=Fh|vFFYTfoYrK8_)Shb-u5MvGro-}USH#p(b0J++t@Q8%I!w=D986Pq25dy3!Tqs zS-PTRP*=sPKmwT!(4*vwkLmjo9^SurS*kNiO7NbK?IihyR8c7gO3H?eQ_u?|A+(7V z6XA!4dufNmXZOw>iu4^Gk93c_@OP;}e-&$hfq_#qf1Z2^|L+!S5dWSPCT3)=ui~Vn zZ|!iy#@gm*W*Csug+0XZ$LXDLB(MNO@_>*K;50ul^q*E~KtoYSGs9rNWQJio{(Wi~ zE{EvXtfD`wG{7PMUOF3^Fo%EM7Ai%GJH2zW zs?{os>!N2vRc!Bl**bwm64Cleq3IHV`{Ivx(-NDlUi4Zil{1Oo|Szn7# zifR2YF;Q`EK_3;m;1qKh^wzp_PvK^wHNQW%`hn+C)5tlB%?%6ppw`x19?$z0l;p~W zPEV_CLpl=0rh&tLzvSs+3#}RO=xWw^`rA~@(%xgcs zRi~^zEUY4vm7m$lh&Q;^YN{Aj5n|cqUd&W~SGE*ib&{f((Y=_WFw zAU^QXAeeVY_Wpsq`P}l=$h{Js8{Ujx)9V|n9oJgv5+*|h?;p_Z6YmS`5%1Funa(bM zGM-(&defU*V9o}q_f0c5tKL5`t-diivHY+<@?el7?tlzvD%(C#e_ZohY@6mc>hZ}? zclB@X8VSe?Tx1TTZcgf=F96et;&Mup*eA{y-s=8GYp{8 zWW4I}G~pfifPioXJAiXKp&;D(tH2euVg)t}kz0ZXsAusL{t? z2pk>^JVsnn2{`Z+cwyUPf51V&>&Fi$aOCMXWBa1ibi`!of68v`XHM@?=8 zF$wNlMy`(B(pLH=Mxx)pq`!ZOXdgY-_(--Tu6&6C(4JdC-yVBhGVD7JjFE$llf8kF z0|;>2SaNO{8Jg*1k733V1V_WUph!3z4Ti%Z5EKN2;(>6X5D*>+5(b5$U~p}2VQXs} zM+Z$JC@y0cs4Ief3J8iz1_eQJvH-zw%zp0tkrE(a zU}mw!5@_JYEvf{Z?d)u3V1$tr;g$wD0%zt53UZ4AY69qY0O6hj2Dk>j=PI3!v&0>@BP5sx6B+Zjrb+RB_zOL z9yAz?5C@80@c?fqa1Fo^*lVD44+8cbj=;9T!o>kc100v^sEHe@+-m9?AT;0xP-rfI zI_;mn14k-`TOM#izA2`6jpa%xjDS`s@0HlE7NZ<{8^8hdyKnqmt`)>pQ#Lm}`GyFRh!La203z6^uWc^g(PtgF9 z`_3+wbgbyG;sieacSVA8@;I~jE)oRtpNr(XW&E&`->n^i1^g>3!LsyIB)~P+da>Ha zY7%>mWfuoSeP#4uhG?w)L3vB&& zECK=l$sVu}!#WV`X#TD?B;sH2hf~!Lwc)(YQU0)if2B6SQh)NtgH;*UsbJNIwP0Xy zW3BV2CF4{GeBdk=JNSNB@;{u>cQqrhD*kZ~r}7^I8j1eNAI{DHxB2^BXShh{2Ty-Z zz79m(zlTOd|A>tMA>e`|Y&?XG0%Xk$9W+5W!vNuA4agZQa?p3lgT51pZTa0O;73G? z3!ILk$3;|sRqc>7v$o(Cv9UKavd4vFfEUI9k*Ox&l3^eO8VNXNI2g`_0G8WuE|m7a z@ZLvpVkgS~6esu}I1$i);QXgbIEwek9ETJ2zr!mQ*AHG1Jis|}KY9IU#(fkob_V@V z`NiV;i5CHczd!K)j`pX|ID!@z_x`77v8aBc#d_I)g7&8eK8p6pbn|aZ8RyWyTNKW^ zeo7f@&PP1R&$;j@+9NLg-#`mP!?+;8N(yULFf{+p9KYZ^;syT=oPdRZkg)I81Z8Ai?*SYLr!i|M zOG^;$0}Oben@*0FX4cpRA8w6C1jLorCagx*oXSdUN8?JMkmFw{g`FHtZR~#plvsa` z3#*zF5@WNZ;|VX4u#c7ms0GH+CujTt5;DGy@j0hE4`XKOe^f#B(^8 z4@?C=<2N4cw1J%xeoPBEl-Q{SnDt=*3_HcZz&}v}?1}-aY*sN|C>RO>wl@*LKNuL! z0YLg8teL zi9q}TgTSB=KuCF{eW7R+ z>i2d)sQ3phJiu`@8IsNMI)Vy&V$zCw)j@w)~^r-`ED$uzqicf?z%VFM30w zV1LLIiAMen423>o_m1}ZW|l_w*c}HYvpYtBJLSgM*Z_M0*jWnLJ(adLwgIXN|M(#W z(gg8~0lSDi!XhFl9xm&C=WygE+I(tUpK+V&tf(PqQKEg77k8U zAZ}4%5mAIVz=IeHB?3buphyugTpS8VNeGL;z~T_>bmriwZ|{h6`zSC30w!W&62B=y G^nU=1O&GBN literal 0 HcmV?d00001 diff --git a/docs/Quick_Start_Guide_for_wpa_supplicant_WiFi_P2P_test.pdf b/docs/Quick_Start_Guide_for_wpa_supplicant_WiFi_P2P_test.pdf new file mode 100644 index 0000000000000000000000000000000000000000..0c4c3c218e8449a9e58cd8eb60aae4472f6139bc GIT binary patch literal 341180 zcmeFZb9iOVvN*iMiEU$I+qP}nwlPU2&cwEDYi43joQZ8uH1RJpFV8)==X~e>^*!&} z{Z!YguCCRp?poEoHi^8jC=CNGGZaZrK~G0dQ%^P&BLO{uouMTZH#eQMiLIHlIRVov zMUhU_!rIxykxtawz}ZCD#K_LrgqIh}$=T7wzy``aqccs)4u=EI|Lh)>6CR=XD#iW_G7_&-eBB4{rDHjR74isMy|J zXD3GFFt?qIAMN=a+{%fjmt_0h)ug_>bdOw~9bRatAj77aH_)GD)75;;dojFxx#?WI z;sSxCTjZ45M1RU(te!}5-}|W7L^ElrmHb^vC%?0U37@t34%!fLr|L6A zUfXP1QdQrU7WgG%-#gH`^u-Zf>jyYLtfd4#%=dckY1`jo_V5=C3mfO&svARG=vP9b zD}5wKR**A9&KDq-3HTy^vWZzXX^wn8qz&$E*l;~NK=VC`8wAcjxW%%iS_*hxc}0bJ zJv;J6s?Q5SmF(NS+kr2$eCQBwL;!K9(Tsfg8^y=lGVafCPll` zauD7$IWyw=Y%xyzH+!O)%{xFoo(;6x-c}#Q{WZ>QuKT&9{dtwXD5ZR()!%#uP&~B< zIyWr_!NhlwpFtOpDafsfxas-boQlu4X%ROP>l|dglaIDvTzFRrcAuBhBO!(iJu1#4 z!FzIO)%ZDDC2qwy2;>-Q>m9igkCKoKnpi3vCdfmtq9CS{5E^|Fkdh6wS*dGMD@D#_ z4D!5<`asi@LsFV~OVs)0hdX^~nWM+y?f0M9rBOya$`f}|vNiiks7^<28(Q%Obucr7 zpFd^34Bq*=SZML~7tozNCl=y@uhlg41r_O2pN>7bVo6w?gtew{U4{!V?>1yC$jhx1 zmdUZC5}ZwB!$pujU@%oS@#?qwGH0(#jcO{56-kIF*Bn41bLz1xm9E&b*B$bH(YjJu zfJ4)CS_U|3F0!e64B6MYNu3|8e`lDpg|C6J`@*ARnaMZ$^r!uvXZkeps? z=Qjr+yh5e)&ZPkjPMjQX4l8BoP2YXe^PB7TF1Buvx3I+aIXa@vDdKA^$7JglIYEZA zb}O#j9{WUZrg(LZDHGZ%yMMHiNU*C;^u~Kqp0-*@h6BLFFEPP1^RTqUuXBPn4~X`+ zt?}#zX|$~+lOJK{ciDlODI0Cy z*wmF}03rdj^UbBGyjq)vMF6N+lLu5bpwafi%0D}|cnEkVuaAq-4DtYg*D18{R^ZGa zD2NDc67dx73W-l;@q8)f(_2cE7!>r`IpJBPt7-!=&UR(7s}CpiBXM zhRBY~G5bJhff!+Z5&?Srp!$^p!aBzX7H2NG0Yqe7UQLj%ixTZyJOFGR0jW`%9%>zR zaG$v>1WEHSOUO+@H*m2TX3xMrT#N?tUHnmD7wU_h|2yEzZvWwLqeeOYx&hw6P#>@3 z^?}`You9~CVQ0#MHyPjY0pms?&2$w82fa&BqI;%8(#K^J#4!ts%drC^Zp37zzb0@9 z<X|Q>C|sM^d&m;kq_v2bzaZ1v{r85kPOS0p`85^-qgNGQCy&U>*!qjRbtZXy@-h zFEP;^$PtLl6&CRg<{7GG!ybqwK${QE*1ravH|6blbf$m#EbIsK?>fuzGR8 zRpHU17QatV%I*_n$*I(Y*C3g`2^&@8M&pN=Tx^02fBZIX62S~%UKKqs+RwmO+kP-| z%Vovq3&+8P!ZUFtgHoY4oFzeSFXDS*pX+c+B>^*NF{aMsWC-@~Bv-b_Xv#LqHPij; zw+IpYXiSzuV3dYgahA9jv>)Tg`B%J^=#vmG@?;~F=;e-i)%gbtKH}uKAm{9&jSy0R zdZ_zbtXNygyXNG@Q#JOyahc-o5Q;VGmZ@Qw0fpLDP(&DfQ^0AA*vc~F0h~qL5L9Mk z94g+WO0(}VsU(3v(WE)p5aG6tFbsG2DYG3DTHG63fXS5nWb_~hQt-x8XXEw@P?z=5fsAz-J{Sm%q@RW!^a~Z?;gaP4`E_5O# z&=K*1;@O>}J zLsoijXk{z#;y9A>8(*G1Pk%CqboV(9Fp-b*Jec?Hg0?K(HsprRqlhU;>ngFc^F%VUZI};k4sMtSm0b!%Y0 zGHAs85@)_8QxJnvV;Gv6Tam;=(S%5+zOpInFzAYnMXIr1ClKAVPeZ+%xUYTnCY8Ey zfNpCs6Z)ECx*Ts%n{+Dt98X^Z1Xb2@p{9ehA^OJKg7rKg`pJ4My4Uez%Ct$p`Wjui zpsLFwyM3gSPqthg&EvSK2s`{v&xh;5nY6YHr`S~tajb>ZB5vD+6mC%sga*`FO-hHb ze2W@AQ+$mZjD>wsUyb()ODWu|O>NzI*w1O({B!5~yDH)CSWNw_-3Esm=+GwdSMTy* zPm%bH*Uz%SWD(kOp7T5{&Z4sNp+YEoFKG3 zQczyF`F87s3$)3SG-8K%jIn}lh;eVFby?9nsn*+LjzqkESJXw8&N|iD^B#e*axw;w zS?hy|GpX8rlavipD|6SDo0o+=JtLVb%D{+iJk;3`I-$@!%D`2;wFo}fjjQz=B3f6m zXDFLZl{MjOJF?yf1Z2-nM8yQ#I8fP}t*cbyyQz8M3JID8x0&WBBu4M-VqIhsK1BwS z72PEPFZ%LGPl%8s?8J*`q)SahO`_3qZp;2x=8KJ^%vVZ-Ot3pxL=c?Q?b)hA z-`uh3M`E)r9ULVlR13J^-Zm!3Mp@>qn%WjNNs(A6;k=Z6Aa~+iP}+Q=C~aPNXH8z< z2ED1~k;2&;^C51z9tULF$o}m&B=8B_t=a>VJi0bS)McLButx+#sH7UzCisLUiKZO- zo8Y%80iKEoZpLx$K8%RZHv0QaI23LpH`@=M6${&%@F*cMs=}wL$Optbc+6HXZhryIljd5 z$k$o6Q=g5GL`vR>#pQK-TQq}`c99*2?ruGN5*|bA!mk*T*}__QCYUkBX2lP+gR;sC zXGT0YW4!NubD+VuFnDdAw>o{gbFkS-HXnl@-HGlou|tnEiIo~E6~{6}<}BOU4UgHj zc{lHSVScx03|}{(+hO-sKx<7$(Xi4&o=G;&5~a9_YNjay|I9vknc61ZNKA<)q2Mb# z!xbwBIuA7NHa{Jaf*Xb#B4N+1h$cNUFaAwd9KV>bA^w{lY$}>iB5^q?G%b~X zSs0-Hf!Pi9XS-WPlOt)n1@6ivysldzruXxX;7b&PkDps;Xb$5NB@s!WItW0;r)llU z$m{VYn@=t~#O3kvVY)bbEj%q}b6$W(-oqEw#Z{(r$n40?`=;_nDhskK+s$25!PmD@ zrvolIG4H!I9)bnC*?c9zmU;4+I zv-$;Gm{H%OP6;#hux(vRoZRE%uzot)_v(R0UBBVHeOz-tiYjulZeTv$(X*PdI)NwIQcGdteIpw?yF zE|QT|keu`{7)c#DW-fg%oTkiK2}Hu*!;?8_dpfTVxh~`J`8KmK&UuCNYSAUu+#t-FKwGlgs^Zd`6qb7hSlxXwNrqcXi(}omu2L`e ziHHL=W?o<-H5?u!878(3@8#!B^QROOxEp^wRqP z)}9e3ZYoBKJDku89^M*WLF(cTI^Ja`c$pk=!0f)nC9A}70iHEX`VPK|_ruw2MvJjF zS3@iLZP=1uwjUm}KEdPNo_wf(!TSny&bk^*#|f|fq5DETyIRO|Y9A*xs=j zCW5bF^t>Q}jRLf*2w_8)8F$hrk*tcNX&^pWkDes~*T6A#_6o>y7=_7;i(t<{)UDi~ zKhT8s8G+3&gqfYIN_BF)Wuo|+OEa7}1JJlo*HkE@O@e#CG#L`c^B03N2IBar=_7ws zkjQqzwC_Wd2rF8#Ee6D062W4O7ft9)#%tpo}h?FO;HokETsnd4M=MOfz zMGVQkqPd*wa^KCSu-P&1wEjaD!J|X#{x3G9Jjw$iHjVA>bioqa z1T!3FnJ$tcnro(QhAkh4Nlq4=4mBO9upidXQ1y5TK7o6}%~HF1Av4--FDM(e2EYtP z)%jgBh}bN=WH7}m1Y>EU_$c}L)LE*7+>8>^mL$h-1#v$r-gwl@tJ=A49Cwg$&sib3 z%blec6Sv(belOmvx~TzImEJ8+Cj|G_Ef77)mSKk~z)%YHa);TFS2n(<-&m_en7x~! zecxPmx$)KEv9Laug%gmacmlj_UH}yw)Gi4lyCT#^fw!uJ%uz1^GjPbQtJrrZXv1W?}bJ zC@Y#8KrY3(q=jvRQPc5_g`%C&+WZM1Y&`Go>SG5ijzPkpOKoAkDtow<4u3B6*+(+$ za#ut#ylPEogFZo4v?dT)Cd-gdk;vdIDsUXdOn~b87NI(*uJ#60Sve|j6$B#~!!i`c znb(9+X`t}Y>mmEBL^#3l>&*(oqMDiSs!jw0%SL;lwQyByh?dHr3AbGyvihMl>E(^; z;BX%Wo{sp3JS2?>@$AqV4=dX@@Uy-=PW=hweIYH*{RhHg+y}FHltoQf0otEAw!E2a zgU<%fX>BMMLmCX;LTQnDmLX076qvM&Vf&~JeHhaax12~)Gvn#cG0=`x^z z*`Rsm2VDvJEkq}hl59!lj-WO2f2xYuCwigFu`7G0E_GKcQb`AO5e#`_zcBb+Ii{uk zM#s`ep~$D^*tDaxda>EG7M+|!obXWT>+>%CHb0s3iBc#3XV<>!q87M{40q8O!*QYP z^>fj1PeeqYakysI1uft)SknSD(h42ysK4deQU-yx0PJA2X{%ZnWhn4_D3^17ei2+i(s`u?^eUd zBH&U2*T?n~)BW&nB%9kf?YzNbn?3ba9lz$Zdj@azq(f%+3XV&X88zb7-1^jgto2j) zI9E)rta~5nvl;acZiGS9{)YciyY(g=J7ZMVc@xq|^I{6y62u7ZQpCD%;PG&N`!=U< zAsy{`T59kZfs;O3=-Tr#I-J3=ZB3Jk&K;yFg{}-ssFitDi`I1)zwBuI=>CKDhjuHU z*(^bS?{-BaJM1)Yv~22)v7jr`w}LeJSLNm7t>+c*h*a~D!@R8qy~|BDNRBMgf$h{& zQEZVFOL*r*pvGlNHCYkBjuY{Eu1)VU?KtaRWIdz3$(qNr-ZR3wD%7CdSA@5GAB}Dn z+&%%8nGv3WQ_x$QPoM5@CtC?YZB$U0tcMleZF3^w?oK*(cU3Sd{c_y?n9DQAR ztj>hDs6pltl{OiX_nZhKLSrEq{*29^Mi^B)=Z*hCJJGJCgtmGQeKuFDi&yjZcq^a6 zaN>(`S4!&H511ilX?Q7}YIT zF0zRC6Lj*{>e_dI^rg)A`X>M_LeG}bNiQY{9}nM!F{9HiFE!>2wAe| zhf0WJPIBCFE{1{RXnR?ximQ#@%{)^Dci?gkJNB>mD8ccf9<-jJ^dhqF9&hcl^T)_8YS_h3E2`6U(IY_V2-Phz*u@>CV-s$+g ztkyJH898a-cYR#p@M%I>iEh*R7R0UNIdK$fDAniBu!IT{br&7lhB@Xgigz$#bPZ|Z za^2ZNM-@}!CWJRyHQvEUAlh}=v%w+M$w6dW3Pme?j)vsDBfKN70{S4a{XLt^ek;M% z2ekCMbZ(L(m=}#}x7rDu8{9eL9J1|nLMJ(Y8rnAreArDK(uY;v{99-6t@)V}TMaE{ z9?;fIEa>T0xMq%gGg&}Z7?!6|B|`_vqwPX>kHLfS_6hIPsQth>H;4Dt(+LY+ zY}{^Wqh@wDO6&WDRebb*gi*Z|{LJ{KdZ@D_I++7}p5@TZ_afA`7xG64bIcqZv~?UE zvgxjy*jT0lM}q#D`b}Kof&~sQ0`%;UKDsaq;6AG7wlFT=#q%UW6NzT<-*gH05&(nQ z?g|r<&Y|z*X~#C|(MHo%h!D0MMg zBj-X8`o6|=fdl7<@R#!S?`auTLuh&n(<&tN8{3suAly3p5v^1nW_RbJZ&^AyIrC?h z2M^N-^|C$V()@8tR8XiG-$E`ps7e=;O5WcW`hPh~Z;2oDmpT6;P+FQWJ>~T+ZA~$k z%9BJCKjB^vY2a<MD^k17;pQqbNM65f2= zE2#G;%nP7wdKP!80YTMml)W4=nFm|nRTKNUdX*&B`)Fk(U}w{f@XzW7OB(OP5m`C;%vO;t`Ouwd00W` z#;cHBpmWm~qti5Q+3PtlCUSVhXV+La)~sf@_o?18`5bZ3-3rx?1}eYB3f*%^61vg0 z>n8H)0LhkGRjsG}0u(&!Yp>1N1dO}o>`-{&y^;b8b20eyyoEimH*m9TDfU`#^LrQ- z<7IF?X-IFD&O6T!I!T*!rTlL@MZrosR!jT{-t*O8_X4*wJK+!balXdl4yI!Z z;7hJ8f(lM4-V*wCdllEOu(qKDbWnX6wKS7m4$w`{?)7Y4=gj?-hrNGQd3P1i#a6-M zCXfLO%E?3NT;JXKW_pWmakQ9!8lICi1B`c-v~YZ~oYgJd&l0BGn6Cu1lX)&=JmEC; zG~Ed7w6I>y{dDzR#Dfx#n@Y>H4p8zRy1W}hj8 zWJ!IsM8^Z~3W=~WV~1K?QC?vmiqJPwdcw&J2-Hu?q@>0aHq>^2-X=O8`aZOw42rZ5 zph0Bx70S1b>ep)0eLC@QGSzP&UXFX&CZjrn?e)@Cre=DXW_3$KO^r*ZlK8(gSP?uU zy@P2D0$muE^|M=_LAaKiNB47ONqw8~L@8I7TEnqKqVERl-df&|Bv#vTJ!GClv2+r# zbVp9@5Ef0-qj-_s2(zkA;ZcKQDZLlz*fAM%X#I9CW)o{M))zz=;u+^343Hn){KGZE z%*6crVBq*;F#P2u`O8c4mzU%(FUenClE1tpe|bs%@{;`JCHc!s@|Tz7FE7boUXs7O zB>(^Mk}%N!@y7cv-6RZuf1;M*-#JoSsU{V%C5q7Xpmyc)DXZ!*8B|bT%T?S~2!hhAIyp~!HfqNo%y?}CnPyVp=ZpSWkD^*v9W`Skm*3+Cx~TuZ}5=aqX}UZhWR*IsS9 z=BVDj>;YQ?24l7j#tf_n2s5-8^1b6Xw9Yq@Qy2tcbyTTDTKs-p_2eNQ?{Ka4UvS4IJGbu~pg5>-uCTB@6G0#`cPQlMU{vIWMqsdxCqjoao{$#>UnyB4@p8g* z`;|Y6idOfY6ZO3%%~c?Wk|D$!gpht1eiCs+Vn!Hi0aiu*sIn%$`8HuH4wb8>E0C5R zNmUR)W^KQt3DcKI%_GQf#ZrwU%S)am0Yw1pZ z4)wco5ZID9!GiZ^=pZg#POrDAOU)#)Gt}Yogc)C}0(Htm7n32`X$D5CL7da|g}l}} zTl;JSeNcw<6^w*VK)D^UAWoLG3&^bx&QDkq7XFdC>~Ze5jBK?;>a@pfjbA#_Bn*Mp0kXL#r@Hh{Sb{ zh2muSWNb z3~n>q@hei!@H#dkfeHX$y3$A0K^_{4O`Pg*G5gbn>`7=(BsDU6LuFbM!QUEe+=Fm%-c;JC$OT&bXkIh)8EVwxJIA3GcF`c*zyEl@}&FwH}o7 zbu^u)L4F#@+`YPE$%99Il3H>ulbCspI28-H9zm)&=c{_qs`_@`bD9bGJAhWSM5M!N ze>q*!y>@3Jvn?9I9d5y)5N@v`%ipx6h8@%h!t zcxY$YW65&&P=?$M@YSo48N-C69y^gvHrF-}s-XJ=c5y>(ad(#wr#pLR2-jOTvyX3p zz_}p*fn)FIy!6Af$H2hI_`7S5f%T7>?$5rx-w!}Z*ch0Z(5YD%zkV#h%EUlGCvIY4 zX6{VD%)&%KCurg9ByZv>;As`~7prWF}z@uZJpy)00smI0E_^F0000zm;TJk^aPx`>QHe~UqQWDQy>0$oC=z~ z!h6wxw91I;SJ~hmxl<40BAHDt!5OM(4(b|x24<)+QaH@By(apzZIn_We+Me=gOH2;+!N@ps0RaQiDv)!!fyU7!`1tVr7 z!E@lZp*)%C7~EtQcZ(ET*Gi>r%06<8(M|m_X=T9V1<}rNfGnl~J3JugIH)GYl*iSo|!|YtG zYct;dYQ9oLc=|uMVX7p(_H#TJp2j8nqpnOe8OKFGE^OTl6VkSZ792EWi!yzC0pR=U z?22OlNjQLl&D@6R3*Gb>5g7Luag_7T{QZ)Oyynii?D7$^KPBcxbds-44;X7pwq>IX z%M`mK6`B8UrN53I%hXtw*8_w*=vYKGQ`Rp4)LJgo@$&l57aT+Qcw&}jpPBcnn~58j z4siBJTinN8uKJ?S)ITj;4xd>cerBpK2Wi_9?%c}zSK=>qE6n_)`krvcR&5$WY?=S9 z;F7mvZjoY98q54!kr{cMdi#sd^oo>7a@{cYlB$V}vaz~bWAClBgSc7WA5>}dh*@#; zak*F6B$5g5?+r-A?p*Qmj)Uahr08v<90qq+ zHn{R*!&(pB(IjW+;dsnl7srUG8dDnl6$#n&`{UyTyO>EvhOgC57MZ0gE|w}Hr7CEJ z%9@D^{|vQs!>SAR{v!AFwKm6tX@8XEC-zJKmc&3FKS&>&t2kOfk$%Ygr@*rKZR>5z zq@9NOkKyvSn)xaYlzEgzdN57FPFXV@VTm39Ox2c*+1)H_v=V*DAdk--G0k}GCcZmR zba-{c<&kkhj8E{o47e5OTuj0;!ASp&qW@W(#*R#-t_2#ZySmDTfm(2|E|NW@OV}44Jtn4NE7z{D3p>2pP{;+=v4wHSPtWW2>x5Rp03(u}AeBjUmYG{*&_48s-uzm#UxvOU&0&O+A-3r&5!?){ zf$i4hGFfh1Y+_*WM~8#0#<~p%GmkPb{_Q#d0Q}M<7U}!WG5@rI+s86%j2K*l1Qh5rL~at$AT&x&HK_P z)_Kd|GY1ucDVJzG$|N^4((YM<$8DphHa*s^wCt1SL#JHNwGQ0!uijooB%-|Z1hiKX zU7W8i81_#Fk#w_S#j+6Hrhj)h@H08|_nd!@M$Su;ewe0T+5TNOe^WFe>0K?8qSiKt zsmkCNfb64J$HEKXG^qb_E{N&h2}{LJTtco2y~gAp11(D``XcYmto0`&pMi^Auk7of7l7Oz$}O;c1F7Dw z*p!q=F7H(yqJGhG;UX%W;tADg@u<*G)=ZsTM~>P%#Np2=+i?zrYBHK?k`{~jxl9aU zEIHW+kFP>i-p6UG*ulB4(>scPW*|bb>8Y6CV!;TL(QIv9pUiVf4uEY*&xO6kA4olQ z{>VW}Q6|37&$=(cNQ4v*OnW$G-6AbaBr{Kl>=ZNSr#$ ztrvjbAlbbidvOb&`kKR|N7mkx0pIjpAJ3=z{)d>Y(ObSF$mi^F0#XVd2ZIqboZ4T& zu<1(Rn0n1l1l(@`Agqw+?Xi)E?DRX+D|?R3AYJ1hOc8KGef{WiQ;63-7+nLiuMsX8 z5mXeu$1Hi3D2uU?>aRdJ8_$Pns2@|BWAuxajvp?^#rF}J&s-WD1Yi0g-Hpqi-b+ix zv@(jRd)i*R>_VJz4vfBQxguv*Ai6B6*nT2C+1nKlW{-5JG|5ZSr1%LCR$1z#Rrf=b z6nU%j3*HLW=35Wvq1HsJzV-lzx)>G24i+*(=_+CYPt^xp+7tPab^`NM=lVuMWc^40 zJfC#SB}^?q49)B~1DN`*0qDJGiu;&(pO}iY0pe!Oe#sfs`({Hy2R__VWsMvvW-wF# ziU~y6?1D|Bz+Q9-e6`7lV;_arD6(AANTHRmL+nn91rJe_4F-K>CP4-_q9tdzN}xm` zpHY_Tx<-(?7;`0dd73ur`$rn#J?xc97TdUU%Q=b?CX9pD7XW8Ej;^MY`&dy~GY}`P zljDbii1w8C35H7FOeAcL-C>z!o!Scunhx@vKe$Szcg{D&w+xAVnA>~-Oqrrke-2KO zuZKdE86Y|YaXwV65K*(YkTC(1Y{ z!iJ5`p?Jk!L-DD(D_obYAYU>x=3~r9&+kwRBf&9XmduP|B7{#^%aB+=@lf#-TNs8M zSjKE{S=WdsxQ_{2$CRoR@5r|E4QO*1jKHZo_9Wrd?7XM`-)^#-3l6pHPRe?ZCe(~{ znCA~e@7q+Ww+d_qh>X3KXT8#@om5UOJIB;o%Whe8cgz1H(xD-mnj(uc>eu@`-m2)E zroHAaeY@*6sGq$o=B4Gdv|@TxN#8G=aDv1=Mi3rBSbEt|*<5v25n{JhstvYdnlpbe6nBXqk2$ZssJ-}!k`1)1)ckSYGLzRwn%hyxrOndX3{2WrsQV+^{R)^X zZ%IsferILt$!X(se!@lC7Be^q7MYNsuZ&=x>Vp75O^dY0O-q`kFb}eG5J}2AENI9m z9c08O@{k?}4M=bchYdcavO%QkDe%1?S(Tkw1lTWX4$&vtTZ}I_9D9joraQFDJQp>CN8VXt*w zgT_Md&}ljI7lkXSK6wsfQ2}INT;h3l8ef=>%q~zXUVHfr#uJB3rtOHEJ0*6LmUi%9 zd(_c7x`fb#Z^k{rdBy+nh`B8kp6ZXk3#?@R62O%v;v`;WfjUOiTA;=pz8kAOMfD$& z@|sx{ssh{bmBnVKwC4yKiM{r>%SXXH{Hy6vcY!-Ts--|(0_o~g{l_GkR;dO;otUVW zqf`y{hbF11W%aTT9E5c3=LNgE&M+K3i)iXL9e<{ z5E{U;7$Q`q9Q$FHE2l)cVF zQPkNLnN4l+U~L*{iTZ6i8OcX~c*33_3B9#10U zW;Sd?v$A~#t%m-btWsQlsu8_kD|!?7iH)H|7cRDr*tMd~5o7~$i30M`r=hWGYRi9s zGSLa2&D^FL`}^2yXGdq#vesTT_V7JK?Mu*G&4Gydh8}=S^U>PgoHP)^ABwt z)3r_0_9;q=)0}O}vK7Iv{o?rR;+5Ck`~cZMC*k*4U^t9epvwA?phA4ZaVq$X3aFesCL}xLN34s!OT%{|QmZbagoWWxP^?Y3^!kCPDj_{0-?tMLdrPL^ z_fW5^-vFhxr;%;({uJ-UuIj~*dxB5Ds0#xOg0JzN<5wDR?Pge>HVQM%W~PKeBll^d zO1^CjtURwcZyl4tKI!(p(B9L-^{e61qh4c~+zbD6zJ zJhjn@P#wiX^b)bcJDR9aMnn1`^MqnQwQBie5mHiXHosl4*IlOjpv3(+ z?e$CBmXMU=eZNnC)}BWe)9}nBM(QV*p#C;1$neGlR_4W3Y%D=TY=#tbW>WJK6sUzr zPG%lW!w@BgrRXuCt$87X4VKD0yoNzkBo%Emw7fi(QiRGe!GS4S^z+{fU*UNE{=Jm={to~pGMs35uq$u53q&lX zv@3JufMm&3C$ID1@?g8L)&=tm;DGPd4?%_a>W2UY{BT3O?ri<^S^xnff*>I)AP_R} z3n&s0fuhh83mP!W|MWq;^6&xORS)syJ;vAQ#rcWck?D88eUA7h+dnm_2tk8Le7~qE zU|}A%&|Yl3BU(|iIO-O6bKKd^`2uj$<5POq%YgdydM3BebiV$1*EOA6>Hi?+tEiRXd9e{E=OroMP%4#F2HDTGRzA>~?A5Dws>LPE zyb{Z5p@=BiPCnlp500f`))TWDn~p{<#HKScnTlHfiS+ew)KWUiOE+%%i}h&+YUL!% zpMF-%nqvrKX!XKOKYl_f18@1~8cVOaZ^jQk`Lb(Prt)b$he>pzN<$v|){#BH=USQi zlK-sm2LVt7C*nv10Z<5!jhBAffFr896Pw}_$wmx z#dI%UdXTe?NE)U*v4c|HM%L2MG*WspERBIll+?U;3?nrknfY%?utr)FmkZ^wozjtC z4zl6|VMwX50XO=bxPNPzbBNK@H~x;AP-7jh4H!GZFJ?@cN^(ZP-0MB`o?ix4pgCxSXayR1#t5d zQ0jNBK;!Mw(kSrEzfVb48kH&CC7roMw)6;VMd3(zC(O1=qST5)4}mwNz-xYs=7Pn!_ym8d1Z;Vo*mtV$IRRofD23#~%HNr^JsO!q$1!DDZ!Q9X@FuLc*{2~M-+TBJ`jjO}ZhUePdl zqNR31|9t}9jIC7IQod12_E1YQ(ZV+&Y8p?WzOP`dZ*w`1eF@~bBTAGgRZjaCpk&Cz za3-AR)N}LtN0xU^R}(2{-E~1UuRBfE$Li|g@5Lg67S zuEf}-B3p0d;mPXbCm6@6z}FWJFYr|-_~U!e8}crSqMV%w-nr|xjH zf<;D5m7zfRaPgJbk7>o;w?9KW*nOwz>t1h0djSM4YyDgIgdylWh}zQq3||?(X0|b_ zNQbYKEa=Ymp=jU}*Lt1{_ZIxkrDycB-n``7HzJg_fjlkxCB%!F?>SJx92_zyO4Cs5 z1%~_Vn$b;vss_urULREWpReFsF6T)WoJUmqjW-d_6tZ}Iw@-o(&$&J?0Qs&LK#88; z3|;pj`r0-0*?sUoN`j01GHRuuULNyQ{5n4=yzYLyp7MDE1px&K_H+N^^%ek%h=feY zz|0aG7Y~MjLc}Pb;50cUZ{U!SUt709Kupgs=p2w&u=$or(J;6E)8}(kAtlE^a1v#G zqhI$&!1;jhd`2uSLUuLV-M_j333kY)j3Mz_M-TotaD}zdWHHHdBUs%8h^WyG4n9MY zjg5L{3Yl^P(gTPe+x#GMl6ZIU_`iWs^QJmUI}7l6Q4Q%7_-I*n*{6ESuQQ%^(SeVy z-rU(ZNmtQcQ%u52RxAFn+?QLrGQS75Dm4z;_vKQJoWKqI$=!BAh+5@>bD^!ajyeN= z2DE|Bg6_g2j5oEq6{IzZxdP^@2nA{HIxV1}G0NgQ6wI}No2)|8mkO^v{It5+lkU^A z7TK!UjXR&LS5_lb_6sn*Zq7cIT7GSmd#h8+-ZL^_(hM94Ix55XIkW_h9T`Z1HO@Ye zEpSOwTcEcfEovvXc*({5V?!=~!kt^QS(Vtg_{*n}!|dm=lO+orSZWRi*J51b(wRp^ z27{1oOot*{)3~kij<%MgyaY+V(l8OKKo;t-xa)=nyRl@*!m{49;+bL0^(ue8LMjVf z`e>*s$W|w0I|?YJWXO5}W6e72K%0~}13Q`lHVH@w4?e-+mOX_275F6T(bK?NUft2* zi9>Rl7Cial=)e??4GM?#r49<%5VUp@8T}W4wOtwUQc^VJpBfCNh&r>fbhNjf+_hG@9YUz3sQ;W#A|FRD9*3!4rw)G&|H8?$}yBkOGt8W zR+GhzY|Mmfh~r~%lxmV$z}RO_x{AgHSnC8_lsA;E--`jecd^$U9mpL>+4Q5_kc#*Q zM`DoMs3IMwr5Ge(P}kDNUzEv+C|81bxq5EXj_+iq?mN0G*D|DhWWLzo zQ?&Cq@+D;d8>5L=$+@eV?#OKqX-&y#No?5mi+0Qo+1^QN5GvY{aiOIE>OklK;p-NT zTPM!@$Ai@?NBqlTugO8b@ys)^U+73Tisw!15>F(f>VBRa@ORUl``dhbvbXskUI3X~ ztIWX{1O~YO^u#KI5d=h?s+th&zZg^9pVLnf32Qps6N@!Buid zr38lJOa3pxE!=;c49uH#$YsaE^DFiLdY-)2-uwaw;_)b}(>39)iJ-H!1S*onj zHe-D~A`5D3(44{hvJ676Umr))=pZaXqT$1LAe#ivWU7l2i8m>DY!V^8J!DV^H*nd_$_;F2RgJg{hXWW^AGxr4yUz z$>J)ivOl|kw!I8LynregFHN7Ix^wxwc=s4fF%PeBPTYLraF&@L_Az&Wet0aklrvpG zy&qz5VJ0#vQ~Zx85W@l%B>H24tx^S%i5fENoC&a07`i0})w?Vbkiiu&#*j6r4QIhh zZ=Ea=Zs%{pc{9Cz-&E)4IBfugmMKlHq|W#7k#b1iZ%M|7B<{0s8n&mikT#Ie4A)_a z+Z5;$WK%}HVPocCy_&9fqT;t*3LqL5#Zn+}ek?PcD_%;0UC}bQX6vi8@bAe`sc3bx zk!3GLRcDb!MuWmtq}BmVp6?UMDTCpmKorx|+KWcjJ6ymiVXh?QNV! zA68UXi@s0O$U~j5q%tGLIL<*u^GOJ6P^K5&3A#|_Lr^03TCabqSJ09}o))XO0dy_H zC|{6B6iv3pcQg%Q!vwoVt;}Mr)u%0Aw2*2sTZ|=NBOan!YLR5J;&{LWEnaH{vCFdS z@6J7;7>F`$0-%^FRTaSS6d#bbe-KG7%rXqN=>jmbM+1v7OrlrSGtkf$MT~VEf+Zu- zulF1kytVJAEYJmVr!vF!j-@+$DGE>r)B0xp|CoCVu(p02j?>)0*W=-=h?ETX;)-3`50dZy9ftjxlP|^(aJ?by@KcGIPu6rB-#-}q8K!Bz* zyeJsg5<@t~)s|8MEu-`_$8wul7sZKBP3x@8n$%IccZ8}0>o&r&$jLtywTVA#KMrlN z8-MxX<(J6D(jdk?;T#V;15&GH91VH&Dw>?6XoYn^WVr01NK*sHrS(*O&NJE462h_m z*@>&DmTWThwj`bXDv-hDL2Tx2T|1WPxF~<*D0bGm6<3S0)ZtR!L{RpL1Se!uW1tOv zj9k~yXfp~5dG4pE=}`Y6Ym*~tmd-dwUArc?5N>olwnRxo+x|{Cg0+XIg)FxL!Fx8x zTC9}pdl|BVuH0C>ppv;RUyac@ga(@sf9hGO>qAN^f5;? zj5WJ6$wj*`^3;uDLet=(!{hSmJIw;Kb4kmT`}RtQ(O-m$zV=QZEGJnhG`VF`r<*pX zQJU$>KYzOnP5SBrXR~5AchB!{^V}%+uB_zHwhdTfxvdlM=^2gX4lS6Ntlu*T=!wEZ z6X;KUI*4dhhCKWV(tJQzb0#FOPTMySnvQ@S&RAM8#ifaQ5Yp=~Lc zY};+t;w|7%U?Qzd+DIzTF}bJM7Yr6Gjkmr-X&B4M;cHb}P)sD3jY=;E`5df*oknYG zpKfPml-!CJ0>WWR*%>0BbS`Q=VxK1~1wZ92>x;?Hu*Gp`T^Y3(`=a5j#Yb!o z(>0vKZ_Q7JQ%JKN^G+nLKYM(>w&wHZ(5#^=eDzRH@Y*nex8#MQ0p2GIlplauYulIx zef%NS!1r#WOLk(`G9n>nJTQcG~ki`xXkT5w}jb zC!!qJ9PS!MUyu$=Q3(z%g^OQmRl1gWIO;pc*Kj+}9}K|N_8o*vfz%qHOihdE4)L9f zAygWg*Z!VHwGN9NEe5(*14a3Tyu|9~RdYAYq!t0sA7H(zduF=W;AKzha$CnI_+`Y% zrZp3>u#w2<7}E00dxY4?O67EzBJ!o6vy5|EUkyXMhC_UOZsDVqy%5OQ`_7U*zru*Q z^bL#i$NH|j;ChoTM}ggj^eleQRuQM9V7@9n!oUdtZwx3#S-^ zhUm^oea}#~tqooxR{0Li22Eq??7?d+ve3LFD~4#&lkPNU-qQETWg0~xCDY~M_!KYf z%y-Mf9nb|K1Yo*c`koJQ*DVKl-^9N8HmtQFN5t5xn}jxhZTm%fKrysj1S^)n)M%m3 zVqgk{l?sK{(h9A-cGU-Ym89R)mPWVZAO;^w3A(UO^ZBEy?-TiY-gPu++ANk(Hw-zy z{bbU~>!1gnt!+waao`Bb-C_=eu+GIe0yELIX4en}#tiS+IxqO3K?_Qa9eqClPU&mI zw&HZDPJ2P|8$=vYJUAR^I)w#1tzr&KEt@Y>IYzM^CZlOFL=tx&QgA9j^tp;smYOyj zA--z0T=@emOiKy&0HI>W{-6~0fn{}=L);nWKd;|-o7f1AT!*a&tTxzE!DO(}>cIZr z2|kJU_EnQp7tBPQU|hd=_GzO%w@lMJ1VeN7i;&`5_gWR^7n6JNa+$x(yyO3R`60ApKVI;CQ9wvgD zHN7X}G1ylj->&ai>>lgE!D{r{Tp#6<6JFB%zQwap*2u_Cv){Bnl{Ql`5!5a>oeo&m zp&?>s>6-Gmos+TY+$h0vOh%ZNPIC-|<5LZ8sj!GmqE+vOv(0wQu5T<1Och97lH=vL z>T@v`43ls;4GpX_=&&vu+9*}xwvq*K6z8+#=-pQ7_!OvnL8D)VJ%Ty{9~B%HnGFn3 zO))&NqW5%XlopH?(1yi8biO|h9WURn(1~}0jbQosc;~*4H;t(OW{qBYggkYXqM7g|5;up?e=z*g19f!GDm`8I( zH6Cy_+qT5UV4HyHML`O2W70@so!RN6yF4x9)0IPe+7-BT203QLoGyEwTkrkM$W@vv zlJgQmmWG1vX}3g=W)tC&v082OD506TQS8)6Mi|DBCHHYFM`^Nema9?=sbi$`_0^M* zV{Gx1Kg?%k7gV;R+0JgzBd82|kI9){uA-7}r>v!>simgaXdg~TgGv+#F|nld zs5o&H&PzkFf}y4aAfBC9HZaY8D7NwV>@9XkR%fs)#$BWTQ)y>s<~&s3S8P~FRtL1W_JlK19L z$u`&shbbl+6^ter(i}LJp!jQ~E-$s#NF#|hi>?;KwX&VG;8YE!G;pUFnaLZ}d4a*- zxXYJPD)T=^Ox4+WmFBX-Qi>^vCUM32x@&mm)sD$g^KyWX|K^=ua1xgB~~h7GmEi`Cjs%_0BQ#&B-)nYbJefr+Cy?CrsQBG< zBRz0n!_lA)b~fEOb^0u8_VsPnKg(#MwbJo8glXT5n_RkdiorkKEX&rV15cz8Eod6{ zQl#nOIqzcXdhu+Nex>K7wo;FYpALkFT~jH^XvV#sEK$?lUiGQYJsB2}qWE1?Q9~=5 zh2sHD0p9&82IFFOkYZUA3^bP#B0N$uxKnI5kUb8lQ4|!s<`;`rS#@ zZ8{p`>*?TOD;@9?6_sMmqzRbWodQ}e*5l2%Vh`b}1ZTguT7HPfPg+ISg%3|JS}P~w zzz>^r;jMVdCXh;es>$4h_bbIn72luu%^SS=tM%^&lIr!1v(1%CCsdkOH$!eu(|!ON zeBXAhI$ZGlWWkT`K?iqutXgurV3Ye8IP5e#1C$xJKUwgJ!=G%o|4&w1;QA*wp8Jyn zAN&53>wf(8Cu1)4lNtZtPRz-Bj@Y8IDkX-!mnqlI3Eucqm5){=_YEG#QrYQ~8E~Sg zc1-DwT750xU-T`DZhmCP%$>Fr@xO-vPUbac!<5Qaeu@WD_dW>L>NpisYp{!#@XS8p zU8Eq5u-FZQ5|VQ|h9TzOfh%p5nhd7IYgBL_)^UAu9Upm5%89pecsG3><1Ve){5y`U z!spaVN-A8sd%7`Ecz_}n@iwJ!wP~asx|ju&8ql2i{cCJQMsjmT>4%Iw11gR9km6)2 zG{ckg^FGyL2bkdd_m%cgrRJ?-wnm|WaPm|-;xk=E;=?i)Al{QizBv)nRHF?1>U-7o z1zg3=^KY7d0M7TeV}_pUb2Z+aPA5GDP3JHryAWOTnl#VYWb)+a4QOoY;PcyuCr$E2 z$bzicQ(eC4JtPd`(#5M-|F}^CI=ZJr_jL6}srq*n#osg*jF*wF&1%TuX5x;Vo>u$h z+F%i)@Waosoc2ocgBBl`sajancQTKa1-KaOk=Q% zmw6?fNbURN4x56|r?TeDT_kx*-Xz%>i*Q!aN{sk}xom9sDOn;rRAr;9VT0>O@;Tqt0E+6XLu!(zN3w z=}i43`xVwf;vg-DCliJN=jww5#O6(r4BJe0Mgpb`$OFJi$3ZPTbz z=ZX~11d+P1kJfOb>4xRn03A^1Y>r-0@+ zvP}gI=TBwkcx>~(`D4POyUE-Cz=l?#czy6-E$+*3vymc@+9DOW@ct?RH=I@Gy zxbAGZdRAHZeUFpo3h%r#9}95!YP1HuAD^P{#Q@{C&3{{TJyO3>S>LCrj6F-6%;Egf z>-`^QDk)Tt@2&o+aVZ*zY2s|Od9cfSnACwSdiOq#1y!{vkz;Xjzu&aVgOSfqG>|sq zKl6GRpKhIh0J!NnK5rAt3WN%PN~O{0HLhj_z$e$C4Ky%{TSD3#FBR;)-7BYy=VWrBKOgoR+`l z&{HyDiIxQX8plN+V)-_6Q?Z?x39TCU9d?;c>Dpmr4G58iQ9VIR0Tf2)(y$Pt=%8#~ z;;3>l3KeVFcKzb;Q3k3(4_S)Vrtr|&u8frdt*i1D)JrS7TN2fuV>SP;P8`ENnNd_z z9sLravp;7gIo9j!QxnIk@Rl0Ziz@YO)(}vHO+Wd#JsBpKjZkx%6a8fH;trZqa$|jt z(HoC7jhaWF@T5;m=K-Gu@cH-@mbLmj*j_vd zVgK~ah=FNJ#cBYnZ10O)fw94gRe43emArXqI3J`~h;;R&=Lg^u_1w2XhbIqT30OS! zJ;|b;ISOTSQo?OeAHrNkDVHu!_V2G^@RW;mL20=gs)1)4@Y`^3!M3%g?12%`?U*{f zgvl=lLkdC9QSLqsWyeR_&um(F_KoOx9Dh?3*}AZMr_L5W-NZ9#4IGynFlx`T!ezJf zc^TE`W2wcNG;R{jJE}3QV75bJ=qW<3`gP;41tPRwzWRbw0^ z+^6&jTlG+O$>FbppoQMqookY^baH7P>0iTlR+zbJb~qjBtZS>z6K17z&L7Z?RatuX z@DACXg><~)l4VDSVvJU7XRV8iI>8;FudC}PO_(oO++`ego3a-&LObF7klpOwy~uuz zVpQZ5cT71K%NHFg@AgNM`kNi1X)esHhc#@RszeftC#O^G2VM%9b(fRELPk3GlM6^g zg>4=vZu%#O8ygiCXmh$0b*T>-pp=z903-SWhpk4Eo5Mq!P_;N3MWpusL1@NK$fRMK zEF}ZpQFncLNirPC+ML%&9tuv{xc}){IQ*XdZg7BtOZp7upauLfWei`owcy~tE!tmC z<+3->W{+^50kd9)zvFo@X?gPMH>umtVS2Vj-zW1!=g2|1&=3ke4d0UXdc}C9wglT` z71CwJup*AFQLPT`S7H$FMoCD6lPT9y^RD}{>pO0AdRmMKt5Wkqw-Mv|R@HW(devmBKuS5%+TyHE)UH%g61`Upd zixn5!8X~-+Yx7WQD%@oUyoy^u@7#R)VaZq;0eijfJqDbHMFJtW;JKWsXv8B+W~Q`7 ztT)A9q5SN=@j>s48t}xmMAlIR16qCnU|!$a#E^4hffrBXy3_3*xjo9jYR>O*+yqZoxPT0_n)0QmQ~IAj`zJE~#D6w81+y$Wmhb2H8Y*ug zH!2|N(Nl)Am)xDDH+V6q3Ys5?rBAowVl8?f!f2YJ?a7z<{ak$ozhp)*!@`V(M2&Z| zCt9|rv`Uy|qzVx&94=utMifl=vB;Ixq?Gz~&k;HZ4;8-s-62YNO^}cHQK2E$Q zwz=P;(&vC_j|!aoKi!qQNU{33;K-?NF#Ldl#{0NeZ69GG9MSBUthI(&lF*Ll+>|Ca zta2Kv*qsffFqkW@IXFpn9^4$2{1l}bTmQ*v9w&ks^f0NOhOr}S@i7hbb268jF0FGf zg}ZPuYyS#Q2w)0((_&9c@>H$QEDUuY)>9E!j!K7%3Mbzcx$kBJHMF4~Fc)#YSSP{4 zZQa;=%mD~K~m!Qo#)WCtf52wzMxZt)fKPj*- zs9%2RyJ>t5Zq*!8WS~QAevuZyEuQ8z+uaR~Dw?tb=|&?oXBiR~de^*u0AzD7pjy}L zF4Bb9yWw{!VMpwCo#zAO+|9{N*Al!NBwPV$=qVrzTEf&6uAq=CX}X+rC9C+L1tv_b6EaBW*O~JE?hiu>Iq|Hkyz6CO zw93e{XgHptEHFI}8V(YmhlQgNi4mPkl$*f=47+s>eQtS7)x&15MjKKdNLf+#Q^}rxA!Y4Ie`RQ0^<={MCJ>oXyCk{*dy+IQ51a>!Luy&69gFP$O%rg@Sg)BJ2lXYJ)4=NPr~ z>pbZ|AV6AMr*XXSb08263w7Rt3;k2`DPbo$=m9vfQem9rtcrhD}Og6Bs*Q|?wB@>(1SN+cQ$!dT7sVRaWl$F&O$_M{awsQBs`QFd=$ zFa@7{h;fW?7K1BaKzmLo8A^A$(W-xUK^ebH0-0$mMCF}18gaZIA(Spinr2K5fMrB6 zpcs?@!0HB8z2r^{Al^_#RbN9bCu2taa^Fo4;7%g76d{7n*B)vVp|K%N1`2yJ+97o>MoRT*KA$<@?yVlVn>ux#*QcFLIXWlj_r{LwhB zC~49{43ld-fgg3`IaK#E8JO#qK}6z;^S%5+Bgq93oE8cUgu(;)5y^By9t?&tAX z99Esl`**OuWizih$NBV1Y}r#1nR?Zmf7x*qyTIvo>JQcqHTB2AT~Myo?xbIB2!eg&^&e_ zXX$&pc+PmZSP`d|&kF!rdBw7J*;*JyF;DbbFO>=!oACB#=g0^t*A!hr2<13`6B$bi zIChL&d+5liWdK};^9~*g4p-ZxVzw5mUT4by3xH^@hXWTUbau%)H9k*Il28W#?3?^WSVri+z7E*ABhS_X!Z@Wp}#$u2DBb4bo zdK`oXz;0a3rB^nB1J+M=ixaW(t~x8wvEMVxIwQTiWNH8Tqs5ch+lQLK{{t|1=6p?= zj26gHdwe_}$Z6{QWuusgS36niAD!3zw#Eqnz)xKPhy$@h<02Y-u5))TZj>`RZzs+U z`@IGLAcjUh4x8;jRs~#X7_}JpK3X>xdkD_7$HS+I%YcFXEw(v!G+7`ZtfL3yP|89xI5Y^-%ZwA&j#rZSa>AnOh$Wa!chk(MJ!ATKKAJ$?Xv&nz74 z5&}r#2&dl2zYoboRFp1#yJrWPdwgoqscxDRpN>KSG-OB=71wvWm)rK;w>8N*kq@bS zl-GEz2r&iFN&|*?B_!kK5Q#_yN$#gYfoXnL}|wQCtRq@w}3|8BCTLBJtyE<*c0xOdo*3roBy#$>5{U zd9~9F75OgpFH~ncyEW*TnP(MHBe<{y-=GE*c{q~=zXOQp4Lk~%j;M8d^U;hvwt)}} z!x<;>$;N0#XJz$wIcvopK(NTcW<%`T`~Nxs>hw~gR&H>u0Bgq*Q0Uh}wYXhQe*kF4 zw-#)O9>DS6QsCh-VPD;>(1SH=1}@9w!@e$m>lmK-J%ywF6k2TpCi#M2-p=e9+7x?ekZU5>M#cIRdpkf(d4& z-w-s;n(&LY58=R94W5SW46X<`KI#bX2gI{=%6Q+RQbY#Opcmf9M z7-o#JJ~J{Q+Px#bc1k0``-C!6;|anq?Rxg<2*Z6v(!Jvy(~Y z(*P>GX9__J6ATq#4h*F5k*S*KmE&H{RyihOmdV~J($Xd_c}8m@1sT2v$3ssM0T{Qm z%DEPau!U99am8~4G)TJndu3gBu7245euRA!(hkr?uML?4wKSfcv_ud0Cz#bV6pu8% z?XF5@hb4{eV0EkFq8hMdYB4EU2;dP#z0y%C?q*O#S3?Jc^e5n98U@t2#c1C*7huEr z#)~H8!I3CK6Ubp_#;LC?dAw20h}?4H3p z;XQiW)@zlaB`3+5{|XXS1AQtqrrMEOL7moEVg%SnO2;t1RZ3@>(-5eNE&^WD{Fi}R zNSz^>+9OK2W$eOTf}=)(sCD^a~fOrVi$8zS;{u6Z-EF z^wdsK1P2&`Uk)yILNPG{*vBaihA0|%eHAPdzM?CIu0>Th+};LQj^hwLee>Z5Kw?yi zy1_d{w4^#y7?dgyect>!2tte_nv%?<{!Tl1(k$@yWJyyar~)Us%qB(B+yh3Eh31=B+~+;OZ4dG~$UJ{$=j`LsM6?^tnMIdl4!<<+^|wf$d19#b9GiqQ{S&$tfg zi6y*`so{QXo1CB)V;Y}-@Ud1awM?GTX4S?TkSN$)WeOdsr~hryY@j$uy*a^f#2Xw-Q`MkF^I4U%c2 zQzFa-YjX9wfvzZ55Z$D=kN?iJtP^$1!T>Lmuofxpa!QZ=h62mc_j(RYLDZE>JMh<{ ze_y}+$3o^rCB{8k0)k;{VQ+u|dN5;8SEGhFF&}E)BOYw+jrEhkei`B> z1>0n10Es=Qimfg*I+nRiNt3A&HAY(DoJFG-^&XTLm7-kQ2f!#A!T@AK!^~4G!60P8 zVW%$F$$P~9fCPkeY^0?w4}8KPs0P|_EGk}B!%T}6x0dFpXb)%??L!M7A-@1nEzXI= z7#9UVq`Ry2DWNHoFXI?f@_k00rKqx!K%^5~vMCB8XeLo5F!3xhLWGzc?q$vy^hi#Y zf+Bz@JkeXxo60y2^MQ4DcyHD`=__cl)rf(-oeR)necc;?4g+dC#i#RLOd;Pkt5n7O zpgNSY!J_490_(`-vc3sq2a6uY!3zC0fzpyJG-+ym5!51YlweKsIZDR_a0lY~k>?qfab}q*p2t7Lb?WBMbJtAu3aZfziqNz`{H% zORR+F`p>r?oRXC3p|maA^Xh4jjnMm{#Kj-*jALBkWF%1AfgZuS6^B?uU zIn1Wdnro`IH~90RP=Rs|bogi@4%tt1%jC-^gsKrB zlkhZVwmW+BI(uX!F^ggXliXiHZu*37(*uTazkm*?G;F&QQFjGIm;s*#7;wJ1^2Od( zx67Xyp~7OxN|Jp;|L_8jG$_Ej7dRj}losz=YIy$>E@^y zavB~Hqkk#d)4<0Oy1Lb1bVrR#R6e%Xg%#FloX57-3Q@yj+}p$?lJ{Q}tY0dOzyd=1 z)vE9wm{mH1YlsI#Ane59u?krDiTYaNwfVSc<}30MC{=f!T5mZU@#RexsW9WvMRG_- zvCYp$u+X8P5h}m?>b2^IXU$D$%qQ(Y4m9@NC*kE-)U$iNsoz`#!-Ll-VJ@8v(YX92 zIMcY2xad%Ref^MGbzZ}OXs|4Rq*3ph~^xPx%!Y#|H$9{md{Tf4&JAx5DO)&eh z{rGK)x?E&8mMzk|BuNNmpkUG~y=l@Y=vxXm281F|8r(dJDl8uzkp+@2ht(GETYcs8 z<_fjkyE|Pgxu#(h$wG6B3waG7sj3*Xhrnvro}h9N(NGyftKC~^Stsy-}=aYH+{L+!1uO$ewtoe|Lp@v za*``u!s>C61ZXJ56pP@EwXC#UDuZ`0j10mb!#M5Kds&Nd+Qh8;bXz-@n=zyers-0{ z*$SA1U^|NA*Wyvh<*kmn1Bm#+s3=%YjQ!asPa|VCmi(pTQ6KcQ21bx<8-K#doOP#Z zWD?-vUSf{Ag3#^e^$_**Vu_gMcW4%1*0SW4$?XsrPIFZ;#u-UFYd2m6mhJ@dSzSA4 zc{MI~m3%lPr3a%{OS=xkCc``4;sQ_tc&{Hz$W+OiPu)D?twM{Ydhf)zrmAA4GaCSnY z=+)|`$TvL+=T(HW*z1A@fgUIei41nQWQyyo6~`{vq~2;`(Lhj>tq%pgqILS4Ld5LHBYa1Qe303;BhWnh_rsymrBN@wB@$P8(*IgMywBsF!|-g z!z=^o`K$#6Lx33iX`^3c853z4FtzCtw`CY>7#k!^XiY-IC=O?A`i!@~#C#E4BsD7% zm~V9=Vs_PG0}tk4qR!Q3L`O$!Kbi~>+110sfy$X+ix(K%XbGbPhy-Gj-~`;yP3d+m ztmV>=!DEz^lT2>kWn3He;FFr9tHZ6>Za_u5<4Q;#5&=mB1@&b4B0Eu5>*GTNUL@pu z^#4ymOyr=N^JG|eZv(z!KjuVSQTzP|Aa?t7c*ZG4XiEP8h^vsI7U)rYNMM1|*SgF+ zI)9B+`Tp8P1Mt(I3E|m<_}PS{$Y!i)9P;F6INgjD*^K_}{5NW?#P#6ozfsTj@6f-# z{WJC3vg6l3s7Jov=6(M}y?=f5>grdvKas1iMvvP6L`CM=`RAzNL*JP=kzW|JwNaYW z+y6*K)<$rG#%)4;Q-yaX7JJb6=I^~9=??%tp^WMn3sabQ?GUc>5SP#ncixPO;BR4? zOmp@38vLy|odm0|`|v$SSKYs@YHR*c#^0&*N1fM4;$oxY_l{Ejks8zq4rGEP@mrwrJN3VZ7{UgmLp5V;5K(C5;+3(68q|fX>sAu@Ryc0OM zQa5M+tP<)&xO@{l5C!Sy(SZy%mF|NbB1r>lQZH)F+TR3t})pX2`F>xW_R4=Ue~IPV0# zVBhnOU;l{w({Ib(e^7tV580mfaMER@{`%oRE7hp~UvJCpUoxS0{o{$7F){p81OEOm ze^l-7CrEn@2NBX(zB#D$yi8-M=wnaKRglpk86k^%{yK(5DM48+Z68VnHn2pu*XW9_LJA;*vKA_vS&WTOh zR~qlbV>AOxYT3A{u6G4Hp-12L%fcT@6!n2i^Inv&(0skQi@$SNBhTv_*a?|IbfUcky$cQ4hx@EGk;ZU&xSWT*)0E zF*LnG-Jcm@_7gz->07Gzf?Te8AM1uK5{Fo0m1$B%|A;c9Dy9=73zb)98#IGnf&(W@ z=jJsqt?e;GM#FxKDi^TC|4dT4l+40@aY%CY==EguJ{#doAr#e7@=7{f;c)!!YIDNO zgblI!PsSH4Bo|@H|C0l@kuA*`5*Iqh)+{TPkRY|Aulq>(pMELE&LOpXJ9Uk%4xJIM zWeHgxbz(jTPEEKiq{T$tQ>`X3qjH6jR;l{`dEhw&FL-74(TaZ!%qL-kXYiY+5Kgle zSPmz#!EKRcnbbT&Trt0TimUwY2OxLCml=ujrBJw}{`e%})n5SwS?yRh&5u!cQN@H) zNtjfg@?T5(HZMCiFNRbhTbb4#Jy!lhexa5xu_HH)>dbxkp+Mu?e*lzulKd*$KkrhW zl5OB#1z4Xh1}lUASDAhRDz&|xM)1`>Z`!uP7sAg{GbW1P^ZNx`^1sbo-V!&F+OFFP z6)hQVOseK~$F5C%znT{FIRyGTKiK{OxKhh=KU>U6U`lNwDaGB~%6{Gum+Er*R#Jax zROIq8J=cFkQBQp23JXWN;hX*a%?18+4~E>B>bDOHk=Ya@U&67pjJnJE2_Y{7(%@Q` z|A%KV!kg2GU-~hoYsy~`O7s9FS@@E8h#)9!*$VHKTmxnwIjWVjjxL^{=zY~`IoeWN zpyXiq9or=qhqp70G4#ENrQ$UarPJBgKum`?e|ly3nICdNNux9)lk6WyDr-MwQ|S*hhkasyY4^ z0pjL@G}da8z&>?1L4EMI{BgMbd+TabVnV7MSS`#rsj>AIV1vCn!o>d(>ExsubuM&| zjO#|`#SKeiL@Q8F#wz5)7b3RH?}MEbIZEQzSOO&VmicGtTsP9kZ#)>X7DJxr3*7ET-<$MJ}AH4*dg? z@Z{^m1N{rZYI`c-g>e3%tmo|%S}mn$4aY8##@2Y-wPP_4^b@WEGA@*0-UlP&l=_97 zf>zeiRZ}UM{0#~^Hh)G%9F*^8Dv%+I5X|dgrCL?~E=8=qR7Y!n_RrhZ0qoeh6XUR>gm{eiCMT>s`k@u^7ghtCgVRy;r29K+0+cCC5UMPHL zll`+MKrR_aicBrO2VZ2F35RjbdlN0bpS7eg(-PqV=dUeVixwCE4xH#G#HRdH_rNAt zq<>*$^R_VLm@i^4Rv-sx*{h=lg@B)z^Nv*WZp-i$0DlpyerZ;1A8( zp%}F?Fv6UqKK@2RrnuT6p|D}lbrAjmXr;V))0S8?P*fHw81jMNVJi6(xh2_KOez5Q zJWx;}NxiqmHhT!Ym}?{5hl+?cK%H)r&In zF|6k9=|p3sVaJ+Hpb>qr`zaHCSKyvX%1S&dB&{#NfFTtUmLPnm+ZGI2REzDOe-bv_ zN0AuR&hnUGVKn23a&{3HFLh$hBCYRk5AG2Zy-M^rTpJ5lk-TXBp5_OPwe`Zc_%1w% zuADtDGkowk0R|&P&kie?;l5&_d#?<_OU3TH76bn77ipPv%kZmJjsP?O>L)3F+7z24 z)iEsBx&##?UgHRz*SwT;9!++F?9#$2)WDed=z!F(cw1Ubtrvka=sj$m@|d@{u3^$7 zXlNb9>B^jt0<(e_ZVJ+DJ;G!Hs7%`@iG}soG;xcg85k&7aoEQwgvws4TzUyu3;emq z-(U4zCd8vtq**+;zTgPtND5Q&$BBnPqUN6Y-vZil$D%TB-n`20oC%<%HXpzLd}tz9 zQu0&56H1UuOv2g3*z?P?op0#^;( z^8=7^o%{XqXaCDz2>h(~OKPghFQ~Ue-)pbOBE^{f4G`3u`h_!(U_Af+CzJ@TZgsnXn7jAxu{PU zKL^UWi|iFyMW-?mc;FHAm2i5yr(wDD(p-^STgJG;0sIv^@4^M5YVgcjuY1z*LxY1; z0S!u~%Wt|l0fDbipY&%;^;dSBEOYsBG+CC~eGr@>UVjyRXM{1ZxW`i74-g_zs!onS zY>Glmg$6{8uPA#Z*cp+vuoUIvqNa%cP9zm=-t0Jog=DG^t;1_)E0#vo3t{4HO!UUl zAOF6WMP!%H9)Z}*!nT1){q?^#OiBdqORn-GP zZY|d2mkMkZ$Gccmb_c=`jxS_b)1W{1FxbIFy z!K=vAAiHB;u5mf z9L;H&ff_oVKuD!D|9mtcznpA;gK01Qn7KI64Dg{3l{3C}QHylKh&5mR($%}fQ@Y*_ zD%}1ROf;=NO=qk%tX#<)<+}G!@qK(fZxLeLVAOwv1wipi!4Yqjf82N1MYK}D!zz(BWd1|gXHpBK%i(b&a)N_t7YFM`B7ovE*;;hQGYC6OX~5*NkQd|ng^rFIB|ZV{q(&gm?G$wqE7&|rtIXmd6vqaOQYNf6Jfa`~ zxj7sjO8kN4eMb$i=nOj-BV z)QCU`VVF`xad6dVJ)R}(u-NbqU^uM&!F@Cd4NewuvZS@++pdCK$IsW8oev3?m)O6q z9HlL#_enEE_FBIzA3?ZH z{4R!Qr6`;*ME2*`L{%!p)?DRo)n=h2%HNY8ffWP!E9z`#fs(`&@=l43Saiwin3nb$ zPtvyg|5nFK-^f@lEII#hBEibnx996o)$V2}bm2EN8Zw`2&38iu9K}sYA2F3x$j1sR z$-+g|Wr7F8%7a}a47pCXSEI5|^_VT)=Fc!4t*6D}@4tnzDNe~b_72#*P{+$dx9YW- zQe01ggFCWi33*Vl_^BX}ekSuVb#%|A$X9&nKJ(cIKLBqI0|AXYA!54;3#C-!_c`)V z_$*~|_%(~8UM+iqq&cg!T?Z=Cd_C4I_6mYMy1xZ95-J*DJe9Da1_@T&T;$NVG-{{= z%K|S=o1{#)J(-xiB%43gwEs2m_fG?yElPjg-n2U?08#C=9^C*`1bKsM;aj6N*R9bs zp1*<%aVa}nnVl^SNKT}b4|#Lshj`(OEeNXYd+S#%CS6Z|PB8lmn0mk7OE>9{U(0}F za&dgCDMw-2k_caD@=$i>2FYhB3wNX!^ZHu)fMecNqg2*Ps4Q2qbYv|zSd{(%Sf+V6IAO#r<2Un_ZUHn}~@R!eKI9JXG8=$nfO0wxQ*2*aU1SUzZ0;k4l zQVJe?9C67j>l{j)c3O77Qg^< zKpYnfV(ovDZDad z@mOcRZl-452tA}Y+qM$3%m{qKMTy**dGd`XKW%il1>-`W7c=IZad1vb7yme=yKLp` z>C2yErt0)E55+=o`Ci#Nz{^g0MlDc7lO|kgA4?uBd69%x9YqeXuayK$Pw*97xVat$ zI3F!_`8l9mXp^8P*O^ETumqPUBHb!e-DPPUeQe~(VUry8qHvNDkW@jutJ2`Y($^eK z%ZoSg^kX`jGt|z`AcVbKIT$smnBz>;wH$Y={xy%VVihdVwm5HEty#JgzwYp~+Mvm9 zl3d%+Qdt`}Yw+G)eodd3^9{ORchMyseW@)c0$bjLV$@-d>Ep1AfjAts@{8_k*d5)c z?kVz>DbAZ_>T>aBve~)D-Ioe6a#m@VyqyDT8#-Zsh4;cUny4;l<(`0;arBsxr{ zb)#{_)+1=>{VYUXXTjAEL2EWb+QSOkym1bcR7t9BH5SGqI~&fs%powiHwpWTyY-62 z+TGiNy=0n^2`z*^0{xF8CWvyFd5kgGay*3y4ug-^S3~HTUcCLtnaV*vaJ5ipJ`hF5 zrS}(rrFyY1=UH}^tqwu1b;9x|817~vED(cx`>jmD>x0HaNQJxaElULN<@B6Sm|i`u z^%Yo<%s8NjelmURY^)cB@E>Ypc5U8$H){0ukhIg;bvhb|#vsiNOBT^GQ~X@&BOQx~ z?-uw-{i-a=9MKDOtg&bf+?5VM2~8AYSKs7bSS=dD4$T{9ZVMxTA`Ly2ecuKVdMHsR zs)DiSUJv)qJxu6Z1vT>0YAhlH+Oy@amOT%bTbw?0`~_%WlGeucR$$U&h99cj9Vv1# zyz|IOevRjzV^tUqFKi}Of$(ZISMsMsf|NA=0o-^KqI|}EI4CZqHi^@L6~iZ z+d}pscoy&uwZI&sdrB1r)8G?rp6^7! z|Hs~2ht;)Y@q!%O-Ccsay95vJZo%E%1HmOESc1E|1}C_?ySuv`n3LQ0cK4gtGt=+Q z{59V_A0OMQ_O88F)v{W@+K|N^KhY-0D}G)~HURsCW~GcUm}CZ+z?dsVyl(>Qq(&hj z$+%mpK5dlN(|YvDO)Q82g7h2*jR>Pu3}CeG9vzK-1^w7uE^kMu52d>PPUvFxMf(u= zWgw5YWJF-BSUt!g8dX!JXjYou{x%eKH*BDL=i?R2Bd%|>kR%BO%Gdve69y0QN^~ut zG+2#!Vv-`uU34iK6tEH;^-dh)9#TJmC|}ubxAS(Ol0ak`u^!3e;F_&BTyrCK9*hX9 zIM@YL*5`wz``{%$W%CLKT0EZENJt6%?-v_mu%U6q$l1%VTxd%1lBs^Eh-%5|uy|EI zXvjEdpk*Z%(3;iw)dUf_ucGJW=tb&R_(_m>iE8*w-3LxnfZ6jN#JW@5Xr0w@Viz2K zUuC;*k+_FeLxYQ)H@Atxqt9zaP>nWOs&T{6qCUb#S4r+tZb=m@Y+wh2edTOrvcydL zh548uk*Aa{*#;4z1@MfWY^xG2Gx_1h)l2HRL_=!jSE?Q~5R`^c1~w2^`xBpGUpdM? z&AKzc5qy|0O=1o|DDxfcHG8$zrM|7X|3thLGPV6*w*q57mk8fQC?$Z zBl!gk$Z;bnw1f=8l==`W;tb8r$Sfu3_!+$flf%_HJxw={WTF@SuqC8i=-f88v}t2t zOpbITG@6HFIq!zSzkUrP0UCe9@+Om_6C$UFJI!dw?0U`BIm3{vw3b=o^Y*?)+BZ}W zcnJ)vl}$_Of<;kn8L)^XbYKX-vP~XzccQwJ8DkBhq*ceo%YJPe`{LSUZUC2g7d-eye?Fp40LRa?x-7Y5tiHbq5wv@B4tbh1@X%qboY(g=? z5f+RTI+*zPAn%kjkM%?#+ZOiAT(`Ji1l|SwZ|!^-R7ZTDgPi$k^Z8hUf!xO4%2tb? z zwE>cyeuoj&_`BeJz6~D+8U4vu?@E+)9a^L6kK|}oX2P35QvpCq!}{nNfr&UxdX)ts zE-{4E<58=yqh-E^<-kDT8ONberuz=l#~ zddH_Pojf5iS!tg{yyq=8o*`+B1MB5~OnatJ5xyt&vJ4Zyc>@E(>aw1SEjj3fg1vZ& ze1E`!u&Vpg4Yr_CBI=;k5`O;Kzv1`X#=lP|{PQTW;1G-MRrA*`2x5{FOAzESfvzl( z5s)jGb$|`M-#x0w^|K*T2frvmef7Kh-Sp>^1BFOx%qX~q3~z5Rd7Y;3sc|-@+0wY9l08q+ zF6A5hNOZ-&<1ujlb^X6OynLj|d0LLUUWgAvIO16qB&Pl>gn}|%7aG!*nqCX8%pXko zljdg9__Ku4uMaFyFz%tJRaV^?DMseIlJM0WIHou6_1toE8rTDj-o0+wD!aLXx9BBT zo2tiw;kq-;!zjZ~eo|AS%yr2#3`c;()-QIyvfM@crQ}Fn=NF+Q zdF_MAU`Xo;NrJpE_I%VwRH`1%J`FST|MCyE4fU8*OJH7y%`gR;p9p!|q&N=iBmM9f z5CH&s(c#9yG?P}M27wZ1_7EJH2xwt7Xr1%&&qbtI-N)NtQ(pSV6$?KgXYF6& z_s5rdKf&r&q$9f&pkWDdzs~sJqO9*?Kt4K$y?*VB!OIVYS+R^~1y7_KQY zrugV}JiT9X0i4ZAg5&QPWO=FYUZqLY`$RuC+`tUxj+7Muxvl4&NL)SxsP)gc1AQi4Qi<7VZOR$0$o;M9b$ld&JKh)rWOpe0hhY;y8gRY zTp*jbkzoSLHi={RO5OVI@X*cj=9Rqga}2Cd+Z3XS2#Q{P^3>tLEzb2rFJCZQ0wj`J zl{(^ba!AWLGRZ|R3xb9tR*1W+K?PP(04DZki60iG);zDqsG681K>K>u(|==9y1Ev; znpk3S^J)42?D9T=Jm5oGnn3)1EY*t_Vvw7xYR(8YGU+CdQ1gm6J})3_J8)GS08btL zWdoz`h%SpZv`-G%}vmHFMsHlUdE-5bu z6FVsz8wV3FDJKg%DHkg%sXjcjl(U1IBdESAvzqfqdl$!#&Sv%|Ud&>u%;IM5RwiaD zQliYVq^{0xW|C6z@XV4{wytK*%#yYrUCqSJOdL$j;6Y{nY@=tI zx(;vB&QIhUx5%0fV6IDKog&ryG&ul%uu(N zm*?ri%=O5WtgZR?j7nbqSZ?m}ZG#ra9=>rqHdse4qqdtSIzcyLBwJB)(&nVwkzFA}4_r_-p*Ju`8uQ|);(jWee zT&AN>h|Mi?FQT;}B+?vGxU6V1oo;@Zk43Uavao(z;9>XAp8URXI^&zLE7Ob=Nv(Z} z8+)IUp_T4-EBj#2<*avG+QefVhDW)WA9t^CfAipkTRpd{Ae`D+bzZwjggD}V-1fmj zD`LlhjxhV=B%%+j#u>D#{rIug7lp5c0>~lUZP9va*eK)QXy3(alKK^?7fKWo5UPZ{ z>oZKhzhM!GXF$6>X+_Z{&mJvcV7;`R6sW$i{U*yLK)~UA_XVpa?S6@xx{UI)Z_z~d z*g1XqA%B`KYc&X+WS?06v>A9&8+uzJ=yx@|5O3 zwriNceu?b%GSl9)u*O$O(KhFEC%+buvGyy!@w)F*tO%Q;HqTdR-S+VwgKFA5(v)M7oyvG< zfO3e!KC(wdC?$|i6tjtEi}4nb*D?~$RI8WPrI<_sYPlUPHOR*>4yq;Xo3yzU712;a z6Le%#WEqv4C*)YWgXnc~)FFrGGQWZGwh@b5iCLwLG|yM z)=(n`uhSmoPNTV0Mp7XB@L#-(KHY+Usc}@sP{hqoURr{B1u!%Tbj2}-_nJV>FGg5g zXvntlzGJ6d$YvZ$oB`9m)Y4HdVM;=N#xolfCk~WCHU;o@>i8)g=OuEVvLE=7Cn8Cf z?MMLxilR7ecgvW#Hjpfkaq)jFg>X}|i=yX9YmRN6!09)i2nRxqY*WCowc4GD#b4@} zk}l~SxQa`%TS3T)Arm5iQ54=t23JKuna$pE31DN`44_3wjuas&dl2N(@-49$$M7mo zV+yO{oEaW55PXv^_Nb3=S1#Yu;sx};$1bOIA z?BY#5_a`1p3EU1c1UM7 zn~i_Q4N;yhx*X{^(GxsxoMRaZk^X}AMxJGG_rYLu*jZFFY5IgX5K|Ly%PL{F_?E^V zuN;D}gXyOl;8$a<1#ve*##EFXzx`R@Mdi+`R!PIbee02wUDCuDe<9j ztKzN-T0?HHG?fh6*C0>wG*g}jJ`Yzl+{Y7fQ%TMAiDh%W9Ch|_hAFJE z12NO__4$%*v3ep25Zr>nkF{U>txg~!5Q^;)7u38wiif)L{SMHL+dWkc==?(qq+IJ`}C2%;KLs!sn^GUCZciWfUKIDAhg2|3V?Q<+T2@qAJblhsMR5imCd>Gq00UM`C_8NL+|M_n0gJJT zRFvB?*~8fNBEKr44#?k_vm8o-wPYWwCCZuMFGJw&92W;3)V};|xzo4yQ!enUIx%l8 zu3Ty~ug0O_l_on2mL_Ecl6BmgXt>#du6CbK^oX(i;uUFS%nu zW5!ePB&L1er}!ss4z94O8fgQzXQ1fpj8FV(cfMAAuTv;bj?Z^mJFTw^$Gm8c6`HS+ z$K|y@9DFM^nEb28wsutA^#=AR3D~F6+zv+4+Ll7G8Viv0ARpHvN28Fx2W^ZVB&G%s z-^nyK^EvoJe{J+O(r{kLYVi))>Q05r>=7N4p*E=}uDbWD>8uV=?wl*6Q8Rdo_S=dH zMjmFBbi5OJ(QCR(B}f}laNUA4(Yc%=u!b-}zLv1ZeG`+XZD0>_|9B{FV@7drpx5MM^bV;cKj5l7uRCrH=7|E=-Z-V;y{oB zjh)G`Ir{mA>YXTK?oDawSkpyWFu6u9Mue};fN!bUCgrg;4!DEX4@`Rul_H@z3HUMj zVjV72sFOtE?pyQ6bO*kgHwEulU+TuOj4(DNcjYR~r?SYO4pOWM?4F)5Q# zIj@Nj5{y=&k*@?IDP%F#bG{^TdWjA{iyr_a4mG zhU(8B6P0C5M21>gfx~&+O#=qFcGNHj zs5M4Si6E~(MSqg3q#?!G7{hM3=<_M1*zy}&O0hkHv!N|~qQLUVR*WtX`h}3Zy|(@k zh_jp?W@J_v=G0FjSozKZ__c$fU4pF7m0z11&mwvCg*Kww@^a{60+^K@MQc4|(_iB5 zkT_t%8h>cl@?-ASmQLou7FPM?c(lh$_7Xnxs2#T2CS~!$iOQ8=aO_IDY$a#p#Wdfx znOn(4MYZghagS%o*Y42R+ z^=rUfjcwMy`YfRDJ#idvEZZB%x{L)8^B5c6j5q2jNqjhLatmkXcH8!onf^- zy-F8o0ch8>3%KU93H{{UX$1cy=phejI6p2W%d57Kd&_fG?kXm{9KiO>SID#NNS!RD zM(SEtmf#-KLNp{T5%^h#jy1g{7$%~^k5HfI{&au^zm8D8Oodqj`a~#LFVY-XPSco^HSU`jtJ;nY3@F zc8iE2Z;{uB6eqLO&j4`|+E3%c9?|VVI_E=pBKZsnOuKjwDL9n| z^xv|4l8|aBj-3KB^{<({2WB)Gr7Gi(lF!)p`tx!9wv2J!I@fXQ`4&Ip9B5DHIq}6s zzLjn~q@-00VjC__t5dRU?v&d=2X3Uy(uM05}pjv``@KM zktB$2)xbT^M4s0SdZTd(hQuU#^t*QrULoDRsMD6nBKXpN@D&zV#dQ~9$O-BB5{hmdk+p8j3$7yX7Y z>mKj^QHi5tVTbyf(MC<<{a>}#$roq?o;FwxjPSWXZE(B?Wf1D^+wY=*hv@bU8k*fL zmypmI3q5wD6NsMHvxAZOPpZnC9EH%Y^Hz@FzTk}t#RTg;jbVuDrYq2fa&W$!ZI9k@ z`bm7Vd8kXFOOI3Jt+$lCp;-BDYMDPKXyUh=RaLz zo_`hm(`jYp1)Wm)4_@oPJFTbMvR_uX5ZliyFL*o0B4@g}Sa6NZ1yt)Avk-1jZ)T_f z@OcuAVXr`yJaO5ElhIre=3c7nDg$5N7ip&vKywGl>j@(8agwBpfRHfsY!}$A=+L}Q zg6PK;hSo;Fe_$XqHB-3kAx!Q{@^+MwVL0JBO|rUN7aYOPG>*bG(a=V8c>6eib{I>9 zxOyE%p@*tC-XXY>L6Rif${$@$Y56OKpHGB61q>pZ#nu)Lkr6qUg3=S=AW+E9)1!yJ z^AN3TazZzN1|d?%gbV)d&E!(w5|0s;w-02p=5W{5#|+_~ z(as&e&|FSxi!Tg-shdq$L8LyIYZabrT3k>3h&x`_`FnKbTm0$0& zWjVD39bsWPgeIf&McL;r7WNh6WeMR!1=QY$5e^Q=C05ZA4WZJ-PQ+Ms-zE z&bL4jzQOCxX;nS2*!q$|ksNBdRx##tPcjk*9vRUkl$f~KE1Zl_o$v3Y>u}-XI|>$S z@lJkt?i#;?7Ga2UI<~O;#%~oMU4(vf@h#`XrE?5ve zrm8^InOJtzzc#gqBsAEDc;w>l$GnIZSdW7C2WClrU0L&}1{YHnKwTMMp*r3%!ajqR zhnQs8B-dCO5i&2Sgkj~!-0;z}j9j~q{BUJ-;tNS7B{haiU&;}%?#;;u3YH}G_s(gT zmFFC~f@&)5O2(=J>DLxfJ{j^tU&?TN<^~KIixSr0V9#dP&Z`nv2a)q%;xeP*Z}Ki5 zH~|+DnAu$UNurq1uEFIHCeS0~sEkNst(Z^6nyNaj2;y&EL<8D*Yh5DlP@lsC8O^e| z!(u4fSzZ?AHGX)o?`BzCb1Kwv!wa&XNPV_a_TnFlq7Y@+5Due z9Jv&C4fW5x4Ku~uI=sT>wX1r2VQ!O`4tq7%gDN>f-0Vwo@d_n6lwRek_Jvi6V|zvz z8_Nll?Q~Z4h!*i-=UjB%H$AFVm7cDB3ZpaIOU2u^DH~b?30nspcMvZnTF~jm4H2?eDp6bkjrIa_0U{1 z5#~1R%&`l4mkQ?;P2utlw@p)KaaCT2f?f!$G8JnTr4u_T;Pk03?rcv%t#g;nipI}8 z7crtc1Xphs7#}pcC&vB@=Chj)}{_>Z(b&y0ZBaq!qSNd^Q#9;d)i!00=(A! zJjHa6;~*5pijW}j!EsVyZ>VJ-c6b)uI()r7pI$L?Zcx|Um;J&+FB%+p_JzkIfN#8) z2+lb?QelW|fTR zOt?o+34~f!#-~J`c+1I#gi8rOnopP~tA?dstAS%mXc#7vFr6q|Ga>p*4L@8y@gA>H{ zyN%y}qrDx&U#>Qip5=^RVSA6cqjTv`^f`hA%E?OA9K}l58k5R;29%dI!$h@X{oy%T zuG*r)`N##n1N-XmSA(tW&g)JNZ$$sp@Le6#qT1CI*$8pV*T^$^`}Pc+5qxP8-!!zI3gKN&1x_#_MONlT36h_Q=R5ereI{)2E!IaX(-xcV zx{jf~5O}Ghc4Xsv@$R-d13_J6?=!I!28Erm_@|;nHHph7uj%&l@GEsH-|0#FvqD5< zGbXC2E4{s|qg&ortvy0Ruu{~=(Zy6EYmRekDyjO|{sq%wB#;hAI+oFC7iLVQ{@SAd_yBwdDo*1{h{07b0AHn8&U5Hxx#lN$me*H2hZlzr*CLygc0hv=G?X z{$(Njd+_|9vGWghA1%z7HLXlR0dG!T9%gAXD+^0kQZ^P2W>G6w7bP=iF$X(G2YWMn zS5lt8BI9iAzm1Il6dPw2bFg)AR(1SnV)n1lIw(>v|Ix*UlVI{^LRqTFT#1u<^K`WeoSvVbKc1hjyf58#jxC!< z2_T+>Pc-I&#+q(&c@FXr&z9J$gMpo({w7h=>7$*Is`? z=l5R5

    I z->5kTgyQHA-+9#A5O??@tR3OIOD#uol>;l(ZwNMp5QDp4(Iuxg0p7vHN+TmgM8 zZsmXlKiQ@Rlga~UTgFTC1`vv&=1%5;q>HNh0R~6;Xv{`Yn=7oj^hOagG;T14u z#czu0%qn8RGvnIAYJDD0JTUUij_o&qtdEbI#VLEsK(Fh-n7jJ<%3!a~Ro&F6KY!Y1P5jY@Vg*h6Oj0DrM|>=>l&uYh&-#`b_z2Pp^H>2Orw3q)MHs zD)y}Pc~Bz^nGC%WP)(E3;Z>NFG88c;r=KB6%C}Bco^RYBwED z@$W`O6T+4UJl{^Q51*w@tapmgbOO*cyTbiCM)sD1t0teq^ zJqt3&1{I9v&Y|`)n%>vgReLa}qn;E7LJ)KcVorESSZfu7p6}?_Sb>7|U~&I;Rw!K! z{&Z;R&IPSzos;NY2kw6U%82)-N8>;C^zlV4Ykm0m1{Dg@lK>v8>geFK+4H>FeM4+{ ze!61$N93?k((KOCb$;E7JsXr7fuO_M(6P`0{DQoiwtknOhr#rdP|WAAOzGkTHxyU6WN5C?rDlDJq}wlJ{|0rk@V4LRXW9hS)YSt5eZqX4GdOpo#fp0DZcVFUGCSl>HY3`T7o!^P9jl;MD ztosPobP59<&6G(l+Gc8}CEuq;aD9AemII{bEj@1a>lds}IIq42%%$<7lDqcUoGbpV&A4+fRPo^Fd50lNpw*a`jnVb^sg7KA%SYo-ISd zpCl}npX{JUPGDRgU;Wo;9X9R5fAVx(`^C9_3}^y32UcD5SeAiP<(ShL-8%&wja~QPdt1l0*FR1iWGhJ)=MMN<@m zKkl$N`IzU_p#ZFr!Q(H`DoFAMdP$2Ox$cY6DVxs}aS#2VKJ5=nQ>mYD=MJBYf|kUw zo=(oeUu4-6*irX?c2&!R+>*vO`b## z>1KjYx1SIZnHTCCdas?Ieou+(!hk{}d+>s29zdw&uyRO!`CqJ1V0&n@74(glV0gZH0tszDz{w?45{FHZ ztQ7ppzx|QRGQ@XgtJfr4AEr#;*IY(b{;96B#QQDm8lT02=~LBZLjX*MN=+E}omo60 zy}HOUO2zryZ8rGZj1;>b7JXJ`tht4WNIsQLu@t@0{aNO>%khw{{cL|Q9+aNJ`d59w zR|ORjUYS^;UFwE@jZVEA64qkUqZr~@nhY3@j%QWc^u8YWA};Sww|>?I;O=IP&7Xau zgYLLwf%4h_jAwb_8w}SLXra1VqB|QwbpezE5aUm%W*T(!y-x(;@zuVV8jOql$#8d) ziEuWP8$d1%uX{q~LdM}!pz};>P?6;A`;;FTiA38{?}5G4lSMPG@C)_s7`K4h;2fW_ z&rb3cJP5oWNiK$tze2qphS5ho1^R>dm<^b^aQgwy^`V~rV?&FA*@ZoOd80gE9(hh? z*b`twfMp+0PQyM&V_D?t4x;QdNJi}zahoZ}$Uxf?AhW~sITJgsa(bLbZyb1avO$f| z*DJQBO{E!5pD_P`nb8>FK*WV&R6628w6}HyDFn#N-E{fLaSHK28Ap>vWY%W@hfzUM zpYxI@SA#t>pc!qg26VaK1|}=~LRo;p{NehS&|0>_Qc|k8Xb^>BxD0-Cjs{O!I82_u zg^-o`YS7W#W|tOF-+tS#HgDkT^%k(`-#bo2`jVRW3}~Aar5}=$1SDGWZ}mlDx(R2M z1qSCLL@39U$Oq|@=BY1ggg;(Lp-G*?AnF+D0@$Ac`q1iq$6c$azi#W|8E)TCg#dTq zzu$IuVdPfBe-BT|4qWXA7B@~zZoSxc?A0!#Xd%%VdL8;iVz)EY8J-B|1pZ~ZQSgpg za76)RO@{aUd3kkITdh%;{>`vLa>hG(JSS%UrGtnGp^Dhlwz|C{edjDA@?}ur+!;csw zCt|z zFG;r@4uu~(4&K;=)gJn(^4zTtaV5Y48UCd4!GUzFCrM@pN=58z^2yb5-|`3+ztqwj zYGh^HPt!jtq6>>JxR0r=gT2a!$Etmc{RO~ubPAgMO6WdJl1`T-iNSjWge8JL?(!F!Ulj&b0+qpH<`-*P}|^FHSIRdy~2JdN-V633m3 zgWeYpO0PlHRtJ-8bgcRg=M;uPsdMZ#WGi4A<#{0j9Q;qtq{08eEy1IS;$@V7$@BZs9Hk|38|C`1y-W#6@_t^rXoq51oBa0r>%*Fj0ykF(=&(GmbQ9eoR9~9iVClV zQsvG~{gaY=s0x{=VDuRH)O}F{H;sSQaljbd`-FT0yud`AAU#AVi z2}Zh70c=200S^-xAn90^!QivVzNSbMF|u0cUBk^tj-FqX>cr8tLY@cLo%PmRj%w~V zxWi?c1aa2s6U}3n=TLr)M!&P*>zFb6HE-wyLBkx1#5@y6Fetq=BiFp*6SZktrB1;L zslzCL8{C{gltw$t*wv_`w^i!e!Ue1)-UQW3O`Rtf`mCc&TC9l@2Pb$LFN!(;AgFts zB>EWR0{?)1!DQd|Rbcx|{%*aDjBDPVc@BkFag4CGH#z^TEBtdHleh9OH!{CL2c%%k zD)~b6PPgsFlMj2q{`@3U2Zc5RtHbe%K%e>rYwJjG{98taY>~+oF~-)8Dm`ON_S@&u z*+zHAJU;Cq=DiKyW1GfJyk{$~@^9$B$9XzPv4J{@yxG11{KB|^XR7YdIWvQ%Axx`(^%GG2NY^G* z7-fN4=-v9>>ro39N5}3uP7Vbc(FgXyhw==f)|8>KF4rC*BW@)0H|V(vn8RZb#fk#` z04Q@X0>j?<`IU2F(?<|Tpf@0Ukw~tvJ=|MK3b{{CF6Gq!(GlCx(F_i~cF^PP*#15Q zG3*%T1`rXOpk|vx5fc^5k(eHG&3r{uRMREi!t^A3tJ|#v<*KOzHS+k2W*+x1BAMMf zf81r~laN0SuQBIUCexqkhupHizS7;w)5PA$GGtbI1QdRnW7Z|J`Q3WjQ9;lu z`Hy?QiB$MKwj-%bN4kJUX9=pda`+Vm)YWiv110=XsfdgU$J1|! z7K50r)8;0Y_B8->jxq9wd52CWkh2uZPlVI({FPK`m<8$`pGtYOxYSX5>LgfmoP)M& z-Um>Zf-6It()Kijziw7CSkCChgy(S<-tg~e0rg)iI*R!)SET|6tB_+Z_H&rJqtp#Z z^+oo>Gv$;XomX1hL0CJMd4b_Ic%+ zKbc+GcIJS3PN*Oo{$LFK#=T1clc?_^c(?J%{p};;P!9htqw-J)ICwNjwf?C9sd0M? zF2s*dfYwiDg^cCEAeMFy44oG2}$w9RJ%$g zZj(?I@nU0*GGzM4{XweR{M#f9AqNe9nlHZ@NmcTf!QAefB%FJ|=>g+6;B$14!o6fb?veX=>DlZ5q>%OaY+$Lx$~!{g>Yq?#UAazTQ7+PP%@WvoJ8Jm{3G1mODE_Ow_lA@?BMHem(|R0O|t) zQdYko4z{rl2?Yrj7=VF^y0JsbH|53R0b11z^!4tnz<-n3S?~WPv-uhhL{ms+;$c#5 zf-%Nl>%xv63c~yqP8YWsQp^r^Pk>-m-2YOll6(#r`qG!d#evJG4ePV*b|>(6nnTnm z?;eqPzSO`^P-me?LbK%J-+8nDvQ)+M5*o_q9yHw^|me z5R-x>C@`eIc(?>o-a34e?eXF`DvZi6M)XEL0hEEqrQ(3n*oz4vBb?bH8hCU+k-#5h zzxCyBMyi7Jz%=VsI%jj-URX3Z)AHu{T|C4dfd9E06s9?C==Wy-4g>j}IWy=o z-3sdjA-6rAl3*;vf81}t&(-xEMS3IXjt{@&6PTQ@y`4!WZgqz>x=csUl7jB8qk}cZ zz&c6)7(Arw5jhk@`mSW%DDR6QJKVUWuLGCu_k)bTXfZ9%`15C3{8PLB*3x_^v5d_V z)r-HEIQ;8(5&DOQ|7E)f$f5Y)ZoP|6eMcvD&sV5+m+Ie{qGiDBt?a^k8{n9t?f9(2 zCqR}~FjIjdS}LqlN7Xytc=#*tZgZ{g!$$pjkR5e|AQol6RNAf!CNOvQZB30f<$K)E zt$q7$`?t$Gfb~87X@uQAtJv=j1J^W;NA#g?nkM;qW+1+~{$^BlY3r(i%jd2IyPZk% znj&X?M614_CH0wIA%43uaYZTvI(IhnA@3~j#}%+lP$;)6)dCOb)HV6+vM~r9#qJlI z60m}lv)pTG?EJJ8fwW0+mKo;O6}*yx>rTurE=BjDe*+BuCr|EybV+*CjTBwhSN}mg z&P}&~()Jgyw*UF595PwCzy@^vikEqM_Vj|y(>$3KMnZT+y9e{iIHPia51@F1=X zNcHRcy71>+{~;-sY$v~}@xwHL1!F077~1oK)a3GXySo|_ur%ghUg7J*d-=7og3;k^stUH(p^)QY=qf*TcH zc<)FqU$%D%8rkh{*!Vfx1|ApV{oaxzIIYtgs8iCVkpDC>bzSo?(qT??736=7K2nq~ z&Ny>dBqwQ>3cu1={t``Y)>AL{a-0m3FO|V`B%2+dat0ENSLZok-A|3+k~d_gp3Gf> zeJu|B;FGiHwezQ4>LMwHe#$YlE5zw+pdxE{9jvw1FnITjylOGOg)iE;F=gw!X3A*! z(gbGNUnOz&pe9($s^oY^_dorgc5H&TTje_{VVX4 z!{ZfJRp;DG7?TSB7@2_qgdp__(~liCjejsdg*tq6^-0hN`NXZ{>H+HeQwLQsZ^sg122`}!*CKUN$>Bu zMcc{Uw%Q6nm0y5oQqObAB*|aO(_37H{L!MF?n)2CQm}vu(m<1B+3V}img7WV8`9r( z0m=F(EUiCPKUZj1U~cMOXfVpX0uxhsHW!Kq$2GLw?H=xRcv9xtt;YGyta`~oQGSoZ z!mQor$FZXy*6>=%2j{!;g#-G0uR!B7r>ACc>(^@4J5F!p6oU=W1PNF|)ysvN{PpQ; zt5>Jw^V0GBFM*A-^3h&dm&;w_Z7P`LVR?QNPoVSLVX^6&5+RaJV(A$KSL6iu$>2d+ zQN*EJA#6;I-kMj?&t!1x#}dj}OeH)Aj;Cnnr%3Q6cYKg}Mq2l3H?4Ti1j@1e9hC8K&+uO%Z_ek-2hO3=~dZKELty|ma|9o6PEH8w@Gbr=@?ovk3PooR0^RlX6!05IZ zI3Kj;px5E>pfe%Cj*rb4`t`2g z>%1XK>m>@}9)i!TSZz?FbHraH`TTr8y~ecg=t-Y=t<|8uxT=FmQRXc2Wpd4d=g?oo z1lBbUyy2cYHy!a4cqg7J5Bw5oMr6ThxS=E6(u-wbj)V`P45}1AFBTHm*!TDFG=*98 zq^($1VS+Aij=hjzJZ}GtWMdGS@_9T>Pssu7wa@)sL!PW7Aqa%SZds7y}O@wVzhv zjiI2<6lE00BA`4mqPrzqw^hM8ZNuH=q^Nlf;h%>yG|hft))B2-`3vd-@_l=M#|LuC z>e)|E?oz{bJf7lRj%xdwL;daz=B2qZi^R+LV{IoJi|kaY!RZkAftZBK?TsjNIZE=h z%}G_NJ51@>@>}0;dZ+LXsb6QXl&%VWAIeqMNY_iOc8YE{XwqpK2$LQ{|u9 z93@ObSO`&)z};a&!(mME;D1Vw%~%^GLF#iVTrPx!jFEbR!SS5jZ#~hntexTW*#ki^Jv~bq%5a#-xW^Xop(Ol-I@l`S!Bh6wS zRFqhl=gvW7kLp z|3^5RhU?p8TFiazibiL}iN?H9r$D+8t@c@F_92Ne@kFZum(@?V?xv*TGi@JWJ%xIw zX*>FcUG;O|ZNlR9kup!n$N|LM5PEEQgA@FW%lBv3f@6rt$0TviE5)KQHh;_+Ltk_T z?H?+DmN};!AtQH3hGs*;hmvH2he(z@6drP*8T&5{0r;bJhaG+|lBx=9ugssgYQKDU zmFbMw^_v(E7QhLiU5Kmn!6?>DVuC_taF|Kzw^!u3QE2vbK~p29oei5TxmgtZfO-Av zg)!LJjDLs}*)(<`pso87FifrU8y0_*>tntk$y3sGp#CDXkWJtt3+BX^p%h8Wdd;rS z$I{(Aeoau+@nuk)S6I3DR?3kzghrGj2lZK-2fG|L?;Y6T56TA-_a@y*e2WSWuqmDc zDW(jYQ4(mg0y>f^H^*7&KVHeC(l7--!cYUv0^@y$31u0 zwCmDd&&zov>!BvW>D6`g6;P+W8%v4Cp)7E;i+B}l3pji1%93+V06&i-1GLiDX(gFJ zqcx%~k-en+)5Pf11|i`5MZ|cPhhq-pF9{U|fyF#r{9i_ie;43+XZ3DnwlH}zjK zuj-mSi_H%z3=NsMV$vAbS3C5C?Sur{^tj_a6jMFy=T8gLCtLiR-e%~H@C z$z!$1ygYEqZP!1U^minJ`u+60tQ06=Zz8`ay36galdFZtSmhlRw4{Gj##w1yJA0e` zJ)@fFkLM@&$8!Z>LBgNgMhFS&CduQ@=6wif=4-z)=vn{uFEAkW4Th}X%g_Ii{PIUa z%J1YC9&S#aeCUm!>SUnal&&d&WWlV7BqKYGD~5@CMBMoD!^SwS`R|Hu57UjQT! z1-i2C741-9F#l^}{C`=nvk0 zCmxsWH$?aU36Gnu^P%(|H+p-A;n)37B^s8pl$dbZslT|FQT8TA?E0X$Gk%>0zqOl8 zYc#dqO(>~<6U|oY!HL?c=k31OUp^2174Q+>g8v=LK8G)Gd|CL7_2qta!@(uP_F@{W zd)_eaW_r6NGY!xG(d6OgbylGp7|@L}^b5837RZQi$`AeI`*weE2nVsS3EUsY`Mww5 zw$O4}+xDHMyLV+@wHf!j;x-haLLfjSh#GB$Yyt<^_d%9JbnvjpSncZQC|foLlFqBQ3*2;7rnVD?wf}>? zcaDy%YukNeTOG4w+vqsysAHQQ+qP}nwr$%TI~}`&ljk{~#(Cdw@Ar)T*ZxM$sv4te zp{nMrHP=dh_kG=$XB0fiXGJ&6Z_ce>$k=MNMFiPXA>n&9Y6#uT3Sz$#`YRBc3Af&M z|LXR3@96GSpA)GosHgtk1qCF#^PRw{A&GWZLdCrC84LbhPAl{chMB^xkv&8T)TST) zVH8xkwtbRk`Vjr6OON#PHjB1KFDan_=BQD-y)h>JRE)($p9mZIZ_*v5y_PngVgIM% z&3RN3J{jA{Cu*|*8fGIUlUwNTjR7KiF1BF&p`GGlzYq1!VSmw7b1T}Q@ETG2y%pJG1=x)XJLgSP`5m)@x}7|-*_6evLROT0 z7=;G~TIh{ag_UV&v*Z*^66vl{Cbqr^=hq2p-33u>#lDPq?xrZ$jNt1_h?2+)K>Wr< z`6k^Fc$KeW`9nc&e}*s0(loP0mZDavnzReT5@;f+aS;*fCyOO$#5uI=b={yiOH-_K zScn^(pg@XCuBVmz9s7pzptz^v51@?$GHu<$U_46j=yM-+(%_3z zUxaNS!8@Z`HtfB=pDitoHshFk5#j};#R;o$V%f4ZeIqLJ5x2h|7_fC|=;0Qz4Z}3; z$bgCu74Z*s6fzjVE{|A_!y5N%Jw>>be3%#`DPW6z>DfBBJHFAw#Ze+tK7gm~s_fgI zo?pUnS!?&q(Qaz4odr2G{*(7-DBKSX4zsU`_Z1BUHQI48?Pbq^GY^huhv8zou8a}5U+iIAj4W{m2wa~2aK3K2NFgK(Kv zBQ01cg)jKJ!XT2_P{DlZHv5I{Yuz*y)$sN9w)8KtCSVbdAo4Xkv6V~UY0ONo_A=f-tEFV*}i6c6PPHt!fi0>x;*@+=I2Kx>Dxi3mCb zVrZJTF0F8>X*7AG?YCK|CaU&qg{WxHpW&|l)IY;$`r^6uR_1#eZyWwdWLg8`3NF2l znaW4?(a7J!n;WNeSTqkyJ9zgbyf z(i*LBb)dB-QDN-@mEW}mJxM8n9&GS}z9~;2VOE9!vw6>DCI)E_Xd!K`%obzr0j#+* zbF|v&1qIf}LwHswTT^yR_<=VFiL%PVmgTjeL0(ffn2U*!-z0oCYr_WeZbU2u5g0<_LTqFP^HGgi{yHSvsdHK6 zz-N88gqc0a`U!OYZ&|0)7L=$)nZF+kM)v5Wgilzf`B^L_S?Ne zw|@Mlc10j=El)QvRWS7%Vs^L28AVBM_cEi)lsZ~i!1~o6PsD8<(qO8CWKHmL-Y`5$ z?y*+s;45Z*2BKq(bC*rOCTWRt*vUY@Dco<#I2nnfMauo-d!se>BfZ1G?*;@NS1Wp? z+YN>a70*;Qc>DIW$48ni*o)topxH|k@I6jbYcZd`8h0YHd7H* zpMBTnlf{L`ND>w->zQqWs^LPMi%0td#?OD46nyD7>Lhv5f$-W-<7rdCM)V<>$zj^UJ)k`i)oxnv?!(ZP!?N41vcjy z#^?2k`|b324-0>gL>*nk&0F^QDzum_1fRk<-SnS5MsLLiaA3X*6Lk~lKHbwsrJ(or zULC*>A@_do_QvtrUGHfn$((WsJfRu5K6gwQ)luy~PTWdnzXXM-_x$D1L_5*xOns

    =;%AIKV>P=~m|o!+dw0UpjfKMPWP+|jBI zkvNiH`lLp5#-}OO=$y4iWM7kgv93ch&B^LG>AZKc$q3(w3>4KSBI2z}mOZ3Vuuw+N zqTx`(d$_n_Foy(si)L<1^0)W|z>{Zv_frkXif4gaA5VoUgz)f6k>Rxqj5)%;WdMEr zS~AgQ)@xNLCWB*zKsSf2lpIlv&$4(KTS;W_%7rAk-1k;5(Rym|V zM~w^3Q|EI3L*pkx=SaRb{cXXA5Rv!R;hlLJ|MKQh!NP_$kjmgLi7?x^p>tzUgW@{Q z`7sHYn7207OAgSaEQrq7HbGD~5ZRRs!9R;h{Cmw4CT8aU5|sFN^)nzS0SHO}f)aqB z1Ry8@2uc8g5`drtASeL{N&tcqfS?2*C;@?mTp2N`n~Tplf%8Wz+!MX*Gm+*H7~wU5_ZS+Jxc2?Sx`vT%awgoQ1sy3w*# zyaY)IPbFR_4dJpPwTWTDmY|ZwUSM=Q`l5wH0fi*L;P6PIep=~|9#lO^4)v?>pMaef z4}xh3<#}b|Q=Nv#m`(W~L>)W!=y)GSbM7&G;rL=qCn%Nqg253jsBbvbYcFe-pk&7( zM4D93_Z{}_4LYGs62aM@#WM-_Ey0jJ6i?|!D%8vR^|`)Y-5*D3y>G{+5k!@yM|lGB zJvh4Lh&}RNPDi`#cl_3{l={3|9<)eiF9Js&T^^vmYefPTlX{wpZt zZk(Yroh`2}chB{SJR*KsP%dd27CPh?B%oMmxMFu~t0%lM-<(UcPcgaF7(I(+0Ok)% zBr_id?aO`x%qpbRIKN$}S4bL!S?aQKLsoN^3~D~D1nrp7+5v94^WsobNI11+E|lkS#cF*ISB$glT&9l6-pS15z>ain2rru!Po5L9w_zwVKr&SKuM<)X#f(u4icGj~J}`k7%y;c$#E<=S-T*WUh2S5vE1* zmtPW*gYxU6Efam}#xYzH)M1vA6^qMA4U%qR-9xOareo zl~c$i<7>VveGmCPRuYr5C{kuy&?5O7=w*)OosKbAH{}a^3J{*pX7UysqGDHgkhUjwUcS^P$RS%_><4$OHb_nx0b@jHzHMa@ZKhHGB z%9=#|?MlZS=~kIyEWed06QdtHOOzXL9Ac4&tB;Q5+~6fz$Rtuva?F&=f33z4Pu=RV z#dNjdt76`j!`?k=*OX7UBp|?IdD2|kcGnaNLESZx z!Hw-t(a%HI4ws7mUaI@l{>TD^wMjgy5q|ED+S+571wze1Hf~>SlTf<*G>T8n7fXk9 z_yvN~iTdi!en*Jl?<00nbuH--G!Zu&%TW2P{}Au`Dym5M2>t!bi&xj*_NUjue> zzetCVbDqf?2v)Vr?o1?k6r z)-sP9%cRy+Zzup zW3@5X1(W8hgzT;Jf!oaIsy5afH+pv!@E@9PPIjF^-W#LM)&6jHTT+zH8>s3`RS62= zckMW}Fo|oV6`ze6?Je}l;2q9GnFhn^w0HkHsQ^Z3>er{g7M+oc%Uf&m{0QLKK)JYu zo5B{*z8}1s5W{}pYlWVkJkbTKR%(cO>W9(*IMa-XHP|PrNd?kn{@*{T7TBmb zhZx1@O-5%CRqK*4fQehb2^3XN3R7{Cv5x$>SG)1+B@DN+NWzWBHat<;1`qt4@18WY zQVpYJeJ!Q>U8P%K1WDX-{O=uf36|~;;ZBUlxNG=GabH>S_v$P|tS0Zv_fyM@CK;<3N(q|t}}z5`(faaP(`y310M*n7^6EUFz=$LCZ}<|o_eDYl^Mx)g|2!EWJH zFY_!O_LXWkx~47qO}?P{u$gpl#{jpZx9J+ys(Fsu*ya1`&ct{s-MGG85_bzxw4~Cy znWJqHi%>0VC-mx(46NzUMn?(HN0QF^ik}X`n{KxR1@AfsE3-5`>^UYWcAXd%Tn*{~ zg10S2=&@Up{9}SVi&aplBD2XEQ3<fg3WX6;dmDlkV%Mp2^6cUH%J0fH$#{4vT{{7vQ!rbB>XWbHvyJ=OH~BDn4( z`>lyvfy;Fr_|G*bW`T2~$*G=ZPIz_gq%j&owKTb#RAIi;q|*4t3EtZ7gJL~iv$eg9 zOB-KT4xX!D1T3d#Gp*bIZT4AGn@*kgN>X;{U?9)6~NB zjFwscoB-r)Cs!FSEAUw1vMo0D&^WLJ-k_T^0UK7Pd|L027brsI4kL-4EAA;XVVK$C|pG{jO$Um>}m`+yYi+aCdTd zOKbu&mb1T!yt_RjX~wa+)M)%ngHeu1o?~|-#H?U9n(ya&ILTwUE?>+4#@C!>7cLo*Wg*WAQ}mJtOfu#tqwfm1CxR3 z*(h2h`O1xfh0Y#wFA#3q?2!GT#P%OklrNMIqE!**)a@yg67nC0q2WneDWhLe>V~Ih zQTE849jHbf5TF2kZ-j%2MP-&MkdAuEIo}T8hDebbLT7R{Wy&5URVvCI>;R#T$7ni* zby~FUr;ZJ)7FK_9^uv@(g9B9(N<}7?w)?7-h$oR~n9a(qU& z3j{Wvtm(AB;*i#bsBRZFmdq;?s6MUvKfa}mPw8R4rO)U^*(Ue_~bN8r;PHp z!v+f}JVi{+JVR0?!-`u?!^rvBJW;c1_`|s6!-{y)(F!}2rC+1Lsa->x)Z^Kpm)Fd< zS$&Byp%pvUzKXZZX@f6+4b%Plth;Ctv;LGQWxYFM`+QP9DMdN=~By_y-F<)M8x9dn$AAY5a7!+w= zP=TU*>cZn;1?)#vZG$C3MW7KrQj;cxYMgvk$^!FQf-^SijpB0E7%2S@b z6f*zeh9(>FQm0p{OOgu6xIc7{%y?U5RUkEAt?2eUbVqAXWiF`7Bu*VS38YyckEUzS z75lY4MCq6HDDYcLC(H59|Iak*?=QR6Aspw~B5T3}`siF9M zoTs)~iTdU8=qCoA>p#h6UZ!lI&)_@>BD}#%uq4pE_k9#R&|!I?x-dCIw*pau8_a{} zKRK=v`O^mC&-!cNP*g_038nXCfCPxw8np@!fV}8$`>M-1f~nPU=?y43V!?^}nEY}SjGxG!tTaie z*WNG8+%&U0Z%z!??~~$|ZJsM1Hcsgmk9SyhgXxzAE;*Y+YYtZ;-OjErd8Ntin)BtW z`&=S?yXxxgt^Nv@>$j z+8BIFi{Txmg&}}82B3`rXk!4{7=Shgpp5}&V*uJ1fHnr8jR9z50NNOUHs*hnHiqS2 z)yA;=qc(=+U(v=as%ez3b0B$5SI^uE+Od#~eqjjO&^%r@1N|fSvSgXt(0;xe{Qfo- zfyVuVW{{jwI@!ly^N=s?8Ko2C-r%}=?#{MRBe#sEg6jTed3TzBVGCCJ(oHG9z7gd9 zCa{U`_f|)dLU3kbUOt_vgN}MN>B}S%qEcLzP+K2Kr8u3z$;6KNS{|EBdXz%XNe6)g zXEK2Ut_I?@P=)M1g%k6TM0kiUFfS` zr#|6h3|0ooZGlCYi(Y9>bcxHlrBR<%99CNmdJL`NA8uTk)9;ug2O-ZIQ>iU7Qlk>) zn^KH33T~!wn#cAA2D*%GdO0{h6CdYaqT(EBSu3NgeQggZk`kvtX&=#T!@sc=vZfM- z+R>EehNxySQQex1Q*icNt4TM$7f54U=5uv3Uc&Fux#i@xBBLxQ)W8dy@YfQgHN=O+ zvljHgUBnp>XEn#FS`9P(zClT);FF^>l#RZtoy*m#=?EqfCh|R)`M^3HVk-_Gz?-Cz zibz^m9hIh7qU0naoRH{tJBVVyzOasyb=%Ev5;3@+f$09UF`?=T?+ld)>)OQYVEkoP z1ud7jpTK&s3o%0+9l<)vw9WbDW7-(^xAjbffmWd}-5)Q3wtHG}_89`-HeB%arfSm+ z9~H?oqJ|4HpUrtRj%u@G>a+zsehv&4o^q4?P|&2J+n+@-<{2@b&$zyop4Tq476&ky z6SIW6*v&&`OopR(ubJ)VZn?t(X9nQdy;aSkw~lvi-Yn##CFiAJ3NhvgE$Z7kI6B~( z{=8x_)F-i3K07N=4$|%4OmK;eLw3%po%$zw7S~Og>^kdxR@$;?N!`>DzlXwF9s*Ye z=#-2_l{o*IhCWXr-S*ME)h^pDvX#$^+?h?!bVrXp%uK&13FEXemV43@V7~e&6raDH z5SpYu;fFSdY0HW7`r@U%8XmBTK9)>zi>s$B;luf54%Sc8Z`@v&lR68YhkoZEa%N6O zFv-^(MqTDY-=r^5JA<-^2{c8N@u1OVN?>fOSr)%P9uZ}Pv;RXcMTsF_DW?@{pw1dB zdr_8+GXLv8;e&sl+y3T*jGPSrkz&dMNHGQQ!BvCrXLgzEPXIm$;DZ1@2;hSNJ_z80 z06qxdg8)7V;DZ1@2;hVNv-se@nqtcGk13`s|4NE!quO}YXNu|OAL<4=o5UR+(jErg zBW=hLx=LTVu!}Vas5A`eFVAl`tR$;TGZHbxAr|Tx%=?^Z!-tL}aM{iua0nlToRMBB z#1ZpXCy$%c{BYjCal4%N&J{8sG5I>hmQ_Aor6sLgJ}$3LZ=m_T-rZe_p`v(XlC?&l zG~@@)4w`osR}r^^#|gU6-^O=FFE_D#bdEsJwSrI$Q?Bo^KC%(b2tYRBM~&#&Ux710 zwGHuvwV{t85P&yM7(yFOmKpG}#=Kz91E$_%9xXqLrOtGY^RaZGdRz0)2Ysw|&4+l+ zu9s*#c3h3l2fUx|Z=4?ORy&2bzTep6TIqOu2*KqsdWfQI5ib%r0n0^#V4**?d}n4H z8_MpNY=gC2e6s*etV%`Ld=}2DNA-TRO5mm0u=R|K_Xu^b;N6%Pcu3cPj zTx-e+>?_F&{niErR-+TSk*I; z8#oSGzCBjE2B{2!o(kO%bD)TB%Bk>YMpD~IXoUGB|#R=$2wq__X?SGa(#_awKHeZO8@^veGslalsER->suxoMss+}aB5cysK|{BVxG7|N|ZUDRKN-IX+KtRSOd zWcU6M--jvfOrfpEqBgvLj25nnu}bt^O+cTkWU9&jGmqLTu-;3;RB^2E|3 zZ};hZ^PmkY+8%Udey1Y^+o+U9-iZPa&mdP!o-NvBR8s3KYn+t9MeO#3J$WV{o`Br; zLjP>*_!rPgUc$^;i+!@&E(M!lv*_d`k^p?={nZIP3`U3Nnogf$tw-3LdI1x}0@OeL zPwfW7I>Vopc2aO#c8Mn5Q*XI$Jy4<$1RdfhTYVu=;kltBj$*AYi92N{usK3<5w+bP z@Ho)uDoBM_CuiM7AF!+icSntjHr==xoGDeRsGSG*FP6Lq@wPvm6YK@|$NlfvX6kZi z1VhMxl~W~+eT%zO*zCXUX}&n*Vmc2uBW0aDOw1oHLxKeg+1&v{@3xjapMI9ls($`9 z+Q8?Kt)4rTm|h3l*@kgy^`;Wom#bi`dV=&bv;xJ?r2v>45?cn1OM2*yFG~yh)-o)F zgFf_re*BLMv8o}))Z3BjAj~zLmlWZIdie67w5ZEB8}EU+VmQJdN@XnHHid~F9;_;L z|5zx&*P*Gp6q|!n(B>&P?n97yG>Q4*73B0V&ihH7w6~G)Yy;oWB1$KdzlV!d<8g_R z{~EeMhsA_|=vQklQ#A>;#2kD)x*!|fvi`=pWtPLFl~P=t`~Y2Ix50?pt-fw`)oL+# z6L=@X!?vc1;1$=c^n*#ElV?8_KaFmh@`~ofsX16m_98tstBYh>k2;Qizja2@&HTCf zYU1suqa0nSMkjlroxO#~){d5#eKTyA!Y%LnkO=wF2;0{& zkBN_~Bz$trX4gf$x|xO4n<#%UX%^DKiRTGVolWeie#z;wewR=4s&WFSvd+Ca{XKt} zoV`GRBR$<#GP|no>-I-bLnrEzkE6KjwNhKgdaA5H`_wUCq;L9CRdHv*S-qneREJ$O zeqt;h?%r}wQz@n8May%gL&lojClIeGSjnlK)Kwt3D-is0Xu_&ua`B-iZC&;yc=I*m zJdq&K(0L703}4AeDdF@k-R3MM4BQ%<90?kq1*_W~>Jz9+Qf zpR<#O6`sCNt_Z@hd>#m-x3OdW8iurc-I4R z;J>pPrke?5_0F4YHfzi@;Ng|yE8B%R`Iz@f0R3j&j{piVr=EI0Huz3{W;5SrAS;e5 z3fnL}W-qRm;UeOM_1#29=N6gukPTs_c|T^po+H7r5e31&pm>+zhP>C;+Hk?C<-&je znNZ1bH?3G_w5c7ah=xX+2Ue%Es;~c|V{j%^O=+njFqriNl1JVfg~!4sVj($FlbGfv zD`OIxp7y>8`iuPtO@3eYsPVDc8I9mEehIV5hGYvuTvpiG2muw5VNc8C{dLrDeKSt+ zHi)|f?3IA;(@fm<`^dKpHTI{LnaU3hb_pXF;P~rnL+7NX?p|;|oL?s$aBoRJF`epi zTG?~GQQYQTBp~ z2$xYtM%g?JL1*1`gj)=~I6?|7whnPKrDyWC}ucBK+A$HMj%$FLAZS)z}AT~89cp`7Y>O%@eNjfR%uD_2sXyykL= zY%56mb;J%~2yL*~$S1jef=o`rXw)Eu`T85c>idbcWb5nx#_W>9VdRkA?LNLnBd18g ztdWfuO1t{5#>jgC8Wb5AM&`W%>+gN{K{i_M|u713O1s>6?H1~_|foP_f zLBxJK1cr9g`L5>%=@pD_LxlCQynxycxDz7(V-U1H77tMN4DXfv0zVW1^ngNK)6)0{nc|@hG8VQ zS8G4!c6*KIJLP@Aomgwpb=8%*%_L@DaqMJ{w_{UliA~Z^x{2uamZBQiwBz8Xj}wZ+ zd)T;Pn%gA37n)wp@DmZCq5YdA)v7U*{3*sxj~Ml}_7tO;w8A9HN?fX2$m=oFDZBx@ zAO>l>u|kim+yu(Zj+)Uwt{2f}SPC9D5)hmk^2~J7$o;11#~eHqx-NqlI*a_y@|aEk z1kwF{digt*l7Wr&KM)-&Ae9n;=m3ZgfaorS;;+>W3D*FK4uI$Yhz@}00EiBN=m3Zg zfam~-4uI(XXCb;)gV9@{{$$zXmz{$>L{_-$cPzdRFUs4i*X65BVz8T*jx2eRmD+-x`{bQ| zRs^KrbB#TJ1`W-tEWw)fYU-zNw64&m&Rm_xkyn#*+s!n&ma z*whnZP%(l8@{CX!sQx2oLh5}ZKV~CUmpcUDWzF*##!<)~koddC_nxS#5M5H)GW`7S z>0G}ter@{t7%MP&lq*kli!#hcp=stbF~;U!2akSjNU_z?WRrDrl(Jukj67u!YL9Q# z-Tfhso6G1SlGZhN@b;Dfgw9YD;o!}eSc~Ni$Inn`0mN_e4R)*rMx&frWe>(KT z2-xw6;T{F9En>R8jjN*W!K{$-$BZk%H|oH!Ni?^SL;SQ`6sp^;ccv&Ev2 z6zp6*sXnC@j`J;;bhnOsoi7#CHFd{C<=(^3L=EyKD^j_^78jA1Lb{~WD@Zq*Tn++e z(E*@S3kMr!8Su#`xZIKTJGGVDW7)w~@3qSFygW7e3UXLlHB_^7)_% zIG;W`J&O9ZD=bq%;~pXD_6}+)x<-F>YURInD*eB7iqPpIcw1O2Rrm9&;m;dout$df zTaW18!>Zm9I^;~Bg!96yE?}lF5L#kZQuMGre;WGOl7MzVr;OpUMTXmg$!Zx%)ZZsK zoYYqJjO7JS&=wMY7jlKGM5AI;I41hePB}C89bbsrb0~P`2&J#HfKf2h5YekzTnKn`d#&5491JqOW_QIFN}1tUu>;#mw_%taCb3mQ~hvkM=%(9eZ26lR)lB*u$kw-E{<hnt6zd| z+)+!C25tgOVh(klt+BGdG)VTPmJL*#{M<^BDBXJz{;fy1yl|cq*G#wg{qh zF@?4nm%89N{$Ol@u#qbKAkiq0#k+|o_0u(q`D(0QFo_TJb33d*a2-sQF}2e@@ulB} z=s=q_sSVGWY>diclp6w39F5XyhUUS;{F% zHqaa(kYk-xIvMg{uaq~y$Xk5@*-?3U-DF2vdHYZ2b%N^h+Z=sdCvcb($lBPKvmsZ@ zTaTMZyiOC)ZTKEk5boLgN`X(@2uc)&IVTz{8B93*d=4Oxh+^`E zjubYH)rnNX6+QnX^#dEX99_LV*Q&A=)13^C&%eIXB!IOMeHR%2F&Lhm?Tk@4&|H_7 zuVDSd>aAHMv__;yQhv6hBmNjc|94E2Q4+fB4Cy3R9at#J=nG?tUvu%U$YMs8%1B#A z3o#-pFBR(vo+q)s#<^AJ+>R9`&yWqtg+l`{RJ85G04*YsQ3&Gpl)}ly2KqJzH~(C& ztiu8+3EBvs0JobRyM)&!_f`n4nDcx)j?G<#)2uTh z_8-Y2YXbHb1-;VyDqJ3`gPg=^$sC7Kl)$*0MM7i)5wei4<(96wFrkA~*Y?zBD%V8$ zS0^MvY4|7Xsd0)t&Y8HG{b9<>^JL*mwKhU_?a0?UOkfDG zO}*)hPyK3WP;<{`;TFRpzI=+s~;K6@jn2R9YEOulpR3X0hAp;*#VRtK-mG5 z{eKi?XZu$ZVcGsM5ti*=NrYWg{q)3QL;A}T3s<)@V@HTs7qe#BX=bB|F-B-sVZ8uq z7b6}2=8+pwKCdOtsok-L7H$OB%=l??Vi=jSKIm}$G?(%2cDB0q1h=C7@XWd#(K?M^ zIcUfjZ?=6!;PxK1^cVhC7h>1*or=BtJGQ3%Q+=xr*7en%hEwCiBsi1@kdf27Ee!GB-SkIom zR35&Ka7J8pCax^E~oAmPP2w1SBqCFod&P-lZ}=2NZzmS4jgQ}o+fpcZ6-8dyF<0QMF}5cG0^7g%Ycz#m&8p?wVK`E+ z3Q}(a6kDH+01N_Lf}GTe%*-wl=((;5LWYxT0r0iRweuaUr<8+3;G)M+Xjy)?`mIu3sWcIFg=wTqNsb2Vd8k ztO^gLWVi3pd3)+Bb1gS(sDnVO8sz2wH-aVt#rX z(x6M&YtpSRaUa(vzWyi<LP zJ!T1IdCSno$Rq%Y2&hnwA#2Bil=nB7tW98nom(l$eFbue&+rXlkXe;Fddpf-d_hl313M~5>Fx6aKl|?>5{&g-!hXS8k>p1(cArCkE;;Fx zaOQ>D!t4f&qun7!i9!+_Y4$i?a3><3SRv^tQa~05PgY)J{1A5n4(wVBkWsEEh;l=1 zfU)W>l@WhaVD6|Qh%#Pq@rhZ!V4n1Y8a7+tWC+{pBvJ_VwxLZ0XHwi@2wTMt>bEwI z(bTGZc{B=Cv)y{}{8aQgLk8FaO4y*d$pf$cUyySp4Z_$#40kw*iXYb4XT10e??y^ytqwVi^Eo`Dg)u#uCQfswqJAib!Wg@chDy|9p? zu#thap%J~5k(J5kJ2J8{Ff;M-!TcNW{aE?f211e)l@J921_lNa|GWWxtOE%Ffr5bi zb^mN&pLcL5aBwg%a2QBP2q-uhI5=1sSXg)j6eM^AWCU1PBn%{ER5WySbU4H>m>6i7 zC}`+tf4vDX=;uCQ;LzaU&}i_m@M!5D*A3 z_~*C%&jt(*0tyBJ2?hPR8tbzof3^Qy`?>jN7e3a2;6Q80Y0H@=x$Ek}@WFi36pGW&x~!J+>BbnEUUo&X~~Sai;aHBTK|kY{RS=*)RKZsSaq z_TY>gn&O0&J+&+R+q8;kgZ*vM+Av#rk^QD#SGvXFuxuaa-f4;$dwI_79yzuhoLD=W zP9UOVeP8&d-j2{_$W{KMs*BX4J`YvrN;C|=V{pLq=Sq`ys3*i}oSY{ZI7^MGNjJ+@z zp=%(;dxT}I`_()`;WUAGl}scc7c*3l;p<3~L~KX`ai3f`v>-h#huth!-V5|(ljQAr zQK(u6ZlBABj9HQcsM4BbOc0?y#OGb)`PO9aI-|OD+Rc`J8Sfh7XO$`{=0qZK-;Y7C zTnv;lT9hgZQm7)yk_O3G)5KjZBP;v&fQVLHX2f(!jwk?AC#naTKyrQshHPnnfUih3Ycr_0G>@yYIxxG z+e6o(7c)ka@0?k$CM-ap0`NdUGeAJ1uG0qdM<~B5SvNz*mQ2_DU~C}LAX0p=O);S` z$$WtJG9y+Gc{yNU?mH?2mQw4mpDd_#4F4>bkwcw~_r!!3|0@L%Hv;R9p}1XS-r{AubJ{^E4K5h=N7 zw|+WL$81?G)na*=T4y4)O+Gg-Faz{CB$!yQ)3g1?E3OD9Cp*pAoYR>XFAN?>i20CH zHviivutx%(n1NT&KYsu2K8jtAN`gcb2eNL%_`zRpvi&(f+pwQRe1IUvD~;2$`Bxot zK1bvK(-1%BI_2k7h5!Zw0R;m2oZ5dk;LkGwIP&Ky2m=BMl|g`z8Inju?sM)#eV!3M zPZL$4-I@FER9;+L;V!&NgG4G#%P}h=mL)p&_6bh=~5e?HEtQ z&lP%T(6lUP2-2y1gUGZNgf;WgjeKLhf7qIW*#6ra(L^FR0ctkMsGC6iK1SUsN^+ck zBFEgG43F+!Taws7Cw~1IUmX(@6Z0A04U=}Ab{KOp!925GJA~pBEy+lMa2*PX<(rDu zKr{yHq&?ADOEp`0iDm@%@xalT@fQpiwA`1@T)`C1^GdN`fu>b?LC?w6VYn=NWzhIX#qq z;vSW*5kIozM)Ue` zGI?Cg$~;XctEx$bzI_1QyP`_m6zQ>pt13Gs(ngX{`R8aY{%?xv8lg9v*=- zTuQmA9i)JR@P4Nx8UHz#aSQ&&L1MVLWt?v!pdFzA;vB`#GOus?ZNs|axllJc*WKcx zuZa)wHr=mKZ95|0Rs7_2)0~3H(v5Ei^J{q*h?EHV%Y4t!CxqEB5wAuu_Bh#eeS*#8 z^JH)gY}6;(R}zQKJOur6zIm;FAvETn5|PU1(iJO$sjax@BHzk7Go#q&#lR_FnS3A{ z_GkYE!2X2nBYDA?Xz2j1k8C9v|IdndX6s6N*R!K`c_;FI8+5dZBTogBj2`MS*C_7l z*oY4p8uWrSXzwsQvk2%~Ul28{+Q;VkJ+NDJUc}{R>t;$;<-hk^7^G2P#5$@Qs8h_4 zVnBUJbaq-tv_r(h!vlxnu~dvEUkg@^`NkA70J(^Y3tD^tB|V%o#F{EGj8@MtVmF=y3RGNv%^K=8LHpl8e_V$d4q*!` zC0g9C;EPtYuoo#j1$xnH<@1f$5S}K`9lI#!evfb31I|j>AFYkInp{P(9b=GQ3*a-p z`2~Q?L2T#%C?E_BGz{`zmz-h7*{CW0;U>!bx5 zWA2@Adc({7t*eORLmj$%0d{tea_qEWm6SEJMrj)^-Mn60`f>fpq^Gv|0Y3wqdjWa` zdZ|@~)MF5yv#Wi$n8m@?GvYK0Dn*apn{jQER_v_v2&DE%m2NaHjHpXLhxRs~4vZ&iXr>+tO_`_NZ&$@zd&O(%e46p&Omj>&}wlfRDp# z0avB^PV%_64NJR1A-h?$s`$up{_h~&Mve{u{!Wmd`0K`+{-Ki;D zlb%Z`Ar$8hcS2Z4Z>O;R2NDEY*r;Gwppl(3qCdlIx8uycDKO#)DR=Mj`Vg4?m6ib} zIX&{${KMJ@^{iO+3~d0n&>J9;N+F*@o_T=IZooEnj~;+VxWrlX%FZm+lBj&)O<=}c zEsc`;+;d7mR zFyEsz{lw~dvP+!J5Mb2RchG>a75p|?LzSc&y7Am8)3R>#aQe9 z*_PcM+UrP`nb!oh(@*2mffpzdCqxD=4-?)A70T)#g>rnP>*7og%9UeVzm`hIoRb}G ztl;S+&nBSmns|vKPBYlt%%j#kHZ{(0Ejh>`*EJ)Gy=E{bsi)6HQ`1lF`OkccGp$Hvk`phuf&i<4U#+k$jY9Cw2`_>vB7skQ$`d6$w&F{z zzz#n))}wj{c`8k#%1|YnXYT+-TE#QIveq;W<25L>)4m4mQW;WzAzL&lD>8#usm$gg z+~co4FC{KN#S;CF;)9bN=SebymV1^~#Usz%8;hu|=tD;5VGkT0bG|sj7NU`a)kO2r za~U=ZZ;I@eKJ;nb|3eMNsOe(u=dmjI*^x4>G2D++RKw{|y46JFWmi9`Wqhl{nCA`S z_Zro*;@o%1=TGk}=Oh%Lt9X9Mu(_NhB5~#nK0m|Yz9vKbs8QC)M#byt&kcGMVqQ85 z>;rdE(Jx@LSh~znsANAR(lW`-&fDG6&^1z*m_-kX7HO5Tzja&uGNshzBNz7v#BEPW2H z!7N}FO9VYGbUrFr6WJem8J9_ZJtheM=aIgDy|bDabs7b$%rg9?NZ-0!(a6j2`b7XtjI$)n(}S@`F{4JZG_R`)6Xd4K*w*m8wddW$%40=q zCZB_H1-he=na_EOOY1PEbGs_&)>V*c@2=s=~_}Y5c-$x)Zirv2q*DtDC@ zFB9u_fv5?jKEXdNze4;4i0Pbaz0Y<*J7e54(7M92P)_=hYJvY`a<2Gl`xn3y!_$VH zHoxX$`KY3awSBtfQuqN^tvG@P2f0UuQB}BhjT5c?`paN zwVji0yfm1sFRoniv(ZAl%~enfYnB9q7XiN)mERag(1XS(Um-=0pheERr4HHjHmg2aCJk zNoR2x@I~kwxuWIJQesL(W+0ldq(rXK=WeRWCTHhY)KQv(;FUBLmJ7dFxb6FqHM*P2|xRq6ip$z zJMKS#yRqct_|1wM8jePdOuvmv)m+>tE#22(C~BotD9n$1M_HO+so=I^iMX^7z8a2X z_#Hee&JA}D`P8MG2D00y-s0-a!;KPpB)tQJyqWq^%XMNmh9n$#Nk0f(Xz~1dB8KxgqLnD0_}maQluQ;h zLmC!uLU#=u`&u>AkxBp+74%Ywobm5$MnRe4nDX`rK+RbYC({I+-4a1nE4DUqg=TI1 z27Y1pCs}+2@ZFi!KGkw2WjU>-#e%;#?qgRAZ!G-RVE&RMAvI;Lc?~?BOx)6eBp13* z(}#-R@^|EyDRVAlzFaI1bR*D)sK zLFztYz>B6N2Pu|2RW_h2;eiI(9?TeJh1cEh*D} z7XmXK=OJ}|%A$P}O4O3}rEHB%)5T{W)To=P1?tQy`V#f)V8^(wupv9(8`pgPTVYk3 zZ`~KeC5M&qRs(R%bl zwW6H1Fw|APbOo9T=0*|^M``f5#bQ$b5K6teo67Eq`ww8>Fvm;XMa690$H_F{O<`;hV{c2-P@_I>2^)A9_gn5SVPRW-&HX}z=!=EkCM z-a&_|*FED$X@gmQ%GQGiaKJwKZpFXW_f@hUN8Lis6Hp zMT&1vf8c`e|vhW{LNj$Gv=W6Bz>4n3*yRNrtS@PAB%UZ(Ar5F6Ymj3k2hRvGl?X}7 zoACO<)aXlAa2RHg<(a%YLS-Tl?Tn@6atyzH9hCiH(`yA~RD#JQzhMm)raFwgn3CpA z(`VKZ=6c&tnhO|64Qs2ygXjDv9w-$tcKY2>toMYmLJ@XRfn4Mh!`TH zej=&pFx0(*sTty6`KU7|UhAo$`94RaFd9jt)MLPgsSuudb;Z409RtAU89=DvH_bj* z>=~bfQ8a`nC`}5=WOb}eivs@G73g8XjT`yB$Tj|V$lbJM0n=R6a%klulhnAz%7*ax z7?p20-E#AZTW>H-YN{gzO6YcGYKCS0GZo+D!yD3k#NBm;7uP*GEU5C73qAk~60#S8 z5M%twC*|D2II9)Bc#WpWA4s^~`Q`rvQ;le3Enuz~P+1iXz&pNAwY^=$LjLA3#9g)*^KPCq^c*PFzpwzXF z_q3*wm^xcYhQCnxGQ6=)5`B7aZ1c6c5UCVL#?zY--+YCTO11Vf%nuJN*wGFpBXWQb ztc~q=@K^(xUzAtgUw5a~iKUNE-T3B*E~9c!i-V}@_z1k6wtNv&HEXoQBTDpRmfz|G z@0hi2W7LN5lEmP@84shRRK6zajFWmhBI^dWRZWo(ABrT1W}xa)pEV6y)z?p1?Xb`ap&S(y zjjo`=m+tRxIRY(~?`N)(4EA_Ngcr$pSp_Dh4cdi!#q*5)4- zczx*V)!S>pa;g{b6bQUg^u_Ao6<|8qb7=6R-0O(UEv0nus7~~)Ga@YvrD9;zBRph_ zf*u6fqJV;^Kq1P;KX)mh&;ejJh>$;cc?EJyVHFK2X(5~6`I~w{1dM3aN?KAckr7A6 zrR}N~OtCIlOTm~dG)-w!LWQ-6YKMd>Z&{y^)MyVl2BJhcsz<&G1pT3j7_#MthPv1^)PLsvWS(YVMyerP-Sp$rlP60Ka?nl!lrgboh`dC zmbx<^WE2lfCx0pcld#%~`)3GJUKYme2w{FuK|C(R@Kuq#OoO0^hau-0Oc(G+=^rWC zB^VJ5B{y=@qWL9sjZ$d=)u5w$1Pu@+=$g{x-B+m

    V&8}EE&41da zuXxQ)lLPHnHfj2r=!LX>8{czE{_X?)FZ6h2XFj~{_?QdRo0XOc+l=1w`hnSn*l?pe zS$*0+)oPk^y}3^E@HPpWHLvYkEKAbrw&d7|X&a8lRg`a^ysvjvH_f2K2|Oe1zk2V~ zyYSjxW8)H6lW5JgRcDG*mTxubYPTxLDF^cBj_GRjXz3w+-X~@InP%5G?$K@@J$mok z*}Ll1y>?YPbw@33SaOaD-`ZH4xS80_uG#a`KD&p@vhIwDbm}*DLeBMGSu)%EQ}>_E zzdNDZqqZC^6SlvON#^Du9W@Ettnne~&knYB47JWW(b{@>)+LhS>XG! zjn9^i#{{LFw(gDGe4};Z64UKwduBBGcbw;0)+_8M7l#)y_QzjM)^PkeZg|>6mmbM% z-=CgczW(sBU*h}uj*&j1fB>K10ks{rtj|e$driYB@#&%$`Wd5~8pI`89N%EQ1SiM4 zKTn@@irakYjSXBQ@$t)6SsOJz?3k^yTG!Yuqe}R^y;l5RnkLPJ3unLYU?l3W^w6pq zbFIpQ`y9yiprS=3ZLqt$~1li`y$ z2Cmihb$js4P9tFRoUN1MYY!&9Tli;q$(hKfCyP@1J2l3vPPY8GuqaeAGlc50{m&JV(Nj2gIGFZc1|bqlw@eRO|)MYmrQ z*O_hEvNz6swA4L&<%B<5oO{%FiuJUYqFJ|EH1?vu17;g!Q zu?cW@O&j}H->Lx-IlFfz99nmH$+h%!LCna+()_$V#p82!kDqi&$8r7Rs~%n4N4x9W z6&B_0^*0~7n!RV|?y2GCdby$N9``*LV(C4Ize*&maoe?PU_{5R9ztQ2$i3O}5tb7? zT|IBKam!upIlp~;&eq~B*?WV^|F~~_rAjBw&N?a}R(iRi;gr;F)rr~d4~?75Dm`X; zvwg0|#j~SFR)&TyEESv`eKy(sUZwef%jZ%LzrE+?(EoA2%Jrd-9w(N%vqm)CzSeKC zsD1XF@$&@TaC3_Sw|@7|8{gmWqNiav>5q2v`=8xw)JWKN`gN$wFWr6`^)~~c+$xlt&@{In`<{@=jj*P z>4lBa$(d!P^QNU=<@Sw}JEkta`FP>gjW;_T>iDKCJEWlHs*1pmbDF1c+;S)TZYDf* z@-6ml+WaUndWd@J#4zun)ZQB&N!POp4t6*;A1iDq5R>rm763EdJ*t;)u&UwWd) zEj`J&G2uqzG^6YNI@(zDT~xhAx1(M2ewNcB?c1+xeKzsej`lBoHQG+$9K4Da=NPiCX;ioN zs^&U2JJqp7!|U*^Av&DUW)bagw!G4-`Qc%O!Y zm6LX8p8Zh69`T{%L|WeNy6G7U3OZ>PJ`E5)_4mG^5oL7seDQL_e&bu5s42})ezzs@ z$b#LPfrqNO{cfB&@m|My$b@z#IZmBc7wug1+`zy4jNd-^U9Bh2}daL)I=8lCqyYjT=oL(swVo~`>S;oBwlZGF0=@g8HC^-eN-nr8PR`pt*5tHHx5((Ac7n>Fs_g*N}Qag@oejOPb4CfYTZ6}KIgf6UA*eN)}}qxL>$MweN{ zwqCfx^G2;nM4JDO87>>fSKc1B>SSnM_n)SZe0e7iJxA{MSe}wI z(eS$dI`1X9oj1&OYwf&hjKxsFw)LAgg$0HRIDIUK*R<*X>&=~dLH#p)Dz0k#oR?ml zrN7Ml)a-q!w^Aedzl%z5G$%S9IJWWOC0=}9i;2+@2Ht0jIy%172!EpX^4tMo(OG^EdDN`!XLc^4~7*AHU7}wQaEH??;>6T(@>uWyTr312Ln13GrGJ zxYNJ8yE^KcnW!+hoDk_a3MFJ$%2~X~*r2PCIf-f)*ScFmLoHi!*=vHH|U|?7IC!;NE2i zT9=*=27lFc<)7g(qYK_1d^0ZW#f7`WRy~^RqxW~*)!Top=Z$cESMoe=cjCi2E#{8s zydti;$>6s^Lv^C`hg6ij?vz^g$>ZLPxAkSk?`KZr-aH!VVNyS!_wWwo*S#B7rxZOj zipXT;ZDI{C9(C?XpLy)mOU4pGLE`ZJ$;$>9^$AYxHLZ8vqcW|OBIDE&{qpJhu}&i= z?Mn-2x|`(PV8ed%`-?8`Uvvp0A`Jaw=Zx~R!F(xJW{>u8tWtSWV zzQ5E{R%N|hH`3W4t@nz%&m3%JjdMIcMhcrYrgwk)H2UKOt%e&@gr9Ca3~Uo_)2A%W zIq;eDlDms_8V=6a88#!KSI6>z6?<;=8e-M6+s&RI#`OI3pld_Uns>UB-;L=Rdw27~ zc_v9iW$z!E*SkO6ys-O)v=)<|-U=)5b?AA`xhH>R#Evxhap)I6ExH@WnqIQ0_JH&0 zzt&j4epoh)J+t1T)yF?O%2v#;J?dHcSDn$E{ejNHt3THW;|@4JP3SRmTJOL9NEs4U zHfGk9heku5=06`|D?4qkKQAd+=ViCXW+^YbIhL$B(t{OlSY8-0xM`Yk)AqD5*jDDR zeyIcZ3f`~Q53JNMyqZN*T%{rvK)VSX>C5)ev z++w2G?M#xLUO%%N#t-$Jc4UNk*;j`;B{^14Eg#ITd1^d=+DW!vy~VU{W!Lmi9!TD| z;+weR8N z0T)vr^=siLvaDm^0C(d{x;=iT2SO|x!c{!*stI&kjsIG(}%?cQZ>>@|62 zvGKfko08FO{{+1#x?hr zYTw$Q_(s-!Z$svS$QIp?n{D*cdM?xMY;HTtY*xIDeZq=>PaEFceE2Eia3~Ocw60nOTR}3p> zxm>>BOB=FE2(dOB?Exzdk7foyWfuF-gnIaipka?(y*7p4Y1FhhI6lzHU90Vy{PV6uh8?iT zs@gyF+Oxy!>nkrbcs`5kW!2Yvqz8Aw!l_~H8moPbt_F=aEgbD?dhIu(E6?*YC+Mh*~vw{tE=8QW?niZ zc%d76{-|5jC&QKyQ;LR^c99LWncgb- zUEgz?pYJgU_Nq&f*eu`EFK$8VFRZv}-CJkYY~t$QzyEV*Zr6}?12c2a9j~ulabl6r z%Xh6b2bDXh126Fpw^02uR@E*I=YQTlRS3J0iUCPN0#=2KBzScq3tQ?1p zk)a-V9)1qoi^_`x+F}78Xc8y`Jis+Rl$UV%u%H}LgXD$PEDpzJOyBMl+XH=ZIBcz| z$e*z1f_}Qpa3qb4U5DT8#)v6%#)!*aoz^pO6F{^ zy`23+qyf=Dcbdk9(!FhL)CdDi*NdL*6T4$?t^q{_vq54-E|; zI05al?Pf(gxJLU$OF?^f4z94}E_~4K_yk%FQVA5NDAj;eBDxAHA!~vYNMRs1yhZl` zJV=D#6M(Iv7@xy}59R~PA@nLP30R*G(f+;iS_N=HaRo39ABrC#N|lhGKwbrWs4HSf zb--+cd=9RVApsxil7tHgSDXl05_|<|VyrA8z*QPOfj!pNp6w=`6%B~+3zpiDUrywg zwGR!G@F29?IOxs|@7HlG7V0gpl z!d#au3dT7&=y73>@qVXQVxp9dpT^ksnKE5q4sw6_8bmR%;69))aFUxkHg^z z;6EY!PK(fn`i5&Ff;>jog?8`<_laOL2B823ZZM%2JpuIzE^M#y-Y|fIQ9m&VH0+}o zi%}!cF)*qFhM64-Nui6UkPf#UB^{2K&=8%;KJcYrA6O*d93;Tv2r-+K2q1EW%154ox1BP`x~3Wzrdn1|Wq~iJQ0tl7J>0UH@43P&v{qAL$+G7j!N} zj8biYt|5U)!4ynlMPj83_=8}|N`+0b0Ht<38KD$^a`BwV*EoY}c@$>?gaGu1I71ww zKcqVJ4Z5UrNJ%4CJ&29>APWnC)JO?{REU`d?vX$kA;`_5Vfsx@L%-N}DRv_kljal4aa$~`r z5RKVybnaj5Q@+V8qvb$KJ_vyX6~HlS9poy}ITjQt0tqYkK1c}&z0mTiiU7L8*yt?> zzq|J}WzbxuN<4u*!q-|3wT_%g1+3J!3Xdxs1huJ{5d|TYhQP*8s~i0~Ck~MDT#!6K zCQsCakkBAs@>&AKD{=wwjTMfL5xOu=d=o*M0K7D3_ypzIE7B(@ zqJ47ih>C~F6S^>{`~J)v$uJHv0VxVUfXZN#fNyzp12oh)SU_YlR9FBqbNE0+&qdcz ze}`zelSa>hb9@i{hiUK(+{o1P(KXByb&jsd%@>8YJcS>n1~N#2$cJz^^gc}0y<_od zZO(A-h&@F+k!)gBfOk+)39yCQSwN|P2lvX$@DMhT80yNv1$0fJ4hkd4E1{kbeWNa2 zhzy=mE9&j=J@Ad10UfKmj=dQ?Pth!JjO4*#fL!fxKUOy~d{maF29KalsFR^im0%I$ z@N4Q+5+8|#)PqH1s9AoEht(`+ha9_+J%j)aR>1Aj44fJxk_Jw_f20gVB}T!oXKAc{ zHW1Rz$QXrubIC9erWm09|CJa#iTK-c&;k^d&L8tflj9#C82CoWQ5dz7T!@YlOqIdo zNYoubQ(?3qBvA&ga0FnCuuUF*rdp&!bED_}Um#s={R(8`kcpgZK#oGli0;XE_sYGr z^8EUjVl27w%hCHyNGRB$`WNiCz604b*N;0?8movxL&Rrf<4#ZR`tiws0NLuq_%38C z2S(%)37Q<=3XB*|10xwB3^@(BhR>D4R(bOvIt|$rsu7)!d?V`4z!DT)4Dz{fj;^C` z>?7sA81Vp>fUhati_V!SNA>e5>%bNy_uJ?haE$9!)0M()j9D8D#;>4P6%r`WqCtY; zB$N#QyV0wN|M1%!ikkdzy={l;g7$840$ww?m;N|?*>^UZ)lR0P; zDSwZL5g-dHC$}J4v;xmiSQy-c`WRGJIV!<*plhgJWQCOVd~tXL*DKpX zJQD!$BV%Jgrrd}B|F;Cv70ZW9%(;IxF#C?#FnKroO-oQXUXc2VI`%0`_&WdO=z_9j9D~vLM|{!v{|-x_qLc5j1l(s( z(FXRh$e$wX0#xG&1W=9WK*rIE+#2wR5#5I)Ao-9CzrO$MOH~l0GF-tcb-yOwKZ!*6 z>exUC5^%+XK+T`0e(1hbIqoEv3)5OaC0J4*NJOq&B@slP{0juBW1mFOH~7b(p?oQ< z`({l2V7|VlVs*Y0n)`dugODLdiUK8Y@ZX!-p`r#xY>j;}$blmPbPae=9-%6xl;9fT z6V0K>{kI(L%#kd5mRu&<8wa>qJ{G{yhvLl^UJmjV^s7v7;>P+~)BF?kD_)!{vw{7m zKrjfZ{u26?<5n^VQAWS=VkgGLA-U8@zDxkS;eUaCb?j6A^Q-)mfS02m$1^nk5no?Z zu{!j_XikoP`Pv0Eij*TAzqCQV4_?bEkM{oa$fD5tJ&^^-A)j5uaW0CDfrfcPKAM`% zL+9TgBa`>z(I_=z$&A7OJC=l(Dt+0K)WGyx0pmZhB%!WfoG>R2SLVDArJdlxQ3$#WO;CmX>z2(O?ZACA(ncEGWvi-fBP$+A3+uZ7OAL{I>!9~^&EtH zzP-F@$pu?v+rleh5p&o_ix5;B6Q_buic+j%kJ4tVHhi90=rs;WILf zW|1KoB!nTNHfdNa64;Q@LKX#PDBmujAyz5sHmMf-(C1mmn2$bKR7VYJ!KkL5_kAEO-n zv<;I6v#(5f`651AP!}jU(U^DA|urBM6jjMxzON zLX=rXrwO5E22DT^$fD@wfEQ*tA&)>S6&U4&%zA-mA#yVGatIbonpgtA9mFUnmO%C> zohAZL&3GQvAx7`hX>~w3JXrXE6OyEL(LaGFfRf2@igUONAyus|}UQ5%8j(>DPF` zAJcvTRIntFelMaialqqBc&a!Mf;VQ~D}hQFG+4mGv@H-!$ixs2bil+eJPaH@^Ldb; z%FrK=CxVcUSq>7@ndJyb)n>FC(hAd7!SGRLJ58t1F$$SJ4AE4}!RVU7Gt>c|i1|E# zE>l;8L%p>&@pmRu&0bQ zC?`Y_6^$l1)?$i70}QQ5cE2r#hL9(z}_Zk%{+}4h`5;g1CI#sRVl}3 z`VA-t(I>MU^!yAAL5v9>W;qB382AI6!XkQ=assrY0G(%%h}p-(y<$~gCq}<)$hcPw z#;-y{zn{n~2O|I#nnbl;3C_!>^9LP>O1%(DF|bR(n_d-N0bsaHT>&_lHV8mdiJO2X zR8vlZhG;bYFc4H|1hWq%2(Cz_|0TF$6^Qn+eycv*E{TMH044Ly15L(&UqOt9_i=c@I z+lT<0Dbj$@sF-Oiwvc0MD}+!_Y|ZBh?Cm5Ri4`Ay%+nekXv4L#;i9p5RJ5Ng8V_Be Q=OH9qZBtV_XM64c0YFFWj{pDw literal 0 HcmV?d00001 diff --git a/docs/RTK_P2P_WFD_Programming_guide.pdf b/docs/RTK_P2P_WFD_Programming_guide.pdf new file mode 100644 index 0000000000000000000000000000000000000000..669f8adcb3418bc490e5dbe04c345abecdda7608 GIT binary patch literal 244313 zcmeFYbyOZr(>{3P9^BpC-3jjQ8rRgRsn=p8a^0jH3e= z^0tDEpRICgVGxy^ll_*v;cMF<^Z2j;Kk$0~w#NIGo0X;Fy4+h=iFWq#Qb^l!#9vK! zK+jK+zp=!2Bf@J*E!t;6Vx`ZO!N<;g+r`IlMWoXYdc zL;3Ud2Y8OY?V2VuQyu$mG*<~OELXd3uBp{T4Or!>gHRiPTGi9u*H)tV zm6v}=uJFD-CC9i~ZpG|>ttieu{0v1ffH$%zbf{_dxIZqAd_If<3N418R((I@ogH!k zTCd*@ajf&vZ0qo>jqZ^WTywVpEKpZ?Vz&?2gJby$)2he@Zmemjxt~CI$mMNlevoe< zI||0bY6I(o28-R*Rmufa^@!*0iQNq+(?7Ym1UWaYG$PGHBS;fjcF36kdI zSK1JTt`f87e&k48#|+(>l$CGg$RK7^)^q~L6T2fu`yMwJRt4BI>4%IhqsPjK-xam= z%wF<2M|dM7XKo-HPi5NZlzbfbzn9m-t#G4z`c;OqTu$={?DF2WbgG;+D7P->dzfHI zEwCfon3HBNkI>*L6e=?0eW+d%$ru9WQ6f{`T^^O~L764B4uy?I%uIJ_NoeD_Na}nO0LAOJ88a)ihsuQ;9el zzCKfFNpE(@;R~@WZGE}sJ%Pj7R9?-+UW1+#bujnryit=MIu|BRc}|dr-JbsVM_Z&% zj0!w7L9lAE!p-a*Y}sEXiApKlqiD|#zk3O);_ng(vCQL}uZ({Hv| zL2WM*!*a)vypJyy0-jH!npxuEe-VGVH9_;T;I~9jmXOxeKDhF{zJn>xEXFKPqDHBCX3epYl~MzE)q^Ed3uHzbJ&XaPDaBU#abZi8 zY=Saq|1I3UA4+nd#>xNLxWn9R=Xz3ula6$>N;bSWIE@xEoZg2!9$4e0}5} zj29*zyPWRd*9e>)i=@Z{&2`1C4c9kv06xL`w(?hn5lVY2M$$zwE92|(=8$>FSKzdq zSmut~+HM*p>Au80j^>z8;8;M#j6_yz?8ALz!iq3Gi|uA7-+0&03T_!Ggt-zXprY%7 zl)IkM8I#0K-HB1D2tR7!QG_nWQLPG+L~gdro^rZ-c@x_sxsUye z2I?m+y{Z)$<{;!+LsR^^FqndVdP$owg#K>N5Ly*xD2oI>*cmjNZrYhgIvj+c(AFa1 zjwfnCh(WDZIwjo}&xP+e>IgGU*@l49lx-;Pl+zXYeb(TixgiXFv+m0LwQyC1- zu-J*DA-ae9OEK~&TAlotM|IJVFD2IEScZv^z4&7_pZt*?0+ff6KVH<)ncgznSolNZ zqiyOkc_Ffx?B$A7LFy6=SP)m@ZWEbBXv`X1LQP9cSm1BFdE~KpGuBWp$`NVClDNrM ztf63{gRJ-&g6qLV97tLi#!?_^=AE#+6$t+eOA?PKv3|m=p!L|$0hXKT-VnX=wsf{&&e%Ln zoUXC+tQ}|tkyoyeJfyOxN&+bmuhQe10f=&>UaywPY{Ub)0~(_YbZfM|M!G21jTly{TH zl34wReVFcC=p={4`i7WELOY0r3v{39;+8cxjR-L5!B{-=i72(^69{F2e0gn{wVQx% z`Xg&Lrnz0uOl$iScZJokaE9%AY9Lap%R)=4vvr#t3O>LtRN>^VkBeIsqEF@#G8PLwlmJ6sHA4>nSZUB^ryc>fZjH)QBuc32L>m#jHKI@v{Q~ z+TM}`hBgm^;aAYYG~*SHU}SDETaHl%D9QJ`q(0QBmt`Z=)N`nwK}?Ua`r~zIxT>iU z5Y~?YFsB<|GH7xY0P)ya6$97PTnwtUlP2LV>j>jIkg+=DQ>~P@+UwgQmLaw*AATg#GL=0yEKp7l#Lj+Q zYqo?2#6Eh9eW0iWWz+G=2j*Yw!NzKqJi4-~F+zlLK zRh%H-GJ@wo*WO6wH&159nax{5Tx#0KQj84C`_mU3L`Nrr&ilxu3T< zG?e9@qwnv?U6CDw?rXJ$WaYTtAKw z^JA$^zJA--;ls{=b-))JWSCf1Vj7s#Gej{=Uw_galh5bKy6WvB_q!8m)fypl|Joy0^kIaq<{HXEb%oq_Tl)Zg!GDz5IZy9n!T4$;^rO zZ{(`J!6|f*+zr5UK3(V7nijOSx?ND2$XhtuIlx8n?rjuM&>q5mj?44o;a;N(8Ev*K zeZROEVcEjqn*Bkv5lcSy^s>Uu(6A|p|PTvAiWfUlY{fGEa9(2 zf{mF4`adKR(ErRNR5Ur0cA7t2U!fTL=HrD1jRw79=RdukAs~LF96TgbB>KV%5S%l8 zTH|jVIDdS2I-HsCczu32obmOn^u<-qcng=5f8g#aDP`Z@pWLeP87%a9wCLJ&Tc;?? zRyv}|sCho2hbFH8P27*{1A7W*;#qM+$2czb+eCS;4pJndq~Y{%WoeWL!-^bq{q zRkGt)%vRL&=H4EoW*!yKhDmT^-?{1I$1$Jd@qSZPgBEK%6H|0;#bXBp1^JcZ&Ad$; z2>6gR-7{WGs#D{XqMSsz;X9Ggvw5E~)ZNI& z>$Xw@_?|333yBOnpT;B4$I)z`9EH2^L~&~NrHP3AJRmGX>UnZLpo!`jUMjzBDBQF# z<;}V%C6|N)6>yIs)Nr|+Pe_3b>&P-Chi#0LQ|6hJ&9O$F{9%B7`*;D$JL)?aQ%sX79!i>RWKcY+i+c#C;|Rn=qA{-(PVLvdHyom=MkT-BLA##+ z(c|;(h@}g`XG-BCZ>i9tmxs1ax9I(Xx`6~I?0I!ASN)A7*&EBH6%ps90Iu)MF;t_H z6KWZDgbUvFj+g{_wAcdI9S#KmBD<01D(N=`Nm`fVqk>mE_>bHmbu?XRJwIt#o;}L z$tcaK^K;FA&TA%cHR62bagD})7EUpOBro{}y!@cuWg8l+DLq#pTZgfS48a*&_b8ph zKdl2>VIP8a{pY>4XBl7md^ZvDZT?Ru>^$HG&r&#%3^z}#`N*?vw$M41Z&wvu7&jm_ zWyHr}FeUOjo9Tq0M9CMPj~eCX+THyr7PFF?(Kkb0F2*zF_16;biBx!T*#fx99$8&| zAGU=DyMtBpvIW7DfDx{zR^{PUa0S+9#I+a+!y*2}Y7xS)6;NLh0igvZbM2tdSvh5qr+p^IF{KduHeWH?{~#UBriMl@hF z^1aSVb@ZHpoO=(a1+x33LPBT^q_SF5_-h=y;*8a9bNHoZ`0OOwmO!F|9ZWxK)``2b zd{M>4wI5JQ1urS3k&<5+5t%M4xuc8_L??vy3479AQ6Jo%bZcoUt^dSrR9Vof5L@L< z_#iZ!oHcHQI6E3_!?uDP3nWFf!S-1CX(z78)?jgdlZ$P11TuR#-2K1Hs$8}iFaq0 z;yFj}s9+wbWm`G<6e1x!@A80`pcArjpH#%Ir5R}@842lbFEYAmkkR*S+nI8O-ttH7 zjIZQXsyWiR{HOWV!N?6SZh@~NeYE$fqe_814zXL}Qx`({kku28?9ncW4)oR?cu0l? z#So;vPRqE1@{)NG&l6)5`DEHNaz8?|77? zomY8t_$O|=&%D-8I^)SM%FR8dT*}}Q=ko=guz#i;7R`iSFDOfvT&%9>)m7jqU2jF` z6WBU2f>%PBjzKvg*QU1U-uFuS0$$nU8)`@urmegR`J^588MT9R5lB0Xf;@}3pII4Q zDK6*M96!(YMC@}Y4U9sfW5tx1<4)0M2pSeWtt$3nd)o_&_hvAmNQzg27 zZY_nY8^+dtaxAV2^sxu7=!bgJrB2RE$}$jCcf96)yg)d6f6*;$GW zk}_c4ARJc}9?|;p^z}4p#%OlxZ}L7hA+Qf&liC`rS%<3bbe$!1QDppQuJ}caP2l!4 zo^8s8)yGHo=+tV^?qnsj%93WtVX&(0v{uJc>29Gm-^{mrzx}vWMbfZ-(Xm^|(Xu*ZtJ?6T$gL-a%Pn5yhWohKq)LdgXsau4Psu%hjccja zWX)P#Df&B4+J&z&9*Xk~L4VsLU|Ac#u%r;<3;oEOkV=6?_A{O}kFI78hj~hz`V3eG zowo1>RR@2DJkRaNufs06Y)>7>`LBsKiVwu9iklp zW9nYCl1L@aQZE3T(9ScKBI*xk-dzUYvP^LiKUcttrje1Y>x~Wab``YV;fFlOEc#Ds zF&=It@a1L*wsumS=QbCh9wB_+YtIIi*%OST?F{@t9t2q@84sb= zWO&7KTc2w7;e~<*WcXk^fQ!KOmAF4~rvC_DWgTLmYVDo1jfiBuv*P`jtith)m4Ush z1!d68KFc88^}r42yw+^8 z4{58cs=JN(7- zs?iZ%UAgNR`qbEG)$Nj1Qn}>ptKq=1j1R*tlL=Q50Yw?vU#NCj??`{l&H@<%BR^}0 zR{80=J@sM~$#&FHD*E)FaN693g&`t0GF_kU1w@quvmqJ#6U zaCVZ%@s3!8m*a+_xl#{sSgXIRVrTIhekZTm*bNf z^bEQIRcfqYi+*oyphzYp{8QD2mJ|lNmK$>Pq!$BliQ&y_t&@<9SyxgPL8lAyvN9@5 zrN16`r~Q|WK>iGoKo3D#`g$Ea<4UVr9&WQddhHMABu`tD-bIw4rR%zQ=*~l3ZEgtJ z45of0H_|TO3aI9I?LWkko$KGmx{y+m$f!2KpYxa>QQ3h=z1#$DYpFdpI5nHc)2q4M~3{xTbbTs?ALcS0c^fq1-@u5G^u`#YGeQ`|4vT zB$e-)WXz&_`8Up5TiNOh((;L%M(kr!YxZZ0kpeJ_5h^jQ?fA_!zM>mx%(hPuN)_}+ z9@HAhB5xMs-Uv8dGW15A~P^u>&XF1ajb4@~C zp}T*Qa@~4(6ai^(L22l4Fa~GVQ6*kg)m7tRL$VnY-yXlJ*HbMk!fuFH3{{-)PKVfr zk~1;34Oc$yBtmJSLNXSvSbTbAEztU8k(5SG-YH&CPPE;qRbsF#CMi{6y#gLd;KZ6gJhHDg=WR`E_K#JwBsT!(J_ffu|7Ct=@r4*cD)^ z0qMs2acCbhDloc`dl(8`!@}u%^O7D@c>6>v#5OTHyK$lgWp=4H`99JQPDz>{%3T<` z08Ji|J4JRG9&cHH&4g4Cy&$VwIs+nu0al#iT_epfNw@nbo^allnBw|bx6mNde!yOmtxb6M`);B(eA@)vT`E#z;%6`GlLr=NU6&&B z%?Oc2jm8v;3%{Kx&7HEgY*`Qc$STMr_*?hpl1aga{u89{<;pozzSyOzi|uBzpvJR zaf|=r7XQU9{)=1u7q|E?Zt-8-;=j1Xe{qZd;uinKE&hvJ{1>1L`+g=32$bRMgXEfH9&@fUxDxdu?bqVIRITgK*P7CLNt**YNk6YQ{X9XeCz2-RUe7HWI?9blv_d1z*E^Hqd z+P!-U>8tr)pl$9i&o3_BK)6?5G5JWK!c?WBLHtBodPG-W?j7A)`T!noUaxM!$NkOq ztvc73HWwb8z%LwF&Z>U+j}_OuCC2_~%FUaeQg1|^k?x4AKl>8&qP_t(izg?)TBv<# zruK2&RUkp7$(kBcA6X6NBL&+L_`y?#W2t zYZS|dNMrg|X>n5&MuJfl6uw}nW83dSiUYV^62#dGqQH_O@jqP*D?eA9u1<~G^HdW> zG@?#vm^DPY4%vg-YtnH)UJ+@!QB#rX$1k9GyHksN;QbhV-+dnn1kBxuGd;aT(Iek@ zZP!rL!wMlCP>!0{;TDZDODy7eyFZ&@lAE##RZAd6vb+SKClB<-572m!k3#7no#u!V zAc*WISnDnnwKkd)X^Ry6m|MI7v#gX)8Qd$wvinV+Qp+dFaT*z0RO06)VMS${} zIkpI4Z(!O^*wo?#nY-S6uxK*H7VmgJs@bzTUjIa`Ta*-s5zLaN2e#H4g;2&&ojtu! z26de$tGZwtt2QuI^0%F1jY1kW2NT+B2qhF^bIpw8A6&(e7_4XDIj+Z&CDp7I2{Vjf z^UZU9-)?Ibd`99D>>%mLUD9<5#e);JDUI$wB41BJa`oCMDLn497QOlDHBJZ|db=qZ zYNRH>MDtkG$G$05CfLd-K;mfD>9}^N)`m4O`d6b`vvXM$_ZJXjsgp4@n8e8%u71Ri zI1l4HUfKPr<_b~Opkuu3!Dvh*f8B~yTw1tMM3huRNf|JpU5;UqfSqQUFPmHba2&kn z(KjD0!=4Y1+dbwn8m7O5gSp(;pM6u@h$0#O0SBrD|4?~oFC1%?$vHKY!e?9yo3_lt zg@*eJA5-|Zw4C#=1{ORZvD>qIL@G3kaC{wSktOnFPC>K>;Yv6hwSIJ!C{ zIlC($nee2qhIfeeSgjj%8BN%UGE!;RD)2*-7)B{0(epWB18h!fAn8>R4y!^Hr!#Kr zJZ0K=CeXRCKZJ$ znf+Lt4cpzk^Ri<^BAqm&7;9LDqo|yZoK9gAKHiakXno!`_d`OVWDK#3*f+j}G!9eD zG1KXTODl$R&uNdS9ZJ7MNHnLX&}ou@r@;=RC=EZYmD?qvQ2X#Y@kzM4#FeEHyG=qc zZ!kmMP^R?`J4wW1cI9X6Pte`)tkll0%{->ou&69H)4}0xMDU&pAhk2%=?XzyzNso> zCZGY06h-6_k)Ks$WVNLPM+bNiXiTNj5VHgcnwG_v)$kS@ZCZm$$a^}*!w~lsSv}XX zn}TGEjn((kF=-lX(p)*SQ(KvTva5sQ7!8x5SerYX=>;o0x`_IjD2NzYRZhKnp21s+ z`sFf{kCmF6773cK@%*4JJAzE^zJ>EdQ(H_d5FR{29Z{b6n$DwYEMtY2rlv35sC1NWWm~BDE5(#@c0zkvw?-7YPAzFBV^2y`kLEnGV%VP=KeAcQBrX4 zkyK*XZ!aK_&gT(Rx8RJVIbwC(NQL6U08*3@}=0ij4)!b#YR8d@#=XiOt8+uZ5A(iDX9{C{{j-B&L_+ zKxQ`jsX!|M!YwKH#Nw`<)^xJ@ImFC&v}t_1uw6F?*ku*S_XIdmn#U-q=CN*4ob2#@NP*fP;Wu$kxi%LCH?v(D)x4=KlDJjj)jN z??15lbKe{b6Eg$n-+ScV7T-1j2$G@_q5vQuAb=j=69DkG0uTa#00aLz-V5ma0R{;M z1_}xW4FLfT2@4Gi3j+-U1NQ+50qz6h2N)OxGz3Is6jW4HSa@^{G!zUZ6jYR7odAKn z+kk>Wfq_Axz`?+w{C_TQy#Pc=peNvc5FjD|Fd`5LBGB7601f~M00IDc5BIME1`hG= z3>flViuKNam;FNs00MqL1Ms(H04xX)02l!T0RRAcQT)sJ7lC3q&SltJe|?(iZv03M z!>^&O(XVfMg+R?wA$Y)Aq9@Ab_b>f_H-Izki>0Nv+fZDVHZQT|W@VjcO5OJun=9{z zkyBOph1{hLkBy%Ah^-n*!w>r8|84y5mQoeVVQ6fp06&XQ@|EyT&2os9GuKd-PZWVtq4Swb6rnbMZ&ZrIm`!Z{TlasqfE1dPt(Q$O z5B?z_G^wfZrfqA(zE;z*4{=fR4q1t}&lruCm&@H^BXH%Q1 z8Xe$=$Fjh^J`X!|NF8PI<}3n#{c{w7;FuFF+6*vG0MHFZSm_JTik)7(xz*A z-CAM2>@UOcVNM=2bKEBFx;;%90E8^RO)H(9L!2Zx~=S>ck>AxD@zh0>FIr7ys%-Bg0%(A=p|A-Q^rgb@c7m zd2NK#z{)Hd7s>_|^*cPxYDitnI0Z$w3M4*ICu?$fzVdkUiH%rK_d%v3gw~2?W@r*3 zTZ|D|3A$G#7Ho*B0RRXy4D%I3m43jbyL*n3AIVj}kQ@Yrv=$M>m!zOv`0qJGpB{yK z6h7lRSlz&w{1yzLK<5yx;sK_CEajwtWsf0vVz_;;H=tVbx&PK5gck(aC09@X!E>uQ zHhQwYyu5w}{lbHf7tw~O!@Jh3s-=~;ehwo4>IX-xO8YcBspf=kB8r)zaVg*2H8R8swgqc-CHdG+kDlg3@os|aC=}@p$Klp9*FmHmJu13#1tWcLU zs*~v0dSug!?H8`fMAlZ|W*57MIJE}5Q4YgBof5Vh)%1SSRMZTfJjc=3Go z*lUrks~3x6GIcr_i?yQ%p@LH`AJ4~`xZ4A1ra47?T~(sjPfAVd)cla4=aL$by)i5R z0Ky{uN{v`802rOa2S@GR8?_VA9W(tGTkGb}nYL zCbieL;&b$>Wy*XKTxmL2HAfTEkp)_YT7@jGz!HQkIoN1m4jq~%7+Qiiai6X}@zYL~ z$_Fo_I(j?pcxmsZDAQ)y*@KPB>4aS^gsPftptl+Zx}An<(yD^$5)IW&-BKrZnoE9E z0KqXa&1t}Cc&4QzJ$^&(;Hv6b{?*~&tIS>_%6f=gxKu{);rI9husm-7`4lcPnh`MB zFAC(xjX>A_r(bcu7aWK8>is;6tmWT15I7e`Y}x#-_|uQ=NYhQbCtqjI*!ONC+b;mX zcm{X|bI^Y!GMM44z594U{t8aX(a{x|u}s{G>$ z(Zh?I#*hZr@y%rR8s`Jg8^BBCByO&a>{VS400>D5Nof#ld^dHz73**Bc({vCUup8N z@WnE;zMfq=cDmbPTbj7#^0ET}!85{pNJDG?<>sA$G*2;4m#4M^fP`6(geSYU^{i}; zw#t<+_18q){?sT|%|4EbJ-X;Mdw)O?X4rC6HvvG|uFFk@D7py>9;0L)E|UTZ>W6N7 z5%iK29TaNILnNR)-*^uhDD8fC!*S{I>T_0n5RAKf7b0okA9-27*WTU(kn%gM=0NUH)%Ly{**9q;4V9j5o zzJ;rYQ3*R$Dap8N+}#ZgxLth^uK5ZC;!?0yJ4;PKxJP&{;Vf`bSCJ24oMUE|3Vt?^)_Jep65R3U50~d&`B#noCKbs)qrQ5A`SdjETf95`&oTUp zBVX5SzB14{<(-6n3Fy+&1?PGvDVwOQzD;cqypyQmyar^i4D-cv_R>nph_c!u-2Fbm z4f+eH*6%c@J*uSy();ZD#q;|o#m#s9-wX9Ekg{gKf+ea*g*+)qk+o#reC1KNdYPxG z-@5{2%g296_h|o=(tZK}jIr9?A0EfuFPB@MU&FU6E50ldyr00o?@3IX!U1o0WF5l; zBN-=?M>(9+eIn!JK0?bXTSFqteDtXfolG1h3YSi2pZdI(7pud(@^} z4}6~oyi;dHj5jh_6jY~jTQJa9$gQ7gQFA zp626mym9&HRpqLFCc6kPXt?a?%H-ios#S|T-=FzEDcm9+izfm~^~qyb;SfuakD2u)B2Ud8=|g%zpvi4|24M&lc8n*JlQS0Hhm3~88Bp;eb}Gk zu=%6c_m}Q(>!rv`Dpt2ljg-lxYgDT#6@7CRYrzKNO7vOnB6i4_e+LZbF&6g6Yy!RJ zDdId|d}X7e^3|IuW|>nqSFfLshAZo(9)(V- zrXgyt3A{YApE1kZeQ84}UHf@kZWuB9WxI<@GaQ5RzEc z%Zr$or zG69PK5}W)d2tr0tCX)Az3GzLW0s;emrXArnj_qTV3N}cF?We;G(`H6#Hlef|Q`|}^ z{5QLBvl~=yrr0y!s^n);C3UfBs#t16UaC(=6TH<6muoXQ2{^b-iv~uCd3c_XM?_3) zd@I?Iom5gO6nScq-DY=mLQ+yjkoQotJe}hXW_-(JQOV#c71!2jcCqXosI*z|ytG?U zaW_U;DQ+3Adu@Z~M~tFM1E9G~2urc@2)F^u2)KE@Xp}P4z7>Ai%rm_7lKrR*t}VM^ z|0<;&+(sk3M89io-ummq^{qoQlhmSeBj_Eyra&qs8J1!>k>8DQwL%(wGKtZ63VG;| zw(OE&0-Lo-d$;J&p`-+Bp#R0NYnBS~d+bta_Jt@I@|YdH=35B+Iqg<9W?bh>Y4`d; zkfH;}yR1|p7fm_F-d4G+@Y#skSXFGq>zwo?$dXWVNVN{N;{O|AVHJWmL#sKeS~pkG zVEKPfScFDeI{vR7Y=n;7-KtSv=nrja&-uTb{;@6k{z+IC1h)+qni3^q0t`9XnwwNr!!!i;_JOB`6~!HSZ4KF`SbS9+*Lb zADn5srh|eAFlf&(Gg$SJ@{%72$adlwszdrZFsR}(wO*io%5btaszsCR7=2yDYOS>35g7;loL^@j5E4C48R+rZj|;c5CU$BBNvTDc0P zW0c2VM9xlG7653 z#~~d*4E#QAsLA!9p{D5RNip1po{(Lx@pS|XH?jMajb%nh@pw=U) z!4a)tpb9pQrB0shOOQ=frI3puRWn&$#}%c7pR`L4n2O;YR0UOj7B%|L<{6ffJaA;n zIcYigmu_WJ%&22^R?=o-nQ7VQYM0Fwj~Fakhhh4y;vkWBldxrYGFHquiYag2IqB0+ zJABrTR52If(Z(d|lUX1VUHL1RYbgl}ka1o6iDv5!9n@o|$k_LnKvEgV|hiFzkxH)tt#2@SSqFHOBn-yT?<*&PgWCS&1bB|~%0A=M&OpP~n znl7Kpbvc??%q~jk7NJ!JD>ub`O#IH$I%NG6}_!`(N4EoXNFjc2@=MObrxf|=qnYtbKf zSv=pD8uJ#-RjTwV|AW>PJ8wFdCW|V3-d4KcV^^u%)=Z_2zH+dbF&yOpgG6{&}EFjF*z zf6v0E?h6rr)NY#e+N}HmL38mXJTMYEWfMBcdl*(Y?3;MSUsYwVnAbns?-FRtJrWlj zx_fHXaOJR z2QikWCDea$`H6`Ji?*U2WZ4mg)hl~&PACxaL>FjLeh#2oBS;c~4$J8IaY>eY(D*|x zQ4zMtG3mRe^=dE-l>R6t$GF zYPC?(1pfx$RO2>0z*NRz7Zj^9ikW`ory!U$N}o3`&C!$AosFHP-gt$VJ^wxjZ}9>< zXHj1f6+<(_+=s=sq*@3%MREOwUr?-?98Wf`_V%i$4HNu^iVLIThz-)eHOTV~&~v!< z$W9myhAFW(D9-4jAZ09PHf*dN345GO4OeO7e>Xv6+s%mu=es~WSJkSS+Y+N=QA%hg ztKAo=8WLTwW8BLUW?>#pt>IUS;*dt$8LImRxbSfGiTG+0ms=0C`IF6?1p1}zhR?V@ zm#)pWW~Ugsp&)!}B|@YNSJ_CfO01lK?;6DmsDTN$#^pvEG4cpSL4PdTHfDxc09j}k zN*k}yChf-~=^vqT9d8v_PmG0u`+66pH)K-$Fgg5Q9xg`lBTfBNd150qN+b;S0`Y}9 zmy}kv$=5^GEIeGIjyJ&O_1O!q)6XeSmBulH<+ zU({NG@zl4qq5`Ux%Kt^so(6T)H2sq0-mWebYb7)l{X^|t>Rhu054{Zn|A*FZJqV^Q zn6145%8S?deskk1hbGA5TKPggYOojHTriwbr$ciPEo7gE&FLSZj?w?WRa=71T#kKA z+7sZ6pA6Cdmr7fH`lROsyX(g3sd!ec>)u!#8rn>ueQi3M|6|(p-b!v7FOX|iDeoJg zn0mvbiGAe>{QNbzs>x8)W1xmJde1I+j!VoyKGMQ$W zJS(+b*F8mlf2{~|XtM$@6LG@-=7Uxwa%OOJ|BNun!N$`P;Cb?-T=@-RVX3alpmTEaqSAYw#1za z>rvz1|MkWk2N5p(DGl_G0(woIHjp^{H~-xV*Q%fGFXO+Ys38YBdweK;J@xn|svzjN zeXgLas)s@|=x)~|?-%{^OxtrRURyWAgO$cqZzieDpv-6@0%o3+R_#pU;2=B-y?C|n z&xn@76zZ@&HPo>x>QrqtrhGa|A-E+9rJm3Ij(_u|Xghi&&`BnSm-4suezYY1DXXMw z$wsp*9dO}x8k67uvybK~V<9;SJe%QoaRA?My}onowMVG-lkElZr2W##ij54%{?Sbt zU1?hR%(LuVCET&|*!@rKk>7<53pO;~iC9kv}S>CLn{u>GuV(}<56#CFcSk{O;Yl9j9(AD;Sa?>XDS%rDn(fRJ$Xafk0=_Q3|A7>%F& z@nUJ4H}xRN41*r(e|zIkyf0wi*Y5YO0^brDa0gVZe!9yI!aHMA7Zk33>W@0R7#z<$ z!zMAk4o`^aIEqC`Z#bni(LY5=SY*Wd>;b$ZAAiClw7{c&8t)_mRWusXs7A(Yd`)@w zqWEjxjcXD}a(m)%7@wbum=Ce$XcD7Zh+x(<{~qRJb#Axht|hx_$ZkGA{)04amlYH2 zCY=(=ral%eR)FuOLgo{%2}1XDQhx0vHytluNhM8VYHW9K4PgbOB{0@sL>{c@&9|sp z;tKI&B(DENq($i``_leCD!(#WXB)hwN2e!Yi!4g>4~TC7#k7c6GFLf#c;W040&q*IF#rWg|w(&1w!*W|Eb^B$*0~CSJ&4EGe(hcbBC_s^`{R7 zW)KhukHsZ0lilROle3affeAo|k(NQp=x59$gOEmnB9v8f>0F zd-^?Wg*xex&^pnp$O!rr1?oQ!3eQWLkXsZf{pf#sc&FhVz&KTh(*rq3P){-J@zQ#5 zM{0X3?8fo)&2Ro>yi0u3odFgNgV2B2 znTcwY8%BOV<=9dHz~$b*8@=nW&B1;zr23w;Z#!ziu6~H&4&WJb-V-XqjG~mTn?l6W ztqdb|Eo6~Z^7`C5ETd`^iCmkCu)hs$fThZ2d`n>#9;|xcKqoI15O!Sl3UT;|O`Gw1 zjK7?gg;CmMMuGRu{T}1HJ4MKAm3kc>r@w+4gigaPVr%WQJy^72Rr?`vhL>t`=v*4T z4GCq8X#<9f8wzIdQ5v#)M4Ttkn=Odt;51cgqW;-e263*(T*L1TfHy_?acP1Dx5dI7 z_}a^5=ch|*V!BG|&XJ6NyKo?#Kg1&;Z{H008z6fw^c~>%`uSUhq)vhDtPOqTV2u+E zE)0a=JXoc3&(t4{o~g2?<;qV7>Rf0ag2=#Y`+PG0=Usemx8f4_>^0XZR6Y8hy7q_b z9@?!2r{cTy;%uJ^fs+K%y=Pg!%-9mqD8I3yQG-E1qj)<5_lq6@ZZKH8@NiKz?OBJc zn>|erXMWEB-Z7vM)nBlUFSSHGJj~c=tRvHo_E-x#Go8r)+7RAgc0_suguVk-{D{9k z-UCCzK)i25_zll`|9}qyiikvrfK0%spdUMpg39nwQAydpXX^rth)KXd_a}+`58_V- zwSq!%zu{N!NEbiQYY%@@_9{&|)yRHcT}7GCA|LT3lj22@R6649bORIBt-CT+kbD`cV2KKJ?r$UtmW8b{m&%7kp+fn?KM1|TKUG9? z1>+F)8%Zl(J!MAySOD5@04+5TV?LG*)0N7Qg#{0*g7VdYnmE}`%NtuIdE;E>Ro9M( zxgYN8HVxWez#_wDkeMuZC5RZOQe+JKtcTPGVOx+=?^bIXRbm^7G(T8R zJoLyLiu-9G zSd5Q3X6J1wM%BR3P1wxayaBY2%z7E6a-K<5R8$=2R8-VRc96=-A|K{dBuhUU;v1rC zeRU9H!=loMR=C*eZ$MDid#!rPF~(W3oy>m&=*fmv#IRyr9~TGM$F$$w&m5+o`Nw=B zG3^>07D0**-fv20-?$pV`JBXbBFP!i88Rxz*3YoSBaYxh%da$Ei$@o14ezF;>v0#c zg)6={iUAJ{hqIS9D@1(;zPB&4$+@#8fTuA4-F?x~-Eiu9Je-ZZqbTkW7+iz9yM^F3xVuAe_mJQTgWC-5 zK3H%kIKhHL(BK4jLLiVwa`L?+_xyK#cfGsTo9?crwv|`ys$E@pAy=AOed2!cVD$M_ z1aN48pDJVg{DDth$_aaPIP&K&0t2w2)%(!se_wT>m5AB?`AR!^M{RwmzX4cwVDDP= zNR`T1TJ}ayiYt}+J70&SRkDf(`sGLbu(+(d*c10_B%X3 zJDna5%lq{)gWK~i$^2q8W@f69=+XpQYQe>MMKm9bg=t@Wrv3Wo20D??k@^Mj&pfuG zzqt~9h$|QlK-EEeJ3rk7f29;ogCYF6{pFR2oa>TONkHmQFaf-o{wtP1zV9=gpktx&-IgC2l}Wf9D{S1>S?uI6~vA8THcF1)T>hh2}0&g zS99Q0rYl-c#uMWhu*fhx$PK@4wQUV3y+>w!E%Kb(HopEq_Mrau%Do~xPM6U!G4hVa zJC64jnN+A2DIgsREs4_V&^FNi;6tyB|1P++id1n5YKEZ$E;4FUoT?9k?H``1FAv&| zX5TtuF-O*g9U+!W5VAyX@qlp0QM(Tiy6>`DQ>bmXZ4EN>oFlU>7q;8FDsWM~{W{<6 zy5~H+QnlLb*<|fJ@1lvLPdxh;gQvBVDU7cxLA$r8jm5joe|>5N+-BS%lOA$S(1>C; z?O&h!airJGp{O@D=cWH9s>v@AJ-W3qRjW}UkkoLb<_|h|2W!obpeBc=Do*fW<>Jx4 zg{WY4113Z^*c2a&#$at1?Kk2en(pP#VB+}TcpQ5}NIXApxJqWGSi&2#qfYC(7zrEx zlv41FZ6Tv!=@cmUQ@q6e)#-0UiOPuat<9156$K4-=QOdE?e|g@2MV&C8Qb3kRpe|7 zh7C(IeWOHUg@ROBvuA>WR?TL1Dfq3oKNHvSGjYP+dXcD)QoaMGv2#PC!=8RNh5MZ= zzr~b}JIbYSHOj^fhg|pidMw%6s@qUWd+DPHJhtK#hhR6d;1M4NM-~ZW-7RJ)G<*OG zg|;xTEoaFIm#dWsu=}Bf#=EZ!Eg-5fyYI$hr!IHvIft9K;=lQ#Lz<_L_CZIo7C*is z+$!LRQ~mL$xkCw*P2)GKZ)ASaL_=w~?CS_**0uAM27^UOa9cb#(bJcM z%)NNonR51xYyJ=%$xD=YT!UZFOeQekYQ?3Yi#LA7{^^gXP{`WoHx@`yn!Tvqwcr(c z7lT#wD|R%8Wjm3n3^phL4_xt7R`%lXU*JE)%7g;o&)j6t!coswse195X_H53tWQ7O znq#ruC=T@P;m3fc7@OO~FdS79^gd-#N6WQtxT3@n!qwCW%UD`?#=`6hth12f7V7Xb z$meey3|HdB{Puhm5mFfqlZy)e$@fUENAmSAq`+!M5)*<)riw?&GRHoBu9hY|LXQ$7 zA44^BSpFRL6Y-N3M1LMkeHxW{xVvrqhNhyiG|-WZw_9~F?if$&*YBIl;{eS6H~_=L zA;Q5U!yzL6X8^{52mBg-sWcF1I3EXH3ALK;gh@p6y!BH&d`Y+9U*j&^&vEyLs^Xr~ zCCvO$SDhC^8;X^R5WYhiT#gW-|9Ob;>Z@8gJc*p12wgIp<4z!k3ISXRRLg$M|4`E3F+E z_j(q|dbYktheb9a7tvNH>{%8#&j3FU2MuAoaOD)t?B+eR2I(>}`$Cxd#{NRl+02#X zV?th=r7(GCODU=nANzHqiCcHumuTZg3ah+8eK|fqDEQ*Yk_77~6&jcKZLlxeZaGx4 zwFK=pW^(2)~=q>~43##HyMLSB&?-?CymF!{5oH;cw`F&h_z<~jV##YJ+*}NFP$UvLN>Vpp0 zzW$5zL)H__%%1i0=b?8T*TXfQF-5vX3F{hL@Zu`pK)Os6oh@_=z$;v(_> znbYT)m%v8O+MLzLJ9TPuW|)QP{($NJi>7C&&w_zwX?xm}JJ!goA28Mln(q%QnJzPr zvYzIDDEoY^k1z5tRKGkqGyWwCm9*mjr3n|PTlHMCYtD|-S3S{pIq5!P|I{-a=OnpH&C^;j!v3c6=)jZvA241U#2X|N`-6c-E@69&Ap#S8O@S&o zQPqlUetX|c_Z`0G%nBE*!nmbg4cthEqj7op$1Yb4p4UAc9t~vS`d+>=+_C%@Cu@8F zkxDVXkVykCF2ZAR+_&P^ctkA4-C^;ek}-8(=N0>Q4zPv4oXm_2)82_walB}`ZqLVT zw;}sX|FRA8ihXMy8DvijOQ&(>`N>L<_11W(LGJ>Ssja{uLy7Rw`zXvCt90&V|BI>P zM~);TGP=_ENxI)Y`E>q_sPSktf1HCLp<!+HQJ-^NBNYCLOfFZ=b>I1P>m2g`oeOsL~9tfgD{q|g773iOo=mx@PT@(eLQnbjL>fB!(n!zOi(KQE5>b*_O?=)kF3S`36;L zx|}9lmkfwN+H$>fuj<4uU%yy0W#Vw()x55-u^}~AE>2eODXQvg5we7jda}YPC}_mL zq;sPFT03btYbz3{O8 z%Ya48fP=bMa(P{VM~MHNZb_L6AIy9d1#sW2_UDvxQN@US9_S}z#XpQFt>l}p-r{#k zKPO|uuW7dQxJ;Wv)FMh&!+cR1au5Ropv|(VFy7g``tp6et5d^d`(ti$UpYtomM*De zA<_qk^&RO_mt-M-HL!lasa+GnPz*&triM^8z&3THmps`(*9hOm8KgnMdnyUwUSvjG zWPZ~9O$>!VN6}axzn*P{F4@FDW}g@3D1-lSvxLr^L`X-W&`=(2QKP*+svy}cy}`bx zF}a$J5_ZqV7<&~pg!xHm+4bn%1cS<^fMBN`mQF7oPV{MyJvYS`QmK4PI<(ObwmaI)kUEw`+vd=>tA2829>?GciRS9Thd_sn`M*_!p~n?;pHTyk)!mtKSaKRJDgg#~*SR!_*e9=I}gF6D}dTV166)ia9!@BG>MC`_&L zkSUp0aZ>I7dm_8|m4t`0WrQ6Ls#q3Smx=`2pQ)9PG?LoM4!OB+y)j`5Yx818V=OnZ zb*`Q}w2VG?G`2-K>TMvq$8 zA0(o(NeiG&JflF+)cyezQ8%1Sb#PVI2`s!_~q{Lsu67eK#*RS&hV@3_5L;};wSIntE2IXG@>ro6{!U_Bo} zcb6ob_fBxz0_hXWX1evu;HS%0mRk-c(g9=!X%~oD1Y-G2!xJ0^VObGMY@mfk_RV*> z?TY^MZdTTZ1t+a+s00$#WGWfc65Q0o8P0mO@>*L%Pei!a$=?u*pr9tVQ0*!dNLuw_ z*5_9((aXO+RvR!+fkDB_L62jlovwV^4Ma^Ld*(-fV?-3ywo>HIt{3>O)sa&ktCP1D z9XFJIp^VEK^}CLY4rU^py8W==hDNBKr*=L9VjnQRojjl^j$+-X?@2|I9S7>mXMV8x z*oo@u<}1;QQF--rEI?Jnz(H?TXn}7Hlm1P6!?N=SP%S_T8J;oGt#5HuMTqmV*GFfT zG343S+YAN;7ZRuTG*&A;uSEaCbx;`!<%v#dvV4}|He8y{2>q25Ek;{arMisP9$4Lh zNU9Ft*pFyrxWsvjG1SDuDeuA=kxX}bCOrm9vQA59iJ_*$*NjE8xE>bFFD5{AP`TZD zE1#taFfN6<2!HclA!KnPgVHmL3rFO?0ZX%Xbp5IZqr8s7g^TlqJy17E<|4wRQhI^6 zve%UhBFr5d7~$)oOmjAeER?lf{YC0xy#0ggq5O-lnlilF1f!vX(B{U{1hM1kY8%oz%Zr` zE)WPQ8npAx3s3fIJBn3JZ)(KPr&qi&uY+P?y^GN6BndC=_L&}HswEM?>~|te{K!#- zd7-7BnQ2ORZ{OjwvDu+G<6DPfk*1-`?5q9o!SvDsvip~2dyyLB$>oN#yc5N)&f z^!?K>1OKC^m#|q_u79&WAV@{gg3!35L$uH6n46 z+NxE>c<3{>Sna{~HXSUOfkZ$nySiIlg`F7j?OyFoU zKp@)1=j^xND*kel_HD^;;=WX+CPrnkqj`%4twreBjc|%4<|>kb1V)=THl#cj+A$a| z7Als%QWy~XV#yNfKA=cY+L**_8BK9tq#VJo_F9+D!mf`+@h&CGgjMSY4EDjON();6 zzY(4^tw}(9qt1j;6m?V|$ke1i0RqhkIe9_`i*y0^=a zLnmR7jwUs;+W_Ku;#YR(&yM3Aeqau;I~RSu8S~=It9jR!%ggaqrz679=~-a zYd)97w5211No{Z4Jz#b?3{|rZHL14ksyN@YW=pPRL3HYnJ*EF?PqslY;(m{*J8A-ygy)0kdA)p zAIn*1@CWRjzz?6V7gyfNK^WS^c6xFoa@4&TMp4E4L$zp!qpZz?d)Q!+kH=Ek`8N{4 z$%>2BB)zZ#v{T8;HA+B?x=1J#WQZPh7R~g+l1H$wwmrBB*9DR<)jyI*i}FT$_nP8^ z8(wroQdejcA;|_PC=qNflg61@K2X-6Rhfe!CdgOZkBofSMCR2Gc+~PG@~uw>9{a`7M1s9)d zI$P7BI95BFFgm^Sygp`Ow4bCj{Ki+Try!z&9%(<3z$=enm#kJMudSU=udSCZBuVYo zh8`9)ZV_&W_a4nF=btsOstGv+pI_>$R*n7KtWKIn8nqUi zAPeVEC*-X^jlsN(U)~_;A@}<>4NvWXN)qNQZrwxzdHvK^6Lr4I0$OM#PoI*RE6_pQ z@{&cUH)832z#OxGH4G80dA4v|HOx68t&E1BVqB~8ipb6;c5Rtd*B-331JW^kXZB?k zH_G_LKc0uJDA_2#UCmvZEqIIpq0(OaB0;7!i(t1i^n5PQxsr_-3WjRSglT4D{f6d$F{ZA-&G09D%cxA zYrC?o$^5n4KoV)tyZ>Q8*G>INHVz#rFG3mt>Mb33For6Tk^z5OwoeLz-)}zSe`mRD zQD1^k#rdV3gNF7ai+p+F)AqywXKd}208@_-Hip6&$SucMW=WM7>n=xu9~% z&j5E>gr9wiSCWQ(ql<((`c^gIqAz-K6g@?}@Lc~W&Z+Ssy;oVObY!R@49)&(5^0+3c1CIL*8-*EDva8j&i6E~aUWF45@ZVEhM6LTDRh{0O&G z;(3_{l764_w|aFnz@#4wMl-He-B`;jN%lee=9_$H3pYp(19>Cua-c8h3x1<4qdDz{2+sTmu&DbUbtwmEt?qQ9J%jCN__H7$eEwBZ#30CxOXre*S8x>0# zBOrtz8aO|Nmni}+jW1SXw|*)(UgsvVKVTZ?j{ayO&ioj_0<-gasLMnR2OUjQfYX5L z+aW?0&J@V;p3G-=*#X_D+eW+3Th**oe9{k8#7oeU`9yyH52Ob=Oh2JCq*NSQe~|XS z2ktKv34UXNbwte5B}Xh{u7r=_l0u8}-khrl`TG8xgP6r!TX6vI7UMR`JKKBOEUyA>Y<<=vH(Tj$%11^1*f^GruO}V@pSA zUkm10djtX+!_-)m%H>n7zY&tA*|p8sHMBS8XsNJFDNdiy;TtqYY0>q^qN!M@Tbqct zE4Koeb>g?b_d0n~D%beTk?ZV`@;baOHT>kdkml6o5>Tp7nQGg$NZ_KqC8`jMSCow$ z@BYc)%IdF!>++8At70SH&kW*+v+9ER5f#ghD`104sJm3RU2EpPQpqIrwP4R}_5;AC6+@iS9niW zhO3-0T>K5y5JsZ5AQ42K?l)-MF2{yll&PSoKZNP+!G{{23eC6FR@4x2bL~h;ic9?Y z20y+@(We%b4l^@-&t7w4Hjd;m2rS2z~MYUPr z_P>E;Z34&nrlLoGz+^iV{Y?(~)7BN6szybd15arw8Kdyk1Mr)(#8h^^Vp`e?B?`kj{I9zQeZKjU*1n#EzGCMh2T3{Yaab`mR%9icsLq06x-$)+z)Ktvc`r47HWU z2b#pn`W$&3269)@B$^ai#2V(gD1!Koze+U+)EDu51WnvDzOnk6Wq!>vw`~5s`T@ zMF+J)6tIJK=*9b$q7BWtw!%()Z$}fW7=%wclUxSHbm2CKGl+e*+5OTSMksnBv#+d= zZzlZ$@cvNyoKeuI(T;R`F^UKMj5&4ji*ifz-RDSORX8>CC%Hk+dfOsLJ24iAob2=f z?&j|RKuM^+<_{PMQENdj=agEwn>rht`BF=9>=7G2I<<5yI@?mfjI{RmY%;^bl(3GR zt?-|5D&Ri;*m_wm<3yZKt+oSvSMHO zr6O^CS12C~5BKVm(on4;wGzlpUbb#`Jzf{>rQ-Xf4R#z(9)xgex3OcisXW>@T4*dq zo18Hco3sXjvg(x8+)J24yvj3ZO$~~&NR9B{`Hqgoj57WbrNkC?ALk|52F0mD5IPed zcM{_!!WY4qd`75GzJ42)lCTqcSeu&BtNq)&0TQskwZ62jcH!zg!<(nT6f$R%l#elt z_;07W%VV0^a^12jlA|&Zt;t(D`hl;Ty~ZN12kk}*UgG08X+r1?VGTHS@NU3%%|PGv z6|FHf87^ow9%(4=RFDf~PTmXuRK`ByrPGnSc+|CF{cSBTuTiGM5Yo!235z7e$+A)x zk8%m=vj(lKlV#sK*>8s%oiiw|oJ z#YNJyjtP$7@^;#)^M5wQ;}X%vx3%-mnBCf`U>z2z*X7V|gKKlaGLXK&D@mDK7=vLhbO?aeok zdXU_zPJ*QM1~y+VlrS(71B}BawoaFsam+Rh>@gWXmpo%SFdlwq9}~|TQsksfNccJ` zlC3bai#N}A0ZP53?8f6iRPQL@pQoi=GE*bq$9@20pS?;f{$ydxo|VFxqT2<+u@`;U z5xy607w^?8E#24dXExd5V}nzCVoX^)NmUZg$c_e}J_f7`z6>h@lWtMhojsoG6{iyk zUfyb_JNyAd`*Wdc`DE44bTNKX0!QaPlO`)(i>j!jF^f1cYyRyVxnw$ByTv9pH8q`u zEw~4G%}&^n@^lkP7YZrzW>;a?OLM+#6M^fg8L{;n7A>hH-5D|F|;ow-pO}qY~3} z>!BB9>i!?;BoUM%a+v(T{aid6UP?JyX|9K>Po_I@#$!OxP0$hX@K;~Tn2KFqP4?co zENBuadTb1grW+#`4Azw=ghRXkz#NV3$vL|yGP0v``1vTNQQrIy5+L3>F9PHdsCQ^h z=-wqp_K5(q5%+zjZA^C*&xd_>nWd*j|5g{R{A4K+x4Z2j7KazDn(|VU5 z5h|&*ap2mmq*(inrZS%;Chze}HRt3Dc;Z&gQ4E_sRZgyqBGIn@0}v6L^>&)MHaWBr zg>UgVm8oeFIb>wSy1PCNiN~`fm1t}#+sslx(Jwf9g=y#i1eC?UWgXOCq(x<`u2~-b zdSqdxC?MvL%oNXys>d zUG%`9!IWSZ2`}?(8h({(Gpla6_EEyWG`Ye$dcKkJOYDKdrW3#L=vX6ETDsIy8xLAd zPC!rgX$*ZT(fJuSi*Z4OA~i*11&$IIYf~+v2#1#gz8I><031Vju(zuT|M7>zNMq`l z!YaX}6eMv}Vg`o5d#iA3M6r6Kc4NoC6dv#;vpy&plHU+UTF#EBOMS)>^85u6YTWXa zCTp7$b`n0fTGZ)jUwraKOlMPHZ1|hWNkBdTdYiyCfVtoc{A$TAU(v0E61y@y9hVJ) z!}$0KHW}H#J!nxBcnW?J)gC|D%uhxoL$zg6hjBA^KXDaXi-jsY%ND}URi$_(kDZ|8 z(`#fm>lN>+FjwY?;}+wtThVRmaCn@`@}*;+eBf*sF&9c#U_hr!E9AM>;%&dMV7%w< zB`u$T^0l-a!th<=>Su*~WTOlos&JZ82|gF-Xl(t}{ys$9v9*I@ z*kbGebt*B6M)HX5I{4^p8l?3T_^amy9jD@rO8nx26IvP|m?~bR+y;EA%HKsg_j*=^ zi~D<9?a@dojf^y1-QWn3l+`+M8l1fmmPDgY#F_r!W#gwZOc5^r?Y2g|!UaDAS5$Qt z33YW3a?9(Q{`B;YHpehh-Ub=z0k8^d)>ei2NIT^^Iu?*c1%3YtJH<&VUx%~RZ0{SW zf{gHKf8r9qeMjQ(jZgs=Ui;)n&N2@3U9>64O!Lj{DE@Wl$GwowsMS1>-GaM_h&Kju z@>|>b6ToY(@bICg{!v_3Wn2iDgG{r};BmINULzv({LvEj?YlRqlm%-( zwwfhRHYJuzlV=S8HZFm8!>9HRb~qX>Z1i7y0d;8KyLdn1!T4?ZUut(gYo+Hr?dvTN zyK^6TBT?vy@5Y-KoAo8oa-AtD9)o^FS$VEFx2#F=JFR?AWdrx+^%Hw{gY~bFS?^va zHn%By^`R2IBqMI8=bUshc2GJ%yMkW4T?LJ>lkiS%~) zU;kOXw|qr5Ye3B%xsZt9Iq_%y;vz*T`+N?=>;F`dzx7#vw7h1#!XCC^DEq8kf_;`Z z+MVeO&u&wh6SXUf+Ar<=IvM6e^Qt#R`|GB)*FJWpG%uGNsuNFB>QHrShT>W41T-i3FBgRDIJQUVd(SHa8IPLA)EE9n8q;T-0wPlPz zKVa|6OwM|WS z>DD=3w5&LC(!7Dwl59wMpU8urc>w)~Luz-3wTVffi|_OPt@dEi_MF}1hbcA|;_#1N zv;T0=PLAa`SoLePhm2Y%hn=MhK?D(DZO5euRTx5D>d@5c^?xw@>4lLcv?|l4P${D} zV_=Lre}DduSp4!LmPG^HE1505bQ!dbAz=MMmc@Qc&X$j@1%G$)%Jp!%3nI#5+#YcJ z_!w)Qbs(tjUvHZHN{^`w| z$>{E<4UGr6Um1K#L=>@atf;z1YCoXx^<^J)&xvcd&6>%Zb2IzokRWJV1=WO*V@x0~+TijX^hBjHVSPSXYa8QNz znc#un%aONxFX{rE{QPu?lFZ+vITmH4yFbj<$QW6!M-v(wp+(s_F0}@oG*P}{0`IOq8Wv&V+LgQ zHA-p8#=E6PEvHEQL`7yF?_X9fFT)hSR!;Y0(Ky{`E~tle!l6h@$}T`(zo`SrUwI)N z0<2@+8xuS=5SW2+^f?@OLL3Z6rq84-P-QBn)n2U3bX`;)rIFsbw1t+B0X#gaF!Dx0 z*iF&3_(GHmUIX1@iS9?a(8?mbDp5TM-bY7uoGD9eC^YpX0XH_jr$rDYE_~Bd#?W%L zMEB>aBP??@=C>_`fwrhl%2(EH3O}b168_d;T^ZITcr^oei)ez}h|$bcBBPMfD$!&u zkn5*8#9(!FBq@-4{-oQzYcC6%xS1B*NLXa(kilI1Vhh`1Hz^RIpy3;fQW*+$vh)Yg z$|u5M;Bw0>gxE(W#gMNIQ0+jKM@x^7j9@j{u0(G*!p~Ab#73WJV4n7(*vJ)?jmkvl zqgFJwd;Vy9ds4Cer=raKG7xSr;6_D8kA?uvC?mC!vD~1D1|}o6*0imA-F?h$X-G*u z42Hs%ejJ7MvOH6~xy;CfsGAgLrZdU0zfV`8&E9v&2}`sl#6;3&U&DAHLU!&3(p+w8 zs;vp$dG)2&g@2>%bK z+xKeVYFyNRT}z@*d$aSI+u0*zaNv>PDe)tHz>7!r{~pvMNUf7ZodCW40h94-1KQ3n zJL2!%Q5j83JSTEHuQ6Yn=(NqzCZz7xZ~uVN;UT-ue7`?nnLV9y zujf?THC?(1t`$hU*}Ja!H;Pe@Mfb-KtBGS@s+eAxv#sf`Ll>0Why%84gpPy)XQKz7 zm2lkthZ8Zl>%vKUZf+@-#~KF{-(9dhhj;t4-N2iyBD@rQAvZ}~4nvO3(E0CU1M*|? zXu}hNn*lpvE}0WC7wI^i9+IRfjvr6YFr}a#Jm}WBBhnRrq69wL%6=O|;Q`YbqDw+G zp{%3CCd>x8F>XJhpM~;BcX?@k%37WXawW*M(=ve;H4$Wb6a41;gMx}Km8XL>LMo*^ zkXw<;z(R50kvYW;br=zPBr^FJf#1~cA#{{7wGE1v`@oyEtAW9Q;VS?%gztAOe-lYJ zZulI}LuG*yc+i3SzeOT*BHYGk_zWL!)@DZ&YeW7*rz61!0_@k1McOXQGe?WE5z0y*^4)=xp2N;XB8X|}6B0&?{ zl$#*i4f}i}ORL>cC5MUSC(GZk-Aj`ywa{Ms_cFhTyO$>9{}TlBk~sQs=xnV;m}t}^ zA09}$**VH#t>o|FQ!>JT0L_?d+eVyPnqshB9DNkcfirR;%wgCBT$uJW1T2z=s+Z1# zEE^T}FuaGJQH8e<``AJH!G)?ywY~BOtfWDWxXhRuB%R>&v{YjHU5Za@$r4%vEiWhC zl}OBvg6jxu#t96zhm`cW`$j%;agX()@_1W7VjB9j28k$4W;fG~&Zp`6DxJpBb?JwTS;yUR2IY*wsUdUbbtf_p}uTNa8>+@;9xV`+H*#N{csW zr_>-ib+?{Gpd*9s`fz1VFD+2<(A%WNiL{+Qu}FG^49j$k)>SBwH@=Cran}74o_spE z!QwvOd7e%q{s+t%%Yv)x+Wn3q_0fB>__4Cu7Nw_m9Xk^uX72fCtSTd9OZJ)=j-GC1 z;?5t=E4i!ZiKs2^1VCtXS@)9Tvw&kE{ z`|?;$&vfAO4;VN(8P6Cg#|)!-qZad)7Hb+C0~xYcVK+{z%!G4kuS@SUT#b1M8Hzgz zzVTna;atAP_BTYqy<*DP*E95ND^~Pr9e*^%#{J$neL$Ddu z&fo5|ERj^m8>iN(JlLR$veIrGmcR0G7Z7D--Vd05-#i;|z3yxqnBzvL9;9xgXGm;8 zV~wM0Tb?pc%4cP$pP>t>nVM(g*8OEB|Ggpk5BulE^FKASxY2J+LvrlJr0GBgX#*`x z!A-#*Fy@`nFPOh#|szq#eg41D)lmM89-^vi(TL+>l1kIz536c7*IVP0DP?`WSS zWn^`vcv}~8wjxxm2;qLyecaH_iv4(|8$28WBI4sQ*}u-ohQ)!Q;*wA|cRM}9rVP&O z<`h>;s4<&dcm2-^aL=i}vr85c=_RF#ftMQorz<^r7;T*4J7`@ofs0-`siE{HIvMmn z&h}8rX)7p`HY+&Jls@oW*q8Ga1jc#AL5m(eD1U9RRH)LJpxp5$QNE=j^^$!R7q{%o zY^bi3Cy`TPENcDBZmT{8zd}k2OBDKb94_w$v=%e%gqoMGC3L0cWP<|=xdnQ@p*>+v z-t&c`K~x^{p@0-u9LZHSMRY3ZiXSjrp4YaY=cyr8tJB;D@hplCJ8XO6vf}a4K)t+) z(Pf7wAAA74v`SHp!iMcyA*Jus4k_2;?2id@U;oh@C1a-mXXOWs5@^$;>n$%`JI@ao z@btvns@D7rciw`ygDZ9Sy`(675wTj-FxL=L67@W3c>+qe@#>W4-;70b$n^NNxEq8s z9?hj`dG7$oeE{Ng?yexS^WDb{gC%u8VB%)a=J~s$F%EX8OH{IiePHajf?4^8UW>gF z_S~B;On~7tlkazR4s3Z>LFbu(8_`LoMZQZSyDjCviH|uP)@S4R#-!xiOTiM2>DzHU zfoJxwH3E8lO(d!9T~jcmct^Q4u>xLoX>X_QO2R5(Pod)Q32VfR^qb*UklZhr3L*9N zZ?n`+FW4Q{UmLt+dj`oKQME4lZvgB`u(lbbor420B)qnh1+u?h8w}pVwYd+K-v6_# z;_E8{3|s=Oy!1C$n8VpNofcmvDbflOi%E1jjTMTC-%zc`Bw^0x5wcVds`dg18iw;F!dP{zIFU;0u0|SGOLRhMb9m=`P5`$P_URPI0zJ>lz$m0!XFaU zm&zs^kXI@bVudiFa88L5K_l{coYL=xfGx;QO+#OEOppKkCI8I-Ok zv1(uAik`8)hjYA*pW06Pf}z$N=6uoad$u_k7TRS_RgK!TA1u23(;s(` zy1u3gx#!-Ik8I6^L&WbwH?e0#5ka9P~Pluh?>nfE6#L97AjW-(eg0sewD1K;Y2;{4ompU7d0o%OYni$pMSpi8OgD?F1Qh_#jKv1yID~Z8HvaKlQf%T zrYtcdpAdglV_c9Ff>|8n9_|$wru~}75d#D_86{S{!|I{RrjbDYR1x6cGFwZ7VJK*+ z_`u!p(td6c2Z5!pm#Bi-AD78+74&(F!GcfdL=sUHE2vxYT0&JSi!ds}MtzgVKc{Lg z5k`*$+tje`fyDzxa+e|`p6UBe#i-Eu;~1ID+I|I+P7TSQ$A>V)z=zmGlJ=$I!xD2@ zUV~3g`|BEpcnm5er!b6hcx9`6CIPO}r|I+i?=V9SE$@IUFpe!v5g%UJM$aHf$UgNr zc#J1eExYVlwJ=8S$SG{_$LqpvPwFADFE+E(IM6V?4C;j}J4{+pBK}dCI^o$bY;jD< zn*=7+GHzx}IG%=F7c$Ow@7X-vVi@1gKg$^_M+oA`=QvRF!)DT>@tmwGM8(Tf->>eA z@8v70k?-(5>o4J-aiUh0O7kx5i<;DnT^eJAgmK<=p~wnuvFPL3d*l=)l!*SSA ziN1{SN=1}Jn3L#dsB2~7QsW|Rzbxao+n{&yW=1hu_1b)THc)p*2dD`PuBykdnP!C; zicG*3=9UxjJ%_dv`Hq?DTy9uxy3uZAy6BQ@`Zv#$&JHxMR`Cs7xm5|2$DmVL_T%8} z8T~6#O7*B8GJY?r-yb>NqSi;<{vl!99}Sl!IEc6UuH&hdV?L^EN`*fuUAH_Rw_hqGvJZ$$yufg7x3b_*I zwVJp(06pPOU&on_A3(4^v@5>xT`%%*A77ECV4ImIfS;?v^!3JQZ=T*90Kpq0PUP=S z@83Os8X*sc6m(+C(=jNNmMOlnq$Mxi8?L3i=wkMzy+cwr;5d?3qB1uDwkb-2cMSX+rB7iB(!z6_M)F8;>8OU7ZG_Fp{ua1#l zdVxO`lxGPT;2VgF5sy?aV02IV;`RNZ4CEz zqYhy~-w$h`*!!f*B{r>u&Vb5x(os{S+Nh*Zqg$xNnY8Ei>T~QBS055%&^U8^4h$(J zT2yTwww0=0As`Qfp0X-`O5*~~l@p!Xim=p^U=pX@DiV-yBnOq$jU-4Udw0etq3qT7 zEkVGcsbu2d+r1uF5}J}Z@GbMZq+CLA5Mr+FP@)QLs7u%e_>>}H8Gh!_ z!1xW~maM+x&P`wZ0wWyUlcL$LuSI5pJA`UbczfZTR%?z=M80(APoHerOo`9sQ*R-@ z!Q%C8ot7KYv6hNTDU*88!a|X~aY<0C-P;g@|2}{(0GZ<<9R@ zU@clyb^m#l2yoJLu{ETC^=Q}dRyzKqriHJ9@x6O`bp5`y^Q2xfG2$5`79LA_Ep_Uc zI^A1@88*5?iU}!6SbAIQ8*^hx>$!k30KCK-jn=mt|IHn|GSiLGeZ^X~p^!+j|1|Qy zxwR|W1+bgqY92m2+?5~SDc1+i16IRwLGPZ=y1pP_UD8HIu(xr7))bV6P9M(PJ>CAQ zEBvr3HhAZ!ZE_>8CjsCzpw91IjWwdpjA42X$gkyWNBpoDo${kEa1?D1hTU!?qv^aIL~7 z~!djBhWl)*te%jxQqu0b&2XEMt}LE|@67cdUj>?)DQf)ndPb}R`Z#g^{r>tJ{>j0&siLTIT;orsy_wrb=k+a+!^7kelq z?h3OhR4u=ER*q(WD}C=|?oV>=@btwTRwAaN5e@+kOCcyyj>;cXUZ_5v(hi&E%8X0n zp|hdffh1ZY!$&v~^j2kk!wsJ&p1&7^ohvQh@bNrl#u~ZfR5?`0&_cA{3!1aCwAN$slqbsVVh;EkxE)O8g2J z)D;N>BW|~K{e0xW2-QsK!>+V6P(LX2n=EDMW!RAs`bMTC&;LW%TR_#ZG>xJgcXti$ z?gV#&yF0<%-5r9vy9IZ5hhV`aIKiFZkheMc&iT%N|GVznRcl(Ns=KCl_jFB5wU*X$ z{j3`MwwhO~UI@_g-7}R5 zVFJ2SZv5XZnc(eYSEC%f`v4Hx07Ge|$Eli*D@&i)>*tDWKf6}o*QU>@*aN+Ppq}b- z@;{Ii1!pDp-KviEAE2I%g9poe73n7rp-rnE{4Z2NeZ^9?JeB${z~H;JJ)xjF4HUC? z$%4bcWd)dSnm8bQnvbU&bzsM!qX=gKuBnPBw|p@)`XTjW=@=+}&ab7Lr|nE)F5}Sc zD&G@uF;qvI8}Es=&S-2)Hxdyx>*0B-A>wb8q(&u7i$7AdizjZMx-Xh7m>(=+QY^1e zR~n2zK)cdSjzpM~-1d}CG?-2X=zz9>U8>$kiE{Ss2F^yZ<`L#HOlEQrDPt2InK;Bk z4oJKD0|)yPRc4f9mnjE5W;B?4QcWi_xnr#nsA6m*!rugLh6e>0;TpmAR~k%* z(P^;xR@rGpS^`&uAjz9RJh&T7`%ozcp`FP2XjsT7FrA5KcTLmB2reI+tyda8FDvb} zZ}wo*h@NU@(x{SILh}c{$!2okN>Za_w#Jnt|~3ALxv;QTPKjFUypQJwNPO%>Mdo9rwrI-QMkscSmxhm*QFBDx!?z zZ@3m}dIu3pwnh)4)x1BjHU>f1qx$ELP)ovpbBR~*0lGO${BG*|1MdWuk;apoVOIpq`}XspkA1rDWwlf7ov@kFdKS zgX!w*?`Izgfl%NQskM%96niv>oA}pSZsoVqbjt>J$p2u|L?jXxf{Xn=Zyspi53??f zH(%VlA()0U9pkxFYhF*!`9<3^xA`xre6>un#y)4!LP(vAaf!;Dh>b!jYe-@q(a1_- z?$SBZr}$3>f3$}VGBp>(1p)YiUplvL6|CDvXbye@g+oCB({kwNf)NZ51DYzu=YUc) zk59KyV4j@;333=Kufp2VX-}7ryuolyK*>B4ikOs9TloO_eIZ&rw%9BcbJq2=Cx;@b z7uzWA1Fq!C4^x4Q+24SF18fMwpmLC6U)k2Yy(JerK5h(x1Z3fVBarg>!g9=BsDa$hVsLQF?y-OA<~T`-1q; z>F7im_#m`@@Q|!$H9+0@`)N8hqT3?rT&`Hzg{UIll6magAz>bFK7$6R zwI}ZUgF!(CBD)6I#H6~PuKtZ$&60pCAI4y&>Y|5#uwge`OcUAZ zf+Hn&;T%Ga*_)L6o2P&@le9OHO9@bdy1_^*vKX=_!cTUCglBU|sf?aY5P>MaB62w1 z<();dvTBD+z0Vvnog_!CTuC{AkRE~lsWczF{(viRVHmVUN{+2UdX(})V#AToW=j>%qwkc2z)i%;fS2#X;0j%*() z>8(YG4XLrbhG!)@ydsa|R3@{Ttmn94LR)zy)@LdEoaO&%*X~Vmh#OB8InV6wq2LCR z2}(_1OtO(F&Qvn~XphNYSgD9-bo(chL0=F=zpxcdSk$ONUwFk9x<3YZ$Zx<$FM-D& ze7P?&BV?;4C4M%Jv}kO58#+}_}SjXq3z#VNQh`8}yRLSlz-HD#0tf$@MyZ(A z2MVVQlt8o%Yf-=bT$bon5;&A{)BYa;d3|1@N&(qvD)9iop`uj>RqUn7z4R{ZZ`5XbSx%P2T4X8NW@H{|Zwfb93QaHS+q-GG1YMOX2ey z!2iy(@IRz^2F7f91BtF{-t)K_@wo%WT>K-=yWGzgUC$@)o`#Fg*o#h}=P4E#{9Br7 z0-#ao*582Vs}m}xX}U5by6_vn*DJf1mDt~al98UaY2ZIeA`4{uA2{*yPw=1Ofq48^ zXe1|1`hY@^}|D-sC!1Fg3Fy?mY8~eM|@b5Ko z80h&I`+xjSBfMAB|4#N#JWy`4+~0tcX}@Zh_ln^Qw4AgFTtaxp{TuKL*bsqD@%}e} zZRs~){eY3TcJ6cIoc?v8?A4sCz_l#aMO`2$h;vso`!p2$2t3=;+dq%;M}+HG-d}eA zTb6&v_&je~|Npe*X^**_uKypJHCtc}`oBH*KY0P4^bY{r+5apb;G8c73ea#eCZr+A`Cp$4uArj^F=l!Vp4PnxDt%7Q^@~ow)fp$GV%+h(u#GnHhoIp^dqjYCIb)< zfE%q#70b<(%^qP)+yPp*F0eg6{TR14$ugli2nLIT*hiQ;a5O!A40lfhA3u zLWy5MQWrGZtyf=8PVQBCI%S)I_!qyi3L-hQhs2tKW-8&Ih{fEs6KG!Ef<@GlBY?s zHtgD6K|Elp?3mc>uYOH)+9KlSjh^ap*nQhc@e z{ajzfEX--MuSeUY%jJrPDr`dY$ITh0v<8<@mg$4ZFZMQ@b)25e)eeaE`U3h|EXszJ zHJ@!$cu+3-N$S2&_S#>1+gmK})uU2VQv*%*cMxtTsnx32wCkc6bU`4sYYK6zU-TNE zde89heOd33Yx7rAyR@^Jzjj;Vi8y}${yke-T1a2_OIZKS(TF1jIRvdqv!^~Smy}5- zV*?i!Tc%^vAVg7vOHhNCMO6zMG))xO-jB6PJnO?KdU_O2;NJ^@bMyH8AUo`7bQD4z zj*XR62|SXxP8y0-JUUfebX>oPVti%4!paXr^T&g$`&F9qsCJ(%lB*L)O=ytzP*81P z1w>BhYA2q06GzA8(Y2o+Qf^Ne`C{EMCN2mbU61&7K|&grZnCqd0W5x75`*dlR;|ir zg&d%29iLrkpJqcA6S-x@+{X&*rY9G28X0ERBie)ulQYN|De5I%=xyb-VbmI6z%TI&a#uH0y~kN?bR(Y=E7I3q_&7nSlVY2kp7_8?gbUk(G@hkZF{i*5|x%RpCsdcK~mG$aoNc>j^q727< z`b~*d3$SKjXN_n+-9ty{F9XkFM%QY)hq;Gt8tGTYuZ}Y@Tc=znGNq_O?vaZi#N-&A zZWV_Na}x=*5i5Tu8>6hFjzYMFsBEcluC7@noIA(4hqqnr+A93~9O^Rw-JHFY*DUfQ z*M7Ry(@f#c(r18wJ6hY$o!nT4ItEc+^B$f*o2POG3YGBmIaGJz?shq>fqy&KeuTc6 zv_AbF{yFr6)N>aIC{zdkb|iYu+ME&Lqa*t)b-6?3g&MsT>aI9zFR&*%$r*xN@Bjk~RG`w!Ryw-LP{rTFX*X(F$NHF{8yRY3;Zt;(#u zf!seg1@56SS8n~sqT(Ij;hi}BQ1mr z!W93A{dDPnfagzw&^uvHWP5eH&emd%r-#rBqsS%4`y!l>kg&DUe>!JY?pGGkd$2a0 zRia!<&$s~(R@(G<@D%R9AJ%fGgRi&ZH`y$mVm*3(b-PJTcUhTlhWOHMh2lp#y1N0r zD0`Ib>}Z(6BSnsy&;ojV-98^oJP9d{&@82Al$q_Rd!d2*lWJ0-sf1f>$yHWS z{#IWqMpA2T&BZw=UCVh-Ygp#54Wb&blj)CNz;YdnGR;w=vvGU;EVX+L_wQHL(Th9n zF3itUtYj^!sEpZ58a1XZsWWOr0-AF$9V)H(XUlda&LxU!F7(!UhO@wiD=zL0Ls*q8 z1!*XX<}>1>%wh-T+!ridH`RGd=wB;%tE+h)xNP_A)`MHy4X?t^&d^3bT1_sTd9D2T zAaVKNY1@OR;V=-rjoioW_&mX9YDV|w_-a77v z_1Q?@q#iI%QPf8PT}(WdPEufY4|do6%Yv}@>jVn1==MqE!j)6_0p_c%J@G5aby(C2h*#OOx89ueGHCoT@(#mL36X+2E#Pen82xxSnJbEoC@2mo z*~(v45x>U;eExvC(x%DwHfh{;gQmbO-tBVf6m#&c z;Ov9*(p0x4R$EOy9l#?||KnqkisQhVu^3qL2Q*+hVFJq!E3$rKUWvd!AYJ{Qw~RAB zaKPX*2Jg?Bx+`{{*a!pLuXh~eq+jg|6N?t^_=#jI>aOa9&m-?C{t$%I3}lH39Y7R$ zdHZtH2f1uH+-?FNfFCyq8DP(#Pga6+HAWAB2dQ90<~`!gACZDRIaPdSy6RtDFK1vH zJ7|u>>KK{x`>U)`zptmIaIMIyVHz53(?AroGC`%Q&|Efr5rR=^zJMp3BGC2rj!qia zq)U8QbptA>U>J>AK|cB%f+*+nBsMaQ?1zF-Ln??QZhuO zqD7bFwjDfwZ(7>H&bMOr!PSyyQo^I`f}P-JVduPC6ngb;zF{6{LkyJg5-+M%i!>2nudux0Pp){{s<=Mu?SC4F~G z7H**60%QPb-JpDuow26=;xna-!Tc))_aThsb~tt*zj(l=F%iT~hTP4k4b2Wx$^snI z$1`yw^F&d91B47#(NHE1`bb$+^V2_Z5NO=}>HLYJp@Qis)=K7y5=N|Oq8UtJphR1f zsOE8_c$mW_5!Bmt-+-}XfZlK}CNR<~r*{6BMWVo)z@*;*N@g}9_>$lme`bnc*ol`f z(NSWjY^$Td{vf`&S+RliP4GJl@V%9g5KsNE`Df|upYJH(3CaMVF=*gt)SsoZM25&r z4)K?Q3ITlv`B(P-b=&_eokf04YH4+kc3_HH_H|j({SS_s8Kg9FsPIRBHdrTm(Q=8Ea`r{UzdCyLxVJtKNVi0_+ z1^X46Yg`aHG7`?ehG;<1vd{)27|{b;TQN-ql7!Wi={vd;`mG_Y=q$fqSU8~WxsiplQ_-t;;_jhwRM;e|G5pvw$q5ytLWM#L zdeK8u4dQA`>G*`fG0f~bh$5ntJqxPNp{2-JBB5*vNS?ACc_S@Dri{tmRmix!pK841 zfothRbNhg~_MK48dAJbsH+kF{E+wB;d-{#V*BGS#}|=?+-FPr;c?_&3~djrrzP-MpBEkdpIQTq zJX#}ayB|Wzx=rb=)=VkuX10Gmv!Cr#Trptq8kMhe&IR>qysW95w#UL`Q7t4mfCeZ; zVIR=N#YAGDh^`MZ9oxe@pNdMJ=C&aoWZ_#;$fUD;9!vb=JVC3u`C%FPGYA40rkI(& z@M75wdI3E9pB9Eik%>5vWw}zoT&b<&lvS%TD7ufupey&;+u;|fW)&(pmR7>FMjQ-3 z5jaaaLu%>RDrGiWL%5_E3sL7F|C&14L|%YgRJO_#bUj=)ew{!pLaX7Q`w)Vvm1bUE z80h0?h#yTO6kXG+6j?&_E9pF9R=9Zd)itzlW{ z*Etjn;qZ)fqM&MQkoqcDThTESPJlbL;$*@mvm=|@_Ru0Io3_-VM|{haT@zO#RrVR>-0UT+B~x(9BT=UA^YB#3yd-a!^|>oNq9#^BOP zK0P5zysyOP^;PB~fBz~DWv#mhxfxQtj->oP2vhW;n*z$k7~;Z0Hg>^O0HdUaZk-5? zAaZ}4L7W@B{CFI+p(K+e&msyo4OyPOjXCboa5^=kG`$pVtw-N4`3_LLWhjFru2K!%Oknq?{28g8RJ7FxUW>rD&L5USfhI?GevN^4Xbte+Yb2_k#~88@9pX`$GGjv$!_;d_J7T7V*2F$0_QX3==W zdeUwwp+Nx2Z$N8!7#G!w4hW-WPaYkHT$37X6!NCG!kT$Vr()j8%Y2`Lm5~=mt9T%{ zR7QNs&kt2jUtvF+7S=e}w}twbwH(W^uMGVLfQP_l0%$mTl3?nPMYoxn8iOufB*-Hp zFTe`VD{wwJSQJW77BUP&`WK52R+4>rk*x>BmYAY5z0I?-fe=~l*FAg%M_&v9nLu*q zrb19rRkz$4Fz7x)=u?R*-#{C?R>2BlK0BD(9&!Yns?HxkfA_(;kv-(|+Uj@G*e3$f zA;2coy~VMgF_VkF3CNO1y~rT$jmAf$;&si4$9^=@0S|6hL6CQuq@A%m4T% zhhZIEIFfs~$Dmhn6a;`8mv|_o@8sNbU#J5D){`I^9f0aAX5Jwqmt-%D(|h^4SYOfE z`HZ@4QSU)Lxa@*#aAb^AzaxJo7+E|6dG5HF3xX4Xv7)Tqr@M@|BfSoSzR{x!i@|K4 z#)J!?!9y&i;fL%3Kr3fa-B`ia^C_{Ir!@D7Q}}bVxsZbkt(8JNa>&lrYK9K4g&k^G zrj*r~hoV2uz2tkjKVN*~@EieRckEFH2;y)0eW} z0FYfzW;tF3bo(Z#Kx+^rQ0|3gd@-lsp1hVMqjm zBB5F~4^Siqr`c0-1yN}m7kSKKA2K39qpMvO00HW-_d$w+zd-YtU9W;;zxRPq-~Bh> z_JEAHsY!zx!p(NF;IyF8Vh&o|sut(rkMVrqLyr_s>N~aa(A;W7Z zcK{)tpA{r4CgZ9y0!Io49Lh3zbK(AQ%N1 zKClosV@NzK{tP1V{KVf7@Y07Nl0We)cnh zF)pLCzs-HYy#u6KXd?Duc{iU8a1GQ-<2u38sr=WC*S|td{!9@W3yL41CU%i>E;weO zvq`L#(LgDF8LN13nqj_nFoU2b?W?TANEHkELkM%PKY&A?LuJl_kVt$;QLG8+w8_h;D#}7CVXpn z4_n^`<6(>BVVISV_5=FE5W~9J@|qFb6qwvt62g}AFQpY~(`V;H5{SIuXSYU(+_l9p zE&OJN(?=MR4Zl%$F*LD;!W{Pd+e?7n$>ZvHRe8n4MrqBDvap2$-Pq$5mNSPucoHcUsd!Fi#DbxdsVti4fd zNfs&q6{a2Hn}TWisSwS8hEaYd$qW%_i>zwkiN-y&3Nl8tm4`Glt^xV|y01L%Kx|fq zm{gF1ZXec&dtnJ8tj8lqYFHM$W{4g+I3}N6P9Ym+$A!ja_$71P0u7Pvr+BN4Zwl_E z7i#KWX%ylVw9)B~z>2zyK}rURNuQ^1({GGk-Dj`wyHrTkOTA-M1+s#uZ`NZ62}qMI z5@b!GQxT#9(bIr%f8@PE@L|NQJ4eEiN%$hL&m_(HfQh5@(HM)-R<4)o!p~B z32rxC7;(=6kO;??^XGPH>gX41WZCmLX$O8S3^#(~Ag$C!4rVS~k~ZLRpUN7Y@~7g! zv^h(?oq$FbGQcI?fbi0tMV&@=p9{zVH|8_sl{;yp zxM7H?^#j}K0+$bPZ)%4%l_8AY1DD~plXdZ0src=~)Zp!2gt+p36m5KIdGd*b89Tf0 zgCJ;Lg_=t&wNU_sv}-o*1^rIr9H@sG@kOVb+?_%`kx0)0(u^Pk^<-Fc=@%^lTXY3W zE=FDoCUI+h@BHYsYW(ENrbV;f+6SD?njFKCZ^qzqs@y_Gr;c_I9ySqyV9WGSRdEQK zc=TRyJC1HhTjx9U=yG*#o$~>CK?eR^-)LkaFG#s)yu3_ynA5Of+MQ~4IVc&U%59-# zXUYSTF~|%RI*%Qmhm!l71S@IphM!DI)VW3xkmgXhg66l~SlE2(oO-ne{Atus@1uf) zSuv={lhE2iv9>e=>ydraGr=hJ?v(+s+HO=jq~vkoB1z`dEzPo!AdrwsBYRHYxE{~( zwmyRs&vRM>GJF|P9#IX6p#UN~zDp+Fg%KGbY~Lc+Co-tAAi3L!bt2Hq643m0ZFl7) zLx^(lIc>DvncFK?_dGZ(7VA`m0JHk{4#VtO?l1~GDy6uCwp$Y1Y2>Dfa>SKS<)U|m z*Mv7Q{8F`345nN)J%3bSc!b_Q#Lwu{et-1iGE*M5b@PHkdF+#4YO=L7X^^C+*MruJEzX2W(^7sFz8{R2u8=5V(R@3c^_Ij`_u<<_~CT1FwpGbI*5kYxk z-mw4sK9G7Fll*ha9!X4u|M%>V(e=r|X2kt}$tZF&0Jj_AZCT?i`2pMUYufcfJWeL` z*95yS!kW0Y-^3@gl{F|u4kQ6_1sG&$`UGxY#{H>zkts`x*5gN&Ff`9!e$r{w84X2Y zzB}k-8`vmH=K{=z1W*bg)Vfn|PJhM!xedAcc^^=A?F-B-HIf?7QHh>eJn z*f1mtb7M5AAvAh;kQBq%J6m6c51@w@^+H1vK4=-@Zv}~O0YsUjXP~bM zahv$ZwFlc6&Zg-o&(;zFYNV!TQohI4%d-@w3L7y%TclwAG7;PMbrjrzv0sA_1y#Z= zBoKUFJT8Kah`!c~nrZwp8s#5YsRC;zs!)XiV4R#%08QC}AsXz5jO?E*O{c642qI5N zk#s3FFrVChiLE4#9F-ULi~e_7nzIHz-+ zY@Cscuq5ZTkl!DF{fKusjYA>kKRg56NnNu^SijFDY>%tQGzwY?(^T_3Kt}}%@-bTe{05p02_Te_5Lp9@?`vMBuNn`( z`#4BSlKhTRvdFH0xXO=P@P6(joUVsEg|DcIz+SFf3Z^d#AUt+9LDNHX}{NF zO^y4^zop`O|BR3f!Lh9;5nqeW_61Y(2&f-4ch?c22@(X*Z`5FWV@&xgKww|ef!5sE5y=2rMJ)uFtv8V}}r@Ar{4$ z%32TXkTdz2Q9sg{EMqTAdy0T+$B9l_ZC>VxmhEZK)#3(sa;GYSIhHT&d+y!+Yd+<_ zE}nX)OL3s7h*csy>~pb<3_7cjOFQ(@a)p38OWEpF-;&;HmNm5^vz72W>W)#e)gq&3P$qmTYyVsb9nHX~OO zfP|ChLSc46^oD>Slw+P$Gn11a?9^S^Y!G%-vIm&6H&Pxv2NL-FhrCqTh0Xa1d0dw z^?c3Jtd`m7lgb`+S=?T-Oy$MD^hqw*Bw_0?aGS!CJ#)i6aKM)5yUy8MnIAwF1S_&0ueW5`WNV661s`2Sd@aK4#zA5ylMttKCWb|qgc*vNg+VO6QZiP0;AI#|?t0JVf zT9T|zO*GFn4+9zsm9bKS;YI#(fvZdIHS3>gX$j+)z&NAX>tUz|t1J7umMSgu1M{}o zlb6GDr8*{~(YIxw9eXQGRHv=pm=@7#894-gK5~ zIqRzHuE4kUB<$yTmWL1k@VY`fE*D0y#I zMWvgTG8syUQF*AcUO=$?TbUbn2B?h%Vm}?^c)wJ40ql{noMNM@J@d^$wsZ&d!5-_$ zOUei?W<2hDHx&vLc*&`I!nR)Q8H6ict1&ohfNb0i{&`;M`gH+q0Ez9grH{Q82$u$e zC7^cQuar3+hjk3l!VHavEq?kjEwHNGuHWPr6@oCLgW zyg=toQu^{q%hJa0EBht_2X$)=AU2G!c5Fbo2vO#a-`8y;sjnJ&_dZ0Ji~D;dnGwbV ziLi-EL;#TfCtFD)KP(+{RCC@rMW^hwhv0qjy{@!}2)q$3HERe&vEW3boIr)#TDvY^E=E%I{K2HNJ6m_0pE!3Hj)uj#uu@=S%ae|~Z zW8&WJLn`-?FyT#FukwD!g$V=Qkrw4Gn++#|;0$8H22?^pbM#65Kt4-_j22X`WE$;{ zm#dvgAG|B!$xi(u}outE9=;^YxZ z8E;s**RI_TI#Y)l%_j~V+9m=k;vxj>?w}}O8SGm4P{3m&Z{Zg3hFftx5Muflxc>qU zhWGh{D9+<+VC@tzfa^(dkqHLa-_$;uo%{ySu3eq1?TD%ggBD6YI2pf9%U6b60>`=s zR~LV_(ze(Q<1>o@=E;NMXs5H(RcC_{aBZl~xUgCii$+{p4hP)PD?`~wTidg=4Au(S zKRt(sIqr_G$&{-f!l-#|yUF6J!;#H^BeYVCe-Sbw)4;QAZ9}XlVP+T1-ykaRMLki# zD^|icI4QH2k)=IFI~)d{Ymse|SSq1q!G!&298@|BYi>JHb*iB^g8@7e`uSkr%SS)x zY9RK?Zv5`)%hvQbQ*sUx;}qb)?vnusltkSd8DsMcm7o$>Yj^ZV=LMOw30azG7QI)k zcat`aqF^p~Wv&#{;@KY+JeEhLgyPZso^Th@G-Qny1i`ZV)hMBy6mMWf52Y9DiZx`C z>DYw=7S^9;MOL!hW?*KK;fJr#q&ba1OP81z^QEW2YRx|q4-Tl>EcX{juA{v%1kY0o zSlWX?c)|xyI+_36ZzPe0o6tRod1;yv;vx8DT4(HDl2V1C=`yA98*sW@Xx>zRu2~uE z5QZvYjyj%Bv~{vKbTqLw z_FxoIW)wAXwJkem zDj(Bj)xMlE!cta(Cm%!)Ks-mW@UFRI^4jsVVz*i6EKT+J`F`^nV;LQSKiJQs>qteE z(3fgH4qhRLW6Mx`CerLW`gJ<$$VK>CcVh0wC3nm>?l^);oQYjV>;+L~HQ`WR?=Z%t zylBP6Z4pxE;D|pZCYy!a*pF=jarsdPayk(sba!%UE^M3EBI9z;e9yz$W2)iW>mV*nlqEM)UPuh<*H^DSfATp3a02_SwfC*_QHD`#JNfGqxPa<=L-z7G~6jB z>$lSb`Jb(VM8w8i&JxiU6XnLZ z@#S2WQ%WI#3wp#6Yr0-9CZ$0~cIB8+!Z#<#tME?C<=LQ3?-=3TJzawHjIrjjc6=rn#scMeE=Db1Y0tokroHi+-a} z$TMhv+{%?Gh+6d6M>?Y9^|7PdJ@%leemKb)Z&Bl;o8e}P+%Kz@H8Gc!z>nWq<7g(N zrrg1K36REVnhwUdw>Zfq!fZH=iKN6Yvb&=rTKhjSM@k^&;Ej&tM0!_ZJjS@=jmHV< zgw|7TQbmVSVFW*m>%eaK2t|HM&r*`vXLF1|XITSN?$3=}smqn@kCJ1RqG+j64KR7571(7odF_G}wG_W|pNVm>e zW13p}XOLd0f z@Zg9-&a{QQFyE*Rm~8&60SD)*NuEb*3O3bU2TL2-ac%n5deH~mMHt?!dhFBgggO*+ z*5yllY4rv%eezYN)X5b=?kao&S)5k{@Ht%BL6*;8MxRkUn<#AOJ=@ct}b&Q1+ojC-f<>X zKt>my;sF%>#?^z3*H`|`#aZ zFo0+2$?0g_x@t-EEcltgOS|gmCbSYa2<1oIC*x6p+C1eoN;NpP9mx$$$Cp$O8nzCGQ!IDo$pT{-f zGz-1Y%XRf#KwSEdW(9Kxq{G7KjHGkg(*$ardJ;_3@A3qs=lJbEb*zBJhB}%BY1K=5 zu!XA;5I77gr$d&N(@85Vjf>5GExV`wB8){0>l^v3x27?&JMG@qQr=*|^SP?1T`|7e zhxk!sJ~e0ZGs^r#s4d4DT0Dp}$tK5BxxrpR3$!khVlJTXBPFULhTT%1ZV@`|f1#BPhQK7buWOH#7Ph$B#ePBKjAD31aEqXyd?}YLcKJb< z^#*Z`5lOFURoG2^KY!&tLb`*7Wuu>bK*>+}ls3k&K=HznoQ#(9Jw(|herZd7VTg2p zekGB6;+_WXkyfsqn_n>+%Im%WbOkmkm*81d;#P*4UW%ER;qEf4mktf9${->SP}CEi3}lqiopq&Gm__Lo_UfCEaBcQH z%Q7yieYgUWcRl9b8m3(c<(B0ap3<&m2}le1gHJhwsK>;!VK<7trb;c>RQBsBa+Pni zBM%5}pMFMCMxTvCKc&>6wd_6cP6>ys>hp^*ris*1S%-esi44N%;$8;PiKL>;Asu2> z!BS4hyR-OEV0S7J6hQ~4nCw(JBjL1H5(GuZrmtPiS?XYSDV8a6vQ}fGkzm}3WH;U2 zOtLEmlLy&}Tg7sEQ5qNZ2z$o0|4A}r<9YF|DS_905#kCj;89zVuDHjuA$b6-<`1;g+lEPTGUEYp@g{w z(t*yaL&dn}q6~I^lFr^ zp-~KS{g?)$>DHTyq<;g-C;5@!Q<}}2lKozgjS(5HT9;|uQSXiEW$EaH;qcbERa*gX zTV4GhTcu?Y%j|s5$0TC=OIngyf-2umMveK}Y|=P?tp9{wES1I*J@_Uu{dN4LPLhbV z4T+=sz77U~%_*_;E+N;lYrmMQZGF^Ettq_3y)W*gd!pDco|973Y7y#^?Vf_4${vM3 zKCaZ6{;<(dj{VM?ap|W*i0<->XsF`}u&VQ+xU3jEoN@fOh-#5#?hBy}ubx&Omql8F z#vDWzgO2DXO_xBH0`HwrJX!T}`rN@;MD9Y;wkHK3`++Pq>$eg|An8;qgx-soWggrT5`b zJ?$Vo?oO8Y&N}Q&uI(>+y*UR^?zHnZLRJn_;x(&g`KlVKn0yNZbGo0KU}Y`&s$aiY z;RNHXEzNw_bTNI9i$v)ikU6)BRAG*6XD`itVS5Sg8OHy;?tDarGsz^@-pC*9QJ8(2 z`3P2BmQRwP{kir4NhD-gmLI+gv;@*nna6-Tb0>72eUyo&y?@^BOEmkvHJ?zbD%T)8 z6K7A^Th}6*Jr`%XmV7mF=~q7f-+b4|lrF}kmLKRF?SxC|VHJ-nsYB)t*hUy`hkt=D zYR{+o@^i;vLxc@Igfu_YYSxJ(1RV2`qajy?-AWDCd^B9QFR0)g(xsZo#K0Qx)SI}x z|FC>fJu%LwCx08qm>&P4wp+GNE}xovGZy?c3vsM%I_c(1U`bYPIL$u$J^9Z3JcuzU z+KWy^wZESGb3b;8Tvt7{lJC$dx9xpoB(idNOu7}F;fT7PN)GtX-j#I9fJbFlUnm!E z1_Yl<7iWe1*x?vFO&Q-hW4U34;5;~_9|;7y`j@2amY<-8%zBH6pFyKUoT`-Lr!oi; zyc?ihC<9=0;Ww1Q+zPO>!fK7MOxz(=+{=zJeoHd1)+Ias-gxC#Q5Q3*uY z1U4dL4l%f|ZjK3PX;WQEQGxtrJo&!Qw+RJGb(%>q6Sa$p{)1l(25_<4r4to==_E7z zxeU}{=dg@u(&L5O4EyVX#j>H1o~t*trLj4+-O*yFy_rDEjDNk=Ig7}e_oUL6Z_J#SC@lu(10Z|D(Xxs3L7 zxFhE>nfa6bl5rg@qFLZ`Kun;xFuaR*C8s8nRck@I;I%lWu?LfW{S~~ct^U;H=<@04 z+XuB3XOHLkWM^XbYffD^yZMrN@TTKM@TL!TQBPdw8Pl0*3cNa(KTfzoHuDgRwWP`w z$gh%*;@vsN?1XpRT?RNyohK>pf@PQgKla`Nx{h2~6y2u8%nUIzGseu!%*-)U%osB> zGc#jiJ9f;>%gtwMRg$XJRo{^frh{v0 zccj|gwD2U-9B#`El|P|JX0fXz`14ZQfNwVNe!!PLvE_#;l+IXYiww+@- zc%kB`8P1H0;jA#>%b3NB*y6V!u108NtiB;nsXJE$h7p#HyK09areePqa^J;o;dHP+ zay6!$A6R?5x<8F+5kg0;9)q0WOgqdq4S9n8@RgM7n}*5sy6(_GJL*9gvGcmRgR^II-LTRBvG8Qgd>OZj-Xz5!f zrIC|&i5HX;Z8vF^7%qtk^PgfL=WXpP3lJQiZdOZ^ZjXQeetnChxUrSse z0Rjd(R%ikO0(v9h7p1@?aIyKvTA1Tk!JlhXMou6~@lO`1|F}jiRF{d~W`phASG&9vdBvU)RQeJ$_g% z`}GrtW4G;u9adYko*bXo{G+|%gN_a^_9@o^Z`b);^Ys@W;e)QH)y~&^^3K6Fh}1_*l8b+7 z?mu;G9E^kt^YrkrdHKXsnMqP|%VEg(+Nb&pyNWbo5%co&{zbPD=ghmI+@zsVEhnq=SCu{+i5qnVB$rB*E^BaU~q6YUmdl|P) zO!?WRzLds93q1$><}3{=ixm~Oi7^TZ*)$W*_64^Y(3>s;n0NrLOp%x!^)aWT5kQ{AYUIx~r%N;yN>ATPn93B2FPpsb zr3g~@4#0To7`Sz=P94jLaeV)EM5MZ8!%aUBW_5u4j3JfL)F`{Gopzc(`00<0hNylW6INn@ewpdQ7>x zb|Y3Ti6p(u5{a){9P`+2*GX$K1j;?Mj>n|mo~0@WBFKazsTD`vu;z-Y;uxkZ>1Xih z(3Eh5y*PNYyYE&sbFzh_resh-ufRM85DZCiZtC~GR)j%0@0r#zE9Vr3SKcs86^rJI z(2c5JwJ}PATjhTd;g_T*1)YwGO_hqI7$|`E1Q@9v@qlzMIB>!h*te+%5jZv^ESnwD z!6Ynxn|_l)Hhiuj&(1g*s0SsB>AwMGqY%&+C~ zvMnV{m(t&PD+t@%x=`Zs6<_?3S{m(se;43DGb+cA#~(1r(?|qR)cDps>-FM`&n4ap zSavXsiVhu)!U4e~4ku^N`pnXN<14{8bEhGLvq^*%!yBEHlgy+|$S1T#-|*kOtl#&0 zVs2pyLjNG2#x2hdlS6OJ%DjHvog*`tkg@#Ih}sdnUvx_fS0*f7(W$kB1Y)rZ4L&Zg z0?PyN(i-J<8VOe`m6(GKdBy6DHqs*wOqLc$DbRIGC|Y@8lMIBpdgGUNmt(C@;`3nZ z)J!kC-jM3%2(}S4?@5xg-=#6Wq+1>$@sMFf61dL_<9Smx(>Qi&h0;%eoxfy zH6cwgQP?loTahv^Q)+yLZ9u3y^SRGKHhP7x@*z{>-|gVIyFnh&x*8W`k}6W$Ia3`0dTDF zb<#qkQguevP}CoZEGA~HaHWa3Kk<}uT6^yxl+bO04OZmqnGe$*x#Pt)=aJyG2an?L zg`L5abXd$!(w<}WLVvise@vb}_4e?(Oam3Dtv`8th8;KWreO~vL>I-M1&RYM6KpR~ zSxomjr0MMy0tWoVLT?1n zsgilL7!rt8$ws;h&=c22z%}J1Ge($sl5tsSF}A>!vXCF++ctl*6zoj>wy3~maFvL{ zRS@8ZQCgC!+GSqb*hcfcq(q-@!Lj2c?T8R6H1#!4L6a);k}na7XOg+KAnLcN`-`bm zIL0s8S5RIufR;rkAVvp&5xx<`If|p~2h$OEOpNz&lV;`U&a&iLAMGPz;FfQp{9-3> z>AkUGVGZ?`QZWzRY)ZFmWi(G%{;aZ|j2WM#R+TbCZ1SBlM9_ZNdcoRIB!|f+a*+#m ztA5|tjuWP@T4x)FAA*q1H(F}Uv>U_*q(WAZq+ZR^x4oFQuHjk&odcigAmi7`G$SaI zvNVqF+|G%dE7VeUryHojDJqpq=2s4%&rpTdJrQ!rr%?#IaxXP>bDF%*s>GB7Th39_ z88j_b{SfrFOzBbI)^p|qubc*SA&T19ER=ntax>pUYcaR?(OknZ z76{Vz<)+6UKeodJdz9l1j+|VFWLxkSf1_@pYThj^kG_!i)W;96M!@s9uYm(8n|sj| zq~>v!E8uFm^tne&4mLaZ>jF7xm?oKwTBI7?8F#jz5(62tje4ER>vIbhcWQe_jl6Qz zNT2c&el%y@l^HHu3g{KjhlY*9WKjc zEAka&&dugMu<@8Vh%6LI{)#YsskT_&jp1SW^_xEYfoSljzRNIQMp+3QmxNsnEt`Bh zfq1DRw5DFqo~~FvRZ@)ZP3lZ&8OP$ol2Pp7EnR=xm014SqytAHuB!UE#~j4fxV0f) zuH25${N)H)#<0sXaaDPQv{_t{?^m9eaq7*(Rz;mWZuqjy)6wwE+u|m~w7`gb|NaiYBPsd*J^XhN3T1E1KQU$bzYLn}zm)ht8Z`gdIVoXdU}i$EW?>B6?8wH%N2LZj%8|ya?N_GZDCjYQ+^5+IgVIk$;wnzTHeUgQdg_ZNy zYpCxF-!}k=lA;o#fahSD`T#uu;QKN_2ml5O`g{QYz<~z@Bm@LFI0W>|moFe;p)|hB?Gc5BkG^D zU%2N^-H(Z6HaQ1nsG{4eYxEhIp+!sKvdn%o(f|Ga06>xUVdl3nyc7Oe% zP#(^D786@FkKpa>8nP|&TSqMOpXH%-rjplWMI^V{&8lup9(gR7uo?-T{LcsTWTvC> zl3Cp>Qfytem?nOaM;!(Rp-#uy0RX(c{ei@&_WsC4Z7-zn$iUeFySU`zV0BB|5v$NHSz9sH6%Cox7Q+`z8v4swhiJnW;#>mnvK(h+9e^CMegrs|wM?!P{0R_%7iZA^I*8jRf1Fgx`ShX*4TgxOD@%XX}K8k9E7HZ*Pd z^k%x#&0P9wZ&}bRU(om7w^zeLx_Um*<9OswhI*bens%M%Ea(aSEi219&1Z^Lz|Jw^ zU~Jz$5oJ=BAIkC+v5&DBs^`JQCBR;$mCikX&mc5AyFk_PHgED#{VQqaj-i+1BYLON+VpFeYDru<&3LXGmSCIn&q?DaD4D)y`=Hp{vMrls*rqrgsVMya zOdZHQmZ`C}IxEyV)ZeT-JfQ1ryJ`?=NcGjx}8WOz}An9{vmfsZngUNA%p}w|6pT z_-P_O(~&ynu8Gb$Dsz5nnh-kXXn&scZ1xCWr+7pOZ|*w;_PvbsKS>{uIylP+tMowH zdCq#N8VY<-?a&c!RencR#nRRL951Ls$H~Pj*Tz8=MTJEtjQY5v>+<^OtbtF7GmeQf zoH}CqpA(LwunCI{+6R9%?9U4QRuf(2@=B_$kF34`5y^IyE}Xc=(hD7(Q=`uVJJav! zWM{?pHYhu;i{I`anC!m<{3&yRT#PtpklUYo@jQa;dGNgc0Kon11gwl2nehBB89mqC ztJk5>pCk$>(gZ{Q0yK~8YtnH6pS7q+_;=L^A~kmH7vpB#i+HmVaH@`X>;U8QC0Q|=Eza!8FJL)Rl#9W3F zJ$`xTl+I$x>PF}Feyro=rE3#yzfI>`H_t>Zp zKU)rX;=#R!&n+@2GyUUH0Ra5$oZCBK9s+{nJD{NL45a0MIz)Pkpg2x1Gu)#LPbs1^ zOlb}K^P~yBRmd_I{4754{wy3bTv9yI@1x1jn}PtbN=#&_{m~+&pC#GeHROa#LIQ!v z`ryhtI0mOz2d*9MjmMy7vO_`m=U z(+soBL>3~Q3YOMF)*k@SpIEz#F7YEFmaE>%=2I2Rgf5MdR#CN~<*6_r`2uGVu0TqY zaLlm3I2CQH=XQr%4s3ORYf>?1i<=(+3SZ=aZHhG*%U0sC`SgWuCd5Pu(w-p%0dgDavq-;|Jz(^M0>jYA@e|_)xjX?C44;~Z2`h|efvbM zoQvDjF*vHr4D0$*gn2SL;h{h;8rbuF^dX*3WFE)Q!^VGmJdBrOi=KaS!EJa1)@Eq$ zA6VqagMnh3Viy_9z`pO8K}D0f6~Nd9*GoY1mKXW+{I&H{W|&m^L-3e8uJ14n@!Aoe z9FkXq=$BR)qdQ{^zWPiAfW#~Z5hn{+WO+=aiN4ib+`i1fH&2fKLM9eIJNk7oV`eQ8 zO{P@=eOFj35y@6rYqQ7~qLGF>*Ox-x=Uk+9DW_iCW}l_*IS-#&-vqQ>kTs6EY(~dG z!gLaSi2|x5Lt~krw0}PVwJlJEO@({p&MYF*lDUJD#}NG)P@6+NIS1c42lv)FRMV~m zs-m@D^8b_AZ&O8h?}*PhbaVA``8zEIx;92}M4Uv#e*w69@hLO!dcV!KwZS(0{#ZZH zDl$aVcV_zkfW>F+*%~7H@EZo~hf7lca2W!O3;|pO{I)0n2Y^9{oSQ01nAT4Sx8LUY;IB|Y@@kJxe%=;mgU5-YOrPl)9*-7$gdacuMBxK zaH9VS|1X6T8;A)~FADkepIX)zo;b6Co*cBv?|itFzJc%5NWUKpIFnNB=KZP&>YwhA zY_7~H)lkip%_#cx>Fda2riuS&?#X+E)7LYcI+q7y2#Anti(1*ATCiNclqR0e1bp!+f_cFz5{$H{sngo z^x7h~FX`R=X#c+U!I97GspYvupm?3<(d4jdlxBm&Y<^NDZbY+yX{9Eo%OwzttaJd`RM@Cx&t2r5s&;aF~HiVeo}3EOB95^%Hgz z$82qXWfUu<+y0bi%49;YBYERE?*@S6XE5>wKnaWZfz$>NVt4&Tr zla%yoBtlX9MX6)%{scncAC%X?5U+UvC+&?d=?;-+^F1>0?T>eTb?dq`LLk9fSM094A6q(8;2YR3Pgvo zS6;Y!wO5L~)%g+SVWN54aEJHx@I1eWYreXkXM^yU7gA_?4 zxG&P;IhTv%n-231W1N!du5~xkqr?@lTi)NK2f^6o+M?3-1X0?@Ci=FyCsc{eUJSPO zL(3GGct?c@pwKWN_BAqBpf~!@)o9MaXm(ptyIX)_n8|&6tv4p?T2NiDOk}@sW|Jo-Gk2n^EaldJA~PBBjLozkmg=m6 zQm{i)p_NNJ6?^3+{hC9_xt+y)Oa${5{t0pY*eUEAFR%ua>y|5zZ!4Y7c3;=))XNhv z_PAh@50+6#u3I9aV;FzR4o8VHHaKAS&C@_;ERj#yU5Lfs@?Ef2H2}fuAmA0B^bb*z z?`9lTFq|L!YLhl2timY$PvmW1Y(^R)n1*SwC@$tDjiNT07uJi=rcqi?O8qCu${tOY zr&!%jv*LGcDr%^9z{Pd;#a3r@S?rZltA2Fs9yZNTq4S|gwIr>Fg4I;GZi41z-h3f? zCq?6bfD8-wRtjqqd5cdJo6UPfcE(|^lfh7$WfqxWYtbCqdSKcF)7Z<=1XE!~F4VS* z=RTZMr{XFcVAwy>a`|Gb8Lg$VPi{pvS(|k0eoWk>?S^BoIvef8GfX2d>}#IA7E%v% zYXp2TPZ`fVk$_WhT5j-4IMfyuq{rYXrn;|Z({gUocL3Bovb}O>9=C5hK-~ts*cZ}^7VmXV;>Q)!k{++v57v8ff0Cp?~B7L@eU)sbA6ow5&CgfL~D3QA< z*K#}O#}MT~^Esp8nmBJq-}-tQg0CcoHUDIafD%XX;d-PQFP>bOsI zzoxqQtnweDm29yRoAgp#vVQjR38R%km=>(!f?-lGY7=H*O&@JAr8T3}zm1&t0$YPN z-&gu2XilcB&G)KmmP4l+I_1=jCN33Kvx!S}?f)K%3O>v{@eu9DsFU9{+j@7s_t<~0 zeFA%-rL@h}(t@*TrnULmR$#IYO$k-HR3TA`gOA?cj(OA6&dhQV;z=mm_>(YMyy(N` z`?-H6gNPbj7P23_(vm?-6*Y}X=yg4F>YBqa8U|K0 zwEre5D$J0+Lap}eQF$08W)qx^Yp=smSrtWbGUZlOf|^vq)V*`-t-O#e2T+I6S(Fl> z67Jbkrlo0=7XFWc@XR>tv;KNLGb{U2IiM9%Gt0x1+x<{7grE$Qq%>K`TlkJLCO*!l z1%A&TD&26<9du6Sp z!5lpt>c`0`e%BR6y>QbZoIZG^75BQpt9da=-87V_ugXiP9^K6WNkPuFF6K=p-Do+z z6wAwz{4dMVTsJN|A#Qjr@~2-d6E2XqUx{$E`x$;QuVqf)raN`%^{q`OH6p z55#L&%QQdO+d+(jONY@q4^ArUqpY-wC~YZ-e#D3>_odP-atIq)5IpaVHGcBR9be=E zDs~m(qhqx10KH2L)Lr9%H;Q<&%h7S1jG|Nb3Otk84|?#Q6yQ%y8c}vz9!riZW+Ai! zIc<5xPat*%e1x*=eh#8@)KBkI_D?c@6FO&a(5P+QN~_sQkH%_M;3rv~n)BtFS62Tf zD$u_`$piR=n2TrmYeiMm1-)1R=i!;D3lWz4f`o~LR0;|_X~vYV?|I1rza&JL7hKkV zwdQ6q=s$f~nRC_fswrS@!ea?ROW@f2wavec0uLKP1Ku3l8#k}uz&Bw_cQcS+x~y^c zwqn^cj?;UEc3!wy#TrsHLS!NOEGh)4{#S z_@szA4`lKd@xiQVfVJ%K8Gg|B2%8bT;6QxEnNU8$noO03m8%ucJ zssmlKVu}jBDNuW!uUA!wL=qELexkMIw6Y)8iqc$hnA=Wj#%*lb{ZEiWVzqeo|GJKYCl7$edD|*|2f?> ze1Ci!|4yo4*#b`voK z=+iTlM_i%4d+00i(V-4%s|1^GBii!}GL{^0{}I6?h5-1n_az|`Q=PIn@FR4sZ>jx+ z71yZ+_tHJOQB9EOa>YD8JdP%e<6KfO5(XADlm2*9aHuE7b2>)O_s914~_v^hr## zoT{|Tq7oyf6J4z7MuQe>+SxEndrlT~(qZZi{!J9>Zu7@R`x?SN`)4i-@Us*NeqpY< zgVI0pt$Gw6$FIW%)Q|NrQ3O5$Kt&!W2 z8*bi@nSdHBN}JbjY0e(xe)Q5R%2S&N%37CajAwoDpGSvHQhbFeCVe;jJ*ZFWJ>Pb; zYpam8Be+jnk+EpHYcXY5+72TfG5S!$(J=zv8LSw>mk2IcyD?K4zq{b59B|dJY#~1? zyouAsO?jG9oZG&6_kjBt|5F%h^{yVw`pwHI@{&p(@cuxz+zLpa$y9?c{f_}E6b5PA zZ%uMYOh=;wt~(Z^JBi-(uCYO+GLO~<$;v!jOIUM>Xzo8lnmgdoCO#WoP9`?uxL1&S z7(jM#hz8EXe=}FW{BF1S_Y-NB!R9n+La)}6^}m#-zcW>=ez>D5-73@1(+o2LdJYF# z>!^_cz{pO(O#{Ch>wqtJL6A_ukQo&b3Hb#S2#5^~!BH8A1etyq>z;$Tf?SQ4@fFwCZyyFQ6kA5Ck)9CnGkWYP3Ktzr46(Utd1P-jCD!Q-#2-D z2gI-5FcM>Dyc8@)+a1|eA2(R=t3G=3j2a@$IbNk$qpMfvzn5OJ%VHSCmO!D- z&3s5rAGAMADsr7Ga*5h=&DwK4*S2nb>%o0FTKux#*-c%E+lIMm`Y*wxshK+Wr41aH zL_CUpXh$Vob!}f8a;R%L*qv5M$y#HOd#RIxMYc5ac>pRow01v_nI*2E4LNS(v><(mHqLfq#7=FJwKu1NGo&7 zP@nk|8KFZZHPDHgZoqrdaYil-a*NO?;0rzyHj_#&x<_V<9=m;eTUYeI1ehr_!_xiO zk|Jc5u7~NeD2EM~r8W;pffs1BeE!on&{sh<~Z`j|NcqI%`<;io{Sv|I0L6hNW_;VxeRr z74TFrnHMM4yI%neW!^0|UR(5OF7kldH`j7S>HLLx@NOor@F z#zXfJ)h&Mw)XnE)A90Af3KP!QK;^Ybd-X1Qj>H^}-06zr{sQ3Op;Ig1=~5MYM<%m7 ztbC5GDN;?1;Nk4mls+rKjS?e{9oTW;{4HUk8YW(ggd6qTQ*LF%!j5|yG9UHxX?$|+ zlrp5FgKN?JV!83FgLpQh=XLrbUiXv1677X*>To4e%X9Yncx*ld3 z7-hqn1LL_wA~7of{jclUX zt(C$nig+YGw+-dc6)?y71cyV|z}?+1$pa}r0OygL_8l-Q#QGgj5{eHG5$y=OB>$D0 z{atJ27Mqn@WZD|BY4f|qzx-i|Zxz)0o;s zE3IMIIpWXr(z^N44OPRvJVX1PEE-uMqvW^|~?>xk)5!%rWo??K<6Kz|3+ zQ2%8*U@4H9=|diGvkE1hHnaW0+O~!&w0{ZJkHbZ0I_yUSe3nt&wO^nbYT4CF{NyT2 zoeaC;B6Je<7FMDhVZ`%4`7f@iM;i{X=AWbzY-53c-w4*wghf(|p?d2_>-W*%gTux$ zEQf3Gz$oG$gI^Tq0qE zr01pTy(3ij5vE2s2r_s?tl-N-3%L}md3vXcKMDP>S*W~2*KLXDFgb0&;K9IpfX@Qu ztWdF3xlH9pB3%h~Ng?Cm2bI#55{HCIsf$t+wEyA>=#f}Kjbzu z4F}0?_f(N@cr44cxK|OJ{#F)Le5wK?w^W9n-Kb2d>M7*DNJ& z8nre>1wvk=_@3SF#>?}x9~=YEt+^p37>OzB*=tgR+%Y`zug752TR0iYF~^9NR=d$p zM)phCkkG+<0obAxj2%Oc{E)%rHvN_hqgu8WBQY7@+J6Y@%imf5HvxEti2}+<+AZcb zbWXuzBX9YhQmVy>I&s4;9jGS<{wnE=e;y!Vz{8BIc^C!B5gdEV2h_H*h(K)%2Ko{j z8WJ1=;#uJWe*(afkO@(MJ5yuhCLs_}iI@Zw9OI{mndJ@a6Y^^7HVGK`1)cnI3l!_S zd(cRf3>{tw`RAW0{}zuJ1n`0n^zL!k(js_Iv%ABZ%Qsh-T-r1gUsZHq6q&aoGB%CG zO9O|PMf|RgP1HR0%Gf#rXd4((6XgBywegN2v8W zz_v_tU=_4nRMS;)9TXyG9~ml0ZbV8E8F$*y;&Rq)vNWp4E8nFG@t{q>To&387a?`4 zbhFbL+UycaIs(#J&_&A02FMme$Hf=L@w>(Gg8Ym0+wi+Nds3F z{3JYms4Qc3)(zDv1Vivhob~2m)KZ>K1I?hVRauI2T(cd9))sU^mXUl)T!MR_0eRf; z=1iD|_$yRL#RfSGSi8(g7tuIBYyA&rIpk`wIBW>sS6@!uYYkFuY}EB>iJuhQ%1iEkzDy?3wVz5~qW zY?C*4A3s0lX`R`6n%|B7Qzsp>OP!rRU3*W`-mvqsc$uDD4Lm7&uPvqsDA+bhsumz= zyG1zQUlqTd9PpXT{31s99iZvji5v20v3B_zp5BBW#uhyLg3j>$NQm|l)`2220qUmG_b0bAlVz_Wtvsu>8HUa^{euo9Km*>bI zW0MY7)95fXL82k%2E-8XVEcQ$9GDj9^RTwACj19IFlty}v3qHqpDAtz)Wwv|L2rSwR?D zL=%jc+N7w0xcCmR@qBuha2(Qdi?qV6?aAC=&rV@K!c=c)DO)t5%IIWleIzP6R`Ba2 z0Lv2W_eo!oopKI|sRDeoF_k}VOB7DgUc9 z5Q8J@>7k+fm(U-IhjC4<^H^5SD;H8t0A}VN^C!jKa|0dWwo#A6G!vZ}f$?VG2?f<& z`qd>OT5kbk?c{VdGH%sWSGv#@&c4Q(du0P(oNHJcEA>r~iPC#ORD^yJa-i^@5PdQr zF|m%$hCTijNDkUqy+?%Pe_`8#G+5^MSiuF0s#sRlSUj<=)A2D5bJ*6@FD&}ni^$`H z;K*b~P@=d5m8_;A-vluS>XBj!sCW>H_ZBu5Vv3OVfe6opJ;mTFPm@ARC{k>Bl0SGD zz!e#EF!c$k_I0TALEEGzWop_N!hpXsu}n%e)tP6INYNAtSBo;zHGdf}3IPnP$0iS& zDVb=D?McUeCoU)lWOMF>($?1+;n+MFqA;mo9ab0&Y?mdLfRst2hYUeV;kR1|SnhW2euQF9_ zm@P8lVhQgxL$E1XkeA~llqPK&-vP~* zPj5@dQKssmSZTCkw7Z?18^<^rh(g8>g4l*>7kjak4dmTj+(lH|yiXY&dzsCR?OcwP zmk5%<+g3Dv=qTQ2)zVT)=YJU?heV^BN;Y7#@}MZDkU%XUEKK4g8n1O@j2p zZZn&L$j`S@q=ytg9twpzzSt@aRD~W&)YP^?_TfnFv2)lCH!!cirfE~np}Uw6;*l_` z&`^+^GcTvFbm|*JD-hluYorO{9r+-{Kf~0xPzcAjB*E+Egp24lLbyUiuM#t*P_zx# z-kolOd=9E!nNvoo8X_rjZ5W(z4*PMN+WsS{TtySAavnvz-KR-t?wn~slTVtOd)TRJ zq;y~gp#B4e?q7TRwJGVihn)LL`(B0581zq!Gz2wi+idj?b$3ZZzJgDX*{kUt%MENw zo;Zq24AX#uDkdtp9Sqhg*T*s~oHtpHHOjiw({@#S<#zmwHyb#AnisHx zjkr|(kS8)X%}9}frt7sBZlEH@Wb^9nmc^l(DH^#+14L=BTC%l@L}^ep_+>*Cd$TgZ-gGtwf=6%i+Kvdn+#=8s$FtqFzfo!bXD9 zLN<=!`Y|8%4WoeMvm2(}0Mjw}RSUgi^tj-N4-#T)_1YYwRG$E6xWsTqF#3!20gYiT z-vJycX>UQ3vFXV2nm7vHX&KON+C}7&_5*|S#=c9t5Cg{q@4~Z(n2I+J418Sr4rnhz z%xCsa!1W%N*A(drLDlU!3-vINzr?c*jCnE=j(D=C=JbCe^%OV?Pr%D@p3 z*t8tQt&E)xT?lb4oE?+|&$BJXZyh5d$FYyNThLT&a>L(13!Y91uA|2TtI?Cq1DMxX=X%5~ol@1S?XLI2wtAbIH)0c% z@?|m~#a`Ahu+gYrI0^cb#>JFJ0qtKhC){xZN}Vj94ug11CbU(VM0w4(qzVil;lx@* zab7SqRcc;LWgS$3yyl&)_Byjx7o4eSOl-EM^3Q%0-;jiI&e!5E@>5}D7g3;#v5eP! zTPx_lAkokPoB=0G+Zi`xAxLp>>4@7yCfW}B5BZ^$97JHelu1{8xVr4qFriIDautXo zX+!CUo(w~mf+BUPbU%g0ccOuzu$O>rD$s1fo{HHLkWAP*Eh%IZ`wr0g^Ex`(%GQM- z(Jd**m3P+>(;I0rePhl4KX`J^GBB76kDRpl=oavg%`L$KmhlO~z)fW$uHf9$_t$KC zo!Zp6W&JxKQ_bgk9~YOS72_n{GP&Q~QD7Nscl4#TSuzV=ZIZx-4zhAl#Q;@`8jk+v?PAuiAB@+MC1I-A@DypM zhHa<|97`3b_V7ZDU+z>gr7b(G!HEX9w9FKzbeqs{v&531`3p~_0G3s*g(KpwMdq(H zAo4E4QV5$ADV=%0s#1UHs%=%0fNuby_AnT1q=!zwX<~FTkG=~J9_OSVKD{McYZ%bgFAx zMInU(OL>LgHSk{ed2Z?L%Yud(9fNzkdNaPH+K@}Bc`FHe>8PWhR8+iz*@ZgLVQKIo=6cR|nxIL&_C2txOK zWJn++gp}!~L6MXcu@4}s%RbnI_c#Z$cD zmM(VEc9{d~wbv!vRU4f|j*|Txcp>f{)M`Un+Nchrr$34 zB*-q2{)SIA^UQ#qjYdZq)$l-`eU2OvKgGc=H0QD`{mk5Q=mg0%^;KGrj@AXbn|tzy zEKvjqZRNxL=(`}4sUgp2$wno-sm2YQ0c*-NVmlq?7-$Vy{c9>#KCizfrRJCI@5_o{z`0|MFp*jlFmutG1Jm zV>I&cwwF4?Sc)Uzt96Q`@;nr9GpNdN>FveGACpRGeU1z!`@H7Imt5E0%sXtaoZD>~ zB&@THE@SRbHiRLvqcs3;(wZ2gzV9lJa`rdXZ&Uph@x0^a$kA(op}S4h9Z+2DC&SXw~gc zldmYTYqw&{{|}yUs*piNnm*&7{rMCp&qUx*P}8$1RTG!$X6EoIrXg5QK`I4F*kN|; z#XB|Hb_&f|YsDmYp=pfVzDikjAqf$*0qDbvo@tZ5?3V!+v|k71$%{w#0>POXw!@lL zr=pmwx2sa5XDZ{gyBFwST86;xdf%mYyv+>?IU?QY8~z1zT%{6ydb& z-84gjUci@?a@;`$=7NTb=in>+#q{*QPF?SWtcgtRYfyyQ$T8kI>0v2<2UNB;F_nG? zXgOM&C_OdpEesVu+KkpF%H1ue8&PFnHM8}r@EzOQM3ni=tt|h)ctOo)$d*Db8(P^G zRhgOnb;oMgZ9a1&P4y<=xREa$KFDZY0>$iCPA7((fl6|>-^Sp%0ZjeIuKPh*l&>l8mD_gj5 zTo<|(?u~mVgp*N7NG~hF&=9k#VqZDirwB0{s+R3yV57fot78joAdi}+`bDm2AatV( zej0y^+F{bDS9{l1#d8&j?(*qioRRL#t<+qWG-y%Kon1#ynw#pzj@BWARjU4-eu?IM zZm~dUlTF7}sfzEEk~HQA$GlNWT{}Z7@Q3jmf7OOi`Bg-$I`azM0NwQ5{xz@tsZ!Hd zs{tV@)Y6+uiy zEGVS>RAr!5!hj!}w+bEz9p0CT=EUEh=*b3Sy zntCHki4wL~Ws1l$(hU$~(F>;%AxJa?v8IYBc&C8+cAiK$oG}25Rq|y2V5&qftCAbVobJJ^kg+^@{{Jxd765hi%A)Yb-QC@t z;!@n*-QAs1+#QN;+}+(N?oymm+-ZU06k4SJZu{B&&bjYD@4j>2yX>%Ll1bK1*4mk5 zCX-3*;pUqZE3O;gf@OVbOWWfV#8<*QPWQ}~8Y9Y&yFcGLB$=G7W{)%t$?Q)?;6w>v zcykQgRZeKRN|k$e^J8k`XOos778@@+(eT`mMX+!kyRw;={g0EQ5ql@4cQ4Gm{ayY$ zGoe3n>98->#Ly7aA{8`o^^NFv&OGb=sZ=1zSKgmws`guAgupZJwWVN8`z&se^i&?( zXw-rRl>1W1KJLFLsl&1wIZ5@P^52jpT!W2$Fr9vmM@71SvU8$3UQ8C}FQew0*$ofA zK}CkJJzcQxfY!)y+|wcRSWi=SNq#mw3ZnGb#P}&m=}}7xO0y=kB(@L#4H@Fz^|P;O zSbSSi5c;dgdc$pW8S&NnTiQyh933KL8c{lR+BIyN*d7e)c1`&GC!F~f!Z|%VSsP{b z)vy9xb@x5gVkX(v)bP_1$SiSnv1|Lw3u~3aFc!iQ%+tv$9?ZfyL>~2quM+C|&?`>R zx*DB{Djp2j^q;t*nJr$GyP1x{xvnk-$5N@z$EDn4)gFa4SwW*-*v|LwxiA^H(^(9c zfMFk(E;7*+8~F0zx7l>+%Fe1f4Zk^l#a$8bz`g!M5KB7X+c^^w^Y{+H4FJBWczuYy zL?SI$BhT#sUrG@#U`*G~)QBDQtH*^V zxyWbg5XOVh#I@KG-vO2nKg6^v{U818qhs$L%GKPLjp<{f=jlHuT5o3kZj`2F zchVeW9Auhw!QSO@SlK*TJ|yOp-DaIhdgd)Vb>OWA==ALW&q*e?adUg2NJcN}Jj{Vr z;sQ3;^FssT|8CETsjqaF&>$SUK6L9fsj?|6W)fzy7ey}S!%6*YK7ENxrW0A$XIgZg z(zMqgy_;V#eU*g>GrTDW%(^(0V&$0X{7Tn3?W}*j^Vv#1JU505m*0_}8%iDY1dD2g zuAf*^v^&|28~yP&?h?>1ga1oLiW=xd_lJs`LFVofK?@TZ8*W5DwDd#4+EYv3H+Efk z@n)-MBWCGex*GlmByyd^R)m!st~SIS{Tz*7ACPN09F|fg%xf^Q1BWF#SE017A~;x2 zYGAMlP4vmSz-VPvvusGb5K^5nIipH0kO@K&w~1Txz$`R0U#NUFi^>m8>B)bph%VqU zuKa)nJ$E=NE5c5Y{))GnAgbRaiOH*~90|jkO7#34_8xyme{t-%TaZeLRzDS)ri0E1 zijV*+HMhXj6ii9B_?!m~U{%(E{MyhghR8(LQd%e!qzL6HoF;@n;vCjiwJ07ah8$R= zNFGT8_Ec+(P-x?2vFD;&9Ic5S~3_^Fu`~>#~8*vnRObr z zj|LwaUq=2K%WhEbC874q=@)#T6Zd~f;i)yW(z;*85q=G1WAQ)q(x=xaHnO6FuP`$S zog>nvz%6cD=<(D2)C4RT(&CR%1n^R8HO@E&eer1NbmeS}aJQakti@bSzRHwg!(UW$ zj{^{@Q-eO69)@>A$Oto1+3aR%4#*VNd_8O5jiTAiu#onb8TI1l#C^%{TXlZ(&7?Fd zPnz1)8o`=g8bBTltcwZ&U)5DDnJu0*3Kf;%WT@M0*Wt;RZapa{C|@NIO(@blWf(x4 z8`AoO9yY}vZSiHF(1r#0xgEH{Y*bZ8=D*l<5qSsV`J zILfjx#lpbnrP2pBZ4F8{jp&9*p%~_kdvL8^x^x)pE+BPM=^(de(HbIZP~?kZ7gNbe zQT4o+$h>t0@`F^8=<6Dvq!yI%;Ah z<v3mMhSYJ)fF08!*C|cSiH}Nqqx6>6RL?H zOVfez9rxp-f^4pSP88AYwTM@u&(ID#A>tYB&)>wrGpVL8?1h!yIdH}lQU@qc3^&G0mG zmxJ@0A`>yE4-X8Gez(;oZ{@UB`l9Xg0^Zt}PqCjL+($g0I?ed~H`sD|9n=5)8Ny2s zX=2A6;6>Gf;SSXPIsx#-;@GR?DQ8|lq8r9!O$`aQ%l!^mX1A#kY5kvcA@GA!Rqe5e zCi*o-rBRui$DYIn8uAFQD7YY8rl*O;U%c7`gcI*pYoStPl5CJ_^naj-?|g_8dRRcv z{4`$WmI2pHtU53k3y;o5FvK;RX^pvD@Dz*I1B>$rywcoNcfu+6ci zGOge|JPMm!Z3=c#Xm80P<5IEhi3B~weX34ei z=c1QtK4x+(uC1y5g$I?1rWEB@u%A4x)W!7?Z^TN}`E(jeb>0P4>flu-4tZ4Rdj?j5 z!5Zm{;F*h$N5dFC*$=^!@jS&mE8QBJK{p{_FOpS1iON|H!g3f8%0_|A#p7876d>4S zWYU}`_Bw2+Q#!b+ug!|7oTlp2bmZvlARGWIEwLdgdipDc))hB;>8Y<%4O>*?c#aF@ zd33XE3LNZ2tG6^b(4NRJ9J@oL>RXwZtcEKvn~T(9o#x?o-1r9AJL1TH|3`@Jd^pnu zkZx(qCChD(k6H-yrbxHKr&{cIPb*UVCcxWMoc(Z`5H+lW`fF;H=T##MC*3nQ4Cmav zB3dh3qi+Tks)(K1ptnO>4qhZ;=tbMi1g6US9Hp9q4z-_GX0ue%yqv1C`NM?iye0y( z%esAzZNg2JSJ76AZd&?)w}P;YlOpA?*fo1GUM(~6-#|j2T)zV*fzEx_cM;Xgl7t%c zDBeu|HD#P8-K$c=#w;XZG|5z00pU|)WzKg8P zZrRy;R1j~ImaBjVrUS{G1oU)V?oM^c-?N)JAFZ`E>XYJULSpOlbaWKCF9y~jPBN&b z6xvoPKGw#~_D?B%2Sk#MLa3Ho&a-MdYO=h0%Ppolf4vazXqyWWnw7c>RL@+%5_KP} z?cn6J)t`hcO=F%vt!y)L7qXDs!N!TO*VRObWs!AuheXuM{JQhL&%Js}JUJemK^Q{!Sa0!QxyM~87|`Mz>Cv{$F6*iA<8<|x zkhgd(IWC)jYKRJCvXdNuw)Dm2Bqv}MtQDaFrB(A>;!z%C$R=T`NH#88l^`c%GV)%) zTk-#!|8kI+as^neqE0+TeQjDoiyFs2m60!H`g)kSb?55|ESg(`rV`OXW(1(ohw?0T z0nXM8I+W8iP+R6mDfdP9GY}*L9o@8njyM-80ZBivpP23__-8(W#G%aqIlr-Y*WdKc zBwyvtZ@K>8&P=Y7EXc;bFwLi)R=tO96N#MjS9xwDV1(qL=woYG1ZEq(DsYW~+gp&8 z5KdR*P*+wlq^J4?P*x?BJbS71QZ)`8N``eWU4n{M+K31eJvlNyy-kb32_~e!a-&ic z=&~DlEnD?!)3JnYu#W4S920GcqTdEp*k9IFw*LCy}qUHK(at^aAH&^{K9lRX6u1miEE`j69hVFzo7!T zN^q2%edPd#a)E^I?)B43rsGVgj*bm7B_(`Jd-p*1tQ@1fwnJ+TwfSXAF(U!pwQ7&O z3Ma=2R@zLSQtO+BZ?E_7^+wvMEKZP={@+*Xg-p)v@@cvPntIB^XNX>QuD+y& z_SP`+Ol=nWnI5j65ZkjZ95>Yi)sK=A`-^@Z~R4K>zTQXV&ikCK9W9 z(Bdh{K=b0ynXNNG|7H9?&S4ZQ4cOy39#&MsTx67YgFrmsk{xt{bKghW-)fABd*mb*N9L^B7Pz4;?sYMDrE4IiR~&8!)NVhEnDJMP3n z{=buG!rWNjx)de$`j<_NL777smB~9L&I^$Hrqt-@bM15+W}2C4Bwoh)JrU!IGH(Vv z%wBT}^0d=XbJeGW*l43hw12Qd{qM{IP9QA`OL_wDxK`*@U7z_V3 zvvS8B;XI!}xCj!{F_-b1Q4Zu!qwesH1>Tw4>&k4lJNQc- zLGM_DhWzmgYK0q$zlh(%<50{ql(w5Z`kB?gtv*RQPq}$ju;fr%O5PL0GdtOIG4E0m zQOu=DgRzsa9hw_;;iG1v2v|5}@G&9@Kf5%Q(-M;+Jj~skJNbMJ4WZ0FLaPx{1|qwQu3m6o=&35GxKn4`pa&xzT)tX;>!e0?nyC;HXc zx+efa_+`V2nzoCh&a`B@XI%JzeO&mo*;_D)VSG0?b>`?6&WLKNpoyx@GAywyZ6_|M zs2cT-{#xeX;Rel0o3|~Urz7w}CoX43nd3PQ5mHC#5RwlTlbxN=>s4t#>zoNxOWsbS z?W(?fK&UUbW!VnVG_Yad?p*sp08&I|prq@`zi6nmbW^@`H5*8H_eqyZ* zhvp{^V-P&B*lPWhrz}bsSRlv1`sh1LDjWnL5G&Z00{p_^+8YWdYJBE5064 zOKa;UydJrz@|?C2D85RbP@)qkHe-;nVf9(oEXn6Z_>7@h)5PMI%^?d_#W*I`Vy(7B zk{1r`SPgG0VUVhCmT+Y67`?t-uk%`(UY(!7y^3QY*J$GXbVq2TYMHcwNN`MK4%8qP zZrzClHuhlLv?+U?wT>9li@0;?Pe47Q3aW?9Sed5CN|>r8JiH@jO#PYC0qd#tr9Mu0 zbLI~n4S{y77n_<*A4!;XEK;X@U|lqV$*rS254iz2u&X%Sbp2^U zl%R8w1n|8$Y)*{r2e~SZR|$=+V&%DO?6koB4+d1C;!N-7pxprA7gj5d=$|gFvV>v-d#mL zNlu|J!|M*inA>8MGS!8l&XK9Vsljn+urvvB6khA&O&r)ZfS8|S(=e=V7mnYuH<9qE zaBz{7GEmL5!Oj?TR<<9YAE4bR4Ie782sscgNNw}Qy`>2a_^?Cr#Y^fb7Y(HLw&RGg zI4N|zJ^L)^KXB1zfvg9^pUnL^|K)c8;gPf5{M~J@bzoO7W;U{y$=9?x!?%8n&OSH5 zrtofIqdg5JYGxmn_Qrw0!LVYO`a;|7EPxxP4S2=U07PBjk;x!Dxj@FtIlx316H=pV zJ+G?Ud-nFPvUAz`@txfrF|ddiw4LGddTDiaR-TW zv1?dr0q-jSDn}w3Ar`|P{CaWaeNj>O>3q7Jet7mv{$7QV4Vnr`Xsu1AxtE@{c9v_g z*7tg`I$Zz+Cy%;r2G)n=xO4v3Ae{-g9n}!3tVD&oY$3XyhV}wuky){>M$226T_-ud zh#EC~l1M~!WmN`5CwYa=lts=x{RkhIFpFA$l~*t_rbNnd+(zw81UyJPK1B? zc>VhoY(ZfgqAvzt$i?#dPUz_7Q7)tVY3A$I?yCvFJXfr2CvRV=9JXjBKOfT-lre>- z@)q53?k)YN;AuBE3_JQ@NmQzqw~1vE8VgYqrMboBvV@B&n$#{4#ih;04K$a&t3X{QV74JPoTffK`@;A>h>jhKEFsBykckR2d0aqXJVshRCV-{_3ns-f| zkl>0uF?Aqus>o<5S^5>O(hrF-20bw17Dlv%(JfVv^vAVIWNjHMdybB~7OU-T&H7C)6{1Jx^4S2UZWj)sv#`49FO9$R&I`xc#lS<>v$jUXT?%T*CREvQfC=(E? zxGndDs(J>Wl%UBk4=tdex{x&9|ETBW@^?T|>^QD)?B$2OrctZ-8KPW%0Z*^fe<|9} zV9JEhbcgK(-T;#I{X;dv+_u)fxp8OK&!!4;`RE&44@LX;v_&8j@;L7d{sX{TMC#~0 zU&brI`@u^_{4xpDzBbUQ0_AeRKOxIryxME-!AjymhY7(F{oJVbpSpn)DRS@?1 z!Bsx=bOwVtWjD@|7nD^RpOI(JQw)Mso8rq$s z`}RTM71kmvei1grN<3iCOWPyxlbR4kv7Mnli%nSLkY+rN1qSjS!7Sv079Ve^#N=~i z$hPXZ+Uu4lmgmeqA$JYv#@ld``k=m-nk9!or{UJ*n3J-75C3nMxd8)nZmPADx(vXX5u zfrZX43d#XXF_$q*K78QYMxAyU329|ZY!6E&sO76#IYMwW@RUMi)jYXnR#B=DMy*tH z+`C1A#DMu6q#ZpuG;>(U$%CW1iHJn8-%mY=bnuz5)F73)VR*Wg_I3Yj&C+b}=rJQq z#$sP4=dxD;sjP!2L_p6v1ML=f&0f2#FE}y96oqiFjI1oFP{rg`mt*ug9j=L=wBnr< zo^}$T0c*Qg(G>bb%my0zq4${owNIoefgh`e8Xb0S$lm$ahh*-^CyN+tM(qaE;lBfW zlad2<+M1-!Qc?j-|J~`Mvw*QpI4tywPdf{PWf4lqxkLhdUhe-=Q~|1p_96DiEoOFx zL&7lO8RBA;%0Jqgf40!2hcd0U>(u|)a3g7ynz35$Sm~Axu1AXv9%vQBv?DKSN7mT4 zL0@swTI`Zg-`pueM77-$?7px`Q|B9lzkq+Rf$xb>zxvLSlJEb*(JpGdtjoZX`BSF*_`S^L1UXo$)fCsXKe zl#=w!VcQC^yYK{X(m4Ji2v+oIQwrJH>){eZ?FCt)2y_Q3BQ6M{oHm!v=(r9cV!zek zNeKPW2@EKOSjZPwSV zou0aqrWS){u~UIhD`P7(Z5xyhdF&q;sMlAnBxHc*%wsE?_&)(0g1c$7_jf4G(7!tx8`-qfW)XUMM^yamL3RJh;gvhu&kj_PV&th^(Kx8{g6oJ6Gsye*xUgw5=Fw6SBs6)bc$ArK1Nj z8wOwv*h2RX%VUcrPF{6;Jhh_?o`6aX{zJG{bZm<1nqUYm`NC_7k5jj<)4gmCK|IM% zQ+=A-)ad56N^FTj2t6A>fkgj=top?*N&tCz^npobQ17e{Y17 z&5L^mW%EO~s07gTaDZ2}tpmr+!v>*3rE|4vTJ9;(-6YAxo6urvRI&_UIbb~e3e-;% z8?l!am*_vedu!`Lb&<2uR)vPs-}16au3tBWo}phwHH>X=OFWOgBS8Xi<0n zp+1)E{zbIGQXL4rlo>~ZVPQ+$74lqQb>m@msPHI=5 z$N_;xL}PqB%y{S@RGMmn!Xp(;u#Y5k7-`Mj^_4jMH8@dU7xxL5OBI@rG-uo4D4cQH zckrqS2ix2OUh=AV^%q_S-L+v@c0OByOc}>_d#}9e9&;H$oi6`n@o>XLK{V?r+()B{ zYm2A+k$WPG0BOr9^sf|Y0X^MTz?1CyIga2!V=J!m6&2t&dHVqa>)GOt3d%D(T`EjVBsj_7pzC*(Or5c1T65RDydj%4BvX+p1cRicYgXY zI-6>YtlcRBA1^^1Ag!qsUmNhcDLeVU_JLro@nAHld3fNCbeKn40z2)ced4Nu#CyAW z)zijm_=XRm@m_XKIkLjk`{vp3VD$Wp6Y9n{Swwn2AsH4kWw=4F?||78W`~}g%ZQ@P z3O_X-iDQ7du~6zdXw#rllh=>VoSHQ)rg^w(B!A@7@$OYu_J1SDPpAQQzArmt+;lp? z_PNPBm7=>)ZV5O!37^j5vj5Oz`FFr!Q#{GQyZ)`!x=clHg&+MyR{l_h*S+b4eEY2d zGo-;rT_oY9VN{uDCGX;;xmz~-B4$g|hcuCCOH%6UZ*DQIEhXZXHQO8=subQ%;C(1x zrIw8Fbng1Ol5%09DXZ4!Es8#BOn%%@;I;B*)~l%B9kl)C zr|nO08~XudQwTQpQO73|`dC~x{%t>K)!4+FJk9w`NF1jKAlEu54TIH$k-9D=j6&AZ zI#nipX|jMx-0Nft=VFhW>;$%H zc&SS)V5cKXNuMewMTl_P7X)Vo)@hd`6mftmUL=g)%lj=Xlxcxg#LQ~!YLw) zN57d*DqlJ@(q?3gX}FRK1V;F0PfO8F9N=IJqt9>mP*qF~6AR{l49RNa0MoH2rRIje zm&;5GOf^5=&tVQ!O@~i)g_qP*JJr$sWQ$c1W+!ijlv~~do?o=bmkYC|J;a}{3<$C= zed#XS$AA>`z;|jV)4U+@x;_IzH{1+`#V(vwM5^%)h$S_K&ta1`x=1i`ZyjDD_WpS+ z-;t-QN$acchyybLzTH z1o?&WHVKRAkI_9W@9SK6u#iwqi|taCW{vJYfU*~{L;E6k1l+)na$`5J%1@p#3xq;1 z+P^98ed2#peD*T=-+_v?rxp9Jz1z~z2rnYOFejJHbRQiI-!1h+F5XN@Suc~C%Xyf8 zbuP2@md5|)-+~(ZG{Y2t-&KyZ8Q<;EAy|wG*^S7)lBzo^gaY(`A(f}sj6&xuSu7L` zdGgN!t&03S^%MXBQk0=y&j^45&t5$5n;!@$T{?J`B^~~QJkVA4;QE(MRXozC*YQXXaer;o;~&)PUq!wHKCf;0-TfBc|D8MosWFeQsCJGz1H4tnm_NX_ea^QQNpWHMvjd~=Raj0!au0W zP_#RtSPx~7*MBzYuazcjni06@?fwp6Y@GZR=z9Ms{Ck=12T)_iwNF$4l1#gSv-I+ZX``u<{-K zLyCh-`Gb1>TT8lGf5!yw{#l)WJS-oppO5Sx%Rc=1DEr=tD-H;^19RVj^s6v|}ONAcw3&AM8pw6YO zrHKc}{>mRvR!}rMdnO(+CWYf*~wOy;~V zd@%w2x0>*faF@}e4?v zYW_2>3ghHXhc%;2cBW6XIv0g1fu;1Jghr$}o3i`YLqu8(!;)v~-f5h#g`nLNMu#zv za{-ww*AjnA;}7KXy>g-!f+-=(6#EQmXf?nKqm-*q&9P-}WImSBXdOEJYM(&18}!xc z^+}W{A+s}Lf`~US{sEw;*NrW8z1%CC;lby;#J|TdL8s~q4%P_oHs_!dfL$dDfD#8a zIS9f+mQ^|g#+)0&G2Ruu0tI$BG^KsN?TbuK<9e^3~PE3F$F zS3V!(0Rx;~NUOC_Y^8XhxISl}UTHyxqy76H;8lBU-m6~8CxLk)c81yUu z8RC)i1hRuUS8j?KWg1RJ_I(MIH)DIQd~i0EOdrNijb01JoYOS;?SEnE&KUimwz zezX1F7qQd#8p6i(FA7kJ$O$wmIEb8Kod55%hI&iGo$(-D0lk5Ku1!$g+E=7k4So18i=DY zLl1E8B*>K7fv2X8VZ`#yfgdM-o{Fz_z&&xcLu^15b)AbbQ zrNXwop;<^>o87wawqvIw-zO)Chs)Qf3T+eP1qETc=`TopqoSxbO|ukyFN;CF1Tr;< z+`JbR&L3cA0689ofVOZ1I?#=bW3d2O@`U!j%9ZcdQOdAp>}08f$h(cAPIKSmcs>5D zUgAF?9a5p0gnISpLd)Wi&o>VH&-`Z$&SZ{^&E*2*UOsW>61AVTpn){#7lZrZW zB>q4t?Wd`eI0AN~S4*~eWUdx>qEtSl5~Ys@lN@>Ur{XsW2G`GSpiP%Os!?<`+t$MA z`Eo++Z_!EOV!i#Kw-IY&6Oe}w^&Nn;T>CPK!j^=7_e8u%!GjePJ2amWI&S(y`ereF0|U7>OUmbudnCe%r35L zH(f%%x=5NQ--a`R0%E*c6wf;P!nsY8q=XlYICPpp>wAbGgvuw*mvBs@O*$o$9mK{> zD!or-PQYr0FU8gup-Ln_rE?$TlHd5L?&WBqryxed$DB9fr`|MXbNs|nD>sUNPei@^ znAc#nJ>Rm);n09$@rLWGJ8Okg8)Vaks|b^>(ZVdV41BZAb8+JM$9u?kCccc14C5w` zQCMlN#3YmgFQvVF6E41z?Ocfs?ngw7qo5@H$7JpUwBR@0p}gq&381#Q!jhWxy-Ac0 zD_%B>SM7^PSS$%I7$glw?6=xQ{0`V*R}QUCPsqO@&>u@p=9AY}y&^~x+GEwZSI?T< zf0IQNQFx#Ji|Q1qx={}v&)z-^J)J8b4ZB)Pt{BaRc=2Gt*e{_yZJbbDA5;{kYq zJxn$3OJh?Ya1WIil8GI`#f>~LYg`8Rpo0QWe%KC~HMwK8qh`mF2*&lQqw^KF;^C+D z4gRb$H}^Bgoau$XCb?Ln8&JDeQGiC5M`_S>!(_q;j*XiH%?!G^0TNZJuj#U61}epD zDz1BEol=1&;v2Ri-K=e1&M?nTzp}(A(&i=Ei$C zVn@GxoMo37HQ5i-mnWee)P^Y86D9(CK~e<|N1r#C;xhx{QDz#hnIBaDg`lEPpv0?m zlksjEDlZauHtH|zDpK6q({g?|?+q>7+w)VcS0Uc#b=%nfq-t`Hw;CGiR|g0}@ZlZy zgR~y^qRUM}5{|1_UDleP3-nsU{ud}?cv0{+Zmd!i#xyd7qHC7T)h&- zc?Q`oP@oBs{%9FuY=)Tvk15^o@uYY1J_E+T7LZR6GFxsE+N&|;c2WpXg2fGyX|4i5 z{EYz> z>;Lp{cfQr@pPbBKj2^^T&QGFJ4&}NX7)A%u0#f`W{m3!TlRhW{-euDE*f(=1G1Wp% znN)~5kKsPnB&k+ykf6syXbn)Chn&M#kb>_hbtA-1X^J-4w-)yVi@bYD=tsg-%c)F+ zMwACOhK&urgl;xaJG1O>aTeTs>)6}|eFH1Xql#8R&g1%K?mb7kp`~LM!&_2W6_%nv zT~Z)zcp?`~pA9DM2j%#o_fFyCgSbh-os?E6E0Y;ca@oa_9LE)LRIr# zL}8MVkC{(E9T#LCDJd-H z1ASGAChsf!DR?_spB&;joL7t#);KWDy$R030#lwtt=4)Ba)o+e#MoSalU?1@$Sm=J z*NwD~3~lEnfE>>8A-%y=oWgkWJ7DnHFXEbl6rPQFB=6xu16+d!5#-cNE)Ww_;zS_e z3DA)@6_fEe)|1`65J*H|I?eApI+OSECv9=t+a;_cDlOW&{8514yRCY1oP-hgsF z0xjqz2{XB?H+e7p!u_DVM==9gHP+}Wd)cm!X7Z4A!3M~-gZqRAFl+NJp5YA%k=^5F zGx-E(y?562SqTFa1Gy_R9`g2t+#apY0%D(LF7rB`S=~1e=Yw7KKW=d_@75tYH*S6h zXrZcN^sS!+xfGK^FZCt+miBXWCWFqv2uiv@PlzNMX)DkI$AH-j4UgCbl(1I&>LMit zlG8Kyrpys_Z4|(&;w%L(GYPzwRgq`!92|I2{+_ZPN;!;hY%Nm>8Vdb5r9od^Sr`co z8lDp5rNl9WdYYr9&{zf57ZdDW`J?uBH=6>I?(_vNRfKGcHl4fRi}we&U;X@zj8ZR1 zf`IdM+)Z->W@xB4Lc5s;J!2(1{iZpA@&XaIf~>sh-(Uq%4`^H#-!dq8PLm6{JRb4lqfkIfijcP59nKqHE?-MWz1hToI{tpO9c3^^OqfKHCG60Z0Y`a*4ntAv~wCIC%WMSqBxj6TcU`0ya9t~e*8?V2b?83WFP)kzw4Tq z97qJwK!eEqP~KTx94fFn#3u<^Tzv|uq8Vu6Ym6qQ%Cs~jvB0)1B?mqL))fw|MP|}i z&XC(KCt7v2e<^<&WPTXx;BiVzQCw6k&{>g`rYVJepqiW5L1u0ugO%9=+EJ7u4Pf() zT_EUTRriLY5ABDK3MqD1UDA^L@>owQ97yeKOJuglg(5K2?=C8PyPp2n1O}sTn;>gy=cxCQC5YW1`lBGb4vbM4XFccSPypC8FwFzWlvKWk;<6g| zS4S6vs}LMze3~XS=l!tFY)7EV&5aiIj5Zy}Pj4cf6E!CMQMzHMt2~C+N7B7s598%~ z(vN;@)C9U-(nBUI+^CB1!}p9{`#XqheC=-i!hx}RE@%eL{od!(DWmJs1K;GK#yneT z8Nl0-6N|_?0r=uPh!pkXh5b3GswTlzkXV5IcM=|#(3HgCBQ}a}Qzf z;>X>skJmzLo(HerUUhGNHFWZ=!2lR?Us%MF>MMwuz}`(S^rPgsz3`^jc)2iIl;sg zSV_bPG8bO{n{!HWXAdylN+@fqbeC_pSX$V^14S@Gr;XH7pwSso$3BEOcYNxRtX0fJ z)>9^EZcV^^FWKVKIsX_L0%;?g2B9RVo{73Z?;yjfw#MQ3dUC%^(iVOGol1Oo>{ZND{Vvi>v^i!M=1=Ij%vU-^bCa z#~tX4p`WUO$jF$u$vdrmRJ zln!FAY_M4be~FGO;h5AMiJT%G(kOuLly*3D@$|MZk6`2K0fSH)HS#;aEILyIn?d|I(gDE0j3F5L+)5Sd?u8WrOr zjeLrG+q~*aBaK&#d%*4Bc+)3$4H_{}3Tn>=eLA5FsHE(#e=GZR{!1l#cMF~t^s&t_@<lEaesf>m%}D2_I>-}4hmazNTPX0DF+r!Q7FeIUK|VU1!Apvm*}LLj z`&hhw+t|JN!O+RxiG%hH8WplxO$H;>bM9LjKZv4CUIy_u<0*S0Dz9OZX6n5BD+*Oh z`edPm5sc+6^y#&zcf3q`V9}js1w~O#);VI!w&8OfLi#g;vwI!oQIxqi{qS@lWH7OI&^mY4d zG_7d)M}UTl(iG3I>MZohoAkm^`uIR7El6+DH{M8r zYdBWVuzdNqhdxhbTyLrVA6@z-ch|jNcZvCv^#>07G7RvlmcmQvAYyH^K@BMJ7ED{)_xr1GayXO_L#b= z#xVjX6B`;*IbV(*g$G`9H7Qs-jQE03-- zhbUB5!2oZU0@5LV!Gv9a6~Us~9{Ajus-n@1{rPOn)@I`!r_mBsdJ7GlOyhgH6E+pW z@fKW9WF8E88Vwp~0i1E~HXrDEs9F+oW@f!Ix+M*s(`a7_hdx*}b7mJfuPLyPfBrf!b>7H=?D1Q+}PUb&zy=R99E61hNJ>HI)7dQFm`3(7FFYTk^MbJ&LZ82@%g z=FOBB4PRM6Ua!<%VgZDqf*+?J;~{;zfg}q#S-m_Mr~*ytQ@d1-gG4O!e_? z)9SEhYKZo(HzOWr9imVX%kyQ=ul9{ZdA_+CKB*1Cxy zhs|WU$i(v;+%HjX@a8k|0-AIJ5rKwiR0JZoaB?JRNaH#7dl=%t?*PfW)UV@DlHL&5 z`6Cj;SJn~cQhO9hy~g0{lwjtYaQmaEm82_IB(RbRlvo<%&^KJcO{K3dDA1|Ectpko zIxi5(IT8BoeW&O_$^~^hm4Z%>5dSf%oo}9rn6!Gy?_m$#P_HKE=X6fsI>vVG#%FPf z%y9roHyk)o&F!c~7hrd{+9?@FkUVTg^*i!+Lq*;J*f4nVs*OP_qY=qzHJ2un z%-Hn&#{8(jPHM3YTMp=DAw{of`+$qtukBy}&0K$qA-Jj%h&$2$-n|b}8X|QT3{!rg zUywY+3CVMGYykhGO!3B%&JXrEdaV5{ZGB={p(*v~2BXWJAc1p$9%+j1- zC~kdz>E+*2IF1jg4u3aG^6|d0r~u*YZ9tR)t#cr95ddNBK$Rf@b;x0RWAS|*?;kfM zsW7``^e_31P5=C!e=P~ARgmJfSMli)%p3fmWws9+ZXx*juqzydUjB>oGa2$`Ap!8p zRG@820XqN5jtLI20?RYGX!jEbLY~jtSJ>Z*d9q%jpseH5k;2GxNHeb08P)tVi|ij} z+M?k}D&(v>hCYwPB;C!bebTS5#$rSxk!eut*IhW5BM=FZd1<}v@^3k<1)PW-(DHTY z^p)MGY&NJq`{IdeXqjjtNK14e5b&Et1Q($cTM zNAfh3fSk4zE5{wSEszI`C976KK)Wb9h_!StB3A|s7HR- zs(Rbk^h=i}#bRizCx7Sf9N0MR*y|$4=8AvPwkcgISRQ zUP-w#7NN9!0tRm%AEVBY^r<<4V=7?76K9tu#6Y;b%BJr-07}BC8$rPu&Y^SCUxGu$ zP^&uTJ0Od%C2}-h9d@X;{PTObCwq{n83K*?L*o38APBl5vxTB4fhYt$q}t2BAitT% zF6hb?QQFb8C55%UoUA80HQ1LqgChRGo&#D{Lx!{w0-isC{(!z{#vc#18VgI4IC|vB zQ5TtRhoP6@{a5+Oc*;fsDXGbWF zH$*?3?_Ccg|4TmnLs0zRM0!wARx@!q2vGso!eHJc7OEFdVxrd)S5ns2s&DiI=@SrM zaqtqsIF=Wc^U+_T+;`J2A^SeCGXDu;1>yV-j!JUNdgn*o)~+s)`=D0VrPR8Cv}v zVD)t0Eu=gvR;{N8i0|LB=deD`U18%w%3&Asc^O^@uu+rrktq`7|KR8Btj$sVit_(s z?=52^iMA|VmzkMeW@d&oGgFzFnVFfHnVFfH8Ou;+X12@BHFdjZ`p$cOHLssEe`aJU zlz9{irQ%0qoPEBv_ByBF8*Xfkn11Eh%`hW;%Zk|88D@ul-!aW#aFcI zf_In{Wf7s7s4C$J?jSoyhXy6lnI%;nYtUC?UB3a{BLua>kNkT{jafB&Vr+8l6|x5) znj(Ay5gRLl@Sc?aiQ@eS=y+-DKRssu{?G}nWhA1RE~>j3=lx6#ib+4~X&%X!plWCQ zM@h!u@o$y-f0XS1zXzsROklrnzpdlmno3JUd)BB{>IM!zfk!C(fbI+PqXemZDF3G% z@&A|-Wx)3yWvABg*Z&qQuX9qs0aNE^Il=K$CtxYREhtVGF<;A~F#Z7P0Ku^^3xn?p z0J$SWvsv{{EAPIYi_lPCofYed8ErZ7fb&%q#6vYhVf;$4&;KU88^8oBXN6JL~XLLVZ-Y3 z0?rr>&p{ddDUXi`UAM68EpbtQf2*t+iY6yRA4ni^ef-MUg^>#r7Zz?*%!rubfBnSY z8S59zx*r-84bcH1O&VS?8#<^Uv=UpI_Ksa`sA3?VLEE;H@or;(lR6|Q6jQQ&*2vOS_dR@03xQ6)Y#|IT2ZYc38_wT~32iR?bVm#9^M*3&H80E@ z3ETCVmO2u$LIY|U{>MPWM1kSAlO2kC;oi-KB?F)OpKA!TjBQ!)Xp!csaAQcZFm(7y zEZz#gF!-H4yiSBcRSBxmmN1b~MZ<3?-SvX_na=KVXs`b_A8^;%BrBQNv9B;iZA)R& z(HN#W8Lra6aL8#lA6%k2l8wXiK_)*7q-pjAA5!>bF(9my`RuK=2!1f^JJ*5f6g;3* zGe|hy7kZ`bQ=ZYfeULW_szou{(Y3`Q4~2c}aAtN?NAV*Kk^crl)@!oiP!mB4h5$G= zG!w+>vj9QzbKbj6M+=uK*kHZ9vKGJ?hg1{w-|kA<8d0DI|E_a!=FUxDQ7A;BJMm+| zvp^>h2x0;I{F7H=p_DLSFs=`(Rm-p|VA-iDR-T?6m!sM)?ewqJgAW~Ek7BbW{djBj zfA68o^#_QdejZ>3gkbONX4e%Uv?a{{`0e!Xdt!0!%u{(2jGf+Sh8T4C9R4qxoG7MX z?5P1)u4sQ<`WI8}zr6#!+t5TzNHz<75D+#sDD{E@FiDfXZ9UCk3>j&F1SGA57d^)d z$sb|oL^$>g-bna3VV9o(wK*s*%fBnb$U6i=uHGB|0V-#5Xm>yZ52hgCCjx*ckew0u zmle+0`;^^BSAp)H2413B3V=DKk!&HM+!V+I*I}r|^Gi@9J<|f@ib$BcwJ}3ZIqHx~ z6)XCUKCx^6aVPq`X)Qfh$uqsn&>Y}MD$srRNoT3!@;?%GTqKLsZ1@RS0SpjL-e3aZSqfRk zB#uPTBj3X$?ZjUFzKJ5Sfl=v`Th`f*&ZYe@+k@71YA1uDXS(1u%JOT9f)d$J&CRJC z{DhyAf4*y8~AyYM>H!Ea+xY-A;XUpy?Z^YFI(Pu;}-y~UW|%0QqAW@WPa`IvKu+c@t3rC4|L4Z$|9&g(_wv?$-#+VM ziwJW-%Fw(aXiI_%YIdAY9^bU{+7tqM3pN+LZ-RjMAt6?B_omB;$gRlz7tzS&0cRz( z3%-9=p^a^f9Gx7D^{xLgvNf=PhGt?VU?BL%h?|>U$=%MFUQN!x!r0IWnqJY_!08_+ zL~R|cq3Hz$ZQV2p04#LO1Wb&qbgTrd49o;<42*Pa1lrK_Vh*;>c7K0CkzUC`-^S5S z-@(|%(4AgLkzUx?#oW+XK}?WdionUi*_f9XnqJ!2#?;A-fSHY%1)5&e+{($=fnL-~ z-^p0m*wEI<82axu|NSoAvXnIdDF0JU-uFP8WPVt9@~mvi?L$%D-^+mX)*bAJ6XA`HU9(yjt|` zxNT8Xx}EwPChf$sxVxz9A- znx2ARyGnMSi`j~rK0MoF)-9po*)R!iA3L`S2u%5$PY;`_7_?jCnV4c|DV#eP{E%Ni z-znI!fj|h&(7EEVq`EXtORf0nUao9vj$zdCUNA!g%@ll!br9CqC<-9Tk35KmUM$ed zQgb7lZrDu^;C-_U6cQPCzDz_}N}$=lIE!@Qjsa*4W{8OVJ|V0??tgPWp^51pU#)y> zF5a;)<;l4zCzpf+<#&%GRCl>uN=k!_=*}@EhiyraQ{tYL&9g?C-7~;>e7ynX8fVU3 zfWq_j`FwE_zph5U^phayFQv&A4=2qvGANzY!99i3cKpUfqQ0aVN$uBnG#;vQ!q;|9u&i!eded_1wc!%iv|YRzs)ASrsC-4h+&HXy+mA%>8HGd7wN;Z=q9661z5 z5y!6;(m=jV5gkH-7W5{n1-<1h5FwGCr67IC;t-C?w9J3WUdfdUI@2SUcQ-ibg#F^0 zjV_4jS==O&UJtI}{QO8Pd?rhsA%sIXrrM?Qt^xF|(Cht4p1-PWp^A&U-hHKRSRZhp3)nJ4OhzCEMo8|m_g$UY$DKswyZ1F5 z-aoMzr2*Q%H~oKkEd>3|x?6wUq_JOwQ-~rdNPPgWJn3@ThsJKr%;(S5X6z?JbjHy+ z%cStn=*IbR3_-i~``OyFf;V%ij|keIWBD(pa{%{U3eF}~zl5yHQ*j=m!NLd#5QfRjU^ z{{6=folx!2x?1uBJzqn9&us6qj|t_=kK|>M-hsURUMXy3XI62Ttesa|fkDLum}8ayruZ>KuC$j8z}=_@owi?Ib!^L1IH3OanC< z#NAoKRB&Zh3FK}jG44U4X34ST7*?TtvL(D{0;wOWE<7lQ3< zPYcn$2vi<;7j`w%#dT?1Ic>Cz3 zBHb{T=8wAv#*SffY|bi-sTa=Jmqyan9>6VS1qhluUg6uVRTdI1u#$WcUNU@(Z;(m=t5^|$K7gXDKC5L_Awnn8n>YQh>$Go;?SEQnkN5a|`)@=B^ zY_xSZcS_5`S6F%8&WJ<~mo>z*_?4#4#|(Met<%^yH;y2eN~JJ_kEg_DD<;nC#R-_( z5!ia3>Y?CR91}|)6LKxO4~se4H^yvLn!`%m`r|m=5=9=k&Pz>dgeXgPdkc;f-3vE4 zSL;nSt<@A`=eaX(e3kG}ogWB>J70m;wD60|iZR3JC;kX27g^-K<5_d-XykF2rzNN@ zfMwBX32#$%^JU3%KMFLByYPk7Y`0pt@9-A1m*=y+b)Of0zN(0Vo%MIW7`p6rTH-sz zIs#3pdC^KDmpMy)0NI51T(Oi;!(Vy#8Vu!_;vxlB!HQ;(k!|Ttjq>ysbv)sRzQ?Wj z&uTKBfaF}va+hCBJ*3onj;gg@QOfEle^qmsIFBELA!} zIcZ8UJ~m&^9_J#Ed--QBY$H^fA==tW0j_OsKs`cv=j*RVmDrPvW9nn2U0W$YOHdx0Ps5%A~ZKI-DpR9NUQk6M|SQ*%R z%Ral8Q0zF^(>3I32umw?c>nO+B9c2B5?kQYHrWc6(n9|@tD+2EIA$58yB~P~UD8}k z_2C7?V1k7XKL@uw*QwWw!ug-^kfI<~hu%vL)pF`@*cDW=4{KBW%tXT&^w62SdBR`0 zu9=+R(UH54qfd{2SJ^MyAeBqay&Dgz$buhlpG~@p3Mk3S4Wl|_eIngkT>NGTjPkA( zUgM|Z_BMc7BHP_Sso*nw0kCRU}G_kU4z@quvmqJ#6U za(0r>j~$7@QJ40qHHi)xj$`x}g>3bLY+D(Q z13!1*L}KZt9o)DcIzPwzobz~HLQeOAu-@AZy_)f1Rr{~=OPh%1EyH=e(AbQf_IG;g z@48j{+ivEUhmd@iX()W#b=pHodlW8l;x#3|OH^iJA%^u@fR>$%tHf0r6N86NU?DJM z6M?C4bx1%-o9Rx94B#!}%J+G@Pbg5RS5JbPtXoR-8;a5!#K!!)#kaff_rYxgY2bF)8vmqGAnJOwk-869}G8|qi4U|UFqjOkXG;roOUc(`& zd^aWIR@^Ix0QI)AwKt@dGkGmI=cLx`?-mn9U=|ZpVw(GjI~lws57JnjdJu|L^k*K_ z>L?Z;{46ZXzTy!nMI(TC}J8m%@yisvf4Hjp`a5k9mWlR%AZ1CF1?EHf_n% z8g3OpF@|Lm9y(!&so0-{+z;{F01ozNu11v0V_P2&ZT z-=v(69v&s%w05D?wK*6=vKy$9?`j%q@o*s7jENu5Kh+wk))Zj3#jD1uE_mibZNtf# z7(2(SUk{R@G|?a#i`OmmK3R)2^(;~{$jN)eizIG*;@eZqaB3X*7f_;(bGci7@aj^0`n-eV z(vaYKps%rw?t7&s2M~8JJL+-oX+{lj4e}v3BN2!*xw<|U8kKJ#TGz9@Pmd7H*S3v& zDCK-|Kl0n1(e{M%%_+McQU4~nwg}!L^K+!%R(dFK= zpD5yilQ(E(z~n4ujXk^rip%|)yqIJI`3G`D!iW4|=Mcv*`I>9yW182@ScACJq(L>< zC$_q3T#UvSu(~HgOxqgl@Ar4S(J{~|py=rCS#WAr=8skWpjui}Bq`⁡zE*=J5w< zij~^o%#gqbU<$GEz?cj>8sM1$G0p%r#x60$;1~;wRf3{$zW2g5;sn^sFOjVGcV*C? zo@k1x&XrW+;3y?5HrGDe-Ga?Cu)nE|spt-yaInDacgK;SDI;aHK zBvoX&-tUYXMJ`#Fkho?$O6qnJ|HBLOQ{^|OrEX5KJ{eEezyIwhnm}(dE`4r2=|Ly9 zLb!AkwU;YQNV%auAmrGl*Kt2XqFYF`f<(cncaxB+>~i1+3GT=}LdJC6!4I==aNt1u zJlWDtr`c8%H%^IT8(1IXO+`Rhh*~|-RAyAhcr-6 z{AKsJdQLrF8G~$)3bCg6mY)Cp%a}DZCY?;EuhHUGQq8NNq4@^_jK#15dEMUmQ?> z%334Kbi4uscDkeFj0#bLfC|7`>^mDWVT|5%_QIQtiPh6;?{37$x#3`Ab8_ewG#p&f z`Yo}a>VguO>a!KCC62;srH>Q{072EPWV+Iy+TYabpfDp9lfW~sN;r(0X+PZ3aqTi% zw$UQtR}G(h;cF?07m)I2s?YsZRl-vx?-?T@z|@~6hq8;R%V{<$w&S1XjVgVr)Z|NX zaQr~0A1U8`D03nWb;iqC{M!_-B09Q}W=*ElC#2rdx9;3`xvkVDIUuTHiF7ak1lM%^ z2aX>&p5%&~g@+{DAgAwPTeXvta;VY^`X3nK%5$$ShP|~jW;5mr2fCkSC!bp5EZr7r z5q4zB24zO+*ebNM%gSI9*H@3u+zsoZMUg|xN8>>Qw7}EW&R1N>-bZ~Z!?wZJ3?Lt9 z>lZ+>ZNIhX{eMDH|qY|aM^2)AvtYn5HJ)%`F zRjbs_&=3DooLir6bF8U@k8QDboE6(F48lDwp;6g3rzf)!*H|+=o!so;FD*=M*qLiC zW@vlXYWB>BfF8_oI_CTlttExmaUfN$s+|wm7dKeABh%Py9``R^&>LJ>v}oax+2kKx zIJXqbIa=Y)rPwl3N+}Tp ztIyV;Ta83}VcAQyl#JHv=axKit$FKb*`i17-dLY@b=8TM*}lmUnB7{1Z1q3@UFUEb zkHOu19O>w+ovO}VJ8x4P?E>-M;j;=-;tA0Epa*J#-r;J-Yi5>KPtsbiV z7u5mtKW6xU0B}YC8_R!`0?ds6ECs%>_!k!c!s1_8{0obJVev04{)NTAu=p1i|H9&5 zSo{l%e_`?egRwX>(?6HE|4S^+%<|6*{|6TThimNr3yTkHNJSEh!S>A7-T?G$D|NKt zqV>7)ARIKA;sz5m6N0}ZHvkT<#Ylg3DqCOok->JdJ;W)^t9m4tqI~~!e?4c|&DFk; z!0qx+#Z^Eq*AE?n-%Ml&9D1#{!;ckGoVphKjaX$Qisfu zw?mmyi(7lpm!Uf=_SxJnV@VoMRl5Y>bx0XG2{K1o4RK3Dq8Kaq)S8ozNa@`J~1@|Wrzd#*7J8d#&50Wmxan5tlRDbnaN8Q#OE-+nxPhxXVw3RcewJ z5W4G{`}wvT30umANNl^H|4eEZkvdvY&dWT#Zh5X*G!h;U0{fNFFgh|o^s z*8$bO1s*6y8-%1kmDav<$6f#>453e3%EtEk7Jz#txYxtsX*r zXrAmQ<(Gp2OB5~)!!MU<*`!&O&}m<1e6x&DrTCP)A)R9wFe z6@}hoJvCEF6bCxZPr;S$X$0z7R;QDx;I__c_oHJS&lJ$2SMw6i;~!#@SHu2$Z;#m$WR2lDX^#~vc%>=E;o;?k1G$vj~& z>)N2|gb;1zlkI+hGWQv9dL8nYVnbA-DIIq5Fr?aB8z~7Wi_T-MDx8El*7C4~LIrbo zZ5TH{@ZMT|NlR9+x`k)&I*|8mz3taVZA}Y83iR}s?_o1iM*!^=l7m}|$`OSKZosaJ zA-cCj8C4P0&tSNZF0EJL4#s}YSC*gQXRZYyRKQkE=a%50Bjw+VVT#kQQ4>#}C@JWl zCTv+1hfxVkxybqE1nrhv>SS0nvQnH{VFqJMmcfOcEwW9DPc$#RS;l7q3v%*R9Yu#wN!#P zC&oWel!Rba>5fejSnEtgQIDM<==P(yC{4Iv8@B5YamXH_@mMQK*dQneS*An0b^%Ov z$z&c-quD%-^^3LJ^&6JWMAz`f{kXQ+AAsZb0ILJDUO1(8ghNRnPj?v4n`{984Zl{oI1LN=PHnC zAjmY%)TxQUoq%S8DZ@yNRWswl2Aa#A3TdaRJ8~w3u6r_ASP%19sRn zO2omZj!^kIg1{6oxJOpP$zV3dM#HYIZ{d$D zPkB_zARh5%ji2=~eVQ7$b`AOE^VV`Z5pTvS%Ub)t-d==vyTl8}nv;^0<$9Xg>1__F zM`+>7d?KUM<#~FJvoeBPy`{=su_R%Fr(^Q@snP?ZMuHHiyF9>T=89*dQ%?AvHydI0 zrq2mIF?)8-uuLTsCy%_Ndj$)&xhggzyY2!CuiS{6A?3ORydplMJz(^h0YZ80UX3aY{5vVlA?OG=Dpq8~RhLn0V zXwGELwqik%J+)KLI+V+kSCn=aM~uZ&U7%W{Z~^x% zx~t7{G$v`x?G?b@l9Arg-7V`u7gm!pE-ry1(dqV`P~NRKHZ}9hCOcOFyD?n0LK9F3 zc87T~{@Tqd@&UJd)HQyRwcw-5m})~ z?LPLAVwj|pFL+XIs6NUFe}z4ZnT-rwi|YRDzk%c)WY)&b=sAHY+{*mmC8p{AqmJ(Z zxq0>0)KeQ^yq#RJ0tz)xg_?PgBNAqOVOSSeZ;4a)R7kG2i$Qs4Amp*U)4|-aqem7- z=`q&5R#u+jl6bZa@h0k9fj_L`%S_9IlCqra^l}$V2h7<~9Efi2J@MQao#y&b<#ZCu zX4_9cm**%6FvMXUEm!di&0!IMVLkM$WNljX4VVDOyXG(0j%J8)KB2;Ffy=TO#>2~& zsw^U@*=qJ>VHxFFRK4V^}ne87uElw`d?K4i|T(- z{V%HjMfJa^{ukB%Kbh*Y{}a~#uc`ijHoLR@SIq9s>Qa#;0QjEe+Oa!96HT8GLh-Vy zDy_721~5+bUH zs)_}xJJkZobe!Jo(wzmD8w$Ly+Vxms26djSl@-97$JQkzLSx1H4iz5i_YR8EOsJzI zEyaIhLKJNt2~mP{CtkE8%0kBZ_~2*EfRpk-J6G?vw@OYI#WaNbvBUgZ>Y`F2bBe0B zq}h#C_ZnHkjm3OXX{mb-Dvn+WYL2Y~Vp3mbe`zT1dykBJ{p`Y;C0CLRSzJ<>7h?9v zKB!NXI&c(%J~8P-4qZH{O&>`!iE`&R7p8Obh~#u*2Do1+AH%MYvrF21K9`q2C7oTl zBhd*Q(Td^4Q$##zjw+Ie7-|~@sV%#Wv}oWr(Mr}ewiVLO2!qOX)eXzUM%f9MY~GYE zme5m`_$#C#f&_?xBo|~Vu$_PH(f#OdEP=ut8(HR{*dcoy2A3VB-ZfGG^iQ4aWzSW}W&{xCTm+8T4t`KmvajfW3Bk%Wygd zNfeThQMys2Msu1>%1T<#tRBbHgyKpOQeHNIixD&;8 zr;O)bPn()bQwzkV1QIGKmC#ubwCtCRu69Tt!`Eh+CgPla!3F#`4Xsv7|`u7c2W-_xq66iHb4eIrE6>nbvWclIJQwz!r|Ma8s?I z{APK+9ef*4P=>5Av~gAFNEbKG3^>HzxMO29jdMQe_*{+88Of*u|CZ#szqttpW1)Sy z>bmfL_+08l68L)eM%1t7N)n4U0*4flaiKf*q!3AG&vj1Bbm8z>;zyf=?oJ(4al7AH z>}^9=FsUiBQpP(1stVX<$c3dKa4zN%EiCLZ`azU*OJm!vK1PJaIdo@~1s&XCH3?I- zTf&O=;k!^S%W&kSJU%sSfsEhjP39^}7(fsP9co)dLo>H-9wm7ziB-xe5Z6I?u*i*>3Ji(3TV8yR{^v2XU<`o#wnko}ZIEd8Rqe z+h+`?J8D}`uQZzty9#h7K8dQIIng{-dA9`PH$eGaB~cTZ0xG5d2Q2PlcrwKn=XQ7s z3}^kMPOE%vyCvnKXV#87YZe(0h-We@XkWDJ^QFXnE^Ks`;$#gPHVAZ3vA)LDlDTM!p)Lht##CLThr;XWdeGyH5 zAz6jq(Ez85m3PaUTFlcbo=3Vg*W_E*LwU;khqS%&n9Vk(WA!Dco4`McrV%+?3S>qW zSefI^O`Zi&b9KXvj#y;0hto0fZ;-`Aapq)p?mulhFS?q{;Zcak*YX%(A4odQnf0xJ zd>7N_6iewYGe$H>Gq23mn#kF3OTEsiNCH(DjM3;|O^tyuhHUS{EqxNYG(&rbI(hx4 z@i>Pyr+~+ZZl(_05jo-)9GLG4^|ir`kW2u7WO150&hrm2w>&a=HblcCLn6;F+#2|W zTtfSgQkH3Dmm^RxH{t|?*z?G+(TzV?hR?iL+*ECNKCZrjo zCRSzjb%6I6F43C{#!7fD$CfA;H={9Tu9cZ^ak8-dac~z+i40k*j^7dK^Q*qF$d5h7 zhZ4f!CBXi46#%Cr5;1!}tw^o!ZasFi0EKd(IzZkdl!x)h3mp!rzisn(m0v!r#kX)I z`|ICvc)y>Je&;bVULuux@sp-1Q*hN>_ zq9yh#RE@67->CuL+uUs|Mpmbw=f5%Qo*&%m_lhl3MJ?H{?5#Wq72%!3aeV;tKqG6$ za)DF;eRQbOmdT0(T@+3Vf@vUt1SS)C& zKSK5rz&D2<3$=)@qy6LR_rQkzOYB2(wyty7cu)fn`sOtc5?Y{CM!CV>sce=aoOvFhN!1?37F@sHl9g`u?yGEproxFQhu=-n;#~wD+ zRdpuAFP+lh3AOlk)@HGZ1ZjhVE2^4NWS5NP1eSU>pGFdDkOrjh=U9Mc>Rbz?nDTe4 zP#QmFh~>74IRP6_C-y6!TaPAN3?g^l9bX*&MdD@_*JgHa-p!&cqsC9lCM*s$1V=b# z0)RB@l%ENb%(8QzlID?&Y{%nOX3k_wk*W6Eg`jp8e+_R9Bpsqk)ANmW;0!ZCXpgkyO>r0VTt8+?_-(K#0aozAS{{{X3w?gLM z=|A9~^q=L+)BhE9^A&aT6?O9!b@LT<^A&aT6?O9!b@LT<^A&aT6?O9!b@LT<^M6Ow z4a?6Uq(x>djTJ> zMmLS^G;Gg@prx~X`}1`q1D%ERTz-&v-0X5(?$L6g48?~mLdze*6DG=Ao;^$dVOYGD(Q-<{^>np+2qh><=2h-`u_3|n?yoSTI< zx2bfKs_=ImY5E6~q)FsUc*?NWElpZd6{*9RuS5qK!Px)Iro9jUgCf!ki|X;{1%)?Z z&l36Q0Do%RgRo&c;EbLX5$-acp7ub!A#vo?Bh-0UlNG=g7o9vcCB(zC$MIv2FNS8G z-Z^zJUQ@F+J0q1;Q_lCs5oLU8NjZWi&@nGOo>hRP^Ct^Wek(vfn`9V{FNQ*duOP^U zXPuagOujV%12)Pr!YFG(KMKMqo=r0t7Z)eW#@H}duMu>)Q`iN($zd1HMY-Mp!Wk>OY3Y<+oWJK5%XBp&Z(0(XtM0i*sb#JWE^h?8A{$LR#1qNA&1$YuD|pDptmagzD0 zAM%Z4y_91_6~bz$N(vhgY6rAANu|xa(xL7st1B`lpg-E?*mn6nipX2DLNI(MBZwzd zE!7ri&G^-D{``14$20jEWkYf8x8G!NthTI;Ad<&%)8n+rWrff5J#j4soCXdoR|jV;;!ENl;c@iZlo#*vP3$$m3&w(7rPq@fN{T*zM`0)~xk<^V zlZJK*~%zRcdeNsJF;f*gd+o7Y$F(Ws`fL)#5~0sJ!!~Cr;QXD0Z=b2tL3mg zY{{Dy&JZ-+Hkyb%)vo6s9fXUeP&zxmV$f;CP<{_x`WNo8L8}EPk&IF)>C3PDofpfES;$9) z`~3;g0H%*bb3;;KWjQ1+|9kxG9QAxle>B>Zh_)HHf0bTe`ylc4 zO}C7(*qI%SPrxyf38Wy7aBi%Ol>%q_fDQo;tS}Y@Vi!E^hZ930K} zj@Ie;bhJ}IoMr-Wx-OR^G#bU4-{Rf_dA#lY1y8&2k=l^{o^ZXYs>BIzxt|g z=QB3@Jeo60)Mdj<)_`KO>RV<$S`Hza4Y#_V)HGLiP^+>>jc~8(My+=ABJ~idd1wQm zIM++VM5P4h9g?;PiDV)M5Ijz|U~4FzT7QzKCYZ8bJu{URJ8tMMs{t-*Ju8d64b>{p zGu98IYZv_*&L2L2mygX;S#Xrc>8h3ACy%U8-?p@B=*e2z&t$^a79RWUACIc*J* zLKiv?=~~Nkwxid%f@Wr__v}5Opbi>w;13RV2e~laT9g*};EWE$&Ja{jebF0LV%^9f zHiBcf!Z}r%o&t&18wU=VO1$CXJ1Jo9i#jMo7aNlQQX_KI=J#!-ha+f?(th-BtiIxr;?B9Y99hI$ ze`t*?ep$OjlEeGODiT~%U&<@cT$+UNZn8u1R$$a1WzZ6vx_*)!DC!Bw_{5OCJ>hZL z$H#wwYekqw@Ge~c{bT#@W+XV!QV3o``cTPb?ZM)B6OPVMs&2$0Q6F#z2L>p4XQc9H z&+^kZ7%cb6nlEm$@hh!T`0k&vD}4N#Ccd9AIcR)+pDToE-rHP5WsQ+m1+kA@lBTMU z!Wwfi#{>#R0lJH=WBPC2%B}5S=boR3s+GQ)FWKe?UPZ#7-SS&MTLrQZ7b~36i;D} zjZ)g2C6`DHE*edZ0s)aIRaypog|trSgS37%W3@2bYa?SRrj;1fHG~7oNo3LpZ&e_q zY3Di>bb)(x9-uy^ZAI%8tDFb-H|NT(9o>Q~?DhYuQsASzm) zA$8r6Tnn&;O)=UaL*k)4N4W!c?4ceIgC~$0Pl+*_e-Fwlhq>cYeq>cY-V*|^7 zZfs!vFEuu3N=4Fi!fpMPHk|cd*KP|d^2|BBO~~RlNkP=L8l)TuBZIPNZl8!>NLN!T zj|B((({n7=6O2z6$lGJu*Cu^+KAjn#>A&wnr*5vF`@H;KPUZW!x{bvM%$NOanSgCb&Y$%*Qq>rM|2b~jxpz75usfmQyI z^fW8Ib7D*U?w>prX`PDp>-ns8pf51rBl+F$5EThvJIC(c2b{|I$h}&axJu(=f zJObD=H0m~EVKy+TORU3eY(Q8z4?Z(l>c$?NM^H(*MzW|VgJn2>x66a>G{xB9&{IBF z?xVaB#6y}yA{Zd4b$2p-*Q1}#9g=stRm5+$dHmszLKYax8YYbc?SQtAImOWQ$Q>Yx z2VqVfa&Tf95qMmG>Z-COrYNe^I%q4TITvrnr0bnlavOp_@U5ZpQNe-cFfAekpWc4` z#;f5^4F#!O<<&B_-h%;~Y*qZ40d7JiWF#%k)uU%$7%xv>nE4L~Z7qaENd5`-ZjSix z6)!SFh>$5n6aS=flibw zj9#1Gz2A81O5jWQ60stsRu71+S>Ny8y7jyU=yKF~g0t$r2QRRs)PjEtd1S^_$S52t<>rU>p`inE6lRiZ`}ovCKQ@x{eeOPMw(N(?J2|Ft!MglgCP(iErR| z#(6o+9|$bq2nk{a2gZ%8Bv*kTz&x0=H4jne97uM*3{ zZ6&Nr$cR!U&ci8TWQjzT3a!_n{JvopMKvZ^0)ap-3vDmG9;nP4@;@&Y(feBwpDYx? z%*?s?I)U@-fA@lpc5DjA6u~KsX!<=Q$1F6*RIXM#WHOge+y#eaa$GignjQCv1_WbY z1Az|o2wh{SR|MrIkYX6H*W_Q#1Mgxvc#?W!qKR*!{ri4vUC9f2yKYAKH$S)lKMD#{ zD)NAcq>W@r-)MaG4T#xNQF(wX&k)wtw4z&_VvsWS2XtN;p%WbP7JfEkM@CYy!HhJ- z&ZTCBo25?%yBD6oOVD5z9%o>x0WFwW`9Y9i@e|AV^J2x(>tpqrzWiWsSIh${nsA z$A?0@JBfwFW(Xa9+3d%Bp$mcmIj>02bEh1zd8cALIjpwg*7>h4R0rmx6*k^f$9|isfGR|POnOZ7HyRCoTjb{=MHS_ zX>=J2XUSV2JrAj6DqdB3`%+b&v^H+aBebnDoQ$NB0=$%f4M@#*!kdiKhzuJCs~N}u z2$@x61pgiJNKj@>wjnFf_IdS?Dj>9oJ4_CR2-PG(1Rij1)7o>-!*e2|Z(II{WFuKa z6u_){ZA`ZDAOHbA_|fKEKj$jZY*5(zoP&;&Hs6GsjfzuFS-!f%u3~HV{h%}A#MpJg z4H`$}zG7YveH&ZbG+5LZIFhJvw5E-Q>7rU!mP6-ZwER-L?7jR+q}YB||E-(RuX@mB z0rD8~qGul2bWt;i^t@?rzPvE!tXh!`LJEg2OKoEBQ)mnB!Bu?9-+ec~cV(<5ff9mJ zXtHUY$SQ265kTtB$HQ5B--x?;0=I-0Q8uNw^N5q@Y^JLnST9E6JwaZcyn16g4^6j} zDqnJx_+cYhGi2w^%1;~&GzYwn-;w)Pd_U`bvV)c2;3{ez&1hAa z(4vyq~*QvqSyj4ik zHjH-~DXcvU8xQj~pkYnzq1r@ctzS9$fEc`*>w^w6zx*R@n$?Hkp4jxTmtZ?;%tUxi z2&vJxcq6~UR z#19m0xks0we--{XqCKV!v8cTzf?zTy_Y8AV%7QXO_NaBcLd?B5}o_C4c7_g!OniV`jSe zEfJU>mF3|hqcB;OgPD!^qBx&$qVTHYDho79RhJoSKpAKIjGFXO-GUE32O2+G&xnp_ zAaZpfQHr_XUAHH>86x4ov3F0+nSP7@?vr#n=-9Sxvt!$~ZQHhO+w9o3t&ZLC?lr6a zYaPtFtA59`o;Q%ACslV{pYa{z!(GID0#I%!{b-EA;E&G$OSyXx?q5X-Di&WwZQ zZv4X+B?*M-=OysKTP?jR4uv1gtH~zUtBnsw(h&A2I<*!t^S}?C3a3kI_6i-wx*#)vD;&6S+uQ$Qf&K$!KUzwQ){JSL++uDI!DucDW>n>z zkSstzTwLA4DG#bglW=M67TD*N7c@?Z72;}4bt=K%nU@Ak+2XXIFRV}rENDC;pK`q$ zp>2^5gFr7i76Fk9AtMr9u|RYqVX9^M7LF`tTXfZ&6Nqa&sIs&E)30~r(!D>RUG|mF zXF{-rffG(YE^ELC<3ZiplN?Ps2CAp#dS3Sh8S8$an9*SNP=-~x!M=+a^UC7p?G;tM zJ0?8-x=HveMAc(BXOV`&!O(jsJOgTWOM#-Oa*J!IUThjeIgRispo4cQk&3`6RJr3m z`t)!yaVG=w+IbMlXa9G_?8f_D;Va=_eXF}-G~6cnsSdu8X?&wFDNV$DEhOI&t&w04 zZt5S->?8%VNNwjny0s81q^8Gw-CmA1gVlQ_{Xhk> z1hzEVuR1|8XxQF{59(eJsW6(5P#D-R*|TTAozqIli&zcavmHcd8GnH1Lui%6>sRm5 zJGQl{)Rv{&+m&2WOSxZc0&iyFXmmwJ3fY`W7jf?J4dbSC+N47dDzP+e=GF*d&EQQ0 zcGD^UV6eTy-xfX5q8N;cvOEPD&(Y-?Tp8x2#3BE^Bvb5G97;-=726v;t}8{$W`yQ+ z8W|bDjG=WNo0C)c;h~;kV{-!8t7KP*I+9qXT10a$cQd-DZ0~XdeTsdMg`4*E)>-+Z zGX69Eqw5_mjQzFula=!N>}0|hxTn>i_&-S4zdq{!HS*zL`@fM73t;2}kT8IR0VE6{ zVE_pONEkrE01^g}Fo1*sBn%*7015l=kT8~iI`U!p_mL0FKN77Ln(&~%qZ zRDBvqTjR8&@nIVqxH-fwqbTO=cw8Kz`Hk+(%+ehGl}Jkl))`ex_RTJc4fDjGCxaN# zLqihO1tf}NL0ihzSX+SdObl=Lz_9|nmZ~FdEUOIaFuQ)-jPvG5BbdPqRnT#2Hq2;^ zA!C+tNpF<_-lQ!tg<4k66rpK~mXa#9#N6wV<=0xmG`&RNH+kfn2v9Pj;+ya@AuAyy zCoyP@>S#S6?pZ$UNnxwYd!2m#Z?;{`ARys|o~=k5hoorC+M;_XIOF0{ z8FpvK9@nOsjXC_NvLwabRMD%Q%wnji-2{f^>>%sI%&}uH`G&1T)n^MavFnPZ8)Q{A z0cU13Y1EWD{C1B7BZ_Ey3vqR;av;o@n09$g;JW^WQ&gv~lwR_g`oFuYj3k>z0xKhI z?4e)flvOyu*poyh_9mWsvd=L4HQ!u*O=_da=#$dQ*tHI>?e%qYI?>p7shY&F=A-5$ zWaUpi3gCOI5?t{r$UaDGhqyo)o5dydcMh%nu7Ss+Wj=zLrTqO1dsyPTIj_l2a}@n- zd3L_YpXkF2?DoRKXqg-$0h8N9=#bw}5-LfXi3*1h;9pu~MV7sV*nfcuKp1XEM6p$L zL3Cs`w!lz~Jc@VNREe9JVM$IU7(a{Y_`|OPTb^&H>meORrE~jCJS9)$SymGhNoenI zVIUO0%}?MKGbuMgHNt~$P^MQ^PyZ>F3ePfOW|c_ZuSt7?F#`1{x2B|AXiAa+Ud?9@ zW8=25S$*Q#vSoXYy|zkoZi%kg>+%DBgJ?1bXQqk_iXv7fmh8I>Nhd>}?M>lB*UT0z zvdg)n5%E@{ptdlf0riTQa|=yp7SSxNs!1XxnH)7S6nY+yRdZoJ^<-J3CM6T*z8*Eb zRdJ6Rp*4)(_WZoLd}0_(BASKCC3_ma4R@4DB?nXt$#c zDGTJ@P-0#PyoJPeTe98$#`_XRL0zT@q(k)%ysXn4ysfQ(t#n77wwinvlVz>FJ5Rh0 zS_7!X&xTNEQl}PQSfom7f+R-@;C#?IFrilE`0gKKbyOOr{8{*Y1nAn4-9`K(6%)7L z7%RH_^3)2Lvqs_VT{x^r9>tMQn zPa^Vw4A#%UAmCFPElQ`euB|N3-a77kLEyxBNID~GvD=xeopduMGMRAdX2-MSauwlx zAk0*TsVr`XnOPr$&iSj^R{4(Nd>C$*83{jB*OTBe%m-tNKviRwdNTHMTV*{+hxEn7 z(80y>UiVi7Q+C)k$ypx<1cQzsgP39@#@T&=f7@#uySnhwM-;|B3iAV|D-?QI)>L4D z&LA8iGef9cc2o>-7zn7B+F2c`s9&6HPDk>%mhny(>UQAyO;H58#PS5AFBO)>NTOU~ zs+C0?>Cw#WzprxfP1a;O?9>HoZ&0YfdP>T>ORUaFk>)U=jpW{l^G!#yoI`!=bXEd>~=u;t=@zMcmL)3C2%Vo<_Vsp9(*6IA1BMG`BUQ}N`olVer+g^;V z4P*Dut|T;$mDSYkxlMGXa=RrHN}biZVe1xO#+Ry0k)Do?psGLUW=pgvORVd~E#-{B z#QpIX^)}hzIPZcc=$WB$mN2tOaC|KgS^XVuMQ0B2Ug}(!O;=-sO;+3$RDXmO#hCe7 zvb*A<;*D*{O#krD*fdEOiDV3AG>H6%$~uI!l2_S+om*hXF&H$Hld3YO5w#U(stP$?IrbW9A5 z3D?6VYrmlcspM`_bEg0qX!PC}Ocrt2NorM1RJz|z?mXh|tzb>zw3!Nbq4+QSRi z1F6*Y-{jl)@cwbQ&UE~PK0DfE6D`yEjMf5cZCP81U>1!V;i*Bq%>5&g^pv-ojacMPuH>#gPQ+$?S6pKU@rAl8E+Uk!m;2*pYVVmWICqJ{+;jmLR+sl+5sq%h=lXH)UiW_< z=;p@G`C|7PM?{`#>*65^HV9NCb9H-rx!FVc*8|<3ZYnbq^0`aO{_V7{R@6Oy8a^Ix zS7%3;XDZNsBpf2Phklwd$Ix|t7W@sbrQZsu8;A^WH_kr z?*X~?yXe#JT{*V8ZY7FVq%!Ot8um_mReBujPOPwsXKk~GnL>EPf!_<<^kg2Q3_wAc5(zpANiyLCqgnkx?>f{<@p$MC?-YHns>EstB z!F0?MmYz2??b52MsAnD-XL^zMln~UsUXR5G% z18HYfzHG*2z>1%A`~%1Bb`yN2mQkA9KACj(fy{CI1ZOW+nk#bfdg#6#`(nD)`=3A; zO(KwG+3wJbZ2brY9W6TTc8CJe`WFXL8WhjJjaq?v z($tyDx#8CHC!JAQiezu<>HR+6q^$F4I|s(Xqf*5BSXIgwz%{EL8_^ci@QtkH5i@yf z8W<2#FC60Cq!RPML9zo`&{PBJ6qrQF%NnqPyg-aV_7z=Rl$M1mWnU7{N*e>|rH@CV zts=#;09$ulnQ&7kOKt+C2+R0k+ya%STSIW~N8EC-VgihaT}{9$wl}O}<3uQ#@o1m+ z$9%W7(I>}k9n_amP*%|gWyyRjHx8-{p8kV~_?Og%d8G3Mth9T2nt?NCa6ZN6nsB!F zNDL6Ktd)QStwcT4Qv3(r*#RxL@~Q>SkWvQTVkm5w!V+Phv^IPq%ORqxY)?duREIFm z;*u4qIJrj+3X#H0Mv0XYTVyik)r5Fhi)To_^kP4*p^p&ix9ey4Bbe{T2RS%GFU5;lht!_6yMf22eq zdy>gh=aA2|`w1{<+QP-V+C@BjUs_Zq* zsm|gyFw`Gq*V2#W9K0%fEQAZW-`k3Ws4bA4(pj*)>ab;xV}%FLoQzE8wpgWQe+ ze1X3&6@31FK@%#l)qx7dqA$<&a^h6SzLaw|=s0dcru*wz09ZwUqDH3Z7-@C#6ILi2 z7>Ab~#C*;Pk0n8({U*(%1?Mo=T#e$_6Kb zXC|A`=MqTsFHIXe3_G1wS~LXbPN?ko+irX7#1M>WE%m5U))&6`dCS5T-@p0FC)5e7 z1)hnA(4s%(RV?_;$cvl6Z1&H&sy9j&h5Q&)!Ixj%mKPnNdE7@pYE7iJyXfP_>S-7Y z%JkGHH1%-`R?FN_X6ApFZl!QDvm%2+e1^ywV!i-k+g=t

    Iy$5*-~IA4vWE-tbM! zxPwTYSKt@7w{Y*ah$c8^qWCRzT(xHr&%=_ zmPf56Ik``nrvwY{{+wOW#_2RmJEdz3Hp^Jva*ZxmwbvR-&m@z7N9fP7^TlYjVl~$Z z3Vprccbnk>F-Rwx@~cOG0T2s*5Tl%|`5`S1*9c!B4mCAJvcsI1UUDh$_POIe+-mD9 z9uUomRZ}wF<>a&VyQNuv#4CkAS`!A<9(jVX)jEYx}G|X%9dtFc^Hcn zIM$bgpi9xB);)__;;$$$z`W-Lw}e7kJw>%Jl|x0m(%vd*L5IvQGhrcnSj7#QALcf$ z8=7*PEw^?%-QXwlILFk-lLJP351xxo*3}E;bl!49r%6}vXr9h$G<|a~?u;Bpjq|Dy zv|qr3@LiGFe5MSv((E@)6pIg?zMOs%YAV!2AM*67S4q{f(TipwPZ8{Cf=-ozf9#KhMsp!`D)hXD-q~3)7N+WOy}rndN6+_2$Ir zOMnSJCH7S9qDUYIQ74w#MJ7?JnDp_bd2!UWLe&(g8jLV#1^UfCT^g z-uc%UfRTy$f02L{Fa`i10RRaANB}?r01^O@0DuGlBmf`*00{s{06+o&68v`{0qZ{< z1F-)47=ZPki~+L$UW;Y)_gbvy+A`-n59*DPC;x&x%MPx;*J8n_YhBTf1ydt3svlm9 z-YK>iyUL=UR&b2Ksi*LY=W74Pp#A%R$FuNW?*VttBZ-?U$FrA8nr8 z*SeGMw0u4zB|F=ne@sv4dcRKYE)PN-Q&)Voea48$EpGp~aiYMUUxsJ%eR{k+!J^Hk z#`b=Bd@IBqCwJ||9gzn1`Ge(lbZsZ;i~EOsknO3f&%U=G2H&Tpl$LcV)T8@6v*Ee2 zaC&8636%^6<=4>dy&%du^977I_V2fkib~L4@AtE_%L8+*q^G+Io2NG4cfl)tG><$; zIBnrZ=K7!EQy&rMQRg0cDNZ`$;nnwsR!h~tqu^c~6woxk2EV_ti!8ZcfU&}aH?S*% zdkw-a=c^R(CRn^~hdhO2o_v9OA&M$#u_~#lQ81~8`KvPp8j(&_SZhdYXl>9IE_7}Z zyNX!S%i(6&@yVfX%LrossyYf>;KmE^JD&0%V9%#9{a z_0h)2f1Hs?lFaO~K9>6NlS;fm_^6PjK%eH2UIO>AWCzs&J?`++`2m>G!{lWyJo;); z=y>|63lhuw*kW-Ud-rY2h%eypb?$b3Uv=F-&D;l9Ud!x^r1%!v+05ygPUj?=Vq|bW zHqZpYN)dXzG$I|1MQeD)4?9WR6mKuN9;0{7?D}XImtn-_8KLob`fWtoxvK~s8&JVJ z9KK;CwTC6>xX_QiqKpy{Uontz)IU4Nne%8}1k9;`@Q@z=C`1G~3i*@Ivq0)RS=O-e zGgRJg{bwv;k$6U+S?W_#71huDxhej}DUCeoDN4E$^L(bM<@D+U>Q1Fao9%j-?}BB4 znZGN{rAR>p#V(i0Nck<1P_%l$AT5z`7(gF(sWOLL@y#kA9ul9@4kt>=4xN}J8LAKB`D)^J zRKtDOnY#geh|vDo+y_h&lJzaEskuy0%qyF5lNjU}VV89dl$qpUUhccfX53GulbAZC zItr3b!H7XZa>%}mdRgT(f;414_subi_LKuyEIz~0rQ0^awuSYNf;7;e}CVNBMQ*R4~;Ur9{MiG!AfQkB^+JK z#NIYNV(|O7#pY>%216|TXS0|nj(vDq-SlM|&cu1Jy6RFkHRMi{o^ZHLA|kLr2)p~d z$S{WDIeX{X=LF^tF!xpK4p>V1<|9(-4g$MylgJkjDTn=xNiwRWX3~#Y{q=@0gp*Du zSTo&Kr(j+LYZT9>viOi4^EwttUGIjb8?+N7Q?=Po1VV8Q!d;f?MGOtRO6x-8@?)9^ zyjgsu2%GvCjwI`4E+r@qc3+T}!j99rN#voLh>oj1*b0W*?l0mF$XMEuYY|x3lLxLY#vjOp zfkc4DkIhtUOVMc?w>NO6AaL?^Uini=JW)e8MK$x0IkL&D#f3DL zSI~lb02*{~Jr8v_7!Y9y96Y{e|A!^1TM2ik5$`01w>f7T5l??nfdcB0zD(Y}>*bGF z%ME_$3kUaTTPNvwvfxVB<<{09`!+{5Ey!-OPmj*3KKOki3?dg=YuS8K>EJSJD$tEN z$#gusM@S?(v~?;dJ20dX_jwrTHb3)VV$#!=+BkPYLGHN-L9pN}x~Xml-{_RzL+ze2 zhGHw|_3DZi5xh%D`G$PLHt^58_<4mrVNM(katY}v*oJCo86KZaH-@>=3w^ON#FO#T zE7SUhmJ&LC;wiNqYbgYpvu&GZ?aujKOG@sKuq8yE0w@iX-a1jy-35*6Lx=R(h7R7g z4^RWy3R27BjQD&SAIia4+RRa2&M1(g1T1V-q}vzr>f&X%pVN;pIG0G-0&;FDf`&g| z8;Zp2r3hWt^^z!I{lUkx7yBvdf-X0@$n2uO_01EKJST|4cKuzJaVt-J?- z39^5Gw7IGE?z=`eB4ROCb-?nbK9tD{t1S01EAI?{Q@g|muTPW}-V43yb_ED2X~WOlff5uTr*6YDM>8NdxBaanJN%nOk~{1U7o{6jF3aj^lP_)R@ z@bb^q^$YW=b$gBxy2j`l=aW=#qF(HALu`pVtbplv0{DoG1S#cXQvdv=NN9whJOdZ4 ztd^JrAbpNv4;^RXP^1pyr=~+8YiotHw|;R|PzsvbDi|HfkL9Y$hkHXi0njUBNvYR6 zx1Wk2%ru_aHS$IpX_Bgw_%5Q$E591F8v7zOn+Y&v)i*mNNzAOJwZlu9AE_HlGdde5 z$6G>Dc#x_0O^38&jn{PkXq0VRt|!JXfTb_!cp68?EzzWlofkAr3Xy)DwnvcGLJV^( zqY!UX;vdj+U0hUkRxdy=vf&M;*R_ar##iA?1s6D1BP}UIc7FCqZ z$LBHlE=Lbpnm5ZfRsLXo$Vth42;YM?I|++Nr;qYfTkE4m6&_T!w!OTe09U2qJd!3J zXg{(Los@W=Z=X`XY7+oAQ4*CbWyJ^jeafbR7c&yp@7cB7BPZ0Tcu6xDCzmWERLARP(dZ3OhjEmRx+c3c}|Nq7p50h+l!opr-K-N@3*Q$ znU@@5(&`qRn#;5wI6+(x4(d7vE2%&3=n~J?ahcLTMe=3hz4duTo{G%`Q;XdqEHt3p zPYs#1C<}PIT}4s~)L~ak;j87>`}R3+y(9XOw%E5>#ZcFDzgvoyuLW!*FCPa!I;`2H z+I10)7F2GOmRBWWYpzxEji^}s;h9VEasjcH7n=&vw8QaoMO0@TldF#J-UMxTnBd75 zq21|h<%pkz)u07E+}yi~WELa(k(QcP+g<8@NK{m74iqW&k9R|~iLiE+DNPp3djjL2N z^hSSHmB&wwhVZ<|ZiWl!mtR#SNlg3Actv)zNVX>6G#pedxSbQcZ4eDi(nIv?(JdUb6;aKJxxAT z&GkBYHzK{dKR-X2oTHE@)DuS_;4xhl`*m`shP=lkH>P;h`z&@@qc$ngS%c_o7*6>Q zew%~U@73I5XzBO0HvPEh`}-HWf1N*a+(O0FW`0phAEM~mzisx*W(UjlJ`7#rhb;Ws z9rpWD&3vOlOEP6Q6HNKm+D6K)l>XZ;qon{F{~!}+{DT7$rXP1e{rAMuUzMD|msGA( z*aH25vRGC;nm|T>pB_cTaKLhMv1?;;*Ap!BC0KI?jWR^3v?_C6=lREx#*sT01$3ZQ z;dd3pFx@)6PvN3K&7V=L(LDTbkqOA&tO=nWl|l0Af^~S1pSIhx#1P7{U{k~DXx=AK=1)t@la*?7_-x|w(&y4`y4>5MyBV~=O)lf52Er$!}|6ZRUC&t9`k2i3myw|2ctf9ClF{2t5tJ|+$Re(_JE z2=quhLY9siUrCYJSo(!}=HhzL(VG-VPoa%U@v(Tq`9$beD5hl9rixnx&q@J%{-tn_ zu6hYYe_X^`Bikh4AEgG%hV!?Ai6m-3b7AZu4Mm9HQp4Iw0wEcgCIN&Ra8gDum)uZX zjLp=uhpRJhk7W^r6i(<(qtk{@4+P=(S`+(q9t;>d;U9m{K_wWG+t3gDdt1M2ZZJh! z)mfPe;!Y3YtFee*jTA#MoxNAF3yvHMIZE4(?|0=hd*v~mXz~C4X0DSwJ{YKZZQ1b4 zC}oT|7Oc0u8iG)7g)!}y<7DjS+;&Uy-wT%SR?5T4OP@c@F($wgQdcH!>-L*Tu*6)b}j`( z|I%hU{j26MGX_60cJuRM z(o-Y;Fsez;+mH4cH?bsB7HZm(lkmVPP>gLUSi{Rm*2r}ZUG`v)mob--qs&{eo5RH5IZoG*&W1RRRL2IykhpR{$9xB?1IeGasIc?;*YltFE%Pc7#YitMY4n-)P-vLDe$q-L>~UNtn>RedUr5X$qTQb-#Y zU{)?MS$C(0Np3n~YojyuLhbsy4=x0~_};YJV{z**wgL@{RtcM#BUH`RQ6=Ov{=@ba zll^aeEd+lS4QwbA%(xvLiME$;&tqUehSi^gSa&3yi-_-6FM()C)TrZwWY%JPKCkIcN zYT9Dm2XH3PGB@kra=e(w3@9g8A1mhP{l1ML_2-*VeH_~(Utk@}$?^{vVtLV4-@9WY zVoNsRh{=b9nJ6tUIgHzhoA`)QEr>Z`9J*qcs_iwWriDzfcb0V|Js$@+XAFv1V7tdU z9EjS&>W-n{aj@mIoV}oOUVJw#4%^)fZdAi*wFh-T=TK@-+EuufKkmBt#aHas)~!|P zW1?+Q{Pdyc?{!r7&5}MwdgVimzGgiVbRdEmF5J7^V6X>>Nhc5c46FMH6q616Ku*X@ zwNuST$g7h_4%+EPQ#UPdK83x(o-|QHwS#AKU9};Fvbnsj+`{CA5M8v_qpRbSj&Cl^B_< zSnB4FghR_8<+cu!YE(9sqGsGCyR`I2N!-cRq{or&>jC|v(91a3@78%n2#X&aPZ8+W zAkiY$m9txw8qEiFZ1!5))sP`%Xf3Q+s)~dj?Cj)%wj5`;YAUj>TAP>`Dbw1VF;6Fi z3Wz_cWE=!4=cj9166Bddq{)j*uAlF_BAEtc% zUJgZm2##6gi;Z8`;X=O+%N~hNzV!$&aTt!WO`vs4#*?%g2g>V+*_g(1IrQ~?L{@m> z_H9<$lnAzJ@DghGNZPBsW(G02a(PR_Kd*pl!vHIB&Z+##{}DD>fGM zvfIOUJ`*L1uyT#JXy#I()yO8JJX3wusRR|0_JI3I23*C~AZ%#gy(*WU0;SE=^z>L_ zRMtJVA;A`QKAQ^}EZPCPu6&0@&@8_4)A}$XHcDft*&%@7j%NYqk;0_^ohKiUc{*>b zx^p%6da9+RFJ(HdK>n?OY}-Dbf+GjL7!h7tew)0buJ+qH7B^QE_J^qE4=7QD|4 z%7}B6l74@ft5Fw^_ccj6L!s&UBs69pjUC!fuN~f0alq_WVs&Scj(g8e5}hf6s(rap zKE&_Tg zK)@ZBSDp&j==pgoH`|YobrpQ+QH1wl zYlF^}&wJ&=hwSgwF%aV!vtw76P|)69AD^Pvopip=v8im=9jSaBvgTm^L^7$J_<9<) zAP~AfSGY3`i4~pi9yo&&WngoXG)?S~Y}*?@L*!uzcO5;-h55GMev0Mmr(qZ49p0Nc zdC}+|p1aZAf{*^7z?lrBOG3dV8zf6+6_Qs^~P6DR~@ zX5bES{^*K{icJ#m7JJi?lpB)#QyJ(s+$xX7D49U7At;fE-A&4-W*53(s&Pv#TZm;O zyTFH$0l|Bjhl7d3myBjHB34dCq;JAZB%N&~Ss^j6m{I2Fu{0p~Ao@_TIHwSZ=hNkC zhRPcs)8Z#Gw04)(2`4fDzD~EN{@U@e+Xfn> zJm8Pq4vUz7rwgmT?%0&;McU%p@2(rFxvk>BZ-_VA=U5b`bN0|61q%V8Dl+r|9Bq}I zJaLNoMj$gpC3-%>Z$2T65b>$Fu2fujJQiP>ra2-Ulc|_dAxAtZBThhxG7V7&v5d$BAu=#~ptiKVSfadW~d6FHJ)(IOnV-^k7jO!L%X5h^mCIgor;5*jt0uncTf zd7B@;9a+*rf@u4?n39xgVL=kUa96^Tso1RRI{q6c#gS1~~aBRQKpnRzROKz;z; zZ~}Cm#}c9nDY&TNf%~&T7aLrM|c+IB>SQduJ15W93ix(`}QROQT{)9+ET6{rCdB(3Qe% znIoe%9b#eF!wJ!;%@*cX{wiC(bUosVhxO|9WX$ia>8$B*$zyI_hQl=DGIUNd_l+v( z!GAbJcVk4UzYWSZ2h(?$@2w2pgDR>eaT`mMS8Ifr50CTu)YHEgGs)lVW#uJ9aO4pJ=F`e`?$A*(9Aj0%p4F20|ZP+9hnIak|0W75Gj z;wD4dOcTe-lD{uXT*-jUGTQX?Ls9BA=^gn+agBw4S9vPWN#s%PSlqfDQ{};Di>U9vyeXwNa) zVB_Bd_Zxk?=vO-?pPq82QrZZgkK1GY1NG7d{V_Qe{hZKoIASJ6F8J*!X_Ulj61oog zR%e!;Y5tn+(NoA>o8w&M?NGz}g}>bTwkrlUD>hTPwq^CUcqd-w+bzoA(<-`^nDhOS zlpv4wo%1s1s!l~sz!aK^Srw(9p`&>h2k?Cd)%doDXFsu;7)n=3lS^sx2;$OVf>HjA zF#KpW)cS72-AsRSOzzN9?!Ky~k@<_Z`znO>sN1yI+&Hr%MGL7)86pWx%{P{6-e$vP zf~0h8olVnwsABDyks>Yau^!j<>gdwhed0SkyELxWGo0B{f4AfS>(si8+!p9L7S>i} zh)K8@TNA^Y%bd*W)?%af^^yMKx=UwOrNr9(&NogJ%4H*&&gQK6_41?ULHT!7Yu0@p zu6vaUl|D6@)J%<*3R4e!UBz{*%XY2qvnqbUlT0XQ(hR=TC^yhB!TY+^Z!dmO{)E&d z+SS65%kTJ*7QE)?xZ|B=eh!nDnovNF1&le-aekuYFyKa(u$S=ZgBI3_-mZ2=xqIX_UK)N zFSIx73qL6yn!5k2{LhZEXE`~#N|Y4}FJWt*;CyIW!(vo-{H)V?E4xbrw#`DxCzg|$ zW;-R)`l$gCpYs>cDOs`Yf6CSWZv()<&PxA(xf-wm0OV>wt_I|4K&}SlYCx_Ai?2l{ZBUlZ2!IiVE-o@fGHJe+YS2v$d2H?*vz#pcpF5Td@2{HA^V!uCe>G z0YJ!GE1{U0v3sTT&7jJ!AQt94A4<%${$KnHa`N+3%sqK~hG~|0KhBvy21~heDhZRU ziUgp~(P==$kD##h#v%Gp_1tj`^Ge2AME6NxaU@zG*v6~WCU^e;wz7}~lL5F4pq(P{&vaqI^bg~{beF{Lw238OJa zU+Xt7B_tji7@#TB!#ezmW}>P4R=eH2;y_Z&sSd0AvB(i)Ajb<$kzVP7e3h5PS2BhA zB{H9S#(67Rr+Tb(v%TA`IBQ3J##`BHz}T*w#jj?43#dn_JK!6+CtG~LoD*(M?{tZyYbgtkNd^1YyDXHIeBkmZ^% zajrPZkCXn^H+}E7k@|e=!Z#zDOHl!m(_4h#K>Zq^aqx@SBph1uGi1{Dhk(Arv*+}X zO(w#qR*>##j6Ks_>#4U(%}qFCh&$aU(8Lt^f67k(`Vab_Q<7}#|5u&Z0f!_3)d^6Y z0M!XlodDGdP@MqP2~eE?)d^6Y0M!XlodDJ8zoR;_|ImP1emtIhMN=wbB+ost}=@;ozCU+!3Gvf3JMq&nklJOY@ z86o}S295aTW~CUB7}F-Bn2&-P$a#9Z8uW{R#I^yd4r8pG+?wbuDYVKL!iCfelD9A>ma;W9jxYR0nR+9DX5lw&wwSGaqMRpG0^n7+vIY8Je>Gd{^v=TTF zAycjDhI_LdoJkTzc>@u6Fp2mp8*80No#0EQBctLlZSw!J=N)D32$CV# zD6(z}L7l}s19F$R>5a1~yid-hlDi!Je57|Y|5%B>a<^aJM`wn@N6tz zd$4}Z9lce#L#$FlUlXy(Q(xVXgvH;njdvB75~(@_JBnl0<`Bvuu#MB*XD2u>3%U-c z7vu<<;X2f5fMvM{OHL9j$!a2OSA6w@o~;$*Duz2nrrb*uCM#s63;5=c`Hu8*&K|k` zGc^-3Q6Hg4)e+(dek(+)OaFHf7D5bPDp5A@8HPFB_#a|-m?MGT^A=|g=2-60+oE`a zF_15q-Lf{4mZ?xs00R9Q`L`ovPT`{U^0x9 zKT(nV(cD?Cb#W?RS*y)daL(qDV+r)^Xc4|ra?uNsBuacnOiwAmlxlj=w@~S!9V_zs z>ho_5|JeQ2=O1Au8edp6D!)jPn2(MO+g)re-spW}v&bwBisXS1?;D|$C{xmjeaE|y zIM3_Qt)6clC+fEr3PuTc#h00chr!M$cU!kLZxycQS2HFO_1dU9{Z39<{c);tNqH3a zl<|ai*&JJguq|6etr)XwpD|(L5zS5RtEylYB6VT%Hp}rXIV_pTxtOiAwODkXt#m@X ztJAEsCHia38qbF9$gCITwoRi_+3HS&(O-&0Qo9(5(f_a~&b4lLx+>gNU02GN_n?o$ z)%YW$3!+#hLErJHB2wzUG#}zE7Fx-{!M2Cv<~W`W{9@hHmaE}-s?x3Otg5AvxT9oH zq!c-Et#Nd6yz6~U7?z8Il9p$IA$+@#a^!^O{hB*ohG zs?B%;cJb}0&{s~%0gD3vUOSi^qWP2bWaz!xw`G~{ntb`flje4hnC-+kilgSvqk!OOp zsfll+^Y5dnydBq)l}}Jm1-zk8T*m~yC{56384es!?I#K~66oZ*iauL3n+ZAKY{uCv zDC74Icz?D<1syhWZv9X7MoXEa-7$S0F0 z+cAnn#z(XGex4fk&W3(W5q+~=Zzi(c*b#|NlGS2IU=eVP45B>dl!Kw%Yf%bktVC9q zR9u}sz-aZopC8DqnXj4GS-dKhG-qI0_`V+PZLO`_BFV&6+ttt^f>p+zIbHISc3#m` zYJ0W0h&69`WD}LV!Vnunv|}etgk&r{UFv>7N*SS55Jl92#YEHDV3RubG2f;YygKRL z-ZTsL{b`5xa%R`!TYgJ^;ARl4&5Zvz(YFFse{=jP8?KAd+*A`)*jmbx8U>24s;PG?fO?L2E*#or0g28}G6<3#{f`&C(q;sPG0o821s$Pi-k_ zq$TMK$VzEzS;NO_=oYlzuoY8`q9EZ@;-)|e%m~C(0kVS{r9l*kX@1*B;8#*ry5nY=BdAr5u_%>cOV_4`a~<5Aa?fAB z>$N9nkIP>~WGB<3kzxG=b8Ujg_nC9F_`4!=+R-opnhLu zA4i8q-hQ0*aGP?w%v4-%SHi7K!H{cA(>fJ@%wMcku9QYOPdS-<)+qNG+~QG|j7F97 zK!R%X3#tf8uf0ploT0g>IgL(C*GAnCCXpUSlHfFqQGg~cgPaB8=1{n!0->*TwIHG<=m$vSHTi_ zD6f}@&aW@9(uqAd+j(o$63=2jvD(7RM%;KGF&}(I!VUM=R;(vj$=lc-itd{3k`>W5 z*R_Z9`44Zkub&q9g(|veeB`$xKZ_c=-#z0Eq(?m91oFffk-6| zK02sIwG8nbk>c+wFz*L}19;t{t$KScRdlOs7@K*I2aPh@JWgl2I$yDTa}+&p{BOHC z*OtC;gWg%TlLU8GlLX(>I)@X{PJgaF2@L;qNfqp&`f?vxzBP|z6r1*vDt@B^e`q3T z81}SP<#w{)Q|69U2+ipdDv%Y&Np`=xc+Jdg*>s#iy>8Xs#>=klF8c7R$vdL*C8wM9 z(Nwqpa_w>SJz870C6z64G^gctBs=e*9`x!EY!5U_#9eXAG?)(R#D4gBuN{<5bEeP{ zRg-0We|(db5&mg)Qgg9eOT9P4dNp%$fyZh3^+}!I@$pS`w%)xauf`r~tlvr}N1%jf zVUC(b(9tGy5$tR;T}bKpaB4)v{>*CR|D)?2qeO|d0Nu82+qQAqwr$(CZQDL=+qTWq zw%xDqowwG^yf;(7l1eJ6RDG3|+Sx!El@4P`(yiRKzdq;P2nd3|+^N|r;Ppv1CyjB6 zO9Y2o*v)s!roLSFc!V#Now7q~GAp6pbk;*_pY`-wS#daHW;z*&-a6}Gg+=Yr*>8vs z{IvEG@aP`^0!>km=2lplny6lHBoQyx^%gSwS(JO>zkOVUpQGzgxmakiY_+sHtGTb* znCsJPCZzgt@tGJu3@Is_i^!4bNmGW=cle0;V1Y$Famt@?9iY;b$jjGvFj@2k8IlQQKwwWPgiI>Q$pdIiV_kOGVK%nKSBizd&-~{-|2j zT4Lv|Rqb1tn?oGM8C#qVUJ<}r99+`rG@Z=*E&W^_OgZfkCruxizui~G_(|rPH)}pj zt5Yf&%HlcB|B^VgWOP$*WRI3>%$>s5pyru)sfb5hm9lNj-4%6(*Pz%Qu?5RKuC?IQ z2Hh)-_6Hg=%Qe3HKFOH0OBzbX`%0UMb9(kGDmf9&5%i6h7kb;iR++3>oOUl5s}0SU zko(`${l^3~7`TQpRzmb*eNG$4=!8K9L@!fp%qUOdp3?=xEXu>UY7s5rmRk%PL8wOFFi4N=CCNs-OS#^a0VrXX4358DQ&#%_UYkqvQUgP(EJ)llMB=)5Ze zrxyUFA}20p<(TiNxl&?U6_!mzy3+}U4T0r#yQtR4v&e6QhmN%@8)QtBZc+1WNe5eD z(Jdj$|9T9Ym?bOkFGV*+JC5lYH(V3h{aSxpeE2l08cc|p-`n`x#?@?;si~pBsARKS zP6st&bZ6eTdZ>IMglkgS*{Nl-FVEOaiU2LV3jS$wnO@@bs#t61GuvTrUehtQ>XIG8 z8sO4{+U?%)7_tIpSV@m1A4JHyu(^YKDgU*Pr^k@&Z}Ajj7&Wl{o&1+e)lY-~3p!ND z(qw(A{T(MSGXZD=6OItsA-RGYFHSin?Zd&_$4-N03;PPfIkd)Z-cnqyaDoC=qI1fV4d^g zN}Qtge{5jgMn2@fh8ID|=l_skJ-@hufMEF{fI_#ti~whYvl#{;PjAg{Uz}t=f*$JZ z?{F|JBC|j^Kq=^?gtxGV-fH8NZ6NO{GVc@A)0siRl9y@V#a7k>YycJnja3qUQ!He2 z3S;j_j&zHZ%Oad#2##`@0zYSC0(HvaW3Q(9I#95Nr3$*t2tCqn8uo z+=I8{)KiUgh0mEa_Go$8WcV7La#bHtj4pA~IUB@~07I$2gvu5M3n0Ee!`!$u?R zLU0ZeK1P*qAjg7@plHR|MT2nph?h&7Ssq!(*%6CE)4hOm2W`!JZ#y{iS`#Sd?b4I1 zs*D0Jp^Nl*cKRrcK)wOj?`_2E8`a=dwS{|?*8(RDy+(rY*Uu+&NQQz04|s1I5i_ii zyowtNJqvDQFY8BUG1JMi^wFP#(%22P5w+_e?IZrlgBBhx?6F_MSBeTdtV>^%m98_y zYZ(?aG0y-a*4+TckifB`-|)XM_Tk`|Qr8#4Ar^fSA;Qq@dAgrDvJ-Z)X zrqhFA1QR579_Xe!+xBf{KVrv_ZI}RY>If!pu!Kos7j0(1W>1v6I$j4hA_c^_bJ0G~ ziV8Hq2_1;;JRfzcL@Z`7AdCvQmYrELjMLm)I#toivg|(T)Z(%9soL0DXe#U(Q7S^~ z)T-CJRGzJUp|jPzRzWNr-ageSVOy@e9#J`8cpt$kJJ(p>I(->Y8w{zywKCGs&)8Kcf_FG^&BfJ z)kEE8@qPrWwY8^0LFY(7VJixYhs%ya(j}3sxp`elXBNAB^c_vES?y2ZwE{A1;P!dxi0Z7zqyxY{5=r*u=P;fC5UBm3UGtuF z_-^=tBhOAL+6@Es$!e=-c4cQtPl{G?O9|xqzh~=8RJ=Nzr}3Co^V>bp7^0Z-_C?ArRXL#30T)6TZ69eC2d#lI zq|Vsf?L=(0-Pjz@bJR27ZfrLq-lz9fa0cKJcPdCRjdb#)9(`$HF53WJ1D{zXqaIt5 z&?V~rzMSo<_XfBhMBrOY74fUcm zBhFl3mn=z3!7s@xQ`Ri1Q`8$&73Jzx4T;YKmC94r?kq{4j;u&i6{$-?Z^9iRU!0_o z%Br*tMca#g3mqe3^wqMl<=n=H1Pz{$)1)t(Ql+OTGM1F+GuBQMC3sU3BVsg|D)7sU z4Rv24O{6k8Hm`@vlyU2ekMfGS3?t6Pzetu5rD|fAlqzG_(w7t7B`S%ptBHY3+HMU- zX}y=?6kh9)(fQ6LQ23-#_=v5-{B-ArkZF^z>Zim4TC zi|ZB8Es8UPC4#L<6p%=)B+w&}Q>008jj?>GB|!O@>z88@s5F8Z9FPWkDIgK>&j@94 zYRCzL=?7D@oDYi3Z%OZVGDDhu7)La$W6tJEK=1C#TPLQe8e$V zgKvcmf{LNxvhcZk|7?`x{jbX2d`&lB$9^ z&=I}HLR&e(3J*hF%t_{bYL9lt`<9eN5X+F0{zCM*KRNks1?(f8WE7cT_QaO3e~m(O^G*f zDKl`}*5qQ{9(DF}h3Xj?cqgpqGaSm4C5%=-42=VYrN4#5=_t(zV5V!sxRS#Kiv1{v z14G3C>IE_1| zQQKE|Q7rfRCvA+&L5P{xkVd627-k+(x58*;%ZGWh>L~pNz_eCE|)tkIw__gDJ)PjzKSO_AP6bc z>*9nhdv%nl77B+8kPDMot5v!r^fZ-HFBh77hK>yaD^nrj>IQS;8^S=#AhZZt(oSCL ztIr?^zI7nRG9=bVu1{Q2w}cbdDTB)J33MWJd=S@LY%aJV?Ll5+rg7z5uJeg|C3_eh zUn8P(CF*f{hl!XFH9r@&YL{ih@`{qpx#&{5J!R*q(0a9Sb{9TLzF5jLd{C~Hy3FUR zCk7LlIYr}Tqe;-SpSVJmoFCah{HT?dU=5%)}&TRT1C z#E>v+;u|@bwpi=bs)oiR&uTQd5EjXOis(ul%EE|%^)e>X6}`a&B%TEgMuC*{5v1x> z*W(%SRp+63IYoszLF%;meW_=Riwu^27U*|)vir@e;X%Q9)uZcs7+BEpu!6IM#EHbO zr=4kX#!G#-k;ov6L)2l{`y0fT)ff?sL_F_E-nFbWr8i+)RcrRDUo6bacO{nW zh9tI^VL5}Dn$kRhvd9)gcx8*hy!4#-7h`CQYH>zXD-N_AjX++k9Gb+J2WZURJ?g@T zZ)?XGS!0d?Qls;McClWlvG!Y)rw==d!FIyh-Zf#>C@ehTHK?3c18k$+Fk;xZ7mRza zk(M|bu|7M0iMybd&sYzrYQu4RVjl{f&WGp(7z@QVnWB@95b~x5GPi_YOa~ zMSO-fW5Dt{jx|AC{}RV$99E0QVhP8^(T&Uvhbc9TCwZ;gBYG$vR+(E!OOP%7V z9JXRwIE8Z^O;R`YQF_3Nm(>xcm5ElLD5pVDFawl6~vwl@wP1pBNH%4@ITZ%dbh^-l{lePDMR}>bUMsf zfsnS&iC?5AlGK%Gn$g_o52Bn0d*c;UfB|ktdOi|(f8B;($2|$ISPHFj$!_1cld9 z947l1-nhXnN?wXcXnX3MAuj`!pWB-w8Ow4Z?ikmbE+HZ2Wqsdi{=v|CN`Td8c(qc%CZHQ_~abkir!ud_IB z_DS*}%C&Q7Y;3cn-j1CwYm?L!=&F(u>(g+TiE-a(RFygJix&9= z>oxmyXWw~iZYZw*hG;wsjO_GQcb)vz?e9d0E?s}GV}F*OvW!WgZ_M7>nC0crk0{p9 zP1f-2JoPxJaWwvmTFG=%vN?!3q{H3^jAk$o^&<>ZcsC^p{O<6GdcFUlO@3v1o;2R* z3rR7Eb76YUAE;X$ak71{E(}V98;64&`W=sh94V)8*!ts0JUifNv@4psnPRpE$P;Ff zxYhtudFnT^Sd;L2n1;BqB}v+JW)w!?DMUMsKLPRLNW{ur5f`Uq9G-OMSTH`P%AqW;bC5w;ztTpofB0E@ zL0qpN1YNcLURXHud%gH!Zmh5Lusid6c1e3SuyF7U|LVYiVZgNS^?nADdsPSYFg`sH zzMYkF@5y1moe;h`AnXiIXkmAj_TaHTb%WShUUR@|t#0vyZa3^kDQn;MTMzfxH_0h` z?*?o2Xcc^UA!<|mYIUg;d|4rSy-CI1Oz^rK$NqLD0*77N-)U-a-ez4ij_* zzv@v1p!b@n=w<`)|7gVCKPbMg2hjX8;|!J7>pt-hr|@=^}s#o|eXhBxc)wYZH3gSV{X z#>b=Z|K@4KzuV%6c-cSc5qL!$_$fzl-8Wk$do2LtrwF;RvabbuF|Sh!x?x-^=y$tm zq1;{Gv&G)JO1u#i*=B{9Mb;iWK->0+hT3BilI3uETyk6c`lbeJE6BT* z49>o>AByyjL{LrWS5j4YHEl(_?wf1kTU^U{w$BS)E74qFL?ZhSYS*|JManVuCO; z81Vp=-(K;@0x!5!G;Bc`AO=pI4H7H$m;$!F&N)IzBNJHa+-3p^d}&kvj$mo|n8Kx9 zJ_|TkpuD1mk~Kr#CP?HO$z-0O4Y8~fL>rnJH4O}UwwV%|d0!iwhJ##4BOd(3xX+tk z*@A%{yr;N-%Q~IetBa`&#B_E-!89&x{o_c3Mkpf%xRGs=nYw0T3Mc(6k-Em-by)VF zH7pf^->@u2tDpwkl)Wk?GgyCyRv|}~eh2={{U8f$>G43u8{EGs3HeIFaS{$AC@TGT z%q0Ct;7Ey3MIH!|4EdwPWt{XW{RNVAj)FfK>Oja$jVX|z37 zQ1RydiWp@AJ;3+znmYtX2kN$vN3VpNfErjFbvJW;*J09GI^$EJQ$7vTa4pl0U^B)r zfz3!X6q%&(G+8F8fK#MpR{ARhGQdd#C`n*Yz{8}IK>)t-_9?{%&lB?Hz~W$Yyh}gL z7iW(@+`eNc(|u*H%n6_HkScCe{|6Tx|JD2WkF5j;8`J;vD9!Qzbu2YXdVU0+!#zZ%si#J9jNw zMuy*jC$ub#tOSglzh1f+8QEEM=p~#DtSyWLY|X4q2pFK~1)PjbY@G=>e{Y5UKi&N& zL(9a>3PmquU@vZBVP@|9-wUDWm7Gm%R0)3VJO0~)sD-r&6TyGgS`?vvbyQ4jjsG(y zD31Td4(osDu@EpbFw_55cQ*MQg|&gRiLi;0ow3RPs@I~EFm4;ffDn4)3x&TZ6if&m z6CA%#oWS9%V1e(yCS+NGG06eG)03Ogl;R2C)A)I)(IDhxogK4oh2a9N@Vt@%u;>np zb%aT`644bua_-)ES{pVKMPsq)5y`;v7r#o<*p8BIm|=2wC)%tHd0mPDp}KQyc(g#q z)$8dS8q8jSN?~>3Pu@9?%Xd3A0r7GJBc=6Wmvmxp@XLA-&DcykDlb;LcNwAcHBg~q zW$N;oGPM1%9u2*Q*kZ{qs^FLh%4_G75Ggk7Sa2&V;kmA`9oyeC_J8Vhx;753I$le1hU zJ)!Zc5~D@92hY_(yC3iKMUg#rI+;m8|0kq42p9dTbNWj9$Ou)v@LBPhzO2Ev?`CG>EOAG@u!GFNxU}hj-w*-pjQ;y-{8{1>JF9j^bs?H=d<&35m9YEiK>|LmdNG$Z&hUdQ9RvG4KdOJXEF5 zOl!gW-Aq6S+XDxegR$AQxBMHEyg?2=)q>Qhw6(Fd_8j?g439S_Ph~7Z1q>UqQo-O4 zy~|#y;a&Bf<@Q1wDY>_5akjSfUdXs1GtR+XjI*`rDs7DJ%;|r9z&P2&Ze;_XSjUR) z6$!T$GZS-@LmtN@HFnBL-dSJX((rOWoW!^x489V=*vosIHf+E*<}f;`u3vIGolMiCqbbu= zS6AvPI}IO@HcO?^##Iyi@PANT6TvAKrHe@yC;7&G)Qv`j@raL|f-72IYE|QY9sEqH zmj7ENbWDbc?;OiA_8}_B6c)!`kBxtvl{#_>mdu0Dkjf?a_?D?39jBB|yE8oUUrL(v zB{~AUXL%cM(I{=Q7Yw zsNm-*Oh*QWA!M2~bFzeqbcn>aA0y?Q>3zhzJ^=!MN!`FlRKvq^16zk{*M!wvz+7T9e8ae{gNf2p)5fsIA z{o|9wc12VHzHdvDcz#eTwI!q1zZ3e&aem^1QWoixMTo$n4Gj$7HYrP*Jyg2gMJ{?O zFq;tM&Kn{9A=4Xy7DvIVVFI|J2T4IWkLOb%|sNAx&d#jt1HyQAeA_rAc3(5f(uo*E}X<*hX*frTR*TDNhb9h!59B zRnJ$yj314bflwbR{pG$H$z>lc1EsDycvGy9QY}5#U{WO=LTx`L=)F-2+=ldh?ROV9 z0xFzh^^+{t&(^>QOL@{*7}bht+G(xj8dJN8y0YS7-RNW-%L@9CJ$?G%s*2wtQH&GG z#`3Z4W!LpFW3i2G9=J3wyjZ4A8?vEZSsu;Uvg~O_Bz)Dwo67t*-B4^#^h1|Hpb^g@ zzF$of0rMdTX-q77&`o{*k3){lGml7+f*;GwP;o+^X}Dff@=T_*xM4JqqeV(}`6kM# zU5y2_D*oUD`>-23q4RGd7@2u2HvfYu=!*uew+4lzgNOAps*H`dc0!o&fc61v zN(S>@@i<&jx1vg~fvU}Tc;j6oB6JK=(LvjGIoL4pNw*!txUY>%ZF-eimn|~f6y$ap z144Cb_@<3YEhY{VQnmo;P<86xMZZ+y+FJB0N>61wQvmt!C~9T=nuUQ(14{|Yup`=v zdt;%-eVIO1(71P@;Z#9txMq^HAY%xm<iD+c!)8PMtXL%_)xUkiPvHTww~}|h52;w5q0ADC!dS`c%_fxe!p-4 zh?cKNwm1#VRD*j3O+1-1f(gCd2&D}9V-Ip5fz0vBx*}meb>=gu+VX748ikzgqb~Wf z38|F6gpNo*3yKXYd7%AABr?!ekEP95qv;Z~U2TMfh!w>t7z#?>H;q7q-7G0Z09d=uP!J&%Nel#8vW!eqG-}CW)JPCPl-b!tB=wxZ z6(;KRA@j44Ly_$cewzNk0^q z_Iz+k_Izx@6>(NU)2I$Qb%KFuQn!wnf0Os9j1}yGOmBwk)DcA_YzI-nxOTx3cG>BCpDWEW@Lgpa?^9FfPGbNB^0JceJT54QF1#Dl}4|v1&zt zPk_ST;$htX=>_NFt@HhQx6#2~NxJ{^J{X~oLY-pQ6TbJ`bx|A@p^YS#d!PYIc>FyFv~~7TNDT3@Ic}3 z(j;%D0#yaQ@%kzFrPAeOxev#<)4()ZNGwJ8WDT2Wp(V3XoG>Q&4cI{_A-nLF{1I3q zcBsW;G&a~af}2n;_WRb{MW`(M&=x_Pzzov~BUGfkJYqG{r=;FvT0dPb8UEo zto7UHV=l}h-x%(n*Cbo>KDcT*);zevkl^iq`;RThScGH08+9Et{SqD+sT*8LI&5FB znhwW$yIY(5%zi3y?)w+JJ!VoGGbpbgyP`k`=wd>K7wcvX#VwxoHFiZJha@kMutS!6 z95E_~j?~t&S|pW@nH<@b)J0&8O11sZ-0zgl;7LRD*pk@rg5V6Sws*#E#t`%_X3>}9 z^J`>_{MqN&kYycW;DfQ-0xeSwZ8#c9b*<}oeHh74yLJDn5Oyeii*+Bh-)>p=z`yPQ z9(v054h-Z3u8NuJm}zr?xbWV}QN8SWN(Yq&%0+6YrlyFJ$k9=Z&(`hl9tXsoJ1iVk zOGWg4S6dNa(r<8aiWT!~YND*i66H;e?bJop9%2|P!3LrjjstrzK};}tA^YAKGokyV z1{_GCAA@y_FbI%BCK!8;lKu`kUl6xxFS z@;!YJs>SE}LU<4wf**o^xFdZn7=!P^pYp{hbq{B;4V{ydluTf9D>oQ?FNP6E8aH?$ z4ltc^7H1}rLxSiU2Bhd{ki7TLYPEWZ4iXXBRd>2h(d&V*IRLJ~wVzG7Ep^!qLaee? z&A$bf_kNC8Ye2%|b3Hl(FX0SwW&9Akv?9Yqu_a;4(kff6+M>$iUqp^D&9ugF=pa_8 zSu{u~4cEvd68p5@fiL^=kJYYtVgt;Jou&G` z+)b%!ejBrW1@4fikt9sQR^DE*g(=2^q+$qXB2UL# z>~3`k3WZvAdQ0u3&~fS7C03b))70xOr9oFd%=^L0deayQRkA_(83vfmX+l{D?ZWYm zSfO@u>fC+8RM42}R%w5{VvYedRW5{NIo>!z1o@x9dOAh^MF|pUU-3d6 zv`2Xp2}lTxiitLy1aE#v^yDm4FW+6xxg9F1w4UQMJbpBrp2lZQ&oq2UX{u|Ddbjg> zx7B1&eoy19na|J4MA2%>YXcR#%C0@Z?fHs)af7vnsKfpMt1{j}$Amg+vv3&F9b!Sq z>62vC@IPbLs={DU=1DG)Fjgd&^hdNLP|)JRYoHlW6Ljsl6QI&XP)2lNZGtxaIZy}m z$3==8phoC+tWZi2g+<2ES`H+BR{2yc>`s{0w=@aF3}aGBRE;vD(c|wY!G0EjbX5ZL zUNX=3mp^xCkTZc!4H$7Jwzz$%92&0M#@;YuAqz>(y$7wMh2{+-Svc) zN@q1g0h(>V?%*(-`MZD;usk@jd7o#Ju}gdt|56ExA<3>+0AJVdMxyB9!S%RBVwuaJ=`ac|N^<+wrz;}Ue$}N3bHwgXD z8Os{2YLvh@s5|prqWaRsvOSg@40=Rpd1$kLq7s|%Rrd1KASND{2g2)+AR%*vb%TVI zuVKHqQcQL7Ukeyw7r}}|WfIurqklo5Pk_l?hj*e&*F!gu{mCXcN}*EF#B$*Wl2w-I&8Ej zlg^&JJK{@+1g_YcF4fb;g2-}ZK(+83_}aJqFFtjf;Jke1_X0iifW7Zs@H6jwP4Hme z_VI@L_lZqByQQ}-EO9vldJ+Tm)m-?>Wc!UjqR?CiK|M{ClHTz`jN$O<2KX>>^n+Z zBHrdIdQz9JasB2??kwN_^u$O{h}@#up{!S3$dT)_n$TraGL(kcvE+{opoetvC%9=L53({_uZ>hQ*We_>9?{N=%@Zf<44y3zsT6vpmhD9UaXp!{NhuqifZ zFmFUMHD=yOrdy(pA?3rlWNI_=kH#J)AxoFC@yt%iPO1%~sm!OTgDy7)$=O?cFRTt4 z*hO_cE;+mb@jowWtv|8#aMzt)1Jx6<2M(U~zQHUSFl>@v64b26XuAg-xyy+0;xd>& zekW8C%fV(0bi=|4Vcx;Z{ugwkfH1~Q>+RwW@ zfWOte=v$zAJQtMyYI?8VB*#9`DXkiYwAf<26Cw>`cm^T6LmD-7tt%zda2?gIOB|QF z!1xhZ*?hGVokSBAQ#2c9)e;bbb_n7K6On-oD8T|)ai9X?&_&nGBgfdrHM};VNlP?x zw7Uz!auh*{Fs6a)N!fhs%Ao5TeR%jCSW8n&oqvC=Nm^^ItrYMOLvo}SV>(;tqjX&o zZ0=B|rZS#~e;(>zLmEvZPvJtgE*tu9%wp7O6#X2&sb%*!Y>8CO5%}scWY&y=FkzWe zGK_3ogXRr|MO)STs+H|MQO$siU1`+`XEyemaKSF^hv2}k>NeqcUCkSWa&W1x zVx#dh`4WE88!{ViDdq$ z+lECXsxyHs8qbyd?T(;}2%gDCklC+mrU`cJWN0qdJkw82A)H(=fSw#2HLdS6?XNm0 z6uNCh-`hea=Eq)RX6izJ{=xLsp_1vE?NydSMzBS-JJJ+une+|B$`0CGOS2!JCDjUX zjN)QXJACqlAC;Y$oL(`l4e!83gO(LYBGor|q={|Nyij)FAjcg-j6ia_Au&$}86fHF zduJps846o-)@Ua+K~4se2q!tZAX#dmA$=&oDbEbjls$uy$Lu#q%Lci9-|uXVDy+E} z+O0k1cU~o`kI;LQz$)!Eyz{{l+wY`vS9dsYi7%u}*9 zj|1OIw5>z@z!3AXp=#GrXI#(Bx^UD0u3j)Fkxb;bX_&TbbQKd~t6LAGxy$-0?|=L1 z*B5nT32!lXYf@USGL)v0uTYO;fE{DO$OQXZBw&MO$kfypx>zMI(^mYod(4rW`D0}W zfGqh_;rsp>JZ=wD|z+2o_@69zZc#F;Yj@AY< zt$KZh9isP3KerrSSk3Gw5k6C{+r7`I>u!N!?GlBT-MSa=@(&Zu!T8s19e0m}i=B2@ zvfq%)n2ar2wI~S)LQt;BvSm=p^eu*Lj4$2P9EK$fSIK7Kyu}=j*%F4CbM@pzWy*Od z1)x1ejS!|i888?#K`!8zvxx+kABjWe!Omwfs6y&BtrQKh#u-~M7)h02Yy);+A+dpE zA3zsq_h?)k46Hr7-<#${>fTzExt?|L-C2W9fAqJ43-~kaNkL!MrDllEzB7X*Et_5~ zJH{m$tqX&?a(?DL%EjBsNMX**jK#pu5&-wtB&V#l3`y{!EQb96 zVkB}wg>(XPIPyej&TS^LuCrhs@)U~m2xO3K_~HNpQ!<#wbufYpxOU}*b^7V3G~Fd^ znoFpp5SfN2CgwfU%x()%8&afh*hwq+ zS{OYWX&3I~`Y64vzMQxLPLU=HoRM^R-BDd#2q_fYSfhe_k2oMFR2{XyQXeR2wpyPC zC=A73IFKuKz8GK%6i2zgE@KpuL%Ba8Xm&wB8_+wYC;9MZ ziTJL*1X8|1S5Gzrpo8m1omX=-?zP`-|4{aRDS=-580dcaqGhwzoWA0QOZBLYfK)~Q zf`I`PO`qaujHp391uK@*f@2~q`3%=y05KlNX@D;LqkI1NugZETul)|N86{2tBm9y_ z{sOQWkNpO41x;s?27}7&AH;2r#zmwFx;Y|ao@jVa`~CYr3m+T?6&dYYxvvP(2TqoNM^$?DT!rxNkHi|GHmG9gd!S>(3m< zP0_3}RF|G;NR;M~V-gnaRkH#px{ABJw|sv$&KyyIGP_jI2~GR7e12N+dly&U!}4@j zTM_t>=p$>hb>vr{>DBM<#OgjDs?IBCBkbni^a5Oj6J5;12gIXQvr^+BUDhN|f|dU_!F4T<4L$ob|bGvZU| z>cvBu;a(+xw5cQb}xbJ#xJk6H?=j5up z@Lwbppb*W2GYNn*Ha!V& z^sqlQWU8&#i{idd+qZK2Hv7Mz%arMn;ALsM3tqBj!{zLBS__(OjH270?utsaXur34 zZQyHn>YJUNQm!Tz%Fuc}UehHu6LwpV4pNy2%ZkjW6S32;*snJlYph(>S2i5!gG+g*vrwiE&11=c~Bf5wt5~uL^n_dlK@Gl0+fJF3&$}wUi zgk7>FO2C3L{ToMNWK7GMg-S3br{aykIx#tzwHXFIn6p_2Etp}__ro#aG7VZWzk$E! ze!zM!e@sBX(gxGqo~KZLSZEtpqoGFtw#kxFkA9efe;ydqR;FPu7G1$cS0?Lu1-uzS zqlU4K?C<&N0`K|S9BX*%1+R^t7nc(fMk0NnRz-22B5LX?mH7_t+dl(fWJogil?$IO z%+!RhOxHQd&req4YP zAN1ZI@#-5(nG&Bba?L^V%VRupm0+nDvr=0Cz$&b4nEC4hJ7eXK1Gs>dvjEruGy-w} z!(i)=0hqzsZvX&~FChURVeENheTDs;v~EF3CneRrI+vQaWv}`W9TwATp4q-SM1sk_C5?)GJAQH;^5IEXE}HX7 zG-U<1ggc)M3durC#ZaXz2v3=UQ@~m_FZ7$bgW63^K6(YXd%%cw1?>>lI_9opzc88F zAp#lhFz*=DChFHMZid|ofRry)zbu{ZEzUo&K6X1df6~zw*%5O4dB%)lMtFv==ew@q zAYEXp;8ZnoCYMu6!A&j&09IAe{8J0_{>)EL>Pp(|K>CLF;7xrAW*L7Y>?Bz1zI?KO z5G~)P)AfHxb6CYv=<1Q!YIfq64oll-v=a!B`ZPZxMz=Jy-_^ZKN|p>|NtE^Iio2hY znt_^@%vsJ?GhVyIo4I)6P|q4DWIAoi;LDp^QyzS~lWsOZg}7!SPiLkLq(TF>RPe z%Ta+4$YaE)r4XGgl&;bsdB=H2VD10D8kU0keQsuSa0>qOnSXKOkQYgxCS@}<%z2CS^e~0G)563hI?a{sSvUe#xr}Aa5;ekZ zWdad2-IU7RFRVjuj)`kOKxc`TqBIGyuQn;0=9{@9u}uY-NicXQ>mE(!GH2aTfSSLu z%FWW8HedoildYf`mwg2wqb|D`O39O3T|{W{7cuh@&gG0Jm1SchDHiu2_=iA%O}l|a zhsb;6hF;6K)_4J$yIVZdd}-G*;qqN@EDgpd{Xx{-xZ92J#lB?q=fSG9H(=oe@Z*9( z%=^tH<$AKJyM*LS>`1fZ!<0elmA7c&jK=hjPZOb~F)J4dww#kQwc*5p;G_p91t{zPXD;)2{kn6X?RE1fjBK z{u)r9R-Y}Pp@7W*(20dX_?mG*qA?J&bpRoBc70zyC>Je(dj1&EKjyOjL$uSf3dBfz z$T#eTimkeDCSVrXI0B>Vy~isIsf?zMN*aw}W*Y-G!n^dG+JN_%(l_X8y`HcJzrTVx zcP3T1+6RA|oF=i?EnQ0sWA~N<({JfzD~uurQ^qyJNx9A4c#uS%`cNS#Vyf@fxKh1H zCLEmttU5WdlZodn!zA?^rpAP4#hF5w0`2$aG4u|aeY{=PFooCMjkK>!P!LJBG& z9M7@PL7)fTN+R^gG!k|NqrICn%q_A&lj-0FcQhfH<&{`eRHn`$DNTEXm=3mR=cOu% zO{Q$#*>o(YSW5aL00}UF2DHDi7$A7 zE_pbT17Z9dd>Q`ofTorT4tM{jp6=s!(+K+OzvLq(S{Mqhsol0IracF?WFhYu)G~Srjf}p3>%Bf;wzU<9xQ>lrwSeeY>)pOT%xlYM`XAxGMJV-G_Xk>mbgrSK4d~!54 zw=LIovWDS5n$(JYaEq~G;M2rzdi+{Rex^LUp2Kq&9ro{IIYXVBm0D{bliPN+m)$lu zx7k>&=gZ6nlM9t!p9QWh^?A+w93JP3-SjX6GG4jaOmFg|^GUPX-p#!?v39-}Enn92 zJzBQ!=igSfa@(wZd{S<(AcS_8e+Ar>YYZ>96-J0jZm=H7~ z2P2Sw%yzk4wryISpB}G!0yvozfo0^ur3w^2J6=hY|CG85eExOU{=^0;Y5X~utc&`@ zdb7*i6TLo^kJK7XzlugRRE<~_-2Z$8wro$cU--*-oxvBNWp6&7Jx|{zce)NvJx*)~ z{bJc5Q95Am%mI|KzI7zgeyq;2iY0%F`mVlI41ilD-)3WLCbTp?Txh#;Y#zQ*{gqT; z$Mh&0Ix~)t1v6lbkqHy003k|@G9VY~Mm9(gf-+B$0n?~gG=4nJARR@(a*{DVCpVes zRC?4;Ds{m@zSyQTjX~8rq>;;mWl#hdk%bZgjPyA5|1kE>QI<5#qW82l)3$Bf-P4@5 zrfu7{ZQHgrZQHi(-S*e>eCIv)oO|E1?)@WIWL0HEX4TpmYh~`pU&QwZYADgZ_U>G@ zJ6+yDq-T3ux@`4rdF|$5k$5plSF~As9uDmm=L=Qn^L2G9{JsmDY_r074g_32?hAjd z)VQLIRy*xqCHUmzG5lWA^3t=+9pW(jvX2u{I|dG#>VL?!O^{z~*$%5505*_ajkHGP z5J6PQnQ9NIRjv1+_CGGCuHHW;__{vVmQq1vp&Ioxu#vS9_awWXKyKh-e!%DgxePq^ zqowZcvh|b61$tn!2n1;adfd~$A~sRPH$cNwxOIe+Cz2+Q9kHe2g&L(qRn{AsEC(-| zj(6PYXtbUuaKv-V@FY03|6#K&I#I*V^mZ&Idk!^>Bl&%-yjCnN zOoURjdakuE!^MW}mkXZ()uRI$bmA-r`4q$LZMfCl#r0_>Vfl$lDKT_8@JoKUI$=g~vKD)H*Hr6%WYSn(O$hFU!`=i%SXY9S1hu(Uwil>cr;?=}t>`Ga1jVU(`gl)k> zMOK#Ge4^_9o$Pj?3s<$BrAcR^-87fu%qsHzIN2*91y0Hztn;V z)MTL*Xa#;%`xgJQ3r*Q#PJaP3Sz>kF++R8D-IuyUhYo;{-7K#NyP8F)YN6+8Bc@~g z1Y>6kP8VG;H(MJH2Savn5Tbs% z%Dw%5E8c(gk@Bw|Jqn@gynWp1>Y7NJzUH{ujF-{p6Ad1i;Oap8^#yfHLeZ@DxXWf^0sh+6pCaHvqI zhepl?2RpM>D*(D)Sg)M%Jp+ zv>1IMQFYGqV9W?PWDs&;T#~rpwhz8RtwMA(cMtY4F9mNIysHZwX{dE?0nd4ExF*E% zZtQ*OD|lE3xwR`J`FR}`)18o5U7c$+Tw%pju)m&Zh#C9h0=%ImS6wa%R#`m(9Tx9c zkhUSnccVUjR_u`=|CJgpEW#Dp)E^`(G4Ve%SQB>a39u%O`%J@}>1kFnevHeqIv5F3 zV+B}j*CSE$3{IO082-r)NO18I7mJ`s$~I>$^k& z?0mTKE1JL<6EjB5SdUpUR(D6Q8L`hAUOl0s?AbH0%^OSR&0x;<`C(S6wMI-FSFePa zI{xqn%^18%&l@tOI_NO^su|Cwssslr)+@QK4X7!hLKA>dkBoiWqXjGADlV{DCEEBo zqUXCqd7&jm)mli^~kdd7HjB(au+gO~9Rc5JSm%x`LGei0jQxGO?V zgQTr{N3*NOPRT<9zxf?5#B#P?)dQs$ajPNjsD=8{Yd`74FPSJJ?km2w(2s}!TvC!_ zuBUx4f)P5%Mc}NtiHjJf_dNa41LVX?*=&Fi^+x-Q-M2K6DDgqtD^_8#y#Ljn!u z{EB@-1hB8!k1-F?KXiJ!s);%BUSycEz7F(~)9L2F$z2w$vAhe3C;&Ef;&5m!Eg_x{ zyM%+wv%tY}lp|gVSSRdFFbi&NINah$HmSTFG^m!-&c~_1JT*eri%gh-T2rna4=VF8 zKjf+t=LYhyp-H1~#F3c&sLf}q<+LvihVJt0TK4%xlSsmo-|SV%<>QJutDqqT_}lU3 zyM;z6EwnqcoSOFh9Gdj^EpLx@^M9jxdfaKYB%gZHBBE6-An7SmZr}!=~r^FaQB%8VSdLw&PN;8#|@e8m6z}qd|Bn2B+D)W zi&kZ!c%O;$0@>dzt8oA+XyGgsAhq)Q%}|W^lHVUZ6^d8OJD_Q@K#NM6T93nrbu& z<+QI+z`&&tr2VJV*B?~g?qikiN7d@9YIqy%4jUdf`F+m41s7|rz?XC}&P%z|i{<_C zKb)6UhBifRO3Ryq1{Nm>9c_>b)=n5%({l zjGR`VP0@Iih)V0?Ts6ZU8ig6X#ZNHY+QxJf(#pT{23uOFs&9o^w!bH-d$k>$cCdxv z>7MDR?rA}ouQdaq>Yu@GkbHd5Ek9)8?54ls5sn{^>CvqJw8X}HF25$9IinGe9>PO! zYd=6bz6XvM`!j9^@WSx9g3xjP<^Z%D7TX1;BlhhO6rb;#7PKe%w^tAw&u@z}1&Cqx zQAV$yK`jK^5>@vongIStQ$qQmVcM7@|1zveZai`Of&m z03NQtmofL?++8Yv1s}Y2^V}*2wyO@+D)Re^ZCL zlJlO6?`;%Ew&cuQh&$BSt-P*9nLfvB=mj!+L!xSMQp;TrV9rcKDg7N03w4dEO$?1{AEXrSRO)b+Dn~KhDdz%)>*k8jognOTTpWwu zambwV{no>5h_2N+?NUqTvlXOuWoI8OF12(G>`uDpyIZLbO^Fps^F~F-i}`L9oA%W? z{H^mv>fA*q&gogF6>ij12hdXjw<)$sk9hnep98p~ za9+Y1Z$vo`Jic6l+7W_6H%i-$<6(BAA^?q^&9m98w+L^Xi;|WXk`JZY+b0zO%C37T z_q6%bmag5+WWQM^UXSFhX0n*hs#P{}QEKw-M^-oh$(8Fd{mHKo9R`Vm5Okf+hN$K4HuWm#Ma@y#pA3DTF(h{`TXbQOjMei%&OgK z>~N9`_R9ZbX-nAA>E=r3A$I%KS%su}<~l7qqWyN5N%WFJBR!P!Vr*WfMF5f_ zL0q=B+pGbaZKwp}KI#}~#Kt5cl643&^k?olXo?p#QX zD>IJ458DtDT>!kGu?OEWj<8Zu05%32ebn~@JLKS-$Y*hbv_@!+SlvWel0Wr1iBjEa zf#SEi1NR4`qFtFTkEr0k45y@K_KnwlgjapP4E?o z-iA&e70gZbfa8$6(cntIN;=b*+<%H4uI>AgaA-`at&vM8N~2v~6hU&0Sx@c~RVUH{ znyXxoK;ghSZ{`gu;+q4&fz3dHRH@7lFy%PhC4#`pSn*Nz9*%XJM9aji{&=3!Xg`vs z*i&ZMG=aK9`E_wP#0ocRiwJPt%c!0Gh<|2gwez&Kd&u2T^ibWZ5HPEG+rtQ? zhgwPuD1KOf=KGWe%qw*>-o);{U>#ODTtL&9UA40m|MHOY2y^}Y=F1N1RU$ApOVvr$ zIqaeQ7W9NOV>|Ws@IxbT5o^^W!9OSN8Oa@v|hs`Doh?dJR3=ebZEDVVj`(EIj zRyQ?7{1aowqhF>Gbsy+Y&OzYsNeugeKk52Arq2SU(`1EggH6QVwL)CzIE@%v+ zHfbg?xSE*kxa=bvTqWM^#>pHu2LjE{-3n(%1Wp^q3AF!TWlMjH+Rr}AY*KJ=WZ_8V|)H$5JIu1b&xw2 zq4-x5mlP2Q(+0NCjttULwun972I;X58r)BPX|XeQ4QPNc^*O7-$dHl|%d*OwaW!v_|(`DO`*NVtu^PFHT}eU0@QF<0#AZoEE(@4+dI zdP5Fqx1g!LFTZdGZ;_rrQk>~JmnauwI8wBtbh(zK=1}+I16`b`i^2P_6nPm%9no~* ztCf0t9@RW3;e&e^i}9s-cyT>K?sU?A4-$J+sCeN#(vA!m!zMK&WV57*_QtQaeP64U zGy_Q@X}qGO{)9d6V~jYmH*jE|*&LDQ?6hxH7o*~(k#`OGWPeo$WZcmk=F{nSfXKfh zG=JOTLb{0i3KCx!ScqjT#V(aB2o@?%g>tJR=n5uu$#`bqN`B`sK7h6LR-#sTlQmVY z`u#xeU6>YqHloa8HNi`h|K3rh^hnjAQ-j%r9x2kZY*?3G#e`S?*89>jVdXxmW%?PP z-+z;OOR+?-1lGLZS^VmZ+i}$Toi?9jPkD1LwVshE)!5T(OYGCaJN(ne2hr8FK(zs_iL@7ccRdS|DkK(LJRq@OD2lX~(hkR!6hR4zD*#dV z2SabKkP6I24I#o}tmNUqJe>m?;}N1R2!$a_Xicm^&28bL{VW{}p79xy?tB*qErL-< z?AVuSMt>^l0FHiBsQ?t>_%_7adk* zi3nXDn+_CdHFlI&wv}4O|5kU_ErT%KS6P^A&rj7}U7nj;-h*shr@^v`oirwrE8ivM?t*Tn+JWsIM$Wq1s$spP)0}9H~BEUS0kW%3Vh; zkb*%>v|d|XS*Z1Is?Bj%P`0<{Qd(S|Z>hDEP=`xeTwPvhfuaa9FkhROqVNmY=E7Qo zDQj|ebYRt&=&CDm`i_7_u2A2mKL%T&+G}NPWff=EZ**m{>6cowOM`=>Eb(r7a@-rl zdf$Lr(AZv>-vLqYbR8)rwQO6UG*on{Gdaj-Ug%Y?#5{x zEWqV_No^tdeS#D_Re+k~E_>Fk>cT=gLNxjJ=ps!c``g9rv}N%gm80GQO5+zqP_h6y1Ag&>H;^}VN9>VJ{MW zRfzK!S!aAt}{GFX^U6{bC?4&pcTl~dxlt=(I{zghUhHV-- zxD535v$f${^BoKGe5N?XpcBfDHbD?=@?%%xdXV8w!Xgi|u-Tc?>PI=kqVMwulCVp^ zdC}fdB*g^tqL4)5s8%F;Ik{56VS>qwpt*UmieqxAEyv=r-!t1xt)!k+o}mOcLGrrq z&LXH{wLqBj3@Y=C$4IB6{zP(A&q1p`isc5Z+L1hT^6mz6CGg%xsMiQ{d4AH_a$I$1H+mq1dV1G-)9H$ep8pT0sQjRms`(@F6lRgf& zWj6Qd-q|5VCMLzgLF{H&DG#zUQg8G2R%57Z6G|!JQX>OHywj}fO4{*_k{Yc{(vCaX zK^QEj)rIPcL&Q)C;jNT}pMq;zGg2Q;1DY5o>U3?a+pMHIWgzCs`c?=>)AXN%rbhWo zlLGy<4D>VHRe$1+G(?_6wGA->u!1l^AoE^267xH>c-ZP#61f6>CR-uHion`hrjiqv zrKLhyG-D%41x;w$KCX2x;>qd!Q-iEmJjJSz1l1E8vvqF6iP-$=Pxbi#Z$QXc`+~1) z^W06$QT+G>PqJ)P>})epY<2u-VV013)9mw%I7dzVxX1=$KxO;~GzDJKRGL&MheC>p z{qZMf_I#DJc+cJQOrqJCl7+sd-a~V-(Z)l=b2@gYBDud=Y5TF{wTz>m-CF=+fhv=n zne@<0k<4-6c%&uzRqn+}Q3G{>=W@i!SZ$D6ndq3425Qp@V>VLSuwUe~A)();;I-cvB&y%5-U zOwloYmqdKsq64mA)Ocp2l1+x&G=il&R16B|~G^p>P@t z*aGqpc%mLE2FV6_%GvNg{<@T<8rQ?R1li!(bO&6ueq_Brl5<+0byQxlHaW{|;U13Q z&|T{MAyNRwxp?+{5LN)m`igX;9IsN+W0^(Cp<+Fhu8LxT^aU4EYi=U1ahgf+p|Q}c z?1r@uG0_9D;AqRZ(1EL=tE0Rh4dJT+&dwdS2|ysk^lUVB)p0f9a5r=KWug@qSV(iJ zvEG)_k>@6!V>DCYV=AX3XEI|RzNvb5LulAX=<@xuJiEfHHVvh$IG`-h%v;IPDAKu+ z>0HGUXwJ-jxgiY*`xDbW#+!KAlqn(RT>n41e62zDU+^{fPWMs#a)ms zwzHt$gCjnnjY|%Dg4%n=$Gz_pXv8nv;NOrS{=p&qB|$K-vaqxLCzXTae^15w7X$IX z;0yooBL1O^2>kza5lK@$LpxmuQ)?>)LpxKWe@ho(VP?Xo`C@zEGcdBT;d8Jv{7-BV zb`FOB$`)Z@{jY41FTMW(E%KN3@ZabUUl@u1q+I+5T7-p_{r`p*nIDTz^=q#Fyv=TsN6X=h@_bvd)3Atc)8CpHXf`#G zww*ZGxg~7OYvzR-x^6D%i z_~i899!gPnWi4P9#JbYo=r6sjW>8N&;MB%}J)?fO@V-jo-1ji`T2weSlV7T9IN&s- zT5&fZbG7Av7>DKfRRs+2yWrXnQ(aB|!i}&!B&T7G==#1*I)%3zCcSV)c?xdM5jn!f zWs0pNFz0VfU&#(l;}MtR*<;+(#h$>aRLk*M1bv9Fo;)(5y~B*$ak2k+$2DiW3x-bh zqPjRm19?XUFZZgLnbp>0{!WHcr`12)= zM`rL0Dqak=UU1%|-;J1Gxs-F@2s#yA|qF9rz;fB|88b6{jXo&{|jT~f1FAGma+18 z7W@Zeh3#uLF|yF(voSK_vwZPZn7`)PU-|d`zv_Qy+~4O+OkXS(b`Jc1U4ONM{;T`9 zJu55gKhOWxSy)*Ax%ZEqFTH=+VgJ(Q__F`k&fhj)68dlbukF7!|Iz)c{~zU_cK=cT zYoC?jtDmp(*WTaqr33x1wtvU*x6Oar`m+D`9sc!R|GQ*i{Tc%+6ZBtufBRsS|G1R@?qvSYL|tE8n=eoF zZ~V-EB4!xaIT-2xE6`}e9meG=QP;KB(YQNfDpPzall9?uBt(2-BuKbEs^FM_03F1v z!+@dj7_nbI1_DMteog&KmEd?Pm8+{ttLByBl>YJqyr3xV)|E<^m5VPqdghHv)Fzcn zVI0p(EB2&t1s9)NSD&4quOCoH868Vn<`*4HU&*?r2sXOv{r6*mdJ$_o$TrC)=+uQF zU8CS@nyS6{~p;BR7rp)feg=LatVVX-ow)=|CuS31G)u0d}&ls*K? zKY>h%pyG&?V}F*QNB@A)0c-M%ZI8O>*e9KiztRY!3dn(^9?p&2^^E0~@$w$IbdDh# zeh&5g3VX7n!;s&W4Q{szF4hGjjtTB{1>0oR2t%nyv2NbJ2Wx+%&k>l)9ePW$(8p5)edj0|vOy-T3p^)SB4BwpMe}^1WQcl0ait-XAy(!^AzJ0W{>fnW zHnq=UyYj+X>Ufd1P_ER(%%<6yXX`5XUiW7;t#Co2zic2Jl{Q7&b)~)4-Y7|QRNPpS zhBi$eJqsK94-V^Onl(du1bByZxvrcyQ^5CrGp2Lo9wjumrJ%k0LZ$#UXJx6Ah*cX+ zYNGzY@4U>yJ1=g~&_hfDlEcV5M7*%rV<90ct_Vdb1IVHbzDTHXf#PVo1h*biD(v8v zRO+=J3Q{VFj8}7jgN6!HW4=c7HXJUtGbk#KciB{ zRhacDm{``GL5pa?)pUv$C;58e{e@3Zjn%MZ4AhjG78joc2udA91WEZc1k;D*M;Y_g z(`FQs1ezHg>a^Jz_xiUZhuG^ll;V;h$#${Sm@KeOAy!sKf*aBa%~JgA%f< zVGViMRnSmR!S(%b^oc;y`+(7Kx#N=AmX*VINogvFcbA8wA72?A*~Gt?Wni}?j;D_0 zm`q?)OU*_p6pjMQ*aT12l-Pg9(dr_18{YDb{PceAVg#X5uXpsd zc;J!j{}q~`t0z7dsu6BqIm;MhjzJO~DAycWt`5PJM)4!mhDO}Oo13Wyqtd)QFNHpN z}BT|?Zb?ZZtc92a@rO5iAco!rxW zkh%V8m!_tb0e()-nM7SsO%V&xqR!8Va?ElbdEB32F5giWH3bt>LjztJqipU=oDy{x zoT{w~i78bFYncW0E+`dA6<41#m6p}(TjGJZ#7a4@Q0^T_`+LMj#cd6=A+ zh_V3NM9Rt3lS1d~wM5bIB7h+$@Izu}5mti3k7&PJ2HD9WsrJ@tO*$2 zi0&Re<6OXM6efyHsfd$DPeZueP;~v=!dv5{W5h44pHDw1T)Vns6J#? z^l9GYMTHnbiDtb!0rM6j>cF;uh~?R`aVZ42#5&6Fl=h0s=A`q3P%r~R0?QfY7m$&!TZY9(c~>6$h7Y+6kqD%MNBjlG&w;8)$e2JHM#&HkW1B8=AIdS z>(?(Vm2gbm)RBr3qR_RK_qM+9u>u%iW#1CRa(*LAm)Gd!JarBU3xJ!H2LYROyraWI zGwti}uSPSdq9j%UsJ;y=|fo+y;_!Q1PI#O zI_K8es+OW4hUIFIIQ|$U9$0~lF6;4*@x9jjt>D4{E0mnf5Xe==bZFBETrIz?sM;d! zdp0BF3qg#>ztL>KU+Z&UN#G#X^9r+t|Ja#F0p&l6|2QO%t%1&zu1pW-81rp~aME6- zQmc5N*EQD%Br_@<*+C^Vxu3Xtsf58zFHR0GF@n0u)IqM4U!M;p0Dy0?{;P~q+@c__ zS5r}5uRdPfIY7zMsidMok=*-X^qi$0+k)2EWRhF`CL<=t)=sUv48aI3(Wg>xQDcys zx&0`M;Lt1uIuH;%?OMK04CnVzcD3bl#@02iK{|EK!u-VC*8U@!mm*u0#J&^!kg??^ zDzlFcZu)odd}RAnQ=N={77o6xZKr5C&Gn%vG;_S4mK4)ufK7&JVgF5lbrPgAEhHW2 zjte|2gswJx+|Lm3TuMj;L$%Ydlq~QWs#ba{Vl%2c7DhKfkQ_MiIeLrS#=HS!XcMVC zODw8K6)BqF*U5Xq`+k6nbhYYqXP0}fV(<6!Ua;y_iRI#KcUP3hdpbo3TDU|H`nQ{4 z9PN(}N1pony=q*JvCa`*F%JXi)}I!(tsAba?+FwYF++zaXssIkMz?HYtXK@Gy;LL} zp-Z(=ag$=$QtUYL-y>-TY>Lpq!w8hVtDuJa?w6?yKA-1weMq&2?kF;_avd;8+j3Mw z;R?$QunYFEx-vMZFUbDhT;c+#oh7bf_K@Oh# zGBKh+K|{PjEq*1(JkDk<&#+Mn@oYS0CkF#IMYsDqjS>7rOkn>wJaZogQ$|jV`narN zP>8A`NhZttPX7#VskE=O^=OGy?+#5}2NSq*b8C6|Mw;^a0(;iQULCW9h@5pDCuD79LXD=O#*U{JMa0VJxE+mJ5Dj-RG-U?LWKHBK%nxwf z_ft#d%|EwM*`FSl5gf@fe->)l1}xO&-)1E=`}kDkCn_DK2S0493r+-GUAA>?g`(fp z9hLH0N(Q<)en@98^|6WJ_NsoL1SVVcRn(`oq10L>Hm%s;RXOs<#2dc{y7F)KyvD-I zxa;ZTZCQeFe$q*XLqsl~gb?Pve(FB4gxb7)ay|dDe-96Zg=0=y46R z35&u=4P}ba#1qz4t2y^7vtHOmMVIOL8zXoVkk%KY-^P>=%-!Has{Dk3WWy(rv)5x1zMTTxCiw}Oi{p@|D|qoFoWZ*NeJ zBxfiv627Q+2`d*E+C@Cr!!6LFS|!-4lQ6*@HB&GQbRk;!TI^SWOj_(a zf$HrscLE8!%5rbds(xtX6F}l~yMcCeHVI2uTI|y4c^rQB$RSS{VbR#H)C83CDBXZL;8JmhrP0_s%Q&ys6VFZ2j(sU$CAor|egcW&z* zzwONR;?iks^ezjd#lW1fNj1AA1~GVSzCT2SkLi8$U1mp2LoCXlZPDUx=3cxz;5wtv zJ_Q%^LVnLVy~rgvL`Oc8-!7iyp&xh5+bFIhmN?-9qZ_o!6%jkqSqpOk_xx zFZcx>G)QOhvDyh#q;Rxp+1mEndvI*^4n6Vm_GRx(-HK41)v$=cmZy##r4@J-haQXG z}^61mn_jM&Kq)^N(|Xg zd+uQ~|9Y>qGr*2z3HEfsc4BfIRhaK#;?R+pe55(~s|PdGRje?O z6m1H#c*;=4g^sotBqBZJ7}I?{8fnV6L!a1ye%&sQa5gb%*()hJ>h(TazphVT`2fEP z{Hew!-%2Oq*%8djoLJD$>92Kl_v)d9=%kkU)3|>GQL+WBSIwcH!&7bf)M!H>e&5;N z0++O$+By?9xVW$LBqjrP=46^1hj7lmw4_cSbE1vvL?a}>Ht6|vvG@An3kM`5JS?hbab(E(ZHhROK0~u+hh0TVKerXWXgWu7ec~SAE(Fz&+BhMy9q5v*?-Q z)}Dn-?y;)bwsqG|8hz&u#B~`1fr6WN(P@IHIlcB71WBZG+um<^5yfTS13FBAkaod8 z1eyV9`Oy-LI^QZxXP1kUkF{8<=$nSvh@-{TMsCi*F88pby!mtyPM7Vq$9J%l)S%I6 zGZS`b=3@EO*X8;02>0>Pa|Y*e1$VXnD){2(JD!MEXUxJYFJu%aY|yM?SO?$c*@Ha> z98`;3D^N?u?fDXc;U`+6WhOwWZaUko{KU&jRQ^0c6x z>}d_^5EQIj6X)29mF4f|n+!k!TJ*um|X7RJQ_002W~l8Sn;jZV)WkE4|1z<32ze z!3PQXW)t!}nm+S6Q>cQXv_^%;+|OJUp4K&AgrhH2~ZgOBpLU zo?F9SAMi1j)g`t`oLr?U-{Fx-pSGs?; zw33$X1tpL|mcTPXmZL7$s@2ONAB52ZT*pD#%S2=>_&R~5N?sz7wccec$b=|P1;GsT zcJ?9#Ry4x52;|Z$4Wm-79E~O_&*RYsfCR$RfXb^xnVcJ@_A&(?!K|P`i$XKxT2Ww= zbIX>r7Q?H>RLJNeP#b(d-{+@?PxSkVWNs%!GFhP8As0%6kCqt{3+))+L}ac)LXNj) zqSE^&TMQ*bYjCJj#$%4S&nPrFxWe$W!H_Le`;R#9L*ml@Q1td;=U$k4)t~B#jW?m8 zHoA^y`9JO%E(M;Q0Tj>CfD?L+J@0 zT1;}3qOlC+2&{Uu&-NgG6>$IDt@^lgU9anUh&L8biJvsCJK}iU1$GZ^!hQ6(73%uR z&+2NFIm3UKk;PEw)*)A%fm=Yb$n!@ycL?WeA^d!>T-d4jX-ZeQ)b z!O8ZzgktU;T-WZs4|lEn06HNyDqKAm64dLq{?OjGw8oLw=FUUGpNV(f-2!5b?(LGw z6{$0nxC8iO(on^UTV5V+RiTX<308v~P7u(lNHJh;zQ^8$JD-o|=|jz6=#tzV2RQNfA>% zh%+@L6JtrIF`?5-wJ%-4eJ$HNtT zd9L=>lYQweO?lD&F>3DS{Ba|jZXube4&mIzUH@_pm@G{k(_K_YX;8g?rioL9 zTYJ-a=mX-*vnCLHpJKS+cn4Xh;f zl>$KY@B2dVCZBhH@U?FT_jxTJ1sCAuH9%NY_BSbbv0ny*c$wVz9|zmv?Ukg%;vSQ-UHaL2gQTR0;pjL_r#o=)Sk^>5JYBkFG(ASlwFq_tiGW<+}NWZVuA(e zyki4$ZJ$PLpAg*Gxju>9?p_FaQl)P37fFt5%?Wr?Ji~+I@5UdU+{n{&M0;88EYJ|x zp|@n<%u`h^e>Z2yAI3FE6zL!_)j+YM;dG0B5;#5hIPX4RKG8(dxi`S*+FvFtL7Xot z<6Z=&-UCK>=su02-+tk|8E@5B*GctVG4eKm4;eetFYdrCOH;cCZ|Q2Fqu~UYMC+b6 zB679<)Ud2QIyiAuQ|C2qG-J-lazs`ESU$JhH?H{1nccZ6DS@Pw7y!Eu0zqKYZ~LG^ zguudMcXMnj=e9uv1y=`@%k<5F8(uvxf_2qF1l|K4SvGh2PPy_~TAaY?gU<ga@DE{rvSS38`^CTtNWkBM zy%arqz)yk_AO)ZYg8SR}DZzo~TAyd0@W~KrW=|2|ym%)G<1Q?0w(IL*hQd(4+TIr; zjhw3^x)~Lb++mFw?*1OEm`lIU_yGXi=E?J#GmDaB&J6bx=fCItc(K4=%~=;2%GT7c zr@~Lwv2{~7S#0-%R>Hx!9fi?xr>HHfJQnDiCO8yLi*84o#?=6@-d`sS;(}CNc=s*u z5fSNSZsai?nRb9-X7}lnf9pV%#Lcen9yGf*3a8jc1Ev8Q#PrcjsoFwpA+urc4ud|9 z>~8%g2(01L6XX;3i24ibH2!PTi57I(EC4R#Ls;T8&_{q7o*kYYVLDWWJtU9`s8ZnR z*Fmq_O9n?W?||vt=&3CmKk%qJQCqO%b&3?K%WVUugLkorv61JtdE9p$9P2+-;%Wt{ zwqjxp*cC-Nwe_o{(cgEyG(=N^hBlun0KK|fa1>H4!MoQTv zP5*P{=@{>!_hUSU&!Cw`b@%mNB8x;K15gjpIEo{w+CgZyhxfmd$7ue_@q#Br-)tLh zL^P%bsDt`};oir^>kpJ?K?m6WTl}y)8 zp>0F(XtXm;^<1~-#9_O14R(p-DmzlzkrEDtjy8^t@zT#JT@CjYH_bzF%)~0eyBQ@W z9=^X1xcyqF3i#oJ`oiokg2bDi-tF<=mgl`d4fh*x9`R(`JGvp}H_!NE{Nb9W8agdO z9&yh<-jGt`kD8z}`Xkr|ND&Coq9j!GX0Gw>!q*pIV^-n#fJ8)KpaZ z$lt41mKRI~w?CXzA2*nasDN)O1sR9vkjB%y`aI8d`~hKIy|Mbo#kFQXEXled)2sS& zl5L43rTX1Mu+Q1+ZeEdR$+bhKN3!i`=CuvZ^QxAU0t*6iRP(u)D?0;J%;V;s@_`gubq`9u`SlZ8dFy==Z%P^u;L^;c{>oq3 zEjMp4m$uqluYEMGeEb~{TYnyH`q3qwA!l&}0}@ZV0;8H4c`+T+0F^bQV->^>-kEl>?>fr?eVI0HD^nI z`r<=ii@)Ss;%VbZw3c_5KIY^I!BVZUTsBY%qV^IN;GSL1AMBBZvxYzB_;y9iNhZ91 z?VZyfY{|NNe%8Q9)f`2WUDWRy{QdeE_hm2?`BcSfgqLN~8V*#~$IY7hs2jKtLzwFqf?h*tgeSy(EAnL?(ZiIn*9tamv(fZX z3lD~;VLrJGS5F%MiW%BeZkfh-clG`m${go=gq|8eO3%W0Z3d zc@Oy~8~SHt$60+f&s4)bNzj$tZe_awQOy*57U+o2@;Mo5_(ox)d0CZJjr6H(`~JKy7rUwt#DijNMnqHtaUS8qqS*2828<#j zy%Zic#Rdod+)*h>$8YrbV)Wa=x!mjK2 za|D3XzH;AD*KKC{rJZT8ci!O!C)z~5{4OHW)LH~CoW4G=S3Vc1YNU=)q)6VuIJnZ7 z2uXO-{WWWl&f-4)1Nwwueeo;}v+HPJtZM6?@%{d$QCB~+Z4`?AJdyI?fd%ONyoOWj%{`9q+{E*&5CW?wr$(!*mg(1^gidkXYb#B&pr3vKWbF1x#pUy zYK*z6My>fgpYNz^#?8%RBSE1}@bhmtZ?<+zlc)QfeXR-U0TTn*Ny;gxmxMZ{LFU&= zXV(WRHFdw=S1~X9d+f3J)jL{TEWSK#g9Pr z4^K{(^iIAesIyn6J|UE_yyOg0Df20j-yOMB#_k+5SqSn_X@hORdq2u+rhTOLdHfe6b+;Yb{n;aVW=BFKu}iqY0&J9l*b&c%2N%t;UW9@@E70l%S^ z0egoDlue)NUXXOq&xvj=nuAL_0FKa$`Z$1e|dCeVBE}Nn`3EQYmD*MGJ?B;GAp14n1NN*M{m?R&H!;g7XzwyF7N})mmXnk)U&eKaeFIS=i#Fj=W$@_@Evb%Sk*P>J^aCar6c9H0Eee&CC-bs`pJg| z_KV^X1%2)tCqx}<3UIDso9T4T{m%fCR#F*;_C~;dTE0jG|wR2}H*C ztOS-mR7$JSoe)(mtzaWu`B{K=q$lW|2F&e8!l;*;b$=Pko0;wXpTB1+^Xfs*sv;8Q z`@`-XT@c!7hQ@r8w0()B=o6K<6#=ga*TmKB^2cG5CX}wIO5NvIgtr{G9PXSi#xQxV zsLF*}=k(`ct-#3_uoy0V(bw#Ac5~Jf)CX|~QMX2i+y-KY-s~T=i(03B8h&k&FY}4j z+-6ypAJTl2n!i>3BDB&lL)xC3HpIEFGCW3tfA>48lsnbHTo}Z6C)Ts5nsuHOUV8=@KJ$4KetX+J(NErHs7Z~9A^p(b-=}pAv z86*zODCTQ}B$ph@45?3!SsKcT}lqz8@}pM#GW z20hN(;jZXFml;B>n5`Ej-i}!8wlQz0x6W<2b0YE+W=2Atk92aseYVW@&Oey;mfxi8 z_tqNNjXl8Xn$~vFuHeZylev#cO3(_Yk(BeJ-e2EA=j1eXSO`5HL{e2&x8`-V)p4|N z*AOpk&ZHe3p@|2ErO{SGLB6*}zQ+TlC@N`bv6w>#>cvx_?+&-h^J|Dc4k6)iU%y-O z*V^y61iVL5Zy@JY-NZ$G*NaGj0ztzNK=%};k0oCjO`vfh)}GkBTSZ;QWqKgskUSyjrXku-FQoT4y_T9ZWyA*YFe6&K4Q(#avBiKNZp^UpY z7JYPX8fvoM@-IC-7AT!4F5B2Rra5aaA|hdOJVR9?ao_2HOEd)d)gB9uKyGk*zKv)) zgcp=NyhlcAol#{5TVHH$W(ZqpUcb9=ibD@9Ze->n^6`OtUT@B>X1tAb!eSqzj46c^ z?0l)4l_Y7p?9D_u+l-71m?eUBR~~XA?u~3Bi(89-b|8JR%?@!;K5mY2CUu_^O-0@b z`6i8BkYKU3l6M3#kUj}Rv$>ho-`IJ6&182hmf%=0=XpyMv(e_9G@!UppJy~0ZNHb* zQ1E!?Sp54)x%tjQ+xO&BQK2dBL^-AZBnXAy9&fY=7L2SIoG~EXbCN2p#K~9h>_Vbw zRBmH!EcQ*EaKe#N6y}&z{YredA<01}8RaTepF6U^DVEsN0PeU*MH3vwMqpjKaN8c0 zoQ&}rahRcBT<^sxA8lBU>X9hHE=s;rY*u2_MxgFa+b%7zK=I`J3Hd!V6*Imkr=5zg zLt2d^m$q+tVYC%=(*pQPWW9tak-tQld$cdN(DS`TwLtPA1 znxSLpQM0nRNf#AZEszQ~rmMN(U0_*n23WnZ4#*!WJU}~+KP?NZ3;Y)maw ztCA$vM$I@{HS4Fw$TdoeOw^e_0qFKx26X|E7{Ow~unjiEf-M@gNO@P%?+tqP9TfXU z_59me4@AZFwu-bJ^--E9-%(OAO4~V)xrJWNKcPyF&h&}!OZ9BKQ27#L<_-S})6liZ ztMjKOk^5HMc=5)niBj$JLao(;$!5R}iYO9~vwWGTT*rM7sXR`U7>PM+M(G4(d?VbL z7)Mw-wnT|le2T+#3`GH3#J98izy;nd?hYxR$F z-e-iUtE0w;0vP@Bha5(me;0ondJ*|JQgO2hr&PGS#JO+H z*nMR!3Ryt+SDJR2DO#1upkUu7gbiKNz~(j9^Jb(?6tH~_f6_Zs>oME@|sC4~roUj%}z8paMe3BE0x~%Pq*Kqjk`z zF<<-D1Fi;Cw1cle(D^G|qJAj`F7dQ8^#?yvNwe<=USY_d7N}(TG6Ak(@8q%-!4)%; zM+CTel1ipH0+x2_lqy(taIyryb=;t!bZh}**5FD*_igLq_vwUce6jmV)y2z5_9Q%T z+|X6#;z`XOq0g=9)w+MzeLQY@ZmP4?IeF8wS4Hsq)V|9o)f+}phVQC`HB&Dh&2)=H zw|2e(I|}ELbCRdV!Yvxxe^`HJ$jbHXO5d8RQ0g7LT*O}_Wlt8IXZCe?nCMJEV1e)S z?d8H4b_>q)QDEV%dxKEIuwy=b;we)Mz9I2;|wJ&0#2fu~IiQ4{` z8n_k|SSOISu;>!aFDFRO6bB39M=`No`nTcI z!SGH)PteLKN!5z=fdos8jeCsRMoZ6A1fR45bL-X+1u#s;I;AEfy{{$oaov8!$e`8T zAdy%3YT^a6BzIsXv9S&iJ!J;+p^Ngz87dNSv9SuFdcOh_93bJN`CTBhRD`EwoAdD# z2D9UW5M$*knHHTX`XM>LS%~XGK*V4A)M+OEY^-mxP<$rd_x?IOQuzJv0RBH1_dnE_ zPdA4Cztouj)55y~f2+p)_tkg*%a39Fq|xc==ve=s1erev{=Ff?{s&e6S9ty3i|;Zq zvHlIY{?DwsW}H-1+MnXPuaJ060F-6Wc1nVLi`p2wBS7jo9R9C-Q5bvx_RZy~vsP1r zo9G?-R5)JL;PXQ@r{r#`HG}`^0zI*uTuBWQkb6J*>qJd=@sCT3z zkMmg4#fklh8xORty9VAA{l0ehkpA`Pu$p{97MQns>n6ae^{JdZREhb;Gws>*$-0Un z*^c9pw+&vv5t=%5v_2-nM$?yC)nDQURRf|8QRDUnYZ)R9=(RT$_H{H_`6`H>^D50o z)xXK0q($HJ+SRxcHvvp&cCsmF@7gq(U0K0 z(cd-o-Z`@^O@G1~(_1+oq|duFLGQ2~3?(0SsBabNLf(|jpTk<5@SdpuR$rf)?b`cQ z0MQ4&6Y+{+xv(V=tWOOmc7PGbCH;P>u6_Wbdh-HP@%)Sb@8F2Sa4rm%qmR$Ma|3Kj;6e?Q?v{ zzqbFJ>u;2iKi>}js*L=(#{TuH`}eBEpP%|qufMtS{>vGmXJh(TXT;T9M_#e<(;0~o zNt@$Zt@o{;fXLaOnN1Ax6UzU(`jcw8zF^uXFo@JL&k`x_OD~(8AaWQq8=)31k;Whz z^eA~YvdBqndli zBZm}KEyoXsd_Z;o!sP696MPi8l{a{;$%eZ%gVJ`Z?Fg)k zjn{pxnUSNk6%)vf60jVd+1%>k9JID_3>|4bP_uk~3W<$;($z~pTT}@S$gR;dxS=D6 z^Cp`D5cyvDLq$IBK0y+karJ-o+LHiei{mm<4VBGfT8fuSi+(C2g?G@Ox`N@jin)_C z&GW~{&ep*e>DD1DBBQEE){@4$WGvqzBExG5SL^R^+Ba{?K+-{cGUQc>Mo+Lc`MqkObKI!HF2_t-2FY3xLaq;{t%c5_zgV zyjz`K{=;HNjSq;}0cTFD)}M=SQ6H6*)@%1lJH%$6P5k}K&5DrU9_(HIyZFTw2}8sS zFv3n30c{;i{F~|xHpvPbe_5rGwSJ~?at^@u3f^>R4eZ0$&PxB#1Hk-IMY|we4u!E! zyN{0f?&twL`i|>%1X4e!y7am~)-DwhhIMkv)zCzxrec5Vck+BuI_heF*i2!x#dJED zvd=o6ti{rh-)thj-4F5Xx{I@W#v&0klP!ZJCtr`*5PGNrDw^}1Pa>iJAVj!nN_PKB zQHC73j0z_~9bs}#wh;2c&GC_@MJo)E_Wp3`5N#P)~ z#3BVurf(vs^IZ5S928~wKq=-@o_1NOW$J$YhZxv;mr36iY&{;18_=`-WcM*Ti5b4r z-x3#F*N!DEL^NKUJ8}v-TT4_`c{dv;2r#j^y*RXP+MuMSxuix5eOy7QSH!;XRT-EZ z`=n?IIXZhr#A`LRi|O60>jB{CpOm+&w{#k?;>@`|EK;*or`b$&+ca7F7QN6^1A$A5 zD#__lM<`C|cPMDC#3jSH80i@Ft>TT{gpFeNsA2Ccr3B=w`uC}?I7_E@)IH^>hF@*!7mW ze$wjLn1$~_Ok(Ab3KXY%*UXZx?CA%JQ8w};0(*>At7ea@NK5hjphZH4`uWqt!WFnF zy$pd!nBh~d3&FJN>*u5d;}nU2 z*3y$W`#RR!7CbwoV=HO1cIX(Woh`7LVY(R}zy=cVji8AN!s;%;2vb&o*zt2#KZJrx znx;;7c+w=LkK-^Jl175OYl#TVQMF>8jyzVJ?srJ$gPNgEWyl2=SXyNPH_qR;=t%U{ z7RrO3?Ke_caSVQ8tTL=@vgVp(&Oodo%2yE{92IrN9|ca4=Z0l+=(vv$i^k;`ll_L% z^Z=a0HUSPRYR((ije&@@KNq19(1Srkzl*6lK_DI1eg6}?<9DzHgEHjhY;!#g4iViV zPqge1{4LN!rW*c`Bfd`qT*(P}E1ui$dKz;*A-GB#65{n)7st~YRho3^f zX_4$Mpyx(Ih;I6KK8oUtbl;G27Ur`(NSRk{Gp@*MQBiaRMHOY+7*`{a4|K+mnCaO= zgohd{mMituVdqjzB4^R3X1A{&F>w?n=C4IOIOJ`(1VL$RwncOIS-%iNqkPybH4HP6K9U?~cWuzG2sAQ)-)C%k^_ZQ7HW}P#6bkY;SM>wMKzW zxza?7yiXX3oOX!M{wvN8R1^*ZHUk@{n2Z>x$=PGWxzJxbEKDn|si!IE)| zmgs~rd+njAL0$~ZQeKiwPOp=R&|!UQ8SY(LU`9H$-AOddsS9?8@{`OtdzMO5ZIv%+ z+MZ~uH!S5FR~@A!tb4`>8|@yR=k`_H>&9?ky*ca=tf)tpAdF}t(==%SUPIm0?w$$k z(k{=5di^N+8Oo`4rW9JLDj3$sj)_;!!GVtJ0u9)vV1t=cW96~&&Jpnd6i)XrYIR9t5XgGycP6Jaz?Gd0cE%DIw=oKA2 z)}9zs7LM>aQZ{>xI(wE<9lfG`&cOm-b|R$vZM&Tq>%^;dh=scDYmE_otSy(fg8MXU zZRHxnN6#(&L70yF+ykBUv9iq6NhwQ-N7kXP;I5CCxiPKHw@G#0p=E<%#PEsFAGKJ1 z2C;^+>0)sbide&$eAjkN;I!@Q+7vLV>OLTDRB-jr;D21Gc$Hu6AOxktiLN}uOPr&PM^xtP?|9eh}&kTA3}@E zZZD0`>R^8fsq-`Pc`Jg1XNf9KDUE-yFucJijR8W+%0F9%;NZj1PQOwkZo_G}Ua$pI zEP)F1TQY~mGp`ZrE!D(%j-^H4!a6R6a7x|J173Y@@xXyfU}D8QsqHUYo#=`C3#$rR z(;JlCm|rOZ2mG{kilFGUd?dfJeeFd2Mf7zObH2I)6<6Ueox;y%WIXUDqqa?L3%( z4C9ll%@L8;?zF|h-E=1<-e`jj`655m;HT+KV6J)LkSER!Y91+VX;7iBNYNWffLlce zDl0lC-h`}w{WIH} zEp}g=ohYnk3}k)}IpP3D>Y@eYx=asAm&Pra!M{hN9r>noIh9kp{~!+qw4aM034hy zt_9bTYcreK$rm_Im*RchO`g`D--QTeE8S$Sti2f{Mv?H{o6Roha2e_} zkW^4a*cyVWep>#tRMz!Z>{@KJ?2 z`0}!yK(=By9%20JSLPGkF5G$I+Yx}&isyyA0)SE(V#Xp1+hW}AwmGrnSGm6-g1wc=E(-u_l7=+6&pl| zD#ITto-NShmQ<{XydJE<&{uY6WKgMKp*~qSZ9Gjz)&it_7w$+#LLqu9M4TDTNtX0x zFGhO%VjFsV;(?L>8Tj-Fs!!8#`;78a(=RlL$Z+TpJJpTq_sI~M^M>=|rgz6nW`@my z2N!HvHg2n~#4GSx%oEsk*qE}{^~D9*r+ct#FH$nu^qoVJxT4aoVKmhew}{9pN63u`-G%6&al$CX&C*N>>%P>`Gd)BwVIzKc-Yk#b+#(8elb*{MOB#71clDCWV@=dSHwDro`qrzHg2JdFO>3Lu4;dDmV z^WMzof`i@E>!`$_^+g+NtL@g{FizScU^bKe&HngZpe6kp{a%K?)dqC22f18&PE$Xk zJw%tOTfhx;J6vPFj2@Ffu>dHXvD|-uU{aRbrWV2p{oK%}8bhKI^G?V3l8tM=$HMFQ z{t4D772eyS_3QN4Yvt@6zK3T@DDUn{#R^fp-**Sl6#g1vz~B8*Icxcq6EkIcoJji0 z#nq1$YuddEl2}6yVnB~mz3BY6v7cgz5f^`u`XW#p?EnLIt=qZp(4J80dk(&?WLAOhTRsIV=VvV^(JvM^Z)Ts`8EkleP@{1? zk1dhGN+wS%e4o!zrDjQtVwx=jRX|^2p_V$6d~&S^9{K1ZcJSkqP7lN>n3jj!mNOv- zks*)&X>fagpUP$m|I1fND_wGXCI{bqc(<*;{uqUB$2(5bir3`UxKP*c5(`P(xKAp1 z5n7mw>tT0j>*J(qn{&yrs8i+JW9OT7oHe$2Rr;lNrJQ1h#$xNx%PmaWIwfP|ncMGx z(6;MM(KiO7@DEe%_F?%VSS-Kow$)4RhdfZ)q4=lMR5e6)NqgKEw3Z7gn*x2j;C;oi z?I+K%nv+X)ShrI7Ym=pE&`2deWo<)iUiXJlBIBvib}kchumd>?Cm|$F4AKNxiAIp9 zj$$;VEf41Fu8K?6k%$lQ@Jp)n-AnJ!8;x0CpFi^lns7XBasY5=TO;j=TX^2^gwv2s zeU>V1&V34W1GEF)7#}d52nPB*mwm}gbIG(ehBlZ%Vhh*UL!}Cs_;hmeGu%(OKe=Xu z#y*SI?2X;*k-Fm556Sf9lIb2>SuFwpyqy*+)JqTyujKO5Q~h^w&@y{S^qM?1J`}p3 zWZj!XJ3Y`|S6H%*LQt!{0gcgH&!}yoc2Z^uAW&hW{RjJ}XKtK}f*n#*`896b<}B)Y zT8tGWs%E0`aR;Yx?*^XOBa*;k@rd<`t*?5cI&=hFr9UP?Cy_tal4M?Ue+}QgcK}*K ziu8G3j!qwWTkcjnr5?{#7wpG8!;&9&qxzSuH_Q`$1k4+1cE3Hm|vyxnTRq)5J2s+ujZ**7ZU z_nRr%f&})mE$Y>{wy&T9r|tB#rkQ^KCI^lNrCSXT3Yk*??*^HZ3lCpak8Y>UXI{tn z-1%w=qWbJC>_v}Ea^`a0#i;V|{K50M=>G7g%ISu?JY8?LyD7!`@w;NTYm%pUYrca= zsdi`P+?h5R9HcF4y?vsw-s)N}$@r`}B&?O2^Kr9-InQlof?24J^f039*a$CzBpj~R zc!;)3tt9K7L|@`{^D*f3(!KJX16ey%QQm89o>*42C=;hEa2zY5<)F3%oV|~hU_v9_ zV(>+)J&6u5f?Alqd_~IUh3UnI+kHumO`zKRU>cA_SeeAh59IPnp4D3g;%X9u7AeZZ9@Jp~E!~GU4)dhii>=eCtF7O){ko2D(dB}))w?zF zQBOfZI~s^m9BnfaWH|xSbJ6F>wa@mD>AkO^9}2$mBQU915aCZE+vHC59h6-Q6i%`G@(*MS3(k_hQV}Rn0RJ;Iu_9~kgZ}KJ%ADJ zAYZqFEWspwBb3FUp{5`wr|95t-I&!;xC^NXp29o25wb!Puv~&95C%H$F`IMOg)3DI@A56=e5piXUAxpEtY^MU6 zt!)D4(fg@C2u3$hAp|-7HqP~snNjn6MXRNB2?jYl=v8kke^4P>+&el|3RF1;#yFs~ znp)B=5?o%Ka%sdz15L~Z9U%K_Zi|}0pjeC7Gb4gK?DFt*Su0jEq6^^SbOu+UL}<-ZTcb>Wg9`dV2Amga<)3R9?ht2B1bpfFGJi1lZ85ABPbnRhr0( zP@!h3YP36@uM%eMBq%wEBiPZrSGFv-+Wh#8UO$*!Xo2V6qIS1rcC08D?DGrMvqV4N z72Xy!MgpX#60lXU+#)@oPJC;t2!6;Jqt$Q!dF#FJ?l{jwAU_RxTM{zk z#mcJye1XzVLH;*?04hE}X|D$USZVvrWRlRdTb4CMuGOg)bN^~Pls(u~NRss?mRyhl zgSY@ zE$I&tuTjN=jbKX5BMP{J_zL*EHpe-|ur9+Pwe=d9WAzd=5v4}CO*mmv!o}t>U*GRn$5afob`~#bocNhgPPP@2-y%2a|3UaEg zji>qWB?BJw?+{te+ZN%KmO>t6UW?={i-8YfXRYERg$+!soUyIDZZB*nD`kzMf)Z(n z8H58t2(Yp%BIT@sZi0!tKMG`1{$!gP_3a`cd| zylN6pQhr#pUigai(kQ#uAFnB(K*;Nb=p`+v0B))*Uqw>;9igwryE;8;l{J4l&=e<> zyw+i+{3zQNjg+wlKqY*<%;2XXCm_!~RSV3gugNI#aL3zB`T6AVxo^{nc8~7AqpzxZo?yQ^ajQh}rWa z!|!#t^iw)$=$;t@e1T{=cZ~kAs{-TP^H}%XbJ~lM#;^;ZwNWT68oJ+54QNVQ%U;_@ zAUyZGQFfMi@0*r$AGjJ_&c>@e=niX>u$g%6bi=Kn8FL%{R$=G2Q$dzlJ$P8W74P}i zQw90gGTyKHyWYxigS^qYYcH%B)?9EFyWSi9EboyxjmKLx9evY)Q|hn<&j+SGINqC?#w|SS}*&K4>oc3yi`i(E$Xb4;h_b zS1o;#=Q-zq{;2LZgRjgC&MnQBo?VD-)dZD2r2Vw!U!<)Qa>2O=8zi z*0Y->`pVW?to6#)_K=G@T$Nv_mJ7qKJewjLHk+P36L-x7b@S^c-#qhj6t;%H{Lb>3 zD6E>Unzx>|ck`_2RKlCJUdmd6J6%8tZp$_n_+|!iX8;8ER-I>U`?)|Y)#cXQDJf(RFuOXUpV%MM*e2)`#;uQ|3DtBOsvfR zi}9eR`#;S;75q2IbZtZpO^r<){v7w; zz#abU%>QHlY3%1sFgkeQ$MoJY2LxSx{D^>PL_}iLH(67-A3CBjp*7H| zHZN{Qvq~pGcj1SOQ@8*j$I|iYfGR69a}`0}-@!Yc(}| zM|Jlcv~)^^S+!K)Td(Ww&59PV8xFnzd=Fck<{piKgS_Im=1$cY5TazEVf-l}unz6R zlA5UraDswH#ls?i;l}S_?VcAiK0zj>@>yw|@kY}g<^xDRQbU^B+HqjIjV^X-cDv)X zsljKteTf1|hYNPXO_JeMRl=cu(~$J5M{st-$Qb8-gauy2A&{HQI`=)`Ta4%76_Gu^ z)2LyxN&)~QV}(4TxdBOv%^?{H9mhk5&tjaLjSvo_qY57<3I5i|BO8R!6g0@kNCr3{CWJ@X840V{Mq+8QU8HT z{ME+B2+7R$$!+}E{%6$UbNe4y#Q(4TuRed_7XOY*{Ktj%FTBKmOxu3}Cg|z@J!F%f z?tf0%WMrXd_-Ary-_6xSVWH#cdDF0wiqSc?CCd@KPY zfiE$m5$JbRiRwj?;2!ZZYKnHAOh;osDA}@Eo}^9+l!`@>5)!4~YGtUafKH|HiI+@9 zXa4SjuBpr0m&?!Z=)?3&r_RH+4ErEKP*yNeLJUH#Ylr(6{Wv(jH(oBg33mPfT>d*5i=(y0jE@apGk!#4cs<@#q^sv7!6`I^op*mU@pNhPTSl1<1j`7phHQPJ* z(5O!p?^PK|7<^WOs3`w;WN491f+Q(Kx!Q~!0e@fk6c>Z9k(YcK5BShm61<{t92^HO zeDlXJ!t(rjaM&2)9FMFCVd5YIN4J4JiSdl-l$RWe0E*u#07z?AG#lQBtM;uNFyy%dYw zLYw%sF=SnSkwkF4-=1YehuC=ixFO33$#khtZsB`b;x?|>Er8M3zn}(X_}9kqJt3-w z>BffVIk}Iptw1pwXh7c{2S3SNkl4X>#c>L231w96IT2aJwhL(aBNmhB-h6Axf&kz3 zXe*NFxA{P5N%MFCQt*&`3u(5`4G@jXiY*$JNd|F>)}3V^a6o+ra;GDk>-l1v#e*ku za{3&xE|1M>O9p#^k9Bq31ChTuLEB-#4p+k0048WhW_IOnLP+#|pZ?zT9$!@i*48?X z<%ZR+OJ`13>G~1@>Jfv!%(^Fw>?19lexpsaH^B8KE}3paT9>j0g3JV3sx$xMM;k7Y zx4>x^%yH(vxsvFom$x)`A1G#`R6igW(P~%lA;4(R?C2_r8^tZ_tt6&wEXhv5^B@WhFATrR>wd*x zCedO2>OQ04Y=Uf;^ySp1r2$HWT~9Q3Zb#hQ^W8*W-rX{yZ~q1rwLF-#%^W?HN}n*V z)liljspL*>VT8u8{@2l!r9NtHCnN97<-<#*Y19qR9?pR|0AL*{{yf9wEX8!$I%nE^ z^P|37Qyy!gNKTnWW}@z^jL3CVBF*86p406q(J#!!`qpdM>KQ7ETnLx?w$ zqyGNNCPTdh>jL{BLJGFRnG*H!%0zF+rWkcX3Uf`ie|e9w4SS|_tzA~a7>?@BOrpwM z3q#6OZ4P(8_9Pw`kN-+LVU2lfJGRgSvkOvcn#u&bzIse(qS}01U~w0pV}2eNi_)ND zm+l(*&^=FsYydk#-@+1^5qU_m#<_K-iBf$PkjK9W+0}+h-8qJaqZT#O5W_KO8A9rP zV$%Ysh^@_D9y39iHw)}i4hdZ`A>K=!^syCC4WhP)el;zBUiL*YkWe!8#Txj@-f*!h zef}BD%Y>YropXAt?>oJUdq1x;v^&S8#Hl71j@>EkpkfVUZ&bgG6I$3>R@5%BP z?d0t|zjAz~zv)PM4y!!BD+K4hasHJShO_?XX0tyCAZb9{{ACpNakOyZ{FYfr51c}J zxU@qsyln#k$^R=lvjIlD(`1i(%(UN^0$9$A6LAlbdsR>mDia&f0$+8_l6rst{u0>; zlT10R;+dnPC&C;;m?Fb_TT>1WLH4l|9GWW12Xd-k@D(OVL;zpR2A;@I?gAWm@UYem zG`CSQkFTn}4cMxxO(et(bM1Jw*flwUS)VS=ywj}1glR&>gmj1B!Q)2+M#Y%3B&(GJ zJC+R0DJ@@Ba9)D0zq{cW9m>VxH^g}lq4;U|hw&ura@6SnC;f9ps^nR!9DoQnZt6HU zR0;eewYu=N7a2a$?U;f;cOg3!Y~g&~+zhKSvuar4MxBzCa#e((VhZlEt>h4G`v z_z~HJW6Dx|hjdKlk8JzD2SxWH&0QrnLdiE(Sb1~B;A6S(3NGCFZ^thBPYzlZC|%F} zSh+aIxVW1&AY%B0F8GkwC8nh=NQ#4L=*{fFO7kEt%pj|BuS(H1M7G_aWuw2Y0Hz-! zWU~>f3pWDEOAKBC`pY-;_wi_9qt*LxfyL|eToLg*Eiq(nJ9os#Y%zx}d3<{y-xP5u zc}P`tdw@zLDbnO)cVacjVD_vst6@=zx*w4c(Fgh2WZTc>~=g z;F2KlA#=17!Yv9jg(Hkc(5->{AxvUy*CRw?ZbJ}ZGxgFC1%&@%p}ql6=AC8sh`cd% z0@Z&rw`mNq=E#yIQ^w@(CK1?aSszg66ue5X2)D8wjn``VBNtoGhX4J0+QIsZ8$(6IuB?#}(v)NOC?Ev@|8yo?tyTOeqx1SofdTL$GqOpKtYaH;fg z+jxS(;dxzZJMW*0W-fJo$G;@~`gEJF3Q4U?y&5y;PF-8B8G^MyNs@dI8NPQy7n2qX zsa~sd zzV?&P@c5V?V*k)zqpL5tJjv`@_r6bw<9)L^;6+?=e0ftYU%8%L-2dr%x!cy2js~MNEk}l-Tj^^f8YDY+ra-C| zD--VFdD68MNW5ioU|*4e;GOEUo@et6q_s(6at(~Qb@&d0vQK1MG~7gJm8F}^A>H~i zEysZx&*7(n)_8q~nar0OJD)AFW1wzGF+&-zsyu^qW-v?BB5W{c zp~7}ed-4LX+Bf6D!@5|hdriyH?ij?$ZQTfO>VBbXsvXJ5bbPSjPX|4u3frU`i%yFh zDa!RjbqCEd6Jz3p>38Bl+Z+wVvd>{gL*4Hk(Qsiwdl&!=v~;uE`|kC+&|psuv>}{L z1?FfR88nxyF4I>y?X=qHKGd2@DX5dJ9du`1(A96E@|UXi9WL)K1_>jVY(dhlBRyw z`>;d;)T_|+Kh?xKAl^~crBTJEM|a=GhBzAxLriF`7{;7TFc62;N;*Awm==4R)&nquzV_m!?Wh7I+9$h_Hd#m4; z{SxUaoJl4!MGfZ=P!nz?Nob94Me1cfcfL444;PId(2g|a5j zL|eTPh>89fYnnKOQy6lR#Pf`H0c*>n6e*OMLLL%QNGuSGKm0%}OQzR*0u7qsN+GKn zkyxk~5EyL49`58Uw9?L?o-#pAzq{gKWAh@_w7G!G?NnYn+R!}Yc3ZLDl&QRMNanRt z&G1|!snljA>>Xv|*f^UvKA$on<`gTqo>HP>SfC)mAXa@X?yn3G3SUrF(lu@9Xdd+o z%zN?YM8O$kkkt-q^H(gZRUp#c%g6%YecububsO|?Pn))VKcc@k*lO@sXNAk$(Kunh z$NAuRbevtqgS0L?%^O;9UXU4r?YinG5;3*hB^_EQ+vaQhP#dPqRKN3(Lll#YFAp*5 znLa|nu912wM#)uTGYBN0WK!$V2MI%oRM(9{;lS7nN6}+)N0&0e#Hi_g6{AeA?LAdu z>qghA?)9QPtL9HY8COC#u7$16iR0TLD}ZWgzt{necA}dV?`q_xA4)L8@-mVR)TGpI zoeH88sT0FEepHy49GN+_9612W zWLWc&UZ-Yp74+w?sibr7?+>c*3i4kwbRHV!Zdw*>fL-^3<8Ch{Z&)3Ry{Ct4);W+7-3XFjZ38cdDnNe*_Jc zZM?A@v}(hM{*c)PX@Vu!`bLYy0ZRQFkNkHOHrZ;3^dHzc{FpNZ=K2N4xxoFO0ffH> z0}X59ru34Xx2be#DYH1I0-5m@f0YO=)AToVzAj-zTV0r~uMgRplVx$fpDyvJ5n&3^ z9nVjVtAlNFqO6u`xh`2&79?G^c=i-3>wu!$gekvoyhX%!uJL+bM&Vs|y`i3z%c2xsSX2?d`Hy8d2#&DKfzcjXviJ|m!RfvIA9<*C( zSM@pnHD??z*ZwlL1++!rV6+4uFg_tdEi>YC%R|t|Q~E1-{5i!-(Sn+7$#g|th+HdL zx60$^!Ot@M4Bdipf`@SEb=l|U@rYr70S&SL89m7Y5(YH6m|qW7ilke49r~G^s-mhY z#xK-<8aDH;8&ssN+%BJwUMb^M!|%APN-qk5gYcukJe(p^ZQTiSAmo+ED?GFVB(3w# zxMB`TyoH^4?-0;{xH&w(-j_HW#*44MYwBzqJoNZfudfATtoCbUR#aP#M9u*h7;RVg z;Nv|UCXdN3>%RnnUKZhd5fe3QMyun`dOd9;e{&p+R=A*bqFq*rHUDnNWDu3C$E@I@ zCB_nyiCAy&)_;45Bv+R>yu4q2D02& ztg6xs0>mybGv^8p8G=e#WFL6-JaAluTtaMkT>y9nA)62zQLimRB*Rm*%LquBS*zHU z5=rNSs_ScJ3&uWKv@0&y*SH=NCKBQ!S3XhkZyh~Uh`!6AaXQp%uPc_pZgumRYd7M@ zYWHW55Hv(r3nwL(cfFvjKVsa7UcbDrms%lfzr513l~!gRg;k711fJ46HEABCWW@V{ z8AjIWlGKio+Q%&k;*c}B$O|$qYgP9}XMC3TtaULJh7s2X<7eURAl*rvqS1B2su*I- z83!es=iPAL;(ozuy}3C->zJ_qcop_~xn0_HZQB>y_50m;*uaQTq<0>FZIocxt&dG# zv=Ubyp(PM2#Dui=&a@l@IyCp|C#FL_pDkv;q&UsyLy1&TB#(v$L>g0WhQ|%p`GUPB z^L|I#v-ssA;c1Mjzd6(dUMk-2>;9o}T-1BB9I(^Wh{c9)@}cyqwQ6xO@{JOt_K-nE z%SR-UmuuUkoB`+4hC?qAIHl)5%>XM--JI!@u-_-2GvHl3ju;ghKngRyugB;YV+Giq*Gt~f}Ip~LS99$y~0wVXL^=z&pXUf>?=wV~kcG4tX zXD5LGw8o|XuemP|gzEkNFQF0@C5mz*MYg$jb~|GWl{ZSZG8jvi(HNq)Qnc8$P!SO= zT9p*?rV^znq!N`ak*$(_>D~9aGwEZle!uVXm+4OT&g-7%InO=MdA8%+^Hj~Td*$I1 z?mElZX^WvAgSI8EK`409C)G_m_RPw8{pRY~t=XH#3RV{u*(hu+`*&Df`{2|5!g!g8 zR6}@`(ZRLO@u`Nj5dmNz*A;u8MAD45^Ev5y`)S|i7a0wy>VeA`HkseI9n5)@^{K>m zptK@<(XuXfmy8G$xkocvd$)sDqz3*=mBYm`n?ZxR2HV|NwOgumKIi%>hYD0>bfkYR z`+QEqxxn13%XzDnRNr1}Ci{TaA zRL(e`D!!7l%_k{Pgf+YNok0D7LHT{1KAO_@eaZRh;_Q;vadn-am-G84@Vk9FDzx7{ z>@f-`SQY@cUcdexU#pxPVPa{;e!9{_u_k8ly?TO>{N?oXd`fLQMnq)A7uitc#sy?$ zZvL~a%u8nLj?uExiu5oUU(2S^&uvm^S~@R^#-s-8jZ0Iz7QLz&t_mqm`PZF%w2bqPPS`%a%7Mj?+X})iQ({26_V!5Uk6`$SBoKEN-P48GT|KG*# zK@NN@-LS9VMKF31f2^3bnZ+}TGd?A;c{rxUaQ;FwKZ`IevG0~$ z+_Jo~Hv)v8QFrz%)|sn(beZx4sNHeknhU>Hqpm|pTy^M=Qkm>0_*rx7{9H3^-II68 zgfMNi2eNk8HoZGEx2?V|>(jR)d*@NZk5RcAf!SYhHv3AbE}=*I`o*>C`*dbKc-NeG zZ`_Y8&>K%6X#Wr!G|ll=Z_B6>j(O`+GF}>2H7{>}%sjefyvoB}O4_j$-_pP%`_>lN zb~jaO8N9SDbYe-<6BD-PIeo{sy^}B2_kG$bwt z307xt728bUg2Rjd6)G05QWRb=$I7c{=gtqhl@z{MGidhpsuRL5uMP?vH!Z$CXn5TG z%gZtKy9pe?{5`aV_lkBJ+|R|Se@4o z*W(XuGS)(py9VZkCcc@Am^J5W8w-bJ3KYcQbAF&o1N(7nKp4E2ov!_xO2u5j~VCk*eZAxO3EVnP(*bUH$~6kYgs0 zv~y)8;!skS_DV&<*Yj~p10WqG|wAg_= znrMcwO11I_5337#It0o0C9jl(cZ&$}&7s6seYJ0TS0|;nT&q}bhs25nDsSG2yFJ#G zQdr%jOYd!e=%ldUbbC?AYXN<0CAV_Fn@lsPGHWj1?9kKdCGloGw6!VuYLf2_PQ6?y zZ7?`->}-kWSm4~bvgIqRL-y(1SS}*o)9`*X>OxeS*dHJwC@Rs_Z)jl}nxC~!Y`%)J zYU8~CuVb70O(oPX%#)W0U8$O*vb5R(Hn}h`d|kh4kwvzT+l>p+9=5kkJ?EX<+hsvD zlvA*1Jx0Cc5l0e8zC~U-U*gc;<56MZQc+S}TaT@{W+L@16703Sb-m7C-}+kK9w|~4 zTeCVRRv5Xm>frh{66b>7o;)sw%#}H$Y}Cqaq^d#oO%^ zhmwgZUCVdR9@+|pN|jfpZbf2nxyB{AY7b?;3k&+Yr^x`qm6Vj#o z;@v*Ry5jr2Bo!5Rg!s@?Mx$4aewXy5H~7%~w?AxVOS|RolsZr{z(>`k)Mcv*-f zxvRaEU8eHEE@i#&ijsXtJ6GjxU)?|Nwa$aw3@w?8@xk(%C+(4)HIJN2o@lP9)|93< zJigvmx7Cm+44bUJ%&5`5t(9*3edjf?tHsvNm3FmqNF|H0;5HaJ=a}2;gbQ3!HoH8Q zo8+wY#pSg}ZGz1`+k~=f9quoM?w1sQs3eK{yn$-VTy{bAsro_$uAY&R7c@I6m7^Jhd(+T>~K1h8GCzI z$|0YVq(Iu*%&J$9Mtp=R*J zhK2HfA5Swkxq+AYLaB`Xp1A2sp!(&KOS5Ip#xzS=jIuZT25wL7x9B@}g*Luuemkw1 znxI^F%$OFxQ0rN|&Yq#azO)=!pR$PPrjaH%*H!w)`4tRJf%dr%CuU9X_Z-zD&90PB-vPUH>E&c51k}KiTc{MI?aiXYcpr`G~={`5#Y6@EOk= zS)8)qVK(ijcT#;Z?)hjNOMUi&e_Qld@Z-MxguQ5*l_7YLDAnba*Bu zMrJ4E-rM-R$-D7&C7D?1M`}IMc(m?8u+$!@eE8-bq3)a%rLLE$g8`}?EQf)n?&^8C z%*L9vry3g8;PPxupZiEVl^);FA!%}CrIEMtS$*%+_VxZpf{)nZ&O|>KX-^L>4SA;N z`Nn2-PfXGxF%Jm0CVZaDP50b8@;afPPVdVJW>`1nuNBHOxNZ0OU2U%Vl|p&bhOOD2 zG6MM@##28OZWydg1c4idJUYz3KFgBPSk!B9oM1 zu|8t2-{Ehs2FzL4HjM8`s zO(sDwXIE$(9{+!GiGo4GKl?;+{YEgZB-2CQ;EBi|0&h%p9C18efjUJQ4u>2%)hWxj zWYsUHsJ&U9I{V+!qO4;W&|jylsI6+bD)m~xt!B_j_oeNb z_eKUk`SwZ(JGqGpFcb;w;wmezw0E=hO?{+#+-;X5?DYfIjM|NNCNE&u&OCD{uHL4U#`f*!2>4(4bQ2eb+u0NNK zn+#R0Z+rbS;-4}1@}4xSA6@aoP`%C*=Bb`Ei_oFX)wVgIvYp@S>>tC;8l%gzEp~TI zcyz)w=DU)M4m1tB8AmIQ?VWS9IGf{k=g(#_=sr_)?tdAS=KrgDfAon$fFs@H4$7!c z6bL7SekXmF(DNjQ`a7Z5=?gw`xP2*$(B$C^cexB;mE47Oti2bY9Eg22JOCc+Rneq95H zv`L%<1L6O|(QTzCaWdG}c@hU53phYpA;181HQ?Z81h%k7uYeHL41?IlR%|+(0UpxO z*b2ykBMwW>4iU|GAnFxICep3;F1K#iSBm@G-ubfFh9e>{;qdGKs2UWP=cPI!14wMc0 zcormOPgONKu)faSvQhq%gPskV{f>PgpU2HB(4Poxr65i*eo{8))Fj0&Crt5QfX0Vd-S zgn}nJsu{DG0e*mk6{s2DFYAY9?-Hy=vr;o)1bVtKERFTmHb87v07F|_jRtn^0^I!} z&T~ysU9<{jXi+)!F{P+5syj2ZtT0xtFk1SVT3Aj8Hbt_aJDstGML6wcYGKjR&rr!C zlbzz^$N&be8CzI9XXKb7S^Nx^EFLRa5Xo-FN|u0?EMW#qmVlKkaRy74h?OjH21}NR zl`LrnOO}L{ENKQymV}ioc?L_CjFl{T21}NVl`LnziXCpj+gZ~lutNWt!GfNdGlfNG zt!R8tGf!84dx$gjhd6V7FzE#pmJnx_WC`At;rv2Sxmbcgqudks7pI@Mgg8B@CB*5Q zz=?a0)1E9Lj;2~d9322B&OIT(mc|SK6KXS0b(fE{w_S z2sADY3D9!rL3RW*YtpYTNY7yja6p2?0~|2~XWS%9@OTDb-KJomj^GfmWQ9rKA08$u z;VA2HxOIwC1Q*0&xCw!k9gG(OS^fGzBq9+{gxnwwhTthgbU}%JAYU$qUc*48(9eG` zV5<59Mgm&HOGl!RF&N+h7C_VJsOXB5H!UFh14h7NKp}wPf+sEDK}8q-Joy1SD)!lc z$qm&x9y%hhQGjJBFGfWTbi5cyOU2M3cq(oh9gzx_e3-N(K!%kcz^0XtL?EHBFHS8B z;DMk6{!|PH=+IWii;-}s9b_s7j3_`IF&GdZYFwB~2NV#-${z3~psjo=9V&Y2Gz?Ed zC(*ogcn~`ri;;nOl@|j%z_OVagJCieTbH0F$*3)bmj{)M_ANXZf+wP*;#3UqAfw&Q zR18Ky%fj+Sh(J-XbVSOu@*z|*4x<}@2dH#xS}J(C7J~sx0BQ%~DGR{R&XE@*fxd(n zLkKt+wK-wvIJO90j0#WBj|x+;dO$#^Sp5S$5DK=;1km;|^#&7&2-<1$@Fft@H+(S| zmD7Dsr2{;Gl24~YtwB@iU?SjxkpYUK_AFjHB7)UPz=MR2NfTfU_gi3zIgb8mM~3E0Y=8^ABjSxU~~iU0B=5H^P}QWJ0uSeGLAY; zrT{~2V!U(&GHNxQiXjBhsHf9W(6#1NI#6KHxlhB$sFjtMj!MLiAAkoQwToiurj?mO z0VXsI9l)qqz7z`K57@M^2d02w2J>tPj!4G#*(gTE$QfW%Dz-jAM~RgSf+NGIjdbd> zAuxr4)m;?B)&~MpantG?233izBbZ7>EuTC*fTX}kJ`KaReFT`~iPPvPAgnqzE%@^n zRt9)7n1^8K0EQiV5Ih+{r+Yl*10yJEl*V9G)X>X|QNUlaFc<+e8Ejet45mi^p<}b? zp56==YO%HQ+`~ZUIcki9LAB@+2^1r|K4@&(LjOGpIzKjGy3jlrE?)itK9HIb$&g}1qmcAL``1Sh0|SB~ m9_Wdl0gb3nFoccJxu!px&SG<>WS}un2m~Q{dBe>{LjMKUegq!? literal 0 HcmV?d00001 diff --git a/docs/Realtek_WiFi_concurrent_mode_Introduction.pdf b/docs/Realtek_WiFi_concurrent_mode_Introduction.pdf new file mode 100644 index 0000000000000000000000000000000000000000..d0715035f4a9e446f1c55e426b8236a4ad2d616d GIT binary patch literal 179449 zcmeFZWl&sQ+BTX50)gNV+&w^O+}+*XU4pxNkl^m_4#Bmt;O_2D1C6_UJTvpYGw00I zIrICgRP~Qt8;WADweS0q`|3p|CnWNXo|XxgtS7&xt*4uZ>(zY2RE@^`!3I_zK9yj~$ z5bf7P(4a>fQS(`w!(HiJ&9U%J)D?RStOE#Y%dSsHhU^VU0(}?VY{d}n?eOCl`7fO= zWepGZN zT;5IVzVw{yLgB3wE3b1a>Dli~pU)?-=oV~p7#r3NOtruq+XaHH0rB!f4Wi2_q}N^@ zc%T>xJoi*@H1b9Uay%CW?(68!#_q#{FC$nZY*P+=`c}RsCM9M=t z?i`CeHafS~8wkv5XvUsv=IBtWImy6LlI}JF1PyD8Iup=G8JHc+lo#>1pA#e?z`ZMZ zC-y~hiSNk%=MlNVUgy`C@kkjidL#fA`UT^AweB7MA2m%Qzy=nOfR&y8J!<7^R!xmb z($*OI+(*BEm6(i4BgB4=^XT6E|4zn_u}V_2K9siIf9|gb+$&5Bvkx z9&STV)ywa4Jx1)en=3{;I~fWYr(|xeE~XP9zOQpqAu@mS+lZ53*i?%UiVPcCKPmhXnz2O=Yq{6f>+O>3_u41bAz2P;XTyChiCw|p??pe-?k+x@xLt2q<#4shm>Wfljpik}ScT&?FQVMVq85Q1QEG-E zugoiU_VpRpL*A;S;yu*0Vy~u(TTW-d3JF$~c*fRs-Z$*BbBoo=TtaO^w`pDy%b&pa zu|+(tFa(?i4frgMv<+mabMFsPpgpBUk?_i(-x0W~iszB^DCf7UL~F30RZdQ6cw;8` zIT=R>H5^0{iTQ+tJ-D>9qaTMqUi;pL6}=Ny`L^N5&6q*YD{?445xKt-N7<9mnM9~Y zRpWd#YTEWb&}8g+`QIA?Jwr)QCyif*cCQ)f@poCvuWYn+7r0*~_d(aD$IjrH-1uL#|>5++6790r}ACN!1dkxD) zZSS-EW;{;Y;20Wg+QL@pmiyc6bZatCKYA0;x-ey!Kd>-YMZUF_D`JqumdbrmLc6ws zceAh@KPrI{&`#rilpXM*`cBZp)>qj@&-pE$q1nNwz~xft@3$Z%QEnNJwuh+LZ;^ApeN)}@L|o@G_A^mQ4ReZkaj z&}g${mO2wS!(e)FF4Nyq%NI@X>2`mp>IvTC%}#J|gf+G{`bW!tyZWok!~WIW|GJ=O zVq*L2$A7!Y^iK>>aZhIR14*#KztV79b#C&P2;d$Ux6R z$V|sb$U?_JOHZf`3lO!pak72G5JiBJy}q@Bt-ignwV@k8P!S+x>}+mmtRN}?kR)`p zclrxP{ugOjn3!Sz1Jc0$E7T}!uqS?_M!0hLV%#VX%|vHeJkIKUvTlWjywiTt7EDX{ zBPd!0goXp5NeWLp}xq!tS*K(Mw z=`{F;+dEvZ`1pqYK60P;Rn*b?xFk6+Bb_Ez=+g5w$;;U|?(w)YYo(shE!QPOwfC+~ zm=vQ3So4V7zmAWiSA!nQZPVJe)D@{Qlnu#ZJ@UREA9M8iQmdy_QI=nF%&k(!2K3)! zP`68IqV1e1^aNvz9wXMz@{IG{`525?*3@S|+N z6)H#hY(vHxF_kOr9N7sWfj>EGqrZD?l^lxf)w#MPwgb)kx}y(h4kNnMY6)@t{wt4y`{_(Em@XWLA49%%7G%+X%RwcB8K5%j_?93+GELej16PG+uU#)6We))<7mORzz;VK zhki=+kYE-5cBZ+|Luy#P-O7MX^3IU7P#REYo1wYHV74U|lEN?5jFwgl z^A#}rwuq@^&A#8jAY40!vPWP}T<`0*Dfw7&fpw~w4|7=pt4%r=m0^g`MR4Kq+kTjc zZb#5X!(oq_sR_Y~_Gf~#dXjUD=sp)Nzg>5c24)VWg{(QzWi}YcEChe~J~rYM@QscR z42P~q9IrN*grIi|7=;OZk}I>fpKq$EM`f3@ZYfz2fYETvaPX4?>JG^ZuT0f{$Mh*F zC64dUHg!>krX*XvHN|aw*V`gzLWr0j8#SD5YWvRYe}LZI8-1X($|xO)ETVDGhvhPt{f6L%Bf3L+uw1NNNz$4vX@5 z=($TUnrE$?DOSTv@tv91PUB|)!j?u|OtXd!!QMFKFz>`u0hXp;oFkP_*6FB6iJFJpQokceo!Z;SY zdQw`Uvnj5TXybagX6YeFsI$nNf{pAhiakN#Pg%Eh*ui)FoQgo-TTkKhL~pE3an6~F zqzNCvI7u*Eov)V7p^XtAPXKeCvdo>w0!DMn?Ba>Ifwl7J$TkA3Lf%&=>lyu+E-V%7 za=B0{56cLQyG4wI4i}7CYkvZ&Y|!V7UrUase8*ZTHxV#$SDOgPg{t-zji-;Oe0FwPUa(UHa;93iyxL5fU=RQz7$Rid{9@kV_G{^S)>6L zSL)2y6E+hn%)4L0Yc@7g8B@<{C%kNpp!Z3MfdxqR02iPkDke1%ZnogQNsAU$>>+_MkvFgLv9+DXP-fRd z8+F1UkP+f{m(NXt+GexDQbW$Z9#vp5t1#0@V2f?+BUwXmqD`~4k`y);M{v2XmomHP zCRRVLREb2cCg}(tLsUjb+Ck_&S`@YGaDFM!Vg${bslEnwO**!wWM45rHVB2W3ew66 zE;mQiy?UGbHh>g`|zq`(fM}JjcKsX#%wPe z=S(nTn|$8zUU8NH9zVnpM!iv$VS@Lg_zv-SVa8)bO=WXI)7A=F>fQX%Z?{sF^R@6s zO~@)?j4I;X(gr!`*lQ#4jL@hpd*tXwJORPAFV0!@67(M(xgRz&nJd@iyxMsl5?the z<+0+TUUQHb5UrCja)Jk>ZkJwHArQ{S7f{=!_C}C~&TyoQC3g?DgIexKF1o(&e5K)D zvaNvJ3cO_AI|? zk>_ZHJW@xE&1+O1dR}71{2b`HnF)Imj#ULbXfHKV$+Ho6-*7WcEE~~3tAZCtSt~oj z04E=uuLZ}SSL$wq*Kzv1>sJIHf|*-N$GeK9)CrNvF2deRojjclE;Ug;_I23V1`$(cqT}1$!!Z|9T}+!CyaG;Dpxcte-g+eh4JDn7K&rF zF)3Hjf}wJ8I*HvENq>frAfAnb5%5KO16~R3wvz%11aD$0KahD}Z*NY}me9D7&VBB1@@ZMTDH4YrN4MWe7O7@)y^BsLY6)#&vPf2)hNKrU~pZg!8 z1WF6JCvIYoL#hJ|Fa>4P+8YAoOv{z;fbt%l@b|TMWP4*L*DbKYs?vve?JIKoByu>= zt$4CIn|B8vbW;MVdZ=^OV*FkVcc!%584yO=m}tNeXyE4bz_x~%BZK62>6uEU!gB5lKlPV%ciE{iK;V3V%F%3GC0qbNsYJD;ClWkp;VoHzbXxVhl^>-w z^XDap!!E)x=;CAwxg0o&H#_j zlkCDE={$Q?8N?53DeT9fYjUpAe^qBmRY18!O+`|vSUMn-PC{7usuX`KoQmw^Li5~z zJENp_hF*vV-uv2TVLGyXP2*<*^f-rW0pPwgE}`U3x}1*6M!T>Bs9!{vNcWK=;<^N> zl2=7r@!Z1`Y4S3-^jc1H@$fglh@uI{(i|sq8od;hRS+1~E_|JkCe8j?{stSE1`=oP!K5qg+qtS_P7P6`Z?9^x8Yb+Df7 z5}O}=T<2QA>&sl2&)rW&GrhA*mNm~P(9p}q|5sH zpnqq$ZFcP3+b;)&349VM2jhD`VXd4k`vkkl>JHhy?w|R6IaatLn?QXZw_g;%P&06D zu86xR9xc8+?Gxk@MR!NX<+al4>H1LT=DMV%`aarOzY+rW{_*NOiTg(nx-H^1QMiX# zun+IEW8M^fn@VY97Y?qZ>s$qQ{Ib)I5X1gEiAGTN)vn~bRb)PM#Qq)@@Fq7hu)USn za(d0LEe^Wf!_4zg+SOo$^C``4BbiqCyx2UEvaPIg?O5B+RO>O&i=_Um2)@%0pUOu# z>Eo-K_f$z$7^6>@{Si0~nJZpcbm6VJzc0^f-6>vaG-;<}G5dw2wjv2SbGh)J@I@mh zxhJB})`QwVhX}FxWE*{PbAWVo_3Z{U^5Jp^9=>C|&$B~DWXec)CqNuHsb6Sl40aj76hh(@GAik$C4OYGxV=kd zo-xfFEY5acXOf8PD-5l zIrJ;;<+Qqu<}FsCslL+=6FOPwho-{fvqWJpGy>kC#0q`A_r?w?bWB`v;`7p(J6W_R ztVc2OAUa51wyacJdmX@ z?=4BeXoKu)!-uG?lt>*#TReXi{6c`~Glpe)_bW{MamuL9no@@Huw^VF>}J*Kt1+(? ztU^M+q{U|9kjdek`RXqa%Em}o=yu8;AK3KXeOlv(u>&edsRoRb;-JWiE*GmYP|6{N?Glx4beGO zEK>zb!tSJn2^|ecJ<>N3wB4pV(M$Yeam=BpApgWy(^=CD^LS;dLT52lqC$o5T=(S) z8sC3ue;%}0|E&^KRHK1rXb6Y73^ST_LY#!+>mO_r82at~RO|(*SYuF~nB(~| z76S3!>7Y=2TG4@WW5U%HD#4o#qg-Et^;rv{HSs3@{$5<5$aRYktykIw zsAUP~mj6h=tSi#nN0P#h6`0cHYK=C9D>?1vESJH>VRcaR^>QTa=RA5;2_6iz;>%xne zdD`QB_tW>4DSwsCAJD@Kl!UxS@gZ7McAO^#kaRqmZP1^2#vl@3wl|)-XsTJe%CWXN zr{!8$PePRAYoxEqfK^<)Wwis_!#;y*DnNaA4@>+FS6(jIh42?L&eH3wxsqX%`+Rhf zksY0F0~mz{Xm}I@Ig{cH#<(T=@<&t&$*N=q_VMns1>4g>*kQJBd^2!>T;FiIAYMZr zrhe_wX=&mEBhPhh5nIafBxM8f=*^6-uF)%Cpqw^cd1j7u9+|t=)ePry$K$x+$Bni; zP@vx6iLU$@o?hP8Plal#Jx(B~_AxiAO(_rYv&HGl#>vLKOr|~BOqg#Q;KX|3TQv3c z<|iUdo|u3X#-D+>p7c~kvP#bgiw+iXq3?faeuY29ZG<8SV6ed*|Ix?oD#2^DrF5%gH=|Q9q(k-Pp0n(h@0%A((A07LQ?ghWUWk7uC*NKN>E7K) zC)%fi!ca6)v==EGhl{TEq%_B+*h+jh1472mG{i@eP@>^C5|=7oidF8APjaJ>(Kp9x zf6L7wO8eF+cigNzW}Fh(L?ybCUEw{(0wRb&?&wtUG$G1V7Y*Mou+zWK(L2F9Mi9Ru z;e5gujhjQZ;2u;v;RdNa$+2I{G9TSBg$YK|@3r^N%5#+^(o|SIu}0Fbe+@0ebNjN% zJUDzHTPE9?sZGehf7G;tVa0HIlCHPjvDYz1^Y~$?%B_u1bPX{fH2ovoO0cOR;xJH; z_@gk_^3h&rj2>o6tlfe82fPBd5)Ra1(rNSB4@|=w1q6DwTYB34xwsgkjO?!AHG|#G*GF8f+9T33z`trH5kh@Ea3B2n!bZV&kA{>YsRcyYp@Yd|ZAaHW9Gk9oc2U)|jkSmc`6_t0^NYW)@1+ei7KVOa-stf$m9^W6zWvy&oj6mKX}sh~a<*r|>giNyI5 zJIu9GG>h*`XW!9)XmWfFlxAv|o^ZuIFjnX4Wf(lV1r#V!0657^e%+!Nlqurn#iJ9; zadd26mzMb@e&I{T#-%9YdRCOmMj5OyslBL9I3{Y7a0vi}(v z=$QVO_ptwy_xu?J{22xO83p_q1^gKW{22xO83p_q1^gKW{22xO83p_q1^gKW{22xO z-!KZGr~9YY{r{W=(Eoczn*P5DNq-BchZUel`uND*TlS5m)#4`3S1m*rwBe5-$E!x! z*A2qqFHAAO)b9<}iS|=96&xJ;_$;yi1)sDhu*|Je?#ejdoF{YUS6fW3Mc>QM8{UDc zg^%i^T>2WdB(!4C0kB&QziJ{lNBJYLfi^1Gd;dY=|Lx!WTilPH@qZ;g{hzqspSa(j zxZj_+-=DbOpSa(jxZj_+-=DbOpSa(jxZj_+-=DbOpSa)uWpO|H|2FSO|L=i6`u`^J zH>)ZcwakJ9d{jNt>VyquL=omg(mQd7xJvBfL*$pSLd`bQaD4kFG?+^)wZXUw!`u)3 z!_|i2-Dtl}5XrjVW6S-t8}MPqr7Hq*^&rz{@#!w((QEsD)#d9|JZ{teIM>za%gN)$ z>VC&cS`Q=X?Om`31$xUuu+WoGC+5x}5j=w_yJhTtAaS_m=~=DEB_wS$r)R3~UQbop zv;Jib%sZ~e_dnkg@OUNbr8I8u^xto9K5|xEPZTf<@vKFeooV~P%cnO^e6D^ZDmaVq z_1}N7@Vya0=AtWS>*_@0{kQ=wLv(-<)r4aqwgA5#g6?(D&0NRX)2uX+)4)Bp%;q-1 z;`N(xf9u(Mf^R>(eJN^370wgsbGh#Xg`34YKPa3gj*}t)&cT3Jd&>x-4eOd!U^xIm zv~GTV<*~KeZUm00T>k0zU7wWQnaDXcY3H3R9IJJ3XHb>9Rjtmh)0L?VD50k>>Nt|CZ%9gBG5f!tO)`8(@(>7s}JOn&1KFm2Z*WSXH!ACs6Ep&GO~YmK!=8kp6=Yn=*w zy_t}wJ>kZ3BIUHZ39`;Ln_ti`hLv+)nT2vws?oO+1vh+G?lTVB> zS<;dGDC`I*;1yVuWy{;2gYdZ(I-FZ*iRmyQA8PqU;E;d$@pa$p9GIlU4W?NY6L%|w zvv|#A!^kHhIx`x%{U9W%hObVkfkkXSvCX12M=caq+QGopS)$7x=pSjxpfUb}*OwQr z_Vtc3tMn62T{hL?4^xKr78AZfsWJ-$^}ALqbAft8d8O?S#gk9;nQW8{NLF?9>>NZ1 zNK>-7r16f95$xa9w%=igT`0S=$OZ^;?G-3vxlCFt3)!adS_k_idJnYlR(>Svw}F_} z`+7}g0H=>|yh+7H=(i6D82>#4^C^nHBO>v-o6?Q+)79BRZUn`|{kIXV!VTaBe1$EO z{^qomB~y8^(0zAmBxP$D=QB3s>M5oRh#x!lw`#;a+s^SBsVK(or&(L0t_rsd=>_b& z>|5dACg5Z4UG3uej%zO&qI87?-BR#t=9hx}CyHbaRGcjzzY?U1CbgqfA`{Gssh*%8 z7(FnJfS2h=%Lat?*dzzz5WqGeZ^hq~6n)XXtnTV3=l?f=VtMJ$Yfg7{~9}}Zh zJmjY+Mjcp&2O9kuXVsf$H#9Okq)IJQZtR~}Sx{M#P&|`%oj=@FDIcE)Do2o_5R*w{ z{Vn{VG37HgvzMg&qCt(mZbk;H?3o_W;|OvoWb59H(YnbCB3+p|t_{Tc@V;%mn4*yt(f2_kl*5M!P@Q-!)f0=d2@ZZLR82&vT#PHw5gL+k@ zZI<0to+`uPMlVE@P@`471_n!(4l=)3f|f$ zxwq5|xYy*y8ukHRGNfPxIJQ+^`#GYnso0X!nIpTxog(OSK9*FMrADsu zRHRZqia#@d+yDLf962rh;qciLUB)aZu$GCcKBPDB)2 zd3GaH`4YbGN8iNbIp+KBRX94VGxNrBUx>T4lPd*g?W+bHx@RcJw9MZlzfwLgQdR;&uWUJ^Q|)okUfYhMM~Y!`iJRe3a4+TjxFbpnLh#uD1D z68R%(#kJW;*vg0r)G8!bPqtC&n!u3E8k5=oYCG0krYqr>&x=%UW|X;1-GEMe?1|Pw zoROVm3uOtrcBbE)QaZHtpGj)yZAkAA`^DaEfgQb-qG*6=qTX8v!-5OLOr#N6`K5+n z7R7V>{i;P7vC^lp{w=Yz`=)bG|2XsmnlTEL6Js@3E8XrIxsCcC*0gu_#`5A`*XTj# z`?-NVf??+Mt!!eo_vwI>I+x_u-z1UK7h|F0VZ*4HGGviIVpxlqJX7G;P|ue|8W}#$ zA(oNnc3!aH$H(u8Mh{!l^3tshyq?6}YwOvX2m1APv{qdx3NlDcRO zpk$y+>os0$`<+jXL~22s2J3@6elyu=f!+9*vy*anvGvYIT( z$I#vw5-&?(!62a^flhzY!8ILr5?V*6T3_)LWMS@(5QZ2(>6)p2A(_eu8bE~js++JR z9Su_CH!#^?XW}Z`Fzdnu&b^7rd8Q|$U+0PsF02bv`z~j*G;1qdkuI zf+8LQ{pr`bi{$OP+CE2yTURUkqHX+76(^G2ERlHDLklOPyaQfAS^vSR`dhL66>?+y z7pIDW<)7icfBhoc{~l>4Zl!N(3{W*UdOPuyg_QvyW^8V1=19oQ&IS-LcXW_5wimRq zvbC``wss_B`=0~r82*|PDEy}*>i~i_mNxc^w)%#~|2*;T|8b7p@w1zf^8E8_l+VlE z;%rzG5;8hM$cBKh5emFyZb(S3SU3c|2r@JjGI9)Mq%W+#{X66@{=P|W(RJ$$U~=aVMR{ewrfw+VC8vxE8=cmJ!c z!34-bj&GFU@p+P;H7_fh01A-I!-{VtoM0}|K%37%ip_H*?_?%PuJyxD~TA1FyOi1UttPlIFQ+w;CfuQ{^d0FM)94K@QqaYwU(60cHSf>jz zYnf`>r|^ho7&3&ciBS78Ci5u*zOMrxb>-O11*)c{z{EvHrYAIuT17eIC8a00AVbEy zWhH!Q@xhkEMpQHdP$N3yGhzCDjc55<+GV>xLeru#d+Y?HntLgH6ZVi+aUb%KLrLJ) zJhA9_%?+LmICIVGj})rHr=K#ae}QiF;gDEYJyq8^?}v5cMy%_o`7-5Fc5sB&0vcp3 zHK9RpwsV3FMJRr)#{V|VL+q8bpJ(wJQxu8obIpcAF@E*!S^H}ny<~@l`a&Tp4hllK zLPV0{s{`!z0PAm@S%l!WhU%*0JK`Wl4I}ZstvSHbnRatbgN~{rkkV^uHIBYG2aWBM zHdG2`qz%%AK_r=75C)b;DNK}V52AK6afB$p3-J~j6`Q>6`ouNKd@Cpx= z>MCxbF7Uz~-^|CDT2O7>#R=R!!g8&|P}r1grXNl+=~U<742s;7)zsjz@v3Ho&P>cG zPdmjq9<>g&C(IMe!aSJ0li$W9aPj_TlqsJy7U}d{eb7?4_Eq=%ve)uEG?CuV&nzPP zl_5e>lMYL@t6bW5_rzZ7O25uKeQ-NfsdTD#F2yIEVqof^4l{IJHa*#x#NBqyK}h{J~VXhQ@r$-JJ%FCE8G`jmNfT%a7stkBz6!w|Kv{JvZMCkeeM-R z$Aa#iRL)T@!p!XfynK0(@-46Y=7D6BO;??6FWVGR{GBLFKB@U__KqO+*thLT ziC9K>-J>g{KX6Sh(38k}QexKe^e5lYjgNm0D*?O&ij~m*kf3(W<+E;+o=-@xN;}7<^|7g|M;3qUg!TgQ6U3%Da=e=~UYI-q&@*ublZ_I8 zI6JTVJh!?K$EAC}A|rs-RC!%K_w(!NPc=7;M~q2I;1-V#TUGV7XAHN>BO-7YV=v&m zyFahuS>o2S>}L3SRgCB2g{DzAt#ZocPVEYQWOLId1+q~W)af^?D;|C;tKIP<#{cvE z_>IRwb8xm?oB+jKyDBRvlP+$dc%eFktTnEV_a1uL#|z+5BIOp~nEjj}hH*US zVus##yda)Qqn+#0NJ#7zJoQzP&TuW}MNnzs3 z{?-_adjdMR26$#4^u=F3wN%`+Cre)@Tyn<%FWEb5GR~7hLse;>_KXijr@O}!F3Q}) zmy`7bD!bf?&{a;Gt(o0LQD^Ji3F_zPTTGsqkYr`%oaq6U+qYe>R{fN_SJi;{Mi-d2&`)Ytwu_ zZqEAYs!c^4aC$b8Ri^A`EytzZ9`F~EpRGl5=o&?}z3TAEKbw1;;*J5{&QP>cnptg@3AJ zYi;ed4*7XudNSq{AlO=a@4M3?W;DH2H~sak!YONO1lN_XX~sq8UuYc2sZb>_P*Bxg z>=#czx7MkDea1IPbRb9vJrv>;sA)DqWf7n4WEqfl6OkrRXfUt+g<$j21X^DE9p~pS zda)1CJ5gV~PFm|fiI>l%^=@lh5gfAM(th^i1qmEzoEgdy#6>(rvXRvi^)vx-xO5Go z@?TwDBm6DDNksTbO0iW-q~x4?7kB`bAB7*Rxd_~R&=&y`^XFLh!EX4{4k1EClA7#@Va2lr}6CIjAUuW^#*QgJZfn}(oW$N?v(Y_ufv z+kH#|t^UV9Qjs}kB@cJWzr{j2(GbQNe5fN6jf=Qo1!>X?JgN-F1gkn`?s7Vg4tTs`^v3B0>(dpf%jxj^@2*%0v zCScEe&UHeEndC*|O0e5?(~vz2@BXDMUKbGQYp_d!;4uefLCC_bV;PNq#of5&7svDTa&j}v(y`$ZjA z1d^B&iUWu0{h023`WhRrZ1zb0(P-&)0chbowdb}hlePBR^NY&Kq?$Yw080uPkIkIqVy`ss+^dAd*e)nZ@+{Z_hDfC{gbLA^}Pm3)`Pi~#xL@;Q# z+21X3A65n^fBk$Z@9(GxwuHa$w~XwY2~+++#ZqgRR&s0gDLou;YB{X3mRs@!mM{vj z?)+dY{&LJ7`c~OI{HTR1yPv_KzmZ9#rBzcGFC~*%i4#?iTCHDl&xu>C->`oI`qj37{S&JuYz3Q^rFhNdZF^v-JRBd#-w4=1fBG!4nW&P+s)v*38Z}r|gHw1v z>=@&kRr3=0T2P+n!rmM_ZYbjNMtbPdmw}c9+|K!3L#%6WRTnF^E^YAIa9iZDnM7wH zJg{0B9HD& zfD$^g&WT#UIESlY1vENsKF>_*hh)9N`dviqAz<*q;*E{xxl#+o@?y8|1fmR=*{Y`A zS8>@gFu#`j1@i;CpR@|VOHabv!j7wCnue38ba_3(wVE!)-uB7~s*z&rWcOw#{Y-mj zalvoU_J-YjogmgX?qBOMFR>880EeW6U~>4TEP638{7Dot%1c?l{hd><&ODmAzwu`? zUA9o}sGS-iu|Z(gNo{%5x$&dlD_eF1Hr!3wQDdpHbIqe=?#sJI-$O`jJn}BpYR3`o zctDeMRC=gSfOYvk;RgixA^&nm3O}gpcAJbu>d|7{6L;o@OaQ-el=Z6}&bI#sTA)9# zpF8oG0g6ezZpm?cI-o|kv12hN%9VhEMk#Rz8vo9SXOttX;Z?NB*aG2@6#-E{=O|0JLoD*q*;;Ee+-9g`=H| z@~uj+&su$lXUr*o*>*Py0LhOe_-^un#pP2nGtq!XJT~J&;>u>Vs2SaIa|#B0DldEt zMqx;DuT|MN=9R>oytGC8B)O@C%z@P*&hVRWCQ+^CG%{li>Fw{leST+0>%*1AU6pis4)_*|*4$!p%xaRuW0FiL#HQeK^BQ!KTxmSI!vxsXxvGv`zr}Wt=A?erU zj{H5y=q2f+3Trbm1=c`sIQ$*-1ENgH8$9!x?$3J#e=btrLv-0rb=GUlew!_vXhdWE zoD096fMfpmhb&s<#v=Yu(D`1sV{G$ZrQ>Q1!ZO+ANI?#!M6^;FXmZgVIDjwzD!$Oc zKt<0$H^gh=z;q$Y8TVbc1LaLW>&~oOj*8A83f~V5lTF=TzH;!|wag!XsU6Zio&Prd zMu*?@F^}!DZT2OFHA3z+h^|(eJ0bilEqNX0Hu*X5rsWXWwN`o^xWHkF3ek?u`yF?C zd#oyOkfNmLHdS@7De4aZz%6_sqbR8)404y=sek)Gj zDy24^!Tpn55HYG5{PJ(C{o49e;oXG13R5?pmYex@-9~#btaF>A2QF^Nh2pIH7;0fe zPluOiTYc19=V3eNOw46la#~{lA3+#tf6o~n`PL;&d&lW=!OAu&WUFejI6;H+ zagE!a+8%H>1dfM!uWmCyZ!!*D>kiLVdy@Ns$J!NdtCmWjp=0d{&3qDBp-R!fFzsQM z#A|k&PbCOZ*js99-02cyaeI@wbVK#N>EN6j|H>azyXYRTu_i2%%=aAVPli4=S_U+JK9%=;b zz>~lqZfxtz+VQ*(jD7ZwQ(Q*&TlKJIy8`JSlJMEaeV%scKdHsHCNBK)NpHv`dwUVH z7Mo7aY!D3D^au?Tb2SjvcW?h!(M>?S3gjzc2o!wbk|+H8vd&Ap*kePvFC z>Rqd%OoCVYy?x>XwQ*y3(eCNxc`83q2qd zC>Dm?)F**ms%A?BJ9r?WKLzW({DuSUv-UvaiP!L!lllzv@XtLcj1=Av-3jD_+W_B| zvBp(`6SXiLl9PGtL_Ld4UTe`qkEMw8Jx?QetVZW38Mc`K(1 z$$!ycr|~C)2GcL#X6|OUD10X1Yirk=;WO}vxMyf4lusx#LzUF^cacE$U`_WX5)v1x z{*t&DsuYy-Zy2Yk+Y*_8vwxfYCZewR!U>&Of36~-?%Euk z>_4%x-C505kN9js-vKq7EF(A?H^8ND$oigY}u`Pwv>4wU&{2&5p#UwQE#Twec*lehlsFjJFofcU=&{Rqy5|`rxX3&tMr9i z571CMbvT;Uxa>{!Z9_aO_uncp;IW@wVtw-A0A=%bjK=GiP46T7?P!DMdVN|I5wMd` zf-`QY;eCV#t7>yq^z1&UX+1INbBv_rlE4hgcYyV>L1qHpLuIQ^x}8_B2mfz+P$ux+ z;mu`pn_v?suMBQW0>*HBly@MR=o6Uf}FJcoSurR<9aPZXf zd2Wl4hgwD<_kBArpz+NgWs7!|(!T5HdwjDBA5X_|#zoh%gl{B=3Z`5x$r!iHZX8&M z4=O>ciS3Hp0u?HO(hrqR-#%Rg2zXIv(MHy6*R&!&$# z*NZp6@PCs*M5kKon;^QO_`l1bDEGh1AOaAm>qS_v@|a@jN!s6=7Jy-@=>@gEuhH0M z|0W!UL@ju!0UZ&(g-qV-D92`F{s9L4XH(I1QWX&kHh)2$}}#=DeU$T{##;@!tBcC0C~7TMJzMrmJkpo|gFLLcAwA z$|}$kqKkr_Sd@dYeHq%n+CWj}+*D~-uLnBfaq2kSdCy*&G-OtFmvS$?S^Irvsn+raE;mX1=X0fgXzqGB`pgJ3RzW%jIaEUJ+qGe^nD4t#f zx(IKD#1s}%j~?HX2`ML|e!opq*#*44)1W@E8myNe1x&Jqn@%7%EhSYIZVXWJVsZ)5 zNBPA*rFX1Zk?u;5*MSYwy&5+~Z(~G<{&WAamnI~jnwO1(u!IYl9=ih?;aT9{#*;U90?(eiRki7wpP>D}I7&e~Zxq&QJ0fk5 zt@UHg>YXI0fk(IKBAEOafkOx|ZQ;_XgZJpI#n+NtlGS=WSkKy^-so$s3qLLm-?r*H zm@#9w@ArA=yiFLed98&!scI-l$*cEHYPmxj=}7N;2IJf04BQH~Bp7{UU}OsSvY5~4 zFe{R?${v2Q_`G3`w#(q0nrr@BwKSPIgAitAD@!kikPll)2`Zj35#G>n#<{-zSp)im z4jfbB*r_&kSBhA$pvbP?oc42)qNg1Z8}aO*N`F$t{Fe-X1nV_Vs?Lo9))EH&rCi4Hf9h;^Ri1XN0L;s#0=(BT0)@%j?GjqKyQh z7r!)UD}Z^AUEmyo(o7>%qN6N0?dRF+U}9dAGGN&8`I-Hjulo*z`&>i#4YE8Z^*R)Y zZkK;}!5uuXv<)+@wT$=_w(0WblsLx%oJj-hRQgOS>NYdaJ+d zzWq0SvQjt_nq_xG(EfxYfjE(i%iTzwW+ z6Ib>0b}9bB*M5vwX>bzX1))^|$suh8FGF!?+hH3=nYL@ucCD$gjI^||9r}p&;`gL; zUtuh(oCOWWlV(U5d3E_p+y#dPZzWKp@(}6HpKaO1T zu;Xh6|C6_IZmsSQV}62f1kFbAPF%1KDun;=Ch;rxRp!QfqZ0^|K0IfR-a&nQhzpy=`@4eHAxViFr!NcTR>9xPtE`6AY=7c|gjGAD823Sx z$+qiLk#w(`L8SM1Dp}NGk{{P`b3#TTT*O1{IhOtw3uDScY`kaQ8{9d9?`i*3qN$VUKYiV^z^a#}j>$~(Ve(o7$l1XtyTb{;waCb! z;%2oRaGS9kt2=hOsEt>}LotHtSgU3Q-;C;d@9v-`ttR}Mm5PeQvoaE8 zaK%oadMvt=?J~?Oq@(GQ&Xdj8rBmK$xHuYc_hYg&2x| zY%yXwKa#m3u2|T|ijqV5VxKRUnK-rot#)v5g#k1yB32JfAJ?@C4Suf+E zcGt2ud?;n1a+Zq}JqyTg-$2@(_B*1KF_nJ#m)kbQ4EN->$xJ%4f`YQ&kzShi*2^O2 zFo9=1o^&WF6pkW_GVlaS3%l1+QL#0Ko|2kc=DHD+sWHHFwsR(xGhdWmcE0*Jd0R^4 zk&H_}lMPsUhrG+^vs9|-+4D^+h$}YStB4{VAw#RH@-e->T+m*SHiC1*@8jH~uprIuGfB=oy3a$Nij z+TpC>Ga4GG81xf=MT4)t2|`QF2mfqH+G)^?&K9zX8mvV2xg9H@_tp~rd_49F+ylMf zI8hIc!Wz>m@#40WBgfzWJ&Uu^JMk{{J!)!-V(rn$60k;rCit%l>RWx}O|&!QdlQaZ4y?=SQR^w=G|8ob<`tKDJQtcUbA z`Swyxu~}yRtvlt**v(P0+0OhYwPtr^7`5{=jhCtQtCm~Wz3wg6Q60{$o;O{j`id8%5!b|*!NbEI`*U@7*>Ag9~-Gg&~61T)P>sLkjos_A*$aJ zY3DN~m35%ZGV;Eh=8m}`PPSx5( z?A~YnDtHIrM#gWNkLe(5&uk*b?jm+X+?Vc8cT`jj+Ij0)q<_-6 zUWasb{>^WTogHhcnE2}+*T|(>K?K!RI^G*TQYvD_-0NhV>ML69jyjQCnPkT*gm2RF z9Z&EP8SzQ8Pl(Fr@!3ww$sz>1!PEJm z+m^ZqUfbYu`Y84{N~D2az))nSi|n)C_2_y(j+4^jC7APec%K6z-iS{tvK(xNBlHf^ z?y8t)eXysOT-zq`Hr2C>)X_B0oko z+5ZI*jdN2G3tOjt`Tc`(d|CVhV_`1RhM)p-WQ|%&92r~=EI`5xR{7g6jvZDsi#$U1 zY_iv{;$IK-zPrPU>17PmaS*twCxn7+clEXvV^+|uj9k*U?e~nd%p3jw%cXw>T)+ZH z$5`zx@vBnQjHHu2Do|~b{L;6Wj$e3-ICs-x>ay7L%#jo2$ujOw-E5}M^50W8v$U;m z^w-7_1?P&^YZ$?rBs><`r2QK4q(*@|%T#4|30Jl6Lr{)eizfR0?L$n`J*bg7&ZoNI zG19l?W-&OlpK4FOdS`lUAfc9x0dBv z^GL75!@KI@^yL)-^Wf{s1N+yCG=pHHD9e7?et_>&&r<`>OExH{(^@lZfu2JSzFC!d zD`;pw2(SlPk6b=Td-6g`@miT=-^VJ-sG#*rQ&XXK0;W!fXH?8KtFQ}$3dfxXnX|~^ z*6lVNe^`$CXEjAy_93HUvkOos6l*pDz#lPSdA4MGWG;#LUh_=D#KEw`$_G#TM`+`% zb6co#g-Skf+J5v@mLHJ7=8D**RpNT0wLKA6`p{pF;We0O&$_A!pHqLNmxc_Z6Iq8n zdz(hrMpi5c?qwvs#`>Mt)8}*9+b+$P6-f)qHN>rkFTG+&Lz?!cG5y>M1$OkruDA^>l@!yU z&;Hu|)6Vp>EoZn1)yC#d zthBA8lov7ly_^W(+d@v?4cH_zAI9c zez~idii4?y4LY&!{ThZlNI^u`@At?Eixu$=EI&z5Y)9GO&V_+9S<+<=D9PC+1JUKo5r1}WiHt9RciGLn1RsTyn zj2+aNG8Rn3yq+azkq^sp0Lh*;Lp>w?>Q#~iwoVAiG6phihDU8X1tLZ#2I02}vauZx zZ>I%itA&MF;ClI8)PITdB|EzYrWE?pp=f3st$^jXm!=a61uNF3?jb4S_8&BRZ;>$a zGGiP*qoqt`;#NHVS$+1`_xy-}$0qYN*=e`lyI)khOI_-Tt>Hk-ZwX2hx$+R&_pI|q zV|xnuTjO5~2Bl^6%lTHV5sOX}jB3q)aEIQeFGC-@ek|qD(!%(w!5(wN$=NXCF6-*4 zHUD+>FM3)8&qCTAYfROB6x3HOky1DEb1@7ps4S$1k|X`pR9+3`yZcedboF$zjvV*m z;~R?3Cl$7Z7g8K$qb};Y*B5>Qfp$nZz|z9Fj4^2L`Y|>#&M0@bOU54oJUn078bMvd z_$DC}y6$kA*Wc-lAC!`%thqCj`xKndLvy9Z7iky8?y_MJ@kyrhXn8F{=tGKmxGXuPtnbF^rU9M-n zVPil2xkVzWLG^fdZ84{IWoRC&m+bUSuhCejPWybisH#{4y+09&3CnTda`_7#x_A89 zkrw5Ufj^5;5><_yzh`R)q)ioe5iDejs*mXV^SfIIDJY*XrAP~p8iX08%3ViU;_q+s z#xG6YYH909TXc6p?G8)yVo7jH70R|taKhsiYgZdtgK1;keO3d|27aDZMHR`R>|USE zSNrSS@0mHgLDWFMJLNQ55}_Y?+1K;njFMJD%!~D3`ErF}Zq~}y&`_!2V=a1U)%1R* zg7w*@PfE&-(Ugw`6%9lJcV)-)|5G>?I6BD(yWNk^&J&A~&{B&Je5q?D2 zNEx-)^<_nK*eO5XD{LZUR_u{3rfUw378JR+pKsFYjb$MhXX;m1?Smc!{V*R6ePO1J z@L$)4E1e>=)}2NrZu*RGF8a_DJ?%xQ$XeRkT5M^BYWkzB+w54zSE0=9ZI<6V7pmFD zRHhp()$yW+gKsI*)~Z6XJ(r|ktD^wI(HMItaByBkijpXc!&eu#hK=MqaST$YeUU)_ zzM1n2)AGCJ!S#6}4n%ONFJa+l85lSbg$-9LBqW-e?Y-$fqxN=BjVV95``R6TiXVMGVC%hRe3S8#)c3A1KXl>opEiF%OaUE+q zzwDi!jdr$lR^Cyfl-^TW5E)q)0ZkO+NqZ3YxwS2DF+gN51J`q5dBZ6X&7j8mhxm)Gtv9na&>mnQ-ujq&4{-4sVp= zsaS)}Gw!*-H1W+TD3Mbb&R5SM^LNafHDEz)v$6^^nC;#?+*NT{|WGjMqL0-}c1ifHA-Bz|-~3R+6f7&+W>4 z%U+i)Pu+cq)2t2Pm8A@U>MI`@0!1z%k*DH04~A4?Wn;az38IHS3OGo^kprb*sb{~r z7V5Jxi#F=0d73-!#6m%}senG}GaOp$F@1|8KQ(D|Kv>HQ`f+F@oAe&Mwm0>ajs0IN z-Vsxi__n2wYTmA3{^g%A0c`4o%K1%Q44#88LPw(r+1AFLPYXw=zN*B@T%|&fZFx`M znl3jUUdgqOai!?~Jg9b*pX~G(R(1y~JN1`$eG+_ljf8~+cb=;r5` znw?y8HMfsTOU#Pa3VN(k)v4#8!WmYvaTd7wrz-gO?f-xNS>RnC4x6cG!eo6bdU}*u z>v6);C3nSBNsj9wStn4Ko8H5Gb4`?o4G(W6R-3TD_r}I@-Y#Erux`*@Utj}(mlX3Yl#WPJ;_Pg97#Z8Tet-Tbf1@DYSy(MD2EL8B&}0i zTgnaq0_l)wjV!5Nb1q3@SdolHax3W{mI~8xzygeGi2wS*9lM+1TJx5({k=*IsF?5V zi6t+MDKW&lb{gdUgt+t|QKEBm5!dK7{?E4j7sv#>M$LMvY|B%T*z_-VkKq?S5~9|l zJfcrmtvQbb5bTRGBu)3}TjU5-Km_1*i3)4vYPb84MgW@K!88(8^s(XfF z?cAQ9!#SG(Y0iDJ6qL_D!`JfMRNEOUDZr5pQ_fIN=a*cV30bq#_$=9MCuCJAJ76!H9jmq33-;9<<9T4| zsMp62O!3~8+#TZ7;z-DCP0)LHG{k?zFUDYA2gUnl@@$jRf;QQ$O8dvtNyp$KgR$3Dh3%pI*MobUQ;=+u#?osse)SK6Io!B7U|qypmHeFg2D%n zc?SkE7e1wRJWxto#d`m3qMh|3G;;pc_vQ`QO710wJ(w;v)-OXyj07-PuPdU2vY9(= z)myItpr8!J{7&THRQURvCD|lE62FIb6*4O3C)CVAN6js zEncD-sQ&(iW_vd0^YRk4dx&W16c^|_6|&BjLmCR`M7ACmS5DWz#NPw*YF<4oZfwVc zzqot2KA!tWUN-s%ivat8m&V6FtV|~F>YW1)={fBRb5-LZwd;<$zn#C)GY$57Da29y zkW4Ot{vIzN{G4u-8TCtAfIhCJ6|2^<{G-idGr14ZNA>Ds08hY41}-)tpLK0U(%k2u zg~!&)d#&t+^zJ2lvv{qYmBcYiF*n)LYPl@*C8zl%K`w`5Mw4-!E8zMpMhDe5i`=8+ zH+GnAiVsZ?{Ce(4AA7z4*)VCBDWayzIQ^wRC&T;K#R5+KGzUn*-NR-MF-?SKoNlSqUnALgJS*a~>lx%U~(j``XDE;~lffwaJMWn& zn!MZ&=8LsNZ>Y(Y@EBu*A+L!e7`~HtCK5H`mI>&zyc2@8kps1+SUE9xEaj?{O8DwN5wFSFx&6 zLkzSvySiD`bo`*Xk%Z43Ee7(fX?b9oCB;z%(Xu@6?KX|sTip{EwOOVyi^iSh_wX7~ zS*AFibmR99lGWtpBb1Yqx8z6ybGJ(rF=Z_;A1#FazS#D1>udvU-~vuqkgRoVyDPeS z4LpcA2`f@#FLm-}AM1JT9%zeA^av#c9e>h4f^0 z68SX}qibsE>$_jf_Uxvn8{@4I^TN(wW>$&ovyqe!L5gfk8XLC1{U8s02JeJ_&8n-K zWbd(~ujfXbvX8|+d(ZE3(^RNzObRTFMH^8GXH?x`<{fd{<#yf-bjli6x63~tZ(byl z*4hd_XE`qyhQ5Czr2V30usLu%7>4ZQ+p|Dh1X^5wrNrTtR{{f5!xd3k>5Lj?w} zIC$it|B+;PLQt-vuhZC*k~*w^{BoIptbA>1(e@nhDnP3=ZYiVL8(lS|xnje=dad|P zxp2HfQA?O`JR?`LQI+}-)t}`x;ILowRQ&a}&>ST%=x{rUDor7L@cFx>4$JQaqNrOP z>z)IU8nPcQo}L|1)jR9aF?ZHMQ^)L&ZgeyoeQB9EucvcylC7l=kV_rZwXMaivvO4# z;@7qWKYe+-BTGR-K!3C}QquIT$W6bF#WFo?+&nr^nuR_zwsO*UhwCyLB1i*qhn86a zMJR!AcGq`menDz`kuq+|NJ5nTmO(K2wyEdEyw^3e-)2|AOzkBUlNbpQaClHNJJt&b ziM&5Z=1l-(9ppdLFW~12NhuWT`Yz1pajepu!jMAQ~ecnb1ae^$mB51L1Mazti!))Pg)-pP@bi9D^@Y&`Qc z^thD2ItGzEl3@4{^}uJ1tIGvf;T%akEVW5i!F+!MY{k)Efjh@A^gaxM+Gp20{HX4u zKzgy}{w{I$9;rq8H^KP#pDTn03ne)0-c{0K1Fl({@GJx+anm{SlN+(xt;Ud*E=pV^ zmYKoz1O5Y{#udAkH={7Kol_BK&~321NB18b@odp$SRKl!jr(~;_K^x7M*BBwWIZb@ z=jDrY(NrjNck_nC-AET!JB$89{^z}`_mo( z5H|U_(9K0*Sg=XVGck-)vb+!JfNb<>=b3^J2U?tztSvYeU+D4~9~UsTvxThN?c77o zA`2egEh3Q>Jqwdc?A%gjLwz+T3cv7~L^cNkL#kaRW^KOx2}sK|jl@IO{{k9(@)_@k zP*JA_2P2eG8N{{J2!-E@?vG8+fSQ&j&h(Va3rS5s$?nN5ltvN_RBN;v%c$xaJpL96 zcAi--YJw@Z+(x#g8>6BmGExNR&OA^jXU`+mg$~WkbCtJ#J`M!er6!9<14?>70vR4D zUt^9m!xtrRlYfp|5grz*b|PD{ft7OhjNwN-o4=0sMZLpn z(kX;>yzymUrJxSGbO#iTV(p!>-v)~v=>wmnQYUZoKG6~$a0zbV_m<#yeuP>%^CK#5 z--i1Nkw1zD^Bqo8SU(~=Fwj@_sXNH)fl+fqqAw4=uY4MsRRdod3KB-Y*yfAAIO;PZ zD)5TVDD+ERY{I$ua~*&C$uxe%Tx(CXrD#`3@m2qK(pBlaR9}iV#kc6+ND}RFXc?y1n~U%iE0jM-n^KcK!5WV&MbuAydSgLO|5pL@Rz7^>wfwz; zOl@423KE{j-WCn3%2WJzfD%mlDU7rCcdS zjbMiU(A~{IwZnEGOqHK zkKJ?MuW&XJrW6IX2Gps_uKFReve6Y>Cl6I zcC`;%`U;iqAV%8>^j&kNna;=)J%4%Ba<+0nWDJ8pUDb}>_GSdsbhe3VHoFGgLb?-4 z17f|{r4~5GIqTV4P|vpupxf>S<6R61F6lJBxz1+JI_p)$xMSrdR4!zEGryn%_-~I_ zN@y^;Birj+Il&}(2}14Z4s8(@Bee=r5kvRiikJu@iY#yJfsY;Ar9a;$8(r3)ez!$| z^6u$eBt$%{cS}ry!(ce4;Mr_^V!Z@td>hD*gbe)@D$<>K|#9)<3k8ur{q zqk+p?sv4)|ae0%8_0omy1U#4%cUy|kRz@us<4w$N^E?Ho_~XIEux zj#&jO5CbqEs~36yUAACfI#3WCM*5r^Zb46SVc!Y5YGmE%nD!o&kt<6fLK4_ROO*-x zP7;sq|53J(fB5n_^pw811$6R+?$~f*hISvp1cf#-2Pseju@O66zid_wxPM@^lQ1IXtN&@w~LV$%4x_Gsc2vHXZj%0e|=Mkp)ekMhEF$fALlZqJj+y8eFV=}SB^PBNc5p#6= z!`OBvA=w5eY|FQ_FKvgvT^N#Y;FNj4io#*%FgLCkclhf*}(selR1X=ar*~Q=y?u9=k zz5J5heYb0vu$<&`-`^--hqgW(14*E8A-2Pp_TRxfgLwI-(g)MIz;)eP8ALNU_ok=9 zUhq3UjC#j&aQQUQQ+6IwyYG4asHhFgM{uU!$p1fVqu?@by!t2AWmXn>Q!|uJl<^|Y zkKC>LPpG5WB=TLJUSPLWLzeCCRvwk5Snb|s4U5O0Dy0tll(q;>U?_{ZOa7lAzg+1` zQiizI15({&ec5>qpBrY9kgYKDUg0j#65!HyeHYgFgr4}X+9VB~vQu)4WPzVMpxN!KV3*!Z~S>a2`&( zE*z7`8!zp{aVL^)SmJWd;}lovSvry?g}QW0N3Hwf)Z_&EiCz=mFXM#!NO1$1^1&*% zyp{G_Hc2(uI+LZ6ZCZuJ@q7n*)1i)oN72Ojaj?6fcDE9<-&cv94XIdP;5}K%- zXGA3$Q_d*YslIz&Md)3;l6fY!yh-KXLQGG7hxDyH{FwAAYF0Rf;!dT>YJGB_jRL1)QxqtFZKv&ZIZ3 zc(dZ?wJ7hbn{R97)3?RD{)WpdluPDzJd-A{e1&o)R_BYwIc&ADv03^<4K_pV4ViM+jAAKW$B1OdoNQW zWM^{qOAO5;oP|x)2`6#5Gw?brPSg%mL$PFh)%(1Tez!$8-xa={Oms#7zqiP#BeQV` zS4G>$!>2#SEQ*ZmJvnmFTcmx!>Z03j73TRTHn?N6l(l=vQtHnhmKtT01Ol6P>@Y$A zV}0O4T$!x~HV^8B1}kk2A^kjb3Zn2D&VtjWm+1Bwoxfp;D!fsAeSSE<7Ym+VB{AsH z1y;-l^vBN){TogrGWN&_M3an~6n2)>G0<}SK^NqE$4{fTv)-YS=)rDxHSXgce(U(I z6gyPjXG*i(==B30DR?g8_MV+rqU8HW|KcJ-L{ZZcBd7U(-z1QUG^Lz@LQOeWX~46SBN->Hua-i^Oj(=1HsE<|JEwK2|6}(q>4fEVW7!+?q0Z?eKaYr&RSyy%cq(A11 z^7k*o|E%U-0zW~;>)JkuJ6t|kGT&#TmhClbg6)g340-j)5dyrVfZ%FU7AfXPH6Ow1 z?XRA`)2{&%yyVFC4jakd(&yX2P67P(Fa!kEq4XZ+^j|30Of>ZqBvH}ZPS@<_fD5@b z@B$Uq5E8tvfkgXzGuFl4nRvQ;<;|bX=7`MQp%79pjj<^x|Md4!7&!6@#!KjsI!kgN z>dWCsSc{Ymoxb~y{{QMRDOEN{Qb4vpRduPHBD3#C9NTS*O|_Fu`ug`}9%&gpn<|qk ze=kLpKZ0TRVF;cOZ;z@e_MAkCLGKUy)3U7_Vqw*JE*(0Thh2tUH8!p}c&f)=Wfvi= zN}`kK_7T#L3?M|cYm3O@BHr~B{F;3erI2^+LVoUU(DZNkxX_Zs%WmdsObOJ_ew?K< zikr0-ihH(Nv&1XD(w0=_s^lnO7Iq;*tSb2&tHP?!JmS2F%kjMS^2{S(_~W#fPi_s1 zn^h0%ZCXayW1id;K<14a_N!BnFad0l6eUs~j{YQqSK^8Ng`7N{t^ayvguhM9ybw5_|kRm~=hPVFOu2O`f z(w@*a6)thIrW+OYYw=!Q-m(UhhxBMa@eKp{6c1u{O%-i!`C!TQpWd5-i@Ym)C68Br zBA~qA`i6HJ4U6%3yZVi!bHZ!iYHLxkN9%0BspXBE!5{Uo@D=fD_cxXUm5VtEjx3xd z$|SM}uF0Q!BDE_%l3zVo^FsrVehlGDBTN_F3P2CsaxzNR*q>SwsKew)7W4H$p7qec zQd8*!^{JI~XToWgl^>z-t<@^Tm@4S+m69Me=j&14=fKkMD_9U`gO^<&%8UAX%*<|g z{%vky;Q9`#&e;ilha+FHatwd|ZuK}aqb3;*>v-5VBunjk9cf7LU>ohZY zbTT1_?L+3kX*9ARh_+si>B~AO-^Pb;*uLeUozk6eF7X;{?8{s>#|JmoE$ROxM4TQW z6UF_0wlY$hL0E<9BHwXK67Ay&loZCHySvnTD{n@pExCmvko9}@{vgoAHK_MKnAFOTG_#&q^QR`Y;a6t6YU)A6{pEPOfqb8R&y&A257w2+^Y#Eaqx zKV>D$1&w=4RCd}}IJ9!UZHhs!xE)Z!4}0sDyW+N&`Ki+{?1tCfvPX~cOa$N(^;bs- zrXq*4sL{3$Y|Y?kBQM?7DDjG2R>)(rlncys$&UukJ^2Lq1?c~rzebn|l3hr>Ie4uiYgq9!xlouFpjrLx78zOq<7pP#Azg>^J$+I~tWci6b* z<;|_RnDT+scdvII?tHM^v{L02OH?}EKjBU4U`SaE3L{;U3q#r z>QQMW__NNzm79fo!gQCf(EOPJaw(~Pus1(vm|qotUW!s3yaNb5s;{}5K=5JrMw63L zb30hwS>rixB}^^4H|i}>H%UI36F0c;49ggs!(&p z5Vw{!vJ^5ld(Ax>t+o6r{W3N5y68I-G~FSDreIyuqjYT8>sq;N1LYiP5z7D+5g#|5 z_Z;nc#i*C?yp@_B3&BpXAuo(;CPrk(=+ea4z{RiQeUhstc(=k%%{I#-tig+U%Qmt@h`GhMx|>}&9B-&|@F+X#@m-zQ zxUh)0Ci{{duWBs2zq)cr$-qoY2#1#`)?s`3;7ynjReN!87%rQ@CHl*x(>Ob0leUEd zRc&edWrX@-gEXlFcl`Mk6v944cKRbDeQl)m5E}I8 z7SW?hUsaQ?eNL3m^Qh%AQWLy0vpQW2*^Ab0k~iS(UwJeHbM-Ahsz9 z2RZ9ypI2}XhCcm>}m*K=Myqz?CG7{fA?;FxOvm>k-qxuwMfXa?@@g2#=^}@Nk|cbZqk!f zSv5(^^y?NS?)W{m_-ao=~X`dq$dzpBhGD>?;}=auQdUb-~=_iKR> z2`wjSzV#1tvY@u>Y92S_f+l=Ts}LItr%mj%*k{y*%#~M6-yhW+Yn?+d12PtNO#ZmW z$&QD3YfhcR3i?I2F8J5I2VwyH?~eqPj!(1A2BOHIpN7g14l7lOeT1?rT4>fX;}tpO zqleYg1yKd4{qu1bj0=p6%Q=MCp1iX2=>Nlv40U!Y9;5Du>tU zZ}c)-qCapaDo^Y#QlILu-Qr)T%O*9uljH1qBu^f>Aw>=o5(W<#RW*fO2@xF?pLm*=^4O%wCR;d ztx5BYF{z?%cxVFk%bYO`lz@Hp%fKi(rZ4~G0fc@;^_QhIzBDAulK!PA>Pytq^u<-Q>Ra|0X7BdZM<9HbR9)8A4Fmm-EJtfD?K-$mwQ zzx_7LiwmCuxiXx^bsmT>LwvfzlHtV7<@NN~devGrF?KJ1GX;uR$4!Z_77NA7b`mkk zoUKB~tXN}_r%ot581>>IZ@Sn>Td_^;f43VjKU~(Ld*irL2x8YOXm>D-pORd2nM#FU zEmnZtxCe#VRuJfS`VbVFky)ZXrHfa}&2)+A`%vDo9@X~Cg(KIaHq<8a0uAj$f+z2i zR6?q<{CXiXh#5v^soCg%xA7mB`e_NwW3EE~KoAq`w%cs9QVo#+7#jK<~P<#*B>CC)skx*L?D{)`=Bkt33eITBwc_A{5muGP3OBs6W_!_xE%Q-pA z4d|+OnH-8Ltw`)!$qv$UfbVHg1DS|J&aU_g1R9DBscT3dgU2pOp)lpFgFrkfq9k6a zg}3zmGM@8oL-rgB=7=Cstk;bdV`ShlVg^$!YOm^+?+ziK$DaJX^?L^9Ydk(TjeHI@ zXRJG|+rs^(%3K0Fv{B}>qA8x14+JzjpaCoAuG(qG^1o`gPvCov-Ph<%kwnkWD>9|? zXAraVowPG~Ffvh+M-#xG5i{*~)(Q`E7X)3vqCMs3eK#EAnvmKJXT z|;$x_i(Zfo2{%9d5jou-PGagpzmIh^?J!}o6 zqsmMZjL!TsXUZ4mO!+)QxnP%`HA9m;(WeQiBQs05gWpC?`u3^_5~ zVP}`D4wy(Qc1nFgq}`9rF!Adz>AWz|@;k@89YFfRhe+z#Jdwsh*yDgN&d(I4x_q7j zE`oTaBw)nmmaf_!#8*cDBhhyxIb2yGq=G;UQxaKp_GCq_oU2hv~Xy)WhB*ae>C3UIz9V0Rt47tXT1_Jq{&Z-}(O z8v0K1@8EH@#~=x{yv@`%9J2O zq)~OCZx0>h27Q~ME&M2}E)1fRpDd6=F)qS@Rmnz%x$h4%Nq|te*VcIS0$ou*oxc>q z<;qkMP(+hkhN7wlvJU;=9Zh4J2FhQG6_~FOsW@og`2lKb;Qw&f{t|q%S|9+vy#+^{ z^$8FFyJw3(jXP3JqbH~R<%UTLctli3*K0UyVUEtzTGHW*Sp2E;99*4O`TSG#lL6)@ zwWzO;;R?qT)W!**9D`C8`t*Xj?oL73eZlcLP5{z}63X-I^pwTlFIK3RallocQ)3MgNU27(h}u3f;&z>lEyGR zcZpk~!mw+P$UF^$PkcHju~q*@Kqi#WAsZVd=C#&tR#q;+VMs|2oCg2eea0sJP%7cj zjAAA@QAo$mWk>RLK@~h+M9G?v(IwE}(QvW$%SNDq^^McS&Puhu~* zech0k7Y{mXq((l>hr5{);Z9jv4dJhysN7|cgCe=I$exaS*0~U7u0jH&^z_rOq~FT53bNsN;uE`%W9VQx=!$fo0>GFz(7Z{ zK2PcIKHJbu>3LhSzVn7W5zXs1hr*clNSj6vpX3YlgVxQ5-n z7Zqa$;q5&5^L8r2kq(ZSgvBG9SP&@I`2mO{`#blT$Xd(VgDphT4TnkN?vhk~RThy` z^y*;F!ieJ2`6}B2=3}ExVV8$wJ4@lVn;#&#)m0a!4G`r&=z1oA;1e^$h_MPw8vV17 z>P#v&!ng?4EI^eerqt{Wt*Om+2CCC!pqE?*|3TMe>{Tvmq=VP9F(7L$ac0`4Qi8Bx z*Y^V^*s8RjWzdvIpkT%+Z2*KDefipqf;TpPD@V#LNOiB24I6haYLt})eW!b!km3%; zEjD)II@rEn%F5utX-IyILq)wmb;;I6=iF-kG%gLM6UM-F!l<4^vAKJ~hv&!%{Kp$r zb}1|ZkiJXN9N8`wz?3no25X*Qx#eUD{ti%RQL`P1XnB!@UuSO~nA~fclDkjC+uiG! zCIpsyD8jcU;^QOK2;@ApMNA*fHGq(N!YeA@Tz?sjuEH>wyFlLTUt2E2G^@lLH4vil1J;x^!esUc}+0KrNcBDt0{2kECh?v~%`r0PRYK=;e^2SyjJMp;Os zWW#9PR(u_RF6O0=N=4;)fHiht@25lNe8iL`pDDMEZ7l&Q@LLgiR zy)_ydFeDXbMY3bWQn_duSv>ZXFxoHjkc<7kpT?|Uh+4j-)x`)gxYNW6uv35fNn!=+ z!kQz@iG|GA7)e1-k&qmqDe`Jvrsz8aXF6{rgKnz(-_bY=)zkmyAum9`?6FdQu+@I0 zOLs#jQfbuF%v+Phe7y(Cgplh{eJqwgZFbL{#;i|r&SO852AUI(6O1hv6)SYL!swHx zE?8F#hU--RaPu>Xh=#SA71Ig9pXhuPOx4vKo{xlB2;}3+#pA_CakBOvmSXx(Yad)) z(tn+w&#l|Ms|&MX2p0Ne1!^d##Y;$1GHJHRrfJ~(<|$7`Ud-~r3+ zKk9Kae9j1~hmK$01~-B)Hc4~!4kD8MyOf10{-=2*)KR#%ZlG&j3i7=IC4t2kkp<5P z;_U;7Ke;pkdNxw%9|rhVVJsK=)}X+4RolS0NzePL?Uf}e!<*BT2C^w4!kKnBw^SQ| zQLs%*AzpKA7oqLVWH4mQk-1y%UPgC$%?p!WG$`Ti192;!*0sPk4MvzR!T&|Qhz zik)x<{VLq+SLqv=myiebS3$PNMW#$}c*rw{k(SU(#(V!3>OusERc|d=vN3fx2Uj_s z(~1f#pxqUPV(*I%X+l~Q#;W*WBTSHodD&MAQEZ(qfqalqOQfEA^(_VS9vL*;_(#lM zg6ZN=*M7r!7Sq9?Yu$%5C6RqQ1O5DtH2MRH%<}X(JLUN`&`}>fG3GRLMZ(-~kDj;N z5$poE6E$IKF)8RJO?VYHu^J_8@t8mwR&ZmDf?DF1=c7NcR*~ioNW|>kX`cHGIVEb1 zAT$424-v3_Jv!&gG_Mf^)#g$dcHzZ6Ny}tH`0-kbIbQ>nI$X5Z|IeQO|9G04EQMqC5Vb z`p*2#_lXvZq_(IbYxPCtV-TE3ew)7API7PU*s=_1sm(3mhrgk*ZiZfo%OfNSmt3Un zI)ao`((nr~eScHOQZi-FQet}d6Oc~4&}#4}qhXNBu&Q2!IMW4Ry60G4`q|mn$L@jK zv~F3sr<^a>YWbZf@8Z#pa`RfLSme~ic6KxSp63}d(!cRlTJgyBeQo&RRy;ULuu;pN z&kCxD@k0_#qgKsIl=!*tKmR!DQL^ayYIE+}p>`y(BnS2lDASg4y^uK^5;ys2xK3{i zGYm=j`Suscjpf;sDcNCQQNk<=(_2;piM3^OFTwh>x-~MgxGPG*BVcUQwyE38b@DVf zSdp(XtQ4Jom2u99rO(?tz|@mvky54_b;eB7doc4RR)Jc%_BlqG)H+ox^JJhQln(>z zX7a;&+x%pPI?1zRjO{3sSR}>XhXzBa{eHMab?LO_=Rma*pP@l(}2S zq?Sqf)6A7_i{*h_Qvu}|Sj&Myys!S&Ghso=b(0nDPS27U0AU7(N5sSxTAuN%{VuGe zyGvB!(-&yFqY5CFHSGDr@;9*pq9f+JT8}||gmH9%z7?VWMIKK+`O~XBxV<1UT9oyL zl5dtuLj4-sR6mSzxge2VTak2o4~bFEyD8v3oT9t;X%D9V+gPLqk^b4FF6fN(9M5@7 z*bN#5jenEVOn4d05?@OuV9~vQEvnARED5=(>@f8I`3V1qKKQ>xLu>J2EXu~@s1XV- zHn>dOrE`v#+u&`krC^>L_ZTS=J2IjF+IM}^_xi_McK%_J-#tZCLW8eCD7@q4^=Brk zCR^_Q4{pp-A%dDFNCh#RjtxCUK$r6!o+O9z3ek8(KJlJ0a4DczV>94Nm-f>TL zMAL4a*eK)%*Pox1MYp^&fZ87c)C_~wd}fs698gQ};~m7>&fFX{IHe*l|8pP^#;I0^bFw-2ELicmDp#j7U2;ltCbWb76cEMD2smxK1@{z~0iU zbZKNzrywvnoQGdnLD*$7l)6*T-e27D}e=Bh?DjDmVWKQm%mufsVKkmf)l8lrt&(aJh=mDn@Dm9> zXp{MUxcJQ5mthmGQSMnG>B&Z5Q!w6L{W+uj6Yo_Pw&)YM4L|7c#pSE3pm#(1pI!*X z2}ZNjB4BftsgK;MGBr?8U?{?mNEA}f&R!yAp|1`><=2ICUgAFev3K_z6U=YB12yH6 zV6oi@v_wrMWInDF5)=lhX0m_AKK5>`p0H_HvqyYtsGU_f;vLyiB*r8q6Sa z*8g};%{1LOA2e7C^OJbQ49YJjqdjFcev;WbMcx^wFTvDr>K@tDwIBQaE=~sFPeMPw zu~qFL%U1D3li2nmB1+AV^O#}!b0X)6&CNnrPW;6?mQJ-x(6kvIQ}s0&w=Jx5G@jK$ z+B_#suZfeMKRHL5cIW#jiK%9M<386xwW-~;(go&oEpa$*F(*!)G$XpSP zT;_dfdUy%wR!yTnNi5Ok|Hs^$KvTK@f8Py4MQB2%G$}GQnL?(N28mE+Dh=i_!=?}# z42dYA%o&q;+K9}VW!yH&JZzaZdvDwGx%O74^E>Bv|L=R<&sxv3)>&trX?42nYk$9= z;r)KSTU}1npV{%zedYGj%!+q#F4w!kbIKP5aZESDC@h^*0iOQHfos6}WHRR>7;JN{ z6(_aO#-X4Nw_s(MW~w7ebg1vT;V#u;F211vlt7aPi7dWQv;6IcC~fLfa4e>07Cc7Z7f?>af$OSgt39}`cB2AjL-BNi(Zso+i8q8{zOBt~ zFj#%xo*eBKEOKz}qFsnsi9~=j7Ke_$@jffCqmeXqqJ)WgH|xC@gZilE$6tuL!ryjF zm(FvoH-SaUWEcO(zb;rXV?X*yU;)%#NBab9*dT}_F}!5aRl|Pm#=Rbu;`V@T>-&n5 zTH=6>)u9H{fYR&JjU~>y_8yBePOwlTkx5{-JIXb;<&9SC*b)O>K?QN;-mSmoQEZKCtL4V@J^O@sV)ZVlpy z5v|D2W5&9>;#BeS>2Sc&cbJp%Ucd?ib8`?qWAl8K?Ej9#*iYr*JcZYIIQRozZT-2h z#lGxO5*+KWh~Dx>)(=yAHnzS&*%+?7M{_WAxh(hcz21)vS|nZ3@f`+LackCZv#s{O zoz_csgFg>AxFO(uiCk!Hd!e=c5{30d=jxe98 z3^Oh5t9_PoO3NY`FNWMxYAc%A<9Kxk1C3bRm6q69#XP&bZwSeCL&0#R$0V69 z#$|9(*kiwTNb`imtNd7asLCYkM1S>JY5vUE{vaMHwk9kTZ5T*>0$qRN;aeYhV3UK8 zWUf^Rd?kHYS1;?bfy;oxST1L4uT#@vd@l8t@rCRjsXH&-TeKhg+EZw8h#L3{N4r{LEsF10&%UMce%eAHW?jP|7dW zjlj-s<^d9w=m^lKpE&R|Cq5s`&sa!`jq;@mhT&7us}epXI1IdUV6Zb1ku4Xgy5_Dn z$VzL||8uh$-K(k`q$)chM;4U&_C=}v`d3Z=SQ+>UWmPYru&cQp!u5Psk*kr)Hn35g zf5Sh=56Mw~QeaA%<`@mY2s|N=1)H_tm>L;C$v-BhwCnYEwt)rMM*XrptasS4kN5Sj z<1b0@r~;?$s{0Lw@M{t=6Zl3s~o) z`=5BML160a6tMP<0d=|_HiB3b4l-x1xE#3_K6S@&v>V{Y8Pe<5537L=Qtn}xXg&An zQK`kvZw!6Vki}!x`h+peEpeW{-Iu-NcjaVOUlxqLLEX&`X&K(rFg~zH8ffg@0#g^0 zUbqsjGtF8u))wHS2?yvsnv~LTt~h&|4*GY&Ixcsb+wlVpvhtG*qQi=24LHc9e_E>G1i%A`a?**yqC)0*m62P??!$D_1UtNb6!DKFauN*%x`5Ry@eL zyGjri&G~V^v11i4%u|zF9L*(5n$o8Akdk6mK$2(Sn^ng8xwmdPQg%}?>E3YBMkEHT z{-1#39+y_eJ#=+ha{*%;O@t_lsmECp~-$J`*tB+a7&nQC90T5b%-FZ?W_^F$BUSE2_GujqYvv4luK04Re%OUDXN zMHrmZ!e);g$2agN$%^Rdz%HUYnr^Qtbo}q42tqeXwBnQ-gk-0|K`_P{+(vrBuH+r~ z^N@gB8k^GD#Iz6**Kr7=x^PB%XjwdoJ4it68hQEV6}xq@?xs39Hs(fZB!89rq&!jZ zz$a}jK4_=Lym}7i;X13b#fKQbKBc`i^eG$pLMXB|JB}XN@EYb213GU{u1d(=FyV6!hqaSn;&lquPuJu z%1cv;J;?s4hlL>?m$y&o5ykJ$#(KV3R4;Om%;swuH}9vYV6(?a@&$x6X`X|h*Q=P0 z7r$PYe5U`jyG~EU*q)?m&@iuKw6>i`O&(Asxll_orZ=)vqqu;K5yp$fj>BDjRyR;p zrx`CjM0UZ6DoSC=7 zap^?-ec#7jU(asd*5-(rn8jiT8d;p9K)jXHPJj8Zd)(Uy&vnd6rk~<*z+aau@^0!J zuN0c~ia0e9dHlvdo_)+h6N_HI$=fXq=TA=d3CU8@n60rxrM z?~99*$E_7Vyh@sgLO;7Q#?pg5MJd<>8{!47bRsaMvy1R7Kg=PZk2S6m#-3G?d^?8* z6P*o--O2qftLNt<~^@dzmgJ)hfgq%HK+tIC_=S6yWfREkyfR1b%5 z17L%T-VhFV&a&j&`l<4t&H7zTsY60SC;!XwX)EH;6XnBb)HZy zajrU(ipmLc9xPzk3I+VzTnB#@>^1nD_Mx;Q8hfQm9Lwq_0?-PXoffkI>z>~s!7nW@ z6IKL!&)ch?oVLb00oCTgeg}%i45&mOY&S=yk3bobfxoPEJq&;$6+p#_!G# zXLc_h$2>aCds*vNw5ywpRitc>wC>fz?Q{0@KUfwriL?a^mG)h2#EllvUhx0^SY*ai zf5x132>ASi9yL2!SmG4Dzp>R}&NQ+un&XspvKLkXc^ zO#GGY;W-~+&yj;Iwvh2pqO()FxYx<)8p6|2e$B38*5X*VvaA*GjN!O`6x3z=wz!2b zv9j*uVg{_d2NqmD+67z$f7ecqYYf2ei|4?V$?ap=*G|ejyWsZr6eu{T%)FWCrchV~ z4?GeT?KhIqwSaaphw(ln76l&A1puikenmX+MuZK(<__XtUn6Y0Rh4xUJnCx2N9?=! z?rf+ymyD~mgCJ0G%pB;&%!!}4Y{Nm}8|Vig(RSM}o;R;Mc7B*6y7fdR=!rrG;$de`ATo=1v_IpYV#6I-AZo_tXG zy&rm8D;dSt%cddda#@pmFM3`I@CU14<-m|>TU4+R-*#(V57;*@ikmA2z1mIrITxw!b=NZp)6BcRKHu6)@A zJ3XieUbF56dAbc!^B7*DHL#R_$VLXJTuEhmrCpRm5Kg$l0S^V2!x2{V!c^=3kan38 zbJ%`pwyN)6oTn0Uj3Aj{9lWTnE022W5SRspmd8RPZSxglN_O*}a^HdsL=gx1Kt0t# z?r*O#Y4|q>c^nP~G72()ZC?wK8DVfvmhd8OJ7n14eWVw3$RIvT6LcUj&&Ba&`9LC$_f{PTvrKy2p$$78B9_!l zHWcC~!Vl`NA(oX2D2U}kr-GUEy?;5&1%ErszXg0zL{Vot)^5;|L8QxZOsBTuW&_pw zzwHYYm9o!C)pHESWSZo;qAcre14D|q|AFRN{`R0?47x3_ijvVv; z!e0Ij4iDN%>JD4m*;SL%8=36nToyNQd6fzWHJF1`)3{p#(+!}3DVuX`(ZTd?@!LU zn(+%O4ty?g*{9j}g$$~V0-j#jt0*vwImP3U>@o4=q3vCNnjV!FV^k~S1#ec3b}}Dw zFsM_T5^Bc7%J+rDO%~7Kp5skZ4W)r?)6A&|zsLs-sa`WtQ}`xZCb@Tfk1waVr29|N z34Zv^s1bJU$i+Ipl4v!5{%n?pL9EXIuGns$&~>YC+p{9L6w+TLIP}6ShzVcqFGw^U z!>HdPY)jw7RLVC86Zl{2_|H*>VdWP-y4x>EgTg-NRiTi>s1%9GEbspHu-NVY9m!Km zMe;1F`W#+Uq@}T~+DK*Z-J-x`w2l3Yt_I;&FT66%mjLM08%Yk;GM1gcv)V{p%DpIRFd>fC4RJf0};KCWf{|GsQg^V{u ze8>G|>aeaNu zZ4{hXFn)w36WA9|X1v^Q05&6Gq!iV&&}? zFzuLpAfs^W0fOL2x2#6E1uSsqMD_J`aJI*kYe(D!@JFHixBd@K&6=T|?#(T7MSUa| zc|2$Qmj4?l4-LO?BhZyB>-T&TVJ>GjdHXeYc}Y)aeq9H(X1PB%P*UQ9mC6LPBvcyl zeZ;7>O;YiRXTzN_geMEl#{xX zyM9(<-p^U%h8*bNDWN9Iwkq_AutXbfv@n+lKh)s}8~GJQki$^f3PogViFz048l~Q3 za`sH`rHcJ{3Smjjg5t?@7(rrR9@taE|eAD%EfbQ2}dvqv^j}+ofavW^Fh9o3$MZ z>dt?4wwLq!_NQ;l&i=aPfUwr6TWgzF9o7 zRO@>w3_XlA+x`t?m`{MMJ%2`m^mki(Za(0AumJ*2?<;2czlPjid>b_8Ly&QvtOnx? z5(W4HFTE#ECU3(zCy@B@SG5ptM_pfb>xCiK;d31e7B?d?1)iAT{yQtQy^qHo&xjvx zd&sYLw?t^Wl=9UM+r$J=M+brF*yXc|)}%FMMmjvWM8ZZpNX| z4G5^>FIe5x)#@z}hPZUI<%yoEn%6P%f$y)Oct#ye;mvqySae}tPbQ7)mMl;| z*H6>8oF2W+oGTvfCcokXBI9pfq~k_3Er>d-XX|fD&p+!ii){{*Oc#1@T2!qVJ<(x* zPWV3Zj1I%#!KT7V8j_nLG%A${zJbID7}>cC_o0fCmxCl^1f~y#ozNzhP%AAxnu?}w zApFU-wxu+C6HNGekDhIXe(}NONu7F!vdYA#vYOhvKNR-9ZH-LTrDNc=1w7jly}^J> z&5;G^Y{|IsulzZF^oRPWAsUU}#7uOm2w*IyB8ouH!N``yOv!<)iGah znT!h?*(=~AJ=$F(z|NwGh-J6KWM*ztnO!S&sr7ILIK48RuRVtYL3`??mH}RT3FXn7 z_FR@(pJBr${~qFIA33O{8ki!N;y>#s2!>hyjX4Zj85B7iXbW=YJJ`)+v7F1?{SIQA zD?i-S?a}CiS&-R}r0K>UwJ3jnVL1lTEI?NMi7=#FGJS4WL1qj4gJ5X2i9#@hna*8@ z3)okjW-H6!ow;+O_t05^3nK)7H7ANLW4uRi-~V>0)VYdjE97>Au65QquoKWVG%rBv zUjRuL6sbRz2`~aofJUR=@IoHME%B#L|NIabl2{jZKoAI(@wJcG%-2O2kJtC}T$e$- z;eXHZ30lmp&9`3p`3Ww!S>{~RcRhM1E-MXof17<{@!UBC4L^u&N8kq`ZMVQ>sD0fb z*w!%z0oY*WcKsJX5BL@bUpjy&4$x=--OO|sO%pX+MmH7^B3*6fV7s^bIw;o48%q&0 z;dy>J3qF4KvUrQ3(IT{Wm|!1;B!^>;3EmQDV0i@~xLf5K({OF%b3F zeSA9mhb$!k2eOo9^8Fc(g7AArvEVhWbVOoMoog$l{$vU&HZxB^?6z4f_up%n{|}%% ziAAS@3Wbp_?6QVth(X{v>XiHNpq+X1#$G1vX=1UnZaCBGAAt~}3w=N-{U(Z}NW@(~ zQN_IgqsG>F{JnNj z{y(o>=ziBOYiA2!lorWFTnl4?v)e106yk6eCb}Sx2E%dCN+FC5;XEo}dTZMs1#-;& zX|H!mW-R4@_b?dR&tmI|#H~3U0O(o$az2k?<5Vn_$}mO%LFZAuWs)m+kV`H^0W{q} zx#`Dm@#j!zr5ERmt%nXE`@bFj*o>Xz^(ubs@(@1_wgCRrb~4$2FV}bfi~V`GA-mFq z&2oGp*NO#-myA$4qokrk2OYY9;Gqyd+UN+_2dq66`>?#6^QvREujvn(gC>@vo7h^M zC-nJRa5C`dlZhqICIK=T1dz#JL>kWe&^JvljY7(M5a)yQ)6yNS9J(DzXePVD34isP zyqxT!c#atT1=ol_en>j^b4zm%<7z@7-!e=oXd}rM<~zDOT%sN~PJtmJaoO||cxfOU z#fY3TzmZCJ(AEbqa($%wv6U--NKGN=L3m?_4=>Y^bX2b9$(4qi3Dh zDwvHe>8A}Q=tM}@O7LaY?`bujs1WU6{0}^yclT~$m_Vxqw>E?$o&MA!^B)(Hzz6r6 zo8r!Bx*i)Vb?`|EMQeN1tMOJhQ64^=W>Di;nmNBE80nLEE8XZa084aD-(#;v6FJh0 zg{n0Dqi*?M(gh8(P+htE;_fL+fV_+7mdpv#P{rz=$H??a95#G*3-ZC+_Gvzz%XRcK zoLF8-z)5#eWT%X1zKKB82wg@oZ8DM`06asf`IT=~pBmaJS-xxdy(!94~W!d)nQ5MA5O`rjQzYizh-5#E%ILz!N0z#u!fw z=NCwI6rmRT=t47EsUErp)Z1IKTiJ>L3CC^l0WT^3VHelw0bVz;6@doqkloGC6*WEdSXv~KUGWNT5 zkRt&!d@xo7wu4JGCehpXdk(9<1U(#`GpzmolFNJ_n? z!~)j>1egA&i31-G^7`7Qj=TJ2GiVl38<? zg4PzB#9;#V$EP=_ngvc2K1)^y{@2A_+LFfZ)rT{yC_I`-!2C#lqouaG`k({~Wr)N0L1Fu(3X=434WyOl@ISVSP@#w^M-$L7+zp_O*!k9SaX_@} z(p_0E{WP4}>iu2xq$zQOT)iKEKHmT9EFI!?>PK2iabzVaPOZ!Uc5-=T8P=8_T3Rd7 zg6GAqyF>x=2)PJC-wJ0``EuW#gJIa_;3M$1rGm)Xzk?Hvt+q8LXRhoug|`0#KY|Dc z*#=PIp~ftGesgi6FRIbysO5^^Nb9szSScGcUzOONt!DSb<@ehU3<31A<*e(w{xfaWv@Mhq{sa& z`_;&RvR_DTwTWYYl=IX6#y86GJB+JZR$h9)2UvTbR1=ghe<^`3M%=p$*1$}w-wT@V zq~Vx*0bgc?fpLFenk$xZRo+ANacK=nY^P2mYxc8ISDgh68c74$>-%0A(wEY3@RJ9H zGb3Vf0zclU90V{>{?UK@+4nHPym_2Nq{TcBR|SDy{8PV;s9l9GvM&6B&f35N2t;Ni>FM7@oRYg8Kw>&y`0lzF zCU=~8L|{T#x3nN;INdO==a>3~3%rwmYaSCQv>7@WJ5XpdtkOCaf5Xkl|ACv4`5SJ= z$*!M5!$0-?F$fd)az0Wc*Cy}ZAb&XaKHF!Wr3~1?bqBnYs(#9)ReU|f&O{GS=bs{) z=TCqDojg7%@@;)M-a)#Z3HN#QXR>3g9;T4FPCz|z^~x$Qy)iRnaGbROi9Q0Q*Ne;o zfojdxgT7xIk#M|BW&=P3DuO;%PaNE7>E?YCw`a04005&sRL zZ-7en_>o1?HM)Bls($73(VjN{h#yX^Y4?31q8*HYHg3$mn7My!Txx-b^2YC`?zWRJ zQg+)hRbIG+?=uIe^WfUIPdJy>lXbXB5}z3LMKEnHBbl%f%{yiq$`dYpl9y)CpqXHr zBb@&fF1z@?;v0~T=cx}h>+4;z<%a7KCCK>aqsww-RfV5W`kf`cxHt-hoo&8R9J`(T zymhlX?P!5R=aGA?v^{$w+pXN8QCs^K9EGVZBs*R!(toX+{{)%aA}msnXkPx z_X`_;5m8>i!ZLC7qkg_lLA7kA=~6a`un|;xaOr~4W#ia~B4d!pk-XhV9~Mp5FZDP* zMd7vhF5^GnEofw7YOu}sj^{o~yu#GjYPG7zUly8SO^2_m6SzbID} z<2+l{CS~$yXo8ziw&Qc2;+ithNlzVTt2}X`BV!O?OJcLGZB`>Zya(E76Sftl<>=;g zAGyoQyoaNA*`9S(smCIVaCyatz$C})>8pZ$KRHuV=THf2Ou3X`s9r7@z(x#etmciC z3`>uoGoSm`@RRYUkaLc&^lEwLW1b1XnWls-hdW!I+85-(+)uL@Bn*N=U2xC=zVY{h zSLi|jv=MGDU~B@qE>dje&(c{AjgsA-+LUo!npu@|4MsHioTqoWY}(Aib0N1#Z2pPF zQK6ke$pgloW%%%IvQFn*;y0!z3x=jTsB~|FhyoBI#IACkkHfXOC$56qBM-o(ZNzcL z-;@yPc5q$WN;;@~GR8G?LgHkd%ZU=ftC;;tGmirmiK%^Jv-L^%@Sxfq1JMHo_pzy$ z(#N)T0dMoMk<~1Cs$d=WF`R)@Z}s^z0G_5?lzXBf+i=RQty*SW2S2EC{I+;y2OpsG zM?q(@(NWJl-z;0bPYAjS46*+c+3`RKT7C6BS%JBNOCH+nQ=Av}*d6C=fG_$vBxBOk z;tAJYS~CPsSw7{tZ6Qi0u!r&-%y|K}5g=vsI09aGIkDS&eJ{Vs1$=?0g*R94OD>-9 z-N#37SHCCQ*4gOHBj>9BFSN&zS9{Gokk9hpZm$3Hf5}IL3>Wg3i}067BjJ63 zN&^+02gbQsG$h_cu1>6nq!h*iQ87Q*VegVPFq^42DUp>NrNy2AtmZuIJv}Wd1;2cH z>*BvU;PunagKaO|&^p%aLv8N=Mi_}H6Kn&0av*^SB1YFBqgCGhP|zm`peYkXq_Q?h##K}iS5d@q>l)!dNxIQj{ERbVg;Fi_LP zS8u%`I5Fi!jiq;^LZh@-&T)fdmcX^kc016abS+#~w7d;$EGuL7Vmn$KKWjqxI^cOr zeakyRfCM3JmDx&63>NQy5G>yEzQaMb0Z&WKfY8r|X2-1ll}*VZrjSH72`B*COfGs9 zs~@XQRkL2*XSl2btqemnLt#X7Er)nGfQ9lKy%-1Eba>wZ)F<4@_C-c=Ez$Vd#mF%o z*zG3fytn~EKh8Otxbq3*k)6Z5fEo%5Y%4-Jn71l$Bc=!_`M z1{ou(I)N5EOi+(jT){-KhFti7VA~GISJ8;o*uRflOIA)&uz)4|%Mr_Q#t1`(t>>-$ zi^v1hFuIc0v^wS*3eDe8`%g*$@)>NV&L@qtFhEZBIHs>9-l>uC6S9&@<3b#s)^0)| zaj~yqbhnz-0~|HS<$!h znJeerp3t)Rv;2B#fWoy~SYNArZFO`V67lN~C|3$@fkATGg< z5iSw#u`s-i-^0N#v8;0=@Uj4dDHzr!Lsr0F1VEGV$X>$7UOH}^r0-Bj6|NhLwXeH% zbyTWI=xq&v*=8r?#R2uc{pZ$C;NSSVQgYb6&1!am z8f~WsL2#nsUt;OAM^1mQDs*vxy5i`E5$bqZ!UK(DD%UE|XFw^kIenV^0)5ifuY<)5obSnPf5iVXM8F{uu5yIr>-CAS!L zm-Y6BZr7}#kdeW|C@r8I1%Fz1(vyAXq?aVIaZ%xLU6n{`2gW~`BFww(i(P6{dIragTO8$C9b%ZS zemULpVO8SsIxkc#e0RgIoOxh!DvblS^ma?;!n0#5-^ti> znOR*9VfsRaPlT{+kL8u4_xa-@UK%MPn%@3h*W#8`<*BOiAD8 zl>#5kuY!|EX`von&65TAdI|7e7Qj?JgGer-*TE$-U6Cokk3bq+4E^KLd|HjljdtwrMfm}*^0;pNo3C(we^NUfj?KegzKsx(Uq(G z5X$t|>R(KLdyUe-J!+l$VdY$K$q<>8Ty>4_!Z;5B4bcZu-X-$oqUH$7fTlL(0HGmT z?ZJg)2bJ1epOmme%cI>UJNBWftiiSkWHq@vr*C~bVCSaj9^}kDB)WlRUz9iq04k|b z(k#(G_wguqFW%}*qMjTG3TnyCQyFgI` zXlOwJ?8Qd4)M!P@x}b%o?4GJN(Rk&CJ*=7FA@osMepc#Kt${(iKOEfGa8-VG91Sua z3Z6R8x;Xu=__C_pOi0u{q%*G<8IUG@inrOZjbopj#?fJ>#2MJ{4lN)POf{j4C?mdM zTEy`R`N6z1DZCk z->JJpaxMua5EA8GL9;J$Os(kTDM)Gl9s%d4h$OSJb~_$zFF`S<+B{3Kj3Gpb8I{CU zTWKcQ9ZreW1!v8?u_K}Gt-23MzeKf;`U%R+1xxGz`h_*qp8PCf=h3BP+1zXB;xg`P>iXU2- z{0n~{!XFj01Eh0uUU!PBt6t=wL>aGS3m@V?)U$x$U7i`?0A-RgioYXQ&H}Dmnrn|) z`CSRVAUDdF<_tkAG&O67NocGNX_(!3-flCd&sw&v(tkD!@o8;wvbY4-kTLy6R8_D^ z(^n{ghZSI)q`(GRf;Kf<3E_p-rTV`FQGO8q^dRu%X`VkmvyBIA-iWy zC^3t%Z+Ddc9Pv%M^M2baE$j3g%8UeS|39TH3y8(p{AIxT?sNWUr117SeL|TFI==7L zkcz=kfDks@#W_(FIqN~QYrQS4E{F3L@fHsvUyz&%()zq(F}-4Qt$pJR;;8w!X?(xt zf;nS-pY`p!W%`XBWCRgXI0R2V9)R%Vx^w!UgkLm?ON8uzXefa!y>-2aAH zsAX+Tq3SEB6#tRnTNBX;Qy&Br-TwK|q=C~UURi4do0~Jb{zuOAd%CAl!a0NFqV@@} z_B1a3bpM_1iy!gBy+p&n4BWei^m!#5!UHyYO1JF93l6C(+mSDpglm%g&uU zq;<*K#JEOMW9wPvQH16ILZBQ=dFM-SEI*2!RRI;lP(md#$^WeR4hIx62qtj)mw?|- z^{-(M7`RRB&h?)F@A(|5Ry8vjn!{sdn79Z#`O#c zGoO2HfB|diX}JZ#@OiFKaiEc%k+bkeGif@Rr_uoyrVU8}tmZSE4sLhad{~(LW+$;| zgo3xbQrJih&^?_*#Q+zDgnneqv*gIV^Q)g!_XucV&Q;F4rl61 z0kPMy_z{3f(fpK=zx?oF7Q}kJ>_>=dbt_JHUQMsu!?-DKW&cZa=E+`5o%^<&==V=F6rF3b#78_j&LS+H+`StwyAwIj~0? z4JiS-avyMJbvW=u$DudU%z{9WrGv?ltTvY*Sm%hXYYDXoxL?=}0Y+X++hzfST`OEq zxA)3pjWVWW#3C56f`)^#JsB*9{3eRaiI){zQgD>)VPbI?V9ZfKz zthTq-*x$1qI*U%Y2Q02ye8)ZPhmZuR*rG`ZI(?yC$NRcEG&3>SPS!2tbKv+9Kq+n|sB)Rzcb8kaO$8EG*;;0Z0te{|-UtoKb*n zeN@h5Tj{{Vf_pIL-RMKWPBAMEZl9#t$vifb%L$6}pozJTu*njm5MX zMGkF{#jUm?l2x)FLg!fEVgT>yDnMnoNO3^l!hVybH`G}rN% zD~dy0hh~p0E)pKL#=~ z4@q5(=V7N+Fr%jmFS@4%1L*J`6^~eSsSN)P7D#QN1`EvLv6!mDH^Q$6GrwDS zoCh1m9WJ%-QI|%7jV;(*3bC2!O=GJ07AK`o8aG}sSJuf$=Uyb;WSW`hmIgIqPqQ1W zvM*v;6NEk9DW~NVk(UW&c&XUMof2d>LbV}W%y;W971btKT<4n#Vpo4dr5t5hMr7#( zl7lB4+VJnY{d0^Bq=QSYqHP*y<;40dh?_n76Tf|!&`VAJ=VAj?ahac~syN}ZLljk< zo$1)G{JIAnzc6;>kp9t!ARPS3g8q!}ygKeerQ(@I9lO|1jep@DVUU5XGWp*acUHvj(Q}-dXLzY&h-8YpMLV06@i7eLqw$&IYe&zM0(qi^t2V=u)?Ke zVmFhqZX-l=N`AyNt1Wvx+WIo4kvw=*>a1kt1{(+k+chOs=HB~ttP$J=oNMlaG{jwS z_TSwFUR&bO0dsRlSM-hqK=8Ol!rGQ)DE0QH62AdhA+6u&q@{HkVmB$^*|bsst>31v zmW4VXF4I0Abl>lqtrBLqk48*LofUKa(s>>=@$S&?TpDoGic7{tb@*YSkVye>aX*FB zuXyk*?boPyl18>rA{R0E{Ny89#R`gE?%@qay`2ZnH;U&j)MGD~>&5I8*?ePvqv^Xk zB+U*40Fh%-P~h&VzLyWUUV0y^$4QArW6Czui&jlv7_#o!scx$Sy| z;g3ZIyTaol^GjKZ`a&3MMihAK24s71kagj4Ms-VsHeR2rNA|{5iqf2ZTPq%{l6LMc z>*=l!UxXOZ+8rVcf>KorLdS&Z+@zB4N=bR^?^m6A@Vx5;kHt$aoyGQ+!j9T`u0Dpy zN2;^P(f|l;+MM;|$5CZ7BNskRjJwR%e67vKUP~lx#+shaUqf}G zpt)(|&#kkj-0A*W}O?gqotQIun& zMUF)gH3|;!BM2dbCS&H(9Y_CjFpc^$Ft~@%P~WMWFADn5Z6Zo?3$>IqSeh~;0(Y*t z=z(KX7x_2PIUIlc=(Ph?TL+A&`g@u)J-r4-q)!7+2G=YEqqp%Z|7szK^b_FfN%+%3 z&`YrpkY1IpoOix-0};@<@5`kl2bw1*$cImlN$)Z6`ali#MV+^sV{fv_;8I(58~q)6 zM}GH5iXVjDW&LaD-Q4ob!yGB)SX{x%6{)oMxRgiVLJxjQ2kmd!EvZ4Ovf88nFs^a` zs}B!~w;OF;&4Oz>%&YtZXzt>ACv{ktrV!EH#^Z?SZsz%#=uWbp6Sn)j(tkMzE}i+a7|ytEaZXN`+e@f$(GxyaNWuhZ@bA7Gkp{fk+N zzFO(JYXpm4Hw<|%66j6wf9S6=t>VgItMlmgYgy6EkzB6!>31`)< z0-T#&!h1Rhgh<-}s+1n0Ugzws_CSDdjG*J7$th*v4jrqk;`+JuEdw?|hlX^jr*o&* zQHF|{icZrxE19$oAYCl1QE&e<3J-nfuPD6J{}F|kaL-4*-sl%hSJ*vL*&^U?LB3Hx z*YmS(7>Bj_a;6Sc9W@Jj0AqBA?C!Pb>2!D9ZF4EhFml<*|1qt(dOaM}mxh1$Q{f6~SLDrvd(=kVCcQisu6(az<);ERekmsx<0WzyYN zEVUdgw7NbC=^D9FnUc}NQ6~W=8d9R`?Ihj-<29l+#3Zc==?wlMq%+tUO3%8UBBUF# za>h;`7r+MS0GEH$*jl>X$MEf(sj_1_s+8s0*>A0ZohC1%9PJ&wmp7%I=$A`24n+IaWIZaH5)Xmj}ad z(*ua-Zbai|e@+~R%bSh9KYs65PYYV>XM4w)+EkJDTe#YChYB?Du(hK7k-Pcef61}) ze8xpA-@dV8Di5-G1w5PeNUlE-5U}G02=l&DC}h`c`Rq{R{8T~TSL`!K9^5_jP5;KH zg_{pCek0>hxE_5(&v81qFL&zC$|e8g1TSPati|s#>_g^|oN}P)hDlMT35@BN4#(ZI zg#bFU=8oqD2(GD<9JcYR;aK6V;uH|?-=)ektgBN(+oNnS{sb9~o@UMIEa$vd2<)r; zpQCo&L~H+B)b0?$5ag1;5+2;|`WSaGp$!i*C)nn6F768pv=o1(0n~CG{Bv`z369Cs z;^k8G1Vx?U0QDWvc8sDwcZislo(7>_-jx==g;Ew{Z9UwL4sQL||0Qnszn3S;-_nmm z+?J}c^cc?uZEBiSeBn5cuG}oi04}tdupMDM5nr&-!J}j}ba5SqNItQ4n3ZGTR z+$42VW&2)#$@Y7B?<`>2CLG{;2`;+gq1|_H+f2{QI^PvhLr41|2+yo)f#S1&U(v=& z6Ynd8!j{Qb=v2v0!W^g5tpU@8 zJUi$cx7j&O3Fj_XT^4Uo5_A6; z`c`PB2Pjl7@wb3N^=e@E5DqA?7^3}M)2m&5Shb1a*_FY5RXedB54t-Az0YyqAUaE< z5AV5WZewp_GH?+_28JMmkXcEAfi2fOqvC-M4p%cJiVg_7hU)lg+F$#HbH7Xf`jp;G zU9|gKU2HbB{-;D47m<0$SRdf!?8xBnB|U-M*QrDYIzZjoAUmznYBDua_CfG-(VR*j9&|*M`Lf#6bm)Ik=2!it%n$yDGQW1`pEZIE zQX`Zk6w89fI02?Qy(JPwy8qPTQyQDK2Lm6W<$wAJ|E9%94vfEP@gqD{u+#z}3WPF5 zNANiT*8Cb%O438D1>{gZ_=}7jpjgicJA}-UU{}v#maSH+rI91&sc_}iC6I_}7tAg% z1B%%#RAxcr7~0>kmTDtJa(jgRo=EQ7bMc(6vXt!zC$OwYm7rRn1mz<0nz-!lm3Tp1 zhpX|nXImNl7=aaRxUjP4iS()EVwi;0&FRg73O~X%hCe}C$Bld@^ga-~z8BDIsii@j zOzQNi&?kdj*>gx>Fmi;3w8`3t7~GQ&czkV}B_6m~0CZ8kXlbRFOps}sN|WL~IM_k4 z_*g*s2LZ517_#FweiW?tH_0eFsiMKLT5&9hvp*MBG6SDFU4&d4WKHcAzslYRe~*BB zKEvF-IClUs9Y*|uEU^#y5;`{y9mB+zYW`NnEf zu1qBW5$(=?t3oOTtnFH*umx8D_^fuKa`zlvf$l#|g46=If*YpLh)Gc8QOZ(m^FK|3 zV8Ni?6XUr_*Ge)ov2v4%s>&guKuu{vM|o}U=6QvruAFfTzao#wMMY2SExB}<%GiP; z;_rV1wl3bns)QtQ4FN=N$|c>#Ogf60*OC?a@A~te+qATARg?79-qnB|Kk1P=f{#Mu zO@+lEujtegIYnVHf~R89h90h7fVY5JZeaUh!t?AKQ91EQs-qYqRdi4OyXbxeME6#I zkew+BsEDk!lTjYh7oP#K%FA=eA_4mUur4E(A5fXqqT^_~zhVF?WYP>@b>>KQ;>Q?7wy z@iCf@zwCfcgE~Wh>D&|h*vyh*+WvYLIvqzzAQ8P8T4U@}Qs_gaYCj2y9oXDmTVkwC zN?Vae$YAG;{_Oh?0oavkJ`tL8EHjQOs;FokT2B6!n`OCr1hd37z!!`NSwX}mT1amo z^DNFXxv_MYS~>9PnWG>S8Dt_M?lSB-$)O#MGcAWi#Z`5OObY14OSGj`^%T8NSefJWxs0^-XTy+sJd@c&EU2U?6JK&D_0NxqlK|lYI?lEzJ(l(!!UEo@< zf?$OA{jNKh12$Wz5P9cqP^Ls@|o?C7iK)0J>@^n$bds zm+|56z*3xA2L0*ucwal{&S3>`5Q$sOGRQgLo;u`TAZt0kVjnrBd#kP2Ax?j;xILJX<9n__?9*yqBL67)H0*~`J*ms(C*8yW&}q#Q=gK48X)IGfh81M- zX;Fqq1q};J7#IhzNVg2jHZ<-ytPaq@U+e3V7bArvQ=**rTW==yYw{rF1j!N1Ya-UwdkS41q&@4+wg zH@OgPXQV@O%7G58i`t>3k~D|hwZ3~nKqSa!j|HW*<01O_z3>&UhxxBYh7dF%ctez9 zm1jxWCHr;y8VMDgyIJ>8cFbkf#Ow4Tg(bzznG(nvC5n_HsB23|Phbi3XS?eW!Qqcd zY^*eYH8ODzGyz=QSDpeaC+`jtxT2no92EPcw+}TojcZ^D{912V?r<0w-1_>y zefYv{vfEpCFPusDMz1JrM3zwqmYBL} z{pX;1AE*qoBv;XLVlk_+nh9n}o#IVeqE{`?-+J=euZOl+KBe2qMQ-W>b4A2MqPW&# z!|Y#d!jl*HD6O5e?cF=ryA*`Z&+FDfDU&m+8w=c>vBWltaht0Za{s$CyYK4*yt<;akL7Dusgx&Z|ZLa6E?Y9u4z7b?f# zD;1Sfb2scjvd-64oo@<-H@&^SYIF83S;v$uG<}0OKagM%Uk0R()J>SfRlmsB`BogW zHG~0Kh`6PNaS>@Qy<6nk15ZT5>oF!3FzBpha^JWLxW8|S{k;GS20f;|Yx{@7`_H#8 zWdNZc5}~VVATA~2S}pKS5Xh}qyxhmuB{dW12q4$4`(02}=79Fq6`zIb1ehFgW8gAF zIKdAR<|c&b)eVD7X2*T2nco~izJMwP8JCH$LuS)$BrWk=201G>$`v9Da{I&qQ>_X6 z^i>XLExb_0Z0*i_*!OK{_{jK!3ELXg*T^%WeCBzbz{}ihEDbXE05Jagsyz2<^x+wF zN#`M^54sk&LdXWNm$#@kklX!mzj<~KEq%o}Ww7Bge==qm(xSV+oXxgKLJ?npMaa+L!D00elKLc&n8@+k_zsIdtZJNWhh&U8`xX-cI?zJ-9&x)$|*ey zZPd%X8u0{#wXdT-%|hSzbXxi^pCKQt5E|FAZ*nC#=pVR`^J06#WS zacFhf?K`zgI*}KZXApL)rwf!n@T&MvJRSEN7&!U#R%fI4w|2*SSl(93PXsu*<~j^o zZygS0!~GSo8SAs%_oF0w9O;%J=3XGl?a636`EDZAQ~C3YK=Jf6!`%Khl7HTobY$H+ZL83$c04NHa` zd#U6{vvb!dc+tx z2@CIIXDdMd2i8@s=~qIttCQ?*f>h=S?=|pfm%ddrevZOhQk3+yBd;wRR&>;g*K2IL znzAONU*tN5ytMBrI{Ks`3-f=`(aUf8as4h%VOD4Tv#Taa*d(}b`d?+rc4h^yEG25t z{7zh{P0vo187viE6i^2!Nm8V)$L+stTyt7*nRqc@-Bn*ZH@0ejaN+hi29*u(GWl5! z=FUPyx8vb#VGu!Y0ToEsz+C9mb40hLeH03eR|v=t9Jxt!Vb@9n5QZSY?<{>Cn=_R_ z4LlPNC`h{3u`q3@^uu@@waWTpj~6YUc;Wn)07xJN>FD23_qWCXH!sgxsmjhF;;2IL z-n!3dzHl(GsdKp)6;}RTen1{XdTg%l<1;UPG)&iiv$Vf*H@!8-q_T0$_YL3x+{F*s z^XM&%J~`PAbv0scR*g9@KmZ3sP)euE8D)3(`dRKK%V!#RLzZ6Nb8T+Pc)!z`<0~Ja z0XVlV_WdHJd;SeN(5mK}HXAL=-GY|42(#lRFgvWUk_WWjh?%}J2WumdNY&MJ zf%M$j(7I`q)%8`58=%ieE2JQ=3+*#dE1HSFIx%`%`xcnZVof0~R4%uojdOve%b)Gc^K?L7Fm2{L59QzywNf z8Q8?(mP@!rPP(?drn9*D%CeG_1_V2xVv@U-H&Pz5` zKKd%?H9Gz34kwT&{>qH0z6YaYPyIv)eB-@F3Gd?2$mr3-GOZ4agqK+NR^@*R*f4yt ztR!iUP7P~6m9g3G^bh7DLrEg5-kw#$E79(C?dLa$PLo9l{Pkj$Rtq^A(d?+sB>+4G+$}j%V=;@a4G;*bN zx3(XcQfXzl)Ox_&`;e2l{+pcPljd(u345}09=l`Qg2oq{^-4tAE}}QGs*&<#>g=b{ z;V3s30t(-Ue_QOctwucZn`?8MYfaWzbN%}US)+lPxMcs8g*zkJX_a$+AKE7(d@u)9 zmD_NE{z-iaLJT;Zo%XWlxAY!<{bXN#35Dfr&8=L7wT3 z#nf4BMde1yy~7nob#5B_VHNsdWK`@yBm1|KL5# zw~INi^V(r zPa||Ioy$gU1Tfir84mlXGuc7Da2uIDnBcHEOgry&lFb)fe+C38Cy@0g7- zvs(@C!5~|*Cv#N=>PWyh&V6wqeG?q}Ji4ctFXL^n%|eqUMQXi2(OZ8jBRsF;#MSMy z*vNv@flFY!u+AD{Yplb~m4=a3Ft4P#kD>Mei!%yJz*D zGHH>EFq#5*Cg&1$xrVKWz>j3`_A*%=wsOWXeDdH568mmz2vzG*e7&(xbSJ_o+_&aQ z)2`|7u-*OdbHQi*Tiy241*hNiA&A=my*$H2oph6%HYh#^-Ode^f5H zT<|C{u!g^SX=#ruz|G5XX`PWLfQ=%ylgFI!-NQ!ylGU}lOVi&jv%NXSyz=uKhDU$k{X39^vfdu1iRgxrT!T3_tp8dZjYnHG3nd+IYVO#J@dVd$>AQ_ z@_~H5>C>Dg5Q_o5lI}mt$d}ioAau3YVIn;D{oJRGr&i(ge6fJZ*IBkIO1dn#axZgy z;SSfQHocF63=F^$ly&Xtc37e_jj5SVe)eWLxa$(O+AtnGlVH4_+g#eLE-G{APUE7U$S zbV;@Jw?;$}FmNg|e6k3$t?$|kfvpHQn!ufaMhp$)UR|$qF)}!Aj@p-thPg(_YMOW` z?OCi22!>y+ShL>eRO`?{7hge3@z@h9;WD$0-Eb$a7r)eY-GVBPe=%btq&)ig$#*Bh zXD{eJw6HE^IIf&%EPJmOHoe`xLMSmN@-6`fXMrJhq(Yvo>k$^qzs?b{o#zIyd{Ljf zQg>Ai#OtPlO4$l%xPB}KnV!(rNGjt~mS3aHfr%5*4elu7Oi1HK&`UYwEBWOZ;1A_8 z*YZ4Z%U2>vC(9q|vo*YV*KsW`Oc8NI)b27VmdYQv5DmR?9iya+7!b~Uy~A4w5l(Y7 zp96Q)3zyV` zMRa6FsoZ0^_tif@7tI$9+ef^uNsaNl?c+w2Q}ikFUgMq{Z4PpmW~H>JJ-5dc9eKB< zLej&YFxzA(>+^f{3k|58Om%(=-=(I?gho7Np;yNbM{VWiVqAV#?bpJrMlH>SEngkd znF+0GDOr@o-G+}?EFqWK-X(to?!SSS&t}nSW<63TA+mG3nI_K7aV5HT(#brEc=H5w z3hcKXhCOBbUv_+rQp=S7;XfUW8(iXdud6;{6-F&>?A27P4B;>=b*y2Dz8nHJQ{ddj z*e@w{JON7~kHZ7HU$DV-@%CR%uW#QU;2~PD;9~pH5HKA62U`Hf6kT=(DI#75;O!L<}a0)8_~O&{;jZ!Idv)T?^hU zmiInx&hF$n%r%Z64LGHIntckmFoF7WaBauOz_m*${k5{}tH56Pd{JN+b$|65Q~CW} zQlZ9Kf9jjH;(Ca2BytFuJmFnLph^Bq6^r6~^cdYNI#Y^;c|*^8WeYlE!0Y0Ooarl` zD^Yh=Nv58;oc8E*tQ=z8j$&r;3wAfy4S0HsVY%t22avhH_~| z(Wo8j;M;c@MC>I#H@g{7aI@o)2_lCJ*&)5fx|;#7r6D1AIlN2FJJdW^>O2Saxmhi{*o6)3wh>b-%!KEG1YMA6(%olp5 z4Ql!C`f?@Jc;qF}^SM#rQ~j~Lh>J>!NL7+W=sJ}FGxbP7L7zj9jHj_FpIvn(Du!Lk ztT=OJ+_J~{!MgZ8IwxWffd&G%jmST2yn%kBKocA4z~HTLPC}2hy37^t`(fV>))X`~ z3^clP%|iL0&Wn*9_={_xbN?_h4;2*Nd_alA>y45HcN|vqzZArAC^*O&Y-pUyDo_Ad z90JeY;5s4;NONX$QDztKt@+R7;~*?IQ$iE+vTUPNpB~UH1%GD5r>y;O#i~C?xeJw< zF8R*SWR*aiPiR(*8=opJ@cKT+8A8pZ58j4|6&jS|U3oRC$7sH>?K4S>q{e!G`Ln*! zl?~b$;s9yx*an7UsO}Vce3R3>VDAt=yo6Wg30&4!o!D5eABS3CV_!o#&&02Du;VIV z_4^aHq0v{w$Q;eCKju$Nptn-^R3{4L4;M;%<)6bh%5kdi2`pQPCvY?pg%Px8=j!i{ zj)gC2B!Vg07f~~BP(kw0kmToQ#rPqjuTep;Z<~q}7JUy>;y7sWIe#TQM=1CZNgwXA zpBsGPW;61lXSgzi~<*FdnYVP`+cq5Zb~OC*hPjW2OO$0wABL`}|E9jBe2 z3WRE*Xj9n?w21He99PwtKQwfh!%T{h)G2H0P0?$dg`!i7(Ayu~PWB@}7|fE0!%Q+( zg7Y}ApoIWj2T9A@rshBbm=01mEy^dv9p^p*Qp|m(FgIk_FJg4$! z{2PxDe2dgh{J^E=6tWOryPz$sxZQ2?FskkH9cNy!_>q+#T5;)gV@aNqEJ>c13V(IM5; z8QEsO^u8a!FK#$;U>9Ml<+UxI^9KKH(H~0x!(}Q!>0jeB;^pqDga0nyNt=vm z?W-}~*w>^=BEdZ*-g$5VZ2MM@<|aU{)6zQsb{v8GV%t0@+L7M%z$fZmNU1t$q5@g?`JPOH@*N)_moPb@BA4XUyHlQ;q9QO4&cq zb8$I52@|DKj=Qky2-L~5bLWgbTU*ihgH_d1j%T84;`E%>Fl(7@pg(j#H6G&biaPJ@ zFVMyyhSv|le%_75cT@jaVO;oWpls;$(1V5K?8wvs+g_C;H^EiO%dpO8g+6M>Z z^Y|#C2eg)|MiXeTqtK5K;*H4llcS#T08e;;R)61`F*@>NF+<<{-Hya9p{{FlPJzo2 zT_wm5y^G0U+^lc#aOd{i^4g$xQCMnv@!;{Vft%y7ZKr{1^;GZX->P^l%PdV#*^C`F zbi!|H1z^E<$`C}smCnxIf#Ww_pl8phgm?pT7)j!_tGy}T>)CFg+AeV0M3G=qf&6dJ zbw++JvWur(!(Mj+6e3IGKb_v@fh!DP@{RaKu;hM8t?=7gSUq$g;1NQTBL?U0sf?vs zmuerN3}8^2cqZ0rqaefCK$?U(flD`3aAfA^V(1O%?X@H|!N+jvu-`J7m! zw}XdSJZKhRf6pi76Dv2EDc`Y2z>5qj@TX~B9YXv0eT7EsD@Kg5@-3Pef~E95!R}8i z=YCQn1#Za5Uf)^=PY!nt?FY`vM5I~Q4PGX$fXW`m7wHU3Rz~R|mTSej8@X9mWU|Ei zr*)tqBvyHb{L<1>_W3%EV`AU4Mpy7y8h^wGvOyJ5ozWXwr|sUGeyHSfsghnSq(6>@ z^f`6i&H<#aAMheAZV5Qsm=GyJtrYz4FSD=#SHrsqzkzq&XX-2IiQH8WX8ailAl0my zTS~wu>E^QM$GovhzRP6(mu_l5y>(lyrd#ragGGqV{D?*6i!%Y`<=b*1r(7LFp4p2qv-=pvJ`myK>tDPL12q{=B1F9F zaV#v~4_qz~4JwIfsFviNrfKE7&XRW3&Amgcb+7oB7n=FrbbD~izhT)jYM)0y63tIr zsG~{g=@}-xV9uc4-g8n|5D{HpZL+O?*J>|h2==WQXtKO8i$(b$VXav)wr&}4X_tHjpU(YMbO^N5x z@5M~I*_mM`9~CiLb(v=pgZgU!%zgs)s>IK*p|Lj>m3gZ~dlp75!Q058)bV>EBHW;?_oG&Wt_a_ald&GR+~sc&y#-~7|%@5W%1j;d-<|Mi?RN7#P^m;96- zri#GB!7*p3)jNJX9SZG6W#o7=BrD(Z`&QlVBF9{CP+=e&D1i>o z#_Bq>P(fwoCA`&KzBz=4kp||e6Xpsvyh9F3G;{vv#`P?#m#Ti;8ozjDzWV zwTWxY!2+7gAwtkmbA;5ZDn{rp_*OnLu#(=s4d#;Xm*oNybR38J>7$!hn>DsH;pO_e z{B`tme4E1^d6W){;JX=gR9WpbO0W}N+7tWHeD+0`QW~-;I+_~PuScbM*uk;CY)GZ* zy;TFcUZ-j@W`Rl&?l#?%oBr+b&k;jWIV1I&t$pmRm;ASyV}sT1kTx#1k^i_|7m#0K zQ_chHPXyb?-o7Tco68Ee@$(U@$UXH}Ts<^PE5(G(5zjed#t*?sO?ixk^rI1RQMVPq z*`fj<{a29Z-(Qe#iw%laxpQvXp$ZP0`MudZyv5E^d18;SibyVTqju1q?)q2Nqp*oU zkRYW20zC#|h{4IaBG!nMLC!)iPh;TZ%mOZs+!MX0K zl5yPos=vCVjDa1#;=Tpnf@2fnNcFQ7n^=-BbKexsH^_c87H3bBS*iY=;tQtS^t#+bPy+I~hy7M#TYV{RF#sD=F3>nE+LExzBKijk|+JGYD$e2yQh78ya#5}27vAD^4RoZOV8OT+^}7E^I__Nlr2 zib52_txvRc4}D|y^haPB9x0mlO7YG~`6Cz0Mt)z5wE<_dqSxqG)%)lEwA*)TUMv2- zgI%E#pm_XbaX8hw_@j7G?z5IbhUw+zzU;-0Eqpu;-Bg$i15c)S;5Czq-C38$A+Y?< zRZIRTVosJCJvoFp?0W=XXeIZCxnTqk8qRDKW~VQcG#>C?^)Wd4bJGrLAjSpje*f4h z5te@D=?N#Xa*j6Z@t|4y68_r3T1vFo>XWzV&Ll|h#sm-Uyt2WVf&ASmd2_)ZHE9d*;c&+D=0;{nYe%KpEQ z{;%All8U*HgetMiR()m+W}24Gl6zSyZbNHuKNHH}_$JziuYnCtw+}{s>#;D{5-z^z zG{}du-&uyzh_;q0Pe&_EyLiD25pcRK=r@Po7$@MRg55amBLi32!$j&KvWU;OfeNk9)-4*Mlz*Xu@1Km}Jb;W! zI!lWBn67o_tWMiam+bm6hn4@4AdGGtG;Adw^&#tK$EycRU2C<0K4FFcCb-+(xxTkM zhQ^{1?UkvZ^74T;kCYd7$^-*cHSIGWmV!zW{kegKs@;S`20PJVW=6ejvys$IX< ztW*h6R0XM$eBUC!#9oz$M8zdsWL;oZ3$^((^xApCH&ONqBjRk{rSCQ{^%bH@Q25B1 ze-U=jLL1DYRKj2@)0{kiE~L1sfHj>8_7?Qd_7;?KkS$zu=>~N}4`kN-M0EP@Y}I&k zE~A|TZ|!}w6ivv!e*;LSi;>HRC}EOUL%`KvtV-*uu%-i|3um!BD)}H& zo(E3;5}(1{S-{DE>oEm42XOL-_LtP3I*W%px`vPItBOVzd8!|{4J2*!M@@qhJ_2?O zX>ctB#7`q7aPptRI{A}gN3h4|wn0tnMze&K)}&Yc`f3xwDXmRX{fEFCj70TS@08~7 z#BHA~(O)&S`|bDZXPV|7$zfY!`i3|d$6xSDf^f8bt;q%M79f1J0XyWpI>#4BirRd4Cy&A5mAoI(jI zn<&=S2(;9o?Fo?HilF8ZnJZ^^s^zM$KlPr*bLR*d+P6#xBQaBNRd+j|u2gcfq)pbw zaVa@foM(GVM=0M5cPboLlQoS}^`8M0Nz&k+Hs=%Z$^Kf> zVO)(=F5r^zwO8~`{O|RzYWQY&VC|-SAO9D5C-VP5-ci5U6k&*8z3^JADyQUuissIr?H7Q38no(pQFo@xsdXwC0yl zKU{3%WrxewPPfj*nHsP1y$(;^#Bsg~^mBdmbN0F;g4=;5gEm514Til!(B6XnLO>R! zMvWr~V`0h1-L=L)KU#L3{?6@B!tM3f`|qS>=^1B;I9KCU6G@aIDzTeW_K6pv_~Gu? zAbs+C&luplTenYn)Gp(^u8*{LYFxDd9KLVl)^v{t*!u<2I-iBV)>(r}PJ5e#@(zs_ z+Jzm~lD<>E7>iExe^9iXddH*wI_{z^Nv?q3VAGMLnL-CT1Z_jbFoviNcbXWDx2>IW zS+09VsC7cWOqiHA;XoyD3Uo8RIBQI9s^j%sn*R^^$ri+_ z;q1#1BT&8m?s52eQ~qmk6ihW3dP81cHgOH4dx4DEU-(V+(WN_~C?CQ11|Icvd&P(9 zP(ksclD)Ci*6am|b`dbwPXqPh<3E)C?*)%L{lf7L&x32~+bCwM<}ULdD}?kSdpLb+ z-v@yTtx5g_H=_M|=BejW4OfGL`}eaIep`O*l;CRHgOm+%pN$X4&%7cwB;D^;`anT{ z=G{+RR0yhNfc>m~`&9B3d~o7e4YwbkR?=Tf#l@|2Q?biY8)GuzYy>EM3a}2pEWTwD z00kAa-&p4K@`OGgOGoh`|5EyHXmN-*140k=Wa;GVId}z2asGPhSK@)*iv;VD2umaI z)ISo?DvZ?00XW58X1+C;=196K3Y&&-uSb13x3%>rg8Nn}A-34mLKYJk zw`qZ=en#DAHLRz8;+0d6XZw^ML>Ep+2(dFxhci3>v`W;eNJFJgE^@~bcmeG<*JGV~ z$3Kg87dB9fOnXlsVbr6u0v>glh;Q0>EBsPi6HWzmXa)tPk{0cAI-9b;MMlsv zR#l6R#FVWWweMB{joD?PCZOq*wT`d*OTfp;z!vimTWbQnTMoOY;J#370x`%fz0dmp zGl6iG+=BZEzsF?dUrZ!HS`TNilz!I`6N>fyA4=alQ>4U9ST61Mn+5ST#Da*@jzPoSut|r z@B1~C23yfJI*&R>W|iyozJDn+eG(LnrSyI9Sb5@|py>%h9ZCBLOvwz<+jF+H#vjWG znct8<;`3zpupIYGXw)Prhyf2l(_;TGrGM>YYioLP+#Pf;+_02>@$#7`D6^-e6X7@r ziEP!7i*uNm z8$S#^Bk4@4JQRfp%;k+`4g-Z0P^cCD&}(t3d7^q<2K8#w-bv1+>Z zD$(}MqFmaJQE@h(TI=4!mF8_8m9i)Q=kH{gUX}H4e}RFJNwx$~n8kQ-Sum^=hJl8+ z_F+>2{>j!4&aFgbH~|9)*lRP8?Z=GmxV_*=6lJ|ohxA;l4lwTDH>XwG2a(+56trF* z7y!q72W4VNj+%5*sC0*Um(>^eL0dGC7H6y4AJOsOAq14ZnCnVPwL8;k`|1rNYNp|o zZ{z9>&%k{@^{@6Zf)HwE@|M;GS(<*~mwt^;u;(TZ*rlg_@CW<*h6;TnpgZ5SaO?@A zM~}-^^W=W()E%-?rR)!&8ZVioXZcV40uD}KfhCaD24?x-zDgDk4=8S`5jr|S!q78_ z!{SK>)-(9%>7C-^Ka_s#zo!c*{r{0BEI*6^VH1c_e<}SQX)|vvpaE@27nb-nTv@%FWuef@tqWx=8j?)a}SXxcL9nXP(9;c}A|UwUqI{5Z8>q2!OOpYJE_ z(46b#^%^uYpGttbH5+mpvcceU+)-`b@~$uGjF07LZ1LD&IyIA>3sTuq=OCS2;&bto z2INIca|=I?#~VP8J|erKAFhW@?EfUdU@QR@7b_j}_BkWFl(n02gY0NGgiCgwjg-Y& z1A(dgx0QvKj;UrL`%O<@VpdYqZA(l=P$q#j@u``4#JnZTN?f(TRI zR`N_LhxYxh4=uMRj*XVa?f^=^VJppho{Y2luFnWVR;~jJ07c;qA2f+Zv^dM30nU`BEOQ(N}eK` zLFn5cDN&thP{~1l*{cvt0o{e~G%C$NY}h(EBBXsFE!*Xu?FvNUp{4lvl9vn;pM+b? zsG}S|!8(c~Og35z4n5>%M&rW{`u*T~haQ3mGXn~Uc|S;PUiX4`zrt@k)UExhPxp|O z7hp8(tMvDusdgQnHR)28d_+RF0HrYz9=4Udvc7Eq&=L&2!Ot(O4u&r-G#cuvP$>k| zryy^&X`Ik-Ew)(yU~IT6TClrHccI&-2?^P`<=B#Z?*y+;v86G-G9 ziw5bvek&H7!Wd(ofhO^z@+(0^8WSjYSdTlQ>T zFP+)d-7M3XELlsnm=3CO97!8=#V_d|&oQS~&_CF9@g0OrembH!eJcpXEp>H?p z^13=6DXMYrBQ9mGNIH6xFz;)BG55PQMG>^Hss)wW`?yq@%oCo2p7b45&AEhm$ zigw*M7L3!ZRqwPI$XNG|YxU$X@Uk0})XRqB`1$|NL?0EondDsACE{6+j`Pr~+^^Lt$5a!VEbY9=}ygHxF8jAgw zN1N-VE|!_JGdv{gK^f==_0Qi|n~l(Jv{r5*il4DU{H-5jPRM-=2bk^A*lzUg=ljok z0mriG({_$m=ndoC*}l~Iap*Twfeg^{9-h6J0D%~ELrkAM#JIy(!qT{3x}MdPVF*5* z`1oQ*B7uNjDGZ)4_IK&-*3@?(oL<>*>mC|)0(-DUYHZ&fEaRz6yYWjrZPU3w1==_$ z(5%G&7HBA4&{%%*ZeT&d`y~APJ%ew^5BgLxkPOgC?d|Wj&o{as^_S5<0E~Vzq96S~ zs=lP-a^B`m^c=9Sd;yQ{^V=yeFmKy!r0aO+Hs*x0Y2dr#<1J(_Bn|QO?B91!KR@vU z^1#D(-S<)CvVIN$=z(E$)OuFD>hb4Q!M_dZ%`lz7(gC3|d*c7kCE5Dc@76C_+Fi+F(oV1W(TW4UDxeh4KNB z0OR3uAm>N;fv820a0ay4{C+|+2MiEQ)u3>jg8}KA(EtUbkpf2h?;e?-(}Wi7${*eh zb^HdCjnqC|Vp!*7{}&79J(vJk0{=tiGvea?>!6+hQ{ewwVpERxr1#B|?>2)IKl&NE zwBk^E1C8Mxjn!9@ckvinzRW`!<}m}_NOBPt^b59^A5U34C$S9x`keR(am{zZ$G zFgJ4wfYD50uAtnzuIZ$bvA3NVZDNy4_|-e_-V$1Bi!)63MNK*?^Fqqc(ZLilh<(9p zoGI->rH|lQ(2~{DV!xiHI3}&ez_0!wz-xhySXv$^w*1Z=R>#vScKyu8IV}=5^nf;4 z2n19W7Xd%1Q)+47vsnh>-Lq$T2;s`5ZXGX|BMndggqIC4G>?LeY2azA-`oyr`~dWK zM_~aE{~iQRR3q#{1yIc`@u(hfDJHBP4=IfQY=TiRPYilS~6jd&Iynzb51 zlY`@rCM$eO&+QUE?vUj$W<|eUh5B+Ma=`TYju}uV%56ogsvoN%qN|P2zsW_cC_$$> zOCs;d#>F4gl)tE%Y2*jDG11wt3PK?AkjGuDtbCwyqoR=1wqEj{zf87lW(6pqiPT8C z<6Chwt*us9mA`}E;u{jINba8%;f1P=NiYH|DY{DnbW^g&qLmg0FA7B<#xY=X#y0Rh*}%Di_~1eVmxNQWy`|)(nMz zhd{)fzeu?dGe{kkE}~AB*AlC~O|OkPLo{mm#s;3*im#-amI9d7$N~(&I*zeVA1YiA;2IJ59s0GRa>;rhL`R4&>^~0OL zCh6MxMm~@DPelO*hxf05ly~@@p9YI%_i|o)uQ_+jNX8=$XWKss)4uHT_tWBd3o6yW zVSMR$;(zLkpOk+W{-<szQ)LMUzF}s zO8?6Jm%90;%ciT|7gYR$*NN@|M!%0?C@Oa}K#QT$uJ*4s=qaJo)N-?m`yDq(@@@&Z z$^eFeXhgVPJ6keg>Xd$ns{Q>tr|RFJOQHjluDqy$79{Suq5UC>HE)*W6+zHEZ1|#$ zes(C{xsIJI2~t83NtVd8X4)4_dM!>7+5U)g)LM48`^3^VgX6P!jMt02e75}BhKTZ$ zxC(h?z{viSG>yY^K-)cJxiqML{MgXa9vSNd@^37o4>RwwpYEc(E%H)&s*dCr>&+(* zMv(#Jjm|TGqb*d+LmtN^=r3*DI+m=?N8TzL#6CM6?6bp>2O9(^M1egSUp(m;$6`Fgkmuegu$r>bdg-0lB(4tyM_`r7#l6<_HhSPV&m;T>riC+ z_M^`0Q6^7?Y{uOvnIxnr7$n=P$2E|IEbht?+u(?bg=rOVh@BBY&1O|fA$bsHaZfyjcD`p}NBn$o;zU6{+8sZc=%>7h%l8a$flG@j! zga>U!ULJm*!<{Av2RUt9FWj?whrV@^|Uh#7$jhTl0=xciW`i%~)h^~l=L)e#- zFFT6I;UVuIu{)7T@tEuD7iTgYoavY;HqV1IxNzVYHO zZtFe}_YxOZXA_$M-0)O-L9Q0Mr38wl#{7oyq{w`_(81^xE!38CWt z90MM)j4oooZjY}_6$k)K+_)913)kJ~)>0;GN8D<10IY=9zt}uf)>%7uo(U`HkYdWZ z&Ooy{bnt2jG+q38Skko9e-*o*eP4wIr)BzrHklpAWhUb{uA^;QXQlXWsK2cIf%A7x z?m{7uN{3?}j|DZ*j9Oms7=T7!ufUxHEo3=A5dlU2CF^dzw8-MKLxvF^sP&CHqiWX6 z#BwMu8V;vMVL+5fJxsn#I}EZDYa-bQMq8H!``Qu~7@Obm%{nEc2O87EZ_xC0Lcww0 zZJ_kmB7eNouksr&up{Ymo}C&V`*b1l%7JCO?{_t}48(>wIS(M#%Ew=Qa?Lono0(DE z+8wC2Kue4?L(+$-q?ks);PslHut>hi3ozS2O9O$^b54>Z9WY-UzW=kh4vjysi(4<* zy#){6SQqyZzK5xPp&6ax|3Ed?7W)pqKcHit1Z~|NX;26xN;2_o4Cmeqkd7>lDAsZ< z#+~T68`eVPv#)+oNHntH^hSX1WxK&8Lo;~4XQ?AtQ#L5J+bjfX%nW#weM`=FYzz9S z1WaCxI%MU?;!d_4Iub^k{E*-St^c8)cHTTOvNEY$`7R{}i*R8|fgbJUCD( zUH5AL9D?lN#l;~Hf6kk&0j}Hf^=C5MArrM=;5%$mcptm|gsq~Xe>;xGaR|z~>)r~k zmN9-&DH0I9o=cqGXd4iq;M+t>u|H(eN`y(D?AS2WMO@B(Lw&>e`7-|iK^6>jmX_Kd zkuLBrm)Qyo199r3Uh84p4v3@~zx0MZ7gsj}YO~^>nKAIuw53-^QATotY_Y7v6w?g3 zCU=tAxN~l8TQ?ZtIN)Cc)Bp5uRlgn3Nm1J4n0cM(3kg~`PP`$QhA4tT76qn3Pqx&D zSEnh9oc)(2j>v4@AFY8bgDnL*ygm#_f{c)&I7WPU&S+?=+_Who@(N*#G_+{?{ zETRAQOCJ8`Bp~N)y~L+HZEnuVI0wJ5BjtnXF1N)kJ>U;kt%Lx% z9`C{!>ZA|k6?&&2kSM%&Xb1E?Sg&KQyz)4vG#K+h#XSWzbB4_BllMpL_*M*+V%J2I z0S*nF18HpOM^J9EqPZ0VK)^mpswbBV?s!6C`mMz7u}Ul~v%_&8F$-F(UXNTLSFuog zru<)dx+{D0x2Lvf_Yl}?9f=Vw?*@a~uIa*zNRRNq}qh-f)L;);~gDuLP;no-oGzN}67ZnNfd#Z~=RlC{Ud~XB=)R3B%+u@@R0M z-`>%KG6+R+ofHIc|Bv1=;HyjV0b2{&pr?p|^Ejr+K~Dj@iqo}YRe;=u2lZ56IMf{) zT4ZNh`M-G<>wK547?%Oef7qcbJ_OkAqQthVmQXD{tWsv&N;h&6zI#ilbrD11mXBj1 zNByg*dPMFbw^GHy*(Ky#Ltj;>qO^3Z4rYQ#nNOL@UjMpA0Q|q&!wJjz!{R4>AR2xe z)t`n)J3~C6^kw-Yo+z>M{F&Re=;Ch+K<3)n@qXnBFcpUNNswj`wvUY@`2-vUFr-%6 z;JTQcwsbDnfNm16{U*@VMD`8u7q-cpK6}fea8@hDQ>8HMFY?ig(C|cIV-g&6(2f1k zJZ8uKyBJo~^R>F&w*zi9*O*Qk!RZP*p$2j+?=~#c4^o{dbk^%U8t$AKdP38J%A?+R z;$=K;q1kZ@P2)&GJ&H}v>t5?uGoy$|B=syt?zpd7bU`Xu*Z%N%*<~pa{SBv*V+txg zap+=I1mn)io}aUjuz9JViiZEv`vb#RutxC^SorIL3jb+xfXO#KF17V~^>hpz@88?~ z^^u&RV2YyX3m7=rD$*b;hs%}QK4rP{y-l~+Z6npB0i4c;70YN>y<@6-yG|^T4^^b& ze{8FFfi$opLaw|0(``@<@S4b>%1IBd_iR#I+p%3030QLV`7<2wv{zivwoA8s;}(WN zUDDCg*6$YO*1!)2R_Zg;xBYiw>J49QQM4sYme{WdaLd3P8|YwvoKCdxpRtQad6$Fyz~4_wiPT~Bb0yOmIE|^-`5W;% z5~nN1fA8xM++854s$AkoXeqeRinuy3J$BU~M(RI}`@|bVr*np6B7gY*50Z`V^lmNh z0Tx0Pve++wtU6UoioT*oE--XDMdxdv9t!~`h6&kOl?>-tguXnL|Nf%_V`*2BM1v+5 zmMiH_$1zV0%8%{&yx*MtxpM=B7?_I1cJ|L`siM}zC z=a?2y$benqtpu|gIE|9Vs^ai?npPjEg0qRljr4Ge-}GK51u?feE<9-GI`6f>=~YUt zRlNN2L5cVB9^}3HmpUmD%)nSI)ADgWj911Z`sD)Z$q2^bM|(m>nL^cB_?|1mMa;K- zk8PM4zX-6JQrmG=oJFZ$PVNH4r+3s%Zc9BjQUWq@=pDYg?dwEV>pCgC#oQ3AjGuzt zo1+`zXflDwB3YSel&{qnr*?o6Mo@)M!x8&?)C;2rdN-Hz?)v`KiN=e(Y!zdqQdB_Y zzN|aP{rSXI$?0L`MPX3LW5>1=gB;|{9LqHiThk`O_9E~bWOn?C$PVa zajQ5oqb>)94gilQOFWEQXn5PAg32pxS>Jzf5;3PB&ea9@eXJw*RfX)(LJncBA2YfX z5DEY!2sF%B;t!VqIt9#OykN{WUs(|E#eDP|f?=rYw9BP8CPzv=qrPsMH#WYXz%i$5 zy`d$h^0uPXDO@s^r&<;C38R?c$F8K8=U$gFvQIzGh(piRsdcm7#8;?;L;y7>e{;ZI z+9At;S5!WCRxKkf5zc?3e5_c@LkXn1aC=9O?5s&*`L!242|9>@)7j(S#HgFecd>`( zKnZ4YmHZPe6f{1-bX1LR9SE*qyb$aBL&`XTXupH~Tg~*D%@0m2X9NK1+Ef25!2eFx zQZJDnj?r~cZ$w@h3J}p&NiBr1X#DXB0(Y%}0btM&xbnI3cJ2Gfc1CeWRbK~BaU>h~ z$AH9Sx|8YSqSp3089RdfzvWM0;zd@#LDczxG+N7i#2)*Tqp1x({zG9#UPkOsLV`j95C8jPfqx%MNbqQRJ6Z6&P&2i$FmuD_(R4R; z!+!9@(ZwF0M@GicOP^6xfSaH3A)gSVATK|o5br~7K1M@)9t9UicPH@wYw~Ehm^ipP znYdUun0fQaYVycgc)T*Rc&;GBqs-{$;%*@&h0mj6;b7%v&B!k#Ac)WNtL9K#3ZsKz?Y~@* z4)K1e;s2~m&}L~!H*|jLG(vVnRNlVln%WpKH!DO#qJ-)&5q=@m*+#gsl<}YrPS+Q~ zK3;G$H=5vCnX6UcgUGndn#kRT={c`$hKwh#km|}WMLi`O-K|-h0zP)kNx<^O4%MlJ zQy$QpEi6i0(9@f}4Nxao(b1!5mrxd?j&%P$#ha3?f3HwP3`HlIR<3eNX@^h_HC#Tl z6wr)f5YA%qVejv!{Jw!HbV{zD*VE*r(l%p_@y)W?+!Skn&8hdfgspI2Y;>9}Ca?oV z#o3^uPqDc3yfx&G!X`^x+G60MEf{7el9arE5Hv|=mLdtYwR1;G$;lD##F%Lyk`SQd{vjfI7XiYjCLH zjIG}>Q~aI>k>b*9^>u~uIT9ixJ@R5-u z=BkIcoK{L~!o!$5^%Of1Y{?lv?tW*{s|eMMX@f>S6^rF`A)+w5r7>-xPm%lP&=&Lf;#dmz=lWagFVCrBlNY4gF@7j}ROvN!UVPLo_5-emip&GIRg?2qZ@K+9*NqK1D?KOXVxqs#Sjo>HGUito&sf>{iYH`Cc^k>vDMojh{g!P?? zns!b5MC2LayT!?B?Ux(gqB-Jytx&FLSO? zermANhC1MD!QI%73@cAOIB7>|Az zYKDg5ttT{FUE?~-+$=BS)!|fS6Gz_YfY|i<`XI#UU^Zt;gd~NAJ#Us$zb3~aM)j!j zg!|TIG#H;0hoxFQkO-A|sMfZl8+>vsdb{=2z@w$s4ux@hcAKu}8*S%hTE6=-Eev z%R{7e&30U#`)AQtTp4JSpLP}fBhC}`K&uxC{wlW;?(P)5hBc786QxbV2&4Rx^KF-N z)l^?NaM14(x=T97aYeIoO6x41Xj$;zt`XMP5#ZikZF$SYLH2d$;Ks!r;R}zQ>bfh= zwvgCU8HsQyF%2S;mlgS;3%QezI5Jb_+%>gye<0sG580EiuGYR%=*i2!fuJ8$Yzpw6 z`Pk7ibl>c^+ZA8H7ai7Ar3W#0DjE(!GMcyCBHeS~m_S$+ml6xQVP+Rsl z%{{9{VP&nRydx@k8rvmf6@$=`&t8!f{l>J`Dep;dj*yAVR*8CQwgw}wryp0`2|0Nz zt_gd6>?gk)?|*wvQGB>4;dg-SCuJmI#cKn{HAnMDQh|b5+RsjW$Ea#PkBo0AnmTCr z_AC(NKhI)!cNjK_ZoaK^r%*kV!`Ci?>SUZMuF;dK+~F+)N5%$0YUzaA_M=UM&qonA z)DPx}=?|JUcT?8-N2$+*3%wZ!*o7=TaHWw|Y*OHl%3=%?_b z`Mxio9E8@>bQYM|)){{Q%P%&9S2ETxK8O446X{n~aaeGU7{;B?_fWR0JVnYdFZ1ke zblEczesj3(Oga)0CG6Of%rNr3P{qba(SFguRMh7>(*uT$K(hC-W%LNwgG)#Agj}i$ zc}2^lNNTdVL;5?0?tSDVh|nsdFdQ=C*rmx`%i#Kv^suD&JM8O4w*_?sA1K{HgtT_&=9q7O+V?8&Oyes%TszSlt(oQ983q!eqVLxSruA4S#F*NSI%wii0qskIrugCpKUP`dEwZ05pnLC z^@^gxOEwkY4I4*RAx5(!Z6e~sA^i0kS>4O|=`wVWan`9S%}dPU{4t7)cl&cwF%f0O zH96JuQxr)j@UEZU1v{L0PxR}Nv-svB^*`TuAL)x`N zqnfY0w7L*ni|W~HwpnCiRolAewg*W+31_eGo7b!5qeIs9Agsr8puHM+aHXkNyD-1GH2kgb+a<8oh5~b) zEJsD3S#PWOZ#^bEB}9tkGvC&!kcq3iGa<3N#gGLgf~MWSa!M8*B3N6{-<+?a$4JJy z7j{`?>vZSWL^T`wE&DbT*+Y}n+rU6!WUvR-m_+YJ;kDn z5w8|a9_c`xNc@zE{I4nyGJIIM5+zfREBX58ePMb`UJ`Z6z>-$Z%$evn=Vpt82Hxr{58UoD z#tcxeF33-OTO-2v-GPc65OWZSvc0^Wm>5HLR!yQk2xX(XwfFVR#o2G*flW7$H(LJT z^AvHhYMveYkLlmmxqa}y?31o%mwowwnQ2YtcOj^XHx&yq^>#;#%#dV0yNPMO6_BmY z&}9?Ey@b;;_W(jhIUA%t;MnygWa8}k4oT!2Lvi`bK?j1>`Fkw#!i67;8nx)V1f^aK zK40)}FQne?`BJRtZh`Bvn)|7_VaV3o#Ut~YA2Vue-vlWza?QL$I6~rHd*2 zud{?RkLNn1mRezk>xb)2Wy5vRD8VyJs#Y(Kq2Xe!+(OB{H+ttOK5Bz~JVEdro%NAV z#e{)8T3>a)wnid<+4?J2u5Xw8tb0sem-b;_%yo%)b7OC75U)tlT$M(qZBQ@icfNLZ z9@#Bv?=NUpKQ0y+^;{RapEu-SxmUdAZg1fti;O_43?(PsIxI=J<;O-hcxLX1t1b26L zX}sZ*wb$BfopJa5&Ueo^f6f`{AKg7(f2-!Kn)S?jX2q|pQeKRZ5+031cZH+f;Uj;u zH6PSeqH+*D=JLF#J~7H2mTeVGQDn6`492xKf~1>E$OIb35>4WnzH(QcHkjDJ){Uz#wqiV-DW6(oI=DP z3Ja_o((|LIY;sBp+lstNA_|_)=M(xhUD+R1t48oQ%V$Y+MixXai)2-ao(`(#b!e>WCk^Hh@l!#myEoe`#@Z_um#rFMlMLYqXzR z5jcYgXs8@z<0OG9Q{;Da$1|686e)eh-}^85M&I4kt8y+dqR<_eb|*mxeANp$PNtD} zB$1K%u9%mR1EZEiOR41t8#a5Z1#m%7T(}6IuBM2)_z*gt^p=AzczfG9f#5M;d{lr! z6+FpII2{=m!ff)HYRN=LYKhYH{gm{AWglcB-SY4STo9j&L~0Dp2XGUIXs?D`)je$! z8dZuAE(h{0$Z%+bsczU20cnv;qcZUyZ3Y3t@|qSQ-rJk(L84;j;lcV!Ejuwr@zKgZ z+X9+dU26JFgOcT8XhM~xWX7#zj+3#38@Msf_Kc;#aUlDHW`a?bk2Botc|M?-x)9=- z>*eJ?P%KfsEx|KqJT~#Rs7se??1=qNanL!>X!^Z0T6)0j6oOT#-D_O_`xt5GdRbGY z>i5zaZq}+fZtU~d&a?Uc?6+E9h$AbNFKpaWbC$z_Ie-Ecf5Yep&Tz^re` z4-lA6m|xd(HV5LZ7)#+KsUVcz$6y2*`3XRZkH8R%FLbiiA+Lg$_8#va3M(muI<`6fU zi#{izMrR5(=LF|askwMvvT~>32TT6)zIz!>LuDV_B=KNg|o-IiYmc81Uv?~v0 zy^gFl!_3u#;PfGLx*Rwmnc)FLv6aT{(#!{84KbNeb|AN?M*SfR;{A{FqBe+fJdHWk z5CpwOO__GM1YfS9{AlN$vE(x}HXKdeEZG^^k9CV`&eAFX3@SfyC>i&ML59N>GJSF* zI`u~zyx=Q~fwnGb6FDNYt}K301jQ@04>$(SvT0HNm-X;U)5FhDK2DzXc(Z}b3Oa;t z$6F*CvC-0oh1T9^Ji26W5*UePQN<2{a2VltevR+0!;fr>&32dJ#%8o#7PX3>uXcBB zu8(9b%Aa{bn3GkYneDF@{;!24Hu0(E-I*=+Q3`iCT753Jp>Llg_C5w>aA?Y8Z@vF< zYDzn~y)l4i=sQOB!-n6d_OYnmYR;73QVEB>i(<|9HqeUrBxm_1tec%{=W*W7Q9xFofr=LHQ!GyGhrFUs0EMJb^=1@ z6g9#C-ITZ3?&nxl|G{9h{xZ71FiU1uHr9VzXI9p~t@A%2%YP%5(sss{=8T%wX0I?K zJ2w}jl)1H~l?w?A6C0z5wTrWoxs#}aouh-jxxEVs*T3<|UqGnJe?lY~MIGKdIH@`s zo0|U(Xujg3^2W}#B&@%Dipu{0TE0$++2hMkN!*H*xLI+r8VLoE_OJ+1Iaec&qna`b zdx%=2g46lr2MTh+*a_h?trPC=EqgtvsIT;==Sw{hP@#nNpB`pd2p-$gV}bpzeV8aJ z6d7xmS3py9b8|;?b2YaWJ5I5cbIATgvk)rJ9=Erb7Fe=iGIt)g9S`?*UDtES zOD88YJ_is&q?u83sfrc%lZL0)4!3rUv$H!RHD_@zow<@x02wX6dk5g-+~5Mu#^s@# zE{LWm0iuIqc<1o>=x8bow>u&R3{HFP360mQ9m(k7>Jc<%Sh42cefCV`@B2LIXVdz0 zbANj8?d$7$TZlR$BjkTeedo2;~iOZbfDdCdsb+TD$Mi3y9o1|;!om>X$o7+Fz$ z(!UTT_f8ahv=fB6VVgVixq8ME`KYZifXiL=X1HXER=O(!n$x#KW zR=>vIXzO)YY*u==sKKluR9t?mI(`ZAu>{J2N?KSZhf=BnX4=OpioU~_L(U%0fk+lq z_5BSzKR0;!j8f;t$6Ayc8W=u*DGslOHZOlsRA*EX4VoU)7E~K>f8c_aXLRhk2ILvv zZwp`PBqQD64xqY z%}JGbk=mGetu*G!UwL@$vEO-9=e=enPS&z+E-LB*GMB!dO5}qt`k@?`*Z4nck2ufd zRy{MS^@J3`XMjgumL`*R65Z2##IE$yV3+@TsAvM1D*s2|)Y|ZA=J;BV5LFKVRkJVL zw`WAWIJx4G(+yaiNpW1$y`*-iT@WzzHt&(2F*dMdq;MAH8@<`>7rQ!l#%z@1(f|nj z9)65*cX1o7^4I%2`ZiZ1W8PWbzMPgy)qy`8Sh;aPso4}Hdo_T&ojudzzUWc;jXoGZ zspYK=A6=tBzVX0^!>m2rKWXzgYjax{U7DM!UP_M~HcFY8~2h~1X^#Y z%4*yXI&wbl?^O~H(B{>Ahyk-X1MgW*qFHZ$Otm$3Y3O=x&_+@d0@)gjbS#5(_yrzM zikRTqO2OS0IhBc-c&XY3WpL)UBkSYQZvboF{9k$mL5}9i#OIyU^-~hUnGqbucWrWj z%%a8n%|ZQA7LVqpR&|Dn_rw#gQkKgLa6PH<2a~Dapd#r3;7&pxCo^;ibRbjt-Yzv~ zc=p_-`qQyJjzIVwXS5HuTkisfF_>zm1umRqoc-kMyUmD{bV;X}j4&F6%0ZVJkaCC& z8bZYWKgQ?-sP$lI9=MOfq&4~)W(@IQjVTa%NEb|rY9FS<9!nK7_r31<*2%Pi`iv_z zSXvx#X&l|w!-78aR$N}(BRb2?_%!+#Yu9iayt38~|?xUu?5p zo_7WPdJ0)=cLP_}lOXcuI*Jy6lP4 zC|gXIasEiBJQ)njQfVA_;|!mOf|9_tnMy6dTWDuOl51A3%%NEnsO%SosJ16=I`Kw6 z<@t&rGQ0BwM0hf?{XBi|hf~Pfh>|D}-fqaz7;0xcc$N`^jY7x*MyOar!5I=* z3!|w7rArPkOuVV`P=FG=;&yAMM96so@D6inZn1hUzswmAGO|HXcPcpE-W+26np)4U z{6ujGoYgNmbonjWo0Pegtgfcetcxs;lv3wW`Rh9O<@6t?``=0SA&^>5vP--p29O zA-uWR$(D~CBNzKqaa4JP<^u+>=+)$n1y4nCU$CaXYew6sft+u*K&cA7$n($`=`Md6 zttD$rC8g@~CJ{)wi=Y>$Xz-NzgVZ@7gsjXbgYLFYyDb04F5sZroPm$$i~oY(w=pV` zr_7>9K<9)A?GHH#K(ZC@=0GHdt6*MbKu{rkgmTPh`9OV=BJ~B0@cVN~RLL`F1RWz? z0P7<_A4+}TsBZz9zV z5NQlO54y674Vj|B??{<0(F+@n_POiAW^M%c*9*;J(l)vC?Jf9-tzefM!+N=y>Y zBBCTRw&?URaSEHVI)nB7_5mF|XdB|@!<$7=##+Ok$)kLf#9IOE*HMg^BpFXa{Nvre zlpDrdYG2LBgrgGhQ~yAB5B>AZ3%zJ3>WT2}J#aASpnWNd0~`V&0Cp)3;Q;}L(s|~M z-m#PQMEKV~cdv|yNnWbp6B8cLVK4z-_eMMI6rzTVL4qMcO?(QE-L5=S{k4}KlPQOF zI-2ct?x`sb+@b*W+rJMfN;k`PNRL7MK;+x=)xn#}NB~dyP7iF|2!$|WUrOY3tB^c9 z20YYn$&`rc)I5~(W9h$7eY-6nz%$uOwN7@uG~Sp;F%e$y=X1RZeJV zZ$E5S{UGr$Z9m~)y%C=um~!6jHHSD!eM$j#JCquC@4v7Js@)B~D{`|rz!3)vp!-wC z`}lrb$knmWsmGT~14}aW+kg1S-pM7H3=H?#q|Gghh?A0Bv4np#WG?9u;@iiBBEV5|WZmW)A^N ztK23Sr2V6wg}j(lc@EvXFKB{q?st#H0DyPFzZ!_s>}`2WZ0vTt&a)qxZRvYAQ7D-yv6+t&#LwS^*5}@FpiObDzLDSoclOs4SnBb zTUDzYuYI4yRygM9S#~xMJd5BD5yzj2y}mClq+XNidmRkYk=S4@rJm8}kWK$7 z;*uHT3e1F8%L-%8tz{BANn|5L zA2!G5bH@F8PEH*<+B+LT@dEC=87kbCN;TWpjSot0p(>;z{L!P}lec9}oK$|bNB*O* z!b#Pu>Cff94DBbTD`W3?%2r5^rj$%80ATbzOb`BQzmRzO`(#XF5MGA>0o76s&< zw~fC0Pn_m z8=FXQJRrS7zR<+7D1AqFt)2-6EAX*mrrFK0h)4SeaN_RraM% ztexRO5UAU)1nHuw1Nrm5mue2@FCm!&9l;^h4t28vwTa2@hgTVkYEo%W^+SNH&(AbK zd8*iJS-RXBcmL9lvy8f=w!fa9dW8Qz^xggLFCmqt#dfDu>PVGP=`2Fl*9<=+zcw|T z!T@nUuA9a@2i2M+zhD*OcPc_7f{C>2BIU2j*6DN=&HCj3x{W?E-J)A37sOrx=_|x; zc=k-9G|U9~mPe&3T1@h=D{}&@E#5)frAYd|!+_&*5?uG| zZhvjR)->dEVJ=D~4%Q(@9IR*14TqWQZ`2o94^s1JK3((MP(HtXjCsIPfEY;hExs?g z@_M0LFIQ7C3uiPZNcl13=a&o%S@t9aaAEt7Un2JhJRiE)pc7WOh6N`QQ>9z z@R}3Xrp65w_Ft!9-vUnd=@USY(SZ^>A^^a^ANCNoRT1^uJBC=7K0E*Z7Ul8qiwWaJ zMMUME7EMdRnobGfslT5jcv(`iPPs7mXJvq@c-V(>Oqx8bPIKlN9i?Kuf6JU??Vw=( z`-Ear8HH%!%ugc1fmP%*Rjs+X7*NS;8}OI3{&jP(^|d#UZ@>cl(J@fgw@G*=J(=7w zGF25{!14nAVYBmu|F+pYP5UAl#M6n;8P`GRW6up?hj%4mehMcGTXY%b`#Z-Vuv*T) zovH+n1G>J{MNoOb(n-_WOqbm;+>PcBO60fqNL+CZ&$!M@*lv^k766jKe`t_UT6S>M zz3bO~_lyj4b)yF;nG%f`Csap-i4T!EJA`I{-wjkSLdz6Bhi&8hOI)c{A5IH z;iZn`(I(2lcqs0)->ohX~h4sM%F$qMOzUJMfapKf`l_JFEGA6)rl7KiCJ<2UoC3l zV8NXK(jf-n!TCgpnkLCHfMD)k?zWchkyd}?We!b#d zuY3}N)0LMK@i%Ff(Cf5!}M$44C=KGLj`>1t$=3PGKQci+aE4|k@5mQW_uCKH!!)i7e$EQ zE4X$Yr3(zc_r+RDXUj;-=sLA@C#vz!^d0y#|L0ZzWhoZlPkd72g>C{1!c^)uwC8?x zlS@-wZfXpmj_m$h0BCwsz{n&{DYu>BBQMEv*_a!#qi*ioZETxb@SFqZ=_hn8eCukA zb8&gYTW5ls;_V{$a{h^9KBr$werxHQ`|J9#Y5;UWoSo!7-KEEN;%OC#FMcpt%X@xS zkjIoZlUDL|xtVjC3{q+(6#_;?O1aTZKU}-Ul&|A*tt$gg+f|taOz%9?ePClAV{XLi zufG4$+}RT8c4+W1_;DeB0tr(lAgmtXM>r#ZC4SlSuAm2N3PhPb!?ZjD~nxa`D_)KNhE0Wr#r(WghI1wmcA%o#a zIx{xu1i~MyD{{cRo&1SI)|8uhJbMB5sXRd1yI{d{`_FNyvxFqt3EPhy0d^+?63;){0`haewr3>hE*-Dp63gfj)y`k_pFbKW0d%*8|pi zQr50HWaw%v{kk1!=`_3J=o(qyoAq&iEwAfzQK}HE1810<2!&~_nYf+0I$2VQIh-0k`u47~%g6oY8VCeF0D(s!n;fR7qcB0_BLKC3$D_BW zXwM+-{r_u108FlLcN4fXWz%(CQ9B?ig2U+GhbrS|pJMo|3wj2A;Gkrzv2UKKAtE9J zBVhdZOn~lZ39yh#2fqlyPJL*mlbnv1dt2b++3m{OR?V2{g#Hn#r+3hX@eyGtO zZYmDKGB803QXtb**{iEyt1&{bb*VI6K&n16Q%8$xaJ62EE)fC^>^`W4?T7 zOhenv?(SBHD`U3HdW_fH`Wx9R%I|(qnz!?KKYEyM1E-a`f3_oE`dy#r8Dw($;h_!O z=DAMwhTRJ(!(jb&f&?t7_UT+r{_5np!?Q=?aq(!bmv8;FYUG=&^Tm$I);s9bVR>Ft z50KN#LAlwg5&@!Za>XeGN8~u?@z8!&S;T>BDNM{4y;aY^mQ-+?`_B|J7)rPfY!A^+ z50T)DZg{W5Gm?g9yD7yphIY!8U#L770pg|%P91VfYgvPndSmrWyM0P+_p`lfxn%_S zyTkzbOg-ydHn@z)q|YRu$Xpn8%@;ad0$XyykuYG|kz0-qU%@Y|q~SA&Q$MKVCFq8e zEJXmeF=Ne?C?aY(N*=FvhSm1!V$k>vu;Iw9WRoS$oW1qNhnik8OAf%Ft-c57 z6iBTKNX~M-3bm0Q-UCpW{@4Wsd3JJY3K?$U0j5_W!8~+jFwa*&!;MTlI)?s>bkH<; zs|crTCa$-(z`NtyHzCU7{Ft>6#K3iBMw0)SIh z{_9fpom3>RFD?2I&^Z}07j_FMZmRRGNQXvHr^d_x?E(bdhD{mHO46aT!~o*Fk4Gg$ z@&d?QLo#VM7c%_58hv0r7qx?YM!<69Tg6vj z#9dfy1f5wH^!xs}kk_+54_96@(C!j#gm5~H9ju;@cS-3)r3HAQJXMM2y`@R*mY4QcfJ^b<-wJKM|tVpe+i zpii{gVbEA!+s&XTa~kvg9P((2-{G z$*QzK+?zlKMUs~r6A^4QO&E@?{~1JgQ;-}%My+Z!-0*MB3~=!9lG?hjLwasYen z)4$^FU#8+5>n-WWMe~%E=SB}nx5goc^e`RJ6IRJp$0bKL{qo}D<^heTdk{`%+4|2! zHbdsmpE}{UdR*`i4$B)(`g!=+)(>xtm%47(N72hhjSd)VGJ!PmJoX#K{s`H*;?33$ z3k2I}`X^WV@b`x|w~vH@tRfX^ZG3G76a!|nW6^SJ_oZK7A_S9tDEvSBY5c%9ShIJS z3;opDIHG!mMQ!~kAMHzJ0y>D)eppU4frLC&lu;awfb>9*?w9D;QUzy!AMPe6Ny%*p z_c)xRY2J&`K)8JA$FB=0_WAY;A1J77WIZ{)$qd(Ve@JvbtRH9#^}RKilj6uN6RYHn zeLvA$W~WjIP6N*i!XQxYYDS(dP?D!^OQ}`eX2{N$-%PvyHi>&c`8@*Q~sgTQQS0yi2ykT+zmQ39NG*Qu0?8e+QuN|jXt}= z#iA%+%4bG(`i39s>UFdcuIsTu(7NAd>ze68MAQN0!wAVXT7z%VJ3Gr&=_1o>`1CQs%gj+(a%1>WZX zldePQMVX`mx(QBxB2hY=ar6kCzAkYZ+lA%fYT4=2tv|r*O_SS+rX_vFO&Ts3t4V>p zY`+<1f@$dMQ$ZJE$IKc&-|TbZQzgjh!?CW?+wg9Lc2c(i!3`}G%DD%3;61N2;8ASZ zakCFSJE80gE~H!mw)U;;J)UyRS1NJ5f5F*Q90?OyF}L;08a>s=8goWHeAxoj+NZhs z2gD{s;~fSZ)-A66ttsWF+TNf>a`hgwF0^&Ky2k)u(!$lDGFQmYeTdl~XtCi_Dq%OF7_c!MG zb@MJkLvta#+69M(an<oW4}S0M#x`Ol4WaTH%UxOtcCj18|)^C?*N>k^eVjTC{A4^}|`CQG5(YD^}F2NtBy$%cph5}VcMrdGQ zJpd}To*gIG7a;HeLSOLp0CXjx*Kd8d%Z65ua*O?HLqi6Rm@N9Wm2N#jI|05l%85PW~#gyS>PN;U1?gZoOEMODD0>yBS4$uA^=Qg~`kR+4&2dAztR zy3h5mjVq-`m{r}?)FgkLjJ@2kdipZ+YeqHM57(FfkNfh$yc&N_TLDDK>lF7JTj3D) z+~+~%*L(f9KLP%kFVLhVaV`HT`Qzh3o^oFX>n zzoq)?Eq-nM&4T>Rg8a>b{LO;=&4T>Rg8a>b{LO;=&4T>Rg8a>b{LO;=&4T>Rg8aXP z1T1q*l&Q}3r?$B5bCh{vjcaLAn(5Gv6=a9uH?ojbF@F-whL7E zxTAk{JGyS^EY$=o|G2w^t@rSJxse#QJM2I5c*N_Pd%^lR~`2rpT904{q+qXQow(Ge&WP(i*J}pDNedFT`TJGmMZeQ(L_X_VP zl0(K~9Pfu^tZP0wKLVCQ-%4Az#u>3+7*}G|_0d;K3J=6%8g{u4L{SKShSxjaG%KdK zCA#@4?hGTi9}yM&7)r?qQ?9C5Ib=mVu;t>5;@R%FJ3;PVdN z8wM;#Ks_KJ3OVC)(ZSF?0QU~G%OU7LpKjrRx<5C7A4YJQ+MS_@oG;oHh%5_D%BLJ* zZEtL%m!RfMN?B{x_6CBOp8&yj8Eew=5Cx3Z2)`mf;|kIYWnnz2t2W0)B}-dxzVTcP z1SwO3htO$W-ZiMm?C`A$rFN zbEf4%6s^va-gwm$<_$g;!iOe+3%=&0!f{A>8iFh1{w+?N9C^&^HeQ&YUEs33^8+j*cTlOLPuV{UX*XwOC zH|-;TsR*J&xv!_*7-`LJP|==`XNH}p>6a!0@}8z>cM;PZ&E{t?$Mh(W{r;L3`-yy$DnNRb055V$o6P5mn zm`@QIjYfwP-GNJ;;DZ@_gjftJAE+i|pcG2HFE1&fZ7CFP+%2w_pi|8%bGyen4m4;;vGo zLEP+6L&QmR{A!j3YzQN8Tt#DW4S1J`k2Ky_dlK+NQJO-&wNhA|u$g@gi03l#RIpye zUVwS3G3-yvO_-;NR6o`IDcfFDEkFFl2jznfZ)}F1Ycq|9CpNl=9uOR%xP#1ixG>{% z*Oe(7jJVb9Po-LY8O_ORIH!9E^TLvm(sptSV(NSQwWe$+X%RXO4Gz z{aVXxQyEm&qH;N0jUu~=8Mb-tr0#;l>5EPg6Wxh$p>ID_#BJNB(Y+b+Egc)1vY07E zEzD?X&T`QzF^0yLa)!4*a&A2|MOh4V9EIOI!w;Iu>Alg}t4G zF1|x?qLXz*>+?i>n%OZ2F>*anAnb={ z8cWMb5&(j#Wd2ZRf)nLuf9(d6?%5GZoM|Ka^J&!7Y`fxahffxp84X#;9}Xj;s|2XM z4l0h#etuGU*K?q|VLuXR%V~!4Qv`}$OV=hLxo~QEXofe%ORkk@PzI|?S0({?uNhF8 z)EWczK&pqtLRN2^of);G{HDL+q##wJ#F4vif(O5(KPtut#k7;V!VDt>QF0@=M@g)!B_8eSM6gd?kfAFJmxBE6 zkQ>Wr{2fcdHpQ)$+>rpi0CA(MMpyXDK8>s&()mcW-tJq$!n)A}9&`)&Ryjbzj*Cfd z{V5##rPUAG{D_poqyxbzj5c^xbtt^`8V$T8+ZPVJO9R=f8)-- zap&K-^KabwH}3p@3GU4Hj~uK25_e|%$NElx;?8V;EY9>lS$(flYb@%B1Ep)P=Dan& zvgi{gd^D-TmylH=#Ow3@s*@n1)xssw7tko<5c<*wH(ed96s;6C*4*7k3p4lg5yN&t zyfA+|d*u9s0zsFNrJDBKF59kCf@ildg2goawGQ9ja>ltc|LF4jOUo-K?Rdq*r|L`sGIU>JlyndE}&dtWyxN%l)J_u2Zm`>Fa85t;2!fIM@1lt>6tq zilsZ@O{@DJDe!dLFpR%iu=Nvm@K!CfS6I-qRHF4DiYFvJk}=C*isxqra`Z2el(n$_ zDW9fl&!(v_;`E2V5LK171wIw#k0T0~%BMVq2VMTGGw@itI=?yzTLCudh9UN$HNoR= ztPC3Gn(;!E@TAb#e3HZ!@0H0vdiNE)8li2svgPt;Y|{?nn`mnYei)JYxt5zcPOQNC ziB@qJft39~`AAdb8Uz;vABLP~NcqqS@qI@rv~QM;sm4iqy{s^NQT};T1iWIAGtf>G zw^h!c_!(+^3&bZRJ>#wQa43pv@ZQiAjfO7BUSl9WU@e*pwqS za$kf5!iY zp=ax0v*DNEc6p`EYjb76D8!dPGREGT;NZ&*;)&auiQ&=`)asCvSY*M#XvEEgEje-FQUFdD@g8sYSmgr#!N@<9`dQIy;nv}4W0xU?UHMo4AFU| z1D;(F0W;DFqD(?1p6m;T)ON5R<9l^E5l+HS1ccxE2PwUKm5-L{W}B&FmHO5p6_pTZ z8|i*{k?WL5O|!Zc_fU@)4LnpNA5atqR!Cz7wBe7{GxYgv7FDU9#qSR8WpP+96KO8C z?h6+rcZD9lSUobW)ilbvgRAVwKQjL)T4c`0NgfT_3;Q}@Se1cm{nS099*dPT7vH3B zeK^|W$rE)NsXR4bt~xUkm6Rl%p3A03&u7(lRyeI|* zF1gNs4VP{)ey|E)8)XdMXd>sq=x9&2n@T?`@u+c1)ad&dZqpmld1A(DUR-!W1-@wW z92-lJ#PqGA-2G8$PeY|E{G&_0DkpuL%IYDrquEnnA~70oTZrY)6*NWF?+rgU)e&uf zs-H;b;6yX)=H}=fYrwVLJnaP35`1N6+Abh%kzT#mxotHuDxzy!zc%~IJy2-ELHky0 zKM#XS9jTG{kiH}bfl{_J(uzY@GO)8O%~rAVs#TEObCTqr#P_*!4(Jj7_FRtZz^+j>QWIJyLnM84fXPLx~L_>_eUS#DP zRNdab!zKMy?AZ-SJNwxN#Yl13!vkx<@*PJ#YDwlS%f{u>hX}JII4We7ealA7qK4Ve zIzP7c?I0i7OJ+455g~FFn$oVm9$k}KXrB$Qlo$+NR}8A@amrBo0z3(h-i6xft7@DKe1f6j zfaNa2b5vd5szsm1sIFG*WKnJ~XYroyw#g~PyU+W4c=CpnSk~sX{=Akf>7b|$8o{E? z&;$sJJ#X1wkli1Gsipk=e*i-NFy;Tszh&Y68wmaXNNfIGhU9k{lHX-WewQKnU54a$ z8Is>+NPd?g`CW$OcNvo3Wk`OPA^BZ~HkAeNFoLFM&|@e+0#U0-@}G z5Ox0p5c=mb_RJ)#EF7F1|13&!;sfiUs=oNbeY;H2s-00JeY@jUh#{k^`-7n<1pJ$d zjV_8(L%y{2Cyqw=3Z$j+$aOH0C^8XoAu%yAC|&Wv;sO{hcqZ0p9($^Xi0^mIg+V7f zFFDSM3<0r)qnG?+-K0bMqnD>=XB~T?Z5dw3ECm$dB$n326+9dc;ejYTp(stsqgAS* zAxYf`gJ-?E^c6Yk+ztk9_@v-_`xn~ISV`<%&3;TGPd33&F^sn@%l^+xccd_gys)>> z$^DQuIuxXA%P@NvJIStB{GSx|1^EyM@L30S54{}bz1@N(rh7pr$<_BW#LlRlH?yoq8{#iU0(6tk zvFCwQ2iISEtyrM7Dw~Ab$*H*BveEI8vC!y5M8rfX?kCQ3mK(lo1E|Zb=ZY;6eiE>G zd>=RNm(&wqO*3UIWeYzt5j8kTTLI^IRi31C^L5h;a4(*OExA1s;~W9dRkdK)!& zjCdXXUgMe0p8#>!_I}F;)-a0oJBM*(E&8hHP(>CZq3}c*W_Og$ME$mEf-usBsRyf9 zDgkBtgd`LEKK`y&P*b6}P!yr}go!<>CXA*5dTgQm`DGty%L85jFwGy8TBy43*XO)7 zf#m~t#}oM+nv!T@&pdAqr3rQ24P{Cg_ME9i9~Z2uB|$SsTnzv+&B@*1N<+bv&L4s6 zAh2Q=o|sfvrEVHw(bQ$%VfrZO#p#U0I>EOFb%bc1e|Tc>GQ7sgy*E`1wkQ2IvX-1(Wb0$%+HTgyW z^PwMRQon~?#2_KUqJM&{0sBM}LW)%ff}Gj!TW{Z5-k!y?@46>qSL!1^kHSFSTeX2) zXl-)G3X9;JPhuY_2_%Lh&52Xvk5>0OK777>Xh;JLX=c%2NiT%K-K1ktRi!dw%kA`s zSU(1b`@R)!j#CWxep#~b5+u0~4J`lBHJZiTrR*#-(9>8@?kF|3&Z0Ml+kZMCeG3bF z&e&|0tD;lAY}!g`KhKXfRtq5EP%GiMGVgN>mq3Ga#=CcjzeAjbjp8OMZp!6zC;XDd z=YFZDlgB=gfnpj%y`?Nk4|{eeWtZ~P&|jPU-NzSQD>@VfQdIsex$UYzDim5tv4?Ny zEo0iu5(~kDie#u_L2m%EDTyb&qBWxBdy`=$fSm;KJH0RaJ`NjK)^(5YE;wV3qhdwG zxPx)%C5i3doya1jHeEUlT#R_J2f|=MO2o@yvYUy)Zkup@O$G>prW>vkw!P1 z?)8kbxDe%0hg;yfM6|+pH(Qs%{XQx&GEA(*aYRb9jz{BUbyUW zm_<)Q**E#&bhFj10#U0WtJUK)dWWxrAtwypdbCLS)66IOPu&q6DAds+h38cENv3Ko z@pQ$9D!`#H*q(K%S3DgX54i5@xbvv!A*_?oh;C^gvH~lyl0L;2VGv-`$~xrmQzVJVvUW6_61L>uvOh(DnXoZGNw_RXK}1JC@|pRCUKBz0~!vz8OlirHFMcG zrrv@}0^C}-*G$C4{&H7xX)%<)os5Yhkf2sOu4}wCmvKQ?g9e6;s^FH?QXU%r)2FF} z@9*gO=E&%hm7)x==_ODwVh~djIgjC~au%UtvPDa>ZO^y{e{PYn3)aS4*WC$$!LGOB z2ANihScrtO51~@rdFu zTUCk&}LmOT(|lq0FDjZp56058CSyRgi` zoDtzGI9hE_gxDrw_=6e>>@Kl5f;Yo zWYf+(W@MahAwgDw(sg37ImeFmsIwkG#Am)KnbV$KAMP(P)!s!3F+%hRm?s4waifbC zBKCT*deLdUXVpy(-M1uP+|;S62#TRf3r@S{5oMcLaDE8Dh|T6p&9OHpvl4W!gGh42 z@fm|N$?wuk#!AOZ#>y@!`d0KUR>nnwr!Z?m;T!H&G<`T-I88W%5}XN~2|QW_x~3S1 z1iJ($O$;-w$=ti9w+2$tm+nCKOLwXWng|AE8I#Y2p9?FJ57Q`=WeZZNWKBdY0-6IV z=7WR?=C*ogTjU%!=LOOspv}K3T?8OovS4o-c({+LoI%)CRTUzwbnaR0ai)2@m=5)t zjKNR6+=8bnH(6Pn96(5WX3M&#wi+znJViBqt58vKqkQM4r0WkWfEDgm3!Jwcmq0oi zpJ&i@&!7ubr9zPjw%G_I*~I;bJKK_~LwfNHA~=E9N_bS62XEs1ife=A0@!9Y`xfRB z^F_Ec>}_8C{7=)9lvvc0bH?ll;PN+A6g;7?){nU^0ffef5gOj(j>mZ&fJ9skK4eA} z&1I#>r>oK?b`Ch*>C`!wrpljd4M2CjAw0eW00myq-H1>#0-nO;L-sD8TZ9Uh0MwsrMDm9K;NDdrnD4fqG^ZV{E8iG zS|k?5IAq#~3j2f))DLbaHMha2ou9jif7iT0D+6rET57%7|3p1R0?g#n(pRn8%9E4R?>H`vMu&8 zQTX|b{3-3%;Yhv&d}@TGsck;{f_Qq~9qZ-yr*6h6dSr~7SkCTnQ6UsgtaES0WTeIp zU^c~JNTj}^Axn!+lJheTOPC>%BdzAcv+MkXBPORRAfs;M^6khnQu-O``Gzyv>=IWb z!#>`x%s7d8gbyp`8#)(dE<{rXy@l)oPw8kmF}Wfe&xpd6nth~wMqLlWA~}O!i4s|g z6a`Q7Dt$ZR6-h4R=5C^=Pj;=49?8g*`q3^vHa>PHev5WsE#>Ao>9X!Ax~?9< z5Tp;_vlmvCNXw$b$%N~UP*JPpjN_^M6~Mq<`*_Oo;l`#*inWID8^!Vy(Vu%;Jy_RN zL)Pe-9@Vh)JGtWk7BbZERCaR9QHlD|XD|pVy7&iN-$6psDc*|Kz)@cZm{PZjEq8aM z5>s#mQcF^c&;sRA$LWBx-4Vo+_8kt|H7tZ)7P&9!;~w4$X~kP|ZGwg6*kiiSUPNU` zFwMb?u!i`r)ETAm{2dRh7Mx2XX@+xY>ti7hrS>s{@v& z2Wv0=TZ4kfYyR#&d_)l=^Pyqim=~0v)R0{!2zUWb?=uk_adoX@8zGma-p6LqI#sgT ztL>9DNa@kh&(hB_reNb^;bLcEWnx3qHPJOOd}$0efN8u5uSAjdF5X;3^d@r9>9!nu zfS)hP=|0B>!oR0D%i(w0KBlbczB#Y}x&pHvxC4sw10s$+q%`TAAYwjR#j_^uqcWS; zO}w{bCrV&06}@L09Ose(z`8cEVv{Z`_N*Z#arvF(mBC#9B=bTx`r590)=_V*sH=N3 z1!N@LZE|1jvs-A}2|3A*0gK@~WfbD@7Uoc0=x}3O#+~55vcV<((u`+p&`wHBg>#fA zg7h?G@nCNyWROfvi$rw#kwbLA2%+{}Og^e(E1{qkz~kc& zu1iP`a)&yqN(OLgDdb^rLriVLZ&qy04K(*0X*4>0 zt#^Q~r1{pyCzvD?+qRvYIGNZsCbn(cwry)-+qP|6U*7k3@BRL`XPxfCu3fvTyLYYA zwf1?QD1A0gh_?$U2$D5*jbLuaqnWYe+ZoR6Q;&<8x68H0v(7hM67Uv{FE6X)wZI{r zVOf_52}f*h_eb(}7T%$=o~d8ru3+3Fx;9qB6M*x2*@AHNSwmM$PASt)!4BbN$`EQB zY*&zXtR#H;C^U~ZmT5Ucjx%gsMmr+`IR|6|6EWJbsHo8-7`YjrZOm)&&CP9941P}@ zAdgP#1d9;ZWLe$6lhh~Ywd|f0RlKg3(Bx4&f;15CiC{qKyzVI!;tAtC6(NYGRV5KI zM9>I>$f`NSSaFek4}AwaK|8|!e#qEU4~cJ>uRn`c6>vWMUWFebrRC%Fc9F35!36wk zdkpe%2W|7HF+*ZgLQ+BDp?;C*5@!fr$G-N@7s!b>2$X}5RX(^%>$E!3*i-daEKbZVv(<1{_`c(iUNbOgc71ix>qf^ehsn=kf^i$ZW@ev06Nyys?iBDcnk@j5#+8Ji%r`GBCYGH*_+2SSk z<^l+A@%!-i;OAuTrhS;rQSJ1|j)o_tjQmo?C;-AQ>V>TEnv??i7z~U9*4tEoGAj)~}_f*hS5mZuC6I39$ z(*TULi1hJv;3ljlEIa@&Zq3xI`B~fIm@*uCicS!U1gYvA`S|sZW*+ap%(J6?6yyGq zKJA|7T@7stZ_k~g8<+tPuOTo-k#MF@b#U;K6GLNE9m9Q*@?}aS3^jJaA7bi1{}iA- zC=;F?M_LFLkV+;2FV2e*mcyU?T-mPnk6;r}G1m%1bOUa(G8pSl?~So^`T@HQT<}Bd zM_Slno>>Ft2}y;2VMZ2QZ|*uWS0WYtWbeVc2Ul`i{QUJ@!Aq;K2cWs%h4<-)>7oB` z2sdnjSolx^+jW8muH+or*AT4Nwl+@dwzmYGOK1{zx`(0gg~E9eT5Uh<7m91z->86a z=vp1JZj|Dj`V6i)Td-xH<+PwuM`=&olNh83JR1V^LdWYE(@DO9Xkk=~ojj7T*s=$W zhgXaMAWZX!Vec8&Pm?3pAI!sNvi+wGAO9=J$@&9RP_q^O^puY}> zXJx`BriH&FYoen;mfooD3=lE>lw5jP)6vQf@j47o)=Z$&vD*MbA{y#@gdvbp?)+sb zs=9Ev+?5FL-#vn1ZA^Th#Npx`zqvW;ZQiSFH>mXR<# zVfUA!ZAWC_pfuUE4MgGmR5%+ggYyC$2#9FdBadmBndv{#c}RS`1hwbqbz`C(J~Zew zoEofeciH7KB~Z2?v}VtmDXynY8VgJFyk*4;OI95h{m(ZpRA6U)8bb_Sxel3^a>k~0 zxulhoh?p_I`EgLgfH>V2)jSGmpC#wXb+U z6@=ib;L$>;uDSJ)Hi@lRRF5f%gZyBgLpXt9XV$C!9A|96Qbn75en@=0JavT@J;E_c z0CQ9hpFq#rDuW=Vjh8=|luDry!1-1r7@h?oGT**|4)5~37w-7a_?myeDI=y8w@&Ah zj(&(db>7}?=AX9VS4Yn~2P)t^ph;)^BNhAs#Z|0ZBN;CcwVGvCH?%R z*6r4$$Y3Uc(xiMtqnszjjYf6N!~f_QG-EOBxxo-ur8;1E>3XVnB1LHZq{^|$!{_| zZ(rwMFX3y4R~20#>ZxX*%ts;ZgO&q7W>F`4HUJ`YsD)1Guf|l55(C!)CM?X$r(9 zRzL*CA3_%di$mPN(LLNZp_J$$Vsl zb7&^}r)z8w5rIshYDdElbkD#P!aZ@K)$vb8u#<@VXapk)z>a>LBPe<>4PYbtz=Lr} zXSv@9S+ejYi=s_Eh#IH}j4%kM9;nq)ymA;eqY|>{* zc1Xv?{(xjL)xxgW@z?$7($!_7W;C+pF0Eb!uZ{L2KG}Lj4yV)$>>bHy?a1R+W!l78 zliV!sL5g+S?_IEAA!iR*ApfU96a*qak^DV*@8FOL{WWnTn-t0TVQ?=bw=z|r=~!Tu zKPW^-f;8&up5C<^*I{fhuA3ltz?-#dvz5Qu_H%u5()vn+K*zPz5!rg|q%)>U<)5C! zQlbtPXT>Xzo6^L!^U;|%?XUPLG~;@Ylx=3S6M!GIKs$usj8cE9y{WWknj$_8frQH+ zkm79*Ya8$5zc7mk#ZG&9(ev@x`X2y_qprbIa$6zEi1G;82)o4WO2@kes{R>ed zaejor2(`h&_j1$-{kWBA@g=AJVIS&C=CXIhEK@p37*n4~3FvvxW{F}3=P&_(syEwA=Q>W|-(LaDP@egn z1O-l?ubqQIZ%$s%i=224m%!}SKeKRbW~T0n zHlRraL8GV)qqDy5;!FI6XKQe^vOaKrL5-A=m(09=F$+#ogVdAqBLu-X4~VphC!E9$ z^(3xlwoS+5Egwsghfkw5QX%wQ==YfxpK3(WXAe_ zEvAg4mk+-ofa0wqXvV(Uspcqj%aMuigQ)& zCXrY9UZq~PbI=drQ#{IF!Il|7apAMiWlCL-JENkC$LGe4HbBcJjA^wa2IH_HjEp%L zzn;;`VT(2zHGF$P_T0{RcPoqfd}DN{rzgp z)M3F27O!jN1Sf^seU`#M6V$1L{;ZmK!38cN!kb)C=#1Z=a-a-lB9))){Xkw*~It@~ex@RxT(_?_ERuaNjG?lzb5XPjoGF(0LSyVlQp;J46h=-65ZwDfp5CMo`$F!kFoNCmfc_lb_ z8AB`N0V3kpCyFO2ci7=u}19v(T&2 z^S$+8Y_VFq$ph!+U}8L;QS)rI`0+|30m6S*h7V4X0f# zOEU1sU84y&GxG!nfohH1Q%VTdjBve+=pir(@yX9jitZTWVsaVU%POk0w$m^RsJ|P7 zI&?I?>XXH5%Y<_$y+TZ+y%$3#TkgDlbfn&&bQ;Kg7uI4)M6n>rRT0X65Poea28znIZ~Lz z_g>3H(LOQ5)^wBB>Xb>ZoXiXaBQo*4wOCh@mx?I)a<8NQ%2}K~r){BwIP`dLa-s-5<*Xx>f*XQb*wRe$Mju$4zgM(ey zk+-A$iKOTV=$*^*`0U0!SrI<5(Jjev2(SGiWPIbt^GIEmWYODAeAklKdv#SUUbWIu zr9+@aKA!J=U$+hS+6_>FbpRNt+e)5R(dUDV^`8Ebp)b^~Uw|sR!sLNnU~Qd3XKI^T z3N_lWl4hbTDcv@zJygH|Khe_<=dPOHJpDL`oBMx=x=;y!!rt;)!y9D&hSL@XM-%sZ zrYF!ut7^u=7JfyR#ZDI0dj=&?jz~mw2z_;7AA~o?7XLAE8Z_(aZpDQ$#`$8Q{oobh z6~Q&g_jF#IL*W9c(!E8F92O|=TP3PZEyJ2X2za!q4+USWtshvCPuw(2F}zPZLokrL zq-D(Rl29e5MMV=2FMMhJ`8x0_bgS8?H7FcbGx6;d?YJMFv&GywX`tMl1z)fFxQ763E#@)6G z>b#%F_d|G%W!9OWW68xYaZyH$>74|K%+BLQ?tpE5hbv*hEjA?2a>(&t_u)2#h@}i6 zD?e(ygz((=Yr2WV>VI@Koy0{gO19p=!{K`LPijXT8QI^vhJ#uCYK~f)JUJG0%QK!b z35=!hggf<*7e%Z-W|Skv6%M*F<#>e_q8&LHg4`1-jvDpGOdUi!9+kzY!bf?h&ef!z zS;*&T524;Y`#niD4cQ)7v9AINqsL?h_FfmdKD9+>f$aP%I_%AX?sRiOYccYkm&tdp zYN<(RUW3-RAZ#SdT3yv@rPynP2GMdj0E`o)|BawDg;>yn5HevRsk!t6u5oPXtb{r|+nZ0wdBbzp24A$Zt<6;0O-F#jc7ylVUxDvW?5$0dA z`b)=sFOJn{X}PiDi?ut2(Z=x4YHp#$!dQwIhRzHANhSP!onh!uJM4M-9gZ(M=ErZ^ZnQqtzaSG~+^j@G zm9)!NFr9k2o`$Mzt00%ju76QLVqU@bA?t)9!vSdcQCPhp0yf8e&|(GAF*#SpvXXt*vW%+et#_#q&B}#aa>>;W1(_FRG!%$ z-(>^lsA-R!^A0k6ens=QX5r--D!kfIdg>hah9cb~DDg-ea_%)*Jv72E?k>YtoHhlVkI|-_Hq^_9Y(lO?2+@Wpff0))*=v1eIQ=Cd$jnNP z$vF}l9}(;ax&}-Tge?kB8okM zPnE{DYi)pVfxRPg2O$h;9Cvn$U0aJtl3ITqMxSP}m@}ty!MwNs>_Mb&nhU#ksTTyD z?8(6nQ{@glKLB&cT3&GV!@|GLBy*bc-&p?4>i{j{#61CbT@3|R0+sh=!*L^z$nLOp2Xkj}+`N74P`!5^`IG(~ z0wMQts<35S_^SA&vi1QwTC=!F>#*F?JhVr4x#9hVr7?7_EOVXc1E>F^xG?W1GhUya zK2UJIm`;c_mW|R+LP{LwC@xOE9;7l!m7OaT4)x(f50v&Vfv5$1g{|%rXk|l=*Av8d ztW_&MySO-HJwicr;>)E$ZjT?7IjAy8joP@k+GA`U+hO|JZf z(lwbZ_TuhhvXeM6<`wv*g3KY3S8)>x`o^AacJ<2Za?;!(Ja{5kVKj~ z|4NHwAI|MTl&*BGM~y2^kxz$lZhdRHnfPXp=QlX-t11nbp||j4T6vjmpmiT0@C-Hd zF5Ir-mso+rDW0ADzU=el-tzc8SPQT7#2<`w&vA`8Qt|-=My4pG-oD z^k@KV4RN%cU=RMxof^516c@x@kf6)vG06&Q+#8h2(S_$C7Jwm#mBQh2x{l{%dBoGE zn=1C$rut$C>SVi6NL9KZeGq5!_==R$arf|~!g-3b+Cy~%(}1@OO&4zqmIixs&M*Psh^`<~fMw5*n#(3_HEiSZ81T1|PflwYtcAS|q?W!1#envt>UF0SZ>;V9Z?OPU#h`Bg!5AS-GI`buQzExZ^uS*dY7Pwx zZKIl>PuSb%=a2o!m!8OjCzwq+uF#tuwK{$U{#43TiyfLY_qgbqW> ziDv{;zmo3=@2Mvm0W{>J{+s(82W@yWmEn8>y!;AzFM#2ItuxOM6*rGZGeo2eE~$B3 zek<+4rsb8AmO@#(8^zEdur-^xjJ93L(Ng}2H)pb6c@1SKO=92gyy03pF@p z0;8$J)Qlovg;3K-)ACU6bYlchcNLLMw$Gh@IT)qhQi-z#I=V|MuhfHBEgkn&>pbyH z0>4BeY$)UvekgTu&{jwxLVCvvE%(3MWp&6K&}pw+#Eg)dB*ZV-xwTS1DPrk$OX&Zk z2tDR{=Jh{j;lvc_JH?`L^0N6ZOhWI>CrC(~C@||tu*G8{mq(t+k>YDNWN44}lqLDW z5i3l>Xhp-<6k{*vj}OgW|2B|?{t3oNg?H!96;P+qbqHs-jsz?67)9>aac7UFszR^Zd06LOEW8Ju+*n`++MFfI=~{-t_$o_3F4gBx&9Sb;{0REN3hxga2#n&D~E9roR zoQ@n}z(P9ffHJ{5wkHqzuChil^Zv$fXVe4(U8$76! z-l;$|A!xBmFqslt!ew};=a9v|2rWVd{-x$i|idN!DU=t~B(F}$tcSDA+zhAfzq zQ|Q1FK(U)N>sl+HROwbTn%*qDVWFYkQ#~t*78y1emTD(%45xi_;(I*(L_m{&ZsD|( zJbMfm#Y9be43a(9 zw+yLj0{ofI&j#{EJcdB4cuzTt*zCKmRQZJO+po}dm^pSii)4T@u5soz3Ya?e<1Yx# zzY^;)V4&A`Ih*hWwy!*fl>5OuL74RZz=0P2?7ZR}Bp=p&z_AxS61~Sk`kQsidAP$i z9dKQz&)kFbK%*r|^b=E(dS1!I!3$FNmPp_{TNuvLqZ2p4^iqaizejnb)4H4Ecy z)6nepTWX-eqnLJMKf_k+)BwbERMxEN?ufBfif^lU1mZv znp3E=>!D^|5ull^ zku85#Sxxbf;A(E}rNlv4 zDwUaGvb@Tkojau#OEcAG9hFGz0kDjep%4v{w@{`0W$8_~X1$rFQnwr9HLS&NKn(gY zyIScTWmVZvaTaoD4j1D^-+oFyP})M|kfdBgt(GCW;#qlXLl)*@nA1^RhnTwJGSmXJ zF+s$1Q2!Pb70b%zhTfldBUaX?o`uC_lS(2d6y+%(;-?ZK1~>_X)@mDE@ZJ`P`2~Xt zT6>O5$!^Q^mykLYdPbg^!L#^Jr!mlGw3!N5MG52OB~(v~OF#^XD4n6l&@5@>y34QX zCNe8x%9Pv*=BXH>macZu>~SX_P zZP_8UETvmYi{wh_&GeU=e`6tdqhgFAo!8T~&xEU)YO(7krgJ6Y+CgxwgVh%dds3?< zH4=si>C_P&6Zf{5!@S!xP~wQDwGf(a){EmdLs)q$=K2_meN^z~v`cX8iSK%4f}KjH z{AF1n0=H6!0e@xHTI+_mXX2WO4WN{fNP6$OtwH@PQ=lWQG?H?pa6ESg#A9HqW>v|p z%^Z~;%uDqkv9$ElUUkX_s=R$i9PRQxg} zgF)Ov86jhclnQWw8lBDDqUwtpsP-~2mmsE}Sn+N;3e)nUAD5U>`ZJJSNa(hJpTt@3 z_a7@*&9Mo*On|GT)h8PX*6V=`rSh#E*&%9Q&Op4X%9d;kyO2XoD0^W3P@k!?lhq%q zn+5|{3oBcmh+q9ElxpI?m33_|k4Ie90>yjwd;P?O*y#t+(OG!`-WCMoaZC*0DL%f! zGL$LGDV$awwu}yxLE$5Iwz`Wc8KG){0AecoWn!HcSzRf4A8~YnkyL(8w8*K^F@-w& z@bEAw`#RFuCPj|DTQaHf*dgh(3|`W5HfQOlLjEF{JT0kGEyr2I#Q#^ z{PSnB+zDo<)&YV!*gd;jd&v6RxWqiajG31EANwg9DNL;?ji4+3#JA`z`D6!Z2kUGY zw0xXj$RoE>d-lu7-F&F;SQF&>=SLuI4jH>*fdg6v>j@eO@f8Lrhp2Lq5i}W~`|_UB zm}AsBjKlGibXy{H3kV%fjgEX&t7}8sDH#=9=rtj6Kxq4aEPGn*4wK!=&PpubGBltf zsUys4nNrm%Q9-){hLn8w%$Al33P`T0lN=k47c*;2Iiwf)>7ej*Hex~>rq8m@d?8dN z1VWpIA7^zKtMigvISRVPtCQ{$)R(YRpxxx?^eXX{TMzk~S7{mD*%QuXf)-d%rVal{ z3E_Yu4Jg5>m{X#@&e}xMNio1CSiv4sZ}j}m?;2FlfKe;ct1_PSLpIS6u*b+R$b+m= zFN}61?VN4Z^(v7q9@q14>u_YmZ$%bL!q|PCnLc^bTge6kAHjr`_kw_pYqO2H1+k6s zV1d2;`6ACMU&(8%36kRkg8DL~LoyJZxc>!PL2T~!oUBWtX1|OVn7E$}Pc^ckD)!>5 zDs~wN<@G~3t_y~WVhfLIgu6yw=IP>RGJdu|%ya2>+_}HRXtbY%9i81u>rHWxq+O!Q z%S?>erx-!}xxeHnT(IPAVvN`eL5x@@se$|_#xOCOu~aIXE+Pr1`8yoHh#laF7Yt{_ z%c0;M-GTT?P-OJG@|I;L_Evuyfo1Ve)a*}>ee0h*qr5;K`&VE*qfbA07(sYCYWsM> zm>oYKrNJ=wk)Oq1CP$S{+r!qVivr{E$#dHCuL*cQj1+00jm&|{I>V((YnR`qFezzu#vthc_Izg z!6>JvLtWcFfN@b^uW_>Y*Qh&=EDv;H@7RSoFWPD`A19s1(hmUcVsp?#Dk(!c^{@l%NfwZ)C)Y=-&1uu!+K?n{s!DnXog?99beC%-L@m zpD2ze$WqM_k!F~Mr@CD0y`aw{;iX-zxm2hqH}MNI^Q0LcyqmbL4l@k4+hzrES9GA zrmRIP_Kf*sV-4B^uPSd`lIcBA`HL?W6}`qkX<36vO;-R$IQhHc?v#cXB{*jJZz4IB zEUPRUkM!OP7IaO)iT#WdGo4nCT4TqQfjqQ$-i&vC@-@@qtl~Ird&x2w*b_Id@>{f+ zZN@pafwS7+kL7B-nY9|E_u?#fn1FHFQMb2JTPE1kl*);KHplZS*5G#>CgQjD7G&~r z<9rjw)FF$U453VpYy--b#w_d?*YA+6M9jtq$)FML27zd*R2~+sF>XRpntSO_RGzrD zXGuc@L0uyA&zwlDop>|r3va-Z*NEx7va^~4PJa2?X)Al$(7xPDhtajW07m$#5)Ujl zw~<4=42KBgTTxsJ42}4Ti#k@>KjSy>Bkod~Fm9TAK^sMeUXSnBli;f^&IP?a` zF-CYRiH#$1iQl6mk9En#!r~Rx2I3h8h})wA`V_5j%ebDswZ>dQ?g8SG^YPqRUB>R5 zC&}Ao6yBBynj(O6%p2n{jGTy|x zXn!jxdj=d&Z%DT(`$DcNA&okjEqm3jFze7myJROb)eOhlzq8y`U*eX@La!eOqvty} z1MF~ny}WZ=gNf-6(H+7(5f{5}qqvOgcgAbWxXMK@lA9xN1q1*};uG%&A9iQ8O=2J9Z_cw zHh73ue$!}|eT|AfTxd?*zldhi;UzhWnQ@Kk-bwPm*a#n`f*KDTlXk}jp8uiMRQNH3 z(wj+P!wOavrRz4L=Y0I3dKd}lVZgEdj$s;{9V8Es;do^J%Ri*N%+B2gw0hL1+F%Wv zHhMVhI}_$pCuSo#lm(%3x6L`U6!nM>qe9xp&W#&P4!LkR7W`*m+}VUzJY3k6LGvoB z5uns!AGBd|>PhS^Q_w?k z{bskiX@bHJ`l%Z z@H(y6+(ddB>b3!$ZH`{k1eNH50ekO65bt_!?dcz-L_E5yafZEij@|30Qc2za+NF&55K1g{uY9|zU>y0X87+8UE0etC zl{1w8G*lu@9npb|;P90z7vqGw{CYF{{;A;jnO%l6qOuT`@TGbo`nk9&=L~bKt<4$t z6}md(9QjsViSt5q)@+1_*_qdV(5t@UL;2I#grjv( zo2t3r^#vMw=l!a@9Lxt#pf(_^wW3 zUAFJS#O}l_&Q=tcFSj4*U?)fttfCs&hp@kZKU)>2qIg>;{zrZ!obn}6{EzI&9VL4~ z+>zpKMPdUBF@z^X78=_6i= zT!nF-l&5Rm{#sw{Az}zaJMXxaAok@EcY4kUuz`{lErbAMx+zZYho`bT@BLJ zT!=F*nBs#s3VxSDkR?7GBRSdH% zTPcq?Bub`JLe0^}mNK?bkSqSB$dr^DF-UQ>W2JD4A+$gU;}^}%TxTPY{VPZEz0W8{ z@`6Oe-ziS2E}A87<--XmG2pKfN`V)(Ba-5;3XA~6+EQYyN!q22peIHgfr7)xOPaPo02U>L%>%x$0GDe^+FsS{9s%c3@SA!5f6fHf)b#O?eVAX)#1cQ zFog$G6D{(Ejv&M!jq}RjP0VF7jSV68_aFwjXqstOx)87yd6W#OgS<#D1_C^lhd=VPrsPr(m8>AUPnEITj*D zCqTTHF1E%35t1yI@|SJAPK;uWxL=NfEV*q-e^ne`;&P6!6p8ZoLYfq{bLLW1HZXGJVS|K6MTob!?a{E;)t{$U}uLE4s{#fCb1;I-`?s+52~M{pGK|wK*!&& zuRz}WY|?GcFTyW8#9`%|{{>y}Uwnjr(FIvq>6!lrUXTUwf2qv=Wla~hwsH_OwAZ&Y zwQ;bvqx+{Qt!rucjmPlMhf2`UOjp@aLD$M2l1|t{*VrDP`8)I7h@aouMT3Tco{=7( zhMAQS|C`O_`^3n^s6{8{ple~O|J%yg!VsSxlJ2*?zM+)^K071ZKV<3uDbO%7u|U!Z z=-P-Hni`up{HyqlaOhxYsf^F|t@DosVN(l3M*M%FALRd`RX4OU_-8(lEdPHtHWmQj ze?fxye_}sqB}_!E^1%mOc|qaE4g*1&!d)Ygb%-{#l2{?Lc(m#?AGhi&&PY9$R# z04d?RwDMlyW(wc1^*(QNy|Khhi_e~uSZa>%f{QM_Ia$$e;~62bY%_|IdE8n*Wl#%P zpS$CETdVDYK69*l#@*aFI!W!cSlc=0B?+%qI4iE|Dx%|cD!%q`i`b*{zWc~98ZnA* z`b0eSs2ZYsn4qIRdsq%y+IaVXq4)yk$;y`*$gt}G()rT?c!|9MEb@2s5t9>xRpR(;$Rvz0r={|W3B`0nQ@;sxFn^$x5Z z^$zQ4zfVWQ^Vk(p?_dkI?Q}1z4$GaOV|Oo`8pTwjevgkT0|z`6h1-8RC-Cz-r3^0) zmL*i9;zm|oVgqrJb%Vd>Kk3m0!<_Oly;b>UgkthpA%B6QKaO(;wrI^8vFM*?mQKM@&%xEkkWSIg(ePjY;@7n|{8#e7Ih3iLy@P;> zuH8RwBB}dd`G1~&6;lHT6MGF-dU||THfDTQ1{Qo~hHpp{1^_-Q6YKw^tnB~D81Wea z0DPuz|6>8L8|Bm&a_Wz8Tg%O{X@q0Yq_Wv^;W_-5q`TS#_iTyve|4ILm|69kz3dzdG zg3t1O4cM3f{~k=N|B?UGA1ebrJ_`fezw&?5f9n3b-9PjDE<-YZ>uUXHHTl15-1k-b zhr1DyPSIM)%2eOlz!3l6CFTFM$b1{3$Ny)!`M$gVg*e0d4{Z1UM)~+Zh%=0=?EfFc z8BZ8ZMWxMu5N9~)oHuoYo{~AqzcDDtF-zFVL&$-F(u&YQm>?j>shLELiY(XMtsWGO zjLyzh(=kdljFgp|64g$MF6P#nESoN%TDU(pnuPv-dLONGj{7XHo?U*uytj;J+D~yG zIeT4oU9ry=>$nG_Va%8b#+2tST<}&Vckw~s2t$alP(z8o-nf4OU2GBcFEGENH9x*g zTLe7Y(i;u!CLKgJ#RIlLrmlHNN=MEfJszGSe?k;K^uFClO*2SX%@Hz3MB#1DW47zr z_0DW{-*LHY&h47pNNB}-0aZs_x7RFq27Wm)s^tjmsF~R}yCLyXsr{G&5HhcvKmGJe z&NZLJ-~S`B^|sdW`4j8RecP3ee-%6ju20C@2X}GW_#1LYxO^@gEPuqJb~P{WA}VG1 z?{h$Z!G40`NGhv^%WFtPY${sBDE}9hw+#_)IM$5Uy|Iamu!bz0m=LyRy@PheN_Rl3)YwMo|8?DX$yO^CzgMFEE#^Q1h>$7P(&Ad%{nC>=qNW{5pYcY#BrP-ce01-5PryiPg4CmJDyQy4Bq;~#fp2ZShBc3TOLE3&|)UO_jewKe-U zXO!9k9G+<^&*CuC3eqb9a8!R+PHE7kxV8R_0U+1#`%L9dz54eMa=>74Z$KA+0c^Q2 z?XOjz0*Boy-c+5X8zxL8oL4gVJB)#!5vned>XdH}mKf+~J9 zWg-my29eP#VilYZSi`LW$1}nO7>PO;+$j>KS!@fIiE!%LbwUSy){|Kbp~+-+e_1yo zg2jf7geKQhR5e&}lLpz(<@D``WZ+S0U-rabP+Op{dT^+|{u-Rbc4KX9Sc67USEkt@ zY({jz!==-u;dd#k6MH`t%N$gPiL0GYfOIl;S3{GdMmht!@Hw*mTRM>5Dr1!Y3%LP`Ik7Mo%}qN{RRuS4X~4_vO_Wm2g)IcYj7fjjN$y_miT zyg1(~{0*pZF}OPvIR+M{-6#C~V7Cu|_wVS=p#U%aQs#R?D( ziCapoh{9O;T)1^xcNsylq-!7LUI#1%U$y1a=&BCpKRtHzEm@XVbC+JnLj38Hdj1(E zTv-KLpHm+*!P>6Tj1kJ=pEY+kY!Jz~v|QOy-%8C=-&(-}W#qVWOjBmm(_S2d(L$TX zd!lny;18aEd*}Nd%vDV4cm!O|zKjC+DHU2o5v^K*szIV6Mv3F7i8HfAILfQ}m=ZcI ziWO^&WrStEH@KTU+^p4ZQ~my0JLG(U=taoUQ2)uu^GWXu{NBPON0pu9bB zQ(8)Kl1D(2=$zB{jBd?)&W74NGiWWzYoGyO6k;wQHIsAHOI)d{luYMF1ofro0*c!| zItnH{x+1Ie=EXos&jzurZcO8?A2=-6zMFG8fkt0yMLl_Nle4D(4%F!oLQm3>q$f$) zqgHFR@N7!49A-62XDsyC5d09d&CBgp)k!PNrkG?NXP%^Y{QeL9o5S1vTfb+J=b&ei zL;YX{%h|YFy$Pcvz0^oMmjXlaZpdSb;`k8TITt!h-(UkI0TY<;41t$Ri6kNBiCs)4SF?g@z7Xd_E1MMXZ(Cqi)o7e^9?^VP zXc)q@rVLi!1Df> zod()rbd6%SVwRIR1SZgFRpK4ut)nfAHqkeo2@j=M1rL)KK^KD;MZxiS(ynX|x+l6v z!|Gh!iWDiSW-dWALD9?$HpaA5T}``mQh+ZDuc0RIPhl?^ud}0DJgYVstg6=6*PnpR zk2gSVzyuXNokcR7^xu*SyV(XdyV8nt(`odUERoyUXt-) z1rwq!owah7a-J1IUZu{{(;^RvSWj$D&Bd^Sedn-dYE%)8XVanM6+%aNY(XDh6gFCz z3#Z@hb`|MLPNT`XxKgW6OD!Y^4NU94A;v6Bo9dOz9GiUktCFgmUYV>CtsFP$Hm*Dr z-R55+?jz=6)8pbfXa*A1Gv!lPW8{Gg`2CB;$P2`k4I2(WTp?F>|nPcHGBu0<$T`*x8v~!`UTnn7U)y{Z6O% z!JT{Jw0Jo#NXpxCL^z+9uH(B#la$>fDm#dI_KPA#MvrD0q!a(0NVkfiB`ymw1;r8)f1edhNQJMN_z;Izv6a~yR{z|%vl=nJgVv3HK*ons5&Tyw= zGs;^Mw>@X6V&dWh!bj)#oe5}`x;#SrXfj#{IyU_V3#6#i#boHMia}_=P#Z!q1_?<+ zWzK|>SVhU-!LdwkWO8S6i901~$wcm3kv}(-^8C#Ux7lqK2hy*SRNd&CUBtCs?z!Ht z4)r-1&okH5(2(}zBzDQmPu*|3#nQ0zunV7@af#cAZoR1HG?eoRV2^Gcxd-w{q!v-j zhLuu)oFycEt}wT|b^>dT$L!XJWTa2t?)5j4GDt7oid)_#Y=*3&EvB`o{2!rly8E-# z)lx~5kX}?V;gTr8JlbJ`#~aik*z%Zek7%eTaB=FW2fg7Y2)5q7DyiY?iJ9znb02|S zBV=y1N6#k$8aad$!MAH4OqUpaLppGd{8ad(Sd@c9!^6Wxd5x=$tz1c{8K|ttQ%J=l zGO-P_PO{u^p;c1?{rW3rZ4TEl3$zZ?^JkVEG@kF{IpeAZgwvgGa571}ec>+!WvZym zHQCxBrcoGMpUcU%+|yPRfb)}nTGhcRmkxPG(YeygX2A67q!1YVvKv|qvUFZfV?m?_ z^*V>{2{iX+B{8}MdqQ0@l()Z{|6%}!`>ImtH3!yBddp&6#3%$Wd5aJ)QS>w-U+3-D z#2}7@ISz@~BWnb!o~fJ#?oaKD+_ATA2VDrxVH8QumtZV7qn;8QlJjbl%}veD5I(%N z^%td+%tQV1s4JdE6QaCL_6n^PKwaD!)TPy`=@9p&?NMpfY|;4+x+ed$JSF}>cus!; z*}8aho!xk`zQ(??-|Bdym#P~KUlV>g^WLCMRdq;vVWv^kS$oFoex_?4&w(8A6tO?k zN=ATv?>n(EaHhl1K8>KiUc_+8XMQtFM7gLea1W#bh36cKpFE`st~Y3fWT%@VUbN~& z+=Sam0;IFzZGj*?fIMP7iZyme?mlk)9;f{5zw7S#XsW3R^;PNaTskn<|MEdRd`#TU zAe2wDL~^(cTdqOIWxbjevsA>DU5DRdwhA=SHj#4T60-D~{A~#(-c%y-mLz3)15P%% zNYhN#^pw3pKJv)YRL{@EncJ*T^V7)DpW^@od;c?U75?7DIDk;_y zgC7QRcg#aIfZT+%{(8}d?_yHi1U@7GKr|9DU-Y3MVfBeGn&^VRS=~{8RG)Y<~~D8x367`_y<$4FFzu<`TFt$U-?PuScwlgklWe??a2ak2k^>N&lI;n%Hb93YK z6@Bu%3G)FD@^Y@tp*vEKW?yPa&E%3Lx7%z@OoIaN*n|-GaQP4pGxDgehjL7I88VIa8 zxW`U@Qzkwu3Qqk%6c)r06X!F1T>N?JAph+sD_noGE%r(wDxxd6bm*Z{jFP}?^I05{ z{J;hWmp%%$At(8O3crkgbHeq#^OD1d#fjkP3{_DWo?u$-qw-hi4C$*D_pIrB4q_Q=t}+L`#ig_xFLH1}x|`raCi;Z-5ZnEcHyy-BO8M%UuEAWvT^g zQYeA9TupIQN#(wzr5ezb^!U%O~rPE^6f)s|=6&ki2wtSd+O)*f4 zGEGSHs*|f!pLAzlag2LrW=*$Y+8L-qUbeVq-m>(G^Zdg#$!p{@dQaJzb9vP9sJ-tP zQX(arrn{%Z*k$6gbkFh(o{H-LXf-Uco)K_hPlyA}GfQTg!sWP=@ddI}N1(e>a?s7e z{dLyytwBf0Y~+h9Tg(;S?64YC`T36G7blRli>d-i5oB~LZ}@HM+H(_U(;Lmg)Q4=y zc)_e81cP?XfIEM)9D#v2uU;6P{uHajdqQ zPh?h-9_PK^`%t0igqq!OazCgXu62lGxmyRAyW2U>Nx95(+q<6bsl^U`}uP-bL6_`yKWQm=vhJW4*1f~QlMPn#P!#;Hn0Z+S*vQpn%iIi3+J*r46#i# zCxUFTNZWpthhjkT{H;62xLl=>oYgR z$oo`Vm&-Kq=x1`_R#@xJ7dY3>ZWSMe>%fb#^*3saj(yGyKUU~LPVO7YM!2Bpo3+@% z>W2L-d5l#~O{r#tQQl=>ka)@sh_Lmq%f#07b1ICFVHryON`=4g^lxF(t>KIt1`>GR zawT1ds#Ua|ARu>#1xqk83o^^#y7x?M}D~l0V2umfHT~ZSQ#1>d$3^Xm7N8t7^mF>N+nq z{Dr)0%wA}<(;s-!$@mEVs5>02J9t>OB}})rT(RABdDcj;UjFqZ3u2WJm1!12Nr*0i zS`*%qtEpJ&s&>s{6Qh&p5DAQiPC7`)jcO<^tOX$xI0cHw6H%)a211-eP&vbQ-~@XT zB=?5_uIEHS$k@N|0FLi&Q}Ui$F}3yn;rv*qzQ_KRvZ(}*1Enp3My?j{>%6~Q`7g); ziivE^9~NX(ExP-olk=O59N)XjxtR&fQrTZLN4$U^dVK6OoW6VyRIb0O=CI-Fa#s*~ z3q?Z2VR4jZfA7YVRu)U}NfCAS6|MMe&#z2VUw5Q#xV&-iwSM@2puTWX`SPv!&BE>X z-7uX}s}Aq>=ksG|s4<;k@#6{rhH3z6GFJUv&5ovvS8M^>Y7b3+n|@16;L&cLL4+l8;g_qHc_dvXZbxwbWBnp#!~spZ=vpc``SG_B zP$uOjK6U)r$$74mq9-ne zbuVr;p+D#bNabq|fR7<|0?}a*0ThoGRdZ08fU)ye>hEFHm<+#32xRvjCg!}Ax9JQ>B3ss;B!4neS!6QBUygOxXD{yE!UCvzWAE-5RRHuT#j z-IA_3cP(e|?!g zhFbmF)Cr1vR?T~-(cSjGOmE3vsFHT#Q+XS7bzo>#Bwu*4FF+(6y6O=&HjTop1M0Jd zW*pJ_(_&x10^+ujcl~o}A!zax@TjVv4=fLroxmn6(z#UCfSpsae;lrfLuVXd(pL6% z;Y4TeM!2Gn37+yp@1612f}*jzpsk)7YmzZgy^-0xjo8C>qp(c2?7|=~ zn2{Ba@hxc2k;&Ue(3=jgsS=w@P46%2GZPBRyT9D(|CS1q(9}w3Tr)pnNoQ#0Xq?^x zCubsYJnJb`=a zE=55>>w7=%UYWO>E$5`e0qcf}UqYpCN^hub0xiAH)w_x26rT$@lp4?rY+?{XlV^3j zt4-t0<{T-IWtFHprjlMSoBGi4_Dnj#PfO6gWW2(UmbhhBfx}YLDI(fe&R+)3LaZgr z*Vul(FV1y2wa<*$6vy0@8m}?Mb#u(F!5rXj=YXJ=KKNOPrV*}X!C3R**u2; zoL(zRE|+p&A}FoBO{>a=UUkGhSY~>L8nJqQt9OfRGyk3T8fT9ut00BG%Bl^GY#8&l zxEr?Bp-n4W7{KA?;DzTlmimR-y>b7&Kee)2`!eDf<}~|g4nrP@7+S*4SKV;dZN5zW z@pM@qA7z_BjR~bnSk=5d5Tj*|2&UZO1>>3k1Kqo3_Vm;=F<2||q&z-6r>~)kGih1b zG%LfiJwmNb)O%yM4#*oeAFb{RTkxLh8?qqWto@{#z=l&7y5KxY-R}DepBRh(n|r( zQB5*=GvS99)H#Gbm`8H>Ir%+dr;^#QWBZwW?9GbbXUF-W!QN(hCa@l0!&Y-zVM2RA zjkxQq=6*QnkvwxeCGyNRzxxT3DLgu#{vlw}Z$1;3n{o+g# z7yOK^IBp^IwJsH)$G@@pdLXW5FAXgHsAqpK#ysWg^j>kcy4MD7@;Qw1I0R(wTE0+! z=4qerpUyXekx+n`R<*yPrz-qCQ{PYxl^|zZ`HhP4%@_S!DbQ23usY zDx6ES(EOo|>erX?AU!0lFZ8~j!J4dpO}_drHj|(GSSfFqFwwlpH(3jZoW?FTL*LD9 z)e;>4?Uj>xJh8wmKnpEwW-oM%Qr!R+kBMAjfxQy`DbGHpVyPLlh;6yt8e78gQhoze zY1d8DI%6KvpweO^DxG9nX+s5x(LQy(8Gma~wfOa8V&i8a4^k8lou*(TGp$zU)5g@q zj`q9RbE`^S!CX_YS!s2iKzU9cpllrTwwd<9qkgENIHp9=a&tl>^<^DJQgKWA28t(8LdO;*bBp*_%v;Ja=-7d!Giyumuu{hcprSW*c9^Jn=}Fu66JJA( z^!OAGC%?O>ZgdRV`l%%lNdTUrBHbx18sjj~=LAPRP=xl%bWKVe~qYx)pL_X@YS|41!W%dpMDOc zU||}%BBE61{18e6N+GMZjz_KudqL!{E z_Fk)5thn^fD;+gU`;HE1p&7t6eyTs97(m>n;`}*>HkvfAeHL_ms<^<>%z+S_3P5z! z{iAw`tc4{Zpt=>fAqxO~B)KpePt72Fp5{`-=4pJBgl#|ox`GXu%ZS|FAu%epnzPu2 zA51JQe(@p-5mo_8SC&vN0dETo=%iOVz8y0QbGybyTvK>zj^3iPlJ0O|Qlo&3tc^}? zWTaVBeI&Y~aDU9LRZ#OO8!5|y>#+gQWQWEQG`f^5;@QP=$tew@soIaxbUTo41F-d+ z7;DQTc+JemvEu$J3Ii=0mm5Mlv-lfkG5e?I)fIF>qdeA!>C*n5AlXUv1+Lr36fTZi}!|B~{Te-&$9AvI{{*+qXeI6Tq>}b+^YfG^|6YpbPgX?EnY^K8=Fo_3xvU zPavS`MLM=YPxs>>9Tfe8QMT|tX3k`_@MpZ2!Pug6(Gx#`Yzd|oU}=m&*OAw7n=$~7K4Ie~^wwde z#qA7I*dT~!b8Fe8v4v!CC1{ZDa(_ke-sJ(!pi&a(_a;aoXTpwx|u2(JIN#| zvQ^cUwX~^Kl*Ee~C?_N$^J*HsG}bcn=kF2BDJCgvO5?{ROjDPC&80)IC=)AdXi0}p z(Nw3i0O3HEq@*M-PtG8eq%J1`N$XWhP$W@6R#-@sOp#MoCQzIxDXS=<0!0(xY3gY3 zbU~<)XKOMO)JokXxKhlq?YMOB#^Pw-O%3DY93!(Zzqo{ft* znIBtXgqRpFEGuGOVpbjsZa7mb&q}zDSR2}Zj9@-s11rh)Chu690acrEJT!un24-^n5Zv2AKy1GY6S40s-nnN84wA$=0`M+ z+A>EzS{h27^oRKgAVnbA=_Eq02?$IUv|}E{NaDjDCV94~q_p(d;9zdk6ALVp;`+ih_m;C}1fG`VokpHE|B#N+J=xqS0IIU#Yp-f(b9(y9uTJ#Alp+#P+{Btae_!1xf0r zNWD!*iF|6}#Fg+9AFuEe+0YoocR(4!1qDdXGWba9itVm1(~y&{`q6hFu*3DodLTIv z1W(1@XimkVghc0C1Vs1a{w*2CapA{z2FA0`?jQRI?HBviqCr3)1p5yisMp;oc+p5!%4JHM(iAoh!VG)G2FIjWJLRoj;7+0UBbG z_>x&yu#ebFovG?Gkejb^q)|o9Z$4CfKPWfSyQ=R{ADzl zg~@#mLEM#wexX^C81U73Myi!3Au5H-(@)OuR?kzo0nnlu09w`>CLmJ~25wYZ7nL{u4 z^cO94uRhGnNyuJ&%%yK?4d);>B7$>`rSnh>G@$Q_K$xPRa(OuUe4><{l--xc@f9yR z8bPUr^b>P!I8WGmUd+8%EfhJU`MCgGjmh%h^{n`xOac|c(S`A!Tp_BtZ6Wu#z~9Q9 zIn`*(;8%AIrFXp$&{i&Cn6Qa>qh3`w+n{Tj#?W_`Dx(SoZ2)W+dP+!HP7Jta2I{1x z7RAYbg(Z*@^1S_2DK=f`uuX*3LYpmZw8mfWDqZt$9Agxc8 ztAJ^IUlhTZ%j_-h+|2P0tFB)3BRDg7H)gLux&tlf)hi;u=s9$DS7=TBa z={+XVu<~O2&u-v_rngu-wv|s`T zje;JMP&15Y$8*RYG;(2_7EZ|kdrQxUE=pb%IjAJujQDM>J&L*zWIbx%>1);qR)&vBLY>S98I|fkvM; zuo<{L?b7vPVYf5{M&rP9N$yBjUEmsQ3#_0IBlJ#d905ZeCy)il42&_K)}-?z6ZEAG zUc&inh?zVb`%y7-19TmO9e`v}+J{2NS8=ix=;RLWN`yxG4$*TS;8wxfw1G@=eqV6vdzDXcTq46<={_=bH*k74!&77y5=h z#U{B1%`zYqp``6HAY4nik^rJAb*@FTqyRA$0j!RDWxqWl|7b(3VZQN13m+8C79&y4 zVu?uR$%D8`c=9~Tts{6A%QonFvCrl^M$U0Hi_ptefKF57N}JDwY%{#jsEo{^FXWoS za4ooi=aVU^*I=0})vo3}kkLYvFwf%ZIOC}nSq;INHtdx_oX*JYpa5Peh{WFK4Bf(8 zr&f4Tq*oX$mc@`6OE_ZKDGg_v-C(^`2iY%4RWT<1HY8(YvfWcl@d1m!7k$xw&KxtM!_tyQ_0gvYaURlSJtNRlKY&w(rrs0(*;c( zJgo80#xThc$i>aayw5@q@xP~Lu%6VvM`qwwszolYw^xc($}#@LQAO5IHkZ;}v`Km( zXjZ^q5c?aK5L7CxVM=xb_pVCzW56h#TsOCrJ7R#QyS`KKVo09ooL+7jT)h7rA)6#@ z=8BORuknPS)};2gOrW^KUqOyjd;A4fGEXg6u1hv@R(*1NB`;2}@M|Nj>+@WvJk9*i{+Ly=4JX9aL_bF!hTQa$2ADecrFW7B z0ESmNpK~o+fFtZeQ&_SmiWi_i3I$K#2#YEH|xyLERX!O z<62DwQ>XbZ%chDD%B2b+`FM~?8LsQ7bNkQzG$Wfb_{pZQZMz3R$qwYpS!1orjoQC&d^;Nm?Zq;_JEmg>8>V9leK*$P z-KHA~Zqa99eO-ur0vify3f>2@v4a^d+9=1@NO|^K*zUr)ie7nSy#{Zb_8p(HuQsw? z!r)1HbX~7+y)$QlXYy|Z_7Xwks|0iEdj@v2qV+x0A#&)WSYZXF*Pwdd@@(-i-rst} z3ckG=-`O3R+o7QE6kix^m~s4#gzPx#`@Gp)0A~PkVmx-u(IWgk)7Mjnhv!)O5Il1t zvO_!}DuwJAJTrp!_p-wjcC&ju_Sd*$whY&}L$)6zsu>HNMJuB+@d$}Qv!)1kl zuwwx|UHjPxGI&mH;1FRo%e3HkVwfTKpRM?dNePEz1A>XdXQz}|%ESfrLQ#_Mk8+`x z6N!6e@K;gTR|OK^)G_k3kDQV*REAgFG%uROo}#!!hSy3>B%Va^7O{5i58ZD92;V7U zU-+>c&mV9p4E~EKQPy)5*K?Hg_BLEfX7tc7?Sr2LckJ+);Z=^L=K>$M6PMI$7yo7? z{+Xrd_l^5#$4w#R%~PD~{FpDUH0oDJ=*N?F$L$8%{gZvgZF3e@OM;;-dXOQ4`vjj4 z5TVb4U<}}A!P()cw#eQn-Tg79%ia|HVf0Et5bNdPUor1150eA(V4{BA6%Tn#%UT#0;7yw>nf8>0*FQT+=j^)q7G0YljdV>)SEXLzzg@w#J1 zu~IG*MygcqT-i=TaU*`yhTKM^URRg+vHdTih+{A>>vaiS1c{-daiK={xl%ZBV=ieQ z3Pc-5^*>O;Dn%l-N&V1}EvT^dHGYQPcrj8vd^gKeoUY$(j~K!8gwcSvEF`9p!_J$= zUU$iucg5@9mLkXt%P|jB-x{f9f7i;yG43@ZYALOZeGb9vkTO@vLmI+1#P;h<;V;PU zFG&(tKb-3@{1(kI>$AfX26e(jO=E{hDVvlrX@<7D5T`wnw9Pn~>eMl3hF5i(HW%vG zGO6nLv2(Y22_n@Aqavy5gs})52V+=un#5`2jbNEHstp;AfN%j(Sa6aAK3H>IaUTN2 z9$Lv;ETf{l8%Wsw6n^ZdzV~U1UsX;$32! z&M*pI;uym;MZHH5+XnE-G(#9(8*5$q zSk)?^Tb3Daf6*drqciQW%ad~O^O<&G7#6E97(1;5)OUg%b0~yV2Qf+t)!M~RV?aN{ zL$71OCk&2?6Z3#T=Yc|^vv7kzHz711B`W+2R}##o-DyNxMj$SZKPG-B;J_hXF9a!m zM`TWW7{&P_geV@CLrhdjbXRNkL4`n?sD>HtzhvMM2K0t?Hh7Ic$AUnNh{?5KWbhX* za*aYQKm6#IZ8O4y#Wt|56!+jCNhrK@{17yihy3s`8Xa21EU89@x!?J@@!@y~eM1l2 zL2kdn8rab5Q^k8(0;GU%hO#e~cjdo1eP(+y{Bdtd(LZ%(BUhaM1r73VaKOLeRtyYG z?ElUx{V)^%juHGn;#NZccif6vz}Cv>zhSOe*ngO-A0&kSAD)Aro|WnUA9M9%_^+9( ze}f6u{;44RH1+k9+_P6b z4P*vmO_tpjhJr=V&;ewV)Rg;$LNIAFqww|^_#>UTgruFa>q%@$qnrl9>)iHI^kB;h zlkx7cT6SK3Ui+Vj_i1VODOiq;R6x^3aaq2diuK=UH}RLegPjSVBS-^Z13(P#v5H1d zIhS#3z7g9*@3Ig-2?d=KUVf8r@FRyW@{rGxRm!n1#L1#e-^&JvFM5%>Z=@Tg>hJK2 zcn4cPk81pU?`Kf8hJ6eq59N-~>}$sxzb>U~?Ap|bi?CXoA?F}?=$H&REd0#7ojIhb zEi}%QNBmi?eWE9fukK{?OgZ5m+;fkGhJV$Wnf^~}|9h|fe?Xi5+s^wh`6i~HUiTmP zCf0x0q5h6T{ENhDT4wME{eS`5)K^ z;-5^ctc*X9(hpqp^O=qL2P9%={}~iNRMI~sviuNE|5!4yGvYBZ{?J4}l+-`Q|2+G- z|GKLxWhF#go~zw-Q3JKGOs#KQJdILkj3{!m9hmHbzt=--C^TqUOr0?_XqGX-=+{X5PL z47HuWdTL0KeK(8-Is(N{<#ZAuE8)y8_v4862)il}?%rkHxIwNl$YfKTgtR-(@ z0pg>m<9PF&uIqTd;10TN%bjcy zZ{*Uqi@BiZ+2_e*XlGBviio1+lYGQ`@_1)!PEowGx+|G`xYz2QAX2)w#mx-p z%5gT|zM|PKu>1^kVW+3_et{sw%|^=%?*xfUdF=H&92a}KVcdn)34+m@y%78F1@q*) zUeXda<53fEUISf;mzz;AM z)a~b-@gHNtM}JRgTsm0x%V|~?joX#mO(V_xMON!6lx{ekhwCV_E=_QM{ zI_}!cSE!OyTx&+vGJbQSK{%4ovCYeETvt%1+){wn-%SrAAMO}3W{c_c6aoOm@-6gB z`J;5O4hcpHUrfq`H1`%_wxJ|%-Q<`uCrapAi?Hk?0!~cNQY_W8Aq|pHAeX%|^k->F z*r+B(n2!7$jU#9DTyxN@ldidl4g}E@#AltW0rSE>I#5`bZg5chVxUXB+rSQoQ;`$e zih_x)eF^9EjjnqQ<>TQrWd}?w!-pRXq-$yWsmwRlhCBfGEc}TJ`zoBo+p0v?-Ma)U z^ZTV_tXCU>v!7!NY8rTEj@~2TC7vIrHL|Cl6O7&ZA*SQS)`k3&iOFk!)08G^P&Uhp zOX^&)vD^N=z;|nVwaxkFYnpmz=i0Wi#&)x(#Zgi{u48ik>?Y^KaHWjaCE7 zJIi2Z29_r*j3c%TsHu&&Zo%8rQ~-TV(cP)%{*@<}sIv;FL$ip$bK&gumj7u^oc|r! z_W7bPTAO!#iaQ4)7>_(#x#J$_$NTkrb^u^^0|!PS^&S$o#s8a{DY@5>j;*5eL_fIS zKbAWxGaw7+Ns-NM_$MDeEZCWNC%V=qsL!3%9y$sxM*FD41WJbjIh%`N(;Sl}bV@S> zP+r@Z63b9RLm5^^T9zR>cUFdB_0%n0hDNoDROA#|qzPlvSn;r;I9bea_D0L-RBUXC z!kBl)nuT$Z0f*Imsfx9Ja(6-kiQ}5n@hg%exU6@OHhub0#GIc;fxe1mh;i`wQ3O*j zS7(J=wsdNAxw=uJ%YX*7`z45y)0WYK$XG4L%FnLjLLIY-X7O-3EdcXG40xvzEhic! zWpDI2G}Li~x%p&e(ztZAI zmjxB00PR+8WIVrUe+~pk+2~_*n?GO*Iv|jXNg3<+3Z_tV94!W|+P6v&XP$(zC4r;_ zLds`PFGMo7XW;s7_~XdO$mjS+u~3ke^sbL>fDKI=Uj~_83f(#cN(0!Y-%`W_Yb5QF zD@GwIo0CZ-<~WbsDfmg>-o!Ww8GX#3D_l$&>q)1Q$wC@CjDfTbiko&V5Chf|H(r}z zw*=}YL+ClcHM&|* zQ4L)w;SNKOVpb>d@A_&enh0b9pR~u=fzUFHTBQspG*a;bM zkwwjfuJx+XC0!0UL9H|9G*@w#^F10E0PT>FtJgkG+4bckvrA=qNRgLO{0)q2CCqj8 zw360H=u@0xdom>ib>auFqxw4^HUDYY1mSFepn0FEOXxEVmI?# zv;LOoA^M9tcR&8cy}U4IV1p`#`dnB(MFd9qLK%wK@z6$?&#dYYy?U{cy_JItr?e8r zMGf?6Fgwdw!wJNhz2wU`_x7vMkuzAtv~~W!YWe?VK(6>Hl4hGX97>db)qf zjI;a~W}M}pHv3Pl_yfoP`(p2ZFOpdQM`oO!iG_~sKT5nU4@f7)mEuO?5L3kE5KX<~l6l;Iocw-##-=p(QRV{HwP^~g};QmBhfZ#!*lI8;DfLV*+;Ld(* zM9@wQ@J22mnR_>v-foZrr=h?1uvS9;+@6?9;h^aT?~tzdU-?huY<>d>5P>qp zHovnrq3f(Zk_ljK7Js)2I<@b7IW2Gn)%!ppI&$jmo10rg2&|Ra>8`?uS%1*?8Elg&LAOI3?M~2aX=qmm@ z4X0pc0G?i}Dn>f+T_@J(_?t#J?m`U}m(v$XLXo-Jj zgpVD0seGQ#tYLs@58x|HD{qL#+QY>m!#fs9s%ydJh3n*UzoUnRAJ!WZ;iqwPeYeRftYu)52zj5BZqOMI+ z&N5SdWvf6Wb#5QH%y?;L4$N0&mg8AEA-I(G5(`mGTJULGV0eZu6^A|&z2(Z<`?~jO z+bi2OnWHI(N&8@$?9m@{gdzcKG4ZN`b&-c;eF9_PM;V#2eW9r()r)0D&XaHs{Yth5 zgJ3HjW;qrGv2ybOj$QIVKX}ymHJn7I9EF18oQLjZhoyPfe1fI$tTz_#}o+eIrUs=8W=Rmb$d) zF+%0$Ht*Zo$d5qCL6svohWKjzd$nm;?7wTNc~5!s2h2G(k2fFw3Idp49cZ$i+sUBi zY`SI2nXmXnLs+e-uyfMxEWro%{g=Js}sr{aAoz3X_;a) zmEiLt^6cYXDXV;8uH~^p@J!1Chk2ue^;MGUMY?Gj+jynE?V#=9Sml|EdZ`MnbAaNg zQVW}vCuTj1Dx1dG!Byf#qefJm1Xx*Q=3qL-a;mr}RP|=I@!nODTBz*(_S8EDVj62v z^e{i~+x@(l#4L^a#7l4b7=Gi*&XRs?c#=lw&Pv&}`ch-7)7vx3d0Y4h#(01z?v9lJ z*vsAD9>C7WvB}I_XG-}?64FjTw<{`AkiWQ|-Y{IhSzr`S_;99aUhhUU?`@J{^FIFN zT)V-$0hO!vdmrkmkR7aD=FjbXA}!WEb~8&ZKUalQ@uR)S+c3zn?sw=&w~hH_1$U)7 z-xI+SK`Gg25WzXkY&2x{f<)+D&`Hzk!QXq*E+(0)TjuDVka{zcT_HXOIzjQY@ghk| zQRd_nsl|Bt=x3?Lm|_o|>!m#yA8+wwpMba&6%Bbh9kGr+&oOu023(v@5tRE2d7MqO zap^V^g*XL11fFz;+J2yEcZuhuS7XL*Mba!cJVxS{_Ga~Wvpq)79(qwU==EEMvnX3V zX~Xb1<|5;(?NEzi)-93u#x^7>WP_(2jUoyK? z&)l7!GINZu5?>3eNvwO5X;}LA_v(yM7u1ON&sl1Bb81yppKdN+hvzkuWL4xDe`WNJ zC?bqW59jzx)yK=i+tsr5;z7;BwC^9f8<<3bn|2_giO#C9LH<629* z>V=tiSZjN_Eb6+SKFo*DaCRTzUL@J4uvH2O*}N~QiW=h-EV2`Fm3qu4#08Q1pT>WS zKsTMpD2kLtLk6zgYM#Q11SPQ+s)I&3dh#&J8)!z4{r{_nbMMJB4(7x%oNn zbX8ct#W_>n^!=IB=-9~HTzSNi-LYJie%y7JQUc%+>GpSLFoZdBr3c&%tc8!35*Vt{ z2ijgU?GFi4E_rBF?nlNhL+a9_G%2gh&gyj*6TIw#_>C@ummSBJVS1u#nd%B>9~@M6 z^=5kzZp{RBno_6F%|LfXIqG!dv}R+hShsb_O{e9i+qrAYVu?)OK+>7X^*rT`wLxxKd9_wzo&u@@(bxtubj=Rcpm}~6s2_C=8f;5o8Ac* z;F#9zkx!E?hiWVnvIehJ zrB=Ytq+sMZaZw%by-)D=4wRItbuk$v-sMx-S*l*$uDPj?o;u*K3}~wHeU|4^ zD6&C)-~jN-FdP05W_u2F@sOIz=&UKXuKSLuMB*M(20nrszD0&@kCxb9#=GEU-yQRg z^RE-k9>2=#gTa}!wyMXsAI9%J}B@#Sv-T$*oNnlyKT5jELwd5`Z>=>twX8&J&+ zt2kIYA0S0iBf}GFaxuTkqey8m^kWl!08=~JHBVvKAX|1_1)S3w3Kf@nK8;7PFH&5- zj#IIvWgJT)t^E;bI1h_d&lo1g`f>=9JWw+k^;ruxV1TWVkjnj?B^7B{^w7Z9zrKAG zLuC(!%5(Mt+i|^?Yp_ojo_yKpOj941Lq9cWW4&0b?S{HBM=y@9d+tPO-iNz%%5|B4 zd&2afJXV-38;bpPKxEM`&O-9D!IDS5Ze7dw_B+k#D|>GQ!nKg4!dZPCx38j*bv_fx zPJPzix%s=VQ5JjMgGAed@mQ39r-VDuGcGy~e{*P~nF z@p&#=f+Wt{PVw3MY*}^QV2i`$bomAl@wsk^>cf6(tAn)S3-c&zv_**?KZo04q&HH>;%%e`$H!+J$7)mB@e4m}NVv8t*p;cuy2caYLt4Y~cv4zOms&}JF4z<@xF!|c2BCb8r5qCc?=6|zgs1x=C?x3AG& zijJ421TU#^7G|q!Sc@#5E`+eI5rSMyd2en|FbXY2FSjXv7K_bWOEFN{+kl_kLp)?QFNywEgqo<{)dNjxc6NI20AbPA8cJ-ku^v6Yb>{ zo*c(K^JU8yZ$%f3-xq=DS@U~4ZJA&`<1^2%)je;iuzIBWSgmR{CItd|_}N)U4u;t= z_6lExqtNKjyJxgIRAj4P36I$-9NV1w``#l(Y}~kC`%V3KpSry7(E1#Y2hUx)oUfPg zH(i`K*YWBeZMGY8nf5!pUpF_S?~sFg+1;nntM+N~Dc*d>oePl5xkmwdt_rb& zUkw(=rG*Ul+7W%8OL2rz`FzUH7y7Esxl1!T0`sJr`||_NEJxH#f|L&nx>X zK43w$y)Jf@n>=nU&b=Pv&V?JJc0itg_-5~0iZnv+jBmSJia*$a<#{r1bFg(7vVJRN z(Jw?_YDKE-cnduRZ?Fuo+di?0xb_&;DIGbU{_o^9dzP6Lz+{#;dc15BM zX2!LOiYN>ViM*+xu4R|89Ei6FN3;~btCUq{Z=6~O#wnQZ$qfOcs#J%uqHvXlxkh=* zqLyX>a#V(y1a%aK&Fx$|3!_A1J+QPDhtbWNO#&IF11X38LMb7#c$K~7<2N$;C5sTZ4!HpSB(}R|!1%gRYqJ@P_d&yP< zsuBA3pCMf+kdZHcs9h_#E#h>FxeKj1@>Y(_J{NilHp2W}aEQHWm7WpeRzZLgQnXZa z6vAv4%}H?C1k)heObvXI{A@WnGD`a7iP*IT^Z}H{;DBFbpmdxDb+-ZY3apd1r&Qq~ z9E3D=)JW#2k^u&l>EZHji$g({{fnh!5LNlSi_BF*F9_2~W=w*S0J(~B%%o(CldV^= zA`dNz)KRsU0AT`D`%aMnrh}wG>mn9&X6b`sy@(tgXmG=HU+aN04MtB zY*0+-!D?c5pse8fyVxi}8iu>Iq^mG0TEEgIhB<_S?Mo(*A%gfbAqF}4IOB*w3;1fY z<@0ku$2S8QF`(PHWNN{n+Btv>=#Hc0xvX(`?YNRHj39%Kf8M4;vaQG(iV+yFAvn0U z3l;xg%)JG096i1-YIe-b%*@Pe$IQ&k%#ImjX0~HyX0~HyhS-joF=nPW$+x>__wJr| z?|oIT>Qrf}C5^gAt^T)qX7q!hbKqg#s%)lsL(JyypA?;*c-B!RQz@2^PNIO*{3Vz~ z_eq$ObDLS9uNUwN5E0XV(00$l8z;b#G-+Z-d{RW(0h+`2FK-p-V+Dt_>Q6dK6UJj% zSVV&M_63F$(KaXj1R>TugNK|?RDgJHa~DyKnH|q{FCwKBrjwWZQ{?R{{fq_f<;V*5 zDj_q%9<31&vLqtxAR(-xXNou(ZxZk|3(@K}Scw(@X6_Fx`3v{Jobr<=5)w$>R}bly zkmcgq@?)IaAs^xlE`e54z zOH24h3>sfJLU{6BkR}yMV3I_SBRIbueU^3_YBTN2dM5=ZNuoU6(FkP)8OZfZ+`>vZ z*-{cM^xHA7cR?&NnOh!^77gx1F@&IY|OCza0gIH$`cI8r1Iz>@0%y3!OX2 z4!qXaLw|N0e}le$HZDhv9R?3BN%?Xf9^?)g1C~dZ-<*dNq6rh0?0Gm5!_a0}Wf$a@!b)@&@cAtzh!Vb;AmqvWDf5V)QS{#tmpL zDgmny+9FMOl^Um2TVRysHa1$eEsG1>QMDt$iQ>J6Eh?I)bocuJ4^$+bW*C`5Foi() z-u6IxyXvNeMJP0OiH3f=rUhlqF*#WgW4`^;qP(%4S~m7iXlf3FN{Z&mbpbTVuISob zily}n+E$g5BI2cKJ5z{wE<({wy;dy?SRn`G)@lq#JrTY`DO&quC(7Z+?iKvJ@{lhlfElC;MRkmptJoRS4lJ}YC%RuY|Z*0E^V3S}?9OyuAs3_VI1Ong{l=l2Hx!{UV*6iO~a7fuop~dxP zYC&8BgJDdvbBnSip&5&x!Dop%67zov6Ts$P>?Z9WJU+|!^l;7Y(;y5Bh&|RB5D;E zj2&4L$J8dv6$xfrlw9388!UKyDxEcFB_@un{PZYX3S(jk`*9%}I;7z&JAq z?u~Bc-_`RbQuV>d{IX<&@N}lAfx7HW5$Wh(cM{ZwINtKpIPV)9lMisQEhUEOI^J1& z>Eq&5C75PtTlzQldleatL=sx_#Q1G!reL9F{>r@$8zL|*W2s<1S{f659q4(-Y^G2n zj~E`Iu|a0iN{d+Q+&N}9u0+waSZb_F`7va^NL<}hvmccG`+;n7g92QTx^cpKbc;phSEf>MuIaKtBDo_O%x)2bqQq@n;axNQ0gdXWzIn_q*ezFs z=uuL1Z9tk7^Tf_`gHE|Yi{3JZ2@=6YB{tsC_nV(b8f$4MKwG4bk%2Rt7mLWw+2`hr8K{a|_AfQ}RF$5KXg z{V%M|hOlyaJ;htFZTT!A;<1Qr?0(t;pUd@XQJD>lps1hmhp`_Rc&CwFR;pH{#b=SW zP{mg9$t#wka1IjZtbN&_Rlzrf*?bMXSwM$eJiMB~?y8L1gF8ls@<+~m6+_94#n?EC zF!N-mwf!86UD#%&b^+`29s7ivKJ`Ki>MDIQFl+OU zaQP*QD|(=nPPMCfrC-#t|_%$ea~u zh3G>_i!!ciAo<*G66V@lt6)x(QSvZ1n&LmddzXeD)-$Mu3dRISl_FQm8e~c>0MSE= z2+?t&N|M~fJu43`DOZfIR7O=QhBM zaCbR>&)gVf#ld&i6*cvRxl3dTt%Z*_P?a|41T}aPiv7J^ugzW4P~W)@@UL6GJ;G*N zqI|4K$=u#e2~*h*@*J=|dYyg~P?Eh+v;BA43r&#=-cj>b?Q@;07Lz9#0hj0K9R9rx zx*i;|9N+b`EczVqf^g;VPQPFP>X824#X>%H69QC*_{oQ1>}>3tD>aSyNy2pM^=4>k z(-GZr=Q=#wH5}8#{g)Lf44mPlM5wzO<@lnTOo>i33Gq(Vw1@RAMI$ENOyT>1*_<}@rMdyLSK-bT96%|7)%$64?eaotc#-T z30_l}qwL(SX$(s)87JTb6n)csq~<H?{i({IYMC;x452+VHOtke}orxLldD1&YWh=0_V$_pmsg-1xcl#J~BDO$yM( zm#pn&LNY(vqsJTLu)Wq1Uq|onS)f08K|QU;c)wdCb2)KF3M5Fto5zblvOJ22?GcXP zO%Os(t|iu9O44~c!MGC!;W9eEM2?^!Ozq{wjqJWSJq<^Wbaxdz`Lvnn6R>AWIDR3R zzx*PR*yV$nZo6iTeZ35BCtn)230TJ7$QZhqBJY@7qsKhg5_IGDirJ)!mmtvW7x0SV zZ4ddfw@v&W&$fre^1!&|)%x{p`P<~h2nEkG1Vb8R+xdzKPTIx+Il>evLKM*h0ipK% z2zpEACUN}BtLCfE?r0Yu)@zq(Aw`gP6HnrY75(uPX(mFP?21W2sEaM)WA&+t$RPlR zFUU<1k4YP`pI9nNjI2q3KUtId*@G1-vrPd33L@oFhyaR~$XB2HVw(7!E{h@iaUu&t z#;XQJewb^6BtGVz&3l+@t}evdo@VFgk2p7$A8Mkah{!c4Et#z@g{s7I;g#CjeKm#(tnd#XfpD&);E72TL0b+M0rwWy> z6D_7C6e}3M60`oCM-;|jLk^)~HbMl!QX)?V-pAQ(0Ea|we$&TEtg}TPR5!X}a*a-} zFLFJp^DRJTj1&cCH28|;32M@W*8)!aM!)Q5Sy1&2;(5SyT7BUtbw0JB@!K6;R=-d|hB=58YD`CMgQNbE1 z8(F6OVnUKl{=vA1E5f!Rp1wGz!q6mPu1XP6YdT^07XR5sGmQMl$35g*7x3CW1w!5j zu#mf2?tfSU|FfF>8~nh*&c*l-@B;v?_>X1hf1ox0OYZ!?EFHxE1!HXLWNAkCmsP{x zK@jW!hlbx;^?!LgaI*YHL9ntDGO@F={6AqL`=gUjAU#mG*`*=5OVRoQfHawV7+wD_r#V*_cR-5i^ciaq&D#bVr z6E~Y{8=cFlXE9!#eL;sk8gR`V9Ca_0RxQ;R^S9ujX<}e{-(cXfD{dBKrYC{;P0wl0 zn_o=VJCb@pFHXUT3!6-m-4+<-Wnr3`I4GBXn11I!B3}{UB5Lr9x+8ljA!2@^=>*(9R~=3_!(Sxt)y+-r)m3udj9)1d-i*sf z-i^czl(qI7~ZT<;0%=z1CfEC~Xzy)w303bHl0GM?a zCaym(Rz?8smlfb5zy!ec0=BS z0{{SXFarR;zd^tN%K|_Jz*_;}KLEh`0IW%Vql7vB_zG|Udm7+AYgKCdure1RdlWfzWW zY7(IT<$IloZt;Q55Bam8qQmd?g2yigu^V*hOlv*aLLjN@Kr)yUn5eFl1lOv=Ly-+K zk4h*lX9XBEvXEzCW)tX*3UB=iZaAwvN9acJNMI4o60Qk1?HWv26KzI+18)`4G#w82 zcC>RD-e z!fB%z^)fcC>WX7okP zC0qzz%B!+q;MzuEHCKlf zj0D4wKLFp*Ylh5mmpelhBK&0>Z zj_UTOLZF|%sW}6PZlrFM@ujDI62jUUA#&MWYOj!|N*D;hJEklt+!J(_FM24wP2^YF~AGaHuR=vs0$Z@%p$U)njh}}Z6v|v;Dh73hR!=(R$Bymc zOcADB$8BAsgzfXGzL#p7%6!}jSDX}fMj$>k{oHBea_*G@d<7qFScxTPQcT;e?_0mG zb`Oaelhd17veuqQR=JQI?a3R~vWdb~Sut)9C)pzXULnq_ntqCdA*lnsgPSNPMHaVd zUAvjKPD51#ox`MHi1Rcg2*xyI;my*@9yQ4I0?3ENb$}_2&omKBf2EgR4SVK_stoyV zJsMAEtAF~GMy{fg%~h(0*p#8VDH^0%icTV5_Vz)|TG|K03+eFF*v$2*Ty*}n;o5+M z%qoJ!gH6ZFcG$(nkgq}K6GRzTZ>R4=!mK_i@|r}ryFA}>p!)^i!x>ShP5Ud-1N2cm zc2R-DOiABoid>@T%T~uQUFT014i_yFEMPDhCFxbFlkVWmpF%JI-{;|U_}wi{MB}EQ z1Y^NRpq?{WAejlKc@szB3Je!(y);-V@s_fM%vH=6%vsGF&0RuOC#VlHYK;s~xskk7NmfP=WbGjqI~{7`lWg3rWyvl1&vEr&(-c ze7cRhox81l$6gm!ezjYI&b!Rxg-i+m@HhOJc&iEJj`v)A=3Sw&UiOZU^+VL^=zt`3T{ru*s7(==Fd8UO{zbuytn zl>PqOZ2Z7|@w0i))B53o{kn_D=`jE1%B+6(CK`N;E0SM-F15kXw2E7y7)zkqVw_o= zhzPB6AQ&6{_P9%5h;xASp?`b)_oDdx+>HW;1&&kq)7WEAGu5TE;<}rM7;${xv?p!i z_^me_pkGnr1luK#t|K9KP-d+zfe>(xw2Mil5kAaf3fh=-3;kz! zDW{iOsA%z?4+RqVfJF<{XF_{92mBY;bK??zZ&ZOqgX&a0nW+2oat+_zfGQq6scU~f z2#>gkZVVlhZV^Unwql+}t>}iKeO4H=%xqoKGIZ93(!~scK*dZv zgN0t=?D;bnD_%J{dzPP3ZVkE@Gu-n{W$h|Hp_9hrwO`IG;bTeqk0ohjGIPwdL)7+} z>q%*0*KmEm<<%Q5q!`^p7HEfCq?JIX#rhFuo68M~KiH@6TfAW-Ef%SmSra=t-ZqH_ zt~3figJ14mdj>bUUAnv7hHXu9D%;OAq{CYKhe3{TU}43Mnlyf@W){&uf&7np2xs$V8txC5jJP!In`bJ8rScW-JxSGeJ$+ zkpJXd+{1WHkt&X;>VuJuoDeccY3TC^D%(hx!YVcGWWLGGOV%!TCzJGopqJG075MTD zr11lUJX>?%F~@jgWq9)AmF@jNbZ1U$>h{V0GEY=^N-=@GNCMu)mJys_Rx9jG9y*i= zMXQoI1rsc@Z9wTD$u@F;&`MXJ|? z-IDYgud-cnYbdf_ zD=L7bF7onDU|e8^Bv}u`A5Y1DK8u5YmAU?g+vVbPn+Mj!f-KM+Fzs3(I1{47Q#)JV zpSvDgU|DPwgtKy324V>kj=@Tw)8X0FBU@AgU^$-qI|RCo^B&9kNeSRIS2W(rR$EskDsL#n9LXm z^6{uwdLPo(B21{MzkL%?w)Y12ht**^=vJmU{Yb0-K6)2rA%t?KGLuL5cbUjII^!*= zA(GYxi2{!GR=f2{j+#VYiY|y_1L|F~1IZe;Y~r@pOY4N&H&?`b)u@coWMA?(*=HFq zzX^mJ5mtP%Ku^1l)gz-z#0xLs7J*5tz6r#SLVwyHKj$#YCdk-(H3svLTcixenfGaT z`bM}ulT6JHYG2^1=esnB^i+_>wn@^~FCjhR~iw4)enK3pn(@a28>CGJhJx$r*wnV_HIN_6Q4 z(7E@vGM~9X_2}xo4;~Ve*^-n^!s?@n%*y(nl1ptIt~oOe;?CvttB*^8&j{`k7YYbG z$^TFRyMRz01Oy7gPAUMW4GsF+X0{t`bT%q?nU>NWq3o}|{sb%j!R#lS-iW3u?Y6R1 zY?HN>ubn+*zKP;Aw zNRzbL0`mq`QlQ;Hl?cmlnKEvYKKd*Z#^ZH{j~p@D4?9lRTG}DksF8Qj?(pOnO};s^ zovPfiUDb54Yu#NUj_cl>|Kz13Dlc~7 zGww1AhN%aH$DBJ9>G(wYm99(4B4P+VnQZxR42cY$FKQdh>njtDytHLE4`O~a(aeu6 zvp!F`h7&d1`dqhX!vq98F06H3j#P=mmj*ZUDeTOt>?7S+96|O=1uH@w*bg^MbdSc_ z)DpWTcFTkkp+Io31{-2R4J#TZu-K>3lS8GBGo|=9eegYJUzoUEBOccV4zcRrs(|z} z5uW46H3Ij^Nvzpv?;^DDDrOnbx^`H*gl?VW4lFmG8Z$QoV&q&e9B`X{kg-n4eWk)L zEx~o0IvuyuGhc0JqETCa`rd;7eA}SCvDq%yVO&dtY}5I%4mxLgJYCgu%h-0x!B7pY z*4E(ku>O8)7^~hsv##7`aKI~}Hd@f}?Zd73Oj+>Y#7IkI19{>H|5p2tN_FEk`#s|_ zco?&1+Y!5wA8o2n*cDX6Wj8RnP*m6gr_%B%;SMNA0w;UA0g=vS1r(AZ;yyzLL%Ueh zW|t^v{XE5ldKttNXd$+_Cm`TkM=bSopScf+RkOiYs=lN7XigU>psH#VePd?xj!CgB_0 zcUhJ(i`FJFDUAbYVLNFv2RA5$DoaRu!}kI39KAl78UPjVO-70tgKkl$g%!cMCbHa~Q zE7|6a2GiIwHH^v4;7lws&`w{#3sN9udzskkwSuoqRxOl?etJ;*z_+@)ne@>FISyS( z4$UeuH_t)tqbSpwr!GfE;yIwO*9QpH4L-!E@z+}3P8=L^9!&I*KV}N>eDd`Obs_J4 zUa=0B>mW3LLMx&|mYKhf!WYPm!Rk$RR7;*JXWGYnrIZ+iCfso*okg3PPrB~Y@HF@T zYG>7MdBqeE>biYRongO*fgczGmm!V%6fMz*3600C#d%Q7TNKii?^V z-bGZk(c9CcYxRYtw~M3iRDi=8fMi0wdy^ z3_>Q6*Y{pBpA$V_n2eLP(~X^4yZrZst;w0zO8BJ+R`%g2DlB#r`h>URwn72bwd0U^ z#Mq5E@#$q>Y{kXfh^SINv zjxp{r_A!1Tb|JnYh9Qn2mLcXLt$iJREqy&|EowbWwM(r_jY|z`I;Xm)+NT2fJoy4f zoJPDx+&f&v_*eK>cvm?y*)uteS&ZKpvoEs{cy2^%W!gU$cjszv zbz9}|yrg^ye4a=afxpKupoa+2tQslU*4Ys^iKU2SnzAR%2@Ay}p$plPx)Qo_-pNo) zl*828tBIQ$xdw2+^<0l#j_wZ2OZ_Y&Kd>|dO*Dv+isleeY)>mQME^Wolv z{x9)Q!hy+mE0S*boIH6$gtHWalOBDMl1hmc;W%;#+$VT=<)y|QRx?+vB2{WUiz_Ee zu4OYsrE1ZGl;l{YpLcwBFBxy}yKhJN4c}9};v~ri7&@S(W z1x2XK;pCV~ZOT5MHezx`Jx|(9V7cz%;=jhIj?^)8brPV>^zG2L5(IKGW)7ve?*%iI zX6M{{tTtHoTYh(08Px_$xGo~+NxFh{M=sbl-}rKPoLFh5@oavaIoDE{lhEh4K=k&r z#fx2?`+SJqCv?HLbB~$giyWOG0miydE!+V=6uvfeCz*T~ zfN7$b1m2cJUUWVLZ$;zN&%u^_OW@Apl_cZ0KRjBWa4Q`^IlIS8w7v=wNQ6hk349Ll zo{tOkMXanfEoZZ`E*39v^H8x$&MqBd4O5M_nep~s*x}Ck-L)lWri|t$77D79LJ5MhP)!Gd6E*8Qr zg;&$-o@8?nS0ApaIs!s$e&Sq|Vp*Eik0S6#QdzIoSA=*Us|3>^0sMwwWkOK zuQwDO;_`3^4ahe@&Z1i6V#o@3v?kQ)$B262xe!HRy=IWPqPeZCK=f+QlOiIF!v?1h zo2TU9BHTwYKkZn)QdbBBHMG5IF^$9Ke{KnYFpaiGWc=ox#~8X(gjDLxyK=WOYr|VC zeES8Y>8#B0`V>UEUMOLRf2dDGzVkX$zUbofW?VBK-|c{V^EtlnQ!+{i)D(l?#gxQ( z39x-?zGlE6|tWYdwAlR?Jyfp%y(Fbso{1ywzDvIDckICs}BoX2Jm5g(z$wUF-^90l39vE||Exc-kXWF+=RHrN`IhImf zDz%1L#Zor;2Fy1tE%UZveRsgZWxf4Y>;DaUF?EI8zF9SvHFjBmAHs+x`YgaawzH45O*Ta$mt*3 zQUtp#GZ&w}GGb*AB`3+%0i^MaS8K22anfPU-s^g#CeKcJ_yz7^$j=wod7dx!SJS{X zH9zhX!}vXgpXZs5pJ86~%qtoA-umnc2eed~wz9*i1NDLim+hM^T9#++I?4LGM)B|b z8^o4igJcy<+oJHX7fhI_6(3&Z{h;?WLW^#gAu?k$R7k>>28^2(qGAxJShHJ6uNo7C zzEiKBxVZzFV1ES~0HfYnRy-A@%xsMe(nJczpTBtJwUOJ_+f&jw9^5 z=umOvg0flfg18yDBS_evuG3oIn)t21EWMZStDaUg6KMLHyv3h$H>n-gTI&Y>++H+; zAzMxF134EqEOTp{sp*oo)?=H^NU-nhHD%sKGui>l{5UweSV6!~QYom|Cw9D5uf&iV z+>!SCTze6Vud;KMH%?IJTa0y`r8$kG3ivbJoFQA!d!o~2@P-?m`Mk|Jq|I4=?x6rF$o17i>!eSNrIoeR3Q#f{gXWr(NV#1w5tJ_a6_ z@^gdvb<6^t+j#M-FMmdKM8u#=35Rurj}`qK21YT@O>wQ<7vM2ht@C5@c~oh;I)gb( z^YKmjz^CjIefsI*5SRMgl%Ln`DHxk^awzcN25C_-srUmmBjBGFuT9YMsfeF-3mF#B z)1~hk=AhTb%2=4C=glmeLb$n;l+v{JLWv$Kxh1k2x=MR$YevAdQpaVA7_OwN(>0|c zLnLc-b>uKuVyTLrEsPebcW8$OMryVe+(vn3?o-$2G>?xE2^ zF9L}ILPYlBjc&b2S1QUkn+#*Tr?OJ(f)#M@nYOvkMA#Dv!vu9ExS_T-B`_rDb-uKHgqs>*bF8_x>y8wtY1ebjY!`kj zEf&6sN?A0s{>aU&c**$n@Z9#?0Y??84O;?>5sfwkIy5aaEYrirfT)BTBO}s4R1@Dr z7DP=@Mno-V-V97JI<3Dp(aF@k&OIaoft5Q<*}>VUW@&69gj6&s^hLq)ruN;ps47qy zUwIW<R8A`X{RB;uA`6x808Qihmd`mQRUihN$7gy0_E~<}; zWl+ofW>F*4_3?%BDsE%qsi%gYnq@^?DS_fD_8tpnQZxP}6Dp-`0o~7;yhhp5e&?Dw zbcKk+{JCbrXbb9CQIxLi3Z5M!IqPanN)V3O1Vjv%A>*qJhf*H-%3qdrh~w?;0}%Dp z1JLdDn1Gqi(+j1nww#CQR+iYpmfP1B>qX>q+q9XDe$gL+rl!fY*K2x3_NP zo9p1#nL&wBpEU)e6JEuXG?JsmMc3}rjlXLH-w_ZL4UpsL#+rc%XWnC4I==3?mM?j! zVbSc|*^?7gjCu%N?OV^=Xfi5%lcMC-^=WPCU=jEHRKe5NWyopmYF|o$Z#Rze^Gkro zG6WcC=JkMwDC`~S0Hp&SyQtQVpo96e6=xAz968M{o?*yt-qO-%chr#1uBE(~eI;J^%eFWZzeI*&M z{@IPs+WOXMftIIWecam5JBAVcg>asPMN8G)?17`tQyvn94Dcf^?$nU+cU{ahz&84@ zODIm)1HTxHGR8QT;yJdXc%94)3)Q1Sgy3u2Q4~~1dUh-Vas8u_#fQ?sl_AGJb^I2%=xfQdE*qg4ZA=kDc6x`=xTGI$OC`fUGLZW4JV z%DRRh7zAxnNIvZrh79KGURc%8l}M>oN&{aG2?vC2WnGXoUP*F~b^_k{+%DX8o7?PA z>FkOiX6&j?yoyAU`870D3;1)?+2K4 zO0I-u95TLM(mxW!qZkuM$SsKtXF6(SzCVAq*Os}BUdfNm%FaUc8F2AQvL(#M9yHVH zGmr(dA{YrkoFzEM6`}1Uf>$F6%~xcsQ;=3qlNq@M-J=1UM~aBV%fl3eeULeT!R4sl zwl&h1&kU@!uh+jCMfFWKG2Zg)tuH(Jnk#ICaYbmrFd8zeaJo8UMF?wCN5Om`@a{O6 z;eyIZC&;w6C>N)tLZ!C2$Q~Z;sw&Ho#HJFl7;WSuvVMIMF$O)WzVyjQ|C@)1>wJE@ zsVs4&1!aY;7S)n!xM>s3;NW5tny1lz#B=D_ka%6SP^F%dzOpWq@nX|H+c-67VP-v91!31_*4O6W7Wbz;3u$Tt{JjVR=D8vpKkuY)w-`yCwM2Leo}E zQ`uFwsx=q+GnKZ2GSx0bVbYHzRfbU%nz585x=I^dfnZwY5iE1amD<|+=K8!!a(SD| z8rm9ixGiH>5mQeTU8qh-xdjE6@lz`tnpFBAV2xB>5U~2v1bkqyq~0E<2rRN5^bsknkZ?!=)t+0=h!Ri%T(k7xq-KBW75ocMvq8Tc|&&$_luw#b8?P!MR07BeSrXT4NO=@l+xqUESzB}wQt%CVLjOWKo+&k+wl#50Xh%0Ann*}erNRP#dIVyAVAuYS#lpLEfT>zi=lL6KtBoWH~6tkeVLj^ zzl@F};#@C825QvUg3?@haUK=Kf+XU@xcakA5o)kYshpzP>1ofh_Le)_i0iWpKM9 zew11PzJ@+f74rgk>Ze6%WVNXKzDwBtZ@#T9y;6AP{!7^YwYYb^5o#JZAe0ryQb?;{ z-JcY^w(vvP=zv;KmcnZVKn_EX){-5tkEyat@ff4O$22o!V|-w!(Uur9VMZ%>g9r*S zQD-+gd+Wca3fh%)n8pmC{X&8t4Cv-6MXY8w^%1CK@OMS>xCfauY;Q?*DgiPGHk4lk zvyikSE4mk>isvE@U`#f_tc}dQt4$d>`-md_D&wlor+J|FNejjCJ%8!g-}&P%GV6Ua zZ&dy8o^vuA8bgemAfNeHv5qc`F_PGHH#CN@CSS-8*}Uk}JlKw)sSvbwwRvT)($FSF z&T|)bUbhTdL(R-MXgwC}mpmQ;$z-O-gX# z)H8{QBUV`Mnu&dk_{yxy9759GDo!T$I6gy^dR4U)g)t1*ijM)lJ`RvZlzVAFolaQMIkW zC!Q%$(g^`89M#T@JGaFgs@ zEn@QQBIBc#40(<_nSOPs@i*cJ`u3U|noh5poq#^no?ns?vj~$n! zP?aSrO|x&^6$4_MnCt4l2u~9ge{cx>H2GQ9Mm*K1&=D*1y-B_7p4F% zX__xWOkz8sK;x^|(&chY_;sq|yH(_I?l--{>9j!OG^>Tw(@2^1MQ_gZ^MVR;=SM3Y zGztg1eAtf)b{yqveZ@RdOIOKAVl2@g8t`)!XKAoZQfyvyYw9$}iMvJ!`{&6|!yj<5 zcl#<$lgM>=d#;c?S!-zS`oRKHt*Cre{x z6W#DzMRN#d3Ra4YQ_^CIgRViHB{K>eL^jHMMH>3heJB1xGYjn{P9|twNP|OpM#iWG zIxS_2x1tD7GM+2H3WGE%zJFt7sE*QvS0B4YY`hA#yIUeRRG#rIZNLWV78~fD*t8ke zKwa4b?1OiVYOWfuzd@?EG3xrOAUWeWZ~^uzNx}G*Cc-H;mB2XVBy)39QYdv=s%2Rr z=14*u6Lpw5UzV&IEm&s;CHh_=xv43BQQVBO&_kj!#=Ig{1Gm^%As>8^;C4|I!rhJh+$ zR6SqUJ{_Rl7BY{;4^=271hZ>$tIx;mLBUY@Bqu4exww*C)*&yc$3~AlYsgyCse91$ zC*A2Sg=avm(Uq_wkJ5)I)1YNj7j$OIga8;$ACA-}P)Sq|*HFATslHXj>(@-0KNRU+ zh}G?Kn>8fWlNB{NVjS}#RxgmjZ%k2GX{m-yBYc;l4cXIsBzdH&UnIQ4U}-$>O`y~i ze99FWZE$yoHp6IMs-?bKS2b>g$3C5p#(y!o=lqr|Hz9CC{R?td17G1s)NUWr4H z{MLZmFl7BLoNH~7SiN2<#rgT_j3eD=q+7c>n%u0%mQ_C0xp!GZjd(bAM8mB9+f>Z3 zOB?oCF%9|B7bdT28O@yfT`3JGU#$EU5H315G&^6_;P!gqs5uXYoceFgyHaMtN2kh5 z30KkTDuZ3>Dyn|+5RzK&_#a=&It!#^7bUr5u17(@?HHt%%y)T-aN{=ZT=j|W9M4H+ z4svO36#9Y|Q5fx&N$Gp2NX$>(IW}t0lzeMK8LiG@DUr0WhviK^7={sy4He9*8K6VKGYP)ECx@f(sGhctLlX^b^Ext~Di6-!{6gzd1AGDJgkZkK=kZv$`dSJ&{!ruFax=GA(K%j-IDr*xRR*%qF=?ScE}NBU*Q zA7-y?eBCT4o50yTARa%@*?lvE?e)zM>|3^bfk^}?w}DCUKRIa|45CBXcTe`)r(D|N zcUtZ``X&Z*kgHwc#O_81=@^Ni=V*kW2-%6C>*+_l7)pF-twF|iPdo5}4wJ6I#C;*_ zoQnDZ=QR5nm>}7q5a{7^E8v$Eh+YR~&FnTjRLv5=kFI(>vOm)?GdSp>v3ihh*wKQ; zF6EL=u2ahXKwa{Y97eB=I7mM|R^4O^2gIWdpM$OashF>IHX3Km!?G(;KO^K+7DWGI z!1c1!d3%-Y*!$e9vv75UL2_6+P$!xzyCyvVqyKgXs2hK%W;3cH+GAE2ug8K#ue4t^ zS-hLtpN0n3y9h~rjJS+(>l&QO`w7335IhxJ)_cVaH>+$vh#VJp??69wd|Dvpu-ABl z+8YnoQJ4PP7h7n79}zX##``t0z0PK*k6dcJ+F|C&8Bdy-j#Ov#Y`b$pcE#w^uufz@ z3NOjNT(ZqKy|PiYYGn3eT=WL$kPyUO!lKYKA3f#E=x~yyGSCi!>*49gh2PxJdcWgm zL4LWWZ)=0*?;huoxg4gz(3TYF9XEDRqW`cL3 zZPb8zPQ%)ZgJNM|v31|*m-+C!L3nc~VSG;wct-*Ls*d@ez~%oCePm+gWd1MW!~d!3 zqwv2IAO2f)bxwdtG#v{kKth_6?KkUzmF-_y5C6n@U;)r2e)B9$?OX`ym|6Zs{PFjW z{|)Ei-_#!g5cGc#IQ}lK&dC11sN|_4`4<`q1Pv01 z(SmU6w=Pb3cAJ$ja*cUe`0>ft@!chUz#dmzl%v3%%(br0S9QEZETmUQOE)UID#JMr zUX;_lkixZ|`izcUr20|F8P z(T~%dfC?{bK!v^0$F_mdha&^YI}vI>;s^H-i1Q1JU3vQ#0`cguOmo=zMb78!kM7g> z!D$W!;Bkci6uSSHs+IqJsQyP*1nYl^SF!_G5S%Ok=EHB5a#jFm0U%<^3a}+$2PmHZ z(M@OiBW(^4RA>B6e*g%r1LVg!0OW?>FE)TyDH9_bpb{XS&I%B_WCKW=bN%K}Z~_<) z900xa-y8~n`ucBb1jlcobpRKMi-{Gm1(X480rVhtXimV6oUDMxzs1)9g6e-MvI80c z3=4km{AVWs$>KlICjL!c^UqE3FVrA_Qu{w{6LCPVevhmYgE%vQyYW}$5u5c6=6P)(H@ZgUSJ1Y+P@b7Qux2KzsH3^!O7lO+0;dwK|xfULB-U=1#r%W z=B6TlZ6yEN2=NXqCpcVXwlZlgJ7>6A*xhJtETPO=bYJHnHSZK-KRQ`EschpD`$qY2zlmpwm%^n zI~0h`^Lsy@%eS43?Kl>oGOms0?Km+b^4F%>)~}X}?WLTn%pp^H0-V)vUfvTkFfl}0E(IIxP z0!PunhOk-UJ=h>jSOPmDW|gv3p*pCFke}9KKOiCFVw>2|1U$qW)lT}5)tOA`jt^1k zlhxnz-IftlCHQv6UgG=hq5cC|UA(T9K}LBCtMn2<>vW-h4f&_eAPf2Kbtp2>)N~)Z z9RPH_UhhwLuUaS1VwgJ#ekj!$#_yrDwkPT?z>KRE{_ND+0$pk1xdcxvr=L z&++JVRE~`M&&HO#vKsf+F7ki2cB{5l8F3gbz4Ua++7wi*4X)1%m=^A=|8%Q{3ZzmD z6~?*!079kVvnUNp73C6-0f@@xit1Ky!Qi&&y+xAQy@DQE4&ou>RzY!2MAPA6ZvitI z7&H1Z;oQ0rV%&W^YvV_|4r6Obksc?t<6sG~=D1ZNO(D%uDjw$*5%gAcYg<$jSOxIfQ(9sQjqBo6C z)wA~FsghDBtu5}Q4XO5l*`q4krpK$ela-WuswI+DC+p<^;ZvnwJeevf^_ErUO!ab% z_NjWc(4#e6kWx=IgN-{`FD3?`C>PyRMJ-6ECrXD-oY*T9JfeVxL}%+}z1`oTvbn?l zyWNlv#=Q1sa@}n9yS5e@N=)CKw%einQdpHgZR$_;0WssY=9alWV(&ZO9Dm=g|C;Zw zrSOw&vosFgoSN-s#~r@xMFyxYcXu!9-Pb?9d+Aq~m2dz5TkSYGH6QkeuG(edki@`b z!K8rfDhZ`80WD(l>`o%8b$P`WVu)8Lc1}Z> zE31eXtsE9pgolfF(P|IJ;tEl=WrO*E=OVozoo4J`hj@9O_!UeU+gHO&WBUT8Q(lUU zfj^+(3SMp+!?2xBV0=OlZE7926DKXYf2Dft9$mImRo|oQ_~t8Mc}O{s4<(iMEK?F@IK7c)${k z)v3SOvaDi%v1JvybXAP zx1>I4GCYoo@C=^~#V|N;0!v~sZm_PBwS`l=@Qf*%&%%ikSQ78Cj>-j8h# z>&>=4@Zr(B&EGXr=yfOR|_?9 Y8SAfOvpzJE>LG~jK8TUB6^8f$< literal 0 HcmV?d00001 diff --git a/docs/ReleaseNotes.pdf b/docs/ReleaseNotes.pdf new file mode 100644 index 0000000000000000000000000000000000000000..5dfa1d0028ada51aa77ecffae5d8847e12b355b2 GIT binary patch literal 50367 zcmc$_Wmp~CvM!9fyEAbO6L)7~f#B}$?(V^z1P_`30fIXO2=4A~!QGvYWNlgN?!C`B z_j~Sr?)=d`y1S}Ijq&!Vo?Trpl>$iO4GR+oG6GfY>kk=$1;7ljH?l%T;O7UbcsiH@ z#SC2xZS2i~3WnyU&H&ce%Su35LpyU?FN-%S>U01>L1Y9|JCol!zpnm8`L_~K%-+?` z1;7TBu{3ek2C)4y0bt?!W5@Grr~4NxzXblp%4`2lrmt51a6rk_+1}O3*wp#eOK}eu zNo5y97t`0aq%sG96AQ`v9m6RBSk$dsw64;YF)+9$Qh{oXApiF`up@r zSlYOlIsqkYUZ)3SYHV*}3Y0aqGk387@NjUj|I%`HaWXZuMMm(*9QM_AUXn;WZYIAZ zJ?&c&u*xqhTHv~?s@99^T}d!AqZqNFt-&y5U`)_TtlEBj7(N*kt?n-q6|+!qq&8y2 ziPug0cr!!~W@i0l&@3NE>U$Mtp8N3g{w%-sp>tC*PE=|ct&T1zO%)F^YpG1h2sW1AItEV-RpJmJH0xj?=0Z9bQoblYq`%%hot5rXEU zu;Y*I67|@!Gkv9Mb`Rg=iLUUVhb$gih!Gs-P_l3#?0Rj7h{U5Y&^}~iaN8?yL2IVq z56z$w;R7j}hf`^7jVVvj>b`^BpiiZe*~NTR1PtT#%X_zRhy-rVY}A#?;?N4kqz=+o zlnTQLIN&Cl-ce^9t%cyDJExk|SF-u7(Zj+HfE{#lawn$0H#({7Pf($F@o2Q*@jbzA zfQ@O-3NcEl!=Hn7K*~qsA;1Xy31Kj)Ch`U^v3|ypa)?9PENZhwu8gMM6@p5%yM<0v zuLoJ9SeiBNe6H&op$b&vU?Jw5<#00tO^YiWueg$&M*Ce2G@ zgQ-gvMp35q><0IV7J5n;M$V5GAU1p+<$at98Tj#Udeb-P~lpo(DtqaI|H@?!6)F5b&+ZJ<= zE1&L4L=Av3tb$a*uB1jio>+M*JI8oFGT>lQ7$%|#q$iu)hWc1#)UBybGu5Y$g8;wG z$!>uUkF4MwE+&!27@7v^)c59~or{h3+U*xMzBwn%Z^wtR5Wt7o#PWSlQMr%4rkYp` z)dN9Jz)eeuvqLV)Difzjo5L)dHf@%}LQZu$#LEZ~3Rh@2VKEeO+!;xI6A_tZsv0^J zj4mwgD9=M?7L@iAf)dd>Ds#{~-OSNNoDNiytEe_5+(3X8hX%hHdY@>GKyMT#+Aow4 zDi4EtiQNGPK+nP^2!WOe#|Q&N8iqj6#0LXjVi|DO^ht#VHiWva!izV}9Y)8Law(OH zC1xRp(Ky&eZ9=I-zPaaD@hT8Z50AxYD)L7q1X~9!fP@mak!ulJ5oE5WC_(aCJoX20yS`HK8A{7(@~;CqUIEz@4Ev$kUCj1$_Yq!|+JR zaI>0YH|Q`k8{C;<0BLgtQLQ!_unnLoJ31(M3~`at&Eg=9Bx>g+E zBCGh5as}EAe>wrdYf$9veh>r=h#egnTOb%S4)Tp$2&z59%ZCQi>3c_cKfpH9wajDi zX#8zh?Z+J8RwM`Sc%DhBY(yF#S&3xcm{@;iVS8!;(pn2*xZ0&n!yC4C8j0{9(!8u* zwm&OQQP7D5MYxH)sI8OhPNurCsFLyah$i4c-el81u$A-KXc4I3tBtlA7~H^s&#R_ zgvX=|U>03^zQ6WCfEwqyWiuN)%`u9Wo6+82Wu#+6`hnLK!2>^#Ueq4od)!ii=_jg& z=gM4!OweIelFaadoCg`Hb}XLVjKhKT+}M$>FD;~GLq^BwZKz^T-v@p@ zu{6T(Nnrf}WvxR&F3hoNlv}(-B`_`)HL1en0v)VjEvqH>V|_%T;ge`tJfahpMb~me zmGRcQGsH?VOJ6(&N=ZhQw2if1y!ecE#6du-{?S*zWTFQd(hklORoGAnu2zlWn0U_i0oLnu3eyBTY<2 zmO(0IRQGte^O*ojCUy&)VQ3cm$ZAO=o|;94e@V+2(FB?5d9-0(Dc%pv_J<?l(w)l}lg*;>Qgx7>dxrg{IKf#l)iR%_j0a;!#$W}f>>`lQ}J`0fN zht#25tpqQcA~OW6H({1G86h`*OT78JPqVq|SMf^y}E}4X$DrgalH9eMN zZ>5!xMP4-}?h_(|GQ^~~)xZLikT3*K%s5hwQBAK!9SI4EnB2yON3UnbLXLv6GQg%H zovHe*LW_$9^<0Hc-m(K2-l14WFd72un?OzPK8DCeBRCx7oSgPVEU|QTWW>3`=IL1u zAIaDc`^L+}E_WUl1O=yg&J(9K6J6!7;jK_;`Q}Zk&zPAwfTm@ryq3Iyq2fzE`4HB{ zxj~DAfr7?(Lt;)&NEh_G@Gagkz{53BM2w+|0W1bTWq}o>vPN{g5xFNZcN}$IU(FV8 zGT1T>P2xK0^cScCaFROlxpow|&ZOKWSQNA*kUa>j^+bj?z#cvU7fo2)zN?rSp;$<< zkgg(&I!#k{EZER!*kt_?Plm&b^&Cn91QQqN28BH?yoI@Gyn;Rikn#;k1VbL;R>odW zq_(k$Jcn}wQTtjjq320iV{4UTT<~j$343qg|2!Ch6txTs6@c<=7;mXcTqTL&$ z5GXO#(Nc$bYsF$!xaL?DH8aNjBb ztus8&D?2NK(`+Va{K|$Dtg?rY0DYklLw=3o$w1~qJ2asuxG6CK6RX3e%K~DDlqLN6XsBVj-d&b`DIWK2n z+r<0(5afTMRT35)tc52P9c{_VXUvBaW2#UDB0&}=9^|gF3=ibEc-9;v3CxUoyrHG! z=M|&#itbrK4qN?lcXYSQ%tA>9P^G+P>zB$U|OLS zFr=mPW5fIHiwOYM4YKG z&rksZlM?*^i@Dboiw@30vSf0%hneIZ%^ZWZnr^ZQp_4}&HCH{$y-kHIVMD8NK9>%O zKCf`H-v6fF!ayHml83;8O#FNknnMYl=P9&+p4C|?e9fUjxV}s_eVttWChKl;haKaz&4H=s z-Ab-(AxhHq3L^~LRjBmD* zO^)HD<+E#S-EymV6!Axz7OyJp5Nk@BkLr~Fh5%&q5=~cIhB7Cy@Z_QG-N2(6YsMv+ zZ{M92Lj-^o(2`?Wyd!fDn1#YjeQxJrdkMdE@4I0wnO7gcV-{xrVq)!3lco#1?P|u3 z1D5ZIQ6%s1tq7JCvi3cdcNf+@E61*sP&DG0(Mo>fdg$Q3h+8})ovc^NS1i8uOxH0R zs^|(mY<_x&lOp(;>X{4Px83Uasv?lnAU=2=$sDJTIYeXVi|>USqb7!{w?vF6nMgUH z?~Sr8{X{4c*#CTnhqk=Y>IAk5@2AiOM%ENQ<7Mx)BrbgP==iFv%gzuW4}Vq1zJinfT+l0Xd8xSqa{^XkA;AFeW-mF1uxFe4PkXFQ&eI; z^RC>v9<|$gyVu&BgCA$QkM4bx3h?aPI(su5L_zN04P)0g2pBaN$8Waqks&$)YBOYyy*^SIS$o!GPk7l?v`H=KNmmEM^RF z*?tJg46iOEkXyuh*9>wN>HP#U(IYp#^B4j=7WZwW%9}B5;Wt$fop{8<6dJB6XPG)ETZ-W}8x&~d?Gl`z1o(F0e1>NXCR~MtjHVw><_Hu$uuQ~4({^uZv6DEh z*M6cGjair=1>{--Nh{LhVQL;=kn#FR=SY75Jx5b6QB07jK85Qjm~jR&N7xlV`q4hg zc)Xo*i1ofjf()cE-i`kjdZ7}OLPoA3XR;;yg`j~W%mS^g*Pv67Sdf=>$qw%$%#e7)X_wrRb1fTC5a6=e+UuK zToj!nWOp?w$)HGgT$xTtyGp2xe->q6lf`L`AF8+_n$exd=s3>!pi$eE&mUaSzWns# z)WS%V2FW`nytZD$EQpSUyDE}@Pf&oCa1&faC`zbtA$9%G>7wh?_vhRFZGD`CxgOiO zCA*xqUes=Lm$(7|=zT0ER2Y96bbZnonIShSx^!BJ$Ld_R0Pgmq;&XO;2Bm*$jLbPH zzVF3Hk1gJKsvOupU%4zPmRK68WcDZ{f6f4aq|sJfp*3c(T+^Jyr&KWkA$)C#M%CVH zT+OZO^4VVedFhf(pSpf4Hha6%Re8~l!IF2pd?$W>cUH#t)vFG7Uv%!E{WHto5l!fQ z&2B?`7|*eD+!*_s9nF|qe)T0e*+Z^1_9(8zcrr_ucu`w157A;!@@|v#cGID@L?O_e zv%;*?uEUqLRb18s@v=?XwOsASxXEx)SYP+Tk1}#@Q_7ff;$rio0S_`KJ|jilBMRKZ z0d!_6Kn2xX(07V{Vw@TYA`FDGz6}2%DpN%n|p}&-ZfAFWD3}Z7-5-*>`pg&OERp<-Z%u zZptmCf=^>0XEcxJ4*H=ncc^V_Au=?ED=cQ@x^uSOn!(3R&e?uLd)aG_;d_u5w?^?D zbo$)0FQ3<|P+oPCXQk9M1J9Rl%J6cQv|++KXK?lC)bA$&LQw#C+mSL3W_ z9!!Vb0Tr5N*VK4Ua@mNAIJwbBS7eR0{D3OgHo)96br2s~zJ7bC*}@HCB?c6AV8Qo_ zA1n`ENOS49Gg|#f-j!NSTLz)Ht~a%r5O#T_3a7|!n%hvpRN*n3KiYY>B^WhAX~?#x z&T7PdkgF)lb51e8gANKhnBiDD`8fi{hXGSeFoOcgrofRejIGLsz^J7H51}fH1o1M* zpU~0Ntbtu}!yT^J>*YE5=>_s^8ht;fmCSg4#s$ht%L;$LET!O*#m>o5%x+4OX!o`Ga>gJ-Ai6Fl zK$@pxz7U1!;*Kq_lK%PlJ{ak~T9K=6d3Ch)&Te>m&87IF`um=A>gh-jFS*^I|IN|1 zH2=ecnd)bG($L)di+{42f}eCQfC93cC4isOEmom zry_ZEd3C@ z%^Hmf#V^x2i|#-?Z5w;Gu8w|~v)6TSQ=$}qR~0`WwH%ijPCpWz0K9y*+hweG&vhm> z0NPEP&&fb%HX>&|0P1t!71EAhkPzo6-%XUhWZWQzE+0kQubzn%QdBx4SnztR!@EpI zemZ`SJpo}{m;g5u`Dt+6JBw3~gb&w%#Mu0Gq;5>2pDU|lEy&%NetdatSh2d%SLMHI zABJ0hdmZN?e{9K~)oI1048Me|z28$E0Taf z0aFKR!Zx-r*;N{y#y3aH25%(7UruW#EK4Mq6eL&spmB^g5I+#4+Ef_6Gx4!^fSgs~ zRH(p4EVZ~|Y@oOk*6m)nYbP=p4#|lv#g9vVQ)&X`s#D)RGdqeOueXQaJp{E*dYj+e z2<0C7j-Gc#;Zixg3-R;mknyKJGo}i(lpV1UR~=PTA$Z-qwyZY?*pzxIjfTUh`2*EM zo>Z!3o5eTCO{lg|l@z}K{@}oQY@p)@K`OgvMJ`Hi>LeWwOeIyc}U3G3i zP4Ih%d))^m@3@Aj z|K#*BKGd;W-Xr1l(=>CB{DMnBi*g5E}T4+>src( zwP#nsL7#mSd>w8HNt?X*(B*_{Vsp4=+Wk~k89YlquLXMsH)o=bd@|@hj6)uKgW}Q5 z@9iB^w!nIM8-lx1rQN&Q%;EU)%eBwugs%$l_=u9ko`OlILNItfCvRL*Cw$<7DgjyL zNMb|OCPBZ*${@pv3dg6L$ogIY^;D{+s6?YVjT=#$O=qf-qqDo?%SR7INj0U;K`;0l zWyzRccm?n4Y5l9!QDB#jWF2t(VDQEmee5h1%+7Ci`P4^<@5~3{voYlJaPNV$Rae-c{3){f@?zAi z2d5%eCW#b>0@<44ZDZyl5G$Tz(J)Ve7Hsl;#}uPC6`EcMpDOK=9GfC7776++N!WE! zT7Uw7Jy@4Bs#!|2r(dnrJ=z-On92DNDyeD~gbih)%;{PZLF@aXDGIgy1n_cg2>}dQ zhB)0;S)b|)w1*%9LvZ*nq84Lg#c0WZiTj*Di#$P%AeoY2n6mzT;YwmYH*R=0O0_9h z+dNk8*b;oY{f31EqyDP5nML^vahO7!Tst`H$d*PC!_JUV3gUhl`GNbAJv>J)PgA}N zr&FK1D)gzC&u1PkP&7{_vn$`tlMPj3Ut?yec*NrDM;FxxSo!#ojj9Je#rN6|Az!gM zezBlwzwB@Ns_8bK2}q(juq#aC)>Oxv;@6yQ(RVnstCycy=gYknJaDPVfJl#pxE+w% ztfdK+T$x;9JNX(HqwFR_+YY;`kwo>!&v1UNtdx9``IX)l=^L-3G6`xu}u$&P-S zyhaaR9&63IMpu^)ZvXl$Y`3;hd1Lctr%PVuU7VW$fE2#iNq0Nc3<=So3ZJi`-sy^{gByWmZe%T9ERRy)Rab`rhPryB`xi&j7flYqAc)c_B z5=LJeN9@WUtDTBIN!0xDfMD;~->Hc7-nm(}ez2BoFW9smm7i8qf{z=nWrr%~0o4__ zT0CPtdURE7$h##7T!|gvSDRW4%1jY>5VH7^(fh_|L4K^ZTYkS6HAOI2u;KMXT{f@4 z>;f!~`@E^3*7$+Z=AF7;?~KbyqmPvZGUW@{4A;k&Doe##M(-5z$?}ky z1l5mE>^^kzYkY}unVWod(nc9%bWn#!&H5rSNR8g)TiOqQ zqCVrTgH7}xp8r0)Kss9PuZ!noUo6k>+i@?oZ?;)X$o(HorC|lcPqZM=#!f zg{Id{>R6?IZVu1mPm@sEz1PA)-zXMO#1#5c?Cta-HH1z-xTiFkk8+7INxJBreLm^# zer_gQ)zh!9r%hIjMlB3u&K6)8SS6^D-N`-`diVU=0p$yC)l6EuBL3dTU-64Y{P0tt{G~Zr@rITirvj=Om|9Y6nc-&Mbo=*%WN(a z#)=ImOrkO_NMgI={CD3*o|L9o+9^0Pt{YLG4A0w;jQ3`_6zY}^&5g&^d?BN_S{*Ca zFVHPhS_3U6Ix$qo?;avuu*??fIbAF}>PbYVoJx^Fw!QcBh)U%P?QCrn+2aZ2mS;*G zZ`oQ!G^+92z)&Afk@;2M=|#WQKCL$O$}@>7o_SNa?5kf|TrKMYt@>?KbH*8U7?;Vn z)unb>Fa!BOiVF`kb@%DId*T~~mU@#dfAgiCfREq>tp@Sx^t-UolNA|$R8j-oXdXf$ zLR$m9(dzjjcQZN1OFGv0;}dhC?9HjEtDn#$R9>@w$Un*R191Hvj_9`6VECh0{mYFi zd8W|6*`v7fE1w|1A357(0|k9lZ)HmB!bh8I1-m9!&@>oZdGoG}Rf*;EwTt3xT7}w< zTUYV?uP51-0b|uiuh6v{Wq z4^^s{o!nqC>@2z`$r9PCkDw{84+>&WXPBO!kZ&aaHglmD0Erv3r_{K?_bw4U2 zp5~Pw-h2cvH@!EvIb0tpthYb4Dy#RV0r`ar?)t3`m#e3c`p@@$(iiesvK(l7yYVHw z{~f6-rPN}xzOulsAa20k@oTVbp4xmi*F(yB)oomwjVNR&Q1= zmZu@NCKZy%*rbnUBj>N*BmTIGo-MHVt2=}`betpEcDm`P-P4W>c_XT`;fn2iK)5t` z%B-V)Rug>1suDe;Dw{;QMqMWGV3$dd9h%{`s(O`v`+SY0^5#TWeERwEI#2xTMVZlk z{a^-{!?F^=_@0*Qh<}q$Q^ZF0%fn{z2ky;^Vf8Ot$RzSi6H4j) z-AJBKj|go8&V7f@o|#}&R=x+u1)Q*YB={6}1<<8RlSZGg&#A#VU_dCz5kL&E^#iGW zB9&NL=g$Hr@D(PXKg%6Ux z(SJ(@gp6TlU$3wfIooBacIdE6D10-12qtTDZiO=R0+Eoer~kVw?(gMQf3J}HRX_Ik z;;i2_UjL|G1B$)_%Go>F8rlHGL;x&*uITzz$M)YU85;tanK+nPcsT#8`m4U}FRFj5 zfCDPK8oB%`@B3W`2UNE-d94ZKVB-KvnOd4#xBysKxn4`tZ0wzs9Sn_4|5VzK1~4BVHzz={5HwM^{}Y>yA%CH^xa|7PZ2z5I z_m@lx9o$+}|F*^30RI#;(Xzp|W_@QB|C^>FUuM5wCuANDV@9EuPxM~JdQLDz`&@al zGD&?f$L~)Uy)oCFaLBd@caN>%u0iR(AqPhDvlWMhXs=T1S$*I)AUHA*!VL(ef#%hD zr6zCk!i(9k-t5NVj6VKe$OQWkG$(b5Hq53+NakLvkIaXWV``M{8mpZ zeW`DAPd&la@kKV@6Z1DkJ^dw(P*n%y)x*^%WfI875QT&Lb=bz#DyZWnNEL#HwsnJ& zcX6jE8zZJ*K4y6ZS$Tmnb#9t^f=7o>7{2) zkaDeA|AOj4CnWxjgZ!5CR{?Y%&_-+sT2Q+{0?n6eP<&+{4^2os&&g=^;Hu;j-clHp z#IwES>nZrWs|&*5hxh4hPBz{&YRne&8srxG1diMIlpL;K<$w}Q?fV#S0 z7cm`f^dtL75#cwftR$y<4iXx1_3Ks3qE;9~iF_ZlSZ67y-dGd!6pIoo@aZ_~Boknu zc^Z*<9!57#DdvqCn>@IlZM9{uv_yR3yME6+PC@=gpF_!ZKu<*w)I0l0QaP7%!ivMN zg~+*oD!3^{sUF+vd~JSn)AqSz^vE~DflcGkEQ(0g9S10D-gwbuV{xy z#KNpq^<~a6^sH^|!}JfCh)3EEL3M%$NogyC^WwaB<6?f4Utx84iFZT9{Vr&M9v;Du^GYkRR-rs;WHgG}f z^1Il&OQX6AAmb0hA*kB>!|w|hZaBXGn*M4kIb9D;-&|36mF)!8OZlW|0SE2sY7p(S|OudYt6rFr+Mf1ek>c-d&h!Z z`_1|&cKCJ>1%y={zkbBV!6W=MY2?&PrdDx|VF#0K9?RSI@i3)L>(6|sg6TNROA9fO zbrimVXEN)@!7QzQS;bG@ndsN|(aNfIS&sg0R~gEdv4T23y+k~Q14^zmG;17*Ds)Tv zeTlWhno;}DUal~Rgks0<*^af*J|5t=`MLkn&=ZW_(D`sIyC85cp-qzXv2gvklTRrd zvx>GGWEg9&WGlY!nNrulK&3SrLTRtYR z;HpJNTT7t%AWgi8r6885di|kE=ca`qd|UGSDqTRj_^A3ss++ve)eiH7XT^55x) zJ`8)mJ~tdbJ`@KTbLx$s$wbsP=569Q8%aAGJpVB~Ah-6LsH5roBd17Yca-j~{O>v=T4GFJ%`PjQbJoNBbeh z^VhI?V~gY*vVG^Lfknurow`r-`yfYuld+G(Y9D2?7!;N~M1!V>O*%s2K{FX`zS<&rw9vr?gf>_*nqHi)rnQSdN zVCZqh8MtF}Gk4xzG)hNkikZ4Js$BdikrTDviy${kulq7`>?zn>^JNEsU8VNx5fpvs}m{?~kW`bM^1j`e+9(*(WQlm$z+)epi^7OWMHqZL0-@bcmR0_t4d7UKY{G4F# zcYS?QpM-6WID-h|QSvr@bO{0SY~86K*DU!0)FwY?`r!jVyd%OsYn%%Yvxk_MCsDID ziG|zPIp2#b{j}}^KWGGj%QeBp9|!!|vZO9g+bZdOuzRlQvV19?D?G-rx~vbZP3zqf zt3>@oh?4J>SWD~%xp8LIhB3cpZ8axTn;>~=8aJ_$xV99J)hi36ECQxkagv-w6BEJ%eC*CeZ zWV#OyFX=RGhHhE)aUeY&FE1yt)P3(Xq;?|tn6$hpSs-j;>64OQZX8aCFe*aiJbSk% z+A&9E;Vh&jMe;+&qGUTlOMZbEbpmxr^V6N3k6@hsmQIX}zVqtm+wH8w!n{?J>zQKJ z#?$n7#=rb3x{|V{3!3D=!h0yl8eh15;po*pa&&pHwR9!$?($XGmE0gan>ZP{ZmOk) zeHfxH;)Bf(#WsrlCZ|$u4v)6G zHNmC)RXBmg6YsvHMn@(--&v2t{WMY<0?{AdE{b0qCIkwWr!)0hRJz4URI7q^Z*kl# zU&o*rx54XbfZ z4@g1me^YJ#rP{ZZR;(*e=zC)vYdxd><-qmgI@Z4Zex0^;x!$u4^HY)q?`J;*R@Imk zF&ywS?C4AGyb^zrt+xj+Cu^>*aeiV~v}MY;$)i2_*4LM_{X2_oksGqDi_>)b-NzZ? zJG>JbxS)GmxPW(cA(6X@l8|1{8tz}_7rsr-I^AXM}?kvjxQcFXV>tZ@XgPc z6(75s1J)alI|DzO>Flsd;tC`$VV}8P;eXag)(b1pqg-j)y&(W164t6-bScX3`Wnn^ zUN-us0_*BHUmm@^`DE&jE*K@eB+h&_d+aYDu7H~NGq!QD<$cg`*}>ynXiM^z$0Ap2 z5Lx99RTE`?n3o|du%QBV-pHF*p4~dHHhLf7N;i?c(*z4+Hkv2*gMOBp7LZH`qZo#pI7__7{`S&e6xy79R-8tKJ}XKr zLqn9ugIkVW6j8v z9p(K1?WQWT+H`~fI>Yvyzl!ovxW$)zC*)7{z~OjzZ*+rS{z4?6i#7W-=$Pm-a@8Ai zk8iBB`rUKnEQhU2bQ+OqxTD82g>vxIPYJ89DJd(~IGfh&vY2g#;kCPyL%~+Y?d_T#zEvLh@HIiff zA^9p|D6JH!dxbSwo8-W++tQaD8O-TBB;KPd{@UC2 zq1wJfI2#xrrCGy^c|0^HyYVk@;3&XEwvFW(a&>b~6JI={DYIQk0bU&FhD6a^I7T$X zwm$EBwLR%R$$c)jZLzz%y}KRC+jjP+As5iMBDwN*h9f{Xiwo2gCm3O^ICQ%U%(^_i9ZRkC#L{;lZT+4e=2DnDTpRrKdWFgd zGZ!)hEicrY{PD)}wPAM0m$2Bm>ihaWNFW$?p&N}RI^`f4fbyr~UvKSnFOYt#dM5ui zDe{Y*_m?Eaze|d|<~RP56#2!|`-{>q3g17{8Y)h%roZzma)!3A`3M%EsG+mzZwVDk zTT^EWR%SU<_t&kGy{(}gP~7g78fR%|{+b7|6R~r){KxSx4Unm`v6H2Pi@g(o%EA0f6EyraBLH?*pt6gptr~!x`M0>} zZzkg#4o+^suf71R%!HMG^>x-HB-{ABwdF1~JC-#5h zB;sWGnqdA%eEaX>-5(6n7C1Hi+~@#g@?{HFlN z#mfDsg~I-q0LRJk=Y{g00vsFL-vitq@$hc}j+2w)*Fs@_4REgjyms@yER=sqtpB3A z|Gy)t|6ir1v;3yd1OE?j(|=p~`*Yzxe*301z4V5ZV z9H&I@J2_pgrq=5G_T+)O|Kt6`Sj%dQ-!!Lwo8J|ENb8=F#yq;l_{0Y+(RAcDX9368;EIH3}iR9|50n=MXy;tczxKddn@%+k9pZ7Va zb&3)c^#TgGJ+X>-!N%lbk;~|g4mg3kK73KDRglus>P@7by`0b@T5xsx?k+=9Yoau6 zN6Mn#2^MAPTqRQJ6$q>`|=!S7k5OoswwKOpPD0INTmXxYGx z1rB|7&f~1aw&LC>{#mVS(M4+jqvUX&qq3Kn%+1+2=JoA>kfnS^l9O_hNV_sR76Y;w zEeB2N=yTcQ=(UH!&>-je3l23p^0sjE;)bEDyp2guV$EXMm!!aZQ=nGm*WltDSlL$F z%+&Cdz4!f8bP=u*6E@9Q5zx}G{w{0`07BsquefEkXPT)6WxnC&J6 zl_7cQn*EY8pH+n<6HFq~yBOXPvxX6ux%#xOudb!g+AL>Kf=mrLs>%o^Z#u{6bCQEy zDzLUd)pWs7;hbjT?CV;r1{p#C+PLO%a8bKdArx8{b97NVffd@aKSa0EUFU(i^r={m zq%3h9c$VRpiKISF4qhCM(A3<75o!%l4KFUd5;6Jw4kW{&$aT#RL^<$gm``II_7B;c=2owawq6O zv8ezs4Fx(&E+}8^Uc?P^)+f$0Y1m#@fecrd;H@obkCaZVhysjKtX8}9LN8@qy(jRQ zZolT_{AR_$E}w`+snt?+#E(IS{`cvH?_m(x{ z9d;{IbDoFxvK13(!ydFM6ARrfmmfUdJ>Vb4(0aJ0u)83A@LiX~&+urwQ5+~mY!2WvedR)?SZ#2JN_cBxvrT_f*f|Y?RN2HaxpB?%jl+G!*Tn3c7|rxs*UFS{Ry)ICn@X^IEJxgBZvO z?PL(!yTUCUL?vOSUhj}&v>$=+dFx||rJDDx%HjPIj4Ts8W3M#zy<$kL$vjLiELQmH zjaQnw9~c(8c6%^0#4Nunr7JTC6-owtT(}gYFbJmf{=0?)?2lNjkLa$vk2wqITuINo zm5jorN(8X%S6x}V>P@2 zVMrC`&ht6;F6oMCxaTA{yyM&ofdPNm%EGHtwlFt+Ukqi-VkWaZRq~z2qr@Kn>%8&V zZ4Y8jO=M>t8xR@8m;dtc9hWeJaW3r6MHgnm{u^aT5!kyzd~y+!UWXr6%sAGUtkl`Y zsaY5_Fgp`LQy^LzWui^J@k9RFdZ|=F=))KEq=_zAYtP2rEO& z^InPd_|Srvl*^Ndxg(L(F7y>zJtYX*htE8hm1cLE=39v$sq}_|`Zg-&?6nI+;Tqdz zPy(Uw&v{7?d1lJ~4M&%a50$+l)#SKjLumNm&w9(<%woYW+SBiyq+pA;@H@LS6d^Fc ze6dKhr0%Mc(8DPo0u9nR1)3Nw?ct*@NT0<;}vR!?1 zT?+Ce5s4j0rR}hy@ccZ*O5F&&?<|>d4#LLX1Ed*iV&%4v!0g+>E(xR(f^B88#h41F zhQ@_^Ha=58*J;%+TqR6FZ&A-Y2Ke zMX@m6%CnK6$UYU^GxT_(KBk1N1~M4Mgsl)1lAW{&%}-hw-LZktovXY^$Uqi+^Z-aL z&rte^YAbBD3+i)#eA0R5yR{%Zq8+u(wB4NH>WCrYC+H#g0!@pN#CajbE@d0s`m?O9 zpAztqNd2(yygu9RRilQ(rJAfelQfp%Z+F071LP-lv?%X#qOb$gPbXTpBge|7h8gJd zWF3L1-BB>S-xzRG;1QIhbQDA>XUYCQ;@$!}jwM;x6f-k3Gc#Fe$wG^nnVFfHEtV{> zm}N0Dv&GD^m>IV1J9qA#dGF2sXZM}mqf=eki4hsm)upb;FCk7=>c|8_K3A^P^lHnM z&d2xUfki-HE!W_a=jmxU;EVWK!-kP<<_b#@!Czd^&%$|aJ-p7FVk=5X)0c|vJ zqXB6O?}CHL*Wg~#Bn2$X{V;LRmP?VArU=tBQ%j@kimg$~rzDlr6E(UxJd|KUh8OKH z^^#seV1=3?&?7?v<&}6CvmJ|>o>X#Sq=Xvy#+QF7Tz@rb^9^vf=ZFC z8bvKv+IZyS2^48oKzS09FfY4h30%LS_Qzw7mJn(AGMQXfZBDi^mnZ$J%$bWAbt0+F z6qf!?@EFk%YR~b*2&y?AlZ^mJ1G9ApbC7A7LW!^Bvw_8T2g!tC^M{BqP~qs$(nF|T z5ppl>8o8JScE7{LH<38j;HaEWpF~$ibwV;%G>mw`!QfO;z*oz8~WB zl!T#qk`p*JSTwj3a76_Ih2SV7A_VBeIW*>jrt7r?{PdzZok-|%r1*fvpCqh9>LF+Q*=9m^S8$MQ-`W#`mtHpT~TxqE2!2ezI zn>zKbGQl{nNaQ7}P9zj`?1UW#zf|usG6nZ$K%lUGq(3+rR04Fq!5NL2k{mYFEPVpc z&59Y+AXs6NA`%%5e~SfICt!8Dhbj9yYeopd=es2gf0W)kDZuJ#?%9xAvs5I-&oK>_4aR>4aUJrU!oWYA&6E+IY$pu%>u%i{48 ziXLif3CFi$9~3mS>T+86W@2s#?k_Fa@&)iUf{dqu=oAJtXU07#srlRb8_4d+=mlWA zAHzc^$R$#NtqkElqI!marV)M*7Nn#z4xy212aQ}3}ysbv@Q=J7*J`CGA4`g`aQc?;SnTVz=CVP4RxCuUF0mSrO zpm@Y6o$asF>yi$;{7P)S$V@^sAd(?1=q=|Ei;^C{t0~FB0EE)7 z)|b;hz|6>oRYUwqvUdiLCm!yU;G<2m80dRK>cnRW#9>xJEqTghYDya_<@hh2&KA+( zI+()#7-59ltdi3pP$xrL@<(e^2L+4%XYQ3|I}IY?Ap~%WTuOIJym+`2nAJ_e$dX)Q zz*!$W3gICG{LY&j&b=i_k5d7Q)5Qb{ML6hExdzak@=^!l4~efWZ@)mkO=+3O+$b$l zCGZn2oo1@D3Z(i|`x{G=7pbFX5+S!`erIF|?f!WNeMMKZO*G?A;4hDX*Qk-nvb?#H z$=3T|+yp$@nSQdv5pt4-HY5!OjOCnBKyx>O=zmCpX&L?HXN?vdODIeXlMz+`1Ec4s zPIy06IdR}(v>Rs&jF8`J(}`t@;F*tokK~R_!AMKawiNUr!+)@Sq!fB_vZU3Er%hM` znh^tzpt|tcY%-()*M`IxO8B@Lm{2244vsr@E}Mv_R;9e0rX1>}LMkH>;;%r2q~AI| z3xk2S?F4zpAAM2w8*}DHZxk=r*60^LY znv{tp&~l$LAX4m_X5-uyI5xoPD={SVV}7K;Fg!tgyZyBMLJkq_K@Vpg~y zdkmjBCzBxiJ`xdfgU|Q#orBkRWh?n7I|CD$6DM%`c}h~#3?C+!I=9@cyDp~C0L7p$zvD*$JfMH4o`{DHc;xa{HAYQ3-Ut-|7&nY69pr{N+vSz15nD#h+ za4(1=W0fPMoXUW0$2z>9U*IKGXuMS{BdcRBPK4oc?Y+e$_Sc0 z8O6de{p9roq#?sa)Wu4!6Nq6W5#548o}oxr6{(|uXxnhPOMcO z?;r^sa2I}b(=v}5Jz2J4hCRZhg%Yw!pdykAkH-op#c6k8r?jU>O=j1Vt14eF^xaRL ztOCx|$thM3oxym32b>@u8e*Hf9GD%PB}@YdfSZ+wPni;=S!GY~1s4+|tIVOO7SI=b2C2(s3^pE+q21rc~*^-h`S& zp9*C<#kIg=gcoGnw#4XN$@V-Db~bbS`Yy5ic38g^M%NBEoQv^W*H1J0#z}Otz)LP8 zs*(hwz`2SSY$Q!_3a)-lIlm6C?qp1_d$;y^m|UoOBZ-|PWpDs3pgD_%&%GFIeHX-x zR2HyJiAh6Sf!bKjLfK8ss*)M@jU4OWOVicT&9-Hj?AgwHtXlEZS{z$}-$mXIV8z|$ z6VKpT>y4LxYcsUnzeB2oPp_?BT0@SsUr!ERdJJZcf0HI~c;TI>Z#x^s34$z=TpONNPmNA}Fsj>SfaNT#D94#p zClW*8pA+(3ARq{KuKDz%r9R!_E#51a;_5QoE4#xA^K=w zXkX7t2K^j2K3K8qgurXopvoVWlfQddu+thf!qz{lcinM-^OZ0^sP>ga`CKs4nW7Onf1lwh ztmnhg^jCVXi&Rr5E#TRqiR01sIzd&zrw}FxSp;IrX(>W8IUN2Dj9b*wT)8uax_`no^-qehomC& z<#SscMASL>ZeVtY=ID{CFv(JcuArOM-+z>o*|Wcvrn|cCrKO)<#dto^lhn6IwQk$L>=J*_adCB8dx#o+V3H&_%?DkrDR`+zC{P9@xjRAbxyN`(maE%<> z;oR#tA)E?)gv;vY%(=Y$vlTp^pLObN7=5tQk7O9yUz|}Q86ua(YHd4t9RqYY8!=PH zS3>XWWD5yUc--3L%sTBy{jD+0I@j^@U+WJV&Ed{tr{1hV*_U&adw4a2Pn>c+biw)7 z3;ihBArQjw`P#Ni@#3l?A3-jCbCC)6dj&ND0={z`Z8XT4S`2i z0aI^mu3VhO^&PIkSie>8c~pBPLhOB}oCDVcYHpLehEh_F1&`;1TXf%@9#@MWoy$fC zk>$L3zn<=7Fc$NGrT#u;{1vjAc&1LGb^s1I#qK=kLBi2@MJe~BIA$BJxWdJWa4ZIO z{(9UWnX6Z*%IxYCWW-#BC@y0hR0&+g-52K*nviKC-uWW+t;zB1zkf(oSl zXT*6Wd64v(n~yjjBWYoacQcslefA_DAEOFGAalI~l+ z7ORKkZU&)e$aA#`5l*$lpF!PRB{;kBIG{>2acN#FA` zvnr#0$TP>HQyr*h5y$qn9-B6-e@;vEiaK|5&jsrnsX)PBzT zz;S(6!$WrY>{$EqHoQfBZNIPd#f8L?2KIShnrUl)XYJH>v&?Az+0-E>k?`?IUChUs z-ZGEr)kR)xk@Di)(Z4%x){Q}@f{}wTwFEBGb9^5-68zj@xn_xNj6nd}H#V}q_8DCj zaorH#Dq6hKc}~CHTtIt2I7C<0u!I}7dqwS;w5=VLD^)e0p)*r6DFst1--vA^t62w? zk0HiKt$hzfP{$_!N=9@hC?=j-L5$r>9UG||mb5^$b7E0g(SeH;0< zqRI72T=0Q?gL?mCn*+P{^|EksXV&r(UHwNJXZ|`y%~t_UcRotz{l#Req4<;1qcLN1 zN{9X0>I2hlGswp_r11SU7||_$(hc&M?zQfZwbYj&75R@h`p*1x>owmHS9T=M-B0gI zxnXU>aLfHO%Ef3~1xg&jRE?mx2hLA0RyX$4CT%vXajYm;v)aS)ma7m0pUcmy()3;} zO_IXB5?f|A5^*{|ecQyAGkO7x&GJ@TjlZ*i>KU8y5mYCq>M?=gG__9-un6I(@cjoB z#-o0|1LZk~+BL^Y7F9Me+PP;_N7ok$FN86g!L4V=f*`kcwXaV}Z$Y-3XN-(hFv76~ z`A@{92~GPltv7DNk82y4f)yrTA_r_l)!3h^vHiI7^Fi z5nbHBduniZMJR5M%aj^(UmR~7kvU^ru$-EBUD%5ybLR8+u7)uQ(xf{)k35kDYXpcM zuu@x%+%(7UnLX9CTbWLjRTv!$$q}UG3)yk$e7&c>%&qY1mXK!eX=1m(V0g0ilrbrE zkxSjlSSuLq4>0V25KYe=oRLk_EaK9a;Pb(^X3S$y!DgK=F>yZLt@|;TVs(#u^bI}q z7*#zdaIBZGFFB??+E=7K>ozHyO=?cwC9p0&HQjj{`fmrMOb>b*tLM|b9<5fF_8Ct) zI$ApcC`@?7xNq6*oeDM>-F{5T+KO8gXAZ(VMF$o+`{28{ z(09Ueze$~$eVfL2_F9-xZoFyD(GDfF-)>Q>Eot~BsLj_A<2n}d1~%-@+ey;WkR>RI z#Cc5{AkJ}JG_nfY~>R*S5Uvu;LWqEo5<}hLd>uThgdQBF6N=F!77?FIA5=y`IB<=9MXt?ut^raPGITQ`=i&xCG$vt#;!dltH@bi4gQw_^O@1EU%UE?!JSwjK^^ zbp4Co{kp@53%_TU1o;xH=Zn+%``H~H!le;YuT4`Fk8S9NzV?1cwwfHXr&nv+{Ik6j ztc&UF5cQmv{!8kS8ZEEY+S%vjo)2?_CgQTCCg94tY!&O1EDepvjOp8hV9yWRk%f#( zxTZ+~O5kBn@Eg~<4aPm}G6cR-{R?0!Zo6y>k|FzLc^12F>2xpa7WeKU#uwC%ny6xe zi1QQ=uCCQ0Y)`S| zP{VqDfgPvgsr3-MnJA+(*^rAxi6Z~3i2ec+&NC4(LZB%Z5L5RR@CB_dufAwn^R@O+ z8@5M3?r8LfV#UyPBQT=!m6wVV@Q{bBa}qi}#2~A>g4m)XEz9eNjgj=lWTV^rqe$(N zvtc>(fsM5?sOQmiU4@qCuuQx9W~;XvB${u_Q_;s34Q$iJtq9LQa!gMi?~5aQ+z37l z0Zov4ao1H`VhSr-$5EUn&gS=R9drw1$kt3KCf}-9?-QD`jykl^M&6g zVRS~8Y1mnRvRC^MQ}-i_H72jAZl`zCe(QNzJKPbUFfNy$JfuA45)$xr@P&uTf{hl3?n-Bmyd;y$M>u&A^k8r-7uNc!WX2;&m_l# z8!>fpzo!19`eMPoiAfB4OqG%nkD9g@Z$fh+a#|g$YDc~zGKRFi_6gU$c`LFz|>c1f-S0WF;F>S6^eonpGc z(ZL5^{?-<{Q{yNV99=ec?Vrcr-6;*#)p@f>7;jq~G%(cEJ+n!MHV1Rc0>*qO1hi4U zs0xh6NyqX>MG%GbH(r*ub180<@54`Nskku3RDYRI7Vuq>GJ~GL>+ocjglz9`9+tv1 zQEEV#yLlnM4778sEw0R$Q!PKbC{QXdAcEzK;TE5o^>gr{Xq zNT7O&C|qbX?eI-iF5bx?NWSzZIsQqXxe8J-Zu<`X6jKQy_cNk*5Nmv^RKVwCDP{yg zb3=}6AZDai);$Q+qEqQ8XB%6J87X_VoVa@%syD@pC8qPrPfE zY;*&mmS!!|y-r&O22NV9Z%+JW>^rTV`*qS>U;K{qDk~>*BjuiY`Z66J73c0Qh$r@{ zlg*SiTDW`k5hJ|@d9AdSoRRets3h^9lu+3njhIRE*lNdMp`d9G(A@>Y2cP>fH@tga z*63DD9IF^ltproL7DC*!opkV+)UNnbKk%E_RuT?#ItE{QIhH49DJ|dbJnkE^l0KTu z!y8+(*UhFJc_&}GWmpTA)R0#b5N>!APve!a$`-ZCKlRR$4T)tR7+N}O;xIWvh>0*FyyQ^kjtrn$RPmv# zb;1J|QtOlIIi`t|hUh3{-lM{aW17Y~zpXQtpjEUZC1Mkj4o@wa+=Gek+6oBvbn3R7qsScWBPWHL;eMZKm|Kmu&-Gjs zLvl*AYd{@KxfNUUGI8oMDkm}4eYxr~h|Ipah)L#;$p*K7JRK-)?>ZgnP%m;}j4X9% z%`4`q&tNGYJB>&f=tN~RWYjvo+^U~s(phkEmb4Akm27U_rX6(Ue8jB0;4hHllfN0g zW15P}x;m8cy|{?Yxv?5H*5V5%#}v!zONdN}`0^4%*?c7@m$Ok7^zn*ZKO3yI-BMt< z(_P4{0_+B60sH&Y{1LC?c+qL7!ws&VN@ri&M2<$~oA6u`@^=164aS758HE@UfqI-^ zk2FH}v-?;9mAUKt$^Mney)=i^U2GmDOgRU{^ULV(S*|6o z3|p}x!IZW}m}vD)8CNAqkJ~MuOtBm=Ku>HUSLr->*|Mm`gvLVv>-^L9y|Cbox|9^w9{@N*oorvWh zyN3WGWdFa|J%r_t$mIWp5Ut-m{ojXZaROF||9gm*r7hmD^DBeUd#>OF)_n1?HaZya zow;pWs|wwcWfuYny`(wxrvjD&l?=wmQ|^OR3n`M;J+Kq(K|j^q>;3%15>) z{r9UaP)rnYJTEiegNK4h`vX>nC|=GcG?xyz_13jTh?Lifg>K$X+)=xL4(=17Vcw`C zd)_kxWlJMkdr`p#?Vnk*m7>}o+p=7nOOlsL$)*UE4;sqUF_{=uR~azswM0kHaUe@u zGv}HM*1{$XDL5;4v#!m^FUK$l@OLK2k277f8<|<9kz!3^_9|FS{02TQXBkUxus6~I z_YC3nDtC?sMvB$Z`DfPHO1Gl*S%3~QpI9K3A-s!f-Qf5{&AXGu7U*=_7q^NZ1)~_! z8rMrHn`-H8wA58*gP8LY{s^$s?l*JC;oS6qZ}roWrx~nB11$HlE3GuZORO1fm6ry$ zHbcVXDqQatEL5hR*)@kdl!g~l5D=3lShkRllnZC^qY&|1)T2$X+gGkK{e+{3#se-HA-wLsEH0w1fD zl(5j_3MiUAN^_P$FV9|;7<~gqOpIIp(Fckt9_n^x7e}L-0ct$9HDNj+s)fY}uRFSS zpr9pZdq!O<#woU3lIUh!6iOg4I5u!2NzAh=^o3V$d+9YIU$L!1B z;C~limW;2H;M*y8%m;m<@}K6`uL47{4HHr-F+s7)ho!4llapmIs%IJ*QaRH8nTj>X znP5MKV!RJZ`9Xrrtci!)5#7s8?Mlt~5Wda1~4P` zUR!|+qmEMyhSwh&DfiLHvX2Pl8pcR>D^i(Mu7B$8;%tIk`U(c5P)%@v_qw2p9gkP; z;M39LXNTJbCz7n_haepX1gB&%05RnX*8(IM_~bpC=pTby8UpVSh;c#IPAe}Kr<9*O z1K@krtV(}j^btEo+0g%SqLX3#S=SEtVjrIl4W81+J0Zx*E4}di8f%GKjgp8N?Nmf* zgXG>=m!{=V7;eVAVWRufb6@3Ai(fHw2%U6=QAy;4Iy&UywovBA56m!$2Z#NZv}=2` zh@4HR57q`CP#@e%B@t5Es-rN_(CDF!x-}1cx~Kgwjlf|@el!{|OlXGd5K-_UQwwQ1 zaRGtx(Kk^%g9lcFG)P-y#;lF+lShjvUt^Pl;!)xhk_~4{Q^}&m6Vs@}t{)(mq=%EJ z&&!X0O!!6^$2^YZgk)#-wS!i)D@jI92(YaV2NAe?m3Rfj2T4$t^e$n2Q?N^|U3+2sH&~slv^DV5?|pG;tjDu+OP8Ny5XS zeP-lFJJwM`(ql>@LOd+F4U$;3hG3KwLOte6wflR|-9&}B%mzkK(v(=I-4;Y>qj|X8 zQvA@@b`I;ogh*m~uwHTENFlNK!+25Cf!!!X=|ReNG*Vp|8@&Or(2$botTY_2Ml=2y z{u@A}Bz+oEs9}W)YNv@5)6>{?@L`A$>Q>WyTY>GYV+)f^m|Q}RP7N6EQ)RdjYV^7+l}n9QU90`K1!NHGP+Oz;@}bNC5Cw-BO!*b3T?+Io=$n%w*^ogLW*fMnnqgn2L2P&d z@v6xIO|#Si#KaAYY=}5?zuvq%Wjr`+nHBFkT|0uMhSO@2KQqK^p?-||u;@gD49x8a z_YzBLE_xpsRW79|Doy!UHOb!Q2d-cS2ub~1M2Ff#N;gu7I7<>S#D;vYnEKRjXS?xx z3d$^l7T~wCETf`~?lChOOLoXG)hbUwMLY(kjw7W{NsGby<_`T1Y~QJF47fjYNaVMt zSsD|Isg#U9eEcXo!l1qzL=7PsHv$dH&rphTU8n(wr1lS)Kd+> zB++hWaS2HfqEBC*C@TD@__%+z7k8(Ewfci>bKS`cSxKs6VhQPUUeGioEXg(Kdu&jp zSkX`f>ESK1s0ZX2l!(cRWfz1MZz}8p2z;=jH8cVZxFP6Z#)xbv3AwnOX(YtZTZ2NH z^JYU@^fLBYZHi}PWEl3qCWRyqY$E)hCua!vpmSu!i#bku=82r_%xs zTHXjehI-;_P1j042np@1S9|4UAqud8THvv{uVwnFjuVV z8?-oQG33eZ9xglI{DLJ0KV>XKK0lAZ&avtaUMr7P+9*V(b z^%!;DDj>!9*uiz;CTM;c;+2t3tDMJ$olGC8XllgL^3b#DGo2?!;A^w>i3(ATMRF9v zIV2han4>fVi1Z^l9Y`2*NV1Vg4KMknE&?W7x@u!!8O*?lvns%Aj0^K%owO@zk0jaC z(d`Z6Gc@01FknhF;@L*BNyi(_9Udq_Xg+08gobWGGixR&gs^E;@|Fh3JW$S4YxKmS zT&s`6JABN)@~FqrNQ+s0HffcQ2JFajGOOuFvAklB~sj<6N(Kdvthu+8=#0j^vhWV z9A)Q-0xkaF);K8G4b=mRCHBL{Bqh9U|6#B zdWq9~6J#o`kD^)GIF&kL(;(3r7ZDeJh%6pm+NPBmwjm14%wClDvvJ~NecqD<({|hg z8(y*$3N@a>c-=+`Pt32Nj+W$3l9pR<*HAo`>(DBCmtWKyNLz+lfc+F)JDr|=zksr6 zEE(YwmV?IYH`f&+Is&&f4)DB`3S^PP-3~QVYr<;BLpm;Cye7N~RuUj~;GHcY4m){K zy{IBKWuJl4-E4Y1{PpoUz5JlJDl`G16?5t&|C#*3(m+NV9V^ zS8iFKwba?+)99VAOD z(Cj1~)?DG9s*t@6X&J{{DJ@e)wx{;HRF$I>t|n14j|vy*DWhk7g>C~G2pzR|Xz=Xe zfmO*A$~ue(Gp05xBUcm8*aqy8ha*^+(ez^3FJS99q96v$77xU<&oM5FM=wa07s#-H z(>`LTB|VkvPYRzFqBlA^J!*@(#ZHq?qy*v}m=>%U5ueF%u2wi2qIBzfBDZe}Lh2NI zLuCRfQ(_K+D*a+*NoyZZOWR6ZAOaLZb>p+`CQmJ-)RFCs*zJM$eR)HQ=eL4a12dbm^Pf5Z1RA_tY<7;01h8Y zJ(8qRO_s1lohFqY2ly~cUb@ska|P3W>t< zPa<|IZ}GvdWB2K$OQ@)D;6R^#F5&n$n9qH1&&tRQ&T6(xFp>*WnFp2eU!F}QHH@ep z!{dPsb@x{(_jKR{e3p@R3r&$j=gw%7XQZ0M>AzGIl-RO?PR_f-)q)W!AB$Pe#VAim zPffEmXZB^14mWwo%W5IFLi;z3&d`_c>KlL!naXrK*A#mW(^b`GreIt6|i|(T5y44kDn-4Y;!CQz4oYKJ-c8* zws%FgA56fron9A){WoeYQGDC4ho1eiwx1O7d&zR;sbn!mtrvyE3kgQQv$)FcqXXvHwTF_)OdcP)o9L8ZVL)6tLD%r~fTGHgI;&~z;~wmK4YAA?~=eIKpm6Ab`sj~j}$$`4E+p7K?$`J+v)!LvZs#S(T4Xn4lx&J zSb;Rz#C3Qud2zU4BcE`00$v;zFgpSDfDz2Y=PARWdxxs;y9Br5OPKw7+zY9@b?H20 zZ0$#v;JK@q{zw@Dh_5nj#Y_42Ox2G##3`r*eLRekqI3m0wVG+Yvp=_VT~=qkoQbfZ zt8?8m*J4#2;|E)56?TkeP1_I}DDRU|BVp+oHV?7JS2MR3A8F4#h6;O(sz~fzkj708 zD=~xJm_6IV`rOGnpqM8uBXC8-fU*wT)6@G8-=W8N}5<>>rI2)ik^F|}LzyW)*Rv=~&HpFTzd$r!$Trb^Y8F6)D`FM1AD{(x}x+c+^ zpG-CwvtCq1Dn^A#42(w}yJCsDHpbRsE$a8#U!PD00M=2gxB1-rBynQ#S<4Ppy?G2% zLN+jNbnxK&@bUU#WvOJ^M#l4H>2x#;@M@=#DK0mCyzAfd(RSd|fO6C#YP?!?tF}*5 zYm_d&Z7{DK1Lw>*X2C46%C;t)8*i*{v3A0}2gmkoV?gEcI)B5Io@%zZ)icn3QV*U0 zc^%Xv^7nU^bWnG*AK_3Sk%2y|bEbA&fz7?=5}y!}80~v|xN!u*tFaN5)s_ovPR$<}9bbFX0-*`s+Izblu?K4(6sx^2(>X)gc^e?9Sz9LlRCWa0cUIKQ zl;5mXA5+JZ+ib;-X}z>oc&jA&Gt$zi^!y>kShmtC?xLyTakgP@eCZ9w#c4w8P#)WA zA7dRP^4L>aR`^>dE-rGxAoa)lrf(T%ME;44Ka*SfRwdx#T5kif5t9$T_jQd}Y|`R= zqeIRJzz(>hUww0k#XS(rIW5w=r(8W>T6;TsxyqhTGbv9jnr#B|L2I7kYeuzCnVMXs z+#udi!`GMS{CLwr{>s>bD(k?RSu%KGwt1JwQf$Zn4>@;*^KTZDEcuvP3ZhuPpI<#{Ti(fpEK zt5ek08f#zw#MmHb1nsSfrSii2rsb|&_48}7t8r}6le$Of=U2X(CGe!)V*L7(5mp_E z(~_fysp%gAa_2%8xYSV8^m(o^W0GoYTWiMKz8u~Z3 zxc?;kF;b^pbo3KaZC=;8xxM70h8O+%I9-U{^I?2h#=&#l*6?*=C%fg7ThXwRhC17)mkm}*MVaMtO^0jw`PBY7B%A(=?jC~G zS3E^wo#Oa~f+48Z?4A1?w#C4w!Z~s%%}qM)(UAvoqsv!n!>m~m`#bLYbnT!X`*`g> zvUYf+Kdw%88F3$X89ND#XdPxLtCMvtw-gq#?Pm8`3Dn&NT047nHx8HeFdUaX#hkA| z-^=W?w-a8TTZbQfxOZ-6Kg_$jm(E`VsJJx~a)A&M`@wzmY#?$xBbfuJ4q>u^KQ`njj*>4dP=N-}vZ zq*~~>d-$Rv&y=Z_Suig@_loWH{?XMo_j1+z9l6gqBmKk^q2;y+8y2acvHW*HW?WEuOpVt?iBH+9Ky#w=x{Lu z1y3gyK~gQ8=HtUAwsU@&m@4x)zg8PL(N)#{T2!h4E3)CMwo`NQ{1WM}oJZ4RiQy`! zon7e_6GJ$Ix3*lXHr$%1<1U!(IyuAp)pc_AxsPOvc^>L?hv~W;-zl1Dxp6+GAh3g? zS?C;=fT2|#j8A0Vix@H!!@Sr(d52CAU1Mz-L~TLulzrV9nP(!Hw4=V}qpi2$6s0ld zPy6K4(+tp{;I68e@mVj&W>pozwpnCNthH>Fhtkd(6b@An(j?P|BB)&UlSa?{Paoa^sM{KlwlK8Z3f)!JH7 zXP?I0PF%|zC(m!L0;LBN=7SVI~cOVxXinaO579?nd!}Pj59DigiM9+6g%h&Ey$$?sp4>j$nmVL=1T~1N!3pDYe3DvR zD`b1x=zCp6Vfv|$4Vvo3!_5%@^BX)1EjwTe%9&)mISW2Q4gi1C(SJ1O*uDl`3XPM< z&K*2gSYR^Lyl3P;7`mJtc|;`}v|~)D!x)$IWr#T#>Yb-0rS z`+_IldsnlaZ{Zfc3(U^<>1rPeZtD5C!Z5ws<12M53&V_HUwZZmy#*j32~zBb5_JV( z%FT*QBp=>DL}Ew2n-Z-KiMtSOHu>Wl*m(Bzp*P5=(;d*V^V4HExDG=8TJfYMp>pdd zGQ{FF?u3S)LYzGQdFOzKcnkvG7A=rnly7g{O&?>wl;>snzW8|0-af^wgIxBe+Dsvj z<)@#a41=bh;Yp^Q4cQjVxCnOMbIR;<9BXK$pA%axoR7>Hz1Kc&-;WV}&%8OH9wUJA z57Y_L-P~a^Il1xQ&QHJm)&7!hczk@FbnbEX$)um~P>ak5%X#@69ZxyymsAt#314n# zKRjj7L+I$3X{SPlt8aUEcJxv_KUTQ=%)bi-*oLYjw|pu-Jcx?9lH&HArrqF&91nPz zlNs@RHPC#<-K}awV1J%%^s0FA$xx|djF+$#bmSXV@(s;`?eSWA1v;<3=B%ATdA!|F z+>RAA@ogi8y1qehnzHg=Y&=HU!Q4p+{|U-Ko6|DKm`@-U=hEZqKd&2JXI!`NHdF>I zKa`06-p&F0V(s_6PekMSliFPdMBR_n`+?Geg^CyQ*tfv@PXRj5yR^P@7S5;|&~X7d zj{`@*z~+EU8jyMRqA6z4OX=+1l0Gk)@1u2%AHzGO`zj% z;Ie`*PMK&yIYZgpr0B`PFA7ESO_F_x7bH)F+birZYL6g<#}eMJGq+ic5cm_r`#{O^cMzY!#VNcF$OA>riy z8wiF2fGGJzKluk}>3;(D{KX;R{5uE+(E2}dNPa(D{x4eoWeNb|o9S=!FDxP|CPoXO zzL@@kJ30Pk1xX_SNy^;Go&MuLNGnGAHcr2!2EeTTAoD2MD%+R?Fj>Y#tiLn5; z;L#*v`GuzWtWEUWbAC(qJLgXs|H+j-!k^k?w z8aW3eV+X+OQ2jXyH4)=yV^ebgjKrPlgORO)F(5o?E*Prm!_LH^YB zpThqo#c$L8=6wAZ{r|J?adC71lYzqm;Nkqm_~PVb{tJP_#m)4W>oK#kbN}7-{vCny z2iS}2k2-&FZ+`J^*ol5MBm(rSP4v4t0Mug4Ld5#pu>Ue`e+Re8JJ=dI8yY)My}bj; z0GR_B0yzNL0yzQ>6Cfv`N+2R2RY2MS$Ow>P0b&AT2I2tBqlkmCK7g$D|Dch%t&J#v zI8PK)!S=h(ubf|XSpYTI0hFNsljB$2KYRXl<^)`)I5;?eAHUN8bQ(K5 z$M5`K?|+T)k6M5dE-rvw0J*=8KWqJJ{VUA@DF3sJn~m*v`tKwCl8%Xp4N&qc_4o6y zG5(bO5BYw*`<42o`=2F$o`25+K#sp_{ac=Y%)p;xvaQ|J{|0|{buo) zaQ>s!FSUQS_?`2IT!0$?G7bNP<^gQW2|#82&FsJ2_s<#nx1xW3Yw+>?hb<#mSXqC4 zQ2$~+zsTSvRmJeEbYvaK}p#1(PWv>#>zL-j3Zpt zVzI8~ZQl@z+M}bF z4RmhFlO2L#elIz8q)|^$p0XCsvMB>SQT1?fn z&tKZbztbWYm0_0DND&cUczj1w%pG|K|5E7y{omet{k{nQ`Tg=g1GE5FLRKyS!_mgn z$&8tZg^P*v_pTs+&EXF(NUtQZr+3!#R{C~KwUG=uX#b?On;@KzxuOA|2%U4E3Vc?7G}HMB4cV&D@a>eac~dz5(w-8Ot}iriwgou>QVoJ&B^#6D+l z?;CK}S?)!A*FW4%IiZDsh;Tjt3#-qSV=Hbvd9ro&hyg7h0XEnfS8~|pLgpc%SM3m^^YWU?C)2+@WFLt|H4IYNh1Z^ic4fF7GD z-8+UC_jkd?FdG(jz`AX$P%szDx!~j%A(&nSih55kWxxvR<-hL8rW|J8_bj3Vl}v(M zMEV^`g{POe^)-FaKgUC%cuN>`Bvo(wnD+b9~K#XuO?H4Rp96UcAf`#!_3zF*jKdSc$^b&dpI?(d#_ zlamDRlNGXVd{y@4pgslaGIjlc{pxVnL(E8Uf{~D!dtn=m7^rr796~fj1R)Z4&K4xZ z)F46(wxW*|fi=Md(t|`wjK>T^;?*h4CQ33Ogl0e|N;>cX&VaA)N%jLsA29_B9>ir> zFEOwJY8F8U7%eLAS zabY)BpMBgmFZ2#}p$LruM3mTA5L+J|*1QD6F5oL9N@0O*GOCMLSPIrmkl--IT&Nnb2=DhGb0%PW9%)g! zV979JChQu#!iSDfm=IPynr&&S51HVzNT$6`8_>l;pZg-e!r3Dz5lt9#Azl(P5tSGw7kKK7gMt()HXVwa80^28I2yPCW3)7Ydy+%su_Uen&2i|s23v+{3dh7`P zq>sD}qZXwG`w1x;?pUwn9GB?>dmgq0l9*bE8Y1R%M+k&kjG6x@qzXIgZR2W?8stmb z>JRh=s94CS@}Y-7sClSk9gJHJNXXjqv4VJ;q_yQ(=n;92*CA z;B3S?&@O#tUH)$Dy~&$5-VmLEqsXfMu=eat$P0dumpEp3_@S1$;FmmRVp^ki_}_^u zLtQqC?D)0(7lBntZ2ZcQID6(gz@VBF@VeC0_MksFy-VHQZ=uz9=&HyNveFF6*&+;~_0n&5rTpOJXB#QS*l zP`9(-&I1IA*5Q3`yn*h!WWw%yO!}TT0ml|bALORW#&b3PThIehZ>S#ZHo^n!wrpSi z1=DKCVeksFYd1&V+SE@^#Jev1FwZU7K8a0+K8Y=xzQIj`4dlf^JHgdRH=r|-7uwa> z2QI!%Pt0t;(=fT7z%aRPkubSlgpKzu)@syCqTbH#-mu94%uDXYJx|E&(6uneE`mOh zYRpS9H?T``w;%T$ZDSYcZg7{%i=l2Ikt zI(O{|IX$#tgImgdlbcN22N&t*><=J15-%w0LN5_p3m2|^wwp2=`VScE!Y2WZ$en?% zNbkV!fo>q{x9u<+y~usOJ)U9j1`nWkVlT++_w68p-H>6FTOxhFz07?%TcjJK7qDJY zZZHBLUeE=^_{OVoW1e+D2)#m}+_pjR5TO52=E!*zAmhWVh0Ni7K8KY2Rg#)>H{s>+^BtMqb898B}PV82-IZ; zTre&|I>MJPKzjB-6pg+^2$PcLLv|YYm0)hdd!yEG#i2W`qoJdM=_^b#|E@oj>+s?K zD(;-4BW<2XA8TXVwkOWUw(Vr&jh*bqwz;wGWMkX5ZTn`wzpHoOd(Qpqp8NbUXQrO& zs_LrKJ=1gg(~mWWF?a@`uNP9tRod!xQ?2)o-w}9y5}<&i`?X11KU50#=U~%gZ&#)G zp%0~Vk+yL6kM}Dar5twD9F!pQ|Ck32=Kr1p&-laVwLcFJ559UC>5p6G522o*VQ{A( zU%uymktT^FCiLDd%Im5`d?siCvOP>Yv}63^8Ja34nvyjCvs=mUK@f~rogvHLcjYm% z0A%^1T~&Fzvt5;#U-2+Due@d$ALWLVnfV|@^YS7;lVkUWa1=P)2Stm4NRN@+kF)(1 zGs_0^6~^mB$Xsa8m#Y)pe+0as>=kU%Ff8PeYk`#?zpg<1RYFtjiv%m*J$%yl|>gm-;U&)DF_l01~*j z6?0`~QJhy*#K-`kSot+EJStAWPj78yF^s8WAIs=IJBYNr)q{+(y<=#UlS@p}-6JUE z>&I%5pxEUA#ysqVR__a_pDz`k8%s}-$Z`@rWrT2?bq7B!IpiLonXNGw+(;qgsC^Gl zA)6kJ%}gOxOa_Z%X7RVr*z~HGrZ^=TL02|<31rrZ*gP{l<18x|H$gCXjE?uG@xK<9 zO4%f<7i@0K>6=#2)e5|I4ggC!mh9UcgiH4nW$4nFrYR|3`2BKn)D z=wA0R>8_?)yTUI++A>pQLWS5OF>-SPG$my9*@T(QN!~gO^MVvhK2Wk`$~~;#^Xh3z(>AoNR-i zaMfnv^^1>l?^2JAZ-53 zWQr7yuTY0jEfuye_n3S5Dw4ZVU(;rF+_m8c-mGoiTU=gUkExCoS?TQA19%V2OzT`} zoW{kwv_h!;p5~g0OnvcHGUJ8Ie;epQ&u;m-%=uazY5d?iv!R?STySmHe8B;9u3_S4D+muBREalp?>Ty0{QL^WY(@m zlBI5RY9#d>bb4{nWZCixKg)#0%q2}>UYdN@SRATa0#$a2irwW)@S{s!@{jq7Tck?P zqf4w6*`!KLCFfv^Q|VR66xl>d$R$*&m5cKviBx_o$Hcm+cSP+`CO%aC_S>^n$M3s_ zN(`z#?Yu@ze5qayGQmk)sa_2QP1qT#!PHezt>+1$wwI>sID_&nivg% z3x%Uzt&6IQA62w%5o$Xkzbn9*O~XBwVZZx4{E}Ru&Ai!thWV}l`>w#^4pXK^bTWK8 zd=hqn)MA^hI`x}O9=SG33H1CoR_X}B9`j4^-H0uk=HZf~yy=%ZXzCNN3pte*FH+Yo z=1N6ChHEZOw*Aztu&qK%lGcQ5tygbjSoDToVLs%NH({^K8k}ZxMe)za+gc^Vtis`^ zv#6eLicl84tGvfk6D8)hX!kaTZE4>w$mi3UfTTmN8|e`vgiJ{s(hc`O*r61QVcMqj`?y2$hQ9K* zOd+dY0qtG)Jh$|nX3xCi&3T86^d#=V127z}kOs?4h*!hVyaQR71zXMl>&-Qfpb+;nz2AV6I zFWff$9??AUF7_|B8gDAEDydAVxzJoF*VTSkl1ehnDA!S|I)zw(?nfLGI^{lV-Vw|; z78AgY`+~*OfbOM6WUWe1M#gFfBt5{J*6Socbdw|_bS)^ukMe0Cr-n&j6%&RrEkv8R zf_@{mnVu(^THDpN=U)n|`5p13V;}D+-A=So?HQ|Ncctwf<$2RgZ9}y%xYljG_1?`J zjNcsOk?xW7f@s1s{uay}csb>X%OA>cK*Pwe&9J}nX!(fuD)3IZ5#anqMOsx_fmT)9 zw}!uxqv8>nZivdwB$Qc?6S!8yT&+UcMt(gKe=Yx1F@U*TxYSS?Mdd_!McG4HOu2B* z?%36dd7sv)p+(YKsj;ZBG^(^?k_VNQZV-DHX8gz5Dp(OFFEmEJ>F8wR*9%z2lh8!R0q>GD)bJy$zVl7;= zf`kH|41?_C{uQUBfwZJW0X3feynn2r)FU6gkBd83W0ba9EUgg?d`)m-OYKEpC0($cm2quSGeq-TG2>pJzukJ7YB_8igrn^*l}N z-f{Z*H2KkfqE-38^`<(ihd*A*;Pm z+a2%b2-_C60K~N{IT4Y7JS1=X*za6aVOi+eyyc-G@H-R%fmxxH%t*wx{@twL~QG^~of<(U9I z{*-3V>A^`v9XktYY5T6G=;&(Yi!@-?w5dSo$G~JD7JVezAa1Gdu!7yV)IM+#l*eYb zkT8YTC>3CU)h?>Z7+=Nr&&QWLqpyFJ@^7{rNUDIFR|T)cMvw}M7#+!~LQU|zQfDTo zh|xmyW?CncGITIp?p~4XuZw8269{OjDK{2?*Q?4R6)0$@$;MPExi~ibAl0e$f$nop z9v($>doHBsLb%hTT@k9BU`M=LoUJxey19|xx%I2pEDsHn36|R|hDHt!teqgbb7^+`W zQVL1Vu-?Q;G?pE1Yub|glCGlS9KlD#XKbqbUHn1f97|;D2ulJxLLQBk*5j>YPD(0? zosXYRE}`x9b_+KG1X+w5!+CUE=k=r!AUh!|#l6aLgTqT6zKGYJn@WdCXC4i&f!XXP zA3UE1+n8W%F%U7qNO?Pjh+Tn~mYI+dmxd7=8?7g=%wrcTDIy3%A*~8yiL5v;EJkr? z{ySVTAbb|*@V9Sw&NejBQ_4<%pU2ShGldhQxX|R16b9&X z$4L8g5ECPjiHr+J;XB?ETpo522LP!MltEEQ33xDzG+%5kX8xlyKz!&4rUz9&ppM=tB) zp2JqpmEX?hZY7njm;C8_1F#2B`~L9$HM?3oS=)2#sLUj7LWjMz6c}HWhv}qjpct>o zc`z$r=q@|NZ>A{C=Trrc(~<5i>uyx=xfkWS*N52QOlX+kZQ(|O>L%smfw|TQhI8>o zhU(2AZkGH|2;4pmwEkMEdCX7sDSK5FY*az8=-RBg+?O&z(WcZOVfaI)48l;Qaqvuk zPpBzv7XByhoO3gt=zh_9;f5#8VH>Y9OJx1rEyEP+Q<;np(|j3K(h67(Tk9@6oJCCbnp*#=%_@CKt{=a8OsuPxBiOaLUr5Aizbn)ZS+K*@O2fBu3nlN{b81!> zu$J(MCTU%AfW_qwnWLl$w~Ad7vbhC_S=}%W3$|4ch2BPsaGi?Qc(?1E)1t;&#}hRP z2bFexYt$7WIE0{|BFA1E^y_tt)OUoWEEgld3NIVjMt+Os(1}DZ)j$mgDfu;I(8!g# zHuyEFW;I9b`|KB0YLxSB$L!2A{JcKOY>uWtiM^_@c>HlE;!610FDEwl!Sr2g=l8)f zu_Z^$3W~sKYn#kmbgC$y2L*j0{%HEO{tbDJmrG0qr&^qLmRq~~bsF|(&9Pk*v%hF{ z+qi*aiaCbjS7;qkB_q64GQUt`^ig`tFV1P@=b}?P*(l+%yQ_!JQcM2Sn{#U# zu@w-UM2E!_8As?b$4qJNcEf?9>X&62OqDx++m+54AsypFQ6{nCsECBzSzyqal#8J) z%TPwPE*TrVwwA@F;KHZnxqb0Xdyb4bCuLnMf-xq~s2i}ZX<37(*3J;0Q#<%p(qjvbU2n2Oz_iHW~vx)WRUV;r?*kIAR`d<8%`M@n-azWc~B|@2$Oi?2S4y=qPBQwIS zL&wZZlQ*YDx=Ar(LJV~wT-<>X4-HkFYJ)Zonx?~M&|)Ccv&-W!Xnx*R_&n-nV>5BO=@a)hb zRa8@$eDUZNvdMb5F&CW3waaf95%3%{%fJJp}~~xDX5lF z^bTK*rDUDzI3?k(+Sb@}M?*R~cJ;Fq(&gH4S)&va?1y-NFIj`=B64uY#; zTH4f)K|7k3Tr&Og`h!PCC9z(T33C=nRkK3e;UAfn13hAww&ztl=2@nA6u~l1jw%dv ztv>gh8iq4VoW7<74G%#fzjSjTtLK&GykQ!5}1}_-&Brxo_O3wfOTh7goAv0P%+(X zAjPz~p!Nid&D?}WOT;V{3r=!w{2P=!Flh~i1o3cbz>rDYOCbw3 zF&}qyOXoe>rH~twsZb|ZF-4jL8bnvwV>2Hh2))q2=eW@;k;(9uI%b(K zj9*sbBXO9M_qC-*%CBp)5Qezu8*dID;?G9O@lzVxJzT3QBO+eh3h0Jo zRQBbjbA0Nx_V1;=X5MOzrS2t#pYm#yhHx+kRGV_ldKrF(nQQf$HI@Z^%{Zt^Irru{ zv-%i>+Dx2}e@7)Kfwm#sDb zyH|}tF4if}%iVfUzwYf-!ZD*p7q6z{cHG9)*?~!Rx!N^3AGB?`BW-cui@Q0XYS3|; zcDPNrO(Rl3;$s?q7DHM(wf1e5>_oN%v|fIKmcG+7oZbSVLzTBI>z;Kx)%lh#$g|+l zOoB(8-Lbk2$1V|-4vSZnnWc2{n?;OSnnpN)xz*L35;FxJoIG2rA=PJgX#QnyH2SSQ zqW+KvMKXPA$D>?2t|9ZlK|*W7u>Zo6eIG!-L^5_OH=)p?D0z9MZ+mj(+n(xpKWbMSH#KHBZrjYYbd6P0Clfqvfekv#AHZVeY!hW}$l3?YYGT4S zNqF*N1s8m(W5Frp(Kfxj+Zcu_GQBj}>skx`ec!;0z^j!Ftk+x5g1FWn%`7!pEN#g{ z@>&-|YpakVBY?dCx`XwdrGN00uJ6YNbKCrJ1n;mM-pNDOhU~uEdFG9jyNmb*`B59~ zuq_WiTXBbm_kz|qSM~l*QT>D)?qHC{yzuAw;gQCgdXe#c`0%MI&aczYxqGW-$IY^e zLmha$C*$D~A0DfeVyPP5H}{2R2O2eZ5nvO97mBeuc+6|=OB3P15Agg0j1d=gpZ1aQYV(MXZI&MV)OY?9$6lt#&@(?hm}1o?0TyJ&*KJ0-Llhk%L^m5 zV=qzBF#;i{a6Ozf989E~Q$U2-YWX4j`-=2Maa-Mh*{dc`(*9}5Nxu{Ip zMBi`GLlhTpz3g|hcw02An!cm8Jfcl+$~6$2=fU|>&RkC+?j!_SW2E`faWM>OAorOP z!}^cJ4&lVX3zsMHkjQiyx*J%F1Mf!h7;89=&u>Vq`A$*Z8ogvtS*e(eNP6dWF8BF# zk2-w%U5Aj3(l@&r_4d+W;0H?tFmH>=5nK)sQpW0=0eY?Ji~NIaLnO`dp>e$rx2f@* z9=|haajhsOAqVuQ*xiPE zPPo@A;*50}X&i5_+czG0*^gF&SF34{FV|7xE>w92NiQ6$GiOXL(r0ltbT2>0TTI@z~(iYR!R~hu~Yri4rO0~^;T#zWT zzU;h@HcIFndA!v!=%Ii*ekF@Bj^TrQY+IeXk&tZ>Szbz;UaZV(yU1(@7;oY7UFbJ* z9?4R8$yyjp2lG18o|f{olF2VRwBi1gv(RY2#L`N8&;d#FlOD-Q;{!+C!>&Oms~ zsbVU!rvf!H`V>(pS~3NH+@U8ypRvSuMnza)9@SoWO2b55e-P>r%kH2^g+w2DN*so;AXw*j+gtU7&6*&-w8v;w+xx@zi)+w% zxyv#0J)3am2fX;b9T#cERdR8eoZ{pzx349>Z9imDAaFmQW@6=Q1yvs6)*n6Q^Lx9@ zJ*e@ki`l%|$qoipQZO`s?5nv{*e*S-{jBoA%W}xOiO+X1JMHB?$$X+2$lckfe=ah( zYYpT{fZ$avRz}GYXUW6vf6Rh2w$6FYFYDQLHm#qmY*M(mmD1SfCNYA#qGE+WQ^f`D zVO<7jGIhxtQyz|>CMUsK^M3(F~7{k52HCP(RL<8aVGv=&2FV;>37)y(Hdh zWoq6ax|#KgRJwDQoDHz@HWu=wemSR_qHw$)^B!ydyWXH3?!C%$NaH$QBOj9(mgCWU;+M-)E2neD|-1W*Zu>bH~L| zw7+SLxSO}LTx>dsIy_bmlC%p}*_*Fs3T@n4UJ{nGq}t_O61{5Of4*g2eR$T9Fqfb7 zKd59_9@w_oH;|7qUgr<4;K+I3b!`vMco2!|??!azZV`ce-1(&HiJQRiGDe>G9_dKu?FXybiR8($r2 zOKHA&@!EgMNKr=@8nie9$+!1s*SXziwr9omm-7*{^rDL=>>o=P^ZWO zik0K~R06d1j+p5ew+Jejn$_YD#{q^abVtu1sM*bA)ZIoTWLm(Zejm(aOC1HIyeh>s zWfZxzRVdN@Jy)?Y+x$|ZKK%Tg6hZa3J6clw%OvkI5X|!*Vpv6w2e5e&_R3W*7f422 z$z!F_=(LlUPYwE#*2IV2)*c=+uM7;TNw+6xxWENFzD0(;48n3t3YhD&wA?|)lxP<3C z>O3Rv5Kt>b$Dt=`KJys_MZH%5WeXj*T?}*T7pw_9DwoBrm?aKWUx1WoFnc66jc#JW zUpr;r0=kJ$f*%-yMT-)?IY`Un0UPZBQLNEIR_8Zf~E zQYUoI5Bgv7Q`&OM=o#dYv+NyAPzgZmdiH4%TG}%s+`TT=Gm6XRpDO{7YdIXdR>Yhi zm(NLVK20J)h@cJS2yvZ_?nVp@KFRJsI!co&(|n-d5IkalK!AY;;dlmTWYLM)Lw$t8 z-tDOiEAw5WPP2H4Ni#CAtstclhcNOZz0|w##*4L^CH;%jnTbu2QBL=GGrw^JNuxnD zB;Sv>HzQM}M|+Lumraq(D&%N^%}q!ou_jJ`R~siI=|Rg}ua>)~_h=?d&tVxZ$w?=c zN?cFlFZNJ1y2Lee>W5|t5JdL%@Gw;zs_fX=4gbc)*igwzNFih&+X3&C{5@pzP z&h#nu3ys6MQh0NpW1lxSpEP2gOLYYYNTYr3o3zWis-Bjz`l7xCCA*|)$ZS3-}lMvps~*{_}D?@B@Ygh_0p`rS-ryDj>)u!@ou@G?L8CGEKO zegn{Sku8t*Gg#S0Fa*5hCU>Pwy;>OR z7Yk>wIi6@EkAO_Id2IcQqRFb`rjIoERYx4?UjELP7^Ju;SUwNhm3n*c!BYT){2?m# zC(fp3BTgAQymy5%)u!BA2A!o6)SML~R&IuzyBn8}Io8R9=6$Wru#(ShtBoX(;mO)! zOLIR~8#&)Mi{9^JsGaQ;(2xK#mobYLFS0iz2k}l@jFfm6YX5jN2J8%uf&QeC+Z}9`ot|-|SJyGM1OsMVj zWi;Y+>XyJIp2kZ zMaMm^_UIG^PSQKpUQ#VAWuZBbAw_J+&Pv8EDmEWH282rC4t>bkHU+r4hMZii=4iw! zm)-|9^eTJ$Xb~)K6+&Cv6|W>60uJ%W&HT;T{XDSd~M0+ez8Li5|%j8 zFFJwVG=8(v42;E=dv^WsyNy8ZKjF?~= zwME1oUmpp16bX!PBiUb4(cu`jU9NBFloF*Ge{3#jxgHXo=9Cel$OFw)So+QaH?VEh z?sGc=jaPz%0Rt)Vv+wO;_oqYXjWH>&CF>h0dHRYJ^>SG78;xt(e+68C_$c$`y*GI} zzbuV+i8{o++INXrldwFJ-GmAyAxOfW%9lryBEVI=@e!ag11Ov1?PD z*K~UtepombWMo!s=|1u$M^jzTm}{-?zIb(CUEqc*^hn$46bO-{;A?PX+kvz^P69jb z0sVH($I_eQ%oAVM3T^Y z+@I;F5QuBDm;NmHbuV(!fv|B7iCWvx&d!xQ{v;AF6pu4bS|XGWq}sH~>#`|r_2${p z@bZ37D>DyF6nsRnHA6ccC{f^ND08+`cs19dF>l^m5{m!3O~7`RZ@BI0N@>xrrl9@A zXk}|*I_jy=A0Hoi1UPq_S+gJcq!t5tlo%_>W>lbWc;HQ8Yel6i^sD^X%_oPgiW>pG z-QOOr*A=fA8}?0Ob#pQ}9v-KCd*`m*COWr|iY<#E;qFu$O2AFLVJ@}B!iAu^?ABSZ z7q*^O{7wrO!ka+w&Rqv`ps75W+{BphH0gU7#%gCZ`R~9b&!<7Y_N*25eAk|!6|wJ! zUDV8Z30@;VqR`CHoLOUuJ%vAUh&Vg1tFGoYP2ZsqE8!~~L!ubOd5mrbkSwIRNc&8m z-Atw7L)*Gw5+yLO9vxomvP-uzUAUjQ@rO;=eU$y;h`GTpM#&whThWbp{LW(sLKZ|c zy}e{(w~**0Jq8;r6LW@F5SSbq$%N7B! zJhz5JvHj{igZu;iV|Fn~kHsG%Exm~R7krVoQ_gJ+3_ovm#RJ0aM+}AXc}hQ( z*>b@ZF58_W&M#YhI<52Hg?e?Zo8eSqm7aZ&4@i+F)#U=zqzjW;O_%B`8e@UADTgyt zfue;~JYUS-GEq*fw2s;cy5uewFmIv_k7Brt7%fFe*t+y*@5h@-3f~20s;-q;C{v3gGyx)7Wvk0s$o{4k0(bSL zsyPuO`q7yLOkhk)WL2gyn8g9Yzixoef*JEJHFVXz(`AP46w0gyPASlg_OAo;3 zT{9%{LrnbrmGyW5wA4p64v`iQN`C#}Hh(T3G|;9x1icD5DD&J-z7TXm1zNH-)vZIP zD)*?3B6a5--K~tKV->HF%R7Ljq~?Rs?;%W|&5h z$&9_>Og|*J@A^iCcUq=`Ds#4v&SGaRSb_UavjWJ04i#`Sab;@t;YpxGZh+m)A~(o@ zV80THEzxlgP2H3f_MNe)X__Ej?OJBRn{Uq+*+fnBSRc?5ALrP?jq55*Y9!{vprC#I zh!f2j~qU`J0BbX9@u?)g_JpWTv~v-7;&s+$l-Vv; z_sMAQePCoKF!4PaOutwubsNe6*_P|Prm(#1GWXPVSPis;AK`iv~`=X+6@G9o-_7=BeKzpy&EVm@OPyDPCmXKSiU7vs0Od8Y0r?WQP(F=88M;b zfE*Jl8+*?{i~SBD3)AZ6|1(JQKao!@LPo7W$deA?C-=y#MF?O8=n(z`Vfq7+{SW5m zKTM~(qKPSklDYdQ3kzUS(;{Rd`~(6&VM#?>TgT52e=yVk0#X04exL7!wRiv=Y=Ueo z>}<>|jBG+ItSp>DOw6L9tV|pt!U9Yzq9T0%ca1+Zrn!})i9N$7D(Yw=Z1RW3{qK;^ zXXqUNq@;}WfqXwcuzuzdf`SHL`^hVHqVAY5=Ia7wCkhsQ4*MK5!7~u0L@fPbYFudz zA=uijAo-xK_%mll6G#O^Ti^oR>n`PCUB(1*u!2-+qFFk|IZq(z`X+%QRK~esh-{Ef zi=AXHvdcZ2ZsAg#>Dz>8S5YR?;m=fq%h}a)&G()v3`=D zf615`|F*}(%F6yPJyy0qq~Sl?eyaV;2P@|vZ0nzTY)pSB`oCl>fPd?;vHe>H;QUuC zY@DCS?qBxUnK(WXyMOv%XXX6c9y1%@6Y=|}9y9wVLiU&J69W7LqyEDl3kxgf-??I8 z0enL1f9r9u|D7wAPqOe|GFC>mzhh=$W%{>0*3Yr@w+~jff7R$Synoe*h3%7X{<|$3 z%fI`<#`*_c|7U;MK8yY@8G!xoT(NTeL3RJxmX(8(<$r7IXm9YzRolbCeA18qHJ5Pw zKc7JUYl<+icl@sb_?a946C4Z~nTVVy9L)b1l#FmN|36}5kheE+Cj3uG41XqAB}Z$* U|D^1%pxGFiI6kM1{{;Qt0K-fslK=n! literal 0 HcmV?d00001 diff --git a/docs/SoftAP_Mode_features.pdf b/docs/SoftAP_Mode_features.pdf new file mode 100644 index 0000000000000000000000000000000000000000..949fc0c5d4d790cc8c778a2c20bec9bf42a8169e GIT binary patch literal 33218 zcmeFZW0Yl0`u16ARN9rcZL`w0ZCjP9v~AnAZJxAk+kETk>9@OQ-u};gp0%Fy<;0G? zBhFeU?iF#zFRp8o$o&+dVW4G(Ch0He@91yp&xU5ir^mN7uz=>~rjs(ZF?BM-XZlm4 zKqq2u1a;3oetUGXZ5TzC1clv z&FjPXX^(C0iVGaz+1IVhcM)*p!Sn<0=zyekwJ@-u19EYHlm0@acdg#}i;m~(_(^`S8-EXu5>8e35ZCuSFcPTlbHI6H(fB%IjYgf^=8#%A)+je+bg1dm zz}qT1vJd1$u;!7Q2odbZ)Gc*ov-O!%EbAk4rPEz@@;ZFa3+}h`bay60znxOyg#Ykx zbh44@-(S2GjRzOO)Jv==#pJku*hB4j9d25@7v9G6lYWLig1)H{r*ybFp+1yz$1$!B2>|cNc=vH^Icv z2|I$wNEsX4jL6YT7dyB1TkBWAu@vqm_;WS7Me(A)ZoeZ>+c^U|$ z%!wB`adusU#EaVhruOAaQKN%XfYNz>U%?|-khwQ=q^wlAK^oU=9P(!^}Yt4=y<)^DGPgsu-Aw~RTP}^CC7TL1np39esKP^(tVdGe9~>uW{yUm-`Z`G z5oRDpYxTs_$_jN0-*N@f_AjKwVFL~Eb1YnEgr>!v1Sd#LP^aIxoV&XDm25Cdp(7~F z1*r@_6iQ%BVkihn#s=`74}7)4IGJ?MJP(>P;DP$Wwt&d}W@J0;NXh-^cEY!*cKYoV+MnK>T#0#c+l>`I4q69mKz5L7>oL_WSUWj7q*4BA6}1r>mq|DTVc0 zDXSGzsc~6BYx;rYzzFum^&q`_wQ#O2H87(IZX)KE} z(aQJuZdu;S)91aD#ZS3Cr!4jVj7-iHt-m#-Ta-nAVHJ+W}DZoi%nhH-KaN^Z|>3*Bbn1>UN1I4_rTAr!;i5MesWzJ_|w!U1+1>0 z66C@Eq>n|)$7;^@hP3>)$!E-39}!^PBixymUJ?Kwv*&Iw9K)aQYvzqR8_%yiGi9R#CMtrG(ebC1fB0}Y%s z=x7!{V#|;2Y>q*8H5Rsgc#yQgC{WU0<~eI3IMH(_d83CjIFsLM97{PMDFn;|qu`IQ zK^0K5a_02xw>;$Orvjtmm0%#ro=ZTQzziCgKw%5YnGtqA`*2I;q5{PtoBe1AmWUE< z%GUQK=h2M8d)s^n%WtCEkwS$$hm#i@IevZ(1<)RD)dkf{3n6ZGYNB;e_{?E$HgKq2 zQ6o0RkbXQ5NkA@!x80;XMbd$;qVy;P}9BVNtd0@W`aCvWt>3-J85nA7O)UinsO zU4^HqVF7LgZNXqff%`o~9Y;FICgl2fNyq}B&3?C6c>^#Ale?}^qh|+$BNm)b>P~~U zt#&Hryl~Zeq7!EMG8Agvh2)r7w{;_t`uZiXb6~)7TWZsc;7MJ!mT&~5Ix6v{UfAx= z6`(ySszR062QlKoFtg(g+rF-g%uICd0O;!3FpCJG)sK|y66HttZlRS6K_`VLjOpH? z^>O-nMJa#mH?>`9<#F;=t!&qYyJ~g6LoWk6bX2PewN{oGxv*BqxUNDi9|qS(imxoH z=%oy1l`5TVZJag@_eJEWXx>w#VX?7c$nqJ?!m#BR4pj|}e*KH@1NMh~0|>OSjnO}o znm?t#@*wEH(x1NyjEpSwf8G8^CG)?tBqet{V>&fi0}EqACullFX9K6dDnx7@tfA=y z1#R6l@i~}jneZ7ISZG=BS?HPYS?L*QS@E@@=|mlDo$dbQS&DQ@4*E8ZcKQy+HiqtW zLW*=hja|$QjTJ-%=_K);9Gw43wf>cju`)43|CekG`ajb#Wetv`{T8_UI}~G|eB98$ z@xV{4{I}0b1VjOf;S*8?!Vs2kf(xc^8+=VeSFbN`Cv#K3KHpzX=6pOVeQ=aAzQQHs zUbwnTO4;^~06R6_!-d|j7Tw!!o8)ELil@{WHSgzi&}0>$iARzBU~l1!+-q)V+_qdT z7_C-WOH@YOp{9?nM`*l|B<&&*ue zWlnj<9EQ;d(lJU1JitmU$L&k&>_^!Z7cJR2%mZuf9k8c_r85v3`Y?>at~s^90r99o zdy`Xh!8_dMY1jK^`|eimQ}wr|C*W7E5}jwFwj!nv&-NHKi>SCZjDlN7&dmY>6W(W& zgQhA5t=70Ers!GQXs=RvrNfgn&M=Y zxB)Ub*2sWe1FXl_Yf!FHrtCQ=Tp#bx7bmf+N~DY5;`qJA)R|(TB-us=#p60SC$QR% zK#audi<;q7zk3cxgEdqs<&HXOHuD93`5%l~y5Rd${55V^|iiVSV( z6K4n$h0nqo8O{pxtU!HE*n;nxbPBika63?fGjcoWfr-t-a(6Hm=hkUC&?2t{FB z;=f=k=gJ11>XOa5>+g5Md~wZ06GZSRY!FVZ1=nzXekA&NDnpefgheo-+M)8U@eL^7 z^ZiMVzoKNWf{VM?nevFW1Ppg#jgrF`Lk|f0=lGDh2{}f3S{lI=+xLnU5f=rlyCO(x zpA;q#_3aqN^uR&xnC8-5wwj;_9nWxJSKZZv?dHbswjzq>{-QbT6v)&WWQw2s;I{aH z+Ns|I147|oSp#6>abG5Wg}w&bwN7dP3duu%onkq@T3zAxO~U5F5eSxJ*SvVxAqxdk zlrBNdV@3o?@D&JytpbwO)O09ig^!_uVYw`Txtk!*h&70G?u;HQ+p2MndrJ}q`C~g{ zEAeSf>dkrq9_AtxcSaq?c~@L5q8ZcjHMXQ`y|6CHDt+?g3O`3BHjea<4_MGSOz8ne zBM<{4M0c6{j`qx>cEZw~`zm&?=^qSI9NIS5Dyt$dCCqPFQ)sjUJ`2 z!WnKJn2V8@d#s@g$^&;5oEQ%vHDyF+Vc$#Sw71g6y zJY9_E%ie-Qez7@NwX9m;zwsO4cxYCh+yzx&`Xg?{h#QXZ zB~}X)gsp-42=faqF{*JK9|-mCJ$~o}YX{dPDPMdfE+GIB1r++m zzlSb!p6%WZsY|ne4-k7jF&b04}h6@pzh7*Q93w4OUq%pe!#N`6Riv#a!r1{hwZR?KrR^wgi3H**Bma+Z+5Yb zjzDG$r+tBS4W*fUFO@EI-k{F-1iM8Iqfxia@1l5`zwsO<+C@gU)=fMj<0X4d8Kqqy zeP>NfM9!KGRCJDA+Lm1yBs!R1iRT!9qWu0sCDX>iD<28r@stO=0-cbJ^QJ6%FU3G3 z!9YO!c%9Khjf{S1+rgMC^p!tuXM888T+N=&={v)x21aIh{Rn&)>8*7{6;%rK>jbMc zK6NRS7g;Ug)E@1c@K|@#ftz?#P!v%TFbxZKg-rUMJ%P2DjzC+5QdLj_7IuWF8uzLv zrHJCBExE$*lSXd8t`Q#7djD5R+EtYoyKmy2``l+ez!_I&S$5$yC)AKKOiO7U z@=YtuAGMQX8AvOPoGgoIkVy$$F)ruP952uIT+~05`n!ChW5u+n<9?Ap1U0j+W))kp zz3sJdy3pBLwY6HDVF$b|psR^+PZ%l(yaTh6@%*YdCj15Zg8e{TEO7H}@vKe#$0pST zxkayFjjCz)46X(D%V_KHg(B@Bm!|yP14G*&875~1`os%o^h-U-N*Bj1MHvXHJ8u5l ztyKx)J>@0(OikA5`ViK4nR)Up;xb^KKx|iKZjt)(^vyIWhG;gb0XgrQV3?OMfR;K- z)`^NcZC43x6e-`OD_#*pGq^pqN4t_?_1Wn&I+ZH4J821xl7ty@7>r5>jn&z7x?8Bt zfcakE!0xRIvc{E4MC59?x4uCXLfxnuoyqp6lGyKhL~+^SfOE>NyP|_0pv_?^_8MmZ z=7{GeU|BNqXegv*Zq#W$MN{FIpr#tUZ(LH~IbEVc~!&*%-dX_uw+D8c&#rXk$u>JMhsuo^hNg+lE-Po6q za)CwmJFYdijz$i zL@akQPmZ;%&3768Kuw5l|Z7*5+;%@Mp%;E*&gOeb&=xV|En9!L6a&^pTqJ!M

    nFVBtE%xa9v#{H7`oKhca^=8brRX+?7Pu`vJAMBkYW-nV9i=SL z!=9B?GT#?P7jFn>Pg+>73TG#|+~}bwEOjaGT0@y3xqzJS@EdVB+Pc?7EEeJrgQh(N z1aH9MLXMS+u~TWdu%7jh&Sbt&+Ay1nAg*~B8NoFM=*Di~N^T{ms1KyqA#apfaAAhp zxX|}gqHymzkD%U#| zIR`B>9#f8^G$INI9mkAs$SVB3%+(5C*ge%wk?LIC~p;kQsYP@DK{`WwH zUOy&An`FG4H?>%LAG@9^^c=bYWooQotA1Z?fN&-x{9DzQrX&WNrW^-h#PH#> z)=5a(tUDgR}U_1fI%@ll$9zq7wnjEt|Hh?R?QZXyfT3Xd|9&_$&Km8X!GIj$7+` zx{&j?cHLm0L)^HQdDy< zemjk~=t1g7yB>sM1>NZ{Ds^Pxuk&O<2!pHiV;5bEkT%|EkG5M32QL&XRfBneDAqb7 zp0sJaunk@d!bXI8#)d6fO5LpjDEgpG+(Y|!B1*O=A@>8k77hpdQ&%I3rIF2#hqsHE z79lj0>M6*1jtU6Yr|(s&TO(S&fMv&py@a zDOVL>w!|t%D$aRkf^9>|7#Z3}D_{2$p)^q;84A}d^gdY%H1#Z!(#XiV#0ts@_nI_I z3|2*d@?T({{LsU>;b;Mo?g(I>!B6?%eI&0-#c6(0epH|7HE8Yd^$t@ ze-!`hHUIZcnC;)s{qwwl{ZGyR*LlH$nsoFUJ51-1>a&)fLTn!KcSv9pReXp4ex;PrR+;tgrYx)bhivBzf1}aPwtQmQuWsEw!jkmdA zS-m#fFQ=>QEJN4#c8~RxfG0XUP`Aa8QFuJ{&$pth75?kGwQMX?;Hz9&AE#{AXjuEX z=swSGe9Dy{G-q>u>__F0;~#P4rnU_gvXZ+Z)3m!M<^mbNR-*(?=i=CpJR7S1R5K$M z3Cr&cU=;DvgmPgAzH|{_D#nrUcQwML%>V^Vz#}dele}ovsC(<#XlC)y%sPAtvVJg? z!pnBJqO{5HYk0m^diVsvJzt(3WqK`d^-cxwTtWDOBy%AY*+{LtUT$moPjiB0w;A?Mrk!=5tkK}Nfl-iE2kfV0Qkj$IBBjH!_XWDwYSyUh|57t6e>&>f6URi zkVW|k1eo!O!UCM&qJ-A$y>+8N3-5(&=paEQah_~wBLmra(qdNw_G^JVXPVyh0~%;P z78*ed{L*h3dNeno%0bXj*0NPP?HvV$z^i5u_$xsrP8vJi+|O zkOYmR?o^w6A>}UDzGY9pb?CX$qAE3tENTtb8@@N%QulgK)${P~D{;AAZ81dK-FRexw-NzszrQ!UlqL2dPoFG+KJMOS1S%{pz1Ebh z^*%&mE_kM=)h>9Fwzzf|Ak7kEm&?nT!J>6O_Dy9@EAgxCKZiMZ5Pspl?G=uy>1r2Vr!j)hPyGF{MNLq zaWeE_z;?}}M}8Xm9q2Ze!U=6IzcDDiid^d~LUc5Zzui}* zadwl9bMQy6**55l$GxWyVxj36B~Rl^v@Ep)Y!e5j7Uj&qanVJ1xYXHZ;*MPri=-)K-ZyNeH4gH&j{!K&w zrlEh+(7$Qu-!$}Z8u~X4{hNmVO+){GOhXyy|GmZif5o8;|EGSM;eQfP|5MV#fX~Lp z$o!x3odY&&J56Pmqpo5)t|($I`%~di=fQ9xt(7>#;g|q+6)VXmL$ai9euv-3>c5&$ zD&UD%2=srfX96*f72VX$S@}9`55pD0FuC_7u)u7%oz#uPZ3MbBW!i}QnYO)^2NXQ zRdpxp`~IzuFVc7@UiM=izL4_yGEZ=E8@z6H`Tyb(?i=*EZl{Ah|#=M{Lyo#>Oby+#Tk<_@TRr+E)M|DCO0Ua&)C z;LGRFHghT}#^uJO=!aU&02fu6*99T_y?Fa~&+DW35MqZPjyKHFh?f~h^c#0)-Cn0I z{VO|n#2x;CKD7QPh9>VD8@c)`&gH2-`?oE>5Bge(J?Gm9wXg>)KU4Z*zFp=k#<_J8 zTvQ#z06=&6h^roUu$0|ZpSk^4veB{6dq{sx)_fR?oC8x;4YE~uHgu#UUbtp1N>FkY z&0Ny2ByX~@aEgA!eiOs+or~&Q{nsdh(AApz^ub^>!y%!eqZ$nW$TKH=bbwI5kUz*r zZkrsG{+y^X;$782Oby%^l5S$xg(Z0(<&ONWDLODh%EZ#JaQ*c8g+cMSidjhI z<{iRnLQy3=iKxohd-J$1RB?l14}CgE0{Mp{9HdMlq7Q-qSywUrGM$}k0XVECdm|n~ zT6Bx+619f;YVe|6FdtAu;z8%a3x#$C4PA)AS!c*9A+Zfw<1nK)-aa7xb{|>!Z{xoX z(OgfH4J~T;_OI+(w02(GY!)b;?a&$=lHp&DVLOgk5S>eTG`>kp=C_f$WM0&TBzt{(kbNd`(AwV=w8YxLqJjT%62L8U0?*tMTJnpN!6 zy-l~!ZJL5i6H&UiqW9gUZm5_!DaW+Ui;zMD3roJgWf!Rq=~&(5g`)I&k#IUv%2dZn zunLNy%LWgRqUFze>!N1LVxl@gc4L zIeBGB;Sh@SiTpvaKRuxbQkI1I9Tp0XA;Qmvc={W#!kSKovSTDzFb?umX@&jT<1B)G zPaShm?xI5XZ0*avi<&w%{XUUtB5pdep+G zG8adepG&2_D_y;LFX00WT8h0m8zhE%Gjv6uSNj;wyLJy;L%@}e#W2w%yi@M+U2Q-1 zR)2)pMy($+#_D+Cjn{3>9_XDi5Kn<=No5zDuC=vrXvR6+>&R$t>~y(H2YMDZbSE)F zF3&6)t&OnGv2xfKGrO{$l86zcF=RdS?~uT8E}aJ;DaR^bWOm$4q8{@kV@%)UjGUSC zw0!IJSorGR84mxU8yZQh7?T;Zxs0J~!kUB^iAdh?>H$^K3UqAYJ~29i1D1~AB!m=94|?HHP|<0Y+ga!TyaUAAhgCz+HgFWj#{=K+( z3ti{o>aOTM7X@xmy?jrWh)c+PRnhVhB|(K4LS*;oo86HeqU(J&AjS1!cT+#u?9=K) zexqCPbsAi71uq&5d_|)J>hd~KJG z*BhJ9!w?x8Tw2Oo)EgI}Woh>p+VzNye1uY$Y{ zdeg?DmNX?L8+1_<#1#0dsZ5762X1%AGFQV_wm1`FXsDGJ9lg_+4=ozsyWPz@-tV`b zE7lu%L-ftEU!D&p^q5PDzAH9GCbd7A-z22i7#+h${rck~=B{ zN9qmQV#BiTG%q@GS_L7yIWFjZw<6ZTp#`EcU)oWKBmCg(fMflRuF_@1^X#14dzPzC zJ)=*xPIzfJgS8C%F3eES4_eZj(+{i$tLdy3um&5+X~mz~0*9qvzf%C0p0j%Gg~QrE z9K`0d47?UueQXD1#j3Noqp*{Aqllve(N6u9*Kcem8>$?<)ISrK&uJByNz#2T7D09! ziYyT^wBI3>e=>1nWx$1DBIAyCFA&ZQo)p#50~NK!wOeWgwx#`Gz2j6dGH&LuDgewy^w`vH_+ zCbJa6p$yR&j|q&v631?YnO)fzrqr2({Dv=XA7vxMv!&c+MWxu`J3|bbC&xx{3s7?z zx^Oa4CUYa>QX}pSaTD&lFPG=;gSW+M zC#3FPE2QA<9_G5>cgQ{4CA4y)$(oMAroorMb15VHj#*lN4&PrSqQrDz~ zpt+y7@;@vqSqPbPL}vyY&k#;UKFBqWg*)ZG0BW4473^WL)uy~^v18;_DVPyQ0D&k$j+GJPO7 z;T|UnvF|+SJea;ix3s&v#Mqyaw$Fy($lT$WvJ~PjzLFeYL5L=dR7wgr#DKcPI;xqt z`?0rLF|N>dNdAcPA;G7#l=#qA&=O6-BT=MSeB==U;J9Q9)z)5gEr!06xhrr0ljdtn4>&7^^GumN)^fH5t_@U5aSVL5ion zfH%KPH(|iZ#&gkeXQ?oaf4N8ef|1{Fx~4JLV18ufx%@b5eA+aRIak)UZNZ!BDbvuK z^tf4sX8BiKM)b}4zH_xXt~`v7#$e;7ME)glb+AiTgUyr=fg>ZpR%7Xp3{F8Onq(9p zn&GMk{|Jm@r2(Sxe|i!e8-*4 zCP5!^iZ50}TIZ8M!6%j((g$G|2Zf6zqL+FU`hK$$hPPV)yW}#ka!No$AL&3NwiW!W zQ?M0ECrdU}$^L4W(W~E+E6$t~fUa5{wM3*7jCr*!^{h9qQc(BsZCAU+<<#=qiMQ4V z=Vl~(6#{`tM@aMS3oyg8$!OovekK6wBZK=^6zQEP_0#N-Xs3C}BJ-$PyM^>#o5$hd zUAcCLvR0b}t;L`lsROAsuJ!gDRk8E}L;?IuVC>6FKl$z>NwPm#lNPR@WPPPDNU~RQ zE_q&ZNb)Ck7rBkY>d}d3zo&`!ug{H_z!%HAq!YZUce&^GrB0c(v#BMpBde`*qI!dU zcLR^jmktC^&f5lh$Ef8g4uCr#RF>z&o_9t4;(c>vE#tdsbtdXz(xEA!iVnU*=2eWY zK@SdoGE8#n?u}|xU_A-elnjn8iWl1)+thB`6+Vp1-c7vPHrZ{TZlsM2TecOG4` z=XZ~xj*{Pb3x@+2;f&y<@DSQT8mFqJv}H7l>*v;9WRBi4Rk@@^IY*hE(b@lK&JetO zHEes(OI*NMT{(i-Sd`(Ck=JTEM_H*6sGX2uJgg;Idri0uJO)Ttb5H|LqzA+fN2Kh{ zrY|m2ndo5eOOm$r6El=7!B@`D@Z_b*lreBQuqlylk9I_5vxAywcr5nx#3HSro=O-% zJz-Krdb$c*pjP`@wKga5c3p_LLz!C0HpDvUiskhK;V-dAcep5r6GPIW%-DNZCf&sJ zet|Y#jRU1)%vDk_Tx8fpQCT8GlwH2rx}&st{1=tMKaj~^G6QBNCf0w+3>f~Ot}78+ z8>gSfj)o5Ac22f`yy<@~W%R9$>4XIS`cO%k8yGw2JDJlGMoBVN2S?QZP;{Roz z`t#&Jyje6X%uM(+On+Qi42*1S_#EsE+H~Sh`c~$K0yd^r#`yHmbOMfs#x_p)>>Lcx ze|%a0*98qD11mJ0kiMOmvAL<4(_iiWSihW%tyS>Z|1|ll`#*kpW5z$d{^3Rne|fY1 zw_c9nKZJGv6wEO))BhJk*M9;bZMkuaetLwCGpffFY(FECV6+H=0#MIm|F(~B>Kg5S zYDktZ+uhZ~#WeT$4E60y6SUn8vX%9*-LXqJA{Z4+0rk3KMEC3(!<0}%r*5VPOYzVV zWY*17h{cPrT~$APWIH)#q1)?kcrJhVkoX&IK(+%UliivF?E0a!L3`7{Vc2=6}5k0skMP`hOqi|5F&r z@INUd{{;dW85md?|8w9MJl#D}gdg2Hc@Hlqykg*_$l?PG1(A?|L1SP<4G7LJhNQmT{I-J@07bP&L{X6kLInRQfEXIqOzl=Z-u4sy>DteEMwuXU>+Cd@7`tr? z@bvU{#5T>e@SxNA>)|wW0X7o$t}G;!88HdeWD+)TNr|r`4B?iRKrfx8Ti#&UGa>3i zMKDFVzJI|HkJD|>U9bgHumPg%h&qD?Lsx=mAmOLj=4)D++(CH%SAy`!^@f-sKdcKk zIo-nU$Bz!#%G5PCOTnk3jev-00%>!ZkBaHGC%*nxkw?L2FGr!~pz;-H@GIQ`k5XFZ z=2Ln7zG$~EQ^5$PzK7VM$O2g|g1sQhYdaz3=gS!YcHbKol)k6|-ZtKWVPBC*tEpPl zl9}@_{~2Q96dINEjUA^}o(-hIf=iwb1&1&?7Mf1e>P@frA6`uLb#Djzj{q!sJGswo z0-@?3DhL?72Kyy_d6uJJ&3K>MpV|&&-2v>Qg0Ehq!B|q*MnD7?TjZ{pTetIH&05Fv z*&zFnE0Rsxz#776J5QIAuTgQTqlyiUsTCivb%1#7+C}iX(DjFMH?~+~F;lLot(VfC z&A@$E_B(=GVoC|<{oM+-;hf?TO;s|m?0(IC-Z~J5DZMi7q$0E~k0DIL+O)MEVbsI^%j4xYF8TX(44&5wOgmf00C zi&2`E_``6X)o!wn)^0?B&lqgu&XG6VTWXv-VqO)^iOm7-VS4MQy~)l3%xVPBFwZLE z;IAO&uWG(Dl4Er2b*?bDMjw1SkxkhhxX$0R?1(KcuMK)9`{KxC5p+LX`yUL4wbypP<}HxOXe)x!;Jil z1>{O7A}h?J8Ys7@uY!YKOa+3nlOJkRp8E^m!otmy=};0W3(Pn_1KONa ze}aT?yfIGv4*PN30~*ep0Ha)VEk3iC?>S45!rFzhW-0pOr*N;i+LhJR>hz0fTiSs! zDo2ZAT_SKM?}cSD5Osv;oC#CpRYc{-t4WL(I1y{)a@gZ-;FCbLK0lUJbzkorMjmp4 zxqV?^?wHx=^K75IfrCSh?a;BApDhYlY;1y&5))%tA#tHbpmUwbYVypi=M%yARP`M; zIz6f1+$hySFxCV@wa zuf$;|=>{hyM?-;=VCPUr>`xN{VnnvhlirhD@Ccnid5Y&x;=?eeL=lt3-p#1sPuq=& z+Ck-AUt>U)OwZR^J(kcVknofyUu8yaJR>zW^h`4Ai#DjMUNK3$t@lGw6|53bU6hdL z#R&|^Z-e9Sln-LoJeKZ@J_R%r%EZ_-iofs@=TB4IqpA#iPF3IF13`glpR1z&+4C{e zLu2{MSq(!!8Jq5e$bs3YU68k>&QR;JpI%2EFKY)@_N|5%I*D1S%`-4cP?`*i2-icG zYKsR>qUI~1p=fm76awPc9~ZqoNN!TKX0t&>DMqSdON>tfCkqqn^EaVukuGeSlqg9> zK?K%!a;h6BOGB}VN z#0w)vz!7Ksa1;<(J&A&LU6s;{`p5l%i#x-1qcA8F{ls>cM?@N$mDE@$gNoO61rt=~ z&5i6c(nMN?If=pt_x0*tPttqw)xxABh@8UY!uRl<6d|W`y`!j$w8N-*!e%84yC`+1 zRf&W_ND9YRQEucYh64nQao5Vllh>UQ(ZWKBiP*jKA(=Gx(c7Wfe$jMZwa|3IaC5>X zr8##oAg815c3}wkWkg3I2?v7sR}emcg$cY(KS`i5n_Emzz5xRbrdWbg{q)SIO7}vR z3|6qZCvy#Jrf^&t!N6cL|G5R@WKHz=qPOtu1*FDeuW@pRHgTXLO}PR1##CqU(@vMN zPa-=R5^7pU5lg&Po?N;I3uh2L8y;cyXD;?d&Qm=cP_9>-8(xfhFh(OFPbNWz z3>pEPAOjj|pqAr&uGCAqA=>*9QP>Cw1aBJb9tfF;ewSCS?a>hMJ;meHm)j5+Xuylz z0{DU#RQl~6NPf^vFyi;vPT6RtqHLDRYeeWa{c9w0q#SPvZ5HOb6%19NLSY`cE2w1} zm0wsbBDxLiXCV1=&<^WM5CIXU;{0|wCL+tL2>Az?gpcoPwft*iN!~Uv_GW;GE)tk9 zNKrCrzPLoFZRli@ZDJ;Lo}zh^=L&i%S5&GP++ig343aIs9y52j{sU*$K~4F#+oF9r z?Co7;>*Bii%A=8G-A0-f&y=$EGItWs6y1w4L$+)0lTVk(K9-!(_ zC)wLpX6`EqLM@e|Q3F@hXjU-kM$$zq;H}(8M_gUkt)I2?Q5(G}F z8qSKgST9!$pROd~R0Gd~WpQ`eJU;x%SaKqYbF|tV*$_bNV|V$3lnse7cOQ?DB>XtP zpOHh=RaxVzUHOv22k^-4_#(j@d2Ba8jM>QZ74WN9bdQ_-4!kL(SCMpxioD2{LEq^+ zu;1``xm>&28PD$GtlQlYU9587o?(%Ke~EZUCH7AoO#+N%H+MPi0`Pns6gKKFQ&`{* zwuajDwR1#j{J}AXMmac|$MtBTFl$a{Ye)pzhhSu?xyE^>v@dneb&fVq7t=PtmeAwg1p}ub^o=J zn60S^yBsz-_-wovOv6h>SI0)@3#gUDrns)}GUhB`6{P!ZV>Z$7_2~f>?(H{^n?19K z-HJ6c=PH|&Sty8P?B+uRV&KQr~HqT7#@vkB+dim)6AMlU~OpAJX&%}U#@RLvMp ziK7=^cb}D~Ejr6|Pay$6LQQZUm>selYxB@RDR>x!-zgX>{b!Kl_M9}9^=T=$Iio)# zC(#-OLSd&?at6WAtmX9mt+0$%aw5D@U`HrMCIMmPtc*#P6s)Ekj5W87JK7Dy2 zEmp^?UUzaIx4A_|QAwO)bfXqJH<}2Vi5AbHE}N0)jjulu&sfCu-s zL%~;Z(|_Sz^3;z2&GNcK3fe8y>p|gGi&ylfpMm$2PwTp0owEf*-yd%t>K(=RuHT(6 zBP@QXmhCN<4{T@P1)Us5)Fz(@i{gaAelfxc*!lG$few{YA&=~%r(rtw>_aZs4uxK@ z39s&*|2-#N9_=k5c`&n=1~xMr&JNu6F;(ShVG7hc>E9{E1IqUUGQn%f zQ11L6#<<$B>B)D`*2B6%9yVK9{qzvb?dsNR**2Y)ijH^wJ0Mv1XgScNGNT& z&Q51VZ0Xu00`J zn35y9HlB4@jJw$$dKq3<1X(pITE~zk8~f{N(IOM-P%4Rq3%NDJdxK}se?uFo*1{ti z-l9=OA?Dj*z$@s`2r02zy z4)qP1(h#+CCRp;2gK?>+1SfbPuw1ju+FVk_F^Th-%>Dccj~CQ5lPQK4$SNp!J|Xw* z@*}|e-Sv4f(0K@*N<Y=a`9@!F|3lagHUe&wtK@2gTF+rY_H6_%f0U&a8!C9E(({ zUhs6s%fV#S&3ah@t1JJt${b!6#zD&E;CU9B#iokC^CJyQ3Q62uFGRYSNs!I3nRsTX zoqnK2%TG~uf-F9V1S(J5F3P)^Ou!P!$;n32&ko56gAB8LclZ15PVro+29Cup(wvrv zIvy<(0NVd;9Yd?_hJOMyn5W6^Yj1tK35pGH)%}G?>TqMeaNB46wrRYn=tW%*{WLG* z2^2nLBZ}k9K8fic$Yl6V*CUs)M$$W?e7<#1;8H!LTl|1KNsDs?50H_T#KFu0z*(B{ zCN!Be?b!E^L#%EVI+zbt>ze_nQ}HkW2H*DSOUW8znS`9&3$E5T+6m@u;36JLh#_$O+z;h!2-b{xLa^{_YgEda0vl|1b26LcMTSt z06~J^?(DtK-8<*pci;Q>nz4G-`f66qSyi*<>Mx2xuISZj7=N=tgt;%l6<(?J%d9)^}|^2#q;73mZ7^Oy;-meNGRR`?Z$$Q&rj7 z((8?XRO}17-6Uhjl5?>aHWmXtdjj_fBae{oW#x<1_tSZOCO!*G8NMpr-+u+R(yi)I z^ty94;t08rl5YOi5S@jbq-;h!#E5Gk^0g@Bxn@vMSJ3kqE;o!fOX$d{`dS%?gI_RT z)3xV6-^oB!!sU+r%Fh*RBvqD9%}Mt{99Jd_CE@wk*iY9ONEDI*nE2Wvy?IK+SohHZ z39gxixGIb#nWC>9-U&T1Z=MWJc-2Qt@5C)N3jQ!6 z%1_4y8qMs@`CB}Sj@F5n>ya$nqL3}PB(TMLj{;eanamy78tg6s#3=QuK4C3-^6s6l z+?PKYCoDR{5pqv(@(y8k3Y9h17WwAx8TwhztEl;Iu0Qwb?=GTpJ>NM``r!RNv3u{M z{pI?{-F`n|*ESY~UNiMT8~{3E8%uOog>ZH(z;*c1@<~cp%E9NW47>u3#qRG>6%U&& zR(ubVido)h}3D}h^F_Yb!$Gn^ObH>z;w z^2D=qwd2SxG?fU!Vs>*}n#DT$c;exW&v%?zT#6jiTeiSWLja((dO~EvQ^w21emg~d$LH!K9 z9IZgcm_lPosMOU)e+o}7EBn`P3+-qt%h+@>jk~leK7(6d)TMRhm!8MRAwBkZH(M~d z8!9L;JitSem;bGoH%3a)BGrr+|8wWH6G~nnglu6llZ#Aq!YC@c)11KRC#K3mIXs9b zCvS8*2BjcIm=%miscSue*($SEkB}nJcA|YjBfa8v*JsUaqpMzKF*&f999L7THzmM? z>^}Sfq0XoBFy7?U{i>2(H`&E$@}+Gn;pol$cRL|mDF(n)?kuTf7L}q*MLi1UXTo+X z%8>^X%5E+lT&Z!Z*S@YAHsSSF_wg}t^P(GOrjHA|#%owMNmPFHRS&ct<%x>sQp2^k6?B0*QyMc*E@edp7PDiLN{oT&&t?uiXHK*&%@^@7-!}j=E z@zE4C<|uX5EQ7lMs_h867vav9p@f>%p9H4v-6KR#U(lhJR8uKKhu!cU74RSnd6u{BM%glDvq7K4i2cZ^_)Z7M0e;6DoDCy+H zCmZkJ3Z!TRU2j%;GtsfHIDPdaoTG&dFWeyKcv$9tr||w{&G=B#w3CwaSo?vTgL8a)K;&UPH|(uZwjqJvJRA_ zUQkY3cD|Ac>3^J&a3sTo&08OY|141-Vlfcdlj{_XZz@?abr9;r3c<&gbfYy7iznFq zBJ(l$`L-RnIQXX$3L$qrPtb$dy~2IwW!OAINP?`-@w7qdV1^J1rrk0<;H+P5D`V7~ z{QiOQD+azz*%9AA>R!pVw7SB<`F#5i{HxRMrkDe<9XK zI8&ZcD1=m6C|!QV9Xu~eO@uAKI=%U5Cs&QgV7J|gA#QT}bNLfF+NOGZc5a=b*_SYe zURkReuhmlo{`E))mV#X!Ubp+w92H&>QbsHVcBU!Muz8VPK3~AR1n}amsbL(fI_T06Z^58i>(JKLWPCRMbR;o$ z;I$}m$pe~FuK?sMFl2O)W3I(k&@-JsJ^5JzcI#R4QpE>%gxrqe_Xi|)mg%>QJ=GMO zu5<*0i<@0<`LY2L8rbKkoA@QGWB`5Et`kIXHdVfyA0hM9wS2mg(T$0VF_75msX)k@ zKznX2ql>X9pP@!O-9cJO<=rUs7?61grn00ec53$c1*{JMF}KBQ0AUkWu;n=cgv#~=rZMm;p0jwc#{n}{@~19_U=RzR04 z_Pqs+k+QBUhRavqv_|FK&c<~>&mB}$h|}YzP2+&r}Su%ntu=u zT%n-dU|nN;I}(1khg#M}_?0RZITRTkJ1FGV@#LCVdJT>Il^cpeTRmG&<$`(W<@cO! zCpE9o?-3qqtTJqcpWi=I!HS4?0WD`i! z9;1ruq>g(_+m1*yzK&)0X|1gf2N;d11WxOFYX&aLvyR22&8y6$CG9cktg$j1cw1xz zFzu|j;+7&k+XVG|jTjLMqdfPubp2aoH|V?6NR0YL}aDG-&&L zU$vtUd#IQcj9q}CG{~3`*(~z_58L!=p74ThM zClXTP6*VbGZrScd4rr!(w54wQcqQ-s0gr>9y)Z}9&4?6_=>4mE&5_%$I^0;gpM}We zI5v_1dl3+QT9yI~o@YyF^nU&D!W5+P`Ee{X^E_lDo&DB}c4??rr>>{n4iX4!7-)Jy z1nk@BEEr79!xjb}-x{n`d)`Mh*O`7d2nL3GX&ya{+#HkFos8amZ)V;e$SCyLcw9AX zvjg#n(eU>wmXLACO+t~9s(fzF*?jX^gH=`9Xl$>Xy_vlAt4AdP7a@VvnTJ5kC$+&n z8g)|_niIdGI=pHBn+=}3=_rVH|Cv)KwmVsG1KEm1w)4fKl0|vno4Vy6B1}nY)+?8r z2g#)5TIE*lce$qHhh9I=1NSLHnMTia1r6^^wodzES*4%aXt-#3cTAQx5jI>QpEa3vtx`{M3CRgxl1e%5zp*(8!B z5c#B0n%#_Z{!aTkPM5Ly8`3bN{_N+^WrWfbO`pUEFVcx#gTFB$PpGXD(Ao|TBA!<< z)?ivaY}PGS6|zkQ@b%K(pS@>apr{w9Sl9cWb~`)J(+Iv7zc)Dvn|5W>U0bYhITszf zxj!$vo)+@H)%+2TCC6WOd}&MW>97U|+4lH|GqTd4zqamfO_W%y?wWTyuSqLtoJmS1 zX~{`S@*3}R8{D4 zBuYl;aS6&xF}GJitkjg#d}4JPL8RiuG#v^!x75!=_3_uTQ1rr&O>tIm*1EX`HJCdL zalVBquyveM8;2rMPwF66qDVfl6P)V=QrtL_HcbFW z8#BBz8yjJ5*vsxo!^V6n>K%SUxlvw3I47{k`+yT>BFn0ZQ#tEarR~zJu0*q2Uu6%Z zcHi*n+`ZaUUBo>%jpS4DL1Bv26%bt9EY<PM+iIj+s0{m5x~5N*A~s!%0sHeEDP4vjsDk44pejorfJ>=Rm3|Z6%15lk z`M9`M63vJ1)JxcX6rlnk1HKcO)Ug8ye>vkuXjQv!5JCQShe`#T=z zpqw0%Ca63x6R3ebop){*AZVqThfJU!B^1&+bCR)^ml8gc83~ zIpSTnw%w8M5#{}I-!`QkaBE|4P6PV9>rJG$=XK$xgYV&Dh@CyQFedULcKO(kSVTKJK6JzlrVn(_JU>?nTgA6;|-{Mb!R^CqQ>5D+Ljwwi-1=S@kdvu1@#n@@xcivSgnB_(BF*26;_qDKo8V%2fFD)YNR@YG(s(cffm{q#uhaku1#N--(!pswsP%i5iuxpNb0B4$G!~ zU8qkmLtqznQRtL6>2or1&sF7%aR^D#r-War$5%KOGWv|L{R%O+3sHlvEU9eZ-52RA z6HWWj*{f-K12x|#30igkyuwz1HA-%`3Ep<(9b-qSG>LvEQO<< zrRk$eb$AJkzPYR;!!n$;;CCsK)ONv~ZGM@>gDWFrOoruZG?u9t_TGZEuIkA++a!kt znG#_k54-O=fv4r;*0?(9DUQ#T*T?hY<7Kb*2AvZhew&I)1H-DG(qq#X%)oS!v-))@~x!_^bDc0i~-bs8<$Rtr&S%hk**%_~H zhqE~`Aqk&u!X($(&7Ag@p-n@ty`*m4jQcxpGOWR1yQDo6&(zb>;5c6#L{Iob;Udk* z{Sv>?_5fch%7mbEvgO~6Bk9$B6(wpq3fN{?aUkMUnkvEPvJV?obRcD@ z*Cdh&{U90yV*8mS7s@SPr(cc!RQnNu)5z+Zpq9L>GiGK(WE ze2W$1D6s;bB}RF*&YtF&sdFa>)o%rv?PI?9vjCD0Jop->5Cw1$1$r9<=z2!*=C~G*+eG=ef8bPyKfh?)~ zU6hn|bR+;)9n0;PkY>B5%niZ~t?E3lkN8i@429R8ex05!oOYbXJ%bY*%8Trh^+0+C zjtn(>mzPS8Ng)~rnyAigUcb{!Jq@sKN>4S~@Dh5sS>0|$I{i_LJS%wJ)qH8Y*x>K3 zvBI<(DRs_LM`F_vZxi67|DiQ;HAX0|HQ>4Sds3qgH8W3%B>cJDE)E1_P0Z0UmeOfb z_x37nzbp6%TsqWvcs^mj*KpeKcJQ|hZ6t7lgkO^$jiQ$6v}-Y1;m^H-;|!3NBnk^+ zgx4$1Y(?92UNc&=4Y2ue{H2X@0za6=iS~=1FaDenn!l65BdpEGBZMEHe9XRUvdeF# z1$<4x>Ar&hjFR*fozS1Blz)tmu?p<~ZYy-f!yvT{Jdx+|0TBgdEJJWHTU6QVZQmT zx~OLZMxn-6psOk7GO?CROqL~C+y2XrS8j^r-NpdaQzy5kL$Ae~Fx{!HkuPzs*wXO# zN2-zi?{18z%35AqX3^N|j;-mRUk6E!S!tRYVl<&ni|@ToTpFo8VFMvoV`cMZKU*`K zjHeR_pKuZ2I=Z-fxvGOWe5nAicU=KtA0E^So$e(fLrS!(t}eq9Z2UIzOi11s0#%U< zH%FTr<1a~b6Ehy%Ch;!W-48Z(Q!J+@KpwO&_wej?xMf0treIVt+cC&v%%>xw4J}H! zbNQzh)&BO^Ea0}GaL}E-?{PPK`_vm_ij9$h(f;Anw`%2f=@`u5%=7M5OjR!lY$ZHm ztE&BjtUlTu1ts37^H&m{Spqoe5(Vk?D^|!ZNo3r&)yFP;M6NW{GetFn%0C>6^h+GF zh{ALC2FVAq`^X>JLkz!{wp_J))B3u$91@FuU0Rmq`}m=CvEqdwS|>z+Ti56H3VclS zqW)p{_Y>(&9oM71BR6s%^CZUi@2aXFSRAFNpJ6gvUr<%O6d1zLHXc)fD;&3%2z%D3yy$J6tmgw$T17VF54@D zTSa`KX_Pdak*OtgN#OY8zq={Gbq@PK!QB>x-*y?$KNzH=!<^KjSK7 zzc-KE%Vr)Uv^EPL@MQe}pDbXNlx+}}TV8Iyn``XIvG8f$@(r$fWwJAGx8#`AXy~%$ zyBxE`3@I1Dn0>->Ove1d*_THG@m0>iK7+RT&4=6LpQQK82w2uD-RB-TCpjP??~C)x z-WnFI279APOy*Kk!4DMCwpx`M5dnxj=8pb1o0VYqn-v}U3xS_wpjo!ajF{uu?BSih zGT{bQIP*>elxlXih84)Z~? zi@HAOs&XlagR33u8rN5*HSt{*@++ltLObxKyJxS&s3a1$F+8#*0HGbk{u(sT2wMo% z~zO4Gt1i<9`Rl&bB^)TwmpWkA$qj&5*&<+CLoo$ z$iOL+S+HL_Ru{X<)E079{QmH)7#mq`mZ9tm@l?Wwl_{cbvIl}(Ka!bOA7K)bW*tFU z1jH=fB8nD#t@@6ywFqN}`FpD_ZvFryJAAAp0!jPJvp8u%eg2Ab1a%}=AIeMp2pQSM z?@2)}MXa%cbIgj^@%8j?9vWHS{W6{?M zw=}RlQNnf|we;F@+sk>=$3IQlB$pVut_N@2>FA;#dObt$J_#uuP@d(}&34CLfWOL| z=Pq61KSS;*yl=dQAP5QJKS1UVGX|BbnccUnwRC!ghI;H53{EkPjb}ef3wHO-+WVj} zZcrPeeUNY1*y{GgDkYnvOVKfohwrqsIM8g@r)YYSa-unm6Z@W{{Az53`CgM&uo-uL61AD*m(9b+y=%XNy|;(UVCm^V)DQMSy9G$Ll5nq=I3 z5hlL0uTtu23cSN-75Zx}yATUfAJ8|{!s^~Uu{JPvn{ za(};NUD&H?WmzL&(c0d!)G~eAA_Na$Unh#f$GlY`l zqz@T13Y zUA@WgN;xwVqk9{rt|cG)^Fw)!zk9|5-3&PPMMI*YHD0~qrBM-Ubm|$N;UVIL-otwS z!rns9!eRka&VYiEWQq!f?wo>_&LqQm%Cy!%|4|~Vj+UODK;EmT8mmuAY*DyoW@b%Z zy^TrS*pkGHmaxwUiaynWFgscu4lxmEq!1T`%j6e)gwRg`_&Ev-N-7Fo>@n-SwVOYT zD|q{EVx)g)WMpU;QTMGTX^e=Hk!XH}g-!n2n=d{WIWm%%D$~_5Jq3>sii$tbnaT~t zy%LF3agJ2VFHuUF0@^Jd%vVFJX6m@ZBf7&x0PA#;;c~u7-(Kb^R z73k=26p55Hv3XvZTMp#sX0~h(KuXS>D;esL?H3!+XhpKrCN2rH77r9LIZ7+9`{6uL zGMued$YQv@Q$A4#7|26O{$PkgqNL4uV{#EL>u*?u36bESsdnVpCoQP#A&8{SF7x=( zQ;1W#C`s_;Ij$~M6SjdR;TL*?ifB%SqNfM(aS${~+uLEP`5l7Fa%WbuP^PYA=Zhf)YntQZFV#p0Pm85dR0OCVW>fAP4a0pSF3_{JORDrOVZ{dZ69C3fm8 zIIyo!sCw)Ul7j`DC8bHIVp`npz`?6;#6|jYlsi|)w8~Z!QsKrs&;&DR zkL0ASMtGkSv-?Qn;;yTVr-xI14qH)CDnL8ze+P^)j30{$!+*MK<&1ARq4MTg2xz3| zq;iL?2WYCe5C+bV+b`F_`>-v`u>W}A1uYqoo))5Mi_*2)Y@2Yl_vT^w%9>s6PnTJo}O=-!B&D3-PlTMUA=d+hL(D?vYE!DF-*sC)!gfh6d-~P77p&k4c2_q2FwO%?Ji+rG}p> znx>Of<|0jjEqQ06e)cmunev%rS_~c}xxA`^L>zhycxroi??y4)swtMlslHpdmU#vY z8Oc6X6m_N+bFE^k>5Pn9tcznZDpcaenEcrCIocx7a8(5;B_}=#xG2C^F?XJpG@<{d z;6tNhHmhjEY_8`WVoXrPQ=U9UFq%oe^DRmzS+-gxUY9m!=2C5wFLfXn2(}d1%Ex`k zzbUeKEfAId(p9#aS|xE{P3BI)C?c_bipe5>CAeRIh^jK0Z%dwTx}~Is zgZT|(GVo*N{p<#QOULT~o#L#_z{L8#jk%=ZS?9ThCN@>l)zHu#_Z}s7oTy!SMHz<) z6MTHF`X%Ly&Z}#k8Z;GB%afLvQ@qTIq0g525#6{dqWb=@mMPm*VEB z&x+=zz_>@lxfL_1*)W;Hl;-A%&!u(arPj~hP1~^6kGCpV$+x4vw??O{;r*MfF)rUt zXVX4)DlsSK1bnkhzj5J<-hGGBvn(&mZ>;jlzPr ziz%e>FvN;Sd?gSGxtFX+sP5<2nLtl$3xUxWZVxqg<99{wLPfrWS)&108e_>BjBei! zKvv35-f^K4T3PhjRx>LB%|kVL+43M(`3$d={so<~)cI@tssrBoaFSZbWjQ)a)4P#u zzC~9DEpVQPG+6Xbg1Z3+Oz3)>4w2*CN@Y_i{v-u)+2 z>Axv)BL7B-gJv9q5}W={j5rXK1jPg4`JWhZJOHkLFyf#TxW6&tAUyvABM!!k`Ug{r z<8Nmx{mF>q0&)FsjJP=2_o;v?6NBf2f1pa>QBBge{ zx{|`kYJH@n@YL`6zHpukFSNt$x~4G~VT)!`os30O{m1-mh5N z-0w8_5S)4QJz1V{Tl%Il*(g6W(?p}6u0o{*Tc2uHKktC7PRZr5HmDZS)1>gWV@beG zd}fKY9=Pu zO~o0}S=U6XYHq8jJPVYUF6xU;A?;h}ykpBHc$H0`a4(m9M>L$%`Y9ygp1fYf7ui>8 z6?-Or%J)om&bJVFR;uuF;xbSW<&M>Z_UzKlRm69kx1ZvM;M!9s{62nVwOs8uar6Bp z^V#KG_?Vu;>bRalZ_a&oRCa4GpYs{f!7Q!saE@o`bNl)wNdr$ z!(RU0m>E$qQxfGR?6vPaph&!mvrE#K5jcMTVc&27|KEs%|ID|5q0h0wacUofH}2L}i2LW2VE0?%N}TZSX&+_7xpiEVRrmg{>v5+ z7w5lh_?K;e*!fF8O#UxfSozm8R0nK~|A9ma3tj&pQT_@9{|pU(J55aj2+g4gYr-x8 z<<-LYp#K#8D^DXdp&~2@Lbd+U|DUNDq3~-5PD&VsSP5F;z3~ z4HXf8sSF+XuhZU?U=LiBFuJZ1OiaPS)=1gJNsAqtGn@UjiJKFu_wdFU53&7%_~@Q<-5nK;@yI~bWbQgZxpOq{HVvAF>(Z6quz za`AAnaX`4ZprMuv2;>G*a&rRNxWPb9AOyt0!42Zl`M*jcDfMR(Np?}_#6XopmHj!Y zzgWq?(`*0#vGmvL0y_VHS^8_%3t$O z`OA-Bps1}g%xV6n3Cd&m=kkdfK$+pTroWca@y`WBW0$uxv3X$xW0`CH(IvaOh9;$r zvz65!UjS(5s^%uHCJqV?CT~n&IX+Dsp&lV-?r3La;4Wrs^xE7BN;QY&`Gh$Sl$LB` z%3xx{s-n#JcW2`G8*%(s3w{Z42?+pz3;LP{L+@ZP007|x062kA3;+OdKrc?QKkJ}4 z7z)BL4k!k@!{lKYbf^Dn2Z5F$&+q)*m<9+p0031606|;)^BF2F z3e5x$CE@>N6y(p&c%b(`l|wlG*hR+9MkasBaf(8_g35rQivLp1`R8DM83?O`4e(Fn zK~SSP#9?Oqr4l;tV$i+IAjZo9-~a-6fMDn!2PY3RfSVowplAHsg1SNH9}Pgs0Y-xk z;?EBym<#%2gYpgK9~cP8#SPtuun(oppBS_Zga(U$VjLh&s8{`tfuSDoPYeu%{EmTu z5UzjI0fth)e{Tzcfc{Mf1j6;Z9F#NuZ+byM9#}m2hb=%L7y#Y(|HPmW)Xjg#IHB9( zH;e=Na`+vCPTjv@5YX@TfdD{QEdED-P>d7m&%a?H=>Gg2b%7 literal 0 HcmV?d00001 diff --git a/docs/Wireless_tools_porting_guide.pdf b/docs/Wireless_tools_porting_guide.pdf new file mode 100644 index 0000000000000000000000000000000000000000..6eaaa49dd4b6358853638f70424785bec14d6927 GIT binary patch literal 38782 zcmeFXQ?O`Tx23sk+qP}nwr$&c*|u%%W!tuG+g^G8j9Ym#qOz)mS z7`m8>m>S!gnDX&KIlDNS8rnj6WKU~KS6#9p?3}85=t{(zk!T`e1RaVObV>v3;&fPh z7euAz(tW&gV~x8ZNvkEk=+P0z>gTaMP75<9a0oun?*EmV6X*6Fn4scVzc^eSl;2hT zg9DNil_XrF1G+qF?)7Z@^&_t9`_t*w=~Hg?*7$*PKfuqg50}3!sV1g1pyyYyLssrT z<7W-hl(q|hcw8r#&J`p;7=o19!|Dt3t+ju)Hjf&~{EgMYwzh zl@~lQbp?W`kaTc4B!S$^9_$}V76sfQz6}9f*jx)}0jL7JW(3^8yP()CzV2^l+t@?& zG)>*i&+3xjeF+dG$^Lup+AwZI9L{CteadwXTLl^<2o?_Ut7ij+Yl_qXUt6(rgHXs0-U} zNeJ1qxooD9OfZ1#;PNe31f@^3P^5aUQxlmEbxPFR@y20H@ z2geQ(^ITS5!zU|;m*;vo*dGbi3QOjpGXNDu0;q3J%IS-cykd#0=5db7#*F2HW+xKH znq+}k26ScE*9ZAr^RxvM1QYTSN2>IcP*$8wTL$O)^TaUjVGDgKXm!Oht|bDEDav(% zuT!Sa33W?N`;jDoGMIes2B}Td6DUM*)W{fpfgzWZy)Klu3w3{`+Qy65jhK*1;ZeXNSxGtVHU36zu zbe;w>n0>OzJ{5K%Dm#d*Bb9b8kOLv0DKQvb28E!jkJI2T1w!20O%z&$`qieX z6d~85UHS>_nPEP;4uq73wRdZu0l6uZNj%EDSOAN~+4n_Xg85alKtc;>Uve@fGocAK z(pa)TXx#fUmXK6P;>yrJB^a*c4+X3Fl%=d7+Xtp99@~T>NDq4y$g5dC z$JxG)7Iey5ah-U`Isx>+mWL<|Go%Zbf~1XOqL5U@gDCAQt`a#+tm}@45UJvAzs2~0 zLmnd~^5s!fw}e%-eLcG5#g__wBG!I}p2$FBlrxm#jc7~x-|Z+93juO@D%u@syXc$s z5bh9)S2FFTv@_W`GPOo@FXU=u+Q-!^Sp{D0>oSDn9g`@p5_Ul!HY(+CC;JA`W2uvB zS6oqfCyd`Xbb4jZ@)~6&`UYM-Ro0}T7Z5Vsy?M|ES8-;A5f%?oGmCUpEtq7hAVa3T{#!C zCW4pFXt?r4uA^3LAk77n7WTa>*Nyd^yDTa7JMe#=(C$B8MwZFMM}K7Vcy5Cthm&&iaC!dU@?md!u6`CCSA zKi)sj7iYYFzTVFl|9IE@!BxrrjgnG$=k6`9U_U&a-LLZ-E%E!X>fQ6$p{UGLzM#pj z`?{isBCiHXIgJ?v{fuJb+4Ml;vFC2XXt&8-o$3AKH|0IfG&T%#dYn(wnFc4WFV%7p zyiN+ulBxDdpxJ%?d^P68f%jd1Y2nTxcfmX1G>S%;g;7rE4O(tJ=~&U=IL@KGV$H#6 z8B*`)gfk;5n~l&kfME)H$E5={n}iyAI6bo%w$Edkd3R)S$ zFJ}Jy=7>?Zf{JIyB(!_#+A1hG<##zfY_4Y1Zi{DTj;^D0>13p+uz9&xxMv3rAC{?i z!)r}-ZJM4|Ipc((zR|Lj%PWa*lZv-q$F`NmLMZ6a%$XXppVpK{nm6pApFS zX&odiI_`R%guIeSb9i+T<;D}ssWq4>DtdoLSc%mC>3T*J+daNs_0n9jXJyWtdsjg& z1q&kJ8BeI`_OOzi4iVX%YfcW+k|?jjGb@*Gi#&T^g#Gey2f{thoVN&x_s8$&-9_TI z2I<;glAyngCPyNIG|$ASY*G*R99GvEkcmWdMLUYxzwcx`OiP_g;k27}r%2E%=y<}~ zjUb3p^7$-CZcUXk}*;oJ{NmzG&j0M?U{?aL@(o-8~0Q2*JCgNi?G# zOw0A{g;?Z5jyh8qn{Z6MOYKVw0Is3LZx_q&ko2TEE>XfY<6mM#iiZcMi01!%K za>UY%0wXIklW>L|x_VvAO$qz46oTeYIy125Uc7Qv$S_ZQYsJAo9vQ9Y69we1zj3_R z+6-+krhFA7p3gyvOp{Hn{38HnPcU0Q<3BVc90i&?1Ui}cYZh1%V5D2`qA^P;eG;Ts zrodmXFWR|7)LJqI&U)rvm;^gwr9_6(Bcy%Cgdh#J4sNttOuCVg1*xj^Ju)<^kUMMX zA;ddo3oKhOZ@|XBVVdvRmWn~~(#h0La#5FYzg3KnwF1eL-GFh`lUR>v!Mt{dBdy*j zs!zJXkT$(8z*&QXD~tIJ3$lnMJH%uHY-EDyDfiUXnRD7nRI&e5%i%kR$tc6Ad%qp9 z?6VlW6@9z;u}$N+1gjKHQkeD(R(00pb_j*lnpGf>r_0z+hTw{=cacRAklBr`cnVIt zbN^=RUCEcV(no~+QgrWvT?o|dT>&ea?ct5J5_5CN7O|{4^jOV>@eEv7NqiXzU9OL+p;=|A(>I)MwIrn#_dMp~X1ZwE_#}z0x*b(kxe8`>Le|hYh;8M??qt)p zVMXvMV1nzdU32~zT8$NixE(KPJjS2$SClYv6XcJmfbc4l2ItwaaR1@Uw_ccTSlwUp zBZEK20^T{k<=+#k*WW3t2!O=FB>_oa5o=tR2ah9~vK-LC5+CO#6PnPPMLstby85nw zt^?=u0(pbdVPP~z(zzY!{B_Q~iKgl=`TWw0d=8SG>%eiLPUb;c4HBL#;cB?Jjw8w$ zVC5Aw(h92+qVtvIuawb3=!8&yk)L{-8l#7^9__6ajRxE%HN_o@3AMh2@4`!Ixzi?y zOOv5?Y@5glfYL;}Y#$W{M}@5ry6}p5JQ|9@F!Rqe{YAVg$H!=y`OJ6E_*RkPH4!83 zX&+CpT@KI4{ZuW7}$m~&c@38I>w9{V|vL&wDG}%9(52%r}n$|@< zl&?$oKBL43$mq8EDW~Log+S|2$$7Y+s^U*FjI>gWgmf==*?ly~=qL7FOa;QfMUxJuj|!@PIkLC{ z=J_>1$&K$`fF5J~bWW*bD*(ODvD=d}RwMY3HIgqJ(e8-O^mm+iNXCW45v6D6U_oz@ z$-eTYuvfAW=xR}Fi_1YHPZ8A|dF{E2GTE zqg;{eP+Rq#`lN<~)%5>~Fs6#sQQ3m{)QJp2?dDtq)QO}Z&m|saRzX)z%zv@OFSNfB z4~n3HR!niOo)dRIDh&dsVbRyFWiNBIzZ1<8zTEt4tC48j1#dsw(?WD83Yibqg;m3J zbz2r6^$vB-aV#kjvh%re*`bNKLp?=d)h|@1Zr(eOXT|eA-adM*OgGG}t@!xN*fC6w z#Z`?y_0ARd-blLM!}&m235@EASM>Q{Q;zsVb%Q=%mwT}_f(xIblPSX($4)(@;8zz0^By^?qsf|kuI5SCQ%)C4#((3EU&`1D=1Ak+sbc*1^5PAh zS{=%htejRw$^tnOMy-q1=5j8}Bf@UT@^E12;6V*p>sBo~W+Tea&?pw6VO)dWZ0|=! z!oLwwQhqe}ifZ?<^tcajXHudF;`jg|NF zf=KjuRZAjUKxOK3%$T>`Hl2NY>jYw@Od4I}bV_`-a^kXHf`GXlo~`G#9uk(tIjQU= zG0&>|xP+s9Ys_A)IlR=PKc34YN%WcfvdpYjn6h-gx9~*SvuK-Zz20owRzo>%fhY6s zj|v`&>odV{=Lf)s4t_~_2}U^m#ILYwu~ps|o-L1_Rz8PidZNZ6Xf~aW$Szekf3^b8 zi(u2Z8-Hl+ZmX5&9$#U5MFHDq_hr$~hng7ZMSu6ZvD-nXHNI1vGr*LF53LkZxvTUy zfL%n-4NECC+>LLq(NL~AE@DtMj94Za*^d6yC~t3Z$18r=SNvMQtTy8raPHMCPsP>L zbLwA`QB8VT5(LKX2%&6ODHUG3r)1yRT)J7}AmK-TVX)C_hejW~?A$+AUP`ksm*=(P z8)rU+SM0pb!->1>37Ve|7{`+yrJ~_mwcgl#lgTQNr!N`(m=qreui<8XErIq>(D^<>rF51$JFU_~Jr+M(? zJ^@*ayYN*O2=)%roVRv&AYNg73-vdnD(uOoaSlfQ!0$q=vyA6Z>ax5NxE-H$r|`ld zBeHxj-9V*ahRWOqoLL86L_R%q{uQt4bX{sDUtPJeE4^ce|X zYKP@pr1EKbkK@6W*>L0Sv&oOqfu-4b;Z(=0ucQY{OMu2e$X_}Uwf=e@p92`Ba@`G- zN`AvvoOZ8~kqFA+u^HAhhNJ3wD!Cvhed`(I0q@Fge&DV?bg;hFt}Y4%aU-$VnlgU% z#&RPH!THee+ljck`gg>vR+8Yu=6%J4pFmN<&Na#jGnsg>K8+Br{hhvs`yMp`_S*#&p(Hr6 z4Mm^(E(gfzFCwKbeCFhjNvcdN#4tXKP;!&;Rk$i+;&4!jECj}EqR^G@PKn6rGu_Ei zfqdoM1%97TiG@n_n#qupbt_5!L(v9lq9lht?;)zmKRhGz|!B(!H3%FAI(m#lIK(SYU?hZpGzq&gsczjy6*N% zrAr{q7b_sm`1VmB95

    S?LNqI(OTboPfLea3xw&6$+&HDd!0u?Bn)A2Oh42>}4*~ z+R+K z-jP<#-DaJ+ z>05<&@Wpv|JYYEaqF}2VEzOE!Z!zJ^nkR|c;kO}dM{8zp+moj^JSc&n56dM!cR~|W zvA+s?9^=YSK1CIdf0qM3v_;XX#43UbM{p1pF599f6JleC%2EI@VLL!544@%IdYUvr=Bbj& z9LdGNSw*0zs*|R8T0@L91rEti-2)rb?xgtv%5v2j$a?LLAiN-kT!?cy=yk8^Mga$s zF@$=^GSQKfWuTOV@Qf+TT#l40OUsgb?P%OU6aCgoVJ%(fsUpFSrwXOI5lsnGZjtR*q)g3N`-V)XP0@Po3LY?wWbaFlR3M&HG#A1 z+{sJUYRRxaJ&~f#OUhue|Dj}{%ID2o=3T_O{?UQx9XH)wAf>UyoPML@BC>T?<_Qb1;0EpWFlNwUMFH$;@S zb{wR2GOzTXBNC-AHZrgf6IMCR|FYF`$q+I}oG$*Y&v)QDeFBL%-l;7C> z<@j_m=ED&~T^(c2@roE{-*t0b+d34ZzGBx*kfUc$BgZzI`h5y{`{{S#f zX4e0u0G$7=0ROVEe_7bSEbLzv_Ad+jmxcYy!v1Ap|FW=uS=hfU>|Yl4FAMvZh5i4S zg)uVxcf|dFg<*{U_YFbD|ECqf|61r^Bw%7;Wo7%{w>Or%ybV;An>o7vfd+aRrx{bs zgHzci4}m;nCP)NbP7sn12!{Rw%oHX~SeTGc@WqL<5S zh21qJ2ed6(`j*2Re$NS7wa-+X?Vru2u{ zbhEg!u;i0HHoR(Q@=D1Wwg;k&#q36Bc2A0VV*#4UX^+yqqec19|FgC{1fjf6Q`o6PsVp?Lpe}R22FjLH z9KUQ#47s+pQ2(bcMhSeiPgZgIQ14saxBT{m&DfUdrNE_osamU)D|(AdD7@`#qB-GX z*|kco7J^>iP4s$!G|C!HRb7>?T7w{UHjmwX=Bh!H**sZ}9tsWZ==8+I+!Tyy;hPTI zo-r%>10_eTNX?N3m_$EZu!(BK4ARHdIG<`xLph#arG0}6`k@MFc|LuPV(4zz6x_;+ zf?^H>xlo7(TR%o}&q79IYDJns6jT{!6eNlvZ7QV`0-~Nd1#lmwT30ddypswTk?;jl zR$p*Yhiw{zF)25e^{o789!j9CgR?+z9L{^ZRv8R)8T}+{!74Al}6sq z^?c&qFICP3l2J94l;G-{K5!Az=i%N&!WgG;rr`@cA&Jq<5JqjKY!Y9db;0X)=fYp1 zo4up;eo13D)ZYN|ir0+c>bg?MDanDC&C%+r-8Wa`IVT~VbOWrB_`X8@uMU>9uA`}M z^mrxO1{PxA?kfY9m@WuSsOJ~A~UA=?P2nrk&hI4f4sSlx@%#FPfZ9BLyd)kr%vd{w2dDsK(a zU$jQr=mZPpE;Skr(bW`%W_GO#7(qMgy22k#BrI$`H6oALFbT*Am5H&~5DL?ERqx9z zZR4NvGR#%oDur9gxCq1}2NH!{q=aEON*32O;SgdW(~?@h^UA&jRO?IgVemqfv1vz5 z)if65@>h!Ke1MTAO|635`#MCCCIW%-5s`c&I=@jCO)Vc92?wYY&{m^b1$ex~z7fNr zQYcm06h|IT{tCqu8aZfdq?(FjnwG}8kt94xbw1E{7&Pen*!oa4GAr3ah-DNs3q?Nk z6@_>i=`@-rA>Vvb1jr^xMn)a_Sy?jp5~pm8|KdCJG(~fZ= z1^r3Ox)X80@U%B@)y1ij%@R4gS8dW~Lt;r?Q*9vuzN+?cJ-}AaK{`b1UoGw5YS8O} z&C82CGk;BtnsA)Sp@t80&@C2<nidNz3!HuHb8fC`0tTesw4Qws4Ccu zm`$maIU48**o2nu`S7l_aA3`#UqY~e_p#DGADr+F1Zl`7m7%8qC`>)N!AaCMtx#(P zk$ympZg@}p*Z>+p^_8;2M3e=;^L6WYkrNe=lnK4bFi;6bv#YpF?m4jLekVnSO(hk! zl))JbH4R#(#ZENJJN1UgoYz$+Ym`vA?rKNtS3xOb7j zaNK)-;7tpKR^U?(0&JodzXO1O-1=^D?y7<9906Q70kAo4{hi_75`giX`uN0gG)@8L z0ZHM;T>N8*vfcV1!C{oL8E8!-aRhJ_*be+xaqbF%KX45S@*CkWoCKoTLgV*I#+<-G zaQEE%xQ-h|e_R%4KU^=d5)1C--Q9%?J-&zsB|RbdJ$=e?dc(8bK!pWmvy;t^$!ia{6322`_@{kVVL0I0;XJ0W(pv4IF_S2OvTSte8$rjK)|j@=XYiAA)s{ zJxQib-(?3sTwP{-!e=mTE(FBfEXSi2>VsT27NyM}IBeVWXvWZozknEzcS&CR?8Xjv z)E^F38@EA0?bIA58#qu;-w8gM>Jw0n0RPVW_ZzsEdk$!Oj1(Vej+oVB3?fEp8cQ$+ z6H~r`O~@pJ;p`5z=`h(l7>t48WHeW&$4=pmjVoBc-3xM_3Ws|#*t^~14*!y=+U&xq zZErC*{fAgI^3Z}sq@#wK^Y01B;5r)p&j` z?{-04F96%-ILxZvrMlks*QxSP>c26T_q^#?=|aNeWAgaL54{@*;;V||p?0cRWK|6! zK2fMtQ{fn1pFTNg!IM8Rl!pO(t(Ao7@v>YJD#Nq!I(Q{>N6!BhpI;PKfj8t0_rh2Z zmVpOmv7QH>AB31D(qq~nX^)E9E|1uU;kZ7(y@X^>ft@tyiY zdry@nGLq~VNi`F>&*Yj;pW({saTq#ms{3#d8RYsX69)rjlJU7nR#q)0XxGxMmm;U>` z-Y+q!Ivn?E??b^+)8svTL7lqY*}?;`!Ts625@%P#Z6TIm7%p`_fUS6|;A`nb_0Q`$PD zeQx`5^8n{1?>*}|>+Qm+IGrDOHjn=W#Id&o~c5%`T}g zWGN^ZfLt3NyABOSb4RchL$sH`2M*nHy@0G#Aj6G4Aq42o>=-XnAsVr5d2yauYMv4a#ZXrO4jlEEr-MFe&eeDWdm-XzC1wiDXYwQ9;+; zpYLed)kAsXU=qoR$_$5o!5OA|!ey^jwA2Ra9~44Je#i z(Bq3`nH0F?CD)aqejX9Yp{u3LQP|ADhQb)O2XqiT!OXr}uTrzw@>3Jc$4GX=%DE znP#<)vCuEMFmC4KQG>VdUb$i!~bwQC45qhF@>S2;d7y z07yX%)#m^ZYQcvEz(^UxWj+9-^;d!`!g(DvFN)~SQEhUAjLFC=?OdihE_JM1Wbk#gX5xcv6)BHh(0de#6G_tQAMSRW@&uF zYhY_~KL0&|P8ztGUt!H0P3U~8ZHe2Qixmz{lz1B?@=EwVdSOV(K>LrIlc_7GHZw2| z{7&by{4d+nWTwS>!|k8n(^=E!k6qX+ZH{KI1Q!FXb68(~A2F_;_lalQYwW_Qnm9bR z-HA`P=NA4hug#N%7}W~(6u$1G8e#D%${f#cX?i;khS* zR=g$3+k>5Rg4YPxA*&;f9Mw~o3MJeM3m}duoQ@c3VzH>fd}wi)7r;u`P^5_h8xBc* zgi3>vXDONjdX(_JK$GV9Y6}sh=KQ?G>?(lBi|t z{kUHchtk`gJ*u}0O?SX-&;2saDRG{hLmZ(tmnY5Up%89!{Q4>-r71V(OzpB*F&D0) zEUfH)!C3~jL|r6ThNefL zVhzoDCSkfm6@kJ+#e^6u+lnFE3l-k+Xe?39A>oN30w4fqk=`H43J|4zMBE zDwqKGgP~!=C>Kj3q;BqIdDR#;Xnlr)b*X?;vH1;{!D>#<<&lRJ1Rpdi<))+z$EZM1 zZsKLl0A<0M7mLCV(ChoR=3#svM{E}ndmHTL?YEXNCG~u1Q8Po^rPv*9h_xbFeVP`) z^oktPIS;$nMCZ;oxP=8+2##7cbLB1N>VrU` z_{AWBVCI|ZvP|ulfkN?|_={U8lGlXZI3bD>z3 zBKcCFf@qlsv$2SDo)?uIM+iVW_L+|PLJHG0!q?=LGwJoeRLFUTPC!)&`48j2N z<-i}I0MU__;huCMV(Ff0j`8Z8-+y0hoZAy12)Wt+!xXo9QccNA`HcPm#PvB@oT*(;GM|Njqui+SQs~ zsJQnbrK_r4IKO!jDFeS#{vb&wtO!bA(M2_}bf#a-p`3-+k|#>&(-j}n*;i5 zKl&9q`ttKbPHiZ5ScAJM);puw(DROkopcL!KU@)|Iu%{fzdosT@|wr8-KCsE`t9m4 z!6FA`GR5t;socxH1NleqkM8|h*%w`l-Att?=biH5a-{s-*&4V5{U_3VkvamhI|f93 znelRxJcHJawx1Gg^+_u6|s0{nsR$sd!vvP5dh+_^m z)wTm$Md_ZH@Dl70EU_JigK#f)#}AO!@wq>nq>d)lKxiqKvat?G}sj!Ivyb?@X-kM=UV_RyXYGByT z_i?>_h-YxrL%4nU_IyFMn-TIZKOQ_*%D1eLm8`x+0t9;S01#5PKDsPFml~GGzxLOd z=^3q+>K%7M_}h&YG|p6C-}Xg*=T(D(71vwL=PYUgGjm}Uqn`7h+k!T1t@9=e?XG;i z?6f%dNZ4lCb~x>exf2XjsJ%>u4KQzp=^NH)R{bf4rMvLDOCHiKH(yO{c^j@$lxR66 ztj2yA5`pB@H@`{c{<6%RbPSv{3N;n)lI=+799=&vIZBT&+y&|1g*6TrTlal^A4T_V z05PYG#bBOopr*S)+-GL>*{f!zj)DDqCu`YP)zQh(sEBDfr}JH`kAAs~b!Vzp$~ahX z*Sg&GVZ=iVX~3|Y1SbGwE3zEd4TiDWJ%!T}LV_eZc%Dr6o=5pp52TL;IOW(u-ty-# zb7MO(IKd&S@Y~(0iAtSu-@f;KLGH9#3td#kD@6i!-8F`POqCfw7i3$bZ`{zUZ^2eS zF460@x?|KqTXP{L_~e>+dFSEw#;g7m=H}0sbv0~CVy5;itVZReu!Zxg$*Vj-H zvqTwBL?;+B_P>*#2O;HN$Z1|DweJtXF55=Y*-z-3<$;~{vODY=VC@&DB;J13Iir`{ zH?wz|I%>S_F}B^oL6)cC;d0&&v90yA!HCP`)?ka|CbM)3sstjZ&-7nb`&v7?KA$5d1=gH&=3hOOEV71h- z7)5Eto4kptrC9(N`|1F}U=UaV%*eIzEX~hq1ywQVY*C>c(Ed_QLoxCi;KB-3KDnuGO#E7@)bvge~{C{n zrE#=Fi+jXy`Z>8<9~{jnp8899b(lEiBx`|D|Gi6DYeDsUzx#ck5f z5qEan6LSzcUWB^ovpBMq_01|-yAl{8u_^44NHZXA$Jt{h#q>?)*2(heFOtu!@*qTt zM{v$I^!l`keEbs%-tIo}m%h(qgy%NQjM-xF4E`nw4-|D~q|Sq32!RGst(64op{i8w`9poE^tsH(P*npdf@;Vr0NUxB5>sI)_18ho zEQrW}0;6PMiY+7StZ~ckSJ)KIvEiT9|P9!!$FJcGy z=g-fK-6At3%*8MYGX{he5_SD;YmfzaKim+U`87i0;HTSJt8g0b0OZ@&_YA+kvY>=XXA#=4}r7O z6H#&Mb}|}N2lSdjrRl8tB7M((eK!rS{53Haw^~hcy|Lm{ZaD6%NE6n`3bNsr5s@2D zJj8x9{rjYd1LlqqEULC9^hK8l7hXT_>rBO^U1v#WtNkkM)Sd+_i!iPZV9Wx1aalf4 zsRVj4zO;BruOPsC9r$$%?h)+LC7q)Dl2wo*{)I>pSr+%fQ&KJx5&j#W38#!%+N;=`gB(ffPgbm}&8y`_tgyvQk9ls`(p10oEH zU=sv`_jvMQeMH1!&D*&QBkYr9`MGoq7H3Zx&OKRJQ_`ZljeEaM4O1$2$u{zXR>je{YN6*FnYRAGCQi2`HXq;Tk(}Dm39s!iD>wO!SY}4qt?!pN|L63Lw%uz7Sitz_IDDty{X_i*^|*=mvos@_ zzP*WpIYULTvf5ifuwQu*Rbem{f~a@490dYsS;hqnD7b12C@bVe3}Pko2OF-Fb%HJ!H)BKc@$63x)KHx7PaAK063W93KHU@{rDLa6cBtmToL zqi8KF_2hZehi3D*$Px)XKl^f~)pZ1jG9fE#A5z|M7|zQ(5Mc7Tf9Ue7NC%5AmYAC; zYqjg!yxxu9;mFmcUQb( z-dlu^xT_A~BHaq**X@Q=FDiV?E*Ga=W42FtBXKBM7$0JKZ>@$aMsu@+(=2FW0F2o}H% zq!)7F134AClY#&fcK8Fq77Q>zSPmnIINTWG4=uPU0dy|{;U!EEnjeg2ydHwkg&SCa zFl2$&{!YdEnH$)+XevRkN8a86GMS`_Y*SdE&k`65pt`Gp}Ej{px)>0mD5 zY@Imo>_LPlMpPLDpyI6NY`C~A!}{^L_!|Nci`EM9u5d(kRlzN_8ujf0(+3*!L+NVU zKd?JXBU;P5Qr9g?7AtnSY-9P1cO3lS&@l6Ul7fOXJ}eLHoi6f=L|+_Ivx2u&`V8VY zoLiIUV*dnIp;NU3;JIdDhBeW}x3S6jlP?{Pevmjf5UA|w{H#pQglDT&{KJPQIDmyp zocI}Xxo8NOd5FCR4*c?-Ls^;Q7A0)-x?gfFf_6F7SdP_NrVY}fFA0M3cL}<)Yff5t z+H;5FEAvs0<1}PZk7GXs7zH>gjcoZHF+^YTl4Ac{9ofOAijLBT_tUAlNzIV>)0VBgsy~ zQ?SQR*z<8z9N+hiMNs7=BgviwM`X#fd%o z6X6;GK7+pWv3h2@qs(KOOh=D0-&k2`DSJ~k9QLt-V^}1gUIPzG59v`2GPpJV$;iAC zhYSuPGEN`|jkPK@HwmuKtNf3zi0*!s9~)JS@7HWx=O0#b>wphjY?c5B>jFxW?(f5{ z{HMHy*%J3+{aKnX_;XWD83{T&oWV+|CsP@d5)2k6Erl$9(Z@cU`AV5;OKT8!v^nb~ zi)StWxovlUyW&FAEi@{1xkeOL0{G30xkw*>dHNJxU2d+$^Q)$!B6)^SZ#k)5bx9x} z2+jrV_{J>XJEK>>77v%4hLKj~Pg}hE1iSi)OQ&;>)aNse-n}MdZ+JRhenXh*F3pZI zo2Wgq@K|+qDSaqoIl$sdZ4`e92AV#907XECPuVQngNDOmj%=jR&LIuqL~{!VycZWg zFrT+H_@1}Bkk2{3$zH#e*IVS~ zYOKREcL6DSI~{vL{K{X8d>s2hgOFc#_%?U_6GNtdZSXme-VP5r7~8+4?^5QcJ_3#6 z;!Xq#UGKTa566oS6TT}DFO+g*Va@~!pUt?`OP--o0u*c0WAu5oZ-5)^iO?9<5!M!R zs_}lwKd4Cm^Tm7EKRQOo5m4npR_SQ5;G>u{N?4&uT!x$r;R3xu1w+{2;e z6^N>Hf}|auC_`3FFNYi8(x?q0sA03S_N^jaae!1t3U#~Bc)pBG5+)~PBjAVe^!!1p z0P0nFB;o&3e4uWs6z6?#Uh1_=l&nQXUuRZGz@7)6niwhGL-8UuE8C5z96A@Vjpi%3 zx`8HBb9+-}q4@|p`!xj~58b!H7z?#vGhpMaM8t|am8VFGaPE!ZmVwbXim@keU^3Le z`V*nAvY=6YHT&l?ir?355&U)A*%qGqamwGwSCGB6-E|j_r^IbH|pPxA4%oD6!m1;Agfda*Rgx5bQA#?-zDy znV;@cv3-=&l4$ee(Hn*&{8$;Vnu1$@H2`aTo8Y=>9rF7A$aMfi+vOc@PJ7q*)LHHcevy0YcR5Oz6+JsfIsmn8mb%Qi$Qk97pLw zaQaq|KteKFeUB&Ga)5Rs{P!wp&ajViPQp=@Du}xvR*`fEJDXvHQKa8Eku4DHRC>i* zGZz1leUfQfYJQKj2zrz`PxL5fIBJS+;}cPVplT`&Fa-&uug4pFnbgL2{f~N4ig_X6y%zu36&i?5;b|k3K~P!3M0HGI@DF3(CEXU z--g8J0Y4KGotxL<)iB(^f+0DBUNGD&w_@`URr&38CId3#71V-F>Gu0GnEfdlFYCu| z-c^8|4%rpoHI5q!&gYqWmKFCySjRKvQ&H0V_xt4g*#T{+2&>D=BiP|b<{ zQmSnzgPwy>3wc#0wk_tshCx8BkVwspf?{0afQR;AmraA#WQ(5yrAH0D+eL`{ZGqPR z(~mPxYG_#zgwYs{q-PAOhOMqo7T?BGjO}#28}g^I5>roxS1Bd1mZTmGqgv=BU_FU6 z=_K+Y*!U|$v>D?p02m9qleP0`uw3_xOOZI{E-&@bt#Ge|0P3-J81q5v7>p^lysg=;P7`6#zdDudBQ z%Ei<(1oseqq|ouLF+X&8F+sGwDaT`BB6~sGC%eIdJZ`pO1~%hMEHf`4`HDi{B!0F_ z_a5LsF67K>nwS|riT-KOp7&L5M!>6a7mq;@m#)YKu4SgXSRcobFjfj^jXWN-_ooitlRL_C7>z0)DY-S$LZC`~_z*vQm!;T1tj zJjeZY_PKM67bkb0WG@~2AlP|Tw`u+PJJWi}pG}&a!9o~!QW@myKKVS*)5XqOO?RnQp`jlahh&+>#LxG)HL#CGsW0 zVN)x$i3&uGA&VWPhG9Jv`tB#RcQ!O@^m|`)YdjD~Lta)83Wh8q5PAmhVQ+eOYJ-k@ zXjaK{SRxd4dT;bG?+WN3Bk!d5{6fpQN%OBULDNyzb0q0}BrBuh%lRSTDtDsq6Yivn zH(lEg3S|?7R6I6({WD4uE6@ouHSWqz6eeWvj%E*z5E;kNHft>_7~P#+$uYJnMXW?C zx21eAr;J8K1YB2q+z!C@E9nrPMpq{ zmr$t7?{W|#h5PrHgJ%XQho|~fsXnBkWKkl#>`N`TO0|*lkY9CEqA`({!(l*84s@!n z+>w9_Yhio*iq0MB3MITX$kp%1)iEWeuGYwKerd=wj(q8rADZq8 z2e-m`zCZCh0mQzNAdMitc9>kbu73C!``&@6bc#hV=%YlLP;TyAZ8@p)=dF!*aLvwp z+u8AfOq>drQKP;f#zWm;I4>jJY&cpQ8$@t{F7rYY2Z$!^zcv`*29LuC6)t4LLZsK< zU*m4bUY=QJFb4#Ua>fxsCL!PixUdd)!^3HE25};v+j5B`a`ttWxDxOxom_ zO{R3h)UJ#aP5tF(JU-YF4Ys+#*1quUc{vUmWOh5FNn(ns!;aM3vpVnf{=2aMS;5lWb?trIIU+v3c0)$VTsOAzOTQ>ELRBt%W>cG zDZA*X0uSJXzvRsXZ!!UXM}l2I1>=l&bZ>O_WE*IJ1fF*8&tOwW$EJtD(=Ni@+5v-c z3z*pq%tIe(Y0j6=eRVc6xoR95Jy&-u-H9&{-8A`F5#H@2Zbz~lIkA*%W*G2(=Ka>e zyuKvN&X3pLyZCnE8{Bwfuh=^dS$#se`W@K#r^dXxUtXM$hk(g^ii>oEfjsH@CTN=z z0%&=mizLzkg&S(bzAJ@U@q;SyE(E>a7ML|Y_k@ku2x%^EG8O}fIf0!bPoHhvs4wn6 zH!O+EZP{jBka52q4?39NRcvelIQeEbA3@tF;WIa^w~{J)FOqE^=XW!ldCayS?pE>U zx@~p7hRz-IvXY7tnF%a9ps0+M&-AblN`jPY2xDYPy6u*ryGB zKRojYio{Wopr{G)tHR`n>uaH;AY`HzLOvGIc zCROjYxEewgkthxS;LO@eJPGP+zJ6A(xv)zNcsohXQFxdNcjD1a$7;5W9r)cFXSJ^q zTb<5ok|SHzoaOj)(Z-tqs%k#kj9CPvFJXo9Ss+S1Q?B&>E;dgz2&nW{{Zm46LkF7x zBvJj{;oRM=_AJM^^2kD;PgrQu3_U%DeN$hOJ5lzjHMwm` z*yzg2>YfYk=MNln@#l^&t;{di{HT7!$gXv`;PpF62tVd(rCRx9ehROIRzZQ>72ZmP z-O8^oTr0z(W#eLI<|YpX#$0cI%S>QvY=sGXeNet~%r$x}X=}yh|BFF{puc1_!Gfv_ zCA_tjiYpx(C7f#>EuyTVHMf>jdwz9xb(+N7>Ifl4-F1=0QD-9nyK9U6Ljv=r20J@@ zqi*by+J((>`3e=6#W6OfKaR`L`69oSx_%|+{wP)J%CTg4D)TXKhQ&#j8fKK}5^&tA zevMLbb=4#scMXk=hGR=3QwZ=a))C11-;8Rmq%ZA#1`a}#x*B^`ZQo8G%yH_XTXlUy z-$@@y-shO|*5W`pPzZc`CP!oii{q0c)6Qs5W7%U+0$7=BBkA1&i}~8Hm5Is8FSkM6 ztFtu_l)C+?>>QQRyHkq`;UE?#7L+0wE@sBUG)l+F7^$f?n6_Vkt^FuosT@9~H3!Z*aQ4LB6T8qBuHQ{j8y-DNZ5E zu@EFp!#x*`IvIwe$N=bZCoD)2A>Ak75Mk*x6)57hMPNr+>&*+2=oiKdg)c=KX3_QV z`O;(0G8@y53208w^F@w9R=cQFr|g>^x+60+Id+$z>U)r!=ck%o^3ESThBQF&uglGd zH?t&Cx4{bkq{{1Br3AIfC=dPK19!vA{FfJnwtzg>FXCR-3W6u)pyJ_~=S(%r{svI7 zLoGFeNCyV&SEf&gJ+7}I1Rpl*WnQjzM4?8Rrj)iDlnMJNLQo2r4ArhCSJ}ywRt#M= zBDfm#o=Jv=L5+|s)Ds}`x1}T+dy8F}TG z)&zzrXxET36Zvb|*+ZoKhU(@c2%{e@a`%PAej2H%C)7kZkHU~Sb+sP}2hCZ8UFQ4V zR8w(_{gCoZTP?q84!l|N@%Uu#4w*=LOC`h3Bv(S2wi=e-irfgXk$SckamT(CrXc&U z2(K-=wBKYN`qP=gLK$!PtTkQiE9thnu1taLzpfk zRQ7qcCD9enFe>^;$Li?nnDG%pLrV#)m2Ugch*zc&KNWBs(EO33C@9b_Lac(Pt~iRw zO=*^L_&W_2;#_KiBN|DIk73ytch1=;rW2}}d)?%WT7pgU%=+%9#I_}~O&Bc7*VRo{ z#Q;;7r}eQBMd+{OSjq;aNQajBPcpNy1f#8MSsH}-R>mz_Xfxui=hfx~hq>WmI%vt^ z4TkW-q_32Dwn;6fDVt^mwA?%EuQpsR8k%w61`l)H+`pvSgw>zVtkJa{G?0|9fs!g^ z!2n`|dRX|g~L%=vNAW$fv&V%Nvz2oWelCS;V<@GY`_3q*q zM`Y~;p$_*ZPnREV2zSpF5A;spGaNXs5ghiHD_jlW4@uTu5ngvM(U0i&lbg>%Z4WLg zu=NHwlhzA1jw7$rA2>98rs#h);%4G;51;S%81r!N-QqO?v(q89^8t^%UXi;QEp8R< z#%o+96-y76hwb6VODpZEE~ZPNOGz1L3SP#-8SVNLjO`p-YUL2sr8D#4?uxeO0cFbv zCcb-Cym^#!sP}W!DF@Ops>-F-U04Jusyymr)W#eO&qtwULe2C?mz5pHtel8OJyl~e z7Fs9TI2vOa7?`N)2?hFQ;!O!xRJv%&(${leQnp!WE@&XBT`eXaL%G%SELA`w*Iy3` zOSH?3dJl>_O{*6ZwYc*8Y8Me|Dt9_t77^(yjozVS6O{Vy&@t#Uvm`mCY*VKC?b~@n zO7Xo`Hz~Tfh)VFscSFy^=+$a3Zo?l^3Yj4T^i-)J*_NssQ zJ7;5J{+E*{x_^2+7qYUn7c{ifw*^?+TLEKV0JBoM7KSwZd~YvG34orVt*$-5%2M9Y z7GMPQSZ=OsY=`&ex*W*)+b=p56C(p26$8*CIvqU=3mzLQohFT_y{$(9Wx}2fUdQOA;8$g{;eL+?Yh08g%Tbsu*zHWz<3;n z^uShuR=aXwq7`(K=?|GPD=X545+DlNSKEhpIUQZI_L`MOX@ z)P)_P;RG&IBOGssXfy^dtm@YBaPqGPIke!2(d2U$kYDCb%eaA_V{QJ`T=#6PR|05H z9`1g#g~ndTfjuIN*T-1O4{NI_&SDbG$V~))B z-1h>_9xn8q)Mg9&8J{m$ct!vj(+-RG!!f&d3?2YW?x~_V{YK7{-Q7dPi=SubY3>wF z%z}Xav9-d2>umH2Zq;3v^a{8@_H%*TwOZTWsLTB41;1WXRI>~;#a0tp&5Eq@1F7QOpY=hhc3rFxNbWWBH(0iu zKBheRyAGUo=nPohj&Gq|N3B_A5%M@g--}Nh4rrTZ3{)C_^}Onj(w-LZEXBEidH@V) zXHy41v5F7S=pbDvuOnQjPm^t-T}cjD*(3;h(tf&!YC*$q2W#(nNgR*X{z=d-FZp5% zh5cCRdBHI%;2GMcdZFHeCjJ7+q;>)2Y`!IogZUV_NOhmSgWp~h_#|~H=sC01ShNze z2JpOqn*VZ-{Qwv|oyNUq;U93d=ZV&ido}gdb0*rWv>T=HlYW5P z`p>(9V?sYe`|FzVC;;8| z|EBWm+8O>X`CoSiz}C)Qz(m*fZN*FI{&~;L21%m~Ft9hVQ)hYG9l*Wvwo4co81NYX zx@Tp>qi3Q81{I+FUG|p#mkVeB%#6oEPmjk8v}1ounV1>=Rp+hExAxxZ{guASc+0<~ zKz_)-?*A(POXeH>t^Qm3cD?Dz3e@Q@er9IoxBK7q-)M}qtpCFc)Z>l+FIjIo{mK7Z z$KQJXq4#h7|0;j$!`uB^IWUC6+ra+MDTMd?l#+v_QLs|91iZ!J!TY`C|9%Mkr^iaV z|IKCPzijmB7+D!<|NT^0admT7n3>tr+8uEtNftI5YoQ-W#zOqy(nZAUylo)D&(Dwe zsZ)YC2A=`nhls)8BYYjAdOdTIPQ7WV;$mny9EGnM-x8$ap_7@JS!F{TZ_&fdL$Uuu zQyV?dNZ*bGLIk({)akW}G|g^S%MECtZ&ulQql-wmMA*YC1R>tDnk{oQE)Dk_1%IK= z-!a)t*y)vfTtoaR6W`C}2Tg;^o|`a>yI|1fXZ!hjIg^W4G5${NT1P=e$SWU`o zx(WJINgi`IMI1%FQ0WwAO-(pSEpfl;uOryP;q=4gjcpH?E{TiR%lsCfc@c#lai6z$ zUC`WuSO*3CBw9%83o?p#f`7hhi)Cj^S9wQ1g}8t8)EPjD5@-@h5*$P^fPR`P)}>?A zUz-~cJ;Ehn@lIKGpsQH-{V>1}s~LANL_u(vRGY&VPrvUlrs(gA{WCQMZ$Qe1fBH@HOZ(XU;UCnH^Su*FUf`TJ2GFB$x~v`y?D2{3@ZD0ZBO=_tCoh%hjD%^jr_hVe_|iY_p}gGD|ZH z)tTkGnrhvz9-7A&yx}UX=KC?dp(Uu)N!o0UEoF6i->sGSUL^2;?mDQ9lIS}oXcf*B zDT;xGzEJMOj>{(+T)NnKh!i35!w~nnr{}geN7shE6YzdczZVZ z!QHQ3uPmz~%ZsTx ze|B#T8ZQ=;P$@opx`$hO$cMfWq}8aQf-@11981W~_082U#-IP_6EZajB(1+gXaucb zEU{#0%B+9aV8cwhL%n4tjf&iI(g><408Ld&l|*qk)^sQaH%gGy?Vhlgw6B84h#=K9 z1X>p#YjHf;K!DXTtQ-^b(P&a5E{$rM#Q4;6*e69erkCGBvqofdvChagqo9}^zj%ZN z;%UAgbOvG7>(pIBq_5~g5*G}M$&~G&d*Jdd(Y^8HfB*{;%Z9IOTpOmTYP@6n< zL{l2PrX|O}m|)da{UlA+J*A5_?-H`LcQ9@mjg>qJ3{p`-mZ0a7`xz_|SuSvZK6)hq zdx|jLD0!T&FZ$I}U!_PO^c03zm_^s#A{vV@DP|$_yGK`2?}&0d7&%p>98&=JU0%(* zaKGFFxQ_490b$7|gpaXThaN0aGCB=siXUpC@1`LfxGvhUpJ5F;ax)HK*?B{u@9E@rtf{4rcbtao*R2)E#)9r&ezW_8dh`3rWiVRe-HI?00 zRHQA`K!X#jnl9-!GgTWoRUxpi0GK~}i%PZyoEj{f z!$U|0tsf%5e-J-QR@gN=W6tg*SAtybKx{)=CK3qOBQm~ph*nFMGR^E)06H(f2!LjZ zpBCgE#$0a8qVb4FW|$uxM*8(B++aFD0<8cjUB{i;DvN9|0hWC4UJ9Q8)Zdevyum@N zNpvS$DIuKCg8I?)*rgoM$IpO(>u8J-Ll=Af^<=+KvLfqv(5M@1B|O>EQ-YAOK2mf9 zEE%6~5HnT~Qr9MXLDJ5rE(>g=wFM%PQFB~hSWs4N1Y`05t8e+lNjT`Ss^_GQs`MLa(`m3A9Ke)`lQ(fo&mOCqRMfaI22W15i zBAW+4g{U=0$K)WayxaY8IeXYo zpGtrwVnQ|^g@7EX;0MuG_^7iP#5VSDWl?9Q05WUuZsCbr3(+V79gjk|M55D&dbg3Q zwyk13l6bl)uY|1LCb>}wp4mL37)p#96v&(zHQSn?Ny(DZQPd*($7iG0W!ow>*5-2L zq#?-RC$I){9i391rkCU?5Rk%5RUVD^UT!?s4}(q7K0kG?f3)*06+RO>R2FCz=7U%3 zUE516c-L3>yNjFutoaQ6eId10QYe>SSFUz8t<2ocQF>gD*;lk!1~aVe1M&(Vwn~iB zyp_K!Wt}Qt-3KeMSd=l94HrtRth*$Xp>k{T)`olRbvV zamASym%ECR6!i?NOGWCAkQwS$Ra~etIN1D$ZfnSk_4>AR@RQHjxb0XK>|l|M%*;(F zRvyuZeJo|tE4kL;xI#-{krm|nWEKG0wBwBheE7?-`#FhbB zc4lVtO;){TT9p~LuqvgjC4QzxsT85wJb|v1xQG^mFL!2_3`Qf$mjo8ojy4s96xVe6@&_0eR8^xHEO`CuM;Hh#um20$Yhx8 znCRCWYw|?|AZ`lXjg8jR|IP<+H37I9(CF;UiDYH%?hM7^?Be?dQq4WW#|F;8hKJSC z+c|}WwY824E5z1OQI9okE5ipNfgG8pk44LcRkvZy{#kfZXFmh-^FGF)1||*H>!RZe z6TO4OtAMGT#qBVk$qmO)6N}bCB7ap01vaeQgvNetG2ggv)W?+$OPB2l-K3=`SJydl zuf=%R?>H~;Za0bzhELdi$DcsUv{#2d_rH$a;2&XlrB?rHvdvFH;e4d*LZCrMQMVIS zO6aYqBXh~5DkL^xP%}~Zypn=$!IvJOpJu_=l@tW$jGN@{-LbjrF}~xA#4Yl$?hU6` zNB)qtOj=niKE*!y^()qXU|mk0u@K=1LeaGQD<`ag`ao*0%Vg+KSc#A5fP5<3E9c$G z>?ya$)Aep6bV*;|&l`(?O1`^JarG)w-Aa?E;lj+kHf!)%&cH=B z_k^_PIFH6RiQmgE=)CF{uwi{w(=&fwe4M2%?XV;@va=K)Hz#3FuVOEnwV`MrE~-H= z6OT$7_+nz33TAB7x%Xu+8SGPNt+zqSC+Q{_CgK?dzLMev{t_(13$v!01d4;NtK`LO zl$fBa8r9Gx*){wF4Bxy%xrEbUm?=$Ly$5~A`=%qmCs6iI7d!B{Ti>qMKZE%!Sz@VU znySfZE%m+7UvJ;tV*3OPsjko07#Dwgo_$7HTC2m9b5yFf$;y??a?#n;IFR%Q5J;)$ zA=Q_~ka=^Wf_~e4A5M;%JCL_7Z*{UJec4wNe4FG1{6}9@qin8dra_}|Ndz=?Vy8ZS zLFHS(21IH;K?7SYSgxjL<(GGj#A+c^ZE0ER$n|3kX^v!6Vx$9_O4NYGB!(?h9`P>QD+Q)hFcmWj1=(=H1io zjHlk0p~bG4R9WTIo~01tB*Nn@YMWXq(J-OX$ph=fiC4!|(R{^vP%1UT)Or#T70Uvo zS&q&FP=BNnE&Hx1sqc#r5Ttc%J_zYDC!n!NV{98?NHJ1-+1Og7X<4HnQbBClBM?(c z&1sO-8f4n4MBlfI6h8>TP(v}mzyf@d=mL_oXSHy}J$@kElzn1ksq{_9lw+wx!06~J zvjgpOs#rR^X?e1(hG&u*N>@X4k04dfJ zg&5Z_xm_J?X%j43D3Hy{VMWu(kmE7kwl*d;uiO6Y{p^>{wAgx6ls;3-rh43oRZiw2 zY&H_a&BkQICecp$&C+xVp_W)aNCGLJAl)WU#8=p$TFy&Do9ZKnSr0V@-eoc2I~b;P zzG_#GsKpA;O^*hsIseozNSCaNj!FsY+hf;zU&=ebqz{hPjLq;Ra2)!qxvf_T(@P2w zy@Iv%IAkiz1ViEaE~ddAjN}+Mi=Aja_8Kp}{9HXe1ti6yCAEJqyfB*!w~h1d9Z0brNU`*nfbMPyNOk8wOWU3edR`xFM%FnWt)U@&!pjuA2BP9xT& zTV(^HIkjSKpsxerE~nv;l{avdh<6TZYG=Nr>N}Cu*sGTFl^4yTS35IS!s>bT!Bp&S zg;Y==A&Fi2suq=fY#+5kniPi;S8%>cWzqJWx>3(`G4iz8Ewh`N zodcD?Zs1H?qglYwpYv@vB~>bA5YM$4J9E{b;)9zoP*p8lAl>}%Z8N?MNYpI-q zm7*bQF}9&)+;q)oi8yDEhW6d^|3Dja*$6|6(b~&asYH_+-+52d(;~C;>=b78T5?=| z;AQkItl+?6$+7nI9cNzp1Dex2&8F{;>ef~spY)|87cNb!r+B|mB)dCdVsXqAE<1Sg4a+wJJmtw&$B_ z{U$FaRnG3Sqp=r{%NpF8`{TOw z%lk!8R(xJLZ;%f?Ci2Kx8h6Hu6D}bGY~Kd=^k`HdZ5smZPZAaMrKmI}H6EU< zwB0<(O8A{Dq*hXz9QBQtni3i+thXiHZWg3@#C~`*zwUf;kElmzxvAAgp_5+njOWH= z?9?hqEf$*t^;0DC;moLjAR^Dx5BxdXqoRB23l}4*O*sdTtyUmYmlE%qL*y7p!hthg zgl@(;z)G_T7fTaKm-^+!1(i0NoqmKn&eZvQJ5jpLnf_YM188_qZLF!I6`aRr_~L914v#PwYmBhipqh;ovl;4u`ImQ!IIWub%JK2F3%wP3$^D%z+~rBA`lgFH}wj>=95Ub)7K6)W(gn#nD)p3L_^Oz<@3y#GlD zy&(aFg7jTm(@_tmZ;aWf?5K=V@s-M24Kde))>^RVWXSlc>2}HVVvJ@kXy>QbyQxRp z69}2m_kZ#2^-fjIFm*L`u{`rZxkRI`;I6uAIA1$n4VS$gGXyDqtk8(!c_}S6fHlA# z@~Esy9>HTGuwq0&%B^<$%+c+}gp)f{lDORA4bI8oyN*|bR>YeC)k53o&a5z|T@_ZG zC)Ag-_~p3vGr~faQnANTt2X!dit`RC2X*$u@+(x$$(xl5`P138n_UOpou&5qapyVd z%oe>pwZucwBr_Xs*V7IV9!@n}iT*XdxN{{#kP06#y$Xy&WM8fP8Tfk9Q4`gAwbB@h zXu&84i4&Hqy9CrI9Q!RuLCxe-W6z5*=Ns*{fE5;4j@fd%DqLo#mW+y@^EhR~cI)b! zehYdAEztV9SEev@Nzh@lS?_be3B9$7`{Ab!KVwgQ>qjMo2kCrJw|LKGhR@sx(^l2l z%zPIPgHzqfhv{cgHT$uiS!Q16jxdBv$5-9l`nrz06sGF17uu8SYZG}QxOr8gUW&Pl zE=UFLh5JysLRH%s2=@nnJw zb&FXkQbsw9DH0c_F9+wY2i9B;RWJSE_7d%v<7~EA`EW#2V}vjE8sfSS#CWtuP~{#SQAE750kE-^J&ju%@urlODGLjo0zhntNg~EayKab2Y>m zd-x$csJQb-34aV7nWv7XrWTT=Z7X8L1!QE&?GM;kuke8{`8q`ub0q0^FWG*Fzd`BB z;5VW2tKmOG{ZhT3%swc(7fbGj0Tr}k;ZUqTI8^I5%5Nk;_ZJv0b*W-`C?G>R!gfZpz2h+A_ldg1 z7t#t8{An_=BZzKRTk2_SM=f|3*4jLl63cn+A!^aCiq$Kh7J{dfrvr=qkHD86<%z4~ z9#bkKGi6uqM03@vyJxEo;mZ2`;2i16C7c{wEB~o3rh9Qb_{2H z$jHcU%aX6q*f8D4gkLJ@V_0xThtp*YI0oAmcy>L~{o@A3h6z7!JnyP$xpuyF?o?AL;*^kL-V%n(O4{X4Bj#Q|!(H$;{FJ13|@(Kta zf1>}wt`hg~9E*aqMPt~G$>TJq$+B#z9Pui#7>kwz8<_(;CW;+2#H=4M^fk!TsEy0X zEoxrUak|rTu9`hG&o_2d0DJm10+wyE!jMiKUBU2zv5l9a>OxY*S3wN(q3hN4Wkvbs z>A0VVAH`2*aGhH7btm)XJ>-eGma5ZW`BCRuh6Gm%`6AQF2ApL9kD9icy?pjW2m1$(qLPz!I;=fKZ{(46D)zxq2jad=Qhps$ z%oKKyh1UUR4OO~Lz6XRa98;=-2rMBQINV{?;A5i!?N^x zoQC>It@>1wALMb+NK;Pdu{-2#9ACM2`YY2N{{De$4puSmwqEhGaAYnVGVY!RnTKgnJx^}Heip=2bWGbJVx^}Hlnu`hXIbHdYusi`Im>*sVB|( z?=u#?sLFh@bAO`puZY{7&Nm-Ygu5mR)nC@k7tw&Tm?yGb?>XG68SAg6XR39z6JUW4miMYqCeVy8%GWr#MVBlNZox`Y<#|#+5v^Wjfu~Q6c4JndI+cPM6hy-Y~|Vo^wr;ozsunzT%E;9(#?(7~rUl48pg083!%y zhmvd3>1yajfRa+JkB6yRt(V-n)M{7VJC$qC-q{Pkq&?WLp2vv`TmKD z1S(fi?TecK>@pG~M#lgKv|4!+N0A|4zKjDnN&*P=X9vDgs38p<`%XWov8MGZsGILu z{a`szK~Q5q*2AErzUyQ{#Y3k&(NHwps9v_TBvx-NH zWaeEB&uOK_$imEvx{eyyjy#tyw>K$jbfPtqHEjLastlAdY3%7s1AYXkEHMPJ!J zM{&ZHGhZI~>5;pGqp|_>v2`RyA^R$me{wah>DZ&*^{M_*UK}=?hf#&qJ&Y+URU+s* z;Y<8#mi;!_vQi-l__WwK+e!l#L#e`Ht$l{Z>eP;I7|y)S7|0{1lN+p?iY$NnP1-eW zkNySi{6;jzYub81fJq8}*Ch_K_nj=A6F?H=H2Pz>>y4X~vjV{faCp{VvSJ{(6>5{b zYj(R+jjV2t0N*)~B(Hk&gx*0lHZyT}`3$-DBx40K`>HJ8)xTlTO1+*kx}kvW8~@13 z$q{cv5$(vIUX>g52fZjRM|m|W0_?ua##Fn+ z@*q+7qLQ$%!d(%irY+N+{MA?G9J`}Y41tsy4F5ftts$2IdPA%82~AJ4U#riwzT5lB zhqGhhCRF!E{btc`vLn>)a|A0N+$*~u@w)tjNQWGV;FhkPX?k3`;?VF*&oU~VV?W)^ z;$^xO8(a=(Zn-$8t9G{xwDeo*X)A7#Q_FJ}BgX@+&KGlBHLrtRvzx@9%L;hyl6O3h z8|&9*EvD1QclRr2+YL?VTH+nZ-1KkK6@IzbKwrAK?lMKw?Ym z$qRo+J~v1!fSe~CpsJy-ZlL1xc*{gzMzpZyMjz&YZyFsiW59C%1KKPIWoNi5!Ju0V zeYTUy#B7c?7I@bqLWYG78E(Fv>#;lB z9Vy5R*Mk&|AP5V6iJgC(@2*aUfG%~Gy+PaVXsctUy~b2J$*A69FP8{V0!Rxw3f?JZ3lbnk!h-YLq(Kp@bI@Xiqg`@5g1bK6r)RU`M)ZI) z!|Cr9Xg=NRJ0HPhQ+IbyU=P>|=Y8Hj!3^$s1P@@jv@uP-GU1-U6%!GI`-(^i(wg1b zskzsb{W)UMuWgYnYOg;ykie#mxF%K`2^$h-O*;h@%wj4qVH-R^k8lE8p)bbyRD_5= zEY`m(TN1<<1Y&Cz7X#utr+3^Oq}9e0fe{oJ3MO&d0ynsifNY=U>tYE)kolK_cE+uA-VNAtxJJK zJlV-e=o|d4gtAAWKtFE-hGbfcnIb)?@$tvYKWZ6?nhVgl>I-ht zGtP&d;3jA^ravgl<+N5OTZLzP9LTb2k&x{$oU=9BS8#%**x)4uCH8@T6wf709acL` z6{SMQOFfrbZ%q{xNjh^5tit9mN)!|gJ0c*AE5WViL_KRYU~b!uw*BHZjG*SDAbW({ zbIz$6arP-9CIf$nMJzy+d}1QQYs>5G;JZggl?R2&k-t=XIOm1RSoKwt@~i6(DQ>R#ARot-gh#|3#b(vQ$d}Zk zC0C;uA9bI%PS>IjX$`4|L^1A?bv@VQH%1*R%(2Re{i1K`wb`kB*xsz3l*(V?+tv7b zF2^DD_+dU`*frmxAwdk`Ynef4I$1EI6_3BbbcQawTF4Jwmo1Vo{+G3qiXsckVj@zx*^FG+nFFljOrxvyA+E#oME%4l z`0!I8m^Xs>*qziGJTb8G50-+C4nb$|^ed~%iisS;^u$E4!=V7r!Um~Y-&}I;>givM@so`Aj%@_khDZuLqNsd@78BWw95Z(Z?bS#EUXn z3fa%ElQ`1-O33||g)btNh4zf3ZF)c8>#Y=U(7JH|6?I<(>^-igK7|3DPFp8r+fQnf zhj;In7AR{mB(jBo z)(D#6w>T{*f}uYdCD|t9Hku_Y6Lp$D_ha>uj;nVm5h}Ur6T`vWY2mjYB4`Jmvj12K zvT#R2n4Y8w+Pk!r34*cK!-9Th(E-M_8u209{ zis#Jd1T*g!O}G@&_C7%yYwM_Mdp9Hf?RIcVntl@haSW-c?4jWoSHFJ$0;$r-d5pe{ zW8LFkTW(-v26su=3vyVbGp=q*$CsOn zrG@!p>!tD^t2L(zUV%1Vn3hc>M_lfN8fypFF=nn6x;NS&t7bZ{EbE6s`)ltDj-P-S z1BQ)oCuwJWRvYBg4HP7;!nKL)n_6rN$1X~UyI-qvUeCdj)+C@@D=4d$!T1?{ET**w zx90PW8z(SF4;2Jfs%TLa8PrBzb3ds2mcZCN#RCzUl<`Oj4-HEfl$eK3^doCcB_G8y z8(|g%)o<#K%ygB@;aez`&$RSGf?!N7cFKB21-l9Nn&#vRPAt9SKVm>U)h&H@}Sm!qGgkhAzn}~tVA7Z6GgotP~A*-_R zW8rxeic6~sE=(>=N`hD9zkZw@!3_Uz*sy;E%A{wY{U7|{KSO2y9lrEGAWDJ%3ZkUq zw=y^QzaS|YfLJa%T3VL>Pf*IYivJ6i@(ncgHy9QDzr{rP6HCd!%J6@~QpSv0`qDys zpK^YUSjqlIgscXEPp3u%`#3R=};i%&M=N)l1V>(1;B@C(Jn`d=tG zoUgqNI&OAI&5R!$Rz* zyYOM-jR+zPi42AVyNK3jya>McPP1{3cp8wnwlfOhVbG4ENy8*SsPbGR=2?I< zarx;S2l>$~O*xfkwS4ge_mJ!+azehkeQb}fF|oU_cl8l~KCxWxaLf-Q=J5@C67%kO z1CT}=+Gf?(*#6&wJk!(tzk@LTKd;OGieqE|f_485$M`3v@Gop3-WxXY4IB6yGx&xb z1m@o`h5y1O0`tEyfB)-VIzT<$iJ|JZ?re8Adu%@IKVIGS{}$&*hz^hL4G9Vic}Vpt@Py$?bT^y1chi644v(1L@jiU4FME^+mHUEZ#{vVZoLsVse z{4_GUwr^N#y0;}EMDFXJKMuqh(^E zqhqDRV`ZeHW@V;hq+?;Ar)Ong(xef#wQ{fqYAz4#l&+sal0Kzzd!hyp6?A2e0?SDdS|No=u?*kDy{(ouud))q<=YI{V9prxu zBqYthMiSW9-$VH}dT$F+9AIFlj`w@~@qVwUH==-*18`R8|4kD8KcV;nxU4bRfS-29I>T43W!07EB3TNztJBg41pF|-3t zm>|H;+FaK~&`MtcU=M`hzfIBG;sHXFEseTyW`RFa76u>_^=&fUaD$PRw$1XH*&^P>xkMXUuZ$jS`172?f!1$&-^PksS z8BpdM{Y_B@Ae|nlI0NlpB7yTJ2;BQ*g6#CP^mMdrbj-j%dIn}nT2@k8T2k_VTM*8` z`GW)=hs=<`mi~O@|D*x;z~5q%p8CzMV&Zs|(~~ z1D+dyqX9Jm_WnO;Ou&z2|KMX{`VT(fIrg74Cf0wB3j^@@`w#t?*#1L52H?B_Pm90F zWngAv1@8WT&{+SY9}LXENbCRPV_~BI=e#knFthyI7}(qD0!?6S-<~=009Qlc(x8#E zvH~6>zaKM@G@_P9R=~&P+hGgL2;!;ZanjKOhm7T`04qN~11%r$olb!7D<3}{9Sf@v zBMS>3H{}1F)P7?UcwBlv`nm!#Kd2vg&_YAQLTg>9Azdn^W-K$r3 zRabTOs{Z{y>%01wte`Lz9W^7=ufBr5j=rY8Y$$p>T09$lb0|(u8c8E-6Gu}#hQE8{ zX@t!z9gXa1ge~p;d z8C_581+#H_-bMCAnq1%Y`1l}2Bug5Rx35LIr3MqE#3GHM>I5cIP1?VHoGghI@Q^I* z=cjkQ-<{z4WPIKcP3rwTDyaxd$n1Jg?C0L-e%X}f`C#^P|IjZ=`I6qcQ3brRsg{u| zfb2vvVd?y2^>QB;3qN_#$)@3lVmgbMz7x|5Oq01GI6tT9ognc*@J>cW5Cn-kv!vc- z&Yr!x^R!33p{IZk_G2BwzBI$)a&ih3tLN0E*AxwZ1q%|zA?YtYM&?fXxz)2T-vbj> zQT=52#{q-V$t_7avEq3LYStHx+906~L9*ZEelJ}KC~ehEuM#o+@JL}``+GvVneLjDTI^N3H1ZN_G7Psk513z6agj zktgPR9GJ?X{Uj=XotH1@Kg=+&>WRi;F{W`aa5$NMs*!@fZ27d4=R26VbGMlxfgOmC z{aoM(P~X+62~ETcrr(&9Wcz;Nd|jepI`i+$*$$@jqV#@Z-#YU=2fj7HxzMiENt44Tbdch9;$UA{W zsh~!vxh^b1C~`|QaZf6F%o69RaPNKqg{Jn17fC^d0x=Q1bRuQXWNxx}AvZwdd}HdK zrMXQGk{;WvWNGtuTusxTSu->{Q%w9x1O_$Ri==Tk;;+1F1}F005JHzDIe8GJH%~Ua z`THANa}&*_9xrSs1(W0ttaM8CI=?HRJU^~ZJZ60aR)t-dDW#U)W{FoQW>a;Z;r17z zJCr`pBRDrI_fa?R#bi>_$vZ=V@%A5%q`o9zUmXd#8Kh9(i7NP^wi80TRo*)%-Ro?--A%)v{0T!&x@!28Fu+s8UQ(Y&Ag_(+1{vgt=)kGQR-d0Xo7a;bgAgzoNn*af!8r^_M9%QhU{e3C?ClFl<&^Uf8 z=ogV-a#4GbBd!`EL(sx-89FA*ZY>?HBY1=hjIwn@6One;FY;jav1SNw_duap39an) zO#;UtN7qEh*i`gV>z2qtMP^MSQT>xdsdbTU2R90;aL+@&7eFIoN3msmj$!IHN_5em zN+hqXOK+TUQ;=n6oJ=9OnNE#4#x zr(M~fShi*=??=urG64Cba5(AZIpc>05=Hb2E2qFiANijNnkCLrDi~3y?m>?c^d5)# z?UI^vzkqKh$IBTimp;kqvr?k2J7>`H#IDrON9vH>ZPD$Z$sAARs59`|G>g(&8FO~q z`qG1V6eZaXBN5vl&PKlW`x~HdqE_`-oLZ@`nhX_ZBK>~WI;M!f!SE%NP%wW+yKHn7 z?QK@9UW}{THyDp!7AdGxN^ejGa5g$SEGQ}|6+xM^EUwEr$ZnL~>95b(|B@Ld*_31@cUkJxH^>L>byttEXAPN!m!BHJYXpHSVfsxhTS7TLs zLe-XWIrUf8Ndc4Tp$v?DvMo4`14H6kDQ&h!%`%;qc@R2p zEv!QF_6Ni5`q7G?kq1toU;g7)MRhq};;D>~DYFL<#Oiy-2WhWh81 zCL4*rO3${2$x>K!6^U>6JnDKo%{po-(SdqtY%lYyZeW4P(=m1pqzA(PWtntO;MHy} z*G{E%G)Oaih|tTmxGw|2#?iHVQ02sSwVTrGD!2-KcXsg+R`L?JT-!>nk|}d+vyr)8 z@T1jl^;fnlTn5Dt%l&~AD}C#z6eznn51JsiFI_40`h2K0gEQ`+Wi>6KwQXwkboJ5w zy+0R4CfZc5k9VXa>4(Z=E|1u&is6N4_ygg=`U409y`HcG;dBGWW?hJc;R|iWJW)ER zq@2h2>#yeT>p4t`I7&~dP8toz1SlIX9u5x0Usyp`x)GI1GGVK}N% zkN4O?8$6OC$nHSTyzI9KvqQ6Tph_4XZ8(Mb@=ln%OZkq9d?|(?CpXN#1uyDR&48n4 zn+`smj*8X+PF+oooJ_;j!PGy*e*ZXcz-+ifCZ;+qV}SrOxYdm2Y1B2@dja;ACo6m2 zT>05`GotF(_O=nLB>O@998-3!30D)X7zi?q0C5)(x6WE`n)Gst5)%3$z?=0MC_dgA1Zw8;S!0z{GTF5$P} zq8kIAx%M-kIRhgP8}`qx!CLc@GP-_gvLjbnC4FP65Jt5~qmrX2Q1pqkv%%K|%}7bMAvcZn%Ae#~P2G5q9JUL@`5^Ko1xp5fVF1 zHVFSGQEW}J#1g`UgcY~ookc$mHCXA-HwI(ELEHl*EK=)8h5K$25!?(EuAf-Xb3Pc9 zpRj)Huox{5G!PTDpBf4Diw0M&j;Gk>&6v^Y8>%rKeRAcPXMQedENyyME$uI}H8)#` zTT)-Zp+4%9P)62<|7XPcyY-K$26sb-@$^4;GX863QgpL5qEVI6H#ahH zgrZS!(s%sF4q+R6D<~R%ej8T}JT^vZMm#!JdTM$+COS51W;`ZV25L4uEhrihdmAU) zzjK!YjiSAtwS%pmy^*zn8;yVhji8aUnSqhK2tSPko}<0fKSr8-G7OgyR`wZFLYxRQtgZCWtXymA(K>Xgy zfMdGCj&6(>h#YNRHJ<&7Uo6=A_D$6Dt#b3>m51{w_Sj}Bb(-Bw{bUu#rp zZv!4x7fqKD)wc>Aj3|hO+8r0j9Z7qX?9*aa3S1gkTvB2B@O-`9U$Rynb*l*jacKF4 z0O{A5$cZN5`$X1B6}FDJzo7&+h^h4CcESws=W<;n!75f|YH3QUJ5D4Wx@b+bJSW6I z7#F5Y^vt7vy<}!_2M_V~#4FG*Qky|R8s3#p$aC{9k_^emB)Yx`%*5n|ivPBlz04o1 zd-YwYzfaYtmsy*2V3ZwA=8anpK!HSB&SqH||3TMw0@t{EZzaoqU} zRoqN&e3#Ii+=hj8d4a+rT>qD<&K~4Oq8=Qccz7#rtleA{9Bqq<$JZn|$2N~rT+_XF znanQ-+98;m4x1#8z2@E4JSGc2r#}RQvmAS~stBleTanttmTJoVd06m_J9}_nH83g# zAb+4{I0yRVNaA;~2&>60{nR;I&7%{Jh(tu@Y4rgCf#*RMYVCPd1cZ=4Tf%6}NiV@k z_fHE3DDy+#@Fa4CC&Z4irO^Go0$TfF$UL0(AsR44xs5;>o)7(MwW*bz446xQqchl_ zbU;>!l?RN0Fw$i4F0WO9CDxRYIHp3Y@!_6x+ zkxt%SzRi~++JU5@HnwXr?}rpw7NO9UIcBo|a-&T6x>~s=D&WVFQ68I}lLanK>uK8N zCSM!9+!lGuSD(j%H)!Epkn_P8%Be*owyE!7P-pc874U{aW!gN(5O(_rT@9ZJnuEFF z5TqJ-=~&<{r8cMFDFJj{mCqkGhWo^>i>XC7w5pjbIp1HAnO4qw7I7!*`n~Kg*+Rkwiuq!Zl9-Q*mB3NOGPVO#O&xQT|gSMuQrJ;T7a_Q4&2=* zd9hH9Jn*U^w?Bj9)6D>F(66u+tJJE0aq#=bFgELfY#APWt7q;jF2y%)lFSBz|t{HIZ&s zlt}fB7Ga(8mJ!0b%A~D^oE@~Xg;%{hy0_MnD0VUBWj}Jog=(7$oXXi78(Qz5S3Y8D zJ^^GpZVzXZSAt*Z_1hWUx4EqeQ5lj<8(J+SO|J_IM^`895zvro z*AHxE#Zw*@pIAOGBuPc6Q8V(1$fcd?w(KK$IuU4^Y)uj^Zm?ecJ z@vlsrw-w{=bGqQ8RLYG8xE}MC$LxsfAUR`;&aQ}{HuCYs2aK+Skw-=p{4pT?(Gu}d zb&WEkh-Ao#sw4^sn#zMKyptdmXX!m;T&)2P4=p4|XD0!lGv#Z|@50hh?{ z^pcnTygg$ljyMUr%W(B-pBY>zgfkye+bJ9w6gvAv*z8w|avYVWUchB1Xizk&KTF=7 z+}Tx<-Zm`uWeEnBgbr)61$P5vzmJW-P;Vmw@<{k;G)1)8b6S2pE{vrjHVTq~S}NNu7nl2}?UjqqQ-v|bQlJ~~GjycR-1)SOWi>;mi(rFZxoLbvT8EUKl<2hh zsRZ9Kx6Pm3VjrJe*DRSqG7;iH zld@B*c#!hSl!vLq>FX&3sc_uw zREx9+9+$8xHLLr+9wY|XeeEnizmP|IdW0q6@`kz~)cTH_;y=`_JXzUlabh?1xx?WP z{4h2fN_$F=8)diGw8Y#JGHP6s*EJ6dt61Stj;ka_1O9AP=Y0EX;HXohPuhK@LgP6Y z_2m$V<}|CZKR|RxNsBvBc=MyKd`O!@s8TCT7{t1 z%DI=!E4pxm7k1+m6Re{2>9S5?_0Ulbg9O)Gz4Xo9o{eR51|Rz&xPI{F^|XI)2=4UN zRr@sGw1py9=Y}Jk)IQth99zw*XI110;t?}I%bXw&4NjU#lR&;l>v6Ax?}1pLq6^EyEoTCDq`vm+=8s0x@I&q7Wx>4=-Q30QG!QvK-uRQ2hStI&$XFRr(X-TltU$p*+ON5hpD?s@ zOj5BUSy{_oO$u(b&bQf;gc1Z%q~vcC=$Dc?8}LTT;c`ZX3g;5KL&v)vuU*xqg@BgTwiLtj>LX+aHOQ5CD42X?>IaRv zcl9|wIa0ztq{iMN;$TW(xH<5^C^*Nd3Ai7o@CiVatet>Mn`tGZ5f=w$+PFAIXx7J~ zYIl+q-Ym8BdJBh4RJg~H5Oy24gWjpK)Jh2$@p`~w!baAfhWznc6)>3rBq9lYoX#>I za$R1u50*~3zScZ-rM?{u*~|=km+gRaRKipA)}4@)-5$G=zI_W*SjP{-v6~By=xZ~e zgGqSQ{kxepurAnWXD2e5Xpaz()fi$-!v&m+#YfGB_L>dz3T&g?Tn|hH4@V{aoZDk+ zMZ0l8wj8VIAe#jaWTwDM)nY9X3bl|Cy1=3!pdYB~hCSWz%)eZvxiLA>@?q2AMM58D z4;1LwOA4nw?*~a`IL?c~e&n&8T2|Q+ES$mUdC%iMd@OH8~3Ac99!@(8!#O z-|l$U ze}0r%h9=>Ks4t+!^H!vK`fEur#hW5cOVhtANUa(5vP9|h0BQ+GgLsp!tve5{IUvy? zr|Vz?facRcixYMq*@Ma%SzxOqY{KB~qU4&EEI$dX3ktUL9&Y_-u(rQ`L&jB&<_dbe zCs48ShheZzsrX>_*XPll52HLJ!@pS#GyQAfE5L_GOU(p@hlfXFp!d(szYEa+S|GFh z>vjLTJ^z0v6)w~zV)mKg{+?90X5(E7byw%j^)0(B186mx9 z3SC`U=6gCZA$qg@cm$W-nEJZl?(huXxWnCeGOH!<9~%=;9G)3k?tCwQvt_`R?|#3( zfsiQ{aZr4{pGvvHsiOIDXO#0g+LjMloT5{9uPfI!%6*CyO+IV9Efahg^IF2m(+7$B zF+u|5ba*7hHBuN53 zlv8tI8KUE$95-6MmNAFVmy6k9HUrr6#Xi@+qe%D6)ekIiFsdY#vmPM6WF zG(M8%ghj&`P9Fe?9}uxd}R17!o^sAfX2WmCU2s-R;4c@}4}--_>VteH|4M z#vbNoRu5Y`5|t|@g@qhHX?7}=ZZh%{`#l5M>U}GI0NAmJg+ZSsnzxKtj-!`4N@l8^ zN4)o*2^o5!RO++yLfpdu6Kb?^5mM{1T-JN@<5Om}Oq~sgcWf|C)!UAYCldW=uu-H+B)mOP0%SM zry;4_elnvJs})|f&Q9j62m{($lL9cRQvgiDf%*ztfC8`~gZ@dY1frcTPE(@+m{hLY z#sN{%dJcvVzr{=jm}Zb$pww8V`q0BHQ^^@Y%yeR#Fwk@52{zR+k1)uXetxx=}2R%*SjjZ*luL= z#|puTJ?2Iu@82Do#-iQc+3eH*IFj_eZ|&#GKemA(JSkNyeSdHippx%_f*q;a$6t-v zz)|O~6=&KjPqz>~&<$$`*j+EP-3m9Gy^>>&4ILgh+?5?wPk%XVZ}2}v%7<6wFj{dj zlCS(xZSD_nmSHZbWPD`o%p$chvb2k0r0^ATSGB5*EWK~E6Hq@YrZ_^Ko61ySo7j3R zKB1#mVt*_Ug3XRf*-8HcAS@KC6`7 zu0=E|n8(#kvzjMwc$l*_(##)1B5(Aaqb6?wMVdqR`5VMZw|P?|=Lb|s=U{oO&j_KT zuCSs0*q4^34Pb&{DqwkzX`OI_;O=P?$0>Y8M*zCeq0}m#pm}e8CBYs*h&B*{3tUPo zG{A!Rn-YBQyS$0iCnM z`roMkjr!lH|Bd?JsQ-=n->CnM`v3b-pN{rlE8qW5)u;QP*9y@6Cl?D`V2xN~vfNiy zr#b+Vt&ac(0&*rJ;WaaYxzoB^VB#J77lpigZ}q0-2G_4fuZe*GGmCW&9b8<+)v*rm zj$K~y|A|Q`yDlW>{%U(W3E7>>Vh!ZS5;u}k8{WMW0q}6}e&bu+-QyX^2$`BiD((({ z;^156=^8MDYkCICa`C-3BdKKllUT>uvKy17gx};t!+pLP!^=UUVQL*CfSFzmVtR?+ zf$rBlit7nI)rrIT@rUjVJaq~vGbPXUxzN>N2DHiBgA+=tHQ#nY8#}0aTczajl~f$7 zGrtId1dB(-BgXf$N!=BkO>0l2{`T`%*N%jh)O63NnPpS*C=>q(HI< zuQkQo*O#4*%XeCSXB9Brji_t%9dtpL4Bc6sT7lbWbnV?0Siqe{SUvOzDIf+;z_^kk zW46BZZJS87aWwuV`kDA-r4E(|Y^pHw`hq8CMT$ZAEWQZ#z?M*@8V|xX0YKoUz?`LBIbu;u7Ra{R(22zU1e8J}0x(#Rzy1~WY^B{tt ztNm1j%l>)_6Sm`NHvDSw0;Bt}>h9N*z#)=I5s;%&3B@WyU5LZP=z zTI9rhT6l*Mk~64Mgnq$12u=1n9Vt>UUYw&W?h|ddr<5M+g2)eZy$jj;V2|DG ze$Apiadb@vzLsf}PSG^(q|Y~aMY|*7OT6b28Y~r%y)m@y1XUeo7jli2r{_Q%T|-=f zScda1RifSesoSVw(ZCQ{d22}zjKg_ovHxf9K5NXsa-OTBr8^Cab;v^+EOUxE_8RYR{ydBGUgf??O_WUwxBIS^2!BXBk#G$YRm3+{wb z0G&=pSW;oeKfNHX%}zBREdu)J)s7apQfl#P2Oj$e%IL6_MyEu)Aq-F19N0@!J+`@&h5+tC<*~G{Vvnf#OmsxBlX0^pTARp)5ZdvK+HEV# z2jA+b5aV=-Gu5SrG5AJN2-J-&rJe>@se1pD%w4mM(w~ha$TCnhiwNnf3E`+ZPyIN5 zVwC9e%Nncw{=Qc>#cz5GWSYJfvQ20mQhJjD_WP|kktKN7Dt`YS zKd4XLs`W)VGxS7sWJHG0hh=t_ZEjZ<*nMdD0U)E8(Qp81q?JOfsBJJl?OjqO7(v{O4d^Oz7BbEvI4|%m+ne?x8&u4EqXxD;!a-{a#G+=I^g@KTV;%)x1|U{{gScujdE$hUqAY5VjM^Gf zAZy9Vp_1G}C|F`uuN+Hrod^1r3*Ldho)9Bxts@gao&tP5YkM4jbBsAsWt@1*`assB#uzmxj!r2adp|4!<^llt$Z{yVAv zPU^pt`tPLve|1t%_n$WPbpJD|r~8kpdQFL#HD>s(H6 zVKHtx4~wM&MMph#PlD6E|$hOT6W5DPJunZELq&798)iS(^-NRs+Ae zri%?_E9W z%g{=1C5qO<3z9J1gGibg=@6XndhIj`ue`mzQw&4V78Y}q%vqxlER2(KOhC9J{f|0& zGnXr2)qNAegPuhc+!b0s#4iMm)%%!_r4A;)O-q|l;G z^u{sD(1?$Ic+&t#Kbc`YMrch_f$Glpw+Tf^{M<)gM;hNMTa}H1ucoGjR8n6DZ0Sy1 z6(NO}o-JNWEC3aEITT+FbDZ<m6{4o-lP5v4E6W^iFT1G+@z3$6v8fClTzsh)&Qr5r!LkOPfemJiX8wNo!9+|DM;HVo3&L z+<;Lp!!2MhOfkMM^NK}=DY*m*iG99P%HTYey?(!bjmWdx^Af_`=2#%y9N z-^9{qUvm<`R#&2_-fA?--!{a?J&OAr{1vG-K5LRrbYiQPCCjgE0Jv;w1W7^SLs1Cj zB)5mi)$|p!Tn7E=YFY{dq0%hcQ4BHTT@3N)G!kf^edYtP{u~A zyd(78(zXuXH`{c43K|jMImyP-P#K^_XO3Jx#IDZf4QNYsWJxt%E#Y0VDh~_os9Dz1 zsVZX2ULfsD4tM+(d6O7qV>79#(+f`|j9EsJ$N8IGm&RW0s&s{|6eHg#NV*F)QieM_ zy3YfdU!_$OS@R3miyn>^Ob43@UL&vmp zR`0JWbr8e5-=ObFccb0d=?+&eMk^hSgH`1oN|#$$(q`;zgQlEpJr3AdIhX)!=Cl&t z1Xemef#m5XL)0?Y2d){H5ibDSN07abnI`5( z#8Cfs!BC}EiKeB*^)>t%6AawnDqn|(8B!x@5f8y#pq(9hkq|`KCnYN#MDNBT;H`?&|W10 zo+<7PG2;#lZy0v!F0mnQ@rcuZL>c#MKz=nw+&`y6Gf$Pfigciqps~t?wBAB#CqPgNQ3!Mu^U66Fo3!G%Yxt=~xBDxO ziL|rMY%r?Iu@{NpD=-qF+@0S$rU>1}sIr{|9<*LCv@z`4C0uL%U8s5eH*dpCHGh;PW^6%qt_$Tv{uU4~Q zBSowEU+|y?!l4{YMW_h%{rl_vpARMYKbz-=XLqvD%x%QjLkkrsI)U^<#Lx6EhZU{P ziQz#VL_$>@WG19+0TWztuyk+Fk!{tO0F;%%Y@yGVL_q$Y4r^t(pQIv1*QvvQ&?QM7z@bz%W$SK% zh93RU$9^qioOIGV!TxitBP6J-9N*-8+}osIYlNv@&BysZ70YnLs#~z0*5(@qPgB~O z%A*w+%2~;){P!a@gcYwo@7E8OJqv^s+?kJtFK2J;79m0LU1;+FlB1OfRLxMcUJh$4 zqKEnE%ejG|TWGn}25Yg4L@?zE6l=l_R1y91@T9Augsub0yE%%mEnVqp2K?xCM+2mS z!S(OB`@dRqIyPFm|8C9czGL%m?*8WPZ|?r)?r-k?=I(Fq{^ss)?*8WPZ|?r)?r-k? zU(Mb0|7mPa|371M`u`|4R~M^ZXNKwO*4c6JOAC#s9QmW`d!z=mpZo~;|9ZD0-<-gw zcdJ@5s++O;eJm(2TD+9}U&%r$r1LQ4=K5Gbdk3wNI=8&LNh!wdw)k|Vf16MBGSS## zn)dXJF|4Mp_NlSD`@A|_7!x_mxXYecBk5b;>L#XpYkCRHVi~^PfmE*-iJQIcldut<;>k4r^1oGo|JlPx!^2Wt zRh7F~4ZasmgZrDBM)JomFMvg3X{&94fI@8em5E!?Ah6CO3Z<6+u*{Q zpGDv-UG6w$STQEIuD0k-^}W!XEsT}4%SVK0Nx-}fOSNh+7Jx!+3f8NR? zxe{nlF|77c25U(Y(be;5{JW0Fe1)YEe2fq*>&d(8IlQl~D54DaoGe@N2|}+X1l!Hi zcL~VA*6y#)`gK-aw4^P)sG(8m8?XlkZ>Hmww(Fs-phL~66b8{N*hmrL(fo1|Tqk&A zYmcVaF)t2$K7APsuhlatLBQexZH9JBHH`3?ck_lwG8kxsV>_n-I2lud-ondo%gS-y@0e7q+*yyMvA`C;+-r_B~S-BzFZK(G0 z6xCFZ)VCPNc1c2TxXK22*lUh8KpA&4PDGhvaR9z%b`)Mk`)Ps^O!(qqhk6`GVvEp# z24uFdIk`?2Qx~I)zf0HVjm*uKO1Z}J2?X2)btteL&#LcdGiGEskr5WHz~5Q`&mh5B zXLWmSsw9=;i$Ji;WupQWojX%myFC#R?xdELU5zy=@g{rRn_0raSg z?YOwa51259kzz>Qzqn$H955{nr$?gNPQEy*=>V)&S==0sY;8jTy~`U>Nu?N9!I%dH z^w=cJG;Luc-YuBK@Z7z&z`y3bzFY6OR({COX3c;4#tYbT#mRjHAj1OCwLc1Q#OM~cZwXv{ z2(EiU7p59i*3hhb0qiGT+S&UotQ|4?MSD0~&lPo`J=4bMxs+MImb_~0_|_)3gF2gt zJllI9o)=-JfLYu4Z?qzu8oz~Vnl@UI5AFSQT%7Q~Bpyb^+T#5L7}hfidxzrdQd4d@ zwwq(4plI_L4fkg#wqrRS4Z4;!nHsf84_UleM;|lZ*fNN-sx_8ogk^?QxPQHgr0JNS z?a%^np1Q;P*qrc>$WhS{ThllTv1pHLtJKLDN#DskSP=FQ)zQc@+(0{SWGU3?Z-hoE ze-kM?`!!_J5uJ+TArL8XS3tl5yg@DV^{aLR=045==6<-$7U1{2Dl8l|tO=(*+<=IX zMTksaEuu)LV5<vVP1oM(-sPjy55sZcMunBMqB_w=+L;Yz9t%?a1J%(D# z-j@B*kyN;KTW~--uUt@eA%u|Ob#=#+&>%^n2Y|CFU|~oNmLv@{5N!geVFz9g8FRUz z3in>5i=z@dCdpE2O50&fRaL}^CU;yB&5b?gpaurpBV763YeT!rU! z#f<;%NBvK0Z<{OjO91wz`oXi4+!<%1PGj?9%c5lGD2!orw3Yj2f)fNUD$Hpzwef!* zw!7)#+{dc}*werqca_fp)5yAtQ_WBPTZsy@9j&L0McDQLACUf;gBD2CJb%ut@=zC- zsLuo$t|DMVtqH4=4+G0)c03+_;PhUd=VjJr=}OcGrB9u`PAQ>qg-a$N{PO!fCsBn1 zK}blQ7@P20Q#A#M=wR53@1+;=rNfg?t9Yc$vu82!w9wnBZ4PlPs(g+ShLb=Q+E=eW z=kx5WT|3UA&Ah>AAdmS$hOqSc*v+IWi{5Y^P|x_QmlI>qorCGqMk-?LT)9zorxbZe z@^Y;Rv*;yCIn`G;Z>+{Rren#jQGJ;iwMPhT$vN0%=vMQWTu~@}b^60|`}H!xwz~+D z(@8h@%-SKYARdj@zoGMg{@nkg6sKcjVfk-5r~fX+zv=v&&cEsWo6f)K{F~0d>HM3{ zzv=v&&cEsWo6f)K{C_u{|EHxm{r@b*>Hm{b{6JkIf{+EiYpVL#;g5Ew`YG7lwh3PI zFJQL7^?1tt*w_htAD*(1O{-R}dQ2d_oLZw&MWwRWQ-z1nPOMMw7YF#yDRHJ2HP~z) zx0juaohQ`VY_Qtw1=B-5xNM#mGu)~z@9Kf;lj@zmGZUsCDLlb3-m1IqJbU-A^w2c3 zVP-ZVOW7emSh!qktGhp4r==$%9KgA#7jfQAoM@Mfir;^X$y9H3YU=24*AWL%a;$Ym z)PaoB_f{vnubc$TL~w;NcoqQK#RK(2wYLP&z9(q)1`u!9GG?GDPiSNLa3-*Rad@`B zQhm^Woq=|ZS;SL(^wCKE)T_$Yb;Hed#XafR5%-0c?<1D;Zg06uw1grTM)v2rcI+uH?l_ zsZt|ZS>#v9RbXIX`5=B6O~-uG!R3J(pgG#-P6fTvQw!QQq#qSMfrI+K`2^b2f$_*c zT#*?k*?O`10%DoqOZjluf8Q^m4St>+rC~;MLMSjKiH~U19fx}ebk&t5VQ|bFXu$$- zDjH{CxUVjSlOmOG&m&u103*$}6~@>ib^IbfYqn$Ht!67>xUv9nbD8VWd?hbwg)`(1 zKTnOur*=+cY6?y5eZJe>BgD9RT7nu+<84HbgWyglFi!_E2$HbFgo>20aFdPARkfIA zqa_d{hpXk7l=Xs#89(6rKtHnMQT7GZ04-oghK~{%QMgJ*eS+x?*-Q&o)^2Okd%|uJ+e@#>=6$av z+W56fjkSj@CjTXFUZa zIFwnrWKGdDtkX*aRbXdOG-qu61NJ|lIH{(aWUy%02t-=jUe5?3C+$^2sbp?YRDdXE zMg6o=p9-3s19H88xNB+uP?*ZDI(-@e;27+nfhJ22v_$>RAi%k+Z4K9O++Zt9L<{1O zI_TV{L`u)(yCf9$g1clCalE3dgb#CFx@2@Xk-pl*cAu@wWNAwXhmOMA(laSSLdYco zYnp@%a$P#g96av)TtyiWxV+|+GRr92UI?;{@&Wir!NC7s`M zR_hb(0?|PE;;_`dT5qD@;bK@$ewo3JA!Oo5*K0*EULeJTIu*!Pe@FR2^tiqwd>XdC@8fM@!6I^w!EN|3$O<8GS zM~yA@@8o`a5^9rJ(nwrXWIs* z^iqjnoe584V69YHm=kkz1>rAS3s4&qOZG_JR?K~X73=T?Na}LXS{s%JOVjddg~W7- zHU&v5hjA*m!JpS_;V;Ft^@a{LvFY6I9V~qY#UIR1%`H7+XApeaHf=Z4sj^HFU7r@I z9Cn|~+3Qk`US1U@r@&keqJHeJLzj~(B#%nuO%-D)PG}1=UlS`lRXojHRQKRyZEM4F z7-ULq;>fh8g5|c|T~Db8!Sd$huicyFCe=rylf2K!v>zy{MTzOM+f^$0V?@-Q?tQSt zCpcjX_QPcf?#W2MtCM=kFWaQp!(h7^{L)h5Sge=~SvTP$+xPehufWO!UPhZgAnqx( z?YHNO>ITW1Oi;VJxP!}!0zUGmK_M(&T=Y=zctk%1h$w$1 z*w4Zd9jB7(RdBwkb@;P;(4Om;Dkc9W4-P*X;UBiV^i3#_6L`f%heEoK{1NgonrEA8 zO9yZ8(Pyt&qMn*dUliMq3()Q!gR?J3Dg8_{U0k2!Elo{Rh<|V1DR$I1gGU^Q4HDd@ zk{5i6bmI6{hjwuHeRo{`9pnF30Z&gy_kS_|cLD#+_}`5G&G_Gp|IPT{jQ`E}-;Dpw z_}`5G&G_Gp|IPUS4}0$%WLfj23wPPJ)n(gNUAAqWvW+g=wryKowz_O}*|xsw-^|>Z z@6Oza`}d9aL}cvDjJ4LzvtzA&GM@9SmH$t}_{{&e40z`M&VXnBzhS^Hs7pociNb!t z_*b02vprJaq6~QE@J6h~h2SSQ|Apg^e&P63W%yJnYZuw1fwh$_EmmcPayiOWVY)6p z{O>DJPrHRDZ>8-qdfDDD)vxaocS7VZ3L4BV^{-FRIlMW)J{8t3PW3i!_k}Vp&SNg{ zl1azd$GQFCV_@?1Ce4=**q;Vd%e6*{FM+?5@;N{zHEYT@Rr+QJ#t||Sk`K;*WTEF@F zs;cwIJW$YRR#Er=C^|xWW3^`n+?TsA>2LM+CC|$BD?~N|nFXI8`B-GHD|GIBcmU|Z z{gcZHF24ydK`ou)5Q-y!7gh~g3hXrlVH&fyZ<<;YgS&Gb5ncdi3*_`4y0@K?`(vqY zfFg(x0COo45zSeQ~DP0JOh0;P>0k?CoiqSnLj)>9A3g{djbdz zY#Y`&D!?zWrmo$!A&DLDRmX;(Q0FfK=2!Cqb=;7?HkjI@^`Q4Uqa~&-J#3|3@8iL| zP}Lv)6x~j*XC{Zs3P4J-z0*+rN%*qs63me->yg7hQbuH)JE_jM2{a8%j1XrkqL0(5 zx{Vzpjfdn|cA}CbAB~m>k)l~~ayD2biBs{qZ#L?DLwjg!wO>cCp{zt$tE>Vce%Vww zJ?!ZlB()<{sg1M@)Qr>$MPmrID3(gCEtwE-u`o~-ZMs;WcJdaQ(GKDFBjDW(%+0_CymV3==z^W4l!;3!1}lHRDBlCwx=~FzO}Le)&3@WUFdNuxXiZe3;7OJik&g%yi#1MVt(;sT`*x6H^LCro8#LP4bG2==TEbUDBp-`Gqw3XwQ{O=epQ36ywWokPL>juW#nTEd zZ5^)Sm)FPutkUAT(ejwO1!SQPE5b0pnFOY^mkpr^qe4AF3g=G#Q^}zK_2c8GH>z-3 z#-;dYjRB%@@8VIAvpUP^GCnwKnYn1Uv@`--GrQP(F}S2OMG}Nan>c5Az&_Og3TA@{ z6SKNoH5?v^!cWIx9S9Eac4_4&yUWfq59#ch*6A34iygDj7NO}qC-DJ^33@#$!y3o* zqDs-TV>Vw%>zFzPk(YFFK;)LU3!PP?5y0g1t7P~AW}^L!j7o47+(Rw+o+C4lp2K{3 zwQ33e;C7FVx=cM-{DqZ+Cdl{$Ehy4Crph$oyVbWX z$E>XL#Af6f4$(@O#+Of=M#i=}e7>1h>OB7s@a?~Ta{k4_X65`(_?Gz}7WO~z?LYAC zKk)58@a;eF?LYACKk)58@a;eF?LYACKk)58@a;eF?f={G?f)$coB6-9u$li)ENpsd zfQ_k>86zPRBQpmFA0M=%lLNrO8rm&$ zFg|DC_rMT_AGuhlOhgFCqzLgqKNa%*5n_>(sQ5IM=!(qD@mMq)RgEH=yB5P+mKV!e zy9}*uy$X{pyCh|QIX|SONh7X#UOv9Rka0Rb=z5-aE$LdGH!W!%e!t#4uNwIA0wpzY zFjbsggU9_7hiDHY(6`B5Ok2Hnj1gg+B#_~Aaj~K3_Jcs%JsZ&`6mjx*a@A5ZFRsr4 zyddm(;KY=zt+j=FA1^j>p~bi1)QxE0joBvb%1_u+r8Vx|B~(rPpCG4~M(^v37YD`N zmmT+1g6KKD9-R%x>DkcL8AOHc*r$SON~V^%@m2jEFhnnSyc=HE=uFO;u`0G>=e%82 zywn$4Z@`Q6h<#&@z#k(7Am|GYSq7X*ngt7hV>r=-v=()1myo&r2V>8Yr#B!Xa&`_@ z+ts@_EM^$!h;Sj&2FZTFe#7Ae>1X#(Wr)y#`7(4w=HtAr1imwhVv(%8(2StEs*B4O{^!|!|apqlzOmUP^sh*b*N=xUmC^YNjT zHl<|`2YbR1&?#iny%wv&=yOCUCxcLMc#21{66CKz2|@j@7aW5LlXbvCQnf|LW5J+n zfnJYwtgjCn>9wfeO+YJ9n5(%Dhmu;zpaT|I!+_oA_bq2{X>wALk;{4bD9&Ex{KuiZ zuRe^$m5}qNc0UtF207gxHk!Uq6l8KFr_jtWf)293jeB1 zBh-rJ9NEdlO@n)t3o~X`MSicqNo@bY=1D+eSW1|#Z|E>?S3X!LYjZ5uRM;`>PqDUd ziSt0(+F3-~i@o>sQ7rsvGGAR`+za{~c#L8zYnQV?tQ?q+s`jHix!DO4YJtTV`C;tL z*Mr1$Wq2<97-j##4}(0_qz)QQ09O>hgiIYp>f^%9b@v-EQ+xFfg}|5KK=mlFI!emA z^aN6(vl&z&KWAkn12Vzh>_A@iq~x!1I5NYl;H#u7v<7;agmnkTHNvIA7u0zsdX<_) z0{GOe?K_mn_+Pc)$=nDK5}1&ylH;->6vm4e&MeK$r9cfg(brwA1q0a0i9{9pX7q(D zl~uX-en%qFt3*>QB)tUhTLz4)*_x$hd>1y44cWc1pu;9x-c|_~0FySmZ4?CA1r&si zko+he6s)!2^Co9;*X(pN<_H=K*J9N(`$jKeK!O#9B`9O*j4W3zhpkLnG54o^-pryc ze3z#B_CVM%QBHv1{Z$v9N(SUP7!AO=7 z%Y+r7woGI2eRoCG`veQD2|>0vTq{`>V-qq9n9j5b8JfI%r>2YigQ7AMgB-TjpXYq; zSNaY={1fSA5H*4Z+tBHoz;1%!^Uu-T)@PlBF1abgZ%k~urSZSFHUjkQtowh4M?Dy) zJaW0yQER}DpH_rJ&oruJ!S-2K$c5Xjt-`^{T_0g=s%~9jf=v8TSGn6$wz71S>=6nO z#KNKi*$*dF+lyP&7m>Q|k_!vGn^TPjHtTvuMTDL!*8h<%#|Ry%MwTv0jtmt*n>kBd zT+10~j;78ZG&3zh+#o%n7^bN}j*UsO%L~PH#2CmEkuQ>eEj_p?y; zjtcWVl!yv-v)RV*#2E)0pMCrItZ0ivA?Z!P*}kQq_FBCRNz+)QjcD~3J$e#5j(xt_ z6$Ub*cBmmVov`41u&`=v6IC99>gbgumTpuGJ4?I4?vV9O2?l=#Tl^R>3{(eoKNvc-va)(#@>OL# z4+UtDimrYe zartrxiXC2?P=%W$x?BAGTu87YHA%8Zwd6{tep|rcs0cO8^cw~32=t%oi9L`j&bGNR z03Qb{V9vkIB4i?D<;+NNV`b~(VN&nY=BT1&z0>P3%JXFhZj|`_z8}WtbIsQ0?QVpd zpNp1T{|EGMm|H>ulU}1gt%JGQOr#-uhZt!4n9Fv@m4C#Yk~#TJ!w2P+7tN?U|B1N?*>8u5>=emsUdRm%s}VSN`FnWBD&ALXmvHah*2 z5QX>LuKrO`Xxgf(3i71yfHQnKg}4xNj=V`GhX#zIa?65Wj4|5AU~))s5aQ8|{xZ4v zZQ}4N)YT6eoD~cEQx1TAa2?eSR^%qnD8cU*PA{F3o|=eX$d61` z<9--Sr4AC;U_8PZsZd~YDNkWu&!&(thBLCtnF#26mr@w$1@2Sv6C7iIF+Guo!ykA*Vd)ahDI4bO;%%tY-+mERF3R` z1fUCK=tXdy5GsuT*#|)MWL7z+;_-DuIM19xxnY8wUSn3Ontr#~hbv!D2yk3RfZ~UJ zG3Y^f_ddE7nm|C}N93m&$T$i?=7;p&erJ%pMx<<-VFw_WtJ^5^NXfE%I z9<@@ql!N`L+=+#AM}s(}aT#bqF6|6_2|5LJn8mOcC_s+u(1%YxU~UN|!XfELE89ai z5SH)K$Ek^w)k7HmW4I^Tn|vS>F%J&#;zWSG^t*MrZ$jT z>0kygeGk9X-vbi(#7}59s8)^Aely9(!!_-$-^T5tw`HsB^Kt1Sq}heL!TAi)6VD>d z)rx+O%Z1*NBpGkMcp>kXl~E44ZoC-RpkxFaeGCdLIKr@OPI5{{QU}+Gi#m;xyfY0D zOgX$JxOK8pzeqkdguQTn;AIYc)SN&jy!tYSz3+JQxMtiuh+-UzF6A2CsZg0=Z^`ar zQzC7kBt=S9GM4{-gMg8sb6gUbZrA73dA#u{@AFboKnMbj#$r92>je@a`_`;mZF^gy z*GC0=)cHNC^$FNx@hL{#`i6{JaC0|q;#;PLk{a>0C@&U465syQwM-x>yuxs)FUXA( zs(5J+aAE?DL-Zl&@mw?83H^Lb_w*a|qdZ?&IDiw|vl&UnYDn4${?y@_M4=|a^uE=5 zafKhn!$i=EOxVPq0R=w`DvH@)L0TLN1(4dfGvXH>b{^ZTJ~!S^$1=MQAfhlSeRkk9 zR*QMzpyMBZJK1}*AfTg6Z+c57*ut>xs=wRuqeTcbNq(%>b$uS|VBb#5>oV#w^}0Mb zFcn6G-q0^l$e-Jn#VbXl=QNz@TE-3wiAJPeT!wwGIu*bx6QN*CR2}d@JzJM zIzBb=;L$tSP}ci+AFuAnQ)~BF`r3}zY|`p9S>s?Xs~Ze1*~oOzMg3yb8hSPn^P>A> zBm7K{RAQPYjg2$jzMd&y+v6x(z`h1mR~e0bD5RX5WCN+d`A}RC-#AiSXjN}5E)CxMuRT;^u+g;Ig!`_{y=CHE5jqiDhesGb0T+^k>-|VS?);)rkTdx@$ zY}#M}lpX4EEk;!!P_tN$Q=qBJXOB}*>D&YPE_%c$7=d&WC2tMd3)zXpK@y2=FaT*9 zWw#0`RJO=OBF);@2K%Hyf-4D!ER~le&%%vos*CLzgY?IV3_utyYc~WrQHz8uidhIE zY-Sq-ZKafM_axo0@gy?+81Z3`ZS+T3jU&UomYd~jFRYF~i=($yPPlV_U-u$oWq*Gq z(KTtLLrhsL6vHHC!wq_V7%ma78rhg>5DUB8L;Fxv$9_TROmhUMK z;o*t!A^@EL^(p?UV)}Wz5<&J=e*_|g0-TM0`sh{%y4(MuPU%UCk|SE>GT;RDt-kxW zU-XMUp;0*#fpih(0K`Nog6L1XA&3CJqep=l1YrV5zHP7AT$SuUGKLyPwwD;sFMzt> zbtVI6X3R6mw(w^C=S+#@MTmN6rGw9%kvLnQ_nUGJkv7sKK#tc#{J^;>j)_bS7qg+~ zvxnI9JHn#g(|3qn(L@mN;LJDeF(KKAlnfT^rnIY0ka^K6)pPxZu6*_b0C<<#PcRy> z&i+lL8V{gL88@s=Eq~wC$4J-t3NrPxYk0z+m_XRHr@X9uZ*ERTcwKtGWZP2Ies`p5 zF;q+iL}!FtiB|OoAJ(L$vfx&v>QLgn%iM-4^7q@b~xci>JA?TP{Z=beE z5|rpDtX$+4d11Kkk;p|XA$M#Tv7|ZSXYp^3M+(Kq|s05BqyFQ#w&H%K7J-zHWka!rPFSgXuPzP+$+#Y1nlm32DI zEBJb-Ru(7T@@31rMj5|xTh2N`Bv<5CBTOgcaQ0-#;~zMV3ka}$ATC66q+;TX1v?ji zgsN1zc;X&FRNGxuUieX~uW2A;KJ>&wM0@DRK>WcsyY@ZuLq?Fk_uT-=gve3|pU<(V ze*Dn{F=c#*%F}a&Pl%6s-;)ag&hvZMFBO8=sg}hQn>men)CFK{6#q(2PcmO`oVat5 zZl@t*-P+jP%%ZKOgkIg|psKS$L&H?k*VJTCnadRmUY6{Yb^GUol7#rD5-vS#khY8S zgW#5Sye&(-xj@oViuDq0x#2j8f|`Ip@)$SmNS%gNvOdy*NItMFrAUqUm^>P+YHuFZ zQH{SFTBEXn7n-t~fCid$6|g6ooeF~@m}!N6D>ULWg~%7Or_uXe#qJmMl)~OzLY&qw z1``polNnUSgY|U`#95_qRIyUQy5Htv6$9F7W6X(TpgObPbQI;#2Fh~-iRJhtu<4U5 zp8upVQ<5@6F_Osk|DY{g_K!fJM=`i}f(y3hbO`nvvZgra9F*rHr*v7uO&J=^PlzY+ zJaf>6mo!Z&nRT*Si^d#1LcbaUwKPi7hcD+UdYE~zTD5J`0< z0~Z4qy~bMk+O?8<-xv$-1IUD=42r-3q=?i&mBrEVk+ClE7&$C?MTrt4L=g3o zvWsJ#3bTl5Wn&XJ=W2R09j8m5bPJEJ-bJ@XJ0*IX-KUGZ*Ldvb8@xuAhbmf{T%KIZ za_tx6InQpN4gFUOT`^N5{Oew4qvUj*JREkfuK2$I{95&w#Wmj6pG`|8j-9P0oWs=N zb7T&kUJ6ygb&n!gF{xwM@Wty75$Nocb7SgmmaX$+H_{9`vL>3-zuZsSwQNqJ9xvPc zIJs0IXyp-7gc9!PXA9)PlnQTWAB#|C^$0_oeL!yBb1lGLb{XxXQ%sA^a3lKD8sYdM2{kv!0=F#DRs2=m#^=8WXP03MotoAi7Wx zij*2PGrMAnLt)>E%&~R5es)c&n^fg|9ZGfME#N z`98kEutL+86_q`YQA?cDPE{2K2*>mlnt z>-O0ANf~r3mk2cbHtP|fVh5Qp15c#Pn`Af+N0oCH^Xzc4*TFG&RxX5)O!Nzx;G}Wb zhBZA7g-WP7YL0W#q$Yjt^e&E~z%dpI!>ErH#8_;1$RBu+o_fS-B7WM}xcLaJMmk0E z;kyp&1F!je^->W|(WR?k8_OzO%$diZiKtqWiaW|gj65Uo6e)5%5fL8TVDA0Bm^;QR zhd&TtS~RDtJa-0;4DfTv?4pzJ19@X(OxzPI_*q=&3&)YF)Ho5E&qJk2lT0|1Q3?h3 z`fO)Y!53DLfB;UM&8gtS`W+%@jU>1vR6g0A8hL#Zk&KFMUNLTJUV@?xmpMKlXbE0x z`REFn1lhV#qPalcDQV(F8R~B=BMmAj?cYb>p*way$k|)?-)PPEEsf}Toq+iQ9zRc~ zt^Ta(;jDRnx|dO*=}D~lJX_9_r;&HWlIzZrE@Gd#T;t2fU4w$=}a?Lh{y z)pw!_09u&9kMPK2JZW-xQBO3&F2Lm$+{KABA!hj{!Kvt!BU>nj!)}ww;bfYm3_R(p zFYP}*l7=#*7)>hHgP1Xy=K2Tp)gbA&;{#kP6=68gG5&90l(N!#uMdm(mqT6ls4Rj+ z&FILkK_4owgbO(Bh!ckDLD65t$;&Jj6|$y^8MrQJj9T*PnnQgj(%?!)^TmwnVIWoE zAfOPD9QwbB_;U&o$oh9CzV{SDAdWbdhbI#nyA7;Q3SHfz$YAJV#vf#I06j9q*b|KH zoF1xPj80$5)x8S(7Mksu5Ju5C=<*yiYM!HiYg(-~<+XtkNY-knm5u|`pu@q*8Z%Tl zb>guoDP}A;5|}KD+ff}{<4xRwah%`hJ@jip#V^sl#K7AV!rFB98tX-8!aH-Mnah&#=$>x(IyY-x;Y%rsZr7RRU;;|kg9M9U7qjey53V~FusZydP5fY^q*064Xl?BC+w4q3A`k2>1&H^wr zl|?l+=qn9lw3i363)66d_jWm1^UFnZ`h*uliAYMonxNE!jV3x(0fsVb1%Uv88ifM# z0gxSozz_j^LmqwBeYM|-9tWaMMfVhDqm(IgEAZbrLbBWq&yWuEw-RRARpP&0_BkCp zr~XRe{h9YjsKwQ+u;PhRh$hWFbcoI*!h)C;HfOJz5m(yDF=Oo0ckF-)(yp%hau*C_ zd(OM2`?I6q{gJ=JMxXH~g-)z4S4Ziu-ERGRF@nBwxtj7CFCmYFDTN?MVMWKI&@o|Y zRV{QPj7bA(J;?fTCTov2f=YPqg6dTlx${4Mr``{*4-Z>X)F&8S;QPKf_{F~zw0!Qj ziV_ICDR^JX>fsTF5_9qq7{E5;axT}_!CSWa)q6)Y?)h3K4H@#({xGD4nK&nsD*f>` zyY2VjXYhVXE%u#$*%9IAISyGfe^GOPQrQntO#f(l6*v!hkbAqb;U@G${2{6j-ToSb)rynN( zPU=wnaajK-_HJ~e*1X~CBvWGI4rdrI4h4ZmD1Mo1HPAGQ21F6TSr4h40Eyxi` z5{d4N?vtuzU1NjV>+SVXXA?w`&m_3YXnh+sCHaAJo@_4Q_q@>TS+vp3-O;4=E>jvU zl_Tl*!MnyL>{$fUgtLv{17Wv+#(PQkaz-hK)cJOXP{MqvaimKrn6nLeZyO!{b#5>v zU&d%|oSah4s?DCd?yw1WB2Q;V6Wa^nc0kO}t5O7)SN$XeDlh$q-d2Q7S%8&DdR-Rz zY^5##OW|_=Fp1 zCc`1-+jguIb>~mFGxiwq0G3)qHpYA_|Dwqs2}g>H>L5XuXlr#?fb1SOOR_c@?JV2L zamTjGub5;)Vx^>*Xwk4<{AD%*&ZZSh>b)7G`)i8;*5pwn09$nn<9z1M60-rE1$&VM z9hfpOP7sqOP@PDh70}X8#Pc$`hsjpRgDE4SWB*=-R#pjv<1#b6kGT}Q_YH##SUWP- zcv^KAg6;a4dzvr5hAQ3LZioG1#r3c^V6EBal0F6lydoVUx##h+V|Ntg_wxWfG~p{& z34`6w>2vI_J!t!9u~toqy=}9Ihr?&fdGw{cZe^mb@5Y{5AbC)}R#bGFu5DfYI(t6Z z!xNgt92WIJW$Sl;^4}s@0y1sVhj+?Uc8@}?q;KvE3;Tb{HCp&tZ*SUoU3$?`P1Up| z4%?jH@LH2QgBh!}=24nf^_AnZzbBbxW&EywmI3|raK6eHTBE(+;H zezTU}K62s_&S*Dh-v{#XeWA3STl9uj%S?0Mb;2)N6IiVcZ;n!QBW4vdI$;G8%-Afx zm=r2Y0i#lqg}3iB-sKn#wrPj-4ohhuJCvgde<;EaouG>Il6#rhAb!mmlqcjaWVmd) zS{A)Dyy&&4`P8dPyT^XXd|cHFa-W5%vAE08JExUG;oz~VoTStZuRupPv!Yj!Qzg>m5SciUHrG39PB0)ya2B%4v* zC4Ugatjlo@cIH44RMP`Szid7XZH2f$Ow+TCNurDSAlL`m4)fuTj+SFM60Aeb4Xo(-n*@Z4?+-t^pV6<)}N!y-h;W!WgC6;Ja_-ZsR7J8{LJ z9FL)P|Llr?u;vK@kExC`oY`vFZWKPi1+!MD8_(kmu`a+Y1eqJsW&4~#Fpf@89S}lK z@m3g8@yW|ia;vP+X`+~!oRyTW?a}kQ;Cm%5r4>Ak6?`WREhj9$5BjE?@!6q}=dh@4 z(7R8dUeb8{%bjBt4P&du>R?lhwc11Pxm$4NFms`}x86We)&+U;ak6}!o@EXv3W8#) zd4uOQPm^N-5hhe`8X|0nexi3u;15Vjsx;*mdUw5nWIp)tg?*Gu&~Xhw_iA3JbiI!P z!(~`7_piF#=L*m6)lU7pCX#77=;jT_@h+Hj*UOEK&h7rVs%|X^Jh{LVc<&~gx%~V; zZKtlbxIgQEyxh(Jvg$-mF;IgKbnG3^hHGTT^G-GWdOahdkdoKwZ2)26AUDdW*^~;s z%4o|fJ!RXS&{JjGmC(V;cFJI$%7|(LP0;XVxq4vIG0=uop`|~Rfm~3Oe<)*Kmg%d5 zkx+36!9bzGD&FCTw`e6j=UqDu9;OiMZg3vrD$qS|KDu+@OPVpvnrWb;u28YOZv19fT1B#AM}`yJKokcT zz#>)jn+PH*8ETSB9LxwUEzWC}W6$_N#EB3GylBh@S~A+$12lMB=7`_k(8@TpPUB8CIuH0_U4M(iF9&qICvd?v((BKM-T!z!iu zlhBcuac7iRza}ZU_DTIH8$p*u`e6?3VfuWfriUgMXh!bNf`W5W_d{7K%g4vo*5&(> zyL-gE?P?yD@bb4wgX5@6jKD&l1aIOl%6CKA>*+#_Jv9_@9Na_TGy8cgIHbWc3(=q- zRndT7Ee~#7BY#VlLCwnD?7iL zf*v9LK#iyGD3pE|_O_p;ww$-pPHc!HU@2v-zy4ix8)NrYRJVlB)l2h>!DA`P?mlbQ z@hINJ>pf(P_xY)70y<1e;wjG5=6STSj(>-<7T9IOb$40rVT_54!swY^Q|32qv?XR% z7-O1yf^5H?^!M_^32a)-CeTcKd`-8~!@TqmCj83H;(asbNpa8joVeLrzX< zX{TwZ00xoqLLEl8n^S$T`=y;RxQ9KQMDDcryK{-;37pT!*VKdQDr0PSsZOmFsp3*; zvJesm(v?BU^j_eI~aT&9716SO0Zq%mtp?rWNDLrlFD+$e<%X9fcBn>>C3j~k+7 z1Vg^ay?!B7{{_e($mc5;K3FAjsH*s%t!HSf6Nmj2c>ce$O>Ychql@k`L)+=nl;n6} zv+ow^lBv35OQp+NqR{uq)5?wGvo3(1p(s)khWR`{A9dY#N4%=0JDJ)qdoTGMdZWDM zsHyI=*!i#X?{ap9%T4*aeu*jGOHF~W$Gi)A9d?Y_v_2k18!1_Bb(}xvlq)sMI#aK5 z`N2kXoS#^M3>k5@`7ec#mrW0!IH9jk;htJV);Hs|{Z58yYGa_q;2RC{83)6h3d+;w zNQVh=Fp#4YcF5zx7;`YNptEa}_gi|_=174lq1?=iG~vTYjnh6F4N|8IZ6n;H;>mP7 z%PzBwDoY$JJRCTF#3BEPCO5aEO@OtT)ls&;o(3;nu=aO8+|oF!a{oB7zv+FBIgv}s z^o_Bp&Qb+uRF7O5dY=8l^Y&+{XCr1$XQ`i+^wl2DRvf(TH=n>3T;@ga?Bmc3#R24^ z9W&?ldEssHE7~+Mhrl&qBJR}JKZ?ZX)=BQFV)0+dLgUZn_zOoyKH@TSX>6$}B1T{o z+Z@G;)QTR1tDhgpeehpVUvgz$qVH-GJ%RVVaCu^1pYJtC0D7_6vB8CbPLWCj(zi5$ zd<}fQ*EyM{8rBPDKL_?5pFvjI#aY(Mnl;Z|T%6~psG%_8$Q1Tc{J@Va1xU(Teu68m zBuSZS&cX}7M1{<6Woh57Q&8~x7S_;>xTANNxSU*47R#6xerO#GHk`Ixb{JTFo+B!@ z;Np8fBh*y+07xUVu^ljnwBKyo3|-?AQ+aD|rY~b8K3QelhvTXnF0W8+3*0|^n1J?u zAl@opCg_!XF!=bW7A$Pk@Q99mXmao7_QYBDsMBI4a-f~Th|YlO<4KH3lVPs1`?v9G zupnc$8-?$c`t;kP`!&=F%EWN#b%_S*m}6oAZYqXeT)HlSc)gwhJi0flzDtPF3NdcX zwO0EtBRm&)Ob7t5AdW271PNd#i0*c}*L+FF_swFQKCI z4y&F{ZSB34dMBrMA$J5glCVoy-X>Pe(dmmB(HSY%N>6Mb44*a02vv-yIaWH&B+YXV zTDV11G>7nqSWALSzNd{H0|gJTfSM7$KTS%qYOx|_OG#FQa)Nu3G;e`kNCplS1nsjo z>N&}9gaGNe??=+foC9sN8mdSroS8Hgj6>YXG?pXIdtt^JQfG*g$<9YG zG_uJJxiG5a;~q>w?sV@tg5hcG@c=Ae9<5K_tH_p4c6NjR;M15g+*I~Tra2we zKCejtfV3%^N+w6`QEjMvnNK{PQgyXD4t3RDS|x5|8O#VgxX8BjicuCnSHTY>?Y=_X219+Vn#BEl|xuZsZ(BkbwRr`-^j7TpSsfe{M<}y zt{w2YSiC9XHCd%YTh%2PXU8}+cz<8j<>gS+*jiZF>Xd(PxEIZrClUI{*3{_2cCSn8 z)FMMBd}O^bJA+|+E}}1%Qd{k2U598M-r_PCR9uao$G2gxqNOF~NDao;@-UQv*v7pX zU8vjC)lyJXRG^VvRm0Kc59?AH)pB8mMrRv7to7R7QJ(%{M^{++tDvHzMt*r^b7r0H z%<2S1Q}dOp*~wt{z%ppm3)ITGugS^T`Lc(|wGo|o!@8@=>l{xh5sb8(R_v$Cwn+;Mm@nj?B~bAD|;5?83%ndMO-nvf(gySO?({k&^~w@Uo@ zi_eq#Ll_v%=E2!^!;g7gS!c7T!7)m^3kf0>1DcZE8 zte@4{QP?Beqq7z5#l;4)rb>suasqrkSPh5nQk?3nKfWrAd7lSLa=HZjG0{@IZumm9 zyx$&)6Zoc-1XNm3%8z71RrY4v!4F`K$bH>2QXlpi`wj^VN-~YceS#R(@FG?TsuQzI zK^oe@k4cU`=(83qE#_gg5l!ghAKcWB>w?WBcruV0!Y{RI)PEY~Vf|2d?x%;IOwUiv z%jh>0!<~}0%a|STYg8kyRC8xS(e^q{3l@^I%(CFKxg!R|m+F7rhvA@QkleBO3Ok1fy-# zv#|E!xWxe2nV+jmm8}UJc4qeNdk|Px^m*tx=s-`OP@-)>Cb`$4P{tivm+X^`O{1@B zE!I~XPfwP*_VH(mi9c9Njuk~r)saXPt(P#2Ub4Mxh#j8yae_+b5buvV!X(PcB%X#B za@VoS+GimBLi4GXxoD8x3ujt7*ppqAcm#Ml3}!iL`&ACS%9f*TDBI|8wkZ#xXe-t-L!D8 z)P$@Sxy2{Tw)3x+fj`8K|89XLa=wvcTt6{bq1-JB-D9vl>s8gK%s6Jbyd)p z5p{H15e7iVVx3@+dZG8vkU1ek%)VPmZdHA!gu1x8(4tU=fmisFixIWDp}e}iwz(;= zRl=n|^@8uYI_V`gEs=Bs9@CAzC>O6~4Rhl@b0fU@Au^vhA|rdLjR+%qFQ$oZIPZLT zt{88ZX0ZIk#By)|s$TO?GX(^7qy&D?B){Vko)Cx$2KbJi^{+sjlb^j9V!M6!v*OzP zS};1BE*@bvwZ%63lDbrGRQIYrT99qaHorE#8I{aE2r&Jm{k;9}{ieZU!D1mz@6+%+ z<8Mc4@;z_T+gM~*Pvyg|{8K~G0ncvR94PLD58s%t2vZ4Qc`!XG6_!^Ygq+ z!^dnhy~7vv#(KanD0;wB2csSV-rE@)Ub*fmh`_buq#KXi0_qg}dL$J%H34o0>j6h! z!&<@2aW-$fJ6HEhs@Bt&j)$$HleVJIWIwItk1i0;G%;76mVo1k2}mbbG|=|s30Swj z3+Hr(4%w)=k(zC~jm#8197|M?s8FZD;P{?kQfA=hTIVcij0vLrG`QNNGpgnc-VwfG zi$+W0j~o5PliaZ5I+|AG+(u8sTZdp7s8u9GFK^`H=UPs@jxh!7&I`L zVluEA+GaY}XgbKmR+lj7a|tLYdTw0a$iUWM z5L?US{NkOsDUSm98Wp@6QBX%9CGoC0e%J{4t|Qbw7V{DNj7EV;lDE0)IdH6MJm-Hg zk3K=N$~oZvr+NqjC*cktnm6pI01wKMz+R)|C(W=lOPkb%77Sr`HaSAgHSPGM1CeofeaHdkVinZMu3PcM3VF! zdZ(wmX3Kp;^#tf{IU6gRG5e?IGG4IvX!oR%Cu{`gqY!(@np@7AzU2VUpluNW&B00KnD8@1hy4+!}u2E+RXc;?%V(eWiq z@CW=<@`r5CovU5*-Q!o&Gnc+u;<}@6f`8}rsJnYS5{c)}4EiAb8TbLu3;hnp8ua1s z9rQuH@AQc+_o=v>z<;51ME?{M_>m8P{K1;?f&WPMrKNVHXMy(uvl$@uF?RPDYCo#? zc&zuwTib*GXlZ8al<&*9>)qp({auYPft^R0+gNH7KZ)V$E6?!tZ@>Ar9^pHoC+>zh z4k9W3ZlF?_3&H=v=~);F83_Nn2oDdvvb!DNUtUD7w+n^S@U!`&uUhq2m7#p8uH+$HKwD@Lz-V+!N-f(!%>w z+v9r1uuM9cxgv$v#xI(nS(mCW(ubI@pt)s+YEK<23ng5$jI`pIkm>-x@=sV)itune zU@8V-r&VIEtS8V1#a7{=N0NtIt8|NAYpg4&73>EKQv@1AxcX79wuNLY$ZP(L^o~dxCi)fu0tTDU;9ntK+*}e=m;Mb zgYC6VUp}yA?r!>d`VO=A;ey!S%=XKRTxd*OQ#FZFAKfVgn-z@W8r2O&W8<-t@ewgn zYDi1S2z|4cwHN>( zxS}8JL(?Ll_0jWO-O#g4agVTk8I$T5loqJq?f2K2wb7O)z523*6WYGH##ihDO9O2V zF5P(Uq=)MPCXZwiBiqv+6~5v1=KKNvnMl0@d*t;K`BLaBRqr?Z_Hv+0!NQM-pzC}W z7gjAW=9*jb8F)9(oo5LX@>@1}*T6QsEYU}!=&S%2rV_uJ-6LivZkO6~{S+`Okl&wN zJzP+)uDRbrp5`Kbzq{~E0NwjqLcL25pghgpdBHbsJL5gFB+owx%MvV#(5oVFxbSGbiRM%O2nF^Y+cv1<@wi8$_95!mJX7m@!}h za?O|d7IssSKH&q-P4I{BTQ)o6V{J}eLMtdB5B!2=1X}~~MEHoaDg2OOJlAT*Ep(E? z8Lxh$_Qy{ngR#IfgO+>+T71EzkbKqf4Gel!y6r#DK_O3pLL5Slq2uDO+YSi)sj<8@ z4t{QCJ-YcnnwFA!wC{m2H4o(f*bO+%aC4@<*)^xAI42Tir;?!NfR2N%L)apKrsDJ~Ynd za6X?EdS3;oBD@e|`1a*M0^8UE!Z(6#b}?~ef3WEq@i-TMPPE8hJa4}7m~0aD)@_3o z3a~+9V;8nP&7#ijQNma=if2SdM#jmg;xw^U$-RcEc3_sMD@mIdqoO^2aS?_grfy0e z@3Rhu6G9z9uiBK+Q3I-*1`TNYz(p4f7@SXAU|=f*_7yavY?23;w=#V2F-NjyJU`TH zMtLkOHg~wF`)N$Roi!~L7L`{rP%!9BqwWnmR9|S>Zn)%@lpGx|rsx^DBK*wQcpjO; za7Az`r2*mIsOCq}=z<+l1J)(3xb8WQSXVlt7-zfHN86kY5xBhd&eM8o~_@v zHEm6s)3$$Y+qUg#+qP}nwrzJ$+xE1r)Bk;*6VHC`**ETeQ5BV0nX4)*zEu&G>yv9S zessC9;O-VEXhL*ePwu6H_>ZPP+Ou}Hw!>&sPLu>9Tn)uspX>FcoglAAl5<|l&aWI$GfI$H11+rANAE4;=*g1hwE>EV&l29&|D6MA){~6*8qq(yw=;ZAmYXFP3CCOdH2x# zx+BSfrR#>GPWizl5o+4jXQwPj3fKzuO*1ArJP6gGSIFdbt}y9Q_v;$mW|l~*q|YS! z2Q~OSkm2}PEC7VLQFVjk2OvbQsxD8BCDz>DKef5M&lN#yc%8SsVtBp3ce|#mSMLQ+ zb}0!I`b^ifb`nebIiB`7v_aJ>vmNkJATeR`52^Ao-RquDW>xI3;Fis6qTlSLaQ0L~ z(Nv^nluE_g;$^zCRmW_#W|d9MZ`MZ97VLHDiYaZo<2@-p3e-v|O%ooF-wO(3WY{b2 zdSA^n5b&1lBdJ9V$Df2BX$-qhyl!_>vY*$(=Q%vYT?7vjKJhvslI&ysh4ko~vDJ zKWnG`8pl)!#RZh1&0Z32L#T4RFPloJ@Mv>-OmBSesZ2l$%2$V^x#+#$Mag8nnY`b- z?;VfahkH}g%*~ZbAo!hOe5)}aTNbRK^sjm}^`bS}A9mi*wAqFH)Kv%v%j#vb#}I;i zO*@xTDyg4|OO?@n&#)%}nf$PIGT`E#+7A2x=J};z78o3mimL%dY@8iQe zOP?fEh-o@K!?u(mOHn^`P^4P?HqTn(()TuUdR3w;wd}uQrd2O8Ty8sCKh94z@j2g4 zrh9SIV!gJ$Z_{CFBRexGNTqr?f^DPy*@7Sr`PL^$99YNc!u`B23c=CZ9w3>rf%O>W zywm5u7dMj}T^Z>da0I{g3O4X`l6EZml-lv&LN=(W9;F;`RCi?N0m3|Pmh%qhgLh5|dl}9tHVl3!-PgrMo!o6zCl?Du$J`CmT z?hlrb&8lPS)8M3Sk|;! zA0nB*Fj{IVi%CxDBVoUs3%9P+wzehIP8205&^lf$T6Ohwm?%x9#>a zUrupZahXsKja!(TxZ9YUfsTaE*`$#OY$b9JHA%fG-ff>L{We)DpYfx zIz|veJcchE-FOzJgnbclh1WXu#wY9YG+E$+!^UIlr;oR;^He$Tv6uhFGlIrcse|Nt zoK{)yxBke?rn~jfFM0IXVQ>FvZ1PC;=y&X2DMdbGB7fQ|>C`$fTg6?DrX&|V2}t0Q z*#EKeQieQOn^P9)MjWgbj5E-0!T>!ZO*`d%QkR`=F1j>wK)ho*S-ejNj{{y{R(kAK zo*X#d&A{c2`4V|Kndw|TR^AG^xs(WvvI&+j0|bCvk;{cbJxod}y46)p;D zhn8AALnZfz4=m;}gFT$5&zfR|Y;FX)Y^C>a4OxVYibCw>@x#Pu37?QB`I2+H++hAD z$TCuUC$X9LIhFC{QrD{7!{1;u)ju6UGzV%qvT^}s%)hq=Z?K}$ne|l=Dx_^EsgPXJ zD(GM9WD1s{G@`UF{HY5fOT@fbuVTmS7CHq@Zhs2$I7Vln-TSgxDxwJhmxlb1H(Dc? z6@+TN9wf&?<_FI+2>MD`E0w3^d8a`@F9tM6aA8jj-p7{}c58tabm?jyUYL?~xQqcd^Pc%D{S;zS<~U*Dv= zRtcLfn&!fiMokS;Xo2UHODLO~0h&$)!fB;>QDyf?&5O_OU>jE0UC~VU!(B7Ri<`|Q z8c77grcG)wf6LP-PN>+kUMrVVIu#XboFo2rd>9>ST{T{rqS;R=OD@xFl-X41TAmHp zNK3lF>h#wfs8MLDP$^qqq++6Kx?EfAx8KC_g7ARo8LP#$GHtHcycXODc>gGWTSPFk zY|DBTh4t8-Y|PkdFM7y!t18aG}QHFLah#PM5w;r{E zxpFBm|3`uhANiVIxX7G5sTT^NZZJ7LRu`01F}XwuGa>G_pDz7LG!~q^J3mZve%MjI z({QYlS?QM3AkGnPJ=15qfnEMeYZdQuMLBEcdm zd%~O|%!(<*d8gCY$x^#uySaRGK>DbZ(OoN-cR0N`t2i&o?{fX$j@f01s~Ff811!_U zW<6pS=q92`SP}(Rq!8_XZGKgKNm?Yj73K2FzpejlL88eO=$ffvXq*4m!&(vPGrSgB zPE)Z^!B7#h5pwyxe7AU~Gf+$9-eTS2-J|bwPp~i}b(KMzzL6`q z)f;I_DnOh%M*l;j*mqN*`(cSj+Bn)D#r&0O(k1n(bN+d_9M^$`t@ZY^sx^#-SdJE~ zpl9K3UO*GX#^^qsOi2o2%~}o@bp?Z2!NN^isj(VX0fjps?rem<6feC!I?cSDEnyo$ z*_>zNfMI5>GHHpHN=NE8nKCX8!78>(?8M~DyVRQ}f$Agwcs4J9u9O-4aLtpYYMzL&@MbbiF3fsioZ;3*9H)WJ zkRCv_YbUk>%a`~oGWsG>Zqn0pCs$$x{U=@;Z*aIHVM|1p0-8@wPeV_bvQbCaXq0;&4&ZiD`rgBj-pAMiNvB60EYYJOyARL#M;E1plZ>KKFo z8*DlC*9nP-WN!8b%&{qV1J>RR2K%oVKUc2c!F>i*)R-I`f?qznz3v#8qixqUlqy3F zJM3cgForLV{3z9?HODomw}Aj>9$m0GXM&E%t~6cBKTs6}^IOny&Q-Hx*89kdViUjV z_msHy;=<(}V$~Kk3J<~fV_*$ylNx^S-HQZ_7G38{C`F_*g;ry7%;961)Gk~LRr}5? zNX^SEP7&LoO&J{3vrNO^QYoO8MKG~M!5Lh7a)&j+tY}OLcopUOX@_TRAa%b?Za>t#3GohiG2l6PLcMV%nAJ_2EbcQrt3@G9?jP43pCFI?X-TQO#D+xaBr0rxQ z$-`Ty#t`gRsHivp6>FVH2Aa$l9b%quWgLy%A>b(oQ%Isi$nk5>q zj^c#>kQs<2c2D%?sE=+#(B(mk#V_M24V?-DCpEd4p|lM(@6O+yYsEH$POnj}+-j5D z<{Z1V#q?{+)*9(Qei%N|O} z-UxSdy)S;CmTSEpxw;07Prg%T_=K_zQ6|lpb1auuCIz{E10Z+0LW~JVGK8Jf=;y`@jqh!tJIb(H?~qli27OBJHmH?h!M% z&#PXz*nijG<~pvt*sj?|J3!Cowcptj!@5iEvsQ?UZU%#~Wnt?-d+VLP>lv`Xw@=Og$pXPD85rONg!ie z?J{BEP?e4k$0BR+h<{JOgR7NIRr&>F)(z0V4y}~Ht~Z^K&m2rYdwr^h;dss*1@O=g zyA0Vx>tfp!M#0Zl<4k%lBt?$;<~cZc5Hl0^;qhz=0`_>_-Nn!mzXYa(X1K+Xh#a03 z*|Kvx_*h;1tR2bWPH38qBbN%QrIc0Y18MKN#9d5z(pfcfcxe05vk|MLYlq2p15Xm4 zxz4_J?(e}wndT%pMTZ-RMMWEf00Kx&8cM$@ZyNtN;9IIwxZAA%pL9;r!_ zlt;giA~?eS`UQhEBFl^!?%kY#A{$7`hSw|U{D5z4Z zZaC&QBmko-6|tz;Mb|~_VlPIu>v^STfA}?sBSEjAXlnVwtVN?+p)*vqmonlqSjIj$ zWM|mw%0m#ET%j=nwif_(J{#QXWVkd`Bk796{maImDG@kKe~*~y#hvtaXX0m28Dc}6 zS6dG(29@o!kL7^NwocvIAAeqYv^QzH`4_LZ$0mj+8H+8QwIy{W&ppi-pXafbr)Q)h z-g&ME;OibpgJ@q%7K@*M_f}{>S(wk}f5$6BVURF#DCCJI_{R_o>0U9g%N;L_g1!Tb z&Is+BMQd}h4-LvrlH+4a85~I<(En{oZTskWvh!o#ba<7yDtLC*VPdS|yEvB5l#X%9 zUsp~gg5vv8&f^54v?=QVB=hZ-dHlOxUI;ob85#ANJnCKY2J!WA@39?~eZ!hqnb%X+ z^&#_eoVUF!rd+%QqZ1iR`d)yoBsZmCa4=&#;GHaaERzrZw;;l+6BAdzBtNC?W^`gJ z2+@YW#TIX1(bw9~6k>5??q_vMbj%JDQ`#F?)v&|dPc;`IC-m~e==}2)-CQmE8DM6x z8TqBW;+4_=kr7j+kxD|%|Ssy@StCGV11L^TV!^DmK;VQfxro%lE1yqdkE z`>i;}1D*+7f+A0V32~>#hx=Jyx@=$_K60i0;w2)0^0@T?O!PMk#xVxo4aZXhZuE^O ziMZYQF)MnLx0Hslj09|`3~?odOcU)AU-U`uVd{Xju^SXI2N)QRQpQ&TTT`Eahz894 zaywHI5*Y#vsz{9|38R=5F%45^l!tL5FUM0w3#wQt3{mUVK*!Yr6smB?)k2EZbL58Q zF&8TFC=5Y=XJ(g1Mv*(ex*J;xq@N<7d3aHMWEVy8+gW-gr{<)n;?t^Apt|Mgw(*|;44NxRAsX6eM1!b*47OpO|m8I`iCwx@GcX@z=@ zokb(L2|Rb|5|NEIx7=PhrbyS`IVB@2X(rv&Kq7bWu!UoX%~0v|2Kvh;A~i>mUOhWn zZFa{BxRPHlp8?}udSc3{@BMZu)3;?&_saVEHKpA_W1~;q5i`%vmSMD&jb+CAhLU{xrzvaIJu|qFY{SesLc6v>!1g*d+Uw>7s)7JpX`qHNlyLsfKziq$Ns948 zxN!AU+o2TOGJ$H1ls)>%Y~LM}0Pm8C&5QeOYIp2l!JmN=Ej_EqxqDAwgCZ^4aIML& zSv0-wEZ6XseJrsUqwJcn?!u-M5_1sH0dQL+{IRJJLOUquerCWb;Mki4?2F4D8D6!S z)Q~J7jN_I|cCW5YplLH5c%q zeK%-WzWNns#n3u`Y;6mYkCRrKC;RPH>C@Efm{`~$2tKle_CM_d^5xK`9dD!N*vpmS zon2fzxQ79Yo4~!Mw#qZ2PVz!!`3d8+1R4vp`ZJ%59tRni0_fX|WV$d4l*moM(Ld|k znOvNdPu4&Aqd$6E`coN6TM`_YP%J+s)}yuWXv4d`Z0g+Q$KW4+UMZ4RL4-i1z2-6{ zqueyWkZy8oUjpPGm094pG5Z?RSo)`MeAmd6`G{JkJZo6>NBrR>gjD#C4omDQ<-t##kAF_Kjxl9W-Kibx)j7@BIa z{wg*MVN2pVQ2xdttSqIZcA-Y0G6@Shgc))xIwV=m_u@BB>T1_0Ek%+%R!vS?)30vq zY^^LVZ1ika1A7~%!ZA=keOG`0a#EVDf-Y6?UjH315OWi?O3K_8?#=0<3og;wF+uVCMo8iD&Z5*lEEpaV4xV>;*ABz%upAxx5%*8I*jZ$UVz-gd-r%iUpi=Wq}V^1vPg z2~6W2oD~vV98~3Keg$jls%F!OAmyS(A)xFgI!UCxv1M~zi>d`7Ey7RX#VUX5UGBx3&m?FpP7&A1gaKL&4Oo;7?%ETZh`^x4iLM|1DPRdKvcB#dg}o*2_P#A6?>=_-=IR`q)ns)#+Kn&J_wlLqP3sh|YU{ORPWpi(N51}kck0z)+@=Dk7^ zC1Ym@#5}bR<8u=w_f#oU0tpW09rl;C0Z=qLH&iK7{mU8vD2Xv*@0WOS3>`q2Zm|)P z2zA;ZodN(Vx_|A(feLap$e~-wi8zq`i*hjzu{?UPMgbQpZZYn;sGLZD@J#HTa`7j_ z5p!+J2pj)x(|} zkzeKD8Oy6p0t0)AU2teL!qbf8mIy&397`TC%#6BRRQ)QRpAfFxr3fkX!;IKemTDyu={ba4eNzEd=9M|h1QQH@c=bkUvu^y!Y}5$ zA1cTknYG6e`qX}NfECpU4SiwmN+$&~>-GV0b|hd47|&O|DJ0)>KPSSAClF^cFBTjb z<{%`X@XqV*7l5p2c2yAyI8b$p!4w1s%~6^MoyJb|`Wx!rB#=#uoqJ~)M&Ja#3?+OxZn6#i5& z8I`^?(dMb2DUXCp>{)_XudE9q48B|nLc+K$Pe02aj=^Bs5x5r!e4-oL^GT=zu`=!7 zQy}Trs9XKYZllXrDMaU-lMN8rkd7#YjDzFpWtBF;>~v;3IdcMR6@}O76pghH9^}$d z_i38D78FDC`DWaja~+j5m>HIa_1vb4?VU<*G>$#8H}seR=(*si*mvYAJB9Q{;xN#Y z_(cY-+=~lNgYd>D1dv8eQXQ5P)@L>Kmqj9K;*^UxtLORKz!Iw57j~5IP=8>~`UEm4 z67ju|;$=Z2(@|uxIK>PxK*Oj4Kk-*;EI+^u)kuwoMZ1Q7V4R))MP#NO=Z{@mLvqC` zlr_fbN2NES+R{QuY*HYvms%@@W125TRw7=IIwoX?zS+SuNCGrfDFv_oTqD>wDVJ4W z77zl1>iv5$aUI7!YDyc0PZ&h~767|mAm&v1STpG)W)EoU=8u3^Xzy1+KPrtHFL)`Z z5A4kI6S+hS5_AC*LH{6Tt3PFp8w9Ay%kGX@2)q(GZxjkO#|EEKSfdxM6v%Nzxt9p$ zO+z7eF#!Ud5HTbAky@FM8hc-J_u%{pECjoelGTi0LpR72va=HH{f3Y7nn@)Er%9%% zP8K8^GD}ao)4W6WM;1>A#Tb8%Wy%B-;&+8B-BuQAu)gh;`%3*1TlQ7G3J|Ikw zCL*P^6FUAfcgll3E5w`=G!#MZLI!8ImzN0Z)*vjba}?7_VhA!QP0)z3>>$7yI7EIf z;R-56L4of_J1XR8cZUw%!=#OgGn-Jk-xPXsqeY$y;=g=0&vcq^MGD4Fhl15G8r2Op zMQA}f-bjo61;RkQ;6;=14@33#{JZ{|9UPp z6Cq3)DnR~07qg6ZW)W#f)L(+f5+m^sj!}s#r5yXlPcBs3V?I^^Ty^1`r2b4uCoNR2 zvY-y6RGK_@ibC1ZJEgNI*8Wt!NNCzA1EQX zxyqo%sPv?@#{-s_p6f|YMxqRpe|otwXG992lWvj*XdxbO>tkjK70-NM=$G=8k`y8d z#*YTHQG0U=xM;vuico&#@n$TE8fjI}Qb<;Z3y=W_W1%Jua!Vt(;#RSqs{@@Dm9m2p zP1Dxw#|NlgY3~e5P)5^ZDJX-lBzmP)Cc)crl%T;91l7}|AH<$1^4_49+#Hjn)PwSk z0q}xj@656y5Kf(w^zQH5R1|Ty$F49tJ9XyezP=k=6~cqq04Y6$%6^o zqs8Jz8!Tt{$_X14qz;AeMab#$QlZO)%0&-|!DtjXiPS^rL-kn>zhf0Ei>Rsw;9S;r zJKBmgk0^{=)Dc=>7F#~mOD778wWQvPF?oRMHBqrBiy5;f!sM4=Q+(*t8o{AZ<_!G= zz*zKX%~^;3f*88M;HP9&&~02$4pLfP4B!Doyk2<*-KO)yz>N4}4e?NcQ(#kW$KnMo zX-i+k>Ic~(Eb2iul>mbJ&-l$psRF5blMGXEZ#B5NkHH}JA7>|V)tQ4U=0@8YISH3U zR6y)evZa?<5H!)VlVm0Br=fG42rXLTWLEMP>a-?8%C~GE2u7@5q)^l!+ReOZmwo;E z$_FLS`L6Vg=S6aY9ol72vs^NivR@gO_Ua6@8$X>yK-O03b>&}XZV8?Vo8F9?;lFrJcrbWc}S!WM$sV4 zF#^Z+wNjyA2i+QX^i?5MF?<=p!7iwwu*o8FfAj0nVmAti*nVKu2yj>X_$;5E|DE_G zdk6?5_{iN&TJEXFBaU1_KdS`Z{tK z?GNSna(Rdjlyn!}>#1@f)@pV^`3wAU?jhQbeuAqF^|$A{BD^wXhCIdDGmviXChTI~ zGYc1Qm&(bLmb<~LEjk8q?xsy)d-wcg7L3l%MsQaqfbS-@BeUk(rrN$t%Q~1UW&S8% zSrNWU*NdLD5v$|2hrQs-RQ>a7cUv%G7P7|Lx$1K72h@}LH80?L`|jpA>zNVsGb3x?f2)t zj3+o+cG)nVSL%e%pAg>3Aw02X7bI_9yssty?eoE&xa$s+cU_BX&Y68($!FEtcU6n) zQ^khwd9LfS)#ppy;X512=aidgbfnL=K%egiDDiAW#$(47#!IlfFaBKR`Cc5Tt7)^R zE7@B!yl05yE!@u=cRhjRE#A+Yd>w)0&EGFd^4=L3lWIE?4BIW*zd7^m29tblGey6f z;f~4CoZx;dfc;z@YL0kT$9^h+eUA*x`8yaw@}3xoApR^4h3B}7hjs1uf%y)MzST1` zc{S7fHu(&N{~E^g-WrIPaIFJ%#jwALb3Gn#_bv&< zTiOr#6}gXRzYF1l@dB}b4Nv6F*ZU;t>S2n~qurk+?}}}?wiMQ4&2X(bvPT2%sf*X` za(DOMg|yXa&d~GX*6Bvma{7k(UOeQQ5cTE_{yhwr?WBQin%xfj>#W|RtRUBYTn_Jo zAKQ5Yxb$DL5m5^p5>+azBD6o2+qVtEj6 zw1U$GWq?C9q3gpg->Z0O@96iSA**Tb5`A zr(Z_V4?$IB6zO(ns;=L`J{rDe6>C)pp(57e*&a=ibnX6`BJTQ&D~)Wotw_Y%8kSZ% za!)eKRR$%SW>-CHWh+dQSZh*dC*sX^?ylALSF^ZlabQi)^rWs$-||%GQ4Qlh=0d?U zW^=@xt2;_I>24WPHej`1_H-bD4D)3SjmtbgI>%@b+39(WSPL=euBT}Kj^v#NcY0#+ z#!a40HN=6`>;;D?J9lXH#r3@v*1HoXW&&`x53o(fjG3C;8A02dg!PmTj_x7FGCi?v z4_qM5#EMe%ok3wl(`IW!AOnUGr_IC&Lgw>_LW;f`FbucF*%%aeZG?#d5s!+urM3)@ z8c>1KB*r1qXQZZ=TmkD$53jX@i+0uz2rRg-^GpnUsMWxWa6&?hRHM>|qh1hGv+AQn zKiVOHK+_wdk06=s=jH@v6p19BbY!f4c%t9`BI}&($?&D>M*5=54*iJzPr&g%XzRbS zCepLhGyXTA{{Kvy_z!LT-yrS3u;hPH_5%N#vKKP`t*_#wsBi7?9|3y?dH_8>4HF9h zpMjPAdk0_y{J$ag>;SfZN9-Ay{~fXar{jNS?3w;F5_r2?M&8wuBK(Bi%bH{`F z@>!G%GrJYo88DOi=hEkTSXb4+c0rmpAZ0@9tat7CK8$}@AiXY)(@ZcZ7oybB0&To) z(l-fNLYzDM1rfVj(X?!=4esQ%-e2uo9$~=g8$$iL&}ke$GfUQZmO%rRnyNHCgi6n~ai7EcNT1K&x3;A?wMfQmm_&@E`&oTp4LJ|3_5+#lf@u!;OD4=`7zY`#b-ocZ@TcGiE&%>O!O{FX2a!#5kxzySSEJGSrk%|F!*d-T#|eXZq(={GZJF zKg#}}TK~UOxG?>Hr*L8X9>~9of3efeQ%QJ zy6t7UY8@8@z;ku=(e2aycjIq4M~O@phtt^~cI8EL%T!(I$-=N&VkQS`V`2_xIZ%QF zFao`twp@9W5zkb=Qx$OT!iE83_=l`J9 zKe~+ah&~P~Vvm~G&-e^>1W}7}aMpcH)Id{fOMUv%;E~AYPmhjDc9}Y6#Xb5&Y{~Nb8w^{;|=#8 z6_WrIV`DBT#@knobEp&Hjar&_Kb0m;mO`dhyelWMrVOu0RIX2=F|lqVH~cW@dM_~O zvgSPR%T^r$d=x+%04JTLLg8LUwrvm(K08+ET7Smrxx8loEv=(ba$CjiDB{`HKHsq@R9tP?OsY!# z`gUEHVaOuG*oS4Qq8Ltt?4?PPcXYeAS;cNwIc&qfkW+KjP0D#EH0&BdO4+^YOl|q-C+iV1)(lL3kt1lY{d|7%4pM3(ZY z5ghd17SyL?W5+hl>j#||^g~H;6?4i>_K`Du1o~CesB$)cD5q4?#b3qWUS;~h0hZ3} zGciU=96vt&!=JbPu@I1A5U_5xSn3PUg^U&ah( ze*VNQsHj(#Oj1*<(`{EjSC&` zP0S@B>>MLRGeK@fTa}J_ry{1zc4abF6i1kQM9P9d?_c;r9o1TqhC%%Qe;T_ zIueWR6MsWu)Z;h%sQs8~|o%)po zr2;e(zOzyUe0(1`>Ov7p>h4NKDUu(HpS3+A(Lv#oi``{=c?!`m0pnaeDkQ2098fSr zLY|N^MoRj_(4Y#YyTjEbFVU8B$~$vVwHwsWBT|+sVQ>3jQ1(0=B1)+6aP{JU&`Ocl zVwzQ(_Y#Yd+h6#|3uTVd`zU{Yos^q=4bJDGU|)`9&0GD}bOwMACq|wmgcVy20`pd4 z`QU?9kjl__O^0`Hl*i8pz|s>@i3B1P5>(!^r^O=D82?ddlA9X+EmFh;%m^}+k`427 zUMLTTCif*x)Nd9*AP;VIBrihM@Egu}Hdr8#AF_mB0Ll`60<5YsEO~AjI6s`)=s-|l z6cNBkNQ4X2bb_DE71Lb;JW9YAijUi?foygoZ^oeqDUKzAY!Ju4J_LCvO zCr~51Ci&RnkfTW}h7#Jk_e`4Yafm^VSx=)3p` z$EVfj&r|-4nI=>ds+#^N+5W_-jaj-UPp7#C^`bWr?~R~raLIT<5j5;wD9bbvF=sxa z{CUWBoo}2(R+$IGfG<(Qn;|YVg$ucS*Vl2EtFt>}d5Yvbu)2(P+MJ$5{UUQ9^Zx87IIe7cKp*}ijoFM~fDTKI<*!FNjK=KAA=TqT-1s}oM2<`(nqI6^o;z)H!0__z$4G(k9Qj=fS(p7hrJb{bNcXsBN5(#_`Femy8D zn;~KTQ*B|;{&na$g>$!b+y?_+>*sP+Tv*o9Ss8U_bnu1qI%z$hB?bR*DG?t}J;o71 zJ7wcSqR%x3?XQJ{R%t0=m+Dj_8z6?|x{%8ar?HSr0yjQBel(R4LXC`2Z$;+jmi_(? z?^QCM_RDlJBoo|2FOP9G=f_7=^!-(eUuDCGLr&}E0hR6cC8q=CQLQyyh0WV}z6T2{ ztBppJtL~JNt$zq6z0tVj(6Oe_WO{k~adjKO|&jX9!BMY;?Vgb_%`fmt>h4aZ| z;w63h29_m?ldP3^d|z?fI&pZFTHn>-Gi{g+`ibvEMC6VGK&*vreV5?VaOfM?2&_0R z1N^KPjsqgBl~Q`q`KdCjCmV8a3E17X0}$4(18_46ov7Akg{4^(XGkbHMF%W$_D$BQ znfM`)rkmG4t&r@p9S451GPMFznq`)cJki|9o)3Fq9W7tJkg3*Y}MZ@iB z=ciZtWrV8E_-%G1gH^}dh4sWPc*_gdo3&m^larepT!w&?YY-sle0)?H`S0Z(po7wlAb3$IZSWAxQZEvw`gvIB%WZB$jw%As_ zk-|G(@Gp#Xvd6>xxwd#Rb#hayLhDAiHuwI3_9lSRz2-*0YfI!dp*LPBXE1f8kT_#X z38z_IT*EH4RnuPIgSK)es8}oXKtPxldEAeH5jm;a5xxTjp6^{qSCGwv#3!gLm*<+H5)$ zO`2RBlyq8b41=|amT+k_m~!3^PRE1#L?sw$5{6oAvqu{2dJL2`W5G*%=YRui>bDD@ ztj~p#ZmY5L3>7+xtUAYuTkNf`g}f(47q#T&&81XEuZ8vwk*C1kBeE-<^DIDjA+b{C zeAjW5(-3y^M$@pm<35~Week1{NkqLBR`uJ%8F_+Oqg8m%AbT z7EMRY&_hSc#zFyV)aiwpMX~GDPv9Xv~e=M*wRMr3jfv^kxHlQ}z%IdqFh2 zb88PA_)|A~r{%u><}W?9VBE*&y#U!A&n(+>e{Tpp#ZM-#exmKS(J!cnuDmNSvWqtjw7;57YvcMr7}`2S@GCCY8vN>3PYi zX@4h);$1Lu=G5EeDB$g+wYkceOy}2fv*p3+x_5RT(jM`TJf^u*CUt7?Xorq?S70|5 zbyz(UID)?Z6=jde3H3D6*u(@gAAhKzg7`7z7m1OVKik1P8@;(yC$|HCk4qDQ}^My_-h=sBTiNys%%9ZSXr0nTb(REa#c5CWAQsq0tPw@Ts(-!F6e*!il(B5n2j1`JOw& zio{_^yQdxrGpR|X1DuJrtDS|PSZ*Bo3R^br9g{OuMUs=^=& zJLFfj=QfvX%4c%`22;&TyC+Z)pOcdbv9O4V);j}UbywQ^D0FcQ%I&P|6aw3OM2=9& z=83`MrHcvY6MS_{Dfx_?LWwCqX1$K`1k6?1;T%bg77UHclGP1EVA8NPEJ4A6tKSj3 zSG)2fQ!9lQJYq;2r&$dSLjYr=gv2aPuLJCy#4H}4kUt1)2@#bi4Y^Fp!wSPs$gaBI&bs_2MWwF^xHAK9G0=DRJbbNKB|PtLz;%x!h2({9b1HeDYZfw-KHQrk+UHzI32#u4sZ(J=wff+|@9eun#w>W(5*rgMn|7#AoH5XxOH7F!1Ok_!)SjvipN zh-pd5*(^-;zPL-Xo=jd-)ceT8s_-pYxm>4nk6->4?LV#IKVXGS>FZ$&80$$J{OV46 zn}%SiCgt>lkr*QZ0hZt;m~4!V>ARqeIIIKCjFzoPqJpVae#~m7y(NuW1)NdIlB&ry zd54B(ZDX*YKd+~geBZwqML2A|BYIIX2-aa$7!esyI7jf7nM6}A=N5CP`Nxc>5RM=? zDUhQC%--V=qVW|!^6G03J?vt8Mr223ouD2(y*@#Xl>da&PmiGd*`&oVG)fT9tMr|w zDrTFPm)-!EFPS(!XK}n*?K*z1E#hQz-0Wyju{e9LRi1fF!y6uRuYz*18u_U`E<#3zqw~40C7QSC*%ol@9sP5LMx)hr?7dlX;!4M* zR?IaXpN|MQPwxQbW*xRv`MGe!6s6WI`jxdVh=keE} z&*yQ!3!nGP-_bQ(*{!dgM=R`9)kLfDu2~?)U6od0H@;O^ufFQ{+|B~eTu->NQP9m2 zfh<+8+Ft|^uX;GUuplEgS-}qW=S;P7X!V>8d|71e9uI347gZ%P+U_TRD4KXtSMWF= zMWbLO1=Ke$+_Od^dHk}ZXXxLkyUkV%ZZuMfmkji^X(_OrPt^sPGAkjv))w?u7Y#*_ z(i1S~sq(UUq9Zo>UD!`bS0C0e%J!LI**b2o@N&LGG`jT8(Rj3G*L-IXemtJ(e%XCq zI-Fp!wrn>)jG8nZ7aX^;Xcl9L?PGGHwZ-#UD!$n0IsW4(jeys#6QOV2-|g7feNW6N z=;of4cy<=8eVT18y?E;WAoEX5@Zs92eKlty@7^dhY&AFRYE+#XGOWjWZ}Th(Fpo#q z5)dffYYl?Pby1>Jp!=(p^3&Q@C5ARy-mm=v=b1ZmJ@ux;Ud09zOV{_mhcI|dyaB~e z0X8gEK1|>)J&$u#bgSOlZG`QP=kvjC6E+pH?yrl>hEErNhgad}yPbymu*ScjE|1#f zqE3Kt=_4Z??8dAMir6fLs7eQtrt%tmCo(d#xMB;SqYjVTL{<^4(%wzrqD7Y1NUh}3W)_9|nk{%&02w~|ewRIYBe zEx0Nh=I~y;D*Rr(eOZm@$bY%Z`>ww_&hYX23=`Zn^Q(<1oxA?M8E#^-BB(!uDuwKE zv9-FD2O}&4B?w@}fjnJg6ca1Nx{!HhvgV9X`NWq1LHMimny(JRp38Q4;V0euaobUZ z4f_caCw!0h*CxXC;*4&O;}cO#wf5a?G_w@zA@wvl-byOYVdkydIcLe|Q(C@utPv{)Wa ztiz5H{Gh!aw{!vyIZpy84Ldz8MDsD9BD~SDFA2o-aj$uL?l02~CfS&E!+R_S@s1Vq zt7~Xsr4F2!LSs!IpJSRCe2p>u>Ui zK0g-A(M!FzN{01LuwBK3%|a(k8erTzx+S5jUn;e)41{r{&QDRy#QoHuGfQ$VDQ43_ zaD&zr@#F24Aw^gbFWg>K!Ix9G_oC%s2Q2SftFhmov+7E+Pqi7$$BqU<9(rlJjE_Ef zE3$0_y?Xu^W$zrF$PV8ioOl)Uj+qP}nc4m@HY}>YN`;Kkf=E?ll^X&8N_3pji zbN;AR>n?n|yVl*cs;m3DK1+huV^7GV+KbeTgk5cP@rlm`Lc{|(Rt8L=9+A7k8?i>f zIF#QvXf(42fazhZn)u?t2vLix`D(zb+YLK}6cNwP`iZsFsyN8}qH_X2n*~U(-!i)x zyHXz=YDSA_5^f}EQE_OEn?71WpNmNm9EI0#mELl4aLeK0T6DH+iJ;vWunP2w{$d*gSqvNV~^|d%JiViVV z>vIet!>p^>wE`@6)ZlMMkZR!16WEFl{XgsLT?{sayOg?`%bD*eJRP=0qzjChc*q575 zCcNilauMQ3BxCy{FA!3#$VPQ^zzR)ib^@|po~_7laZql@KM}8Y-F@bVGu~hr$Wa4?gH5ko%|c0CJGV- zSP`t*LWE-CUj6{v%P8>jC%PPJ7H9Ne2q52tzR(;Y%+<2U#Ly@~xQx0GdC`M?R! z0sd?tgA5_EV2erp6ZpokBPqN>^9FXFXwNs={4#Dj(hx#JCI-|~3|vUxOw%Xg#JwzX z%2_AnhKOZaK3hLrkXeWutM41YIZ-!Jhp0Adtyd)bU9Z`cZJ}u# zo&!g^VZY4Dgn6TM+$ryJy|}Zb^gXuM7UROBv`|rP5y&Uo;{Cs(q^i^+DI?Yo~0hT2(qxXPchxP9!qQ=cx%%A5C9*Y8)ydU!F z$1xa}(6rtiGGkJw@230RFyxrVjbXv|51-JtBDv>qwMPaWx~q*>9bmv90FT{*{-Q(x zk%ZmXH%J=jj~p{T1UG%#U)N#QyKeEiHbq-JoB^@ADB!J2dn(XO$U&g2tcVYy+S{hP z$qq`NBJ19w)Axmx*}0(u_`SP;gwuC_2g%3S$_3h>?}h-O9YGRhTYA@b(%P={);ER%sJbbG1qCd|e+|9os*`yygQpwAgzAgW- zOI1*pOnRXs&DU7ZvSQ)7yHY8HYQd^36fB)E$ zJWESivL7DicEIzFQyR?2ga$Z6xDr{fBR(%66U% z3d@JhpUJ21x8FFJu(+xTx2NLW^nTo%8zHc9ce`)3Luhbc{f3D2{D``OX!Hg+hd-Qn@hsV)~u4 z``&gnZf^H-=XCscm@QX_XRZr;;Y+%iZfuAyH^k{68A%B49q`PIJJ#;ZWRH-66FrXy zd?NhwaWxMP;qjJq(1VkibWq~m=Q+02?PxjAeL2KCQkM&S_NCMJ!Zt5>m)Bi>5xs|F zct>pREpPK_ZeO)Ji`&wH6M8kbLe~)cZkr2E60Y`olhT`tn}MVuS>NkzPTO7VWbmRC zdnwRG8{6T)GLF<2wBFUNA9Ty#_-dIQ6GYcRvMe#Re$B2n8FnPu0k8948mwWJ=09Rj zoh%D-?OoyDqW{>w^J~8ix%G!cK;imv`#ty9ZAK(&y?|w|7caNfQ8?|b-94Rd3503} zQ@fK?$JuW#TxFj>1$&AH`0Ii!kz~NM=+Xh3%+mOpS0nIF56`pOsqydc`sN~l)uJSy z*3-n-z^c};jaj{8jw|N-`?Y+m5-2zpcF-W=ZQv}a;O-io?HhVK!ne?fsKIm+ zRET9lF25kn37dttgr39$>Il7vd+iZ3QS^&Kn-tc_Yn2I)gqo5GP($N{eHtTu%A#5O zqxyY=drhv9WBBt&DAbRn6u>@-YloD9F?PO{55uLC@ciVF9CMd<{sy7NnoBMla6vfv zZJL4sO-RnQR8#n&8d7@4!@g~pB~*?;AOw;C@g?M!C3nTj`o+%`8sNMIN>rlU(27~Z zAa?FCNDdf%Eho!xof07DE0Bzbl~F8AV7OUM$`{*7NE+Qi@w3P$*e%v#&-D|RCfR4H z=R0M!(zQ=g;@{8K`#x$=v=n*CQl#Q3;Ij4FW}dY47t3rHT$8WF&L0L}W}ZnWjb<+x zS(q#F0*8C(x2WJaGb;7I%5tOH03XT6$QwcK`*IhrA#R+;D;*zf-N~#SccQR3wBgxp z12(vDVMbE)z(Tij-vyR~9exN3cphbRXD8z>BS}^(x#2)KC0mP?u6?xGj_%_eu7%Vy zR9Nt)1nC&65&YVb5qJoTB7Y)3Wk{%jUJv~?I}I}wP{yz*byZvz&OOS@XDu0R_r)U4 z8g+3w7vfVk-$$mxu7oEC_WK_x_g)oRz+=ArfS^Vhc^%&OoSTPTItURjc=biz*+=9H z)qU@M)dFdEoEck>hkX#b7e{mi*MUr2k5>k3gkOS>&VDCth?FU)0>Z>5f%DhEsT%OR zm~9i|_*o_%ArrWDf;Bjkt2qPkr{{9|LD-x|s{}dUPTURXstjLBRJqRF-CgE6Ue&TZ zx3jL$ix_jgquDU+PQLbqPZXMJ{Ksk^AB=vBT=bM3?hNBq(V4667(?X=u`$A(Q{eG z<_LhRgIh%UpVZpl^H`C&b8_sRE)r*P>goA9&03{CnF@m1ykX7^a&z9ji_(xoFZr7B zxcW0hr2LTAaeHPgFlN0amHI6lb%9k~Eb}bXlKocPuBec2rK*5=5#EE|z-!zr@)`bq z{IwbEK9O%(x>>R7?n+_dow$5rhZeySG|^zPU;zF({cxMZMMZHZ`vAD9%f%Z{Uk11w z6D9?nwh1&-h98H<G{En9MiEm7h@%_d`LuN-qt=9)}5R|j8-1C zH0}>Q8?o4%6NDYd3_M&W9kiXy00Z93(-k_u%oDHDy zK>Q^!9mm>a&2H$o&REZyUu8BoL{Exmp_QN}cl3|a(~mcWFncnO8mw_U;7#k84#a5cf~YXrw0I2aVN@N? zLTGTWZMJ%@wNe4r1{j&nHE~N8iGpKE8DWBno(graKxg`+BYfXI!(CYPJ;ug3Y$bG0 zBR&LEIf_SEoY~~l{AtFwf*-1#4Ucgv@m@+=^uL{aTV)d|lA>9gHD2|GxJXIGCmPmv7*{@lM6K?7@((ObtJ2k9@&Y&+x!G*}1rJEbi5S81N8sHPHEGs3F z$mkHzpcaAjz{~qt+G37}K3B5pJMsZL*tnO1_SjMVd7Sjn;goFehal7Ls4=3{snRK5 zyTJ=Y))RI&A;xQ$!ZVf<9>7?72SuqZjaLras_v4OaE$1*YAy8*%guiC18okxd=#T# zlk>8tEjs-2af3StGy%ZOsS)yUY?uxZC;qb+prGaV2U19aIY-xchYjIHIkHeGdj1t{ zaS7neka59~mp|;*cHjC)a6fD|xC_y`oiFeY!yPb3EmhwYuqD&*paD^w zVL4qTYa==U>)DFv2ty0~d=7$7hcnU9nncyrHWor4TG}J;JmJd%Qyi+?Elt-${9_-j zk$F1Nhoo^HjONb@w>GG=w)2TKzFLpT0E#dIsS2$DHl@QPO?!N;2yn@MB#E#)(p_S9 z7^n!8Pt2Aj6i>{SEE0BtUPHb53Uy5wadCoPwUa-SvVo^~G~sV`zf=~e&V(&SC>gP< zSWw@1y)sa-dw3|Dge?=OK`}Zdzh9swNXf*_#67G?Z_<9Q#BTJzWfvr>h5TBO;wA0! zK$jId`<)WH34vyKMUS&`?;a(ufVmBuHFJQ@xB_NIwn>Hkp$Kb2(c_ok$a3tXUl*u@1uA_f0-?Ad#*u+@G*7@Dy zv=wf|cNZj&fV4DPPxWx@&dwweeBPpYJ$OCk(o93xhQzFl%)}b?gt9Y>mvB(SA*sGn z><;2@kgF=IjRblAA{-aYmaUuUvEvGhdP2i$hZ^M+`*4g;96Rb!`F$HTc!GzxrcUeE zc-@yrWIfAQ{2mZpiTe=RnHn^09ccnhvWiah%B&PIK!Cd(!r zS*JNqCUq2x|A6-!60Ox;&lQ)zw>54AkyC*Vb)wRx*8>~oma9eaur3oTTyW1AtxX+sp3P6koGe55%KAQyFM*r;coH~ z(M|_JYLM3B5N(HB26u34T-NISjHlX7O7eVYv-gMYWQ=xNCg+Xtd)+PgX4a>i@ZL)~ z|L9ri2#RuF(q^V_A68h`dhN~2>$qefS|$hdg>>J;4;!x?1WHuw43C?+I5gm{H|xNA zT-K&$vz0S*xUrW_ru&)5Du7Z)hub-y@(|h7du0JJ%5L?COVHOh9K`S)le=`tJ1$4f zmFo&r({>Wjr%t4-ff*e4-@O`f*F1txlJa0maBh;Ec@DaIDGSMy1r~)O{TciKH4v~y|Qk0Fk0f@ z&YBoM&B0i}j&uSstQVaiF>Ke4Uo#{!oLv4HMM@LdGWFNfI^_s$rv2hmEU_jRK3#^t z5m1gDIfqZ;Po;7+Sjcfsoh18MczY#lUO3_^qYgp+1iSKMsj8bUgwJQ0mjMq@uxiiH z2d#&MC)>8tVhX>7mEyp0n?rU`O3*86>&8j?tt_h9LA>8vt%HDiRdf4LKTqe{br)Eh zc}zx;2ClXZF|4Zd`^|INls2LxO1n7i!tC_{oNPab)TfF+V|5^hPc?1QN`kaM-|*eM z@rUW?TlMS+Cam~$^+5aNIJ$csKVUSeDi@S?Q>Se--{K)C6TOU}o<~r6W>?w!PWQri{OJ2i!cXiPTkyqvIY_vPt*2v|uSPN%&13T!>I5kr0uRMCV(NWrws^YVq zHzCW@e0M$jT5_o^!tn)l-Zx+^KDbseMtEreJ*1UKi&eNJ1yq;^Ye$XO5GCZO#aoLuVc8 z2FV^C5AX_bMJ?mBizWJlMZ@uxM)IzDYg)ydQ>0inm>m#`DEt5&G}sdwO!^uwQ>J96 zTy>sgmi2!V9k{=$a0!@l$0Rj!@G?eR-W0ok}ASaTsy0r45g%`SMid&=w<7@$L}oCrWcqyKL-wHYc9}Y=eWh4+oi#YhEjy{aM5M< zBkdj{Ct4|`T@EP=*8&>jMD3e1U)rtF{4YIMCwG$J40WtmJ&q+CDn#ugj{jJ*4zF)baV;e@*b^yyW;KZo8XlRo&pYC)IR5{^0#+Z#M*}4&n3uq$6;e z6jUfTP>@h4?Z@O6fmz`qOEc2Vf~GujekfH!Pk??mGuxN?19R8;dabl1j)_l z?#GPMtd#7X=!a0$3l2?Fct1-HOX{{wr$K`pLPTEDI04?Mx_m$OCZyEcY-cE z&=7&Iec${!uy~iJnu2Qe3u=KP*>B1zC_EUW!4nItjA z55RShZOV*lTXMBOVLbO$DeU)U)F=6bKOgv>NhB`L(l(IGiV}1m`_LDn=)z_a3(C4o zU;t5tLlvJ3&LJXhnNU-m(6}-K^(;~IKIuKFV zZZ;j!(gzK0-nF0H+Ok|NqN>!#opb!`)|}Pi?~Qoaj9q(dSD-cotna86*nr;6S34#% zc*)?@iWEAA>NvCubHLq5H1h;nXSz{ImN#u3WqwDR+xJArnvAX|a)jjX4_hv?B_)D0 zRx_YK3G8tXj%M$z=eJABX62Vbx}@iaLTbjup8zEx^__vA7kQY}F7=!B6Bu%R>bGmn z50DS?&@2<+Nl;T{qb9}rLdzWXp9kGAKQwm@$qLkjW7t-VAc`I1F#Q&gZu-*;r3TC_ zPo=-p^V1t+w_G?W>3(#5IBiS7_(XKGUJIU5u0h{lw6q$vbswe<$2W9LYOK1@P0w2m zrp_mQV0NYDyf7QZysa-gj7{NTR6Y25Z$Q7_*zNds7uSh&#j1YBMNeHv=~rj^Bs(Bu zEVt~1E(+lgkhPF6kA9i^UafW`GJtiF8D?JDHa6*dfbpm;e6aW4(0Q}Ai>F?zM;t2$ zAI_f>lzm?)-;P`^~NF=&J+u1Fsn@--wa#5(I}36KN$3oyrMUB zCrQM*vkc*{kX?-|^)A?qt0{-=if=Tu%L%RCTAT1J;WrR!kKT!>p8?s3z=ml+N(f+L0!xUNUE*e-Ni5mHDY!uiyv z3UlYpL>2dCxy~Aj6@%vd#tt<3tHs;Oo(nD?tE_((R(wZc*F5oV*JEfF`*=_~s>nTd zbRF?4_Ir?anHA=>-rE_B%R2ji9M6;A~y}7J8&yf~(Z^ymU(^FGGNuuZitI!D+ z1(xOMX|2)jaM`uPK9pEqaV@Nh9jS ziC$M66)B4fZE>P)xs_FUgQ-3iD0xXt91W6Y&G-28OvO6#)24^Jx5GAs+z0rBAo=7b0fz@Z8&%iLsn zI-@Cl*+QKZ>+CS!d+Be$_6Lan$9sw!*KLl$WN< za~3rsn$Ib*C`}6K=k!~cij>gFfji{aR?7Cg1-^(eGqCT!)FdIsP)kQozp%rU=KW}^ zY;C0|g%?6`v4>ab4LqD%+$?qZ;!T0ns?Mv;79n@lot$FUSafKqEC2Bp;hzVj^Qz(y z#@iYCwTz~~-9v_rmskl=IOeG{M?}Q*EHA^L(TtadM~zBh$5Z8}zk5~>4#b>1$uSix z9ZX_`5$P61u6S|OTab}P;!;M1WqU!#u(L--|0IjAwN=@4Lna?w5i?|>)Zip5>(qC7 zXzr~s`XK_SyEgAXWKobV4GxzjIiRFxj+={vRF}deSAk0$J)y-HqkWqsVb7=KVQ9gv zIYH!sI2~*DSs?NW@KI4{z0Zf=RZKzudG>g`Z(t#i9!03Zi>#Oz(<_xvk9s=6XJ$Ie zpm8Yi7CGZlH{!LIheRJ}I3h(=BB)^jmvYy0`1tdU$BE&O5a+04OdhtEss4!uvu~CK zwSW=Dz6i8@OS&X`7s}X)ea92G_;9eQv?xtzv_)!Ju9EUf+;>C50g6Iq<)2J53n%0% zBg`7uLDZAIFO0|Jq;#eVE2S)E@u&3K$VrFPmvLiQc6 zI@ov?4|2WgRZRO$X9YM|EjeBypE@s`jA+LMW)s!z&*RO_L1*vd9|P`QrV!v1BYFiVjWoP^4DiPpqgq{T`oHYgMNAgPZ9p^I6HZ`(L%Mt+)M4C=(? zl2%M&mPGbrkJ{EFpL2{_qfnP!Mwf>&lWoKT|Qw} zZS#b;-9quiuUT8hHI3GS_?MmxroFBa3gb7sb z!$5k=A3gYNXdH3RdlcSlQDRxZ!IN82-??>tR<6I|yglaIhIOXgIn$)v0X{!2#XpsW zNZG>W-}TP$E!iPYvwklz>bZl1 zj^(@w9>Uj1*WA;SqFRPzMAj_7-aay}W<_#O)N^^in3Hbs@d!^- z7wAtH`NvvkPm}E*6E`(|Y1?Y6*W1o*)N0zRn&?w6BMd}OP6Itop}ift zOH!o|#9CvRmNb>urPtJJ-aV_iO!h7yql?b@UibIOtNCUd8Q{|$6nA>}CMS2gX~3!s z%#f94;`)9v#lCd_A)o zE?BvrEYtU*O@1h>sF?6lk z9Oxr+Yt$jLYNvDXtQDnuVmWLzcblW#d2ujw%dn^0Gh_%`vgF7w!C1e|vLKy&@_`hq zoLMzH@6#nCu=(-09%eUuy!KXJR8X%bajO+}A3IRnPDEKp$T?PE3^@WJ?U$|dTUbr9lk6e$mj~cA@XL)BRQ?RM;8}Aczn|;T579!F$KSg^ad5rdy;8W9ZgvOTO6XdP((y@H>$in-M z`zb2gB}xnLGXhh7nu}-2{zA!y^X|uv^B&saeEnwVBigl;e*Lz@^_7;~e9AL@f^@Lo zHyqY{?=JqH_-oYr-SyiRtlNvVwybYM4W7^2pIzu~ocluy@w8Va>cvoPBbTf#(&Lw_ z$4aaq#Jsah);x8}^#9=wWB&iirTgFRsQ*!p&-Uf%@NX>L*Z=)5;_V+P{#X7FO7363 z|G~QbE&F%+x&!}d`-OaC_=}AD!rT4r$M$b5-M`xXE&ERd-G7V!uh{>J`45)vpX0E7 zq3ymB6AL^3U-aGI7=P1W#N1!IfPbIY-?;x#2mPOQfBXN9^$(WrUw!|U{XN#-et*+n z^xoh4zbL$~9Qxna`0xC0-QV`~>|eG7%wN_5|GK8X`M+cT6aVWtU)K%&cN`f1j^WqX z{0~+Fe<#HMW+m{?^zz>)oc|Ml$NYcA-_bMEu`vComB6}(rJK_H{FTljLz5JPSOO^i=m26d@O~pPQsQKz!SQbf4FRRfe&`wv4a&c(8WubZ`KYf| zs+CtCl_@kT3g#rJ7c?5CP`x$j$u3tsCj)|4cmR)HU7d01jte@T>kliIRUHrFJA!Gw z{ZfHYvcTFPIY*RHym#CJ!;%5NDl8qf+>H#Y!MEcA>{uU#SYf>$r@l}hh#pYWyp1`& zmVnlj2s~tiOp)QcFwef6i$5WCBmv_Vf*6h-h&AHxskp06dY&eid~YYw=P|1_8Ql*V z?=h9p&!?wN$PV&EjjFH#m61FnU1Nr?GFFuSIlr%}P$zABAJ7TRr_G2_ef_nVe&^nr z`#Otj9tSq}zz%SpoE$FX*7$3M9P&-*!%o~d6W!P3_EvyEY0J=1*F)D1T-OJ%yHxrcJY<^Cpl#CAi3PSyp)I`~Ww zKwcS`{>#}601~_^1^s6`ujri#DwB4SA1P!*pOtuj>fQkI*FLk$|4HMr-_DWS2fT)qi`!a(60!<9hdTx&=?A-bT9ASz6IxZ0tB2 zDw#yvW@Nq_8~D;X&=3a941=Zw$WnE_USm(Flave%gTB3Wa5Qjq z?~wW71}~Nq`)l$AG%HUGj=;BrcTP>Ic+T`;0R?5@6^jE|LQH&1a`>K=g(03dUXCL{ zh^A9OaVjI^o5F(@ABLC$IO)%xQl&VH(%vfK$c5(wdbPS*oNaCAkL=i|=$<47wPE83 zC#xr~;hyr`1&aHSz=;l``wTN8Y%xaa2U_^FQ0NgLMNB_)NRpfPX^`ly@95q8ivZ4U zL_rSaFro?sXR=h)#>GW?&OhH;6skPrPqib;;3z)B9??gg>P0!jPwCF7lF!fV{aGX0}u@ML0wS43Yaz-$Unl z9lEV>Ll*Md#2q<9(Z49$MP$=)WF;xnQb8D(f zyo;G?&wx^lb=AH@De&0e@cr3wuTNKs*25u5L^F)vUx=!AeI#zr$h6UN<(6n0N`eHn z5A^?du!|1F@i1EuM}UdM4@+o#Fs}G8rd+JoEysvG%iak{e}UJFOgFIc6~EF ziL_`Mxv72L5ZWC{RjvSh8;Uf&1A4I{mZElYVRhfH>z3x2oMKu=^C`;nk80kdOJ$_r z2QC~eC%6a36By%%D_RZSh0Fu$N2EJ_7fSvdjMH*kDJN_FNDG-(EILyiO!F1t=x<{h zqQ!Pyq|w>?lE?vpc3TD`eGWj{Q$FJzU$k~6%_$-XV4&7y&qH~FkAiigkA(*dk%;F# z4gj-KQUsO1v2}y+pX3z_gs1I;1PEX|$J5jYGP^Nl8yidBVW6hwIu+9WRk^u+6*6I8vP;0Yl|*$PbGcW@CPW zfx4pYH@~435_CEU7{RNQ&VRQ2*%`QF8S92Ka7r)44{n4v*kUX5E#g^+Crd6vbZJX*By4aYI+$6ua+qYBUYdD}i&0%WbLGd!7+`4ipwS&Ioz zGfVcB7r1(5S*mm%x)}KWaf~TDov9G;p6tVl*o|>#&{??L`- z0idtRYx$a~iUK%NQ;t%j=TZ{!h;t+nfJ;G~vNfj@ z?NW2h)^pnpO#&Y&U*=y^tkDA6wJLsb+Qn0*+@d zyFe(Cta$4WS1tm%xU`q~AYQcYt)C04N=?gh5jvZ@OyRvw_mM??RFL3!wL5YN$%@Q+ zjIWJ@blV?O+8dHKd7JcIWO`<%q@AoTLb@C_ztavf9=>%uwJlpou;#<~okTN4GTL3U&-d5?(N|OBcc5p41+_3a*gw9Xgq0*H z#3s{K&l$6YI&mUSo=)mP(RWf~XvavGAFf`WQ31DBafSM64n28?_-seQq}qHk#j=wet`^f#PV9T}!x_RWW-=6>!6_T(X?m^IGS4`^M46TEt}So_zj$2%4#5?b{Ov1Zon2I1DkO@?_`nOcZ0Q z+W8wHMK)|E>HU}ate7+w#P^x^_xJ4v;``_A=h2LM0i>Nj_hP9r)b|h3`l+@YZ_QXh zvep~EpYgO=RrMrImib&(^D;UP!kj$Lab|B7?3gDY^pQYh7+;J+WdEXF_6FQ@@<<1- z^5VR#PugFc+iRx1q&;Q1QEF3i+FjP~yyYWun!}FQ9yxh1+T_awnVmz15>_fpicWQ( zTJ^~UbL7lI706t1@Q?K|Q+*OA2`JA$zr_LhP(c&xrr@iL1A74wD;7K3(BQZxt#Kfr zZYRl3#^jtQ;NAc>ANQmv(r%YcU8;vR1IZ~*dIDr?Y}0{%0`ROO1;8 zfC~k5j~zJzF1>0Egc)>w!ETR9*x*B`;C>XE1`7o0H5I^c(Yt_#bj-p}xIixHFTu-m zV%PNXaK^9j*I4RDO)ff2$4{Z5?11BGb~sYlGpY2xOL!}KBi=mtxB@_;i+C=6nd@y; zz1(%;@w`1nJsrqC7MsrRj^o~y+0m{LA^Gy{)a1;9$ht8NE|dp3iyNoXv<^?HPU1ul zWuP==opJ~(FkID3TUKZCaVHSuLavG<##GA&tP{e9O;HK(ffDw9?KbAO<`O!EZlM5$ zL={|#aXDj2gK0Z3rZIs;WWN%8*~9VR3~*B*KNd4An>FZxnQcE)H7!S`#m-ZGFE3*E zE4Za|4d5IMG3Of6H#vtqIV(`Nie|D*)EjK4Xi=74W_0|~R*d`x&EI5@T%7^M7}huF ziC=-1t<3GE;4QWe#y#~Q+uSVjKKFQb-{tmvzu1lKaeP>fv(T*({Q0&_f>rf;c z_JM?!-8Ccbm>rNTb?m|aeO6c!9DT;AUCb&2)vS@P8@LZOSYs;~>_I(y4mi}<0)1*F z*Fu6z(bD^uIrbr>gE{_{FZO4p^gF1E1L7LlA23f2UT@UH^ATI!u_VRC9BP{M%Dj5g zKds$aKman2@=SYhFfC=SrPOOWy#Q#UaV9^#fI1O2;{YNNw{gfvO#LFnT#+Ldfi%Q} zA~O#FeJ)x=H2|_L!VcuL(oi9mP^Nlg2;FxL(o%8UT!e4qF~V*f5`eKyGq|t+<&cX3 zP=pP$(xn&Zha5vU1&Rw3z%$ae#K3hY4e#zS4oHfi8$F|9_VX*kqiRq{sW4nWlxU?a zG--$N- zTQ_@j0}Z1`1{echDvrZP_01yIv$exd5^xyZDg+6B7v{`>)z=V}t3JQ&vB86V#Xs?v z!DD*G-||;@D0|v!Ump3BHtK=C4Ett9pjT!ilJu zN(623JC<5Fvtb4!+G)C!0#@>|UFy*e6NkO`$xO{S!*O~4^zqh=dyv0WqGk!$bIU!s z$!tRKzJvpbgo>1h;{a@=<+B<$48|wdTS#uF;e{3Nhl!&vhmm??*U2wzDx?WHyFF2i z3hfh|6R~Da?i(?PvYuk=rW|W?HLyhRTH?PFZAli5R6h~QOEc&jhdHnen&h3Ck$#wD zq-1uUKXQPdOc0d4)+d)r&RX11&{uk(NiVBaI^6t~tFTsXH}BV|)#dw_f_}`?niY&&ss= z){`7+ga~>6hs$J(V@ukIs(gC?*9bfI%od}azEWlTYnC+c)@hsZht**AvY%%3n$9}m z*cnpk^1M^T@{ti?O8Ayv_3Gf~|2HK0afEtiLm&Dn^)< zp?Rms1_IxEWB|5DB*=)za*$25_at4fD={ejdGGm(AOL8%RY8nUxKU%HX)542FDYl} zWURWNAz|5fgpgXGBxp6*jQx==BaHGl>DR`GoF4JXVTYXMQd9c_*tncWZ1*cP6uZwd zSEb0lUZ;KSpY}HB8*5#yk5!KqJl;FYk42wjUcz6H;sVPi?k-~}rOn%;N=^qFI3)-Q zR5nQ!o35S8pe|=imGj)2lh~HV@|Lltt@iMpU&oJFFVsi1-Pm8UEI&QEP}Cl%eCFVg z;BynGMn-E!fg;3q5w?kkG$L4Dt8@jAe2I$Gkz3r%Z2G2IY+h)adu=yLe-bc5L1){3e zx9a{d{6+>V>W1n^rp`rF3{;UCl%lYkd`;v)<4)`2YWsGO8AYJ#K9JtR6K)^WJxgu? z6>I6aZ9Cg-eQdEY2e3aS&18Q#P2y3b#1y7Go|C201pmBJaSChQS#5ek)vkSAD5dn3 zITa44+&BFwJAZHTc?ojm-SYkHE1Kh+?~p}IWVP*W#++Z^bLLB_tW%rOR-1mR!)XR4 z4r2DtXLm37S=V z2=2%+XLl_o?7M|F`bQvdw*da0)`ira}eMYZC@ zB1bh@H2um*k8r|>)kKU%6TH%KnIwhk0hS0c&Ayn1;*w2vWsRRbsv8RKEFR-cwf3h(MRYZ5&PYZ2H3%^;fPaUoO+)q{e3fu50 z6UN512aaax%nui>z9l>I=djGrrzNnemMt(eV)Sd)qVEu$!AR$9N5D&me(T}&j3o7Q zV9-Ruln1#ev<&a|3-IHj{XYXeN5K#n(yC2)u*frgS{SX8gS6?+fY+W=Q`jg^XS1q& zIcUhE3YA1~vOdjNoOJM9AB1t8 zAYN~Yq>q3|+-TKOJJYbg8z063GDPW!f@!@KVoHC8Ru@(yvW9@7wn?do%Si6JkMw)i z?$sw|pVdi3pkgoxsgrVKbdUry%MFfhu~2^5kH$QD;P3o~M__W#?vI-b6VD+|`B7gR zsp1TVmcORtZWNc!^S~~;_pQlz&9qr^a!0<~>7gTPh<16-7s3XM-dT4sfoshY-RT!X zx*FlnldzL2IL{A&OS$?J2+^XBFZX>C9>hK5%a}MSgh}CQjoUUGnF(c*Rc$$J>d|jm zGw2mz7`8b3I+~V!^Q_z{apMs}0Sa2l#Nm%ohekwV-dU+22QqBc&vsM5x@TIe$%IAv zCx`EO5$o0B$6o2GO#_cjxrNp}vc-_g%O}1XZ<-i?Hvu{u%>)%RkWLZfx8H8xPyZOL zt0`tW*GoyRu(2obh?kG&KrEhD%Xotd==lv)T>(B$CR`_(yZjtnbFYH*SO)zm^$ZSG zfn6&|h@TtqnR_^=MeF91uGc=H7R+Ied<&<%fQ3fI(C#?m#G~E(*SDi1!2KPS0xKA_ ze)e%-q#7mD3dX?VV$2vnCBa^fT@}L8j$IKwL#4Dy25K`{NygB|=>ru|N3-W&WJGT_ zzh#bhkoPe%aFO?MGn_?lQ!>EHtu!zM&4DpA8;iwlr^Din+6e^aF>v(^cMR%v)VMNj zS+#G_uT^H`H>QNWTHxxwr!jm*s2tpw5xl4DST{~g)W}+KyY4|Q!!VGd2T@Fqo-7(H z>WI;dp_KkK`!h-@ehP2r-JY}ZP}c~hs+YV>PF8XKfWD)&PlL2~!AxD067v~Wf@S48 z*~=U&F2gG&uKcFlCv2cU#sx(7Q70^*zKws&hL*$5!Amar@%T2$YNryXE63mvZjGQ3 zZRdl5qP$-bXBCDq#JY7lS!CvIS!NB!TE;SPVDA~hGsh)U?BY*(dZid@u@z%|<|a&3 z7u{VRVTO$N;d+WD@Mp|*vIW<@wC-)EU3Yr_G6JuMf^JAmW? zPv&A3U|8Nolx!9O+VI=8Mg%EXuOH0mQ3EEP4_Qd>hY%wI5PKUU==DWIFL_yfs(Ou) z{?N%tEL0mu_*DPof?M^)K;45r(V6MthrY{ErTBHa5s7L5J+bT#`98Hs)|-r6?~m;G zFaVuJd~K5X5{s~J>>;F~m_?<2ZFx9jiI1&>YwcQ{6#JF$bje3=Cm=}ihEH4Ik>s4% z`$IOAO`a)-JE{a3;JJn|tnkTX^JUsv`=I7`+)w5cCPf4Tyg_9kv$$HcJR3r1*qW&} zVNy1a4x@2TOqnR9ORUKGG84dlzoe-X!nrB%wIy=Xu@OUXMe8E{LXJ?P2s{C>~(_gCz(-@W#F*IMt|@4NPF&u2fMiVI&J=UV>Z zsa;jT$vBSTS$}^*VfV4WsnArcsipSDWJ6ih;kw zON=sP>6p5@$oN~a5`LdQl*_)-^xO5HOOKA#YM(7pZiQJ=LMx_|KMD;C3@hng&{fwE zdwDXX#>&vrQE~XG)0LoIx&1-oq1Yz;Ap9;yxIW9Gxaek)*^@O_LKrRZL$h3qN_;xG z$IJ8Wos8dRf;Nm@iH|$?V09O|_f=%o(SucQGD5c|kBf^47VGt_+iu4RJa0G!*`e03 z%K4&|IKg{4ezlgzQmc=$gr%PDUomV*mu4tQJxZyXM4#iQwC8yi zFuXfJpChc~9Bjim?UwYpm@m0xkKr!P(}ucmnlximf{d_qiX|*vN+5A|t`D_uznzBe z@V6-0JFupXYPv`1FTblyD%0`)NK$58e9P8d7Y!6-rtUU&H&{bBv8YKyzG#bRw3525 zgS7!ob>CGD*}={GI&SNvWbAUFa`Inp51qVhw%tSqn)as=v`^+4dcWU zE=nZ)k(IjAFmAtqt+V-RwGV05{sAb6ow;t{%grr~)&W#!4LLcATW4y)^^#k59&76E za(tAb=h;OTIQY}}xZg>s0(C91wemhn9nliZ*HEkE`{DPOU%J*^SdrKr+ZGVuYj+0{ zI~zfZt$t}O!gTAE@_w|?;t`H=lM4;H8HY}A`&rF_xfb~yQY>l6K=txh?R;bUE4 z_ms<`Vw=a{z`an#v1$+zOtSGXHMevWYvI(JXy-s zXoKx>3}tG}b;*2z`^JMB!3nW8I2qGqhsE{~qs=3z*q4Tac2P9{W zJ?Q+m+;>B`Vakb%3Zaswc4va$=lfrGJXz#=_+0JwEyZ7BeMM`Wwi6;TnY*@&cFg`c z**UrSLIIiv<(ov|imr==Mu|=-NU5zhys)mq&UWKdiniQA?beS!2d|A)7nPLPo^3-5 zJURJ7qdrfi$>DGF&GF>|Y7SDn@I4uSp2B-_Vy+JfLU3BW+}jaXeA4AX*8&eWC1qog z;b*~Ru?*KSX{u>sg7jV?Lg+E03X+jSqF-`ii<#7)#k8Bb60fkHjwYA3xK8oq8HVJq z0(4)-EDnr82lH&%6!(uXL)x-*PtZGZnXrE<-$yttq^&+nxs`AEhjy)aRG zB-*WL+}-Coh9TC)U#Q(%t^g~x&R`0oDDuU_?TW^_PcIauC)624HoMy;caaL=-b^pg zovk&hcg13lN(i%WMG&lV>NWEJ6;$3-P9P}I7}<;i$28GF=j>lKd&inQw7GuF!j@G# zts&z?CaY^}G@kExf8a?}MQx>a6Vb=w@Cp0Y)4KNqEsb`r3?$~;o8??~6S}9{cSmH5 zY0wkxy7pOo5j`wBYM+Gv4&2%sjq8fe%!n2CC;zqkucCOHn=c$chBg}yMd8+3I*C&+ z6bq%EesGJROS;nrTiD;amgrvBRG30PbyY%FIH@mAQ0dVvmP<>@>8S(Gm?$@B!bP)X z@D$crq7cidn%UHv=Xm4peFM2bPH^=tckxz{u+0Sm5{E_{`1k)YbkgwiM0b#mT0~%E z<@(O&R>O6D_GRRo*^*U^!Nk)k%AdE^!6A}08o1*rg(9J%#bctEB1W{b|A-#i5ZveP zsq2QHVq`moO@H3htfxM@ZsPS?N~+YE(|5ak^3G7-Zdln;J!)L4`*Kor_BKAg<2*j- zp|@;S+FSO$frf$dtj=v)W(MNAL;6~O8F{5LRu)RSQ}wm&H{zb@V?S3$mDx{in%p#c z!&D-(T4+jn!zF=^pUb|SQp6~p8~L+sRP$JknPnC8(u_16=d~%#GSa%{yt-Kn?$Ex}zBJ})wVJ*Vp9n?412Ft>+qpMh$Rx!h9c#zd^p&`i*s8TEBd3#gUEMj`TOl`v}G99aTK9)A5CLd*lP{tgkBh+=l=M zBTn!Bd-}saIS*wXC^Zr8um~7)6T1{vU%KMUokHoduVxeNgPo<$d4myEGeUQcYi$S# z`0O(C_U=Ksf8>HwpM2Hx&6!+1s@GP1=+KU~v(+CJ^IosD;s_3ANcUAseLm!S%m1NM zU`Nnsh0I7->6@1D;E@jI$SgdW9d4T2dt_wjwP&esdFQ`IIqkT2vZrIbWMpN}tH2 zTQtb%+5=mR!97D>NzZCmB~K-lVDnZ*Nwdn#WL|gF^Ih^^y=Ll?aR18R+xqR56Uci^ z_S@696yEIqN%5k2z&*Wf{n+jY(yBGL+ihqAd5l7S3A0m~_t)jeICK=4+l><lO-=;kGOz z6GXzIw%~~XS%wFUG*}EC|Nla=A|029vH~s~UMTBwgiNIWl8|Yg!)kfI1wtlM^9bmd z?+BUBKW|Ck5;DDN282vWfRJhErVmEgzdfv^CcE(X&Kh=e*_r;%@lWed=u8%vswjh6DcAp*n&-#{tasRS6*vBRDZkTURHzgf$L)pjtY`Zt3RHS z6?hBidE%N%a$^8N)8M64j^nhC^Zl8m?ibEI`_4~)TAesecxFF+t>vB7ox$A4`UREs zh1)0EizL5hiQS!%o>u;PSS!ITG+SGJ;_Qc<)}yoisn2!mrlO{8%hc;;K8Pkx(+tm+ zRw(G;C%UY@M*cIL!jwI<`<>L_#g-bT?%BJM_JEj4S-bkya#QucBxd?w=jO7IP&{!F zB$Nx4M4*iTGPwZ5MA`@p5`kyV!za1NTv#N4Xd-%`&4pAVu*`3eO3)^OK3vu(&_--< zZGtuzzBzx)wGC$X!g(%K6X-1XT?(({uGPix$|X!qgzuP|jIaP-imVc}5kRlbx4@tf ztSyj1fM9CL8d^ZQ14=A}k`3@naaGWER<4KWG&aJN#lk`;upu@;n+&j{^KBf20^6J% z&`*JFu8q)BEy#h>c`3*$(gLVXv|#|-*p}_WrUUba#c?GqV zC)OV~uQ=Yk;(y${;(7DRtw{*qCQ_-9?{mo70;HL|MM?nutxAC_!!1)tWkNvxW*%<7 zdr`=kZBX0_hvF_+8x(gf*r2%64D9C4ag$?%^rJHUKv5)qHz5f~h5tSnstenN!8|w@ z)O`IEKwEj!z4U2p52n}NIj?9tdk2)4AA>RX2Lp`n_MrRIS=KE20XkA0>Aqlm1|GiN z43|IyCT*t&n?dJRNThb7&0V|>s?xo-?6Ot+zLvwtKo`P6dT1FL8W~|QI1&Z}VZojZ zJ{Sy!Km;GKM`Q$Wo&es(A^-s*%B7*)f zvIhc01_8fBa0~<6Ft7&`z*zMC*zQc$e55dlh6ths9Wi*|dGRsOrn2ZR>~HGGKoH}I zK_b^6ay)kL@Na2OmGL&n137mp>WV@N6(jEdTKlOh0ILjh#M2>?s;KPZ?0?vJPgs5u##fFpvZ z732ryH7^5gV)Dpf90uH)7xg6*An;DiVi^X;A+(l@^e`ldu*4n- z0#7!J^#FA&hBrPk0VH9m9`aJmA|F@?fMSjVE@sxMGK#v3p z+#)@Y0pc>UB{Ab+9FBLqWDpClU!Vux!Q$~jB;%Kn!MuGTz&6aA12POPnY$2jL3n%+ zAR>u3F9h(^%zHhM!m~t=046W5Jpvgi#fx$U!(^mb^U9X=g^AcD~yDVVxT)&~hsLLN&N#Yckh$V1B_8Mqot;scT;*MkgUm&|)IV1?$L zFJy>}=glejuL!6%JbqyqdC*xL3rNg&ec3D*4+fou+-_|>j?zI{L)$Q!;JFFRALLay z6R!hIK*~FRV1U|-(t;@%Dp*i>3}k>cpn_6D#$pU`R5F=jgdrPJNIC-lw+eE<1@}Fw zJDqme*UuA$#^_VPgCs;EP_P6d1tw4oso*~^WJ3cyhNMq5A|UrcU$zU2%`Ly+fdnE7 LC@ULU843Ik7w`s6 literal 0 HcmV?d00001 diff --git a/edit-options.sh b/edit-options.sh new file mode 100755 index 0000000..968baf0 --- /dev/null +++ b/edit-options.sh @@ -0,0 +1,32 @@ +#!/bin/bash +# +OPTIONS_FILE="8821cu.conf" +SCRIPT_NAME="edit-options.sh" +# +# Purpose: Make it easier to edit the driver options file. +# +# To make this file executable: +# +# $ chmod +x edit-options.sh +# +# To execute this file: +# +# $ sudo ./edit-options.sh +# +if [[ $EUID -ne 0 ]] +then + echo "You must run this script with superuser (root) privileges." + echo "Try: \"sudo ./${SCRIPT_NAME}\"" + exit 1 +fi + +nano /etc/modprobe.d/${OPTIONS_FILE} + +read -p "Do you want to apply the new options by rebooting now? [y/N] " -n 1 -r +echo # move to a new line +if [[ $REPLY =~ ^[Yy]$ ]] +then + reboot +fi + +exit 0 diff --git a/hal/HalPwrSeqCmd.c b/hal/HalPwrSeqCmd.c new file mode 100644 index 0000000..389785c --- /dev/null +++ b/hal/HalPwrSeqCmd.c @@ -0,0 +1,185 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/*++ +Copyright (c) Realtek Semiconductor Corp. All rights reserved. + +Module Name: + HalPwrSeqCmd.c + +Abstract: + Implement HW Power sequence configuration CMD handling routine for Realtek devices. + +Major Change History: + When Who What + ---------- --------------- ------------------------------- + 2011-10-26 Lucas Modify to be compatible with SD4-CE driver. + 2011-07-07 Roger Create. + +--*/ +#include + + +/* + * Description: + * This routine deal with the Power Configuration CMDs parsing for RTL8723/RTL8188E Series IC. + * + * Assumption: + * We should follow specific format which was released from HW SD. + * + * 2011.07.07, added by Roger. + * */ +u8 HalPwrSeqCmdParsing( + PADAPTER padapter, + u8 CutVersion, + u8 FabVersion, + u8 InterfaceType, + WLAN_PWR_CFG PwrSeqCmd[]) +{ + WLAN_PWR_CFG PwrCfgCmd = {0}; + u8 bPollingBit = _FALSE; + u8 bHWICSupport = _FALSE; + u32 AryIdx = 0; + u8 value = 0; + u32 offset = 0; + u8 flag = 0; + u32 pollingCount = 0; /* polling autoload done. */ + u32 maxPollingCnt = 5000; + + do { + PwrCfgCmd = PwrSeqCmd[AryIdx]; + + + /* 2 Only Handle the command whose FAB, CUT, and Interface are matched */ + if ((GET_PWR_CFG_FAB_MASK(PwrCfgCmd) & FabVersion) && + (GET_PWR_CFG_CUT_MASK(PwrCfgCmd) & CutVersion) && + (GET_PWR_CFG_INTF_MASK(PwrCfgCmd) & InterfaceType)) { + switch (GET_PWR_CFG_CMD(PwrCfgCmd)) { + case PWR_CMD_READ: + break; + + case PWR_CMD_WRITE: + offset = GET_PWR_CFG_OFFSET(PwrCfgCmd); + +#ifdef CONFIG_SDIO_HCI + /* */ + /* We should deal with interface specific address mapping for some interfaces, e.g., SDIO interface */ + /* 2011.07.07. */ + /* */ + if (GET_PWR_CFG_BASE(PwrCfgCmd) == PWR_BASEADDR_SDIO) { + /* Read Back SDIO Local value */ + value = SdioLocalCmd52Read1Byte(padapter, offset); + + value &= ~(GET_PWR_CFG_MASK(PwrCfgCmd)); + value |= (GET_PWR_CFG_VALUE(PwrCfgCmd) & GET_PWR_CFG_MASK(PwrCfgCmd)); + + /* Write Back SDIO Local value */ + SdioLocalCmd52Write1Byte(padapter, offset, value); + } else +#endif + { +#ifdef CONFIG_GSPI_HCI + if (GET_PWR_CFG_BASE(PwrCfgCmd) == PWR_BASEADDR_SDIO) + offset = SPI_LOCAL_OFFSET | offset; +#endif + /* Read the value from system register */ + value = rtw_read8(padapter, offset); + + value = value & (~(GET_PWR_CFG_MASK(PwrCfgCmd))); + value = value | (GET_PWR_CFG_VALUE(PwrCfgCmd) & GET_PWR_CFG_MASK(PwrCfgCmd)); + + /* Write the value back to sytem register */ + rtw_write8(padapter, offset, value); + } + break; + + case PWR_CMD_POLLING: + + bPollingBit = _FALSE; + offset = GET_PWR_CFG_OFFSET(PwrCfgCmd); + + rtw_hal_get_hwreg(padapter, HW_VAR_PWR_CMD, &bHWICSupport); + if (bHWICSupport && offset == 0x06) { + flag = 0; + maxPollingCnt = 100000; + } else + maxPollingCnt = 5000; + +#ifdef CONFIG_GSPI_HCI + if (GET_PWR_CFG_BASE(PwrCfgCmd) == PWR_BASEADDR_SDIO) + offset = SPI_LOCAL_OFFSET | offset; +#endif + do { +#ifdef CONFIG_SDIO_HCI + if (GET_PWR_CFG_BASE(PwrCfgCmd) == PWR_BASEADDR_SDIO) + value = SdioLocalCmd52Read1Byte(padapter, offset); + else +#endif + value = rtw_read8(padapter, offset); + + value = value & GET_PWR_CFG_MASK(PwrCfgCmd); + if (value == (GET_PWR_CFG_VALUE(PwrCfgCmd) & GET_PWR_CFG_MASK(PwrCfgCmd))) + bPollingBit = _TRUE; + else + rtw_udelay_os(10); + + if (pollingCount++ > maxPollingCnt) { + RTW_ERR("HalPwrSeqCmdParsing: Fail to polling Offset[%#x]=%02x\n", offset, value); + + /* For PCIE + USB package poll power bit timeout issue only modify 8821AE and 8723BE */ + if (bHWICSupport && offset == 0x06 && flag == 0) { + + RTW_ERR("[WARNING] PCIE polling(0x%X) timeout(%d), Toggle 0x04[3] and try again.\n", offset, maxPollingCnt); + if (IS_HARDWARE_TYPE_8723DE(padapter)) + PlatformEFIOWrite1Byte(padapter, 0x40, (PlatformEFIORead1Byte(padapter, 0x40)) & (~BIT3)); + + PlatformEFIOWrite1Byte(padapter, 0x04, PlatformEFIORead1Byte(padapter, 0x04) | BIT3); + PlatformEFIOWrite1Byte(padapter, 0x04, PlatformEFIORead1Byte(padapter, 0x04) & ~BIT3); + + if (IS_HARDWARE_TYPE_8723DE(padapter)) + PlatformEFIOWrite1Byte(padapter, 0x40, PlatformEFIORead1Byte(padapter, 0x40)|BIT3); + + /* Retry Polling Process one more time */ + pollingCount = 0; + flag = 1; + } else { + return _FALSE; + } + } + } while (!bPollingBit); + + break; + + case PWR_CMD_DELAY: + if (GET_PWR_CFG_VALUE(PwrCfgCmd) == PWRSEQ_DELAY_US) + rtw_udelay_os(GET_PWR_CFG_OFFSET(PwrCfgCmd)); + else + rtw_udelay_os(GET_PWR_CFG_OFFSET(PwrCfgCmd) * 1000); + break; + + case PWR_CMD_END: + /* When this command is parsed, end the process */ + return _TRUE; + break; + + default: + break; + } + } + + AryIdx++;/* Add Array Index */ + } while (1); + + return _TRUE; +} diff --git a/hal/btc/btc_basic_types.h b/hal/btc/btc_basic_types.h new file mode 100644 index 0000000..c2a27a2 --- /dev/null +++ b/hal/btc/btc_basic_types.h @@ -0,0 +1,53 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __BTC_BASIC_TYPES_H__ +#define __BTC_BASIC_TYPES_H__ + +#define IN +#define OUT +#define VOID void +typedef void *PVOID; + +#define u1Byte u8 +#define pu1Byte u8* + +#define u2Byte u16 +#define pu2Byte u16* + +#define u4Byte u32 +#define pu4Byte u32* + +#define u8Byte u64 +#define pu8Byte u64* + +#define s1Byte s8 +#define ps1Byte s8* + +#define s2Byte s16 +#define ps2Byte s16* + +#define s4Byte s32 +#define ps4Byte s32* + +#define s8Byte s64 +#define ps8Byte s64* + +#define UCHAR u8 +#define USHORT u16 +#define UINT u32 +#define ULONG u32 +#define PULONG u32* + +#endif /* __BTC_BASIC_TYPES_H__ */ diff --git a/hal/btc/halbtc8821c1ant.c b/hal/btc/halbtc8821c1ant.c new file mode 100644 index 0000000..5c68468 --- /dev/null +++ b/hal/btc/halbtc8821c1ant.c @@ -0,0 +1,5524 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include "mp_precomp.h" + +#if (BT_SUPPORT == 1 && COEX_SUPPORT == 1) + +#if (RTL8821C_SUPPORT == 1) +static u8 *trace_buf = &gl_btc_trace_buf[0]; + +const char *const glbt_info_src_8821c_1ant[] = { + "BT Info[wifi fw]", + "BT Info[bt rsp]", + "BT Info[bt auto report]", +}; + +u32 glcoex_ver_date_8821c_1ant = 20200730; +u32 glcoex_ver_8821c_1ant = 0x51; +u32 glcoex_ver_btdesired_8821c_1ant = 0x50; +u32 glcoex_ver_wldesired_8821c_1ant = 0x170011; + +#if 0 +static +u8 halbtc8821c1ant_bt_rssi_state(struct btc_coexist *btc, u8 level_num, + u8 rssi_thresh, u8 rssi_thresh1) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + s32 bt_rssi = 0; + u8 bt_rssi_state = coex_sta->pre_bt_rssi_state; + + bt_rssi = coex_sta->bt_rssi; + + if (level_num == 2) { + if (coex_sta->pre_bt_rssi_state == BTC_RSSI_STATE_LOW || + coex_sta->pre_bt_rssi_state == + BTC_RSSI_STATE_STAY_LOW) { + if (bt_rssi >= (rssi_thresh + + BTC_RSSI_COEX_THRESH_TOL_8821C_1ANT)) + bt_rssi_state = BTC_RSSI_STATE_HIGH; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_LOW; + } else { + if (bt_rssi < rssi_thresh) + bt_rssi_state = BTC_RSSI_STATE_LOW; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_HIGH; + } + } else if (level_num == 3) { + if (rssi_thresh > rssi_thresh1) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Rssi thresh error!!\n"); + BTC_TRACE(trace_buf); + return coex_sta->pre_bt_rssi_state; + } + + if (coex_sta->pre_bt_rssi_state == BTC_RSSI_STATE_LOW || + coex_sta->pre_bt_rssi_state == + BTC_RSSI_STATE_STAY_LOW) { + if (bt_rssi >= (rssi_thresh + + BTC_RSSI_COEX_THRESH_TOL_8821C_1ANT)) + bt_rssi_state = BTC_RSSI_STATE_MEDIUM; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_LOW; + } else if (coex_sta->pre_bt_rssi_state == + BTC_RSSI_STATE_MEDIUM || + coex_sta->pre_bt_rssi_state == + BTC_RSSI_STATE_STAY_MEDIUM) { + if (bt_rssi >= (rssi_thresh1 + + BTC_RSSI_COEX_THRESH_TOL_8821C_1ANT)) + bt_rssi_state = BTC_RSSI_STATE_HIGH; + else if (bt_rssi < rssi_thresh) + bt_rssi_state = BTC_RSSI_STATE_LOW; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_MEDIUM; + } else { + if (bt_rssi < rssi_thresh1) + bt_rssi_state = BTC_RSSI_STATE_MEDIUM; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_HIGH; + } + } + + coex_sta->pre_bt_rssi_state = bt_rssi_state; + + return bt_rssi_state; +} +#endif + +#if 0 +static +u8 halbtc8821c1ant_wifi_rssi_state(struct btc_coexist *btc, u8 index, + u8 level_num, u8 rssi_thresh, + u8 rssi_thresh1) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + s32 wifi_rssi = 0; + u8 wifi_rssi_state = coex_sta->pre_wifi_rssi_state[index]; + + btc->btc_get(btc, BTC_GET_S4_WIFI_RSSI, &wifi_rssi); + + if (level_num == 2) { + if (coex_sta->pre_wifi_rssi_state[index] == + BTC_RSSI_STATE_LOW || + coex_sta->pre_wifi_rssi_state[index] == + BTC_RSSI_STATE_STAY_LOW) { + if (wifi_rssi >= rssi_thresh + + BTC_RSSI_COEX_THRESH_TOL_8821C_1ANT) + wifi_rssi_state = BTC_RSSI_STATE_HIGH; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_LOW; + } else { + if (wifi_rssi < rssi_thresh) + wifi_rssi_state = BTC_RSSI_STATE_LOW; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_HIGH; + } + } else if (level_num == 3) { + if (rssi_thresh > rssi_thresh1) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi RSSI thresh error!!\n"); + BTC_TRACE(trace_buf); + return coex_sta->pre_wifi_rssi_state[index]; + } + + if (coex_sta->pre_wifi_rssi_state[index] == + BTC_RSSI_STATE_LOW || + coex_sta->pre_wifi_rssi_state[index] == + BTC_RSSI_STATE_STAY_LOW) { + if (wifi_rssi >= rssi_thresh + + BTC_RSSI_COEX_THRESH_TOL_8821C_1ANT) + wifi_rssi_state = BTC_RSSI_STATE_MEDIUM; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_LOW; + } else if (coex_sta->pre_wifi_rssi_state[index] == + BTC_RSSI_STATE_MEDIUM || + coex_sta->pre_wifi_rssi_state[index] == + BTC_RSSI_STATE_STAY_MEDIUM) { + if (wifi_rssi >= rssi_thresh1 + + BTC_RSSI_COEX_THRESH_TOL_8821C_1ANT) + wifi_rssi_state = BTC_RSSI_STATE_HIGH; + else if (wifi_rssi < rssi_thresh) + wifi_rssi_state = BTC_RSSI_STATE_LOW; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_MEDIUM; + } else { + if (wifi_rssi < rssi_thresh1) + wifi_rssi_state = BTC_RSSI_STATE_MEDIUM; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_HIGH; + } + } + + coex_sta->pre_wifi_rssi_state[index] = wifi_rssi_state; + + return wifi_rssi_state; +} +#endif + +static void +halbtc8821c1ant_limited_tx(struct btc_coexist *btc, boolean force_exec, + boolean tx_limit_en, boolean ampdu_limit_en) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct wifi_link_info_8821c_1ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_1ant; + boolean wifi_under_b_mode = FALSE; + + /* Force Max Tx retry limit = 8*/ + if (!coex_sta->wl_tx_limit_en) { + coex_sta->wl_0x430_backup = btc->btc_read_4byte(btc, 0x430); + coex_sta->wl_0x434_backup = btc->btc_read_4byte(btc, 0x434); + coex_sta->wl_0x42a_backup = btc->btc_read_2byte(btc, 0x42a); + } + + if (!coex_sta->wl_ampdu_limit_en) + coex_sta->wl_0x455_backup = btc->btc_read_1byte(btc, 0x455); + + if (!force_exec && tx_limit_en == coex_sta->wl_tx_limit_en && + ampdu_limit_en == coex_sta->wl_ampdu_limit_en) + return; + + coex_sta->wl_tx_limit_en = tx_limit_en; + coex_sta->wl_ampdu_limit_en = ampdu_limit_en; + + if (tx_limit_en) { + /* Set BT polluted packet on for Tx rate adaptive not + * including Tx retry break by PTA, 0x45c[19] =1 + * Set queue life time to avoid can't reach tx retry limit + * if tx is always break by GNT_BT. + */ + btc->btc_write_1byte_bitmask(btc, 0x45e, 0x8, 0x1); + btc->btc_write_1byte_bitmask(btc, 0x426, 0xf, 0xf); + + /* Max Tx retry limit = 8*/ + btc->btc_write_2byte(btc, 0x42a, 0x0808); + + btc->btc_get(btc, BTC_GET_BL_WIFI_UNDER_B_MODE, + &wifi_under_b_mode); + + /* Auto rate fallback step within 8 retry*/ + if (wifi_under_b_mode) { + btc->btc_write_4byte(btc, 0x430, 0x1000000); + btc->btc_write_4byte(btc, 0x434, 0x1010101); + } else { + btc->btc_write_4byte(btc, 0x430, 0x1000000); + btc->btc_write_4byte(btc, 0x434, 0x4030201); + } + } else { + /* Set BT polluted packet on for Tx rate adaptive not + *including Tx retry break by PTA, 0x45c[19] =1 + */ + btc->btc_write_1byte_bitmask(btc, 0x45e, 0x8, 0x0); + btc->btc_write_1byte_bitmask(btc, 0x426, 0xf, 0x0); + + /* Set queue life time to avoid can't reach tx retry limit + * if tx is always break by GNT_BT. + */ + if (wifi_link_info_ext->num_of_active_port == 1) + btc->btc_write_1byte_bitmask(btc, 0x426, 0xf, 0x0); + + /* Recovery Max Tx retry limit*/ + btc->btc_write_2byte(btc, 0x42a, coex_sta->wl_0x42a_backup); + btc->btc_write_4byte(btc, 0x430, coex_sta->wl_0x430_backup); + btc->btc_write_4byte(btc, 0x434, coex_sta->wl_0x434_backup); + } + + if (ampdu_limit_en) + btc->btc_write_1byte(btc, 0x455, 0x20); + else + btc->btc_write_1byte(btc, 0x455, coex_sta->wl_0x455_backup); +} + +static void +halbtc8821c1ant_limited_rx(struct btc_coexist *btc, boolean force_exec, + boolean rej_ap_agg_pkt, boolean bt_ctrl_agg_buf_size, + u8 agg_buf_size) +{ +#if 1 + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + boolean reject_rx_agg = rej_ap_agg_pkt; + boolean bt_ctrl_rx_agg_size = bt_ctrl_agg_buf_size; + u8 rx_agg_size = agg_buf_size; + + if (!force_exec && + bt_ctrl_agg_buf_size == coex_sta->wl_rxagg_limit_en && + agg_buf_size == coex_sta->wl_rxagg_size) + return; + + coex_sta->wl_rxagg_limit_en = bt_ctrl_agg_buf_size; + coex_sta->wl_rxagg_size = agg_buf_size; + + /*btc->btc_set(btc, BTC_SET_BL_TO_REJ_AP_AGG_PKT, &reject_rx_agg);*/ + /* decide BT control aggregation buf size or not */ + btc->btc_set(btc, BTC_SET_BL_BT_CTRL_AGG_SIZE, &bt_ctrl_rx_agg_size); + /* aggregation buf size, only work + * when BT control Rx aggregation size + */ + btc->btc_set(btc, BTC_SET_U1_AGG_BUF_SIZE, &rx_agg_size); + /* real update aggregation setting */ + btc->btc_set(btc, BTC_SET_ACT_AGGREGATE_CTRL, NULL); +#endif +} + +static void +halbtc8821c1ant_ccklock_action(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + u8 h2c_parameter[2] = {0}; + static u8 cnt; + boolean wifi_busy = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + if (bt_link_info->a2dp_exist && coex_sta->bt_ble_hid_exist) { + if (!coex_sta->is_no_wl_5ms_extend) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], set h2c 0x69 opcode 12 to turn off 5ms WL slot extend!!\n"); + BTC_TRACE(trace_buf); + + h2c_parameter[0] = 0xc; + h2c_parameter[1] = 0x1; + btc->btc_fill_h2c(btc, 0x69, 2, h2c_parameter); + coex_sta->is_no_wl_5ms_extend = TRUE; + cnt = 0; + } + return; + } + + if (!coex_sta->gl_wifi_busy || + coex_sta->wl_iot_peer == BTC_IOT_PEER_CISCO) { + cnt = 0; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi is not busy or CISCO AP, return!!\n"); + BTC_TRACE(trace_buf); + return; + } + + if (!coex_sta->is_no_wl_5ms_extend && coex_sta->force_lps_ctrl && + !coex_sta->cck_lock_ever) { + if (coex_sta->wl_fw_dbg_info[7] <= 5 && wifi_busy) + cnt++; + else + cnt = 0; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], 5ms WL slot extend cnt = %d!!\n", cnt); + BTC_TRACE(trace_buf); + + if (cnt == 7) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], set h2c 0x69 opcode 12 to turn off 5ms WL slot extend!!\n"); + BTC_TRACE(trace_buf); + + h2c_parameter[0] = 0xc; + h2c_parameter[1] = 0x1; + btc->btc_fill_h2c(btc, 0x69, 2, h2c_parameter); + coex_sta->is_no_wl_5ms_extend = TRUE; + cnt = 0; + } + } else if (coex_sta->is_no_wl_5ms_extend && coex_sta->cck_lock) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], set h2c 0x69 opcode 12 to turn on 5ms WL slot extend!!\n"); + BTC_TRACE(trace_buf); + + h2c_parameter[0] = 0xc; + h2c_parameter[1] = 0x0; + btc->btc_fill_h2c(btc, 0x69, 2, h2c_parameter); + coex_sta->is_no_wl_5ms_extend = FALSE; + } +} + +static void +halbtc8821c1ant_ccklock_detect(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + struct wifi_link_info_8821c_1ant *link_info_ext = + &btc->wifi_link_info_8821c_1ant; + boolean is_cck_lock_rate = FALSE; + + if (coex_dm->bt_status == BTC_BTSTATUS_INQ_PAGE || + coex_sta->is_setup_link) + return; + + if (coex_sta->wl_rx_rate <= BTC_CCK_2 || + coex_sta->wl_rts_rx_rate <= BTC_CCK_2) + is_cck_lock_rate = TRUE; + + if (link_info_ext->is_connected && coex_sta->gl_wifi_busy && + (coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_ACL_BUSY || + coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_ACL_SCO_BUSY || + coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_SCO_BUSY)) { + if (is_cck_lock_rate) { + coex_sta->cck_lock = TRUE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], cck locking...\n"); + BTC_TRACE(trace_buf); + } else { + coex_sta->cck_lock = FALSE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], cck unlock...\n"); + BTC_TRACE(trace_buf); + } + } else { + coex_sta->cck_lock = FALSE; + } +} + +static void +halbtc8821c1ant_set_tdma_timer_base(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + u16 tbtt_interval = 100; + u8 h2c_para[2] = {0xb, 0x1}; + + btc->btc_get(btc, BTC_GET_U2_BEACON_PERIOD, &tbtt_interval); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], tbtt_interval = %d\n", tbtt_interval); + BTC_TRACE(trace_buf); + + /* Add for JIRA coex-256 */ + if (type == 3 && tbtt_interval >= 100) { /* 50ms-slot */ + if (coex_sta->tdma_timer_base == 3) + return; + + h2c_para[1] = (tbtt_interval / 50) - 1; + h2c_para[1] = h2c_para[1] | 0xc0; /* 50ms-slot */ + coex_sta->tdma_timer_base = 3; + } else if (tbtt_interval < 80 && tbtt_interval > 0) { + if (coex_sta->tdma_timer_base == 2) + return; + h2c_para[1] = (100 / tbtt_interval); + + if (100 % tbtt_interval != 0) + h2c_para[1] = h2c_para[1] + 1; + + h2c_para[1] = h2c_para[1] & 0x3f; + coex_sta->tdma_timer_base = 2; + } else if (tbtt_interval >= 180) { + if (coex_sta->tdma_timer_base == 1) + return; + h2c_para[1] = (tbtt_interval / 100); + + if (tbtt_interval % 100 <= 80) + h2c_para[1] = h2c_para[1] - 1; + + h2c_para[1] = h2c_para[1] & 0x3f; + h2c_para[1] = h2c_para[1] | 0x80; + coex_sta->tdma_timer_base = 1; + } else { + if (coex_sta->tdma_timer_base == 0) + return; + h2c_para[1] = 0x1; + coex_sta->tdma_timer_base = 0; + } + + btc->btc_fill_h2c(btc, 0x69, 2, h2c_para); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s() h2c_0x69 = 0x%x\n", __func__, h2c_para[1]); + BTC_TRACE(trace_buf); +} + +static +void halbtc8821c1ant_low_penalty_ra(struct btc_coexist *btc, + boolean force_exec, boolean low_penalty_ra, + u8 thres) +{ + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + static u8 cur_thres; + + if (!force_exec) { + if (low_penalty_ra == coex_dm->cur_low_penalty_ra && + thres == cur_thres) + return; + } + + if (low_penalty_ra) + btc->btc_phydm_modify_RA_PCR_threshold(btc, 0, thres); + else + btc->btc_phydm_modify_RA_PCR_threshold(btc, 0, 0); + + coex_dm->cur_low_penalty_ra = low_penalty_ra; + cur_thres = thres; +} + +static +void halbtc8821c1ant_write_scbd(struct btc_coexist *btc, u16 bitpos, + boolean state) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + static u16 originalval = 0x8002, preval; + + if (state) + originalval = originalval | bitpos; + else + originalval = originalval & (~bitpos); + + coex_sta->score_board_WB = originalval; + + if (originalval != preval) { + preval = originalval; + btc->btc_write_2byte(btc, 0xaa, originalval); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s: return for nochange\n", __func__); + BTC_TRACE(trace_buf); + } +} + +static +void halbtc8821c1ant_read_scbd(struct btc_coexist *btc, + u16 *score_board_val) +{ + *score_board_val = (btc->btc_read_2byte(btc, 0xaa)) & 0x7fff; +} + +static +void halbtc8821c1ant_query_bt_info(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + u8 h2c_parameter[1] = {0}; + + if (coex_sta->bt_disabled) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], No query BT info because BT is disabled!\n"); + BTC_TRACE(trace_buf); + return; + } + + h2c_parameter[0] |= BIT(0); /* trigger */ + + btc->btc_fill_h2c(btc, 0x61, 1, h2c_parameter); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WL query BT info!!\n"); + BTC_TRACE(trace_buf); +} + +static +void halbtc8821c1ant_enable_gnt_to_gpio(struct btc_coexist *btc, + boolean isenable) +{ + static u8 bit_val[5] = {0, 0, 0, 0, 0}; + static boolean state; + + if (!btc->dbg_mode) + return; + + if (state == isenable) + return; + + state = isenable; + + if (isenable) { + /* enable GNT_WL, GNT_BT to GPIO for debug */ + btc->btc_write_1byte_bitmask(btc, 0x73, 0x8, 0x1); + + /* store original value */ + /*0x66[4] */ + bit_val[0] = (btc->btc_read_1byte(btc, 0x66) & BIT(4)) >> 4; + /*0x66[8] */ + bit_val[1] = (btc->btc_read_1byte(btc, 0x67) & BIT(0)); + /*0x40[19] */ + bit_val[2] = (btc->btc_read_1byte(btc, 0x42) & BIT(3)) >> 3; + /*0x64[15] */ + bit_val[3] = (btc->btc_read_1byte(btc, 0x65) & BIT(7)) >> 7; + /*0x70[18] */ + bit_val[4] = (btc->btc_read_1byte(btc, 0x72) & BIT(2)) >> 2; + + /* switch GPIO Mux */ + /*0x66[4] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x66, BIT(4), 0x0); + /*0x66[8] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x67, BIT(0), 0x0); + /*0x40[19] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x42, BIT(3), 0x0); + /*0x64[15] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x65, BIT(7), 0x0); + /*0x70[18] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x72, BIT(2), 0x0); + } else { + btc->btc_write_1byte_bitmask(btc, 0x73, 0x8, 0x0); + + /* Restore original value */ + /* switch GPIO Mux */ + /*0x66[4] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x66, BIT(4), bit_val[0]); + /*0x66[8] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x67, BIT(0), bit_val[1]); + /*0x40[19] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x42, BIT(3), bit_val[2]); + /*0x64[15] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x65, BIT(7), bit_val[3]); + /*0x70[18] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x72, BIT(2), bit_val[4]); + } +} + +static +boolean halbtc8821c1ant_monitor_bt_ctr(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + u32 reg_hp_txrx, reg_lp_txrx, u32tmp, cnt_bt_all; + u32 reg_hp_tx = 0, reg_hp_rx = 0, reg_lp_tx = 0, reg_lp_rx = 0; + static u8 cnt_overhead; + static u32 cnt_bt_pre = 0; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + boolean is_run_coex = FALSE; + + /* to avoid 0x76e[3] = 1 (WLAN_Act control by PTA) during IPS */ + /* if (! (btc->btc_read_1byte(btc, 0x76e) & 0x8) ) */ + + reg_hp_txrx = 0x770; + reg_lp_txrx = 0x774; + + u32tmp = btc->btc_read_4byte(btc, reg_hp_txrx); + reg_hp_tx = u32tmp & MASKLWORD; + reg_hp_rx = (u32tmp & MASKHWORD) >> 16; + + u32tmp = btc->btc_read_4byte(btc, reg_lp_txrx); + reg_lp_tx = u32tmp & MASKLWORD; + reg_lp_rx = (u32tmp & MASKHWORD) >> 16; + + coex_sta->high_priority_tx = reg_hp_tx; + coex_sta->high_priority_rx = reg_hp_rx; + coex_sta->low_priority_tx = reg_lp_tx; + coex_sta->low_priority_rx = reg_lp_rx; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Hi-Pri Rx/Tx: %d/%d, Lo-Pri Rx/Tx: %d/%d\n", + reg_hp_rx, reg_hp_tx, reg_lp_rx, reg_lp_tx); + + BTC_TRACE(trace_buf); + + /* reset counter */ + btc->btc_write_1byte(btc, 0x76e, 0xc); + + if (coex_sta->under_lps || coex_sta->under_ips || + (coex_sta->high_priority_tx == 65535 && + coex_sta->high_priority_rx == 65535 && + coex_sta->low_priority_tx == 65535 && + coex_sta->low_priority_rx == 65535)) + coex_sta->bt_ctr_ok = FALSE; + else + coex_sta->bt_ctr_ok = TRUE; + + if (!coex_sta->bt_ctr_ok) + return FALSE; + + if (coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_NCON_IDLE) { + if (coex_sta->high_priority_rx >= 15) { + if (cnt_overhead < 3) + cnt_overhead++; + if (cnt_overhead == 3) + coex_sta->is_hi_pri_rx_overhead = TRUE; + } else { + if (cnt_overhead > 0) + cnt_overhead--; + if (cnt_overhead == 0) + coex_sta->is_hi_pri_rx_overhead = FALSE; + } + } else { + coex_sta->is_hi_pri_rx_overhead = FALSE; + } + + if (coex_sta->low_priority_tx > 1150 && !coex_sta->c2h_bt_inquiry_page) + coex_sta->pop_event_cnt++; + + if (bt_link_info->hid_only) { + if (coex_sta->low_priority_tx > 100) + coex_sta->is_hid_low_pri_tx_overhead = true; + else + coex_sta->is_hid_low_pri_tx_overhead = false; + } + + cnt_bt_all = coex_sta->high_priority_tx + + coex_sta->high_priority_rx + + coex_sta->low_priority_tx + + coex_sta->low_priority_rx; + + if ((cnt_bt_pre > (cnt_bt_all + 50) || + cnt_bt_all > (cnt_bt_pre + 50)) && + coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_NCON_IDLE) + is_run_coex = TRUE; + + cnt_bt_pre = cnt_bt_all; + + return is_run_coex; +} + +static +void halbtc8821c1ant_monitor_wifi_ctr(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + boolean wifi_busy = FALSE, wifi_scan = FALSE; + static u8 wl_noisy_count0, wl_noisy_count1 = 3, wl_noisy_count2; + u32 cnt_cck, fw_ver = 0; + static u8 cnt_ccklocking; + u8 h2c_parameter[1] = {0}; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + btc->btc_get(btc, BTC_GET_BL_WIFI_SCAN, &wifi_scan); + btc->btc_get(btc, BTC_GET_U4_WIFI_FW_VER, &fw_ver); + + /* Only enable for windows in old fw version (COEX-308) + * because 8821cu H2C 0x69 unknown fail @ linux + */ + if (btc->chip_interface != BTC_INTF_USB || + (fw_ver < 0x170000 && fw_ver < 0x17000c) || + (fw_ver < 0x180000 && fw_ver < 0x180009) || + (fw_ver < 0x190000 && fw_ver < 0x190002)) { + /*send h2c to query WL FW dbg info */ + if (coex_dm->cur_ps_tdma_on) { + h2c_parameter[0] = 0x8; + btc->btc_fill_h2c(btc, 0x69, 1, h2c_parameter); + } + } + + coex_sta->crc_ok_cck = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_CCK); + coex_sta->crc_ok_11g = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_LEGACY); + coex_sta->crc_ok_11n = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_HT); + coex_sta->crc_ok_11n_vht = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_VHT); + + coex_sta->crc_err_cck = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_ERROR_CCK); + coex_sta->crc_err_11g = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_ERROR_LEGACY); + coex_sta->crc_err_11n = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_ERROR_HT); + coex_sta->crc_err_11n_vht = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_ERROR_VHT); + + /* CCK lock identification */ + if (coex_sta->cck_lock) + cnt_ccklocking++; + else if (cnt_ccklocking != 0) + cnt_ccklocking--; + + if (cnt_ccklocking >= 3) { + cnt_ccklocking = 3; + coex_sta->cck_lock_ever = TRUE; + } + + /* WiFi environment noisy identification */ + cnt_cck = coex_sta->crc_ok_cck + coex_sta->crc_err_cck; + + if (!wifi_busy && !coex_sta->cck_lock) { + if (cnt_cck > 250) { + if (wl_noisy_count2 < 3) + wl_noisy_count2++; + + if (wl_noisy_count2 == 3) { + wl_noisy_count0 = 0; + wl_noisy_count1 = 0; + } + + } else if (cnt_cck < 100) { + if (wl_noisy_count0 < 3) + wl_noisy_count0++; + + if (wl_noisy_count0 == 3) { + wl_noisy_count1 = 0; + wl_noisy_count2 = 0; + } + + } else { + if (wl_noisy_count1 < 3) + wl_noisy_count1++; + + if (wl_noisy_count1 == 3) { + wl_noisy_count0 = 0; + wl_noisy_count2 = 0; + } + } + + if (wl_noisy_count2 == 3) + coex_sta->wl_noisy_level = 2; + else if (wl_noisy_count1 == 3) + coex_sta->wl_noisy_level = 1; + else + coex_sta->wl_noisy_level = 0; + } +} + +static +void halbtc8821c1ant_monitor_bt_enable(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + static u32 bt_disable_cnt; + boolean bt_active = TRUE, bt_disabled = FALSE; + u16 u16tmp; + + /* Read BT on/off status from scoreboard[1], + * enable this only if BT patch support this feature + */ + halbtc8821c1ant_read_scbd(btc, &u16tmp); + bt_active = u16tmp & BIT(1); + + if (bt_active) { + bt_disable_cnt = 0; + bt_disabled = FALSE; + btc->btc_set(btc, BTC_SET_BL_BT_DISABLE, &bt_disabled); + } else { + bt_disable_cnt++; + if (bt_disable_cnt >= 2) { + bt_disabled = TRUE; + bt_disable_cnt = 2; + } + + btc->btc_set(btc, BTC_SET_BL_BT_DISABLE, &bt_disabled); + } + + if (coex_sta->bt_disabled != bt_disabled) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is from %s to %s!!\n", + (coex_sta->bt_disabled ? "disabled" : "enabled"), + (bt_disabled ? "disabled" : "enabled")); + BTC_TRACE(trace_buf); + coex_sta->bt_disabled = bt_disabled; + + /*for win10 BT disable->enable trigger wifi scan issue */ + if (!coex_sta->bt_disabled) { + coex_sta->is_bt_reenable = TRUE; + coex_sta->cnt_bt_reenable = 15; + } else { + coex_sta->is_bt_reenable = FALSE; + coex_sta->cnt_bt_reenable = 0; + } + } +} + +static +boolean halbtc8821c1ant_moniter_wifibt_status(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct rfe_type_8821c_1ant *rfe_type = &btc->rfe_type_8821c_1ant; + struct wifi_link_info_8821c_1ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_1ant; + static boolean pre_wifi_busy, pre_under_4way, + pre_bt_off, + pre_bt_slave, pre_hid_low_pri_tx_overhead, + pre_wifi_under_lps, pre_bt_setup_link, + pre_cck_lock, pre_cck_lock_warn; + static u8 pre_hid_busy_num, pre_wl_noisy_level; + boolean wifi_busy = FALSE, under_4way = FALSE; + boolean wifi_connected = FALSE; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + static u8 cnt_wifi_busytoidle; + u32 num_of_wifi_link = 0, wifi_link_mode = 0; + static u32 pre_num_of_wifi_link, pre_wifi_link_mode; + boolean miracast_plus_bt = FALSE; + u8 lna_lvl = 1; + + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + btc->btc_get(btc, BTC_GET_BL_WIFI_4_WAY_PROGRESS, &under_4way); + + if (wifi_busy) { + coex_sta->gl_wifi_busy = TRUE; + cnt_wifi_busytoidle = 6; + } else { + if (coex_sta->gl_wifi_busy && cnt_wifi_busytoidle > 0) + cnt_wifi_busytoidle--; + else if (cnt_wifi_busytoidle == 0) + coex_sta->gl_wifi_busy = FALSE; + } + + if (coex_sta->bt_disabled != pre_bt_off) { + pre_bt_off = coex_sta->bt_disabled; + + if (coex_sta->bt_disabled) + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is disabled !!\n"); + else + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is enabled !!\n"); + + BTC_TRACE(trace_buf); + + coex_sta->bt_coex_supported_feature = 0; + coex_sta->bt_coex_supported_version = 0; + coex_sta->bt_ble_scan_type = 0; + coex_sta->bt_ble_scan_para[0] = 0; + coex_sta->bt_ble_scan_para[1] = 0; + coex_sta->bt_ble_scan_para[2] = 0; + coex_sta->bt_reg_vendor_ac = 0xffff; + coex_sta->bt_reg_vendor_ae = 0xffff; + coex_sta->bt_a2dp_vendor_id = 0; + coex_sta->bt_a2dp_device_name = 0; + btc->bt_info.bt_get_fw_ver = 0; + return TRUE; + } + + num_of_wifi_link = wifi_link_info_ext->num_of_active_port; + + if (num_of_wifi_link != pre_num_of_wifi_link) { + pre_num_of_wifi_link = num_of_wifi_link; + + if (wifi_link_info_ext->is_p2p_connected) { + if (bt_link_info->bt_link_exist) + miracast_plus_bt = TRUE; + else + miracast_plus_bt = FALSE; + + btc->btc_set(btc, BTC_SET_BL_MIRACAST_PLUS_BT, + &miracast_plus_bt); + } + return TRUE; + } + + wifi_link_mode = btc->wifi_link_info.link_mode; + if (wifi_link_mode != pre_wifi_link_mode) { + pre_wifi_link_mode = wifi_link_mode; + return TRUE; + } + + if (wifi_connected) { + if (wifi_busy != pre_wifi_busy) { + pre_wifi_busy = wifi_busy; + return TRUE; + } + if (under_4way != pre_under_4way) { + pre_under_4way = under_4way; + return TRUE; + } + if (coex_sta->wl_noisy_level != pre_wl_noisy_level) { + pre_wl_noisy_level = coex_sta->wl_noisy_level; + return TRUE; + } + if (coex_sta->under_lps != pre_wifi_under_lps) { + pre_wifi_under_lps = coex_sta->under_lps; + if (coex_sta->under_lps) + return TRUE; + } + if (coex_sta->cck_lock != pre_cck_lock) { + pre_cck_lock = coex_sta->cck_lock; + return TRUE; + } + if (coex_sta->cck_lock_warn != pre_cck_lock_warn) { + pre_cck_lock_warn = coex_sta->cck_lock_warn; + return TRUE; + } + } + + if (!coex_sta->bt_disabled) { +#if 0 + if (coex_sta->acl_busy != pre_bt_acl_busy) { + pre_bt_acl_busy = coex_sta->acl_busy; + btc->btc_set(btc, BTC_SET_BL_BT_LNA_CONSTRAIN_LEVEL, + &lna_lvl); + return TRUE; + } +#endif + if (coex_sta->hid_busy_num != pre_hid_busy_num) { + pre_hid_busy_num = coex_sta->hid_busy_num; + return TRUE; + } + + if (bt_link_info->slave_role != pre_bt_slave) { + pre_bt_slave = bt_link_info->slave_role; + return TRUE; + } + + if (pre_hid_low_pri_tx_overhead != + coex_sta->is_hid_low_pri_tx_overhead) { + pre_hid_low_pri_tx_overhead = + coex_sta->is_hid_low_pri_tx_overhead; + return TRUE; + } + + if (pre_bt_setup_link != coex_sta->is_setup_link) { + pre_bt_setup_link = coex_sta->is_setup_link; + return TRUE; + } + } + return FALSE; +} + +static +void halbtc8821c1ant_update_wifi_link_info(struct btc_coexist *btc, u8 reason) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct wifi_link_info_8821c_1ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_1ant; + struct btc_wifi_link_info wifi_link_info; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + u8 wifi_central_chnl = 0, num_of_wifi_link = 0; + boolean isunder5G = FALSE, ismcc25g = FALSE, isp2pconnected = FALSE; + u32 wifi_link_status = 0; + + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, + &wifi_link_info_ext->is_connected); + + btc->btc_get(btc, BTC_GET_U4_WIFI_LINK_STATUS, &wifi_link_status); + wifi_link_info_ext->port_connect_status = wifi_link_status & 0xffff; + + btc->btc_get(btc, BTC_GET_BL_WIFI_LINK_INFO, &wifi_link_info); + btc->wifi_link_info = wifi_link_info; + + btc->btc_get(btc, BTC_GET_U1_WIFI_CENTRAL_CHNL, &wifi_central_chnl); + coex_sta->wl_center_channel = wifi_central_chnl; + + /* Check scan/connect/special-pkt action first */ + switch (reason) { + case BT_8821C_1ANT_RSN_5GSCANSTART: + case BT_8821C_1ANT_RSN_5GSWITCHBAND: + case BT_8821C_1ANT_RSN_5GCONSTART: + isunder5G = TRUE; + break; + case BT_8821C_1ANT_RSN_2GSCANSTART: + case BT_8821C_1ANT_RSN_2GSWITCHBAND: + case BT_8821C_1ANT_RSN_2GCONSTART: + isunder5G = FALSE; + break; + case BT_8821C_1ANT_RSN_2GCONFINISH: + case BT_8821C_1ANT_RSN_5GCONFINISH: + case BT_8821C_1ANT_RSN_2GMEDIA: + case BT_8821C_1ANT_RSN_5GMEDIA: + case BT_8821C_1ANT_RSN_BTINFO: + case BT_8821C_1ANT_RSN_PERIODICAL: + case BT_8821C_1ANT_RSN_5GSPECIALPKT: + case BT_8821C_1ANT_RSN_2GSPECIALPKT: + default: + switch (wifi_link_info.link_mode) { + case BTC_LINK_5G_MCC_GO_STA: + case BTC_LINK_5G_MCC_GC_STA: + case BTC_LINK_5G_SCC_GO_STA: + case BTC_LINK_5G_SCC_GC_STA: + isunder5G = TRUE; + break; + case BTC_LINK_2G_MCC_GO_STA: + case BTC_LINK_2G_MCC_GC_STA: + case BTC_LINK_2G_SCC_GO_STA: + case BTC_LINK_2G_SCC_GC_STA: + isunder5G = FALSE; + break; + case BTC_LINK_25G_MCC_GO_STA: + case BTC_LINK_25G_MCC_GC_STA: + isunder5G = FALSE; + ismcc25g = TRUE; + break; + case BTC_LINK_ONLY_STA: + if (wifi_link_info.sta_center_channel > 14) + isunder5G = TRUE; + else + isunder5G = FALSE; + break; + case BTC_LINK_ONLY_GO: + case BTC_LINK_ONLY_GC: + case BTC_LINK_ONLY_AP: + default: + if (wifi_link_info.p2p_center_channel > 14) + isunder5G = TRUE; + else + isunder5G = FALSE; + + break; + } + break; + } + + wifi_link_info_ext->is_all_under_5g = isunder5G; + wifi_link_info_ext->is_mcc_25g = ismcc25g; + + if (wifi_link_status & WIFI_STA_CONNECTED) + num_of_wifi_link++; + + if (wifi_link_status & WIFI_AP_CONNECTED) + num_of_wifi_link++; + + if (wifi_link_status & WIFI_P2P_GO_CONNECTED) { + num_of_wifi_link++; + isp2pconnected = TRUE; + } + + if (wifi_link_status & WIFI_P2P_GC_CONNECTED) { + num_of_wifi_link++; + isp2pconnected = TRUE; + } + + wifi_link_info_ext->num_of_active_port = num_of_wifi_link; + wifi_link_info_ext->is_p2p_connected = isp2pconnected; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_link_info: link_mode=%d, STA_Ch=%d, P2P_Ch=%d, AnyClient_Join_Go=%d !\n", + btc->wifi_link_info.link_mode, + btc->wifi_link_info.sta_center_channel, + btc->wifi_link_info.p2p_center_channel, + btc->wifi_link_info.bany_client_join_go); + BTC_TRACE(trace_buf); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_link_info: center_ch=%d, is_all_under_5g=%d, is_mcc_25g=%d!\n", + coex_sta->wl_center_channel, + wifi_link_info_ext->is_all_under_5g, + wifi_link_info_ext->is_mcc_25g); + BTC_TRACE(trace_buf); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_link_info: port_connect_status=0x%x, active_port_cnt=%d, P2P_Connect=%d!\n", + wifi_link_info_ext->port_connect_status, + wifi_link_info_ext->num_of_active_port, + wifi_link_info_ext->is_p2p_connected); + BTC_TRACE(trace_buf); + + switch (reason) { + case BT_8821C_1ANT_RSN_2GSCANSTART: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GSCANSTART"); + break; + case BT_8821C_1ANT_RSN_5GSCANSTART: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GSCANSTART"); + break; + case BT_8821C_1ANT_RSN_SCANFINISH: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "SCANFINISH"); + break; + case BT_8821C_1ANT_RSN_2GSWITCHBAND: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GSWITCHBAND"); + break; + case BT_8821C_1ANT_RSN_5GSWITCHBAND: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GSWITCHBAND"); + break; + case BT_8821C_1ANT_RSN_2GCONSTART: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GCONNECTSTART"); + break; + case BT_8821C_1ANT_RSN_5GCONSTART: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GCONNECTSTART"); + break; + case BT_8821C_1ANT_RSN_2GCONFINISH: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", + "2GCONNECTFINISH"); + break; + case BT_8821C_1ANT_RSN_5GCONFINISH: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", + "5GCONNECTFINISH"); + break; + case BT_8821C_1ANT_RSN_2GMEDIA: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GMEDIASTATUS"); + break; + case BT_8821C_1ANT_RSN_5GMEDIA: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GMEDIASTATUS"); + break; + case BT_8821C_1ANT_RSN_MEDIADISCON: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", + "MEDIADISCONNECT"); + break; + case BT_8821C_1ANT_RSN_2GSPECIALPKT: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GSPECIALPKT"); + break; + case BT_8821C_1ANT_RSN_5GSPECIALPKT: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GSPECIALPKT"); + break; + case BT_8821C_1ANT_RSN_BTINFO: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "BTINFO"); + break; + case BT_8821C_1ANT_RSN_PERIODICAL: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "PERIODICAL"); + break; + case BT_8821C_1ANT_RSN_PNP: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "PNPNotify"); + break; + default: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "UNKNOWN"); + break; + } + + BTC_TRACE(trace_buf); + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (wifi_link_info_ext->is_all_under_5g || num_of_wifi_link == 0 || + coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_NCON_IDLE) { + halbtc8821c1ant_low_penalty_ra(btc, NM_EXCU, FALSE, 0); + halbtc8821c1ant_limited_tx(btc, NM_EXCU, FALSE, FALSE); + halbtc8821c1ant_limited_rx(btc, NM_EXCU, FALSE, TRUE, 64); + } else if (wifi_link_info_ext->num_of_active_port > 1) { + halbtc8821c1ant_low_penalty_ra(btc, NM_EXCU, TRUE, 30); + halbtc8821c1ant_limited_tx(btc, NM_EXCU, FALSE, TRUE); + halbtc8821c1ant_limited_rx(btc, NM_EXCU, FALSE, TRUE, 16); + } else { + halbtc8821c1ant_low_penalty_ra(btc, NM_EXCU, TRUE, 15); + + if (coex_sta->hid_exist || coex_sta->hid_pair_cnt > 0 || + coex_sta->sco_exist) { + halbtc8821c1ant_limited_tx(btc, NM_EXCU, TRUE, TRUE); + if (coex_sta->bt_ble_hid_exist && + coex_sta->wl_iot_peer != BTC_IOT_PEER_ATHEROS) + halbtc8821c1ant_limited_rx(btc, NM_EXCU, FALSE, + TRUE, 4); + } else { + halbtc8821c1ant_limited_tx(btc, NM_EXCU, TRUE, FALSE); + halbtc8821c1ant_limited_rx(btc, NM_EXCU, FALSE, TRUE, + 64); + } + + } + /* coex-276 P2P-Go beacon request can't release issue + * Only PCIe/USB can set 0x454[6] = 1 to solve this issue, + * WL SDIO/USB interface need driver support. + */ +#ifdef PLATFORM_WINDOWS + if (btc->chip_interface != BTC_INTF_SDIO) + btc->btc_write_1byte_bitmask(btc, 0x454, BIT(6), 0x1); + else + btc->btc_write_1byte_bitmask(btc, 0x454, BIT(6), 0x0); +#endif +} + +static +void halbtc8821c1ant_update_bt_link_info(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + boolean bt_busy = FALSE, increase_scan_dev_num = FALSE; + u32 val = 0; + static u8 pre_num_of_profile, cur_num_of_profile, cnt, ble_cnt; + + if (++ble_cnt >= 3) + ble_cnt = 0; + + if (coex_sta->is_ble_scan_en && ble_cnt == 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT ext info bit4 check, query BLE Scan type!!\n"); + BTC_TRACE(trace_buf); + coex_sta->bt_ble_scan_type = + btc->btc_get_ble_scan_type_from_bt(btc); + + if ((coex_sta->bt_ble_scan_type & 0x1) == 0x1) + coex_sta->bt_ble_scan_para[0] = + btc->btc_get_ble_scan_para_from_bt(btc, 0x1); + if ((coex_sta->bt_ble_scan_type & 0x2) == 0x2) + coex_sta->bt_ble_scan_para[1] = + btc->btc_get_ble_scan_para_from_bt(btc, 0x2); + if ((coex_sta->bt_ble_scan_type & 0x4) == 0x4) + coex_sta->bt_ble_scan_para[2] = + btc->btc_get_ble_scan_para_from_bt(btc, 0x4); + } + + coex_sta->num_of_profile = 0; + + /* set link exist status */ + if (!(coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_CONNECTION)) { + coex_sta->bt_link_exist = FALSE; + coex_sta->pan_exist = FALSE; + coex_sta->a2dp_exist = FALSE; + coex_sta->hid_exist = FALSE; + coex_sta->sco_exist = FALSE; + coex_sta->msft_mr_exist = FALSE; + } else { /* connection exists */ + coex_sta->bt_link_exist = TRUE; + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_FTP) { + coex_sta->pan_exist = TRUE; + coex_sta->num_of_profile++; + } else { + coex_sta->pan_exist = FALSE; + } + + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_A2DP) { + coex_sta->a2dp_exist = TRUE; + coex_sta->num_of_profile++; + } else { + coex_sta->a2dp_exist = FALSE; + } + + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_HID) { + coex_sta->hid_exist = TRUE; + coex_sta->num_of_profile++; + } else { + coex_sta->hid_exist = FALSE; + } + + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_SCO_ESCO) { + coex_sta->sco_exist = TRUE; + coex_sta->num_of_profile++; + } else { + coex_sta->sco_exist = FALSE; + } +#if 0 + if (coex_sta->hid_busy_num == 0 && + coex_sta->hid_pair_cnt > 0 && + coex_sta->low_priority_tx > 1000 && + coex_sta->low_priority_rx > 1000 && + !coex_sta->c2h_bt_inquiry_page) + coex_sta->msft_mr_exist = true; + else + coex_sta->msft_mr_exist = false; +#endif + } + + bt_link_info->bt_link_exist = coex_sta->bt_link_exist; + bt_link_info->sco_exist = coex_sta->sco_exist; + bt_link_info->a2dp_exist = coex_sta->a2dp_exist; + bt_link_info->pan_exist = coex_sta->pan_exist; + bt_link_info->hid_exist = coex_sta->hid_exist; + bt_link_info->acl_busy = coex_sta->acl_busy; + + /* check if Sco only */ + if (bt_link_info->sco_exist && + !bt_link_info->a2dp_exist && + !bt_link_info->pan_exist && + !bt_link_info->hid_exist) + bt_link_info->sco_only = TRUE; + else + bt_link_info->sco_only = FALSE; + + /* check if A2dp only */ + if (!bt_link_info->sco_exist && + bt_link_info->a2dp_exist && + !bt_link_info->pan_exist && + !bt_link_info->hid_exist) + bt_link_info->a2dp_only = TRUE; + else + bt_link_info->a2dp_only = FALSE; + + /* check if Pan only */ + if (!bt_link_info->sco_exist && + !bt_link_info->a2dp_exist && + bt_link_info->pan_exist && + !bt_link_info->hid_exist) + bt_link_info->pan_only = TRUE; + else + bt_link_info->pan_only = FALSE; + + /* check if Hid only */ + if (!bt_link_info->sco_exist && + !bt_link_info->a2dp_exist && + !bt_link_info->pan_exist && + bt_link_info->hid_exist) + bt_link_info->hid_only = TRUE; + else + bt_link_info->hid_only = FALSE; + + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_INQ_PAGE) { + coex_dm->bt_status = BT_8821C_1ANT_BSTATUS_INQ_PAGE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT Inq/page!!!\n"); + } else if (!(coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_CONNECTION)) { + coex_dm->bt_status = BT_8821C_1ANT_BSTATUS_NCON_IDLE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT Non-Connected idle!!!\n"); + } else if (coex_sta->bt_info_lb2 == BT_INFO_8821C_1ANT_B_CONNECTION) { + /* connection exists but no busy */ + + if (coex_sta->msft_mr_exist) { + coex_dm->bt_status = BT_8821C_1ANT_BSTATUS_ACL_BUSY; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT ACL busy!!\n"); + } else { + coex_dm->bt_status = BT_8821C_1ANT_BSTATUS_CON_IDLE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT Connected-idle!!!\n"); + } + } else if (((coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_SCO_ESCO) || + (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_SCO_BUSY)) && + (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_ACL_BUSY)) { + coex_dm->bt_status = BT_8821C_1ANT_BSTATUS_ACL_SCO_BUSY; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT ACL SCO busy!!!\n"); + } else if ((coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_SCO_ESCO) || + (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_SCO_BUSY)) { + coex_dm->bt_status = BT_8821C_1ANT_BSTATUS_SCO_BUSY; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT SCO busy!!!\n"); + } else if (coex_sta->bt_info_lb2 & BT_INFO_8821C_1ANT_B_ACL_BUSY) { + coex_dm->bt_status = BT_8821C_1ANT_BSTATUS_ACL_BUSY; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT ACL busy!!!\n"); + } else { + coex_dm->bt_status = BT_8821C_1ANT_BSTATUS_MAX; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT Non-Defined state!!!\n"); + } + + BTC_TRACE(trace_buf); + + if (coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_ACL_BUSY || + coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_SCO_BUSY || + coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_ACL_SCO_BUSY) { + bt_busy = TRUE; + increase_scan_dev_num = TRUE; + } else { + bt_busy = FALSE; + increase_scan_dev_num = FALSE; + } + + btc->btc_set(btc, BTC_SET_BL_BT_TRAFFIC_BUSY, &bt_busy); + btc->btc_set(btc, BTC_SET_BL_INC_SCAN_DEV_NUM, &increase_scan_dev_num); + + cur_num_of_profile = coex_sta->num_of_profile; + + if (cur_num_of_profile != pre_num_of_profile) + cnt = 2; + + if (bt_link_info->a2dp_exist && cnt > 0) { + cnt--; + if (coex_sta->bt_a2dp_vendor_id == 0 && + coex_sta->bt_a2dp_device_name == 0) { + btc->btc_get(btc, BTC_GET_U4_BT_DEVICE_INFO, &val); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), get BT DEVICE_INFO = %x\n", + val); + BTC_TRACE(trace_buf); + + coex_sta->bt_a2dp_vendor_id = (u8)(val & 0xff); + coex_sta->bt_a2dp_device_name = (val & 0xffffff00) >> 8; + + btc->btc_get(btc, BTC_GET_U4_BT_A2DP_FLUSH_VAL, &val); + coex_sta->bt_a2dp_flush_time = val; + } + } else if (!bt_link_info->a2dp_exist) { + coex_sta->bt_a2dp_vendor_id = 0; + coex_sta->bt_a2dp_device_name = 0; + coex_sta->bt_a2dp_flush_time = 0; + } + + pre_num_of_profile = coex_sta->num_of_profile; +} + +static +void halbtc8821c1ant_update_wifi_ch_info(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + struct wifi_link_info_8821c_1ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_1ant; + u8 h2c_parameter[3] = {0}, i; + u32 wifi_bw; + u8 wl_ch = 0; + u8 wl_5g_ch[] = {0}; + u8 bt_skip_ch[] = {0}; + u8 bt_skip_span[] = {0}; + + if (btc->manual_control) + return; + + btc->btc_get(btc, BTC_GET_U4_WIFI_BW, &wifi_bw); + + if (btc->stop_coex_dm || btc->wl_rf_state_off) { + wl_ch = 0; + } else if (type != BTC_MEDIA_DISCONNECT || + (type == BTC_MEDIA_DISCONNECT && + wifi_link_info_ext->num_of_active_port > 0)) { + if (wifi_link_info_ext->num_of_active_port == 1) { + if (wifi_link_info_ext->is_p2p_connected) + wl_ch = btc->wifi_link_info.p2p_center_channel; + else + wl_ch = btc->wifi_link_info.sta_center_channel; + } else { /* port > 2 */ + if (btc->wifi_link_info.p2p_center_channel > 14 && + btc->wifi_link_info.sta_center_channel > 14) + wl_ch = btc->wifi_link_info.p2p_center_channel; + else if (btc->wifi_link_info.p2p_center_channel <= 14) + wl_ch = btc->wifi_link_info.p2p_center_channel; + else if (btc->wifi_link_info.sta_center_channel <= 14) + wl_ch = btc->wifi_link_info.sta_center_channel; + } + } + + if (wl_ch > 0) { + if (wl_ch <= 14) { + /* no AFH notify for shared-antenna */ + h2c_parameter[0] = 0x0; + h2c_parameter[1] = 0x0; + h2c_parameter[2] = 0x0; +#if 0 + h2c_parameter[0] = 0x1; + h2c_parameter[1] = wl_ch; + + if (wifi_bw == BTC_WIFI_BW_HT40) + h2c_parameter[2] = 0x36; + else + h2c_parameter[2] = 0x24; +#endif + } + } + + /* Only send mailbox if ch info change */ + if (coex_dm->wifi_chnl_info[0] != h2c_parameter[0] && + coex_dm->wifi_chnl_info[1] != h2c_parameter[1] && + coex_dm->wifi_chnl_info[2] != h2c_parameter[2]) { + + coex_dm->wifi_chnl_info[0] = h2c_parameter[0]; + coex_dm->wifi_chnl_info[1] = h2c_parameter[1]; + coex_dm->wifi_chnl_info[2] = h2c_parameter[2]; + btc->btc_fill_h2c(btc, 0x66, 3, h2c_parameter); + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], para[0:2] = 0x%x 0x%x 0x%x\n", h2c_parameter[0], + h2c_parameter[1], h2c_parameter[2]); + BTC_TRACE(trace_buf); +} + +static u32 +halbtc8821c1ant_wait_indirect_reg_ready(struct btc_coexist *btc) +{ + u32 delay_count = 0; + + /* wait for ready bit before access 0x1700 */ + while (1) { + if ((btc->btc_read_1byte(btc, 0x1703) & BIT(5)) == 0) { + delay_ms(10); + if (++delay_count >= 10) + break; + } else { + break; + } + } + + return delay_count; +} + +static +u32 halbtc8821c1ant_read_indirect_reg(struct btc_coexist *btc, u16 reg_addr) +{ + u32 j = 0, delay_count = 0; + + /* wait for ready bit before access 0x1700 */ + halbtc8821c1ant_wait_indirect_reg_ready(btc); + + btc->btc_write_4byte(btc, 0x1700, 0x800F0000 | reg_addr); + + return btc->btc_read_4byte(btc, 0x1708); +} + +static +void halbtc8821c1ant_write_indirect_reg(struct btc_coexist *btc, u16 reg_addr, + u32 bit_mask, u32 reg_value) +{ + u32 val, i = 0, j = 0, bitpos = 0, delay_count = 0; + + if (bit_mask == 0x0) + return; + + if (bit_mask == 0xffffffff) { + /* wait for ready bit before access 0x1700/0x1704 */ + halbtc8821c1ant_wait_indirect_reg_ready(btc); + + /* put write data */ + btc->btc_write_4byte(btc, 0x1704, reg_value); + + btc->btc_write_4byte(btc, 0x1700, 0xc00F0000 | reg_addr); + } else { + for (i = 0; i <= 31; i++) { + if (((bit_mask >> i) & 0x1) == 0x1) { + bitpos = i; + break; + } + } + + /* read back register value before write */ + val = halbtc8821c1ant_read_indirect_reg(btc, reg_addr); + val = (val & (~bit_mask)) | (reg_value << bitpos); + + /* wait for ready bit before access 0x1700/0x1704 */ + halbtc8821c1ant_wait_indirect_reg_ready(btc); + + /* put write data */ + btc->btc_write_4byte(btc, 0x1704, val); + btc->btc_write_4byte(btc, 0x1700, 0xc00F0000 | reg_addr); + } +} + +static +void halbtc8821c1ant_ltecoex_enable(struct btc_coexist *btc, boolean enable) +{ + u8 val; + + /* 0x38[7] */ + val = (enable) ? 1 : 0; + halbtc8821c1ant_write_indirect_reg(btc, 0x38, BIT(7), val); +} + +static +void halbtc8821c1ant_ltecoex_table(struct btc_coexist *btc, u8 table_type, + u16 val) +{ + u16 reg_addr = 0x0000; + + switch (table_type) { + case BT_8821C_1ANT_CTT_WL_VS_LTE: + reg_addr = 0xa0; + break; + case BT_8821C_1ANT_CTT_BT_VS_LTE: + reg_addr = 0xa4; + break; + } + + /* 0xa0[15:0] or 0xa4[15:0] */ + if (reg_addr != 0x0000) + halbtc8821c1ant_write_indirect_reg(btc, reg_addr, 0xffff, val); +} + +static +void halbtc8821c1ant_coex_ctrl_owner(struct btc_coexist *btc, + boolean wifi_control) +{ + u8 val; + + /* 0x70[26] */ + val = (wifi_control) ? 1 : 0; + btc->btc_write_1byte_bitmask(btc, 0x73, BIT(2), val); +} + +static void +halbtc8821c1ant_set_gnt_bt(struct btc_coexist *btc, u8 state) +{ + switch (state) { + case BTC_GNT_SET_SW_LOW: + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0xc000, 0x1); + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x0c00, 0x1); + break; + case BTC_GNT_SET_SW_HIGH: + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0xc000, 0x3); + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x0c00, 0x3); + break; + case BTC_GNT_SET_HW_PTA: + default: + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0xc000, 0x0); + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x0c00, 0x0); + break; + } +} + +static void +halbtc8821c1ant_set_gnt_wl(struct btc_coexist *btc, u8 state) +{ + switch (state) { + case BTC_GNT_SET_SW_LOW: + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x3000, 0x1); + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x0300, 0x1); + break; + case BTC_GNT_SET_SW_HIGH: + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x3000, 0x3); + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x0300, 0x3); + break; + case BTC_GNT_SET_HW_PTA: + default: + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x3000, 0x0); + halbtc8821c1ant_write_indirect_reg(btc, 0x38, 0x0300, 0x0); + break; + } +} + +static +void halbtc8821c1ant_set_table(struct btc_coexist *btc, boolean force_exec, + u32 val0x6c0, u32 val0x6c4, u32 val0x6c8, + u8 val0x6cc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + + if (!force_exec && !coex_sta->wl_slot_toggle_change) { + coex_dm->cur_val0x6c0 = btc->btc_read_4byte(btc, 0x6c0); + coex_dm->cur_val0x6c4 = btc->btc_read_4byte(btc, 0x6c4); + + if (val0x6c0 == coex_dm->cur_val0x6c0 && + val0x6c4 == coex_dm->cur_val0x6c4) + return; + } + + btc->btc_write_4byte(btc, 0x6c0, val0x6c0); + btc->btc_write_4byte(btc, 0x6c4, val0x6c4); + btc->btc_write_4byte(btc, 0x6c8, val0x6c8); + btc->btc_write_1byte(btc, 0x6cc, val0x6cc); + + coex_dm->cur_val0x6c8 = val0x6c8; + coex_dm->cur_val0x6cc = val0x6cc; +} + +static +void halbtc8821c1ant_table(struct btc_coexist *btc, boolean force_exec, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + u32 break_table; + u8 select_table; + + coex_sta->coex_table_type = type; + + if (coex_sta->concurrent_rx_mode_on == TRUE) { + /* set WL hi-pri can break BT */ + break_table = 0xf0ffffff; + /* set Tx response = Hi-Pri (ex: Transmitting ACK,BA,CTS) */ + select_table = 0x1b; + } else { + break_table = 0xffffff; + select_table = 0x13; + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** Table-%d **********\n", + coex_sta->coex_table_type); + BTC_TRACE(trace_buf); + + switch (type) { + case 0: + halbtc8821c1ant_set_table(btc, force_exec, 0x55555555, + 0x55555555, break_table, + select_table); + break; + case 1: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x5a5a5a5a, break_table, + select_table); + break; + case 2: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0xaaaaaaaa, break_table, + select_table); + break; + case 3: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x6a5a5aaa, break_table, + select_table); + break; + case 4: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x5a5a5a5a, break_table, + select_table); + break; + case 5: + halbtc8821c1ant_set_table(btc, force_exec, 0x6a5a5a5a, + 0x5a5a5a5a, break_table, + select_table); + break; + case 6: + halbtc8821c1ant_set_table(btc, force_exec, 0x6a5a56aa, + 0x6a5a56aa, break_table, + select_table); + break; + case 7: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0xaaaa5aaa, break_table, + select_table); + break; + case 8: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x6aaa6aaa, break_table, + select_table); + break; + case 9: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0xaaaaaaaa, break_table, + select_table); + break; + case 10: + halbtc8821c1ant_set_table(btc, force_exec, 0xaaaaaaaa, + 0xaaaaaaaa, break_table, + select_table); + break; + case 11: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x6a5a5a5a, break_table, + select_table); + break; + case 12: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x5aaa5a5a, break_table, + select_table); + break; + case 13: + halbtc8821c1ant_set_table(btc, force_exec, 0xaa5555aa, + 0x5a5a5a5a, break_table, + select_table); + break; + case 14: + halbtc8821c1ant_set_table(btc, force_exec, 0x6a5a5aaa, + 0x6a5a5aaa, break_table, + select_table); + break; + case 15: + halbtc8821c1ant_set_table(btc, force_exec, 0xffffffff, + 0x5a5a5a5a, break_table, + select_table); + break; + case 16: + halbtc8821c1ant_set_table(btc, force_exec, 0x55555555, + 0x5a5a5a5a, break_table, + select_table); + break; + case 17: + halbtc8821c1ant_set_table(btc, force_exec, 0x55555555, + 0xaaaaaaaa, break_table, + select_table); + break; + case 18: + halbtc8821c1ant_set_table(btc, force_exec, 0x656a656a, + 0x656a656a, break_table, + select_table); + break; + case 19: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x66555555, break_table, + select_table); + break; + case 20: + halbtc8821c1ant_set_table(btc, force_exec, 0x6a5a5a5a, + 0x6a5a5a5a, break_table, + select_table); + break; + case 21: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x6a5a6a5a, break_table, + select_table); + break; + case 22: + halbtc8821c1ant_set_table(btc, force_exec, 0x56555555, + 0x5a5a5aaa, break_table, + select_table); + break; + case 23: + halbtc8821c1ant_set_table(btc, force_exec, 0xffffffff, + 0x5aaa5aaa, break_table, + select_table); + break; + case 24: + halbtc8821c1ant_set_table(btc, force_exec, 0xffffffff, + 0x5a5a5aaa, break_table, + select_table); + break; + case 25: + halbtc8821c1ant_set_table(btc, force_exec, 0x66555555, + 0x5a5a5aaa, break_table, + select_table); + break; + default: + break; + } +} + +static void +halbtc8821c1ant_wltoggle_table(IN struct btc_coexist *btc, + IN boolean force_exec, IN u8 interval, + IN u8 val0x6c4_b0, IN u8 val0x6c4_b1, + IN u8 val0x6c4_b2, IN u8 val0x6c4_b3) +{ + static u8 pre_h2c_parameter[6] = {0}; + u8 cur_h2c_parameter[6] = {0}; + u8 i, match_cnt = 0; + + cur_h2c_parameter[0] = 0x7; /* op_code, 0x7= wlan toggle slot*/ + + cur_h2c_parameter[1] = interval; + cur_h2c_parameter[2] = val0x6c4_b0; + cur_h2c_parameter[3] = val0x6c4_b1; + cur_h2c_parameter[4] = val0x6c4_b2; + cur_h2c_parameter[5] = val0x6c4_b3; +#if 0 + if (!force_exec) { + for (i = 1; i <= 5; i++) { + if (cur_h2c_parameter[i] != pre_h2c_parameter[i]) + break; + + match_cnt++; + } + + if (match_cnt == 5) + return; + } +#endif + for (i = 1; i <= 5; i++) + pre_h2c_parameter[i] = cur_h2c_parameter[i]; + + btc->btc_fill_h2c(btc, 0x69, 6, cur_h2c_parameter); +} + +static +void halbtc8821c1ant_ignore_wlan_act(struct btc_coexist *btc, + boolean force_exec, boolean enable) +{ + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + u8 h2c_parameter[1] = {0}; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (!force_exec) { + if (enable == coex_dm->cur_ignore_wlan_act) + return; + } + + if (enable) + h2c_parameter[0] |= BIT(0); /* function enable */ + + btc->btc_fill_h2c(btc, 0x63, 1, h2c_parameter); + + coex_dm->cur_ignore_wlan_act = enable; +} + +static +void halbtc8821c1ant_lps_rpwm(struct btc_coexist *btc, boolean force_exec, + u8 lps_val, u8 rpwm_val) +{ + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + + if (!force_exec) { + if (lps_val == coex_dm->cur_lps && + rpwm_val == coex_dm->cur_rpwm) + return; + } + + btc->btc_set(btc, BTC_SET_U1_LPS_VAL, &lps_val); + btc->btc_set(btc, BTC_SET_U1_RPWM_VAL, &rpwm_val); + + coex_dm->cur_lps = lps_val; + coex_dm->cur_rpwm = rpwm_val; +} + +#if 0 +static +void halbtc8821c1ant_multiport_tdma(struct btc_coexist *btc, u8 multi_port_mode) +{ + struct btc_multi_port_tdma_info multiport_tdma_para; + static u8 pre_state = BTC_MULTI_PORT_TDMA_MODE_NONE; + + if (multi_port_mode == pre_state) + return; + + multiport_tdma_para.btc_multi_port_tdma_mode = multi_port_mode; + + switch (multi_port_mode) { + case BTC_MULTI_PORT_TDMA_MODE_NONE: + multiport_tdma_para.start_time_from_bcn = 0; + multiport_tdma_para.bt_time = 0; + break; + case BTC_MULTI_PORT_TDMA_MODE_2G_SCC_GO: + multiport_tdma_para.start_time_from_bcn = 65; + multiport_tdma_para.bt_time = 35; + break; + case BTC_MULTI_PORT_TDMA_MODE_2G_P2P_GO: + multiport_tdma_para.start_time_from_bcn = 55; + multiport_tdma_para.bt_time = 45; + break; + } + + btc->btc_set(btc, BTC_SET_WIFI_BT_COEX_MODE, &multiport_tdma_para); + + pre_state = multi_port_mode; +} +#endif + +static +void halbtc8821c1ant_tdma_check(struct btc_coexist *btc, boolean new_ps_state) +{ + u8 lps_mode = 0x0; + u8 h2c_parameter[5] = {0x8, 0, 0, 0, 0}; + + btc->btc_get(btc, BTC_GET_U1_LPS_MODE, &lps_mode); + + if (lps_mode) { /* already under LPS state */ + if (new_ps_state) { + /* keep state under LPS, do nothing. */ + } else { + /* will leave LPS state, turn off psTdma first */ + btc->btc_fill_h2c(btc, 0x60, 5, h2c_parameter); + } + } else { /* NO PS state */ + if (new_ps_state) { + /* will enter LPS state, turn off psTdma first */ + btc->btc_fill_h2c(btc, 0x60, 5, h2c_parameter); + } else { + /* keep state under NO PS state, do nothing. */ + } + } +} + +static +boolean halbtc8821c1ant_power_save_state(struct btc_coexist *btc, u8 ps_type, + u8 lps_val, u8 rpwm_val) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + boolean low_pwr_disable = FALSE, result = TRUE; + + switch (ps_type) { + case BTC_PS_WIFI_NATIVE: + /* recover to original 32k low power setting */ + coex_sta->force_lps_ctrl = FALSE; + low_pwr_disable = FALSE; + /* btc->btc_set(btc, BTC_SET_ACT_DISABLE_LOW_POWER, + * &low_pwr_disable); + */ + btc->btc_set(btc, BTC_SET_ACT_PRE_NORMAL_LPS, NULL); + break; + case BTC_PS_LPS_ON: + coex_sta->force_lps_ctrl = TRUE; + halbtc8821c1ant_tdma_check(btc, TRUE); + halbtc8821c1ant_lps_rpwm(btc, NM_EXCU, lps_val, rpwm_val); + /* when coex force to enter LPS, do not enter 32k low power. */ + low_pwr_disable = TRUE; + btc->btc_set(btc, BTC_SET_ACT_DISABLE_LOW_POWER, + &low_pwr_disable); + /* power save must executed before psTdma.*/ + btc->btc_set(btc, BTC_SET_ACT_ENTER_LPS, NULL); + break; + case BTC_PS_LPS_OFF: + coex_sta->force_lps_ctrl = TRUE; + halbtc8821c1ant_tdma_check(btc, FALSE); + result = btc->btc_set(btc, BTC_SET_ACT_LEAVE_LPS, NULL); + break; + default: + break; + } + + return result; +} + +static +void halbtc8821c1ant_set_tdma(struct btc_coexist *btc, u8 byte1, u8 byte2, + u8 byte3, u8 byte4, u8 byte5) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + u8 h2c_parameter[5] = {0}; + u8 real_byte1 = byte1, real_byte5 = byte5; + boolean ap_enable = FALSE, result = FALSE; + u8 ps_type = BTC_PS_WIFI_NATIVE; + + if (byte5 & BIT(2)) + coex_sta->is_tdma_btautoslot = TRUE; + else + coex_sta->is_tdma_btautoslot = FALSE; + + if (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO && + btc->wifi_link_info.bhotspot && + btc->wifi_link_info.bany_client_join_go) + ap_enable = TRUE; + + if ((ap_enable) && (byte1 & BIT(4) && !(byte1 & BIT(5)))) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == FW for 1Ant AP mode\n", __func__); + BTC_TRACE(trace_buf); + real_byte1 &= ~BIT(4); + real_byte1 |= BIT(5); + + real_byte5 |= BIT(5); + real_byte5 &= ~BIT(6); + + ps_type = BTC_PS_WIFI_NATIVE; + halbtc8821c1ant_power_save_state(btc, ps_type, 0x0, 0x0); + } else if (byte1 & BIT(4) && !(byte1 & BIT(5))) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == Force LPS (byte1 = 0x%x)\n", + __func__, byte1); + BTC_TRACE(trace_buf); + + ps_type = BTC_PS_LPS_OFF; + if (!halbtc8821c1ant_power_save_state(btc, ps_type, 0x50, 0x4)) + result = TRUE; + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == native power save (byte1 = 0x%x)\n", + __func__, byte1); + BTC_TRACE(trace_buf); + + ps_type = BTC_PS_WIFI_NATIVE; + halbtc8821c1ant_power_save_state(btc, ps_type, 0x0, 0x0); + } + + coex_sta->is_set_ps_state_fail = result; + + if (!coex_sta->is_set_ps_state_fail) { + h2c_parameter[0] = real_byte1; + h2c_parameter[1] = byte2; + h2c_parameter[2] = byte3; + h2c_parameter[3] = byte4; + h2c_parameter[4] = real_byte5; + + coex_dm->ps_tdma_para[0] = real_byte1; + coex_dm->ps_tdma_para[1] = byte2; + coex_dm->ps_tdma_para[2] = byte3; + coex_dm->ps_tdma_para[3] = byte4; + coex_dm->ps_tdma_para[4] = real_byte5; + + btc->btc_fill_h2c(btc, 0x60, 5, h2c_parameter); + + if (real_byte1 & BIT(2)) { + coex_sta->wl_slot_toggle = TRUE; + coex_sta->wl_slot_toggle_change = FALSE; + } else { + if (coex_sta->wl_slot_toggle) + coex_sta->wl_slot_toggle_change = TRUE; + else + coex_sta->wl_slot_toggle_change = FALSE; + coex_sta->wl_slot_toggle = FALSE; + } + } else { + coex_sta->cnt_set_ps_state_fail++; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == Force Leave LPS Fail (cnt = %d)\n", + __func__, coex_sta->cnt_set_ps_state_fail); + BTC_TRACE(trace_buf); + } + + if (ps_type == BTC_PS_WIFI_NATIVE) + btc->btc_set(btc, BTC_SET_ACT_POST_NORMAL_LPS, NULL); +} + +static +void halbtc8821c1ant_tdma(struct btc_coexist *btc, boolean force_exec, + boolean turn_on, u32 tcase) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + u8 type; + boolean wifi_busy; + + btc->btc_set_atomic(btc, &coex_dm->setting_tdma, TRUE); + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + /* tcase: bit0~7 --> tdma case index + * bit8 --> for 4-slot (50ms) mode + */ + if (tcase & TDMA_4SLOT)/* 4-slot (50ms) mode */ + halbtc8821c1ant_set_tdma_timer_base(btc, 3); + else + halbtc8821c1ant_set_tdma_timer_base(btc, 0); + + type = (u8)(tcase & 0xff); + + /* To avoid TDMA H2C fail before Last LPS enter */ + if (!force_exec && coex_sta->coex_run_reason != BTC_RSN_LPS) { + if (turn_on == coex_dm->cur_ps_tdma_on && + type == coex_dm->cur_ps_tdma) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Skip TDMA because no change TDMA(%s, %d)\n", + (coex_dm->cur_ps_tdma_on ? "on" : "off"), + coex_dm->cur_ps_tdma); + BTC_TRACE(trace_buf); + + btc->btc_set_atomic(btc, &coex_dm->setting_tdma, FALSE); + return; + } + } + + if (!wifi_busy || + (coex_sta->a2dp_exist && + (coex_sta->bt_inq_page_remain || coex_sta->is_bt_multi_link))) + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_TDMA, + FALSE); + else + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_TDMA, + TRUE); + + if (turn_on) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** TDMA(on, %d) **********\n", + type); + BTC_TRACE(trace_buf); + + /* enable TBTT nterrupt */ + btc->btc_write_1byte_bitmask(btc, 0x550, 0x8, 0x1); + + switch (type) { + default: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x35, 0x03, 0x11, + 0x11); + break; + case 3: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x30, 0x03, 0x10, + 0x50); + break; + case 4: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x21, 0x03, 0x10, + 0x50); + break; + case 5: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x3a, 0x03, 0x11, + 0x11); + break; + case 6: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x20, 0x03, 0x11, + 0x10); + break; + case 7: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x03, 0x10, + 0x54); + break; + case 8: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x03, 0x10, + 0x54); + break; + case 9: + halbtc8821c1ant_set_tdma(btc, 0x55, 0x08, 0x03, 0x10, + 0x54); + break; + case 10: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x07, 0x10, + 0x55); + break; + case 11: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x25, 0x03, 0x11, + 0x11); + break; + case 12: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x35, 0x03, 0x10, + 0x50); + break; + case 13: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x07, 0x10, + 0x54); + break; + case 14: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x15, 0x03, 0x10, + 0x50); + break; + case 15: /* not use */ + halbtc8821c1ant_set_tdma(btc, 0x51, 0x20, 0x03, 0x10, + 0x50); + break; + case 16: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x03, 0x10, + 0x50); + break; + case 17: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x08, 0x03, 0x11, + 0x14); + break; + case 18: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x30, 0x03, 0x10, + 0x50); + break; + case 19: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x08, 0x03, 0x11, + 0x11); + break; + case 20: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x10, 0x03, 0x10, + 0x50); + break; + case 21: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x30, 0x03, 0x11, + 0x10); + break; + case 22: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x25, 0x03, 0x11, + 0x10); + break; + case 23: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x10, 0x03, 0x11, + 0x10); + break; + case 24: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x03, 0x10, + 0x54); + break; + case 25: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x3a, 0x03, 0x10, + 0x50); + break; + case 26: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x03, 0x10, + 0x55); + break; + case 27: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x08, 0x03, 0x11, + 0x15); + break; + case 28: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x0b, 0x10, + 0x54); + break; + case 32: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x35, 0x03, 0x11, + 0x11); + break; + case 33: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x35, 0x03, 0x11, + 0x10); + break; + case 34: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x3f, 0x03, 0x11, + 0x10); + break; + case 36: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x45, 0x03, 0x11, + 0x10); + break; + case 37: + halbtc8821c1ant_set_tdma(btc, 0x61, 0x3a, 0x03, 0x11, + 0x11); + break; + case 38: + halbtc8821c1ant_set_tdma(btc, 0x65, 0x10, 0x03, 0x11, + 0x11); + break; + case 39: + halbtc8821c1ant_set_tdma(btc, 0x55, 0x08, 0x3, 0x10, + 0x54); + break; + case 50: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x4a, 0x3, 0x10, + 0x50); + break; + case 51: + halbtc8821c1ant_set_tdma(btc, 0x51, 0x08, 0x3, 0x30, + 0x54); + break; + } + } else { + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** TDMA(off, %d) **********\n", + type); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_TDMA, FALSE); + + /* disable PS tdma */ + switch (type) { + case 8: /* PTA Control */ + halbtc8821c1ant_set_tdma(btc, 0x8, 0x0, 0x0, 0x0, 0x0); + break; + case 0: + default: /* Software control, Antenna at BT side */ + halbtc8821c1ant_set_tdma(btc, 0x0, 0x0, 0x0, 0x0, 0x0); + break; + case 1: /* 2-Ant, 0x778=3, antenna control + * by antenna diversity + */ + halbtc8821c1ant_set_tdma(btc, 0x0, 0x0, 0x0, 0x48, 0x0); + break; + } + } + + coex_dm->cur_ps_tdma_on = turn_on; + coex_dm->cur_ps_tdma = type; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "change TDMA(%s, %d)\n", + (coex_dm->cur_ps_tdma_on ? "on" : "off"), + coex_dm->cur_ps_tdma); + BTC_TRACE(trace_buf); + + btc->btc_set_atomic(btc, &coex_dm->setting_tdma, FALSE); +} + +static +void halbtc8821c1ant_set_ant_switch(struct btc_coexist *btc, + boolean force_exec, u8 ctrl_type, + u8 pos_type) +{ + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + struct rfe_type_8821c_1ant *rfe_type = &btc->rfe_type_8821c_1ant; + struct btc_board_info *board_info = &btc->board_info; + boolean polarity_inverse = FALSE; + u8 val = 0; + u32 u32tmp1 = 0, u32tmp2 = 0, u32tmp3 = 0; + + if (!rfe_type->ext_ant_switch_exist) + return; + + if (!force_exec) { + if (((ctrl_type << 8) + pos_type) == + coex_dm->cur_ext_ant_switch_status) + return; + } + + coex_dm->cur_ext_ant_switch_status = (ctrl_type << 8) + pos_type; + + /* swap control polarity if use different switch control polarity + * Normal switch polarity for DPDT, + * 0xcb4[29:28] = 2b'01 => BTG to Main, WLG to Aux, + * 0xcb4[29:28] = 2b'10 => BTG to Aux, WLG to Main + * Normal switch polarity for SPDT, + * 0xcb4[29:28] = 2b'01 => Ant to BTG, + * 0xcb4[29:28] = 2b'10 => Ant to WLG + */ + if (rfe_type->ext_ant_switch_ctrl_polarity) + polarity_inverse = !polarity_inverse; + + /* swap control polarity if 1-Ant at Aux */ + if (rfe_type->ant_at_main_port == FALSE) + polarity_inverse = !polarity_inverse; + + switch (pos_type) { + default: + case BT_8821C_1ANT_TO_BT: + case BT_8821C_1ANT_TO_NOCARE: + case BT_8821C_1ANT_TO_WLA: + + break; + case BT_8821C_1ANT_TO_WLG: + if (!rfe_type->wlg_locate_at_btg) + polarity_inverse = !polarity_inverse; + break; + } + + if (board_info->ant_div_cfg) + ctrl_type = BT_8821C_1ANT_CTRL_BY_ANTDIV; + + + switch (ctrl_type) { + default: + case BT_8821C_1ANT_CTRL_BY_BBSW: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x1); + /* BB SW, DPDT use RFE_ctrl8 and RFE_ctrl9 as control pin */ + btc->btc_write_1byte_bitmask(btc, 0xcb4, 0xff, 0x77); + /* 0xcb4[29:28] = 2b'01 for no switch_polarity_inverse, + * DPDT_SEL_N =1, DPDT_SEL_P =0 + */ + val = (!polarity_inverse ? 0x1 : 0x2); + btc->btc_write_1byte_bitmask(btc, 0xcb7, 0x30, val); + break; + case BT_8821C_1ANT_CTRL_BY_PTA: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x1); + /* PTA, DPDT use RFE_ctrl8 and RFE_ctrl9 as control pin */ + btc->btc_write_1byte_bitmask(btc, 0xcb4, 0xff, 0x66); + /* 0xcb4[29:28] = 2b'10 for no switch_polatiry_inverse, + * DPDT_SEL_N =1, DPDT_SEL_P =0 @ GNT_BT=1 + */ + val = (!polarity_inverse ? 0x2 : 0x1); + btc->btc_write_1byte_bitmask(btc, 0xcb7, 0x30, val); + break; + case BT_8821C_1ANT_CTRL_BY_ANTDIV: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x1); + btc->btc_write_1byte_bitmask(btc, 0xcb4, 0xff, 0x88); + + /* no regval_0xcb7 setup required, because antenna switch + * control value by antenna diversity + */ + break; + case BT_8821C_1ANT_CTRL_BY_MAC: + /* 0x4c[23] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x1); + /* 0x64[0] = 1b'0 for no switch_polarity_inverse, + * DPDT_SEL_N =1, DPDT_SEL_P =0 + */ + val = (!polarity_inverse ? 0x0 : 0x1); + btc->btc_write_1byte_bitmask(btc, 0x64, 0x1, val); + break; + case BT_8821C_1ANT_CTRL_BY_FW: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x1); + break; + case BT_8821C_1ANT_CTRL_BY_BT: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x0); + /* no setup required, because antenna switch control value + * by BT vendor 0xac[1:0] + */ + break; + } + + /* PAPE, LNA_ON control by BT while WLAN off for current leakage issue */ + if (ctrl_type == BT_8821C_1ANT_CTRL_BY_BT) { + /* PAPE 0x64[29] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x67, 0x20, 0x0); + /* LNA_ON 0x64[28] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x67, 0x10, 0x0); + } else { + /* PAPE 0x64[29] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x67, 0x20, 0x1); + /* LNA_ON 0x64[28] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x67, 0x10, 0x1); + } +} + +static +void halbtc8821c1ant_set_rfe_type(struct btc_coexist *btc) +{ + struct btc_board_info *board_info = &btc->board_info; + struct rfe_type_8821c_1ant *rfe_type = &btc->rfe_type_8821c_1ant; + + /* the following setup should be got from Efuse in the future */ + rfe_type->rfe_module_type = board_info->rfe_type & 0x1f; + + rfe_type->ext_ant_switch_ctrl_polarity = 0; + + switch (rfe_type->rfe_module_type) { + case 0: + case 8: + default: /*2-Ant, DPDT, WLG*/ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_1ANT_USE_DPDT; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = TRUE; + break; + case 1: + case 9: /*1-Ant, Main, WLG */ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_1ANT_USE_SPDT; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = TRUE; + break; + case 2: + case 10: /*1-Ant, Main, BTG */ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_1ANT_USE_SPDT; + rfe_type->wlg_locate_at_btg = TRUE; + rfe_type->ant_at_main_port = TRUE; + break; + case 3: + case 11: /*1-Ant, Aux, WLG */ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_1ANT_USE_DPDT; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = FALSE; + break; + case 4: + case 12: /*1-Ant, Aux, BTG */ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_1ANT_USE_DPDT; + rfe_type->wlg_locate_at_btg = TRUE; + rfe_type->ant_at_main_port = FALSE; + break; + case 5: + case 13: /*2-Ant, no switch, WLG*/ + rfe_type->ext_ant_switch_exist = FALSE; + rfe_type->ext_ant_switch_type = BT_8821C_1ANT_SWITCH_NONE; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = TRUE; + break; + case 6: + case 14: /*2-Ant, no antenna switch, WLG*/ + rfe_type->ext_ant_switch_exist = FALSE; + rfe_type->ext_ant_switch_type = BT_8821C_1ANT_SWITCH_NONE; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = TRUE; + break; + case 7: + case 15: /*2-Ant, DPDT, BTG*/ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_1ANT_USE_DPDT; + rfe_type->wlg_locate_at_btg = TRUE; + rfe_type->ant_at_main_port = TRUE; + break; + } +} + +static +void halbtc8821c1ant_set_ant_path(struct btc_coexist *btc, + u8 ant_pos_type, boolean force_exec, + u8 phase) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + struct rfe_type_8821c_1ant *rfe_type = &btc->rfe_type_8821c_1ant; + u32 cnt_bt_cal_chk = 0, u32tmp1 = 0, u32tmp2 = 0; + u8 u8tmp = 0, ctrl_type, pos_type; + + if (!force_exec) { + if (coex_dm->cur_ant_pos_type == ((ant_pos_type << 8) + phase)) + return; + } + + coex_dm->cur_ant_pos_type = (ant_pos_type << 8) + phase; + + if (btc->dbg_mode) { + u32tmp1 = btc->btc_read_4byte(btc, 0xcbc); + u32tmp2 = btc->btc_read_4byte(btc, 0xcb4); + u8tmp = btc->btc_read_1byte(btc, 0x73); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], (Before Ant Setup) 0xcb4 = 0x%x, 0xcbc = 0x%x, 0x73 = 0x%x\n", + u32tmp1, u32tmp2, u8tmp); + BTC_TRACE(trace_buf); + } + + switch (phase) { + case BT_8821C_1ANT_PHASE_POWERON: + + /* set Path control owner to BT at power-on step */ + halbtc8821c1ant_coex_ctrl_owner(btc, BT_8821C_1ANT_PCO_BTSIDE); + + if (ant_pos_type == BTC_ANT_PATH_AUTO) + ant_pos_type = BTC_ANT_PATH_BT; + + coex_sta->run_time_state = FALSE; + break; + case BT_8821C_1ANT_PHASE_INIT: + /* Disable LTE Coex Function in WiFi side ( + * this should be on if LTE coex is required) + */ + halbtc8821c1ant_ltecoex_enable(btc, 0x0); + + /* GNT_WL_LTE always = 1 + * (this should be config if LTE coex is required) + */ + halbtc8821c1ant_ltecoex_table(btc, BT_8821C_1ANT_CTT_WL_VS_LTE, + 0xffff); + + /* GNT_BT_LTE always = 1 + * (this should be config if LTE coex is required) + */ + halbtc8821c1ant_ltecoex_table(btc, BT_8821C_1ANT_CTT_BT_VS_LTE, + 0xffff); + + /* Wait If BT IQK running, because Path control owner is at + * BT during BT IQK (setup by WiFi firmware) + */ + while (cnt_bt_cal_chk <= 20) { + u8tmp = btc->btc_read_1byte(btc, 0x49c); + cnt_bt_cal_chk++; + if (u8tmp & BIT(1)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ########### BT is calibrating (wait cnt=%d) ###########\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + delay_ms(10); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** BT is NOT calibrating (wait cnt=%d)**********\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + break; + } + } + + /* set Path control owner to WL at initial step */ + halbtc8821c1ant_coex_ctrl_owner(btc, BT_8821C_1ANT_PCO_WLSIDE); + + /* set GNT_BT to SW high */ + halbtc8821c1ant_set_gnt_bt(btc, BTC_GNT_SET_SW_HIGH); + /* Set GNT_WL to SW low */ + halbtc8821c1ant_set_gnt_wl(btc, BTC_GNT_SET_SW_LOW); + + coex_sta->run_time_state = FALSE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) + ant_pos_type = BTC_ANT_PATH_BT; + break; + case BT_8821C_1ANT_PHASE_WONLY: + /* Disable LTE Coex Function in WiFi side + *(this should be on if LTE coex is required) + */ + halbtc8821c1ant_ltecoex_enable(btc, 0x0); + + /* GNT_WL_LTE always = 1 + *(this should be config if LTE coex is required) + */ + halbtc8821c1ant_ltecoex_table(btc, BT_8821C_1ANT_CTT_WL_VS_LTE, + 0xffff); + + /* GNT_BT_LTE always = 1 + *(this should be config if LTE coex is required) + */ + halbtc8821c1ant_ltecoex_table(btc, BT_8821C_1ANT_CTT_BT_VS_LTE, + 0xffff); + + /* set Path control owner to WL at initial step */ + halbtc8821c1ant_coex_ctrl_owner(btc, BT_8821C_1ANT_PCO_WLSIDE); + + /* set GNT_BT to SW Low */ + halbtc8821c1ant_set_gnt_bt(btc, BTC_GNT_SET_SW_LOW); + /* Set GNT_WL to SW high */ + halbtc8821c1ant_set_gnt_wl(btc, BTC_GNT_SET_SW_HIGH); + + coex_sta->run_time_state = FALSE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) + ant_pos_type = BTC_ANT_PATH_WIFI; + break; + case BT_8821C_1ANT_PHASE_WOFF: + /* Disable LTE Coex Function in WiFi side */ + halbtc8821c1ant_ltecoex_enable(btc, 0x0); + + /* set Path control owner to BT */ + halbtc8821c1ant_coex_ctrl_owner(btc, + BT_8821C_1ANT_PCO_BTSIDE); + + coex_sta->run_time_state = FALSE; + break; + case BT_8821C_1ANT_PHASE_2G: + while (cnt_bt_cal_chk <= 20) { + /* 0x49c[0]=1 WL IQK, 0x49c[1]=1 BT IQK*/ + u8tmp = btc->btc_read_1byte(btc, 0x49c); + + cnt_bt_cal_chk++; + if (u8tmp & BIT(0)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ########### WL is IQK (wait cnt=%d)\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + delay_ms(10); + } else if (u8tmp & BIT(1)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ########### BT is IQK (wait cnt=%d)\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + delay_ms(10); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** WL and BT is NOT IQK (wait cnt=%d)\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + break; + } + } + + /* set Path control owner to WL at runtime step */ + halbtc8821c1ant_coex_ctrl_owner(btc, BT_8821C_1ANT_PCO_WLSIDE); + + /* set GNT_BT to PTA */ + halbtc8821c1ant_set_gnt_bt(btc, BTC_GNT_SET_HW_PTA); + + halbtc8821c1ant_set_gnt_wl(btc, BTC_GNT_SET_HW_PTA); + + coex_sta->run_time_state = TRUE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) { + if (rfe_type->wlg_locate_at_btg) + ant_pos_type = BTC_ANT_PATH_WIFI; + else + ant_pos_type = BTC_ANT_PATH_PTA; + } + break; + case BT_8821C_1ANT_PHASE_5G: + + /* set Path control owner to WL at runtime step */ + halbtc8821c1ant_coex_ctrl_owner(btc, BT_8821C_1ANT_PCO_WLSIDE); + + /* set GNT_BT to SW Hi */ + halbtc8821c1ant_set_gnt_bt(btc, BTC_GNT_SET_HW_PTA); + + /* Set GNT_WL to SW Hi */ + halbtc8821c1ant_set_gnt_wl(btc, BTC_GNT_SET_SW_HIGH); + + coex_sta->run_time_state = TRUE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) + ant_pos_type = BTC_ANT_PATH_WIFI5G; + break; + case BT_8821C_1ANT_PHASE_BTMP: + /* Disable LTE Coex Function in WiFi side */ + halbtc8821c1ant_ltecoex_enable(btc, 0x0); + + /* set Path control owner to WL */ + halbtc8821c1ant_coex_ctrl_owner(btc, BT_8821C_1ANT_PCO_WLSIDE); + + /* set GNT_BT to SW Hi */ + halbtc8821c1ant_set_gnt_bt(btc, BTC_GNT_SET_SW_HIGH); + + /* Set GNT_WL to SW Lo */ + halbtc8821c1ant_set_gnt_wl(btc, BTC_GNT_SET_SW_LOW); + + coex_sta->run_time_state = FALSE; + + /* Set Ext Ant Switch to BT side at BT MP mode */ + if (ant_pos_type == BTC_ANT_PATH_AUTO) + ant_pos_type = BTC_ANT_PATH_BT; + break; + case BT_8821C_1ANT_PHASE_ANTDET: + halbtc8821c1ant_coex_ctrl_owner(btc, BT_8821C_1ANT_PCO_WLSIDE); + + /* set GNT_BT to high */ + halbtc8821c1ant_set_gnt_bt(btc, BTC_GNT_SET_SW_HIGH); + /* Set GNT_WL to high */ + halbtc8821c1ant_set_gnt_wl(btc, BTC_GNT_SET_SW_HIGH); + + if (ant_pos_type == BTC_ANT_PATH_AUTO) + ant_pos_type = BTC_ANT_PATH_BT; + + coex_sta->run_time_state = FALSE; + break; + case BT_8821C_1ANT_PHASE_MCC: + /* set Path control owner to WL at runtime step */ + halbtc8821c1ant_coex_ctrl_owner(btc, BT_8821C_1ANT_PCO_WLSIDE); + + /* set GNT_BT to PTA */ + halbtc8821c1ant_set_gnt_bt(btc, BTC_GNT_SET_HW_PTA); + + halbtc8821c1ant_set_gnt_wl(btc, BTC_GNT_SET_HW_PTA); + + coex_sta->run_time_state = TRUE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) + ant_pos_type = BTC_ANT_PATH_BT; + break; + } + + if (phase == BT_8821C_1ANT_PHASE_WOFF) { + /* Set Ext Ant Switch to BT control at wifi off step */ + ctrl_type = BT_8821C_1ANT_CTRL_BY_BT; + pos_type = BT_8821C_1ANT_TO_NOCARE; + } else if (phase == BT_8821C_1ANT_PHASE_MCC) { + ctrl_type = BT_8821C_1ANT_CTRL_BY_FW; + pos_type = BT_8821C_1ANT_TO_NOCARE; + } else { + switch (ant_pos_type) { + case BTC_ANT_PATH_WIFI: + ctrl_type = BT_8821C_1ANT_CTRL_BY_BBSW; + pos_type = BT_8821C_1ANT_TO_WLG; + break; + case BTC_ANT_PATH_WIFI5G: + ctrl_type = BT_8821C_1ANT_CTRL_BY_BBSW; + pos_type = BT_8821C_1ANT_TO_WLA; + break; + case BTC_ANT_PATH_BT: + ctrl_type = BT_8821C_1ANT_CTRL_BY_BBSW; + pos_type = BT_8821C_1ANT_TO_BT; + break; + default: + case BTC_ANT_PATH_PTA: + ctrl_type = BT_8821C_1ANT_CTRL_BY_PTA; + pos_type = BT_8821C_1ANT_TO_NOCARE; + break; + } + } + + halbtc8821c1ant_set_ant_switch(btc, force_exec, ctrl_type, pos_type); + + if (btc->dbg_mode) { + u32tmp1 = btc->btc_read_4byte(btc, 0xcbc); + u32tmp2 = btc->btc_read_4byte(btc, 0xcb4); + u8tmp = btc->btc_read_1byte(btc, 0x73); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], (After Ant Setup) 0xcb4 = 0x%x, 0xcbc = 0x%x, 0x73 = 0x%x\n", + u32tmp1, u32tmp2, u8tmp); + BTC_TRACE(trace_buf); + } +} + +static +u8 halbtc8821c1ant_action_algorithm(struct btc_coexist *btc) +{ + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + u8 algorithm = BT_8821C_1ANT_COEX_UNDEFINED; + u8 profile_map = 0; + + if (bt_link_info->sco_exist) + profile_map = profile_map | BIT(0); + + if (bt_link_info->hid_exist) + profile_map = profile_map | BIT(1); + + if (bt_link_info->a2dp_exist) + profile_map = profile_map | BIT(2); + + if (bt_link_info->pan_exist) + profile_map = profile_map | BIT(3); + + switch (profile_map) { + case 0: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], No BT link exists!!!\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_UNDEFINED; + break; + case 1: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO only\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_SCO; + break; + case 2: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = HID only\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_HID; + break; + case 3: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + HID ==> HID\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_HID; + break; + case 4: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = A2DP only\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_A2DP; + break; + case 5: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + A2DP ==> HID + A2DP\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_HID_A2DP; + break; + case 6: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = HID + A2DP\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_HID_A2DP; + break; + case 7: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + HID + A2DP ==> HID + A2DP\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_HID_A2DP; + break; + case 8: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = PAN(EDR) only\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_PAN; + break; + case 9: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + PAN(EDR) ==> HID + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_PAN_HID; + break; + case 10: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = HID + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_PAN_HID; + break; + case 11: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + HID + PAN(EDR) ==> HID + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_PAN_HID; + break; + case 12: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = A2DP + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_PAN_A2DP; + break; + case 13: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + A2DP + PAN(EDR) ==> A2DP + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_PAN_A2DP; + break; + case 14: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = HID + A2DP + PAN(EDR) ==> A2DP + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_PAN_A2DP; + break; + case 15: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + HID + A2DP + PAN(EDR) ==> A2DP + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_1ANT_COEX_PAN_A2DP; + break; + } + + return algorithm; +} + +static +void halbtc8821c1ant_action_coex_all_off(struct btc_coexist *btc) +{ + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 0); +} + +static +void halbtc8821c1ant_action_bt_whql_test(struct btc_coexist *btc) +{ + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_2G); + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); +} + +static +void halbtc8821c1ant_action_bt_relink(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + + if (coex_sta->gl_wifi_busy) { + halbtc8821c1ant_table(btc, NM_EXCU, 4); + + if (bt_link_info->hid_only) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 20 | TDMA_4SLOT); + else + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 20); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } +} + +static +void halbtc8821c1ant_action_bt_idle(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + + if (!coex_sta->gl_wifi_busy) { + halbtc8821c1ant_table(btc, NM_EXCU, 4); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 32); + } else { /* if wl busy */ + /*for initiator scan on*/ + if (coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_NCON_IDLE) { + halbtc8821c1ant_table(btc, NM_EXCU, 2); + if (coex_sta->bt_ble_scan_type & 0x2) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 36); + else + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 34); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 3); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 33); + } + } +} + +static +void halbtc8821c1ant_action_bt_inquiry(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + boolean wifi_connected = FALSE, wifi_busy = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + if (coex_sta->is_wifi_linkscan_process || + coex_sta->wifi_high_pri_task1 || + coex_sta->wifi_high_pri_task2) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], bt inq/page + wifi hi-pri task\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_table(btc, NM_EXCU, 2); + + if (bt_link_info->bt_link_exist) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 23); + else if (coex_sta->wifi_high_pri_task1) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 36); + else if (!coex_sta->bt_create_connection) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 21); + else + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 6); + } else if (wifi_busy) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], bt inq/page + wifi busy\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_table(btc, NM_EXCU, 2); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 20); + } else if (wifi_connected) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], bt inq/page + wifi connected\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 19); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], bt inq/page + wifi not-connected\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } +} + +static +void halbtc8821c1ant_action_bt_sco_hid_busy(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + boolean is_bt_ctr_hi = FALSE; + + if (coex_sta->bt_ctr_ok && + (coex_sta->low_priority_rx + coex_sta->low_priority_tx > 360)) + is_bt_ctr_hi = TRUE; + else + is_bt_ctr_hi = FALSE; + + if (bt_link_info->sco_exist) { + if (coex_sta->is_bt_multi_link) { + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 25); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 5); + } + } else if (coex_sta->is_hid_rcu) { + if (coex_sta->wl_noisy_level > 0) { + halbtc8821c1ant_table(btc, NM_EXCU, 16); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 37); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 17); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 6); + } + } else { + /* for HID exist */ + if (coex_sta->bt_a2dp_active || + coex_sta->bt_a2dp_active_remain) { + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 18); + } else if (bt_link_info->hid_only && + (coex_sta->is_bt_multi_link && + (is_bt_ctr_hi || bt_link_info->slave_role))) { + if (coex_sta->gl_wifi_busy && + (coex_sta->wl_rx_rate <= 3 || + coex_sta->wl_rts_rx_rate <= 3)) + halbtc8821c1ant_table(btc, NM_EXCU, 8); + else + halbtc8821c1ant_table(btc, NM_EXCU, 3); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 20 | TDMA_4SLOT); + } else if (coex_sta->bt_418_hid_exist && + coex_sta->gl_wifi_busy) { + halbtc8821c1ant_table(btc, NM_EXCU, 22); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 19 + | TDMA_4SLOT); + } else if (coex_sta->bt_ble_hid_exist && + coex_sta->gl_wifi_busy) { + halbtc8821c1ant_table(btc, NM_EXCU, 22); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 6); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 6); + } + } +} + +static +void halbtc8821c1ant_action_bt_acl_busy(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + boolean wifi_busy = FALSE, wifi_turbo = FALSE, ap_enable = FALSE; + u32 slot_type = 0; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + btc->btc_get(btc, BTC_GET_U1_AP_NUM, &coex_sta->scan_ap_num); + btc->btc_get(btc, BTC_GET_BL_WIFI_AP_MODE_ENABLE, &ap_enable); + + if (!wifi_busy) + wifi_busy = coex_sta->gl_wifi_busy; + + if (coex_sta->gl_wifi_busy && coex_sta->wl_noisy_level == 0) + wifi_turbo = TRUE; + + if (bt_link_info->a2dp_exist && coex_sta->is_bt_a2dp_sink) { + if (ap_enable) { /* A2DP Sink */ + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 4); + } + } else if (bt_link_info->a2dp_only) { /* A2DP */ + if (wifi_busy && (coex_sta->bt_ble_scan_type & 0x2)) + halbtc8821c1ant_table(btc, NM_EXCU, 3); + else + halbtc8821c1ant_table(btc, NM_EXCU, 1); + + if (coex_sta->connect_ap_period_cnt > 0 || !wifi_busy) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 26 | TDMA_4SLOT); + else + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 7 | TDMA_4SLOT); + } else if ((bt_link_info->a2dp_exist && bt_link_info->pan_exist) || + (bt_link_info->hid_exist && bt_link_info->a2dp_exist && + bt_link_info->pan_exist)) { + /* A2DP+PAN(OPP,FTP), HID+A2DP+PAN(OPP,FTP) */ + if (bt_link_info->hid_exist) + halbtc8821c1ant_table(btc, NM_EXCU, 1); + else if (wifi_turbo) + halbtc8821c1ant_table(btc, NM_EXCU, 3); + else + halbtc8821c1ant_table(btc, NM_EXCU, 4); + + if (wifi_busy) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 13); + else + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 14); + } else if (bt_link_info->hid_exist && coex_sta->is_hid_rcu && + bt_link_info->a2dp_exist) { + /* RCU + A2DP */ + halbtc8821c1ant_table(btc, NM_EXCU, 16); + + if (coex_sta->connect_ap_period_cnt > 0 || !wifi_busy) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 26 | TDMA_4SLOT); + else + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 7 | TDMA_4SLOT); + } else if (bt_link_info->hid_exist && bt_link_info->a2dp_exist) { + /* HID+A2DP */ + + /*4-slot will not be applied when AP is CISCO*/ + if (coex_sta->wl_iot_peer == BTC_IOT_PEER_CISCO || + coex_sta->bt_ble_hid_exist) + slot_type = 0; + else + slot_type = TDMA_4SLOT; + + if (coex_sta->connect_ap_period_cnt > 0 || !wifi_busy) { + halbtc8821c1ant_table(btc, FC_EXCU, 4); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 26 | slot_type); + } else if (coex_sta->bt_418_hid_exist) { + halbtc8821c1ant_table(btc, FC_EXCU, 4); + halbtc8821c1ant_wltoggle_table(btc, NM_EXCU, 1, + 0xaa, 0x5a, 0x5a, 0x5a); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 39 | slot_type); + } else if (coex_sta->bt_ble_hid_exist) { + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 8 | slot_type); + } else { + halbtc8821c1ant_table(btc, FC_EXCU, 4); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, + 7 | slot_type); + } + } else if (bt_link_info->pan_only || + (bt_link_info->hid_exist && bt_link_info->pan_exist)) { + /* PAN(OPP,FTP), HID+PAN(OPP,FTP) */ + if (bt_link_info->hid_exist) + halbtc8821c1ant_table(btc, NM_EXCU, 1); + else if (wifi_turbo) + halbtc8821c1ant_table(btc, NM_EXCU, 3); + else + halbtc8821c1ant_table(btc, NM_EXCU, 4); + + if (!wifi_busy) + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 4); + else + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 3); + } else { + /* BT no-profile busy (0x9) */ + halbtc8821c1ant_table(btc, NM_EXCU, 4); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 33); + } +} + +static +void halbtc8821c1ant_action_bt_mr(struct btc_coexist *btc) +{ + struct wifi_link_info_8821c_1ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_1ant; + + if (!wifi_link_info_ext->is_all_under_5g) { + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_2G); + + halbtc8821c1ant_table(btc, NM_EXCU, 8); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 32); + } else { + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_5G); + + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } +} + +static +void halbtc8821c1ant_action_wifi_under5g(struct btc_coexist *btc) +{ + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_5G); + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); +} + +static +void halbtc8821c1ant_action_wifi_only(struct btc_coexist *btc) +{ + halbtc8821c1ant_table(btc, FC_EXCU, 10); + halbtc8821c1ant_tdma(btc, FC_EXCU, FALSE, 8); +} + +static +void halbtc8821c1ant_action_wifi_native_lps(struct btc_coexist *btc) +{ + halbtc8821c1ant_table(btc, NM_EXCU, 21); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); +} + +static +void halbtc8821c1ant_action_wifi_linkscan(struct btc_coexist *btc) +{ + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + + if (bt_link_info->pan_exist) { + halbtc8821c1ant_table(btc, NM_EXCU, 4); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 22); + } else if (bt_link_info->a2dp_exist) { + halbtc8821c1ant_table(btc, NM_EXCU, 4); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 27); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 4); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 21); + } +} + +static +void halbtc8821c1ant_action_wifi_not_connected(struct btc_coexist *btc) +{ + /* tdma and coex table */ + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, FC_EXCU, FALSE, 8); +} + +static +void halbtc8821c1ant_action_wifi_connected(struct btc_coexist *btc) +{ + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + + coex_dm->cur_algorithm = halbtc8821c1ant_action_algorithm(btc); + + if (coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_ACL_BUSY || + coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_ACL_SCO_BUSY) { + + if (bt_link_info->hid_only || bt_link_info->sco_exist) + /* HID only or SCO*/ + halbtc8821c1ant_action_bt_sco_hid_busy(btc); + else + halbtc8821c1ant_action_bt_acl_busy(btc); + + } else if (coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_SCO_BUSY) { + halbtc8821c1ant_action_bt_sco_hid_busy(btc); + } else { + halbtc8821c1ant_action_bt_idle(btc); + } +} + +static +void halbtc8821c1ant_action_wifi_multiport25g(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_MCC); + + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_BTCQDDR, TRUE); + + if (coex_sta->is_setup_link || coex_sta->bt_relink_downcount != 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport25g(), BT Relink!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_table(btc, NM_EXCU, 15); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } else if (coex_sta->c2h_bt_inquiry_page) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport25g(), BT Inq-Page!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_table(btc, NM_EXCU, 15); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport25g(), BT idle or busy!!\n"); + BTC_TRACE(trace_buf); + + if (coex_sta->gl_wifi_busy) { + if (coex_sta->wl_rx_rate <= 3 || + coex_sta->wl_rts_rx_rate <= 3) + halbtc8821c1ant_table(btc, NM_EXCU, 23); + else if (coex_sta->bt_418_hid_exist || + coex_sta->bt_ble_hid_exist) + halbtc8821c1ant_table(btc, NM_EXCU, 24); + else + halbtc8821c1ant_table(btc, NM_EXCU, 15); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 15); + } + + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } +} + +static void halbtc8821c1ant_action_wifi_scc2g(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + if (coex_sta->num_of_profile == 1) { + if (coex_sta->hid_exist || coex_sta->sco_exist) { + if (coex_sta->is_hid_low_pri_tx_overhead) { + halbtc8821c1ant_table(btc, NM_EXCU, 4); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 50); + } else { + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 0); + } + } else if (coex_sta->a2dp_exist) { + halbtc8821c1ant_table(btc, NM_EXCU, 11); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 51); + } else { /* PAN or OPP */ + halbtc8821c1ant_table(btc, NM_EXCU, 11); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 50); + } + } else { + if ((coex_sta->hid_exist || coex_sta->sco_exist) && + coex_sta->a2dp_exist) { + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 51); + } else if (coex_sta->pan_exist && coex_sta->a2dp_exist) { + halbtc8821c1ant_table(btc, NM_EXCU, 11); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 51); + } else { /* hid + pan */ + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 50); + } + } +} + +static +void halbtc8821c1ant_action_wifi_multiport2g(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_concurrent_setting multiport_tdma_para; + u32 traffic_dir; + + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_BTCQDDR, TRUE); + btc->btc_get(btc, BTC_GET_U4_WIFI_TRAFFIC_DIRECTION, &traffic_dir); + + if (coex_sta->is_setup_link || coex_sta->bt_relink_downcount != 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, BT Relink!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_2G); + + halbtc8821c1ant_table(btc, NM_EXCU, 0); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } else if (coex_sta->c2h_bt_inquiry_page) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, BT Inq-Page!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_2G); + + halbtc8821c1ant_table(btc, NM_EXCU, 1); + halbtc8821c1ant_tdma(btc, NM_EXCU, TRUE, 33); + } else if (coex_sta->num_of_profile == 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, BT idle!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_2G); + + if (btc->chip_interface == BTC_INTF_PCI && + (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO || + btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GC)) + halbtc8821c1ant_table(btc, NM_EXCU, 10); + else + halbtc8821c1ant_table(btc, NM_EXCU, 19); + + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + } else if (coex_sta->is_wifi_linkscan_process) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, WL scan!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_2G); + halbtc8821c1ant_action_wifi_linkscan(btc); + } else { + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_2G); + + switch (btc->wifi_link_info.link_mode) { + case BTC_LINK_2G_SCC_GC_STA: + case BTC_LINK_2G_SCC_GO_STA: + halbtc8821c1ant_action_wifi_scc2g(btc); + break; + case BTC_LINK_ONLY_GO: + case BTC_LINK_ONLY_GC: +#ifdef PLATFORM_WINDOWS + if (btc->chip_interface == BTC_INTF_PCI && + coex_sta->a2dp_exist && !coex_sta->is_bt_multi_link) + halbtc8821c1ant_table(btc, NM_EXCU, 10); + else +#endif + halbtc8821c1ant_table(btc, NM_EXCU, 19); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + break; + default: + halbtc8821c1ant_table(btc, NM_EXCU, 19); + halbtc8821c1ant_tdma(btc, NM_EXCU, FALSE, 8); + break; + } + } + } + +static +void halbtc8821c1ant_run_coex(struct btc_coexist *btc, u8 reason) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + struct wifi_link_info_8821c_1ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_1ant; + boolean wifi_connected = FALSE, wifi_32k = FALSE; + boolean scan = FALSE, link = FALSE, roam = FALSE, under_4way = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_SCAN, &scan); + btc->btc_get(btc, BTC_GET_BL_WIFI_LINK, &link); + btc->btc_get(btc, BTC_GET_BL_WIFI_ROAM, &roam); + btc->btc_get(btc, BTC_GET_BL_WIFI_4_WAY_PROGRESS, &under_4way); + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + btc->btc_get(btc, BTC_GET_BL_WIFI_LW_PWR_STATE, &wifi_32k); + + if (scan || link || roam || under_4way || + reason == BT_8821C_1ANT_RSN_2GSCANSTART || + reason == BT_8821C_1ANT_RSN_2GSWITCHBAND || + reason == BT_8821C_1ANT_RSN_2GCONSTART || + reason == BT_8821C_1ANT_RSN_2GSPECIALPKT) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], scan = %d, link = %d, roam = %d 4way = %d!!!\n", + scan, link, roam, under_4way); + BTC_TRACE(trace_buf); + coex_sta->is_wifi_linkscan_process = TRUE; + } else { + coex_sta->is_wifi_linkscan_process = FALSE; + } + + /* update wifi_link_info variable */ + halbtc8821c1ant_update_wifi_link_info(btc, reason); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism()===> reason = %d\n", + reason); + BTC_TRACE(trace_buf); + + coex_sta->coex_run_reason = reason; + + if (btc->manual_control) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), return for Manual CTRL <===\n"); + BTC_TRACE(trace_buf); + return; + } + + if (btc->stop_coex_dm) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), return for Stop Coex DM <===\n"); + BTC_TRACE(trace_buf); + return; + } + + if (coex_sta->under_ips) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), return for wifi is under IPS !!!\n"); + BTC_TRACE(trace_buf); + return; + } + + if (coex_sta->under_lps && wifi_32k) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), return for wifi is under LPS-32K !!!\n"); + BTC_TRACE(trace_buf); + return; + } + + if (!coex_sta->run_time_state) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], return for run_time_state = FALSE !!!\n"); + BTC_TRACE(trace_buf); + return; + } + + if (coex_sta->freeze_coexrun_by_btinfo && !coex_sta->is_setup_link) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], return for freeze_coexrun_by_btinfo\n"); + BTC_TRACE(trace_buf); + return; + } + + coex_sta->coex_run_cnt++; + + if (coex_sta->msft_mr_exist && wifi_connected) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), microsoft MR!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wl_coex_mode = BT_8821C_1ANT_WLINK_BTMR; + halbtc8821c1ant_action_bt_mr(btc); + return; + } + + if (wifi_link_info_ext->is_all_under_5g) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is under 5G!!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wl_coex_mode = BT_8821C_1ANT_WLINK_5G; + halbtc8821c1ant_action_wifi_under5g(btc); + return; + } + + if (wifi_link_info_ext->is_mcc_25g) { /* not iclude scan action */ + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is under mcc dual-band!!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wl_coex_mode = BT_8821C_1ANT_WLINK_25GMPORT; + halbtc8821c1ant_action_wifi_multiport25g(btc); + return; + } + + if (wifi_link_info_ext->num_of_active_port > 1 || + (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO && + !btc->wifi_link_info.bhotspot && + btc->wifi_link_info.bany_client_join_go)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is under scc-2g/mcc-2g/p2pGO-only!!!\n"); + BTC_TRACE(trace_buf); + + if (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO) + coex_sta->wl_coex_mode = BT_8821C_1ANT_WLINK_2GGO; + else + coex_sta->wl_coex_mode = BT_8821C_1ANT_WLINK_2GMPORT; + halbtc8821c1ant_action_wifi_multiport2g(btc); + return; + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is single-port 2G!!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wl_coex_mode = BT_8821C_1ANT_WLINK_2G1PORT; + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_1ANT_PHASE_2G); + + /*For Asus airpods 2 + HID glitch issue (COEX-303) + For HP LE HID + A2DP issue (COEX-291)*/ + if ((coex_sta->bt_a2dp_vendor_id == 0x4c && coex_sta->is_bt_multi_link) + || (coex_sta->bt_ble_hid_exist && bt_link_info->a2dp_exist)) + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_BTCQDDR, + FALSE); + else + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_BTCQDDR, + TRUE); + + + if (coex_sta->bt_disabled) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is disabled !!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_action_wifi_only(btc); + return; + } + + if (coex_sta->under_lps && !coex_sta->force_lps_ctrl && + !coex_sta->acl_busy) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), wifi is under LPS !!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_action_wifi_native_lps(btc); + return; + } + + if (coex_sta->bt_whck_test) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is under WHCK TEST!!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_action_bt_whql_test(btc); + return; + } + + if (coex_sta->is_setup_link || coex_sta->bt_relink_downcount != 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is re-link !!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_action_bt_relink(btc); + return; + } + + if (coex_sta->c2h_bt_inquiry_page) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is under inquiry/page scan !!\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_action_bt_inquiry(btc); + return; + } + + if ((coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_NCON_IDLE || + coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_CON_IDLE) && + wifi_link_info_ext->is_connected) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "############# [BTCoex], BT Is idle\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_action_bt_idle(btc); + return; + } + + if (coex_sta->is_wifi_linkscan_process) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi is under linkscan process!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_action_wifi_linkscan(btc); + return; + } + + if (wifi_connected) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi is under connected!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_action_wifi_connected(btc); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi is under not-connected!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_action_wifi_not_connected(btc); + } +} + +static void halbtc8821c1ant_init_coex_var(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + /* Reset Coex variable */ + btc->btc_set(btc, BTC_SET_RESET_COEX_VAR, NULL); + + coex_sta->bt_reg_vendor_ac = 0xffff; + coex_sta->bt_reg_vendor_ae = 0xffff; + + coex_sta->isolation_btween_wb = BT_8821C_1ANT_DEFAULT_ISOLATION; + btc->bt_info.bt_get_fw_ver = 0; +} + +static +void halbtc8821c1ant_init_coex_dm(struct btc_coexist *btc) +{ +} + +static +void halbtc8821c1ant_init_hw_config(struct btc_coexist *btc, boolean back_up, + boolean wifi_only) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + u32 u32tmp1 = 0, u32tmp2 = 0, u32tmp3 = 0; + u16 u16tmp1 = 0; + u8 i; + struct btc_board_info *board_info = &btc->board_info; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "[BTCoex], %s()!\n", __func__); + BTC_TRACE(trace_buf); + +#if 0 + u32tmp3 = btc->btc_read_4byte(btc, 0xcb4); + u32tmp1 = halbtc8821c1ant_read_indirect_reg(btc, 0x38); + u32tmp2 = halbtc8821c1ant_read_indirect_reg(btc, 0x54); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex],(Before Init HW config) 0xcb4 = 0x%x, 0x38= 0x%x, 0x54= 0x%x\n", + u32tmp3, u32tmp1, u32tmp2); + BTC_TRACE(trace_buf); +#endif + + halbtc8821c1ant_init_coex_var(btc); + + /* 0xf0[15:12] --> kt_ver */ + coex_sta->kt_ver = (btc->btc_read_1byte(btc, 0xf1) & 0xf0) >> 4; + + /* enable TBTT nterrupt */ + btc->btc_write_1byte_bitmask(btc, 0x550, 0x8, 0x1); + + /* BT report packet sample rate */ + btc->btc_write_1byte(btc, 0x790, 0x5); + + /* Init 0x778 = 0x1 for 1-Ant */ + btc->btc_write_1byte(btc, 0x778, 0x1); + + /* Enable PTA (3-wire function form BT side) */ + btc->btc_write_1byte_bitmask(btc, 0x40, 0x20, 0x1); + btc->btc_write_1byte_bitmask(btc, 0x41, 0x02, 0x1); + + /* Enable PTA (tx/rx signal form WiFi side) */ + btc->btc_write_1byte_bitmask(btc, 0x4c6, 0x30, 0x1); + + /* set GNT_BT=1 for coex table select both */ + btc->btc_write_1byte_bitmask(btc, 0x763, 0x10, 0x1); + + /* beacon queue always hi-pri */ + btc->btc_write_1byte_bitmask(btc, 0x6cf, BIT(3), 0x1); + + halbtc8821c1ant_enable_gnt_to_gpio(btc, TRUE); + + /* Antenna config */ + if (btc->wl_rf_state_off) { + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_WOFF); + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ALL, FALSE); + btc->stop_coex_dm = TRUE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s: RF Off\n", __func__); + BTC_TRACE(trace_buf); + } else if (wifi_only) { + coex_sta->concurrent_rx_mode_on = FALSE; + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_WIFI, FC_EXCU, + BT_8821C_1ANT_PHASE_WONLY); + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_ONOFF, + TRUE); + btc->stop_coex_dm = TRUE; + } else { + coex_sta->concurrent_rx_mode_on = TRUE; + btc->btc_set_rf_reg(btc, BTC_RF_A, 0x1, 0x2, 0x0); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_INIT); + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_ONOFF, + TRUE); + btc->stop_coex_dm = FALSE; + } + + /* PTA parameter */ + halbtc8821c1ant_table(btc, FC_EXCU, 0); + halbtc8821c1ant_tdma(btc, FC_EXCU, FALSE, 8); + + halbtc8821c1ant_query_bt_info(btc); +#if 0 + u32tmp3 = btc->btc_read_4byte(btc, 0xcb4); + u32tmp1 = halbtc8821c1ant_read_indirect_reg(btc, 0x38); + u32tmp2 = halbtc8821c1ant_read_indirect_reg(btc, 0x54); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], (After Init HW config) 0xcb4 = 0x%x, 0x38= 0x%x, 0x54= 0x%x\n", + u32tmp3, u32tmp1, u32tmp2); + BTC_TRACE(trace_buf); +#endif +} + +void ex_halbtc8821c1ant_power_on_setting(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_board_info *board_info = &btc->board_info; + u8 u8tmp = 0x0; + u16 u16tmp = 0x0; + u32 value = 0; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Execute %s !!\n", __func__); + BTC_TRACE(trace_buf); + + btc->stop_coex_dm = TRUE; + btc->wl_rf_state_off = FALSE; + + /* enable BB, REG_SYS_FUNC_EN such that we can write BB Register correctly. */ + u16tmp = btc->btc_read_2byte(btc, 0x2); + btc->btc_write_2byte(btc, 0x2, u16tmp | BIT(0) | BIT(1)); + + /* Local setting bit define + * BIT0: "0" for no antenna inverse; "1" for antenna inverse + * BIT1: "0" for internal switch; "1" for external switch + * BIT2: "0" for one antenna; "1" for two antenna + * NOTE: here default all internal switch + * and 1-antenna ==> BIT1=0 and BIT2=0 + */ + + /* Set Antenna Path to BT side */ + /* Check efuse 0xc3[6] for Single Antenna Path */ + if (board_info->single_ant_path == 0) { + board_info->btdm_ant_pos = BTC_ANTENNA_AT_AUX_PORT; + u8tmp = 1; + } else if (board_info->single_ant_path == 1) { + board_info->btdm_ant_pos = BTC_ANTENNA_AT_MAIN_PORT; + u8tmp = 0; + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], (Power On) single_ant_path = %d, btdm_ant_pos = %d\n", + board_info->single_ant_path , board_info->btdm_ant_pos); + BTC_TRACE(trace_buf); + + /* Setup RF front end type */ + halbtc8821c1ant_set_rfe_type(btc); + + /* Set Antenna Path to BT side */ + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_POWERON); + + halbtc8821c1ant_table(btc, FC_EXCU, 0); + + /* Save"single antenna position" info in Local register setting for + * FW reading, because FW may not ready at power on + */ + if (btc->chip_interface == BTC_INTF_PCI) + btc->btc_write_local_reg_1byte(btc, 0x3e0, u8tmp); + else if (btc->chip_interface == BTC_INTF_USB) + btc->btc_write_local_reg_1byte(btc, 0xfe08, u8tmp); + else if (btc->chip_interface == BTC_INTF_SDIO) + btc->btc_write_local_reg_1byte(btc, 0x60, u8tmp); + + /* enable GNT_WL/GNT_BT debug signal to GPIO14/15 */ + halbtc8821c1ant_enable_gnt_to_gpio(btc, TRUE); + + if (btc->dbg_mode) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], LTE coex Reg 0x38 (Power-On) = 0x%x\n", + halbtc8821c1ant_read_indirect_reg(btc, 0x38)); + BTC_TRACE(trace_buf); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], MACReg 0x70/ BBReg 0xcb4 (Power-On) = 0x%x/ 0x%x\n", + btc->btc_read_4byte(btc, 0x70), + btc->btc_read_4byte(btc, 0xcb4)); + BTC_TRACE(trace_buf); + } +} + +void ex_halbtc8821c1ant_pre_load_firmware(struct btc_coexist *btc) +{ +} + +void ex_halbtc8821c1ant_init_hw_config(struct btc_coexist *btc, + boolean wifi_only) +{ + halbtc8821c1ant_init_hw_config(btc, TRUE, wifi_only); +} + +void ex_halbtc8821c1ant_init_coex_dm(struct btc_coexist *btc) +{ + btc->stop_coex_dm = FALSE; + btc->auto_report = TRUE; + btc->dbg_mode = FALSE; + halbtc8821c1ant_init_coex_dm(btc); +} + +void ex_halbtc8821c1ant_display_simple_coex_info(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + struct btc_board_info *board_info = &btc->board_info; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + + u8 *cli_buf = btc->cli_buf; + u32 bt_patch_ver = 0, bt_coex_ver = 0; + static u8 cnt; + u8 * const p = &coex_sta->bt_afh_map[0]; + + if (!coex_sta->bt_disabled && + (coex_sta->bt_coex_supported_version == 0 || + coex_sta->bt_coex_supported_version == 0xffff) && + cnt == 0) { + btc->btc_get(btc, BTC_GET_U4_SUPPORTED_FEATURE, + &coex_sta->bt_coex_supported_feature); + + btc->btc_get(btc, BTC_GET_U4_SUPPORTED_VERSION, + &coex_sta->bt_coex_supported_version); + + coex_sta->bt_reg_vendor_ac = (u16)(btc->btc_get_bt_reg(btc, 3, + 0xac) & + 0xffff); + + coex_sta->bt_reg_vendor_ae = (u16)(btc->btc_get_bt_reg(btc, 3, + 0xae) & + 0xffff); + + btc->btc_get(btc, BTC_GET_U4_BT_PATCH_VER, &bt_patch_ver); + btc->bt_info.bt_get_fw_ver = bt_patch_ver; + + if (coex_sta->num_of_profile > 0) + btc->btc_get_bt_afh_map_from_bt(btc, 0, p); + } + + if (++cnt >= 3) + cnt = 0; + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n _____[BT Coexist info]____"); + CL_PRINTF(cli_buf); + + if (btc->manual_control) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n __[Under Manual Control]_"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n _________________________"); + CL_PRINTF(cli_buf); + } + + if (btc->stop_coex_dm) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ____[Coex is STOPPED]____"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n _________________________"); + CL_PRINTF(cli_buf); + } + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %d/ %s / 0x%x", + "Ant PG Num/ Mech/ Pos/ RFE", + board_info->pg_ant_num, board_info->btdm_ant_num, + (board_info->btdm_ant_pos == BTC_ANTENNA_AT_MAIN_PORT + ? "Main" : "Aux"), + board_info->rfe_type); + CL_PRINTF(cli_buf); + + bt_coex_ver = ((coex_sta->bt_coex_supported_version & 0xff00) >> 8); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d_%02x/ 0x%02x/ 0x%02x (%s)", + "CoexVer WL/ BT_Desired/ BT_Report", + glcoex_ver_date_8821c_1ant, glcoex_ver_8821c_1ant, + glcoex_ver_btdesired_8821c_1ant, + bt_coex_ver, + (bt_coex_ver == 0xff ? "Unknown" : + (coex_sta->bt_disabled ? "BT-disable" : + (bt_coex_ver >= glcoex_ver_btdesired_8821c_1ant ? + "Match" : "Mis-Match")))); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s ", "BT status", + ((coex_sta->bt_disabled) ? ("disabled") : + ((coex_sta->c2h_bt_inquiry_page) ? ("inquiry/page") + : ((BT_8821C_1ANT_BSTATUS_NCON_IDLE == + coex_dm->bt_status) ? "non-connected idle" : + ((BT_8821C_1ANT_BSTATUS_CON_IDLE == + coex_dm->bt_status) ? "connected-idle" : "busy"))))); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", + "0x770(Hi-pri rx/tx)", + coex_sta->high_priority_rx, coex_sta->high_priority_tx); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d %s", + "0x774(Lo-pri rx/tx)", + coex_sta->low_priority_rx, coex_sta->low_priority_tx, + (bt_link_info->slave_role ? "(Slave!!)" : " ")); + CL_PRINTF(cli_buf); +} + +void ex_halbtc8821c1ant_display_coex_info(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + struct btc_board_info *board_info = &btc->board_info; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + + u8 *cli_buf = btc->cli_buf; + u8 u8tmp[4], i, bt_info_ext, ps_tdma_case = 0; + u16 u16tmp[4]; + u32 u32tmp[4]; + u32 fa_ofdm, fa_cck, cca_ofdm, cca_cck; + u32 fw_ver = 0, bt_patch_ver = 0, bt_coex_ver = 0; + static u8 pop_report_in_10s; + u32 phyver = 0, val = 0; + boolean lte_coex_on = FALSE, is_bt_reply = FALSE; + static u8 cnt; + u8 * const p = &coex_sta->bt_afh_map[0]; + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[BT Coexist info 8821C]============"); + CL_PRINTF(cli_buf); + + if (btc->manual_control) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[Under Manual Control]============"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n =========================================="); + CL_PRINTF(cli_buf); + } else if (btc->stop_coex_dm) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[Coex is STOPPED]============"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n =========================================="); + CL_PRINTF(cli_buf); + } else if (!coex_sta->run_time_state) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[Run Time State = False]============"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n =========================================="); + CL_PRINTF(cli_buf); + } else if (coex_sta->freeze_coexrun_by_btinfo) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[freeze_coexrun_by_btinfo]============"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n =========================================="); + CL_PRINTF(cli_buf); + } + + if (!coex_sta->bt_disabled && cnt == 0) { + if (coex_sta->bt_coex_supported_version == 0 || + coex_sta->bt_coex_supported_version == 0xffff) { + btc->btc_get(btc, BTC_GET_U4_SUPPORTED_VERSION, + &coex_sta->bt_coex_supported_version); + + if (coex_sta->bt_coex_supported_version > 0 && + coex_sta->bt_coex_supported_version < 0xffff) + is_bt_reply = TRUE; + } else { + is_bt_reply = TRUE; + } + + if (coex_sta->num_of_profile > 0) + btc->btc_get_bt_afh_map_from_bt(btc, 0, p); + } + + if (is_bt_reply) { + if (coex_sta->bt_coex_supported_feature == 0) + btc->btc_get(btc, BTC_GET_U4_SUPPORTED_FEATURE, + &coex_sta->bt_coex_supported_feature); + + if (coex_sta->bt_reg_vendor_ac == 0xffff) { + val = btc->btc_get_bt_reg(btc, 3, 0xac); + coex_sta->bt_reg_vendor_ac = (u16)(val & 0xffff); + } + + if (coex_sta->bt_reg_vendor_ae == 0xffff) { + val = btc->btc_get_bt_reg(btc, 3, 0xae); + coex_sta->bt_reg_vendor_ae = (u16)(val & 0xffff); + } + + if (btc->bt_info.bt_get_fw_ver == 0) { + btc->btc_get(btc, BTC_GET_U4_BT_PATCH_VER, + &bt_patch_ver); + btc->bt_info.bt_get_fw_ver = bt_patch_ver; + } + } + + if (++cnt >= 3) + cnt = 0; + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %s/ %s / 0x%x", + "Ant PG Num/ Mech/ Pos/ RFE", + board_info->pg_ant_num, + (board_info->btdm_ant_num == 1 ? "Shared" : "Non-Shared"), + (board_info->btdm_ant_pos == BTC_ANTENNA_AT_MAIN_PORT + ? "Main" : "Aux"), + board_info->rfe_type); + CL_PRINTF(cli_buf); + + bt_patch_ver = btc->bt_info.bt_get_fw_ver; + btc->btc_get(btc, BTC_GET_U4_WIFI_FW_VER, &fw_ver); + phyver = btc->btc_get_bt_phydm_version(btc); + bt_coex_ver = ((coex_sta->bt_coex_supported_version & 0xff00) >> 8); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d_%02x/ 0x%02x/ 0x%02x (%s)", + "CoexVer WL/ BT_Desired/ BT_Report", + glcoex_ver_date_8821c_1ant, glcoex_ver_8821c_1ant, + glcoex_ver_btdesired_8821c_1ant, + bt_coex_ver, + (bt_coex_ver == 0xff ? "Unknown" : + (coex_sta->bt_disabled ? "BT-disable" : + (bt_coex_ver >= glcoex_ver_btdesired_8821c_1ant ? + "Match" : "Mis-Match")))); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x(%s)/ 0x%x/ v%d/ %c", + "W_FW/ B_FW/ Phy/ Kt", fw_ver, + (fw_ver >= glcoex_ver_wldesired_8821c_1ant ? + "Match" : + "Mis-Match"), + bt_patch_ver, phyver, coex_sta->kt_ver + 65); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %02x %02x %02x (RF-Ch = %d)", + "AFH Map to BT", + coex_dm->wifi_chnl_info[0], coex_dm->wifi_chnl_info[1], + coex_dm->wifi_chnl_info[2], coex_sta->wl_center_channel); + CL_PRINTF(cli_buf); + + /* wifi status */ + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[Wifi Status]============"); + CL_PRINTF(cli_buf); + btc->btc_disp_dbg_msg(btc, BTC_DBG_DISP_WIFI_STATUS); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[BT Status]============"); + CL_PRINTF(cli_buf); + + pop_report_in_10s++; + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s/ %ddBm/ %d/ %d", + "BT status/ rssi/ retryCnt/ popCnt", + ((coex_sta->bt_disabled) ? ("disabled") : + ((coex_sta->c2h_bt_inquiry_page) ? ("inquiry-page") : + ((coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_NCON_IDLE) + ? "non-connected-idle" : + ((coex_dm->bt_status == BT_8821C_1ANT_BSTATUS_CON_IDLE) + ? "connected-idle" : "busy")))), + coex_sta->bt_rssi - 100, coex_sta->bt_retry_cnt, + coex_sta->pop_event_cnt); + CL_PRINTF(cli_buf); + + if (pop_report_in_10s >= 5) { + coex_sta->pop_event_cnt = 0; + pop_report_in_10s = 0; + } + + if (coex_sta->num_of_profile != 0) + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s%s%s%s%s%s (multilink = %d)", + "Profiles", ((bt_link_info->a2dp_exist) ? + ((coex_sta->is_bt_a2dp_sink) ? "A2DP sink," : + "A2DP,") : ""), + ((bt_link_info->sco_exist) ? "HFP," : ""), + ((bt_link_info->hid_exist) ? + ((coex_sta->is_hid_rcu) ? "HID(RCU)" : + ((coex_sta->hid_busy_num >= 2) ? "HID(4/18)," : + (coex_sta->bt_ble_hid_exist ? "HID(BLE)" : + "HID(2/18),"))) : ""), ((bt_link_info->pan_exist) ? + ((coex_sta->is_bt_opp_exist) ? "OPP," : "PAN,") : + ""), ((coex_sta->voice_over_HOGP) ? "Voice," : ""), + ((coex_sta->msft_mr_exist) ? "MR" : ""), + coex_sta->is_bt_multi_link); + else + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s", + "Profiles", + (coex_sta->msft_mr_exist) ? "MR" : "None"); + + CL_PRINTF(cli_buf); + + if (bt_link_info->a2dp_exist) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s/ %d/ 0x%x/ 0x%x/ %d", + "CQDDR/Bitpool/V_ID/D_name/Flush", + ((coex_sta->is_A2DP_3M) ? "On" : "Off"), + coex_sta->a2dp_bit_pool, + coex_sta->bt_a2dp_vendor_id, + coex_sta->bt_a2dp_device_name, + coex_sta->bt_a2dp_flush_time); + CL_PRINTF(cli_buf); + } + + if (bt_link_info->hid_exist) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d", + "HID PairNum", + coex_sta->hid_pair_cnt); + CL_PRINTF(cli_buf); + } + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %s/ 0x%x", + "Role/RoleSwCnt/IgnWlact/Feature", + (bt_link_info->slave_role ? "Slave" : "Master"), + coex_sta->cnt_role_switch, + (coex_dm->cur_ignore_wlan_act ? "Yes" : "No"), + coex_sta->bt_coex_supported_feature); + CL_PRINTF(cli_buf); + + if (coex_sta->is_ble_scan_en) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x", + "BLEScan Type/TV/Init/Ble", + coex_sta->bt_ble_scan_type, + (coex_sta->bt_ble_scan_type & 0x1 ? + coex_sta->bt_ble_scan_para[0] : 0x0), + (coex_sta->bt_ble_scan_type & 0x2 ? + coex_sta->bt_ble_scan_para[1] : 0x0), + (coex_sta->bt_ble_scan_type & 0x4 ? + coex_sta->bt_ble_scan_para[2] : 0x0)); + CL_PRINTF(cli_buf); + } + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %d/ %d/ %d/ %d %s", + "ReInit/ReLink/IgnWlact/Page/NameReq", + coex_sta->cnt_reinit, + coex_sta->cnt_setup_link, + coex_sta->cnt_ign_wlan_act, + coex_sta->cnt_page, + coex_sta->cnt_remote_name_req, + (coex_sta->is_setup_link ? "(Relink!!)" : "")); + CL_PRINTF(cli_buf); + + halbtc8821c1ant_read_scbd(btc, &u16tmp[0]); + + if (coex_sta->bt_reg_vendor_ae == 0xffff || + coex_sta->bt_reg_vendor_ac == 0xffff) + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = x/ x/ 0x%04x", + "0xae[4]/0xac[1:0]/ScBd(B->W)", u16tmp[0]); + else + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%04x", + "0xae[4]/0xac[1:0]/ScBd(B->W)", + (int)((coex_sta->bt_reg_vendor_ae & BIT(4)) >> 4), + coex_sta->bt_reg_vendor_ac & 0x3, u16tmp[0]); + CL_PRINTF(cli_buf); + + if (coex_sta->num_of_profile > 0) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %02x%02x%02x%02x %02x%02x%02x%02x %02x%02x", + "AFH MAP", + coex_sta->bt_afh_map[0], + coex_sta->bt_afh_map[1], + coex_sta->bt_afh_map[2], + coex_sta->bt_afh_map[3], + coex_sta->bt_afh_map[4], + coex_sta->bt_afh_map[5], + coex_sta->bt_afh_map[6], + coex_sta->bt_afh_map[7], + coex_sta->bt_afh_map[8], + coex_sta->bt_afh_map[9]); + CL_PRINTF(cli_buf); + } + + for (i = 0; i < BT_8821C_1ANT_INFO_SRC_MAX; i++) { + if (coex_sta->bt_info_c2h_cnt[i]) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %02x %02x %02x %02x %02x %02x %02x (%d)", + glbt_info_src_8821c_1ant[i], + coex_sta->bt_info_c2h[i][0], + coex_sta->bt_info_c2h[i][1], + coex_sta->bt_info_c2h[i][2], + coex_sta->bt_info_c2h[i][3], + coex_sta->bt_info_c2h[i][4], + coex_sta->bt_info_c2h[i][5], + coex_sta->bt_info_c2h[i][6], + coex_sta->bt_info_c2h_cnt[i]); + CL_PRINTF(cli_buf); + } + } + + + if (btc->manual_control) + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[mechanisms] (before Manual)============"); + else + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[Mechanisms]============"); + + CL_PRINTF(cli_buf); + + ps_tdma_case = coex_dm->cur_ps_tdma; + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %02x %02x %02x %02x %02x (case-%d, %s, Timer:%d)", + "TDMA", + coex_dm->ps_tdma_para[0], coex_dm->ps_tdma_para[1], + coex_dm->ps_tdma_para[2], coex_dm->ps_tdma_para[3], + coex_dm->ps_tdma_para[4], ps_tdma_case, + (coex_dm->cur_ps_tdma_on ? "On" : "Off"), + coex_sta->tdma_timer_base); + CL_PRINTF(cli_buf); + + switch (coex_sta->wl_coex_mode) { + case BT_8821C_1ANT_WLINK_2G1PORT: + default: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "2G-SP"); + break; + case BT_8821C_1ANT_WLINK_2GMPORT: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "2G-MP"); + break; + case BT_8821C_1ANT_WLINK_25GMPORT: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "25G-MP"); + break; + case BT_8821C_1ANT_WLINK_5G: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "5G"); + break; + case BT_8821C_1ANT_WLINK_2GGO: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "2G-P2P"); + break; + case BT_8821C_1ANT_WLINK_BTMR: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "BT-MR"); + break; + } + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0x6c0); + u32tmp[1] = btc->btc_read_4byte(btc, 0x6c4); + u32tmp[2] = btc->btc_read_4byte(btc, 0x6c8); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ 0x%x/ 0x%x/ 0x%x", + "Table/0x6c0/0x6c4/0x6c8", + coex_sta->coex_table_type, u32tmp[0], u32tmp[1], u32tmp[2]); + CL_PRINTF(cli_buf); + + u8tmp[0] = btc->btc_read_1byte(btc, 0x778); + u32tmp[0] = btc->btc_read_4byte(btc, 0x6cc); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%04x/ %d/ %d", + "0x778/0x6cc/ScBd(W->B)/RunCnt/Rsn", u8tmp[0], u32tmp[0], + coex_sta->score_board_WB, coex_sta->coex_run_cnt, + coex_sta->coex_run_reason); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %s/ %s/ %d/ %d", + "AntDiv/BtCtrlLPS/LPRA/PsFail/g_busy", + (board_info->ant_div_cfg ? "On" : "Off"), + (coex_sta->force_lps_ctrl ? "On" : "Off"), + (coex_dm->cur_low_penalty_ra ? "On" : "Off"), + coex_sta->cnt_set_ps_state_fail, + coex_sta->gl_wifi_busy); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d/ %d", + "Null All/Retry/Ack/BT_Empty/BT_Late", + coex_sta->wl_fw_dbg_info[1], + coex_sta->wl_fw_dbg_info[2], + coex_sta->wl_fw_dbg_info[3], + coex_sta->wl_fw_dbg_info[4], + coex_sta->wl_fw_dbg_info[5]); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %s/ %d", + "cnt TDMA_Togg/LK5ms/LK5ms_off/fw", + coex_sta->wl_fw_dbg_info[6], coex_sta->wl_fw_dbg_info[7], + ((coex_sta->is_no_wl_5ms_extend) ? "Yes" : "No"), + coex_sta->cnt_wl_fw_notify); + CL_PRINTF(cli_buf); + + u32tmp[0] = halbtc8821c1ant_read_indirect_reg(btc, 0x38); + lte_coex_on = ((u32tmp[0] & BIT(7)) >> 7) ? TRUE : FALSE; + + if (lte_coex_on) { + u32tmp[0] = halbtc8821c1ant_read_indirect_reg(btc, 0xa0); + u32tmp[1] = halbtc8821c1ant_read_indirect_reg(btc, 0xa4); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x", + "LTE Coex Table W_L/B_L", u32tmp[0] & 0xffff, + u32tmp[1] & 0xffff); + CL_PRINTF(cli_buf); + + u32tmp[0] = halbtc8821c1ant_read_indirect_reg(btc, 0xa8); + u32tmp[1] = halbtc8821c1ant_read_indirect_reg(btc, 0xac); + u32tmp[2] = halbtc8821c1ant_read_indirect_reg(btc, 0xb0); + u32tmp[3] = halbtc8821c1ant_read_indirect_reg(btc, 0xb4); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x", + "LTE Break Table W_L/B_L/L_W/L_B", + u32tmp[0] & 0xffff, u32tmp[1] & 0xffff, + u32tmp[2] & 0xffff, u32tmp[3] & 0xffff); + CL_PRINTF(cli_buf); + } + + /* Hw setting */ + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[Hw setting]============"); + CL_PRINTF(cli_buf); + + u32tmp[0] = halbtc8821c1ant_read_indirect_reg(btc, 0x38); + u32tmp[1] = halbtc8821c1ant_read_indirect_reg(btc, 0x54); + u8tmp[0] = btc->btc_read_1byte(btc, 0x73); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %s", + "LTE Coex/Path Owner", + ((lte_coex_on) ? "On" : "Off") , + ((u8tmp[0] & BIT(2)) ? "WL" : "BT")); + CL_PRINTF(cli_buf); + + if (lte_coex_on) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %d/ %d/ %d", + "LTE 3Wire/OPMode/UART/UARTMode", + (int)((u32tmp[0] & BIT(6)) >> 6), + (int)((u32tmp[0] & (BIT(5) | BIT(4))) >> 4), + (int)((u32tmp[0] & BIT(3)) >> 3), + (int)(u32tmp[0] & (BIT(2) | BIT(1) | BIT(0)))); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", + "LTE_Busy/UART_Busy", + (int)((u32tmp[1] & BIT(1)) >> 1), + (int)(u32tmp[1] & BIT(0))); + CL_PRINTF(cli_buf); + } + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s (BB:%s)/ %s (BB:%s)/ %s (gnt_err = %d)", + "GNT_WL_Ctrl/GNT_BT_Ctrl/Dbg", + ((u32tmp[0] & BIT(12)) ? "SW" : "HW"), + ((u32tmp[0] & BIT(8)) ? "SW" : "HW"), + ((u32tmp[0] & BIT(14)) ? "SW" : "HW"), + ((u32tmp[0] & BIT(10)) ? "SW" : "HW"), + ((u8tmp[0] & BIT(3)) ? "On" : "Off"), + coex_sta->gnt_error_cnt); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ 0x%x", + "GNT_WL/GNT_BT/ RF_0x1", + (int)((u32tmp[1] & BIT(2)) >> 2), + (int)((u32tmp[1] & BIT(3)) >> 3), + btc->btc_get_rf_reg(btc, BTC_RF_A, 0x1, 0xfffff)); + CL_PRINTF(cli_buf); + + + u32tmp[0] = btc->btc_read_4byte(btc, 0xcb0); + u32tmp[1] = btc->btc_read_4byte(btc, 0xcb4); + u8tmp[0] = btc->btc_read_1byte(btc, 0xcba); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%04x/ 0x%04x/ 0x%02x %s", + "0xcb0/0xcb4/0xcb8[23:16]", + u32tmp[0], u32tmp[1], u8tmp[0], + ((u8tmp[0] & 0x1) == 0x1 ? "(BTG)" : "(WL_A+G)")); + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0x430); + u32tmp[1] = btc->btc_read_4byte(btc, 0x434); + u16tmp[0] = btc->btc_read_2byte(btc, 0x42a); + u8tmp[0] = btc->btc_read_1byte(btc, 0x426); + u8tmp[1] = btc->btc_read_1byte(btc, 0x45e); + u8tmp[2] = btc->btc_read_1byte(btc, 0x455); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x/ 0x%x/ 0x%x", + "430/434/42a/426/45e[3]/455", + u32tmp[0], u32tmp[1], u16tmp[0], u8tmp[0], + (int)((u8tmp[1] & BIT(3)) >> 3), u8tmp[2]); + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0x4c); + u8tmp[2] = btc->btc_read_1byte(btc, 0x64); + u8tmp[0] = btc->btc_read_1byte(btc, 0x4c6); + u8tmp[1] = btc->btc_read_1byte(btc, 0x40); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x", + "4c[24:23]/64[0]/4c6[4]/40[5]", + (int)(u32tmp[0] & (BIT(24) | BIT(23))) >> 23, + u8tmp[2] & 0x1, (int)((u8tmp[0] & BIT(4)) >> 4), + (int)((u8tmp[1] & BIT(5)) >> 5)); + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0x550); + u8tmp[0] = btc->btc_read_1byte(btc, 0x522); + u8tmp[1] = btc->btc_read_1byte(btc, 0x953); + u8tmp[2] = btc->btc_read_1byte(btc, 0xc50); + u8tmp[3] = btc->btc_read_1byte(btc, 0x60a); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ %s/ 0x%x/ 0x%x", + "0x550/0x522/4-RxAGC/0xc50/0x60a", + u32tmp[0], u8tmp[0], (u8tmp[1] & 0x2) ? "On" : "Off", + u8tmp[2], u8tmp[3]); + CL_PRINTF(cli_buf); + + fa_ofdm = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_FA_OFDM); + fa_cck = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_FA_CCK); + cca_ofdm = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CCA_OFDM); + cca_cck = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CCA_CCK); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x", + "CCK-CCA/CCK-FA/OFDM-CCA/OFDM-FA", + cca_cck, fa_cck, cca_ofdm, fa_ofdm); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d", + "CRC_OK CCK/11g/11n/11ac", + coex_sta->crc_ok_cck, coex_sta->crc_ok_11g, + coex_sta->crc_ok_11n, coex_sta->crc_ok_11n_vht); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d", + "CRC_Err CCK/11g/11n/11ac", + coex_sta->crc_err_cck, coex_sta->crc_err_11g, + coex_sta->crc_err_11n, coex_sta->crc_err_11n_vht); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %d/ %s-%d/ %d (Tx macid: %d)", + "Rate RxD/RxRTS/TxD/TxRetry_ratio", + coex_sta->wl_rx_rate, coex_sta->wl_rts_rx_rate, + (coex_sta->wl_tx_rate & 0x80 ? "SGI" : "LGI"), + coex_sta->wl_tx_rate & 0x7f, + coex_sta->wl_tx_retry_ratio, + coex_sta->wl_tx_macid); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %s/ %s/ %s/ %d", + "HiPr/ Locking/ warn/ Locked/ Noisy", + (coex_sta->wifi_high_pri_task1 ? "Yes" : "No"), + (coex_sta->cck_lock ? "Yes" : "No"), + (coex_sta->cck_lock_warn ? "Yes" : "No"), + (coex_sta->cck_lock_ever ? "Yes" : "No"), + coex_sta->wl_noisy_level); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", + "0x770(Hi-pri rx/tx)", + coex_sta->high_priority_rx, coex_sta->high_priority_tx); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d %s", + "0x774(Lo-pri rx/tx)", + coex_sta->low_priority_rx, coex_sta->low_priority_tx, + (bt_link_info->slave_role ? "(Slave!!)" : " ")); + CL_PRINTF(cli_buf); + + btc->btc_disp_dbg_msg(btc, BTC_DBG_DISP_COEX_STATISTICS); +} + +void ex_halbtc8821c1ant_ips_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (type == BTC_IPS_ENTER) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], IPS ENTER notify\n"); + BTC_TRACE(trace_buf); + coex_sta->under_ips = TRUE; + + /* Write WL "Active" in Score-board for LPS off */ + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_ONOFF | + BT_8821C_1ANT_SCBD_SCAN | + BT_8821C_1ANT_SCBD_UNDERTEST, + FALSE); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_WOFF); + halbtc8821c1ant_action_coex_all_off(btc); + } else if (type == BTC_IPS_LEAVE) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], IPS LEAVE notify\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_init_hw_config(btc, FALSE, FALSE); + halbtc8821c1ant_init_coex_dm(btc); + + coex_sta->under_ips = FALSE; + } +} + +void ex_halbtc8821c1ant_lps_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (type == BTC_LPS_ENABLE) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], LPS ENABLE notify\n"); + BTC_TRACE(trace_buf); + coex_sta->under_lps = TRUE; + + if (coex_sta->force_lps_ctrl == TRUE) { /* LPS No-32K */ + /* Write WL "Active" in Score-board for PS-TDMA */ + halbtc8821c1ant_write_scbd(btc, + BT_8821C_1ANT_SCBD_ACTIVE, + TRUE); + } else { /* LPS-32K, need check if this h2c 0x71 can work?? + *(2015/08/28) + * Write WL "Non-Active" in Score-board for Native-PS + */ + halbtc8821c1ant_write_scbd(btc, + BT_8821C_1ANT_SCBD_ACTIVE, + FALSE); + + halbtc8821c1ant_action_wifi_native_lps(btc); + } + } else if (type == BTC_LPS_DISABLE) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], LPS DISABLE notify\n"); + BTC_TRACE(trace_buf); + coex_sta->under_lps = FALSE; + + /* Write WL "Active" in Score-board for LPS off */ + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE, + TRUE); + + if (!coex_sta->force_lps_ctrl) { + halbtc8821c1ant_query_bt_info(btc); + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_LPS); + } + } +} + +void ex_halbtc8821c1ant_scan_notify(struct btc_coexist *btc, + u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + boolean wifi_connected = FALSE; + + if (btc->manual_control || + btc->stop_coex_dm) + return; + + coex_sta->freeze_coexrun_by_btinfo = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + + if (wifi_connected) + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** WL connected before SCAN\n"); + else + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** WL is not connected before SCAN\n"); + + BTC_TRACE(trace_buf); + + if (type != BTC_SCAN_FINISH) { + + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_SCAN | + BT_8821C_1ANT_SCBD_ONOFF, + TRUE); + } + + if (type == BTC_SCAN_START_5G) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], SCAN START notify (5G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_5G); + + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_5GSCANSTART); + } else if (type == BTC_SCAN_START_2G || type == BTC_SCAN_START) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], SCAN START notify (2G)\n"); + BTC_TRACE(trace_buf); + + if (!wifi_connected) + coex_sta->wifi_high_pri_task2 = TRUE; + + /* Force antenna setup for no scan result issue */ + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_2G); + + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_2GSCANSTART); + } else { + btc->btc_get(btc, BTC_GET_U1_AP_NUM, &coex_sta->scan_ap_num); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], SCAN FINISH notify (Scan-AP = %d)\n", + coex_sta->scan_ap_num); + BTC_TRACE(trace_buf); + + coex_sta->wifi_high_pri_task2 = FALSE; + + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_SCANFINISH); + } +} + +void ex_halbtc8821c1ant_switchband_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + coex_sta->switch_band_notify_to = type; + + if (type == BTC_SWITCH_TO_5G) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], switchband_notify --- switch to 5G\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_5GSWITCHBAND); + + } else if (type == BTC_SWITCH_TO_24G_NOFORSCAN) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], switchband_notify --- BTC_SWITCH_TO_2G (no for scan)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_2GSWITCHBAND); + + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], switchband_notify --- switch to 2G\n"); + BTC_TRACE(trace_buf); + + ex_halbtc8821c1ant_scan_notify(btc, BTC_SCAN_START_2G); + } + + coex_sta->switch_band_notify_to = BTC_NOT_SWITCH; +} + +void ex_halbtc8821c1ant_connect_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_SCAN | + BT_8821C_1ANT_SCBD_ONOFF, + TRUE); + + if (type == BTC_ASSOCIATE_5G_START || + type == BTC_ASSOCIATE_5G_FINISH) { + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_5G); + + if (type == BTC_ASSOCIATE_5G_START) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], CONNECT START notify (5G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_run_coex(btc, + BT_8821C_1ANT_RSN_5GCONSTART); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], CONNECT FINISH notify (5G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_run_coex(btc, + BT_8821C_1ANT_RSN_5GCONFINISH); + } + + } else if (type == BTC_ASSOCIATE_START) { + coex_sta->wifi_high_pri_task1 = TRUE; + coex_dm->arp_cnt = 0; + coex_sta->connect_ap_period_cnt = 2; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], CONNECT START notify (2G)\n"); + BTC_TRACE(trace_buf); + + /* Force antenna setup for no scan result issue */ + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_2G); + + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_2GCONSTART); + + /* To keep TDMA case during connect process, + * to avoid changed by Btinfo and runcoexmechanism + */ + coex_sta->freeze_coexrun_by_btinfo = TRUE; + } else { + coex_sta->wifi_high_pri_task1 = FALSE; + coex_sta->freeze_coexrun_by_btinfo = FALSE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], CONNECT FINISH notify (2G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_2GCONFINISH); + } +} + +void ex_halbtc8821c1ant_media_status_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + boolean wifi_under_b_mode = FALSE; + u8 h2c_parameter[2] = {0}; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (type == BTC_MEDIA_CONNECT || type == BTC_MEDIA_CONNECT_5G) { + + halbtc8821c1ant_write_scbd(btc, + BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_ONOFF, + TRUE); + + if (type == BTC_MEDIA_CONNECT_5G) { + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], media_status_notify --- 5G\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, + FC_EXCU, + BT_8821C_1ANT_PHASE_5G); + + halbtc8821c1ant_run_coex(btc, + BT_8821C_1ANT_RSN_5GMEDIA); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], media_status_notify --- 2G\n"); + BTC_TRACE(trace_buf); + + /* Force antenna setup for no scan result issue */ + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, + FC_EXCU, + BT_8821C_1ANT_PHASE_2G); + + btc->btc_get(btc, BTC_GET_BL_WIFI_UNDER_B_MODE, + &wifi_under_b_mode); + + /* Set CCK Tx/Rx high Pri except 11b mode */ + if (wifi_under_b_mode) + btc->btc_write_1byte_bitmask(btc, 0x6cf, BIT(4), + 0x0); + else + btc->btc_write_1byte_bitmask(btc, 0x6cf, BIT(4), + 0x1); + /*Leap-AP protection will reopen when connecting AP*/ + h2c_parameter[0] = 0xc; + h2c_parameter[1] = 0x0; + btc->btc_fill_h2c(btc, 0x69, 2, h2c_parameter); + coex_sta->is_no_wl_5ms_extend = FALSE; + + halbtc8821c1ant_run_coex(btc, + BT_8821C_1ANT_RSN_2GMEDIA); + } + } else { + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], media disconnect notify\n"); + BTC_TRACE(trace_buf); + + btc->btc_write_1byte_bitmask(btc, 0x6cf, BIT(4), 0x0); + + coex_sta->cck_lock_ever = FALSE; + coex_sta->cck_lock_warn = FALSE; + coex_sta->cck_lock = FALSE; + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_MEDIADISCON); + } + btc->btc_get(btc, BTC_GET_U1_IOT_PEER, &coex_sta->wl_iot_peer); + halbtc8821c1ant_update_wifi_ch_info(btc, type); +} + +void ex_halbtc8821c1ant_specific_packet_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct coex_dm_8821c_1ant *coex_dm = &btc->coex_dm_8821c_1ant; + boolean under_4way = FALSE; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (type & BTC_5G_BAND) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], 5g special packet notify\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_5GSPECIALPKT); + return; + } + + btc->btc_get(btc, BTC_GET_BL_WIFI_4_WAY_PROGRESS, &under_4way); + + if (under_4way) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], specific Packet ---- under_4way!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wifi_high_pri_task1 = TRUE; + coex_sta->specific_pkt_period_cnt = 2; + } else if (type == BTC_PACKET_ARP) { + coex_dm->arp_cnt++; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], specific Packet ARP notify -cnt = %d\n", + coex_dm->arp_cnt); + BTC_TRACE(trace_buf); + + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], specific Packet DHCP or EAPOL notify [Type = %d]\n", + type); + BTC_TRACE(trace_buf); + + coex_sta->wifi_high_pri_task1 = TRUE; + coex_sta->specific_pkt_period_cnt = 2; + } + + if (coex_sta->wifi_high_pri_task1) { + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_SCAN, TRUE); + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_2GSPECIALPKT); + } +} + +void ex_halbtc8821c1ant_bt_info_notify(struct btc_coexist *btc, u8 *tmp_buf, + u8 length) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + u8 i, rsp_source = 0; + boolean wifi_connected = FALSE; + boolean wifi_busy = FALSE; + static boolean is_scoreboard_scan; + const u16 type_is_scan = BT_8821C_1ANT_SCBD_SCAN; + u8 type; + + rsp_source = tmp_buf[0] & 0xf; + if (rsp_source >= BT_8821C_1ANT_INFO_SRC_MAX) + rsp_source = BT_8821C_1ANT_INFO_SRC_WIFI_FW; + coex_sta->bt_info_c2h_cnt[rsp_source]++; + + if (rsp_source == BT_8821C_1ANT_INFO_SRC_BT_RSP || + rsp_source == BT_8821C_1ANT_INFO_SRC_BT_ACT) { + if (coex_sta->bt_disabled) { + coex_sta->bt_disabled = FALSE; + coex_sta->is_bt_reenable = TRUE; + coex_sta->cnt_bt_reenable = 15; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT enable detected by bt_info\n"); + BTC_TRACE(trace_buf); + } + } + + if (rsp_source == BT_8821C_1ANT_INFO_SRC_WIFI_FW) { +#if 0 + halbtc8821c1ant_update_bt_link_info(btc); + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_BTINFO); +#endif + return; + } + + if (length != 7) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Bt_info length = %d invalid!!\n", + length); + BTC_TRACE(trace_buf); + return; + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Bt_info[%d], len=%d, data=[%02x %02x %02x %02x %02x %02x]\n", + tmp_buf[0], length, tmp_buf[1], tmp_buf[2], tmp_buf[3], + tmp_buf[4], tmp_buf[5], tmp_buf[6]); + BTC_TRACE(trace_buf); + + for (i = 0; i < 7; i++) + coex_sta->bt_info_c2h[rsp_source][i] = tmp_buf[i]; + + if (coex_sta->bt_info_c2h[rsp_source][1] == coex_sta->bt_info_lb2 && + coex_sta->bt_info_c2h[rsp_source][2] == coex_sta->bt_info_lb3 && + coex_sta->bt_info_c2h[rsp_source][3] == coex_sta->bt_info_hb0 && + coex_sta->bt_info_c2h[rsp_source][4] == coex_sta->bt_info_hb1 && + coex_sta->bt_info_c2h[rsp_source][5] == coex_sta->bt_info_hb2 && + coex_sta->bt_info_c2h[rsp_source][6] == coex_sta->bt_info_hb3) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Return because Btinfo duplicate!!\n"); + BTC_TRACE(trace_buf); + return; + } + + coex_sta->bt_info_lb2 = coex_sta->bt_info_c2h[rsp_source][1]; + coex_sta->bt_info_lb3 = coex_sta->bt_info_c2h[rsp_source][2]; + coex_sta->bt_info_hb0 = coex_sta->bt_info_c2h[rsp_source][3]; + coex_sta->bt_info_hb1 = coex_sta->bt_info_c2h[rsp_source][4]; + coex_sta->bt_info_hb2 = coex_sta->bt_info_c2h[rsp_source][5]; + coex_sta->bt_info_hb3 = coex_sta->bt_info_c2h[rsp_source][6]; + + /* if 0xff, it means BT is under WHCK test */ + coex_sta->bt_whck_test = + ((coex_sta->bt_info_lb2 == 0xff) ? TRUE : FALSE); + + coex_sta->bt_create_connection = + ((coex_sta->bt_info_lb3 & BIT(7)) ? TRUE : FALSE); + + /* unit: %, value-100 to translate to unit: dBm */ + coex_sta->bt_rssi = coex_sta->bt_info_hb0 * 2 + 10; + + coex_sta->c2h_bt_remote_name_req = + ((coex_sta->bt_info_lb3 & BIT(5)) ? TRUE : FALSE); + + coex_sta->is_A2DP_3M = + ((coex_sta->bt_info_lb3 & BIT(4)) ? TRUE : FALSE); + + coex_sta->acl_busy = + ((coex_sta->bt_info_lb2 & BIT(3)) ? TRUE : FALSE); + + coex_sta->voice_over_HOGP = + ((coex_sta->bt_info_hb1 & BIT(4)) ? TRUE : FALSE); + + coex_sta->c2h_bt_inquiry_page = + ((coex_sta->bt_info_lb2 & BIT(2)) ? TRUE : FALSE); + + if (coex_sta->bt_inq_page_pre != coex_sta->c2h_bt_inquiry_page) { + coex_sta->bt_inq_page_pre = coex_sta->c2h_bt_inquiry_page; + coex_sta->bt_inq_page_remain = TRUE; + + if (!coex_sta->c2h_bt_inquiry_page) + coex_sta->bt_inq_page_downcount = 2; + } + + if ((coex_sta->bt_info_lb2 & 0x49) == 0x49) + coex_sta->a2dp_bit_pool = (coex_sta->bt_info_hb3 & 0x7f); + else + coex_sta->a2dp_bit_pool = 0; + + coex_sta->is_bt_a2dp_sink = + (coex_sta->bt_info_hb3 & BIT(7)) ? TRUE : FALSE; + + coex_sta->bt_retry_cnt = coex_sta->bt_info_lb3 & 0xf; + + bt_link_info->slave_role = coex_sta->bt_info_hb2 & 0x8; + + coex_sta->bt_a2dp_active = coex_sta->bt_info_hb2 & 0x4; + + /*for a2dp_active = 0 but bt pkt remain exist -> + * Use PS-TDMA to protect WL RX*/ + if (!coex_sta->bt_a2dp_active && coex_sta->bt_a2dp_active_pre) { + coex_sta->bt_a2dp_active_remain = TRUE; + coex_sta->bt_a2dp_active_downcount = 5; + } + + coex_sta->bt_a2dp_active_pre = coex_sta->bt_a2dp_active; + + coex_sta->hid_busy_num = (coex_sta->bt_info_hb2 & 0x30) >> 4; + + coex_sta->hid_pair_cnt = (coex_sta->bt_info_hb2 & 0xc0) >> 6; + + if (coex_sta->hid_pair_cnt > 0 && coex_sta->hid_busy_num >= 2) { + coex_sta->bt_418_hid_exist = TRUE; + } else if (coex_sta->hid_pair_cnt == 0 || + coex_sta->hid_busy_num == 1) { + coex_sta->bt_418_hid_exist = FALSE; + coex_sta->bt_ble_hid_exist = FALSE; + } + + coex_sta->is_bt_opp_exist = + (coex_sta->bt_info_hb2 & BIT(0)) ? TRUE : FALSE; + + if (coex_sta->bt_retry_cnt >= 1) + coex_sta->pop_event_cnt++; + + if (coex_sta->c2h_bt_remote_name_req) + coex_sta->cnt_remote_name_req++; + + if (coex_sta->bt_info_hb1 & BIT(1)) + coex_sta->cnt_reinit++; + + if ((coex_sta->bt_info_hb1 & BIT(2)) || + (coex_sta->bt_create_connection && + coex_sta->wl_pnp_wakeup_downcnt > 0)) { + coex_sta->cnt_setup_link++; + coex_sta->is_setup_link = TRUE; + + if (coex_sta->is_bt_reenable) + coex_sta->bt_relink_downcount = 6; + else + coex_sta->bt_relink_downcount = 2; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Re-Link start in BT info!!\n"); + BTC_TRACE(trace_buf); + } + + if (coex_sta->bt_info_hb1 & BIT(3)) + coex_sta->cnt_ign_wlan_act++; + + if (coex_sta->bt_info_hb1 & BIT(6)) + coex_sta->cnt_role_switch++; + + if (coex_sta->bt_info_hb1 & BIT(7)) + coex_sta->is_bt_multi_link = TRUE; + else + coex_sta->is_bt_multi_link = FALSE; + + if (coex_sta->bt_info_lb2 & BIT(5)) { + if (coex_sta->bt_info_hb1 & BIT(0)) { + /*BLE HID*/ + coex_sta->bt_ble_hid_exist = TRUE; + coex_sta->is_hid_rcu = FALSE; + } + } else if (coex_sta->bt_info_hb1 & BIT(0)) { + /*RCU*/ + coex_sta->is_hid_rcu = TRUE; + } else { + coex_sta->bt_ble_hid_exist = FALSE; + coex_sta->is_hid_rcu = FALSE; + } + + if (coex_sta->bt_info_hb1 & BIT(5)) + coex_sta->is_ble_scan_en = TRUE; + else + coex_sta->is_ble_scan_en = FALSE; + + if (coex_sta->bt_create_connection) { + coex_sta->cnt_page++; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + if (coex_sta->is_wifi_linkscan_process || + coex_sta->wifi_high_pri_task1 || + coex_sta->wifi_high_pri_task2 || wifi_busy) { + is_scoreboard_scan = TRUE; + halbtc8821c1ant_write_scbd(btc, type_is_scan, TRUE); + } else { + halbtc8821c1ant_write_scbd(btc, type_is_scan, FALSE); + } + } else { + if (is_scoreboard_scan) { + halbtc8821c1ant_write_scbd(btc, type_is_scan, FALSE); + is_scoreboard_scan = FALSE; + } + } + + /* Here we need to resend some wifi info to BT */ + /* because bt is reset and loss of the info. */ + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + /* Re-Init */ + if ((coex_sta->bt_info_hb1 & BIT(1))) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT ext info bit1 check, send wifi BW&Chnl to BT!!\n"); + BTC_TRACE(trace_buf); + if (wifi_connected) + type = BTC_MEDIA_CONNECT; + else + type = BTC_MEDIA_DISCONNECT; + halbtc8821c1ant_update_wifi_ch_info(btc, type); + } + + /* If Ignore_WLanAct && not SetUp_Link */ + if ((coex_sta->bt_info_hb1 & BIT(3)) && + (!(coex_sta->bt_info_hb1 & BIT(2)))) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT ext info bit3 check, set BT NOT to ignore Wlan active!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c1ant_ignore_wlan_act(btc, FC_EXCU, FALSE); + } + + halbtc8821c1ant_update_bt_link_info(btc); + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_BTINFO); +} + +void ex_halbtc8821c1ant_wl_fwdbginfo_notify(struct btc_coexist *btc, + u8 *tmp_buf, u8 length) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + u8 i = 0; + static u8 tmp_buf_pre[10]; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi Fw Dbg info = %d %d %d %d %d %d %d %d (len = %d)\n", + tmp_buf[0], tmp_buf[1], tmp_buf[2], tmp_buf[3], tmp_buf[4], + tmp_buf[5], tmp_buf[6], tmp_buf[7], length); + BTC_TRACE(trace_buf); + + if (tmp_buf[0] == 0x8) { + for (i = 1; i <= 7; i++) { + coex_sta->wl_fw_dbg_info[i] = + (tmp_buf[i] >= tmp_buf_pre[i]) ? + (tmp_buf[i] - tmp_buf_pre[i]) : + (255 - tmp_buf_pre[i] + tmp_buf[i]); + + tmp_buf_pre[i] = tmp_buf[i]; + } + } + + coex_sta->cnt_wl_fw_notify++; + halbtc8821c1ant_ccklock_action(btc); +} + +void ex_halbtc8821c1ant_rx_rate_change_notify(struct btc_coexist *btc, + BOOLEAN is_data_frame, + u8 btc_rate_id) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + if (is_data_frame) { + coex_sta->wl_rx_rate = btc_rate_id; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], rx_rate_change_notify data rate id = %d, RTS_Rate = %d\n", + coex_sta->wl_rx_rate, coex_sta->wl_rts_rx_rate); + BTC_TRACE(trace_buf); + } else { + coex_sta->wl_rts_rx_rate = btc_rate_id; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], rts_rate_change_notify RTS rate id = %d, RTS_Rate = %d\n", + coex_sta->wl_rts_rx_rate, coex_sta->wl_rts_rx_rate); + BTC_TRACE(trace_buf); + } + + halbtc8821c1ant_ccklock_detect(btc); +} + +void ex_halbtc8821c1ant_tx_rate_change_notify(struct btc_coexist *btc, + u8 tx_rate, u8 tx_retry_ratio, + u8 macid) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], tx_rate_change_notify Tx_Rate = %d, Tx_Retry_Ratio = %d, macid =%d\n", + tx_rate, tx_retry_ratio, macid); + BTC_TRACE(trace_buf); + + coex_sta->wl_tx_rate = tx_rate; + coex_sta->wl_tx_retry_ratio = tx_retry_ratio; + coex_sta->wl_tx_macid = macid; +} + +void ex_halbtc8821c1ant_rf_status_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "[BTCoex], RF Status notify\n"); + BTC_TRACE(trace_buf); + + if (type == BTC_RF_ON) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RF is turned ON!!\n"); + BTC_TRACE(trace_buf); + + btc->stop_coex_dm = FALSE; + btc->wl_rf_state_off = FALSE; + } else if (type == BTC_RF_OFF) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RF is turned OFF!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_ONOFF | + BT_8821C_1ANT_SCBD_SCAN | + BT_8821C_1ANT_SCBD_UNDERTEST, + FALSE); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_WOFF); + + halbtc8821c1ant_action_coex_all_off(btc); + + btc->stop_coex_dm = TRUE; + btc->wl_rf_state_off = TRUE; + + /* must place in the last step */ + halbtc8821c1ant_update_wifi_ch_info(btc, BTC_MEDIA_DISCONNECT); + } +} + +void ex_halbtc8821c1ant_halt_notify(struct btc_coexist *btc) +{ + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "[BTCoex], Halt notify\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_ONOFF | + BT_8821C_1ANT_SCBD_SCAN | + BT_8821C_1ANT_SCBD_UNDERTEST, + FALSE); + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_1ANT_PHASE_WOFF); + + halbtc8821c1ant_action_coex_all_off(btc); + + btc->stop_coex_dm = TRUE; + + /* must place in the last step */ + halbtc8821c1ant_update_wifi_ch_info(btc, BTC_MEDIA_DISCONNECT); +} + +void ex_halbtc8821c1ant_pnp_notify(struct btc_coexist *btc, u8 pnp_state) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct wifi_link_info_8821c_1ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_1ant; + static u8 pre_pnp_state; + u8 phase; + + if (pnp_state == BTC_WIFI_PNP_SLEEP || + pnp_state == BTC_WIFI_PNP_SLEEP_KEEP_ANT) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Pnp notify to SLEEP\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_write_scbd(btc, BT_8821C_1ANT_SCBD_ACTIVE | + BT_8821C_1ANT_SCBD_ONOFF | + BT_8821C_1ANT_SCBD_SCAN | + BT_8821C_1ANT_SCBD_UNDERTEST, + FALSE); + + if (pnp_state == BTC_WIFI_PNP_SLEEP_KEEP_ANT) { + if (wifi_link_info_ext->is_all_under_5g) + phase = BT_8821C_1ANT_PHASE_5G; + else + phase = BT_8821C_1ANT_PHASE_2G; + } else { + phase = BT_8821C_1ANT_PHASE_WOFF; + } + + halbtc8821c1ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + phase); + btc->stop_coex_dm = TRUE; + } else { + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Pnp notify to WAKE UP\n"); + BTC_TRACE(trace_buf); + coex_sta->wl_pnp_wakeup_downcnt = 3; + + /*WoWLAN*/ + if (pre_pnp_state == BTC_WIFI_PNP_SLEEP_KEEP_ANT || + pnp_state == BTC_WIFI_PNP_WOWLAN) { + coex_sta->run_time_state = TRUE; + btc->stop_coex_dm = FALSE; + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_PNP); + } + } + pre_pnp_state = pnp_state; +} + +void ex_halbtc8821c1ant_coex_dm_reset(struct btc_coexist *btc) +{ + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], *****************Coex DM Reset*****************\n"); + BTC_TRACE(trace_buf); + + halbtc8821c1ant_init_hw_config(btc, FALSE, FALSE); + halbtc8821c1ant_init_coex_dm(btc); +} + +void ex_halbtc8821c1ant_periodical(struct btc_coexist *btc) +{ + struct coex_sta_8821c_1ant *coex_sta = &btc->coex_sta_8821c_1ant; + struct btc_board_info *board_info = &btc->board_info; + boolean wifi_busy = FALSE; + u16 bt_scoreboard_val = 0; + boolean bt_relink_finish = FALSE, is_defreeze = FALSE, + bt_ctr_change = FALSE; + static u8 freeze_cnt; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ************* Periodical *************\n"); + BTC_TRACE(trace_buf); + + if (!btc->auto_report) + halbtc8821c1ant_query_bt_info(btc); + + bt_ctr_change = halbtc8821c1ant_monitor_bt_ctr(btc); + halbtc8821c1ant_monitor_wifi_ctr(btc); + halbtc8821c1ant_update_wifi_link_info(btc, + BT_8821C_1ANT_RSN_PERIODICAL); + halbtc8821c1ant_monitor_bt_enable(btc); + + if (coex_sta->bt_relink_downcount != 0) { + coex_sta->bt_relink_downcount--; + + if (coex_sta->bt_relink_downcount == 0) { + coex_sta->is_setup_link = FALSE; + bt_relink_finish = TRUE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Re-Link stop by periodical count-down!!\n"); + BTC_TRACE(trace_buf); + } + } + + if (coex_sta->bt_inq_page_downcount != 0) { + coex_sta->bt_inq_page_downcount--; + if (coex_sta->bt_relink_downcount == 0) { + coex_sta->bt_inq_page_remain = FALSE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT inquiry-page disappear!!\n"); + BTC_TRACE(trace_buf); + } + } + + if (coex_sta->bt_a2dp_active_downcount != 0) { + coex_sta->bt_a2dp_active_downcount--; + if (coex_sta->bt_a2dp_active_downcount == 0) { + coex_sta->bt_a2dp_active_remain = FALSE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT A2DP active disappear!!\n"); + BTC_TRACE(trace_buf); + } + } + + if (coex_sta->freeze_coexrun_by_btinfo) { + freeze_cnt++; + + if (freeze_cnt >= 5) { + freeze_cnt = 0; + coex_sta->freeze_coexrun_by_btinfo = FALSE; + is_defreeze = TRUE; + } + } else { + freeze_cnt = 0; + } + + /* for 4-way, DHCP, EAPOL packet */ + if (coex_sta->specific_pkt_period_cnt > 0) { + coex_sta->specific_pkt_period_cnt--; + + if (!coex_sta->freeze_coexrun_by_btinfo && + coex_sta->specific_pkt_period_cnt == 0) + coex_sta->wifi_high_pri_task1 = FALSE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Hi-Pri Task = %s\n", + (coex_sta->wifi_high_pri_task1 ? "Yes" : "No")); + BTC_TRACE(trace_buf); + } + + /*for A2DP glitch during connecting AP*/ + if (coex_sta->connect_ap_period_cnt > 0) + coex_sta->connect_ap_period_cnt--; + + if (coex_sta->wl_pnp_wakeup_downcnt > 0) { + coex_sta->wl_pnp_wakeup_downcnt--; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wl_pnp_wakeup_downcnt = %d!!\n", + coex_sta->wl_pnp_wakeup_downcnt); + BTC_TRACE(trace_buf); + } + + if (coex_sta->cnt_bt_reenable > 0) { + coex_sta->cnt_bt_reenable--; + if (coex_sta->cnt_bt_reenable == 0) { + coex_sta->is_bt_reenable = FALSE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT renable 30s finish!!\n"); + BTC_TRACE(trace_buf); + } + } + + if (halbtc8821c1ant_moniter_wifibt_status(btc) || bt_relink_finish || + coex_sta->is_set_ps_state_fail || is_defreeze || bt_ctr_change) + halbtc8821c1ant_run_coex(btc, BT_8821C_1ANT_RSN_PERIODICAL); +} + +/*#pragma optimize( "", off )*/ +#endif + +#endif /* #if (BT_SUPPORT == 1 && COEX_SUPPORT == 1) */ + + diff --git a/hal/btc/halbtc8821c1ant.h b/hal/btc/halbtc8821c1ant.h new file mode 100644 index 0000000..2afd70f --- /dev/null +++ b/hal/btc/halbtc8821c1ant.h @@ -0,0 +1,506 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#if (BT_SUPPORT == 1 && COEX_SUPPORT == 1) + +#if (RTL8821C_SUPPORT == 1) + +/* ******************************************* + * The following is for 8821C 1ANT BT Co-exist definition + * ******************************************* */ +#define BT_8821C_1ANT_COEX_DBG 0 +#define BT_AUTO_REPORT_ONLY_8821C_1ANT 1 + +#define BT_INFO_8821C_1ANT_B_FTP BIT(7) +#define BT_INFO_8821C_1ANT_B_A2DP BIT(6) +#define BT_INFO_8821C_1ANT_B_HID BIT(5) +#define BT_INFO_8821C_1ANT_B_SCO_BUSY BIT(4) +#define BT_INFO_8821C_1ANT_B_ACL_BUSY BIT(3) +#define BT_INFO_8821C_1ANT_B_INQ_PAGE BIT(2) +#define BT_INFO_8821C_1ANT_B_SCO_ESCO BIT(1) +#define BT_INFO_8821C_1ANT_B_CONNECTION BIT(0) + +#define BTC_RSSI_COEX_THRESH_TOL_8821C_1ANT 2 + +#define BT_8821C_1ANT_WIFI_NOISY_THRESH 30 +#define BT_8821C_1ANT_DEFAULT_ISOLATION 15 + +enum bt_8821c_1ant_signal_state { + BT_8821C_1ANT_GNT_SET_TO_LOW = 0x0, + BT_8821C_1ANT_GNT_SET_TO_HIGH = 0x1, + BT_8821C_1ANT_GNT_SET_BY_HW = 0x2, + BT_8821C_1ANT_GNT_SET_MAX +}; + +enum bt_8821c_1ant_path_ctrl_owner { + BT_8821C_1ANT_PCO_BTSIDE = 0x0, + BT_8821C_1ANT_PCO_WLSIDE = 0x1, + BT_8821C_1ANT_PCO_MAX +}; + +enum bt_8821c_1ant_gnt_ctrl_type { + BT_8821C_1ANT_GNT_TYPE_CTRL_BY_PTA = 0x0, + BT_8821C_1ANT_GNT_TYPE_CTRL_BY_SW = 0x1, + BT_8821C_1ANT_GNT_TYPE_MAX +}; + +enum bt_8821c_1ant_gnt_ctrl_block { + BT_8821C_1ANT_GNT_BLOCK_RFC_BB = 0x0, + BT_8821C_1ANT_GNT_BLOCK_RFC = 0x1, + BT_8821C_1ANT_GNT_BLOCK_BB = 0x2, + BT_8821C_1ANT_GNT_BLOCK_MAX +}; + +enum bt_8821c_1ant_lte_coex_table_type { + BT_8821C_1ANT_CTT_WL_VS_LTE = 0x0, + BT_8821C_1ANT_CTT_BT_VS_LTE = 0x1, + BT_8821C_1ANT_CTT_MAX +}; + +enum bt_8821c_1ant_lte_break_table_type { + BT_8821C_1ANT_LBTT_WL_BREAK_LTE = 0x0, + BT_8821C_1ANT_LBTT_BT_BREAK_LTE = 0x1, + BT_8821C_1ANT_LBTT_LTE_BREAK_WL = 0x2, + BT_8821C_1ANT_LBTT_LTE_BREAK_BT = 0x3, + BT_8821C_1ANT_LBTT_MAX +}; + +enum bt_info_src_8821c_1ant { + BT_8821C_1ANT_INFO_SRC_WIFI_FW = 0x0, + BT_8821C_1ANT_INFO_SRC_BT_RSP = 0x1, + BT_8821C_1ANT_INFO_SRC_BT_ACT = 0x2, + BT_8821C_1ANT_INFO_SRC_MAX +}; + +enum bt_8821c_1ant_bt_status { + BT_8821C_1ANT_BSTATUS_NCON_IDLE = 0x0, + BT_8821C_1ANT_BSTATUS_CON_IDLE = 0x1, + BT_8821C_1ANT_BSTATUS_INQ_PAGE = 0x2, + BT_8821C_1ANT_BSTATUS_ACL_BUSY = 0x3, + BT_8821C_1ANT_BSTATUS_SCO_BUSY = 0x4, + BT_8821C_1ANT_BSTATUS_ACL_SCO_BUSY = 0x5, + BT_8821C_1ANT_BSTATUS_MAX +}; + +enum bt_8821c_1ant_wifi_status { + BT_8821C_1ANT_WSTATUS_NCON_IDLE = 0x0, + BT_8821C_1ANT_WSTATUS_NCON_SCAN = 0x1, + BT_8821C_1ANT_WSTATUS_CON_SCAN = 0x2, + BT_8821C_1ANT_WSTATUS_CON_SPECPKT = 0x3, + BT_8821C_1ANT_WSTATUS_CON_IDLE = 0x4, + BT_8821C_1ANT_WSTATUS_CON_BUSY = 0x5, + BT_8821C_1ANT_WSTATUS_MAX +}; + +enum bt_8821c_1ant_coex_algo { + BT_8821C_1ANT_COEX_UNDEFINED = 0x0, + BT_8821C_1ANT_COEX_SCO = 0x1, + BT_8821C_1ANT_COEX_HID = 0x2, + BT_8821C_1ANT_COEX_A2DP = 0x3, + BT_8821C_1ANT_COEX_A2DP_PANHS = 0x4, + BT_8821C_1ANT_COEX_PAN = 0x5, + BT_8821C_1ANT_COEX_PANHS = 0x6, + BT_8821C_1ANT_COEX_PAN_A2DP = 0x7, + BT_8821C_1ANT_COEX_PAN_HID = 0x8, + BT_8821C_1ANT_COEX_HID_A2DP_PAN = 0x9, + BT_8821C_1ANT_COEX_HID_A2DP = 0xa, + BT_8821C_1ANT_COEX_MAX = 0xb, +}; + +enum bt_8821c_1ant_ext_ant_switch_type { + BT_8821C_1ANT_USE_DPDT = 0x0, + BT_8821C_1ANT_USE_SPDT = 0x1, + BT_8821C_1ANT_SWITCH_NONE = 0x2, + BT_8821C_1ANT_SWITCH_MAX +}; + + +enum bt_8821c_1ant_ext_ant_switch_ctrl_type { + BT_8821C_1ANT_CTRL_BY_BBSW = 0x0, + BT_8821C_1ANT_CTRL_BY_PTA = 0x1, + BT_8821C_1ANT_CTRL_BY_ANTDIV = 0x2, + BT_8821C_1ANT_CTRL_BY_MAC = 0x3, + BT_8821C_1ANT_CTRL_BY_BT = 0x4, + BT_8821C_1ANT_CTRL_BY_FW = 0x5, + BT_8821C_1ANT_CTRL_MAX +}; + +enum bt_8821c_1ant_ext_ant_switch_pos_type { + BT_8821C_1ANT_TO_BT = 0x0, + BT_8821C_1ANT_TO_WLG = 0x1, + BT_8821C_1ANT_TO_WLA = 0x2, + BT_8821C_1ANT_TO_NOCARE = 0x3, + BT_8821C_1ANT_TO_MAX +}; + +enum bt_8821c_1ant_phase { + BT_8821C_1ANT_PHASE_INIT = 0x0, + BT_8821C_1ANT_PHASE_WONLY = 0x1, + BT_8821C_1ANT_PHASE_WOFF = 0x2, + BT_8821C_1ANT_PHASE_2G = 0x3, + BT_8821C_1ANT_PHASE_5G = 0x4, + BT_8821C_1ANT_PHASE_BTMP = 0x5, + BT_8821C_1ANT_PHASE_ANTDET = 0x6, + BT_8821C_1ANT_PHASE_POWERON = 0x7, + BT_8821C_1ANT_PHASE_MCC = 0x8, + BT_8821C_1ANT_PHASE_MAX +}; + +enum bt_8821c_1ant_scoreboard { + BT_8821C_1ANT_SCBD_ACTIVE = BIT(0), + BT_8821C_1ANT_SCBD_ONOFF = BIT(1), + BT_8821C_1ANT_SCBD_SCAN = BIT(2), + BT_8821C_1ANT_SCBD_UNDERTEST = BIT(3), + BT_8821C_1ANT_SCBD_WLBUSY = BIT(6), + BT_8821C_1ANT_SCBD_TDMA = BIT(9), + BT_8821C_1ANT_SCBD_BTCQDDR = BIT(10), + BT_8821C_1ANT_SCBD_ALL = 0xffff +}; + +enum bt_8821c_1ant_RUNREASON { + BT_8821C_1ANT_RSN_2GSCANSTART = 0x0, + BT_8821C_1ANT_RSN_5GSCANSTART = 0x1, + BT_8821C_1ANT_RSN_SCANFINISH = 0x2, + BT_8821C_1ANT_RSN_2GSWITCHBAND = 0x3, + BT_8821C_1ANT_RSN_5GSWITCHBAND = 0x4, + BT_8821C_1ANT_RSN_2GCONSTART = 0x5, + BT_8821C_1ANT_RSN_5GCONSTART = 0x6, + BT_8821C_1ANT_RSN_2GCONFINISH = 0x7, + BT_8821C_1ANT_RSN_5GCONFINISH = 0x8, + BT_8821C_1ANT_RSN_2GMEDIA = 0x9, + BT_8821C_1ANT_RSN_5GMEDIA = 0xa, + BT_8821C_1ANT_RSN_MEDIADISCON = 0xb, + BT_8821C_1ANT_RSN_2GSPECIALPKT = 0xc, + BT_8821C_1ANT_RSN_5GSPECIALPKT = 0xd, + BT_8821C_1ANT_RSN_BTINFO = 0xe, + BT_8821C_1ANT_RSN_PERIODICAL = 0xf, + BT_8821C_1ANT_RSN_PNP = 0x10, + BT_8821C_1ANT_RSN_LPS = 0x11, + BT_8821C_1ANT_RSN_MAX +}; + +enum bt_8821c_1ant_WL_LINK_MODE { + BT_8821C_1ANT_WLINK_2G1PORT = 0x0, + BT_8821C_1ANT_WLINK_2GMPORT = 0x1, + BT_8821C_1ANT_WLINK_25GMPORT = 0x2, + BT_8821C_1ANT_WLINK_5G = 0x3, + BT_8821C_1ANT_WLINK_2GGO = 0x4, + BT_8821C_1ANT_WLINK_BTMR = 0x5, + BT_8821C_1ANT_WLINK_MAX +}; + +struct coex_dm_8821c_1ant { + /* hw setting */ + u32 cur_ant_pos_type; + + /* fw mechanism */ + boolean cur_ignore_wlan_act; + + u8 cur_ps_tdma; + u8 ps_tdma_para[5]; + boolean cur_ps_tdma_on; + + boolean cur_bt_auto_report; + u8 cur_lps; + u8 cur_rpwm; + + /* sw mechanism */ + boolean cur_low_penalty_ra; + + u32 cur_val0x6c0; + u32 cur_val0x6c4; + u32 cur_val0x6c8; + u8 cur_val0x6cc; + + /* algorithm related */ + u8 cur_algorithm; + u8 bt_status; + u8 wifi_chnl_info[3]; + + u32 arp_cnt; + + u32 cur_ext_ant_switch_status; + u32 setting_tdma; +}; + +struct coex_sta_8821c_1ant { + boolean bt_disabled; + boolean bt_link_exist; + boolean sco_exist; + boolean a2dp_exist; + boolean hid_exist; + boolean pan_exist; + boolean msft_mr_exist; + boolean bt_a2dp_active; + u8 num_of_profile; + + boolean under_lps; + boolean under_ips; + u32 specific_pkt_period_cnt; + u32 high_priority_tx; + u32 high_priority_rx; + u32 low_priority_tx; + u32 low_priority_rx; + boolean bt_ctr_ok; + boolean is_hi_pri_rx_overhead; + s8 bt_rssi; + u8 pre_bt_rssi_state; + u8 pre_wifi_rssi_state[4]; + u8 bt_info_c2h[BT_8821C_1ANT_INFO_SRC_MAX][BTC_BTINFO_LENGTH_MAX]; + u32 bt_info_c2h_cnt[BT_8821C_1ANT_INFO_SRC_MAX]; + boolean bt_whck_test; + boolean c2h_bt_inquiry_page; + boolean bt_inq_page_pre; + boolean bt_inq_page_remain; + boolean c2h_bt_remote_name_req; + boolean c2h_bt_page; + boolean bt_a2dp_active_pre; + boolean bt_a2dp_active_remain; + + boolean wifi_high_pri_task1; + boolean wifi_high_pri_task2; + + u8 bt_info_lb2; + u8 bt_info_lb3; + u8 bt_info_hb0; + u8 bt_info_hb1; + u8 bt_info_hb2; + u8 bt_info_hb3; + + u32 pop_event_cnt; + u8 scan_ap_num; + u8 bt_retry_cnt; + + u32 crc_ok_cck; + u32 crc_ok_11g; + u32 crc_ok_11n; + u32 crc_ok_11n_vht; + + u32 crc_err_cck; + u32 crc_err_11g; + u32 crc_err_11n; + u32 crc_err_11n_vht; + + boolean cck_lock; + boolean cck_lock_ever; + boolean cck_lock_warn; + + u8 coex_table_type; + boolean force_lps_ctrl; + boolean concurrent_rx_mode_on; + u16 score_board; + u8 isolation_btween_wb; /* 0~ 50 */ + + u8 a2dp_bit_pool; + u8 kt_ver; + boolean acl_busy; + boolean bt_create_connection; + + u32 bt_coex_supported_feature; + u32 bt_coex_supported_version; + + u8 bt_ble_scan_type; + u32 bt_ble_scan_para[3]; + + boolean run_time_state; + boolean freeze_coexrun_by_btinfo; + + boolean is_A2DP_3M; + boolean voice_over_HOGP; + boolean bt_418_hid_exist; + boolean bt_ble_hid_exist; + u8 forbidden_slot; + u8 hid_busy_num; + u8 hid_pair_cnt; + + u32 cnt_remote_name_req; + u32 cnt_setup_link; + u32 cnt_reinit; + u32 cnt_ign_wlan_act; + u32 cnt_page; + u32 cnt_role_switch; + u32 cnt_wl_fw_notify; + + u16 bt_reg_vendor_ac; + u16 bt_reg_vendor_ae; + + boolean is_setup_link; + u8 wl_noisy_level; + u32 gnt_error_cnt; + + u8 bt_afh_map[10]; + u8 bt_relink_downcount; + u8 bt_inq_page_downcount; + u8 bt_a2dp_active_downcount; + boolean is_tdma_btautoslot; + + u8 switch_band_notify_to; + + boolean is_hid_low_pri_tx_overhead; + boolean is_bt_multi_link; + boolean is_bt_a2dp_sink; + boolean is_set_ps_state_fail; + u8 cnt_set_ps_state_fail; + + u8 wl_fw_dbg_info[10]; + u8 wl_rx_rate; + u8 wl_tx_rate; + u8 wl_rts_rx_rate; + u8 wl_center_channel; + u8 wl_tx_macid; + u8 wl_tx_retry_ratio; + + u16 score_board_WB; + boolean is_hid_rcu; + u8 bt_a2dp_vendor_id; + u32 bt_a2dp_device_name; + u32 bt_a2dp_flush_time; + boolean is_ble_scan_en; + + boolean is_bt_opp_exist; + boolean gl_wifi_busy; + u8 connect_ap_period_cnt; + + boolean is_bt_reenable; + u8 cnt_bt_reenable; + boolean is_wifi_linkscan_process; + u8 wl_coex_mode; + u8 wl_pnp_wakeup_downcnt; + u32 coex_run_cnt; + boolean is_no_wl_5ms_extend; + + u16 wl_0x42a_backup; + u32 wl_0x430_backup; + u32 wl_0x434_backup; + u8 wl_0x455_backup; + + boolean wl_tx_limit_en; + boolean wl_ampdu_limit_en; + boolean wl_rxagg_limit_en; + u8 wl_rxagg_size; + u8 coex_run_reason; + + u8 tdma_timer_base; + boolean wl_slot_toggle; + boolean wl_slot_toggle_change; /* if toggle to no-toggle */ + u8 wl_iot_peer; +}; + + +#define BT_8821C_1ANT_EXT_BAND_SWITCH_USE_DPDT 0 +#define BT_8821C_1ANT_EXT_BAND_SWITCH_USE_SPDT 1 + +struct rfe_type_8821c_1ant { + u8 rfe_module_type; + boolean ext_ant_switch_exist; + /* 0:DPDT, 1:SPDT */ + u8 ext_ant_switch_type; + /* iF 0: DPDT_P=0, DPDT_N=1 => BTG to Main, WL_A+G to Aux */ + u8 ext_ant_switch_ctrl_polarity; + + boolean ext_band_switch_exist; + /* 0:DPDT, 1:SPDT */ + u8 ext_band_switch_type; + u8 ext_band_switch_ctrl_polarity; + boolean ant_at_main_port; + + /* If TRUE: WLG at BTG, If FALSE: WLG at WLAG */ + boolean wlg_locate_at_btg; + + /* If diversity on */ + boolean ext_ant_switch_diversity; +}; + +struct wifi_link_info_8821c_1ant { + u8 num_of_active_port; + u32 port_connect_status; + boolean is_all_under_5g; + boolean is_mcc_25g; + boolean is_p2p_connected; + boolean is_connected; +}; + +/* ******************************************* + * The following is interface which will notify coex module. + * ******************************************* */ +void ex_halbtc8821c1ant_power_on_setting(struct btc_coexist *btc); +void ex_halbtc8821c1ant_pre_load_firmware(struct btc_coexist *btc); +void ex_halbtc8821c1ant_init_hw_config(struct btc_coexist *btc, + boolean wifi_only); +void ex_halbtc8821c1ant_init_coex_dm(struct btc_coexist *btc); +void ex_halbtc8821c1ant_ips_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c1ant_lps_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c1ant_scan_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c1ant_switchband_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c1ant_connect_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c1ant_media_status_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c1ant_specific_packet_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c1ant_bt_info_notify(struct btc_coexist *btc, + u8 *tmp_buf, u8 length); +void ex_halbtc8821c1ant_wl_fwdbginfo_notify(struct btc_coexist *btc, + u8 *tmp_buf, u8 length); +void ex_halbtc8821c1ant_rx_rate_change_notify(struct btc_coexist *btc, + BOOLEAN is_data_frame, + u8 btc_rate_id); +void ex_halbtc8821c1ant_tx_rate_change_notify(struct btc_coexist *btc, + u8 tx_rate, + u8 tx_retry_ratio, u8 macid); +void ex_halbtc8821c1ant_rf_status_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c1ant_halt_notify(struct btc_coexist *btc); +void ex_halbtc8821c1ant_pnp_notify(struct btc_coexist *btc, + u8 pnp_state); +void ex_halbtc8821c1ant_coex_dm_reset(struct btc_coexist *btc); +void ex_halbtc8821c1ant_periodical(struct btc_coexist *btc); +void ex_halbtc8821c1ant_display_simple_coex_info(struct btc_coexist *btc); +void ex_halbtc8821c1ant_display_coex_info(struct btc_coexist *btc); + +#else +#define ex_halbtc8821c1ant_power_on_setting(btc) +#define ex_halbtc8821c1ant_pre_load_firmware(btc) +#define ex_halbtc8821c1ant_init_hw_config(btc, wifi_only) +#define ex_halbtc8821c1ant_init_coex_dm(btc) +#define ex_halbtc8821c1ant_ips_notify(btc, type) +#define ex_halbtc8821c1ant_lps_notify(btc, type) +#define ex_halbtc8821c1ant_scan_notify(btc, type) +#define ex_halbtc8821c1ant_switchband_notify(btc, type) +#define ex_halbtc8821c1ant_connect_notify(btc, type) +#define ex_halbtc8821c1ant_media_status_notify(btc, type) +#define ex_halbtc8821c1ant_specific_packet_notify(btc, type) +#define ex_halbtc8821c1ant_bt_info_notify(btc, tmp_buf, length) +#define ex_halbtc8821c1ant_wl_fwdbginfo_notify(btc, tmp_buf, length) +#define ex_halbtc8821c1ant_rx_rate_change_notify(btc, is_data_frame, \ + btc_rate_id) +#define ex_halbtc8821c1ant_tx_rate_change_notify(btcoexist, tx_rate, \ + tx_retry_ratio, macid) +#define ex_halbtc8821c1ant_rf_status_notify(btc, type) +#define ex_halbtc8821c1ant_halt_notify(btc) +#define ex_halbtc8821c1ant_pnp_notify(btc, pnp_state) +#define ex_halbtc8821c1ant_coex_dm_reset(btc) +#define ex_halbtc8821c1ant_periodical(btc) +#define ex_halbtc8821c1ant_display_simple_coex_info(btc) +#define ex_halbtc8821c1ant_display_coex_info(btc) +#endif + +#endif + + diff --git a/hal/btc/halbtc8821c2ant.c b/hal/btc/halbtc8821c2ant.c new file mode 100644 index 0000000..b9ea1e5 --- /dev/null +++ b/hal/btc/halbtc8821c2ant.c @@ -0,0 +1,5660 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include "mp_precomp.h" + +#if (BT_SUPPORT == 1 && COEX_SUPPORT == 1) + +#if (RTL8821C_SUPPORT == 1) +static u8 *trace_buf = &gl_btc_trace_buf[0]; + +const char *const glbt_info_src_8821c_2ant[] = { + "BT Info[wifi fw]", + "BT Info[bt rsp]", + "BT Info[bt auto report]", +}; + +u32 glcoex_ver_date_8821c_2ant = 20200730; +u32 glcoex_ver_8821c_2ant = 0x51; +u32 glcoex_ver_btdesired_8821c_2ant = 0x50; +u32 glcoex_ver_wldesired_8821c_2ant = 0x170011; + +static +u8 halbtc8821c2ant_bt_rssi_state(struct btc_coexist *btc, + u8 *ppre_bt_rssi_state, u8 level_num, + u8 rssi_thresh, u8 rssi_thresh1) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + s32 bt_rssi = 0; + u8 bt_rssi_state = *ppre_bt_rssi_state; + + bt_rssi = coex_sta->bt_rssi; + + if (level_num == 2) { + if ((*ppre_bt_rssi_state == BTC_RSSI_STATE_LOW) || + (*ppre_bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) { + if (bt_rssi >= (rssi_thresh + + BTC_RSSI_COEX_THRESH_TOL_8821C_2ANT)) + bt_rssi_state = BTC_RSSI_STATE_HIGH; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_LOW; + } else { + if (bt_rssi < rssi_thresh) + bt_rssi_state = BTC_RSSI_STATE_LOW; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_HIGH; + } + } else if (level_num == 3) { + if (rssi_thresh > rssi_thresh1) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Rssi thresh error!!\n"); + BTC_TRACE(trace_buf); + return *ppre_bt_rssi_state; + } + + if ((*ppre_bt_rssi_state == BTC_RSSI_STATE_LOW) || + (*ppre_bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) { + if (bt_rssi >= (rssi_thresh + + BTC_RSSI_COEX_THRESH_TOL_8821C_2ANT)) + bt_rssi_state = BTC_RSSI_STATE_MEDIUM; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_LOW; + } else if ((*ppre_bt_rssi_state == BTC_RSSI_STATE_MEDIUM) || + (*ppre_bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) { + if (bt_rssi >= (rssi_thresh1 + + BTC_RSSI_COEX_THRESH_TOL_8821C_2ANT)) + bt_rssi_state = BTC_RSSI_STATE_HIGH; + else if (bt_rssi < rssi_thresh) + bt_rssi_state = BTC_RSSI_STATE_LOW; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_MEDIUM; + } else { + if (bt_rssi < rssi_thresh1) + bt_rssi_state = BTC_RSSI_STATE_MEDIUM; + else + bt_rssi_state = BTC_RSSI_STATE_STAY_HIGH; + } + } + + *ppre_bt_rssi_state = bt_rssi_state; + + return bt_rssi_state; +} + +static +u8 halbtc8821c2ant_wifi_rssi_state(struct btc_coexist *btc, + u8 *pprewifi_rssi_state, + u8 level_num, + u8 rssi_thresh, u8 rssi_thresh1) +{ + s32 wifi_rssi = 0; + u8 wifi_rssi_state = *pprewifi_rssi_state; + + btc->btc_get(btc, BTC_GET_S4_WIFI_RSSI, &wifi_rssi); + + if (level_num == 2) { + if ((*pprewifi_rssi_state == BTC_RSSI_STATE_LOW) || + (*pprewifi_rssi_state == BTC_RSSI_STATE_STAY_LOW)) { + if (wifi_rssi >= (rssi_thresh + + BTC_RSSI_COEX_THRESH_TOL_8821C_2ANT)) + wifi_rssi_state = BTC_RSSI_STATE_HIGH; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_LOW; + } else { + if (wifi_rssi < rssi_thresh) + wifi_rssi_state = BTC_RSSI_STATE_LOW; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_HIGH; + } + } else if (level_num == 3) { + if (rssi_thresh > rssi_thresh1) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi RSSI thresh error!!\n"); + BTC_TRACE(trace_buf); + return *pprewifi_rssi_state; + } + + if ((*pprewifi_rssi_state == BTC_RSSI_STATE_LOW) || + (*pprewifi_rssi_state == BTC_RSSI_STATE_STAY_LOW)) { + if (wifi_rssi >= (rssi_thresh + + BTC_RSSI_COEX_THRESH_TOL_8821C_2ANT)) + wifi_rssi_state = BTC_RSSI_STATE_MEDIUM; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_LOW; + } else if ((*pprewifi_rssi_state == BTC_RSSI_STATE_MEDIUM) || + (*pprewifi_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) { + if (wifi_rssi >= (rssi_thresh1 + + BTC_RSSI_COEX_THRESH_TOL_8821C_2ANT)) + wifi_rssi_state = BTC_RSSI_STATE_HIGH; + else if (wifi_rssi < rssi_thresh) + wifi_rssi_state = BTC_RSSI_STATE_LOW; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_MEDIUM; + } else { + if (wifi_rssi < rssi_thresh1) + wifi_rssi_state = BTC_RSSI_STATE_MEDIUM; + else + wifi_rssi_state = BTC_RSSI_STATE_STAY_HIGH; + } + } + + *pprewifi_rssi_state = wifi_rssi_state; + + return wifi_rssi_state; +} + +static void +halbtc8821c2ant_limited_tx(struct btc_coexist *btc, boolean force_exec, + boolean tx_limit_en, boolean ampdu_limit_en) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct wifi_link_info_8821c_2ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_2ant; + boolean wifi_under_b_mode = FALSE; + + /* Force Max Tx retry limit = 8*/ + if (!coex_sta->wl_tx_limit_en) { + coex_sta->wl_0x430_backup = btc->btc_read_4byte(btc, 0x430); + coex_sta->wl_0x434_backup = btc->btc_read_4byte(btc, 0x434); + coex_sta->wl_0x42a_backup = btc->btc_read_2byte(btc, 0x42a); + } + + if (!coex_sta->wl_ampdu_limit_en) + coex_sta->wl_0x455_backup = btc->btc_read_1byte(btc, 0x455); + + if (!force_exec && tx_limit_en == coex_sta->wl_tx_limit_en && + ampdu_limit_en == coex_sta->wl_ampdu_limit_en) + return; + + coex_sta->wl_tx_limit_en = tx_limit_en; + coex_sta->wl_ampdu_limit_en = ampdu_limit_en; + + if (tx_limit_en) { + /* Set BT polluted packet on for Tx rate adaptive not + * including Tx retry break by PTA, 0x45c[19] =1 + * Set queue life time to avoid can't reach tx retry limit + * if tx is always break by GNT_BT. + */ + btc->btc_write_1byte_bitmask(btc, 0x45e, 0x8, 0x1); + btc->btc_write_1byte_bitmask(btc, 0x426, 0xf, 0xf); + + /* Max Tx retry limit = 8*/ + btc->btc_write_2byte(btc, 0x42a, 0x0808); + + btc->btc_get(btc, BTC_GET_BL_WIFI_UNDER_B_MODE, + &wifi_under_b_mode); + + /* Auto rate fallback step within 8 retry*/ + if (wifi_under_b_mode) { + btc->btc_write_4byte(btc, 0x430, 0x1000000); + btc->btc_write_4byte(btc, 0x434, 0x1010101); + } else { + btc->btc_write_4byte(btc, 0x430, 0x1000000); + btc->btc_write_4byte(btc, 0x434, 0x4030201); + } + } else { + /* Set BT polluted packet on for Tx rate adaptive not + *including Tx retry break by PTA, 0x45c[19] =1 + */ + btc->btc_write_1byte_bitmask(btc, 0x45e, 0x8, 0x0); + btc->btc_write_1byte_bitmask(btc, 0x426, 0xf, 0x0); + + /* Set queue life time to avoid can't reach tx retry limit + * if tx is always break by GNT_BT. + */ + if (wifi_link_info_ext->num_of_active_port == 1) + btc->btc_write_1byte_bitmask(btc, 0x426, 0xf, 0x0); + + /* Recovery Max Tx retry limit*/ + btc->btc_write_2byte(btc, 0x42a, coex_sta->wl_0x42a_backup); + btc->btc_write_4byte(btc, 0x430, coex_sta->wl_0x430_backup); + btc->btc_write_4byte(btc, 0x434, coex_sta->wl_0x434_backup); + } + + if (ampdu_limit_en) + btc->btc_write_1byte(btc, 0x455, 0x20); + else + btc->btc_write_1byte(btc, 0x455, coex_sta->wl_0x455_backup); +} + +static void +halbtc8821c2ant_limited_rx(struct btc_coexist *btc, boolean force_exec, + boolean rej_ap_agg_pkt, boolean bt_ctrl_agg_buf_size, + u8 agg_buf_size) +{ +#if 0 + struct coex_sta_8822b_2ant *coex_sta = &btc->coex_sta_8822b_2ant; + boolean reject_rx_agg = rej_ap_agg_pkt; + boolean bt_ctrl_rx_agg_size = bt_ctrl_agg_buf_size; + u8 rx_agg_size = agg_buf_size; + + if (!force_exec && + bt_ctrl_agg_buf_size == coex_sta->wl_rxagg_limit_en && + agg_buf_size == coex_sta->wl_rxagg_size) + return; + + coex_sta->wl_rxagg_limit_en = bt_ctrl_agg_buf_size; + coex_sta->wl_rxagg_size = agg_buf_size; + + /*btc->btc_set(btc, BTC_SET_BL_TO_REJ_AP_AGG_PKT, &reject_rx_agg);*/ + /* decide BT control aggregation buf size or not */ + btc->btc_set(btc, BTC_SET_BL_BT_CTRL_AGG_SIZE, &bt_ctrl_rx_agg_size); + /* aggregation buf size, only work when BT control Rx aggregation size*/ + btc->btc_set(btc, BTC_SET_U1_AGG_BUF_SIZE, &rx_agg_size); + /* real update aggregation setting */ + btc->btc_set(btc, BTC_SET_ACT_AGGREGATE_CTRL, NULL); +#endif +} + +static void +halbtc8821c2ant_ccklock_action(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + u8 h2c_parameter[2] = {0}; + static u8 cnt; + boolean wifi_busy = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + if (!coex_sta->gl_wifi_busy || + coex_sta->wl_iot_peer == BTC_IOT_PEER_CISCO) { + cnt = 0; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi is not busy or CISCO AP, return!!\n"); + BTC_TRACE(trace_buf); + return; + } + + if (!coex_sta->is_no_wl_5ms_extend && coex_sta->force_lps_ctrl && + !coex_sta->cck_lock_ever) { + if (coex_sta->wl_fw_dbg_info[7] <= 5 && wifi_busy) + cnt++; + else + cnt = 0; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], 5ms WL slot extend cnt = %d!!\n", cnt); + BTC_TRACE(trace_buf); + + if (cnt == 7) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], set h2c 0x69 opcode 12 to turn off 5ms WL slot extend!!\n"); + BTC_TRACE(trace_buf); + + h2c_parameter[0] = 0xc; + h2c_parameter[1] = 0x1; + btc->btc_fill_h2c(btc, 0x69, 2, h2c_parameter); + coex_sta->is_no_wl_5ms_extend = TRUE; + cnt = 0; + } + } else if (coex_sta->is_no_wl_5ms_extend && coex_sta->cck_lock) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], set h2c 0x69 opcode 12 to turn on 5ms WL slot extend!!\n"); + BTC_TRACE(trace_buf); + + h2c_parameter[0] = 0xc; + h2c_parameter[1] = 0x0; + btc->btc_fill_h2c(btc, 0x69, 2, h2c_parameter); + coex_sta->is_no_wl_5ms_extend = FALSE; + } +} + +static void +halbtc8821c2ant_ccklock_detect(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + struct wifi_link_info_8821c_2ant *link_info_ext = + &btc->wifi_link_info_8821c_2ant; + boolean is_cck_lock_rate = FALSE; + + if (coex_dm->bt_status == BTC_BTSTATUS_INQ_PAGE || + coex_sta->is_setup_link) + return; + + if (coex_sta->wl_rx_rate <= BTC_CCK_2 || + coex_sta->wl_rts_rx_rate <= BTC_CCK_2) + is_cck_lock_rate = TRUE; + + if (link_info_ext->is_connected && coex_sta->gl_wifi_busy && + (coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_ACL_BUSY || + coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_ACL_SCO_BUSY || + coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_SCO_BUSY)) { + if (coex_sta->wl_rx_rate == BTC_CCK_5_5 || + coex_sta->wl_rx_rate == BTC_OFDM_6 || + coex_sta->wl_rx_rate == BTC_MCS_0) { + coex_sta->cck_lock_warn = TRUE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], cck lock warning...\n"); + BTC_TRACE(trace_buf); + } else if ((coex_sta->wl_rx_rate == BTC_CCK_1) || + (coex_sta->wl_rx_rate == BTC_CCK_2) || + (coex_sta->wl_rts_rx_rate == BTC_CCK_1) || + (coex_sta->wl_rts_rx_rate == BTC_CCK_2)) { + coex_sta->cck_lock = TRUE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], cck locking...\n"); + BTC_TRACE(trace_buf); + } else { + coex_sta->cck_lock_warn = FALSE; + coex_sta->cck_lock = FALSE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], cck unlock...\n"); + BTC_TRACE(trace_buf); + } + } else { + coex_sta->cck_lock_warn = FALSE; + coex_sta->cck_lock = FALSE; + } +} + +static void +halbtc8821c2ant_set_tdma_timer_base(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + u16 tbtt_interval = 100; + u8 h2c_para[2] = {0xb, 0x1}; + + btc->btc_get(btc, BTC_GET_U2_BEACON_PERIOD, &tbtt_interval); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], tbtt_interval = %d\n", tbtt_interval); + BTC_TRACE(trace_buf); + + /* Add for JIRA coex-256 */ + if (type == 3 && tbtt_interval >= 100) { /* 50ms-slot */ + if (coex_sta->tdma_timer_base == 3) + return; + + h2c_para[1] = (tbtt_interval / 50) - 1; + h2c_para[1] = h2c_para[1] | 0xc0; /* 50ms-slot */ + coex_sta->tdma_timer_base = 3; + } else if (tbtt_interval < 80 && tbtt_interval > 0) { + if (coex_sta->tdma_timer_base == 2) + return; + h2c_para[1] = (100 / tbtt_interval); + + if (100 % tbtt_interval != 0) + h2c_para[1] = h2c_para[1] + 1; + + h2c_para[1] = h2c_para[1] & 0x3f; + coex_sta->tdma_timer_base = 2; + } else if (tbtt_interval >= 180) { + if (coex_sta->tdma_timer_base == 1) + return; + h2c_para[1] = (tbtt_interval / 100); + + if (tbtt_interval % 100 <= 80) + h2c_para[1] = h2c_para[1] - 1; + + h2c_para[1] = h2c_para[1] & 0x3f; + h2c_para[1] = h2c_para[1] | 0x80; + coex_sta->tdma_timer_base = 1; + } else { + if (coex_sta->tdma_timer_base == 0) + return; + h2c_para[1] = 0x1; + coex_sta->tdma_timer_base = 0; + } + + btc->btc_fill_h2c(btc, 0x69, 2, h2c_para); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s() h2c_0x69 = 0x%x\n", __func__, h2c_para[1]); + BTC_TRACE(trace_buf); +} + +static +void halbtc8821c2ant_coex_switch_thres(struct btc_coexist *btc, + u8 isolation_measuared) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + s8 interference_wl_tx = 0, interference_bt_tx = 0; + + interference_wl_tx = BT_8821C_2ANT_WIFI_MAX_TX_POWER - + isolation_measuared; + interference_bt_tx = BT_8821C_2ANT_BT_MAX_TX_POWER - + isolation_measuared; + + coex_sta->wifi_coex_thres = BT_8821C_2ANT_WIFI_RSSI_COEXSWITCH_THRES1; + coex_sta->wifi_coex_thres2 = BT_8821C_2ANT_WIFI_RSSI_COEXSWITCH_THRES2; + + coex_sta->bt_coex_thres = BT_8821C_2ANT_BT_RSSI_COEXSWITCH_THRES1; + coex_sta->bt_coex_thres2 = BT_8821C_2ANT_BT_RSSI_COEXSWITCH_THRES2; +} + +static +void halbtc8821c2ant_low_penalty_ra(struct btc_coexist *btc, + boolean force_exec, boolean low_penalty_ra, + u8 thres) +{ + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + static u8 cur_thres; + + if (!force_exec) { + if (low_penalty_ra == coex_dm->cur_low_penalty_ra && + thres == cur_thres) + return; + } + + if (low_penalty_ra) + btc->btc_phydm_modify_RA_PCR_threshold(btc, 0, thres); + else + btc->btc_phydm_modify_RA_PCR_threshold(btc, 0, 0); + + coex_dm->cur_low_penalty_ra = low_penalty_ra; + cur_thres = thres; +} + +static +void halbtc8821c2ant_set_antdiv_hwsw(struct btc_coexist *btc, + boolean force_exec, boolean is_hw_div) +{ + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + static u8 pre_antdiv_type; + + coex_dm->cur_antdiv_type = ((is_hw_div) ? 1 : 0); + + if (!force_exec) { + if (coex_dm->cur_antdiv_type == pre_antdiv_type) + return; + } + + btc->btc_phydm_modify_antdiv_hwsw(btc, coex_dm->cur_antdiv_type); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s = %d!!\n", __func__, + coex_dm->cur_antdiv_type); + BTC_TRACE(trace_buf); + + pre_antdiv_type = coex_dm->cur_antdiv_type; +} + +static boolean +halbtc8821c2ant_freerun_check(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + static u8 prewifi_rssi_state = BTC_RSSI_STATE_LOW; + static u8 pre_bt_rssi_state = BTC_RSSI_STATE_LOW; + u8 wifi_rssi_state, bt_rssi_state; + + wifi_rssi_state = + halbtc8821c2ant_wifi_rssi_state(btc, &prewifi_rssi_state, 2, + coex_sta->wifi_coex_thres, 0); + + bt_rssi_state = + halbtc8821c2ant_bt_rssi_state(btc, &pre_bt_rssi_state, 2, + coex_sta->bt_coex_thres, 0); + + if (btc->board_info.ant_distance >= 40) + return TRUE; + + if (btc->board_info.ant_distance <= 5) + return FALSE; + + /* ant_distance = 5 ~ 40 */ + if (BTC_RSSI_HIGH(wifi_rssi_state) && + BTC_RSSI_HIGH(bt_rssi_state) && coex_sta->gl_wifi_busy) + return TRUE; + else + return FALSE; +} + +static +void halbtc8821c2ant_write_scbd(struct btc_coexist *btc, u16 bitpos, + boolean state) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + static u16 originalval = 0x8002, preval; + + if (state) + originalval = originalval | bitpos; + else + originalval = originalval & (~bitpos); + + coex_sta->score_board_WB = originalval; + + if (originalval != preval) { + preval = originalval; + btc->btc_write_2byte(btc, 0xaa, originalval); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s: return for nochange\n", __func__); + BTC_TRACE(trace_buf); + } +} + +static +void halbtc8821c2ant_read_scbd(struct btc_coexist *btc, u16 *score_board_val) +{ + *score_board_val = (btc->btc_read_2byte(btc, 0xaa)) & 0x7fff; +} + +static +void halbtc8821c2ant_query_bt_info(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + u8 h2c_parameter[1] = {0}; + + if (coex_sta->bt_disabled) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], No query BT info because BT is disabled!\n"); + BTC_TRACE(trace_buf); + return; + } + + h2c_parameter[0] |= BIT(0); /* trigger */ + + btc->btc_fill_h2c(btc, 0x61, 1, h2c_parameter); +} + +static +void halbtc8821c2ant_enable_gnt_to_gpio(struct btc_coexist *btc, + boolean isenable) +{ + static u8 bit_val[5] = {0, 0, 0, 0, 0}; + static boolean state; + + if (!btc->dbg_mode) + return; + + if (state == isenable) + return; + + state = isenable; + + if (isenable) { + /* enable GNT_WL, GNT_BT to GPIO for debug */ + btc->btc_write_1byte_bitmask(btc, 0x73, 0x8, 0x1); + + /* store original value */ + /*0x66[4] */ + bit_val[0] = (btc->btc_read_1byte(btc, 0x66) & BIT(4)) >> 4; + /*0x66[8] */ + bit_val[1] = (btc->btc_read_1byte(btc, 0x67) & BIT(0)); + /*0x40[19] */ + bit_val[2] = (btc->btc_read_1byte(btc, 0x42) & BIT(3)) >> 3; + /*0x64[15] */ + bit_val[3] = (btc->btc_read_1byte(btc, 0x65) & BIT(7)) >> 7; + /*0x70[18] */ + bit_val[4] = (btc->btc_read_1byte(btc, 0x72) & BIT(2)) >> 2; + + /* switch GPIO Mux */ + /*0x66[4] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x66, BIT(4), 0x0); + /*0x66[8] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x67, BIT(0), 0x0); + /*0x40[19] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x42, BIT(3), 0x0); + /*0x64[15] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x65, BIT(7), 0x0); + /*0x70[18] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x72, BIT(2), 0x0); + } else { + btc->btc_write_1byte_bitmask(btc, 0x73, 0x8, 0x0); + + /* Restore original value */ + /* switch GPIO Mux */ + /*0x66[4] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x66, BIT(4), bit_val[0]); + /*0x66[8] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x67, BIT(0), bit_val[1]); + /*0x40[19] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x42, BIT(3), bit_val[2]); + /*0x64[15] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x65, BIT(7), bit_val[3]); + /*0x70[18] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x72, BIT(2), bit_val[4]); + } +} + +static +boolean halbtc8821c2ant_monitor_bt_ctr(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + u32 reg_hp_txrx, reg_lp_txrx, u32tmp, cnt_bt_all; + u32 reg_hp_tx = 0, reg_hp_rx = 0, reg_lp_tx = 0, reg_lp_rx = 0; + static u8 cnt_overhead; + static u32 cnt_bt_pre = 0; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + boolean is_run_coex = FALSE; + + reg_hp_txrx = 0x770; + reg_lp_txrx = 0x774; + + u32tmp = btc->btc_read_4byte(btc, reg_hp_txrx); + reg_hp_tx = u32tmp & MASKLWORD; + reg_hp_rx = (u32tmp & MASKHWORD) >> 16; + + u32tmp = btc->btc_read_4byte(btc, reg_lp_txrx); + reg_lp_tx = u32tmp & MASKLWORD; + reg_lp_rx = (u32tmp & MASKHWORD) >> 16; + + coex_sta->high_priority_tx = reg_hp_tx; + coex_sta->high_priority_rx = reg_hp_rx; + coex_sta->low_priority_tx = reg_lp_tx; + coex_sta->low_priority_rx = reg_lp_rx; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Hi-Pri Rx/Tx: %d/%d, Lo-Pri Rx/Tx: %d/%d\n", + reg_hp_rx, reg_hp_tx, reg_lp_rx, reg_lp_tx); + + BTC_TRACE(trace_buf); + + /* reset counter */ + btc->btc_write_1byte(btc, 0x76e, 0xc); + + if (coex_sta->under_lps || coex_sta->under_ips || + (coex_sta->high_priority_tx == 65535 && + coex_sta->high_priority_rx == 65535 && + coex_sta->low_priority_tx == 65535 && + coex_sta->low_priority_rx == 65535)) + coex_sta->bt_ctr_ok = FALSE; + else + coex_sta->bt_ctr_ok = TRUE; + + if (!coex_sta->bt_ctr_ok) + return FALSE; + + if (coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_NCON_IDLE) { + if (coex_sta->high_priority_rx >= 15) { + if (cnt_overhead < 3) + cnt_overhead++; + if (cnt_overhead == 3) + coex_sta->is_hi_pri_rx_overhead = TRUE; + } else { + if (cnt_overhead > 0) + cnt_overhead--; + if (cnt_overhead == 0) + coex_sta->is_hi_pri_rx_overhead = FALSE; + } + } else { + coex_sta->is_hi_pri_rx_overhead = FALSE; + } + + if (coex_sta->low_priority_tx > 1150 && + !coex_sta->c2h_bt_inquiry_page) + coex_sta->pop_event_cnt++; + + if (coex_sta->sco_exist) { + if (coex_sta->high_priority_tx >= 400 && + coex_sta->high_priority_rx >= 400) + coex_sta->is_esco_mode = FALSE; + else + coex_sta->is_esco_mode = TRUE; + } + + if (bt_link_info->hid_only) { + if (coex_sta->low_priority_tx > 100) + coex_sta->is_hid_low_pri_tx_overhead = true; + else + coex_sta->is_hid_low_pri_tx_overhead = false; + } + + cnt_bt_all = coex_sta->high_priority_tx + + coex_sta->high_priority_rx + + coex_sta->low_priority_tx + + coex_sta->low_priority_rx; + + if ((cnt_bt_pre > (cnt_bt_all + 50) || + cnt_bt_all > (cnt_bt_pre + 50)) && + coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_NCON_IDLE) + is_run_coex = TRUE; + + cnt_bt_pre = cnt_bt_all; + + return is_run_coex; +} + +static +void halbtc8821c2ant_monitor_wifi_ctr(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + boolean wifi_busy = FALSE, wifi_scan = FALSE; + static u8 wl_noisy_count0, wl_noisy_count1 = 3, wl_noisy_count2; + u32 cnt_cck, fw_ver = 0; + static u8 cnt_ccklocking; + u8 h2c_parameter[1] = {0}; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + btc->btc_get(btc, BTC_GET_BL_WIFI_SCAN, &wifi_scan); + btc->btc_get(btc, BTC_GET_U4_WIFI_FW_VER, &fw_ver); + + /* Only enable for windows in old fw version (COEX-308) + * because 8821cu H2C 0x69 unknown fail @ linux + */ + if (btc->chip_interface != BTC_INTF_USB || + (fw_ver < 0x170000 && fw_ver < 0x17000c) || + (fw_ver < 0x180000 && fw_ver < 0x180009) || + (fw_ver < 0x190000 && fw_ver < 0x190002)) { + /*send h2c to query WL FW dbg info */ + if (coex_dm->cur_ps_tdma_on) { + h2c_parameter[0] = 0x8; + btc->btc_fill_h2c(btc, 0x69, 1, h2c_parameter); + } + } + + coex_sta->crc_ok_cck = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_CCK); + coex_sta->crc_ok_11g = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_LEGACY); + coex_sta->crc_ok_11n = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_HT); + coex_sta->crc_ok_11n_vht = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_VHT); + + coex_sta->crc_err_cck = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_ERROR_CCK); + coex_sta->crc_err_11g = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_ERROR_LEGACY); + coex_sta->crc_err_11n = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_ERROR_HT); + coex_sta->crc_err_11n_vht = + btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_ERROR_VHT); + + /* CCK lock identification */ + if (coex_sta->cck_lock) + cnt_ccklocking++; + else if (cnt_ccklocking != 0) + cnt_ccklocking--; + + if (cnt_ccklocking >= 3) { + cnt_ccklocking = 3; + coex_sta->cck_lock_ever = TRUE; + } + + /* WiFi environment noisy identification */ + cnt_cck = coex_sta->crc_ok_cck + coex_sta->crc_err_cck; + + if (!wifi_busy && !coex_sta->cck_lock) { + if (cnt_cck > 250) { + if (wl_noisy_count2 < 3) + wl_noisy_count2++; + + if (wl_noisy_count2 == 3) { + wl_noisy_count0 = 0; + wl_noisy_count1 = 0; + } + + } else if (cnt_cck < 100) { + if (wl_noisy_count0 < 3) + wl_noisy_count0++; + + if (wl_noisy_count0 == 3) { + wl_noisy_count1 = 0; + wl_noisy_count2 = 0; + } + + } else { + if (wl_noisy_count1 < 3) + wl_noisy_count1++; + + if (wl_noisy_count1 == 3) { + wl_noisy_count0 = 0; + wl_noisy_count2 = 0; + } + } + + if (wl_noisy_count2 == 3) + coex_sta->wl_noisy_level = 2; + else if (wl_noisy_count1 == 3) + coex_sta->wl_noisy_level = 1; + else + coex_sta->wl_noisy_level = 0; + } +} + +static +void halbtc8821c2ant_monitor_bt_enable(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + static u32 bt_disable_cnt; + boolean bt_active = TRUE, bt_disabled = FALSE; + u16 u16tmp; + + /* Read BT on/off status from scoreboard[1], + * enable this only if BT patch support this feature + */ + halbtc8821c2ant_read_scbd(btc, &u16tmp); + + bt_active = u16tmp & BIT(1); + + if (bt_active) { + bt_disable_cnt = 0; + bt_disabled = FALSE; + btc->btc_set(btc, BTC_SET_BL_BT_DISABLE, &bt_disabled); + } else { + bt_disable_cnt++; + if (bt_disable_cnt >= 2) { + bt_disabled = TRUE; + bt_disable_cnt = 2; + } + + btc->btc_set(btc, BTC_SET_BL_BT_DISABLE, &bt_disabled); + } + + if (coex_sta->bt_disabled != bt_disabled) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is from %s to %s!!\n", + (coex_sta->bt_disabled ? "disabled" : "enabled"), + (bt_disabled ? "disabled" : "enabled")); + BTC_TRACE(trace_buf); + coex_sta->bt_disabled = bt_disabled; + + /*for win10 BT disable->enable trigger wifi scan issue */ + if (!coex_sta->bt_disabled) { + coex_sta->is_bt_reenable = TRUE; + coex_sta->cnt_bt_reenable = 15; + } else { + coex_sta->is_bt_reenable = FALSE; + coex_sta->cnt_bt_reenable = 0; + } + } +} + +static +boolean halbtc8821c2ant_moniter_wifibt_status(struct btc_coexist + *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct wifi_link_info_8821c_2ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_2ant; + static boolean pre_wifi_busy, pre_under_4way, + pre_bt_off, pre_bt_slave, pre_hid_low_pri_tx_overhead, + pre_wifi_under_lps, pre_bt_setup_link, + pre_cck_lock, pre_cck_lock_warn; + static u8 pre_hid_busy_num, pre_wl_noisy_level; + boolean wifi_busy = FALSE, under_4way = FALSE; + boolean wifi_connected = FALSE; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + static u8 cnt_wifi_busytoidle; + u32 num_of_wifi_link = 0, wifi_link_mode = 0; + static u32 pre_num_of_wifi_link, pre_wifi_link_mode; + boolean miracast_plus_bt = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + btc->btc_get(btc, BTC_GET_BL_WIFI_4_WAY_PROGRESS, &under_4way); + + if (wifi_busy) { + coex_sta->gl_wifi_busy = TRUE; + cnt_wifi_busytoidle = 6; + } else { + if (coex_sta->gl_wifi_busy && cnt_wifi_busytoidle > 0) + cnt_wifi_busytoidle--; + else if (cnt_wifi_busytoidle == 0) + coex_sta->gl_wifi_busy = FALSE; + } + + if (coex_sta->bt_disabled != pre_bt_off) { + pre_bt_off = coex_sta->bt_disabled; + + if (coex_sta->bt_disabled) + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is disabled !!\n"); + else + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is enabled !!\n"); + + BTC_TRACE(trace_buf); + + coex_sta->bt_coex_supported_feature = 0; + coex_sta->bt_coex_supported_version = 0; + coex_sta->bt_ble_scan_type = 0; + coex_sta->bt_ble_scan_para[0] = 0; + coex_sta->bt_ble_scan_para[1] = 0; + coex_sta->bt_ble_scan_para[2] = 0; + coex_sta->bt_reg_vendor_ac = 0xffff; + coex_sta->bt_reg_vendor_ae = 0xffff; + coex_sta->bt_a2dp_vendor_id = 0; + coex_sta->bt_a2dp_device_name = 0; + btc->bt_info.bt_get_fw_ver = 0; + return TRUE; + } + + num_of_wifi_link = wifi_link_info_ext->num_of_active_port; + + if (num_of_wifi_link != pre_num_of_wifi_link) { + pre_num_of_wifi_link = num_of_wifi_link; + + if (wifi_link_info_ext->is_p2p_connected) { + if (bt_link_info->bt_link_exist) + miracast_plus_bt = TRUE; + else + miracast_plus_bt = FALSE; + + btc->btc_set(btc, BTC_SET_BL_MIRACAST_PLUS_BT, + &miracast_plus_bt); + } + return TRUE; + } + + wifi_link_mode = btc->wifi_link_info.link_mode; + if (wifi_link_mode != pre_wifi_link_mode) { + pre_wifi_link_mode = wifi_link_mode; + return TRUE; + } + + if (wifi_connected) { + if (wifi_busy != pre_wifi_busy) { + pre_wifi_busy = wifi_busy; + return TRUE; + } + if (under_4way != pre_under_4way) { + pre_under_4way = under_4way; + return TRUE; + } + + if (coex_sta->wl_noisy_level != pre_wl_noisy_level) { + pre_wl_noisy_level = coex_sta->wl_noisy_level; + return TRUE; + } + if (coex_sta->under_lps != pre_wifi_under_lps) { + pre_wifi_under_lps = coex_sta->under_lps; + if (coex_sta->under_lps) + return TRUE; + } + if (coex_sta->cck_lock != pre_cck_lock) { + pre_cck_lock = coex_sta->cck_lock; + return TRUE; + } + if (coex_sta->cck_lock_warn != pre_cck_lock_warn) { + pre_cck_lock_warn = coex_sta->cck_lock_warn; + return TRUE; + } + } + + if (!coex_sta->bt_disabled) { +#if 0 + if (coex_sta->acl_busy != pre_bt_acl_busy) { + pre_bt_acl_busy = coex_sta->acl_busy; + btc->btc_set(btc, BTC_SET_BL_BT_LNA_CONSTRAIN_LEVEL, + &lna_lvl); + return TRUE; + } +#endif + if (coex_sta->hid_busy_num != pre_hid_busy_num) { + pre_hid_busy_num = coex_sta->hid_busy_num; + return TRUE; + } + + if (bt_link_info->slave_role != pre_bt_slave) { + pre_bt_slave = bt_link_info->slave_role; + return TRUE; + } + + if (pre_hid_low_pri_tx_overhead != + coex_sta->is_hid_low_pri_tx_overhead) { + pre_hid_low_pri_tx_overhead = + coex_sta->is_hid_low_pri_tx_overhead; + return TRUE; + } + + if (pre_bt_setup_link != coex_sta->is_setup_link) { + pre_bt_setup_link = coex_sta->is_setup_link; + return TRUE; + } + } + + return FALSE; +} + +static +void halbtc8821c2ant_update_wifi_link_info(struct btc_coexist *btc, u8 reason) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct wifi_link_info_8821c_2ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_2ant; + struct btc_wifi_link_info wifi_link_info; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + u8 wifi_central_chnl = 0, num_of_wifi_link = 0; + boolean isunder5G = FALSE, ismcc25g = FALSE, isp2pconnected = FALSE; + u32 wifi_link_status = 0; + + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, + &wifi_link_info_ext->is_connected); + + btc->btc_get(btc, BTC_GET_U4_WIFI_LINK_STATUS, &wifi_link_status); + wifi_link_info_ext->port_connect_status = wifi_link_status & 0xffff; + + btc->btc_get(btc, BTC_GET_BL_WIFI_LINK_INFO, &wifi_link_info); + btc->wifi_link_info = wifi_link_info; + + btc->btc_get(btc, BTC_GET_U1_WIFI_CENTRAL_CHNL, &wifi_central_chnl); + coex_sta->wl_center_channel = wifi_central_chnl; + + /* Check scan/connect/special-pkt action first */ + switch (reason) { + case BT_8821C_2ANT_RSN_5GSCANSTART: + case BT_8821C_2ANT_RSN_5GSWITCHBAND: + case BT_8821C_2ANT_RSN_5GCONSTART: + isunder5G = TRUE; + break; + case BT_8821C_2ANT_RSN_2GSCANSTART: + case BT_8821C_2ANT_RSN_2GSWITCHBAND: + case BT_8821C_2ANT_RSN_2GCONSTART: + isunder5G = FALSE; + break; + case BT_8821C_2ANT_RSN_2GCONFINISH: + case BT_8821C_2ANT_RSN_5GCONFINISH: + case BT_8821C_2ANT_RSN_2GMEDIA: + case BT_8821C_2ANT_RSN_5GMEDIA: + case BT_8821C_2ANT_RSN_BTINFO: + case BT_8821C_2ANT_RSN_PERIODICAL: + case BT_8821C_2ANT_RSN_2GSPECIALPKT: + case BT_8821C_2ANT_RSN_5GSPECIALPKT: + default: + switch (wifi_link_info.link_mode) { + case BTC_LINK_5G_MCC_GO_STA: + case BTC_LINK_5G_MCC_GC_STA: + case BTC_LINK_5G_SCC_GO_STA: + case BTC_LINK_5G_SCC_GC_STA: + isunder5G = TRUE; + break; + case BTC_LINK_2G_MCC_GO_STA: + case BTC_LINK_2G_MCC_GC_STA: + case BTC_LINK_2G_SCC_GO_STA: + case BTC_LINK_2G_SCC_GC_STA: + isunder5G = FALSE; + break; + case BTC_LINK_25G_MCC_GO_STA: + case BTC_LINK_25G_MCC_GC_STA: + isunder5G = FALSE; + ismcc25g = TRUE; + break; + case BTC_LINK_ONLY_STA: + if (wifi_link_info.sta_center_channel > 14) + isunder5G = TRUE; + else + isunder5G = FALSE; + break; + case BTC_LINK_ONLY_GO: + case BTC_LINK_ONLY_GC: + case BTC_LINK_ONLY_AP: + default: + if (wifi_link_info.p2p_center_channel > 14) + isunder5G = TRUE; + else + isunder5G = FALSE; + + break; + } + break; + } + + wifi_link_info_ext->is_all_under_5g = isunder5G; + wifi_link_info_ext->is_mcc_25g = ismcc25g; + + if (wifi_link_status & WIFI_STA_CONNECTED) + num_of_wifi_link++; + + if (wifi_link_status & WIFI_AP_CONNECTED) + num_of_wifi_link++; + + if (wifi_link_status & WIFI_P2P_GO_CONNECTED) { + num_of_wifi_link++; + isp2pconnected = TRUE; + } + + if (wifi_link_status & WIFI_P2P_GC_CONNECTED) { + num_of_wifi_link++; + isp2pconnected = TRUE; + } + + wifi_link_info_ext->num_of_active_port = num_of_wifi_link; + wifi_link_info_ext->is_p2p_connected = isp2pconnected; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_link_info: link_mode=%d, STA_Ch=%d, P2P_Ch=%d, AnyClient_Join_Go=%d !\n", + btc->wifi_link_info.link_mode, + btc->wifi_link_info.sta_center_channel, + btc->wifi_link_info.p2p_center_channel, + btc->wifi_link_info.bany_client_join_go); + BTC_TRACE(trace_buf); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_link_info: center_ch=%d, is_all_under_5g=%d, is_mcc_25g=%d!\n", + coex_sta->wl_center_channel, + wifi_link_info_ext->is_all_under_5g, + wifi_link_info_ext->is_mcc_25g); + BTC_TRACE(trace_buf); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_link_info: port_connect_status=0x%x, active_port_cnt=%d, P2P_Connect=%d!\n", + wifi_link_info_ext->port_connect_status, + wifi_link_info_ext->num_of_active_port, + wifi_link_info_ext->is_p2p_connected); + BTC_TRACE(trace_buf); + + switch (reason) { + case BT_8821C_2ANT_RSN_2GSCANSTART: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GSCANSTART"); + break; + case BT_8821C_2ANT_RSN_5GSCANSTART: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GSCANSTART"); + break; + case BT_8821C_2ANT_RSN_SCANFINISH: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "SCANFINISH"); + break; + case BT_8821C_2ANT_RSN_2GSWITCHBAND: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GSWITCHBAND"); + break; + case BT_8821C_2ANT_RSN_5GSWITCHBAND: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GSWITCHBAND"); + break; + case BT_8821C_2ANT_RSN_2GCONSTART: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GCONNECTSTART"); + break; + case BT_8821C_2ANT_RSN_5GCONSTART: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GCONNECTSTART"); + break; + case BT_8821C_2ANT_RSN_2GCONFINISH: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", + "2GCONNECTFINISH"); + break; + case BT_8821C_2ANT_RSN_5GCONFINISH: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", + "5GCONNECTFINISH"); + break; + case BT_8821C_2ANT_RSN_2GMEDIA: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GMEDIASTATUS"); + break; + case BT_8821C_2ANT_RSN_5GMEDIA: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GMEDIASTATUS"); + break; + case BT_8821C_2ANT_RSN_MEDIADISCON: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", + "MEDIADISCONNECT"); + break; + case BT_8821C_2ANT_RSN_2GSPECIALPKT: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "2GSPECIALPKT"); + break; + case BT_8821C_2ANT_RSN_5GSPECIALPKT: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "5GSPECIALPKT"); + break; + case BT_8821C_2ANT_RSN_BTINFO: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "BTINFO"); + break; + case BT_8821C_2ANT_RSN_PERIODICAL: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "PERIODICAL"); + break; + case BT_8821C_2ANT_RSN_PNP: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "PNPNotify"); + break; + default: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Update reason = %s\n", "UNKNOWN"); + break; + } + + BTC_TRACE(trace_buf); + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (wifi_link_info_ext->is_all_under_5g || num_of_wifi_link == 0 || + coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_NCON_IDLE) { + halbtc8821c2ant_low_penalty_ra(btc, NM_EXCU, FALSE, 0); + halbtc8821c2ant_limited_tx(btc, NM_EXCU, FALSE, FALSE); + halbtc8821c2ant_limited_rx(btc, NM_EXCU, FALSE, TRUE, 64); + } else if (wifi_link_info_ext->num_of_active_port > 1) { + halbtc8821c2ant_low_penalty_ra(btc, NM_EXCU, TRUE, 30); + halbtc8821c2ant_limited_tx(btc, NM_EXCU, FALSE, TRUE); + halbtc8821c2ant_limited_rx(btc, NM_EXCU, FALSE, TRUE, 16); + } else { + halbtc8821c2ant_low_penalty_ra(btc, NM_EXCU, TRUE, 15); + + if (coex_sta->hid_exist || coex_sta->hid_pair_cnt > 0 || + coex_sta->sco_exist) { + halbtc8821c2ant_limited_tx(btc, NM_EXCU, TRUE, TRUE); + halbtc8821c2ant_limited_rx(btc, NM_EXCU, FALSE, TRUE, + 16); + } else { + halbtc8821c2ant_limited_tx(btc, NM_EXCU, TRUE, FALSE); + halbtc8821c2ant_limited_rx(btc, NM_EXCU, FALSE, TRUE, + 64); + } + } + + /* coex-276 P2P-Go beacon request can't release issue + * Only PCIe/USB can set 0x454[6] = 1 to solve this issue, + * WL SDIO/USB interface need driver support. + */ +#ifdef PLATFORM_WINDOWS + if (btc->chip_interface != BTC_INTF_SDIO) + btc->btc_write_1byte_bitmask(btc, 0x454, BIT(6), 0x1); + else + btc->btc_write_1byte_bitmask(btc, 0x454, BIT(6), 0x0); +#endif +} + +static +void halbtc8821c2ant_update_bt_link_info(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + boolean bt_busy = FALSE, increase_scan_dev_num = FALSE; + u32 val = 0; + static u8 pre_num_of_profile, cur_num_of_profile, cnt, ble_cnt; + + if (++ble_cnt >= 3) + ble_cnt = 0; + + if (coex_sta->is_ble_scan_en && ble_cnt == 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT ext info bit4 check, query BLE Scan type!!\n"); + BTC_TRACE(trace_buf); + coex_sta->bt_ble_scan_type = + btc->btc_get_ble_scan_type_from_bt(btc); + + if ((coex_sta->bt_ble_scan_type & 0x1) == 0x1) + coex_sta->bt_ble_scan_para[0] = + btc->btc_get_ble_scan_para_from_bt(btc, 0x1); + if ((coex_sta->bt_ble_scan_type & 0x2) == 0x2) + coex_sta->bt_ble_scan_para[1] = + btc->btc_get_ble_scan_para_from_bt(btc, 0x2); + if ((coex_sta->bt_ble_scan_type & 0x4) == 0x4) + coex_sta->bt_ble_scan_para[2] = + btc->btc_get_ble_scan_para_from_bt(btc, 0x4); + } + + coex_sta->num_of_profile = 0; + + /* set link exist status */ + if (!(coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_CONNECTION)) { + coex_sta->bt_link_exist = FALSE; + coex_sta->pan_exist = FALSE; + coex_sta->a2dp_exist = FALSE; + coex_sta->hid_exist = FALSE; + coex_sta->sco_exist = FALSE; + coex_sta->msft_mr_exist = FALSE; + } else { /* connection exists */ + coex_sta->bt_link_exist = TRUE; + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_FTP) { + coex_sta->pan_exist = TRUE; + coex_sta->num_of_profile++; + } else { + coex_sta->pan_exist = FALSE; + } + + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_A2DP) { + coex_sta->a2dp_exist = TRUE; + coex_sta->num_of_profile++; + } else { + coex_sta->a2dp_exist = FALSE; + } + + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_HID) { + coex_sta->hid_exist = TRUE; + coex_sta->num_of_profile++; + } else { + coex_sta->hid_exist = FALSE; + } + + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_SCO_ESCO) { + coex_sta->sco_exist = TRUE; + coex_sta->num_of_profile++; + } else { + coex_sta->sco_exist = FALSE; + } +#if 0 + if (coex_sta->hid_busy_num == 0 && + coex_sta->hid_pair_cnt > 0 && + coex_sta->low_priority_tx > 1000 && + coex_sta->low_priority_rx > 1000 && + !coex_sta->c2h_bt_inquiry_page) + coex_sta->msft_mr_exist = true; + else + coex_sta->msft_mr_exist = false; +#endif + } + + bt_link_info->bt_link_exist = coex_sta->bt_link_exist; + bt_link_info->sco_exist = coex_sta->sco_exist; + bt_link_info->a2dp_exist = coex_sta->a2dp_exist; + bt_link_info->pan_exist = coex_sta->pan_exist; + bt_link_info->hid_exist = coex_sta->hid_exist; + bt_link_info->acl_busy = coex_sta->acl_busy; + + /* check if Sco only */ + if (bt_link_info->sco_exist && + !bt_link_info->a2dp_exist && + !bt_link_info->pan_exist && + !bt_link_info->hid_exist) + bt_link_info->sco_only = TRUE; + else + bt_link_info->sco_only = FALSE; + + /* check if A2dp only */ + if (!bt_link_info->sco_exist && + bt_link_info->a2dp_exist && + !bt_link_info->pan_exist && + !bt_link_info->hid_exist) + bt_link_info->a2dp_only = TRUE; + else + bt_link_info->a2dp_only = FALSE; + + /* check if Pan only */ + if (!bt_link_info->sco_exist && + !bt_link_info->a2dp_exist && + bt_link_info->pan_exist && + !bt_link_info->hid_exist) + bt_link_info->pan_only = TRUE; + else + bt_link_info->pan_only = FALSE; + + /* check if Hid only */ + if (!bt_link_info->sco_exist && + !bt_link_info->a2dp_exist && + !bt_link_info->pan_exist && + bt_link_info->hid_exist) + bt_link_info->hid_only = TRUE; + else + bt_link_info->hid_only = FALSE; + + if (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_INQ_PAGE) { + coex_dm->bt_status = BT_8821C_2ANT_BSTATUS_INQ_PAGE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT Inq/page!!!\n"); + } else if (!(coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_CONNECTION)) { + coex_dm->bt_status = BT_8821C_2ANT_BSTATUS_NCON_IDLE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT Non-Connected idle!!!\n"); + } else if (coex_sta->bt_info_lb2 == BT_INFO_8821C_2ANT_B_CONNECTION) { + /* connection exists but no busy */ + if (coex_sta->msft_mr_exist) { + coex_dm->bt_status = BT_8821C_2ANT_BSTATUS_ACL_BUSY; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT ACL busy!!\n"); + } else { + coex_dm->bt_status = BT_8821C_2ANT_BSTATUS_CON_IDLE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT Connected-idle!!!\n"); + } + } else if (((coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_SCO_ESCO) || + (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_SCO_BUSY)) && + (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_ACL_BUSY)) { + coex_dm->bt_status = BT_8821C_2ANT_BSTATUS_ACL_SCO_BUSY; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT ACL SCO busy!!!\n"); + } else if ((coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_SCO_ESCO) || + (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_SCO_BUSY)) { + coex_dm->bt_status = BT_8821C_2ANT_BSTATUS_SCO_BUSY; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT SCO busy!!!\n"); + } else if (coex_sta->bt_info_lb2 & BT_INFO_8821C_2ANT_B_ACL_BUSY) { + coex_dm->bt_status = BT_8821C_2ANT_BSTATUS_ACL_BUSY; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT ACL busy!!!\n"); + } else { + coex_dm->bt_status = BT_8821C_2ANT_BSTATUS_MAX; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), BT Non-Defined state!!!\n"); + } + + BTC_TRACE(trace_buf); + + if (coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_ACL_BUSY || + coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_SCO_BUSY || + coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_ACL_SCO_BUSY) { + bt_busy = TRUE; + increase_scan_dev_num = TRUE; + } else { + bt_busy = FALSE; + increase_scan_dev_num = FALSE; + } + + btc->btc_set(btc, BTC_SET_BL_BT_TRAFFIC_BUSY, &bt_busy); + btc->btc_set(btc, BTC_SET_BL_INC_SCAN_DEV_NUM, &increase_scan_dev_num); + + cur_num_of_profile = coex_sta->num_of_profile; + + if (cur_num_of_profile != pre_num_of_profile) + cnt = 2; + + if (btc->board_info.customer_id == RT_CID_LENOVO_CHINA) { + if (cur_num_of_profile > 0) + halbtc8821c2ant_set_antdiv_hwsw(btc, NM_EXCU, TRUE); + else + halbtc8821c2ant_set_antdiv_hwsw(btc, NM_EXCU, FALSE); + } + + if (bt_link_info->a2dp_exist && cnt > 0) { + cnt--; + if (coex_sta->bt_a2dp_vendor_id == 0 && + coex_sta->bt_a2dp_device_name == 0) { + btc->btc_get(btc, BTC_GET_U4_BT_DEVICE_INFO, &val); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BtInfoNotify(), get BT DEVICE_INFO = %x\n", + val); + BTC_TRACE(trace_buf); + + coex_sta->bt_a2dp_vendor_id = (u8)(val & 0xff); + coex_sta->bt_a2dp_device_name = (val & 0xffffff00) >> 8; + + btc->btc_get(btc, BTC_GET_U4_BT_A2DP_FLUSH_VAL, &val); + coex_sta->bt_a2dp_flush_time = val; + } + } else if (!bt_link_info->a2dp_exist) { + coex_sta->bt_a2dp_vendor_id = 0; + coex_sta->bt_a2dp_device_name = 0; + coex_sta->bt_a2dp_flush_time = 0; + } + + pre_num_of_profile = coex_sta->num_of_profile; +} + +static +void halbtc8821c2ant_update_wifi_ch_info(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + struct wifi_link_info_8821c_2ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_2ant; + u8 h2c_parameter[3] = {0}, i; + u32 wifi_bw; + u8 wl_ch = 0; + u8 wl_5g_ch[] = {0}; + u8 bt_skip_ch[] = {0}; + u8 bt_skip_span[] = {0}; + + if (btc->manual_control) + return; + + btc->btc_get(btc, BTC_GET_U4_WIFI_BW, &wifi_bw); + + if (btc->stop_coex_dm || btc->wl_rf_state_off) { + wl_ch = 0; + } else if (type != BTC_MEDIA_DISCONNECT || + (type == BTC_MEDIA_DISCONNECT && + wifi_link_info_ext->num_of_active_port > 0)) { + if (wifi_link_info_ext->num_of_active_port == 1) { + if (wifi_link_info_ext->is_p2p_connected) + wl_ch = btc->wifi_link_info.p2p_center_channel; + else + wl_ch = btc->wifi_link_info.sta_center_channel; + } else { /* port > 2 */ + if (btc->wifi_link_info.p2p_center_channel > 14 && + btc->wifi_link_info.sta_center_channel > 14) + wl_ch = btc->wifi_link_info.p2p_center_channel; + else if (btc->wifi_link_info.p2p_center_channel <= 14) + wl_ch = btc->wifi_link_info.p2p_center_channel; + else if (btc->wifi_link_info.sta_center_channel <= 14) + wl_ch = btc->wifi_link_info.sta_center_channel; + } + } + + if (wl_ch > 0) { + if (wl_ch <= 14) { + h2c_parameter[0] = 0x1; + h2c_parameter[1] = wl_ch; + + if (wifi_bw == BTC_WIFI_BW_HT40) + h2c_parameter[2] = 0x36; + else + h2c_parameter[2] = 0x24; + } else { /* for 5G */ +#if 0 + for (i = 0; i < ARRAY_SIZE(wl_5g_ch); i++) { + if (wl_ch == wl_5g_ch[i]) { + h2c_parameter[0] = 0x3; + h2c_parameter[1] = bt_skip_ch[i]; + h2c_parameter[2] = bt_skip_span[i]; + break; + } + } +#endif + } + } + + /* Only send mailbox if ch info change */ + if (coex_dm->wifi_chnl_info[0] != h2c_parameter[0] && + coex_dm->wifi_chnl_info[1] != h2c_parameter[1] && + coex_dm->wifi_chnl_info[2] != h2c_parameter[2]) { + + coex_dm->wifi_chnl_info[0] = h2c_parameter[0]; + coex_dm->wifi_chnl_info[1] = h2c_parameter[1]; + coex_dm->wifi_chnl_info[2] = h2c_parameter[2]; + btc->btc_fill_h2c(btc, 0x66, 3, h2c_parameter); + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], para[0:2] = 0x%x 0x%x 0x%x\n", h2c_parameter[0], + h2c_parameter[1], h2c_parameter[2]); + BTC_TRACE(trace_buf); +} + +static +void halbtc8821c2ant_set_wl_tx_power(struct btc_coexist *btc, + boolean force_exec, u8 wl_pwr_lvl) +{ + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + + if (!force_exec) { + if (wl_pwr_lvl == coex_dm->cur_wl_pwr_lvl) + return; + } + + /* btc->btc_write_1byte_bitmask(btc, 0xc5b, 0xff, wl_pwr_lvl); */ + coex_dm->cur_wl_pwr_lvl = wl_pwr_lvl; +} + +static +void halbtc8821c2ant_set_bt_tx_power(struct btc_coexist *btc, + boolean force_exec, u8 bt_pwr_lvl) +{ + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + u8 h2c_parameter[1] = {0}; + + if (!force_exec) { + if (bt_pwr_lvl == coex_dm->cur_bt_pwr_lvl) + return; + } + + h2c_parameter[0] = 0 - bt_pwr_lvl; + btc->btc_fill_h2c(btc, 0x62, 1, h2c_parameter); + + coex_dm->cur_bt_pwr_lvl = bt_pwr_lvl; +} + +static u32 +halbtc8821c2ant_wait_indirect_reg_ready(struct btc_coexist *btc) +{ + u32 delay_count = 0; + + /* wait for ready bit before access 0x1700 */ + while (1) { + if ((btc->btc_read_1byte(btc, 0x1703) & BIT(5)) == 0) { + delay_ms(10); + if (++delay_count >= 10) + break; + } else { + break; + } + } + + return delay_count; +} + +static +u32 halbtc8821c2ant_read_indirect_reg(struct btc_coexist *btc, u16 reg_addr) +{ + u32 j = 0, delay_count = 0; + + halbtc8821c2ant_wait_indirect_reg_ready(btc); + + /* wait for ready bit before access 0x1700 */ + btc->btc_write_4byte(btc, 0x1700, 0x800F0000 | reg_addr); + + return btc->btc_read_4byte(btc, 0x1708); /* get read data */ +} + +static +void halbtc8821c2ant_write_indirect_reg(struct btc_coexist *btc, u16 reg_addr, + u32 bit_mask, u32 reg_value) +{ + u32 val, i = 0, j = 0, bitpos = 0, delay_count = 0; + + if (bit_mask == 0x0) + return; + if (bit_mask == 0xffffffff) { + /* wait for ready bit before access 0x1700/0x1704 */ + halbtc8821c2ant_wait_indirect_reg_ready(btc); + + /* put write data */ + btc->btc_write_4byte(btc, 0x1704, reg_value); + btc->btc_write_4byte(btc, 0x1700, 0xc00F0000 | reg_addr); + } else { + for (i = 0; i <= 31; i++) { + if (((bit_mask >> i) & 0x1) == 0x1) { + bitpos = i; + break; + } + } + + /* read back register value before write */ + val = halbtc8821c2ant_read_indirect_reg(btc, reg_addr); + val = (val & (~bit_mask)) | (reg_value << bitpos); + + /* wait for ready bit before access 0x1700/0x1704 */ + halbtc8821c2ant_wait_indirect_reg_ready(btc); + + /* put write data */ + btc->btc_write_4byte(btc, 0x1704, val); + btc->btc_write_4byte(btc, 0x1700, 0xc00F0000 | reg_addr); + } +} + +static +void halbtc8821c2ant_ltecoex_enable(struct btc_coexist *btc, boolean enable) +{ + u8 val; + + /* 0x38[7] */ + val = (enable) ? 1 : 0; + halbtc8821c2ant_write_indirect_reg(btc, 0x38, BIT(7), val); +} + +static +void halbtc8821c2ant_ltecoex_table(struct btc_coexist *btc, u8 table_type, + u16 val) +{ + u16 reg_addr = 0x0000; + + switch (table_type) { + case BT_8821C_2ANT_CTT_WL_VS_LTE: + reg_addr = 0xa0; + break; + case BT_8821C_2ANT_CTT_BT_VS_LTE: + reg_addr = 0xa4; + break; + } + + /* 0xa0[15:0] or 0xa4[15:0] */ + if (reg_addr != 0x0000) + halbtc8821c2ant_write_indirect_reg(btc, reg_addr, 0xffff, val); +} + +static +void halbtc8821c2ant_coex_ctrl_owner(struct btc_coexist *btc, + boolean wifi_control) +{ + u8 val; + + /* 0x70[26] */ + val = (wifi_control) ? 1 : 0; + btc->btc_write_1byte_bitmask(btc, 0x73, BIT(2), val); +} + +static void +halbtc8821c2ant_set_gnt_bt(struct btc_coexist *btc, u8 state) +{ + switch (state) { + case BTC_GNT_SET_SW_LOW: + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0xc000, 0x1); + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x0c00, 0x1); + break; + case BTC_GNT_SET_SW_HIGH: + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0xc000, 0x3); + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x0c00, 0x3); + break; + case BTC_GNT_SET_HW_PTA: + default: + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0xc000, 0x0); + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x0c00, 0x0); + break; + } +} + +static void +halbtc8821c2ant_set_gnt_wl(struct btc_coexist *btc, u8 state) +{ + switch (state) { + case BTC_GNT_SET_SW_LOW: + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x3000, 0x1); + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x0300, 0x1); + break; + case BTC_GNT_SET_SW_HIGH: + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x3000, 0x3); + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x0300, 0x3); + break; + case BTC_GNT_SET_HW_PTA: + default: + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x3000, 0x0); + halbtc8821c2ant_write_indirect_reg(btc, 0x38, 0x0300, 0x0); + break; + } +} + +static +void halbtc8821c2ant_set_table(struct btc_coexist *btc, + boolean force_exec, u32 val0x6c0, + u32 val0x6c4, u32 val0x6c8, + u8 val0x6cc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + + if (!force_exec && !coex_sta->wl_slot_toggle_change) { + coex_dm->cur_val0x6c0 = btc->btc_read_4byte(btc, 0x6c0); + coex_dm->cur_val0x6c4 = btc->btc_read_4byte(btc, 0x6c4); + + if (val0x6c0 == coex_dm->cur_val0x6c0 && + val0x6c4 == coex_dm->cur_val0x6c4) + return; + } + + btc->btc_write_4byte(btc, 0x6c0, val0x6c0); + btc->btc_write_4byte(btc, 0x6c4, val0x6c4); + btc->btc_write_4byte(btc, 0x6c8, val0x6c8); + btc->btc_write_1byte(btc, 0x6cc, val0x6cc); + + coex_dm->cur_val0x6c8 = val0x6c8; + coex_dm->cur_val0x6cc = val0x6cc; +} + +void halbtc8821c2ant_table(struct btc_coexist *btc, boolean force_exec, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + u32 break_table; + u8 select_table; + + coex_sta->coex_table_type = type; + + if (coex_sta->concurrent_rx_mode_on == TRUE) { + /* set WL hi-pri can break BT */ + break_table = 0xf0ffffff; + /* set Tx response = Hi-Pri (ex: Transmitting ACK,BA,CTS) */ + select_table = 0x1b; + } else { + break_table = 0xffffff; + select_table = 0x13; + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** Table-%d **********\n", + coex_sta->coex_table_type); + BTC_TRACE(trace_buf); + + switch (type) { + case 0: + halbtc8821c2ant_set_table(btc, force_exec, 0xffffffff, + 0xffffffff, break_table, + select_table); + break; + case 1: + halbtc8821c2ant_set_table(btc, force_exec, 0x55555555, + 0xfafafafa, break_table, + select_table); + break; + case 2: + halbtc8821c2ant_set_table(btc, force_exec, 0x5a5a5a5a, + 0x5a5a5a5a, break_table, + select_table); + break; + case 3: + halbtc8821c2ant_set_table(btc, force_exec, 0x66555555, + 0x6a5a5a5a, break_table, + select_table); + break; + case 4: + halbtc8821c2ant_set_table(btc, force_exec, 0xffff55ff, + 0xfafafafa, break_table, + select_table); + break; + case 5: + halbtc8821c2ant_set_table(btc, force_exec, 0x55555555, + 0x55555555, break_table, + select_table); + break; + case 6: /* not use */ + halbtc8821c2ant_set_table(btc, force_exec, 0xaaffffaa, + 0x5afa5afa, break_table, + select_table); + break; + case 7: + halbtc8821c2ant_set_table(btc, force_exec, 0xaaffffaa, + 0xfafafafa, break_table, + select_table); + break; + case 8: + halbtc8821c2ant_set_table(btc, force_exec, 0xffff55ff, + 0xfafafafa, break_table, + select_table); + break; + case 9: + halbtc8821c2ant_set_table(btc, force_exec, 0x5a5a5a5a, + 0xaaaa5aaa, break_table, + select_table); + break; + case 10: + halbtc8821c2ant_set_table(btc, force_exec, 0xaaaaaaaa, + 0xaaaaaaaa, break_table, + select_table); + break; + case 11: + halbtc8821c2ant_set_table(btc, force_exec, 0xffffffff, + 0xfafafafa, break_table, + select_table); + break; + case 12: + halbtc8821c2ant_set_table(btc, force_exec, 0xffff55ff, + 0x5afa5afa, break_table, + select_table); + break; + case 14: + halbtc8821c2ant_set_table(btc, force_exec, 0xffff55ff, + 0xaaaaaaaa, break_table, + select_table); + break; + case 15: + halbtc8821c2ant_set_table(btc, force_exec, 0x66555555, + 0xaaaaaaaa, break_table, + select_table); + break; + case 18: + halbtc8821c2ant_set_table(btc, force_exec, 0xffff55ff, + 0xffff55ff, break_table, + select_table); + break; + default: + break; + } +} + +#if 0 +static void +halbtc8821c2ant_wltoggle_table(IN struct btc_coexist *btc, + IN boolean force_exec, IN u8 interval, + IN u8 val0x6c4_b0, IN u8 val0x6c4_b1, + IN u8 val0x6c4_b2, IN u8 val0x6c4_b3) +{ + static u8 pre_h2c_parameter[6] = {0}; + u8 cur_h2c_parameter[6] = {0}; + u8 i, match_cnt = 0; + + cur_h2c_parameter[0] = 0x7; /* op_code, 0x7= wlan toggle slot*/ + + cur_h2c_parameter[1] = interval; + cur_h2c_parameter[2] = val0x6c4_b0; + cur_h2c_parameter[3] = val0x6c4_b1; + cur_h2c_parameter[4] = val0x6c4_b2; + cur_h2c_parameter[5] = val0x6c4_b3; +#if 0 + if (!force_exec) { + for (i = 1; i <= 5; i++) { + if (cur_h2c_parameter[i] != pre_h2c_parameter[i]) + break; + + match_cnt++; + } + + if (match_cnt == 5) + return; + } +#endif + for (i = 1; i <= 5; i++) + pre_h2c_parameter[i] = cur_h2c_parameter[i]; + + btc->btc_fill_h2c(btc, 0x69, 6, cur_h2c_parameter); +} +#endif + +static +void halbtc8821c2ant_ignore_wlan_act(struct btc_coexist *btc, + boolean force_exec, boolean enable) +{ + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + u8 h2c_parameter[1] = {0}; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (!force_exec) { + if (enable == coex_dm->cur_ignore_wlan_act) + return; + } + + if (enable) + h2c_parameter[0] |= BIT(0); /* function enable */ + + btc->btc_fill_h2c(btc, 0x63, 1, h2c_parameter); + + coex_dm->cur_ignore_wlan_act = enable; +} + +static +void halbtc8821c2ant_lps_rpwm(struct btc_coexist *btc, boolean force_exec, + u8 lps_val, u8 rpwm_val) +{ + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + + if (!force_exec) { + if (lps_val == coex_dm->cur_lps && + rpwm_val == coex_dm->cur_rpwm) + return; + } + + btc->btc_set(btc, BTC_SET_U1_LPS_VAL, &lps_val); + btc->btc_set(btc, BTC_SET_U1_RPWM_VAL, &rpwm_val); + + coex_dm->cur_lps = lps_val; + coex_dm->cur_rpwm = rpwm_val; +} + +static +void halbtc8821c2ant_tdma_check(struct btc_coexist *btc, boolean new_ps_state) +{ + u8 lps_mode = 0x0; + u8 h2c_parameter[5] = {0, 0, 0, 0x40, 0}; + + btc->btc_get(btc, BTC_GET_U1_LPS_MODE, &lps_mode); + + if (lps_mode) { /* already under LPS state */ + if (new_ps_state) { + /* keep state under LPS, do nothing. */ + } else { + /* will leave LPS state, turn off psTdma first */ + btc->btc_fill_h2c(btc, 0x60, 5, h2c_parameter); + } + } else { /* NO PS state */ + if (new_ps_state) { + /* will enter LPS state, turn off psTdma first */ + btc->btc_fill_h2c(btc, 0x60, 5, h2c_parameter); + } else { + /* keep state under NO PS state, do nothing. */ + } + } +} + +static +boolean halbtc8821c2ant_power_save_state(struct btc_coexist *btc, u8 ps_type, + u8 lps_val, u8 rpwm_val) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + boolean low_pwr_disable = FALSE, result = TRUE; + + switch (ps_type) { + case BTC_PS_WIFI_NATIVE: + coex_sta->force_lps_ctrl = FALSE; + /* recover to original 32k low power setting */ + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == BTC_PS_WIFI_NATIVE\n", __func__); + BTC_TRACE(trace_buf); + + low_pwr_disable = FALSE; + /* btc->btc_set(btc, BTC_SET_ACT_DISABLE_LOW_POWER, + * &low_pwr_disable); + */ + btc->btc_set(btc, BTC_SET_ACT_PRE_NORMAL_LPS, NULL); + break; + case BTC_PS_LPS_ON: + coex_sta->force_lps_ctrl = TRUE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == BTC_PS_LPS_ON\n", __func__); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_tdma_check(btc, TRUE); + halbtc8821c2ant_lps_rpwm(btc, NM_EXCU, lps_val, rpwm_val); + /* when coex force to enter LPS, do not enter 32k low power. */ + low_pwr_disable = TRUE; + btc->btc_set(btc, BTC_SET_ACT_DISABLE_LOW_POWER, + &low_pwr_disable); + /* power save must executed before psTdma.*/ + btc->btc_set(btc, BTC_SET_ACT_ENTER_LPS, NULL); + break; + case BTC_PS_LPS_OFF: + coex_sta->force_lps_ctrl = TRUE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == BTC_PS_LPS_OFF\n", __func__); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_tdma_check(btc, FALSE); + result = btc->btc_set(btc, BTC_SET_ACT_LEAVE_LPS, NULL); + break; + default: + break; + } + + return result; +} + +static +void halbtc8821c2ant_set_tdma(struct btc_coexist *btc, u8 byte1, u8 byte2, + u8 byte3, u8 byte4, u8 byte5) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + u8 h2c_parameter[5] = {0}; + u8 real_byte1 = byte1, real_byte5 = byte5; + boolean ap_enable = FALSE, result = FALSE; + u8 ps_type = BTC_PS_WIFI_NATIVE; + + if (byte5 & BIT(2)) + coex_sta->is_tdma_btautoslot = TRUE; + else + coex_sta->is_tdma_btautoslot = FALSE; + + if (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO && + btc->wifi_link_info.bhotspot && + btc->wifi_link_info.bany_client_join_go) + ap_enable = TRUE; + + if ((ap_enable) && (byte1 & BIT(4) && !(byte1 & BIT(5)))) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == FW for AP mode\n", __func__); + BTC_TRACE(trace_buf); + + real_byte1 &= ~BIT(4); + real_byte1 |= BIT(5); + + real_byte5 |= BIT(5); + real_byte5 &= ~BIT(6); + + ps_type = BTC_PS_WIFI_NATIVE; + halbtc8821c2ant_power_save_state(btc, ps_type, 0x0, 0x0); + } else if (byte1 & BIT(4) && !(byte1 & BIT(5))) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == Force LPS (byte1 = 0x%x)\n", + __func__, byte1); + BTC_TRACE(trace_buf); + + ps_type = BTC_PS_LPS_OFF; + if (!halbtc8821c2ant_power_save_state(btc, ps_type, 0x50, 0x4)) + result = TRUE; + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == Native LPS (byte1 = 0x%x)\n", + __func__, byte1); + BTC_TRACE(trace_buf); + + ps_type = BTC_PS_WIFI_NATIVE; + halbtc8821c2ant_power_save_state(btc, ps_type, 0x0, 0x0); + } + + coex_sta->is_set_ps_state_fail = result; + + if (!coex_sta->is_set_ps_state_fail) { + h2c_parameter[0] = real_byte1; + h2c_parameter[1] = byte2; + h2c_parameter[2] = byte3; + h2c_parameter[3] = byte4; + h2c_parameter[4] = real_byte5; + + coex_dm->ps_tdma_para[0] = real_byte1; + coex_dm->ps_tdma_para[1] = byte2; + coex_dm->ps_tdma_para[2] = byte3; + coex_dm->ps_tdma_para[3] = byte4; + coex_dm->ps_tdma_para[4] = real_byte5; + + btc->btc_fill_h2c(btc, 0x60, 5, h2c_parameter); + + if (real_byte1 & BIT(2)) { + coex_sta->wl_slot_toggle = TRUE; + coex_sta->wl_slot_toggle_change = FALSE; + } else { + if (coex_sta->wl_slot_toggle) + coex_sta->wl_slot_toggle_change = TRUE; + else + coex_sta->wl_slot_toggle_change = FALSE; + coex_sta->wl_slot_toggle = FALSE; + } + } else { + coex_sta->cnt_set_ps_state_fail++; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s == Force Leave LPS Fail (cnt = %d)\n", + __func__, coex_sta->cnt_set_ps_state_fail); + BTC_TRACE(trace_buf); + } + + if (ps_type == BTC_PS_WIFI_NATIVE) + btc->btc_set(btc, BTC_SET_ACT_POST_NORMAL_LPS, NULL); +} + +static +void halbtc8821c2ant_tdma(struct btc_coexist *btc, + boolean force_exec, boolean turn_on, u32 tcase) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + u8 type; + boolean wifi_busy; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + btc->btc_set_atomic(btc, &coex_dm->setting_tdma, TRUE); + + /* tcase: bit0~7 --> tdma case index + * bit8 --> for 4-slot (50ms) mode + */ + if (tcase & TDMA_4SLOT)/* 4-slot (50ms) mode */ + halbtc8821c2ant_set_tdma_timer_base(btc, 3); + else + halbtc8821c2ant_set_tdma_timer_base(btc, 0); + + type = (u8)(tcase & 0xff); + + /* To avoid TDMA H2C fail before Last LPS enter */ + if (!force_exec && coex_sta->coex_run_reason != BTC_RSN_LPS) { + if (turn_on == coex_dm->cur_ps_tdma_on && + type == coex_dm->cur_ps_tdma) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Skip TDMA because no change TDMA(%s, %d)\n", + (coex_dm->cur_ps_tdma_on ? "on" : "off"), + coex_dm->cur_ps_tdma); + BTC_TRACE(trace_buf); + + btc->btc_set_atomic(btc, &coex_dm->setting_tdma, FALSE); + return; + } + } + + if (!wifi_busy || + (coex_sta->a2dp_exist && + (coex_sta->bt_inq_page_remain || coex_sta->is_bt_multi_link))) + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_TDMA, + FALSE); + else + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_TDMA, + TRUE); + + if (turn_on) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** TDMA(on, %d) **********\n", + type); + BTC_TRACE(trace_buf); + + /* enable TBTT nterrupt */ + btc->btc_write_1byte_bitmask(btc, 0x550, 0x8, 0x1); + + switch (type) { + case 1: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x10, 0x03, 0x91, + 0x50); + break; + case 2: + default: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x35, 0x03, 0x11, + 0x11); + break; + case 3: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x30, 0x3, 0x91, + 0x10); + break; + case 4: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x21, 0x3, 0x91, + 0x10); + break; + case 5: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x25, 0x3, 0x91, + 0x10); + break; + case 6: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x10, 0x3, 0x91, + 0x10); + break; + case 7: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x20, 0x3, 0x91, + 0x10); + break; + case 8: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x15, 0x03, 0x11, + 0x11); + break; + case 10: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x30, 0x03, 0x11, + 0x10); + break; + case 11: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x35, 0x03, 0x11, + 0x10); + break; + case 12: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x35, 0x03, 0x11, + 0x11); + break; + case 13: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x20, 0x03, 0x11, + 0x10); + break; + case 14: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x20, 0x03, 0x11, + 0x11); + break; + case 15: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x10, 0x03, 0x11, + 0x10); + break; + case 16: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x10, 0x03, 0x11, + 0x11); + break; + case 17: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x08, 0x03, 0x11, + 0x14); + break; + case 21: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x30, 0x03, 0x11, + 0x10); + break; + case 22: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x25, 0x03, 0x11, + 0x10); + break; + case 23: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x10, 0x03, 0x11, + 0x10); + break; + case 25: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x3a, 0x3, 0x11, + 0x50); + break; + case 51: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x10, 0x03, 0x91, + 0x10); + break; + case 101: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x08, 0x03, 0x10, + 0x54); + break; + case 102: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x35, 0x03, 0x11, + 0x11); + break; + case 103: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x30, 0x3, 0x10, + 0x50); + break; + case 104: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x21, 0x3, 0x10, + 0x50); + break; + case 105: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x45, 0x3, 0x10, + 0x50); + break; + case 106: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x1a, 0x3, 0x10, + 0x50); + break; + case 107: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x08, 0x7, 0x10, + 0x54); + break; + case 108: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x30, 0x3, 0x10, + 0x50); + break; + case 109: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x08, 0x03, 0x10, + 0x54); + break; + case 110: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x30, 0x03, 0x10, + 0x50); + break; + case 111: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x25, 0x03, 0x11, + 0x11); + break; + case 112: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x4a, 0x3, 0x10, + 0x50); + break; + case 113: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x45, 0x03, 0x11, + 0x10); + break; + case 115: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x30, 0x03, 0x10, + 0x50); + break; + case 116: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x08, 0x03, 0x10, + 0x50); + break; + case 117: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x08, 0x03, 0x11, + 0x11); + break; + case 119: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x08, 0x03, 0x10, + 0x14); + break; + case 120: + halbtc8821c2ant_set_tdma(btc, 0x61, 0x08, 0x03, 0x10, + 0x15); + break; + case 151: + halbtc8821c2ant_set_tdma(btc, 0x51, 0x10, 0x03, 0x10, + 0x50); + break; + } + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** TDMA(off, %d) **********\n", + type); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_TDMA, FALSE); + + /* disable PS tdma */ + switch (type) { + case 0: + halbtc8821c2ant_set_tdma(btc, 0x0, 0x0, 0x0, 0x40, 0x0); + break; + case 1: + halbtc8821c2ant_set_tdma(btc, 0x0, 0x0, 0x0, 0x48, 0x0); + break; + default: + halbtc8821c2ant_set_tdma(btc, 0x0, 0x0, 0x0, 0x40, 0x0); + break; + } + } + + coex_dm->cur_ps_tdma_on = turn_on; + coex_dm->cur_ps_tdma = type; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "change TDMA(%s, %d)\n", + (coex_dm->cur_ps_tdma_on ? "on" : "off"), + coex_dm->cur_ps_tdma); + BTC_TRACE(trace_buf); + + btc->btc_set_atomic(btc, &coex_dm->setting_tdma, FALSE); +} + +static +void halbtc8821c2ant_set_ant_switch(struct btc_coexist *btc, + boolean force_exec, u8 ctrl_type, + u8 pos_type) +{ + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + struct rfe_type_8821c_2ant *rfe_type = &btc->rfe_type_8821c_2ant; + struct btc_board_info *board_info = &btc->board_info; + boolean polarity_inverse = FALSE; + u8 val = 0; + u32 u32tmp1 = 0, u32tmp2 = 0, u32tmp3 = 0; + + if (!rfe_type->ext_ant_switch_exist) + return; + + if (!force_exec) { + if (((ctrl_type << 8) + pos_type) == + coex_dm->cur_ext_ant_switch_status) + return; + } + + coex_dm->cur_ext_ant_switch_status = (ctrl_type << 8) + pos_type; + + /* swap control polarity if use different switch control polarity + * Normal switch polarity for DPDT, + * 0xcb4[29:28] = 2b'01 => BTG to Main, WLG to Aux, + * 0xcb4[29:28] = 2b'10 => BTG to Aux, WLG to Main + * Normal switch polarity for SPDT, + * 0xcb4[29:28] = 2b'01 => Ant to BTG, + * 0xcb4[29:28] = 2b'10 => Ant to WLG + */ + if (rfe_type->ext_ant_switch_ctrl_polarity) + polarity_inverse = !polarity_inverse; + + /* swap control polarity if 1-Ant at Aux */ + if (rfe_type->ant_at_main_port == FALSE) + polarity_inverse = !polarity_inverse; + + switch (pos_type) { + default: + case BT_8821C_2ANT_TO_BT: + case BT_8821C_2ANT_TO_NOCARE: + case BT_8821C_2ANT_TO_WLA: + + break; + case BT_8821C_2ANT_TO_WLG: + if (!rfe_type->wlg_locate_at_btg) + polarity_inverse = !polarity_inverse; + + break; + } + + if (board_info->ant_div_cfg && ctrl_type == BT_8821C_2ANT_CTRL_BY_BBSW) + ctrl_type = BT_8821C_2ANT_CTRL_BY_ANTDIV; + + switch (ctrl_type) { + default: + case BT_8821C_2ANT_CTRL_BY_BBSW: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x1); + /* BB SW, DPDT use RFE_ctrl8 and RFE_ctrl9 as control pin */ + btc->btc_write_1byte_bitmask(btc, 0xcb4, 0xff, 0x77); + /* 0xcb4[29:28] = 2b'01 for no switch_polarity_inverse, + * DPDT_SEL_N =1, DPDT_SEL_P =0 + */ + val = (!polarity_inverse ? 0x1 : 0x2); + btc->btc_write_1byte_bitmask(btc, 0xcb7, 0x30, val); + break; + case BT_8821C_2ANT_CTRL_BY_PTA: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x1); + /* PTA, DPDT use RFE_ctrl8 and RFE_ctrl9 as control pin */ + btc->btc_write_1byte_bitmask(btc, 0xcb4, 0xff, 0x66); + /* 0xcb4[29:28] = 2b'10 for no switch_polatiry_inverse, + * DPDT_SEL_N =1, DPDT_SEL_P =0 @ GNT_BT=1 + */ + val = (!polarity_inverse ? 0x2 : 0x1); + btc->btc_write_1byte_bitmask(btc, 0xcb7, 0x30, val); + break; + case BT_8821C_2ANT_CTRL_BY_ANTDIV: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x1); + btc->btc_write_1byte_bitmask(btc, 0xcb4, 0xff, 0x88); + + /* no regval_0xcb7 setup required, because antenna switch + * control value by antenna diversity + */ + break; + case BT_8821C_2ANT_CTRL_BY_MAC: + /* 0x4c[23] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x1); + /* 0x64[0] = 1b'0 for no switch_polarity_inverse, + * DPDT_SEL_N =1, DPDT_SEL_P =0 + */ + val = (!polarity_inverse ? 0x0 : 0x1); + btc->btc_write_1byte_bitmask(btc, 0x64, 0x1, val); + break; + case BT_8821C_2ANT_CTRL_BY_FW: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x1); + break; + case BT_8821C_2ANT_CTRL_BY_BT: + /* 0x4c[23] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4e, 0x80, 0x0); + /* 0x4c[24] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x4f, 0x01, 0x0); + /* no setup required, because antenna switch control value + * by BT vendor 0xac[1:0] + */ + break; + } + + /* PAPE, LNA_ON control by BT while WLAN off + * for current leakage issue + */ + if (ctrl_type == BT_8821C_2ANT_CTRL_BY_BT) { + /* PAPE 0x64[29] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x67, 0x20, 0x0); + /* LNA_ON 0x64[28] = 0 */ + btc->btc_write_1byte_bitmask(btc, 0x67, 0x10, 0x0); + } else { + /* PAPE 0x64[29] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x67, 0x20, 0x1); + /* LNA_ON 0x64[28] = 1 */ + btc->btc_write_1byte_bitmask(btc, 0x67, 0x10, 0x1); + } +} + +static +void halbtc8821c2ant_set_rfe_type(struct btc_coexist *btc) +{ + struct rfe_type_8821c_2ant *rfe_type = &btc->rfe_type_8821c_2ant; + struct btc_board_info *board_info = &btc->board_info; + + /* the following setup should be got from Efuse in the future */ + rfe_type->rfe_module_type = board_info->rfe_type & 0x1f; + + rfe_type->ext_ant_switch_ctrl_polarity = 0; + + switch (rfe_type->rfe_module_type) { + case 0: + case 8: + default: /*2-Ant, DPDT, WLG*/ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_2ANT_USE_DPDT; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = TRUE; + break; + case 1: + case 9: /*1-Ant, Main, WLG */ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_2ANT_USE_SPDT; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = TRUE; + break; + case 2: + case 10: /*1-Ant, Main, BTG */ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_2ANT_USE_SPDT; + rfe_type->wlg_locate_at_btg = TRUE; + rfe_type->ant_at_main_port = TRUE; + break; + case 3: + case 11: /*1-Ant, Aux, WLG */ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_2ANT_USE_DPDT; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = FALSE; + break; + case 4: + case 12: /*1-Ant, Aux, BTG */ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_2ANT_USE_DPDT; + rfe_type->wlg_locate_at_btg = TRUE; + rfe_type->ant_at_main_port = FALSE; + break; + case 5: + case 13: /*2-Ant, no switch, WLG*/ + rfe_type->ext_ant_switch_exist = FALSE; + rfe_type->ext_ant_switch_type = BT_8821C_2ANT_SWITCH_NONE; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = TRUE; + break; + case 6: + case 14: /*2-Ant, no antenna switch, WLG*/ + rfe_type->ext_ant_switch_exist = FALSE; + rfe_type->ext_ant_switch_type = BT_8821C_2ANT_SWITCH_NONE; + rfe_type->wlg_locate_at_btg = FALSE; + rfe_type->ant_at_main_port = TRUE; + break; + case 7: + case 15: /*2-Ant, DPDT, BTG*/ + rfe_type->ext_ant_switch_exist = TRUE; + rfe_type->ext_ant_switch_type = BT_8821C_2ANT_USE_DPDT; + rfe_type->wlg_locate_at_btg = TRUE; + rfe_type->ant_at_main_port = TRUE; + break; + } +} + +static +void halbtc8821c2ant_set_ant_path(struct btc_coexist *btc, + u8 ant_pos_type, boolean force_exec, + u8 phase) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + struct btc_board_info *board_info = &btc->board_info; + u32 cnt_bt_cal_chk = 0, u32tmp1 = 0, u32tmp2 = 0; + u8 u8tmp = 0, ctrl_type, pos_type; + + if (!force_exec) { + if (coex_dm->cur_ant_pos_type == ((ant_pos_type << 8) + phase)) + return; + } + + coex_dm->cur_ant_pos_type = (ant_pos_type << 8) + phase; + + if (btc->dbg_mode) { + u32tmp1 = btc->btc_read_4byte(btc, 0xcbc); + u32tmp2 = btc->btc_read_4byte(btc, 0xcb4); + u8tmp = btc->btc_read_1byte(btc, 0x73); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], (Before Ant Setup) 0xcb4 = 0x%x, 0xcbc = 0x%x, 0x73 = 0x%x\n", + u32tmp1, u32tmp2, u8tmp); + BTC_TRACE(trace_buf); + } + + switch (phase) { + case BT_8821C_2ANT_PHASE_POWERON: + /* set Path control owner to WL at initial step */ + halbtc8821c2ant_coex_ctrl_owner(btc, BT_8821C_2ANT_PCO_BTSIDE); + + if (ant_pos_type == BTC_ANT_PATH_AUTO) { + if (board_info->btdm_ant_pos == + BTC_ANTENNA_AT_MAIN_PORT) + ant_pos_type = BTC_ANT_WIFI_AT_MAIN; + else + ant_pos_type = BTC_ANT_WIFI_AT_AUX; + } + + coex_sta->run_time_state = FALSE; + break; + case BT_8821C_2ANT_PHASE_INIT: + /* Disable LTE Coex Function in WiFi side + * (this should be on if LTE coex is required) + */ + halbtc8821c2ant_ltecoex_enable(btc, 0x0); + + /* GNT_WL_LTE always = 1 + * (this should be config if LTE coex is required) + */ + halbtc8821c2ant_ltecoex_table(btc, BT_8821C_2ANT_CTT_WL_VS_LTE, + 0xffff); + + /* GNT_BT_LTE always = 1 + * (this should be config if LTE coex is required) + */ + halbtc8821c2ant_ltecoex_table(btc, BT_8821C_2ANT_CTT_BT_VS_LTE, + 0xffff); + + /* Wait If BT IQK running, because Path control owner + * is at BT during BT IQK (setup by WiFi firmware) + */ + while (cnt_bt_cal_chk <= 20) { + u8tmp = btc->btc_read_1byte(btc, 0x49c); + cnt_bt_cal_chk++; + + if (u8tmp & BIT(1)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ########### BT is calibrating (wait cnt=%d)\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + delay_ms(10); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** BT is NOT calibrating (wait cnt=%d)\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + break; + } + } + + /* set Path control owner to WL at initial step */ + halbtc8821c2ant_coex_ctrl_owner(btc, BT_8821C_2ANT_PCO_WLSIDE); + + /* set GNT_BT to SW high */ + halbtc8821c2ant_set_gnt_bt(btc, BTC_GNT_SET_SW_HIGH); + /* Set GNT_WL to SW high */ + halbtc8821c2ant_set_gnt_wl(btc, BTC_GNT_SET_SW_HIGH); + + coex_sta->run_time_state = FALSE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) { + if (board_info->btdm_ant_pos == + BTC_ANTENNA_AT_MAIN_PORT) + ant_pos_type = BTC_ANT_WIFI_AT_MAIN; + else + ant_pos_type = BTC_ANT_WIFI_AT_AUX; + } + break; + case BT_8821C_2ANT_PHASE_WONLY: + /* Disable LTE Coex Function in WiFi side + * (this should be on if LTE coex is required) + */ + halbtc8821c2ant_ltecoex_enable(btc, 0x0); + + /* GNT_WL_LTE always = 1 + * (this should be config if LTE coex is required) + */ + halbtc8821c2ant_ltecoex_table(btc, BT_8821C_2ANT_CTT_WL_VS_LTE, + 0xffff); + + /* GNT_BT_LTE always = 1 + * (this should be config if LTE coex is required) + */ + halbtc8821c2ant_ltecoex_table(btc, BT_8821C_2ANT_CTT_BT_VS_LTE, + 0xffff); + + /* set Path control owner to WL at initial step */ + halbtc8821c2ant_coex_ctrl_owner(btc, BT_8821C_2ANT_PCO_WLSIDE); + + /* set GNT_BT to SW Low */ + halbtc8821c2ant_set_gnt_bt(btc, BTC_GNT_SET_SW_LOW); + /* Set GNT_WL to SW high */ + halbtc8821c2ant_set_gnt_wl(btc, BTC_GNT_SET_SW_HIGH); + + coex_sta->run_time_state = FALSE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) { + if (board_info->btdm_ant_pos == + BTC_ANTENNA_AT_MAIN_PORT) + ant_pos_type = BTC_ANT_WIFI_AT_MAIN; + else + ant_pos_type = BTC_ANT_WIFI_AT_AUX; + } + + break; + case BT_8821C_2ANT_PHASE_WOFF: + /* Disable LTE Coex Function in WiFi side */ + halbtc8821c2ant_ltecoex_enable(btc, 0x0); + + /* set Path control owner to BT */ + halbtc8821c2ant_coex_ctrl_owner(btc, BT_8821C_2ANT_PCO_BTSIDE); + + coex_sta->run_time_state = FALSE; + break; + case BT_8821C_2ANT_PHASE_2G: + while (cnt_bt_cal_chk <= 20) { + /* 0x49c[0]=1 WL IQK, 0x49c[1]=1 BT IQK*/ + u8tmp = btc->btc_read_1byte(btc, 0x49c); + + cnt_bt_cal_chk++; + if (u8tmp & BIT(0)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ########### WL is IQK (wait cnt=%d)\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + delay_ms(10); + } else if (u8tmp & BIT(1)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ########### BT is IQK (wait cnt=%d)\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + delay_ms(10); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** WL and BT is NOT IQK (wait cnt=%d)\n", + cnt_bt_cal_chk); + BTC_TRACE(trace_buf); + break; + } + } + + /* set Path control owner to WL at runtime step */ + halbtc8821c2ant_coex_ctrl_owner(btc, BT_8821C_2ANT_PCO_WLSIDE); + + /* set GNT_BT to PTA */ + halbtc8821c2ant_set_gnt_bt(btc, BTC_GNT_SET_HW_PTA); + + /* Set GNT_WL to PTA */ + halbtc8821c2ant_set_gnt_wl(btc, BTC_GNT_SET_HW_PTA); + + coex_sta->run_time_state = TRUE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) { + if (board_info->btdm_ant_pos == + BTC_ANTENNA_AT_MAIN_PORT) + ant_pos_type = BTC_ANT_WIFI_AT_MAIN; + else + ant_pos_type = BTC_ANT_WIFI_AT_AUX; + } + + break; + case BT_8821C_2ANT_PHASE_5G: + /* set Path control owner to WL at runtime step */ + halbtc8821c2ant_coex_ctrl_owner(btc, BT_8821C_2ANT_PCO_WLSIDE); + + /* set GNT_BT to PTA */ + halbtc8821c2ant_set_gnt_bt(btc, BTC_GNT_SET_HW_PTA); + + /* Set GNT_WL to SW Hi */ + halbtc8821c2ant_set_gnt_wl(btc, BTC_GNT_SET_SW_HIGH); + + coex_sta->run_time_state = TRUE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) { + if (board_info->btdm_ant_pos == + BTC_ANTENNA_AT_MAIN_PORT) + ant_pos_type = BTC_ANT_WIFI_AT_MAIN; + else + ant_pos_type = BTC_ANT_WIFI_AT_AUX; + } + + break; + case BT_8821C_2ANT_PHASE_BTMP: + /* Disable LTE Coex Function in WiFi side */ + halbtc8821c2ant_ltecoex_enable(btc, 0x0); + + /* set Path control owner to WL */ + halbtc8821c2ant_coex_ctrl_owner(btc, BT_8821C_2ANT_PCO_WLSIDE); + + /* set GNT_BT to SW Hi */ + halbtc8821c2ant_set_gnt_bt(btc, BTC_GNT_SET_SW_HIGH); + + /* Set GNT_WL to SW Lo */ + halbtc8821c2ant_set_gnt_wl(btc, BTC_GNT_SET_SW_LOW); + + coex_sta->run_time_state = FALSE; + + if (ant_pos_type == BTC_ANT_PATH_AUTO) { + if (board_info->btdm_ant_pos == + BTC_ANTENNA_AT_MAIN_PORT) + ant_pos_type = BTC_ANT_WIFI_AT_MAIN; + else + ant_pos_type = BTC_ANT_WIFI_AT_AUX; + } + + break; + case BT_8821C_2ANT_PHASE_ANTDET: + halbtc8821c2ant_coex_ctrl_owner(btc, BT_8821C_2ANT_PCO_WLSIDE); + + /* set GNT_BT to high */ + halbtc8821c2ant_set_gnt_bt(btc, BTC_GNT_SET_SW_HIGH); + /* Set GNT_WL to high */ + halbtc8821c2ant_set_gnt_wl(btc, BTC_GNT_SET_SW_HIGH); + + if (ant_pos_type == BTC_ANT_PATH_AUTO) { + if (board_info->btdm_ant_pos == + BTC_ANTENNA_AT_MAIN_PORT) + ant_pos_type = BTC_ANT_WIFI_AT_MAIN; + else + ant_pos_type = BTC_ANT_WIFI_AT_AUX; + } + + coex_sta->run_time_state = FALSE; + break; + } + + if (phase == BT_8821C_2ANT_PHASE_WOFF) { + /* Set Ext Ant Switch to BT control at wifi off step */ + ctrl_type = BT_8821C_2ANT_CTRL_BY_BT; + pos_type = BT_8821C_2ANT_TO_NOCARE; + } else { + switch (ant_pos_type) { + default: + case BTC_ANT_WIFI_AT_MAIN: + ctrl_type = BT_8821C_2ANT_CTRL_BY_BBSW; + pos_type = BT_8821C_2ANT_TO_WLG; + break; + case BTC_ANT_WIFI_AT_AUX: + ctrl_type = BT_8821C_2ANT_CTRL_BY_BBSW; + pos_type = BT_8821C_2ANT_TO_BT; + break; + case BTC_ANT_WIFI_AT_DIVERSITY: + ctrl_type = BT_8821C_2ANT_CTRL_BY_ANTDIV; + pos_type = BT_8821C_2ANT_TO_NOCARE; + break; + } + } + + halbtc8821c2ant_set_ant_switch(btc, force_exec, ctrl_type, pos_type); + + if (btc->dbg_mode) { + u32tmp1 = btc->btc_read_4byte(btc, 0xcbc); + u32tmp2 = btc->btc_read_4byte(btc, 0xcb4); + u8tmp = btc->btc_read_1byte(btc, 0x73); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], (After Ant Setup) 0xcb4 = 0x%x, 0xcbc = 0x%x, 0x73 = 0x%x\n", + u32tmp1, u32tmp2, u8tmp); + BTC_TRACE(trace_buf); + } +} + +static +u8 halbtc8821c2ant_action_algorithm(struct btc_coexist *btc) +{ + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + u8 algorithm = BT_8821C_2ANT_COEX_UNDEFINED; + u8 profile_map = 0; + + if (bt_link_info->sco_exist) + profile_map = profile_map | BIT(0); + + if (bt_link_info->hid_exist) + profile_map = profile_map | BIT(1); + + if (bt_link_info->a2dp_exist) + profile_map = profile_map | BIT(2); + + if (bt_link_info->pan_exist) + profile_map = profile_map | BIT(3); + + switch (profile_map) { + case 0: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], No BT link exists!!!\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_UNDEFINED; + break; + case 1: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO only\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_SCO; + break; + case 2: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = HID only\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_HID; + break; + case 3: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + HID ==> HID\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_HID; + break; + case 4: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = A2DP only\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_A2DP; + break; + case 5: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + A2DP ==> HID + A2DP\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_HID_A2DP; + break; + case 6: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = HID + A2DP\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_HID_A2DP; + break; + case 7: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + HID + A2DP ==> HID + A2DP\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_HID_A2DP; + break; + case 8: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = PAN(EDR) only\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_PAN; + break; + case 9: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + PAN(EDR) ==> HID + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_PAN_HID; + break; + case 10: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = HID + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_PAN_HID; + break; + case 11: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + HID + PAN(EDR) ==> HID + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_PAN_HID; + break; + case 12: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = A2DP + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_PAN_A2DP; + break; + case 13: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + A2DP + PAN(EDR) ==> A2DP + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_PAN_A2DP; + break; + case 14: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = HID + A2DP + PAN(EDR) ==> A2DP + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_PAN_A2DP; + break; + case 15: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT Profile = SCO + HID + A2DP + PAN(EDR) ==> A2DP + PAN(EDR)\n"); + BTC_TRACE(trace_buf); + algorithm = BT_8821C_2ANT_COEX_PAN_A2DP; + break; + } + + return algorithm; +} + +static void halbtc8821c2ant_action_freerun(struct btc_coexist *btc) +{ + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); +} + +static +void halbtc8821c2ant_action_coex_all_off(struct btc_coexist *btc) +{ + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); +} + +static +void halbtc8821c2ant_action_bt_whql_test(struct btc_coexist *btc) +{ + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); +} + +static +void halbtc8821c2ant_action_bt_inquiry(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + boolean wifi_connected = FALSE, wifi_busy = FALSE; + + halbtc8821c2ant_set_wl_tx_power(btc, FC_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + if (coex_sta->is_wifi_linkscan_process || + coex_sta->wifi_high_pri_task1 || + coex_sta->wifi_high_pri_task2) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], bt inq/page + wifi hi-pri task\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 8); + + if (bt_link_info->bt_link_exist) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 15); + else if (coex_sta->wifi_high_pri_task1) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 113); + else if (!coex_sta->bt_create_connection) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 10); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 13); + } else if (wifi_busy) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], bt inq/page + wifi busy\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 8); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 151); + } else if (wifi_connected) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], bt inq/page + wifi connected\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 8); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 117); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], bt inq/page + wifi not-connected\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } +} + +static +void halbtc8821c2ant_action_bt_relink(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + if (coex_sta->gl_wifi_busy) + halbtc8821c2ant_table(btc, NM_EXCU, 18); + else + halbtc8821c2ant_table(btc, NM_EXCU, 5); + + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); +} + +static +void halbtc8821c2ant_action_bt_idle(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + static u8 prewifi_rssi_state = BTC_RSSI_STATE_LOW; + u8 wifi_rssi_state; + + wifi_rssi_state = + halbtc8821c2ant_wifi_rssi_state(btc, &prewifi_rssi_state, 2, + 40, 0); + + if (!coex_sta->gl_wifi_busy) { + halbtc8821c2ant_table(btc, NM_EXCU, 8); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 14); + } else { /* if wl busy */ + if ((coex_sta->bt_ble_scan_type & 0x2) && + coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_NCON_IDLE) { + halbtc8821c2ant_table(btc, NM_EXCU, 14); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 12); + } else { + if (BTC_RSSI_HIGH(wifi_rssi_state)) + halbtc8821c2ant_table(btc, NM_EXCU, 8); + else + halbtc8821c2ant_table(btc, NM_EXCU, 3); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 12); + } + } + + halbtc8821c2ant_set_wl_tx_power(btc, FC_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); +} + +static +void halbtc8821c2ant_action_bt_mr(struct btc_coexist *btc) +{ + struct wifi_link_info_8821c_2ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_2ant; + + if (!wifi_link_info_ext->is_all_under_5g) { + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_2ANT_PHASE_2G); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } else { + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_2ANT_PHASE_5G); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } +} + +static +void halbtc8821c2ant_action_sco(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + if (coex_sta->is_bt_multi_link) { + halbtc8821c2ant_table(btc, NM_EXCU, 8); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 25); + } else { + if (coex_sta->is_esco_mode) + halbtc8821c2ant_table(btc, NM_EXCU, 1); + else /* 2-Ant free run if SCO mode */ + halbtc8821c2ant_table(btc, NM_EXCU, 0); + + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 8); + } +} + +static +void halbtc8821c2ant_action_hid(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + boolean wifi_busy = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + if (coex_sta->is_hid_low_pri_tx_overhead) { + halbtc8821c2ant_table(btc, NM_EXCU, 12); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 108); + } else if (coex_sta->is_hid_rcu) { + halbtc8821c2ant_table(btc, NM_EXCU, 12); + + if (wifi_busy) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 113); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 111); + } else { + halbtc8821c2ant_table(btc, NM_EXCU, 12); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 111); + } +} + +static +void halbtc8821c2ant_action_a2dpsink(struct btc_coexist *btc) +{ + boolean ap_enable = FALSE; + + if (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO && + btc->wifi_link_info.bhotspot && + btc->wifi_link_info.bany_client_join_go) + ap_enable = TRUE; + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + if (ap_enable) { + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } else { + halbtc8821c2ant_table(btc, NM_EXCU, 8); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 104); + } +} + +static +void halbtc8821c2ant_action_a2dp(struct btc_coexist *btc) +{ + static u8 prewifi_rssi_state = BTC_RSSI_STATE_LOW; + u8 wifi_rssi_state; + boolean wifi_busy = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + wifi_rssi_state = + halbtc8821c2ant_wifi_rssi_state(btc, &prewifi_rssi_state, 2, + 45, 0); + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_table(btc, NM_EXCU, 8); + + if (!wifi_busy) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 120 | TDMA_4SLOT); + else if (BTC_RSSI_HIGH(wifi_rssi_state)) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 119 | TDMA_4SLOT); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 101 | TDMA_4SLOT); +} + +static +void halbtc8821c2ant_action_pan(struct btc_coexist *btc) +{ + boolean wifi_busy = FALSE; + + static u8 prewifi_rssi_state = BTC_RSSI_STATE_LOW; + u8 wifi_rssi_state; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + wifi_rssi_state = + halbtc8821c2ant_wifi_rssi_state(btc, &prewifi_rssi_state, 2, + 58, 0); + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + /* for Lenovo CPT_For_WiFi OPP test */ + if (btc->board_info.customer_id == RT_CID_LENOVO_CHINA && + BTC_RSSI_HIGH(wifi_rssi_state) && wifi_busy) { + halbtc8821c2ant_table(btc, NM_EXCU, 8); + + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 103); + } else { + halbtc8821c2ant_table(btc, NM_EXCU, 8); + + if (wifi_busy) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 103); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 104); + } +} + +static +void halbtc8821c2ant_action_hid_a2dp(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + static u8 prewifi_rssi_state = BTC_RSSI_STATE_LOW; + u8 wifi_rssi_state; + u32 slot_type = 0; + + wifi_rssi_state = + halbtc8821c2ant_wifi_rssi_state(btc, &prewifi_rssi_state, 2, + 45, 0); + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + /*BLE HID should use 2-slot to avoid HID lag issue (COEX-357)*/ + if (!coex_sta->bt_ble_hid_exist) + slot_type = TDMA_4SLOT; + + halbtc8821c2ant_table(btc, NM_EXCU, 12); + + if (BTC_RSSI_HIGH(wifi_rssi_state)) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 119 | slot_type); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 109 | slot_type); +} + +static +void halbtc8821c2ant_action_pan_a2dp(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + static u8 prewifi_rssi_state = BTC_RSSI_STATE_LOW; + u8 wifi_rssi_state; + boolean wifi_busy = FALSE; + u8 iot_peer = BTC_IOT_PEER_UNKNOWN; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + btc->btc_get(btc, BTC_GET_U1_IOT_PEER, &iot_peer); + + if (!wifi_busy) + wifi_busy = coex_sta->gl_wifi_busy; + + wifi_rssi_state = + halbtc8821c2ant_wifi_rssi_state(btc, &prewifi_rssi_state, 2, + 42, 0); + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + + /* for Lenovo coex test case */ + if (btc->board_info.customer_id == RT_CID_LENOVO_CHINA && + coex_sta->scan_ap_num <= 10 && + iot_peer == BTC_IOT_PEER_ATHEROS) { + /* for CPT_for_WiFi */ + if (BTC_RSSI_LOW(wifi_rssi_state)) { + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 20); + if (wifi_busy) { + halbtc8821c2ant_table(btc, NM_EXCU, 7); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 110); + } else { + halbtc8821c2ant_table(btc, NM_EXCU, 7); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 107); + } + } else { /* for CPT_for_BT */ + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + halbtc8821c2ant_table(btc, NM_EXCU, 8); + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 116); + } + } else { + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + halbtc8821c2ant_table(btc, NM_EXCU, 8); + + if (wifi_busy) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 107); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 106); + } +} + +static +void halbtc8821c2ant_action_pan_hid(struct btc_coexist *btc) +{ + boolean wifi_busy = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_table(btc, NM_EXCU, 8); + + if (wifi_busy) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 103); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 104); +} + +static +void halbtc8821c2ant_action_hid_a2dp_pan(struct btc_coexist *btc) +{ + boolean wifi_busy = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_table(btc, NM_EXCU, 12); + + if (wifi_busy) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 107); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 106); +} + +static +void halbtc8821c2ant_action_wifi_under5g(struct btc_coexist *btc) +{ + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_2ANT_PHASE_5G); + /* fw all off */ + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); +} + +static +void halbtc8821c2ant_action_wifi_native_lps(struct btc_coexist *btc) +{ + halbtc8821c2ant_table(btc, NM_EXCU, 4); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); +} + +static +void halbtc8821c2ant_action_wifi_linkscan(struct btc_coexist *btc) +{ + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + + halbtc8821c2ant_set_wl_tx_power(btc, FC_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_table(btc, NM_EXCU, 8); + + if (bt_link_info->pan_exist) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 22); + else if (bt_link_info->a2dp_exist) + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 16); + else + halbtc8821c2ant_tdma(btc, NM_EXCU, TRUE, 21); +} + +static +void halbtc8821c2ant_action_wifi_not_connected(struct btc_coexist *btc) +{ + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); +} + +static +void halbtc8821c2ant_action_wifi_connected(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + + coex_dm->cur_algorithm = halbtc8821c2ant_action_algorithm(btc); + + if (halbtc8821c2ant_freerun_check(btc)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, Frerun().\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_freerun(btc); + return; + } + + switch (coex_dm->cur_algorithm) { + case BT_8821C_2ANT_COEX_SCO: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = SCO.\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_sco(btc); + break; + case BT_8821C_2ANT_COEX_HID: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = HID.\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_hid(btc); + break; + case BT_8821C_2ANT_COEX_A2DP: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = A2DP.\n"); + BTC_TRACE(trace_buf); + + /* for A2DP + OPP test but BTinfo is + * A2DP only in Lenovo test case + */ + if (coex_sta->is_bt_multi_link && coex_sta->hid_pair_cnt == 0) + halbtc8821c2ant_action_pan_a2dp(btc); + else if (coex_sta->is_bt_a2dp_sink) + halbtc8821c2ant_action_a2dpsink(btc); + else + halbtc8821c2ant_action_a2dp(btc); + break; + case BT_8821C_2ANT_COEX_PAN: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = PAN(EDR).\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_pan(btc); + break; + case BT_8821C_2ANT_COEX_PAN_A2DP: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = PAN+A2DP.\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_pan_a2dp(btc); + break; + case BT_8821C_2ANT_COEX_PAN_HID: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = PAN(EDR)+HID.\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_pan_hid(btc); + break; + case BT_8821C_2ANT_COEX_HID_A2DP_PAN: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = HID+A2DP+PAN.\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_hid_a2dp_pan(btc); + break; + case BT_8821C_2ANT_COEX_HID_A2DP: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = HID+A2DP.\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_hid_a2dp(btc); + break; + default: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Action 2-Ant, algorithm = coexist All Off!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_coex_all_off(btc); + break; + } +} + +static +void halbtc8821c2ant_action_wifi_multiport25g(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_BTCQDDR, TRUE); + + if (coex_sta->is_setup_link || coex_sta->bt_relink_downcount != 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport25g(), BT Relink!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } else if (coex_sta->c2h_bt_inquiry_page) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport25g(), BT Inq-Page!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 11); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport25g(), BT idle or busy!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 11); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } +} + +static +void halbtc8821c2ant_action_wifi_multiport2g(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct btc_concurrent_setting multiport_tdma_para; + u32 traffic_dir; + + btc->btc_get(btc, BTC_GET_U4_WIFI_TRAFFIC_DIRECTION, &traffic_dir); + + halbtc8821c2ant_set_wl_tx_power(btc, NM_EXCU, 0xd8); + halbtc8821c2ant_set_bt_tx_power(btc, NM_EXCU, 0); + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_BTCQDDR, TRUE); + + if (coex_sta->is_setup_link || coex_sta->bt_relink_downcount != 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, BT Relink!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } else if (coex_sta->c2h_bt_inquiry_page) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, BT Inq-Page!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } else if (coex_sta->num_of_profile == 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, BT idle!!\n"); + BTC_TRACE(trace_buf); + + if (btc->chip_interface == BTC_INTF_PCI && + (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO || + btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GC)) + halbtc8821c2ant_table(btc, NM_EXCU, 10); + else + halbtc8821c2ant_table(btc, NM_EXCU, 0); + + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + } else if (coex_sta->is_wifi_linkscan_process) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, WL scan!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_action_wifi_linkscan(btc); + } else { + switch (btc->wifi_link_info.link_mode) { + case BTC_LINK_ONLY_GO: + case BTC_LINK_ONLY_GC: + if (btc->chip_interface == BTC_INTF_PCI && + coex_sta->a2dp_exist && !coex_sta->is_bt_multi_link) + halbtc8821c2ant_table(btc, NM_EXCU, 10); + else + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + break; + default: + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi_multiport2g, Other multi-port + BT busy!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_table(btc, NM_EXCU, 0); + halbtc8821c2ant_tdma(btc, NM_EXCU, FALSE, 0); + break; + } + } +} + +static +void halbtc8821c2ant_run_coex(struct btc_coexist *btc, u8 reason) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + struct wifi_link_info_8821c_2ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_2ant; + boolean wifi_connected = FALSE, wifi_32k = FALSE; + boolean scan = FALSE, link = FALSE, roam = FALSE, under_4way = FALSE; + + btc->btc_get(btc, BTC_GET_BL_WIFI_SCAN, &scan); + btc->btc_get(btc, BTC_GET_BL_WIFI_LINK, &link); + btc->btc_get(btc, BTC_GET_BL_WIFI_ROAM, &roam); + btc->btc_get(btc, BTC_GET_BL_WIFI_4_WAY_PROGRESS, &under_4way); + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + btc->btc_get(btc, BTC_GET_BL_WIFI_LW_PWR_STATE, &wifi_32k); + + if (scan || link || roam || under_4way || + reason == BT_8821C_2ANT_RSN_2GSCANSTART || + reason == BT_8821C_2ANT_RSN_2GSWITCHBAND || + reason == BT_8821C_2ANT_RSN_2GCONSTART || + reason == BT_8821C_2ANT_RSN_2GSPECIALPKT) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], scan = %d, link = %d, roam = %d 4way = %d!!!\n", + scan, link, roam, under_4way); + BTC_TRACE(trace_buf); + coex_sta->is_wifi_linkscan_process = TRUE; + } else { + coex_sta->is_wifi_linkscan_process = FALSE; + } + + /* update wifi_link_info_ext variable */ + halbtc8821c2ant_update_wifi_link_info(btc, reason); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism()===> reason = %d\n", + reason); + BTC_TRACE(trace_buf); + + coex_sta->coex_run_reason = reason; + + if (btc->manual_control) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), return for Manual CTRL <===\n"); + BTC_TRACE(trace_buf); + return; + } + + if (btc->stop_coex_dm) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), return for Stop Coex DM <===\n"); + BTC_TRACE(trace_buf); + return; + } + + if (coex_sta->under_ips) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), return for wifi is under IPS !!!\n"); + BTC_TRACE(trace_buf); + return; + } + + if (coex_sta->under_lps && wifi_32k) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), return for wifi is under LPS-32K !!!\n"); + BTC_TRACE(trace_buf); + return; + } + + if (!coex_sta->run_time_state) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], return for run_time_state = FALSE !!!\n"); + BTC_TRACE(trace_buf); + return; + } + + if (coex_sta->freeze_coexrun_by_btinfo && !coex_sta->is_setup_link) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], return for freeze_coexrun_by_btinfo\n"); + BTC_TRACE(trace_buf); + return; + } + + coex_sta->coex_run_cnt++; + + if (coex_sta->msft_mr_exist && wifi_connected) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), microsoft MR!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wl_coex_mode = BT_8821C_2ANT_WLINK_BTMR; + halbtc8821c2ant_action_bt_mr(btc); + return; + } + + if (wifi_link_info_ext->is_all_under_5g) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is under 5G!!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wl_coex_mode = BT_8821C_2ANT_WLINK_5G; + halbtc8821c2ant_action_wifi_under5g(btc); + return; + } + + if (wifi_link_info_ext->is_mcc_25g) { /* not iclude scan action */ + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is under mcc dual-band!!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wl_coex_mode = BT_8821C_2ANT_WLINK_25GMPORT; + halbtc8821c2ant_action_wifi_multiport25g(btc); + return; + } + + if (wifi_link_info_ext->num_of_active_port > 1 || + (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO && + !btc->wifi_link_info.bhotspot && + btc->wifi_link_info.bany_client_join_go)) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is under scc-2g/mcc-2g/p2pGO-only!!!\n"); + BTC_TRACE(trace_buf); + + if (btc->wifi_link_info.link_mode == BTC_LINK_ONLY_GO) + coex_sta->wl_coex_mode = BT_8821C_2ANT_WLINK_2GGO; + else + coex_sta->wl_coex_mode = BT_8821C_2ANT_WLINK_2GMPORT; + halbtc8821c2ant_action_wifi_multiport2g(btc); + return; + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is single-port 2G!!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wl_coex_mode = BT_8821C_2ANT_WLINK_2G1PORT; + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, NM_EXCU, + BT_8821C_2ANT_PHASE_2G); + + /*For Asus airpods 2 + HID glitch issue*/ + if (coex_sta->bt_a2dp_vendor_id == 0x4c && coex_sta->is_bt_multi_link) + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_BTCQDDR, + FALSE); + else + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_BTCQDDR, + TRUE); + + if (coex_sta->bt_disabled) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is disabled !!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_coex_all_off(btc); + return; + } + + if (coex_sta->under_lps && !coex_sta->force_lps_ctrl && + !coex_sta->acl_busy) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RunCoexistMechanism(), wifi is under LPS !!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_wifi_native_lps(btc); + return; + } + + if (coex_sta->bt_whck_test) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is under WHCK TEST!!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_bt_whql_test(btc); + return; + } + + if (coex_sta->is_setup_link || coex_sta->bt_relink_downcount != 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is re-link !!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_bt_relink(btc); + return; + } + + if (coex_sta->c2h_bt_inquiry_page) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT is under inquiry/page scan !!\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_bt_inquiry(btc); + return; + } + + if ((coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_NCON_IDLE || + coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_CON_IDLE) && + wifi_link_info_ext->is_connected) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "############# [BTCoex], BT Is idle\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_bt_idle(btc); + return; + } + + if (coex_sta->is_wifi_linkscan_process) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi is under linkscan process!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_action_wifi_linkscan(btc); + return; + } + + if (wifi_connected) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi is under connected!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_action_wifi_connected(btc); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wifi is under not-connected!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_action_wifi_not_connected(btc); + } +} + +static void halbtc8821c2ant_init_coex_var(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + /* Reset Coex variable */ + btc->btc_set(btc, BTC_SET_RESET_COEX_VAR, NULL); + + coex_sta->bt_reg_vendor_ac = 0xffff; + coex_sta->bt_reg_vendor_ae = 0xffff; + + coex_sta->isolation_btween_wb = BT_8821C_2ANT_DEFAULT_ISOLATION; + btc->bt_info.bt_get_fw_ver = 0; +} + +static +void halbtc8821c2ant_init_coex_dm(struct btc_coexist *btc) +{ +} + +static +void halbtc8821c2ant_init_hw_config(struct btc_coexist *btc, boolean wifi_only) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + u8 u8tmp = 0; + u32 vendor; + u32 u32tmp0 = 0, u32tmp1 = 0, u32tmp2 = 0, u32tmp3 = 0; + u8 i; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "[BTCoex], %s()!\n", __func__); + BTC_TRACE(trace_buf); + +#if 0 + u32tmp3 = btc->btc_read_4byte(btc, 0xcb4); + u32tmp1 = halbtc8821c2ant_read_indirect_reg(btc, 0x38); + u32tmp2 = halbtc8821c2ant_read_indirect_reg(btc, 0x54); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], (Before Init HW config) 0xcb4 = 0x%x, 0x38= 0x%x, 0x54= 0x%x\n", + u32tmp3, u32tmp1, u32tmp2); + BTC_TRACE(trace_buf); +#endif + + halbtc8821c2ant_init_coex_var(btc); + + /* 0xf0[15:12] --> kt_ver */ + coex_sta->kt_ver = (btc->btc_read_1byte(btc, 0xf1) & 0xf0) >> 4; + + halbtc8821c2ant_coex_switch_thres(btc, coex_sta->isolation_btween_wb); + /* enable TBTT nterrupt */ + btc->btc_write_1byte_bitmask(btc, 0x550, 0x8, 0x1); + + /* BT report packet sample rate */ + btc->btc_write_1byte(btc, 0x790, 0x5); + + /* Init 0x778 = 0x1 for 2-Ant */ + btc->btc_write_1byte(btc, 0x778, 0x1); + + /* Enable PTA (3-wire function form BT side) */ + btc->btc_write_1byte_bitmask(btc, 0x40, 0x20, 0x1); + btc->btc_write_1byte_bitmask(btc, 0x41, 0x02, 0x1); + + /* Enable PTA (tx/rx signal form WiFi side) */ + btc->btc_write_1byte_bitmask(btc, 0x4c6, 0x30, 0x1); + + /* set GNT_BT=1 for coex table select both */ + btc->btc_write_1byte_bitmask(btc, 0x763, 0x10, 0x1); + + halbtc8821c2ant_enable_gnt_to_gpio(btc, TRUE); + + /* Enable counter statistics */ + /* 0x76e[3] =1, WLAN_Act control by PTA */ + btc->btc_write_1byte(btc, 0x76e, 0x4); + + if (btc->wl_rf_state_off) { + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_WOFF); + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ALL, FALSE); + btc->stop_coex_dm = TRUE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], %s: RF Off\n", __func__); + BTC_TRACE(trace_buf); + } else if (wifi_only) { + coex_sta->concurrent_rx_mode_on = FALSE; + /* Path config */ + /* Set Antenna Path */ + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_WONLY); + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_ONOFF, + TRUE); + btc->stop_coex_dm = TRUE; + } else { + coex_sta->concurrent_rx_mode_on = TRUE; + /* btc->btc_write_1byte_bitmask(btc, 0x953, 0x2, 0x1); */ + + /* RF 0x1[1] = 0->Set GNT_WL_RF_Rx always = 1 + * for con-current Rx, mask Tx only + */ + btc->btc_set_rf_reg(btc, BTC_RF_A, 0x1, 0x2, 0x0); + + /* Set Antenna Path */ + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_INIT); + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_ONOFF, + TRUE); + btc->stop_coex_dm = FALSE; + } + + halbtc8821c2ant_table(btc, FC_EXCU, 0); + halbtc8821c2ant_tdma(btc, FC_EXCU, FALSE, 0); + + halbtc8821c2ant_query_bt_info(btc); +} + +void ex_halbtc8821c2ant_power_on_setting(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct btc_board_info *board_info = &btc->board_info; + u8 u8tmp = 0x0; + u16 u16tmp = 0x0; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Execute %s !!\n", __func__); + BTC_TRACE(trace_buf); + + btc->stop_coex_dm = TRUE; + btc->wl_rf_state_off = FALSE; + + /* enable BB, REG_SYS_FUNC_EN such that + * we can write BB Register correctly. + */ + u16tmp = btc->btc_read_2byte(btc, 0x2); + btc->btc_write_2byte(btc, 0x2, u16tmp | BIT(0) | BIT(1)); + + /* Local setting bit define + * BIT0: "0" for no antenna inverse; "1" for antenna inverse + * BIT1: "0" for internal switch; "1" for external switch + * BIT2: "0" for one antenna; "1" for two antenna + * NOTE: here default all internal switch and 1-antenna + * ==> BIT1=0 and BIT2=0 + */ + + /* Check efuse 0xc3[6] for Single Antenna Path */ + if (board_info->single_ant_path == 0) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Single Antenna, Antenna at Aux Port\n"); + BTC_TRACE(trace_buf); + + board_info->btdm_ant_pos = BTC_ANTENNA_AT_AUX_PORT; + u8tmp = 7; + } else if (board_info->single_ant_path == 1) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Single Antenna, Antenna at Main Port\n"); + BTC_TRACE(trace_buf); + + board_info->btdm_ant_pos = BTC_ANTENNA_AT_MAIN_PORT; + u8tmp = 6; + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], (Power On) single_ant_path = %d, btdm_ant_pos = %d\n", + board_info->single_ant_path , board_info->btdm_ant_pos); + BTC_TRACE(trace_buf); + + /* Setup RF front end type */ + halbtc8821c2ant_set_rfe_type(btc); + + /* Set Antenna Path to BT side */ + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_POWERON); + + halbtc8821c2ant_table(btc, FC_EXCU, 0); + + /* Save"single antenna position" info in Local register setting + * for FW reading, because FW may not ready at power on + */ + if (btc->chip_interface == BTC_INTF_PCI) + btc->btc_write_local_reg_1byte(btc, 0x3e0, u8tmp); + else if (btc->chip_interface == BTC_INTF_USB) + btc->btc_write_local_reg_1byte(btc, 0xfe08, u8tmp); + else if (btc->chip_interface == BTC_INTF_SDIO) + btc->btc_write_local_reg_1byte(btc, 0x60, u8tmp); + + /* enable GNT_WL/GNT_BT debug signal to GPIO14/15 */ + halbtc8821c2ant_enable_gnt_to_gpio(btc, TRUE); + + if (btc->dbg_mode) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], LTE coex Reg 0x38 (Power-On) = 0x%x\n", + halbtc8821c2ant_read_indirect_reg(btc, 0x38)); + BTC_TRACE(trace_buf); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], MACReg 0x70/ BBReg 0xcb4 (Power-On) = 0x%x/ 0x%x\n", + btc->btc_read_4byte(btc, 0x70), + btc->btc_read_4byte(btc, 0xcb4)); + BTC_TRACE(trace_buf); + } +} + +void ex_halbtc8821c2ant_pre_load_firmware(struct btc_coexist *btc) +{ + struct btc_board_info *board_info = &btc->board_info; + u8 u8tmp = 0x4; /* Set BIT2 by default since it's 2ant case */ + + /* S0 or S1 setting and Local register setting + *(By the setting fw can get ant number, S0/S1, ... info) + * Local setting bit define + * BIT0: "0" for no antenna inverse; "1" for antenna inverse + * BIT1: "0" for internal switch; "1" for external switch + * BIT2: "0" for one antenna; "1" for two antenna + * NOTE: here default all internal switch + * and 1-antenna ==> BIT1=0 and BIT2=0 + */ + if (btc->chip_interface == BTC_INTF_USB) { + /* fixed at S0 for USB interface */ + u8tmp |= 0x1; /* antenna inverse */ + btc->btc_write_local_reg_1byte(btc, 0xfe08, u8tmp); + } else { + /* for PCIE and SDIO interface, we check efuse 0xc3[6] */ + if (board_info->single_ant_path == 0) { + } else if (board_info->single_ant_path == 1) { + /* set to S0 */ + u8tmp |= 0x1; /* antenna inverse */ + } + + if (btc->chip_interface == BTC_INTF_PCI) + btc->btc_write_local_reg_1byte(btc, 0x3e0, u8tmp); + else if (btc->chip_interface == BTC_INTF_SDIO) + btc->btc_write_local_reg_1byte(btc, 0x60, u8tmp); + } +} + + +void ex_halbtc8821c2ant_init_hw_config(struct btc_coexist *btc, + boolean wifi_only) +{ + halbtc8821c2ant_init_hw_config(btc, wifi_only); +} + +void ex_halbtc8821c2ant_init_coex_dm(struct btc_coexist *btc) +{ + btc->stop_coex_dm = FALSE; + btc->auto_report = TRUE; + btc->dbg_mode = FALSE; + halbtc8821c2ant_init_coex_dm(btc); +} + +void ex_halbtc8821c2ant_display_simple_coex_info(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + struct btc_board_info *board_info = &btc->board_info; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + + u8 *cli_buf = btc->cli_buf; + u32 bt_patch_ver = 0, bt_coex_ver = 0; + static u8 cnt; + u8 * const p = &coex_sta->bt_afh_map[0]; + + if (!coex_sta->bt_disabled && + (coex_sta->bt_coex_supported_version == 0 || + coex_sta->bt_coex_supported_version == 0xffff) && + cnt == 0) { + btc->btc_get(btc, BTC_GET_U4_SUPPORTED_FEATURE, + &coex_sta->bt_coex_supported_feature); + + btc->btc_get(btc, BTC_GET_U4_SUPPORTED_VERSION, + &coex_sta->bt_coex_supported_version); + + coex_sta->bt_reg_vendor_ac = (u16)(btc->btc_get_bt_reg(btc, 3, + 0xac) & + 0xffff); + + coex_sta->bt_reg_vendor_ae = (u16)(btc->btc_get_bt_reg(btc, 3, + 0xae) & + 0xffff); + + btc->btc_get(btc, BTC_GET_U4_BT_PATCH_VER, &bt_patch_ver); + btc->bt_info.bt_get_fw_ver = bt_patch_ver; + + if (coex_sta->num_of_profile > 0) + btc->btc_get_bt_afh_map_from_bt(btc, 0, p); + } + + if (++cnt >= 3) + cnt = 0; + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n _____[BT Coexist info]____"); + CL_PRINTF(cli_buf); + + if (btc->manual_control) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n __[Under Manual Control]_"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n _________________________"); + CL_PRINTF(cli_buf); + } + + if (btc->stop_coex_dm) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ____[Coex is STOPPED]____"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n _________________________"); + CL_PRINTF(cli_buf); + } + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %d/ %s / 0x%x", + "Ant PG Num/ Mech/ Pos/ RFE", + board_info->pg_ant_num, board_info->btdm_ant_num, + (board_info->btdm_ant_pos == BTC_ANTENNA_AT_MAIN_PORT + ? "Main" : "Aux"), + board_info->rfe_type); + CL_PRINTF(cli_buf); + + bt_coex_ver = (coex_sta->bt_coex_supported_version & 0xff); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d_%02x/ 0x%02x/ 0x%02x (%s)", + "CoexVer WL/ BT_Desired/ BT_Report", + glcoex_ver_date_8821c_2ant, glcoex_ver_8821c_2ant, + glcoex_ver_btdesired_8821c_2ant, + bt_coex_ver, + (bt_coex_ver == 0xff ? "Unknown" : + (coex_sta->bt_disabled ? "BT-disable" : + (bt_coex_ver >= glcoex_ver_btdesired_8821c_2ant ? + "Match" : "Mis-Match")))); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s ", "BT status", + ((coex_sta->bt_disabled) ? ("disabled") : + ((coex_sta->c2h_bt_inquiry_page) ? ("inquiry/page") + : ((BT_8821C_2ANT_BSTATUS_NCON_IDLE == + coex_dm->bt_status) ? "non-connected idle" : + ((BT_8821C_2ANT_BSTATUS_CON_IDLE == + coex_dm->bt_status) ? "connected-idle" : "busy"))))); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", + "0x770(Hi-pri rx/tx)", + coex_sta->high_priority_rx, coex_sta->high_priority_tx); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d %s", + "0x774(Lo-pri rx/tx)", + coex_sta->low_priority_rx, coex_sta->low_priority_tx, + (bt_link_info->slave_role ? "(Slave!!)" : " ")); + CL_PRINTF(cli_buf); +} + +void ex_halbtc8821c2ant_display_coex_info(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + struct btc_board_info *board_info = &btc->board_info; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + + u8 *cli_buf = btc->cli_buf; + u8 u8tmp[4], i, ps_tdma_case = 0; + u32 u32tmp[4]; + u16 u16tmp[4]; + u32 fa_ofdm, fa_cck, cca_ofdm, cca_cck; + u32 fw_ver = 0, bt_patch_ver = 0, bt_coex_ver = 0; + static u8 pop_report_in_10s; + u32 phyver = 0, val = 0; + boolean lte_coex_on = FALSE, is_bt_reply = FALSE; + static u8 cnt; + u32 ratio_crc, cnt_ok, cnt_err; + u8 * const p = &coex_sta->bt_afh_map[0]; + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[BT Coexist info 8821C]============"); + CL_PRINTF(cli_buf); + + if (btc->manual_control) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[Under Manual Control]============"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n =========================================="); + CL_PRINTF(cli_buf); + } else if (btc->stop_coex_dm) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[Coex is STOPPED]============"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n =========================================="); + CL_PRINTF(cli_buf); + } else if (!coex_sta->run_time_state) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[Run Time State = False]============"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n =========================================="); + CL_PRINTF(cli_buf); + } else if (coex_sta->freeze_coexrun_by_btinfo) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n ============[freeze_coexrun_by_btinfo]============"); + CL_PRINTF(cli_buf); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n =========================================="); + CL_PRINTF(cli_buf); + } + + if (!coex_sta->bt_disabled && cnt == 0) { + if (coex_sta->bt_coex_supported_version == 0 || + coex_sta->bt_coex_supported_version == 0xffff) { + btc->btc_get(btc, BTC_GET_U4_SUPPORTED_VERSION, + &coex_sta->bt_coex_supported_version); + + if (coex_sta->bt_coex_supported_version > 0 && + coex_sta->bt_coex_supported_version < 0xffff) + is_bt_reply = TRUE; + } else { + is_bt_reply = TRUE; + } + + if (coex_sta->num_of_profile > 0) + btc->btc_get_bt_afh_map_from_bt(btc, 0, p); + } + + if (is_bt_reply) { + if (coex_sta->bt_coex_supported_feature == 0) + btc->btc_get(btc, BTC_GET_U4_SUPPORTED_FEATURE, + &coex_sta->bt_coex_supported_feature); + + if (coex_sta->bt_reg_vendor_ac == 0xffff) { + val = btc->btc_get_bt_reg(btc, 3, 0xac); + coex_sta->bt_reg_vendor_ac = (u16)(val & 0xffff); + } + + if (coex_sta->bt_reg_vendor_ae == 0xffff) { + val = btc->btc_get_bt_reg(btc, 3, 0xae); + coex_sta->bt_reg_vendor_ae = (u16)(val & 0xffff); + } + + if (btc->bt_info.bt_get_fw_ver == 0) { + btc->btc_get(btc, BTC_GET_U4_BT_PATCH_VER, + &bt_patch_ver); + btc->bt_info.bt_get_fw_ver = bt_patch_ver; + } + } + + if (++cnt >= 3) + cnt = 0; + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %s/ %s / 0x%x", + "Ant PG Num/ Mech/ Pos/ RFE", + board_info->pg_ant_num, + (board_info->btdm_ant_num == 1 ? "Shared" : "Non-Shared"), + (board_info->btdm_ant_pos == BTC_ANTENNA_AT_MAIN_PORT + ? "Main" : "Aux"), + board_info->rfe_type); + CL_PRINTF(cli_buf); + + bt_patch_ver = btc->bt_info.bt_get_fw_ver; + btc->btc_get(btc, BTC_GET_U4_WIFI_FW_VER, &fw_ver); + phyver = btc->btc_get_bt_phydm_version(btc); + bt_coex_ver = (coex_sta->bt_coex_supported_version & 0xff); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d_%02x/ 0x%02x/ 0x%02x (%s)", + "CoexVer WL/ BT_Desired/ BT_Report", + glcoex_ver_date_8821c_2ant, glcoex_ver_8821c_2ant, + glcoex_ver_btdesired_8821c_2ant, + bt_coex_ver, + (bt_coex_ver == 0xff ? "Unknown" : + (coex_sta->bt_disabled ? "BT-disable" : + (bt_coex_ver >= glcoex_ver_btdesired_8821c_2ant ? + "Match" : "Mis-Match")))); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x(%s)/ 0x%x/ v%d/ %c", + "W_FW/ B_FW/ Phy/ Kt", fw_ver, + (fw_ver >= glcoex_ver_wldesired_8821c_2ant ? + "Match" : + "Mis-Match"), + bt_patch_ver, phyver, coex_sta->kt_ver + 65); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %02x %02x %02x (RF-Ch = %d)", + "AFH Map to BT", + coex_dm->wifi_chnl_info[0], coex_dm->wifi_chnl_info[1], + coex_dm->wifi_chnl_info[2], coex_sta->wl_center_channel); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d / %d / %d ", + "Isolation/WL_Thres/BT_Thres", + coex_sta->isolation_btween_wb, + coex_sta->wifi_coex_thres, + coex_sta->bt_coex_thres); + CL_PRINTF(cli_buf); + + /* wifi status */ + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[Wifi Status]============"); + CL_PRINTF(cli_buf); + btc->btc_disp_dbg_msg(btc, BTC_DBG_DISP_WIFI_STATUS); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[BT Status]============"); + CL_PRINTF(cli_buf); + + pop_report_in_10s++; + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s/ %ddBm/ %d/ %d", + "BT status/ rssi/ retryCnt/ popCnt", + ((coex_sta->bt_disabled) ? ("disabled") : (( + coex_sta->c2h_bt_inquiry_page) ? ("inquiry-page") + : ((BT_8821C_2ANT_BSTATUS_NCON_IDLE == + coex_dm->bt_status) ? "non-connected-idle" : + ((coex_dm->bt_status == BT_8821C_2ANT_BSTATUS_CON_IDLE) + ? "connected-idle" : "busy")))), + coex_sta->bt_rssi - 100, coex_sta->bt_retry_cnt, + coex_sta->pop_event_cnt); + CL_PRINTF(cli_buf); + + if (pop_report_in_10s >= 5) { + coex_sta->pop_event_cnt = 0; + pop_report_in_10s = 0; + } + + if (coex_sta->num_of_profile != 0) + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s%s%s%s%s%s (multilink = %d)", + "Profiles", ((bt_link_info->a2dp_exist) ? + ((coex_sta->is_bt_a2dp_sink) ? "A2DP sink," : + "A2DP,") : ""), + ((bt_link_info->sco_exist) ? "HFP," : ""), + ((bt_link_info->hid_exist) ? + ((coex_sta->is_hid_rcu) ? "HID(RCU)" : + ((coex_sta->hid_busy_num >= 2) ? "HID(4/18)," : + (coex_sta->bt_ble_hid_exist ? "HID(BLE)" : + "HID(2/18),"))) : ""), ((bt_link_info->pan_exist) ? + ((coex_sta->is_bt_opp_exist) ? "OPP," : "PAN,") : + ""), ((coex_sta->voice_over_HOGP) ? "Voice," : ""), + ((coex_sta->msft_mr_exist) ? "MR" : ""), + coex_sta->is_bt_multi_link); + else + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Profiles", + (coex_sta->msft_mr_exist) ? "MR" : "None"); + + CL_PRINTF(cli_buf); + + if (bt_link_info->a2dp_exist) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s/ %d/ 0x%x/ 0x%x/ %d", + "CQDDR/Bitpool/V_ID/D_name/Flush", + ((coex_sta->is_A2DP_3M) ? "On" : "Off"), + coex_sta->a2dp_bit_pool, + coex_sta->bt_a2dp_vendor_id, + coex_sta->bt_a2dp_device_name, + coex_sta->bt_a2dp_flush_time); + CL_PRINTF(cli_buf); + } + + if (bt_link_info->hid_exist) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d", + "HID PairNum", + coex_sta->hid_pair_cnt); + CL_PRINTF(cli_buf); + } + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %s/ 0x%x", + "Role/RoleSwCnt/IgnWlact/Feature", + ((bt_link_info->slave_role) ? "Slave" : "Master"), + coex_sta->cnt_role_switch, + ((coex_dm->cur_ignore_wlan_act) ? "Yes" : "No"), + coex_sta->bt_coex_supported_feature); + CL_PRINTF(cli_buf); + + if (coex_sta->is_ble_scan_en) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x", + "BLEScan Type/TV/Init/Ble", + coex_sta->bt_ble_scan_type, + (coex_sta->bt_ble_scan_type & 0x1 ? + coex_sta->bt_ble_scan_para[0] : 0x0), + (coex_sta->bt_ble_scan_type & 0x2 ? + coex_sta->bt_ble_scan_para[1] : 0x0), + (coex_sta->bt_ble_scan_type & 0x4 ? + coex_sta->bt_ble_scan_para[2] : 0x0)); + CL_PRINTF(cli_buf); + } + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %d/ %d/ %d/ %d %s", + "ReInit/ReLink/IgnWlact/Page/NameReq", coex_sta->cnt_reinit, + coex_sta->cnt_setup_link, coex_sta->cnt_ign_wlan_act, + coex_sta->cnt_page, coex_sta->cnt_remote_name_req, + (coex_sta->is_setup_link ? "(Relink!!)" : "")); + CL_PRINTF(cli_buf); + + halbtc8821c2ant_read_scbd(btc, &u16tmp[0]); + + if (coex_sta->bt_reg_vendor_ae == 0xffff || + coex_sta->bt_reg_vendor_ac == 0xffff) + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = x/ x/ 0x%04x", + "0xae[4]/0xac[1:0]/ScBd(B->W)", u16tmp[0]); + else + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%04x", + "0xae[4]/0xac[1:0]/ScBd(B->W)", + (int)((coex_sta->bt_reg_vendor_ae & BIT(4)) >> 4), + coex_sta->bt_reg_vendor_ac & 0x3, u16tmp[0]); + CL_PRINTF(cli_buf); + + if (coex_sta->num_of_profile > 0) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %02x%02x%02x%02x %02x%02x%02x%02x %02x%02x", + "AFH MAP", + coex_sta->bt_afh_map[0], + coex_sta->bt_afh_map[1], + coex_sta->bt_afh_map[2], + coex_sta->bt_afh_map[3], + coex_sta->bt_afh_map[4], + coex_sta->bt_afh_map[5], + coex_sta->bt_afh_map[6], + coex_sta->bt_afh_map[7], + coex_sta->bt_afh_map[8], + coex_sta->bt_afh_map[9]); + CL_PRINTF(cli_buf); + } + + for (i = 0; i < BT_8821C_2ANT_INFO_SRC_MAX; i++) { + if (coex_sta->bt_info_c2h_cnt[i]) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %02x %02x %02x %02x %02x %02x %02x (%d)", + glbt_info_src_8821c_2ant[i], + coex_sta->bt_info_c2h[i][0], + coex_sta->bt_info_c2h[i][1], + coex_sta->bt_info_c2h[i][2], + coex_sta->bt_info_c2h[i][3], + coex_sta->bt_info_c2h[i][4], + coex_sta->bt_info_c2h[i][5], + coex_sta->bt_info_c2h[i][6], + coex_sta->bt_info_c2h_cnt[i]); + CL_PRINTF(cli_buf); + } + } + + /* Sw mechanism */ + if (btc->manual_control) + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[mechanism] (before Manual)============"); + else + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[Mechanism]============"); + + CL_PRINTF(cli_buf); + + ps_tdma_case = coex_dm->cur_ps_tdma; + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %02x %02x %02x %02x %02x (case-%d, %s, Timer:%d)", + "TDMA", + coex_dm->ps_tdma_para[0], coex_dm->ps_tdma_para[1], + coex_dm->ps_tdma_para[2], coex_dm->ps_tdma_para[3], + coex_dm->ps_tdma_para[4], ps_tdma_case, + (coex_dm->cur_ps_tdma_on ? "On" : "Off"), + coex_sta->tdma_timer_base); + CL_PRINTF(cli_buf); + + switch (coex_sta->wl_coex_mode) { + case BT_8821C_2ANT_WLINK_2G1PORT: + default: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "2G-SP"); + break; + case BT_8821C_2ANT_WLINK_2GMPORT: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "2G-MP"); + break; + case BT_8821C_2ANT_WLINK_25GMPORT: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "25G-MP"); + break; + case BT_8821C_2ANT_WLINK_5G: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "5G"); + break; + case BT_8821C_2ANT_WLINK_2GGO: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "2G-P2P"); + break; + case BT_8821C_2ANT_WLINK_BTMR: + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s", "Coex_Mode", "BT-MR"); + break; + } + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0x6c0); + u32tmp[1] = btc->btc_read_4byte(btc, 0x6c4); + u32tmp[2] = btc->btc_read_4byte(btc, 0x6c8); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ 0x%x/ 0x%x/ 0x%x", + "Table/0x6c0/0x6c4/0x6c8", + coex_sta->coex_table_type, u32tmp[0], u32tmp[1], u32tmp[2]); + CL_PRINTF(cli_buf); + + u8tmp[0] = btc->btc_read_1byte(btc, 0x778); + u32tmp[0] = btc->btc_read_4byte(btc, 0x6cc); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%04x/ %d/ %d", + "0x778/0x6cc/ScBd(W->B)/RunCnt/Rsn", u8tmp[0], u32tmp[0], + coex_sta->score_board_WB, coex_sta->coex_run_cnt, + coex_sta->coex_run_reason); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %s/ %s/ %d/ %d", + "AntDiv/BtCtrlLPS/LPRA/PsFail/g_busy", + ((board_info->ant_div_cfg) ? + ((coex_dm->cur_antdiv_type) ? "On(Hw)" : "On(Sw)") : "Off"), + ((coex_sta->force_lps_ctrl) ? "On" : "Off"), + ((coex_dm->cur_low_penalty_ra) ? "On" : "Off"), + coex_sta->cnt_set_ps_state_fail, + coex_sta->gl_wifi_busy); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x", + "WL_Pwr/ BT_Pwr", coex_dm->cur_wl_pwr_lvl, + coex_dm->cur_bt_pwr_lvl); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d/ %d", + "Null All/Retry/Ack/BT_Empty/BT_Late", + coex_sta->wl_fw_dbg_info[1], + coex_sta->wl_fw_dbg_info[2], + coex_sta->wl_fw_dbg_info[3], + coex_sta->wl_fw_dbg_info[4], + coex_sta->wl_fw_dbg_info[5]); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %s/ %d", + "cnt TDMA_Togg/LK5ms/LK5ms_off/fw", + coex_sta->wl_fw_dbg_info[6], coex_sta->wl_fw_dbg_info[7], + ((coex_sta->is_no_wl_5ms_extend) ? "Yes" : "No"), + coex_sta->cnt_wl_fw_notify); + CL_PRINTF(cli_buf); + + u32tmp[0] = halbtc8821c2ant_read_indirect_reg(btc, 0x38); + lte_coex_on = ((u32tmp[0] & BIT(7)) >> 7) ? TRUE : FALSE; + + if (lte_coex_on) { + u32tmp[0] = halbtc8821c2ant_read_indirect_reg(btc, 0xa0); + u32tmp[1] = halbtc8821c2ant_read_indirect_reg(btc, 0xa4); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x", + "LTE Coex Table W_L/B_L", u32tmp[0] & 0xffff, + u32tmp[1] & 0xffff); + CL_PRINTF(cli_buf); + + u32tmp[0] = halbtc8821c2ant_read_indirect_reg(btc, 0xa8); + u32tmp[1] = halbtc8821c2ant_read_indirect_reg(btc, 0xac); + u32tmp[2] = halbtc8821c2ant_read_indirect_reg(btc, 0xb0); + u32tmp[3] = halbtc8821c2ant_read_indirect_reg(btc, 0xb4); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x", + "LTE Break Table W_L/B_L/L_W/L_B", + u32tmp[0] & 0xffff, u32tmp[1] & 0xffff, + u32tmp[2] & 0xffff, u32tmp[3] & 0xffff); + CL_PRINTF(cli_buf); + } + + /* Hw setting */ + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s", + "============[Hw setting]============"); + CL_PRINTF(cli_buf); + + u32tmp[0] = halbtc8821c2ant_read_indirect_reg(btc, 0x38); + u32tmp[1] = halbtc8821c2ant_read_indirect_reg(btc, 0x54); + u8tmp[0] = btc->btc_read_1byte(btc, 0x73); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %s", + "LTE Coex/Path Owner", + ((lte_coex_on) ? "On" : "Off") , + ((u8tmp[0] & BIT(2)) ? "WL" : "BT")); + CL_PRINTF(cli_buf); + + if (lte_coex_on) { + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %d/ %d/ %d", + "LTE 3Wire/OPMode/UART/UARTMode", + (int)((u32tmp[0] & BIT(6)) >> 6), + (int)((u32tmp[0] & (BIT(5) | BIT(4))) >> 4), + (int)((u32tmp[0] & BIT(3)) >> 3), + (int)(u32tmp[0] & (BIT(2) | BIT(1) | BIT(0)))); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", + "LTE_Busy/UART_Busy", + (int)((u32tmp[1] & BIT(1)) >> 1), + (int)(u32tmp[1] & BIT(0))); + CL_PRINTF(cli_buf); + } + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %s (BB:%s)/ %s (BB:%s)/ %s (gnt_err = %d)", + "GNT_WL_Ctrl/GNT_BT_Ctrl/Dbg", + ((u32tmp[0] & BIT(12)) ? "SW" : "HW"), + ((u32tmp[0] & BIT(8)) ? "SW" : "HW"), + ((u32tmp[0] & BIT(14)) ? "SW" : "HW"), + ((u32tmp[0] & BIT(10)) ? "SW" : "HW"), + ((u8tmp[0] & BIT(3)) ? "On" : "Off"), + coex_sta->gnt_error_cnt); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ 0x%x", + "GNT_WL/GNT_BT/ RF_0x1", + (int)((u32tmp[1] & BIT(2)) >> 2), + (int)((u32tmp[1] & BIT(3)) >> 3), + btc->btc_get_rf_reg(btc, BTC_RF_A, 0x1, 0xfffff)); + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0xcb0); + u32tmp[1] = btc->btc_read_4byte(btc, 0xcb4); + u8tmp[0] = btc->btc_read_1byte(btc, 0xcba); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%04x/ 0x%04x/ 0x%02x %s", + "0xcb0/0xcb4/0xcb8[23:16]", + u32tmp[0], u32tmp[1], u8tmp[0], + ((u8tmp[0] & 0x1) == 0x1 ? "(BTG)" : "(WL_A+G)")); + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0x430); + u32tmp[1] = btc->btc_read_4byte(btc, 0x434); + u16tmp[0] = btc->btc_read_2byte(btc, 0x42a); + u8tmp[0] = btc->btc_read_1byte(btc, 0x426); + u8tmp[1] = btc->btc_read_1byte(btc, 0x45e); + u8tmp[2] = btc->btc_read_1byte(btc, 0x455); + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x/ 0x%x/ 0x%x", + "430/434/42a/426/45e[3]/455", + u32tmp[0], u32tmp[1], u16tmp[0], u8tmp[0], + (int)((u8tmp[1] & BIT(3)) >> 3), u8tmp[2]); + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0x4c); + u8tmp[2] = btc->btc_read_1byte(btc, 0x64); + u8tmp[0] = btc->btc_read_1byte(btc, 0x4c6); + u8tmp[1] = btc->btc_read_1byte(btc, 0x40); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x", + "4c[24:23]/64[0]/4c6[4]/40[5]", + (int)(u32tmp[0] & (BIT(24) | BIT(23))) >> 23, + u8tmp[2] & 0x1, (int)((u8tmp[0] & BIT(4)) >> 4), + (int)((u8tmp[1] & BIT(5)) >> 5)); + CL_PRINTF(cli_buf); + + u32tmp[0] = btc->btc_read_4byte(btc, 0x550); + u8tmp[0] = btc->btc_read_1byte(btc, 0x522); + u8tmp[1] = btc->btc_read_1byte(btc, 0x953); + u8tmp[2] = btc->btc_read_1byte(btc, 0xc50); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ %s/ 0x%x", + "0x550/0x522/4-RxAGC/0xc50", u32tmp[0], u8tmp[0], + (u8tmp[1] & 0x2) ? "On" : "Off", u8tmp[2]); + CL_PRINTF(cli_buf); + + fa_ofdm = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_FA_OFDM); + fa_cck = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_FA_CCK); + cca_ofdm = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CCA_OFDM); + cca_cck = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CCA_CCK); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x", + "CCK-CCA/CCK-FA/OFDM-CCA/OFDM-FA", + cca_cck, fa_cck, cca_ofdm, fa_ofdm); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d", + "CRC_OK CCK/11g/11n/11ac", + coex_sta->crc_ok_cck, coex_sta->crc_ok_11g, + coex_sta->crc_ok_11n, coex_sta->crc_ok_11n_vht); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d", + "CRC_Err CCK/11g/11n/11ac", + coex_sta->crc_err_cck, coex_sta->crc_err_11g, + coex_sta->crc_err_11n, coex_sta->crc_err_11n_vht); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, + "\r\n %-35s = %d/ %d/ %s-%d/ %d (Tx macid: %d)", + "Rate RxD/RxRTS/TxD/TxRetry_ratio", + coex_sta->wl_rx_rate, coex_sta->wl_rts_rx_rate, + (coex_sta->wl_tx_rate & 0x80 ? "SGI" : "LGI"), + coex_sta->wl_tx_rate & 0x7f, + coex_sta->wl_tx_retry_ratio, + coex_sta->wl_tx_macid); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %s/ %s/ %s/ %d", + "HiPr/ Locking/ warn/ Locked/ Noisy", + (coex_sta->wifi_high_pri_task1 ? "Yes" : "No"), + (coex_sta->cck_lock ? "Yes" : "No"), + (coex_sta->cck_lock_warn ? "Yes" : "No"), + (coex_sta->cck_lock_ever ? "Yes" : "No"), + coex_sta->wl_noisy_level); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", + "0x770(Hi-pri rx/tx)", + coex_sta->high_priority_rx, coex_sta->high_priority_tx); + CL_PRINTF(cli_buf); + + CL_SPRINTF(cli_buf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d %s", + "0x774(Lo-pri rx/tx)", + coex_sta->low_priority_rx, coex_sta->low_priority_tx, + (bt_link_info->slave_role ? "(Slave!!)" : " ")); + CL_PRINTF(cli_buf); + + btc->btc_disp_dbg_msg(btc, BTC_DBG_DISP_COEX_STATISTICS); +} + +void ex_halbtc8821c2ant_ips_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (type == BTC_IPS_ENTER) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], IPS ENTER notify\n"); + BTC_TRACE(trace_buf); + coex_sta->under_ips = TRUE; + coex_sta->under_lps = FALSE; + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_ONOFF | + BT_8821C_2ANT_SCBD_SCAN | + BT_8821C_2ANT_SCBD_UNDERTEST, + FALSE); + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_WOFF); + + halbtc8821c2ant_action_coex_all_off(btc); + } else if (type == BTC_IPS_LEAVE) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], IPS LEAVE notify\n"); + BTC_TRACE(trace_buf); + coex_sta->under_ips = FALSE; + + halbtc8821c2ant_init_hw_config(btc, FALSE); + halbtc8821c2ant_init_coex_dm(btc); + halbtc8821c2ant_query_bt_info(btc); + } +} + +void ex_halbtc8821c2ant_lps_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (type == BTC_LPS_ENABLE) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], LPS ENABLE notify\n"); + BTC_TRACE(trace_buf); + coex_sta->under_lps = TRUE; + coex_sta->under_ips = FALSE; + + if (coex_sta->force_lps_ctrl == TRUE) { /* LPS No-32K */ + /* Write WL "Active" in Score-board for PS-TDMA */ + halbtc8821c2ant_write_scbd(btc, + BT_8821C_2ANT_SCBD_ACTIVE, + TRUE); + + } else { /* LPS-32K, need check if this h2c 0x71 can work?? (2015/08/28) */ + /* Write WL "Non-Active" in Score-board for Native-PS */ + halbtc8821c2ant_write_scbd(btc, + BT_8821C_2ANT_SCBD_ACTIVE, + FALSE); + + halbtc8821c2ant_action_wifi_native_lps(btc); + } + + } else if (type == BTC_LPS_DISABLE) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], LPS DISABLE notify\n"); + BTC_TRACE(trace_buf); + coex_sta->under_lps = FALSE; + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE, + TRUE); + + if (!coex_sta->force_lps_ctrl) { + halbtc8821c2ant_query_bt_info(btc); + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_LPS); + } + } +} + +void ex_halbtc8821c2ant_scan_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + boolean wifi_connected = FALSE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], SCAN notify()\n"); + BTC_TRACE(trace_buf); + + if (btc->manual_control || btc->stop_coex_dm) + return; + + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + + if (wifi_connected) + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** WL connected before SCAN\n"); + else + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ********** WL is not connected before SCAN\n"); + + BTC_TRACE(trace_buf); + + /* this can't be removed for RF off_on event, + * r BT would dis-connect + */ + if (type != BTC_SCAN_FINISH) { + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_SCAN | + BT_8821C_2ANT_SCBD_ONOFF, TRUE); + } + + if (type == BTC_SCAN_START_5G) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], SCAN START notify (5G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, + FC_EXCU, BT_8821C_2ANT_PHASE_5G); + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_5GSCANSTART); + } else if (type == BTC_SCAN_START_2G || type == BTC_SCAN_START) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], SCAN START notify (2G)\n"); + BTC_TRACE(trace_buf); + + if (!wifi_connected) + coex_sta->wifi_high_pri_task2 = TRUE; + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_2G); + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_2GSCANSTART); + } else if (type == BTC_SCAN_FINISH) { + btc->btc_get(btc, BTC_GET_U1_AP_NUM, &coex_sta->scan_ap_num); + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], SCAN FINISH notify (Scan-AP = %d)\n", + coex_sta->scan_ap_num); + BTC_TRACE(trace_buf); + + coex_sta->wifi_high_pri_task2 = FALSE; + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_SCANFINISH); + } +} + +void ex_halbtc8821c2ant_switchband_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + coex_sta->switch_band_notify_to = type; + + if (type == BTC_SWITCH_TO_5G) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], switchband_notify --- switch to 5G\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_5GSWITCHBAND); + } else if (type == BTC_SWITCH_TO_24G_NOFORSCAN) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], switchband_notify --- BTC_SWITCH_TO_2G (no for scan)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_2GSWITCHBAND); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], switchband_notify --- switch to 2G\n"); + BTC_TRACE(trace_buf); + + ex_halbtc8821c2ant_scan_notify(btc, BTC_SCAN_START_2G); + } + + coex_sta->switch_band_notify_to = BTC_NOT_SWITCH; +} + +void ex_halbtc8821c2ant_connect_notify(struct btc_coexist *btc, + u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_SCAN | + BT_8821C_2ANT_SCBD_ONOFF, TRUE); + + if (type == BTC_ASSOCIATE_5G_START || + type == BTC_ASSOCIATE_5G_FINISH) { + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_5G); + + if (type == BTC_ASSOCIATE_5G_START) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], CONNECT START notify (5G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_run_coex(btc, + BT_8821C_2ANT_RSN_5GCONSTART); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], CONNECT FINISH notify (5G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_run_coex(btc, + BT_8821C_2ANT_RSN_5GCONFINISH); + } + } else if (type == BTC_ASSOCIATE_START) { + coex_sta->wifi_high_pri_task1 = TRUE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], CONNECT START notify (2G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_2G); + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_2GCONSTART); + + /* To keep TDMA case during connect process, + to avoid changed by Btinfo and runcoexmechanism */ + coex_sta->freeze_coexrun_by_btinfo = TRUE; + coex_dm->arp_cnt = 0; + } else if (type == BTC_ASSOCIATE_FINISH) { + coex_sta->wifi_high_pri_task1 = FALSE; + coex_sta->freeze_coexrun_by_btinfo = FALSE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], CONNECT FINISH notify (2G)\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_2GCONFINISH); + } +} + +void ex_halbtc8821c2ant_media_status_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + boolean wifi_under_b_mode = FALSE; + u8 h2c_parameter[2] = {0}; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (type == BTC_MEDIA_CONNECT || type == BTC_MEDIA_CONNECT_5G) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], MEDIA connect notify\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_ONOFF, TRUE); + + if (type == BTC_MEDIA_CONNECT_5G) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi is under 5G!!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, + FC_EXCU, + BT_8821C_2ANT_PHASE_5G); + + halbtc8821c2ant_run_coex(btc, + BT_8821C_2ANT_RSN_5GMEDIA); + } else { + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, + FC_EXCU, + BT_8821C_2ANT_PHASE_2G); + + btc->btc_get(btc, BTC_GET_BL_WIFI_UNDER_B_MODE, + &wifi_under_b_mode); + + /* Set CCK Tx/Rx high Pri except 11b mode */ + if (wifi_under_b_mode) + btc->btc_write_1byte_bitmask(btc, 0x6cf, BIT(4), + 0x0); + else + btc->btc_write_1byte_bitmask(btc, 0x6cf, BIT(4), + 0x1); + + /*Leak-AP protection will reopen when connecting AP*/ + h2c_parameter[0] = 0xc; + h2c_parameter[1] = 0x0; + btc->btc_fill_h2c(btc, 0x69, 2, h2c_parameter); + coex_sta->is_no_wl_5ms_extend = FALSE; + + halbtc8821c2ant_run_coex(btc, + BT_8821C_2ANT_RSN_2GMEDIA); + } + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], MEDIA disconnect notify\n"); + BTC_TRACE(trace_buf); + + btc->btc_write_1byte_bitmask(btc, 0x6cf, BIT(4), 0x0); + + coex_sta->cck_lock_ever = FALSE; + coex_sta->cck_lock_warn = FALSE; + coex_sta->cck_lock = FALSE; + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_MEDIADISCON); + } + btc->btc_get(btc, BTC_GET_U1_IOT_PEER, &coex_sta->wl_iot_peer); + halbtc8821c2ant_update_wifi_ch_info(btc, type); +} + +void ex_halbtc8821c2ant_specific_packet_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct coex_dm_8821c_2ant *coex_dm = &btc->coex_dm_8821c_2ant; + boolean under_4way = FALSE; + + if (btc->manual_control || btc->stop_coex_dm) + return; + + if (type & BTC_5G_BAND) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], 5g special packet notify\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_5GSPECIALPKT); + return; + } + + btc->btc_get(btc, BTC_GET_BL_WIFI_4_WAY_PROGRESS, &under_4way); + + if (under_4way) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], specific Packet ---- under_4way!!\n"); + BTC_TRACE(trace_buf); + + coex_sta->wifi_high_pri_task1 = TRUE; + coex_sta->specific_pkt_period_cnt = 2; + } else if (type == BTC_PACKET_ARP) { + coex_dm->arp_cnt++; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], specific Packet ARP notify -cnt = %d\n", + coex_dm->arp_cnt); + BTC_TRACE(trace_buf); + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], specific Packet DHCP or EAPOL notify [Type = %d]\n", + type); + BTC_TRACE(trace_buf); + + coex_sta->wifi_high_pri_task1 = TRUE; + coex_sta->specific_pkt_period_cnt = 2; + } + + if (coex_sta->wifi_high_pri_task1) { + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_SCAN, TRUE); + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_2GSPECIALPKT); + } +} + +void ex_halbtc8821c2ant_bt_info_notify(struct btc_coexist *btc, u8 *tmp_buf, + u8 length) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct btc_bt_link_info *bt_link_info = &btc->bt_link_info; + u8 i, rsp_source = 0; + boolean wifi_connected = FALSE; + boolean wifi_busy = FALSE; + static boolean is_scoreboard_scan; + const u16 type_is_scan = BT_8821C_2ANT_SCBD_SCAN; + u8 type; + + rsp_source = tmp_buf[0] & 0xf; + if (rsp_source >= BT_8821C_2ANT_INFO_SRC_MAX) + rsp_source = BT_8821C_2ANT_INFO_SRC_WIFI_FW; + coex_sta->bt_info_c2h_cnt[rsp_source]++; + + if (rsp_source == BT_8821C_2ANT_INFO_SRC_BT_RSP || + rsp_source == BT_8821C_2ANT_INFO_SRC_BT_ACT) { + if (coex_sta->bt_disabled) { + coex_sta->bt_disabled = FALSE; + coex_sta->is_bt_reenable = TRUE; + coex_sta->cnt_bt_reenable = 15; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT enable detected by bt_info\n"); + BTC_TRACE(trace_buf); + } + } + + if (rsp_source == BT_8821C_2ANT_INFO_SRC_WIFI_FW) { +#if 0 + halbtc8821c2ant_update_bt_link_info(btc); + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_BTINFO); +#endif + return; + } + + if (length != 7) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Bt_info length = %d invalid!!\n", + length); + BTC_TRACE(trace_buf); + return; + } + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Bt_info[%d], len=%d, data=[%02x %02x %02x %02x %02x %02x]\n", + tmp_buf[0], length, tmp_buf[1], tmp_buf[2], tmp_buf[3], + tmp_buf[4], tmp_buf[5], tmp_buf[6]); + BTC_TRACE(trace_buf); + + for (i = 0; i < 7; i++) + coex_sta->bt_info_c2h[rsp_source][i] = tmp_buf[i]; + + if (coex_sta->bt_info_c2h[rsp_source][1] == coex_sta->bt_info_lb2 && + coex_sta->bt_info_c2h[rsp_source][2] == coex_sta->bt_info_lb3 && + coex_sta->bt_info_c2h[rsp_source][3] == coex_sta->bt_info_hb0 && + coex_sta->bt_info_c2h[rsp_source][4] == coex_sta->bt_info_hb1 && + coex_sta->bt_info_c2h[rsp_source][5] == coex_sta->bt_info_hb2 && + coex_sta->bt_info_c2h[rsp_source][6] == coex_sta->bt_info_hb3) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Return because Btinfo duplicate!!\n"); + BTC_TRACE(trace_buf); + return; + } + + coex_sta->bt_info_lb2 = coex_sta->bt_info_c2h[rsp_source][1]; + coex_sta->bt_info_lb3 = coex_sta->bt_info_c2h[rsp_source][2]; + coex_sta->bt_info_hb0 = coex_sta->bt_info_c2h[rsp_source][3]; + coex_sta->bt_info_hb1 = coex_sta->bt_info_c2h[rsp_source][4]; + coex_sta->bt_info_hb2 = coex_sta->bt_info_c2h[rsp_source][5]; + coex_sta->bt_info_hb3 = coex_sta->bt_info_c2h[rsp_source][6]; + + /* if 0xff, it means BT is under WHCK test */ + coex_sta->bt_whck_test = + ((coex_sta->bt_info_lb2 == 0xff) ? TRUE : FALSE); + + coex_sta->bt_create_connection = + ((coex_sta->bt_info_lb3 & BIT(7)) ? TRUE : FALSE); + + /* unit: %, value-100 to translate to unit: dBm */ + coex_sta->bt_rssi = coex_sta->bt_info_hb0 * 2 + 10; + + coex_sta->c2h_bt_remote_name_req = + ((coex_sta->bt_info_lb3 & BIT(5)) ? TRUE : FALSE); + + coex_sta->is_A2DP_3M = + ((coex_sta->bt_info_lb3 & BIT(4)) ? TRUE : FALSE); + + coex_sta->acl_busy = + ((coex_sta->bt_info_lb2 & BIT(3)) ? TRUE : FALSE); + + coex_sta->voice_over_HOGP = + ((coex_sta->bt_info_hb1 & BIT(4)) ? TRUE : FALSE); + + coex_sta->c2h_bt_inquiry_page = + ((coex_sta->bt_info_lb2 & BIT(2)) ? TRUE : FALSE); + + if (coex_sta->bt_inq_page_pre != coex_sta->c2h_bt_inquiry_page) { + coex_sta->bt_inq_page_pre = coex_sta->c2h_bt_inquiry_page; + coex_sta->bt_inq_page_remain = TRUE; + + if (!coex_sta->c2h_bt_inquiry_page) + coex_sta->bt_inq_page_downcount = 2; + } + + if ((coex_sta->bt_info_lb2 & 0x49) == 0x49) + coex_sta->a2dp_bit_pool = (coex_sta->bt_info_hb3 & 0x7f); + else + coex_sta->a2dp_bit_pool = 0; + + coex_sta->is_bt_a2dp_sink = + (coex_sta->bt_info_hb3 & BIT(7)) ? TRUE : FALSE; + + coex_sta->bt_retry_cnt = coex_sta->bt_info_lb3 & 0xf; + + bt_link_info->slave_role = coex_sta->bt_info_hb2 & 0x8; + + coex_sta->bt_a2dp_active = coex_sta->bt_info_hb2 & 0x4; + + coex_sta->hid_busy_num = (coex_sta->bt_info_hb2 & 0x30) >> 4; + + coex_sta->hid_pair_cnt = (coex_sta->bt_info_hb2 & 0xc0) >> 6; + + if (coex_sta->hid_pair_cnt > 0 && coex_sta->hid_busy_num >= 2) { + coex_sta->bt_418_hid_exist = TRUE; + } else if (coex_sta->hid_pair_cnt == 0 || + coex_sta->hid_busy_num == 1) { + coex_sta->bt_418_hid_exist = FALSE; + coex_sta->bt_ble_hid_exist = FALSE; + } + + coex_sta->is_bt_opp_exist = + (coex_sta->bt_info_hb2 & BIT(0)) ? TRUE : FALSE; + + if (coex_sta->bt_retry_cnt >= 1) + coex_sta->pop_event_cnt++; + + if (coex_sta->c2h_bt_remote_name_req) + coex_sta->cnt_remote_name_req++; + + if (coex_sta->bt_info_hb1 & BIT(1)) + coex_sta->cnt_reinit++; + + if ((coex_sta->bt_info_hb1 & BIT(2)) || + (coex_sta->bt_create_connection && + coex_sta->wl_pnp_wakeup_downcnt > 0)) { + coex_sta->cnt_setup_link++; + coex_sta->is_setup_link = TRUE; + + if (coex_sta->is_bt_reenable) + coex_sta->bt_relink_downcount = 6; + else + coex_sta->bt_relink_downcount = 2; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Re-Link start in BT info!!\n"); + BTC_TRACE(trace_buf); + } + + if (coex_sta->bt_info_hb1 & BIT(3)) + coex_sta->cnt_ign_wlan_act++; + + if (coex_sta->bt_info_hb1 & BIT(6)) + coex_sta->cnt_role_switch++; + + if (coex_sta->bt_info_hb1 & BIT(7)) + coex_sta->is_bt_multi_link = TRUE; + else + coex_sta->is_bt_multi_link = FALSE; + + if (coex_sta->bt_info_lb2 & BIT(5)) { + if (coex_sta->bt_info_hb1 & BIT(0)) { + /*BLE HID*/ + coex_sta->bt_ble_hid_exist = TRUE; + coex_sta->is_hid_rcu = FALSE; + } + } else if (coex_sta->bt_info_hb1 & BIT(0)) { + /*RCU*/ + coex_sta->is_hid_rcu = TRUE; + } else { + coex_sta->bt_ble_hid_exist = FALSE; + coex_sta->is_hid_rcu = FALSE; + } + + if (coex_sta->bt_info_hb1 & BIT(5)) + coex_sta->is_ble_scan_en = TRUE; + else + coex_sta->is_ble_scan_en = FALSE; + + if (coex_sta->bt_create_connection) { + coex_sta->cnt_page++; + + btc->btc_get(btc, BTC_GET_BL_WIFI_BUSY, &wifi_busy); + + if (coex_sta->is_wifi_linkscan_process || + coex_sta->wifi_high_pri_task1 || + coex_sta->wifi_high_pri_task2 || wifi_busy) { + is_scoreboard_scan = TRUE; + halbtc8821c2ant_write_scbd(btc, type_is_scan, TRUE); + } else { + halbtc8821c2ant_write_scbd(btc, type_is_scan, FALSE); + } + } else { + if (is_scoreboard_scan) { + halbtc8821c2ant_write_scbd(btc, type_is_scan, FALSE); + is_scoreboard_scan = FALSE; + } + } + + /* Here we need to resend some wifi info to BT */ + /* because bt is reset and loss of the info. */ + btc->btc_get(btc, BTC_GET_BL_WIFI_CONNECTED, &wifi_connected); + /* Re-Init */ + if ((coex_sta->bt_info_hb1 & BIT(1))) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT ext info bit1 check, send wifi BW&Chnl to BT!!\n"); + BTC_TRACE(trace_buf); + if (wifi_connected) + type = BTC_MEDIA_CONNECT; + else + type = BTC_MEDIA_DISCONNECT; + halbtc8821c2ant_update_wifi_ch_info(btc, type); + } + + /* If Ignore_WLanAct && not SetUp_Link */ + if ((coex_sta->bt_info_hb1 & BIT(3)) && + (!(coex_sta->bt_info_hb1 & BIT(2)))) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT ext info bit3 check, set BT NOT to ignore Wlan active!!\n"); + BTC_TRACE(trace_buf); + halbtc8821c2ant_ignore_wlan_act(btc, FC_EXCU, FALSE); + } + + halbtc8821c2ant_update_bt_link_info(btc); + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_BTINFO); +} + +void ex_halbtc8821c2ant_wl_fwdbginfo_notify(struct btc_coexist *btc, + u8 *tmp_buf, u8 length) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + u8 i = 0; + static u8 tmp_buf_pre[10]; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], WiFi Fw Dbg info = %d %d %d %d %d %d %d %d (len = %d)\n", + tmp_buf[0], tmp_buf[1], tmp_buf[2], tmp_buf[3], tmp_buf[4], + tmp_buf[5], tmp_buf[6], tmp_buf[7], length); + BTC_TRACE(trace_buf); + + if (tmp_buf[0] == 0x8) { + for (i = 1; i <= 7; i++) { + coex_sta->wl_fw_dbg_info[i] = + (tmp_buf[i] >= tmp_buf_pre[i]) ? + (tmp_buf[i] - tmp_buf_pre[i]) : + (255 - tmp_buf_pre[i] + tmp_buf[i]); + + tmp_buf_pre[i] = tmp_buf[i]; + } + } + + coex_sta->cnt_wl_fw_notify++; + halbtc8821c2ant_ccklock_action(btc); +} + +void ex_halbtc8821c2ant_rx_rate_change_notify(struct btc_coexist *btc, + BOOLEAN is_data_frame, + u8 btc_rate_id) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + if (is_data_frame) { + coex_sta->wl_rx_rate = btc_rate_id; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], rx_rate_change_notify data rate id = %d, RTS_Rate = %d\n", + coex_sta->wl_rx_rate, coex_sta->wl_rts_rx_rate); + BTC_TRACE(trace_buf); + } else { + coex_sta->wl_rts_rx_rate = btc_rate_id; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], rts_rate_change_notify RTS rate id = %d, RTS_Rate = %d\n", + coex_sta->wl_rts_rx_rate, coex_sta->wl_rts_rx_rate); + BTC_TRACE(trace_buf); + } + + halbtc8821c2ant_ccklock_detect(btc); +} + +void ex_halbtc8821c2ant_tx_rate_change_notify(struct btc_coexist *btc, + u8 tx_rate, u8 tx_retry_ratio, + u8 macid) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], tx_rate_change_notify Tx_Rate = %d, Tx_Retry_Ratio = %d, macid =%d\n", + tx_rate, tx_retry_ratio, macid); + BTC_TRACE(trace_buf); + + coex_sta->wl_tx_rate = tx_rate; + coex_sta->wl_tx_retry_ratio = tx_retry_ratio; + coex_sta->wl_tx_macid = macid; +} + +void ex_halbtc8821c2ant_rf_status_notify(struct btc_coexist *btc, u8 type) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "[BTCoex], RF Status notify\n"); + BTC_TRACE(trace_buf); + + if (type == BTC_RF_ON) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RF is turned ON!!\n"); + BTC_TRACE(trace_buf); + + btc->stop_coex_dm = FALSE; + btc->wl_rf_state_off = FALSE; + } else if (type == BTC_RF_OFF) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], RF is turned OFF!!\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_ONOFF | + BT_8821C_2ANT_SCBD_SCAN | + BT_8821C_2ANT_SCBD_UNDERTEST, + FALSE); + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_WOFF); + + halbtc8821c2ant_action_coex_all_off(btc); + + btc->stop_coex_dm = TRUE; + btc->wl_rf_state_off = TRUE; + /* must place in the last step */ + halbtc8821c2ant_update_wifi_ch_info(btc, BTC_MEDIA_DISCONNECT); + } +} + +void ex_halbtc8821c2ant_halt_notify(struct btc_coexist *btc) +{ + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "[BTCoex], Halt notify\n"); + BTC_TRACE(trace_buf); + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_ONOFF | + BT_8821C_2ANT_SCBD_SCAN | + BT_8821C_2ANT_SCBD_UNDERTEST, + FALSE); + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + BT_8821C_2ANT_PHASE_WOFF); + + halbtc8821c2ant_action_coex_all_off(btc); + + btc->stop_coex_dm = TRUE; + + /* must place in the last step */ + halbtc8821c2ant_update_wifi_ch_info(btc, BTC_MEDIA_DISCONNECT); +} + +void ex_halbtc8821c2ant_pnp_notify(struct btc_coexist *btc, u8 pnp_state) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct wifi_link_info_8821c_2ant *wifi_link_info_ext = + &btc->wifi_link_info_8821c_2ant; + static u8 pre_pnp_state; + u8 phase; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, "[BTCoex], Pnp notify\n"); + BTC_TRACE(trace_buf); + + if (pnp_state == BTC_WIFI_PNP_SLEEP || + pnp_state == BTC_WIFI_PNP_SLEEP_KEEP_ANT) { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Pnp notify to SLEEP\n"); + BTC_TRACE(trace_buf); + + /* Sinda 20150819, workaround for driver skip + * leave IPS/LPS to speed up sleep time. + * Driver do not leave IPS/LPS when driver is going to sleep, + * so BTCoexistence think wifi is still under IPS/LPS + * BT should clear UnderIPS/UnderLPS state to avoid mismatch + * state after wakeup. + */ + coex_sta->under_ips = FALSE; + coex_sta->under_lps = FALSE; + + halbtc8821c2ant_write_scbd(btc, BT_8821C_2ANT_SCBD_ACTIVE | + BT_8821C_2ANT_SCBD_ONOFF | + BT_8821C_2ANT_SCBD_SCAN | + BT_8821C_2ANT_SCBD_UNDERTEST, + FALSE); + + if (pnp_state == BTC_WIFI_PNP_SLEEP_KEEP_ANT) { + if (wifi_link_info_ext->is_all_under_5g) + phase = BT_8821C_2ANT_PHASE_5G; + else + phase = BT_8821C_2ANT_PHASE_2G; + } else { + phase = BT_8821C_2ANT_PHASE_WOFF; + } + + halbtc8821c2ant_set_ant_path(btc, BTC_ANT_PATH_AUTO, FC_EXCU, + phase); + btc->stop_coex_dm = TRUE; + } else { + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Pnp notify to WAKE UP\n"); + BTC_TRACE(trace_buf); + coex_sta->wl_pnp_wakeup_downcnt = 3; + + /*WoWLAN*/ + if (pre_pnp_state == BTC_WIFI_PNP_SLEEP_KEEP_ANT || + pnp_state == BTC_WIFI_PNP_WOWLAN) { + coex_sta->run_time_state = TRUE; + btc->stop_coex_dm = FALSE; + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_PNP); + } + } + + pre_pnp_state = pnp_state; +} + +void ex_halbtc8821c2ant_periodical(struct btc_coexist *btc) +{ + struct coex_sta_8821c_2ant *coex_sta = &btc->coex_sta_8821c_2ant; + struct btc_board_info *board_info = &btc->board_info; + boolean bt_relink_finish = FALSE, is_defreeze = FALSE, + bt_ctr_change = FALSE; + static u8 freeze_cnt; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], ************* Periodical *************\n"); + BTC_TRACE(trace_buf); + + if (!btc->auto_report) + halbtc8821c2ant_query_bt_info(btc); + + bt_ctr_change = halbtc8821c2ant_monitor_bt_ctr(btc); + halbtc8821c2ant_monitor_wifi_ctr(btc); + halbtc8821c2ant_update_wifi_link_info(btc, + BT_8821C_2ANT_RSN_PERIODICAL); + halbtc8821c2ant_monitor_bt_enable(btc); + + if (coex_sta->bt_relink_downcount != 0) { + coex_sta->bt_relink_downcount--; + if (coex_sta->bt_relink_downcount == 0) { + coex_sta->is_setup_link = FALSE; + bt_relink_finish = TRUE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Re-Link stop by periodical count-down!!\n"); + BTC_TRACE(trace_buf); + } + } + + if (coex_sta->bt_inq_page_downcount != 0) { + coex_sta->bt_inq_page_downcount--; + if (coex_sta->bt_relink_downcount == 0) + coex_sta->bt_inq_page_remain = FALSE; + } + + if (coex_sta->freeze_coexrun_by_btinfo) { + freeze_cnt++; + + if (freeze_cnt >= 5) { + freeze_cnt = 0; + coex_sta->freeze_coexrun_by_btinfo = FALSE; + is_defreeze = TRUE; + } + } else { + freeze_cnt = 0; + } + + /* for 4-way, DHCP, EAPOL packet */ + if (coex_sta->specific_pkt_period_cnt > 0) { + coex_sta->specific_pkt_period_cnt--; + + if (!coex_sta->freeze_coexrun_by_btinfo && + coex_sta->specific_pkt_period_cnt == 0) + coex_sta->wifi_high_pri_task1 = FALSE; + + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], Hi-Pri Task = %s\n", + (coex_sta->wifi_high_pri_task1 ? "Yes" : "No")); + BTC_TRACE(trace_buf); + } + + if (coex_sta->wl_pnp_wakeup_downcnt > 0) { + coex_sta->wl_pnp_wakeup_downcnt--; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], wl_pnp_wakeup_downcnt = %d!!\n", + coex_sta->wl_pnp_wakeup_downcnt); + BTC_TRACE(trace_buf); + } + + if (coex_sta->cnt_bt_reenable > 0) { + coex_sta->cnt_bt_reenable--; + if (coex_sta->cnt_bt_reenable == 0) { + coex_sta->is_bt_reenable = FALSE; + BTC_SPRINTF(trace_buf, BT_TMP_BUF_SIZE, + "[BTCoex], BT renable 30s finish!!\n"); + BTC_TRACE(trace_buf); + } + } + + if (halbtc8821c2ant_moniter_wifibt_status(btc) || bt_relink_finish || + coex_sta->is_set_ps_state_fail || is_defreeze || bt_ctr_change) + halbtc8821c2ant_run_coex(btc, BT_8821C_2ANT_RSN_PERIODICAL); +} +/*#pragma optimize( "", off )*/ + +#endif + +#endif /* #if (RTL8821C_SUPPORT == 1) */ diff --git a/hal/btc/halbtc8821c2ant.h b/hal/btc/halbtc8821c2ant.h new file mode 100644 index 0000000..9e79d45 --- /dev/null +++ b/hal/btc/halbtc8821c2ant.h @@ -0,0 +1,516 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#if (BT_SUPPORT == 1 && COEX_SUPPORT == 1) + +#if (RTL8821C_SUPPORT == 1) + +/* ******************************************* + * The following is for 8821C 2Ant BT Co-exist definition + * ******************************************* */ +#define BT_8821C_2ANT_COEX_DBG 0 +#define BT_AUTO_REPORT_ONLY_8821C_2ANT 1 + +#define BT_INFO_8821C_2ANT_B_FTP BIT(7) +#define BT_INFO_8821C_2ANT_B_A2DP BIT(6) +#define BT_INFO_8821C_2ANT_B_HID BIT(5) +#define BT_INFO_8821C_2ANT_B_SCO_BUSY BIT(4) +#define BT_INFO_8821C_2ANT_B_ACL_BUSY BIT(3) +#define BT_INFO_8821C_2ANT_B_INQ_PAGE BIT(2) +#define BT_INFO_8821C_2ANT_B_SCO_ESCO BIT(1) +#define BT_INFO_8821C_2ANT_B_CONNECTION BIT(0) + +#define BTC_RSSI_COEX_THRESH_TOL_8821C_2ANT 2 + +#define BT_8821C_2ANT_WIFI_RSSI_COEXSWITCH_THRES1 80 +#define BT_8821C_2ANT_BT_RSSI_COEXSWITCH_THRES1 80 +#define BT_8821C_2ANT_WIFI_RSSI_COEXSWITCH_THRES2 80 +#define BT_8821C_2ANT_BT_RSSI_COEXSWITCH_THRES2 80 +#define BT_8821C_2ANT_DEFAULT_ISOLATION 15 +#define BT_8821C_2ANT_WIFI_MAX_TX_POWER 15 +#define BT_8821C_2ANT_BT_MAX_TX_POWER 3 +#define BT_8821C_2ANT_WIFI_SIR_THRES1 -15 +#define BT_8821C_2ANT_WIFI_SIR_THRES2 -30 +#define BT_8821C_2ANT_BT_SIR_THRES1 -15 +#define BT_8821C_2ANT_BT_SIR_THRES2 -30 + +enum bt_8821c_2ant_signal_state { + BT_8821C_2ANT_GNT_SET_TO_LOW = 0x0, + BT_8821C_2ANT_GNT_SET_TO_HIGH = 0x1, + BT_8821C_2ANT_GNT_SET_BY_HW = 0x2, + BT_8821C_2ANT_GNT_SET_MAX +}; + +enum bt_8821c_2ant_path_ctrl_owner { + BT_8821C_2ANT_PCO_BTSIDE = 0x0, + BT_8821C_2ANT_PCO_WLSIDE = 0x1, + BT_8821C_2ANT_PCO_MAX +}; + +enum bt_8821c_2ant_gnt_ctrl_type { + BT_8821C_2ANT_GNT_TYPE_CTRL_BY_PTA = 0x0, + BT_8821C_2ANT_GNT_TYPE_CTRL_BY_SW = 0x1, + BT_8821C_2ANT_GNT_TYPE_MAX +}; + +enum bt_8821c_2ant_gnt_ctrl_block { + BT_8821C_2ANT_GNT_BLOCK_RFC_BB = 0x0, + BT_8821C_2ANT_GNT_BLOCK_RFC = 0x1, + BT_8821C_2ANT_GNT_BLOCK_BB = 0x2, + BT_8821C_2ANT_GNT_BLOCK_MAX +}; + +enum bt_8821c_2ant_lte_coex_table_type { + BT_8821C_2ANT_CTT_WL_VS_LTE = 0x0, + BT_8821C_2ANT_CTT_BT_VS_LTE = 0x1, + BT_8821C_2ANT_CTT_MAX +}; + +enum bt_8821c_2ant_lte_break_table_type { + BT_8821C_2ANT_LBTT_WL_BREAK_LTE = 0x0, + BT_8821C_2ANT_LBTT_BT_BREAK_LTE = 0x1, + BT_8821C_2ANT_LBTT_LTE_BREAK_WL = 0x2, + BT_8821C_2ANT_LBTT_LTE_BREAK_BT = 0x3, + BT_8821C_2ANT_LBTT_MAX +}; + +enum bt_info_src_8821c_2ant { + BT_8821C_2ANT_INFO_SRC_WIFI_FW = 0x0, + BT_8821C_2ANT_INFO_SRC_BT_RSP = 0x1, + BT_8821C_2ANT_INFO_SRC_BT_ACT = 0x2, + BT_8821C_2ANT_INFO_SRC_MAX +}; + +enum bt_8821c_2ant_bt_status { + BT_8821C_2ANT_BSTATUS_NCON_IDLE = 0x0, + BT_8821C_2ANT_BSTATUS_CON_IDLE = 0x1, + BT_8821C_2ANT_BSTATUS_INQ_PAGE = 0x2, + BT_8821C_2ANT_BSTATUS_ACL_BUSY = 0x3, + BT_8821C_2ANT_BSTATUS_SCO_BUSY = 0x4, + BT_8821C_2ANT_BSTATUS_ACL_SCO_BUSY = 0x5, + BT_8821C_2ANT_BSTATUS_MAX +}; + +enum bt_8821c_2ant_coex_algo { + BT_8821C_2ANT_COEX_UNDEFINED = 0x0, + BT_8821C_2ANT_COEX_SCO = 0x1, + BT_8821C_2ANT_COEX_HID = 0x2, + BT_8821C_2ANT_COEX_A2DP = 0x3, + BT_8821C_2ANT_COEX_A2DP_PANHS = 0x4, + BT_8821C_2ANT_COEX_PAN = 0x5, + BT_8821C_2ANT_COEX_PANHS = 0x6, + BT_8821C_2ANT_COEX_PAN_A2DP = 0x7, + BT_8821C_2ANT_COEX_PAN_HID = 0x8, + BT_8821C_2ANT_COEX_HID_A2DP_PAN = 0x9, + BT_8821C_2ANT_COEX_HID_A2DP = 0xa, + BT_8821C_2ANT_COEX_NOPROFILEBUSY = 0xb, + BT_8821C_2ANT_COEX_A2DPSINK = 0xc, + BT_8821C_2ANT_COEX_MAX +}; + +enum bt_8821c_2ant_ext_ant_switch_type { + BT_8821C_2ANT_USE_DPDT = 0x0, + BT_8821C_2ANT_USE_SPDT = 0x1, + BT_8821C_2ANT_SWITCH_NONE = 0x2, + BT_8821C_2ANT_SWITCH_MAX +}; + +enum bt_8821c_2ant_ext_ant_switch_ctrl_type { + BT_8821C_2ANT_CTRL_BY_BBSW = 0x0, + BT_8821C_2ANT_CTRL_BY_PTA = 0x1, + BT_8821C_2ANT_CTRL_BY_ANTDIV = 0x2, + BT_8821C_2ANT_CTRL_BY_MAC = 0x3, + BT_8821C_2ANT_CTRL_BY_BT = 0x4, + BT_8821C_2ANT_CTRL_BY_FW = 0x5, + BT_8821C_2ANT_CTRL_MAX +}; + +enum bt_8821c_2ant_ext_ant_switch_pos_type { + BT_8821C_2ANT_TO_BT = 0x0, + BT_8821C_2ANT_TO_WLG = 0x1, + BT_8821C_2ANT_TO_WLA = 0x2, + BT_8821C_2ANT_TO_NOCARE = 0x3, + BT_8821C_2ANT_TO_MAX +}; + +enum bt_8821c_2ant_phase { + BT_8821C_2ANT_PHASE_INIT = 0x0, + BT_8821C_2ANT_PHASE_WONLY = 0x1, + BT_8821C_2ANT_PHASE_WOFF = 0x2, + BT_8821C_2ANT_PHASE_2G = 0x3, + BT_8821C_2ANT_PHASE_5G = 0x4, + BT_8821C_2ANT_PHASE_BTMP = 0x5, + BT_8821C_2ANT_PHASE_ANTDET = 0x6, + BT_8821C_2ANT_PHASE_POWERON = 0x7, + BT_8821C_2ANT_PHASE_MAX +}; + +enum bt_8821c_2ant_scoreboard { + BT_8821C_2ANT_SCBD_ACTIVE = BIT(0), + BT_8821C_2ANT_SCBD_ONOFF = BIT(1), + BT_8821C_2ANT_SCBD_SCAN = BIT(2), + BT_8821C_2ANT_SCBD_UNDERTEST = BIT(3), + BT_8821C_2ANT_SCBD_RXGAIN = BIT(4), + BT_8821C_2ANT_SCBD_WLBUSY = BIT(6), + BT_8821C_2ANT_SCBD_TDMA = BIT(9), + BT_8821C_2ANT_SCBD_BTCQDDR = BIT(10), + BT_8821C_2ANT_SCBD_ALL = 0xffff +}; + +enum bt_8821c_2ant_RUNREASON { + BT_8821C_2ANT_RSN_2GSCANSTART = 0x0, + BT_8821C_2ANT_RSN_5GSCANSTART = 0x1, + BT_8821C_2ANT_RSN_SCANFINISH = 0x2, + BT_8821C_2ANT_RSN_2GSWITCHBAND = 0x3, + BT_8821C_2ANT_RSN_5GSWITCHBAND = 0x4, + BT_8821C_2ANT_RSN_2GCONSTART = 0x5, + BT_8821C_2ANT_RSN_5GCONSTART = 0x6, + BT_8821C_2ANT_RSN_2GCONFINISH = 0x7, + BT_8821C_2ANT_RSN_5GCONFINISH = 0x8, + BT_8821C_2ANT_RSN_2GMEDIA = 0x9, + BT_8821C_2ANT_RSN_5GMEDIA = 0xa, + BT_8821C_2ANT_RSN_MEDIADISCON = 0xb, + BT_8821C_2ANT_RSN_2GSPECIALPKT = 0xc, + BT_8821C_2ANT_RSN_5GSPECIALPKT = 0xd, + BT_8821C_2ANT_RSN_BTINFO = 0xe, + BT_8821C_2ANT_RSN_PERIODICAL = 0xf, + BT_8821C_2ANT_RSN_PNP = 0x10, + BT_8821C_2ANT_RSN_LPS = 0x11, + BT_8821C_2ANT_RSN_MAX +}; + +enum bt_8821c_2ant_WL_LINK_MODE { + BT_8821C_2ANT_WLINK_2G1PORT = 0x0, + BT_8821C_2ANT_WLINK_2GMPORT = 0x1, + BT_8821C_2ANT_WLINK_25GMPORT = 0x2, + BT_8821C_2ANT_WLINK_5G = 0x3, + BT_8821C_2ANT_WLINK_2GGO = 0x4, + BT_8821C_2ANT_WLINK_BTMR = 0x5, + BT_8821C_2ANT_WLINK_MAX +}; + +struct coex_dm_8821c_2ant { + /* hw setting */ + u32 cur_ant_pos_type; + /* fw mechanism */ + + u8 cur_bt_pwr_lvl; + u8 cur_wl_pwr_lvl; + + boolean cur_ignore_wlan_act; + + u8 cur_ps_tdma; + u8 ps_tdma_para[5]; + boolean reset_tdma_adjust; + boolean cur_ps_tdma_on; + boolean cur_bt_auto_report; + + /* sw mechanism */ + boolean cur_low_penalty_ra; + + u32 cur_val0x6c0; + u32 cur_val0x6c4; + u32 cur_val0x6c8; + u8 cur_val0x6cc; + + /* algorithm related */ + u8 cur_algorithm; + u8 bt_status; + u8 wifi_chnl_info[3]; + + u8 cur_lps; + u8 cur_rpwm; + + u32 arp_cnt; + + u32 cur_ext_ant_switch_status; + + u8 cur_antdiv_type; + u32 setting_tdma; +}; + +struct coex_sta_8821c_2ant { + boolean bt_disabled; + boolean bt_link_exist; + boolean sco_exist; + boolean a2dp_exist; + boolean hid_exist; + boolean pan_exist; + boolean msft_mr_exist; + boolean bt_a2dp_active; + + boolean under_lps; + boolean under_ips; + u32 high_priority_tx; + u32 high_priority_rx; + u32 low_priority_tx; + u32 low_priority_rx; + boolean bt_ctr_ok; + boolean is_hi_pri_rx_overhead; + u8 bt_rssi; + u8 pre_bt_rssi_state; + u8 pre_wifi_rssi_state[4]; + u8 bt_info_c2h[BT_8821C_2ANT_INFO_SRC_MAX][BTC_BTINFO_LENGTH_MAX]; + u32 bt_info_c2h_cnt[BT_8821C_2ANT_INFO_SRC_MAX]; + boolean bt_whck_test; + boolean c2h_bt_inquiry_page; + boolean bt_inq_page_pre; + boolean bt_inq_page_remain; + boolean c2h_bt_remote_name_req; + + u8 bt_info_lb2; + u8 bt_info_lb3; + u8 bt_info_hb0; + u8 bt_info_hb1; + u8 bt_info_hb2; + u8 bt_info_hb3; + + u32 pop_event_cnt; + u8 scan_ap_num; + u8 bt_retry_cnt; + + u32 crc_ok_cck; + u32 crc_ok_11g; + u32 crc_ok_11n; + u32 crc_ok_11n_vht; + u32 crc_err_cck; + u32 crc_err_11g; + u32 crc_err_11n; + u32 crc_err_11n_vht; + u32 cnt_crcok_max_in_10s; + + boolean cck_lock; + boolean cck_lock_ever; + boolean cck_lock_warn; + + u8 coex_table_type; + boolean force_lps_ctrl; + + u8 dis_ver_info_cnt; + + u8 a2dp_bit_pool; + u8 kt_ver; + + boolean concurrent_rx_mode_on; + + u16 score_board; + u8 isolation_btween_wb; /* 0~ 50 */ + u8 wifi_coex_thres; + u8 bt_coex_thres; + u8 wifi_coex_thres2; + u8 bt_coex_thres2; + + u8 num_of_profile; + boolean acl_busy; + boolean bt_create_connection; + + boolean wifi_high_pri_task1; + boolean wifi_high_pri_task2; + + u32 specific_pkt_period_cnt; + u32 bt_coex_supported_feature; + u32 bt_coex_supported_version; + + u8 bt_ble_scan_type; + u32 bt_ble_scan_para[3]; + + boolean run_time_state; + boolean freeze_coexrun_by_btinfo; + + boolean is_A2DP_3M; + boolean voice_over_HOGP; + boolean bt_418_hid_exist; + boolean bt_ble_hid_exist; + u8 forbidden_slot; + u8 hid_busy_num; + u8 hid_pair_cnt; + + u32 cnt_remote_name_req; + u32 cnt_setup_link; + u32 cnt_reinit; + u32 cnt_ign_wlan_act; + u32 cnt_page; + u32 cnt_role_switch; + u32 cnt_wl_fw_notify; + + u16 bt_reg_vendor_ac; + u16 bt_reg_vendor_ae; + + boolean is_setup_link; + u8 wl_noisy_level; + u32 gnt_error_cnt; + + u8 bt_afh_map[10]; + u8 bt_relink_downcount; + u8 bt_inq_page_downcount; + boolean is_tdma_btautoslot; + + boolean is_esco_mode; + u8 switch_band_notify_to; + + boolean is_hid_low_pri_tx_overhead; + boolean is_bt_multi_link; + boolean is_bt_a2dp_sink; + boolean is_set_ps_state_fail; + u8 cnt_set_ps_state_fail; + + u8 wl_fw_dbg_info[10]; + u8 wl_rx_rate; + u8 wl_tx_rate; + u8 wl_rts_rx_rate; + u8 wl_center_channel; + u8 wl_tx_macid; + u8 wl_tx_retry_ratio; + + u16 score_board_WB; + boolean is_hid_rcu; + u8 bt_a2dp_vendor_id; + u32 bt_a2dp_device_name; + u32 bt_a2dp_flush_time; + boolean is_ble_scan_en; + + boolean is_bt_opp_exist; + boolean gl_wifi_busy; + u8 connect_ap_period_cnt; + + boolean is_bt_reenable; + u8 cnt_bt_reenable; + boolean is_wifi_linkscan_process; + u8 wl_coex_mode; + u8 wl_pnp_wakeup_downcnt; + u32 coex_run_cnt; + boolean is_no_wl_5ms_extend; + + u16 wl_0x42a_backup; + u32 wl_0x430_backup; + u32 wl_0x434_backup; + u8 wl_0x455_backup; + + boolean wl_tx_limit_en; + boolean wl_ampdu_limit_en; + boolean wl_rxagg_limit_en; + u8 wl_rxagg_size; + u8 coex_run_reason; + + u8 tdma_timer_base; + boolean wl_slot_toggle; + boolean wl_slot_toggle_change; /* if toggle to no-toggle */ + u8 wl_iot_peer; +}; + +#define BT_8821C_2ANT_EXT_BAND_SWITCH_USE_DPDT 0 +#define BT_8821C_2ANT_EXT_BAND_SWITCH_USE_SPDT 1 + +struct rfe_type_8821c_2ant { + u8 rfe_module_type; + boolean ext_ant_switch_exist; + /* 0:DPDT, 1:SPDT */ + u8 ext_ant_switch_type; + /* iF 0: DPDT_P=0, DPDT_N=1 => BTG to Main, WL_A+G to Aux */ + u8 ext_ant_switch_ctrl_polarity; + + boolean ext_band_switch_exist; + /* 0:DPDT, 1:SPDT */ + u8 ext_band_switch_type; + u8 ext_band_switch_ctrl_polarity; + + boolean ant_at_main_port; + + /* If TRUE: WLG at BTG, If FALSE: WLG at WLAG */ + boolean wlg_locate_at_btg; + + /* If diversity on */ + boolean ext_ant_switch_diversity; +}; + +struct wifi_link_info_8821c_2ant { + u8 num_of_active_port; + u32 port_connect_status; + boolean is_all_under_5g; + boolean is_mcc_25g; + boolean is_p2p_connected; + boolean is_connected; +}; + +/* ******************************************* + * The following is interface which will notify coex module. + * ******************************************* */ +void ex_halbtc8821c2ant_power_on_setting(struct btc_coexist *btc); +void ex_halbtc8821c2ant_pre_load_firmware(struct btc_coexist *btc); +void ex_halbtc8821c2ant_init_hw_config(struct btc_coexist *btc, + boolean wifi_only); +void ex_halbtc8821c2ant_init_coex_dm(struct btc_coexist *btc); +void ex_halbtc8821c2ant_ips_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c2ant_lps_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c2ant_scan_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c2ant_switchband_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c2ant_connect_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c2ant_media_status_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c2ant_specific_packet_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c2ant_bt_info_notify(struct btc_coexist *btc, + u8 *tmp_buf, u8 length); +void ex_halbtc8821c2ant_wl_fwdbginfo_notify(struct btc_coexist *btc, + u8 *tmp_buf, u8 length); +void ex_halbtc8821c2ant_rx_rate_change_notify(struct btc_coexist *btc, + BOOLEAN is_data_frame, + u8 btc_rate_id); +void ex_halbtc8821c2ant_tx_rate_change_notify(struct btc_coexist *btc, + u8 tx_rate, + u8 tx_retry_ratio, u8 macid); +void ex_halbtc8821c2ant_rf_status_notify(struct btc_coexist *btc, + u8 type); +void ex_halbtc8821c2ant_halt_notify(struct btc_coexist *btc); +void ex_halbtc8821c2ant_pnp_notify(struct btc_coexist *btc, + u8 pnp_state); +void ex_halbtc8821c2ant_periodical(struct btc_coexist *btc); +void ex_halbtc8821c2ant_display_simple_coex_info(struct btc_coexist *btc); +void ex_halbtc8821c2ant_display_coex_info(struct btc_coexist *btc); + +#else +#define ex_halbtc8821c2ant_power_on_setting(btc) +#define ex_halbtc8821c2ant_pre_load_firmware(btc) +#define ex_halbtc8821c2ant_init_hw_config(btc, wifi_only) +#define ex_halbtc8821c2ant_init_coex_dm(btc) +#define ex_halbtc8821c2ant_ips_notify(btc, type) +#define ex_halbtc8821c2ant_lps_notify(btc, type) +#define ex_halbtc8821c2ant_scan_notify(btc, type) +#define ex_halbtc8821c2ant_switchband_notify(btc, type) +#define ex_halbtc8821c2ant_connect_notify(btc, type) +#define ex_halbtc8821c2ant_media_status_notify(btc, type) +#define ex_halbtc8821c2ant_specific_packet_notify(btc, type) +#define ex_halbtc8821c2ant_bt_info_notify(btc, tmp_buf, length) +#define ex_halbtc8821c2ant_wl_fwdbginfo_notify(btc, tmp_buf, length) +#define ex_halbtc8821c2ant_rx_rate_change_notify(btc, is_data_frame, \ + btc_rate_id) +#define ex_halbtc8821c2ant_tx_rate_change_notify(btcoexist, tx_rate, \ + tx_retry_ratio, macid) +#define ex_halbtc8821c2ant_rf_status_notify(btc, type) +#define ex_halbtc8821c2ant_halt_notify(btc) +#define ex_halbtc8821c2ant_pnp_notify(btc, pnp_state) +#define ex_halbtc8821c2ant_periodical(btc) +#define ex_halbtc8821c2ant_display_simple_coex_info(btc) +#define ex_halbtc8821c2ant_display_coex_info(btc) +#endif + +#endif + + diff --git a/hal/btc/halbtc8821cwifionly.c b/hal/btc/halbtc8821cwifionly.c new file mode 100755 index 0000000..6f8e497 --- /dev/null +++ b/hal/btc/halbtc8821cwifionly.c @@ -0,0 +1,211 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include "mp_precomp.h" + +static struct rfe_type_8821c_wifi_only gl_rfe_type_8821c_1ant; +static struct rfe_type_8821c_wifi_only *rfe_type = &gl_rfe_type_8821c_1ant; + + + +VOID hal8821c_wifi_only_switch_antenna( + IN struct wifi_only_cfg *pwifionlycfg, + IN u1Byte is_5g + ) +{ + boolean switch_polatiry_inverse = false; + u8 regval_0xcb7 = 0; + u8 pos_type, ctrl_type; + + if (!rfe_type->ext_ant_switch_exist) + return; + + /* swap control polarity if use different switch control polarity*/ + /* Normal switch polarity for DPDT, 0xcb4[29:28] = 2b'01 => BTG to Main, WLG to Aux, 0xcb4[29:28] = 2b'10 => BTG to Aux, WLG to Main */ + /* Normal switch polarity for SPDT, 0xcb4[29:28] = 2b'01 => Ant to BTG, 0xcb4[29:28] = 2b'10 => Ant to WLG */ + if (rfe_type->ext_ant_switch_ctrl_polarity) + switch_polatiry_inverse = !switch_polatiry_inverse; + + /* swap control polarity if 1-Ant at Aux */ + if (rfe_type->ant_at_main_port == false) + switch_polatiry_inverse = !switch_polatiry_inverse; + + if (is_5g) + pos_type = BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_WLA; + else + pos_type = BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_WLG; + + switch (pos_type) { + case BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_WLA: + + break; + case BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_WLG: + if (!rfe_type->wlg_Locate_at_btg) + switch_polatiry_inverse = !switch_polatiry_inverse; + break; + } + + if (pwifionlycfg->haldata_info.ant_div_cfg) + ctrl_type = BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_ANTDIV; + else + ctrl_type = BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_BBSW; + + + switch (ctrl_type) { + case BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_BBSW: + halwifionly_phy_set_bb_reg(pwifionlycfg, 0x4c, 0x01800000, 0x2); + + /* BB SW, DPDT use RFE_ctrl8 and RFE_ctrl9 as control pin */ + halwifionly_phy_set_bb_reg(pwifionlycfg, 0xcb4, 0x000000ff, 0x77); + + regval_0xcb7 = (switch_polatiry_inverse == false ? 0x1 : 0x2); + + /* 0xcb4[29:28] = 2b'01 for no switch_polatiry_inverse, DPDT_SEL_N =1, DPDT_SEL_P =0 */ + halwifionly_phy_set_bb_reg(pwifionlycfg, 0xcb4, 0x30000000, regval_0xcb7); + break; + + case BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_ANTDIV: + halwifionly_phy_set_bb_reg(pwifionlycfg, 0x4c, 0x01800000, 0x2); + + /* BB SW, DPDT use RFE_ctrl8 and RFE_ctrl9 as control pin */ + halwifionly_phy_set_bb_reg(pwifionlycfg, 0xcb4, 0x000000ff, 0x88); + + /* no regval_0xcb7 setup required, because antenna switch control value by antenna diversity */ + + break; + + } + +} + + +VOID halbtc8821c_wifi_only_set_rfe_type( + IN struct wifi_only_cfg *pwifionlycfg + ) +{ + + /* the following setup should be got from Efuse in the future */ + rfe_type->rfe_module_type = (pwifionlycfg->haldata_info.rfe_type) & 0x1f; + + rfe_type->ext_ant_switch_ctrl_polarity = 0; + + switch (rfe_type->rfe_module_type) { + case 0: + default: + rfe_type->ext_ant_switch_exist = true; + rfe_type->ext_ant_switch_type = + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_USE_DPDT; /*2-Ant, DPDT, WLG*/ + rfe_type->wlg_Locate_at_btg = false; + rfe_type->ant_at_main_port = true; + break; + case 1: + rfe_type->ext_ant_switch_exist = true; + rfe_type->ext_ant_switch_type = + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_USE_SPDT; /*1-Ant, Main, DPDT or SPDT, WLG */ + rfe_type->wlg_Locate_at_btg = false; + rfe_type->ant_at_main_port = true; + break; + case 2: + rfe_type->ext_ant_switch_exist = true; + rfe_type->ext_ant_switch_type = + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_USE_SPDT; /*1-Ant, Main, DPDT or SPDT, BTG */ + rfe_type->wlg_Locate_at_btg = true; + rfe_type->ant_at_main_port = true; + break; + case 3: + rfe_type->ext_ant_switch_exist = true; + rfe_type->ext_ant_switch_type = + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_USE_DPDT; /*1-Ant, Aux, DPDT, WLG */ + rfe_type->wlg_Locate_at_btg = false; + rfe_type->ant_at_main_port = false; + break; + case 4: + rfe_type->ext_ant_switch_exist = true; + rfe_type->ext_ant_switch_type = + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_USE_DPDT; /*1-Ant, Aux, DPDT, BTG */ + rfe_type->wlg_Locate_at_btg = true; + rfe_type->ant_at_main_port = false; + break; + case 5: + rfe_type->ext_ant_switch_exist = false; /*2-Ant, no antenna switch, WLG*/ + rfe_type->ext_ant_switch_type = + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_NONE; + rfe_type->wlg_Locate_at_btg = false; + rfe_type->ant_at_main_port = true; + break; + case 6: + rfe_type->ext_ant_switch_exist = false; /*2-Ant, no antenna switch, WLG*/ + rfe_type->ext_ant_switch_type = + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_NONE; + rfe_type->wlg_Locate_at_btg = false; + rfe_type->ant_at_main_port = true; + break; + case 7: + rfe_type->ext_ant_switch_exist = true; /*2-Ant, DPDT, BTG*/ + rfe_type->ext_ant_switch_type = + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_USE_DPDT; + rfe_type->wlg_Locate_at_btg = true; + rfe_type->ant_at_main_port = true; + break; + } + +} + + +VOID +ex_hal8821c_wifi_only_hw_config( + IN struct wifi_only_cfg *pwifionlycfg + ) +{ + halbtc8821c_wifi_only_set_rfe_type(pwifionlycfg); + + /* set gnt_wl, gnt_bt control owner to WL*/ + halwifionly_phy_set_bb_reg(pwifionlycfg, 0x70, 0x4000000, 0x1); + + /*gnt_wl=1 , gnt_bt=0*/ + halwifionly_phy_set_bb_reg(pwifionlycfg, 0x1704, 0xffffffff, 0x7700); + halwifionly_phy_set_bb_reg(pwifionlycfg, 0x1700, 0xffffffff, 0xc00f0038); + + halwifionly_phy_set_bb_reg(pwifionlycfg, 0x6c0, 0xffffffff, 0xaaaaaaaa); + halwifionly_phy_set_bb_reg(pwifionlycfg, 0x6c4, 0xffffffff, 0xaaaaaaaa); +} + +VOID +ex_hal8821c_wifi_only_scannotify( + IN struct wifi_only_cfg *pwifionlycfg, + IN u1Byte is_5g + ) +{ + hal8821c_wifi_only_switch_antenna(pwifionlycfg, is_5g); +} + +VOID +ex_hal8821c_wifi_only_switchbandnotify( + IN struct wifi_only_cfg *pwifionlycfg, + IN u1Byte is_5g + ) +{ + hal8821c_wifi_only_switch_antenna(pwifionlycfg, is_5g); +} + +VOID +ex_hal8821c_wifi_only_connectnotify( + IN struct wifi_only_cfg *pwifionlycfg, + IN u1Byte is_5g + ) +{ + hal8821c_wifi_only_switch_antenna(pwifionlycfg, is_5g); +} + + diff --git a/hal/btc/halbtc8821cwifionly.h b/hal/btc/halbtc8821cwifionly.h new file mode 100755 index 0000000..f36114c --- /dev/null +++ b/hal/btc/halbtc8821cwifionly.h @@ -0,0 +1,90 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8821CWIFIONLYHWCFG_H +#define __INC_HAL8821CWIFIONLYHWCFG_H + + +struct rfe_type_8821c_wifi_only { + + u8 rfe_module_type; + boolean ext_ant_switch_exist; + u8 ext_ant_switch_type; /* 0:DPDT, 1:SPDT */ + u8 ext_ant_switch_ctrl_polarity; /* iF 0: DPDT_P=0, DPDT_N=1 => BTG to Main, WL_A+G to Aux */ + + boolean ant_at_main_port; + + boolean wlg_Locate_at_btg; /* If true: WLG at BTG, If false: WLG at WLAG */ + + boolean ext_ant_switch_diversity; /* If diversity on */ +}; + +enum bt_8821c_wifi_only_ext_ant_switch_type { + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_USE_DPDT = 0x0, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_USE_SPDT = 0x1, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_NONE = 0x2, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_MAX +}; + +enum bt_8821c_wifi_only_ext_ant_switch_ctrl_type { + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_BBSW = 0x0, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_PTA = 0x1, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_ANTDIV = 0x2, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_MAC = 0x3, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_BY_BT = 0x4, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_CTRL_MAX +}; + +enum bt_8821c_wifi_only_ext_ant_switch_pos_type { + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_BT = 0x0, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_WLG = 0x1, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_WLA = 0x2, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_NOCARE = 0x3, + BT_8821C_WIFI_ONLY_EXT_ANT_SWITCH_TO_MAX +}; + + +VOID +hal8821c_wifi_only_switch_antenna( + IN struct wifi_only_cfg *pwifionlycfg, + IN u1Byte is_5g + ); + +VOID +halbtc8821c_wifi_only_set_rfe_type( + IN struct wifi_only_cfg *pwifionlycfg + ); + + +VOID +ex_hal8821c_wifi_only_hw_config( + IN struct wifi_only_cfg *pwifionlycfg + ); +VOID +ex_hal8821c_wifi_only_scannotify( + IN struct wifi_only_cfg *pwifionlycfg, + IN u1Byte is_5g + ); +VOID +ex_hal8821c_wifi_only_switchbandnotify( + IN struct wifi_only_cfg *pwifionlycfg, + IN u1Byte is_5g + ); +VOID +ex_hal8821c_wifi_only_connectnotify( + IN struct wifi_only_cfg *pwifionlycfg, + IN u1Byte is_5g + ); + +#endif diff --git a/hal/btc/halbtcoutsrc.h b/hal/btc/halbtcoutsrc.h new file mode 100644 index 0000000..28a3c25 --- /dev/null +++ b/hal/btc/halbtcoutsrc.h @@ -0,0 +1,2164 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HALBTC_OUT_SRC_H__ +#define __HALBTC_OUT_SRC_H__ + +enum { + BTC_CCK_1, + BTC_CCK_2, + BTC_CCK_5_5, + BTC_CCK_11, + BTC_OFDM_6, + BTC_OFDM_9, + BTC_OFDM_12, + BTC_OFDM_18, + BTC_OFDM_24, + BTC_OFDM_36, + BTC_OFDM_48, + BTC_OFDM_54, + BTC_MCS_0, + BTC_MCS_1, + BTC_MCS_2, + BTC_MCS_3, + BTC_MCS_4, + BTC_MCS_5, + BTC_MCS_6, + BTC_MCS_7, + BTC_MCS_8, + BTC_MCS_9, + BTC_MCS_10, + BTC_MCS_11, + BTC_MCS_12, + BTC_MCS_13, + BTC_MCS_14, + BTC_MCS_15, + BTC_MCS_16, + BTC_MCS_17, + BTC_MCS_18, + BTC_MCS_19, + BTC_MCS_20, + BTC_MCS_21, + BTC_MCS_22, + BTC_MCS_23, + BTC_MCS_24, + BTC_MCS_25, + BTC_MCS_26, + BTC_MCS_27, + BTC_MCS_28, + BTC_MCS_29, + BTC_MCS_30, + BTC_MCS_31, + BTC_VHT_1SS_MCS_0, + BTC_VHT_1SS_MCS_1, + BTC_VHT_1SS_MCS_2, + BTC_VHT_1SS_MCS_3, + BTC_VHT_1SS_MCS_4, + BTC_VHT_1SS_MCS_5, + BTC_VHT_1SS_MCS_6, + BTC_VHT_1SS_MCS_7, + BTC_VHT_1SS_MCS_8, + BTC_VHT_1SS_MCS_9, + BTC_VHT_2SS_MCS_0, + BTC_VHT_2SS_MCS_1, + BTC_VHT_2SS_MCS_2, + BTC_VHT_2SS_MCS_3, + BTC_VHT_2SS_MCS_4, + BTC_VHT_2SS_MCS_5, + BTC_VHT_2SS_MCS_6, + BTC_VHT_2SS_MCS_7, + BTC_VHT_2SS_MCS_8, + BTC_VHT_2SS_MCS_9, + BTC_VHT_3SS_MCS_0, + BTC_VHT_3SS_MCS_1, + BTC_VHT_3SS_MCS_2, + BTC_VHT_3SS_MCS_3, + BTC_VHT_3SS_MCS_4, + BTC_VHT_3SS_MCS_5, + BTC_VHT_3SS_MCS_6, + BTC_VHT_3SS_MCS_7, + BTC_VHT_3SS_MCS_8, + BTC_VHT_3SS_MCS_9, + BTC_VHT_4SS_MCS_0, + BTC_VHT_4SS_MCS_1, + BTC_VHT_4SS_MCS_2, + BTC_VHT_4SS_MCS_3, + BTC_VHT_4SS_MCS_4, + BTC_VHT_4SS_MCS_5, + BTC_VHT_4SS_MCS_6, + BTC_VHT_4SS_MCS_7, + BTC_VHT_4SS_MCS_8, + BTC_VHT_4SS_MCS_9, + BTC_MCS_32, + BTC_UNKNOWN, + BTC_PKT_MGNT, + BTC_PKT_CTRL, + BTC_PKT_UNKNOWN, + BTC_PKT_NOT_FOR_ME, + BTC_RATE_MAX +}; + +enum { + BTC_MULTIPORT_SCC, + BTC_MULTIPORT_MCC_DUAL_CHANNEL, + BTC_MULTIPORT_MCC_DUAL_BAND, + BTC_MULTIPORT_MAX +}; + +#define BTC_COEX_8822B_COMMON_CODE 0 +#define BTC_COEX_OFFLOAD 0 +#define BTC_TMP_BUF_SHORT 20 + +extern u1Byte gl_btc_trace_buf[]; +#define BTC_SPRINTF rsprintf +#define BTC_TRACE(_MSG_)\ +do {\ + if (GLBtcDbgType[COMP_COEX] & BIT(DBG_LOUD)) {\ + RTW_INFO("%s", _MSG_);\ + } \ +} while (0) +#define BT_PrintData(adapter, _MSG_, len, data) RTW_DBG_DUMP((_MSG_), data, len) + + +#define NORMAL_EXEC FALSE +#define FORCE_EXEC TRUE + +#define NM_EXCU FALSE +#define FC_EXCU TRUE + +#define BTC_RF_OFF 0x0 +#define BTC_RF_ON 0x1 + +#define BTC_RF_A 0x0 +#define BTC_RF_B 0x1 +#define BTC_RF_C 0x2 +#define BTC_RF_D 0x3 + +#define BTC_SMSP SINGLEMAC_SINGLEPHY +#define BTC_DMDP DUALMAC_DUALPHY +#define BTC_DMSP DUALMAC_SINGLEPHY +#define BTC_MP_UNKNOWN 0xff + +#define BT_COEX_ANT_TYPE_PG 0 +#define BT_COEX_ANT_TYPE_ANTDIV 1 +#define BT_COEX_ANT_TYPE_DETECTED 2 + +#define BTC_MIMO_PS_STATIC 0 /* 1ss */ +#define BTC_MIMO_PS_DYNAMIC 1 /* 2ss */ + +#define BTC_RATE_DISABLE 0 +#define BTC_RATE_ENABLE 1 + +/* single Antenna definition */ +#define BTC_ANT_PATH_WIFI 0 +#define BTC_ANT_PATH_BT 1 +#define BTC_ANT_PATH_PTA 2 +#define BTC_ANT_PATH_WIFI5G 3 +#define BTC_ANT_PATH_AUTO 4 +/* dual Antenna definition */ +#define BTC_ANT_WIFI_AT_MAIN 0 +#define BTC_ANT_WIFI_AT_AUX 1 +#define BTC_ANT_WIFI_AT_DIVERSITY 2 +/* coupler Antenna definition */ +#define BTC_ANT_WIFI_AT_CPL_MAIN 0 +#define BTC_ANT_WIFI_AT_CPL_AUX 1 + +/* for common code request */ +#define REG_LTE_IDR_COEX_CTRL 0x0038 +#define REG_SYS_SDIO_CTRL 0x0070 +#define REG_SYS_SDIO_CTRL3 0x0073 +/* #define REG_RETRY_LIMIT 0x042a */ +/* #define REG_DARFRC 0x0430 */ +#define REG_DARFRCH 0x0434 +#define REG_CCK_CHECK 0x0454 +#define REG_AMPDU_MAX_TIME_V1 0x0455 +#define REG_TX_HANG_CTRL 0x045E +#define REG_LIFETIME_EN 0x0426 +#define REG_BT_COEX_TABLE0 0x06C0 +#define REG_BT_COEX_TABLE1 0x06C4 +#define REG_BT_COEX_BRK_TABLE 0x06C8 +#define REG_BT_COEX_TABLE_H 0x06CC +#define REG_BT_ACT_STATISTICS 0x0770 +#define REG_BT_ACT_STATISTICS_1 0x0774 +#define REG_BT_STAT_CTRL 0x0778 + +#define BIT_EN_GNT_BT_AWAKE BIT(3) +#define BIT_EN_BCN_FUNCTION BIT(3) +#define BIT_EN_BCN_PKT_REL BIT(6) +#define BIT_FEN_BB_GLB_RST BIT(1) +#define BIT_FEN_BB_RSTB BIT(0) + +#define TDMA_4SLOT BIT(8) + +/* for 2T2R -> 2T1R coex MIMO-PS mechanism tranlation */ +#define BTC_2GTDD_MAX_TRY 3 /* the max retry count for 1R->2R */ +#define BTC_2GFDD_MAX_STAY 300 /* the max stay time at 1R if 2R try-able (unit: 2s) */ + +typedef enum _BTC_POWERSAVE_TYPE { + BTC_PS_WIFI_NATIVE = 0, /* wifi original power save behavior */ + BTC_PS_LPS_ON = 1, + BTC_PS_LPS_OFF = 2, + BTC_PS_MAX +} BTC_POWERSAVE_TYPE, *PBTC_POWERSAVE_TYPE; + +typedef enum _BTC_BT_REG_TYPE { + BTC_BT_REG_RF = 0, + BTC_BT_REG_MODEM = 1, + BTC_BT_REG_BLUEWIZE = 2, + BTC_BT_REG_VENDOR = 3, + BTC_BT_REG_LE = 4, + BTC_BT_REG_MAX +} BTC_BT_REG_TYPE, *PBTC_BT_REG_TYPE; + +typedef enum _BTC_CHIP_INTERFACE { + BTC_INTF_UNKNOWN = 0, + BTC_INTF_PCI = 1, + BTC_INTF_USB = 2, + BTC_INTF_SDIO = 3, + BTC_INTF_MAX +} BTC_CHIP_INTERFACE, *PBTC_CHIP_INTERFACE; + +typedef enum _BTC_CHIP_TYPE { + BTC_CHIP_UNDEF = 0, + BTC_CHIP_CSR_BC4 = 1, + BTC_CHIP_CSR_BC8 = 2, + BTC_CHIP_RTL8723A = 3, + BTC_CHIP_RTL8821 = 4, + BTC_CHIP_RTL8723B = 5, + BTC_CHIP_RTL8822B = 6, + BTC_CHIP_RTL8822C = 7, + BTC_CHIP_RTL8821C = 8, + BTC_CHIP_RTL8821A = 9, + BTC_CHIP_RTL8723D = 10, + BTC_CHIP_RTL8703B = 11, + BTC_CHIP_RTL8725A = 12, + BTC_CHIP_RTL8723F = 13, + BTC_CHIP_MAX +} BTC_CHIP_TYPE, *PBTC_CHIP_TYPE; + +/* following is for wifi link status */ +#define WIFI_STA_CONNECTED BIT0 +#define WIFI_AP_CONNECTED BIT1 +#define WIFI_HS_CONNECTED BIT2 +#define WIFI_P2P_GO_CONNECTED BIT3 +#define WIFI_P2P_GC_CONNECTED BIT4 + +/* following is for command line utility */ +#define CL_SPRINTF rsprintf +#define CL_PRINTF DCMD_Printf +#define CL_STRNCAT(dst, dst_size, src, src_size) rstrncat(dst, src, src_size) + +static const char *const glbt_info_src[] = { + "BT Info[wifi fw]", + "BT Info[bt rsp]", + "BT Info[bt auto report]", +}; + +#define BTC_INFO_FTP BIT(7) +#define BTC_INFO_A2DP BIT(6) +#define BTC_INFO_HID BIT(5) +#define BTC_INFO_SCO_BUSY BIT(4) +#define BTC_INFO_ACL_BUSY BIT(3) +#define BTC_INFO_INQ_PAGE BIT(2) +#define BTC_INFO_SCO_ESCO BIT(1) +#define BTC_INFO_CONNECTION BIT(0) + +#define BTC_BTINFO_LENGTH_MAX 10 + +enum btc_gnt_setup_state { + BTC_GNT_SET_SW_LOW = 0x0, + BTC_GNT_SET_SW_HIGH = 0x1, + BTC_GNT_SET_HW_PTA = 0x2, + BTC_GNT_SET_MAX +}; + +enum btc_gnt_setup_state_2 { + BTC_GNT_HW_PTA = 0x0, + BTC_GNT_SW_LOW = 0x1, + BTC_GNT_SW_HIGH = 0x3, + BTC_GNT_MAX +}; + +enum btc_path_ctrl_owner { + BTC_OWNER_BT = 0x0, + BTC_OWNER_WL = 0x1, + BTC_OWNER_MAX +}; + +enum btc_gnt_ctrl_type { + BTC_GNT_CTRL_BY_PTA = 0x0, + BTC_GNT_CTRL_BY_SW = 0x1, + BTC_GNT_CTRL_MAX +}; + +enum btc_gnt_ctrl_block { + BTC_GNT_BLOCK_RFC_BB = 0x0, + BTC_GNT_BLOCK_RFC = 0x1, + BTC_GNT_BLOCK_BB = 0x2, + BTC_GNT_BLOCK_MAX +}; + +enum btc_lte_coex_table_type { + BTC_CTT_WL_VS_LTE = 0x0, + BTC_CTT_BT_VS_LTE = 0x1, + BTC_CTT_MAX +}; + +enum btc_lte_break_table_type { + BTC_LBTT_WL_BREAK_LTE = 0x0, + BTC_LBTT_BT_BREAK_LTE = 0x1, + BTC_LBTT_LTE_BREAK_WL = 0x2, + BTC_LBTT_LTE_BREAK_BT = 0x3, + BTC_LBTT_MAX +}; + +enum btc_btinfo_src { + BTC_BTINFO_SRC_WL_FW = 0x0, + BTC_BTINFO_SRC_BT_RSP = 0x1, + BTC_BTINFO_SRC_BT_ACT = 0x2, + BTC_BTINFO_SRC_BT_IQK = 0x3, + BTC_BTINFO_SRC_BT_SCBD = 0x4, + BTC_BTINFO_SRC_H2C60 = 0x5, + BTC_BTINFO_SRC_MAX +}; + +enum btc_bt_profile { + BTC_BTPROFILE_NONE = 0, + BTC_BTPROFILE_HFP = BIT(0), + BTC_BTPROFILE_HID = BIT(1), + BTC_BTPROFILE_A2DP = BIT(2), + BTC_BTPROFILE_PAN = BIT(3), + BTC_BTPROFILE_MAX = 0xf +}; + +static const char *const bt_profile_string[] = { + "None", + "HFP", + "HID", + "HID + HFP", + "A2DP", + "A2DP + HFP", + "A2DP + HID", + "PAN + HID + HFP", + "PAN", + "PAN + HFP", + "PAN + HID", + "PAN + HID + HFP", + "PAN + A2DP", + "PAN + A2DP + HFP", + "PAN + A2DP + HID", + "PAN + A2DP + HID + HFP" +}; + +enum btc_bt_status { + BTC_BTSTATUS_NCON_IDLE = 0x0, + BTC_BTSTATUS_CON_IDLE = 0x1, + BTC_BTSTATUS_INQ_PAGE = 0x2, + BTC_BTSTATUS_ACL_BUSY = 0x3, + BTC_BTSTATUS_SCO_BUSY = 0x4, + BTC_BTSTATUS_ACL_SCO_BUSY = 0x5, + BTC_BTSTATUS_MAX +}; + +static const char *const bt_status_string[] = { + "BT Non-Connected-idle", + "BT Connected-idle", + "BT Inq-page", + "BT ACL-busy", + "BT SCO-busy", + "BT ACL-SCO-busy", + "BT Non-Defined-state" +}; + +enum btc_coex_algo { + BTC_COEX_NOPROFILE = 0x0, + BTC_COEX_HFP = 0x1, + BTC_COEX_HID = 0x2, + BTC_COEX_A2DP = 0x3, + BTC_COEX_PAN = 0x4, + BTC_COEX_A2DP_HID = 0x5, + BTC_COEX_A2DP_PAN = 0x6, + BTC_COEX_PAN_HID = 0x7, + BTC_COEX_A2DP_PAN_HID = 0x8, + BTC_COEX_MAX +}; + +static const char *const coex_algo_string[] = { + "No Profile", + "HFP", + "HID", + "A2DP", + "PAN", + "A2DP + HID", + "A2DP + PAN", + "PAN + HID", + "A2DP + PAN + HID" +}; + +enum btc_ext_ant_switch_type { + BTC_SWITCH_NONE = 0x0, + BTC_SWITCH_SPDT = 0x1, + BTC_SWITCH_SP3T = 0x2, + BTC_SWITCH_DPDT = 0x3, + BTC_SWITCH_ANTMAX +}; + +enum btc_ext_ant_switch_ctrl_type { + BTC_SWITCH_CTRL_BY_BBSW = 0x0, + BTC_SWITCH_CTRL_BY_PTA = 0x1, + BTC_SWITCH_CTRL_BY_ANTDIV = 0x2, + BTC_SWITCH_CTRL_BY_MAC = 0x3, + BTC_SWITCH_CTRL_BY_BT = 0x4, + BTC_SWITCH_CTRL_BY_FW = 0x5, + BTC_SWITCH_CTRL_MAX +}; + +enum btc_ext_ant_switch_pos_type { + BTC_SWITCH_TO_BT = 0x0, + BTC_SWITCH_TO_WLG = 0x1, + BTC_SWITCH_TO_WLA = 0x2, + BTC_SWITCH_TO_NOCARE = 0x3, + BTC_SWITCH_TO_WLG_BT = 0x4, + BTC_SWITCH_TO_MAX +}; + +enum btx_set_ant_phase { + BTC_ANT_INIT = 0x0, + BTC_ANT_WONLY = 0x1, + BTC_ANT_WOFF = 0x2, + BTC_ANT_2G = 0x3, + BTC_ANT_5G = 0x4, + BTC_ANT_BTMP = 0x5, + BTC_ANT_POWERON = 0x6, + BTC_ANT_2G_WL = 0x7, + BTC_ANT_2G_BT = 0x8, + BTC_ANT_MCC = 0x9, + BTC_ANT_2G_WLBT = 0xa, + BTC_ANT_2G_FREERUN = 0xb, + BTC_ANT_MAX +}; + +/*ADD SCOREBOARD TO FIX BT LPS 32K ISSUE WHILE WL BUSY*/ +enum btc_wl2bt_scoreboard { + BTC_SCBD_ACTIVE = BIT(0), + BTC_SCBD_ON = BIT(1), + BTC_SCBD_SCAN = BIT(2), + BTC_SCBD_UNDERTEST = BIT(3), + BTC_SCBD_RXGAIN = BIT(4), + BTC_SCBD_WLBUSY = BIT(7), + BTC_SCBD_EXTFEM = BIT(8), + BTC_SCBD_TDMA = BIT(9), + BTC_SCBD_FIX2M = BIT(10), + BTC_SCBD_MAILBOX_DBG = BIT(14), + BTC_SCBD_ALL = 0xffff, + BTC_SCBD_ALL_32BIT = 0xffffffff +}; + +enum btc_bt2wl_scoreboard { + BTC_SCBD_BT_ONOFF = BIT(1), + BTC_SCBD_BT_LPS = BIT(7) +}; +enum btc_scoreboard_bit_num { + BTC_SCBD_16_BIT = BIT(0), + BTC_SCBD_32_BIT = BIT(1) +}; + +enum btc_runreason { + BTC_RSN_2GSCANSTART = 0x0, + BTC_RSN_5GSCANSTART = 0x1, + BTC_RSN_SCANFINISH = 0x2, + BTC_RSN_2GSWITCHBAND = 0x3, + BTC_RSN_5GSWITCHBAND = 0x4, + BTC_RSN_2GCONSTART = 0x5, + BTC_RSN_5GCONSTART = 0x6, + BTC_RSN_2GCONFINISH = 0x7, + BTC_RSN_5GCONFINISH = 0x8, + BTC_RSN_2GMEDIA = 0x9, + BTC_RSN_5GMEDIA = 0xa, + BTC_RSN_MEDIADISCON = 0xb, + BTC_RSN_2GSPECIALPKT = 0xc, + BTC_RSN_5GSPECIALPKT = 0xd, + BTC_RSN_BTINFO = 0xe, + BTC_RSN_PERIODICAL = 0xf, + BTC_RSN_PNP = 0x10, + BTC_RSN_LPS = 0x11, + BTC_RSN_TIMERUP = 0x12, + BTC_RSN_WLSTATUS = 0x13, + BTC_RSN_BTCNT = 0x14, + BTC_RSN_RFK = 0x15, + BTC_RSN_MAX +}; + +static const char *const run_reason_string[] = { + "2G_SCAN_START", + "5G_SCAN_START", + "SCAN_FINISH", + "2G_SWITCH_BAND", + "5G_SWITCH_BAND", + "2G_CONNECT_START", + "5G_CONNECT_START", + "2G_CONNECT_FINISH", + "5G_CONNECT_FINISH", + "2G_MEDIA_STATUS", + "5G_MEDIA_STATUS", + "MEDIA_DISCONNECT", + "2G_SPECIALPKT", + "5G_SPECIALPKT", + "BTINFO", + "PERIODICAL", + "PNPNotify", + "LPSNotify", + "TimerUp", + "WL_STATUS_CHANGE", + "BT_CNT_CHANGE", + "WL_RFK", + "Reason Max" +}; + +enum btc_wl_link_mode { + BTC_WLINK_2G1PORT = 0x0, + BTC_WLINK_2GMPORT = 0x1, + BTC_WLINK_25GMPORT = 0x2, + BTC_WLINK_5G = 0x3, + BTC_WLINK_2GGO = 0x4, + BTC_WLINK_2GGC = 0x5, + BTC_WLINK_BTMR = 0x6, + BTC_WLINK_2GFREE = 0x7, + BTC_WLINK_MAX +}; + +static const char *const coex_mode_string[] = { + "2G-SP", + "2G-MP", + "25G-MP", + "5G", + "2G-P2P-GO", + "2G-P2P-GC", + "BT-MR", + "2G1RFREE", + "unknow" +}; + +enum btc_bt_state_cnt { + BTC_CNT_BT_RETRY = 0x0, + BTC_CNT_BT_REINIT = 0x1, + BTC_CNT_BT_POPEVENT = 0x2, + BTC_CNT_BT_SETUPLINK = 0x3, + BTC_CNT_BT_IGNWLANACT = 0x4, + BTC_CNT_BT_INQ = 0x5, + BTC_CNT_BT_PAGE = 0x6, + BTC_CNT_BT_ROLESWITCH = 0x7, + BTC_CNT_BT_AFHUPDATE = 0x8, + BTC_CNT_BT_DISABLE = 0x9, + BTC_CNT_BT_INFOUPDATE = 0xa, + BTC_CNT_BT_IQK = 0xb, + BTC_CNT_BT_IQKFAIL = 0xc, + BTC_CNT_BT_TRX = 0xd, + BTC_CNT_BT_MAX +}; + +enum btc_wl_state_cnt { + BTC_CNT_WL_SCANAP = 0x0, + BTC_CNT_WL_ARP = 0x1, + BTC_CNT_WL_GNTERR = 0x2, + BTC_CNT_WL_PSFAIL = 0x3, + BTC_CNT_WL_COEXRUN = 0x4, + BTC_CNT_WL_COEXINFO1 = 0x5, + BTC_CNT_WL_COEXINFO2 = 0x6, + BTC_CNT_WL_AUTOSLOT_HANG = 0x7, + BTC_CNT_WL_NOISY0 = 0x8, + BTC_CNT_WL_NOISY1 = 0x9, + BTC_CNT_WL_NOISY2 = 0xa, + BTC_CNT_WL_ACTIVEPORT = 0xb, + BTC_CNT_WL_LEAKAP_NORX = 0xc, + BTC_CNT_WL_FW_NOTIFY = 0xd, + BTC_CNT_WL_2G_TDDTRY = 0xe, + BTC_CNT_WL_2G_FDDSTAY = 0xf, + BTC_CNT_WL_MAX +}; + +enum btc_wl_crc_cnt { + BTC_WLCRC_11BOK = 0x0, + BTC_WLCRC_11GOK = 0x1, + BTC_WLCRC_11NOK = 0x2, + BTC_WLCRC_11VHTOK = 0x3, + BTC_WLCRC_11BERR = 0x4, + BTC_WLCRC_11GERR = 0x5, + BTC_WLCRC_11NERR = 0x6, + BTC_WLCRC_11VHTERR = 0x7, + BTC_WLCRC_MAX +}; + +enum btc_timer_cnt { + BTC_TIMER_WL_STAYBUSY = 0x0, + BTC_TIMER_WL_COEXFREEZE = 0x1, + BTC_TIMER_WL_SPECPKT = 0x2, + BTC_TIMER_WL_CONNPKT = 0x3, + BTC_TIMER_WL_PNPWAKEUP = 0x4, + BTC_TIMER_WL_CCKLOCK = 0x5, + BTC_TIMER_WL_FWDBG = 0x6, + BTC_TIMER_BT_RELINK = 0x7, + BTC_TIMER_BT_REENABLE = 0x8, + BTC_TIMER_BT_MULTILINK = 0x9, + BTC_TIMER_BT_INQPAGE = 0xa, + BTC_TIMER_BT_A2DP_ACT = 0xb, + BTC_TIMER_MAX +}; + +enum btc_wl_status_change { + BTC_WLSTATUS_CHANGE_TOIDLE = 0x0, + BTC_WLSTATUS_CHANGE_TOBUSY = 0x1, + BTC_WLSTATUS_CHANGE_RSSI = 0x2, + BTC_WLSTATUS_CHANGE_LINKINFO = 0x3, + BTC_WLSTATUS_CHANGE_DIR = 0x4, + BTC_WLSTATUS_CHANGE_NOISY = 0x5, + BTC_WLSTATUS_CHANGE_BTCNT = 0x6, + BTC_WLSTATUS_CHANGE_LOCKTRY = 0x7, + BTC_WLSTATUS_CHANGE_MAX +}; + +enum btc_commom_chip_setup { + BTC_CSETUP_INIT_HW = 0x0, + BTC_CSETUP_ANT_SWITCH = 0x1, + BTC_CSETUP_GNT_FIX = 0x2, + BTC_CSETUP_GNT_DEBUG = 0x3, + BTC_CSETUP_RFE_TYPE = 0x4, + BTC_CSETUP_COEXINFO_HW = 0x5, + BTC_CSETUP_WL_TX_POWER = 0x6, + BTC_CSETUP_WL_RX_GAIN = 0x7, + BTC_CSETUP_WLAN_ACT_IPS = 0x8, + BTC_CSETUP_BT_CTRL_ACT = 0x9, + BTC_CSETUP_MAX +}; + +enum btc_indirect_reg_type { + BTC_INDIRECT_1700 = 0x0, + BTC_INDIRECT_7C0 = 0x1, + BTC_INDIRECT_MAX +}; + +enum btc_pstdma_type { + BTC_PSTDMA_FORCE_LPSOFF = 0x0, + BTC_PSTDMA_FORCE_LPSON = 0x1, + BTC_PSTDMA_MAX +}; + +enum btc_btrssi_type { + BTC_BTRSSI_RATIO = 0x0, + BTC_BTRSSI_DBM = 0x1, + BTC_BTRSSI_MAX +}; + +enum btc_wl_priority_mask { + BTC_WLPRI_RX_RSP = 2, + BTC_WLPRI_TX_RSP = 3, + BTC_WLPRI_TX_BEACON = 4, + BTC_WLPRI_TX_OFDM = 11, + BTC_WLPRI_TX_CCK = 12, + BTC_WLPRI_TX_BEACONQ = 27, + BTC_WLPRI_RX_CCK = 28, + BTC_WLPRI_RX_OFDM = 29, + BTC_WLPRI_MAX +}; + +enum btc_ext_chip_id{ + BTC_EXT_CHIP_NONE, + BTC_EXT_CHIP_RF4CE, + BTC_EXT_CHIP_MAX +}; + +enum btc_ext_chip_mode{ + BTC_EXTMODE_NORMAL, + BTC_EXTMODE_VOICE, + BTC_EXTMODE_MAX +}; + +enum btc_wl_rfk_type { + BTC_PWR_TRK = 0, + BTC_IQK = 1, + BTC_LCK = 2, + BTC_DPK = 3, + BTC_TXGAPK = 4, + BTC_RFK_TYPE_MAX +}; + +enum btc_wl_rfk_state { + BTC_RFK_START = 0, + BTC_RFK_END = 1, + BTC_RFK_STATE_MAX +}; + +struct btc_board_info { + /* The following is some board information */ + u8 bt_chip_type; + u8 pg_ant_num; /* pg ant number */ + u8 btdm_ant_num; /* ant number for btdm */ + u8 btdm_ant_num_by_ant_det; /* ant number for btdm after antenna detection */ + u8 btdm_ant_pos; /* Bryant Add to indicate Antenna Position for (pg_ant_num = 2) && (btdm_ant_num =1) (DPDT+1Ant case) */ + u8 single_ant_path; /* current used for 8723b only, 1=>s0, 0=>s1 */ + boolean tfbga_package; /* for Antenna detect threshold */ + boolean btdm_ant_det_finish; + boolean btdm_ant_det_already_init_phydm; + u8 ant_type; + u8 rfe_type; + u8 ant_div_cfg; + boolean btdm_ant_det_complete_fail; + u8 ant_det_result; + boolean ant_det_result_five_complete; + u32 antdetval; + u8 customerID; + u8 customer_id; + u8 ant_distance; /* WL-BT antenna space for non-shared antenna */ + u8 ext_chip_id; +}; + +struct btc_coex_dm { + boolean cur_ignore_wlan_act; + boolean cur_ps_tdma_on; + boolean cur_low_penalty_ra; + boolean cur_wl_rx_low_gain_en; + + u8 bt_rssi_state[4]; + u8 wl_rssi_state[4]; + u8 cur_ps_tdma; + u8 ps_tdma_para[5]; + u8 fw_tdma_para[5]; + u8 cur_lps; + u8 cur_rpwm; + u8 cur_bt_pwr_lvl; + u8 cur_bt_lna_lvl; + u8 cur_wl_pwr_lvl; + u8 cur_algorithm; + u8 bt_status; + u8 wl_chnl_info[3]; + u8 cur_toggle_para[6]; + u32 cur_ant_pos_type; + u32 cur_switch_status; + u32 setting_tdma; +}; + +struct btc_coex_sta { + boolean coex_freeze; + boolean coex_freerun; + boolean rf4ce_en; + boolean force_freerun; + boolean force_tdd; + + boolean bt_disabled; + boolean bt_disabled_pre; + boolean bt_link_exist; + boolean bt_whck_test; + boolean bt_inq_page; + boolean bt_inq_page_pre; + boolean bt_inq_page_remain; + boolean bt_inq; + boolean bt_page; + boolean bt_ble_voice; + boolean bt_ble_exist; + boolean bt_hfp_exist; + boolean bt_a2dp_exist; + boolean bt_hid_exist; + boolean bt_pan_exist; // PAN or OPP + boolean bt_opp_exist; //OPP only + boolean bt_msft_mr_exist; + boolean bt_acl_busy; + boolean bt_fix_2M; + boolean bt_setup_link; + boolean bt_multi_link; + boolean bt_multi_link_pre; + boolean bt_multi_link_remain; + boolean bt_a2dp_sink; + boolean bt_reenable; + boolean bt_ble_scan_en; + boolean bt_slave; + boolean bt_a2dp_active; + boolean bt_a2dp_active_pre; + boolean bt_a2dp_active_remain; + boolean bt_slave_latency; + boolean bt_init_scan; + boolean bt_418_hid_exist; + boolean bt_ble_hid_exist; + boolean bt_mesh; + boolean bt_ctr_ok; + + boolean wl_under_lps; + boolean wl_under_ips; + boolean wl_under_4way; + boolean wl_hi_pri_task1; + boolean wl_hi_pri_task2; + boolean wl_cck_lock; + boolean wl_cck_lock_pre; + boolean wl_cck_lock_ever; + boolean wl_force_lps_ctrl; + boolean wl_busy_pre; + boolean wl_gl_busy; + boolean wl_gl_busy_pre; + boolean wl_linkscan_proc; + boolean wl_mimo_ps; + boolean wl_cck_dead_lock_ap; + boolean wl_tx_limit_en; + boolean wl_ampdu_limit_en; + boolean wl_rxagg_limit_en; + boolean wl_connecting; + boolean wl_pnp_wakeup; + boolean wl_slot_toggle; + boolean wl_slot_toggle_change; /* if toggle to no-toggle */ + boolean wl_leak_ap; /* !is_no_wl_5ms_extend */ + boolean wl_blacklist_ap; + boolean wl_rfk; + + u8 coex_table_type; + u8 coex_run_reason; + u8 tdma_byte4_modify_pre; + u8 kt_ver; + u8 gnt_workaround_state; + u8 tdma_timer_base; + u8 bt_rssi; + u8 bt_profile_num; + u8 bt_profile_num_pre; + u8 bt_info_c2h[BTC_BTINFO_SRC_MAX][BTC_BTINFO_LENGTH_MAX]; + u8 bt_info_lb2; + u8 bt_info_lb3; + u8 bt_info_hb0; + u8 bt_info_hb1; + u8 bt_info_hb2; + u8 bt_info_hb3; + u8 bt_ble_scan_type; + u8 bt_afh_map[10]; + u8 bt_a2dp_vendor_id; + u8 bt_hid_pair_num; + u8 bt_hid_slot; + u8 bt_a2dp_bitpool; + u8 bt_iqk_state; + u8 bt_sut_pwr_lvl[4]; + u8 bt_golden_rx_shift[4]; + u8 bt_ext_autoslot_thres; + u8 ext_chip_mode; + + u8 wl_pnp_state_pre; + u8 wl_noisy_level; + u8 wl_fw_dbg_info[10]; + u8 wl_fw_dbg_info_pre[10]; + u8 wl_rx_rate; + u8 wl_tx_rate; + u8 wl_rts_rx_rate; + u8 wl_center_ch; + u8 wl_tx_macid; + u8 wl_tx_retry_ratio; + u8 wl_coex_mode; + u8 wl_iot_peer; + u8 wl_ra_thres; + u8 wl_ampdulen; + u8 wl_rxagg_size; + u8 wl_toggle_para[6]; + u8 wl_toggle_interval; + + u16 score_board_BW; + u32 score_board_WB; + u16 bt_reg_vendor_ac; + u16 bt_reg_vendor_ae; + u32 bt_reg_vendor_dac; + u16 bt_reg_modem_a; + u16 bt_reg_rf_2; + u16 bt_reg_rf_9; + u16 wl_txlimit; + + u32 score_board_BW_32bit; + u32 score_board_WB_32bit; + u32 hi_pri_tx; + u32 hi_pri_rx; + u32 lo_pri_tx; + u32 lo_pri_rx; + u32 bt_supported_feature; + u32 bt_supported_version; + u32 bt_ble_scan_para[3]; + u32 bt_a2dp_device_name; + u32 bt_a2dp_flush_time; + u32 wl_arfb1; + u32 wl_arfb2; + u32 wl_traffic_dir; + u32 wl_bw; + u32 cnt_bt_info_c2h[BTC_BTINFO_SRC_MAX]; + u32 cnt_bt[BTC_CNT_BT_MAX]; + u32 cnt_wl[BTC_CNT_WL_MAX]; + u32 cnt_timer[BTC_TIMER_MAX]; +}; + +struct btc_rfe_type { + boolean ant_switch_exist; + boolean ant_switch_diversity; /* If diversity on */ + boolean ant_switch_with_bt; /* If WL_2G/BT use ext-switch at shared-ant */ + u8 rfe_module_type; + u8 ant_switch_type; + u8 ant_switch_polarity; + + boolean band_switch_exist; + u8 band_switch_type; /* 0:DPDT, 1:SPDT */ + u8 band_switch_polarity; + + /* If TRUE: WLG at BTG, If FALSE: WLG at WLAG */ + boolean wlg_at_btg; +}; + + +struct btc_wifi_link_info_ext { + boolean is_all_under_5g; + boolean is_mcc_25g; + boolean is_p2p_connected; + boolean is_ap_mode; + boolean is_scan; + boolean is_link; + boolean is_roam; + boolean is_4way; + boolean is_32k; + boolean is_connected; + u8 num_of_active_port; + u32 port_connect_status; + u32 traffic_dir; + u32 wifi_bw; +}; + +struct btc_coex_table_para { + u32 bt; //0x6c0 + u32 wl; //0x6c4 +}; + +struct btc_tdma_para { + u8 para[5]; +}; + +struct btc_reg_byte_modify { + u32 addr; + u8 bitmask; + u8 val; +}; + +struct btc_5g_afh_map { + u32 wl_5g_ch; + u8 bt_skip_ch; + u8 bt_skip_span; +}; + +struct btc_rf_para { + u8 wl_pwr_dec_lvl; + u8 bt_pwr_dec_lvl; + boolean wl_low_gain_en; + u8 bt_lna_lvl; +}; + +typedef enum _BTC_DBG_OPCODE { + BTC_DBG_SET_COEX_NORMAL = 0x0, + BTC_DBG_SET_COEX_WIFI_ONLY = 0x1, + BTC_DBG_SET_COEX_BT_ONLY = 0x2, + BTC_DBG_SET_COEX_DEC_BT_PWR = 0x3, + BTC_DBG_SET_COEX_BT_AFH_MAP = 0x4, + BTC_DBG_SET_COEX_BT_IGNORE_WLAN_ACT = 0x5, + BTC_DBG_SET_COEX_MANUAL_CTRL = 0x6, + BTC_DBG_MAX +} BTC_DBG_OPCODE, *PBTC_DBG_OPCODE; + +typedef enum _BTC_RSSI_STATE { + BTC_RSSI_STATE_HIGH = 0x0, + BTC_RSSI_STATE_MEDIUM = 0x1, + BTC_RSSI_STATE_LOW = 0x2, + BTC_RSSI_STATE_STAY_HIGH = 0x3, + BTC_RSSI_STATE_STAY_MEDIUM = 0x4, + BTC_RSSI_STATE_STAY_LOW = 0x5, + BTC_RSSI_MAX +} BTC_RSSI_STATE, *PBTC_RSSI_STATE; +#define BTC_RSSI_HIGH(_rssi_) ((_rssi_ == BTC_RSSI_STATE_HIGH || _rssi_ == BTC_RSSI_STATE_STAY_HIGH) ? TRUE:FALSE) +#define BTC_RSSI_MEDIUM(_rssi_) ((_rssi_ == BTC_RSSI_STATE_MEDIUM || _rssi_ == BTC_RSSI_STATE_STAY_MEDIUM) ? TRUE:FALSE) +#define BTC_RSSI_LOW(_rssi_) ((_rssi_ == BTC_RSSI_STATE_LOW || _rssi_ == BTC_RSSI_STATE_STAY_LOW) ? TRUE:FALSE) + +typedef enum _BTC_WIFI_ROLE { + BTC_ROLE_STATION = 0x0, + BTC_ROLE_AP = 0x1, + BTC_ROLE_IBSS = 0x2, + BTC_ROLE_HS_MODE = 0x3, + BTC_ROLE_MAX +} BTC_WIFI_ROLE, *PBTC_WIFI_ROLE; + +typedef enum _BTC_WIRELESS_FREQ { + BTC_FREQ_2_4G = 0x0, + BTC_FREQ_5G = 0x1, + BTC_FREQ_25G = 0x2, + BTC_FREQ_MAX +} BTC_WIRELESS_FREQ, *PBTC_WIRELESS_FREQ; + +typedef enum _BTC_WIFI_BW_MODE { + BTC_WIFI_BW_LEGACY = 0x0, + BTC_WIFI_BW_HT20 = 0x1, + BTC_WIFI_BW_HT40 = 0x2, + BTC_WIFI_BW_HT80 = 0x3, + BTC_WIFI_BW_HT160 = 0x4, + BTC_WIFI_BW_MAX +} BTC_WIFI_BW_MODE, *PBTC_WIFI_BW_MODE; + +typedef enum _BTC_WIFI_TRAFFIC_DIR { + BTC_WIFI_TRAFFIC_TX = 0x0, + BTC_WIFI_TRAFFIC_RX = 0x1, + BTC_WIFI_TRAFFIC_MAX +} BTC_WIFI_TRAFFIC_DIR, *PBTC_WIFI_TRAFFIC_DIR; + +typedef enum _BTC_WIFI_PNP { + BTC_WIFI_PNP_WAKE_UP = 0x0, + BTC_WIFI_PNP_SLEEP = 0x1, + BTC_WIFI_PNP_SLEEP_KEEP_ANT = 0x2, + BTC_WIFI_PNP_WOWLAN = 0x3, + BTC_WIFI_PNP_MAX +} BTC_WIFI_PNP, *PBTC_WIFI_PNP; + +typedef enum _BTC_IOT_PEER { + BTC_IOT_PEER_UNKNOWN = 0, + BTC_IOT_PEER_REALTEK = 1, + BTC_IOT_PEER_REALTEK_92SE = 2, + BTC_IOT_PEER_BROADCOM = 3, + BTC_IOT_PEER_RALINK = 4, + BTC_IOT_PEER_ATHEROS = 5, + BTC_IOT_PEER_CISCO = 6, + BTC_IOT_PEER_MERU = 7, + BTC_IOT_PEER_MARVELL = 8, + BTC_IOT_PEER_REALTEK_SOFTAP = 9, /* peer is RealTek SOFT_AP, by Bohn, 2009.12.17 */ + BTC_IOT_PEER_SELF_SOFTAP = 10, /* Self is SoftAP */ + BTC_IOT_PEER_AIRGO = 11, + BTC_IOT_PEER_INTEL = 12, + BTC_IOT_PEER_RTK_APCLIENT = 13, + BTC_IOT_PEER_REALTEK_81XX = 14, + BTC_IOT_PEER_REALTEK_WOW = 15, + BTC_IOT_PEER_REALTEK_JAGUAR_BCUTAP = 16, + BTC_IOT_PEER_REALTEK_JAGUAR_CCUTAP = 17, + BTC_IOT_PEER_MAX, +} BTC_IOT_PEER, *PBTC_IOT_PEER; + +/* for 8723b-d cut large current issue */ +typedef enum _BTC_WIFI_COEX_STATE { + BTC_WIFI_STAT_INIT, + BTC_WIFI_STAT_IQK, + BTC_WIFI_STAT_NORMAL_OFF, + BTC_WIFI_STAT_MP_OFF, + BTC_WIFI_STAT_NORMAL, + BTC_WIFI_STAT_ANT_DIV, + BTC_WIFI_STAT_MAX +} BTC_WIFI_COEX_STATE, *PBTC_WIFI_COEX_STATE; + +typedef enum _BTC_ANT_TYPE { + BTC_ANT_TYPE_0, + BTC_ANT_TYPE_1, + BTC_ANT_TYPE_2, + BTC_ANT_TYPE_3, + BTC_ANT_TYPE_4, + BTC_ANT_TYPE_MAX +} BTC_ANT_TYPE, *PBTC_ANT_TYPE; + +typedef enum _BTC_VENDOR { + BTC_VENDOR_LENOVO, + BTC_VENDOR_ASUS, + BTC_VENDOR_OTHER +} BTC_VENDOR, *PBTC_VENDOR; + + +/* defined for BFP_BTC_GET */ +typedef enum _BTC_GET_TYPE { + /* type BOOLEAN */ + BTC_GET_BL_HS_OPERATION, + BTC_GET_BL_HS_CONNECTING, + BTC_GET_BL_WIFI_FW_READY, + BTC_GET_BL_WIFI_CONNECTED, + BTC_GET_BL_WIFI_DUAL_BAND_CONNECTED, + BTC_GET_BL_WIFI_LINK_INFO, + BTC_GET_BL_WIFI_BUSY, + BTC_GET_BL_WIFI_SCAN, + BTC_GET_BL_WIFI_LINK, + BTC_GET_BL_WIFI_ROAM, + BTC_GET_BL_WIFI_4_WAY_PROGRESS, + BTC_GET_BL_WIFI_UNDER_5G, + BTC_GET_BL_WIFI_AP_MODE_ENABLE, + BTC_GET_BL_WIFI_ENABLE_ENCRYPTION, + BTC_GET_BL_WIFI_UNDER_B_MODE, + BTC_GET_BL_EXT_SWITCH, + BTC_GET_BL_WIFI_IS_IN_MP_MODE, + BTC_GET_BL_IS_ASUS_8723B, + BTC_GET_BL_RF4CE_CONNECTED, + BTC_GET_BL_WIFI_LW_PWR_STATE, + + /* type s4Byte */ + BTC_GET_S4_WIFI_RSSI, + BTC_GET_S4_HS_RSSI, + + /* type u4Byte */ + BTC_GET_U4_WIFI_BW, + BTC_GET_U4_WIFI_TRAFFIC_DIRECTION, + BTC_GET_U4_WIFI_TRAFFIC_DIR, + BTC_GET_U4_WIFI_FW_VER, + BTC_GET_U4_WIFI_PHY_VER, + BTC_GET_U4_WIFI_LINK_STATUS, + BTC_GET_U4_BT_PATCH_VER, + BTC_GET_U4_VENDOR, + BTC_GET_U4_SUPPORTED_VERSION, + BTC_GET_U4_SUPPORTED_FEATURE, + BTC_GET_U4_BT_DEVICE_INFO, + BTC_GET_U4_BT_FORBIDDEN_SLOT_VAL, + BTC_GET_U4_BT_A2DP_FLUSH_VAL, + BTC_GET_U4_WIFI_IQK_TOTAL, + BTC_GET_U4_WIFI_IQK_OK, + BTC_GET_U4_WIFI_IQK_FAIL, + + /* type u1Byte */ + BTC_GET_U1_WIFI_DOT11_CHNL, + BTC_GET_U1_WIFI_CENTRAL_CHNL, + BTC_GET_U1_WIFI_HS_CHNL, + BTC_GET_U1_WIFI_P2P_CHNL, + BTC_GET_U1_MAC_PHY_MODE, + BTC_GET_U1_AP_NUM, + BTC_GET_U1_ANT_TYPE, + BTC_GET_U1_IOT_PEER, + BTC_GET_BL_WIFI_BSSID, + + /* type u2Byte */ + BTC_GET_U2_BEACON_PERIOD, + + /*===== for 1Ant ======*/ + BTC_GET_U1_LPS_MODE, + + BTC_GET_MAX +} BTC_GET_TYPE, *PBTC_GET_TYPE; + +/* defined for BFP_BTC_SET */ +typedef enum _BTC_SET_TYPE { + /* type BOOLEAN */ + BTC_SET_BL_BT_DISABLE, + BTC_SET_BL_BT_ENABLE_DISABLE_CHANGE, + BTC_SET_BL_BT_TRAFFIC_BUSY, + BTC_SET_BL_BT_LIMITED_DIG, + BTC_SET_BL_FORCE_TO_ROAM, + BTC_SET_BL_TO_REJ_AP_AGG_PKT, + BTC_SET_BL_BT_CTRL_AGG_SIZE, + BTC_SET_BL_INC_SCAN_DEV_NUM, + BTC_SET_BL_BT_TX_RX_MASK, + BTC_SET_BL_MIRACAST_PLUS_BT, + BTC_SET_BL_BT_LNA_CONSTRAIN_LEVEL, + BTC_SET_BL_BT_GOLDEN_RX_RANGE, + + /* type u1Byte */ + BTC_SET_U1_RSSI_ADJ_VAL_FOR_AGC_TABLE_ON, + BTC_SET_U1_AGG_BUF_SIZE, + + /* type trigger some action */ + BTC_SET_ACT_GET_BT_RSSI, + BTC_SET_ACT_AGGREGATE_CTRL, + BTC_SET_ACT_ANTPOSREGRISTRY_CTRL, + + // for mimo ps mode setting + BTC_SET_MIMO_PS_MODE, + /*===== for 1Ant ======*/ + /* type BOOLEAN */ + + /* type u1Byte */ + BTC_SET_U1_RSSI_ADJ_VAL_FOR_1ANT_COEX_TYPE, + BTC_SET_U1_LPS_VAL, + BTC_SET_U1_RPWM_VAL, + /* type trigger some action */ + BTC_SET_ACT_LEAVE_LPS, + BTC_SET_ACT_ENTER_LPS, + BTC_SET_ACT_NORMAL_LPS, + BTC_SET_ACT_PRE_NORMAL_LPS, + BTC_SET_ACT_POST_NORMAL_LPS, + BTC_SET_ACT_DISABLE_LOW_POWER, + BTC_SET_ACT_UPDATE_RAMASK, + BTC_SET_ACT_SEND_MIMO_PS, + /* BT Coex related */ + BTC_SET_ACT_CTRL_BT_INFO, + BTC_SET_ACT_CTRL_BT_COEX, + BTC_SET_ACT_CTRL_8723B_ANT, + BTC_SET_RESET_COEX_VAR, + /*=================*/ + BTC_SET_MAX +} BTC_SET_TYPE, *PBTC_SET_TYPE; + +typedef enum _BTC_DBG_DISP_TYPE { + BTC_DBG_DISP_COEX_STATISTICS = 0x0, + BTC_DBG_DISP_BT_LINK_INFO = 0x1, + BTC_DBG_DISP_WIFI_STATUS = 0x2, + BTC_DBG_DISP_MAX +} BTC_DBG_DISP_TYPE, *PBTC_DBG_DISP_TYPE; + +typedef enum _BTC_NOTIFY_TYPE_IPS { + BTC_IPS_LEAVE = 0x0, + BTC_IPS_ENTER = 0x1, + BTC_IPS_MAX +} BTC_NOTIFY_TYPE_IPS, *PBTC_NOTIFY_TYPE_IPS; +typedef enum _BTC_NOTIFY_TYPE_LPS { + BTC_LPS_DISABLE = 0x0, + BTC_LPS_ENABLE = 0x1, + BTC_LPS_MAX +} BTC_NOTIFY_TYPE_LPS, *PBTC_NOTIFY_TYPE_LPS; +typedef enum _BTC_NOTIFY_TYPE_SCAN { + BTC_SCAN_FINISH = 0x0, + BTC_SCAN_START = 0x1, + BTC_SCAN_START_2G = 0x2, + BTC_SCAN_START_5G = 0x3, + BTC_SCAN_MAX +} BTC_NOTIFY_TYPE_SCAN, *PBTC_NOTIFY_TYPE_SCAN; +typedef enum _BTC_NOTIFY_TYPE_SWITCHBAND { + BTC_NOT_SWITCH = 0x0, + BTC_SWITCH_TO_24G = 0x1, + BTC_SWITCH_TO_5G = 0x2, + BTC_SWITCH_TO_24G_NOFORSCAN = 0x3, + BTC_SWITCH_MAX +} BTC_NOTIFY_TYPE_SWITCHBAND, *PBTC_NOTIFY_TYPE_SWITCHBAND; +typedef enum _BTC_NOTIFY_TYPE_ASSOCIATE { + BTC_ASSOCIATE_FINISH = 0x0, + BTC_ASSOCIATE_START = 0x1, + BTC_ASSOCIATE_5G_FINISH = 0x2, + BTC_ASSOCIATE_5G_START = 0x3, + BTC_ASSOCIATE_MAX +} BTC_NOTIFY_TYPE_ASSOCIATE, *PBTC_NOTIFY_TYPE_ASSOCIATE; +typedef enum _BTC_NOTIFY_TYPE_MEDIA_STATUS { + BTC_MEDIA_DISCONNECT = 0x0, + BTC_MEDIA_CONNECT = 0x1, + BTC_MEDIA_CONNECT_5G = 0x02, + BTC_MEDIA_MAX +} BTC_NOTIFY_TYPE_MEDIA_STATUS, *PBTC_NOTIFY_TYPE_MEDIA_STATUS; +typedef enum _BTC_NOTIFY_TYPE_SPECIFIC_PACKET { + BTC_PACKET_UNKNOWN = 0x0, + BTC_PACKET_DHCP = 0x1, + BTC_PACKET_ARP = 0x2, + BTC_PACKET_EAPOL = 0x3, + BTC_PACKET_MAX +} BTC_NOTIFY_TYPE_SPECIFIC_PACKET, *PBTC_NOTIFY_TYPE_SPECIFIC_PACKET; +typedef enum _BTC_NOTIFY_TYPE_STACK_OPERATION { + BTC_STACK_OP_NONE = 0x0, + BTC_STACK_OP_INQ_PAGE_PAIR_START = 0x1, + BTC_STACK_OP_INQ_PAGE_PAIR_FINISH = 0x2, + BTC_STACK_OP_MAX +} BTC_NOTIFY_TYPE_STACK_OPERATION, *PBTC_NOTIFY_TYPE_STACK_OPERATION; + +typedef enum _BTC_LINK_CHANGE_TYPE{ + BTC_LINK_CHANGE_TYPE_NONE = 0x0, + BTC_LINK_CHANGE_TYPE_ECSA_START = 0x1, + BTC_LINK_CHANGE_TYPE_ECSA_DONE = 0x2, + BTC_LINK_CHANGE_TYPE_MAX +}BTC_LINK_CHANGE_TYPE,*PBTC_LINK_CHANGE_TYPE; + +/* Bryant Add */ +typedef enum _BTC_ANTENNA_POS { + BTC_ANTENNA_AT_MAIN_PORT = 0x1, + BTC_ANTENNA_AT_AUX_PORT = 0x2, +} BTC_ANTENNA_POS, *PBTC_ANTENNA_POS; + +/* Bryant Add */ +typedef enum _BTC_BT_OFFON { + BTC_BT_OFF = 0x0, + BTC_BT_ON = 0x1, +} BTC_BTOFFON, *PBTC_BT_OFFON; + +#define BTC_5G_BAND 0x80 + +/*================================================== +For following block is for coex offload +==================================================*/ +typedef struct _COL_H2C { + u1Byte opcode; + u1Byte opcode_ver:4; + u1Byte req_num:4; + u1Byte buf[1]; +} COL_H2C, *PCOL_H2C; + +#define COL_C2H_ACK_HDR_LEN 3 +typedef struct _COL_C2H_ACK { + u1Byte status; + u1Byte opcode_ver:4; + u1Byte req_num:4; + u1Byte ret_len; + u1Byte buf[1]; +} COL_C2H_ACK, *PCOL_C2H_ACK; + +#define COL_C2H_IND_HDR_LEN 3 +typedef struct _COL_C2H_IND { + u1Byte type; + u1Byte version; + u1Byte length; + u1Byte data[1]; +} COL_C2H_IND, *PCOL_C2H_IND; + +/*============================================ +NOTE: for debug message, the following define should match +the strings in coexH2cResultString. +============================================*/ +typedef enum _COL_H2C_STATUS { + /* c2h status */ + COL_STATUS_C2H_OK = 0x00, /* Wifi received H2C request and check content ok. */ + COL_STATUS_C2H_UNKNOWN = 0x01, /* Not handled routine */ + COL_STATUS_C2H_UNKNOWN_OPCODE = 0x02, /* Invalid OP code, It means that wifi firmware received an undefiend OP code. */ + COL_STATUS_C2H_OPCODE_VER_MISMATCH = 0x03, /* Wifi firmware and wifi driver mismatch, need to update wifi driver or wifi or. */ + COL_STATUS_C2H_PARAMETER_ERROR = 0x04, /* Error paraneter.(ex: parameters = NULL but it should have values) */ + COL_STATUS_C2H_PARAMETER_OUT_OF_RANGE = 0x05, /* Wifi firmware needs to check the parameters from H2C request and return the status.(ex: ch = 500, it's wrong) */ + /* other COL status start from here */ + COL_STATUS_C2H_REQ_NUM_MISMATCH , /* c2h req_num mismatch, means this c2h is not we expected. */ + COL_STATUS_H2C_HALMAC_FAIL , /* HALMAC return fail. */ + COL_STATUS_H2C_TIMTOUT , /* not received the c2h response from fw */ + COL_STATUS_INVALID_C2H_LEN , /* invalid coex offload c2h ack length, must >= 3 */ + COL_STATUS_COEX_DATA_OVERFLOW , /* coex returned length over the c2h ack length. */ + COL_STATUS_MAX +} COL_H2C_STATUS, *PCOL_H2C_STATUS; + +#define COL_MAX_H2C_REQ_NUM 16 + +#define COL_H2C_BUF_LEN 20 +typedef enum _COL_OPCODE { + COL_OP_WIFI_STATUS_NOTIFY = 0x0, + COL_OP_WIFI_PROGRESS_NOTIFY = 0x1, + COL_OP_WIFI_INFO_NOTIFY = 0x2, + COL_OP_WIFI_POWER_STATE_NOTIFY = 0x3, + COL_OP_SET_CONTROL = 0x4, + COL_OP_GET_CONTROL = 0x5, + COL_OP_WIFI_OPCODE_MAX +} COL_OPCODE, *PCOL_OPCODE; + +typedef enum _COL_IND_TYPE { + COL_IND_BT_INFO = 0x0, + COL_IND_PSTDMA = 0x1, + COL_IND_LIMITED_TX_RX = 0x2, + COL_IND_COEX_TABLE = 0x3, + COL_IND_REQ = 0x4, + COL_IND_MAX +} COL_IND_TYPE, *PCOL_IND_TYPE; + +typedef struct _COL_SINGLE_H2C_RECORD { + u1Byte h2c_buf[COL_H2C_BUF_LEN]; /* the latest sent h2c buffer */ + u4Byte h2c_len; + u1Byte c2h_ack_buf[COL_H2C_BUF_LEN]; /* the latest received c2h buffer */ + u4Byte c2h_ack_len; + u4Byte count; /* the total number of the sent h2c command */ + u4Byte status[COL_STATUS_MAX]; /* the c2h status for the sent h2c command */ +} COL_SINGLE_H2C_RECORD, *PCOL_SINGLE_H2C_RECORD; + +typedef struct _COL_SINGLE_C2H_IND_RECORD { + u1Byte ind_buf[COL_H2C_BUF_LEN]; /* the latest received c2h indication buffer */ + u4Byte ind_len; + u4Byte count; /* the total number of the rcvd c2h indication */ + u4Byte status[COL_STATUS_MAX]; /* the c2h indication verified status */ +} COL_SINGLE_C2H_IND_RECORD, *PCOL_SINGLE_C2H_IND_RECORD; + +typedef struct _BTC_OFFLOAD { + /* H2C command related */ + u1Byte h2c_req_num; + u4Byte cnt_h2c_sent; + COL_SINGLE_H2C_RECORD h2c_record[COL_OP_WIFI_OPCODE_MAX]; + + /* C2H Ack related */ + u4Byte cnt_c2h_ack; + u4Byte status[COL_STATUS_MAX]; + struct completion c2h_event[COL_MAX_H2C_REQ_NUM]; /* for req_num = 1~COL_MAX_H2C_REQ_NUM */ + u1Byte c2h_ack_buf[COL_MAX_H2C_REQ_NUM][COL_H2C_BUF_LEN]; + u1Byte c2h_ack_len[COL_MAX_H2C_REQ_NUM]; + + /* C2H Indication related */ + u4Byte cnt_c2h_ind; + COL_SINGLE_C2H_IND_RECORD c2h_ind_record[COL_IND_MAX]; + u4Byte c2h_ind_status[COL_STATUS_MAX]; + u1Byte c2h_ind_buf[COL_H2C_BUF_LEN]; + u1Byte c2h_ind_len; +} BTC_OFFLOAD, *PBTC_OFFLOAD; +extern BTC_OFFLOAD gl_coex_offload; +/*==================================================*/ + +/* BTC_LINK_MODE same as WIFI_LINK_MODE */ +typedef enum _BTC_LINK_MODE{ + BTC_LINK_NONE=0, + BTC_LINK_ONLY_GO, + BTC_LINK_ONLY_GC, + BTC_LINK_ONLY_STA, + BTC_LINK_ONLY_AP, + BTC_LINK_2G_MCC_GO_STA, + BTC_LINK_5G_MCC_GO_STA, + BTC_LINK_25G_MCC_GO_STA, + BTC_LINK_2G_MCC_GC_STA, + BTC_LINK_5G_MCC_GC_STA, + BTC_LINK_25G_MCC_GC_STA, + BTC_LINK_2G_SCC_GO_STA, + BTC_LINK_5G_SCC_GO_STA, + BTC_LINK_2G_SCC_GC_STA, + BTC_LINK_5G_SCC_GC_STA, + BTC_LINK_MAX=30 +}BTC_LINK_MODE, *PBTC_LINK_MODE; + + +struct btc_wifi_link_info { + BTC_LINK_MODE link_mode; /* LinkMode */ + u1Byte sta_center_channel; /* StaCenterChannel */ + u1Byte p2p_center_channel; /* P2PCenterChannel */ + BOOLEAN bany_client_join_go; + BOOLEAN benable_noa; + BOOLEAN bhotspot; +}; + +#if 0 +typedef enum _BTC_MULTI_PORT_TDMA_MODE { + BTC_MULTI_PORT_TDMA_MODE_NONE=0, + BTC_MULTI_PORT_TDMA_MODE_2G_SCC_GO, + BTC_MULTI_PORT_TDMA_MODE_2G_P2P_GO, + BTC_MULTI_PORT_TDMA_MODE_2G_HOTSPOT_GO +} BTC_MULTI_PORT_TDMA_MODE, *PBTC_MULTI_PORT_TDMA_MODE; + +typedef struct btc_multi_port_tdma_info { + BTC_MULTI_PORT_TDMA_MODE btc_multi_port_tdma_mode; + u1Byte start_time_from_bcn; + u1Byte bt_time; +} BTC_MULTI_PORT_TDMA_INFO, *PBTC_MULTI_PORT_TDMA_INFO; +#endif + +typedef enum _btc_concurrent_mode { + btc_concurrent_mode_none = 0, + btc_concurrent_mode_2g_go_miracast, + btc_concurrent_mode_2g_go_hotspot, + btc_concurrent_mode_2g_scc_go_miracast_sta, + btc_concurrent_mode_2g_scc_go_hotspot_sta, + btc_concurrent_mode_2g_gc, +} btc_concurrent_mode, *pbtc_concurrent_mode; + +struct btc_concurrent_setting { + btc_concurrent_mode btc_concurrent_mode; + u1Byte start_time_from_bcn; + u1Byte bt_time; +}; + +typedef u1Byte +(*BFP_BTC_R1)( + IN PVOID pBtcContext, + IN u4Byte RegAddr + ); +typedef u2Byte +(*BFP_BTC_R2)( + IN PVOID pBtcContext, + IN u4Byte RegAddr + ); +typedef u4Byte +(*BFP_BTC_R4)( + IN PVOID pBtcContext, + IN u4Byte RegAddr + ); +typedef VOID +(*BFP_BTC_W1)( + IN PVOID pBtcContext, + IN u4Byte RegAddr, + IN u1Byte Data + ); +typedef VOID +(*BFP_BTC_W1_BIT_MASK)( + IN PVOID pBtcContext, + IN u4Byte regAddr, + IN u1Byte bitMask, + IN u1Byte data1b + ); +typedef VOID +(*BFP_BTC_W2)( + IN PVOID pBtcContext, + IN u4Byte RegAddr, + IN u2Byte Data + ); +typedef VOID +(*BFP_BTC_W4)( + IN PVOID pBtcContext, + IN u4Byte RegAddr, + IN u4Byte Data + ); +typedef VOID +(*BFP_BTC_LOCAL_REG_W1)( + IN PVOID pBtcContext, + IN u4Byte RegAddr, + IN u1Byte Data + ); +typedef u4Byte +(*BFP_BTC_R_LINDIRECT)( + IN PVOID pBtcContext, + IN u2Byte reg_addr + ); +typedef u2Byte +(*BFP_BTC_R_SCBD)( + IN PVOID pBtcContext, + IN pu2Byte score_board_val + ); +typedef u4Byte +(*BFP_BTC_R_SCBD_32BIT)( + IN PVOID pBtcContext, + IN pu4Byte score_board_val + ); +typedef VOID +(*BFP_BTC_W_SCBD)( + IN PVOID pBtcContext, + IN u2Byte bitpos, + IN BOOLEAN state + ); +typedef VOID +(*BFP_BTC_W_SCBD_32BIT)( + IN PVOID pBtcContext, + IN u4Byte bitpos, + IN BOOLEAN state + ); +typedef VOID +(*BFP_BTC_W_LINDIRECT)( + IN PVOID pBtcContext, + IN u2Byte reg_addr, + IN u4Byte bit_mask, + IN u4Byte reg_value + ); +typedef VOID +(*BFP_BTC_SET_BB_REG)( + IN PVOID pBtcContext, + IN u4Byte RegAddr, + IN u4Byte BitMask, + IN u4Byte Data + ); +typedef u4Byte +(*BFP_BTC_GET_BB_REG)( + IN PVOID pBtcContext, + IN u4Byte RegAddr, + IN u4Byte BitMask + ); +typedef VOID +(*BFP_BTC_SET_RF_REG)( + IN PVOID pBtcContext, + IN enum rf_path eRFPath, + IN u4Byte RegAddr, + IN u4Byte BitMask, + IN u4Byte Data + ); +typedef u4Byte +(*BFP_BTC_GET_RF_REG)( + IN PVOID pBtcContext, + IN enum rf_path eRFPath, + IN u4Byte RegAddr, + IN u4Byte BitMask + ); +typedef VOID +(*BFP_BTC_FILL_H2C)( + IN PVOID pBtcContext, + IN u1Byte elementId, + IN u4Byte cmdLen, + IN pu1Byte pCmdBuffer + ); + +typedef BOOLEAN +(*BFP_BTC_GET)( + IN PVOID pBtCoexist, + IN u1Byte getType, + OUT PVOID pOutBuf + ); + +typedef BOOLEAN +(*BFP_BTC_SET)( + IN PVOID pBtCoexist, + IN u1Byte setType, + OUT PVOID pInBuf + ); +typedef u2Byte +(*BFP_BTC_SET_BT_REG)( + IN PVOID pBtcContext, + IN u1Byte regType, + IN u4Byte offset, + IN u4Byte value + ); +typedef BOOLEAN +(*BFP_BTC_SET_BT_ANT_DETECTION)( + IN PVOID pBtcContext, + IN u1Byte txTime, + IN u1Byte btChnl + ); + +typedef BOOLEAN +(*BFP_BTC_SET_BT_TRX_MASK)( + IN PVOID pBtcContext, + IN u1Byte bt_trx_mask + ); + +typedef u4Byte +(*BFP_BTC_GET_BT_REG)( + IN PVOID pBtcContext, + IN u1Byte regType, + IN u4Byte offset + ); +typedef VOID +(*BFP_BTC_DISP_DBG_MSG)( + IN PVOID pBtCoexist, + IN u1Byte dispType + ); + +typedef COL_H2C_STATUS +(*BFP_BTC_COEX_H2C_PROCESS)( + IN PVOID pBtCoexist, + IN u1Byte opcode, + IN u1Byte opcode_ver, + IN pu1Byte ph2c_par, + IN u1Byte h2c_par_len + ); + +typedef u4Byte +(*BFP_BTC_GET_BT_COEX_SUPPORTED_FEATURE)( + IN PVOID pBtcContext + ); + +typedef u4Byte +(*BFP_BTC_GET_BT_COEX_SUPPORTED_VERSION)( + IN PVOID pBtcContext + ); + +typedef u4Byte +(*BFP_BTC_GET_PHYDM_VERSION)( + IN PVOID pBtcContext + ); + +typedef u1Byte +(*BFP_BTC_SET_TIMER) ( + IN PVOID pBtcContext, + IN u4Byte type, + IN u4Byte val + ); + +typedef u4Byte +(*BFP_BTC_SET_ATOMIC) ( + IN PVOID pBtcContext, + IN pu4Byte target, + IN u4Byte val + ); + + +typedef VOID +(*BTC_PHYDM_MODIFY_RA_PCR_THRESHLOD)( + IN PVOID pDM_Odm, + IN u1Byte RA_offset_direction, + IN u1Byte RA_threshold_offset + ); + +typedef u4Byte +(*BTC_PHYDM_CMNINFOQUERY)( + IN PVOID pDM_Odm, + IN u1Byte info_type + ); + +typedef VOID +(*BTC_REDUCE_WL_TX_POWER)( + IN PVOID pDM_Odm, + IN s1Byte tx_power + ); + +typedef VOID +(*BTC_PHYDM_MODIFY_ANTDIV_HWSW)( + IN PVOID pDM_Odm, + IN u1Byte type + ); + +typedef u1Byte +(*BFP_BTC_GET_ANT_DET_VAL_FROM_BT)( + + IN PVOID pBtcContext + ); + +typedef u1Byte +(*BFP_BTC_GET_BLE_SCAN_TYPE_FROM_BT)( + IN PVOID pBtcContext + ); + +typedef u4Byte +(*BFP_BTC_GET_BLE_SCAN_PARA_FROM_BT)( + IN PVOID pBtcContext, + IN u1Byte scanType + ); + +typedef BOOLEAN +(*BFP_BTC_GET_BT_AFH_MAP_FROM_BT)( + IN PVOID pBtcContext, + IN u1Byte mapType, + OUT pu1Byte afhMap + ); + +struct btc_bt_info { + boolean bt_disabled; + boolean bt_enable_disable_change; + u8 rssi_adjust_for_agc_table_on; + u8 rssi_adjust_for_1ant_coex_type; + boolean pre_bt_ctrl_agg_buf_size; + boolean bt_ctrl_agg_buf_size; + boolean pre_reject_agg_pkt; + boolean reject_agg_pkt; + boolean increase_scan_dev_num; + boolean bt_tx_rx_mask; + u8 pre_agg_buf_size; + u8 agg_buf_size; + boolean bt_busy; + boolean limited_dig; + u16 bt_hci_ver; + u32 bt_real_fw_ver; + u32 get_bt_fw_ver_cnt; + u32 bt_get_fw_ver; + boolean miracast_plus_bt; + + boolean bt_disable_low_pwr; + + boolean bt_ctrl_lps; + boolean bt_lps_on; + boolean force_to_roam; /* for 1Ant solution */ + u8 lps_val; + u8 rpwm_val; + u32 ra_mask; +}; + +struct btc_stack_info { + boolean profile_notified; + u16 hci_version; /* stack hci version */ + u8 num_of_link; + boolean bt_link_exist; + boolean sco_exist; + boolean acl_exist; + boolean a2dp_exist; + boolean hid_exist; + u8 num_of_hid; + boolean pan_exist; + boolean unknown_acl_exist; + s8 min_bt_rssi; +}; + +struct btc_bt_link_info { + boolean bt_link_exist; + boolean bt_hi_pri_link_exist; + boolean sco_exist; + boolean sco_only; + boolean a2dp_exist; + boolean a2dp_only; + boolean hid_exist; + boolean hid_only; + boolean pan_exist; + boolean pan_only; + boolean slave_role; + boolean acl_busy; +}; + +#ifdef CONFIG_RF4CE_COEXIST +struct btc_rf4ce_info { + u8 link_state; +}; +#endif + +struct btc_statistics { + u32 cnt_bind; + u32 cnt_power_on; + u32 cnt_pre_load_firmware; + u32 cnt_init_hw_config; + u32 cnt_init_coex_dm; + u32 cnt_ips_notify; + u32 cnt_lps_notify; + u32 cnt_scan_notify; + u32 cnt_connect_notify; + u32 cnt_media_status_notify; + u32 cnt_specific_packet_notify; + u32 cnt_bt_info_notify; + u32 cnt_rf_status_notify; + u32 cnt_periodical; + u32 cnt_coex_dm_switch; + u32 cnt_stack_operation_notify; + u32 cnt_dbg_ctrl; + u32 cnt_rate_id_notify; + u32 cnt_halt_notify; + u32 cnt_pnp_notify; +}; + +struct btc_coexist { + BOOLEAN bBinded; /*make sure only one adapter can bind the data context*/ + PVOID Adapter; /*default adapter*/ + struct btc_board_info board_info; + struct btc_bt_info bt_info; /*some bt info referenced by non-bt module*/ + struct btc_stack_info stack_info; + struct btc_bt_link_info bt_link_info; + struct btc_wifi_link_info wifi_link_info; + struct btc_wifi_link_info_ext wifi_link_info_ext; + struct btc_coex_dm coex_dm; + struct btc_coex_sta coex_sta; + struct btc_rfe_type rfe_type; + const struct btc_chip_para *chip_para; + u8 wifi_black_bssid[6]; + u8 wifi_bssid[6]; + +#ifdef CONFIG_RF4CE_COEXIST + struct btc_rf4ce_info rf4ce_info; +#endif + BTC_CHIP_INTERFACE chip_interface; + PVOID odm_priv; + + BOOLEAN initilized; + BOOLEAN stop_coex_dm; + BOOLEAN manual_control; + BOOLEAN bdontenterLPS; + pu1Byte cli_buf; + struct btc_statistics statistics; + u1Byte pwrModeVal[10]; + BOOLEAN dbg_mode; + BOOLEAN auto_report; + u8 chip_type; + BOOLEAN wl_rf_state_off; + + /* function pointers */ + /* io related */ + BFP_BTC_R1 btc_read_1byte; + BFP_BTC_W1 btc_write_1byte; + BFP_BTC_W1_BIT_MASK btc_write_1byte_bitmask; + BFP_BTC_R2 btc_read_2byte; + BFP_BTC_W2 btc_write_2byte; + BFP_BTC_R4 btc_read_4byte; + BFP_BTC_W4 btc_write_4byte; + BFP_BTC_LOCAL_REG_W1 btc_write_local_reg_1byte; + BFP_BTC_R_LINDIRECT btc_read_linderct; + BFP_BTC_W_LINDIRECT btc_write_linderct; + BFP_BTC_R_SCBD btc_read_scbd; + BFP_BTC_R_SCBD_32BIT btc_read_scbd_32bit; + BFP_BTC_W_SCBD btc_write_scbd; + BFP_BTC_W_SCBD_32BIT btc_write_scbd_32bit; + + /* read/write bb related */ + BFP_BTC_SET_BB_REG btc_set_bb_reg; + BFP_BTC_GET_BB_REG btc_get_bb_reg; + + /* read/write rf related */ + BFP_BTC_SET_RF_REG btc_set_rf_reg; + BFP_BTC_GET_RF_REG btc_get_rf_reg; + + /* fill h2c related */ + BFP_BTC_FILL_H2C btc_fill_h2c; + /* other */ + BFP_BTC_DISP_DBG_MSG btc_disp_dbg_msg; + /* normal get/set related */ + BFP_BTC_GET btc_get; + BFP_BTC_SET btc_set; + + BFP_BTC_GET_BT_REG btc_get_bt_reg; + BFP_BTC_SET_BT_REG btc_set_bt_reg; + + BFP_BTC_SET_BT_ANT_DETECTION btc_set_bt_ant_detection; + + BFP_BTC_COEX_H2C_PROCESS btc_coex_h2c_process; + BFP_BTC_SET_BT_TRX_MASK btc_set_bt_trx_mask; + BFP_BTC_GET_BT_COEX_SUPPORTED_FEATURE btc_get_bt_coex_supported_feature; + BFP_BTC_GET_BT_COEX_SUPPORTED_VERSION btc_get_bt_coex_supported_version; + BFP_BTC_GET_PHYDM_VERSION btc_get_bt_phydm_version; + BFP_BTC_SET_TIMER btc_set_timer; + BFP_BTC_SET_ATOMIC btc_set_atomic; + BTC_PHYDM_MODIFY_RA_PCR_THRESHLOD btc_phydm_modify_RA_PCR_threshold; + BTC_PHYDM_CMNINFOQUERY btc_phydm_query_PHY_counter; + BTC_REDUCE_WL_TX_POWER btc_reduce_wl_tx_power; + BTC_PHYDM_MODIFY_ANTDIV_HWSW btc_phydm_modify_antdiv_hwsw; + BFP_BTC_GET_ANT_DET_VAL_FROM_BT btc_get_ant_det_val_from_bt; + BFP_BTC_GET_BLE_SCAN_TYPE_FROM_BT btc_get_ble_scan_type_from_bt; + BFP_BTC_GET_BLE_SCAN_PARA_FROM_BT btc_get_ble_scan_para_from_bt; + BFP_BTC_GET_BT_AFH_MAP_FROM_BT btc_get_bt_afh_map_from_bt; + + union { + #ifdef CONFIG_RTL8822B + struct coex_dm_8822b_1ant coex_dm_8822b_1ant; + struct coex_dm_8822b_2ant coex_dm_8822b_2ant; + #endif /* 8822B */ + #ifdef CONFIG_RTL8821C + struct coex_dm_8821c_1ant coex_dm_8821c_1ant; + struct coex_dm_8821c_2ant coex_dm_8821c_2ant; + #endif /* 8821C */ + #ifdef CONFIG_RTL8723D + struct coex_dm_8723d_1ant coex_dm_8723d_1ant; + struct coex_dm_8723d_2ant coex_dm_8723d_2ant; + #endif /* 8723D */ + }; + + union { + #ifdef CONFIG_RTL8822B + struct coex_sta_8822b_1ant coex_sta_8822b_1ant; + struct coex_sta_8822b_2ant coex_sta_8822b_2ant; + #endif /* 8822B */ + #ifdef CONFIG_RTL8821C + struct coex_sta_8821c_1ant coex_sta_8821c_1ant; + struct coex_sta_8821c_2ant coex_sta_8821c_2ant; + #endif /* 8821C */ + #ifdef CONFIG_RTL8723D + struct coex_sta_8723d_1ant coex_sta_8723d_1ant; + struct coex_sta_8723d_2ant coex_sta_8723d_2ant; + #endif /* 8723D */ + }; + + union { + #ifdef CONFIG_RTL8822B + struct rfe_type_8822b_1ant rfe_type_8822b_1ant; + struct rfe_type_8822b_2ant rfe_type_8822b_2ant; + #endif /* 8822B */ + #ifdef CONFIG_RTL8821C + struct rfe_type_8821c_1ant rfe_type_8821c_1ant; + struct rfe_type_8821c_2ant rfe_type_8821c_2ant; + #endif /* 8821C */ + }; + + union { + #ifdef CONFIG_RTL8822B + struct wifi_link_info_8822b_1ant wifi_link_info_8822b_1ant; + struct wifi_link_info_8822b_2ant wifi_link_info_8822b_2ant; + #endif /* 8822B */ + #ifdef CONFIG_RTL8821C + struct wifi_link_info_8821c_1ant wifi_link_info_8821c_1ant; + struct wifi_link_info_8821c_2ant wifi_link_info_8821c_2ant; + #endif /* 8821C */ + }; + +}; +typedef struct btc_coexist *PBTC_COEXIST; + +extern struct btc_coexist GLBtCoexist; + +typedef void +(*BFP_BTC_CHIP_SETUP)( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte setType + ); + +struct btc_chip_para { + const char *chip_name; + u32 para_ver_date; + u32 para_ver; + u32 bt_desired_ver; + boolean scbd_support; + u32 scbd_reg; + u8 scbd_bit_num; + boolean mailbox_support; + boolean lte_indirect_access; + boolean new_scbd10_def; /* TRUE: 1:fix 2M(8822c) */ + u8 indirect_type; /* 0:17xx, 1:7cx */ + u8 pstdma_type; /* 0: LPSoff, 1:LPSon */ + u8 bt_rssi_type; + u8 ant_isolation; + u8 rssi_tolerance; + u8 rx_path_num; + u8 wl_rssi_step_num; + const u8 *wl_rssi_step; + u8 bt_rssi_step_num; + const u8 *bt_rssi_step; + u8 table_sant_num; + const struct btc_coex_table_para *table_sant; + u8 table_nsant_num; + const struct btc_coex_table_para *table_nsant; + u8 tdma_sant_num; + const struct btc_tdma_para *tdma_sant; + u8 tdma_nsant_num; + const struct btc_tdma_para *tdma_nsant; + u8 wl_rf_para_tx_num; + const struct btc_rf_para *wl_rf_para_tx; + const struct btc_rf_para *wl_rf_para_rx; + u8 bt_afh_span_bw20; + u8 bt_afh_span_bw40; + u8 afh_5g_num; + const struct btc_5g_afh_map *afh_5g; + BFP_BTC_CHIP_SETUP chip_setup; +}; + +BOOLEAN +EXhalbtcoutsrc_InitlizeVariables( + IN PVOID Adapter + ); +VOID +EXhalbtcoutsrc_PowerOnSetting( + IN PBTC_COEXIST pBtCoexist + ); +VOID +EXhalbtcoutsrc_PreLoadFirmware( + IN PBTC_COEXIST pBtCoexist + ); +VOID +EXhalbtcoutsrc_InitHwConfig( + IN PBTC_COEXIST pBtCoexist, + IN BOOLEAN bWifiOnly + ); +VOID +EXhalbtcoutsrc_InitCoexDm( + IN PBTC_COEXIST pBtCoexist + ); +VOID +EXhalbtcoutsrc_IpsNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte type + ); +VOID +EXhalbtcoutsrc_LpsNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte type + ); +VOID +EXhalbtcoutsrc_ScanNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte type + ); +VOID +EXhalbtcoutsrc_SetAntennaPathNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte type + ); +VOID +EXhalbtcoutsrc_ConnectNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte action + ); +VOID +EXhalbtcoutsrc_MediaStatusNotify( + IN PBTC_COEXIST pBtCoexist, + IN RT_MEDIA_STATUS mediaStatus + ); +VOID +EXhalbtcoutsrc_SpecificPacketNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte pktType + ); +VOID +EXhalbtcoutsrc_BtInfoNotify( + IN PBTC_COEXIST pBtCoexist, + IN pu1Byte tmpBuf, + IN u1Byte length + ); +VOID +EXhalbtcoutsrc_RfStatusNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte type + ); +u4Byte +EXhalbtcoutsrc_CoexTimerCheck( + IN PBTC_COEXIST pBtCoexist + ); +u4Byte +EXhalbtcoutsrc_WLStatusCheck( + IN PBTC_COEXIST pBtCoexist + ); +VOID +EXhalbtcoutsrc_WlFwDbgInfoNotify( + IN PBTC_COEXIST pBtCoexist, + IN pu1Byte tmpBuf, + IN u1Byte length + ); +VOID +EXhalbtcoutsrc_rx_rate_change_notify( + IN PBTC_COEXIST pBtCoexist, + IN BOOLEAN is_data_frame, + IN u1Byte btc_rate_id + ); +VOID +EXhalbtcoutsrc_StackOperationNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte type + ); +VOID +EXhalbtcoutsrc_HaltNotify( + IN PBTC_COEXIST pBtCoexist + ); +VOID +EXhalbtcoutsrc_PnpNotify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte pnpState + ); +VOID +EXhalbtcoutsrc_TimerNotify( + IN PBTC_COEXIST pBtCoexist, + IN u4Byte timer_type +); +VOID +EXhalbtcoutsrc_WLStatusChangeNotify( + IN PBTC_COEXIST pBtCoexist, + IN u4Byte change_type +); +VOID +EXhalbtcoutsrc_WL_RFK_Notify( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte path, + IN u1Byte type, + IN u1Byte state + ); +VOID +EXhalbtcoutsrc_CoexDmSwitch( + IN PBTC_COEXIST pBtCoexist + ); +VOID +EXhalbtcoutsrc_Periodical( + IN PBTC_COEXIST pBtCoexist + ); +VOID +EXhalbtcoutsrc_DbgControl( + IN PBTC_COEXIST pBtCoexist, + IN u1Byte opCode, + IN u1Byte opLen, + IN pu1Byte pData + ); +VOID +EXhalbtcoutsrc_AntennaDetection( + IN PBTC_COEXIST pBtCoexist, + IN u4Byte centFreq, + IN u4Byte offset, + IN u4Byte span, + IN u4Byte seconds + ); +VOID +EXhalbtcoutsrc_StackUpdateProfileInfo( + VOID + ); +VOID +EXhalbtcoutsrc_SetHciVersion( + IN u2Byte hciVersion + ); +VOID +EXhalbtcoutsrc_SetBtPatchVersion( + IN u2Byte btHciVersion, + IN u2Byte btPatchVersion + ); +VOID +EXhalbtcoutsrc_UpdateMinBtRssi( + IN s1Byte btRssi + ); +#if 0 +VOID +EXhalbtcoutsrc_SetBtExist( + IN BOOLEAN bBtExist + ); +#endif +VOID +EXhalbtcoutsrc_SetChipType( + IN u1Byte chipType + ); +VOID +EXhalbtcoutsrc_SetAntNum( + IN u1Byte type, + IN u1Byte antNum + ); +VOID +EXhalbtcoutsrc_SetSingleAntPath( + IN u1Byte singleAntPath + ); +VOID +EXhalbtcoutsrc_DisplayBtCoexInfo( + IN PBTC_COEXIST pBtCoexist + ); +VOID +EXhalbtcoutsrc_DisplayAntDetection( + IN PBTC_COEXIST pBtCoexist + ); + +#define MASKBYTE0 0xff +#define MASKBYTE1 0xff00 +#define MASKBYTE2 0xff0000 +#define MASKBYTE3 0xff000000 +#define MASKHWORD 0xffff0000 +#define MASKLWORD 0x0000ffff +#define MASKDWORD 0xffffffff +#define MASK12BITS 0xfff +#define MASKH4BITS 0xf0000000 +#define MASKOFDM_D 0xffc00000 +#define MASKCCK 0x3f3f3f3f + +#endif diff --git a/hal/btc/mp_precomp.h b/hal/btc/mp_precomp.h new file mode 100644 index 0000000..4264549 --- /dev/null +++ b/hal/btc/mp_precomp.h @@ -0,0 +1,168 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __MP_PRECOMP_H__ +#define __MP_PRECOMP_H__ + +#include +#include +#include "btc_basic_types.h" + +#define BT_TMP_BUF_SIZE 100 + +#ifdef PLATFORM_LINUX +#define rsprintf snprintf +#define rstrncat(dst, src, src_size) strncat(dst, src, src_size) +#elif defined(PLATFORM_WINDOWS) +#define rsprintf sprintf_s +#endif + +#define DCMD_Printf DBG_BT_INFO + +#define delay_ms(ms) rtw_mdelay_os(ms) + +#ifdef bEnable +#undef bEnable +#endif + +#define WPP_SOFTWARE_TRACE 0 + +typedef enum _BTC_MSG_COMP_TYPE { + COMP_COEX = 0, + COMP_MAX +} BTC_MSG_COMP_TYPE; +extern u4Byte GLBtcDbgType[]; + +#define DBG_OFF 0 +#define DBG_SEC 1 +#define DBG_SERIOUS 2 +#define DBG_WARNING 3 +#define DBG_LOUD 4 +#define DBG_TRACE 5 + +#ifdef CONFIG_BT_COEXIST +#define BT_SUPPORT 1 +#define COEX_SUPPORT 1 +#define HS_SUPPORT 1 +#else +#define BT_SUPPORT 0 +#define COEX_SUPPORT 0 +#define HS_SUPPORT 0 +#endif + +/* for wifi only mode */ +#include "hal_btcoex_wifionly.h" + +#ifdef CONFIG_BT_COEXIST +#define BTC_BTINFO_LENGTH_MAX 10 + +struct wifi_only_cfg; +struct btc_coexist; + +#ifdef CONFIG_RTL8192E +#include "halbtc8192e1ant.h" +#include "halbtc8192e2ant.h" +#endif + +#ifdef CONFIG_RTL8723B +#include "halbtc8723bwifionly.h" +#include "halbtc8723b1ant.h" +#include "halbtc8723b2ant.h" +#endif + +#ifdef CONFIG_RTL8812A +#include "halbtc8812a1ant.h" +#include "halbtc8812a2ant.h" +#endif + +#ifdef CONFIG_RTL8821A +#include "halbtc8821a1ant.h" +#include "halbtc8821a2ant.h" +#endif + +#ifdef CONFIG_RTL8703B +#include "halbtc8703b1ant.h" +#endif + +#ifdef CONFIG_RTL8723D +#include "halbtc8723d1ant.h" +#include "halbtc8723d2ant.h" +#endif + +#ifdef CONFIG_RTL8822B +#include "halbtc8822bwifionly.h" +#include "halbtc8822b1ant.h" +#include "halbtc8822b2ant.h" +#endif + +#ifdef CONFIG_RTL8821C +#include "halbtc8821cwifionly.h" +#include "halbtc8821c1ant.h" +#include "halbtc8821c2ant.h" +#endif + +#ifdef CONFIG_RTL8814A +#include "halbtc8814a2ant.h" +#endif + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) +#include "halbtccommon.h" + +#ifdef CONFIG_RTL8822C +#include "halbtc8822cwifionly.h" +#include "halbtc8822c.h" +#endif + +#ifdef CONFIG_RTL8723F +#include "halbtc8723fwifionly.h" +#include "halbtc8723f.h" +#endif + +#ifdef CONFIG_RTL8192F +#include "halbtc8192f.h" +#endif + +#endif + +#include "halbtcoutsrc.h" + +#else /* CONFIG_BT_COEXIST */ + +#ifdef CONFIG_RTL8723B +#include "halbtc8723bwifionly.h" +#endif + +#ifdef CONFIG_RTL8822B +#include "halbtc8822bwifionly.h" +#endif + +#ifdef CONFIG_RTL8821C +#include "halbtc8821cwifionly.h" +#endif + +#ifdef CONFIG_RTL8822C +#include "halbtc8822cwifionly.h" +#endif + +#ifdef CONFIG_RTL8723F +#include "halbtc8723fwifionly.h" +#endif + +#ifdef CONFIG_RTL8814B +#include "halbtc8814bwifionly.h" +#endif + +#endif /* CONFIG_BT_COEXIST */ + +#endif /* __MP_PRECOMP_H__ */ diff --git a/hal/efuse/efuse_mask.h b/hal/efuse/efuse_mask.h new file mode 100644 index 0000000..dc4fdce --- /dev/null +++ b/hal/efuse/efuse_mask.h @@ -0,0 +1,188 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifdef CONFIG_USB_HCI + + #if defined(CONFIG_RTL8188E) + #include "rtl8188e/HalEfuseMask8188E_USB.h" + #endif + + #if defined(CONFIG_RTL8812A) + #include "rtl8812a/HalEfuseMask8812A_USB.h" + #endif + + #if defined(CONFIG_RTL8821A) + #include "rtl8812a/HalEfuseMask8821A_USB.h" + #endif + + #if defined(CONFIG_RTL8192E) + #include "rtl8192e/HalEfuseMask8192E_USB.h" + #endif + + #if defined(CONFIG_RTL8723B) + #include "rtl8723b/HalEfuseMask8723B_USB.h" + #endif + + #if defined(CONFIG_RTL8814A) + #include "rtl8814a/HalEfuseMask8814A_USB.h" + #endif + + #if defined(CONFIG_RTL8703B) + #include "rtl8703b/HalEfuseMask8703B_USB.h" + #endif + + #if defined(CONFIG_RTL8723D) + #include "rtl8723d/HalEfuseMask8723D_USB.h" + #endif + + #if defined(CONFIG_RTL8188F) + #include "rtl8188f/HalEfuseMask8188F_USB.h" + #endif + + #if defined(CONFIG_RTL8188GTV) + #include "rtl8188gtv/HalEfuseMask8188GTV_USB.h" + #endif + + #if defined(CONFIG_RTL8822B) + #include "rtl8822b/HalEfuseMask8822B_USB.h" + #endif + + #if defined(CONFIG_RTL8821C) + #include "rtl8821c/HalEfuseMask8821C_USB.h" + #endif + + #if defined(CONFIG_RTL8710B) + #include "rtl8710b/HalEfuseMask8710B_USB.h" + #endif + + #if defined(CONFIG_RTL8192F) + #include "rtl8192f/HalEfuseMask8192F_USB.h" + #endif + #if defined(CONFIG_RTL8822C) + #include "rtl8822c/HalEfuseMask8822C_USB.h" + #endif + #if defined(CONFIG_RTL8814B) + #include "rtl8814b/HalEfuseMask8814B_USB.h" + #endif + + #if defined(CONFIG_RTL8723F) + #include "rtl8723f/HalEfuseMask8723F_USB.h" + #endif +#endif /*CONFIG_USB_HCI*/ + +#ifdef CONFIG_PCI_HCI + + #if defined(CONFIG_RTL8188E) + #include "rtl8188e/HalEfuseMask8188E_PCIE.h" + #endif + + #if defined(CONFIG_RTL8812A) + #include "rtl8812a/HalEfuseMask8812A_PCIE.h" + #endif + + #if defined(CONFIG_RTL8821A) + #include "rtl8812a/HalEfuseMask8821A_PCIE.h" + #endif + + #if defined(CONFIG_RTL8192E) + #include "rtl8192e/HalEfuseMask8192E_PCIE.h" + #endif + + #if defined(CONFIG_RTL8723B) + #include "rtl8723b/HalEfuseMask8723B_PCIE.h" + #endif + + #if defined(CONFIG_RTL8814A) + #include "rtl8814a/HalEfuseMask8814A_PCIE.h" + #endif + + #if defined(CONFIG_RTL8703B) + #include "rtl8703b/HalEfuseMask8703B_PCIE.h" + #endif + + #if defined(CONFIG_RTL8822B) + #include "rtl8822b/HalEfuseMask8822B_PCIE.h" + #endif + #if defined(CONFIG_RTL8723D) + #include "rtl8723d/HalEfuseMask8723D_PCIE.h" + #endif + #if defined(CONFIG_RTL8821C) + #include "rtl8821c/HalEfuseMask8821C_PCIE.h" + #endif + + #if defined(CONFIG_RTL8192F) + #include "rtl8192f/HalEfuseMask8192F_PCIE.h" + #endif + #if defined(CONFIG_RTL8822C) + #include "rtl8822c/HalEfuseMask8822C_PCIE.h" + #endif + #if defined(CONFIG_RTL8814B) + #include "rtl8814b/HalEfuseMask8814B_PCIE.h" + #endif +#endif /*CONFIG_PCI_HCI*/ +#ifdef CONFIG_SDIO_HCI + #if defined(CONFIG_RTL8723B) + #include "rtl8723b/HalEfuseMask8723B_SDIO.h" + #endif + + #if defined(CONFIG_RTL8188E) + #include "rtl8188e/HalEfuseMask8188E_SDIO.h" + #endif + + #if defined(CONFIG_RTL8703B) + #include "rtl8703b/HalEfuseMask8703B_SDIO.h" + #endif + + #if defined(CONFIG_RTL8188F) + #include "rtl8188f/HalEfuseMask8188F_SDIO.h" + #endif + + #if defined(CONFIG_RTL8188GTV) + #include "rtl8188gtv/HalEfuseMask8188GTV_SDIO.h" + #endif + + #if defined(CONFIG_RTL8723D) + #include "rtl8723d/HalEfuseMask8723D_SDIO.h" + #endif + + #if defined(CONFIG_RTL8192E) + #include "rtl8192e/HalEfuseMask8192E_SDIO.h" + #endif + + #if defined(CONFIG_RTL8821A) + #include "rtl8812a/HalEfuseMask8821A_SDIO.h" + #endif + + #if defined(CONFIG_RTL8821C) + #include "rtl8821c/HalEfuseMask8821C_SDIO.h" + #endif + + #if defined(CONFIG_RTL8822B) + #include "rtl8822b/HalEfuseMask8822B_SDIO.h" + #endif + + #if defined(CONFIG_RTL8192F) + #include "rtl8192f/HalEfuseMask8192F_SDIO.h" + #endif + + + #if defined(CONFIG_RTL8822C) + #include "rtl8822c/HalEfuseMask8822C_SDIO.h" + #endif + + #if defined(CONFIG_RTL8723F) + #include "rtl8723f/HalEfuseMask8723F_SDIO.h" + #endif +#endif /*CONFIG_SDIO_HCI*/ diff --git a/hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.c b/hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.c new file mode 100644 index 0000000..cf15e47 --- /dev/null +++ b/hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.c @@ -0,0 +1,95 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +/* #include "Mp_Precomp.h" */ +/* #include "../odm_precomp.h" */ + +#include +#include "HalEfuseMask8821C_PCIE.h" + + + +/****************************************************************************** +* MPCIE.TXT +******************************************************************************/ + +u8 Array_MP_8821C_MPCIE[] = { + 0xFF, + 0xF3, + 0xEF, + 0x9E, + 0x70, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x03, + 0xF7, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + 0xF1, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + +}; + +u16 +EFUSE_GetArrayLen_MP_8821C_MPCIE(void) +{ + return sizeof(Array_MP_8821C_MPCIE) / sizeof(u8); +} + +void +EFUSE_GetMaskArray_MP_8821C_MPCIE( + u8 *Array +) +{ + u16 len = EFUSE_GetArrayLen_MP_8821C_MPCIE(), i = 0; + + for (i = 0; i < len; ++i) + Array[i] = Array_MP_8821C_MPCIE[i]; +} +BOOLEAN +EFUSE_IsAddressMasked_MP_8821C_MPCIE( + u16 Offset +) +{ + int r = Offset / 16; + int c = (Offset % 16) / 2; + int result = 0; + + if (c < 4) /* Upper double word */ + result = (Array_MP_8821C_MPCIE[r] & (0x10 << c)); + else + result = (Array_MP_8821C_MPCIE[r] & (0x01 << (c - 4))); + + return (result > 0) ? 0 : 1; +} diff --git a/hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.h b/hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.h new file mode 100644 index 0000000..2443e37 --- /dev/null +++ b/hal/efuse/rtl8821c/HalEfuseMask8821C_PCIE.h @@ -0,0 +1,34 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + + +/****************************************************************************** +* MPCIE.TXT +******************************************************************************/ + + +u16 +EFUSE_GetArrayLen_MP_8821C_MPCIE(void); + +void +EFUSE_GetMaskArray_MP_8821C_MPCIE( + u8 *Array +); + +BOOLEAN +EFUSE_IsAddressMasked_MP_8821C_MPCIE(/* TC: Test Chip, MP: MP Chip */ + u16 Offset +); diff --git a/hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.c b/hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.c new file mode 100644 index 0000000..1001ccd --- /dev/null +++ b/hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.c @@ -0,0 +1,95 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +/* #include "Mp_Precomp.h" */ +/* #include "../odm_precomp.h" */ + +#include +#include "HalEfuseMask8821C_SDIO.h" + + + +/****************************************************************************** +* MSDIO.TXT +******************************************************************************/ + +u8 Array_MP_8821C_MSDIO[] = { + 0xFF, + 0xF3, + 0xEF, + 0x9E, + 0x70, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x03, + 0xF7, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + +}; + +u16 +EFUSE_GetArrayLen_MP_8821C_MSDIO(void) +{ + return sizeof(Array_MP_8821C_MSDIO) / sizeof(u8); +} + +void +EFUSE_GetMaskArray_MP_8821C_MSDIO( + u8 *Array +) +{ + u16 len = EFUSE_GetArrayLen_MP_8821C_MSDIO(), i = 0; + + for (i = 0; i < len; ++i) + Array[i] = Array_MP_8821C_MSDIO[i]; +} +BOOLEAN +EFUSE_IsAddressMasked_MP_8821C_MSDIO( + u16 Offset +) +{ + int r = Offset / 16; + int c = (Offset % 16) / 2; + int result = 0; + + if (c < 4) /* Upper double word */ + result = (Array_MP_8821C_MSDIO[r] & (0x10 << c)); + else + result = (Array_MP_8821C_MSDIO[r] & (0x01 << (c - 4))); + + return (result > 0) ? 0 : 1; +} diff --git a/hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.h b/hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.h new file mode 100644 index 0000000..a35da29 --- /dev/null +++ b/hal/efuse/rtl8821c/HalEfuseMask8821C_SDIO.h @@ -0,0 +1,34 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + + +/****************************************************************************** +* MSDIO.TXT +******************************************************************************/ + + +u16 +EFUSE_GetArrayLen_MP_8821C_MSDIO(void); + +void +EFUSE_GetMaskArray_MP_8821C_MSDIO( + u8 *Array +); + +BOOLEAN +EFUSE_IsAddressMasked_MP_8821C_MSDIO(/* TC: Test Chip, MP: MP Chip */ + u16 Offset +); diff --git a/hal/efuse/rtl8821c/HalEfuseMask8821C_USB.c b/hal/efuse/rtl8821c/HalEfuseMask8821C_USB.c new file mode 100644 index 0000000..22b2355 --- /dev/null +++ b/hal/efuse/rtl8821c/HalEfuseMask8821C_USB.c @@ -0,0 +1,95 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +/* #include "Mp_Precomp.h" */ +/* #include "../odm_precomp.h" */ + +#include +#include "HalEfuseMask8821C_USB.h" + + + +/****************************************************************************** +* MUSB.TXT +******************************************************************************/ + +u8 Array_MP_8821C_MUSB[] = { + 0xFF, + 0xF3, + 0xEF, + 0x9E, + 0x70, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x03, + 0xF7, + 0x00, + 0x00, + 0x00, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + 0xC0, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, + +}; + +u16 +EFUSE_GetArrayLen_MP_8821C_MUSB(void) +{ + return sizeof(Array_MP_8821C_MUSB) / sizeof(u8); +} + +void +EFUSE_GetMaskArray_MP_8821C_MUSB( + u8 *Array +) +{ + u16 len = EFUSE_GetArrayLen_MP_8821C_MUSB(), i = 0; + + for (i = 0; i < len; ++i) + Array[i] = Array_MP_8821C_MUSB[i]; +} +BOOLEAN +EFUSE_IsAddressMasked_MP_8821C_MUSB( + u16 Offset +) +{ + int r = Offset / 16; + int c = (Offset % 16) / 2; + int result = 0; + + if (c < 4) /* Upper double word */ + result = (Array_MP_8821C_MUSB[r] & (0x10 << c)); + else + result = (Array_MP_8821C_MUSB[r] & (0x01 << (c - 4))); + + return (result > 0) ? 0 : 1; +} diff --git a/hal/efuse/rtl8821c/HalEfuseMask8821C_USB.h b/hal/efuse/rtl8821c/HalEfuseMask8821C_USB.h new file mode 100644 index 0000000..57f7e68 --- /dev/null +++ b/hal/efuse/rtl8821c/HalEfuseMask8821C_USB.h @@ -0,0 +1,34 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + + +/****************************************************************************** +* MUSB.TXT +******************************************************************************/ + + +u16 +EFUSE_GetArrayLen_MP_8821C_MUSB(void); + +void +EFUSE_GetMaskArray_MP_8821C_MUSB( + u8 *Array +); + +BOOLEAN +EFUSE_IsAddressMasked_MP_8821C_MUSB(/* TC: Test Chip, MP: MP Chip */ + u16 Offset +); diff --git a/hal/hal_btcoex.c b/hal/hal_btcoex.c new file mode 100644 index 0000000..1a5c88a --- /dev/null +++ b/hal/hal_btcoex.c @@ -0,0 +1,6651 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define __HAL_BTCOEX_C__ + +#ifdef CONFIG_BT_COEXIST + +#include +#include +#include "btc/mp_precomp.h" + +/* ************************************ + * Global variables + * ************************************ */ +const char *const BtProfileString[] = { + "NONE", + "A2DP", + "PAN", + "HID", + "SCO", +}; + +const char *const BtSpecString[] = { + "1.0b", + "1.1", + "1.2", + "2.0+EDR", + "2.1+EDR", + "3.0+HS", + "4.0", +}; + +const char *const BtLinkRoleString[] = { + "Master", + "Slave", +}; + +const char *const h2cStaString[] = { + "successful", + "h2c busy", + "rf off", + "fw not read", +}; + +const char *const ioStaString[] = { + "success", + "can not IO", + "rf off", + "fw not read", + "wait io timeout", + "invalid len", + "idle Q empty", + "insert waitQ fail", + "unknown fail", + "wrong level", + "h2c stopped", +}; + +const char *const GLBtcWifiBwString[] = { + "11bg", + "HT20", + "HT40", + "VHT80", + "VHT160" +}; + +const char *const GLBtcWifiFreqString[] = { + "2.4G", + "5G", + "2.4G+5G" +}; + +const char *const GLBtcIotPeerString[] = { + "UNKNOWN", + "REALTEK", + "REALTEK_92SE", + "BROADCOM", + "RALINK", + "ATHEROS", + "CISCO", + "MERU", + "MARVELL", + "REALTEK_SOFTAP", /* peer is RealTek SOFT_AP, by Bohn, 2009.12.17 */ + "SELF_SOFTAP", /* Self is SoftAP */ + "AIRGO", + "INTEL", + "RTK_APCLIENT", + "REALTEK_81XX", + "REALTEK_WOW", + "REALTEK_JAGUAR_BCUTAP", + "REALTEK_JAGUAR_CCUTAP" +}; + +const char *const coexOpcodeString[] = { + "Wifi status notify", + "Wifi progress", + "Wifi info", + "Power state", + "Set Control", + "Get Control" +}; + +const char *const coexIndTypeString[] = { + "bt info", + "pstdma", + "limited tx/rx", + "coex table", + "request" +}; + +const char *const coexH2cResultString[] = { + "ok", + "unknown", + "un opcode", + "opVer MM", + "par Err", + "par OoR", + "reqNum MM", + "halMac Fail", + "h2c TimeOut", + "Invalid c2h Len", + "data overflow" +}; + +#define HALBTCOUTSRC_AGG_CHK_WINDOW_IN_MS 8000 + +struct btc_coexist GLBtCoexist; +BTC_OFFLOAD gl_coex_offload; +u8 GLBtcWiFiInScanState; +u8 GLBtcWiFiInIQKState; +u8 GLBtcWiFiInIPS; +u8 GLBtcWiFiInLPS; +u8 GLBtcBtCoexAliveRegistered; + +/* + * BT control H2C/C2H + */ +/* EXT_EID */ +typedef enum _bt_ext_eid { + C2H_WIFI_FW_ACTIVE_RSP = 0, + C2H_TRIG_BY_BT_FW +} BT_EXT_EID; + +/* C2H_STATUS */ +typedef enum _bt_c2h_status { + BT_STATUS_OK = 0, + BT_STATUS_VERSION_MISMATCH, + BT_STATUS_UNKNOWN_OPCODE, + BT_STATUS_ERROR_PARAMETER +} BT_C2H_STATUS; + +/* C2H BT OP CODES */ +typedef enum _bt_op_code { + BT_OP_GET_BT_VERSION = 0x00, + BT_OP_WRITE_REG_ADDR = 0x0c, + BT_OP_WRITE_REG_VALUE = 0x0d, + + BT_OP_READ_REG = 0x11, + + BT_LO_OP_GET_AFH_MAP_L = 0x1e, + BT_LO_OP_GET_AFH_MAP_M = 0x1f, + BT_LO_OP_GET_AFH_MAP_H = 0x20, + + BT_OP_SET_BT_TRX_MASK = 0x29, + BT_OP_GET_BT_COEX_SUPPORTED_FEATURE = 0x2a, + BT_OP_GET_BT_COEX_SUPPORTED_VERSION = 0x2b, + BT_OP_GET_BT_ANT_DET_VAL = 0x2c, + BT_OP_GET_BT_BLE_SCAN_TYPE = 0x2d, + BT_OP_GET_BT_BLE_SCAN_PARA = 0x2e, + BT_OP_GET_BT_DEVICE_INFO = 0x30, + BT_OP_GET_BT_FORBIDDEN_SLOT_VAL = 0x31, + BT_OP_SET_BT_LANCONSTRAIN_LEVEL = 0x32, + BT_OP_SET_BT_TEST_MODE_VAL = 0x33, + BT_OP_MAX +} BT_OP_CODE; + +#define BTC_MPOPER_TIMEOUT 50 /* unit: ms */ + +#define C2H_MAX_SIZE 16 +u8 GLBtcBtMpOperSeq; +_mutex GLBtcBtMpOperLock; +_timer GLBtcBtMpOperTimer; +_sema GLBtcBtMpRptSema; +u8 GLBtcBtMpRptSeq; +u8 GLBtcBtMpRptStatus; +u8 GLBtcBtMpRptRsp[C2H_MAX_SIZE]; +u8 GLBtcBtMpRptRspSize; +u8 GLBtcBtMpRptWait; +u8 GLBtcBtMpRptWiFiOK; +u8 GLBtcBtMpRptBTOK; + +/* + * Debug + */ +u32 GLBtcDbgType[COMP_MAX]; +u8 GLBtcDbgBuf[BT_TMP_BUF_SIZE]; +u8 gl_btc_trace_buf[BT_TMP_BUF_SIZE]; + +typedef struct _btcoexdbginfo { + u8 *info; + u32 size; /* buffer total size */ + u32 len; /* now used length */ +} BTCDBGINFO, *PBTCDBGINFO; + +BTCDBGINFO GLBtcDbgInfo; + +#define BT_Operation(Adapter) _FALSE + +static void DBG_BT_INFO_INIT(PBTCDBGINFO pinfo, u8 *pbuf, u32 size) +{ + if (NULL == pinfo) + return; + + _rtw_memset(pinfo, 0, sizeof(BTCDBGINFO)); + + if (pbuf && size) { + pinfo->info = pbuf; + pinfo->size = size; + } +} + +void DBG_BT_INFO(u8 *dbgmsg) +{ + PBTCDBGINFO pinfo; + u32 msglen, buflen; + u8 *pbuf; + + + pinfo = &GLBtcDbgInfo; + + if (NULL == pinfo->info) + return; + + msglen = strlen(dbgmsg); + if (pinfo->len + msglen > pinfo->size) + return; + + pbuf = pinfo->info + pinfo->len; + _rtw_memcpy(pbuf, dbgmsg, msglen); + pinfo->len += msglen; +} + +/* ************************************ + * Debug related function + * ************************************ */ +static u8 halbtcoutsrc_IsBtCoexistAvailable(PBTC_COEXIST pBtCoexist) +{ + if (!pBtCoexist->bBinded || + NULL == pBtCoexist->Adapter) + return _FALSE; + return _TRUE; +} + +static void halbtcoutsrc_DbgInit(void) +{ + u8 i; + + for (i = 0; i < COMP_MAX; i++) + GLBtcDbgType[i] = 0; +} + +static void halbtcoutsrc_EnterPwrLock(PBTC_COEXIST pBtCoexist) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj((PADAPTER)pBtCoexist->Adapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + _enter_pwrlock(&pwrpriv->lock); +} + +static void halbtcoutsrc_ExitPwrLock(PBTC_COEXIST pBtCoexist) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj((PADAPTER)pBtCoexist->Adapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + _exit_pwrlock(&pwrpriv->lock); +} + +static u8 halbtcoutsrc_IsHwMailboxExist(PBTC_COEXIST pBtCoexist) +{ + if (pBtCoexist->board_info.bt_chip_type == BTC_CHIP_CSR_BC4 + || pBtCoexist->board_info.bt_chip_type == BTC_CHIP_CSR_BC8 + ) + return _FALSE; + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) + return _FALSE; + else + return _TRUE; +} + +static u8 halbtcoutsrc_LeaveLps(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter; + + + padapter = pBtCoexist->Adapter; + + pBtCoexist->bt_info.bt_ctrl_lps = _TRUE; + pBtCoexist->bt_info.bt_lps_on = _FALSE; + + return rtw_btcoex_LPS_Leave(padapter); +} + +void halbtcoutsrc_EnterLps(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter; + + + padapter = pBtCoexist->Adapter; + + if (pBtCoexist->bdontenterLPS == _FALSE) { + pBtCoexist->bt_info.bt_ctrl_lps = _TRUE; + pBtCoexist->bt_info.bt_lps_on = _TRUE; + + rtw_btcoex_LPS_Enter(padapter); + } +} + +void halbtcoutsrc_NormalLps(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter; + + + + padapter = pBtCoexist->Adapter; + + if (pBtCoexist->bt_info.bt_ctrl_lps) { + pBtCoexist->bt_info.bt_lps_on = _FALSE; + rtw_btcoex_LPS_Leave(padapter); + pBtCoexist->bt_info.bt_ctrl_lps = _FALSE; + + /* recover the LPS state to the original */ +#if 0 + padapter->hal_func.UpdateLPSStatusHandler( + padapter, + pPSC->RegLeisurePsMode, + pPSC->RegPowerSaveMode); +#endif + } +} + +void halbtcoutsrc_Pre_NormalLps(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter; + + padapter = pBtCoexist->Adapter; + + if (pBtCoexist->bt_info.bt_ctrl_lps) { + pBtCoexist->bt_info.bt_lps_on = _FALSE; + rtw_btcoex_LPS_Leave(padapter); + } +} + +void halbtcoutsrc_Post_NormalLps(PBTC_COEXIST pBtCoexist) +{ + if (pBtCoexist->bt_info.bt_ctrl_lps) + pBtCoexist->bt_info.bt_ctrl_lps = _FALSE; +} + +/* + * Constraint: + * 1. this function will request pwrctrl->lock + */ +void halbtcoutsrc_LeaveLowPower(PBTC_COEXIST pBtCoexist) +{ +#ifdef CONFIG_LPS_LCLK + PADAPTER padapter; + PHAL_DATA_TYPE pHalData; + struct pwrctrl_priv *pwrctrl; + s32 ready; + systime stime; + s32 utime; + u32 timeout; /* unit: ms */ + + + padapter = pBtCoexist->Adapter; + pHalData = GET_HAL_DATA(padapter); + pwrctrl = adapter_to_pwrctl(padapter); + ready = _FAIL; +#ifdef LPS_RPWM_WAIT_MS + timeout = LPS_RPWM_WAIT_MS; +#else /* !LPS_RPWM_WAIT_MS */ + timeout = 30; +#endif /* !LPS_RPWM_WAIT_MS */ + + if (GLBtcBtCoexAliveRegistered == _TRUE) + return; + + stime = rtw_get_current_time(); + do { + ready = rtw_register_task_alive(padapter, BTCOEX_ALIVE); + if (_SUCCESS == ready) + break; + + utime = rtw_get_passing_time_ms(stime); + if (utime > timeout) + break; + + rtw_msleep_os(1); + } while (1); + + GLBtcBtCoexAliveRegistered = _TRUE; +#endif /* CONFIG_LPS_LCLK */ +} + +/* + * Constraint: + * 1. this function will request pwrctrl->lock + */ +void halbtcoutsrc_NormalLowPower(PBTC_COEXIST pBtCoexist) +{ +#ifdef CONFIG_LPS_LCLK + PADAPTER padapter; + + if (GLBtcBtCoexAliveRegistered == _FALSE) + return; + + padapter = pBtCoexist->Adapter; + rtw_unregister_task_alive(padapter, BTCOEX_ALIVE); + + GLBtcBtCoexAliveRegistered = _FALSE; +#endif /* CONFIG_LPS_LCLK */ +} + +void halbtcoutsrc_DisableLowPower(PBTC_COEXIST pBtCoexist, u8 bLowPwrDisable) +{ + pBtCoexist->bt_info.bt_disable_low_pwr = bLowPwrDisable; + if (bLowPwrDisable) + halbtcoutsrc_LeaveLowPower(pBtCoexist); /* leave 32k low power. */ + else + halbtcoutsrc_NormalLowPower(pBtCoexist); /* original 32k low power behavior. */ +} + +void halbtcoutsrc_AggregationCheck(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter; + BOOLEAN bNeedToAct = _FALSE; + static u32 preTime = 0; + u32 curTime = 0; + + padapter = pBtCoexist->Adapter; + + /* ===================================== */ + /* To void continuous deleteBA=>addBA=>deleteBA=>addBA */ + /* This function is not allowed to continuous called. */ + /* It can only be called after 8 seconds. */ + /* ===================================== */ + + curTime = rtw_systime_to_ms(rtw_get_current_time()); + if ((curTime - preTime) < HALBTCOUTSRC_AGG_CHK_WINDOW_IN_MS) /* over 8 seconds you can execute this function again. */ + return; + else + preTime = curTime; + + if (pBtCoexist->bt_info.reject_agg_pkt) { + bNeedToAct = _TRUE; + pBtCoexist->bt_info.pre_reject_agg_pkt = pBtCoexist->bt_info.reject_agg_pkt; + } else { + if (pBtCoexist->bt_info.pre_reject_agg_pkt) { + bNeedToAct = _TRUE; + pBtCoexist->bt_info.pre_reject_agg_pkt = pBtCoexist->bt_info.reject_agg_pkt; + } + + if (pBtCoexist->bt_info.pre_bt_ctrl_agg_buf_size != + pBtCoexist->bt_info.bt_ctrl_agg_buf_size) { + bNeedToAct = _TRUE; + pBtCoexist->bt_info.pre_bt_ctrl_agg_buf_size = pBtCoexist->bt_info.bt_ctrl_agg_buf_size; + } + + if (pBtCoexist->bt_info.bt_ctrl_agg_buf_size) { + if (pBtCoexist->bt_info.pre_agg_buf_size != + pBtCoexist->bt_info.agg_buf_size) + bNeedToAct = _TRUE; + pBtCoexist->bt_info.pre_agg_buf_size = pBtCoexist->bt_info.agg_buf_size; + } + } + + if (bNeedToAct) + rtw_btcoex_rx_ampdu_apply(padapter); +} + +u8 halbtcoutsrc_is_autoload_fail(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter; + PHAL_DATA_TYPE pHalData; + + padapter = pBtCoexist->Adapter; + pHalData = GET_HAL_DATA(padapter); + + return pHalData->bautoload_fail_flag; +} + +u8 halbtcoutsrc_is_fw_ready(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter; + + padapter = pBtCoexist->Adapter; + + return GET_HAL_DATA(padapter)->bFWReady; +} + +u8 halbtcoutsrc_IsDualBandConnected(PADAPTER padapter) +{ + u8 ret = BTC_MULTIPORT_SCC; + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter) && (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC))) { + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + u8 band0 = mccobjpriv->iface[0]->mlmeextpriv.cur_channel > 14 ? BAND_ON_5G : BAND_ON_2_4G; + u8 band1 = mccobjpriv->iface[1]->mlmeextpriv.cur_channel > 14 ? BAND_ON_5G : BAND_ON_2_4G; + + if (band0 != band1) + ret = BTC_MULTIPORT_MCC_DUAL_BAND; + else + ret = BTC_MULTIPORT_MCC_DUAL_CHANNEL; + } +#endif + + return ret; +} + +u8 halbtcoutsrc_IsWifiBusy(PADAPTER padapter) +{ + if (rtw_mi_check_status(padapter, MI_AP_ASSOC)) + return _TRUE; + if (rtw_mi_busy_traffic_check(padapter)) + return _TRUE; + + return _FALSE; +} + +static u32 _halbtcoutsrc_GetWifiLinkStatus(PADAPTER padapter) +{ + struct mlme_priv *pmlmepriv; + u8 bp2p; + u32 portConnectedStatus; + + + pmlmepriv = &padapter->mlmepriv; + bp2p = _FALSE; + portConnectedStatus = 0; + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(&padapter->wdinfo, P2P_STATE_NONE)) + bp2p = _TRUE; +#endif /* CONFIG_P2P */ + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE) { + if (_TRUE == bp2p) + portConnectedStatus |= WIFI_P2P_GO_CONNECTED; + else + portConnectedStatus |= WIFI_AP_CONNECTED; + } else { + if (_TRUE == bp2p) + portConnectedStatus |= WIFI_P2P_GC_CONNECTED; + else + portConnectedStatus |= WIFI_STA_CONNECTED; + } + } + + return portConnectedStatus; +} + +u32 halbtcoutsrc_GetWifiLinkStatus(PBTC_COEXIST pBtCoexist) +{ + /* ================================= */ + /* return value: */ + /* [31:16]=> connected port number */ + /* [15:0]=> port connected bit define */ + /* ================================ */ + + PADAPTER padapter; + u32 retVal; + u32 portConnectedStatus, numOfConnectedPort; + struct dvobj_priv *dvobj; + _adapter *iface; + int i; + + padapter = pBtCoexist->Adapter; + retVal = 0; + portConnectedStatus = 0; + numOfConnectedPort = 0; + dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + retVal = _halbtcoutsrc_GetWifiLinkStatus(iface); + if (retVal) { + portConnectedStatus |= retVal; + numOfConnectedPort++; + } + } + } + retVal = (numOfConnectedPort << 16) | portConnectedStatus; + + return retVal; +} + +struct btc_wifi_link_info halbtcoutsrc_getwifilinkinfo(PBTC_COEXIST pBtCoexist) +{ + u8 n_assoc_iface = 0, i =0, mcc_en = _FALSE; + PADAPTER adapter = NULL; + PADAPTER iface = NULL; + PADAPTER sta_iface = NULL, p2p_iface = NULL, ap_iface = NULL; + BTC_LINK_MODE btc_link_moe = BTC_LINK_MAX; + struct dvobj_priv *dvobj = NULL; + struct mlme_ext_priv *mlmeext = NULL; + struct btc_wifi_link_info wifi_link_info; + + adapter = (PADAPTER)pBtCoexist->Adapter; + dvobj = adapter_to_dvobj(adapter); + n_assoc_iface = rtw_mi_get_assoc_if_num(adapter); + + /* init value */ + wifi_link_info.link_mode = BTC_LINK_NONE; + wifi_link_info.sta_center_channel = 0; + wifi_link_info.p2p_center_channel = 0; + wifi_link_info.bany_client_join_go = _FALSE; + wifi_link_info.benable_noa = _FALSE; + wifi_link_info.bhotspot = _FALSE; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + mlmeext = &iface->mlmeextpriv; + if (MLME_IS_GO(iface)) { + wifi_link_info.link_mode = BTC_LINK_ONLY_GO; + wifi_link_info.p2p_center_channel = + rtw_get_center_ch(mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + p2p_iface = iface; + if (rtw_linked_check(iface)) + wifi_link_info.bany_client_join_go = _TRUE; + } else if (MLME_IS_GC(iface)) { + wifi_link_info.link_mode = BTC_LINK_ONLY_GC; + wifi_link_info.p2p_center_channel = + rtw_get_center_ch(mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + p2p_iface = iface; + } else if (MLME_IS_AP(iface)) { + wifi_link_info.link_mode = BTC_LINK_ONLY_AP; + ap_iface = iface; + wifi_link_info.p2p_center_channel = + rtw_get_center_ch(mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + } else if (MLME_IS_STA(iface) && rtw_linked_check(iface)) { + wifi_link_info.link_mode = BTC_LINK_ONLY_STA; + wifi_link_info.sta_center_channel = + rtw_get_center_ch(mlmeext->cur_channel, mlmeext->cur_bwmode, mlmeext->cur_ch_offset); + sta_iface = iface; + } + } + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(adapter)) { + if (rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) + mcc_en = _TRUE; + } +#endif/* CONFIG_MCC_MODE */ + + if (n_assoc_iface == 0) { + wifi_link_info.link_mode = BTC_LINK_NONE; + } else if (n_assoc_iface == 1) { + /* by pass */ + } else if (n_assoc_iface == 2) { + if (sta_iface && p2p_iface) { + u8 band_sta = sta_iface->mlmeextpriv.cur_channel > 14 ? BAND_ON_5G : BAND_ON_2_4G; + u8 band_p2p = p2p_iface->mlmeextpriv.cur_channel > 14 ? BAND_ON_5G : BAND_ON_2_4G; + if (band_sta == band_p2p) { + switch (band_sta) { + case BAND_ON_2_4G: + if (MLME_IS_GO(p2p_iface)) { + #ifdef CONFIG_MCC_MODE + wifi_link_info.link_mode = + mcc_en == _TRUE ? BTC_LINK_2G_MCC_GO_STA : BTC_LINK_2G_SCC_GO_STA; + #else /* !CONFIG_MCC_MODE */ + wifi_link_info.link_mode = BTC_LINK_2G_SCC_GO_STA; + #endif /* CONFIG_MCC_MODE */ + } else if (MLME_IS_GC(p2p_iface)) { + #ifdef CONFIG_MCC_MODE + wifi_link_info.link_mode = + mcc_en == _TRUE ? BTC_LINK_2G_MCC_GC_STA : BTC_LINK_2G_SCC_GC_STA; + #else /* !CONFIG_MCC_MODE */ + wifi_link_info.link_mode = BTC_LINK_2G_SCC_GC_STA; + #endif /* CONFIG_MCC_MODE */ + } + break; + case BAND_ON_5G: + if (MLME_IS_GO(p2p_iface)) { + #ifdef CONFIG_MCC_MODE + wifi_link_info.link_mode = + mcc_en == _TRUE ? BTC_LINK_5G_MCC_GO_STA : BTC_LINK_5G_SCC_GO_STA; + #else /* !CONFIG_MCC_MODE */ + wifi_link_info.link_mode = BTC_LINK_5G_SCC_GO_STA; + #endif /* CONFIG_MCC_MODE */ + } else if (MLME_IS_GC(p2p_iface)) { + #ifdef CONFIG_MCC_MODE + wifi_link_info.link_mode = + mcc_en == _TRUE ? BTC_LINK_5G_MCC_GC_STA : BTC_LINK_5G_SCC_GC_STA; + #else /* !CONFIG_MCC_MODE */ + wifi_link_info.link_mode = BTC_LINK_5G_SCC_GC_STA; + #endif /* CONFIG_MCC_MODE */ + } + break; + } + } else { + if (MLME_IS_GO(p2p_iface)) + wifi_link_info.link_mode = BTC_LINK_25G_MCC_GO_STA; + else if (MLME_IS_GC(p2p_iface)) + wifi_link_info.link_mode = BTC_LINK_25G_MCC_GC_STA; + } + } + + if (sta_iface && ap_iface) { + u8 band_sta = sta_iface->mlmeextpriv.cur_channel > 14 ? BAND_ON_5G : BAND_ON_2_4G; + u8 band_ap = ap_iface->mlmeextpriv.cur_channel > 14 ? BAND_ON_5G : BAND_ON_2_4G; + + if (band_sta == band_ap) { + switch (band_sta) { + case BAND_ON_2_4G: + #ifdef CONFIG_MCC_MODE + wifi_link_info.link_mode = + mcc_en == _TRUE ? BTC_LINK_2G_MCC_GO_STA : BTC_LINK_2G_SCC_GO_STA; + #else /* !CONFIG_MCC_MODE */ + wifi_link_info.link_mode = BTC_LINK_2G_SCC_GO_STA; + #endif /* CONFIG_MCC_MODE */ + break; + case BAND_ON_5G: + #ifdef CONFIG_MCC_MODE + wifi_link_info.link_mode = + mcc_en == _TRUE ? BTC_LINK_5G_MCC_GO_STA : BTC_LINK_5G_SCC_GO_STA; + #else /* !CONFIG_MCC_MODE */ + wifi_link_info.link_mode = BTC_LINK_5G_SCC_GO_STA; + #endif /* CONFIG_MCC_MODE */ + break; + } + } else { + wifi_link_info.link_mode = BTC_LINK_25G_MCC_GO_STA; + } + } + } else { + if (pBtCoexist->board_info.btdm_ant_num == 1) + RTW_ERR("%s do not support n_assoc_iface > 2 (ant_num == 1)", __func__); + } + + return wifi_link_info; +} + + +static void _btmpoper_timer_hdl(void *p) +{ + if (GLBtcBtMpRptWait == _TRUE) { + GLBtcBtMpRptWait = _FALSE; + _rtw_up_sema(&GLBtcBtMpRptSema); + } +} + +/* + * !IMPORTANT! + * Before call this function, caller should acquire "GLBtcBtMpOperLock"! + * Othrewise there will be racing problem and something may go wrong. + */ +static u8 _btmpoper_cmd(PBTC_COEXIST pBtCoexist, u8 opcode, u8 opcodever, u8 *cmd, u8 size) +{ + PADAPTER padapter; + u8 buf[H2C_BTMP_OPER_LEN] = {0}; + u8 buflen; + u8 seq; + s32 ret; + + + if (!cmd && size) + size = 0; + if ((size + 2) > H2C_BTMP_OPER_LEN) + return BT_STATUS_H2C_LENGTH_EXCEEDED; + buflen = size + 2; + + seq = GLBtcBtMpOperSeq & 0xF; + GLBtcBtMpOperSeq++; + + buf[0] = (opcodever & 0xF) | (seq << 4); + buf[1] = opcode; + if (cmd && size) + _rtw_memcpy(buf + 2, cmd, size); + + GLBtcBtMpRptWait = _TRUE; + GLBtcBtMpRptWiFiOK = _FALSE; + GLBtcBtMpRptBTOK = _FALSE; + GLBtcBtMpRptStatus = 0; + padapter = pBtCoexist->Adapter; + _set_timer(&GLBtcBtMpOperTimer, BTC_MPOPER_TIMEOUT); + if (rtw_hal_fill_h2c_cmd(padapter, H2C_BT_MP_OPER, buflen, buf) == _FAIL) { + _cancel_timer_ex(&GLBtcBtMpOperTimer); + ret = BT_STATUS_H2C_FAIL; + goto exit; + } + + _rtw_down_sema(&GLBtcBtMpRptSema); + /* GLBtcBtMpRptWait should be _FALSE here*/ + + if (GLBtcBtMpRptWiFiOK == _FALSE) { + RTW_DBG("%s: Didn't get H2C Rsp Event!\n", __FUNCTION__); + ret = BT_STATUS_H2C_TIMTOUT; + goto exit; + } + if (GLBtcBtMpRptBTOK == _FALSE) { + RTW_DBG("%s: Didn't get BT response!\n", __FUNCTION__); + ret = BT_STATUS_H2C_BT_NO_RSP; + goto exit; + } + + if (seq != GLBtcBtMpRptSeq) { + RTW_ERR("%s: Sequence number not match!(%d!=%d)!\n", + __FUNCTION__, seq, GLBtcBtMpRptSeq); + ret = BT_STATUS_C2H_REQNUM_MISMATCH; + goto exit; + } + + switch (GLBtcBtMpRptStatus) { + /* Examine the status reported from C2H */ + case BT_STATUS_OK: + ret = BT_STATUS_BT_OP_SUCCESS; + RTW_DBG("%s: C2H status = BT_STATUS_BT_OP_SUCCESS\n", __FUNCTION__); + break; + case BT_STATUS_VERSION_MISMATCH: + ret = BT_STATUS_OPCODE_L_VERSION_MISMATCH; + RTW_DBG("%s: C2H status = BT_STATUS_OPCODE_L_VERSION_MISMATCH\n", __FUNCTION__); + break; + case BT_STATUS_UNKNOWN_OPCODE: + ret = BT_STATUS_UNKNOWN_OPCODE_L; + RTW_DBG("%s: C2H status = MP_BT_STATUS_UNKNOWN_OPCODE_L\n", __FUNCTION__); + break; + case BT_STATUS_ERROR_PARAMETER: + ret = BT_STATUS_PARAMETER_FORMAT_ERROR_L; + RTW_DBG("%s: C2H status = MP_BT_STATUS_PARAMETER_FORMAT_ERROR_L\n", __FUNCTION__); + break; + default: + ret = BT_STATUS_UNKNOWN_STATUS_L; + RTW_DBG("%s: C2H status = MP_BT_STATUS_UNKNOWN_STATUS_L\n", __FUNCTION__); + break; + } + +exit: + return ret; +} + +u32 halbtcoutsrc_GetBtPatchVer(PBTC_COEXIST pBtCoexist) +{ + if (pBtCoexist->bt_info.get_bt_fw_ver_cnt <= 5) { + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + _irqL irqL; + u8 ret; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + ret = _btmpoper_cmd(pBtCoexist, BT_OP_GET_BT_VERSION, 0, NULL, 0); + if (BT_STATUS_BT_OP_SUCCESS == ret) { + pBtCoexist->bt_info.bt_real_fw_ver = le32_to_cpu(*(u32 *)GLBtcBtMpRptRsp); + pBtCoexist->bt_info.get_bt_fw_ver_cnt++; + } + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + } else { +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + u8 dataLen = 2; + u8 buf[4] = {0}; + + buf[0] = 0x0; /* OP_Code */ + buf[1] = 0x0; /* OP_Code_Length */ + BT_SendEventExtBtCoexControl(pBtCoexist->Adapter, _FALSE, dataLen, &buf[0]); +#endif /* !CONFIG_BT_COEXIST_SOCKET_TRX */ + } + } + + return pBtCoexist->bt_info.bt_real_fw_ver; +} + +s32 halbtcoutsrc_GetWifiRssi(PADAPTER padapter) +{ + return rtw_dm_get_min_rssi(padapter); +} + +u32 halbtcoutsrc_GetBtCoexSupportedFeature(void *pBtcContext) +{ + PBTC_COEXIST pBtCoexist; + u32 ret = BT_STATUS_BT_OP_SUCCESS; + u32 data = 0; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + _irqL irqL; + u8 op_code; + u8 status; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_OP_GET_BT_COEX_SUPPORTED_FEATURE; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 0); + if (status == BT_STATUS_BT_OP_SUCCESS) + data = le16_to_cpu(*(u16 *)GLBtcBtMpRptRsp); + else + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return data; +} + +u32 halbtcoutsrc_GetBtCoexSupportedVersion(void *pBtcContext) +{ + PBTC_COEXIST pBtCoexist; + u32 ret = BT_STATUS_BT_OP_SUCCESS; + u32 data = 0xFFFF; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + _irqL irqL; + u8 op_code; + u8 status; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_OP_GET_BT_COEX_SUPPORTED_VERSION; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 0); + if (status == BT_STATUS_BT_OP_SUCCESS) + data = le16_to_cpu(*(u16 *)GLBtcBtMpRptRsp); + else + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return data; +} + +u32 halbtcoutsrc_GetBtDeviceInfo(void *pBtcContext) +{ + PBTC_COEXIST pBtCoexist; + u32 ret = BT_STATUS_BT_OP_SUCCESS; + u32 btDeviceInfo = 0; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + _irqL irqL; + u8 op_code; + u8 status; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_OP_GET_BT_DEVICE_INFO; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 0); + if (status == BT_STATUS_BT_OP_SUCCESS) + btDeviceInfo = le32_to_cpu(*(u32 *)GLBtcBtMpRptRsp); + else + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return btDeviceInfo; +} + +u32 halbtcoutsrc_GetBtForbiddenSlotVal(void *pBtcContext) +{ + PBTC_COEXIST pBtCoexist; + u32 ret = BT_STATUS_BT_OP_SUCCESS; + u32 btForbiddenSlotVal = 0; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + _irqL irqL; + u8 op_code; + u8 status; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_OP_GET_BT_FORBIDDEN_SLOT_VAL; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 0); + if (status == BT_STATUS_BT_OP_SUCCESS) + btForbiddenSlotVal = le32_to_cpu(*(u32 *)GLBtcBtMpRptRsp); + else + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return btForbiddenSlotVal; +} + +static u8 halbtcoutsrc_GetWifiScanAPNum(PADAPTER padapter) +{ + struct mlme_priv *pmlmepriv; + struct mlme_ext_priv *pmlmeext; + static u8 scan_AP_num = 0; + + + pmlmepriv = &padapter->mlmepriv; + pmlmeext = &padapter->mlmeextpriv; + + if (GLBtcWiFiInScanState == _FALSE) { + if (pmlmepriv->num_of_scanned > 0xFF) + scan_AP_num = 0xFF; + else + scan_AP_num = (u8)pmlmepriv->num_of_scanned; + } + + return scan_AP_num; +} + +u32 halbtcoutsrc_GetPhydmVersion(void *pBtcContext) +{ + struct btc_coexist *pBtCoexist = (struct btc_coexist *)pBtcContext; + PADAPTER Adapter = pBtCoexist->Adapter; + +#ifdef CONFIG_RTL8192E + return RELEASE_VERSION_8192E; +#endif + +#ifdef CONFIG_RTL8821A + return RELEASE_VERSION_8821A; +#endif + +#ifdef CONFIG_RTL8723B + return RELEASE_VERSION_8723B; +#endif + +#ifdef CONFIG_RTL8812A + return RELEASE_VERSION_8812A; +#endif + +#ifdef CONFIG_RTL8703B + return RELEASE_VERSION_8703B; +#endif + +#ifdef CONFIG_RTL8822B + return RELEASE_VERSION_8822B; +#endif + +#ifdef CONFIG_RTL8723D + return RELEASE_VERSION_8723D; +#endif + +#ifdef CONFIG_RTL8821C + return RELEASE_VERSION_8821C; +#endif + +#ifdef CONFIG_RTL8192F + return RELEASE_VERSION_8192F; +#endif + +#ifdef CONFIG_RTL8822C + return RELEASE_VERSION_8822C; +#endif + +#ifdef CONFIG_RTL8814A + return RELEASE_VERSION_8814A; +#endif + +#ifdef CONFIG_RTL8814B + return RELEASE_VERSION_8814B; +#endif + +#ifdef CONFIG_RTL8723F + return RELEASE_VERSION_8723F; +#endif + +} + +u8 halbtcoutsrc_Get(void *pBtcContext, u8 getType, void *pOutBuf) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + PHAL_DATA_TYPE pHalData; + struct mlme_ext_priv *mlmeext; + struct btc_wifi_link_info *wifi_link_info; + u8 bSoftApExist, bVwifiExist; + u8 *pu8; + s32 *pS4Tmp; + u32 *pU4Tmp; + u8 *pU1Tmp; + u16 *pU2Tmp; + u8 ret; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return _FALSE; + + padapter = pBtCoexist->Adapter; + pHalData = GET_HAL_DATA(padapter); + mlmeext = &padapter->mlmeextpriv; + bSoftApExist = _FALSE; + bVwifiExist = _FALSE; + pu8 = (u8 *)pOutBuf; + pS4Tmp = (s32 *)pOutBuf; + pU4Tmp = (u32 *)pOutBuf; + pU1Tmp = (u8 *)pOutBuf; + pU2Tmp = (u16*)pOutBuf; + wifi_link_info = (struct btc_wifi_link_info *)pOutBuf; + ret = _TRUE; + + switch (getType) { + case BTC_GET_BL_HS_OPERATION: + *pu8 = _FALSE; + ret = _FALSE; + break; + + case BTC_GET_BL_HS_CONNECTING: + *pu8 = _FALSE; + ret = _FALSE; + break; + + case BTC_GET_BL_WIFI_FW_READY: + *pu8 = halbtcoutsrc_is_fw_ready(pBtCoexist); + break; + + case BTC_GET_BL_WIFI_CONNECTED: + *pu8 = (rtw_mi_check_status(padapter, MI_LINKED)) ? _TRUE : _FALSE; + break; + + case BTC_GET_BL_WIFI_DUAL_BAND_CONNECTED: + *pu8 = halbtcoutsrc_IsDualBandConnected(padapter); + break; + + case BTC_GET_BL_WIFI_BUSY: + *pu8 = halbtcoutsrc_IsWifiBusy(padapter); + break; + + case BTC_GET_BL_WIFI_SCAN: +#if 0 + *pu8 = (rtw_mi_check_fwstate(padapter, WIFI_UNDER_SURVEY)) ? _TRUE : _FALSE; +#else + /* Use the value of the new variable GLBtcWiFiInScanState to judge whether WiFi is in scan state or not, since the originally used flag + WIFI_UNDER_SURVEY in fwstate may not be cleared in time */ + *pu8 = GLBtcWiFiInScanState; +#endif + break; + + case BTC_GET_BL_WIFI_LINK: + *pu8 = (rtw_mi_check_status(padapter, MI_STA_LINKING)) ? _TRUE : _FALSE; + break; + + case BTC_GET_BL_WIFI_ROAM: + *pu8 = (rtw_mi_check_status(padapter, MI_STA_LINKING)) ? _TRUE : _FALSE; + break; + + case BTC_GET_BL_WIFI_4_WAY_PROGRESS: + *pu8 = _FALSE; + break; + + case BTC_GET_BL_WIFI_BSSID: + _rtw_memcpy(pu8, get_bssid(&padapter->mlmepriv), ETH_ALEN); + break; + + case BTC_GET_BL_WIFI_UNDER_5G: + *pu8 = (pHalData->current_band_type == BAND_ON_5G) ? _TRUE : _FALSE; + break; + + case BTC_GET_BL_WIFI_AP_MODE_ENABLE: + *pu8 = (rtw_mi_check_status(padapter, MI_AP_MODE)) ? _TRUE : _FALSE; + break; + + case BTC_GET_BL_WIFI_ENABLE_ENCRYPTION: + *pu8 = padapter->securitypriv.dot11PrivacyAlgrthm == 0 ? _FALSE : _TRUE; + break; + + case BTC_GET_BL_WIFI_UNDER_B_MODE: + if (mlmeext->cur_wireless_mode == WIRELESS_11B) + *pu8 = _TRUE; + else + *pu8 = _FALSE; + break; + + case BTC_GET_BL_WIFI_IS_IN_MP_MODE: + if (padapter->registrypriv.mp_mode == 0) + *pu8 = _FALSE; + else + *pu8 = _TRUE; + break; + + case BTC_GET_BL_EXT_SWITCH: + *pu8 = _FALSE; + break; + case BTC_GET_BL_IS_ASUS_8723B: + /* Always return FALSE in linux driver since this case is added only for windows driver */ + *pu8 = _FALSE; + break; + + case BTC_GET_BL_RF4CE_CONNECTED: +#ifdef CONFIG_RF4CE_COEXIST + if (hal_btcoex_get_rf4ce_link_state() == 0) + *pu8 = FALSE; + else + *pu8 = TRUE; +#else + *pu8 = FALSE; +#endif + break; + + case BTC_GET_BL_WIFI_LW_PWR_STATE: + /* return false due to coex do not run during 32K */ + *pu8 = FALSE; + break; + + case BTC_GET_S4_WIFI_RSSI: + *pS4Tmp = halbtcoutsrc_GetWifiRssi(padapter); + break; + + case BTC_GET_S4_HS_RSSI: + *pS4Tmp = 0; + ret = _FALSE; + break; + + case BTC_GET_U4_WIFI_BW: + if (IsLegacyOnly(mlmeext->cur_wireless_mode)) + *pU4Tmp = BTC_WIFI_BW_LEGACY; + else { + switch (pHalData->current_channel_bw) { + case CHANNEL_WIDTH_20: + *pU4Tmp = BTC_WIFI_BW_HT20; + break; + case CHANNEL_WIDTH_40: + *pU4Tmp = BTC_WIFI_BW_HT40; + break; + case CHANNEL_WIDTH_80: + *pU4Tmp = BTC_WIFI_BW_HT80; + break; + case CHANNEL_WIDTH_160: + *pU4Tmp = BTC_WIFI_BW_HT160; + break; + default: + RTW_INFO("[BTCOEX] unknown bandwidth(%d)\n", pHalData->current_channel_bw); + *pU4Tmp = BTC_WIFI_BW_HT40; + break; + } + + } + break; + + case BTC_GET_U4_WIFI_TRAFFIC_DIRECTION: + case BTC_GET_U4_WIFI_TRAFFIC_DIR: + { + PRT_LINK_DETECT_T plinkinfo; + plinkinfo = &padapter->mlmepriv.LinkDetectInfo; + + if (plinkinfo->NumTxOkInPeriod > plinkinfo->NumRxOkInPeriod) + *pU4Tmp = BTC_WIFI_TRAFFIC_TX; + else + *pU4Tmp = BTC_WIFI_TRAFFIC_RX; + } + break; + + case BTC_GET_U4_WIFI_FW_VER: + *pU4Tmp = pHalData->firmware_version << 16; + *pU4Tmp |= pHalData->firmware_sub_version; + break; + + case BTC_GET_U4_WIFI_PHY_VER: + *pU4Tmp = halbtcoutsrc_GetPhydmVersion(pBtCoexist); + break; + + case BTC_GET_U4_WIFI_LINK_STATUS: + *pU4Tmp = halbtcoutsrc_GetWifiLinkStatus(pBtCoexist); + break; + case BTC_GET_BL_WIFI_LINK_INFO: + *wifi_link_info = halbtcoutsrc_getwifilinkinfo(pBtCoexist); + break; + case BTC_GET_U4_BT_PATCH_VER: + *pU4Tmp = halbtcoutsrc_GetBtPatchVer(pBtCoexist); + break; + + case BTC_GET_U4_VENDOR: + *pU4Tmp = BTC_VENDOR_OTHER; + break; + + case BTC_GET_U4_SUPPORTED_VERSION: + *pU4Tmp = halbtcoutsrc_GetBtCoexSupportedVersion(pBtCoexist); + break; + case BTC_GET_U4_SUPPORTED_FEATURE: + *pU4Tmp = halbtcoutsrc_GetBtCoexSupportedFeature(pBtCoexist); + break; + + case BTC_GET_U4_BT_DEVICE_INFO: + *pU4Tmp = halbtcoutsrc_GetBtDeviceInfo(pBtCoexist); + break; + + case BTC_GET_U4_BT_FORBIDDEN_SLOT_VAL: + case BTC_GET_U4_BT_A2DP_FLUSH_VAL: + *pU4Tmp = halbtcoutsrc_GetBtForbiddenSlotVal(pBtCoexist); + break; + + case BTC_GET_U4_WIFI_IQK_TOTAL: + *pU4Tmp = pHalData->odmpriv.n_iqk_cnt; + break; + + case BTC_GET_U4_WIFI_IQK_OK: + *pU4Tmp = pHalData->odmpriv.n_iqk_ok_cnt; + break; + + case BTC_GET_U4_WIFI_IQK_FAIL: + *pU4Tmp = pHalData->odmpriv.n_iqk_fail_cnt; + break; + + case BTC_GET_U1_WIFI_DOT11_CHNL: + *pU1Tmp = padapter->mlmeextpriv.cur_channel; + break; + + case BTC_GET_U1_WIFI_CENTRAL_CHNL: + *pU1Tmp = pHalData->current_channel; + break; + + case BTC_GET_U1_WIFI_HS_CHNL: + *pU1Tmp = 0; + ret = _FALSE; + break; + + case BTC_GET_U1_WIFI_P2P_CHNL: +#ifdef CONFIG_P2P + { + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + *pU1Tmp = pwdinfo->operating_channel; + } +#else + *pU1Tmp = 0; +#endif + break; + + case BTC_GET_U1_MAC_PHY_MODE: + /* *pU1Tmp = BTC_SMSP; + * *pU1Tmp = BTC_DMSP; + * *pU1Tmp = BTC_DMDP; + * *pU1Tmp = BTC_MP_UNKNOWN; */ + break; + + case BTC_GET_U1_AP_NUM: + *pU1Tmp = halbtcoutsrc_GetWifiScanAPNum(padapter); + break; + case BTC_GET_U1_ANT_TYPE: + switch (pHalData->bt_coexist.btAntisolation) { + case 0: + *pU1Tmp = (u8)BTC_ANT_TYPE_0; + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_0; + break; + case 1: + *pU1Tmp = (u8)BTC_ANT_TYPE_1; + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_1; + break; + case 2: + *pU1Tmp = (u8)BTC_ANT_TYPE_2; + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_2; + break; + case 3: + *pU1Tmp = (u8)BTC_ANT_TYPE_3; + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_3; + break; + case 4: + *pU1Tmp = (u8)BTC_ANT_TYPE_4; + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_4; + break; + } + break; + case BTC_GET_U1_IOT_PEER: + *pU1Tmp = mlmeext->mlmext_info.assoc_AP_vendor; + break; + + /* =======1Ant=========== */ + case BTC_GET_U1_LPS_MODE: + *pU1Tmp = padapter->dvobj->pwrctl_priv.pwr_mode; + break; + + case BTC_GET_U2_BEACON_PERIOD: + *pU2Tmp = mlmeext->mlmext_info.bcn_interval; + break; + + default: + ret = _FALSE; + break; + } + + return ret; +} + +u16 halbtcoutsrc_LnaConstrainLvl(void *pBtcContext, u8 *lna_constrain_level) +{ + PBTC_COEXIST pBtCoexist; + u16 ret = BT_STATUS_BT_OP_SUCCESS; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + _irqL irqL; + u8 op_code; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + ret = _btmpoper_cmd(pBtCoexist, BT_OP_SET_BT_LANCONSTRAIN_LEVEL, 0, lna_constrain_level, 1); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + } else { + ret = BT_STATUS_NOT_IMPLEMENT; + RTW_INFO("%s halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == FALSE\n", __func__); + } + + return ret; +} + +u8 halbtcoutsrc_SetBtGoldenRxRange(void *pBtcContext, u8 profile, u8 range_shift) +{ + /* wait for implementation if necessary */ + + return 0; +} + +u8 halbtcoutsrc_Set(void *pBtcContext, u8 setType, void *pInBuf) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + PHAL_DATA_TYPE pHalData; + u8 *pu8; + u8 *pU1Tmp; + u16 *pU2Tmp; + u32 *pU4Tmp; + u8 ret; + u8 result = _TRUE; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return _FALSE; + + padapter = pBtCoexist->Adapter; + pHalData = GET_HAL_DATA(padapter); + pu8 = (u8 *)pInBuf; + pU1Tmp = (u8 *)pInBuf; + pU2Tmp = (u16*)pInBuf; + pU4Tmp = (u32 *)pInBuf; + ret = _TRUE; + + switch (setType) { + /* set some u8 type variables. */ + case BTC_SET_BL_BT_DISABLE: + pBtCoexist->bt_info.bt_disabled = *pu8; + break; + + case BTC_SET_BL_BT_ENABLE_DISABLE_CHANGE: + pBtCoexist->bt_info.bt_enable_disable_change = *pu8; + break; + + case BTC_SET_BL_BT_TRAFFIC_BUSY: + pBtCoexist->bt_info.bt_busy = *pu8; + break; + + case BTC_SET_BL_BT_LIMITED_DIG: + pBtCoexist->bt_info.limited_dig = *pu8; + break; + + case BTC_SET_BL_FORCE_TO_ROAM: + pBtCoexist->bt_info.force_to_roam = *pu8; + break; + + case BTC_SET_BL_TO_REJ_AP_AGG_PKT: + pBtCoexist->bt_info.reject_agg_pkt = *pu8; + break; + + case BTC_SET_BL_BT_CTRL_AGG_SIZE: + pBtCoexist->bt_info.bt_ctrl_agg_buf_size = *pu8; + break; + + case BTC_SET_BL_INC_SCAN_DEV_NUM: + pBtCoexist->bt_info.increase_scan_dev_num = *pu8; + break; + + case BTC_SET_BL_BT_TX_RX_MASK: + pBtCoexist->bt_info.bt_tx_rx_mask = *pu8; + break; + + case BTC_SET_BL_MIRACAST_PLUS_BT: + pBtCoexist->bt_info.miracast_plus_bt = *pu8; + break; + + /* set some u8 type variables. */ + case BTC_SET_U1_RSSI_ADJ_VAL_FOR_AGC_TABLE_ON: + pBtCoexist->bt_info.rssi_adjust_for_agc_table_on = *pU1Tmp; + break; + + case BTC_SET_U1_AGG_BUF_SIZE: + pBtCoexist->bt_info.agg_buf_size = *pU1Tmp; + break; + + /* the following are some action which will be triggered */ + case BTC_SET_ACT_GET_BT_RSSI: +#if 0 + BT_SendGetBtRssiEvent(padapter); +#else + ret = _FALSE; +#endif + break; + + case BTC_SET_ACT_AGGREGATE_CTRL: + halbtcoutsrc_AggregationCheck(pBtCoexist); + break; + + /* =======1Ant=========== */ + /* set some u8 type variables. */ + case BTC_SET_U1_RSSI_ADJ_VAL_FOR_1ANT_COEX_TYPE: + pBtCoexist->bt_info.rssi_adjust_for_1ant_coex_type = *pU1Tmp; + break; + + case BTC_SET_U1_LPS_VAL: + pBtCoexist->bt_info.lps_val = *pU1Tmp; + break; + + case BTC_SET_U1_RPWM_VAL: + pBtCoexist->bt_info.rpwm_val = *pU1Tmp; + break; + + /* the following are some action which will be triggered */ + case BTC_SET_ACT_LEAVE_LPS: + result = halbtcoutsrc_LeaveLps(pBtCoexist); + break; + + case BTC_SET_ACT_ENTER_LPS: + halbtcoutsrc_EnterLps(pBtCoexist); + break; + + case BTC_SET_ACT_NORMAL_LPS: + halbtcoutsrc_NormalLps(pBtCoexist); + break; + + case BTC_SET_ACT_PRE_NORMAL_LPS: + halbtcoutsrc_Pre_NormalLps(pBtCoexist); + break; + + case BTC_SET_ACT_POST_NORMAL_LPS: + halbtcoutsrc_Post_NormalLps(pBtCoexist); + break; + + case BTC_SET_ACT_DISABLE_LOW_POWER: + halbtcoutsrc_DisableLowPower(pBtCoexist, *pu8); + break; + + case BTC_SET_ACT_UPDATE_RAMASK: + /* + pBtCoexist->bt_info.ra_mask = *pU4Tmp; + + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) == _TRUE) { + struct sta_info *psta; + PWLAN_BSSID_EX cur_network; + + cur_network = &padapter->mlmeextpriv.mlmext_info.network; + psta = rtw_get_stainfo(&padapter->stapriv, cur_network->MacAddress); + rtw_hal_update_ra_mask(psta); + } + */ + break; + + case BTC_SET_ACT_SEND_MIMO_PS: { + u8 newMimoPsMode = 3; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + /* *pU1Tmp = 0 use SM_PS static type */ + /* *pU1Tmp = 1 disable SM_PS */ + if (*pU1Tmp == 0) + newMimoPsMode = WLAN_HT_CAP_SM_PS_STATIC; + else if (*pU1Tmp == 1) + newMimoPsMode = WLAN_HT_CAP_SM_PS_DISABLED; + + if (check_fwstate(&padapter->mlmepriv , WIFI_ASOC_STATE) == _TRUE) { + /* issue_action_SM_PS(padapter, get_my_bssid(&(pmlmeinfo->network)), newMimoPsMode); */ + issue_action_SM_PS_wait_ack(padapter , get_my_bssid(&(pmlmeinfo->network)) , newMimoPsMode, 3 , 1); + } + } + break; + + case BTC_SET_ACT_CTRL_BT_INFO: +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + { + u8 dataLen = *pU1Tmp; + u8 tmpBuf[BTC_TMP_BUF_SHORT]; + if (dataLen) + _rtw_memcpy(tmpBuf, pU1Tmp + 1, dataLen); + BT_SendEventExtBtInfoControl(padapter, dataLen, &tmpBuf[0]); + } +#else /* !CONFIG_BT_COEXIST_SOCKET_TRX */ + ret = _FALSE; +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + break; + + case BTC_SET_ACT_CTRL_BT_COEX: +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + { + u8 dataLen = *pU1Tmp; + u8 tmpBuf[BTC_TMP_BUF_SHORT]; + if (dataLen) + _rtw_memcpy(tmpBuf, pU1Tmp + 1, dataLen); + BT_SendEventExtBtCoexControl(padapter, _FALSE, dataLen, &tmpBuf[0]); + } +#else /* !CONFIG_BT_COEXIST_SOCKET_TRX */ + ret = _FALSE; +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + break; + case BTC_SET_ACT_CTRL_8723B_ANT: +#if 0 + { + u8 dataLen = *pU1Tmp; + u8 tmpBuf[BTC_TMP_BUF_SHORT]; + if (dataLen) + PlatformMoveMemory(&tmpBuf[0], pU1Tmp + 1, dataLen); + BT_Set8723bAnt(Adapter, dataLen, &tmpBuf[0]); + } +#else + ret = _FALSE; +#endif + break; + case BTC_SET_BL_BT_LNA_CONSTRAIN_LEVEL: + halbtcoutsrc_LnaConstrainLvl(pBtCoexist, pu8); + break; + case BTC_SET_BL_BT_GOLDEN_RX_RANGE: + halbtcoutsrc_SetBtGoldenRxRange(pBtCoexist, (*pU2Tmp & 0xff00) >> 8, (*pU2Tmp & 0xff)); + break; + case BTC_SET_RESET_COEX_VAR: + _rtw_memset(&pBtCoexist->coex_dm, 0x00, sizeof(pBtCoexist->coex_dm)); + _rtw_memset(&pBtCoexist->coex_sta, 0x00, sizeof(pBtCoexist->coex_sta)); + + switch(pBtCoexist->chip_type) { +#ifdef CONFIG_RTL8822B + case BTC_CHIP_RTL8822B: + _rtw_memset(&pBtCoexist->coex_dm_8822b_1ant, 0x00, sizeof(pBtCoexist->coex_dm_8822b_1ant)); + _rtw_memset(&pBtCoexist->coex_dm_8822b_2ant, 0x00, sizeof(pBtCoexist->coex_dm_8822b_2ant)); + _rtw_memset(&pBtCoexist->coex_sta_8822b_1ant, 0x00, sizeof(pBtCoexist->coex_sta_8822b_1ant)); + _rtw_memset(&pBtCoexist->coex_sta_8822b_2ant, 0x00, sizeof(pBtCoexist->coex_sta_8822b_2ant)); + break; +#endif +#ifdef CONFIG_RTL8821C + case BTC_CHIP_RTL8821C: + _rtw_memset(&pBtCoexist->coex_dm_8821c_1ant, 0x00, sizeof(pBtCoexist->coex_dm_8821c_1ant)); + _rtw_memset(&pBtCoexist->coex_dm_8821c_2ant, 0x00, sizeof(pBtCoexist->coex_dm_8821c_2ant)); + _rtw_memset(&pBtCoexist->coex_sta_8821c_1ant, 0x00, sizeof(pBtCoexist->coex_sta_8821c_1ant)); + _rtw_memset(&pBtCoexist->coex_sta_8821c_2ant, 0x00, sizeof(pBtCoexist->coex_sta_8821c_2ant)); + break; +#endif +#ifdef CONFIG_RTL8723D + case BTC_CHIP_RTL8723D: + _rtw_memset(&pBtCoexist->coex_dm_8723d_1ant, 0x00, sizeof(pBtCoexist->coex_dm_8723d_1ant)); + _rtw_memset(&pBtCoexist->coex_dm_8723d_2ant, 0x00, sizeof(pBtCoexist->coex_dm_8723d_2ant)); + _rtw_memset(&pBtCoexist->coex_sta_8723d_1ant, 0x00, sizeof(pBtCoexist->coex_sta_8723d_1ant)); + _rtw_memset(&pBtCoexist->coex_sta_8723d_2ant, 0x00, sizeof(pBtCoexist->coex_sta_8723d_2ant)); + break; +#endif + } + break; + /* ===================== */ + default: + ret = _FALSE; + break; + } + + return result; +} + +u8 halbtcoutsrc_UnderIps(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter; + struct pwrctrl_priv *pwrpriv; + u8 bMacPwrCtrlOn; + + padapter = pBtCoexist->Adapter; + pwrpriv = &padapter->dvobj->pwrctl_priv; + bMacPwrCtrlOn = _FALSE; + + if ((_TRUE == pwrpriv->bips_processing) + && (IPS_NONE != pwrpriv->ips_mode_req) + ) + return _TRUE; + + if (rf_off == pwrpriv->rf_pwrstate) + return _TRUE; + + rtw_hal_get_hwreg(padapter, HW_VAR_APFM_ON_MAC, &bMacPwrCtrlOn); + if (_FALSE == bMacPwrCtrlOn) + return _TRUE; + + return _FALSE; +} + +u8 halbtcoutsrc_UnderLps(PBTC_COEXIST pBtCoexist) +{ + return GLBtcWiFiInLPS; +} + +u8 halbtcoutsrc_Under32K(PBTC_COEXIST pBtCoexist) +{ + /* todo: the method to check whether wifi is under 32K or not */ + return _FALSE; +} + +void halbtcoutsrc_DisplayCoexStatistics(PBTC_COEXIST pBtCoexist) +{ +#if 0 + PADAPTER padapter = (PADAPTER)pBtCoexist->Adapter; + PBT_MGNT pBtMgnt = &padapter->MgntInfo.BtInfo.BtMgnt; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + u8 *cliBuf = pBtCoexist->cliBuf; + u8 i, j; + u8 tmpbuf[BTC_TMP_BUF_SHORT]; + + + if (gl_coex_offload.cnt_h2c_sent) { + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[Coex h2c notify]============"); + CL_PRINTF(cliBuf); + + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = H2c(%d)/Ack(%d)", "Coex h2c/c2h overall statistics", + gl_coex_offload.cnt_h2c_sent, gl_coex_offload.cnt_c2h_ack); + for (j = 0; j < COL_STATUS_MAX; j++) { + if (gl_coex_offload.status[j]) { + CL_SPRINTF(tmpbuf, BTC_TMP_BUF_SHORT, ", %s:%d", coexH2cResultString[j], gl_coex_offload.status[j]); + CL_STRNCAT(cliBuf, BT_TMP_BUF_SIZE, tmpbuf, BTC_TMP_BUF_SHORT); + } + } + CL_PRINTF(cliBuf); + } + for (i = 0; i < COL_OP_WIFI_OPCODE_MAX; i++) { + if (gl_coex_offload.h2c_record[i].count) { + /*==========================================*/ + /* H2C result statistics*/ + /*==========================================*/ + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = total:%d", coexOpcodeString[i], gl_coex_offload.h2c_record[i].count); + for (j = 0; j < COL_STATUS_MAX; j++) { + if (gl_coex_offload.h2c_record[i].status[j]) { + CL_SPRINTF(tmpbuf, BTC_TMP_BUF_SHORT, ", %s:%d", coexH2cResultString[j], gl_coex_offload.h2c_record[i].status[j]); + CL_STRNCAT(cliBuf, BT_TMP_BUF_SIZE, tmpbuf, BTC_TMP_BUF_SHORT); + } + } + CL_PRINTF(cliBuf); + /*==========================================*/ + /* H2C/C2H content*/ + /*==========================================*/ + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = ", "H2C / C2H content"); + for (j = 0; j < gl_coex_offload.h2c_record[i].h2c_len; j++) { + CL_SPRINTF(tmpbuf, BTC_TMP_BUF_SHORT, "%02x ", gl_coex_offload.h2c_record[i].h2c_buf[j]); + CL_STRNCAT(cliBuf, BT_TMP_BUF_SIZE, tmpbuf, 3); + } + if (gl_coex_offload.h2c_record[i].c2h_ack_len) { + CL_STRNCAT(cliBuf, BT_TMP_BUF_SIZE, "/ ", 2); + for (j = 0; j < gl_coex_offload.h2c_record[i].c2h_ack_len; j++) { + CL_SPRINTF(tmpbuf, BTC_TMP_BUF_SHORT, "%02x ", gl_coex_offload.h2c_record[i].c2h_ack_buf[j]); + CL_STRNCAT(cliBuf, BT_TMP_BUF_SIZE, tmpbuf, 3); + } + } + CL_PRINTF(cliBuf); + /*==========================================*/ + } + } + + if (gl_coex_offload.cnt_c2h_ind) { + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[Coex c2h indication]============"); + CL_PRINTF(cliBuf); + + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = Ind(%d)", "C2H indication statistics", + gl_coex_offload.cnt_c2h_ind); + for (j = 0; j < COL_STATUS_MAX; j++) { + if (gl_coex_offload.c2h_ind_status[j]) { + CL_SPRINTF(tmpbuf, BTC_TMP_BUF_SHORT, ", %s:%d", coexH2cResultString[j], gl_coex_offload.c2h_ind_status[j]); + CL_STRNCAT(cliBuf, BT_TMP_BUF_SIZE, tmpbuf, BTC_TMP_BUF_SHORT); + } + } + CL_PRINTF(cliBuf); + } + for (i = 0; i < COL_IND_MAX; i++) { + if (gl_coex_offload.c2h_ind_record[i].count) { + /*==========================================*/ + /* H2C result statistics*/ + /*==========================================*/ + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = total:%d", coexIndTypeString[i], gl_coex_offload.c2h_ind_record[i].count); + for (j = 0; j < COL_STATUS_MAX; j++) { + if (gl_coex_offload.c2h_ind_record[i].status[j]) { + CL_SPRINTF(tmpbuf, BTC_TMP_BUF_SHORT, ", %s:%d", coexH2cResultString[j], gl_coex_offload.c2h_ind_record[i].status[j]); + CL_STRNCAT(cliBuf, BT_TMP_BUF_SIZE, tmpbuf, BTC_TMP_BUF_SHORT); + } + } + CL_PRINTF(cliBuf); + /*==========================================*/ + /* content*/ + /*==========================================*/ + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = ", "C2H indication content"); + for (j = 0; j < gl_coex_offload.c2h_ind_record[i].ind_len; j++) { + CL_SPRINTF(tmpbuf, BTC_TMP_BUF_SHORT, "%02x ", gl_coex_offload.c2h_ind_record[i].ind_buf[j]); + CL_STRNCAT(cliBuf, BT_TMP_BUF_SIZE, tmpbuf, 3); + } + CL_PRINTF(cliBuf); + /*==========================================*/ + } + } + + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[Statistics]============"); + CL_PRINTF(cliBuf); + +#if (H2C_USE_IO_THREAD != 1) + for (i = 0; i < H2C_STATUS_MAX; i++) { + if (pHalData->h2cStatistics[i]) { + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = [%s] = %d", "H2C statistics", \ + h2cStaString[i], pHalData->h2cStatistics[i]); + CL_PRINTF(cliBuf); + } + } +#else + for (i = 0; i < IO_STATUS_MAX; i++) { + if (Adapter->ioComStr.ioH2cStatistics[i]) { + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = [%s] = %d", "H2C statistics", \ + ioStaString[i], Adapter->ioComStr.ioH2cStatistics[i]); + CL_PRINTF(cliBuf); + } + } +#endif +#if 0 + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x", "lastHMEBoxNum", \ + pHalData->LastHMEBoxNum); + CL_PRINTF(cliBuf); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x / 0x%x", "LastOkH2c/FirstFailH2c(fwNotRead)", \ + pHalData->lastSuccessH2cEid, pHalData->firstFailedH2cEid); + CL_PRINTF(cliBuf); + + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d/ %d", "c2hIsr/c2hIntr/clr1AF/noRdy/noBuf", \ + pHalData->InterruptLog.nIMR_C2HCMD, DBG_Var.c2hInterruptCnt, DBG_Var.c2hClrReadC2hCnt, + DBG_Var.c2hNotReadyCnt, DBG_Var.c2hBufAlloFailCnt); + CL_PRINTF(cliBuf); + + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d", "c2hPacket", \ + DBG_Var.c2hPacketCnt); + CL_PRINTF(cliBuf); +#endif + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", "Periodical/ DbgCtrl", \ + pBtCoexist->statistics.cntPeriodical, pBtCoexist->statistics.cntDbgCtrl); + CL_PRINTF(cliBuf); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d", "PowerOn/InitHw/InitCoexDm/RfStatus", \ + pBtCoexist->statistics.cntPowerOn, pBtCoexist->statistics.cntInitHwConfig, pBtCoexist->statistics.cntInitCoexDm, + pBtCoexist->statistics.cntRfStatusNotify); + CL_PRINTF(cliBuf); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d/ %d", "Ips/Lps/Scan/Connect/Mstatus", \ + pBtCoexist->statistics.cntIpsNotify, pBtCoexist->statistics.cntLpsNotify, + pBtCoexist->statistics.cntScanNotify, pBtCoexist->statistics.cntConnectNotify, + pBtCoexist->statistics.cntMediaStatusNotify); + CL_PRINTF(cliBuf); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d", "Special pkt/Bt info/ bind", + pBtCoexist->statistics.cntSpecialPacketNotify, pBtCoexist->statistics.cntBtInfoNotify, + pBtCoexist->statistics.cntBind); + CL_PRINTF(cliBuf); +#endif + PADAPTER padapter = pBtCoexist->Adapter; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + u8 *cliBuf = pBtCoexist->cli_buf; + + if (pHalData->EEPROMBluetoothCoexist == 1) { + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[Coex Status]============"); + CL_PRINTF(cliBuf); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d ", "IsBtDisabled", rtw_btcoex_IsBtDisabled(padapter)); + CL_PRINTF(cliBuf); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d ", "IsBtControlLps", rtw_btcoex_IsBtControlLps(padapter)); + CL_PRINTF(cliBuf); + } +} + +void halbtcoutsrc_DisplayBtLinkInfo(PBTC_COEXIST pBtCoexist) +{ +#if 0 + PADAPTER padapter = (PADAPTER)pBtCoexist->Adapter; + PBT_MGNT pBtMgnt = &padapter->MgntInfo.BtInfo.BtMgnt; + u8 *cliBuf = pBtCoexist->cliBuf; + u8 i; + + + if (pBtCoexist->stack_info.profile_notified) { + for (i = 0; i < pBtMgnt->ExtConfig.NumberOfACL; i++) { + if (pBtMgnt->ExtConfig.HCIExtensionVer >= 1) { + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %s/ %s", "Bt link type/spec/role", \ + BtProfileString[pBtMgnt->ExtConfig.aclLink[i].BTProfile], + BtSpecString[pBtMgnt->ExtConfig.aclLink[i].BTCoreSpec], + BtLinkRoleString[pBtMgnt->ExtConfig.aclLink[i].linkRole]); + CL_PRINTF(cliBuf); + } else { + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %s", "Bt link type/spec", \ + BtProfileString[pBtMgnt->ExtConfig.aclLink[i].BTProfile], + BtSpecString[pBtMgnt->ExtConfig.aclLink[i].BTCoreSpec]); + CL_PRINTF(cliBuf); + } + } + } +#endif +} + +void halbtcoutsrc_DisplayWifiStatus(PBTC_COEXIST pBtCoexist) +{ + PADAPTER padapter = pBtCoexist->Adapter; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + u8 *cliBuf = pBtCoexist->cli_buf; + s32 wifiRssi = 0, btHsRssi = 0; + BOOLEAN bScan = _FALSE, bLink = _FALSE, bRoam = _FALSE, bWifiBusy = _FALSE, bWifiUnderBMode = _FALSE; + u32 wifiBw = BTC_WIFI_BW_HT20, wifiTrafficDir = BTC_WIFI_TRAFFIC_TX, wifiFreq = BTC_FREQ_2_4G; + u32 wifiLinkStatus = 0x0; + BOOLEAN bBtHsOn = _FALSE, bLowPower = _FALSE; + u8 wifiChnl = 0, wifiP2PChnl = 0, nScanAPNum = 0, FwPSState; + u32 iqk_cnt_total = 0, iqk_cnt_ok = 0, iqk_cnt_fail = 0; + u16 wifiBcnInterval = 0; + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + struct btc_wifi_link_info wifi_link_info; + + wifi_link_info = halbtcoutsrc_getwifilinkinfo(pBtCoexist); + + switch (wifi_link_info.link_mode) { + case BTC_LINK_NONE: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "None", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = hal->current_channel > 14 ? BTC_FREQ_5G : BTC_FREQ_2_4G; + break; + case BTC_LINK_ONLY_GO: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "ONLY_GO", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = hal->current_channel > 14 ? BTC_FREQ_5G : BTC_FREQ_2_4G; + break; + case BTC_LINK_ONLY_GC: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "ONLY_GC", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = hal->current_channel > 14 ? BTC_FREQ_5G : BTC_FREQ_2_4G; + break; + case BTC_LINK_ONLY_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "ONLY_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = hal->current_channel > 14 ? BTC_FREQ_5G : BTC_FREQ_2_4G; + break; + case BTC_LINK_ONLY_AP: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "ONLY_AP", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = hal->current_channel > 14 ? BTC_FREQ_5G : BTC_FREQ_2_4G; + break; + case BTC_LINK_2G_MCC_GO_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "24G_MCC_GO_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_2_4G; + break; + case BTC_LINK_5G_MCC_GO_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "5G_MCC_GO_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_5G; + break; + case BTC_LINK_25G_MCC_GO_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "2BANDS_MCC_GO_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_25G; + break; + case BTC_LINK_2G_MCC_GC_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "24G_MCC_GC_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_2_4G; + break; + case BTC_LINK_5G_MCC_GC_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "5G_MCC_GC_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_5G; + break; + case BTC_LINK_25G_MCC_GC_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "2BANDS_MCC_GC_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_25G; + break; + case BTC_LINK_2G_SCC_GO_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "24G_SCC_GO_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_2_4G; + break; + case BTC_LINK_5G_SCC_GO_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "5G_SCC_GO_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_5G; + break; + case BTC_LINK_2G_SCC_GC_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "24G_SCC_GC_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_2_4G; + break; + case BTC_LINK_5G_SCC_GC_STA: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "5G_SCC_GC_STA", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = BTC_FREQ_5G; + break; + default: + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ %d/ %d/ %d", "WifiLinkMode/HotSpa/Noa/ClientJoin", + "UNKNOWN", wifi_link_info.bhotspot, wifi_link_info.benable_noa, wifi_link_info.bany_client_join_go); + wifiFreq = hal->current_channel > 14 ? BTC_FREQ_5G : BTC_FREQ_2_4G; + break; + } + + CL_PRINTF(cliBuf); + + wifiLinkStatus = halbtcoutsrc_GetWifiLinkStatus(pBtCoexist); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d/ %d/ %d", "STA/vWifi/HS/p2pGo/p2pGc", + ((wifiLinkStatus & WIFI_STA_CONNECTED) ? 1 : 0), ((wifiLinkStatus & WIFI_AP_CONNECTED) ? 1 : 0), + ((wifiLinkStatus & WIFI_HS_CONNECTED) ? 1 : 0), ((wifiLinkStatus & WIFI_P2P_GO_CONNECTED) ? 1 : 0), + ((wifiLinkStatus & WIFI_P2P_GC_CONNECTED) ? 1 : 0)); + CL_PRINTF(cliBuf); + + pBtCoexist->btc_get(pBtCoexist, BTC_GET_BL_WIFI_SCAN, &bScan); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_BL_WIFI_LINK, &bLink); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_BL_WIFI_ROAM, &bRoam); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d ", "Link/ Roam/ Scan", + bLink, bRoam, bScan); + CL_PRINTF(cliBuf); + + pBtCoexist->btc_get(pBtCoexist, BTC_GET_U4_WIFI_IQK_TOTAL, &iqk_cnt_total); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_U4_WIFI_IQK_OK, &iqk_cnt_ok); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_U4_WIFI_IQK_FAIL, &iqk_cnt_fail); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d %s %s", + "IQK All/ OK/ Fail/AutoLoad/FWDL", iqk_cnt_total, iqk_cnt_ok, iqk_cnt_fail, + ((halbtcoutsrc_is_autoload_fail(pBtCoexist) == _TRUE) ? "fail":"ok"), ((halbtcoutsrc_is_fw_ready(pBtCoexist) == _TRUE) ? "ok":"fail")); + CL_PRINTF(cliBuf); + + if (wifiLinkStatus & WIFI_STA_CONNECTED) { + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s/ "MAC_FMT"", "IOT Peer/BSSID", GLBtcIotPeerString[padapter->mlmeextpriv.mlmext_info.assoc_AP_vendor], MAC_ARG(get_bssid(&padapter->mlmepriv))); + CL_PRINTF(cliBuf); + } + + pBtCoexist->btc_get(pBtCoexist, BTC_GET_S4_WIFI_RSSI, &wifiRssi); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_U2_BEACON_PERIOD, &wifiBcnInterval); + wifiChnl = wifi_link_info.sta_center_channel; + wifiP2PChnl = wifi_link_info.p2p_center_channel; + + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d dBm/ %d/ %d/ %d", "RSSI/ STA_Chnl/ P2P_Chnl/ BI", + wifiRssi-100, wifiChnl, wifiP2PChnl, wifiBcnInterval); + CL_PRINTF(cliBuf); + + pBtCoexist->btc_get(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_BL_WIFI_BUSY, &bWifiBusy); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_U4_WIFI_TRAFFIC_DIRECTION, &wifiTrafficDir); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_BL_WIFI_UNDER_B_MODE, &bWifiUnderBMode); + pBtCoexist->btc_get(pBtCoexist, BTC_GET_U1_AP_NUM, &nScanAPNum); + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s / %s/ %s/ %d ", "Band/ BW/ Traffic/ APCnt", + GLBtcWifiFreqString[wifiFreq], ((bWifiUnderBMode) ? "11b" : GLBtcWifiBwString[wifiBw]), + ((!bWifiBusy) ? "idle" : ((BTC_WIFI_TRAFFIC_TX == wifiTrafficDir) ? "uplink" : "downlink")), + nScanAPNum); + CL_PRINTF(cliBuf); + + /* power status */ + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s%s%s", "Power Status", \ + ((halbtcoutsrc_UnderIps(pBtCoexist) == _TRUE) ? "IPS ON" : "IPS OFF"), + ((halbtcoutsrc_UnderLps(pBtCoexist) == _TRUE) ? ", LPS ON" : ", LPS OFF"), + ((halbtcoutsrc_Under32K(pBtCoexist) == _TRUE) ? ", 32k" : "")); + CL_PRINTF(cliBuf); + + CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %02x %02x %02x %02x %02x %02x (0x%x/0x%x)", "Power mode cmd(lps/rpwm)", + pBtCoexist->pwrModeVal[0], pBtCoexist->pwrModeVal[1], + pBtCoexist->pwrModeVal[2], pBtCoexist->pwrModeVal[3], + pBtCoexist->pwrModeVal[4], pBtCoexist->pwrModeVal[5], + pBtCoexist->bt_info.lps_val, + pBtCoexist->bt_info.rpwm_val); + CL_PRINTF(cliBuf); +} + +void halbtcoutsrc_DisplayDbgMsg(void *pBtcContext, u8 dispType) +{ + PBTC_COEXIST pBtCoexist; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + switch (dispType) { + case BTC_DBG_DISP_COEX_STATISTICS: + halbtcoutsrc_DisplayCoexStatistics(pBtCoexist); + break; + case BTC_DBG_DISP_BT_LINK_INFO: + halbtcoutsrc_DisplayBtLinkInfo(pBtCoexist); + break; + case BTC_DBG_DISP_WIFI_STATUS: + halbtcoutsrc_DisplayWifiStatus(pBtCoexist); + break; + default: + break; + } +} + +/* ************************************ + * IO related function + * ************************************ */ +u8 halbtcoutsrc_Read1Byte(void *pBtcContext, u32 RegAddr) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + return rtw_read8(padapter, RegAddr); +} + +u16 halbtcoutsrc_Read2Byte(void *pBtcContext, u32 RegAddr) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + return rtw_read16(padapter, RegAddr); +} + +u32 halbtcoutsrc_Read4Byte(void *pBtcContext, u32 RegAddr) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + return rtw_read32(padapter, RegAddr); +} + +void halbtcoutsrc_Write1Byte(void *pBtcContext, u32 RegAddr, u8 Data) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + rtw_write8(padapter, RegAddr, Data); +} + +void halbtcoutsrc_BitMaskWrite1Byte(void *pBtcContext, u32 regAddr, u8 bitMask, u8 data1b) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + u8 originalValue, bitShift; + u8 i; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + originalValue = 0; + bitShift = 0; + + if (bitMask != 0xff) { + originalValue = rtw_read8(padapter, regAddr); + + for (i = 0; i <= 7; i++) { + if ((bitMask >> i) & 0x1) + break; + } + bitShift = i; + + data1b = (originalValue & ~bitMask) | ((data1b << bitShift) & bitMask); + } + + rtw_write8(padapter, regAddr, data1b); +} + +void halbtcoutsrc_Write2Byte(void *pBtcContext, u32 RegAddr, u16 Data) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + rtw_write16(padapter, RegAddr, Data); +} + +void halbtcoutsrc_Write4Byte(void *pBtcContext, u32 RegAddr, u32 Data) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + rtw_write32(padapter, RegAddr, Data); +} + +void halbtcoutsrc_WriteLocalReg1Byte(void *pBtcContext, u32 RegAddr, u8 Data) +{ + PBTC_COEXIST pBtCoexist = (PBTC_COEXIST)pBtcContext; + PADAPTER Adapter = pBtCoexist->Adapter; + + if (BTC_INTF_SDIO == pBtCoexist->chip_interface) + rtw_write8(Adapter, SDIO_LOCAL_BASE | RegAddr, Data); + else + rtw_write8(Adapter, RegAddr, Data); +} + +u32 halbtcoutsrc_WaitLIndirectReg_Ready(void *pBtcContext) +{ + PBTC_COEXIST btc = (PBTC_COEXIST)pBtcContext; + u32 delay_count = 0, reg = 0; + + if (!btc->chip_para->lte_indirect_access) + return 0; + + switch (btc->chip_para->indirect_type) { + case BTC_INDIRECT_1700: + reg = 0x1703; + break; + case BTC_INDIRECT_7C0: + reg = 0x7C3; + break; + default: + return 0; + } + + /* wait for ready bit before access */ + while (1) { + if ((halbtcoutsrc_Read1Byte(btc, reg) & BIT(5)) == 0) { + rtw_mdelay_os(10); + if (++delay_count >= 10) + break; + } else { + break; + } + } + + return delay_count; +} + +u32 halbtcoutsrc_ReadLIndirectReg(void *pBtcContext, u16 reg_addr) +{ + PBTC_COEXIST btc = (PBTC_COEXIST)pBtcContext; + u32 val = 0; + + if (!btc->chip_para->lte_indirect_access) + return 0; + + /* wait for ready bit before access */ + halbtcoutsrc_WaitLIndirectReg_Ready(btc); + + switch (btc->chip_para->indirect_type) { + case BTC_INDIRECT_1700: + halbtcoutsrc_Write4Byte(btc, 0x1700, 0x800F0000 | reg_addr); + val = halbtcoutsrc_Read4Byte(btc, 0x1708); /* get read data */ + break; + case BTC_INDIRECT_7C0: + halbtcoutsrc_Write4Byte(btc, 0x7c0, 0x800F0000 | reg_addr); + val = halbtcoutsrc_Read4Byte(btc, 0x7c8); /* get read data */ + break; + } + + return val; +} + +void halbtcoutsrc_WriteLIndirectReg(void *pBtcContext, u16 reg_addr, u32 bit_mask, u32 reg_value) +{ + PBTC_COEXIST btc = (PBTC_COEXIST)pBtcContext; + u32 val, i = 0, bitpos = 0, reg0, reg1; + + if (!btc->chip_para->lte_indirect_access) + return; + + if (bit_mask == 0x0) + return; + + switch (btc->chip_para->indirect_type) { + case BTC_INDIRECT_1700: + reg0 = 0x1700; + reg1 = 0x1704; + break; + case BTC_INDIRECT_7C0: + reg0 = 0x7C0; + reg1 = 0x7C4; + break; + default: + return; + } + + if (bit_mask == 0xffffffff) { + /* wait for ready bit before access 0x1700 */ + halbtcoutsrc_WaitLIndirectReg_Ready(btc); + + /* put write data */ + halbtcoutsrc_Write4Byte(btc, reg1, reg_value); + halbtcoutsrc_Write4Byte(btc, reg0, 0xc00F0000 | reg_addr); + } else { + for (i = 0; i <= 31; i++) { + if (((bit_mask >> i) & 0x1) == 0x1) { + bitpos = i; + break; + } + } + + /* read back register value before write */ + val = halbtcoutsrc_ReadLIndirectReg(btc, reg_addr); + val = (val & (~bit_mask)) | (reg_value << bitpos); + + /* wait for ready bit before access 0x1700 */ + halbtcoutsrc_WaitLIndirectReg_Ready(btc); + + halbtcoutsrc_Write4Byte(btc, reg1, val); /* put write data */ + halbtcoutsrc_Write4Byte(btc, reg0, 0xc00F0000 | reg_addr); + } +} + +u16 halbtcoutsrc_Read_scbd(void *pBtcContext, u16* score_board_val) +{ + PBTC_COEXIST btc = (PBTC_COEXIST)pBtcContext; + struct btc_coex_sta *coex_sta = &btc->coex_sta; + const struct btc_chip_para *chip_para = btc->chip_para; + + if (!chip_para->scbd_support) + return 0; + + *score_board_val = (btc->btc_read_2byte(btc, chip_para->scbd_reg)) + & 0x7fff; + coex_sta->score_board_BW = *score_board_val; + + return coex_sta->score_board_BW; +} + +u32 halbtcoutsrc_Read_scbd_32bit(void *pBtcContext, u32* score_board_val) +{ + PBTC_COEXIST btc = (PBTC_COEXIST)pBtcContext; + struct btc_coex_sta *coex_sta = &btc->coex_sta; + const struct btc_chip_para *chip_para = btc->chip_para; + + if (!chip_para->scbd_support) + return 0; + + *score_board_val = (btc->btc_read_4byte(btc, chip_para->scbd_reg)) + & 0x7fffffff; + coex_sta->score_board_BW_32bit = *score_board_val; + + return coex_sta->score_board_BW_32bit; +} + +void halbtcoutsrc_Write_scbd(void *pBtcContext, u16 bitpos, u8 state) +{ + PBTC_COEXIST btc = (PBTC_COEXIST)pBtcContext; + struct btc_coex_sta *coex_sta = &btc->coex_sta; + const struct btc_chip_para *chip_para = btc->chip_para; + u16 val = 0x2; + + if (!chip_para->scbd_support) + return; + + val = val | coex_sta->score_board_WB; + + /* for 8822b, Scoreboard[10]: 0: CQDDR off, 1: CQDDR on + * for 8822c, Scoreboard[10]: 0: CQDDR on, 1:CQDDR fix 2M + */ + if (!btc->chip_para->new_scbd10_def && (bitpos & BTC_SCBD_FIX2M)) { + if (state) + val = val & (~BTC_SCBD_FIX2M); + else + val = val | BTC_SCBD_FIX2M; + } else { + if (state) + val = val | bitpos; + else + val = val & (~bitpos); + } + + if (val != coex_sta->score_board_WB) { + coex_sta->score_board_WB = val; + val = val | 0x8000; + + btc->btc_write_2byte(btc, chip_para->scbd_reg, val); + + RTW_DBG("[BTC], write scoreboard 0x%x\n", val); + } else { + RTW_DBG("[BTC], return for nochange\n"); + } +} + +void halbtcoutsrc_Write_scbd_32bit(void *pBtcContext, u32 bitpos, u8 state) +{ + PBTC_COEXIST btc = (PBTC_COEXIST)pBtcContext; + struct btc_coex_sta *coex_sta = &btc->coex_sta; + const struct btc_chip_para *chip_para = btc->chip_para; + u32 val = 0x2; + + if (!chip_para->scbd_support) + return; + + val = val | coex_sta->score_board_WB; + + /* for 8822b, Scoreboard[10]: 0: CQDDR off, 1: CQDDR on + * for 8822c, Scoreboard[10]: 0: CQDDR on, 1:CQDDR fix 2M + */ + if (!btc->chip_para->new_scbd10_def && (bitpos & BTC_SCBD_FIX2M)) { + if (state) + val = val & (~BTC_SCBD_FIX2M); + else + val = val | BTC_SCBD_FIX2M; + } else { + if (state) + val = val | bitpos; + else + val = val & (~bitpos); + } + + if (val != coex_sta->score_board_WB_32bit) { + coex_sta->score_board_WB_32bit = val; + val = val | 0x80000000; + + btc->btc_write_4byte(btc, chip_para->scbd_reg, val); + + RTW_DBG("[BTC], write scoreboard 0x%x\n", val); + } else { + RTW_DBG("[BTC], return for nochange\n"); + } +} + +void halbtcoutsrc_SetBbReg(void *pBtcContext, u32 RegAddr, u32 BitMask, u32 Data) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + phy_set_bb_reg(padapter, RegAddr, BitMask, Data); +} + + +u32 halbtcoutsrc_GetBbReg(void *pBtcContext, u32 RegAddr, u32 BitMask) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + return phy_query_bb_reg(padapter, RegAddr, BitMask); +} + +void halbtcoutsrc_SetRfReg(void *pBtcContext, enum rf_path eRFPath, u32 RegAddr, u32 BitMask, u32 Data) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + phy_set_rf_reg(padapter, eRFPath, RegAddr, BitMask, Data); +} + +u32 halbtcoutsrc_GetRfReg(void *pBtcContext, enum rf_path eRFPath, u32 RegAddr, u32 BitMask) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + return phy_query_rf_reg(padapter, eRFPath, RegAddr, BitMask); +} + +u16 halbtcoutsrc_SetBtReg(void *pBtcContext, u8 RegType, u32 RegAddr, u32 Data) +{ + PBTC_COEXIST pBtCoexist; + u16 ret = BT_STATUS_BT_OP_SUCCESS; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + _irqL irqL; + u8 op_code; + u8 status; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + Data = cpu_to_le32(Data); + op_code = BT_OP_WRITE_REG_VALUE; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, (u8 *)&Data, 3); + if (status != BT_STATUS_BT_OP_SUCCESS) + ret = SET_BT_MP_OPER_RET(op_code, status); + else { + buf[0] = RegType; + *(u16 *)(buf + 1) = cpu_to_le16((u16)RegAddr); + op_code = BT_OP_WRITE_REG_ADDR; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 3); + if (status != BT_STATUS_BT_OP_SUCCESS) + ret = SET_BT_MP_OPER_RET(op_code, status); + } + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return ret; +} + +u8 halbtcoutsrc_SetBtAntDetection(void *pBtcContext, u8 txTime, u8 btChnl) +{ + /* Always return _FALSE since we don't implement this yet */ +#if 0 + PBTC_COEXIST pBtCoexist = (PBTC_COEXIST)pBtcContext; + PADAPTER Adapter = pBtCoexist->Adapter; + u8 btCanTx = 0; + BOOLEAN bStatus = FALSE; + + bStatus = NDBG_SetBtAntDetection(Adapter, txTime, btChnl, &btCanTx); + if (bStatus && btCanTx) + return _TRUE; + else + return _FALSE; +#else + return _FALSE; +#endif +} + +u8 halbtcoutsrc_SetBtTRXMASK(void *pBtcContext, u8 bt_trx_mask) +{ + PBTC_COEXIST pBtCoexist; + u8 bStatus = _FALSE; + u8 btCanTx = 0; + u16 ret = BT_STATUS_BT_OP_SUCCESS; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter) || IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter) + || IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + u8 len = 0; + _irqL irqL; + u8 op_code; + u8 status; + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + buf[0] = bt_trx_mask; + len = 1; + } else { + buf[0] = (bt_trx_mask & 0x80) >> 7; + buf[1] = bt_trx_mask & 0x7f; + len = 2; + } + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_OP_SET_BT_TRX_MASK; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, len); + if (status != BT_STATUS_BT_OP_SUCCESS) + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + } else + ret = BT_STATUS_NOT_IMPLEMENT; + } + + if (ret == BT_STATUS_BT_OP_SUCCESS) + return _TRUE; + else + return _FALSE; +} + +u16 halbtcoutsrc_GetBtReg_with_status(void *pBtcContext, u8 RegType, u32 RegAddr, u32 *data) +{ + PBTC_COEXIST pBtCoexist; + u16 ret = BT_STATUS_BT_OP_SUCCESS; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + _irqL irqL; + u8 op_code; + u8 status; + + buf[0] = RegType; + *(u16 *)(buf + 1) = cpu_to_le16((u16)RegAddr); + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_OP_READ_REG; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 3); + if (status == BT_STATUS_BT_OP_SUCCESS) + *data = le16_to_cpu(*(u16 *)GLBtcBtMpRptRsp); + else + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return ret; +} + +u32 halbtcoutsrc_GetBtReg(void *pBtcContext, u8 RegType, u32 RegAddr) +{ + u32 regVal; + + return (BT_STATUS_BT_OP_SUCCESS == halbtcoutsrc_GetBtReg_with_status(pBtcContext, RegType, RegAddr, ®Val)) ? regVal : 0xffffffff; +} + +u16 halbtcoutsrc_setbttestmode(void *pBtcContext, u8 Type) +{ + PBTC_COEXIST pBtCoexist; + u16 ret = BT_STATUS_BT_OP_SUCCESS; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + _irqL irqL; + u8 op_code; + u8 status; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + Type = cpu_to_le32(Type); + op_code = BT_OP_SET_BT_TEST_MODE_VAL; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, (u8 *)&Type, 3); + if (status != BT_STATUS_BT_OP_SUCCESS) + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return ret; + +} + + +void halbtcoutsrc_FillH2cCmd(void *pBtcContext, u8 elementId, u32 cmdLen, u8 *pCmdBuffer) +{ + PBTC_COEXIST pBtCoexist; + PADAPTER padapter; + s32 ret = 0; + + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + padapter = pBtCoexist->Adapter; + + ret = rtw_hal_fill_h2c_cmd(padapter, elementId, cmdLen, pCmdBuffer); + +#ifdef CONFIG_RTL8192F + if (ret == _SUCCESS) { + switch (elementId) { + case H2C_BT_INFO: + case H2C_BT_IGNORE_WLANACT: + case H2C_WL_OPMODE: + case H2C_BT_MP_OPER: + case H2C_BT_CONTROL: + rtw_msleep_os(20); + break; + } + } +#endif +} + +static void halbtcoutsrc_coex_offload_init(void) +{ + u8 i; + + gl_coex_offload.h2c_req_num = 0; + gl_coex_offload.cnt_h2c_sent = 0; + gl_coex_offload.cnt_c2h_ack = 0; + gl_coex_offload.cnt_c2h_ind = 0; + + for (i = 0; i < COL_MAX_H2C_REQ_NUM; i++) + init_completion(&gl_coex_offload.c2h_event[i]); +} + +static COL_H2C_STATUS halbtcoutsrc_send_h2c(PADAPTER Adapter, PCOL_H2C pcol_h2c, u16 h2c_cmd_len) +{ + COL_H2C_STATUS h2c_status = COL_STATUS_C2H_OK; + u8 i; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 13, 0)) + reinit_completion(&gl_coex_offload.c2h_event[pcol_h2c->req_num]); /* set event to un signaled state */ +#else + INIT_COMPLETION(gl_coex_offload.c2h_event[pcol_h2c->req_num]); +#endif + + if (TRUE) { +#if 0 /*(USE_HAL_MAC_API == 1) */ + if (RT_STATUS_SUCCESS == HAL_MAC_Send_BT_COEX(&GET_HAL_MAC_INFO(Adapter), (u8 *)(pcol_h2c), (u32)h2c_cmd_len, 1)) { + if (!wait_for_completion_timeout(&gl_coex_offload.c2h_event[pcol_h2c->req_num], 20)) { + h2c_status = COL_STATUS_H2C_TIMTOUT; + } + } else { + h2c_status = COL_STATUS_H2C_HALMAC_FAIL; + } +#endif + } + + return h2c_status; +} + +static COL_H2C_STATUS halbtcoutsrc_check_c2h_ack(PADAPTER Adapter, PCOL_SINGLE_H2C_RECORD pH2cRecord) +{ + COL_H2C_STATUS c2h_status = COL_STATUS_C2H_OK; + PCOL_H2C p_h2c_cmd = (PCOL_H2C)&pH2cRecord->h2c_buf[0]; + u8 req_num = p_h2c_cmd->req_num; + PCOL_C2H_ACK p_c2h_ack = (PCOL_C2H_ACK)&gl_coex_offload.c2h_ack_buf[req_num]; + + + if ((COL_C2H_ACK_HDR_LEN + p_c2h_ack->ret_len) > gl_coex_offload.c2h_ack_len[req_num]) { + c2h_status = COL_STATUS_COEX_DATA_OVERFLOW; + return c2h_status; + } + /* else */ + { + _rtw_memmove(&pH2cRecord->c2h_ack_buf[0], &gl_coex_offload.c2h_ack_buf[req_num], gl_coex_offload.c2h_ack_len[req_num]); + pH2cRecord->c2h_ack_len = gl_coex_offload.c2h_ack_len[req_num]; + } + + + if (p_c2h_ack->req_num != p_h2c_cmd->req_num) { + c2h_status = COL_STATUS_C2H_REQ_NUM_MISMATCH; + } else if (p_c2h_ack->opcode_ver != p_h2c_cmd->opcode_ver) { + c2h_status = COL_STATUS_C2H_OPCODE_VER_MISMATCH; + } else { + c2h_status = p_c2h_ack->status; + } + + return c2h_status; +} + +COL_H2C_STATUS halbtcoutsrc_CoexH2cProcess(void *pBtCoexist, + u8 opcode, u8 opcode_ver, u8 *ph2c_par, u8 h2c_par_len) +{ + PADAPTER Adapter = ((struct btc_coexist *)pBtCoexist)->Adapter; + u8 H2C_Parameter[BTC_TMP_BUF_SHORT] = {0}; + PCOL_H2C pcol_h2c = (PCOL_H2C)&H2C_Parameter[0]; + u16 paraLen = 0; + COL_H2C_STATUS h2c_status = COL_STATUS_C2H_OK, c2h_status = COL_STATUS_C2H_OK; + COL_H2C_STATUS ret_status = COL_STATUS_C2H_OK; + u16 i, col_h2c_len = 0; + + pcol_h2c->opcode = opcode; + pcol_h2c->opcode_ver = opcode_ver; + pcol_h2c->req_num = gl_coex_offload.h2c_req_num; + gl_coex_offload.h2c_req_num++; + gl_coex_offload.h2c_req_num %= 16; + + _rtw_memmove(&pcol_h2c->buf[0], ph2c_par, h2c_par_len); + + + col_h2c_len = h2c_par_len + 2; /* 2=sizeof(OPCode, OPCode_version and Request number) */ + BT_PrintData(Adapter, "[COL], H2C cmd: ", col_h2c_len, H2C_Parameter); + + gl_coex_offload.cnt_h2c_sent++; + + gl_coex_offload.h2c_record[opcode].count++; + gl_coex_offload.h2c_record[opcode].h2c_len = col_h2c_len; + _rtw_memmove((void *)&gl_coex_offload.h2c_record[opcode].h2c_buf[0], (void *)pcol_h2c, col_h2c_len); + + h2c_status = halbtcoutsrc_send_h2c(Adapter, pcol_h2c, col_h2c_len); + + gl_coex_offload.h2c_record[opcode].c2h_ack_len = 0; + + if (COL_STATUS_C2H_OK == h2c_status) { + /* if reach here, it means H2C get the correct c2h response, */ + c2h_status = halbtcoutsrc_check_c2h_ack(Adapter, &gl_coex_offload.h2c_record[opcode]); + ret_status = c2h_status; + } else { + /* check h2c status error, return error status code to upper layer. */ + ret_status = h2c_status; + } + gl_coex_offload.h2c_record[opcode].status[ret_status]++; + gl_coex_offload.status[ret_status]++; + + return ret_status; +} + +u8 halbtcoutsrc_GetAntDetValFromBt(void *pBtcContext) +{ + /* Always return 0 since we don't implement this yet */ +#if 0 + struct btc_coexist *pBtCoexist = (struct btc_coexist *)pBtcContext; + PADAPTER Adapter = pBtCoexist->Adapter; + u8 AntDetVal = 0x0; + u8 opcodeVer = 1; + BOOLEAN status = false; + + status = NDBG_GetAntDetValFromBt(Adapter, opcodeVer, &AntDetVal); + + RT_TRACE(COMP_DBG, DBG_LOUD, ("$$$ halbtcoutsrc_GetAntDetValFromBt(): status = %d, feature = %x\n", status, AntDetVal)); + + return AntDetVal; +#else + return 0; +#endif +} + +u8 halbtcoutsrc_GetBleScanTypeFromBt(void *pBtcContext) +{ + PBTC_COEXIST pBtCoexist; + u32 ret = BT_STATUS_BT_OP_SUCCESS; + u8 data = 0; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + _irqL irqL; + u8 op_code; + u8 status; + + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_OP_GET_BT_BLE_SCAN_TYPE; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 0); + if (status == BT_STATUS_BT_OP_SUCCESS) + data = *(u8 *)GLBtcBtMpRptRsp; + else + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return data; +} + +u32 halbtcoutsrc_GetBleScanParaFromBt(void *pBtcContext, u8 scanType) +{ + PBTC_COEXIST pBtCoexist; + u32 ret = BT_STATUS_BT_OP_SUCCESS; + u32 data = 0; + + pBtCoexist = (PBTC_COEXIST)pBtcContext; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _TRUE) { + u8 buf[3] = {0}; + _irqL irqL; + u8 op_code; + u8 status; + + buf[0] = scanType; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_OP_GET_BT_BLE_SCAN_PARA; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 1); + if (status == BT_STATUS_BT_OP_SUCCESS) + data = le32_to_cpu(*(u32 *)GLBtcBtMpRptRsp); + else + ret = SET_BT_MP_OPER_RET(op_code, status); + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + } else + ret = BT_STATUS_NOT_IMPLEMENT; + + return data; +} + +u8 halbtcoutsrc_GetBtAFHMapFromBt(void *pBtcContext, u8 mapType, u8 *afhMap) +{ + struct btc_coexist *pBtCoexist = (struct btc_coexist *)pBtcContext; + u8 buf[2] = {0}; + _irqL irqL; + u8 op_code; + u32 *AfhMapL = (u32 *)&(afhMap[0]); + u32 *AfhMapM = (u32 *)&(afhMap[4]); + u16 *AfhMapH = (u16 *)&(afhMap[8]); + u8 status; + u32 ret = BT_STATUS_BT_OP_SUCCESS; + + if (halbtcoutsrc_IsHwMailboxExist(pBtCoexist) == _FALSE) + return _FALSE; + + buf[0] = 0; + buf[1] = mapType; + + _enter_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + op_code = BT_LO_OP_GET_AFH_MAP_L; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 0); + if (status == BT_STATUS_BT_OP_SUCCESS) + *AfhMapL = le32_to_cpu(*(u32 *)GLBtcBtMpRptRsp); + else { + ret = SET_BT_MP_OPER_RET(op_code, status); + goto exit; + } + + op_code = BT_LO_OP_GET_AFH_MAP_M; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 0); + if (status == BT_STATUS_BT_OP_SUCCESS) + *AfhMapM = le32_to_cpu(*(u32 *)GLBtcBtMpRptRsp); + else { + ret = SET_BT_MP_OPER_RET(op_code, status); + goto exit; + } + + op_code = BT_LO_OP_GET_AFH_MAP_H; + status = _btmpoper_cmd(pBtCoexist, op_code, 0, buf, 0); + if (status == BT_STATUS_BT_OP_SUCCESS) + *AfhMapH = le16_to_cpu(*(u16 *)GLBtcBtMpRptRsp); + else { + ret = SET_BT_MP_OPER_RET(op_code, status); + goto exit; + } + +exit: + + _exit_critical_mutex(&GLBtcBtMpOperLock, &irqL); + + return (ret == BT_STATUS_BT_OP_SUCCESS) ? _TRUE : _FALSE; +} + +u8 halbtcoutsrc_SetTimer(void *pBtcContext, u32 type, u32 val) +{ + struct btc_coexist *pBtCoexist=(struct btc_coexist *)pBtcContext; + + if (type >= BTC_TIMER_MAX) + return _FALSE; + + pBtCoexist->coex_sta.cnt_timer[type] = val; + + RTW_DBG("[BTC], Set Timer: type = %d, val = %d\n", type, val); + + return _TRUE; +} + +u32 halbtcoutsrc_SetAtomic (void *btc_ctx, u32 *target, u32 val) +{ + *target = val; + return _SUCCESS; +} + +void halbtcoutsrc_phydm_modify_AntDiv_HwSw(void *pBtcContext, u8 is_hw) +{ + /* empty function since we don't need it */ +} + +void halbtcoutsrc_phydm_modify_RA_PCR_threshold(void *pBtcContext, u8 RA_offset_direction, u8 RA_threshold_offset) +{ + struct btc_coexist *pBtCoexist = (struct btc_coexist *)pBtcContext; + +/* switch to #if 0 in case the phydm version does not provide the function */ +#if 1 + phydm_modify_RA_PCR_threshold(pBtCoexist->odm_priv, RA_offset_direction, RA_threshold_offset); +#endif +} + +u32 halbtcoutsrc_phydm_query_PHY_counter(void *pBtcContext, u8 info_type) +{ + struct btc_coexist *pBtCoexist = (struct btc_coexist *)pBtcContext; + +/* switch to #if 0 in case the phydm version does not provide the function */ +#if 1 + return phydm_cmn_info_query((struct dm_struct *)pBtCoexist->odm_priv, (enum phydm_info_query)info_type); +#else + return 0; +#endif +} + +void halbtcoutsrc_reduce_wl_tx_power(void *pBtcContext, s8 tx_power) +{ + struct btc_coexist *pBtCoexist = (struct btc_coexist *)pBtcContext; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA((PADAPTER)pBtCoexist->Adapter); + + /* The reduction of wl tx pwr should be processed inside the set tx pwr lvl function */ + if (IS_HARDWARE_TYPE_8822C(pBtCoexist->Adapter) || IS_HARDWARE_TYPE_8723F(pBtCoexist->Adapter)) + rtw_hal_set_tx_power_level(pBtCoexist->Adapter, pHalData->current_channel); +} + +#if 0 +static void BT_CoexOffloadRecordErrC2hAck(PADAPTER Adapter) +{ + PADAPTER pDefaultAdapter = GetDefaultAdapter(Adapter); + + if (pDefaultAdapter != Adapter) + return; + + if (!hal_btcoex_IsBtExist(Adapter)) + return; + + gl_coex_offload.cnt_c2h_ack++; + + gl_coex_offload.status[COL_STATUS_INVALID_C2H_LEN]++; +} + +static void BT_CoexOffloadC2hAckCheck(PADAPTER Adapter, u8 *tmpBuf, u8 length) +{ + PADAPTER pDefaultAdapter = GetDefaultAdapter(Adapter); + PCOL_C2H_ACK p_c2h_ack = NULL; + u8 req_num = 0xff; + + if (pDefaultAdapter != Adapter) + return; + + if (!hal_btcoex_IsBtExist(Adapter)) + return; + + gl_coex_offload.cnt_c2h_ack++; + + if (length < COL_C2H_ACK_HDR_LEN) { /* c2h ack length must >= 3 (status, opcode_ver, req_num and ret_len) */ + gl_coex_offload.status[COL_STATUS_INVALID_C2H_LEN]++; + } else { + BT_PrintData(Adapter, "[COL], c2h ack:", length, tmpBuf); + + p_c2h_ack = (PCOL_C2H_ACK)tmpBuf; + req_num = p_c2h_ack->req_num; + + _rtw_memmove(&gl_coex_offload.c2h_ack_buf[req_num][0], tmpBuf, length); + gl_coex_offload.c2h_ack_len[req_num] = length; + + complete(&gl_coex_offload.c2h_event[req_num]); + } +} + +static void BT_CoexOffloadC2hIndCheck(PADAPTER Adapter, u8 *tmpBuf, u8 length) +{ + PADAPTER pDefaultAdapter = GetDefaultAdapter(Adapter); + PCOL_C2H_IND p_c2h_ind = NULL; + u8 ind_type = 0, ind_version = 0, ind_length = 0; + + if (pDefaultAdapter != Adapter) + return; + + if (!hal_btcoex_IsBtExist(Adapter)) + return; + + gl_coex_offload.cnt_c2h_ind++; + + if (length < COL_C2H_IND_HDR_LEN) { /* c2h indication length must >= 3 (type, version and length) */ + gl_coex_offload.c2h_ind_status[COL_STATUS_INVALID_C2H_LEN]++; + } else { + BT_PrintData(Adapter, "[COL], c2h indication:", length, tmpBuf); + + p_c2h_ind = (PCOL_C2H_IND)tmpBuf; + ind_type = p_c2h_ind->type; + ind_version = p_c2h_ind->version; + ind_length = p_c2h_ind->length; + + _rtw_memmove(&gl_coex_offload.c2h_ind_buf[0], tmpBuf, length); + gl_coex_offload.c2h_ind_len = length; + + /* log */ + gl_coex_offload.c2h_ind_record[ind_type].count++; + gl_coex_offload.c2h_ind_record[ind_type].status[COL_STATUS_C2H_OK]++; + _rtw_memmove(&gl_coex_offload.c2h_ind_record[ind_type].ind_buf[0], tmpBuf, length); + gl_coex_offload.c2h_ind_record[ind_type].ind_len = length; + + gl_coex_offload.c2h_ind_status[COL_STATUS_C2H_OK]++; + /*TODO: need to check c2h indication length*/ + /* TODO: Notification */ + } +} + +void BT_CoexOffloadC2hCheck(PADAPTER Adapter, u8 *Buffer, u8 Length) +{ +#if 0 /*(USE_HAL_MAC_API == 1)*/ + u8 c2hSubCmdId = 0, c2hAckLen = 0, h2cCmdId = 0, h2cSubCmdId = 0, c2hIndLen = 0; + + BT_PrintData(Adapter, "[COL], c2h packet:", Length - 2, Buffer + 2); + c2hSubCmdId = (u8)C2H_HDR_GET_C2H_SUB_CMD_ID(Buffer); + + if (c2hSubCmdId == C2H_SUB_CMD_ID_H2C_ACK_HDR || + c2hSubCmdId == C2H_SUB_CMD_ID_BT_COEX_INFO) { + if (c2hSubCmdId == C2H_SUB_CMD_ID_H2C_ACK_HDR) { + /* coex c2h ack */ + h2cCmdId = (u8)H2C_ACK_HDR_GET_H2C_CMD_ID(Buffer); + h2cSubCmdId = (u8)H2C_ACK_HDR_GET_H2C_SUB_CMD_ID(Buffer); + if (h2cCmdId == 0xff && h2cSubCmdId == 0x60) { + c2hAckLen = (u8)C2H_HDR_GET_LEN(Buffer); + if (c2hAckLen >= 8) + BT_CoexOffloadC2hAckCheck(Adapter, &Buffer[12], (u8)(c2hAckLen - 8)); + else + BT_CoexOffloadRecordErrC2hAck(Adapter); + } + } else if (c2hSubCmdId == C2H_SUB_CMD_ID_BT_COEX_INFO) { + /* coex c2h indication */ + c2hIndLen = (u8)C2H_HDR_GET_LEN(Buffer); + BT_CoexOffloadC2hIndCheck(Adapter, &Buffer[4], (u8)c2hIndLen); + } + } +#endif +} +#endif + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) +static void halbtcoutsrc_wl_noisy_detect(struct btc_coexist *btc) +{ + struct btc_coex_sta *coex_sta = &btc->coex_sta; + u32 cnt_cck, ok_11b, err_11b; + + ok_11b = btc->btc_phydm_query_PHY_counter(btc, PHYDM_INFO_CRC32_OK_CCK); + err_11b = btc->btc_phydm_query_PHY_counter(btc, + PHYDM_INFO_CRC32_ERROR_CCK); + + /* WiFi environment noisy identification */ + cnt_cck = ok_11b + err_11b; + + if (!coex_sta->wl_gl_busy && !coex_sta->wl_cck_lock) { + if (cnt_cck > 250) { + if (coex_sta->cnt_wl[BTC_CNT_WL_NOISY2] < 5) + coex_sta->cnt_wl[BTC_CNT_WL_NOISY2]++; + + if (coex_sta->cnt_wl[BTC_CNT_WL_NOISY2] == 5) { + coex_sta->cnt_wl[BTC_CNT_WL_NOISY0] = 0; + coex_sta->cnt_wl[BTC_CNT_WL_NOISY1] = 0; + } + } else if (cnt_cck < 100) { + if (coex_sta->cnt_wl[BTC_CNT_WL_NOISY0] < 5) + coex_sta->cnt_wl[BTC_CNT_WL_NOISY0]++; + + if (coex_sta->cnt_wl[BTC_CNT_WL_NOISY0] == 5) { + coex_sta->cnt_wl[BTC_CNT_WL_NOISY1] = 0; + coex_sta->cnt_wl[BTC_CNT_WL_NOISY2] = 0; + } + } else { + if (coex_sta->cnt_wl[BTC_CNT_WL_NOISY1] < 5) + coex_sta->cnt_wl[BTC_CNT_WL_NOISY1]++; + + if (coex_sta->cnt_wl[BTC_CNT_WL_NOISY1] == 5) { + coex_sta->cnt_wl[BTC_CNT_WL_NOISY0] = 0; + coex_sta->cnt_wl[BTC_CNT_WL_NOISY2] = 0; + } + } + + if (coex_sta->cnt_wl[BTC_CNT_WL_NOISY2] == 5) + coex_sta->wl_noisy_level = 2; + else if (coex_sta->cnt_wl[BTC_CNT_WL_NOISY1] == 5) + coex_sta->wl_noisy_level = 1; + else + coex_sta->wl_noisy_level = 0; + + RTW_DBG("[BTC], wl_noisy_level = %d\n", + coex_sta->wl_noisy_level); + } +} + +static boolean halbtcoutsrc_btc_monitor_bt_ctr(struct btc_coexist *btc) +{ + struct btc_coex_sta *coex_sta = &btc->coex_sta; + struct btc_coex_dm *coex_dm = &btc->coex_dm; + u32 cnt_bt_hi_pri, cnt_bt_lo_pri, cnt_bt_all; + boolean is_run_coex = _FALSE; + + cnt_bt_hi_pri = btc->btc_read_4byte(btc, REG_BT_ACT_STATISTICS); + coex_sta->hi_pri_tx = cnt_bt_hi_pri & MASKLWORD; + coex_sta->hi_pri_rx = (cnt_bt_hi_pri & MASKHWORD) >> 16; + + cnt_bt_lo_pri = btc->btc_read_4byte(btc, REG_BT_ACT_STATISTICS_1); + coex_sta->lo_pri_tx = cnt_bt_lo_pri & MASKLWORD; + coex_sta->lo_pri_rx = (cnt_bt_lo_pri & MASKHWORD) >> 16; + + RTW_DBG("[BTC], Hi-Pri Rx/Tx: %d/%d, Lo-Pri Rx/Tx: %d/%d\n", + coex_sta->hi_pri_rx, coex_sta->hi_pri_tx, + coex_sta->lo_pri_rx, coex_sta->lo_pri_tx); + + /* reset counter */ + btc->btc_write_1byte(btc, 0x76e, 0xc); + + if (coex_sta->wl_under_lps || coex_sta->wl_under_ips || + (coex_sta->hi_pri_rx == 65535 && coex_sta->hi_pri_tx == 65535 && + coex_sta->lo_pri_rx == 65535 && coex_sta->lo_pri_tx == 65535)) + coex_sta->bt_ctr_ok = _FALSE; + else + coex_sta->bt_ctr_ok = _TRUE; + + if (!coex_sta->bt_ctr_ok) + return _FALSE; + + if (coex_sta->hi_pri_rx == 0 && coex_sta->hi_pri_tx == 0 && + coex_sta->lo_pri_rx == 0 && coex_sta->lo_pri_tx == 0) { + coex_sta->cnt_bt[BTC_CNT_BT_DISABLE]++; + + if (coex_sta->cnt_bt[BTC_CNT_BT_DISABLE] > 2) + coex_sta->cnt_bt[BTC_CNT_BT_DISABLE] = 2; + } else { + coex_sta->cnt_bt[BTC_CNT_BT_DISABLE] = 0; + } + + cnt_bt_all = coex_sta->hi_pri_rx + coex_sta->hi_pri_tx + + coex_sta->lo_pri_rx + coex_sta->lo_pri_tx; + + if ((coex_sta->cnt_bt[BTC_CNT_BT_TRX] > (cnt_bt_all + 50) || + cnt_bt_all > (coex_sta->cnt_bt[BTC_CNT_BT_TRX] + 50)) && + coex_dm->bt_status == BTC_BTSTATUS_NCON_IDLE) + is_run_coex = _TRUE; + + coex_sta->cnt_bt[BTC_CNT_BT_TRX] = cnt_bt_all; + + return is_run_coex; +} +#endif + +/* ************************************ + * Extern functions called by other module + * ************************************ */ +u8 EXhalbtcoutsrc_BindBtCoexWithAdapter(void *padapter) +{ + PBTC_COEXIST pBtCoexist = &GLBtCoexist; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA((PADAPTER)padapter); + + if (pBtCoexist->bBinded) + return _FALSE; + else + pBtCoexist->bBinded = _TRUE; + + pBtCoexist->statistics.cnt_bind++; + + pBtCoexist->Adapter = padapter; + pBtCoexist->odm_priv = (void *)&(pHalData->odmpriv); + + pBtCoexist->stack_info.profile_notified = _FALSE; + + pBtCoexist->bt_info.bt_ctrl_agg_buf_size = _FALSE; + pBtCoexist->bt_info.agg_buf_size = 5; + + pBtCoexist->bt_info.increase_scan_dev_num = _FALSE; + pBtCoexist->bt_info.miracast_plus_bt = _FALSE; + + /* for btc common architecture, inform chip type to coex. mechanism */ + if(IS_HARDWARE_TYPE_8822C(padapter)) { +#ifdef CONFIG_RTL8822C + pBtCoexist->chip_type = BTC_CHIP_RTL8822C; + pBtCoexist->chip_para = &btc_chip_para_8822c; +#endif + } +#ifdef CONFIG_RTL8192F + else if (IS_HARDWARE_TYPE_8192F(padapter)) { + pBtCoexist->chip_type = BTC_CHIP_RTL8725A; + pBtCoexist->chip_para = &btc_chip_para_8192f; + } +#endif +#ifdef PLATFORM_LINUX +#ifdef CONFIG_RTL8723F + else if (IS_HARDWARE_TYPE_8723F(padapter)) { + pBtCoexist->chip_type = BTC_CHIP_RTL8723F; + pBtCoexist->chip_para = &btc_chip_para_8723f; + } +#endif +#endif + else { + pBtCoexist->chip_type = BTC_CHIP_UNDEF; + pBtCoexist->chip_para = NULL; + } + + return _TRUE; +} + +void EXhalbtcoutsrc_AntInfoSetting(void *padapter) +{ + PBTC_COEXIST pBtCoexist = &GLBtCoexist; + u8 antNum = 1, singleAntPath = 0; + + antNum = rtw_btcoex_get_pg_ant_num((PADAPTER)padapter); + EXhalbtcoutsrc_SetAntNum(BT_COEX_ANT_TYPE_PG, antNum); + + if (antNum == 1) { + singleAntPath = rtw_btcoex_get_pg_single_ant_path((PADAPTER)padapter); + EXhalbtcoutsrc_SetSingleAntPath(singleAntPath); + } + + pBtCoexist->board_info.customerID = RT_CID_DEFAULT; + pBtCoexist->board_info.customer_id = RT_CID_DEFAULT; + + /* set default antenna position to main port */ + pBtCoexist->board_info.btdm_ant_pos = BTC_ANTENNA_AT_MAIN_PORT; + + pBtCoexist->board_info.btdm_ant_det_finish = _FALSE; + pBtCoexist->board_info.btdm_ant_num_by_ant_det = 1; + + pBtCoexist->board_info.tfbga_package = rtw_btcoex_is_tfbga_package_type((PADAPTER)padapter); + + pBtCoexist->board_info.rfe_type = rtw_btcoex_get_pg_rfe_type((PADAPTER)padapter); + + pBtCoexist->board_info.ant_div_cfg = rtw_btcoex_get_ant_div_cfg((PADAPTER)padapter); + + pBtCoexist->board_info.ant_distance = 10; +} + +u8 EXhalbtcoutsrc_InitlizeVariables(void *padapter) +{ + PBTC_COEXIST pBtCoexist = &GLBtCoexist; + + /* pBtCoexist->statistics.cntBind++; */ + + halbtcoutsrc_DbgInit(); + + halbtcoutsrc_coex_offload_init(); + +#ifdef CONFIG_PCI_HCI + pBtCoexist->chip_interface = BTC_INTF_PCI; +#elif defined(CONFIG_USB_HCI) + pBtCoexist->chip_interface = BTC_INTF_USB; +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pBtCoexist->chip_interface = BTC_INTF_SDIO; +#else + pBtCoexist->chip_interface = BTC_INTF_UNKNOWN; +#endif + + EXhalbtcoutsrc_BindBtCoexWithAdapter(padapter); + + pBtCoexist->btc_read_1byte = halbtcoutsrc_Read1Byte; + pBtCoexist->btc_write_1byte = halbtcoutsrc_Write1Byte; + pBtCoexist->btc_write_1byte_bitmask = halbtcoutsrc_BitMaskWrite1Byte; + pBtCoexist->btc_read_2byte = halbtcoutsrc_Read2Byte; + pBtCoexist->btc_write_2byte = halbtcoutsrc_Write2Byte; + pBtCoexist->btc_read_4byte = halbtcoutsrc_Read4Byte; + pBtCoexist->btc_write_4byte = halbtcoutsrc_Write4Byte; + pBtCoexist->btc_write_local_reg_1byte = halbtcoutsrc_WriteLocalReg1Byte; + + pBtCoexist->btc_read_linderct = halbtcoutsrc_ReadLIndirectReg; + pBtCoexist->btc_write_linderct = halbtcoutsrc_WriteLIndirectReg; + + pBtCoexist->btc_read_scbd = halbtcoutsrc_Read_scbd; + pBtCoexist->btc_read_scbd_32bit = halbtcoutsrc_Read_scbd_32bit; + pBtCoexist->btc_write_scbd = halbtcoutsrc_Write_scbd; + pBtCoexist->btc_write_scbd_32bit = halbtcoutsrc_Write_scbd_32bit; + + pBtCoexist->btc_set_bb_reg = halbtcoutsrc_SetBbReg; + pBtCoexist->btc_get_bb_reg = halbtcoutsrc_GetBbReg; + + pBtCoexist->btc_set_rf_reg = halbtcoutsrc_SetRfReg; + pBtCoexist->btc_get_rf_reg = halbtcoutsrc_GetRfReg; + + pBtCoexist->btc_fill_h2c = halbtcoutsrc_FillH2cCmd; + pBtCoexist->btc_disp_dbg_msg = halbtcoutsrc_DisplayDbgMsg; + + pBtCoexist->btc_get = halbtcoutsrc_Get; + pBtCoexist->btc_set = halbtcoutsrc_Set; + pBtCoexist->btc_get_bt_reg = halbtcoutsrc_GetBtReg; + pBtCoexist->btc_set_bt_reg = halbtcoutsrc_SetBtReg; + pBtCoexist->btc_set_bt_ant_detection = halbtcoutsrc_SetBtAntDetection; + pBtCoexist->btc_set_bt_trx_mask = halbtcoutsrc_SetBtTRXMASK; + pBtCoexist->btc_coex_h2c_process = halbtcoutsrc_CoexH2cProcess; + pBtCoexist->btc_get_bt_coex_supported_feature = halbtcoutsrc_GetBtCoexSupportedFeature; + pBtCoexist->btc_get_bt_coex_supported_version= halbtcoutsrc_GetBtCoexSupportedVersion; + pBtCoexist->btc_get_ant_det_val_from_bt = halbtcoutsrc_GetAntDetValFromBt; + pBtCoexist->btc_get_ble_scan_type_from_bt = halbtcoutsrc_GetBleScanTypeFromBt; + pBtCoexist->btc_get_ble_scan_para_from_bt = halbtcoutsrc_GetBleScanParaFromBt; + pBtCoexist->btc_get_bt_afh_map_from_bt = halbtcoutsrc_GetBtAFHMapFromBt; + pBtCoexist->btc_get_bt_phydm_version = halbtcoutsrc_GetPhydmVersion; + pBtCoexist->btc_set_timer = halbtcoutsrc_SetTimer; + pBtCoexist->btc_set_atomic= halbtcoutsrc_SetAtomic; + pBtCoexist->btc_phydm_modify_RA_PCR_threshold = halbtcoutsrc_phydm_modify_RA_PCR_threshold; + pBtCoexist->btc_phydm_query_PHY_counter = halbtcoutsrc_phydm_query_PHY_counter; + pBtCoexist->btc_reduce_wl_tx_power = halbtcoutsrc_reduce_wl_tx_power; + pBtCoexist->btc_phydm_modify_antdiv_hwsw = halbtcoutsrc_phydm_modify_AntDiv_HwSw; + + pBtCoexist->cli_buf = &GLBtcDbgBuf[0]; + + GLBtcWiFiInScanState = _FALSE; + + GLBtcWiFiInIQKState = _FALSE; + + GLBtcWiFiInIPS = _FALSE; + + GLBtcWiFiInLPS = _FALSE; + + GLBtcBtCoexAliveRegistered = _FALSE; + + /* BT Control H2C/C2H*/ + GLBtcBtMpOperSeq = 0; + _rtw_mutex_init(&GLBtcBtMpOperLock); + rtw_init_timer(&GLBtcBtMpOperTimer, padapter, _btmpoper_timer_hdl, pBtCoexist); + _rtw_init_sema(&GLBtcBtMpRptSema, 0); + GLBtcBtMpRptSeq = 0; + GLBtcBtMpRptStatus = 0; + _rtw_memset(GLBtcBtMpRptRsp, 0, C2H_MAX_SIZE); + GLBtcBtMpRptRspSize = 0; + GLBtcBtMpRptWait = _FALSE; + GLBtcBtMpRptWiFiOK = _FALSE; + GLBtcBtMpRptBTOK = _FALSE; + + return _TRUE; +} + +void EXhalbtcoutsrc_PowerOnSetting(PBTC_COEXIST pBtCoexist) +{ + HAL_DATA_TYPE *pHalData = NULL; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pHalData = GET_HAL_DATA((PADAPTER)pBtCoexist->Adapter); + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_power_on_setting(pBtCoexist); + +#else + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8723B + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_power_on_setting(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_power_on_setting(pBtCoexist); +#endif + } + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_power_on_setting(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_power_on_setting(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_power_on_setting(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8821A + else if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_power_on_setting(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_power_on_setting(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8822B + else if ((IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) && (pHalData->EEPROMBluetoothCoexist == _TRUE)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_power_on_setting(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_power_on_setting(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8821C + else if ((IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) && (pHalData->EEPROMBluetoothCoexist == _TRUE)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_power_on_setting(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_power_on_setting(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8814A + if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_power_on_setting(pBtCoexist); + /* else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8814a1ant_power_on_setting(pBtCoexist); */ + } +#endif + +#endif +} + +void EXhalbtcoutsrc_PreLoadFirmware(PBTC_COEXIST pBtCoexist) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_pre_load_firmware++; + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8723B + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_pre_load_firmware(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_pre_load_firmware(pBtCoexist); +#endif + } + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_pre_load_firmware(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_pre_load_firmware(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_pre_load_firmware(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_pre_load_firmware(pBtCoexist); + } +#endif +} + +void EXhalbtcoutsrc_init_hw_config(PBTC_COEXIST pBtCoexist, u8 bWifiOnly) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_init_hw_config++; + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_init_hw_config(pBtCoexist, bWifiOnly); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_init_hw_config(pBtCoexist, bWifiOnly); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_init_hw_config(pBtCoexist, bWifiOnly); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_init_hw_config(pBtCoexist, bWifiOnly); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_init_hw_config(pBtCoexist, bWifiOnly); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_init_hw_config(pBtCoexist, bWifiOnly); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_init_hw_config(pBtCoexist, bWifiOnly); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_init_hw_config(pBtCoexist, bWifiOnly); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_init_hw_config(pBtCoexist, bWifiOnly); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_init_hw_config(pBtCoexist, bWifiOnly); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_init_hw_config(pBtCoexist, bWifiOnly); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_init_hw_config(pBtCoexist, bWifiOnly); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_init_hw_config(pBtCoexist, bWifiOnly); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_init_hw_config(pBtCoexist, bWifiOnly); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_init_hw_config(pBtCoexist, bWifiOnly); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_init_hw_config(pBtCoexist, bWifiOnly); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_init_hw_config(pBtCoexist, bWifiOnly); + } +#endif + +#endif +} + +void EXhalbtcoutsrc_init_coex_dm(PBTC_COEXIST pBtCoexist) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_init_coex_dm++; + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_init_coex_dm(pBtCoexist); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_init_coex_dm(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_init_coex_dm(pBtCoexist); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_init_coex_dm(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_init_coex_dm(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_init_coex_dm(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_init_coex_dm(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_init_coex_dm(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_init_coex_dm(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_init_coex_dm(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_init_coex_dm(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_init_coex_dm(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_init_coex_dm(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_init_coex_dm(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_init_coex_dm(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_init_coex_dm(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_init_coex_dm(pBtCoexist); + } +#endif + +#endif + + pBtCoexist->initilized = _TRUE; +} + +void EXhalbtcoutsrc_ips_notify(PBTC_COEXIST pBtCoexist, u8 type) +{ + u8 ipsType; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_ips_notify++; + if (pBtCoexist->manual_control) + return; + + if (IPS_NONE == type) { + ipsType = BTC_IPS_LEAVE; + GLBtcWiFiInIPS = _FALSE; + } else { + ipsType = BTC_IPS_ENTER; + GLBtcWiFiInIPS = _TRUE; + } + + /* All notify is called in cmd thread, don't need to leave low power again + * halbtcoutsrc_LeaveLowPower(pBtCoexist); */ + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_ips_notify(pBtCoexist, ipsType); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_ips_notify(pBtCoexist, ipsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_ips_notify(pBtCoexist, ipsType); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_ips_notify(pBtCoexist, ipsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_ips_notify(pBtCoexist, ipsType); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_ips_notify(pBtCoexist, ipsType); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_ips_notify(pBtCoexist, ipsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_ips_notify(pBtCoexist, ipsType); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_ips_notify(pBtCoexist, ipsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_ips_notify(pBtCoexist, ipsType); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_ips_notify(pBtCoexist, ipsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_ips_notify(pBtCoexist, ipsType); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_ips_notify(pBtCoexist, ipsType); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_ips_notify(pBtCoexist, ipsType); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_ips_notify(pBtCoexist, ipsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_ips_notify(pBtCoexist, ipsType); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_ips_notify(pBtCoexist, ipsType); + } +#endif + +#endif + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +void EXhalbtcoutsrc_lps_notify(PBTC_COEXIST pBtCoexist, u8 type) +{ + u8 lpsType; + + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_lps_notify++; + if (pBtCoexist->manual_control) + return; + + if (PS_MODE_ACTIVE == type) { + lpsType = BTC_LPS_DISABLE; + GLBtcWiFiInLPS = _FALSE; + } else { + lpsType = BTC_LPS_ENABLE; + GLBtcWiFiInLPS = _TRUE; + } + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_lps_notify(pBtCoexist, lpsType); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_lps_notify(pBtCoexist, lpsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_lps_notify(pBtCoexist, lpsType); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_lps_notify(pBtCoexist, lpsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_lps_notify(pBtCoexist, lpsType); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_lps_notify(pBtCoexist, lpsType); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_lps_notify(pBtCoexist, lpsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_lps_notify(pBtCoexist, lpsType); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_lps_notify(pBtCoexist, lpsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_lps_notify(pBtCoexist, lpsType); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_lps_notify(pBtCoexist, lpsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_lps_notify(pBtCoexist, lpsType); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_lps_notify(pBtCoexist, lpsType); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_lps_notify(pBtCoexist, lpsType); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_lps_notify(pBtCoexist, lpsType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_lps_notify(pBtCoexist, lpsType); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_lps_notify(pBtCoexist, lpsType); + } +#endif + +#endif +} + +void EXhalbtcoutsrc_scan_notify(PBTC_COEXIST pBtCoexist, u8 type) +{ + u8 scanType; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + pBtCoexist->statistics.cnt_scan_notify++; + if (pBtCoexist->manual_control) + return; + + if (type) { + scanType = BTC_SCAN_START; + GLBtcWiFiInScanState = _TRUE; + } else { + scanType = BTC_SCAN_FINISH; + GLBtcWiFiInScanState = _FALSE; + } + + /* All notify is called in cmd thread, don't need to leave low power again + * halbtcoutsrc_LeaveLowPower(pBtCoexist); */ + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_scan_notify(pBtCoexist, scanType); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_scan_notify(pBtCoexist, scanType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_scan_notify(pBtCoexist, scanType); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_scan_notify(pBtCoexist, scanType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_scan_notify(pBtCoexist, scanType); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_scan_notify(pBtCoexist, scanType); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_scan_notify(pBtCoexist, scanType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_scan_notify(pBtCoexist, scanType); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_scan_notify(pBtCoexist, scanType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_scan_notify(pBtCoexist, scanType); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_scan_notify(pBtCoexist, scanType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_scan_notify(pBtCoexist, scanType); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_scan_notify(pBtCoexist, scanType); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_scan_notify(pBtCoexist, scanType); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_scan_notify(pBtCoexist, scanType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_scan_notify(pBtCoexist, scanType); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_scan_notify(pBtCoexist, scanType); + } +#endif + +#endif + + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +void EXhalbtcoutsrc_SetAntennaPathNotify(PBTC_COEXIST pBtCoexist, u8 type) +{ +#if 0 + u8 switchType; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + if (pBtCoexist->manual_control) + return; + + halbtcoutsrc_LeaveLowPower(pBtCoexist); + + switchType = type; + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_set_antenna_notify(pBtCoexist, type); + } + if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_set_antenna_notify(pBtCoexist, type); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_set_antenna_notify(pBtCoexist, type); + } + + halbtcoutsrc_NormalLowPower(pBtCoexist); +#endif +} + +void EXhalbtcoutsrc_connect_notify(PBTC_COEXIST pBtCoexist, u8 assoType) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + pBtCoexist->statistics.cnt_connect_notify++; + if (pBtCoexist->manual_control) + return; + + /* All notify is called in cmd thread, don't need to leave low power again + * halbtcoutsrc_LeaveLowPower(pBtCoexist); */ +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_connect_notify(pBtCoexist, assoType); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_connect_notify(pBtCoexist, assoType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_connect_notify(pBtCoexist, assoType); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_connect_notify(pBtCoexist, assoType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_connect_notify(pBtCoexist, assoType); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_connect_notify(pBtCoexist, assoType); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_connect_notify(pBtCoexist, assoType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_connect_notify(pBtCoexist, assoType); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_connect_notify(pBtCoexist, assoType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_connect_notify(pBtCoexist, assoType); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_connect_notify(pBtCoexist, assoType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_connect_notify(pBtCoexist, assoType); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_connect_notify(pBtCoexist, assoType); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_connect_notify(pBtCoexist, assoType); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_connect_notify(pBtCoexist, assoType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_connect_notify(pBtCoexist, assoType); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_connect_notify(pBtCoexist, assoType); + } +#endif + +#endif + + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +void EXhalbtcoutsrc_media_status_notify(PBTC_COEXIST pBtCoexist, RT_MEDIA_STATUS mediaStatus) +{ + u8 mStatus = BTC_MEDIA_MAX; + PADAPTER adapter = NULL; + HAL_DATA_TYPE *hal = NULL; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + if (pBtCoexist->manual_control) + return; + + pBtCoexist->statistics.cnt_media_status_notify++; + adapter = (PADAPTER)pBtCoexist->Adapter; + hal = GET_HAL_DATA(adapter); + + if (RT_MEDIA_CONNECT == mediaStatus) { + if (hal->current_band_type == BAND_ON_2_4G) + mStatus = BTC_MEDIA_CONNECT; + else if (hal->current_band_type == BAND_ON_5G) + mStatus = BTC_MEDIA_CONNECT_5G; + else { + mStatus = BTC_MEDIA_CONNECT; + RTW_ERR("%s unknow band type\n", __func__); + } + } else + mStatus = BTC_MEDIA_DISCONNECT; + + /* All notify is called in cmd thread, don't need to leave low power again + * halbtcoutsrc_LeaveLowPower(pBtCoexist); */ +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_media_status_notify(pBtCoexist, mStatus); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + /* compatible for 8821A */ + if (mStatus == BTC_MEDIA_CONNECT_5G) + mStatus = BTC_MEDIA_CONNECT; + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_media_status_notify(pBtCoexist, mStatus); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_media_status_notify(pBtCoexist, mStatus); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_media_status_notify(pBtCoexist, mStatus); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_media_status_notify(pBtCoexist, mStatus); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_media_status_notify(pBtCoexist, mStatus); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_media_status_notify(pBtCoexist, mStatus); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_media_status_notify(pBtCoexist, mStatus); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_media_status_notify(pBtCoexist, mStatus); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_media_status_notify(pBtCoexist, mStatus); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + /* compatible for 8812A */ + if (mStatus == BTC_MEDIA_CONNECT_5G) + mStatus = BTC_MEDIA_CONNECT; + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_media_status_notify(pBtCoexist, mStatus); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_media_status_notify(pBtCoexist, mStatus); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_media_status_notify(pBtCoexist, mStatus); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_media_status_notify(pBtCoexist, mStatus); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_media_status_notify(pBtCoexist, mStatus); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_media_status_notify(pBtCoexist, mStatus); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_media_status_notify(pBtCoexist, mStatus); + } +#endif + +#endif + + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +void EXhalbtcoutsrc_specific_packet_notify(PBTC_COEXIST pBtCoexist, u8 pktType) +{ + u8 packetType; + PADAPTER adapter = NULL; + HAL_DATA_TYPE *hal = NULL; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + if (pBtCoexist->manual_control) + return; + + pBtCoexist->statistics.cnt_specific_packet_notify++; + adapter = (PADAPTER)pBtCoexist->Adapter; + hal = GET_HAL_DATA(adapter); + + if (PACKET_DHCP == pktType) + packetType = BTC_PACKET_DHCP; + else if (PACKET_EAPOL == pktType) + packetType = BTC_PACKET_EAPOL; + else if (PACKET_ARP == pktType) + packetType = BTC_PACKET_ARP; + else { + packetType = BTC_PACKET_UNKNOWN; + return; + } + + if (hal->current_band_type == BAND_ON_5G) + packetType |= BTC_5G_BAND; + + /* All notify is called in cmd thread, don't need to leave low power again + * halbtcoutsrc_LeaveLowPower(pBtCoexist); */ +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_specific_packet_notify(pBtCoexist, packetType); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + /* compatible for 8821A */ + if (hal->current_band_type == BAND_ON_5G) + packetType &= ~BTC_5G_BAND; + + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_specific_packet_notify(pBtCoexist, packetType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_specific_packet_notify(pBtCoexist, packetType); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_specific_packet_notify(pBtCoexist, packetType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_specific_packet_notify(pBtCoexist, packetType); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_specific_packet_notify(pBtCoexist, packetType); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_specific_packet_notify(pBtCoexist, packetType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_specific_packet_notify(pBtCoexist, packetType); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_specific_packet_notify(pBtCoexist, packetType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_specific_packet_notify(pBtCoexist, packetType); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + /* compatible for 8812A */ + if (hal->current_band_type == BAND_ON_5G) + packetType &= ~BTC_5G_BAND; + + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_specific_packet_notify(pBtCoexist, packetType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_specific_packet_notify(pBtCoexist, packetType); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_specific_packet_notify(pBtCoexist, packetType); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_specific_packet_notify(pBtCoexist, packetType); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_specific_packet_notify(pBtCoexist, packetType); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_specific_packet_notify(pBtCoexist, packetType); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_specific_packet_notify(pBtCoexist, packetType); + } +#endif + +#endif + + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +void EXhalbtcoutsrc_bt_info_notify(PBTC_COEXIST pBtCoexist, u8 *tmpBuf, u8 length) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_bt_info_notify++; + + /* All notify is called in cmd thread, don't need to leave low power again + * halbtcoutsrc_LeaveLowPower(pBtCoexist); */ +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_bt_info_notify(pBtCoexist, tmpBuf, length); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_bt_info_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_bt_info_notify(pBtCoexist, tmpBuf, length); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_bt_info_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_bt_info_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_bt_info_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_bt_info_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_bt_info_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_bt_info_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_bt_info_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_bt_info_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_bt_info_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_bt_info_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_bt_info_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_bt_info_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_bt_info_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_bt_info_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#endif + + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +void EXhalbtcoutsrc_WlFwDbgInfoNotify(PBTC_COEXIST pBtCoexist, u8* tmpBuf, u8 length) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_wl_fwdbginfo_notify(pBtCoexist, tmpBuf, length); +#else + + if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8703B + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_wl_fwdbginfo_notify(pBtCoexist, tmpBuf, length); +#endif + } + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_wl_fwdbginfo_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_wl_fwdbginfo_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_wl_fwdbginfo_notify(pBtCoexist, tmpBuf, length); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_wl_fwdbginfo_notify(pBtCoexist, tmpBuf, length); + } +#endif + +#endif +} + +void EXhalbtcoutsrc_rx_rate_change_notify(PBTC_COEXIST pBtCoexist, u8 is_data_frame, u8 btc_rate_id) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_rate_id_notify++; + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_rx_rate_change_notify(pBtCoexist, is_data_frame, btc_rate_id); +#else + + if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8703B + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_rx_rate_change_notify(pBtCoexist, is_data_frame, btc_rate_id); +#endif + } + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_rx_rate_change_notify(pBtCoexist, is_data_frame, btc_rate_id); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_rx_rate_change_notify(pBtCoexist, is_data_frame, btc_rate_id); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_rx_rate_change_notify(pBtCoexist, is_data_frame, btc_rate_id); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_rx_rate_change_notify(pBtCoexist, is_data_frame, btc_rate_id); + } +#endif + +#endif +} + +void +EXhalbtcoutsrc_RfStatusNotify( + PBTC_COEXIST pBtCoexist, + u8 type +) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + pBtCoexist->statistics.cnt_rf_status_notify++; + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_rf_status_notify(pBtCoexist, type); +#else + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8723B + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_rf_status_notify(pBtCoexist, type); +#endif + } + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_rf_status_notify(pBtCoexist, type); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_rf_status_notify(pBtCoexist, type); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_rf_status_notify(pBtCoexist, type); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_rf_status_notify(pBtCoexist, type); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_rf_status_notify(pBtCoexist, type); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_rf_status_notify(pBtCoexist, type); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_rf_status_notify(pBtCoexist, type); + } +#endif + +#endif +} + +void EXhalbtcoutsrc_StackOperationNotify(PBTC_COEXIST pBtCoexist, u8 type) +{ +#if 0 + u8 stackOpType; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + pBtCoexist->statistics.cntStackOperationNotify++; + if (pBtCoexist->manual_control) + return; + + if ((HCI_BT_OP_INQUIRY_START == type) || + (HCI_BT_OP_PAGING_START == type) || + (HCI_BT_OP_PAIRING_START == type)) + stackOpType = BTC_STACK_OP_INQ_PAGE_PAIR_START; + else if ((HCI_BT_OP_INQUIRY_FINISH == type) || + (HCI_BT_OP_PAGING_SUCCESS == type) || + (HCI_BT_OP_PAGING_UNSUCCESS == type) || + (HCI_BT_OP_PAIRING_FINISH == type)) + stackOpType = BTC_STACK_OP_INQ_PAGE_PAIR_FINISH; + else + stackOpType = BTC_STACK_OP_NONE; + +#endif +} + +void EXhalbtcoutsrc_halt_notify(PBTC_COEXIST pBtCoexist) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_halt_notify++; + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_halt_notify(pBtCoexist); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_halt_notify(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_halt_notify(pBtCoexist); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_halt_notify(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_halt_notify(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_halt_notify(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_halt_notify(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_halt_notify(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_halt_notify(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_halt_notify(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_halt_notify(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_halt_notify(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_halt_notify(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_halt_notify(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_halt_notify(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_halt_notify(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_halt_notify(pBtCoexist); + } +#endif + +#endif +} + +void EXhalbtcoutsrc_SwitchBtTRxMask(PBTC_COEXIST pBtCoexist) +{ + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) { + halbtcoutsrc_SetBtReg(pBtCoexist, 0, 0x3c, 0x01); /* BT goto standby while GNT_BT 1-->0 */ + } else if (pBtCoexist->board_info.btdm_ant_num == 1) { + halbtcoutsrc_SetBtReg(pBtCoexist, 0, 0x3c, 0x15); /* BT goto standby while GNT_BT 1-->0 */ + } + } +} + +void EXhalbtcoutsrc_pnp_notify(PBTC_COEXIST pBtCoexist, u8 pnpState) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_pnp_notify++; + + /* */ + /* currently only 1ant we have to do the notification, */ + /* once pnp is notified to sleep state, we have to leave LPS that we can sleep normally. */ + /* */ +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_pnp_notify(pBtCoexist, pnpState); +#else + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8723B + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_pnp_notify(pBtCoexist, pnpState); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_pnp_notify(pBtCoexist, pnpState); +#endif + } + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_pnp_notify(pBtCoexist, pnpState); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_pnp_notify(pBtCoexist, pnpState); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_pnp_notify(pBtCoexist, pnpState); + } +#endif + +#ifdef CONFIG_RTL8821A + else if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_pnp_notify(pBtCoexist, pnpState); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_pnp_notify(pBtCoexist, pnpState); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_pnp_notify(pBtCoexist, pnpState); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_pnp_notify(pBtCoexist, pnpState); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_pnp_notify(pBtCoexist, pnpState); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_pnp_notify(pBtCoexist, pnpState); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_pnp_notify(pBtCoexist, pnpState); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_pnp_notify(pBtCoexist, pnpState); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_pnp_notify(pBtCoexist, pnpState); + } +#endif + +#endif +} + +void EXhalbtcoutsrc_CoexDmSwitch(PBTC_COEXIST pBtCoexist) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + pBtCoexist->statistics.cnt_coex_dm_switch++; + + halbtcoutsrc_LeaveLowPower(pBtCoexist); + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8723B + if (pBtCoexist->board_info.btdm_ant_num == 1) { + pBtCoexist->stop_coex_dm = TRUE; + ex_halbtc8723b1ant_coex_dm_reset(pBtCoexist); + EXhalbtcoutsrc_SetAntNum(BT_COEX_ANT_TYPE_DETECTED, 2); + ex_halbtc8723b2ant_init_hw_config(pBtCoexist, FALSE); + ex_halbtc8723b2ant_init_coex_dm(pBtCoexist); + pBtCoexist->stop_coex_dm = FALSE; + } +#endif + } + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) { + pBtCoexist->stop_coex_dm = TRUE; + ex_halbtc8723d1ant_coex_dm_reset(pBtCoexist); + EXhalbtcoutsrc_SetAntNum(BT_COEX_ANT_TYPE_DETECTED, 2); + ex_halbtc8723d2ant_init_hw_config(pBtCoexist, FALSE); + ex_halbtc8723d2ant_init_coex_dm(pBtCoexist); + pBtCoexist->stop_coex_dm = FALSE; + } + } +#endif + + halbtcoutsrc_NormalLowPower(pBtCoexist); +} + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) +void EXhalbtcoutsrc_TimerNotify(PBTC_COEXIST pBtCoexist, u32 timer_type) +{ + rtw_btc_ex_timerup_notify(pBtCoexist, timer_type); +} + +void EXhalbtcoutsrc_WLStatusChangeNotify(PBTC_COEXIST pBtCoexist, u32 change_type) +{ + rtw_btc_ex_wl_status_change_notify(pBtCoexist, change_type); +} + +u32 EXhalbtcoutsrc_CoexTimerCheck(PBTC_COEXIST pBtCoexist) +{ + u32 i, timer_map = 0; + + for (i = 0; i < BTC_TIMER_MAX; i++) { + if (pBtCoexist->coex_sta.cnt_timer[i] > 0) { + if (pBtCoexist->coex_sta.cnt_timer[i] == 1) { + timer_map |= BIT(i); + RTW_DBG("[BTC], %s(): timer_map = 0x%x\n", __func__, timer_map); + } + + pBtCoexist->coex_sta.cnt_timer[i]--; + } + } + + return timer_map; +} + +u32 EXhalbtcoutsrc_WLStatusCheck(PBTC_COEXIST pBtCoexist) +{ + struct btc_wifi_link_info link_info; + struct btc_coex_sta *coex_sta = &pBtCoexist->coex_sta; + const struct btc_chip_para *chip_para = pBtCoexist->chip_para; + u32 change_map = 0; + static bool wl_busy_pre; + bool wl_busy = _FALSE, bt_ctr_change = _FALSE; + s32 wl_rssi; + u32 traffic_dir; + u8 i, tmp; + static u8 rssi_step_pre = 5, wl_noisy_level_pre = 4; + + halbtcoutsrc_wl_noisy_detect(pBtCoexist); + bt_ctr_change = halbtcoutsrc_btc_monitor_bt_ctr(pBtCoexist); + + /* WL busy to idle or idle to busy */ + pBtCoexist->btc_get(pBtCoexist, BTC_GET_BL_WIFI_BUSY, &wl_busy); + if (wl_busy != wl_busy_pre) { + if (wl_busy) + change_map |= BIT(BTC_WLSTATUS_CHANGE_TOBUSY); + else + change_map |= BIT(BTC_WLSTATUS_CHANGE_TOIDLE); + + wl_busy_pre = wl_busy; + } + + /* WL RSSI */ + pBtCoexist->btc_get(pBtCoexist, BTC_GET_S4_WIFI_RSSI, &wl_rssi); + tmp = (u8)(wl_rssi & 0xff); + for (i = 0; i < 4; i++) { + if (tmp >= chip_para->wl_rssi_step[i]) + break; + } + + if (rssi_step_pre != i) { + rssi_step_pre = i; + change_map |= BIT(BTC_WLSTATUS_CHANGE_RSSI); + } + + /* WL Link info */ + pBtCoexist->btc_get(pBtCoexist, BTC_GET_BL_WIFI_LINK_INFO, &link_info); + if (link_info.link_mode != pBtCoexist->wifi_link_info.link_mode || + link_info.sta_center_channel != + pBtCoexist->wifi_link_info.sta_center_channel || + link_info.p2p_center_channel != + pBtCoexist->wifi_link_info.p2p_center_channel || + link_info.bany_client_join_go != + pBtCoexist->wifi_link_info.bany_client_join_go) { + change_map |= BIT(BTC_WLSTATUS_CHANGE_LINKINFO); + pBtCoexist->wifi_link_info = link_info; + } + + /* WL Traffic Direction */ + pBtCoexist->btc_get(pBtCoexist, BTC_GET_U4_WIFI_TRAFFIC_DIR, &traffic_dir); + if (wl_busy && traffic_dir != pBtCoexist->wifi_link_info_ext.traffic_dir) { + change_map |= BIT(BTC_WLSTATUS_CHANGE_DIR); + pBtCoexist->wifi_link_info_ext.traffic_dir = traffic_dir; + } + + /* Noisy Detect */ + if (coex_sta->wl_noisy_level != wl_noisy_level_pre) { + change_map |= BIT(BTC_WLSTATUS_CHANGE_NOISY); + wl_noisy_level_pre = coex_sta->wl_noisy_level; + } + + /* BT Counter change > 50 */ + if (bt_ctr_change) + change_map |= BIT(BTC_WLSTATUS_CHANGE_BTCNT); + + /* CCK Lock Try */ + if (coex_sta->wl_coex_mode == BTC_WLINK_2GFREE) + coex_sta->cnt_wl[BTC_CNT_WL_2G_FDDSTAY]++; + + if (coex_sta->wl_coex_mode == BTC_WLINK_2GFREE && + coex_sta->cnt_wl[BTC_CNT_WL_2G_FDDSTAY] > BTC_2GFDD_MAX_STAY && + coex_sta->cnt_wl[BTC_CNT_WL_2G_TDDTRY] < BTC_2GTDD_MAX_TRY) { + coex_sta->cnt_wl[BTC_CNT_WL_2G_TDDTRY]++; + + RTW_DBG("[BTC], Try 2.4G coex from FDD to TDD (FDD:%d, TRY:%d)\n", + coex_sta->cnt_wl[BTC_CNT_WL_2G_FDDSTAY], + coex_sta->cnt_wl[BTC_CNT_WL_2G_TDDTRY]); + + coex_sta->cnt_wl[BTC_CNT_WL_2G_FDDSTAY] = 0; + change_map |= BIT(BTC_WLSTATUS_CHANGE_LOCKTRY); + } + + RTW_DBG("[BTC], %s(): change_map = 0x%x\n", __func__, change_map); + + return change_map; +} + +void EXhalbtcoutsrc_status_monitor(PBTC_COEXIST pBtCoexist) +{ + u32 timer_up_type = 0, wl_status_change_type = 0; + + timer_up_type = EXhalbtcoutsrc_CoexTimerCheck(pBtCoexist); + if (timer_up_type != 0) + EXhalbtcoutsrc_TimerNotify(pBtCoexist, timer_up_type); + + wl_status_change_type = EXhalbtcoutsrc_WLStatusCheck(pBtCoexist); + if (wl_status_change_type != 0) + EXhalbtcoutsrc_WLStatusChangeNotify(pBtCoexist, wl_status_change_type); + + rtw_btc_ex_periodical(pBtCoexist); +} +#endif + +void EXhalbtcoutsrc_WL_RFK_Notify(PBTC_COEXIST pBtCoexist, u8 path, u8 type, u8 state) +{ + #if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_wl_rfk_notify(pBtCoexist, path, type, state); + #endif + return; +} + +void EXhalbtcoutsrc_periodical(PBTC_COEXIST pBtCoexist) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + pBtCoexist->statistics.cnt_periodical++; + + /* Periodical should be called in cmd thread, */ + /* don't need to leave low power again + * halbtcoutsrc_LeaveLowPower(pBtCoexist); */ +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + EXhalbtcoutsrc_status_monitor(pBtCoexist); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_periodical(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) { + if (!halbtcoutsrc_UnderIps(pBtCoexist)) + ex_halbtc8821a1ant_periodical(pBtCoexist); + } +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_periodical(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_periodical(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_periodical(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_periodical(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_periodical(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_periodical(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_periodical(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_periodical(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_periodical(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_periodical(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_periodical(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_periodical(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_periodical(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_periodical(pBtCoexist); + } +#endif + +#endif + + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +void EXhalbtcoutsrc_dbg_control(PBTC_COEXIST pBtCoexist, u8 opCode, u8 opLen, u8 *pData) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->statistics.cnt_dbg_ctrl++; + + /* This function doesn't be called yet, */ + /* default no need to leave low power to avoid deadlock + * halbtcoutsrc_LeaveLowPower(pBtCoexist); */ +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + /* rtw_btc_ex_dbg_control(pBtCoexist, opCode, opLen, pData); */ +#else + + if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8192E + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_dbg_control(pBtCoexist, opCode, opLen, pData); +#endif + } + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_dbg_control(pBtCoexist, opCode, opLen, pData); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_dbg_control(pBtCoexist, opCode, opLen, pData); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) + if(pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_dbg_control(pBtCoexist, opCode, opLen, pData); +#endif + +#endif + + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +#if 0 +void +EXhalbtcoutsrc_AntennaDetection( + PBTC_COEXIST pBtCoexist, + u32 centFreq, + u32 offset, + u32 span, + u32 seconds +) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + /* Need to refine the following power save operations to enable this function in the future */ +#if 0 + IPSDisable(pBtCoexist->Adapter, FALSE, 0); + LeisurePSLeave(pBtCoexist->Adapter, LPS_DISABLE_BT_COEX); +#endif + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_AntennaDetection(pBtCoexist, centFreq, offset, span, seconds); + } + + /* IPSReturn(pBtCoexist->Adapter, 0xff); */ +} +#endif + +void EXhalbtcoutsrc_StackUpdateProfileInfo(void) +{ +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + PBTC_COEXIST pBtCoexist = &GLBtCoexist; + PADAPTER padapter = NULL; + PBT_MGNT pBtMgnt = NULL; + u8 i; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + padapter = (PADAPTER)pBtCoexist->Adapter; + pBtMgnt = &padapter->coex_info.BtMgnt; + + pBtCoexist->stack_info.profile_notified = _TRUE; + + pBtCoexist->stack_info.num_of_link = + pBtMgnt->ExtConfig.NumberOfACL + pBtMgnt->ExtConfig.NumberOfSCO; + + /* reset first */ + pBtCoexist->stack_info.bt_link_exist = _FALSE; + pBtCoexist->stack_info.sco_exist = _FALSE; + pBtCoexist->stack_info.acl_exist = _FALSE; + pBtCoexist->stack_info.a2dp_exist = _FALSE; + pBtCoexist->stack_info.hid_exist = _FALSE; + pBtCoexist->stack_info.num_of_hid = 0; + pBtCoexist->stack_info.pan_exist = _FALSE; + + if (!pBtMgnt->ExtConfig.NumberOfACL) + pBtCoexist->stack_info.min_bt_rssi = 0; + + if (pBtCoexist->stack_info.num_of_link) { + pBtCoexist->stack_info.bt_link_exist = _TRUE; + if (pBtMgnt->ExtConfig.NumberOfSCO) + pBtCoexist->stack_info.sco_exist = _TRUE; + if (pBtMgnt->ExtConfig.NumberOfACL) + pBtCoexist->stack_info.acl_exist = _TRUE; + } + + for (i = 0; i < pBtMgnt->ExtConfig.NumberOfACL; i++) { + if (BT_PROFILE_A2DP == pBtMgnt->ExtConfig.aclLink[i].BTProfile) + pBtCoexist->stack_info.a2dp_exist = _TRUE; + else if (BT_PROFILE_PAN == pBtMgnt->ExtConfig.aclLink[i].BTProfile) + pBtCoexist->stack_info.pan_exist = _TRUE; + else if (BT_PROFILE_HID == pBtMgnt->ExtConfig.aclLink[i].BTProfile) { + pBtCoexist->stack_info.hid_exist = _TRUE; + pBtCoexist->stack_info.num_of_hid++; + } else + pBtCoexist->stack_info.unknown_acl_exist = _TRUE; + } +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ +} + +void EXhalbtcoutsrc_UpdateMinBtRssi(s8 btRssi) +{ + PBTC_COEXIST pBtCoexist = &GLBtCoexist; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->stack_info.min_bt_rssi = btRssi; +} + +void EXhalbtcoutsrc_SetHciVersion(u16 hciVersion) +{ + PBTC_COEXIST pBtCoexist = &GLBtCoexist; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->stack_info.hci_version = hciVersion; +} + +void EXhalbtcoutsrc_SetBtPatchVersion(u16 btHciVersion, u16 btPatchVersion) +{ + PBTC_COEXIST pBtCoexist = &GLBtCoexist; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + pBtCoexist->bt_info.bt_real_fw_ver = btPatchVersion; + pBtCoexist->bt_info.bt_hci_ver = btHciVersion; +} + +#if 0 +void EXhalbtcoutsrc_SetBtExist(u8 bBtExist) +{ + GLBtCoexist.boardInfo.bBtExist = bBtExist; +} +#endif +void EXhalbtcoutsrc_SetChipType(u8 chipType) +{ + switch (chipType) { + default: + case BT_2WIRE: + case BT_ISSC_3WIRE: + case BT_ACCEL: + case BT_RTL8756: + GLBtCoexist.board_info.bt_chip_type = BTC_CHIP_UNDEF; + break; + case BT_CSR_BC4: + GLBtCoexist.board_info.bt_chip_type = BTC_CHIP_CSR_BC4; + break; + case BT_CSR_BC8: + GLBtCoexist.board_info.bt_chip_type = BTC_CHIP_CSR_BC8; + break; + case BT_RTL8723A: + GLBtCoexist.board_info.bt_chip_type = BTC_CHIP_RTL8723A; + break; + case BT_RTL8821: + GLBtCoexist.board_info.bt_chip_type = BTC_CHIP_RTL8821; + break; + case BT_RTL8723B: + GLBtCoexist.board_info.bt_chip_type = BTC_CHIP_RTL8723B; + break; + } +} + +void EXhalbtcoutsrc_SetAntNum(u8 type, u8 antNum) +{ + if (BT_COEX_ANT_TYPE_PG == type) { + GLBtCoexist.board_info.pg_ant_num = antNum; + GLBtCoexist.board_info.btdm_ant_num = antNum; +#if 0 + /* The antenna position: Main (default) or Aux for pgAntNum=2 && btdmAntNum =1 */ + /* The antenna position should be determined by auto-detect mechanism */ + /* The following is assumed to main, and those must be modified if y auto-detect mechanism is ready */ + if ((GLBtCoexist.board_info.pg_ant_num == 2) && (GLBtCoexist.board_info.btdm_ant_num == 1)) + GLBtCoexist.board_info.btdm_ant_pos = BTC_ANTENNA_AT_MAIN_PORT; + else + GLBtCoexist.board_info.btdm_ant_pos = BTC_ANTENNA_AT_MAIN_PORT; +#endif + } else if (BT_COEX_ANT_TYPE_ANTDIV == type) { + GLBtCoexist.board_info.btdm_ant_num = antNum; + /* GLBtCoexist.boardInfo.btdmAntPos = BTC_ANTENNA_AT_MAIN_PORT; */ + } else if (BT_COEX_ANT_TYPE_DETECTED == type) { + GLBtCoexist.board_info.btdm_ant_num = antNum; + /* GLBtCoexist.boardInfo.btdmAntPos = BTC_ANTENNA_AT_MAIN_PORT; */ + } +} + +/* + * Currently used by 8723b only, S0 or S1 + * */ +void EXhalbtcoutsrc_SetSingleAntPath(u8 singleAntPath) +{ + GLBtCoexist.board_info.single_ant_path = singleAntPath; +} + +void EXhalbtcoutsrc_DisplayBtCoexInfo(PBTC_COEXIST pBtCoexist) +{ + HAL_DATA_TYPE *pHalData = NULL; + + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + halbtcoutsrc_LeaveLowPower(pBtCoexist); + + /* To prevent the racing with IPS enter */ + halbtcoutsrc_EnterPwrLock(pBtCoexist); + +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + pHalData = GET_HAL_DATA((PADAPTER)pBtCoexist->Adapter); + + if (pHalData->EEPROMBluetoothCoexist == _TRUE) + rtw_btc_ex_display_coex_info(pBtCoexist); +#else + + if (IS_HARDWARE_TYPE_8821(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8821A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821a2ant_display_coex_info(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821a1ant_display_coex_info(pBtCoexist); +#endif + } + +#ifdef CONFIG_RTL8723B + else if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723b2ant_display_coex_info(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_display_coex_info(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8703B + else if (IS_HARDWARE_TYPE_8703B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8703b1ant_display_coex_info(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8723D + else if (IS_HARDWARE_TYPE_8723D(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8723d2ant_display_coex_info(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723d1ant_display_coex_info(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8192E + else if (IS_HARDWARE_TYPE_8192E(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8192e2ant_display_coex_info(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8192e1ant_display_coex_info(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8812A + else if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_display_coex_info(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8812a1ant_display_coex_info(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_display_coex_info(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_display_coex_info(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_display_coex_info(pBtCoexist); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_display_coex_info(pBtCoexist); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_display_coex_info(pBtCoexist); + } +#endif + +#endif + + halbtcoutsrc_ExitPwrLock(pBtCoexist); + + halbtcoutsrc_NormalLowPower(pBtCoexist); +} + +void EXhalbtcoutsrc_DisplayAntDetection(PBTC_COEXIST pBtCoexist) +{ + if (!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + halbtcoutsrc_LeaveLowPower(pBtCoexist); + + if (IS_HARDWARE_TYPE_8723B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8723B + if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8723b1ant_display_ant_detection(pBtCoexist); +#endif + } + + halbtcoutsrc_NormalLowPower(pBtCoexist); +} + +void ex_halbtcoutsrc_pta_off_on_notify(PBTC_COEXIST pBtCoexist, u8 bBTON) +{ + if (IS_HARDWARE_TYPE_8812(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8812A + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8812a2ant_pta_off_on_notify(pBtCoexist, (bBTON == _TRUE) ? BTC_BT_ON : BTC_BT_OFF); +#endif + } + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_pta_off_on_notify(pBtCoexist, (bBTON == _TRUE) ? BTC_BT_ON : BTC_BT_OFF); + } +#endif +} + +void EXhalbtcoutsrc_set_rfe_type(u8 type) +{ + GLBtCoexist.board_info.rfe_type= type; +} + +#ifdef CONFIG_RF4CE_COEXIST +void EXhalbtcoutsrc_set_rf4ce_link_state(u8 state) +{ + GLBtCoexist.rf4ce_info.link_state = state; +} + +u8 EXhalbtcoutsrc_get_rf4ce_link_state(void) +{ + return GLBtCoexist.rf4ce_info.link_state; +} +#endif + +void EXhalbtcoutsrc_switchband_notify(struct btc_coexist *pBtCoexist, u8 type) +{ + if(!halbtcoutsrc_IsBtCoexistAvailable(pBtCoexist)) + return; + + if(pBtCoexist->manual_control) + return; + + /* Driver should guarantee that the HW status isn't in low power mode */ + /* halbtcoutsrc_LeaveLowPower(pBtCoexist); */ +#if (CONFIG_BTCOEX_SUPPORT_BTC_CMN == 1) + rtw_btc_ex_switchband_notify(pBtCoexist, type); +#else + + if(IS_HARDWARE_TYPE_8822B(pBtCoexist->Adapter)) { +#ifdef CONFIG_RTL8822B + if(pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8822b1ant_switchband_notify(pBtCoexist, type); + else if(pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8822b2ant_switchband_notify(pBtCoexist, type); +#endif + } + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8821c2ant_switchband_notify(pBtCoexist, type); + else if (pBtCoexist->board_info.btdm_ant_num == 1) + ex_halbtc8821c1ant_switchband_notify(pBtCoexist, type); + } +#endif + +#ifdef CONFIG_RTL8814A + else if (IS_HARDWARE_TYPE_8814A(pBtCoexist->Adapter)) { + if (pBtCoexist->board_info.btdm_ant_num == 2) + ex_halbtc8814a2ant_switchband_notify(pBtCoexist, type); + } +#endif + +#endif + + /* halbtcoutsrc_NormalLowPower(pBtCoexist); */ +} + +u8 EXhalbtcoutsrc_rate_id_to_btc_rate_id(u8 rate_id) +{ + u8 btc_rate_id = BTC_UNKNOWN; + + switch (rate_id) { + /* CCK rates */ + case DESC_RATE1M: + btc_rate_id = BTC_CCK_1; + break; + case DESC_RATE2M: + btc_rate_id = BTC_CCK_2; + break; + case DESC_RATE5_5M: + btc_rate_id = BTC_CCK_5_5; + break; + case DESC_RATE11M: + btc_rate_id = BTC_CCK_11; + break; + + /* OFDM rates */ + case DESC_RATE6M: + btc_rate_id = BTC_OFDM_6; + break; + case DESC_RATE9M: + btc_rate_id = BTC_OFDM_9; + break; + case DESC_RATE12M: + btc_rate_id = BTC_OFDM_12; + break; + case DESC_RATE18M: + btc_rate_id = BTC_OFDM_18; + break; + case DESC_RATE24M: + btc_rate_id = BTC_OFDM_24; + break; + case DESC_RATE36M: + btc_rate_id = BTC_OFDM_36; + break; + case DESC_RATE48M: + btc_rate_id = BTC_OFDM_48; + break; + case DESC_RATE54M: + btc_rate_id = BTC_OFDM_54; + break; + + /* MCS rates */ + case DESC_RATEMCS0: + btc_rate_id = BTC_MCS_0; + break; + case DESC_RATEMCS1: + btc_rate_id = BTC_MCS_1; + break; + case DESC_RATEMCS2: + btc_rate_id = BTC_MCS_2; + break; + case DESC_RATEMCS3: + btc_rate_id = BTC_MCS_3; + break; + case DESC_RATEMCS4: + btc_rate_id = BTC_MCS_4; + break; + case DESC_RATEMCS5: + btc_rate_id = BTC_MCS_5; + break; + case DESC_RATEMCS6: + btc_rate_id = BTC_MCS_6; + break; + case DESC_RATEMCS7: + btc_rate_id = BTC_MCS_7; + break; + case DESC_RATEMCS8: + btc_rate_id = BTC_MCS_8; + break; + case DESC_RATEMCS9: + btc_rate_id = BTC_MCS_9; + break; + case DESC_RATEMCS10: + btc_rate_id = BTC_MCS_10; + break; + case DESC_RATEMCS11: + btc_rate_id = BTC_MCS_11; + break; + case DESC_RATEMCS12: + btc_rate_id = BTC_MCS_12; + break; + case DESC_RATEMCS13: + btc_rate_id = BTC_MCS_13; + break; + case DESC_RATEMCS14: + btc_rate_id = BTC_MCS_14; + break; + case DESC_RATEMCS15: + btc_rate_id = BTC_MCS_15; + break; + case DESC_RATEMCS16: + btc_rate_id = BTC_MCS_16; + break; + case DESC_RATEMCS17: + btc_rate_id = BTC_MCS_17; + break; + case DESC_RATEMCS18: + btc_rate_id = BTC_MCS_18; + break; + case DESC_RATEMCS19: + btc_rate_id = BTC_MCS_19; + break; + case DESC_RATEMCS20: + btc_rate_id = BTC_MCS_20; + break; + case DESC_RATEMCS21: + btc_rate_id = BTC_MCS_21; + break; + case DESC_RATEMCS22: + btc_rate_id = BTC_MCS_22; + break; + case DESC_RATEMCS23: + btc_rate_id = BTC_MCS_23; + break; + case DESC_RATEMCS24: + btc_rate_id = BTC_MCS_24; + break; + case DESC_RATEMCS25: + btc_rate_id = BTC_MCS_25; + break; + case DESC_RATEMCS26: + btc_rate_id = BTC_MCS_26; + break; + case DESC_RATEMCS27: + btc_rate_id = BTC_MCS_27; + break; + case DESC_RATEMCS28: + btc_rate_id = BTC_MCS_28; + break; + case DESC_RATEMCS29: + btc_rate_id = BTC_MCS_29; + break; + case DESC_RATEMCS30: + btc_rate_id = BTC_MCS_30; + break; + case DESC_RATEMCS31: + btc_rate_id = BTC_MCS_31; + break; + + case DESC_RATEVHTSS1MCS0: + btc_rate_id = BTC_VHT_1SS_MCS_0; + break; + case DESC_RATEVHTSS1MCS1: + btc_rate_id = BTC_VHT_1SS_MCS_1; + break; + case DESC_RATEVHTSS1MCS2: + btc_rate_id = BTC_VHT_1SS_MCS_2; + break; + case DESC_RATEVHTSS1MCS3: + btc_rate_id = BTC_VHT_1SS_MCS_3; + break; + case DESC_RATEVHTSS1MCS4: + btc_rate_id = BTC_VHT_1SS_MCS_4; + break; + case DESC_RATEVHTSS1MCS5: + btc_rate_id = BTC_VHT_1SS_MCS_5; + break; + case DESC_RATEVHTSS1MCS6: + btc_rate_id = BTC_VHT_1SS_MCS_6; + break; + case DESC_RATEVHTSS1MCS7: + btc_rate_id = BTC_VHT_1SS_MCS_7; + break; + case DESC_RATEVHTSS1MCS8: + btc_rate_id = BTC_VHT_1SS_MCS_8; + break; + case DESC_RATEVHTSS1MCS9: + btc_rate_id = BTC_VHT_1SS_MCS_9; + break; + + case DESC_RATEVHTSS2MCS0: + btc_rate_id = BTC_VHT_2SS_MCS_0; + break; + case DESC_RATEVHTSS2MCS1: + btc_rate_id = BTC_VHT_2SS_MCS_1; + break; + case DESC_RATEVHTSS2MCS2: + btc_rate_id = BTC_VHT_2SS_MCS_2; + break; + case DESC_RATEVHTSS2MCS3: + btc_rate_id = BTC_VHT_2SS_MCS_3; + break; + case DESC_RATEVHTSS2MCS4: + btc_rate_id = BTC_VHT_2SS_MCS_4; + break; + case DESC_RATEVHTSS2MCS5: + btc_rate_id = BTC_VHT_2SS_MCS_5; + break; + case DESC_RATEVHTSS2MCS6: + btc_rate_id = BTC_VHT_2SS_MCS_6; + break; + case DESC_RATEVHTSS2MCS7: + btc_rate_id = BTC_VHT_2SS_MCS_7; + break; + case DESC_RATEVHTSS2MCS8: + btc_rate_id = BTC_VHT_2SS_MCS_8; + break; + case DESC_RATEVHTSS2MCS9: + btc_rate_id = BTC_VHT_2SS_MCS_9; + break; + + case DESC_RATEVHTSS3MCS0: + btc_rate_id = BTC_VHT_3SS_MCS_0; + break; + case DESC_RATEVHTSS3MCS1: + btc_rate_id = BTC_VHT_3SS_MCS_1; + break; + case DESC_RATEVHTSS3MCS2: + btc_rate_id = BTC_VHT_3SS_MCS_2; + break; + case DESC_RATEVHTSS3MCS3: + btc_rate_id = BTC_VHT_3SS_MCS_3; + break; + case DESC_RATEVHTSS3MCS4: + btc_rate_id = BTC_VHT_3SS_MCS_4; + break; + case DESC_RATEVHTSS3MCS5: + btc_rate_id = BTC_VHT_3SS_MCS_5; + break; + case DESC_RATEVHTSS3MCS6: + btc_rate_id = BTC_VHT_3SS_MCS_6; + break; + case DESC_RATEVHTSS3MCS7: + btc_rate_id = BTC_VHT_3SS_MCS_7; + break; + case DESC_RATEVHTSS3MCS8: + btc_rate_id = BTC_VHT_3SS_MCS_8; + break; + case DESC_RATEVHTSS3MCS9: + btc_rate_id = BTC_VHT_3SS_MCS_9; + break; + + case DESC_RATEVHTSS4MCS0: + btc_rate_id = BTC_VHT_4SS_MCS_0; + break; + case DESC_RATEVHTSS4MCS1: + btc_rate_id = BTC_VHT_4SS_MCS_1; + break; + case DESC_RATEVHTSS4MCS2: + btc_rate_id = BTC_VHT_4SS_MCS_2; + break; + case DESC_RATEVHTSS4MCS3: + btc_rate_id = BTC_VHT_4SS_MCS_3; + break; + case DESC_RATEVHTSS4MCS4: + btc_rate_id = BTC_VHT_4SS_MCS_4; + break; + case DESC_RATEVHTSS4MCS5: + btc_rate_id = BTC_VHT_4SS_MCS_5; + break; + case DESC_RATEVHTSS4MCS6: + btc_rate_id = BTC_VHT_4SS_MCS_6; + break; + case DESC_RATEVHTSS4MCS7: + btc_rate_id = BTC_VHT_4SS_MCS_7; + break; + case DESC_RATEVHTSS4MCS8: + btc_rate_id = BTC_VHT_4SS_MCS_8; + break; + case DESC_RATEVHTSS4MCS9: + btc_rate_id = BTC_VHT_4SS_MCS_9; + break; + } + + return btc_rate_id; +} + +/* + * Description: + * Run BT-Coexist mechansim or not + * + */ +void hal_btcoex_SetBTCoexist(PADAPTER padapter, u8 bBtExist) +{ + PHAL_DATA_TYPE pHalData; + + + pHalData = GET_HAL_DATA(padapter); + pHalData->bt_coexist.bBtExist = bBtExist; +} + +/* + * Dewcription: + * Check is co-exist mechanism enabled or not + * + * Return: + * _TRUE Enable BT co-exist mechanism + * _FALSE Disable BT co-exist mechanism + */ +u8 hal_btcoex_IsBtExist(PADAPTER padapter) +{ + PHAL_DATA_TYPE pHalData; + + + pHalData = GET_HAL_DATA(padapter); + return pHalData->bt_coexist.bBtExist; +} + +u8 hal_btcoex_IsBtDisabled(PADAPTER padapter) +{ + if (!hal_btcoex_IsBtExist(padapter)) + return _TRUE; + + if (GLBtCoexist.bt_info.bt_disabled) + return _TRUE; + else + return _FALSE; +} + +void hal_btcoex_SetChipType(PADAPTER padapter, u8 chipType) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + pHalData->bt_coexist.btChipType = chipType; +} + +void hal_btcoex_SetPgAntNum(PADAPTER padapter, u8 antNum) +{ + PHAL_DATA_TYPE pHalData; + + pHalData = GET_HAL_DATA(padapter); + + pHalData->bt_coexist.btTotalAntNum = antNum; +} + +u8 hal_btcoex_Initialize(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 ret; + + _rtw_memset(&GLBtCoexist, 0, sizeof(GLBtCoexist)); + + ret = EXhalbtcoutsrc_InitlizeVariables((void *)padapter); + + return ret; +} + +void hal_btcoex_PowerOnSetting(PADAPTER padapter) +{ + EXhalbtcoutsrc_PowerOnSetting(&GLBtCoexist); +} + +void hal_btcoex_AntInfoSetting(PADAPTER padapter) +{ + hal_btcoex_SetBTCoexist(padapter, rtw_btcoex_get_bt_coexist(padapter)); + hal_btcoex_SetChipType(padapter, rtw_btcoex_get_chip_type(padapter)); + hal_btcoex_SetPgAntNum(padapter, rtw_btcoex_get_pg_ant_num(padapter)); + + EXhalbtcoutsrc_AntInfoSetting(padapter); +} + +void hal_btcoex_PowerOffSetting(PADAPTER padapter) +{ + /* Clear the WiFi on/off bit in scoreboard reg. if necessary */ + if (IS_HARDWARE_TYPE_8703B(padapter) || IS_HARDWARE_TYPE_8723D(padapter) + || IS_HARDWARE_TYPE_8821C(padapter) || IS_HARDWARE_TYPE_8822B(padapter) + || IS_HARDWARE_TYPE_8822C(padapter)) + rtw_write16(padapter, 0xaa, 0x8000); +} + +void hal_btcoex_PreLoadFirmware(PADAPTER padapter) +{ + EXhalbtcoutsrc_PreLoadFirmware(&GLBtCoexist); +} + +void hal_btcoex_InitHwConfig(PADAPTER padapter, u8 bWifiOnly) +{ + if (!hal_btcoex_IsBtExist(padapter)) + return; + + EXhalbtcoutsrc_init_hw_config(&GLBtCoexist, bWifiOnly); + EXhalbtcoutsrc_init_coex_dm(&GLBtCoexist); +} + +void hal_btcoex_IpsNotify(PADAPTER padapter, u8 type) +{ + EXhalbtcoutsrc_ips_notify(&GLBtCoexist, type); +} + +void hal_btcoex_LpsNotify(PADAPTER padapter, u8 type) +{ + EXhalbtcoutsrc_lps_notify(&GLBtCoexist, type); +} + +void hal_btcoex_ScanNotify(PADAPTER padapter, u8 type) +{ + EXhalbtcoutsrc_scan_notify(&GLBtCoexist, type); +} + +void hal_btcoex_ConnectNotify(PADAPTER padapter, u8 action) +{ + u8 assoType = 0; + u8 is_5g_band = _FALSE; + + is_5g_band = (padapter->mlmeextpriv.cur_channel > 14) ? _TRUE : _FALSE; + + if (action == _TRUE) { + if (is_5g_band == _TRUE) + assoType = BTC_ASSOCIATE_5G_START; + else + assoType = BTC_ASSOCIATE_START; + } + else { + if (is_5g_band == _TRUE) + assoType = BTC_ASSOCIATE_5G_FINISH; + else + assoType = BTC_ASSOCIATE_FINISH; + } + + EXhalbtcoutsrc_connect_notify(&GLBtCoexist, assoType); +} + +void hal_btcoex_MediaStatusNotify(PADAPTER padapter, u8 mediaStatus) +{ + EXhalbtcoutsrc_media_status_notify(&GLBtCoexist, mediaStatus); +} + +void hal_btcoex_SpecialPacketNotify(PADAPTER padapter, u8 pktType) +{ + EXhalbtcoutsrc_specific_packet_notify(&GLBtCoexist, pktType); +} + +void hal_btcoex_IQKNotify(PADAPTER padapter, u8 state) +{ + GLBtcWiFiInIQKState = state; +} + +void hal_btcoex_WLRFKNotify(PADAPTER padapter, u8 path, u8 type, u8 state) +{ + EXhalbtcoutsrc_WL_RFK_Notify(&GLBtCoexist, path, type, state); +} + +void hal_btcoex_BtInfoNotify(PADAPTER padapter, u8 length, u8 *tmpBuf) +{ + if (GLBtcWiFiInIQKState == _TRUE) + return; + + EXhalbtcoutsrc_bt_info_notify(&GLBtCoexist, tmpBuf, length); +} + +void hal_btcoex_BtMpRptNotify(PADAPTER padapter, u8 length, u8 *tmpBuf) +{ + u8 extid, status, len, seq; + + + if (GLBtcBtMpRptWait == _FALSE) + return; + + if ((length < 3) || (!tmpBuf)) + return; + + extid = tmpBuf[0]; + /* not response from BT FW then exit*/ + switch (extid) { + case C2H_WIFI_FW_ACTIVE_RSP: + GLBtcBtMpRptWiFiOK = _TRUE; + break; + + case C2H_TRIG_BY_BT_FW: + GLBtcBtMpRptBTOK = _TRUE; + + status = tmpBuf[1] & 0xF; + len = length - 3; + seq = tmpBuf[2] >> 4; + + GLBtcBtMpRptSeq = seq; + GLBtcBtMpRptStatus = status; + _rtw_memcpy(GLBtcBtMpRptRsp, tmpBuf + 3, len); + GLBtcBtMpRptRspSize = len; + + break; + + default: + return; + } + + if ((GLBtcBtMpRptWiFiOK == _TRUE) && (GLBtcBtMpRptBTOK == _TRUE)) { + GLBtcBtMpRptWait = _FALSE; + _cancel_timer_ex(&GLBtcBtMpOperTimer); + _rtw_up_sema(&GLBtcBtMpRptSema); + } +} + +void hal_btcoex_SuspendNotify(PADAPTER padapter, u8 state) +{ + switch (state) { + case BTCOEX_SUSPEND_STATE_SUSPEND: + EXhalbtcoutsrc_pnp_notify(&GLBtCoexist, BTC_WIFI_PNP_SLEEP); + break; + case BTCOEX_SUSPEND_STATE_SUSPEND_KEEP_ANT: + /* should switch to "#if 1" once all ICs' coex. revision are upgraded to support the KEEP_ANT case */ +#if 0 + EXhalbtcoutsrc_pnp_notify(&GLBtCoexist, BTC_WIFI_PNP_SLEEP_KEEP_ANT); +#else + EXhalbtcoutsrc_pnp_notify(&GLBtCoexist, BTC_WIFI_PNP_SLEEP); + EXhalbtcoutsrc_pnp_notify(&GLBtCoexist, BTC_WIFI_PNP_SLEEP_KEEP_ANT); +#endif + break; + case BTCOEX_SUSPEND_STATE_RESUME: +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + /* re-download FW after resume, inform WL FW port number */ + rtw_hal_set_wifi_btc_port_id_cmd(GLBtCoexist.Adapter); +#endif + EXhalbtcoutsrc_pnp_notify(&GLBtCoexist, BTC_WIFI_PNP_WAKE_UP); + break; + } +} + +void hal_btcoex_HaltNotify(PADAPTER padapter, u8 do_halt) +{ + if (do_halt == 1) + EXhalbtcoutsrc_halt_notify(&GLBtCoexist); + + GLBtCoexist.bBinded = _FALSE; + GLBtCoexist.Adapter = NULL; +} + +void hal_btcoex_SwitchBtTRxMask(PADAPTER padapter) +{ + EXhalbtcoutsrc_SwitchBtTRxMask(&GLBtCoexist); +} + +void hal_btcoex_Hanlder(PADAPTER padapter) +{ + u32 bt_patch_ver; + + EXhalbtcoutsrc_periodical(&GLBtCoexist); + + if (GLBtCoexist.bt_info.bt_get_fw_ver == 0) { + GLBtCoexist.btc_get(&GLBtCoexist, BTC_GET_U4_BT_PATCH_VER, &bt_patch_ver); + GLBtCoexist.bt_info.bt_get_fw_ver = bt_patch_ver; + } +} + +s32 hal_btcoex_IsBTCoexRejectAMPDU(PADAPTER padapter) +{ + return (s32)GLBtCoexist.bt_info.reject_agg_pkt; +} + +s32 hal_btcoex_IsBTCoexCtrlAMPDUSize(PADAPTER padapter) +{ + return (s32)GLBtCoexist.bt_info.bt_ctrl_agg_buf_size; +} + +u32 hal_btcoex_GetAMPDUSize(PADAPTER padapter) +{ + return (u32)GLBtCoexist.bt_info.agg_buf_size; +} + +void hal_btcoex_SetManualControl(PADAPTER padapter, u8 bmanual) +{ + GLBtCoexist.manual_control = bmanual; +} + +void hal_btcoex_set_policy_control(PADAPTER padapter, u8 btc_policy) +{ + switch (btc_policy) { + case BTCOEX_POLICY_CONTROL_AUTO: + GLBtCoexist.coex_sta.force_freerun = _FALSE; + GLBtCoexist.coex_sta.force_tdd = _FALSE; + break; + case BTCOEX_POLICY_CONTROL_FORCE_FREERUN: + GLBtCoexist.coex_sta.force_freerun = _TRUE; + GLBtCoexist.coex_sta.force_tdd = _FALSE; + break; + case BTCOEX_POLICY_CONTROL_FORCE_TDMA: + GLBtCoexist.coex_sta.force_freerun = _FALSE; + GLBtCoexist.coex_sta.force_tdd = _TRUE; + break; + } +} + +u8 hal_btcoex_1Ant(PADAPTER padapter) +{ + if (hal_btcoex_IsBtExist(padapter) == _FALSE) + return _FALSE; + + if (GLBtCoexist.board_info.btdm_ant_num == 1) + return _TRUE; + + return _FALSE; +} + +u8 hal_btcoex_IsBtControlLps(PADAPTER padapter) +{ + if (GLBtCoexist.bdontenterLPS == _TRUE) + return _TRUE; + + if (hal_btcoex_IsBtExist(padapter) == _FALSE) + return _FALSE; + + if (GLBtCoexist.bt_info.bt_disabled) + return _FALSE; + + if (GLBtCoexist.bt_info.bt_ctrl_lps) + return _TRUE; + + return _FALSE; +} + +u8 hal_btcoex_IsLpsOn(PADAPTER padapter) +{ + if (GLBtCoexist.bdontenterLPS == _TRUE) + return _FALSE; + + if (hal_btcoex_IsBtExist(padapter) == _FALSE) + return _FALSE; + + if (GLBtCoexist.bt_info.bt_disabled) + return _FALSE; + + if (GLBtCoexist.bt_info.bt_lps_on) + return _TRUE; + + return _FALSE; +} + +u8 hal_btcoex_RpwmVal(PADAPTER padapter) +{ + return GLBtCoexist.bt_info.rpwm_val; +} + +u8 hal_btcoex_LpsVal(PADAPTER padapter) +{ + return GLBtCoexist.bt_info.lps_val; +} + +u32 hal_btcoex_GetRaMask(PADAPTER padapter) +{ + if (!hal_btcoex_IsBtExist(padapter)) + return 0; + + if (GLBtCoexist.bt_info.bt_disabled) + return 0; + + /* Modify by YiWei , suggest by Cosa and Jenyu + * Remove the limit antenna number , because 2 antenna case (ex: 8192eu)also want to get BT coex report rate mask. + */ + /*if (GLBtCoexist.board_info.btdm_ant_num != 1) + return 0;*/ + + return GLBtCoexist.bt_info.ra_mask; +} + +u8 hal_btcoex_query_reduced_wl_pwr_lvl(PADAPTER padapter) +{ + return GLBtCoexist.coex_dm.cur_wl_pwr_lvl; +} + +void hal_btcoex_set_reduced_wl_pwr_lvl(PADAPTER padapter, u8 val) +{ + GLBtCoexist.coex_dm.cur_wl_pwr_lvl = val; +} + +void hal_btcoex_do_reduce_wl_pwr_lvl(PADAPTER padapter) +{ + halbtcoutsrc_reduce_wl_tx_power(&GLBtCoexist, 0); +} + +void hal_btcoex_RecordPwrMode(PADAPTER padapter, u8 *pCmdBuf, u8 cmdLen) +{ + + _rtw_memcpy(GLBtCoexist.pwrModeVal, pCmdBuf, cmdLen); +} + +void hal_btcoex_DisplayBtCoexInfo(PADAPTER padapter, u8 *pbuf, u32 bufsize) +{ + PBTCDBGINFO pinfo; + + + pinfo = &GLBtcDbgInfo; + DBG_BT_INFO_INIT(pinfo, pbuf, bufsize); + EXhalbtcoutsrc_DisplayBtCoexInfo(&GLBtCoexist); + DBG_BT_INFO_INIT(pinfo, NULL, 0); +} + +void hal_btcoex_SetDBG(PADAPTER padapter, u32 *pDbgModule) +{ + u32 i; + + + if (NULL == pDbgModule) + return; + + for (i = 0; i < COMP_MAX; i++) + GLBtcDbgType[i] = pDbgModule[i]; +} + +u32 hal_btcoex_GetDBG(PADAPTER padapter, u8 *pStrBuf, u32 bufSize) +{ + s32 count; + u8 *pstr; + u32 leftSize; + + + if ((NULL == pStrBuf) || (0 == bufSize)) + return 0; + + count = 0; + pstr = pStrBuf; + leftSize = bufSize; + /* RTW_INFO(FUNC_ADPT_FMT ": bufsize=%d\n", FUNC_ADPT_ARG(padapter), bufSize); */ + + count = rtw_sprintf(pstr, leftSize, "#define DBG\t%d\n", DBG); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + + count = rtw_sprintf(pstr, leftSize, "BTCOEX Debug Setting:\n"); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + + count = rtw_sprintf(pstr, leftSize, + "COMP_COEX: 0x%08X\n\n", + GLBtcDbgType[COMP_COEX]); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + +#if 0 + count = rtw_sprintf(pstr, leftSize, "INTERFACE Debug Setting Definition:\n"); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[0]=%d for INTF_INIT\n", + GLBtcDbgType[BTC_MSG_INTERFACE] & INTF_INIT ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[2]=%d for INTF_NOTIFY\n\n", + GLBtcDbgType[BTC_MSG_INTERFACE] & INTF_NOTIFY ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + + count = rtw_sprintf(pstr, leftSize, "ALGORITHM Debug Setting Definition:\n"); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[0]=%d for BT_RSSI_STATE\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_BT_RSSI_STATE ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[1]=%d for WIFI_RSSI_STATE\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_WIFI_RSSI_STATE ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[2]=%d for BT_MONITOR\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_BT_MONITOR ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[3]=%d for TRACE\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_TRACE ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[4]=%d for TRACE_FW\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_TRACE_FW ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[5]=%d for TRACE_FW_DETAIL\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_TRACE_FW_DETAIL ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[6]=%d for TRACE_FW_EXEC\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_TRACE_FW_EXEC ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[7]=%d for TRACE_SW\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_TRACE_SW ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[8]=%d for TRACE_SW_DETAIL\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_TRACE_SW_DETAIL ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; + count = rtw_sprintf(pstr, leftSize, "\tbit[9]=%d for TRACE_SW_EXEC\n", + GLBtcDbgType[BTC_MSG_ALGORITHM] & ALGO_TRACE_SW_EXEC ? 1 : 0); + if ((count < 0) || (count >= leftSize)) + goto exit; + pstr += count; + leftSize -= count; +#endif + +exit: + count = pstr - pStrBuf; + /* RTW_INFO(FUNC_ADPT_FMT ": usedsize=%d\n", FUNC_ADPT_ARG(padapter), count); */ + + return count; +} + +u8 hal_btcoex_IncreaseScanDeviceNum(PADAPTER padapter) +{ + if (!hal_btcoex_IsBtExist(padapter)) + return _FALSE; + + if (GLBtCoexist.bt_info.increase_scan_dev_num) + return _TRUE; + + return _FALSE; +} + +u8 hal_btcoex_IsBtLinkExist(PADAPTER padapter) +{ + if (GLBtCoexist.bt_link_info.bt_link_exist) + return _TRUE; + + return _FALSE; +} + +void hal_btcoex_SetBtPatchVersion(PADAPTER padapter, u16 btHciVer, u16 btPatchVer) +{ + EXhalbtcoutsrc_SetBtPatchVersion(btHciVer, btPatchVer); +} + +void hal_btcoex_SetHciVersion(PADAPTER padapter, u16 hciVersion) +{ + EXhalbtcoutsrc_SetHciVersion(hciVersion); +} + +void hal_btcoex_StackUpdateProfileInfo(void) +{ + EXhalbtcoutsrc_StackUpdateProfileInfo(); +} + +void hal_btcoex_pta_off_on_notify(PADAPTER padapter, u8 bBTON) +{ + ex_halbtcoutsrc_pta_off_on_notify(&GLBtCoexist, bBTON); +} + +/* + * Description: + * Setting BT coex antenna isolation type . + * coex mechanisn/ spital stream/ best throughput + * anttype = 0 , PSTDMA / 2SS / 0.5T , bad isolation , WiFi/BT ANT Distance<15cm , (<20dB) for 2,3 antenna + * anttype = 1 , PSTDMA / 1SS / 0.5T , normal isolaiton , 50cm>WiFi/BT ANT Distance>15cm , (>20dB) for 2 antenna + * anttype = 2 , TDMA / 2SS / T , normal isolaiton , 50cm>WiFi/BT ANT Distance>15cm , (>20dB) for 3 antenna + * anttype = 3 , no TDMA / 1SS / 0.5T , good isolation , WiFi/BT ANT Distance >50cm , (>40dB) for 2 antenna + * anttype = 4 , no TDMA / 2SS / T , good isolation , WiFi/BT ANT Distance >50cm , (>40dB) for 3 antenna + * wifi only throughput ~ T + * wifi/BT share one antenna with SPDT + */ +void hal_btcoex_SetAntIsolationType(PADAPTER padapter, u8 anttype) +{ + PHAL_DATA_TYPE pHalData; + PBTC_COEXIST pBtCoexist = &GLBtCoexist; + + /*RTW_INFO("####%s , anttype = %d , %d\n" , __func__ , anttype , __LINE__); */ + pHalData = GET_HAL_DATA(padapter); + + + pHalData->bt_coexist.btAntisolation = anttype; + + switch (pHalData->bt_coexist.btAntisolation) { + case 0: + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_0; + break; + case 1: + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_1; + break; + case 2: + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_2; + break; + case 3: + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_3; + break; + case 4: + pBtCoexist->board_info.ant_type = (u8)BTC_ANT_TYPE_4; + break; + } + +} + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE +int +hal_btcoex_ParseAntIsolationConfigFile( + PADAPTER Adapter, + char *buffer +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + u32 i = 0 , j = 0; + char *szLine , *ptmp; + int rtStatus = _SUCCESS; + char param_value_string[10]; + u8 param_value; + u8 anttype = 4; + + u8 ant_num = 3 , ant_distance = 50 , rfe_type = 1; + + typedef struct ant_isolation { + char *param_name; /* antenna isolation config parameter name */ + u8 *value; /* antenna isolation config parameter value */ + } ANT_ISOLATION; + + ANT_ISOLATION ant_isolation_param[] = { + {"ANT_NUMBER" , &ant_num}, + {"ANT_DISTANCE" , &ant_distance}, + {"RFE_TYPE" , &rfe_type}, + {NULL , 0} + }; + + + + /* RTW_INFO("===>Hal_ParseAntIsolationConfigFile()\n" ); */ + + ptmp = buffer; + for (szLine = GetLineFromBuffer(ptmp) ; szLine != NULL; szLine = GetLineFromBuffer(ptmp)) { + /* skip comment */ + if (IsCommentString(szLine)) + continue; + + /* RTW_INFO("%s : szLine = %s , strlen(szLine) = %d\n" , __func__ , szLine , strlen(szLine));*/ + for (j = 0 ; ant_isolation_param[j].param_name != NULL ; j++) { + if (strstr(szLine , ant_isolation_param[j].param_name) != NULL) { + i = 0; + while (i < strlen(szLine)) { + if (szLine[i] != '"') + ++i; + else { + /* skip only has one " */ + if (strpbrk(szLine , "\"") == strrchr(szLine , '"')) { + RTW_INFO("Fail to parse parameters , format error!\n"); + break; + } + _rtw_memset((void *)param_value_string , 0 , 10); + if (!ParseQualifiedString(szLine , &i , param_value_string , '"' , '"')) { + RTW_INFO("Fail to parse parameters\n"); + return _FAIL; + } else if (!GetU1ByteIntegerFromStringInDecimal(param_value_string , ant_isolation_param[j].value)) + RTW_INFO("Fail to GetU1ByteIntegerFromStringInDecimal\n"); + + break; + } + } + } + } + } + + /* YiWei 20140716 , for BT coex antenna isolation control */ + /* rfe_type = 0 was SPDT , rfe_type = 1 was coupler */ + if (ant_num == 3 && ant_distance >= 50) + anttype = 3; + else if (ant_num == 2 && ant_distance >= 50 && rfe_type == 1) + anttype = 2; + else if (ant_num == 3 && ant_distance >= 15 && ant_distance < 50) + anttype = 2; + else if (ant_num == 2 && ant_distance >= 15 && ant_distance < 50 && rfe_type == 1) + anttype = 2; + else if ((ant_num == 2 && ant_distance < 15 && rfe_type == 1) || (ant_num == 3 && ant_distance < 15)) + anttype = 1; + else if (ant_num == 2 && rfe_type == 0) + anttype = 0; + else + anttype = 0; + + hal_btcoex_SetAntIsolationType(Adapter, anttype); + + RTW_INFO("%s : ant_num = %d\n" , __func__ , ant_num); + RTW_INFO("%s : ant_distance = %d\n" , __func__ , ant_distance); + RTW_INFO("%s : rfe_type = %d\n" , __func__ , rfe_type); + /* RTW_INFO("<===Hal_ParseAntIsolationConfigFile()\n"); */ + return rtStatus; +} + + +int +hal_btcoex_AntIsolationConfig_ParaFile( + PADAPTER Adapter, + char *pFileName +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + int rlen = 0 , rtStatus = _FAIL; + + _rtw_memset(pHalData->para_file_buf , 0 , MAX_PARA_FILE_BUF_LEN); + + rtw_get_phy_file_path(Adapter, pFileName); + if (rtw_is_file_readable(rtw_phy_para_file_path) == _TRUE) { + rlen = rtw_retrieve_from_file(rtw_phy_para_file_path, pHalData->para_file_buf, MAX_PARA_FILE_BUF_LEN); + if (rlen > 0) + rtStatus = _SUCCESS; + } + + + if (rtStatus == _SUCCESS) { + /*RTW_INFO("%s(): read %s ok\n", __func__ , pFileName);*/ + rtStatus = hal_btcoex_ParseAntIsolationConfigFile(Adapter , pHalData->para_file_buf); + } else + RTW_INFO("%s(): No File %s, Load from *** Array!\n" , __func__ , pFileName); + + return rtStatus; +} +#endif /* CONFIG_LOAD_PHY_PARA_FROM_FILE */ + +u16 hal_btcoex_btreg_read(PADAPTER padapter, u8 type, u16 addr, u32 *data) +{ + u16 ret = 0; + + halbtcoutsrc_LeaveLowPower(&GLBtCoexist); + + ret = halbtcoutsrc_GetBtReg_with_status(&GLBtCoexist, type, addr, data); + + halbtcoutsrc_NormalLowPower(&GLBtCoexist); + + return ret; +} + +u16 hal_btcoex_btreg_write(PADAPTER padapter, u8 type, u16 addr, u16 val) +{ + u16 ret = 0; + + halbtcoutsrc_LeaveLowPower(&GLBtCoexist); + + ret = halbtcoutsrc_SetBtReg(&GLBtCoexist, type, addr, val); + + halbtcoutsrc_NormalLowPower(&GLBtCoexist); + + return ret; +} + +void hal_btcoex_set_rfe_type(u8 type) +{ + EXhalbtcoutsrc_set_rfe_type(type); +} + +#ifdef CONFIG_RF4CE_COEXIST +void hal_btcoex_set_rf4ce_link_state(u8 state) +{ + EXhalbtcoutsrc_set_rf4ce_link_state(state); +} + +u8 hal_btcoex_get_rf4ce_link_state(void) +{ + return EXhalbtcoutsrc_get_rf4ce_link_state(); +} +#endif /* CONFIG_RF4CE_COEXIST */ + +void hal_btcoex_switchband_notify(u8 under_scan, u8 band_type) +{ + switch (band_type) { + case BAND_ON_2_4G: + if (under_scan) + EXhalbtcoutsrc_switchband_notify(&GLBtCoexist, BTC_SWITCH_TO_24G); + else + EXhalbtcoutsrc_switchband_notify(&GLBtCoexist, BTC_SWITCH_TO_24G_NOFORSCAN); + break; + case BAND_ON_5G: + EXhalbtcoutsrc_switchband_notify(&GLBtCoexist, BTC_SWITCH_TO_5G); + break; + default: + RTW_INFO("[BTCOEX] unkown switch band type\n"); + break; + } +} + +void hal_btcoex_WlFwDbgInfoNotify(PADAPTER padapter, u8* tmpBuf, u8 length) +{ + EXhalbtcoutsrc_WlFwDbgInfoNotify(&GLBtCoexist, tmpBuf, length); +} + +void hal_btcoex_rx_rate_change_notify(PADAPTER padapter, u8 is_data_frame, u8 rate_id) +{ + EXhalbtcoutsrc_rx_rate_change_notify(&GLBtCoexist, is_data_frame, EXhalbtcoutsrc_rate_id_to_btc_rate_id(rate_id)); +} + +u16 hal_btcoex_btset_testode(PADAPTER padapter, u8 type) +{ + u16 ret = 0; + + halbtcoutsrc_LeaveLowPower(&GLBtCoexist); + + ret = halbtcoutsrc_setbttestmode(&GLBtCoexist, type); + + halbtcoutsrc_NormalLowPower(&GLBtCoexist); + + return ret; +} + +#endif /* CONFIG_BT_COEXIST */ diff --git a/hal/hal_btcoex_wifionly.c b/hal/hal_btcoex_wifionly.c new file mode 100644 index 0000000..a9ef07f --- /dev/null +++ b/hal/hal_btcoex_wifionly.c @@ -0,0 +1,279 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include + +#if (CONFIG_BTCOEX_SUPPORT_WIFI_ONLY_CFG == 1) + +#include "btc/mp_precomp.h" + +struct wifi_only_cfg GLBtCoexistWifiOnly; + +void halwifionly_write1byte(void *pwifionlyContext, u32 RegAddr, u8 Data) +{ + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + rtw_write8(Adapter, RegAddr, Data); +} + +void halwifionly_write2byte(void *pwifionlyContext, u32 RegAddr, u16 Data) +{ + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + rtw_write16(Adapter, RegAddr, Data); +} + +void halwifionly_write4byte(void *pwifionlyContext, u32 RegAddr, u32 Data) +{ + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + rtw_write32(Adapter, RegAddr, Data); +} + +u8 halwifionly_read1byte(void *pwifionlyContext, u32 RegAddr) +{ + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + return rtw_read8(Adapter, RegAddr); +} + +u16 halwifionly_read2byte(void * pwifionlyContext, u32 RegAddr) +{ + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + return rtw_read16(Adapter, RegAddr); +} + +u32 halwifionly_read4byte(void *pwifionlyContext, u32 RegAddr) +{ + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + return rtw_read32(Adapter, RegAddr); +} + +void halwifionly_bitmaskwrite1byte(void *pwifionlyContext, u32 regAddr, u8 bitMask, u8 data) +{ + u8 originalValue, bitShift = 0; + u8 i; + + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + if (bitMask != 0xff) { + originalValue = rtw_read8(Adapter, regAddr); + for (i = 0; i <= 7; i++) { + if ((bitMask >> i) & 0x1) + break; + } + bitShift = i; + data = ((originalValue) & (~bitMask)) | (((data << bitShift)) & bitMask); + } + rtw_write8(Adapter, regAddr, data); +} + +void halwifionly_phy_set_rf_reg(void *pwifionlyContext, enum rf_path eRFPath, u32 RegAddr, u32 BitMask, u32 Data) +{ + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + phy_set_rf_reg(Adapter, eRFPath, RegAddr, BitMask, Data); +} + +void halwifionly_phy_set_bb_reg(void *pwifionlyContext, u32 RegAddr, u32 BitMask, u32 Data) +{ + struct wifi_only_cfg *pwifionlycfg = (struct wifi_only_cfg *)pwifionlyContext; + PADAPTER Adapter = pwifionlycfg->Adapter; + + phy_set_bb_reg(Adapter, RegAddr, BitMask, Data); +} + +void hal_btcoex_wifionly_switchband_notify(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 is_5g = _FALSE; + + if (pHalData->current_band_type == BAND_ON_5G) + is_5g = _TRUE; + + if (IS_HARDWARE_TYPE_8822B(padapter)) { +#ifdef CONFIG_RTL8822B + ex_hal8822b_wifi_only_switchbandnotify(&GLBtCoexistWifiOnly, is_5g); +#endif + } + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(padapter)) + ex_hal8821c_wifi_only_switchbandnotify(&GLBtCoexistWifiOnly, is_5g); +#endif + +#ifdef CONFIG_RTL8822C + else if (IS_HARDWARE_TYPE_8822C(padapter)) + ex_hal8822c_wifi_only_switchbandnotify(&GLBtCoexistWifiOnly, is_5g); +#endif + +#ifdef CONFIG_RTL8814B + else if (IS_HARDWARE_TYPE_8814B(padapter)) + ex_hal8814b_wifi_only_switchbandnotify(&GLBtCoexistWifiOnly, is_5g); +#endif + +#ifdef CONFIG_RTL8723F + else if (IS_HARDWARE_TYPE_8723F(padapter)) + ex_hal8723f_wifi_only_switchbandnotify(&GLBtCoexistWifiOnly, is_5g); +#endif +} + +void hal_btcoex_wifionly_scan_notify(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 is_5g = _FALSE; + + if (pHalData->current_band_type == BAND_ON_5G) + is_5g = _TRUE; + + if (IS_HARDWARE_TYPE_8822B(padapter)) { +#ifdef CONFIG_RTL8822B + ex_hal8822b_wifi_only_scannotify(&GLBtCoexistWifiOnly, is_5g); +#endif + } + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(padapter)) + ex_hal8821c_wifi_only_scannotify(&GLBtCoexistWifiOnly, is_5g); +#endif + +#ifdef CONFIG_RTL8822C + else if (IS_HARDWARE_TYPE_8822C(padapter)) + ex_hal8822c_wifi_only_scannotify(&GLBtCoexistWifiOnly, is_5g); +#endif + +#ifdef CONFIG_RTL8814B + else if (IS_HARDWARE_TYPE_8814B(padapter)) + ex_hal8814b_wifi_only_scannotify(&GLBtCoexistWifiOnly, is_5g); +#endif +} + +void hal_btcoex_wifionly_connect_notify(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 is_5g = _FALSE; + + if (pHalData->current_band_type == BAND_ON_5G) + is_5g = _TRUE; + + if (IS_HARDWARE_TYPE_8822B(padapter)) { +#ifdef CONFIG_RTL8822B + ex_hal8822b_wifi_only_connectnotify(&GLBtCoexistWifiOnly, is_5g); +#endif + } + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(padapter)) + ex_hal8821c_wifi_only_connectnotify(&GLBtCoexistWifiOnly, is_5g); +#endif + +#ifdef CONFIG_RTL8822C + else if (IS_HARDWARE_TYPE_8822C(padapter)) + ex_hal8822c_wifi_only_connectnotify(&GLBtCoexistWifiOnly, is_5g); +#endif + +#ifdef CONFIG_RTL8814B + else if (IS_HARDWARE_TYPE_8814B(padapter)) + ex_hal8814b_wifi_only_connectnotify(&GLBtCoexistWifiOnly, is_5g); +#endif + +#ifdef CONFIG_RTL8723F + else if (IS_HARDWARE_TYPE_8723F(padapter)) + ex_hal8723f_wifi_only_connectnotify(&GLBtCoexistWifiOnly, is_5g); +#endif +} + +void hal_btcoex_wifionly_hw_config(PADAPTER padapter) +{ + struct wifi_only_cfg *pwifionlycfg = &GLBtCoexistWifiOnly; + + if (IS_HARDWARE_TYPE_8723B(padapter)) { +#ifdef CONFIG_RTL8723B + ex_hal8723b_wifi_only_hw_config(pwifionlycfg); +#endif + } + +#ifdef CONFIG_RTL8822B + else if (IS_HARDWARE_TYPE_8822B(padapter)) + ex_hal8822b_wifi_only_hw_config(pwifionlycfg); +#endif + +#ifdef CONFIG_RTL8821C + else if (IS_HARDWARE_TYPE_8821C(padapter)) + ex_hal8821c_wifi_only_hw_config(pwifionlycfg); +#endif + +#ifdef CONFIG_RTL8822C + else if (IS_HARDWARE_TYPE_8822C(padapter)) + ex_hal8822c_wifi_only_hw_config(pwifionlycfg); +#endif + +#ifdef CONFIG_RTL8814B + else if (IS_HARDWARE_TYPE_8814B(padapter)) + ex_hal8814b_wifi_only_hw_config(pwifionlycfg); +#endif + +#ifdef CONFIG_RTL8723F + else if (IS_HARDWARE_TYPE_8723F(padapter)) + ex_hal8723f_wifi_only_hw_config(pwifionlycfg); +#endif +} + +void hal_btcoex_wifionly_initlizevariables(PADAPTER padapter) +{ + struct wifi_only_cfg *pwifionlycfg = &GLBtCoexistWifiOnly; + struct wifi_only_haldata *pwifionly_haldata = &pwifionlycfg->haldata_info; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + _rtw_memset(&GLBtCoexistWifiOnly, 0, sizeof(GLBtCoexistWifiOnly)); + + pwifionlycfg->Adapter = padapter; + +#ifdef CONFIG_PCI_HCI + pwifionlycfg->chip_interface = WIFIONLY_INTF_PCI; +#elif defined(CONFIG_USB_HCI) + pwifionlycfg->chip_interface = WIFIONLY_INTF_USB; +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pwifionlycfg->chip_interface = WIFIONLY_INTF_SDIO; +#else + pwifionlycfg->chip_interface = WIFIONLY_INTF_UNKNOWN; +#endif + + pwifionly_haldata->customer_id = CUSTOMER_NORMAL; +} + +void hal_btcoex_wifionly_AntInfoSetting(PADAPTER padapter) +{ + struct wifi_only_cfg *pwifionlycfg = &GLBtCoexistWifiOnly; + struct wifi_only_haldata *pwifionly_haldata = &pwifionlycfg->haldata_info; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + pwifionly_haldata->efuse_pg_antnum = pHalData->EEPROMBluetoothAntNum; + pwifionly_haldata->efuse_pg_antpath = pHalData->ant_path; + pwifionly_haldata->rfe_type = pHalData->rfe_type; + pwifionly_haldata->ant_div_cfg = pHalData->AntDivCfg; +} + +#endif + diff --git a/hal/hal_com.c b/hal/hal_com.c new file mode 100644 index 0000000..7ceab87 --- /dev/null +++ b/hal/hal_com.c @@ -0,0 +1,16552 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _HAL_COM_C_ + +#include +#include "hal_com_h2c.h" + +#include "hal_data.h" + +#ifdef RTW_HALMAC +#include "../../hal/hal_halmac.h" +#endif + +void rtw_dump_fw_info(void *sel, _adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = NULL; + + if (!adapter) + return; + + hal_data = GET_HAL_DATA(adapter); + if (hal_data->bFWReady) + RTW_PRINT_SEL(sel, "FW VER -%d.%d\n", hal_data->firmware_version, hal_data->firmware_sub_version); + else + RTW_PRINT_SEL(sel, "FW not ready\n"); +} + +bool rsvd_page_cache_update_all(struct rsvd_page_cache_t *cache, u8 loc + , u8 txdesc_len, u32 page_size, u8 *info, u32 info_len) +{ + u8 page_num; + bool modified = 0; + bool loc_mod = 0, size_mod = 0, page_num_mod = 0; + + page_num = info_len ? (u8)PageNum(txdesc_len + info_len, page_size) : 0; + if (!info_len) + loc = 0; + + if (cache->loc != loc) { + RTW_INFO("%s %s loc change (%u -> %u)\n" + , __func__, cache->name, cache->loc, loc); + loc_mod = 1; + } + if (cache->size != info_len) { + RTW_INFO("%s %s size change (%u -> %u)\n" + , __func__, cache->name, cache->size, info_len); + size_mod = 1; + } + if (cache->page_num != page_num) { + RTW_INFO("%s %s page_num change (%u -> %u)\n" + , __func__, cache->name, cache->page_num, page_num); + page_num_mod = 1; + } + + if (info && info_len) { + if (cache->data) { + if (cache->size == info_len) { + if (_rtw_memcmp(cache->data, info, info_len) != _TRUE) { + RTW_INFO("%s %s data change\n", __func__, cache->name); + modified = 1; + } + } else + rsvd_page_cache_free_data(cache); + } + + if (!cache->data) { + cache->data = rtw_malloc(info_len); + if (!cache->data) { + RTW_ERR("%s %s alloc data with size(%u) fail\n" + , __func__, cache->name, info_len); + rtw_warn_on(1); + } else { + RTW_INFO("%s %s alloc data with size(%u)\n" + , __func__, cache->name, info_len); + } + modified = 1; + } + + if (cache->data && modified) + _rtw_memcpy(cache->data, info, info_len); + } else { + if (cache->data && size_mod) + rsvd_page_cache_free_data(cache); + } + + cache->loc = loc; + cache->page_num = page_num; + cache->size = info_len; + + return modified | loc_mod | size_mod | page_num_mod; +} + +bool rsvd_page_cache_update_data(struct rsvd_page_cache_t *cache, u8 *info, u32 info_len) +{ + bool modified = 0; + + if (!info || !info_len) { + RTW_WARN("%s %s invalid input(info:%p, info_len:%u)\n" + , __func__, cache->name, info, info_len); + goto exit; + } + + if (!cache->loc || !cache->page_num || !cache->size) { + RTW_ERR("%s %s layout not ready(loc:%u, page_num:%u, size:%u)\n" + , __func__, cache->name, cache->loc, cache->page_num, cache->size); + rtw_warn_on(1); + goto exit; + } + + if (cache->size != info_len) { + RTW_ERR("%s %s size(%u) differ with info_len(%u)\n" + , __func__, cache->name, cache->size, info_len); + rtw_warn_on(1); + goto exit; + } + + if (!cache->data) { + cache->data = rtw_zmalloc(cache->size); + if (!cache->data) { + RTW_ERR("%s %s alloc data with size(%u) fail\n" + , __func__, cache->name, cache->size); + rtw_warn_on(1); + goto exit; + } else { + RTW_INFO("%s %s alloc data with size(%u)\n" + , __func__, cache->name, info_len); + } + modified = 1; + } + + if (_rtw_memcmp(cache->data, info, cache->size) == _FALSE) { + RTW_INFO("%s %s data change\n", __func__, cache->name); + _rtw_memcpy(cache->data, info, cache->size); + modified = 1; + } + +exit: + return modified; +} + +void rsvd_page_cache_free_data(struct rsvd_page_cache_t *cache) +{ + if (cache->data) { + rtw_mfree(cache->data, cache->size); + cache->data = NULL; + } +} + +void rsvd_page_cache_free(struct rsvd_page_cache_t *cache) +{ + cache->loc = 0; + cache->page_num = 0; + rsvd_page_cache_free_data(cache); + cache->size = 0; +} + +/* #define CONFIG_GTK_OL_DBG */ + +/*#define DBG_SEC_CAM_MOVE*/ +#ifdef DBG_SEC_CAM_MOVE +void rtw_hal_move_sta_gk_to_dk(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + int cam_id, index = 0; + u8 *addr = NULL; + + if (!MLME_IS_STA(adapter)) + return; + + addr = get_bssid(pmlmepriv); + + if (addr == NULL) { + RTW_INFO("%s: get bssid MAC addr fail!!\n", __func__); + return; + } + + rtw_clean_dk_section(adapter); + + do { + cam_id = rtw_camid_search(adapter, addr, index, 1); + + if (cam_id == -1) + RTW_INFO("%s: cam_id: %d, key_id:%d\n", __func__, cam_id, index); + else + rtw_sec_cam_swap(adapter, cam_id, index); + + index++; + } while (index < 4); + +} + +void rtw_hal_read_sta_dk_key(_adapter *adapter, u8 key_id) +{ + struct security_priv *psecuritypriv = &adapter->securitypriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + u8 get_key[16]; + + _rtw_memset(get_key, 0, sizeof(get_key)); + + if (key_id > 4) { + RTW_INFO("%s [ERROR] gtk_keyindex:%d invalid\n", __func__, key_id); + rtw_warn_on(1); + return; + } + rtw_sec_read_cam_ent(adapter, key_id, NULL, NULL, get_key); + + /*update key into related sw variable*/ + _enter_critical_bh(&cam_ctl->lock, &irqL); + if (_rtw_camid_is_gk(adapter, key_id)) { + RTW_INFO("[HW KEY] -Key-id:%d "KEY_FMT"\n", key_id, KEY_ARG(get_key)); + RTW_INFO("[cam_cache KEY] - Key-id:%d "KEY_FMT"\n", key_id, KEY_ARG(&dvobj->cam_cache[key_id].key)); + } + _exit_critical_bh(&cam_ctl->lock, &irqL); + +} +#endif + + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + char rtw_phy_para_file_path[PATH_LENGTH_MAX]; +#endif + +void dump_chip_info(HAL_VERSION ChipVersion) +{ + int cnt = 0; + u8 buf[128] = {0}; + + if (IS_8188E(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8188E_"); + else if (IS_8188F(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8188F_"); + else if (IS_8188GTV(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8188GTV_"); + else if (IS_8812_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8812_"); + else if (IS_8192E(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8192E_"); + else if (IS_8821_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8821_"); + else if (IS_8723B_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8723B_"); + else if (IS_8703B_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8703B_"); + else if (IS_8723D_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8723D_"); + else if (IS_8814A_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8814A_"); + else if (IS_8822B_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8822B_"); + else if (IS_8821C_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8821C_"); + else if (IS_8710B_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8710B_"); + else if (IS_8192F_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8192F_"); + else if (IS_8822C_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8822C_"); + else if (IS_8814B_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8814B_"); + else if (IS_8723F_SERIES(ChipVersion)) + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_8723F_"); + else + cnt += sprintf((buf + cnt), "Chip Version Info: CHIP_UNKNOWN_"); + + cnt += sprintf((buf + cnt), "%s", IS_NORMAL_CHIP(ChipVersion) ? "" : "T_"); + + if (IS_CHIP_VENDOR_TSMC(ChipVersion)) + cnt += sprintf((buf + cnt), "%s", "T"); + else if (IS_CHIP_VENDOR_UMC(ChipVersion)) + cnt += sprintf((buf + cnt), "%s", "U"); + else if (IS_CHIP_VENDOR_SMIC(ChipVersion)) + cnt += sprintf((buf + cnt), "%s", "S"); + + if (IS_A_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "1_"); + else if (IS_B_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "2_"); + else if (IS_C_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "3_"); + else if (IS_D_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "4_"); + else if (IS_E_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "5_"); + else if (IS_F_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "6_"); + else if (IS_I_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "9_"); + else if (IS_J_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "10_"); + else if (IS_K_CUT(ChipVersion)) + cnt += sprintf((buf + cnt), "11_"); + else + cnt += sprintf((buf + cnt), "UNKNOWN_Cv(%d)_", ChipVersion.CUTVersion); + + if (IS_1T1R(ChipVersion)) + cnt += sprintf((buf + cnt), "1T1R_"); + else if (IS_1T2R(ChipVersion)) + cnt += sprintf((buf + cnt), "1T2R_"); + else if (IS_2T2R(ChipVersion)) + cnt += sprintf((buf + cnt), "2T2R_"); + else if (IS_3T3R(ChipVersion)) + cnt += sprintf((buf + cnt), "3T3R_"); + else if (IS_3T4R(ChipVersion)) + cnt += sprintf((buf + cnt), "3T4R_"); + else if (IS_4T4R(ChipVersion)) + cnt += sprintf((buf + cnt), "4T4R_"); + else + cnt += sprintf((buf + cnt), "UNKNOWN_RFTYPE(%d)_", ChipVersion.RFType); + + cnt += sprintf((buf + cnt), "RomVer(%d)\n", ChipVersion.ROMVer); + + RTW_INFO("%s", buf); +} + +u8 rtw_hal_get_port(_adapter *adapter) +{ + u8 hw_port = get_hw_port(adapter); +#ifdef CONFIG_CLIENT_PORT_CFG + u8 clt_port = get_clt_port(adapter); + + if (clt_port) + hw_port = clt_port; + +#ifdef DBG_HW_PORT + if (MLME_IS_STA(adapter) && (adapter->client_id != MAX_CLIENT_PORT_NUM)) { + if(hw_port == CLT_PORT_INVALID) { + RTW_ERR(ADPT_FMT" @@@@@ Client port == 0 @@@@@\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + } + } + #ifdef CONFIG_AP_MODE + else if (MLME_IS_AP(adapter) || MLME_IS_MESH(adapter)) { + if (hw_port != HW_PORT0) { + RTW_ERR(ADPT_FMT" @@@@@ AP / MESH port != 0 @@@@@\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + } + } + #endif + if (0) + RTW_INFO(ADPT_FMT" - HP:%d,CP:%d\n", ADPT_ARG(adapter), get_hw_port(adapter), get_clt_port(adapter)); +#endif /*DBG_HW_PORT*/ + +#endif/*CONFIG_CLIENT_PORT_CFG*/ + + return hw_port; +} + +#define EEPROM_CHANNEL_PLAN_BY_HW_MASK 0x80 + +/* + * Description: + * Use hardware(efuse), driver parameter(registry) and default channel plan + * to decide which one should be used. + * + * Parameters: + * padapter pointer of adapter + * hw_alpha2 country code from HW (efuse/eeprom/mapfile) + * hw_chplan channel plan from HW (efuse/eeprom/mapfile) + * BIT[7] software configure mode; 0:Enable, 1:disable + * BIT[6:0] Channel Plan + * sw_alpha2 country code from HW (registry/module param) + * sw_chplan channel plan from SW (registry/module param) + * AutoLoadFail efuse autoload fail or not + * + */ +void hal_com_config_channel_plan( + PADAPTER padapter, + char *hw_alpha2, + u8 hw_chplan, + char *sw_alpha2, + u8 sw_chplan, + BOOLEAN AutoLoadFail +) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + PHAL_DATA_TYPE pHalData; + u8 force_hw_chplan = _FALSE; + int chplan = -1; + const struct country_chplan *country_ent = NULL, *ent; + u8 def_chplan = 0x7F; /* Realtek define, used when HW, SW both invalid */ + + pHalData = GET_HAL_DATA(padapter); + + /* treat 0xFF as invalid value, bypass hw_chplan & force_hw_chplan parsing */ + if (hw_chplan == 0xFF) + goto chk_hw_country_code; + + if (AutoLoadFail == _TRUE) + goto chk_sw_config; + +#ifndef CONFIG_FORCE_SW_CHANNEL_PLAN + if (hw_chplan & EEPROM_CHANNEL_PLAN_BY_HW_MASK) + force_hw_chplan = _TRUE; +#endif + + hw_chplan &= (~EEPROM_CHANNEL_PLAN_BY_HW_MASK); + +chk_hw_country_code: + if (hw_alpha2 && !IS_ALPHA2_NO_SPECIFIED(hw_alpha2)) { + ent = rtw_get_chplan_from_country(hw_alpha2); + if (ent) { + /* get chplan from hw country code, by pass hw chplan setting */ + country_ent = ent; + chplan = ent->chplan; + goto chk_sw_config; + } else + RTW_PRINT("%s unsupported hw_alpha2:\"%c%c\"\n", __func__, hw_alpha2[0], hw_alpha2[1]); + } + + if (rtw_is_channel_plan_valid(hw_chplan)) + chplan = hw_chplan; + else if (force_hw_chplan == _TRUE) { + RTW_PRINT("%s unsupported hw_chplan:0x%02X\n", __func__, hw_chplan); + /* hw infomaton invalid, refer to sw information */ + force_hw_chplan = _FALSE; + } + +chk_sw_config: + if (force_hw_chplan == _TRUE) + goto done; + + if (sw_alpha2 && !IS_ALPHA2_NO_SPECIFIED(sw_alpha2)) { + ent = rtw_get_chplan_from_country(sw_alpha2); + if (ent) { + /* get chplan from sw country code, by pass sw chplan setting */ + country_ent = ent; + chplan = ent->chplan; + goto done; + } else + RTW_PRINT("%s unsupported sw_alpha2:\"%c%c\"\n", __func__, sw_alpha2[0], sw_alpha2[1]); + } + + if (rtw_is_channel_plan_valid(sw_chplan)) { + /* cancel hw_alpha2 because chplan is specified by sw_chplan*/ + country_ent = NULL; + chplan = sw_chplan; + } else if (sw_chplan != RTW_CHPLAN_UNSPECIFIED) + RTW_PRINT("%s unsupported sw_chplan:0x%02X\n", __func__, sw_chplan); + +done: + if (chplan == -1) { + RTW_PRINT("%s use def_chplan:0x%02X\n", __func__, def_chplan); + chplan = def_chplan; + } else if (country_ent) { + RTW_PRINT("%s country code:\"%c%c\" with chplan:0x%02X\n", __func__ + , country_ent->alpha2[0], country_ent->alpha2[1], country_ent->chplan); + } else + RTW_PRINT("%s chplan:0x%02X\n", __func__, chplan); + + rfctl->country_ent = country_ent; + rfctl->ChannelPlan = chplan; + pHalData->bDisableSWChannelPlan = force_hw_chplan; +} + +BOOLEAN +HAL_IsLegalChannel( + PADAPTER Adapter, + u32 Channel +) +{ + BOOLEAN bLegalChannel = _TRUE; + + if (Channel > 14) { + if (is_supported_5g(Adapter->registrypriv.wireless_mode) == _FALSE) { + bLegalChannel = _FALSE; + RTW_INFO("Channel > 14 but wireless_mode do not support 5G\n"); + } + } else if ((Channel <= 14) && (Channel >= 1)) { + if (IsSupported24G(Adapter->registrypriv.wireless_mode) == _FALSE) { + bLegalChannel = _FALSE; + RTW_INFO("(Channel <= 14) && (Channel >=1) but wireless_mode do not support 2.4G\n"); + } + } else { + bLegalChannel = _FALSE; + RTW_INFO("Channel is Invalid !!!\n"); + } + + return bLegalChannel; +} + +static const u8 _MRateToHwRate[MGN_UNKNOWN] = { + [MGN_1M] = DESC_RATE1M, + [MGN_2M] = DESC_RATE2M, + [MGN_5_5M] = DESC_RATE5_5M, + [MGN_11M] = DESC_RATE11M, + [MGN_6M] = DESC_RATE6M, + [MGN_9M] = DESC_RATE9M, + [MGN_12M] = DESC_RATE12M, + [MGN_18M] = DESC_RATE18M, + [MGN_24M] = DESC_RATE24M, + [MGN_36M] = DESC_RATE36M, + [MGN_48M] = DESC_RATE48M, + [MGN_54M] = DESC_RATE54M, + [MGN_MCS0] = DESC_RATEMCS0, + [MGN_MCS1] = DESC_RATEMCS1, + [MGN_MCS2] = DESC_RATEMCS2, + [MGN_MCS3] = DESC_RATEMCS3, + [MGN_MCS4] = DESC_RATEMCS4, + [MGN_MCS5] = DESC_RATEMCS5, + [MGN_MCS6] = DESC_RATEMCS6, + [MGN_MCS7] = DESC_RATEMCS7, + [MGN_MCS8] = DESC_RATEMCS8, + [MGN_MCS9] = DESC_RATEMCS9, + [MGN_MCS10] = DESC_RATEMCS10, + [MGN_MCS11] = DESC_RATEMCS11, + [MGN_MCS12] = DESC_RATEMCS12, + [MGN_MCS13] = DESC_RATEMCS13, + [MGN_MCS14] = DESC_RATEMCS14, + [MGN_MCS15] = DESC_RATEMCS15, + [MGN_MCS16] = DESC_RATEMCS16, + [MGN_MCS17] = DESC_RATEMCS17, + [MGN_MCS18] = DESC_RATEMCS18, + [MGN_MCS19] = DESC_RATEMCS19, + [MGN_MCS20] = DESC_RATEMCS20, + [MGN_MCS21] = DESC_RATEMCS21, + [MGN_MCS22] = DESC_RATEMCS22, + [MGN_MCS23] = DESC_RATEMCS23, + [MGN_MCS24] = DESC_RATEMCS24, + [MGN_MCS25] = DESC_RATEMCS25, + [MGN_MCS26] = DESC_RATEMCS26, + [MGN_MCS27] = DESC_RATEMCS27, + [MGN_MCS28] = DESC_RATEMCS28, + [MGN_MCS29] = DESC_RATEMCS29, + [MGN_MCS30] = DESC_RATEMCS30, + [MGN_MCS31] = DESC_RATEMCS31, + [MGN_VHT1SS_MCS0] = DESC_RATEVHTSS1MCS0, + [MGN_VHT1SS_MCS1] = DESC_RATEVHTSS1MCS1, + [MGN_VHT1SS_MCS2] = DESC_RATEVHTSS1MCS2, + [MGN_VHT1SS_MCS3] = DESC_RATEVHTSS1MCS3, + [MGN_VHT1SS_MCS4] = DESC_RATEVHTSS1MCS4, + [MGN_VHT1SS_MCS5] = DESC_RATEVHTSS1MCS5, + [MGN_VHT1SS_MCS6] = DESC_RATEVHTSS1MCS6, + [MGN_VHT1SS_MCS7] = DESC_RATEVHTSS1MCS7, + [MGN_VHT1SS_MCS8] = DESC_RATEVHTSS1MCS8, + [MGN_VHT1SS_MCS9] = DESC_RATEVHTSS1MCS9, + [MGN_VHT2SS_MCS0] = DESC_RATEVHTSS2MCS0, + [MGN_VHT2SS_MCS1] = DESC_RATEVHTSS2MCS1, + [MGN_VHT2SS_MCS2] = DESC_RATEVHTSS2MCS2, + [MGN_VHT2SS_MCS3] = DESC_RATEVHTSS2MCS3, + [MGN_VHT2SS_MCS4] = DESC_RATEVHTSS2MCS4, + [MGN_VHT2SS_MCS5] = DESC_RATEVHTSS2MCS5, + [MGN_VHT2SS_MCS6] = DESC_RATEVHTSS2MCS6, + [MGN_VHT2SS_MCS7] = DESC_RATEVHTSS2MCS7, + [MGN_VHT2SS_MCS8] = DESC_RATEVHTSS2MCS8, + [MGN_VHT2SS_MCS9] = DESC_RATEVHTSS2MCS9, + [MGN_VHT3SS_MCS0] = DESC_RATEVHTSS3MCS0, + [MGN_VHT3SS_MCS1] = DESC_RATEVHTSS3MCS1, + [MGN_VHT3SS_MCS2] = DESC_RATEVHTSS3MCS2, + [MGN_VHT3SS_MCS3] = DESC_RATEVHTSS3MCS3, + [MGN_VHT3SS_MCS4] = DESC_RATEVHTSS3MCS4, + [MGN_VHT3SS_MCS5] = DESC_RATEVHTSS3MCS5, + [MGN_VHT3SS_MCS6] = DESC_RATEVHTSS3MCS6, + [MGN_VHT3SS_MCS7] = DESC_RATEVHTSS3MCS7, + [MGN_VHT3SS_MCS8] = DESC_RATEVHTSS3MCS8, + [MGN_VHT3SS_MCS9] = DESC_RATEVHTSS3MCS9, + [MGN_VHT4SS_MCS0] = DESC_RATEVHTSS4MCS0, + [MGN_VHT4SS_MCS1] = DESC_RATEVHTSS4MCS1, + [MGN_VHT4SS_MCS2] = DESC_RATEVHTSS4MCS2, + [MGN_VHT4SS_MCS3] = DESC_RATEVHTSS4MCS3, + [MGN_VHT4SS_MCS4] = DESC_RATEVHTSS4MCS4, + [MGN_VHT4SS_MCS5] = DESC_RATEVHTSS4MCS5, + [MGN_VHT4SS_MCS6] = DESC_RATEVHTSS4MCS6, + [MGN_VHT4SS_MCS7] = DESC_RATEVHTSS4MCS7, + [MGN_VHT4SS_MCS8] = DESC_RATEVHTSS4MCS8, + [MGN_VHT4SS_MCS9] = DESC_RATEVHTSS4MCS9, +}; + +u8 MRateToHwRate(enum MGN_RATE rate) +{ + u8 hw_rate = DESC_RATE1M; /* default value, also is zero */ + + if (rate < MGN_UNKNOWN) + hw_rate = _MRateToHwRate[rate]; + + if (rate != MGN_1M && hw_rate == DESC_RATE1M) + RTW_WARN("Invalid rate 0x%x in %s\n", rate, __FUNCTION__); + + return hw_rate; +} + +const char * const _HDATA_RATE[DESC_RATE_NUM + 1] = { + [DESC_RATE1M] = "CCK_1M", + [DESC_RATE2M] = "CCK_2M", + [DESC_RATE5_5M] = "CCK5_5M", + [DESC_RATE11M] = "CCK_11M", + [DESC_RATE6M] = "OFDM_6M", + [DESC_RATE9M] = "OFDM_9M", + [DESC_RATE12M] = "OFDM_12M", + [DESC_RATE18M] = "OFDM_18M", + [DESC_RATE24M] = "OFDM_24M", + [DESC_RATE36M] = "OFDM_36M", + [DESC_RATE48M] = "OFDM_48M", + [DESC_RATE54M] = "OFDM_54M", + [DESC_RATEMCS0] = "MCS0", + [DESC_RATEMCS1] = "MCS1", + [DESC_RATEMCS2] = "MCS2", + [DESC_RATEMCS3] = "MCS3", + [DESC_RATEMCS4] = "MCS4", + [DESC_RATEMCS5] = "MCS5", + [DESC_RATEMCS6] = "MCS6", + [DESC_RATEMCS7] = "MCS7", + [DESC_RATEMCS8] = "MCS8", + [DESC_RATEMCS9] = "MCS9", + [DESC_RATEMCS10] = "MCS10", + [DESC_RATEMCS11] = "MCS11", + [DESC_RATEMCS12] = "MCS12", + [DESC_RATEMCS13] = "MCS13", + [DESC_RATEMCS14] = "MCS14", + [DESC_RATEMCS15] = "MCS15", + [DESC_RATEMCS16] = "MCS16", + [DESC_RATEMCS17] = "MCS17", + [DESC_RATEMCS18] = "MCS18", + [DESC_RATEMCS19] = "MCS19", + [DESC_RATEMCS20] = "MCS20", + [DESC_RATEMCS21] = "MCS21", + [DESC_RATEMCS22] = "MCS22", + [DESC_RATEMCS23] = "MCS23", + [DESC_RATEMCS24] = "MCS24", + [DESC_RATEMCS25] = "MCS25", + [DESC_RATEMCS26] = "MCS26", + [DESC_RATEMCS27] = "MCS27", + [DESC_RATEMCS28] = "MCS28", + [DESC_RATEMCS29] = "MCS29", + [DESC_RATEMCS30] = "MCS30", + [DESC_RATEMCS31] = "MCS31", + [DESC_RATEVHTSS1MCS0] = "VHT1SMCS0", + [DESC_RATEVHTSS1MCS1] = "VHT1SMCS1", + [DESC_RATEVHTSS1MCS2] = "VHT1SMCS2", + [DESC_RATEVHTSS1MCS3] = "VHT1SMCS3", + [DESC_RATEVHTSS1MCS4] = "VHT1SMCS4", + [DESC_RATEVHTSS1MCS5] = "VHT1SMCS5", + [DESC_RATEVHTSS1MCS6] = "VHT1SMCS6", + [DESC_RATEVHTSS1MCS7] = "VHT1SMCS7", + [DESC_RATEVHTSS1MCS8] = "VHT1SMCS8", + [DESC_RATEVHTSS1MCS9] = "VHT1SMCS9", + [DESC_RATEVHTSS2MCS0] = "VHT2SMCS0", + [DESC_RATEVHTSS2MCS1] = "VHT2SMCS1", + [DESC_RATEVHTSS2MCS2] = "VHT2SMCS2", + [DESC_RATEVHTSS2MCS3] = "VHT2SMCS3", + [DESC_RATEVHTSS2MCS4] = "VHT2SMCS4", + [DESC_RATEVHTSS2MCS5] = "VHT2SMCS5", + [DESC_RATEVHTSS2MCS6] = "VHT2SMCS6", + [DESC_RATEVHTSS2MCS7] = "VHT2SMCS7", + [DESC_RATEVHTSS2MCS8] = "VHT2SMCS8", + [DESC_RATEVHTSS2MCS9] = "VHT2SMCS9", + [DESC_RATEVHTSS3MCS0] = "VHT3SMCS0", + [DESC_RATEVHTSS3MCS1] = "VHT3SMCS1", + [DESC_RATEVHTSS3MCS2] = "VHT3SMCS2", + [DESC_RATEVHTSS3MCS3] = "VHT3SMCS3", + [DESC_RATEVHTSS3MCS4] = "VHT3SMCS4", + [DESC_RATEVHTSS3MCS5] = "VHT3SMCS5", + [DESC_RATEVHTSS3MCS6] = "VHT3SMCS6", + [DESC_RATEVHTSS3MCS7] = "VHT3SMCS7", + [DESC_RATEVHTSS3MCS8] = "VHT3SMCS8", + [DESC_RATEVHTSS3MCS9] = "VHT3SMCS9", + [DESC_RATEVHTSS4MCS0] = "VHT4SMCS0", + [DESC_RATEVHTSS4MCS1] = "VHT4SMCS1", + [DESC_RATEVHTSS4MCS2] = "VHT4SMCS2", + [DESC_RATEVHTSS4MCS3] = "VHT4SMCS3", + [DESC_RATEVHTSS4MCS4] = "VHT4SMCS4", + [DESC_RATEVHTSS4MCS5] = "VHT4SMCS5", + [DESC_RATEVHTSS4MCS6] = "VHT4SMCS6", + [DESC_RATEVHTSS4MCS7] = "VHT4SMCS7", + [DESC_RATEVHTSS4MCS8] = "VHT4SMCS8", + [DESC_RATEVHTSS4MCS9] = "VHT4SMCS9", + [DESC_RATE_NUM] = "UNKNOWN", +}; + +static const u8 _hw_rate_to_m_rate[DESC_RATE_NUM] = { + [DESC_RATE1M] = MGN_1M, + [DESC_RATE2M] = MGN_2M, + [DESC_RATE5_5M] = MGN_5_5M, + [DESC_RATE11M] = MGN_11M, + [DESC_RATE6M] = MGN_6M, + [DESC_RATE9M] = MGN_9M, + [DESC_RATE12M] = MGN_12M, + [DESC_RATE18M] = MGN_18M, + [DESC_RATE24M] = MGN_24M, + [DESC_RATE36M] = MGN_36M, + [DESC_RATE48M] = MGN_48M, + [DESC_RATE54M] = MGN_54M, + [DESC_RATEMCS0] = MGN_MCS0, + [DESC_RATEMCS1] = MGN_MCS1, + [DESC_RATEMCS2] = MGN_MCS2, + [DESC_RATEMCS3] = MGN_MCS3, + [DESC_RATEMCS4] = MGN_MCS4, + [DESC_RATEMCS5] = MGN_MCS5, + [DESC_RATEMCS6] = MGN_MCS6, + [DESC_RATEMCS7] = MGN_MCS7, + [DESC_RATEMCS8] = MGN_MCS8, + [DESC_RATEMCS9] = MGN_MCS9, + [DESC_RATEMCS10] = MGN_MCS10, + [DESC_RATEMCS11] = MGN_MCS11, + [DESC_RATEMCS12] = MGN_MCS12, + [DESC_RATEMCS13] = MGN_MCS13, + [DESC_RATEMCS14] = MGN_MCS14, + [DESC_RATEMCS15] = MGN_MCS15, + [DESC_RATEMCS16] = MGN_MCS16, + [DESC_RATEMCS17] = MGN_MCS17, + [DESC_RATEMCS18] = MGN_MCS18, + [DESC_RATEMCS19] = MGN_MCS19, + [DESC_RATEMCS20] = MGN_MCS20, + [DESC_RATEMCS21] = MGN_MCS21, + [DESC_RATEMCS22] = MGN_MCS22, + [DESC_RATEMCS23] = MGN_MCS23, + [DESC_RATEMCS24] = MGN_MCS24, + [DESC_RATEMCS25] = MGN_MCS25, + [DESC_RATEMCS26] = MGN_MCS26, + [DESC_RATEMCS27] = MGN_MCS27, + [DESC_RATEMCS28] = MGN_MCS28, + [DESC_RATEMCS29] = MGN_MCS29, + [DESC_RATEMCS30] = MGN_MCS30, + [DESC_RATEMCS31] = MGN_MCS31, + [DESC_RATEVHTSS1MCS0] = MGN_VHT1SS_MCS0, + [DESC_RATEVHTSS1MCS1] = MGN_VHT1SS_MCS1, + [DESC_RATEVHTSS1MCS2] = MGN_VHT1SS_MCS2, + [DESC_RATEVHTSS1MCS3] = MGN_VHT1SS_MCS3, + [DESC_RATEVHTSS1MCS4] = MGN_VHT1SS_MCS4, + [DESC_RATEVHTSS1MCS5] = MGN_VHT1SS_MCS5, + [DESC_RATEVHTSS1MCS6] = MGN_VHT1SS_MCS6, + [DESC_RATEVHTSS1MCS7] = MGN_VHT1SS_MCS7, + [DESC_RATEVHTSS1MCS8] = MGN_VHT1SS_MCS8, + [DESC_RATEVHTSS1MCS9] = MGN_VHT1SS_MCS9, + [DESC_RATEVHTSS2MCS0] = MGN_VHT2SS_MCS0, + [DESC_RATEVHTSS2MCS1] = MGN_VHT2SS_MCS1, + [DESC_RATEVHTSS2MCS2] = MGN_VHT2SS_MCS2, + [DESC_RATEVHTSS2MCS3] = MGN_VHT2SS_MCS3, + [DESC_RATEVHTSS2MCS4] = MGN_VHT2SS_MCS4, + [DESC_RATEVHTSS2MCS5] = MGN_VHT2SS_MCS5, + [DESC_RATEVHTSS2MCS6] = MGN_VHT2SS_MCS6, + [DESC_RATEVHTSS2MCS7] = MGN_VHT2SS_MCS7, + [DESC_RATEVHTSS2MCS8] = MGN_VHT2SS_MCS8, + [DESC_RATEVHTSS2MCS9] = MGN_VHT2SS_MCS9, + [DESC_RATEVHTSS3MCS0] = MGN_VHT3SS_MCS0, + [DESC_RATEVHTSS3MCS1] = MGN_VHT3SS_MCS1, + [DESC_RATEVHTSS3MCS2] = MGN_VHT3SS_MCS2, + [DESC_RATEVHTSS3MCS3] = MGN_VHT3SS_MCS3, + [DESC_RATEVHTSS3MCS4] = MGN_VHT3SS_MCS4, + [DESC_RATEVHTSS3MCS5] = MGN_VHT3SS_MCS5, + [DESC_RATEVHTSS3MCS6] = MGN_VHT3SS_MCS6, + [DESC_RATEVHTSS3MCS7] = MGN_VHT3SS_MCS7, + [DESC_RATEVHTSS3MCS8] = MGN_VHT3SS_MCS8, + [DESC_RATEVHTSS3MCS9] = MGN_VHT3SS_MCS9, + [DESC_RATEVHTSS4MCS0] = MGN_VHT4SS_MCS0, + [DESC_RATEVHTSS4MCS1] = MGN_VHT4SS_MCS1, + [DESC_RATEVHTSS4MCS2] = MGN_VHT4SS_MCS2, + [DESC_RATEVHTSS4MCS3] = MGN_VHT4SS_MCS3, + [DESC_RATEVHTSS4MCS4] = MGN_VHT4SS_MCS4, + [DESC_RATEVHTSS4MCS5] = MGN_VHT4SS_MCS5, + [DESC_RATEVHTSS4MCS6] = MGN_VHT4SS_MCS6, + [DESC_RATEVHTSS4MCS7] = MGN_VHT4SS_MCS7, + [DESC_RATEVHTSS4MCS8] = MGN_VHT4SS_MCS8, + [DESC_RATEVHTSS4MCS9] = MGN_VHT4SS_MCS9, +}; + +u8 hw_rate_to_m_rate(u8 hw_rate) +{ + u8 rate = MGN_1M; /* default value */ + + if (hw_rate < DESC_RATE_NUM) + rate = _hw_rate_to_m_rate[hw_rate]; + else + RTW_WARN("Invalid hw_rate 0x%x in %s\n", hw_rate, __FUNCTION__); + + return rate; +} + +#ifdef CONFIG_RTW_DEBUG +void dump_hw_rate_map_test(void *sel) +{ + RATE_SECTION rs; + u8 hw_rate; + enum MGN_RATE m_rate; + int i; + + for (rs = 0; rs < RATE_SECTION_NUM; rs++) { + for (i = 0; i < rates_by_sections[rs].rate_num; i++) { + hw_rate = MRateToHwRate(rates_by_sections[rs].rates[i]); + RTW_PRINT_SEL(sel, "m_rate:%s(%d) to hw_rate:%s(%d)\n" + , MGN_RATE_STR(rates_by_sections[rs].rates[i]), rates_by_sections[rs].rates[i] + , HDATA_RATE(hw_rate), hw_rate + ); + } + if (rs == HT_4SS) { /* show MCS32 after MCS31 */ + hw_rate = MRateToHwRate(MGN_MCS32); + RTW_PRINT_SEL(sel, "m_rate:%s(%d) to hw_rate:%s(%d)\n" + , MGN_RATE_STR(MGN_MCS32), MGN_MCS32 + , HDATA_RATE(hw_rate), hw_rate + ); + } + } + hw_rate = MRateToHwRate(MGN_UNKNOWN); + RTW_PRINT_SEL(sel, "m_rate:%s(%d) to hw_rate:%s(%d)\n" + , MGN_RATE_STR(MGN_UNKNOWN), MGN_UNKNOWN + , HDATA_RATE(hw_rate), hw_rate + ); + + for (i = DESC_RATE1M; i <= DESC_RATE_NUM; i++) { + m_rate = hw_rate_to_m_rate(i); + RTW_PRINT_SEL(sel, "hw_rate:%s(%d) to m_rate:%s(%d)\n" + , HDATA_RATE(i), i + , MGN_RATE_STR(m_rate), m_rate + ); + } +} +#endif /* CONFIG_RTW_DEBUG */ + +void HalSetBrateCfg( + PADAPTER Adapter, + u8 *mBratesOS, + u16 *pBrateCfg) +{ + u8 i, is_brate, brate; + + for (i = 0; i < NDIS_802_11_LENGTH_RATES_EX; i++) { + is_brate = mBratesOS[i] & IEEE80211_BASIC_RATE_MASK; + brate = mBratesOS[i] & 0x7f; + + if (is_brate) { + switch (brate) { + case IEEE80211_CCK_RATE_1MB: + *pBrateCfg |= RATE_1M; + break; + case IEEE80211_CCK_RATE_2MB: + *pBrateCfg |= RATE_2M; + break; + case IEEE80211_CCK_RATE_5MB: + *pBrateCfg |= RATE_5_5M; + break; + case IEEE80211_CCK_RATE_11MB: + *pBrateCfg |= RATE_11M; + break; + case IEEE80211_OFDM_RATE_6MB: + *pBrateCfg |= RATE_6M; + break; + case IEEE80211_OFDM_RATE_9MB: + *pBrateCfg |= RATE_9M; + break; + case IEEE80211_OFDM_RATE_12MB: + *pBrateCfg |= RATE_12M; + break; + case IEEE80211_OFDM_RATE_18MB: + *pBrateCfg |= RATE_18M; + break; + case IEEE80211_OFDM_RATE_24MB: + *pBrateCfg |= RATE_24M; + break; + case IEEE80211_OFDM_RATE_36MB: + *pBrateCfg |= RATE_36M; + break; + case IEEE80211_OFDM_RATE_48MB: + *pBrateCfg |= RATE_48M; + break; + case IEEE80211_OFDM_RATE_54MB: + *pBrateCfg |= RATE_54M; + break; + } + } + } +} + +static void +_OneOutPipeMapping( + PADAPTER pAdapter +) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(pAdapter); + + pdvobjpriv->Queue2Pipe[0] = pdvobjpriv->RtOutPipe[0];/* VO */ + pdvobjpriv->Queue2Pipe[1] = pdvobjpriv->RtOutPipe[0];/* VI */ + pdvobjpriv->Queue2Pipe[2] = pdvobjpriv->RtOutPipe[0];/* BE */ + pdvobjpriv->Queue2Pipe[3] = pdvobjpriv->RtOutPipe[0];/* BK */ + + pdvobjpriv->Queue2Pipe[4] = pdvobjpriv->RtOutPipe[0];/* BCN */ + pdvobjpriv->Queue2Pipe[5] = pdvobjpriv->RtOutPipe[0];/* MGT */ + pdvobjpriv->Queue2Pipe[6] = pdvobjpriv->RtOutPipe[0];/* HIGH */ + pdvobjpriv->Queue2Pipe[7] = pdvobjpriv->RtOutPipe[0];/* TXCMD */ +} + +static void +_TwoOutPipeMapping( + PADAPTER pAdapter, + BOOLEAN bWIFICfg +) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(pAdapter); + + if (bWIFICfg) { /* WMM */ + + /* BK, BE, VI, VO, BCN, CMD,MGT,HIGH,HCCA */ + /* { 0, 1, 0, 1, 0, 0, 0, 0, 0 }; */ + /* 0:ep_0 num, 1:ep_1 num */ + + pdvobjpriv->Queue2Pipe[0] = pdvobjpriv->RtOutPipe[1];/* VO */ + pdvobjpriv->Queue2Pipe[1] = pdvobjpriv->RtOutPipe[0];/* VI */ + pdvobjpriv->Queue2Pipe[2] = pdvobjpriv->RtOutPipe[1];/* BE */ + pdvobjpriv->Queue2Pipe[3] = pdvobjpriv->RtOutPipe[0];/* BK */ + + pdvobjpriv->Queue2Pipe[4] = pdvobjpriv->RtOutPipe[0];/* BCN */ + pdvobjpriv->Queue2Pipe[5] = pdvobjpriv->RtOutPipe[0];/* MGT */ + pdvobjpriv->Queue2Pipe[6] = pdvobjpriv->RtOutPipe[0];/* HIGH */ + pdvobjpriv->Queue2Pipe[7] = pdvobjpriv->RtOutPipe[0];/* TXCMD */ + + } else { /* typical setting */ + + + /* BK, BE, VI, VO, BCN, CMD,MGT,HIGH,HCCA */ + /* { 1, 1, 0, 0, 0, 0, 0, 0, 0 }; */ + /* 0:ep_0 num, 1:ep_1 num */ + + pdvobjpriv->Queue2Pipe[0] = pdvobjpriv->RtOutPipe[0];/* VO */ + pdvobjpriv->Queue2Pipe[1] = pdvobjpriv->RtOutPipe[0];/* VI */ + pdvobjpriv->Queue2Pipe[2] = pdvobjpriv->RtOutPipe[1];/* BE */ + pdvobjpriv->Queue2Pipe[3] = pdvobjpriv->RtOutPipe[1];/* BK */ + + pdvobjpriv->Queue2Pipe[4] = pdvobjpriv->RtOutPipe[0];/* BCN */ + pdvobjpriv->Queue2Pipe[5] = pdvobjpriv->RtOutPipe[0];/* MGT */ + pdvobjpriv->Queue2Pipe[6] = pdvobjpriv->RtOutPipe[0];/* HIGH */ + pdvobjpriv->Queue2Pipe[7] = pdvobjpriv->RtOutPipe[0];/* TXCMD */ + + } + +} + +static void _ThreeOutPipeMapping( + PADAPTER pAdapter, + BOOLEAN bWIFICfg +) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(pAdapter); + + if (bWIFICfg) { /* for WMM */ + + /* BK, BE, VI, VO, BCN, CMD,MGT,HIGH,HCCA */ + /* { 1, 2, 1, 0, 0, 0, 0, 0, 0 }; */ + /* 0:H, 1:N, 2:L */ + + pdvobjpriv->Queue2Pipe[0] = pdvobjpriv->RtOutPipe[0];/* VO */ + pdvobjpriv->Queue2Pipe[1] = pdvobjpriv->RtOutPipe[1];/* VI */ + pdvobjpriv->Queue2Pipe[2] = pdvobjpriv->RtOutPipe[2];/* BE */ + pdvobjpriv->Queue2Pipe[3] = pdvobjpriv->RtOutPipe[1];/* BK */ + + pdvobjpriv->Queue2Pipe[4] = pdvobjpriv->RtOutPipe[0];/* BCN */ + pdvobjpriv->Queue2Pipe[5] = pdvobjpriv->RtOutPipe[0];/* MGT */ + pdvobjpriv->Queue2Pipe[6] = pdvobjpriv->RtOutPipe[0];/* HIGH */ + pdvobjpriv->Queue2Pipe[7] = pdvobjpriv->RtOutPipe[0];/* TXCMD */ + + } else { /* typical setting */ + + + /* BK, BE, VI, VO, BCN, CMD,MGT,HIGH,HCCA */ + /* { 2, 2, 1, 0, 0, 0, 0, 0, 0 }; */ + /* 0:H, 1:N, 2:L */ + + pdvobjpriv->Queue2Pipe[0] = pdvobjpriv->RtOutPipe[0];/* VO */ + pdvobjpriv->Queue2Pipe[1] = pdvobjpriv->RtOutPipe[1];/* VI */ + pdvobjpriv->Queue2Pipe[2] = pdvobjpriv->RtOutPipe[2];/* BE */ + pdvobjpriv->Queue2Pipe[3] = pdvobjpriv->RtOutPipe[2];/* BK */ + + pdvobjpriv->Queue2Pipe[4] = pdvobjpriv->RtOutPipe[0];/* BCN */ + pdvobjpriv->Queue2Pipe[5] = pdvobjpriv->RtOutPipe[0];/* MGT */ + pdvobjpriv->Queue2Pipe[6] = pdvobjpriv->RtOutPipe[0];/* HIGH */ + pdvobjpriv->Queue2Pipe[7] = pdvobjpriv->RtOutPipe[0];/* TXCMD */ + } + +} +#if 0 +static void _FourOutPipeMapping( + PADAPTER pAdapter, + BOOLEAN bWIFICfg +) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(pAdapter); + + if (bWIFICfg) { /* for WMM */ + + /* BK, BE, VI, VO, BCN, CMD,MGT,HIGH,HCCA */ + /* { 1, 2, 1, 0, 0, 0, 0, 0, 0 }; */ + /* 0:H, 1:N, 2:L ,3:E */ + + pdvobjpriv->Queue2Pipe[0] = pdvobjpriv->RtOutPipe[0];/* VO */ + pdvobjpriv->Queue2Pipe[1] = pdvobjpriv->RtOutPipe[1];/* VI */ + pdvobjpriv->Queue2Pipe[2] = pdvobjpriv->RtOutPipe[2];/* BE */ + pdvobjpriv->Queue2Pipe[3] = pdvobjpriv->RtOutPipe[1];/* BK */ + + pdvobjpriv->Queue2Pipe[4] = pdvobjpriv->RtOutPipe[0];/* BCN */ + pdvobjpriv->Queue2Pipe[5] = pdvobjpriv->RtOutPipe[0];/* MGT */ + pdvobjpriv->Queue2Pipe[6] = pdvobjpriv->RtOutPipe[3];/* HIGH */ + pdvobjpriv->Queue2Pipe[7] = pdvobjpriv->RtOutPipe[0];/* TXCMD */ + + } else { /* typical setting */ + + + /* BK, BE, VI, VO, BCN, CMD,MGT,HIGH,HCCA */ + /* { 2, 2, 1, 0, 0, 0, 0, 0, 0 }; */ + /* 0:H, 1:N, 2:L */ + + pdvobjpriv->Queue2Pipe[0] = pdvobjpriv->RtOutPipe[0];/* VO */ + pdvobjpriv->Queue2Pipe[1] = pdvobjpriv->RtOutPipe[1];/* VI */ + pdvobjpriv->Queue2Pipe[2] = pdvobjpriv->RtOutPipe[2];/* BE */ + pdvobjpriv->Queue2Pipe[3] = pdvobjpriv->RtOutPipe[2];/* BK */ + + pdvobjpriv->Queue2Pipe[4] = pdvobjpriv->RtOutPipe[0];/* BCN */ + pdvobjpriv->Queue2Pipe[5] = pdvobjpriv->RtOutPipe[0];/* MGT */ + pdvobjpriv->Queue2Pipe[6] = pdvobjpriv->RtOutPipe[3];/* HIGH */ + pdvobjpriv->Queue2Pipe[7] = pdvobjpriv->RtOutPipe[0];/* TXCMD */ + } + +} +#endif +BOOLEAN +Hal_MappingOutPipe( + PADAPTER pAdapter, + u8 NumOutPipe +) +{ + struct registry_priv *pregistrypriv = &pAdapter->registrypriv; + + BOOLEAN bWIFICfg = (pregistrypriv->wifi_spec) ? _TRUE : _FALSE; + + BOOLEAN result = _TRUE; + + switch (NumOutPipe) { + case 2: + _TwoOutPipeMapping(pAdapter, bWIFICfg); + break; + case 3: + case 4: + case 5: + case 6: + _ThreeOutPipeMapping(pAdapter, bWIFICfg); + break; + case 1: + _OneOutPipeMapping(pAdapter); + break; + default: + result = _FALSE; + break; + } + + return result; + +} + +void rtw_hal_reqtxrpt(_adapter *padapter, u8 macid) +{ + if (padapter->hal_func.reqtxrpt) + padapter->hal_func.reqtxrpt(padapter, macid); +} + +void rtw_hal_dump_macaddr(void *sel, _adapter *adapter) +{ + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 mac_addr[ETH_ALEN]; + +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_mbid_cam_dump(sel, __func__, adapter); +#else + rtw_mi_hal_dump_macaddr(sel, adapter); +#endif +} + +/** + * rtw_hal_set_hw_macaddr() - Set HW MAC address + * @adapter: struct PADAPTER + * @mac_addr: 6-bytes mac address + * + * Set Wifi Mac address by writing to the relative HW registers, + * + */ +void rtw_hal_set_hw_macaddr(PADAPTER adapter, u8 *mac_addr) +{ + rtw_ps_deny(adapter, PS_DENY_IOCTL); + LeaveAllPowerSaveModeDirect(adapter); + +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_hal_change_macaddr_mbid(adapter, mac_addr); +#else + rtw_hal_set_hwreg(adapter, HW_VAR_MAC_ADDR, mac_addr); +#endif +#ifdef CONFIG_RTW_DEBUG + rtw_hal_dump_macaddr(RTW_DBGDUMP, adapter); +#endif + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); +} + +#ifdef RTW_HALMAC +void rtw_hal_hw_port_enable(_adapter *adapter) +{ +#if 1 + u8 port_enable = _TRUE; + + rtw_hal_set_hwreg(adapter, HW_VAR_PORT_CFG, &port_enable); +#else + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct rtw_halmac_bcn_ctrl bcn_ctrl; + + _rtw_memset(&bcn_ctrl, 0, sizeof(struct rtw_halmac_bcn_ctrl)); + bcn_ctrl.enable_bcn = 1; + bcn_ctrl.rx_bssid_fit = 1; + bcn_ctrl.rxbcn_rpt = 1; + + /*rtw_halmac_get_bcn_ctrl(struct dvobj_priv *d, enum _hw_port hwport, + struct rtw_halmac_bcn_ctrl *bcn_ctrl)*/ + if (rtw_halmac_set_bcn_ctrl(dvobj, get_hw_port(adapter), &bcn_ctrl) == -1) { + RTW_ERR(ADPT_FMT" - hw port(%d) enable fail!!\n", ADPT_ARG(adapter), get_hw_port(adapter)); + rtw_warn_on(1); + } +#endif +} +void rtw_hal_hw_port_disable(_adapter *adapter) +{ + u8 port_enable = _FALSE; + + rtw_hal_set_hwreg(adapter, HW_VAR_PORT_CFG, &port_enable); +} + +void rtw_restore_hw_port_cfg(_adapter *adapter) +{ +#ifdef CONFIG_MI_WITH_MBSSID_CAM + +#else + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) + rtw_hal_hw_port_enable(iface); + } +#endif +} +#endif + +void rtw_mi_set_mac_addr(_adapter *adapter) +{ +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_mi_set_mbid_cam(adapter); +#else + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) + rtw_hal_set_hwreg(iface, HW_VAR_MAC_ADDR, adapter_mac_addr(iface)); + } +#endif + if (0) + rtw_hal_dump_macaddr(RTW_DBGDUMP, adapter); +} + +void rtw_init_hal_com_default_value(PADAPTER Adapter) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(Adapter); + struct registry_priv *regsty = adapter_to_regsty(Adapter); + + pHalData->AntDetection = 1; + pHalData->antenna_test = _FALSE; + pHalData->RegIQKFWOffload = regsty->iqk_fw_offload; + pHalData->ch_switch_offload = regsty->ch_switch_offload; + pHalData->multi_ch_switch_mode = 0; +#ifdef RTW_REDUCE_SCAN_SWITCH_CH_TIME + if (pHalData->ch_switch_offload == 0) + pHalData->ch_switch_offload = 1; +#endif +} + +#ifdef CONFIG_FW_C2H_REG +void c2h_evt_clear(_adapter *adapter) +{ + rtw_write8(adapter, REG_C2HEVT_CLEAR, C2H_EVT_HOST_CLOSE); +} + +s32 c2h_evt_read_88xx(_adapter *adapter, u8 *buf) +{ + s32 ret = _FAIL; + int i; + u8 trigger; + + if (buf == NULL) + goto exit; + + trigger = rtw_read8(adapter, REG_C2HEVT_CLEAR); + + if (trigger == C2H_EVT_HOST_CLOSE) { + goto exit; /* Not ready */ + } else if (trigger != C2H_EVT_FW_CLOSE) { + goto clear_evt; /* Not a valid value */ + } + + _rtw_memset(buf, 0, C2H_REG_LEN); + + /* Read ID, LEN, SEQ */ + SET_C2H_ID_88XX(buf, rtw_read8(adapter, REG_C2HEVT_MSG_NORMAL)); + SET_C2H_SEQ_88XX(buf, rtw_read8(adapter, REG_C2HEVT_CMD_SEQ_88XX)); + SET_C2H_PLEN_88XX(buf, rtw_read8(adapter, REG_C2HEVT_CMD_LEN_88XX)); + + if (0) { + RTW_INFO("%s id=0x%02x, seq=%u, plen=%u, trigger=0x%02x\n", __func__ + , C2H_ID_88XX(buf), C2H_SEQ_88XX(buf), C2H_PLEN_88XX(buf), trigger); + } + + /* Read the content */ + for (i = 0; i < C2H_PLEN_88XX(buf); i++) + *(C2H_PAYLOAD_88XX(buf) + i) = rtw_read8(adapter, REG_C2HEVT_MSG_NORMAL + 2 + i); + + RTW_DBG_DUMP("payload: ", C2H_PAYLOAD_88XX(buf), C2H_PLEN_88XX(buf)); + + ret = _SUCCESS; + +clear_evt: + /* + * Clear event to notify FW we have read the command. + * If this field isn't clear, the FW won't update the next command message. + */ + c2h_evt_clear(adapter); + +exit: + return ret; +} +#endif /* CONFIG_FW_C2H_REG */ + +#ifdef CONFIG_FW_C2H_PKT +#ifndef DBG_C2H_PKT_PRE_HDL +#define DBG_C2H_PKT_PRE_HDL 0 +#endif +#ifndef DBG_C2H_PKT_HDL +#define DBG_C2H_PKT_HDL 0 +#endif +void rtw_hal_c2h_pkt_pre_hdl(_adapter *adapter, u8 *buf, u16 len) +{ +#ifdef RTW_HALMAC + /* TODO: extract hal_mac IC's code here*/ +#else + u8 parse_fail = 0; + u8 hdl_here = 0; + s32 ret = _FAIL; + u8 id, seq, plen; + u8 *payload; + + if (rtw_hal_c2h_pkt_hdr_parse(adapter, buf, len, &id, &seq, &plen, &payload) != _SUCCESS) { + parse_fail = 1; + goto exit; + } + + hdl_here = rtw_hal_c2h_id_handle_directly(adapter, id, seq, plen, payload) == _TRUE ? 1 : 0; + if (hdl_here) + ret = rtw_hal_c2h_handler(adapter, id, seq, plen, payload); + else + ret = rtw_c2h_packet_wk_cmd(adapter, buf, len); + +exit: + if (parse_fail) + RTW_ERR("%s parse fail, buf=%p, len=:%u\n", __func__, buf, len); + else if (ret != _SUCCESS || DBG_C2H_PKT_PRE_HDL > 0) { + RTW_PRINT("%s: id=0x%02x, seq=%u, plen=%u, %s %s\n", __func__, id, seq, plen + , hdl_here ? "handle" : "enqueue" + , ret == _SUCCESS ? "ok" : "fail" + ); + if (DBG_C2H_PKT_PRE_HDL >= 2) + RTW_PRINT_DUMP("dump: ", buf, len); + } +#endif +} + +void rtw_hal_c2h_pkt_hdl(_adapter *adapter, u8 *buf, u16 len) +{ +#ifdef RTW_HALMAC + adapter->hal_func.hal_mac_c2h_handler(adapter, buf, len); +#else + u8 parse_fail = 0; + u8 bypass = 0; + s32 ret = _FAIL; + u8 id, seq, plen; + u8 *payload; + + if (rtw_hal_c2h_pkt_hdr_parse(adapter, buf, len, &id, &seq, &plen, &payload) != _SUCCESS) { + parse_fail = 1; + goto exit; + } + +#ifdef CONFIG_WOWLAN + if (adapter_to_pwrctl(adapter)->wowlan_mode == _TRUE) { + bypass = 1; + ret = _SUCCESS; + goto exit; + } +#endif + + ret = rtw_hal_c2h_handler(adapter, id, seq, plen, payload); + +exit: + if (parse_fail) + RTW_ERR("%s parse fail, buf=%p, len=:%u\n", __func__, buf, len); + else if (ret != _SUCCESS || bypass || DBG_C2H_PKT_HDL > 0) { + RTW_PRINT("%s: id=0x%02x, seq=%u, plen=%u, %s %s\n", __func__, id, seq, plen + , !bypass ? "handle" : "bypass" + , ret == _SUCCESS ? "ok" : "fail" + ); + if (DBG_C2H_PKT_HDL >= 2) + RTW_PRINT_DUMP("dump: ", buf, len); + } +#endif +} +#endif /* CONFIG_FW_C2H_PKT */ + +void c2h_iqk_offload(_adapter *adapter, u8 *data, u8 len) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct submit_ctx *iqk_sctx = &hal_data->iqk_sctx; + + RTW_INFO("IQK offload finish in %dms\n", rtw_get_passing_time_ms(iqk_sctx->submit_time)); + if (0) + RTW_INFO_DUMP("C2H_IQK_FINISH: ", data, len); + + rtw_sctx_done(&iqk_sctx); +} + +int c2h_iqk_offload_wait(_adapter *adapter, u32 timeout_ms) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct submit_ctx *iqk_sctx = &hal_data->iqk_sctx; + + iqk_sctx->submit_time = rtw_get_current_time(); + iqk_sctx->timeout_ms = timeout_ms; + iqk_sctx->status = RTW_SCTX_SUBMITTED; + + return rtw_sctx_wait(iqk_sctx, __func__); +} + +#ifdef CONFIG_FW_OFFLOAD_SET_TXPWR_IDX +void c2h_txpwr_idx_offload_done(_adapter *adapter, u8 *data, u8 len) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct submit_ctx *sctx = &hal_data->txpwr_idx_offload_sctx; + + if (0) + RTW_INFO("txpwr_idx offload finish in %dms\n", rtw_get_passing_time_ms(sctx->submit_time)); + rtw_sctx_done(&sctx); +} + +int c2h_txpwr_idx_offload_wait(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct submit_ctx *sctx = &hal_data->txpwr_idx_offload_sctx; + + return rtw_sctx_wait(sctx, __func__); +} +#endif + +#define GET_C2H_MAC_HIDDEN_RPT_UUID_X(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 0, 0, 8) +#define GET_C2H_MAC_HIDDEN_RPT_UUID_Y(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 1, 0, 8) +#define GET_C2H_MAC_HIDDEN_RPT_UUID_Z(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 2, 0, 5) +#define GET_C2H_MAC_HIDDEN_RPT_UUID_CRC(_data) LE_BITS_TO_2BYTE(((u8 *)(_data)) + 2, 5, 11) +#define GET_C2H_MAC_HIDDEN_RPT_HCI_TYPE(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 4, 0, 4) +#define GET_C2H_MAC_HIDDEN_RPT_PACKAGE_TYPE(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 4, 4, 3) +#define GET_C2H_MAC_HIDDEN_RPT_TR_SWITCH(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 4, 7, 1) +#define GET_C2H_MAC_HIDDEN_RPT_WL_FUNC(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 5, 0, 4) +#define GET_C2H_MAC_HIDDEN_RPT_HW_STYPE(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 5, 4, 4) +#define GET_C2H_MAC_HIDDEN_RPT_BW(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 6, 0, 3) +#define GET_C2H_MAC_HIDDEN_RPT_ANT_NUM(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 6, 5, 3) +#define GET_C2H_MAC_HIDDEN_RPT_80211_PROTOCOL(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 7, 2, 2) +#define GET_C2H_MAC_HIDDEN_RPT_NIC_ROUTER(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 7, 6, 2) + +#ifndef DBG_C2H_MAC_HIDDEN_RPT_HANDLE +#define DBG_C2H_MAC_HIDDEN_RPT_HANDLE 0 +#endif + +#ifdef CONFIG_RTW_MAC_HIDDEN_RPT +int c2h_mac_hidden_rpt_hdl(_adapter *adapter, u8 *data, u8 len) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + enum rf_type rf_type; + u8 tx_path_num, rx_path_num; + int ret = _FAIL; + + u8 uuid_x; + u8 uuid_y; + u8 uuid_z; + u16 uuid_crc; + + u8 hci_type; + u8 package_type; + u8 tr_switch; + u8 wl_func; + u8 hw_stype; + u8 bw; + u8 ss_num = 4; + u8 ant_num; + u8 protocol; + u8 nic; + + int i; + + if (len < MAC_HIDDEN_RPT_LEN) { + RTW_WARN("%s len(%u) < %d\n", __func__, len, MAC_HIDDEN_RPT_LEN); + goto exit; + } + + uuid_x = GET_C2H_MAC_HIDDEN_RPT_UUID_X(data); + uuid_y = GET_C2H_MAC_HIDDEN_RPT_UUID_Y(data); + uuid_z = GET_C2H_MAC_HIDDEN_RPT_UUID_Z(data); + uuid_crc = GET_C2H_MAC_HIDDEN_RPT_UUID_CRC(data); + + hci_type = GET_C2H_MAC_HIDDEN_RPT_HCI_TYPE(data); + package_type = GET_C2H_MAC_HIDDEN_RPT_PACKAGE_TYPE(data); + + tr_switch = GET_C2H_MAC_HIDDEN_RPT_TR_SWITCH(data); + + wl_func = GET_C2H_MAC_HIDDEN_RPT_WL_FUNC(data); + hw_stype = GET_C2H_MAC_HIDDEN_RPT_HW_STYPE(data); + + bw = GET_C2H_MAC_HIDDEN_RPT_BW(data); + ant_num = GET_C2H_MAC_HIDDEN_RPT_ANT_NUM(data); + + protocol = GET_C2H_MAC_HIDDEN_RPT_80211_PROTOCOL(data); + nic = GET_C2H_MAC_HIDDEN_RPT_NIC_ROUTER(data); + + if (DBG_C2H_MAC_HIDDEN_RPT_HANDLE) { + for (i = 0; i < len; i++) + RTW_PRINT("%s: 0x%02X\n", __func__, *(data + i)); + + RTW_PRINT("uuid x:0x%02x y:0x%02x z:0x%x crc:0x%x\n", uuid_x, uuid_y, uuid_z, uuid_crc); + RTW_PRINT("hci_type:0x%x\n", hci_type); + RTW_PRINT("package_type:0x%x\n", package_type); + RTW_PRINT("tr_switch:0x%x\n", tr_switch); + RTW_PRINT("wl_func:0x%x\n", wl_func); + RTW_PRINT("hw_stype:0x%x\n", hw_stype); + RTW_PRINT("bw:0x%x\n", bw); + RTW_PRINT("ant_num:0x%x\n", ant_num); + RTW_PRINT("protocol:0x%x\n", protocol); + RTW_PRINT("nic:0x%x\n", nic); + } + +#if defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) + if (IS_8822C_SERIES(hal_data->version_id) || IS_8814B_SERIES(hal_data->version_id)) { + #define GET_C2H_MAC_HIDDEN_RPT_SS_NUM(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 6, 3, 2) + ss_num = GET_C2H_MAC_HIDDEN_RPT_SS_NUM(data); + + if (DBG_C2H_MAC_HIDDEN_RPT_HANDLE) + RTW_PRINT("ss_num:0x%x\n", ss_num); + + if (ss_num == 0x03) + ss_num = 4; + } +#endif + +#if defined(CONFIG_RTL8822C) + if (IS_8822C_SERIES(hal_data->version_id)) { + if (ant_num == 1) + hal_spec->rf_reg_trx_path_bmp = 0x22; /* 1T1R pathB */ + if (hw_stype == 0xE) + hal_spec->max_tx_cnt = rtw_min(hal_spec->max_tx_cnt, 1); /* limit 1TX only */ + } +#endif + hal_data->PackageType = package_type; + hal_spec->hci_type = hci_type; + hal_spec->wl_func &= mac_hidden_wl_func_to_hal_wl_func(wl_func); + hal_spec->bw_cap &= mac_hidden_max_bw_to_hal_bw_cap(bw); + hal_spec->proto_cap &= mac_hidden_proto_to_hal_proto_cap(protocol); + + rf_type = rtw_chip_rftype_to_hal_rftype(adapter, 0); + if (!RF_TYPE_VALID(rf_type)) { + RTW_ERR("%s rtw_chip_rftype_to_hal_rftype failed\n", __func__); + goto exit; + } + hal_spec->rf_reg_path_avail_num = rtw_min(hal_spec->rf_reg_path_num, ant_num); + tx_path_num = rtw_min(rf_type_to_rf_tx_cnt(rf_type), hal_spec->rf_reg_path_avail_num); + rx_path_num = rtw_min(rf_type_to_rf_rx_cnt(rf_type), hal_spec->rf_reg_path_avail_num); + hal_spec->rf_reg_trx_path_bmp = rtw_restrict_trx_path_bmp_by_trx_num_lmt( + hal_spec->rf_reg_trx_path_bmp, tx_path_num, rx_path_num, &tx_path_num, &rx_path_num); + if (!hal_spec->rf_reg_trx_path_bmp) { + RTW_ERR("%s rtw_restrict_trx_path_bmp_by_trx_num_lmt(0x%x, %u, %u) failed\n" + , __func__, hal_spec->rf_reg_trx_path_bmp, tx_path_num, rx_path_num); + goto exit; + } + hal_spec->rf_reg_path_avail_num = rtw_max(tx_path_num, rx_path_num); + + /* + * RF TX path num >= max_tx_cnt >= tx_nss_num + * ex: RF TX path num(4) >= max_tx_cnt(2) >= tx_nss_num(1) + * Select at most 2 out of 4 TX RF path to do 1SS 2TX + */ + hal_spec->max_tx_cnt = rtw_min(hal_spec->max_tx_cnt, tx_path_num); + hal_spec->tx_nss_num = rtw_min(hal_spec->tx_nss_num, hal_spec->max_tx_cnt); + hal_spec->tx_nss_num = rtw_min(hal_spec->tx_nss_num, ss_num); + + hal_spec->rx_nss_num = rtw_min(hal_spec->rx_nss_num, rx_path_num); + hal_spec->rx_nss_num = rtw_min(hal_spec->rx_nss_num, ss_num); + + ret = _SUCCESS; + +exit: + return ret; +} + +int c2h_mac_hidden_rpt_2_hdl(_adapter *adapter, u8 *data, u8 len) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int ret = _FAIL; + + int i; + + if (len < MAC_HIDDEN_RPT_2_LEN) { + RTW_WARN("%s len(%u) < %d\n", __func__, len, MAC_HIDDEN_RPT_2_LEN); + goto exit; + } + + if (DBG_C2H_MAC_HIDDEN_RPT_HANDLE) { + for (i = 0; i < len; i++) + RTW_PRINT("%s: 0x%02X\n", __func__, *(data + i)); + } + + #if defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) + if (IS_8188F(hal_data->version_id) || IS_8188GTV(hal_data->version_id)) { + #define GET_C2H_MAC_HIDDEN_RPT_IRV(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 0, 0, 4) + u8 irv = GET_C2H_MAC_HIDDEN_RPT_IRV(data); + + if (DBG_C2H_MAC_HIDDEN_RPT_HANDLE) + RTW_PRINT("irv:0x%x\n", irv); + + if(irv != 0xf) + hal_data->version_id.CUTVersion = irv; + } + #endif + + ret = _SUCCESS; + +exit: + return ret; +} + +int hal_read_mac_hidden_rpt(_adapter *adapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(adapter); + int ret = _FAIL; + int ret_fwdl; + u8 mac_hidden_rpt[MAC_HIDDEN_RPT_LEN + MAC_HIDDEN_RPT_2_LEN] = {0}; + systime start = rtw_get_current_time(); + u32 cnt = 0; + u32 timeout_ms = 800; + u32 min_cnt = 10; + u8 id = C2H_DEFEATURE_RSVD; + int i; + +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + u8 hci_type = rtw_get_intf_type(adapter); + + if ((hci_type == RTW_USB || hci_type == RTW_PCIE) + && !rtw_is_hw_init_completed(adapter)) + rtw_hal_power_on(adapter); +#endif + + /* inform FW mac hidden rpt from reg is needed */ + rtw_write8(adapter, REG_C2HEVT_MSG_NORMAL, C2H_DEFEATURE_RSVD); + + /* download FW */ + pHalData->not_xmitframe_fw_dl = 1; + ret_fwdl = rtw_hal_fw_dl(adapter, _FALSE); + pHalData->not_xmitframe_fw_dl = 0; + if (ret_fwdl != _SUCCESS) + goto mac_hidden_rpt_hdl; + + /* polling for data ready */ + start = rtw_get_current_time(); + do { + cnt++; + id = rtw_read8(adapter, REG_C2HEVT_MSG_NORMAL); + if (id == C2H_MAC_HIDDEN_RPT || RTW_CANNOT_IO(adapter)) + break; + rtw_msleep_os(10); + } while (rtw_get_passing_time_ms(start) < timeout_ms || cnt < min_cnt); + + if (id == C2H_MAC_HIDDEN_RPT) { + /* read data */ + for (i = 0; i < MAC_HIDDEN_RPT_LEN + MAC_HIDDEN_RPT_2_LEN; i++) + mac_hidden_rpt[i] = rtw_read8(adapter, REG_C2HEVT_MSG_NORMAL + 2 + i); + } + + /* inform FW mac hidden rpt has read */ + rtw_write8(adapter, REG_C2HEVT_MSG_NORMAL, C2H_DBG); + +mac_hidden_rpt_hdl: + c2h_mac_hidden_rpt_hdl(adapter, mac_hidden_rpt, MAC_HIDDEN_RPT_LEN); + c2h_mac_hidden_rpt_2_hdl(adapter, mac_hidden_rpt + MAC_HIDDEN_RPT_LEN, MAC_HIDDEN_RPT_2_LEN); + + if (ret_fwdl == _SUCCESS && id == C2H_MAC_HIDDEN_RPT) + ret = _SUCCESS; + +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + if ((hci_type == RTW_USB || hci_type == RTW_PCIE) + && !rtw_is_hw_init_completed(adapter)) + rtw_hal_power_off(adapter); +#endif + + RTW_INFO("%s %s! (%u, %dms), fwdl:%d, id:0x%02x\n", __func__ + , (ret == _SUCCESS) ? "OK" : "Fail", cnt, rtw_get_passing_time_ms(start), ret_fwdl, id); + + return ret; +} +#endif /* CONFIG_RTW_MAC_HIDDEN_RPT */ + +int c2h_defeature_dbg_hdl(_adapter *adapter, u8 *data, u8 len) +{ + int ret = _FAIL; + + int i; + + if (len < DEFEATURE_DBG_LEN) { + RTW_WARN("%s len(%u) < %d\n", __func__, len, DEFEATURE_DBG_LEN); + goto exit; + } + + for (i = 0; i < len; i++) + RTW_PRINT("%s: 0x%02X\n", __func__, *(data + i)); + + ret = _SUCCESS; + +exit: + return ret; +} + +#ifndef DBG_CUSTOMER_STR_RPT_HANDLE +#define DBG_CUSTOMER_STR_RPT_HANDLE 0 +#endif + +#ifdef CONFIG_RTW_CUSTOMER_STR +s32 rtw_hal_h2c_customer_str_req(_adapter *adapter) +{ + u8 h2c_data[H2C_CUSTOMER_STR_REQ_LEN] = {0}; + + SET_H2CCMD_CUSTOMER_STR_REQ_EN(h2c_data, 1); + return rtw_hal_fill_h2c_cmd(adapter, H2C_CUSTOMER_STR_REQ, H2C_CUSTOMER_STR_REQ_LEN, h2c_data); +} + +#define C2H_CUSTOMER_STR_RPT_BYTE0(_data) ((u8 *)(_data)) +#define C2H_CUSTOMER_STR_RPT_2_BYTE8(_data) ((u8 *)(_data)) + +int c2h_customer_str_rpt_hdl(_adapter *adapter, u8 *data, u8 len) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + int ret = _FAIL; + int i; + + if (len < CUSTOMER_STR_RPT_LEN) { + RTW_WARN("%s len(%u) < %d\n", __func__, len, CUSTOMER_STR_RPT_LEN); + goto exit; + } + + if (DBG_CUSTOMER_STR_RPT_HANDLE) + RTW_PRINT_DUMP("customer_str_rpt: ", data, CUSTOMER_STR_RPT_LEN); + + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + + if (dvobj->customer_str_sctx != NULL) { + if (dvobj->customer_str_sctx->status != RTW_SCTX_SUBMITTED) + RTW_WARN("%s invalid sctx.status:%d\n", __func__, dvobj->customer_str_sctx->status); + _rtw_memcpy(dvobj->customer_str, C2H_CUSTOMER_STR_RPT_BYTE0(data), CUSTOMER_STR_RPT_LEN); + dvobj->customer_str_sctx->status = RTX_SCTX_CSTR_WAIT_RPT2; + } else + RTW_WARN("%s sctx not set\n", __func__); + + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + + ret = _SUCCESS; + +exit: + return ret; +} + +int c2h_customer_str_rpt_2_hdl(_adapter *adapter, u8 *data, u8 len) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + int ret = _FAIL; + int i; + + if (len < CUSTOMER_STR_RPT_2_LEN) { + RTW_WARN("%s len(%u) < %d\n", __func__, len, CUSTOMER_STR_RPT_2_LEN); + goto exit; + } + + if (DBG_CUSTOMER_STR_RPT_HANDLE) + RTW_PRINT_DUMP("customer_str_rpt_2: ", data, CUSTOMER_STR_RPT_2_LEN); + + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + + if (dvobj->customer_str_sctx != NULL) { + if (dvobj->customer_str_sctx->status != RTX_SCTX_CSTR_WAIT_RPT2) + RTW_WARN("%s rpt not ready\n", __func__); + _rtw_memcpy(dvobj->customer_str + CUSTOMER_STR_RPT_LEN, C2H_CUSTOMER_STR_RPT_2_BYTE8(data), CUSTOMER_STR_RPT_2_LEN); + rtw_sctx_done(&dvobj->customer_str_sctx); + } else + RTW_WARN("%s sctx not set\n", __func__); + + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + + ret = _SUCCESS; + +exit: + return ret; +} + +/* read customer str */ +s32 rtw_hal_customer_str_read(_adapter *adapter, u8 *cs) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct submit_ctx sctx; + s32 ret = _SUCCESS; + + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + if (dvobj->customer_str_sctx != NULL) + ret = _FAIL; + else { + rtw_sctx_init(&sctx, 2 * 1000); + dvobj->customer_str_sctx = &sctx; + } + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + + if (ret == _FAIL) { + RTW_WARN("%s another handle ongoing\n", __func__); + goto exit; + } + + ret = rtw_customer_str_req_cmd(adapter); + if (ret != _SUCCESS) { + RTW_WARN("%s read cmd fail\n", __func__); + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + dvobj->customer_str_sctx = NULL; + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + goto exit; + } + + /* wait till rpt done or timeout */ + rtw_sctx_wait(&sctx, __func__); + + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + dvobj->customer_str_sctx = NULL; + if (sctx.status == RTW_SCTX_DONE_SUCCESS) + _rtw_memcpy(cs, dvobj->customer_str, RTW_CUSTOMER_STR_LEN); + else + ret = _FAIL; + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + +exit: + return ret; +} + +s32 rtw_hal_h2c_customer_str_write(_adapter *adapter, const u8 *cs) +{ + u8 h2c_data_w1[H2C_CUSTOMER_STR_W1_LEN] = {0}; + u8 h2c_data_w2[H2C_CUSTOMER_STR_W2_LEN] = {0}; + u8 h2c_data_w3[H2C_CUSTOMER_STR_W3_LEN] = {0}; + s32 ret; + + SET_H2CCMD_CUSTOMER_STR_W1_EN(h2c_data_w1, 1); + _rtw_memcpy(H2CCMD_CUSTOMER_STR_W1_BYTE0(h2c_data_w1), cs, 6); + + SET_H2CCMD_CUSTOMER_STR_W2_EN(h2c_data_w2, 1); + _rtw_memcpy(H2CCMD_CUSTOMER_STR_W2_BYTE6(h2c_data_w2), cs + 6, 6); + + SET_H2CCMD_CUSTOMER_STR_W3_EN(h2c_data_w3, 1); + _rtw_memcpy(H2CCMD_CUSTOMER_STR_W3_BYTE12(h2c_data_w3), cs + 6 + 6, 4); + + ret = rtw_hal_fill_h2c_cmd(adapter, H2C_CUSTOMER_STR_W1, H2C_CUSTOMER_STR_W1_LEN, h2c_data_w1); + if (ret != _SUCCESS) { + RTW_WARN("%s w1 fail\n", __func__); + goto exit; + } + + ret = rtw_hal_fill_h2c_cmd(adapter, H2C_CUSTOMER_STR_W2, H2C_CUSTOMER_STR_W2_LEN, h2c_data_w2); + if (ret != _SUCCESS) { + RTW_WARN("%s w2 fail\n", __func__); + goto exit; + } + + ret = rtw_hal_fill_h2c_cmd(adapter, H2C_CUSTOMER_STR_W3, H2C_CUSTOMER_STR_W3_LEN, h2c_data_w3); + if (ret != _SUCCESS) { + RTW_WARN("%s w3 fail\n", __func__); + goto exit; + } + +exit: + return ret; +} + +/* write customer str and check if value reported is the same as requested */ +s32 rtw_hal_customer_str_write(_adapter *adapter, const u8 *cs) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct submit_ctx sctx; + s32 ret = _SUCCESS; + + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + if (dvobj->customer_str_sctx != NULL) + ret = _FAIL; + else { + rtw_sctx_init(&sctx, 2 * 1000); + dvobj->customer_str_sctx = &sctx; + } + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + + if (ret == _FAIL) { + RTW_WARN("%s another handle ongoing\n", __func__); + goto exit; + } + + ret = rtw_customer_str_write_cmd(adapter, cs); + if (ret != _SUCCESS) { + RTW_WARN("%s write cmd fail\n", __func__); + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + dvobj->customer_str_sctx = NULL; + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + goto exit; + } + + ret = rtw_customer_str_req_cmd(adapter); + if (ret != _SUCCESS) { + RTW_WARN("%s read cmd fail\n", __func__); + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + dvobj->customer_str_sctx = NULL; + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + goto exit; + } + + /* wait till rpt done or timeout */ + rtw_sctx_wait(&sctx, __func__); + + _enter_critical_mutex(&dvobj->customer_str_mutex, NULL); + dvobj->customer_str_sctx = NULL; + if (sctx.status == RTW_SCTX_DONE_SUCCESS) { + if (_rtw_memcmp(cs, dvobj->customer_str, RTW_CUSTOMER_STR_LEN) != _TRUE) { + RTW_WARN("%s read back check fail\n", __func__); + RTW_INFO_DUMP("write req: ", cs, RTW_CUSTOMER_STR_LEN); + RTW_INFO_DUMP("read back: ", dvobj->customer_str, RTW_CUSTOMER_STR_LEN); + ret = _FAIL; + } + } else + ret = _FAIL; + _exit_critical_mutex(&dvobj->customer_str_mutex, NULL); + +exit: + return ret; +} +#endif /* CONFIG_RTW_CUSTOMER_STR */ + +#ifdef RTW_PER_CMD_SUPPORT_FW +#define H2C_REQ_PER_RPT_LEN 5 +#define SET_H2CCMD_REQ_PER_RPT_GROUP_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_H2CCMD_REQ_PER_RPT_RPT_TYPE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_H2CCMD_REQ_PER_RPT_MACID_BMAP(__pH2CCmd, __Value) SET_BITS_TO_LE_4BYTE(__pH2CCmd + 1, 0, 32, __Value) + +u8 rtw_hal_set_req_per_rpt_cmd(_adapter *adapter, u8 group_macid, + u8 rpt_type, u32 macid_bitmap) +{ + u8 ret = _FAIL; + u8 cmd_buf[H2C_REQ_PER_RPT_LEN] = {0}; + + SET_H2CCMD_REQ_PER_RPT_GROUP_MACID(cmd_buf, group_macid); + SET_H2CCMD_REQ_PER_RPT_RPT_TYPE(cmd_buf, rpt_type); + SET_H2CCMD_REQ_PER_RPT_MACID_BMAP(cmd_buf, macid_bitmap); + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_REQ_PER_RPT, + H2C_REQ_PER_RPT_LEN, + cmd_buf); + return ret; +} + +#define GET_C2H_PER_RATE_RPT_TYPE0_MACID0(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)), 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE0_PER0(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 1, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE0_RATE0(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 2, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE0_BW0(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 3, 0, 2) +#define GET_C2H_PER_RATE_RPT_TYPE0_TOTAL_PKT0(_data) LE_BITS_TO_2BYTE(((u8 *)(_data)) + 4, 0, 16) +#define GET_C2H_PER_RATE_RPT_TYPE0_MACID1(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 6, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE0_PER1(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 7, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE0_RATE1(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 8, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE0_BW1(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 9, 0, 2) +#define GET_C2H_PER_RATE_RPT_TYPE0_TOTAL_PKT1(_data) LE_BITS_TO_2BYTE(((u8 *)(_data)) + 10, 0, 16) + +#define GET_C2H_PER_RATE_RPT_TYPE1_MACID0(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)), 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_PER0(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 1, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_RATE0(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 2, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_BW0(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 3, 0, 2) +#define GET_C2H_PER_RATE_RPT_TYPE1_MACID1(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 4, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_PER1(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 5, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_RATE1(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 6, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_BW1(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 7, 0, 2) +#define GET_C2H_PER_RATE_RPT_TYPE1_MACID2(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 8, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_PER2(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 9, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_RATE2(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 10, 0, 8) +#define GET_C2H_PER_RATE_RPT_TYPE1_BW2(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 11, 0, 2) + +static void per_rate_rpt_update(_adapter *adapter, u8 mac_id, + u8 per, u8 rate, + u8 bw, u8 total_pkt) +{ +#ifdef CONFIG_RTW_MESH + rtw_ieee80211s_update_metric(adapter, mac_id, + per, rate, + bw, total_pkt); +#endif +} + +int c2h_per_rate_rpt_hdl(_adapter *adapter, u8 *data, u8 len) +{ + /* Now only consider type0, since it covers all params in type1 + * type0: mac_id, per, rate, bw, total_pkt + * type1: mac_id, per, rate, bw + */ + u8 mac_id[2] = {0}, per[2] = {0}, rate[2] = {0}, bw[2] = {0}; + u16 total_pkt[2] = {0}; + int ret = _FAIL, i, macid_cnt = 0; + + /* type0: + * 1 macid includes 6 bytes info + 1 byte 0xff + * 2 macid includes 2*6 bytes info + */ + if (!(len == 7 || len == 12)) { + RTW_WARN("%s len(%u) != 7 or 12\n", __FUNCTION__, len); + goto exit; + } + + macid_cnt++; + mac_id[0] = GET_C2H_PER_RATE_RPT_TYPE0_MACID0(data); + per[0] = GET_C2H_PER_RATE_RPT_TYPE0_PER0(data); + rate[0] = GET_C2H_PER_RATE_RPT_TYPE0_RATE0(data); + bw[0] = GET_C2H_PER_RATE_RPT_TYPE0_BW0(data); + total_pkt[0] = GET_C2H_PER_RATE_RPT_TYPE0_TOTAL_PKT0(data); + + mac_id[1] = GET_C2H_PER_RATE_RPT_TYPE0_MACID1(data); + /* 0xff means no report anymore */ + if (mac_id[1] == 0xff) + goto update_per; + if (len != 12) { + RTW_WARN("%s incorrect format\n", __FUNCTION__); + goto exit; + } + macid_cnt++; + per[1] = GET_C2H_PER_RATE_RPT_TYPE0_PER1(data); + rate[1] = GET_C2H_PER_RATE_RPT_TYPE0_RATE1(data); + bw[1] = GET_C2H_PER_RATE_RPT_TYPE0_BW1(data); + total_pkt[1] = GET_C2H_PER_RATE_RPT_TYPE0_TOTAL_PKT1(data); + +update_per: + for (i = 0; i < macid_cnt; i++) { + RTW_DBG("[%s] type0 rpt[%d]: macid = %u, per = %u, " + "rate = %u, bw = %u, total_pkt = %u\n", + __FUNCTION__, i, mac_id[i], per[i], + rate[i], bw[i], total_pkt[i]); + per_rate_rpt_update(adapter, mac_id[i], + per[i], rate[i], + bw[i], total_pkt[i]); + } + ret = _SUCCESS; +exit: + return ret; +} +#endif /* RTW_PER_CMD_SUPPORT_FW */ + +#ifdef CONFIG_LPS_ACK +#define GET_C2H_LPS_STATUS_RPT_GET_ACTION(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)), 0, 8) +#define GET_C2H_LPS_STATUS_RPT_GET_STATUS_CODE(_data) LE_BITS_TO_1BYTE(((u8 *)(_data)) + 1, 0, 8) +#define DBG_LPS_STATUS_RPT 0 + +int c2h_lps_status_rpt(PADAPTER adapter, u8 *data, u8 len) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct submit_ctx *lps_sctx = &pwrpriv->lps_ack_sctx; + u8 action = 0; + s8 status_code = 0; + int ret = _FAIL; + + if (len < LPS_STATUS_RPT_LEN) { + RTW_WARN("%s len(%u) < %d\n", __func__, len, LPS_STATUS_RPT_LEN); + goto exit; + } + + action = GET_C2H_LPS_STATUS_RPT_GET_ACTION(data); + status_code = GET_C2H_LPS_STATUS_RPT_GET_STATUS_CODE(data); + + /* action=0: report force leave null data status */ + /* action=1: report Rf on status when receiving a SetPwrMode H2C with PwrState = RFON */ + switch (action) { + case 0: + /* status code 0: success, 1: no ack, 2: timeout, 3: cancel */ + case 1: + /* status code 0: FW has already turn to RFON */ + pwrpriv->lps_ack_status = status_code; + + if (DBG_LPS_STATUS_RPT) + RTW_INFO("=== [C2H LPS Action(%d)] LPS Status Code:%d ===\n", action, status_code); + + break; + default: + RTW_INFO("UnKnown Action(%d) for C2H LPS RPT\n", action); + break; + } + + rtw_sctx_done(&lps_sctx); + ret = _SUCCESS; + +exit: + return ret; +} +#endif /* CONFIG_LPS_ACK */ + +void rtw_hal_update_sta_wset(_adapter *adapter, struct sta_info *psta) +{ + u8 w_set = 0; + + if (psta->wireless_mode & WIRELESS_11B) + w_set |= WIRELESS_CCK; + + if ((psta->wireless_mode & WIRELESS_11G) || (psta->wireless_mode & WIRELESS_11A)) + w_set |= WIRELESS_OFDM; + + if (psta->wireless_mode & WIRELESS_11_24N) + w_set |= WIRELESS_HT; + + if ((psta->wireless_mode & WIRELESS_11AC) || (psta->wireless_mode & WIRELESS_11_5N)) + w_set |= WIRELESS_VHT; + + psta->cmn.support_wireless_set = w_set; +} + +void rtw_hal_update_sta_mimo_type(_adapter *adapter, struct sta_info *psta) +{ + s8 tx_nss, rx_nss; + + tx_nss = rtw_get_sta_tx_nss(adapter, psta); + rx_nss = rtw_get_sta_rx_nss(adapter, psta); + if ((tx_nss == 1) && (rx_nss == 1)) + psta->cmn.mimo_type = RF_1T1R; + else if ((tx_nss == 1) && (rx_nss == 2)) + psta->cmn.mimo_type = RF_1T2R; + else if ((tx_nss == 2) && (rx_nss == 2)) + psta->cmn.mimo_type = RF_2T2R; + else if ((tx_nss == 2) && (rx_nss == 3)) + psta->cmn.mimo_type = RF_2T3R; + else if ((tx_nss == 2) && (rx_nss == 4)) + psta->cmn.mimo_type = RF_2T4R; + else if ((tx_nss == 3) && (rx_nss == 3)) + psta->cmn.mimo_type = RF_3T3R; + else if ((tx_nss == 3) && (rx_nss == 4)) + psta->cmn.mimo_type = RF_3T4R; + else if ((tx_nss == 4) && (rx_nss == 4)) + psta->cmn.mimo_type = RF_4T4R; + else + rtw_warn_on(1); + +#ifdef CONFIG_CTRL_TXSS_BY_TP + rtw_ctrl_txss_update_mimo_type(adapter, psta); +#endif + + RTW_INFO("STA - MAC_ID:%d, Tx - %d SS, Rx - %d SS\n", + psta->cmn.mac_id, tx_nss, rx_nss); +} + +void rtw_hal_update_sta_smps_cap(_adapter *adapter, struct sta_info *psta) +{ + /*Spatial Multiplexing Power Save*/ +#if 0 + if (check_fwstate(&adapter->mlmepriv, WIFI_AP_STATE) == _TRUE) { + #ifdef CONFIG_80211N_HT + if (psta->htpriv.ht_option) { + if (psta->htpriv.smps_cap == 0) + psta->cmn.sm_ps = SM_PS_STATIC; + else if (psta->htpriv.smps_cap == 1) + psta->cmn.sm_ps = SM_PS_DYNAMIC; + else + psta->cmn.sm_ps = SM_PS_DISABLE; + } + #endif /* CONFIG_80211N_HT */ + } else +#endif + psta->cmn.sm_ps = SM_PS_DISABLE; + + RTW_INFO("STA - MAC_ID:%d, SM_PS %d\n", + psta->cmn.mac_id, psta->cmn.sm_ps); +} + +u8 rtw_get_mgntframe_raid(_adapter *adapter, unsigned char network_type) +{ + + u8 raid; + if (IS_NEW_GENERATION_IC(adapter)) { + + raid = (network_type & WIRELESS_11B) ? RATEID_IDX_B + : RATEID_IDX_G; + } else { + raid = (network_type & WIRELESS_11B) ? RATR_INX_WIRELESS_B + : RATR_INX_WIRELESS_G; + } + return raid; +} + +void rtw_hal_update_sta_rate_mask(PADAPTER padapter, struct sta_info *psta) +{ + u8 i, tx_nss; + u64 tx_ra_bitmap = 0, tmp64=0; + + if (psta == NULL) + return; + + /* b/g mode ra_bitmap */ + for (i = 0; i < sizeof(psta->bssrateset); i++) { + if (psta->bssrateset[i]) + tx_ra_bitmap |= rtw_get_bit_value_from_ieee_value(psta->bssrateset[i] & 0x7f); + } + +#ifdef CONFIG_80211N_HT +if (padapter->registrypriv.ht_enable && is_supported_ht(padapter->registrypriv.wireless_mode)) { + tx_nss = GET_HAL_TX_NSS(padapter); +#ifdef CONFIG_80211AC_VHT + if (psta->vhtpriv.vht_option) { + /* AC mode ra_bitmap */ + tx_ra_bitmap |= (rtw_vht_mcs_map_to_bitmap(psta->vhtpriv.vht_mcs_map, tx_nss) << 12); + } else +#endif /* CONFIG_80211AC_VHT */ + if (psta->htpriv.ht_option) { + /* n mode ra_bitmap */ + + /* Handling SMPS mode for AP MODE only*/ + if (check_fwstate(&padapter->mlmepriv, WIFI_AP_STATE) == _TRUE) { + /*0:static SMPS, 1:dynamic SMPS, 3:SMPS disabled, 2:reserved*/ + if (psta->htpriv.smps_cap == 0 || psta->htpriv.smps_cap == 1) { + /*operate with only one active receive chain // 11n-MCS rate <= MSC7*/ + tx_nss = rtw_min(tx_nss, 1); + } + } + + tmp64 = rtw_ht_mcs_set_to_bitmap(psta->htpriv.ht_cap.supp_mcs_set, tx_nss); + tx_ra_bitmap |= (tmp64 << 12); + } +} +#endif /* CONFIG_80211N_HT */ + psta->cmn.ra_info.ramask = tx_ra_bitmap; + psta->init_rate = get_highest_rate_idx(tx_ra_bitmap) & 0x3f; +} + +void rtw_hal_update_sta_ra_info(PADAPTER padapter, struct sta_info *psta) +{ + rtw_hal_update_sta_mimo_type(padapter, psta); + rtw_hal_update_sta_smps_cap(padapter, psta); + rtw_hal_update_sta_rate_mask(padapter, psta); +} + +#ifndef CONFIG_HAS_HW_VAR_BCN_CTRL_ADDR +static u32 hw_bcn_ctrl_addr(_adapter *adapter, u8 hw_port) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + if (hw_port >= hal_spec->port_num) { + RTW_ERR(FUNC_ADPT_FMT" HW Port(%d) invalid\n", FUNC_ADPT_ARG(adapter), hw_port); + rtw_warn_on(1); + return 0; + } + + switch (hw_port) { + case HW_PORT0: + return REG_BCN_CTRL; + case HW_PORT1: + return REG_BCN_CTRL_1; + } + + return 0; +} +#endif + +static void rtw_hal_get_msr(_adapter *adapter, u8 *net_type) +{ +#ifdef RTW_HALMAC + rtw_halmac_get_network_type(adapter_to_dvobj(adapter), + adapter->hw_port, net_type); +#else /* !RTW_HALMAC */ + switch (adapter->hw_port) { + case HW_PORT0: + /*REG_CR - BIT[17:16]-Network Type for port 1*/ + *net_type = rtw_read8(adapter, MSR) & 0x03; + break; + case HW_PORT1: + /*REG_CR - BIT[19:18]-Network Type for port 1*/ + *net_type = (rtw_read8(adapter, MSR) & 0x0C) >> 2; + break; +#if defined(CONFIG_RTL8814A) + case HW_PORT2: + /*REG_CR_EXT- BIT[1:0]-Network Type for port 2*/ + *net_type = rtw_read8(adapter, MSR1) & 0x03; + break; + case HW_PORT3: + /*REG_CR_EXT- BIT[3:2]-Network Type for port 3*/ + *net_type = (rtw_read8(adapter, MSR1) & 0x0C) >> 2; + break; + case HW_PORT4: + /*REG_CR_EXT- BIT[5:4]-Network Type for port 4*/ + *net_type = (rtw_read8(adapter, MSR1) & 0x30) >> 4; + break; +#endif /*#if defined(CONFIG_RTL8814A)*/ + default: + RTW_INFO("[WARN] "ADPT_FMT"- invalid hw port -%d\n", + ADPT_ARG(adapter), adapter->hw_port); + rtw_warn_on(1); + break; + } +#endif /* !RTW_HALMAC */ +} + +#if defined(CONFIG_MI_WITH_MBSSID_CAM) && defined(CONFIG_MBSSID_CAM) /*For 2 hw ports - 88E/92E/8812/8821/8723B*/ +static u8 rtw_hal_net_type_decision(_adapter *adapter, u8 net_type) +{ + if ((adapter->hw_port == HW_PORT0) && (rtw_get_mbid_cam_entry_num(adapter))) { + if (net_type != _HW_STATE_NOLINK_) + return _HW_STATE_AP_; + } + return net_type; +} +#endif +static void rtw_hal_set_msr(_adapter *adapter, u8 net_type) +{ +#ifdef RTW_HALMAC + #if defined(CONFIG_MI_WITH_MBSSID_CAM) && defined(CONFIG_MBSSID_CAM) + net_type = rtw_hal_net_type_decision(adapter, net_type); + #endif + rtw_halmac_set_network_type(adapter_to_dvobj(adapter), + adapter->hw_port, net_type); +#else /* !RTW_HALMAC */ + u8 val8 = 0; + + switch (adapter->hw_port) { + case HW_PORT0: + #if defined(CONFIG_MI_WITH_MBSSID_CAM) && defined(CONFIG_MBSSID_CAM) + net_type = rtw_hal_net_type_decision(adapter, net_type); + #endif + /*REG_CR - BIT[17:16]-Network Type for port 0*/ + val8 = rtw_read8(adapter, MSR) & 0x0C; + val8 |= net_type; + rtw_write8(adapter, MSR, val8); + break; + case HW_PORT1: + /*REG_CR - BIT[19:18]-Network Type for port 1*/ + val8 = rtw_read8(adapter, MSR) & 0x03; + val8 |= net_type << 2; + rtw_write8(adapter, MSR, val8); + break; +#if defined(CONFIG_RTL8814A) + case HW_PORT2: + /*REG_CR_EXT- BIT[1:0]-Network Type for port 2*/ + val8 = rtw_read8(adapter, MSR1) & 0xFC; + val8 |= net_type; + rtw_write8(adapter, MSR1, val8); + break; + case HW_PORT3: + /*REG_CR_EXT- BIT[3:2]-Network Type for port 3*/ + val8 = rtw_read8(adapter, MSR1) & 0xF3; + val8 |= net_type << 2; + rtw_write8(adapter, MSR1, val8); + break; + case HW_PORT4: + /*REG_CR_EXT- BIT[5:4]-Network Type for port 4*/ + val8 = rtw_read8(adapter, MSR1) & 0xCF; + val8 |= net_type << 4; + rtw_write8(adapter, MSR1, val8); + break; +#endif /* CONFIG_RTL8814A */ + default: + RTW_INFO("[WARN] "ADPT_FMT"- invalid hw port -%d\n", + ADPT_ARG(adapter), adapter->hw_port); + rtw_warn_on(1); + break; + } +#endif /* !RTW_HALMAC */ +} + +#ifndef SEC_CAM_ACCESS_TIMEOUT_MS + #define SEC_CAM_ACCESS_TIMEOUT_MS 200 +#endif + +#ifndef DBG_SEC_CAM_ACCESS + #define DBG_SEC_CAM_ACCESS 0 +#endif + +u32 rtw_sec_read_cam(_adapter *adapter, u8 addr) +{ + _mutex *mutex = &adapter_to_dvobj(adapter)->cam_ctl.sec_cam_access_mutex; + u32 rdata; + u32 cnt = 0; + systime start = 0, end = 0; + u8 timeout = 0; + u8 sr = 0; + + _enter_critical_mutex(mutex, NULL); + + rtw_write32(adapter, REG_CAMCMD, CAM_POLLINIG | addr); + + start = rtw_get_current_time(); + while (1) { + if (rtw_is_surprise_removed(adapter)) { + sr = 1; + break; + } + + cnt++; + if (0 == (rtw_read32(adapter, REG_CAMCMD) & CAM_POLLINIG)) + break; + + if (rtw_get_passing_time_ms(start) > SEC_CAM_ACCESS_TIMEOUT_MS) { + timeout = 1; + break; + } + } + end = rtw_get_current_time(); + + rdata = rtw_read32(adapter, REG_CAMREAD); + + _exit_critical_mutex(mutex, NULL); + + if (DBG_SEC_CAM_ACCESS || timeout) { + RTW_INFO(FUNC_ADPT_FMT" addr:0x%02x, rdata:0x%08x, to:%u, polling:%u, %d ms\n" + , FUNC_ADPT_ARG(adapter), addr, rdata, timeout, cnt, rtw_get_time_interval_ms(start, end)); + } + + return rdata; +} + +void rtw_sec_write_cam(_adapter *adapter, u8 addr, u32 wdata) +{ + _mutex *mutex = &adapter_to_dvobj(adapter)->cam_ctl.sec_cam_access_mutex; + u32 cnt = 0; + systime start = 0, end = 0; + u8 timeout = 0; + u8 sr = 0; + + _enter_critical_mutex(mutex, NULL); + + rtw_write32(adapter, REG_CAMWRITE, wdata); + rtw_write32(adapter, REG_CAMCMD, CAM_POLLINIG | CAM_WRITE | addr); + + start = rtw_get_current_time(); + while (1) { + if (rtw_is_surprise_removed(adapter)) { + sr = 1; + break; + } + + cnt++; + if (0 == (rtw_read32(adapter, REG_CAMCMD) & CAM_POLLINIG)) + break; + + if (rtw_get_passing_time_ms(start) > SEC_CAM_ACCESS_TIMEOUT_MS) { + timeout = 1; + break; + } + } + end = rtw_get_current_time(); + + _exit_critical_mutex(mutex, NULL); + + if (DBG_SEC_CAM_ACCESS || timeout) { + RTW_INFO(FUNC_ADPT_FMT" addr:0x%02x, wdata:0x%08x, to:%u, polling:%u, %d ms\n" + , FUNC_ADPT_ARG(adapter), addr, wdata, timeout, cnt, rtw_get_time_interval_ms(start, end)); + } +} + +void rtw_sec_read_cam_ent(_adapter *adapter, u8 id, u8 *ctrl, u8 *mac, u8 *key) +{ + u8 i; + u32 rdata; + u8 begin = 0; + u8 end = 5; /* TODO: consider other key length accordingly */ + + if (!ctrl && !mac && !key) { + rtw_warn_on(1); + goto exit; + } + + /* TODO: check id range */ + + if (!ctrl && !mac) + begin = 2; /* read from key */ + + if (!key && !mac) + end = 0; /* read to ctrl */ + else if (!key) + end = 2; /* read to mac */ + + for (i = begin; i <= end; i++) { + rdata = rtw_sec_read_cam(adapter, (id << 3) | i); + + switch (i) { + case 0: + if (ctrl) + _rtw_memcpy(ctrl, (u8 *)(&rdata), 2); + if (mac) + _rtw_memcpy(mac, ((u8 *)(&rdata)) + 2, 2); + break; + case 1: + if (mac) + _rtw_memcpy(mac + 2, (u8 *)(&rdata), 4); + break; + default: + if (key) + _rtw_memcpy(key + (i - 2) * 4, (u8 *)(&rdata), 4); + break; + } + } + +exit: + return; +} + + +void rtw_sec_write_cam_ent(_adapter *adapter, u8 id, u16 ctrl, u8 *mac, u8 *key) +{ + unsigned int i; + int j; + u8 addr, addr1 = 0; + u32 wdata, wdata1 = 0; + + /* TODO: consider other key length accordingly */ +#if 0 + switch ((ctrl & 0x1c) >> 2) { + case _WEP40_: + case _TKIP_: + case _AES_: + case _WEP104_: + + } +#else + j = 7; +#endif + + for (; j >= 0; j--) { + switch (j) { + case 0: + wdata = (ctrl | (mac[0] << 16) | (mac[1] << 24)); + break; + case 1: + wdata = (mac[2] | (mac[3] << 8) | (mac[4] << 16) | (mac[5] << 24)); + break; + case 6: + case 7: + wdata = 0; + break; + default: + i = (j - 2) << 2; + wdata = (key[i] | (key[i + 1] << 8) | (key[i + 2] << 16) | (key[i + 3] << 24)); + break; + } + + addr = (id << 3) + j; + +#if defined(CONFIG_RTL8192F) + if(j == 1) { + wdata1 = wdata; + addr1 = addr; + continue; + } +#endif + + rtw_sec_write_cam(adapter, addr, wdata); + } + +#if defined(CONFIG_RTL8192F) + rtw_sec_write_cam(adapter, addr1, wdata1); +#endif +} + +void rtw_sec_clr_cam_ent(_adapter *adapter, u8 id) +{ + u8 addr; + + addr = (id << 3); + rtw_sec_write_cam(adapter, addr, 0); +} + +bool rtw_sec_read_cam_is_gk(_adapter *adapter, u8 id) +{ + bool res; + u16 ctrl; + + rtw_sec_read_cam_ent(adapter, id, (u8 *)&ctrl, NULL, NULL); + + res = (ctrl & BIT6) ? _TRUE : _FALSE; + return res; +} +#ifdef CONFIG_MBSSID_CAM +void rtw_mbid_cam_init(struct dvobj_priv *dvobj) +{ + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + _rtw_spinlock_init(&mbid_cam_ctl->lock); + mbid_cam_ctl->bitmap = 0; + ATOMIC_SET(&mbid_cam_ctl->mbid_entry_num, 0); + _rtw_memset(&dvobj->mbid_cam_cache, 0, sizeof(dvobj->mbid_cam_cache)); +} + +void rtw_mbid_cam_deinit(struct dvobj_priv *dvobj) +{ + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + _rtw_spinlock_free(&mbid_cam_ctl->lock); +} + +void rtw_mbid_cam_reset(_adapter *adapter) +{ + _irqL irqL; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + mbid_cam_ctl->bitmap = 0; + _rtw_memset(&dvobj->mbid_cam_cache, 0, sizeof(dvobj->mbid_cam_cache)); + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + + ATOMIC_SET(&mbid_cam_ctl->mbid_entry_num, 0); +} +static u8 _rtw_mbid_cam_search_by_macaddr(_adapter *adapter, u8 *mac_addr) +{ + u8 i; + u8 cam_id = INVALID_CAM_ID; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + for (i = 0; i < TOTAL_MBID_CAM_NUM; i++) { + if (mac_addr && _rtw_memcmp(dvobj->mbid_cam_cache[i].mac_addr, mac_addr, ETH_ALEN) == _TRUE) { + cam_id = i; + break; + } + } + + RTW_INFO("%s mac:"MAC_FMT" - cam_id:%d\n", __func__, MAC_ARG(mac_addr), cam_id); + return cam_id; +} + +u8 rtw_mbid_cam_search_by_macaddr(_adapter *adapter, u8 *mac_addr) +{ + _irqL irqL; + + u8 cam_id = INVALID_CAM_ID; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + cam_id = _rtw_mbid_cam_search_by_macaddr(adapter, mac_addr); + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + + return cam_id; +} +static u8 _rtw_mbid_cam_search_by_ifaceid(_adapter *adapter, u8 iface_id) +{ + u8 i; + u8 cam_id = INVALID_CAM_ID; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + for (i = 0; i < TOTAL_MBID_CAM_NUM; i++) { + if (iface_id == dvobj->mbid_cam_cache[i].iface_id) { + cam_id = i; + break; + } + } + if (cam_id != INVALID_CAM_ID) + RTW_INFO("%s iface_id:%d mac:"MAC_FMT" - cam_id:%d\n", + __func__, iface_id, MAC_ARG(dvobj->mbid_cam_cache[cam_id].mac_addr), cam_id); + + return cam_id; +} + +u8 rtw_mbid_cam_search_by_ifaceid(_adapter *adapter, u8 iface_id) +{ + _irqL irqL; + u8 cam_id = INVALID_CAM_ID; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + cam_id = _rtw_mbid_cam_search_by_ifaceid(adapter, iface_id); + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + + return cam_id; +} +u8 rtw_get_max_mbid_cam_id(_adapter *adapter) +{ + _irqL irqL; + s8 i; + u8 cam_id = INVALID_CAM_ID; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + for (i = (TOTAL_MBID_CAM_NUM - 1); i >= 0; i--) { + if (mbid_cam_ctl->bitmap & BIT(i)) { + cam_id = i; + break; + } + } + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + /*RTW_INFO("%s max cam_id:%d\n", __func__, cam_id);*/ + return cam_id; +} + +inline u8 rtw_get_mbid_cam_entry_num(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + return ATOMIC_READ(&mbid_cam_ctl->mbid_entry_num); +} + +static inline void mbid_cam_cache_init(_adapter *adapter, struct mbid_cam_cache *pmbid_cam, u8 *mac_addr) +{ + if (adapter && pmbid_cam && mac_addr) { + _rtw_memcpy(pmbid_cam->mac_addr, mac_addr, ETH_ALEN); + pmbid_cam->iface_id = adapter->iface_id; + } +} +static inline void mbid_cam_cache_clr(struct mbid_cam_cache *pmbid_cam) +{ + if (pmbid_cam) { + _rtw_memset(pmbid_cam->mac_addr, 0, ETH_ALEN); + pmbid_cam->iface_id = CONFIG_IFACE_NUMBER; + } +} + +u8 rtw_mbid_camid_alloc(_adapter *adapter, u8 *mac_addr) +{ + _irqL irqL; + u8 cam_id = INVALID_CAM_ID, i; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + u8 entry_num = ATOMIC_READ(&mbid_cam_ctl->mbid_entry_num); + + if (INVALID_CAM_ID != rtw_mbid_cam_search_by_macaddr(adapter, mac_addr)) + goto exit; + + if (entry_num >= TOTAL_MBID_CAM_NUM) { + RTW_INFO(FUNC_ADPT_FMT" failed !! MBSSID number :%d over TOTAL_CAM_ENTRY(8)\n", FUNC_ADPT_ARG(adapter), entry_num); + rtw_warn_on(1); + } + + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + for (i = 0; i < TOTAL_MBID_CAM_NUM; i++) { + if (!(mbid_cam_ctl->bitmap & BIT(i))) { + mbid_cam_ctl->bitmap |= BIT(i); + cam_id = i; + break; + } + } + if ((cam_id != INVALID_CAM_ID) && (mac_addr)) + mbid_cam_cache_init(adapter, &dvobj->mbid_cam_cache[cam_id], mac_addr); + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + + if (cam_id != INVALID_CAM_ID) { + ATOMIC_INC(&mbid_cam_ctl->mbid_entry_num); + RTW_INFO("%s mac:"MAC_FMT" - cam_id:%d\n", __func__, MAC_ARG(mac_addr), cam_id); +#ifdef DBG_MBID_CAM_DUMP + rtw_mbid_cam_cache_dump(RTW_DBGDUMP, __func__, adapter); +#endif + } else + RTW_INFO("%s [WARN] "MAC_FMT" - invalid cam_id:%d\n", __func__, MAC_ARG(mac_addr), cam_id); +exit: + return cam_id; +} + +u8 rtw_mbid_cam_info_change(_adapter *adapter, u8 *mac_addr) +{ + _irqL irqL; + u8 entry_id = INVALID_CAM_ID; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + entry_id = _rtw_mbid_cam_search_by_ifaceid(adapter, adapter->iface_id); + if (entry_id != INVALID_CAM_ID) + mbid_cam_cache_init(adapter, &dvobj->mbid_cam_cache[entry_id], mac_addr); + + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + + return entry_id; +} + +u8 rtw_mbid_cam_assign(_adapter *adapter, u8 *mac_addr, u8 camid) +{ + _irqL irqL; + u8 ret = _FALSE; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + if ((camid >= TOTAL_MBID_CAM_NUM) || (camid == INVALID_CAM_ID)) { + RTW_INFO(FUNC_ADPT_FMT" failed !! invlaid mbid_canid :%d\n", FUNC_ADPT_ARG(adapter), camid); + rtw_warn_on(1); + } + if (INVALID_CAM_ID != rtw_mbid_cam_search_by_macaddr(adapter, mac_addr)) + goto exit; + + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + if (!(mbid_cam_ctl->bitmap & BIT(camid))) { + if (mac_addr) { + mbid_cam_ctl->bitmap |= BIT(camid); + mbid_cam_cache_init(adapter, &dvobj->mbid_cam_cache[camid], mac_addr); + ret = _TRUE; + } + } + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + + if (ret == _TRUE) { + ATOMIC_INC(&mbid_cam_ctl->mbid_entry_num); + RTW_INFO("%s mac:"MAC_FMT" - cam_id:%d\n", __func__, MAC_ARG(mac_addr), camid); +#ifdef DBG_MBID_CAM_DUMP + rtw_mbid_cam_cache_dump(RTW_DBGDUMP, __func__, adapter); +#endif + } else + RTW_INFO("%s [WARN] mac:"MAC_FMT" - cam_id:%d assigned failed\n", __func__, MAC_ARG(mac_addr), camid); + +exit: + return ret; +} + +void rtw_mbid_camid_clean(_adapter *adapter, u8 mbss_canid) +{ + _irqL irqL; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + if ((mbss_canid >= TOTAL_MBID_CAM_NUM) || (mbss_canid == INVALID_CAM_ID)) { + RTW_INFO(FUNC_ADPT_FMT" failed !! invlaid mbid_canid :%d\n", FUNC_ADPT_ARG(adapter), mbss_canid); + rtw_warn_on(1); + } + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + mbid_cam_cache_clr(&dvobj->mbid_cam_cache[mbss_canid]); + mbid_cam_ctl->bitmap &= (~BIT(mbss_canid)); + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + ATOMIC_DEC(&mbid_cam_ctl->mbid_entry_num); + RTW_INFO("%s - cam_id:%d\n", __func__, mbss_canid); +} +int rtw_mbid_cam_cache_dump(void *sel, const char *fun_name, _adapter *adapter) +{ + _irqL irqL; + u8 i; + _adapter *iface; + u8 iface_id; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + u8 entry_num = ATOMIC_READ(&mbid_cam_ctl->mbid_entry_num); + u8 max_cam_id = rtw_get_max_mbid_cam_id(adapter); + + RTW_PRINT_SEL(sel, "== MBSSID CAM DUMP (%s)==\n", fun_name); + + _enter_critical_bh(&mbid_cam_ctl->lock, &irqL); + RTW_PRINT_SEL(sel, "Entry numbers:%d, max_camid:%d, bitmap:0x%08x\n", entry_num, max_cam_id, mbid_cam_ctl->bitmap); + for (i = 0; i < TOTAL_MBID_CAM_NUM; i++) { + RTW_PRINT_SEL(sel, "CAM_ID = %d\t", i); + + if (mbid_cam_ctl->bitmap & BIT(i)) { + iface_id = dvobj->mbid_cam_cache[i].iface_id; + _RTW_PRINT_SEL(sel, "IF_ID:%d\t", iface_id); + _RTW_PRINT_SEL(sel, "MAC Addr:"MAC_FMT"\t", MAC_ARG(dvobj->mbid_cam_cache[i].mac_addr)); + + iface = dvobj->padapters[iface_id]; + if (iface) { + if (MLME_IS_STA(iface)) + _RTW_PRINT_SEL(sel, "ROLE:%s\n", "STA"); + else if (MLME_IS_AP(iface)) + _RTW_PRINT_SEL(sel, "ROLE:%s\n", "AP"); + else if (MLME_IS_MESH(iface)) + _RTW_PRINT_SEL(sel, "ROLE:%s\n", "MESH"); + else + _RTW_PRINT_SEL(sel, "ROLE:%s\n", "NONE"); + } + + } else + _RTW_PRINT_SEL(sel, "N/A\n"); + } + _exit_critical_bh(&mbid_cam_ctl->lock, &irqL); + return 0; +} + +static void read_mbssid_cam(_adapter *padapter, u8 cam_addr, u8 *mac) +{ + u8 poll = 1; + u8 cam_ready = _FALSE; + u32 cam_data1 = 0; + u16 cam_data2 = 0; + + if (RTW_CANNOT_RUN(padapter)) + return; + + rtw_write32(padapter, REG_MBIDCAMCFG_2, BIT_MBIDCAM_POLL | ((cam_addr & MBIDCAM_ADDR_MASK) << MBIDCAM_ADDR_SHIFT)); + + do { + if (0 == (rtw_read32(padapter, REG_MBIDCAMCFG_2) & BIT_MBIDCAM_POLL)) { + cam_ready = _TRUE; + break; + } + poll++; + } while ((poll % 10) != 0 && !RTW_CANNOT_RUN(padapter)); + + if (cam_ready) { + cam_data1 = rtw_read32(padapter, REG_MBIDCAMCFG_1); + mac[0] = cam_data1 & 0xFF; + mac[1] = (cam_data1 >> 8) & 0xFF; + mac[2] = (cam_data1 >> 16) & 0xFF; + mac[3] = (cam_data1 >> 24) & 0xFF; + + cam_data2 = rtw_read16(padapter, REG_MBIDCAMCFG_2); + mac[4] = cam_data2 & 0xFF; + mac[5] = (cam_data2 >> 8) & 0xFF; + } + +} +int rtw_mbid_cam_dump(void *sel, const char *fun_name, _adapter *adapter) +{ + /*_irqL irqL;*/ + u8 i; + u8 mac_addr[ETH_ALEN]; + + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + + RTW_PRINT_SEL(sel, "\n== MBSSID HW-CAM DUMP (%s)==\n", fun_name); + + /*_enter_critical_bh(&mbid_cam_ctl->lock, &irqL);*/ + for (i = 0; i < TOTAL_MBID_CAM_NUM; i++) { + RTW_PRINT_SEL(sel, "CAM_ID = %d\t", i); + _rtw_memset(mac_addr, 0, ETH_ALEN); + read_mbssid_cam(adapter, i, mac_addr); + _RTW_PRINT_SEL(sel, "MAC Addr:"MAC_FMT"\n", MAC_ARG(mac_addr)); + } + /*_exit_critical_bh(&mbid_cam_ctl->lock, &irqL);*/ + return 0; +} + +static void write_mbssid_cam(_adapter *padapter, u8 cam_addr, u8 *mac) +{ + u32 cam_val[2] = {0}; + + cam_val[0] = (mac[3] << 24) | (mac[2] << 16) | (mac[1] << 8) | mac[0]; + cam_val[1] = ((cam_addr & MBIDCAM_ADDR_MASK) << MBIDCAM_ADDR_SHIFT) | (mac[5] << 8) | mac[4]; + + rtw_hal_set_hwreg(padapter, HW_VAR_MBSSID_CAM_WRITE, (u8 *)cam_val); +} + +/* +static void clear_mbssid_cam(_adapter *padapter, u8 cam_addr) +{ + rtw_hal_set_hwreg(padapter, HW_VAR_MBSSID_CAM_CLEAR, &cam_addr); +} +*/ + +void rtw_ap_set_mbid_num(_adapter *adapter, u8 ap_num) +{ + rtw_write8(adapter, REG_MBID_NUM, + ((rtw_read8(adapter, REG_MBID_NUM) & 0xF8) | ((ap_num -1) & 0x07))); + +} +void rtw_mbid_cam_enable(_adapter *adapter) +{ + /*enable MBSSID*/ + rtw_hal_rcr_add(adapter, RCR_ENMBID); +} +void rtw_mi_set_mbid_cam(_adapter *adapter) +{ + u8 i; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mbid_cam_ctl_t *mbid_cam_ctl = &dvobj->mbid_cam_ctl; + +#ifdef DBG_MBID_CAM_DUMP + rtw_mbid_cam_cache_dump(RTW_DBGDUMP, __func__, adapter); +#endif + + for (i = 0; i < TOTAL_MBID_CAM_NUM; i++) { + if (mbid_cam_ctl->bitmap & BIT(i)) { + write_mbssid_cam(adapter, i, dvobj->mbid_cam_cache[i].mac_addr); + RTW_INFO("%s - cam_id:%d => mac:"MAC_FMT"\n", __func__, i, MAC_ARG(dvobj->mbid_cam_cache[i].mac_addr)); + } + } + rtw_mbid_cam_enable(adapter); +} +#endif /*CONFIG_MBSSID_CAM*/ + +#ifdef CONFIG_FW_HANDLE_TXBCN +#define H2C_BCN_OFFLOAD_LEN 1 + +#define SET_H2CCMD_BCN_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_BCN_ROOT_TBTT_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_BCN_VAP1_TBTT_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_H2CCMD_BCN_VAP2_TBTT_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_H2CCMD_BCN_VAP3_TBTT_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value) +#define SET_H2CCMD_BCN_VAP4_TBTT_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 1, __Value) + +void rtw_hal_set_fw_ap_bcn_offload_cmd(_adapter *adapter, bool fw_bcn_en, u8 tbtt_rpt_map) +{ + u8 fw_bcn_offload[1] = {0}; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + if (fw_bcn_en) + SET_H2CCMD_BCN_OFFLOAD_EN(fw_bcn_offload, 1); + + if (tbtt_rpt_map & BIT(0)) + SET_H2CCMD_BCN_ROOT_TBTT_RPT(fw_bcn_offload, 1); + if (tbtt_rpt_map & BIT(1)) + SET_H2CCMD_BCN_VAP1_TBTT_RPT(fw_bcn_offload, 1); + if (tbtt_rpt_map & BIT(2)) + SET_H2CCMD_BCN_VAP2_TBTT_RPT(fw_bcn_offload, 1); + if (tbtt_rpt_map & BIT(3)) + SET_H2CCMD_BCN_VAP3_TBTT_RPT(fw_bcn_offload, 1); + + dvobj->vap_tbtt_rpt_map = tbtt_rpt_map; + dvobj->fw_bcn_offload = fw_bcn_en; + RTW_INFO("[FW BCN] Offload : %s\n", (dvobj->fw_bcn_offload) ? "EN" : "DIS"); + RTW_INFO("[FW BCN] TBTT RPT map : 0x%02x\n", dvobj->vap_tbtt_rpt_map); + + rtw_hal_fill_h2c_cmd(adapter, H2C_FW_BCN_OFFLOAD, + H2C_BCN_OFFLOAD_LEN, fw_bcn_offload); +} + +void rtw_hal_set_bcn_rsvdpage_loc_cmd(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 ret, vap_id; + u32 page_size = 0; + u8 bcn_rsvdpage[H2C_BCN_RSVDPAGE_LEN] = {0}; + + rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_SIZE, (u8 *)&page_size); + #if 1 + for (vap_id = 0; vap_id < CONFIG_LIMITED_AP_NUM; vap_id++) { + if (dvobj->vap_map & BIT(vap_id)) + bcn_rsvdpage[vap_id] = vap_id * (MAX_BEACON_LEN / page_size); + } + #else +#define SET_H2CCMD_BCN_RSVDPAGE_LOC_ROOT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_BCN_RSVDPAGE_LOC_VAP1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 8, __Value) +#define SET_H2CCMD_BCN_RSVDPAGE_LOC_VAP2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 8, __Value) +#define SET_H2CCMD_BCN_RSVDPAGE_LOC_VAP3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 8, __Value) +#define SET_H2CCMD_BCN_RSVDPAGE_LOC_VAP4(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 8, __Value) + + if (dvobj->vap_map & BIT(0)) + SET_H2CCMD_BCN_RSVDPAGE_LOC_ROOT(bcn_rsvdpage, 0); + if (dvobj->vap_map & BIT(1)) + SET_H2CCMD_BCN_RSVDPAGE_LOC_VAP1(bcn_rsvdpage, + 1 * (MAX_BEACON_LEN / page_size)); + if (dvobj->vap_map & BIT(2)) + SET_H2CCMD_BCN_RSVDPAGE_LOC_VAP2(bcn_rsvdpage, + 2 * (MAX_BEACON_LEN / page_size)); + if (dvobj->vap_map & BIT(3)) + SET_H2CCMD_BCN_RSVDPAGE_LOC_VAP3(bcn_rsvdpage, + 3 * (MAX_BEACON_LEN / page_size)); + if (dvobj->vap_map & BIT(4)) + SET_H2CCMD_BCN_RSVDPAGE_LOC_VAP4(bcn_rsvdpage, + 4 * (MAX_BEACON_LEN / page_size)); + #endif + if (1) { + RTW_INFO("[BCN_LOC] vap_map : 0x%02x\n", dvobj->vap_map); + RTW_INFO("[BCN_LOC] page_size :%d, @bcn_page_num :%d\n" + , page_size, (MAX_BEACON_LEN / page_size)); + RTW_INFO("[BCN_LOC] root ap : 0x%02x\n", *bcn_rsvdpage); + RTW_INFO("[BCN_LOC] vap_1 : 0x%02x\n", *(bcn_rsvdpage + 1)); + RTW_INFO("[BCN_LOC] vap_2 : 0x%02x\n", *(bcn_rsvdpage + 2)); + RTW_INFO("[BCN_LOC] vap_3 : 0x%02x\n", *(bcn_rsvdpage + 3)); + RTW_INFO("[BCN_LOC] vap_4 : 0x%02x\n", *(bcn_rsvdpage + 4)); + } + ret = rtw_hal_fill_h2c_cmd(adapter, H2C_BCN_RSVDPAGE, + H2C_BCN_RSVDPAGE_LEN, bcn_rsvdpage); +} + +void rtw_ap_multi_bcn_cfg(_adapter *adapter) +{ + u8 dft_bcn_space = DEFAULT_BCN_INTERVAL; + u8 sub_bcn_space = (DEFAULT_BCN_INTERVAL / CONFIG_LIMITED_AP_NUM); + + /*enable to rx data frame*/ + rtw_write16(adapter, REG_RXFLTMAP2, 0xFFFF); + + /*Disable Port0's beacon function*/ + rtw_write8(adapter, REG_BCN_CTRL, rtw_read8(adapter, REG_BCN_CTRL) & ~BIT_EN_BCN_FUNCTION); + /*Reset Port0's TSF*/ + rtw_write8(adapter, REG_DUAL_TSF_RST, BIT_TSFTR_RST); + + rtw_ap_set_mbid_num(adapter, CONFIG_LIMITED_AP_NUM); + + /*BCN space & BCN sub-space 0x554[15:0] = 0x64,0x5BC[23:16] = 0x21*/ + rtw_halmac_set_bcn_interval(adapter_to_dvobj(adapter), HW_PORT0, dft_bcn_space); + rtw_write8(adapter, REG_MBSSID_BCN_SPACE3 + 2, sub_bcn_space); + + #if 0 /*setting in hw_var_set_opmode_mbid - ResumeTxBeacon*/ + /*BCN hold time 0x540[19:8] = 0x80*/ + rtw_write8(adapter, REG_TBTT_PROHIBIT + 1, TBTT_PROHIBIT_HOLD_TIME & 0xFF); + rtw_write8(adapter, REG_TBTT_PROHIBIT + 2, + (rtw_read8(adapter, REG_TBTT_PROHIBIT + 2) & 0xF0) | (TBTT_PROHIBIT_HOLD_TIME >> 8)); + #endif + + /*ATIM window -0x55A = 0x32, reg 0x570 = 0x32, reg 0x5A0 = 0x32 */ + rtw_write8(adapter, REG_ATIMWND, 0x32); + rtw_write8(adapter, REG_ATIMWND1_V1, 0x32); + rtw_write8(adapter, REG_ATIMWND2, 0x32); + rtw_write8(adapter, REG_ATIMWND3, 0x32); + /* + rtw_write8(adapter, REG_ATIMWND4, 0x32); + rtw_write8(adapter, REG_ATIMWND5, 0x32); + rtw_write8(adapter, REG_ATIMWND6, 0x32); + rtw_write8(adapter, REG_ATIMWND7, 0x32);*/ + + /*no limit setting - 0x5A7 = 0xFF - Packet in Hi Queue Tx immediately*/ + rtw_write8(adapter, REG_HIQ_NO_LMT_EN, 0xFF); + + /*Mask all beacon*/ + rtw_write8(adapter, REG_MBSSID_CTRL, 0); + + /*BCN invalid bit setting 0x454[6] = 1*/ + /*rtw_write8(adapter, REG_CCK_CHECK, rtw_read8(adapter, REG_CCK_CHECK) | BIT_EN_BCN_PKT_REL);*/ + + /*Enable Port0's beacon function*/ + rtw_write8(adapter, REG_BCN_CTRL, + rtw_read8(adapter, REG_BCN_CTRL) | BIT_DIS_RX_BSSID_FIT | BIT_P0_EN_TXBCN_RPT | BIT_DIS_TSF_UDT | BIT_EN_BCN_FUNCTION); + + /* Enable HW seq for BCN + * 0x4FC[0]: EN_HWSEQ / 0x4FC[1]: EN_HWSEQEXT */ + #ifdef CONFIG_RTL8822B + if (IS_HARDWARE_TYPE_8822B(adapter)) + rtw_write8(adapter, REG_DUMMY_PAGE4_V1_8822B, 0x01); + #endif + + #ifdef CONFIG_RTL8822C + if (IS_HARDWARE_TYPE_8822C(adapter)) + rtw_write8(adapter, REG_DUMMY_PAGE4_V1_8822C, 0x01); + #endif +} +static void _rtw_mbid_bcn_cfg(_adapter *adapter, bool mbcnq_en, u8 mbcnq_id) +{ + if (mbcnq_id >= CONFIG_LIMITED_AP_NUM) { + RTW_ERR(FUNC_ADPT_FMT"- mbid bcnq_id(%d) invalid\n", FUNC_ADPT_ARG(adapter), mbcnq_id); + rtw_warn_on(1); + } + + if (mbcnq_en) { + rtw_write8(adapter, REG_MBSSID_CTRL, + rtw_read8(adapter, REG_MBSSID_CTRL) | BIT(mbcnq_id)); + RTW_INFO(FUNC_ADPT_FMT"- mbid bcnq_id(%d) enabled\n", FUNC_ADPT_ARG(adapter), mbcnq_id); + } else { + rtw_write8(adapter, REG_MBSSID_CTRL, + rtw_read8(adapter, REG_MBSSID_CTRL) & (~BIT(mbcnq_id))); + RTW_INFO(FUNC_ADPT_FMT"- mbid bcnq_id(%d) disabled\n", FUNC_ADPT_ARG(adapter), mbcnq_id); + } +} +/*#define CONFIG_FW_TBTT_RPT*/ +void rtw_ap_mbid_bcn_en(_adapter *adapter, u8 ap_id) +{ + RTW_INFO(FUNC_ADPT_FMT"- ap_id(%d)\n", FUNC_ADPT_ARG(adapter), ap_id); + + #ifdef CONFIG_FW_TBTT_RPT + if (rtw_ap_get_nums(adapter) >= 1) { + u8 tbtt_rpt_map = adapter_to_dvobj(adapter)->vap_tbtt_rpt_map; + + rtw_hal_set_fw_ap_bcn_offload_cmd(adapter, _TRUE, + tbtt_rpt_map | BIT(ap_id));/*H2C-0xBA*/ + } + #else + if (rtw_ap_get_nums(adapter) == 1) + rtw_hal_set_fw_ap_bcn_offload_cmd(adapter, _TRUE, 0);/*H2C-0xBA*/ + #endif + + rtw_hal_set_bcn_rsvdpage_loc_cmd(adapter);/*H2C-0x09*/ + + _rtw_mbid_bcn_cfg(adapter, _TRUE, ap_id); +} +void rtw_ap_mbid_bcn_dis(_adapter *adapter, u8 ap_id) +{ + RTW_INFO(FUNC_ADPT_FMT"- ap_id(%d)\n", FUNC_ADPT_ARG(adapter), ap_id); + _rtw_mbid_bcn_cfg(adapter, _FALSE, ap_id); + + if (rtw_ap_get_nums(adapter) == 0) + rtw_hal_set_fw_ap_bcn_offload_cmd(adapter, _FALSE, 0); + #ifdef CONFIG_FW_TBTT_RPT + else if (rtw_ap_get_nums(adapter) >= 1) { + u8 tbtt_rpt_map = adapter_to_dvobj(adapter)->vap_tbtt_rpt_map; + + rtw_hal_set_fw_ap_bcn_offload_cmd(adapter, _TRUE, + tbtt_rpt_map & ~BIT(ap_id));/*H2C-0xBA*/ + } + #endif +} +#endif +#ifdef CONFIG_SWTIMER_BASED_TXBCN +void rtw_ap_multi_bcn_cfg(_adapter *adapter) +{ + #if defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) + rtw_write8(adapter, REG_BCN_CTRL, DIS_TSF_UDT); + #else + rtw_write8(adapter, REG_BCN_CTRL, DIS_TSF_UDT | DIS_BCNQ_SUB); + #endif + /*enable to rx data frame*/ + rtw_write16(adapter, REG_RXFLTMAP2, 0xFFFF); + + /*Beacon Control related register for first time*/ + rtw_write8(adapter, REG_BCNDMATIM, 0x02); /* 2ms */ + + /*rtw_write8(Adapter, REG_BCN_MAX_ERR, 0xFF);*/ + rtw_write8(adapter, REG_ATIMWND, 0x0c); /* 12ms */ + + #ifndef CONFIG_HW_P0_TSF_SYNC + rtw_write16(adapter, REG_TSFTR_SYN_OFFSET, 0x7fff);/* +32767 (~32ms) */ + #endif + + /*reset TSF*/ + rtw_write8(adapter, REG_DUAL_TSF_RST, BIT(0)); + + /*enable BCN0 Function for if1*/ + /*don't enable update TSF0 for if1 (due to TSF update when beacon,probe rsp are received)*/ + #if defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) + rtw_write8(adapter, REG_BCN_CTRL, BIT_DIS_RX_BSSID_FIT | BIT_P0_EN_TXBCN_RPT | BIT_DIS_TSF_UDT |BIT_EN_BCN_FUNCTION); + #else + rtw_write8(adapter, REG_BCN_CTRL, (DIS_TSF_UDT | EN_BCN_FUNCTION | EN_TXBCN_RPT | DIS_BCNQ_SUB)); + #endif + #ifdef CONFIG_BCN_XMIT_PROTECT + rtw_write8(adapter, REG_CCK_CHECK, rtw_read8(adapter, REG_CCK_CHECK) | BIT_EN_BCN_PKT_REL); + #endif + + if (IS_HARDWARE_TYPE_8821(adapter) || IS_HARDWARE_TYPE_8192E(adapter))/* select BCN on port 0 for DualBeacon*/ + rtw_write8(adapter, REG_CCK_CHECK, rtw_read8(adapter, REG_CCK_CHECK) & (~BIT_BCN_PORT_SEL)); + + /* Enable HW seq for BCN + * 0x4FC[0]: EN_HWSEQ / 0x4FC[1]: EN_HWSEQEXT */ + #ifdef CONFIG_RTL8822B + if (IS_HARDWARE_TYPE_8822B(adapter)) + rtw_write8(adapter, REG_DUMMY_PAGE4_V1_8822B, 0x01); + #endif + + #ifdef CONFIG_RTL8822C + if (IS_HARDWARE_TYPE_8822C(adapter)) + rtw_write8(adapter, REG_DUMMY_PAGE4_V1_8822C, 0x01); + #endif +} +#endif + +#ifdef CONFIG_MI_WITH_MBSSID_CAM +void rtw_hal_set_macaddr_mbid(_adapter *adapter, u8 *mac_addr) +{ + +#if 0 /*TODO - modify for more flexible*/ + u8 idx = 0; + + if ((check_fwstate(&adapter->mlmepriv, WIFI_STATION_STATE) == _TRUE) && + (DEV_STA_NUM(adapter_to_dvobj(adapter)) == 1)) { + for (idx = 0; idx < 6; idx++) + rtw_write8(GET_PRIMARY_ADAPTER(adapter), (REG_MACID + idx), val[idx]); + } else { + /*MBID entry_id = 0~7 ,0 for root AP, 1~7 for VAP*/ + u8 entry_id; + + if ((check_fwstate(&adapter->mlmepriv, WIFI_AP_STATE) == _TRUE) && + (DEV_AP_NUM(adapter_to_dvobj(adapter)) == 1)) { + entry_id = 0; + if (rtw_mbid_cam_assign(adapter, val, entry_id)) { + RTW_INFO(FUNC_ADPT_FMT" Root AP assigned success\n", FUNC_ADPT_ARG(adapter)); + write_mbssid_cam(adapter, entry_id, val); + } + } else { + entry_id = rtw_mbid_camid_alloc(adapter, val); + if (entry_id != INVALID_CAM_ID) + write_mbssid_cam(adapter, entry_id, val); + } + } +#else + { + /* + MBID entry_id = 0~7 ,for IFACE_ID0 ~ IFACE_IDx + */ + u8 entry_id = rtw_mbid_camid_alloc(adapter, mac_addr); + + + if (entry_id != INVALID_CAM_ID) { + write_mbssid_cam(adapter, entry_id, mac_addr); + RTW_INFO("%s "ADPT_FMT"- mbid(%d) mac_addr ="MAC_FMT"\n", __func__, + ADPT_ARG(adapter), entry_id, MAC_ARG(mac_addr)); + } + } +#endif +} + +void rtw_hal_change_macaddr_mbid(_adapter *adapter, u8 *mac_addr) +{ + u8 idx = 0; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 entry_id; + + if (!mac_addr) { + rtw_warn_on(1); + return; + } + + + entry_id = rtw_mbid_cam_info_change(adapter, mac_addr); + + if (entry_id != INVALID_CAM_ID) + write_mbssid_cam(adapter, entry_id, mac_addr); +} + +#ifdef CONFIG_SWTIMER_BASED_TXBCN +u16 rtw_hal_bcn_interval_adjust(_adapter *adapter, u16 bcn_interval) +{ + if (adapter_to_dvobj(adapter)->inter_bcn_space != bcn_interval) + return adapter_to_dvobj(adapter)->inter_bcn_space; + else + return bcn_interval; +} +#endif/*CONFIG_SWTIMER_BASED_TXBCN*/ + +#else + +#ifndef RTW_HALMAC +static u32 _get_macaddr_reg(enum _hw_port hwport) +{ + u32 reg_macaddr = REG_MACID; + + #ifdef CONFIG_CONCURRENT_MODE + if (hwport == HW_PORT1) + reg_macaddr = REG_MACID1; + #if defined(CONFIG_RTL8814A) + else if (hwport == HW_PORT2) + reg_macaddr = REG_MACID2; + else if (hwport == HW_PORT3) + reg_macaddr = REG_MACID3; + else if (hwport == HW_PORT4) + reg_macaddr = REG_MACID4; + #endif /*CONFIG_RTL8814A*/ + #endif /*CONFIG_CONCURRENT_MODE*/ + + return reg_macaddr; +} +#endif /*!RTW_HALMAC*/ + +static void rtw_hal_set_macaddr_port(_adapter *adapter, u8 *mac_addr) +{ + enum _hw_port hwport; + + if (mac_addr == NULL) + return; + hwport = get_hw_port(adapter); + + RTW_INFO("%s "ADPT_FMT"- hw port(%d) mac_addr ="MAC_FMT"\n", __func__, + ADPT_ARG(adapter), hwport, MAC_ARG(mac_addr)); + +#ifdef RTW_HALMAC /*8822B ~ 8814B*/ + rtw_halmac_set_mac_address(adapter_to_dvobj(adapter), hwport, mac_addr); +#else /* !RTW_HALMAC */ + { + u8 idx = 0; + u32 reg_macaddr = _get_macaddr_reg(hwport); + + for (idx = 0; idx < ETH_ALEN; idx++) + rtw_write8(GET_PRIMARY_ADAPTER(adapter), (reg_macaddr + idx), mac_addr[idx]); + } +#endif /* !RTW_HALMAC */ +} + +static void rtw_hal_get_macaddr_port(_adapter *adapter, u8 *mac_addr) +{ + enum _hw_port hwport; + + if (mac_addr == NULL) + return; + hwport = get_hw_port(adapter); + + _rtw_memset(mac_addr, 0, ETH_ALEN); +#ifdef RTW_HALMAC /*8822B ~ 8814B*/ + rtw_halmac_get_mac_address(adapter_to_dvobj(adapter), hwport, mac_addr); +#else /* !RTW_HALMAC */ + { + u8 idx = 0; + u32 reg_macaddr = _get_macaddr_reg(hwport); + + for (idx = 0; idx < ETH_ALEN; idx++) + mac_addr[idx] = rtw_read8(GET_PRIMARY_ADAPTER(adapter), (reg_macaddr + idx)); + } +#endif /* !RTW_HALMAC */ + + RTW_DBG("%s "ADPT_FMT"- hw port(%d) mac_addr ="MAC_FMT"\n", __func__, + ADPT_ARG(adapter), hwport, MAC_ARG(mac_addr)); +} +#endif/*#ifdef CONFIG_MI_WITH_MBSSID_CAM*/ + +#ifndef RTW_HALMAC +static u32 _get_bssid_reg(enum _hw_port hw_port) +{ + u32 reg_bssid = REG_BSSID; + + #ifdef CONFIG_CONCURRENT_MODE + if (hw_port == HW_PORT1) + reg_bssid = REG_BSSID1; + #if defined(CONFIG_RTL8814A) + else if (hw_port == HW_PORT2) + reg_bssid = REG_BSSID2; + else if (hw_port == HW_PORT3) + reg_bssid = REG_BSSID3; + else if (hw_port == HW_PORT4) + reg_bssid = REG_BSSID4; + #endif /*CONFIG_RTL8814A*/ + #endif /*CONFIG_CONCURRENT_MODE*/ + + return reg_bssid; +} +#endif /*!RTW_HALMAC*/ +static void rtw_hal_set_bssid(_adapter *adapter, u8 *val) +{ + enum _hw_port hw_port = rtw_hal_get_port(adapter); +#ifdef RTW_HALMAC + + rtw_halmac_set_bssid(adapter_to_dvobj(adapter), hw_port, val); +#else /* !RTW_HALMAC */ + u8 idx = 0; + u32 reg_bssid = _get_bssid_reg(hw_port); + + for (idx = 0 ; idx < ETH_ALEN; idx++) + rtw_write8(adapter, (reg_bssid + idx), val[idx]); +#endif /* !RTW_HALMAC */ + + RTW_INFO("%s "ADPT_FMT"- hw port -%d BSSID: "MAC_FMT"\n", + __func__, ADPT_ARG(adapter), hw_port, MAC_ARG(val)); +} + +#ifndef CONFIG_MI_WITH_MBSSID_CAM +static void rtw_hal_set_tsf_update(_adapter *adapter, u8 en) +{ + u32 addr = 0; + u8 val8; + + rtw_hal_get_hwreg(adapter, HW_VAR_BCN_CTRL_ADDR, (u8 *)&addr); + if (addr) { + rtw_enter_protsel_port(adapter, get_hw_port(adapter)); + val8 = rtw_read8(adapter, addr); + if (en && (val8 & DIS_TSF_UDT)) { + rtw_write8(adapter, addr, val8 & ~DIS_TSF_UDT); + #ifdef DBG_TSF_UPDATE + RTW_INFO("port%u("ADPT_FMT") enable TSF update\n", adapter->hw_port, ADPT_ARG(adapter)); + #endif + } + if (!en && !(val8 & DIS_TSF_UDT)) { + rtw_write8(adapter, addr, val8 | DIS_TSF_UDT); + #ifdef DBG_TSF_UPDATE + RTW_INFO("port%u("ADPT_FMT") disable TSF update\n", adapter->hw_port, ADPT_ARG(adapter)); + #endif + } + rtw_leave_protsel_port(adapter); + } else { + RTW_WARN("unknown port%d("ADPT_FMT") %s TSF update\n" + , adapter->hw_port, ADPT_ARG(adapter), en ? "enable" : "disable"); + rtw_warn_on(1); + } +} +#endif /*CONFIG_MI_WITH_MBSSID_CAM*/ +static void rtw_hal_set_hw_update_tsf(PADAPTER padapter) +{ +#ifdef CONFIG_MI_WITH_MBSSID_CAM + +#else + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + if (!pmlmeext->en_hw_update_tsf) + return; + + /* check RCR */ + if (!rtw_hal_rcr_check(padapter, RCR_CBSSID_BCN)) + return; + + if (pmlmeext->tsf_update_required) { + pmlmeext->tsf_update_pause_stime = 0; + rtw_hal_set_tsf_update(padapter, 1); + } + + pmlmeext->en_hw_update_tsf = 0; +#endif +} + +void rtw_iface_enable_tsf_update(_adapter *adapter) +{ + adapter->mlmeextpriv.tsf_update_pause_stime = 0; + adapter->mlmeextpriv.tsf_update_required = 1; +#ifdef CONFIG_MI_WITH_MBSSID_CAM + +#else + rtw_hal_set_tsf_update(adapter, 1); +#endif +} + +void rtw_iface_disable_tsf_update(_adapter *adapter) +{ + adapter->mlmeextpriv.tsf_update_required = 0; + adapter->mlmeextpriv.tsf_update_pause_stime = 0; + adapter->mlmeextpriv.en_hw_update_tsf = 0; +#ifdef CONFIG_MI_WITH_MBSSID_CAM + +#else + rtw_hal_set_tsf_update(adapter, 0); +#endif +} + +static void rtw_hal_tsf_update_pause(_adapter *adapter) +{ +#ifdef CONFIG_MI_WITH_MBSSID_CAM + +#else + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + rtw_hal_set_tsf_update(iface, 0); + if (iface->mlmeextpriv.tsf_update_required) { + iface->mlmeextpriv.tsf_update_pause_stime = rtw_get_current_time(); + if (!iface->mlmeextpriv.tsf_update_pause_stime) + iface->mlmeextpriv.tsf_update_pause_stime++; + } + iface->mlmeextpriv.en_hw_update_tsf = 0; + } +#endif +} + +static void rtw_hal_tsf_update_restore(_adapter *adapter) +{ +#ifdef CONFIG_MI_WITH_MBSSID_CAM + +#else + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + if (iface->mlmeextpriv.tsf_update_required) { + /* enable HW TSF update when recive beacon*/ + iface->mlmeextpriv.en_hw_update_tsf = 1; + #ifdef DBG_TSF_UPDATE + RTW_INFO("port%d("ADPT_FMT") enabling TSF update...\n" + , iface->hw_port, ADPT_ARG(iface)); + #endif + } + } +#endif +} + +void rtw_hal_periodic_tsf_update_chk(_adapter *adapter) +{ +#ifdef CONFIG_MI_WITH_MBSSID_CAM + +#else + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface; + struct mlme_ext_priv *mlmeext; + int i; + u32 restore_ms = 0; + + if (dvobj->periodic_tsf_update_etime) { + if (rtw_time_after(rtw_get_current_time(), dvobj->periodic_tsf_update_etime)) { + /* end for restore status */ + dvobj->periodic_tsf_update_etime = 0; + rtw_hal_rcr_set_chk_bssid(adapter, MLME_ACTION_NONE); + } + return; + } + + if (dvobj->rf_ctl.offch_state != OFFCHS_NONE) + return; + + /* + * all required ifaces can switch to restore status together + * loop all pause iface to get largest restore time required + */ + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + mlmeext = &iface->mlmeextpriv; + + if (mlmeext->tsf_update_required + && mlmeext->tsf_update_pause_stime + && rtw_get_passing_time_ms(mlmeext->tsf_update_pause_stime) + > mlmeext->mlmext_info.bcn_interval * mlmeext->tsf_update_pause_factor + ) { + if (restore_ms < mlmeext->mlmext_info.bcn_interval * mlmeext->tsf_update_restore_factor) + restore_ms = mlmeext->mlmext_info.bcn_interval * mlmeext->tsf_update_restore_factor; + } + } + + if (!restore_ms) + return; + + dvobj->periodic_tsf_update_etime = rtw_get_current_time() + rtw_ms_to_systime(restore_ms); + if (!dvobj->periodic_tsf_update_etime) + dvobj->periodic_tsf_update_etime++; + + rtw_hal_rcr_set_chk_bssid(adapter, MLME_ACTION_NONE); + + /* set timer to end restore status */ + _set_timer(&dvobj->periodic_tsf_update_end_timer, restore_ms); +#endif +} + +void rtw_hal_periodic_tsf_update_end_timer_hdl(void *ctx) +{ + struct dvobj_priv *dvobj = (struct dvobj_priv *)ctx; + + if (dev_is_surprise_removed(dvobj) || dev_is_drv_stopped(dvobj)) + return; + + rtw_periodic_tsf_update_end_cmd(dvobj_get_primary_adapter(dvobj)); +} + +static inline u8 hw_var_rcr_config(_adapter *adapter, u32 rcr) +{ + int err; + +#ifdef CONFIG_CUSTOMER_ALIBABA_GENERAL + rcr = RCR_AAP | RCR_APM | RCR_AM | RCR_AB | RCR_APWRMGT | RCR_ADF | RCR_AMF | RCR_APP_PHYST_RXFF | RCR_APP_MIC | RCR_APP_ICV; +#endif + err = rtw_write32(adapter, REG_RCR, rcr); + if (err == _SUCCESS) + GET_HAL_DATA(adapter)->ReceiveConfig = rcr; + return err; +} + +static inline u8 hw_var_rcr_get(_adapter *adapter, u32 *rcr) +{ + u32 v32; + + v32 = rtw_read32(adapter, REG_RCR); + if (rcr) + *rcr = v32; + GET_HAL_DATA(adapter)->ReceiveConfig = v32; + return _SUCCESS; +} + +/* only check SW RCR variable */ +inline u8 rtw_hal_rcr_check(_adapter *adapter, u32 check_bit) +{ + PHAL_DATA_TYPE hal; + u32 rcr; + + hal = GET_HAL_DATA(adapter); + + rcr = hal->ReceiveConfig; + if ((rcr & check_bit) == check_bit) + return 1; + + return 0; +} + +inline u8 rtw_hal_rcr_add(_adapter *adapter, u32 add) +{ + PHAL_DATA_TYPE hal; + u32 rcr; + u8 ret = _SUCCESS; + + hal = GET_HAL_DATA(adapter); + + rtw_hal_get_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr); + rcr |= add; + if (rcr != hal->ReceiveConfig) + ret = rtw_hal_set_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr); + + return ret; +} + +inline u8 rtw_hal_rcr_clear(_adapter *adapter, u32 clear) +{ + PHAL_DATA_TYPE hal; + u32 rcr; + u8 ret = _SUCCESS; + + hal = GET_HAL_DATA(adapter); + + rtw_hal_get_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr); + rcr &= ~clear; + if (rcr != hal->ReceiveConfig) + ret = rtw_hal_set_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr); + + return ret; +} + +void rtw_hal_rcr_set_chk_bssid(_adapter *adapter, u8 self_action) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u32 rcr, rcr_new; + struct mi_state mstate, mstate_s; + + rtw_hal_get_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr); + rcr_new = rcr; + +#if defined(CONFIG_MI_WITH_MBSSID_CAM) && !defined(CONFIG_CLIENT_PORT_CFG) + rcr_new &= ~(RCR_CBSSID_BCN | RCR_CBSSID_DATA); +#else + rtw_mi_status_no_self(adapter, &mstate); + rtw_mi_status_no_others(adapter, &mstate_s); + + /* only adjust parameters interested */ + switch (self_action) { + case MLME_SCAN_ENTER: + mstate_s.scan_num = 1; + mstate_s.scan_enter_num = 1; + break; + case MLME_SCAN_DONE: + mstate_s.scan_enter_num = 0; + break; + case MLME_STA_CONNECTING: + mstate_s.lg_sta_num = 1; + mstate_s.ld_sta_num = 0; + break; + case MLME_STA_CONNECTED: + mstate_s.lg_sta_num = 0; + mstate_s.ld_sta_num = 1; + break; + case MLME_STA_DISCONNECTED: + mstate_s.lg_sta_num = 0; + mstate_s.ld_sta_num = 0; + break; +#ifdef CONFIG_TDLS + case MLME_TDLS_LINKED: + mstate_s.ld_tdls_num = 1; + break; + case MLME_TDLS_NOLINK: + mstate_s.ld_tdls_num = 0; + break; +#endif +#ifdef CONFIG_AP_MODE + case MLME_AP_STARTED: + mstate_s.ap_num = 1; + break; + case MLME_AP_STOPPED: + mstate_s.ap_num = 0; + mstate_s.ld_ap_num = 0; + break; +#endif +#ifdef CONFIG_RTW_MESH + case MLME_MESH_STARTED: + mstate_s.mesh_num = 1; + break; + case MLME_MESH_STOPPED: + mstate_s.mesh_num = 0; + mstate_s.ld_mesh_num = 0; + break; +#endif + case MLME_ACTION_NONE: + case MLME_ADHOC_STARTED: + /* caller without effect of decision */ + break; + default: + rtw_warn_on(1); + }; + + rtw_mi_status_merge(&mstate, &mstate_s); + + if (MSTATE_AP_NUM(&mstate) || MSTATE_MESH_NUM(&mstate) || MSTATE_TDLS_LD_NUM(&mstate) + #ifdef CONFIG_FIND_BEST_CHANNEL + || MSTATE_SCAN_ENTER_NUM(&mstate) + #endif + || hal_data->in_cta_test + ) + rcr_new &= ~RCR_CBSSID_DATA; + else + rcr_new |= RCR_CBSSID_DATA; + + if (MSTATE_SCAN_ENTER_NUM(&mstate) || hal_data->in_cta_test) + rcr_new &= ~RCR_CBSSID_BCN; + else if (MSTATE_STA_LG_NUM(&mstate) + || adapter_to_dvobj(adapter)->periodic_tsf_update_etime + ) + rcr_new |= RCR_CBSSID_BCN; + else if ((MSTATE_AP_NUM(&mstate) && adapter->registrypriv.wifi_spec) /* for 11n Logo 4.2.31/4.2.32 */ + || MSTATE_MESH_NUM(&mstate) + ) + rcr_new &= ~RCR_CBSSID_BCN; + else + rcr_new |= RCR_CBSSID_BCN; + + #ifdef CONFIG_CLIENT_PORT_CFG + if (get_clt_num(adapter) > MAX_CLIENT_PORT_NUM) + rcr_new &= ~RCR_CBSSID_BCN; + #endif +#endif /* CONFIG_MI_WITH_MBSSID_CAM */ + +#ifdef CONFIG_RTW_MULTI_AP + if (MSTATE_AP_NUM(&mstate) + && rtw_unassoc_sta_src_chk(adapter, UNASOC_STA_SRC_RX_NMY_UC) + ) { + rcr_new |= RCR_AAP; + } else + rcr_new &= ~RCR_AAP; +#endif + + if (rcr == rcr_new) + return; + + if (!hal_spec->rx_tsf_filter + && (rcr & RCR_CBSSID_BCN) && !(rcr_new & RCR_CBSSID_BCN)) + rtw_hal_tsf_update_pause(adapter); + + rtw_hal_set_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr_new); + + if (!hal_spec->rx_tsf_filter + && !(rcr & RCR_CBSSID_BCN) && (rcr_new & RCR_CBSSID_BCN) + && self_action != MLME_STA_CONNECTING) + rtw_hal_tsf_update_restore(adapter); +} + +void rtw_hal_rcr_set_chk_bssid_act_non(_adapter *adapter) +{ + rtw_hal_rcr_set_chk_bssid(adapter, MLME_ACTION_NONE); +} + +static void hw_var_set_rcr_am(_adapter *adapter, u8 enable) +{ + u32 rcr = RCR_AM; + + if (enable) + rtw_hal_rcr_add(adapter, rcr); + else + rtw_hal_rcr_clear(adapter, rcr); +} + +static void hw_var_set_bcn_interval(_adapter *adapter, u16 interval) +{ +#ifdef CONFIG_SWTIMER_BASED_TXBCN + interval = rtw_hal_bcn_interval_adjust(adapter, interval); +#endif + +#ifdef RTW_HALMAC + rtw_halmac_set_bcn_interval(adapter_to_dvobj(adapter), adapter->hw_port, interval); +#else + rtw_write16(adapter, REG_MBSSID_BCN_SPACE, interval); +#endif + +#ifdef CONFIG_INTERRUPT_BASED_TXBCN_EARLY_INT + { + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) { + RTW_INFO("%s==> bcn_interval:%d, eraly_int:%d\n", __func__, interval, interval >> 1); + rtw_write8(adapter, REG_DRVERLYINT, interval >> 1); + } + } +#endif +} + +#if CONFIG_TX_AC_LIFETIME +const char *const _tx_aclt_conf_str[] = { + "DEFAULT", + "AP_M2U", + "MESH", + "INVALID", +}; + +void dump_tx_aclt_force_val(void *sel, struct dvobj_priv *dvobj) +{ +#define TX_ACLT_FORCE_MSG_LEN 64 + struct hal_spec_t *hal_spec = GET_HAL_SPEC(dvobj_get_primary_adapter(dvobj)); + struct tx_aclt_conf_t *conf = &dvobj->tx_aclt_force_val; + char buf[TX_ACLT_FORCE_MSG_LEN]; + int cnt = 0; + + RTW_PRINT_SEL(sel, "unit:%uus, maximum:%uus\n" + , hal_spec->tx_aclt_unit_factor * 32 + , 0xFFFF * hal_spec->tx_aclt_unit_factor * 32); + + RTW_PRINT_SEL(sel, "%-5s %-12s %-12s\n", "en", "vo_vi(us)", "be_bk(us)"); + RTW_PRINT_SEL(sel, " 0x%02x %12u %12u\n" + , conf->en + , conf->vo_vi * hal_spec->tx_aclt_unit_factor * 32 + , conf->be_bk * hal_spec->tx_aclt_unit_factor * 32 + ); + + cnt += snprintf(buf + cnt, TX_ACLT_FORCE_MSG_LEN - cnt - 1, "%5s", conf->en == 0xFF ? "AUTO" : "FORCE"); + if (cnt >= TX_ACLT_FORCE_MSG_LEN - 1) + goto exit; + + if (conf->vo_vi) + cnt += snprintf(buf + cnt, TX_ACLT_FORCE_MSG_LEN - cnt - 1, " FORCE:0x%04x", conf->vo_vi); + else + cnt += snprintf(buf + cnt, TX_ACLT_FORCE_MSG_LEN - cnt - 1, " AUTO"); + if (cnt >= TX_ACLT_FORCE_MSG_LEN - 1) + goto exit; + + + if (conf->be_bk) + cnt += snprintf(buf + cnt, TX_ACLT_FORCE_MSG_LEN - cnt - 1, " FORCE:0x%04x", conf->be_bk); + else + cnt += snprintf(buf + cnt, TX_ACLT_FORCE_MSG_LEN - cnt - 1, " AUTO"); + if (cnt >= TX_ACLT_FORCE_MSG_LEN - 1) + goto exit; + + RTW_PRINT_SEL(sel, "%s\n", buf); + +exit: + return; +} + +void rtw_hal_set_tx_aclt_force_val(_adapter *adapter, struct tx_aclt_conf_t *input, u8 arg_num) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct tx_aclt_conf_t *conf = &dvobj->tx_aclt_force_val; + + if (arg_num >= 1) { + if (input->en == 0xFF) + conf->en = input->en; + else + conf->en = input->en & 0xF; + } + if (arg_num >= 2) { + conf->vo_vi = input->vo_vi / (hal_spec->tx_aclt_unit_factor * 32); + if (conf->vo_vi > 0xFFFF) + conf->vo_vi = 0xFFFF; + } + if (arg_num >= 3) { + conf->be_bk = input->be_bk / (hal_spec->tx_aclt_unit_factor * 32); + if (conf->be_bk > 0xFFFF) + conf->be_bk = 0xFFFF; + } +} + +void dump_tx_aclt_confs(void *sel, struct dvobj_priv *dvobj) +{ +#define TX_ACLT_CONF_MSG_LEN 32 + struct hal_spec_t *hal_spec = GET_HAL_SPEC(dvobj_get_primary_adapter(dvobj)); + struct tx_aclt_conf_t *conf; + char buf[TX_ACLT_CONF_MSG_LEN]; + int cnt; + int i; + + RTW_PRINT_SEL(sel, "unit:%uus, maximum:%uus\n" + , hal_spec->tx_aclt_unit_factor * 32 + , 0xFFFF * hal_spec->tx_aclt_unit_factor * 32); + + RTW_PRINT_SEL(sel, "%-7s %-1s %-3s %-9s %-9s %-10s %-10s\n" + , "name", "#", "en", "vo_vi(us)", "be_bk(us)", "vo_vi(reg)", "be_bk(reg)"); + + for (i = 0; i < TX_ACLT_CONF_NUM; i++) { + conf = &dvobj->tx_aclt_confs[i]; + cnt = 0; + + if (conf->vo_vi) + cnt += snprintf(buf + cnt, TX_ACLT_CONF_MSG_LEN - cnt - 1, " 0x%04x", conf->vo_vi); + else + cnt += snprintf(buf + cnt, TX_ACLT_CONF_MSG_LEN - cnt - 1, " N/A"); + if (cnt >= TX_ACLT_CONF_MSG_LEN - 1) + continue; + + if (conf->be_bk) + cnt += snprintf(buf + cnt, TX_ACLT_CONF_MSG_LEN - cnt - 1, " 0x%04x", conf->be_bk); + else + cnt += snprintf(buf + cnt, TX_ACLT_CONF_MSG_LEN - cnt - 1, " N/A"); + if (cnt >= TX_ACLT_CONF_MSG_LEN - 1) + continue; + + RTW_PRINT_SEL(sel, "%7s %1u 0x%x %9u %9u%s\n" + , tx_aclt_conf_str(i), i + , conf->en + , conf->vo_vi * hal_spec->tx_aclt_unit_factor * 32 + , conf->be_bk * hal_spec->tx_aclt_unit_factor * 32 + , buf + ); + } +} + +void rtw_hal_set_tx_aclt_conf(_adapter *adapter, u8 conf_idx, struct tx_aclt_conf_t *input, u8 arg_num) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct tx_aclt_conf_t *conf; + + if (conf_idx >= TX_ACLT_CONF_NUM) + return; + + conf = &dvobj->tx_aclt_confs[conf_idx]; + + if (arg_num >= 1) { + if (input->en != 0xFF) + conf->en = input->en & 0xF; + } + if (arg_num >= 2) { + conf->vo_vi = input->vo_vi / (hal_spec->tx_aclt_unit_factor * 32); + if (conf->vo_vi > 0xFFFF) + conf->vo_vi = 0xFFFF; + } + if (arg_num >= 3) { + conf->be_bk = input->be_bk / (hal_spec->tx_aclt_unit_factor * 32); + if (conf->be_bk > 0xFFFF) + conf->be_bk = 0xFFFF; + } +} + +void rtw_hal_update_tx_aclt(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + u8 lt_en = 0, lt_en_ori; + u16 lt_vo_vi = 0xFFFF, lt_be_bk = 0xFFFF; + u32 lt, lt_ori; + struct tx_aclt_conf_t *conf; + int i; +#ifdef CONFIG_AP_MODE +#if CONFIG_RTW_AP_DATA_BMC_TO_UC + _adapter *iface; + u8 ap_m2u_num = 0; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + if (MLME_IS_AP(iface) + && ((iface->b2u_flags_ap_src & RTW_AP_B2U_IP_MCAST) + || (iface->b2u_flags_ap_fwd & RTW_AP_B2U_IP_MCAST)) + ) + ap_m2u_num++; + } +#endif +#endif /* CONFIG_AP_MODE */ + + lt_en_ori = rtw_read8(adapter, REG_LIFETIME_EN); + lt_ori = rtw_read32(adapter, REG_PKT_LIFE_TIME); + + for (i = 0; i < TX_ACLT_CONF_NUM; i++) { + if (!(dvobj->tx_aclt_flags & BIT(i))) + continue; + + conf = &dvobj->tx_aclt_confs[i]; + + if (i == TX_ACLT_CONF_DEFAULT) { + /* first and default status, assign directly */ + lt_en = conf->en; + if (conf->vo_vi) + lt_vo_vi = conf->vo_vi; + if (conf->be_bk) + lt_be_bk = conf->be_bk; + } + #ifdef CONFIG_AP_MODE + #if CONFIG_RTW_AP_DATA_BMC_TO_UC || defined(CONFIG_RTW_MESH) + else if (0 + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + || (i == TX_ACLT_CONF_AP_M2U + && ap_m2u_num + && macid_ctl->op_num[H2C_MSR_ROLE_STA] /* having AP mode with STA connected */) + #endif + #ifdef CONFIG_RTW_MESH + || (i == TX_ACLT_CONF_MESH + && macid_ctl->op_num[H2C_MSR_ROLE_MESH] > 1 /* implies only 1 MESH mode supported */) + #endif + ) { + /* long term status, OR en and MIN lifetime */ + lt_en |= conf->en; + if (conf->vo_vi && lt_vo_vi > conf->vo_vi) + lt_vo_vi = conf->vo_vi; + if (conf->be_bk && lt_be_bk > conf->be_bk) + lt_be_bk = conf->be_bk; + } + #endif + #endif /* CONFIG_AP_MODE */ + } + + if (dvobj->tx_aclt_force_val.en != 0xFF) + lt_en = dvobj->tx_aclt_force_val.en; + if (dvobj->tx_aclt_force_val.vo_vi) + lt_vo_vi = dvobj->tx_aclt_force_val.vo_vi; + if (dvobj->tx_aclt_force_val.be_bk) + lt_be_bk = dvobj->tx_aclt_force_val.be_bk; + + lt_en = (lt_en_ori & 0xF0) | (lt_en & 0x0F); + lt = (lt_be_bk << 16) | lt_vo_vi; + + if (0) + RTW_INFO("lt_en:0x%x(0x%x), lt:0x%08x(0x%08x)\n", lt_en, lt_en_ori, lt, lt_ori); + + if (lt_en != lt_en_ori) + rtw_write8(adapter, REG_LIFETIME_EN, lt_en); + if (lt != lt_ori) + rtw_write32(adapter, REG_PKT_LIFE_TIME, lt); +} +#endif /* CONFIG_TX_AC_LIFETIME */ + +void hw_var_port_switch(_adapter *adapter) +{ +#ifdef CONFIG_CONCURRENT_MODE +#ifdef CONFIG_RUNTIME_PORT_SWITCH + /* + 0x102: MSR + 0x550: REG_BCN_CTRL + 0x551: REG_BCN_CTRL_1 + 0x55A: REG_ATIMWND + 0x560: REG_TSFTR + 0x568: REG_TSFTR1 + 0x570: REG_ATIMWND_1 + 0x610: REG_MACID + 0x618: REG_BSSID + 0x700: REG_MACID1 + 0x708: REG_BSSID1 + */ + + int i; + u8 msr; + u8 bcn_ctrl; + u8 bcn_ctrl_1; + u8 atimwnd[2]; + u8 atimwnd_1[2]; + u8 tsftr[8]; + u8 tsftr_1[8]; + u8 macid[6]; + u8 bssid[6]; + u8 macid_1[6]; + u8 bssid_1[6]; +#if defined(CONFIG_RTL8192F) + u16 wlan_act_mask_ctrl = 0; + u16 en_port_mask = EN_PORT_0_FUNCTION | EN_PORT_1_FUNCTION; +#endif + + u8 hw_port; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface = NULL; + + msr = rtw_read8(adapter, MSR); + bcn_ctrl = rtw_read8(adapter, REG_BCN_CTRL); + bcn_ctrl_1 = rtw_read8(adapter, REG_BCN_CTRL_1); +#if defined(CONFIG_RTL8192F) + wlan_act_mask_ctrl = rtw_read16(adapter, REG_WLAN_ACT_MASK_CTRL_1); +#endif + + for (i = 0; i < 2; i++) + atimwnd[i] = rtw_read8(adapter, REG_ATIMWND + i); + for (i = 0; i < 2; i++) + atimwnd_1[i] = rtw_read8(adapter, REG_ATIMWND_1 + i); + + for (i = 0; i < 8; i++) + tsftr[i] = rtw_read8(adapter, REG_TSFTR + i); + for (i = 0; i < 8; i++) + tsftr_1[i] = rtw_read8(adapter, REG_TSFTR1 + i); + + for (i = 0; i < 6; i++) + macid[i] = rtw_read8(adapter, REG_MACID + i); + + for (i = 0; i < 6; i++) + bssid[i] = rtw_read8(adapter, REG_BSSID + i); + + for (i = 0; i < 6; i++) + macid_1[i] = rtw_read8(adapter, REG_MACID1 + i); + + for (i = 0; i < 6; i++) + bssid_1[i] = rtw_read8(adapter, REG_BSSID1 + i); + +#ifdef DBG_RUNTIME_PORT_SWITCH + RTW_INFO(FUNC_ADPT_FMT" before switch\n" + "msr:0x%02x\n" + "bcn_ctrl:0x%02x\n" + "bcn_ctrl_1:0x%02x\n" +#if defined(CONFIG_RTL8192F) + "wlan_act_mask_ctrl:0x%02x\n" +#endif + "atimwnd:0x%04x\n" + "atimwnd_1:0x%04x\n" + "tsftr:%llu\n" + "tsftr1:%llu\n" + "macid:"MAC_FMT"\n" + "bssid:"MAC_FMT"\n" + "macid_1:"MAC_FMT"\n" + "bssid_1:"MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter) + , msr + , bcn_ctrl + , bcn_ctrl_1 +#if defined(CONFIG_RTL8192F) + , wlan_act_mask_ctrl +#endif + , *((u16 *)atimwnd) + , *((u16 *)atimwnd_1) + , *((u64 *)tsftr) + , *((u64 *)tsftr_1) + , MAC_ARG(macid) + , MAC_ARG(bssid) + , MAC_ARG(macid_1) + , MAC_ARG(bssid_1) + ); +#endif /* DBG_RUNTIME_PORT_SWITCH */ + + /* disable bcn function, disable update TSF */ + rtw_write8(adapter, REG_BCN_CTRL, (bcn_ctrl & (~EN_BCN_FUNCTION)) | DIS_TSF_UDT); + rtw_write8(adapter, REG_BCN_CTRL_1, (bcn_ctrl_1 & (~EN_BCN_FUNCTION)) | DIS_TSF_UDT); + +#if defined(CONFIG_RTL8192F) + rtw_write16(adapter, REG_WLAN_ACT_MASK_CTRL_1, wlan_act_mask_ctrl & ~en_port_mask); +#endif + + /* switch msr */ + msr = (msr & 0xf0) | ((msr & 0x03) << 2) | ((msr & 0x0c) >> 2); + rtw_write8(adapter, MSR, msr); + + /* write port0 */ + rtw_write8(adapter, REG_BCN_CTRL, bcn_ctrl_1 & ~EN_BCN_FUNCTION); + for (i = 0; i < 2; i++) + rtw_write8(adapter, REG_ATIMWND + i, atimwnd_1[i]); + for (i = 0; i < 8; i++) + rtw_write8(adapter, REG_TSFTR + i, tsftr_1[i]); + for (i = 0; i < 6; i++) + rtw_write8(adapter, REG_MACID + i, macid_1[i]); + for (i = 0; i < 6; i++) + rtw_write8(adapter, REG_BSSID + i, bssid_1[i]); + + /* write port1 */ + rtw_write8(adapter, REG_BCN_CTRL_1, bcn_ctrl & ~EN_BCN_FUNCTION); + for (i = 0; i < 2; i++) + rtw_write8(adapter, REG_ATIMWND_1 + i, atimwnd[i]); + for (i = 0; i < 8; i++) + rtw_write8(adapter, REG_TSFTR1 + i, tsftr[i]); + for (i = 0; i < 6; i++) + rtw_write8(adapter, REG_MACID1 + i, macid[i]); + for (i = 0; i < 6; i++) + rtw_write8(adapter, REG_BSSID1 + i, bssid[i]); + + /* write bcn ctl */ +#ifdef CONFIG_BT_COEXIST + /* always enable port0 beacon function for PSTDMA */ + if (IS_HARDWARE_TYPE_8723B(adapter) || IS_HARDWARE_TYPE_8703B(adapter) + || IS_HARDWARE_TYPE_8723D(adapter)) + bcn_ctrl_1 |= EN_BCN_FUNCTION; + /* always disable port1 beacon function for PSTDMA */ + if (IS_HARDWARE_TYPE_8723B(adapter) || IS_HARDWARE_TYPE_8703B(adapter)) + bcn_ctrl &= ~EN_BCN_FUNCTION; +#endif + rtw_write8(adapter, REG_BCN_CTRL, bcn_ctrl_1); + rtw_write8(adapter, REG_BCN_CTRL_1, bcn_ctrl); + +#if defined(CONFIG_RTL8192F) + /* if the setting of port0 and port1 are the same, it does not need to switch port setting*/ + if(((wlan_act_mask_ctrl & en_port_mask) != 0) && ((wlan_act_mask_ctrl & en_port_mask) + != (EN_PORT_0_FUNCTION | EN_PORT_1_FUNCTION))) + wlan_act_mask_ctrl ^= en_port_mask; + rtw_write16(adapter, REG_WLAN_ACT_MASK_CTRL_1, wlan_act_mask_ctrl); +#endif + + if (adapter->iface_id == IFACE_ID0) + iface = dvobj->padapters[IFACE_ID1]; + else if (adapter->iface_id == IFACE_ID1) + iface = dvobj->padapters[IFACE_ID0]; + + + if (adapter->hw_port == HW_PORT0) { + adapter->hw_port = HW_PORT1; + iface->hw_port = HW_PORT0; + RTW_PRINT("port switch - port0("ADPT_FMT"), port1("ADPT_FMT")\n", + ADPT_ARG(iface), ADPT_ARG(adapter)); + } else { + adapter->hw_port = HW_PORT0; + iface->hw_port = HW_PORT1; + RTW_PRINT("port switch - port0("ADPT_FMT"), port1("ADPT_FMT")\n", + ADPT_ARG(adapter), ADPT_ARG(iface)); + } + +#ifdef DBG_RUNTIME_PORT_SWITCH + msr = rtw_read8(adapter, MSR); + bcn_ctrl = rtw_read8(adapter, REG_BCN_CTRL); + bcn_ctrl_1 = rtw_read8(adapter, REG_BCN_CTRL_1); +#if defined(CONFIG_RTL8192F) + wlan_act_mask_ctrl = rtw_read16(adapter, REG_WLAN_ACT_MASK_CTRL_1); +#endif + + for (i = 0; i < 2; i++) + atimwnd[i] = rtw_read8(adapter, REG_ATIMWND + i); + for (i = 0; i < 2; i++) + atimwnd_1[i] = rtw_read8(adapter, REG_ATIMWND_1 + i); + + for (i = 0; i < 8; i++) + tsftr[i] = rtw_read8(adapter, REG_TSFTR + i); + for (i = 0; i < 8; i++) + tsftr_1[i] = rtw_read8(adapter, REG_TSFTR1 + i); + + for (i = 0; i < 6; i++) + macid[i] = rtw_read8(adapter, REG_MACID + i); + + for (i = 0; i < 6; i++) + bssid[i] = rtw_read8(adapter, REG_BSSID + i); + + for (i = 0; i < 6; i++) + macid_1[i] = rtw_read8(adapter, REG_MACID1 + i); + + for (i = 0; i < 6; i++) + bssid_1[i] = rtw_read8(adapter, REG_BSSID1 + i); + + RTW_INFO(FUNC_ADPT_FMT" after switch\n" + "msr:0x%02x\n" + "bcn_ctrl:0x%02x\n" + "bcn_ctrl_1:0x%02x\n" +#if defined(CONFIG_RTL8192F) + "wlan_act_mask_ctrl:0x%02x\n" +#endif + "atimwnd:%u\n" + "atimwnd_1:%u\n" + "tsftr:%llu\n" + "tsftr1:%llu\n" + "macid:"MAC_FMT"\n" + "bssid:"MAC_FMT"\n" + "macid_1:"MAC_FMT"\n" + "bssid_1:"MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter) + , msr + , bcn_ctrl + , bcn_ctrl_1 +#if defined(CONFIG_RTL8192F) + , wlan_act_mask_ctrl +#endif + , *((u16 *)atimwnd) + , *((u16 *)atimwnd_1) + , *((u64 *)tsftr) + , *((u64 *)tsftr_1) + , MAC_ARG(macid) + , MAC_ARG(bssid) + , MAC_ARG(macid_1) + , MAC_ARG(bssid_1) + ); +#endif /* DBG_RUNTIME_PORT_SWITCH */ + +#endif /* CONFIG_RUNTIME_PORT_SWITCH */ +#endif /* CONFIG_CONCURRENT_MODE */ +} + +const char *const _h2c_msr_role_str[] = { + "RSVD", + "STA", + "AP", + "GC", + "GO", + "TDLS", + "ADHOC", + "MESH", + "INVALID", +}; + +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT +s32 rtw_hal_set_default_port_id_cmd(_adapter *adapter, u8 mac_id) +{ + s32 ret = _SUCCESS; + u8 parm[H2C_DEFAULT_PORT_ID_LEN] = {0}; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 port_id = rtw_hal_get_port(adapter); + + if ((dvobj->dft.port_id == port_id) && (dvobj->dft.mac_id == mac_id)) + return ret; + + SET_H2CCMD_DFTPID_PORT_ID(parm, port_id); + SET_H2CCMD_DFTPID_MAC_ID(parm, mac_id); + + RTW_DBG_DUMP("DFT port id parm:", parm, H2C_DEFAULT_PORT_ID_LEN); + RTW_INFO("%s ("ADPT_FMT") port_id :%d, mad_id:%d\n", + __func__, ADPT_ARG(adapter), port_id, mac_id); + + ret = rtw_hal_fill_h2c_cmd(adapter, H2C_DEFAULT_PORT_ID, H2C_DEFAULT_PORT_ID_LEN, parm); + dvobj->dft.port_id = port_id; + dvobj->dft.mac_id = mac_id; + + return ret; +} +s32 rtw_set_default_port_id(_adapter *adapter) +{ + s32 ret = _SUCCESS; + struct sta_info *psta; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + + if (is_client_associated_to_ap(adapter)) { + psta = rtw_get_stainfo(&adapter->stapriv, get_bssid(pmlmepriv)); + if (psta) + ret = rtw_hal_set_default_port_id_cmd(adapter, psta->cmn.mac_id); + } else if (check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE) { + + } else { + } + + return ret; +} +s32 rtw_set_ps_rsvd_page(_adapter *adapter) +{ + s32 ret = _SUCCESS; + u16 media_status_rpt = RT_MEDIA_CONNECT; + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + + if (adapter->iface_id == pwrctl->fw_psmode_iface_id) + return ret; + + rtw_hal_set_hwreg(adapter, HW_VAR_H2C_FW_JOINBSSRPT, + (u8 *)&media_status_rpt); + + return ret; +} + +#if 0 +_adapter * _rtw_search_dp_iface(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface; + _adapter *target_iface = NULL; + int i; + u8 sta_num = 0, tdls_num = 0, ap_num = 0, mesh_num = 0, adhoc_num = 0; + u8 p2p_go_num = 0, p2p_gc_num = 0; + _adapter *sta_ifs[8]; + _adapter *ap_ifs[8]; + _adapter *mesh_ifs[8]; + _adapter *gc_ifs[8]; + _adapter *go_ifs[8]; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + + if (check_fwstate(&iface->mlmepriv, WIFI_STATION_STATE) == _TRUE) { + if (check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE) { + sta_ifs[sta_num++] = iface; + + #ifdef CONFIG_TDLS + if (iface->tdlsinfo.link_established == _TRUE) + tdls_num++; + #endif + #ifdef CONFIG_P2P + if (MLME_IS_GC(iface)) + gc_ifs[p2p_gc_num++] = iface; + #endif + } +#ifdef CONFIG_AP_MODE + } else if (check_fwstate(&iface->mlmepriv, WIFI_AP_STATE) == _TRUE ) { + if (check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE) { + ap_ifs[ap_num++] = iface; + #ifdef CONFIG_P2P + if (MLME_IS_GO(iface)) + go_ifs[p2p_go_num++] = iface; + #endif + } +#endif + } else if (check_fwstate(&iface->mlmepriv, WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE) == _TRUE + && check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE + ) { + adhoc_num++; + +#ifdef CONFIG_RTW_MESH + } else if (check_fwstate(&iface->mlmepriv, WIFI_MESH_STATE) == _TRUE + && check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE + ) { + mesh_ifs[mesh_num++] = iface; +#endif + } + } + + if (p2p_gc_num) { + target_iface = gc_ifs[0]; + } + else if (sta_num) { + if(sta_num == 1) { + target_iface = sta_ifs[0]; + } else if (sta_num >= 2) { + /*TODO get target_iface by timestamp*/ + target_iface = sta_ifs[0]; + } + } else if (ap_num) { + target_iface = ap_ifs[0]; + } + + RTW_INFO("[IFS_ASSOC_STATUS] - STA :%d", sta_num); + RTW_INFO("[IFS_ASSOC_STATUS] - TDLS :%d", tdls_num); + RTW_INFO("[IFS_ASSOC_STATUS] - AP:%d", ap_num); + RTW_INFO("[IFS_ASSOC_STATUS] - MESH :%d", mesh_num); + RTW_INFO("[IFS_ASSOC_STATUS] - ADHOC :%d", adhoc_num); + RTW_INFO("[IFS_ASSOC_STATUS] - P2P-GC :%d", p2p_gc_num); + RTW_INFO("[IFS_ASSOC_STATUS] - P2P-GO :%d", p2p_go_num); + + if (target_iface) + RTW_INFO("%s => target_iface ("ADPT_FMT")\n", + __func__, ADPT_ARG(target_iface)); + else + RTW_INFO("%s => target_iface NULL\n", __func__); + + return target_iface; +} + +void rtw_search_default_port(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *adp_iface = NULL; +#ifdef CONFIG_WOWLAN + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + if (pwrpriv->wowlan_mode == _TRUE) { + adp_iface = adapter; + goto exit; + } +#endif + adp_iface = _rtw_search_dp_iface(adapter); + +exit : + if ((adp_iface != NULL) && (MLME_IS_STA(adp_iface))) + rtw_set_default_port_id(adp_iface); + else + rtw_hal_set_default_port_id_cmd(adapter, 0); + + if (1) { + _adapter *tmp_adp; + + tmp_adp = (adp_iface) ? adp_iface : adapter; + + RTW_INFO("%s ("ADPT_FMT")=> hw_port :%d, default_port(%d)\n", + __func__, ADPT_ARG(adapter), get_hw_port(tmp_adp), get_dft_portid(tmp_adp)); + } +} +#endif +#endif /*CONFIG_FW_MULTI_PORT_SUPPORT*/ + +#ifdef CONFIG_P2P_PS +#ifdef RTW_HALMAC +void rtw_set_p2p_ps_offload_cmd(_adapter *adapter, u8 p2p_ps_state) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct wifidirect_info *pwdinfo = &adapter->wdinfo; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta; + HAL_P2P_PS_PARA p2p_ps_para; + int status = -1; + u8 i; + u8 hw_port = rtw_hal_get_port(adapter); + + _rtw_memset(&p2p_ps_para, 0, sizeof(HAL_P2P_PS_PARA)); + _rtw_memcpy((&p2p_ps_para) , &hal->p2p_ps_offload , sizeof(hal->p2p_ps_offload)); + + (&p2p_ps_para)->p2p_port_id = hw_port; + (&p2p_ps_para)->p2p_group = 0; + psta = rtw_get_stainfo(pstapriv, cur_network->MacAddress); + if (psta) { + (&p2p_ps_para)->p2p_macid = psta->cmn.mac_id; + } else { + if (p2p_ps_state != P2P_PS_DISABLE) { + RTW_ERR("%s , psta was NULL\n", __func__); + return; + } + } + + + switch (p2p_ps_state) { + case P2P_PS_DISABLE: + RTW_INFO("P2P_PS_DISABLE\n"); + _rtw_memset(&p2p_ps_para , 0, sizeof(HAL_P2P_PS_PARA)); + break; + + case P2P_PS_ENABLE: + RTW_INFO("P2P_PS_ENABLE\n"); + /* update CTWindow value. */ + if (pwdinfo->ctwindow > 0) { + (&p2p_ps_para)->ctwindow_en = 1; + (&p2p_ps_para)->ctwindow_length = pwdinfo->ctwindow; + /*RTW_INFO("%s , ctwindow_length = %d\n" , __func__ , (&p2p_ps_para)->ctwindow_length);*/ + } + + + if ((pwdinfo->opp_ps == 1) || (pwdinfo->noa_num > 0)) { + (&p2p_ps_para)->offload_en = 1; + if (pwdinfo->role == P2P_ROLE_GO) { + (&p2p_ps_para)->role = 1; + (&p2p_ps_para)->all_sta_sleep = 0; + } else + (&p2p_ps_para)->role = 0; + + (&p2p_ps_para)->discovery = 0; + } + /* hw only support 2 set of NoA */ + for (i = 0; i < pwdinfo->noa_num; i++) { + /* To control the register setting for which NOA */ + (&p2p_ps_para)->noa_sel = i; + (&p2p_ps_para)->noa_en = 1; + (&p2p_ps_para)->disable_close_rf = 0; +#ifdef CONFIG_P2P_PS_NOA_USE_MACID_SLEEP +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(adapter, WIFI_ASOC_STATE)) +#endif /* CONFIG_CONCURRENT_MODE */ + (&p2p_ps_para)->disable_close_rf = 1; +#endif /* CONFIG_P2P_PS_NOA_USE_MACID_SLEEP */ + /* config P2P NoA Descriptor Register */ + /* config NOA duration */ + (&p2p_ps_para)->noa_duration_para = pwdinfo->noa_duration[i]; + /* config NOA interval */ + (&p2p_ps_para)->noa_interval_para = pwdinfo->noa_interval[i]; + /* config NOA start time */ + (&p2p_ps_para)->noa_start_time_para = pwdinfo->noa_start_time[i]; + /* config NOA count */ + (&p2p_ps_para)->noa_count_para = pwdinfo->noa_count[i]; + /*RTW_INFO("%s , noa_duration_para = %d , noa_interval_para = %d , noa_start_time_para = %d , noa_count_para = %d\n" , __func__ , + (&p2p_ps_para)->noa_duration_para , (&p2p_ps_para)->noa_interval_para , + (&p2p_ps_para)->noa_start_time_para , (&p2p_ps_para)->noa_count_para);*/ + status = rtw_halmac_p2pps(adapter_to_dvobj(adapter) , (&p2p_ps_para)); + if (status == -1) + RTW_ERR("%s , rtw_halmac_p2pps fail\n", __func__); + } + + break; + + case P2P_PS_SCAN: + /*This feature FW not ready 20161116 YiWei*/ + return; + /* + RTW_INFO("P2P_PS_SCAN\n"); + (&p2p_ps_para)->discovery = 1; + (&p2p_ps_para)->ctwindow_length = pwdinfo->ctwindow; + (&p2p_ps_para)->noa_duration_para = pwdinfo->noa_duration[0]; + (&p2p_ps_para)->noa_interval_para = pwdinfo->noa_interval[0]; + (&p2p_ps_para)->noa_start_time_para = pwdinfo->noa_start_time[0]; + (&p2p_ps_para)->noa_count_para = pwdinfo->noa_count[0]; + */ + break; + + case P2P_PS_SCAN_DONE: + /*This feature FW not ready 20161116 YiWei*/ + return; + /* + RTW_INFO("P2P_PS_SCAN_DONE\n"); + (&p2p_ps_para)->discovery = 0; + pwdinfo->p2p_ps_state = P2P_PS_ENABLE; + (&p2p_ps_para)->ctwindow_length = pwdinfo->ctwindow; + (&p2p_ps_para)->noa_duration_para = pwdinfo->noa_duration[0]; + (&p2p_ps_para)->noa_interval_para = pwdinfo->noa_interval[0]; + (&p2p_ps_para)->noa_start_time_para = pwdinfo->noa_start_time[0]; + (&p2p_ps_para)->noa_count_para = pwdinfo->noa_count[0]; + */ + break; + + default: + break; + } + + if (p2p_ps_state != P2P_PS_ENABLE || (&p2p_ps_para)->noa_en == 0) { + status = rtw_halmac_p2pps(adapter_to_dvobj(adapter) , (&p2p_ps_para)); + if (status == -1) + RTW_ERR("%s , rtw_halmac_p2pps fail\n", __func__); + } + _rtw_memcpy(&hal->p2p_ps_offload , (&p2p_ps_para) , sizeof(hal->p2p_ps_offload)); + +} +#endif /* RTW_HALMAC */ +#endif /* CONFIG_P2P */ + +#if defined(CONFIG_RTL8822C) && defined(CONFIG_SUPPORT_DYNAMIC_TXPWR) +static void _rtw_hal_dtp_macid_set( + _adapter *padapter, u8 opmode, u8 mac_id) +{ + struct macid_ctl_t *macid_ctl = &(padapter->dvobj->macid_ctl); + struct sta_info *psta; + u8 h2c_cmd[H2C_FW_CRC5_SEARCH_LEN] = {0}; + u8 mac_addr[ETH_ALEN] = {0}; + + if (opmode) { + psta = macid_ctl->sta[mac_id]; + if (psta) + _rtw_memcpy(mac_addr, psta->cmn.mac_addr, ETH_ALEN); + + if (rtw_check_invalid_mac_address(mac_addr, _FALSE)) + return; + } + /* else DON'T CARE H2C_FW_CRC5_SEARCH mac addr in disconnected case */ + + if (rtw_get_chip_type(padapter) == RTL8822C) { + SET_H2CCMD_FW_CRC5_SEARCH_EN(h2c_cmd, opmode); + SET_H2CCMD_FW_CRC5_SEARCH_MACID(h2c_cmd, mac_id); + SET_H2CCMD_FW_CRC5_SEARCH_MAC(&h2c_cmd[1], mac_addr); + if (rtw_hal_fill_h2c_cmd(padapter, H2C_FW_CRC5_SEARCH, + H2C_FW_CRC5_SEARCH_LEN, h2c_cmd) != _SUCCESS) + RTW_WARN("%s : set h2c - 0x%02x fail!\n", __func__, H2C_FW_CRC5_SEARCH); + } +} + +static void rtw_hal_dtp_macid_set(_adapter *padapter, u8 opmode, + bool macid_ind, u8 mac_id, u8 macid_end) +{ + int i; + + if (macid_ind == 0) { + _rtw_hal_dtp_macid_set(padapter, opmode, mac_id); + } else { + for (i = mac_id; i <= macid_end; i++) + _rtw_hal_dtp_macid_set(padapter, opmode, i); + } +} +#endif + +/* +* rtw_hal_set_FwMediaStatusRpt_cmd - +* +* @adapter: +* @opmode: 0:disconnect, 1:connect +* @miracast: 0:it's not in miracast scenario. 1:it's in miracast scenario +* @miracast_sink: 0:source. 1:sink +* @role: The role of this macid. 0:rsvd. 1:STA. 2:AP. 3:GC. 4:GO. 5:TDLS +* @macid: +* @macid_ind: 0:update Media Status to macid. 1:update Media Status from macid to macid_end +* @macid_end: +*/ +s32 rtw_hal_set_FwMediaStatusRpt_cmd(_adapter *adapter, bool opmode, bool miracast, bool miracast_sink, u8 role, u8 macid, bool macid_ind, u8 macid_end) +{ + struct macid_ctl_t *macid_ctl = &adapter->dvobj->macid_ctl; + u8 parm[H2C_MEDIA_STATUS_RPT_LEN] = {0}; + int i; + s32 ret; +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + u8 hw_port = rtw_hal_get_port(adapter); +#endif + u8 op_num_change_bmp = 0; + +#if defined(CONFIG_RTL8822C) && defined(CONFIG_SUPPORT_DYNAMIC_TXPWR) + rtw_hal_dtp_macid_set(adapter, opmode, macid_ind, macid, macid_end); +#endif + + SET_H2CCMD_MSRRPT_PARM_OPMODE(parm, opmode); + SET_H2CCMD_MSRRPT_PARM_MACID_IND(parm, macid_ind); + SET_H2CCMD_MSRRPT_PARM_MIRACAST(parm, miracast); + SET_H2CCMD_MSRRPT_PARM_MIRACAST_SINK(parm, miracast_sink); + SET_H2CCMD_MSRRPT_PARM_ROLE(parm, role); + SET_H2CCMD_MSRRPT_PARM_MACID(parm, macid); + SET_H2CCMD_MSRRPT_PARM_MACID_END(parm, macid_end); +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + SET_H2CCMD_MSRRPT_PARM_PORT_NUM(parm, hw_port); +#endif + RTW_DBG_DUMP("MediaStatusRpt parm:", parm, H2C_MEDIA_STATUS_RPT_LEN); + + ret = rtw_hal_fill_h2c_cmd(adapter, H2C_MEDIA_STATUS_RPT, H2C_MEDIA_STATUS_RPT_LEN, parm); + if (ret != _SUCCESS) + goto exit; + +#if defined(CONFIG_RTL8188E) + if (rtw_get_chip_type(adapter) == RTL8188E) { + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + /* 8188E FW doesn't set macid no link, driver does it by self */ + if (opmode) + rtw_hal_set_hwreg(adapter, HW_VAR_MACID_LINK, &macid); + else + rtw_hal_set_hwreg(adapter, HW_VAR_MACID_NOLINK, &macid); + + /* for 8188E RA */ +#if (RATE_ADAPTIVE_SUPPORT == 1) + if (hal_data->fw_ractrl == _FALSE) { + u8 max_macid; + + max_macid = rtw_search_max_mac_id(adapter); + rtw_hal_set_hwreg(adapter, HW_VAR_TX_RPT_MAX_MACID, &max_macid); + } +#endif + } +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + /* TODO: this should move to IOT issue area */ + if (rtw_get_chip_type(adapter) == RTL8812 + || rtw_get_chip_type(adapter) == RTL8821 + ) { + if (MLME_IS_STA(adapter)) + Hal_PatchwithJaguar_8812(adapter, opmode); + } +#endif + + SET_H2CCMD_MSRRPT_PARM_MACID_IND(parm, 0); + if (macid_ind == 0) + macid_end = macid; + + for (i = macid; macid <= macid_end; macid++) { + op_num_change_bmp |= rtw_macid_ctl_set_h2c_msr(macid_ctl, macid, parm[0]); + if (!opmode) { + rtw_macid_ctl_set_bw(macid_ctl, macid, CHANNEL_WIDTH_20); + rtw_macid_ctl_set_vht_en(macid_ctl, macid, 0); + rtw_macid_ctl_set_rate_bmp0(macid_ctl, macid, 0); + rtw_macid_ctl_set_rate_bmp1(macid_ctl, macid, 0); + } + } + +#if CONFIG_TX_AC_LIFETIME + if (op_num_change_bmp) + rtw_hal_update_tx_aclt(adapter); +#endif + + if (!opmode) + rtw_update_tx_rate_bmp(adapter_to_dvobj(adapter)); + +exit: + return ret; +} + +inline s32 rtw_hal_set_FwMediaStatusRpt_single_cmd(_adapter *adapter, bool opmode, bool miracast, bool miracast_sink, u8 role, u8 macid) +{ + return rtw_hal_set_FwMediaStatusRpt_cmd(adapter, opmode, miracast, miracast_sink, role, macid, 0, 0); +} + +inline s32 rtw_hal_set_FwMediaStatusRpt_range_cmd(_adapter *adapter, bool opmode, bool miracast, bool miracast_sink, u8 role, u8 macid, u8 macid_end) +{ + return rtw_hal_set_FwMediaStatusRpt_cmd(adapter, opmode, miracast, miracast_sink, role, macid, 1, macid_end); +} + +void rtw_hal_set_FwRsvdPage_cmd(PADAPTER padapter, PRSVDPAGE_LOC rsvdpageloc) +{ + u8 u1H2CRsvdPageParm[H2C_RSVDPAGE_LOC_LEN] = {0}; + u8 ret = 0; + + RTW_INFO("RsvdPageLoc: ProbeRsp=%d PsPoll=%d Null=%d QoSNull=%d BTNull=%d\n", + rsvdpageloc->LocProbeRsp, rsvdpageloc->LocPsPoll, + rsvdpageloc->LocNullData, rsvdpageloc->LocQosNull, + rsvdpageloc->LocBTQosNull); + + SET_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(u1H2CRsvdPageParm, rsvdpageloc->LocProbeRsp); + SET_H2CCMD_RSVDPAGE_LOC_PSPOLL(u1H2CRsvdPageParm, rsvdpageloc->LocPsPoll); + SET_H2CCMD_RSVDPAGE_LOC_NULL_DATA(u1H2CRsvdPageParm, rsvdpageloc->LocNullData); + SET_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(u1H2CRsvdPageParm, rsvdpageloc->LocQosNull); + SET_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(u1H2CRsvdPageParm, rsvdpageloc->LocBTQosNull); + + ret = rtw_hal_fill_h2c_cmd(padapter, + H2C_RSVD_PAGE, + H2C_RSVDPAGE_LOC_LEN, + u1H2CRsvdPageParm); + +} + +#ifdef CONFIG_GPIO_WAKEUP +void rtw_hal_switch_gpio_wl_ctrl(_adapter *padapter, u8 index, u8 enable) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + + if (IS_8723D_SERIES(pHalData->version_id) || IS_8192F_SERIES(pHalData->version_id) + || IS_8822B_SERIES(pHalData->version_id) || IS_8821C_SERIES(pHalData->version_id) + || IS_8822C_SERIES(pHalData->version_id)) + rtw_hal_set_hwreg(padapter, HW_SET_GPIO_WL_CTRL, (u8 *)(&enable)); + /* + * Switch GPIO_13, GPIO_14 to wlan control, or pull GPIO_13,14 MUST fail. + * It happended at 8723B/8192E/8821A. New IC will check multi function GPIO, + * and implement HAL function. + * TODO: GPIO_8 multi function? + */ + + if ((index == 13 || index == 14) + #if defined(CONFIG_RTL8821A) && defined(CONFIG_SDIO_HCI) + /* 8821A's LED2 circuit(used by HW_LED strategy) needs enable WL GPIO control of GPIO[14:13], can't disable */ + && (!IS_HW_LED_STRATEGY(rtw_led_get_strategy(padapter)) || enable) + #endif + ) + rtw_hal_set_hwreg(padapter, HW_SET_GPIO_WL_CTRL, (u8 *)(&enable)); +} + +void rtw_hal_set_output_gpio(_adapter *padapter, u8 index, u8 outputval) +{ +#if defined(CONFIG_RTL8192F) + rtw_hal_set_hwreg(padapter, HW_VAR_WOW_OUTPUT_GPIO, (u8 *)(&outputval)); +#else + if (index <= 7) { + /* config GPIO mode */ + rtw_write8(padapter, REG_GPIO_PIN_CTRL + 3, + rtw_read8(padapter, REG_GPIO_PIN_CTRL + 3) & ~BIT(index)); + + /* config GPIO Sel */ + /* 0: input */ + /* 1: output */ + rtw_write8(padapter, REG_GPIO_PIN_CTRL + 2, + rtw_read8(padapter, REG_GPIO_PIN_CTRL + 2) | BIT(index)); + + /* set output value */ + if (outputval) { + rtw_write8(padapter, REG_GPIO_PIN_CTRL + 1, + rtw_read8(padapter, REG_GPIO_PIN_CTRL + 1) | BIT(index)); + } else { + rtw_write8(padapter, REG_GPIO_PIN_CTRL + 1, + rtw_read8(padapter, REG_GPIO_PIN_CTRL + 1) & ~BIT(index)); + } + } else if (index <= 15) { + /* 88C Series: */ + /* index: 11~8 transform to 3~0 */ + /* 8723 Series: */ + /* index: 12~8 transform to 4~0 */ + + index -= 8; + + /* config GPIO mode */ + rtw_write8(padapter, REG_GPIO_PIN_CTRL_2 + 3, + rtw_read8(padapter, REG_GPIO_PIN_CTRL_2 + 3) & ~BIT(index)); + + /* config GPIO Sel */ + /* 0: input */ + /* 1: output */ + rtw_write8(padapter, REG_GPIO_PIN_CTRL_2 + 2, + rtw_read8(padapter, REG_GPIO_PIN_CTRL_2 + 2) | BIT(index)); + + /* set output value */ + if (outputval) { + rtw_write8(padapter, REG_GPIO_PIN_CTRL_2 + 1, + rtw_read8(padapter, REG_GPIO_PIN_CTRL_2 + 1) | BIT(index)); + } else { + rtw_write8(padapter, REG_GPIO_PIN_CTRL_2 + 1, + rtw_read8(padapter, REG_GPIO_PIN_CTRL_2 + 1) & ~BIT(index)); + } + } else { + RTW_INFO("%s: invalid GPIO%d=%d\n", + __FUNCTION__, index, outputval); + } +#endif +} +void rtw_hal_set_input_gpio(_adapter *padapter, u8 index) +{ +#if defined(CONFIG_RTL8192F) + rtw_hal_set_hwreg(padapter, HW_VAR_WOW_INPUT_GPIO, (u8 *)(&index)); +#else + if (index <= 7) { + /* config GPIO mode */ + rtw_write8(padapter, REG_GPIO_PIN_CTRL + 3, + rtw_read8(padapter, REG_GPIO_PIN_CTRL + 3) & ~BIT(index)); + + /* config GPIO Sel */ + /* 0: input */ + /* 1: output */ + rtw_write8(padapter, REG_GPIO_PIN_CTRL + 2, + rtw_read8(padapter, REG_GPIO_PIN_CTRL + 2) & ~BIT(index)); + + } else if (index <= 15) { + /* 88C Series: */ + /* index: 11~8 transform to 3~0 */ + /* 8723 Series: */ + /* index: 12~8 transform to 4~0 */ + + index -= 8; + + /* config GPIO mode */ + rtw_write8(padapter, REG_GPIO_PIN_CTRL_2 + 3, + rtw_read8(padapter, REG_GPIO_PIN_CTRL_2 + 3) & ~BIT(index)); + + /* config GPIO Sel */ + /* 0: input */ + /* 1: output */ + rtw_write8(padapter, REG_GPIO_PIN_CTRL_2 + 2, + rtw_read8(padapter, REG_GPIO_PIN_CTRL_2 + 2) & ~BIT(index)); + } else + RTW_INFO("%s: invalid GPIO%d\n", __func__, index); +#endif +} + +#endif + +void rtw_hal_set_FwAoacRsvdPage_cmd(PADAPTER padapter, PRSVDPAGE_LOC rsvdpageloc) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + u8 ret = 0; +#ifdef CONFIG_WOWLAN + u8 u1H2CAoacRsvdPageParm[H2C_AOAC_RSVDPAGE_LOC_LEN] = {0}; + + RTW_INFO("%s: RWC: %d ArpRsp: %d NbrAdv: %d LocNDPInfo: %d\n", + __func__, rsvdpageloc->LocRemoteCtrlInfo, + rsvdpageloc->LocArpRsp, rsvdpageloc->LocNbrAdv, + rsvdpageloc->LocNDPInfo); + RTW_INFO("%s:GtkRsp: %d GtkInfo: %d ProbeReq: %d NetworkList: %d\n", + __func__, rsvdpageloc->LocGTKRsp, rsvdpageloc->LocGTKInfo, + rsvdpageloc->LocProbeReq, rsvdpageloc->LocNetList); + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + SET_H2CCMD_AOAC_RSVDPAGE_LOC_REMOTE_WAKE_CTRL_INFO(u1H2CAoacRsvdPageParm, rsvdpageloc->LocRemoteCtrlInfo); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_ARP_RSP(u1H2CAoacRsvdPageParm, rsvdpageloc->LocArpRsp); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_NEIGHBOR_ADV(u1H2CAoacRsvdPageParm, + rsvdpageloc->LocNbrAdv); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_NDP_INFO(u1H2CAoacRsvdPageParm, + rsvdpageloc->LocNDPInfo); +#ifdef CONFIG_GTK_OL + SET_H2CCMD_AOAC_RSVDPAGE_LOC_GTK_RSP(u1H2CAoacRsvdPageParm, rsvdpageloc->LocGTKRsp); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_GTK_INFO(u1H2CAoacRsvdPageParm, rsvdpageloc->LocGTKInfo); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_GTK_EXT_MEM(u1H2CAoacRsvdPageParm, rsvdpageloc->LocGTKEXTMEM); +#endif /* CONFIG_GTK_OL */ + ret = rtw_hal_fill_h2c_cmd(padapter, + H2C_AOAC_RSVD_PAGE, + H2C_AOAC_RSVDPAGE_LOC_LEN, + u1H2CAoacRsvdPageParm); + + RTW_INFO("AOAC Report=%d\n", rsvdpageloc->LocAOACReport); + _rtw_memset(&u1H2CAoacRsvdPageParm, 0, sizeof(u1H2CAoacRsvdPageParm)); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_AOAC_REPORT(u1H2CAoacRsvdPageParm, + rsvdpageloc->LocAOACReport); + ret = rtw_hal_fill_h2c_cmd(padapter, + H2C_AOAC_RSVDPAGE3, + H2C_AOAC_RSVDPAGE_LOC_LEN, + u1H2CAoacRsvdPageParm); + pwrpriv->wowlan_aoac_rpt_loc = rsvdpageloc->LocAOACReport; + } +#ifdef CONFIG_PNO_SUPPORT + else { + + if (!pwrpriv->wowlan_in_resume) { + RTW_INFO("NLO_INFO=%d\n", rsvdpageloc->LocPNOInfo); + _rtw_memset(&u1H2CAoacRsvdPageParm, 0, + sizeof(u1H2CAoacRsvdPageParm)); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_NLO_INFO(u1H2CAoacRsvdPageParm, + rsvdpageloc->LocPNOInfo); + ret = rtw_hal_fill_h2c_cmd(padapter, + H2C_AOAC_RSVDPAGE3, + H2C_AOAC_RSVDPAGE_LOC_LEN, + u1H2CAoacRsvdPageParm); + } + } +#endif /* CONFIG_PNO_SUPPORT */ +#endif /* CONFIG_WOWLAN */ +} + +#ifdef DBG_FW_DEBUG_MSG_PKT +void rtw_hal_set_fw_dbg_msg_pkt_rsvd_page_cmd(PADAPTER padapter, PRSVDPAGE_LOC rsvdpageloc) +{ + struct hal_ops *pHalFunc = &padapter->hal_func; + u8 u1H2C_fw_dbg_msg_pkt_parm[H2C_FW_DBG_MSG_PKT_LEN] = {0}; + u8 ret = 0; + + + RTW_INFO("RsvdPageLoc: loc_fw_dbg_msg_pkt =%d\n", rsvdpageloc->loc_fw_dbg_msg_pkt); + + SET_H2CCMD_FW_DBG_MSG_PKT_EN(u1H2C_fw_dbg_msg_pkt_parm, 1); + SET_H2CCMD_RSVDPAGE_LOC_FW_DBG_MSG_PKT(u1H2C_fw_dbg_msg_pkt_parm, rsvdpageloc->loc_fw_dbg_msg_pkt); + ret = rtw_hal_fill_h2c_cmd(padapter, + H2C_FW_DBG_MSG_PKT, + H2C_FW_DBG_MSG_PKT_LEN, + u1H2C_fw_dbg_msg_pkt_parm); + +} +#endif /*DBG_FW_DEBUG_MSG_PKT*/ + +/*#define DBG_GET_RSVD_PAGE*/ +int rtw_hal_get_rsvd_page(_adapter *adapter, u32 page_offset, + u32 page_num, u8 *buffer, u32 buffer_size) +{ + u32 addr = 0, size = 0, count = 0; + u32 page_size = 0, data_low = 0, data_high = 0; + u16 txbndy = 0, offset = 0; + u8 i = 0; + bool rst = _FALSE; + +#ifdef DBG_LA_MODE + struct registry_priv *registry_par = &adapter->registrypriv; + + if(registry_par->la_mode_en == 1) { + RTW_INFO("%s LA debug mode can't dump rsvd pg \n", __func__); + return rst; + } +#endif + rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_SIZE, &page_size); + + addr = page_offset * page_size; + size = page_num * page_size; + + if (buffer_size < size) { + RTW_ERR("%s buffer_size(%d) < get page total size(%d)\n", + __func__, buffer_size, size); + return rst; + } +#ifdef RTW_HALMAC + if (rtw_halmac_dump_fifo(adapter_to_dvobj(adapter), 2, addr, size, buffer) < 0) + rst = _FALSE; + else + rst = _TRUE; +#else + txbndy = rtw_read8(adapter, REG_TDECTRL + 1); + + offset = (txbndy + page_offset) * page_size / 8; + count = (buffer_size / 8) + 1; + + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, 0x69); + + for (i = 0 ; i < count ; i++) { + rtw_write32(adapter, REG_PKTBUF_DBG_CTRL, offset + i); + data_low = rtw_read32(adapter, REG_PKTBUF_DBG_DATA_L); + data_high = rtw_read32(adapter, REG_PKTBUF_DBG_DATA_H); + _rtw_memcpy(buffer + (i * 8), + &data_low, sizeof(data_low)); + _rtw_memcpy(buffer + ((i * 8) + 4), + &data_high, sizeof(data_high)); + } + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, 0x0); + rst = _TRUE; +#endif /*RTW_HALMAC*/ + +#ifdef DBG_GET_RSVD_PAGE + RTW_INFO("%s [page_offset:%d , page_num:%d][start_addr:0x%04x , size:%d]\n", + __func__, page_offset, page_num, addr, size); + RTW_INFO_DUMP("\n", buffer, size); + RTW_INFO(" ==================================================\n"); +#endif + return rst; +} + +void rtw_dump_rsvd_page(void *sel, _adapter *adapter, u8 page_offset, u8 page_num) +{ +#if defined(CONFIG_RTW_DEBUG) || defined(CONFIG_PROC_DEBUG) + u32 page_size = 0; + u8 *buffer = NULL; + u32 buf_size = 0; + + if (page_num == 0) + return; + + RTW_PRINT_SEL(sel, "======= RSVD PAGE DUMP =======\n"); + RTW_PRINT_SEL(sel, "page_offset:%d, page_num:%d\n", page_offset, page_num); + + rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_SIZE, &page_size); + if (page_size) { + buf_size = page_size * page_num; + buffer = rtw_zvmalloc(buf_size); + + if (buffer) { + rtw_hal_get_rsvd_page(adapter, page_offset, page_num, buffer, buf_size); + RTW_DUMP_SEL(sel, buffer, buf_size); + rtw_vmfree(buffer, buf_size); + } else + RTW_PRINT_SEL(sel, "ERROR - rsvd_buf mem allocate failed\n"); + } else + RTW_PRINT_SEL(sel, "ERROR - Tx page size is zero ??\n"); + + RTW_PRINT_SEL(sel, "==========================\n"); +#endif +} + +#ifdef CONFIG_SUPPORT_FIFO_DUMP +void rtw_dump_fifo(void *sel, _adapter *adapter, u8 fifo_sel, u32 fifo_addr, u32 fifo_size) +{ + u8 *buffer = NULL; + u32 buff_size = 0; + static const char * const fifo_sel_str[] = { + "TX", "RX", "RSVD_PAGE", "REPORT", "LLT", "RXBUF_FW" + }; + + if (fifo_sel > 5) { + RTW_ERR("fifo_sel:%d invalid\n", fifo_sel); + return; + } + + RTW_PRINT_SEL(sel, "========= FIFO DUMP =========\n"); + RTW_PRINT_SEL(sel, "%s FIFO DUMP [start_addr:0x%04x , size:%d]\n", fifo_sel_str[fifo_sel], fifo_addr, fifo_size); + + if (fifo_size) { + buff_size = RND4(fifo_size); + buffer = rtw_zvmalloc(buff_size); + if (buffer == NULL) + buff_size = 0; + } + + rtw_halmac_dump_fifo(adapter_to_dvobj(adapter), fifo_sel, fifo_addr, buff_size, buffer); + + if (buffer) { + RTW_DUMP_SEL(sel, buffer, fifo_size); + rtw_vmfree(buffer, buff_size); + } + + RTW_PRINT_SEL(sel, "==========================\n"); +} +#endif + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +static void rtw_hal_force_enable_rxdma(_adapter *adapter) +{ + RTW_INFO("%s: Set 0x690=0x00\n", __func__); + rtw_write8(adapter, REG_WOW_CTRL, + (rtw_read8(adapter, REG_WOW_CTRL) & 0xf0)); + RTW_PRINT("%s: Release RXDMA\n", __func__); + rtw_write32(adapter, REG_RXPKT_NUM, + (rtw_read32(adapter, REG_RXPKT_NUM) & (~RW_RELEASE_EN))); +} +#if defined(CONFIG_RTL8188E) +static void rtw_hal_disable_tx_report(_adapter *adapter) +{ + rtw_write8(adapter, REG_TX_RPT_CTRL, + ((rtw_read8(adapter, REG_TX_RPT_CTRL) & ~BIT(1))) & ~BIT(5)); + RTW_INFO("disable TXRPT:0x%02x\n", rtw_read8(adapter, REG_TX_RPT_CTRL)); +} + +static void rtw_hal_enable_tx_report(_adapter *adapter) +{ + rtw_write8(adapter, REG_TX_RPT_CTRL, + ((rtw_read8(adapter, REG_TX_RPT_CTRL) | BIT(1))) | BIT(5)); + RTW_INFO("enable TX_RPT:0x%02x\n", rtw_read8(adapter, REG_TX_RPT_CTRL)); +} +#endif +static void rtw_hal_release_rx_dma(_adapter *adapter) +{ + u32 val32 = 0; + + val32 = rtw_read32(adapter, REG_RXPKT_NUM); + + rtw_write32(adapter, REG_RXPKT_NUM, (val32 & (~RW_RELEASE_EN))); + + RTW_INFO("%s, [0x%04x]: 0x%08x\n", + __func__, REG_RXPKT_NUM, (u32)(val32 & (~RW_RELEASE_EN))); +} + +static u8 rtw_hal_pause_rx_dma(_adapter *adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + u8 ret = 0; + s8 trycnt = 100; + u32 tmp = 0; + int res = 0; + /* RX DMA stop */ + RTW_PRINT("Pause DMA\n"); + rtw_write32(adapter, REG_RXPKT_NUM, + (rtw_read32(adapter, REG_RXPKT_NUM) | RW_RELEASE_EN)); + do { + if ((rtw_read32(adapter, REG_RXPKT_NUM) & RXDMA_IDLE)) { +#ifdef CONFIG_USB_HCI + /* stop interface before leave */ + if (_TRUE == hal->usb_intf_start) { + rtw_intf_stop(adapter); + RTW_ENABLE_FUNC(adapter, DF_RX_BIT); + RTW_ENABLE_FUNC(adapter, DF_TX_BIT); + } +#endif /* CONFIG_USB_HCI */ + + RTW_PRINT("RX_DMA_IDLE is true\n"); + ret = _SUCCESS; + break; + } +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + else { + res = RecvOnePkt(adapter); + RTW_PRINT("RecvOnePkt Result: %d\n", res); + } +#endif /* CONFIG_SDIO_HCI || CONFIG_GSPI_HCI */ + +#ifdef CONFIG_USB_HCI + else { + /* to avoid interface start repeatedly */ + if (_FALSE == hal->usb_intf_start) + rtw_intf_start(adapter); + } +#endif /* CONFIG_USB_HCI */ + } while (trycnt--); + + if (trycnt < 0) { + tmp = rtw_read16(adapter, REG_RXPKT_NUM + 2); + + RTW_PRINT("Stop RX DMA failed......\n"); +#if defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) + RTW_PRINT("%s, RXPKT_NUM: 0x%04x\n", + __func__, rtw_read16(adapter, REG_RXPKTNUM)); +#else + RTW_PRINT("%s, RXPKT_NUM: 0x%02x\n", + __func__, ((tmp & 0xFF00) >> 8)); +#endif + if (tmp & BIT(3)) + RTW_PRINT("%s, RX DMA has req\n", + __func__); + else + RTW_PRINT("%s, RX DMA no req\n", + __func__); + ret = _FAIL; + } + + return ret; +} + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#ifndef RTW_HALMAC +static u8 rtw_hal_enable_cpwm2(_adapter *adapter) +{ + u8 ret = 0; + int res = 0; + u32 tmp = 0; +#ifdef CONFIG_GPIO_WAKEUP + return _SUCCESS; +#else + RTW_PRINT("%s\n", __func__); + + res = sdio_local_read(adapter, SDIO_REG_HIMR, 4, (u8 *)&tmp); + if (!res) + RTW_INFO("read SDIO_REG_HIMR: 0x%08x\n", tmp); + else + RTW_INFO("sdio_local_read fail\n"); + + tmp = SDIO_HIMR_CPWM2_MSK; + + res = sdio_local_write(adapter, SDIO_REG_HIMR, 4, (u8 *)&tmp); + + if (!res) { + res = sdio_local_read(adapter, SDIO_REG_HIMR, 4, (u8 *)&tmp); + RTW_INFO("read again SDIO_REG_HIMR: 0x%08x\n", tmp); + ret = _SUCCESS; + } else { + RTW_INFO("sdio_local_write fail\n"); + ret = _FAIL; + } + return ret; +#endif /* CONFIG_CPIO_WAKEUP */ +} +#endif +#endif /* CONFIG_SDIO_HCI, CONFIG_GSPI_HCI */ +#endif /* CONFIG_WOWLAN || CONFIG_AP_WOWLAN */ + +#ifdef CONFIG_WOWLAN +/* + * rtw_hal_check_wow_ctrl + * chk_type: _TRUE means to check enable, if 0x690 & bit1 (for 8051), WOW enable successful. + * If 0x1C7 == 0 (for 3081), WOW enable successful. + * _FALSE means to check disable, if 0x690 & bit1 (for 8051), WOW disable fail. + * If 0x120 & bit16 || 0x284 & bit18 (for 3081), WOW disable fail. + */ +static u8 rtw_hal_check_wow_ctrl(_adapter *adapter, u8 chk_type) +{ + u32 fe1_imr = 0xFF, rxpkt_num = 0xFF; + u8 mstatus = 0; + u8 reason = 0xFF; + u8 trycnt = 25; + u8 res = _FALSE; + + if (IS_HARDWARE_TYPE_JAGUAR2(adapter) || IS_HARDWARE_TYPE_JAGUAR3(adapter)) { + if (chk_type) { + reason = rtw_read8(adapter, REG_WOWLAN_WAKE_REASON); + RTW_INFO("%s reason:0x%02x\n", __func__, reason); + + while (reason && trycnt > 1) { + reason = rtw_read8(adapter, REG_WOWLAN_WAKE_REASON); + RTW_PRINT("Loop index: %d :0x%02x\n", + trycnt, reason); + trycnt--; + rtw_msleep_os(20); + } + if (!reason) + res = _TRUE; + else + res = _FALSE; + } else { + /* Wait FW to cleare 0x120 bit16, 0x284 bit18 to 0 */ + fe1_imr = rtw_read32(adapter, REG_FE1IMR); /* RxDone IMR for 3081 */ + rxpkt_num = rtw_read32(adapter, REG_RXPKT_NUM); /* Release RXDMA */ + RTW_PRINT("%s REG_FE1IMR (reg120): 0x%x, REG_RXPKT_NUM(reg284): 0x%x\n", __func__, fe1_imr, rxpkt_num); + + while (((fe1_imr & BIT_FS_RXDONE_INT_EN) || (rxpkt_num & BIT_RW_RELEASE_EN)) && trycnt > 1) { + rtw_msleep_os(20); + fe1_imr = rtw_read32(adapter, REG_FE1IMR); + rxpkt_num = rtw_read32(adapter, REG_RXPKT_NUM); + RTW_PRINT("Loop index: %d :0x%x, 0x%x\n", + trycnt, fe1_imr, rxpkt_num); + trycnt--; + } + + if ((fe1_imr & BIT_FS_RXDONE_INT_EN) || (rxpkt_num & BIT_RW_RELEASE_EN)) + res = _FALSE; + else + res = _TRUE; + } + } else { + mstatus = rtw_read8(adapter, REG_WOW_CTRL); + RTW_INFO("%s mstatus:0x%02x\n", __func__, mstatus); + + + if (chk_type) { + while (!(mstatus & BIT1) && trycnt > 1) { + mstatus = rtw_read8(adapter, REG_WOW_CTRL); + RTW_PRINT("Loop index: %d :0x%02x\n", + trycnt, mstatus); + trycnt--; + rtw_msleep_os(20); + } + if (mstatus & BIT1) + res = _TRUE; + else + res = _FALSE; + } else { + while (mstatus & BIT1 && trycnt > 1) { + mstatus = rtw_read8(adapter, REG_WOW_CTRL); + RTW_PRINT("Loop index: %d :0x%02x\n", + trycnt, mstatus); + trycnt--; + rtw_msleep_os(20); + } + + if (mstatus & BIT1) + res = _FALSE; + else + res = _TRUE; + } + } + + RTW_PRINT("%s check_type: %d res: %d trycnt: %d\n", + __func__, chk_type, res, (25 - trycnt)); + return res; +} + +#ifdef CONFIG_PNO_SUPPORT +static u8 rtw_hal_check_pno_enabled(_adapter *adapter) +{ + struct pwrctrl_priv *ppwrpriv = adapter_to_pwrctl(adapter); + u8 res = 0, count = 0; + u8 ret = _FALSE; + + if (ppwrpriv->wowlan_pno_enable && ppwrpriv->wowlan_in_resume == _FALSE) { + res = rtw_read8(adapter, REG_PNO_STATUS); + while (!(res & BIT(7)) && count < 25) { + RTW_INFO("[%d] cmd: 0x81 REG_PNO_STATUS: 0x%02x\n", + count, res); + res = rtw_read8(adapter, REG_PNO_STATUS); + count++; + rtw_msleep_os(2); + } + if (res & BIT(7)) + ret = _TRUE; + else + ret = _FALSE; + RTW_INFO("cmd: 0x81 REG_PNO_STATUS: ret(%d)\n", ret); + } + return ret; +} +#endif + +static void rtw_hal_backup_rate(_adapter *adapter) +{ + RTW_INFO("%s\n", __func__); + /* backup data rate to register 0x8b for wowlan FW */ + rtw_write8(adapter, 0x8d, 1); + rtw_write8(adapter, 0x8c, 0); + rtw_write8(adapter, 0x8f, 0x40); + rtw_write8(adapter, 0x8b, rtw_read8(adapter, 0x2f0)); +} + +#ifdef CONFIG_GTK_OL +static void rtw_hal_fw_sync_cam_id(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + int cam_id, index = 0; + u8 *addr = NULL; + + if (!MLME_IS_STA(adapter)) + return; + + addr = get_bssid(pmlmepriv); + + if (addr == NULL) { + RTW_INFO("%s: get bssid MAC addr fail!!\n", __func__); + return; + } + + rtw_clean_dk_section(adapter); + + do { + cam_id = rtw_camid_search(adapter, addr, index, 1); + + if (cam_id == -1) + RTW_INFO("%s: cam_id: %d, key_id:%d\n", __func__, cam_id, index); + else + rtw_sec_cam_swap(adapter, cam_id, index); + + index++; + } while (index < 4); + + rtw_write8(adapter, REG_SECCFG, 0xcc); +} + +static void rtw_hal_update_gtk_offload_info(_adapter *adapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct aoac_report *paoac_rpt = &pwrctl->wowlan_aoac_rpt; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct security_priv *psecuritypriv = &adapter->securitypriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + _irqL irqL; + u8 get_key[16]; + u8 gtk_id = 0, offset = 0, i = 0, sz = 0, aoac_rpt_ver = 0, has_rekey = _FALSE; + u64 replay_count = 0, tmp_iv_hdr = 0, pkt_pn = 0; + + if (!MLME_IS_STA(adapter)) + return; + + _rtw_memset(get_key, 0, sizeof(get_key)); + _rtw_memcpy(&replay_count, + paoac_rpt->replay_counter_eapol_key, 8); + + /*read gtk key index*/ + gtk_id = paoac_rpt->key_index; + aoac_rpt_ver = paoac_rpt->version_info; + + if (aoac_rpt_ver == 0) { + /* initial verison */ + if (gtk_id == 5) + has_rekey = _FALSE; + else + has_rekey = _TRUE; + } else if (aoac_rpt_ver >= 1) { + /* Add krack patch */ + if (gtk_id == 5) + RTW_WARN("%s FW check iv fail\n", __func__); + + if (aoac_rpt_ver == 1) + RTW_WARN("%s aoac report version should be update to v2\n", __func__); + + /* Fix key id mismatch */ + if (aoac_rpt_ver == 2) + has_rekey = paoac_rpt->rekey_ok == 1 ? _TRUE : _FALSE; + } + + if (has_rekey == _FALSE) { + RTW_INFO("%s no rekey event happened.\n", __func__); + } else if (has_rekey == _TRUE) { + RTW_INFO("%s update security key.\n", __func__); + /*read key from sec-cam,for DK ,keyindex is equal to cam-id*/ + rtw_sec_read_cam_ent(adapter, gtk_id, + NULL, NULL, get_key); + rtw_clean_hw_dk_cam(adapter); + + if (_rtw_camid_is_gk(adapter, gtk_id)) { + _enter_critical_bh(&cam_ctl->lock, &irqL); + _rtw_memcpy(&dvobj->cam_cache[gtk_id].key, + get_key, 16); + _exit_critical_bh(&cam_ctl->lock, &irqL); + } else { + struct setkey_parm parm_gtk; + + parm_gtk.algorithm = paoac_rpt->security_type; + parm_gtk.keyid = gtk_id; + _rtw_memcpy(parm_gtk.key, get_key, 16); + setkey_hdl(adapter, (u8 *)&parm_gtk); + } + + /*update key into related sw variable and sec-cam cache*/ + psecuritypriv->dot118021XGrpKeyid = gtk_id; + _rtw_memcpy(&psecuritypriv->dot118021XGrpKey[gtk_id], + get_key, 16); + /* update SW TKIP TX/RX MIC value */ + if (psecuritypriv->dot118021XGrpPrivacy == _TKIP_) { + offset = RTW_KEK_LEN + RTW_TKIP_MIC_LEN; + _rtw_memcpy( + &psecuritypriv->dot118021XGrptxmickey[gtk_id], + &(paoac_rpt->group_key[offset]), + RTW_TKIP_MIC_LEN); + + offset = RTW_KEK_LEN; + _rtw_memcpy( + &psecuritypriv->dot118021XGrprxmickey[gtk_id], + &(paoac_rpt->group_key[offset]), + RTW_TKIP_MIC_LEN); + } + RTW_PRINT("GTK (%d) "KEY_FMT"\n", gtk_id, + KEY_ARG(psecuritypriv->dot118021XGrpKey[gtk_id].skey)); + } + + /* Update broadcast RX IV */ + if (psecuritypriv->dot118021XGrpPrivacy == _AES_) { + sz = sizeof(psecuritypriv->iv_seq[0]); + for (i = 0 ; i < 4 ; i++) { + _rtw_memcpy(&tmp_iv_hdr, paoac_rpt->rxgtk_iv[i], sz); + tmp_iv_hdr = le64_to_cpu(tmp_iv_hdr); + pkt_pn = CCMPH_2_PN(tmp_iv_hdr); + _rtw_memcpy(psecuritypriv->iv_seq[i], &pkt_pn, sz); + } + } + + rtw_clean_dk_section(adapter); + + rtw_write8(adapter, REG_SECCFG, 0x0c); + + #ifdef CONFIG_GTK_OL_DBG + /* if (gtk_keyindex != 5) */ + dump_sec_cam(RTW_DBGDUMP, adapter); + dump_sec_cam_cache(RTW_DBGDUMP, adapter); + #endif +} +#endif /*CONFIG_GTK_OL*/ + +static void rtw_dump_aoac_rpt(_adapter *adapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct aoac_report *paoac_rpt = &pwrctl->wowlan_aoac_rpt; + int i = 0; + + RTW_INFO_DUMP("[AOAC-RPT] IV -", paoac_rpt->iv, 8); + RTW_INFO_DUMP("[AOAC-RPT] Replay counter of EAPOL key - ", + paoac_rpt->replay_counter_eapol_key, 8); + RTW_INFO_DUMP("[AOAC-RPT] Group key - ", paoac_rpt->group_key, 32); + RTW_INFO("[AOAC-RPT] Key Index - %d\n", paoac_rpt->key_index); + RTW_INFO("[AOAC-RPT] Security Type - %d\n", paoac_rpt->security_type); + RTW_INFO("[AOAC-RPT] wow_pattern_idx - %d\n", + paoac_rpt->wow_pattern_idx); + RTW_INFO("[AOAC-RPT] version_info - %d\n", paoac_rpt->version_info); + RTW_INFO("[AOAC-RPT] rekey_ok - %d\n", paoac_rpt->rekey_ok); + RTW_INFO_DUMP("[AOAC-RPT] RX PTK IV-", paoac_rpt->rxptk_iv, 8); + RTW_INFO_DUMP("[AOAC-RPT] RX GTK[0] IV-", paoac_rpt->rxgtk_iv[0], 8); + RTW_INFO_DUMP("[AOAC-RPT] RX GTK[1] IV-", paoac_rpt->rxgtk_iv[1], 8); + RTW_INFO_DUMP("[AOAC-RPT] RX GTK[2] IV-", paoac_rpt->rxgtk_iv[2], 8); + RTW_INFO_DUMP("[AOAC-RPT] RX GTK[3] IV-", paoac_rpt->rxgtk_iv[3], 8); +} + +static void rtw_hal_get_aoac_rpt(_adapter *adapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct aoac_report *paoac_rpt = &pwrctl->wowlan_aoac_rpt; + u32 page_offset = 0, page_number = 0; + u32 page_size = 0, buf_size = 0; + u8 *buffer = NULL; + u8 i = 0, tmp = 0; + int ret = -1; + + /* read aoac report from rsvd page */ + page_offset = pwrctl->wowlan_aoac_rpt_loc; + page_number = 1; + + rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_SIZE, &page_size); + buf_size = page_size * page_number; + + buffer = rtw_zvmalloc(buf_size); + + if (buffer == NULL) { + RTW_ERR("%s buffer allocate failed size(%d)\n", + __func__, buf_size); + return; + } + + RTW_INFO("Get AOAC Report from rsvd page_offset:%d\n", page_offset); + + ret = rtw_hal_get_rsvd_page(adapter, page_offset, + page_number, buffer, buf_size); + + if (ret == _FALSE) { + RTW_ERR("%s get aoac report failed\n", __func__); + rtw_warn_on(1); + goto _exit; + } + + _rtw_memset(paoac_rpt, 0, sizeof(struct aoac_report)); + _rtw_memcpy(paoac_rpt, buffer, sizeof(struct aoac_report)); + + for (i = 0 ; i < 4 ; i++) { + tmp = paoac_rpt->replay_counter_eapol_key[i]; + paoac_rpt->replay_counter_eapol_key[i] = + paoac_rpt->replay_counter_eapol_key[7 - i]; + paoac_rpt->replay_counter_eapol_key[7 - i] = tmp; + } + + rtw_dump_aoac_rpt(adapter); + +_exit: + if (buffer) + rtw_vmfree(buffer, buf_size); +} + +static void rtw_hal_update_tx_iv(_adapter *adapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct aoac_report *paoac_rpt = &pwrctl->wowlan_aoac_rpt; + struct sta_info *psta; + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecpriv = &adapter->securitypriv; + + u16 val16 = 0; + u32 val32 = 0; + u64 txiv = 0; + u8 *pval = NULL; + + psta = rtw_get_stainfo(&adapter->stapriv, + get_my_bssid(&pmlmeinfo->network)); + + /* Update TX iv data. */ + pval = (u8 *)&paoac_rpt->iv; + + if (psecpriv->dot11PrivacyAlgrthm == _TKIP_) { + val16 = ((u16)(paoac_rpt->iv[2]) << 0) + + ((u16)(paoac_rpt->iv[0]) << 8); + val32 = ((u32)(paoac_rpt->iv[4]) << 0) + + ((u32)(paoac_rpt->iv[5]) << 8) + + ((u32)(paoac_rpt->iv[6]) << 16) + + ((u32)(paoac_rpt->iv[7]) << 24); + } else if (psecpriv->dot11PrivacyAlgrthm == _AES_) { + val16 = ((u16)(paoac_rpt->iv[0]) << 0) + + ((u16)(paoac_rpt->iv[1]) << 8); + val32 = ((u32)(paoac_rpt->iv[4]) << 0) + + ((u32)(paoac_rpt->iv[5]) << 8) + + ((u32)(paoac_rpt->iv[6]) << 16) + + ((u32)(paoac_rpt->iv[7]) << 24); + } + + if (psta) { + txiv = val16 + ((u64)val32 << 16); + if (txiv != 0) + psta->dot11txpn.val = txiv; + } +} + +static void rtw_hal_update_sw_security_info(_adapter *adapter) +{ + struct security_priv *psecpriv = &adapter->securitypriv; + u8 sz = sizeof (psecpriv->iv_seq); + + rtw_hal_update_tx_iv(adapter); +#ifdef CONFIG_GTK_OL + if (psecpriv->binstallKCK_KEK == _TRUE && + (psecpriv->ndisauthtype == Ndis802_11AuthModeWPA2PSK || _rtw_wow_chk_cap(adapter, WOW_CAP_TKIP_OL))) + rtw_hal_update_gtk_offload_info(adapter); +#else + _rtw_memset(psecpriv->iv_seq, 0, sz); +#endif +} +#ifdef CONFIG_CUSTOM_PULSE +static u8 rtw_hal_set_gpio_custom_cmd(_adapter *adapter, u8 enable) +{ + u8 H2CGpioCustomParm[H2C_GPIO_CUSTOM_LEN] = {0}; + u8 customid = 0x2, special_wakeup_reason = RX_MAGIC_PKT, custom_for_wakeup_reason=0x1; + u8 ret = _FAIL; + + RTW_INFO("%s(): enable = %d\n", __func__, enable); + + if(enable) { + SET_H2CCMD_CUSTOMERID(H2CGpioCustomParm, customid); + SET_H2CCMD_SPECIAL_WAKE_REASON(H2CGpioCustomParm, special_wakeup_reason); + SET_H2CCMD_CUSTOM_WAKE_REASON(H2CGpioCustomParm, custom_for_wakeup_reason); + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_GPIO_CUSTOM, + H2C_GPIO_CUSTOM_LEN, + H2CGpioCustomParm); + RTW_DBG("%s(): H2C_cmd=%x, cmd=%02x, %02x, %02x\n", __func__, H2C_GPIO_CUSTOM, + H2CGpioCustomParm[0], H2CGpioCustomParm[1], H2CGpioCustomParm[2]); + } + + return ret; +} +#endif /* CONFIG_CUSTOM_PULSE */ +static u8 rtw_hal_set_keep_alive_cmd(_adapter *adapter, u8 enable, u8 pkt_type) +{ + u8 u1H2CKeepAliveParm[H2C_KEEP_ALIVE_CTRL_LEN] = {0}; + u8 adopt = 1, check_period = 5; + u8 ret = _FAIL; + u8 hw_port = rtw_hal_get_port(adapter); + + SET_H2CCMD_KEEPALIVE_PARM_ENABLE(u1H2CKeepAliveParm, enable); + SET_H2CCMD_KEEPALIVE_PARM_ADOPT(u1H2CKeepAliveParm, adopt); + SET_H2CCMD_KEEPALIVE_PARM_PKT_TYPE(u1H2CKeepAliveParm, pkt_type); + SET_H2CCMD_KEEPALIVE_PARM_CHECK_PERIOD(u1H2CKeepAliveParm, check_period); +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + SET_H2CCMD_KEEPALIVE_PARM_PORT_NUM(u1H2CKeepAliveParm, hw_port); + RTW_INFO("%s(): enable = %d, port = %d\n", __func__, enable, hw_port); +#else + RTW_INFO("%s(): enable = %d\n", __func__, enable); +#endif + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_KEEP_ALIVE, + H2C_KEEP_ALIVE_CTRL_LEN, + u1H2CKeepAliveParm); + + return ret; +} + +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +static u8 rtw_hal_set_keep_alive_pattern_cmd(PADAPTER adapter, u8 enable) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + u8 u1H2CKeepAliveParm[H2C_KEEP_ALIVE_PATTERN_LEN] = {0}; + u8 ret = _FAIL; + int i; + + /* If keep alive pattern is set, FW will use pattern for keep alive action */ + if(enable == 0 || (pwrctl->wowlan_keep_alive_mode == wow_keep_alive_pattern_disable)) { + SET_H2CCMD_UDP_KEEP_ALIVE_EN(u1H2CKeepAliveParm, _FALSE); + SET_H2CCMD_UDP_KEEP_ALIVE_ACK_PATTERN_EN(u1H2CKeepAliveParm, _FALSE); + SET_H2CCMD_UDP_KEEP_ALIVE_WAKE_EN(u1H2CKeepAliveParm, _FALSE); + return ret; + } + /*step1:set keep alive period*/ + SET_H2CCMD_UDP_KEEP_ALIVE_PERIOD_LOW_BIT(u1H2CKeepAliveParm, pwrctl->wowlan_keep_alive_period & 0x00FF); + SET_H2CCMD_UDP_KEEP_ALIVE_PERIOD_HI_BIT(u1H2CKeepAliveParm, ((pwrctl->wowlan_keep_alive_period & 0xFF00)>> 8)); + + if (pwrctl->wowlan_keep_alive_mode == wow_keep_alive_pattern_tx) { + SET_H2CCMD_UDP_KEEP_ALIVE_EN(u1H2CKeepAliveParm, _TRUE); + SET_H2CCMD_UDP_KEEP_ALIVE_ACK_PATTERN_EN(u1H2CKeepAliveParm, _FALSE); + SET_H2CCMD_UDP_KEEP_ALIVE_WAKE_EN(u1H2CKeepAliveParm, _FALSE); + SET_H2CCMD_UDP_KEEP_ALIVE_PACKET_LOC(u1H2CKeepAliveParm, pwrctl->keep_alive_pattern_loc); + goto exit; + } + if (pwrctl->wowlan_keep_alive_mode == wow_keep_alive_pattern_trx) { + SET_H2CCMD_UDP_KEEP_ALIVE_EN(u1H2CKeepAliveParm, _TRUE); + SET_H2CCMD_UDP_KEEP_ALIVE_ACK_PATTERN_EN(u1H2CKeepAliveParm, _TRUE); + SET_H2CCMD_UDP_KEEP_ALIVE_WAKE_EN(u1H2CKeepAliveParm, _FALSE); + SET_H2CCMD_UDP_KEEP_ALIVE_PACKET_LOC(u1H2CKeepAliveParm, pwrctl->keep_alive_pattern_loc); + SET_H2CCMD_UDP_KEEP_ALIVE_ACK_PATTERN_idx(u1H2CKeepAliveParm, pwrctl->wowlan_keep_alive_ack_index); + SET_H2CCMD_UDP_KEEP_ALIVE_RETRY_INTERVAL(u1H2CKeepAliveParm, pwrctl->wowlan_keep_alive_retry_interval); + SET_H2CCMD_UDP_KEEP_ALIVE_RETRY_LIMIT(u1H2CKeepAliveParm, pwrctl->wowlan_keep_alive_retry_counter); + goto exit; + } + if (pwrctl->wowlan_keep_alive_mode == wow_keep_alive_pattern_trx_with_ack) { + SET_H2CCMD_UDP_KEEP_ALIVE_EN(u1H2CKeepAliveParm, _TRUE); + SET_H2CCMD_UDP_KEEP_ALIVE_ACK_PATTERN_EN(u1H2CKeepAliveParm, _TRUE); + SET_H2CCMD_UDP_KEEP_ALIVE_WAKE_EN(u1H2CKeepAliveParm, _TRUE); + SET_H2CCMD_UDP_KEEP_ALIVE_PACKET_LOC(u1H2CKeepAliveParm, pwrctl->keep_alive_pattern_loc); + SET_H2CCMD_UDP_KEEP_ALIVE_ACK_PATTERN_idx(u1H2CKeepAliveParm, pwrctl->wowlan_keep_alive_ack_index); + SET_H2CCMD_UDP_KEEP_ALIVE_WAKE_PATTERN_idx(u1H2CKeepAliveParm, pwrctl->wowlan_wake_pattern_index); + SET_H2CCMD_UDP_KEEP_ALIVE_RETRY_INTERVAL(u1H2CKeepAliveParm, pwrctl->wowlan_keep_alive_retry_interval); + SET_H2CCMD_UDP_KEEP_ALIVE_RETRY_LIMIT(u1H2CKeepAliveParm, pwrctl->wowlan_keep_alive_retry_counter); + goto exit; + } +exit: + for(i=0; iregistrypriv; + u8 hw_port = rtw_hal_get_port(adapter); + + SET_H2CCMD_DISCONDECISION_PARM_ENABLE(u1H2CDisconDecisionParm, enable); + SET_H2CCMD_DISCONDECISION_PARM_ADOPT(u1H2CDisconDecisionParm, adopt); + if (!(pregistry->wakeup_event & BIT(2))) + SET_H2CCMD_DISCONDECISION_PARM_DISCONNECT_EN(u1H2CDisconDecisionParm, adopt); + SET_H2CCMD_DISCONDECISION_PARM_CHECK_PERIOD(u1H2CDisconDecisionParm, check_period); + SET_H2CCMD_DISCONDECISION_PARM_TRY_PKT_NUM(u1H2CDisconDecisionParm, trypkt_num); +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + SET_H2CCMD_DISCONDECISION_PORT_NUM(u1H2CDisconDecisionParm, hw_port); + RTW_INFO("%s(): enable = %d, port = %d\n", __func__, enable, hw_port); +#else + RTW_INFO("%s(): enable = %d\n", __func__, enable); +#endif + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_DISCON_DECISION, + H2C_DISCON_DECISION_LEN, + u1H2CDisconDecisionParm); + return ret; +} + +static u8 rtw_hal_set_wowlan_ctrl_cmd(_adapter *adapter, u8 enable, u8 change_unit) +{ + struct registry_priv *registry_par = &adapter->registrypriv; + struct security_priv *psecpriv = &adapter->securitypriv; + struct pwrctrl_priv *ppwrpriv = adapter_to_pwrctl(adapter); + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + + u8 u1H2CWoWlanCtrlParm[H2C_WOWLAN_LEN] = {0}; + u8 discont_wake = 0, gpionum = 0, gpio_dur = 0, no_wake = 0; + u8 hw_unicast = 0, gpio_pulse_cnt = 0, gpio_pulse_en = 0; + u8 sdio_wakeup_enable = 1; + u8 gpio_high_active = 0; + u8 magic_pkt = 0; + u8 gpio_unit = 0; /*0: 64ns, 1: 8ms*/ + u8 ret = _FAIL; +#ifdef CONFIG_DIS_UPHY + u8 dis_uphy = 0, dis_uphy_unit = 0, dis_uphy_time = 0; +#endif /* CONFIG_DIS_UPHY */ + +#ifdef CONFIG_GPIO_WAKEUP + gpio_high_active = ppwrpriv->is_high_active; + gpionum = ppwrpriv->wowlan_gpio_index; + sdio_wakeup_enable = 0; +#endif /* CONFIG_GPIO_WAKEUP */ + + if(registry_par->suspend_type == FW_IPS_DISABLE_BBRF && + !check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + no_wake = 1; + + if (!ppwrpriv->wowlan_pno_enable && + registry_par->wakeup_event & BIT(0) && !no_wake) + magic_pkt = enable; + + if ((registry_par->wakeup_event & BIT(1)) && + (psecpriv->dot11PrivacyAlgrthm == _WEP40_ || + psecpriv->dot11PrivacyAlgrthm == _WEP104_) && !no_wake) + hw_unicast = 1; + + if (registry_par->wakeup_event & BIT(2) && !no_wake) + discont_wake = enable; + + RTW_INFO("%s(): enable=%d change_unit=%d\n", __func__, + enable, change_unit); + + /* time = (gpio_dur/2) * gpio_unit, default:256 ms */ + if (enable && change_unit) { + gpio_dur = 0x40; + gpio_unit = 1; + gpio_pulse_en = 1; + } + +#ifdef CONFIG_PLATFORM_ARM_RK3188 + if (enable) { + gpio_pulse_en = 1; + gpio_pulse_cnt = 0x04; + } +#endif + + SET_H2CCMD_WOWLAN_FUNC_ENABLE(u1H2CWoWlanCtrlParm, enable); + if(!no_wake) + SET_H2CCMD_WOWLAN_PATTERN_MATCH_ENABLE(u1H2CWoWlanCtrlParm, enable); + SET_H2CCMD_WOWLAN_MAGIC_PKT_ENABLE(u1H2CWoWlanCtrlParm, magic_pkt); + SET_H2CCMD_WOWLAN_UNICAST_PKT_ENABLE(u1H2CWoWlanCtrlParm, hw_unicast); + SET_H2CCMD_WOWLAN_ALL_PKT_DROP(u1H2CWoWlanCtrlParm, 0); + SET_H2CCMD_WOWLAN_GPIO_ACTIVE(u1H2CWoWlanCtrlParm, gpio_high_active); + +#ifdef CONFIG_GTK_OL + if (psecpriv->binstallKCK_KEK == _TRUE && + (psecpriv->ndisauthtype == Ndis802_11AuthModeWPA2PSK || _rtw_wow_chk_cap(adapter, WOW_CAP_TKIP_OL))) + SET_H2CCMD_WOWLAN_REKEY_WAKE_UP(u1H2CWoWlanCtrlParm, 0); + else + SET_H2CCMD_WOWLAN_REKEY_WAKE_UP(u1H2CWoWlanCtrlParm, 1); +#else + SET_H2CCMD_WOWLAN_REKEY_WAKE_UP(u1H2CWoWlanCtrlParm, enable); +#endif + SET_H2CCMD_WOWLAN_DISCONNECT_WAKE_UP(u1H2CWoWlanCtrlParm, discont_wake); + SET_H2CCMD_WOWLAN_GPIONUM(u1H2CWoWlanCtrlParm, gpionum); + SET_H2CCMD_WOWLAN_DATAPIN_WAKE_UP(u1H2CWoWlanCtrlParm, sdio_wakeup_enable); + + SET_H2CCMD_WOWLAN_GPIO_DURATION(u1H2CWoWlanCtrlParm, gpio_dur); + SET_H2CCMD_WOWLAN_CHANGE_UNIT(u1H2CWoWlanCtrlParm, gpio_unit); + + SET_H2CCMD_WOWLAN_GPIO_PULSE_EN(u1H2CWoWlanCtrlParm, gpio_pulse_en); + SET_H2CCMD_WOWLAN_GPIO_PULSE_COUNT(u1H2CWoWlanCtrlParm, gpio_pulse_cnt); + +#ifdef CONFIG_WAKEUP_GPIO_INPUT_MODE + if (enable) + SET_H2CCMD_WOWLAN_GPIO_INPUT_EN(u1H2CWoWlanCtrlParm, 1); +#endif + +#ifdef CONFIG_DIS_UPHY + if (enable) { + dis_uphy = 1; + /* time unit: 0 -> ms, 1 -> 256 ms*/ + dis_uphy_unit = 1; + dis_uphy_time = 0x4; + } + + SET_H2CCMD_WOWLAN_DISABLE_UPHY(u1H2CWoWlanCtrlParm, dis_uphy); + SET_H2CCMD_WOWLAN_UNIT_FOR_UPHY_DISABLE(u1H2CWoWlanCtrlParm, dis_uphy_unit); + SET_H2CCMD_WOWLAN_TIME_FOR_UPHY_DISABLE(u1H2CWoWlanCtrlParm, dis_uphy_time); + if (ppwrpriv->hst2dev_high_active == 1) + SET_H2CCMD_WOWLAN_RISE_HST2DEV(u1H2CWoWlanCtrlParm, 1); +#ifdef CONFIG_RTW_ONE_PIN_GPIO + SET_H2CCMD_WOWLAN_GPIO_INPUT_EN(u1H2CWoWlanCtrlParm, 1); + SET_H2CCMD_WOWLAN_DEV2HST_EN(u1H2CWoWlanCtrlParm, 1); + SET_H2CCMD_WOWLAN_HST2DEV_EN(u1H2CWoWlanCtrlParm, 0); +#else + SET_H2CCMD_WOWLAN_HST2DEV_EN(u1H2CWoWlanCtrlParm, 1); +#endif /* CONFIG_RTW_ONE_PIN_GPIO */ +#endif /* CONFIG_DIS_UPHY */ + + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_WOWLAN, + H2C_WOWLAN_LEN, + u1H2CWoWlanCtrlParm); + return ret; +} + +static u8 rtw_hal_set_remote_wake_ctrl_cmd(_adapter *adapter, u8 enable) +{ + struct security_priv *psecuritypriv = &(adapter->securitypriv); + struct pwrctrl_priv *ppwrpriv = adapter_to_pwrctl(adapter); + struct registry_priv *pregistrypriv = &adapter->registrypriv; + u8 u1H2CRemoteWakeCtrlParm[H2C_REMOTE_WAKE_CTRL_LEN] = {0}; + u8 ret = _FAIL, count = 0, no_wake = 0; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + + RTW_INFO("%s(): enable=%d\n", __func__, enable); + + if(pregistrypriv->suspend_type == FW_IPS_DISABLE_BBRF && + !check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + no_wake = 1; + if(no_wake) { + SET_H2CCMD_REMOTE_WAKECTRL_ENABLE( + u1H2CRemoteWakeCtrlParm, enable); + } else { + if (!ppwrpriv->wowlan_pno_enable) { + SET_H2CCMD_REMOTE_WAKECTRL_ENABLE( + u1H2CRemoteWakeCtrlParm, enable); + #ifdef CONFIG_GTK_OL + if (psecuritypriv->binstallKCK_KEK == _TRUE && + (psecuritypriv->ndisauthtype == Ndis802_11AuthModeWPA2PSK || _rtw_wow_chk_cap(adapter, WOW_CAP_TKIP_OL))) { + SET_H2CCMD_REMOTE_WAKE_CTRL_GTK_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, 1); + } else { + RTW_INFO("no kck kek\n"); + SET_H2CCMD_REMOTE_WAKE_CTRL_GTK_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, 0); + } + #endif /* CONFIG_GTK_OL */ + + #ifdef CONFIG_IPV6 + if (ppwrpriv->wowlan_ns_offload_en == _TRUE) { + RTW_INFO("enable NS offload\n"); + SET_H2CCMD_REMOTE_WAKE_CTRL_NDP_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, enable); + } + + /* + * filter NetBios name service pkt to avoid being waked-up + * by this kind of unicast pkt this exceptional modification + * is used for match competitor's behavior + */ + + SET_H2CCMD_REMOTE_WAKE_CTRL_NBNS_FILTER_EN( + u1H2CRemoteWakeCtrlParm, enable); + #endif /*CONFIG_IPV6*/ +#if 0 /* replaced by WOWLAN pattern match */ + #ifdef CONFIG_RTL8192F + if (IS_HARDWARE_TYPE_8192F(adapter)){ + SET_H2CCMD_REMOTE_WAKE_CTRL_FW_UNICAST_EN( + u1H2CRemoteWakeCtrlParm, enable); + } + #endif /* CONFIG_RTL8192F */ +#endif + if (psecuritypriv->dot11PrivacyAlgrthm == _TKIP_) { +#ifdef CONFIG_GTK_OL + if(_rtw_wow_chk_cap(adapter, WOW_CAP_TKIP_OL)) + SET_H2CCMD_REMOTE_WAKE_CTRL_TKIP_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, enable); +#endif /* CONFIG_GTK_OL */ + if (IS_HARDWARE_TYPE_8188E(adapter) || + IS_HARDWARE_TYPE_8812(adapter)) { + SET_H2CCMD_REMOTE_WAKE_CTRL_TKIP_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, 0); + } + } + + if (0) { + /* ARP wake up case */ + SET_H2CCMD_REMOTE_WAKE_CTRL_ARP_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, 1); + SET_H2CCMD_REMOTE_WAKE_CTRL_ARP_ACTION( + u1H2CRemoteWakeCtrlParm, 1); + } else if (pregistrypriv->wakeup_event) { + /* ARP no wake up case */ + if ((psecuritypriv->dot11PrivacyAlgrthm == _AES_) || + (psecuritypriv->dot11PrivacyAlgrthm == _NO_PRIVACY_)) { + SET_H2CCMD_REMOTE_WAKE_CTRL_ARP_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, 1); + } + #ifdef CONFIG_GTK_OL + else if (psecuritypriv->dot11PrivacyAlgrthm == _TKIP_ && + _rtw_wow_chk_cap(adapter, WOW_CAP_TKIP_OL)) { + SET_H2CCMD_REMOTE_WAKE_CTRL_ARP_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, 1); + } + #endif + } else { + /* ARP no wake up and no ARP response case */ + } + + SET_H2CCMD_REMOTE_WAKE_CTRL_FW_PARSING_UNTIL_WAKEUP( + u1H2CRemoteWakeCtrlParm, 1); + } + #ifdef CONFIG_PNO_SUPPORT + else { + SET_H2CCMD_REMOTE_WAKECTRL_ENABLE( + u1H2CRemoteWakeCtrlParm, enable); + SET_H2CCMD_REMOTE_WAKE_CTRL_NLO_OFFLOAD_EN( + u1H2CRemoteWakeCtrlParm, enable); + } + #endif + + #ifdef CONFIG_P2P_WOWLAN + if (_TRUE == ppwrpriv->wowlan_p2p_mode) { + RTW_INFO("P2P OFFLOAD ENABLE\n"); + SET_H2CCMD_REMOTE_WAKE_CTRL_P2P_OFFLAD_EN(u1H2CRemoteWakeCtrlParm, 1); + } else { + RTW_INFO("P2P OFFLOAD DISABLE\n"); + SET_H2CCMD_REMOTE_WAKE_CTRL_P2P_OFFLAD_EN(u1H2CRemoteWakeCtrlParm, 0); + } + #endif /* CONFIG_P2P_WOWLAN */ + } + + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_REMOTE_WAKE_CTRL, + H2C_REMOTE_WAKE_CTRL_LEN, + u1H2CRemoteWakeCtrlParm); + return ret; +} + +#ifdef CONFIG_WAR_OFFLOAD +static u8 rtw_hal_set_war_offload_ctrl_cmd(_adapter *adapter, u8 enable) +{ + struct pwrctrl_priv *ppwrpriv = adapter_to_pwrctl(adapter); + u8 u1H2CWarOffloadParm[H2C_WAR_OFFLOAD_LEN] = {0}; + u8 ret = _FAIL; + + RTW_INFO("%s(): enable=%d\n", __func__, enable); + + if (_TRUE == ppwrpriv->wowlan_war_offload_mode) { + SET_H2CCMD_WAR_CFG_EN(u1H2CWarOffloadParm, enable); + SET_H2CCMD_WAR_CFG_ARP_RSP_EN(u1H2CWarOffloadParm, 1); + +#ifdef CONFIG_OFFLOAD_MDNS_V4 + if (WAR_MDNS_V4_RSP_EN & ppwrpriv->wowlan_war_offload_ctrl) { + SET_H2CCMD_WAR_CFG_MDNSV4_RSP_EN(u1H2CWarOffloadParm, 1); + } + if (WAR_MDNS_V4_WAKEUP_EN& ppwrpriv->wowlan_war_offload_ctrl) { + SET_H2CCMD_WAR_CFG_MDNSV4_WAKE_EN(u1H2CWarOffloadParm, 1); + } +#endif /* CONFIG_OFFLOAD_MDNS_V4 */ + +#ifdef CONFIG_OFFLOAD_MDNS_V6 + if (WAR_MDNS_V6_RSP_EN & ppwrpriv->wowlan_war_offload_ctrl) { + SET_H2CCMD_WAR_CFG_MDNSV6_RSP_EN(u1H2CWarOffloadParm, 1); + } + if (WAR_MDNS_V6_WAKEUP_EN & ppwrpriv->wowlan_war_offload_ctrl) { + SET_H2CCMD_WAR_CFG_MDNSV6_WAKE_EN(u1H2CWarOffloadParm, 1); + } +#endif /* CONFIG_OFFLOAD_MDNS_V6 */ + + } + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_WAR_OFFLOAD, + H2C_WAR_OFFLOAD_LEN, + u1H2CWarOffloadParm); + return ret; +} + +static u8 rtw_hal_set_war_offload_parm(_adapter *adapter, PRSVDPAGE_LOC rsvdpageloc) +{ + struct pwrctrl_priv *ppwrpriv = adapter_to_pwrctl(adapter); + u8 u1H2CWarOfldParm[H2C_WAROFLD_RSVDPAGE1_LEN] = {0}; + u8 ret = _FAIL; + + SET_H2CCMD_WAROFLD_RSVDPAGE1_LOC_PARM(u1H2CWarOfldParm, rsvdpageloc->LocIpParm); + RTW_INFO("%s(): LocIpParm = %d\n", __func__, rsvdpageloc->LocIpParm); + + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_WAROFLD_RSVDPAGE1, + H2C_WAROFLD_RSVDPAGE1_LEN, + u1H2CWarOfldParm); + + return ret; +} +#endif /* CONFIG_WAR_OFFLOAD */ + + + +static u8 rtw_hal_set_global_info_cmd(_adapter *adapter, u8 group_alg, u8 pairwise_alg) +{ + u8 ret = _FAIL; + u8 u1H2CAOACGlobalInfoParm[H2C_AOAC_GLOBAL_INFO_LEN] = {0}; + + RTW_INFO("%s(): group_alg=%d pairwise_alg=%d\n", + __func__, group_alg, pairwise_alg); + SET_H2CCMD_AOAC_GLOBAL_INFO_PAIRWISE_ENC_ALG(u1H2CAOACGlobalInfoParm, + pairwise_alg); + SET_H2CCMD_AOAC_GLOBAL_INFO_GROUP_ENC_ALG(u1H2CAOACGlobalInfoParm, + group_alg); + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_AOAC_GLOBAL_INFO, + H2C_AOAC_GLOBAL_INFO_LEN, + u1H2CAOACGlobalInfoParm); + + return ret; +} + +#ifdef CONFIG_PNO_SUPPORT +static u8 rtw_hal_set_scan_offload_info_cmd(_adapter *adapter, + PRSVDPAGE_LOC rsvdpageloc, u8 enable) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + u8 u1H2CScanOffloadInfoParm[H2C_SCAN_OFFLOAD_CTRL_LEN] = {0}; + u8 res = 0, count = 0, ret = _FAIL; + + RTW_INFO("%s: loc_probe_packet:%d, loc_scan_info: %d loc_ssid_info:%d\n", + __func__, rsvdpageloc->LocProbePacket, + rsvdpageloc->LocScanInfo, rsvdpageloc->LocSSIDInfo); + + SET_H2CCMD_AOAC_NLO_FUN_EN(u1H2CScanOffloadInfoParm, enable); + SET_H2CCMD_AOAC_NLO_IPS_EN(u1H2CScanOffloadInfoParm, enable); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_SCAN_INFO(u1H2CScanOffloadInfoParm, + rsvdpageloc->LocScanInfo); + SET_H2CCMD_AOAC_RSVDPAGE_LOC_PROBE_PACKET(u1H2CScanOffloadInfoParm, + rsvdpageloc->LocProbePacket); + /* + SET_H2CCMD_AOAC_RSVDPAGE_LOC_SSID_INFO(u1H2CScanOffloadInfoParm, + rsvdpageloc->LocSSIDInfo); + */ + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_D0_SCAN_OFFLOAD_INFO, + H2C_SCAN_OFFLOAD_CTRL_LEN, + u1H2CScanOffloadInfoParm); + return ret; +} +#endif /* CONFIG_PNO_SUPPORT */ + +void rtw_hal_set_fw_wow_related_cmd(_adapter *padapter, u8 enable) +{ + struct security_priv *psecpriv = &padapter->securitypriv; + struct pwrctrl_priv *ppwrpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct registry_priv *pregistry = &padapter->registrypriv; + u8 pkt_type = 0, no_wake = 0; + + if(pregistry->suspend_type == FW_IPS_DISABLE_BBRF && + !check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + no_wake = 1; + + RTW_PRINT("+%s()+: enable=%d\n", __func__, enable); + + rtw_hal_set_wowlan_ctrl_cmd(padapter, enable, _FALSE); + + if (enable) { + if(!no_wake) + rtw_hal_set_global_info_cmd(padapter, + psecpriv->dot118021XGrpPrivacy, + psecpriv->dot11PrivacyAlgrthm); + + if (!(ppwrpriv->wowlan_pno_enable)) { + if (!no_wake) + rtw_hal_set_disconnect_decision_cmd(padapter, + enable); +#ifdef CONFIG_ARP_KEEP_ALIVE + if ((psecpriv->dot11PrivacyAlgrthm == _WEP40_) || + (psecpriv->dot11PrivacyAlgrthm == _WEP104_)) + pkt_type = 0; + else + pkt_type = 1; +#else + pkt_type = 0; +#endif /* CONFIG_ARP_KEEP_ALIVE */ + if(!no_wake) { + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + rtw_hal_set_keep_alive_pattern_cmd(padapter,enable); + #endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + rtw_hal_set_keep_alive_cmd(padapter, enable, pkt_type); + } + } +#ifdef CONFIG_PNO_SUPPORT + rtw_hal_check_pno_enabled(padapter); +#endif /* CONFIG_PNO_SUPPORT */ +#ifdef CONFIG_WAR_OFFLOAD + rtw_hal_set_war_offload_ctrl_cmd(padapter, enable); +#endif /* CONFIG_WAR_OFFLOAD */ + + } else { +#if 0 + { + u32 PageSize = 0; + rtw_hal_get_def_var(padapter, HAL_DEF_TX_PAGE_SIZE, (u8 *)&PageSize); + dump_TX_FIFO(padapter, 4, PageSize); + } +#endif + } +#ifdef CONFIG_CUSTOM_PULSE + rtw_hal_set_gpio_custom_cmd(padapter, enable); +#endif /* CONFIG_CUSTOM_PULSE */ + rtw_hal_set_remote_wake_ctrl_cmd(padapter, enable); + RTW_PRINT("-%s()-\n", __func__); +} +#endif /* CONFIG_WOWLAN */ + +#ifdef CONFIG_AP_WOWLAN +static u8 rtw_hal_set_ap_wowlan_ctrl_cmd(_adapter *adapter, u8 enable) +{ + struct pwrctrl_priv *ppwrpriv = adapter_to_pwrctl(adapter); + + u8 u1H2CAPWoWlanCtrlParm[H2C_AP_WOW_GPIO_CTRL_LEN] = {0}; + u8 gpionum = 0, gpio_dur = 0; + u8 gpio_pulse = enable; + u8 sdio_wakeup_enable = 1; + u8 gpio_high_active = 0; + u8 ret = _FAIL; + +#ifdef CONFIG_GPIO_WAKEUP + gpio_high_active = ppwrpriv->is_high_active; + gpionum = ppwrpriv->wowlan_gpio_index; + sdio_wakeup_enable = 0; +#endif /*CONFIG_GPIO_WAKEUP*/ + + RTW_INFO("%s(): enable=%d\n", __func__, enable); + + SET_H2CCMD_AP_WOW_GPIO_CTRL_INDEX(u1H2CAPWoWlanCtrlParm, + gpionum); + SET_H2CCMD_AP_WOW_GPIO_CTRL_PLUS(u1H2CAPWoWlanCtrlParm, + gpio_pulse); + SET_H2CCMD_AP_WOW_GPIO_CTRL_HIGH_ACTIVE(u1H2CAPWoWlanCtrlParm, + gpio_high_active); + SET_H2CCMD_AP_WOW_GPIO_CTRL_EN(u1H2CAPWoWlanCtrlParm, + enable); + SET_H2CCMD_AP_WOW_GPIO_CTRL_DURATION(u1H2CAPWoWlanCtrlParm, + gpio_dur); + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_AP_WOW_GPIO_CTRL, + H2C_AP_WOW_GPIO_CTRL_LEN, + u1H2CAPWoWlanCtrlParm); + + return ret; +} + +static u8 rtw_hal_set_ap_offload_ctrl_cmd(_adapter *adapter, u8 enable) +{ + u8 u1H2CAPOffloadCtrlParm[H2C_WOWLAN_LEN] = {0}; + u8 ret = _FAIL; + + RTW_INFO("%s(): bFuncEn=%d\n", __func__, enable); + + SET_H2CCMD_AP_WOWLAN_EN(u1H2CAPOffloadCtrlParm, enable); + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_AP_OFFLOAD, + H2C_AP_OFFLOAD_LEN, + u1H2CAPOffloadCtrlParm); + + return ret; +} + +static u8 rtw_hal_set_ap_ps_cmd(_adapter *adapter, u8 enable) +{ + u8 ap_ps_parm[H2C_AP_PS_LEN] = {0}; + u8 ret = _FAIL; + + RTW_INFO("%s(): enable=%d\n" , __func__ , enable); + + SET_H2CCMD_AP_WOW_PS_EN(ap_ps_parm, enable); +#ifndef CONFIG_USB_HCI + SET_H2CCMD_AP_WOW_PS_32K_EN(ap_ps_parm, enable); +#endif /*CONFIG_USB_HCI*/ + SET_H2CCMD_AP_WOW_PS_RF(ap_ps_parm, enable); + + if (enable) + SET_H2CCMD_AP_WOW_PS_DURATION(ap_ps_parm, 0x32); + else + SET_H2CCMD_AP_WOW_PS_DURATION(ap_ps_parm, 0x0); + + ret = rtw_hal_fill_h2c_cmd(adapter, H2C_SAP_PS_, + H2C_AP_PS_LEN, ap_ps_parm); + + return ret; +} + +static void rtw_hal_set_ap_rsvdpage_loc_cmd(PADAPTER padapter, + PRSVDPAGE_LOC rsvdpageloc) +{ + struct hal_ops *pHalFunc = &padapter->hal_func; + u8 rsvdparm[H2C_AOAC_RSVDPAGE_LOC_LEN] = {0}; + u8 ret = _FAIL, header = 0; + + if (pHalFunc->fill_h2c_cmd == NULL) { + RTW_INFO("%s: Please hook fill_h2c_cmd first!\n", __func__); + return; + } + + header = rtw_read8(padapter, REG_BCNQ_BDNY); + + RTW_INFO("%s: beacon: %d, probeRsp: %d, header:0x%02x\n", __func__, + rsvdpageloc->LocApOffloadBCN, + rsvdpageloc->LocProbeRsp, + header); + + SET_H2CCMD_AP_WOWLAN_RSVDPAGE_LOC_BCN(rsvdparm, + rsvdpageloc->LocApOffloadBCN + header); + + ret = rtw_hal_fill_h2c_cmd(padapter, H2C_BCN_RSVDPAGE, + H2C_BCN_RSVDPAGE_LEN, rsvdparm); + + if (ret == _FAIL) + RTW_INFO("%s: H2C_BCN_RSVDPAGE cmd fail\n", __func__); + + rtw_msleep_os(10); + + _rtw_memset(&rsvdparm, 0, sizeof(rsvdparm)); + + SET_H2CCMD_AP_WOWLAN_RSVDPAGE_LOC_ProbeRsp(rsvdparm, + rsvdpageloc->LocProbeRsp + header); + + ret = rtw_hal_fill_h2c_cmd(padapter, H2C_PROBERSP_RSVDPAGE, + H2C_PROBERSP_RSVDPAGE_LEN, rsvdparm); + + if (ret == _FAIL) + RTW_INFO("%s: H2C_PROBERSP_RSVDPAGE cmd fail\n", __func__); + + rtw_msleep_os(10); +} + +static void rtw_hal_set_fw_ap_wow_related_cmd(_adapter *padapter, u8 enable) +{ + rtw_hal_set_ap_offload_ctrl_cmd(padapter, enable); + rtw_hal_set_ap_wowlan_ctrl_cmd(padapter, enable); + rtw_hal_set_ap_ps_cmd(padapter, enable); +} + +static void rtw_hal_ap_wow_enable(_adapter *padapter) +{ + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct sta_info *psta = NULL; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); +#ifdef DBG_CHECK_FW_PS_STATE + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; +#endif /*DBG_CHECK_FW_PS_STATE*/ + int res; + u16 media_status_rpt; +#ifdef CONFIG_GPIO_WAKEUP + u8 val8 = 0; +#endif + + RTW_INFO("%s, WOWLAN_AP_ENABLE\n", __func__); +#ifdef DBG_CHECK_FW_PS_STATE + if (rtw_fw_ps_state(padapter) == _FAIL) { + pdbgpriv->dbg_enwow_dload_fw_fail_cnt++; + RTW_PRINT("wowlan enable no leave 32k\n"); + } +#endif /*DBG_CHECK_FW_PS_STATE*/ + + /* 1. Download WOWLAN FW*/ + rtw_hal_fw_dl(padapter, _TRUE); + + media_status_rpt = RT_MEDIA_CONNECT; + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_JOINBSSRPT, + (u8 *)&media_status_rpt); + + issue_beacon(padapter, 0); + + rtw_msleep_os(2); + #if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(padapter)) + rtw_hal_disable_tx_report(padapter); + #endif + /* RX DMA stop */ + res = rtw_hal_pause_rx_dma(padapter); + if (res == _FAIL) + RTW_PRINT("[WARNING] pause RX DMA fail\n"); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + /* Enable CPWM2 only. */ + res = rtw_hal_enable_cpwm2(padapter); + if (res == _FAIL) + RTW_PRINT("[WARNING] enable cpwm2 fail\n"); +#endif + +#ifdef CONFIG_GPIO_WAKEUP +#ifdef CONFIG_RTW_ONE_PIN_GPIO + rtw_hal_switch_gpio_wl_ctrl(padapter, pwrpriv->wowlan_gpio_index, _TRUE); + rtw_hal_set_input_gpio(padapter, pwrpriv->wowlan_gpio_index); +#else +#ifdef CONFIG_WAKEUP_GPIO_INPUT_MODE + if (pwrctrlpriv->is_high_active == 0) + rtw_hal_set_input_gpio(padapter, pwrpriv->wowlan_gpio_index); + else + rtw_hal_set_output_gpio(padapter, pwrpriv->wowlan_gpio_index, + GPIO_OUTPUT_LOW); +#else + val8 = (pwrpriv->is_high_active == 0) ? 1 : 0; + rtw_hal_set_output_gpio(padapter, pwrpriv->wowlan_gpio_index, val8); + rtw_hal_switch_gpio_wl_ctrl(padapter, pwrpriv->wowlan_gpio_index, _TRUE); + RTW_INFO("%s: set GPIO_%d to OUTPUT %s state in ap wow suspend and %s_ACTIVE.\n", + __func__, pwrpriv->wowlan_gpio_index, + pwrpriv->wowlan_gpio_output_state ? "HIGH" : "LOW", + pwrpriv->is_high_active ? "HIGI" : "LOW"); +#endif /* CONFIG_WAKEUP_GPIO_INPUT_MODE */ +#endif /* CONFIG_RTW_ONE_PIN_GPIO */ +#endif /* CONFIG_GPIO_WAKEUP */ + + /* 5. Set Enable WOWLAN H2C command. */ + RTW_PRINT("Set Enable AP WOWLan cmd\n"); + rtw_hal_set_fw_ap_wow_related_cmd(padapter, 1); + + rtw_write8(padapter, REG_MCUTST_WOWLAN, 0); +#ifdef CONFIG_USB_HCI + rtw_mi_intf_stop(padapter); +#endif +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + /* Invoid SE0 reset signal during suspending*/ + rtw_write8(padapter, REG_RSV_CTRL, 0x20); + if (IS_8188F(pHalData->version_id) == FALSE + && IS_8188GTV(pHalData->version_id) == FALSE) + rtw_write8(padapter, REG_RSV_CTRL, 0x60); +#endif +} + +static void rtw_hal_ap_wow_disable(_adapter *padapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); +#ifdef DBG_CHECK_FW_PS_STATE + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; +#endif /*DBG_CHECK_FW_PS_STATE*/ + u16 media_status_rpt; + + RTW_INFO("%s, WOWLAN_AP_DISABLE\n", __func__); + /* 1. Read wakeup reason*/ + pwrctl->wowlan_wake_reason = rtw_read8(padapter, REG_MCUTST_WOWLAN); + + RTW_PRINT("wakeup_reason: 0x%02x\n", + pwrctl->wowlan_wake_reason); + + rtw_hal_set_fw_ap_wow_related_cmd(padapter, 0); + + rtw_msleep_os(2); +#ifdef DBG_CHECK_FW_PS_STATE + if (rtw_fw_ps_state(padapter) == _FAIL) { + pdbgpriv->dbg_diswow_dload_fw_fail_cnt++; + RTW_PRINT("wowlan enable no leave 32k\n"); + } +#endif /*DBG_CHECK_FW_PS_STATE*/ + + #if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(padapter)) + rtw_hal_enable_tx_report(padapter); + #endif + + rtw_hal_force_enable_rxdma(padapter); + + rtw_hal_fw_dl(padapter, _FALSE); + +#ifdef CONFIG_GPIO_WAKEUP +#ifdef CONFIG_RTW_ONE_PIN_GPIO + rtw_hal_set_input_gpio(padapter, pwrctl->wowlan_gpio_index); +#else +#ifdef CONFIG_WAKEUP_GPIO_INPUT_MODE + if (pwrctl->is_high_active == 0) + rtw_hal_set_input_gpio(padapter, pwrctl->wowlan_gpio_index); + else + rtw_hal_set_output_gpio(padapter, pwrctl->wowlan_gpio_index + , GPIO_OUTPUT_LOW); +#else + rtw_hal_set_output_gpio(padapter, pwrctl->wowlan_gpio_index, + pwrctl->wowlan_gpio_output_state); + RTW_INFO("%s: set GPIO_%d to OUTPUT %s state in ap wow resume and %s_ACTIVE.\n", + __func__, pwrctl->wowlan_gpio_index, + pwrctl->wowlan_gpio_output_state ? "HIGH" : "LOW", + pwrctl->is_high_active ? "HIGI" : "LOW"); +#endif /*CONFIG_WAKEUP_GPIO_INPUT_MODE*/ +#endif /* CONFIG_RTW_ONE_PIN_GPIO */ +#endif /* CONFIG_GPIO_WAKEUP */ + media_status_rpt = RT_MEDIA_CONNECT; + + rtw_hal_set_hwreg(padapter, HW_VAR_H2C_FW_JOINBSSRPT, + (u8 *)&media_status_rpt); + + issue_beacon(padapter, 0); +} +#endif /*CONFIG_AP_WOWLAN*/ + +#ifdef CONFIG_P2P_WOWLAN +static int update_hidden_ssid(u8 *ies, u32 ies_len, u8 hidden_ssid_mode) +{ + u8 *ssid_ie; + sint ssid_len_ori; + int len_diff = 0; + + ssid_ie = rtw_get_ie(ies, WLAN_EID_SSID, &ssid_len_ori, ies_len); + + /* RTW_INFO("%s hidden_ssid_mode:%u, ssid_ie:%p, ssid_len_ori:%d\n", __FUNCTION__, hidden_ssid_mode, ssid_ie, ssid_len_ori); */ + + if (ssid_ie && ssid_len_ori > 0) { + switch (hidden_ssid_mode) { + case 1: { + u8 *next_ie = ssid_ie + 2 + ssid_len_ori; + u32 remain_len = 0; + + remain_len = ies_len - (next_ie - ies); + + ssid_ie[1] = 0; + _rtw_memcpy(ssid_ie + 2, next_ie, remain_len); + len_diff -= ssid_len_ori; + + break; + } + case 2: + _rtw_memset(&ssid_ie[2], 0, ssid_len_ori); + break; + default: + break; + } + } + + return len_diff; +} + +static void rtw_hal_construct_P2PBeacon(_adapter *padapter, u8 *pframe, u32 *pLength) +{ + /* struct xmit_frame *pmgntframe; */ + /* struct pkt_attrib *pattrib; */ + /* unsigned char *pframe; */ + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned int rate_len; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + u32 pktlen; + /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + /* _irqL irqL; + * struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + * #endif */ /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + + /* for debug */ + u8 *dbgbuf = pframe; + u8 dbgbufLen = 0, index = 0; + + RTW_INFO("%s\n", __FUNCTION__); + /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + /* _enter_critical_bh(&pmlmepriv->bcn_update_lock, &irqL); + * #endif */ /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(cur_network), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0/*pmlmeext->mgnt_seq*/); + /* pmlmeext->mgnt_seq++; */ + set_frame_sub_type(pframe, WIFI_BEACON); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + if ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) { + /* RTW_INFO("ie len=%d\n", cur_network->IELength); */ +#ifdef CONFIG_P2P + /* for P2P : Primary Device Type & Device Name */ + u32 wpsielen = 0, insert_len = 0; + u8 *wpsie = NULL; + wpsie = rtw_get_wps_ie(cur_network->IEs + _FIXED_IE_LENGTH_, cur_network->IELength - _FIXED_IE_LENGTH_, NULL, &wpsielen); + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO) && wpsie && wpsielen > 0) { + uint wps_offset, remainder_ielen; + u8 *premainder_ie, *pframe_wscie; + + wps_offset = (uint)(wpsie - cur_network->IEs); + + premainder_ie = wpsie + wpsielen; + + remainder_ielen = cur_network->IELength - wps_offset - wpsielen; + +#ifdef CONFIG_IOCTL_CFG80211 + if (pwdinfo->driver_interface == DRIVER_CFG80211) { + if (pmlmepriv->wps_beacon_ie && pmlmepriv->wps_beacon_ie_len > 0) { + _rtw_memcpy(pframe, cur_network->IEs, wps_offset); + pframe += wps_offset; + pktlen += wps_offset; + + _rtw_memcpy(pframe, pmlmepriv->wps_beacon_ie, pmlmepriv->wps_beacon_ie_len); + pframe += pmlmepriv->wps_beacon_ie_len; + pktlen += pmlmepriv->wps_beacon_ie_len; + + /* copy remainder_ie to pframe */ + _rtw_memcpy(pframe, premainder_ie, remainder_ielen); + pframe += remainder_ielen; + pktlen += remainder_ielen; + } else { + _rtw_memcpy(pframe, cur_network->IEs, cur_network->IELength); + pframe += cur_network->IELength; + pktlen += cur_network->IELength; + } + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + pframe_wscie = pframe + wps_offset; + _rtw_memcpy(pframe, cur_network->IEs, wps_offset + wpsielen); + pframe += (wps_offset + wpsielen); + pktlen += (wps_offset + wpsielen); + + /* now pframe is end of wsc ie, insert Primary Device Type & Device Name */ + /* Primary Device Type */ + /* Type: */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(WPS_ATTR_PRIMARY_DEV_TYPE); + insert_len += 2; + + /* Length: */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(0x0008); + insert_len += 2; + + /* Value: */ + /* Category ID */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + insert_len += 2; + + /* OUI */ + *(u32 *)(pframe + insert_len) = cpu_to_be32(WPSOUI); + insert_len += 4; + + /* Sub Category ID */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + insert_len += 2; + + + /* Device Name */ + /* Type: */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + insert_len += 2; + + /* Length: */ + *(u16 *)(pframe + insert_len) = cpu_to_be16(pwdinfo->device_name_len); + insert_len += 2; + + /* Value: */ + _rtw_memcpy(pframe + insert_len, pwdinfo->device_name, pwdinfo->device_name_len); + insert_len += pwdinfo->device_name_len; + + + /* update wsc ie length */ + *(pframe_wscie + 1) = (wpsielen - 2) + insert_len; + + /* pframe move to end */ + pframe += insert_len; + pktlen += insert_len; + + /* copy remainder_ie to pframe */ + _rtw_memcpy(pframe, premainder_ie, remainder_ielen); + pframe += remainder_ielen; + pktlen += remainder_ielen; + } + } else +#endif /* CONFIG_P2P */ + { + int len_diff; + _rtw_memcpy(pframe, cur_network->IEs, cur_network->IELength); + len_diff = update_hidden_ssid( + pframe + _BEACON_IE_OFFSET_ + , cur_network->IELength - _BEACON_IE_OFFSET_ + , pmlmeinfo->hidden_ssid_mode + ); + pframe += (cur_network->IELength + len_diff); + pktlen += (cur_network->IELength + len_diff); + } +#if 0 + { + u8 *wps_ie; + uint wps_ielen; + u8 sr = 0; + wps_ie = rtw_get_wps_ie(pmgntframe->buf_addr + TXDESC_OFFSET + sizeof(struct rtw_ieee80211_hdr_3addr) + _BEACON_IE_OFFSET_, + pattrib->pktlen - sizeof(struct rtw_ieee80211_hdr_3addr) - _BEACON_IE_OFFSET_, NULL, &wps_ielen); + if (wps_ie && wps_ielen > 0) + rtw_get_wps_attr_content(wps_ie, wps_ielen, WPS_ATTR_SELECTED_REGISTRAR, (u8 *)(&sr), NULL); + if (sr != 0) + set_fwstate(pmlmepriv, WIFI_UNDER_WPS); + else + _clr_fwstate_(pmlmepriv, WIFI_UNDER_WPS); + } +#endif +#ifdef CONFIG_P2P + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + u32 len; +#ifdef CONFIG_IOCTL_CFG80211 + if (pwdinfo->driver_interface == DRIVER_CFG80211) { + len = pmlmepriv->p2p_beacon_ie_len; + if (pmlmepriv->p2p_beacon_ie && len > 0) + _rtw_memcpy(pframe, pmlmepriv->p2p_beacon_ie, len); + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + len = build_beacon_p2p_ie(pwdinfo, pframe); + } + + pframe += len; + pktlen += len; + + #ifdef CONFIG_WFD + len = rtw_append_beacon_wfd_ie(padapter, pframe); + pframe += len; + pktlen += len; + #endif + + } +#endif /* CONFIG_P2P */ + + goto _issue_bcn; + + } + + /* below for ad-hoc mode */ + + /* timestamp will be inserted by hardware */ + pframe += 8; + pktlen += 8; + + /* beacon interval: 2 bytes */ + + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_beacon_interval_from_ie(cur_network->IEs)), 2); + + pframe += 2; + pktlen += 2; + + /* capability info: 2 bytes */ + + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_capability_from_ie(cur_network->IEs)), 2); + + pframe += 2; + pktlen += 2; + + /* SSID */ + pframe = rtw_set_ie(pframe, _SSID_IE_, cur_network->Ssid.SsidLength, cur_network->Ssid.Ssid, &pktlen); + + /* supported rates... */ + rate_len = rtw_get_rateset_len(cur_network->SupportedRates); + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, ((rate_len > 8) ? 8 : rate_len), cur_network->SupportedRates, &pktlen); + + /* DS parameter set */ + pframe = rtw_set_ie(pframe, _DSSET_IE_, 1, (unsigned char *)&(cur_network->Configuration.DSConfig), &pktlen); + + /* if( (pmlmeinfo->state&0x03) == WIFI_FW_ADHOC_STATE) */ + { + u8 erpinfo = 0; + u32 ATIMWindow; + /* IBSS Parameter Set... */ + /* ATIMWindow = cur->Configuration.ATIMWindow; */ + ATIMWindow = 0; + pframe = rtw_set_ie(pframe, _IBSS_PARA_IE_, 2, (unsigned char *)(&ATIMWindow), &pktlen); + + /* ERP IE */ + pframe = rtw_set_ie(pframe, _ERPINFO_IE_, 1, &erpinfo, &pktlen); + } + + + /* EXTERNDED SUPPORTED RATE */ + if (rate_len > 8) + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_, (rate_len - 8), (cur_network->SupportedRates + 8), &pktlen); + + + /* todo:HT for adhoc */ + +_issue_bcn: + + /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + /* pmlmepriv->update_bcn = _FALSE; + * + * _exit_critical_bh(&pmlmepriv->bcn_update_lock, &irqL); + * #endif */ /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + + *pLength = pktlen; +#if 0 + /* printf dbg msg */ + dbgbufLen = pktlen; + RTW_INFO("======> DBG MSG FOR CONSTRAUCT P2P BEACON\n"); + + for (index = 0; index < dbgbufLen; index++) + printk("%x ", *(dbgbuf + index)); + + printk("\n"); + RTW_INFO("<====== DBG MSG FOR CONSTRAUCT P2P BEACON\n"); + +#endif +} + +static void rtw_hal_construct_P2PProbeRsp(_adapter *padapter, u8 *pframe, u32 *pLength) +{ + /* struct xmit_frame *pmgntframe; */ + /* struct pkt_attrib *pattrib; */ + /* unsigned char *pframe; */ + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + unsigned char *mac; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + /* WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); */ + u16 beacon_interval = 100; + u16 capInfo = 0; + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 wpsie[255] = { 0x00 }; + u32 wpsielen = 0, p2pielen = 0; + u32 pktlen; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + /* for debug */ + u8 *dbgbuf = pframe; + u8 dbgbufLen = 0, index = 0; + + RTW_INFO("%s\n", __FUNCTION__); + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + mac = adapter_mac_addr(padapter); + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + /* DA filled by FW */ + _rtw_memset(pwlanhdr->addr1, 0, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, mac, ETH_ALEN); + + /* Use the device address for BSSID field. */ + _rtw_memcpy(pwlanhdr->addr3, mac, ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_frame_sub_type(fctrl, WIFI_PROBERSP); + + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + pframe += pktlen; + + + /* timestamp will be inserted by hardware */ + pframe += 8; + pktlen += 8; + + /* beacon interval: 2 bytes */ + _rtw_memcpy(pframe, (unsigned char *) &beacon_interval, 2); + pframe += 2; + pktlen += 2; + + /* capability info: 2 bytes */ + /* ESS and IBSS bits must be 0 (defined in the 3.1.2.1.1 of WiFi Direct Spec) */ + capInfo |= cap_ShortPremble; + capInfo |= cap_ShortSlot; + + _rtw_memcpy(pframe, (unsigned char *) &capInfo, 2); + pframe += 2; + pktlen += 2; + + + /* SSID */ + pframe = rtw_set_ie(pframe, _SSID_IE_, 7, pwdinfo->p2p_wildcard_ssid, &pktlen); + + /* supported rates... */ + /* Use the OFDM rate in the P2P probe response frame. ( 6(B), 9(B), 12, 18, 24, 36, 48, 54 ) */ + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, 8, pwdinfo->support_rate, &pktlen); + + /* DS parameter set */ + pframe = rtw_set_ie(pframe, _DSSET_IE_, 1, (unsigned char *)&pwdinfo->listen_channel, &pktlen); + +#ifdef CONFIG_IOCTL_CFG80211 + if (pwdinfo->driver_interface == DRIVER_CFG80211) { + if (pmlmepriv->wps_probe_resp_ie != NULL && pmlmepriv->p2p_probe_resp_ie != NULL) { + /* WPS IE */ + _rtw_memcpy(pframe, pmlmepriv->wps_probe_resp_ie, pmlmepriv->wps_probe_resp_ie_len); + pktlen += pmlmepriv->wps_probe_resp_ie_len; + pframe += pmlmepriv->wps_probe_resp_ie_len; + + /* P2P IE */ + _rtw_memcpy(pframe, pmlmepriv->p2p_probe_resp_ie, pmlmepriv->p2p_probe_resp_ie_len); + pktlen += pmlmepriv->p2p_probe_resp_ie_len; + pframe += pmlmepriv->p2p_probe_resp_ie_len; + } + } else +#endif /* CONFIG_IOCTL_CFG80211 */ + { + + /* Todo: WPS IE */ + /* Noted by Albert 20100907 */ + /* According to the WPS specification, all the WPS attribute is presented by Big Endian. */ + + wpsielen = 0; + /* WPS OUI */ + *(u32 *)(wpsie) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ + + /* WiFi Simple Config State */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_SIMPLE_CONF_STATE); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_WSC_STATE_NOT_CONFIG; /* Not Configured. */ + + /* Response Type */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_RESP_TYPE); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_RESPONSE_TYPE_8021X; + + /* UUID-E */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_UUID_E); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0010); + wpsielen += 2; + + /* Value: */ + if (pwdinfo->external_uuid == 0) { + _rtw_memset(wpsie + wpsielen, 0x0, 16); + _rtw_memcpy(wpsie + wpsielen, mac, ETH_ALEN); + } else + _rtw_memcpy(wpsie + wpsielen, pwdinfo->uuid, 0x10); + wpsielen += 0x10; + + /* Manufacturer */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_MANUFACTURER); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0007); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, "Realtek", 7); + wpsielen += 7; + + /* Model Name */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_MODEL_NAME); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0006); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, "8192CU", 6); + wpsielen += 6; + + /* Model Number */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_MODEL_NUMBER); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = 0x31; /* character 1 */ + + /* Serial Number */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_SERIAL_NUMBER); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(ETH_ALEN); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, "123456" , ETH_ALEN); + wpsielen += ETH_ALEN; + + /* Primary Device Type */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_PRIMARY_DEV_TYPE); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0008); + wpsielen += 2; + + /* Value: */ + /* Category ID */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + wpsielen += 2; + + /* OUI */ + *(u32 *)(wpsie + wpsielen) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* Sub Category ID */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + wpsielen += 2; + + /* Device Name */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(pwdinfo->device_name_len); + wpsielen += 2; + + /* Value: */ + _rtw_memcpy(wpsie + wpsielen, pwdinfo->device_name, pwdinfo->device_name_len); + wpsielen += pwdinfo->device_name_len; + + /* Config Method */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_CONF_METHOD); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(pwdinfo->supported_wps_cm); + wpsielen += 2; + + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pktlen); + + + p2pielen = build_probe_resp_p2p_ie(pwdinfo, pframe); + pframe += p2pielen; + pktlen += p2pielen; + } + +#ifdef CONFIG_WFD + wfdielen = rtw_append_probe_resp_wfd_ie(padapter, pframe); + pframe += wfdielen; + pktlen += wfdielen; +#endif + + *pLength = pktlen; + +#if 0 + /* printf dbg msg */ + dbgbufLen = pktlen; + RTW_INFO("======> DBG MSG FOR CONSTRAUCT P2P Probe Rsp\n"); + + for (index = 0; index < dbgbufLen; index++) + printk("%x ", *(dbgbuf + index)); + + printk("\n"); + RTW_INFO("<====== DBG MSG FOR CONSTRAUCT P2P Probe Rsp\n"); +#endif +} +static void rtw_hal_construct_P2PNegoRsp(_adapter *padapter, u8 *pframe, u32 *pLength) +{ + struct p2p_channels *ch_list = &(adapter_to_rfctl(padapter)->channel_list); + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_GO_NEGO_RESP; + u8 wpsie[255] = { 0x00 }, p2pie[255] = { 0x00 }; + u8 p2pielen = 0, i; + uint wpsielen = 0; + u16 wps_devicepassword_id = 0x0000; + uint wps_devicepassword_id_len = 0; + u8 channel_cnt_24g = 0, channel_cnt_5gl = 0, channel_cnt_5gh; + u16 len_channellist_attr = 0; + u32 pktlen; + u8 dialogToken = 0; + + /* struct xmit_frame *pmgntframe; */ + /* struct pkt_attrib *pattrib; */ + /* unsigned char *pframe; */ + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + /* WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); */ + +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + /* for debug */ + u8 *dbgbuf = pframe; + u8 dbgbufLen = 0, index = 0; + + RTW_INFO("%s\n", __FUNCTION__); + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + /* RA, filled by FW */ + _rtw_memset(pwlanhdr->addr1, 0, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(padapter), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_frame_sub_type(pframe, WIFI_ACTION); + + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + pframe += pktlen; + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pktlen)); + + /* dialog token, filled by FW */ + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pktlen)); + + _rtw_memset(wpsie, 0x00, 255); + wpsielen = 0; + + /* WPS Section */ + wpsielen = 0; + /* WPS OUI */ + *(u32 *)(wpsie) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ + + /* Device Password ID */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_DEVICE_PWID); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + if (wps_devicepassword_id == WPS_DPID_USER_SPEC) + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_REGISTRAR_SPEC); + else if (wps_devicepassword_id == WPS_DPID_REGISTRAR_SPEC) + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_USER_SPEC); + else + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_DPID_PBC); + wpsielen += 2; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pktlen); + + + /* P2P IE Section. */ + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20100908 */ + /* According to the P2P Specification, the group negoitation response frame should contain 9 P2P attributes */ + /* 1. Status */ + /* 2. P2P Capability */ + /* 3. Group Owner Intent */ + /* 4. Configuration Timeout */ + /* 5. Operating Channel */ + /* 6. Intended P2P Interface Address */ + /* 7. Channel List */ + /* 8. Device Info */ + /* 9. Group ID ( Only GO ) */ + + + /* ToDo: */ + + /* P2P Status */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_STATUS; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value, filled by FW */ + p2pie[p2pielen++] = 1; + + /* P2P Capability */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT)) { + /* Commented by Albert 2011/03/08 */ + /* According to the P2P specification */ + /* if the sending device will be client, the P2P Capability should be reserved of group negotation response frame */ + p2pie[p2pielen++] = 0; + } else { + /* Be group owner or meet the error case */ + p2pie[p2pielen++] = DMP_P2P_DEVCAP_SUPPORT; + } + + /* Group Capability Bitmap, 1 byte */ + if (pwdinfo->persistent_supported) + p2pie[p2pielen++] = P2P_GRPCAP_CROSS_CONN | P2P_GRPCAP_PERSISTENT_GROUP; + else + p2pie[p2pielen++] = P2P_GRPCAP_CROSS_CONN; + + /* Group Owner Intent */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GO_INTENT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value: */ + if (pwdinfo->peer_intent & 0x01) { + /* Peer's tie breaker bit is 1, our tie breaker bit should be 0 */ + p2pie[p2pielen++] = (pwdinfo->intent << 1); + } else { + /* Peer's tie breaker bit is 0, our tie breaker bit should be 1 */ + p2pie[p2pielen++] = ((pwdinfo->intent << 1) | BIT(0)); + } + + + /* Configuration Timeout */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CONF_TIMEOUT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P GO */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P Client */ + + /* Operating Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_OPERATING_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + if (pwdinfo->operating_channel <= 14) { + /* Operating Class */ + p2pie[p2pielen++] = 0x51; + } else if ((pwdinfo->operating_channel >= 36) && (pwdinfo->operating_channel <= 48)) { + /* Operating Class */ + p2pie[p2pielen++] = 0x73; + } else { + /* Operating Class */ + p2pie[p2pielen++] = 0x7c; + } + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->operating_channel; /* operating channel number */ + + /* Intended P2P Interface Address */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_INTENDED_IF_ADDR; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Channel List */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CH_LIST; + + /* Country String(3) */ + /* + ( Operating Class (1) + Number of Channels(1) ) * Operation Classes (?) */ + /* + number of channels in all classes */ + len_channellist_attr = 3 + + (1 + 1) * (u16)ch_list->reg_classes + + get_reg_classes_full_count(ch_list); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_ASOC_STATE)) + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(5 + 1); + else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); + +#else + + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); + +#endif + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Channel Entry List */ + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + + /* Operating Class */ + if (union_ch > 14) { + if (union_ch >= 149) + p2pie[p2pielen++] = 0x7c; + else + p2pie[p2pielen++] = 0x73; + } else + p2pie[p2pielen++] = 0x51; + + + /* Number of Channels */ + /* Just support 1 channel and this channel is AP's channel */ + p2pie[p2pielen++] = 1; + + /* Channel List */ + p2pie[p2pielen++] = union_ch; + } else +#endif /* CONFIG_CONCURRENT_MODE */ + { + int i, j; + for (j = 0; j < ch_list->reg_classes; j++) { + /* Operating Class */ + p2pie[p2pielen++] = ch_list->reg_class[j].reg_class; + + /* Number of Channels */ + p2pie[p2pielen++] = ch_list->reg_class[j].channels; + + /* Channel List */ + for (i = 0; i < ch_list->reg_class[j].channels; i++) + p2pie[p2pielen++] = ch_list->reg_class[j].channel[i]; + } + } + + /* Device Info */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_DEVICE_INFO; + + /* Length: */ + /* 21->P2P Device Address (6bytes) + Config Methods (2bytes) + Primary Device Type (8bytes) */ + /* + NumofSecondDevType (1byte) + WPS Device Name ID field (2bytes) + WPS Device Name Len field (2bytes) */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(21 + pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + /* Config Method */ + /* This field should be big endian. Noted by P2P specification. */ + + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(pwdinfo->supported_wps_cm); + + p2pielen += 2; + + /* Primary Device Type */ + /* Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_CID_MULIT_MEDIA); + p2pielen += 2; + + /* OUI */ + *(u32 *)(p2pie + p2pielen) = cpu_to_be32(WPSOUI); + p2pielen += 4; + + /* Sub Category ID */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_PDT_SCID_MEDIA_SERVER); + p2pielen += 2; + + /* Number of Secondary Device Types */ + p2pie[p2pielen++] = 0x00; /* No Secondary Device Type List */ + + /* Device Name */ + /* Type: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(WPS_ATTR_DEVICE_NAME); + p2pielen += 2; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_be16(pwdinfo->device_name_len); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->device_name , pwdinfo->device_name_len); + p2pielen += pwdinfo->device_name_len; + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* Group ID Attribute */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GROUP_ID; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN + pwdinfo->nego_ssidlen); + p2pielen += 2; + + /* Value: */ + /* p2P Device Address */ + _rtw_memcpy(p2pie + p2pielen , pwdinfo->device_addr, ETH_ALEN); + p2pielen += ETH_ALEN; + + /* SSID */ + _rtw_memcpy(p2pie + p2pielen, pwdinfo->nego_ssid, pwdinfo->nego_ssidlen); + p2pielen += pwdinfo->nego_ssidlen; + + } + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_nego_resp_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pktlen += wfdielen; +#endif + + *pLength = pktlen; +#if 0 + /* printf dbg msg */ + dbgbufLen = pktlen; + RTW_INFO("======> DBG MSG FOR CONSTRAUCT Nego Rsp\n"); + + for (index = 0; index < dbgbufLen; index++) + printk("%x ", *(dbgbuf + index)); + + printk("\n"); + RTW_INFO("<====== DBG MSG FOR CONSTRAUCT Nego Rsp\n"); +#endif +} + +static void rtw_hal_construct_P2PInviteRsp(_adapter *padapter, u8 *pframe, u32 *pLength) +{ + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_INVIT_RESP; + u8 p2pie[255] = { 0x00 }; + u8 p2pielen = 0, i; + u8 channel_cnt_24g = 0, channel_cnt_5gl = 0, channel_cnt_5gh = 0; + u16 len_channellist_attr = 0; + u32 pktlen; + u8 dialogToken = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + /* struct xmit_frame *pmgntframe; */ + /* struct pkt_attrib *pattrib; */ + /* unsigned char *pframe; */ + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + /* for debug */ + u8 *dbgbuf = pframe; + u8 dbgbufLen = 0, index = 0; + + + RTW_INFO("%s\n", __FUNCTION__); + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + /* RA fill by FW */ + _rtw_memset(pwlanhdr->addr1, 0, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + + /* BSSID fill by FW */ + _rtw_memset(pwlanhdr->addr3, 0, ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pktlen)); + + /* dialog token, filled by FW */ + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pktlen)); + + /* P2P IE Section. */ + + /* P2P OUI */ + p2pielen = 0; + p2pie[p2pielen++] = 0x50; + p2pie[p2pielen++] = 0x6F; + p2pie[p2pielen++] = 0x9A; + p2pie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20101005 */ + /* According to the P2P Specification, the P2P Invitation response frame should contain 5 P2P attributes */ + /* 1. Status */ + /* 2. Configuration Timeout */ + /* 3. Operating Channel ( Only GO ) */ + /* 4. P2P Group BSSID ( Only GO ) */ + /* 5. Channel List */ + + /* P2P Status */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_STATUS; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0001); + p2pielen += 2; + + /* Value: filled by FW, defult value is FAIL INFO UNAVAILABLE */ + p2pie[p2pielen++] = P2P_STATUS_FAIL_INFO_UNAVAILABLE; + + /* Configuration Timeout */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CONF_TIMEOUT; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0002); + p2pielen += 2; + + /* Value: */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P GO */ + p2pie[p2pielen++] = 200; /* 2 seconds needed to be the P2P Client */ + + /* due to defult value is FAIL INFO UNAVAILABLE, so the following IE is not needed */ +#if 0 + if (status_code == P2P_STATUS_SUCCESS) { + struct p2p_channels *ch_list = &(adapter_to_rfctl(padapter)->channel_list); + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + /* The P2P Invitation request frame asks this Wi-Fi device to be the P2P GO */ + /* In this case, the P2P Invitation response frame should carry the two more P2P attributes. */ + /* First one is operating channel attribute. */ + /* Second one is P2P Group BSSID attribute. */ + + /* Operating Channel */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_OPERATING_CH; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(0x0005); + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Operating Class */ + p2pie[p2pielen++] = 0x51; /* Copy from SD7 */ + + /* Channel Number */ + p2pie[p2pielen++] = pwdinfo->operating_channel; /* operating channel number */ + + + /* P2P Group BSSID */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_GROUP_BSSID; + + /* Length: */ + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(ETH_ALEN); + p2pielen += 2; + + /* Value: */ + /* P2P Device Address for GO */ + _rtw_memcpy(p2pie + p2pielen, adapter_mac_addr(padapter), ETH_ALEN); + p2pielen += ETH_ALEN; + + } + + /* Channel List */ + /* Type: */ + p2pie[p2pielen++] = P2P_ATTR_CH_LIST; + + /* Length: */ + /* Country String(3) */ + /* + ( Operating Class (1) + Number of Channels(1) ) * Operation Classes (?) */ + /* + number of channels in all classes */ + len_channellist_attr = 3 + + (1 + 1) * (u16)ch_list->reg_classes + + get_reg_classes_full_count(ch_list); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(5 + 1); + else + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); + +#else + + *(u16 *)(p2pie + p2pielen) = cpu_to_le16(len_channellist_attr); + +#endif + p2pielen += 2; + + /* Value: */ + /* Country String */ + p2pie[p2pielen++] = 'X'; + p2pie[p2pielen++] = 'X'; + + /* The third byte should be set to 0x04. */ + /* Described in the "Operating Channel Attribute" section. */ + p2pie[p2pielen++] = 0x04; + + /* Channel Entry List */ +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + + /* Operating Class */ + if (union_ch > 14) { + if (union_ch >= 149) + p2pie[p2pielen++] = 0x7c; + else + p2pie[p2pielen++] = 0x73; + + } else + p2pie[p2pielen++] = 0x51; + + + /* Number of Channels */ + /* Just support 1 channel and this channel is AP's channel */ + p2pie[p2pielen++] = 1; + + /* Channel List */ + p2pie[p2pielen++] = union_ch; + } else +#endif /* CONFIG_CONCURRENT_MODE */ + { + int i, j; + for (j = 0; j < ch_list->reg_classes; j++) { + /* Operating Class */ + p2pie[p2pielen++] = ch_list->reg_class[j].reg_class; + + /* Number of Channels */ + p2pie[p2pielen++] = ch_list->reg_class[j].channels; + + /* Channel List */ + for (i = 0; i < ch_list->reg_class[j].channels; i++) + p2pie[p2pielen++] = ch_list->reg_class[j].channel[i]; + } + } + } +#endif + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2pie, &pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_invitation_resp_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pktlen += wfdielen; +#endif + + *pLength = pktlen; + +#if 0 + /* printf dbg msg */ + dbgbufLen = pktlen; + RTW_INFO("======> DBG MSG FOR CONSTRAUCT Invite Rsp\n"); + + for (index = 0; index < dbgbufLen; index++) + printk("%x ", *(dbgbuf + index)); + + printk("\n"); + RTW_INFO("<====== DBG MSG FOR CONSTRAUCT Invite Rsp\n"); +#endif +} + + +static void rtw_hal_construct_P2PProvisionDisRsp(_adapter *padapter, u8 *pframe, u32 *pLength) +{ + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u8 dialogToken = 0; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_PROVISION_DISC_RESP; + u8 wpsie[100] = { 0x00 }; + u8 wpsielen = 0; + u32 pktlen; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + /* struct xmit_frame *pmgntframe; */ + /* struct pkt_attrib *pattrib; */ + /* unsigned char *pframe; */ + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + /* for debug */ + u8 *dbgbuf = pframe; + u8 dbgbufLen = 0, index = 0; + + RTW_INFO("%s\n", __FUNCTION__); + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + /* RA filled by FW */ + _rtw_memset(pwlanhdr->addr1, 0, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(padapter), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pktlen)); + /* dialog token, filled by FW */ + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pktlen)); + + wpsielen = 0; + /* WPS OUI */ + /* *(u32*) ( wpsie ) = cpu_to_be32( WPSOUI ); */ + RTW_PUT_BE32(wpsie, WPSOUI); + wpsielen += 4; + +#if 0 + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ +#endif + + /* Config Method */ + /* Type: */ + /* *(u16*) ( wpsie + wpsielen ) = cpu_to_be16( WPS_ATTR_CONF_METHOD ); */ + RTW_PUT_BE16(wpsie + wpsielen, WPS_ATTR_CONF_METHOD); + wpsielen += 2; + + /* Length: */ + /* *(u16*) ( wpsie + wpsielen ) = cpu_to_be16( 0x0002 ); */ + RTW_PUT_BE16(wpsie + wpsielen, 0x0002); + wpsielen += 2; + + /* Value: filled by FW, default value is PBC */ + /* *(u16*) ( wpsie + wpsielen ) = cpu_to_be16( config_method ); */ + RTW_PUT_BE16(wpsie + wpsielen, WPS_CM_PUSH_BUTTON); + wpsielen += 2; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pktlen); + +#ifdef CONFIG_WFD + wfdielen = build_provdisc_resp_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pktlen += wfdielen; +#endif + + *pLength = pktlen; + + /* printf dbg msg */ +#if 0 + dbgbufLen = pktlen; + RTW_INFO("======> DBG MSG FOR CONSTRAUCT ProvisionDis Rsp\n"); + + for (index = 0; index < dbgbufLen; index++) + printk("%x ", *(dbgbuf + index)); + + printk("\n"); + RTW_INFO("<====== DBG MSG FOR CONSTRAUCT ProvisionDis Rsp\n"); +#endif +} + +u8 rtw_hal_set_FwP2PRsvdPage_cmd(_adapter *adapter, PRSVDPAGE_LOC rsvdpageloc) +{ + u8 u1H2CP2PRsvdPageParm[H2C_P2PRSVDPAGE_LOC_LEN] = {0}; + struct hal_ops *pHalFunc = &adapter->hal_func; + u8 ret = _FAIL; + + RTW_INFO("P2PRsvdPageLoc: P2PBeacon=%d P2PProbeRsp=%d NegoRsp=%d InviteRsp=%d PDRsp=%d\n", + rsvdpageloc->LocP2PBeacon, rsvdpageloc->LocP2PProbeRsp, + rsvdpageloc->LocNegoRsp, rsvdpageloc->LocInviteRsp, + rsvdpageloc->LocPDRsp); + + SET_H2CCMD_RSVDPAGE_LOC_P2P_BCN(u1H2CP2PRsvdPageParm, rsvdpageloc->LocProbeRsp); + SET_H2CCMD_RSVDPAGE_LOC_P2P_PROBE_RSP(u1H2CP2PRsvdPageParm, rsvdpageloc->LocPsPoll); + SET_H2CCMD_RSVDPAGE_LOC_P2P_NEGO_RSP(u1H2CP2PRsvdPageParm, rsvdpageloc->LocNullData); + SET_H2CCMD_RSVDPAGE_LOC_P2P_INVITE_RSP(u1H2CP2PRsvdPageParm, rsvdpageloc->LocQosNull); + SET_H2CCMD_RSVDPAGE_LOC_P2P_PD_RSP(u1H2CP2PRsvdPageParm, rsvdpageloc->LocBTQosNull); + + /* FillH2CCmd8723B(padapter, H2C_8723B_P2P_OFFLOAD_RSVD_PAGE, H2C_P2PRSVDPAGE_LOC_LEN, u1H2CP2PRsvdPageParm); */ + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_P2P_OFFLOAD_RSVD_PAGE, + H2C_P2PRSVDPAGE_LOC_LEN, + u1H2CP2PRsvdPageParm); + + return ret; +} + +u8 rtw_hal_set_p2p_wowlan_offload_cmd(_adapter *adapter) +{ + + u8 offload_cmd[H2C_P2P_OFFLOAD_LEN] = {0}; + struct wifidirect_info *pwdinfo = &(adapter->wdinfo); + struct P2P_WoWlan_Offload_t *p2p_wowlan_offload = (struct P2P_WoWlan_Offload_t *)offload_cmd; + struct hal_ops *pHalFunc = &adapter->hal_func; + u8 ret = _FAIL; + + _rtw_memset(p2p_wowlan_offload, 0 , sizeof(struct P2P_WoWlan_Offload_t)); + RTW_INFO("%s\n", __func__); + switch (pwdinfo->role) { + case P2P_ROLE_DEVICE: + RTW_INFO("P2P_ROLE_DEVICE\n"); + p2p_wowlan_offload->role = 0; + break; + case P2P_ROLE_CLIENT: + RTW_INFO("P2P_ROLE_CLIENT\n"); + p2p_wowlan_offload->role = 1; + break; + case P2P_ROLE_GO: + RTW_INFO("P2P_ROLE_GO\n"); + p2p_wowlan_offload->role = 2; + break; + default: + RTW_INFO("P2P_ROLE_DISABLE\n"); + break; + } + p2p_wowlan_offload->Wps_Config[0] = pwdinfo->supported_wps_cm >> 8; + p2p_wowlan_offload->Wps_Config[1] = pwdinfo->supported_wps_cm; + offload_cmd = (u8 *)p2p_wowlan_offload; + RTW_INFO("p2p_wowlan_offload: %x:%x:%x\n", offload_cmd[0], offload_cmd[1], offload_cmd[2]); + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_P2P_OFFLOAD, + H2C_P2P_OFFLOAD_LEN, + offload_cmd); + return ret; + + /* FillH2CCmd8723B(adapter, H2C_8723B_P2P_OFFLOAD, sizeof(struct P2P_WoWlan_Offload_t), (u8 *)p2p_wowlan_offload); */ +} +#endif /* CONFIG_P2P_WOWLAN */ + +void rtw_hal_construct_beacon(_adapter *padapter, + u8 *pframe, u32 *pLength) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(cur_network), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0/*pmlmeext->mgnt_seq*/); + /* pmlmeext->mgnt_seq++; */ + set_frame_sub_type(pframe, WIFI_BEACON); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + /* timestamp will be inserted by hardware */ + pframe += 8; + pktlen += 8; + + /* beacon interval: 2 bytes */ + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_beacon_interval_from_ie(cur_network->IEs)), 2); + + pframe += 2; + pktlen += 2; + +#if 0 + /* capability info: 2 bytes */ + _rtw_memcpy(pframe, (unsigned char *)(rtw_get_capability_from_ie(cur_network->IEs)), 2); + + pframe += 2; + pktlen += 2; + + if ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) { + /* RTW_INFO("ie len=%d\n", cur_network->IELength); */ + pktlen += cur_network->IELength - sizeof(NDIS_802_11_FIXED_IEs); + _rtw_memcpy(pframe, cur_network->IEs + sizeof(NDIS_802_11_FIXED_IEs), pktlen); + + goto _ConstructBeacon; + } + + /* below for ad-hoc mode */ + + /* SSID */ + pframe = rtw_set_ie(pframe, _SSID_IE_, cur_network->Ssid.SsidLength, cur_network->Ssid.Ssid, &pktlen); + + /* supported rates... */ + rate_len = rtw_get_rateset_len(cur_network->SupportedRates); + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_, ((rate_len > 8) ? 8 : rate_len), cur_network->SupportedRates, &pktlen); + + /* DS parameter set */ + pframe = rtw_set_ie(pframe, _DSSET_IE_, 1, (unsigned char *)&(cur_network->Configuration.DSConfig), &pktlen); + + if ((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE) { + u32 ATIMWindow; + /* IBSS Parameter Set... */ + /* ATIMWindow = cur->Configuration.ATIMWindow; */ + ATIMWindow = 0; + pframe = rtw_set_ie(pframe, _IBSS_PARA_IE_, 2, (unsigned char *)(&ATIMWindow), &pktlen); + } + + + /* todo: ERP IE */ + + + /* EXTERNDED SUPPORTED RATE */ + if (rate_len > 8) + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_, (rate_len - 8), (cur_network->SupportedRates + 8), &pktlen); + + /* todo:HT for adhoc */ + +_ConstructBeacon: +#endif + + if ((pktlen + TXDESC_SIZE) > MAX_BEACON_LEN) { + RTW_ERR("beacon frame too large ,len(%d,%d)\n", + (pktlen + TXDESC_SIZE), MAX_BEACON_LEN); + rtw_warn_on(1); + return; + } + + *pLength = pktlen; + + /* RTW_INFO("%s bcn_sz=%d\n", __FUNCTION__, pktlen); */ + +} + +static void rtw_hal_construct_PSPoll(_adapter *padapter, + u8 *pframe, u32 *pLength) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + /* Frame control. */ + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + SetPwrMgt(fctrl); + set_frame_sub_type(pframe, WIFI_PSPOLL); + + /* AID. */ + set_duration(pframe, (pmlmeinfo->aid | 0xc000)); + + /* BSSID. */ + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + /* TA. */ + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + + *pLength = 16; +} + + +#ifdef DBG_FW_DEBUG_MSG_PKT +void rtw_hal_construct_fw_dbg_msg_pkt( + PADAPTER padapter, + u8 *pframe, + u32 *plength) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &pmlmepriv->cur_network; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + + /* RTW_INFO("%s:%d\n", __FUNCTION__, bForcePowerSave); */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + + set_frame_sub_type(pframe, WIFI_DATA); + + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + *plength = pktlen; +} +#endif /*DBG_FW_DEBUG_MSG_PKT*/ + +void rtw_hal_construct_NullFunctionData( + PADAPTER padapter, + u8 *pframe, + u32 *pLength, + u8 bQoS, + u8 AC, + u8 bEosp, + u8 bForcePowerSave) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &pmlmepriv->cur_network; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 *sta_addr = NULL; + u8 bssid[ETH_ALEN] = {0}; + + /* RTW_INFO("%s:%d\n", __FUNCTION__, bForcePowerSave); */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + if (bForcePowerSave) + SetPwrMgt(fctrl); + + sta_addr = get_my_bssid(&pmlmeinfo->network); + if (NULL == sta_addr) { + _rtw_memcpy(bssid, adapter_mac_addr(padapter), ETH_ALEN); + sta_addr = bssid; + } + + switch (cur_network->network.InfrastructureMode) { + case Ndis802_11Infrastructure: + SetToDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, sta_addr, ETH_ALEN); + break; + case Ndis802_11APMode: + SetFrDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, sta_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, adapter_mac_addr(padapter), ETH_ALEN); + break; + case Ndis802_11IBSS: + default: + _rtw_memcpy(pwlanhdr->addr1, sta_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + break; + } + + SetSeqNum(pwlanhdr, 0); + set_duration(pwlanhdr, 0); + + if (bQoS == _TRUE) { + struct rtw_ieee80211_hdr_3addr_qos *pwlanqoshdr; + + set_frame_sub_type(pframe, WIFI_QOS_DATA_NULL); + + pwlanqoshdr = (struct rtw_ieee80211_hdr_3addr_qos *)pframe; + SetPriority(&pwlanqoshdr->qc, AC); + SetEOSP(&pwlanqoshdr->qc, bEosp); + + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr_qos); + } else { + set_frame_sub_type(pframe, WIFI_DATA_NULL); + + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + } + + *pLength = pktlen; +} + +void rtw_hal_construct_ProbeRsp(_adapter *padapter, u8 *pframe, u32 *pLength, + BOOLEAN bHideSSID) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u8 *mac, *bssid, *sta_addr; + u32 pktlen; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *cur_network = &(pmlmeinfo->network); + + /*RTW_INFO("%s\n", __FUNCTION__);*/ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + mac = adapter_mac_addr(padapter); + bssid = cur_network->MacAddress; + sta_addr = get_my_bssid(&pmlmeinfo->network); + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + _rtw_memcpy(pwlanhdr->addr1, sta_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, mac, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, bssid, ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_frame_sub_type(fctrl, WIFI_PROBERSP); + + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + pframe += pktlen; + + if (cur_network->IELength > MAX_IE_SZ) + return; + + _rtw_memcpy(pframe, cur_network->IEs, cur_network->IELength); + pframe += cur_network->IELength; + pktlen += cur_network->IELength; + + *pLength = pktlen; +} + +#ifdef CONFIG_WOWLAN +static void rtw_hal_append_tkip_mic(PADAPTER padapter, + u8 *pframe, u32 offset) +{ + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct rtw_ieee80211_hdr *pwlanhdr; + struct mic_data micdata; + struct sta_info *psta = NULL; + int res = 0; + + u8 *payload = (u8 *)(pframe + offset); + + u8 mic[8]; + u8 priority[4] = {0x0}; + u8 null_key[16] = {0x0}; + + RTW_INFO("%s(): Add MIC, offset: %d\n", __func__, offset); + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + psta = rtw_get_stainfo(&padapter->stapriv, + get_my_bssid(&(pmlmeinfo->network))); + if (psta != NULL) { + res = _rtw_memcmp(&psta->dot11tkiptxmickey.skey[0], + null_key, 16); + if (res == _TRUE) + RTW_INFO("%s(): STA dot11tkiptxmickey==0\n", __func__); + rtw_secmicsetkey(&micdata, &psta->dot11tkiptxmickey.skey[0]); + } + + rtw_secmicappend(&micdata, pwlanhdr->addr3, 6); /* DA */ + + rtw_secmicappend(&micdata, pwlanhdr->addr2, 6); /* SA */ + + priority[0] = 0; + + rtw_secmicappend(&micdata, &priority[0], 4); + + rtw_secmicappend(&micdata, payload, 36); /* payload length = 8 + 28 */ + + rtw_secgetmic(&micdata, &(mic[0])); + + payload += 36; + + _rtw_memcpy(payload, &(mic[0]), 8); +} +/* + * Description: + * Construct the ARP response packet to support ARP offload. + * */ +static void rtw_hal_construct_ARPRsp( + PADAPTER padapter, + u8 *pframe, + u32 *pLength, + u8 *pIPAddress +) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecuritypriv = &padapter->securitypriv; + static u8 ARPLLCHeader[8] = {0xAA, 0xAA, 0x03, 0x00, 0x00, 0x00, 0x08, 0x06}; + u8 *pARPRspPkt = pframe; + /* for TKIP Cal MIC */ + u8 *payload = pframe; + u8 EncryptionHeadOverhead = 0, arp_offset = 0; + /* RTW_INFO("%s:%d\n", __FUNCTION__, bForcePowerSave); */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + /* ------------------------------------------------------------------------- */ + /* MAC Header. */ + /* ------------------------------------------------------------------------- */ + SetFrameType(fctrl, WIFI_DATA); + /* set_frame_sub_type(fctrl, 0); */ + SetToDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_duration(pwlanhdr, 0); + /* SET_80211_HDR_FRAME_CONTROL(pARPRspPkt, 0); */ + /* SET_80211_HDR_TYPE_AND_SUBTYPE(pARPRspPkt, Type_Data); */ + /* SET_80211_HDR_TO_DS(pARPRspPkt, 1); */ + /* SET_80211_HDR_ADDRESS1(pARPRspPkt, pMgntInfo->Bssid); */ + /* SET_80211_HDR_ADDRESS2(pARPRspPkt, Adapter->CurrentAddress); */ + /* SET_80211_HDR_ADDRESS3(pARPRspPkt, pMgntInfo->Bssid); */ + + /* SET_80211_HDR_DURATION(pARPRspPkt, 0); */ + /* SET_80211_HDR_FRAGMENT_SEQUENCE(pARPRspPkt, 0); */ +#ifdef CONFIG_WAPI_SUPPORT + *pLength = sMacHdrLng; +#else + *pLength = 24; +#endif + switch (psecuritypriv->dot11PrivacyAlgrthm) { + case _WEP40_: + case _WEP104_: + EncryptionHeadOverhead = 4; + break; + case _TKIP_: + EncryptionHeadOverhead = 8; + break; + case _AES_: + EncryptionHeadOverhead = 8; + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + EncryptionHeadOverhead = 18; + break; +#endif + default: + EncryptionHeadOverhead = 0; + } + + if (EncryptionHeadOverhead > 0) { + _rtw_memset(&(pframe[*pLength]), 0, EncryptionHeadOverhead); + *pLength += EncryptionHeadOverhead; + /* SET_80211_HDR_WEP(pARPRspPkt, 1); */ /* Suggested by CCW. */ + SetPrivacy(fctrl); + } + + /* ------------------------------------------------------------------------- */ + /* Frame Body. */ + /* ------------------------------------------------------------------------- */ + arp_offset = *pLength; + pARPRspPkt = (u8 *)(pframe + arp_offset); + payload = pARPRspPkt; /* Get Payload pointer */ + /* LLC header */ + _rtw_memcpy(pARPRspPkt, ARPLLCHeader, 8); + *pLength += 8; + + /* ARP element */ + pARPRspPkt += 8; + SET_ARP_HTYPE(pARPRspPkt, 1); + SET_ARP_PTYPE(pARPRspPkt, ETH_P_IP); /* IP protocol */ + SET_ARP_HLEN(pARPRspPkt, ETH_ALEN); + SET_ARP_PLEN(pARPRspPkt, RTW_IP_ADDR_LEN); + SET_ARP_OPER(pARPRspPkt, 2); /* ARP response */ + SET_ARP_SENDER_MAC_ADDR(pARPRspPkt, adapter_mac_addr(padapter)); + SET_ARP_SENDER_IP_ADDR(pARPRspPkt, pIPAddress); +#ifdef CONFIG_ARP_KEEP_ALIVE + if (!is_zero_mac_addr(pmlmepriv->gw_mac_addr)) { + SET_ARP_TARGET_MAC_ADDR(pARPRspPkt, pmlmepriv->gw_mac_addr); + SET_ARP_TARGET_IP_ADDR(pARPRspPkt, pmlmepriv->gw_ip); + } else +#endif + { + SET_ARP_TARGET_MAC_ADDR(pARPRspPkt, + get_my_bssid(&(pmlmeinfo->network))); + SET_ARP_TARGET_IP_ADDR(pARPRspPkt, + pIPAddress); + RTW_INFO("%s Target Mac Addr:" MAC_FMT "\n", __FUNCTION__, + MAC_ARG(get_my_bssid(&(pmlmeinfo->network)))); + RTW_INFO("%s Target IP Addr" IP_FMT "\n", __FUNCTION__, + IP_ARG(pIPAddress)); + } + + *pLength += 28; + + if (psecuritypriv->dot11PrivacyAlgrthm == _TKIP_) { + if (IS_HARDWARE_TYPE_8188E(padapter) || + IS_HARDWARE_TYPE_8812(padapter)) { + rtw_hal_append_tkip_mic(padapter, pframe, arp_offset); + } + *pLength += 8; + } +} +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +/* + * Description: + * Construct the Keep Alive packet to support specific Keep Alive packet. + * */ +static void rtw_hal_construct_keepalive( PADAPTER padapter, + u8 *pframe, + u32 *pLength +){ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + static u8 LLCHeader[6] = {0xAA, 0xAA, 0x03, 0x00, 0x00, 0x00}; + u8 *pKeepAlivePkt = pframe; + /* for TKIP Cal MIC */ + u8 *payload = pframe; + u8 EncryptionHeadOverhead = 0, frame_offset = 0; + int i; + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + RTW_INFO("%s======>\n", __func__); + + + /* ------------------------------------------------------------------------- */ + /* MAC Header. */ + /* ------------------------------------------------------------------------- */ + SetFrameType(fctrl, WIFI_DATA); + /* set_frame_sub_type(fctrl, 0); */ + SetToDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, pwrpriv->keep_alive_pattern+6, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3,pwrpriv->keep_alive_pattern, ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_duration(pwlanhdr, 0); + +#ifdef CONFIG_WAPI_SUPPORT + *pLength = sMacHdrLng; +#else + *pLength = 24; +#endif + switch (psecuritypriv->dot11PrivacyAlgrthm) { + case _WEP40_: + case _WEP104_: + EncryptionHeadOverhead = 4; + break; + case _TKIP_: + EncryptionHeadOverhead = 8; + break; + case _AES_: + EncryptionHeadOverhead = 8; + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + EncryptionHeadOverhead = 18; + break; +#endif + default: + EncryptionHeadOverhead = 0; + } + + if (EncryptionHeadOverhead > 0) { + _rtw_memset(&(pframe[*pLength]), 0, EncryptionHeadOverhead); + *pLength += EncryptionHeadOverhead; + /* SET_80211_HDR_WEP(pARPRspPkt, 1); */ /* Suggested by CCW. */ + SetPrivacy(fctrl); + } + + /* ------------------------------------------------------------------------- */ + /* Frame Body. */ + /* ------------------------------------------------------------------------- */ + frame_offset = *pLength; + pKeepAlivePkt = (u8 *)(pframe + frame_offset); + payload = pKeepAlivePkt; /* Get Payload pointer */ + /* LLC header */ + _rtw_memcpy(pKeepAlivePkt, LLCHeader, 6); + *pLength += 6; + + /*From protocol type*/ + pKeepAlivePkt+=6; + + _rtw_memcpy(pKeepAlivePkt,pwrpriv->keep_alive_pattern+12,pwrpriv->keep_alive_pattern_len-12); + + *pLength+=pwrpriv->keep_alive_pattern_len-12; + + if (psecuritypriv->dot11PrivacyAlgrthm == _TKIP_) { + *pLength += 8; + } + + /* for debug + for (i=0; i< (*pLength) ;i++) { + RTW_INFO("KA_Pkt[0x%x]=x%0x", i,pKeepAlivePkt[i]); + if((i%8) == 7) + RTW_INFO("\n"); + } + */ + + RTW_INFO("%s <======\n", __func__); +} + +#endif/*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#ifdef CONFIG_IPV6 +/* + * Description: Neighbor Discovery Offload. + */ +static void rtw_hal_construct_na_message(_adapter *padapter, + u8 *pframe, u32 *pLength) +{ + struct rtw_ieee80211_hdr *pwlanhdr = NULL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + struct security_priv *psecuritypriv = &padapter->securitypriv; + + u32 pktlen = 0; + u16 *fctrl = NULL; + + u8 ns_hdr[8] = {0xAA, 0xAA, 0x03, 0x00, 0x00, 0x00, 0x86, 0xDD}; + u8 ipv6_info[4] = {0x60, 0x00, 0x00, 0x00}; + u8 ipv6_contx[4] = {0x00, 0x20, 0x3a, 0xff}; + u8 icmpv6_hdr[8] = {0x88, 0x00, 0x00, 0x00, 0x60, 0x00, 0x00, 0x00}; + u8 val8 = 0; + + u8 *p_na_msg = pframe; + /* for TKIP Cal MIC */ + u8 *payload = pframe; + u8 EncryptionHeadOverhead = 0, na_msg_offset = 0; + /* RTW_INFO("%s:%d\n", __FUNCTION__, bForcePowerSave); */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + /* ------------------------------------------------------------------------- */ + /* MAC Header. */ + /* ------------------------------------------------------------------------- */ + SetFrameType(fctrl, WIFI_DATA); + SetToDs(fctrl); + _rtw_memcpy(pwlanhdr->addr1, + get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, + adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, + get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_duration(pwlanhdr, 0); + +#ifdef CONFIG_WAPI_SUPPORT + *pLength = sMacHdrLng; +#else + *pLength = 24; +#endif + switch (psecuritypriv->dot11PrivacyAlgrthm) { + case _WEP40_: + case _WEP104_: + EncryptionHeadOverhead = 4; + break; + case _TKIP_: + EncryptionHeadOverhead = 8; + break; + case _AES_: + EncryptionHeadOverhead = 8; + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + EncryptionHeadOverhead = 18; + break; +#endif + default: + EncryptionHeadOverhead = 0; + } + + if (EncryptionHeadOverhead > 0) { + _rtw_memset(&(pframe[*pLength]), 0, EncryptionHeadOverhead); + *pLength += EncryptionHeadOverhead; + /* SET_80211_HDR_WEP(pARPRspPkt, 1); */ /* Suggested by CCW. */ + SetPrivacy(fctrl); + } + + /* ------------------------------------------------------------------------- */ + /* Frame Body. */ + /* ------------------------------------------------------------------------- */ + na_msg_offset = *pLength; + p_na_msg = (u8 *)(pframe + na_msg_offset); + payload = p_na_msg; /* Get Payload pointer */ + + /* LLC header */ + val8 = sizeof(ns_hdr); + _rtw_memcpy(p_na_msg, ns_hdr, val8); + *pLength += val8; + p_na_msg += val8; + + /* IPv6 Header */ + /* 1 . Information (4 bytes): 0x60 0x00 0x00 0x00 */ + val8 = sizeof(ipv6_info); + _rtw_memcpy(p_na_msg, ipv6_info, val8); + *pLength += val8; + p_na_msg += val8; + + /* 2 . playload : 0x00 0x20 , NextProt : 0x3a (ICMPv6) HopLim : 0xff */ + val8 = sizeof(ipv6_contx); + _rtw_memcpy(p_na_msg, ipv6_contx, val8); + *pLength += val8; + p_na_msg += val8; + + /* 3 . SA : 16 bytes , DA : 16 bytes ( Fw will filled ) */ + _rtw_memset(&(p_na_msg[*pLength]), 0, 32); + *pLength += 32; + p_na_msg += 32; + + /* ICMPv6 */ + /* 1. Type : 0x88 (NA) + * 2. Code : 0x00 + * 3. ChechSum : 0x00 0x00 (RSvd) + * 4. NAFlag: 0x60 0x00 0x00 0x00 ( Solicited , Override) + */ + val8 = sizeof(icmpv6_hdr); + _rtw_memcpy(p_na_msg, icmpv6_hdr, val8); + *pLength += val8; + p_na_msg += val8; + + /* TA: 16 bytes*/ + _rtw_memset(&(p_na_msg[*pLength]), 0, 16); + *pLength += 16; + p_na_msg += 16; + + /* ICMPv6 Target Link Layer Address */ + p_na_msg[0] = 0x02; /* type */ + p_na_msg[1] = 0x01; /* len 1 unit of 8 octes */ + *pLength += 2; + p_na_msg += 2; + + _rtw_memset(&(p_na_msg[*pLength]), 0, 6); + *pLength += 6; + p_na_msg += 6; + + if (psecuritypriv->dot11PrivacyAlgrthm == _TKIP_) { + if (IS_HARDWARE_TYPE_8188E(padapter) || + IS_HARDWARE_TYPE_8812(padapter)) { + rtw_hal_append_tkip_mic(padapter, pframe, + na_msg_offset); + } + *pLength += 8; + } +} +/* + * Description: Neighbor Discovery Protocol Information. + */ +static void rtw_hal_construct_ndp_info(_adapter *padapter, + u8 *pframe, u32 *pLength) +{ + struct mlme_ext_priv *pmlmeext = NULL; + struct mlme_ext_info *pmlmeinfo = NULL; + struct rtw_ndp_info ndp_info; + u8 *pndp_info = pframe; + u8 len = sizeof(struct rtw_ndp_info); + + RTW_INFO("%s: len: %d\n", __func__, len); + + pmlmeext = &padapter->mlmeextpriv; + pmlmeinfo = &pmlmeext->mlmext_info; + + _rtw_memset(pframe, 0, len); + _rtw_memset(&ndp_info, 0, len); + + ndp_info.enable = 1; + ndp_info.check_remote_ip = 0; + ndp_info.num_of_target_ip = 1; + + _rtw_memcpy(&ndp_info.target_link_addr, adapter_mac_addr(padapter), + ETH_ALEN); + _rtw_memcpy(&ndp_info.target_ipv6_addr, pmlmeinfo->ip6_addr, + RTW_IPv6_ADDR_LEN); + + _rtw_memcpy(pndp_info, &ndp_info, len); +} +#endif /* CONFIG_IPV6 */ + +#ifdef CONFIG_PNO_SUPPORT +static void rtw_hal_construct_ProbeReq(_adapter *padapter, u8 *pframe, + u32 *pLength, pno_ssid_t *ssid) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + unsigned char *mac; + unsigned char bssrate[NumRates]; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + int bssrate_len = 0; + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + mac = adapter_mac_addr(padapter); + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, bc_addr, ETH_ALEN); + + _rtw_memcpy(pwlanhdr->addr2, mac, ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_frame_sub_type(pframe, WIFI_PROBEREQ); + + pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + pframe += pktlen; + + if (ssid == NULL) + pframe = rtw_set_ie(pframe, _SSID_IE_, 0, NULL, &pktlen); + else { + /* RTW_INFO("%s len:%d\n", ssid->SSID, ssid->SSID_len); */ + pframe = rtw_set_ie(pframe, _SSID_IE_, ssid->SSID_len, ssid->SSID, &pktlen); + } + + get_rate_set(padapter, bssrate, &bssrate_len); + + if (bssrate_len > 8) { + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_ , 8, bssrate, &pktlen); + pframe = rtw_set_ie(pframe, _EXT_SUPPORTEDRATES_IE_ , (bssrate_len - 8), (bssrate + 8), &pktlen); + } else + pframe = rtw_set_ie(pframe, _SUPPORTEDRATES_IE_ , bssrate_len , bssrate, &pktlen); + + *pLength = pktlen; +} + +static void rtw_hal_construct_PNO_info(_adapter *padapter, + u8 *pframe, u32 *pLength) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + int i; + + u8 *pPnoInfoPkt = pframe; + pPnoInfoPkt = (u8 *)(pframe + *pLength); + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->ssid_num, 1); + + pPnoInfoPkt += 1; + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->hidden_ssid_num, 1); + + pPnoInfoPkt += 3; + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->fast_scan_period, 1); + + pPnoInfoPkt += 4; + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->fast_scan_iterations, 4); + + pPnoInfoPkt += 4; + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->slow_scan_period, 4); + + pPnoInfoPkt += 4; + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->ssid_length, MAX_PNO_LIST_COUNT); + + pPnoInfoPkt += MAX_PNO_LIST_COUNT; + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->ssid_cipher_info, MAX_PNO_LIST_COUNT); + + pPnoInfoPkt += MAX_PNO_LIST_COUNT; + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->ssid_channel_info, MAX_PNO_LIST_COUNT); + + pPnoInfoPkt += MAX_PNO_LIST_COUNT; + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pnlo_info->loc_probe_req, MAX_HIDDEN_AP); + + pPnoInfoPkt += MAX_HIDDEN_AP; + + /* + SSID is located at 128th Byte in NLO info Page + */ + + *pLength += 128; + pPnoInfoPkt = pframe + 128; + + for (i = 0; i < pwrctl->pnlo_info->ssid_num ; i++) { + _rtw_memcpy(pPnoInfoPkt, &pwrctl->pno_ssid_list->node[i].SSID, + pwrctl->pnlo_info->ssid_length[i]); + *pLength += WLAN_SSID_MAXLEN; + pPnoInfoPkt += WLAN_SSID_MAXLEN; + } +} + +static void rtw_hal_construct_ssid_list(_adapter *padapter, + u8 *pframe, u32 *pLength) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + u8 *pSSIDListPkt = pframe; + int i; + + pSSIDListPkt = (u8 *)(pframe + *pLength); + + for (i = 0; i < pwrctl->pnlo_info->ssid_num ; i++) { + _rtw_memcpy(pSSIDListPkt, &pwrctl->pno_ssid_list->node[i].SSID, + pwrctl->pnlo_info->ssid_length[i]); + + *pLength += WLAN_SSID_MAXLEN; + pSSIDListPkt += WLAN_SSID_MAXLEN; + } +} + +static void rtw_hal_construct_scan_info(_adapter *padapter, + u8 *pframe, u32 *pLength) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + u8 *pScanInfoPkt = pframe; + int i; + + pScanInfoPkt = (u8 *)(pframe + *pLength); + + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->channel_num, 1); + + *pLength += 1; + pScanInfoPkt += 1; + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->orig_ch, 1); + + + *pLength += 1; + pScanInfoPkt += 1; + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->orig_bw, 1); + + + *pLength += 1; + pScanInfoPkt += 1; + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->orig_40_offset, 1); + + *pLength += 1; + pScanInfoPkt += 1; + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->orig_80_offset, 1); + + *pLength += 1; + pScanInfoPkt += 1; + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->periodScan, 1); + + *pLength += 1; + pScanInfoPkt += 1; + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->period_scan_time, 1); + + *pLength += 1; + pScanInfoPkt += 1; + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->enableRFE, 1); + + *pLength += 1; + pScanInfoPkt += 1; + _rtw_memcpy(pScanInfoPkt, &pwrctl->pscan_info->rfe_type, 8); + + *pLength += 8; + pScanInfoPkt += 8; + + for (i = 0 ; i < MAX_SCAN_LIST_COUNT ; i++) { + _rtw_memcpy(pScanInfoPkt, + &pwrctl->pscan_info->ssid_channel_info[i], 4); + *pLength += 4; + pScanInfoPkt += 4; + } +} +#endif /* CONFIG_PNO_SUPPORT */ + +#ifdef CONFIG_WAR_OFFLOAD +#ifdef CONFIG_OFFLOAD_MDNS_V4 + +/* + * Description: + * Construct the MDNS V4 response packet to support MDNS offload. + * + */ +static void rtw_hal_construct_mdns_rsp_v4( + PADAPTER padapter, + u8 *pframe, + u32 *pLength, + u8 *pIPAddress +) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &pmlmepriv->cur_network; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecuritypriv = &padapter->securitypriv; + static u8 ICMPLLCHeader[8] = {0xAA, 0xAA, 0x03, 0x00, 0x00, 0x00, 0x08, 0x00}; + u8 mulicast_ipv4_addr[4] = {0xe0, 0x00, 0x00, 0xfb}; + u8 mulicast_mac_addr_for_mdns[6] = {0x01, 0x00, 0x5e, 0x00, 0x00, 0xfb}; + u8 *pMdnsRspPkt = pframe; + /* for TKIP Cal MIC */ + u8 EncryptionHeadOverhead = 0, mdns_offset = 0; + + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + /* ------------------------------------------------------------------------- */ + /* MAC Header. */ + /* ------------------------------------------------------------------------- */ + SetFrameType(fctrl, WIFI_DATA); + /* set_frame_sub_type(fctrl, 0); */ + SetToDs(fctrl); + //_rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, mulicast_mac_addr_for_mdns, ETH_ALEN ); + + SetSeqNum(pwlanhdr, 0); + set_duration(pwlanhdr, 0); + +#ifdef CONFIG_WAPI_SUPPORT + *pLength = sMacHdrLng; +#else + *pLength = 24; +#endif + switch (psecuritypriv->dot11PrivacyAlgrthm) { + case _WEP40_: + case _WEP104_: + EncryptionHeadOverhead = 4; + break; + case _TKIP_: + EncryptionHeadOverhead = 8; + break; + case _AES_: + EncryptionHeadOverhead = 8; + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + EncryptionHeadOverhead = 18; + break; +#endif + default: + EncryptionHeadOverhead = 0; + } + + if (EncryptionHeadOverhead > 0) { + _rtw_memset(&(pframe[*pLength]), 0, EncryptionHeadOverhead); + *pLength += EncryptionHeadOverhead; + /* SET_80211_HDR_WEP(pARPRspPkt, 1); */ /* Suggested by CCW. */ + SetPrivacy(fctrl); + } + + /* ------------------------------------------------------------------------- */ + /* Frame Body. */ + /* ------------------------------------------------------------------------- */ + mdns_offset = *pLength; + pMdnsRspPkt = (u8 *)(pframe + mdns_offset); + /* LLC header */ + _rtw_memcpy(pMdnsRspPkt, ICMPLLCHeader, 8); + *pLength += 8; + + /* IP element */ + pMdnsRspPkt += 8; + SET_IPHDR_VERSION(pMdnsRspPkt, 0x45); + SET_IPHDR_DSCP(pMdnsRspPkt, 0); + SET_IPHDR_TOTAL_LEN(pMdnsRspPkt, 0); // filled by fw + SET_IPHDR_IDENTIFIER(pMdnsRspPkt, 0); // filled by fw + SET_IPHDR_FLAGS(pMdnsRspPkt, 0x40); + SET_IPHDR_FRAG_OFFSET(pMdnsRspPkt, 0); + SET_IPHDR_TTL(pMdnsRspPkt, 0x40); + SET_IPHDR_PROTOCOL(pMdnsRspPkt, 0x11); // ICMP-UDP + SET_IPHDR_HDR_CHECKSUM(pMdnsRspPkt, 0); // filled by fw + SET_IPHDR_SRC_IP_ADDR(pMdnsRspPkt, pIPAddress); + SET_IPHDR_DST_IP_ADDR(pMdnsRspPkt, mulicast_ipv4_addr); // filled by fw + + *pLength += 20; + + if (psecuritypriv->dot11PrivacyAlgrthm == _TKIP_) { + if (IS_HARDWARE_TYPE_8188E(padapter) || + IS_HARDWARE_TYPE_8812(padapter)) { + rtw_hal_append_tkip_mic(padapter, pframe, mdns_offset); + } + *pLength += 8; + } + + /* UDP element */ + pMdnsRspPkt += 20; + SET_UDP_SRC_PORT(pMdnsRspPkt, 0xe914); // MDNS + SET_UDP_DST_PORT(pMdnsRspPkt, 0xe914); // MDNS + SET_UDP_LEN(pMdnsRspPkt, 0); // filled by fw + SET_UDP_CHECKSUM(pMdnsRspPkt, 0); // filled by fw + *pLength += 8; + + /* MDNS Header */ + pMdnsRspPkt += 8; + SET_MDNS_HDR_FLAG(pMdnsRspPkt, 0x84); + *pLength += 12; + +} + +#endif /* CONFIG_OFFLOAD_MDNS_V4 */ + +#ifdef CONFIG_OFFLOAD_MDNS_V6 + +/* + * Description: + * Construct the MDNS response V6 packet to support MDNS offload. + * + */ +static void rtw_hal_construct_mdns_rsp_v6( + PADAPTER padapter, + u8 *pframe, + u32 *pLength, + u8 *pIPAddress +) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &pmlmepriv->cur_network; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecuritypriv = &padapter->securitypriv; + static u8 ICMPLLCHeader[8] = {0xAA, 0xAA, 0x03, 0x00, 0x00, 0x00, 0x86, 0xDD}; + u8 mulicast_ipv6_addr[16] = {0xff, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfb}; + u8 mulicast_mac_addr_for_mdns[6] = {0x33, 0x33, 0x00, 0x00, 0x00, 0xfb}; /* could be revise by fw */ + u8 *pMdnsRspPkt = pframe; + /* for TKIP Cal MIC */ + u8 EncryptionHeadOverhead = 0, mdns_offset = 0; + /* RTW_INFO("%s:%d\n", __FUNCTION__, bForcePowerSave); */ + + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + /* ------------------------------------------------------------------------- */ + /* MAC Header. */ + /* ------------------------------------------------------------------------- */ + SetFrameType(fctrl, WIFI_DATA); + /* set_frame_sub_type(fctrl, 0); */ + SetToDs(fctrl); + //_rtw_memcpy(pwlanhdr->addr1, mulicast_mac_addr_for_mdns, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr1, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + //_rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, mulicast_mac_addr_for_mdns, ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_duration(pwlanhdr, 0); + +#ifdef CONFIG_WAPI_SUPPORT + *pLength = sMacHdrLng; +#else + *pLength = 24; +#endif + switch (psecuritypriv->dot11PrivacyAlgrthm) { + case _WEP40_: + case _WEP104_: + EncryptionHeadOverhead = 4; + break; + case _TKIP_: + EncryptionHeadOverhead = 8; + break; + case _AES_: + EncryptionHeadOverhead = 8; + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + EncryptionHeadOverhead = 18; + break; +#endif + default: + EncryptionHeadOverhead = 0; + } + + if (EncryptionHeadOverhead > 0) { + _rtw_memset(&(pframe[*pLength]), 0, EncryptionHeadOverhead); + *pLength += EncryptionHeadOverhead; + SetPrivacy(fctrl); + } + + /* ------------------------------------------------------------------------- */ + /* Frame Body. */ + /* ------------------------------------------------------------------------- */ + mdns_offset = *pLength; + pMdnsRspPkt = (u8 *)(pframe + mdns_offset); + /* LLC header */ + _rtw_memcpy(pMdnsRspPkt, ICMPLLCHeader, 8); + *pLength += 8; + + /* ICMP element */ + pMdnsRspPkt += 8; + SET_IPHDRV6_VERSION(pMdnsRspPkt, 0x06); + SET_IPHDRV6_PAYLOAD_LENGTH(pMdnsRspPkt, 0); // filled by fw + SET_IPHDRV6_NEXT_HEADER(pMdnsRspPkt, 0x3A); + SET_IPHDRV6_HOP_LIMIT(pMdnsRspPkt, 0xFF); + SET_IPHDRV6_SRC_IP_ADDR(pMdnsRspPkt, pIPAddress); // filled by fw + SET_IPHDRV6_DST_IP_ADDR(pMdnsRspPkt, mulicast_ipv6_addr); // filled by fw + + *pLength += 40; + + if (psecuritypriv->dot11PrivacyAlgrthm == _TKIP_) { + if (IS_HARDWARE_TYPE_8188E(padapter) || + IS_HARDWARE_TYPE_8812(padapter)) { + rtw_hal_append_tkip_mic(padapter, pframe, mdns_offset); + } + *pLength += 8; + } + + /* UDP element */ + pMdnsRspPkt += 40; + SET_UDP_SRC_PORT(pMdnsRspPkt, 0xe914); // SNMP + SET_UDP_DST_PORT(pMdnsRspPkt, 0xe914); // SNMP + SET_UDP_LEN(pMdnsRspPkt, 0); // filled by fw + SET_UDP_CHECKSUM(pMdnsRspPkt, 0); // filled by fw + *pLength += 8; + + /* MDNS Header */ + pMdnsRspPkt += 8; + SET_MDNS_HDR_FLAG(pMdnsRspPkt, 0x84); + *pLength += 12; + +} + +#endif /* CONFIG_OFFLOAD_MDNS_V6 */ +#endif + +#ifdef CONFIG_GTK_OL +static void rtw_hal_construct_GTKRsp( + PADAPTER padapter, + u8 *pframe, + u32 *pLength +) +{ + struct rtw_ieee80211_hdr *pwlanhdr; + u16 *fctrl; + u32 pktlen; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &pmlmepriv->cur_network; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecuritypriv = &padapter->securitypriv; + static u8 LLCHeader[8] = {0xAA, 0xAA, 0x03, 0x00, 0x00, 0x00, 0x88, 0x8E}; + static u8 GTKbody_a[11] = {0x01, 0x03, 0x00, 0x5F, 0x02, 0x03, 0x12, 0x00, 0x10, 0x42, 0x0B}; + u8 *pGTKRspPkt = pframe; + u8 EncryptionHeadOverhead = 0; + /* RTW_INFO("%s:%d\n", __FUNCTION__, bForcePowerSave); */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + /* ------------------------------------------------------------------------- */ + /* MAC Header. */ + /* ------------------------------------------------------------------------- */ + SetFrameType(fctrl, WIFI_DATA); + /* set_frame_sub_type(fctrl, 0); */ + SetToDs(fctrl); + + _rtw_memcpy(pwlanhdr->addr1, + get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + _rtw_memcpy(pwlanhdr->addr2, + adapter_mac_addr(padapter), ETH_ALEN); + + _rtw_memcpy(pwlanhdr->addr3, + get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, 0); + set_duration(pwlanhdr, 0); + +#ifdef CONFIG_WAPI_SUPPORT + *pLength = sMacHdrLng; +#else + *pLength = 24; +#endif /* CONFIG_WAPI_SUPPORT */ + + /* ------------------------------------------------------------------------- */ + /* Security Header: leave space for it if necessary. */ + /* ------------------------------------------------------------------------- */ + switch (psecuritypriv->dot11PrivacyAlgrthm) { + case _WEP40_: + case _WEP104_: + EncryptionHeadOverhead = 4; + break; + case _TKIP_: + EncryptionHeadOverhead = 8; + break; + case _AES_: + EncryptionHeadOverhead = 8; + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + EncryptionHeadOverhead = 18; + break; +#endif /* CONFIG_WAPI_SUPPORT */ + default: + EncryptionHeadOverhead = 0; + } + + if (EncryptionHeadOverhead > 0) { + _rtw_memset(&(pframe[*pLength]), 0, EncryptionHeadOverhead); + *pLength += EncryptionHeadOverhead; + /* SET_80211_HDR_WEP(pGTKRspPkt, 1); */ /* Suggested by CCW. */ + /* GTK's privacy bit is done by FW */ + /* SetPrivacy(fctrl); */ + } + /* ------------------------------------------------------------------------- */ + /* Frame Body. */ + /* ------------------------------------------------------------------------- */ + pGTKRspPkt = (u8 *)(pframe + *pLength); + /* LLC header */ + _rtw_memcpy(pGTKRspPkt, LLCHeader, 8); + *pLength += 8; + + /* GTK element */ + pGTKRspPkt += 8; + + /* GTK frame body after LLC, part 1 */ + /* TKIP key_length = 32, AES key_length = 16 */ + if (psecuritypriv->dot118021XGrpPrivacy == _TKIP_) + GTKbody_a[8] = 0x20; + + /* GTK frame body after LLC, part 1 */ + _rtw_memcpy(pGTKRspPkt, GTKbody_a, 11); + *pLength += 11; + pGTKRspPkt += 11; + /* GTK frame body after LLC, part 2 */ + _rtw_memset(&(pframe[*pLength]), 0, 88); + *pLength += 88; + pGTKRspPkt += 88; + + if (psecuritypriv->dot118021XGrpPrivacy == _TKIP_) + *pLength += 8; +} +#endif /* CONFIG_GTK_OL */ + +#define PN_2_CCMPH(ch,key_id) ((ch) & 0x000000000000ffff) \ + | (((ch) & 0x0000ffffffff0000) << 16) \ + | (((key_id) << 30)) \ + | BIT(29) +static void rtw_hal_construct_remote_control_info(_adapter *adapter, + u8 *pframe, u32 *pLength) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct sta_priv *pstapriv = &adapter->stapriv; + struct security_priv *psecuritypriv = &adapter->securitypriv; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + struct sta_info *psta; + struct stainfo_rxcache *prxcache; + u8 cur_dot11rxiv[8], id = 0, tid_id = 0, i = 0; + size_t sz = 0, total = 0; + u64 ccmp_hdr = 0, tmp_key = 0; + + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + + if (psta == NULL) { + rtw_warn_on(1); + return; + } + + prxcache = &psta->sta_recvpriv.rxcache; + sz = sizeof(cur_dot11rxiv); + + /* 3 SEC IV * 1 page */ + rtw_get_sec_iv(adapter, cur_dot11rxiv, + get_my_bssid(&pmlmeinfo->network)); + + _rtw_memcpy(pframe, cur_dot11rxiv, sz); + *pLength += sz; + pframe += sz; + + _rtw_memset(&cur_dot11rxiv, 0, sz); + + if (psecuritypriv->ndisauthtype == Ndis802_11AuthModeWPA2PSK) { + id = psecuritypriv->dot118021XGrpKeyid; + tid_id = prxcache->last_tid; + REMOTE_INFO_CTRL_SET_VALD_EN(cur_dot11rxiv, 0xdd); + REMOTE_INFO_CTRL_SET_PTK_EN(cur_dot11rxiv, 1); + REMOTE_INFO_CTRL_SET_GTK_EN(cur_dot11rxiv, 1); + REMOTE_INFO_CTRL_SET_GTK_IDX(cur_dot11rxiv, id); + _rtw_memcpy(pframe, cur_dot11rxiv, sz); + *pLength += sz; + pframe += sz; + + _rtw_memcpy(pframe, prxcache->iv[tid_id], sz); + *pLength += sz; + pframe += sz; + + total = sizeof(psecuritypriv->iv_seq); + total /= sizeof(psecuritypriv->iv_seq[0]); + + for (i = 0 ; i < total ; i ++) { + ccmp_hdr = + le64_to_cpu(*(u64*)psecuritypriv->iv_seq[i]); + _rtw_memset(&cur_dot11rxiv, 0, sz); + if (ccmp_hdr != 0) { + tmp_key = i; + ccmp_hdr = PN_2_CCMPH(ccmp_hdr, tmp_key); + *(u64*)cur_dot11rxiv = cpu_to_le64(ccmp_hdr); + _rtw_memcpy(pframe, cur_dot11rxiv, sz); + } + *pLength += sz; + pframe += sz; + } + } +} + +void rtw_hal_set_wow_fw_rsvd_page(_adapter *adapter, u8 *pframe, u16 index, + u8 tx_desc, u32 page_size, u8 *page_num, u32 *total_pkt_len, + RSVDPAGE_LOC *rsvd_page_loc) +{ + struct security_priv *psecuritypriv = &adapter->securitypriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct mlme_ext_priv *pmlmeext; + struct mlme_ext_info *pmlmeinfo; + u32 ARPLength = 0, GTKLength = 0, PNOLength = 0, ScanInfoLength = 0; + u32 ProbeReqLength = 0, ns_len = 0, rc_len = 0; + u8 CurtPktPageNum = 0; +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + u32 keep_alive_len=0; + int i; +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN */ +#ifdef CONFIG_WAR_OFFLOAD + u16 tmp_idx = 0; + u32 buf_len = 0; +#endif + +#ifdef CONFIG_GTK_OL + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta; + struct security_priv *psecpriv = &adapter->securitypriv; + u8 kek[RTW_KEK_LEN]; + u8 kck[RTW_KCK_LEN]; +#endif /* CONFIG_GTK_OL */ +#ifdef CONFIG_PNO_SUPPORT + int pno_index; + u8 ssid_num; +#endif /* CONFIG_PNO_SUPPORT */ + + pmlmeext = &adapter->mlmeextpriv; + pmlmeinfo = &pmlmeext->mlmext_info; + + if (pwrctl->wowlan_pno_enable == _FALSE) { + /* ARP RSP * 1 page */ + + rsvd_page_loc->LocArpRsp = *page_num; + + RTW_INFO("LocArpRsp: %d\n", rsvd_page_loc->LocArpRsp); + +#ifdef CONFIG_WAR_OFFLOAD + if ((0 != pwrctl->wowlan_war_offload_ipv4.ip_addr[0]) && + (_FALSE == _rtw_memcmp(&pwrctl->wowlan_war_offload_ipv4.ip_addr[0], pmlmeinfo->ip_addr, 4))) { + _rtw_memcpy(pmlmeinfo->ip_addr, &pwrctl->wowlan_war_offload_ipv4.ip_addr[0], 4); + RTW_INFO("Update IP(%d.%d.%d.%d) to arp rsvd page\n", + pmlmeinfo->ip_addr[0], pmlmeinfo->ip_addr[1], + pmlmeinfo->ip_addr[2], pmlmeinfo->ip_addr[3]); + } +#endif /* CONFIG_WAR_OFFLOAD */ + + + rtw_hal_construct_ARPRsp(adapter, &pframe[index], + &ARPLength, pmlmeinfo->ip_addr); + + rtw_hal_fill_fake_txdesc(adapter, + &pframe[index - tx_desc], + ARPLength, _FALSE, _FALSE, _TRUE); + + CurtPktPageNum = (u8)PageNum(tx_desc + ARPLength, page_size); + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-ARPRsp", CurtPktPageNum, *page_num, 0); +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + /* Keep Alive * ? page*/ + if(pwrctl->keep_alive_pattern_len){ + rsvd_page_loc->LocKeepAlive = *page_num; + pwrctl->keep_alive_pattern_loc = rsvd_page_loc->LocKeepAlive; + RTW_INFO("pwrctl->keep_alive_pattern_loc: %d\n", pwrctl->keep_alive_pattern_loc); + rtw_hal_construct_keepalive(adapter,&pframe[index],&keep_alive_len); + rtw_hal_fill_fake_txdesc(adapter, + &pframe[index - tx_desc], + keep_alive_len, _FALSE, _FALSE, _TRUE); + CurtPktPageNum = (u8)PageNum(tx_desc + keep_alive_len, page_size); + *page_num += CurtPktPageNum; + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-KeepAlive:", CurtPktPageNum, *page_num, 0); + } +#endif /* CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#ifdef CONFIG_IPV6 + /* 2 NS offload and NDP Info*/ + if (pwrctl->wowlan_ns_offload_en == _TRUE) { + rsvd_page_loc->LocNbrAdv = *page_num; + RTW_INFO("LocNbrAdv: %d\n", rsvd_page_loc->LocNbrAdv); + rtw_hal_construct_na_message(adapter, + &pframe[index], &ns_len); + rtw_hal_fill_fake_txdesc(adapter, + &pframe[index - tx_desc], + ns_len, _FALSE, + _FALSE, _TRUE); + CurtPktPageNum = (u8)PageNum(tx_desc + ns_len, + page_size); + *page_num += CurtPktPageNum; + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-NbrAdv", CurtPktPageNum, *page_num, 0); + + rsvd_page_loc->LocNDPInfo = *page_num; + RTW_INFO("LocNDPInfo: %d\n", + rsvd_page_loc->LocNDPInfo); + + rtw_hal_construct_ndp_info(adapter, + &pframe[index - tx_desc], + &ns_len); + CurtPktPageNum = + (u8)PageNum(tx_desc + ns_len, page_size); + *page_num += CurtPktPageNum; + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-NDPInfo", CurtPktPageNum, *page_num, 0); + + } +#endif /*CONFIG_IPV6*/ + /* 3 Remote Control Info. * 1 page */ + rsvd_page_loc->LocRemoteCtrlInfo = *page_num; + RTW_INFO("LocRemoteCtrlInfo: %d\n", rsvd_page_loc->LocRemoteCtrlInfo); + rtw_hal_construct_remote_control_info(adapter, + &pframe[index - tx_desc], + &rc_len); + CurtPktPageNum = (u8)PageNum(rc_len, page_size); + *page_num += CurtPktPageNum; + *total_pkt_len = index + rc_len; + RSVD_PAGE_CFG("WOW-RCI", CurtPktPageNum, *page_num, *total_pkt_len); +#ifdef CONFIG_GTK_OL + index += (CurtPktPageNum * page_size); + + /* if the ap staion info. exists, get the kek, kck from staion info. */ + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) { + _rtw_memset(kek, 0, RTW_KEK_LEN); + _rtw_memset(kck, 0, RTW_KCK_LEN); + RTW_INFO("%s, KEK, KCK download rsvd page all zero\n", + __func__); + } else { + _rtw_memcpy(kek, psta->kek, RTW_KEK_LEN); + _rtw_memcpy(kck, psta->kck, RTW_KCK_LEN); + } + + /* 3 KEK, KCK */ + rsvd_page_loc->LocGTKInfo = *page_num; + RTW_INFO("LocGTKInfo: %d\n", rsvd_page_loc->LocGTKInfo); + + if (IS_HARDWARE_TYPE_8188E(adapter) || IS_HARDWARE_TYPE_8812(adapter)) { + struct security_priv *psecpriv = NULL; + + psecpriv = &adapter->securitypriv; + _rtw_memcpy(pframe + index - tx_desc, + &psecpriv->dot11PrivacyAlgrthm, 1); + _rtw_memcpy(pframe + index - tx_desc + 1, + &psecpriv->dot118021XGrpPrivacy, 1); + _rtw_memcpy(pframe + index - tx_desc + 2, + kck, RTW_KCK_LEN); + _rtw_memcpy(pframe + index - tx_desc + 2 + RTW_KCK_LEN, + kek, RTW_KEK_LEN); + CurtPktPageNum = (u8)PageNum(tx_desc + 2 + RTW_KCK_LEN + RTW_KEK_LEN, page_size); + } else { + + _rtw_memcpy(pframe + index - tx_desc, kck, RTW_KCK_LEN); + _rtw_memcpy(pframe + index - tx_desc + RTW_KCK_LEN, + kek, RTW_KEK_LEN); + GTKLength = tx_desc + RTW_KCK_LEN + RTW_KEK_LEN; + + if (psta != NULL && + psecuritypriv->dot118021XGrpPrivacy == _TKIP_) { + _rtw_memcpy(pframe + index - tx_desc + 56, + &psta->dot11tkiptxmickey, RTW_TKIP_MIC_LEN); + GTKLength += RTW_TKIP_MIC_LEN; + } + CurtPktPageNum = (u8)PageNum(GTKLength, page_size); + } +#if 0 + { + int i; + printk("\ntoFW KCK: "); + for (i = 0; i < 16; i++) + printk(" %02x ", kck[i]); + printk("\ntoFW KEK: "); + for (i = 0; i < 16; i++) + printk(" %02x ", kek[i]); + printk("\n"); + } + + RTW_INFO("%s(): HW_VAR_SET_TX_CMD: KEK KCK %p %d\n", + __FUNCTION__, &pframe[index - tx_desc], + (tx_desc + RTW_KCK_LEN + RTW_KEK_LEN)); +#endif + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-GTKInfo", CurtPktPageNum, *page_num, 0); + + /* 3 GTK Response */ + rsvd_page_loc->LocGTKRsp = *page_num; + RTW_INFO("LocGTKRsp: %d\n", rsvd_page_loc->LocGTKRsp); + rtw_hal_construct_GTKRsp(adapter, &pframe[index], >KLength); + + rtw_hal_fill_fake_txdesc(adapter, &pframe[index - tx_desc], + GTKLength, _FALSE, _FALSE, _TRUE); +#if 0 + { + int gj; + printk("123GTK pkt=>\n"); + for (gj = 0; gj < GTKLength + tx_desc; gj++) { + printk(" %02x ", pframe[index - tx_desc + gj]); + if ((gj + 1) % 16 == 0) + printk("\n"); + } + printk(" <=end\n"); + } + + RTW_INFO("%s(): HW_VAR_SET_TX_CMD: GTK RSP %p %d\n", + __FUNCTION__, &pframe[index - tx_desc], + (tx_desc + GTKLength)); +#endif + + CurtPktPageNum = (u8)PageNum(tx_desc + GTKLength, page_size); + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-GTKRsp", CurtPktPageNum, *page_num, 0); + + /* below page is empty for GTK extension memory */ + /* 3(11) GTK EXT MEM */ + rsvd_page_loc->LocGTKEXTMEM = *page_num; + RTW_INFO("LocGTKEXTMEM: %d\n", rsvd_page_loc->LocGTKEXTMEM); + CurtPktPageNum = 2; + + if (page_size >= 256) + CurtPktPageNum = 1; + + *page_num += CurtPktPageNum; + /* extension memory for FW */ + *total_pkt_len = index + (page_size * CurtPktPageNum); + RSVD_PAGE_CFG("WOW-GTKEXTMEM", CurtPktPageNum, *page_num, *total_pkt_len); +#endif /* CONFIG_GTK_OL */ + + index += (CurtPktPageNum * page_size); + +#ifdef CONFIG_WAR_OFFLOAD + if(_TRUE == pwrctl->wowlan_war_offload_mode) { + u8 zero_ary[16] = {0x00}; + u8 war_tmp_cnt = 0; + + /* Reserve 2 page for Ip parameters */ + /* First page + | Byte 15 -----------Byte 0 | + | IP-4 | IP-3 | IP-2 | IP-1 | + | location of each feature | mac addr | + | NetBIOS name | + | location of each feature | + Second page + | IPv6 - 1 | + | IPv6 - 2 | + | IPv6 - 3 | + | IPv6 - 4 | + | IPv6 - 5 | + | IPv6 - 6 | + | IPv6 - 7 | + | IPv6 - 8 | + */ + + /* location of each feature : Byte 22 ~ Byte 31 + * Byte22 : location of SNMP RX + * Byte23 : location of SNMP V4 + * Byte24 : location of SNMP V6 + * Byte25 : location of MDNS Param + * Byte26 : location of MDNS V4 + * Byte27 : location of MDNS V6 + * Byte28 : location of SSDP pattern + * Byte29 : location of WSD pattern + * Byte30 : location of SLP pattern + * Byte31 : location of LLMNR + */ + + /* ipv4 : 4 */ + if (0 == pwrctl->wowlan_war_offload_ipv4.ip_addr[0]) + _rtw_memcpy(&pwrctl->wowlan_war_offload_ipv4.ip_addr[0], pmlmeinfo->ip_addr, 4); + for(war_tmp_cnt=0; war_tmp_cnt<4 ;war_tmp_cnt++) + _rtw_memcpy(pframe + index - tx_desc + (war_tmp_cnt*4), &pwrctl->wowlan_war_offload_ipv4.ip_addr[war_tmp_cnt], 4); + + if (is_zero_mac_addr(pwrctl->wowlan_war_offload_mac)) { + _rtw_memcpy(pwrctl->wowlan_war_offload_mac, adapter_mac_addr(adapter), 6); + } + _rtw_memcpy(pframe + index + 16 - tx_desc, pwrctl->wowlan_war_offload_mac, 6); + + + /* ipv6 : 8 */ + if (_TRUE == _rtw_memcmp(pwrctl->wowlan_war_offload_ipv6.ipv6_addr[0], zero_ary, RTW_IPv6_ADDR_LEN)) + _rtw_memcpy(pwrctl->wowlan_war_offload_ipv6.ipv6_addr[0], pmlmeinfo->ip6_addr, RTW_IPv6_ADDR_LEN); + + for(war_tmp_cnt=0; war_tmp_cnt<8 ;war_tmp_cnt++) + _rtw_memcpy(pframe + index + page_size - tx_desc + (war_tmp_cnt*16), pwrctl->wowlan_war_offload_ipv6.ipv6_addr[war_tmp_cnt], 16); + + rsvd_page_loc->LocIpParm = *page_num; + + tmp_idx = index; + CurtPktPageNum = 2; + *page_num += CurtPktPageNum; + *total_pkt_len = index + (page_size * CurtPktPageNum); + index += (CurtPktPageNum * page_size); + + +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) + if ( (WAR_MDNS_V4_RSP_EN & pwrctl->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_RSP_EN & pwrctl->wowlan_war_offload_ctrl) || + (WAR_MDNS_V4_WAKEUP_EN & pwrctl->wowlan_war_offload_ctrl) || + (WAR_MDNS_V6_WAKEUP_EN & pwrctl->wowlan_war_offload_ctrl)) { + + struct war_mdns_service_info *psinfo = pwrctl->wowlan_war_offload_mdns_service; + u8 txt_in_ptr[31]={ 0xc0, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0x00, 0x13, 0x09, 0x74, 0x78, 0x74, 0x76, 0x65, 0x72, 0x73, + 0x3d, 0x31, 0x08, 0x71, 0x74, 0x6f, 0x74, 0x61, 0x6c, 0x3d, 0x31}; + u16 mdns_offset = index - tx_desc; + u8 i = 0; + + rsvd_page_loc->LocMdnsPara = *page_num; + RTW_INFO("LocMdnsPara : %d\n", rsvd_page_loc->LocMdnsPara); + + /* 1. service info */ + pframe[mdns_offset] = 0x01; // TLV(T) + mdns_offset += 1; + _rtw_memcpy(pframe + mdns_offset, &pwrctl->wowlan_war_offload_mdns_service_info_num, 1); + mdns_offset += 1; + + for(i=0; iwowlan_war_offload_mdns_service_info_num ;i++) + { + u16 srv_rsp_len = 0; + + // 1.1 : construct service name string + // : length of total service name string (service+transport+domain) + pframe[mdns_offset] = psinfo[i].service_len + psinfo[i].transport_len + psinfo[i].domain_len + 4; + mdns_offset += 1; + + // : service name + pframe[mdns_offset] = psinfo[i].service_len; + mdns_offset += 1; + _rtw_memcpy(pframe + mdns_offset, &psinfo[i].service, psinfo[i].service_len); + mdns_offset += psinfo[i].service_len; + + // : transport name + pframe[mdns_offset] = psinfo[i].transport_len; + mdns_offset += 1; + _rtw_memcpy(pframe + mdns_offset, &psinfo[i].transport, psinfo[i].transport_len); + mdns_offset += psinfo[i].transport_len; + + // : domain name + pframe[mdns_offset] = psinfo[i].domain_len; + mdns_offset += 1; + _rtw_memcpy(pframe + mdns_offset, &psinfo[i].domain, psinfo[i].domain_len); + mdns_offset += psinfo[i].domain_len; + + // : delimiter + mdns_offset += 1; + + // 1.2 : construct type srv rsp + pframe[mdns_offset] = psinfo[i].target_len + 19; // length + pframe[mdns_offset + 2] = 0x21; // rsp type (srv) + pframe[mdns_offset + 4] = 0x01; // cache flush + class + _rtw_memcpy(pframe + mdns_offset + 5, &psinfo[i].ttl, 4); // ttl + pframe[mdns_offset + 5] = (u8) ( (psinfo[i].ttl & 0xff000000) >> 24); // ttl - byte0 + pframe[mdns_offset + 6] = (u8) ( (psinfo[i].ttl & 0x00ff0000) >> 16); // ttl - byte1 + pframe[mdns_offset + 7] = (u8) ( (psinfo[i].ttl & 0x0000ff00) >> 8 ); // ttl - byte2 + pframe[mdns_offset + 8] = (u8) (psinfo[i].ttl & 0x000000ff); // ttl - byte3 + pframe[mdns_offset + 10] = psinfo[i].target_len + 9; // data length + _rtw_memcpy(pframe + mdns_offset + 15, &psinfo[i].port, 2); // port + _rtw_memcpy(pframe + mdns_offset + 17, &psinfo[i].target_len, 1); // target len + _rtw_memcpy(pframe + mdns_offset + 18, &psinfo[i].target, psinfo[i].target_len); // target + pframe[mdns_offset + 18 + psinfo[i].target_len] = 0xc0; // message compresion, offset will be filled by fw. + mdns_offset += (1 + psinfo[i].target_len + 19); + + // 1.3 : set the idx of txt rsp + pframe[mdns_offset] = psinfo[i].txt_rsp_idx; + mdns_offset += 1; + } + + /* 2. machine name */ + pframe[mdns_offset] = 0x02; // TLV(T) + mdns_offset += 1; + _rtw_memcpy(pframe + mdns_offset, &pwrctl->wowlan_war_offload_mdns_mnane_num, 1); // NUM + mdns_offset += 1; + + for(i=0; iwowlan_war_offload_mdns_mnane_num; i++) + { + pframe[mdns_offset] = pwrctl->wowlan_war_offload_mdns_mnane[i].name_len; + _rtw_memcpy(pframe + mdns_offset + 1, pwrctl->wowlan_war_offload_mdns_mnane[i].name, + pwrctl->wowlan_war_offload_mdns_mnane[i].name_len); // machine name + mdns_offset += (1+pwrctl->wowlan_war_offload_mdns_mnane[i].name_len); + } + + /* 3. A rsp */ + pframe[mdns_offset] = 0x03; // TLV(T) + pframe[mdns_offset + 1] = 14; // TLV(L) + pframe[mdns_offset + 3] = 0x01; // rsp type (a) + pframe[mdns_offset + 5] = 0x01; // cache flush + class + pframe[mdns_offset + 9] = 0xf0; // ttl (240 sec) + pframe[mdns_offset + 11] = 4; // length of ipv4 addr. + _rtw_memcpy(pframe + mdns_offset + 12, &pwrctl->wowlan_war_offload_ipv4.ip_addr[0], 4); + mdns_offset += (2 + 14); + + /* 4. AAAA rsp */ + pframe[mdns_offset] = 0x04; // TLV(T) + pframe[mdns_offset + 1] = 26; // TLV(L) + pframe[mdns_offset + 3] = 0x1c; // rsp type (aaaa) + pframe[mdns_offset + 5] = 0x01; // cache flush + class + pframe[mdns_offset + 9] = 0xf0; // ttl (240 sec) + pframe[mdns_offset + 11] = 16; // length of ipv6 addr. + _rtw_memcpy(pframe + mdns_offset + 12, &pwrctl->wowlan_war_offload_ipv6.ipv6_addr[0], 16); + mdns_offset += (2 + 26); + + /* 5. PTR rsp */ + pframe[mdns_offset] = 0x05; // TLV(T) + pframe[mdns_offset + 1] = 13 + pwrctl->wowlan_war_offload_mdns_domain_name_len; // TLV(L) + pframe[mdns_offset + 3] = 0x0c; // rsp type (aaaa) + pframe[mdns_offset + 5] = 0x01; // cache flush + class + pframe[mdns_offset + 8] = 0x1c; // ttl + pframe[mdns_offset + 9] = 0x20; // ttl (7200 sec) + pframe[mdns_offset + 11] = 3 + pwrctl->wowlan_war_offload_mdns_domain_name_len; // data length + pframe[mdns_offset + 12] = pwrctl->wowlan_war_offload_mdns_domain_name_len; // domain name length + _rtw_memcpy(pframe + mdns_offset + 13, &pwrctl->wowlan_war_offload_mdns_domain_name, + pwrctl->wowlan_war_offload_mdns_domain_name_len); + pframe[mdns_offset + 13 + pwrctl->wowlan_war_offload_mdns_domain_name_len] = 0xc0; // message compression + mdns_offset += (2 + 13 + pwrctl->wowlan_war_offload_mdns_domain_name_len); + + /* 6. TXT in PTR rsp */ + pframe[mdns_offset] = 0x06; // TLV(T) + pframe[mdns_offset + 1] = 31; // TLV(L) + _rtw_memcpy(pframe + mdns_offset + 2, &txt_in_ptr, 31); + mdns_offset += (2 + 31); + + /* 7. TXT rsp */ + pframe[mdns_offset] = 0x07; // TLV(T) + mdns_offset += 1; + _rtw_memcpy(pframe + mdns_offset, &pwrctl->wowlan_war_offload_mdns_txt_rsp_num, 1); // NUM + mdns_offset += 1; + + for(i=0; iwowlan_war_offload_mdns_txt_rsp_num; i++) + { + u16 txt_rsp_len = pwrctl->wowlan_war_offload_mdns_txt_rsp[i].txt_len; + + if(pwrctl->wowlan_war_offload_mdns_txt_rsp[i].txt_len==0) + { + _rtw_memcpy(pframe + mdns_offset, &txt_rsp_len, 2); + mdns_offset += ( 2 + txt_rsp_len ); + continue; + } + + txt_rsp_len += 10; + _rtw_memcpy(pframe + mdns_offset, &txt_rsp_len, 2); + pframe[mdns_offset + 3] = 0x10; // rsp type (txt) + pframe[mdns_offset + 5] = 0x01; // cache flush + class + pframe[mdns_offset + 8] = 0x1c; // ttl + pframe[mdns_offset + 9] = 0x20; // ttl (7200 sec) + pframe[mdns_offset + 10] = (u8) ((pwrctl->wowlan_war_offload_mdns_txt_rsp[i].txt_len & 0xff00) >> 8); + pframe[mdns_offset + 11] = (u8) (pwrctl->wowlan_war_offload_mdns_txt_rsp[i].txt_len & 0x00ff); + _rtw_memcpy(pframe + mdns_offset + 12, &pwrctl->wowlan_war_offload_mdns_txt_rsp[i].txt, + pwrctl->wowlan_war_offload_mdns_txt_rsp[i].txt_len); + mdns_offset += ( 2 + txt_rsp_len ); + } + + CurtPktPageNum = (u8)PageNum(mdns_offset - index, page_size)+1; + *page_num += CurtPktPageNum; + *total_pkt_len = index + (page_size * CurtPktPageNum); + index += (CurtPktPageNum * page_size); + } +#endif /* defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) */ + +#ifdef CONFIG_OFFLOAD_MDNS_V4 + if (WAR_MDNS_V4_RSP_EN & pwrctl->wowlan_war_offload_ctrl) { + rsvd_page_loc->LocMdnsv4 = *page_num; + RTW_INFO("LocMdnsv4: %d\n", rsvd_page_loc->LocMdnsv4); + + rtw_hal_construct_mdns_rsp_v4(adapter, &pframe[index], &buf_len, pmlmeinfo->ip_addr); + rtw_hal_fill_fake_txdesc(adapter, &pframe[index - tx_desc], buf_len, _FALSE, _FALSE, _TRUE); + CurtPktPageNum = 16; + *page_num += CurtPktPageNum; + index += (CurtPktPageNum * page_size); + } +#endif /* CONFIG_OFFLOAD_MDNS_V4 */ + +#ifdef CONFIG_OFFLOAD_MDNS_V6 + if (WAR_MDNS_V6_RSP_EN & pwrctl->wowlan_war_offload_ctrl) { + rsvd_page_loc->LocMdnsv6 = *page_num; + RTW_INFO("LocMdnsv6: %d\n", rsvd_page_loc->LocMdnsv6); + + rtw_hal_construct_mdns_rsp_v6(adapter, &pframe[index], &buf_len, pmlmeinfo->ip_addr); + rtw_hal_fill_fake_txdesc(adapter, &pframe[index - tx_desc], buf_len, _FALSE, _FALSE, _TRUE); + CurtPktPageNum = 16; + *page_num += CurtPktPageNum; + index += (CurtPktPageNum * page_size); + } +#endif /* CONFIG_OFFLOAD_MDNS_V6 */ + +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) + *(pframe+tmp_idx+25-tx_desc) = rsvd_page_loc->LocMdnsPara; + *(pframe+tmp_idx+26-tx_desc) = rsvd_page_loc->LocMdnsv4; + *(pframe+tmp_idx+27-tx_desc) = rsvd_page_loc->LocMdnsv6; +#endif /* defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) */ + + } + //rtw_dump_rsvd_page(RTW_DBGDUMP, adapter, rsvd_page_loc->LocIpParm, 46); +#endif /* CONFIG_WAR_OFFLOAD */ + + + /*Reserve 1 page for AOAC report*/ + rsvd_page_loc->LocAOACReport = *page_num; + RTW_INFO("LocAOACReport: %d\n", rsvd_page_loc->LocAOACReport); + *page_num += 1; + *total_pkt_len = index + (page_size * 1); + RSVD_PAGE_CFG("WOW-AOAC", 1, *page_num, *total_pkt_len); + } else { +#ifdef CONFIG_PNO_SUPPORT + if (pwrctl->wowlan_in_resume == _FALSE && + pwrctl->pno_inited == _TRUE) { + + /* Broadcast Probe Request */ + rsvd_page_loc->LocProbePacket = *page_num; + + RTW_INFO("loc_probe_req: %d\n", + rsvd_page_loc->LocProbePacket); + + rtw_hal_construct_ProbeReq( + adapter, + &pframe[index], + &ProbeReqLength, + NULL); + + rtw_hal_fill_fake_txdesc(adapter, + &pframe[index - tx_desc], + ProbeReqLength, _FALSE, _FALSE, _FALSE); + + CurtPktPageNum = + (u8)PageNum(tx_desc + ProbeReqLength, page_size); + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-ProbeReq", CurtPktPageNum, *page_num, 0); + + /* Hidden SSID Probe Request */ + ssid_num = pwrctl->pnlo_info->hidden_ssid_num; + + for (pno_index = 0 ; pno_index < ssid_num ; pno_index++) { + pwrctl->pnlo_info->loc_probe_req[pno_index] = + *page_num; + + rtw_hal_construct_ProbeReq( + adapter, + &pframe[index], + &ProbeReqLength, + &pwrctl->pno_ssid_list->node[pno_index]); + + rtw_hal_fill_fake_txdesc(adapter, + &pframe[index - tx_desc], + ProbeReqLength, _FALSE, _FALSE, _FALSE); + + CurtPktPageNum = + (u8)PageNum(tx_desc + ProbeReqLength, page_size); + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-ProbeReq", CurtPktPageNum, *page_num, 0); + } + + /* PNO INFO Page */ + rsvd_page_loc->LocPNOInfo = *page_num; + RTW_INFO("LocPNOInfo: %d\n", rsvd_page_loc->LocPNOInfo); + rtw_hal_construct_PNO_info(adapter, + &pframe[index - tx_desc], + &PNOLength); + + CurtPktPageNum = (u8)PageNum(PNOLength, page_size); + *page_num += CurtPktPageNum; + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-PNOInfo", CurtPktPageNum, *page_num, 0); + + /* Scan Info Page */ + rsvd_page_loc->LocScanInfo = *page_num; + RTW_INFO("LocScanInfo: %d\n", rsvd_page_loc->LocScanInfo); + rtw_hal_construct_scan_info(adapter, + &pframe[index - tx_desc], + &ScanInfoLength); + + CurtPktPageNum = (u8)PageNum(ScanInfoLength, page_size); + *page_num += CurtPktPageNum; + *total_pkt_len = index + ScanInfoLength; + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-ScanInfo", CurtPktPageNum, *page_num, *total_pkt_len); + } +#endif /* CONFIG_PNO_SUPPORT */ + } +} + +static void rtw_hal_gate_bb(_adapter *adapter, bool stop) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + u8 i = 0, val8 = 0, empty = _FAIL; + + if (stop) { + /* checking TX queue status */ + for (i = 0 ; i < 5 ; i++) { + rtw_hal_get_hwreg(adapter, HW_VAR_CHK_MGQ_CPU_EMPTY, &empty); + if (empty) { + break; + } else { + RTW_WARN("%s: MGQ_CPU is busy(%d)!\n", + __func__, i); + rtw_mdelay_os(10); + } + } + + if (val8 == 5) + RTW_ERR("%s: Polling MGQ_CPU empty fail!\n", __func__); + + /* Pause TX*/ + pwrpriv->wowlan_txpause_status = rtw_read8(adapter, REG_TXPAUSE); + rtw_write8(adapter, REG_TXPAUSE, 0xff); + val8 = rtw_read8(adapter, REG_SYS_FUNC_EN); + val8 &= ~BIT(0); + rtw_write8(adapter, REG_SYS_FUNC_EN, val8); + RTW_INFO("%s: BB gated: 0x%02x, store TXPAUSE: %02x\n", + __func__, + rtw_read8(adapter, REG_SYS_FUNC_EN), + pwrpriv->wowlan_txpause_status); + } else { + val8 = rtw_read8(adapter, REG_SYS_FUNC_EN); + val8 |= BIT(0); + rtw_write8(adapter, REG_SYS_FUNC_EN, val8); + RTW_INFO("%s: BB release: 0x%02x, recover TXPAUSE:%02x\n", + __func__, rtw_read8(adapter, REG_SYS_FUNC_EN), + pwrpriv->wowlan_txpause_status); + /* release TX*/ + rtw_write8(adapter, REG_TXPAUSE, pwrpriv->wowlan_txpause_status); + } +} + +static u8 rtw_hal_wow_pattern_generate(_adapter *adapter, u8 idx, struct rtl_wow_pattern *pwow_pattern) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + u8 *pattern; + u8 len = 0; + u8 *mask; + + u8 mask_hw[MAX_WKFM_SIZE] = {0}; + u8 content[MAX_WKFM_PATTERN_SIZE] = {0}; + u8 broadcast_addr[6] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 multicast_addr1[2] = {0x33, 0x33}; + u8 multicast_addr2[3] = {0x01, 0x00, 0x5e}; + u8 mask_len = 0; + u8 mac_addr[ETH_ALEN] = {0}; + u16 count = 0; + int i; + + if (pwrctl->wowlan_pattern_idx > MAX_WKFM_CAM_NUM) { + RTW_INFO("%s pattern_idx is more than MAX_FMC_NUM: %d\n", + __func__, MAX_WKFM_CAM_NUM); + return _FAIL; + } + + pattern = pwrctl->patterns[idx].content; + len = pwrctl->patterns[idx].len; + mask = pwrctl->patterns[idx].mask; + + _rtw_memcpy(mac_addr, adapter_mac_addr(adapter), ETH_ALEN); + _rtw_memset(pwow_pattern, 0, sizeof(struct rtl_wow_pattern)); + + mask_len = DIV_ROUND_UP(len, 8); + + /* 1. setup A1 table */ + if (memcmp(pattern, broadcast_addr, ETH_ALEN) == 0) + pwow_pattern->type = PATTERN_BROADCAST; + else if (memcmp(pattern, multicast_addr1, 2) == 0) + pwow_pattern->type = PATTERN_MULTICAST; + else if (memcmp(pattern, multicast_addr2, 3) == 0) + pwow_pattern->type = PATTERN_MULTICAST; + else if (memcmp(pattern, mac_addr, ETH_ALEN) == 0) + pwow_pattern->type = PATTERN_UNICAST; + else + pwow_pattern->type = PATTERN_INVALID; + + /* translate mask from os to mask for hw */ + + /****************************************************************************** + * pattern from OS uses 'ethenet frame', like this: + + | 6 | 6 | 2 | 20 | Variable | 4 | + |--------+--------+------+-----------+------------+-----| + | 802.3 Mac Header | IP Header | TCP Packet | FCS | + | DA | SA | Type | + + * BUT, packet catched by our HW is in '802.11 frame', begin from LLC, + + | 24 or 30 | 6 | 2 | 20 | Variable | 4 | + |-------------------+--------+------+-----------+------------+-----| + | 802.11 MAC Header | LLC | IP Header | TCP Packet | FCS | + | Others | Tpye | + + * Therefore, we need translate mask_from_OS to mask_to_hw. + * We should left-shift mask by 6 bits, then set the new bit[0~5] = 0, + * because new mask[0~5] means 'SA', but our HW packet begins from LLC, + * bit[0~5] corresponds to first 6 Bytes in LLC, they just don't match. + ******************************************************************************/ + /* Shift 6 bits */ + for (i = 0; i < mask_len - 1; i++) { + mask_hw[i] = mask[i] >> 6; + mask_hw[i] |= (mask[i + 1] & 0x3F) << 2; + } + + mask_hw[i] = (mask[i] >> 6) & 0x3F; + /* Set bit 0-5 to zero */ + mask_hw[0] &= 0xC0; + + for (i = 0; i < (MAX_WKFM_SIZE / 4); i++) { + pwow_pattern->mask[i] = mask_hw[i * 4]; + pwow_pattern->mask[i] |= (mask_hw[i * 4 + 1] << 8); + pwow_pattern->mask[i] |= (mask_hw[i * 4 + 2] << 16); + pwow_pattern->mask[i] |= (mask_hw[i * 4 + 3] << 24); + } + + /* To get the wake up pattern from the mask. + * We do not count first 12 bits which means + * DA[6] and SA[6] in the pattern to match HW design. */ + count = 0; + for (i = 12; i < len; i++) { + if ((mask[i / 8] >> (i % 8)) & 0x01) { + content[count] = pattern[i]; + count++; + } + } + + pwow_pattern->crc = rtw_calc_crc(content, count); + + if (pwow_pattern->crc != 0) { + if (pwow_pattern->type == PATTERN_INVALID) + pwow_pattern->type = PATTERN_VALID; + } + + return _SUCCESS; +} + +void rtw_dump_wow_pattern(void *sel, struct rtl_wow_pattern *pwow_pattern, u8 idx) +{ + int j; + + RTW_PRINT_SEL(sel, "=======WOW CAM-ID[%d]=======\n", idx); + RTW_PRINT_SEL(sel, "[WOW CAM] type:%d\n", pwow_pattern->type); + RTW_PRINT_SEL(sel, "[WOW CAM] crc:0x%04x\n", pwow_pattern->crc); + for (j = 0; j < 4; j++) + RTW_PRINT_SEL(sel, "[WOW CAM] Mask:0x%08x\n", pwow_pattern->mask[j]); +} +/*bit definition of pattern match format*/ +#define WOW_VALID_BIT BIT31 +#ifndef CONFIG_WOW_PATTERN_IN_TXFIFO +#define WOW_BC_BIT BIT26 +#define WOW_MC_BIT BIT25 +#define WOW_UC_BIT BIT24 +#else +#define WOW_BC_BIT BIT18 +#define WOW_UC_BIT BIT17 +#define WOW_MC_BIT BIT16 +#endif /*CONFIG_WOW_PATTERN_IN_TXFIFO*/ + +#ifndef CONFIG_WOW_PATTERN_HW_CAM +#ifndef CONFIG_WOW_PATTERN_IN_TXFIFO +static void rtw_hal_reset_mac_rx(_adapter *adapter) +{ + u8 val8 = 0; + /* Set REG_CR bit1, bit3, bit7 to 0*/ + val8 = rtw_read8(adapter, REG_CR); + val8 &= 0x75; + rtw_write8(adapter, REG_CR, val8); + val8 = rtw_read8(adapter, REG_CR); + /* Set REG_CR bit1, bit3, bit7 to 1*/ + val8 |= 0x8a; + rtw_write8(adapter, REG_CR, val8); + RTW_INFO("0x%04x: %02x\n", REG_CR, rtw_read8(adapter, REG_CR)); +} +static void rtw_hal_set_wow_rxff_boundary(_adapter *adapter, bool wow_mode) +{ + u8 val8 = 0; + u16 rxff_bndy = 0; + u32 rx_dma_buff_sz = 0; + + val8 = rtw_read8(adapter, REG_FIFOPAGE + 3); + if (val8 != 0) + RTW_INFO("%s:[%04x]some PKTs in TXPKTBUF\n", + __func__, (REG_FIFOPAGE + 3)); + + rtw_hal_reset_mac_rx(adapter); + + if (wow_mode) { + rtw_hal_get_def_var(adapter, HAL_DEF_RX_DMA_SZ_WOW, + (u8 *)&rx_dma_buff_sz); + rxff_bndy = rx_dma_buff_sz - 1; + + rtw_write16(adapter, (REG_TRXFF_BNDY + 2), rxff_bndy); + RTW_INFO("%s: wow mode, 0x%04x: 0x%04x\n", __func__, + REG_TRXFF_BNDY + 2, + rtw_read16(adapter, (REG_TRXFF_BNDY + 2))); + } else { + rtw_hal_get_def_var(adapter, HAL_DEF_RX_DMA_SZ, + (u8 *)&rx_dma_buff_sz); + rxff_bndy = rx_dma_buff_sz - 1; + rtw_write16(adapter, (REG_TRXFF_BNDY + 2), rxff_bndy); + RTW_INFO("%s: normal mode, 0x%04x: 0x%04x\n", __func__, + REG_TRXFF_BNDY + 2, + rtw_read16(adapter, (REG_TRXFF_BNDY + 2))); + } +} +#endif /* CONFIG_WOW_PATTERN_IN_TXFIFO*/ +#ifndef CONFIG_WOW_PATTERN_IN_TXFIFO +bool rtw_read_from_frame_mask(_adapter *adapter, u8 idx) +{ + u32 data_l = 0, data_h = 0, rx_dma_buff_sz = 0, page_sz = 0; + u16 offset, rx_buf_ptr = 0; + u16 cam_start_offset = 0; + u16 ctrl_l = 0, ctrl_h = 0; + u8 count = 0, tmp = 0; + int i = 0; + bool res = _TRUE; + + if (idx > MAX_WKFM_CAM_NUM) { + RTW_INFO("[Error]: %s, pattern index is out of range\n", + __func__); + return _FALSE; + } + + rtw_hal_get_def_var(adapter, HAL_DEF_RX_DMA_SZ_WOW, + (u8 *)&rx_dma_buff_sz); + + if (rx_dma_buff_sz == 0) { + RTW_INFO("[Error]: %s, rx_dma_buff_sz is 0!!\n", __func__); + return _FALSE; + } + + rtw_hal_get_def_var(adapter, HAL_DEF_RX_PAGE_SIZE, (u8 *)&page_sz); + + if (page_sz == 0) { + RTW_INFO("[Error]: %s, page_sz is 0!!\n", __func__); + return _FALSE; + } + + offset = (u16)PageNum(rx_dma_buff_sz, page_sz); + cam_start_offset = offset * page_sz; + + ctrl_l = 0x0; + ctrl_h = 0x0; + + /* Enable RX packet buffer access */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, RXPKT_BUF_SELECT); + + /* Read the WKFM CAM */ + for (i = 0; i < (WKFMCAM_ADDR_NUM / 2); i++) { + /* + * Set Rx packet buffer offset. + * RxBufer pointer increases 1, we can access 8 bytes in Rx packet buffer. + * CAM start offset (unit: 1 byte) = Index*WKFMCAM_SIZE + * RxBufer pointer addr = (CAM start offset + per entry offset of a WKFMCAM)/8 + * * Index: The index of the wake up frame mask + * * WKFMCAM_SIZE: the total size of one WKFM CAM + * * per entry offset of a WKFM CAM: Addr i * 4 bytes + */ + rx_buf_ptr = + (cam_start_offset + idx * WKFMCAM_SIZE + i * 8) >> 3; + rtw_write16(adapter, REG_PKTBUF_DBG_CTRL, rx_buf_ptr); + + rtw_write16(adapter, REG_RXPKTBUF_CTRL, ctrl_l); + data_l = rtw_read32(adapter, REG_PKTBUF_DBG_DATA_L); + data_h = rtw_read32(adapter, REG_PKTBUF_DBG_DATA_H); + + RTW_INFO("[%d]: %08x %08x\n", i, data_h, data_l); + + count = 0; + + do { + tmp = rtw_read8(adapter, REG_RXPKTBUF_CTRL); + rtw_udelay_os(2); + count++; + } while (!tmp && count < 100); + + if (count >= 100) { + RTW_INFO("%s count:%d\n", __func__, count); + res = _FALSE; + } + } + + /* Disable RX packet buffer access */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, + DISABLE_TRXPKT_BUF_ACCESS); + return res; +} + +bool rtw_write_to_frame_mask(_adapter *adapter, u8 idx, + struct rtl_wow_pattern *context) +{ + u32 data = 0, rx_dma_buff_sz = 0, page_sz = 0; + u16 offset, rx_buf_ptr = 0; + u16 cam_start_offset = 0; + u16 ctrl_l = 0, ctrl_h = 0; + u8 count = 0, tmp = 0; + int res = 0, i = 0; + + if (idx > MAX_WKFM_CAM_NUM) { + RTW_INFO("[Error]: %s, pattern index is out of range\n", + __func__); + return _FALSE; + } + + rtw_hal_get_def_var(adapter, HAL_DEF_RX_DMA_SZ_WOW, + (u8 *)&rx_dma_buff_sz); + + if (rx_dma_buff_sz == 0) { + RTW_INFO("[Error]: %s, rx_dma_buff_sz is 0!!\n", __func__); + return _FALSE; + } + + rtw_hal_get_def_var(adapter, HAL_DEF_RX_PAGE_SIZE, (u8 *)&page_sz); + + if (page_sz == 0) { + RTW_INFO("[Error]: %s, page_sz is 0!!\n", __func__); + return _FALSE; + } + + offset = (u16)PageNum(rx_dma_buff_sz, page_sz); + + cam_start_offset = offset * page_sz; + + if (IS_HARDWARE_TYPE_8188E(adapter)) { + ctrl_l = 0x0001; + ctrl_h = 0x0001; + } else { + ctrl_l = 0x0f01; + ctrl_h = 0xf001; + } + + /* Enable RX packet buffer access */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, RXPKT_BUF_SELECT); + + /* Write the WKFM CAM */ + for (i = 0; i < WKFMCAM_ADDR_NUM; i++) { + /* + * Set Rx packet buffer offset. + * RxBufer pointer increases 1, we can access 8 bytes in Rx packet buffer. + * CAM start offset (unit: 1 byte) = Index*WKFMCAM_SIZE + * RxBufer pointer addr = (CAM start offset + per entry offset of a WKFMCAM)/8 + * * Index: The index of the wake up frame mask + * * WKFMCAM_SIZE: the total size of one WKFM CAM + * * per entry offset of a WKFM CAM: Addr i * 4 bytes + */ + rx_buf_ptr = + (cam_start_offset + idx * WKFMCAM_SIZE + i * 4) >> 3; + rtw_write16(adapter, REG_PKTBUF_DBG_CTRL, rx_buf_ptr); + + if (i == 0) { + if (context->type == PATTERN_VALID) + data = WOW_VALID_BIT; + else if (context->type == PATTERN_BROADCAST) + data = WOW_VALID_BIT | WOW_BC_BIT; + else if (context->type == PATTERN_MULTICAST) + data = WOW_VALID_BIT | WOW_MC_BIT; + else if (context->type == PATTERN_UNICAST) + data = WOW_VALID_BIT | WOW_UC_BIT; + + if (context->crc != 0) + data |= context->crc; + + rtw_write32(adapter, REG_PKTBUF_DBG_DATA_L, data); + rtw_write16(adapter, REG_RXPKTBUF_CTRL, ctrl_l); + } else if (i == 1) { + data = 0; + rtw_write32(adapter, REG_PKTBUF_DBG_DATA_H, data); + rtw_write16(adapter, REG_RXPKTBUF_CTRL, ctrl_h); + } else if (i == 2 || i == 4) { + data = context->mask[i - 2]; + rtw_write32(adapter, REG_PKTBUF_DBG_DATA_L, data); + /* write to RX packet buffer*/ + rtw_write16(adapter, REG_RXPKTBUF_CTRL, ctrl_l); + } else if (i == 3 || i == 5) { + data = context->mask[i - 2]; + rtw_write32(adapter, REG_PKTBUF_DBG_DATA_H, data); + /* write to RX packet buffer*/ + rtw_write16(adapter, REG_RXPKTBUF_CTRL, ctrl_h); + } + + count = 0; + do { + tmp = rtw_read8(adapter, REG_RXPKTBUF_CTRL); + rtw_udelay_os(2); + count++; + } while (tmp && count < 100); + + if (count >= 100) + res = _FALSE; + else + res = _TRUE; + } + + /* Disable RX packet buffer access */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, + DISABLE_TRXPKT_BUF_ACCESS); + + return res; +} +#else /* CONFIG_WOW_PATTERN_IN_TXFIFO */ +bool rtw_read_from_frame_mask(_adapter *adapter, u8 idx) +{ + u32 data_l = 0, data_h = 0, rx_dma_buff_sz = 0, page_sz = 0; + u16 tx_page_start, tx_buf_ptr = 0; + u16 cam_start_offset = 0; + u16 ctrl_l = 0, ctrl_h = 0; + u8 count = 0, tmp = 0, last_entry = 0; + int i = 0; + bool res = _TRUE; + + if (idx > MAX_WKFM_CAM_NUM) { + RTW_INFO("[Error]: %s, pattern index is out of range\n", + __func__); + return _FALSE; + } + + rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_SIZE, (u8 *)&page_sz); + if (page_sz == 0) { + RTW_INFO("[Error]: %s, page_sz is 0!!\n", __func__); + return _FALSE; + } + + rtw_hal_get_def_var(adapter, HAL_DEF_TX_BUFFER_LAST_ENTRY, (u8 *)&last_entry); + if (last_entry == 0) { + RTW_INFO("[Error]: %s, last entry of tx buffer is 0!!\n", __func__); + return _FALSE; + } + + /* use the last 2 pages for wow pattern e.g. 0xfe and 0xff */ + tx_page_start = last_entry - 1; + cam_start_offset = tx_page_start * page_sz / 8; + ctrl_l = 0x0; + ctrl_h = 0x0; + + /* Enable TX packet buffer access */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, TXPKT_BUF_SELECT); + + /* Read the WKFM CAM */ + for (i = 0; i < (WKFMCAM_ADDR_NUM / 2); i++) { + /* + * Set Tx packet buffer offset. + * TxBufer pointer increases 1, we can access 8 bytes in Tx packet buffer. + * CAM start offset (unit: 1 byte) = Index*WKFMCAM_SIZE + * TxBufer pointer addr = (CAM start offset + per entry offset of a WKFMCAM)/8 + * * Index: The index of the wake up frame mask + * * WKFMCAM_SIZE: the total size of one WKFM CAM + * * per entry offset of a WKFM CAM: Addr i * 4 bytes + */ + tx_buf_ptr = + (cam_start_offset + idx * WKFMCAM_SIZE + i * 8) >> 3; + rtw_write16(adapter, REG_PKTBUF_DBG_CTRL, tx_buf_ptr); + rtw_write16(adapter, REG_RXPKTBUF_CTRL, ctrl_l); + data_l = rtw_read32(adapter, REG_PKTBUF_DBG_DATA_L); + data_h = rtw_read32(adapter, REG_PKTBUF_DBG_DATA_H); + + RTW_INFO("[%d]: %08x %08x\n", i, data_h, data_l); + + count = 0; + + do { + tmp = rtw_read32(adapter, REG_PKTBUF_DBG_CTRL) & BIT23; + rtw_udelay_os(2); + count++; + } while (!tmp && count < 100); + + if (count >= 100) { + RTW_INFO("%s count:%d\n", __func__, count); + res = _FALSE; + } + } + + /* Disable RX packet buffer access */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, + DISABLE_TRXPKT_BUF_ACCESS); + return res; +} + +bool rtw_write_to_frame_mask(_adapter *adapter, u8 idx, + struct rtl_wow_pattern *context) +{ + u32 tx_page_start = 0, page_sz = 0; + u16 tx_buf_ptr = 0; + u16 cam_start_offset = 0; + u32 data_l = 0, data_h = 0; + u8 count = 0, tmp = 0, last_entry = 0; + int res = 0, i = 0; + + if (idx > MAX_WKFM_CAM_NUM) { + RTW_INFO("[Error]: %s, pattern index is out of range\n", + __func__); + return _FALSE; + } + + rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_SIZE, (u8 *)&page_sz); + if (page_sz == 0) { + RTW_INFO("[Error]: %s, page_sz is 0!!\n", __func__); + return _FALSE; + } + + rtw_hal_get_def_var(adapter, HAL_DEF_TX_BUFFER_LAST_ENTRY, (u8 *)&last_entry); + if (last_entry == 0) { + RTW_INFO("[Error]: %s, last entry of tx buffer is 0!!\n", __func__); + return _FALSE; + } + + /* use the last 2 pages for wow pattern e.g. 0xfe and 0xff */ + tx_page_start = last_entry - 1; + cam_start_offset = tx_page_start * page_sz / 8; + + /* Write the PATTERN location to BIT_TXBUF_WKCAM_OFFSET */ + rtw_write8(adapter, REG_TXBUF_WKCAM_OFFSET, cam_start_offset & 0xFF); + rtw_write8(adapter, REG_TXBUF_WKCAM_OFFSET + 1, (cam_start_offset >> 8) & 0xFF); + /* Enable TX packet buffer access */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, TXPKT_BUF_SELECT); + + /* Write the WKFM CAM */ + for (i = 0; i < WKFMCAM_ADDR_NUM / 2; i++) { + /* + * Set Tx packet buffer offset. + * TxBufer pointer increases 1, we can access 8 bytes in Rx packet buffer. + * CAM start offset (unit: 1 byte) = Index*WKFMCAM_SIZE + * TxBufer pointer addr = (CAM start offset + per entry offset of a WKFMCAM)/8 + * * Index: The index of the wake up frame mask + * * WKFMCAM_SIZE: the total size of one WKFM CAM + * * per entry offset of a WKFM CAM: Addr i * 4 bytes + */ + tx_buf_ptr = cam_start_offset + ((idx * WKFMCAM_SIZE + i * 8) >> 3); + + if (i == 0) { + if (context->type == PATTERN_VALID) + data_l = WOW_VALID_BIT; + else if (context->type == PATTERN_BROADCAST) + data_l = WOW_VALID_BIT | WOW_BC_BIT; + else if (context->type == PATTERN_MULTICAST) + data_l = WOW_VALID_BIT | WOW_MC_BIT; + else if (context->type == PATTERN_UNICAST) + data_l = WOW_VALID_BIT | WOW_UC_BIT; + + if (context->crc != 0) + data_l |= context->crc; + + rtw_write32(adapter, REG_PKTBUF_DBG_DATA_L, data_l); + } else { + data_l = context->mask[i * 2 - 2]; + data_h = context->mask[i * 2 - 1]; + rtw_write32(adapter, REG_PKTBUF_DBG_DATA_L, data_l); + rtw_write32(adapter, REG_PKTBUF_DBG_DATA_H, data_h); + } + + rtw_write32(adapter, REG_PKTBUF_DBG_CTRL, (tx_buf_ptr & 0x1FFF) | BIT23 | (0xff <<24)); + count = 0; + do { + tmp = rtw_read32(adapter, REG_PKTBUF_DBG_CTRL) & BIT23; + rtw_udelay_os(2); + count++; + } while (tmp && count < 100); + + if (count >= 100) { + res = _FALSE; + RTW_INFO("%s write failed\n", __func__); + } else { + res = _TRUE; + RTW_INFO("%s write OK\n", __func__); + } + } + + /* Disable TX packet buffer access */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, DISABLE_TRXPKT_BUF_ACCESS); + return res; +} +#endif /* CONFIG_WOW_PATTERN_IN_TXFIFO */ + +void rtw_clean_pattern(_adapter *adapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct rtl_wow_pattern zero_pattern; + int i = 0; + + _rtw_memset(&zero_pattern, 0, sizeof(struct rtl_wow_pattern)); + + zero_pattern.type = PATTERN_INVALID; + + for (i = 0; i < MAX_WKFM_CAM_NUM; i++) + rtw_write_to_frame_mask(adapter, i, &zero_pattern); + + rtw_write8(adapter, REG_WKFMCAM_NUM, 0); +} +#if 0 +static int rtw_hal_set_pattern(_adapter *adapter, u8 *pattern, + u8 len, u8 *mask, u8 idx) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct mlme_ext_priv *pmlmeext = NULL; + struct mlme_ext_info *pmlmeinfo = NULL; + struct rtl_wow_pattern wow_pattern; + u8 mask_hw[MAX_WKFM_SIZE] = {0}; + u8 content[MAX_WKFM_PATTERN_SIZE] = {0}; + u8 broadcast_addr[6] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 multicast_addr1[2] = {0x33, 0x33}; + u8 multicast_addr2[3] = {0x01, 0x00, 0x5e}; + u8 res = _FALSE, index = 0, mask_len = 0; + u8 mac_addr[ETH_ALEN] = {0}; + u16 count = 0; + int i, j; + + if (pwrctl->wowlan_pattern_idx > MAX_WKFM_CAM_NUM) { + RTW_INFO("%s pattern_idx is more than MAX_FMC_NUM: %d\n", + __func__, MAX_WKFM_CAM_NUM); + return _FALSE; + } + + pmlmeext = &adapter->mlmeextpriv; + pmlmeinfo = &pmlmeext->mlmext_info; + _rtw_memcpy(mac_addr, adapter_mac_addr(adapter), ETH_ALEN); + _rtw_memset(&wow_pattern, 0, sizeof(struct rtl_wow_pattern)); + + mask_len = DIV_ROUND_UP(len, 8); + + /* 1. setup A1 table */ + if (memcmp(pattern, broadcast_addr, ETH_ALEN) == 0) + wow_pattern.type = PATTERN_BROADCAST; + else if (memcmp(pattern, multicast_addr1, 2) == 0) + wow_pattern.type = PATTERN_MULTICAST; + else if (memcmp(pattern, multicast_addr2, 3) == 0) + wow_pattern.type = PATTERN_MULTICAST; + else if (memcmp(pattern, mac_addr, ETH_ALEN) == 0) + wow_pattern.type = PATTERN_UNICAST; + else + wow_pattern.type = PATTERN_INVALID; + + /* translate mask from os to mask for hw */ + +/****************************************************************************** + * pattern from OS uses 'ethenet frame', like this: + + | 6 | 6 | 2 | 20 | Variable | 4 | + |--------+--------+------+-----------+------------+-----| + | 802.3 Mac Header | IP Header | TCP Packet | FCS | + | DA | SA | Type | + + * BUT, packet catched by our HW is in '802.11 frame', begin from LLC, + + | 24 or 30 | 6 | 2 | 20 | Variable | 4 | + |-------------------+--------+------+-----------+------------+-----| + | 802.11 MAC Header | LLC | IP Header | TCP Packet | FCS | + | Others | Tpye | + + * Therefore, we need translate mask_from_OS to mask_to_hw. + * We should left-shift mask by 6 bits, then set the new bit[0~5] = 0, + * because new mask[0~5] means 'SA', but our HW packet begins from LLC, + * bit[0~5] corresponds to first 6 Bytes in LLC, they just don't match. + ******************************************************************************/ + /* Shift 6 bits */ + for (i = 0; i < mask_len - 1; i++) { + mask_hw[i] = mask[i] >> 6; + mask_hw[i] |= (mask[i + 1] & 0x3F) << 2; + } + + mask_hw[i] = (mask[i] >> 6) & 0x3F; + /* Set bit 0-5 to zero */ + mask_hw[0] &= 0xC0; + + for (i = 0; i < (MAX_WKFM_SIZE / 4); i++) { + wow_pattern.mask[i] = mask_hw[i * 4]; + wow_pattern.mask[i] |= (mask_hw[i * 4 + 1] << 8); + wow_pattern.mask[i] |= (mask_hw[i * 4 + 2] << 16); + wow_pattern.mask[i] |= (mask_hw[i * 4 + 3] << 24); + } + + /* To get the wake up pattern from the mask. + * We do not count first 12 bits which means + * DA[6] and SA[6] in the pattern to match HW design. */ + count = 0; + for (i = 12; i < len; i++) { + if ((mask[i / 8] >> (i % 8)) & 0x01) { + content[count] = pattern[i]; + count++; + } + } + + wow_pattern.crc = rtw_calc_crc(content, count); + + if (wow_pattern.crc != 0) { + if (wow_pattern.type == PATTERN_INVALID) + wow_pattern.type = PATTERN_VALID; + } + + index = idx; + + if (!pwrctl->bInSuspend) + index += 2; + + /* write pattern */ + res = rtw_write_to_frame_mask(adapter, index, &wow_pattern); + + if (res == _FALSE) + RTW_INFO("%s: ERROR!! idx: %d write_to_frame_mask_cam fail\n", + __func__, idx); + + return res; +} +#endif + +void rtw_fill_pattern(_adapter *adapter) +{ + int i = 0, total = 0, index; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct rtl_wow_pattern wow_pattern; + + total = pwrpriv->wowlan_pattern_idx; + + if (total > MAX_WKFM_CAM_NUM) + total = MAX_WKFM_CAM_NUM; + + for (i = 0 ; i < total ; i++) { + if (_SUCCESS == rtw_hal_wow_pattern_generate(adapter, i, &wow_pattern)) { + + index = i; + if (!pwrpriv->bInSuspend) + index += 2; + rtw_dump_wow_pattern(RTW_DBGDUMP, &wow_pattern, i); + if (rtw_write_to_frame_mask(adapter, index, &wow_pattern) == _FALSE) + RTW_INFO("%s: ERROR!! idx: %d write_to_frame_mask_cam fail\n", __func__, i); + } + + } + rtw_write8(adapter, REG_WKFMCAM_NUM, total); + +} + +#else /*CONFIG_WOW_PATTERN_HW_CAM*/ + +#define WOW_CAM_ACCESS_TIMEOUT_MS 200 +static u32 _rtw_wow_pattern_read_cam(_adapter *adapter, u8 addr) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + _mutex *mutex = &pwrpriv->wowlan_pattern_cam_mutex; + + u32 rdata = 0; + u32 cnt = 0; + systime start = 0; + u8 timeout = 0; + u8 rst = _FALSE; + + _enter_critical_mutex(mutex, NULL); + + rtw_write32(adapter, REG_WKFMCAM_CMD, BIT_WKFCAM_POLLING_V1 | BIT_WKFCAM_ADDR_V2(addr)); + + start = rtw_get_current_time(); + while (1) { + if (rtw_is_surprise_removed(adapter)) + break; + + cnt++; + if (0 == (rtw_read32(adapter, REG_WKFMCAM_CMD) & BIT_WKFCAM_POLLING_V1)) { + rst = _SUCCESS; + break; + } + if (rtw_get_passing_time_ms(start) > WOW_CAM_ACCESS_TIMEOUT_MS) { + timeout = 1; + break; + } + } + + rdata = rtw_read32(adapter, REG_WKFMCAM_RWD); + + _exit_critical_mutex(mutex, NULL); + + /*RTW_INFO("%s ==> addr:0x%02x , rdata:0x%08x\n", __func__, addr, rdata);*/ + + if (timeout) + RTW_ERR(FUNC_ADPT_FMT" failed due to polling timeout\n", FUNC_ADPT_ARG(adapter)); + + return rdata; +} +void rtw_wow_pattern_read_cam_ent(_adapter *adapter, u8 id, struct rtl_wow_pattern *context) +{ + int i; + u32 rdata; + + _rtw_memset(context, 0, sizeof(struct rtl_wow_pattern)); + + for (i = 4; i >= 0; i--) { + rdata = _rtw_wow_pattern_read_cam(adapter, (id << 3) | i); + + switch (i) { + case 4: + if (rdata & WOW_BC_BIT) + context->type = PATTERN_BROADCAST; + else if (rdata & WOW_MC_BIT) + context->type = PATTERN_MULTICAST; + else if (rdata & WOW_UC_BIT) + context->type = PATTERN_UNICAST; + else + context->type = PATTERN_INVALID; + + context->crc = rdata & 0xFFFF; + break; + default: + _rtw_memcpy(&context->mask[i], (u8 *)(&rdata), 4); + break; + } + } +} + +static void _rtw_wow_pattern_write_cam(_adapter *adapter, u8 addr, u32 wdata) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + _mutex *mutex = &pwrpriv->wowlan_pattern_cam_mutex; + u32 cnt = 0; + systime start = 0, end = 0; + u8 timeout = 0; + + /*RTW_INFO("%s ==> addr:0x%02x , wdata:0x%08x\n", __func__, addr, wdata);*/ + _enter_critical_mutex(mutex, NULL); + + rtw_write32(adapter, REG_WKFMCAM_RWD, wdata); + rtw_write32(adapter, REG_WKFMCAM_CMD, BIT_WKFCAM_POLLING_V1 | BIT_WKFCAM_WE | BIT_WKFCAM_ADDR_V2(addr)); + + start = rtw_get_current_time(); + while (1) { + if (rtw_is_surprise_removed(adapter)) + break; + + cnt++; + if (0 == (rtw_read32(adapter, REG_WKFMCAM_CMD) & BIT_WKFCAM_POLLING_V1)) + break; + + if (rtw_get_passing_time_ms(start) > WOW_CAM_ACCESS_TIMEOUT_MS) { + timeout = 1; + break; + } + } + end = rtw_get_current_time(); + + _exit_critical_mutex(mutex, NULL); + + if (timeout) { + RTW_ERR(FUNC_ADPT_FMT" addr:0x%02x, wdata:0x%08x, to:%u, polling:%u, %d ms\n" + , FUNC_ADPT_ARG(adapter), addr, wdata, timeout, cnt, rtw_get_time_interval_ms(start, end)); + } +} + +void rtw_wow_pattern_write_cam_ent(_adapter *adapter, u8 id, struct rtl_wow_pattern *context) +{ + int j; + u8 addr; + u32 wdata = 0; + + for (j = 4; j >= 0; j--) { + switch (j) { + case 4: + wdata = context->crc; + + if (PATTERN_BROADCAST == context->type) + wdata |= WOW_BC_BIT; + if (PATTERN_MULTICAST == context->type) + wdata |= WOW_MC_BIT; + if (PATTERN_UNICAST == context->type) + wdata |= WOW_UC_BIT; + if (PATTERN_INVALID != context->type) + wdata |= WOW_VALID_BIT; + break; + default: + wdata = context->mask[j]; + break; + } + + addr = (id << 3) + j; + + _rtw_wow_pattern_write_cam(adapter, addr, wdata); + } +} + +static u8 _rtw_wow_pattern_clean_cam(_adapter *adapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + _mutex *mutex = &pwrpriv->wowlan_pattern_cam_mutex; + u32 cnt = 0; + systime start = 0; + u8 timeout = 0; + u8 rst = _FAIL; + + _enter_critical_mutex(mutex, NULL); + rtw_write32(adapter, REG_WKFMCAM_CMD, BIT_WKFCAM_POLLING_V1 | BIT_WKFCAM_CLR_V1); + + start = rtw_get_current_time(); + while (1) { + if (rtw_is_surprise_removed(adapter)) + break; + + cnt++; + if (0 == (rtw_read32(adapter, REG_WKFMCAM_CMD) & BIT_WKFCAM_POLLING_V1)) { + rst = _SUCCESS; + break; + } + if (rtw_get_passing_time_ms(start) > WOW_CAM_ACCESS_TIMEOUT_MS) { + timeout = 1; + break; + } + } + _exit_critical_mutex(mutex, NULL); + + if (timeout) + RTW_ERR(FUNC_ADPT_FMT" falied ,polling timeout\n", FUNC_ADPT_ARG(adapter)); + + return rst; +} + +void rtw_clean_pattern(_adapter *adapter) +{ + if (_FAIL == _rtw_wow_pattern_clean_cam(adapter)) + RTW_ERR("rtw_clean_pattern failed\n"); +} +void rtw_fill_pattern(_adapter *adapter) +{ + int i = 0, total = 0; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct rtl_wow_pattern wow_pattern; + + total = pwrpriv->wowlan_pattern_idx; + + if (total > MAX_WKFM_CAM_NUM) + total = MAX_WKFM_CAM_NUM; + + for (i = 0 ; i < total ; i++) { + if (_SUCCESS == rtw_hal_wow_pattern_generate(adapter, i, &wow_pattern)) { + rtw_dump_wow_pattern(RTW_DBGDUMP, &wow_pattern, i); + rtw_wow_pattern_write_cam_ent(adapter, i, &wow_pattern); + } + } +} + +#endif +void rtw_wow_pattern_cam_dump(_adapter *adapter) +{ + +#ifndef CONFIG_WOW_PATTERN_HW_CAM + int i; + + for (i = 0 ; i < MAX_WKFM_CAM_NUM; i++) { + RTW_INFO("=======[%d]=======\n", i); + rtw_read_from_frame_mask(adapter, i); + } +#else + struct rtl_wow_pattern context; + int i; + + for (i = 0 ; i < MAX_WKFM_CAM_NUM; i++) { + rtw_wow_pattern_read_cam_ent(adapter, i, &context); + rtw_dump_wow_pattern(RTW_DBGDUMP, &context, i); + } + +#endif +} + + +static void rtw_hal_dl_pattern(_adapter *adapter, u8 mode) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + + switch (mode) { + case 0: + rtw_clean_pattern(adapter); + RTW_INFO("%s: total patterns: %d\n", __func__, pwrpriv->wowlan_pattern_idx); + break; + case 1: + rtw_set_default_pattern(adapter); + rtw_fill_pattern(adapter); + RTW_INFO("%s: pattern total: %d downloaded\n", __func__, pwrpriv->wowlan_pattern_idx); + break; + case 2: + rtw_clean_pattern(adapter); + rtw_wow_pattern_sw_reset(adapter); + RTW_INFO("%s: clean patterns\n", __func__); + break; + default: + RTW_INFO("%s: unknown mode\n", __func__); + break; + } +} + +static void rtw_hal_wow_enable(_adapter *adapter) +{ + struct registry_priv *registry_par = &adapter->registrypriv; + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct security_priv *psecuritypriv = &adapter->securitypriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct sta_info *psta = NULL; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(adapter); + int res; + u16 media_status_rpt; + u8 no_wake = 0, i; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface; +#ifdef CONFIG_GPIO_WAKEUP + u8 val8 = 0; +#endif + +#ifdef CONFIG_LPS_PG + u8 lps_pg_hdl_id = 0; +#endif + + + + if(registry_par->suspend_type == FW_IPS_DISABLE_BBRF && + !check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + no_wake = 1; + + RTW_PRINT(FUNC_ADPT_FMT " WOWLAN_ENABLE\n", FUNC_ADPT_ARG(adapter)); + rtw_hal_gate_bb(adapter, _TRUE); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + /* Start Usb TxDMA */ + if(iface) { + RTW_INFO(ADPT_FMT "enable TX\n", ADPT_ARG(iface)); + RTW_ENABLE_FUNC(iface, DF_TX_BIT); + } + } + +#ifdef CONFIG_GTK_OL + if (psecuritypriv->binstallKCK_KEK == _TRUE) + rtw_hal_fw_sync_cam_id(adapter); +#endif + if (IS_HARDWARE_TYPE_8723B(adapter)) + rtw_hal_backup_rate(adapter); + + rtw_hal_fw_dl(adapter, _TRUE); + if(no_wake) + media_status_rpt = RT_MEDIA_DISCONNECT; + else + media_status_rpt = RT_MEDIA_CONNECT; + rtw_hal_set_hwreg(adapter, HW_VAR_H2C_FW_JOINBSSRPT, + (u8 *)&media_status_rpt); + + /* RX DMA stop */ + #if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(adapter)) + rtw_hal_disable_tx_report(adapter); + #endif + + res = rtw_hal_pause_rx_dma(adapter); + if (res == _FAIL) + RTW_PRINT("[WARNING] pause RX DMA fail\n"); + + #ifndef CONFIG_WOW_PATTERN_HW_CAM + /* Reconfig RX_FF Boundary */ + #ifndef CONFIG_WOW_PATTERN_IN_TXFIFO + rtw_hal_set_wow_rxff_boundary(adapter, _TRUE); + #endif /*CONFIG_WOW_PATTERN_IN_TXFIFO*/ + #endif + + /* redownload wow pattern */ + if(!no_wake) + rtw_hal_dl_pattern(adapter, 1); + + if (!pwrctl->wowlan_pno_enable) { + psta = rtw_get_stainfo(&adapter->stapriv, get_bssid(pmlmepriv)); + + if (psta != NULL) { + #ifdef CONFIG_FW_MULTI_PORT_SUPPORT + adapter_to_dvobj(adapter)->dft.port_id = 0xFF; + adapter_to_dvobj(adapter)->dft.mac_id = 0xFF; + rtw_hal_set_default_port_id_cmd(adapter, psta->cmn.mac_id); + #endif + if(!no_wake) + rtw_sta_media_status_rpt(adapter, psta, 1); + } +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + else { + if(registry_par->suspend_type == FW_IPS_WRC) { + adapter_to_dvobj(adapter)->dft.port_id = 0xFF; + adapter_to_dvobj(adapter)->dft.mac_id = 0xFF; + rtw_hal_set_default_port_id_cmd(adapter, 0); + } + } +#endif /* CONFIG_FW_MULTI_PORT_SUPPORT */ + } + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + /* Enable CPWM2 only. */ + res = rtw_hal_enable_cpwm2(adapter); + if (res == _FAIL) + RTW_PRINT("[WARNING] enable cpwm2 fail\n"); +#endif +#ifdef CONFIG_GPIO_WAKEUP +#ifdef CONFIG_RTW_ONE_PIN_GPIO + rtw_hal_switch_gpio_wl_ctrl(adapter, pwrctl->wowlan_gpio_index, _TRUE); + rtw_hal_set_input_gpio(adapter, pwrctl->wowlan_gpio_index); +#else +#ifdef CONFIG_WAKEUP_GPIO_INPUT_MODE + if (pwrctl->is_high_active == 0) + rtw_hal_set_input_gpio(adapter, pwrctl->wowlan_gpio_index); + else + rtw_hal_set_output_gpio(adapter, pwrctl->wowlan_gpio_index, + GPIO_OUTPUT_LOW); +#else + val8 = (pwrctl->is_high_active == 0) ? 1 : 0; + rtw_hal_set_output_gpio(adapter, pwrctl->wowlan_gpio_index, val8); + rtw_hal_switch_gpio_wl_ctrl(adapter, pwrctl->wowlan_gpio_index, _TRUE); + RTW_INFO("%s: set GPIO_%d to OUTPUT %s state in wow suspend and %s_ACTIVE.\n", + __func__, pwrctl->wowlan_gpio_index, + pwrctl->wowlan_gpio_output_state ? "HIGH" : "LOW", + pwrctl->is_high_active ? "HIGI" : "LOW"); +#endif /* CONFIG_WAKEUP_GPIO_INPUT_MODE */ +#endif /* CONFIG_RTW_ONE_PIN_GPIO */ +#endif /* CONFIG_GPIO_WAKEUP */ + /* Set WOWLAN H2C command. */ + RTW_PRINT("Set WOWLan cmd\n"); + rtw_hal_set_fw_wow_related_cmd(adapter, 1); + + res = rtw_hal_check_wow_ctrl(adapter, _TRUE); + + if (res == _FALSE) + RTW_INFO("[Error]%s: set wowlan CMD fail!!\n", __func__); + + pwrctl->wowlan_wake_reason = + rtw_read8(adapter, REG_WOWLAN_WAKE_REASON); + + RTW_PRINT("wowlan_wake_reason: 0x%02x\n", + pwrctl->wowlan_wake_reason); +#ifdef CONFIG_GTK_OL_DBG + dump_sec_cam(RTW_DBGDUMP, adapter); + dump_sec_cam_cache(RTW_DBGDUMP, adapter); +#endif + +#ifdef CONFIG_LPS_PG + if (pwrctl->lps_level == LPS_PG) { + lps_pg_hdl_id = LPS_PG_INFO_CFG; + rtw_hal_set_hwreg(adapter, HW_VAR_LPS_PG_HANDLE, (u8 *)(&lps_pg_hdl_id)); + } +#endif + +#ifdef CONFIG_USB_HCI + /* free adapter's resource */ + rtw_mi_intf_stop(adapter); + +#endif +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + /* Invoid SE0 reset signal during suspending*/ + rtw_write8(adapter, REG_RSV_CTRL, 0x20); + if (IS_8188F(pHalData->version_id) == FALSE + && IS_8188GTV(pHalData->version_id) == FALSE) + rtw_write8(adapter, REG_RSV_CTRL, 0x60); +#endif + + rtw_hal_gate_bb(adapter, _FALSE); +} + +#define DBG_WAKEUP_REASON +#ifdef DBG_WAKEUP_REASON +void _dbg_wake_up_reason_string(_adapter *adapter, const char *srt_res) +{ + RTW_INFO(ADPT_FMT "- wake up reason - %s\n", ADPT_ARG(adapter), srt_res); +} +void _dbg_rtw_wake_up_reason(_adapter *adapter, u8 reason) +{ + if (RX_PAIRWISEKEY == reason) + _dbg_wake_up_reason_string(adapter, "Rx pairwise key"); + else if (RX_GTK == reason) + _dbg_wake_up_reason_string(adapter, "Rx GTK"); + else if (RX_FOURWAY_HANDSHAKE == reason) + _dbg_wake_up_reason_string(adapter, "Rx four way handshake"); + else if (RX_DISASSOC == reason) + _dbg_wake_up_reason_string(adapter, "Rx disassoc"); + else if (RX_DEAUTH == reason) + _dbg_wake_up_reason_string(adapter, "Rx deauth"); + else if (RX_ARP_REQUEST == reason) + _dbg_wake_up_reason_string(adapter, "Rx ARP request"); + else if (FW_DECISION_DISCONNECT == reason) + _dbg_wake_up_reason_string(adapter, "FW detect disconnect"); + else if (RX_MAGIC_PKT == reason) + _dbg_wake_up_reason_string(adapter, "Rx magic packet"); + else if (RX_UNICAST_PKT == reason) + _dbg_wake_up_reason_string(adapter, "Rx unicast packet"); + else if (RX_PATTERN_PKT == reason) + _dbg_wake_up_reason_string(adapter, "Rx pattern packet"); + else if (RTD3_SSID_MATCH == reason) + _dbg_wake_up_reason_string(adapter, "RTD3 SSID match"); + else if (RX_REALWOW_V2_WAKEUP_PKT == reason) + _dbg_wake_up_reason_string(adapter, "Rx real WOW V2 wakeup packet"); + else if (RX_REALWOW_V2_ACK_LOST == reason) + _dbg_wake_up_reason_string(adapter, "Rx real WOW V2 ack lost"); + else if (ENABLE_FAIL_DMA_IDLE == reason) + _dbg_wake_up_reason_string(adapter, "enable fail DMA idle"); + else if (ENABLE_FAIL_DMA_PAUSE == reason) + _dbg_wake_up_reason_string(adapter, "enable fail DMA pause"); + else if (AP_OFFLOAD_WAKEUP == reason) + _dbg_wake_up_reason_string(adapter, "AP offload wakeup"); + else if (CLK_32K_UNLOCK == reason) + _dbg_wake_up_reason_string(adapter, "clk 32k unlock"); + else if (RTIME_FAIL_DMA_IDLE == reason) + _dbg_wake_up_reason_string(adapter, "RTIME fail DMA idle"); + else if (CLK_32K_LOCK == reason) + _dbg_wake_up_reason_string(adapter, "clk 32k lock"); + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + else if (WOW_KEEPALIVE_ACK_TIMEOUT == reason) + _dbg_wake_up_reason_string(adapter, "rx keep alive ack timeout"); + else if (WOW_KEEPALIVE_WAKE == reason) + _dbg_wake_up_reason_string(adapter, "rx keep alive wake pattern"); + #endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + else + _dbg_wake_up_reason_string(adapter, "unknown reasoen"); +} +#endif + +static void rtw_hal_wow_disable(_adapter *adapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct security_priv *psecuritypriv = &adapter->securitypriv; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct sta_info *psta = NULL; + struct registry_priv *registry_par = &adapter->registrypriv; + int res; + u16 media_status_rpt; + + RTW_PRINT("%s, WOWLAN_DISABLE\n", __func__); + + if(registry_par->suspend_type == FW_IPS_DISABLE_BBRF && !check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + RTW_INFO("FW_IPS_DISABLE_BBRF resume\n"); + return; + } + + if (!pwrctl->wowlan_pno_enable) { + psta = rtw_get_stainfo(&adapter->stapriv, get_bssid(pmlmepriv)); + if (psta != NULL) + rtw_sta_media_status_rpt(adapter, psta, 0); + else + RTW_INFO("%s: psta is null\n", __func__); + } + + if (0) { + RTW_INFO("0x630:0x%02x\n", rtw_read8(adapter, 0x630)); + RTW_INFO("0x631:0x%02x\n", rtw_read8(adapter, 0x631)); + RTW_INFO("0x634:0x%02x\n", rtw_read8(adapter, 0x634)); + RTW_INFO("0x1c7:0x%02x\n", rtw_read8(adapter, 0x1c7)); + } + + pwrctl->wowlan_wake_reason = rtw_read8(adapter, REG_WOWLAN_WAKE_REASON); + + RTW_PRINT("wakeup_reason: 0x%02x\n", + pwrctl->wowlan_wake_reason); + #ifdef DBG_WAKEUP_REASON + _dbg_rtw_wake_up_reason(adapter, pwrctl->wowlan_wake_reason); + #endif + + rtw_hal_set_fw_wow_related_cmd(adapter, 0); + + res = rtw_hal_check_wow_ctrl(adapter, _FALSE); + + #if defined(CONFIG_RTL8188E) + if (IS_HARDWARE_TYPE_8188E(adapter)) + rtw_hal_enable_tx_report(adapter); + #endif + + if ((pwrctl->wowlan_wake_reason != RX_DISASSOC) && + (pwrctl->wowlan_wake_reason != RX_DEAUTH) && + (pwrctl->wowlan_wake_reason != FW_DECISION_DISCONNECT)) { + rtw_hal_get_aoac_rpt(adapter); + rtw_hal_update_sw_security_info(adapter); + } + + if (res == _FALSE) { + RTW_INFO("[Error]%s: disable WOW cmd fail\n!!", __func__); + rtw_hal_force_enable_rxdma(adapter); + } + + rtw_hal_gate_bb(adapter, _TRUE); + + res = rtw_hal_pause_rx_dma(adapter); + if (res == _FAIL) + RTW_PRINT("[WARNING] pause RX DMA fail\n"); + + /* clean HW pattern match */ + rtw_hal_dl_pattern(adapter, 0); + + #ifndef CONFIG_WOW_PATTERN_HW_CAM + /* config RXFF boundary to original */ + #ifndef CONFIG_WOW_PATTERN_IN_TXFIFO + rtw_hal_set_wow_rxff_boundary(adapter, _FALSE); + #endif /*CONFIG_WOW_PATTERN_IN_TXFIFO*/ + #endif + rtw_hal_release_rx_dma(adapter); + + rtw_hal_fw_dl(adapter, _FALSE); + +#ifdef CONFIG_GPIO_WAKEUP + +#ifdef CONFIG_RTW_ONE_PIN_GPIO + rtw_hal_set_input_gpio(adapter, pwrctl->wowlan_gpio_index); +#else +#ifdef CONFIG_WAKEUP_GPIO_INPUT_MODE + if (pwrctl->is_high_active == 0) + rtw_hal_set_input_gpio(adapter, pwrctl->wowlan_gpio_index); + else + rtw_hal_set_output_gpio(adapter, pwrctl->wowlan_gpio_index, + GPIO_OUTPUT_LOW); +#else + rtw_hal_set_output_gpio(adapter, pwrctl->wowlan_gpio_index + , pwrctl->wowlan_gpio_output_state); + RTW_INFO("%s: set GPIO_%d to OUTPUT %s state in wow resume and %s_ACTIVE.\n", + __func__, pwrctl->wowlan_gpio_index, + pwrctl->wowlan_gpio_output_state ? "HIGH" : "LOW", + pwrctl->is_high_active ? "HIGI" : "LOW"); +#endif /* CONFIG_WAKEUP_GPIO_INPUT_MODE */ +#endif /* CONFIG_RTW_ONE_PIN_GPIO */ +#endif /* CONFIG_GPIO_WAKEUP */ + if ((pwrctl->wowlan_wake_reason != FW_DECISION_DISCONNECT) && + (pwrctl->wowlan_wake_reason != RX_PAIRWISEKEY) && + (pwrctl->wowlan_wake_reason != RX_DISASSOC) && + (pwrctl->wowlan_wake_reason != RX_DEAUTH)) { + + media_status_rpt = RT_MEDIA_CONNECT; + rtw_hal_set_hwreg(adapter, HW_VAR_H2C_FW_JOINBSSRPT, + (u8 *)&media_status_rpt); + + if (psta != NULL) { + #ifdef CONFIG_FW_MULTI_PORT_SUPPORT + adapter_to_dvobj(adapter)->dft.port_id = 0xFF; + adapter_to_dvobj(adapter)->dft.mac_id = 0xFF; + rtw_hal_set_default_port_id_cmd(adapter, psta->cmn.mac_id); + #endif + rtw_sta_media_status_rpt(adapter, psta, 1); + } + } + rtw_hal_gate_bb(adapter, _FALSE); +} +#endif /*CONFIG_WOWLAN*/ + +#ifdef CONFIG_P2P_WOWLAN +void rtw_hal_set_p2p_wow_fw_rsvd_page(_adapter *adapter, u8 *pframe, u16 index, + u8 tx_desc, u32 page_size, u8 *page_num, u32 *total_pkt_len, + RSVDPAGE_LOC *rsvd_page_loc) +{ + u32 P2PNegoRspLength = 0, P2PInviteRspLength = 0; + u32 P2PPDRspLength = 0, P2PProbeRspLength = 0, P2PBCNLength = 0; + u8 CurtPktPageNum = 0; + + /* P2P Beacon */ + rsvd_page_loc->LocP2PBeacon = *page_num; + rtw_hal_construct_P2PBeacon(adapter, &pframe[index], &P2PBCNLength); + rtw_hal_fill_fake_txdesc(adapter, &pframe[index - tx_desc], + P2PBCNLength, _FALSE, _FALSE, _FALSE); + +#if 0 + RTW_INFO("%s(): HW_VAR_SET_TX_CMD: PROBE RSP %p %d\n", + __FUNCTION__, &pframe[index - tx_desc], (P2PBCNLength + tx_desc)); +#endif + + CurtPktPageNum = (u8)PageNum(tx_desc + P2PBCNLength, page_size); + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-P2P-Beacon", CurtPktPageNum, *page_num, 0); + + /* P2P Probe rsp */ + rsvd_page_loc->LocP2PProbeRsp = *page_num; + rtw_hal_construct_P2PProbeRsp(adapter, &pframe[index], + &P2PProbeRspLength); + rtw_hal_fill_fake_txdesc(adapter, &pframe[index - tx_desc], + P2PProbeRspLength, _FALSE, _FALSE, _FALSE); + + /* RTW_INFO("%s(): HW_VAR_SET_TX_CMD: PROBE RSP %p %d\n", */ + /* __FUNCTION__, &pframe[index-tx_desc], (P2PProbeRspLength+tx_desc)); */ + + CurtPktPageNum = (u8)PageNum(tx_desc + P2PProbeRspLength, page_size); + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-P2P-ProbeRsp", CurtPktPageNum, *page_num, 0); + + /* P2P nego rsp */ + rsvd_page_loc->LocNegoRsp = *page_num; + rtw_hal_construct_P2PNegoRsp(adapter, &pframe[index], + &P2PNegoRspLength); + rtw_hal_fill_fake_txdesc(adapter, &pframe[index - tx_desc], + P2PNegoRspLength, _FALSE, _FALSE, _FALSE); + + /* RTW_INFO("%s(): HW_VAR_SET_TX_CMD: QOS NULL DATA %p %d\n", */ + /* __FUNCTION__, &pframe[index-tx_desc], (NegoRspLength+tx_desc)); */ + + CurtPktPageNum = (u8)PageNum(tx_desc + P2PNegoRspLength, page_size); + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-P2P-NegoRsp", CurtPktPageNum, *page_num, 0); + + /* P2P invite rsp */ + rsvd_page_loc->LocInviteRsp = *page_num; + rtw_hal_construct_P2PInviteRsp(adapter, &pframe[index], + &P2PInviteRspLength); + rtw_hal_fill_fake_txdesc(adapter, &pframe[index - tx_desc], + P2PInviteRspLength, _FALSE, _FALSE, _FALSE); + + /* RTW_INFO("%s(): HW_VAR_SET_TX_CMD: QOS NULL DATA %p %d\n", */ + /* __FUNCTION__, &pframe[index-tx_desc], (InviteRspLength+tx_desc)); */ + + CurtPktPageNum = (u8)PageNum(tx_desc + P2PInviteRspLength, page_size); + + *page_num += CurtPktPageNum; + + index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("WOW-P2P-InviteRsp", CurtPktPageNum, *page_num, 0); + + /* P2P provision discovery rsp */ + rsvd_page_loc->LocPDRsp = *page_num; + rtw_hal_construct_P2PProvisionDisRsp(adapter, + &pframe[index], &P2PPDRspLength); + + rtw_hal_fill_fake_txdesc(adapter, &pframe[index - tx_desc], + P2PPDRspLength, _FALSE, _FALSE, _FALSE); + + /* RTW_INFO("%s(): HW_VAR_SET_TX_CMD: QOS NULL DATA %p %d\n", */ + /* __FUNCTION__, &pframe[index-tx_desc], (PDRspLength+tx_desc)); */ + + CurtPktPageNum = (u8)PageNum(tx_desc + P2PPDRspLength, page_size); + + *page_num += CurtPktPageNum; + + *total_pkt_len = index + P2PPDRspLength; + RSVD_PAGE_CFG("WOW-P2P-PDR", CurtPktPageNum, *page_num, *total_pkt_len); + + index += (CurtPktPageNum * page_size); + + +} +#endif /* CONFIG_P2P_WOWLAN */ + +#ifdef CONFIG_LPS_PG +#ifndef DBG_LPSPG_INFO_DUMP +#define DBG_LPSPG_INFO_DUMP 1 +#endif + +#include "hal_halmac.h" + +#ifdef CONFIG_RTL8822C +static int rtw_lps_pg_set_dpk_info_rsvd_page(_adapter *adapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct dm_struct *dm = adapter_to_phydm(adapter); + struct rsvd_page_cache_t *cache = &pwrpriv->lpspg_dpk_info; + u8 *info = NULL; + u32 info_len; + int ret = _FAIL; + + /* get length */ + halrf_dpk_info_rsvd_page(dm, NULL, &info_len); + if (!info_len) { + RTW_ERR("get %s length fail\n", cache->name); + goto exit; + } + + /* allocate buf */ + info = rtw_zmalloc(info_len); + if (!info) { + RTW_ERR("alloc %s buffer fail(len=%d)\n", cache->name, info_len); + goto exit; + } + + /* get content */ + halrf_dpk_info_rsvd_page(dm, info, NULL); + + if (rsvd_page_cache_update_data(cache, info, info_len)) { + + #if (DBG_LPSPG_INFO_DUMP >= 1) + RTW_INFO_DUMP(cache->name, info, info_len); + #endif + + ret = rtw_halmac_download_rsvd_page(dvobj, cache->loc, info, info_len); + ret = !ret ? _SUCCESS : _FAIL; + if (ret != _SUCCESS) { + RTW_ERR("download %s rsvd page to offset:%u fail\n", cache->name, cache->loc); + goto free_mem; + } + + #if (DBG_LPSPG_INFO_DUMP >= 2) + RTW_INFO("get %s from rsvd page offset:%d\n", cache->name, cache->loc); + rtw_dump_rsvd_page(RTW_DBGDUMP, adapter, cache->loc, cache->page_num); + #endif + } + +free_mem: + rtw_mfree(info, info_len); + +exit: + return ret; +} + +static int rtw_lps_pg_set_iqk_info_rsvd_page(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct dm_struct *dm = adapter_to_phydm(adapter); + struct rsvd_page_cache_t *cache = &pwrpriv->lpspg_iqk_info; + u8 *info = NULL; + u32 info_len = 0; + int ret = _FAIL; + + if (hal_data->RegIQKFWOffload) { + rsvd_page_cache_free_data(cache); + ret = _SUCCESS; + goto exit; + } + + /* get length */ + halrf_iqk_info_rsvd_page(dm, NULL, &info_len); + if (!info_len) { + RTW_ERR("get %s length fail\n", cache->name); + goto exit; + } + + /* allocate buf */ + info = rtw_zmalloc(info_len); + if (!info) { + RTW_ERR("alloc %s buffer fail(len=%d)\n", cache->name, info_len); + goto exit; + } + + /* get content */ + halrf_iqk_info_rsvd_page(dm, info, NULL); + + if (rsvd_page_cache_update_data(cache, info, info_len)) { + + #if (DBG_LPSPG_INFO_DUMP >= 1) + RTW_INFO_DUMP(cache->name, info, info_len); + #endif + + ret = rtw_halmac_download_rsvd_page(dvobj, cache->loc, info, info_len); + ret = !ret ? _SUCCESS : _FAIL; + if (ret != _SUCCESS) { + RTW_ERR("download %s rsvd page to offset:%u fail\n", cache->name, cache->loc); + goto free_mem; + } + + #if (DBG_LPSPG_INFO_DUMP >= 2) + RTW_INFO("get %s from rsvd page offset:%d\n", cache->name, cache->loc); + rtw_dump_rsvd_page(RTW_DBGDUMP, adapter, cache->loc, cache->page_num); + #endif + } + +free_mem: + rtw_mfree(info, info_len); + +exit: + return ret; +} +#endif /* CONFIG_RTL8822C */ + +static void rtw_hal_build_lps_pg_info_rsvd_page(struct dvobj_priv *dvobj, _adapter *ld_sta_iface, u8 *buf, u32 *buf_size) +{ +#define LPS_PG_INFO_RSVD_LEN 16 + + if (buf) { + _adapter *adapter = dvobj_get_primary_adapter(dvobj); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct sta_info *psta; +#ifdef CONFIG_MBSSID_CAM + u8 cam_id = INVALID_CAM_ID; +#endif + u8 *psec_cam_id = buf + 8; + u8 sec_cam_num = 0; + u8 drv_rsvdpage_num = 0; + + if (ld_sta_iface) { + psta = rtw_get_stainfo(&ld_sta_iface->stapriv, get_bssid(&ld_sta_iface->mlmepriv)); + if (!psta) { + RTW_ERR("%s [ERROR] sta is NULL\n", __func__); + rtw_warn_on(1); + goto size_chk; + } + /*Byte 0 - used macid*/ + LPSPG_RSVD_PAGE_SET_MACID(buf, psta->cmn.mac_id); + RTW_INFO("[LPSPG-INFO] mac_id:%d\n", psta->cmn.mac_id); + } + +#ifdef CONFIG_MBSSID_CAM + /*Byte 1 - used BSSID CAM entry*/ + cam_id = rtw_mbid_cam_search_by_ifaceid(adapter, adapter->iface_id); + if (cam_id != INVALID_CAM_ID) + LPSPG_RSVD_PAGE_SET_MBSSCAMID(buf, cam_id); + RTW_INFO("[LPSPG-INFO] mbss_cam_id:%d\n", cam_id); +#endif + +#ifdef CONFIG_WOWLAN /*&& pattern match cam used*/ + /*Btye 2 - Max used Pattern Match CAM entry*/ + if (pwrpriv->wowlan_mode == _TRUE + && ld_sta_iface && check_fwstate(&ld_sta_iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE) { + LPSPG_RSVD_PAGE_SET_PMC_NUM(buf, pwrpriv->wowlan_pattern_idx); + RTW_INFO("[LPSPG-INFO] Max Pattern Match CAM entry :%d\n", pwrpriv->wowlan_pattern_idx); + } +#endif +#ifdef CONFIG_BEAMFORMING /*&& MU BF*/ + /*Btye 3 - Max MU rate table Group ID*/ + LPSPG_RSVD_PAGE_SET_MU_RAID_GID(buf, 0); + RTW_INFO("[LPSPG-INFO] Max MU rate table Group ID :%d\n", 0); +#endif + + /*Btye 8 ~15 - used Security CAM entry */ + sec_cam_num = rtw_get_sec_camid(adapter, 8, psec_cam_id); + + /*Btye 4 - used Security CAM entry number*/ + if (sec_cam_num < 8) + LPSPG_RSVD_PAGE_SET_SEC_CAM_NUM(buf, sec_cam_num); + RTW_INFO("[LPSPG-INFO] Security CAM entry number :%d\n", sec_cam_num); + + /*Btye 5 - Txbuf used page number for fw offload*/ + if (pwrpriv->wowlan_mode == _TRUE || pwrpriv->wowlan_ap_mode == _TRUE) + drv_rsvdpage_num = rtw_hal_get_txbuff_rsvd_page_num(adapter, _TRUE); + else + drv_rsvdpage_num = rtw_hal_get_txbuff_rsvd_page_num(adapter, _FALSE); + LPSPG_RSVD_PAGE_SET_DRV_RSVDPAGE_NUM(buf, drv_rsvdpage_num); + RTW_INFO("[LPSPG-INFO] DRV's rsvd page numbers :%d\n", drv_rsvdpage_num); + } + +size_chk: + if (buf_size) + *buf_size = LPS_PG_INFO_RSVD_LEN; +} + +static int rtw_hal_set_lps_pg_info_rsvd_page(_adapter *adapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct rsvd_page_cache_t *cache = &pwrpriv->lpspg_info; + u8 *info = NULL; + u32 info_len = 0; + int ret = _FAIL; + + /* get length */ + rtw_hal_build_lps_pg_info_rsvd_page(dvobj, adapter, NULL, &info_len); + if (!info_len) { + RTW_ERR("get %s length fail\n", cache->name); + goto exit; + } + + /* allocate buf */ + info = rtw_zmalloc(info_len); + if (!info) { + RTW_ERR("alloc %s buffer fail(len=%d)\n", cache->name, info_len); + goto exit; + } + + /* get content */ + rtw_hal_build_lps_pg_info_rsvd_page(dvobj, adapter, info, NULL); + + if (rsvd_page_cache_update_data(cache, info, info_len)) { + + #if (DBG_LPSPG_INFO_DUMP >= 1) + RTW_INFO_DUMP(cache->name, info, info_len); + #endif + + ret = rtw_halmac_download_rsvd_page(dvobj, cache->loc, info, info_len); + ret = !ret ? _SUCCESS : _FAIL; + if (ret != _SUCCESS) { + RTW_ERR("download %s rsvd page to offset:%u fail\n", cache->name, cache->loc); + goto free_mem; + } + + #if (DBG_LPSPG_INFO_DUMP >= 2) + RTW_INFO("get %s from rsvd page offset:%d\n", cache->name, cache->loc); + rtw_dump_rsvd_page(RTW_DBGDUMP, adapter, cache->loc, cache->page_num); + #endif + } + +free_mem: + rtw_mfree(info, info_len); + +exit: + return ret; +} + +static void rtw_lps_pg_set_rsvd_page(_adapter *adapter, u8 *frame, u16 *index + , u8 txdesc_size, u32 page_size, u8 *total_page_num + , bool is_wow_mode, _adapter *ld_sta_iface, bool only_get_page_num) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + struct rsvd_page_cache_t *cache; + bool rsvd = 1; + u8 *pos; + u32 len; + + if (is_wow_mode) { + /* lps_level will not change when enter wow_mode */ + if (pwrctl->lps_level != LPS_PG) + rsvd = 0; + } else { + if (!only_get_page_num && !ld_sta_iface) + rsvd = 0; + } + + pos = only_get_page_num ? NULL : frame + *index; + +#ifdef CONFIG_RTL8822C + if (IS_8822C_SERIES(hal_data->version_id)) { + /* LPSPG_DPK_INFO */ + cache = &pwrctl->lpspg_dpk_info; + if (rsvd) { + if (pwrctl->lps_level != LPS_PG) + pos = NULL; + len = 0; + halrf_dpk_info_rsvd_page(adapter_to_phydm(adapter), pos, &len); + #if (DBG_LPSPG_INFO_DUMP >= 1) + if (pos) + RTW_INFO_DUMP(cache->name, pos, len); + #endif + rsvd_page_cache_update_all(cache, *total_page_num, txdesc_size, page_size, pos, len); + *total_page_num += cache->page_num; + *index += page_size * cache->page_num; + pos = only_get_page_num ? NULL : frame + *index; + RSVD_PAGE_CFG(cache->name, cache->page_num, *total_page_num, *index); + } else + rsvd_page_cache_free(cache); + + /* LPSPG_IQK_INFO */ + cache = &pwrctl->lpspg_iqk_info; + if (rsvd + /* RegIQKFWOffload will not change when enter wow_mode */ + && !(is_wow_mode && hal_data->RegIQKFWOffload) + ) { + if (pwrctl->lps_level != LPS_PG || hal_data->RegIQKFWOffload) + pos = NULL; + len = 0; + halrf_iqk_info_rsvd_page(adapter_to_phydm(adapter), pos, &len); + #if (DBG_LPSPG_INFO_DUMP >= 1) + if (pos) + RTW_INFO_DUMP(cache->name, pos, len); + #endif + rsvd_page_cache_update_all(cache, *total_page_num, txdesc_size, page_size, pos, len); + *total_page_num += cache->page_num; + *index += page_size * cache->page_num; + pos = only_get_page_num ? NULL : frame + *index; + RSVD_PAGE_CFG(cache->name, cache->page_num, *total_page_num, *index); + } else + rsvd_page_cache_free(cache); + } +#endif + + /* LPSPG_INFO */ + cache = &pwrctl->lpspg_info; + if (rsvd) { + if (pwrctl->lps_level != LPS_PG) + pos = NULL; + rtw_hal_build_lps_pg_info_rsvd_page(adapter_to_dvobj(adapter), ld_sta_iface, pos, &len); + #if (DBG_LPSPG_INFO_DUMP >= 1) + if (pos) + RTW_INFO_DUMP(cache->name, pos, len); + #endif + rsvd_page_cache_update_all(cache, *total_page_num, txdesc_size, page_size, pos, len); + *total_page_num += cache->page_num; + *index += page_size * cache->page_num; + pos = only_get_page_num ? NULL : frame + *index; + RSVD_PAGE_CFG(cache->name, cache->page_num, *total_page_num, *index); + } else + rsvd_page_cache_free(cache); +} + +u8 rtw_hal_set_lps_pg_info_cmd(_adapter *adapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + + u8 lpspg_info[H2C_LPS_PG_INFO_LEN] = {0}; + u8 ret = _FAIL; + + if (_NO_PRIVACY_ != adapter->securitypriv.dot11PrivacyAlgrthm) + SET_H2CCMD_LPSPG_SEC_CAM_EN(lpspg_info, 1); /*SecurityCAM_En*/ + +#ifdef CONFIG_MBSSID_CAM + SET_H2CCMD_LPSPG_MBID_CAM_EN(lpspg_info, 1); /*BSSIDCAM_En*/ +#endif + +#if defined(CONFIG_WOWLAN) && defined(CONFIG_WOW_PATTERN_HW_CAM) + if (pwrpriv->wowlan_mode == _TRUE && + check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + + SET_H2CCMD_LPSPG_PMC_CAM_EN(lpspg_info, 1); /*PatternMatchCAM_En*/ + } +#endif + +#ifdef CONFIG_MACID_SEARCH + SET_H2CCMD_LPSPG_MACID_SEARCH_EN(lpspg_info, 1); /*MACIDSearch_En*/ +#endif + +#ifdef CONFIG_TX_SC + SET_H2CCMD_LPSPG_TXSC_EN(lpspg_info, 1); /*TXSC_En*/ +#endif + +#ifdef CONFIG_BEAMFORMING /*&& MU BF*/ + SET_H2CCMD_LPSPG_MU_RATE_TB_EN(lpspg_info, 1); /*MURateTable_En*/ +#endif + + SET_H2CCMD_LPSPG_LOC(lpspg_info, pwrpriv->lpspg_info.loc); + +#ifdef CONFIG_RTL8822C + if (pwrpriv->bFwCurrentInPSMode == _FALSE) { + SET_H2CCMD_LPSPG_DPK_INFO_LOC(lpspg_info, pwrpriv->lpspg_dpk_info.loc); + if (!GET_HAL_DATA(adapter)->RegIQKFWOffload) + SET_H2CCMD_LPSPG_IQK_INFO_LOC(lpspg_info, pwrpriv->lpspg_iqk_info.loc); + } else { + SET_H2CCMD_LPSPG_DPK_INFO_LOC(lpspg_info, 0); + if (!GET_HAL_DATA(adapter)->RegIQKFWOffload) + SET_H2CCMD_LPSPG_IQK_INFO_LOC(lpspg_info, 0); + } +#endif + +#if (DBG_LPSPG_INFO_DUMP >= 1) + RTW_INFO_DUMP("H2C_LPS_PG_INFO: ", lpspg_info, H2C_LPS_PG_INFO_LEN); +#endif + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_LPS_PG_INFO, + H2C_LPS_PG_INFO_LEN, + lpspg_info); + return ret; +} +u8 rtw_hal_set_lps_pg_info(_adapter *adapter) +{ + u8 ret = _FAIL; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + + if (pwrpriv->lpspg_info.loc == 0) { + RTW_ERR("%s lpspg_info.loc = 0\n", __func__); + rtw_warn_on(1); + return ret; + } + #ifdef CONFIG_RTL8822C + rtw_lps_pg_set_dpk_info_rsvd_page(adapter); + rtw_lps_pg_set_iqk_info_rsvd_page(adapter); + #endif + rtw_hal_set_lps_pg_info_rsvd_page(adapter); + + ret = rtw_hal_set_lps_pg_info_cmd(adapter); + + return ret; +} + +void rtw_hal_lps_pg_rssi_lv_decide(_adapter *adapter, struct sta_info *sta) +{ +#if 0 + if (sta->cmn.ra_info.rssi_level >= 4) + sta->lps_pg_rssi_lv = 3; /*RSSI High - 1SS_VHT_MCS7*/ + else if (sta->cmn.ra_info.rssi_level >= 2) + sta->lps_pg_rssi_lv = 2; /*RSSI Middle - 1SS_VHT_MCS3*/ + else + sta->lps_pg_rssi_lv = 1; /*RSSI Lower - Lowest_rate*/ +#else + sta->lps_pg_rssi_lv = 0; +#endif + RTW_INFO("%s mac-id:%d, rssi:%d, rssi_level:%d, lps_pg_rssi_lv:%d\n", + __func__, sta->cmn.mac_id, sta->cmn.rssi_stat.rssi, sta->cmn.ra_info.rssi_level, sta->lps_pg_rssi_lv); +} + +void rtw_hal_lps_pg_handler(_adapter *adapter, enum lps_pg_hdl_id hdl_id) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *sta; + + sta = rtw_get_stainfo(pstapriv, pmlmeinfo->network.MacAddress); + + switch (hdl_id) { + case LPS_PG_INFO_CFG: + rtw_hal_set_lps_pg_info(adapter); + break; + case LPS_PG_REDLEMEM: + if (IS_8822C_SERIES(GET_HAL_DATA(adapter)->version_id)) + break; + + /*set xmit_block*/ + rtw_set_xmit_block(adapter, XMIT_BLOCK_REDLMEM); + if (_FAIL == rtw_hal_fw_mem_dl(adapter, FW_EMEM)) + rtw_warn_on(1); + /*clearn xmit_block*/ + rtw_clr_xmit_block(adapter, XMIT_BLOCK_REDLMEM); + break; + case LPS_PG_PHYDM_DIS:/*Disable RA and PT by H2C*/ + if (IS_8822C_SERIES(GET_HAL_DATA(adapter)->version_id)) + break; + + if (sta) + rtw_phydm_lps_pg_hdl(adapter, sta, _TRUE); + break; + case LPS_PG_PHYDM_EN:/*Enable RA and PT by H2C*/ + if (IS_8822C_SERIES(GET_HAL_DATA(adapter)->version_id)) + break; + + if (sta) { + rtw_hal_lps_pg_rssi_lv_decide(adapter, sta); + rtw_phydm_lps_pg_hdl(adapter, sta, _FALSE); + sta->lps_pg_rssi_lv = 0; + } + break; + + default: + break; + } +} + +#endif /*CONFIG_LPS_PG*/ + +static u8 _rtw_mi_assoc_if_num(_adapter *adapter) +{ + u8 mi_iface_num = 0; + + if (0) { + RTW_INFO("[IFS_ASSOC_STATUS] - STA :%d", DEV_STA_LD_NUM(adapter_to_dvobj(adapter))); + RTW_INFO("[IFS_ASSOC_STATUS] - AP:%d", DEV_AP_NUM(adapter_to_dvobj(adapter))); + RTW_INFO("[IFS_ASSOC_STATUS] - AP starting :%d", DEV_AP_STARTING_NUM(adapter_to_dvobj(adapter))); + RTW_INFO("[IFS_ASSOC_STATUS] - MESH :%d", DEV_MESH_NUM(adapter_to_dvobj(adapter))); + RTW_INFO("[IFS_ASSOC_STATUS] - ADHOC :%d", DEV_ADHOC_NUM(adapter_to_dvobj(adapter))); + /*RTW_INFO("[IFS_ASSOC_STATUS] - P2P-GC :%d", DEV_P2P_GC_NUM(adapter_to_dvobj(adapter)));*/ + /*RTW_INFO("[IFS_ASSOC_STATUS] - P2P-GO :%d", DEV_P2P_GO_NUM(adapter_to_dvobj(adapter)));*/ + } + + mi_iface_num = (DEV_STA_LD_NUM(adapter_to_dvobj(adapter)) + + DEV_AP_NUM(adapter_to_dvobj(adapter)) + + DEV_AP_STARTING_NUM(adapter_to_dvobj(adapter))); + return mi_iface_num; +} +#ifdef CONFIG_CONCURRENT_MODE +static _adapter *_rtw_search_sta_iface(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface = NULL; + _adapter *sta_iface = NULL; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (check_fwstate(&iface->mlmepriv, WIFI_STATION_STATE) == _TRUE) { + if (check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE) { + sta_iface = iface; + break; + } + } + } + return sta_iface; +} +#if defined(CONFIG_AP_MODE) && defined(CONFIG_BT_COEXIST) +static _adapter *_rtw_search_ap_iface(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface = NULL; + _adapter *ap_iface = NULL; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (check_fwstate(&iface->mlmepriv, WIFI_AP_STATE) == _TRUE ) { + ap_iface = iface; + break; + } + } + return ap_iface; +} +#endif/*CONFIG_AP_MODE*/ +#endif/*CONFIG_CONCURRENT_MODE*/ + +#ifdef CONFIG_CUSTOMER01_SMART_ANTENNA +void rtw_hal_set_pathb_phase(_adapter *adapter, u8 phase_idx) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(adapter); + struct PHY_DM_STRUCT *pDM_Odm = &pHalData->odmpriv; + + return phydm_pathb_q_matrix_rotate(pDM_Odm, phase_idx); +} +#endif + +/* + * Description: Fill the reserved packets that FW will use to RSVD page. + * Now we just send 4 types packet to rsvd page. + * (1)Beacon, (2)Ps-poll, (3)Null data, (4)ProbeRsp. + * Input: + * finished - FALSE:At the first time we will send all the packets as a large packet to Hw, + * so we need to set the packet length to total lengh. + * TRUE: At the second time, we should send the first packet (default:beacon) + * to Hw again and set the lengh in descriptor to the real beacon lengh. + * page_num - The amount of reserved page which driver need. + * If this is not NULL, this function doesn't real download reserved + * page, but just count the number of reserved page. + * + * 2009.10.15 by tynli. + * 2017.06.20 modified by Lucas. + * + * Page Size = 128: 8188e, 8723a/b, 8192c/d, + * Page Size = 256: 8192e, 8821a + * Page Size = 512: 8812a + */ + +/*#define DBG_DUMP_SET_RSVD_PAGE*/ +static void _rtw_hal_set_fw_rsvd_page(_adapter *adapter, bool finished, u8 *page_num) +{ + PHAL_DATA_TYPE pHalData; + struct xmit_frame *pcmdframe = NULL; + struct pkt_attrib *pattrib; + struct xmit_priv *pxmitpriv; + struct pwrctrl_priv *pwrctl; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + u32 BeaconLength = 0, ProbeRspLength = 0, PSPollLength = 0; + u32 NullDataLength = 0, QosNullLength = 0, BTQosNullLength = 0; + u32 ProbeReqLength = 0, NullFunctionDataLength = 0; + u8 TxDescLen = TXDESC_SIZE, TxDescOffset = TXDESC_OFFSET; + u8 TotalPageNum = 0 , CurtPktPageNum = 0 , RsvdPageNum = 0; + u8 *ReservedPagePacket; + u16 BufIndex = 0; + u32 TotalPacketLen = 0, MaxRsvdPageBufSize = 0, PageSize = 0; + RSVDPAGE_LOC RsvdPageLoc; + struct registry_priv *registry_par = &adapter->registrypriv; + +#ifdef DBG_FW_DEBUG_MSG_PKT + u32 fw_dbg_msg_pkt_len = 0; +#endif /*DBG_FW_DEBUG_MSG_PKT*/ + +#ifdef DBG_CONFIG_ERROR_DETECT + struct sreset_priv *psrtpriv; +#endif /* DBG_CONFIG_ERROR_DETECT */ + +#ifdef CONFIG_MCC_MODE + u8 dl_mcc_page = _FAIL; +#endif /* CONFIG_MCC_MODE */ + u8 nr_assoc_if; + + _adapter *sta_iface = NULL; + _adapter *ap_iface = NULL; + + bool is_wow_mode = _FALSE; + + pHalData = GET_HAL_DATA(adapter); +#ifdef DBG_CONFIG_ERROR_DETECT + psrtpriv = &pHalData->srestpriv; +#endif + pxmitpriv = &adapter->xmitpriv; + pwrctl = adapter_to_pwrctl(adapter); + + rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_SIZE, (u8 *)&PageSize); + + if (PageSize == 0) { + RTW_ERR("[Error]: %s, PageSize is zero!!\n", __func__); + return; + } + nr_assoc_if = _rtw_mi_assoc_if_num(adapter); + + if ((pwrctl->wowlan_mode == _TRUE && pwrctl->wowlan_in_resume == _FALSE) || + pwrctl->wowlan_ap_mode == _TRUE || + pwrctl->wowlan_p2p_mode == _TRUE) + is_wow_mode = _TRUE; + + /*page_num for init time to get rsvd page number*/ + /* Prepare ReservedPagePacket */ + if (page_num) { + ReservedPagePacket = rtw_zmalloc(MAX_CMDBUF_SZ); + if (!ReservedPagePacket) { + RTW_WARN("%s: alloc ReservedPagePacket fail!\n", __FUNCTION__); + *page_num = 0xFF; + return; + } + RTW_INFO(FUNC_ADPT_FMT" Get [ %s ] RsvdPageNUm ==>\n", + FUNC_ADPT_ARG(adapter), (is_wow_mode) ? "WOW" : "NOR"); + + } else { + if (is_wow_mode) + RsvdPageNum = rtw_hal_get_txbuff_rsvd_page_num(adapter, _TRUE); + else + RsvdPageNum = rtw_hal_get_txbuff_rsvd_page_num(adapter, _FALSE); + + RTW_INFO(FUNC_ADPT_FMT" PageSize: %d, [ %s ]-RsvdPageNUm: %d\n", + FUNC_ADPT_ARG(adapter), PageSize, (is_wow_mode) ? "WOW" : "NOR", RsvdPageNum); + + MaxRsvdPageBufSize = RsvdPageNum * PageSize; + if (MaxRsvdPageBufSize > MAX_CMDBUF_SZ) { + RTW_ERR("%s MaxRsvdPageBufSize(%d) is larger than MAX_CMDBUF_SZ(%d)", + __func__, MaxRsvdPageBufSize, MAX_CMDBUF_SZ); + rtw_warn_on(1); + return; + } + + pcmdframe = rtw_alloc_cmdxmitframe(pxmitpriv); + if (pcmdframe == NULL) { + RTW_ERR("%s: alloc ReservedPagePacket fail!\n", __FUNCTION__); + return; + } + + ReservedPagePacket = pcmdframe->buf_addr; + } + + _rtw_memset(&RsvdPageLoc, 0, sizeof(RSVDPAGE_LOC)); + + BufIndex = TxDescOffset; + + /*======== beacon content =======*/ + rtw_hal_construct_beacon(adapter, + &ReservedPagePacket[BufIndex], &BeaconLength); + + /* + * When we count the first page size, we need to reserve description size for the RSVD + * packet, it will be filled in front of the packet in TXPKTBUF. + */ + BeaconLength = MAX_BEACON_LEN - TxDescLen; + CurtPktPageNum = (u8)PageNum((TxDescLen + BeaconLength), PageSize); + +#if defined(CONFIG_FW_HANDLE_TXBCN) || defined(CONFIG_PORT_BASED_TXBCN) + CurtPktPageNum = CurtPktPageNum * CONFIG_LIMITED_AP_NUM; +#endif + TotalPageNum += CurtPktPageNum; + + BufIndex += (CurtPktPageNum * PageSize); + + RSVD_PAGE_CFG("Beacon", CurtPktPageNum, TotalPageNum, TotalPacketLen); + + /*======== probe response content ========*/ + if (pwrctl->wowlan_ap_mode == _TRUE) {/*WOW mode*/ + #ifdef CONFIG_CONCURRENT_MODE + if (nr_assoc_if >= 2) + RTW_ERR("Not support > 2 net-interface in WOW\n"); + #endif + /* (4) probe response*/ + RsvdPageLoc.LocProbeRsp = TotalPageNum; + rtw_hal_construct_ProbeRsp( + adapter, &ReservedPagePacket[BufIndex], + &ProbeRspLength, + _FALSE); + rtw_hal_fill_fake_txdesc(adapter, + &ReservedPagePacket[BufIndex - TxDescLen], + ProbeRspLength, _FALSE, _FALSE, _FALSE); + + CurtPktPageNum = (u8)PageNum(TxDescLen + ProbeRspLength, PageSize); + TotalPageNum += CurtPktPageNum; + TotalPacketLen = BufIndex + ProbeRspLength; + BufIndex += (CurtPktPageNum * PageSize); + RSVD_PAGE_CFG("ProbeRsp", CurtPktPageNum, TotalPageNum, TotalPacketLen); + goto download_page; + } + + /*======== ps-poll content * 1 page ========*/ + sta_iface = adapter; + #ifdef CONFIG_CONCURRENT_MODE + if (!MLME_IS_STA(sta_iface) && DEV_STA_LD_NUM(adapter_to_dvobj(sta_iface))) { + sta_iface = _rtw_search_sta_iface(adapter); + RTW_INFO("get ("ADPT_FMT") to create PS-Poll/Null/QosNull\n", ADPT_ARG(sta_iface)); + } + #endif + + if (MLME_IS_STA(sta_iface) || (nr_assoc_if == 0)) { + RsvdPageLoc.LocPsPoll = TotalPageNum; + RTW_INFO("LocPsPoll: %d\n", RsvdPageLoc.LocPsPoll); + rtw_hal_construct_PSPoll(sta_iface, + &ReservedPagePacket[BufIndex], &PSPollLength); + rtw_hal_fill_fake_txdesc(sta_iface, + &ReservedPagePacket[BufIndex - TxDescLen], + PSPollLength, _TRUE, _FALSE, _FALSE); + + CurtPktPageNum = (u8)PageNum((TxDescLen + PSPollLength), PageSize); + + TotalPageNum += CurtPktPageNum; + + BufIndex += (CurtPktPageNum * PageSize); + RSVD_PAGE_CFG("PSPoll", CurtPktPageNum, TotalPageNum, TotalPacketLen); + } + +#ifdef CONFIG_MCC_MODE + /*======== MCC * n page ======== */ + if (MCC_EN(adapter)) {/*Normal mode*/ + dl_mcc_page = rtw_hal_dl_mcc_fw_rsvd_page(adapter, ReservedPagePacket, + &BufIndex, TxDescLen, PageSize, &TotalPageNum, &RsvdPageLoc, page_num); + } else { + dl_mcc_page = _FAIL; + } + + if (dl_mcc_page == _FAIL) +#endif /* CONFIG_MCC_MODE */ + { /*======== null data * 1 page ======== */ + if (MLME_IS_STA(sta_iface) || (nr_assoc_if == 0)) { + RsvdPageLoc.LocNullData = TotalPageNum; + RTW_INFO("LocNullData: %d\n", RsvdPageLoc.LocNullData); + rtw_hal_construct_NullFunctionData( + sta_iface, + &ReservedPagePacket[BufIndex], + &NullDataLength, + _FALSE, 0, 0, _FALSE); + rtw_hal_fill_fake_txdesc(sta_iface, + &ReservedPagePacket[BufIndex - TxDescLen], + NullDataLength, _FALSE, _FALSE, _FALSE); + + CurtPktPageNum = (u8)PageNum(TxDescLen + NullDataLength, PageSize); + + TotalPageNum += CurtPktPageNum; + + BufIndex += (CurtPktPageNum * PageSize); + RSVD_PAGE_CFG("NullData", CurtPktPageNum, TotalPageNum, TotalPacketLen); + } + } + + /*======== Qos null data * 1 page ======== */ + if (pwrctl->wowlan_mode == _FALSE || + pwrctl->wowlan_in_resume == _TRUE) {/*Normal mode*/ + if (MLME_IS_STA(sta_iface) || (nr_assoc_if == 0)) { + RsvdPageLoc.LocQosNull = TotalPageNum; + RTW_INFO("LocQosNull: %d\n", RsvdPageLoc.LocQosNull); + rtw_hal_construct_NullFunctionData(sta_iface, + &ReservedPagePacket[BufIndex], + &QosNullLength, + _TRUE, 0, 0, _FALSE); + rtw_hal_fill_fake_txdesc(sta_iface, + &ReservedPagePacket[BufIndex - TxDescLen], + QosNullLength, _FALSE, _FALSE, _FALSE); + + CurtPktPageNum = (u8)PageNum(TxDescLen + QosNullLength, + PageSize); + + TotalPageNum += CurtPktPageNum; + + BufIndex += (CurtPktPageNum * PageSize); + RSVD_PAGE_CFG("QosNull", CurtPktPageNum, TotalPageNum, TotalPacketLen); + } + } + +#ifdef CONFIG_BT_COEXIST + /*======== BT Qos null data * 1 page ======== */ + if (pwrctl->wowlan_mode == _FALSE || + pwrctl->wowlan_in_resume == _TRUE) {/*Normal mode*/ + + ap_iface = adapter; + #if defined (CONFIG_CONCURRENT_MODE) && defined(CONFIG_AP_MODE) + if (!MLME_IS_AP(ap_iface) && DEV_AP_NUM(adapter_to_dvobj(ap_iface))) { /*DEV_AP_STARTING_NUM*/ + ap_iface = _rtw_search_ap_iface(adapter); + RTW_INFO("get ("ADPT_FMT") to create BTQoSNull\n", ADPT_ARG(ap_iface)); + } + #endif + + if (MLME_IS_AP(ap_iface) || (nr_assoc_if == 0)) { + RsvdPageLoc.LocBTQosNull = TotalPageNum; + + RTW_INFO("LocBTQosNull: %d\n", RsvdPageLoc.LocBTQosNull); + + rtw_hal_construct_NullFunctionData(ap_iface, + &ReservedPagePacket[BufIndex], + &BTQosNullLength, + _TRUE, 0, 0, _FALSE); + + rtw_hal_fill_fake_txdesc(ap_iface, + &ReservedPagePacket[BufIndex - TxDescLen], + BTQosNullLength, _FALSE, _TRUE, _FALSE); + + CurtPktPageNum = (u8)PageNum(TxDescLen + BTQosNullLength, + PageSize); + + TotalPageNum += CurtPktPageNum; + BufIndex += (CurtPktPageNum * PageSize); + + RSVD_PAGE_CFG("BTQosNull", CurtPktPageNum, TotalPageNum, TotalPacketLen); + } + } +#endif /* CONFIG_BT_COEXIT */ + + TotalPacketLen = BufIndex; + +#ifdef DBG_FW_DEBUG_MSG_PKT + /*======== FW DEBUG MSG * n page ======== */ + RsvdPageLoc.loc_fw_dbg_msg_pkt = TotalPageNum; + RTW_INFO("loc_fw_dbg_msg_pkt: %d\n", RsvdPageLoc.loc_fw_dbg_msg_pkt); + rtw_hal_construct_fw_dbg_msg_pkt( + adapter, + &ReservedPagePacket[BufIndex], + &fw_dbg_msg_pkt_len); + + rtw_hal_fill_fake_txdesc(adapter, + &ReservedPagePacket[BufIndex - TxDescLen], + fw_dbg_msg_pkt_len, _FALSE, _FALSE, _FALSE); + + CurtPktPageNum = (u8)PageNum(TxDescLen + fw_dbg_msg_pkt_len, PageSize); + + if (CurtPktPageNum < 2) + CurtPktPageNum = 2; /*Need at least 2 rsvd page*/ + TotalPageNum += CurtPktPageNum; + + TotalPacketLen = BufIndex + fw_dbg_msg_pkt_len; + BufIndex += (CurtPktPageNum * PageSize); +#endif /*DBG_FW_DEBUG_MSG_PKT*/ + +#ifdef CONFIG_LPS_PG + rtw_lps_pg_set_rsvd_page(adapter, ReservedPagePacket, &BufIndex + , TxDescLen, PageSize, &TotalPageNum, is_wow_mode + , (sta_iface && MLME_IS_STA(sta_iface) && MLME_IS_ASOC(sta_iface)) ? sta_iface : NULL + , page_num ? 1 : 0 + ); + TotalPacketLen = BufIndex; +#endif + +#ifdef CONFIG_WOWLAN + /*======== WOW * n page ======== */ + if (pwrctl->wowlan_mode == _TRUE && + pwrctl->wowlan_in_resume == _FALSE && + check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) {/*WOW mode*/ + rtw_hal_set_wow_fw_rsvd_page(adapter, ReservedPagePacket, + BufIndex, TxDescLen, PageSize, + &TotalPageNum, &TotalPacketLen, &RsvdPageLoc); +#ifdef CONFIG_WAR_OFFLOAD + rtw_hal_set_war_offload_parm(adapter, &RsvdPageLoc); +#endif /* CONFIG_WAR_OFFLOAD */ + } +#endif /* CONFIG_WOWLAN */ + +#ifdef CONFIG_P2P_WOWLAN + /*======== P2P WOW * n page ======== */ + if (_TRUE == pwrctl->wowlan_p2p_mode) {/*WOW mode*/ + rtw_hal_set_p2p_wow_fw_rsvd_page(adapter, ReservedPagePacket, + BufIndex, TxDescLen, PageSize, + &TotalPageNum, &TotalPacketLen, &RsvdPageLoc); + } +#endif /* CONFIG_P2P_WOWLAN */ + + /*Note: BufIndex already add a TxDescOffset offset in first Beacon page + * The "TotalPacketLen" is calculate by BufIndex. + * We need to decrease TxDescOffset before doing length check. by yiwei + */ + TotalPacketLen = TotalPacketLen - TxDescOffset; + +download_page: + if (page_num) { + *page_num = TotalPageNum; + rtw_mfree(ReservedPagePacket, MAX_CMDBUF_SZ); + ReservedPagePacket = NULL; + RTW_INFO(FUNC_ADPT_FMT" Get [ %s ] RsvdPageNUm <==\n", + FUNC_ADPT_ARG(adapter), (is_wow_mode) ? "WOW" : "NOR"); + return; + } + + /* RTW_INFO("%s BufIndex(%d), TxDescLen(%d), PageSize(%d)\n",__func__, BufIndex, TxDescLen, PageSize);*/ + RTW_INFO("%s PageNum(%d), pktlen(%d)\n", + __func__, TotalPageNum, TotalPacketLen); + + if (TotalPacketLen > MaxRsvdPageBufSize) { + RTW_ERR("%s : rsvd page size is not enough!!TotalPacketLen %d, MaxRsvdPageBufSize %d\n", + __FUNCTION__, TotalPacketLen, MaxRsvdPageBufSize); + rtw_warn_on(1); + goto error; + } else { + /* update attribute */ + pattrib = &pcmdframe->attrib; + update_mgntframe_attrib(adapter, pattrib); + pattrib->qsel = QSLT_BEACON; + pattrib->pktlen = TotalPacketLen; + pattrib->last_txcmdsz = TotalPacketLen; +#ifdef CONFIG_PCI_HCI + dump_mgntframe(adapter, pcmdframe); +#else + dump_mgntframe_and_wait(adapter, pcmdframe, 100); +#endif + } + + RTW_INFO("%s: Set RSVD page location to Fw ,TotalPacketLen(%d), TotalPageNum(%d)\n", + __func__, TotalPacketLen, TotalPageNum); +#ifdef DBG_DUMP_SET_RSVD_PAGE + RTW_INFO(" ==================================================\n"); + RTW_INFO_DUMP("\n", ReservedPagePacket, TotalPacketLen); + RTW_INFO(" ==================================================\n"); +#endif + + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) + || MLME_IS_AP(adapter) || MLME_IS_MESH(adapter)){ + rtw_hal_set_FwRsvdPage_cmd(adapter, &RsvdPageLoc); +#ifdef DBG_FW_DEBUG_MSG_PKT + rtw_hal_set_fw_dbg_msg_pkt_rsvd_page_cmd(adapter, &RsvdPageLoc); +#endif /*DBG_FW_DEBUG_MSG_PKT*/ +#ifdef CONFIG_WOWLAN + if (pwrctl->wowlan_mode == _TRUE && + pwrctl->wowlan_in_resume == _FALSE) + rtw_hal_set_FwAoacRsvdPage_cmd(adapter, &RsvdPageLoc); +#endif /* CONFIG_WOWLAN */ +#ifdef CONFIG_AP_WOWLAN + if (pwrctl->wowlan_ap_mode == _TRUE) + rtw_hal_set_ap_rsvdpage_loc_cmd(adapter, &RsvdPageLoc); +#endif /* CONFIG_AP_WOWLAN */ + } else if (pwrctl->wowlan_pno_enable) { +#ifdef CONFIG_PNO_SUPPORT + rtw_hal_set_FwAoacRsvdPage_cmd(adapter, &RsvdPageLoc); + if (pwrctl->wowlan_in_resume) + rtw_hal_set_scan_offload_info_cmd(adapter, + &RsvdPageLoc, 0); + else + rtw_hal_set_scan_offload_info_cmd(adapter, + &RsvdPageLoc, 1); +#endif /* CONFIG_PNO_SUPPORT */ + } + +#ifdef CONFIG_P2P_WOWLAN + if (_TRUE == pwrctl->wowlan_p2p_mode) + rtw_hal_set_FwP2PRsvdPage_cmd(adapter, &RsvdPageLoc); +#endif /* CONFIG_P2P_WOWLAN */ + + return; +error: + rtw_free_xmitframe(pxmitpriv, pcmdframe); +} + +void rtw_hal_set_fw_rsvd_page(struct _ADAPTER *adapter, bool finished) +{ +#ifdef CONFIG_AP_MODE + if (finished) + rtw_mi_tx_beacon_hdl(adapter); + else +#endif + _rtw_hal_set_fw_rsvd_page(adapter, finished, NULL); +} + +static u8 rtw_hal_set_fw_bcn_early_c2h_rpt_cmd(struct _ADAPTER *adapter, u8 enable) +{ + u8 u1H2CSetPwrMode[H2C_PWRMODE_LEN] = {0}; + u8 ret = _FAIL; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + if (ATOMIC_READ(&adapter->tdlsinfo.chsw_info.chsw_on) == _TRUE) + { + SET_H2CCMD_PWRMODE_PARM_RLBM(u1H2CSetPwrMode, 1); + SET_H2CCMD_PWRMODE_PARM_SMART_PS(u1H2CSetPwrMode, 0); + } +#endif +#endif + + SET_H2CCMD_PWRMODE_PARM_MODE(u1H2CSetPwrMode, 0); + SET_H2CCMD_PWRMODE_PARM_PWR_STATE(u1H2CSetPwrMode, 0x0C); + SET_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(u1H2CSetPwrMode, enable); + + ret = rtw_hal_fill_h2c_cmd(adapter, + H2C_SET_PWR_MODE, + H2C_PWRMODE_LEN, + u1H2CSetPwrMode); + + RTW_PRINT("-%s()-\n", __func__); + + return ret; +} + +/** + * rtw_hal_get_rsvd_page_num() - Get needed reserved page number + * @adapter: struct _ADAPTER* + * + * Caculate needed reserved page number. + * In different state would get different number, for example normal mode and + * WOW mode would need different reserved page size. + * + * Return the number of reserved page which driver need. + */ +u8 rtw_hal_get_rsvd_page_num(struct _ADAPTER *adapter) +{ + u8 num = 0; + + + _rtw_hal_set_fw_rsvd_page(adapter, _FALSE, &num); + + return num; +} + +#ifndef CONFIG_HAS_HW_VAR_BCN_FUNC +static void hw_var_set_bcn_func(_adapter *adapter, u8 enable) +{ + u32 bcn_ctrl_reg; + +#ifdef CONFIG_CONCURRENT_MODE + if (adapter->hw_port == HW_PORT1) + bcn_ctrl_reg = REG_BCN_CTRL_1; + else +#endif + bcn_ctrl_reg = REG_BCN_CTRL; + + if (enable) + rtw_write8(adapter, bcn_ctrl_reg, (EN_BCN_FUNCTION | EN_TXBCN_RPT)); + else { + u8 val8; + + val8 = rtw_read8(adapter, bcn_ctrl_reg); + val8 &= ~(EN_BCN_FUNCTION | EN_TXBCN_RPT); + +#ifdef CONFIG_BT_COEXIST + if (GET_HAL_DATA(adapter)->EEPROMBluetoothCoexist == 1) { + /* Always enable port0 beacon function for PSTDMA */ + if (REG_BCN_CTRL == bcn_ctrl_reg) + val8 |= EN_BCN_FUNCTION; + } +#endif + + rtw_write8(adapter, bcn_ctrl_reg, val8); + } + +#ifdef CONFIG_RTL8192F + if (IS_HARDWARE_TYPE_8192F(adapter)) { + u16 val16, val16_ori; + + val16_ori = val16 = rtw_read16(adapter, REG_WLAN_ACT_MASK_CTRL_1); + + #ifdef CONFIG_CONCURRENT_MODE + if (adapter->hw_port == HW_PORT1) { + if (enable) + val16 |= EN_PORT_1_FUNCTION; + else + val16 &= ~EN_PORT_1_FUNCTION; + } else + #endif + { + if (enable) + val16 |= EN_PORT_0_FUNCTION; + else + val16 &= ~EN_PORT_0_FUNCTION; + + #ifdef CONFIG_BT_COEXIST + if (GET_HAL_DATA(adapter)->EEPROMBluetoothCoexist == 1) + val16 |= EN_PORT_0_FUNCTION; + #endif + } + + if (val16 != val16_ori) + rtw_write16(adapter, REG_WLAN_ACT_MASK_CTRL_1, val16); + } +#endif +} +#endif + +#ifndef CONFIG_HAS_HW_VAR_MLME_DISCONNECT +static void hw_var_set_mlme_disconnect(_adapter *adapter) +{ + u8 val8; + + /* reject all data frames */ +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(adapter, MI_LINKED) == _FALSE) +#endif + rtw_write16(adapter, REG_RXFLTMAP2, 0x0000); + +#ifdef CONFIG_CONCURRENT_MODE + if (adapter->hw_port == HW_PORT1) { + /* reset TSF1 */ + rtw_write8(adapter, REG_DUAL_TSF_RST, BIT(1)); + + /* disable update TSF1 */ + rtw_iface_disable_tsf_update(adapter); + + if (!IS_HARDWARE_TYPE_8723D(adapter) + && !IS_HARDWARE_TYPE_8192F(adapter) + && !IS_HARDWARE_TYPE_8710B(adapter) + ) { + /* disable Port1's beacon function */ + val8 = rtw_read8(adapter, REG_BCN_CTRL_1); + val8 &= ~EN_BCN_FUNCTION; + rtw_write8(adapter, REG_BCN_CTRL_1, val8); + } + } else +#endif + { + /* reset TSF */ + rtw_write8(adapter, REG_DUAL_TSF_RST, BIT(0)); + + /* disable update TSF */ + rtw_iface_disable_tsf_update(adapter); + } +} +#endif + +static void hw_var_set_mlme_sitesurvey(_adapter *adapter, u8 enable) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u16 value_rxfltmap2; + +#ifdef DBG_IFACE_STATUS + DBG_IFACE_STATUS_DUMP(adapter); +#endif + +#ifdef CONFIG_FIND_BEST_CHANNEL + /* Receive all data frames */ + value_rxfltmap2 = 0xFFFF; +#else + /* not to receive data frame */ + value_rxfltmap2 = 0; +#endif + + if (enable) { /* under sitesurvey */ + /* + * 1. configure REG_RXFLTMAP2 + * 2. disable TSF update & buddy TSF update to avoid updating wrong TSF due to clear RCR_CBSSID_BCN + * 3. config RCR to receive different BSSID BCN or probe rsp + */ + rtw_write16(adapter, REG_RXFLTMAP2, value_rxfltmap2); + + rtw_hal_rcr_set_chk_bssid(adapter, MLME_SCAN_ENTER); + + /* Save orignal RRSR setting, only 8812 set RRSR after set ch/bw/band */ + #if defined (CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + hal_data->RegRRSR = rtw_read32(adapter, REG_RRSR); + hal_data->RegRRSR &= 0x000FFFFF; + #endif + + #if defined(CONFIG_BEAMFORMING) && (defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A)) + if (IS_8812_SERIES(hal_data->version_id) || IS_8821_SERIES(hal_data->version_id)) { + /* set 718[1:0]=2'b00 to avoid BF scan hang */ + hal_data->backup_snd_ptcl_ctrl = rtw_read8(adapter, REG_SND_PTCL_CTRL_8812A); + rtw_write8(adapter, REG_SND_PTCL_CTRL_8812A, (hal_data->backup_snd_ptcl_ctrl & 0xfc)); + } + #endif + + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) + StopTxBeacon(adapter); + } else { /* sitesurvey done */ + /* + * 1. enable rx data frame + * 2. config RCR not to receive different BSSID BCN or probe rsp + * 3. doesn't enable TSF update & buddy TSF right now to avoid HW conflict + * so, we enable TSF update when rx first BCN after sitesurvey done + */ + if (rtw_mi_check_fwstate(adapter, WIFI_ASOC_STATE | WIFI_AP_STATE | WIFI_MESH_STATE)) { + /* enable to rx data frame */ + rtw_write16(adapter, REG_RXFLTMAP2, 0xFFFF); + } + + rtw_hal_rcr_set_chk_bssid(adapter, MLME_SCAN_DONE); + + /* Restore orignal RRSR setting,only 8812 set RRSR after set ch/bw/band */ + #if defined (CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + rtw_phydm_set_rrsr(adapter, hal_data->RegRRSR, TRUE); + #endif + + #if defined(CONFIG_BEAMFORMING) && (defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A)) + if (IS_8812_SERIES(hal_data->version_id) || IS_8821_SERIES(hal_data->version_id)) { + /* Restore orignal 0x718 setting*/ + rtw_write8(adapter, REG_SND_PTCL_CTRL_8812A, hal_data->backup_snd_ptcl_ctrl); + } + #endif + + #ifdef CONFIG_AP_MODE + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) { + ResumeTxBeacon(adapter); + rtw_mi_tx_beacon_hdl(adapter); + } + #endif + } +} + +#ifndef CONFIG_HAS_HW_VAR_MLME_JOIN +static void hw_var_set_mlme_join(_adapter *adapter, u8 type) +{ + u8 val8; + u16 val16; + u32 val32; + u8 RetryLimit = RL_VAL_STA; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + +#ifdef CONFIG_CONCURRENT_MODE + if (type == 0) { + /* prepare to join */ + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) + StopTxBeacon(adapter); + + /* enable to rx data frame.Accept all data frame */ + rtw_write16(adapter, REG_RXFLTMAP2, 0xFFFF); + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + RetryLimit = (hal_data->CustomerID == RT_CID_CCX) ? RL_VAL_AP : RL_VAL_STA; + else /* Ad-hoc Mode */ + RetryLimit = RL_VAL_AP; + + rtw_iface_enable_tsf_update(adapter); + + } else if (type == 1) { + /* joinbss_event call back when join res < 0 */ + if (rtw_mi_check_status(adapter, MI_LINKED) == _FALSE) + rtw_write16(adapter, REG_RXFLTMAP2, 0x00); + + rtw_iface_disable_tsf_update(adapter); + + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) { + ResumeTxBeacon(adapter); + + /* reset TSF 1/2 after ResumeTxBeacon */ + rtw_write8(adapter, REG_DUAL_TSF_RST, BIT(1) | BIT(0)); + } + + } else if (type == 2) { + /* sta add event call back */ + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE)) { + /* fixed beacon issue for 8191su........... */ + rtw_write8(adapter, 0x542 , 0x02); + RetryLimit = RL_VAL_AP; + } + + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) { + ResumeTxBeacon(adapter); + + /* reset TSF 1/2 after ResumeTxBeacon */ + rtw_write8(adapter, REG_DUAL_TSF_RST, BIT(1) | BIT(0)); + } + } + + val16 = BIT_SRL(RetryLimit) | BIT_LRL(RetryLimit); + rtw_write16(adapter, REG_RETRY_LIMIT, val16); +#else /* !CONFIG_CONCURRENT_MODE */ + if (type == 0) { /* prepare to join */ + /* enable to rx data frame.Accept all data frame */ + rtw_write16(adapter, REG_RXFLTMAP2, 0xFFFF); + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + RetryLimit = (hal_data->CustomerID == RT_CID_CCX) ? RL_VAL_AP : RL_VAL_STA; + else /* Ad-hoc Mode */ + RetryLimit = RL_VAL_AP; + + rtw_iface_enable_tsf_update(adapter); + + } else if (type == 1) { /* joinbss_event call back when join res < 0 */ + rtw_write16(adapter, REG_RXFLTMAP2, 0x00); + + rtw_iface_disable_tsf_update(adapter); + + } else if (type == 2) { /* sta add event call back */ + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE)) + RetryLimit = RL_VAL_AP; + } + + val16 = BIT_SRL(RetryLimit) | BIT_LRL(RetryLimit); + rtw_write16(adapter, REG_RETRY_LIMIT, val16); +#endif /* !CONFIG_CONCURRENT_MODE */ +} +#endif + +#ifdef CONFIG_TSF_RESET_OFFLOAD +static int rtw_hal_h2c_reset_tsf(_adapter *adapter, u8 reset_port) +{ + u8 buf[2]; + int ret; + + if (reset_port == HW_PORT0) { + buf[0] = 0x1; + buf[1] = 0; + } else { + buf[0] = 0x0; + buf[1] = 0x1; + } + + ret = rtw_hal_fill_h2c_cmd(adapter, H2C_RESET_TSF, 2, buf); + + return ret; +} + +int rtw_hal_reset_tsf(_adapter *adapter, u8 reset_port) +{ + u8 reset_cnt_before = 0, reset_cnt_after = 0, loop_cnt = 0; + u32 reg_reset_tsf_cnt = (reset_port == HW_PORT0) ? + REG_FW_RESET_TSF_CNT_0 : REG_FW_RESET_TSF_CNT_1; + int ret; + + /* site survey will cause reset tsf fail */ + rtw_mi_buddy_scan_abort(adapter, _FALSE); + reset_cnt_after = reset_cnt_before = rtw_read8(adapter, reg_reset_tsf_cnt); + ret = rtw_hal_h2c_reset_tsf(adapter, reset_port); + if (ret != _SUCCESS) + return ret; + + while ((reset_cnt_after == reset_cnt_before) && (loop_cnt < 10)) { + rtw_msleep_os(100); + loop_cnt++; + reset_cnt_after = rtw_read8(adapter, reg_reset_tsf_cnt); + } + + return (loop_cnt >= 10) ? _FAIL : _SUCCESS; +} +#endif /* CONFIG_TSF_RESET_OFFLOAD */ + +#ifndef CONFIG_HAS_HW_VAR_CORRECT_TSF +#ifdef CONFIG_HW_P0_TSF_SYNC +#ifdef CONFIG_CONCURRENT_MODE +static void hw_port0_tsf_sync_sel(_adapter *adapter, u8 benable, u8 hw_port, u16 tr_offset) +{ + u8 val8; + u8 client_id = 0; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(adapter) && (rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC))) { + RTW_INFO("[MCC] do not set HW TSF sync\n"); + return; + } +#endif + /* check if port0 is already synced */ + if (benable && dvobj->p0_tsf.sync_port != MAX_HW_PORT && dvobj->p0_tsf.sync_port == hw_port) { + RTW_WARN(FUNC_ADPT_FMT ": port0 already enable TSF sync(%d)\n", + FUNC_ADPT_ARG(adapter), dvobj->p0_tsf.sync_port); + return; + } + + /* check if port0 already disable sync */ + if (!benable && dvobj->p0_tsf.sync_port == MAX_HW_PORT) { + RTW_WARN(FUNC_ADPT_FMT ": port0 already disable TSF sync\n", FUNC_ADPT_ARG(adapter)); + return; + } + + /* check if port0 sync to port0 */ + if (benable && hw_port == HW_PORT0) { + RTW_ERR(FUNC_ADPT_FMT ": hw_port is port0 under enable\n", FUNC_ADPT_ARG(adapter)); + rtw_warn_on(1); + return; + } + + /*0x5B4 [6:4] :SYNC_CLI_SEL - The selector for the CLINT port of sync tsft source for port 0*/ + /* Bit[5:4] : 0 for clint0, 1 for clint1, 2 for clint2, 3 for clint3. + Bit6 : 1= enable sync to port 0. 0=disable sync to port 0.*/ + + val8 = rtw_read8(adapter, REG_TIMER0_SRC_SEL); + + if (benable) { + /*Disable Port0's beacon function*/ + rtw_write8(adapter, REG_BCN_CTRL, rtw_read8(adapter, REG_BCN_CTRL) & ~BIT_EN_BCN_FUNCTION); + + /*Reg 0x518[15:0]: TSFTR_SYN_OFFSET*/ + if (tr_offset) + rtw_write16(adapter, REG_TSFTR_SYN_OFFSET, tr_offset); + + /*reg 0x577[6]=1*/ /*auto sync by tbtt*/ + rtw_write8(adapter, REG_MISC_CTRL, rtw_read8(adapter, REG_MISC_CTRL) | BIT_AUTO_SYNC_BY_TBTT); + + if (HW_PORT1 == hw_port) + client_id = 0; + else if (HW_PORT2 == hw_port) + client_id = 1; + else if (HW_PORT3 == hw_port) + client_id = 2; + else if (HW_PORT4 == hw_port) + client_id = 3; + + val8 &= 0x8F; + val8 |= (BIT(6) | (client_id << 4)); + + dvobj->p0_tsf.sync_port = hw_port; + dvobj->p0_tsf.offset = tr_offset; + rtw_write8(adapter, REG_TIMER0_SRC_SEL, val8); + + /*Enable Port0's beacon function*/ + rtw_write8(adapter, REG_BCN_CTRL, rtw_read8(adapter, REG_BCN_CTRL) | BIT_EN_BCN_FUNCTION); + RTW_INFO("%s Port_%d TSF sync to P0, timer offset :%d\n", __func__, hw_port, tr_offset); + } else { + val8 &= ~BIT(6); + + dvobj->p0_tsf.sync_port = MAX_HW_PORT; + dvobj->p0_tsf.offset = 0; + rtw_write8(adapter, REG_TIMER0_SRC_SEL, val8); + RTW_INFO("%s P0 TSF sync disable\n", __func__); + } +} +static _adapter * _search_ld_sta(_adapter *adapter, u8 include_self) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 i; + _adapter *iface = NULL; + + if (rtw_mi_get_assoced_sta_num(adapter) == 0) { + RTW_ERR("STA_LD_NUM == 0\n"); + rtw_warn_on(1); + } + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + if (include_self == _FALSE && adapter == iface) + continue; + if (is_client_associated_to_ap(iface)) + break; + } + if (iface) + RTW_INFO("search STA iface -"ADPT_FMT"\n", ADPT_ARG(iface)); + return iface; +} +#endif /*CONFIG_CONCURRENT_MODE*/ +/*Correct port0's TSF*/ +/*#define DBG_P0_TSF_SYNC*/ +void hw_var_set_correct_tsf(PADAPTER adapter, u8 mlme_state) +{ +#ifdef CONFIG_CONCURRENT_MODE + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + _adapter *sta_if = NULL; + u8 hw_port; + + RTW_INFO(FUNC_ADPT_FMT "\n", FUNC_ADPT_ARG(adapter)); + #ifdef DBG_P0_TSF_SYNC + RTW_INFO("[TSF_SYNC] AP_NUM = %d\n", rtw_mi_get_ap_num(adapter)); + RTW_INFO("[TSF_SYNC] MESH_NUM = %d\n", rtw_mi_get_mesh_num(adapter)); + RTW_INFO("[TSF_SYNC] LD_STA_NUM = %d\n", rtw_mi_get_assoced_sta_num(adapter)); + if (dvobj->p0_tsf.sync_port == MAX_HW_PORT) + RTW_INFO("[TSF_SYNC] org p0 sync port = N/A\n"); + else + RTW_INFO("[TSF_SYNC] org p0 sync port = %d\n", dvobj->p0_tsf.sync_port); + RTW_INFO("[TSF_SYNC] timer offset = %d\n", dvobj->p0_tsf.offset); + #endif + switch (mlme_state) { + case MLME_STA_CONNECTED : + { + hw_port = rtw_hal_get_port(adapter); + + if (!MLME_IS_STA(adapter)) { + RTW_ERR("STA CON state,but iface("ADPT_FMT") is not STA\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + } + + if ((dvobj->p0_tsf.sync_port != MAX_HW_PORT) && (hw_port == HW_PORT0)) { + RTW_ERR(ADPT_FMT" is STA with P0 connected => DIS P0_TSF_SYNC\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + hw_port0_tsf_sync_sel(adapter, _FALSE, 0, 0); + } + + if ((dvobj->p0_tsf.sync_port == MAX_HW_PORT) && + (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter))) { + hw_port0_tsf_sync_sel(adapter, _TRUE, hw_port, 50);/*timer offset 50ms*/ + #ifdef DBG_P0_TSF_SYNC + RTW_INFO("[TSF_SYNC] STA_LINKED => EN P0_TSF_SYNC\n"); + #endif + } + } + break; + case MLME_STA_DISCONNECTED : + { + hw_port = rtw_hal_get_port(adapter); + + if (!MLME_IS_STA(adapter)) { + RTW_ERR("STA DIS_CON state,but iface("ADPT_FMT") is not STA\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + } + + if (dvobj->p0_tsf.sync_port == hw_port) { + if (rtw_mi_get_assoced_sta_num(adapter) >= 2) { + /* search next appropriate sta*/ + sta_if = _search_ld_sta(adapter, _FALSE); + if (sta_if) { + hw_port = rtw_hal_get_port(sta_if); + hw_port0_tsf_sync_sel(adapter, _TRUE, hw_port, 50);/*timer offset 50ms*/ + #ifdef DBG_P0_TSF_SYNC + RTW_INFO("[TSF_SYNC] STA_DIS_CON => CHANGE P0_TSF_SYNC\n"); + #endif + } + } else if (rtw_mi_get_assoced_sta_num(adapter) == 1) { + hw_port0_tsf_sync_sel(adapter, _FALSE, 0, 0); + #ifdef DBG_P0_TSF_SYNC + RTW_INFO("[TSF_SYNC] STA_DIS_CON => DIS P0_TSF_SYNC\n"); + #endif + } + } + } + break; +#ifdef CONFIG_AP_MODE + case MLME_AP_STARTED : + case MLME_MESH_STARTED : + { + if (!(MLME_IS_AP(adapter) || MLME_IS_MESH(adapter))) { + RTW_ERR("AP START state,but iface("ADPT_FMT") is not AP\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + } + + if ((dvobj->p0_tsf.sync_port == MAX_HW_PORT) && + rtw_mi_get_assoced_sta_num(adapter)) { + /* get port of sta */ + sta_if = _search_ld_sta(adapter, _FALSE); + if (sta_if) { + hw_port = rtw_hal_get_port(sta_if); + hw_port0_tsf_sync_sel(adapter, _TRUE, hw_port, 50);/*timer offset 50ms*/ + #ifdef DBG_P0_TSF_SYNC + RTW_INFO("[TSF_SYNC] AP_START => EN P0_TSF_SYNC\n"); + #endif + } + } + } + break; + case MLME_AP_STOPPED : + case MLME_MESH_STOPPED : + { + if (!(MLME_IS_AP(adapter) || MLME_IS_MESH(adapter))) { + RTW_ERR("AP START state,but iface("ADPT_FMT") is not AP\n", ADPT_ARG(adapter)); + rtw_warn_on(1); + } + /*stop ap mode*/ + if ((rtw_mi_get_ap_num(adapter) + rtw_mi_get_mesh_num(adapter) == 1) && + (dvobj->p0_tsf.sync_port != MAX_HW_PORT)) { + hw_port0_tsf_sync_sel(adapter, _FALSE, 0, 0); + #ifdef DBG_P0_TSF_SYNC + RTW_INFO("[TSF_SYNC] AP_STOP => DIS P0_TSF_SYNC\n"); + #endif + } + } + break; +#endif /* CONFIG_AP_MODE */ + default : + RTW_ERR(FUNC_ADPT_FMT" unknow state(0x%02x)\n", FUNC_ADPT_ARG(adapter), mlme_state); + break; + } + + /*#ifdef DBG_P0_TSF_SYNC*/ + #if 1 + if (dvobj->p0_tsf.sync_port == MAX_HW_PORT) + RTW_INFO("[TSF_SYNC] p0 sync port = N/A\n"); + else + RTW_INFO("[TSF_SYNC] p0 sync port = %d\n", dvobj->p0_tsf.sync_port); + RTW_INFO("[TSF_SYNC] timer offset = %d\n", dvobj->p0_tsf.offset); + #endif +#endif /*CONFIG_CONCURRENT_MODE*/ +} + +#else /*! CONFIG_HW_P0_TSF_SYNC*/ + +#ifdef CONFIG_MI_WITH_MBSSID_CAM +static void hw_var_set_correct_tsf(_adapter *adapter, u8 mlme_state) +{ + /*do nothing*/ +} +#else /* !CONFIG_MI_WITH_MBSSID_CAM*/ +static void rtw_hal_correct_tsf(_adapter *padapter, u8 hw_port, u64 tsf) +{ + if (hw_port == HW_PORT0) { + /*disable related TSF function*/ + rtw_write8(padapter, REG_BCN_CTRL, rtw_read8(padapter, REG_BCN_CTRL) & (~EN_BCN_FUNCTION)); +#if defined(CONFIG_RTL8192F) + rtw_write16(padapter, REG_WLAN_ACT_MASK_CTRL_1, rtw_read16(padapter, + REG_WLAN_ACT_MASK_CTRL_1) & ~EN_PORT_0_FUNCTION); +#endif + + rtw_write32(padapter, REG_TSFTR, tsf); + rtw_write32(padapter, REG_TSFTR + 4, tsf >> 32); + + /*enable related TSF function*/ + rtw_write8(padapter, REG_BCN_CTRL, rtw_read8(padapter, REG_BCN_CTRL) | EN_BCN_FUNCTION); +#if defined(CONFIG_RTL8192F) + rtw_write16(padapter, REG_WLAN_ACT_MASK_CTRL_1, rtw_read16(padapter, + REG_WLAN_ACT_MASK_CTRL_1) | EN_PORT_0_FUNCTION); +#endif + } else if (hw_port == HW_PORT1) { + /*disable related TSF function*/ + rtw_write8(padapter, REG_BCN_CTRL_1, rtw_read8(padapter, REG_BCN_CTRL_1) & (~EN_BCN_FUNCTION)); +#if defined(CONFIG_RTL8192F) + rtw_write16(padapter, REG_WLAN_ACT_MASK_CTRL_1, rtw_read16(padapter, + REG_WLAN_ACT_MASK_CTRL_1) & ~EN_PORT_1_FUNCTION); +#endif + + rtw_write32(padapter, REG_TSFTR1, tsf); + rtw_write32(padapter, REG_TSFTR1 + 4, tsf >> 32); + + /*enable related TSF function*/ + rtw_write8(padapter, REG_BCN_CTRL_1, rtw_read8(padapter, REG_BCN_CTRL_1) | EN_BCN_FUNCTION); +#if defined(CONFIG_RTL8192F) + rtw_write16(padapter, REG_WLAN_ACT_MASK_CTRL_1, rtw_read16(padapter, + REG_WLAN_ACT_MASK_CTRL_1) | EN_PORT_1_FUNCTION); +#endif + } else + RTW_INFO("%s-[WARN] "ADPT_FMT" invalid hw_port:%d\n", __func__, ADPT_ARG(padapter), hw_port); +} +static void hw_var_set_correct_tsf(_adapter *adapter, u8 mlme_state) +{ + u64 tsf; + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *mlmeinfo = &(mlmeext->mlmext_info); + + tsf = mlmeext->TSFValue - rtw_modular64(mlmeext->TSFValue, (mlmeinfo->bcn_interval * 1024)) - 1024; /*us*/ + + if ((mlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE + || (mlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) + StopTxBeacon(adapter); + + rtw_hal_correct_tsf(adapter, adapter->hw_port, tsf); + +#ifdef CONFIG_CONCURRENT_MODE + /* Update buddy port's TSF if it is SoftAP/Mesh for beacon TX issue! */ + if ((mlmeinfo->state & 0x03) == WIFI_FW_STATION_STATE + && (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) + ) { + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + int i; + _adapter *iface; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + if (iface == adapter) + continue; + + #ifdef CONFIG_AP_MODE + if ((MLME_IS_AP(iface) || MLME_IS_MESH(iface)) + && check_fwstate(&iface->mlmepriv, WIFI_ASOC_STATE) == _TRUE + ) { + rtw_hal_correct_tsf(iface, iface->hw_port, tsf); + #ifdef CONFIG_TSF_RESET_OFFLOAD + if (rtw_hal_reset_tsf(iface, iface->hw_port) == _FAIL) + RTW_INFO("%s-[ERROR] "ADPT_FMT" Reset port%d TSF fail\n" + , __func__, ADPT_ARG(iface), iface->hw_port); + #endif /* CONFIG_TSF_RESET_OFFLOAD*/ + } + #endif /* CONFIG_AP_MODE */ + } + } +#endif /* CONFIG_CONCURRENT_MODE */ + if ((mlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE + || (mlmeinfo->state & 0x03) == WIFI_FW_AP_STATE) + ResumeTxBeacon(adapter); +} +#endif /*#ifdef CONFIG_MI_WITH_MBSSID_CAM*/ +#endif /*#ifdef CONFIG_HW_P0_TSF_SYNC*/ +#endif /*#ifndef CONFIG_HAS_HW_VAR_CORRECT_TSF*/ + +u64 rtw_hal_get_tsftr_by_port(_adapter *adapter, u8 port) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u64 tsftr = 0; + + if (port >= hal_spec->port_num) { + RTW_ERR("%s invalid port(%d) \n", __func__, port); + goto exit; + } + + switch (rtw_get_chip_type(adapter)) { +#if defined(CONFIG_RTL8814B) + case RTL8814B: + { + u8 val8; + + /* 0x1500[6:4] - BIT_BCN_TIMER_SEL_FWRD_V1 */ + val8 = rtw_read8(adapter, REG_PORT_CTRL_SEL); + val8 &= ~0x70; + val8 |= port << 4; + rtw_write8(adapter, REG_PORT_CTRL_SEL, val8); + + tsftr = rtw_read32(adapter, REG_TSFTR_HIGH); + tsftr = tsftr << 32; + tsftr |= rtw_read32(adapter, REG_TSFTR_LOW); + + break; + } +#endif +#if defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) + case RTL8814A: + case RTL8822B: + case RTL8821C: + case RTL8822C: + { + u8 val8; + + /* 0x554[30:28] - BIT_BCN_TIMER_SEL_FWRD */ + val8 = rtw_read8(adapter, REG_MBSSID_BCN_SPACE + 3); + val8 &= 0x8F; + val8 |= port << 4; + rtw_write8(adapter, REG_MBSSID_BCN_SPACE + 3, val8); + + tsftr = rtw_read32(adapter, REG_TSFTR + 4); + tsftr = tsftr << 32; + tsftr |= rtw_read32(adapter, REG_TSFTR); + + break; + } +#endif +#if defined(CONFIG_RTL8188E) || defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) \ + || defined(CONFIG_RTL8192E) || defined(CONFIG_RTL8192F) \ + || defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8703B) || defined(CONFIG_RTL8723D) \ + || defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) \ + || defined(CONFIG_RTL8710B) + case RTL8188E: + case RTL8188F: + case RTL8188GTV: + case RTL8192E: + case RTL8192F: + case RTL8723B: + case RTL8703B: + case RTL8723D: + case RTL8812: + case RTL8821: + case RTL8710B: + { + u32 addr; + + if (port == HW_PORT0) + addr = REG_TSFTR; + else if (port == HW_PORT1) + addr = REG_TSFTR1; + else { + RTW_ERR("%s unknown port(%d) \n", __func__, port); + goto exit; + } + + tsftr = rtw_read32(adapter, addr + 4); + tsftr = tsftr << 32; + tsftr |= rtw_read32(adapter, addr); + + break; + } +#endif + default: + RTW_ERR("%s unknow chip type\n", __func__); + } + +exit: + return tsftr; +} + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW +s32 rtw_hal_ch_sw_oper_offload(_adapter *padapter, u8 channel, u8 channel_offset, u16 bwmode) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + u8 ch_sw_h2c_buf[4] = {0x00, 0x00, 0x00, 0x00}; + + + SET_H2CCMD_CH_SW_OPER_OFFLOAD_CH_NUM(ch_sw_h2c_buf, channel); + SET_H2CCMD_CH_SW_OPER_OFFLOAD_BW_MODE(ch_sw_h2c_buf, bwmode); + switch (bwmode) { + case CHANNEL_WIDTH_40: + SET_H2CCMD_CH_SW_OPER_OFFLOAD_BW_40M_SC(ch_sw_h2c_buf, channel_offset); + break; + case CHANNEL_WIDTH_80: + SET_H2CCMD_CH_SW_OPER_OFFLOAD_BW_80M_SC(ch_sw_h2c_buf, channel_offset); + break; + case CHANNEL_WIDTH_20: + default: + break; + } + SET_H2CCMD_CH_SW_OPER_OFFLOAD_RFE_TYPE(ch_sw_h2c_buf, pHalData->rfe_type); + + return rtw_hal_fill_h2c_cmd(padapter, H2C_CHNL_SWITCH_OPER_OFFLOAD, sizeof(ch_sw_h2c_buf), ch_sw_h2c_buf); +} +#endif +#endif + +#ifdef CONFIG_WMMPS_STA +void rtw_hal_update_uapsd_tid(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct qos_priv *pqospriv = &pmlmepriv->qospriv; + + /* write complement of pqospriv->uapsd_tid to mac register 0x693 because + it's designed for "0" represents "enable" and "1" represents "disable" */ + rtw_write8(adapter, REG_WMMPS_UAPSD_TID, (u8)(~pqospriv->uapsd_tid)); +} +#endif /* CONFIG_WMMPS_STA */ + +#if defined(CONFIG_BT_COEXIST) && defined(CONFIG_FW_MULTI_PORT_SUPPORT) +/* For multi-port support, driver needs to inform the port ID to FW for btc operations */ +s32 rtw_hal_set_wifi_btc_port_id_cmd(_adapter *adapter) +{ + u8 h2c_buf[H2C_BTC_WL_PORT_ID_LEN] = {0}; + u8 hw_port = rtw_hal_get_port(adapter); + + SET_H2CCMD_BTC_WL_PORT_ID(h2c_buf, hw_port); + RTW_INFO("%s ("ADPT_FMT") - hw_port :%d\n", __func__, ADPT_ARG(adapter), hw_port); + return rtw_hal_fill_h2c_cmd(adapter, H2C_BTC_WL_PORT_ID, H2C_BTC_WL_PORT_ID_LEN, h2c_buf); +} +#endif + +#define LPS_ACTIVE_TIMEOUT 50 /*number of times*/ +void rtw_lps_state_chk(_adapter *adapter, u8 ps_mode) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta = NULL; + u8 ps_ready = _FALSE; + s8 leave_wait_count = LPS_ACTIVE_TIMEOUT; + + if (ps_mode == PS_MODE_ACTIVE) { +#ifdef CONFIG_LPS_ACK + if (rtw_sctx_wait(&pwrpriv->lps_ack_sctx, __func__)) { + if (pwrpriv->lps_ack_status > 0) { + psta = rtw_get_stainfo(pstapriv, pmlmeinfo->network.MacAddress); + if (psta != NULL) { + if(issue_nulldata(adapter, psta->cmn.mac_addr, PS_MODE_ACTIVE, 3, 1) == _FAIL) + RTW_INFO(FUNC_ADPT_FMT" LPS state sync not yet finished.\n", FUNC_ADPT_ARG(adapter)); + } + } + } else { + RTW_WARN("LPS sctx query timeout, operation abort!!\n"); + return; + } + pwrpriv->lps_ack_status = -1; +#else + do { + if ((rtw_read8(adapter, REG_TCR) & BIT_PWRBIT_OW_EN) == 0) { + ps_ready = _TRUE; + break; + } + rtw_msleep_os(1); + } while (leave_wait_count--); + + if (ps_ready == _FALSE) { + RTW_WARN(FUNC_ADPT_FMT" Power Bit Control is still in HW!\n", FUNC_ADPT_ARG(adapter)); + return; + } +#endif /* CONFIG_LPS_ACK */ + } + } + +void rtw_var_set_basic_rate(PADAPTER padapter, u8 *val) { + + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + struct mlme_ext_info *mlmext_info = &padapter->mlmeextpriv.mlmext_info; + u16 input_b = 0, masked = 0, ioted = 0, BrateCfg = 0; + u16 rrsr_2g_force_mask = RRSR_CCK_RATES; + u16 rrsr_2g_allow_mask = (RRSR_24M | RRSR_12M | RRSR_6M | RRSR_CCK_RATES); + #if CONFIG_IEEE80211_BAND_5GHZ + u16 rrsr_5g_force_mask = (RRSR_6M); + u16 rrsr_5g_allow_mask = (RRSR_OFDM_RATES); + #endif + u32 temp_RRSR; + + HalSetBrateCfg(padapter, val, &BrateCfg); + input_b = BrateCfg; + + /* apply force and allow mask */ + #if CONFIG_IEEE80211_BAND_5GHZ + if (pHalData->current_band_type != BAND_ON_2_4G) { + BrateCfg |= rrsr_5g_force_mask; + BrateCfg &= rrsr_5g_allow_mask; + } else + #endif + { /* 2.4G */ + BrateCfg |= rrsr_2g_force_mask; + BrateCfg &= rrsr_2g_allow_mask; + } + masked = BrateCfg; + +#ifdef CONFIG_CMCC_TEST + BrateCfg |= (RRSR_11M | RRSR_5_5M | RRSR_1M); /* use 11M to send ACK */ + BrateCfg |= (RRSR_24M | RRSR_18M | RRSR_12M); /*CMCC_OFDM_ACK 12/18/24M */ +#endif + + /* IOT consideration */ + if (mlmext_info->assoc_AP_vendor == HT_IOT_PEER_CISCO) { + /* if peer is cisco and didn't use ofdm rate, we enable 6M ack */ + if ((BrateCfg & (RRSR_24M | RRSR_12M | RRSR_6M)) == 0) + BrateCfg |= RRSR_6M; + } + ioted = BrateCfg; + +#ifdef CONFIG_NARROWBAND_SUPPORTING + if ((padapter->registrypriv.rtw_nb_config == RTW_NB_CONFIG_WIDTH_10) + || (padapter->registrypriv.rtw_nb_config == RTW_NB_CONFIG_WIDTH_5)) { + BrateCfg &= ~RRSR_CCK_RATES; + BrateCfg |= RRSR_6M; + } +#endif + pHalData->BasicRateSet = BrateCfg; + + RTW_INFO("HW_VAR_BASIC_RATE: %#x->%#x->%#x\n", input_b, masked, ioted); + + /* Set RRSR rate table. */ + temp_RRSR = rtw_read32(padapter, REG_RRSR); + temp_RRSR &=0xFFFF0000; + temp_RRSR |=BrateCfg; + rtw_phydm_set_rrsr(padapter, temp_RRSR, TRUE); + + rtw_write8(padapter, REG_RRSR + 2, rtw_read8(padapter, REG_RRSR + 2) & 0xf0); + + #if defined(CONFIG_RTL8188E) + rtw_hal_set_hwreg(padapter, HW_VAR_INIT_RTS_RATE, (u8 *)&BrateCfg); + #endif +} + +u8 SetHwReg(_adapter *adapter, u8 variable, u8 *val) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 ret = _SUCCESS; + + switch (variable) { + case HW_VAR_MEDIA_STATUS: { + u8 net_type = *((u8 *)val); + + rtw_hal_set_msr(adapter, net_type); + } + break; + case HW_VAR_DO_IQK: + if (*val) + hal_data->bNeedIQK = _TRUE; + else + hal_data->bNeedIQK = _FALSE; + break; + case HW_VAR_MAC_ADDR: +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_hal_set_macaddr_mbid(adapter, val); +#else + rtw_hal_set_macaddr_port(adapter, val); +#endif + break; + case HW_VAR_BSSID: + rtw_hal_set_bssid(adapter, val); + break; + case HW_VAR_RCR: + ret = hw_var_rcr_config(adapter, *((u32 *)val)); + break; + case HW_VAR_ON_RCR_AM: + hw_var_set_rcr_am(adapter, 1); + break; + case HW_VAR_OFF_RCR_AM: + hw_var_set_rcr_am(adapter, 0); + break; + case HW_VAR_BEACON_INTERVAL: + hw_var_set_bcn_interval(adapter, *(u16 *)val); + break; +#ifdef CONFIG_MBSSID_CAM + case HW_VAR_MBSSID_CAM_WRITE: { + u32 cmd = 0; + u32 *cam_val = (u32 *)val; + + rtw_write32(adapter, REG_MBIDCAMCFG_1, cam_val[0]); + cmd = BIT_MBIDCAM_POLL | BIT_MBIDCAM_WT_EN | BIT_MBIDCAM_VALID | cam_val[1]; + rtw_write32(adapter, REG_MBIDCAMCFG_2, cmd); + } + break; + case HW_VAR_MBSSID_CAM_CLEAR: { + u32 cmd; + u8 entry_id = *(u8 *)val; + + rtw_write32(adapter, REG_MBIDCAMCFG_1, 0); + + cmd = BIT_MBIDCAM_POLL | BIT_MBIDCAM_WT_EN | ((entry_id & MBIDCAM_ADDR_MASK) << MBIDCAM_ADDR_SHIFT); + rtw_write32(adapter, REG_MBIDCAMCFG_2, cmd); + } + break; + case HW_VAR_RCR_MBSSID_EN: + if (*((u8 *)val)) + rtw_hal_rcr_add(adapter, RCR_ENMBID); + else + rtw_hal_rcr_clear(adapter, RCR_ENMBID); + break; +#endif + case HW_VAR_PORT_SWITCH: + hw_var_port_switch(adapter); + break; + case HW_VAR_INIT_RTS_RATE: { + u16 brate_cfg = *((u16 *)val); + u8 rate_index = 0; + HAL_VERSION *hal_ver = &hal_data->version_id; + + if (IS_8188E(*hal_ver)) { + + while (brate_cfg > 0x1) { + brate_cfg = (brate_cfg >> 1); + rate_index++; + } + rtw_write8(adapter, REG_INIRTS_RATE_SEL, rate_index); + } else + rtw_warn_on(1); + } + break; + case HW_VAR_SEC_CFG: { + u16 reg_scr_ori; + u16 reg_scr; + + reg_scr = reg_scr_ori = rtw_read16(adapter, REG_SECCFG); + reg_scr |= (SCR_CHK_KEYID | SCR_RxDecEnable | SCR_TxEncEnable); + + if (_rtw_camctl_chk_cap(adapter, SEC_CAP_CHK_BMC)) + reg_scr |= SCR_CHK_BMC; + + if (_rtw_camctl_chk_flags(adapter, SEC_STATUS_STA_PK_GK_CONFLICT_DIS_BMC_SEARCH)) + reg_scr |= SCR_NoSKMC; + + if (reg_scr != reg_scr_ori) + rtw_write16(adapter, REG_SECCFG, reg_scr); + } + break; + case HW_VAR_SEC_DK_CFG: { + struct security_priv *sec = &adapter->securitypriv; + u8 reg_scr = rtw_read8(adapter, REG_SECCFG); + + if (val) { /* Enable default key related setting */ + reg_scr |= SCR_TXBCUSEDK; + if (sec->dot11AuthAlgrthm != dot11AuthAlgrthm_8021X) + reg_scr |= (SCR_RxUseDK | SCR_TxUseDK); + } else /* Disable default key related setting */ + reg_scr &= ~(SCR_RXBCUSEDK | SCR_TXBCUSEDK | SCR_RxUseDK | SCR_TxUseDK); + + rtw_write8(adapter, REG_SECCFG, reg_scr); + } + break; + + case HW_VAR_ASIX_IOT: + /* enable ASIX IOT function */ + if (*((u8 *)val) == _TRUE) { + /* 0xa2e[0]=0 (disable rake receiver) */ + rtw_write8(adapter, rCCK0_FalseAlarmReport + 2, + rtw_read8(adapter, rCCK0_FalseAlarmReport + 2) & ~(BIT0)); + /* 0xa1c=0xa0 (reset channel estimation if signal quality is bad) */ + rtw_write8(adapter, rCCK0_DSPParameter2, 0xa0); + } else { + /* restore reg:0xa2e, reg:0xa1c */ + rtw_write8(adapter, rCCK0_FalseAlarmReport + 2, + rtw_read8(adapter, rCCK0_FalseAlarmReport + 2) | (BIT0)); + rtw_write8(adapter, rCCK0_DSPParameter2, 0x00); + } + break; +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + case HW_VAR_WOWLAN: { + struct wowlan_ioctl_param *poidparam; + + poidparam = (struct wowlan_ioctl_param *)val; + switch (poidparam->subcode) { +#ifdef CONFIG_WOWLAN + case WOWLAN_PATTERN_CLEAN: + rtw_hal_dl_pattern(adapter, 2); + break; + case WOWLAN_ENABLE: + rtw_hal_wow_enable(adapter); + break; + case WOWLAN_DISABLE: + rtw_hal_wow_disable(adapter); + break; +#endif /*CONFIG_WOWLAN*/ +#ifdef CONFIG_AP_WOWLAN + case WOWLAN_AP_ENABLE: + rtw_hal_ap_wow_enable(adapter); + break; + case WOWLAN_AP_DISABLE: + rtw_hal_ap_wow_disable(adapter); + break; +#endif /*CONFIG_AP_WOWLAN*/ + default: + break; + } + } + break; +#endif /*defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN)*/ + +#ifndef CONFIG_HAS_HW_VAR_BCN_FUNC + case HW_VAR_BCN_FUNC: + hw_var_set_bcn_func(adapter, *val); + break; +#endif + +#ifndef CONFIG_HAS_HW_VAR_MLME_DISCONNECT + case HW_VAR_MLME_DISCONNECT: + hw_var_set_mlme_disconnect(adapter); + break; +#endif + + case HW_VAR_MLME_SITESURVEY: + hw_var_set_mlme_sitesurvey(adapter, *val); + #ifdef CONFIG_BT_COEXIST + if (hal_data->EEPROMBluetoothCoexist == 1) + rtw_btcoex_ScanNotify(adapter, *val ? _TRUE : _FALSE); + #endif + break; + +#ifndef CONFIG_HAS_HW_VAR_MLME_JOIN + case HW_VAR_MLME_JOIN: + hw_var_set_mlme_join(adapter, *val); + break; +#endif + + case HW_VAR_EN_HW_UPDATE_TSF: + rtw_hal_set_hw_update_tsf(adapter); + break; +#ifndef CONFIG_HAS_HW_VAR_CORRECT_TSF + case HW_VAR_CORRECT_TSF: + hw_var_set_correct_tsf(adapter, *val); + break; +#endif + +#if defined(CONFIG_HW_P0_TSF_SYNC) && defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_MCC_MODE) + case HW_VAR_TSF_AUTO_SYNC: + if (*val == _TRUE) + hw_port0_tsf_sync_sel(adapter, _TRUE, adapter->hw_port, 50); + else + hw_port0_tsf_sync_sel(adapter, _FALSE, adapter->hw_port, 50); + break; +#endif + case HW_VAR_APFM_ON_MAC: + hal_data->bMacPwrCtrlOn = *val; + RTW_INFO("%s: bMacPwrCtrlOn=%d\n", __func__, hal_data->bMacPwrCtrlOn); + break; +#ifdef CONFIG_WMMPS_STA + case HW_VAR_UAPSD_TID: + rtw_hal_update_uapsd_tid(adapter); + break; +#endif /* CONFIG_WMMPS_STA */ +#ifdef CONFIG_LPS_PG + case HW_VAR_LPS_PG_HANDLE: + rtw_hal_lps_pg_handler(adapter, *val); + break; +#endif +#ifdef CONFIG_LPS_LCLK_WD_TIMER + case HW_VAR_DM_IN_LPS_LCLK: + rtw_phydm_wd_lps_lclk_hdl(adapter); + break; +#endif + case HW_VAR_ENABLE_RX_BAR: + if (*val == _TRUE) { + /* enable RX BAR */ + u16 val16 = rtw_read16(adapter, REG_RXFLTMAP1); + + val16 |= BIT(8); + rtw_write16(adapter, REG_RXFLTMAP1, val16); + } else { + /* disable RX BAR */ + u16 val16 = rtw_read16(adapter, REG_RXFLTMAP1); + + val16 &= (~BIT(8)); + rtw_write16(adapter, REG_RXFLTMAP1, val16); + } + RTW_INFO("[HW_VAR_ENABLE_RX_BAR] 0x%02X=0x%02X\n", + REG_RXFLTMAP1, rtw_read16(adapter, REG_RXFLTMAP1)); + break; + case HW_VAR_HCI_SUS_STATE: + hal_data->hci_sus_state = *(u8 *)val; + RTW_INFO("%s: hci_sus_state=%u\n", __func__, hal_data->hci_sus_state); + break; +#if defined(CONFIG_AP_MODE) && defined(CONFIG_FW_HANDLE_TXBCN) && defined(CONFIG_SUPPORT_MULTI_BCN) + case HW_VAR_BCN_HEAD_SEL: + { + u8 vap_id = *(u8 *)val; + + if ((vap_id >= CONFIG_LIMITED_AP_NUM) && (vap_id != 0xFF)) { + RTW_ERR(ADPT_FMT " vap_id(%d:%d) is invalid\n", ADPT_ARG(adapter),vap_id, adapter->vap_id); + rtw_warn_on(1); + } + if (MLME_IS_AP(adapter) || MLME_IS_MESH(adapter)) { + u16 drv_pg_bndy = 0, bcn_addr = 0; + u32 page_size = 0; + + /*rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_BOUNDARY, &drv_pg_bndy);*/ + rtw_halmac_get_rsvd_drv_pg_bndy(adapter_to_dvobj(adapter), &drv_pg_bndy); + rtw_hal_get_def_var(adapter, HAL_DEF_TX_PAGE_SIZE, (u8 *)&page_size); + + if (vap_id != 0xFF) + bcn_addr = drv_pg_bndy + (vap_id * (MAX_BEACON_LEN / page_size)); + else + bcn_addr = drv_pg_bndy; + RTW_INFO(ADPT_FMT" vap_id(%d) change BCN HEAD to 0x%04x\n", + ADPT_ARG(adapter), vap_id, bcn_addr); + rtw_write16(adapter, REG_FIFOPAGE_CTRL_2, + (bcn_addr & BIT_MASK_BCN_HEAD_1_V1) | BIT_BCN_VALID_V1); + } + } + break; +#endif + case HW_VAR_LPS_STATE_CHK : + rtw_lps_state_chk(adapter, *(u8 *)val); + break; + +#ifdef CONFIG_RTS_FULL_BW + case HW_VAR_SET_RTS_BW: + { + #ifdef RTW_HALMAC + rtw_halmac_set_rts_full_bw(adapter_to_dvobj(adapter), (*val)); + #else + u8 temp; + if(*val) + temp = (( rtw_read8(adapter, REG_INIRTS_RATE_SEL)) | BIT5 ); + else + temp = (( rtw_read8(adapter, REG_INIRTS_RATE_SEL)) & (~BIT5)); + rtw_write8(adapter, REG_INIRTS_RATE_SEL, temp); + /*RTW_INFO("HW_VAR_SET_RTS_BW val=%u REG480=0x%x\n", *val, rtw_read8(adapter, REG_INIRTS_RATE_SEL));*/ + #endif + } + break; +#endif/*CONFIG_RTS_FULL_BW*/ +#if defined(CONFIG_PCI_HCI) + case HW_VAR_ENSWBCN: + if (*val == _TRUE) { + rtw_write8(adapter, REG_CR + 1, + rtw_read8(adapter, REG_CR + 1) | BIT(0)); + } else + rtw_write8(adapter, REG_CR + 1, + rtw_read8(adapter, REG_CR + 1) & ~BIT(0)); + break; +#endif + case HW_VAR_BCN_EARLY_C2H_RPT: + rtw_hal_set_fw_bcn_early_c2h_rpt_cmd(adapter, *(u8 *)val); + break; + default: + if (0) + RTW_PRINT(FUNC_ADPT_FMT" variable(%d) not defined!\n", + FUNC_ADPT_ARG(adapter), variable); + ret = _FAIL; + break; + } + + return ret; +} + +void GetHwReg(_adapter *adapter, u8 variable, u8 *val) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u64 val64; + + + switch (variable) { + case HW_VAR_MAC_ADDR: + #ifndef CONFIG_MI_WITH_MBSSID_CAM + rtw_hal_get_macaddr_port(adapter, val); + #endif + break; + case HW_VAR_BASIC_RATE: + *((u16 *)val) = hal_data->BasicRateSet; + break; + case HW_VAR_MEDIA_STATUS: + rtw_hal_get_msr(adapter, val); + break; + case HW_VAR_DO_IQK: + *val = hal_data->bNeedIQK; + break; + case HW_VAR_CH_SW_NEED_TO_TAKE_CARE_IQK_INFO: + if (hal_is_band_support(adapter, BAND_ON_5G)) + *val = _TRUE; + else + *val = _FALSE; + break; + case HW_VAR_APFM_ON_MAC: + *val = hal_data->bMacPwrCtrlOn; + break; + case HW_VAR_RCR: + hw_var_rcr_get(adapter, (u32 *)val); + break; + case HW_VAR_FWLPS_RF_ON: + /* When we halt NIC, we should check if FW LPS is leave. */ + if (rtw_is_surprise_removed(adapter) + || (adapter_to_pwrctl(adapter)->rf_pwrstate == rf_off) + ) { + /* + * If it is in HW/SW Radio OFF or IPS state, + * we do not check Fw LPS Leave, + * because Fw is unload. + */ + *val = _TRUE; + } else { + u32 rcr = 0; + + rtw_hal_get_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr); + if (rcr & (RCR_UC_MD_EN | RCR_BC_MD_EN | RCR_TIM_PARSER_EN)) + *val = _FALSE; + else + *val = _TRUE; + } + break; + + case HW_VAR_HCI_SUS_STATE: + *((u8 *)val) = hal_data->hci_sus_state; + break; + +#ifndef CONFIG_HAS_HW_VAR_BCN_CTRL_ADDR + case HW_VAR_BCN_CTRL_ADDR: + *((u32 *)val) = hw_bcn_ctrl_addr(adapter, adapter->hw_port); + break; +#endif + +#ifdef CONFIG_WAPI_SUPPORT + case HW_VAR_CAM_EMPTY_ENTRY: { + u8 ucIndex = *((u8 *)val); + u8 i; + u32 ulCommand = 0; + u32 ulContent = 0; + u32 ulEncAlgo = CAM_AES; + + for (i = 0; i < CAM_CONTENT_COUNT; i++) { + /* filled id in CAM config 2 byte */ + if (i == 0) + ulContent |= (ucIndex & 0x03) | ((u16)(ulEncAlgo) << 2); + else + ulContent = 0; + /* polling bit, and No Write enable, and address */ + ulCommand = CAM_CONTENT_COUNT * ucIndex + i; + ulCommand = ulCommand | CAM_POLLINIG | CAM_WRITE; + /* write content 0 is equall to mark invalid */ + rtw_write32(adapter, REG_CAMWRITE, ulContent); /* delay_ms(40); */ + rtw_write32(adapter, REG_CAMCMD, ulCommand); /* delay_ms(40); */ + } + } +#endif + + default: + if (0) + RTW_PRINT(FUNC_ADPT_FMT" variable(%d) not defined!\n", + FUNC_ADPT_ARG(adapter), variable); + break; + } + +} + +static u32 _get_page_size(struct _ADAPTER *a) +{ +#ifdef RTW_HALMAC + struct dvobj_priv *d; + u32 size = 0; + int err = 0; + + + d = adapter_to_dvobj(a); + + err = rtw_halmac_get_page_size(d, &size); + if (!err) + return size; + + RTW_WARN(FUNC_ADPT_FMT ": Fail to get Page size!!(err=%d)\n", + FUNC_ADPT_ARG(a), err); +#endif /* RTW_HALMAC */ + + return PAGE_SIZE_128; +} + +u8 +SetHalDefVar(_adapter *adapter, HAL_DEF_VARIABLE variable, void *value) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 bResult = _SUCCESS; + + switch (variable) { + + case HAL_DEF_DBG_DUMP_RXPKT: + hal_data->bDumpRxPkt = *((u8 *)value); + break; + case HAL_DEF_DBG_DUMP_TXPKT: + hal_data->bDumpTxPkt = *((u8 *)value); + break; + case HAL_DEF_ANT_DETECT: + hal_data->AntDetection = *((u8 *)value); + break; + default: + RTW_PRINT("%s: [WARNING] HAL_DEF_VARIABLE(%d) not defined!\n", __FUNCTION__, variable); + bResult = _FAIL; + break; + } + + return bResult; +} + +#ifdef CONFIG_BEAMFORMING +u8 rtw_hal_query_txbfer_rf_num(_adapter *adapter) +{ + struct registry_priv *pregistrypriv = &adapter->registrypriv; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + if ((pregistrypriv->beamformer_rf_num) && (IS_HARDWARE_TYPE_8814AE(adapter) || IS_HARDWARE_TYPE_8814AU(adapter) || IS_HARDWARE_TYPE_8822BU(adapter) || IS_HARDWARE_TYPE_8821C(adapter))) + return pregistrypriv->beamformer_rf_num; + else if (IS_HARDWARE_TYPE_8814AE(adapter) +#if 0 +#if defined(CONFIG_USB_HCI) + || (IS_HARDWARE_TYPE_8814AU(adapter) && (pUsbModeMech->CurUsbMode == 2 || pUsbModeMech->HubUsbMode == 2)) /* for USB3.0 */ +#endif +#endif + ) { + /*BF cap provided by Yu Chen, Sean, 2015, 01 */ + if (hal_data->rf_type == RF_3T3R) + return 2; + else if (hal_data->rf_type == RF_4T4R) + return 3; + else + return 1; + } else + return 1; + +} +u8 rtw_hal_query_txbfee_rf_num(_adapter *adapter) +{ + struct registry_priv *pregistrypriv = &adapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + if ((pregistrypriv->beamformee_rf_num) && (IS_HARDWARE_TYPE_8814AE(adapter) || IS_HARDWARE_TYPE_8814AU(adapter) || IS_HARDWARE_TYPE_8822BU(adapter) || IS_HARDWARE_TYPE_8821C(adapter))) + return pregistrypriv->beamformee_rf_num; + else if (IS_HARDWARE_TYPE_8814AE(adapter) || IS_HARDWARE_TYPE_8814AU(adapter)) { + if (pmlmeinfo->assoc_AP_vendor == HT_IOT_PEER_BROADCOM) + return 2; + else + return 2;/*TODO: May be 3 in the future, by ChenYu. */ + } else + return 1; + +} +#ifdef RTW_BEAMFORMING_VERSION_2 +void rtw_hal_beamforming_config_csirate(PADAPTER adapter) +{ + struct dm_struct *p_dm_odm; + struct beamforming_info *bf_info; + u8 fix_rate_enable = 0; + u8 new_csi_rate_idx; + u8 rrsr_54_en; + u32 temp_rrsr; + + /* Acting as BFee */ + if (IS_BEAMFORMEE(adapter)) { + #if 0 + /* Do not enable now because it will affect MU performance and CTS/BA rate. 2016.07.19. by tynli. [PCIE-1660] */ + if (IS_HARDWARE_TYPE_8821C(Adapter)) + FixRateEnable = 1; /* Support after 8821C */ + #endif + + p_dm_odm = adapter_to_phydm(adapter); + bf_info = GET_BEAMFORM_INFO(adapter); + + rtw_halmac_bf_cfg_csi_rate(adapter_to_dvobj(adapter), + p_dm_odm->rssi_min, + bf_info->cur_csi_rpt_rate, + fix_rate_enable, &new_csi_rate_idx, &rrsr_54_en); + + temp_rrsr = rtw_read32(adapter, REG_RRSR); + if (rrsr_54_en == 1) + temp_rrsr |= RRSR_54M; + else if (rrsr_54_en == 0) + temp_rrsr &= ~RRSR_54M; + rtw_phydm_set_rrsr(adapter, temp_rrsr, FALSE); + + if (new_csi_rate_idx != bf_info->cur_csi_rpt_rate) + bf_info->cur_csi_rpt_rate = new_csi_rate_idx; + } +} +#endif +#endif + +u8 +GetHalDefVar(_adapter *adapter, HAL_DEF_VARIABLE variable, void *value) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 bResult = _SUCCESS; + + switch (variable) { + case HAL_DEF_UNDERCORATEDSMOOTHEDPWDB: { + struct mlme_priv *pmlmepriv; + struct sta_priv *pstapriv; + struct sta_info *psta; + + pmlmepriv = &adapter->mlmepriv; + pstapriv = &adapter->stapriv; + psta = rtw_get_stainfo(pstapriv, pmlmepriv->cur_network.network.MacAddress); + if (psta) + *((int *)value) = psta->cmn.rssi_stat.rssi; + } + break; + case HAL_DEF_DBG_DUMP_RXPKT: + *((u8 *)value) = hal_data->bDumpRxPkt; + break; + case HAL_DEF_DBG_DUMP_TXPKT: + *((u8 *)value) = hal_data->bDumpTxPkt; + break; + case HAL_DEF_ANT_DETECT: + *((u8 *)value) = hal_data->AntDetection; + break; + case HAL_DEF_TX_PAGE_SIZE: + *((u32 *)value) = _get_page_size(adapter); + break; + case HAL_DEF_TX_STBC: + #ifdef CONFIG_ALPHA_SMART_ANTENNA + *(u8 *)value = 0; + #else + *(u8 *)value = hal_data->max_tx_cnt > 1 ? 1 : 0; + #endif + break; + case HAL_DEF_EXPLICIT_BEAMFORMER: + case HAL_DEF_EXPLICIT_BEAMFORMEE: + case HAL_DEF_VHT_MU_BEAMFORMER: + case HAL_DEF_VHT_MU_BEAMFORMEE: + *(u8 *)value = _FALSE; + break; +#ifdef CONFIG_BEAMFORMING + case HAL_DEF_BEAMFORMER_CAP: + *(u8 *)value = rtw_hal_query_txbfer_rf_num(adapter); + break; + case HAL_DEF_BEAMFORMEE_CAP: + *(u8 *)value = rtw_hal_query_txbfee_rf_num(adapter); + break; +#endif + default: + RTW_PRINT("%s: [WARNING] HAL_DEF_VARIABLE(%d) not defined!\n", __FUNCTION__, variable); + bResult = _FAIL; + break; + } + + return bResult; +} + +/* + * Description: + * Translate a character to hex digit. + * */ +u32 +MapCharToHexDigit( + char chTmp +) +{ + if (chTmp >= '0' && chTmp <= '9') + return chTmp - '0'; + else if (chTmp >= 'a' && chTmp <= 'f') + return 10 + (chTmp - 'a'); + else if (chTmp >= 'A' && chTmp <= 'F') + return 10 + (chTmp - 'A'); + else + return 0; +} + + + +/* + * Description: + * Parse hex number from the string pucStr. + * */ +BOOLEAN +GetHexValueFromString( + char *szStr, + u32 *pu4bVal, + u32 *pu4bMove +) +{ + char *szScan = szStr; + + /* Check input parameter. */ + if (szStr == NULL || pu4bVal == NULL || pu4bMove == NULL) { + RTW_INFO("GetHexValueFromString(): Invalid inpur argumetns! szStr: %p, pu4bVal: %p, pu4bMove: %p\n", szStr, pu4bVal, pu4bMove); + return _FALSE; + } + + /* Initialize output. */ + *pu4bMove = 0; + *pu4bVal = 0; + + /* Skip leading space. */ + while (*szScan != '\0' && + (*szScan == ' ' || *szScan == '\t')) { + szScan++; + (*pu4bMove)++; + } + + /* Skip leading '0x' or '0X'. */ + if (*szScan == '0' && (*(szScan + 1) == 'x' || *(szScan + 1) == 'X')) { + szScan += 2; + (*pu4bMove) += 2; + } + + /* Check if szScan is now pointer to a character for hex digit, */ + /* if not, it means this is not a valid hex number. */ + if (!IsHexDigit(*szScan)) + return _FALSE; + + /* Parse each digit. */ + do { + (*pu4bVal) <<= 4; + *pu4bVal += MapCharToHexDigit(*szScan); + + szScan++; + (*pu4bMove)++; + } while (IsHexDigit(*szScan)); + + return _TRUE; +} + +BOOLEAN +GetFractionValueFromString( + char *szStr, + u8 *pInteger, + u8 *pFraction, + u32 *pu4bMove +) +{ + char *szScan = szStr; + + /* Initialize output. */ + *pu4bMove = 0; + *pInteger = 0; + *pFraction = 0; + + /* Skip leading space. */ + while (*szScan != '\0' && (*szScan == ' ' || *szScan == '\t')) { + ++szScan; + ++(*pu4bMove); + } + + if (*szScan < '0' || *szScan > '9') + return _FALSE; + + /* Parse each digit. */ + do { + (*pInteger) *= 10; + *pInteger += (*szScan - '0'); + + ++szScan; + ++(*pu4bMove); + + if (*szScan == '.') { + ++szScan; + ++(*pu4bMove); + + if (*szScan < '0' || *szScan > '9') + return _FALSE; + + *pFraction += (*szScan - '0') * 10; + ++szScan; + ++(*pu4bMove); + + if (*szScan >= '0' && *szScan <= '9') { + *pFraction += *szScan - '0'; + ++szScan; + ++(*pu4bMove); + } + return _TRUE; + } + } while (*szScan >= '0' && *szScan <= '9'); + + return _TRUE; +} + +/* + * Description: + * Return TRUE if szStr is comment out with leading " */ /* ". + * */ +BOOLEAN +IsCommentString( + char *szStr +) +{ + if (*szStr == '/' && *(szStr + 1) == '/') + return _TRUE; + else + return _FALSE; +} + +BOOLEAN +GetU1ByteIntegerFromStringInDecimal( + char *Str, + u8 *pInt +) +{ + u16 i = 0; + *pInt = 0; + + while (Str[i] != '\0') { + if (Str[i] >= '0' && Str[i] <= '9') { + *pInt *= 10; + *pInt += (Str[i] - '0'); + } else + return _FALSE; + ++i; + } + + return _TRUE; +} + +/* <20121004, Kordan> For example, + * ParseQualifiedString(inString, 0, outString, '[', ']') gets "Kordan" from a string "Hello [Kordan]". + * If RightQualifier does not exist, it will hang on in the while loop */ +BOOLEAN +ParseQualifiedString( + char *In, + u32 *Start, + char *Out, + char LeftQualifier, + char RightQualifier +) +{ + u32 i = 0, j = 0; + char c = In[(*Start)++]; + + if (c != LeftQualifier) + return _FALSE; + + i = (*Start); + c = In[(*Start)++]; + while (c != RightQualifier && c != '\0') + c = In[(*Start)++]; + + if (c == '\0') + return _FALSE; + + j = (*Start) - 2; + strncpy((char *)Out, (const char *)(In + i), j - i + 1); + + return _TRUE; +} + +BOOLEAN +isAllSpaceOrTab( + u8 *data, + u8 size +) +{ + u8 cnt = 0, NumOfSpaceAndTab = 0; + + while (size > cnt) { + if (data[cnt] == ' ' || data[cnt] == '\t' || data[cnt] == '\0') + ++NumOfSpaceAndTab; + + ++cnt; + } + + return size == NumOfSpaceAndTab; +} + + +void rtw_hal_check_rxfifo_full(_adapter *adapter) +{ + struct dvobj_priv *psdpriv = adapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(adapter); + struct registry_priv *regsty = &adapter->registrypriv; + int save_cnt = _FALSE; + + if (regsty->check_hw_status == 1) { + /* switch counter to RX fifo */ + if (IS_8188E(pHalData->version_id) || + IS_8188F(pHalData->version_id) || + IS_8188GTV(pHalData->version_id) || + IS_8812_SERIES(pHalData->version_id) || + IS_8821_SERIES(pHalData->version_id) || + IS_8723B_SERIES(pHalData->version_id) || + IS_8192E(pHalData->version_id) || + IS_8703B_SERIES(pHalData->version_id) || + IS_8723D_SERIES(pHalData->version_id) || + IS_8192F_SERIES(pHalData->version_id)) { + rtw_write8(adapter, REG_RXERR_RPT + 3, rtw_read8(adapter, REG_RXERR_RPT + 3) | 0xa0); + save_cnt = _TRUE; + } else { + /* todo: other chips */ + } + + + if (save_cnt) { + pdbgpriv->dbg_rx_fifo_last_overflow = pdbgpriv->dbg_rx_fifo_curr_overflow; + pdbgpriv->dbg_rx_fifo_curr_overflow = rtw_read16(adapter, REG_RXERR_RPT); + pdbgpriv->dbg_rx_fifo_diff_overflow = pdbgpriv->dbg_rx_fifo_curr_overflow - pdbgpriv->dbg_rx_fifo_last_overflow; + } else { + /* special value to indicate no implementation */ + pdbgpriv->dbg_rx_fifo_last_overflow = 1; + pdbgpriv->dbg_rx_fifo_curr_overflow = 1; + pdbgpriv->dbg_rx_fifo_diff_overflow = 1; + } + } +} + +void linked_info_dump(_adapter *padapter, u8 benable) +{ + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + if (padapter->bLinkInfoDump == benable) + return; + + RTW_INFO("%s %s\n", __FUNCTION__, (benable) ? "enable" : "disable"); + + if (benable) { +#ifdef CONFIG_LPS + pwrctrlpriv->org_power_mgnt = pwrctrlpriv->power_mgnt;/* keep org value */ + rtw_pm_set_lps(padapter, PS_MODE_ACTIVE); +#endif + +#ifdef CONFIG_IPS + pwrctrlpriv->ips_org_mode = pwrctrlpriv->ips_mode;/* keep org value */ + rtw_pm_set_ips(padapter, IPS_NONE); +#endif + } else { +#ifdef CONFIG_IPS + rtw_pm_set_ips(padapter, pwrctrlpriv->ips_org_mode); +#endif /* CONFIG_IPS */ + +#ifdef CONFIG_LPS + rtw_pm_set_lps(padapter, pwrctrlpriv->org_power_mgnt); +#endif /* CONFIG_LPS */ + } + padapter->bLinkInfoDump = benable ; +} + +#ifdef DBG_RX_SIGNAL_DISPLAY_RAW_DATA +void rtw_get_raw_rssi_info(void *sel, _adapter *padapter) +{ + u8 isCCKrate, rf_path; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct rx_raw_rssi *psample_pkt_rssi = &padapter->recvpriv.raw_rssi_info; + RTW_PRINT_SEL(sel, "RxRate = %s, PWDBALL = %d(%%), rx_pwr_all = %d(dBm)\n", + HDATA_RATE(psample_pkt_rssi->data_rate), psample_pkt_rssi->pwdball, psample_pkt_rssi->pwr_all); + isCCKrate = (psample_pkt_rssi->data_rate <= DESC_RATE11M) ? TRUE : FALSE; + + if (isCCKrate) + psample_pkt_rssi->mimo_signal_strength[0] = psample_pkt_rssi->pwdball; + + for (rf_path = 0; rf_path < hal_spec->rf_reg_path_num; rf_path++) { + if (!(GET_HAL_RX_PATH_BMP(padapter) & BIT(rf_path))) + continue; + RTW_PRINT_SEL(sel, "RF_PATH_%d=>signal_strength:%d(%%),signal_quality:%d(%%)\n" + , rf_path, psample_pkt_rssi->mimo_signal_strength[rf_path], psample_pkt_rssi->mimo_signal_quality[rf_path]); + + if (!isCCKrate) { + RTW_PRINT_SEL(sel, "\trx_ofdm_pwr:%d(dBm),rx_ofdm_snr:%d(dB)\n", + psample_pkt_rssi->ofdm_pwr[rf_path], psample_pkt_rssi->ofdm_snr[rf_path]); + } + } +} + +void rtw_dump_raw_rssi_info(_adapter *padapter, void *sel) +{ + u8 isCCKrate, rf_path; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct rx_raw_rssi *psample_pkt_rssi = &padapter->recvpriv.raw_rssi_info; + _RTW_PRINT_SEL(sel, "============ RAW Rx Info dump ===================\n"); + _RTW_PRINT_SEL(sel, "RxRate = %s, PWDBALL = %d(%%), rx_pwr_all = %d(dBm)\n", HDATA_RATE(psample_pkt_rssi->data_rate), psample_pkt_rssi->pwdball, psample_pkt_rssi->pwr_all); + + isCCKrate = (psample_pkt_rssi->data_rate <= DESC_RATE11M) ? TRUE : FALSE; + + if (isCCKrate) + psample_pkt_rssi->mimo_signal_strength[0] = psample_pkt_rssi->pwdball; + + for (rf_path = 0; rf_path < hal_spec->rf_reg_path_num; rf_path++) { + if (!(GET_HAL_RX_PATH_BMP(padapter) & BIT(rf_path))) + continue; + _RTW_PRINT_SEL(sel , "RF_PATH_%d=>signal_strength:%d(%%),signal_quality:%d(%%)" + , rf_path, psample_pkt_rssi->mimo_signal_strength[rf_path], psample_pkt_rssi->mimo_signal_quality[rf_path]); + + if (!isCCKrate) + _RTW_PRINT_SEL(sel , ",rx_ofdm_pwr:%d(dBm),rx_ofdm_snr:%d(dB)\n", psample_pkt_rssi->ofdm_pwr[rf_path], psample_pkt_rssi->ofdm_snr[rf_path]); + else + _RTW_PRINT_SEL(sel , "\n"); + + } +} +#endif + +#ifdef DBG_RX_DFRAME_RAW_DATA +void rtw_dump_rx_dframe_info(_adapter *padapter, void *sel) +{ +#define DBG_RX_DFRAME_RAW_DATA_UC 0 +#define DBG_RX_DFRAME_RAW_DATA_BMC 1 +#define DBG_RX_DFRAME_RAW_DATA_TYPES 2 + + _irqL irqL; + u8 isCCKrate, rf_path; + struct recv_priv *precvpriv = &(padapter->recvpriv); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta; + struct sta_recv_dframe_info *psta_dframe_info; + int i, j; + _list *plist, *phead; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 null_addr[ETH_ALEN] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; + + if (precvpriv->store_law_data_flag) { + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + plist = get_next(plist); + + if (psta) { + if ((_rtw_memcmp(psta->cmn.mac_addr, bc_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, null_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, adapter_mac_addr(padapter), ETH_ALEN) != _TRUE)) { + + RTW_PRINT_SEL(sel, "==============================\n"); + RTW_PRINT_SEL(sel, "macaddr =" MAC_FMT "\n", MAC_ARG(psta->cmn.mac_addr)); + + for (j = 0; j < DBG_RX_DFRAME_RAW_DATA_TYPES; j++) { + if (j == DBG_RX_DFRAME_RAW_DATA_UC) { + psta_dframe_info = &psta->sta_dframe_info; + RTW_PRINT_SEL(sel, "\n"); + RTW_PRINT_SEL(sel, "Unicast:\n"); + } else if (j == DBG_RX_DFRAME_RAW_DATA_BMC) { + psta_dframe_info = &psta->sta_dframe_info_bmc; + RTW_PRINT_SEL(sel, "\n"); + RTW_PRINT_SEL(sel, "Broadcast/Multicast:\n"); + } + + isCCKrate = (psta_dframe_info->sta_data_rate <= DESC_RATE11M) ? TRUE : FALSE; + + RTW_PRINT_SEL(sel, "BW=%s, sgi =%d\n", ch_width_str(psta_dframe_info->sta_bw_mode), psta_dframe_info->sta_sgi); + RTW_PRINT_SEL(sel, "Rx_Data_Rate = %s\n", HDATA_RATE(psta_dframe_info->sta_data_rate)); + + for (rf_path = 0; rf_path < hal_spec->rf_reg_path_num; rf_path++) { + if (!(GET_HAL_RX_PATH_BMP(padapter) & BIT(rf_path))) + continue; + if (!isCCKrate) { + RTW_PRINT_SEL(sel , "RF_PATH_%d RSSI:%d(dBm)", rf_path, psta_dframe_info->sta_RxPwr[rf_path]); + _RTW_PRINT_SEL(sel , ",rx_ofdm_snr:%d(dB)\n", psta_dframe_info->sta_ofdm_snr[rf_path]); + } else + RTW_PRINT_SEL(sel , "RF_PATH_%d RSSI:%d(dBm)\n", rf_path, (psta_dframe_info->sta_mimo_signal_strength[rf_path]) - 100); + } + } + + } + } + } + } + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + } +} +#endif +void rtw_store_phy_info(_adapter *padapter, union recv_frame *prframe) +{ + u8 isCCKrate, rf_path , dframe_type; + u8 *ptr; + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; +#ifdef DBG_RX_DFRAME_RAW_DATA + struct sta_recv_dframe_info *psta_dframe_info; +#endif + struct recv_priv *precvpriv = &(padapter->recvpriv); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct rx_pkt_attrib *pattrib = &prframe->u.hdr.attrib; + struct sta_info *psta = prframe->u.hdr.psta; + struct phydm_phyinfo_struct *p_phy_info = &pattrib->phy_info; + struct rx_raw_rssi *psample_pkt_rssi = &padapter->recvpriv.raw_rssi_info; + psample_pkt_rssi->data_rate = pattrib->data_rate; + ptr = prframe->u.hdr.rx_data; + dframe_type = GetFrameType(ptr); + /*RTW_INFO("=>%s\n", __FUNCTION__);*/ + + + if (precvpriv->store_law_data_flag) { + isCCKrate = (pattrib->data_rate <= DESC_RATE11M) ? TRUE : FALSE; + + psample_pkt_rssi->pwdball = p_phy_info->rx_pwdb_all; + psample_pkt_rssi->pwr_all = p_phy_info->recv_signal_power; + + for (rf_path = 0; rf_path < hal_spec->rf_reg_path_num; rf_path++) { + psample_pkt_rssi->mimo_signal_strength[rf_path] = p_phy_info->rx_mimo_signal_strength[rf_path]; + psample_pkt_rssi->mimo_signal_quality[rf_path] = p_phy_info->rx_mimo_signal_quality[rf_path]; + if (!isCCKrate) { + psample_pkt_rssi->ofdm_pwr[rf_path] = p_phy_info->rx_pwr[rf_path]; + psample_pkt_rssi->ofdm_snr[rf_path] = p_phy_info->rx_snr[rf_path]; + } + } +#ifdef DBG_RX_DFRAME_RAW_DATA + if ((dframe_type == WIFI_DATA_TYPE) || (dframe_type == WIFI_QOS_DATA_TYPE) || (padapter->registrypriv.mp_mode == 1)) { + + /*RTW_INFO("=>%s WIFI_DATA_TYPE or WIFI_QOS_DATA_TYPE\n", __FUNCTION__);*/ + if (psta) { + if (IS_MCAST(get_ra(get_recvframe_data(prframe)))) + psta_dframe_info = &psta->sta_dframe_info_bmc; + else + psta_dframe_info = &psta->sta_dframe_info; + /*RTW_INFO("=>%s psta->cmn.mac_addr="MAC_FMT" !\n", + __FUNCTION__, MAC_ARG(psta->cmn.mac_addr));*/ + if ((_rtw_memcmp(psta->cmn.mac_addr, bc_addr, ETH_ALEN) != _TRUE) || (padapter->registrypriv.mp_mode == 1)) { + psta_dframe_info->sta_data_rate = pattrib->data_rate; + psta_dframe_info->sta_sgi = pattrib->sgi; + psta_dframe_info->sta_bw_mode = pattrib->bw; + for (rf_path = 0; rf_path < hal_spec->rf_reg_path_num; rf_path++) { + + psta_dframe_info->sta_mimo_signal_strength[rf_path] = (p_phy_info->rx_mimo_signal_strength[rf_path]);/*Percentage to dbm*/ + + if (!isCCKrate) { + psta_dframe_info->sta_ofdm_snr[rf_path] = p_phy_info->rx_snr[rf_path]; + psta_dframe_info->sta_RxPwr[rf_path] = p_phy_info->rx_pwr[rf_path]; + } + } + } + } + } +#endif + } + +} + +int hal_efuse_macaddr_offset(_adapter *adapter) +{ + u8 interface_type = 0; + int addr_offset = -1; + + interface_type = rtw_get_intf_type(adapter); + + switch (rtw_get_chip_type(adapter)) { +#ifdef CONFIG_RTL8723B + case RTL8723B: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8723BU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8723BS; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8723BE; + break; +#endif +#ifdef CONFIG_RTL8703B + case RTL8703B: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8703BU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8703BS; + break; +#endif +#ifdef CONFIG_RTL8723D + case RTL8723D: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8723DU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8723DS; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8723DE; + break; +#endif + +#ifdef CONFIG_RTL8188E + case RTL8188E: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_88EU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_88ES; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_88EE; + break; +#endif +#ifdef CONFIG_RTL8188F + case RTL8188F: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8188FU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8188FS; + break; +#endif +#ifdef CONFIG_RTL8188GTV + case RTL8188GTV: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8188GTVU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8188GTVS; + break; +#endif +#ifdef CONFIG_RTL8812A + case RTL8812: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8812AU; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8812AE; + break; +#endif +#ifdef CONFIG_RTL8821A + case RTL8821: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8821AU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8821AS; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8821AE; + break; +#endif +#ifdef CONFIG_RTL8192E + case RTL8192E: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8192EU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8192ES; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8192EE; + break; +#endif +#ifdef CONFIG_RTL8814A + case RTL8814A: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8814AU; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8814AE; + break; +#endif + +#ifdef CONFIG_RTL8822B + case RTL8822B: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8822BU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8822BS; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8822BE; + break; +#endif /* CONFIG_RTL8822B */ + +#ifdef CONFIG_RTL8821C + case RTL8821C: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8821CU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8821CS; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8821CE; + break; +#endif /* CONFIG_RTL8821C */ + +#ifdef CONFIG_RTL8710B + case RTL8710B: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8710B; + break; +#endif + +#ifdef CONFIG_RTL8192F + case RTL8192F: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8192FU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8192FS; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8192FE; + break; +#endif /* CONFIG_RTL8192F */ + +#ifdef CONFIG_RTL8822C + case RTL8822C: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8822CU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8822CS; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8822CE; + break; +#endif /* CONFIG_RTL8822C */ + +#ifdef CONFIG_RTL8814B + case RTL8814B: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8814BU; + else if (interface_type == RTW_PCIE) + addr_offset = EEPROM_MAC_ADDR_8814BE; + break; +#endif /* CONFIG_RTL8814B */ + +#ifdef CONFIG_RTL8723F + case RTL8723F: + if (interface_type == RTW_USB) + addr_offset = EEPROM_MAC_ADDR_8723FU; + else if (interface_type == RTW_SDIO) + addr_offset = EEPROM_MAC_ADDR_8723FS; + break; +#endif /* CONFIG_RTL8723F */ + } + + if (addr_offset == -1) { + RTW_ERR("%s: unknown combination - chip_type:%u, interface:%u\n" + , __func__, rtw_get_chip_type(adapter), rtw_get_intf_type(adapter)); + } + + return addr_offset; +} + +int Hal_GetPhyEfuseMACAddr(PADAPTER padapter, u8 *mac_addr) +{ + int ret = _FAIL; + int addr_offset; + + addr_offset = hal_efuse_macaddr_offset(padapter); + if (addr_offset == -1) + goto exit; + + ret = rtw_efuse_map_read(padapter, addr_offset, ETH_ALEN, mac_addr); + +exit: + return ret; +} + +void rtw_dump_cur_efuse(PADAPTER padapter) +{ + int mapsize =0; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN , (void *)&mapsize, _FALSE); + + if (mapsize <= 0 || mapsize > EEPROM_MAX_SIZE) { + RTW_ERR("wrong map size %d\n", mapsize); + return; + } + +#ifdef CONFIG_RTW_DEBUG + if (hal_data->efuse_file_status == EFUSE_FILE_LOADED) + RTW_MAP_DUMP_SEL(RTW_DBGDUMP, "EFUSE FILE", hal_data->efuse_eeprom_data, mapsize); + else + RTW_MAP_DUMP_SEL(RTW_DBGDUMP, "HW EFUSE", hal_data->efuse_eeprom_data, mapsize); +#endif +} + + +#ifdef CONFIG_EFUSE_CONFIG_FILE +u32 Hal_readPGDataFromConfigFile(PADAPTER padapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + u32 ret = _FALSE; + u32 maplen = 0; +#ifdef CONFIG_MP_INCLUDED + struct mp_priv *pmp_priv = &padapter->mppriv; +#endif + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN , (void *)&maplen, _FALSE); + + if (maplen < 256 || maplen > EEPROM_MAX_SIZE) { + RTW_ERR("eFuse length error :%d\n", maplen); + return _FALSE; + } +#ifdef CONFIG_MP_INCLUDED + if (pmp_priv->efuse_update_file == _TRUE && (rtw_mp_mode_check(padapter))) { + RTW_INFO("%s, eFuse read from file :%s\n", __func__, pmp_priv->efuse_file_path); + ret = rtw_read_efuse_from_file(pmp_priv->efuse_file_path, hal_data->efuse_eeprom_data, maplen); + pmp_priv->efuse_update_file = _FALSE; + } else +#endif + { + ret = rtw_read_efuse_from_file(EFUSE_MAP_PATH, hal_data->efuse_eeprom_data, maplen); + } + + hal_data->efuse_file_status = ((ret == _FAIL) ? EFUSE_FILE_FAILED : EFUSE_FILE_LOADED); + + if (hal_data->efuse_file_status == EFUSE_FILE_LOADED) + rtw_dump_cur_efuse(padapter); + + return ret; +} + +u32 Hal_ReadMACAddrFromFile(PADAPTER padapter, u8 *mac_addr) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + u32 ret = _FAIL; + + if (rtw_read_macaddr_from_file(WIFIMAC_PATH, mac_addr) == _SUCCESS + && rtw_check_invalid_mac_address(mac_addr, _TRUE) == _FALSE + ) { + hal_data->macaddr_file_status = MACADDR_FILE_LOADED; + ret = _SUCCESS; + } else + hal_data->macaddr_file_status = MACADDR_FILE_FAILED; + + return ret; +} +#endif /* CONFIG_EFUSE_CONFIG_FILE */ + +int hal_config_macaddr(_adapter *adapter, bool autoload_fail) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 addr[ETH_ALEN]; + int addr_offset = hal_efuse_macaddr_offset(adapter); + u8 *hw_addr = NULL; + int ret = _SUCCESS; +#if defined(CONFIG_RTL8822B) && defined(CONFIG_USB_HCI) + u8 ft_mac_addr[ETH_ALEN] = {0x00, 0xff, 0xff, 0xff, 0xff, 0xff}; /* FT USB2 for 8822B */ +#endif + + if (autoload_fail) + goto bypass_hw_pg; + + if (addr_offset != -1) + hw_addr = &hal_data->efuse_eeprom_data[addr_offset]; + +#ifdef CONFIG_EFUSE_CONFIG_FILE + /* if the hw_addr is written by efuse file, set to NULL */ + if (hal_data->efuse_file_status == EFUSE_FILE_LOADED) + hw_addr = NULL; +#endif + + if (!hw_addr) { + /* try getting hw pg data */ + if (Hal_GetPhyEfuseMACAddr(adapter, addr) == _SUCCESS) + hw_addr = addr; + } + +#if defined(CONFIG_RTL8822B) && defined(CONFIG_USB_HCI) + if (_rtw_memcmp(hw_addr, ft_mac_addr, ETH_ALEN)) + hw_addr[0] = 0xff; +#endif + + /* check hw pg data */ + if (hw_addr && rtw_check_invalid_mac_address(hw_addr, _TRUE) == _FALSE) { + _rtw_memcpy(hal_data->EEPROMMACAddr, hw_addr, ETH_ALEN); + goto exit; + } + +bypass_hw_pg: + +#ifdef CONFIG_EFUSE_CONFIG_FILE + /* check wifi mac file */ + if (Hal_ReadMACAddrFromFile(adapter, addr) == _SUCCESS) { + _rtw_memcpy(hal_data->EEPROMMACAddr, addr, ETH_ALEN); + goto exit; + } +#endif + + _rtw_memset(hal_data->EEPROMMACAddr, 0, ETH_ALEN); + ret = _FAIL; + +exit: + return ret; +} + +#ifdef CONFIG_RF_POWER_TRIM +u32 Array_kfreemap[] = { + 0x08, 0xe, + 0x06, 0xc, + 0x04, 0xa, + 0x02, 0x8, + 0x00, 0x6, + 0x03, 0x4, + 0x05, 0x2, + 0x07, 0x0, + 0x09, 0x0, + 0x0c, 0x0, +}; + +void rtw_bb_rf_gain_offset(_adapter *padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct registry_priv *registry_par = &padapter->registrypriv; + struct kfree_data_t *kfree_data = &pHalData->kfree_data; + u8 value = pHalData->EEPROMRFGainOffset; + u8 tmp = 0x3e; + u32 res, i = 0; + u32 ArrayLen = sizeof(Array_kfreemap) / sizeof(u32); + u32 *Array = Array_kfreemap; + u32 v1 = 0, v2 = 0, GainValue = 0, target = 0; + + if (registry_par->RegPwrTrimEnable == 2) { + RTW_INFO("Registry kfree default force disable.\n"); + return; + } + +#if defined(CONFIG_RTL8723B) + if (value & BIT4 && (registry_par->RegPwrTrimEnable == 1)) { + RTW_INFO("Offset RF Gain.\n"); + RTW_INFO("Offset RF Gain. pHalData->EEPROMRFGainVal=0x%x\n", pHalData->EEPROMRFGainVal); + + if (pHalData->EEPROMRFGainVal != 0xff) { + + if (pHalData->ant_path == RF_PATH_A) + GainValue = (pHalData->EEPROMRFGainVal & 0x0f); + + else + GainValue = (pHalData->EEPROMRFGainVal & 0xf0) >> 4; + RTW_INFO("Ant PATH_%d GainValue Offset = 0x%x\n", (pHalData->ant_path == RF_PATH_A) ? (RF_PATH_A) : (RF_PATH_B), GainValue); + + for (i = 0; i < ArrayLen; i += 2) { + /* RTW_INFO("ArrayLen in =%d ,Array 1 =0x%x ,Array2 =0x%x\n",i,Array[i],Array[i]+1); */ + v1 = Array[i]; + v2 = Array[i + 1]; + if (v1 == GainValue) { + RTW_INFO("Offset RF Gain. got v1 =0x%x ,v2 =0x%x\n", v1, v2); + target = v2; + break; + } + } + RTW_INFO("pHalData->EEPROMRFGainVal=0x%x ,Gain offset Target Value=0x%x\n", pHalData->EEPROMRFGainVal, target); + + res = rtw_hal_read_rfreg(padapter, RF_PATH_A, 0x7f, 0xffffffff); + RTW_INFO("Offset RF Gain. before reg 0x7f=0x%08x\n", res); + phy_set_rf_reg(padapter, RF_PATH_A, REG_RF_BB_GAIN_OFFSET, BIT18 | BIT17 | BIT16 | BIT15, target); + res = rtw_hal_read_rfreg(padapter, RF_PATH_A, 0x7f, 0xffffffff); + + RTW_INFO("Offset RF Gain. After reg 0x7f=0x%08x\n", res); + + } else + + RTW_INFO("Offset RF Gain. pHalData->EEPROMRFGainVal=0x%x != 0xff, didn't run Kfree\n", pHalData->EEPROMRFGainVal); + } else + RTW_INFO("Using the default RF gain.\n"); + +#elif defined(CONFIG_RTL8188E) + if (value & BIT4 && (registry_par->RegPwrTrimEnable == 1)) { + RTW_INFO("8188ES Offset RF Gain.\n"); + RTW_INFO("8188ES Offset RF Gain. EEPROMRFGainVal=0x%x\n", + pHalData->EEPROMRFGainVal); + + if (pHalData->EEPROMRFGainVal != 0xff) { + res = rtw_hal_read_rfreg(padapter, RF_PATH_A, + REG_RF_BB_GAIN_OFFSET, 0xffffffff); + + RTW_INFO("Offset RF Gain. reg 0x55=0x%x\n", res); + res &= 0xfff87fff; + + res |= (pHalData->EEPROMRFGainVal & 0x0f) << 15; + RTW_INFO("Offset RF Gain. res=0x%x\n", res); + + rtw_hal_write_rfreg(padapter, RF_PATH_A, + REG_RF_BB_GAIN_OFFSET, + RF_GAIN_OFFSET_MASK, res); + } else { + RTW_INFO("Offset RF Gain. EEPROMRFGainVal=0x%x == 0xff, didn't run Kfree\n", + pHalData->EEPROMRFGainVal); + } + } else + RTW_INFO("Using the default RF gain.\n"); +#else + /* TODO: call this when channel switch */ + if (kfree_data->flag & KFREE_FLAG_ON) + rtw_rf_apply_tx_gain_offset(padapter, 6); /* input ch6 to select BB_GAIN_2G */ +#endif + +} +#endif /*CONFIG_RF_POWER_TRIM */ + +bool kfree_data_is_bb_gain_empty(struct kfree_data_t *data) +{ +#ifdef CONFIG_RF_POWER_TRIM + int i, j; + + for (i = 0; i < BB_GAIN_NUM; i++) + for (j = 0; j < RF_PATH_MAX; j++) + if (data->bb_gain[i][j] != 0) + return 0; +#endif + return 1; +} + +#ifdef CONFIG_USB_RX_AGGREGATION +void rtw_set_usb_agg_by_mode_normal(_adapter *padapter, u8 cur_wireless_mode) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + if (cur_wireless_mode < WIRELESS_11_24N + && cur_wireless_mode > 0) { /* ABG mode */ +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + u32 remainder = 0; + u8 quotient = 0; + + remainder = MAX_RECVBUF_SZ % (4 * 1024); + quotient = (u8)(MAX_RECVBUF_SZ >> 12); + + if (quotient > 5) { + pHalData->rxagg_usb_size = 0x6; + pHalData->rxagg_usb_timeout = 0x10; + } else { + if (remainder >= 2048) { + pHalData->rxagg_usb_size = quotient; + pHalData->rxagg_usb_timeout = 0x10; + } else { + pHalData->rxagg_usb_size = (quotient - 1); + pHalData->rxagg_usb_timeout = 0x10; + } + } +#else /* !CONFIG_PREALLOC_RX_SKB_BUFFER */ + if (0x6 != pHalData->rxagg_usb_size || 0x10 != pHalData->rxagg_usb_timeout) { + pHalData->rxagg_usb_size = 0x6; + pHalData->rxagg_usb_timeout = 0x10; + rtw_write16(padapter, REG_RXDMA_AGG_PG_TH, + pHalData->rxagg_usb_size | (pHalData->rxagg_usb_timeout << 8)); + } +#endif /* CONFIG_PREALLOC_RX_SKB_BUFFER */ + + } else if (cur_wireless_mode >= WIRELESS_11_24N + && cur_wireless_mode <= WIRELESS_MODE_MAX) { /* N AC mode */ +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + u32 remainder = 0; + u8 quotient = 0; + + remainder = MAX_RECVBUF_SZ % (4 * 1024); + quotient = (u8)(MAX_RECVBUF_SZ >> 12); + + if (quotient > 5) { + pHalData->rxagg_usb_size = 0x5; + pHalData->rxagg_usb_timeout = 0x20; + } else { + if (remainder >= 2048) { + pHalData->rxagg_usb_size = quotient; + pHalData->rxagg_usb_timeout = 0x10; + } else { + pHalData->rxagg_usb_size = (quotient - 1); + pHalData->rxagg_usb_timeout = 0x10; + } + } +#else /* !CONFIG_PREALLOC_RX_SKB_BUFFER */ + if ((0x5 != pHalData->rxagg_usb_size) || (0x20 != pHalData->rxagg_usb_timeout)) { + pHalData->rxagg_usb_size = 0x5; + pHalData->rxagg_usb_timeout = 0x20; + rtw_write16(padapter, REG_RXDMA_AGG_PG_TH, + pHalData->rxagg_usb_size | (pHalData->rxagg_usb_timeout << 8)); + } +#endif /* CONFIG_PREALLOC_RX_SKB_BUFFER */ + + } else { + /* RTW_INFO("%s: Unknow wireless mode(0x%x)\n",__func__,padapter->mlmeextpriv.cur_wireless_mode); */ + } +} + +void rtw_set_usb_agg_by_mode_customer(_adapter *padapter, u8 cur_wireless_mode, u8 UsbDmaSize, u8 Legacy_UsbDmaSize) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + if (cur_wireless_mode < WIRELESS_11_24N + && cur_wireless_mode > 0) { /* ABG mode */ + if (Legacy_UsbDmaSize != pHalData->rxagg_usb_size + || 0x10 != pHalData->rxagg_usb_timeout) { + pHalData->rxagg_usb_size = Legacy_UsbDmaSize; + pHalData->rxagg_usb_timeout = 0x10; + rtw_write16(padapter, REG_RXDMA_AGG_PG_TH, + pHalData->rxagg_usb_size | (pHalData->rxagg_usb_timeout << 8)); + } + } else if (cur_wireless_mode >= WIRELESS_11_24N + && cur_wireless_mode <= WIRELESS_MODE_MAX) { /* N AC mode */ + if (UsbDmaSize != pHalData->rxagg_usb_size + || 0x20 != pHalData->rxagg_usb_timeout) { + pHalData->rxagg_usb_size = UsbDmaSize; + pHalData->rxagg_usb_timeout = 0x20; + rtw_write16(padapter, REG_RXDMA_AGG_PG_TH, + pHalData->rxagg_usb_size | (pHalData->rxagg_usb_timeout << 8)); + } + } else { + /* RTW_INFO("%s: Unknown wireless mode(0x%x)\n",__func__,padapter->mlmeextpriv.cur_wireless_mode); */ + } +} + +void rtw_set_usb_agg_by_mode(_adapter *padapter, u8 cur_wireless_mode) +{ +#ifdef CONFIG_PLATFORM_NOVATEK_NT72668 + rtw_set_usb_agg_by_mode_customer(padapter, cur_wireless_mode, 0x3, 0x3); + return; +#endif /* CONFIG_PLATFORM_NOVATEK_NT72668 */ + + rtw_set_usb_agg_by_mode_normal(padapter, cur_wireless_mode); +} +#endif /* CONFIG_USB_RX_AGGREGATION */ + +/* To avoid RX affect TX throughput */ +void dm_DynamicUsbTxAgg(_adapter *padapter, u8 from_timer) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct registry_priv *registry_par = &padapter->registrypriv; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 cur_wireless_mode = WIRELESS_INVALID; + +#ifdef CONFIG_USB_RX_AGGREGATION + if (!registry_par->dynamic_agg_enable) + return; + +#ifdef RTW_HALMAC + if (IS_HARDWARE_TYPE_8822BU(padapter) || IS_HARDWARE_TYPE_8821CU(padapter) + || IS_HARDWARE_TYPE_8822CU(padapter) || IS_HARDWARE_TYPE_8814BU(padapter) + || IS_HARDWARE_TYPE_8723FU(padapter)) + rtw_hal_set_hwreg(padapter, HW_VAR_RXDMA_AGG_PG_TH, NULL); +#else /* !RTW_HALMAC */ + if (IS_HARDWARE_TYPE_8821U(padapter)) { /* || IS_HARDWARE_TYPE_8192EU(padapter)) */ + /* This AGG_PH_TH only for UsbRxAggMode == USB_RX_AGG_USB */ + if ((pHalData->rxagg_mode == RX_AGG_USB) && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) { + if (pdvobjpriv->traffic_stat.cur_tx_tp > 2 && pdvobjpriv->traffic_stat.cur_rx_tp < 30) + rtw_write16(padapter , REG_RXDMA_AGG_PG_TH , 0x1010); + else if (pdvobjpriv->traffic_stat.last_tx_bytes > 220000 && pdvobjpriv->traffic_stat.cur_rx_tp < 30) + rtw_write16(padapter , REG_RXDMA_AGG_PG_TH , 0x1006); + else + rtw_write16(padapter, REG_RXDMA_AGG_PG_TH, 0x2005); /* dmc agg th 20K */ + + /* RTW_INFO("TX_TP=%u, RX_TP=%u\n", pdvobjpriv->traffic_stat.cur_tx_tp, pdvobjpriv->traffic_stat.cur_rx_tp); */ + } + } else if (IS_HARDWARE_TYPE_8812(padapter)) { +#ifdef CONFIG_CONCURRENT_MODE + u8 i; + _adapter *iface; + u8 bassocaed = _FALSE; + struct mlme_ext_priv *mlmeext; + + for (i = 0; i < pdvobjpriv->iface_nums; i++) { + iface = pdvobjpriv->padapters[i]; + mlmeext = &iface->mlmeextpriv; + if (rtw_linked_check(iface) == _TRUE) { + if (mlmeext->cur_wireless_mode >= cur_wireless_mode) + cur_wireless_mode = mlmeext->cur_wireless_mode; + bassocaed = _TRUE; + } + } + if (bassocaed) +#endif + rtw_set_usb_agg_by_mode(padapter, cur_wireless_mode); +#ifdef CONFIG_PLATFORM_NOVATEK_NT72668 + } else { + rtw_set_usb_agg_by_mode(padapter, cur_wireless_mode); +#endif /* CONFIG_PLATFORM_NOVATEK_NT72668 */ + } +#endif /* RTW_HALMAC */ +#endif /* CONFIG_USB_RX_AGGREGATION */ + +} + +/* bus-agg check for SoftAP mode */ +inline u8 rtw_hal_busagg_qsel_check(_adapter *padapter, u8 pre_qsel, u8 next_qsel) +{ +#ifdef CONFIG_AP_MODE + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 chk_rst = _SUCCESS; + + if (!MLME_IS_AP(padapter) && !MLME_IS_MESH(padapter)) + return chk_rst; + + /* if((pre_qsel == 0xFF)||(next_qsel== 0xFF)) */ + /* return chk_rst; */ + + if (((pre_qsel == QSLT_HIGH) || ((next_qsel == QSLT_HIGH))) + && (pre_qsel != next_qsel)) { + /* RTW_INFO("### bus-agg break cause of qsel misatch, pre_qsel=0x%02x,next_qsel=0x%02x ###\n", */ + /* pre_qsel,next_qsel); */ + chk_rst = _FAIL; + } + return chk_rst; +#else + return _SUCCESS; +#endif /* CONFIG_AP_MODE */ +} + +#ifdef CONFIG_WOWLAN +/* + * Description: + * dump_TX_FIFO: This is only used to dump TX_FIFO for debug WoW mode offload + * contant. + * + * Input: + * adapter: adapter pointer. + * page_num: The max. page number that user want to dump. + * page_size: page size of each page. eg. 128 bytes, 256 bytes, 512byte. + */ +void dump_TX_FIFO(_adapter *padapter, u8 page_num, u16 page_size) +{ + + int i; + u8 val = 0; + u8 base = 0; + u32 addr = 0; + u32 count = (page_size / 8); + + if (page_num <= 0) { + RTW_INFO("!!%s: incorrect input page_num paramter!\n", __func__); + return; + } + + if (page_size < 128 || page_size > 512) { + RTW_INFO("!!%s: incorrect input page_size paramter!\n", __func__); + return; + } + + RTW_INFO("+%s+\n", __func__); + val = rtw_read8(padapter, 0x106); + rtw_write8(padapter, 0x106, 0x69); + RTW_INFO("0x106: 0x%02x\n", val); + base = rtw_read8(padapter, 0x209); + RTW_INFO("0x209: 0x%02x\n", base); + + addr = ((base)*page_size) / 8; + for (i = 0 ; i < page_num * count ; i += 2) { + rtw_write32(padapter, 0x140, addr + i); + printk(" %08x %08x ", rtw_read32(padapter, 0x144), rtw_read32(padapter, 0x148)); + rtw_write32(padapter, 0x140, addr + i + 1); + printk(" %08x %08x\n", rtw_read32(padapter, 0x144), rtw_read32(padapter, 0x148)); + } +} +#endif + +#ifdef CONFIG_GPIO_API +u8 rtw_hal_get_gpio(_adapter *adapter, u8 gpio_num) +{ + u8 value = 0; + u8 direction = 0; + u32 gpio_pin_input_val = REG_GPIO_PIN_CTRL; + u32 gpio_pin_output_val = REG_GPIO_PIN_CTRL + 1; + u32 gpio_pin_output_en = REG_GPIO_PIN_CTRL + 2; + u8 gpio_num_to_set = gpio_num; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + + if (rtw_hal_gpio_func_check(adapter, gpio_num) == _FAIL) + return value; + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + + RTW_INFO("rf_pwrstate=0x%02x\n", pwrpriv->rf_pwrstate); + LeaveAllPowerSaveModeDirect(adapter); + + if (gpio_num > 7) { + gpio_pin_input_val = REG_GPIO_PIN_CTRL_2; + gpio_pin_output_val = REG_GPIO_PIN_CTRL_2 + 1; + gpio_pin_output_en = REG_GPIO_PIN_CTRL_2 + 2; + gpio_num_to_set = gpio_num - 8; + } + + /* Read GPIO Direction */ + direction = (rtw_read8(adapter, gpio_pin_output_en) & BIT(gpio_num_to_set)) >> gpio_num_to_set; + + /* According the direction to read register value */ + if (direction) + value = (rtw_read8(adapter, gpio_pin_output_val) & BIT(gpio_num_to_set)) >> gpio_num_to_set; + else + value = (rtw_read8(adapter, gpio_pin_input_val) & BIT(gpio_num_to_set)) >> gpio_num_to_set; + + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); + RTW_INFO("%s direction=%d value=%d\n", __FUNCTION__, direction, value); + + return value; +} + +int rtw_hal_set_gpio_output_value(_adapter *adapter, u8 gpio_num, bool isHigh) +{ + u8 direction = 0; + u8 res = -1; + u32 gpio_pin_output_val = REG_GPIO_PIN_CTRL + 1; + u32 gpio_pin_output_en = REG_GPIO_PIN_CTRL + 2; + u8 gpio_num_to_set = gpio_num; + + if (rtw_hal_gpio_func_check(adapter, gpio_num) == _FAIL) + return -1; + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + + LeaveAllPowerSaveModeDirect(adapter); + + if (gpio_num > 7) { + gpio_pin_output_val = REG_GPIO_PIN_CTRL_2 + 1; + gpio_pin_output_en = REG_GPIO_PIN_CTRL_2 + 2; + gpio_num_to_set = gpio_num - 8; + } + + /* Read GPIO direction */ + direction = (rtw_read8(adapter, gpio_pin_output_en) & BIT(gpio_num_to_set)) >> gpio_num_to_set; + + /* If GPIO is output direction, setting value. */ + if (direction) { + if (isHigh) + rtw_write8(adapter, gpio_pin_output_val, rtw_read8(adapter, gpio_pin_output_val) | BIT(gpio_num_to_set)); + else + rtw_write8(adapter, gpio_pin_output_val, rtw_read8(adapter, gpio_pin_output_val) & ~BIT(gpio_num_to_set)); + + RTW_INFO("%s Set gpio %x[%d]=%d\n", __FUNCTION__, REG_GPIO_PIN_CTRL + 1, gpio_num, isHigh); + res = 0; + } else { + RTW_INFO("%s The gpio is input,not be set!\n", __FUNCTION__); + res = -1; + } + + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); + return res; +} + +int rtw_hal_config_gpio(_adapter *adapter, u8 gpio_num, bool isOutput) +{ + u32 gpio_ctrl_reg_to_set = REG_GPIO_PIN_CTRL + 2; + u8 gpio_num_to_set = gpio_num; + + if (rtw_hal_gpio_func_check(adapter, gpio_num) == _FAIL) + return -1; + + RTW_INFO("%s gpio_num =%d direction=%d\n", __FUNCTION__, gpio_num, isOutput); + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + + LeaveAllPowerSaveModeDirect(adapter); + + rtw_hal_gpio_multi_func_reset(adapter, gpio_num); + + if (gpio_num > 7) { + gpio_ctrl_reg_to_set = REG_GPIO_PIN_CTRL_2 + 2; + gpio_num_to_set = gpio_num - 8; + } + + if (isOutput) + rtw_write8(adapter, gpio_ctrl_reg_to_set, rtw_read8(adapter, gpio_ctrl_reg_to_set) | BIT(gpio_num_to_set)); + else + rtw_write8(adapter, gpio_ctrl_reg_to_set, rtw_read8(adapter, gpio_ctrl_reg_to_set) & ~BIT(gpio_num_to_set)); + + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); + + return 0; +} +int rtw_hal_register_gpio_interrupt(_adapter *adapter, int gpio_num, void(*callback)(u8 level)) +{ + u8 value; + u8 direction; + PHAL_DATA_TYPE phal = GET_HAL_DATA(adapter); + + if (IS_HARDWARE_TYPE_8188E(adapter)) { + if (gpio_num > 7 || gpio_num < 4) { + RTW_PRINT("%s The gpio number does not included 4~7.\n", __FUNCTION__); + return -1; + } + } + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + + LeaveAllPowerSaveModeDirect(adapter); + + /* Read GPIO direction */ + direction = (rtw_read8(adapter, REG_GPIO_PIN_CTRL + 2) & BIT(gpio_num)) >> gpio_num; + if (direction) { + RTW_PRINT("%s Can't register output gpio as interrupt.\n", __FUNCTION__); + return -1; + } + + /* Config GPIO Mode */ + rtw_write8(adapter, REG_GPIO_PIN_CTRL + 3, rtw_read8(adapter, REG_GPIO_PIN_CTRL + 3) | BIT(gpio_num)); + + /* Register GPIO interrupt handler*/ + adapter->gpiointpriv.callback[gpio_num] = callback; + + /* Set GPIO interrupt mode, 0:positive edge, 1:negative edge */ + value = rtw_read8(adapter, REG_GPIO_PIN_CTRL) & BIT(gpio_num); + adapter->gpiointpriv.interrupt_mode = rtw_read8(adapter, REG_HSIMR + 2) ^ value; + rtw_write8(adapter, REG_GPIO_INTM, adapter->gpiointpriv.interrupt_mode); + + /* Enable GPIO interrupt */ + adapter->gpiointpriv.interrupt_enable_mask = rtw_read8(adapter, REG_HSIMR + 2) | BIT(gpio_num); + rtw_write8(adapter, REG_HSIMR + 2, adapter->gpiointpriv.interrupt_enable_mask); + + rtw_hal_update_hisr_hsisr_ind(adapter, 1); + + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); + + return 0; +} +int rtw_hal_disable_gpio_interrupt(_adapter *adapter, int gpio_num) +{ + u8 value; + u8 direction; + PHAL_DATA_TYPE phal = GET_HAL_DATA(adapter); + + if (IS_HARDWARE_TYPE_8188E(adapter)) { + if (gpio_num > 7 || gpio_num < 4) { + RTW_INFO("%s The gpio number does not included 4~7.\n", __FUNCTION__); + return -1; + } + } + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + + LeaveAllPowerSaveModeDirect(adapter); + + /* Config GPIO Mode */ + rtw_write8(adapter, REG_GPIO_PIN_CTRL + 3, rtw_read8(adapter, REG_GPIO_PIN_CTRL + 3) & ~BIT(gpio_num)); + + /* Unregister GPIO interrupt handler*/ + adapter->gpiointpriv.callback[gpio_num] = NULL; + + /* Reset GPIO interrupt mode, 0:positive edge, 1:negative edge */ + adapter->gpiointpriv.interrupt_mode = rtw_read8(adapter, REG_GPIO_INTM) & ~BIT(gpio_num); + rtw_write8(adapter, REG_GPIO_INTM, 0x00); + + /* Disable GPIO interrupt */ + adapter->gpiointpriv.interrupt_enable_mask = rtw_read8(adapter, REG_HSIMR + 2) & ~BIT(gpio_num); + rtw_write8(adapter, REG_HSIMR + 2, adapter->gpiointpriv.interrupt_enable_mask); + + if (!adapter->gpiointpriv.interrupt_enable_mask) + rtw_hal_update_hisr_hsisr_ind(adapter, 0); + + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); + + return 0; +} +#endif + +s8 rtw_hal_ch_sw_iqk_info_search(_adapter *padapter, u8 central_chnl, u8 bw_mode) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 i; + + for (i = 0; i < MAX_IQK_INFO_BACKUP_CHNL_NUM; i++) { + if ((pHalData->iqk_reg_backup[i].central_chnl != 0)) { + if ((pHalData->iqk_reg_backup[i].central_chnl == central_chnl) + && (pHalData->iqk_reg_backup[i].bw_mode == bw_mode)) + return i; + } + } + + return -1; +} + +void rtw_hal_ch_sw_iqk_info_backup(_adapter *padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + s8 res; + u8 i; + + /* If it's an existed record, overwrite it */ + res = rtw_hal_ch_sw_iqk_info_search(padapter, pHalData->current_channel, pHalData->current_channel_bw); + if ((res >= 0) && (res < MAX_IQK_INFO_BACKUP_CHNL_NUM)) { + rtw_hal_set_hwreg(padapter, HW_VAR_CH_SW_IQK_INFO_BACKUP, (u8 *)&(pHalData->iqk_reg_backup[res])); + return; + } + + /* Search for the empty record to use */ + for (i = 0; i < MAX_IQK_INFO_BACKUP_CHNL_NUM; i++) { + if (pHalData->iqk_reg_backup[i].central_chnl == 0) { + rtw_hal_set_hwreg(padapter, HW_VAR_CH_SW_IQK_INFO_BACKUP, (u8 *)&(pHalData->iqk_reg_backup[i])); + return; + } + } + + /* Else, overwrite the oldest record */ + for (i = 1; i < MAX_IQK_INFO_BACKUP_CHNL_NUM; i++) + _rtw_memcpy(&(pHalData->iqk_reg_backup[i - 1]), &(pHalData->iqk_reg_backup[i]), sizeof(struct hal_iqk_reg_backup)); + + rtw_hal_set_hwreg(padapter, HW_VAR_CH_SW_IQK_INFO_BACKUP, (u8 *)&(pHalData->iqk_reg_backup[MAX_IQK_INFO_BACKUP_CHNL_NUM - 1])); +} + +void rtw_hal_ch_sw_iqk_info_restore(_adapter *padapter, u8 ch_sw_use_case) +{ + rtw_hal_set_hwreg(padapter, HW_VAR_CH_SW_IQK_INFO_RESTORE, &ch_sw_use_case); +} + +void rtw_dump_mac_rx_counters(_adapter *padapter, struct dbg_rx_counter *rx_counter) +{ + u32 mac_cck_ok = 0, mac_ofdm_ok = 0, mac_ht_ok = 0, mac_vht_ok = 0; + u32 mac_cck_err = 0, mac_ofdm_err = 0, mac_ht_err = 0, mac_vht_err = 0; + u32 mac_cck_fa = 0, mac_ofdm_fa = 0, mac_ht_fa = 0; + u32 DropPacket = 0; + + if (!rx_counter) { + rtw_warn_on(1); + return; + } + if (IS_HARDWARE_TYPE_JAGUAR(padapter) || IS_HARDWARE_TYPE_JAGUAR2(padapter)) + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT26, 0x0);/*clear bit-26*/ + + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x3); + mac_cck_ok = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x0); + mac_ofdm_ok = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x6); + mac_ht_ok = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + mac_vht_ok = 0; + if (IS_HARDWARE_TYPE_JAGUAR(padapter) || IS_HARDWARE_TYPE_JAGUAR2(padapter)) { + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x0); + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT26, 0x1); + mac_vht_ok = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0]*/ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT26, 0x0);/*clear bit-26*/ + } + + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x4); + mac_cck_err = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x1); + mac_ofdm_err = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x7); + mac_ht_err = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + mac_vht_err = 0; + if (IS_HARDWARE_TYPE_JAGUAR(padapter) || IS_HARDWARE_TYPE_JAGUAR2(padapter)) { + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x1); + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT26, 0x1); + mac_vht_err = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0]*/ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT26, 0x0);/*clear bit-26*/ + } + + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x5); + mac_cck_fa = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x2); + mac_ofdm_fa = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT28 | BIT29 | BIT30 | BIT31, 0x9); + mac_ht_fa = phy_query_mac_reg(padapter, REG_RXERR_RPT, bMaskLWord);/* [15:0] */ + + /* Mac_DropPacket */ + rtw_write32(padapter, REG_RXERR_RPT, (rtw_read32(padapter, REG_RXERR_RPT) & 0x0FFFFFFF) | Mac_DropPacket); + DropPacket = rtw_read32(padapter, REG_RXERR_RPT) & 0x0000FFFF; + + rx_counter->rx_pkt_ok = mac_cck_ok + mac_ofdm_ok + mac_ht_ok + mac_vht_ok; + rx_counter->rx_pkt_crc_error = mac_cck_err + mac_ofdm_err + mac_ht_err + mac_vht_err; + rx_counter->rx_cck_fa = mac_cck_fa; + rx_counter->rx_ofdm_fa = mac_ofdm_fa; + rx_counter->rx_ht_fa = mac_ht_fa; + rx_counter->rx_pkt_drop = DropPacket; +} +void rtw_reset_mac_rx_counters(_adapter *padapter) +{ + + /* If no packet rx, MaxRx clock be gating ,BIT_DISGCLK bit19 set 1 for fix*/ + if (IS_HARDWARE_TYPE_8703B(padapter) || + IS_HARDWARE_TYPE_8723D(padapter) || + IS_HARDWARE_TYPE_8188F(padapter) || + IS_HARDWARE_TYPE_8188GTV(padapter) || + IS_HARDWARE_TYPE_8192F(padapter) || + IS_HARDWARE_TYPE_8822C(padapter)) + phy_set_mac_reg(padapter, REG_RCR, BIT19, 0x1); + + /* reset mac counter */ + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT27, 0x1); + phy_set_mac_reg(padapter, REG_RXERR_RPT, BIT27, 0x0); +} + +void rtw_dump_phy_rx_counters(_adapter *padapter, struct dbg_rx_counter *rx_counter) +{ + u32 cckok = 0, cckcrc = 0, ofdmok = 0, ofdmcrc = 0, htok = 0, htcrc = 0, OFDM_FA = 0, CCK_FA = 0, vht_ok = 0, vht_err = 0; + if (!rx_counter) { + rtw_warn_on(1); + return; + } + if (IS_HARDWARE_TYPE_JAGUAR(padapter) || IS_HARDWARE_TYPE_JAGUAR2(padapter)) { + cckok = phy_query_bb_reg(padapter, 0xF04, 0x3FFF); /* [13:0] */ + ofdmok = phy_query_bb_reg(padapter, 0xF14, 0x3FFF); /* [13:0] */ + htok = phy_query_bb_reg(padapter, 0xF10, 0x3FFF); /* [13:0] */ + vht_ok = phy_query_bb_reg(padapter, 0xF0C, 0x3FFF); /* [13:0] */ + cckcrc = phy_query_bb_reg(padapter, 0xF04, 0x3FFF0000); /* [29:16] */ + ofdmcrc = phy_query_bb_reg(padapter, 0xF14, 0x3FFF0000); /* [29:16] */ + htcrc = phy_query_bb_reg(padapter, 0xF10, 0x3FFF0000); /* [29:16] */ + vht_err = phy_query_bb_reg(padapter, 0xF0C, 0x3FFF0000); /* [29:16] */ + CCK_FA = phy_query_bb_reg(padapter, 0xA5C, bMaskLWord); + OFDM_FA = phy_query_bb_reg(padapter, 0xF48, bMaskLWord); + } else if(IS_HARDWARE_TYPE_JAGUAR3(padapter)){ + cckok = phy_query_bb_reg(padapter, 0x2c04, 0xffff); + ofdmok = phy_query_bb_reg(padapter, 0x2c14, 0xffff); + htok = phy_query_bb_reg(padapter, 0x2c10, 0xffff); + vht_ok = phy_query_bb_reg(padapter, 0x2c0c, 0xffff); + cckcrc = phy_query_bb_reg(padapter, 0x2c04, 0xffff0000); + ofdmcrc = phy_query_bb_reg(padapter, 0x2c14, 0xffff0000); + htcrc = phy_query_bb_reg(padapter, 0x2c10, 0xffff0000); + vht_err = phy_query_bb_reg(padapter, 0x2c0c, 0xffff0000); + CCK_FA = phy_query_bb_reg(padapter, 0x1a5c, bMaskLWord); + OFDM_FA = phy_query_bb_reg(padapter, 0x2d00, bMaskLWord) - phy_query_bb_reg(padapter, 0x2de0, bMaskLWord); + } else if(IS_HARDWARE_TYPE_JAGUAR3_11N(padapter)){ + cckok = phy_query_bb_reg(padapter, 0x2aac, 0xffff); + ofdmok = phy_query_bb_reg(padapter, 0x2c14, 0xffff); + htok = phy_query_bb_reg(padapter, 0x2c10, 0xffff); + cckcrc = phy_query_bb_reg(padapter, 0x2aac, 0xffff0000); + ofdmcrc = phy_query_bb_reg(padapter, 0x2c14, 0xffff0000); + htcrc = phy_query_bb_reg(padapter, 0x2c10, 0xffff0000); + CCK_FA = phy_query_bb_reg(padapter, 0x2aa8, 0xffff0000) + phy_query_bb_reg(padapter, 0x2aa8, 0x0000ffff); + OFDM_FA = phy_query_bb_reg(padapter, 0x2d00, bMaskLWord) - phy_query_bb_reg(padapter, 0x2de0, bMaskLWord); + } else { + cckok = phy_query_bb_reg(padapter, 0xF88, bMaskDWord); + ofdmok = phy_query_bb_reg(padapter, 0xF94, bMaskLWord); + htok = phy_query_bb_reg(padapter, 0xF90, bMaskLWord); + vht_ok = 0; + cckcrc = phy_query_bb_reg(padapter, 0xF84, bMaskDWord); + ofdmcrc = phy_query_bb_reg(padapter, 0xF94, bMaskHWord); + htcrc = phy_query_bb_reg(padapter, 0xF90, bMaskHWord); + vht_err = 0; + OFDM_FA = phy_query_bb_reg(padapter, 0xCF0, bMaskLWord) + phy_query_bb_reg(padapter, 0xCF2, bMaskLWord) + + phy_query_bb_reg(padapter, 0xDA2, bMaskLWord) + phy_query_bb_reg(padapter, 0xDA4, bMaskLWord) + + phy_query_bb_reg(padapter, 0xDA6, bMaskLWord) + phy_query_bb_reg(padapter, 0xDA8, bMaskLWord); + + CCK_FA = (rtw_read8(padapter, 0xA5B) << 8) | (rtw_read8(padapter, 0xA5C)); + } + + rx_counter->rx_pkt_ok = cckok + ofdmok + htok + vht_ok; + rx_counter->rx_pkt_crc_error = cckcrc + ofdmcrc + htcrc + vht_err; + rx_counter->rx_ofdm_fa = OFDM_FA; + rx_counter->rx_cck_fa = CCK_FA; + +} + +void rtw_reset_phy_trx_ok_counters(_adapter *padapter) +{ + if (IS_HARDWARE_TYPE_JAGUAR(padapter) || IS_HARDWARE_TYPE_JAGUAR2(padapter)) { + phy_set_bb_reg(padapter, 0xB58, BIT0, 0x1); + phy_set_bb_reg(padapter, 0xB58, BIT0, 0x0); + } else if(IS_HARDWARE_TYPE_JAGUAR3(padapter) || IS_HARDWARE_TYPE_JAGUAR3_11N(padapter)) { + phy_set_bb_reg(padapter, 0x1EB4, BIT25, 0x1); + phy_set_bb_reg(padapter, 0x1EB4, BIT25, 0x0); + } else { + phy_set_bb_reg(padapter, 0xF14, BIT16, 0x1); + phy_set_bb_reg(padapter, 0xF14, BIT16, 0x0); + } +} + +void rtw_reset_phy_rx_counters(_adapter *padapter) +{ + /* reset phy counter */ + if (IS_HARDWARE_TYPE_JAGUAR3(padapter)) { + /* reset CCK FA counter */ + phy_set_bb_reg(padapter, 0x1a2c, BIT(15) | BIT(14), 0); + phy_set_bb_reg(padapter, 0x1a2c, BIT(15) | BIT(14), 2); + + /* reset CCK CCA counter */ + phy_set_bb_reg(padapter, 0x1a2c, BIT(13) | BIT(12), 0); + phy_set_bb_reg(padapter, 0x1a2c, BIT(13) | BIT(12), 2); + + } else if (IS_HARDWARE_TYPE_JAGUAR3_11N(padapter)) { + /* reset CCK FA and CCK CCA counter */ + phy_set_bb_reg(padapter, 0x2a44, BIT21, 0); + phy_set_bb_reg(padapter, 0x2a44, BIT21, 1); + rtw_reset_phy_trx_ok_counters(padapter); + + } else if (IS_HARDWARE_TYPE_JAGUAR(padapter) || IS_HARDWARE_TYPE_JAGUAR2(padapter)) { + rtw_reset_phy_trx_ok_counters(padapter); + + phy_set_bb_reg(padapter, 0x9A4, BIT17, 0x1);/* reset OFDA FA counter */ + phy_set_bb_reg(padapter, 0x9A4, BIT17, 0x0); + + phy_set_bb_reg(padapter, 0xA2C, BIT15, 0x0);/* reset CCK FA counter */ + phy_set_bb_reg(padapter, 0xA2C, BIT15, 0x1); + } else { + phy_set_bb_reg(padapter, 0xF14, BIT16, 0x1); + rtw_msleep_os(10); + phy_set_bb_reg(padapter, 0xF14, BIT16, 0x0); + + phy_set_bb_reg(padapter, 0xD00, BIT27, 0x1);/* reset OFDA FA counter */ + phy_set_bb_reg(padapter, 0xC0C, BIT31, 0x1);/* reset OFDA FA counter */ + phy_set_bb_reg(padapter, 0xD00, BIT27, 0x0); + phy_set_bb_reg(padapter, 0xC0C, BIT31, 0x0); + + phy_set_bb_reg(padapter, 0xA2C, BIT15, 0x0);/* reset CCK FA counter */ + phy_set_bb_reg(padapter, 0xA2C, BIT15, 0x1); + } +} +#ifdef DBG_RX_COUNTER_DUMP +void rtw_dump_drv_rx_counters(_adapter *padapter, struct dbg_rx_counter *rx_counter) +{ + struct recv_priv *precvpriv = &padapter->recvpriv; + if (!rx_counter) { + rtw_warn_on(1); + return; + } + rx_counter->rx_pkt_ok = padapter->drv_rx_cnt_ok; + rx_counter->rx_pkt_crc_error = padapter->drv_rx_cnt_crcerror; + rx_counter->rx_pkt_drop = precvpriv->rx_drop - padapter->drv_rx_cnt_drop; +} +void rtw_reset_drv_rx_counters(_adapter *padapter) +{ + struct recv_priv *precvpriv = &padapter->recvpriv; + padapter->drv_rx_cnt_ok = 0; + padapter->drv_rx_cnt_crcerror = 0; + padapter->drv_rx_cnt_drop = precvpriv->rx_drop; +} +void rtw_dump_phy_rxcnts_preprocess(_adapter *padapter, u8 rx_cnt_mode) +{ + u8 initialgain; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + + if ((!(padapter->dump_rx_cnt_mode & DUMP_PHY_RX_COUNTER)) && (rx_cnt_mode & DUMP_PHY_RX_COUNTER)) { + rtw_hal_get_odm_var(padapter, HAL_ODM_INITIAL_GAIN, &initialgain, NULL); + RTW_INFO("%s CurIGValue:0x%02x\n", __FUNCTION__, initialgain); + rtw_hal_set_odm_var(padapter, HAL_ODM_INITIAL_GAIN, &initialgain, _FALSE); + /*disable dynamic functions, such as high power, DIG*/ + rtw_phydm_ability_backup(padapter); + rtw_phydm_func_clr(padapter, (ODM_BB_DIG | ODM_BB_FA_CNT)); + } else if ((padapter->dump_rx_cnt_mode & DUMP_PHY_RX_COUNTER) && (!(rx_cnt_mode & DUMP_PHY_RX_COUNTER))) { + /* turn on phy-dynamic functions */ + rtw_phydm_ability_restore(padapter); + initialgain = 0xff; /* restore RX GAIN */ + rtw_hal_set_odm_var(padapter, HAL_ODM_INITIAL_GAIN, &initialgain, _FALSE); + + } +} + +void rtw_dump_rx_counters(_adapter *padapter) +{ + struct dbg_rx_counter rx_counter; + + if (padapter->dump_rx_cnt_mode & DUMP_DRV_RX_COUNTER) { + _rtw_memset(&rx_counter, 0, sizeof(struct dbg_rx_counter)); + rtw_dump_drv_rx_counters(padapter, &rx_counter); + RTW_INFO("Drv Received packet OK:%d CRC error:%d Drop Packets: %d\n", + rx_counter.rx_pkt_ok, rx_counter.rx_pkt_crc_error, rx_counter.rx_pkt_drop); + rtw_reset_drv_rx_counters(padapter); + } + + if (padapter->dump_rx_cnt_mode & DUMP_MAC_RX_COUNTER) { + _rtw_memset(&rx_counter, 0, sizeof(struct dbg_rx_counter)); + rtw_dump_mac_rx_counters(padapter, &rx_counter); + RTW_INFO("Mac Received packet OK:%d CRC error:%d FA Counter: %d Drop Packets: %d\n", + rx_counter.rx_pkt_ok, rx_counter.rx_pkt_crc_error, + rx_counter.rx_cck_fa + rx_counter.rx_ofdm_fa + rx_counter.rx_ht_fa, + rx_counter.rx_pkt_drop); + rtw_reset_mac_rx_counters(padapter); + } + + if (padapter->dump_rx_cnt_mode & DUMP_PHY_RX_COUNTER) { + _rtw_memset(&rx_counter, 0, sizeof(struct dbg_rx_counter)); + rtw_dump_phy_rx_counters(padapter, &rx_counter); + /* RTW_INFO("%s: OFDM_FA =%d\n", __FUNCTION__, rx_counter.rx_ofdm_fa); */ + /* RTW_INFO("%s: CCK_FA =%d\n", __FUNCTION__, rx_counter.rx_cck_fa); */ + RTW_INFO("Phy Received packet OK:%d CRC error:%d FA Counter: %d\n", rx_counter.rx_pkt_ok, rx_counter.rx_pkt_crc_error, + rx_counter.rx_ofdm_fa + rx_counter.rx_cck_fa); + rtw_reset_phy_rx_counters(padapter); + } +} +#endif +u8 rtw_get_current_tx_sgi(_adapter *padapter, struct sta_info *psta) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + u8 curr_tx_sgi = 0; + struct ra_sta_info *ra_info; + + if (!psta) + return curr_tx_sgi; + + if (padapter->fix_rate == 0xff) { +#if defined(CONFIG_RTL8188E) +#if (RATE_ADAPTIVE_SUPPORT == 1) + curr_tx_sgi = hal_data->odmpriv.ra_info[psta->cmn.mac_id].rate_sgi; +#endif /* (RATE_ADAPTIVE_SUPPORT == 1)*/ +#else + ra_info = &psta->cmn.ra_info; + curr_tx_sgi = ((ra_info->curr_tx_rate) & 0x80) >> 7; +#endif + } else { + curr_tx_sgi = ((padapter->fix_rate) & 0x80) >> 7; + } + + return curr_tx_sgi; +} + +u8 rtw_get_current_tx_rate(_adapter *padapter, struct sta_info *psta) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + u8 rate_id = 0; + struct ra_sta_info *ra_info; + + if (!psta) + return rate_id; + + if (padapter->fix_rate == 0xff) { +#if defined(CONFIG_RTL8188E) +#if (RATE_ADAPTIVE_SUPPORT == 1) + rate_id = hal_data->odmpriv.ra_info[psta->cmn.mac_id].decision_rate; +#endif /* (RATE_ADAPTIVE_SUPPORT == 1)*/ +#else + ra_info = &psta->cmn.ra_info; + rate_id = ra_info->curr_tx_rate & 0x7f; +#endif + } else { + rate_id = padapter->fix_rate & 0x7f; + } + + return rate_id; +} + +void update_IOT_info(_adapter *padapter) +{ + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + switch (pmlmeinfo->assoc_AP_vendor) { + case HT_IOT_PEER_MARVELL: + pmlmeinfo->turboMode_cts2self = 1; + pmlmeinfo->turboMode_rtsen = 0; + break; + + case HT_IOT_PEER_RALINK: + pmlmeinfo->turboMode_cts2self = 0; + pmlmeinfo->turboMode_rtsen = 1; + break; + case HT_IOT_PEER_REALTEK: + /* rtw_write16(padapter, 0x4cc, 0xffff); */ + /* rtw_write16(padapter, 0x546, 0x01c0); */ + break; + default: + pmlmeinfo->turboMode_cts2self = 0; + pmlmeinfo->turboMode_rtsen = 1; + break; + } + +} +#ifdef CONFIG_RTS_FULL_BW +/* +8188E: not support full RTS BW feature(mac REG no define 480[5]) +*/ +void rtw_set_rts_bw(_adapter *padapter) { + int i; + u8 enable = 1; + bool connect_to_8812 = _FALSE; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + struct sta_info *station = NULL; + + for (i = 0; i < macid_ctl->num; i++) { + if (rtw_macid_is_used(macid_ctl, i)) { + + station = NULL; + station = macid_ctl->sta[i]; + if(station) { + + _adapter *sta_adapter =station->padapter; + struct mlme_ext_priv *pmlmeext = &(sta_adapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + if ( pmlmeinfo->state != WIFI_FW_NULL_STATE) { + if(_rtw_memcmp(macid_ctl->sta[i]->cmn.mac_addr, bc_addr, ETH_ALEN) != _TRUE) { + if ( macid_ctl->sta[i]->vendor_8812) { + connect_to_8812 = _TRUE; + enable = 0; + } + } + } + } + } + + if(connect_to_8812) + break; + } + + RTW_INFO("%s connect_to_8812=%d,enable=%u\n", __FUNCTION__,connect_to_8812,enable); + rtw_hal_set_hwreg(padapter, HW_VAR_SET_RTS_BW, &enable); +} +#endif/*CONFIG_RTS_FULL_BW*/ + +int hal_spec_init(_adapter *adapter) +{ + u8 interface_type = 0; + int ret = _SUCCESS; + + interface_type = rtw_get_intf_type(adapter); + + switch (rtw_get_chip_type(adapter)) { +#ifdef CONFIG_RTL8723B + case RTL8723B: + init_hal_spec_8723b(adapter); + break; +#endif +#ifdef CONFIG_RTL8703B + case RTL8703B: + init_hal_spec_8703b(adapter); + break; +#endif +#ifdef CONFIG_RTL8723D + case RTL8723D: + init_hal_spec_8723d(adapter); + break; +#endif +#ifdef CONFIG_RTL8188E + case RTL8188E: + init_hal_spec_8188e(adapter); + break; +#endif +#ifdef CONFIG_RTL8188F + case RTL8188F: + init_hal_spec_8188f(adapter); + break; +#endif +#ifdef CONFIG_RTL8188GTV + case RTL8188GTV: + init_hal_spec_8188gtv(adapter); + break; +#endif +#ifdef CONFIG_RTL8812A + case RTL8812: + init_hal_spec_8812a(adapter); + break; +#endif +#ifdef CONFIG_RTL8821A + case RTL8821: + init_hal_spec_8821a(adapter); + break; +#endif +#ifdef CONFIG_RTL8192E + case RTL8192E: + init_hal_spec_8192e(adapter); + break; +#endif +#ifdef CONFIG_RTL8814A + case RTL8814A: + init_hal_spec_8814a(adapter); + break; +#endif +#ifdef CONFIG_RTL8822B + case RTL8822B: + rtl8822b_init_hal_spec(adapter); + break; +#endif +#ifdef CONFIG_RTL8821C + case RTL8821C: + init_hal_spec_rtl8821c(adapter); + break; +#endif +#ifdef CONFIG_RTL8710B + case RTL8710B: + init_hal_spec_8710b(adapter); + break; +#endif +#ifdef CONFIG_RTL8192F + case RTL8192F: + init_hal_spec_8192f(adapter); + break; +#endif +#ifdef CONFIG_RTL8822C + case RTL8822C: + rtl8822c_init_hal_spec(adapter); + break; +#endif +#ifdef CONFIG_RTL8814B + case RTL8814B: + rtl8814b_init_hal_spec(adapter); + break; +#endif +#ifdef CONFIG_RTL8723F + case RTL8723F: + rtl8723f_init_hal_spec(adapter); + break; +#endif + default: + RTW_ERR("%s: unknown chip_type:%u\n" + , __func__, rtw_get_chip_type(adapter)); + ret = _FAIL; + break; + } + + return ret; +} + +static const char *const _band_cap_str[] = { + /* BIT0 */"2G", + /* BIT1 */"5G", +}; + +static const char *const _bw_cap_str[] = { + /* BIT0 */"5M", + /* BIT1 */"10M", + /* BIT2 */"20M", + /* BIT3 */"40M", + /* BIT4 */"80M", + /* BIT5 */"160M", + /* BIT6 */"80_80M", +}; + +static const char *const _proto_cap_str[] = { + /* BIT0 */"b", + /* BIT1 */"g", + /* BIT2 */"n", + /* BIT3 */"ac", +}; + +static const char *const _wl_func_str[] = { + /* BIT0 */"P2P", + /* BIT1 */"MIRACAST", + /* BIT2 */"TDLS", + /* BIT3 */"FTM", +}; + +void dump_hal_spec(void *sel, _adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + int i; + + RTW_PRINT_SEL(sel, "macid_num:%u\n", hal_spec->macid_num); + RTW_PRINT_SEL(sel, "macid_cap:%u\n", hal_spec->macid_cap); + RTW_PRINT_SEL(sel, "sec_cap:0x%02x\n", hal_spec->sec_cap); + RTW_PRINT_SEL(sel, "sec_cam_ent_num:%u\n", hal_spec->sec_cam_ent_num); + + RTW_PRINT_SEL(sel, "rfpath_num_2g:%u\n", hal_spec->rfpath_num_2g); + RTW_PRINT_SEL(sel, "rfpath_num_5g:%u\n", hal_spec->rfpath_num_5g); + RTW_PRINT_SEL(sel, "rf_reg_path_num:%u\n", hal_spec->rf_reg_path_num); + RTW_PRINT_SEL(sel, "rf_reg_path_avail_num:%u\n", hal_spec->rf_reg_path_avail_num); + RTW_PRINT_SEL(sel, "rf_reg_trx_path_bmp:0x%02x\n", hal_spec->rf_reg_trx_path_bmp); + RTW_PRINT_SEL(sel, "max_tx_cnt:%u\n", hal_spec->max_tx_cnt); + + RTW_PRINT_SEL(sel, "tx_nss_num:%u\n", hal_spec->tx_nss_num); + RTW_PRINT_SEL(sel, "rx_nss_num:%u\n", hal_spec->rx_nss_num); + + RTW_PRINT_SEL(sel, "band_cap:"); + for (i = 0; i < BAND_CAP_BIT_NUM; i++) { + if (((hal_spec->band_cap) >> i) & BIT0 && _band_cap_str[i]) + _RTW_PRINT_SEL(sel, "%s ", _band_cap_str[i]); + } + _RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "bw_cap:"); + for (i = 0; i < BW_CAP_BIT_NUM; i++) { + if (((hal_spec->bw_cap) >> i) & BIT0 && _bw_cap_str[i]) + _RTW_PRINT_SEL(sel, "%s ", _bw_cap_str[i]); + } + _RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "proto_cap:"); + for (i = 0; i < PROTO_CAP_BIT_NUM; i++) { + if (((hal_spec->proto_cap) >> i) & BIT0 && _proto_cap_str[i]) + _RTW_PRINT_SEL(sel, "%s ", _proto_cap_str[i]); + } + _RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "txgi_max:%u\n", hal_spec->txgi_max); + RTW_PRINT_SEL(sel, "txgi_pdbm:%u\n", hal_spec->txgi_pdbm); + + RTW_PRINT_SEL(sel, "wl_func:"); + for (i = 0; i < WL_FUNC_BIT_NUM; i++) { + if (((hal_spec->wl_func) >> i) & BIT0 && _wl_func_str[i]) + _RTW_PRINT_SEL(sel, "%s ", _wl_func_str[i]); + } + _RTW_PRINT_SEL(sel, "\n"); + +#if CONFIG_TX_AC_LIFETIME + RTW_PRINT_SEL(sel, "tx_aclt_unit_factor:%u (unit:%uus)\n" + , hal_spec->tx_aclt_unit_factor, hal_spec->tx_aclt_unit_factor * 32); +#endif + + RTW_PRINT_SEL(sel, "rx_tsf_filter:%u\n", hal_spec->rx_tsf_filter); + + RTW_PRINT_SEL(sel, "pg_txpwr_saddr:0x%X\n", hal_spec->pg_txpwr_saddr); + RTW_PRINT_SEL(sel, "pg_txgi_diff_factor:%u\n", hal_spec->pg_txgi_diff_factor); +} + +inline bool hal_chk_band_cap(_adapter *adapter, u8 cap) +{ + return GET_HAL_SPEC(adapter)->band_cap & cap; +} + +inline bool hal_chk_bw_cap(_adapter *adapter, u8 cap) +{ + return GET_HAL_SPEC(adapter)->bw_cap & cap; +} + +inline bool hal_chk_proto_cap(_adapter *adapter, u8 cap) +{ + return GET_HAL_SPEC(adapter)->proto_cap & cap; +} + +inline bool hal_chk_wl_func(_adapter *adapter, u8 func) +{ + return GET_HAL_SPEC(adapter)->wl_func & func; +} + +inline bool hal_is_band_support(_adapter *adapter, u8 band) +{ + return GET_HAL_SPEC(adapter)->band_cap & band_to_band_cap(band); +} + +inline bool hal_is_bw_support(_adapter *adapter, u8 bw) +{ + return GET_HAL_SPEC(adapter)->bw_cap & ch_width_to_bw_cap(bw); +} + +inline bool hal_is_wireless_mode_support(_adapter *adapter, u8 mode) +{ + u8 proto_cap = GET_HAL_SPEC(adapter)->proto_cap; + + if (mode == WIRELESS_11B) + if ((proto_cap & PROTO_CAP_11B) && hal_chk_band_cap(adapter, BAND_CAP_2G)) + return 1; + + if (mode == WIRELESS_11G) + if ((proto_cap & PROTO_CAP_11G) && hal_chk_band_cap(adapter, BAND_CAP_2G)) + return 1; + + if (mode == WIRELESS_11A) + if ((proto_cap & PROTO_CAP_11G) && hal_chk_band_cap(adapter, BAND_CAP_5G)) + return 1; + + if (mode == WIRELESS_11_24N) + if ((proto_cap & PROTO_CAP_11N) && hal_chk_band_cap(adapter, BAND_CAP_2G)) + return 1; + + if (mode == WIRELESS_11_5N) + if ((proto_cap & PROTO_CAP_11N) && hal_chk_band_cap(adapter, BAND_CAP_5G)) + return 1; + + if (mode == WIRELESS_11AC) + if ((proto_cap & PROTO_CAP_11AC) && hal_chk_band_cap(adapter, BAND_CAP_5G)) + return 1; + + return 0; +} +inline bool hal_is_mimo_support(_adapter *adapter) +{ + if ((GET_HAL_TX_NSS(adapter) == 1) && + (GET_HAL_RX_NSS(adapter) == 1)) + return 0; + return 1; +} + +/* +* hal_largest_bw - starting from in_bw, get largest bw supported by HAL +* @adapter: +* @in_bw: starting bw, value of enum channel_width +* +* Returns: value of enum channel_width +*/ +u8 hal_largest_bw(_adapter *adapter, u8 in_bw) +{ + for (; in_bw > CHANNEL_WIDTH_20; in_bw--) { + if (hal_is_bw_support(adapter, in_bw)) + break; + } + + if (!hal_is_bw_support(adapter, in_bw)) + rtw_warn_on(1); + + return in_bw; +} + +#ifndef CONFIG_HAS_TX_BEACON_PAUSE +void ResumeTxBeacon(_adapter *padapter) +{ + RTW_DBG("ResumeTxBeacon\n"); + #ifdef CONFIG_STOP_RESUME_BCN_BY_TXPAUSE + rtw_write8(padapter, REG_TXPAUSE, + rtw_read8(padapter, REG_TXPAUSE) & (~BIT6)); + #else + rtw_write8(padapter, REG_FWHW_TXQ_CTRL + 2, + rtw_read8(padapter, REG_FWHW_TXQ_CTRL + 2) | BIT(6)); + #endif + +#ifdef RTW_HALMAC + /* Add this for driver using HALMAC because driver doesn't have setup time init by self */ + /* TBTT setup time */ + rtw_write8(padapter, REG_TBTT_PROHIBIT, TBTT_PROHIBIT_SETUP_TIME); +#endif + + /* TBTT hold time: 0x540[19:8] */ + rtw_write8(padapter, REG_TBTT_PROHIBIT + 1, TBTT_PROHIBIT_HOLD_TIME & 0xFF); + rtw_write8(padapter, REG_TBTT_PROHIBIT + 2, + (rtw_read8(padapter, REG_TBTT_PROHIBIT + 2) & 0xF0) | (TBTT_PROHIBIT_HOLD_TIME >> 8)); +} + +void StopTxBeacon(_adapter *padapter) +{ + RTW_DBG("StopTxBeacon\n"); + #ifdef CONFIG_STOP_RESUME_BCN_BY_TXPAUSE + rtw_write8(padapter, REG_TXPAUSE, + rtw_read8(padapter, REG_TXPAUSE) | BIT6); + #else + rtw_write8(padapter, REG_FWHW_TXQ_CTRL + 2, + rtw_read8(padapter, REG_FWHW_TXQ_CTRL + 2) & (~BIT6)); + #endif + + /* TBTT hold time: 0x540[19:8] */ + rtw_write8(padapter, REG_TBTT_PROHIBIT + 1, TBTT_PROHIBIT_HOLD_TIME_STOP_BCN & 0xFF); + rtw_write8(padapter, REG_TBTT_PROHIBIT + 2, + (rtw_read8(padapter, REG_TBTT_PROHIBIT + 2) & 0xF0) | (TBTT_PROHIBIT_HOLD_TIME_STOP_BCN >> 8)); +} +#endif /* CONFIG_HAS_TX_BEACON_PAUSE */ + +#ifdef CONFIG_MI_WITH_MBSSID_CAM /*HW port0 - MBSS*/ + +#ifdef CONFIG_CLIENT_PORT_CFG +const u8 _clt_port_id[MAX_CLIENT_PORT_NUM] = { + CLT_PORT0, + CLT_PORT1, + CLT_PORT2, + CLT_PORT3 +}; + +void rtw_clt_port_init(struct clt_port_t *cltp) +{ + cltp->bmp = 0; + cltp->num = 0; + _rtw_spinlock_init(&cltp->lock); +} +void rtw_clt_port_deinit(struct clt_port_t *cltp) +{ + _rtw_spinlock_free(&cltp->lock); +} +static void _hw_client_port_alloc(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct clt_port_t *cltp = &dvobj->clt_port; + _irqL irql; + int i; + + #if 0 + if (cltp->num > MAX_CLIENT_PORT_NUM) { + RTW_ERR(ADPT_FMT" cann't alloc client (%d)\n", ADPT_ARG(adapter), cltp->num); + rtw_warn_on(1); + return; + } + #endif + + if (adapter->client_id != MAX_CLIENT_PORT_NUM) { + RTW_INFO(ADPT_FMT" client_id %d has allocated port:%d\n", + ADPT_ARG(adapter), adapter->client_id, adapter->client_port); + return; + } + _enter_critical_bh(&cltp->lock, &irql); + for (i = 0; i < MAX_CLIENT_PORT_NUM; i++) { + if (!(cltp->bmp & BIT(i))) + break; + } + + if (i < MAX_CLIENT_PORT_NUM) { + adapter->client_id = i; + cltp->bmp |= BIT(i); + adapter->client_port = _clt_port_id[i]; + } + cltp->num++; + _exit_critical_bh(&cltp->lock, &irql); + RTW_INFO("%s("ADPT_FMT")id:%d, port:%d clt_num:%d\n", + __func__, ADPT_ARG(adapter), adapter->client_id, adapter->client_port, cltp->num); +} +static void _hw_client_port_free(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct clt_port_t *cltp = &dvobj->clt_port; + _irqL irql; + + #if 0 + if (adapter->client_id >= MAX_CLIENT_PORT_NUM) { + RTW_ERR(ADPT_FMT" client_id %d is invalid\n", ADPT_ARG(adapter), adapter->client_id); + /*rtw_warn_on(1);*/ + } + #endif + + RTW_INFO("%s ("ADPT_FMT") id:%d, port:%d clt_num:%d\n", + __func__, ADPT_ARG(adapter), adapter->client_id, adapter->client_port, cltp->num); + + _enter_critical_bh(&cltp->lock, &irql); + if (adapter->client_id != MAX_CLIENT_PORT_NUM) { + cltp->bmp &= ~ BIT(adapter->client_id); + adapter->client_id = MAX_CLIENT_PORT_NUM; + adapter->client_port = CLT_PORT_INVALID; + } + cltp->num--; + if (cltp->num < 0) + cltp->num = 0; + _exit_critical_bh(&cltp->lock, &irql); +} +void rtw_hw_client_port_allocate(_adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + if (hal_spec->port_num != 5) + return; + + _hw_client_port_alloc(adapter); +} +void rtw_hw_client_port_release(_adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + if (hal_spec->port_num != 5) + return; + + _hw_client_port_free(adapter); +} +#endif /*CONFIG_CLIENT_PORT_CFG*/ + +void hw_var_set_opmode_mbid(_adapter *Adapter, u8 mode) +{ + RTW_INFO("%s()-"ADPT_FMT" mode = %d\n", __func__, ADPT_ARG(Adapter), mode); + + rtw_hal_rcr_set_chk_bssid(Adapter, MLME_ACTION_NONE); + + /* set net_type */ + Set_MSR(Adapter, mode); + + if ((mode == _HW_STATE_STATION_) || (mode == _HW_STATE_NOLINK_)) { + if (!rtw_mi_get_ap_num(Adapter) && !rtw_mi_get_mesh_num(Adapter)) + StopTxBeacon(Adapter); + } else if (mode == _HW_STATE_ADHOC_) + ResumeTxBeacon(Adapter); + else if (mode == _HW_STATE_AP_) + /* enable rx ps-poll */ + rtw_write16(Adapter, REG_RXFLTMAP1, rtw_read16(Adapter, REG_RXFLTMAP1) | BIT_CTRLFLT10EN); + + /* enable rx data frame */ + rtw_write16(Adapter, REG_RXFLTMAP2, 0xFFFF); + +#ifdef CONFIG_CLIENT_PORT_CFG + if (mode == _HW_STATE_STATION_) + rtw_hw_client_port_allocate(Adapter); + else + rtw_hw_client_port_release(Adapter); +#endif +#if defined(CONFIG_RTL8192F) + rtw_write16(Adapter, REG_WLAN_ACT_MASK_CTRL_1, rtw_read16(Adapter, + REG_WLAN_ACT_MASK_CTRL_1) | EN_PORT_0_FUNCTION); +#endif +} +#endif + +#ifdef CONFIG_ANTENNA_DIVERSITY +u8 rtw_hal_antdiv_before_linked(_adapter *padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 cur_ant, change_ant; + + if (!pHalData->AntDivCfg) + return _FALSE; + + if (pHalData->sw_antdiv_bl_state == 0) { + pHalData->sw_antdiv_bl_state = 1; + + rtw_hal_get_odm_var(padapter, HAL_ODM_ANTDIV_SELECT, &cur_ant, NULL); + change_ant = (cur_ant == MAIN_ANT) ? AUX_ANT : MAIN_ANT; + + return rtw_antenna_select_cmd(padapter, change_ant, _FALSE); + } + + pHalData->sw_antdiv_bl_state = 0; + return _FALSE; +} + +void rtw_hal_antdiv_rssi_compared(_adapter *padapter, WLAN_BSSID_EX *dst, WLAN_BSSID_EX *src) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + if (pHalData->AntDivCfg) { + /*RTW_INFO("update_network=> org-RSSI(%d), new-RSSI(%d)\n", dst->Rssi, src->Rssi);*/ + /*select optimum_antenna for before linked =>For antenna diversity*/ + if (dst->Rssi >= src->Rssi) {/*keep org parameter*/ + src->Rssi = dst->Rssi; + src->PhyInfo.Optimum_antenna = dst->PhyInfo.Optimum_antenna; + } + } +} +#endif + +#ifdef CONFIG_PROC_DEBUG +#ifdef CONFIG_PHY_CAPABILITY_QUERY +void rtw_dump_phy_cap_by_phydmapi(void *sel, _adapter *adapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(adapter); + struct phy_spec_t *phy_spec = &pHalData->phy_spec; + + RTW_PRINT_SEL(sel, "[PHY SPEC] TRx Capability : 0x%08x\n", phy_spec->trx_cap); + RTW_PRINT_SEL(sel, "[PHY SPEC] Tx Stream Num Index : %d\n", (phy_spec->trx_cap >> 24) & 0xFF); /*Tx Stream Num Index [31:24]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] Rx Stream Num Index : %d\n", (phy_spec->trx_cap >> 16) & 0xFF); /*Rx Stream Num Index [23:16]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] Tx Path Num Index : %d\n", (phy_spec->trx_cap >> 8) & 0xFF);/*Tx Path Num Index [15:8]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] Rx Path Num Index : %d\n\n", (phy_spec->trx_cap & 0xFF));/*Rx Path Num Index [7:0]*/ + + RTW_PRINT_SEL(sel, "[PHY SPEC] STBC Capability : 0x%08x\n", phy_spec->stbc_cap); + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT STBC Tx : %s\n", ((phy_spec->stbc_cap >> 24) & 0xFF) ? "Supported" : "N/A"); /*VHT STBC Tx [31:24]*/ + /*VHT STBC Rx [23:16] + 0 = not support + 1 = support for 1 spatial stream + 2 = support for 1 or 2 spatial streams + 3 = support for 1 or 2 or 3 spatial streams + 4 = support for 1 or 2 or 3 or 4 spatial streams*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT STBC Rx :%d\n", ((phy_spec->stbc_cap >> 16) & 0xFF)); + RTW_PRINT_SEL(sel, "[PHY SPEC] HT STBC Tx : %s\n", ((phy_spec->stbc_cap >> 8) & 0xFF) ? "Supported" : "N/A"); /*HT STBC Tx [15:8]*/ + /*HT STBC Rx [7:0] + 0 = not support + 1 = support for 1 spatial stream + 2 = support for 1 or 2 spatial streams + 3 = support for 1 or 2 or 3 spatial streams*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] HT STBC Rx : %d\n\n", (phy_spec->stbc_cap & 0xFF)); + + RTW_PRINT_SEL(sel, "[PHY SPEC] LDPC Capability : 0x%08x\n", phy_spec->ldpc_cap); + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT LDPC Tx : %s\n", ((phy_spec->ldpc_cap >> 24) & 0xFF) ? "Supported" : "N/A"); /*VHT LDPC Tx [31:24]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT LDPC Rx : %s\n", ((phy_spec->ldpc_cap >> 16) & 0xFF) ? "Supported" : "N/A"); /*VHT LDPC Rx [23:16]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] HT LDPC Tx : %s\n", ((phy_spec->ldpc_cap >> 8) & 0xFF) ? "Supported" : "N/A"); /*HT LDPC Tx [15:8]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] HT LDPC Rx : %s\n\n", (phy_spec->ldpc_cap & 0xFF) ? "Supported" : "N/A"); /*HT LDPC Rx [7:0]*/ + #ifdef CONFIG_BEAMFORMING + RTW_PRINT_SEL(sel, "[PHY SPEC] TxBF Capability : 0x%08x\n", phy_spec->txbf_cap); + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT MU Bfer : %s\n", ((phy_spec->txbf_cap >> 28) & 0xF) ? "Supported" : "N/A"); /*VHT MU Bfer [31:28]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT MU Bfee : %s\n", ((phy_spec->txbf_cap >> 24) & 0xF) ? "Supported" : "N/A"); /*VHT MU Bfee [27:24]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT SU Bfer : %s\n", ((phy_spec->txbf_cap >> 20) & 0xF) ? "Supported" : "N/A"); /*VHT SU Bfer [23:20]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT SU Bfee : %s\n", ((phy_spec->txbf_cap >> 16) & 0xF) ? "Supported" : "N/A"); /*VHT SU Bfee [19:16]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] HT Bfer : %s\n", ((phy_spec->txbf_cap >> 4) & 0xF) ? "Supported" : "N/A"); /*HT Bfer [7:4]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] HT Bfee : %s\n\n", (phy_spec->txbf_cap & 0xF) ? "Supported" : "N/A"); /*HT Bfee [3:0]*/ + + RTW_PRINT_SEL(sel, "[PHY SPEC] TxBF parameter : 0x%08x\n", phy_spec->txbf_param); + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT Sounding Dim : %d\n", (phy_spec->txbf_param >> 24) & 0xFF); /*VHT Sounding Dim [31:24]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] VHT Steering Ant : %d\n", (phy_spec->txbf_param >> 16) & 0xFF); /*VHT Steering Ant [23:16]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] HT Sounding Dim : %d\n", (phy_spec->txbf_param >> 8) & 0xFF); /*HT Sounding Dim [15:8]*/ + RTW_PRINT_SEL(sel, "[PHY SPEC] HT Steering Ant : %d\n", phy_spec->txbf_param & 0xFF); /*HT Steering Ant [7:0]*/ + #endif +} +#else +void rtw_dump_phy_cap_by_hal(void *sel, _adapter *adapter) +{ + u8 phy_cap = _FALSE; + + /* STBC */ + rtw_hal_get_def_var(adapter, HAL_DEF_TX_STBC, (u8 *)&phy_cap); + RTW_PRINT_SEL(sel, "[HAL] STBC Tx : %s\n", (_TRUE == phy_cap) ? "Supported" : "N/A"); + + phy_cap = _FALSE; + rtw_hal_get_def_var(adapter, HAL_DEF_RX_STBC, (u8 *)&phy_cap); + RTW_PRINT_SEL(sel, "[HAL] STBC Rx : %s\n\n", (_TRUE == phy_cap) ? "Supported" : "N/A"); + + /* LDPC support */ + phy_cap = _FALSE; + rtw_hal_get_def_var(adapter, HAL_DEF_TX_LDPC, (u8 *)&phy_cap); + RTW_PRINT_SEL(sel, "[HAL] LDPC Tx : %s\n", (_TRUE == phy_cap) ? "Supported" : "N/A"); + + phy_cap = _FALSE; + rtw_hal_get_def_var(adapter, HAL_DEF_RX_LDPC, (u8 *)&phy_cap); + RTW_PRINT_SEL(sel, "[HAL] LDPC Rx : %s\n\n", (_TRUE == phy_cap) ? "Supported" : "N/A"); + + #ifdef CONFIG_BEAMFORMING + phy_cap = _FALSE; + rtw_hal_get_def_var(adapter, HAL_DEF_EXPLICIT_BEAMFORMER, (u8 *)&phy_cap); + RTW_PRINT_SEL(sel, "[HAL] Beamformer: %s\n", (_TRUE == phy_cap) ? "Supported" : "N/A"); + + phy_cap = _FALSE; + rtw_hal_get_def_var(adapter, HAL_DEF_EXPLICIT_BEAMFORMEE, (u8 *)&phy_cap); + RTW_PRINT_SEL(sel, "[HAL] Beamformee: %s\n", (_TRUE == phy_cap) ? "Supported" : "N/A"); + + phy_cap = _FALSE; + rtw_hal_get_def_var(adapter, HAL_DEF_VHT_MU_BEAMFORMER, &phy_cap); + RTW_PRINT_SEL(sel, "[HAL] VHT MU Beamformer: %s\n", (_TRUE == phy_cap) ? "Supported" : "N/A"); + + phy_cap = _FALSE; + rtw_hal_get_def_var(adapter, HAL_DEF_VHT_MU_BEAMFORMEE, &phy_cap); + RTW_PRINT_SEL(sel, "[HAL] VHT MU Beamformee: %s\n", (_TRUE == phy_cap) ? "Supported" : "N/A"); + #endif +} +#endif +void rtw_dump_phy_cap(void *sel, _adapter *adapter) +{ + RTW_PRINT_SEL(sel, "\n ======== PHY Capability ========\n"); +#ifdef CONFIG_PHY_CAPABILITY_QUERY + rtw_dump_phy_cap_by_phydmapi(sel, adapter); +#else + rtw_dump_phy_cap_by_hal(sel, adapter); +#endif +} +#endif + +inline s16 translate_dbm_to_percentage(s16 signal) +{ + if ((signal <= -100) || (signal >= 20)) + return 0; + else if (signal >= 0) + return 100; + else + return 100 + signal; +} + +#ifdef CONFIG_SWTIMER_BASED_TXBCN +#ifdef CONFIG_BCN_RECOVERY +#define REG_CPU_MGQ_INFO 0x041C +#define BIT_BCN_POLL BIT(28) +u8 rtw_ap_bcn_recovery(_adapter *padapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + + if (hal_data->issue_bcn_fail >= 2) { + RTW_ERR("%s ISSUE BCN Fail\n", __func__); + rtw_write8(padapter, REG_CPU_MGQ_INFO + 3, 0x10); + hal_data->issue_bcn_fail = 0; + } + return _SUCCESS; +} +#endif /*CONFIG_BCN_RECOVERY*/ + +#ifdef CONFIG_BCN_XMIT_PROTECT +u8 rtw_ap_bcn_queue_empty_check(_adapter *padapter, u32 txbcn_timer_ms) +{ + u32 start_time = rtw_get_current_time(); + u8 bcn_queue_empty = _FALSE; + + do { + if (rtw_read16(padapter, REG_TXPKT_EMPTY) & BIT(11)) { + bcn_queue_empty = _TRUE; + break; + } + } while (rtw_get_passing_time_ms(start_time) <= (txbcn_timer_ms + 10)); + + if (bcn_queue_empty == _FALSE) + RTW_ERR("%s BCN queue not empty\n", __func__); + + return bcn_queue_empty; +} +#endif /*CONFIG_BCN_XMIT_PROTECT*/ +#endif /*CONFIG_SWTIMER_BASED_TXBCN*/ + +/** + * rtw_hal_get_trx_path() - Get RF path related information + * @d: struct dvobj_priv* + * @type: RF type, nTnR + * @tx: Tx path + * @rx: Rx path + * + * Get RF type, TX path and RX path information. + */ +void rtw_hal_get_trx_path(struct dvobj_priv *d, enum rf_type *type, + enum bb_path *tx, enum bb_path *rx) +{ + struct _ADAPTER *a = dvobj_get_primary_adapter(d); + enum rf_type t = GET_HAL_RFPATH(a); + + if (type) + *type = t; + + if (tx || rx) { + u8 tx_bmp = GET_HAL_TX_PATH_BMP(a); + u8 rx_bmp = GET_HAL_RX_PATH_BMP(a); + + if (!tx_bmp && !rx_bmp) + rf_type_to_default_trx_bmp(t, tx, rx); + else { + if (tx) + *tx = GET_HAL_TX_PATH_BMP(a); + if (rx) + *rx = GET_HAL_RX_PATH_BMP(a); + } + } +} + +#ifdef RTW_CHANNEL_SWITCH_OFFLOAD +void rtw_hal_switch_chnl_and_set_bw_offload(_adapter *adapter, u8 central_ch, u8 pri_ch_idx, u8 bw) +{ + u8 h2c[H2C_SINGLE_CHANNELSWITCH_V2_LEN] = {0}; + PHAL_DATA_TYPE hal; + struct submit_ctx *chsw_sctx; + + hal = GET_HAL_DATA(adapter); + chsw_sctx = &hal->chsw_sctx; + + SET_H2CCMD_SINGLE_CH_SWITCH_V2_CENTRAL_CH_NUM(h2c, central_ch); + SET_H2CCMD_SINGLE_CH_SWITCH_V2_PRIMARY_CH_IDX(h2c, pri_ch_idx); + SET_H2CCMD_SINGLE_CH_SWITCH_V2_BW(h2c, bw); + SET_H2CCMD_SINGLE_CH_SWITCH_V2_IQK_UPDATE_EN(h2c, 1); + + rtw_sctx_init(chsw_sctx, 10); + rtw_hal_fill_h2c_cmd(adapter, H2C_SINGLE_CHANNELSWITCH_V2, H2C_SINGLE_CHANNELSWITCH_V2_LEN, h2c); + rtw_sctx_wait(chsw_sctx, __func__); +} +#endif /* RTW_CHANNEL_SWITCH_OFFLOAD */ + +u8 phy_get_capable_tx_num(_adapter *adapter, enum MGN_RATE rate) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 tx_num = 0; + + if (IS_1T_RATE(rate)) + tx_num = hal_data->txpath_cap_num_nss[0]; + else if (IS_2T_RATE(rate)) + tx_num = hal_data->txpath_cap_num_nss[1]; + else if (IS_3T_RATE(rate)) + tx_num = hal_data->txpath_cap_num_nss[2]; + else if (IS_4T_RATE(rate)) + tx_num = hal_data->txpath_cap_num_nss[3]; + else + rtw_warn_on(1); + + return tx_num == 0 ? RF_1TX : tx_num - 1; +} + +u8 phy_get_current_tx_num(_adapter *adapter, enum MGN_RATE rate) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 tx_num = 0; + + if (IS_1T_RATE(rate)) + tx_num = hal_data->txpath_num_nss[0]; + else if (IS_2T_RATE(rate)) + tx_num = hal_data->txpath_num_nss[1]; + else if (IS_3T_RATE(rate)) + tx_num = hal_data->txpath_num_nss[2]; + else if (IS_4T_RATE(rate)) + tx_num = hal_data->txpath_num_nss[3]; + else + rtw_warn_on(1); + + return tx_num == 0 ? RF_1TX : tx_num - 1; +} + +#ifdef CONFIG_RTL8812A +u8 * rtw_hal_set_8812a_vendor_ie(_adapter *padapter , u8 *pframe ,uint *frlen ) { + int vender_len = 7; + unsigned char vendor_info[vender_len]; + unsigned char REALTEK_OUI[] = {0x00, 0xe0, 0x4c}; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + if( !IS_HARDWARE_TYPE_8812(padapter) ) + return pframe; + + _rtw_memset(vendor_info,0,vender_len); + _rtw_memcpy(vendor_info, REALTEK_OUI, 3); + vendor_info[4] =2; + if(pHalData->version_id.CUTVersion > B_CUT_VERSION ) + vendor_info[6] = RT_HT_CAP_USE_JAGUAR_CCUT; + else + vendor_info[6] = RT_HT_CAP_USE_JAGUAR_BCUT; + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_,vender_len,vendor_info , frlen); + + return pframe; +} +#endif /*CONFIG_RTL8812A*/ + +static inline void rtw_enter_protsel(struct protsel *protsel, u32 sel) +{ + int refcnt; + + _enter_critical_mutex(&protsel->mutex, NULL); + + refcnt = ATOMIC_INC_RETURN(&protsel->refcnt); + + WARN_ON(refcnt > 1 && protsel->sel != sel); + + protsel->sel = sel; + + _exit_critical_mutex(&protsel->mutex, NULL); +} + +static inline void rtw_leave_protsel(struct protsel *protsel) +{ + int refcnt; + + _enter_critical_mutex(&protsel->mutex, NULL); + + refcnt = ATOMIC_DEC_RETURN(&protsel->refcnt); + + _exit_critical_mutex(&protsel->mutex, NULL); + + WARN_ON(refcnt < 0); +} + +static inline bool rtw_assert_protsel(struct protsel *protsel) +{ + int refcnt = ATOMIC_READ(&protsel->refcnt); + + if (refcnt > 0) + return true; + + return false; +} + +#ifdef CONFIG_PROTSEL_PORT +void rtw_enter_protsel_port(_adapter *padapter, u8 port_sel) +{ + u8 val8; + + rtw_enter_protsel(&padapter->dvobj->protsel_port, port_sel); + + val8 = rtw_read8(padapter, REG_PORT_CTRL_SEL); + val8 &= ~BIT_MASK_PORT_CTRL_SEL; + val8 |= BIT_PORT_CTRL_SEL(port_sel); + rtw_write8(padapter, REG_PORT_CTRL_SEL, val8); +} + +bool rtw_assert_protsel_port(_adapter *padapter, u32 addr, u8 len) +{ + if (!padapter->bup) /* don't assert before IF up */ + return true; + + return rtw_assert_protsel(&padapter->dvobj->protsel_port); +} + +void rtw_leave_protsel_port(_adapter *padapter) +{ + rtw_leave_protsel(&padapter->dvobj->protsel_port); +} +#endif + +#ifdef CONFIG_PROTSEL_ATIMDTIM +void rtw_enter_protsel_atimdtim(_adapter *padapter, u8 port_sel) +{ + /* 0~15 is for port 0 MBSSID setting + * 16 is for port 1 setting + * 17 is for port 2 setting + * 18 is for port 3 setting + * 19 is for port 4 setting + */ + u8 val8; + + if (port_sel >= 1 && port_sel <= 4) + port_sel += 15; + + rtw_enter_protsel(&padapter->dvobj->protsel_atimdtim, port_sel); + + val8 = rtw_read8(padapter, REG_ATIM_DTIM_CTRL_SEL); + val8 &= ~BIT_MASK_ATIM_DTIM_SEL; + val8 |= BIT_ATIM_DTIM_SEL(port_sel); + rtw_write8(padapter, REG_ATIM_DTIM_CTRL_SEL, val8); +} + +bool rtw_assert_protsel_atimdtim(_adapter *padapter, u32 addr, u8 len) +{ + return rtw_assert_protsel(&padapter->dvobj->protsel_atimdtim); +} + +void rtw_leave_protsel_atimdtim(_adapter *padapter) +{ + rtw_leave_protsel(&padapter->dvobj->protsel_atimdtim); +} +#endif + +#ifdef CONFIG_PROTSEL_MACSLEEP +void rtw_enter_protsel_macsleep(_adapter *padapter, u8 sel) +{ + u32 val32; + + rtw_enter_protsel(&padapter->dvobj->protsel_macsleep, sel); + + val32 = rtw_read32(padapter, REG_MACID_SLEEP_CTRL); + val32 &= ~BIT_MASK_MACID_SLEEP_SEL; + val32 |= BIT_MACID_SLEEP_SEL(sel); + rtw_write32(padapter, REG_MACID_SLEEP_CTRL, val32); +} + +bool rtw_assert_protsel_macsleep(_adapter *padapter, u32 addr, u8 len) +{ + return rtw_assert_protsel(&padapter->dvobj->protsel_macsleep); +} + +void rtw_leave_protsel_macsleep(_adapter *padapter) +{ + rtw_leave_protsel(&padapter->dvobj->protsel_macsleep); +} +#endif + +void rtw_hal_bcn_early_rpt_c2h_handler(_adapter *padapter) +{ + + if(0) + RTW_INFO("Recv Bcn Early report!!\n"); + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + if (ATOMIC_READ(&padapter->tdlsinfo.chsw_info.chsw_on) == _TRUE) + rtw_tdls_ch_sw_back_to_base_chnl(padapter); +#endif +#endif +} diff --git a/hal/hal_com_c2h.h b/hal/hal_com_c2h.h new file mode 100644 index 0000000..b9aa9ff --- /dev/null +++ b/hal/hal_com_c2h.h @@ -0,0 +1,142 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __COMMON_C2H_H__ +#define __COMMON_C2H_H__ + +#define C2H_TYPE_REG 0 +#define C2H_TYPE_PKT 1 + +/* +* C2H event format: +* Fields TRIGGER PAYLOAD SEQ PLEN ID +* BITS [127:120] [119:16] [15:8] [7:4] [3:0] +*/ +#define C2H_ID(_c2h) LE_BITS_TO_1BYTE(((u8*)(_c2h)), 0, 4) +#define C2H_PLEN(_c2h) LE_BITS_TO_1BYTE(((u8*)(_c2h)), 4, 4) +#define C2H_SEQ(_c2h) LE_BITS_TO_1BYTE(((u8*)(_c2h)) + 1, 0, 8) +#define C2H_PAYLOAD(_c2h) (((u8*)(_c2h)) + 2) + +#define SET_C2H_ID(_c2h, _val) SET_BITS_TO_LE_1BYTE(((u8*)(_c2h)), 0, 4, _val) +#define SET_C2H_PLEN(_c2h, _val) SET_BITS_TO_LE_1BYTE(((u8*)(_c2h)), 4, 4, _val) +#define SET_C2H_SEQ(_c2h, _val) SET_BITS_TO_LE_1BYTE(((u8*)(_c2h)) + 1 , 0, 8, _val) + +/* +* C2H event format: +* Fields TRIGGER PLEN PAYLOAD SEQ ID +* BITS [127:120] [119:112] [111:16] [15:8] [7:0] +*/ +#define C2H_ID_88XX(_c2h) LE_BITS_TO_1BYTE(((u8*)(_c2h)), 0, 8) +#define C2H_SEQ_88XX(_c2h) LE_BITS_TO_1BYTE(((u8*)(_c2h)) + 1, 0, 8) +#define C2H_PAYLOAD_88XX(_c2h) (((u8*)(_c2h)) + 2) +#define C2H_PLEN_88XX(_c2h) LE_BITS_TO_1BYTE(((u8*)(_c2h)) + 14, 0, 8) +#define C2H_TRIGGER_88XX(_c2h) LE_BITS_TO_1BYTE(((u8*)(_c2h)) + 15, 0, 8) + +#define SET_C2H_ID_88XX(_c2h, _val) SET_BITS_TO_LE_1BYTE(((u8*)(_c2h)), 0, 8, _val) +#define SET_C2H_SEQ_88XX(_c2h, _val) SET_BITS_TO_LE_1BYTE(((u8*)(_c2h)) + 1, 0, 8, _val) +#define SET_C2H_PLEN_88XX(_c2h, _val) SET_BITS_TO_LE_1BYTE(((u8*)(_c2h)) + 14, 0, 8, _val) + +typedef enum _C2H_EVT { + C2H_DBG = 0x00, + C2H_LB = 0x01, + C2H_TXBF = 0x02, + C2H_CCX_TX_RPT = 0x03, + C2H_AP_REQ_TXRPT = 0x04, + C2H_FW_SCAN_COMPLETE = 0x7, + C2H_BT_INFO = 0x09, + C2H_BT_MP_INFO = 0x0B, + C2H_RA_RPT = 0x0C, + C2H_SPC_STAT = 0x0D, + C2H_RA_PARA_RPT = 0x0E, + C2H_FW_CHNL_SWITCH_COMPLETE = 0x10, + C2H_IQK_FINISH = 0x11, + C2H_MAILBOX_STATUS = 0x15, + C2H_P2P_RPORT = 0x16, + C2H_MCC = 0x17, + C2H_MAC_HIDDEN_RPT = 0x19, + C2H_MAC_HIDDEN_RPT_2 = 0x1A, + C2H_BCN_EARLY_RPT = 0x1E, + C2H_DEFEATURE_DBG = 0x22, + C2H_CUSTOMER_STR_RPT = 0x24, + C2H_CUSTOMER_STR_RPT_2 = 0x25, + C2H_WLAN_INFO = 0x27, +#ifdef RTW_PER_CMD_SUPPORT_FW + C2H_PER_RATE_RPT = 0x2c, +#endif + C2H_LPS_STATUS_RPT = 0x32, + C2H_SET_TXPWR_FINISH = 0x70, + C2H_DEFEATURE_RSVD = 0xFD, + C2H_EXTEND = 0xff, +} C2H_EVT; + +typedef enum _EXTEND_C2H_EVT { + EXTEND_C2H_DBG_PRINT = 0 +} EXTEND_C2H_EVT; + +#define C2H_REG_LEN 16 + +/* C2H_IQK_FINISH, 0x11 */ +#define IQK_OFFLOAD_LEN 1 +void c2h_iqk_offload(_adapter *adapter, u8 *data, u8 len); +int c2h_iqk_offload_wait(_adapter *adapter, u32 timeout_ms); +#define rtl8812_iqk_wait c2h_iqk_offload_wait /* TODO: remove this after phydm call c2h_iqk_offload_wait instead */ + +#ifdef CONFIG_RTW_MAC_HIDDEN_RPT +/* C2H_MAC_HIDDEN_RPT, 0x19 */ +#define MAC_HIDDEN_RPT_LEN 8 +int c2h_mac_hidden_rpt_hdl(_adapter *adapter, u8 *data, u8 len); + +/* C2H_MAC_HIDDEN_RPT_2, 0x1A */ +#define MAC_HIDDEN_RPT_2_LEN 5 +int c2h_mac_hidden_rpt_2_hdl(_adapter *adapter, u8 *data, u8 len); +int hal_read_mac_hidden_rpt(_adapter *adapter); +#else +#define hal_read_mac_hidden_rpt(adapter) _SUCCESS +#endif /* CONFIG_RTW_MAC_HIDDEN_RPT */ + +/* C2H_DEFEATURE_DBG, 0x22 */ +#define DEFEATURE_DBG_LEN 1 +int c2h_defeature_dbg_hdl(_adapter *adapter, u8 *data, u8 len); + +#ifdef CONFIG_RTW_CUSTOMER_STR +/* C2H_CUSTOMER_STR_RPT, 0x24 */ +#define CUSTOMER_STR_RPT_LEN 8 +int c2h_customer_str_rpt_hdl(_adapter *adapter, u8 *data, u8 len); + +/* C2H_CUSTOMER_STR_RPT_2, 0x25 */ +#define CUSTOMER_STR_RPT_2_LEN 8 +int c2h_customer_str_rpt_2_hdl(_adapter *adapter, u8 *data, u8 len); +#endif /* CONFIG_RTW_CUSTOMER_STR */ + +#ifdef RTW_PER_CMD_SUPPORT_FW +/* C2H_PER_RATE_RPT, 0x2c */ +int c2h_per_rate_rpt_hdl(_adapter *adapter, u8 *data, u8 len); +#endif + +#ifdef CONFIG_LPS_ACK +/* C2H_LPS_STATUS_RPT, 0x32 */ +#define LPS_STATUS_RPT_LEN 2 +int c2h_lps_status_rpt(PADAPTER adapter, u8 *data, u8 len); +#endif /* CONFIG_LPS_ACK */ + +#ifdef CONFIG_FW_OFFLOAD_SET_TXPWR_IDX +/* C2H_SET_TXPWR_FINISH, 0x70 */ +#define SET_TXPWR_FINISH_LEN 1 +void c2h_txpwr_idx_offload_done(_adapter *adapter, u8 *data, u8 len); +int c2h_txpwr_idx_offload_wait(_adapter *adapter); +#endif + +void rtw_hal_bcn_early_rpt_c2h_handler(_adapter *adapter); + +#endif /* __COMMON_C2H_H__ */ diff --git a/hal/hal_com_phycfg.c b/hal/hal_com_phycfg.c new file mode 100644 index 0000000..0e0da62 --- /dev/null +++ b/hal/hal_com_phycfg.c @@ -0,0 +1,6275 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _HAL_COM_PHYCFG_C_ + +#include +#include + +#define PG_TXPWR_1PATH_BYTE_NUM_2G 18 +#define PG_TXPWR_BASE_BYTE_NUM_2G 11 + +#define PG_TXPWR_1PATH_BYTE_NUM_5G 24 +#define PG_TXPWR_BASE_BYTE_NUM_5G 14 + +#define PG_TXPWR_MSB_DIFF_S4BIT(_pg_v) (((_pg_v) & 0xf0) >> 4) +#define PG_TXPWR_LSB_DIFF_S4BIT(_pg_v) ((_pg_v) & 0x0f) +#define PG_TXPWR_MSB_DIFF_TO_S8BIT(_pg_v) ((PG_TXPWR_MSB_DIFF_S4BIT(_pg_v) & BIT3) ? (PG_TXPWR_MSB_DIFF_S4BIT(_pg_v) | 0xF0) : PG_TXPWR_MSB_DIFF_S4BIT(_pg_v)) +#define PG_TXPWR_LSB_DIFF_TO_S8BIT(_pg_v) ((PG_TXPWR_LSB_DIFF_S4BIT(_pg_v) & BIT3) ? (PG_TXPWR_LSB_DIFF_S4BIT(_pg_v) | 0xF0) : PG_TXPWR_LSB_DIFF_S4BIT(_pg_v)) +#define IS_PG_TXPWR_BASE_INVALID(hal_spec, _base) ((_base) > hal_spec->txgi_max) +#define IS_PG_TXPWR_DIFF_INVALID(_diff) ((_diff) > 7 || (_diff) < -8) +#define PG_TXPWR_INVALID_BASE 255 +#define PG_TXPWR_INVALID_DIFF 8 + +#if !IS_PG_TXPWR_DIFF_INVALID(PG_TXPWR_INVALID_DIFF) +#error "PG_TXPWR_DIFF definition has problem" +#endif + +#define PG_TXPWR_SRC_PG_DATA 0 +#define PG_TXPWR_SRC_IC_DEF 1 +#define PG_TXPWR_SRC_DEF 2 +#define PG_TXPWR_SRC_NUM 3 + +const char *const _pg_txpwr_src_str[] = { + "PG_DATA", + "IC_DEF", + "DEF", + "UNKNOWN" +}; + +#define pg_txpwr_src_str(src) (((src) >= PG_TXPWR_SRC_NUM) ? _pg_txpwr_src_str[PG_TXPWR_SRC_NUM] : _pg_txpwr_src_str[(src)]) + +const char *const _txpwr_pg_mode_str[] = { + "PWR_IDX", + "TSSI_OFFSET", + "UNKNOWN", +}; + +static const u8 rate_sec_base[RATE_SECTION_NUM] = { + MGN_11M, + MGN_54M, + MGN_MCS7, + MGN_MCS15, + MGN_MCS23, + MGN_MCS31, + MGN_VHT1SS_MCS7, + MGN_VHT2SS_MCS7, + MGN_VHT3SS_MCS7, + MGN_VHT4SS_MCS7, +}; + +#ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX +typedef struct _TxPowerInfo24G { + u8 IndexCCK_Base[MAX_RF_PATH][MAX_CHNL_GROUP_24G]; + u8 IndexBW40_Base[MAX_RF_PATH][MAX_CHNL_GROUP_24G]; + /* If only one tx, only BW20 and OFDM are used. */ + s8 CCK_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 OFDM_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW20_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW40_Diff[MAX_RF_PATH][MAX_TX_COUNT]; +} TxPowerInfo24G; + +typedef struct _TxPowerInfo5G { + u8 IndexBW40_Base[MAX_RF_PATH][MAX_CHNL_GROUP_5G]; + /* If only one tx, only BW20, OFDM, BW80 and BW160 are used. */ + s8 OFDM_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW20_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW40_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW80_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW160_Diff[MAX_RF_PATH][MAX_TX_COUNT]; +} TxPowerInfo5G; + +#ifndef DBG_PG_TXPWR_READ +#define DBG_PG_TXPWR_READ 0 +#endif + +#if DBG_PG_TXPWR_READ +static void dump_pg_txpwr_info_2g(void *sel, TxPowerInfo24G *txpwr_info, u8 rfpath_num, u8 max_tx_cnt) +{ + int path, group, tx_idx; + + RTW_PRINT_SEL(sel, "2.4G\n"); + RTW_PRINT_SEL(sel, "CCK-1T base:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (group = 0; group < MAX_CHNL_GROUP_24G; group++) + _RTW_PRINT_SEL(sel, "G%02d ", group); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (group = 0; group < MAX_CHNL_GROUP_24G; group++) + _RTW_PRINT_SEL(sel, "%3u ", txpwr_info->IndexCCK_Base[path][group]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "CCK diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dT ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->CCK_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW40-1S base:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (group = 0; group < MAX_CHNL_GROUP_24G - 1; group++) + _RTW_PRINT_SEL(sel, "G%02d ", group); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (group = 0; group < MAX_CHNL_GROUP_24G - 1; group++) + _RTW_PRINT_SEL(sel, "%3u ", txpwr_info->IndexBW40_Base[path][group]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "OFDM diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dT ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->OFDM_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW20 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dS ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->BW20_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW40 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dS ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->BW40_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); +} + +static void dump_pg_txpwr_info_5g(void *sel, TxPowerInfo5G *txpwr_info, u8 rfpath_num, u8 max_tx_cnt) +{ + int path, group, tx_idx; + + RTW_PRINT_SEL(sel, "5G\n"); + RTW_PRINT_SEL(sel, "BW40-1S base:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (group = 0; group < MAX_CHNL_GROUP_5G; group++) + _RTW_PRINT_SEL(sel, "G%02d ", group); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (group = 0; group < MAX_CHNL_GROUP_5G; group++) + _RTW_PRINT_SEL(sel, "%3u ", txpwr_info->IndexBW40_Base[path][group]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "OFDM diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dT ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->OFDM_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW20 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dS ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->BW20_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW40 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dS ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->BW40_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW80 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dS ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->BW80_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW160 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) + _RTW_PRINT_SEL(sel, "%dS ", path + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", txpwr_info->BW160_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); +} +#endif /* DBG_PG_TXPWR_READ */ + +const struct map_t pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 168, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, 0xEE, 0xEE, 0xEE, 0xEE, + 0xEE, 0xEE, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, + 0x04, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0x2A, 0x2A, 0x2A, 0x2A, + 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x04, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, + 0xEE, 0xEE, 0xEE, 0xEE, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, + 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, + 0x2A, 0x2A, 0x2A, 0x2A, 0x04, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0x2D, 0x2D, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, + 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x04, 0xEE, + 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE) + ); + +#ifdef CONFIG_RTL8188E +static const struct map_t rtl8188e_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 12, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24) + ); +#endif + +#ifdef CONFIG_RTL8188F +static const struct map_t rtl8188f_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 12, + 0x22, 0x22, 0x22, 0x22, 0x22, 0x22, 0x27, 0x27, 0x27, 0x27, 0x27, 0x24) + ); +#endif + +#ifdef CONFIG_RTL8188GTV +static const struct map_t rtl8188gtv_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 12, + 0x22, 0x22, 0x22, 0x22, 0x22, 0x22, 0x27, 0x27, 0x27, 0x27, 0x27, 0x24) + ); +#endif + +#ifdef CONFIG_RTL8723B +static const struct map_t rtl8723b_pg_txpwr_def_info = + MAP_ENT(0xB8, 2, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 12, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0xE0) + , MAPSEG_ARRAY_ENT(0x3A, 12, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0xE0) + ); +#endif + +#ifdef CONFIG_RTL8703B +static const struct map_t rtl8703b_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 12, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02) + ); +#endif + +#ifdef CONFIG_RTL8723D +static const struct map_t rtl8723d_pg_txpwr_def_info = + MAP_ENT(0xB8, 2, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 12, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02) + , MAPSEG_ARRAY_ENT(0x3A, 12, + 0x22, 0x22, 0x22, 0x22, 0x22, 0x22, 0x21, 0x21, 0x21, 0x21, 0x21, 0x02) + ); +#endif + +#ifdef CONFIG_RTL8192E +static const struct map_t rtl8192e_pg_txpwr_def_info = + MAP_ENT(0xB8, 2, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 14, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, 0xEE, 0xEE) + , MAPSEG_ARRAY_ENT(0x3A, 14, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, 0xEE, 0xEE) + ); +#endif + +#ifdef CONFIG_RTL8821A +static const struct map_t rtl8821a_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 39, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, + 0x04, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00) + ); +#endif + +#ifdef CONFIG_RTL8821C +static const struct map_t rtl8821c_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 54, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, + 0x02, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xEC, 0xFF, 0xFF, 0xFF, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02) + ); +#endif + +#ifdef CONFIG_RTL8710B +static const struct map_t rtl8710b_pg_txpwr_def_info = + MAP_ENT(0xC8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x20, 12, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x20) + ); +#endif + +#ifdef CONFIG_RTL8812A +static const struct map_t rtl8812a_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 82, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, 0xEE, 0xEE, 0xFF, 0xFF, + 0xFF, 0xFF, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, + 0x02, 0xEE, 0xFF, 0xFF, 0xEE, 0xFF, 0x00, 0xEE, 0xFF, 0xFF, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, 0xEE, 0xEE, 0xFF, 0xFF, 0xFF, 0xFF, 0x2A, 0x2A, 0x2A, 0x2A, + 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x02, 0xEE, 0xFF, 0xFF, 0xEE, 0xFF, + 0x00, 0xEE) + ); +#endif + +#ifdef CONFIG_RTL8822B +static const struct map_t rtl8822b_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 82, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, 0xEE, 0xEE, 0xFF, 0xFF, + 0xFF, 0xFF, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, + 0x02, 0xEE, 0xFF, 0xFF, 0xEE, 0xFF, 0xEC, 0xEC, 0xFF, 0xFF, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, 0xEE, 0xEE, 0xFF, 0xFF, 0xFF, 0xFF, 0x2A, 0x2A, 0x2A, 0x2A, + 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x02, 0xEE, 0xFF, 0xFF, 0xEE, 0xFF, + 0xEC, 0xEC) + ); +#endif + +#ifdef CONFIG_RTL8822C +static const struct map_t rtl8822c_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 82, + 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x02, 0x00, 0x00, 0xFF, 0xFF, + 0xFF, 0xFF, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, + 0x02, 0x00, 0xFF, 0xFF, 0x00, 0xFF, 0x00, 0x00, 0xFF, 0xFF, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, + 0x33, 0x33, 0x33, 0x33, 0x33, 0x02, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0x33, 0x33, 0x33, 0x33, + 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x02, 0x00, 0xFF, 0xFF, 0x00, 0xFF, + 0x00, 0x00) + ); +#endif + +/* todo : 8723f don't know default power */ +#ifdef CONFIG_RTL8723F +static const struct map_t rtl8723f_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 82, + 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x02, 0x00, 0x00, 0xFF, 0xFF, + 0xFF, 0xFF, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, + 0x02, 0x00, 0xFF, 0xFF, 0x00, 0xFF, 0x00, 0x00, 0xFF, 0xFF, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, + 0x33, 0x33, 0x33, 0x33, 0x33, 0x02, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0x33, 0x33, 0x33, 0x33, + 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x33, 0x02, 0x00, 0xFF, 0xFF, 0x00, 0xFF, + 0x00, 0x00) + ); +#endif + +#ifdef CONFIG_RTL8814A +static const struct map_t rtl8814a_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 168, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, 0xEE, 0xEE, 0xEE, 0xEE, + 0xEE, 0xEE, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, + 0x02, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0x00, 0xEE, 0xEE, 0xEE, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0x2A, 0x2A, 0x2A, 0x2A, + 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x02, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, + 0x00, 0xEE, 0xEE, 0xEE, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, + 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, + 0x2A, 0x2A, 0x2A, 0x2A, 0x02, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0x00, 0xEE, 0xEE, 0xEE, 0x2D, 0x2D, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, + 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, 0x02, 0xEE, + 0xEE, 0xEE, 0xEE, 0xEE, 0x00, 0xEE, 0xEE, 0xEE) + ); +#endif + +#ifdef CONFIG_RTL8192F/*use 8192F default,no document*/ +static const struct map_t rtl8192f_pg_txpwr_def_info = + MAP_ENT(0xB8, 2, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 14, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, 0xEE, 0xEE) + , MAPSEG_ARRAY_ENT(0x3A, 14, + 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x24, 0xEE, 0xEE) + ); +#endif + +#ifdef CONFIG_RTL8814B +static const struct map_t rtl8814b_pg_txpwr_def_info = + MAP_ENT(0xB8, 1, 0xFF + , MAPSEG_ARRAY_ENT(0x10, 168, + 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x02, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, + 0x02, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xEC, 0xFF, 0xFF, 0xFF, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28, + 0x28, 0x28, 0x28, 0x28, 0x28, 0x02, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF) + ); +#endif + +const struct map_t *hal_pg_txpwr_def_info(_adapter *adapter) +{ + u8 interface_type = 0; + const struct map_t *map = NULL; + + interface_type = rtw_get_intf_type(adapter); + + switch (rtw_get_chip_type(adapter)) { +#ifdef CONFIG_RTL8723B + case RTL8723B: + map = &rtl8723b_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8703B + case RTL8703B: + map = &rtl8703b_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8723D + case RTL8723D: + map = &rtl8723d_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8188E + case RTL8188E: + map = &rtl8188e_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8188F + case RTL8188F: + map = &rtl8188f_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8188GTV + case RTL8188GTV: + map = &rtl8188gtv_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8812A + case RTL8812: + map = &rtl8812a_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8821A + case RTL8821: + map = &rtl8821a_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8192E + case RTL8192E: + map = &rtl8192e_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8814A + case RTL8814A: + map = &rtl8814a_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8822B + case RTL8822B: + map = &rtl8822b_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8821C + case RTL8821C: + map = &rtl8821c_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8710B + case RTL8710B: + map = &rtl8710b_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8192F + case RTL8192F: + map = &rtl8192f_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8822C + case RTL8822C: + map = &rtl8822c_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8814B + case RTL8814B: + map = &rtl8814b_pg_txpwr_def_info; + break; +#endif +#ifdef CONFIG_RTL8723F + case RTL8723F: + map = &rtl8723f_pg_txpwr_def_info; + break; +#endif + } + + if (map == NULL) { + RTW_ERR("%s: unknown chip_type:%u\n" + , __func__, rtw_get_chip_type(adapter)); + rtw_warn_on(1); + } + + return map; +} + +static u8 hal_chk_pg_txpwr_info_2g(_adapter *adapter, TxPowerInfo24G *pwr_info) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 path, group, tx_idx; + + if (pwr_info == NULL || !hal_chk_band_cap(adapter, BAND_CAP_2G)) + return _SUCCESS; + + for (path = 0; path < MAX_RF_PATH; path++) { + if (!HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path)) + continue; + for (group = 0; group < MAX_CHNL_GROUP_24G; group++) { + if (IS_PG_TXPWR_BASE_INVALID(hal_spec, pwr_info->IndexCCK_Base[path][group]) + || IS_PG_TXPWR_BASE_INVALID(hal_spec, pwr_info->IndexBW40_Base[path][group])) + return _FAIL; + } + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + if (tx_idx + 1 > hal_data->max_tx_cnt) + continue; + if (IS_PG_TXPWR_DIFF_INVALID(pwr_info->CCK_Diff[path][tx_idx]) + || IS_PG_TXPWR_DIFF_INVALID(pwr_info->OFDM_Diff[path][tx_idx]) + || IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW20_Diff[path][tx_idx]) + || IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW40_Diff[path][tx_idx])) + return _FAIL; + } + } + + return _SUCCESS; +} + +static u8 hal_chk_pg_txpwr_info_5g(_adapter *adapter, TxPowerInfo5G *pwr_info) +{ +#if CONFIG_IEEE80211_BAND_5GHZ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 path, group, tx_idx; + + if (pwr_info == NULL || !hal_chk_band_cap(adapter, BAND_CAP_5G)) + return _SUCCESS; + + for (path = 0; path < MAX_RF_PATH; path++) { + if (!HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path)) + continue; + for (group = 0; group < MAX_CHNL_GROUP_5G; group++) + if (IS_PG_TXPWR_BASE_INVALID(hal_spec, pwr_info->IndexBW40_Base[path][group])) + return _FAIL; + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + if (tx_idx + 1 > hal_data->max_tx_cnt) + continue; + if (IS_PG_TXPWR_DIFF_INVALID(pwr_info->OFDM_Diff[path][tx_idx]) + || IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW20_Diff[path][tx_idx]) + || IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW40_Diff[path][tx_idx]) + || IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW80_Diff[path][tx_idx]) + || IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW160_Diff[path][tx_idx])) + return _FAIL; + } + } +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + return _SUCCESS; +} + +static inline void hal_init_pg_txpwr_info_2g(_adapter *adapter, TxPowerInfo24G *pwr_info) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 path, group, tx_idx; + + if (pwr_info == NULL) + return; + + _rtw_memset(pwr_info, 0, sizeof(TxPowerInfo24G)); + + /* init with invalid value */ + for (path = 0; path < MAX_RF_PATH; path++) { + for (group = 0; group < MAX_CHNL_GROUP_24G; group++) { + pwr_info->IndexCCK_Base[path][group] = PG_TXPWR_INVALID_BASE; + pwr_info->IndexBW40_Base[path][group] = PG_TXPWR_INVALID_BASE; + } + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + pwr_info->CCK_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + pwr_info->OFDM_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + pwr_info->BW20_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + pwr_info->BW40_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + } + } + + /* init for dummy base and diff */ + for (path = 0; path < MAX_RF_PATH; path++) { + if (!HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path)) + break; + /* 2.4G BW40 base has 1 less group than CCK base*/ + pwr_info->IndexBW40_Base[path][MAX_CHNL_GROUP_24G - 1] = 0; + + /* dummy diff */ + pwr_info->CCK_Diff[path][0] = 0; /* 2.4G CCK-1TX */ + pwr_info->BW40_Diff[path][0] = 0; /* 2.4G BW40-1S */ + } +} + +static inline void hal_init_pg_txpwr_info_5g(_adapter *adapter, TxPowerInfo5G *pwr_info) +{ +#if CONFIG_IEEE80211_BAND_5GHZ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 path, group, tx_idx; + + if (pwr_info == NULL) + return; + + _rtw_memset(pwr_info, 0, sizeof(TxPowerInfo5G)); + + /* init with invalid value */ + for (path = 0; path < MAX_RF_PATH; path++) { + for (group = 0; group < MAX_CHNL_GROUP_5G; group++) + pwr_info->IndexBW40_Base[path][group] = PG_TXPWR_INVALID_BASE; + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + pwr_info->OFDM_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + pwr_info->BW20_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + pwr_info->BW40_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + pwr_info->BW80_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + pwr_info->BW160_Diff[path][tx_idx] = PG_TXPWR_INVALID_DIFF; + } + } + + for (path = 0; path < MAX_RF_PATH; path++) { + if (!HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path)) + break; + /* dummy diff */ + pwr_info->BW40_Diff[path][0] = 0; /* 5G BW40-1S */ + } +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ +} + +#if DBG_PG_TXPWR_READ +#define LOAD_PG_TXPWR_WARN_COND(_txpwr_src) 1 +#else +#define LOAD_PG_TXPWR_WARN_COND(_txpwr_src) (_txpwr_src > PG_TXPWR_SRC_PG_DATA) +#endif + +u16 hal_load_pg_txpwr_info_path_2g( + _adapter *adapter, + TxPowerInfo24G *pwr_info, + u32 path, + u8 txpwr_src, + const struct map_t *txpwr_map, + u16 pg_offset) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u16 offset = pg_offset; + u8 group, tx_idx; + u8 val; + u8 tmp_base; + s8 tmp_diff; + + if (pwr_info == NULL || !hal_chk_band_cap(adapter, BAND_CAP_2G)) { + offset += PG_TXPWR_1PATH_BYTE_NUM_2G; + goto exit; + } + + if (DBG_PG_TXPWR_READ) + RTW_INFO("%s [%c] offset:0x%03x\n", __func__, rf_path_char(path), offset); + + for (group = 0; group < MAX_CHNL_GROUP_24G; group++) { + if (HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path)) { + tmp_base = map_read8(txpwr_map, offset); + if (!IS_PG_TXPWR_BASE_INVALID(hal_spec, tmp_base) + && IS_PG_TXPWR_BASE_INVALID(hal_spec, pwr_info->IndexCCK_Base[path][group]) + ) { + pwr_info->IndexCCK_Base[path][group] = tmp_base; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 2G G%02d CCK-1T base:%u from %s\n", rf_path_char(path), group, tmp_base, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + } + + for (group = 0; group < MAX_CHNL_GROUP_24G - 1; group++) { + if (HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path)) { + tmp_base = map_read8(txpwr_map, offset); + if (!IS_PG_TXPWR_BASE_INVALID(hal_spec, tmp_base) + && IS_PG_TXPWR_BASE_INVALID(hal_spec, pwr_info->IndexBW40_Base[path][group]) + ) { + pwr_info->IndexBW40_Base[path][group] = tmp_base; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 2G G%02d BW40-1S base:%u from %s\n", rf_path_char(path), group, tmp_base, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + } + + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + if (tx_idx == 0) { + if (HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path)) { + val = map_read8(txpwr_map, offset); + tmp_diff = PG_TXPWR_MSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW20_Diff[path][tx_idx]) + ) { + pwr_info->BW20_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 2G BW20-%dS diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + tmp_diff = PG_TXPWR_LSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->OFDM_Diff[path][tx_idx]) + ) { + pwr_info->OFDM_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 2G OFDM-%dT diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + } else { + if (HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path) && tx_idx + 1 <= hal_data->max_tx_cnt) { + val = map_read8(txpwr_map, offset); + tmp_diff = PG_TXPWR_MSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW40_Diff[path][tx_idx]) + ) { + pwr_info->BW40_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 2G BW40-%dS diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + + } + tmp_diff = PG_TXPWR_LSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW20_Diff[path][tx_idx]) + ) { + pwr_info->BW20_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 2G BW20-%dS diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + + if (HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path) && tx_idx + 1 <= hal_data->max_tx_cnt) { + val = map_read8(txpwr_map, offset); + tmp_diff = PG_TXPWR_MSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->OFDM_Diff[path][tx_idx]) + ) { + pwr_info->OFDM_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 2G OFDM-%dT diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + tmp_diff = PG_TXPWR_LSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->CCK_Diff[path][tx_idx]) + ) { + pwr_info->CCK_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 2G CCK-%dT diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + } + } + + if (offset != pg_offset + PG_TXPWR_1PATH_BYTE_NUM_2G) { + RTW_ERR("%s parse %d bytes != %d\n", __func__, offset - pg_offset, PG_TXPWR_1PATH_BYTE_NUM_2G); + rtw_warn_on(1); + } + +exit: + return offset; +} + +u16 hal_load_pg_txpwr_info_path_5g( + _adapter *adapter, + TxPowerInfo5G *pwr_info, + u32 path, + u8 txpwr_src, + const struct map_t *txpwr_map, + u16 pg_offset) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u16 offset = pg_offset; + u8 group, tx_idx; + u8 val; + u8 tmp_base; + s8 tmp_diff; + +#if CONFIG_IEEE80211_BAND_5GHZ + if (pwr_info == NULL || !hal_chk_band_cap(adapter, BAND_CAP_5G)) +#endif + { + offset += PG_TXPWR_1PATH_BYTE_NUM_5G; + goto exit; + } + +#if CONFIG_IEEE80211_BAND_5GHZ + if (DBG_PG_TXPWR_READ) + RTW_INFO("%s[%c] eaddr:0x%03x\n", __func__, rf_path_char(path), offset); + + for (group = 0; group < MAX_CHNL_GROUP_5G; group++) { + if (HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path)) { + tmp_base = map_read8(txpwr_map, offset); + if (!IS_PG_TXPWR_BASE_INVALID(hal_spec, tmp_base) + && IS_PG_TXPWR_BASE_INVALID(hal_spec, pwr_info->IndexBW40_Base[path][group]) + ) { + pwr_info->IndexBW40_Base[path][group] = tmp_base; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G G%02d BW40-1S base:%u from %s\n", rf_path_char(path), group, tmp_base, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + } + + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + if (tx_idx == 0) { + if (HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path)) { + val = map_read8(txpwr_map, offset); + tmp_diff = PG_TXPWR_MSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW20_Diff[path][tx_idx]) + ) { + pwr_info->BW20_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G BW20-%dS diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + tmp_diff = PG_TXPWR_LSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->OFDM_Diff[path][tx_idx]) + ) { + pwr_info->OFDM_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G OFDM-%dT diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + } else { + if (HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path) && tx_idx + 1 <= hal_data->max_tx_cnt) { + val = map_read8(txpwr_map, offset); + tmp_diff = PG_TXPWR_MSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW40_Diff[path][tx_idx]) + ) { + pwr_info->BW40_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G BW40-%dS diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + tmp_diff = PG_TXPWR_LSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW20_Diff[path][tx_idx]) + ) { + pwr_info->BW20_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G BW20-%dS diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + } + } + + /* OFDM diff 2T ~ 3T */ + if (HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path) && hal_data->max_tx_cnt > 1) { + val = map_read8(txpwr_map, offset); + tmp_diff = PG_TXPWR_MSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->OFDM_Diff[path][1]) + ) { + pwr_info->OFDM_Diff[path][1] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G OFDM-%dT diff:%d from %s\n", rf_path_char(path), 2, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + if (hal_data->max_tx_cnt > 2) { + tmp_diff = PG_TXPWR_LSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->OFDM_Diff[path][2]) + ) { + pwr_info->OFDM_Diff[path][2] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G OFDM-%dT diff:%d from %s\n", rf_path_char(path), 3, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + } + } + offset++; + + /* OFDM diff 4T */ + if (HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path) && hal_data->max_tx_cnt > 3) { + val = map_read8(txpwr_map, offset); + tmp_diff = PG_TXPWR_LSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->OFDM_Diff[path][3]) + ) { + pwr_info->OFDM_Diff[path][3] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G OFDM-%dT diff:%d from %s\n", rf_path_char(path), 4, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + if (HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path) && tx_idx + 1 <= hal_data->max_tx_cnt) { + val = map_read8(txpwr_map, offset); + tmp_diff = PG_TXPWR_MSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW80_Diff[path][tx_idx]) + ) { + pwr_info->BW80_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G BW80-%dS diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + tmp_diff = PG_TXPWR_LSB_DIFF_TO_S8BIT(val); + if (!IS_PG_TXPWR_DIFF_INVALID(tmp_diff) + && IS_PG_TXPWR_DIFF_INVALID(pwr_info->BW160_Diff[path][tx_idx]) + ) { + pwr_info->BW160_Diff[path][tx_idx] = tmp_diff; + if (LOAD_PG_TXPWR_WARN_COND(txpwr_src)) + RTW_INFO("[%c] 5G BW160-%dS diff:%d from %s\n", rf_path_char(path), tx_idx + 1, tmp_diff, pg_txpwr_src_str(txpwr_src)); + } + } + offset++; + } + + if (offset != pg_offset + PG_TXPWR_1PATH_BYTE_NUM_5G) { + RTW_ERR("%s parse %d bytes != %d\n", __func__, offset - pg_offset, PG_TXPWR_1PATH_BYTE_NUM_5G); + rtw_warn_on(1); + } + +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + +exit: + return offset; +} + +void hal_load_pg_txpwr_info( + _adapter *adapter, + TxPowerInfo24G *pwr_info_2g, + TxPowerInfo5G *pwr_info_5g, + u8 *pg_data, + BOOLEAN AutoLoadFail +) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 path; + u16 pg_offset; + u8 txpwr_src = PG_TXPWR_SRC_PG_DATA; + struct map_t pg_data_map = MAP_ENT(184, 1, 0xFF, MAPSEG_PTR_ENT(0x00, 184, pg_data)); + const struct map_t *txpwr_map = NULL; + + /* init with invalid value and some dummy base and diff */ + hal_init_pg_txpwr_info_2g(adapter, pwr_info_2g); + hal_init_pg_txpwr_info_5g(adapter, pwr_info_5g); + +select_src: + pg_offset = hal_spec->pg_txpwr_saddr; + + switch (txpwr_src) { + case PG_TXPWR_SRC_PG_DATA: + txpwr_map = &pg_data_map; + break; + case PG_TXPWR_SRC_IC_DEF: + txpwr_map = hal_pg_txpwr_def_info(adapter); + break; + case PG_TXPWR_SRC_DEF: + default: + txpwr_map = &pg_txpwr_def_info; + break; + }; + + if (txpwr_map == NULL) + goto end_parse; + + for (path = 0; path < MAX_RF_PATH ; path++) { + if (!HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path) && !HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path)) + break; + pg_offset = hal_load_pg_txpwr_info_path_2g(adapter, pwr_info_2g, path, txpwr_src, txpwr_map, pg_offset); + pg_offset = hal_load_pg_txpwr_info_path_5g(adapter, pwr_info_5g, path, txpwr_src, txpwr_map, pg_offset); + } + + if (hal_chk_pg_txpwr_info_2g(adapter, pwr_info_2g) == _SUCCESS + && hal_chk_pg_txpwr_info_5g(adapter, pwr_info_5g) == _SUCCESS) + goto exit; + +end_parse: + txpwr_src++; + if (txpwr_src < PG_TXPWR_SRC_NUM) + goto select_src; + + if (hal_chk_pg_txpwr_info_2g(adapter, pwr_info_2g) != _SUCCESS + || hal_chk_pg_txpwr_info_5g(adapter, pwr_info_5g) != _SUCCESS) + rtw_warn_on(1); + +exit: + #if DBG_PG_TXPWR_READ + if (pwr_info_2g) + dump_pg_txpwr_info_2g(RTW_DBGDUMP, pwr_info_2g, 4, 4); + if (pwr_info_5g) + dump_pg_txpwr_info_5g(RTW_DBGDUMP, pwr_info_5g, 4, 4); + #endif + + return; +} +#endif /* CONFIG_TXPWR_PG_WITH_PWR_IDX */ + +#ifdef CONFIG_EFUSE_CONFIG_FILE + +#define EFUSE_POWER_INDEX_INVALID 0xFF + +static u8 _check_phy_efuse_tx_power_info_valid(u8 *pg_data, int chk_len, u16 pg_offset) +{ + int ff_cnt = 0; + int i; + + for (i = 0; i < chk_len; i++) { + if (*(pg_data + pg_offset + i) == 0xFF) + ff_cnt++; + } + + if (ff_cnt == 0) + return _TRUE; + else if (ff_cnt == chk_len) + return _FALSE; + else + return EFUSE_POWER_INDEX_INVALID; +} + +int check_phy_efuse_tx_power_info_valid(_adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 *pg_data = hal_data->efuse_eeprom_data; + u16 pg_offset = hal_spec->pg_txpwr_saddr; + u8 path; + u8 valid_2g_path_bmp = 0; +#if CONFIG_IEEE80211_BAND_5GHZ + u8 valid_5g_path_bmp = 0; +#endif +#ifdef CONFIG_MP_INCLUDED + struct mp_priv *pmp_priv = &adapter->mppriv; + + + if (pmp_priv->efuse_update_file == _TRUE && (rtw_mp_mode_check(adapter))) { + RTW_INFO("%s: To use efuse_update_file !!!\n", __func__); + return _FALSE; + } +#endif + /* NOTE: TSSI offset use the same layout as TXPWR base */ + + for (path = 0; path < MAX_RF_PATH; path++) { + u8 ret = _FALSE; + + if (!HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path) && !HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path)) + break; + + if (HAL_SPEC_CHK_RF_PATH_2G(hal_spec, path)) { + ret = _check_phy_efuse_tx_power_info_valid(pg_data, PG_TXPWR_BASE_BYTE_NUM_2G, pg_offset); + if (ret == _TRUE) + valid_2g_path_bmp |= BIT(path); + else if (ret == EFUSE_POWER_INDEX_INVALID) + return _FALSE; + } + pg_offset += PG_TXPWR_1PATH_BYTE_NUM_2G; + + #if CONFIG_IEEE80211_BAND_5GHZ + if (HAL_SPEC_CHK_RF_PATH_5G(hal_spec, path)) { + ret = _check_phy_efuse_tx_power_info_valid(pg_data, PG_TXPWR_BASE_BYTE_NUM_5G, pg_offset); + if (ret == _TRUE) + valid_5g_path_bmp |= BIT(path); + else if (ret == EFUSE_POWER_INDEX_INVALID) + return _FALSE; + } + #endif + pg_offset += PG_TXPWR_1PATH_BYTE_NUM_5G; + } + + if ((hal_chk_band_cap(adapter, BAND_CAP_2G) && valid_2g_path_bmp) + #if CONFIG_IEEE80211_BAND_5GHZ + || (hal_chk_band_cap(adapter, BAND_CAP_5G) && valid_5g_path_bmp) + #endif + ) + return _TRUE; + + return _FALSE; +} +#endif /* CONFIG_EFUSE_CONFIG_FILE */ + +#ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX +void hal_load_txpwr_info(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 max_tx_cnt = hal_data->max_tx_cnt; + u8 *pg_data = hal_data->efuse_eeprom_data; + TxPowerInfo24G *pwr_info_2g = NULL; + TxPowerInfo5G *pwr_info_5g = NULL; + u8 rfpath, ch_idx, group, tx_idx; + + if (hal_chk_band_cap(adapter, BAND_CAP_2G)) + pwr_info_2g = rtw_vmalloc(sizeof(TxPowerInfo24G)); +#if CONFIG_IEEE80211_BAND_5GHZ + if (hal_chk_band_cap(adapter, BAND_CAP_5G)) + pwr_info_5g = rtw_vmalloc(sizeof(TxPowerInfo5G)); +#endif + + /* load from pg data (or default value) */ + hal_load_pg_txpwr_info(adapter, pwr_info_2g, pwr_info_5g, pg_data, _FALSE); + + /* transform to hal_data */ + for (rfpath = 0; rfpath < MAX_RF_PATH; rfpath++) { + + if (!pwr_info_2g || !HAL_SPEC_CHK_RF_PATH_2G(hal_spec, rfpath)) + goto bypass_2g; + + /* 2.4G base */ + for (ch_idx = 0; ch_idx < CENTER_CH_2G_NUM; ch_idx++) { + u8 cck_group; + + if (rtw_get_ch_group(ch_idx + 1, &group, &cck_group) != BAND_ON_2_4G) + continue; + + hal_data->Index24G_CCK_Base[rfpath][ch_idx] = pwr_info_2g->IndexCCK_Base[rfpath][cck_group]; + hal_data->Index24G_BW40_Base[rfpath][ch_idx] = pwr_info_2g->IndexBW40_Base[rfpath][group]; + } + + /* 2.4G diff */ + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + if (tx_idx + 1 > max_tx_cnt) + break; + + hal_data->CCK_24G_Diff[rfpath][tx_idx] = pwr_info_2g->CCK_Diff[rfpath][tx_idx] * hal_spec->pg_txgi_diff_factor; + hal_data->OFDM_24G_Diff[rfpath][tx_idx] = pwr_info_2g->OFDM_Diff[rfpath][tx_idx] * hal_spec->pg_txgi_diff_factor; + hal_data->BW20_24G_Diff[rfpath][tx_idx] = pwr_info_2g->BW20_Diff[rfpath][tx_idx] * hal_spec->pg_txgi_diff_factor; + hal_data->BW40_24G_Diff[rfpath][tx_idx] = pwr_info_2g->BW40_Diff[rfpath][tx_idx] * hal_spec->pg_txgi_diff_factor; + } +bypass_2g: + ; + +#if CONFIG_IEEE80211_BAND_5GHZ + if (!pwr_info_5g || !HAL_SPEC_CHK_RF_PATH_5G(hal_spec, rfpath)) + goto bypass_5g; + + /* 5G base */ + for (ch_idx = 0; ch_idx < CENTER_CH_5G_ALL_NUM; ch_idx++) { + if (rtw_get_ch_group(center_ch_5g_all[ch_idx], &group, NULL) != BAND_ON_5G) + continue; + hal_data->Index5G_BW40_Base[rfpath][ch_idx] = pwr_info_5g->IndexBW40_Base[rfpath][group]; + } + + for (ch_idx = 0 ; ch_idx < CENTER_CH_5G_80M_NUM; ch_idx++) { + u8 upper, lower; + + if (rtw_get_ch_group(center_ch_5g_80m[ch_idx], &group, NULL) != BAND_ON_5G) + continue; + + upper = pwr_info_5g->IndexBW40_Base[rfpath][group]; + lower = pwr_info_5g->IndexBW40_Base[rfpath][group + 1]; + hal_data->Index5G_BW80_Base[rfpath][ch_idx] = (upper + lower) / 2; + } + + /* 5G diff */ + for (tx_idx = 0; tx_idx < MAX_TX_COUNT; tx_idx++) { + if (tx_idx + 1 > max_tx_cnt) + break; + + hal_data->OFDM_5G_Diff[rfpath][tx_idx] = pwr_info_5g->OFDM_Diff[rfpath][tx_idx] * hal_spec->pg_txgi_diff_factor; + hal_data->BW20_5G_Diff[rfpath][tx_idx] = pwr_info_5g->BW20_Diff[rfpath][tx_idx] * hal_spec->pg_txgi_diff_factor; + hal_data->BW40_5G_Diff[rfpath][tx_idx] = pwr_info_5g->BW40_Diff[rfpath][tx_idx] * hal_spec->pg_txgi_diff_factor; + hal_data->BW80_5G_Diff[rfpath][tx_idx] = pwr_info_5g->BW80_Diff[rfpath][tx_idx] * hal_spec->pg_txgi_diff_factor; + } +bypass_5g: + ; +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + } + + if (pwr_info_2g) + rtw_vmfree(pwr_info_2g, sizeof(TxPowerInfo24G)); + if (pwr_info_5g) + rtw_vmfree(pwr_info_5g, sizeof(TxPowerInfo5G)); +} + +void dump_hal_txpwr_info_2g(void *sel, _adapter *adapter, u8 rfpath_num, u8 max_tx_cnt) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int path, ch_idx, tx_idx; + + RTW_PRINT_SEL(sel, "2.4G\n"); + RTW_PRINT_SEL(sel, "CCK-1T base:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (ch_idx = 0; ch_idx < CENTER_CH_2G_NUM; ch_idx++) + _RTW_PRINT_SEL(sel, "%3d ", center_ch_2g[ch_idx]); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (ch_idx = 0; ch_idx < CENTER_CH_2G_NUM; ch_idx++) + _RTW_PRINT_SEL(sel, "%3u ", hal_data->Index24G_CCK_Base[path][ch_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "CCK diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%dT ", tx_idx + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", hal_data->CCK_24G_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW40-1S base:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (ch_idx = 0; ch_idx < CENTER_CH_2G_NUM; ch_idx++) + _RTW_PRINT_SEL(sel, "%3d ", center_ch_2g[ch_idx]); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (ch_idx = 0; ch_idx < CENTER_CH_2G_NUM; ch_idx++) + _RTW_PRINT_SEL(sel, "%3u ", hal_data->Index24G_BW40_Base[path][ch_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "OFDM diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%dT ", tx_idx + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", hal_data->OFDM_24G_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW20 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%dS ", tx_idx + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", hal_data->BW20_24G_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW40 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%dS ", tx_idx + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", hal_data->BW40_24G_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); +} + +void dump_hal_txpwr_info_5g(void *sel, _adapter *adapter, u8 rfpath_num, u8 max_tx_cnt) +{ +#if CONFIG_IEEE80211_BAND_5GHZ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int path, ch_idx, tx_idx; + u8 dump_section = 0; + u8 ch_idx_s = 0; + + RTW_PRINT_SEL(sel, "5G\n"); + RTW_PRINT_SEL(sel, "BW40-1S base:\n"); + do { + #define DUMP_5G_BW40_BASE_SECTION_NUM 3 + u8 end[DUMP_5G_BW40_BASE_SECTION_NUM] = {64, 144, 177}; + + RTW_PRINT_SEL(sel, "%4s ", ""); + for (ch_idx = ch_idx_s; ch_idx < CENTER_CH_5G_ALL_NUM; ch_idx++) { + _RTW_PRINT_SEL(sel, "%3d ", center_ch_5g_all[ch_idx]); + if (end[dump_section] == center_ch_5g_all[ch_idx]) + break; + } + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (ch_idx = ch_idx_s; ch_idx < CENTER_CH_5G_ALL_NUM; ch_idx++) { + _RTW_PRINT_SEL(sel, "%3u ", hal_data->Index5G_BW40_Base[path][ch_idx]); + if (end[dump_section] == center_ch_5g_all[ch_idx]) + break; + } + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + ch_idx_s = ch_idx + 1; + dump_section++; + if (dump_section >= DUMP_5G_BW40_BASE_SECTION_NUM) + break; + } while (1); + + RTW_PRINT_SEL(sel, "BW80-1S base:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (ch_idx = 0; ch_idx < CENTER_CH_5G_80M_NUM; ch_idx++) + _RTW_PRINT_SEL(sel, "%3d ", center_ch_5g_80m[ch_idx]); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (ch_idx = 0; ch_idx < CENTER_CH_5G_80M_NUM; ch_idx++) + _RTW_PRINT_SEL(sel, "%3u ", hal_data->Index5G_BW80_Base[path][ch_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "OFDM diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%dT ", tx_idx + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", hal_data->OFDM_5G_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW20 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%dS ", tx_idx + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", hal_data->BW20_5G_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW40 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%dS ", tx_idx + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", hal_data->BW40_5G_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); + + RTW_PRINT_SEL(sel, "BW80 diff:\n"); + RTW_PRINT_SEL(sel, "%4s ", ""); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%dS ", tx_idx + 1); + _RTW_PRINT_SEL(sel, "\n"); + for (path = 0; path < MAX_RF_PATH && path < rfpath_num; path++) { + RTW_PRINT_SEL(sel, "[%c]: ", rf_path_char(path)); + for (tx_idx = RF_1TX; tx_idx < MAX_TX_COUNT && tx_idx < max_tx_cnt; tx_idx++) + _RTW_PRINT_SEL(sel, "%2d ", hal_data->BW80_5G_Diff[path][tx_idx]); + _RTW_PRINT_SEL(sel, "\n"); + } + RTW_PRINT_SEL(sel, "\n"); +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ +} +#endif /* CONFIG_TXPWR_PG_WITH_PWR_IDX */ + +/* +* rtw_regsty_get_target_tx_power - +* +* Return dBm or -1 for undefined +*/ +s8 rtw_regsty_get_target_tx_power( + PADAPTER Adapter, + u8 Band, + u8 RfPath, + RATE_SECTION RateSection +) +{ + struct registry_priv *regsty = adapter_to_regsty(Adapter); + s8 value = 0; + + if (RfPath > RF_PATH_D) { + RTW_PRINT("%s invalid RfPath:%d\n", __func__, RfPath); + return -1; + } + + if (Band != BAND_ON_2_4G + #if CONFIG_IEEE80211_BAND_5GHZ + && Band != BAND_ON_5G + #endif + ) { + RTW_PRINT("%s invalid Band:%d\n", __func__, Band); + return -1; + } + + if (RateSection >= RATE_SECTION_NUM + #if CONFIG_IEEE80211_BAND_5GHZ + || (Band == BAND_ON_5G && RateSection == CCK) + #endif + ) { + RTW_PRINT("%s invalid RateSection:%d in Band:%d, RfPath:%d\n", __func__ + , RateSection, Band, RfPath); + return -1; + } + + if (Band == BAND_ON_2_4G) + value = regsty->target_tx_pwr_2g[RfPath][RateSection]; +#if CONFIG_IEEE80211_BAND_5GHZ + else /* BAND_ON_5G */ + value = regsty->target_tx_pwr_5g[RfPath][RateSection - 1]; +#endif + + return value; +} + +bool rtw_regsty_chk_target_tx_power_valid(_adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + int path, tx_num, band, rs; + s8 target; + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) { + if (!hal_is_band_support(adapter, band)) + continue; + + for (path = 0; path < RF_PATH_MAX; path++) { + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + break; + + for (rs = 0; rs < RATE_SECTION_NUM; rs++) { + tx_num = rate_section_to_tx_num(rs); + if (tx_num + 1 > GET_HAL_TX_NSS(adapter)) + continue; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + continue; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + continue; + + target = rtw_regsty_get_target_tx_power(adapter, band, path, rs); + if (target == -1) { + RTW_PRINT("%s return _FALSE for band:%d, path:%d, rs:%d, t:%d\n", __func__, band, path, rs, target); + return _FALSE; + } + } + } + } + + return _TRUE; +} + +/* +* phy_get_target_txpwr - +* +* Return value in unit of TX Gain Index +*/ +u8 phy_get_target_txpwr( + PADAPTER Adapter, + u8 Band, + u8 RfPath, + RATE_SECTION RateSection +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + u8 value = 0; + + if (RfPath > RF_PATH_D) { + RTW_PRINT("%s invalid RfPath:%d\n", __func__, RfPath); + return 0; + } + + if (Band != BAND_ON_2_4G && Band != BAND_ON_5G) { + RTW_PRINT("%s invalid Band:%d\n", __func__, Band); + return 0; + } + + if (RateSection >= RATE_SECTION_NUM + || (Band == BAND_ON_5G && RateSection == CCK) + ) { + RTW_PRINT("%s invalid RateSection:%d in Band:%d, RfPath:%d\n", __func__ + , RateSection, Band, RfPath); + return 0; + } + + if (Band == BAND_ON_2_4G) + value = pHalData->target_txpwr_2g[RfPath][RateSection]; + else if (Band == BAND_ON_5G) + value = pHalData->target_txpwr_5g[RfPath][RateSection - 1]; + + return value; +} + +static void phy_set_target_txpwr( + PADAPTER Adapter, + u8 Band, + u8 RfPath, + RATE_SECTION RateSection, + u8 Value +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + + if (RfPath > RF_PATH_D) { + RTW_PRINT("%s invalid RfPath:%d\n", __func__, RfPath); + return; + } + + if (Band != BAND_ON_2_4G && Band != BAND_ON_5G) { + RTW_PRINT("%s invalid Band:%d\n", __func__, Band); + return; + } + + if (RateSection >= RATE_SECTION_NUM + || (Band == BAND_ON_5G && RateSection == CCK) + ) { + RTW_PRINT("%s invalid RateSection:%d in %sG, RfPath:%d\n", __func__ + , RateSection, (Band == BAND_ON_2_4G) ? "2.4" : "5", RfPath); + return; + } + + if (Band == BAND_ON_2_4G) + pHalData->target_txpwr_2g[RfPath][RateSection] = Value; + else /* BAND_ON_5G */ + pHalData->target_txpwr_5g[RfPath][RateSection - 1] = Value; +} + +static inline BOOLEAN phy_is_txpwr_by_rate_undefined_of_band_path(_adapter *adapter, u8 band, u8 path) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 rate_idx = 0; + + for (rate_idx = 0; rate_idx < TX_PWR_BY_RATE_NUM_RATE; rate_idx++) { + if (hal_data->TxPwrByRate[band][path][rate_idx] != hal_spec->txgi_max) + goto exit; + } + +exit: + return rate_idx >= TX_PWR_BY_RATE_NUM_RATE ? _TRUE : _FALSE; +} + +static inline void phy_txpwr_by_rate_duplicate_band_path(_adapter *adapter, u8 band, u8 s_path, u8 t_path) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 rate_idx = 0; + + for (rate_idx = 0; rate_idx < TX_PWR_BY_RATE_NUM_RATE; rate_idx++) + hal_data->TxPwrByRate[band][t_path][rate_idx] = hal_data->TxPwrByRate[band][s_path][rate_idx]; +} + +static void phy_txpwr_by_rate_chk_for_path_dup(_adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 band, path; + s8 src_path; + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) + for (path = RF_PATH_A; path < RF_PATH_MAX; path++) + hal_data->txpwr_by_rate_undefined_band_path[band][path] = 0; + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) { + if (!hal_is_band_support(adapter, band)) + continue; + + for (path = RF_PATH_A; path < RF_PATH_MAX; path++) { + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + continue; + + if (phy_is_txpwr_by_rate_undefined_of_band_path(adapter, band, path)) + hal_data->txpwr_by_rate_undefined_band_path[band][path] = 1; + } + } + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) { + if (!hal_is_band_support(adapter, band)) + continue; + + src_path = -1; + for (path = RF_PATH_A; path < RF_PATH_MAX; path++) { + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + continue; + + /* find src */ + if (src_path == -1 && hal_data->txpwr_by_rate_undefined_band_path[band][path] == 0) + src_path = path; + } + + if (src_path == -1) { + RTW_ERR("%s all power by rate undefined\n", __func__); + continue; + } + + for (path = RF_PATH_A; path < RF_PATH_MAX; path++) { + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + continue; + + /* duplicate src to undefined one */ + if (hal_data->txpwr_by_rate_undefined_band_path[band][path] == 1) { + RTW_INFO("%s duplicate %s [%c] to [%c]\n", __func__ + , band_str(band), rf_path_char(src_path), rf_path_char(path)); + phy_txpwr_by_rate_duplicate_band_path(adapter, band, src_path, path); + } + } + } +} + +static s8 _phy_get_txpwr_by_rate(_adapter *adapter + , BAND_TYPE band, enum rf_path rfpath, enum MGN_RATE rate); + +void phy_store_target_tx_power(PADAPTER pAdapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(pAdapter); + struct registry_priv *regsty = adapter_to_regsty(pAdapter); + + u8 band, path, rs, tx_num, base; + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) { + if (!hal_is_band_support(pAdapter, band)) + continue; + + for (path = RF_PATH_A; path < RF_PATH_MAX; path++) { + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + break; + + for (rs = 0; rs < RATE_SECTION_NUM; rs++) { + tx_num = rate_section_to_tx_num(rs); + if (tx_num + 1 > GET_HAL_TX_NSS(pAdapter)) + continue; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + continue; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) + continue; + + if (regsty->target_tx_pwr_valid == _TRUE) + base = hal_spec->txgi_pdbm * rtw_regsty_get_target_tx_power(pAdapter, band, path, rs); + else + base = _phy_get_txpwr_by_rate(pAdapter, band, path, rate_sec_base[rs]); + phy_set_target_txpwr(pAdapter, band, path, rs, base); + } + } + } +} + +static u8 get_val_from_dhex(u32 dhex, u8 i) +{ + return (((dhex >> (i * 8 + 4)) & 0xF)) * 10 + ((dhex >> (i * 8)) & 0xF); +} + +static u8 get_val_from_hex(u32 hex, u8 i) +{ + return (hex >> (i * 8)) & 0xFF; +} + +void +PHY_GetRateValuesOfTxPowerByRate( + PADAPTER pAdapter, + u32 RegAddr, + u32 BitMask, + u32 Value, + u8 *Rate, + s8 *PwrByRateVal, + u8 *RateNum +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + u8 i = 0; + u8 (*get_val)(u32, u8); + + if (pDM_Odm->phy_reg_pg_version == 1) + get_val = get_val_from_dhex; + else + get_val = get_val_from_hex; + + switch (RegAddr) { + case rTxAGC_A_Rate18_06: + case rTxAGC_B_Rate18_06: + Rate[0] = MGN_6M; + Rate[1] = MGN_9M; + Rate[2] = MGN_12M; + Rate[3] = MGN_18M; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case rTxAGC_A_Rate54_24: + case rTxAGC_B_Rate54_24: + Rate[0] = MGN_24M; + Rate[1] = MGN_36M; + Rate[2] = MGN_48M; + Rate[3] = MGN_54M; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case rTxAGC_A_CCK1_Mcs32: + Rate[0] = MGN_1M; + PwrByRateVal[0] = (s8)get_val(Value, 1); + *RateNum = 1; + break; + + case rTxAGC_B_CCK11_A_CCK2_11: + if (BitMask == 0xffffff00) { + Rate[0] = MGN_2M; + Rate[1] = MGN_5_5M; + Rate[2] = MGN_11M; + for (i = 1; i < 4; ++i) + PwrByRateVal[i - 1] = (s8)get_val(Value, i); + *RateNum = 3; + } else if (BitMask == 0x000000ff) { + Rate[0] = MGN_11M; + PwrByRateVal[0] = (s8)get_val(Value, 0); + *RateNum = 1; + } + break; + + case rTxAGC_A_Mcs03_Mcs00: + case rTxAGC_B_Mcs03_Mcs00: + Rate[0] = MGN_MCS0; + Rate[1] = MGN_MCS1; + Rate[2] = MGN_MCS2; + Rate[3] = MGN_MCS3; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case rTxAGC_A_Mcs07_Mcs04: + case rTxAGC_B_Mcs07_Mcs04: + Rate[0] = MGN_MCS4; + Rate[1] = MGN_MCS5; + Rate[2] = MGN_MCS6; + Rate[3] = MGN_MCS7; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case rTxAGC_A_Mcs11_Mcs08: + case rTxAGC_B_Mcs11_Mcs08: + Rate[0] = MGN_MCS8; + Rate[1] = MGN_MCS9; + Rate[2] = MGN_MCS10; + Rate[3] = MGN_MCS11; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case rTxAGC_A_Mcs15_Mcs12: + case rTxAGC_B_Mcs15_Mcs12: + Rate[0] = MGN_MCS12; + Rate[1] = MGN_MCS13; + Rate[2] = MGN_MCS14; + Rate[3] = MGN_MCS15; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case rTxAGC_B_CCK1_55_Mcs32: + Rate[0] = MGN_1M; + Rate[1] = MGN_2M; + Rate[2] = MGN_5_5M; + for (i = 1; i < 4; ++i) + PwrByRateVal[i - 1] = (s8)get_val(Value, i); + *RateNum = 3; + break; + + case 0xC20: + case 0xE20: + case 0x1820: + case 0x1a20: + Rate[0] = MGN_1M; + Rate[1] = MGN_2M; + Rate[2] = MGN_5_5M; + Rate[3] = MGN_11M; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC24: + case 0xE24: + case 0x1824: + case 0x1a24: + Rate[0] = MGN_6M; + Rate[1] = MGN_9M; + Rate[2] = MGN_12M; + Rate[3] = MGN_18M; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC28: + case 0xE28: + case 0x1828: + case 0x1a28: + Rate[0] = MGN_24M; + Rate[1] = MGN_36M; + Rate[2] = MGN_48M; + Rate[3] = MGN_54M; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC2C: + case 0xE2C: + case 0x182C: + case 0x1a2C: + Rate[0] = MGN_MCS0; + Rate[1] = MGN_MCS1; + Rate[2] = MGN_MCS2; + Rate[3] = MGN_MCS3; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC30: + case 0xE30: + case 0x1830: + case 0x1a30: + Rate[0] = MGN_MCS4; + Rate[1] = MGN_MCS5; + Rate[2] = MGN_MCS6; + Rate[3] = MGN_MCS7; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC34: + case 0xE34: + case 0x1834: + case 0x1a34: + Rate[0] = MGN_MCS8; + Rate[1] = MGN_MCS9; + Rate[2] = MGN_MCS10; + Rate[3] = MGN_MCS11; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC38: + case 0xE38: + case 0x1838: + case 0x1a38: + Rate[0] = MGN_MCS12; + Rate[1] = MGN_MCS13; + Rate[2] = MGN_MCS14; + Rate[3] = MGN_MCS15; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC3C: + case 0xE3C: + case 0x183C: + case 0x1a3C: + Rate[0] = MGN_VHT1SS_MCS0; + Rate[1] = MGN_VHT1SS_MCS1; + Rate[2] = MGN_VHT1SS_MCS2; + Rate[3] = MGN_VHT1SS_MCS3; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC40: + case 0xE40: + case 0x1840: + case 0x1a40: + Rate[0] = MGN_VHT1SS_MCS4; + Rate[1] = MGN_VHT1SS_MCS5; + Rate[2] = MGN_VHT1SS_MCS6; + Rate[3] = MGN_VHT1SS_MCS7; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC44: + case 0xE44: + case 0x1844: + case 0x1a44: + Rate[0] = MGN_VHT1SS_MCS8; + Rate[1] = MGN_VHT1SS_MCS9; + Rate[2] = MGN_VHT2SS_MCS0; + Rate[3] = MGN_VHT2SS_MCS1; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC48: + case 0xE48: + case 0x1848: + case 0x1a48: + Rate[0] = MGN_VHT2SS_MCS2; + Rate[1] = MGN_VHT2SS_MCS3; + Rate[2] = MGN_VHT2SS_MCS4; + Rate[3] = MGN_VHT2SS_MCS5; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xC4C: + case 0xE4C: + case 0x184C: + case 0x1a4C: + Rate[0] = MGN_VHT2SS_MCS6; + Rate[1] = MGN_VHT2SS_MCS7; + Rate[2] = MGN_VHT2SS_MCS8; + Rate[3] = MGN_VHT2SS_MCS9; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xCD8: + case 0xED8: + case 0x18D8: + case 0x1aD8: + Rate[0] = MGN_MCS16; + Rate[1] = MGN_MCS17; + Rate[2] = MGN_MCS18; + Rate[3] = MGN_MCS19; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xCDC: + case 0xEDC: + case 0x18DC: + case 0x1aDC: + Rate[0] = MGN_MCS20; + Rate[1] = MGN_MCS21; + Rate[2] = MGN_MCS22; + Rate[3] = MGN_MCS23; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0x3a24: /* HT MCS24-27 */ + Rate[0] = MGN_MCS24; + Rate[1] = MGN_MCS25; + Rate[2] = MGN_MCS26; + Rate[3] = MGN_MCS27; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0x3a28: /* HT MCS28-31 */ + Rate[0] = MGN_MCS28; + Rate[1] = MGN_MCS29; + Rate[2] = MGN_MCS30; + Rate[3] = MGN_MCS31; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xCE0: + case 0xEE0: + case 0x18E0: + case 0x1aE0: + Rate[0] = MGN_VHT3SS_MCS0; + Rate[1] = MGN_VHT3SS_MCS1; + Rate[2] = MGN_VHT3SS_MCS2; + Rate[3] = MGN_VHT3SS_MCS3; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xCE4: + case 0xEE4: + case 0x18E4: + case 0x1aE4: + Rate[0] = MGN_VHT3SS_MCS4; + Rate[1] = MGN_VHT3SS_MCS5; + Rate[2] = MGN_VHT3SS_MCS6; + Rate[3] = MGN_VHT3SS_MCS7; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0xCE8: + case 0xEE8: + case 0x18E8: + case 0x1aE8: + case 0x3a48: + Rate[0] = MGN_VHT3SS_MCS8; + Rate[1] = MGN_VHT3SS_MCS9; + Rate[2] = MGN_VHT4SS_MCS0; + Rate[3] = MGN_VHT4SS_MCS1; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0x3a4c: + Rate[0] = MGN_VHT4SS_MCS2; + Rate[1] = MGN_VHT4SS_MCS3; + Rate[2] = MGN_VHT4SS_MCS4; + Rate[3] = MGN_VHT4SS_MCS5; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + case 0x3a50: + Rate[0] = MGN_VHT4SS_MCS6; + Rate[1] = MGN_VHT4SS_MCS7; + Rate[2] = MGN_VHT4SS_MCS8; + Rate[3] = MGN_VHT4SS_MCS9; + for (i = 0; i < 4; ++i) + PwrByRateVal[i] = (s8)get_val(Value, i); + *RateNum = 4; + break; + + default: + RTW_PRINT("Invalid RegAddr 0x%x in %s()\n", RegAddr, __func__); + break; + }; +} + +void +PHY_StoreTxPowerByRateNew( + PADAPTER pAdapter, + u32 Band, + u32 RfPath, + u32 RegAddr, + u32 BitMask, + u32 Data +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + u8 i = 0, rates[4] = {0}, rateNum = 0; + s8 PwrByRateVal[4] = {0}; + + PHY_GetRateValuesOfTxPowerByRate(pAdapter, RegAddr, BitMask, Data, rates, PwrByRateVal, &rateNum); + + if (Band != BAND_ON_2_4G && Band != BAND_ON_5G) { + RTW_PRINT("Invalid Band %d\n", Band); + return; + } + + if (RfPath > RF_PATH_D) { + RTW_PRINT("Invalid RfPath %d\n", RfPath); + return; + } + + for (i = 0; i < rateNum; ++i) { + u8 rate_idx = phy_get_rate_idx_of_txpwr_by_rate(rates[i]); + + pHalData->TxPwrByRate[Band][RfPath][rate_idx] = PwrByRateVal[i]; + } +} + +void +PHY_InitTxPowerByRate( + PADAPTER pAdapter +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(pAdapter); + u8 band = 0, rfPath = 0, rate = 0; + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; ++band) + for (rfPath = 0; rfPath < TX_PWR_BY_RATE_NUM_RF; ++rfPath) + for (rate = 0; rate < TX_PWR_BY_RATE_NUM_RATE; ++rate) + pHalData->TxPwrByRate[band][rfPath][rate] = hal_spec->txgi_max; +} + +void +phy_store_tx_power_by_rate( + PADAPTER pAdapter, + u32 Band, + u32 RfPath, + u32 TxNum, + u32 RegAddr, + u32 BitMask, + u32 Data +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + + if (pDM_Odm->phy_reg_pg_version > 0) + PHY_StoreTxPowerByRateNew(pAdapter, Band, RfPath, RegAddr, BitMask, Data); + else + RTW_INFO("Invalid PHY_REG_PG.txt version %d\n", pDM_Odm->phy_reg_pg_version); + +} + +/* + * This function must be called if the value in the PHY_REG_PG.txt(or header) + * is exact dBm values + */ +void +PHY_TxPowerByRateConfiguration( + PADAPTER pAdapter +) +{ + phy_txpwr_by_rate_chk_for_path_dup(pAdapter); + phy_store_target_tx_power(pAdapter); +} + +#ifdef CONFIG_FW_OFFLOAD_SET_TXPWR_IDX +extern bool phy_set_txpwr_idx_offload(_adapter *adapter); +#endif + +void +phy_set_tx_power_index_by_rate_section( + PADAPTER pAdapter, + enum rf_path RFPath, + u8 Channel, + u8 rs +) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(pAdapter); + u8 band = hal_data->current_band_type; + u8 bw = hal_data->current_channel_bw; + u32 powerIndex = 0; + int i = 0; + + if (rs >= RATE_SECTION_NUM) { + RTW_INFO("Invalid RateSection %d in %s", rs, __func__); + rtw_warn_on(1); + goto exit; + } + + if (rs == CCK && bw != BAND_ON_2_4G) + goto exit; + + for (i = 0; i < rates_by_sections[rs].rate_num; ++i) { +#if DBG_TX_POWER_IDX + struct txpwr_idx_comp tic; + + powerIndex = rtw_hal_get_tx_power_index(pAdapter, RFPath + , rs, rates_by_sections[rs].rates[i], bw, band, Channel, 0, &tic); + dump_tx_power_index_inline(RTW_DBGDUMP, pAdapter, RFPath, bw, Channel + , rates_by_sections[rs].rates[i], powerIndex, &tic); +#else + powerIndex = phy_get_tx_power_index_ex(pAdapter, RFPath + , rs, rates_by_sections[rs].rates[i], bw, band, Channel, 0); +#endif + PHY_SetTxPowerIndex(pAdapter, powerIndex, RFPath, rates_by_sections[rs].rates[i]); + } + +#ifdef CONFIG_FW_OFFLOAD_SET_TXPWR_IDX + if (!hal_data->set_entire_txpwr + && phy_set_txpwr_idx_offload(pAdapter)) + rtw_hal_set_txpwr_done(pAdapter); +#endif + +exit: + return; +} + +bool phy_get_ch_idx(u8 ch, u8 *ch_idx) +{ + u8 i = 0; + BOOLEAN bIn24G = _TRUE; + + if (ch > 0 && ch <= 14) { + bIn24G = _TRUE; + *ch_idx = ch - 1; + } else { + bIn24G = _FALSE; + + for (i = 0; i < CENTER_CH_5G_ALL_NUM; ++i) { + if (center_ch_5g_all[i] == ch) { + *ch_idx = i; + break; + } + } + } + + return bIn24G; +} + +bool phy_chk_ch_setting_consistency(_adapter *adapter, u8 ch) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 ch_idx = 0xFF; + u8 ret = _FAIL; + + phy_get_ch_idx(ch, &ch_idx); + if (ch_idx == 0xFF) { + rtw_warn_on(1); + goto exit; + } + + if (ch != hal_data->current_channel) { + rtw_warn_on(1); + goto exit; + } + + if (ch <= 14) { + if (hal_data->current_band_type != BAND_ON_2_4G) { + rtw_warn_on(1); + goto exit; + } + if (hal_data->current_channel_bw > CHANNEL_WIDTH_40) { + rtw_warn_on(1); + goto exit; + } + } + if (ch > 14) { + if (hal_data->current_band_type != BAND_ON_5G) { + rtw_warn_on(1); + goto exit; + } + if (hal_data->current_channel_bw > CHANNEL_WIDTH_160) { + rtw_warn_on(1); + goto exit; + } + } + + ret = _SUCCESS; + +exit: + if (ret != _SUCCESS) + RTW_WARN("ch:%u, hal band:%u, ch:%u, bw:%u\n", ch + , hal_data->current_band_type, hal_data->current_channel, hal_data->current_channel_bw); + + return ret; +} + +#ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX +u8 phy_get_pg_txpwr_idx(_adapter *pAdapter + , enum rf_path RFPath, RATE_SECTION rs, u8 ntx_idx + , enum channel_width BandWidth, u8 band, u8 Channel) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + u8 i; + u8 txPower = 0; + u8 chnlIdx = (Channel - 1); + + if (HAL_IsLegalChannel(pAdapter, Channel) == _FALSE) { + chnlIdx = 0; + RTW_INFO("Illegal channel!!\n"); + } + + phy_get_ch_idx(Channel, &chnlIdx); + + if (0) + RTW_INFO("[%s] Channel Index: %d\n", band_str(band), chnlIdx); + + if (band == BAND_ON_2_4G) { + if (IS_CCK_RATE_SECTION(rs)) { + /* CCK-nTX */ + txPower = pHalData->Index24G_CCK_Base[RFPath][chnlIdx]; + txPower += pHalData->CCK_24G_Diff[RFPath][RF_1TX]; + if (ntx_idx >= RF_2TX) + txPower += pHalData->CCK_24G_Diff[RFPath][RF_2TX]; + if (ntx_idx >= RF_3TX) + txPower += pHalData->CCK_24G_Diff[RFPath][RF_3TX]; + if (ntx_idx >= RF_4TX) + txPower += pHalData->CCK_24G_Diff[RFPath][RF_4TX]; + goto exit; + } + + txPower = pHalData->Index24G_BW40_Base[RFPath][chnlIdx]; + + /* OFDM-nTX */ + if (IS_OFDM_RATE_SECTION(rs)) { + txPower += pHalData->OFDM_24G_Diff[RFPath][RF_1TX]; + if (ntx_idx >= RF_2TX) + txPower += pHalData->OFDM_24G_Diff[RFPath][RF_2TX]; + if (ntx_idx >= RF_3TX) + txPower += pHalData->OFDM_24G_Diff[RFPath][RF_3TX]; + if (ntx_idx >= RF_4TX) + txPower += pHalData->OFDM_24G_Diff[RFPath][RF_4TX]; + goto exit; + } + + /* BW20-nS */ + if (BandWidth == CHANNEL_WIDTH_20) { + txPower += pHalData->BW20_24G_Diff[RFPath][RF_1TX]; + if (rate_section_to_tx_num(rs) >= RF_2TX) + txPower += pHalData->BW20_24G_Diff[RFPath][RF_2TX]; + if (rate_section_to_tx_num(rs) >= RF_3TX) + txPower += pHalData->BW20_24G_Diff[RFPath][RF_3TX]; + if (rate_section_to_tx_num(rs) >= RF_4TX) + txPower += pHalData->BW20_24G_Diff[RFPath][RF_4TX]; + goto exit; + } + + /* BW40-nS */ + if (BandWidth == CHANNEL_WIDTH_40 + /* Willis suggest adopt BW 40M power index while in BW 80 mode */ + || BandWidth == CHANNEL_WIDTH_80 + ) { + txPower += pHalData->BW40_24G_Diff[RFPath][RF_1TX]; + if (rate_section_to_tx_num(rs) >= RF_2TX) + txPower += pHalData->BW40_24G_Diff[RFPath][RF_2TX]; + if (rate_section_to_tx_num(rs) >= RF_3TX) + txPower += pHalData->BW40_24G_Diff[RFPath][RF_3TX]; + if (rate_section_to_tx_num(rs) >= RF_4TX) + txPower += pHalData->BW40_24G_Diff[RFPath][RF_4TX]; + goto exit; + } + } +#if CONFIG_IEEE80211_BAND_5GHZ + else if (band == BAND_ON_5G) { + if (IS_CCK_RATE_SECTION(rs)) { + RTW_WARN("===>%s: INVALID, CCK on 5G\n", __func__); + goto exit; + } + + txPower = pHalData->Index5G_BW40_Base[RFPath][chnlIdx]; + + /* OFDM-nTX */ + if (IS_OFDM_RATE_SECTION(rs)) { + txPower += pHalData->OFDM_5G_Diff[RFPath][RF_1TX]; + if (ntx_idx >= RF_2TX) + txPower += pHalData->OFDM_5G_Diff[RFPath][RF_2TX]; + if (ntx_idx >= RF_3TX) + txPower += pHalData->OFDM_5G_Diff[RFPath][RF_3TX]; + if (ntx_idx >= RF_4TX) + txPower += pHalData->OFDM_5G_Diff[RFPath][RF_4TX]; + goto exit; + } + + /* BW20-nS */ + if (BandWidth == CHANNEL_WIDTH_20) { + txPower += pHalData->BW20_5G_Diff[RFPath][RF_1TX]; + if (rate_section_to_tx_num(rs) >= RF_2TX) + txPower += pHalData->BW20_5G_Diff[RFPath][RF_2TX]; + if (rate_section_to_tx_num(rs) >= RF_3TX) + txPower += pHalData->BW20_5G_Diff[RFPath][RF_3TX]; + if (rate_section_to_tx_num(rs) >= RF_4TX) + txPower += pHalData->BW20_5G_Diff[RFPath][RF_4TX]; + goto exit; + } + + /* BW40-nS */ + if (BandWidth == CHANNEL_WIDTH_40) { + txPower += pHalData->BW40_5G_Diff[RFPath][RF_1TX]; + if (rate_section_to_tx_num(rs) >= RF_2TX) + txPower += pHalData->BW40_5G_Diff[RFPath][RF_2TX]; + if (rate_section_to_tx_num(rs) >= RF_3TX) + txPower += pHalData->BW40_5G_Diff[RFPath][RF_3TX]; + if (rate_section_to_tx_num(rs) >= RF_4TX) + txPower += pHalData->BW40_5G_Diff[RFPath][RF_4TX]; + goto exit; + } + + /* BW80-nS */ + if (BandWidth == CHANNEL_WIDTH_80) { + /* get 80MHz cch index */ + for (i = 0; i < CENTER_CH_5G_80M_NUM; ++i) { + if (center_ch_5g_80m[i] == Channel) { + chnlIdx = i; + break; + } + } + if (i >= CENTER_CH_5G_80M_NUM) { + #ifdef CONFIG_MP_INCLUDED + if (rtw_mp_mode_check(pAdapter) == _FALSE) + #endif + rtw_warn_on(1); + txPower = 0; + goto exit; + } + + txPower = pHalData->Index5G_BW80_Base[RFPath][chnlIdx]; + + txPower += + pHalData->BW80_5G_Diff[RFPath][RF_1TX]; + if (rate_section_to_tx_num(rs) >= RF_2TX) + txPower += pHalData->BW80_5G_Diff[RFPath][RF_2TX]; + if (rate_section_to_tx_num(rs) >= RF_3TX) + txPower += pHalData->BW80_5G_Diff[RFPath][RF_3TX]; + if (rate_section_to_tx_num(rs) >= RF_4TX) + txPower += pHalData->BW80_5G_Diff[RFPath][RF_4TX]; + goto exit; + } + + /* TODO: BW160-nS */ + rtw_warn_on(1); + } +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + +exit: + return txPower; +} +#endif /* CONFIG_TXPWR_PG_WITH_PWR_IDX */ + +s8 +PHY_GetTxPowerTrackingOffset( + PADAPTER pAdapter, + enum rf_path RFPath, + u8 Rate +) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(pAdapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + s8 offset = 0; + + if (pDM_Odm->rf_calibrate_info.txpowertrack_control == _FALSE) + return offset; + + if ((Rate == MGN_1M) || (Rate == MGN_2M) || (Rate == MGN_5_5M) || (Rate == MGN_11M)) { + offset = pDM_Odm->rf_calibrate_info.remnant_cck_swing_idx; + /*RTW_INFO("+Remnant_CCKSwingIdx = 0x%x\n", RFPath, Rate, pRFCalibrateInfo->Remnant_CCKSwingIdx);*/ + } else { + offset = pDM_Odm->rf_calibrate_info.remnant_ofdm_swing_idx[RFPath]; + /*RTW_INFO("+Remanant_OFDMSwingIdx[RFPath %u][Rate 0x%x] = 0x%x\n", RFPath, Rate, pRFCalibrateInfo->Remnant_OFDMSwingIdx[RFPath]); */ + + } + + return offset; +} + +static const u8 _phy_get_rate_idx_of_txpwr_by_rate[MGN_UNKNOWN] = { + [MGN_1M] = 0, + [MGN_2M] = 1, + [MGN_5_5M] = 2, + [MGN_11M] = 3, + [MGN_6M] = 4, + [MGN_9M] = 5, + [MGN_12M] = 6, + [MGN_18M] = 7, + [MGN_24M] = 8, + [MGN_36M] = 9, + [MGN_48M] = 10, + [MGN_54M] = 11, + [MGN_MCS0] = 12, + [MGN_MCS1] = 13, + [MGN_MCS2] = 14, + [MGN_MCS3] = 15, + [MGN_MCS4] = 16, + [MGN_MCS5] = 17, + [MGN_MCS6] = 18, + [MGN_MCS7] = 19, + [MGN_MCS8] = 20, + [MGN_MCS9] = 21, + [MGN_MCS10] = 22, + [MGN_MCS11] = 23, + [MGN_MCS12] = 24, + [MGN_MCS13] = 25, + [MGN_MCS14] = 26, + [MGN_MCS15] = 27, + [MGN_MCS16] = 28, + [MGN_MCS17] = 29, + [MGN_MCS18] = 30, + [MGN_MCS19] = 31, + [MGN_MCS20] = 32, + [MGN_MCS21] = 33, + [MGN_MCS22] = 34, + [MGN_MCS23] = 35, + [MGN_MCS24] = 36, + [MGN_MCS25] = 37, + [MGN_MCS26] = 38, + [MGN_MCS27] = 39, + [MGN_MCS28] = 40, + [MGN_MCS29] = 41, + [MGN_MCS30] = 42, + [MGN_MCS31] = 43, + [MGN_VHT1SS_MCS0] = 44, + [MGN_VHT1SS_MCS1] = 45, + [MGN_VHT1SS_MCS2] = 46, + [MGN_VHT1SS_MCS3] = 47, + [MGN_VHT1SS_MCS4] = 48, + [MGN_VHT1SS_MCS5] = 49, + [MGN_VHT1SS_MCS6] = 50, + [MGN_VHT1SS_MCS7] = 51, + [MGN_VHT1SS_MCS8] = 52, + [MGN_VHT1SS_MCS9] = 53, + [MGN_VHT2SS_MCS0] = 54, + [MGN_VHT2SS_MCS1] = 55, + [MGN_VHT2SS_MCS2] = 56, + [MGN_VHT2SS_MCS3] = 57, + [MGN_VHT2SS_MCS4] = 58, + [MGN_VHT2SS_MCS5] = 59, + [MGN_VHT2SS_MCS6] = 60, + [MGN_VHT2SS_MCS7] = 61, + [MGN_VHT2SS_MCS8] = 62, + [MGN_VHT2SS_MCS9] = 63, + [MGN_VHT3SS_MCS0] = 64, + [MGN_VHT3SS_MCS1] = 65, + [MGN_VHT3SS_MCS2] = 66, + [MGN_VHT3SS_MCS3] = 67, + [MGN_VHT3SS_MCS4] = 68, + [MGN_VHT3SS_MCS5] = 69, + [MGN_VHT3SS_MCS6] = 70, + [MGN_VHT3SS_MCS7] = 71, + [MGN_VHT3SS_MCS8] = 72, + [MGN_VHT3SS_MCS9] = 73, + [MGN_VHT4SS_MCS0] = 74, + [MGN_VHT4SS_MCS1] = 75, + [MGN_VHT4SS_MCS2] = 76, + [MGN_VHT4SS_MCS3] = 77, + [MGN_VHT4SS_MCS4] = 78, + [MGN_VHT4SS_MCS5] = 79, + [MGN_VHT4SS_MCS6] = 80, + [MGN_VHT4SS_MCS7] = 81, + [MGN_VHT4SS_MCS8] = 82, + [MGN_VHT4SS_MCS9] = 83, +}; + +/*The same as MRateToHwRate in hal_com.c*/ +u8 phy_get_rate_idx_of_txpwr_by_rate(enum MGN_RATE rate) +{ + u8 index = 0; + + if (rate < MGN_UNKNOWN) + index = _phy_get_rate_idx_of_txpwr_by_rate[rate]; + + if (rate != MGN_1M && index == 0) + RTW_WARN("Invalid rate 0x%x in %s\n", rate, __FUNCTION__); + + return index; +} + +static s8 _phy_get_txpwr_by_rate(_adapter *adapter + , BAND_TYPE band, enum rf_path rfpath, enum MGN_RATE rate) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(adapter); + s8 value = 0; + u8 rate_idx = phy_get_rate_idx_of_txpwr_by_rate(rate); + + if (band != BAND_ON_2_4G && band != BAND_ON_5G) { + RTW_INFO("Invalid band %d in %s\n", band, __func__); + goto exit; + } + if (rfpath > RF_PATH_D) { + RTW_INFO("Invalid RfPath %d in %s\n", rfpath, __func__); + goto exit; + } + if (rate_idx >= TX_PWR_BY_RATE_NUM_RATE) { + RTW_INFO("Invalid RateIndex %d in %s\n", rate_idx, __func__); + goto exit; + } + + value = pHalData->TxPwrByRate[band][rfpath][rate_idx]; + +exit: + return value; +} + +/* +* Return value in unit of TX Gain Index +*/ +s8 phy_get_txpwr_by_rate(_adapter *adapter + , BAND_TYPE band, enum rf_path rfpath, RATE_SECTION rs, enum MGN_RATE rate) +{ + if (phy_is_tx_power_by_rate_needed(adapter)) + return _phy_get_txpwr_by_rate(adapter, band, rfpath, rate); + return phy_get_target_txpwr(adapter, band, rfpath, rs); +} + +/* get txpowr in mBm for single path */ +s16 phy_get_txpwr_by_rate_single_mbm(_adapter *adapter + , BAND_TYPE band, enum rf_path rfpath, RATE_SECTION rs, enum MGN_RATE rate, bool eirp) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + s16 val; + + val = phy_get_txpwr_by_rate(adapter, band, rfpath, rs, rate); + if (val == hal_spec->txgi_max) + val = UNSPECIFIED_MBM; + else { + val = (val * MBM_PDBM) / hal_spec->txgi_pdbm; + if (eirp) + val += rfctl->antenna_gain; + } + + return val; +} + +/* get txpowr in mBm with effect of N-TX */ +s16 phy_get_txpwr_by_rate_total_mbm(_adapter *adapter + , BAND_TYPE band, RATE_SECTION rs, enum MGN_RATE rate, bool cap, bool eirp) +{ + s16 val; + u8 tx_num; + + if (cap) + tx_num = phy_get_capable_tx_num(adapter, rate) + 1; + else + tx_num = phy_get_current_tx_num(adapter, rate) + 1; + + /* assume all path have same txpower target */ + val = phy_get_txpwr_by_rate_single_mbm(adapter, band, RF_PATH_A, rs, rate, eirp); + if (val != UNSPECIFIED_MBM) + val += mb_of_ntx(tx_num); + + return val; +} + +static s16 _phy_get_txpwr_by_rate_max_mbm(_adapter *adapter, BAND_TYPE band, s8 rfpath, bool cap, bool eirp) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 tx_num; + RATE_SECTION rs; + int i; + s16 max = UNSPECIFIED_MBM, mbm; + + for (rs = 0; rs < RATE_SECTION_NUM; rs++) { + tx_num = rate_section_to_tx_num(rs); + if (tx_num + 1 > hal_data->tx_nss) + continue; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + continue; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + continue; + + for (i = 0; i < rates_by_sections[rs].rate_num; i++) { + if (rfpath < 0) /* total */ + mbm = phy_get_txpwr_by_rate_total_mbm(adapter, band, rs, rates_by_sections[rs].rates[i], cap, eirp); + else + mbm = phy_get_txpwr_by_rate_single_mbm(adapter, band, rfpath, rs, rates_by_sections[rs].rates[i], eirp); + if (mbm == UNSPECIFIED_MBM) + continue; + if (max == UNSPECIFIED_MBM || mbm > max) + max = mbm; + } + } + + return max; +} + +/* get txpowr in mBm for single path */ +s16 phy_get_txpwr_by_rate_single_max_mbm(_adapter *adapter, BAND_TYPE band, enum rf_path rfpath, bool eirp) +{ + return _phy_get_txpwr_by_rate_max_mbm(adapter, band, rfpath, 0 /* single don't care */, eirp); +} + +/* get txpowr in mBm with effect of N-TX */ +s16 phy_get_txpwr_by_rate_total_max_mbm(_adapter *adapter, BAND_TYPE band, bool cap, bool eirp) +{ + return _phy_get_txpwr_by_rate_max_mbm(adapter, band, -1, cap, eirp); +} + +u8 phy_check_under_survey_ch(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + _adapter *iface; + struct mlme_ext_priv *mlmeext; + u8 ret = _FALSE; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + mlmeext = &iface->mlmeextpriv; + + /* check scan state */ + if (mlmeext_scan_state(mlmeext) != SCAN_DISABLE + && mlmeext_scan_state(mlmeext) != SCAN_COMPLETE + && mlmeext_scan_state(mlmeext) != SCAN_BACKING_OP) { + ret = _TRUE; + } else if (mlmeext_scan_state(mlmeext) == SCAN_BACKING_OP + && !mlmeext_chk_scan_backop_flags(mlmeext, SS_BACKOP_TX_RESUME)) { + ret = _TRUE; + } + } + + return ret; +} + +void +phy_set_tx_power_level_by_path( + PADAPTER Adapter, + u8 channel, + u8 path +) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(Adapter); + BOOLEAN bIsIn24G = (pHalData->current_band_type == BAND_ON_2_4G); + u8 under_survey_ch = phy_check_under_survey_ch(Adapter); + + + /* if ( pMgntInfo->RegNByteAccess == 0 ) */ + { + if (bIsIn24G) + phy_set_tx_power_index_by_rate_section(Adapter, path, channel, CCK); + + phy_set_tx_power_index_by_rate_section(Adapter, path, channel, OFDM); + + if (!under_survey_ch) { + phy_set_tx_power_index_by_rate_section(Adapter, path, channel, HT_MCS0_MCS7); + + if (IS_HARDWARE_TYPE_JAGUAR(Adapter) || IS_HARDWARE_TYPE_8814A(Adapter)) + phy_set_tx_power_index_by_rate_section(Adapter, path, channel, VHT_1SSMCS0_1SSMCS9); + + if (pHalData->tx_nss >= 2) { + phy_set_tx_power_index_by_rate_section(Adapter, path, channel, HT_MCS8_MCS15); + + if (IS_HARDWARE_TYPE_JAGUAR(Adapter) || IS_HARDWARE_TYPE_8814A(Adapter)) + phy_set_tx_power_index_by_rate_section(Adapter, path, channel, VHT_2SSMCS0_2SSMCS9); + + if (IS_HARDWARE_TYPE_8814A(Adapter)) { + phy_set_tx_power_index_by_rate_section(Adapter, path, channel, HT_MCS16_MCS23); + phy_set_tx_power_index_by_rate_section(Adapter, path, channel, VHT_3SSMCS0_3SSMCS9); + } + } + } + } +} + +#if CONFIG_TXPWR_LIMIT +const char *const _txpwr_lmt_rs_str[] = { + "CCK", + "OFDM", + "HT", + "VHT", + "UNKNOWN", +}; + +static s8 +phy_GetChannelIndexOfTxPowerLimit( + u8 Band, + u8 Channel +) +{ + s8 channelIndex = -1; + u8 i = 0; + + if (Band == BAND_ON_2_4G) + channelIndex = Channel - 1; + else if (Band == BAND_ON_5G) { + for (i = 0; i < CENTER_CH_5G_ALL_NUM; ++i) { + if (center_ch_5g_all[i] == Channel) + channelIndex = i; + } + } else + RTW_PRINT("Invalid Band %d in %s\n", Band, __func__); + + if (channelIndex == -1) + RTW_PRINT("Invalid Channel %d of Band %d in %s\n", Channel, Band, __func__); + + return channelIndex; +} + +static s8 phy_txpwr_ww_lmt_value(_adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + if (hal_spec->txgi_max == 63) + return -63; + else if (hal_spec->txgi_max == 127) + return -128; + + rtw_warn_on(1); + return -128; +} + +/* +* return txpwr limit in unit of TX Gain Index +* hsl_spec->txgi_max is returned when NO limit +*/ +s8 phy_get_txpwr_lmt( + PADAPTER Adapter, + const char *regd_name, + BAND_TYPE Band, + enum channel_width bw, + u8 tlrs, + u8 ntx_idx, + u8 cch, + u8 lock +) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(Adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(Adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(Adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(Adapter); + struct txpwr_lmt_ent *ent = NULL; + _irqL irqL; + _list *cur, *head; + s8 ch_idx; + u8 is_ww_regd = 0; + s8 ww_lmt_val = phy_txpwr_ww_lmt_value(Adapter); + s8 lmt = hal_spec->txgi_max; + + if ((Adapter->registrypriv.RegEnableTxPowerLimit == 2 && hal_data->EEPROMRegulatory != 1) || + Adapter->registrypriv.RegEnableTxPowerLimit == 0) + goto exit; + + if (Band != BAND_ON_2_4G && Band != BAND_ON_5G) { + RTW_ERR("%s invalid band:%u\n", __func__, Band); + rtw_warn_on(1); + goto exit; + } + + if (Band == BAND_ON_5G && tlrs == TXPWR_LMT_RS_CCK) { + RTW_ERR("5G has no CCK\n"); + goto exit; + } + + if (lock) + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + if (!regd_name) /* no regd_name specified, use currnet */ + regd_name = rfctl->regd_name; + + if (rfctl->txpwr_regd_num == 0 + || strcmp(regd_name, regd_str(TXPWR_LMT_NONE)) == 0) + goto release_lock; + + if (strcmp(regd_name, regd_str(TXPWR_LMT_WW)) == 0) + is_ww_regd = 1; + + if (!is_ww_regd) { + ent = _rtw_txpwr_lmt_get_by_name(rfctl, regd_name); + if (!ent) + goto release_lock; + } + + ch_idx = phy_GetChannelIndexOfTxPowerLimit(Band, cch); + if (ch_idx == -1) + goto release_lock; + + if (Band == BAND_ON_2_4G) { + if (!is_ww_regd) { + lmt = ent->lmt_2g[bw][tlrs][ch_idx][ntx_idx]; + if (lmt != ww_lmt_val) + goto release_lock; + } + + /* search for min value for WW regd or WW limit */ + lmt = hal_spec->txgi_max; + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + if (ent->lmt_2g[bw][tlrs][ch_idx][ntx_idx] != ww_lmt_val) + lmt = rtw_min(lmt, ent->lmt_2g[bw][tlrs][ch_idx][ntx_idx]); + } + } + #if CONFIG_IEEE80211_BAND_5GHZ + else if (Band == BAND_ON_5G) { + if (!is_ww_regd) { + lmt = ent->lmt_5g[bw][tlrs - 1][ch_idx][ntx_idx]; + if (lmt != ww_lmt_val) + goto release_lock; + } + + /* search for min value for WW regd or WW limit */ + lmt = hal_spec->txgi_max; + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + if (ent->lmt_5g[bw][tlrs - 1][ch_idx][ntx_idx] != ww_lmt_val) + lmt = rtw_min(lmt, ent->lmt_5g[bw][tlrs - 1][ch_idx][ntx_idx]); + } + } + #endif + +release_lock: + if (lock) + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + +exit: + return lmt; +} + +/* +* return txpwr limit diff value to target of its rate section in unit of TX Gain Index +* hal_spec->txgi_max is returned when NO limit +*/ +inline s8 phy_get_txpwr_lmt_diff(_adapter *adapter + , const char *regd_name + , BAND_TYPE band, enum channel_width bw + , u8 rfpath, u8 rs, u8 tlrs, u8 ntx_idx, u8 cch, u8 lock +) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + s8 lmt = phy_get_txpwr_lmt(adapter, regd_name, band, bw, tlrs, ntx_idx, cch, lock); + + if (lmt != hal_spec->txgi_max) { + /* return diff value */ + lmt = lmt - phy_get_target_txpwr(adapter, band, rfpath, rs); + } + + return lmt; +} + +/* +* May search for secondary channels for max/min limit +* @opch: used to specify operating channel position to get +* cch of every bandwidths which differ from current hal_data.cch20, 40, 80... +* +* return txpwr limit in unit of TX Gain Index +* hsl_spec->txgi_max is returned when NO limit +*/ +s8 phy_get_txpwr_lmt_sub_chs(_adapter *adapter + , const char *regd_name + , BAND_TYPE band, enum channel_width bw + , u8 rfpath, u8 rate, u8 ntx_idx, u8 cch, u8 opch, bool reg_max) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + BOOLEAN no_sc = _FALSE; + u8 cch_20 = hal_data->cch_20, cch_40 = hal_data->cch_40, cch_80 = hal_data->cch_80; + s8 tlrs = -1; + s8 lmt = hal_spec->txgi_max; + u8 tmp_cch = 0; + u8 tmp_bw; + u8 bw_bmp = 0; + s8 final_lmt = reg_max ? 0 : hal_spec->txgi_max; + u8 final_bw = CHANNEL_WIDTH_MAX, final_cch = cch; + _irqL irqL; + + if ((adapter->registrypriv.RegEnableTxPowerLimit == 2 && hal_data->EEPROMRegulatory != 1) || + adapter->registrypriv.RegEnableTxPowerLimit == 0 + ) { + final_lmt = hal_spec->txgi_max; + goto exit; + } + +#ifdef CONFIG_MP_INCLUDED + /* MP mode channel don't use secondary channel */ + if (rtw_mp_mode_check(adapter) == _TRUE) + no_sc = _TRUE; +#endif + if (IS_CCK_RATE(rate)) + tlrs = TXPWR_LMT_RS_CCK; + else if (IS_OFDM_RATE(rate)) + tlrs = TXPWR_LMT_RS_OFDM; + else if (IS_HT_RATE(rate)) + tlrs = TXPWR_LMT_RS_HT; + else if (IS_VHT_RATE(rate)) + tlrs = TXPWR_LMT_RS_VHT; + else { + RTW_ERR("%s invalid rate 0x%x\n", __func__, rate); + rtw_warn_on(1); + goto exit; + } + + if (no_sc == _TRUE) { + /* use the input center channel and bandwidth directly */ + tmp_cch = cch; + bw_bmp = ch_width_to_bw_cap(bw); + } else { + /* decide center channel of each bandwidth */ + if (opch != 0) { + cch_80 = bw == CHANNEL_WIDTH_80 ? cch : 0; + cch_40 = bw == CHANNEL_WIDTH_40 ? cch : 0; + cch_20 = bw == CHANNEL_WIDTH_20 ? cch : 0; + if (cch_80 != 0) + cch_40 = rtw_get_scch_by_cch_opch(cch_80, CHANNEL_WIDTH_80, opch); + if (cch_40 != 0) + cch_20 = rtw_get_scch_by_cch_opch(cch_40, CHANNEL_WIDTH_40, opch); + } + + /* + * reg_max: + * get valid full bandwidth bmp up to @bw + * + * !reg_max: + * find the possible tx bandwidth bmp for this rate + * if no possible tx bandwidth bmp, select valid bandwidth bmp up to @bw + */ + if (tlrs == TXPWR_LMT_RS_CCK || tlrs == TXPWR_LMT_RS_OFDM) + bw_bmp = BW_CAP_20M; /* CCK, OFDM only BW 20M */ + else if (tlrs == TXPWR_LMT_RS_HT) { + if (reg_max) + bw_bmp = ch_width_to_bw_cap(bw > CHANNEL_WIDTH_40 ? CHANNEL_WIDTH_40 + 1 : bw + 1) - 1; + else { + bw_bmp = rtw_get_tx_bw_bmp_of_ht_rate(dvobj, rate, bw); + if (bw_bmp == 0) + bw_bmp = ch_width_to_bw_cap(bw > CHANNEL_WIDTH_40 ? CHANNEL_WIDTH_40 : bw); + } + } else if (tlrs == TXPWR_LMT_RS_VHT) { + if (reg_max) + bw_bmp = ch_width_to_bw_cap(bw > CHANNEL_WIDTH_160 ? CHANNEL_WIDTH_160 + 1 : bw + 1) - 1; + else { + bw_bmp = rtw_get_tx_bw_bmp_of_vht_rate(dvobj, rate, bw); + if (bw_bmp == 0) + bw_bmp = ch_width_to_bw_cap(bw > CHANNEL_WIDTH_160 ? CHANNEL_WIDTH_160 : bw); + } + } else + rtw_warn_on(1); + } + + if (bw_bmp == 0) + goto exit; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + /* loop for each possible tx bandwidth to find final limit */ + for (tmp_bw = CHANNEL_WIDTH_20; tmp_bw <= bw; tmp_bw++) { + if (!(ch_width_to_bw_cap(tmp_bw) & bw_bmp)) + continue; + + if (no_sc == _FALSE) { + /* get center channel for each bandwidth */ + if (tmp_bw == CHANNEL_WIDTH_20) + tmp_cch = cch_20; + else if (tmp_bw == CHANNEL_WIDTH_40) + tmp_cch = cch_40; + else if (tmp_bw == CHANNEL_WIDTH_80) + tmp_cch = cch_80; + else { + tmp_cch = 0; + rtw_warn_on(1); + } + } + + lmt = phy_get_txpwr_lmt(adapter, regd_name, band, tmp_bw, tlrs, ntx_idx, tmp_cch, 0); + + if (final_lmt > lmt) { + if (reg_max) + continue; + } else if (final_lmt < lmt) { + if (!reg_max) + continue; + } else { /* equal */ + if (final_bw == bw) + continue; + } + + final_lmt = lmt; + final_cch = tmp_cch; + final_bw = tmp_bw; + } + + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + + if (0) { + if (final_bw != bw && (IS_HT_RATE(rate) || IS_VHT_RATE(rate))) + RTW_INFO("%s final_lmt: %s ch%u -> %s ch%u\n" + , MGN_RATE_STR(rate) + , ch_width_str(bw), cch + , ch_width_str(final_bw), final_cch); + } + +exit: + return final_lmt; +} + +static void phy_txpwr_lmt_cck_ofdm_mt_chk(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct txpwr_lmt_ent *ent; + _list *cur, *head; + u8 channel, tlrs, ntx_idx; + + rfctl->txpwr_lmt_2g_cck_ofdm_state = 0; +#if CONFIG_IEEE80211_BAND_5GHZ + rfctl->txpwr_lmt_5g_cck_ofdm_state = 0; +#endif + + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + + /* check 2G CCK, OFDM state*/ + for (tlrs = TXPWR_LMT_RS_CCK; tlrs <= TXPWR_LMT_RS_OFDM; tlrs++) { + for (ntx_idx = RF_1TX; ntx_idx < MAX_TX_COUNT; ntx_idx++) { + for (channel = 0; channel < CENTER_CH_2G_NUM; ++channel) { + if (ent->lmt_2g[CHANNEL_WIDTH_20][tlrs][channel][ntx_idx] != hal_spec->txgi_max) { + if (tlrs == TXPWR_LMT_RS_CCK) + rfctl->txpwr_lmt_2g_cck_ofdm_state |= TXPWR_LMT_HAS_CCK_1T << ntx_idx; + else + rfctl->txpwr_lmt_2g_cck_ofdm_state |= TXPWR_LMT_HAS_OFDM_1T << ntx_idx; + break; + } + } + } + } + + /* if 2G OFDM multi-TX is not defined, reference HT20 */ + for (channel = 0; channel < CENTER_CH_2G_NUM; ++channel) { + for (ntx_idx = RF_2TX; ntx_idx < MAX_TX_COUNT; ntx_idx++) { + if (rfctl->txpwr_lmt_2g_cck_ofdm_state & (TXPWR_LMT_HAS_OFDM_1T << ntx_idx)) + continue; + ent->lmt_2g[CHANNEL_WIDTH_20][TXPWR_LMT_RS_OFDM][channel][ntx_idx] = + ent->lmt_2g[CHANNEL_WIDTH_20][TXPWR_LMT_RS_HT][channel][ntx_idx]; + } + } + +#if CONFIG_IEEE80211_BAND_5GHZ + /* check 5G OFDM state*/ + for (ntx_idx = RF_1TX; ntx_idx < MAX_TX_COUNT; ntx_idx++) { + for (channel = 0; channel < CENTER_CH_5G_ALL_NUM; ++channel) { + if (ent->lmt_5g[CHANNEL_WIDTH_20][TXPWR_LMT_RS_OFDM - 1][channel][ntx_idx] != hal_spec->txgi_max) { + rfctl->txpwr_lmt_5g_cck_ofdm_state |= TXPWR_LMT_HAS_OFDM_1T << ntx_idx; + break; + } + } + } + + for (channel = 0; channel < CENTER_CH_5G_ALL_NUM; ++channel) { + for (ntx_idx = RF_2TX; ntx_idx < MAX_TX_COUNT; ntx_idx++) { + if (rfctl->txpwr_lmt_5g_cck_ofdm_state & (TXPWR_LMT_HAS_OFDM_1T << ntx_idx)) + continue; + /* if 5G OFDM multi-TX is not defined, reference HT20 */ + ent->lmt_5g[CHANNEL_WIDTH_20][TXPWR_LMT_RS_OFDM - 1][channel][ntx_idx] = + ent->lmt_5g[CHANNEL_WIDTH_20][TXPWR_LMT_RS_HT - 1][channel][ntx_idx]; + } + } +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + } +} + +#if CONFIG_IEEE80211_BAND_5GHZ +static void phy_txpwr_lmt_cross_ref_ht_vht(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct txpwr_lmt_ent *ent; + _list *cur, *head; + u8 bw, channel, tlrs, ref_tlrs, ntx_idx; + int ht_ref_vht_5g_20_40 = 0; + int vht_ref_ht_5g_20_40 = 0; + int ht_has_ref_5g_20_40 = 0; + int vht_has_ref_5g_20_40 = 0; + + rfctl->txpwr_lmt_5g_20_40_ref = 0; + + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + + for (bw = 0; bw < MAX_5G_BANDWIDTH_NUM; ++bw) { + + for (channel = 0; channel < CENTER_CH_5G_ALL_NUM; ++channel) { + + for (tlrs = TXPWR_LMT_RS_HT; tlrs < TXPWR_LMT_RS_NUM; ++tlrs) { + + /* 5G 20M 40M VHT and HT can cross reference */ + if (bw == CHANNEL_WIDTH_20 || bw == CHANNEL_WIDTH_40) { + if (tlrs == TXPWR_LMT_RS_HT) + ref_tlrs = TXPWR_LMT_RS_VHT; + else if (tlrs == TXPWR_LMT_RS_VHT) + ref_tlrs = TXPWR_LMT_RS_HT; + else + continue; + + for (ntx_idx = RF_1TX; ntx_idx < MAX_TX_COUNT; ntx_idx++) { + + if (ent->lmt_5g[bw][ref_tlrs - 1][channel][ntx_idx] == hal_spec->txgi_max) + continue; + + if (tlrs == TXPWR_LMT_RS_HT) + ht_has_ref_5g_20_40++; + else if (tlrs == TXPWR_LMT_RS_VHT) + vht_has_ref_5g_20_40++; + else + continue; + + if (ent->lmt_5g[bw][tlrs - 1][channel][ntx_idx] != hal_spec->txgi_max) + continue; + + if (tlrs == TXPWR_LMT_RS_HT && ref_tlrs == TXPWR_LMT_RS_VHT) + ht_ref_vht_5g_20_40++; + else if (tlrs == TXPWR_LMT_RS_VHT && ref_tlrs == TXPWR_LMT_RS_HT) + vht_ref_ht_5g_20_40++; + + if (0) + RTW_INFO("reg:%s, bw:%u, ch:%u, %s-%uT ref %s-%uT\n" + , ent->regd_name, bw, channel + , txpwr_lmt_rs_str(tlrs), ntx_idx + 1 + , txpwr_lmt_rs_str(ref_tlrs), ntx_idx + 1); + + ent->lmt_5g[bw][tlrs - 1][channel][ntx_idx] = + ent->lmt_5g[bw][ref_tlrs - 1][channel][ntx_idx]; + } + } + + } + } + } + } + + if (0) { + RTW_INFO("ht_ref_vht_5g_20_40:%d, ht_has_ref_5g_20_40:%d\n", ht_ref_vht_5g_20_40, ht_has_ref_5g_20_40); + RTW_INFO("vht_ref_ht_5g_20_40:%d, vht_has_ref_5g_20_40:%d\n", vht_ref_ht_5g_20_40, vht_has_ref_5g_20_40); + } + + /* 5G 20M&40M HT all come from VHT*/ + if (ht_ref_vht_5g_20_40 && ht_has_ref_5g_20_40 == ht_ref_vht_5g_20_40) + rfctl->txpwr_lmt_5g_20_40_ref |= TXPWR_LMT_REF_HT_FROM_VHT; + + /* 5G 20M&40M VHT all come from HT*/ + if (vht_ref_ht_5g_20_40 && vht_has_ref_5g_20_40 == vht_ref_ht_5g_20_40) + rfctl->txpwr_lmt_5g_20_40_ref |= TXPWR_LMT_REF_VHT_FROM_HT; +} +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + +#ifndef DBG_TXPWR_LMT_BAND_CHK +#define DBG_TXPWR_LMT_BAND_CHK 0 +#endif + +#if DBG_TXPWR_LMT_BAND_CHK +/* check if larger bandwidth limit is less than smaller bandwidth for HT & VHT rate */ +void phy_txpwr_limit_bandwidth_chk(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 band, bw, path, tlrs, ntx_idx, cch, offset, scch; + u8 ch_num, n, i; + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) { + if (!hal_is_band_support(adapter, band)) + continue; + + for (bw = CHANNEL_WIDTH_40; bw <= CHANNEL_WIDTH_80; bw++) { + if (bw >= CHANNEL_WIDTH_160) + continue; + if (band == BAND_ON_2_4G && bw >= CHANNEL_WIDTH_80) + continue; + + if (band == BAND_ON_2_4G) + ch_num = center_chs_2g_num(bw); + else + ch_num = center_chs_5g_num(bw); + + if (ch_num == 0) { + rtw_warn_on(1); + break; + } + + for (tlrs = TXPWR_LMT_RS_HT; tlrs < TXPWR_LMT_RS_NUM; tlrs++) { + + if (band == BAND_ON_2_4G && tlrs == TXPWR_LMT_RS_VHT) + continue; + if (band == BAND_ON_5G && tlrs == TXPWR_LMT_RS_CCK) + continue; + if (bw > CHANNEL_WIDTH_20 && (tlrs == TXPWR_LMT_RS_CCK || tlrs == TXPWR_LMT_RS_OFDM)) + continue; + if (bw > CHANNEL_WIDTH_40 && tlrs == TXPWR_LMT_RS_HT) + continue; + if (tlrs == TXPWR_LMT_RS_VHT && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + continue; + + for (ntx_idx = RF_1TX; ntx_idx < MAX_TX_COUNT; ntx_idx++) { + struct txpwr_lmt_ent *ent; + _list *cur, *head; + + if (ntx_idx + 1 > hal_data->max_tx_cnt) + continue; + + /* bypass CCK multi-TX is not defined */ + if (tlrs == TXPWR_LMT_RS_CCK && ntx_idx > RF_1TX) { + if (band == BAND_ON_2_4G + && !(rfctl->txpwr_lmt_2g_cck_ofdm_state & (TXPWR_LMT_HAS_CCK_1T << ntx_idx))) + continue; + } + + /* bypass OFDM multi-TX is not defined */ + if (tlrs == TXPWR_LMT_RS_OFDM && ntx_idx > RF_1TX) { + if (band == BAND_ON_2_4G + && !(rfctl->txpwr_lmt_2g_cck_ofdm_state & (TXPWR_LMT_HAS_OFDM_1T << ntx_idx))) + continue; + #if CONFIG_IEEE80211_BAND_5GHZ + if (band == BAND_ON_5G + && !(rfctl->txpwr_lmt_5g_cck_ofdm_state & (TXPWR_LMT_HAS_OFDM_1T << ntx_idx))) + continue; + #endif + } + + /* bypass 5G 20M, 40M pure reference */ + #if CONFIG_IEEE80211_BAND_5GHZ + if (band == BAND_ON_5G && (bw == CHANNEL_WIDTH_20 || bw == CHANNEL_WIDTH_40)) { + if (rfctl->txpwr_lmt_5g_20_40_ref == TXPWR_LMT_REF_HT_FROM_VHT) { + if (tlrs == TXPWR_LMT_RS_HT) + continue; + } else if (rfctl->txpwr_lmt_5g_20_40_ref == TXPWR_LMT_REF_VHT_FROM_HT) { + if (tlrs == TXPWR_LMT_RS_VHT && bw <= CHANNEL_WIDTH_40) + continue; + } + } + #endif + + for (n = 0; n < ch_num; n++) { + u8 cch_by_bw[3]; + u8 offset_by_bw; /* bitmap, 0 for lower, 1 for upper */ + u8 bw_pos; + s8 lmt[3]; + + if (band == BAND_ON_2_4G) + cch = center_chs_2g(bw, n); + else + cch = center_chs_5g(bw, n); + + if (cch == 0) { + rtw_warn_on(1); + break; + } + + _rtw_memset(cch_by_bw, 0, 3); + cch_by_bw[bw] = cch; + offset_by_bw = 0x01; + + do { + for (bw_pos = bw; bw_pos >= CHANNEL_WIDTH_40; bw_pos--) + cch_by_bw[bw_pos - 1] = rtw_get_scch_by_cch_offset(cch_by_bw[bw_pos], bw_pos, offset_by_bw & BIT(bw_pos) ? HAL_PRIME_CHNL_OFFSET_UPPER : HAL_PRIME_CHNL_OFFSET_LOWER); + + head = &rfctl->txpwr_lmt_list; + cur = get_next(head); + while ((rtw_end_of_queue_search(head, cur)) == _FALSE) { + ent = LIST_CONTAINOR(cur, struct txpwr_lmt_ent, list); + cur = get_next(cur); + + for (bw_pos = bw; bw_pos < CHANNEL_WIDTH_160; bw_pos--) + lmt[bw_pos] = phy_get_txpwr_lmt(adapter, ent->regd_name, band, bw_pos, tlrs, ntx_idx, cch_by_bw[bw_pos], 0); + + for (bw_pos = bw; bw_pos > CHANNEL_WIDTH_20; bw_pos--) + if (lmt[bw_pos] > lmt[bw_pos - 1]) + break; + if (bw_pos == CHANNEL_WIDTH_20) + continue; + + RTW_PRINT_SEL(RTW_DBGDUMP, "[%s][%s][%s][%uT][%-4s] cch:" + , band_str(band) + , ch_width_str(bw) + , txpwr_lmt_rs_str(tlrs) + , ntx_idx + 1 + , ent->regd_name + ); + for (bw_pos = bw; bw_pos < CHANNEL_WIDTH_160; bw_pos--) + _RTW_PRINT_SEL(RTW_DBGDUMP, "%03u ", cch_by_bw[bw_pos]); + _RTW_PRINT_SEL(RTW_DBGDUMP, "limit:"); + for (bw_pos = bw; bw_pos < CHANNEL_WIDTH_160; bw_pos--) { + if (lmt[bw_pos] == hal_spec->txgi_max) + _RTW_PRINT_SEL(RTW_DBGDUMP, "N/A "); + else if (lmt[bw_pos] > -hal_spec->txgi_pdbm && lmt[bw_pos] < 0) /* -1 < value < 0 */ + _RTW_PRINT_SEL(RTW_DBGDUMP, "-0.%d", (rtw_abs(lmt[bw_pos]) % hal_spec->txgi_pdbm) * 100 / hal_spec->txgi_pdbm); + else if (lmt[bw_pos] % hal_spec->txgi_pdbm) + _RTW_PRINT_SEL(RTW_DBGDUMP, "%2d.%d ", lmt[bw_pos] / hal_spec->txgi_pdbm, (rtw_abs(lmt[bw_pos]) % hal_spec->txgi_pdbm) * 100 / hal_spec->txgi_pdbm); + else + _RTW_PRINT_SEL(RTW_DBGDUMP, "%2d ", lmt[bw_pos] / hal_spec->txgi_pdbm); + } + _RTW_PRINT_SEL(RTW_DBGDUMP, "\n"); + } + for (bw_pos = bw; bw_pos < CHANNEL_WIDTH_160; bw_pos--) + lmt[bw_pos] = phy_get_txpwr_lmt(adapter, regd_str(TXPWR_LMT_WW), band, bw_pos, tlrs, ntx_idx, cch_by_bw[bw_pos], 0); + + for (bw_pos = bw; bw_pos > CHANNEL_WIDTH_20; bw_pos--) + if (lmt[bw_pos] > lmt[bw_pos - 1]) + break; + if (bw_pos != CHANNEL_WIDTH_20) { + RTW_PRINT_SEL(RTW_DBGDUMP, "[%s][%s][%s][%uT][%-4s] cch:" + , band_str(band) + , ch_width_str(bw) + , txpwr_lmt_rs_str(tlrs) + , ntx_idx + 1 + , regd_str(TXPWR_LMT_WW) + ); + for (bw_pos = bw; bw_pos < CHANNEL_WIDTH_160; bw_pos--) + _RTW_PRINT_SEL(RTW_DBGDUMP, "%03u ", cch_by_bw[bw_pos]); + _RTW_PRINT_SEL(RTW_DBGDUMP, "limit:"); + for (bw_pos = bw; bw_pos < CHANNEL_WIDTH_160; bw_pos--) { + if (lmt[bw_pos] == hal_spec->txgi_max) + _RTW_PRINT_SEL(RTW_DBGDUMP, "N/A "); + else if (lmt[bw_pos] > -hal_spec->txgi_pdbm && lmt[bw_pos] < 0) /* -1 < value < 0 */ + _RTW_PRINT_SEL(RTW_DBGDUMP, "-0.%d", (rtw_abs(lmt[bw_pos]) % hal_spec->txgi_pdbm) * 100 / hal_spec->txgi_pdbm); + else if (lmt[bw_pos] % hal_spec->txgi_pdbm) + _RTW_PRINT_SEL(RTW_DBGDUMP, "%2d.%d ", lmt[bw_pos] / hal_spec->txgi_pdbm, (rtw_abs(lmt[bw_pos]) % hal_spec->txgi_pdbm) * 100 / hal_spec->txgi_pdbm); + else + _RTW_PRINT_SEL(RTW_DBGDUMP, "%2d ", lmt[bw_pos] / hal_spec->txgi_pdbm); + } + _RTW_PRINT_SEL(RTW_DBGDUMP, "\n"); + } + + offset_by_bw += 2; + if (offset_by_bw & BIT(bw + 1)) + break; + } while (1); /* loop for all ch combinations */ + } /* loop for center channels */ + } /* loop fo each ntx_idx */ + } /* loop for tlrs */ + } /* loop for bandwidth */ + } /* loop for band */ +} +#endif /* DBG_TXPWR_LMT_BAND_CHK */ + +static void phy_txpwr_lmt_post_hdl(_adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + _irqL irqL; + + _enter_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); + +#if CONFIG_IEEE80211_BAND_5GHZ + if (IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + phy_txpwr_lmt_cross_ref_ht_vht(adapter); +#endif + phy_txpwr_lmt_cck_ofdm_mt_chk(adapter); + +#if DBG_TXPWR_LMT_BAND_CHK + phy_txpwr_limit_bandwidth_chk(adapter); +#endif + + _exit_critical_mutex(&rfctl->txpwr_lmt_mutex, &irqL); +} + +BOOLEAN +GetS1ByteIntegerFromStringInDecimal( + char *str, + s8 *val +) +{ + u8 negative = 0; + u16 i = 0; + + *val = 0; + + while (str[i] != '\0') { + if (i == 0 && (str[i] == '+' || str[i] == '-')) { + if (str[i] == '-') + negative = 1; + } else if (str[i] >= '0' && str[i] <= '9') { + *val *= 10; + *val += (str[i] - '0'); + } else + return _FALSE; + ++i; + } + + if (negative) + *val = -*val; + + return _TRUE; +} +#endif /* CONFIG_TXPWR_LIMIT */ + +/* +* phy_set_tx_power_limit - Parsing TX power limit from phydm array, called by odm_ConfigBB_TXPWR_LMT_XXX in phydm +*/ +void +phy_set_tx_power_limit( + struct dm_struct *pDM_Odm, + u8 *Regulation, + u8 *Band, + u8 *Bandwidth, + u8 *RateSection, + u8 *ntx, + u8 *Channel, + u8 *PowerLimit +) +{ +#if CONFIG_TXPWR_LIMIT + PADAPTER Adapter = pDM_Odm->adapter; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(Adapter); + u8 band = 0, bandwidth = 0, tlrs = 0, channel; + u8 ntx_idx; + s8 powerLimit = 0, prevPowerLimit, channelIndex; + s8 ww_lmt_val = phy_txpwr_ww_lmt_value(Adapter); + + if (0) + RTW_INFO("Index of power limit table [regulation %s][band %s][bw %s][rate section %s][ntx %s][chnl %s][val %s]\n" + , Regulation, Band, Bandwidth, RateSection, ntx, Channel, PowerLimit); + + if (GetU1ByteIntegerFromStringInDecimal((char *)Channel, &channel) == _FALSE + || GetS1ByteIntegerFromStringInDecimal((char *)PowerLimit, &powerLimit) == _FALSE + ) { + RTW_PRINT("Illegal index of power limit table [ch %s][val %s]\n", Channel, PowerLimit); + return; + } + + if (powerLimit != ww_lmt_val) { + if (powerLimit < -hal_spec->txgi_max || powerLimit > hal_spec->txgi_max) + RTW_PRINT("Illegal power limit value [ch %s][val %s]\n", Channel, PowerLimit); + + if (powerLimit > hal_spec->txgi_max) + powerLimit = hal_spec->txgi_max; + else if (powerLimit < -hal_spec->txgi_max) + powerLimit = ww_lmt_val + 1; + } + + if (strncmp(RateSection, "CCK", 3) == 0) + tlrs = TXPWR_LMT_RS_CCK; + else if (strncmp(RateSection, "OFDM", 4) == 0) + tlrs = TXPWR_LMT_RS_OFDM; + else if (strncmp(RateSection, "HT", 2) == 0) + tlrs = TXPWR_LMT_RS_HT; + else if (strncmp(RateSection, "VHT", 3) == 0) + tlrs = TXPWR_LMT_RS_VHT; + else { + RTW_PRINT("Wrong rate section:%s\n", RateSection); + return; + } + + if (strncmp(ntx, "1T", 2) == 0) + ntx_idx = RF_1TX; + else if (strncmp(ntx, "2T", 2) == 0) + ntx_idx = RF_2TX; + else if (strncmp(ntx, "3T", 2) == 0) + ntx_idx = RF_3TX; + else if (strncmp(ntx, "4T", 2) == 0) + ntx_idx = RF_4TX; + else { + RTW_PRINT("Wrong tx num:%s\n", ntx); + return; + } + + if (strncmp(Bandwidth, "20M", 3) == 0) + bandwidth = CHANNEL_WIDTH_20; + else if (strncmp(Bandwidth, "40M", 3) == 0) + bandwidth = CHANNEL_WIDTH_40; + else if (strncmp(Bandwidth, "80M", 3) == 0) + bandwidth = CHANNEL_WIDTH_80; + else if (strncmp(Bandwidth, "160M", 4) == 0) + bandwidth = CHANNEL_WIDTH_160; + else { + RTW_PRINT("unknown bandwidth: %s\n", Bandwidth); + return; + } + + if (strncmp(Band, "2.4G", 4) == 0) { + band = BAND_ON_2_4G; + channelIndex = phy_GetChannelIndexOfTxPowerLimit(BAND_ON_2_4G, channel); + + if (channelIndex == -1) { + RTW_PRINT("unsupported channel: %d at 2.4G\n", channel); + return; + } + + if (bandwidth >= MAX_2_4G_BANDWIDTH_NUM) { + RTW_PRINT("unsupported bandwidth: %s at 2.4G\n", Bandwidth); + return; + } + + rtw_txpwr_lmt_add(adapter_to_rfctl(Adapter), Regulation, band, bandwidth, tlrs, ntx_idx, channelIndex, powerLimit); + } +#if CONFIG_IEEE80211_BAND_5GHZ + else if (strncmp(Band, "5G", 2) == 0) { + band = BAND_ON_5G; + channelIndex = phy_GetChannelIndexOfTxPowerLimit(BAND_ON_5G, channel); + + if (channelIndex == -1) { + RTW_PRINT("unsupported channel: %d at 5G\n", channel); + return; + } + + rtw_txpwr_lmt_add(adapter_to_rfctl(Adapter), Regulation, band, bandwidth, tlrs, ntx_idx, channelIndex, powerLimit); + } +#endif + else { + RTW_PRINT("unknown/unsupported band:%s\n", Band); + return; + } +#endif +} + +void +phy_set_tx_power_limit_ex( + struct dm_struct *pDM_Odm, + u8 Regulation, + u8 Band, + u8 Bandwidth, + u8 RateSection, + u8 ntx, + u8 channel, + s8 powerLimit +) +{ +#if CONFIG_TXPWR_LIMIT + PADAPTER Adapter = pDM_Odm->adapter; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(Adapter); + u8 regd; + u8 band = 0, bandwidth = 0, tlrs = 0; + u8 ntx_idx; + s8 prevPowerLimit, channelIndex; + s8 ww_lmt_val = phy_txpwr_ww_lmt_value(Adapter); + + if (0) + RTW_INFO("Index of power limit table [regulation %d][band %d][bw %d][rate section %d][ntx %d][chnl %d][val %d]\n" + , Regulation, Band, Bandwidth, RateSection, ntx, channel, powerLimit); + + if (powerLimit != ww_lmt_val) { + if (powerLimit < -hal_spec->txgi_max || powerLimit > hal_spec->txgi_max) + RTW_PRINT("Illegal power limit value [ch %d][val %d]\n", channel, powerLimit); + + if (powerLimit > hal_spec->txgi_max) + powerLimit = hal_spec->txgi_max; + else if (powerLimit < -hal_spec->txgi_max) + powerLimit = ww_lmt_val + 1; + } + + switch (Regulation) { + case PW_LMT_REGU_FCC: + regd = TXPWR_LMT_FCC; + break; + case PW_LMT_REGU_ETSI: + regd = TXPWR_LMT_ETSI; + break; + case PW_LMT_REGU_MKK: + regd = TXPWR_LMT_MKK; + break; + case PW_LMT_REGU_IC: + regd = TXPWR_LMT_IC; + break; + case PW_LMT_REGU_KCC: + regd = TXPWR_LMT_KCC; + break; + case PW_LMT_REGU_ACMA: + regd = TXPWR_LMT_ACMA; + break; + case PW_LMT_REGU_CHILE: + regd = TXPWR_LMT_CHILE; + break; + case PW_LMT_REGU_UKRAINE: + regd = TXPWR_LMT_UKRAINE; + break; + case PW_LMT_REGU_MEXICO: + regd = TXPWR_LMT_MEXICO; + break; + case PW_LMT_REGU_CN: + regd = TXPWR_LMT_CN; + break; + case PW_LMT_REGU_WW13: + default: + RTW_PRINT("Wrong regulation:%d\n", Regulation); + return; + } + + switch (RateSection) { + case PW_LMT_RS_CCK: + tlrs = TXPWR_LMT_RS_CCK; + break; + case PW_LMT_RS_OFDM: + tlrs = TXPWR_LMT_RS_OFDM; + break; + case PW_LMT_RS_HT: + tlrs = TXPWR_LMT_RS_HT; + break; + case PW_LMT_RS_VHT: + tlrs = TXPWR_LMT_RS_VHT; + break; + default: + RTW_PRINT("Wrong rate section:%d\n", RateSection); + return; + } + + switch (ntx) { + case PW_LMT_PH_1T: + ntx_idx = RF_1TX; + break; + case PW_LMT_PH_2T: + ntx_idx = RF_2TX; + break; + case PW_LMT_PH_3T: + ntx_idx = RF_3TX; + break; + case PW_LMT_PH_4T: + ntx_idx = RF_4TX; + break; + default: + RTW_PRINT("Wrong tx num:%d\n", ntx); + return; + } + + switch (Bandwidth) { + case PW_LMT_BW_20M: + bandwidth = CHANNEL_WIDTH_20; + break; + case PW_LMT_BW_40M: + bandwidth = CHANNEL_WIDTH_40; + break; + case PW_LMT_BW_80M: + bandwidth = CHANNEL_WIDTH_80; + break; + case PW_LMT_BW_160M: + bandwidth = CHANNEL_WIDTH_160; + break; + default: + RTW_PRINT("unknown bandwidth: %d\n", Bandwidth); + return; + } + + if (Band == PW_LMT_BAND_2_4G) { + band = BAND_ON_2_4G; + channelIndex = phy_GetChannelIndexOfTxPowerLimit(BAND_ON_2_4G, channel); + + if (channelIndex == -1) { + RTW_PRINT("unsupported channel: %d at 2.4G\n", channel); + return; + } + + if (bandwidth >= MAX_2_4G_BANDWIDTH_NUM) { + RTW_PRINT("unsupported bandwidth: %s at 2.4G\n", ch_width_str(bandwidth)); + return; + } + + rtw_txpwr_lmt_add(adapter_to_rfctl(Adapter), regd_str(regd), band, bandwidth, tlrs, ntx_idx, channelIndex, powerLimit); + } +#if CONFIG_IEEE80211_BAND_5GHZ + else if (Band == PW_LMT_BAND_5G) { + band = BAND_ON_5G; + channelIndex = phy_GetChannelIndexOfTxPowerLimit(BAND_ON_5G, channel); + + if (channelIndex == -1) { + RTW_PRINT("unsupported channel: %d at 5G\n", channel); + return; + } + + rtw_txpwr_lmt_add(adapter_to_rfctl(Adapter), regd_str(regd), band, bandwidth, tlrs, ntx_idx, channelIndex, powerLimit); + } +#endif + else { + RTW_PRINT("unknown/unsupported band:%d\n", Band); + return; + } +#endif +} + +u8 phy_get_tx_power_index_ex(_adapter *adapter + , enum rf_path rfpath, RATE_SECTION rs, enum MGN_RATE rate + , enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch) +{ + return rtw_hal_get_tx_power_index(adapter, rfpath, rs, rate, bw, band, cch, opch, NULL); +} + +u8 phy_get_tx_power_index( + PADAPTER pAdapter, + enum rf_path RFPath, + u8 Rate, + enum channel_width BandWidth, + u8 Channel +) +{ + RATE_SECTION rs = mgn_rate_to_rs(Rate); + BAND_TYPE band = Channel <= 14 ? BAND_ON_2_4G : BAND_ON_5G; + + return rtw_hal_get_tx_power_index(pAdapter, RFPath, rs, Rate, BandWidth, band, Channel, 0, NULL); +} + +void +PHY_SetTxPowerIndex( + PADAPTER pAdapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +) +{ + rtw_hal_set_tx_power_index(pAdapter, PowerIndex, RFPath, Rate); +} + +void dump_tx_power_index_inline(void *sel, _adapter *adapter, u8 rfpath, enum channel_width bw, u8 cch, enum MGN_RATE rate, u8 pwr_idx, struct txpwr_idx_comp *tic) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + if (tic->utarget == hal_spec->txgi_max) { + RTW_PRINT_SEL(sel, "TXPWR: [%c][%s]cch:%u, %s %uT, idx:%u(0x%02x) = base(%d) + min((byr(%d) + btc(%d) + extra(%d)), rlmt(%d), lmt(%d), ulmt(%d)) + tpc(%d) + tpt(%d) + dpd(%d)\n" + , rf_path_char(rfpath), ch_width_str(bw), cch + , MGN_RATE_STR(rate), tic->ntx_idx + 1 + , pwr_idx, pwr_idx, tic->base + , tic->by_rate, tic->btc, tic->extra, tic->rlimit, tic->limit, tic->ulimit + , tic->tpc + , tic->tpt, tic->dpd); + } else { + RTW_PRINT_SEL(sel, "TXPWR: [%c][%s]cch:%u, %s %uT, idx:%u(0x%02x) = base(%d) + min(utgt(%d), rlmt(%d), lmt(%d), ulmt(%d)) + tpc(%d) + tpt(%d) + dpd(%d)\n" + , rf_path_char(rfpath), ch_width_str(bw), cch + , MGN_RATE_STR(rate), tic->ntx_idx + 1 + , pwr_idx, pwr_idx, tic->base + , tic->utarget, tic->rlimit, tic->limit, tic->ulimit + , tic->tpc + , tic->tpt, tic->dpd); + } +} + +#ifdef CONFIG_PROC_DEBUG +void dump_tx_power_idx_value(void *sel, _adapter *adapter, u8 rfpath, enum MGN_RATE rate, u8 pwr_idx, struct txpwr_idx_comp *tic) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + char tmp_str[8]; + + txpwr_idx_get_dbm_str(tic->target, hal_spec->txgi_max, hal_spec->txgi_pdbm, 0, tmp_str, 8); + + if (tic->utarget == hal_spec->txgi_max) { + RTW_PRINT_SEL(sel, "%4c %9s %uT %s %3u(0x%02x)" + " %4d ((%4d %3d %5d) %4d %4d %4d) %3d %3d %3d\n" + , rf_path_char(rfpath), MGN_RATE_STR(rate), tic->ntx_idx + 1 + , tmp_str, pwr_idx, pwr_idx + , tic->base, tic->by_rate, tic->btc, tic->extra, tic->rlimit, tic->limit, tic->ulimit + , tic->tpc + , tic->tpt, tic->dpd); + } else { + RTW_PRINT_SEL(sel, "%4c %9s %uT %s %3u(0x%02x)" + " %4d (%4d %4d %4d %4d) %3d %3d %3d\n" + , rf_path_char(rfpath), MGN_RATE_STR(rate), tic->ntx_idx + 1 + , tmp_str, pwr_idx, pwr_idx + , tic->base, tic->utarget, tic->rlimit, tic->limit, tic->ulimit + , tic->tpc + , tic->tpt, tic->dpd); + } +} + +void dump_tx_power_idx_title(void *sel, _adapter *adapter, enum channel_width bw, u8 cch, u8 opch) +{ + u8 cch_20, cch_40, cch_80; + + cch_80 = bw == CHANNEL_WIDTH_80 ? cch : 0; + cch_40 = bw == CHANNEL_WIDTH_40 ? cch : 0; + cch_20 = bw == CHANNEL_WIDTH_20 ? cch : 0; + if (cch_80 != 0) + cch_40 = rtw_get_scch_by_cch_opch(cch_80, CHANNEL_WIDTH_80, opch); + if (cch_40 != 0) + cch_20 = rtw_get_scch_by_cch_opch(cch_40, CHANNEL_WIDTH_40, opch); + + RTW_PRINT_SEL(sel, "%s", ch_width_str(bw)); + if (bw >= CHANNEL_WIDTH_80) + _RTW_PRINT_SEL(sel, ", cch80:%u", cch_80); + if (bw >= CHANNEL_WIDTH_40) + _RTW_PRINT_SEL(sel, ", cch40:%u", cch_40); + _RTW_PRINT_SEL(sel, ", cch20:%u\n", cch_20); + + if (!phy_is_txpwr_user_target_specified(adapter)) { + RTW_PRINT_SEL(sel, "%-4s %-9s %2s %-6s %-3s%6s" + " = %-4s + min((%-4s + %-3s + %-5s), %-4s, %-4s, %-4s) + %-3s + %-3s + %-3s\n" + , "path", "rate", "", "dBm", "idx", "" + , "base", "byr", "btc", "extra", "rlmt", "lmt", "ulmt" + , "tpc" + , "tpt", "dpd"); + } else { + RTW_PRINT_SEL(sel, "%-4s %-9s %2s %-6s %-3s%6s" + " = %-4s + min(%-4s, %-4s, %-4s, %-4s) + %-3s + %-3s + %-3s\n" + , "path", "rate", "", "dBm", "idx", "" + , "base", "utgt", "rlmt", "lmt", "ulmt" + , "tpc" + , "tpt", "dpd"); + } +} + +void dump_tx_power_idx_by_path_rs(void *sel, _adapter *adapter, u8 rfpath + , RATE_SECTION rs, enum channel_width bw, u8 cch, u8 opch) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 power_idx; + struct txpwr_idx_comp tic; + u8 tx_num, i; + u8 band = cch > 14 ? BAND_ON_5G : BAND_ON_2_4G; + + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, rfpath)) + return; + + if (rs >= RATE_SECTION_NUM) + return; + + tx_num = rate_section_to_tx_num(rs); + if (tx_num + 1 > hal_data->tx_nss) + return; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + return; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + return; + + for (i = 0; i < rates_by_sections[rs].rate_num; i++) { + power_idx = rtw_hal_get_tx_power_index(adapter, rfpath, rs, rates_by_sections[rs].rates[i], bw, band, cch, opch, &tic); + dump_tx_power_idx_value(sel, adapter, rfpath, rates_by_sections[rs].rates[i], power_idx, &tic); + } +} + +void dump_tx_power_idx(void *sel, _adapter *adapter, enum channel_width bw, u8 cch, u8 opch) +{ + u8 rfpath, rs; + + dump_tx_power_idx_title(sel, adapter, bw, cch, opch); + for (rfpath = RF_PATH_A; rfpath < RF_PATH_MAX; rfpath++) + for (rs = CCK; rs < RATE_SECTION_NUM; rs++) + dump_tx_power_idx_by_path_rs(sel, adapter, rfpath, rs, bw, cch, opch); +} + +void dump_txpwr_total_dbm_value(void *sel, _adapter *adapter, enum MGN_RATE rate, u8 ntx_idx + , s16 target, s16 byr, s16 btc, s16 extra, s16 rlmt, s16 lmt, s16 ulmt, s16 tpc) +{ + char target_str[8]; + char byr_str[8]; + char btc_str[8]; + char extra_str[8]; + char rlmt_str[8]; + char lmt_str[8]; + char ulmt_str[8]; + char tpc_str[8]; + + txpwr_mbm_get_dbm_str(target, 0, target_str, 8); + txpwr_mbm_get_dbm_str(byr, 0, byr_str, 8); + txpwr_mbm_get_dbm_str(btc, 0, btc_str, 8); + txpwr_mbm_get_dbm_str(extra, 0, extra_str, 8); + txpwr_mbm_get_dbm_str(rlmt, 0, rlmt_str, 8); + txpwr_mbm_get_dbm_str(lmt, 0, lmt_str, 8); + txpwr_mbm_get_dbm_str(ulmt, 0, ulmt_str, 8); + txpwr_mbm_get_dbm_str(tpc, 0, tpc_str, 8); + + RTW_PRINT_SEL(sel, "%9s %uT %s = ((%s %s %s), %s, %s, %s) %s\n" + , MGN_RATE_STR(rate), ntx_idx + 1 + , target_str, byr_str, btc_str, extra_str, rlmt_str, lmt_str, ulmt_str, tpc_str); +} + +void dump_txpwr_total_dbm_value_utgt(void *sel, _adapter *adapter, enum MGN_RATE rate, u8 ntx_idx + , s16 target, s16 utgt, s16 rlmt, s16 lmt, s16 ulmt, s16 tpc) +{ + char target_str[8]; + char utgt_str[8]; + char rlmt_str[8]; + char lmt_str[8]; + char ulmt_str[8]; + char tpc_str[8]; + + txpwr_mbm_get_dbm_str(target, 0, target_str, 8); + txpwr_mbm_get_dbm_str(utgt, 0, utgt_str, 8); + txpwr_mbm_get_dbm_str(rlmt, 0, rlmt_str, 8); + txpwr_mbm_get_dbm_str(lmt, 0, lmt_str, 8); + txpwr_mbm_get_dbm_str(ulmt, 0, ulmt_str, 8); + txpwr_mbm_get_dbm_str(tpc, 0, tpc_str, 8); + + RTW_PRINT_SEL(sel, "%9s %uT %s = (%s, %s, %s, %s) %s\n" + , MGN_RATE_STR(rate), ntx_idx + 1 + , target_str, utgt_str, rlmt_str, lmt_str, ulmt_str, tpc_str); +} + +void dump_txpwr_total_dbm_title(void *sel, _adapter *adapter, enum channel_width bw, u8 cch, u8 opch) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + char antenna_gain_str[8]; + u8 cch_20, cch_40, cch_80; + + txpwr_mbm_get_dbm_str(rfctl->antenna_gain, 0, antenna_gain_str, 8); + RTW_PRINT_SEL(sel, "antenna_gain:%s\n", antenna_gain_str); + + cch_80 = bw == CHANNEL_WIDTH_80 ? cch : 0; + cch_40 = bw == CHANNEL_WIDTH_40 ? cch : 0; + cch_20 = bw == CHANNEL_WIDTH_20 ? cch : 0; + if (cch_80 != 0) + cch_40 = rtw_get_scch_by_cch_opch(cch_80, CHANNEL_WIDTH_80, opch); + if (cch_40 != 0) + cch_20 = rtw_get_scch_by_cch_opch(cch_40, CHANNEL_WIDTH_40, opch); + + RTW_PRINT_SEL(sel, "%s", ch_width_str(bw)); + if (bw >= CHANNEL_WIDTH_80) + _RTW_PRINT_SEL(sel, ", cch80:%u", cch_80); + if (bw >= CHANNEL_WIDTH_40) + _RTW_PRINT_SEL(sel, ", cch40:%u", cch_40); + _RTW_PRINT_SEL(sel, ", cch20:%u\n", cch_20); + + if (!phy_is_txpwr_user_target_specified(adapter)) { + RTW_PRINT_SEL(sel, "%-9s %2s %-6s = min((%-6s + %-6s + %-6s), %-6s, %-6s, %-6s) + %-6s\n" + , "rate", "", "target", "byr", "btc", "extra", "rlmt", "lmt", "ulmt", "tpc"); + } else { + RTW_PRINT_SEL(sel, "%-9s %2s %-6s = min(%-6s, %-6s, %-6s, %-6s) + %-6s\n" + , "rate", "", "target", "utgt", "rlmt", "lmt", "ulmt", "tpc"); + } +} + +void dump_txpwr_total_dbm_by_rs(void *sel, _adapter *adapter, u8 rs, enum channel_width bw, u8 cch, u8 opch) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 i; + u8 band = cch > 14 ? BAND_ON_5G : BAND_ON_2_4G; + + if (rs >= RATE_SECTION_NUM) + return; + + if (rate_section_to_tx_num(rs) + 1 > hal_data->tx_nss) + return; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + return; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + return; + + for (i = 0; i < rates_by_sections[rs].rate_num; i++) { + struct txpwr_idx_comp tic; + s16 target, byr, tpc, btc, extra, utgt, rlmt, lmt, ulmt; + u8 tx_num; + + target = phy_get_txpwr_total_mbm(adapter, rs, rates_by_sections[rs].rates[i], bw, cch, opch, 0, 0, &tic); + tx_num = tic.ntx_idx + 1; + if (tic.rlimit == hal_spec->txgi_max) + rlmt = UNSPECIFIED_MBM; + else + rlmt = ((tic.rlimit * MBM_PDBM) / hal_spec->txgi_pdbm) + mb_of_ntx(tx_num); + if (tic.limit == hal_spec->txgi_max) + lmt = UNSPECIFIED_MBM; + else + lmt = ((tic.limit * MBM_PDBM) / hal_spec->txgi_pdbm) + mb_of_ntx(tx_num); + if (tic.ulimit == hal_spec->txgi_max) + ulmt = UNSPECIFIED_MBM; + else + ulmt = ((tic.ulimit * MBM_PDBM) / hal_spec->txgi_pdbm) + mb_of_ntx(tx_num); + tpc = (tic.tpc * MBM_PDBM) / hal_spec->txgi_pdbm; + + if (tic.utarget == hal_spec->txgi_max) { + byr = ((tic.by_rate * MBM_PDBM) / hal_spec->txgi_pdbm) + mb_of_ntx(tx_num); + btc = (tic.btc * MBM_PDBM) / hal_spec->txgi_pdbm; + extra = (tic.extra * MBM_PDBM) / hal_spec->txgi_pdbm; + dump_txpwr_total_dbm_value(sel, adapter, rates_by_sections[rs].rates[i], tic.ntx_idx + , target, byr, btc, extra, rlmt, lmt, ulmt, tpc); + } else { + utgt = ((tic.utarget * MBM_PDBM) / hal_spec->txgi_pdbm) + mb_of_ntx(tx_num); + dump_txpwr_total_dbm_value_utgt(sel, adapter, rates_by_sections[rs].rates[i], tic.ntx_idx + , target, utgt, rlmt, lmt, ulmt, tpc); + } + } +} + +/* dump txpowr in dBm with effect of N-TX */ +void dump_txpwr_total_dbm(void *sel, _adapter *adapter, enum channel_width bw, u8 cch, u8 opch) +{ + u8 rs; + + dump_txpwr_total_dbm_title(sel, adapter, bw, cch, opch); + for (rs = CCK; rs < RATE_SECTION_NUM; rs++) + dump_txpwr_total_dbm_by_rs(sel, adapter, rs, bw, cch, opch); +} +#endif + +bool phy_is_tx_power_limit_needed(_adapter *adapter) +{ +#if CONFIG_TXPWR_LIMIT + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct registry_priv *regsty = dvobj_to_regsty(adapter_to_dvobj(adapter)); + + if (regsty->RegEnableTxPowerLimit == 1 + || (regsty->RegEnableTxPowerLimit == 2 && hal_data->EEPROMRegulatory == 1)) + return _TRUE; +#endif + + return _FALSE; +} + +bool phy_is_tx_power_by_rate_needed(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct registry_priv *regsty = dvobj_to_regsty(adapter_to_dvobj(adapter)); + + if (regsty->RegEnableTxPowerByRate == 1 + || (regsty->RegEnableTxPowerByRate == 2 && hal_data->EEPROMRegulatory != 2)) + return _TRUE; + + return _FALSE; +} + +int phy_load_tx_power_by_rate(_adapter *adapter, u8 chk_file) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int ret = _FAIL; + + hal_data->txpwr_by_rate_loaded = 0; + PHY_InitTxPowerByRate(adapter); + + /* tx power limit is based on tx power by rate */ + hal_data->txpwr_limit_loaded = 0; + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + if (chk_file + && phy_ConfigBBWithPgParaFile(adapter, PHY_FILE_PHY_REG_PG) == _SUCCESS + ) { + hal_data->txpwr_by_rate_from_file = 1; + goto post_hdl; + } +#endif + +#ifdef CONFIG_EMBEDDED_FWIMG + if (HAL_STATUS_SUCCESS == odm_config_bb_with_header_file(&hal_data->odmpriv, CONFIG_BB_PHY_REG_PG)) { + RTW_INFO("default power by rate loaded\n"); + hal_data->txpwr_by_rate_from_file = 0; + goto post_hdl; + } +#endif + + RTW_ERR("%s():Read Tx power by rate fail\n", __func__); + goto exit; + +post_hdl: + if (hal_data->odmpriv.phy_reg_pg_value_type != PHY_REG_PG_EXACT_VALUE) { + rtw_warn_on(1); + goto exit; + } + + PHY_TxPowerByRateConfiguration(adapter); + hal_data->txpwr_by_rate_loaded = 1; + + ret = _SUCCESS; + +exit: + return ret; +} + +#if CONFIG_TXPWR_LIMIT +int phy_load_tx_power_limit(_adapter *adapter, u8 chk_file) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct registry_priv *regsty = dvobj_to_regsty(adapter_to_dvobj(adapter)); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + int ret = _FAIL; + + hal_data->txpwr_limit_loaded = 0; + rtw_regd_exc_list_free(rfctl); + rtw_txpwr_lmt_list_free(rfctl); + + if (!hal_data->txpwr_by_rate_loaded && regsty->target_tx_pwr_valid != _TRUE) { + RTW_ERR("%s():Read Tx power limit before target tx power is specify\n", __func__); + goto exit; + } + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + if (chk_file + && PHY_ConfigRFWithPowerLimitTableParaFile(adapter, PHY_FILE_TXPWR_LMT) == _SUCCESS + ) { + hal_data->txpwr_limit_from_file = 1; + goto post_hdl; + } +#endif + +#ifdef CONFIG_EMBEDDED_FWIMG + if (odm_config_rf_with_header_file(&hal_data->odmpriv, CONFIG_RF_TXPWR_LMT, RF_PATH_A) == HAL_STATUS_SUCCESS) { + RTW_INFO("default power limit loaded\n"); + hal_data->txpwr_limit_from_file = 0; + goto post_hdl; + } +#endif + + RTW_ERR("%s():Read Tx power limit fail\n", __func__); + goto exit; + +post_hdl: + phy_txpwr_lmt_post_hdl(adapter); + rtw_txpwr_init_regd(rfctl); + hal_data->txpwr_limit_loaded = 1; + ret = _SUCCESS; + +exit: + return ret; +} +#endif /* CONFIG_TXPWR_LIMIT */ + +void phy_load_tx_power_ext_info(_adapter *adapter, u8 chk_file) +{ + struct registry_priv *regsty = adapter_to_regsty(adapter); + + /* check registy target tx power */ + regsty->target_tx_pwr_valid = rtw_regsty_chk_target_tx_power_valid(adapter); + + /* power by rate */ + if (phy_is_tx_power_by_rate_needed(adapter) + || regsty->target_tx_pwr_valid != _TRUE /* need target tx power from by rate table */ + ) + phy_load_tx_power_by_rate(adapter, chk_file); + + /* power limit */ +#if CONFIG_TXPWR_LIMIT + if (phy_is_tx_power_limit_needed(adapter)) + phy_load_tx_power_limit(adapter, chk_file); +#endif +} + +inline void phy_reload_tx_power_ext_info(_adapter *adapter) +{ + phy_load_tx_power_ext_info(adapter, 1); + op_class_pref_apply_regulatory(adapter, REG_TXPWR_CHANGE); +} + +inline void phy_reload_default_tx_power_ext_info(_adapter *adapter) +{ + phy_load_tx_power_ext_info(adapter, 0); + op_class_pref_apply_regulatory(adapter, REG_TXPWR_CHANGE); +} + +#ifdef CONFIG_PROC_DEBUG +void dump_tx_power_ext_info(void *sel, _adapter *adapter) +{ + struct registry_priv *regsty = adapter_to_regsty(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + RTW_PRINT_SEL(sel, "txpwr_pg_mode: %s\n", txpwr_pg_mode_str(hal_data->txpwr_pg_mode)); + + if (regsty->target_tx_pwr_valid == _TRUE) + RTW_PRINT_SEL(sel, "target_tx_power: from registry\n"); + else if (hal_data->txpwr_by_rate_loaded) + RTW_PRINT_SEL(sel, "target_tx_power: from power by rate\n"); + else + RTW_PRINT_SEL(sel, "target_tx_power: unavailable\n"); + + RTW_PRINT_SEL(sel, "tx_power_by_rate: %s, %s, %s\n" + , phy_is_tx_power_by_rate_needed(adapter) ? "enabled" : "disabled" + , hal_data->txpwr_by_rate_loaded ? "loaded" : "unloaded" + , hal_data->txpwr_by_rate_from_file ? "file" : "default" + ); + + RTW_PRINT_SEL(sel, "tx_power_limit: %s, %s, %s\n" + , phy_is_tx_power_limit_needed(adapter) ? "enabled" : "disabled" + , hal_data->txpwr_limit_loaded ? "loaded" : "unloaded" + , hal_data->txpwr_limit_from_file ? "file" : "default" + ); +} + +void dump_target_tx_power(void *sel, _adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct registry_priv *regsty = adapter_to_regsty(adapter); + int path, tx_num, band, rs; + u8 target; + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) { + if (!hal_is_band_support(adapter, band)) + continue; + + for (path = 0; path < RF_PATH_MAX; path++) { + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + break; + + RTW_PRINT_SEL(sel, "[%s][%c]%s\n", band_str(band), rf_path_char(path) + , (regsty->target_tx_pwr_valid == _FALSE && hal_data->txpwr_by_rate_undefined_band_path[band][path]) ? "(dup)" : ""); + + for (rs = 0; rs < RATE_SECTION_NUM; rs++) { + tx_num = rate_section_to_tx_num(rs); + if (tx_num + 1 > hal_data->tx_nss) + continue; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + continue; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + continue; + + target = phy_get_target_txpwr(adapter, band, path, rs); + + if (target % hal_spec->txgi_pdbm) { + _RTW_PRINT_SEL(sel, "%7s: %2d.%d\n", rate_section_str(rs) + , target / hal_spec->txgi_pdbm, (target % hal_spec->txgi_pdbm) * 100 / hal_spec->txgi_pdbm); + } else { + _RTW_PRINT_SEL(sel, "%7s: %5d\n", rate_section_str(rs) + , target / hal_spec->txgi_pdbm); + } + } + } + } + + return; +} + +void dump_tx_power_by_rate(void *sel, _adapter *adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int path, tx_num, band, n, rs; + u8 rate_num, max_rate_num, base; + s8 by_rate; + + for (band = BAND_ON_2_4G; band <= BAND_ON_5G; band++) { + if (!hal_is_band_support(adapter, band)) + continue; + + for (path = 0; path < RF_PATH_MAX; path++) { + if (!HAL_SPEC_CHK_RF_PATH(hal_spec, band, path)) + break; + + RTW_PRINT_SEL(sel, "[%s][%c]%s\n", band_str(band), rf_path_char(path) + , hal_data->txpwr_by_rate_undefined_band_path[band][path] ? "(dup)" : ""); + + for (rs = 0; rs < RATE_SECTION_NUM; rs++) { + tx_num = rate_section_to_tx_num(rs); + if (tx_num + 1 > hal_data->tx_nss) + continue; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + continue; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + continue; + + if (IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + max_rate_num = 10; + else + max_rate_num = 8; + rate_num = rate_section_rate_num(rs); + + RTW_PRINT_SEL(sel, "%7s: ", rate_section_str(rs)); + + /* dump power by rate in db */ + for (n = rate_num - 1; n >= 0; n--) { + by_rate = phy_get_txpwr_by_rate(adapter, band, path, rs, rates_by_sections[rs].rates[n]); + if (by_rate % hal_spec->txgi_pdbm) { + _RTW_PRINT_SEL(sel, "%2d.%d ", by_rate / hal_spec->txgi_pdbm + , (by_rate % hal_spec->txgi_pdbm) * 100 / hal_spec->txgi_pdbm); + } else + _RTW_PRINT_SEL(sel, "%5d ", by_rate / hal_spec->txgi_pdbm); + } + for (n = 0; n < max_rate_num - rate_num; n++) + _RTW_PRINT_SEL(sel, "%5s ", ""); + + _RTW_PRINT_SEL(sel, "|"); + + /* dump power by rate in offset */ + for (n = rate_num - 1; n >= 0; n--) { + by_rate = phy_get_txpwr_by_rate(adapter, band, path, rs, rates_by_sections[rs].rates[n]); + base = phy_get_target_txpwr(adapter, band, path, rs); + _RTW_PRINT_SEL(sel, "%3d ", by_rate - base); + } + RTW_PRINT_SEL(sel, "\n"); + + } + } + } +} +#endif +/* + * phy file path is stored in global char array rtw_phy_para_file_path + * need to care about racing + */ +int rtw_get_phy_file_path(_adapter *adapter, const char *file_name) +{ +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + int len = 0; + + if (file_name) { + len += snprintf(rtw_phy_para_file_path, PATH_LENGTH_MAX, "%s", rtw_phy_file_path); + #if defined(CONFIG_MULTIDRV) || defined(REALTEK_CONFIG_PATH_WITH_IC_NAME_FOLDER) + len += snprintf(rtw_phy_para_file_path + len, PATH_LENGTH_MAX - len, "%s/", hal_spec->ic_name); + #endif + len += snprintf(rtw_phy_para_file_path + len, PATH_LENGTH_MAX - len, "%s", file_name); + + return _TRUE; + } +#endif + return _FALSE; +} + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE +int +phy_ConfigMACWithParaFile( + PADAPTER Adapter, + char *pFileName +) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(Adapter); + int rlen = 0, rtStatus = _FAIL; + char *szLine, *ptmp; + u32 u4bRegOffset, u4bRegValue, u4bMove; + + if (!(Adapter->registrypriv.load_phy_file & LOAD_MAC_PARA_FILE)) + return rtStatus; + + _rtw_memset(pHalData->para_file_buf, 0, MAX_PARA_FILE_BUF_LEN); + + if ((pHalData->mac_reg_len == 0) && (pHalData->mac_reg == NULL)) { + rtw_get_phy_file_path(Adapter, pFileName); + if (rtw_readable_file_sz_chk(rtw_phy_para_file_path, + MAX_PARA_FILE_BUF_LEN) == _TRUE) { + rlen = rtw_retrieve_from_file(rtw_phy_para_file_path, pHalData->para_file_buf, MAX_PARA_FILE_BUF_LEN); + if (rlen > 0) { + rtStatus = _SUCCESS; + pHalData->mac_reg = rtw_zvmalloc(rlen); + if (pHalData->mac_reg) { + _rtw_memcpy(pHalData->mac_reg, pHalData->para_file_buf, rlen); + pHalData->mac_reg_len = rlen; + } else + RTW_INFO("%s mac_reg alloc fail !\n", __FUNCTION__); + } + } + } else { + if ((pHalData->mac_reg_len != 0) && (pHalData->mac_reg != NULL)) { + _rtw_memcpy(pHalData->para_file_buf, pHalData->mac_reg, pHalData->mac_reg_len); + rtStatus = _SUCCESS; + } else + RTW_INFO("%s(): Critical Error !!!\n", __FUNCTION__); + } + + if (rtStatus == _SUCCESS) { + ptmp = pHalData->para_file_buf; + for (szLine = GetLineFromBuffer(ptmp); szLine != NULL; szLine = GetLineFromBuffer(ptmp)) { + if (!IsCommentString(szLine)) { + /* Get 1st hex value as register offset */ + if (GetHexValueFromString(szLine, &u4bRegOffset, &u4bMove)) { + if (u4bRegOffset == 0xffff) { + /* Ending. */ + break; + } + + /* Get 2nd hex value as register value. */ + szLine += u4bMove; + if (GetHexValueFromString(szLine, &u4bRegValue, &u4bMove)) + rtw_write8(Adapter, u4bRegOffset, (u8)u4bRegValue); + } + } + } + } else + RTW_INFO("%s(): No File %s, Load from HWImg Array!\n", __FUNCTION__, pFileName); + + return rtStatus; +} + +int +phy_ConfigBBWithParaFile( + PADAPTER Adapter, + char *pFileName, + u32 ConfigType +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + int rlen = 0, rtStatus = _FAIL; + char *szLine, *ptmp; + u32 u4bRegOffset, u4bRegValue, u4bMove; + char *pBuf = NULL; + u32 *pBufLen = NULL; + + if (!(Adapter->registrypriv.load_phy_file & LOAD_BB_PARA_FILE)) + return rtStatus; + + switch (ConfigType) { + case CONFIG_BB_PHY_REG: + pBuf = pHalData->bb_phy_reg; + pBufLen = &pHalData->bb_phy_reg_len; + break; + case CONFIG_BB_AGC_TAB: + pBuf = pHalData->bb_agc_tab; + pBufLen = &pHalData->bb_agc_tab_len; + break; + default: + RTW_INFO("Unknown ConfigType!! %d\r\n", ConfigType); + break; + } + + _rtw_memset(pHalData->para_file_buf, 0, MAX_PARA_FILE_BUF_LEN); + + if ((pBufLen != NULL) && (*pBufLen == 0) && (pBuf == NULL)) { + rtw_get_phy_file_path(Adapter, pFileName); + if (rtw_readable_file_sz_chk(rtw_phy_para_file_path, + MAX_PARA_FILE_BUF_LEN) == _TRUE) { + rlen = rtw_retrieve_from_file(rtw_phy_para_file_path, pHalData->para_file_buf, MAX_PARA_FILE_BUF_LEN); + if (rlen > 0) { + rtStatus = _SUCCESS; + pBuf = rtw_zvmalloc(rlen); + if (pBuf) { + _rtw_memcpy(pBuf, pHalData->para_file_buf, rlen); + *pBufLen = rlen; + + switch (ConfigType) { + case CONFIG_BB_PHY_REG: + pHalData->bb_phy_reg = pBuf; + break; + case CONFIG_BB_AGC_TAB: + pHalData->bb_agc_tab = pBuf; + break; + } + } else + RTW_INFO("%s(): ConfigType %d alloc fail !\n", __FUNCTION__, ConfigType); + } + } + } else { + if ((pBufLen != NULL) && (*pBufLen != 0) && (pBuf != NULL)) { + _rtw_memcpy(pHalData->para_file_buf, pBuf, *pBufLen); + rtStatus = _SUCCESS; + } else + RTW_INFO("%s(): Critical Error !!!\n", __FUNCTION__); + } + + if (rtStatus == _SUCCESS) { + ptmp = pHalData->para_file_buf; + for (szLine = GetLineFromBuffer(ptmp); szLine != NULL; szLine = GetLineFromBuffer(ptmp)) { + if (!IsCommentString(szLine)) { + /* Get 1st hex value as register offset. */ + if (GetHexValueFromString(szLine, &u4bRegOffset, &u4bMove)) { + if (u4bRegOffset == 0xffff) { + /* Ending. */ + break; + } else if (u4bRegOffset == 0xfe || u4bRegOffset == 0xffe) { +#ifdef CONFIG_LONG_DELAY_ISSUE + rtw_msleep_os(50); +#else + rtw_mdelay_os(50); +#endif + } else if (u4bRegOffset == 0xfd) + rtw_mdelay_os(5); + else if (u4bRegOffset == 0xfc) + rtw_mdelay_os(1); + else if (u4bRegOffset == 0xfb) + rtw_udelay_os(50); + else if (u4bRegOffset == 0xfa) + rtw_udelay_os(5); + else if (u4bRegOffset == 0xf9) + rtw_udelay_os(1); + + /* Get 2nd hex value as register value. */ + szLine += u4bMove; + if (GetHexValueFromString(szLine, &u4bRegValue, &u4bMove)) { + /* RTW_INFO("[BB-ADDR]%03lX=%08lX\n", u4bRegOffset, u4bRegValue); */ + phy_set_bb_reg(Adapter, u4bRegOffset, bMaskDWord, u4bRegValue); + + if (u4bRegOffset == 0xa24) + pHalData->odmpriv.rf_calibrate_info.rega24 = u4bRegValue; + + /* Add 1us delay between BB/RF register setting. */ + rtw_udelay_os(1); + } + } + } + } + } else + RTW_INFO("%s(): No File %s, Load from HWImg Array!\n", __FUNCTION__, pFileName); + + return rtStatus; +} + +void +phy_DecryptBBPgParaFile( + PADAPTER Adapter, + char *buffer +) +{ + u32 i = 0, j = 0; + u8 map[95] = {0}; + u8 currentChar; + char *BufOfLines, *ptmp; + + /* RTW_INFO("=====>phy_DecryptBBPgParaFile()\n"); */ + /* 32 the ascii code of the first visable char, 126 the last one */ + for (i = 0; i < 95; ++i) + map[i] = (u8)(94 - i); + + ptmp = buffer; + i = 0; + for (BufOfLines = GetLineFromBuffer(ptmp); BufOfLines != NULL; BufOfLines = GetLineFromBuffer(ptmp)) { + /* RTW_INFO("Encrypted Line: %s\n", BufOfLines); */ + + for (j = 0; j < strlen(BufOfLines); ++j) { + currentChar = BufOfLines[j]; + + if (currentChar == '\0') + break; + + currentChar -= (u8)((((i + j) * 3) % 128)); + + BufOfLines[j] = map[currentChar - 32] + 32; + } + /* RTW_INFO("Decrypted Line: %s\n", BufOfLines ); */ + if (strlen(BufOfLines) != 0) + i++; + BufOfLines[strlen(BufOfLines)] = '\n'; + } +} + +#ifndef DBG_TXPWR_BY_RATE_FILE_PARSE +#define DBG_TXPWR_BY_RATE_FILE_PARSE 0 +#endif + +int +phy_ParseBBPgParaFile( + PADAPTER Adapter, + char *buffer +) +{ + int rtStatus = _FAIL; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(Adapter); + char *szLine, *ptmp; + u32 u4bRegOffset, u4bRegMask; + u32 u4bMove; + BOOLEAN firstLine = _TRUE; + u8 tx_num = 0; + u8 band = 0, rf_path = 0; + + if (Adapter->registrypriv.RegDecryptCustomFile == 1) + phy_DecryptBBPgParaFile(Adapter, buffer); + + ptmp = buffer; + for (szLine = GetLineFromBuffer(ptmp); szLine != NULL; szLine = GetLineFromBuffer(ptmp)) { + if (isAllSpaceOrTab(szLine, sizeof(*szLine))) + continue; + + if (!IsCommentString(szLine)) { + /* Get header info (relative value or exact value) */ + if (firstLine) { + if (strncmp(szLine, "#[v1]", 5) == 0 + || strncmp(szLine, "#[v2]", 5) == 0) + pHalData->odmpriv.phy_reg_pg_version = szLine[3] - '0'; + else { + RTW_ERR("The format in PHY_REG_PG are invalid %s\n", szLine); + goto exit; + } + + if (strncmp(szLine + 5, "[Exact]#", 8) == 0) { + pHalData->odmpriv.phy_reg_pg_value_type = PHY_REG_PG_EXACT_VALUE; + firstLine = _FALSE; + continue; + } else { + RTW_ERR("The values in PHY_REG_PG are invalid %s\n", szLine); + goto exit; + } + } + + if (pHalData->odmpriv.phy_reg_pg_version > 0) { + u32 index = 0; + + if (strncmp(szLine, "0xffff", 6) == 0) + break; + + if (strncmp(szLine, "#[END]#", 7)) { + /* load the table label info */ + if (szLine[0] == '#') { + index = 0; + if (strncmp(szLine, "#[2.4G]", 7) == 0) { + band = BAND_ON_2_4G; + index += 8; + } else if (strncmp(szLine, "#[5G]", 5) == 0) { + band = BAND_ON_5G; + index += 6; + } else { + RTW_ERR("Invalid band %s in PHY_REG_PG.txt\n", szLine); + goto exit; + } + + rf_path = szLine[index] - 'A'; + if (DBG_TXPWR_BY_RATE_FILE_PARSE) + RTW_INFO(" Table label Band %d, RfPath %d\n", band, rf_path ); + } else { /* load rows of tables */ + if (szLine[1] == '1') + tx_num = RF_1TX; + else if (szLine[1] == '2') + tx_num = RF_2TX; + else if (szLine[1] == '3') + tx_num = RF_3TX; + else if (szLine[1] == '4') + tx_num = RF_4TX; + else { + RTW_ERR("Invalid row in PHY_REG_PG.txt '%c'(%d)\n", szLine[1], szLine[1]); + goto exit; + } + + while (szLine[index] != ']') + ++index; + ++index;/* skip ] */ + + /* Get 2nd hex value as register offset. */ + szLine += index; + if (GetHexValueFromString(szLine, &u4bRegOffset, &u4bMove)) + szLine += u4bMove; + else + goto exit; + + /* Get 2nd hex value as register mask. */ + if (GetHexValueFromString(szLine, &u4bRegMask, &u4bMove)) + szLine += u4bMove; + else + goto exit; + + if (pHalData->odmpriv.phy_reg_pg_value_type == PHY_REG_PG_EXACT_VALUE) { + u32 combineValue = 0; + u8 integer = 0, fraction = 0; + + if (GetFractionValueFromString(szLine, &integer, &fraction, &u4bMove)) + szLine += u4bMove; + else + goto exit; + + integer *= hal_spec->txgi_pdbm; + integer += ((u16)fraction * (u16)hal_spec->txgi_pdbm) / 100; + if (pHalData->odmpriv.phy_reg_pg_version == 1) + combineValue |= (((integer / 10) << 4) + (integer % 10)); + else + combineValue |= integer; + + if (GetFractionValueFromString(szLine, &integer, &fraction, &u4bMove)) + szLine += u4bMove; + else + goto exit; + + integer *= hal_spec->txgi_pdbm; + integer += ((u16)fraction * (u16)hal_spec->txgi_pdbm) / 100; + combineValue <<= 8; + if (pHalData->odmpriv.phy_reg_pg_version == 1) + combineValue |= (((integer / 10) << 4) + (integer % 10)); + else + combineValue |= integer; + + if (GetFractionValueFromString(szLine, &integer, &fraction, &u4bMove)) + szLine += u4bMove; + else + goto exit; + + integer *= hal_spec->txgi_pdbm; + integer += ((u16)fraction * (u16)hal_spec->txgi_pdbm) / 100; + combineValue <<= 8; + if (pHalData->odmpriv.phy_reg_pg_version == 1) + combineValue |= (((integer / 10) << 4) + (integer % 10)); + else + combineValue |= integer; + + if (GetFractionValueFromString(szLine, &integer, &fraction, &u4bMove)) + szLine += u4bMove; + else + goto exit; + + integer *= hal_spec->txgi_pdbm; + integer += ((u16)fraction * (u16)hal_spec->txgi_pdbm) / 100; + combineValue <<= 8; + if (pHalData->odmpriv.phy_reg_pg_version == 1) + combineValue |= (((integer / 10) << 4) + (integer % 10)); + else + combineValue |= integer; + + phy_store_tx_power_by_rate(Adapter, band, rf_path, tx_num, u4bRegOffset, u4bRegMask, combineValue); + + if (DBG_TXPWR_BY_RATE_FILE_PARSE) + RTW_INFO("addr:0x%3x mask:0x%08x %dTx = 0x%08x\n", u4bRegOffset, u4bRegMask, tx_num + 1, combineValue); + } + } + } + } + } + } + + rtStatus = _SUCCESS; + +exit: + RTW_INFO("%s return %d\n", __func__, rtStatus); + return rtStatus; +} + +int +phy_ConfigBBWithPgParaFile( + PADAPTER Adapter, + const char *pFileName) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + int rlen = 0, rtStatus = _FAIL; + + if (!(Adapter->registrypriv.load_phy_file & LOAD_BB_PG_PARA_FILE)) + return rtStatus; + + _rtw_memset(pHalData->para_file_buf, 0, MAX_PARA_FILE_BUF_LEN); + + if (pHalData->bb_phy_reg_pg == NULL) { + rtw_get_phy_file_path(Adapter, pFileName); + if (rtw_readable_file_sz_chk(rtw_phy_para_file_path, + MAX_PARA_FILE_BUF_LEN) == _TRUE) { + rlen = rtw_retrieve_from_file(rtw_phy_para_file_path, pHalData->para_file_buf, MAX_PARA_FILE_BUF_LEN); + if (rlen > 0) { + rtStatus = _SUCCESS; + pHalData->bb_phy_reg_pg = rtw_zvmalloc(rlen); + if (pHalData->bb_phy_reg_pg) { + _rtw_memcpy(pHalData->bb_phy_reg_pg, pHalData->para_file_buf, rlen); + pHalData->bb_phy_reg_pg_len = rlen; + } else + RTW_INFO("%s bb_phy_reg_pg alloc fail !\n", __FUNCTION__); + } + } + } else { + if ((pHalData->bb_phy_reg_pg_len != 0) && (pHalData->bb_phy_reg_pg != NULL)) { + _rtw_memcpy(pHalData->para_file_buf, pHalData->bb_phy_reg_pg, pHalData->bb_phy_reg_pg_len); + rtStatus = _SUCCESS; + } else + RTW_INFO("%s(): Critical Error !!!\n", __FUNCTION__); + } + + if (rtStatus == _SUCCESS) { + /* RTW_INFO("phy_ConfigBBWithPgParaFile(): read %s ok\n", pFileName); */ + rtStatus = phy_ParseBBPgParaFile(Adapter, pHalData->para_file_buf); + } else + RTW_INFO("%s(): No File %s, Load from HWImg Array!\n", __FUNCTION__, pFileName); + + return rtStatus; +} + +#if (MP_DRIVER == 1) + +int +phy_ConfigBBWithMpParaFile( + PADAPTER Adapter, + char *pFileName +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + int rlen = 0, rtStatus = _FAIL; + char *szLine, *ptmp; + u32 u4bRegOffset, u4bRegValue, u4bMove; + + if (!(Adapter->registrypriv.load_phy_file & LOAD_BB_MP_PARA_FILE)) + return rtStatus; + + _rtw_memset(pHalData->para_file_buf, 0, MAX_PARA_FILE_BUF_LEN); + + if ((pHalData->bb_phy_reg_mp_len == 0) && (pHalData->bb_phy_reg_mp == NULL)) { + rtw_get_phy_file_path(Adapter, pFileName); + if (rtw_readable_file_sz_chk(rtw_phy_para_file_path, + MAX_PARA_FILE_BUF_LEN) == _TRUE) { + rlen = rtw_retrieve_from_file(rtw_phy_para_file_path, pHalData->para_file_buf, MAX_PARA_FILE_BUF_LEN); + if (rlen > 0) { + rtStatus = _SUCCESS; + pHalData->bb_phy_reg_mp = rtw_zvmalloc(rlen); + if (pHalData->bb_phy_reg_mp) { + _rtw_memcpy(pHalData->bb_phy_reg_mp, pHalData->para_file_buf, rlen); + pHalData->bb_phy_reg_mp_len = rlen; + } else + RTW_INFO("%s bb_phy_reg_mp alloc fail !\n", __FUNCTION__); + } + } + } else { + if ((pHalData->bb_phy_reg_mp_len != 0) && (pHalData->bb_phy_reg_mp != NULL)) { + _rtw_memcpy(pHalData->para_file_buf, pHalData->bb_phy_reg_mp, pHalData->bb_phy_reg_mp_len); + rtStatus = _SUCCESS; + } else + RTW_INFO("%s(): Critical Error !!!\n", __FUNCTION__); + } + + if (rtStatus == _SUCCESS) { + /* RTW_INFO("phy_ConfigBBWithMpParaFile(): read %s ok\n", pFileName); */ + + ptmp = pHalData->para_file_buf; + for (szLine = GetLineFromBuffer(ptmp); szLine != NULL; szLine = GetLineFromBuffer(ptmp)) { + if (!IsCommentString(szLine)) { + /* Get 1st hex value as register offset. */ + if (GetHexValueFromString(szLine, &u4bRegOffset, &u4bMove)) { + if (u4bRegOffset == 0xffff) { + /* Ending. */ + break; + } else if (u4bRegOffset == 0xfe || u4bRegOffset == 0xffe) { +#ifdef CONFIG_LONG_DELAY_ISSUE + rtw_msleep_os(50); +#else + rtw_mdelay_os(50); +#endif + } else if (u4bRegOffset == 0xfd) + rtw_mdelay_os(5); + else if (u4bRegOffset == 0xfc) + rtw_mdelay_os(1); + else if (u4bRegOffset == 0xfb) + rtw_udelay_os(50); + else if (u4bRegOffset == 0xfa) + rtw_udelay_os(5); + else if (u4bRegOffset == 0xf9) + rtw_udelay_os(1); + + /* Get 2nd hex value as register value. */ + szLine += u4bMove; + if (GetHexValueFromString(szLine, &u4bRegValue, &u4bMove)) { + /* RTW_INFO("[ADDR]%03lX=%08lX\n", u4bRegOffset, u4bRegValue); */ + phy_set_bb_reg(Adapter, u4bRegOffset, bMaskDWord, u4bRegValue); + + /* Add 1us delay between BB/RF register setting. */ + rtw_udelay_os(1); + } + } + } + } + } else + RTW_INFO("%s(): No File %s, Load from HWImg Array!\n", __FUNCTION__, pFileName); + + return rtStatus; +} + +#endif + +int +PHY_ConfigRFWithParaFile( + PADAPTER Adapter, + char *pFileName, + enum rf_path eRFPath +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + int rlen = 0, rtStatus = _FAIL; + char *szLine, *ptmp; + u32 u4bRegOffset, u4bRegValue, u4bMove; + u16 i; + char *pBuf = NULL; + u32 *pBufLen = NULL; + + if (!(Adapter->registrypriv.load_phy_file & LOAD_RF_PARA_FILE)) + return rtStatus; + + switch (eRFPath) { + case RF_PATH_A: + pBuf = pHalData->rf_radio_a; + pBufLen = &pHalData->rf_radio_a_len; + break; + case RF_PATH_B: + pBuf = pHalData->rf_radio_b; + pBufLen = &pHalData->rf_radio_b_len; + break; + default: + RTW_INFO("Unknown RF path!! %d\r\n", eRFPath); + break; + } + + _rtw_memset(pHalData->para_file_buf, 0, MAX_PARA_FILE_BUF_LEN); + + if ((pBufLen != NULL) && (*pBufLen == 0) && (pBuf == NULL)) { + rtw_get_phy_file_path(Adapter, pFileName); + if (rtw_readable_file_sz_chk(rtw_phy_para_file_path, + MAX_PARA_FILE_BUF_LEN) == _TRUE) { + rlen = rtw_retrieve_from_file(rtw_phy_para_file_path, pHalData->para_file_buf, MAX_PARA_FILE_BUF_LEN); + if (rlen > 0) { + rtStatus = _SUCCESS; + pBuf = rtw_zvmalloc(rlen); + if (pBuf) { + _rtw_memcpy(pBuf, pHalData->para_file_buf, rlen); + *pBufLen = rlen; + + switch (eRFPath) { + case RF_PATH_A: + pHalData->rf_radio_a = pBuf; + break; + case RF_PATH_B: + pHalData->rf_radio_b = pBuf; + break; + default: + RTW_INFO("Unknown RF path!! %d\r\n", eRFPath); + break; + } + } else + RTW_INFO("%s(): eRFPath=%d alloc fail !\n", __FUNCTION__, eRFPath); + } + } + } else { + if ((pBufLen != NULL) && (*pBufLen != 0) && (pBuf != NULL)) { + _rtw_memcpy(pHalData->para_file_buf, pBuf, *pBufLen); + rtStatus = _SUCCESS; + } else + RTW_INFO("%s(): Critical Error !!!\n", __FUNCTION__); + } + + if (rtStatus == _SUCCESS) { + /* RTW_INFO("%s(): read %s successfully\n", __FUNCTION__, pFileName); */ + + ptmp = pHalData->para_file_buf; + for (szLine = GetLineFromBuffer(ptmp); szLine != NULL; szLine = GetLineFromBuffer(ptmp)) { + if (!IsCommentString(szLine)) { + /* Get 1st hex value as register offset. */ + if (GetHexValueFromString(szLine, &u4bRegOffset, &u4bMove)) { + if (u4bRegOffset == 0xfe || u4bRegOffset == 0xffe) { + /* Deay specific ms. Only RF configuration require delay. */ +#ifdef CONFIG_LONG_DELAY_ISSUE + rtw_msleep_os(50); +#else + rtw_mdelay_os(50); +#endif + } else if (u4bRegOffset == 0xfd) { + /* delay_ms(5); */ + for (i = 0; i < 100; i++) + rtw_udelay_os(MAX_STALL_TIME); + } else if (u4bRegOffset == 0xfc) { + /* delay_ms(1); */ + for (i = 0; i < 20; i++) + rtw_udelay_os(MAX_STALL_TIME); + } else if (u4bRegOffset == 0xfb) + rtw_udelay_os(50); + else if (u4bRegOffset == 0xfa) + rtw_udelay_os(5); + else if (u4bRegOffset == 0xf9) + rtw_udelay_os(1); + else if (u4bRegOffset == 0xffff) + break; + + /* Get 2nd hex value as register value. */ + szLine += u4bMove; + if (GetHexValueFromString(szLine, &u4bRegValue, &u4bMove)) { + phy_set_rf_reg(Adapter, eRFPath, u4bRegOffset, bRFRegOffsetMask, u4bRegValue); + + /* Temp add, for frequency lock, if no delay, that may cause */ + /* frequency shift, ex: 2412MHz => 2417MHz */ + /* If frequency shift, the following action may works. */ + /* Fractional-N table in radio_a.txt */ + /* 0x2a 0x00001 */ /* channel 1 */ + /* 0x2b 0x00808 frequency divider. */ + /* 0x2b 0x53333 */ + /* 0x2c 0x0000c */ + rtw_udelay_os(1); + } + } + } + } + } else + RTW_INFO("%s(): No File %s, Load from HWImg Array!\n", __FUNCTION__, pFileName); + + return rtStatus; +} + +void +initDeltaSwingIndexTables( + PADAPTER Adapter, + char *Band, + char *Path, + char *Sign, + char *Channel, + char *Rate, + char *Data +) +{ +#define STR_EQUAL_5G(_band, _path, _sign, _rate, _chnl) \ + ((strcmp(Band, _band) == 0) && (strcmp(Path, _path) == 0) && (strcmp(Sign, _sign) == 0) &&\ + (strcmp(Rate, _rate) == 0) && (strcmp(Channel, _chnl) == 0)\ + ) +#define STR_EQUAL_2G(_band, _path, _sign, _rate) \ + ((strcmp(Band, _band) == 0) && (strcmp(Path, _path) == 0) && (strcmp(Sign, _sign) == 0) &&\ + (strcmp(Rate, _rate) == 0)\ + ) + +#define STORE_SWING_TABLE(_array, _iteratedIdx) \ + do { \ + for (token = strsep(&Data, delim); token != NULL; token = strsep(&Data, delim)) {\ + sscanf(token, "%d", &idx);\ + _array[_iteratedIdx++] = (u8)idx;\ + } } while (0)\ + + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + struct dm_rf_calibration_struct *pRFCalibrateInfo = &(pDM_Odm->rf_calibrate_info); + u32 j = 0; + char *token; + char delim[] = ","; + u32 idx = 0; + + /* RTW_INFO("===>initDeltaSwingIndexTables(): Band: %s;\nPath: %s;\nSign: %s;\nChannel: %s;\nRate: %s;\n, Data: %s;\n", */ + /* Band, Path, Sign, Channel, Rate, Data); */ + + if (STR_EQUAL_2G("2G", "A", "+", "CCK")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_2g_cck_a_p, j); + else if (STR_EQUAL_2G("2G", "A", "-", "CCK")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_2g_cck_a_n, j); + else if (STR_EQUAL_2G("2G", "B", "+", "CCK")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_2g_cck_b_p, j); + else if (STR_EQUAL_2G("2G", "B", "-", "CCK")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_2g_cck_b_n, j); + else if (STR_EQUAL_2G("2G", "A", "+", "ALL")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_2ga_p, j); + else if (STR_EQUAL_2G("2G", "A", "-", "ALL")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_2ga_n, j); + else if (STR_EQUAL_2G("2G", "B", "+", "ALL")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_2gb_p, j); + else if (STR_EQUAL_2G("2G", "B", "-", "ALL")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_2gb_n, j); + else if (STR_EQUAL_5G("5G", "A", "+", "ALL", "0")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5ga_p[0], j); + else if (STR_EQUAL_5G("5G", "A", "-", "ALL", "0")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5ga_n[0], j); + else if (STR_EQUAL_5G("5G", "B", "+", "ALL", "0")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5gb_p[0], j); + else if (STR_EQUAL_5G("5G", "B", "-", "ALL", "0")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5gb_n[0], j); + else if (STR_EQUAL_5G("5G", "A", "+", "ALL", "1")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5ga_p[1], j); + else if (STR_EQUAL_5G("5G", "A", "-", "ALL", "1")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5ga_n[1], j); + else if (STR_EQUAL_5G("5G", "B", "+", "ALL", "1")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5gb_p[1], j); + else if (STR_EQUAL_5G("5G", "B", "-", "ALL", "1")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5gb_n[1], j); + else if (STR_EQUAL_5G("5G", "A", "+", "ALL", "2")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5ga_p[2], j); + else if (STR_EQUAL_5G("5G", "A", "-", "ALL", "2")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5ga_n[2], j); + else if (STR_EQUAL_5G("5G", "B", "+", "ALL", "2")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5gb_p[2], j); + else if (STR_EQUAL_5G("5G", "B", "-", "ALL", "2")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5gb_n[2], j); + else if (STR_EQUAL_5G("5G", "A", "+", "ALL", "3")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5ga_p[3], j); + else if (STR_EQUAL_5G("5G", "A", "-", "ALL", "3")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5ga_n[3], j); + else if (STR_EQUAL_5G("5G", "B", "+", "ALL", "3")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5gb_p[3], j); + else if (STR_EQUAL_5G("5G", "B", "-", "ALL", "3")) + STORE_SWING_TABLE(pRFCalibrateInfo->delta_swing_table_idx_5gb_n[3], j); + else + RTW_INFO("===>initDeltaSwingIndexTables(): The input is invalid!!\n"); +} + +int +PHY_ConfigRFWithTxPwrTrackParaFile( + PADAPTER Adapter, + char *pFileName +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + int rlen = 0, rtStatus = _FAIL; + char *szLine, *ptmp; + u32 i = 0; + + if (!(Adapter->registrypriv.load_phy_file & LOAD_RF_TXPWR_TRACK_PARA_FILE)) + return rtStatus; + + _rtw_memset(pHalData->para_file_buf, 0, MAX_PARA_FILE_BUF_LEN); + + if ((pHalData->rf_tx_pwr_track_len == 0) && (pHalData->rf_tx_pwr_track == NULL)) { + rtw_get_phy_file_path(Adapter, pFileName); + if (rtw_readable_file_sz_chk(rtw_phy_para_file_path, + MAX_PARA_FILE_BUF_LEN) == _TRUE) { + rlen = rtw_retrieve_from_file(rtw_phy_para_file_path, pHalData->para_file_buf, MAX_PARA_FILE_BUF_LEN); + if (rlen > 0) { + rtStatus = _SUCCESS; + pHalData->rf_tx_pwr_track = rtw_zvmalloc(rlen); + if (pHalData->rf_tx_pwr_track) { + _rtw_memcpy(pHalData->rf_tx_pwr_track, pHalData->para_file_buf, rlen); + pHalData->rf_tx_pwr_track_len = rlen; + } else + RTW_INFO("%s rf_tx_pwr_track alloc fail !\n", __FUNCTION__); + } + } + } else { + if ((pHalData->rf_tx_pwr_track_len != 0) && (pHalData->rf_tx_pwr_track != NULL)) { + _rtw_memcpy(pHalData->para_file_buf, pHalData->rf_tx_pwr_track, pHalData->rf_tx_pwr_track_len); + rtStatus = _SUCCESS; + } else + RTW_INFO("%s(): Critical Error !!!\n", __FUNCTION__); + } + + if (rtStatus == _SUCCESS) { + /* RTW_INFO("%s(): read %s successfully\n", __FUNCTION__, pFileName); */ + + ptmp = pHalData->para_file_buf; + for (szLine = GetLineFromBuffer(ptmp); szLine != NULL; szLine = GetLineFromBuffer(ptmp)) { + if (!IsCommentString(szLine)) { + char band[5] = "", path[5] = "", sign[5] = ""; + char chnl[5] = "", rate[10] = ""; + char data[300] = ""; /* 100 is too small */ + + if (strlen(szLine) < 10 || szLine[0] != '[') + continue; + + strncpy(band, szLine + 1, 2); + strncpy(path, szLine + 5, 1); + strncpy(sign, szLine + 8, 1); + + i = 10; /* szLine+10 */ + if (!ParseQualifiedString(szLine, &i, rate, '[', ']')) { + /* RTW_INFO("Fail to parse rate!\n"); */ + } + if (!ParseQualifiedString(szLine, &i, chnl, '[', ']')) { + /* RTW_INFO("Fail to parse channel group!\n"); */ + } + while (szLine[i] != '{' && i < strlen(szLine)) + i++; + if (!ParseQualifiedString(szLine, &i, data, '{', '}')) { + /* RTW_INFO("Fail to parse data!\n"); */ + } + + initDeltaSwingIndexTables(Adapter, band, path, sign, chnl, rate, data); + } + } + } else + RTW_INFO("%s(): No File %s, Load from HWImg Array!\n", __FUNCTION__, pFileName); +#if 0 + for (i = 0; i < DELTA_SWINGIDX_SIZE; ++i) { + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_2ga_p[%d] = %d\n", i, pRFCalibrateInfo->delta_swing_table_idx_2ga_p[i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_2ga_n[%d] = %d\n", i, pRFCalibrateInfo->delta_swing_table_idx_2ga_n[i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_2gb_p[%d] = %d\n", i, pRFCalibrateInfo->delta_swing_table_idx_2gb_p[i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_2gb_n[%d] = %d\n", i, pRFCalibrateInfo->delta_swing_table_idx_2gb_n[i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_2g_cck_a_p[%d] = %d\n", i, pRFCalibrateInfo->delta_swing_table_idx_2g_cck_a_p[i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_2g_cck_a_n[%d] = %d\n", i, pRFCalibrateInfo->delta_swing_table_idx_2g_cck_a_n[i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_2g_cck_b_p[%d] = %d\n", i, pRFCalibrateInfo->delta_swing_table_idx_2g_cck_b_p[i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_2g_cck_b_n[%d] = %d\n", i, pRFCalibrateInfo->delta_swing_table_idx_2g_cck_b_n[i]); + + for (j = 0; j < 3; ++j) { + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_5ga_p[%d][%d] = %d\n", j, i, pRFCalibrateInfo->delta_swing_table_idx_5ga_p[j][i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_5ga_n[%d][%d] = %d\n", j, i, pRFCalibrateInfo->delta_swing_table_idx_5ga_n[j][i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_5gb_p[%d][%d] = %d\n", j, i, pRFCalibrateInfo->delta_swing_table_idx_5gb_p[j][i]); + RTW_INFO("pRFCalibrateInfo->delta_swing_table_idx_5gb_n[%d][%d] = %d\n", j, i, pRFCalibrateInfo->delta_swing_table_idx_5gb_n[j][i]); + } + } +#endif + return rtStatus; +} + +#if CONFIG_TXPWR_LIMIT + +#ifndef DBG_TXPWR_LMT_FILE_PARSE +#define DBG_TXPWR_LMT_FILE_PARSE 0 +#endif + +#define PARSE_RET_NO_HDL 0 +#define PARSE_RET_SUCCESS 1 +#define PARSE_RET_FAIL 2 + +/* +* @@Ver=2.0 +* or +* @@DomainCode=0x28, Regulation=C6 +* or +* @@CountryCode=GB, Regulation=C7 +*/ +static u8 parse_reg_exc_config(_adapter *adapter, char *szLine) +{ +#define VER_PREFIX "Ver=" +#define DOMAIN_PREFIX "DomainCode=0x" +#define COUNTRY_PREFIX "CountryCode=" +#define REG_PREFIX "Regulation=" + + const u8 ver_prefix_len = strlen(VER_PREFIX); + const u8 domain_prefix_len = strlen(DOMAIN_PREFIX); + const u8 country_prefix_len = strlen(COUNTRY_PREFIX); + const u8 reg_prefix_len = strlen(REG_PREFIX); + u32 i, i_val_s, i_val_e; + u32 j; + u8 domain = 0xFF; + char *country = NULL; + u8 parse_reg = 0; + + if (szLine[0] != '@' || szLine[1] != '@') + return PARSE_RET_NO_HDL; + + i = 2; + if (strncmp(szLine + i, VER_PREFIX, ver_prefix_len) == 0) + ; /* nothing to do */ + else if (strncmp(szLine + i, DOMAIN_PREFIX, domain_prefix_len) == 0) { + /* get string after domain prefix to ',' */ + i += domain_prefix_len; + i_val_s = i; + while (szLine[i] != ',') { + if (szLine[i] == '\0') + return PARSE_RET_FAIL; + i++; + } + i_val_e = i; + + /* check if all hex */ + for (j = i_val_s; j < i_val_e; j++) + if (IsHexDigit(szLine[j]) == _FALSE) + return PARSE_RET_FAIL; + + /* get value from hex string */ + if (sscanf(szLine + i_val_s, "%hhx", &domain) != 1) + return PARSE_RET_FAIL; + + parse_reg = 1; + } else if (strncmp(szLine + i, COUNTRY_PREFIX, country_prefix_len) == 0) { + /* get string after country prefix to ',' */ + i += country_prefix_len; + i_val_s = i; + while (szLine[i] != ',') { + if (szLine[i] == '\0') + return PARSE_RET_FAIL; + i++; + } + i_val_e = i; + + if (i_val_e - i_val_s != 2) + return PARSE_RET_FAIL; + + /* check if all alpha */ + for (j = i_val_s; j < i_val_e; j++) + if (is_alpha(szLine[j]) == _FALSE) + return PARSE_RET_FAIL; + + country = szLine + i_val_s; + + parse_reg = 1; + + } else + return PARSE_RET_FAIL; + + if (parse_reg) { + /* move to 'R' */ + while (szLine[i] != 'R') { + if (szLine[i] == '\0') + return PARSE_RET_FAIL; + i++; + } + + /* check if matching regulation prefix */ + if (strncmp(szLine + i, REG_PREFIX, reg_prefix_len) != 0) + return PARSE_RET_FAIL; + + /* get string after regulation prefix ending with space */ + i += reg_prefix_len; + i_val_s = i; + while (szLine[i] != ' ' && szLine[i] != '\t' && szLine[i] != '\0') + i++; + + if (i == i_val_s) + return PARSE_RET_FAIL; + + rtw_regd_exc_add_with_nlen(adapter_to_rfctl(adapter), country, domain, szLine + i_val_s, i - i_val_s); + } + + return PARSE_RET_SUCCESS; +} + +static int +phy_ParsePowerLimitTableFile( + PADAPTER Adapter, + char *buffer +) +{ +#define LD_STAGE_EXC_MAPPING 0 +#define LD_STAGE_TAB_DEFINE 1 +#define LD_STAGE_TAB_START 2 +#define LD_STAGE_COLUMN_DEFINE 3 +#define LD_STAGE_CH_ROW 4 + + int rtStatus = _FAIL; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(Adapter); + struct dm_struct *pDM_Odm = &(pHalData->odmpriv); + u8 loadingStage = LD_STAGE_EXC_MAPPING; + u32 i = 0, forCnt = 0; + char *szLine, *ptmp; + char band[10], bandwidth[10], rateSection[10], ntx[10], colNumBuf[10]; + char **regulation = NULL; + u8 colNum = 0; + + if (Adapter->registrypriv.RegDecryptCustomFile == 1) + phy_DecryptBBPgParaFile(Adapter, buffer); + + ptmp = buffer; + for (szLine = GetLineFromBuffer(ptmp); szLine != NULL; szLine = GetLineFromBuffer(ptmp)) { + if (isAllSpaceOrTab(szLine, sizeof(*szLine))) + continue; + if (IsCommentString(szLine)) + continue; + + if (loadingStage == LD_STAGE_EXC_MAPPING) { + if (szLine[0] == '#' || szLine[1] == '#') { + loadingStage = LD_STAGE_TAB_DEFINE; + if (DBG_TXPWR_LMT_FILE_PARSE) + dump_regd_exc_list(RTW_DBGDUMP, adapter_to_rfctl(Adapter)); + } else { + if (parse_reg_exc_config(Adapter, szLine) == PARSE_RET_FAIL) { + RTW_ERR("Fail to parse regulation exception ruls!\n"); + goto exit; + } + continue; + } + } + + if (loadingStage == LD_STAGE_TAB_DEFINE) { + /* read "## 2.4G, 20M, 1T, CCK" */ + if (szLine[0] != '#' || szLine[1] != '#') + continue; + + /* skip the space */ + i = 2; + while (szLine[i] == ' ' || szLine[i] == '\t') + ++i; + + szLine[--i] = ' '; /* return the space in front of the regulation info */ + + /* Parse the label of the table */ + _rtw_memset((void *) band, 0, 10); + _rtw_memset((void *) bandwidth, 0, 10); + _rtw_memset((void *) ntx, 0, 10); + _rtw_memset((void *) rateSection, 0, 10); + if (!ParseQualifiedString(szLine, &i, band, ' ', ',')) { + RTW_ERR("Fail to parse band!\n"); + goto exit; + } + if (!ParseQualifiedString(szLine, &i, bandwidth, ' ', ',')) { + RTW_ERR("Fail to parse bandwidth!\n"); + goto exit; + } + if (!ParseQualifiedString(szLine, &i, ntx, ' ', ',')) { + RTW_ERR("Fail to parse ntx!\n"); + goto exit; + } + if (!ParseQualifiedString(szLine, &i, rateSection, ' ', ',')) { + RTW_ERR("Fail to parse rate!\n"); + goto exit; + } + + loadingStage = LD_STAGE_TAB_START; + } else if (loadingStage == LD_STAGE_TAB_START) { + /* read "## START" */ + if (szLine[0] != '#' || szLine[1] != '#') + continue; + + /* skip the space */ + i = 2; + while (szLine[i] == ' ' || szLine[i] == '\t') + ++i; + + if (strncmp((u8 *)(szLine + i), "START", 5)) { + RTW_ERR("Missing \"## START\" label\n"); + goto exit; + } + + loadingStage = LD_STAGE_COLUMN_DEFINE; + } else if (loadingStage == LD_STAGE_COLUMN_DEFINE) { + /* read "## #5# FCC ETSI MKK IC KCC" */ + if (szLine[0] != '#' || szLine[1] != '#') + continue; + + /* skip the space */ + i = 2; + while (szLine[i] == ' ' || szLine[i] == '\t') + ++i; + + _rtw_memset((void *) colNumBuf, 0, 10); + if (!ParseQualifiedString(szLine, &i, colNumBuf, '#', '#')) { + RTW_ERR("Fail to parse column number!\n"); + goto exit; + } + if (!GetU1ByteIntegerFromStringInDecimal(colNumBuf, &colNum)) { + RTW_ERR("Column number \"%s\" is not unsigned decimal\n", colNumBuf); + goto exit; + } + if (colNum == 0) { + RTW_ERR("Column number is 0\n"); + goto exit; + } + + if (DBG_TXPWR_LMT_FILE_PARSE) + RTW_PRINT("[%s][%s][%s][%s] column num:%d\n", band, bandwidth, rateSection, ntx, colNum); + + regulation = (char **)rtw_zmalloc(sizeof(char *) * colNum); + if (!regulation) { + RTW_ERR("Regulation alloc fail\n"); + goto exit; + } + + for (forCnt = 0; forCnt < colNum; ++forCnt) { + u32 i_ns; + + /* skip the space */ + while (szLine[i] == ' ' || szLine[i] == '\t') + i++; + i_ns = i; + + while (szLine[i] != ' ' && szLine[i] != '\t' && szLine[i] != '\0') + i++; + + regulation[forCnt] = (char *)rtw_malloc(i - i_ns + 1); + if (!regulation[forCnt]) { + RTW_ERR("Regulation alloc fail\n"); + goto exit; + } + + _rtw_memcpy(regulation[forCnt], szLine + i_ns, i - i_ns); + regulation[forCnt][i - i_ns] = '\0'; + } + + if (DBG_TXPWR_LMT_FILE_PARSE) { + RTW_PRINT("column name:"); + for (forCnt = 0; forCnt < colNum; ++forCnt) + _RTW_PRINT(" %s", regulation[forCnt]); + _RTW_PRINT("\n"); + } + + loadingStage = LD_STAGE_CH_ROW; + } else if (loadingStage == LD_STAGE_CH_ROW) { + char channel[10] = {0}, powerLimit[10] = {0}; + u8 cnt = 0; + + /* the table ends */ + if (szLine[0] == '#' && szLine[1] == '#') { + i = 2; + while (szLine[i] == ' ' || szLine[i] == '\t') + ++i; + + if (strncmp((u8 *)(szLine + i), "END", 3) == 0) { + loadingStage = LD_STAGE_TAB_DEFINE; + if (regulation) { + for (forCnt = 0; forCnt < colNum; ++forCnt) { + if (regulation[forCnt]) { + rtw_mfree(regulation[forCnt], strlen(regulation[forCnt]) + 1); + regulation[forCnt] = NULL; + } + } + rtw_mfree((u8 *)regulation, sizeof(char *) * colNum); + regulation = NULL; + } + colNum = 0; + continue; + } else { + RTW_ERR("Missing \"## END\" label\n"); + goto exit; + } + } + + if ((szLine[0] != 'c' && szLine[0] != 'C') || + (szLine[1] != 'h' && szLine[1] != 'H') + ) { + RTW_WARN("Wrong channel prefix: '%c','%c'(%d,%d)\n", szLine[0], szLine[1], szLine[0], szLine[1]); + continue; + } + i = 2;/* move to the location behind 'h' */ + + /* load the channel number */ + cnt = 0; + while (szLine[i] >= '0' && szLine[i] <= '9') { + channel[cnt] = szLine[i]; + ++cnt; + ++i; + } + /* RTW_INFO("chnl %s!\n", channel); */ + + for (forCnt = 0; forCnt < colNum; ++forCnt) { + /* skip the space between channel number and the power limit value */ + while (szLine[i] == ' ' || szLine[i] == '\t') + ++i; + + /* load the power limit value */ + _rtw_memset((void *) powerLimit, 0, 10); + + if (szLine[i] == 'W' && szLine[i + 1] == 'W') { + /* + * case "WW" assign special ww value + * means to get minimal limit in other regulations at same channel + */ + s8 ww_value = phy_txpwr_ww_lmt_value(Adapter); + + sprintf(powerLimit, "%d", ww_value); + i += 2; + + } else if (szLine[i] == 'N' && szLine[i + 1] == 'A') { + /* + * case "NA" assign max txgi value + * means no limitation + */ + sprintf(powerLimit, "%d", hal_spec->txgi_max); + i += 2; + + } else if ((szLine[i] >= '0' && szLine[i] <= '9') || szLine[i] == '.' + || szLine[i] == '+' || szLine[i] == '-' + ){ + /* case of dBm value */ + u8 integer = 0, fraction = 0, negative = 0; + u32 u4bMove; + s8 lmt = 0; + + if (szLine[i] == '+' || szLine[i] == '-') { + if (szLine[i] == '-') + negative = 1; + i++; + } + + if (GetFractionValueFromString(&szLine[i], &integer, &fraction, &u4bMove)) + i += u4bMove; + else { + RTW_ERR("Limit \"%s\" is not valid decimal\n", &szLine[i]); + goto exit; + } + + /* transform to string of value in unit of txgi */ + lmt = integer * hal_spec->txgi_pdbm + ((u16)fraction * (u16)hal_spec->txgi_pdbm) / 100; + if (negative) + lmt = -lmt; + sprintf(powerLimit, "%d", lmt); + + } else { + RTW_ERR("Wrong limit expression \"%c%c\"(%d, %d)\n" + , szLine[i], szLine[i + 1], szLine[i], szLine[i + 1]); + goto exit; + } + + /* store the power limit value */ + phy_set_tx_power_limit(pDM_Odm, (u8 *)regulation[forCnt], (u8 *)band, + (u8 *)bandwidth, (u8 *)rateSection, (u8 *)ntx, (u8 *)channel, (u8 *)powerLimit); + + } + } + } + + rtStatus = _SUCCESS; + +exit: + if (regulation) { + for (forCnt = 0; forCnt < colNum; ++forCnt) { + if (regulation[forCnt]) { + rtw_mfree(regulation[forCnt], strlen(regulation[forCnt]) + 1); + regulation[forCnt] = NULL; + } + } + rtw_mfree((u8 *)regulation, sizeof(char *) * colNum); + regulation = NULL; + } + + RTW_INFO("%s return %d\n", __func__, rtStatus); + return rtStatus; +} + +int +PHY_ConfigRFWithPowerLimitTableParaFile( + PADAPTER Adapter, + const char *pFileName +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + int rlen = 0, rtStatus = _FAIL; + + if (!(Adapter->registrypriv.load_phy_file & LOAD_RF_TXPWR_LMT_PARA_FILE)) + return rtStatus; + + _rtw_memset(pHalData->para_file_buf, 0, MAX_PARA_FILE_BUF_LEN); + + if (pHalData->rf_tx_pwr_lmt == NULL) { + rtw_get_phy_file_path(Adapter, pFileName); + if (rtw_readable_file_sz_chk(rtw_phy_para_file_path, + MAX_PARA_FILE_BUF_LEN) == _TRUE) { + rlen = rtw_retrieve_from_file(rtw_phy_para_file_path, pHalData->para_file_buf, MAX_PARA_FILE_BUF_LEN); + if (rlen > 0) { + rtStatus = _SUCCESS; + pHalData->rf_tx_pwr_lmt = rtw_zvmalloc(rlen); + if (pHalData->rf_tx_pwr_lmt) { + _rtw_memcpy(pHalData->rf_tx_pwr_lmt, pHalData->para_file_buf, rlen); + pHalData->rf_tx_pwr_lmt_len = rlen; + } else + RTW_INFO("%s rf_tx_pwr_lmt alloc fail !\n", __FUNCTION__); + } + } + } else { + if ((pHalData->rf_tx_pwr_lmt_len != 0) && (pHalData->rf_tx_pwr_lmt != NULL)) { + _rtw_memcpy(pHalData->para_file_buf, pHalData->rf_tx_pwr_lmt, pHalData->rf_tx_pwr_lmt_len); + rtStatus = _SUCCESS; + } else + RTW_INFO("%s(): Critical Error !!!\n", __FUNCTION__); + } + + if (rtStatus == _SUCCESS) { + /* RTW_INFO("%s(): read %s ok\n", __FUNCTION__, pFileName); */ + rtStatus = phy_ParsePowerLimitTableFile(Adapter, pHalData->para_file_buf); + } else + RTW_INFO("%s(): No File %s, Load from HWImg Array!\n", __FUNCTION__, pFileName); + + return rtStatus; +} +#endif /* CONFIG_TXPWR_LIMIT */ + +void phy_free_filebuf_mask(_adapter *padapter, u8 mask) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + if (pHalData->mac_reg && (mask & LOAD_MAC_PARA_FILE)) { + rtw_vmfree(pHalData->mac_reg, pHalData->mac_reg_len); + pHalData->mac_reg = NULL; + } + if (mask & LOAD_BB_PARA_FILE) { + if (pHalData->bb_phy_reg) { + rtw_vmfree(pHalData->bb_phy_reg, pHalData->bb_phy_reg_len); + pHalData->bb_phy_reg = NULL; + } + if (pHalData->bb_agc_tab) { + rtw_vmfree(pHalData->bb_agc_tab, pHalData->bb_agc_tab_len); + pHalData->bb_agc_tab = NULL; + } + } + if (pHalData->bb_phy_reg_pg && (mask & LOAD_BB_PG_PARA_FILE)) { + rtw_vmfree(pHalData->bb_phy_reg_pg, pHalData->bb_phy_reg_pg_len); + pHalData->bb_phy_reg_pg = NULL; + } + if (pHalData->bb_phy_reg_mp && (mask & LOAD_BB_MP_PARA_FILE)) { + rtw_vmfree(pHalData->bb_phy_reg_mp, pHalData->bb_phy_reg_mp_len); + pHalData->bb_phy_reg_mp = NULL; + } + if (mask & LOAD_RF_PARA_FILE) { + if (pHalData->rf_radio_a) { + rtw_vmfree(pHalData->rf_radio_a, pHalData->rf_radio_a_len); + pHalData->rf_radio_a = NULL; + } + if (pHalData->rf_radio_b) { + rtw_vmfree(pHalData->rf_radio_b, pHalData->rf_radio_b_len); + pHalData->rf_radio_b = NULL; + } + } + if (pHalData->rf_tx_pwr_track && (mask & LOAD_RF_TXPWR_TRACK_PARA_FILE)) { + rtw_vmfree(pHalData->rf_tx_pwr_track, pHalData->rf_tx_pwr_track_len); + pHalData->rf_tx_pwr_track = NULL; + } + if (pHalData->rf_tx_pwr_lmt && (mask & LOAD_RF_TXPWR_LMT_PARA_FILE)) { + rtw_vmfree(pHalData->rf_tx_pwr_lmt, pHalData->rf_tx_pwr_lmt_len); + pHalData->rf_tx_pwr_lmt = NULL; + } +} + +inline void phy_free_filebuf(_adapter *padapter) +{ + phy_free_filebuf_mask(padapter, 0xFF); +} + +#endif + +/* +* TX power limit of regulatory without HAL consideration +* Return value in unit of TX Gain Index +* hal_spec.txgi_max means unspecified +*/ +s8 phy_get_txpwr_regd_lmt(_adapter *adapter, struct hal_spec_t *hal_spec, u8 cch, enum channel_width bw, u8 ntx_idx) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + s16 total_mbm = UNSPECIFIED_MBM; + s8 lmt; + + if ((adapter->registrypriv.RegEnableTxPowerLimit == 2 && hal_data->EEPROMRegulatory != 1) || + adapter->registrypriv.RegEnableTxPowerLimit == 0) + goto exit; + +#ifdef CONFIG_REGD_SRC_FROM_OS + if (rfctl->regd_src == REGD_SRC_OS) + total_mbm = rtw_os_get_total_txpwr_regd_lmt_mbm(adapter, cch, bw); +#endif + +exit: + if (total_mbm != UNSPECIFIED_MBM) + lmt = (total_mbm - mb_of_ntx(ntx_idx + 1) - rfctl->antenna_gain) * hal_spec->txgi_pdbm / MBM_PDBM; + else + lmt = hal_spec->txgi_max; + + return lmt; +} + +/* +* check if user specified mbm is valid +*/ +bool phy_is_txpwr_user_mbm_valid(_adapter *adapter, s16 mbm) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + /* 1T upper bound check */ + if (hal_spec->txgi_max <= mbm * hal_spec->txgi_pdbm / MBM_PDBM) + return 0; + + return 1; +} + +bool phy_is_txpwr_user_target_specified(_adapter *adapter) +{ + s16 total_mbm = UNSPECIFIED_MBM; + +#ifdef CONFIG_IOCTL_CFG80211 + total_mbm = rtw_cfg80211_dev_get_total_txpwr_target_mbm(adapter_to_dvobj(adapter)); +#endif + + return total_mbm != UNSPECIFIED_MBM; +} + +/* +* Return value in unit of TX Gain Index +* hal_spec.txgi_max means unspecified +*/ +s8 phy_get_txpwr_user_target(_adapter *adapter, struct hal_spec_t *hal_spec, u8 ntx_idx) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + s16 total_mbm = UNSPECIFIED_MBM; + s8 target; + +#ifdef CONFIG_IOCTL_CFG80211 + total_mbm = rtw_cfg80211_dev_get_total_txpwr_target_mbm(adapter_to_dvobj(adapter)); +#endif + if (total_mbm != UNSPECIFIED_MBM) + target = (total_mbm - mb_of_ntx(ntx_idx + 1) - rfctl->antenna_gain) * hal_spec->txgi_pdbm / MBM_PDBM; + else + target = hal_spec->txgi_max; + + return target; +} + +/* +* Return value in unit of TX Gain Index +* hal_spec.txgi_max means unspecified +*/ +s8 phy_get_txpwr_user_lmt(_adapter *adapter, struct hal_spec_t *hal_spec, u8 ntx_idx) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + s16 total_mbm = UNSPECIFIED_MBM; + s8 lmt; + +#ifdef CONFIG_IOCTL_CFG80211 + total_mbm = rtw_cfg80211_dev_get_total_txpwr_lmt_mbm(adapter_to_dvobj(adapter)); +#endif + if (total_mbm != UNSPECIFIED_MBM) + lmt = (total_mbm - mb_of_ntx(ntx_idx + 1) - rfctl->antenna_gain) * hal_spec->txgi_pdbm / MBM_PDBM; + else + lmt = hal_spec->txgi_max; + + return lmt; +} + +/* +* Return value in unit of TX Gain Index +* 0 means unspecified +*/ +s8 phy_get_txpwr_tpc(_adapter *adapter, struct hal_spec_t *hal_spec) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + u16 cnst = 0; + + if (rfctl->tpc_mode == TPC_MODE_MANUAL) + cnst = rfctl->tpc_manual_constraint * hal_spec->txgi_pdbm / MBM_PDBM; + + return -cnst; +} + +void dump_txpwr_tpc_settings(void *sel, _adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + if (rfctl->tpc_mode == TPC_MODE_DISABLE) + RTW_PRINT_SEL(sel, "mode:DISABLE(%d)\n", rfctl->tpc_mode); + else if (rfctl->tpc_mode == TPC_MODE_MANUAL) { + RTW_PRINT_SEL(sel, "mode:MANUAL(%d)\n", rfctl->tpc_mode); + RTW_PRINT_SEL(sel, "constraint:%d (mB)\n", rfctl->tpc_manual_constraint); + } +} + +void dump_txpwr_antenna_gain(void *sel, _adapter *adapter) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + RTW_PRINT_SEL(sel, "%d (mBi)\n", rfctl->antenna_gain); +} + +/* +* Return value in unit of TX Gain Index +*/ +s8 phy_get_txpwr_target(_adapter *adapter, u8 rfpath, RATE_SECTION rs, u8 rate, u8 ntx_idx + , enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch, bool reg_max, struct txpwr_idx_comp *tic) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + s8 target, by_rate = 0, btc_diff = 0, extra = 0; + s8 lmt, rlmt, utgt, ulmt; + s8 tpc = 0; + + rlmt = lmt = utgt = ulmt = hal_spec->txgi_max; + + if (band != BAND_ON_2_4G && IS_CCK_RATE(rate)) + goto exit; + + if (!reg_max) { + utgt = phy_get_txpwr_user_target(adapter, hal_spec, ntx_idx); + if (utgt != hal_spec->txgi_max) + goto get_lmt; + } + +#ifdef CONFIG_RTL8812A + if (IS_HARDWARE_TYPE_8812(adapter) + && phy_get_txpwr_target_skip_by_rate_8812a(adapter, rate)) + by_rate = phy_get_target_txpwr(adapter, band, rfpath, rs); + else +#endif + by_rate = phy_get_txpwr_by_rate(adapter, band, rfpath, rs, rate); + if (by_rate == hal_spec->txgi_max) + by_rate = 0; + +#ifdef CONFIG_BT_COEXIST + if (!reg_max) { + if (hal_data->EEPROMBluetoothCoexist == _TRUE) + btc_diff = -(rtw_btcoex_query_reduced_wl_pwr_lvl(adapter) * hal_spec->txgi_pdbm); + } +#endif + + extra = rtw_hal_get_txpwr_target_extra_bias(adapter, rfpath, rs, rate, bw, band, cch); + +get_lmt: + rlmt = phy_get_txpwr_regd_lmt(adapter, hal_spec, cch, bw, ntx_idx); + lmt = phy_get_txpwr_lmt_sub_chs(adapter, NULL, band, bw, rfpath, rate, ntx_idx, cch, opch, reg_max); + if (!reg_max) + ulmt = phy_get_txpwr_user_lmt(adapter, hal_spec, ntx_idx); + /* TODO: limit from outer source, ex: 11d */ + + if (!reg_max) + tpc = phy_get_txpwr_tpc(adapter, hal_spec); + +exit: + if (utgt != hal_spec->txgi_max) + target = utgt; + else + target = by_rate + btc_diff + extra; + + if (target > rlmt) + target = rlmt; + if (target > lmt) + target = lmt; + if (target > ulmt) + target = ulmt; + + target += tpc; + + if (tic) { + tic->target = target; + if (utgt == hal_spec->txgi_max) { + tic->by_rate = by_rate; + tic->btc = btc_diff; + tic->extra = extra; + } + tic->utarget = utgt; + tic->rlimit = rlmt; + tic->limit = lmt; + tic->ulimit = ulmt; + tic->tpc = tpc; + } + + return target; +} + +/* TODO: common dpd_diff getting API from phydm */ +#ifdef CONFIG_RTL8822C +#include "./rtl8822c/rtl8822c.h" +#endif + +/* +* Return in unit of TX Gain Index +*/ +s8 phy_get_txpwr_amends(_adapter *adapter, u8 rfpath, RATE_SECTION rs, u8 rate, u8 ntx_idx + , enum channel_width bw, BAND_TYPE band, u8 cch, struct txpwr_idx_comp *tic) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + s8 tpt_diff = 0, dpd_diff = 0, val = 0; + + if (band != BAND_ON_2_4G && IS_CCK_RATE(rate)) + goto exit; + + if (IS_HARDWARE_TYPE_8188E(adapter) || IS_HARDWARE_TYPE_8188F(adapter) || IS_HARDWARE_TYPE_8188GTV(adapter) + || IS_HARDWARE_TYPE_8192E(adapter) || IS_HARDWARE_TYPE_8192F(adapter) + || IS_HARDWARE_TYPE_8723B(adapter) || IS_HARDWARE_TYPE_8703B(adapter) || IS_HARDWARE_TYPE_8723D(adapter) + || IS_HARDWARE_TYPE_8710B(adapter) + || IS_HARDWARE_TYPE_8821(adapter) || IS_HARDWARE_TYPE_8812(adapter) + ) + tpt_diff = PHY_GetTxPowerTrackingOffset(adapter, rfpath, rate); + +#ifdef CONFIG_RTL8822C + if (IS_HARDWARE_TYPE_8822C(adapter)) + dpd_diff = -(rtl8822c_get_dis_dpd_by_rate_diff(adapter, rate) * hal_spec->txgi_pdbm); +#endif + +exit: + if (tic) { + tic->tpt = tpt_diff; + tic->dpd = dpd_diff; + } + + return tpt_diff + dpd_diff; +} + +#ifdef CONFIG_TXPWR_PG_WITH_TSSI_OFFSET +s8 phy_get_tssi_txpwr_by_rate_ref(_adapter *adapter, enum rf_path path + , enum channel_width bw, u8 cch, u8 opch) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 ntx_idx = phy_get_current_tx_num(adapter, MGN_MCS7); + BAND_TYPE band = cch > 14 ? BAND_ON_5G : BAND_ON_2_4G; + s8 pwr_idx; + + pwr_idx = phy_get_txpwr_target(adapter, path, HT_1SS, MGN_MCS7 + , ntx_idx, bw, band, cch, opch, 0, NULL); + pwr_idx += phy_get_txpwr_amends(adapter, path, HT_1SS, MGN_MCS7 + , ntx_idx, bw, band, cch, NULL); + + return pwr_idx; +} +#endif + +/* + * Rteurn tx power index for rate + */ +u8 hal_com_get_txpwr_idx(_adapter *adapter, enum rf_path rfpath + , RATE_SECTION rs, enum MGN_RATE rate, enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch + , struct txpwr_idx_comp *tic) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + s16 power_idx = 0; + s8 base = 0; + s8 rate_target, rate_amends; + u8 ntx_idx = phy_get_current_tx_num(adapter, rate); + + /* target */ + rate_target = phy_get_txpwr_target(adapter, rfpath, rs, rate, ntx_idx, bw, band, cch, opch, 0, tic); + + /* amends */ + rate_amends = phy_get_txpwr_amends(adapter, rfpath, rs, rate, ntx_idx, bw, band, cch, tic); + + switch (hal->txpwr_pg_mode) { +#ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX + case TXPWR_PG_WITH_PWR_IDX: { + /* + * power index = + * 1. pg base (per rate section) + + * 2. target diff (per rate) to target of its rate section + + * 3. amends diff (per rate) + */ + u8 rs_target; + + base = phy_get_pg_txpwr_idx(adapter, rfpath, rs, ntx_idx, bw, band, cch); + rs_target = phy_get_target_txpwr(adapter, band, rfpath, rs); + power_idx = base + (rate_target - rs_target) + (rate_amends); + + if (tic) { + if (tic->utarget == hal_spec->txgi_max) + tic->by_rate -= rs_target; + else + tic->utarget -= rs_target; + if (tic->rlimit != hal_spec->txgi_max) + tic->rlimit -= rs_target; + if (tic->limit != hal_spec->txgi_max) + tic->limit -= rs_target; + if (tic->ulimit != hal_spec->txgi_max) + tic->ulimit -= rs_target; + } + } + break; +#endif +#ifdef CONFIG_TXPWR_PG_WITH_TSSI_OFFSET + case TXPWR_PG_WITH_TSSI_OFFSET: { + /* + * power index = + * 1. base (fixed) + + * 2. target (per rate) + + * 3. amends diff (per rate) + * base is selected that power index of MCS7 == halrf_get_tssi_codeword_for_txindex() + */ + s8 mcs7_idx; + + mcs7_idx = phy_get_tssi_txpwr_by_rate_ref(adapter, rfpath, bw, cch, opch); + base = halrf_get_tssi_codeword_for_txindex(adapter_to_phydm(adapter)) - mcs7_idx; + power_idx = base + rate_target + rate_amends; + } + break; +#endif + } + + if (tic) { + tic->ntx_idx = ntx_idx; + tic->base = base; + } + + if (power_idx < 0) + power_idx = 0; + else if (power_idx > hal_spec->txgi_max) + power_idx = hal_spec->txgi_max; + +#if defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8812A) + if ((IS_HARDWARE_TYPE_8821(adapter) || IS_HARDWARE_TYPE_8812(adapter)) + && power_idx % 2 == 1 && !IS_NORMAL_CHIP(hal->version_id)) + --power_idx; +#endif + + return power_idx; +} + +static s16 phy_get_txpwr_mbm(_adapter *adapter, u8 rfpath, RATE_SECTION rs, u8 rate + , enum channel_width bw, u8 cch, u8 opch, bool total, bool reg_max, bool eirp, struct txpwr_idx_comp *tic) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + BAND_TYPE band = cch <= 14 ? BAND_ON_2_4G : BAND_ON_5G; + u8 ntx_idx_max, ntx_idx, i; + s16 val, max = UNSPECIFIED_MBM; + + if (reg_max) { + ntx_idx_max = phy_get_capable_tx_num(adapter, rate); + ntx_idx = rate_section_to_tx_num(rs); + if (ntx_idx > ntx_idx_max) { + rtw_warn_on(1); + return 0; + } + } else + ntx_idx_max = ntx_idx = phy_get_current_tx_num(adapter, rate); + + for (i = 0; ntx_idx + i <= ntx_idx_max; i++) { + val = phy_get_txpwr_target(adapter, rfpath, rs, rate, ntx_idx, bw, band, cch, opch, reg_max, tic); + val = (val * MBM_PDBM) / hal_spec->txgi_pdbm; + if (total) + val += mb_of_ntx(ntx_idx + 1); + if (eirp) + val += rfctl->antenna_gain; + + if (max == UNSPECIFIED_MBM || max < val) + max = val; + } + + if (tic) + tic->ntx_idx = ntx_idx; + + if (max == UNSPECIFIED_MBM) { + rtw_warn_on(1); + max = 0; + } + return max; +} + +/* get txpowr in mBm for single path */ +s16 phy_get_txpwr_single_mbm(_adapter *adapter, u8 rfpath, RATE_SECTION rs, u8 rate + , enum channel_width bw, u8 cch, u8 opch, bool reg_max, bool eirp, struct txpwr_idx_comp *tic) +{ + return phy_get_txpwr_mbm(adapter, rfpath, rs, rate, bw, cch, opch, 0, reg_max, eirp, tic); +} + +/* get txpowr in mBm with effect of N-TX */ +s16 phy_get_txpwr_total_mbm(_adapter *adapter, RATE_SECTION rs, u8 rate + , enum channel_width bw, u8 cch, u8 opch, bool reg_max, bool eirp, struct txpwr_idx_comp *tic) +{ + /* assume all path have same txpower target */ + return phy_get_txpwr_mbm(adapter, RF_PATH_A, rs, rate, bw, cch, opch, 1, reg_max, eirp, tic); +} + +static s16 _phy_get_txpwr_max_mbm(_adapter *adapter, s8 rfpath + , enum channel_width bw, u8 cch, u8 opch, u16 bmp_cck_ofdm, u32 bmp_ht, u64 bmp_vht, bool reg_max, bool eirp) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + BAND_TYPE band = cch <= 14 ? BAND_ON_2_4G : BAND_ON_5G; + u8 tx_num; + RATE_SECTION rs; + u8 hw_rate; + int i; + s16 max = UNSPECIFIED_MBM, mbm; + + if (0) + RTW_INFO("cck_ofdm:0x%04x, ht:0x%08x, vht:0x%016llx\n", bmp_cck_ofdm, bmp_ht, bmp_vht); + + for (rs = 0; rs < RATE_SECTION_NUM; rs++) { + tx_num = rate_section_to_tx_num(rs); + if (tx_num + 1 > hal_data->tx_nss) + continue; + + if (band == BAND_ON_5G && IS_CCK_RATE_SECTION(rs)) + continue; + + if (IS_VHT_RATE_SECTION(rs) && !IS_HARDWARE_TYPE_JAGUAR_ALL(adapter)) + continue; + + for (i = 0; i < rates_by_sections[rs].rate_num; i++) { + hw_rate = MRateToHwRate(rates_by_sections[rs].rates[i]); + if (IS_LEGACY_HRATE(hw_rate)) { + if (!(bmp_cck_ofdm & BIT(hw_rate))) + continue; + } else if (IS_HT_HRATE(hw_rate)) { + if (!(bmp_ht & BIT(hw_rate - DESC_RATEMCS0))) + continue; + } else if (IS_VHT_HRATE(hw_rate)) { + if (!(bmp_vht & BIT(hw_rate - DESC_RATEVHTSS1MCS0))) + continue; + } + + if (rfpath < 0) /* total */ + mbm = phy_get_txpwr_total_mbm(adapter, rs, rates_by_sections[rs].rates[i], bw, cch, opch, reg_max, eirp, NULL); + else + mbm = phy_get_txpwr_single_mbm(adapter, rfpath, rs, rates_by_sections[rs].rates[i], bw, cch, opch, reg_max, eirp, NULL); + + if (max == UNSPECIFIED_MBM || mbm > max) + max = mbm; + } + } + + return max; +} + +s16 phy_get_txpwr_single_max_mbm(_adapter *adapter, u8 rfpath + , enum channel_width bw, u8 cch, u8 opch, u16 bmp_cck_ofdm, u32 bmp_ht, u64 bmp_vht, bool reg_max, bool eirp) +{ + return _phy_get_txpwr_max_mbm(adapter, rfpath, bw, cch, opch, bmp_cck_ofdm, bmp_ht, bmp_vht, reg_max, eirp); +} + +s16 phy_get_txpwr_total_max_mbm(_adapter *adapter + , enum channel_width bw, u8 cch, u8 opch, u16 bmp_cck_ofdm, u32 bmp_ht, u64 bmp_vht, bool reg_max, bool eirp) +{ + return _phy_get_txpwr_max_mbm(adapter, -1, bw, cch, opch, bmp_cck_ofdm, bmp_ht, bmp_vht, reg_max, eirp); +} + +s8 +phy_get_tx_power_final_absolute_value(_adapter *adapter, u8 rfpath, u8 rate, + enum channel_width bw, u8 cch) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + RATE_SECTION rs = mgn_rate_to_rs(rate); + BAND_TYPE band = cch <= 14 ? BAND_ON_2_4G : BAND_ON_5G; + s8 val; + + val = phy_get_txpwr_target(adapter, rfpath + , rs, rate, phy_get_current_tx_num(adapter, rate), bw, band, cch, 0, 0, NULL); + + val /= hal_spec->txgi_pdbm; + + return val; +} diff --git a/hal/hal_dm.c b/hal/hal_dm.c new file mode 100644 index 0000000..83bf523 --- /dev/null +++ b/hal/hal_dm.c @@ -0,0 +1,1937 @@ +/****************************************************************************** + * + * Copyright(c) 2014 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include + +/* A mapping from HalData to ODM. */ +enum odm_board_type boardType(u8 InterfaceSel) +{ + enum odm_board_type board = ODM_BOARD_DEFAULT; + +#ifdef CONFIG_PCI_HCI + INTERFACE_SELECT_PCIE pcie = (INTERFACE_SELECT_PCIE)InterfaceSel; + switch (pcie) { + case INTF_SEL0_SOLO_MINICARD: + board |= ODM_BOARD_MINICARD; + break; + case INTF_SEL1_BT_COMBO_MINICARD: + board |= ODM_BOARD_BT; + board |= ODM_BOARD_MINICARD; + break; + default: + board = ODM_BOARD_DEFAULT; + break; + } + +#elif defined(CONFIG_USB_HCI) + INTERFACE_SELECT_USB usb = (INTERFACE_SELECT_USB)InterfaceSel; + switch (usb) { + case INTF_SEL1_USB_High_Power: + board |= ODM_BOARD_EXT_LNA; + board |= ODM_BOARD_EXT_PA; + break; + case INTF_SEL2_MINICARD: + board |= ODM_BOARD_MINICARD; + break; + case INTF_SEL4_USB_Combo: + board |= ODM_BOARD_BT; + break; + case INTF_SEL5_USB_Combo_MF: + board |= ODM_BOARD_BT; + break; + case INTF_SEL0_USB: + case INTF_SEL3_USB_Solo: + default: + board = ODM_BOARD_DEFAULT; + break; + } + +#endif + /* RTW_INFO("===> boardType(): (pHalData->InterfaceSel, pDM_Odm->BoardType) = (%d, %d)\n", InterfaceSel, board); */ + + return board; +} + +void rtw_hal_update_iqk_fw_offload_cap(_adapter *adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + + if (hal->RegIQKFWOffload) { + rtw_sctx_init(&hal->iqk_sctx, 0); + phydm_fwoffload_ability_init(p_dm_odm, PHYDM_RF_IQK_OFFLOAD); + } else + phydm_fwoffload_ability_clear(p_dm_odm, PHYDM_RF_IQK_OFFLOAD); + + RTW_INFO("IQK FW offload:%s\n", hal->RegIQKFWOffload ? "enable" : "disable"); + + if (rtw_mi_check_status(adapter, MI_LINKED)) { + #ifdef CONFIG_LPS + LPS_Leave(adapter, "SWITCH_IQK_OFFLOAD"); + #endif + halrf_iqk_trigger(p_dm_odm, _FALSE); + } +} + +#if ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1) \ + || (RTL8723F_SUPPORT == 1)) +void rtw_phydm_iqk_trigger(_adapter *adapter) +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + u8 clear = _TRUE; + u8 segment = _FALSE; + u8 rfk_forbidden = _FALSE; + + halrf_cmn_info_set(p_dm_odm, HALRF_CMNINFO_RFK_FORBIDDEN, rfk_forbidden); +#if (RTL8822C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8723F_SUPPORT == 1) + /* halrf_cmn_info_set(p_dm_odm, HALRF_CMNINFO_IQK_SEGMENT, segment); to do */ + halrf_rf_k_connect_trigger(p_dm_odm, _TRUE, SEGMENT_FREE); +#else + /*segment = _rtw_phydm_iqk_segment_chk(adapter);*/ + halrf_cmn_info_set(p_dm_odm, HALRF_CMNINFO_IQK_SEGMENT, segment); + halrf_segment_iqk_trigger(p_dm_odm, clear, segment); +#endif +} +#endif + +void rtw_phydm_iqk_trigger_all(_adapter *adapter) +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + u8 clear = _TRUE; + u8 segment = _FALSE; + u8 rfk_forbidden = _FALSE; + +#if ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1) \ + || (RTL8723F_SUPPORT == 1)) + halrf_cmn_info_set(p_dm_odm, HALRF_CMNINFO_RFK_FORBIDDEN, rfk_forbidden); +#if (RTL8822C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8723F_SUPPORT == 1) + /* halrf_cmn_info_set(p_dm_odm, HALRF_CMNINFO_IQK_SEGMENT, segment); to do */ + halrf_rf_k_connect_trigger(p_dm_odm, _TRUE, SEGMENT_FREE); +#else + /*segment = _rtw_phydm_iqk_segment_chk(adapter);*/ + halrf_cmn_info_set(p_dm_odm, HALRF_CMNINFO_IQK_SEGMENT, segment); + halrf_segment_iqk_trigger(p_dm_odm, clear, segment); +#endif /* (RTL8822C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) (RTL8723F_SUPPORT == 1) */ +#else + halrf_iqk_trigger(p_dm_odm, _FALSE); +#endif /* ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1)) + (RTL8723F_SUPPORT == 1) */ +} + +void rtw_phydm_iqk_trigger_dbg(_adapter *adapter, bool recovery, bool clear, bool segment) +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + +#if ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1)) + halrf_segment_iqk_trigger(p_dm_odm, clear, segment); +#else + halrf_iqk_trigger(p_dm_odm, recovery); +#endif +} +void rtw_phydm_lck_trigger(_adapter *adapter) +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + + halrf_lck_trigger(p_dm_odm); +} + +void rtw_hal_phydm_cal_trigger(_adapter *adapter) +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + LeaveAllPowerSaveModeDirect(adapter); + + rtw_phydm_iqk_trigger_all(adapter); + + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); +} + +#ifdef CONFIG_DBG_RF_CAL +void rtw_hal_iqk_test(_adapter *adapter, bool recovery, bool clear, bool segment) +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + LeaveAllPowerSaveModeDirect(adapter); + + rtw_phydm_ability_backup(adapter); + rtw_phydm_func_disable_all(adapter); + + halrf_cmn_info_set(p_dm_odm, HALRF_CMNINFO_ABILITY, HAL_RF_IQK); + + rtw_phydm_iqk_trigger_dbg(adapter, recovery, clear, segment); + rtw_phydm_ability_restore(adapter); + + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); +} + +void rtw_hal_lck_test(_adapter *adapter) +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + LeaveAllPowerSaveModeDirect(adapter); + + rtw_phydm_ability_backup(adapter); + rtw_phydm_func_disable_all(adapter); + + halrf_cmn_info_set(p_dm_odm, HALRF_CMNINFO_ABILITY, HAL_RF_LCK); + + rtw_phydm_lck_trigger(adapter); + + rtw_phydm_ability_restore(adapter); + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); +} +#endif + +#ifdef CONFIG_FW_OFFLOAD_PARAM_INIT +void rtw_hal_update_param_init_fw_offload_cap(_adapter *adapter) +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(adapter); + + if (adapter->registrypriv.fw_param_init) + phydm_fwoffload_ability_init(p_dm_odm, PHYDM_PHY_PARAM_OFFLOAD); + else + phydm_fwoffload_ability_clear(p_dm_odm, PHYDM_PHY_PARAM_OFFLOAD); + + RTW_INFO("Init-Parameter FW offload:%s\n", adapter->registrypriv.fw_param_init ? "enable" : "disable"); +} +#endif + +void record_ra_info(void *p_dm_void, u8 macid, struct cmn_sta_info *p_sta, u64 ra_mask) +{ + struct dm_struct *p_dm = (struct dm_struct *)p_dm_void; + _adapter *adapter = p_dm->adapter; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + + if (p_sta) { + rtw_macid_ctl_set_bw(macid_ctl, macid, p_sta->ra_info.ra_bw_mode); + rtw_macid_ctl_set_vht_en(macid_ctl, macid, p_sta->ra_info.is_vht_enable); + rtw_macid_ctl_set_rate_bmp0(macid_ctl, macid, ra_mask); + rtw_macid_ctl_set_rate_bmp1(macid_ctl, macid, ra_mask >> 32); + + rtw_update_tx_rate_bmp(adapter_to_dvobj(adapter)); + } +} + +#ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR +void rtw_phydm_fill_desc_dpt(void *dm, u8 *desc, u8 dpt_lv) +{ + struct dm_struct *p_dm = (struct dm_struct *)dm; + _adapter *adapter = p_dm->adapter; + + switch (rtw_get_chip_type(adapter)) { +/* + #ifdef CONFIG_RTL8188F + case RTL8188F: + break; + #endif + + #ifdef CONFIG_RTL8723B + case RTL8723B : + break; + #endif + + #ifdef CONFIG_RTL8703B + case RTL8703B : + break; + #endif + + #ifdef CONFIG_RTL8812A + case RTL8812 : + break; + #endif + + #ifdef CONFIG_RTL8821A + case RTL8821: + break; + #endif + + #ifdef CONFIG_RTL8814A + case RTL8814A : + break; + #endif + + #ifdef CONFIG_RTL8192F + case RTL8192F : + break; + #endif +*/ +/* + #ifdef CONFIG_RTL8192E + case RTL8192E : + SET_TX_DESC_TX_POWER_0_PSET_92E(desc, dpt_lv); + break; + #endif +*/ + #ifdef CONFIG_RTL8822B + case RTL8822B : + SET_TX_DESC_TXPWR_OFSET_8822B(desc, dpt_lv); + break; + #endif + + #ifdef CONFIG_RTL8821C + case RTL8821C : + SET_TX_DESC_TXPWR_OFSET_8821C(desc, dpt_lv); + break; + #endif + + default : + RTW_ERR("%s IC not support dynamic tx power\n", __func__); + break; + } +} +void rtw_phydm_set_dyntxpwr(_adapter *adapter, u8 *desc, u8 mac_id) +{ + struct dm_struct *dm = adapter_to_phydm(adapter); + + odm_set_dyntxpwr(dm, desc, mac_id); +} +#endif + +#ifdef CONFIG_TDMADIG +void rtw_phydm_tdmadig(_adapter *adapter, u8 state) +{ + struct registry_priv *pregistrypriv = &adapter->registrypriv; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct dm_struct *dm = adapter_to_phydm(adapter); + u8 tdma_dig_en; + + switch (state) { + case TDMADIG_INIT: + phydm_tdma_dig_para_upd(dm, ENABLE_TDMA, pregistrypriv->tdmadig_en); + phydm_tdma_dig_para_upd(dm, MODE_DECISION, pregistrypriv->tdmadig_mode); + break; + case TDMADIG_NON_INIT: + if(pregistrypriv->tdmadig_dynamic) { + if(pmlmepriv->LinkDetectInfo.bBusyTraffic == _TRUE) + tdma_dig_en = 0; + else + tdma_dig_en = pregistrypriv->tdmadig_en; + phydm_tdma_dig_para_upd(dm, ENABLE_TDMA, tdma_dig_en); + } + break; + default: + break; + + } +} +#endif/*CONFIG_TDMADIG*/ +void rtw_phydm_ops_func_init(struct dm_struct *p_phydm) +{ + struct ra_table *p_ra_t = &p_phydm->dm_ra_table; + + p_ra_t->record_ra_info = record_ra_info; + #ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR + p_phydm->fill_desc_dyntxpwr = rtw_phydm_fill_desc_dpt; + #endif +} +void rtw_phydm_priv_init(_adapter *adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct dm_struct *phydm = &(hal->odmpriv); + + phydm->adapter = adapter; + odm_cmn_info_init(phydm, ODM_CMNINFO_PLATFORM, ODM_CE); +} + +void Init_ODM_ComInfo(_adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(adapter); + struct dm_struct *pDM_Odm = &(pHalData->odmpriv); + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + int i; + + /*phydm_op_mode could be change for different scenarios: ex: SoftAP - PHYDM_BALANCE_MODE*/ + pHalData->phydm_op_mode = PHYDM_PERFORMANCE_MODE;/*Service one device*/ + rtw_odm_init_ic_type(adapter); + + if (rtw_get_intf_type(adapter) == RTW_GSPI) + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_INTERFACE, ODM_ITRF_SDIO); + else + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_INTERFACE, rtw_get_intf_type(adapter)); + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_MP_TEST_CHIP, IS_NORMAL_CHIP(pHalData->version_id)); + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_PATCH_ID, pHalData->CustomerID); + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_BWIFI_TEST, adapter->registrypriv.wifi_spec); + +#ifdef CONFIG_ADVANCE_OTA + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_ADVANCE_OTA, adapter->registrypriv.adv_ota); +#endif + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_RF_TYPE, pHalData->rf_type); + + { + /* 1 ======= BoardType: ODM_CMNINFO_BOARD_TYPE ======= */ + u8 odm_board_type = ODM_BOARD_DEFAULT; + + if (pHalData->ExternalLNA_2G != 0) { + odm_board_type |= ODM_BOARD_EXT_LNA; + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_EXT_LNA, 1); + } + if (pHalData->external_lna_5g != 0) { + odm_board_type |= ODM_BOARD_EXT_LNA_5G; + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_5G_EXT_LNA, 1); + } + if (pHalData->ExternalPA_2G != 0) { + odm_board_type |= ODM_BOARD_EXT_PA; + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_EXT_PA, 1); + } + if (pHalData->external_pa_5g != 0) { + odm_board_type |= ODM_BOARD_EXT_PA_5G; + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_5G_EXT_PA, 1); + } + if (pHalData->EEPROMBluetoothCoexist) + odm_board_type |= ODM_BOARD_BT; + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_BOARD_TYPE, odm_board_type); + /* 1 ============== End of BoardType ============== */ + } + + rtw_hal_set_odm_var(adapter, HAL_ODM_REGULATION, NULL, _TRUE); + +#ifdef CONFIG_DFS_MASTER + rtw_odm_update_dfs_region(dvobj); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_DFS_MASTER_ENABLE, &(adapter_to_rfctl(adapter)->radar_detect_enabled)); +#endif + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_GPA, pHalData->TypeGPA); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_APA, pHalData->TypeAPA); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_GLNA, pHalData->TypeGLNA); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_ALNA, pHalData->TypeALNA); + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_RFE_TYPE, pHalData->rfe_type); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_X_CAP_SETTING, pHalData->crystal_cap); + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_EXT_TRSW, 0); + + /*Add by YuChen for kfree init*/ + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_REGRFKFREEENABLE, adapter->registrypriv.RegPwrTrimEnable); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_RFKFREEENABLE, pHalData->RfKFreeEnable); + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_RF_ANTENNA_TYPE, pHalData->TRxAntDivType); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_BE_FIX_TX_ANT, pHalData->b_fix_tx_ant); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_WITH_EXT_ANTENNA_SWITCH, pHalData->with_extenal_ant_switch); + + /* (8822B) efuse 0x3D7 & 0x3D8 for TX PA bias */ + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_EFUSE0X3D7, pHalData->efuse0x3d7); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_EFUSE0X3D8, pHalData->efuse0x3d8); + + /* waiting for PhyDMV034 support*/ + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_MANUAL_SUPPORTABILITY, &(adapter->registrypriv.phydm_ability)); + /*Add by YuChen for adaptivity init*/ + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_ADAPTIVITY, &(adapter->registrypriv.adaptivity_en)); + phydm_adaptivity_info_init(pDM_Odm, PHYDM_ADAPINFO_CARRIER_SENSE_ENABLE, (adapter->registrypriv.adaptivity_mode != 0) ? TRUE : FALSE); + phydm_adaptivity_info_init(pDM_Odm, PHYDM_ADAPINFO_TH_L2H_INI, adapter->registrypriv.adaptivity_th_l2h_ini); + phydm_adaptivity_info_init(pDM_Odm, PHYDM_ADAPINFO_TH_EDCCA_HL_DIFF, adapter->registrypriv.adaptivity_th_edcca_hl_diff); + + /*halrf info init*/ + halrf_cmn_info_init(pDM_Odm, HALRF_CMNINFO_EEPROM_THERMAL_VALUE, pHalData->eeprom_thermal_meter); + halrf_cmn_info_init(pDM_Odm, HALRF_CMNINFO_PWT_TYPE, 0); + halrf_cmn_info_init(pDM_Odm, HALRF_CMNINFO_MP_POWER_TRACKING_TYPE, pHalData->txpwr_pg_mode); + + if (rtw_odm_adaptivity_needed(adapter) == _TRUE) + rtw_odm_adaptivity_config_msg(RTW_DBGDUMP, adapter); + +#ifdef CONFIG_IQK_PA_OFF + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_IQKPAOFF, 1); +#endif + rtw_hal_update_iqk_fw_offload_cap(adapter); + #ifdef CONFIG_FW_OFFLOAD_PARAM_INIT + rtw_hal_update_param_init_fw_offload_cap(adapter); + #endif + + /* Pointer reference */ + /*Antenna diversity relative parameters*/ + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_ANT_DIV, &(pHalData->AntDivCfg)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_MP_MODE, &(adapter->registrypriv.mp_mode)); + + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_BB_OPERATION_MODE, &(pHalData->phydm_op_mode)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_TX_UNI, &(dvobj->traffic_stat.tx_bytes)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_RX_UNI, &(dvobj->traffic_stat.rx_bytes)); + + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_BAND, &(pHalData->current_band_type)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_FORCED_RATE, &(pHalData->ForcedDataRate)); + + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_SEC_CHNL_OFFSET, &(pHalData->nCur40MhzPrimeSC)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_SEC_MODE, &(adapter->securitypriv.dot11PrivacyAlgrthm)); +#ifdef CONFIG_NARROWBAND_SUPPORTING + if ((adapter->registrypriv.rtw_nb_config == RTW_NB_CONFIG_WIDTH_10) + || (adapter->registrypriv.rtw_nb_config == RTW_NB_CONFIG_WIDTH_5)) { + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_BW, &(adapter->registrypriv.rtw_nb_config)); + } + else +#endif + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_BW, &(pHalData->current_channel_bw)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_CHNL, &(pHalData->current_channel)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_NET_CLOSED, &(adapter->net_closed)); + + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_SCAN, &(pHalData->bScanInProcess)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_POWER_SAVING, &(pwrctl->bpower_saving)); + /*Add by Yuchen for phydm beamforming*/ + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_TX_TP, &(dvobj->traffic_stat.cur_tx_tp)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_RX_TP, &(dvobj->traffic_stat.cur_rx_tp)); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_ANT_TEST, &(pHalData->antenna_test)); +#ifdef CONFIG_RTL8723B + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_IS1ANTENNA, &pHalData->EEPROMBluetoothAntNum); + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_RFDEFAULTPATH, &pHalData->ant_path); +#endif /*CONFIG_RTL8723B*/ +#ifdef CONFIG_USB_HCI + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_HUBUSBMODE, &(dvobj->usb_speed)); +#endif + +#ifdef CONFIG_DYNAMIC_SOML + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_ADAPTIVE_SOML, &(adapter->registrypriv.dyn_soml_en)); +#endif +#ifdef CONFIG_RTW_PATH_DIV + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_PATH_DIV, &(adapter->registrypriv.path_div)); +#endif + odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_FCS_MODE, &(pHalData->multi_ch_switch_mode)); + + /*halrf info hook*/ + /* waiting for PhyDMV034 support*/ + halrf_cmn_info_hook(pDM_Odm, HALRF_CMNINFO_MANUAL_RF_SUPPORTABILITY, &(adapter->registrypriv.halrf_ability)); +#ifdef CONFIG_MP_INCLUDED + halrf_cmn_info_hook(pDM_Odm, HALRF_CMNINFO_CON_TX, &(adapter->mppriv.mpt_ctx.is_start_cont_tx)); + halrf_cmn_info_hook(pDM_Odm, HALRF_CMNINFO_SINGLE_TONE, &(adapter->mppriv.mpt_ctx.is_single_tone)); + halrf_cmn_info_hook(pDM_Odm, HALRF_CMNINFO_CARRIER_SUPPRESSION, &(adapter->mppriv.mpt_ctx.is_carrier_suppression)); + halrf_cmn_info_hook(pDM_Odm, HALRF_CMNINFO_MP_RATE_INDEX, &(adapter->mppriv.mpt_ctx.mpt_rate_index)); +#endif/*CONFIG_MP_INCLUDED*/ + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) + phydm_cmn_sta_info_hook(pDM_Odm, i, NULL); + + rtw_phydm_ops_func_init(pDM_Odm); + phydm_dm_early_init(pDM_Odm); + /* TODO */ + /* odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_BT_OPERATION, _FALSE); */ + /* odm_cmn_info_hook(pDM_Odm, ODM_CMNINFO_BT_DISABLE_EDCA, _FALSE); */ +} + + +static u32 edca_setting_UL[HT_IOT_PEER_MAX] = +/*UNKNOWN, REALTEK_90, REALTEK_92SE, BROADCOM,*/ +/*RALINK, ATHEROS, CISCO, MERU, MARVELL, 92U_AP, SELF_AP(DownLink/Tx) */ +{ 0x5e4322, 0xa44f, 0x5e4322, 0x5ea32b, 0x5ea422, 0x5ea322, 0x3ea430, 0x5ea42b, 0x5ea44f, 0x5e4322, 0x5e4322}; + +static u32 edca_setting_DL[HT_IOT_PEER_MAX] = +/*UNKNOWN, REALTEK_90, REALTEK_92SE, BROADCOM,*/ +/*RALINK, ATHEROS, CISCO, MERU, MARVELL, 92U_AP, SELF_AP(UpLink/Rx)*/ +{ 0xa44f, 0x5ea44f, 0x5e4322, 0x5ea42b, 0xa44f, 0xa630, 0x5ea630, 0x5ea42b, 0xa44f, 0xa42b, 0xa42b}; + +static u32 edca_setting_dl_g_mode[HT_IOT_PEER_MAX] = +/*UNKNOWN, REALTEK_90, REALTEK_92SE, BROADCOM,*/ +/*RALINK, ATHEROS, CISCO, MERU, MARVELL, 92U_AP, SELF_AP */ +{ 0x4322, 0xa44f, 0x5e4322, 0xa42b, 0x5e4322, 0x4322, 0xa42b, 0x5ea42b, 0xa44f, 0x5e4322, 0x5ea42b}; + + +struct turbo_edca_setting{ + u32 edca_ul; /* uplink, tx */ + u32 edca_dl; /* downlink, rx */ +}; + +#define TURBO_EDCA_ENT(UL, DL) {UL, DL} + +#if 0 +#define TURBO_EDCA_MODE_NUM 18 +static struct turbo_edca_setting rtw_turbo_edca[TURBO_EDCA_MODE_NUM] = { + TURBO_EDCA_ENT(0xa42b, 0xa42b), /* mode 0 */ + TURBO_EDCA_ENT(0x431c, 0x431c), /* mode 1 */ + TURBO_EDCA_ENT(0x4319, 0x4319), /* mode 2 */ + + TURBO_EDCA_ENT(0x5ea42b, 0x5ea42b), /* mode 3 */ + TURBO_EDCA_ENT(0x5e431c, 0x5e431c), /* mode 4 */ + TURBO_EDCA_ENT(0x5e4319, 0x5e4319), /* mode 5 */ + + TURBO_EDCA_ENT(0x6ea42b, 0x6ea42b), /* mode 6 */ + TURBO_EDCA_ENT(0x6e431c, 0x6e431c), /* mode 7 */ + TURBO_EDCA_ENT(0x6e4319, 0x6e4319), /* mode 8 */ + + TURBO_EDCA_ENT(0x5ea42b, 0xa42b), /* mode 9 */ + TURBO_EDCA_ENT(0x5e431c, 0x431c), /* mode 10 */ + TURBO_EDCA_ENT(0x5e4319, 0x4319), /* mode 11 */ + + TURBO_EDCA_ENT(0x6ea42b, 0xa42b), /* mode 12 */ + TURBO_EDCA_ENT(0x6e431c, 0x431c), /* mode 13 */ + TURBO_EDCA_ENT(0x6e4319, 0x4319), /* mode 14 */ + + TURBO_EDCA_ENT(0x431c, 0x5e431c), /* mode 15 */ + + TURBO_EDCA_ENT(0xa42b, 0x5ea42b), /* mode 16 */ + + TURBO_EDCA_ENT(0x138642b, 0x431c), /* mode 17 */ +}; +#else +#define TURBO_EDCA_MODE_NUM 8 +static struct turbo_edca_setting rtw_turbo_edca[TURBO_EDCA_MODE_NUM] = { + /* { UL, DL } */ + TURBO_EDCA_ENT(0x5e431c, 0x431c), /* mode 0 */ + + TURBO_EDCA_ENT(0x431c, 0x431c), /* mode 1 */ + + TURBO_EDCA_ENT(0x5e431c, 0x5e431c), /* mode 2 */ + + TURBO_EDCA_ENT(0x5ea42b, 0x5ea42b), /* mode 3 */ + + TURBO_EDCA_ENT(0x5ea42b, 0x431c), /* mode 4 */ + + TURBO_EDCA_ENT(0x6ea42b, 0x6ea42b), /* mode 5 */ + + TURBO_EDCA_ENT(0xa42b, 0xa42b), /* mode 6 */ + + TURBO_EDCA_ENT(0x5e431c, 0xa42b), /* mode 7 */ +}; +#endif + +void rtw_hal_turbo_edca(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct recv_priv *precvpriv = &(adapter->recvpriv); + struct registry_priv *pregpriv = &adapter->registrypriv; + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + /* Parameter suggested by Scott */ +#if 0 + u32 EDCA_BE_UL = edca_setting_UL[p_mgnt_info->iot_peer]; + u32 EDCA_BE_DL = edca_setting_DL[p_mgnt_info->iot_peer]; +#endif + u32 EDCA_BE_UL = 0x5ea42b; + u32 EDCA_BE_DL = 0x00a42b; + u8 ic_type = rtw_get_chip_type(adapter); + + u8 iot_peer = 0; + u8 wireless_mode = 0xFF; /* invalid value */ + u8 traffic_index; + u32 edca_param; + u64 cur_tx_bytes = 0; + u64 cur_rx_bytes = 0; + u8 bbtchange = _TRUE; + u8 is_bias_on_rx = _FALSE; + u8 is_linked = _FALSE; + u8 interface_type; + + if (hal_data->dis_turboedca == 1) + return; + + if (rtw_mi_check_status(adapter, MI_ASSOC)) + is_linked = _TRUE; + + if (is_linked != _TRUE) { + precvpriv->is_any_non_be_pkts = _FALSE; + return; + } + + if ((pregpriv->wifi_spec == 1)) { /* || (pmlmeinfo->HT_enable == 0)) */ + precvpriv->is_any_non_be_pkts = _FALSE; + return; + } + + interface_type = rtw_get_intf_type(adapter); + wireless_mode = pmlmeext->cur_wireless_mode; + + iot_peer = pmlmeinfo->assoc_AP_vendor; + + if (iot_peer >= HT_IOT_PEER_MAX) { + precvpriv->is_any_non_be_pkts = _FALSE; + return; + } + + if (ic_type == RTL8188E) { + if ((iot_peer == HT_IOT_PEER_RALINK) || (iot_peer == HT_IOT_PEER_ATHEROS)) + is_bias_on_rx = _TRUE; + } + + /* Check if the status needs to be changed. */ + if ((bbtchange) || (!precvpriv->is_any_non_be_pkts)) { + cur_tx_bytes = dvobj->traffic_stat.cur_tx_bytes; + cur_rx_bytes = dvobj->traffic_stat.cur_rx_bytes; + + /* traffic, TX or RX */ + if (is_bias_on_rx) { + if (cur_tx_bytes > (cur_rx_bytes << 2)) { + /* Uplink TP is present. */ + traffic_index = UP_LINK; + } else { + /* Balance TP is present. */ + traffic_index = DOWN_LINK; + } + } else { + if (cur_rx_bytes > (cur_tx_bytes << 2)) { + /* Downlink TP is present. */ + traffic_index = DOWN_LINK; + } else { + /* Balance TP is present. */ + traffic_index = UP_LINK; + } + } +#if 0 + if ((p_dm_odm->dm_edca_table.prv_traffic_idx != traffic_index) + || (!p_dm_odm->dm_edca_table.is_current_turbo_edca)) +#endif + { + if (interface_type == RTW_PCIE) { + EDCA_BE_UL = 0x6ea42b; + EDCA_BE_DL = 0x6ea42b; + } + + /* 92D txop can't be set to 0x3e for cisco1250 */ + if ((iot_peer == HT_IOT_PEER_CISCO) && (wireless_mode == ODM_WM_N24G)) { + EDCA_BE_DL = edca_setting_DL[iot_peer]; + EDCA_BE_UL = edca_setting_UL[iot_peer]; + } + /* merge from 92s_92c_merge temp*/ + else if ((iot_peer == HT_IOT_PEER_CISCO) && ((wireless_mode == ODM_WM_G) || (wireless_mode == (ODM_WM_B | ODM_WM_G)) || (wireless_mode == ODM_WM_A) || (wireless_mode == ODM_WM_B))) + EDCA_BE_DL = edca_setting_dl_g_mode[iot_peer]; + else if ((iot_peer == HT_IOT_PEER_AIRGO) && ((wireless_mode == ODM_WM_G) || (wireless_mode == ODM_WM_A))) + EDCA_BE_DL = 0xa630; + else if (iot_peer == HT_IOT_PEER_MARVELL) { + EDCA_BE_DL = edca_setting_DL[iot_peer]; + EDCA_BE_UL = edca_setting_UL[iot_peer]; + } else if (iot_peer == HT_IOT_PEER_ATHEROS) { + /* Set DL EDCA for Atheros peer to 0x3ea42b.*/ + /* Suggested by SD3 Wilson for ASUS TP issue.*/ + EDCA_BE_DL = edca_setting_DL[iot_peer]; + } + + if ((ic_type == RTL8812) || (ic_type == RTL8821) || (ic_type == RTL8192E) || (ic_type == RTL8192F)) { /* add 8812AU/8812AE */ + EDCA_BE_UL = 0x5ea42b; + EDCA_BE_DL = 0x5ea42b; + + RTW_DBG("8812A: EDCA_BE_UL=0x%x EDCA_BE_DL =0x%x\n", EDCA_BE_UL, EDCA_BE_DL); + } + + if (interface_type == RTW_PCIE && + ((ic_type == RTL8822B) + || (ic_type == RTL8822C) + || (ic_type == RTL8814A) || (ic_type == RTL8814B))) { + EDCA_BE_UL = 0x6ea42b; + EDCA_BE_DL = 0x6ea42b; + } + + if ((ic_type == RTL8822B) + && (interface_type == RTW_SDIO)) + EDCA_BE_DL = 0x00431c; + +#ifdef CONFIG_RTW_TPT_MODE + if ( dvobj->tpt_mode > 0 ) { + EDCA_BE_UL = dvobj->edca_be_ul; + EDCA_BE_DL = dvobj->edca_be_dl; + } +#endif /* CONFIG_RTW_TPT_MODE */ + + /* keep this condition at last check */ + if (hal_data->dis_turboedca == 2) { + + if (hal_data->edca_param_mode < TURBO_EDCA_MODE_NUM) { + + struct turbo_edca_setting param; + + param = rtw_turbo_edca[hal_data->edca_param_mode]; + + EDCA_BE_UL = param.edca_ul; + EDCA_BE_DL = param.edca_dl; + + } else { + + EDCA_BE_UL = hal_data->edca_param_mode; + EDCA_BE_DL = hal_data->edca_param_mode; + } + } + + if (traffic_index == DOWN_LINK) + edca_param = EDCA_BE_DL; + else + edca_param = EDCA_BE_UL; + +#ifdef CONFIG_EXTEND_LOWRATE_TXOP +#define TXOP_CCK1M 0x01A6 +#define TXOP_CCK2M 0x00E6 +#define TXOP_CCK5M 0x006B +#define TXOP_OFD6M 0x0066 +#define TXOP_MCS6M 0x0061 +{ + struct sta_info *psta; + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + u8 mac_id, role, current_rate_id; + + /* search all used & connect2AP macid */ + for (mac_id = 0; mac_id < macid_ctl->num; mac_id++) { + if (rtw_macid_is_used(macid_ctl, mac_id)) { + role = GET_H2CCMD_MSRRPT_PARM_ROLE(&(macid_ctl->h2c_msr[mac_id])); + if (role != H2C_MSR_ROLE_AP) + continue; + + psta = macid_ctl->sta[mac_id]; + current_rate_id = rtw_get_current_tx_rate(adapter, psta); + /* Check init tx_rate==1M and set 0x508[31:16]==0x019B(unit 32us) if it is */ + switch (current_rate_id) { + case DESC_RATE1M: + edca_param &= 0x0000FFFF; + edca_param |= (TXOP_CCK1M<<16); + break; + case DESC_RATE2M: + edca_param &= 0x0000FFFF; + edca_param |= (TXOP_CCK2M<<16); + break; + case DESC_RATE5_5M: + edca_param &= 0x0000FFFF; + edca_param |= (TXOP_CCK5M<<16); + break; + case DESC_RATE6M: + edca_param &= 0x0000FFFF; + edca_param |= (TXOP_OFD6M<<16); + break; + case DESC_RATEMCS0: + edca_param &= 0x0000FFFF; + edca_param |= (TXOP_MCS6M<<16); + break; + default: + break; + } + } + } +} +#endif /* CONFIG_EXTEND_LOWRATE_TXOP */ + +#ifdef CONFIG_RTW_CUSTOMIZE_BEEDCA + edca_param = CONFIG_RTW_CUSTOMIZE_BEEDCA; +#endif + + if ( edca_param != hal_data->ac_param_be) { + + rtw_hal_set_hwreg(adapter, HW_VAR_AC_PARAM_BE, (u8 *)(&edca_param)); + + RTW_INFO("Turbo EDCA =0x%x\n", edca_param); + } + + hal_data->prv_traffic_idx = traffic_index; + } + + hal_data->is_turbo_edca = _TRUE; + } else { + /* */ + /* Turn Off EDCA turbo here. */ + /* Restore original EDCA according to the declaration of AP. */ + /* */ + if (hal_data->is_turbo_edca) { + edca_param = hal_data->ac_param_be; + rtw_hal_set_hwreg(adapter, HW_VAR_AC_PARAM_BE, (u8 *)(&edca_param)); + hal_data->is_turbo_edca = _FALSE; + } + } + +} + +s8 rtw_dm_get_min_rssi(_adapter *adapter) +{ + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + struct sta_info *sta; + s8 min_rssi = 127, rssi; + int i; + + for (i = 0; i < MACID_NUM_SW_LIMIT; i++) { + sta = macid_ctl->sta[i]; + if (!sta || !GET_H2CCMD_MSRRPT_PARM_OPMODE(macid_ctl->h2c_msr + i) + || is_broadcast_mac_addr(sta->cmn.mac_addr)) + continue; + rssi = sta->cmn.rssi_stat.rssi; + if (rssi >= 0 && min_rssi > rssi) + min_rssi = rssi; + } + + return min_rssi == 127 ? 0 : min_rssi; +} + +s8 rtw_phydm_get_min_rssi(_adapter *adapter) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + s8 rssi_min = 0; + + rssi_min = phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_RSSI_MIN); + return rssi_min; +} + +u8 rtw_phydm_get_cur_igi(_adapter *adapter) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + u8 cur_igi = 0; + + cur_igi = phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CURR_IGI); + return cur_igi; +} + +bool rtw_phydm_get_edcca_flag(_adapter *adapter) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + bool cur_edcca_flag = 0; + + cur_edcca_flag = phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_EDCCA_FLAG); + return cur_edcca_flag; +} + +u32 rtw_phydm_get_phy_cnt(_adapter *adapter, enum phy_cnt cnt) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + if (cnt == FA_OFDM) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_FA_OFDM); + else if (cnt == FA_CCK) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_FA_CCK); + else if (cnt == FA_TOTAL) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_FA_TOTAL); + else if (cnt == CCA_OFDM) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CCA_OFDM); + else if (cnt == CCA_CCK) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CCA_CCK); + else if (cnt == CCA_ALL) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CCA_ALL); + else if (cnt == CRC32_OK_VHT) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CRC32_OK_VHT); + else if (cnt == CRC32_OK_HT) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CRC32_OK_HT); + else if (cnt == CRC32_OK_LEGACY) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CRC32_OK_LEGACY); + else if (cnt == CRC32_OK_CCK) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CRC32_OK_CCK); + else if (cnt == CRC32_ERROR_VHT) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CRC32_ERROR_VHT); + else if (cnt == CRC32_ERROR_HT) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CRC32_ERROR_HT); + else if (cnt == CRC32_ERROR_LEGACY) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CRC32_ERROR_LEGACY); + else if (cnt == CRC32_ERROR_CCK) + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CRC32_ERROR_CCK); + else + return 0; +} + +u8 rtw_phydm_is_iqk_in_progress(_adapter *adapter) +{ + u8 rts = _FALSE; + struct dm_struct *podmpriv = adapter_to_phydm(adapter); + + odm_acquire_spin_lock(podmpriv, RT_IQK_SPINLOCK); + if (podmpriv->rf_calibrate_info.is_iqk_in_progress == _TRUE) { + RTW_ERR("IQK InProgress\n"); + rts = _TRUE; + } + odm_release_spin_lock(podmpriv, RT_IQK_SPINLOCK); + + return rts; +} + +void SetHalODMVar( + PADAPTER Adapter, + HAL_ODM_VARIABLE eVariable, + void *pValue1, + BOOLEAN bSet) +{ + struct dm_struct *podmpriv = adapter_to_phydm(Adapter); + /* _irqL irqL; */ + switch (eVariable) { + case HAL_ODM_STA_INFO: { + struct sta_info *psta = (struct sta_info *)pValue1; + + if (bSet) { + RTW_INFO("### Set STA_(%d) info ###\n", psta->cmn.mac_id); + psta->cmn.dm_ctrl = STA_DM_CTRL_ACTIVE; + phydm_cmn_sta_info_hook(podmpriv, psta->cmn.mac_id, &(psta->cmn)); + } else { + RTW_INFO("### Clean STA_(%d) info ###\n", psta->cmn.mac_id); + /* _enter_critical_bh(&pHalData->odm_stainfo_lock, &irqL); */ + psta->cmn.dm_ctrl = 0; + phydm_cmn_sta_info_hook(podmpriv, psta->cmn.mac_id, NULL); + + /* _exit_critical_bh(&pHalData->odm_stainfo_lock, &irqL); */ + } + } + break; + case HAL_ODM_P2P_STATE: + odm_cmn_info_update(podmpriv, ODM_CMNINFO_WIFI_DIRECT, bSet); + break; + case HAL_ODM_WIFI_DISPLAY_STATE: + odm_cmn_info_update(podmpriv, ODM_CMNINFO_WIFI_DISPLAY, bSet); + break; + case HAL_ODM_REGULATION: + /* used to auto enable/disable adaptivity by SD7 */ + phydm_adaptivity_info_update(podmpriv, PHYDM_ADAPINFO_DOMAIN_CODE_2G, 0); + phydm_adaptivity_info_update(podmpriv, PHYDM_ADAPINFO_DOMAIN_CODE_5G, 0); + break; + case HAL_ODM_INITIAL_GAIN: { + u8 rx_gain = *((u8 *)(pValue1)); + /*printk("rx_gain:%x\n",rx_gain);*/ + if (rx_gain == 0xff) {/*restore rx gain*/ + /*odm_write_dig(podmpriv,pDigTable->backup_ig_value);*/ + odm_pause_dig(podmpriv, PHYDM_RESUME, PHYDM_PAUSE_LEVEL_0, rx_gain); + } else { + /*pDigTable->backup_ig_value = pDigTable->cur_ig_value;*/ + /*odm_write_dig(podmpriv,rx_gain);*/ + odm_pause_dig(podmpriv, PHYDM_PAUSE, PHYDM_PAUSE_LEVEL_0, rx_gain); + } + } + break; + case HAL_ODM_RX_INFO_DUMP: { + u8 cur_igi = 0; + s8 rssi_min; + void *sel; + + sel = pValue1; + cur_igi = rtw_phydm_get_cur_igi(Adapter); + rssi_min = rtw_phydm_get_min_rssi(Adapter); + + _RTW_PRINT_SEL(sel, "============ Rx Info dump ===================\n"); + _RTW_PRINT_SEL(sel, "is_linked = %d, rssi_min = %d(%%)(%d(%%)), current_igi = 0x%x\n" + , podmpriv->is_linked, rssi_min, rtw_dm_get_min_rssi(Adapter), cur_igi); + _RTW_PRINT_SEL(sel, "cnt_cck_fail = %d, cnt_ofdm_fail = %d, Total False Alarm = %d\n", + rtw_phydm_get_phy_cnt(Adapter, FA_CCK), + rtw_phydm_get_phy_cnt(Adapter, FA_OFDM), + rtw_phydm_get_phy_cnt(Adapter, FA_TOTAL)); + + if (podmpriv->is_linked) { + _RTW_PRINT_SEL(sel, "rx_rate = %s", HDATA_RATE(podmpriv->rx_rate)); + if (IS_HARDWARE_TYPE_8814A(Adapter)) + _RTW_PRINT_SEL(sel, " rssi_a = %d(%%), rssi_b = %d(%%), rssi_c = %d(%%), rssi_d = %d(%%)\n", + podmpriv->rssi_a, podmpriv->rssi_b, podmpriv->rssi_c, podmpriv->rssi_d); + else + _RTW_PRINT_SEL(sel, " rssi_a = %d(%%), rssi_b = %d(%%)\n", podmpriv->rssi_a, podmpriv->rssi_b); +#ifdef DBG_RX_SIGNAL_DISPLAY_RAW_DATA + rtw_dump_raw_rssi_info(Adapter, sel); +#endif + } + } + break; + case HAL_ODM_RX_Dframe_INFO: { + void *sel; + + sel = pValue1; + + /*_RTW_PRINT_SEL(sel , "HAL_ODM_RX_Dframe_INFO\n");*/ +#ifdef DBG_RX_DFRAME_RAW_DATA + rtw_dump_rx_dframe_info(Adapter, sel); +#endif + } + break; + +#ifdef CONFIG_ANTENNA_DIVERSITY + case HAL_ODM_ANTDIV_SELECT: { + u8 antenna = (*(u8 *)pValue1); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + /*switch antenna*/ + odm_update_rx_idle_ant(&pHalData->odmpriv, antenna); + /*RTW_INFO("==> HAL_ODM_ANTDIV_SELECT, Ant_(%s)\n", (antenna == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT");*/ + + } + break; +#endif + + default: + break; + } +} + +void GetHalODMVar( + PADAPTER Adapter, + HAL_ODM_VARIABLE eVariable, + void *pValue1, + void *pValue2) +{ + struct dm_struct *podmpriv = adapter_to_phydm(Adapter); + + switch (eVariable) { +#ifdef CONFIG_ANTENNA_DIVERSITY + case HAL_ODM_ANTDIV_SELECT: { + struct phydm_fat_struct *pDM_FatTable = &podmpriv->dm_fat_table; + *((u8 *)pValue1) = pDM_FatTable->rx_idle_ant; + } + break; +#endif + case HAL_ODM_INITIAL_GAIN: + *((u8 *)pValue1) = rtw_phydm_get_cur_igi(Adapter); + break; + default: + break; + } +} + +#ifdef RTW_HALMAC +#include "../hal_halmac.h" +#endif +bool rtw_phydm_rfe_ctrl_gpio( + _adapter *adapter, + u8 gpio_num +) +{ + #ifdef RTW_HALMAC + if(rtw_halmac_rfe_ctrl_cfg(adapter_to_dvobj(adapter), gpio_num)) + return _TRUE; + else + #endif/*RTW_HALMAC*/ + return _FALSE; +} + +enum hal_status +rtw_phydm_fw_iqk( + struct dm_struct *p_dm_odm, + u8 clear, + u8 segment +) +{ + #ifdef RTW_HALMAC + struct _ADAPTER *adapter = p_dm_odm->adapter; + + if (rtw_halmac_iqk(adapter_to_dvobj(adapter), clear, segment) == 0) + return HAL_STATUS_SUCCESS; + #endif + return HAL_STATUS_FAILURE; +} + +enum hal_status +rtw_phydm_cfg_phy_para( + struct dm_struct *p_dm_odm, + enum phydm_halmac_param config_type, + u32 offset, + u32 data, + u32 mask, + enum rf_path e_rf_path, + u32 delay_time) +{ + #ifdef RTW_HALMAC + struct _ADAPTER *adapter = p_dm_odm->adapter; + struct rtw_phy_parameter para; + + switch (config_type) { + case PHYDM_HALMAC_CMD_MAC_W8: + para.cmd = 0; /* MAC register */ + para.data.mac.offset = offset; + para.data.mac.value = data; + para.data.mac.msk = mask; + para.data.mac.msk_en = (mask) ? 1 : 0; + para.data.mac.size = 1; + break; + case PHYDM_HALMAC_CMD_MAC_W16: + para.cmd = 0; /* MAC register */ + para.data.mac.offset = offset; + para.data.mac.value = data; + para.data.mac.msk = mask; + para.data.mac.msk_en = (mask) ? 1 : 0; + para.data.mac.size = 2; + break; + case PHYDM_HALMAC_CMD_MAC_W32: + para.cmd = 0; /* MAC register */ + para.data.mac.offset = offset; + para.data.mac.value = data; + para.data.mac.msk = mask; + para.data.mac.msk_en = (mask) ? 1 : 0; + para.data.mac.size = 4; + break; + case PHYDM_HALMAC_CMD_BB_W8: + para.cmd = 1; /* BB register */ + para.data.bb.offset = offset; + para.data.bb.value = data; + para.data.bb.msk = mask; + para.data.bb.msk_en = (mask) ? 1 : 0; + para.data.bb.size = 1; + break; + case PHYDM_HALMAC_CMD_BB_W16: + para.cmd = 1; /* BB register */ + para.data.bb.offset = offset; + para.data.bb.value = data; + para.data.bb.msk = mask; + para.data.bb.msk_en = (mask) ? 1 : 0; + para.data.bb.size = 2; + break; + case PHYDM_HALMAC_CMD_BB_W32: + para.cmd = 1; /* BB register */ + para.data.bb.offset = offset; + para.data.bb.value = data; + para.data.bb.msk = mask; + para.data.bb.msk_en = (mask) ? 1 : 0; + para.data.bb.size = 4; + break; + case PHYDM_HALMAC_CMD_RF_W: + para.cmd = 2; /* RF register */ + para.data.rf.offset = offset; + para.data.rf.value = data; + para.data.rf.msk = mask; + para.data.rf.msk_en = (mask) ? 1 : 0; + if (e_rf_path == RF_PATH_A) + para.data.rf.path = 0; + else if (e_rf_path == RF_PATH_B) + para.data.rf.path = 1; + else if (e_rf_path == RF_PATH_C) + para.data.rf.path = 2; + else if (e_rf_path == RF_PATH_D) + para.data.rf.path = 3; + else + para.data.rf.path = 0; + break; + case PHYDM_HALMAC_CMD_DELAY_US: + para.cmd = 3; /* Delay */ + para.data.delay.unit = 0; /* microsecond */ + para.data.delay.value = delay_time; + break; + case PHYDM_HALMAC_CMD_DELAY_MS: + para.cmd = 3; /* Delay */ + para.data.delay.unit = 1; /* millisecond */ + para.data.delay.value = delay_time; + break; + case PHYDM_HALMAC_CMD_END: + para.cmd = 0xFF; /* End command */ + break; + default: + return HAL_STATUS_FAILURE; + } + + if (rtw_halmac_cfg_phy_para(adapter_to_dvobj(adapter), ¶)) + return HAL_STATUS_FAILURE; + #endif /*RTW_HALMAC*/ + return HAL_STATUS_SUCCESS; +} + + +#ifdef CONFIG_LPS_LCLK_WD_TIMER +void rtw_phydm_wd_lps_lclk_hdl(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(adapter); + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta = NULL; + bool is_linked = _FALSE; + + if (!rtw_is_hw_init_completed(adapter)) + return; + + if (rtw_mi_check_status(adapter, MI_ASSOC)) + is_linked = _TRUE; + + if (is_linked == _FALSE) + return; + + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) + return; + + odm_cmn_info_update(&pHalData->odmpriv, ODM_CMNINFO_LINK, is_linked); + + phydm_watchdog_lps_32k(&pHalData->odmpriv); + +#ifdef CONFIG_LPS_PG + if (pwrpriv->lps_level == LPS_PG) { + if (rtw_hal_set_lps_pg_info_cmd(adapter) == _FAIL) + RTW_INFO(FUNC_ADPT_FMT": Send PG H2C command Fail! \n", + FUNC_ADPT_ARG(adapter)); + } +#endif /* CONFIG_LPS_PG */ +} + +void rtw_phydm_watchdog_in_lps_lclk(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct sta_priv *pstapriv = &adapter->stapriv; + u8 cur_igi = 0; + s8 min_rssi = 0; + + if (!rtw_is_hw_init_completed(adapter)) + return; + + cur_igi = rtw_phydm_get_cur_igi(adapter); + min_rssi = rtw_dm_get_min_rssi(adapter); + /*RTW_INFO("%s "ADPT_FMT" cur_ig_value=%d, min_rssi = %d\n", __func__, ADPT_ARG(adapter), cur_igi, min_rssi);*/ + + if (min_rssi <= 0) + return; + + if ((cur_igi > min_rssi + 5) || + (cur_igi < min_rssi - 5)) { +#ifdef CONFIG_LPS + rtw_dm_in_lps_wk_cmd(adapter); +#endif + } +} +#endif /*CONFIG_LPS_LCLK_WD_TIMER*/ + +void dump_sta_traffic(void *sel, _adapter *adapter, struct sta_info *psta) +{ + struct ra_sta_info *ra_info; + u8 curr_sgi = _FALSE; + u32 tx_tp_mbips, rx_tp_mbips, bi_tp_mbips; + + if (!psta) + return; + RTW_PRINT_SEL(sel, "\n"); + RTW_PRINT_SEL(sel, "====== mac_id : %d [" MAC_FMT "] ======\n", + psta->cmn.mac_id, MAC_ARG(psta->cmn.mac_addr)); + + if (is_client_associated_to_ap(psta->padapter)) + RTW_PRINT_SEL(sel, "BCN counts : %d (per-%d second), DTIM Period:%d\n", + rtw_get_bcn_cnt(psta->padapter) / 2, 1, rtw_get_bcn_dtim_period(psta->padapter)); + + ra_info = &psta->cmn.ra_info; + curr_sgi = rtw_get_current_tx_sgi(adapter, psta); + RTW_PRINT_SEL(sel, "tx_rate : %s(%s) rx_rate : %s, rx_rate_bmc : %s, rssi : %d %%\n" + , HDATA_RATE(rtw_get_current_tx_rate(adapter, psta)), (curr_sgi) ? "S" : "L" + , HDATA_RATE((psta->curr_rx_rate & 0x7F)), HDATA_RATE((psta->curr_rx_rate_bmc & 0x7F)), psta->cmn.rssi_stat.rssi + ); + + if (0) { + RTW_PRINT_SEL(sel, "tx_bytes:%llu(%llu - %llu)\n" + , psta->sta_stats.tx_bytes - psta->sta_stats.last_tx_bytes + , psta->sta_stats.tx_bytes, psta->sta_stats.last_tx_bytes + ); + RTW_PRINT_SEL(sel, "rx_uc_bytes:%llu(%llu - %llu)\n" + , sta_rx_uc_bytes(psta) - sta_last_rx_uc_bytes(psta) + , sta_rx_uc_bytes(psta), sta_last_rx_uc_bytes(psta) + ); + RTW_PRINT_SEL(sel, "rx_mc_bytes:%llu(%llu - %llu)\n" + , psta->sta_stats.rx_mc_bytes - psta->sta_stats.last_rx_mc_bytes + , psta->sta_stats.rx_mc_bytes, psta->sta_stats.last_rx_mc_bytes + ); + RTW_PRINT_SEL(sel, "rx_bc_bytes:%llu(%llu - %llu)\n" + , psta->sta_stats.rx_bc_bytes - psta->sta_stats.last_rx_bc_bytes + , psta->sta_stats.rx_bc_bytes, psta->sta_stats.last_rx_bc_bytes + ); + } + + _RTW_PRINT_SEL(sel, "RTW: [TP] "); + tx_tp_mbips = psta->sta_stats.tx_tp_kbits >> 10; + rx_tp_mbips = psta->sta_stats.rx_tp_kbits >> 10; + bi_tp_mbips = tx_tp_mbips + rx_tp_mbips; + + if (tx_tp_mbips) + _RTW_PRINT_SEL(sel, "Tx : %d(Mbps) ", tx_tp_mbips); + else + _RTW_PRINT_SEL(sel, "Tx : %d(Kbps) ", psta->sta_stats.tx_tp_kbits); + + if (rx_tp_mbips) + _RTW_PRINT_SEL(sel, "Rx : %d(Mbps) ", rx_tp_mbips); + else + _RTW_PRINT_SEL(sel, "Rx : %d(Kbps) ", psta->sta_stats.rx_tp_kbits); + + if (bi_tp_mbips) + _RTW_PRINT_SEL(sel, "Total : %d(Mbps)\n", bi_tp_mbips); + else + _RTW_PRINT_SEL(sel, "Total : %d(Kbps)\n", psta->sta_stats.tx_tp_kbits + psta->sta_stats.rx_tp_kbits); + + + _RTW_PRINT_SEL(sel, "RTW: [Smooth TP] "); + tx_tp_mbips = psta->sta_stats.smooth_tx_tp_kbits >> 10; + rx_tp_mbips = psta->sta_stats.smooth_rx_tp_kbits >> 10; + bi_tp_mbips = tx_tp_mbips + rx_tp_mbips; + if (tx_tp_mbips) + _RTW_PRINT_SEL(sel, "Tx : %d(Mbps) ", tx_tp_mbips); + else + _RTW_PRINT_SEL(sel, "Tx : %d(Kbps) ", psta->sta_stats.smooth_tx_tp_kbits); + + if (rx_tp_mbips) + _RTW_PRINT_SEL(sel, "Rx : %d(Mbps) ", rx_tp_mbips); + else + _RTW_PRINT_SEL(sel, "Rx : %d(Kbps) ", psta->sta_stats.smooth_rx_tp_kbits); + + if (bi_tp_mbips) + _RTW_PRINT_SEL(sel, "Total : %d(Mbps)\n", bi_tp_mbips); + else + _RTW_PRINT_SEL(sel, "Total : %d(Kbps)\n", psta->sta_stats.smooth_tx_tp_kbits + psta->sta_stats.rx_tp_kbits); + + #if 0 + RTW_PRINT_SEL(sel, "Moving-AVG TP {Tx,Rx,Total} = { %d , %d , %d } Mbps\n\n", + (psta->cmn.tx_moving_average_tp << 3), (psta->cmn.rx_moving_average_tp << 3), + (psta->cmn.tx_moving_average_tp + psta->cmn.rx_moving_average_tp) << 3); + #endif +} + +void dump_sta_info(void *sel, struct sta_info *psta) +{ + struct ra_sta_info *ra_info; + u8 curr_tx_sgi = _FALSE; + u8 curr_tx_rate = 0; + + if (!psta) + return; + + ra_info = &psta->cmn.ra_info; + + RTW_PRINT_SEL(sel, "============ STA [" MAC_FMT "] ===================\n", + MAC_ARG(psta->cmn.mac_addr)); + RTW_PRINT_SEL(sel, "mac_id : %d\n", psta->cmn.mac_id); + RTW_PRINT_SEL(sel, "wireless_mode : 0x%02x\n", psta->wireless_mode); + RTW_PRINT_SEL(sel, "mimo_type : %d\n", psta->cmn.mimo_type); + RTW_PRINT_SEL(sel, "static smps : %s\n", (psta->cmn.sm_ps == SM_PS_STATIC) ? "Y" : "N"); + RTW_PRINT_SEL(sel, "bw_mode : %s, ra_bw_mode : %s\n", + ch_width_str(psta->cmn.bw_mode), ch_width_str(ra_info->ra_bw_mode)); + RTW_PRINT_SEL(sel, "rate_id : %d\n", ra_info->rate_id); + RTW_PRINT_SEL(sel, "rssi : %d (%%), rssi_level : %d\n", psta->cmn.rssi_stat.rssi, ra_info->rssi_level); + RTW_PRINT_SEL(sel, "is_support_sgi : %s, is_vht_enable : %s\n", + (ra_info->is_support_sgi) ? "Y" : "N", (ra_info->is_vht_enable) ? "Y" : "N"); + RTW_PRINT_SEL(sel, "disable_ra : %s, disable_pt : %s\n", + (ra_info->disable_ra) ? "Y" : "N", (ra_info->disable_pt) ? "Y" : "N"); + RTW_PRINT_SEL(sel, "is_noisy : %s\n", (ra_info->is_noisy) ? "Y" : "N"); + RTW_PRINT_SEL(sel, "txrx_state : %d\n", ra_info->txrx_state);/*0: uplink, 1:downlink, 2:bi-direction*/ + + curr_tx_sgi = rtw_get_current_tx_sgi(psta->padapter, psta); + curr_tx_rate = rtw_get_current_tx_rate(psta->padapter, psta); + RTW_PRINT_SEL(sel, "curr_tx_rate : %s (%s)\n", + HDATA_RATE(curr_tx_rate), (curr_tx_sgi) ? "S" : "L"); + RTW_PRINT_SEL(sel, "curr_tx_bw : %s\n", ch_width_str(ra_info->curr_tx_bw)); + RTW_PRINT_SEL(sel, "curr_retry_ratio : %d\n", ra_info->curr_retry_ratio); + RTW_PRINT_SEL(sel, "ra_mask : 0x%016llx\n\n", ra_info->ramask); +} + +void rtw_phydm_ra_registed(_adapter *adapter, struct sta_info *psta) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + + if (psta == NULL) { + RTW_ERR(FUNC_ADPT_FMT" sta is NULL\n", FUNC_ADPT_ARG(adapter)); + rtw_warn_on(1); + return; + } + + if (psta->cmn.mac_id >= macid_ctl->num) + return; + + phydm_ra_registed(&hal_data->odmpriv, psta->cmn.mac_id, psta->cmn.rssi_stat.rssi); + dump_sta_info(RTW_DBGDUMP, psta); +} + +static void init_phydm_info(_adapter *adapter) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + struct dm_struct *phydm = &(hal_data->odmpriv); + + odm_cmn_info_init(phydm, ODM_CMNINFO_FW_VER, hal_data->firmware_version); + odm_cmn_info_init(phydm, ODM_CMNINFO_FW_SUB_VER, hal_data->firmware_sub_version); +} + +#ifdef CONFIG_CTRL_TXSS_BY_TP +void rtw_phydm_trx_cfg(_adapter *adapter, bool tx_1ss) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + enum bb_path txpath = BB_PATH_AB; + enum bb_path rxpath = BB_PATH_AB; + /*is_2tx = _FALSE for 8822B, or BB_PATH_AUTO for PATH_DIVERSITY for 8822B*/ + enum bb_path txpath_1ss = BB_PATH_A; + + rtw_hal_get_trx_path(adapter_to_dvobj(adapter), NULL, &txpath, &rxpath); + txpath = (tx_1ss) ? BB_PATH_A : txpath; + + if (phydm_api_trx_mode(adapter_to_phydm(adapter), txpath, rxpath, txpath_1ss) == FALSE) + RTW_ERR("%s failed\n", __func__); +} +#endif + +u8 rtw_hal_runtime_trx_path_decision(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + enum bb_path txpath; + enum bb_path rxpath; + int i; + u8 rst = _FAIL; + + rtw_hal_get_trx_path(adapter_to_dvobj(adapter), NULL, &txpath, &rxpath); + if (!txpath) { + RTW_ERR("%s tx_path_bmp is empty\n", __func__); + rtw_warn_on(1); + goto exit; + } + if (!rxpath) { + RTW_ERR("%s rx_path_bmp is empty\n", __func__); + rtw_warn_on(1); + goto exit; + } + + tx_path_nss_set_default(hal_data->txpath_nss, hal_data->txpath_num_nss + , GET_HAL_TX_PATH_BMP(adapter)); + +#if defined(CONFIG_RTL8192F) || defined(CONFIG_RTL8822B) ||defined(CONFIG_RTL8822C) +{ + enum bb_path txpath_1ss; + + if (txpath == BB_PATH_AB) { + switch (hal_data->max_tx_cnt) { + case 2: + #ifdef CONFIG_RTW_TX_NPATH_EN + if (adapter->registrypriv.tx_npath == 1) + txpath_1ss = BB_PATH_AB; + else + #endif + #ifdef CONFIG_RTW_PATH_DIV + if (adapter->registrypriv.path_div == 1) /* path diversity, support 2sts TX */ + txpath_1ss = BB_PATH_AUTO; + else + #endif + txpath_1ss = BB_PATH_A; + break; + case 1: + #ifdef CONFIG_RTW_PATH_DIV + if (adapter->registrypriv.path_div == 1) /* path diversity, no support 2sts TX */ + txpath = txpath_1ss = BB_PATH_AUTO; + else + #endif + txpath = txpath_1ss = BB_PATH_A; + break; + default: + RTW_ERR("%s invalid max_tx_cnt:%u\n", __func__ + , hal_data->max_tx_cnt); + rtw_warn_on(1); + goto exit; + } + } else + txpath_1ss = txpath; + + if (hal_data->txpath_nss[0] != txpath_1ss) { + hal_data->txpath_nss[0] = txpath_1ss; + if (txpath_1ss == BB_PATH_AUTO) + hal_data->txpath_num_nss[0] = 1; + else { + hal_data->txpath_num_nss[0] = 0; + for (i = 0; i < RF_PATH_MAX; i++) { + if (txpath_1ss & BIT(i)) + hal_data->txpath_num_nss[0]++; + } + } + } +} +#elif defined(CONFIG_RTL8814B) +{ + /* 8814B is always full-TX */ + tx_path_nss_set_full_tx(hal_data->txpath_nss, hal_data->txpath_num_nss, txpath); +} +#elif defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8192E) +{ + #ifdef CONFIG_RTW_TX_NPATH_EN + if (adapter->registrypriv.tx_npath == 1) + tx_path_nss_set_full_tx(hal_data->txpath_nss, hal_data->txpath_num_nss, txpath); + #endif +} +#endif + + hal_data->txpath = txpath; + hal_data->rxpath = rxpath; + dump_hal_runtime_trx_mode(RTW_DBGDUMP, adapter); + rst = _SUCCESS; + +exit: + return rst; +} + +/* +* trx_mode init - 8822B / 8822C / 8192F +* 1ssNTx - 8192E / 8812A / 8822B / 8822C / 8192F +* Path-diversity - 8822B / 8822C / 8192F +* PHYDM API - phydm_api_trx_mode +*/ +static u8 rtw_phydm_config_trx_path(_adapter *adapter) +{ + u8 rst = _SUCCESS; + +#if defined(CONFIG_RTL8192F) || defined(CONFIG_RTL8822B) ||defined(CONFIG_RTL8822C) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + enum bb_path txpath = hal_data->txpath; + enum bb_path rxpath = hal_data->rxpath; + enum bb_path txpath_1ss = hal_data->txpath_nss[0]; + + if (phydm_api_trx_mode(adapter_to_phydm(adapter), txpath, rxpath, txpath_1ss) == FALSE) { + RTW_ERR("%s txpath=0x%x, rxpath=0x%x, txpath_1ss=0x%x fail\n", __func__ + , txpath, rxpath, txpath_1ss); + rtw_warn_on(1); + rst = _FAIL; + } +} +#elif defined(CONFIG_RTL8814B) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + enum bb_path txpath = hal_data->txpath; + enum bb_path rxpath = hal_data->rxpath; + + if (txpath == BB_PATH_ABCD && rxpath == BB_PATH_ABCD) + rst = config_phydm_trx_mode_8814b(adapter_to_phydm(adapter), txpath, rxpath); + else + rst = config_phydm_trx_mode_ext_8814b(adapter_to_phydm(adapter), txpath, + rxpath, + txpath, txpath, txpath); + if (rst == FALSE) { + RTW_ERR("%s txpath=0x%x, rxpath=0x%x fail\n", __func__ + , txpath, rxpath); + rtw_warn_on(1); + rst = _FAIL; + } +} +#elif defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8192E) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + if (hal_data->txpath_num_nss[0] == 2) + phydm_tx_2path(adapter_to_phydm(adapter)); +} +#endif + + return rst; +} + +void rtw_phydm_init(_adapter *adapter) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + struct dm_struct *phydm = &(hal_data->odmpriv); + + rtw_phydm_config_trx_path(adapter); + init_phydm_info(adapter); + hal_data->phydm_init_result = odm_dm_init(phydm); + +#ifdef CONFIG_CUSTOMER01_SMART_ANTENNA + phydm_pathb_q_matrix_rotate_en(phydm); +#endif +} + +bool rtw_phydm_set_crystal_cap(_adapter *adapter, u8 crystal_cap) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + struct dm_struct *phydm = &(hal_data->odmpriv); + + return phydm_set_crystal_cap_reg(phydm, crystal_cap); +} + +#ifdef CONFIG_LPS_PG +/* +static void _lps_pg_state_update(_adapter *adapter) +{ + u8 is_in_lpspg = _FALSE; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(adapter); + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct sta_priv *pstapriv = &adapter->stapriv; + struct sta_info *psta = NULL; + + if ((pwrpriv->lps_level == LPS_PG) && (pwrpriv->pwr_mode != PS_MODE_ACTIVE) && (pwrpriv->rpwm <= PS_STATE_S2)) + is_in_lpspg = _TRUE; + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + + if (psta) + psta->cmn.ra_info.disable_ra = (is_in_lpspg) ? _TRUE : _FALSE; +} +*/ +void rtw_phydm_lps_pg_hdl(_adapter *adapter, struct sta_info *sta, bool in_lpspg) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + /*u8 rate_id;*/ + + if(sta == NULL) { + RTW_ERR("%s sta is null\n", __func__); + rtw_warn_on(1); + return; + } + + if (in_lpspg) { + sta->cmn.ra_info.disable_ra = _TRUE; + sta->cmn.ra_info.disable_pt = _TRUE; + /*TODO : DRV fix tx rate*/ + /*rate_id = phydm_get_rate_from_rssi_lv(phydm, sta->cmn.mac_id);*/ + } else { + sta->cmn.ra_info.disable_ra = _FALSE; + sta->cmn.ra_info.disable_pt = _FALSE; + } + + rtw_phydm_ra_registed(adapter, sta); +} +#endif + +/*#define DBG_PHYDM_STATE_CHK*/ + + +static u8 _rtw_phydm_rfk_condition_check(_adapter *adapter, u8 is_scaning, u8 ifs_linked) +{ + u8 rfk_allowed = _TRUE; + + #ifdef CONFIG_SKIP_RFK_IN_DM + rfk_allowed = _FALSE; + if (0) + RTW_ERR("[RFK-CHK] RF-K not allowed due to CONFIG_SKIP_RFK_IN_DM\n"); + return rfk_allowed; + #endif + + #ifdef CONFIG_MCC_MODE + /*not in MCC State*/ + if (MCC_EN(adapter) && + rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) { + rfk_allowed = _FALSE; + if (0) + RTW_INFO("[RFK-CHK] RF-K not allowed due to doing MCC\n"); + return rfk_allowed; + } + #endif + + #if defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW) + + #endif + + if (ifs_linked) { + if (is_scaning) { + rfk_allowed = _FALSE; + RTW_DBG("[RFK-CHK] RF-K not allowed due to ifaces under site-survey\n"); + } + else { + rfk_allowed = rtw_mi_stayin_union_ch_chk(adapter) ? _TRUE : _FALSE; + if (rfk_allowed == _FALSE) + RTW_ERR("[RFK-CHK] RF-K not allowed due to ld_iface not stayin union ch\n"); + } + } + + return rfk_allowed; +} + +#if ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1)) +static u8 _rtw_phydm_iqk_segment_chk(_adapter *adapter, u8 ifs_linked) +{ + u8 iqk_sgt = _FALSE; + +#if 0 + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + if (ifs_linked && (dvobj->traffic_stat.cur_tx_tp > 2 || dvobj->traffic_stat.cur_rx_tp > 2)) + rst = _TRUE; +#else + if (ifs_linked) + iqk_sgt = _TRUE; +#endif + return iqk_sgt; +} +#endif + +/*check the tx low rate while unlinked to any AP;for pwr tracking */ +static u8 _rtw_phydm_pwr_tracking_rate_check(_adapter *adapter) +{ + int i; + _adapter *iface; + u8 if_tx_rate = 0xFF; + u8 tx_rate = 0xFF; + struct mlme_ext_priv *pmlmeext = NULL; + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(adapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + pmlmeext = &(iface->mlmeextpriv); + if ((iface) && rtw_is_adapter_up(iface)) { +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_role(&(iface)->wdinfo, P2P_ROLE_DISABLE)) + if_tx_rate = IEEE80211_OFDM_RATE_6MB; + else +#endif + if_tx_rate = pmlmeext->tx_rate; + + if (if_tx_rate < tx_rate) { + /*5G limit ofdm rate*/ + if (pHalData->current_channel > 14) { + if (!IS_CCK_RATE(if_tx_rate)) + tx_rate = if_tx_rate; + } else { + tx_rate = if_tx_rate; + } + } + RTW_DBG("%s i=%d if_tx_rate =0x%x\n", __func__, i, if_tx_rate); + } + } + + /*suggest by RF James,unlinked setting ofdm rate*/ + if (tx_rate == 0xFF) + tx_rate = IEEE80211_OFDM_RATE_6MB; + + RTW_DBG("%s tx_low_rate (unlinked to any AP)=0x%x\n", __func__, tx_rate); + return tx_rate; +} + +#ifdef CONFIG_DYNAMIC_SOML +void rtw_dyn_soml_byte_update(_adapter *adapter, u8 data_rate, u32 size) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + phydm_soml_bytes_acq(phydm, data_rate, size); +} + +void rtw_dyn_soml_para_set(_adapter *adapter, u8 train_num, u8 intvl, + u8 period, u8 delay) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + phydm_adaptive_soml_para_set(phydm, train_num, intvl, period, delay); + RTW_INFO("%s.\n", __func__); +} + +void rtw_dyn_soml_config(_adapter *adapter) +{ + RTW_INFO("%s.\n", __func__); + + if (adapter->registrypriv.dyn_soml_en == 1) { + /* Must after phydm_adaptive_soml_init() */ + rtw_hal_set_hwreg(adapter , HW_VAR_SET_SOML_PARAM , NULL); + RTW_INFO("dyn_soml_en = 1\n"); + } else { + if (adapter->registrypriv.dyn_soml_en == 2) { + rtw_dyn_soml_para_set(adapter, + adapter->registrypriv.dyn_soml_train_num, + adapter->registrypriv.dyn_soml_interval, + adapter->registrypriv.dyn_soml_period, + adapter->registrypriv.dyn_soml_delay); + RTW_INFO("dyn_soml_en = 2\n"); + RTW_INFO("dyn_soml_en, param = %d, %d, %d, %d\n", + adapter->registrypriv.dyn_soml_train_num, + adapter->registrypriv.dyn_soml_interval, + adapter->registrypriv.dyn_soml_period, + adapter->registrypriv.dyn_soml_delay); + } else if (adapter->registrypriv.dyn_soml_en == 0) { + RTW_INFO("dyn_soml_en = 0\n"); + } else + RTW_ERR("%s, wrong setting: dyn_soml_en = %d\n", __func__, + adapter->registrypriv.dyn_soml_en); + } +} +#endif + +void rtw_phydm_set_rrsr(_adapter *adapter, u32 rrsr_value, bool write_rrsr) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + u32 temp_rrsr =0xFFFFFFFF; + + if (adapter->registrypriv.set_rrsr_value != 0xFFFFFFFF) + temp_rrsr = adapter->registrypriv.set_rrsr_value; + else + temp_rrsr = rrsr_value; + + odm_cmn_info_update(phydm, ODM_CMNINFO_RRSR_VAL, temp_rrsr); + if(write_rrsr) + phydm_rrsr_set_register(phydm, temp_rrsr); +} +void rtw_phydm_dyn_rrsr_en(_adapter *adapter, bool en_rrsr) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + phydm_rrsr_en(phydm, en_rrsr); +} +void rtw_phydm_read_efuse(_adapter *adapter) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + struct dm_struct *phydm = &(hal_data->odmpriv); + + /*PHYDM API - thermal trim*/ + phydm_get_thermal_trim_offset(phydm); + /*PHYDM API - power trim*/ + phydm_get_power_trim_offset(phydm); +} + +#ifdef CONFIG_LPS_PWR_TRACKING +void rtw_phydm_pwr_tracking_directly(_adapter *adapter) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + u8 rfk_forbidden = _TRUE; + u8 is_linked = _FALSE; + + if (rtw_mi_check_status(adapter, MI_ASSOC)) + is_linked = _TRUE; + + rfk_forbidden = (_rtw_phydm_rfk_condition_check(adapter, hal_data->bScanInProcess, is_linked) == _TRUE) ? _FALSE : _TRUE; + halrf_cmn_info_set(&hal_data->odmpriv, HALRF_CMNINFO_RFK_FORBIDDEN, rfk_forbidden); + + odm_txpowertracking_direct_ce(&hal_data->odmpriv); +} +#endif + +void rtw_phydm_watchdog(_adapter *adapter, bool in_lps) +{ + u8 bLinked = _FALSE; + u8 bsta_state = _FALSE; + u8 bBtDisabled = _TRUE; + u8 rfk_forbidden = _FALSE; + #if ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1)) + u8 segment_iqk = _FALSE; + #endif + u8 tx_unlinked_low_rate = 0xFF; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(adapter); + + if (!rtw_is_hw_init_completed(adapter)) { + RTW_DBG("%s skip due to hw_init_completed == FALSE\n", __func__); + return; + } + if (rtw_mi_check_fwstate(adapter, WIFI_UNDER_SURVEY)) + pHalData->bScanInProcess = _TRUE; + else + pHalData->bScanInProcess = _FALSE; + + if (rtw_mi_check_status(adapter, MI_ASSOC)) { + bLinked = _TRUE; + if (rtw_mi_check_status(adapter, MI_STA_LINKED)) + bsta_state = _TRUE; + } + + odm_cmn_info_update(&pHalData->odmpriv, ODM_CMNINFO_LINK, bLinked); + odm_cmn_info_update(&pHalData->odmpriv, ODM_CMNINFO_STATION_STATE, bsta_state); + + #ifdef CONFIG_BT_COEXIST + bBtDisabled = rtw_btcoex_IsBtDisabled(adapter); + odm_cmn_info_update(&pHalData->odmpriv, ODM_CMNINFO_BT_ENABLED, + (bBtDisabled == _TRUE) ? _FALSE : _TRUE); + #else + odm_cmn_info_update(&pHalData->odmpriv, ODM_CMNINFO_BT_ENABLED, _FALSE); + #endif /* CONFIG_BT_COEXIST */ + + rfk_forbidden = (_rtw_phydm_rfk_condition_check(adapter, pHalData->bScanInProcess, bLinked) == _TRUE) ? _FALSE : _TRUE; + halrf_cmn_info_set(&pHalData->odmpriv, HALRF_CMNINFO_RFK_FORBIDDEN, rfk_forbidden); + + #if ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1)) + segment_iqk = _rtw_phydm_iqk_segment_chk(adapter, bLinked); + halrf_cmn_info_set(&pHalData->odmpriv, HALRF_CMNINFO_IQK_SEGMENT, segment_iqk); + #endif + #ifdef DBG_PHYDM_STATE_CHK + RTW_INFO("%s rfk_forbidden = %s, segment_iqk = %s\n", + __func__, (rfk_forbidden) ? "Y" : "N", (segment_iqk) ? "Y" : "N"); + #endif + + if (bLinked == _FALSE) { + tx_unlinked_low_rate = _rtw_phydm_pwr_tracking_rate_check(adapter); + halrf_cmn_info_set(&pHalData->odmpriv, HALRF_CMNINFO_RATE_INDEX, tx_unlinked_low_rate); + } + + /*if (!rtw_mi_stayin_union_band_chk(adapter)) { + #ifdef DBG_PHYDM_STATE_CHK + RTW_ERR("Not stay in union band, skip phydm\n"); + #endif + goto _exit; + }*/ + + #ifdef CONFIG_TDMADIG + rtw_phydm_tdmadig(adapter, TDMADIG_NON_INIT); + #endif/*CONFIG_TDMADIG*/ + + if (in_lps) + phydm_watchdog_lps(&pHalData->odmpriv); + else + phydm_watchdog(&pHalData->odmpriv); + + #ifdef CONFIG_RTW_ACS + rtw_acs_update_current_info(adapter); + #endif + + return; +} + + diff --git a/hal/hal_dm.h b/hal/hal_dm.h new file mode 100644 index 0000000..863ffb7 --- /dev/null +++ b/hal/hal_dm.h @@ -0,0 +1,121 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_DM_H__ +#define __HAL_DM_H__ + +#define adapter_to_phydm(adapter) (&(GET_HAL_DATA(adapter)->odmpriv)) +#define dvobj_to_phydm(dvobj) adapter_to_phydm(dvobj_get_primary_adapter(dvobj)) +#ifdef CONFIG_TDMADIG +void rtw_phydm_tdmadig(_adapter *adapter, u8 state); +#endif +void rtw_phydm_priv_init(_adapter *adapter); +void Init_ODM_ComInfo(_adapter *adapter); +void rtw_phydm_init(_adapter *adapter); + +void rtw_hal_turbo_edca(_adapter *adapter); +u8 rtw_phydm_is_iqk_in_progress(_adapter *adapter); + +void GetHalODMVar( + PADAPTER Adapter, + HAL_ODM_VARIABLE eVariable, + void *pValue1, + void *pValue2); +void SetHalODMVar( + PADAPTER Adapter, + HAL_ODM_VARIABLE eVariable, + void *pValue1, + BOOLEAN bSet); + +void rtw_phydm_ra_registed(_adapter *adapter, struct sta_info *psta); + +#ifdef CONFIG_DYNAMIC_SOML +void rtw_dyn_soml_byte_update(_adapter *adapter, u8 data_rate, u32 size); +void rtw_dyn_soml_para_set(_adapter *adapter, u8 train_num, u8 intvl, + u8 period, u8 delay); +void rtw_dyn_soml_config(_adapter *adapter); +#endif +void rtw_phydm_set_rrsr(_adapter *adapter, u32 rrsr_value, bool write_rrsr); +void rtw_phydm_dyn_rrsr_en(_adapter *adapter, bool en_rrsr); +void rtw_phydm_watchdog(_adapter *adapter, bool in_lps); + +void rtw_hal_update_iqk_fw_offload_cap(_adapter *adapter); +void dump_sta_info(void *sel, struct sta_info *psta); +void dump_sta_traffic(void *sel, _adapter *adapter, struct sta_info *psta); + +void rtw_hal_phydm_cal_trigger(_adapter *adapter); +#ifdef CONFIG_DBG_RF_CAL +void rtw_hal_iqk_test(_adapter *adapter, bool recovery, bool clear, bool segment); +void rtw_hal_lck_test(_adapter *adapter); +#endif + +s8 rtw_dm_get_min_rssi(_adapter *adapter); +s8 rtw_phydm_get_min_rssi(_adapter *adapter); +u8 rtw_phydm_get_cur_igi(_adapter *adapter); +bool rtw_phydm_get_edcca_flag(_adapter *adapter); + + +#ifdef CONFIG_LPS_LCLK_WD_TIMER +extern void phydm_rssi_monitor_check(void *p_dm_void); + +void rtw_phydm_wd_lps_lclk_hdl(_adapter *adapter); +void rtw_phydm_watchdog_in_lps_lclk(_adapter *adapter); +#endif +#ifdef CONFIG_TDMADIG +enum rtw_tdmadig_state{ + TDMADIG_INIT, + TDMADIG_NON_INIT, +}; +#endif +enum phy_cnt { + FA_OFDM, + FA_CCK, + FA_TOTAL, + CCA_OFDM, + CCA_CCK, + CCA_ALL, + CRC32_OK_VHT, + CRC32_OK_HT, + CRC32_OK_LEGACY, + CRC32_OK_CCK, + CRC32_ERROR_VHT, + CRC32_ERROR_HT, + CRC32_ERROR_LEGACY, + CRC32_ERROR_CCK, +}; +u32 rtw_phydm_get_phy_cnt(_adapter *adapter, enum phy_cnt cnt); +#if ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1) \ + || (RTL8723F_SUPPORT == 1)) +void rtw_phydm_iqk_trigger(_adapter *adapter); +#endif +void rtw_phydm_read_efuse(_adapter *adapter); +bool rtw_phydm_set_crystal_cap(_adapter *adapter, u8 crystal_cap); + +#ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR +void rtw_phydm_set_dyntxpwr(_adapter *adapter, u8 *desc, u8 mac_id); +#endif + +#ifdef CONFIG_LPS_PG +void rtw_phydm_lps_pg_hdl(_adapter *adapter, struct sta_info *sta, bool in_lpspg); +#endif +#ifdef CONFIG_LPS_PWR_TRACKING +void rtw_phydm_pwr_tracking_directly(_adapter *adapter); +#endif + +#ifdef CONFIG_CTRL_TXSS_BY_TP +void rtw_phydm_trx_cfg(_adapter *adapter, bool tx_1ss); +#endif +u8 rtw_hal_runtime_trx_path_decision(_adapter *adapter); +bool rtw_phydm_rfe_ctrl_gpio(_adapter *adapter, u8 gpio_num); +#endif /* __HAL_DM_H__ */ diff --git a/hal/hal_dm_acs.c b/hal/hal_dm_acs.c new file mode 100644 index 0000000..c619612 --- /dev/null +++ b/hal/hal_dm_acs.c @@ -0,0 +1,577 @@ +/****************************************************************************** + * + * Copyright(c) 2014 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include +#include + + +#if defined(CONFIG_RTW_ACS) || defined(CONFIG_BACKGROUND_NOISE_MONITOR) +static void _rtw_bss_nums_count(_adapter *adapter, u8 *pbss_nums) +{ + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + _list *plist, *phead; + _irqL irqL; + int chan_idx = -1; + + if (pbss_nums == NULL) { + RTW_ERR("%s pbss_nums is null pointer\n", __func__); + return; + } + _rtw_memset(pbss_nums, 0, MAX_CHANNEL_NUM); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + phead = get_list_head(queue); + plist = get_next(phead); + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (!pnetwork) + break; + chan_idx = rtw_chset_search_ch(adapter_to_chset(adapter), pnetwork->network.Configuration.DSConfig); + if ((chan_idx == -1) || (chan_idx >= MAX_CHANNEL_NUM)) { + RTW_ERR("%s can't get chan_idx(CH:%d)\n", + __func__, pnetwork->network.Configuration.DSConfig); + chan_idx = 0; + } + /*if (pnetwork->network.Reserved[0] != BSS_TYPE_PROB_REQ)*/ + + pbss_nums[chan_idx]++; + + plist = get_next(plist); + } + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); +} + +u8 rtw_get_ch_num_by_idx(_adapter *adapter, u8 idx) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + RT_CHANNEL_INFO *pch_set = rfctl->channel_set; + u8 max_chan_nums = rfctl->max_chan_nums; + + if (idx >= max_chan_nums) + return 0; + return pch_set[idx].ChannelNum; +} +#endif /*defined(CONFIG_RTW_ACS) || defined(CONFIG_BACKGROUND_NOISE_MONITOR)*/ + + +#ifdef CONFIG_RTW_ACS +void rtw_acs_version_dump(void *sel, _adapter *adapter) +{ + _RTW_PRINT_SEL(sel, "RTK_ACS VER_%d\n", RTK_ACS_VERSION); +} +u8 rtw_phydm_clm_ratio(_adapter *adapter) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_CLM_RATIO); +} +u8 rtw_phydm_nhm_ratio(_adapter *adapter) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_NHM_ENV_RATIO); +} + +u8 rtw_phydm_nhm_noise_pwr(_adapter *adapter) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + return phydm_cmn_info_query(phydm, (enum phydm_info_query) PHYDM_INFO_NHM_PWR); +} + +void rtw_acs_reset(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct auto_chan_sel *pacs = &hal_data->acs; + + _rtw_memset(pacs, 0, sizeof(struct auto_chan_sel)); + #ifdef CONFIG_RTW_ACS_DBG + rtw_acs_adv_reset(adapter); + #endif /*CONFIG_RTW_ACS_DBG*/ +} + +#ifdef CONFIG_RTW_ACS_DBG +u8 rtw_is_acs_igi_valid(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct auto_chan_sel *pacs = &hal_data->acs; + + if ((pacs->igi) && ((pacs->igi >= 0x1E) || (pacs->igi < 0x60))) + return _TRUE; + + return _FALSE; +} +void rtw_acs_adv_setting(_adapter *adapter, RT_SCAN_TYPE scan_type, u16 scan_time, u8 igi, u8 bw) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct auto_chan_sel *pacs = &hal_data->acs; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + + pacs->scan_type = scan_type; + pacs->scan_time = scan_time; + pacs->igi = igi; + pacs->bw = bw; + RTW_INFO("[ACS] ADV setting - scan_type:%c, ch_ms:%d(ms), igi:0x%02x, bw:%d\n", + pacs->scan_type ? 'A' : 'P', pacs->scan_time, pacs->igi, pacs->bw); +} +void rtw_acs_adv_reset(_adapter *adapter) +{ + rtw_acs_adv_setting(adapter, SCAN_ACTIVE, 0, 0, 0); +} +#endif /*CONFIG_RTW_ACS_DBG*/ + +void rtw_acs_trigger(_adapter *adapter, u16 scan_time_ms, u8 scan_chan, enum NHM_PID pid) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct dm_struct *phydm = adapter_to_phydm(adapter); +#if (RTK_ACS_VERSION == 3) + struct clm_para_info clm_para; + struct nhm_para_info nhm_para; + struct env_trig_rpt trig_rpt; + + scan_time_ms -= 10; + + init_acs_clm(clm_para, scan_time_ms); + + if (pid == NHM_PID_IEEE_11K_HIGH) + init_11K_high_nhm(nhm_para, scan_time_ms); + else if (pid == NHM_PID_IEEE_11K_LOW) + init_11K_low_nhm(nhm_para, scan_time_ms); + else + init_acs_nhm(nhm_para, scan_time_ms); + + hal_data->acs.trig_rst = phydm_env_mntr_trigger(phydm, &nhm_para, &clm_para, &trig_rpt); + if (hal_data->acs.trig_rst == (NHM_SUCCESS | CLM_SUCCESS)) { + hal_data->acs.trig_rpt.clm_rpt_stamp = trig_rpt.clm_rpt_stamp; + hal_data->acs.trig_rpt.nhm_rpt_stamp = trig_rpt.nhm_rpt_stamp; + /*RTW_INFO("[ACS] trigger success (rst = 0x%02x, clm_stamp:%d, nhm_stamp:%d)\n", + hal_data->acs.trig_rst, hal_data->acs.trig_rpt.clm_rpt_stamp, hal_data->acs.trig_rpt.nhm_rpt_stamp);*/ + } else + RTW_ERR("[ACS] trigger failed (rst = 0x%02x)\n", hal_data->acs.trig_rst); +#else + phydm_ccx_monitor_trigger(phydm, scan_time_ms); +#endif + + hal_data->acs.trigger_ch = scan_chan; + hal_data->acs.triggered = _TRUE; + + #ifdef CONFIG_RTW_ACS_DBG + RTW_INFO("[ACS] Trigger CH:%d, Times:%d\n", hal_data->acs.trigger_ch, scan_time_ms); + #endif +} +void rtw_acs_get_rst(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct dm_struct *phydm = adapter_to_phydm(adapter); + int chan_idx = -1; + u8 cur_chan = hal_data->acs.trigger_ch; + + if (cur_chan == 0) + return; + + if (!hal_data->acs.triggered) + return; + + chan_idx = rtw_chset_search_ch(adapter_to_chset(adapter), cur_chan); + if ((chan_idx == -1) || (chan_idx >= MAX_CHANNEL_NUM)) { + RTW_ERR("[ACS] %s can't get chan_idx(CH:%d)\n", __func__, cur_chan); + return; + } +#if (RTK_ACS_VERSION == 3) + if (!(hal_data->acs.trig_rst == (NHM_SUCCESS | CLM_SUCCESS))) { + RTW_ERR("[ACS] get_rst return, due to acs trigger failed\n"); + return; + } + + { + struct env_mntr_rpt rpt = {0}; + u8 rst; + + rst = phydm_env_mntr_result(phydm, &rpt); + if ((rst == (NHM_SUCCESS | CLM_SUCCESS)) && + (rpt.clm_rpt_stamp == hal_data->acs.trig_rpt.clm_rpt_stamp) && + (rpt.nhm_rpt_stamp == hal_data->acs.trig_rpt.nhm_rpt_stamp)){ + hal_data->acs.clm_ratio[chan_idx] = rpt.clm_ratio; + hal_data->acs.nhm_ratio[chan_idx] = rpt.nhm_env_ratio; + hal_data->acs.env_mntr_rpt[chan_idx] = (rpt.nhm_noise_pwr -100); + _rtw_memcpy(&hal_data->acs.nhm[chan_idx][0], rpt.nhm_result, NHM_RPT_NUM); + + /*RTW_INFO("[ACS] get_rst success (rst = 0x%02x, clm_stamp:%d:%d, nhm_stamp:%d:%d)\n", + rst, + hal_data->acs.trig_rpt.clm_rpt_stamp, rpt.clm_rpt_stamp, + hal_data->acs.trig_rpt.nhm_rpt_stamp, rpt.nhm_rpt_stamp);*/ + } else { + RTW_ERR("[ACS] get_rst failed (rst = 0x%02x, clm_stamp:%d:%d, nhm_stamp:%d:%d)\n", + rst, + hal_data->acs.trig_rpt.clm_rpt_stamp, rpt.clm_rpt_stamp, + hal_data->acs.trig_rpt.nhm_rpt_stamp, rpt.nhm_rpt_stamp); + } + } + +#else + phydm_ccx_monitor_result(phydm); + + hal_data->acs.clm_ratio[chan_idx] = rtw_phydm_clm_ratio(adapter); + hal_data->acs.nhm_ratio[chan_idx] = rtw_phydm_nhm_ratio(adapter); +#endif + hal_data->acs.triggered = _FALSE; + #ifdef CONFIG_RTW_ACS_DBG + RTW_INFO("[ACS] Result CH:%d, CLM:%d NHM:%d\n", + cur_chan, hal_data->acs.clm_ratio[chan_idx], hal_data->acs.nhm_ratio[chan_idx]); + RTW_INFO("[ACS] Result NHM(dBm):%d\n", + hal_data->acs.env_mntr_rpt[chan_idx] ); + #endif +} + +void _rtw_phydm_acs_select_best_chan(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + u8 ch_idx; + u8 ch_idx_24g = 0xFF, ch_idx_5g = 0xFF; + u8 min_itf_24g = 0xFF, min_itf_5g = 0xFF; + u8 *pbss_nums = hal_data->acs.bss_nums; + u8 *pclm_ratio = hal_data->acs.clm_ratio; + u8 *pnhm_ratio = hal_data->acs.nhm_ratio; + u8 *pinterference_time = hal_data->acs.interference_time; + u8 max_chan_nums = rfctl->max_chan_nums; + + for (ch_idx = 0; ch_idx < max_chan_nums; ch_idx++) { + if (pbss_nums[ch_idx]) + pinterference_time[ch_idx] = (pclm_ratio[ch_idx] / 2) + (pnhm_ratio[ch_idx] / 2); + else + pinterference_time[ch_idx] = (pclm_ratio[ch_idx] / 3) + ((pnhm_ratio[ch_idx] * 2) / 3); + + if (rtw_get_ch_num_by_idx(adapter, ch_idx) < 14) { + if (pinterference_time[ch_idx] < min_itf_24g) { + min_itf_24g = pinterference_time[ch_idx]; + ch_idx_24g = ch_idx; + } + } else { + if (pinterference_time[ch_idx] < min_itf_5g) { + min_itf_5g = pinterference_time[ch_idx]; + ch_idx_5g = ch_idx; + } + } + } + if (ch_idx_24g != 0xFF) + hal_data->acs.best_chan_24g = rtw_get_ch_num_by_idx(adapter, ch_idx_24g); + + if (ch_idx_5g != 0xFF) + hal_data->acs.best_chan_5g = rtw_get_ch_num_by_idx(adapter, ch_idx_5g); + + hal_data->acs.trigger_ch = 0; +} + +void rtw_acs_info_dump(void *sel, _adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + u8 max_chan_nums = rfctl->max_chan_nums; + u8 ch_idx, ch_num; + + _RTW_PRINT_SEL(sel, "========== ACS (VER-%d) ==========\n", RTK_ACS_VERSION); + _RTW_PRINT_SEL(sel, "Best 24G Channel:%d\n", hal_data->acs.best_chan_24g); + _RTW_PRINT_SEL(sel, "Best 5G Channel:%d\n\n", hal_data->acs.best_chan_5g); + + #ifdef CONFIG_RTW_ACS_DBG + _RTW_PRINT_SEL(sel, "Advanced setting - scan_type:%c, ch_ms:%d(ms), igi:0x%02x, bw:%d\n", + hal_data->acs.scan_type ? 'A' : 'P', hal_data->acs.scan_time, hal_data->acs.igi, hal_data->acs.bw); + + _RTW_PRINT_SEL(sel, "BW 20MHz\n"); + _RTW_PRINT_SEL(sel, "%5s %3s %3s %3s(%%) %3s(%%) %3s\n", + "Index", "CH", "BSS", "CLM", "NHM", "ITF"); + + for (ch_idx = 0; ch_idx < max_chan_nums; ch_idx++) { + ch_num = rtw_get_ch_num_by_idx(adapter, ch_idx); + _RTW_PRINT_SEL(sel, "%5d %3d %3d %6d %6d %3d\n", + ch_idx, ch_num, hal_data->acs.bss_nums[ch_idx], + hal_data->acs.clm_ratio[ch_idx], + hal_data->acs.nhm_ratio[ch_idx], + hal_data->acs.interference_time[ch_idx]); + } + #endif +} +void rtw_acs_select_best_chan(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + _rtw_bss_nums_count(adapter, hal_data->acs.bss_nums); + _rtw_phydm_acs_select_best_chan(adapter); + rtw_acs_info_dump(RTW_DBGDUMP, adapter); +} + +void rtw_acs_start(_adapter *adapter) +{ + rtw_acs_reset(adapter); + if (GET_ACS_STATE(adapter) != ACS_ENABLE) + SET_ACS_STATE(adapter, ACS_ENABLE); +} +void rtw_acs_stop(_adapter *adapter) +{ + SET_ACS_STATE(adapter, ACS_DISABLE); +} + + +u8 rtw_acs_get_clm_ratio_by_ch_num(_adapter *adapter, u8 chan) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int chan_idx = -1; + + chan_idx = rtw_chset_search_ch(adapter_to_chset(adapter), chan); + if ((chan_idx == -1) || (chan_idx >= MAX_CHANNEL_NUM)) { + RTW_ERR("[ACS] Get CLM fail, can't get chan_idx(CH:%d)\n", chan); + return 0; + } + + return hal_data->acs.clm_ratio[chan_idx]; +} +u8 rtw_acs_get_clm_ratio_by_ch_idx(_adapter *adapter, u8 ch_idx) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + if (ch_idx >= MAX_CHANNEL_NUM) { + RTW_ERR("%s [ACS] ch_idx(%d) is invalid\n", __func__, ch_idx); + return 0; + } + + return hal_data->acs.clm_ratio[ch_idx]; +} +u8 rtw_acs_get_nhm_ratio_by_ch_num(_adapter *adapter, u8 chan) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int chan_idx = -1; + + chan_idx = rtw_chset_search_ch(adapter_to_chset(adapter), chan); + if ((chan_idx == -1) || (chan_idx >= MAX_CHANNEL_NUM)) { + RTW_ERR("[ACS] Get NHM fail, can't get chan_idx(CH:%d)\n", chan); + return 0; + } + + return hal_data->acs.nhm_ratio[chan_idx]; +} +u8 rtw_acs_get_nhm_noise_pwr_by_ch_idx(_adapter *adapter, u8 ch_idx) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + if (ch_idx >= MAX_CHANNEL_NUM) { + RTW_ERR("%s [ACS] ch_idx(%d) is invalid\n", __func__, ch_idx); + return 0; + } + + return hal_data->acs.env_mntr_rpt[ch_idx]; +} + +u8 rtw_acs_get_num_ratio_by_ch_idx(_adapter *adapter, u8 ch_idx) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + if (ch_idx >= MAX_CHANNEL_NUM) { + RTW_ERR("%s [ACS] ch_idx(%d) is invalid\n", __func__, ch_idx); + return 0; + } + + return hal_data->acs.nhm_ratio[ch_idx]; +} +void rtw_acs_chan_info_dump(void *sel, _adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + u8 max_chan_nums = rfctl->max_chan_nums; + u8 ch_idx, ch_num; + u8 utilization; + + _RTW_PRINT_SEL(sel, "BW 20MHz\n"); + _RTW_PRINT_SEL(sel, "%5s %3s %7s(%%) %12s(%%) %11s(%%) %9s(%%) %8s(%%)\n", + "Index", "CH", "Quality", "Availability", "Utilization", + "WIFI Util", "Interference Util"); + + for (ch_idx = 0; ch_idx < max_chan_nums; ch_idx++) { + ch_num = rtw_get_ch_num_by_idx(adapter, ch_idx); + utilization = hal_data->acs.clm_ratio[ch_idx] + hal_data->acs.nhm_ratio[ch_idx]; + _RTW_PRINT_SEL(sel, "%5d %3d %7d %12d %12d %12d %12d\n", + ch_idx, ch_num, + (100-hal_data->acs.interference_time[ch_idx]), + (100-utilization), + utilization, + hal_data->acs.clm_ratio[ch_idx], + hal_data->acs.nhm_ratio[ch_idx]); + } +} +void rtw_acs_current_info_dump(void *sel, _adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u8 ch, cen_ch, bw, offset; + + _RTW_PRINT_SEL(sel, "========== ACS (VER-%d) ==========\n", RTK_ACS_VERSION); + + ch = rtw_get_oper_ch(adapter); + bw = rtw_get_oper_bw(adapter); + offset = rtw_get_oper_choffset(adapter); + + _RTW_PRINT_SEL(sel, "Current Channel:%d\n", ch); + if ((bw == CHANNEL_WIDTH_80) ||(bw == CHANNEL_WIDTH_40)) { + cen_ch = rtw_get_center_ch(ch, bw, offset); + _RTW_PRINT_SEL(sel, "Center Channel:%d\n", cen_ch); + } + + _RTW_PRINT_SEL(sel, "Current BW %s\n", ch_width_str(bw)); + if (0) + _RTW_PRINT_SEL(sel, "Current IGI 0x%02x\n", rtw_phydm_get_cur_igi(adapter)); + _RTW_PRINT_SEL(sel, "CLM:%d, NHM:%d\n\n", + hal_data->acs.cur_ch_clm_ratio, hal_data->acs.cur_ch_nhm_ratio); +} + +void rtw_acs_update_current_info(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + hal_data->acs.cur_ch_clm_ratio = rtw_phydm_clm_ratio(adapter); + hal_data->acs.cur_ch_nhm_ratio = rtw_phydm_nhm_ratio(adapter); + + #ifdef CONFIG_RTW_ACS_DBG + rtw_acs_current_info_dump(RTW_DBGDUMP, adapter); + #endif +} +#endif /*CONFIG_RTW_ACS*/ + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR +void rtw_noise_monitor_version_dump(void *sel, _adapter *adapter) +{ + _RTW_PRINT_SEL(sel, "RTK_NOISE_MONITOR VER_%d\n", RTK_NOISE_MONITOR_VERSION); +} +void rtw_nm_enable(_adapter *adapter) +{ + SET_NM_STATE(adapter, NM_ENABLE); +} +void rtw_nm_disable(_adapter *adapter) +{ + SET_NM_STATE(adapter, NM_DISABLE); +} +void rtw_noise_info_dump(void *sel, _adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + u8 max_chan_nums = rfctl->max_chan_nums; + u8 ch_idx, ch_num; + + _RTW_PRINT_SEL(sel, "========== NM (VER-%d) ==========\n", RTK_NOISE_MONITOR_VERSION); + + _RTW_PRINT_SEL(sel, "%5s %3s %3s %10s", "Index", "CH", "BSS", "Noise(dBm)\n"); + + _rtw_bss_nums_count(adapter, hal_data->nm.bss_nums); + + for (ch_idx = 0; ch_idx < max_chan_nums; ch_idx++) { + ch_num = rtw_get_ch_num_by_idx(adapter, ch_idx); + _RTW_PRINT_SEL(sel, "%5d %3d %3d %10d\n", + ch_idx, ch_num, hal_data->nm.bss_nums[ch_idx], + hal_data->nm.noise[ch_idx]); + } +} + +void rtw_noise_measure(_adapter *adapter, u8 chan, u8 is_pause_dig, u8 igi_value, u32 max_time) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct dm_struct *phydm = &hal_data->odmpriv; + int chan_idx = -1; + s16 noise = 0; + + #ifdef DBG_NOISE_MONITOR + RTW_INFO("[NM] chan(%d)-PauseDIG:%s, IGIValue:0x%02x, max_time:%d (ms)\n", + chan, (is_pause_dig) ? "Y" : "N", igi_value, max_time); + #endif + + chan_idx = rtw_chset_search_ch(adapter_to_chset(adapter), chan); + if ((chan_idx == -1) || (chan_idx >= MAX_CHANNEL_NUM)) { + RTW_ERR("[NM] Get noise fail, can't get chan_idx(CH:%d)\n", chan); + return; + } + noise = odm_inband_noise_monitor(phydm, is_pause_dig, igi_value, max_time); /*dBm*/ + + hal_data->nm.noise[chan_idx] = noise; + + #ifdef DBG_NOISE_MONITOR + RTW_INFO("[NM] %s chan_%d, noise = %d (dBm)\n", __func__, chan, hal_data->nm.noise[chan_idx]); + + RTW_INFO("[NM] noise_a = %d, noise_b = %d noise_all:%d\n", + phydm->noise_level.noise[RF_PATH_A], + phydm->noise_level.noise[RF_PATH_B], + phydm->noise_level.noise_all); + #endif /*DBG_NOISE_MONITOR*/ +} + +s16 rtw_noise_query_by_chan_num(_adapter *adapter, u8 chan) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + s16 noise = 0; + int chan_idx = -1; + + chan_idx = rtw_chset_search_ch(adapter_to_chset(adapter), chan); + if ((chan_idx == -1) || (chan_idx >= MAX_CHANNEL_NUM)) { + RTW_ERR("[NM] Get noise fail, can't get chan_idx(CH:%d)\n", chan); + return noise; + } + noise = hal_data->nm.noise[chan_idx]; + + #ifdef DBG_NOISE_MONITOR + RTW_INFO("[NM] %s chan_%d, noise = %d (dBm)\n", __func__, chan, noise); + #endif/*DBG_NOISE_MONITOR*/ + return noise; +} +s16 rtw_noise_query_by_chan_idx(_adapter *adapter, u8 ch_idx) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + s16 noise = 0; + + if (ch_idx >= MAX_CHANNEL_NUM) { + RTW_ERR("[NM] %s ch_idx(%d) is invalid\n", __func__, ch_idx); + return noise; + } + noise = hal_data->nm.noise[ch_idx]; + + #ifdef DBG_NOISE_MONITOR + RTW_INFO("[NM] %s ch_idx %d, noise = %d (dBm)\n", __func__, ch_idx, noise); + #endif/*DBG_NOISE_MONITOR*/ + return noise; +} + +s16 rtw_noise_measure_curchan(_adapter *padapter) +{ + s16 noise = 0; + u8 igi_value = 0x1E; + u32 max_time = 100;/* ms */ + u8 is_pause_dig = _TRUE; + u8 cur_chan = rtw_get_oper_ch(padapter); + + if (rtw_linked_check(padapter) == _FALSE) + return noise; + + rtw_ps_deny(padapter, PS_DENY_IOCTL); + LeaveAllPowerSaveModeDirect(padapter); + rtw_noise_measure(padapter, cur_chan, is_pause_dig, igi_value, max_time); + noise = rtw_noise_query_by_chan_num(padapter, cur_chan); + rtw_ps_deny_cancel(padapter, PS_DENY_IOCTL); + + return noise; +} +#endif /*CONFIG_BACKGROUND_NOISE_MONITOR*/ + diff --git a/hal/hal_dm_acs.h b/hal/hal_dm_acs.h new file mode 100644 index 0000000..ba6e136 --- /dev/null +++ b/hal/hal_dm_acs.h @@ -0,0 +1,173 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_DM_ACS_H__ +#define __HAL_DM_ACS_H__ +#ifdef CONFIG_RTW_ACS +#define RTK_ACS_VERSION 3 + +#if (RTK_ACS_VERSION == 3) +enum NHM_PID { + NHM_PID_ACS, + NHM_PID_IEEE_11K_HIGH, + NHM_PID_IEEE_11K_LOW, +}; + +#define init_clm_param(clm, app, lv, time) \ + do {\ + clm.clm_app = app;\ + clm.clm_lv = lv;\ + clm.mntr_time = time;\ + } while (0) + +#define init_nhm_param(nhm, txon, cca, cnt_opt, app, lv, time) \ + do {\ + nhm.incld_txon = txon;\ + nhm.incld_cca = cca;\ + nhm.div_opt = cnt_opt;\ + nhm.nhm_app = app;\ + nhm.nhm_lv = lv;\ + nhm.mntr_time = time;\ + } while (0) + + +#define init_acs_clm(clm, time) \ + init_clm_param(clm, CLM_ACS, CLM_LV_2, time) + +#define init_acs_nhm(nhm, time) \ + init_nhm_param(nhm, NHM_EXCLUDE_TXON, NHM_EXCLUDE_CCA, NHM_CNT_ALL, NHM_ACS, NHM_LV_2, time) + +#define init_11K_high_nhm(nhm, time) \ + init_nhm_param(nhm, NHM_EXCLUDE_TXON, NHM_EXCLUDE_CCA, NHM_CNT_ALL, IEEE_11K_HIGH, NHM_LV_2, time) + +#define init_11K_low_nhm(nhm, time) \ + init_nhm_param(nhm, NHM_EXCLUDE_TXON, NHM_EXCLUDE_CCA, NHM_CNT_ALL, IEEE_11K_LOW, NHM_LV_2, time) + + +#endif /*(RTK_ACS_VERSION == 3)*/ +void rtw_acs_version_dump(void *sel, _adapter *adapter); +extern void phydm_ccx_monitor_trigger(void *p_dm_void, u16 monitor_time); +extern void phydm_ccx_monitor_result(void *p_dm_void); + +#define GET_ACS_STATE(padapter) (ATOMIC_READ(&GET_HAL_DATA(padapter)->acs.state)) +#define SET_ACS_STATE(padapter, set_state) (ATOMIC_SET(&GET_HAL_DATA(padapter)->acs.state, set_state)) +#define IS_ACS_ENABLE(padapter) ((GET_ACS_STATE(padapter) == ACS_ENABLE) ? _TRUE : _FALSE) + +enum ACS_STATE { + ACS_DISABLE, + ACS_ENABLE, +}; + +#define ACS_BW_20M BIT(0) +#define ACS_BW_40M BIT(1) +#define ACS_BW_80M BIT(2) +#define ACS_BW_160M BIT(3) + +struct auto_chan_sel { + ATOMIC_T state; + u8 trigger_ch; + bool triggered; + u8 clm_ratio[MAX_CHANNEL_NUM]; + u8 nhm_ratio[MAX_CHANNEL_NUM]; + s8 env_mntr_rpt[MAX_CHANNEL_NUM]; + #if (RTK_ACS_VERSION == 3) + u8 nhm[MAX_CHANNEL_NUM][NHM_RPT_NUM]; + #endif + u8 bss_nums[MAX_CHANNEL_NUM]; + u8 interference_time[MAX_CHANNEL_NUM]; + u8 cur_ch_clm_ratio; + u8 cur_ch_nhm_ratio; + u8 best_chan_5g; + u8 best_chan_24g; + + #if (RTK_ACS_VERSION == 3) + u8 trig_rst; + struct env_trig_rpt trig_rpt; + #endif + + #ifdef CONFIG_RTW_ACS_DBG + RT_SCAN_TYPE scan_type; + u16 scan_time; + u8 igi; + u8 bw; + #endif +}; + +#define rtw_acs_get_best_chan_24g(adapter) (GET_HAL_DATA(adapter)->acs.best_chan_24g) +#define rtw_acs_get_best_chan_5g(adapter) (GET_HAL_DATA(adapter)->acs.best_chan_5g) + +#ifdef CONFIG_RTW_ACS_DBG +#define rtw_is_acs_passiv_scan(adapter) (((GET_HAL_DATA(adapter)->acs.scan_type) == SCAN_PASSIVE) ? _TRUE : _FALSE) + +#define rtw_acs_get_adv_st(adapter) (GET_HAL_DATA(adapter)->acs.scan_time) +#define rtw_is_acs_st_valid(adapter) ((GET_HAL_DATA(adapter)->acs.scan_time) ? _TRUE : _FALSE) + +#define rtw_acs_get_adv_igi(adapter) (GET_HAL_DATA(adapter)->acs.igi) +u8 rtw_is_acs_igi_valid(_adapter *adapter); + +#define rtw_acs_get_adv_bw(adapter) (GET_HAL_DATA(adapter)->acs.bw) + +void rtw_acs_adv_setting(_adapter *adapter, RT_SCAN_TYPE scan_type, u16 scan_time, u8 igi, u8 bw); +void rtw_acs_adv_reset(_adapter *adapter); +#endif + +u8 rtw_acs_get_clm_ratio_by_ch_num(_adapter *adapter, u8 chan); +u8 rtw_acs_get_clm_ratio_by_ch_idx(_adapter *adapter, u8 ch_idx); +u8 rtw_acs_get_nhm_ratio_by_ch_num(_adapter *adapter, u8 chan); +u8 rtw_acs_get_nhm_noise_pwr_by_ch_idx(_adapter *adapter, u8 ch_idx); +u8 rtw_acs_get_num_ratio_by_ch_idx(_adapter *adapter, u8 ch_idx); + +u8 rtw_phydm_clm_ratio(_adapter *adapter); +u8 rtw_phydm_nhm_ratio(_adapter *adapter); +u8 rtw_phydm_nhm_noise_pwr(_adapter *adapter); + +void rtw_acs_reset(_adapter *adapter); +void rtw_acs_trigger(_adapter *adapter, u16 scan_time_ms, u8 scan_chan, enum NHM_PID pid); +void rtw_acs_get_rst(_adapter *adapter); +void rtw_acs_select_best_chan(_adapter *adapter); +void rtw_acs_info_dump(void *sel, _adapter *adapter); +void rtw_acs_update_current_info(_adapter *adapter); +void rtw_acs_chan_info_dump(void *sel, _adapter *adapter); +void rtw_acs_current_info_dump(void *sel, _adapter *adapter); + +void rtw_acs_start(_adapter *adapter); +void rtw_acs_stop(_adapter *adapter); + +#endif /*CONFIG_RTW_ACS*/ + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR +#define RTK_NOISE_MONITOR_VERSION 3 +#define GET_NM_STATE(padapter) (ATOMIC_READ(&GET_HAL_DATA(padapter)->nm.state)) +#define SET_NM_STATE(padapter, set_state) (ATOMIC_SET(&GET_HAL_DATA(padapter)->nm.state, set_state)) +#define IS_NM_ENABLE(padapter) ((GET_NM_STATE(padapter) == NM_ENABLE) ? _TRUE : _FALSE) + +enum NM_STATE { + NM_DISABLE, + NM_ENABLE, +}; + +struct noise_monitor { + ATOMIC_T state; + s16 noise[MAX_CHANNEL_NUM]; + u8 bss_nums[MAX_CHANNEL_NUM]; +}; +void rtw_nm_enable(_adapter *adapter); +void rtw_nm_disable(_adapter *adapter); +void rtw_noise_measure(_adapter *adapter, u8 chan, u8 is_pause_dig, u8 igi_value, u32 max_time); +s16 rtw_noise_query_by_chan_num(_adapter *adapter, u8 chan); +s16 rtw_noise_query_by_chan_idx(_adapter *adapter, u8 ch_idx); +s16 rtw_noise_measure_curchan(_adapter *padapter); +void rtw_noise_info_dump(void *sel, _adapter *adapter); +#endif +#endif /* __HAL_DM_ACS_H__ */ diff --git a/hal/hal_halmac.c b/hal/hal_halmac.c new file mode 100644 index 0000000..aa1bbf9 --- /dev/null +++ b/hal/hal_halmac.c @@ -0,0 +1,5927 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _HAL_HALMAC_C_ + +#include /* PADAPTER, struct dvobj_priv, SDIO_ERR_VAL8 and etc. */ +#include /* efuse, PHAL_DATA_TYPE and etc. */ +#include "hal_halmac.h" /* dvobj_to_halmac() and ect. */ + +/* + * HALMAC take return value 0 for fail and 1 for success to replace + * _FALSE/_TRUE after V1_04_09 + */ +#define RTW_HALMAC_FAIL 0 +#define RTW_HALMAC_SUCCESS 1 + +#define DEFAULT_INDICATOR_TIMELMT 1000 /* ms */ +#define MSG_PREFIX "[HALMAC]" + +#define RTW_HALMAC_DLFW_MEM_NO_STOP_TX +#define RTW_HALMAC_FILTER_DRV_C2H /* Block C2H owner=driver */ + +/* + * Driver API for HALMAC operations + */ + +#ifdef CONFIG_SDIO_HCI +#include + +static u8 _halmac_mac_reg_page0_chk(const char *func, struct dvobj_priv *dvobj, u32 offset) +{ +#if defined(CONFIG_IO_CHECK_IN_ANA_LOW_CLK) && defined(CONFIG_LPS_LCLK) + struct pwrctrl_priv *pwrpriv = &dvobj->pwrctl_priv; + u32 mac_reg_offset = 0; + + if (pwrpriv->pwr_mode == PS_MODE_ACTIVE) + return _TRUE; + + if (pwrpriv->lps_level == LPS_NORMAL) + return _TRUE; + + if (pwrpriv->rpwm >= PS_STATE_S2) + return _TRUE; + + if (offset & (WLAN_IOREG_DEVICE_ID << 13)) { /*WLAN_IOREG_OFFSET*/ + mac_reg_offset = offset & HALMAC_WLAN_MAC_REG_MSK; + if (mac_reg_offset < 0x100) { + RTW_ERR(FUNC_ADPT_FMT + "access MAC REG -0x%04x in PS-mode:0x%02x (rpwm:0x%02x, lps_level:0x%02x)\n", + FUNC_ADPT_ARG(dvobj_get_primary_adapter(dvobj)), mac_reg_offset, + pwrpriv->pwr_mode, pwrpriv->rpwm, pwrpriv->lps_level); + rtw_warn_on(1); + return _FALSE; + } + } +#endif + return _TRUE; +} + +static u8 _halmac_sdio_cmd52_read(void *p, u32 offset) +{ + struct dvobj_priv *d; + u8 val; + u8 ret; + + + d = (struct dvobj_priv *)p; + _halmac_mac_reg_page0_chk(__func__, d, offset); + ret = rtw_sdio_read_cmd52(d, offset, &val, 1); + if (_FAIL == ret) { + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + return SDIO_ERR_VAL8; + } + + return val; +} + +static void _halmac_sdio_cmd52_write(void *p, u32 offset, u8 val) +{ + struct dvobj_priv *d; + u8 ret; + + + d = (struct dvobj_priv *)p; + _halmac_mac_reg_page0_chk(__func__, d, offset); + ret = rtw_sdio_write_cmd52(d, offset, &val, 1); + if (_FAIL == ret) + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); +} + +static u8 _halmac_sdio_reg_read_8(void *p, u32 offset) +{ + struct dvobj_priv *d; + u8 *pbuf; + u8 val; + u8 ret; + + + d = (struct dvobj_priv *)p; + val = SDIO_ERR_VAL8; + _halmac_mac_reg_page0_chk(__func__, d, offset); + pbuf = rtw_zmalloc(1); + if (!pbuf) + return val; + + ret = rtw_sdio_read_cmd53(d, offset, pbuf, 1); + if (ret == _FAIL) { + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + goto exit; + } + + val = *pbuf; + +exit: + rtw_mfree(pbuf, 1); + + return val; +} + +static u16 _halmac_sdio_reg_read_16(void *p, u32 offset) +{ + struct dvobj_priv *d; + u8 *pbuf; + u16 val; + u8 ret; + + + d = (struct dvobj_priv *)p; + val = SDIO_ERR_VAL16; + _halmac_mac_reg_page0_chk(__func__, d, offset); + pbuf = rtw_zmalloc(2); + if (!pbuf) + return val; + + ret = rtw_sdio_read_cmd53(d, offset, pbuf, 2); + if (ret == _FAIL) { + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + goto exit; + } + + val = le16_to_cpu(*(u16 *)pbuf); + +exit: + rtw_mfree(pbuf, 2); + + return val; +} + +static u32 _halmac_sdio_reg_read_32(void *p, u32 offset) +{ + struct dvobj_priv *d; + u8 *pbuf; + u32 val; + u8 ret; + + + d = (struct dvobj_priv *)p; + val = SDIO_ERR_VAL32; + _halmac_mac_reg_page0_chk(__func__, d, offset); + pbuf = rtw_zmalloc(4); + if (!pbuf) + return val; + + ret = rtw_sdio_read_cmd53(d, offset, pbuf, 4); + if (ret == _FAIL) { + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + goto exit; + } + + val = le32_to_cpu(*(u32 *)pbuf); + +exit: + rtw_mfree(pbuf, 4); + + return val; +} + +static u8 _halmac_sdio_reg_read_n(void *p, u32 offset, u32 size, u8 *data) +{ + struct dvobj_priv *d = (struct dvobj_priv *)p; + u8 *pbuf; + u8 ret; + u8 rst = RTW_HALMAC_FAIL; + u32 sdio_read_size; + + + if (!data) + return rst; + + sdio_read_size = RND4(size); + sdio_read_size = rtw_sdio_cmd53_align_size(d, sdio_read_size); + + pbuf = rtw_zmalloc(sdio_read_size); + if (!pbuf) + return rst; + + ret = rtw_sdio_read_cmd53(d, offset, pbuf, sdio_read_size); + if (ret == _FAIL) { + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + goto exit; + } + + _rtw_memcpy(data, pbuf, size); + rst = RTW_HALMAC_SUCCESS; +exit: + rtw_mfree(pbuf, sdio_read_size); + + return rst; +} + +static void _halmac_sdio_reg_write_8(void *p, u32 offset, u8 val) +{ + struct dvobj_priv *d; + u8 *pbuf; + u8 ret; + + + d = (struct dvobj_priv *)p; + _halmac_mac_reg_page0_chk(__func__, d, offset); + pbuf = rtw_zmalloc(1); + if (!pbuf) + return; + _rtw_memcpy(pbuf, &val, 1); + + ret = rtw_sdio_write_cmd53(d, offset, pbuf, 1); + if (ret == _FAIL) + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + + rtw_mfree(pbuf, 1); +} + +static void _halmac_sdio_reg_write_16(void *p, u32 offset, u16 val) +{ + struct dvobj_priv *d; + u8 *pbuf; + u8 ret; + + + d = (struct dvobj_priv *)p; + _halmac_mac_reg_page0_chk(__func__, d, offset); + val = cpu_to_le16(val); + pbuf = rtw_zmalloc(2); + if (!pbuf) + return; + _rtw_memcpy(pbuf, &val, 2); + + ret = rtw_sdio_write_cmd53(d, offset, pbuf, 2); + if (ret == _FAIL) + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + + rtw_mfree(pbuf, 2); +} + +static void _halmac_sdio_reg_write_32(void *p, u32 offset, u32 val) +{ + struct dvobj_priv *d; + u8 *pbuf; + u8 ret; + + + d = (struct dvobj_priv *)p; + _halmac_mac_reg_page0_chk(__func__, d, offset); + val = cpu_to_le32(val); + pbuf = rtw_zmalloc(4); + if (!pbuf) + return; + _rtw_memcpy(pbuf, &val, 4); + + ret = rtw_sdio_write_cmd53(d, offset, pbuf, 4); + if (ret == _FAIL) + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + + rtw_mfree(pbuf, 4); +} + +static u8 _halmac_sdio_read_cia(void *p, u32 offset) +{ + struct dvobj_priv *d; + u8 data = 0; + u8 ret; + + + d = (struct dvobj_priv *)p; + + ret = rtw_sdio_f0_read(d, offset, &data, 1); + if (ret == _FAIL) + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); + + return data; +} + +#else /* !CONFIG_SDIO_HCI */ + +static u8 _halmac_reg_read_8(void *p, u32 offset) +{ + struct dvobj_priv *d; + PADAPTER adapter; + + + d = (struct dvobj_priv *)p; + adapter = dvobj_get_primary_adapter(d); + + return _rtw_read8(adapter, offset); +} + +static u16 _halmac_reg_read_16(void *p, u32 offset) +{ + struct dvobj_priv *d; + PADAPTER adapter; + + + d = (struct dvobj_priv *)p; + adapter = dvobj_get_primary_adapter(d); + + return _rtw_read16(adapter, offset); +} + +static u32 _halmac_reg_read_32(void *p, u32 offset) +{ + struct dvobj_priv *d; + PADAPTER adapter; + + + d = (struct dvobj_priv *)p; + adapter = dvobj_get_primary_adapter(d); + + return _rtw_read32(adapter, offset); +} + +static void _halmac_reg_write_8(void *p, u32 offset, u8 val) +{ + struct dvobj_priv *d; + PADAPTER adapter; + int err; + + + d = (struct dvobj_priv *)p; + adapter = dvobj_get_primary_adapter(d); + + err = _rtw_write8(adapter, offset, val); + if (err == _FAIL) + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); +} + +static void _halmac_reg_write_16(void *p, u32 offset, u16 val) +{ + struct dvobj_priv *d; + PADAPTER adapter; + int err; + + + d = (struct dvobj_priv *)p; + adapter = dvobj_get_primary_adapter(d); + + err = _rtw_write16(adapter, offset, val); + if (err == _FAIL) + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); +} + +static void _halmac_reg_write_32(void *p, u32 offset, u32 val) +{ + struct dvobj_priv *d; + PADAPTER adapter; + int err; + + + d = (struct dvobj_priv *)p; + adapter = dvobj_get_primary_adapter(d); + + err = _rtw_write32(adapter, offset, val); + if (err == _FAIL) + RTW_ERR("%s: I/O FAIL!\n", __FUNCTION__); +} +#endif /* !CONFIG_SDIO_HCI */ + +#ifdef DBG_IO +static void _halmac_reg_read_monitor(void *p, u32 addr, u32 len, u32 val + , const char *caller, const u32 line) +{ + struct dvobj_priv *d = (struct dvobj_priv *)p; + _adapter *adapter = dvobj_get_primary_adapter(d); + + dbg_rtw_reg_read_monitor(adapter, addr, len, val, caller, line); +} + +static void _halmac_reg_write_monitor(void *p, u32 addr, u32 len, u32 val + , const char *caller, const u32 line) +{ + struct dvobj_priv *d = (struct dvobj_priv *)p; + _adapter *adapter = dvobj_get_primary_adapter(d); + + dbg_rtw_reg_write_monitor(adapter, addr, len, val, caller, line); +} +#endif + +static u8 _halmac_mfree(void *p, void *buffer, u32 size) +{ + rtw_mfree(buffer, size); + return RTW_HALMAC_SUCCESS; +} + +static void *_halmac_malloc(void *p, u32 size) +{ + return rtw_zmalloc(size); +} + +static u8 _halmac_memcpy(void *p, void *dest, void *src, u32 size) +{ + _rtw_memcpy(dest, src, size); + return RTW_HALMAC_SUCCESS; +} + +static u8 _halmac_memset(void *p, void *addr, u8 value, u32 size) +{ + _rtw_memset(addr, value, size); + return RTW_HALMAC_SUCCESS; +} + +static void _halmac_udelay(void *p, u32 us) +{ + /* Most hardware polling wait time < 50us) */ + if (us <= 50) + rtw_udelay_os(us); + else if (us <= 1000) + rtw_usleep_os(us); + else + rtw_msleep_os(RTW_DIV_ROUND_UP(us, 1000)); +} + +static u8 _halmac_mutex_init(void *p, HALMAC_MUTEX *pMutex) +{ + _rtw_mutex_init(pMutex); + return RTW_HALMAC_SUCCESS; +} + +static u8 _halmac_mutex_deinit(void *p, HALMAC_MUTEX *pMutex) +{ + _rtw_mutex_free(pMutex); + return RTW_HALMAC_SUCCESS; +} + +static u8 _halmac_mutex_lock(void *p, HALMAC_MUTEX *pMutex) +{ + int err; + + err = _enter_critical_mutex(pMutex, NULL); + if (err) + return RTW_HALMAC_FAIL; + + return RTW_HALMAC_SUCCESS; +} + +static u8 _halmac_mutex_unlock(void *p, HALMAC_MUTEX *pMutex) +{ + _exit_critical_mutex(pMutex, NULL); + return RTW_HALMAC_SUCCESS; +} + +#ifndef CONFIG_SDIO_HCI +#define DBG_MSG_FILTER +#endif + +#ifdef DBG_MSG_FILTER +static u8 is_msg_allowed(uint drv_lv, u8 msg_lv) +{ + switch (drv_lv) { + case _DRV_NONE_: + return _FALSE; + + case _DRV_ALWAYS_: + if (msg_lv > HALMAC_DBG_ALWAYS) + return _FALSE; + break; + case _DRV_ERR_: + if (msg_lv > HALMAC_DBG_ERR) + return _FALSE; + break; + case _DRV_WARNING_: + if (msg_lv > HALMAC_DBG_WARN) + return _FALSE; + break; + case _DRV_INFO_: + if (msg_lv >= HALMAC_DBG_TRACE) + return _FALSE; + break; + } + + return _TRUE; +} +#endif /* DBG_MSG_FILTER */ + +static u8 _halmac_msg_print(void *p, u32 msg_type, u8 msg_level, s8 *fmt, ...) +{ +#define MSG_LEN 100 + va_list args; + u8 str[MSG_LEN] = {0}; +#ifdef DBG_MSG_FILTER + uint drv_level = _DRV_NONE_; +#endif + int err; + u8 ret = RTW_HALMAC_SUCCESS; + + +#ifdef DBG_MSG_FILTER +#ifdef CONFIG_RTW_DEBUG + drv_level = rtw_drv_log_level; +#endif + if (is_msg_allowed(drv_level, msg_level) == _FALSE) + return ret; +#endif + + str[0] = '\n'; + va_start(args, fmt); + err = vsnprintf(str, MSG_LEN, fmt, args); + va_end(args); + + /* An output error is encountered */ + if (err < 0) + return RTW_HALMAC_FAIL; + /* Output may be truncated due to size limit */ + if ((err == (MSG_LEN - 1)) && (str[MSG_LEN - 2] != '\n')) + ret = RTW_HALMAC_FAIL; + + if (msg_level == HALMAC_DBG_ALWAYS) + RTW_PRINT(MSG_PREFIX "%s", str); + else if (msg_level <= HALMAC_DBG_ERR) + RTW_ERR(MSG_PREFIX "%s", str); + else if (msg_level <= HALMAC_DBG_WARN) + RTW_WARN(MSG_PREFIX "%s", str); + else + RTW_DBG(MSG_PREFIX "%s", str); + + return ret; +} + +static u8 _halmac_buff_print(void *p, u32 msg_type, u8 msg_level, s8 *buf, u32 size) +{ + if (msg_level <= HALMAC_DBG_WARN) + RTW_INFO_DUMP(MSG_PREFIX, buf, size); + else + RTW_DBG_DUMP(MSG_PREFIX, buf, size); + + return RTW_HALMAC_SUCCESS; +} + + +const char *const RTW_HALMAC_FEATURE_NAME[] = { + "HALMAC_FEATURE_CFG_PARA", + "HALMAC_FEATURE_DUMP_PHYSICAL_EFUSE", + "HALMAC_FEATURE_DUMP_LOGICAL_EFUSE", + "HALMAC_FEATURE_DUMP_LOGICAL_EFUSE_MASK", + "HALMAC_FEATURE_UPDATE_PACKET", + "HALMAC_FEATURE_SEND_SCAN_PACKET", + "HALMAC_FEATURE_DROP_SCAN_PACKET", + "HALMAC_FEATURE_UPDATE_DATAPACK", + "HALMAC_FEATURE_RUN_DATAPACK", + "HALMAC_FEATURE_CHANNEL_SWITCH", + "HALMAC_FEATURE_IQK", + "HALMAC_FEATURE_POWER_TRACKING", + "HALMAC_FEATURE_PSD", + "HALMAC_FEATURE_FW_SNDING", + "HALMAC_FEATURE_DPK", + "HALMAC_FEATURE_ALL" +}; + +static inline u8 is_valid_id_status(enum halmac_feature_id id, enum halmac_cmd_process_status status) +{ + switch (id) { + case HALMAC_FEATURE_CFG_PARA: + RTW_DBG("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + break; + case HALMAC_FEATURE_DUMP_PHYSICAL_EFUSE: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + if (HALMAC_CMD_PROCESS_DONE != status) + RTW_INFO("%s: id(%d) unspecified status(%d)!\n", + __FUNCTION__, id, status); + break; + case HALMAC_FEATURE_DUMP_LOGICAL_EFUSE: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + if (HALMAC_CMD_PROCESS_DONE != status) + RTW_INFO("%s: id(%d) unspecified status(%d)!\n", + __FUNCTION__, id, status); + break; + case HALMAC_FEATURE_UPDATE_PACKET: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + if (status != HALMAC_CMD_PROCESS_DONE) + RTW_INFO("%s: id(%d) unspecified status(%d)!\n", + __FUNCTION__, id, status); + break; + case HALMAC_FEATURE_UPDATE_DATAPACK: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + break; + case HALMAC_FEATURE_RUN_DATAPACK: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + break; + case HALMAC_FEATURE_CHANNEL_SWITCH: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + if ((status != HALMAC_CMD_PROCESS_DONE) && (status != HALMAC_CMD_PROCESS_RCVD)) + RTW_INFO("%s: id(%d) unspecified status(%d)!\n", + __FUNCTION__, id, status); + if (status == HALMAC_CMD_PROCESS_DONE) + return _FALSE; + break; + case HALMAC_FEATURE_IQK: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + break; + case HALMAC_FEATURE_POWER_TRACKING: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + break; + case HALMAC_FEATURE_PSD: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + break; + case HALMAC_FEATURE_FW_SNDING: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + break; + case HALMAC_FEATURE_DPK: + if (status == HALMAC_CMD_PROCESS_RCVD) + return _FALSE; + if ((status != HALMAC_CMD_PROCESS_DONE) + || (status != HALMAC_CMD_PROCESS_ERROR)) + RTW_WARN("%s: %s unexpected status(0x%x)!\n", + __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id], + status); + break; + case HALMAC_FEATURE_ALL: + RTW_INFO("%s: %s\n", __FUNCTION__, RTW_HALMAC_FEATURE_NAME[id]); + break; + default: + RTW_ERR("%s: unknown feature id(%d)\n", __FUNCTION__, id); + return _FALSE; + } + + return _TRUE; +} + +static int init_halmac_event_with_waittime(struct dvobj_priv *d, enum halmac_feature_id id, u8 *buf, u32 size, u32 time) +{ + struct submit_ctx *sctx; + + + if (!d->hmpriv.indicator[id].sctx) { + sctx = (struct submit_ctx *)rtw_zmalloc(sizeof(*sctx)); + if (!sctx) + return -1; + } else { + RTW_WARN("%s: id(%d) sctx is not NULL!!\n", __FUNCTION__, id); + sctx = d->hmpriv.indicator[id].sctx; + d->hmpriv.indicator[id].sctx = NULL; + } + + rtw_sctx_init(sctx, time); + d->hmpriv.indicator[id].buffer = buf; + d->hmpriv.indicator[id].buf_size = size; + d->hmpriv.indicator[id].ret_size = 0; + d->hmpriv.indicator[id].status = 0; + /* fill sctx at least to sure other variables are all ready! */ + d->hmpriv.indicator[id].sctx = sctx; + + return 0; +} + +static inline int init_halmac_event(struct dvobj_priv *d, enum halmac_feature_id id, u8 *buf, u32 size) +{ + return init_halmac_event_with_waittime(d, id, buf, size, DEFAULT_INDICATOR_TIMELMT); +} + +static void free_halmac_event(struct dvobj_priv *d, enum halmac_feature_id id) +{ + struct submit_ctx *sctx; + + + if (!d->hmpriv.indicator[id].sctx) + return; + + sctx = d->hmpriv.indicator[id].sctx; + d->hmpriv.indicator[id].sctx = NULL; + rtw_mfree((u8 *)sctx, sizeof(*sctx)); +} + +static int wait_halmac_event(struct dvobj_priv *d, enum halmac_feature_id id) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + struct submit_ctx *sctx; + int status; + int ret; + + + sctx = d->hmpriv.indicator[id].sctx; + if (!sctx) + return -1; + + ret = rtw_sctx_wait(sctx, RTW_HALMAC_FEATURE_NAME[id]); + status = sctx->status; + free_halmac_event(d, id); + if (_SUCCESS == ret) + return 0; + + /* If no one change sctx->status, it is timeout case */ + if (status == 0) + status = RTW_SCTX_DONE_TIMEOUT; + RTW_ERR("%s: id(%d, %s) status=0x%x ! Reset HALMAC state!\n", + __FUNCTION__, id, RTW_HALMAC_FEATURE_NAME[id], status); + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + api->halmac_reset_feature(mac, id); + + return -1; +} + +/* + * Return: + * Always return RTW_HALMAC_SUCCESS, HALMAC don't care the return value. + */ +static u8 _halmac_event_indication(void *p, enum halmac_feature_id feature_id, + enum halmac_cmd_process_status process_status, + u8 *buf, u32 size) +{ + struct dvobj_priv *d; + PADAPTER adapter; + PHAL_DATA_TYPE hal; + struct halmac_indicator *tbl, *indicator; + struct submit_ctx *sctx; + u32 cpsz; + u8 ret; + + + d = (struct dvobj_priv *)p; + adapter = dvobj_get_primary_adapter(d); + hal = GET_HAL_DATA(adapter); + tbl = d->hmpriv.indicator; + + /* Filter(Skip) middle status indication */ + ret = is_valid_id_status(feature_id, process_status); + if (_FALSE == ret) + goto exit; + + indicator = &tbl[feature_id]; + indicator->status = process_status; + indicator->ret_size = size; + if (!indicator->sctx) { + RTW_WARN("%s: id(%d, %s) is not waiting!!\n", __FUNCTION__, + feature_id, RTW_HALMAC_FEATURE_NAME[feature_id]); + goto exit; + } + sctx = indicator->sctx; + + if (HALMAC_CMD_PROCESS_ERROR == process_status) { + RTW_ERR("%s: id(%d, %s) Something wrong!!\n", __FUNCTION__, + feature_id, RTW_HALMAC_FEATURE_NAME[feature_id]); + if ((size == 1) && buf) + RTW_ERR("%s: error code=0x%x\n", __FUNCTION__, *buf); + rtw_sctx_done_err(&sctx, RTW_SCTX_DONE_UNKNOWN); + goto exit; + } + + if (size > indicator->buf_size) { + RTW_WARN("%s: id(%d, %s) buffer is not enough(%d<%d), " + "and data will be truncated!\n", + __FUNCTION__, + feature_id, RTW_HALMAC_FEATURE_NAME[feature_id], + indicator->buf_size, size); + cpsz = indicator->buf_size; + } else { + cpsz = size; + } + if (cpsz && indicator->buffer) + _rtw_memcpy(indicator->buffer, buf, cpsz); + + rtw_sctx_done(&sctx); + +exit: + return RTW_HALMAC_SUCCESS; +} + +struct halmac_platform_api rtw_halmac_platform_api = { + /* R/W register */ +#ifdef CONFIG_SDIO_HCI + .SDIO_CMD52_READ = _halmac_sdio_cmd52_read, + .SDIO_CMD53_READ_8 = _halmac_sdio_reg_read_8, + .SDIO_CMD53_READ_16 = _halmac_sdio_reg_read_16, + .SDIO_CMD53_READ_32 = _halmac_sdio_reg_read_32, + .SDIO_CMD53_READ_N = _halmac_sdio_reg_read_n, + .SDIO_CMD52_WRITE = _halmac_sdio_cmd52_write, + .SDIO_CMD53_WRITE_8 = _halmac_sdio_reg_write_8, + .SDIO_CMD53_WRITE_16 = _halmac_sdio_reg_write_16, + .SDIO_CMD53_WRITE_32 = _halmac_sdio_reg_write_32, + .SDIO_CMD52_CIA_READ = _halmac_sdio_read_cia, +#endif /* CONFIG_SDIO_HCI */ +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + .REG_READ_8 = _halmac_reg_read_8, + .REG_READ_16 = _halmac_reg_read_16, + .REG_READ_32 = _halmac_reg_read_32, + .REG_WRITE_8 = _halmac_reg_write_8, + .REG_WRITE_16 = _halmac_reg_write_16, + .REG_WRITE_32 = _halmac_reg_write_32, +#endif /* CONFIG_USB_HCI || CONFIG_PCI_HCI */ + +#ifdef DBG_IO + .READ_MONITOR = _halmac_reg_read_monitor, + .WRITE_MONITOR = _halmac_reg_write_monitor, +#endif + + /* Write data */ +#if 0 + /* impletement in HAL-IC level */ + .SEND_RSVD_PAGE = sdio_write_data_rsvd_page, + .SEND_H2C_PKT = sdio_write_data_h2c, +#endif + /* Memory allocate */ + .RTL_FREE = _halmac_mfree, + .RTL_MALLOC = _halmac_malloc, + .RTL_MEMCPY = _halmac_memcpy, + .RTL_MEMSET = _halmac_memset, + + /* Sleep */ + .RTL_DELAY_US = _halmac_udelay, + + /* Process Synchronization */ + .MUTEX_INIT = _halmac_mutex_init, + .MUTEX_DEINIT = _halmac_mutex_deinit, + .MUTEX_LOCK = _halmac_mutex_lock, + .MUTEX_UNLOCK = _halmac_mutex_unlock, + + .MSG_PRINT = _halmac_msg_print, + .BUFF_PRINT = _halmac_buff_print, + .EVENT_INDICATION = _halmac_event_indication, +}; + +u8 rtw_halmac_read8(struct intf_hdl *pintfhdl, u32 addr) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + return api->halmac_reg_read_8(mac, addr); +} + +u16 rtw_halmac_read16(struct intf_hdl *pintfhdl, u32 addr) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + return api->halmac_reg_read_16(mac, addr); +} + +u32 rtw_halmac_read32(struct intf_hdl *pintfhdl, u32 addr) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + return api->halmac_reg_read_32(mac, addr); +} + +static void _read_register(struct dvobj_priv *d, u32 addr, u32 cnt, u8 *buf) +{ +#if 1 + struct _ADAPTER *a; + u32 i, n; + u16 val16; + u32 val32; + + + a = dvobj_get_primary_adapter(d); + + i = addr & 0x3; + /* Handle address not start from 4 bytes alignment case */ + if (i) { + val32 = cpu_to_le32(rtw_read32(a, addr & ~0x3)); + n = 4 - i; + _rtw_memcpy(buf, ((u8 *)&val32) + i, n); + i = n; + cnt -= n; + } + + while (cnt) { + if (cnt >= 4) + n = 4; + else if (cnt >= 2) + n = 2; + else + n = 1; + cnt -= n; + + switch (n) { + case 1: + buf[i] = rtw_read8(a, addr+i); + i++; + break; + case 2: + val16 = cpu_to_le16(rtw_read16(a, addr+i)); + _rtw_memcpy(&buf[i], &val16, 2); + i += 2; + break; + case 4: + val32 = cpu_to_le32(rtw_read32(a, addr+i)); + _rtw_memcpy(&buf[i], &val32, 4); + i += 4; + break; + } + } +#else + struct _ADAPTER *a; + u32 i; + + + a = dvobj_get_primary_adapter(d); + for (i = 0; i < cnt; i++) + buf[i] = rtw_read8(a, addr + i); +#endif +} + +#ifdef CONFIG_SDIO_HCI +static int _sdio_read_local(struct dvobj_priv *d, u32 addr, u32 cnt, u8 *buf) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + if (buf == NULL) + return -1; + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_reg_sdio_cmd53_read_n(mac, addr, cnt, buf); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: addr=0x%08x cnt=%d err=%d\n", + __FUNCTION__, addr, cnt, status); + return -1; + } + + return 0; +} +#endif /* CONFIG_SDIO_HCI */ + +void rtw_halmac_read_mem(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem) +{ + struct dvobj_priv *d; + + + if (pmem == NULL) { + RTW_ERR("pmem is NULL\n"); + return; + } + + d = pintfhdl->pintf_dev; + +#ifdef CONFIG_SDIO_HCI + if (addr & 0xFFFF0000) { + int err = 0; + + err = _sdio_read_local(d, addr, cnt, pmem); + if (!err) + return; + } +#endif /* CONFIG_SDIO_HCI */ + + _read_register(d, addr, cnt, pmem); +} + +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +u8 rtw_halmac_iread8(struct intf_hdl *pintfhdl, u32 addr) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + /*return api->halmac_reg_read_indirect_8(mac, addr);*/ + return api->halmac_reg_read_8(mac, addr); +} + +u16 rtw_halmac_iread16(struct intf_hdl *pintfhdl, u32 addr) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + u16 val16 = 0; + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + /*return api->halmac_reg_read_indirect_16(mac, addr);*/ + return api->halmac_reg_read_16(mac, addr); +} + +u32 rtw_halmac_iread32(struct intf_hdl *pintfhdl, u32 addr) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + return api->halmac_reg_read_indirect_32(mac, addr); +} +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ + +int rtw_halmac_write8(struct intf_hdl *pintfhdl, u32 addr, u8 value) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + status = api->halmac_reg_write_8(mac, addr, value); + + if (status == HALMAC_RET_SUCCESS) + return 0; + + return -1; +} + +int rtw_halmac_write16(struct intf_hdl *pintfhdl, u32 addr, u16 value) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + status = api->halmac_reg_write_16(mac, addr, value); + + if (status == HALMAC_RET_SUCCESS) + return 0; + + return -1; +} + +int rtw_halmac_write32(struct intf_hdl *pintfhdl, u32 addr, u32 value) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + /* WARNING: pintf_dev should not be null! */ + mac = dvobj_to_halmac(pintfhdl->pintf_dev); + api = HALMAC_GET_API(mac); + + status = api->halmac_reg_write_32(mac, addr, value); + + if (status == HALMAC_RET_SUCCESS) + return 0; + + return -1; +} + +static int init_write_rsvd_page_size(struct dvobj_priv *d) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + u32 size = 0; + struct halmac_ofld_func_info ofld_info; + enum halmac_ret_status status; + int err = 0; + + +#ifdef CONFIG_USB_HCI + /* for USB do not exceed MAX_CMDBUF_SZ */ + size = 0x1000; +#elif defined(CONFIG_PCI_HCI) + size = MAX_CMDBUF_SZ - TXDESC_OFFSET; +#elif defined(CONFIG_SDIO_HCI) + size = 0x7000; /* 28KB */ +#else + /* Use HALMAC default setting and don't call any function */ + return 0; +#endif +#if 0 /* Fail to pass coverity DEADCODE check */ + /* If size==0, use HALMAC default setting and don't call any function */ + if (!size) + return 0; +#endif + err = rtw_halmac_set_max_dl_fw_size(d, size); + if (err) { + RTW_ERR("%s: Fail to set max download fw size!\n", __FUNCTION__); + return -1; + } + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + _rtw_memset(&ofld_info, 0, sizeof(ofld_info)); + ofld_info.halmac_malloc_max_sz = 0xFFFFFFFF; + ofld_info.rsvd_pg_drv_buf_max_sz = size; + status = api->halmac_ofld_func_cfg(mac, &ofld_info); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: Fail to config offload parameters!\n", __FUNCTION__); + return -1; + } + + return 0; +} + +static int init_priv(struct halmacpriv *priv) +{ + struct halmac_indicator *indicator; + u32 count, size; + + + if (priv->indicator) + RTW_WARN("%s: HALMAC private data is not CLEAR!\n", __FUNCTION__); + count = HALMAC_FEATURE_ALL + 1; + size = sizeof(*indicator) * count; + indicator = (struct halmac_indicator *)rtw_zmalloc(size); + if (!indicator) + return -1; + priv->indicator = indicator; + + return 0; +} + +static void deinit_priv(struct halmacpriv *priv) +{ + struct halmac_indicator *indicator; + + + indicator = priv->indicator; + priv->indicator = NULL; + if (indicator) { + u32 count, size; + + count = HALMAC_FEATURE_ALL + 1; +#ifdef CONFIG_RTW_DEBUG + { + struct submit_ctx *sctx; + u32 i; + + for (i = 0; i < count; i++) { + if (!indicator[i].sctx) + continue; + + RTW_WARN("%s: %s id(%d) sctx still exist!!\n", + __FUNCTION__, RTW_HALMAC_FEATURE_NAME[i], i); + sctx = indicator[i].sctx; + indicator[i].sctx = NULL; + rtw_mfree((u8 *)sctx, sizeof(*sctx)); + } + } +#endif /* !CONFIG_RTW_DEBUG */ + size = sizeof(*indicator) * count; + rtw_mfree((u8 *)indicator, size); + } +} + +#ifdef CONFIG_SDIO_HCI +static enum halmac_sdio_spec_ver _sdio_ver_drv2halmac(struct dvobj_priv *d) +{ + bool v3; + enum halmac_sdio_spec_ver ver; + + + v3 = rtw_is_sdio30(dvobj_get_primary_adapter(d)); + if (v3) + ver = HALMAC_SDIO_SPEC_VER_3_00; + else + ver = HALMAC_SDIO_SPEC_VER_2_00; + + return ver; +} +#endif /* CONFIG_SDIO_HCI */ + +void rtw_halmac_get_version(char *str, u32 len) +{ + enum halmac_ret_status status; + struct halmac_ver ver; + + + status = halmac_get_version(&ver); + if (status != HALMAC_RET_SUCCESS) + return; + + rtw_sprintf(str, len, "V%d_%02d_%02d", + ver.major_ver, ver.prototype_ver, ver.minor_ver); +} + +int rtw_halmac_init_adapter(struct dvobj_priv *d, struct halmac_platform_api *pf_api) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_interface intf; + enum halmac_intf_phy_platform pltfm = HALMAC_INTF_PHY_PLATFORM_ALL; + enum halmac_ret_status status; + int err = 0; +#ifdef CONFIG_SDIO_HCI + struct halmac_sdio_hw_info info; +#endif /* CONFIG_SDIO_HCI */ + + + halmac = dvobj_to_halmac(d); + if (halmac) { + RTW_WARN("%s: initialize already completed!\n", __FUNCTION__); + goto error; + } + + err = init_priv(&d->hmpriv); + if (err) + goto error; + +#ifdef CONFIG_SDIO_HCI + intf = HALMAC_INTERFACE_SDIO; +#elif defined(CONFIG_USB_HCI) + intf = HALMAC_INTERFACE_USB; +#elif defined(CONFIG_PCI_HCI) + intf = HALMAC_INTERFACE_PCIE; +#else +#warning "INTERFACE(CONFIG_XXX_HCI) not be defined!!" + intf = HALMAC_INTERFACE_UNDEFINE; +#endif + status = halmac_init_adapter(d, pf_api, intf, &halmac, &api); + if (HALMAC_RET_SUCCESS != status) { + RTW_ERR("%s: halmac_init_adapter fail!(status=%d)\n", __FUNCTION__, status); + err = -1; + if (halmac) + goto deinit; + goto free; + } + + dvobj_set_halmac(d, halmac); + + status = api->halmac_interface_integration_tuning(halmac); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: halmac_interface_integration_tuning fail!(status=%d)\n", __FUNCTION__, status); + err = -1; + goto deinit; + } + +#ifdef CONFIG_PLATFORM_RTK1319 + pltfm = HALMAC_INTF_PHY_PLATFORM_DHC; +#endif /* CONFIG_PLATFORM_RTK1319 */ + status = api->halmac_phy_cfg(halmac, pltfm); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: halmac_phy_cfg fail! (platform=%d, status=%d)\n", + __FUNCTION__, pltfm, status); + err = -1; + goto deinit; + } + + init_write_rsvd_page_size(d); + +#ifdef CONFIG_SDIO_HCI + _rtw_memset(&info, 0, sizeof(info)); + info.spec_ver = _sdio_ver_drv2halmac(d); + /* Convert clock speed unit to MHz from Hz */ + info.clock_speed = RTW_DIV_ROUND_UP(rtw_sdio_get_clock(d), 1000000); + info.block_size = rtw_sdio_get_block_size(d); + if (d->hmpriv.sdio_io_indir == 2) + info.io_indir_flag = 0; + else + info.io_indir_flag = 1; /* Default enable indirect I/O */ + RTW_DBG("%s: SDIO ver=%u clock=%uMHz blk_size=%u bytes, io_indir=%u\n", + __FUNCTION__, info.spec_ver+2, info.clock_speed, + info.block_size, info.io_indir_flag); + status = api->halmac_sdio_hw_info(halmac, &info); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: halmac_sdio_hw_info fail!(status=%d)\n", + __FUNCTION__, status); + err = -1; + goto deinit; + } +#endif /* CONFIG_SDIO_HCI */ + + return 0; + +deinit: + status = halmac_deinit_adapter(halmac); + dvobj_set_halmac(d, NULL); + if (status != HALMAC_RET_SUCCESS) + RTW_ERR("%s: halmac_deinit_adapter fail!(status=%d)\n", + __FUNCTION__, status); + +free: + deinit_priv(&d->hmpriv); + +error: + return err; +} + +int rtw_halmac_deinit_adapter(struct dvobj_priv *d) +{ + struct halmac_adapter *halmac; + enum halmac_ret_status status; + int err = 0; + + + halmac = dvobj_to_halmac(d); + if (halmac) { + status = halmac_deinit_adapter(halmac); + dvobj_set_halmac(d, NULL); + if (status != HALMAC_RET_SUCCESS) + err = -1; + } + + deinit_priv(&d->hmpriv); + + return err; +} + +static inline enum halmac_portid _hw_port_drv2halmac(enum _hw_port hwport) +{ + enum halmac_portid port = HALMAC_PORTID_NUM; + + + switch (hwport) { + case HW_PORT0: + port = HALMAC_PORTID0; + break; + case HW_PORT1: + port = HALMAC_PORTID1; + break; + case HW_PORT2: + port = HALMAC_PORTID2; + break; + case HW_PORT3: + port = HALMAC_PORTID3; + break; + case HW_PORT4: + port = HALMAC_PORTID4; + break; + default: + break; + } + + return port; +} + +static enum halmac_network_type_select _network_type_drv2halmac(u8 type) +{ + enum halmac_network_type_select network = HALMAC_NETWORK_UNDEFINE; + + + switch (type) { + case _HW_STATE_NOLINK_: + case _HW_STATE_MONITOR_: + network = HALMAC_NETWORK_NO_LINK; + break; + + case _HW_STATE_ADHOC_: + network = HALMAC_NETWORK_ADHOC; + break; + + case _HW_STATE_STATION_: + network = HALMAC_NETWORK_INFRASTRUCTURE; + break; + + case _HW_STATE_AP_: + network = HALMAC_NETWORK_AP; + break; + } + + return network; +} + +static u8 _network_type_halmac2drv(enum halmac_network_type_select network) +{ + u8 type = _HW_STATE_NOLINK_; + + + switch (network) { + case HALMAC_NETWORK_NO_LINK: + case HALMAC_NETWORK_UNDEFINE: + type = _HW_STATE_NOLINK_; + break; + + case HALMAC_NETWORK_ADHOC: + type = _HW_STATE_ADHOC_; + break; + + case HALMAC_NETWORK_INFRASTRUCTURE: + type = _HW_STATE_STATION_; + break; + + case HALMAC_NETWORK_AP: + type = _HW_STATE_AP_; + break; + } + + return type; +} + +static void _beacon_ctrl_halmac2drv(struct halmac_bcn_ctrl *ctrl, + struct rtw_halmac_bcn_ctrl *drv_ctrl) +{ + drv_ctrl->rx_bssid_fit = ctrl->dis_rx_bssid_fit ? 0 : 1; + drv_ctrl->txbcn_rpt = ctrl->en_txbcn_rpt ? 1 : 0; + drv_ctrl->tsf_update = ctrl->dis_tsf_udt ? 0 : 1; + drv_ctrl->enable_bcn = ctrl->en_bcn ? 1 : 0; + drv_ctrl->rxbcn_rpt = ctrl->en_rxbcn_rpt ? 1 : 0; + drv_ctrl->p2p_ctwin = ctrl->en_p2p_ctwin ? 1 : 0; + drv_ctrl->p2p_bcn_area = ctrl->en_p2p_bcn_area ? 1 : 0; +} + +static void _beacon_ctrl_drv2halmac(struct rtw_halmac_bcn_ctrl *drv_ctrl, + struct halmac_bcn_ctrl *ctrl) +{ + ctrl->dis_rx_bssid_fit = drv_ctrl->rx_bssid_fit ? 0 : 1; + ctrl->en_txbcn_rpt = drv_ctrl->txbcn_rpt ? 1 : 0; + ctrl->dis_tsf_udt = drv_ctrl->tsf_update ? 0 : 1; + ctrl->en_bcn = drv_ctrl->enable_bcn ? 1 : 0; + ctrl->en_rxbcn_rpt = drv_ctrl->rxbcn_rpt ? 1 : 0; + ctrl->en_p2p_ctwin = drv_ctrl->p2p_ctwin ? 1 : 0; + ctrl->en_p2p_bcn_area = drv_ctrl->p2p_bcn_area ? 1 : 0; +} + +int rtw_halmac_get_hw_value(struct dvobj_priv *d, enum halmac_hw_id hw_id, void *pvalue) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_get_hw_value(mac, hw_id, pvalue); + if (HALMAC_RET_SUCCESS != status) + return -1; + + return 0; +} + +/** + * rtw_halmac_get_tx_fifo_size() - TX FIFO size + * @d: struct dvobj_priv* + * @size: TX FIFO size, unit is byte. + * + * Get TX FIFO size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_tx_fifo_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_TXFIFO_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +/** + * rtw_halmac_get_rx_fifo_size() - RX FIFO size + * @d: struct dvobj_priv* + * @size: RX FIFO size, unit is byte + * + * Get RX FIFO size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_rx_fifo_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_RXFIFO_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +/** + * rtw_halmac_get_rsvd_drv_pg_bndy() - Reserve page boundary of driver + * @d: struct dvobj_priv* + * @size: Page size, unit is byte + * + * Get reserve page boundary of driver from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_rsvd_drv_pg_bndy(struct dvobj_priv *d, u16 *bndy) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u16 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_RSVD_PG_BNDY, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *bndy = val; + + return 0; +} + +/** + * rtw_halmac_get_page_size() - Page size + * @d: struct dvobj_priv* + * @size: Page size, unit is byte + * + * Get TX/RX page size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_page_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_PAGE_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +/** + * rtw_halmac_get_tx_agg_align_size() - TX aggregation align size + * @d: struct dvobj_priv* + * @size: TX aggregation align size, unit is byte + * + * Get TX aggregation align size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_tx_agg_align_size(struct dvobj_priv *d, u16 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u16 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_TX_AGG_ALIGN_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +/** + * rtw_halmac_get_rx_agg_align_size() - RX aggregation align size + * @d: struct dvobj_priv* + * @size: RX aggregation align size, unit is byte + * + * Get RX aggregation align size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_rx_agg_align_size(struct dvobj_priv *d, u8 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u8 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_RX_AGG_ALIGN_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +/* + * Description: + * Get RX driver info size. RX driver info is a small memory space between + * scriptor and RX payload. + * + * +-------------------------+ + * | RX descriptor | + * | usually 24 bytes | + * +-------------------------+ + * | RX driver info | + * | depends on driver cfg | + * +-------------------------+ + * | RX paylad | + * | | + * +-------------------------+ + * + * Parameter: + * d pointer to struct dvobj_priv of driver + * sz rx driver info size in bytes. + * + * Return: + * 0 Success + * other Fail + */ +int rtw_halmac_get_rx_drv_info_sz(struct dvobj_priv *d, u8 *sz) +{ + enum halmac_ret_status status; + struct halmac_adapter *halmac = dvobj_to_halmac(d); + struct halmac_api *api = HALMAC_GET_API(halmac); + u8 dw = 0; + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_DRV_INFO_SIZE, &dw); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *sz = dw * 8; + return 0; +} + +/** + * rtw_halmac_get_tx_desc_size() - TX descriptor size + * @d: struct dvobj_priv* + * @size: TX descriptor size, unit is byte. + * + * Get TX descriptor size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_tx_desc_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_TX_DESC_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +/** + * rtw_halmac_get_rx_desc_size() - RX descriptor size + * @d: struct dvobj_priv* + * @size: RX descriptor size, unit is byte. + * + * Get RX descriptor size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_rx_desc_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_RX_DESC_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +/** + * rtw_halmac_get_tx_dma_ch_map() - Get TX DMA channel Map for tx desc + * @d: struct dvobj_priv* + * @dma_ch_map: return map of QSEL to DMA channel + * @map_size: size of dma_ch_map + * Suggest size to be last valid QSEL(QSLT_CMD)+1 or full QSLT + * size(0x20) + * + * 8814B would need this to get mapping of QSEL to DMA channel for TX desc. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_tx_dma_ch_map(struct dvobj_priv *d, u8 *dma_ch_map, u8 map_size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + struct halmac_rqpn_ch_map map; + enum halmac_dma_ch channel = HALMAC_DMA_CH_UNDEFINE; + u8 qsel; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_RQPN_CH_MAPPING, &map); + if (status != HALMAC_RET_SUCCESS) + return -1; + + for (qsel = 0; qsel < map_size; qsel++) { + switch (qsel) { + /*case QSLT_VO:*/ + case 0x06: + case 0x07: + channel = map.dma_map_vo; + break; + /*case QSLT_VI:*/ + case 0x04: + case 0x05: + channel = map.dma_map_vi; + break; + /*case QSLT_BE:*/ + case 0x00: + case 0x03: + channel = map.dma_map_be; + break; + /*case QSLT_BK:*/ + case 0x01: + case 0x02: + channel = map.dma_map_bk; + break; + /*case QSLT_BEACON:*/ + case 0x10: + channel = HALMAC_DMA_CH_BCN; + break; + /*case QSLT_HIGH:*/ + case 0x11: + channel = map.dma_map_hi; + break; + /*case QSLT_MGNT:*/ + case 0x12: + channel = map.dma_map_mg; + break; + /*case QSLT_CMD:*/ + case 0x13: + channel = HALMAC_DMA_CH_H2C; + break; + default: + /*RTW_ERR("%s: invalid qsel=0x%x\n", __FUNCTION__, qsel);*/ + channel = HALMAC_DMA_CH_UNDEFINE; + break; + } + dma_ch_map[qsel] = (u8)channel; + } + + return 0; +} + +/** + * rtw_halmac_get_fw_max_size() - Firmware MAX size + * @d: struct dvobj_priv* + * @size: MAX Firmware size, unit is byte. + * + * Get Firmware MAX size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +static int rtw_halmac_get_fw_max_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_FW_MAX_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +/** + * rtw_halmac_get_ori_h2c_size() - Original H2C MAX size + * @d: struct dvobj_priv* + * @size: H2C MAX size, unit is byte. + * + * Get original H2C MAX size(byte) from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_ori_h2c_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_ORI_H2C_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + + return 0; +} + +int rtw_halmac_get_oqt_size(struct dvobj_priv *d, u8 *size) +{ + enum halmac_ret_status status; + struct halmac_adapter *halmac; + struct halmac_api *api; + u8 val; + + + if (!size) + return -1; + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_AC_OQT_SIZE, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *size = val; + return 0; +} + +int rtw_halmac_get_ac_queue_number(struct dvobj_priv *d, u8 *num) +{ + enum halmac_ret_status status; + struct halmac_adapter *halmac; + struct halmac_api *api; + u8 val; + + + if (!num) + return -1; + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_AC_QUEUE_NUM, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *num = val; + return 0; +} + +/** + * rtw_halmac_get_mac_address() - Get MAC address of specific port + * @d: struct dvobj_priv* + * @hwport: port + * @addr: buffer for storing MAC address + * + * Get MAC address of specific port from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_mac_address(struct dvobj_priv *d, enum _hw_port hwport, u8 *addr) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + union halmac_wlan_addr hwa; + enum halmac_ret_status status; + int err = -1; + + + if (!addr) + goto out; + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + _rtw_memset(&hwa, 0, sizeof(hwa)); + + status = api->halmac_get_mac_addr(halmac, port, &hwa); + if (status != HALMAC_RET_SUCCESS) + goto out; + + _rtw_memcpy(addr, hwa.addr, 6); + + err = 0; +out: + return err; +} + +/** + * rtw_halmac_get_network_type() - Get network type of specific port + * @d: struct dvobj_priv* + * @hwport: port + * @type: buffer to put network type (_HW_STATE_*) + * + * Get network type of specific port from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_network_type(struct dvobj_priv *d, enum _hw_port hwport, u8 *type) +{ +#if 0 + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + enum halmac_network_type_select network; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + network = HALMAC_NETWORK_UNDEFINE; + + status = api->halmac_get_net_type(halmac, port, &network); + if (status != HALMAC_RET_SUCCESS) + goto out; + + *type = _network_type_halmac2drv(network); + + err = 0; +out: + return err; +#else + struct _ADAPTER *a; + enum halmac_portid port; + enum halmac_network_type_select network; + u32 val; + int err = -1; + + + a = dvobj_get_primary_adapter(d); + port = _hw_port_drv2halmac(hwport); + network = HALMAC_NETWORK_UNDEFINE; + + switch (port) { + case HALMAC_PORTID0: + val = rtw_read32(a, REG_CR); + network = BIT_GET_NETYPE0(val); + break; + + case HALMAC_PORTID1: + val = rtw_read32(a, REG_CR); + network = BIT_GET_NETYPE1(val); + break; + + case HALMAC_PORTID2: + val = rtw_read32(a, REG_CR_EXT); + network = BIT_GET_NETYPE2(val); + break; + + case HALMAC_PORTID3: + val = rtw_read32(a, REG_CR_EXT); + network = BIT_GET_NETYPE3(val); + break; + + case HALMAC_PORTID4: + val = rtw_read32(a, REG_CR_EXT); + network = BIT_GET_NETYPE4(val); + break; + + default: + goto out; + } + + *type = _network_type_halmac2drv(network); + + err = 0; +out: + return err; +#endif +} + +/** + * rtw_halmac_get_bcn_ctrl() - Get beacon control setting of specific port + * @d: struct dvobj_priv* + * @hwport: port + * @bcn_ctrl: setting of beacon control + * + * Get beacon control setting of specific port from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_get_bcn_ctrl(struct dvobj_priv *d, enum _hw_port hwport, + struct rtw_halmac_bcn_ctrl *bcn_ctrl) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + struct halmac_bcn_ctrl ctrl; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + _rtw_memset(&ctrl, 0, sizeof(ctrl)); + + status = api->halmac_rw_bcn_ctrl(halmac, port, 0, &ctrl); + if (status != HALMAC_RET_SUCCESS) + goto out; + _beacon_ctrl_halmac2drv(&ctrl, bcn_ctrl); + + err = 0; +out: + return err; +} + +/* + * Note: + * When this function return, the register REG_RCR may be changed. + */ +int rtw_halmac_config_rx_info(struct dvobj_priv *d, enum halmac_drv_info info) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_cfg_drv_info(halmac, info); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + /* Sync driver RCR cache with register setting */ + rtw_hal_get_hwreg(dvobj_get_primary_adapter(d), HW_VAR_RCR, NULL); + + return err; +} + +/** + * rtw_halmac_set_max_dl_fw_size() - Set the MAX download firmware size + * @d: struct dvobj_priv* + * @size: the max download firmware size in one I/O + * + * Set the max download firmware size in one I/O. + * Please also consider the max size of the callback function "SEND_RSVD_PAGE" + * could accept, because download firmware would call "SEND_RSVD_PAGE" to send + * firmware to IC. + * + * If the value of "size" is not even, it would be rounded down to nearest + * even, and 0 and 1 are both invalid value. + * + * Return 0 for setting OK, otherwise fail. + */ +int rtw_halmac_set_max_dl_fw_size(struct dvobj_priv *d, u32 size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + if (!size || (size == 1)) + return -1; + + mac = dvobj_to_halmac(d); + if (!mac) { + RTW_ERR("%s: HALMAC is not ready!!\n", __FUNCTION__); + return -1; + } + api = HALMAC_GET_API(mac); + + size &= ~1; /* round down to even */ + status = api->halmac_cfg_max_dl_size(mac, size); + if (status != HALMAC_RET_SUCCESS) { + RTW_WARN("%s: Fail to cfg_max_dl_size(%d), err=%d!!\n", + __FUNCTION__, size, status); + return -1; + } + + return 0; +} + +/** + * rtw_halmac_set_mac_address() - Set mac address of specific port + * @d: struct dvobj_priv* + * @hwport: port + * @addr: mac address + * + * Set self mac address of specific port to HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_set_mac_address(struct dvobj_priv *d, enum _hw_port hwport, u8 *addr) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + union halmac_wlan_addr hwa; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + port = _hw_port_drv2halmac(hwport); + _rtw_memset(&hwa, 0, sizeof(hwa)); + _rtw_memcpy(hwa.addr, addr, 6); + + status = api->halmac_cfg_mac_addr(halmac, port, &hwa); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +/** + * rtw_halmac_set_bssid() - Set BSSID of specific port + * @d: struct dvobj_priv* + * @hwport: port + * @addr: BSSID, mac address of AP + * + * Set BSSID of specific port to HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_set_bssid(struct dvobj_priv *d, enum _hw_port hwport, u8 *addr) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + union halmac_wlan_addr hwa; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + + _rtw_memset(&hwa, 0, sizeof(hwa)); + _rtw_memcpy(hwa.addr, addr, 6); + status = api->halmac_cfg_bssid(halmac, port, &hwa); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +/** + * rtw_halmac_set_tx_address() - Set transmitter address of specific port + * @d: struct dvobj_priv* + * @hwport: port + * @addr: transmitter address + * + * Set transmitter address of specific port to HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_set_tx_address(struct dvobj_priv *d, enum _hw_port hwport, u8 *addr) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + union halmac_wlan_addr hwa; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + _rtw_memset(&hwa, 0, sizeof(hwa)); + _rtw_memcpy(hwa.addr, addr, 6); + + status = api->halmac_cfg_transmitter_addr(halmac, port, &hwa); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +/** + * rtw_halmac_set_network_type() - Set network type of specific port + * @d: struct dvobj_priv* + * @hwport: port + * @type: network type (_HW_STATE_*) + * + * Set network type of specific port to HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_set_network_type(struct dvobj_priv *d, enum _hw_port hwport, u8 type) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + enum halmac_network_type_select network; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + network = _network_type_drv2halmac(type); + + status = api->halmac_cfg_net_type(halmac, port, network); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +/** + * rtw_halmac_reset_tsf() - Reset TSF timer of specific port + * @d: struct dvobj_priv* + * @hwport: port + * + * Notice HALMAC to reset timing synchronization function(TSF) timer of + * specific port. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_reset_tsf(struct dvobj_priv *d, enum _hw_port hwport) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + + status = api->halmac_cfg_tsf_rst(halmac, port); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +/** + * rtw_halmac_set_bcn_interval() - Set beacon interval of each port + * @d: struct dvobj_priv* + * @hwport: port + * @space: beacon interval, unit is ms + * + * Set beacon interval of specific port to HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_set_bcn_interval(struct dvobj_priv *d, enum _hw_port hwport, + u32 interval) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + + status = api->halmac_cfg_bcn_space(halmac, port, interval); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +/** + * rtw_halmac_set_bcn_ctrl() - Set beacon control setting of each port + * @d: struct dvobj_priv* + * @hwport: port + * @bcn_ctrl: setting of beacon control + * + * Set beacon control setting of specific port to HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_set_bcn_ctrl(struct dvobj_priv *d, enum _hw_port hwport, + struct rtw_halmac_bcn_ctrl *bcn_ctrl) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + struct halmac_bcn_ctrl ctrl; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + _rtw_memset(&ctrl, 0, sizeof(ctrl)); + _beacon_ctrl_drv2halmac(bcn_ctrl, &ctrl); + + status = api->halmac_rw_bcn_ctrl(halmac, port, 1, &ctrl); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +/** + * rtw_halmac_set_aid() - Set association identifier(AID) of specific port + * @d: struct dvobj_priv* + * @hwport: port + * @aid: Association identifier + * + * Set association identifier(AID) of specific port to HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_set_aid(struct dvobj_priv *d, enum _hw_port hwport, u16 aid) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_portid port; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + port = _hw_port_drv2halmac(hwport); + +#if 0 + status = api->halmac_cfg_aid(halmac, port, aid); + if (status != HALMAC_RET_SUCCESS) + goto out; +#else +{ + struct _ADAPTER *a; + u32 addr; + u16 val; + + a = dvobj_get_primary_adapter(d); + + switch (port) { + case 0: + addr = REG_BCN_PSR_RPT; + val = rtw_read16(a, addr); + val = BIT_SET_PS_AID_0(val, aid); + rtw_write16(a, addr, val); + break; + + case 1: + addr = REG_BCN_PSR_RPT1; + val = rtw_read16(a, addr); + val = BIT_SET_PS_AID_1(val, aid); + rtw_write16(a, addr, val); + break; + + case 2: + addr = REG_BCN_PSR_RPT2; + val = rtw_read16(a, addr); + val = BIT_SET_PS_AID_2(val, aid); + rtw_write16(a, addr, val); + break; + + case 3: + addr = REG_BCN_PSR_RPT3; + val = rtw_read16(a, addr); + val = BIT_SET_PS_AID_3(val, aid); + rtw_write16(a, addr, val); + break; + + case 4: + addr = REG_BCN_PSR_RPT4; + val = rtw_read16(a, addr); + val = BIT_SET_PS_AID_4(val, aid); + rtw_write16(a, addr, val); + break; + + default: + goto out; + } +} +#endif + + err = 0; +out: + return err; +} + +int rtw_halmac_set_bandwidth(struct dvobj_priv *d, u8 channel, u8 pri_ch_idx, u8 bw) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_cfg_ch_bw(mac, channel, pri_ch_idx, bw); + if (HALMAC_RET_SUCCESS != status) + return -1; + + return 0; +} + +/** + * rtw_halmac_set_edca() - config edca parameter + * @d: struct dvobj_priv* + * @queue: XMIT_[VO/VI/BE/BK]_QUEUE + * @aifs: Arbitration inter-frame space(AIFS) + * @cw: Contention window(CW) + * @txop: MAX Transmit Opportunity(TXOP) + * + * Return: 0 if process OK, otherwise -1. + */ +int rtw_halmac_set_edca(struct dvobj_priv *d, u8 queue, u8 aifs, u8 cw, u16 txop) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_acq_id ac; + struct halmac_edca_para edca; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + switch (queue) { + case XMIT_VO_QUEUE: + ac = HALMAC_ACQ_ID_VO; + break; + case XMIT_VI_QUEUE: + ac = HALMAC_ACQ_ID_VI; + break; + case XMIT_BE_QUEUE: + ac = HALMAC_ACQ_ID_BE; + break; + case XMIT_BK_QUEUE: + ac = HALMAC_ACQ_ID_BK; + break; + default: + return -1; + } + + edca.aifs = aifs; + edca.cw = cw; + edca.txop_limit = txop; + + status = api->halmac_cfg_edca_para(mac, ac, &edca); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +/** + * rtw_halmac_set_rts_full_bw() - Send RTS to all covered channels + * @d: struct dvobj_priv* + * @enable: _TRUE(enable), _FALSE(disable) + * + * Hradware will duplicate RTS packet to all channels which are covered in used + * bandwidth. + * + * Return 0 if process OK, otherwise -1. + */ +int rtw_halmac_set_rts_full_bw(struct dvobj_priv *d, u8 enable) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u8 full; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + full = (enable == _TRUE) ? 1 : 0; + + status = api->halmac_set_hw_value(mac, HALMAC_HW_RTS_FULL_BW, &full); + if (HALMAC_RET_SUCCESS != status) + return -1; + + return 0; +} + +#ifdef RTW_HALMAC_DBG_POWER_SWITCH +static void _dump_mac_reg(struct dvobj_priv *d, u32 start, u32 end) +{ + struct _ADAPTER *adapter; + int i, j = 1; + + + adapter = dvobj_get_primary_adapter(d); + for (i = start; i < end; i += 4) { + if (j % 4 == 1) + RTW_PRINT("0x%04x", i); + _RTW_PRINT(" 0x%08x ", rtw_read32(adapter, i)); + if ((j++) % 4 == 0) + _RTW_PRINT("\n"); + } +} + +void dump_dbg_val(struct _ADAPTER *a, u32 reg) +{ + u32 v32; + + + rtw_write8(a, 0x3A, reg); + v32 = rtw_read32(a, 0xC0); + RTW_PRINT("0x3A = %02x, 0xC0 = 0x%08x\n",reg, v32); +} + +#ifdef CONFIG_PCI_HCI +static void _dump_pcie_cfg_space(struct dvobj_priv *d) +{ + struct _ADAPTER *padapter = dvobj_get_primary_adapter(d); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct pci_dev *pdev = pdvobjpriv->ppcidev; + struct pci_dev *bridge_pdev = pdev->bus->self; + + u32 tmp[4] = { 0 }; + u32 i, j; + + RTW_PRINT("\n***** PCI Device Configuration Space *****\n\n"); + + for(i = 0; i < 0x100; i += 0x10) + { + for (j = 0 ; j < 4 ; j++) + pci_read_config_dword(pdev, i + j * 4, tmp+j); + + RTW_PRINT("%03x: %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x\n", + i, tmp[0] & 0xFF, (tmp[0] >> 8) & 0xFF, (tmp[0] >> 16) & 0xFF, (tmp[0] >> 24) & 0xFF, + tmp[1] & 0xFF, (tmp[1] >> 8) & 0xFF, (tmp[1] >> 16) & 0xFF, (tmp[1] >> 24) & 0xFF, + tmp[2] & 0xFF, (tmp[2] >> 8) & 0xFF, (tmp[2] >> 16) & 0xFF, (tmp[2] >> 24) & 0xFF, + tmp[3] & 0xFF, (tmp[3] >> 8) & 0xFF, (tmp[3] >> 16) & 0xFF, (tmp[3] >> 24) & 0xFF); + } + + RTW_PRINT("\n***** PCI Host Device Configuration Space*****\n\n"); + + for(i = 0; i < 0x100; i += 0x10) + { + for (j = 0 ; j < 4 ; j++) + pci_read_config_dword(bridge_pdev, i + j * 4, tmp+j); + + RTW_PRINT("%03x: %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x\n", + i, tmp[0] & 0xFF, (tmp[0] >> 8) & 0xFF, (tmp[0] >> 16) & 0xFF, (tmp[0] >> 24) & 0xFF, + tmp[1] & 0xFF, (tmp[1] >> 8) & 0xFF, (tmp[1] >> 16) & 0xFF, (tmp[1] >> 24) & 0xFF, + tmp[2] & 0xFF, (tmp[2] >> 8) & 0xFF, (tmp[2] >> 16) & 0xFF, (tmp[2] >> 24) & 0xFF, + tmp[3] & 0xFF, (tmp[3] >> 8) & 0xFF, (tmp[3] >> 16) & 0xFF, (tmp[3] >> 24) & 0xFF); + } +} +#endif + +static void _dump_mac_reg_for_power_switch(struct dvobj_priv *d, + const char* caller, char* desc) +{ + struct _ADAPTER *a; + u8 v8; + + + RTW_PRINT("%s: %s\n", caller, desc); + RTW_PRINT("======= MAC REG =======\n"); + /* page 0/1 */ + _dump_mac_reg(d, 0x0, 0x200); + _dump_mac_reg(d, 0x300, 0x400); /* also dump page 3 */ + + /* dump debug register */ + a = dvobj_get_primary_adapter(d); + +#ifdef CONFIG_PCI_HCI + _dump_pcie_cfg_space(d); + + v8 = rtw_read8(a, 0xF6) | 0x01; + rtw_write8(a, 0xF6, v8); + RTW_PRINT("0xF6 = %02x\n", v8); + + dump_dbg_val(a, 0x63); + dump_dbg_val(a, 0x64); + dump_dbg_val(a, 0x68); + dump_dbg_val(a, 0x69); + dump_dbg_val(a, 0x6a); + dump_dbg_val(a, 0x6b); + dump_dbg_val(a, 0x71); + dump_dbg_val(a, 0x72); +#endif +} + +static enum halmac_ret_status _power_switch(struct halmac_adapter *halmac, + struct halmac_api *api, + enum halmac_mac_power pwr) +{ + enum halmac_ret_status status; + char desc[80] = {0}; + + + rtw_sprintf(desc, 80, "before calling power %s", + (pwr==HALMAC_MAC_POWER_ON)?"on":"off"); + _dump_mac_reg_for_power_switch((struct dvobj_priv *)halmac->drv_adapter, + __FUNCTION__, desc); + + status = api->halmac_mac_power_switch(halmac, pwr); + RTW_PRINT("%s: status=%d\n", __FUNCTION__, status); + + rtw_sprintf(desc, 80, "after calling power %s", + (pwr==HALMAC_MAC_POWER_ON)?"on":"off"); + _dump_mac_reg_for_power_switch((struct dvobj_priv *)halmac->drv_adapter, + __FUNCTION__, desc); + + return status; +} +#else /* !RTW_HALMAC_DBG_POWER_SWITCH */ +#define _power_switch(mac, api, pwr) (api)->halmac_mac_power_switch(mac, pwr) +#endif /* !RTW_HALMAC_DBG_POWER_SWITCH */ + +/* + * Description: + * Power on device hardware. + * [Notice!] If device's power state is on before, + * it would be power off first and turn on power again. + * + * Return: + * 0 power on success + * -1 power on fail + * -2 power state unchange + */ +int rtw_halmac_poweron(struct dvobj_priv *d) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + int err = -1; +#if defined(CONFIG_PCI_HCI) && defined(CONFIG_RTL8822B) + struct _ADAPTER *a; + u8 v8; + u32 addr; + + a = dvobj_get_primary_adapter(d); +#endif + + halmac = dvobj_to_halmac(d); + if (!halmac) + goto out; + + api = HALMAC_GET_API(halmac); + + status = api->halmac_pre_init_system_cfg(halmac); + if (status != HALMAC_RET_SUCCESS) + goto out; + +#ifdef CONFIG_SDIO_HCI + status = api->halmac_sdio_cmd53_4byte(halmac, HALMAC_SDIO_CMD53_4BYTE_MODE_RW); + if (status != HALMAC_RET_SUCCESS) + goto out; +#endif /* CONFIG_SDIO_HCI */ + +#if defined(CONFIG_PCI_HCI) && defined(CONFIG_RTL8822B) + addr = 0x3F3; + v8 = rtw_read8(a, addr); + RTW_PRINT("%s: 0x%X = 0x%02x\n", __FUNCTION__, addr, v8); + /* are we in pcie debug mode? */ + if (!(v8 & BIT(2))) { + RTW_PRINT("%s: Enable pcie debug mode\n", __FUNCTION__); + v8 |= BIT(2); + v8 = rtw_write8(a, addr, v8); + } +#endif + + status = _power_switch(halmac, api, HALMAC_MAC_POWER_ON); + if (HALMAC_RET_PWR_UNCHANGE == status) { + +#if defined(CONFIG_PCI_HCI) && defined(CONFIG_RTL8822B) + addr = 0x3F3; + v8 = rtw_read8(a, addr); + RTW_PRINT("%s: 0x%X = 0x%02x\n", __FUNCTION__, addr, v8); + + /* are we in pcie debug mode? */ + if (!(v8 & BIT(2))) { + RTW_PRINT("%s: Enable pcie debug mode\n", __FUNCTION__); + v8 |= BIT(2); + v8 = rtw_write8(a, addr, v8); + } else if (v8 & BIT(0)) { + /* DMA stuck */ + addr = 0x1350; + v8 = rtw_read8(a, addr); + RTW_PRINT("%s: 0x%X = 0x%02x\n", __FUNCTION__, addr, v8); + RTW_PRINT("%s: recover DMA stuck\n", __FUNCTION__); + v8 |= BIT(6); + v8 = rtw_write8(a, addr, v8); + RTW_PRINT("%s: 0x%X = 0x%02x\n", __FUNCTION__, addr, v8); + } +#endif + /* + * Work around for warm reboot but device not power off, + * but it would also fall into this case when auto power on is enabled. + */ + _power_switch(halmac, api, HALMAC_MAC_POWER_OFF); + status = _power_switch(halmac, api, HALMAC_MAC_POWER_ON); + RTW_WARN("%s: Power state abnormal, try to recover...%s\n", + __FUNCTION__, (HALMAC_RET_SUCCESS == status)?"OK":"FAIL!"); + } + if (HALMAC_RET_SUCCESS != status) { + if (HALMAC_RET_PWR_UNCHANGE == status) + err = -2; + goto out; + } + + status = api->halmac_init_system_cfg(halmac); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +/* + * Description: + * Power off device hardware. + * + * Return: + * 0 Power off success + * -1 Power off fail + */ +int rtw_halmac_poweroff(struct dvobj_priv *d) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + int err = -1; + + + halmac = dvobj_to_halmac(d); + if (!halmac) + goto out; + + api = HALMAC_GET_API(halmac); + + status = _power_switch(halmac, api, HALMAC_MAC_POWER_OFF); + if ((HALMAC_RET_SUCCESS != status) + && (HALMAC_RET_PWR_UNCHANGE != status)) + goto out; + + err = 0; +out: + return err; +} + +#ifdef CONFIG_SUPPORT_TRX_SHARED +static inline enum halmac_rx_fifo_expanding_mode _trx_share_mode_drv2halmac(u8 trx_share_mode) +{ + if (0 == trx_share_mode) + return HALMAC_RX_FIFO_EXPANDING_MODE_DISABLE; + else if (1 == trx_share_mode) + return HALMAC_RX_FIFO_EXPANDING_MODE_1_BLOCK; + else if (2 == trx_share_mode) + return HALMAC_RX_FIFO_EXPANDING_MODE_2_BLOCK; + else if (3 == trx_share_mode) + return HALMAC_RX_FIFO_EXPANDING_MODE_3_BLOCK; + else + return HALMAC_RX_FIFO_EXPANDING_MODE_DISABLE; +} + +static enum halmac_rx_fifo_expanding_mode _rtw_get_trx_share_mode(struct _ADAPTER *adapter) +{ + struct registry_priv *registry_par = &adapter->registrypriv; + + return _trx_share_mode_drv2halmac(registry_par->trx_share_mode); +} + +void dump_trx_share_mode(void *sel, struct _ADAPTER *adapter) +{ + struct registry_priv *registry_par = &adapter->registrypriv; + u8 mode = _trx_share_mode_drv2halmac(registry_par->trx_share_mode); + + if (HALMAC_RX_FIFO_EXPANDING_MODE_1_BLOCK == mode) + RTW_PRINT_SEL(sel, "TRx share mode : %s\n", "RX_FIFO_EXPANDING_MODE_1"); + else if (HALMAC_RX_FIFO_EXPANDING_MODE_2_BLOCK == mode) + RTW_PRINT_SEL(sel, "TRx share mode : %s\n", "RX_FIFO_EXPANDING_MODE_2"); + else if (HALMAC_RX_FIFO_EXPANDING_MODE_3_BLOCK == mode) + RTW_PRINT_SEL(sel, "TRx share mode : %s\n", "RX_FIFO_EXPANDING_MODE_3"); + else + RTW_PRINT_SEL(sel, "TRx share mode : %s\n", "DISABLE"); +} +#endif + +static enum halmac_drv_rsvd_pg_num _rsvd_page_num_drv2halmac(u16 num) +{ + if (num <= 8) + return HALMAC_RSVD_PG_NUM8; + if (num <= 16) + return HALMAC_RSVD_PG_NUM16; + if (num <= 24) + return HALMAC_RSVD_PG_NUM24; + if (num <= 32) + return HALMAC_RSVD_PG_NUM32; + if (num <= 64) + return HALMAC_RSVD_PG_NUM64; + if (num <= 128) + return HALMAC_RSVD_PG_NUM128; + + if (num > 256) + RTW_WARN("%s: Fail to allocate RSVD page(%d)!!" + " The MAX RSVD page number is 256...\n", + __FUNCTION__, num); + + return HALMAC_RSVD_PG_NUM256; +} + +static u16 _rsvd_page_num_halmac2drv(enum halmac_drv_rsvd_pg_num rsvd_page_number) +{ + u16 num = 0; + + + switch (rsvd_page_number) { + case HALMAC_RSVD_PG_NUM8: + num = 8; + break; + + case HALMAC_RSVD_PG_NUM16: + num = 16; + break; + + case HALMAC_RSVD_PG_NUM24: + num = 24; + break; + + case HALMAC_RSVD_PG_NUM32: + num = 32; + break; + + case HALMAC_RSVD_PG_NUM64: + num = 64; + break; + + case HALMAC_RSVD_PG_NUM128: + num = 128; + break; + + case HALMAC_RSVD_PG_NUM256: + num = 256; + break; + } + + return num; +} + +static enum halmac_trx_mode _choose_trx_mode(struct dvobj_priv *d) +{ + PADAPTER p; + + + p = dvobj_get_primary_adapter(d); + + if (p->registrypriv.wifi_spec) + return HALMAC_TRX_MODE_WMM; + +#ifdef CONFIG_SUPPORT_TRX_SHARED + if (_rtw_get_trx_share_mode(p)) + return HALMAC_TRX_MODE_TRXSHARE; +#endif + + return HALMAC_TRX_MODE_NORMAL; +} + +static inline enum halmac_rf_type _rf_type_drv2halmac(enum rf_type rf_drv) +{ + enum halmac_rf_type rf_mac; + + + switch (rf_drv) { + case RF_1T1R: + rf_mac = HALMAC_RF_1T1R; + break; + case RF_1T2R: + rf_mac = HALMAC_RF_1T2R; + break; + case RF_2T2R: + rf_mac = HALMAC_RF_2T2R; + break; + case RF_2T3R: + rf_mac = HALMAC_RF_2T3R; + break; + case RF_2T4R: + rf_mac = HALMAC_RF_2T4R; + break; + case RF_3T3R: + rf_mac = HALMAC_RF_3T3R; + break; + case RF_3T4R: + rf_mac = HALMAC_RF_3T4R; + break; + case RF_4T4R: + rf_mac = HALMAC_RF_4T4R; + break; + default: + rf_mac = HALMAC_RF_MAX_TYPE; + RTW_ERR("%s: Invalid RF type(0x%x)!\n", __FUNCTION__, rf_drv); + break; + } + + return rf_mac; +} + +static inline enum rf_type _rf_type_halmac2drv(enum halmac_rf_type rf_mac) +{ + enum rf_type rf_drv; + + + switch (rf_mac) { + case HALMAC_RF_1T2R: + rf_drv = RF_1T2R; + break; + case HALMAC_RF_2T4R: + rf_drv = RF_2T4R; + break; + case HALMAC_RF_2T2R: + case HALMAC_RF_2T2R_GREEN: + rf_drv = RF_2T2R; + break; + case HALMAC_RF_2T3R: + rf_drv = RF_2T3R; + break; + case HALMAC_RF_1T1R: + rf_drv = RF_1T1R; + break; + case HALMAC_RF_3T3R: + rf_drv = RF_3T3R; + break; + case HALMAC_RF_3T4R: + rf_drv = RF_3T4R; + break; + case HALMAC_RF_4T4R: + rf_drv = RF_4T4R; + break; + default: + rf_drv = RF_TYPE_MAX; + RTW_ERR("%s: Invalid RF type(0x%x)!\n", __FUNCTION__, rf_mac); + break; + } + + return rf_drv; +} + +static enum odm_cut_version _cut_version_drv2phydm( + enum tag_HAL_Cut_Version_Definition cut_drv) +{ + enum odm_cut_version cut_phydm = ODM_CUT_A; + u32 diff; + + + if (cut_drv > K_CUT_VERSION) + RTW_WARN("%s: unknown cut_ver=%d !!\n", __FUNCTION__, cut_drv); + + diff = cut_drv - A_CUT_VERSION; + cut_phydm += diff; + + return cut_phydm; +} + +static int _send_general_info_by_reg(struct dvobj_priv *d, + struct halmac_general_info *info) +{ + struct _ADAPTER *a; + struct hal_com_data *hal; + enum tag_HAL_Cut_Version_Definition cut_drv; + enum rf_type rftype; + enum odm_cut_version cut_phydm; + u8 h2c[RTW_HALMAC_H2C_MAX_SIZE] = {0}; + + + a = dvobj_get_primary_adapter(d); + hal = GET_HAL_DATA(a); + rftype = _rf_type_halmac2drv(info->rf_type); + cut_drv = GET_CVID_CUT_VERSION(hal->version_id); + cut_phydm = _cut_version_drv2phydm(cut_drv); + +#define CLASS_GENERAL_INFO_REG 0x02 +#define CMD_ID_GENERAL_INFO_REG 0x0C +#define GENERAL_INFO_REG_SET_CMD_ID(buf, v) SET_BITS_TO_LE_4BYTE(buf, 0, 5, v) +#define GENERAL_INFO_REG_SET_CLASS(buf, v) SET_BITS_TO_LE_4BYTE(buf, 5, 3, v) +#define GENERAL_INFO_REG_SET_RFE_TYPE(buf, v) SET_BITS_TO_LE_4BYTE(buf, 8, 8, v) +#define GENERAL_INFO_REG_SET_RF_TYPE(buf, v) SET_BITS_TO_LE_4BYTE(buf, 16, 8, v) +#define GENERAL_INFO_REG_SET_CUT_VERSION(buf, v) SET_BITS_TO_LE_4BYTE(buf, 24, 8, v) +#define GENERAL_INFO_REG_SET_RX_ANT_STATUS(buf, v) SET_BITS_TO_LE_1BYTE(buf+4, 0, 4, v) +#define GENERAL_INFO_REG_SET_TX_ANT_STATUS(buf, v) SET_BITS_TO_LE_1BYTE(buf+4, 4, 4, v) + + GENERAL_INFO_REG_SET_CMD_ID(h2c, CMD_ID_GENERAL_INFO_REG); + GENERAL_INFO_REG_SET_CLASS(h2c, CLASS_GENERAL_INFO_REG); + GENERAL_INFO_REG_SET_RFE_TYPE(h2c, info->rfe_type); + GENERAL_INFO_REG_SET_RF_TYPE(h2c, rftype); + GENERAL_INFO_REG_SET_CUT_VERSION(h2c, cut_phydm); + GENERAL_INFO_REG_SET_RX_ANT_STATUS(h2c, info->rx_ant_status); + GENERAL_INFO_REG_SET_TX_ANT_STATUS(h2c, info->tx_ant_status); + + return rtw_halmac_send_h2c(d, h2c); +} + +static int _send_general_info(struct dvobj_priv *d) +{ + struct _ADAPTER *adapter; + struct hal_com_data *hal; + struct halmac_adapter *halmac; + struct halmac_api *api; + struct halmac_general_info info; + enum halmac_ret_status status; + enum rf_type rf = RF_1T1R; + enum bb_path txpath = BB_PATH_A; + enum bb_path rxpath = BB_PATH_A; + int err; + + + adapter = dvobj_get_primary_adapter(d); + hal = GET_HAL_DATA(adapter); + halmac = dvobj_to_halmac(d); + if (!halmac) + return -1; + api = HALMAC_GET_API(halmac); + + _rtw_memset(&info, 0, sizeof(info)); + info.rfe_type = (u8)hal->rfe_type; + rtw_hal_get_trx_path(d, &rf, &txpath, &rxpath); + info.rf_type = _rf_type_drv2halmac(rf); + info.tx_ant_status = (u8)txpath; + info.rx_ant_status = (u8)rxpath; + info.ext_pa = 0; /* 2.4G or 5G? format not known */ + info.package_type = hal->PackageType; + info.mp_mode = adapter->registrypriv.mp_mode; + + status = api->halmac_send_general_info(halmac, &info); + switch (status) { + case HALMAC_RET_SUCCESS: + break; + case HALMAC_RET_NO_DLFW: + RTW_WARN("%s: halmac_send_general_info() fail because fw not dl!\n", + __FUNCTION__); + /* fall through */ + default: + return -1; + } + + err = _send_general_info_by_reg(d, &info); + if (err) { + RTW_ERR("%s: Fail to send general info by register!\n", + __FUNCTION__); + return -1; + } + + return 0; +} + +static int _cfg_drv_rsvd_pg_num(struct dvobj_priv *d) +{ + struct _ADAPTER *a; + struct hal_com_data *hal; + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_drv_rsvd_pg_num rsvd_page_number; + enum halmac_ret_status status; + u16 drv_rsvd_num; + int ret = 0; + + + a = dvobj_get_primary_adapter(d); + hal = GET_HAL_DATA(a); + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + drv_rsvd_num = rtw_hal_get_rsvd_page_num(a); + rsvd_page_number = _rsvd_page_num_drv2halmac(drv_rsvd_num); + status = api->halmac_cfg_drv_rsvd_pg_num(halmac, rsvd_page_number); + if (status != HALMAC_RET_SUCCESS) { + ret = -1; + goto exit; + } + hal->drv_rsvd_page_number = _rsvd_page_num_halmac2drv(rsvd_page_number); + +exit: +#ifndef DBG_RSVD_PAGE_CFG + if (drv_rsvd_num != _rsvd_page_num_halmac2drv(rsvd_page_number)) +#endif + RTW_INFO("%s: request %d pages => halmac %d pages %s\n" + , __FUNCTION__, drv_rsvd_num, _rsvd_page_num_halmac2drv(rsvd_page_number) + , ret ? "fail" : "success"); + + return ret; +} + +static void _debug_dlfw_fail(struct dvobj_priv *d) +{ + struct _ADAPTER *a; + u32 addr; + u32 v32, i, n; + + + a = dvobj_get_primary_adapter(d); + + /* read 0x80[15:0], 0x10F8[31:0] once */ + addr = 0x80; + v32 = rtw_read16(a, addr); + RTW_PRINT("%s: 0x%X = 0x%04x\n", __FUNCTION__, addr, v32); + + addr = 0x10F8; + v32 = rtw_read32(a, addr); + RTW_PRINT("%s: 0x%X = 0x%08x\n", __FUNCTION__, addr, v32); + + /* read 0x10FC[31:0], 5 times */ + addr = 0x10FC; + n = 5; + for (i = 0; i < n; i++) { + v32 = rtw_read32(a, addr); + RTW_PRINT("%s: 0x%X = 0x%08x (%u/%u)\n", + __FUNCTION__, addr, v32, i, n); + } + + /* + * write 0x3A[7:0]=0x28 and 0xF6[7:0]=0x01 + * and then read 0xC0[31:0] 5 times + */ + addr = 0x3A; + v32 = 0x28; + rtw_write8(a, addr, (u8)v32); + v32 = rtw_read8(a, addr); + RTW_PRINT("%s: 0x%X = 0x%02x\n", __FUNCTION__, addr, v32); + + addr = 0xF6; + v32 = 0x1; + rtw_write8(a, addr, (u8)v32); + v32 = rtw_read8(a, addr); + RTW_PRINT("%s: 0x%X = 0x%02x\n", __FUNCTION__, addr, v32); + + addr = 0xC0; + n = 5; + for (i = 0; i < n; i++) { + v32 = rtw_read32(a, addr); + RTW_PRINT("%s: 0x%X = 0x%08x (%u/%u)\n", + __FUNCTION__, addr, v32, i, n); + } + + mac_reg_dump(NULL, a); +#ifdef CONFIG_SDIO_HCI + RTW_PRINT("======= SDIO Local REG =======\n"); + sdio_local_reg_dump(NULL, a); + RTW_PRINT("======= SDIO CCCR REG =======\n"); + sd_f0_reg_dump(NULL, a); +#endif /* CONFIG_SDIO_HCI */ + + /* read 0x80 after 10 secs */ + rtw_msleep_os(10000); + addr = 0x80; + v32 = rtw_read16(a, addr); + RTW_PRINT("%s: 0x%X = 0x%04x (after 10 secs)\n", + __FUNCTION__, addr, v32); +} + +static enum halmac_ret_status _enter_cpu_sleep_mode(struct dvobj_priv *d) +{ + struct hal_com_data *hal; + struct halmac_adapter *mac; + struct halmac_api *api; + + + hal = GET_HAL_DATA(dvobj_get_primary_adapter(d)); + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + +#ifdef CONFIG_RTL8822B + /* Support after firmware version 21 */ + if (hal->firmware_version < 21) + return HALMAC_RET_NOT_SUPPORT; +#elif defined(CONFIG_RTL8821C) + /* Support after firmware version 13.6 or 16 */ + if (hal->firmware_version == 13) { + if (hal->firmware_sub_version < 6) + return HALMAC_RET_NOT_SUPPORT; + } else if (hal->firmware_version < 16) { + return HALMAC_RET_NOT_SUPPORT; + } +#endif + + return api->halmac_enter_cpu_sleep_mode(mac); +} + +/* + * _cpu_sleep() - Let IC CPU enter sleep mode + * @d: struct dvobj_priv* + * @timeout: time limit of wait, unit is ms + * 0 for no limit + * + * Return 0 for CPU in sleep mode, otherwise fail to enter sleep mode. + * Error codes definition are as follow: + * -1 HALMAC enter sleep return fail + * -2 HALMAC get CPU mode return fail + * -110 timeout + */ +static int _cpu_sleep(struct dvobj_priv *d, u32 timeout) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + enum halmac_wlcpu_mode mode = HALMAC_WLCPU_UNDEFINE; + systime start_t; + s32 period = 0; + u32 cnt = 0; + int err = 0; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + start_t = rtw_get_current_time(); + + status = _enter_cpu_sleep_mode(d); + if (status != HALMAC_RET_SUCCESS) { + if (status != HALMAC_RET_NOT_SUPPORT) + err = -1; + goto exit; + } + + do { + cnt++; + + mode = HALMAC_WLCPU_UNDEFINE; + status = api->halmac_get_cpu_mode(mac, &mode); + + period = rtw_get_passing_time_ms(start_t); + + if (status != HALMAC_RET_SUCCESS) { + err = -2; + break; + } + if (mode == HALMAC_WLCPU_SLEEP) + break; + if (period > timeout) { + err = -110; + break; + } + + rtw_msleep_os(1); + } while (1); + +exit: + if (err) + RTW_ERR("%s: Fail to enter sleep mode! (%d, %d)\n", + __FUNCTION__, status, mode); + + RTW_INFO("%s: Cost %dms to polling %u times. (err=%d)\n", + __FUNCTION__, period, cnt, err); + + return err; +} + +static void _init_trx_cfg_drv(struct dvobj_priv *d) +{ +#ifdef CONFIG_PCI_HCI + rtw_hal_irp_reset(dvobj_get_primary_adapter(d)); +#endif +} + +/* + * Description: + * Downlaod Firmware Flow + * + * Parameters: + * d pointer of struct dvobj_priv + * fw firmware array + * fwsize firmware size + * re_dl re-download firmware or not + * 0: run in init hal flow, not re-download + * 1: it is a stand alone operation, not in init hal flow + * + * Return: + * 0 Success + * others Fail + */ +static int download_fw(struct dvobj_priv *d, u8 *fw, u32 fwsize, u8 re_dl) +{ + PHAL_DATA_TYPE hal; + struct halmac_adapter *mac; + struct halmac_api *api; + struct halmac_fw_version fw_vesion; + enum halmac_ret_status status; + int err = 0; + + + hal = GET_HAL_DATA(dvobj_get_primary_adapter(d)); + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + if ((!fw) || (!fwsize)) + return -1; + + /* 1. Driver Stop Tx */ + /* ToDo */ + + /* 2. Driver Check Tx FIFO is empty */ + err = rtw_halmac_txfifo_wait_empty(d, 2000); /* wait 2s */ + if (err) { + err = -1; + goto resume_tx; + } + + /* 3. Config MAX download size */ + /* + * Already done in rtw_halmac_init_adapter() or + * somewhere calling rtw_halmac_set_max_dl_fw_size(). + */ + + if (re_dl) { + /* 4. Enter IC CPU sleep mode */ + err = _cpu_sleep(d, 2000); + if (err) { + RTW_ERR("%s: IC CPU fail to enter sleep mode!(%d)\n", + __FUNCTION__, err); + /* skip this error */ + err = 0; + } + } + + /* 5. Download Firmware */ + status = api->halmac_download_firmware(mac, fw, fwsize); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: download firmware FAIL! status=0x%02x\n", + __FUNCTION__, status); + _debug_dlfw_fail(d); + err = -1; + goto resume_tx; + } + + /* 5.1. (Driver) Reset driver variables if needed */ + hal->LastHMEBoxNum = 0; + + /* 5.2. (Driver) Get FW version */ + status = api->halmac_get_fw_version(mac, &fw_vesion); + if (status == HALMAC_RET_SUCCESS) { + hal->firmware_version = fw_vesion.version; + hal->firmware_sub_version = fw_vesion.sub_version; + hal->firmware_size = fwsize; + } + +resume_tx: + /* 6. Driver resume TX if needed */ + /* ToDo */ + + if (err) + goto exit; + + if (re_dl) { + enum halmac_trx_mode mode; + + /* 7. Change reserved page size */ + err = _cfg_drv_rsvd_pg_num(d); + if (err) + return -1; + + /* 8. Init TRX Configuration */ + mode = _choose_trx_mode(d); + status = api->halmac_init_trx_cfg(mac, mode); + if (HALMAC_RET_SUCCESS != status) + return -1; + _init_trx_cfg_drv(d); + + /* 9. Config RX Aggregation */ + err = rtw_halmac_rx_agg_switch(d, _TRUE); + if (err) + return -1; + + /* 10. Send General Info */ + err = _send_general_info(d); + if (err) + return -1; + } + +exit: + return err; +} + +static int init_mac_flow(struct dvobj_priv *d) +{ + PADAPTER p; + struct hal_com_data *hal; + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_drv_rsvd_pg_num rsvd_page_number; + union halmac_wlan_addr hwa; + enum halmac_trx_mode trx_mode; + enum halmac_ret_status status; + u8 drv_rsvd_num; + u8 nettype; + int err, err_ret = -1; + + + p = dvobj_get_primary_adapter(d); + hal = GET_HAL_DATA(p); + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + +#ifdef CONFIG_SUPPORT_TRX_SHARED + status = api->halmac_cfg_rxff_expand_mode(halmac, + _rtw_get_trx_share_mode(p)); + if (status != HALMAC_RET_SUCCESS) + goto out; +#endif + +#ifdef DBG_LA_MODE + if (dvobj_to_regsty(d)->la_mode_en) { + status = api->halmac_cfg_la_mode(halmac, HALMAC_LA_MODE_PARTIAL); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: Fail to enable LA mode!\n", __FUNCTION__); + goto out; + } + RTW_PRINT("%s: Enable LA mode OK.\n", __FUNCTION__); + } +#endif + + err = _cfg_drv_rsvd_pg_num(d); + if (err) + goto out; + +#ifdef CONFIG_USB_HCI + status = api->halmac_set_bulkout_num(halmac, d->RtNumOutPipes); + if (status != HALMAC_RET_SUCCESS) + goto out; +#endif /* CONFIG_USB_HCI */ + + trx_mode = _choose_trx_mode(d); + status = api->halmac_init_mac_cfg(halmac, trx_mode); + if (status != HALMAC_RET_SUCCESS) + goto out; + + /* Driver insert flow: Sync driver setting with register */ + /* Sync driver RCR cache with register setting */ + rtw_hal_get_hwreg(dvobj_get_primary_adapter(d), HW_VAR_RCR, NULL); + +#ifdef CONFIG_RTS_FULL_BW + err = rtw_halmac_set_rts_full_bw(d, _TRUE); + if (err) + RTW_WARN("%s: Fail to set RTS FULL BW mode\n", __FUNCTION__); +#else + err = rtw_halmac_set_rts_full_bw(d, _FALSE); + if (err) + RTW_WARN("%s: Fail to disable RTS FULL BW mode\n", __FUNCTION__); +#endif /* CONFIG_RTS_FULL_BW */ + + _init_trx_cfg_drv(d); + /* Driver inser flow end */ + + err = rtw_halmac_rx_agg_switch(d, _TRUE); + if (err) + goto out; + + nettype = dvobj_to_regsty(d)->wireless_mode; + if (is_supported_vht(nettype) == _TRUE) + status = api->halmac_cfg_operation_mode(halmac, HALMAC_WIRELESS_MODE_AC); + else if (is_supported_ht(nettype) == _TRUE) + status = api->halmac_cfg_operation_mode(halmac, HALMAC_WIRELESS_MODE_N); + else if (IsSupportedTxOFDM(nettype) == _TRUE) + status = api->halmac_cfg_operation_mode(halmac, HALMAC_WIRELESS_MODE_G); + else + status = api->halmac_cfg_operation_mode(halmac, HALMAC_WIRELESS_MODE_B); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err_ret = 0; +out: + return err_ret; +} + +static int _drv_enable_trx(struct dvobj_priv *d) +{ + struct _ADAPTER *adapter; + u32 status; + + + adapter = dvobj_get_primary_adapter(d); + if (adapter->bup == _FALSE) { +#ifdef CONFIG_NEW_NETDEV_HDL + status = rtw_mi_start_drv_threads(adapter); +#else + status = rtw_start_drv_threads(adapter); +#endif + if (status == _FAIL) { + RTW_ERR("%s: Start threads Failed!\n", __FUNCTION__); + return -1; + } + } + + rtw_intf_start(adapter); + + return 0; +} + +/* + * Notices: + * Make sure following information + * 1. GET_HAL_RFPATH + * 2. GET_HAL_DATA(dvobj_get_primary_adapter(d))->rfe_type + * 3. GET_HAL_DATA(dvobj_get_primary_adapter(d))->PackageType + * 4. dvobj_get_primary_adapter(d)->registrypriv.mp_mode + * are all ready before calling this function. + */ +static int _halmac_init_hal(struct dvobj_priv *d, u8 *fw, u32 fwsize) +{ + PADAPTER adapter; + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 ok; + u8 fw_ok = _FALSE; + int err, err_ret = -1; + + + adapter = dvobj_get_primary_adapter(d); + halmac = dvobj_to_halmac(d); + if (!halmac) + goto out; + api = HALMAC_GET_API(halmac); + + /* StatePowerOff */ + + /* SKIP: halmac_init_adapter (Already done before) */ + + /* halmac_pre_Init_system_cfg */ + /* halmac_mac_power_switch(on) */ + /* halmac_Init_system_cfg */ + ok = rtw_hal_power_on(adapter); + if (_FAIL == ok) + goto out; + + /* StatePowerOn */ + + /* DownloadFW */ + if (fw && fwsize) { + err = download_fw(d, fw, fwsize, 0); + if (err) + goto out; + fw_ok = _TRUE; + } + + /* InitMACFlow */ + err = init_mac_flow(d); + if (err) + goto out; + + /* Driver insert flow: Enable TR/RX */ + err = _drv_enable_trx(d); + if (err) + goto out; + + /* halmac_send_general_info */ + if (_TRUE == fw_ok) { + err = _send_general_info(d); + if (err) + goto out; + } + + /* Init Phy parameter-MAC */ + ok = rtw_hal_init_mac_register(adapter); + if (_FALSE == ok) + goto out; + + /* StateMacInitialized */ + + /* halmac_cfg_drv_info */ + err = rtw_halmac_config_rx_info(d, HALMAC_DRV_INFO_PHY_STATUS); + if (err) + goto out; + + /* halmac_set_hw_value(HALMAC_HW_EN_BB_RF) */ + /* Init BB, RF */ + ok = rtw_hal_init_phy(adapter); + if (_FALSE == ok) + goto out; + + status = api->halmac_init_interface_cfg(halmac); + if (status != HALMAC_RET_SUCCESS) + goto out; + + /* SKIP: halmac_verify_platform_api */ + /* SKIP: halmac_h2c_lb */ + + /* StateRxIdle */ + + err_ret = 0; +out: + return err_ret; +} + +int rtw_halmac_init_hal(struct dvobj_priv *d) +{ + return _halmac_init_hal(d, NULL, 0); +} + +/* + * Notices: + * Make sure following information + * 1. GET_HAL_RFPATH + * 2. GET_HAL_DATA(dvobj_get_primary_adapter(d))->rfe_type + * 3. GET_HAL_DATA(dvobj_get_primary_adapter(d))->PackageType + * 4. dvobj_get_primary_adapter(d)->registrypriv.mp_mode + * are all ready before calling this function. + */ +int rtw_halmac_init_hal_fw(struct dvobj_priv *d, u8 *fw, u32 fwsize) +{ + return _halmac_init_hal(d, fw, fwsize); +} + +/* + * Notices: + * Make sure following information + * 1. GET_HAL_RFPATH + * 2. GET_HAL_DATA(dvobj_get_primary_adapter(d))->rfe_type + * 3. GET_HAL_DATA(dvobj_get_primary_adapter(d))->PackageType + * 4. dvobj_get_primary_adapter(d)->registrypriv.mp_mode + * are all ready before calling this function. + */ +int rtw_halmac_init_hal_fw_file(struct dvobj_priv *d, u8 *fwpath) +{ + u8 *fw = NULL; + u32 fwmaxsize = 0, size = 0; + int err = 0; + + + err = rtw_halmac_get_fw_max_size(d, &fwmaxsize); + if (err) { + RTW_ERR("%s: Fail to get Firmware MAX size(err=%d)\n", __FUNCTION__, err); + return -1; + } + + fw = rtw_zmalloc(fwmaxsize); + if (!fw) + return -1; + + size = rtw_retrieve_from_file(fwpath, fw, fwmaxsize); + if (!size) { + err = -1; + goto exit; + } + + err = _halmac_init_hal(d, fw, size); + +exit: + rtw_mfree(fw, fwmaxsize); + /*fw = NULL;*/ + + return err; +} + +int rtw_halmac_deinit_hal(struct dvobj_priv *d) +{ + PADAPTER adapter; + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + int err = -1; + + + adapter = dvobj_get_primary_adapter(d); + halmac = dvobj_to_halmac(d); + if (!halmac) + goto out; + api = HALMAC_GET_API(halmac); + + status = api->halmac_deinit_interface_cfg(halmac); + if (status != HALMAC_RET_SUCCESS) + goto out; + + rtw_hal_power_off(adapter); + + err = 0; +out: + return err; +} + +int rtw_halmac_self_verify(struct dvobj_priv *d) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + int err = -1; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_verify_platform_api(mac); + if (status != HALMAC_RET_SUCCESS) + goto out; + + status = api->halmac_h2c_lb(mac); + if (status != HALMAC_RET_SUCCESS) + goto out; + + err = 0; +out: + return err; +} + +static u8 rtw_halmac_txfifo_is_empty(struct dvobj_priv *d) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 chk_num = 10; + u8 rst = _FALSE; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_txfifo_is_empty(mac, chk_num); + if (status == HALMAC_RET_SUCCESS) + rst = _TRUE; + + return rst; +} + +/** + * rtw_halmac_txfifo_wait_empty() - Wait TX FIFO to be emtpy + * @d: struct dvobj_priv* + * @timeout: time limit of wait, unit is ms + * 0 for no limit + * + * Wait TX FIFO to be emtpy. + * + * Return 0 for TX FIFO is empty, otherwise not empty. + */ +int rtw_halmac_txfifo_wait_empty(struct dvobj_priv *d, u32 timeout) +{ + struct _ADAPTER *a; + u8 empty = _FALSE; + u32 cnt = 0; + systime start_time = 0; + u32 pass_time; /* ms */ + + + a = dvobj_get_primary_adapter(d); + start_time = rtw_get_current_time(); + + do { + cnt++; + empty = rtw_halmac_txfifo_is_empty(d); + if (empty == _TRUE) + break; + + if (timeout) { + pass_time = rtw_get_passing_time_ms(start_time); + if (pass_time > timeout) + break; + } + if (RTW_CANNOT_IO(a)) { + RTW_WARN("%s: Interrupted by I/O forbiden!\n", __FUNCTION__); + break; + } + + rtw_msleep_os(2); + } while (1); + + if (empty == _FALSE) { +#ifdef CONFIG_RTW_DEBUG + u16 dbg_reg[] = {0x210, 0x230, 0x234, 0x238, 0x23C, 0x240, + 0x418, 0x10FC, 0x10F8, 0x11F4, 0x11F8}; + u8 i; + u32 val; + + if (!RTW_CANNOT_IO(a)) { + for (i = 0; i < ARRAY_SIZE(dbg_reg); i++) { + val = rtw_read32(a, dbg_reg[i]); + RTW_ERR("REG_%X:0x%08x\n", dbg_reg[i], val); + } + } +#endif /* CONFIG_RTW_DEBUG */ + + RTW_ERR("%s: Fail to wait txfifo empty!(cnt=%d)\n", + __FUNCTION__, cnt); + return -1; + } + + return 0; +} + +static enum halmac_dlfw_mem _fw_mem_drv2halmac(enum fw_mem mem, u8 tx_stop) +{ + enum halmac_dlfw_mem mem_halmac = HALMAC_DLFW_MEM_UNDEFINE; + + + switch (mem) { + case FW_EMEM: + if (tx_stop == _FALSE) + mem_halmac = HALMAC_DLFW_MEM_EMEM_RSVD_PG; + else + mem_halmac = HALMAC_DLFW_MEM_EMEM; + break; + + case FW_IMEM: + case FW_DMEM: + mem_halmac = HALMAC_DLFW_MEM_UNDEFINE; + break; + } + + return mem_halmac; +} + +int rtw_halmac_dlfw_mem(struct dvobj_priv *d, u8 *fw, u32 fwsize, enum fw_mem mem) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + enum halmac_dlfw_mem dlfw_mem; + u8 tx_stop = _FALSE; + u32 chk_timeout = 2000; /* unit: ms */ + int err = 0; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + if ((!fw) || (!fwsize)) + return -1; + +#ifndef RTW_HALMAC_DLFW_MEM_NO_STOP_TX + /* 1. Driver Stop Tx */ + /* ToDo */ + + /* 2. Driver Check Tx FIFO is empty */ + err = rtw_halmac_txfifo_wait_empty(d, chk_timeout); + if (err) + tx_stop = _FALSE; + else + tx_stop = _TRUE; +#endif /* !RTW_HALMAC_DLFW_MEM_NO_STOP_TX */ + + /* 3. Download Firmware MEM */ + dlfw_mem = _fw_mem_drv2halmac(mem, tx_stop); + if (dlfw_mem == HALMAC_DLFW_MEM_UNDEFINE) { + err = -1; + goto resume_tx; + } + status = api->halmac_free_download_firmware(mac, dlfw_mem, fw, fwsize); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: halmac_free_download_firmware fail(err=0x%x)\n", + __FUNCTION__, status); + err = -1; + goto resume_tx; + } + +resume_tx: +#ifndef RTW_HALMAC_DLFW_MEM_NO_STOP_TX + /* 4. Driver resume TX if needed */ + /* ToDo */ +#endif /* !RTW_HALMAC_DLFW_MEM_NO_STOP_TX */ + + return err; +} + +int rtw_halmac_dlfw_mem_from_file(struct dvobj_priv *d, u8 *fwpath, enum fw_mem mem) +{ + u8 *fw = NULL; + u32 fwmaxsize = 0, size = 0; + int err = 0; + + + err = rtw_halmac_get_fw_max_size(d, &fwmaxsize); + if (err) { + RTW_ERR("%s: Fail to get Firmware MAX size(err=%d)\n", __FUNCTION__, err); + return -1; + } + + fw = rtw_zmalloc(fwmaxsize); + if (!fw) + return -1; + + size = rtw_retrieve_from_file(fwpath, fw, fwmaxsize); + if (size) + err = rtw_halmac_dlfw_mem(d, fw, size, mem); + else + err = -1; + + rtw_mfree(fw, fwmaxsize); + /*fw = NULL;*/ + + return err; +} + +/* + * Return: + * 0 Success + * -22 Invalid arguemnt + */ +int rtw_halmac_dlfw(struct dvobj_priv *d, u8 *fw, u32 fwsize) +{ + PADAPTER adapter; + enum halmac_ret_status status; + u32 ok; + int err, err_ret = -1; + + + if (!fw || !fwsize) + return -22; + + adapter = dvobj_get_primary_adapter(d); + + /* re-download firmware */ + if (rtw_is_hw_init_completed(adapter)) + return download_fw(d, fw, fwsize, 1); + + /* Download firmware before hal init */ + /* Power on, download firmware and init mac */ + ok = rtw_hal_power_on(adapter); + if (_FAIL == ok) + goto out; + + err = download_fw(d, fw, fwsize, 0); + if (err) { + err_ret = err; + goto out; + } + + err = init_mac_flow(d); + if (err) + goto out; + + err = _send_general_info(d); + if (err) + goto out; + + err_ret = 0; + +out: + return err_ret; +} + +int rtw_halmac_dlfw_from_file(struct dvobj_priv *d, u8 *fwpath) +{ + u8 *fw = NULL; + u32 fwmaxsize = 0, size = 0; + int err = 0; + + + err = rtw_halmac_get_fw_max_size(d, &fwmaxsize); + if (err) { + RTW_ERR("%s: Fail to get Firmware MAX size(err=%d)\n", __FUNCTION__, err); + return -1; + } + + fw = rtw_zmalloc(fwmaxsize); + if (!fw) + return -1; + + size = rtw_retrieve_from_file(fwpath, fw, fwmaxsize); + if (size) + err = rtw_halmac_dlfw(d, fw, size); + else + err = -1; + + rtw_mfree(fw, fwmaxsize); + /*fw = NULL;*/ + + return err; +} + +/* + * Description: + * Power on/off BB/RF domain. + * + * Parameters: + * enable _TRUE/_FALSE for power on/off + * + * Return: + * 0 Success + * others Fail + */ +int rtw_halmac_phy_power_switch(struct dvobj_priv *d, u8 enable) +{ + PADAPTER adapter; + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u8 on; + + + adapter = dvobj_get_primary_adapter(d); + halmac = dvobj_to_halmac(d); + if (!halmac) + return -1; + api = HALMAC_GET_API(halmac); + on = (enable == _TRUE) ? 1 : 0; + + status = api->halmac_set_hw_value(halmac, HALMAC_HW_EN_BB_RF, &on); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +static u8 _is_fw_read_cmd_down(PADAPTER adapter, u8 msgbox_num) +{ + u8 read_down = _FALSE; + int retry_cnts = 100; + u8 valid; + + do { + valid = rtw_read8(adapter, REG_HMETFR) & BIT(msgbox_num); + if (0 == valid) + read_down = _TRUE; + else + rtw_msleep_os(1); + } while ((!read_down) && (retry_cnts--)); + + if (_FALSE == read_down) + RTW_WARN("%s, reg_1cc(%x), msg_box(%d)...\n", __func__, rtw_read8(adapter, REG_HMETFR), msgbox_num); + + return read_down; +} + +/** + * rtw_halmac_send_h2c() - Send H2C to firmware + * @d: struct dvobj_priv* + * @h2c: H2C data buffer, suppose to be 8 bytes + * + * Send H2C to firmware by message box register(0x1D0~0x1D3 & 0x1F0~0x1F3). + * + * Assume firmware be ready to accept H2C here, please check + * (hal->bFWReady == _TRUE) before call this function or make sure firmware is + * ready. + * + * Return: 0 if process OK, otherwise fail to send this H2C. + */ +int rtw_halmac_send_h2c(struct dvobj_priv *d, u8 *h2c) +{ + PADAPTER adapter = dvobj_get_primary_adapter(d); + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + u8 h2c_box_num = 0; + u32 msgbox_addr = 0; + u32 msgbox_ex_addr = 0; + u32 h2c_cmd = 0; + u32 h2c_cmd_ex = 0; + int err = -1; + + + if (!h2c) { + RTW_WARN("%s: pbuf is NULL\n", __FUNCTION__); + return err; + } + + if (rtw_is_surprise_removed(adapter)) { + RTW_WARN("%s: surprise removed\n", __FUNCTION__); + return err; + } + + _enter_critical_mutex(&d->h2c_fwcmd_mutex, NULL); + + /* pay attention to if race condition happened in H2C cmd setting */ + h2c_box_num = hal->LastHMEBoxNum; + + if (!_is_fw_read_cmd_down(adapter, h2c_box_num)) { + RTW_WARN(" fw read cmd failed...\n"); +#ifdef DBG_CONFIG_ERROR_DETECT + hal->srestpriv.self_dect_fw = _TRUE; + hal->srestpriv.self_dect_fw_cnt++; +#endif /* DBG_CONFIG_ERROR_DETECT */ + goto exit; + } + + /* Write Ext command (byte 4~7) */ + msgbox_ex_addr = REG_HMEBOX_E0 + (h2c_box_num * EX_MESSAGE_BOX_SIZE); + _rtw_memcpy((u8 *)(&h2c_cmd_ex), h2c + 4, EX_MESSAGE_BOX_SIZE); + h2c_cmd_ex = le32_to_cpu(h2c_cmd_ex); + rtw_write32(adapter, msgbox_ex_addr, h2c_cmd_ex); + + /* Write command (byte 0~3) */ + msgbox_addr = REG_HMEBOX0 + (h2c_box_num * MESSAGE_BOX_SIZE); + _rtw_memcpy((u8 *)(&h2c_cmd), h2c, 4); + h2c_cmd = le32_to_cpu(h2c_cmd); + rtw_write32(adapter, msgbox_addr, h2c_cmd); + + /* update last msg box number */ + hal->LastHMEBoxNum = (h2c_box_num + 1) % MAX_H2C_BOX_NUMS; + err = 0; + +#ifdef DBG_H2C_CONTENT + RTW_INFO_DUMP("[H2C] - ", h2c, RTW_HALMAC_H2C_MAX_SIZE); +#endif +exit: + _exit_critical_mutex(&d->h2c_fwcmd_mutex, NULL); + return err; +} + +/** + * rtw_halmac_c2h_handle() - Handle C2H for HALMAC + * @d: struct dvobj_priv* + * @c2h: Full C2H packet, including RX description and payload + * @size: Size(byte) of c2h + * + * Send C2H packet to HALMAC to process C2H packets, and the expected C2H ID is + * 0xFF. This function won't have any I/O, so caller doesn't have to call it in + * I/O safe place(ex. command thread). + * + * Please sure doesn't call this function in the same thread as someone is + * waiting HALMAC C2H ack, otherwise there is a deadlock happen. + * + * Return: 0 if process OK, otherwise no action for this C2H. + */ +int rtw_halmac_c2h_handle(struct dvobj_priv *d, u8 *c2h, u32 size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; +#ifdef RTW_HALMAC_FILTER_DRV_C2H + u32 desc_size = 0; + u8 *c2h_data; + u8 sub; +#endif /* RTW_HALMAC_FILTER_DRV_C2H */ + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + +#ifdef RTW_HALMAC_FILTER_DRV_C2H + status = api->halmac_get_hw_value(mac, HALMAC_HW_RX_DESC_SIZE, + &desc_size); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: fail to get rx desc size!\n", __FUNCTION__); + goto skip_filter; + } + + c2h_data = c2h + desc_size; + sub = C2H_HDR_GET_C2H_SUB_CMD_ID(c2h_data); + switch (sub) { + case C2H_SUB_CMD_ID_C2H_PKT_FTM_DBG: + case C2H_SUB_CMD_ID_C2H_PKT_FTM_2_DBG: + case C2H_SUB_CMD_ID_C2H_PKT_FTM_3_DBG: + case C2H_SUB_CMD_ID_C2H_PKT_FTM_4_DBG: + case C2H_SUB_CMD_ID_FTMACKRPT_HDL_DBG: + case C2H_SUB_CMD_ID_FTMC2H_RPT: + case C2H_SUB_CMD_ID_DRVFTMC2H_RPT: + case C2H_SUB_CMD_ID_C2H_PKT_FTM_5_DBG: + case C2H_SUB_CMD_ID_CCX_RPT: + case C2H_SUB_CMD_ID_C2H_PKT_NAN_RPT: + case C2H_SUB_CMD_ID_C2H_PKT_ATM_RPT: + case C2H_SUB_CMD_ID_C2H_PKT_SCC_CSA_RPT: + case C2H_SUB_CMD_ID_C2H_PKT_FW_STATUS_NOTIFY: + case C2H_SUB_CMD_ID_C2H_PKT_FTMSESSION_END: + case C2H_SUB_CMD_ID_C2H_PKT_DETECT_THERMAL: + case C2H_SUB_CMD_ID_FW_FWCTRL_RPT: + case C2H_SUB_CMD_ID_SCAN_CH_NOTIFY: + case C2H_SUB_CMD_ID_FW_TBTT_RPT: + case C2H_SUB_CMD_ID_BCN_OFFLOAD: + case C2H_SUB_CMD_ID_FW_DBG_MSG: + RTW_PRINT("%s: unhandled C2H, id=0xFF subid=0x%x len=%u\n", + __FUNCTION__, sub, C2H_HDR_GET_LEN(c2h_data)); + RTW_PRINT_DUMP("C2H: ", c2h_data, size - desc_size); + return 0; + } + +skip_filter: +#endif /* RTW_HALMAC_FILTER_DRV_C2H */ + + status = api->halmac_get_c2h_info(mac, c2h, size); + if (HALMAC_RET_SUCCESS != status) + return -1; + + return 0; +} + +int rtw_halmac_get_available_efuse_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_get_efuse_available_size(mac, &val); + if (HALMAC_RET_SUCCESS != status) + return -1; + + *size = val; + return 0; +} + +int rtw_halmac_get_physical_efuse_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_get_efuse_size(mac, &val); + if (HALMAC_RET_SUCCESS != status) + return -1; + + *size = val; + return 0; +} + +int rtw_halmac_read_physical_efuse_map(struct dvobj_priv *d, u8 *map, u32 size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + enum halmac_feature_id id; + int ret; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + id = HALMAC_FEATURE_DUMP_PHYSICAL_EFUSE; + + ret = init_halmac_event(d, id, map, size); + if (ret) + return -1; + + status = api->halmac_dump_efuse_map(mac, HALMAC_EFUSE_R_DRV); + if (HALMAC_RET_SUCCESS != status) { + free_halmac_event(d, id); + return -1; + } + + ret = wait_halmac_event(d, id); + if (ret) + return -1; + + return 0; +} + +int rtw_halmac_read_physical_efuse(struct dvobj_priv *d, u32 offset, u32 cnt, u8 *data) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u8 v; + u32 i; + u8 *efuse = NULL; + u32 size = 0; + int err = 0; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + if (api->halmac_read_efuse) { + for (i = 0; i < cnt; i++) { + status = api->halmac_read_efuse(mac, offset + i, &v); + if (HALMAC_RET_SUCCESS != status) + return -1; + data[i] = v; + } + } else { + err = rtw_halmac_get_physical_efuse_size(d, &size); + if (err) + return -1; + + efuse = rtw_zmalloc(size); + if (!efuse) + return -1; + + err = rtw_halmac_read_physical_efuse_map(d, efuse, size); + if (err) + err = -1; + else + _rtw_memcpy(data, efuse + offset, cnt); + + rtw_mfree(efuse, size); + } + + return err; +} + +int rtw_halmac_write_physical_efuse(struct dvobj_priv *d, u32 offset, u32 cnt, u8 *data) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 i; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + if (api->halmac_write_efuse == NULL) + return -1; + + for (i = 0; i < cnt; i++) { + status = api->halmac_write_efuse(mac, offset + i, data[i]); + if (HALMAC_RET_SUCCESS != status) + return -1; + } + + return 0; +} + +int rtw_halmac_get_logical_efuse_size(struct dvobj_priv *d, u32 *size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 val; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_get_logical_efuse_size(mac, &val); + if (HALMAC_RET_SUCCESS != status) + return -1; + + *size = val; + return 0; +} + +int rtw_halmac_read_logical_efuse_map(struct dvobj_priv *d, u8 *map, u32 size, u8 *maskmap, u32 masksize) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + enum halmac_feature_id id; + int ret; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + id = HALMAC_FEATURE_DUMP_LOGICAL_EFUSE; + + ret = init_halmac_event(d, id, map, size); + if (ret) + return -1; + + status = api->halmac_dump_logical_efuse_map(mac, HALMAC_EFUSE_R_DRV); + if (HALMAC_RET_SUCCESS != status) { + free_halmac_event(d, id); + return -1; + } + + ret = wait_halmac_event(d, id); + if (ret) + return -1; + + if (maskmap && masksize) { + struct halmac_pg_efuse_info pginfo; + + pginfo.efuse_map = map; + pginfo.efuse_map_size = size; + pginfo.efuse_mask = maskmap; + pginfo.efuse_mask_size = masksize; + + status = api->halmac_mask_logical_efuse(mac, &pginfo); + if (status != HALMAC_RET_SUCCESS) + RTW_WARN("%s: mask logical efuse FAIL!\n", __FUNCTION__); + } + + return 0; +} + +int rtw_halmac_write_logical_efuse_map(struct dvobj_priv *d, u8 *map, u32 size, u8 *maskmap, u32 masksize) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + struct halmac_pg_efuse_info pginfo; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + pginfo.efuse_map = map; + pginfo.efuse_map_size = size; + pginfo.efuse_mask = maskmap; + pginfo.efuse_mask_size = masksize; + + status = api->halmac_pg_efuse_by_map(mac, &pginfo, HALMAC_EFUSE_R_AUTO); + if (HALMAC_RET_SUCCESS != status) + return -1; + + return 0; +} + +int rtw_halmac_read_logical_efuse(struct dvobj_priv *d, u32 offset, u32 cnt, u8 *data) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u8 v; + u32 i; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + for (i = 0; i < cnt; i++) { + status = api->halmac_read_logical_efuse(mac, offset + i, &v); + if (HALMAC_RET_SUCCESS != status) + return -1; + data[i] = v; + } + + return 0; +} + +int rtw_halmac_write_logical_efuse(struct dvobj_priv *d, u32 offset, u32 cnt, u8 *data) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 i; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + for (i = 0; i < cnt; i++) { + status = api->halmac_write_logical_efuse(mac, offset + i, data[i]); + if (HALMAC_RET_SUCCESS != status) + return -1; + } + + return 0; +} + +int rtw_halmac_write_bt_physical_efuse(struct dvobj_priv *d, u32 offset, u32 cnt, u8 *data) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 i; + u8 bank = 1; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + for (i = 0; i < cnt; i++) { + status = api->halmac_write_efuse_bt(mac, offset + i, data[i], bank); + if (HALMAC_RET_SUCCESS != status) { + printk("%s: halmac_write_efuse_bt status = %d\n", __FUNCTION__, status); + return -1; + } + } + printk("%s: halmac_write_efuse_bt status = HALMAC_RET_SUCCESS %d\n", __FUNCTION__, status); + return 0; +} + + +int rtw_halmac_read_bt_physical_efuse_map(struct dvobj_priv *d, u8 *map, u32 size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + int bank = 1; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_dump_efuse_map_bt(mac, bank, size, map); + if (HALMAC_RET_SUCCESS != status) { + printk("%s: halmac_dump_efuse_map_bt fail!\n", __FUNCTION__); + return -1; + } + + printk("%s: OK!\n", __FUNCTION__); + + return 0; +} + +static enum hal_fifo_sel _fifo_sel_drv2halmac(u8 fifo_sel) +{ + switch (fifo_sel) { + case 0: + return HAL_FIFO_SEL_TX; + case 1: + return HAL_FIFO_SEL_RX; + case 2: + return HAL_FIFO_SEL_RSVD_PAGE; + case 3: + return HAL_FIFO_SEL_REPORT; + case 4: + return HAL_FIFO_SEL_LLT; + case 5: + return HAL_FIFO_SEL_RXBUF_FW; + } + + return HAL_FIFO_SEL_RSVD_PAGE; +} + +/*#define CONFIG_HALMAC_FIFO_DUMP*/ +int rtw_halmac_dump_fifo(struct dvobj_priv *d, u8 fifo_sel, u32 addr, u32 size, u8 *buffer) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum hal_fifo_sel halmac_fifo_sel; + enum halmac_ret_status status; + u8 *pfifo_map = NULL; + u32 fifo_size = 0; + s8 ret = 0;/* 0:success, -1:error */ + u8 mem_created = _FALSE; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + if ((size != 0) && (buffer == NULL)) + return -1; + + halmac_fifo_sel = _fifo_sel_drv2halmac(fifo_sel); + + if ((size) && (buffer)) { + pfifo_map = buffer; + fifo_size = size; + } else { + fifo_size = api->halmac_get_fifo_size(mac, halmac_fifo_sel); + + if (fifo_size) + pfifo_map = rtw_zvmalloc(fifo_size); + if (pfifo_map == NULL) + return -1; + mem_created = _TRUE; + } + + status = api->halmac_dump_fifo(mac, halmac_fifo_sel, addr, fifo_size, pfifo_map); + if (HALMAC_RET_SUCCESS != status) { + ret = -1; + goto _exit; + } + +#ifdef CONFIG_HALMAC_FIFO_DUMP + { + static const char * const fifo_sel_str[] = { + "TX", "RX", "RSVD_PAGE", "REPORT", "LLT", "RXBUF_FW" + }; + + RTW_INFO("%s FIFO DUMP [start_addr:0x%04x , size:%d]\n", fifo_sel_str[halmac_fifo_sel], addr, fifo_size); + RTW_INFO_DUMP("\n", pfifo_map, fifo_size); + RTW_INFO(" ==================================================\n"); + } +#endif /* CONFIG_HALMAC_FIFO_DUMP */ + +_exit: + if ((mem_created == _TRUE) && pfifo_map) + rtw_vmfree(pfifo_map, fifo_size); + + return ret; +} + +/* + * rtw_halmac_rx_agg_switch() - Switch RX aggregation function and setting + * @d struct dvobj_priv * + * @enable _FALSE/_TRUE for disable/enable RX aggregation function + * + * This function could help to on/off bus RX aggregation function, and is only + * useful for SDIO and USB interface. Although only "enable" flag is brough in, + * some setting would be taken from other places, and they are from: + * [DMA aggregation] + * struct hal_com_data.rxagg_dma_size + * struct hal_com_data.rxagg_dma_timeout + * [USB aggregation] (only use for USB interface) + * struct hal_com_data.rxagg_usb_size + * struct hal_com_data.rxagg_usb_timeout + * If above values of size and timeout are both 0 means driver would not + * control the threshold setting and leave it to HALMAC handle. + * + * From HALMAC V1_04_04, driver force the size threshold be hard limit, and the + * rx size can not exceed the setting. + * + * Return 0 for success, otherwise fail. + */ +int rtw_halmac_rx_agg_switch(struct dvobj_priv *d, u8 enable) +{ + struct _ADAPTER *adapter; + struct hal_com_data *hal; + struct halmac_adapter *halmac; + struct halmac_api *api; + struct halmac_rxagg_cfg rxaggcfg; + enum halmac_ret_status status; + + + adapter = dvobj_get_primary_adapter(d); + hal = GET_HAL_DATA(adapter); + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + _rtw_memset((void *)&rxaggcfg, 0, sizeof(rxaggcfg)); + rxaggcfg.mode = HALMAC_RX_AGG_MODE_NONE; + /* + * Always enable size limit to avoid rx size exceed + * driver defined size. + */ + rxaggcfg.threshold.size_limit_en = 1; + +#ifdef RTW_RX_AGGREGATION + if (_TRUE == enable) { +#ifdef CONFIG_SDIO_HCI + rxaggcfg.mode = HALMAC_RX_AGG_MODE_DMA; + rxaggcfg.threshold.drv_define = 0; + if (hal->rxagg_dma_size || hal->rxagg_dma_timeout) { + rxaggcfg.threshold.drv_define = 1; + rxaggcfg.threshold.timeout = hal->rxagg_dma_timeout; + rxaggcfg.threshold.size = hal->rxagg_dma_size; + RTW_INFO("%s: RX aggregation threshold: " + "timeout=%u size=%u\n", + __FUNCTION__, + hal->rxagg_dma_timeout, + hal->rxagg_dma_size); + } +#elif defined(CONFIG_USB_HCI) + switch (hal->rxagg_mode) { + case RX_AGG_DISABLE: + rxaggcfg.mode = HALMAC_RX_AGG_MODE_NONE; + break; + + case RX_AGG_DMA: + rxaggcfg.mode = HALMAC_RX_AGG_MODE_DMA; + if (hal->rxagg_dma_size || hal->rxagg_dma_timeout) { + rxaggcfg.threshold.drv_define = 1; + rxaggcfg.threshold.timeout = hal->rxagg_dma_timeout; + rxaggcfg.threshold.size = hal->rxagg_dma_size; + } + break; + + case RX_AGG_USB: + case RX_AGG_MIX: + rxaggcfg.mode = HALMAC_RX_AGG_MODE_USB; + if (hal->rxagg_usb_size || hal->rxagg_usb_timeout) { + rxaggcfg.threshold.drv_define = 1; + rxaggcfg.threshold.timeout = hal->rxagg_usb_timeout; + rxaggcfg.threshold.size = hal->rxagg_usb_size; + } + break; + } +#endif /* CONFIG_USB_HCI */ + } +#endif /* RTW_RX_AGGREGATION */ + + status = api->halmac_cfg_rx_aggregation(halmac, &rxaggcfg); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +int rtw_halmac_download_rsvd_page(struct dvobj_priv *dvobj, u8 pg_offset, u8 *pbuf, u32 size) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_adapter *halmac = dvobj_to_halmac(dvobj); + struct halmac_api *api = HALMAC_GET_API(halmac); + + status = api->halmac_dl_drv_rsvd_page(halmac, pg_offset, pbuf, size); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +/* + * Description + * Fill following spec info from HALMAC API: + * sec_cam_ent_num + * + * Return + * 0 Success + * others Fail + */ +int rtw_halmac_fill_hal_spec(struct dvobj_priv *dvobj, struct hal_spec_t *spec) +{ + enum halmac_ret_status status; + struct halmac_adapter *halmac; + struct halmac_api *api; + u8 cam = 0; /* Security Cam Entry Number */ + + + halmac = dvobj_to_halmac(dvobj); + api = HALMAC_GET_API(halmac); + + /* Prepare data from HALMAC */ + status = api->halmac_get_hw_value(halmac, HALMAC_HW_CAM_ENTRY_NUM, &cam); + if (status != HALMAC_RET_SUCCESS) + return -1; + + /* Fill data to hal_spec_t */ + spec->sec_cam_ent_num = cam; + + return 0; +} + +int rtw_halmac_p2pps(struct dvobj_priv *dvobj, struct hal_p2p_ps_para *pp2p_ps_para) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_adapter *halmac = dvobj_to_halmac(dvobj); + struct halmac_api *api = HALMAC_GET_API(halmac); + struct halmac_p2pps halmac_p2p_ps; + + (&halmac_p2p_ps)->offload_en = pp2p_ps_para->offload_en; + (&halmac_p2p_ps)->role = pp2p_ps_para->role; + (&halmac_p2p_ps)->ctwindow_en = pp2p_ps_para->ctwindow_en; + (&halmac_p2p_ps)->noa_en = pp2p_ps_para->noa_en; + (&halmac_p2p_ps)->noa_sel = pp2p_ps_para->noa_sel; + (&halmac_p2p_ps)->all_sta_sleep = pp2p_ps_para->all_sta_sleep; + (&halmac_p2p_ps)->discovery = pp2p_ps_para->discovery; + (&halmac_p2p_ps)->disable_close_rf = pp2p_ps_para->disable_close_rf; + (&halmac_p2p_ps)->p2p_port_id = _hw_port_drv2halmac(pp2p_ps_para->p2p_port_id); + (&halmac_p2p_ps)->p2p_group = pp2p_ps_para->p2p_group; + (&halmac_p2p_ps)->p2p_macid = pp2p_ps_para->p2p_macid; + (&halmac_p2p_ps)->ctwindow_length = pp2p_ps_para->ctwindow_length; + (&halmac_p2p_ps)->noa_duration_para = pp2p_ps_para->noa_duration_para; + (&halmac_p2p_ps)->noa_interval_para = pp2p_ps_para->noa_interval_para; + (&halmac_p2p_ps)->noa_start_time_para = pp2p_ps_para->noa_start_time_para; + (&halmac_p2p_ps)->noa_count_para = pp2p_ps_para->noa_count_para; + + status = api->halmac_p2pps(halmac, (&halmac_p2p_ps)); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; + +} + +/** + * rtw_halmac_iqk() - Run IQ Calibration + * @d: struct dvobj_priv* + * @clear: IQK parameters + * @segment: IQK parameters + * + * Process IQ Calibration(IQK). + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_iqk(struct dvobj_priv *d, u8 clear, u8 segment) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + enum halmac_feature_id id; + struct halmac_iqk_para para; + int ret; + u8 retry = 3; + u8 delay = 1; /* ms */ + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + id = HALMAC_FEATURE_IQK; + + ret = init_halmac_event(d, id, NULL, 0); + if (ret) + return -1; + + para.clear = clear; + para.segment_iqk = segment; + + do { + status = api->halmac_start_iqk(mac, ¶); + if (status != HALMAC_RET_BUSY_STATE) + break; + RTW_WARN("%s: Fail to start IQK, status is BUSY! retry=%d\n", __FUNCTION__, retry); + if (!retry) + break; + retry--; + rtw_msleep_os(delay); + } while (1); + if (status != HALMAC_RET_SUCCESS) { + free_halmac_event(d, id); + return -1; + } + + ret = wait_halmac_event(d, id); + if (ret) + return -1; + + return 0; +} + +/** + * rtw_halmac_dpk() - Run DP Calibration + * @d: struct dvobj_priv* + * @buf: buffer for store return value + * @bufsz: size of buffer + * + * Process DP Calibration(DPK). + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_dpk(struct dvobj_priv *d, u8 *buf, u32 bufsz) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + enum halmac_feature_id id; + int ret; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + id = HALMAC_FEATURE_DPK; + + ret = init_halmac_event(d, id, buf, bufsz); + if (ret) + return -1; + + status = api->halmac_start_dpk(mac); + if (status != HALMAC_RET_SUCCESS) { + free_halmac_event(d, id); + RTW_ERR("%s: Fail to start DPK (0x%x)!\n", + __FUNCTION__, status); + return -1; + } + + ret = wait_halmac_event(d, id); + if (ret) + return -1; + + return 0; +} + +static inline u32 _phy_parameter_val_drv2halmac(u32 val, u8 msk_en, u32 msk) +{ + if (!msk_en) + return val; + + return (val << bitshift(msk)); +} + +static int _phy_parameter_drv2halmac(struct rtw_phy_parameter *para, struct halmac_phy_parameter_info *info) +{ + if (!para || !info) + return -1; + + _rtw_memset(info, 0, sizeof(*info)); + + switch (para->cmd) { + case 0: + /* MAC register */ + switch (para->data.mac.size) { + case 1: + info->cmd_id = HALMAC_PARAMETER_CMD_MAC_W8; + break; + case 2: + info->cmd_id = HALMAC_PARAMETER_CMD_MAC_W16; + break; + default: + info->cmd_id = HALMAC_PARAMETER_CMD_MAC_W32; + break; + } + info->content.MAC_REG_W.value = _phy_parameter_val_drv2halmac( + para->data.mac.value, + para->data.mac.msk_en, + para->data.mac.msk); + info->content.MAC_REG_W.msk = para->data.mac.msk; + info->content.MAC_REG_W.offset = para->data.mac.offset; + info->content.MAC_REG_W.msk_en = para->data.mac.msk_en; + break; + + case 1: + /* BB register */ + switch (para->data.bb.size) { + case 1: + info->cmd_id = HALMAC_PARAMETER_CMD_BB_W8; + break; + case 2: + info->cmd_id = HALMAC_PARAMETER_CMD_BB_W16; + break; + default: + info->cmd_id = HALMAC_PARAMETER_CMD_BB_W32; + break; + } + info->content.BB_REG_W.value = _phy_parameter_val_drv2halmac( + para->data.bb.value, + para->data.bb.msk_en, + para->data.bb.msk); + info->content.BB_REG_W.msk = para->data.bb.msk; + info->content.BB_REG_W.offset = para->data.bb.offset; + info->content.BB_REG_W.msk_en = para->data.bb.msk_en; + break; + + case 2: + /* RF register */ + info->cmd_id = HALMAC_PARAMETER_CMD_RF_W; + info->content.RF_REG_W.value = _phy_parameter_val_drv2halmac( + para->data.rf.value, + para->data.rf.msk_en, + para->data.rf.msk); + info->content.RF_REG_W.msk = para->data.rf.msk; + info->content.RF_REG_W.offset = para->data.rf.offset; + info->content.RF_REG_W.msk_en = para->data.rf.msk_en; + info->content.RF_REG_W.rf_path = para->data.rf.path; + break; + + case 3: + /* Delay register */ + if (para->data.delay.unit == 0) + info->cmd_id = HALMAC_PARAMETER_CMD_DELAY_US; + else + info->cmd_id = HALMAC_PARAMETER_CMD_DELAY_MS; + info->content.DELAY_TIME.delay_time = para->data.delay.value; + break; + + case 0xFF: + /* Latest(End) command */ + info->cmd_id = HALMAC_PARAMETER_CMD_END; + break; + + default: + return -1; + } + + return 0; +} + +/** + * rtw_halmac_cfg_phy_para() - Register(Phy parameter) configuration + * @d: struct dvobj_priv* + * @para: phy parameter + * + * Configure registers by firmware using H2C/C2H mechanism. + * The latest command should be para->cmd==0xFF(End command) to finish all + * processes. + * + * Return: 0 for OK, otherwise fail. + */ +int rtw_halmac_cfg_phy_para(struct dvobj_priv *d, struct rtw_phy_parameter *para) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + enum halmac_feature_id id; + struct halmac_phy_parameter_info info; + u8 full_fifo; + int err, ret; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + id = HALMAC_FEATURE_CFG_PARA; + full_fifo = 1; /* ToDo: How to deciede? */ + ret = 0; + + err = _phy_parameter_drv2halmac(para, &info); + if (err) + return -1; + + err = init_halmac_event(d, id, NULL, 0); + if (err) + return -1; + + status = api->halmac_cfg_parameter(mac, &info, full_fifo); + if (info.cmd_id == HALMAC_PARAMETER_CMD_END) { + if (status == HALMAC_RET_SUCCESS) { + err = wait_halmac_event(d, id); + if (err) + ret = -1; + } else { + free_halmac_event(d, id); + ret = -1; + RTW_ERR("%s: Fail to send END of cfg parameter, status is 0x%x!\n", __FUNCTION__, status); + } + } else { + if (status == HALMAC_RET_PARA_SENDING) { + err = wait_halmac_event(d, id); + if (err) + ret = -1; + } else { + free_halmac_event(d, id); + if (status != HALMAC_RET_SUCCESS) { + ret = -1; + RTW_ERR("%s: Fail to cfg parameter, status is 0x%x!\n", __FUNCTION__, status); + } + } + } + + return ret; +} + +static enum halmac_wlled_mode _led_mode_drv2halmac(u8 drv_mode) +{ + enum halmac_wlled_mode halmac_mode; + + + switch (drv_mode) { + case 1: + halmac_mode = HALMAC_WLLED_MODE_TX; + break; + case 2: + halmac_mode = HALMAC_WLLED_MODE_RX; + break; + case 3: + halmac_mode = HALMAC_WLLED_MODE_SW_CTRL; + break; + case 0: + default: + halmac_mode = HALMAC_WLLED_MODE_TRX; + break; + } + + return halmac_mode; +} + +/** + * rtw_halmac_led_cfg() - Configure Hardware LED Mode + * @d: struct dvobj_priv* + * @enable: enable or disable LED function + * 0: disable + * 1: enable + * @mode: WLan LED mode (valid when enable==1) + * 0: Blink when TX(transmit packet) and RX(receive packet) + * 1: Blink when TX only + * 2: Blink when RX only + * 3: Software control + * + * Configure hardware WLan LED mode. + * If want to change LED mode after enabled, need to disable LED first and + * enable again to set new mode. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_led_cfg(struct dvobj_priv *d, u8 enable, u8 mode) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_wlled_mode led_mode; + enum halmac_ret_status status; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + if (enable) { + status = api->halmac_pinmux_set_func(halmac, + HALMAC_GPIO_FUNC_WL_LED); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: pinmux set fail!(0x%x)\n", + __FUNCTION__, status); + return -1; + } + + led_mode = _led_mode_drv2halmac(mode); + status = api->halmac_pinmux_wl_led_mode(halmac, led_mode); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: mode set fail!(0x%x)\n", + __FUNCTION__, status); + return -1; + } + } else { + /* Change LED to software control and turn off */ + api->halmac_pinmux_wl_led_mode(halmac, + HALMAC_WLLED_MODE_SW_CTRL); + api->halmac_pinmux_wl_led_sw_ctrl(halmac, 0); + + status = api->halmac_pinmux_free_func(halmac, + HALMAC_GPIO_FUNC_WL_LED); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: pinmux free fail!(0x%x)\n", + __FUNCTION__, status); + return -1; + } + } + + return 0; +} + +/** + * rtw_halmac_led_switch() - Turn Hardware LED on/off + * @d: struct dvobj_priv* + * @on: LED light or not + * 0: Off + * 1: On(Light) + * + * Turn Hardware WLan LED On/Off. + * Before use this function, user should call rtw_halmac_led_ctrl() to switch + * mode to "software control(3)" first, otherwise control would fail. + * The interval between on and off must be longer than 1 ms, or the LED would + * keep light or dark only. + * Ex. Turn off LED at first, turn on after 0.5ms and turn off again after + * 0.5ms. The LED during this flow will only keep dark, and miss the turn on + * operation between two turn off operations. + */ +void rtw_halmac_led_switch(struct dvobj_priv *d, u8 on) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + api->halmac_pinmux_wl_led_sw_ctrl(halmac, on); +} + +static int _gpio_cfg(struct dvobj_priv *d, enum halmac_gpio_func gpio, u8 enable) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + if (enable) { + status = api->halmac_pinmux_set_func(halmac, gpio); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: pinmux set GPIO(%d) fail!(0x%x)\n", + __FUNCTION__, gpio, status); + return -1; + } + } else { + status = api->halmac_pinmux_free_func(halmac, gpio); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: pinmux free GPIO(%d) fail!(0x%x)\n", + __FUNCTION__, gpio, status); + return -1; + } + } + + return 0; +} + +/** + * rtw_halmac_bt_wake_cfg() - Configure BT wake host function + * @d: struct dvobj_priv* + * @enable: enable or disable BT wake host function + * 0: disable + * 1: enable + * + * Configure pinmux to allow BT to control BT wake host pin. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_bt_wake_cfg(struct dvobj_priv *d, u8 enable) +{ + return _gpio_cfg(d, HALMAC_GPIO_FUNC_BT_HOST_WAKE1, enable); +} + +static enum halmac_gpio_func _gpio_to_func_for_rfe_ctrl(u8 gpio) +{ + enum halmac_gpio_func f = HALMAC_GPIO_FUNC_UNDEFINE; + + +#ifdef CONFIG_RTL8822C + switch (gpio) { + case 1: + f = HALMAC_GPIO_FUNC_ANTSWB; + break; + case 2: + f = HALMAC_GPIO_FUNC_S1_TRSW; + break; + case 3: + f = HALMAC_GPIO_FUNC_S0_TRSW; + break; + case 6: + f = HALMAC_GPIO_FUNC_S0_PAPE; + break; + case 7: + f = HALMAC_GPIO_FUNC_S0_TRSWB; + break; + case 13: + f = HALMAC_GPIO_FUNC_ANTSW; + break; + } +#endif /* CONFIG_RTL8822C */ + + return f; +} + +/** + * rtw_halmac_rfe_ctrl_cfg() - Configure RFE control GPIO + * @d: struct dvobj_priv* + * @gpio: gpio number + * + * Configure pinmux to enable RFE control GPIO. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_rfe_ctrl_cfg(struct dvobj_priv *d, u8 gpio) +{ + enum halmac_gpio_func f; + + + f = _gpio_to_func_for_rfe_ctrl(gpio); + if (f == HALMAC_GPIO_FUNC_UNDEFINE) + return -1; + return _gpio_cfg(d, f, 1); +} + +#ifdef CONFIG_PNO_SUPPORT +/** + * _halmac_scanoffload() - Switch channel by firmware during scanning + * @d: struct dvobj_priv* + * @enable: 1: enable, 0: disable + * @nlo: 1: nlo mode (no c2h event), 0: normal mode + * @ssid: ssid of probe request + * @ssid_len: ssid length + * + * Switch Channel and Send Porbe Request Offloaded by FW + * + * Return 0 for OK, otherwise fail. + */ +static int _halmac_scanoffload(struct dvobj_priv *d, u32 enable, u8 nlo, + u8 *ssid, u8 ssid_len) +{ + struct _ADAPTER *adapter; + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + struct halmac_ch_info ch_info; + struct halmac_ch_switch_option cs_option; + struct mlme_ext_priv *pmlmeext; + enum halmac_feature_id id_update, id_ch_sw; + struct halmac_indicator *indicator, *tbl; + + int err = 0; + u8 probereq[64]; + u32 len = 0; + int i = 0; + struct pno_ssid pnossid; + struct rf_ctl_t *rfctl = NULL; + struct _RT_CHANNEL_INFO *ch_set; + + + tbl = d->hmpriv.indicator; + adapter = dvobj_get_primary_adapter(d); + mac = dvobj_to_halmac(d); + if (!mac) + return -1; + api = HALMAC_GET_API(mac); + id_update = HALMAC_FEATURE_UPDATE_PACKET; + id_ch_sw = HALMAC_FEATURE_CHANNEL_SWITCH; + pmlmeext = &(adapter->mlmeextpriv); + rfctl = adapter_to_rfctl(adapter); + ch_set = rfctl->channel_set; + + RTW_INFO("%s: %s scanoffload, mode: %s\n", + __FUNCTION__, enable?"Enable":"Disable", + nlo?"PNO/NLO":"Normal"); + + if (enable) { + _rtw_memset(probereq, 0, sizeof(probereq)); + + _rtw_memset(&pnossid, 0, sizeof(pnossid)); + if (ssid) { + if (ssid_len > sizeof(pnossid.SSID)) { + RTW_ERR("%s: SSID length(%d) is too long(>%d)!!\n", + __FUNCTION__, ssid_len, sizeof(pnossid.SSID)); + return -1; + } + + pnossid.SSID_len = ssid_len; + _rtw_memcpy(pnossid.SSID, ssid, ssid_len); + } + + rtw_hal_construct_ProbeReq(adapter, probereq, &len, &pnossid); + + if (!nlo) { + err = init_halmac_event(d, id_update, NULL, 0); + if (err) + return -1; + } + + status = api->halmac_update_packet(mac, HALMAC_PACKET_PROBE_REQ, + probereq, len); + if (status != HALMAC_RET_SUCCESS) { + if (!nlo) + free_halmac_event(d, id_update); + RTW_ERR("%s: halmac_update_packet FAIL(%d)!!\n", + __FUNCTION__, status); + return -1; + } + + if (!nlo) { + err = wait_halmac_event(d, id_update); + if (err) + RTW_ERR("%s: wait update packet FAIL(%d)!!\n", + __FUNCTION__, err); + } + + api->halmac_clear_ch_info(mac); + + for (i = 0; i < rfctl->max_chan_nums && ch_set[i].ChannelNum != 0; i++) { + _rtw_memset(&ch_info, 0, sizeof(ch_info)); + ch_info.extra_info = 0; + ch_info.channel = ch_set[i].ChannelNum; + ch_info.bw = HALMAC_BW_20; + ch_info.pri_ch_idx = HALMAC_CH_IDX_1; + ch_info.action_id = HALMAC_CS_ACTIVE_SCAN; + ch_info.timeout = 1; + status = api->halmac_add_ch_info(mac, &ch_info); + if (status != HALMAC_RET_SUCCESS) { + RTW_ERR("%s: add_ch_info FAIL(%d)!!\n", + __FUNCTION__, status); + return -1; + } + } + + /* set channel switch option */ + _rtw_memset(&cs_option, 0, sizeof(cs_option)); + cs_option.dest_bw = HALMAC_BW_20; + cs_option.periodic_option = HALMAC_CS_PERIODIC_2_PHASE; + cs_option.dest_pri_ch_idx = HALMAC_CH_IDX_UNDEFINE; + cs_option.tsf_low = 0; + cs_option.switch_en = 1; + cs_option.dest_ch_en = 1; + cs_option.absolute_time_en = 0; + cs_option.dest_ch = 1; + + cs_option.normal_period = 5; + cs_option.normal_period_sel = 0; + cs_option.normal_cycle = 10; + + cs_option.phase_2_period = 1; + cs_option.phase_2_period_sel = 1; + + /* nlo is for wow fw, 1: no c2h response */ + cs_option.nlo_en = nlo; + + if (!nlo) { + err = init_halmac_event(d, id_ch_sw, NULL, 0); + if (err) + return -1; + } + + status = api->halmac_ctrl_ch_switch(mac, &cs_option); + if (status != HALMAC_RET_SUCCESS) { + if (!nlo) + free_halmac_event(d, id_ch_sw); + RTW_ERR("%s: halmac_ctrl_ch_switch FAIL(%d)!!\n", + __FUNCTION__, status); + return -1; + } + + if (!nlo) { + err = wait_halmac_event(d, id_ch_sw); + if (err) + RTW_ERR("%s: wait ctrl_ch_switch FAIL(%d)!!\n", + __FUNCTION__, err); + } + } else { + api->halmac_clear_ch_info(mac); + + _rtw_memset(&cs_option, 0, sizeof(cs_option)); + cs_option.switch_en = 0; + + if (!nlo) { + err = init_halmac_event(d, id_ch_sw, NULL, 0); + if (err) + return -1; + } + + status = api->halmac_ctrl_ch_switch(mac, &cs_option); + if (status != HALMAC_RET_SUCCESS) { + if (!nlo) + free_halmac_event(d, id_ch_sw); + RTW_ERR("%s: halmac_ctrl_ch_switch FAIL(%d)!!\n", + __FUNCTION__, status); + return -1; + } + + if (!nlo) { + err = wait_halmac_event(d, id_ch_sw); + if (err) + RTW_ERR("%s: wait ctrl_ch_switch FAIL(%d)!!\n", + __FUNCTION__, err); + } + } + + return 0; +} + +/** + * rtw_halmac_pno_scanoffload() - Control firmware scan AP function for PNO + * @d: struct dvobj_priv* + * @enable: 1: enable, 0: disable + * + * Switch firmware scan AP function for PNO(prefer network offload) or + * NLO(network list offload). + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_pno_scanoffload(struct dvobj_priv *d, u32 enable) +{ + return _halmac_scanoffload(d, enable, 1, NULL, 0); +} +#endif /* CONFIG_PNO_SUPPORT */ + +#ifdef CONFIG_SDIO_HCI + +/** + * rtw_halmac_preinit_sdio_io_indirect() - Enable indirect I/O or not + * @d: struct dvobj_priv* + * @enable: true: enable, false: disable + * + * Enable register access using direct I/O or indirect. This function should be + * called before rtw_halmac_init_adapter(), and the life cycle is the same as + * driver until removing driver. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_preinit_sdio_io_indirect(struct dvobj_priv *d, bool enable) +{ + struct halmac_adapter *halmac; + struct halmacpriv *priv; + + + halmac = dvobj_to_halmac(d); + if (halmac) { + RTW_WARN("%s: illegal operation! " + "preinit function only could be called before init!\n", + __FUNCTION__); + return -1; + } + + priv = &d->hmpriv; + priv->sdio_io_indir = (enable ? 1 : 2); + + return 0; +} + +/* + * Description: + * Update queue allocated page number to driver + * + * Parameter: + * d pointer to struct dvobj_priv of driver + * + * Return: + * 0 Success, "page" is valid. + * others Fail, "page" is invalid. + */ +int rtw_halmac_query_tx_page_num(struct dvobj_priv *d) +{ + PADAPTER adapter; + struct halmacpriv *hmpriv; + struct halmac_adapter *halmac; + struct halmac_api *api; + struct halmac_rqpn_map rqpn; + enum halmac_dma_mapping dmaqueue; + struct halmac_txff_allocation fifosize; + enum halmac_ret_status status; + u8 i; + + + adapter = dvobj_get_primary_adapter(d); + hmpriv = &d->hmpriv; + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + _rtw_memset((void *)&rqpn, 0, sizeof(rqpn)); + _rtw_memset((void *)&fifosize, 0, sizeof(fifosize)); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_RQPN_MAPPING, &rqpn); + if (status != HALMAC_RET_SUCCESS) + return -1; + status = api->halmac_get_hw_value(halmac, HALMAC_HW_TXFF_ALLOCATION, &fifosize); + if (status != HALMAC_RET_SUCCESS) + return -1; + + for (i = 0; i < HW_QUEUE_ENTRY; i++) { + hmpriv->txpage[i] = 0; + + /* Driver index mapping to HALMAC DMA queue */ + dmaqueue = HALMAC_DMA_MAPPING_UNDEFINE; + switch (i) { + case VO_QUEUE_INX: + dmaqueue = rqpn.dma_map_vo; + break; + case VI_QUEUE_INX: + dmaqueue = rqpn.dma_map_vi; + break; + case BE_QUEUE_INX: + dmaqueue = rqpn.dma_map_be; + break; + case BK_QUEUE_INX: + dmaqueue = rqpn.dma_map_bk; + break; + case MGT_QUEUE_INX: + dmaqueue = rqpn.dma_map_mg; + break; + case HIGH_QUEUE_INX: + dmaqueue = rqpn.dma_map_hi; + break; + case BCN_QUEUE_INX: + case TXCMD_QUEUE_INX: + /* Unlimited */ + hmpriv->txpage[i] = 0xFFFF; + continue; + } + + switch (dmaqueue) { + case HALMAC_DMA_MAPPING_EXTRA: + hmpriv->txpage[i] = fifosize.extra_queue_pg_num; + break; + case HALMAC_DMA_MAPPING_LOW: + hmpriv->txpage[i] = fifosize.low_queue_pg_num; + break; + case HALMAC_DMA_MAPPING_NORMAL: + hmpriv->txpage[i] = fifosize.normal_queue_pg_num; + break; + case HALMAC_DMA_MAPPING_HIGH: + hmpriv->txpage[i] = fifosize.high_queue_pg_num; + break; + case HALMAC_DMA_MAPPING_UNDEFINE: + break; + } + hmpriv->txpage[i] += fifosize.pub_queue_pg_num; + } + + return 0; +} + +/* + * Description: + * Get specific queue allocated page number + * + * Parameter: + * d pointer to struct dvobj_priv of driver + * queue target queue to query, VO/VI/BE/BK/.../TXCMD_QUEUE_INX + * page return allocated page number + * + * Return: + * 0 Success, "page" is valid. + * others Fail, "page" is invalid. + */ +int rtw_halmac_get_tx_queue_page_num(struct dvobj_priv *d, u8 queue, u32 *page) +{ + *page = 0; + if (queue < HW_QUEUE_ENTRY) + *page = d->hmpriv.txpage[queue]; + + return 0; +} + +/* + * Return: + * address for SDIO command + */ +u32 rtw_halmac_sdio_get_tx_addr(struct dvobj_priv *d, u8 *desc, u32 size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u32 addr; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_get_sdio_tx_addr(mac, desc, size, &addr); + if (HALMAC_RET_SUCCESS != status) + return 0; + + return addr; +} + +int rtw_halmac_sdio_tx_allowed(struct dvobj_priv *d, u8 *buf, u32 size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_tx_allowed_sdio(mac, buf, size); + if (HALMAC_RET_SUCCESS != status) + return -1; + + return 0; +} + +u32 rtw_halmac_sdio_get_rx_addr(struct dvobj_priv *d, u8 *seq) +{ + u8 id; + +#define RTW_SDIO_ADDR_RX_RX0FF_PRFIX 0x0E000 +#define RTW_SDIO_ADDR_RX_RX0FF_GEN(a) (RTW_SDIO_ADDR_RX_RX0FF_PRFIX|(a&0x3)) + + id = *seq; + (*seq)++; + return RTW_SDIO_ADDR_RX_RX0FF_GEN(id); +} + +int rtw_halmac_sdio_set_tx_format(struct dvobj_priv *d, enum halmac_sdio_tx_format format) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_set_hw_value(mac, HALMAC_HW_SDIO_TX_FORMAT, &format); + if (HALMAC_RET_SUCCESS != status) + return -1; + + return 0; +} +#endif /* CONFIG_SDIO_HCI */ + +#ifdef CONFIG_USB_HCI +u8 rtw_halmac_usb_get_bulkout_id(struct dvobj_priv *d, u8 *buf, u32 size) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + u8 bulkout_id; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_get_usb_bulkout_id(mac, buf, size, &bulkout_id); + if (HALMAC_RET_SUCCESS != status) + return 0; + + return bulkout_id; +} + +/** + * rtw_halmac_usb_get_txagg_desc_num() - MAX descriptor number in one bulk for TX + * @d: struct dvobj_priv* + * @size: TX FIFO size, unit is byte. + * + * Get MAX descriptor number in one bulk out from HALMAC. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_usb_get_txagg_desc_num(struct dvobj_priv *d, u8 *num) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + enum halmac_ret_status status; + u8 val = 0; + + + halmac = dvobj_to_halmac(d); + api = HALMAC_GET_API(halmac); + + status = api->halmac_get_hw_value(halmac, HALMAC_HW_USB_TXAGG_DESC_NUM, &val); + if (status != HALMAC_RET_SUCCESS) + return -1; + + *num = val; + + return 0; +} + +static inline enum halmac_usb_mode _usb_mode_drv2halmac(enum RTW_USB_SPEED usb_mode) +{ + enum halmac_usb_mode halmac_usb_mode = HALMAC_USB_MODE_U2; + + switch (usb_mode) { + case RTW_USB_SPEED_2: + halmac_usb_mode = HALMAC_USB_MODE_U2; + break; + case RTW_USB_SPEED_3: + halmac_usb_mode = HALMAC_USB_MODE_U3; + break; + default: + halmac_usb_mode = HALMAC_USB_MODE_U2; + break; + } + + return halmac_usb_mode; +} + +u8 rtw_halmac_switch_usb_mode(struct dvobj_priv *d, enum RTW_USB_SPEED usb_mode) +{ + PADAPTER adapter; + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + enum halmac_usb_mode halmac_usb_mode; + + adapter = dvobj_get_primary_adapter(d); + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + halmac_usb_mode = _usb_mode_drv2halmac(usb_mode); + status = api->halmac_set_hw_value(mac, HALMAC_HW_USB_MODE, (void *)&halmac_usb_mode); + + if (HALMAC_RET_SUCCESS != status) + return _FAIL; + + return _SUCCESS; +} +#endif /* CONFIG_USB_HCI */ + +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 +int rtw_halmac_bf_add_mu_bfer(struct dvobj_priv *d, u16 paid, u16 csi_para, + u16 my_aid, enum halmac_csi_seg_len sel, u8 *addr) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + struct halmac_mu_bfer_init_para param; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + _rtw_memset(¶m, 0, sizeof(param)); + param.paid = paid; + param.csi_para = csi_para; + param.my_aid = my_aid; + param.csi_length_sel = sel; + _rtw_memcpy(param.bfer_address.addr, addr, 6); + + status = api->halmac_mu_bfer_entry_init(mac, ¶m); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +int rtw_halmac_bf_del_mu_bfer(struct dvobj_priv *d) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_mu_bfer_entry_del(mac); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + + +int rtw_halmac_bf_cfg_sounding(struct dvobj_priv *d, + enum halmac_snd_role role, enum halmac_data_rate rate) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_cfg_sounding(mac, role, rate); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +int rtw_halmac_bf_del_sounding(struct dvobj_priv *d, + enum halmac_snd_role role) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_del_sounding(mac, role); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +/** + * rtw_halmac_bf_cfg_csi_rate() - Config data rate for CSI report frame by RSSI + * @d: struct dvobj_priv* + * @rssi: RSSI vlaue, unit is percentage (0~100). + * @current_rate: Current CSI frame rate + * Valid value example + * 0 CCK 1M + * 3 CCK 11M + * 4 OFDM 6M + * and so on + * @fixrate_en: Enable to fix CSI frame in VHT rate, otherwise legacy OFDM rate. + * The value "0" for disable, otheriwse enable. + * @new_rate: Return new data rate, and value range is the same as + * current_rate + * @bmp_ofdm54: Return to suggest enabling OFDM 54M for CSI report frame or not, + * The valid values and meanings are: + * 0x00 disable + * 0x01 enable + * 0xFF Keep current setting + * + * According RSSI to config data rate for CSI report frame of Beamforming. + * + * Return 0 for OK, otherwise fail. + */ +int rtw_halmac_bf_cfg_csi_rate(struct dvobj_priv *d, u8 rssi, + u8 current_rate, u8 fixrate_en, u8 *new_rate, + u8 *bmp_ofdm54) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + status = api->halmac_cfg_csi_rate(mac, + rssi, current_rate, fixrate_en, new_rate, + bmp_ofdm54); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +int rtw_halmac_bf_cfg_mu_mimo(struct dvobj_priv *d, enum halmac_snd_role role, + u8 *sounding_sts, u16 grouping_bitmap, u8 mu_tx_en, + u32 *given_gid_tab, u32 *given_user_pos) +{ + struct halmac_adapter *mac; + struct halmac_api *api; + enum halmac_ret_status status; + struct halmac_cfg_mumimo_para param; + + + mac = dvobj_to_halmac(d); + api = HALMAC_GET_API(mac); + + _rtw_memset(¶m, 0, sizeof(param)); + + param.role = role; + param.grouping_bitmap = grouping_bitmap; + param.mu_tx_en = mu_tx_en; + + if (sounding_sts) + _rtw_memcpy(param.sounding_sts, sounding_sts, 6); + + if (given_gid_tab) + _rtw_memcpy(param.given_gid_tab, given_gid_tab, 8); + + if (given_user_pos) + _rtw_memcpy(param.given_user_pos, given_user_pos, 16); + + status = api->halmac_cfg_mumimo(mac, ¶m); + if (status != HALMAC_RET_SUCCESS) + return -1; + + return 0; +} + +#endif /* RTW_BEAMFORMING_VERSION_2 */ +#endif /* CONFIG_BEAMFORMING */ diff --git a/hal/hal_halmac.h b/hal/hal_halmac.h new file mode 100644 index 0000000..7388226 --- /dev/null +++ b/hal/hal_halmac.h @@ -0,0 +1,252 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _HAL_HALMAC_H_ +#define _HAL_HALMAC_H_ + +#include /* adapter_to_dvobj(), struct intf_hdl and etc. */ +#include /* struct hal_spec_t */ +#include "halmac/halmac_api.h" /* struct halmac_adapter* and etc. */ + +/* HALMAC Definition for Driver */ +#define RTW_HALMAC_H2C_MAX_SIZE 8 +#define RTW_HALMAC_BA_SSN_RPT_SIZE 4 + +#define dvobj_set_halmac(d, mac) ((d)->halmac = (mac)) +#define dvobj_to_halmac(d) ((struct halmac_adapter *)((d)->halmac)) +#define adapter_to_halmac(p) dvobj_to_halmac(adapter_to_dvobj(p)) + +/* for H2C cmd */ +#define MAX_H2C_BOX_NUMS 4 +#define MESSAGE_BOX_SIZE 4 +#define EX_MESSAGE_BOX_SIZE 4 + +typedef enum _RTW_HALMAC_MODE { + RTW_HALMAC_MODE_NORMAL, + RTW_HALMAC_MODE_WIFI_TEST, +} RTW_HALMAC_MODE; + +union rtw_phy_para_data { + struct _mac { + u32 value; /* value to be set in bit mask(msk) */ + u32 msk; /* bit mask */ + u16 offset; /* address */ + u8 msk_en; /* 0/1 for msk invalid/valid */ + u8 size; /* Unit is bytes, and value should be 1/2/4 */ + } mac; + struct _bb { + u32 value; + u32 msk; + u16 offset; + u8 msk_en; + u8 size; + } bb; + struct _rf { + u32 value; + u32 msk; + u8 offset; + u8 msk_en; + /* + * 0: path A + * 1: path B + * 2: path C + * 3: path D + */ + u8 path; + } rf; + struct _delay { + /* + * 0: microsecond (us) + * 1: millisecond (ms) + */ + u8 unit; + u16 value; + } delay; +}; + +struct rtw_phy_parameter { + /* + * 0: MAC register + * 1: BB register + * 2: RF register + * 3: Delay + * 0xFF: Latest(End) command + */ + u8 cmd; + union rtw_phy_para_data data; +}; + +struct rtw_halmac_bcn_ctrl { + u8 rx_bssid_fit:1; /* 0:HW handle beacon, 1:ignore */ + u8 txbcn_rpt:1; /* Enable TXBCN report in ad hoc and AP mode */ + u8 tsf_update:1; /* Update TSF when beacon or probe response */ + u8 enable_bcn:1; /* Enable beacon related functions */ + u8 rxbcn_rpt:1; /* Enable RXBCNOK report */ + u8 p2p_ctwin:1; /* Enable P2P CTN WINDOWS function */ + u8 p2p_bcn_area:1; /* Enable P2P BCN area on function */ +}; + +extern struct halmac_platform_api rtw_halmac_platform_api; + +/* HALMAC API for Driver(HAL) */ +u8 rtw_halmac_read8(struct intf_hdl *, u32 addr); +u16 rtw_halmac_read16(struct intf_hdl *, u32 addr); +u32 rtw_halmac_read32(struct intf_hdl *, u32 addr); +void rtw_halmac_read_mem(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +u8 rtw_halmac_iread8(struct intf_hdl *pintfhdl, u32 addr); +u16 rtw_halmac_iread16(struct intf_hdl *pintfhdl, u32 addr); +u32 rtw_halmac_iread32(struct intf_hdl *pintfhdl, u32 addr); +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ +int rtw_halmac_write8(struct intf_hdl *, u32 addr, u8 value); +int rtw_halmac_write16(struct intf_hdl *, u32 addr, u16 value); +int rtw_halmac_write32(struct intf_hdl *, u32 addr, u32 value); + +/* Software Information */ +void rtw_halmac_get_version(char *str, u32 len); + +/* Software setting before Initialization */ +int rtw_halmac_preinit_sdio_io_indirect(struct dvobj_priv *d, bool enable); + +/* Software Initialization */ +int rtw_halmac_init_adapter(struct dvobj_priv *d, struct halmac_platform_api *pf_api); +int rtw_halmac_deinit_adapter(struct dvobj_priv *); + +/* Get operations */ +int rtw_halmac_get_hw_value(struct dvobj_priv *d, enum halmac_hw_id hw_id, void *pvalue); +int rtw_halmac_get_tx_fifo_size(struct dvobj_priv *d, u32 *size); +int rtw_halmac_get_rx_fifo_size(struct dvobj_priv *d, u32 *size); +int rtw_halmac_get_rsvd_drv_pg_bndy(struct dvobj_priv *d, u16 *bndy); +int rtw_halmac_get_page_size(struct dvobj_priv *d, u32 *size); +int rtw_halmac_get_tx_agg_align_size(struct dvobj_priv *d, u16 *size); +int rtw_halmac_get_rx_agg_align_size(struct dvobj_priv *d, u8 *size); +int rtw_halmac_get_rx_drv_info_sz(struct dvobj_priv *, u8 *sz); +int rtw_halmac_get_tx_desc_size(struct dvobj_priv *d, u32 *size); +int rtw_halmac_get_rx_desc_size(struct dvobj_priv *d, u32 *size); +int rtw_halmac_get_tx_dma_ch_map(struct dvobj_priv *d, u8 *dma_ch_map, u8 map_size); +int rtw_halmac_get_ori_h2c_size(struct dvobj_priv *d, u32 *size); +int rtw_halmac_get_oqt_size(struct dvobj_priv *d, u8 *size); +int rtw_halmac_get_ac_queue_number(struct dvobj_priv *d, u8 *num); +int rtw_halmac_get_mac_address(struct dvobj_priv *d, enum _hw_port hwport, u8 *addr); +int rtw_halmac_get_network_type(struct dvobj_priv *d, enum _hw_port hwport, u8 *type); +int rtw_halmac_get_bcn_ctrl(struct dvobj_priv *d, enum _hw_port hwport, struct rtw_halmac_bcn_ctrl *bcn_ctrl); +/*int rtw_halmac_get_wow_reason(struct dvobj_priv *, u8 *reason);*/ + +/* Set operations */ +int rtw_halmac_config_rx_info(struct dvobj_priv *d, enum halmac_drv_info info); +int rtw_halmac_set_max_dl_fw_size(struct dvobj_priv *d, u32 size); +int rtw_halmac_set_mac_address(struct dvobj_priv *d, enum _hw_port hwport, u8 *addr); +int rtw_halmac_set_bssid(struct dvobj_priv *d, enum _hw_port hwport, u8 *addr); +int rtw_halmac_set_tx_address(struct dvobj_priv *d, enum _hw_port hwport, u8 *addr); +int rtw_halmac_set_network_type(struct dvobj_priv *d, enum _hw_port hwport, u8 type); +int rtw_halmac_reset_tsf(struct dvobj_priv *d, enum _hw_port hwport); +int rtw_halmac_set_bcn_interval(struct dvobj_priv *d, enum _hw_port hwport, u32 space); +int rtw_halmac_set_bcn_ctrl(struct dvobj_priv *d, enum _hw_port hwport, struct rtw_halmac_bcn_ctrl *bcn_ctrl); +int rtw_halmac_set_aid(struct dvobj_priv *d, enum _hw_port hwport, u16 aid); +int rtw_halmac_set_bandwidth(struct dvobj_priv *d, u8 channel, u8 pri_ch_idx, u8 bw); +int rtw_halmac_set_edca(struct dvobj_priv *d, u8 queue, u8 aifs, u8 cw, u16 txop); +int rtw_halmac_set_rts_full_bw(struct dvobj_priv *d, u8 enable); + +/* Functions */ +int rtw_halmac_poweron(struct dvobj_priv *); +int rtw_halmac_poweroff(struct dvobj_priv *); +int rtw_halmac_init_hal(struct dvobj_priv *); +int rtw_halmac_init_hal_fw(struct dvobj_priv *, u8 *fw, u32 fwsize); +int rtw_halmac_init_hal_fw_file(struct dvobj_priv *, u8 *fwpath); +int rtw_halmac_deinit_hal(struct dvobj_priv *); +int rtw_halmac_self_verify(struct dvobj_priv *); +int rtw_halmac_txfifo_wait_empty(struct dvobj_priv *d, u32 timeout); +int rtw_halmac_dlfw(struct dvobj_priv *, u8 *fw, u32 fwsize); +int rtw_halmac_dlfw_from_file(struct dvobj_priv *, u8 *fwpath); +int rtw_halmac_dlfw_mem(struct dvobj_priv *d, u8 *fw, u32 fwsize, enum fw_mem mem); +int rtw_halmac_dlfw_mem_from_file(struct dvobj_priv *d, u8 *fwpath, enum fw_mem mem); +int rtw_halmac_phy_power_switch(struct dvobj_priv *, u8 enable); +int rtw_halmac_send_h2c(struct dvobj_priv *, u8 *h2c); +int rtw_halmac_c2h_handle(struct dvobj_priv *, u8 *c2h, u32 size); + +/* eFuse */ +int rtw_halmac_get_available_efuse_size(struct dvobj_priv *d, u32 *size); +int rtw_halmac_get_physical_efuse_size(struct dvobj_priv *, u32 *size); +int rtw_halmac_read_physical_efuse_map(struct dvobj_priv *, u8 *map, u32 size); +int rtw_halmac_read_physical_efuse(struct dvobj_priv *, u32 offset, u32 cnt, u8 *data); +int rtw_halmac_write_physical_efuse(struct dvobj_priv *, u32 offset, u32 cnt, u8 *data); +int rtw_halmac_get_logical_efuse_size(struct dvobj_priv *, u32 *size); +int rtw_halmac_read_logical_efuse_map(struct dvobj_priv *, u8 *map, u32 size, u8 *maskmap, u32 masksize); +int rtw_halmac_write_logical_efuse_map(struct dvobj_priv *, u8 *map, u32 size, u8 *maskmap, u32 masksize); +int rtw_halmac_read_logical_efuse(struct dvobj_priv *, u32 offset, u32 cnt, u8 *data); +int rtw_halmac_write_logical_efuse(struct dvobj_priv *, u32 offset, u32 cnt, u8 *data); + +int rtw_halmac_write_bt_physical_efuse(struct dvobj_priv *, u32 offset, u32 cnt, u8 *data); +int rtw_halmac_read_bt_physical_efuse_map(struct dvobj_priv *, u8 *map, u32 size); + +int rtw_halmac_dump_fifo(struct dvobj_priv *d, u8 fifo_sel, u32 addr, u32 size, u8 *buffer); +int rtw_halmac_rx_agg_switch(struct dvobj_priv *, u8 enable); + +/* Specific function APIs*/ +int rtw_halmac_download_rsvd_page(struct dvobj_priv *dvobj, u8 pg_offset, u8 *pbuf, u32 size); +int rtw_halmac_fill_hal_spec(struct dvobj_priv *, struct hal_spec_t *); +int rtw_halmac_p2pps(struct dvobj_priv *dvobj, PHAL_P2P_PS_PARA pp2p_ps_para); +int rtw_halmac_iqk(struct dvobj_priv *d, u8 clear, u8 segment); +int rtw_halmac_dpk(struct dvobj_priv *d, u8 *buf, u32 bufsz); +int rtw_halmac_cfg_phy_para(struct dvobj_priv *d, struct rtw_phy_parameter *para); +int rtw_halmac_led_cfg(struct dvobj_priv *d, u8 enable, u8 mode); +void rtw_halmac_led_switch(struct dvobj_priv *d, u8 on); +int rtw_halmac_bt_wake_cfg(struct dvobj_priv *d, u8 enable); +int rtw_halmac_rfe_ctrl_cfg(struct dvobj_priv *d, u8 gpio); +#ifdef CONFIG_PNO_SUPPORT +int rtw_halmac_pno_scanoffload(struct dvobj_priv *d, u32 enable); +#endif + +#ifdef CONFIG_SDIO_HCI +int rtw_halmac_query_tx_page_num(struct dvobj_priv *); +int rtw_halmac_get_tx_queue_page_num(struct dvobj_priv *, u8 queue, u32 *page); +u32 rtw_halmac_sdio_get_tx_addr(struct dvobj_priv *, u8 *desc, u32 size); +int rtw_halmac_sdio_tx_allowed(struct dvobj_priv *, u8 *buf, u32 size); +u32 rtw_halmac_sdio_get_rx_addr(struct dvobj_priv *, u8 *seq); +int rtw_halmac_sdio_set_tx_format(struct dvobj_priv *d, enum halmac_sdio_tx_format format); +#endif /* CONFIG_SDIO_HCI */ + +#ifdef CONFIG_USB_HCI +u8 rtw_halmac_usb_get_bulkout_id(struct dvobj_priv *, u8 *buf, u32 size); +int rtw_halmac_usb_get_txagg_desc_num(struct dvobj_priv *d, u8 *num); +u8 rtw_halmac_switch_usb_mode(struct dvobj_priv *d, enum RTW_USB_SPEED usb_mode); +#endif /* CONFIG_USB_HCI */ + +#ifdef CONFIG_SUPPORT_TRX_SHARED +void dump_trx_share_mode(void *sel, _adapter *adapter); +#endif + +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 +int rtw_halmac_bf_add_mu_bfer(struct dvobj_priv *d, u16 paid, u16 csi_para, + u16 my_aid, enum halmac_csi_seg_len sel, u8 *addr); +int rtw_halmac_bf_del_mu_bfer(struct dvobj_priv *d); + +int rtw_halmac_bf_cfg_sounding(struct dvobj_priv *d, enum halmac_snd_role role, + enum halmac_data_rate rate); +int rtw_halmac_bf_del_sounding(struct dvobj_priv *d, enum halmac_snd_role role); + +int rtw_halmac_bf_cfg_csi_rate(struct dvobj_priv *d, u8 rssi, u8 current_rate, + u8 fixrate_en, u8 *new_rate, u8 *bmp_ofdm54); + +int rtw_halmac_bf_cfg_mu_mimo(struct dvobj_priv *d, enum halmac_snd_role role, + u8 *sounding_sts, u16 grouping_bitmap, u8 mu_tx_en, + u32 *given_gid_tab, u32 *given_user_pos); +#define rtw_halmac_bf_cfg_mu_bfee(d, gid_tab, user_pos) \ + rtw_halmac_bf_cfg_mu_mimo(d, HAL_BFEE, NULL, 0, 0, gid_tab, user_pos) + +#endif /* RTW_BEAMFORMING_VERSION_2 */ +#endif /* CONFIG_BEAMFORMING */ + +#endif /* _HAL_HALMAC_H_ */ diff --git a/hal/hal_hci/hal_usb.c b/hal/hal_hci/hal_usb.c new file mode 100755 index 0000000..b9d2984 --- /dev/null +++ b/hal/hal_hci/hal_usb.c @@ -0,0 +1,571 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _HAL_USB_C_ + +#include +#include + +int usb_init_recv_priv(_adapter *padapter, u16 ini_in_buf_sz) +{ + struct registry_priv *regsty = adapter_to_regsty(padapter); + struct recv_priv *precvpriv = &padapter->recvpriv; + int i, res = _SUCCESS; + struct recv_buf *precvbuf; + +#ifdef PLATFORM_LINUX + tasklet_init(&precvpriv->recv_tasklet, + (void(*)(unsigned long))usb_recv_tasklet, + (unsigned long)padapter); +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD +#ifdef CONFIG_RX_INDICATE_QUEUE + TASK_INIT(&precvpriv->rx_indicate_tasklet, 0, rtw_rx_indicate_tasklet, padapter); +#endif /* CONFIG_RX_INDICATE_QUEUE */ +#endif /* PLATFORM_FREEBSD */ + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE +#ifdef PLATFORM_LINUX + precvpriv->int_in_urb = usb_alloc_urb(0, GFP_KERNEL); + if (precvpriv->int_in_urb == NULL) { + res = _FAIL; + RTW_INFO("alloc_urb for interrupt in endpoint fail !!!!\n"); + goto exit; + } +#endif /* PLATFORM_LINUX */ + precvpriv->int_in_buf = rtw_zmalloc(ini_in_buf_sz); + if (precvpriv->int_in_buf == NULL) { + res = _FAIL; + RTW_INFO("alloc_mem for interrupt in endpoint fail !!!!\n"); + goto exit; + } +#endif /* CONFIG_USB_INTERRUPT_IN_PIPE */ + + /* init recv_buf */ + _rtw_init_queue(&precvpriv->free_recv_buf_queue); + _rtw_init_queue(&precvpriv->recv_buf_pending_queue); +#ifndef CONFIG_USE_USB_BUFFER_ALLOC_RX + /* this is used only when RX_IOBUF is sk_buff */ + skb_queue_head_init(&precvpriv->free_recv_skb_queue); +#endif + + RTW_INFO("NR_RECVBUFF: %d, recvbuf_nr: %d\n", NR_RECVBUFF, regsty->recvbuf_nr); + RTW_INFO("MAX_RECVBUF_SZ: %d\n", MAX_RECVBUF_SZ); + precvpriv->pallocated_recv_buf = rtw_zmalloc(regsty->recvbuf_nr * sizeof(struct recv_buf) + 4); + if (precvpriv->pallocated_recv_buf == NULL) { + res = _FAIL; + goto exit; + } + + precvpriv->precv_buf = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(precvpriv->pallocated_recv_buf), 4); + + precvbuf = (struct recv_buf *)precvpriv->precv_buf; + + for (i = 0; i < regsty->recvbuf_nr ; i++) { + _rtw_init_listhead(&precvbuf->list); + +#ifdef PLATFORM_WINDOWS + _rtw_spinlock_init(&precvbuf->recvbuf_lock); +#endif + + precvbuf->alloc_sz = MAX_RECVBUF_SZ; + + res = rtw_os_recvbuf_resource_alloc(padapter, precvbuf, precvbuf->alloc_sz); + if (res == _FAIL) + break; + + precvbuf->ref_cnt = 0; + precvbuf->adapter = padapter; + + /* rtw_list_insert_tail(&precvbuf->list, &(precvpriv->free_recv_buf_queue.queue)); */ + + precvbuf++; + } + + precvpriv->free_recv_buf_queue_cnt = regsty->recvbuf_nr; + +#if defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) + + skb_queue_head_init(&precvpriv->rx_skb_queue); +#ifdef CONFIG_USB_PROTECT_RX_CLONED_SKB + skb_queue_head_init(&precvpriv->rx_cloned_skb_queue); +#endif + +#ifdef CONFIG_RX_INDICATE_QUEUE + memset(&precvpriv->rx_indicate_queue, 0, sizeof(struct ifqueue)); + mtx_init(&precvpriv->rx_indicate_queue.ifq_mtx, "rx_indicate_queue", NULL, MTX_DEF); +#endif /* CONFIG_RX_INDICATE_QUEUE */ + +#ifdef CONFIG_PREALLOC_RECV_SKB + { + int i; + SIZE_PTR tmpaddr = 0; + SIZE_PTR alignment = 0; + struct sk_buff *pskb = NULL; + + RTW_INFO("NR_PREALLOC_RECV_SKB: %d\n", NR_PREALLOC_RECV_SKB); +#ifdef CONFIG_FIX_NR_BULKIN_BUFFER + RTW_INFO("Enable CONFIG_FIX_NR_BULKIN_BUFFER\n"); +#endif + + for (i = 0; i < NR_PREALLOC_RECV_SKB; i++) { +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + pskb = rtw_alloc_skb_premem(MAX_RECVBUF_SZ); +#else + pskb = rtw_skb_alloc(MAX_RECVBUF_SZ + RECVBUFF_ALIGN_SZ); +#endif /* CONFIG_PREALLOC_RX_SKB_BUFFER */ + + if (pskb) { +#ifdef PLATFORM_FREEBSD + pskb->dev = padapter->pifp; +#else + pskb->dev = padapter->pnetdev; +#endif /* PLATFORM_FREEBSD */ + +#ifndef CONFIG_PREALLOC_RX_SKB_BUFFER + tmpaddr = (SIZE_PTR)pskb->data; + alignment = tmpaddr & (RECVBUFF_ALIGN_SZ - 1); + skb_reserve(pskb, (RECVBUFF_ALIGN_SZ - alignment)); +#endif + skb_queue_tail(&precvpriv->free_recv_skb_queue, pskb); + } + } + } +#endif /* CONFIG_PREALLOC_RECV_SKB */ + +#endif /* defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) */ + +exit: + + return res; +} + +void usb_free_recv_priv(_adapter *padapter, u16 ini_in_buf_sz) +{ + int i; + struct registry_priv *regsty = &padapter->registrypriv; + struct recv_buf *precvbuf; + struct recv_priv *precvpriv = &padapter->recvpriv; + + precvbuf = (struct recv_buf *)precvpriv->precv_buf; + + for (i = 0; i < regsty->recvbuf_nr ; i++) { + rtw_os_recvbuf_resource_free(padapter, precvbuf); + precvbuf++; + } + + if (precvpriv->pallocated_recv_buf) + rtw_mfree(precvpriv->pallocated_recv_buf, regsty->recvbuf_nr * sizeof(struct recv_buf) + 4); + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE +#ifdef PLATFORM_LINUX + if (precvpriv->int_in_urb) + usb_free_urb(precvpriv->int_in_urb); +#endif + if (precvpriv->int_in_buf) + rtw_mfree(precvpriv->int_in_buf, ini_in_buf_sz); +#endif /* CONFIG_USB_INTERRUPT_IN_PIPE */ + +#ifdef PLATFORM_LINUX + + if (skb_queue_len(&precvpriv->rx_skb_queue)) + RTW_WARN("rx_skb_queue not empty\n"); + + rtw_skb_queue_purge(&precvpriv->rx_skb_queue); + + if (skb_queue_len(&precvpriv->free_recv_skb_queue)) + RTW_WARN("free_recv_skb_queue not empty, %d\n", skb_queue_len(&precvpriv->free_recv_skb_queue)); + +#if !defined(CONFIG_USE_USB_BUFFER_ALLOC_RX) +#if defined(CONFIG_PREALLOC_RECV_SKB) && defined(CONFIG_PREALLOC_RX_SKB_BUFFER) + { + struct sk_buff *skb; + + while ((skb = skb_dequeue(&precvpriv->free_recv_skb_queue)) != NULL) { + if (rtw_free_skb_premem(skb) != 0) + rtw_skb_free(skb); + } + } +#else + rtw_skb_queue_purge(&precvpriv->free_recv_skb_queue); +#endif /* defined(CONFIG_PREALLOC_RX_SKB_BUFFER) && defined(CONFIG_PREALLOC_RECV_SKB) */ +#endif /* !defined(CONFIG_USE_USB_BUFFER_ALLOC_RX) */ + +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + struct sk_buff *pskb; + while (NULL != (pskb = skb_dequeue(&precvpriv->rx_skb_queue))) + rtw_skb_free(pskb); + +#if !defined(CONFIG_USE_USB_BUFFER_ALLOC_RX) + rtw_skb_queue_purge(&precvpriv->free_recv_skb_queue); +#endif + +#ifdef CONFIG_RX_INDICATE_QUEUE + struct mbuf *m; + for (;;) { + IF_DEQUEUE(&precvpriv->rx_indicate_queue, m); + if (m == NULL) + break; + rtw_os_pkt_free(m); + } + mtx_destroy(&precvpriv->rx_indicate_queue.ifq_mtx); +#endif /* CONFIG_RX_INDICATE_QUEUE */ + +#endif /* PLATFORM_FREEBSD */ +} + +#ifdef CONFIG_FW_C2H_REG +void usb_c2h_hisr_hdl(_adapter *adapter, u8 *buf) +{ + u8 *c2h_evt = buf; + u8 id, seq, plen; + u8 *payload; + + if (rtw_hal_c2h_reg_hdr_parse(adapter, buf, &id, &seq, &plen, &payload) != _SUCCESS) + return; + + if (0) + RTW_PRINT("%s C2H == %d\n", __func__, id); + + if (rtw_hal_c2h_id_handle_directly(adapter, id, seq, plen, payload)) { + /* Handle directly */ + rtw_hal_c2h_handler(adapter, id, seq, plen, payload); + + /* Replace with special pointer to trigger c2h_evt_clear only */ + if (rtw_cbuf_push(adapter->evtpriv.c2h_queue, (void*)&adapter->evtpriv) != _SUCCESS) + RTW_ERR("%s rtw_cbuf_push fail\n", __func__); + } else { + c2h_evt = rtw_malloc(C2H_REG_LEN); + if (c2h_evt != NULL) { + _rtw_memcpy(c2h_evt, buf, C2H_REG_LEN); + if (rtw_cbuf_push(adapter->evtpriv.c2h_queue, (void*)c2h_evt) != _SUCCESS) + RTW_ERR("%s rtw_cbuf_push fail\n", __func__); + } else { + /* Error handling for malloc fail */ + if (rtw_cbuf_push(adapter->evtpriv.c2h_queue, (void*)NULL) != _SUCCESS) + RTW_ERR("%s rtw_cbuf_push fail\n", __func__); + } + } + _set_workitem(&adapter->evtpriv.c2h_wk); +} +#endif + +#ifdef CONFIG_USB_SUPPORT_ASYNC_VDN_REQ +int usb_write_async(struct usb_device *udev, u32 addr, void *pdata, u16 len) +{ + u8 request; + u8 requesttype; + u16 wvalue; + u16 index; + int ret; + + requesttype = VENDOR_WRITE;/* write_out */ + request = REALTEK_USB_VENQT_CMD_REQ; + index = REALTEK_USB_VENQT_CMD_IDX;/* n/a */ + + wvalue = (u16)(addr & 0x0000ffff); + + ret = _usbctrl_vendorreq_async_write(udev, request, wvalue, index, pdata, len, requesttype); + + return ret; +} + +int usb_async_write8(struct intf_hdl *pintfhdl, u32 addr, u8 val) +{ + u8 data; + int ret; + struct dvobj_priv *pdvobjpriv = (struct dvobj_priv *)pintfhdl->pintf_dev; + struct usb_device *udev = pdvobjpriv->pusbdev; + + data = val; + ret = usb_write_async(udev, addr, &data, 1); + + return ret; +} + +int usb_async_write16(struct intf_hdl *pintfhdl, u32 addr, u16 val) +{ + u16 data; + int ret; + struct dvobj_priv *pdvobjpriv = (struct dvobj_priv *)pintfhdl->pintf_dev; + struct usb_device *udev = pdvobjpriv->pusbdev; + + data = val; + ret = usb_write_async(udev, addr, &data, 2); + + return ret; +} + +int usb_async_write32(struct intf_hdl *pintfhdl, u32 addr, u32 val) +{ + u32 data; + int ret; + struct dvobj_priv *pdvobjpriv = (struct dvobj_priv *)pintfhdl->pintf_dev; + struct usb_device *udev = pdvobjpriv->pusbdev; + + data = val; + ret = usb_write_async(udev, addr, &data, 4); + + return ret; +} +#endif /* CONFIG_USB_SUPPORT_ASYNC_VDN_REQ */ + +u8 usb_read8(struct intf_hdl *pintfhdl, u32 addr) +{ + u8 request; + u8 requesttype; + u16 wvalue; + u16 index; + u16 len; + u8 data = 0; + + + request = 0x05; + requesttype = 0x01;/* read_in */ + index = 0;/* n/a */ + + wvalue = (u16)(addr & 0x0000ffff); + len = 1; + +/* WLANON PAGE0_REG needs to add an offset 0x8000 */ +#if defined(CONFIG_RTL8710B) + if(wvalue >= 0x0000 && wvalue < 0x0100) + wvalue |= 0x8000; +#endif + + usbctrl_vendorreq(pintfhdl, request, wvalue, index, + &data, len, requesttype); + + + return data; +} + +u16 usb_read16(struct intf_hdl *pintfhdl, u32 addr) +{ + u8 request; + u8 requesttype; + u16 wvalue; + u16 index; + u16 len; + u16 data = 0; + + + request = 0x05; + requesttype = 0x01;/* read_in */ + index = 0;/* n/a */ + + wvalue = (u16)(addr & 0x0000ffff); + len = 2; + +/* WLANON PAGE0_REG needs to add an offset 0x8000 */ +#if defined(CONFIG_RTL8710B) + if(wvalue >= 0x0000 && wvalue < 0x0100) + wvalue |= 0x8000; +#endif + + usbctrl_vendorreq(pintfhdl, request, wvalue, index, + &data, len, requesttype); + + + return data; + +} + +u32 usb_read32(struct intf_hdl *pintfhdl, u32 addr) +{ + u8 request; + u8 requesttype; + u16 wvalue; + u16 index; + u16 len; + u32 data = 0; + + + request = 0x05; + requesttype = 0x01;/* read_in */ + index = 0;/* n/a */ + + wvalue = (u16)(addr & 0x0000ffff); + len = 4; + +/* WLANON PAGE0_REG needs to add an offset 0x8000 */ +#if defined(CONFIG_RTL8710B) + if(wvalue >= 0x0000 && wvalue < 0x0100) + wvalue |= 0x8000; +#endif + + usbctrl_vendorreq(pintfhdl, request, wvalue, index, + &data, len, requesttype); + + + return data; +} + +int usb_write8(struct intf_hdl *pintfhdl, u32 addr, u8 val) +{ + u8 request; + u8 requesttype; + u16 wvalue; + u16 index; + u16 len; + u8 data; + int ret; + + + request = 0x05; + requesttype = 0x00;/* write_out */ + index = 0;/* n/a */ + + wvalue = (u16)(addr & 0x0000ffff); + len = 1; + data = val; + +/* WLANON PAGE0_REG needs to add an offset 0x8000 */ +#if defined(CONFIG_RTL8710B) + if(wvalue >= 0x0000 && wvalue < 0x0100) + wvalue |= 0x8000; +#endif + + ret = usbctrl_vendorreq(pintfhdl, request, wvalue, index, + &data, len, requesttype); + + + return ret; +} + +int usb_write16(struct intf_hdl *pintfhdl, u32 addr, u16 val) +{ + u8 request; + u8 requesttype; + u16 wvalue; + u16 index; + u16 len; + u16 data; + int ret; + + + request = 0x05; + requesttype = 0x00;/* write_out */ + index = 0;/* n/a */ + + wvalue = (u16)(addr & 0x0000ffff); + len = 2; + data = val; + +/* WLANON PAGE0_REG needs to add an offset 0x8000 */ +#if defined(CONFIG_RTL8710B) + if(wvalue >= 0x0000 && wvalue < 0x0100) + wvalue |= 0x8000; +#endif + + ret = usbctrl_vendorreq(pintfhdl, request, wvalue, index, + &data, len, requesttype); + + + return ret; + +} + +int usb_write32(struct intf_hdl *pintfhdl, u32 addr, u32 val) +{ + u8 request; + u8 requesttype; + u16 wvalue; + u16 index; + u16 len; + u32 data; + int ret; + + + request = 0x05; + requesttype = 0x00;/* write_out */ + index = 0;/* n/a */ + + wvalue = (u16)(addr & 0x0000ffff); + len = 4; + data = val; + +/* WLANON PAGE0_REG needs to add an offset 0x8000 */ +#if defined(CONFIG_RTL8710B) + if(wvalue >= 0x0000 && wvalue < 0x0100) + wvalue |= 0x8000; +#endif + + ret = usbctrl_vendorreq(pintfhdl, request, wvalue, index, + &data, len, requesttype); + + + return ret; + +} + +int usb_writeN(struct intf_hdl *pintfhdl, u32 addr, u32 length, u8 *pdata) +{ + u8 request; + u8 requesttype; + u16 wvalue; + u16 index; + u16 len; + u8 buf[VENDOR_CMD_MAX_DATA_LEN] = {0}; + int ret; + + + request = 0x05; + requesttype = 0x00;/* write_out */ + index = 0;/* n/a */ + + wvalue = (u16)(addr & 0x0000ffff); + len = length; + _rtw_memcpy(buf, pdata, len); + ret = usbctrl_vendorreq(pintfhdl, request, wvalue, index, + buf, len, requesttype); + + + return ret; +} + +void usb_set_intf_ops(_adapter *padapter, struct _io_ops *pops) +{ + _rtw_memset((u8 *)pops, 0, sizeof(struct _io_ops)); + + pops->_read8 = &usb_read8; + pops->_read16 = &usb_read16; + pops->_read32 = &usb_read32; + pops->_read_mem = &usb_read_mem; + pops->_read_port = &usb_read_port; + + pops->_write8 = &usb_write8; + pops->_write16 = &usb_write16; + pops->_write32 = &usb_write32; + pops->_writeN = &usb_writeN; + +#ifdef CONFIG_USB_SUPPORT_ASYNC_VDN_REQ + pops->_write8_async = &usb_async_write8; + pops->_write16_async = &usb_async_write16; + pops->_write32_async = &usb_async_write32; +#endif + pops->_write_mem = &usb_write_mem; + pops->_write_port = &usb_write_port; + + pops->_read_port_cancel = &usb_read_port_cancel; + pops->_write_port_cancel = &usb_write_port_cancel; + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE + pops->_read_interrupt = &usb_read_interrupt; +#endif + +} diff --git a/hal/hal_intf.c b/hal/hal_intf.c new file mode 100644 index 0000000..37a3f15 --- /dev/null +++ b/hal/hal_intf.c @@ -0,0 +1,2350 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#define _HAL_INTF_C_ + +#include +#include + +const u32 _chip_type_to_odm_ic_type[] = { + 0, + ODM_RTL8188E, + ODM_RTL8192E, + ODM_RTL8812, + ODM_RTL8821, + ODM_RTL8723B, + ODM_RTL8814A, + ODM_RTL8703B, + ODM_RTL8188F, + ODM_RTL8188F, + ODM_RTL8822B, + ODM_RTL8723D, + ODM_RTL8821C, + ODM_RTL8710B, + ODM_RTL8192F, + ODM_RTL8822C, + ODM_RTL8814B, +/* ODM_RTL8723F, */ + 0, +}; + +void rtw_hal_chip_configure(_adapter *padapter) +{ + padapter->hal_func.intf_chip_configure(padapter); +} + +/* + * Description: + * Read chip internal ROM data + * + * Return: + * _SUCCESS success + * _FAIL fail + */ +u8 rtw_hal_read_chip_info(_adapter *padapter) +{ + u8 rtn = _SUCCESS; + u8 hci_type = rtw_get_intf_type(padapter); + systime start = rtw_get_current_time(); + + /* before access eFuse, make sure card enable has been called */ + if ((hci_type == RTW_SDIO || hci_type == RTW_GSPI) + && !rtw_is_hw_init_completed(padapter)) + rtw_hal_power_on(padapter); + + rtn = padapter->hal_func.read_adapter_info(padapter); + + if ((hci_type == RTW_SDIO || hci_type == RTW_GSPI) + && !rtw_is_hw_init_completed(padapter)) + rtw_hal_power_off(padapter); + + RTW_INFO("%s in %d ms\n", __func__, rtw_get_passing_time_ms(start)); + + return rtn; +} + +void rtw_hal_read_chip_version(_adapter *padapter) +{ + padapter->hal_func.read_chip_version(padapter); + rtw_odm_init_ic_type(padapter); +} + +static void rtw_init_wireless_mode(_adapter *padapter) +{ + u8 proto_wireless_mode = 0; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + if(hal_spec->proto_cap & PROTO_CAP_11B) + proto_wireless_mode |= WIRELESS_11B; + + if(hal_spec->proto_cap & PROTO_CAP_11G) + proto_wireless_mode |= WIRELESS_11G; +#ifdef CONFIG_80211AC_VHT + if(hal_spec->band_cap & BAND_CAP_5G) + proto_wireless_mode |= WIRELESS_11A; +#endif + +#ifdef CONFIG_80211N_HT + if(hal_spec->proto_cap & PROTO_CAP_11N) { + + if(hal_spec->band_cap & BAND_CAP_2G) + proto_wireless_mode |= WIRELESS_11_24N; + if(hal_spec->band_cap & BAND_CAP_5G) + proto_wireless_mode |= WIRELESS_11_5N; + } +#endif + +#ifdef CONFIG_80211AC_VHT + if(hal_spec->proto_cap & PROTO_CAP_11AC) + proto_wireless_mode |= WIRELESS_11AC; +#endif + padapter->registrypriv.wireless_mode &= proto_wireless_mode; +} + +void rtw_hal_def_value_init(_adapter *padapter) +{ + if (is_primary_adapter(padapter)) { + /*init fw_psmode_iface_id*/ + adapter_to_pwrctl(padapter)->fw_psmode_iface_id = 0xff; + /*wireless_mode*/ + rtw_init_wireless_mode(padapter); + padapter->hal_func.init_default_value(padapter); + + rtw_init_hal_com_default_value(padapter); + + #ifdef CONFIG_FW_MULTI_PORT_SUPPORT + adapter_to_dvobj(padapter)->dft.port_id = 0xFF; + adapter_to_dvobj(padapter)->dft.mac_id = 0xFF; + #endif + #ifdef CONFIG_HW_P0_TSF_SYNC + adapter_to_dvobj(padapter)->p0_tsf.sync_port = MAX_HW_PORT; + adapter_to_dvobj(padapter)->p0_tsf.offset = 0; + #endif + + GET_HAL_DATA(padapter)->rx_tsf_addr_filter_config = 0; + } +} + +u8 rtw_hal_data_init(_adapter *padapter) +{ + if (is_primary_adapter(padapter)) { + padapter->hal_data_sz = sizeof(HAL_DATA_TYPE); + padapter->HalData = rtw_zvmalloc(padapter->hal_data_sz); + if (padapter->HalData == NULL) { + RTW_INFO("cant not alloc memory for HAL DATA\n"); + return _FAIL; + } + rtw_phydm_priv_init(padapter); + } + return _SUCCESS; +} + +void rtw_hal_data_deinit(_adapter *padapter) +{ + if (is_primary_adapter(padapter)) { + if (padapter->HalData) { +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + phy_free_filebuf(padapter); +#endif + rtw_vmfree(padapter->HalData, padapter->hal_data_sz); + padapter->HalData = NULL; + padapter->hal_data_sz = 0; + } + } +} + +void rtw_hal_free_data(_adapter *padapter) +{ + /* free HAL Data */ + rtw_hal_data_deinit(padapter); +} +void rtw_hal_dm_init(_adapter *padapter) +{ + if (is_primary_adapter(padapter)) { + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + + padapter->hal_func.dm_init(padapter); + + _rtw_spinlock_init(&pHalData->IQKSpinLock); + + #ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX + if (pHalData->txpwr_pg_mode == TXPWR_PG_WITH_PWR_IDX) + hal_load_txpwr_info(padapter); + #endif + phy_load_tx_power_ext_info(padapter, 1); + } +} +void rtw_hal_dm_deinit(_adapter *padapter) +{ + if (is_primary_adapter(padapter)) { + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + + padapter->hal_func.dm_deinit(padapter); + + _rtw_spinlock_free(&pHalData->IQKSpinLock); + } +} + +enum rf_type rtw_chip_rftype_to_hal_rftype(_adapter *adapter, u8 limit) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + u8 tx_num = 0, rx_num = 0; + + /*get RF PATH from version_id.RF_TYPE */ + if (IS_1T1R(hal_data->version_id)) { + tx_num = 1; + rx_num = 1; + } else if (IS_1T2R(hal_data->version_id)) { + tx_num = 1; + rx_num = 2; + } else if (IS_2T2R(hal_data->version_id)) { + tx_num = 2; + rx_num = 2; + } else if (IS_2T3R(hal_data->version_id)) { + tx_num = 2; + rx_num = 3; + } else if (IS_2T4R(hal_data->version_id)) { + tx_num = 2; + rx_num = 4; + } else if (IS_3T3R(hal_data->version_id)) { + tx_num = 3; + rx_num = 3; + } else if (IS_3T4R(hal_data->version_id)) { + tx_num = 3; + rx_num = 4; + } else if (IS_4T4R(hal_data->version_id)) { + tx_num = 4; + rx_num = 4; + } + + if (limit) { + tx_num = rtw_min(tx_num, limit); + rx_num = rtw_min(rx_num, limit); + } + + return trx_num_to_rf_type(tx_num, rx_num); +} + +void dump_hal_runtime_trx_mode(void *sel, _adapter *adapter) +{ + struct registry_priv *regpriv = &adapter->registrypriv; + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + int i; + + RTW_PRINT_SEL(sel, "txpath=0x%x, rxpath=0x%x\n", hal_data->txpath, hal_data->rxpath); + for (i = 0; i < hal_data->tx_nss; i++) + RTW_PRINT_SEL(sel, "txpath_%uss:0x%x, num:%u\n" + , i + 1, hal_data->txpath_nss[i] + , hal_data->txpath_num_nss[i]); +} + +void dump_hal_trx_mode(void *sel, _adapter *adapter) +{ + struct registry_priv *regpriv = &adapter->registrypriv; + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + int i; + + RTW_PRINT_SEL(sel, "trx_path_bmp:0x%02x(%s), NumTotalRFPath:%u, max_tx_cnt:%u\n" + , hal_data->trx_path_bmp + , rf_type_to_rfpath_str(hal_data->rf_type) + , hal_data->NumTotalRFPath + , hal_data->max_tx_cnt + ); + RTW_PRINT_SEL(sel, "tx_nss:%u, rx_nss:%u\n" + , hal_data->tx_nss, hal_data->rx_nss); + for (i = 0; i < hal_data->tx_nss; i++) + RTW_PRINT_SEL(sel, "txpath_cap_num_%uss:%u\n" + , i + 1, hal_data->txpath_cap_num_nss[i]); + RTW_PRINT_SEL(sel, "\n"); + + dump_hal_runtime_trx_mode(sel, adapter); +} + +void _dump_rf_path(void *sel, _adapter *adapter) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct registry_priv *regsty = adapter_to_regsty(adapter); + + RTW_PRINT_SEL(sel, "[RF_PATH] ver_id.RF_TYPE:%s\n" + , rf_type_to_rfpath_str(rtw_chip_rftype_to_hal_rftype(adapter, 0))); + RTW_PRINT_SEL(sel, "[RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x%02x, rf_reg_path_avail_num:%u, max_tx_cnt:%u\n" + , hal_spec->rf_reg_trx_path_bmp, hal_spec->rf_reg_path_avail_num, hal_spec->max_tx_cnt); + RTW_PRINT_SEL(sel, "[RF_PATH] PG's trx_path_bmp:0x%02x, max_tx_cnt:%u\n" + , hal_data->eeprom_trx_path_bmp, hal_data->eeprom_max_tx_cnt); + RTW_PRINT_SEL(sel, "[RF_PATH] Registry's trx_path_bmp:0x%02x, tx_path_lmt:%u, rx_path_lmt:%u\n" + , regsty->trx_path_bmp, regsty->tx_path_lmt, regsty->rx_path_lmt); + RTW_PRINT_SEL(sel, "[RF_PATH] HALDATA's trx_path_bmp:0x%02x, max_tx_cnt:%u\n" + , hal_data->trx_path_bmp, hal_data->max_tx_cnt); + RTW_PRINT_SEL(sel, "[RF_PATH] HALDATA's rf_type:%s, NumTotalRFPath:%d\n" + , rf_type_to_rfpath_str(hal_data->rf_type), hal_data->NumTotalRFPath); +} + +#ifdef CONFIG_RTL8814A +extern enum rf_type rtl8814a_rfpath_decision(_adapter *adapter); +#endif + +u8 rtw_hal_rfpath_init(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + +#ifdef CONFIG_RTL8814A +if (IS_HARDWARE_TYPE_8814A(adapter)) { + enum bb_path tx_bmp, rx_bmp; + hal_data->rf_type = rtl8814a_rfpath_decision(adapter); + rf_type_to_default_trx_bmp(hal_data->rf_type, &tx_bmp, &rx_bmp); + hal_data->trx_path_bmp = (tx_bmp << 4) | rx_bmp; + hal_data->NumTotalRFPath = 4; + hal_data->max_tx_cnt = hal_spec->max_tx_cnt; + hal_data->max_tx_cnt = rtw_min(hal_data->max_tx_cnt, rf_type_to_rf_tx_cnt(hal_data->rf_type)); +} else +#endif +{ + struct registry_priv *regsty = adapter_to_regsty(adapter); + u8 trx_path_bmp; + u8 tx_path_num; + u8 rx_path_num; + int i; + + trx_path_bmp = hal_spec->rf_reg_trx_path_bmp; + + if (regsty->trx_path_bmp != 0x00) { + /* restrict trx_path_bmp with regsty.trx_path_bmp */ + trx_path_bmp &= regsty->trx_path_bmp; + if (!trx_path_bmp) { + RTW_ERR("%s hal_spec.rf_reg_trx_path_bmp:0x%02x, regsty->trx_path_bmp:0x%02x no intersection\n" + , __func__, hal_spec->rf_reg_trx_path_bmp, regsty->trx_path_bmp); + return _FAIL; + } + } else if (hal_data->eeprom_trx_path_bmp != 0x00) { + /* restrict trx_path_bmp with eeprom_trx_path_bmp */ + trx_path_bmp &= hal_data->eeprom_trx_path_bmp; + if (!trx_path_bmp) { + RTW_ERR("%s hal_spec.rf_reg_trx_path_bmp:0x%02x, hal_data->eeprom_trx_path_bmp:0x%02x no intersection\n" + , __func__, hal_spec->rf_reg_trx_path_bmp, hal_data->eeprom_trx_path_bmp); + return _FAIL; + } + } + + /* restrict trx_path_bmp with TX and RX num limit */ + trx_path_bmp = rtw_restrict_trx_path_bmp_by_trx_num_lmt(trx_path_bmp + , regsty->tx_path_lmt, regsty->rx_path_lmt, &tx_path_num, &rx_path_num); + if (!trx_path_bmp) { + RTW_ERR("%s rtw_restrict_trx_path_bmp_by_trx_num_lmt(0x%02x, %u, %u) failed\n" + , __func__, trx_path_bmp, regsty->tx_path_lmt, regsty->rx_path_lmt); + return _FAIL; + } + hal_data->trx_path_bmp = trx_path_bmp; + hal_data->rf_type = trx_bmp_to_rf_type((trx_path_bmp & 0xF0) >> 4, trx_path_bmp & 0x0F); + hal_data->NumTotalRFPath = rtw_max(tx_path_num, rx_path_num); + + hal_data->max_tx_cnt = hal_spec->max_tx_cnt; + hal_data->max_tx_cnt = rtw_min(hal_data->max_tx_cnt, tx_path_num); + if (hal_data->eeprom_max_tx_cnt) + hal_data->max_tx_cnt = rtw_min(hal_data->max_tx_cnt, hal_data->eeprom_max_tx_cnt); + + if (1) + _dump_rf_path(RTW_DBGDUMP, adapter); +} + + RTW_INFO("%s trx_path_bmp:0x%02x(%s), NumTotalRFPath:%u, max_tx_cnt:%u\n" + , __func__ + , hal_data->trx_path_bmp + , rf_type_to_rfpath_str(hal_data->rf_type) + , hal_data->NumTotalRFPath + , hal_data->max_tx_cnt); + + return _SUCCESS; +} + +void _dump_trx_nss(void *sel, _adapter *adapter) +{ + struct registry_priv *regpriv = &adapter->registrypriv; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + RTW_PRINT_SEL(sel, "[TRX_Nss] HALSPEC - tx_nss:%d, rx_nss:%d\n", hal_spec->tx_nss_num, hal_spec->rx_nss_num); + RTW_PRINT_SEL(sel, "[TRX_Nss] Registry - tx_nss:%d, rx_nss:%d\n", regpriv->tx_nss, regpriv->rx_nss); + RTW_PRINT_SEL(sel, "[TRX_Nss] HALDATA - tx_nss:%d, rx_nss:%d\n", GET_HAL_TX_NSS(adapter), GET_HAL_RX_NSS(adapter)); + +} +#define NSS_VALID(nss) (nss > 0) + +u8 rtw_hal_trxnss_init(_adapter *adapter) +{ + struct registry_priv *regpriv = &adapter->registrypriv; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + enum rf_type rf_path = GET_HAL_RFPATH(adapter); + int i; + + hal_data->tx_nss = hal_spec->tx_nss_num; + hal_data->rx_nss = hal_spec->rx_nss_num; + + if (NSS_VALID(regpriv->tx_nss)) + hal_data->tx_nss = rtw_min(hal_data->tx_nss, regpriv->tx_nss); + hal_data->tx_nss = rtw_min(hal_data->tx_nss, hal_data->max_tx_cnt); + if (NSS_VALID(regpriv->rx_nss)) + hal_data->rx_nss = rtw_min(hal_data->rx_nss, regpriv->rx_nss); + hal_data->rx_nss = rtw_min(hal_data->rx_nss, rf_type_to_rf_rx_cnt(rf_path)); + + for (i = 0; i < 4; i++) { + if (hal_data->tx_nss < i + 1) + break; + + if (IS_HARDWARE_TYPE_8814B(adapter) /* 8814B is always full-TX */ + #ifdef CONFIG_RTW_TX_NPATH_EN + /* these IC is capable of full-TX when macro defined */ + || IS_HARDWARE_TYPE_8192E(adapter) || IS_HARDWARE_TYPE_8192F(adapter) + || IS_HARDWARE_TYPE_8812(adapter) || IS_HARDWARE_TYPE_8822B(adapter) + || IS_HARDWARE_TYPE_8822C(adapter) + #endif + ) + hal_data->txpath_cap_num_nss[i] = hal_data->max_tx_cnt; + else + hal_data->txpath_cap_num_nss[i] = i + 1; + } + + if (1) + _dump_trx_nss(RTW_DBGDUMP, adapter); + + RTW_INFO("%s tx_nss:%u, rx_nss:%u\n", __func__ + , hal_data->tx_nss, hal_data->rx_nss); + + return _SUCCESS; +} + +#ifdef CONFIG_RTW_SW_LED +void rtw_hal_sw_led_init(_adapter *padapter) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + + if (ledpriv->bRegUseLed == _FALSE) + return; + + if (!is_primary_adapter(padapter)) + return; + + if (padapter->hal_func.InitSwLeds) { + padapter->hal_func.InitSwLeds(padapter); + rtw_led_set_ctl_en_mask_primary(padapter); + rtw_led_set_iface_en(padapter, 1); + } +} + +void rtw_hal_sw_led_deinit(_adapter *padapter) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + + if (ledpriv->bRegUseLed == _FALSE) + return; + + if (!is_primary_adapter(padapter)) + return; + + if (padapter->hal_func.DeInitSwLeds) + padapter->hal_func.DeInitSwLeds(padapter); +} +#endif + +u32 rtw_hal_power_on(_adapter *padapter) +{ + u32 ret = 0; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + + ret = padapter->hal_func.hal_power_on(padapter); + +#ifdef CONFIG_BT_COEXIST + if ((ret == _SUCCESS) && (pHalData->EEPROMBluetoothCoexist == _TRUE)) + rtw_btcoex_PowerOnSetting(padapter); +#endif + + return ret; +} +void rtw_hal_power_off(_adapter *padapter) +{ + struct macid_ctl_t *macid_ctl = &padapter->dvobj->macid_ctl; + + _rtw_memset(macid_ctl->h2c_msr, 0, MACID_NUM_SW_LIMIT); + _rtw_memset(macid_ctl->op_num, 0, H2C_MSR_ROLE_MAX); + +#ifdef CONFIG_LPS_1T1R + GET_HAL_DATA(padapter)->lps_1t1r = 0; +#endif + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_PowerOffSetting(padapter); +#endif + + padapter->hal_func.hal_power_off(padapter); +} + + +void rtw_hal_init_opmode(_adapter *padapter) +{ + NDIS_802_11_NETWORK_INFRASTRUCTURE networkType = Ndis802_11InfrastructureMax; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + sint fw_state; + + fw_state = get_fwstate(pmlmepriv); + + if (fw_state & WIFI_ADHOC_STATE) + networkType = Ndis802_11IBSS; + else if (fw_state & WIFI_STATION_STATE) + networkType = Ndis802_11Infrastructure; +#ifdef CONFIG_AP_MODE + else if (fw_state & WIFI_AP_STATE) + networkType = Ndis802_11APMode; +#endif +#ifdef CONFIG_RTW_MESH + else if (fw_state & WIFI_MESH_STATE) + networkType = Ndis802_11_mesh; +#endif + else + return; + + rtw_setopmode_cmd(padapter, networkType, RTW_CMDF_DIRECTLY); +} + +#ifdef CONFIG_NEW_NETDEV_HDL +uint rtw_hal_iface_init(_adapter *adapter) +{ + uint status = _SUCCESS; + + rtw_hal_set_hwreg(adapter, HW_VAR_MAC_ADDR, adapter_mac_addr(adapter)); + #ifdef RTW_HALMAC + rtw_hal_hw_port_enable(adapter); + #endif + rtw_sec_restore_wep_key(adapter); + rtw_hal_init_opmode(adapter); + rtw_hal_start_thread(adapter); + return status; +} +uint rtw_hal_init(_adapter *padapter) +{ + uint status = _SUCCESS; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + + halrf_set_rfsupportability(adapter_to_phydm(padapter)); + + status = padapter->hal_func.hal_init(padapter); + + if(pHalData ->phydm_init_result) { + + status = _FAIL; + RTW_ERR("%s phydm init fail reason=%u \n", + __func__, + pHalData ->phydm_init_result); + } + + if (status == _SUCCESS) { + rtw_set_hw_init_completed(padapter, _TRUE); + if (padapter->registrypriv.notch_filter == 1) + rtw_hal_notch_filter(padapter, 1); + rtw_led_control(padapter, LED_CTL_POWER_ON); + init_hw_mlme_ext(padapter); + #ifdef CONFIG_RF_POWER_TRIM + rtw_bb_rf_gain_offset(padapter); + #endif /*CONFIG_RF_POWER_TRIM*/ + GET_PRIMARY_ADAPTER(padapter)->bup = _TRUE; /*temporary*/ + #ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_mi_set_mbid_cam(padapter); + #endif + #ifdef CONFIG_SUPPORT_MULTI_BCN + rtw_ap_multi_bcn_cfg(padapter); + #endif + #if (RTL8822B_SUPPORT == 1) || (RTL8192F_SUPPORT == 1) + #ifdef CONFIG_DYNAMIC_SOML + rtw_dyn_soml_config(padapter); + #endif + #endif + #ifdef CONFIG_TDMADIG + rtw_phydm_tdmadig(padapter, TDMADIG_INIT); + #endif/*CONFIG_TDMADIG*/ + rtw_phydm_dyn_rrsr_en(padapter,padapter->registrypriv.en_dyn_rrsr); + #ifdef RTW_HALMAC + RTW_INFO("%s: padapter->registrypriv.set_rrsr_value=0x%x\n", __func__,padapter->registrypriv.set_rrsr_value); + if(padapter->registrypriv.set_rrsr_value != 0xFFFFFFFF) + rtw_phydm_set_rrsr(padapter, padapter->registrypriv.set_rrsr_value, TRUE); + #endif + } else { + rtw_set_hw_init_completed(padapter, _FALSE); + RTW_ERR("%s: hal_init fail\n", __func__); + } + return status; +} +#else +uint rtw_hal_init(_adapter *padapter) +{ + uint status = _SUCCESS; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + int i; + + halrf_set_rfsupportability(adapter_to_phydm(padapter)); + + status = padapter->hal_func.hal_init(padapter); + + if(pHalData ->phydm_init_result) { + + status = _FAIL; + RTW_ERR("%s phydm init fail reason=%u \n", + __func__, + pHalData->phydm_init_result); + } + + if (status == _SUCCESS) { + rtw_set_hw_init_completed(padapter, _TRUE); + rtw_mi_set_mac_addr(padapter);/*set mac addr of all ifaces*/ + #ifdef RTW_HALMAC + rtw_restore_hw_port_cfg(padapter); + #endif + if (padapter->registrypriv.notch_filter == 1) + rtw_hal_notch_filter(padapter, 1); + + for (i = 0; i < dvobj->iface_nums; i++) + rtw_sec_restore_wep_key(dvobj->padapters[i]); + + rtw_led_control(padapter, LED_CTL_POWER_ON); + + init_hw_mlme_ext(padapter); + + rtw_hal_init_opmode(padapter); + + #ifdef CONFIG_RF_POWER_TRIM + rtw_bb_rf_gain_offset(padapter); + #endif /*CONFIG_RF_POWER_TRIM*/ + + #ifdef CONFIG_SUPPORT_MULTI_BCN + rtw_ap_multi_bcn_cfg(padapter); + #endif + +#if (RTL8822B_SUPPORT == 1) || (RTL8192F_SUPPORT == 1) +#ifdef CONFIG_DYNAMIC_SOML + rtw_dyn_soml_config(padapter); +#endif +#endif + #ifdef CONFIG_TDMADIG + rtw_phydm_tdmadig(padapter, TDMADIG_INIT); + #endif/*CONFIG_TDMADIG*/ + + rtw_phydm_dyn_rrsr_en(padapter,padapter->registrypriv.en_dyn_rrsr); + #ifdef RTW_HALMAC + RTW_INFO("%s: padapter->registrypriv.set_rrsr_value=0x%x\n", __func__,padapter->registrypriv.set_rrsr_value); + if(padapter->registrypriv.set_rrsr_value != 0xFFFFFFFF) + rtw_phydm_set_rrsr(padapter, padapter->registrypriv.set_rrsr_value, TRUE); + #endif + + } else { + rtw_set_hw_init_completed(padapter, _FALSE); + RTW_ERR("%s: fail\n", __func__); + } + + + return status; + +} +#endif + +uint rtw_hal_deinit(_adapter *padapter) +{ + uint status = _SUCCESS; + + status = padapter->hal_func.hal_deinit(padapter); + + if (status == _SUCCESS) { + rtw_led_control(padapter, LED_CTL_POWER_OFF); + rtw_set_hw_init_completed(padapter, _FALSE); + } else + RTW_INFO("\n rtw_hal_deinit: hal_init fail\n"); + + + return status; +} + +u8 rtw_hal_set_hwreg(_adapter *padapter, u8 variable, u8 *val) +{ + return padapter->hal_func.set_hw_reg_handler(padapter, variable, val); +} + +void rtw_hal_get_hwreg(_adapter *padapter, u8 variable, u8 *val) +{ + padapter->hal_func.GetHwRegHandler(padapter, variable, val); +} + +u8 rtw_hal_set_def_var(_adapter *padapter, HAL_DEF_VARIABLE eVariable, void *pValue) +{ + return padapter->hal_func.SetHalDefVarHandler(padapter, eVariable, pValue); +} +u8 rtw_hal_get_def_var(_adapter *padapter, HAL_DEF_VARIABLE eVariable, void *pValue) +{ + return padapter->hal_func.get_hal_def_var_handler(padapter, eVariable, pValue); +} + +void rtw_hal_set_odm_var(_adapter *padapter, HAL_ODM_VARIABLE eVariable, void *pValue1, BOOLEAN bSet) +{ + padapter->hal_func.SetHalODMVarHandler(padapter, eVariable, pValue1, bSet); +} +void rtw_hal_get_odm_var(_adapter *padapter, HAL_ODM_VARIABLE eVariable, void *pValue1, void *pValue2) +{ + padapter->hal_func.GetHalODMVarHandler(padapter, eVariable, pValue1, pValue2); +} + +/* FOR SDIO & PCIE */ +void rtw_hal_enable_interrupt(_adapter *padapter) +{ +#if defined(CONFIG_PCI_HCI) || defined(CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) + padapter->hal_func.enable_interrupt(padapter); +#endif /* #if defined(CONFIG_PCI_HCI) || defined (CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) */ +} + +/* FOR SDIO & PCIE */ +void rtw_hal_disable_interrupt(_adapter *padapter) +{ +#if defined(CONFIG_PCI_HCI) || defined(CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) + padapter->hal_func.disable_interrupt(padapter); +#endif /* #if defined(CONFIG_PCI_HCI) || defined (CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) */ +} + + +u8 rtw_hal_check_ips_status(_adapter *padapter) +{ + u8 val = _FALSE; + if (padapter->hal_func.check_ips_status) + val = padapter->hal_func.check_ips_status(padapter); + else + RTW_INFO("%s: hal_func.check_ips_status is NULL!\n", __FUNCTION__); + + return val; +} + +s32 rtw_hal_fw_dl(_adapter *padapter, u8 wowlan) +{ + s32 ret; + + ret = padapter->hal_func.fw_dl(padapter, wowlan); + +#ifdef CONFIG_LPS_1T1R + GET_HAL_DATA(padapter)->lps_1t1r = 0; +#endif + + return ret; +} + +#ifdef RTW_HALMAC +s32 rtw_hal_fw_mem_dl(_adapter *padapter, enum fw_mem mem) +{ + systime dlfw_start_time = rtw_get_current_time(); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct debug_priv *pdbgpriv = &dvobj->drv_dbg; + s32 rst = _FALSE; + + rst = padapter->hal_func.fw_mem_dl(padapter, mem); + RTW_INFO("%s in %dms\n", __func__, rtw_get_passing_time_ms(dlfw_start_time)); + + if (rst == _FALSE) + pdbgpriv->dbg_fw_mem_dl_error_cnt++; + if (1) + RTW_INFO("%s dbg_fw_mem_dl_error_cnt:%d\n", __func__, pdbgpriv->dbg_fw_mem_dl_error_cnt); + return rst; +} +#endif + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +void rtw_hal_clear_interrupt(_adapter *padapter) +{ +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + padapter->hal_func.clear_interrupt(padapter); +#endif +} +#endif + +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) +u32 rtw_hal_inirp_init(_adapter *padapter) +{ + if (is_primary_adapter(padapter)) + return padapter->hal_func.inirp_init(padapter); + return _SUCCESS; +} +u32 rtw_hal_inirp_deinit(_adapter *padapter) +{ + + if (is_primary_adapter(padapter)) + return padapter->hal_func.inirp_deinit(padapter); + + return _SUCCESS; +} +#endif /* #if defined(CONFIG_USB_HCI) || defined (CONFIG_PCI_HCI) */ + +#if defined(CONFIG_PCI_HCI) +void rtw_hal_irp_reset(_adapter *padapter) +{ + padapter->hal_func.irp_reset(GET_PRIMARY_ADAPTER(padapter)); +} + +void rtw_hal_pci_dbi_write(_adapter *padapter, u16 addr, u8 data) +{ + u16 cmd[2]; + + cmd[0] = addr; + cmd[1] = data; + + padapter->hal_func.set_hw_reg_handler(padapter, HW_VAR_DBI, (u8 *) cmd); +} + +u8 rtw_hal_pci_dbi_read(_adapter *padapter, u16 addr) +{ + padapter->hal_func.GetHwRegHandler(padapter, HW_VAR_DBI, (u8 *)(&addr)); + + return (u8)addr; +} + +void rtw_hal_pci_mdio_write(_adapter *padapter, u8 addr, u16 data) +{ + u16 cmd[2]; + + cmd[0] = (u16)addr; + cmd[1] = data; + + padapter->hal_func.set_hw_reg_handler(padapter, HW_VAR_MDIO, (u8 *) cmd); +} + +u16 rtw_hal_pci_mdio_read(_adapter *padapter, u8 addr) +{ + padapter->hal_func.GetHwRegHandler(padapter, HW_VAR_MDIO, &addr); + + return (u8)addr; +} + +u8 rtw_hal_pci_l1off_nic_support(_adapter *padapter) +{ + u8 l1off; + + padapter->hal_func.GetHwRegHandler(padapter, HW_VAR_L1OFF_NIC_SUPPORT, &l1off); + return l1off; +} + +u8 rtw_hal_pci_l1off_capability(_adapter *padapter) +{ + u8 l1off; + + padapter->hal_func.GetHwRegHandler(padapter, HW_VAR_L1OFF_CAPABILITY, &l1off); + return l1off; +} + + +#endif /* #if defined(CONFIG_PCI_HCI) */ + +/* for USB Auto-suspend */ +u8 rtw_hal_intf_ps_func(_adapter *padapter, HAL_INTF_PS_FUNC efunc_id, u8 *val) +{ + if (padapter->hal_func.interface_ps_func) + return padapter->hal_func.interface_ps_func(padapter, efunc_id, val); + return _FAIL; +} + +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtw_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + return padapter->hal_func.hal_mgmt_xmitframe_enqueue(padapter, pxmitframe); +} +#endif + +s32 rtw_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + return padapter->hal_func.hal_xmitframe_enqueue(padapter, pxmitframe); +} + +s32 rtw_hal_xmit(_adapter *padapter, struct xmit_frame *pxmitframe) +{ + return padapter->hal_func.hal_xmit(padapter, pxmitframe); +} + +/* + * [IMPORTANT] This function would be run in interrupt context. + */ +s32 rtw_hal_mgnt_xmit(_adapter *padapter, struct xmit_frame *pmgntframe) +{ +#ifdef CONFIG_RTW_MGMT_QUEUE + _irqL irqL; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); +#endif + s32 ret = _FAIL; + + update_mgntframe_attrib_addr(padapter, pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + update_mgntframe_subtype(padapter, pmgntframe); +#endif + +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) + if ((!MLME_IS_MESH(padapter) && SEC_IS_BIP_KEY_INSTALLED(&padapter->securitypriv) == _TRUE) + #ifdef CONFIG_RTW_MESH + || (MLME_IS_MESH(padapter) && padapter->mesh_info.mesh_auth_id) + #endif + ) + rtw_mgmt_xmitframe_coalesce(padapter, pmgntframe->pkt, pmgntframe); +#endif + +#ifdef CONFIG_RTW_MGMT_QUEUE + if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { + _enter_critical_bh(&pxmitpriv->lock, &irqL); + ret = mgmt_xmitframe_enqueue_for_sleeping_sta(padapter, pmgntframe); + _exit_critical_bh(&pxmitpriv->lock, &irqL); + + #ifdef DBG_MGMT_QUEUE + if (ret == _TRUE) + RTW_INFO("%s doesn't be queued, dattrib->ra:"MAC_FMT" seq_num = %u, subtype = 0x%x\n", + __func__, MAC_ARG(pmgntframe->attrib.ra), pmgntframe->attrib.seqnum, pmgntframe->attrib.subtype); + #endif + + if (ret == RTW_QUEUE_MGMT) + return ret; + } +#endif + + ret = padapter->hal_func.mgnt_xmit(padapter, pmgntframe); + return ret; +} + +s32 rtw_hal_init_xmit_priv(_adapter *padapter) +{ + return padapter->hal_func.init_xmit_priv(padapter); +} +void rtw_hal_free_xmit_priv(_adapter *padapter) +{ + padapter->hal_func.free_xmit_priv(padapter); +} + +s32 rtw_hal_init_recv_priv(_adapter *padapter) +{ + return padapter->hal_func.init_recv_priv(padapter); +} +void rtw_hal_free_recv_priv(_adapter *padapter) +{ + padapter->hal_func.free_recv_priv(padapter); +} + +void rtw_sta_ra_registed(_adapter *padapter, struct sta_info *psta) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + + if (psta == NULL) { + RTW_ERR(FUNC_ADPT_FMT" sta is NULL\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + return; + } + +#ifdef CONFIG_AP_MODE + if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { + if (psta->cmn.aid > padapter->stapriv.max_aid) { + RTW_ERR("station aid %d exceed the max number\n", psta->cmn.aid); + rtw_warn_on(1); + return; + } + rtw_ap_update_sta_ra_info(padapter, psta); + } +#endif + + psta->cmn.ra_info.ra_bw_mode = rtw_get_tx_bw_mode(padapter, psta); + /*set correct initial date rate for each mac_id */ + hal_data->INIDATA_RATE[psta->cmn.mac_id] = psta->init_rate; + + rtw_phydm_ra_registed(padapter, psta); +} + +void rtw_hal_update_ra_mask(struct sta_info *psta) +{ + _adapter *padapter; + + if (!psta) + return; + + padapter = psta->padapter; + rtw_sta_ra_registed(padapter, psta); +} + +/* Start specifical interface thread */ +void rtw_hal_start_thread(_adapter *padapter) +{ +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#ifndef CONFIG_SDIO_TX_TASKLET + padapter->hal_func.run_thread(padapter); +#endif +#endif +} +/* Start specifical interface thread */ +void rtw_hal_stop_thread(_adapter *padapter) +{ +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#ifndef CONFIG_SDIO_TX_TASKLET + + padapter->hal_func.cancel_thread(padapter); + +#endif +#endif +} + +u32 rtw_hal_read_bbreg(_adapter *padapter, u32 RegAddr, u32 BitMask) +{ + u32 data = 0; + if (padapter->hal_func.read_bbreg) + data = padapter->hal_func.read_bbreg(padapter, RegAddr, BitMask); + return data; +} +void rtw_hal_write_bbreg(_adapter *padapter, u32 RegAddr, u32 BitMask, u32 Data) +{ + if (padapter->hal_func.write_bbreg) + padapter->hal_func.write_bbreg(padapter, RegAddr, BitMask, Data); +} + +u32 rtw_hal_read_rfreg(_adapter *padapter, enum rf_path eRFPath, u32 RegAddr, u32 BitMask) +{ + u32 data = 0; + + if (padapter->hal_func.read_rfreg) { + data = padapter->hal_func.read_rfreg(padapter, eRFPath, RegAddr, BitMask); + + #ifdef DBG_IO + if (match_rf_read_sniff_ranges(padapter, eRFPath, RegAddr, BitMask)) { + RTW_INFO("DBG_IO rtw_hal_read_rfreg(%u, 0x%04x, 0x%08x) read:0x%08x(0x%08x)\n" + , eRFPath, RegAddr, BitMask, (data << PHY_CalculateBitShift(BitMask)), data); + } + #endif + } + + return data; +} + +void rtw_hal_write_rfreg(_adapter *padapter, enum rf_path eRFPath, u32 RegAddr, u32 BitMask, u32 Data) +{ + if (padapter->hal_func.write_rfreg) { + + #ifdef DBG_IO + if (match_rf_write_sniff_ranges(padapter, eRFPath, RegAddr, BitMask)) { + RTW_INFO("DBG_IO rtw_hal_write_rfreg(%u, 0x%04x, 0x%08x) write:0x%08x(0x%08x)\n" + , eRFPath, RegAddr, BitMask, (Data << PHY_CalculateBitShift(BitMask)), Data); + } + #endif + + padapter->hal_func.write_rfreg(padapter, eRFPath, RegAddr, BitMask, Data); + +#ifdef CONFIG_PCI_HCI + if (!IS_HARDWARE_TYPE_JAGUAR_AND_JAGUAR2(padapter)) /*For N-Series IC, suggest by Jenyu*/ + rtw_udelay_os(2); +#endif + } +} + +#ifdef CONFIG_SYSON_INDIRECT_ACCESS +u32 rtw_hal_read_syson_reg(PADAPTER padapter, u32 RegAddr, u32 BitMask) +{ + u32 data = 0; + if (padapter->hal_func.read_syson_reg) + data = padapter->hal_func.read_syson_reg(padapter, RegAddr, BitMask); + + return data; +} + +void rtw_hal_write_syson_reg(_adapter *padapter, u32 RegAddr, u32 BitMask, u32 Data) +{ + if (padapter->hal_func.write_syson_reg) + padapter->hal_func.write_syson_reg(padapter, RegAddr, BitMask, Data); +} +#endif + +#if defined(CONFIG_PCI_HCI) +s32 rtw_hal_interrupt_handler(_adapter *padapter) +{ + s32 ret = _FAIL; + ret = padapter->hal_func.interrupt_handler(padapter); + return ret; +} + +void rtw_hal_unmap_beacon_icf(_adapter *padapter) +{ + padapter->hal_func.unmap_beacon_icf(padapter); +} +#endif +#if defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT) +void rtw_hal_interrupt_handler(_adapter *padapter, u16 pkt_len, u8 *pbuf) +{ + padapter->hal_func.interrupt_handler(padapter, pkt_len, pbuf); +} +#endif + +void rtw_hal_set_chnl_bw(_adapter *padapter, u8 channel, enum channel_width Bandwidth, u8 Offset40, u8 Offset80) +{ + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + /*u8 cch_160 = Bandwidth == CHANNEL_WIDTH_160 ? channel : 0;*/ + u8 cch_80 = Bandwidth == CHANNEL_WIDTH_80 ? channel : 0; + u8 cch_40 = Bandwidth == CHANNEL_WIDTH_40 ? channel : 0; + u8 cch_20 = Bandwidth == CHANNEL_WIDTH_20 ? channel : 0; + + if (rtw_phydm_is_iqk_in_progress(padapter)) + RTW_ERR("%s, %d, IQK may race condition\n", __func__, __LINE__); + +#ifdef CONFIG_MP_INCLUDED + /* MP mode channel don't use secondary channel */ + if (rtw_mp_mode_check(padapter) == _FALSE) +#endif + { + #if 0 + if (cch_160 != 0) + cch_80 = rtw_get_scch_by_cch_offset(cch_160, CHANNEL_WIDTH_160, Offset80); + #endif + if (cch_80 != 0) + cch_40 = rtw_get_scch_by_cch_offset(cch_80, CHANNEL_WIDTH_80, Offset80); + if (cch_40 != 0) + cch_20 = rtw_get_scch_by_cch_offset(cch_40, CHANNEL_WIDTH_40, Offset40); + } + + pHalData->cch_80 = cch_80; + pHalData->cch_40 = cch_40; + pHalData->cch_20 = cch_20; + + if (0) + RTW_INFO("%s cch:%u, %s, offset40:%u, offset80:%u (%u, %u, %u)\n", __func__ + , channel, ch_width_str(Bandwidth), Offset40, Offset80 + , pHalData->cch_80, pHalData->cch_40, pHalData->cch_20); + + padapter->hal_func.set_chnl_bw_handler(padapter, channel, Bandwidth, Offset40, Offset80); +} + +void rtw_hal_dm_watchdog(_adapter *padapter) +{ + + rtw_hal_turbo_edca(padapter); + padapter->hal_func.hal_dm_watchdog(padapter); +} + +#ifdef CONFIG_LPS_LCLK_WD_TIMER +void rtw_hal_dm_watchdog_in_lps(_adapter *padapter) +{ +#if defined(CONFIG_CONCURRENT_MODE) +#ifndef CONFIG_FW_MULTI_PORT_SUPPORT + if (padapter->hw_port != HW_PORT0) + return; +#endif +#endif + + if (adapter_to_pwrctl(padapter)->bFwCurrentInPSMode == _TRUE) + rtw_phydm_watchdog_in_lps_lclk(padapter);/* this function caller is in interrupt context */ +} +#endif /*CONFIG_LPS_LCLK_WD_TIMER*/ + +void rtw_hal_bcn_related_reg_setting(_adapter *padapter) +{ + padapter->hal_func.SetBeaconRelatedRegistersHandler(padapter); +} + +#ifdef CONFIG_HOSTAPD_MLME +s32 rtw_hal_hostap_mgnt_xmit_entry(_adapter *padapter, _pkt *pkt) +{ + if (padapter->hal_func.hostap_mgnt_xmit_entry) + return padapter->hal_func.hostap_mgnt_xmit_entry(padapter, pkt); + return _FAIL; +} +#endif /* CONFIG_HOSTAPD_MLME */ + +#ifdef DBG_CONFIG_ERROR_DETECT +void rtw_hal_sreset_init(_adapter *padapter) +{ + padapter->hal_func.sreset_init_value(padapter); +} +void rtw_hal_sreset_reset(_adapter *padapter) +{ + padapter = GET_PRIMARY_ADAPTER(padapter); + padapter->hal_func.silentreset(padapter); +} + +void rtw_hal_sreset_reset_value(_adapter *padapter) +{ + padapter->hal_func.sreset_reset_value(padapter); +} + +void rtw_hal_sreset_xmit_status_check(_adapter *padapter) +{ + padapter->hal_func.sreset_xmit_status_check(padapter); +} +void rtw_hal_sreset_linked_status_check(_adapter *padapter) +{ + padapter->hal_func.sreset_linked_status_check(padapter); +} +u8 rtw_hal_sreset_get_wifi_status(_adapter *padapter) +{ + return padapter->hal_func.sreset_get_wifi_status(padapter); +} + +bool rtw_hal_sreset_inprogress(_adapter *padapter) +{ + padapter = GET_PRIMARY_ADAPTER(padapter); + return padapter->hal_func.sreset_inprogress(padapter); +} +#endif /* DBG_CONFIG_ERROR_DETECT */ + +#ifdef CONFIG_IOL +int rtw_hal_iol_cmd(ADAPTER *adapter, struct xmit_frame *xmit_frame, u32 max_waiting_ms, u32 bndy_cnt) +{ + if (adapter->hal_func.IOL_exec_cmds_sync) + return adapter->hal_func.IOL_exec_cmds_sync(adapter, xmit_frame, max_waiting_ms, bndy_cnt); + return _FAIL; +} +#endif + +#ifdef CONFIG_XMIT_THREAD_MODE +s32 rtw_hal_xmit_thread_handler(_adapter *padapter) +{ + return padapter->hal_func.xmit_thread_handler(padapter); +} +#endif + +#ifdef CONFIG_RECV_THREAD_MODE +s32 rtw_hal_recv_hdl(_adapter *adapter) +{ + return adapter->hal_func.recv_hdl(adapter); +} +#endif + +void rtw_hal_notch_filter(_adapter *adapter, bool enable) +{ + if (adapter->hal_func.hal_notch_filter) + adapter->hal_func.hal_notch_filter(adapter, enable); +} + +#ifdef CONFIG_FW_C2H_REG +inline bool rtw_hal_c2h_valid(_adapter *adapter, u8 *buf) +{ + HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter); + bool ret = _FAIL; + + ret = C2H_ID_88XX(buf) || C2H_PLEN_88XX(buf); + + return ret; +} + +inline s32 rtw_hal_c2h_evt_read(_adapter *adapter, u8 *buf) +{ + HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter); + s32 ret = _FAIL; + + ret = c2h_evt_read_88xx(adapter, buf); + + return ret; +} + +bool rtw_hal_c2h_reg_hdr_parse(_adapter *adapter, u8 *buf, u8 *id, u8 *seq, u8 *plen, u8 **payload) +{ + HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter); + bool ret = _FAIL; + + *id = C2H_ID_88XX(buf); + *seq = C2H_SEQ_88XX(buf); + *plen = C2H_PLEN_88XX(buf); + *payload = C2H_PAYLOAD_88XX(buf); + ret = _SUCCESS; + + return ret; +} +#endif /* CONFIG_FW_C2H_REG */ + +#ifdef CONFIG_FW_C2H_PKT +bool rtw_hal_c2h_pkt_hdr_parse(_adapter *adapter, u8 *buf, u16 len, u8 *id, u8 *seq, u8 *plen, u8 **payload) +{ + HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter); + bool ret = _FAIL; + + if (!buf || len > 256 || len < 3) + goto exit; + + *id = C2H_ID_88XX(buf); + *seq = C2H_SEQ_88XX(buf); + *plen = len - 2; + *payload = C2H_PAYLOAD_88XX(buf); + ret = _SUCCESS; + +exit: + return ret; +} +#endif /* CONFIG_FW_C2H_PKT */ + +#if defined(CONFIG_MP_INCLUDED) && defined(CONFIG_RTL8723B) +#include /* for MPTBT_FwC2hBtMpCtrl */ +#endif +s32 c2h_handler(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload) +{ + u8 sub_id = 0; + s32 ret = _SUCCESS; + + switch (id) { + case C2H_FW_SCAN_COMPLETE: + RTW_INFO("[C2H], FW Scan Complete\n"); + break; + +#ifdef CONFIG_BT_COEXIST + case C2H_BT_INFO: + rtw_btcoex_BtInfoNotify(adapter, plen, payload); + break; + case C2H_BT_MP_INFO: + #if defined(CONFIG_MP_INCLUDED) && defined(CONFIG_RTL8723B) + MPTBT_FwC2hBtMpCtrl(adapter, payload, plen); + #endif + rtw_btcoex_BtMpRptNotify(adapter, plen, payload); + break; + case C2H_MAILBOX_STATUS: + RTW_DBG_DUMP("C2H_MAILBOX_STATUS: ", payload, plen); + break; + case C2H_WLAN_INFO: + rtw_btcoex_WlFwDbgInfoNotify(adapter, payload, plen); + break; +#endif /* CONFIG_BT_COEXIST */ + + case C2H_IQK_FINISH: + c2h_iqk_offload(adapter, payload, plen); + break; + +#if defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW) + case C2H_FW_CHNL_SWITCH_COMPLETE: +#ifndef CONFIG_TDLS_CH_SW_V2 + rtw_tdls_chsw_oper_done(adapter); +#endif + break; +#endif + + case C2H_BCN_EARLY_RPT: + rtw_hal_bcn_early_rpt_c2h_handler(adapter); + break; + +#ifdef CONFIG_MCC_MODE + case C2H_MCC: + rtw_hal_mcc_c2h_handler(adapter, plen, payload); + break; +#endif + +#ifdef CONFIG_RTW_MAC_HIDDEN_RPT + case C2H_MAC_HIDDEN_RPT: + c2h_mac_hidden_rpt_hdl(adapter, payload, plen); + break; + case C2H_MAC_HIDDEN_RPT_2: + c2h_mac_hidden_rpt_2_hdl(adapter, payload, plen); + break; +#endif + + case C2H_DEFEATURE_DBG: + c2h_defeature_dbg_hdl(adapter, payload, plen); + break; + +#ifdef CONFIG_RTW_CUSTOMER_STR + case C2H_CUSTOMER_STR_RPT: + c2h_customer_str_rpt_hdl(adapter, payload, plen); + break; + case C2H_CUSTOMER_STR_RPT_2: + c2h_customer_str_rpt_2_hdl(adapter, payload, plen); + break; +#endif +#ifdef RTW_PER_CMD_SUPPORT_FW + case C2H_PER_RATE_RPT: + c2h_per_rate_rpt_hdl(adapter, payload, plen); + break; +#endif +#ifdef CONFIG_LPS_ACK + case C2H_LPS_STATUS_RPT: + c2h_lps_status_rpt(adapter, payload, plen); + break; +#endif +#ifdef CONFIG_FW_OFFLOAD_SET_TXPWR_IDX + case C2H_SET_TXPWR_FINISH: + c2h_txpwr_idx_offload_done(adapter, payload, plen); + break; +#endif + case C2H_EXTEND: + sub_id = payload[0]; + /* no handle, goto default */ + /* fall through */ + + default: + if (phydm_c2H_content_parsing(adapter_to_phydm(adapter), id, plen, payload) != TRUE) + ret = _FAIL; + break; + } + + if (ret != _SUCCESS) { + if (id == C2H_EXTEND) + RTW_WARN("%s: unknown C2H(0x%02x, 0x%02x)\n", __func__, id, sub_id); + else + RTW_WARN("%s: unknown C2H(0x%02x)\n", __func__, id); + } + + return ret; +} + +#ifndef RTW_HALMAC +s32 rtw_hal_c2h_handler(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload) +{ + s32 ret = _FAIL; + + ret = adapter->hal_func.c2h_handler(adapter, id, seq, plen, payload); + if (ret != _SUCCESS) + ret = c2h_handler(adapter, id, seq, plen, payload); + + return ret; +} + +s32 rtw_hal_c2h_id_handle_directly(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload) +{ + switch (id) { + case C2H_CCX_TX_RPT: + case C2H_BT_MP_INFO: + case C2H_FW_CHNL_SWITCH_COMPLETE: + case C2H_IQK_FINISH: + case C2H_MCC: + case C2H_BCN_EARLY_RPT: + case C2H_AP_REQ_TXRPT: + case C2H_SPC_STAT: + case C2H_SET_TXPWR_FINISH: + return _TRUE; + default: + return _FALSE; + } +} +#endif /* !RTW_HALMAC */ + +s32 rtw_hal_is_disable_sw_channel_plan(PADAPTER padapter) +{ + return GET_HAL_DATA(padapter)->bDisableSWChannelPlan; +} + +#ifdef CONFIG_PROTSEL_MACSLEEP +static s32 _rtw_hal_macid_sleep(_adapter *adapter, u8 macid, u8 sleep) +{ + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + u16 reg_sleep_info = macid_ctl->reg_sleep_info; + u16 reg_sleep_ctrl = macid_ctl->reg_sleep_ctrl; + const u32 sel_mask_sel = BIT(0) | BIT(1) | BIT(2); + u8 bit_shift; + u32 val32; + s32 ret = _FAIL; + + if (macid >= macid_ctl->num) { + RTW_ERR(ADPT_FMT" %s invalid macid(%u)\n" + , ADPT_ARG(adapter), sleep ? "sleep" : "wakeup" , macid); + goto exit; + } + + if (macid < 32) { + bit_shift = macid; + #if (MACID_NUM_SW_LIMIT > 32) + } else if (macid < 64) { + bit_shift = macid - 32; + #endif + #if (MACID_NUM_SW_LIMIT > 64) + } else if (macid < 96) { + bit_shift = macid - 64; + #endif + #if (MACID_NUM_SW_LIMIT > 96) + } else if (macid < 128) { + bit_shift = macid - 96; + #endif + } else { + rtw_warn_on(1); + goto exit; + } + + if (!reg_sleep_ctrl || !reg_sleep_info) { + rtw_warn_on(1); + goto exit; + } + + val32 = rtw_read32(adapter, reg_sleep_ctrl); + val32 = (val32 &~sel_mask_sel) | ((macid / 32) & sel_mask_sel); + rtw_write32(adapter, reg_sleep_ctrl, val32); + + val32 = rtw_read32(adapter, reg_sleep_info); + RTW_INFO(ADPT_FMT" %s macid=%d, ori reg_0x%03x=0x%08x\n" + , ADPT_ARG(adapter), sleep ? "sleep" : "wakeup" + , macid, reg_sleep_info, val32); + + ret = _SUCCESS; + + if (sleep) { + if (val32 & BIT(bit_shift)) + goto exit; + val32 |= BIT(bit_shift); + } else { + if (!(val32 & BIT(bit_shift))) + goto exit; + val32 &= ~BIT(bit_shift); + } + + rtw_write32(adapter, reg_sleep_info, val32); + +exit: + return ret; +} +#else +static s32 _rtw_hal_macid_sleep(_adapter *adapter, u8 macid, u8 sleep) +{ + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + u16 reg_sleep; + u8 bit_shift; + u32 val32; + s32 ret = _FAIL; + + if (macid >= macid_ctl->num) { + RTW_ERR(ADPT_FMT" %s invalid macid(%u)\n" + , ADPT_ARG(adapter), sleep ? "sleep" : "wakeup" , macid); + goto exit; + } + + if (macid < 32) { + reg_sleep = macid_ctl->reg_sleep_m0; + bit_shift = macid; + #if (MACID_NUM_SW_LIMIT > 32) + } else if (macid < 64) { + reg_sleep = macid_ctl->reg_sleep_m1; + bit_shift = macid - 32; + #endif + #if (MACID_NUM_SW_LIMIT > 64) + } else if (macid < 96) { + reg_sleep = macid_ctl->reg_sleep_m2; + bit_shift = macid - 64; + #endif + #if (MACID_NUM_SW_LIMIT > 96) + } else if (macid < 128) { + reg_sleep = macid_ctl->reg_sleep_m3; + bit_shift = macid - 96; + #endif + } else { + rtw_warn_on(1); + goto exit; + } + + if (!reg_sleep) { + rtw_warn_on(1); + goto exit; + } + + val32 = rtw_read32(adapter, reg_sleep); + RTW_INFO(ADPT_FMT" %s macid=%d, ori reg_0x%03x=0x%08x\n" + , ADPT_ARG(adapter), sleep ? "sleep" : "wakeup" + , macid, reg_sleep, val32); + + ret = _SUCCESS; + + if (sleep) { + if (val32 & BIT(bit_shift)) + goto exit; + val32 |= BIT(bit_shift); + } else { + if (!(val32 & BIT(bit_shift))) + goto exit; + val32 &= ~BIT(bit_shift); + } + + rtw_write32(adapter, reg_sleep, val32); + +exit: + return ret; +} +#endif + +inline s32 rtw_hal_macid_sleep(_adapter *adapter, u8 macid) +{ + return _rtw_hal_macid_sleep(adapter, macid, 1); +} + +inline s32 rtw_hal_macid_wakeup(_adapter *adapter, u8 macid) +{ + return _rtw_hal_macid_sleep(adapter, macid, 0); +} + +#ifdef CONFIG_PROTSEL_MACSLEEP +static s32 _rtw_hal_macid_bmp_sleep(_adapter *adapter, struct macid_bmp *bmp, u8 sleep) +{ + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + u16 reg_sleep_info = macid_ctl->reg_sleep_info; + u16 reg_sleep_ctrl = macid_ctl->reg_sleep_ctrl; + const u32 sel_mask_sel = BIT(0) | BIT(1) | BIT(2); + u32 m; + u8 mid = 0; + u32 val32; + + do { + if (mid == 0) { + m = bmp->m0; + #if (MACID_NUM_SW_LIMIT > 32) + } else if (mid == 1) { + m = bmp->m1; + #endif + #if (MACID_NUM_SW_LIMIT > 64) + } else if (mid == 2) { + m = bmp->m2; + #endif + #if (MACID_NUM_SW_LIMIT > 96) + } else if (mid == 3) { + m = bmp->m3; + #endif + } else { + rtw_warn_on(1); + break; + } + + if (m == 0) + goto move_next; + + if (!reg_sleep_ctrl || !reg_sleep_info) { + rtw_warn_on(1); + break; + } + + val32 = rtw_read32(adapter, reg_sleep_ctrl); + val32 = (val32 &~sel_mask_sel) | (mid & sel_mask_sel); + rtw_write32(adapter, reg_sleep_ctrl, val32); + + val32 = rtw_read32(adapter, reg_sleep_info); + RTW_INFO(ADPT_FMT" %s m%u=0x%08x, ori reg_0x%03x=0x%08x\n" + , ADPT_ARG(adapter), sleep ? "sleep" : "wakeup" + , mid, m, reg_sleep_info, val32); + + if (sleep) { + if ((val32 & m) == m) + goto move_next; + val32 |= m; + } else { + if ((val32 & m) == 0) + goto move_next; + val32 &= ~m; + } + + rtw_write32(adapter, reg_sleep_info, val32); + +move_next: + mid++; + } while (mid * 32 < MACID_NUM_SW_LIMIT); + + return _SUCCESS; +} +#else +static s32 _rtw_hal_macid_bmp_sleep(_adapter *adapter, struct macid_bmp *bmp, u8 sleep) +{ + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + u16 reg_sleep; + u32 m; + u8 mid = 0; + u32 val32; + + do { + if (mid == 0) { + m = bmp->m0; + reg_sleep = macid_ctl->reg_sleep_m0; + #if (MACID_NUM_SW_LIMIT > 32) + } else if (mid == 1) { + m = bmp->m1; + reg_sleep = macid_ctl->reg_sleep_m1; + #endif + #if (MACID_NUM_SW_LIMIT > 64) + } else if (mid == 2) { + m = bmp->m2; + reg_sleep = macid_ctl->reg_sleep_m2; + #endif + #if (MACID_NUM_SW_LIMIT > 96) + } else if (mid == 3) { + m = bmp->m3; + reg_sleep = macid_ctl->reg_sleep_m3; + #endif + } else { + rtw_warn_on(1); + break; + } + + if (m == 0) + goto move_next; + + if (!reg_sleep) { + rtw_warn_on(1); + break; + } + + val32 = rtw_read32(adapter, reg_sleep); + RTW_INFO(ADPT_FMT" %s m%u=0x%08x, ori reg_0x%03x=0x%08x\n" + , ADPT_ARG(adapter), sleep ? "sleep" : "wakeup" + , mid, m, reg_sleep, val32); + + if (sleep) { + if ((val32 & m) == m) + goto move_next; + val32 |= m; + } else { + if ((val32 & m) == 0) + goto move_next; + val32 &= ~m; + } + + rtw_write32(adapter, reg_sleep, val32); + +move_next: + mid++; + } while (mid * 32 < MACID_NUM_SW_LIMIT); + + return _SUCCESS; +} +#endif + +inline s32 rtw_hal_macid_sleep_all_used(_adapter *adapter) +{ + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + + return _rtw_hal_macid_bmp_sleep(adapter, &macid_ctl->used, 1); +} + +inline s32 rtw_hal_macid_wakeup_all_used(_adapter *adapter) +{ + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); + + return _rtw_hal_macid_bmp_sleep(adapter, &macid_ctl->used, 0); +} + +static s32 _rtw_hal_macid_drop(_adapter *adapter, u8 macid, u8 drop) +{ + struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter); +#ifndef CONFIG_PROTSEL_MACSLEEP + u16 reg_drop = 0; +#else + u16 reg_drop_info = macid_ctl->reg_drop_info; + u16 reg_drop_ctrl = macid_ctl->reg_drop_ctrl; + const u32 sel_mask_sel = BIT(0) | BIT(1) | BIT(2); +#endif /* CONFIG_PROTSEL_MACSLEEP */ + u8 bit_shift; + u32 val32; + s32 ret = _FAIL; +/* some IC doesn't have this register */ +#ifndef REG_PKT_BUFF_ACCESS_CTRL +#define REG_PKT_BUFF_ACCESS_CTRL 0 +#endif + + if (macid >= macid_ctl->num) { + RTW_ERR(ADPT_FMT" %s invalid macid(%u)\n" + , ADPT_ARG(adapter), drop ? "drop" : "undrop" , macid); + goto exit; + } + + if(_rtw_macid_ctl_chk_cap(adapter, MACID_DROP)) { + if (macid < 32) { +#ifndef CONFIG_PROTSEL_MACSLEEP + reg_drop = macid_ctl->reg_drop_m0; +#endif /* CONFIG_PROTSEL_MACSLEEP */ + bit_shift = macid; + #if (MACID_NUM_SW_LIMIT > 32) + } else if (macid < 64) { +#ifndef CONFIG_PROTSEL_MACSLEEP + reg_drop = macid_ctl->reg_drop_m1; +#endif /* CONFIG_PROTSEL_MACSLEEP */ + bit_shift = macid - 32; + #endif + #if (MACID_NUM_SW_LIMIT > 64) + } else if (macid < 96) { +#ifndef CONFIG_PROTSEL_MACSLEEP + reg_drop = macid_ctl->reg_drop_m2; +#endif /* CONFIG_PROTSEL_MACSLEEP */ + bit_shift = macid - 64; + #endif + #if (MACID_NUM_SW_LIMIT > 96) + } else if (macid < 128) { +#ifndef CONFIG_PROTSEL_MACSLEEP + reg_drop = macid_ctl->reg_drop_m3; +#endif /* CONFIG_PROTSEL_MACSLEEP */ + bit_shift = macid - 96; + #endif + } else { + rtw_warn_on(1); + goto exit; + } + +#ifndef CONFIG_PROTSEL_MACSLEEP + if (!reg_drop) { + rtw_warn_on(1); + goto exit; + } + val32 = rtw_read32(adapter, reg_drop); + /*RTW_INFO(ADPT_FMT" %s macid=%d, ori reg_0x%03x=0x%08x \n" + , ADPT_ARG(adapter), drop ? "drop" : "undrop" + , macid, reg_drop, val32);*/ +#else + if (!reg_drop_ctrl || !reg_drop_info) { + rtw_warn_on(1); + goto exit; + } + + val32 = rtw_read32(adapter, reg_drop_ctrl); + val32 = (val32 &~sel_mask_sel) | ((macid / 32) & sel_mask_sel); + rtw_write32(adapter, reg_drop_ctrl, val32); + + val32 = rtw_read32(adapter, reg_drop_info); + /*RTW_INFO(ADPT_FMT" %s macid=%d, ori reg_0x%03x=0x%08x\n" + , ADPT_ARG(adapter), drop ? "drop" : "undrop" + , macid, reg_drop_info, val32);*/ +#endif /* CONFIG_PROTSEL_MACSLEEP */ + ret = _SUCCESS; + + if (drop) { + if (val32 & BIT(bit_shift)) + goto exit; + val32 |= BIT(bit_shift); + } else { + if (!(val32 & BIT(bit_shift))) + goto exit; + val32 &= ~BIT(bit_shift); + } + +#ifndef CONFIG_PROTSEL_MACSLEEP + rtw_write32(adapter, reg_drop, val32); + RTW_INFO(ADPT_FMT" %s macid=%d, done reg_0x%03x=0x%08x\n" + , ADPT_ARG(adapter), drop ? "drop" : "undrop" + , macid, reg_drop, val32); +#else + rtw_write32(adapter, reg_drop_info, val32); + RTW_INFO(ADPT_FMT" %s macid=%d, done reg_0x%03x=0x%08x\n" + , ADPT_ARG(adapter), drop ? "drop" : "undrop" + , macid, reg_drop_info, val32); +#endif /* CONFIG_PROTSEL_MACSLEEP */ + + + } else if(_rtw_macid_ctl_chk_cap(adapter, MACID_DROP_INDIRECT)) { + u16 start_addr = macid_ctl->macid_txrpt/8; + u32 txrpt_h4b = 0; + u8 i; + + /* each address means 1 byte */ + start_addr += macid*(macid_ctl->macid_txrpt_pgsz/8); + /* select tx report buffer */ + rtw_write8(adapter, REG_PKT_BUFF_ACCESS_CTRL, TXREPORT_BUF_SELECT); + /* set tx report buffer start address for reading */ + rtw_write32(adapter, REG_PKTBUF_DBG_CTRL, start_addr); + txrpt_h4b = rtw_read32(adapter, REG_PKTBUF_DBG_DATA_H); + /* OFFSET5 BIT2 is BIT10 of high 4 bytes */ + if (drop) { + if (txrpt_h4b & BIT(10)) + goto exit; + txrpt_h4b |= BIT(10); + } else { + if (!(txrpt_h4b & BIT(10))) + goto exit; + txrpt_h4b &= ~BIT(10); + } + /* set to macid drop field */ + rtw_write32(adapter, REG_PKTBUF_DBG_DATA_H, txrpt_h4b); + /* 0x20800000 only write BIT10 of tx report buf */ + rtw_write32(adapter, REG_PKTBUF_DBG_CTRL, 0x20800000 | start_addr); +#if 0 /* some ICs doesn't clear the write done bit */ + /* checking TX queue status */ + for (i = 0 ; i < 50 ; i++) { + txrpt_h4b = rtw_read32(adapter, REG_PKTBUF_DBG_CTRL); + if (txrpt_h4b & BIT(23)) { + RTW_INFO("%s: wait to write TX RTP buf (%d)!\n", __func__, i); + rtw_mdelay_os(10); + } else { + RTW_INFO("%s: wait to write TX RTP buf done (%d)!\n", __func__, i); + break; + } + } +#endif + rtw_write32(adapter, REG_PKTBUF_DBG_CTRL, start_addr); + RTW_INFO("start_addr=%x, data_H:%08x, data_L:%08x, macid=%d, txrpt_h4b=%x\n", start_addr + ,rtw_read32(adapter, REG_PKTBUF_DBG_DATA_H), rtw_read32(adapter, REG_PKTBUF_DBG_DATA_L), macid, txrpt_h4b); + } else { + RTW_INFO("There is no definition for camctl cap , please correct it\n"); + } +exit: + return ret; +} + +inline s32 rtw_hal_macid_drop(_adapter *adapter, u8 macid) +{ + return _rtw_hal_macid_drop(adapter, macid, 1); +} + +inline s32 rtw_hal_macid_undrop(_adapter *adapter, u8 macid) +{ + return _rtw_hal_macid_drop(adapter, macid, 0); +} + +s32 rtw_hal_fill_h2c_cmd(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer) +{ + _adapter *pri_adapter = GET_PRIMARY_ADAPTER(padapter); + + if (GET_HAL_DATA(pri_adapter)->bFWReady == _TRUE) + return padapter->hal_func.fill_h2c_cmd(padapter, ElementID, CmdLen, pCmdBuffer); + else if (padapter->registrypriv.mp_mode == 0) + RTW_PRINT(FUNC_ADPT_FMT" FW doesn't exit when no MP mode, by pass H2C id:0x%02x\n" + , FUNC_ADPT_ARG(padapter), ElementID); + return _FAIL; +} + +void rtw_hal_fill_fake_txdesc(_adapter *padapter, u8 *pDesc, u32 BufferLen, + u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame) +{ + padapter->hal_func.fill_fake_txdesc(padapter, pDesc, BufferLen, IsPsPoll, IsBTQosNull, bDataFrame); + +} + +u8 rtw_hal_get_txbuff_rsvd_page_num(_adapter *adapter, bool wowlan) +{ + u8 num = 0; + + + if (adapter->hal_func.hal_get_tx_buff_rsvd_page_num) { + num = adapter->hal_func.hal_get_tx_buff_rsvd_page_num(adapter, wowlan); + } else { +#ifdef RTW_HALMAC + num = GET_HAL_DATA(adapter)->drv_rsvd_page_number; +#endif /* RTW_HALMAC */ + } + + return num; +} + +#ifdef CONFIG_GPIO_API +void rtw_hal_update_hisr_hsisr_ind(_adapter *padapter, u32 flag) +{ + if (padapter->hal_func.update_hisr_hsisr_ind) + padapter->hal_func.update_hisr_hsisr_ind(padapter, flag); +} + +int rtw_hal_gpio_func_check(_adapter *padapter, u8 gpio_num) +{ + int ret = _SUCCESS; + + if (padapter->hal_func.hal_gpio_func_check) + ret = padapter->hal_func.hal_gpio_func_check(padapter, gpio_num); + + return ret; +} + +void rtw_hal_gpio_multi_func_reset(_adapter *padapter, u8 gpio_num) +{ + if (padapter->hal_func.hal_gpio_multi_func_reset) + padapter->hal_func.hal_gpio_multi_func_reset(padapter, gpio_num); +} +#endif + +#ifdef CONFIG_FW_CORRECT_BCN +void rtw_hal_fw_correct_bcn(_adapter *padapter) +{ + if (padapter->hal_func.fw_correct_bcn) + padapter->hal_func.fw_correct_bcn(padapter); +} +#endif + +void rtw_hal_set_tx_power_level(_adapter *adapter, u8 channel) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + if (phy_chk_ch_setting_consistency(adapter, channel) != _SUCCESS) + return; + + hal_data->set_entire_txpwr = 1; + + adapter->hal_func.set_tx_power_level_handler(adapter, channel); + rtw_hal_set_txpwr_done(adapter); + + hal_data->set_entire_txpwr = 0; +} + +void rtw_hal_update_txpwr_level(_adapter *adapter) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + + rtw_hal_set_tx_power_level(adapter, hal_data->current_channel); + rtw_rfctl_update_op_mode(adapter_to_rfctl(adapter), 0, 0); +} + +void rtw_hal_set_txpwr_done(_adapter *adapter) +{ + if (adapter->hal_func.set_txpwr_done) + adapter->hal_func.set_txpwr_done(adapter); +} + +void rtw_hal_set_tx_power_index(_adapter *adapter, u32 powerindex + , enum rf_path rfpath, u8 rate) +{ + adapter->hal_func.set_tx_power_index_handler(adapter, powerindex, rfpath, rate); +} + +u8 rtw_hal_get_tx_power_index(_adapter *adapter, enum rf_path rfpath + , RATE_SECTION rs, enum MGN_RATE rate, enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch + , struct txpwr_idx_comp *tic) +{ + return adapter->hal_func.get_tx_power_index_handler(adapter, rfpath + , rs, rate, bw, band, cch, opch, tic); +} + +s8 rtw_hal_get_txpwr_target_extra_bias(_adapter *adapter, enum rf_path rfpath + , RATE_SECTION rs, enum MGN_RATE rate, enum channel_width bw, BAND_TYPE band, u8 cch) +{ + s8 val = 0; + + if (adapter->hal_func.get_txpwr_target_extra_bias) { + val = adapter->hal_func.get_txpwr_target_extra_bias(adapter + , rfpath, rs, rate, bw, band, cch); + } + + return val; +} + +#ifdef RTW_HALMAC +/* + * Description: + * Initialize MAC registers + * + * Return: + * _TRUE success + * _FALSE fail + */ +u8 rtw_hal_init_mac_register(PADAPTER adapter) +{ + return adapter->hal_func.init_mac_register(adapter); +} + +/* + * Description: + * Initialize PHY(BB/RF) related functions + * + * Return: + * _TRUE success + * _FALSE fail + */ +u8 rtw_hal_init_phy(PADAPTER adapter) +{ + return adapter->hal_func.init_phy(adapter); +} +#endif /* RTW_HALMAC */ + +#ifdef CONFIG_RFKILL_POLL +bool rtw_hal_rfkill_poll(_adapter *adapter, u8 *valid) +{ + bool ret; + + if (adapter->hal_func.hal_radio_onoff_check) + ret = adapter->hal_func.hal_radio_onoff_check(adapter, valid); + else { + *valid = 0; + ret = _FALSE; + } + return ret; +} +#endif + +#define rtw_hal_error_msg(ops_fun) \ + RTW_PRINT("### %s - Error : Please hook hal_func.%s ###\n", __FUNCTION__, ops_fun) + +u8 rtw_hal_ops_check(_adapter *padapter) +{ + u8 ret = _SUCCESS; +#if 1 + /*** initialize section ***/ + if (NULL == padapter->hal_func.read_chip_version) { + rtw_hal_error_msg("read_chip_version"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.init_default_value) { + rtw_hal_error_msg("init_default_value"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.intf_chip_configure) { + rtw_hal_error_msg("intf_chip_configure"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.read_adapter_info) { + rtw_hal_error_msg("read_adapter_info"); + ret = _FAIL; + } + + if (NULL == padapter->hal_func.hal_power_on) { + rtw_hal_error_msg("hal_power_on"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.hal_power_off) { + rtw_hal_error_msg("hal_power_off"); + ret = _FAIL; + } + + if (NULL == padapter->hal_func.hal_init) { + rtw_hal_error_msg("hal_init"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.hal_deinit) { + rtw_hal_error_msg("hal_deinit"); + ret = _FAIL; + } + + /*** xmit section ***/ + if (NULL == padapter->hal_func.init_xmit_priv) { + rtw_hal_error_msg("init_xmit_priv"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.free_xmit_priv) { + rtw_hal_error_msg("free_xmit_priv"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.hal_xmit) { + rtw_hal_error_msg("hal_xmit"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.mgnt_xmit) { + rtw_hal_error_msg("mgnt_xmit"); + ret = _FAIL; + } +#ifdef CONFIG_XMIT_THREAD_MODE + if (NULL == padapter->hal_func.xmit_thread_handler) { + rtw_hal_error_msg("xmit_thread_handler"); + ret = _FAIL; + } +#endif + if (NULL == padapter->hal_func.hal_xmitframe_enqueue) { + rtw_hal_error_msg("hal_xmitframe_enqueue"); + ret = _FAIL; + } +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#ifndef CONFIG_SDIO_TX_TASKLET + if (NULL == padapter->hal_func.run_thread) { + rtw_hal_error_msg("run_thread"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.cancel_thread) { + rtw_hal_error_msg("cancel_thread"); + ret = _FAIL; + } +#endif +#endif + + /*** recv section ***/ + if (NULL == padapter->hal_func.init_recv_priv) { + rtw_hal_error_msg("init_recv_priv"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.free_recv_priv) { + rtw_hal_error_msg("free_recv_priv"); + ret = _FAIL; + } +#ifdef CONFIG_RECV_THREAD_MODE + if (NULL == padapter->hal_func.recv_hdl) { + rtw_hal_error_msg("recv_hdl"); + ret = _FAIL; + } +#endif +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + if (NULL == padapter->hal_func.inirp_init) { + rtw_hal_error_msg("inirp_init"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.inirp_deinit) { + rtw_hal_error_msg("inirp_deinit"); + ret = _FAIL; + } +#endif /* #if defined(CONFIG_USB_HCI) || defined (CONFIG_PCI_HCI) */ + + + /*** interrupt hdl section ***/ +#if defined(CONFIG_PCI_HCI) + if (NULL == padapter->hal_func.irp_reset) { + rtw_hal_error_msg("irp_reset"); + ret = _FAIL; + } +#endif/*#if defined(CONFIG_PCI_HCI)*/ +#if (defined(CONFIG_PCI_HCI)) || (defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT)) + if (NULL == padapter->hal_func.interrupt_handler) { + rtw_hal_error_msg("interrupt_handler"); + ret = _FAIL; + } +#endif /*#if (defined(CONFIG_PCI_HCI)) || (defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT))*/ + +#if defined(CONFIG_PCI_HCI) || defined(CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) + if (NULL == padapter->hal_func.enable_interrupt) { + rtw_hal_error_msg("enable_interrupt"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.disable_interrupt) { + rtw_hal_error_msg("disable_interrupt"); + ret = _FAIL; + } +#endif /* defined(CONFIG_PCI_HCI) || defined (CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) */ + + + /*** DM section ***/ + if (NULL == padapter->hal_func.dm_init) { + rtw_hal_error_msg("dm_init"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.dm_deinit) { + rtw_hal_error_msg("dm_deinit"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.hal_dm_watchdog) { + rtw_hal_error_msg("hal_dm_watchdog"); + ret = _FAIL; + } + + /*** xxx section ***/ + if (NULL == padapter->hal_func.set_chnl_bw_handler) { + rtw_hal_error_msg("set_chnl_bw_handler"); + ret = _FAIL; + } + + if (NULL == padapter->hal_func.set_hw_reg_handler) { + rtw_hal_error_msg("set_hw_reg_handler"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.GetHwRegHandler) { + rtw_hal_error_msg("GetHwRegHandler"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.get_hal_def_var_handler) { + rtw_hal_error_msg("get_hal_def_var_handler"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.SetHalDefVarHandler) { + rtw_hal_error_msg("SetHalDefVarHandler"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.GetHalODMVarHandler) { + rtw_hal_error_msg("GetHalODMVarHandler"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.SetHalODMVarHandler) { + rtw_hal_error_msg("SetHalODMVarHandler"); + ret = _FAIL; + } + + if (NULL == padapter->hal_func.SetBeaconRelatedRegistersHandler) { + rtw_hal_error_msg("SetBeaconRelatedRegistersHandler"); + ret = _FAIL; + } + + if (NULL == padapter->hal_func.fill_h2c_cmd) { + rtw_hal_error_msg("fill_h2c_cmd"); + ret = _FAIL; + } + +#ifdef RTW_HALMAC + if (NULL == padapter->hal_func.hal_mac_c2h_handler) { + rtw_hal_error_msg("hal_mac_c2h_handler"); + ret = _FAIL; + } +#elif !defined(CONFIG_RTL8188E) + if (NULL == padapter->hal_func.c2h_handler) { + rtw_hal_error_msg("c2h_handler"); + ret = _FAIL; + } +#endif + +#if defined(CONFIG_LPS) || defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + if (NULL == padapter->hal_func.fill_fake_txdesc) { + rtw_hal_error_msg("fill_fake_txdesc"); + ret = _FAIL; + } +#endif + +#ifndef RTW_HALMAC + if (NULL == padapter->hal_func.hal_get_tx_buff_rsvd_page_num) { + rtw_hal_error_msg("hal_get_tx_buff_rsvd_page_num"); + ret = _FAIL; + } +#endif /* !RTW_HALMAC */ + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + if (NULL == padapter->hal_func.clear_interrupt) { + rtw_hal_error_msg("clear_interrupt"); + ret = _FAIL; + } +#endif +#endif /* CONFIG_WOWLAN */ + + if (NULL == padapter->hal_func.fw_dl) { + rtw_hal_error_msg("fw_dl"); + ret = _FAIL; + } + + #ifdef CONFIG_FW_CORRECT_BCN + if (IS_HARDWARE_TYPE_8814A(padapter) + && NULL == padapter->hal_func.fw_correct_bcn) { + rtw_hal_error_msg("fw_correct_bcn"); + ret = _FAIL; + } + #endif + + if (!padapter->hal_func.set_tx_power_level_handler) { + rtw_hal_error_msg("set_tx_power_level_handler"); + ret = _FAIL; + } + if (!padapter->hal_func.set_tx_power_index_handler) { + rtw_hal_error_msg("set_tx_power_index_handler"); + ret = _FAIL; + } + if (!padapter->hal_func.get_tx_power_index_handler) { + rtw_hal_error_msg("get_tx_power_index_handler"); + ret = _FAIL; + } + + /*** SReset section ***/ +#ifdef DBG_CONFIG_ERROR_DETECT + if (NULL == padapter->hal_func.sreset_init_value) { + rtw_hal_error_msg("sreset_init_value"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.sreset_reset_value) { + rtw_hal_error_msg("sreset_reset_value"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.silentreset) { + rtw_hal_error_msg("silentreset"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.sreset_xmit_status_check) { + rtw_hal_error_msg("sreset_xmit_status_check"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.sreset_linked_status_check) { + rtw_hal_error_msg("sreset_linked_status_check"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.sreset_get_wifi_status) { + rtw_hal_error_msg("sreset_get_wifi_status"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.sreset_inprogress) { + rtw_hal_error_msg("sreset_inprogress"); + ret = _FAIL; + } +#endif /* #ifdef DBG_CONFIG_ERROR_DETECT */ + +#ifdef RTW_HALMAC + if (NULL == padapter->hal_func.init_mac_register) { + rtw_hal_error_msg("init_mac_register"); + ret = _FAIL; + } + if (NULL == padapter->hal_func.init_phy) { + rtw_hal_error_msg("init_phy"); + ret = _FAIL; + } +#endif /* RTW_HALMAC */ + +#ifdef CONFIG_RFKILL_POLL + if (padapter->hal_func.hal_radio_onoff_check == NULL) { + rtw_hal_error_msg("hal_radio_onoff_check"); + ret = _FAIL; + } +#endif +#endif + return ret; +} diff --git a/hal/hal_mcc.c b/hal/hal_mcc.c new file mode 100644 index 0000000..9043218 --- /dev/null +++ b/hal/hal_mcc.c @@ -0,0 +1,4078 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifdef CONFIG_MCC_MODE +#define _HAL_MCC_C_ + +#include /* PADAPTER */ +#include /* mcc structure */ +#include /* HAL_DATA */ +#include /* power control */ + +/* use for AP/GO + STA/GC case */ +#define MCC_DURATION_IDX 0 /* druration for station side */ +#define MCC_TSF_SYNC_OFFSET_IDX 1 +#define MCC_START_TIME_OFFSET_IDX 2 +#define MCC_INTERVAL_IDX 3 +#define MCC_GUARD_OFFSET0_IDX 4 +#define MCC_GUARD_OFFSET1_IDX 5 +#define MCC_STOP_THRESHOLD 6 +#define TU 1024 /* 1 TU equals 1024 microseconds */ +/* druration, TSF sync offset, start time offset, interval (unit:TU (1024 microseconds))*/ +u8 mcc_switch_channel_policy_table[][7]={ + {20, 50, 40, 100, 0, 0, 30}, + {80, 50, 10, 100, 0, 0, 30}, + {36, 50, 32, 100, 0, 0, 30}, + {30, 50, 35, 100, 0, 0, 30}, +}; + +const int mcc_max_policy_num = sizeof(mcc_switch_channel_policy_table) /sizeof(u8) /7; + +static void dump_iqk_val_table(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct hal_iqk_reg_backup *iqk_reg_backup = pHalData->iqk_reg_backup; + u8 total_rf_path = hal_spec->rf_reg_path_num; + u8 rf_path_idx = 0; + u8 backup_chan_idx = 0; + u8 backup_reg_idx = 0; + +#ifdef CONFIG_MCC_MODE_V2 +#else + + RTW_INFO("=============dump IQK backup table================\n"); + for (backup_chan_idx = 0; backup_chan_idx < MAX_IQK_INFO_BACKUP_CHNL_NUM; backup_chan_idx++) { + for (rf_path_idx = 0; rf_path_idx < total_rf_path; rf_path_idx++) { + for(backup_reg_idx = 0; backup_reg_idx < MAX_IQK_INFO_BACKUP_REG_NUM; backup_reg_idx++) { + RTW_INFO("ch:%d. bw:%d. rf path:%d. reg[%d] = 0x%02x \n" + , iqk_reg_backup[backup_chan_idx].central_chnl + , iqk_reg_backup[backup_chan_idx].bw_mode + , rf_path_idx + , backup_reg_idx + , iqk_reg_backup[backup_chan_idx].reg_backup[rf_path_idx][backup_reg_idx] + ); + } + } + } + RTW_INFO("=============================================\n"); + +#endif +} + +static void rtw_hal_mcc_build_p2p_noa_attr(PADAPTER padapter, u8 *ie, u32 *ie_len) +{ + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + u8 p2p_noa_attr_ie[MAX_P2P_IE_LEN] = {0x00}; + u32 p2p_noa_attr_len = 0; + u8 noa_desc_num = 1; + u8 opp_ps = 0; /* Disable OppPS */ + u8 noa_count = 255; + u32 noa_duration; + u32 noa_interval; + u8 noa_index = 0; + u8 mcc_policy_idx = 0; + + mcc_policy_idx = pmccobjpriv->policy_index; + noa_duration = mcc_switch_channel_policy_table[mcc_policy_idx][MCC_DURATION_IDX] * TU; + noa_interval = mcc_switch_channel_policy_table[mcc_policy_idx][MCC_INTERVAL_IDX] * TU; + + /* P2P OUI(4 bytes) */ + _rtw_memcpy(p2p_noa_attr_ie, P2P_OUI, 4); + p2p_noa_attr_len = p2p_noa_attr_len + 4; + + /* attrute ID(1 byte) */ + p2p_noa_attr_ie[p2p_noa_attr_len] = P2P_ATTR_NOA; + p2p_noa_attr_len = p2p_noa_attr_len + 1; + + /* attrute length(2 bytes) length = noa_desc_num*13 + 2 */ + RTW_PUT_LE16(p2p_noa_attr_ie + p2p_noa_attr_len, (noa_desc_num * 13 + 2)); + p2p_noa_attr_len = p2p_noa_attr_len + 2; + + /* Index (1 byte) */ + p2p_noa_attr_ie[p2p_noa_attr_len] = noa_index; + p2p_noa_attr_len = p2p_noa_attr_len + 1; + + /* CTWindow and OppPS Parameters (1 byte) */ + p2p_noa_attr_ie[p2p_noa_attr_len] = opp_ps; + p2p_noa_attr_len = p2p_noa_attr_len+ 1; + + /* NoA Count (1 byte) */ + p2p_noa_attr_ie[p2p_noa_attr_len] = noa_count; + p2p_noa_attr_len = p2p_noa_attr_len + 1; + + /* NoA Duration (4 bytes) unit: microseconds */ + RTW_PUT_LE32(p2p_noa_attr_ie + p2p_noa_attr_len, noa_duration); + p2p_noa_attr_len = p2p_noa_attr_len + 4; + + /* NoA Interval (4 bytes) unit: microseconds */ + RTW_PUT_LE32(p2p_noa_attr_ie + p2p_noa_attr_len, noa_interval); + p2p_noa_attr_len = p2p_noa_attr_len + 4; + + /* NoA Start Time (4 bytes) unit: microseconds */ + RTW_PUT_LE32(p2p_noa_attr_ie + p2p_noa_attr_len, pmccadapriv->noa_start_time); + if (0) + RTW_INFO("indxe:%d, start_time=0x%02x:0x%02x:0x%02x:0x%02x\n" + , noa_index + , p2p_noa_attr_ie[p2p_noa_attr_len] + , p2p_noa_attr_ie[p2p_noa_attr_len + 1] + , p2p_noa_attr_ie[p2p_noa_attr_len + 2] + , p2p_noa_attr_ie[p2p_noa_attr_len + 3]); + + p2p_noa_attr_len = p2p_noa_attr_len + 4; + rtw_set_ie(ie, _VENDOR_SPECIFIC_IE_, p2p_noa_attr_len, (u8 *)p2p_noa_attr_ie, ie_len); +} + + +/** + * rtw_hal_mcc_update_go_p2p_ie - update go p2p ie(add NoA attribute) + * @padapter: the adapter to be update go p2p ie + */ +static void rtw_hal_mcc_update_go_p2p_ie(PADAPTER padapter) +{ + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + struct mcc_obj_priv *mccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + u8 *pos = NULL; + + + /* no noa attribute, build it */ + if (pmccadapriv->p2p_go_noa_ie_len == 0) + rtw_hal_mcc_build_p2p_noa_attr(padapter, pmccadapriv->p2p_go_noa_ie, &pmccadapriv->p2p_go_noa_ie_len); + else { + /* has noa attribut, modify it */ + u32 noa_duration = 0; + + /* update index */ + pos = pmccadapriv->p2p_go_noa_ie + pmccadapriv->p2p_go_noa_ie_len - 15; + /* 0~255 */ + (*pos) = ((*pos) + 1) % 256; + if (0) + RTW_INFO("indxe:%d\n", (*pos)); + + + /* update duration */ + noa_duration = mcc_switch_channel_policy_table[mccobjpriv->policy_index][MCC_DURATION_IDX] * TU; + pos = pmccadapriv->p2p_go_noa_ie + pmccadapriv->p2p_go_noa_ie_len - 12; + RTW_PUT_LE32(pos, noa_duration); + + /* update start time */ + pos = pmccadapriv->p2p_go_noa_ie + pmccadapriv->p2p_go_noa_ie_len - 4; + RTW_PUT_LE32(pos, pmccadapriv->noa_start_time); + if (0) + RTW_INFO("start_time=0x%02x:0x%02x:0x%02x:0x%02x\n" + , ((u8*)(pos))[0] + , ((u8*)(pos))[1] + , ((u8*)(pos))[2] + , ((u8*)(pos))[3]); + + } + + if (0) { + RTW_INFO("p2p_go_noa_ie_len:%d\n", pmccadapriv->p2p_go_noa_ie_len); + RTW_INFO_DUMP("\n", pmccadapriv->p2p_go_noa_ie, pmccadapriv->p2p_go_noa_ie_len); + } + update_beacon(padapter, _VENDOR_SPECIFIC_IE_, P2P_OUI, _TRUE, 0); +} + +/** + * rtw_hal_mcc_remove_go_p2p_ie - remove go p2p ie(add NoA attribute) + * @padapter: the adapter to be update go p2p ie + */ +static void rtw_hal_mcc_remove_go_p2p_ie(PADAPTER padapter) +{ + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + + /* chech has noa ie or not */ + if (pmccadapriv->p2p_go_noa_ie_len == 0) + return; + + pmccadapriv->p2p_go_noa_ie_len = 0; + update_beacon(padapter, _VENDOR_SPECIFIC_IE_, P2P_OUI, _TRUE, 0); +} + +/* restore IQK value for all interface */ +void rtw_hal_mcc_restore_iqk_val(PADAPTER padapter) +{ + u8 take_care_iqk = _FALSE; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface = NULL; + struct mcc_adapter_priv *mccadapriv = NULL; + u8 i = 0; + + rtw_hal_get_hwreg(padapter, HW_VAR_CH_SW_NEED_TO_TAKE_CARE_IQK_INFO, &take_care_iqk); + if (take_care_iqk == _TRUE && MCC_EN(padapter)) { + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + if (mccadapriv->role == MCC_ROLE_MAX) + continue; + + rtw_hal_ch_sw_iqk_info_restore(iface, CH_SW_USE_CASE_MCC); + } + } + + if (0) + dump_iqk_val_table(padapter); +} + +u8 rtw_hal_check_mcc_status(PADAPTER padapter, u8 mcc_status) +{ + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + + if (pmccobjpriv->mcc_status & (mcc_status)) + return _TRUE; + else + return _FALSE; +} + +void rtw_hal_set_mcc_status(PADAPTER padapter, u8 mcc_status) +{ + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + + pmccobjpriv->mcc_status |= (mcc_status); +} + +void rtw_hal_clear_mcc_status(PADAPTER padapter, u8 mcc_status) +{ + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + + pmccobjpriv->mcc_status &= (~mcc_status); +} + +static void rtw_hal_mcc_update_policy_table(PADAPTER adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + u8 mcc_duration = mccobjpriv->duration; + s8 mcc_policy_idx = mccobjpriv->policy_index; + u8 interval = mcc_switch_channel_policy_table[mcc_policy_idx][MCC_INTERVAL_IDX]; + u8 new_mcc_duration_time = 0; + u8 new_starttime_offset = 0; + + /* convert % to ms */ + new_mcc_duration_time = mcc_duration * interval / 100; + + /* start time offset = (interval - duration time)/2 */ + new_starttime_offset = (interval - new_mcc_duration_time) >> 1; + + /* update modified parameters */ + mcc_switch_channel_policy_table[mcc_policy_idx][MCC_DURATION_IDX] + = new_mcc_duration_time; + + mcc_switch_channel_policy_table[mcc_policy_idx][MCC_START_TIME_OFFSET_IDX] + = new_starttime_offset; + + +} + +static void rtw_hal_config_mcc_switch_channel_setting(PADAPTER padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + struct registry_priv *registry_par = &padapter->registrypriv; + u8 mcc_duration = 0; + s8 mcc_policy_idx = 0; + + mcc_policy_idx = registry_par->rtw_mcc_policy_table_idx; + mcc_duration = mccobjpriv->duration; + + if (mcc_policy_idx < 0 || mcc_policy_idx >= mcc_max_policy_num) { + mccobjpriv->policy_index = 0; + RTW_INFO("[MCC] can't find table(%d), use default policy(%d)\n", + mcc_policy_idx, mccobjpriv->policy_index); + } else + mccobjpriv->policy_index = mcc_policy_idx; + + /* convert % to time */ + if (mcc_duration != 0) + rtw_hal_mcc_update_policy_table(padapter); + + RTW_INFO("[MCC] policy(%d): %d,%d,%d,%d,%d,%d\n" + , mccobjpriv->policy_index + , mcc_switch_channel_policy_table[mccobjpriv->policy_index][MCC_DURATION_IDX] + , mcc_switch_channel_policy_table[mccobjpriv->policy_index][MCC_TSF_SYNC_OFFSET_IDX] + , mcc_switch_channel_policy_table[mccobjpriv->policy_index][MCC_START_TIME_OFFSET_IDX] + , mcc_switch_channel_policy_table[mccobjpriv->policy_index][MCC_INTERVAL_IDX] + , mcc_switch_channel_policy_table[mccobjpriv->policy_index][MCC_GUARD_OFFSET0_IDX] + , mcc_switch_channel_policy_table[mccobjpriv->policy_index][MCC_GUARD_OFFSET1_IDX]); + +} + +static void rtw_hal_mcc_assign_tx_threshold(PADAPTER padapter) +{ + struct registry_priv *preg = &padapter->registrypriv; + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + switch (pmccadapriv->role) { + case MCC_ROLE_STA: + case MCC_ROLE_GC: + switch (pmlmeext->cur_bwmode) { + case CHANNEL_WIDTH_20: + /* + * target tx byte(bytes) = target tx tp(Mbits/sec) * 1024 * 1024 / 8 * (duration(ms) / 1024) + * = target tx tp(Mbits/sec) * 128 * duration(ms) + * note: + * target tx tp(Mbits/sec) * 1024 * 1024 / 8 ==> Mbits to bytes + * duration(ms) / 1024 ==> msec to sec + */ + pmccadapriv->mcc_target_tx_bytes_to_port = preg->rtw_mcc_sta_bw20_target_tx_tp * 128 * pmccadapriv->mcc_duration; + break; + case CHANNEL_WIDTH_40: + pmccadapriv->mcc_target_tx_bytes_to_port = preg->rtw_mcc_sta_bw40_target_tx_tp * 128 * pmccadapriv->mcc_duration; + break; + case CHANNEL_WIDTH_80: + pmccadapriv->mcc_target_tx_bytes_to_port = preg->rtw_mcc_sta_bw80_target_tx_tp * 128 * pmccadapriv->mcc_duration; + break; + case CHANNEL_WIDTH_160: + case CHANNEL_WIDTH_80_80: + RTW_INFO(FUNC_ADPT_FMT": not support bwmode = %d\n" + , FUNC_ADPT_ARG(padapter), pmlmeext->cur_bwmode); + break; + } + break; + case MCC_ROLE_AP: + case MCC_ROLE_GO: + switch (pmlmeext->cur_bwmode) { + case CHANNEL_WIDTH_20: + pmccadapriv->mcc_target_tx_bytes_to_port = preg->rtw_mcc_ap_bw20_target_tx_tp * 128 * pmccadapriv->mcc_duration; + break; + case CHANNEL_WIDTH_40: + pmccadapriv->mcc_target_tx_bytes_to_port = preg->rtw_mcc_ap_bw40_target_tx_tp * 128 * pmccadapriv->mcc_duration; + break; + case CHANNEL_WIDTH_80: + pmccadapriv->mcc_target_tx_bytes_to_port = preg->rtw_mcc_ap_bw80_target_tx_tp * 128 * pmccadapriv->mcc_duration; + break; + case CHANNEL_WIDTH_160: + case CHANNEL_WIDTH_80_80: + RTW_INFO(FUNC_ADPT_FMT": not support bwmode = %d\n" + , FUNC_ADPT_ARG(padapter), pmlmeext->cur_bwmode); + break; + } + break; + default: + RTW_INFO(FUNC_ADPT_FMT": unknown role = %d\n" + , FUNC_ADPT_ARG(padapter), pmccadapriv->role); + break; + } +} + +#ifdef CONFIG_MCC_PHYDM_OFFLOAD +static void mcc_cfg_phdym_rf_ch (_adapter *adapter) +{ + struct mcc_adapter_priv *mccadapriv = &adapter->mcc_adapterpriv; + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + HAL_DATA_TYPE *hal = GET_HAL_DATA(adapter); + struct dm_struct *dm = &hal->odmpriv; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + u8 order = 0; + + set_channel_bwmode(adapter, mlmeext->cur_channel, mlmeext->cur_ch_offset, mlmeext->cur_bwmode); + order = mccadapriv->order; + mcc_dm->mcc_rf_ch[order] = phy_query_rf_reg(adapter, RF_PATH_A, 0x18, 0x03ff); +} + +static void mcc_cfg_phdym_update_macid (_adapter *adapter, u8 add, u8 mac_id) +{ + struct mcc_adapter_priv *mccadapriv = &adapter->mcc_adapterpriv; + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + HAL_DATA_TYPE *hal = GET_HAL_DATA(adapter); + struct dm_struct *dm = &hal->odmpriv; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + u8 order = 0, i = 0; + + order = mccadapriv->order; + if (add) { + for (i = 0; i < NUM_STA; i++) { + if (mcc_dm->sta_macid[order][i] == 0xff) { + mcc_dm->sta_macid[order][i] = mac_id; + break; + } + } + } else { + for (i = 0; i < NUM_STA; i++) { + if (mcc_dm->sta_macid[order][i] == mac_id) { + mcc_dm->sta_macid[order][i] = 0xff; + break; + } + } + } + + +} + +static void mcc_cfg_phdym_start(_adapter *adapter, u8 start) +{ + struct dvobj_priv *dvobj; + struct mcc_obj_priv *mccobjpriv; + HAL_DATA_TYPE *hal; + struct dm_struct *dm; + struct _phydm_mcc_dm_ *mcc_dm; + u8 rfk_forbidden = _TRUE; + u8 i = 0, j = 0; + + dvobj = adapter_to_dvobj(adapter); + mccobjpriv = adapter_to_mccobjpriv(adapter); + hal = GET_HAL_DATA(adapter); + dm = &hal->odmpriv; + mcc_dm = &dm->mcc_dm; + + if (start) { + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + mcc_dm->mcc_status = mccobjpriv->mcc_phydm_offload; + #endif + + rfk_forbidden = _TRUE; + halrf_cmn_info_set(dm, HALRF_CMNINFO_RFK_FORBIDDEN, rfk_forbidden); + } else { + rfk_forbidden = _FALSE; + halrf_cmn_info_set(dm, HALRF_CMNINFO_RFK_FORBIDDEN, rfk_forbidden); + + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + for(i = 0; i < MAX_MCC_NUM; i ++) { + for(j = 0; j < NUM_STA; j ++) { + if (mcc_dm->sta_macid[i][j] != 0xff) + /* clear all used value for mcc stop */ + /* do nothing for mcc start due to phydm will init to 0xff */ + mcc_dm->sta_macid[i][j] = 0xff; + } + mcc_dm->mcc_rf_ch[i] = 0xff; + } + mcc_dm->mcc_status = 0; + #endif + } +} + +static void mcc_cfg_phdym_dump(_adapter *adapter, void *sel) +{ + HAL_DATA_TYPE *hal; + struct dm_struct *dm; + struct _phydm_mcc_dm_ *mcc_dm; + u8 rfk_forbidden = _TRUE; + u8 i = 0, j = 0; + + + hal = GET_HAL_DATA(adapter); + dm = &hal->odmpriv; + mcc_dm = &dm->mcc_dm; + + rfk_forbidden = halrf_cmn_info_get(dm, HALRF_CMNINFO_RFK_FORBIDDEN); + RTW_PRINT_SEL(sel, "dump mcc dm info\n"); + RTW_PRINT_SEL(sel, "mcc_status=%d\n", mcc_dm->mcc_status); + RTW_PRINT_SEL(sel, "rfk_forbidden=%d\n", rfk_forbidden); + for(i = 0; i < MAX_MCC_NUM; i ++) { + + if (mcc_dm->mcc_rf_ch[i] != 0xff) + RTW_PRINT_SEL(sel, "mcc_dm->mcc_rf_ch[%d] = 0x%02x\n", i, mcc_dm->mcc_rf_ch[i]); + + for(j = 0; j < NUM_STA; j ++) { + if (mcc_dm->sta_macid[i][j] != 0xff) + RTW_PRINT_SEL(sel, "mcc_dm->sta_macid[%d][%d] = %d\n", i, j, mcc_dm->sta_macid[i][j]); + } + } +} + +static void mcc_cfg_phdym_offload(_adapter *adapter, u8 enable) +{ + struct mcc_obj_priv *mccobjpriv = adapter_to_mccobjpriv(adapter); + _adapter *iface = NULL; + struct mcc_adapter_priv *mccadapriv = NULL; + HAL_DATA_TYPE *hal = NULL; + struct dm_struct *dm = NULL; + struct _phydm_mcc_dm_ *mcc_dm = NULL; + struct sta_priv *stapriv = NULL; + struct sta_info *sta = NULL; + struct wlan_network *cur_network = NULL; + _irqL irqL; + _list *head = NULL, *list = NULL; + u8 i = 0; + + + hal = GET_HAL_DATA(adapter); + dm = &hal->odmpriv; + mcc_dm = &dm->mcc_dm; + + /* due to phydm will rst related date, driver must set related data */ + if (enable) { + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = mccobjpriv->iface[i]; + if (!iface) + continue; + stapriv = &iface->stapriv; + mccadapriv = &iface->mcc_adapterpriv; + switch (mccadapriv->role) { + case MCC_ROLE_STA: + case MCC_ROLE_GC: + cur_network = &iface->mlmepriv.cur_network; + sta = rtw_get_stainfo(stapriv, cur_network->network.MacAddress); + if (sta) + mcc_cfg_phdym_update_macid(iface, _TRUE, sta->cmn.mac_id); + break; + case MCC_ROLE_AP: + case MCC_ROLE_GO: + _enter_critical_bh(&stapriv->asoc_list_lock, &irqL); + + head = &stapriv->asoc_list; + list = get_next(head); + + while ((rtw_end_of_queue_search(head, list)) == _FALSE) { + sta = LIST_CONTAINOR(list, struct sta_info, asoc_list); + list = get_next(list); + mcc_cfg_phdym_update_macid(iface, _TRUE, sta->cmn.mac_id); + } + + _exit_critical_bh(&stapriv->asoc_list_lock, &irqL); + break; + default: + RTW_INFO("Unknown role\n"); + rtw_warn_on(1); + break; + } + + } + } + + mcc_dm->mcc_status = enable; +} + +static void rtw_hal_mcc_cfg_phydm (_adapter *adapter, enum mcc_cfg_phydm_ops ops, void *data) +{ + switch (ops) { + case MCC_CFG_PHYDM_OFFLOAD: + mcc_cfg_phdym_offload(adapter, *(u8 *)data); + break; + case MCC_CFG_PHYDM_RF_CH: + mcc_cfg_phdym_rf_ch(adapter); + break; + case MCC_CFG_PHYDM_ADD_CLIENT: + mcc_cfg_phdym_update_macid(adapter, _TRUE, *(u8 *)data); + break; + case MCC_CFG_PHYDM_REMOVE_CLIENT: + mcc_cfg_phdym_update_macid(adapter, _FALSE, *(u8 *)data); + break; + case MCC_CFG_PHYDM_START: + mcc_cfg_phdym_start(adapter, _TRUE); + break; + case MCC_CFG_PHYDM_STOP: + mcc_cfg_phdym_start(adapter, _FALSE); + break; + case MCC_CFG_PHYDM_DUMP: + mcc_cfg_phdym_dump(adapter, data); + break; + case MCC_CFG_PHYDM_MAX: + default: + RTW_ERR("[MCC] rtw_hal_mcc_cfg_phydm ops error (%d)\n", ops); + break; + + } +} +#endif + +static void rtw_hal_config_mcc_role_setting(PADAPTER padapter, u8 order) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(pdvobjpriv->mcc_objpriv); + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta = NULL; + struct registry_priv *preg = &padapter->registrypriv; + _irqL irqL; + _list *phead =NULL, *plist = NULL; + u8 policy_index = 0; + u8 mcc_duration = 0; + u8 mcc_interval = 0; + u8 starting_ap_num = DEV_AP_STARTING_NUM(pdvobjpriv); + u8 ap_num = DEV_AP_NUM(pdvobjpriv); + + policy_index = pmccobjpriv->policy_index; + mcc_duration = mcc_switch_channel_policy_table[pmccobjpriv->policy_index][MCC_DURATION_IDX] + - mcc_switch_channel_policy_table[pmccobjpriv->policy_index][MCC_GUARD_OFFSET0_IDX] + - mcc_switch_channel_policy_table[pmccobjpriv->policy_index][MCC_GUARD_OFFSET1_IDX]; + mcc_interval = mcc_switch_channel_policy_table[pmccobjpriv->policy_index][MCC_INTERVAL_IDX]; + + if (starting_ap_num == 0 && ap_num == 0) { + pmccadapriv->order = order; + + if (pmccadapriv->order == 0) { + /* setting is smiliar to GO/AP */ + /* pmccadapriv->mcc_duration = mcc_interval - mcc_duration;*/ + pmccadapriv->mgmt_queue_macid = MCC_ROLE_SOFTAP_GO_MGMT_QUEUE_MACID; + } else if (pmccadapriv->order == 1) { + /* pmccadapriv->mcc_duration = mcc_duration; */ + pmccadapriv->mgmt_queue_macid = MCC_ROLE_STA_GC_MGMT_QUEUE_MACID; + } else { + RTW_INFO("[MCC] not support >= 3 interface\n"); + rtw_warn_on(1); + } + + rtw_hal_mcc_assign_tx_threshold(padapter); + + psta = rtw_get_stainfo(pstapriv, cur_network->network.MacAddress); + if (psta) { + /* combine AP/GO macid and mgmt queue macid to bitmap */ + pmccadapriv->mcc_macid_bitmap = BIT(psta->cmn.mac_id) | BIT(pmccadapriv->mgmt_queue_macid); + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + rtw_hal_mcc_cfg_phydm(padapter, MCC_CFG_PHYDM_ADD_CLIENT, &psta->cmn.mac_id); + #endif + } else { + RTW_INFO(FUNC_ADPT_FMT":AP/GO station info is NULL\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + } + } else { + /* GO/AP is 1nd order GC/STA is 2nd order */ + switch (pmccadapriv->role) { + case MCC_ROLE_STA: + case MCC_ROLE_GC: + pmccadapriv->order = 1; + pmccadapriv->mcc_duration = mcc_duration; + + rtw_hal_mcc_assign_tx_threshold(padapter); + /* assign used mac to avoid affecting RA */ + pmccadapriv->mgmt_queue_macid = MCC_ROLE_STA_GC_MGMT_QUEUE_MACID; + + psta = rtw_get_stainfo(pstapriv, cur_network->network.MacAddress); + if (psta) { + /* combine AP/GO macid and mgmt queue macid to bitmap */ + pmccadapriv->mcc_macid_bitmap = BIT(psta->cmn.mac_id) | BIT(pmccadapriv->mgmt_queue_macid); + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + rtw_hal_mcc_cfg_phydm(padapter, MCC_CFG_PHYDM_ADD_CLIENT, &psta->cmn.mac_id); + #endif + } else { + RTW_INFO(FUNC_ADPT_FMT":AP/GO station info is NULL\n", FUNC_ADPT_ARG(padapter)); + rtw_warn_on(1); + } + break; + case MCC_ROLE_AP: + case MCC_ROLE_GO: + pmccadapriv->order = 0; + /* total druation value equals interval */ + pmccadapriv->mcc_duration = mcc_interval - mcc_duration; + pmccadapriv->p2p_go_noa_ie_len = 0; /* not NoA attribute at init time */ + + rtw_hal_mcc_assign_tx_threshold(padapter); + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + phead = &pstapriv->asoc_list; + plist = get_next(phead); + pmccadapriv->mcc_macid_bitmap = 0; + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); + pmccadapriv->mcc_macid_bitmap |= BIT(psta->cmn.mac_id); + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + rtw_hal_mcc_cfg_phydm(padapter, MCC_CFG_PHYDM_ADD_CLIENT, &psta->cmn.mac_id); + #endif + } + + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + psta = rtw_get_bcmc_stainfo(padapter); + + if (psta != NULL) + pmccadapriv->mgmt_queue_macid = psta->cmn.mac_id; + else { + pmccadapriv->mgmt_queue_macid = MCC_ROLE_SOFTAP_GO_MGMT_QUEUE_MACID; + RTW_INFO(FUNC_ADPT_FMT":bcmc station is NULL, use macid %d\n" + , FUNC_ADPT_ARG(padapter), pmccadapriv->mgmt_queue_macid); + } + + /* combine client macid and mgmt queue macid to bitmap */ + pmccadapriv->mcc_macid_bitmap |= BIT(pmccadapriv->mgmt_queue_macid); + break; + default: + RTW_INFO("Unknown role\n"); + rtw_warn_on(1); + break; + } + + } + + /* setting Null data parameters */ + if (pmccadapriv->role == MCC_ROLE_STA) { + pmccadapriv->null_early = 3; + pmccadapriv->null_rty_num= 5; + } else if (pmccadapriv->role == MCC_ROLE_GC) { + pmccadapriv->null_early = 2; + pmccadapriv->null_rty_num= 5; + } else { + pmccadapriv->null_early = 0; + pmccadapriv->null_rty_num= 0; + } + + RTW_INFO("********* "FUNC_ADPT_FMT" *********\n", FUNC_ADPT_ARG(padapter)); + RTW_INFO("order:%d\n", pmccadapriv->order); + RTW_INFO("role:%d\n", pmccadapriv->role); + RTW_INFO("mcc duration:%d\n", pmccadapriv->mcc_duration); + RTW_INFO("null_early:%d\n", pmccadapriv->null_early); + RTW_INFO("null_rty_num:%d\n", pmccadapriv->null_rty_num); + RTW_INFO("mgmt queue macid:%d\n", pmccadapriv->mgmt_queue_macid); + RTW_INFO("bitmap:0x%02x\n", pmccadapriv->mcc_macid_bitmap); + RTW_INFO("target tx bytes:%d\n", pmccadapriv->mcc_target_tx_bytes_to_port); + RTW_INFO("**********************************\n"); + + pmccobjpriv->iface[pmccadapriv->order] = padapter; + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + rtw_hal_mcc_cfg_phydm(padapter, MCC_CFG_PHYDM_RF_CH, NULL); + #endif + +} + +static void rtw_hal_mcc_rqt_tsf(PADAPTER padapter, u64 *out_tsf) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + PADAPTER order0_iface = NULL; + PADAPTER order1_iface = NULL; + struct submit_ctx *tsf_req_sctx = NULL; + enum _hw_port tsfx = MAX_HW_PORT; + enum _hw_port tsfy = MAX_HW_PORT; + u8 cmd[H2C_MCC_RQT_TSF_LEN] = {0}; + + _enter_critical_mutex(&mccobjpriv->mcc_tsf_req_mutex, NULL); + + order0_iface = mccobjpriv->iface[0]; + order1_iface = mccobjpriv->iface[1]; + + tsf_req_sctx = &mccobjpriv->mcc_tsf_req_sctx; + rtw_sctx_init(tsf_req_sctx, MCC_EXPIRE_TIME); + mccobjpriv->mcc_tsf_req_sctx_order = 0; + tsfx = rtw_hal_get_port(order0_iface); + tsfy = rtw_hal_get_port(order1_iface); + + SET_H2CCMD_MCC_RQT_TSFX(cmd, tsfx); + SET_H2CCMD_MCC_RQT_TSFY(cmd, tsfy); + + rtw_hal_fill_h2c_cmd(padapter, H2C_MCC_RQT_TSF, H2C_MCC_RQT_TSF_LEN, cmd); + + if (!rtw_sctx_wait(tsf_req_sctx, __func__)) + RTW_INFO(FUNC_ADPT_FMT": wait for mcc tsf req C2H time out\n", FUNC_ADPT_ARG(padapter)); + + if (tsf_req_sctx->status == RTW_SCTX_DONE_SUCCESS && out_tsf != NULL) { + out_tsf[0] = order0_iface->mcc_adapterpriv.tsf; + out_tsf[1] = order1_iface->mcc_adapterpriv.tsf; + } + + + _exit_critical_mutex(&mccobjpriv->mcc_tsf_req_mutex, NULL); +} + +static u8 rtw_hal_mcc_check_start_time_is_valid(PADAPTER padapter, u8 case_num, + u32 tsfdiff, s8 *upper_bound_0, s8 *lower_bound_0, s8 *upper_bound_1, s8 *lower_bound_1) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + u8 duration_0 = 0, duration_1 = 0; + s8 final_upper_bound = 0, final_lower_bound = 0; + u8 intersection = _FALSE; + u8 min_start_time = 5; + u8 max_start_time = 95; + + duration_0 = mccobjpriv->iface[0]->mcc_adapterpriv.mcc_duration; + duration_1 = mccobjpriv->iface[1]->mcc_adapterpriv.mcc_duration; + + switch(case_num) { + case 1: + *upper_bound_0 = tsfdiff; + *lower_bound_0 = tsfdiff - duration_1; + *upper_bound_1 = 150 - duration_1; + *lower_bound_1= 0; + break; + case 2: + *upper_bound_0 = tsfdiff + 100; + *lower_bound_0 = tsfdiff + 100 - duration_1; + *upper_bound_1 = 150 - duration_1; + *lower_bound_1= 0; + break; + case 3: + *upper_bound_0 = tsfdiff + 50; + *lower_bound_0 = tsfdiff + 50 - duration_1; + *upper_bound_1 = 150 - duration_1; + *lower_bound_1= 0; + break; + case 4: + *upper_bound_0 = tsfdiff; + *lower_bound_0 = tsfdiff - duration_1; + *upper_bound_1 = 150 - duration_1; + *lower_bound_1= 0; + break; + case 5: + *upper_bound_0 = 200 - tsfdiff; + *lower_bound_0 = 200 - tsfdiff - duration_1; + *upper_bound_1 = 150 - duration_1; + *lower_bound_1= 0; + break; + case 6: + *upper_bound_0 = tsfdiff - 50; + *lower_bound_0 = tsfdiff - 50 - duration_1; + *upper_bound_1 = 150 - duration_1; + *lower_bound_1= 0; + break; + default: + RTW_ERR("[MCC] %s: error case number(%d\n)", __func__, case_num); + } + + + /* check Intersection or not */ + if ((*lower_bound_1 >= *upper_bound_0) || + (*lower_bound_0 >= *upper_bound_1)) + intersection = _FALSE; + else + intersection = _TRUE; + + if (intersection) { + if (*upper_bound_0 > *upper_bound_1) + final_upper_bound = *upper_bound_1; + else + final_upper_bound = *upper_bound_0; + + if (*lower_bound_0 > *lower_bound_1) + final_lower_bound = *lower_bound_0; + else + final_lower_bound = *lower_bound_1; + + mccobjpriv->start_time = (final_lower_bound + final_upper_bound) / 2; + + /* check start time less than 5ms, request by Pablo@SD1 */ + if (mccobjpriv->start_time <= min_start_time) { + mccobjpriv->start_time = 6; + if (mccobjpriv->start_time < final_lower_bound && mccobjpriv->start_time > final_upper_bound) { + intersection = _FALSE; + goto exit; + } + } + + /* check start time less than 95ms */ + if (mccobjpriv->start_time >= max_start_time) { + mccobjpriv->start_time = 90; + if (mccobjpriv->start_time < final_lower_bound && mccobjpriv->start_time > final_upper_bound) { + intersection = _FALSE; + goto exit; + } + } + } + +exit: + return intersection; +} + +static void rtw_hal_mcc_decide_duration(PADAPTER padapter) +{ + struct registry_priv *registry_par = &padapter->registrypriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + struct mcc_adapter_priv *mccadapriv = NULL, *mccadapriv_order0 = NULL, *mccadapriv_order1 = NULL; + _adapter *iface = NULL, *iface_order0 = NULL, *iface_order1 = NULL; + u8 duration = 0, i = 0, duration_time; + u8 mcc_interval = 150; + + iface_order0 = mccobjpriv->iface[0]; + iface_order1 = mccobjpriv->iface[1]; + mccadapriv_order0 = &iface_order0->mcc_adapterpriv; + mccadapriv_order1 = &iface_order1->mcc_adapterpriv; + + if (mccobjpriv->duration == 0) { + /* default */ + duration = 30;/*(%)*/ + RTW_INFO("%s: mccobjpriv->duration=0, use default value(%d)\n", + __FUNCTION__, duration); + } else { + duration = mccobjpriv->duration;/*(%)*/ + RTW_INFO("%s: mccobjpriv->duration=%d\n", + __FUNCTION__, duration); + } + + mccobjpriv->interval = mcc_interval; + mccobjpriv->mcc_stop_threshold = 2000 * 4 / 300 - 6; + /* convert % to ms, for primary adapter */ + duration_time = mccobjpriv->interval * duration / 100; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + + if (!iface) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + if (mccadapriv->role == MCC_ROLE_MAX) + continue; + + if (is_primary_adapter(iface)) + mccadapriv->mcc_duration = duration_time; + else + mccadapriv->mcc_duration = mccobjpriv->interval - duration_time; + } + + RTW_INFO("[MCC]" FUNC_ADPT_FMT " order 0 duration=%d\n", FUNC_ADPT_ARG(iface_order0), mccadapriv_order0->mcc_duration); + RTW_INFO("[MCC]" FUNC_ADPT_FMT " order 1 duration=%d\n", FUNC_ADPT_ARG(iface_order1), mccadapriv_order1->mcc_duration); +} + +static u8 rtw_hal_mcc_update_timing_parameters(PADAPTER padapter, u8 force_update) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + u8 need_update = _FALSE; + u8 starting_ap_num = DEV_AP_STARTING_NUM(dvobj); + u8 ap_num = DEV_AP_NUM(dvobj); + + + /* for STA+STA, modify policy table */ + if (starting_ap_num == 0 && ap_num == 0) { + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + struct mcc_adapter_priv *pmccadapriv = NULL; + _adapter *iface = NULL; + u64 tsf[MAX_MCC_NUM] = {0}; + u64 tsf0 = 0, tsf1 = 0; + u32 beaconperiod_0 = 0, beaconperiod_1 = 0, tsfdiff = 0; + s8 upper_bound_0 = 0, lower_bound_0 = 0; + s8 upper_bound_1 = 0, lower_bound_1 = 0; + u8 valid = _FALSE; + u8 case_num = 1; + u8 i = 0; + + /* query TSF */ + rtw_hal_mcc_rqt_tsf(padapter, tsf); + + /* selecet policy table according TSF diff */ + tsf0 = tsf[0]; + beaconperiod_0 = pmccobjpriv->iface[0]->mlmepriv.cur_network.network.Configuration.BeaconPeriod; + tsf0 = rtw_modular64(tsf0, (beaconperiod_0 * TU)); + + tsf1 = tsf[1]; + beaconperiod_1 = pmccobjpriv->iface[1]->mlmepriv.cur_network.network.Configuration.BeaconPeriod; + tsf1 = rtw_modular64(tsf1, (beaconperiod_1 * TU)); + + if (tsf0 > tsf1) + tsfdiff = tsf0- tsf1; + else + tsfdiff = (tsf0 + beaconperiod_0 * TU) - tsf1; + + /* convert to ms */ + tsfdiff = (tsfdiff / TU); + + /* force update*/ + if (force_update) { + RTW_INFO("orig TSF0:%lld, orig TSF1:%lld\n", + pmccobjpriv->iface[0]->mcc_adapterpriv.tsf, pmccobjpriv->iface[1]->mcc_adapterpriv.tsf); + RTW_INFO("tsf0:%lld, tsf1:%lld\n", tsf0, tsf1); + RTW_INFO("%s: force=%d, last_tsfdiff=%d, tsfdiff=%d, THRESHOLD=%d\n", + __func__, force_update, pmccobjpriv->last_tsfdiff, tsfdiff, MCC_UPDATE_PARAMETER_THRESHOLD); + pmccobjpriv->last_tsfdiff = tsfdiff; + need_update = _TRUE; + } else { + if (pmccobjpriv->last_tsfdiff > tsfdiff) { + /* last tsfdiff - current tsfdiff > THRESHOLD, update parameters */ + if (pmccobjpriv->last_tsfdiff > (tsfdiff + MCC_UPDATE_PARAMETER_THRESHOLD)) { + RTW_INFO("orig TSF0:%lld, orig TSF1:%lld\n", + pmccobjpriv->iface[0]->mcc_adapterpriv.tsf, pmccobjpriv->iface[1]->mcc_adapterpriv.tsf); + RTW_INFO("tsf0:%lld, tsf1:%lld\n", tsf0, tsf1); + RTW_INFO("%s: force=%d, last_tsfdiff=%d, tsfdiff=%d, THRESHOLD=%d\n", + __func__, force_update, pmccobjpriv->last_tsfdiff, tsfdiff, MCC_UPDATE_PARAMETER_THRESHOLD); + + pmccobjpriv->last_tsfdiff = tsfdiff; + need_update = _TRUE; + } else { + need_update = _FALSE; + } + } else if (tsfdiff > pmccobjpriv->last_tsfdiff){ + /* current tsfdiff - last tsfdiff > THRESHOLD, update parameters */ + if (tsfdiff > (pmccobjpriv->last_tsfdiff + MCC_UPDATE_PARAMETER_THRESHOLD)) { + RTW_INFO("orig TSF0:%lld, orig TSF1:%lld\n", + pmccobjpriv->iface[0]->mcc_adapterpriv.tsf, pmccobjpriv->iface[1]->mcc_adapterpriv.tsf); + RTW_INFO("tsf0:%lld, tsf1:%lld\n", tsf0, tsf1); + RTW_INFO("%s: force=%d, last_tsfdiff=%d, tsfdiff=%d, THRESHOLD=%d\n", + __func__, force_update, pmccobjpriv->last_tsfdiff, tsfdiff, MCC_UPDATE_PARAMETER_THRESHOLD); + + pmccobjpriv->last_tsfdiff = tsfdiff; + need_update = _TRUE; + } else { + need_update = _FALSE; + } + } else { + need_update = _FALSE; + } + } + + if (need_update == _FALSE) + goto exit; + + rtw_hal_mcc_decide_duration(padapter); + + if (tsfdiff <= 50) { + + /* RX TBTT 0 */ + case_num = 1; + valid = rtw_hal_mcc_check_start_time_is_valid(padapter, case_num, tsfdiff, + &upper_bound_0, &lower_bound_0, &upper_bound_1, &lower_bound_1); + + if (valid) + goto valid_result; + + /* RX TBTT 1 */ + case_num = 2; + valid = rtw_hal_mcc_check_start_time_is_valid(padapter, case_num, tsfdiff, + &upper_bound_0, &lower_bound_0, &upper_bound_1, &lower_bound_1); + + if (valid) + goto valid_result; + + /* RX TBTT 2 */ + case_num = 3; + valid = rtw_hal_mcc_check_start_time_is_valid(padapter, case_num, tsfdiff, + &upper_bound_0, &lower_bound_0, &upper_bound_1, &lower_bound_1); + + if (valid) + goto valid_result; + + if (valid == _FALSE) { + RTW_INFO("[MCC] do not find fit start time\n"); + RTW_INFO("[MCC] tsfdiff:%d, duration:%d(%c), interval:%d\n", + tsfdiff, pmccobjpriv->duration, 37, pmccobjpriv->interval); + + } + + } else { + + /* RX TBTT 0 */ + case_num = 4; + valid = rtw_hal_mcc_check_start_time_is_valid(padapter, case_num, tsfdiff, + &upper_bound_0, &lower_bound_0, &upper_bound_1, &lower_bound_1); + + if (valid) + goto valid_result; + + + /* RX TBTT 1 */ + case_num = 5; + valid = rtw_hal_mcc_check_start_time_is_valid(padapter, case_num, tsfdiff, + &upper_bound_0, &lower_bound_0, &upper_bound_1, &lower_bound_1); + + if (valid) + goto valid_result; + + + /* RX TBTT 2 */ + case_num = 6; + valid = rtw_hal_mcc_check_start_time_is_valid(padapter, case_num, tsfdiff, + &upper_bound_0, &lower_bound_0, &upper_bound_1, &lower_bound_1); + + if (valid) + goto valid_result; + + if (valid == _FALSE) { + RTW_INFO("[MCC] do not find fit start time\n"); + RTW_INFO("[MCC] tsfdiff:%d, duration:%d(%c), interval:%d\n", + tsfdiff, pmccobjpriv->duration, 37, pmccobjpriv->interval); + } + } + + + + valid_result: + RTW_INFO("********************\n"); + RTW_INFO("%s: case_num:%d, start time:%d\n", + __func__, case_num, pmccobjpriv->start_time); + RTW_INFO("%s: upper_bound_0:%d, lower_bound_0:%d\n", + __func__, upper_bound_0, lower_bound_0); + RTW_INFO("%s: upper_bound_1:%d, lower_bound_1:%d\n", + __func__, upper_bound_1, lower_bound_1); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + pmccadapriv = &iface->mcc_adapterpriv; + pmccadapriv = &iface->mcc_adapterpriv; + if (pmccadapriv->role == MCC_ROLE_MAX) + continue; +#if 0 + if (pmccadapriv->order == 0) { + pmccadapriv->mcc_duration = mcc_duration; + } else if (pmccadapriv->order == 1) { + pmccadapriv->mcc_duration = mcc_interval - mcc_duration; + } else { + RTW_INFO("[MCC] not support >= 3 interface\n"); + rtw_warn_on(1); + } +#endif + RTW_INFO("********************\n"); + RTW_INFO(FUNC_ADPT_FMT": order:%d, role:%d\n", + FUNC_ADPT_ARG(iface), pmccadapriv->order, pmccadapriv->role); + RTW_INFO(FUNC_ADPT_FMT": mcc duration:%d, target tx bytes:%d\n", + FUNC_ADPT_ARG(iface), pmccadapriv->mcc_duration, pmccadapriv->mcc_target_tx_bytes_to_port); + RTW_INFO(FUNC_ADPT_FMT": mgmt queue macid:%d, bitmap:0x%02x\n", + FUNC_ADPT_ARG(iface), pmccadapriv->mgmt_queue_macid, pmccadapriv->mcc_macid_bitmap); + RTW_INFO("********************\n"); + } + + } +exit: + return need_update; +} + +static u8 rtw_hal_decide_mcc_role(PADAPTER padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface = NULL; + struct mcc_adapter_priv *pmccadapriv = NULL; + struct wifidirect_info *pwdinfo = NULL; + struct mlme_priv *pmlmepriv = NULL; + u8 ret = _SUCCESS, i = 0; + u8 order = 1; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + pmccadapriv = &iface->mcc_adapterpriv; + pwdinfo = &iface->wdinfo; + + if (MLME_IS_GO(iface)) + pmccadapriv->role = MCC_ROLE_GO; + else if (MLME_IS_AP(iface)) + pmccadapriv->role = MCC_ROLE_AP; + else if (MLME_IS_GC(iface)) + pmccadapriv->role = MCC_ROLE_GC; + else if (MLME_IS_STA(iface)) { + if (MLME_IS_LINKING(iface) || MLME_IS_ASOC(iface)) + pmccadapriv->role = MCC_ROLE_STA; + else { + /* bypass non-linked/non-linking interface */ + RTW_INFO(FUNC_ADPT_FMT" mlme state:0x%2x\n", + FUNC_ADPT_ARG(iface), MLME_STATE(iface)); + continue; + } + } else { + /* bypass non-linked/non-linking interface */ + RTW_INFO(FUNC_ADPT_FMT" P2P Role:%d, mlme state:0x%2x\n", + FUNC_ADPT_ARG(iface), pwdinfo->role, MLME_STATE(iface)); + continue; + } + + if (padapter == iface) { + /* current adapter is order 0 */ + rtw_hal_config_mcc_role_setting(iface, 0); + } else { + rtw_hal_config_mcc_role_setting(iface, order); + order ++; + } + } + + rtw_hal_mcc_update_timing_parameters(padapter, _TRUE); + + return ret; +} + +static void rtw_hal_construct_CTS(PADAPTER padapter, u8 *pframe, u32 *pLength) +{ + u8 broadcast_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + /* frame type, length = 1*/ + set_frame_sub_type(pframe, WIFI_RTS); + + /* frame control flag, length = 1 */ + *(pframe + 1) = 0; + + /* frame duration, length = 2 */ + *(pframe + 2) = 0x00; + *(pframe + 3) = 0x78; + + /* frame recvaddr, length = 6 */ + _rtw_memcpy((pframe + 4), broadcast_addr, ETH_ALEN); + _rtw_memcpy((pframe + 4 + ETH_ALEN), adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy((pframe + 4 + ETH_ALEN*2), adapter_mac_addr(padapter), ETH_ALEN); + *pLength = 22; +} + +/* avoid wrong information for power limit */ +void rtw_hal_mcc_upadate_chnl_bw(_adapter *padapter, u8 ch, u8 ch_offset, u8 bw, u8 print) +{ + + u8 center_ch, chnl_offset80 = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + u8 cch_160, cch_80, cch_40, cch_20; + + center_ch = rtw_get_center_ch(ch, bw, ch_offset); + + if (bw == CHANNEL_WIDTH_80) { + if (center_ch > ch) + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_LOWER; + else if (center_ch < ch) + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_UPPER; + else + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + + /* set Channel */ + /* saved channel/bw info */ + rtw_set_oper_ch(padapter, ch); + rtw_set_oper_bw(padapter, bw); + rtw_set_oper_choffset(padapter, ch_offset); + + cch_80 = bw == CHANNEL_WIDTH_80 ? center_ch : 0; + cch_40 = bw == CHANNEL_WIDTH_40 ? center_ch : 0; + cch_20 = bw == CHANNEL_WIDTH_20 ? center_ch : 0; + + if (cch_80 != 0) + cch_40 = rtw_get_scch_by_cch_offset(cch_80, CHANNEL_WIDTH_80, chnl_offset80); + if (cch_40 != 0) + cch_20 = rtw_get_scch_by_cch_offset(cch_40, CHANNEL_WIDTH_40, ch_offset); + + + hal->cch_80 = cch_80; + hal->cch_40 = cch_40; + hal->cch_20 = cch_20; + hal->current_channel = center_ch; + hal->CurrentCenterFrequencyIndex1 = center_ch; + hal->current_channel_bw = bw; + hal->nCur40MhzPrimeSC = ch_offset; + hal->nCur80MhzPrimeSC = chnl_offset80; + hal->current_band_type = ch > 14 ? BAND_ON_5G:BAND_ON_2_4G; + + if (print) { + RTW_INFO(FUNC_ADPT_FMT" cch:%u, %s, offset40:%u, offset80:%u (%u, %u, %u), band:%s\n" + , FUNC_ADPT_ARG(padapter), center_ch, ch_width_str(bw) + , ch_offset, chnl_offset80 + , hal->cch_80, hal->cch_40, hal->cch_20 + , band_str(hal->current_band_type)); + } +} + +u8 rtw_hal_dl_mcc_fw_rsvd_page(_adapter *adapter, u8 *pframe, u16 *index, + u8 tx_desc, u32 page_size, u8 *total_page_num, RSVDPAGE_LOC *rsvd_page_loc, u8 *page_num) +{ + u32 len = 0; + _adapter *iface = NULL; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + struct mlme_ext_info *pmlmeinfo = NULL; + struct mlme_ext_priv *pmlmeext = NULL; + struct hal_com_data *hal = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct mcc_adapter_priv *mccadapriv = NULL; +#if defined(CONFIG_RTL8822C) + struct dm_struct *phydm = adapter_to_phydm(adapter); + struct txagc_table_8822c tab; + u8 agc_buff[2][NUM_RATE_AC_2SS]; /* tatol 0x40 rate index for PATH A/B */ +#endif + + u8 ret = _SUCCESS, i = 0, j =0, order = 0, CurtPktPageNum = 0; + u8 *start = NULL; + u8 path = RF_PATH_A; + + if (page_num) { +#ifdef CONFIG_MCC_MODE_V2 + if (!hal->RegIQKFWOffload) + RTW_WARN("[MCC] must enable FW IQK for New IC\n"); +#endif /* CONFIG_MCC_MODE_V2 */ + *total_page_num += (2 * MAX_MCC_NUM+ 1); + RTW_INFO("[MCC] allocate mcc rsvd page num = %d\n", *total_page_num); + goto exit; + } + + /* check proccess mcc start setting */ + if (!rtw_hal_check_mcc_status(adapter, MCC_STATUS_PROCESS_MCC_START_SETTING)) { + ret = _FAIL; + goto exit; + } + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + if (mccadapriv->role == MCC_ROLE_MAX) + continue; + + order = mccadapriv->order; + pmccobjpriv->mcc_loc_rsvd_paga[order] = *total_page_num; + + switch (mccadapriv->role) { + case MCC_ROLE_STA: + case MCC_ROLE_GC: + /* Build NULL DATA */ + RTW_INFO("LocNull(order:%d): %d\n" + , order, pmccobjpriv->mcc_loc_rsvd_paga[order]); + len = 0; + + rtw_hal_construct_NullFunctionData(iface + , &pframe[*index], &len, _FALSE, 0, 0, _FALSE); + rtw_hal_fill_fake_txdesc(iface, &pframe[*index-tx_desc], + len, _FALSE, _FALSE, _FALSE); + + CurtPktPageNum = (u8)PageNum(tx_desc + len, page_size); + *total_page_num += CurtPktPageNum; + *index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("LocNull", CurtPktPageNum, *total_page_num, *index); + break; + case MCC_ROLE_AP: + /* Bulid CTS */ + RTW_INFO("LocCTS(order:%d): %d\n" + , order, pmccobjpriv->mcc_loc_rsvd_paga[order]); + + len = 0; + rtw_hal_construct_CTS(iface, &pframe[*index], &len); + rtw_hal_fill_fake_txdesc(iface, &pframe[*index-tx_desc], + len, _FALSE, _FALSE, _FALSE); + + CurtPktPageNum = (u8)PageNum(tx_desc + len, page_size); + *total_page_num += CurtPktPageNum; + *index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("LocCTS", CurtPktPageNum, *total_page_num, *index); + break; + case MCC_ROLE_GO: + /* To DO */ + break; + default: + RTW_INFO(FUNC_ADPT_FMT": unknown role = %d\n" + , FUNC_ADPT_ARG(iface), mccadapriv->role); + break; + } + } + + for (i = 0; i < MAX_MCC_NUM; i++) { + u8 center_ch = 0, ch = 0, bw = 0, bw_offset = 0; + BAND_TYPE band = BAND_MAX; + u8 power_index = 0; + u8 rate_array_sz = 0; + u8 *rates = NULL; + u8 rate = 0; + u8 shift = 0; + u32 power_index_4bytes = 0; + u8 total_rate = 0; + u8 *total_rate_offset = NULL; + + iface = pmccobjpriv->iface[i]; + pmlmeext = &iface->mlmeextpriv; + ch = pmlmeext->cur_channel; + bw = pmlmeext->cur_bwmode; + bw_offset = pmlmeext->cur_ch_offset; + center_ch = rtw_get_center_ch(ch, bw, bw_offset); + band = center_ch <= 14 ? BAND_ON_2_4G : BAND_ON_5G; + rtw_hal_mcc_upadate_chnl_bw(iface, ch, bw_offset, bw, _TRUE); + + start = &pframe[*index - tx_desc]; + _rtw_memset(start, 0, page_size); + pmccobjpriv->mcc_pwr_idx_rsvd_page[i] = *total_page_num; + RTW_INFO(ADPT_FMT" order:%d, pwr_idx_rsvd_page location[%d]: %d\n", + ADPT_ARG(iface), mccadapriv->order, + i, pmccobjpriv->mcc_pwr_idx_rsvd_page[i]); + + total_rate_offset = start; +#if !defined(CONFIG_RTL8822C) + for (path = RF_PATH_A; path < hal_spec->rf_reg_path_num; ++path) { + total_rate = 0; + /* PATH A for 0~63 byte, PATH B for 64~127 byte*/ + if (path == RF_PATH_A) + start = total_rate_offset + 1; + else if (path == RF_PATH_B) + start = total_rate_offset + 64; + else { + RTW_INFO("[MCC] %s: unknow RF PATH(%d)\n", __func__, path); + break; + } + + /* CCK */ + if (ch <= 14) { + rate_array_sz = rates_by_sections[CCK].rate_num; + rates = rates_by_sections[CCK].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, CCK, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + + shift = rate % 4; + if (shift == 0) { + *start = rate; + start++; + total_rate++; + + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + #endif + } + + *start = power_index; + start++; + + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + + + shift = rate % 4; + power_index_4bytes |= ((power_index & 0xff) << (shift * 8)); + if (shift == 3) { + rate = rate - 3; + RTW_INFO("(index:0x%02x, rfpath:%d, rate:0x%02x)\n", index, path, rate); + power_index_4bytes = 0; + total_rate++; + } + #endif + + } + } + + /* OFDM */ + rate_array_sz = rates_by_sections[OFDM].rate_num; + rates = rates_by_sections[OFDM].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, OFDM, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + + shift = rate % 4; + if (shift == 0) { + *start = rate; + start++; + total_rate++; + + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + #endif + + } + + *start = power_index; + start++; + + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + + shift = rate % 4; + power_index_4bytes |= ((power_index & 0xff) << (shift * 8)); + if (shift == 3) { + rate = rate - 3; + RTW_INFO("(index:0x%02x, rfpath:%d, rate:0x%02x)\n", index, path, rate); + power_index_4bytes = 0; + total_rate++; + } + #endif + } + + /* HT_MCS0_MCS7 */ + rate_array_sz = rates_by_sections[HT_MCS0_MCS7].rate_num; + rates = rates_by_sections[HT_MCS0_MCS7].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, HT_1SS, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + + shift = rate % 4; + if (shift == 0) { + *start = rate; + start++; + total_rate++; + + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + #endif + + } + + *start = power_index; + start++; + + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + + shift = rate % 4; + power_index_4bytes |= ((power_index & 0xff) << (shift * 8)); + if (shift == 3) { + rate = rate - 3; + RTW_INFO("(index:0x%02x, rfpath:%d, rate:0x%02x)\n", index, path, rate); + power_index_4bytes = 0; + total_rate++; + } + #endif + } + + /* HT_MCS8_MCS15 */ + rate_array_sz = rates_by_sections[HT_MCS8_MCS15].rate_num; + rates = rates_by_sections[HT_MCS8_MCS15].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, HT_2SS, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + + shift = rate % 4; + if (shift == 0) { + *start = rate; + start++; + total_rate++; + + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + #endif + } + + *start = power_index; + start++; + + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + + shift = rate % 4; + power_index_4bytes |= ((power_index & 0xff) << (shift * 8)); + if (shift == 3) { + rate = rate - 3; + RTW_INFO("(index:0x%02x, rfpath:%d, rate:0x%02x)\n", index, path, rate); + power_index_4bytes = 0; + total_rate++; + } + #endif + } + + /* VHT_1SSMCS0_1SSMCS9 */ + rate_array_sz = rates_by_sections[VHT_1SSMCS0_1SSMCS9].rate_num; + rates = rates_by_sections[VHT_1SSMCS0_1SSMCS9].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, VHT_1SS, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + + shift = rate % 4; + if (shift == 0) { + *start = rate; + start++; + total_rate++; + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:0x%02x\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + #endif + } + *start = power_index; + start++; + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + + shift = rate % 4; + power_index_4bytes |= ((power_index & 0xff) << (shift * 8)); + if (shift == 3) { + rate = rate - 3; + RTW_INFO("(index:0x%02x, rfpath:%d, rate:0x%02x)\n", index, path, rate); + power_index_4bytes = 0; + total_rate++; + } + #endif + } + + /* VHT_2SSMCS0_2SSMCS9 */ + rate_array_sz = rates_by_sections[VHT_2SSMCS0_2SSMCS9].rate_num; + rates = rates_by_sections[VHT_2SSMCS0_2SSMCS9].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, VHT_2SS, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + + shift = rate % 4; + if (shift == 0) { + *start = rate; + start++; + total_rate++; + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + #endif + } + *start = power_index; + start++; + #ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("TXPWR("ADPT_FMT"): [%c][%s]ch:%u, %s, pwr_idx:%u\n", + ADPT_ARG(iface), rf_path_char(path), ch_width_str(bw), + center_ch, MGN_RATE_STR(rates[j]), power_index); + + shift = rate % 4; + power_index_4bytes |= ((power_index & 0xff) << (shift * 8)); + if (shift == 3) { + rate = rate - 3; + RTW_INFO("(index:0x%02x, rfpath:%d, rate:0x%02x)\n", index, path, rate); + power_index_4bytes = 0; + total_rate++; + } + #endif + } + + } + /* total rate store in offset 0 */ + *total_rate_offset = total_rate; + +#ifdef DBG_PWR_IDX_RSVD_PAGE + RTW_INFO("total_rate=%d\n", total_rate); + RTW_INFO(" ======================="ADPT_FMT"===========================\n", ADPT_ARG(iface)); + RTW_INFO_DUMP("\n", total_rate_offset, 128); + RTW_INFO(" ==================================================\n"); +#endif + + CurtPktPageNum = 1; + *total_page_num += CurtPktPageNum; + *index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("mcc_pwr_idx_rsvd_page", CurtPktPageNum, *total_page_num, *index); +#else /* 8822C */ + for (path = RF_PATH_A; path < hal_spec->rf_reg_path_num; ++path) { + /* CCK */ + if (ch <= 14) { + rate_array_sz = rates_by_sections[CCK].rate_num; + rates = rates_by_sections[CCK].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, CCK, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + agc_buff[path][rate] = power_index; + } + } + + /* OFDM */ + rate_array_sz = rates_by_sections[OFDM].rate_num; + rates = rates_by_sections[OFDM].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, OFDM, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + agc_buff[path][rate] = power_index; + } + /* HT */ + rate_array_sz = rates_by_sections[HT_MCS0_MCS7].rate_num; + rates = rates_by_sections[HT_MCS0_MCS7].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, HT_1SS, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + agc_buff[path][rate] = power_index; + } + + rate_array_sz = rates_by_sections[HT_MCS8_MCS15].rate_num; + rates = rates_by_sections[HT_MCS8_MCS15].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, HT_2SS, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + agc_buff[path][rate] = power_index; + } + /* VHT */ + rate_array_sz = rates_by_sections[VHT_1SSMCS0_1SSMCS9].rate_num; + rates = rates_by_sections[VHT_1SSMCS0_1SSMCS9].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, VHT_1SS, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + agc_buff[path][rate] = power_index; + } + + rate_array_sz = rates_by_sections[VHT_2SSMCS0_2SSMCS9].rate_num; + rates = rates_by_sections[VHT_2SSMCS0_2SSMCS9].rates; + for (j = 0; j < rate_array_sz; ++j) { + power_index = phy_get_tx_power_index_ex(iface, path, VHT_2SS, rates[j], bw, band, center_ch, ch); + rate = phy_get_rate_idx_of_txpwr_by_rate(rates[j]); + agc_buff[path][rate] = power_index; + } + } + phydm_get_txagc_ref_and_diff_8822c(phydm, agc_buff, NUM_RATE_AC_2SS, &tab); + *start = tab.ref_pow_cck[0]; + start++; + *start = tab.ref_pow_cck[1]; + start++; + *start = tab.ref_pow_ofdm[0]; + start++; + *start = tab.ref_pow_ofdm[1]; + start++; + _rtw_memcpy(start, tab.diff_t, sizeof(tab.diff_t)); + CurtPktPageNum = 1; + *total_page_num += CurtPktPageNum; + *index += (CurtPktPageNum * page_size); + RSVD_PAGE_CFG("mcc_pwr_idx_rsvd_page", CurtPktPageNum, *total_page_num, *index); + #ifdef DBG_PWR_IDX_RSVD_PAGE + if (1) { + u8 path_idx; + for (path_idx = 0; path_idx < 2; path_idx++) { + for (j = 0; j < NUM_RATE_AC_2SS; j++) + RTW_INFO("agc_buff[%d][%d]=%x\n", i, j, agc_buff[i][j]); + } + RTW_INFO("tab->ref_pow_cck[0]=%x\n", tab.ref_pow_cck[0]); + RTW_INFO("tab->ref_pow_cck[1]=%x\n", tab.ref_pow_cck[1]); + RTW_INFO("tab->ref_pow_ofdm[0]=%x\n", tab.ref_pow_ofdm[0]); + RTW_INFO("tab->ref_pow_ofdm[1]=%x\n", tab.ref_pow_ofdm[1]); + RTW_INFO_DUMP("diff_t ", tab.diff_t, NUM_RATE_AC_2SS); + RTW_INFO_DUMP("tab ", (u8 *)&tab, sizeof(tab)); + } + #endif + +#endif + } + +exit: + return ret; +} + +/* +* 1. Download MCC rsvd page +* 2. Re-Download beacon after download rsvd page +*/ +static void rtw_hal_set_fw_mcc_rsvd_page(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + PADAPTER port0_iface = dvobj_get_port0_adapter(dvobj); + PADAPTER iface = NULL; + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + u8 mstatus = RT_MEDIA_CONNECT, i = 0; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + rtw_hal_set_hwreg(port0_iface, HW_VAR_H2C_FW_JOINBSSRPT, (u8 *)(&mstatus)); + +#ifdef CONFIG_AP_MODE + /* Re-Download beacon */ + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = pmccobjpriv->iface[i]; + if (iface == NULL) + continue; + + pmccadapriv = &iface->mcc_adapterpriv; + + if (pmccadapriv->role == MCC_ROLE_AP + || pmccadapriv->role == MCC_ROLE_GO) { + tx_beacon_hdl(iface, NULL); + } + } +#endif +} + +static void rtw_hal_set_mcc_rsvdpage_cmd(_adapter *padapter) +{ + u8 cmd[H2C_MCC_LOCATION_LEN] = {0}, i = 0, order = 0; + _adapter *iface = NULL; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + + SET_H2CCMD_MCC_PWRIDX_OFFLOAD_EN(cmd, _TRUE); + SET_H2CCMD_MCC_PWRIDX_OFFLOAD_RFNUM(cmd, hal_spec->rf_reg_path_num); + for (order = 0; order < MAX_MCC_NUM; order++) { + iface = pmccobjpriv->iface[i]; + + SET_H2CCMD_MCC_RSVDPAGE_LOC((cmd + order), pmccobjpriv->mcc_loc_rsvd_paga[order]); + SET_H2CCMD_MCC_PWRIDX_RSVDPAGE_LOC ((cmd + order), pmccobjpriv->mcc_pwr_idx_rsvd_page[order]); + } + +#ifdef CONFIG_MCC_MODE_DEBUG + RTW_INFO("=========================\n"); + RTW_INFO("MCC RSVD PAGE LOC:\n"); + for (i = 0; i < H2C_MCC_LOCATION_LEN; i++) + pr_dbg("0x%x ", cmd[i]); + pr_dbg("\n"); + RTW_INFO("=========================\n"); +#endif /* CONFIG_MCC_MODE_DEBUG */ + + rtw_hal_fill_h2c_cmd(padapter, H2C_MCC_LOCATION, H2C_MCC_LOCATION_LEN, cmd); +} + +static void rtw_hal_set_mcc_time_setting_cmd(PADAPTER padapter) +{ + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + u8 cmd[H2C_MCC_TIME_SETTING_LEN] = {0}; + u8 fw_eable = 1; + u8 swchannel_early_time = MCC_SWCH_FW_EARLY_TIME; + u8 starting_ap_num = DEV_AP_STARTING_NUM(dvobj); + u8 ap_num = DEV_AP_NUM(dvobj); + + if (starting_ap_num == 0 && ap_num == 0) + /* For STA+GC/STA+STA, TSF of GC/STA does not need to sync from TSF of other STA/GC */ + fw_eable = 0; + else + /* Only for STA+GO/STA+AP, TSF of AP/GO need to sync from TSF of STA */ + fw_eable = 1; + + if (fw_eable == 1) { + PADAPTER order0_iface = NULL; + PADAPTER order1_iface = NULL; + u8 policy_idx = mccobjpriv->policy_index; + u8 tsf_sync_offset = mcc_switch_channel_policy_table[policy_idx][MCC_TSF_SYNC_OFFSET_IDX]; + u8 start_time_offset = mcc_switch_channel_policy_table[policy_idx][MCC_START_TIME_OFFSET_IDX]; + u8 interval = mcc_switch_channel_policy_table[policy_idx][MCC_INTERVAL_IDX]; + u8 guard_offset0 = mcc_switch_channel_policy_table[policy_idx][MCC_GUARD_OFFSET0_IDX]; + u8 guard_offset1 = mcc_switch_channel_policy_table[policy_idx][MCC_GUARD_OFFSET1_IDX]; + enum _hw_port tsf_bsae_port = MAX_HW_PORT; + enum _hw_port tsf_sync_port = MAX_HW_PORT; + order0_iface = mccobjpriv->iface[0]; + order1_iface = mccobjpriv->iface[1]; + + tsf_bsae_port = rtw_hal_get_port(order1_iface); + tsf_sync_port = rtw_hal_get_port(order0_iface); + + /* FW set enable */ + SET_H2CCMD_MCC_TIME_SETTING_FW_EN(cmd, fw_eable); + /* TSF Sync offset */ + SET_H2CCMD_MCC_TIME_SETTING_TSF_SYNC_OFFSET(cmd, tsf_sync_offset); + /* start time offset */ + SET_H2CCMD_MCC_TIME_SETTING_START_TIME(cmd, (start_time_offset + guard_offset0)); + /* interval */ + SET_H2CCMD_MCC_TIME_SETTING_INTERVAL(cmd, interval); + /* Early time to inform driver by C2H before switch channel */ + SET_H2CCMD_MCC_TIME_SETTING_EARLY_SWITCH_RPT(cmd, swchannel_early_time); + /* Port0 sync from Port1, not support multi-port */ + SET_H2CCMD_MCC_TIME_SETTING_ORDER_BASE(cmd, tsf_bsae_port); + SET_H2CCMD_MCC_TIME_SETTING_ORDER_SYNC(cmd, tsf_sync_port); + } else { + /* start time offset */ + SET_H2CCMD_MCC_TIME_SETTING_START_TIME(cmd, mccobjpriv->start_time); + /* interval */ + SET_H2CCMD_MCC_TIME_SETTING_INTERVAL(cmd, mccobjpriv->interval); + /* Early time to inform driver by C2H before switch channel */ + SET_H2CCMD_MCC_TIME_SETTING_EARLY_SWITCH_RPT(cmd, swchannel_early_time); + } + +#ifdef CONFIG_MCC_MODE_DEBUG + { + u8 i = 0; + + RTW_INFO("=========================\n"); + RTW_INFO("NoA:\n"); + for (i = 0; i < H2C_MCC_TIME_SETTING_LEN; i++) + pr_dbg("0x%x ", cmd[i]); + pr_dbg("\n"); + RTW_INFO("=========================\n"); + } +#endif /* CONFIG_MCC_MODE_DEBUG */ + + rtw_hal_fill_h2c_cmd(padapter, H2C_MCC_TIME_SETTING, H2C_MCC_TIME_SETTING_LEN, cmd); +} + +#ifndef CONFIG_MCC_MODE_V2 +static void rtw_hal_set_mcc_IQK_offload_cmd(PADAPTER padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + struct mcc_adapter_priv *pmccadapriv = NULL; + _adapter *iface = NULL; + u8 cmd[H2C_MCC_IQK_PARAM_LEN] = {0}, bready = 0, i = 0, order = 0; + u16 TX_X = 0, TX_Y = 0, RX_X = 0, RX_Y = 0; + u8 total_rf_path = GET_HAL_SPEC(padapter)->rf_reg_path_num; + u8 rf_path_idx = 0, last_order = MAX_MCC_NUM - 1, last_rf_path_index = total_rf_path - 1; + + /* by order, last order & last_rf_path_index must set ready bit = 1 */ + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = pmccobjpriv->iface[i]; + if (iface == NULL) + continue; + + pmccadapriv = &iface->mcc_adapterpriv; + order = pmccadapriv->order; + + for (rf_path_idx = 0; rf_path_idx < total_rf_path; rf_path_idx ++) { + + _rtw_memset(cmd, 0, H2C_MCC_IQK_PARAM_LEN); + TX_X = pmccadapriv->mcc_iqk_arr[rf_path_idx].TX_X & 0x7ff;/* [10:0] */ + TX_Y = pmccadapriv->mcc_iqk_arr[rf_path_idx].TX_Y & 0x7ff;/* [10:0] */ + RX_X = pmccadapriv->mcc_iqk_arr[rf_path_idx].RX_X & 0x3ff;/* [9:0] */ + RX_Y = pmccadapriv->mcc_iqk_arr[rf_path_idx].RX_Y & 0x3ff;/* [9:0] */ + + /* ready or not */ + if (order == last_order && rf_path_idx == last_rf_path_index) + bready = 1; + else + bready = 0; + + SET_H2CCMD_MCC_IQK_READY(cmd, bready); + SET_H2CCMD_MCC_IQK_ORDER(cmd, order); + SET_H2CCMD_MCC_IQK_PATH(cmd, rf_path_idx); + + /* fill RX_X[7:0] to (cmd+1)[7:0] bitlen=8 */ + SET_H2CCMD_MCC_IQK_RX_L(cmd, (u8)(RX_X & 0xff)); + /* fill RX_X[9:8] to (cmd+2)[1:0] bitlen=2 */ + SET_H2CCMD_MCC_IQK_RX_M1(cmd, (u8)((RX_X >> 8) & 0x03)); + /* fill RX_Y[5:0] to (cmd+2)[7:2] bitlen=6 */ + SET_H2CCMD_MCC_IQK_RX_M2(cmd, (u8)(RX_Y & 0x3f)); + /* fill RX_Y[9:6] to (cmd+3)[3:0] bitlen=4 */ + SET_H2CCMD_MCC_IQK_RX_H(cmd, (u8)((RX_Y >> 6) & 0x0f)); + + + /* fill TX_X[7:0] to (cmd+4)[7:0] bitlen=8 */ + SET_H2CCMD_MCC_IQK_TX_L(cmd, (u8)(TX_X & 0xff)); + /* fill TX_X[10:8] to (cmd+5)[2:0] bitlen=3 */ + SET_H2CCMD_MCC_IQK_TX_M1(cmd, (u8)((TX_X >> 8) & 0x07)); + /* fill TX_Y[4:0] to (cmd+5)[7:3] bitlen=5 */ + SET_H2CCMD_MCC_IQK_TX_M2(cmd, (u8)(TX_Y & 0x1f)); + /* fill TX_Y[10:5] to (cmd+6)[5:0] bitlen=6 */ + SET_H2CCMD_MCC_IQK_TX_H(cmd, (u8)((TX_Y >> 5) & 0x3f)); + +#ifdef CONFIG_MCC_MODE_DEBUG + RTW_INFO("=========================\n"); + RTW_INFO(FUNC_ADPT_FMT" IQK:\n", FUNC_ADPT_ARG(iface)); + RTW_INFO("TX_X: 0x%02x\n", TX_X); + RTW_INFO("TX_Y: 0x%02x\n", TX_Y); + RTW_INFO("RX_X: 0x%02x\n", RX_X); + RTW_INFO("RX_Y: 0x%02x\n", RX_Y); + RTW_INFO("cmd[0]:0x%02x\n", cmd[0]); + RTW_INFO("cmd[1]:0x%02x\n", cmd[1]); + RTW_INFO("cmd[2]:0x%02x\n", cmd[2]); + RTW_INFO("cmd[3]:0x%02x\n", cmd[3]); + RTW_INFO("cmd[4]:0x%02x\n", cmd[4]); + RTW_INFO("cmd[5]:0x%02x\n", cmd[5]); + RTW_INFO("cmd[6]:0x%02x\n", cmd[6]); + RTW_INFO("=========================\n"); +#endif /* CONFIG_MCC_MODE_DEBUG */ + + rtw_hal_fill_h2c_cmd(padapter, H2C_MCC_IQK_PARAM, H2C_MCC_IQK_PARAM_LEN, cmd); + } + } +} +#endif + + +static void rtw_hal_set_mcc_macid_cmd(PADAPTER padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_adapter_priv *pmccadapriv = NULL; + _adapter *iface = NULL; + u8 cmd[H2C_MCC_MACID_BITMAP_LEN] = {0}, i = 0, order = 0; + u16 bitmap = 0; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + pmccadapriv = &iface->mcc_adapterpriv; + if (pmccadapriv->role == MCC_ROLE_MAX) + continue; + + order = pmccadapriv->order; + bitmap = pmccadapriv->mcc_macid_bitmap; + + if (order >= (H2C_MCC_MACID_BITMAP_LEN/2)) { + RTW_INFO(FUNC_ADPT_FMT" only support 3 interface at most(%d)\n" + , FUNC_ADPT_ARG(padapter), order); + continue; + } + SET_H2CCMD_MCC_MACID_BITMAP_L((cmd + order * 2), (u8)(bitmap & 0xff)); + SET_H2CCMD_MCC_MACID_BITMAP_H((cmd + order * 2), (u8)((bitmap >> 8) & 0xff)); + } + +#ifdef CONFIG_MCC_MODE_DEBUG + RTW_INFO("=========================\n"); + RTW_INFO("MACID BITMAP: "); + for (i = 0; i < H2C_MCC_MACID_BITMAP_LEN; i++) + printk("0x%x ", cmd[i]); + printk("\n"); + RTW_INFO("=========================\n"); +#endif /* CONFIG_MCC_MODE_DEBUG */ + rtw_hal_fill_h2c_cmd(padapter, H2C_MCC_MACID_BITMAP, H2C_MCC_MACID_BITMAP_LEN, cmd); +} + +#ifdef CONFIG_MCC_MODE_V2 +static u8 get_pri_ch_idx_by_adapter(u8 center_ch, u8 channel, u8 bw, u8 ch_offset40) +{ + u8 pri_ch_idx = 0, chnl_offset80 = 0; + + if (bw == CHANNEL_WIDTH_80) { + if (center_ch > channel) + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_LOWER; + else if (center_ch < channel) + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_UPPER; + else + chnl_offset80 = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } + + if (bw == CHANNEL_WIDTH_80) { + /* primary channel is at lower subband of 80MHz & 40MHz */ + if ((ch_offset40 == HAL_PRIME_CHNL_OFFSET_LOWER) && (chnl_offset80 == HAL_PRIME_CHNL_OFFSET_LOWER)) + pri_ch_idx = VHT_DATA_SC_20_LOWEST_OF_80MHZ; + /* primary channel is at lower subband of 80MHz & upper subband of 40MHz */ + else if ((ch_offset40 == HAL_PRIME_CHNL_OFFSET_UPPER) && (chnl_offset80 == HAL_PRIME_CHNL_OFFSET_LOWER)) + pri_ch_idx = VHT_DATA_SC_20_LOWER_OF_80MHZ; + /* primary channel is at upper subband of 80MHz & lower subband of 40MHz */ + else if ((ch_offset40 == HAL_PRIME_CHNL_OFFSET_LOWER) && (chnl_offset80 == HAL_PRIME_CHNL_OFFSET_UPPER)) + pri_ch_idx = VHT_DATA_SC_20_UPPER_OF_80MHZ; + /* primary channel is at upper subband of 80MHz & upper subband of 40MHz */ + else if ((ch_offset40 == HAL_PRIME_CHNL_OFFSET_UPPER) && (chnl_offset80 == HAL_PRIME_CHNL_OFFSET_UPPER)) + pri_ch_idx = VHT_DATA_SC_20_UPPERST_OF_80MHZ; + else { + if (chnl_offset80 == HAL_PRIME_CHNL_OFFSET_LOWER) + pri_ch_idx = VHT_DATA_SC_40_LOWER_OF_80MHZ; + else if (chnl_offset80 == HAL_PRIME_CHNL_OFFSET_UPPER) + pri_ch_idx = VHT_DATA_SC_40_UPPER_OF_80MHZ; + else + RTW_INFO("SCMapping: DONOT CARE Mode Setting\n"); + } + } else if (bw == CHANNEL_WIDTH_40) { + /* primary channel is at upper subband of 40MHz */ + if (ch_offset40== HAL_PRIME_CHNL_OFFSET_UPPER) + pri_ch_idx = VHT_DATA_SC_20_UPPER_OF_80MHZ; + /* primary channel is at lower subband of 40MHz */ + else if (ch_offset40 == HAL_PRIME_CHNL_OFFSET_LOWER) + pri_ch_idx = VHT_DATA_SC_20_LOWER_OF_80MHZ; + else + RTW_INFO("SCMapping: DONOT CARE Mode Setting\n"); + } + + return pri_ch_idx; +} + +static void rtw_hal_set_mcc_ctrl_cmd_v2(PADAPTER padapter, u8 stop) +{ + u8 cmd[H2C_MCC_CTRL_LEN] = {0}, i = 0; + u8 order = 0, totalnum = 0; + u8 center_ch = 0, pri_ch_idx = 0, bw = 0; + u8 duration = 0, role = 0, incurch = 0, rfetype = 0, distxnull = 0, c2hrpt = 0; + u8 dis_sw_retry = 0, null_early_time=2, tsfx = 0, update_parm = 0; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + struct mcc_adapter_priv *mccadapriv = NULL; + struct mlme_ext_priv *pmlmeext = NULL; + struct mlme_ext_info *pmlmeinfo = NULL; + _adapter *iface = NULL; + + RTW_INFO(FUNC_ADPT_FMT": stop=%d\n", FUNC_ADPT_ARG(padapter), stop); + + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = pmccobjpriv->iface[i]; + if (iface == NULL) + continue; + + if (stop) { + if (iface != padapter) + continue; + } + + mccadapriv = &iface->mcc_adapterpriv; + order = mccadapriv->order; + + if (!stop) + totalnum = MAX_MCC_NUM; + else + totalnum = 0xff; /* 0xff means stop */ + + pmlmeext = &iface->mlmeextpriv; + center_ch = rtw_get_center_ch(pmlmeext->cur_channel, pmlmeext->cur_bwmode, pmlmeext->cur_ch_offset); + pri_ch_idx = get_pri_ch_idx_by_adapter(center_ch, pmlmeext->cur_channel, pmlmeext->cur_bwmode, pmlmeext->cur_ch_offset); + bw = pmlmeext->cur_bwmode; + duration = mccadapriv->mcc_duration; + role = mccadapriv->role; + + incurch = _FALSE; + dis_sw_retry = _TRUE; + + /* STA/GC TX NULL data to inform AP/GC for ps mode */ + switch (role) { + case MCC_ROLE_GO: + case MCC_ROLE_AP: + distxnull = MCC_DISABLE_TX_NULL; + break; + case MCC_ROLE_GC: + set_channel_bwmode(iface, pmlmeext->cur_channel, pmlmeext->cur_ch_offset, pmlmeext->cur_bwmode); + distxnull = MCC_ENABLE_TX_NULL; + break; + case MCC_ROLE_STA: + distxnull = MCC_ENABLE_TX_NULL; + break; + } + + null_early_time = mccadapriv->null_early; + + c2hrpt = MCC_C2H_REPORT_ALL_STATUS; + tsfx = rtw_hal_get_port(iface); + update_parm = 0; + + SET_H2CCMD_MCC_CTRL_V2_ORDER(cmd, order); + SET_H2CCMD_MCC_CTRL_V2_TOTALNUM(cmd, totalnum); + SET_H2CCMD_MCC_CTRL_V2_CENTRAL_CH(cmd, center_ch); + SET_H2CCMD_MCC_CTRL_V2_PRIMARY_CH(cmd, pri_ch_idx); + SET_H2CCMD_MCC_CTRL_V2_BW(cmd, bw); + SET_H2CCMD_MCC_CTRL_V2_DURATION(cmd, duration); + SET_H2CCMD_MCC_CTRL_V2_ROLE(cmd, role); + SET_H2CCMD_MCC_CTRL_V2_INCURCH(cmd, incurch); + SET_H2CCMD_MCC_CTRL_V2_DIS_SW_RETRY(cmd, dis_sw_retry); + SET_H2CCMD_MCC_CTRL_V2_DISTXNULL(cmd, distxnull); + SET_H2CCMD_MCC_CTRL_V2_C2HRPT(cmd, c2hrpt); + SET_H2CCMD_MCC_CTRL_V2_TSFX(cmd, tsfx); + SET_H2CCMD_MCC_CTRL_V2_NULL_EARLY(cmd, null_early_time); + SET_H2CCMD_MCC_CTRL_V2_UPDATE_PARM(cmd, update_parm); + +#ifdef CONFIG_MCC_MODE_DEBUG + RTW_INFO("=========================\n"); + RTW_INFO(FUNC_ADPT_FMT" MCC INFO:\n", FUNC_ADPT_ARG(iface)); + RTW_INFO("cmd[0]:0x%02x\n", cmd[0]); + RTW_INFO("cmd[1]:0x%02x\n", cmd[1]); + RTW_INFO("cmd[2]:0x%02x\n", cmd[2]); + RTW_INFO("cmd[3]:0x%02x\n", cmd[3]); + RTW_INFO("cmd[4]:0x%02x\n", cmd[4]); + RTW_INFO("cmd[5]:0x%02x\n", cmd[5]); + RTW_INFO("cmd[6]:0x%02x\n", cmd[6]); + RTW_INFO("=========================\n"); +#endif /* CONFIG_MCC_MODE_DEBUG */ + + rtw_hal_fill_h2c_cmd(padapter, H2C_MCC_CTRL_V2, H2C_MCC_CTRL_LEN, cmd); + } +} + +#else +static void rtw_hal_set_mcc_ctrl_cmd_v1(PADAPTER padapter, u8 stop) +{ + u8 cmd[H2C_MCC_CTRL_LEN] = {0}, i = 0; + u8 order = 0, totalnum = 0, chidx = 0, bw = 0, bw40sc = 0, bw80sc = 0; + u8 duration = 0, role = 0, incurch = 0, rfetype = 0, distxnull = 0, c2hrpt = 0, chscan = 0; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + struct mcc_adapter_priv *mccadapriv = NULL; + struct mlme_ext_priv *pmlmeext = NULL; + struct mlme_ext_info *pmlmeinfo = NULL; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + _adapter *iface = NULL; + + RTW_INFO(FUNC_ADPT_FMT": stop=%d\n", FUNC_ADPT_ARG(padapter), stop); + + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = pmccobjpriv->iface[i]; + if (iface == NULL) + continue; + + if (stop) { + if (iface != padapter) + continue; + } + + mccadapriv = &iface->mcc_adapterpriv; + order = mccadapriv->order; + + if (!stop) + totalnum = MAX_MCC_NUM; + else + totalnum = 0xff; /* 0xff means stop */ + + pmlmeext = &iface->mlmeextpriv; + chidx = pmlmeext->cur_channel; + bw = pmlmeext->cur_bwmode; + bw40sc = pmlmeext->cur_ch_offset; + + /* decide 80 band width offset */ + if (bw == CHANNEL_WIDTH_80) { + u8 center_ch = rtw_get_center_ch(chidx, bw, bw40sc); + + if (center_ch > chidx) + bw80sc = HAL_PRIME_CHNL_OFFSET_LOWER; + else if (center_ch < chidx) + bw80sc = HAL_PRIME_CHNL_OFFSET_UPPER; + else + bw80sc = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + } else + bw80sc = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + + duration = mccadapriv->mcc_duration; + role = mccadapriv->role; + + incurch = _FALSE; + + if (IS_HARDWARE_TYPE_8812(padapter)) + rfetype = pHalData->rfe_type; /* RFETYPE (only for 8812)*/ + else + rfetype = 0; + + /* STA/GC TX NULL data to inform AP/GC for ps mode */ + switch (role) { + case MCC_ROLE_GO: + case MCC_ROLE_AP: + distxnull = MCC_DISABLE_TX_NULL; + break; + case MCC_ROLE_GC: + case MCC_ROLE_STA: + distxnull = MCC_ENABLE_TX_NULL; + break; + } + + c2hrpt = MCC_C2H_REPORT_ALL_STATUS; + chscan = MCC_CHIDX; + + SET_H2CCMD_MCC_CTRL_ORDER(cmd, order); + SET_H2CCMD_MCC_CTRL_TOTALNUM(cmd, totalnum); + SET_H2CCMD_MCC_CTRL_CHIDX(cmd, chidx); + SET_H2CCMD_MCC_CTRL_BW(cmd, bw); + SET_H2CCMD_MCC_CTRL_BW40SC(cmd, bw40sc); + SET_H2CCMD_MCC_CTRL_BW80SC(cmd, bw80sc); + SET_H2CCMD_MCC_CTRL_DURATION(cmd, duration); + SET_H2CCMD_MCC_CTRL_ROLE(cmd, role); + SET_H2CCMD_MCC_CTRL_INCURCH(cmd, incurch); + SET_H2CCMD_MCC_CTRL_RFETYPE(cmd, rfetype); + SET_H2CCMD_MCC_CTRL_DISTXNULL(cmd, distxnull); + SET_H2CCMD_MCC_CTRL_C2HRPT(cmd, c2hrpt); + SET_H2CCMD_MCC_CTRL_CHSCAN(cmd, chscan); + +#ifdef CONFIG_MCC_MODE_DEBUG + RTW_INFO("=========================\n"); + RTW_INFO(FUNC_ADPT_FMT" MCC INFO:\n", FUNC_ADPT_ARG(iface)); + RTW_INFO("cmd[0]:0x%02x\n", cmd[0]); + RTW_INFO("cmd[1]:0x%02x\n", cmd[1]); + RTW_INFO("cmd[2]:0x%02x\n", cmd[2]); + RTW_INFO("cmd[3]:0x%02x\n", cmd[3]); + RTW_INFO("cmd[4]:0x%02x\n", cmd[4]); + RTW_INFO("cmd[5]:0x%02x\n", cmd[5]); + RTW_INFO("cmd[6]:0x%02x\n", cmd[6]); + RTW_INFO("=========================\n"); +#endif /* CONFIG_MCC_MODE_DEBUG */ + + rtw_hal_fill_h2c_cmd(padapter, H2C_MCC_CTRL, H2C_MCC_CTRL_LEN, cmd); + } +} +#endif + +static void rtw_hal_set_mcc_ctrl_cmd(PADAPTER padapter, u8 stop) +{ + #ifdef CONFIG_MCC_MODE_V2 + /* new cmd 0x17 */ + rtw_hal_set_mcc_ctrl_cmd_v2(padapter, stop); + #else + /* old cmd 0x18 */ + rtw_hal_set_mcc_ctrl_cmd_v1(padapter, stop); + #endif +} + +static u8 check_mcc_support(PADAPTER adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 sta_linked_num = DEV_STA_LD_NUM(dvobj); + u8 starting_ap_num = DEV_AP_STARTING_NUM(dvobj); + u8 ap_num = DEV_AP_NUM(dvobj); + u8 ret = _FAIL; + + RTW_INFO("[MCC] sta_linked_num=%d, starting_ap_num=%d,ap_num=%d\n", + sta_linked_num, starting_ap_num, ap_num); + + /* case for sta + sta case */ + if (sta_linked_num == MAX_MCC_NUM) { + ret = _SUCCESS; + goto exit; + } + + /* case for starting AP + linked sta */ + if ((starting_ap_num + sta_linked_num) == MAX_MCC_NUM) { + ret = _SUCCESS; + goto exit; + } + + /* case for started AP + linked sta */ + if ((ap_num + sta_linked_num) == MAX_MCC_NUM) { + ret = _SUCCESS; + goto exit; + } + +exit: + return ret; +} + +static void rtw_hal_mcc_start_prehdl(PADAPTER padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface = NULL; + struct mcc_adapter_priv *mccadapriv = NULL; + u8 i = 1; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + mccadapriv->role = MCC_ROLE_MAX; + } + +#ifdef CONFIG_RTL8822C + if (IS_HARDWARE_TYPE_8822C(padapter)) { + HAL_DATA_TYPE *hal = GET_HAL_DATA(padapter); + struct dm_struct *dm = &hal->odmpriv; + + odm_cmn_info_update(dm, ODM_CMNINFO_IS_DOWNLOAD_FW, hal->bFWReady); + } +#endif +} + +static u8 rtw_hal_set_mcc_start_setting(PADAPTER padapter, u8 status) +{ + u8 ret = _SUCCESS, enable_tsf_auto_sync = _FALSE; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + + if (pwrpriv->pwr_mode != PS_MODE_ACTIVE) { + rtw_warn_on(1); + RTW_INFO("PS mode is not active before start mcc, force exit ps mode\n"); + LeaveAllPowerSaveModeDirect(padapter); + } + + if (check_mcc_support(padapter) == _FAIL) { + ret = _FAIL; + goto exit; + } + + rtw_hal_mcc_start_prehdl(padapter); + + /* configure mcc switch channel setting */ + rtw_hal_config_mcc_switch_channel_setting(padapter); + + if (rtw_hal_decide_mcc_role(padapter) == _FAIL) { + ret = _FAIL; + goto exit; + } + + /* set mcc status to indicate process mcc start setting */ + rtw_hal_set_mcc_status(padapter, MCC_STATUS_PROCESS_MCC_START_SETTING); + + /* only download rsvd page for connect */ + if (status == MCC_SETCMD_STATUS_START_CONNECT) { + /* download mcc rsvd page */ + rtw_hal_set_fw_mcc_rsvd_page(padapter); + rtw_hal_set_mcc_rsvdpage_cmd(padapter); + } + + /* configure time setting */ + rtw_hal_set_mcc_time_setting_cmd(padapter); + +#ifndef CONFIG_MCC_MODE_V2 + /* IQK value offload */ + rtw_hal_set_mcc_IQK_offload_cmd(padapter); +#endif + + /* set mac id to fw */ + rtw_hal_set_mcc_macid_cmd(padapter); +#ifdef CONFIG_HW_P0_TSF_SYNC + if (dvobj->p0_tsf.sync_port != MAX_HW_PORT ) { + /* disable tsf auto sync */ + RTW_INFO("[MCC] disable HW TSF sync\n"); + rtw_hal_set_hwreg(padapter, HW_VAR_TSF_AUTO_SYNC, &enable_tsf_auto_sync); + } else { + RTW_INFO("[MCC] already disable HW TSF sync\n"); + } +#endif + /* set mcc parameter */ + rtw_hal_set_mcc_ctrl_cmd(padapter, _FALSE); + +exit: + return ret; +} + +static void rtw_hal_set_mcc_stop_setting(PADAPTER padapter, u8 status) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &dvobj->mcc_objpriv; + _adapter *iface = NULL; + struct mcc_adapter_priv *mccadapriv = NULL; + u8 i = 0; + /* + * when adapter disconnect, stop mcc mod + * total=0xf means stop mcc mode + */ + + switch (status) { + default: + /* let fw switch to other interface channel */ + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = mccobjpriv->iface[i]; + if (iface == NULL) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + + /* use other interface to set cmd */ + if (iface != padapter) { + rtw_hal_set_mcc_ctrl_cmd(iface, _TRUE); + break; + } + } + break; + } +} + +static void rtw_hal_mcc_status_hdl(PADAPTER padapter, u8 status) +{ + switch (status) { + case MCC_SETCMD_STATUS_STOP_DISCONNECT: + rtw_hal_clear_mcc_status(padapter, MCC_STATUS_NEED_MCC | MCC_STATUS_DOING_MCC); + break; + case MCC_SETCMD_STATUS_STOP_SCAN_START: + rtw_hal_set_mcc_status(padapter, MCC_STATUS_NEED_MCC); + rtw_hal_clear_mcc_status(padapter, MCC_STATUS_DOING_MCC); + break; + + case MCC_SETCMD_STATUS_START_CONNECT: + case MCC_SETCMD_STATUS_START_SCAN_DONE: + rtw_hal_set_mcc_status(padapter, MCC_STATUS_NEED_MCC | MCC_STATUS_DOING_MCC); + break; + default: + RTW_INFO(FUNC_ADPT_FMT" error status(%d)\n", FUNC_ADPT_ARG(padapter), status); + break; + } +} + +static void rtw_hal_mcc_stop_posthdl(PADAPTER padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + struct mcc_adapter_priv *mccadapriv = NULL; + _adapter *iface = NULL; + PHAL_DATA_TYPE hal; + u8 i = 0; + u8 enable_rx_bar = _FALSE; + + hal = GET_HAL_DATA(padapter); + + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = mccobjpriv->iface[i]; + if (iface == NULL) + continue; + + /* release network queue */ + rtw_netif_wake_queue(iface->pnetdev); + mccadapriv = &iface->mcc_adapterpriv; + mccadapriv->mcc_tx_bytes_from_kernel = 0; + mccadapriv->mcc_last_tx_bytes_from_kernel = 0; + mccadapriv->mcc_tx_bytes_to_port = 0; + + if (mccadapriv->role == MCC_ROLE_GO) + rtw_hal_mcc_remove_go_p2p_ie(iface); + +#ifdef CONFIG_TDLS + if (MLME_IS_STA(iface)) { + if (mccadapriv->backup_tdls_en) { + rtw_enable_tdls_func(iface); + RTW_INFO("%s: Disable MCC, Enable TDLS\n", __func__); + mccadapriv->backup_tdls_en = _FALSE; + } + } +#endif /* CONFIG_TDLS */ + + mccadapriv->role = MCC_ROLE_MAX; + mccobjpriv->iface[i] = NULL; + } + + /* force switch channel */ + hal->current_channel = 0; + hal->current_channel_bw = CHANNEL_WIDTH_MAX; + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + rtw_hal_mcc_cfg_phydm(padapter, MCC_CFG_PHYDM_STOP, NULL); + #endif + +#ifdef CONFIG_RTL8822C + if (IS_HARDWARE_TYPE_8822C(padapter)) { + HAL_DATA_TYPE *hal = GET_HAL_DATA(padapter); + struct dm_struct *dm = &hal->odmpriv; + + odm_cmn_info_update(dm, ODM_CMNINFO_IS_DOWNLOAD_FW, _FALSE); + } +#endif +} + +static void rtw_hal_mcc_start_posthdl(PADAPTER padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + struct mcc_adapter_priv *mccadapriv = NULL; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + _adapter *iface = NULL; + u8 i = 0, order = 0; + u8 enable_rx_bar = _TRUE; + + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = mccobjpriv->iface[i]; + if (iface == NULL) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + if (mccadapriv->role == MCC_ROLE_MAX) + continue; + + mccadapriv->mcc_tx_bytes_from_kernel = 0; + mccadapriv->mcc_last_tx_bytes_from_kernel = 0; + mccadapriv->mcc_tx_bytes_to_port = 0; + +#ifdef CONFIG_TDLS + if (MLME_IS_STA(iface)) { + if (rtw_is_tdls_enabled(iface)) { + mccadapriv->backup_tdls_en = _TRUE; + rtw_disable_tdls_func(iface, _TRUE); + RTW_INFO("%s: Enable MCC, Disable TDLS\n", __func__); + } + } +#endif /* CONFIG_TDLS */ + } + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + rtw_hal_mcc_cfg_phydm(padapter, MCC_CFG_PHYDM_START, NULL); + #endif +} + +/* + * rtw_hal_set_mcc_setting - set mcc setting + * @padapter: currnet padapter to stop/start MCC + * @stop: stop mcc or not + * @return val: 1 for SUCCESS, 0 for fail + */ +static u8 rtw_hal_set_mcc_setting(PADAPTER padapter, u8 status) +{ + u8 ret = _FAIL; + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + u8 stop = (status < MCC_SETCMD_STATUS_START_CONNECT) ? _TRUE : _FALSE; + systime start_time = rtw_get_current_time(); + + RTW_INFO("===> "FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + rtw_sctx_init(&pmccobjpriv->mcc_sctx, MCC_EXPIRE_TIME); + pmccobjpriv->mcc_c2h_status = MCC_RPT_MAX; + + if (stop == _FALSE) { + /* handle mcc start */ + if (rtw_hal_set_mcc_start_setting(padapter, status) == _FAIL) + goto exit; + + /* wait for C2H */ + if (!rtw_sctx_wait(&pmccobjpriv->mcc_sctx, __func__)) + RTW_INFO(FUNC_ADPT_FMT": wait for mcc start C2H time out\n", FUNC_ADPT_ARG(padapter)); + else + ret = _SUCCESS; + + if (ret == _SUCCESS) { + RTW_INFO(FUNC_ADPT_FMT": mcc start sucecssfully\n", FUNC_ADPT_ARG(padapter)); + rtw_hal_mcc_status_hdl(padapter, status); + rtw_hal_mcc_start_posthdl(padapter); + } + } else { + + /* set mcc status to indicate process mcc start setting */ + rtw_hal_set_mcc_status(padapter, MCC_STATUS_PROCESS_MCC_STOP_SETTING); + + /* handle mcc stop */ + rtw_hal_set_mcc_stop_setting(padapter, status); + + /* wait for C2H */ + if (!rtw_sctx_wait(&pmccobjpriv->mcc_sctx, __func__)) + RTW_INFO(FUNC_ADPT_FMT": wait for mcc stop C2H time out\n", FUNC_ADPT_ARG(padapter)); + else { + ret = _SUCCESS; + rtw_hal_mcc_status_hdl(padapter, status); + rtw_hal_mcc_stop_posthdl(padapter); + } + } + +exit: + /* clear mcc status */ + rtw_hal_clear_mcc_status(padapter + , MCC_STATUS_PROCESS_MCC_START_SETTING | MCC_STATUS_PROCESS_MCC_STOP_SETTING); + + RTW_INFO(FUNC_ADPT_FMT" in %dms <===\n" + , FUNC_ADPT_ARG(padapter), rtw_get_passing_time_ms(start_time)); + return ret; +} + +/** + * rtw_hal_mcc_check_case_not_limit_traffic - handler flow ctrl for special case + * @cur_iface: fw stay channel setting of this iface + * @next_iface: fw will swich channel setting of this iface + */ +static void rtw_hal_mcc_check_case_not_limit_traffic(PADAPTER cur_iface, PADAPTER next_iface) +{ + u8 cur_bw = cur_iface->mlmeextpriv.cur_bwmode; + u8 next_bw = next_iface->mlmeextpriv.cur_bwmode; + + /* for both interface are VHT80, doesn't limit_traffic according to iperf results */ + if (cur_bw == CHANNEL_WIDTH_80 && next_bw == CHANNEL_WIDTH_80) { + cur_iface->mcc_adapterpriv.mcc_tp_limit = _FALSE; + next_iface->mcc_adapterpriv.mcc_tp_limit = _FALSE; + } +} + + +/** + * rtw_hal_mcc_sw_ch_fw_notify_hdl - handler flow ctrl + */ +static void rtw_hal_mcc_sw_ch_fw_notify_hdl(PADAPTER padapter) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(pdvobjpriv->mcc_objpriv); + struct mcc_adapter_priv *cur_mccadapriv = NULL, *next_mccadapriv = NULL; + _adapter *iface = NULL, *cur_iface = NULL, *next_iface = NULL; + struct registry_priv *preg = &padapter->registrypriv; + u8 cur_op_ch = pdvobjpriv->oper_channel; + u8 i = 0, iface_num = pdvobjpriv->iface_nums, cur_order = 0, next_order = 0; + static u8 cnt = 1; + u32 single_tx_cri = preg->rtw_mcc_single_tx_cri; + + for (i = 0; i < iface_num; i++) { + iface = pdvobjpriv->padapters[i]; + if (iface == NULL) + continue; + + if (cur_op_ch == iface->mlmeextpriv.cur_channel) { + cur_iface = iface; + cur_mccadapriv = &cur_iface->mcc_adapterpriv; + cur_order = cur_mccadapriv->order; + next_order = (cur_order + 1) % iface_num; + next_iface = pmccobjpriv->iface[next_order]; + next_mccadapriv = &next_iface->mcc_adapterpriv; + break; + } + } + + if (cur_iface == NULL || next_iface == NULL) { + RTW_ERR("cur_iface=%p,next_iface=%p\n", cur_iface, next_iface); + rtw_warn_on(1); + return; + } + + /* check other interface tx busy traffic or not under every 2 switch channel notify(Mbits/100ms) */ + if (cnt == 2) { + cur_mccadapriv->mcc_tp = (cur_mccadapriv->mcc_tx_bytes_from_kernel + - cur_mccadapriv->mcc_last_tx_bytes_from_kernel) * 10 * 8 / 1024 / 1024; + cur_mccadapriv->mcc_last_tx_bytes_from_kernel = cur_mccadapriv->mcc_tx_bytes_from_kernel; + + next_mccadapriv->mcc_tp = (next_mccadapriv->mcc_tx_bytes_from_kernel + - next_mccadapriv->mcc_last_tx_bytes_from_kernel) * 10 * 8 / 1024 / 1024; + next_mccadapriv->mcc_last_tx_bytes_from_kernel = next_mccadapriv->mcc_tx_bytes_from_kernel; + + cnt = 1; + } else + cnt = 2; + + /* check single TX or cuncurrnet TX */ + if (next_mccadapriv->mcc_tp < single_tx_cri) { + /* single TX, does not stop */ + cur_mccadapriv->mcc_tx_stop = _FALSE; + cur_mccadapriv->mcc_tp_limit = _FALSE; + } else { + /* concurrent TX, stop */ + cur_mccadapriv->mcc_tx_stop = _TRUE; + cur_mccadapriv->mcc_tp_limit = _TRUE; + } + + if (cur_mccadapriv->mcc_tp < single_tx_cri) { + next_mccadapriv->mcc_tx_stop = _FALSE; + next_mccadapriv->mcc_tp_limit = _FALSE; + } else { + next_mccadapriv->mcc_tx_stop = _FALSE; + next_mccadapriv->mcc_tp_limit = _TRUE; + next_mccadapriv->mcc_tx_bytes_to_port = 0; + } + + /* stop current iface kernel queue or not */ + if (cur_mccadapriv->mcc_tx_stop) + rtw_netif_stop_queue(cur_iface->pnetdev); + else + rtw_netif_wake_queue(cur_iface->pnetdev); + + /* stop next iface kernel queue or not */ + if (next_mccadapriv->mcc_tx_stop) + rtw_netif_stop_queue(next_iface->pnetdev); + else + rtw_netif_wake_queue(next_iface->pnetdev); + + /* start xmit tasklet */ + rtw_os_xmit_schedule(next_iface); + + rtw_hal_mcc_check_case_not_limit_traffic(cur_iface, next_iface); + + if (0) { + RTW_INFO("order:%d, mcc_tx_stop:%d, mcc_tp:%d\n", + cur_mccadapriv->order, cur_mccadapriv->mcc_tx_stop, cur_mccadapriv->mcc_tp); + dump_os_queue(0, cur_iface); + RTW_INFO("order:%d, mcc_tx_stop:%d, mcc_tp:%d\n", + next_mccadapriv->order, next_mccadapriv->mcc_tx_stop, next_mccadapriv->mcc_tp); + dump_os_queue(0, next_iface); + } +} + +static void rtw_hal_mcc_update_noa_start_time_hdl(PADAPTER padapter, u8 buflen, u8 *tmpBuf) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(pdvobjpriv->mcc_objpriv); + struct mcc_adapter_priv *pmccadapriv = NULL; + PADAPTER iface = NULL; + u8 i = 0; + u8 policy_idx = pmccobjpriv->policy_index; + u8 noa_tsf_sync_offset = mcc_switch_channel_policy_table[policy_idx][MCC_TSF_SYNC_OFFSET_IDX]; + u8 noa_start_time_offset = mcc_switch_channel_policy_table[policy_idx][MCC_START_TIME_OFFSET_IDX]; + + for (i = 0; i < pdvobjpriv->iface_nums; i++) { + iface = pdvobjpriv->padapters[i]; + if (iface == NULL) + continue; + + pmccadapriv = &iface->mcc_adapterpriv; + if (pmccadapriv->role == MCC_ROLE_MAX) + continue; + + /* GO & channel match */ + if (pmccadapriv->role == MCC_ROLE_GO) { + /* convert GO TBTT from FW to noa_start_time(TU convert to mircosecond) */ + pmccadapriv->noa_start_time = RTW_GET_LE32(tmpBuf + 2) + noa_start_time_offset * TU; + + if (0) { + RTW_INFO("TBTT:0x%02x\n", RTW_GET_LE32(tmpBuf + 2)); + RTW_INFO("noa_tsf_sync_offset:%d, noa_start_time_offset:%d\n", noa_tsf_sync_offset, noa_start_time_offset); + RTW_INFO(FUNC_ADPT_FMT"buf=0x%02x:0x%02x:0x%02x:0x%02x, noa_start_time=0x%02x\n" + , FUNC_ADPT_ARG(iface) + , tmpBuf[2] + , tmpBuf[3] + , tmpBuf[4] + , tmpBuf[5] + ,pmccadapriv->noa_start_time); + } + + rtw_hal_mcc_update_go_p2p_ie(iface); + + break; + } + } + +} + +static u8 mcc_get_reg_hdl(PADAPTER adapter, const u8 *val) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + _adapter *cur_iface = NULL; + u8 ret = _SUCCESS; + u8 cur_order = 0; + #ifdef CONFIG_RTL8822C + u16 dbg_reg[DBG_MCC_REG_NUM] = {0x4d4,0x522,0x1d70}; + #else + u16 dbg_reg[DBG_MCC_REG_NUM] = {0x4d4,0x522,0xc50,0xe50}; + #endif + u16 dbg_rf_reg[DBG_MCC_RF_REG_NUM] = {0x18}; + u8 i; + u32 reg_val; + u8 path = 0, path_nums = 0; + + if (!rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) { + ret = _FAIL; + goto exit; + } + + if (!val) + cur_order = 0xff; + else + cur_order = *val; + + if (cur_order >= MAX_MCC_NUM && cur_order != 0xff) { + RTW_ERR("%s: cur_order=%d\n", __func__, cur_order); + ret = _FAIL; + goto exit; + } + + path_nums = hal_spec->rf_reg_path_num; + if (cur_order == 0xff) + cur_iface = adapter; + else + cur_iface = mccobjpriv->iface[cur_order]; + + if (!cur_iface) { + RTW_ERR("%s: cur_iface = NULL, cur_order=%d\n", __func__, cur_order); + ret = _FAIL; + goto exit; + } + + _enter_critical_mutex(&mccobjpriv->mcc_dbg_reg_mutex, NULL); + if (!RTW_CANNOT_IO(adapter)) { + /* RTW_INFO("=================================\n"); + RTW_INFO(ADPT_FMT": cur_order:%d\n", ADPT_ARG(cur_iface), cur_order); */ + + for (i = 0; i < ARRAY_SIZE(dbg_reg); i++) { + reg_val = rtw_read32(adapter, dbg_reg[i]); + mccobjpriv->dbg_reg[i] = dbg_reg[i]; + mccobjpriv->dbg_reg_val[i] = reg_val; + /* RTW_PRINT("REG_%X:0x%08x\n", dbg_reg[i], reg_val); */ + } + for (i = 0; i < ARRAY_SIZE(dbg_rf_reg); i++) { + for (path = 0; path < path_nums; path++) { + reg_val = rtw_hal_read_rfreg(adapter, path, dbg_rf_reg[i], 0xffffffff); + /* RTW_PRINT("RF_PATH_%d_REG_%X:0x%08x\n", + path, dbg_rf_reg[i], reg_val); */ + mccobjpriv->dbg_rf_reg[i] = dbg_rf_reg[i]; + mccobjpriv->dbg_rf_reg_val[i][path] = reg_val; + } + } + } + _exit_critical_mutex(&mccobjpriv->mcc_dbg_reg_mutex, NULL); + +exit: + return ret; +} + +static u8 mcc_get_reg_cmd(_adapter *adapter, u8 cur_order) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 *mcc_cur_order = NULL; + u8 res = _SUCCESS; + + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + mcc_cur_order = rtw_zmalloc(sizeof(u8)); + if (mcc_cur_order == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = MCC_CMD_WK_CID; + pdrvextra_cmd_parm->type = MCC_GET_DBG_REG_WK_CID; + pdrvextra_cmd_parm->size = 1; + pdrvextra_cmd_parm->pbuf = mcc_cur_order; + + _rtw_memcpy(mcc_cur_order, &cur_order, 1); + + init_h2fwcmd_w_parm_no_rsp(cmdobj, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + +exit: + return res; +} + +static void rtw_hal_mcc_rpt_tsf_hdl(PADAPTER padapter, u8 buflen, u8 *tmpBuf) +{ + struct dvobj_priv *dvobjpriv = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + struct submit_ctx *mcc_tsf_req_sctx = &mccobjpriv->mcc_tsf_req_sctx; + struct mcc_adapter_priv *mccadapriv = NULL; + _adapter *iface = NULL; + u8 order = 0; + + order = mccobjpriv->mcc_tsf_req_sctx_order; + iface = mccobjpriv->iface[order]; + mccadapriv = &iface->mcc_adapterpriv; + mccadapriv->tsf = RTW_GET_LE64(tmpBuf + 2); + + + if (0) + RTW_INFO(FUNC_ADPT_FMT" TSF(order:%d):0x%02llx\n", FUNC_ADPT_ARG(iface), mccadapriv->order, mccadapriv->tsf); + + if (mccadapriv->order == (MAX_MCC_NUM - 1)) + rtw_sctx_done(&mcc_tsf_req_sctx); + else + mccobjpriv->mcc_tsf_req_sctx_order ++; + +} + +/** + * rtw_hal_mcc_c2h_handler - mcc c2h handler + */ +void rtw_hal_mcc_c2h_handler(PADAPTER padapter, u8 buflen, u8 *tmpBuf) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + struct submit_ctx *mcc_sctx = &pmccobjpriv->mcc_sctx; + _adapter *cur_adapter = NULL; + u8 cur_ch = 0, cur_bw = 0, cur_ch_offset = 0; + _irqL irqL; + + /* RTW_INFO("[length]=%d, [C2H data]="MAC_FMT"\n", buflen, MAC_ARG(tmpBuf)); */ + /* To avoid reg is set, but driver recive c2h to set wrong oper_channel */ + if (MCC_RPT_STOPMCC == pmccobjpriv->mcc_c2h_status) { + RTW_INFO(FUNC_ADPT_FMT" MCC alread stops return\n", FUNC_ADPT_ARG(padapter)); + return; + } + + _enter_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + pmccobjpriv->mcc_c2h_status = tmpBuf[0]; + pmccobjpriv->current_order = tmpBuf[1]; + cur_adapter = pmccobjpriv->iface[pmccobjpriv->current_order]; + cur_ch = cur_adapter->mlmeextpriv.cur_channel; + cur_bw = cur_adapter->mlmeextpriv.cur_bwmode; + cur_ch_offset = cur_adapter->mlmeextpriv.cur_ch_offset; + rtw_set_oper_ch(cur_adapter, cur_ch); + rtw_set_oper_bw(cur_adapter, cur_bw); + rtw_set_oper_choffset(cur_adapter, cur_ch_offset); + _exit_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + + if (0) + RTW_INFO("%d,order:%d,TSF:0x%llx\n", tmpBuf[0], tmpBuf[1], RTW_GET_LE64(tmpBuf + 2)); + + switch (pmccobjpriv->mcc_c2h_status) { + case MCC_RPT_SUCCESS: + _enter_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + pmccobjpriv->cur_mcc_success_cnt++; + rtw_hal_mcc_upadate_chnl_bw(cur_adapter, cur_ch, cur_ch_offset, cur_bw, _FALSE); + mcc_get_reg_cmd(padapter, pmccobjpriv->current_order); + _exit_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + break; + case MCC_RPT_TXNULL_FAIL: + RTW_INFO("[MCC] TXNULL FAIL\n"); + break; + case MCC_RPT_STOPMCC: + RTW_INFO("[MCC] MCC stop\n"); + pmccobjpriv->mcc_c2h_status = MCC_RPT_STOPMCC; + rtw_hal_mcc_upadate_chnl_bw(cur_adapter, cur_ch, cur_ch_offset, cur_bw, _TRUE); + rtw_sctx_done(&mcc_sctx); + break; + case MCC_RPT_READY: + _enter_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + /* initialize counter & time */ + pmccobjpriv->mcc_launch_time = rtw_get_current_time(); + pmccobjpriv->mcc_c2h_status = MCC_RPT_READY; + pmccobjpriv->cur_mcc_success_cnt = 0; + pmccobjpriv->prev_mcc_success_cnt = 0; + pmccobjpriv->mcc_tolerance_time = MCC_TOLERANCE_TIME; + _exit_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + + RTW_INFO("[MCC] MCC ready\n"); + rtw_sctx_done(&mcc_sctx); + break; + case MCC_RPT_SWICH_CHANNEL_NOTIFY: + rtw_hal_mcc_sw_ch_fw_notify_hdl(padapter); + break; + case MCC_RPT_UPDATE_NOA_START_TIME: + rtw_hal_mcc_update_noa_start_time_hdl(padapter, buflen, tmpBuf); + break; + case MCC_RPT_TSF: + _enter_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + rtw_hal_mcc_rpt_tsf_hdl(padapter, buflen, tmpBuf); + _exit_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + break; + default: + /* RTW_INFO("[MCC] Other MCC status(%d)\n", pmccobjpriv->mcc_c2h_status); */ + break; + } +} + +void rtw_hal_mcc_update_parameter(PADAPTER padapter, u8 force_update) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + u8 cmd[H2C_MCC_TIME_SETTING_LEN] = {0}; + u8 swchannel_early_time = MCC_SWCH_FW_EARLY_TIME; + u8 ap_num = DEV_AP_NUM(dvobj); + + if (ap_num == 0) { + u8 need_update = _FALSE; + u8 start_time_offset = 0, interval = 0, duration = 0; + + need_update = rtw_hal_mcc_update_timing_parameters(padapter, force_update); + + if (need_update == _FALSE) + return; + + start_time_offset = mccobjpriv->start_time; + interval = mccobjpriv->interval; + duration = mccobjpriv->iface[0]->mcc_adapterpriv.mcc_duration; + + SET_H2CCMD_MCC_TIME_SETTING_START_TIME(cmd, start_time_offset); + SET_H2CCMD_MCC_TIME_SETTING_INTERVAL(cmd, interval); + SET_H2CCMD_MCC_TIME_SETTING_EARLY_SWITCH_RPT(cmd, swchannel_early_time); + SET_H2CCMD_MCC_TIME_SETTING_UPDATE(cmd, _TRUE); + SET_H2CCMD_MCC_TIME_SETTING_ORDER0_DURATION(cmd, duration); + } else { + PADAPTER order0_iface = NULL; + PADAPTER order1_iface = NULL; + u8 policy_idx = mccobjpriv->policy_index; + u8 duration = mcc_switch_channel_policy_table[policy_idx][MCC_DURATION_IDX]; + u8 tsf_sync_offset = mcc_switch_channel_policy_table[policy_idx][MCC_TSF_SYNC_OFFSET_IDX]; + u8 start_time_offset = mcc_switch_channel_policy_table[policy_idx][MCC_START_TIME_OFFSET_IDX]; + u8 interval = mcc_switch_channel_policy_table[policy_idx][MCC_INTERVAL_IDX]; + u8 guard_offset0 = mcc_switch_channel_policy_table[policy_idx][MCC_GUARD_OFFSET0_IDX]; + u8 guard_offset1 = mcc_switch_channel_policy_table[policy_idx][MCC_GUARD_OFFSET1_IDX]; + u8 order0_duration = 0; + u8 i = 0; + enum _hw_port tsf_bsae_port = MAX_HW_PORT; + enum _hw_port tsf_sync_port = MAX_HW_PORT; + + RTW_INFO("%s: policy_idx=%d\n", __func__, policy_idx); + + order0_iface = mccobjpriv->iface[0]; + order1_iface = mccobjpriv->iface[1]; + + /* GO/AP is order 0, GC/STA is order 1 */ + order0_duration = order0_iface->mcc_adapterpriv.mcc_duration = interval - duration; + order0_iface->mcc_adapterpriv.mcc_duration = duration; + + tsf_bsae_port = rtw_hal_get_port(order1_iface); + tsf_sync_port = rtw_hal_get_port(order0_iface); + + /* update IE */ + for (i = 0; i < dvobj->iface_nums; i++) { + PADAPTER iface = NULL; + struct mcc_adapter_priv *mccadapriv = NULL; + + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + if (mccadapriv->role == MCC_ROLE_MAX) + continue; + + if (mccadapriv->role == MCC_ROLE_GO) + rtw_hal_mcc_update_go_p2p_ie(iface); + } + + /* update H2C cmd */ + /* FW set enable */ + SET_H2CCMD_MCC_TIME_SETTING_FW_EN(cmd, _TRUE); + /* TSF Sync offset */ + SET_H2CCMD_MCC_TIME_SETTING_TSF_SYNC_OFFSET(cmd, tsf_sync_offset); + /* start time offset */ + SET_H2CCMD_MCC_TIME_SETTING_START_TIME(cmd, (start_time_offset + guard_offset0)); + /* interval */ + SET_H2CCMD_MCC_TIME_SETTING_INTERVAL(cmd, interval); + /* Early time to inform driver by C2H before switch channel */ + SET_H2CCMD_MCC_TIME_SETTING_EARLY_SWITCH_RPT(cmd, swchannel_early_time); + /* Port0 sync from Port1, not support multi-port */ + SET_H2CCMD_MCC_TIME_SETTING_ORDER_BASE(cmd, tsf_bsae_port); + SET_H2CCMD_MCC_TIME_SETTING_ORDER_SYNC(cmd, tsf_sync_port); + SET_H2CCMD_MCC_TIME_SETTING_UPDATE(cmd, _TRUE); + SET_H2CCMD_MCC_TIME_SETTING_ORDER0_DURATION(cmd, order0_duration); + } + + rtw_hal_fill_h2c_cmd(padapter, H2C_MCC_TIME_SETTING, H2C_MCC_TIME_SETTING_LEN, cmd); +} + +/** + * rtw_hal_mcc_sw_status_check - check mcc swich channel status + * @padapter: primary adapter + */ +void rtw_hal_mcc_sw_status_check(PADAPTER padapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); + struct mcc_adapter_priv *mccadapriv = NULL; + _adapter *iface = NULL; + u8 cur_cnt = 0, prev_cnt = 0, diff_cnt = 0, check_ret = _FAIL, threshold = 0; + u8 policy_idx = pmccobjpriv->policy_index; + u8 noa_enable = _FALSE; + u8 i = 0; + _irqL irqL; + u8 ap_num = DEV_AP_NUM(dvobj); + +/* #define MCC_RESTART 1 */ + + if (!MCC_EN(padapter)) + return; + + _enter_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) { + + /* check noa enable or not */ + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + if (mccadapriv->role == MCC_ROLE_MAX) + continue; + + if (iface->wdinfo.p2p_ps_mode == P2P_PS_NOA) { + noa_enable = _TRUE; + break; + } + } + + if (!noa_enable && ap_num == 0) + rtw_hal_mcc_update_parameter(padapter, _FALSE); + + threshold = pmccobjpriv->mcc_stop_threshold; + + if (pwrpriv->pwr_mode != PS_MODE_ACTIVE) { + rtw_warn_on(1); + RTW_INFO("PS mode is not active under mcc, force exit ps mode\n"); + LeaveAllPowerSaveModeDirect(padapter); + } + + if (rtw_get_passing_time_ms(pmccobjpriv->mcc_launch_time) > 2000) { + _enter_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + + cur_cnt = pmccobjpriv->cur_mcc_success_cnt; + prev_cnt = pmccobjpriv->prev_mcc_success_cnt; + if (cur_cnt < prev_cnt) + diff_cnt = (cur_cnt + 255) - prev_cnt; + else + diff_cnt = cur_cnt - prev_cnt; + + if (diff_cnt < threshold) { + pmccobjpriv->mcc_tolerance_time--; + RTW_INFO("%s: diff_cnt:%d, tolerance_time:%d\n", + __func__, diff_cnt, pmccobjpriv->mcc_tolerance_time); + } else + pmccobjpriv->mcc_tolerance_time = MCC_TOLERANCE_TIME; + + pmccobjpriv->prev_mcc_success_cnt = pmccobjpriv->cur_mcc_success_cnt; + + if (pmccobjpriv->mcc_tolerance_time != 0) + check_ret = _SUCCESS; + + _exit_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + + if (check_ret != _SUCCESS) { + RTW_INFO("============ MCC swich channel check fail (%d)=============\n", diff_cnt); + /* restart MCC */ + #ifdef MCC_RESTART + rtw_hal_set_mcc_setting(padapter, MCC_SETCMD_STATUS_STOP_DISCONNECT); + rtw_hal_set_mcc_setting(padapter, MCC_SETCMD_STATUS_START_CONNECT); + #endif /* MCC_RESTART */ + } + } else { + _enter_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + pmccobjpriv->prev_mcc_success_cnt = pmccobjpriv->cur_mcc_success_cnt; + _exit_critical_bh(&pmccobjpriv->mcc_lock, &irqL); + } + + } + _exit_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); +} + +/** + * rtw_hal_mcc_change_scan_flag - change scan flag under mcc + * + * MCC mode under sitesurvey goto AP channel to tx bcn & data + * MCC mode under sitesurvey doesn't support TX data for station mode (FW not support) + * + * @padapter: the adapter to be change scan flag + * @ch: pointer to rerurn ch + * @bw: pointer to rerurn bw + * @offset: pointer to rerurn offset + */ +u8 rtw_hal_mcc_change_scan_flag(PADAPTER padapter, u8 *ch, u8 *bw, u8 *offset) +{ + u8 need_ch_setting_union = _TRUE, i = 0, flags = 0, back_op = _FALSE; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_adapter_priv *mccadapriv = NULL; + struct mlme_ext_priv *mlmeext = NULL; + _adapter *iface = NULL; + + if (!MCC_EN(padapter)) + goto exit; + + if (!rtw_hal_check_mcc_status(padapter, MCC_STATUS_NEED_MCC)) + goto exit; + + /* disable PS_ANNC & TX_RESUME for all interface */ + /* ToDo: TX_RESUME by interface in SCAN_BACKING_OP */ + mlmeext = &padapter->mlmeextpriv; + + flags = mlmeext_scan_backop_flags(mlmeext); + if (mlmeext_chk_scan_backop_flags(mlmeext, SS_BACKOP_PS_ANNC)) + flags &= ~SS_BACKOP_PS_ANNC; + + if (mlmeext_chk_scan_backop_flags(mlmeext, SS_BACKOP_TX_RESUME)) + flags &= ~SS_BACKOP_TX_RESUME; + + mlmeext_assign_scan_backop_flags(mlmeext, flags); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (!iface) + continue; + + mlmeext = &iface->mlmeextpriv; + + if (MLME_IS_GO(iface) || MLME_IS_AP(iface)) + back_op = _TRUE; + else if (MLME_IS_GC(iface) && (iface != padapter)) + /* switch to another linked interface(GO) to receive beacon to avoid no beacon disconnect */ + back_op = _TRUE; + else if (MLME_IS_STA(iface) && MLME_IS_ASOC(iface) && (iface != padapter)) + /* switch to another linked interface(STA) to receive beacon to avoid no beacon disconnect */ + back_op = _TRUE; + else { + /* bypass non-linked/non-linking interface/scan interface */ + continue; + } + + if (back_op) { + *ch = mlmeext->cur_channel; + *bw = mlmeext->cur_bwmode; + *offset = mlmeext->cur_ch_offset; + need_ch_setting_union = _FALSE; + } + } +exit: + return need_ch_setting_union; +} + +/** + * rtw_hal_mcc_calc_tx_bytes_from_kernel - calculte tx bytes from kernel to check concurrent tx or not + * @padapter: the adapter to be record tx bytes + * @len: data len + */ +inline void rtw_hal_mcc_calc_tx_bytes_from_kernel(PADAPTER padapter, u32 len) +{ + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + + if (MCC_EN(padapter)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) { + pmccadapriv->mcc_tx_bytes_from_kernel += len; + if (0) + RTW_INFO("%s(order:%d): mcc tx bytes from kernel:%lld\n" + , __func__, pmccadapriv->order, pmccadapriv->mcc_tx_bytes_from_kernel); + } + } +} + +/** + * rtw_hal_mcc_calc_tx_bytes_to_port - calculte tx bytes to write port in order to flow crtl + * @padapter: the adapter to be record tx bytes + * @len: data len + */ +inline void rtw_hal_mcc_calc_tx_bytes_to_port(PADAPTER padapter, u32 len) +{ + if (MCC_EN(padapter)) { + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) { + pmccadapriv->mcc_tx_bytes_to_port += len; + if (0) + RTW_INFO("%s(order:%d): mcc tx bytes to port:%d, mcc target tx bytes to port:%d\n" + , __func__, pmccadapriv->order, pmccadapriv->mcc_tx_bytes_to_port + , pmccadapriv->mcc_target_tx_bytes_to_port); + } + } +} + +/** + * rtw_hal_mcc_stop_tx_bytes_to_port - stop write port to hw or not + * @padapter: the adapter to be stopped + */ +inline u8 rtw_hal_mcc_stop_tx_bytes_to_port(PADAPTER padapter) +{ + if (MCC_EN(padapter)) { + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) { + if (pmccadapriv->mcc_tp_limit) { + if (pmccadapriv->mcc_tx_bytes_to_port >= pmccadapriv->mcc_target_tx_bytes_to_port) { + pmccadapriv->mcc_tx_stop = _TRUE; + rtw_netif_stop_queue(padapter->pnetdev); + return _TRUE; + } + } + } + } + + return _FALSE; +} + +static void rtw_hal_mcc_assign_scan_flag(PADAPTER padapter, u8 scan_done) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_adapter_priv *mccadapriv = NULL; + _adapter *iface = NULL; + struct mlme_ext_priv *pmlmeext = NULL; + u8 i = 0, flags; + + if (!MCC_EN(padapter)) + return; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + mccadapriv = &iface->mcc_adapterpriv; + if (mccadapriv->role == MCC_ROLE_MAX) + continue; + + pmlmeext = &iface->mlmeextpriv; + if (is_client_associated_to_ap(iface)) { + flags = mlmeext_scan_backop_flags_sta(pmlmeext); + if (scan_done) { + if (mlmeext_chk_scan_backop_flags_sta(pmlmeext, SS_BACKOP_EN)) { + flags &= ~SS_BACKOP_EN; + mlmeext_assign_scan_backop_flags_sta(pmlmeext, flags); + } + } else { + if (!mlmeext_chk_scan_backop_flags_sta(pmlmeext, SS_BACKOP_EN)) { + flags |= SS_BACKOP_EN; + mlmeext_assign_scan_backop_flags_sta(pmlmeext, flags); + } + } + + } + } +} + +/** + * rtw_hal_set_mcc_setting_scan_start - setting mcc under scan start + * @padapter: the adapter to be setted + * @ch_setting_changed: softap channel setting to be changed or not + */ +u8 rtw_hal_set_mcc_setting_scan_start(PADAPTER padapter) +{ + u8 ret = _FAIL; + + if (MCC_EN(padapter)) { + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + + _enter_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_NEED_MCC)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) { + ret = rtw_hal_set_mcc_setting(padapter, MCC_SETCMD_STATUS_STOP_SCAN_START); + rtw_hal_mcc_assign_scan_flag(padapter, 0); + } + } + _exit_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + } + + return ret; +} + +/** + * rtw_hal_set_mcc_setting_scan_complete - setting mcc after scan commplete + * @padapter: the adapter to be setted + * @ch_setting_changed: softap channel setting to be changed or not + */ +u8 rtw_hal_set_mcc_setting_scan_complete(PADAPTER padapter) +{ + u8 ret = _FAIL; + + if (MCC_EN(padapter)) { + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + + _enter_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_NEED_MCC)) { + rtw_hal_mcc_assign_scan_flag(padapter, 1); + ret = rtw_hal_set_mcc_setting(padapter, MCC_SETCMD_STATUS_START_SCAN_DONE); + } + _exit_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + } + + return ret; +} + + +/** + * rtw_hal_set_mcc_setting_start_bss_network - setting mcc under softap start + * @padapter: the adapter to be setted + * @chbw_grouped: channel bw offset can not be allowed or not + */ +u8 rtw_hal_set_mcc_setting_start_bss_network(PADAPTER padapter, u8 chbw_allow) +{ + u8 ret = _FAIL; + + if (MCC_EN(padapter)) { + /* channel bw offset can not be allowed, start MCC */ + if (chbw_allow == _FALSE) { + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + + //rtw_hal_mcc_restore_iqk_val(padapter); + _enter_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + ret = rtw_hal_set_mcc_setting(padapter, MCC_SETCMD_STATUS_START_CONNECT); + _exit_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + + if (ret == _FAIL) { /* MCC Start fail, AP/GO switch to buddy's channel */ + u8 ch_to_set = 0, bw_to_set, offset_to_set; + + rtw_hal_set_mcc_status(padapter, MCC_STATUS_NEED_MCC | MCC_STATUS_DOING_MCC); + rtw_hal_set_mcc_setting_disconnect(padapter); + if (rtw_mi_get_ch_setting_union_no_self( + padapter, &ch_to_set, &bw_to_set, + &offset_to_set) != 0) { + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + u8 doiqk = _TRUE; + + rtw_hal_set_hwreg(padapter, HW_VAR_DO_IQK, &doiqk); + hal->current_channel = 0; + hal->current_channel_bw = CHANNEL_WIDTH_MAX; + set_channel_bwmode(padapter, ch_to_set, offset_to_set, bw_to_set); + doiqk = _FALSE; + rtw_hal_set_hwreg(padapter, HW_VAR_DO_IQK, &doiqk); + } + } + } + } + + return ret; +} + +/** + * rtw_hal_set_mcc_setting_disconnect - setting mcc under mlme disconnect(stop softap/disconnect from AP) + * @padapter: the adapter to be setted + */ +u8 rtw_hal_set_mcc_setting_disconnect(PADAPTER padapter) +{ + u8 ret = _FAIL; + + if (MCC_EN(padapter)) { + struct mcc_obj_priv *pmccobjpriv = &(adapter_to_dvobj(padapter)->mcc_objpriv); + + _enter_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_NEED_MCC)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + ret = rtw_hal_set_mcc_setting(padapter, MCC_SETCMD_STATUS_STOP_DISCONNECT); + } + _exit_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + } + + return ret; +} + +/** + * rtw_hal_set_mcc_setting_join_done_chk_ch - setting mcc under join done + * @padapter: the adapter to be checked + */ +u8 rtw_hal_set_mcc_setting_join_done_chk_ch(PADAPTER padapter) +{ + u8 ret = _FAIL; + + if (MCC_EN(padapter)) { + struct mi_state mstate; + + rtw_mi_status_no_self(padapter, &mstate); + + if (MSTATE_STA_LD_NUM(&mstate) || MSTATE_STA_LG_NUM(&mstate) || MSTATE_AP_NUM(&mstate)) { + bool chbw_allow = _TRUE; + u8 u_ch, u_offset, u_bw; + struct mlme_ext_priv *cur_mlmeext = &padapter->mlmeextpriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + if (rtw_mi_get_ch_setting_union_no_self(padapter, &u_ch, &u_bw, &u_offset) <= 0) { + dump_adapters_status(RTW_DBGDUMP , dvobj); + rtw_warn_on(1); + } + + RTW_INFO(FUNC_ADPT_FMT" union no self: %u,%u,%u\n" + , FUNC_ADPT_ARG(padapter), u_ch, u_bw, u_offset); + + /* chbw_allow? */ + chbw_allow = rtw_is_chbw_grouped(cur_mlmeext->cur_channel + , cur_mlmeext->cur_bwmode, cur_mlmeext->cur_ch_offset + , u_ch, u_bw, u_offset); + + RTW_INFO(FUNC_ADPT_FMT" chbw_allow:%d\n" + , FUNC_ADPT_ARG(padapter), chbw_allow); + + /* if chbw_allow = false, start MCC setting */ + if (chbw_allow == _FALSE) { + struct mcc_obj_priv *pmccobjpriv = &dvobj->mcc_objpriv; + + rtw_hal_mcc_restore_iqk_val(padapter); + _enter_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + ret = rtw_hal_set_mcc_setting(padapter, MCC_SETCMD_STATUS_START_CONNECT); + _exit_critical_mutex(&pmccobjpriv->mcc_mutex, NULL); + + if (ret == _FAIL) { /* MCC Start Fail, then disconenct client join */ + rtw_hal_set_mcc_status(padapter, MCC_STATUS_NEED_MCC | MCC_STATUS_DOING_MCC); + rtw_disassoc_cmd(padapter, 0, RTW_CMDF_DIRECTLY); + rtw_indicate_disconnect(padapter, 0, _FALSE); + rtw_free_assoc_resources(padapter, _TRUE); + rtw_free_network_queue(padapter, _TRUE); + } + } + } + } + + return ret; +} + +/** + * rtw_hal_set_mcc_setting_chk_start_clnt_join - check change channel under start clnt join + * @padapter: the adapter to be checked + * @ch: pointer to rerurn ch + * @bw: pointer to rerurn bw + * @offset: pointer to rerurn offset + * @chbw_allow: allow to use adapter's channel setting + */ +u8 rtw_hal_set_mcc_setting_chk_start_clnt_join(PADAPTER padapter, u8 *ch, u8 *bw, u8 *offset, u8 chbw_allow) +{ + u8 ret = _FAIL; + + /* if chbw_allow = false under en_mcc = TRUE, we do not change channel related setting */ + if (MCC_EN(padapter)) { + /* restore union channel related setting to current channel related setting */ + if (chbw_allow == _FALSE) { + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + + /* issue null data to other interface connected to AP */ + rtw_hal_mcc_issue_null_data(padapter, chbw_allow, _TRUE); + + *ch = pmlmeext->cur_channel; + *bw = pmlmeext->cur_bwmode; + *offset = pmlmeext->cur_ch_offset; + + RTW_INFO(FUNC_ADPT_FMT" en_mcc:%d(%d,%d,%d,)\n" + , FUNC_ADPT_ARG(padapter), MCC_EN(padapter) + , *ch, *bw, *offset); + ret = _SUCCESS; + } + } + + return ret; +} + +static void rtw_hal_mcc_dump_noa_content(void *sel, PADAPTER padapter) +{ + struct mcc_adapter_priv *pmccadapriv = NULL; + u8 *pos = NULL; + pmccadapriv = &padapter->mcc_adapterpriv; + /* last position for NoA attribute */ + pos = pmccadapriv->p2p_go_noa_ie + pmccadapriv->p2p_go_noa_ie_len; + + + RTW_PRINT_SEL(sel, "\nStart to dump NoA Content\n"); + RTW_PRINT_SEL(sel, "NoA Counts:%d\n", *(pos - 13)); + RTW_PRINT_SEL(sel, "NoA Duration(TU):%d\n", (RTW_GET_LE32(pos - 12))/TU); + RTW_PRINT_SEL(sel, "NoA Interval(TU):%d\n", (RTW_GET_LE32(pos - 8))/TU); + RTW_PRINT_SEL(sel, "NoA Start time(microseconds):0x%02x\n", RTW_GET_LE32(pos - 4)); + RTW_PRINT_SEL(sel, "End to dump NoA Content\n"); +} + +static void mcc_dump_dbg_reg(void *sel, _adapter *adapter) +{ + struct mcc_obj_priv *mccobjpriv = adapter_to_mccobjpriv(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u8 i,j; + _irqL irqL; + + _enter_critical_bh(&mccobjpriv->mcc_lock, &irqL); + RTW_PRINT_SEL(sel, "current order=%d\n", mccobjpriv->current_order); + _exit_critical_bh(&mccobjpriv->mcc_lock, &irqL); + + _enter_critical_mutex(&mccobjpriv->mcc_dbg_reg_mutex, NULL); + for (i = 0; i < ARRAY_SIZE(mccobjpriv->dbg_reg); i++) + RTW_PRINT_SEL(sel, "REG_0x%X:0x%08x\n", mccobjpriv->dbg_reg[i], mccobjpriv->dbg_reg_val[i]); + + for (i = 0; i < ARRAY_SIZE(mccobjpriv->dbg_rf_reg); i++) { + for (j = 0; j < hal_spec->rf_reg_path_num; j++) + RTW_PRINT_SEL(sel, "RF_PATH_%d_REG_0x%X:0x%08x\n", + j, mccobjpriv->dbg_rf_reg[i], mccobjpriv->dbg_rf_reg_val[i][j]); + } + _exit_critical_mutex(&mccobjpriv->mcc_dbg_reg_mutex, NULL); +} + + +void rtw_hal_dump_mcc_info(void *sel, struct dvobj_priv *dvobj) +{ + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + struct mcc_adapter_priv *mccadapriv = NULL; + _adapter *iface = NULL, *pri_adapter = NULL; + struct registry_priv *regpriv = NULL; + HAL_DATA_TYPE *hal = NULL; + u8 i = 0, j = 0; + u64 tsf[MAX_MCC_NUM] = {0}; + + /* regpriv is common for all adapter */ + pri_adapter = dvobj_get_primary_adapter(dvobj); + hal = GET_HAL_DATA(pri_adapter); + + RTW_PRINT_SEL(sel, "**********************************************\n"); + RTW_PRINT_SEL(sel, "en_mcc:%d\n", MCC_EN(pri_adapter)); + RTW_PRINT_SEL(sel, "primary adapter("ADPT_FMT") duration:%d%c\n", + ADPT_ARG(dvobj_get_primary_adapter(dvobj)), mccobjpriv->duration, 37); + RTW_PRINT_SEL(sel, "runtime duration:%s\n", mccobjpriv->enable_runtime_duration ? "enable":"disable"); + RTW_PRINT_SEL(sel, "phydm offload:%s\n", mccobjpriv->mcc_phydm_offload ? "enable":"disable"); + + if (rtw_hal_check_mcc_status(pri_adapter, MCC_STATUS_DOING_MCC)) { + rtw_hal_mcc_rqt_tsf(pri_adapter, tsf); + + for (i = 0; i < MAX_MCC_NUM; i++) { + iface = mccobjpriv->iface[i]; + if (!iface) + continue; + + regpriv = &iface->registrypriv; + mccadapriv = &iface->mcc_adapterpriv; + + if (mccadapriv) { + u8 p2p_ps_mode = iface->wdinfo.p2p_ps_mode; + + RTW_PRINT_SEL(sel, "adapter mcc info:\n"); + RTW_PRINT_SEL(sel, "ifname:%s\n", ADPT_ARG(iface)); + RTW_PRINT_SEL(sel, "order:%d\n", mccadapriv->order); + RTW_PRINT_SEL(sel, "duration:%d\n", mccadapriv->mcc_duration); + RTW_PRINT_SEL(sel, "target tx bytes:%d\n", mccadapriv->mcc_target_tx_bytes_to_port); + RTW_PRINT_SEL(sel, "current TP:%d\n", mccadapriv->mcc_tp); + RTW_PRINT_SEL(sel, "mgmt queue macid:%d\n", mccadapriv->mgmt_queue_macid); + RTW_PRINT_SEL(sel, "macid bitmap:0x%02x\n", mccadapriv->mcc_macid_bitmap); + RTW_PRINT_SEL(sel, "P2P NoA:%s\n\n", p2p_ps_mode == P2P_PS_NOA ? "enable":"disable"); + RTW_PRINT_SEL(sel, "registry data:\n"); + RTW_PRINT_SEL(sel, "ap target tx TP(BW:20M):%d Mbps\n", regpriv->rtw_mcc_ap_bw20_target_tx_tp); + RTW_PRINT_SEL(sel, "ap target tx TP(BW:40M):%d Mbps\n", regpriv->rtw_mcc_ap_bw40_target_tx_tp); + RTW_PRINT_SEL(sel, "ap target tx TP(BW:80M):%d Mbps\n", regpriv->rtw_mcc_ap_bw80_target_tx_tp); + RTW_PRINT_SEL(sel, "sta target tx TP(BW:20M):%d Mbps\n", regpriv->rtw_mcc_sta_bw20_target_tx_tp); + RTW_PRINT_SEL(sel, "sta target tx TP(BW:40M ):%d Mbps\n", regpriv->rtw_mcc_sta_bw40_target_tx_tp); + RTW_PRINT_SEL(sel, "sta target tx TP(BW:80M):%d Mbps\n", regpriv->rtw_mcc_sta_bw80_target_tx_tp); + RTW_PRINT_SEL(sel, "single tx criteria:%d Mbps\n", regpriv->rtw_mcc_single_tx_cri); + RTW_PRINT_SEL(sel, "HW TSF=0x%llx\n", tsf[mccadapriv->order]); + if (MLME_IS_GO(iface)) + rtw_hal_mcc_dump_noa_content(sel, iface); + RTW_PRINT_SEL(sel, "**********************************************\n"); + } + } + + mcc_dump_dbg_reg(sel, pri_adapter); + } + + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + RTW_PRINT_SEL(sel, "@@@@@@@@@@@@@@@@@@@@\n"); + rtw_hal_mcc_cfg_phydm(pri_adapter, MCC_CFG_PHYDM_DUMP, sel); + RTW_PRINT_SEL(sel, "@@@@@@@@@@@@@@@@@@@@\n"); + #endif + + RTW_PRINT_SEL(sel, "------------------------------------------\n"); + RTW_PRINT_SEL(sel, "policy index:%d\n", mccobjpriv->policy_index); + RTW_PRINT_SEL(sel, "------------------------------------------\n"); + RTW_PRINT_SEL(sel, "define data:\n"); + RTW_PRINT_SEL(sel, "ap target tx TP(BW:20M):%d Mbps\n", MCC_AP_BW20_TARGET_TX_TP); + RTW_PRINT_SEL(sel, "ap target tx TP(BW:40M):%d Mbps\n", MCC_AP_BW40_TARGET_TX_TP); + RTW_PRINT_SEL(sel, "ap target tx TP(BW:80M):%d Mbps\n", MCC_AP_BW80_TARGET_TX_TP); + RTW_PRINT_SEL(sel, "sta target tx TP(BW:20M):%d Mbps\n", MCC_STA_BW20_TARGET_TX_TP); + RTW_PRINT_SEL(sel, "sta target tx TP(BW:40M):%d Mbps\n", MCC_STA_BW40_TARGET_TX_TP); + RTW_PRINT_SEL(sel, "sta target tx TP(BW:80M):%d Mbps\n", MCC_STA_BW80_TARGET_TX_TP); + RTW_PRINT_SEL(sel, "single tx criteria:%d Mbps\n", MCC_SINGLE_TX_CRITERIA); + RTW_PRINT_SEL(sel, "------------------------------------------\n"); +} + +inline void update_mcc_mgntframe_attrib(_adapter *padapter, struct pkt_attrib *pattrib) +{ + if (MCC_EN(padapter)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) { + /* use QSLT_MGNT to check mgnt queue or bcn queue */ + if (pattrib->qsel == QSLT_MGNT) { + pattrib->mac_id = padapter->mcc_adapterpriv.mgmt_queue_macid; + pattrib->qsel = QSLT_VO; + } + } + } +} + +inline u8 rtw_hal_mcc_link_status_chk(_adapter *padapter, const char *msg) +{ + u8 ret = _TRUE, i = 0; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface; + struct mlme_ext_priv *mlmeext; + + if (MCC_EN(padapter)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_NEED_MCC)) { + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + mlmeext = &iface->mlmeextpriv; + if (mlmeext_scan_state(mlmeext) != SCAN_DISABLE) { + #ifdef DBG_EXPIRATION_CHK + RTW_INFO(FUNC_ADPT_FMT" don't enter %s under scan for MCC mode\n", FUNC_ADPT_ARG(padapter), msg); + #endif + ret = _FALSE; + goto exit; + } + } + } + } + +exit: + return ret; +} + +void rtw_hal_mcc_issue_null_data(_adapter *padapter, u8 chbw_allow, u8 ps_mode) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface = NULL; + systime start = rtw_get_current_time(); + u8 i = 0; + + if (!MCC_EN(padapter)) + return; + + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + return; + + if (chbw_allow == _TRUE) + return; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + /* issue null data to inform ap station will leave */ + if (is_client_associated_to_ap(iface)) { + struct mlme_ext_priv *mlmeext = &iface->mlmeextpriv; + struct mlme_ext_info *mlmeextinfo = &mlmeext->mlmext_info; + u8 ch = mlmeext->cur_channel; + u8 bw = mlmeext->cur_bwmode; + u8 offset = mlmeext->cur_ch_offset; + struct sta_info *sta = rtw_get_stainfo(&iface->stapriv, get_my_bssid(&(mlmeextinfo->network))); + + if (!sta) + continue; + + set_channel_bwmode(iface, ch, offset, bw); + + if (ps_mode) + rtw_hal_macid_sleep(iface, sta->cmn.mac_id); + else + rtw_hal_macid_wakeup(iface, sta->cmn.mac_id); + + issue_nulldata(iface, NULL, ps_mode, 3, 50); + } + } + RTW_INFO("%s(%d ms)\n", __func__, rtw_get_passing_time_ms(start)); +} + +u8 *rtw_hal_mcc_append_go_p2p_ie(PADAPTER padapter, u8 *pframe, u32 *len) +{ + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + + if (!MCC_EN(padapter)) + return pframe; + + if (!rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + return pframe; + + if (pmccadapriv->p2p_go_noa_ie_len == 0) + return pframe; + + _rtw_memcpy(pframe, pmccadapriv->p2p_go_noa_ie, pmccadapriv->p2p_go_noa_ie_len); + *len = *len + pmccadapriv->p2p_go_noa_ie_len; + + return pframe + pmccadapriv->p2p_go_noa_ie_len; +} + +void rtw_hal_dump_mcc_policy_table(void *sel) +{ + u8 idx = 0; + RTW_PRINT_SEL(sel, "duration\t,tsf sync offset\t,start time offset\t,interval\t,guard offset0\t,guard offset1\n"); + + for (idx = 0; idx < mcc_max_policy_num; idx ++) { + RTW_PRINT_SEL(sel, "%d\t\t,%d\t\t\t,%d\t\t\t,%d\t\t,%d\t\t,%d\n" + , mcc_switch_channel_policy_table[idx][MCC_DURATION_IDX] + , mcc_switch_channel_policy_table[idx][MCC_TSF_SYNC_OFFSET_IDX] + , mcc_switch_channel_policy_table[idx][MCC_START_TIME_OFFSET_IDX] + , mcc_switch_channel_policy_table[idx][MCC_INTERVAL_IDX] + , mcc_switch_channel_policy_table[idx][MCC_GUARD_OFFSET0_IDX] + , mcc_switch_channel_policy_table[idx][MCC_GUARD_OFFSET1_IDX]); + } +} + +void rtw_hal_mcc_update_macid_bitmap(PADAPTER padapter, int mac_id, u8 add) +{ + struct mcc_adapter_priv *pmccadapriv = &padapter->mcc_adapterpriv; + + if (!MCC_EN(padapter)) + return; + + if (!rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + return; + + if (pmccadapriv->role == MCC_ROLE_GC || pmccadapriv->role == MCC_ROLE_STA) + return; + + if (mac_id < 0) { + RTW_WARN("%s: mac_id < 0(%d)\n", __func__, mac_id); + return; + } + + RTW_INFO(ADPT_FMT" %s macid=%d, ori mcc_macid_bitmap=0x%08x\n" + , ADPT_ARG(padapter), add ? "add" : "clear" + , mac_id, pmccadapriv->mcc_macid_bitmap); + + if (add) { + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + rtw_hal_mcc_cfg_phydm(padapter, MCC_CFG_PHYDM_ADD_CLIENT, &mac_id); + #endif + pmccadapriv->mcc_macid_bitmap |= BIT(mac_id); + } else { + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + rtw_hal_mcc_cfg_phydm(padapter, MCC_CFG_PHYDM_REMOVE_CLIENT, &mac_id); + #endif + pmccadapriv->mcc_macid_bitmap &= ~(BIT(mac_id)); + } + rtw_hal_set_mcc_macid_cmd(padapter); +} + +void rtw_hal_mcc_process_noa(PADAPTER padapter) +{ + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mcc_obj_priv *pmccobjpriv = &(dvobj->mcc_objpriv); + + if (!MCC_EN(padapter)) + return; + + if (!rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + return; + + if (!MLME_IS_GC(padapter)) + return; + + switch(pwdinfo->p2p_ps_mode) { + case P2P_PS_NONE: + RTW_INFO("[MCC] Disable NoA under MCC\n"); + rtw_hal_mcc_update_parameter(padapter, _TRUE); + break; + case P2P_PS_NOA: + RTW_INFO("[MCC] Enable NoA under MCC\n"); + break; + default: + break; + + } +} + +void rtw_hal_mcc_parameter_init(PADAPTER padapter) +{ + if (!padapter->registrypriv.en_mcc) + return; + + if (is_primary_adapter(padapter)) { + SET_MCC_EN_FLAG(padapter, padapter->registrypriv.en_mcc); + SET_MCC_DURATION(padapter, padapter->registrypriv.rtw_mcc_duration); + SET_MCC_RUNTIME_DURATION(padapter, padapter->registrypriv.rtw_mcc_enable_runtime_duration); + SET_MCC_PHYDM_OFFLOAD(padapter, padapter->registrypriv.rtw_mcc_phydm_offload); + } +} + + +static u8 set_mcc_duration_hdl(PADAPTER adapter, const u8 *val) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mcc_obj_priv *mccobjpriv = &(dvobj->mcc_objpriv); + _adapter *iface = NULL; + u8 duration = 50; + u8 ret = _SUCCESS, noa_enable = _FALSE, i = 0; + enum mcc_duration_setting type; + + if (!mccobjpriv->enable_runtime_duration) + goto exit; + +#ifdef CONFIG_P2P_PS + /* check noa enable or not */ + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface->wdinfo.p2p_ps_mode == P2P_PS_NOA) { + noa_enable = _TRUE; + break; + } + } +#endif /* CONFIG_P2P_PS */ + + type = val[0]; + duration = val[1]; + + if (type == MCC_DURATION_MAPPING) { + switch (duration) { + /* 0 = fair scheduling */ + case 0: + mccobjpriv->duration= 40; + mccobjpriv->policy_index = 2; + mccobjpriv->mchan_sched_mode = MCC_FAIR_SCHEDULE; + break; + /* 1 = favor STA */ + case 1: + mccobjpriv->duration= 70; + mccobjpriv->policy_index = 1; + mccobjpriv->mchan_sched_mode = MCC_FAVOR_STA; + break; + /* 2 = favor P2P*/ + case 2: + default: + mccobjpriv->duration= 30; + mccobjpriv->policy_index = 0; + mccobjpriv->mchan_sched_mode = MCC_FAVOR_P2P; + break; + } + } else { + mccobjpriv->duration = duration; + rtw_hal_mcc_update_policy_table(adapter); + } + + /* only update sw parameter under MCC + it will be force update during */ + if (noa_enable) + goto exit; + + if (rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) + rtw_hal_mcc_update_parameter(adapter, _TRUE); +exit: + return ret; +} + +u8 rtw_set_mcc_duration_cmd(_adapter *adapter, u8 type, u8 val) +{ + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 *buf = NULL; + u8 sz = 2; + u8 res = _SUCCESS; + + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + buf = rtw_zmalloc(sizeof(u8) * sz); + if (buf == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = MCC_CMD_WK_CID; + pdrvextra_cmd_parm->type = MCC_SET_DURATION_WK_CID; + pdrvextra_cmd_parm->size = sz; + pdrvextra_cmd_parm->pbuf = buf; + + _rtw_memcpy(buf, &type, 1); + _rtw_memcpy(buf + 1, &val, 1); + + init_h2fwcmd_w_parm_no_rsp(cmdobj, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + +exit: + return res; +} + +#ifdef CONFIG_MCC_PHYDM_OFFLOAD +static u8 mcc_phydm_offload_enable_hdl(_adapter *adapter, const u8 *val) +{ + struct mcc_obj_priv *mccobjpriv = adapter_to_mccobjpriv(adapter); + u8 ret = _SUCCESS; + u8 enable = *val; + + /*only modify driver parameter during non-mcc status */ + if (!rtw_hal_check_mcc_status(adapter, MCC_STATUS_DOING_MCC)) { + mccobjpriv->mcc_phydm_offload = enable; + } else { + /*modify both driver & phydm parameter during mcc status */ + mccobjpriv->mcc_phydm_offload = enable; + rtw_hal_mcc_cfg_phydm(adapter, MCC_CFG_PHYDM_OFFLOAD, &mccobjpriv->mcc_phydm_offload); + } + + RTW_INFO("[MCC] phydm offload enable hdl(%d)\n", mccobjpriv->mcc_phydm_offload); + + return ret; +} + +u8 rtw_set_mcc_phydm_offload_enable_cmd(_adapter *adapter, u8 enable, u8 enqueue) +{ + u8 res = _SUCCESS; + + if (enqueue) { + struct cmd_obj *cmdobj; + struct drvextra_cmd_parm *pdrvextra_cmd_parm; + struct cmd_priv *pcmdpriv = &adapter->cmdpriv; + u8 *mcc_phydm_offload_enable = NULL; + + + cmdobj = (struct cmd_obj *)rtw_zmalloc(sizeof(struct cmd_obj)); + if (cmdobj == NULL) { + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm = (struct drvextra_cmd_parm *)rtw_zmalloc(sizeof(struct drvextra_cmd_parm)); + if (pdrvextra_cmd_parm == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + res = _FAIL; + goto exit; + } + + mcc_phydm_offload_enable = rtw_zmalloc(sizeof(u8)); + if (mcc_phydm_offload_enable == NULL) { + rtw_mfree((u8 *)cmdobj, sizeof(struct cmd_obj)); + rtw_mfree((u8 *)pdrvextra_cmd_parm, sizeof(struct drvextra_cmd_parm)); + res = _FAIL; + goto exit; + } + + pdrvextra_cmd_parm->ec_id = MCC_CMD_WK_CID; + pdrvextra_cmd_parm->type = MCC_SET_PHYDM_OFFLOAD_WK_CID; + pdrvextra_cmd_parm->size = 1; + pdrvextra_cmd_parm->pbuf = mcc_phydm_offload_enable; + + _rtw_memcpy(mcc_phydm_offload_enable, &enable, 1); + init_h2fwcmd_w_parm_no_rsp(cmdobj, pdrvextra_cmd_parm, CMD_SET_DRV_EXTRA); + res = rtw_enqueue_cmd(pcmdpriv, cmdobj); + } else { + mcc_phydm_offload_enable_hdl(adapter, &enable); + } + +exit: + return res; +} +#endif + +u8 rtw_mcc_cmd_hdl(_adapter *adapter, u8 type, const u8 *val) +{ + struct mcc_obj_priv *mccobjpriv = adapter_to_mccobjpriv(adapter); + u8 ret = _SUCCESS; + + switch (type) { + case MCC_SET_DURATION_WK_CID: + set_mcc_duration_hdl(adapter, val); + break; + case MCC_GET_DBG_REG_WK_CID: + mcc_get_reg_hdl(adapter, val); + break; + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + case MCC_SET_PHYDM_OFFLOAD_WK_CID: + mcc_phydm_offload_enable_hdl(adapter, val); + break; + #endif + default: + RTW_ERR("[MCC] rtw_mcc_cmd_hdl fail(%d)\n", type); + break; + } + + + + return ret; +} + +#endif /* CONFIG_MCC_MODE */ diff --git a/hal/hal_mp.c b/hal/hal_mp.c new file mode 100644 index 0000000..64d3e31 --- /dev/null +++ b/hal/hal_mp.c @@ -0,0 +1,2642 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _HAL_MP_C_ + +#include + +#ifdef CONFIG_MP_INCLUDED + +#ifdef RTW_HALMAC + #include /* struct HAL_DATA_TYPE, RF register definition and etc. */ +#else /* !RTW_HALMAC */ + #ifdef CONFIG_RTL8188E + #include + #endif + #ifdef CONFIG_RTL8723B + #include + #endif + #ifdef CONFIG_RTL8192E + #include + #endif + #ifdef CONFIG_RTL8814A + #include + #endif + #if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + #include + #endif + #ifdef CONFIG_RTL8703B + #include + #endif + #ifdef CONFIG_RTL8723D + #include + #endif + #ifdef CONFIG_RTL8710B + #include + #endif + #ifdef CONFIG_RTL8188F + #include + #endif + #ifdef CONFIG_RTL8188GTV + #include + #endif + #ifdef CONFIG_RTL8192F + #include + #endif +#endif /* !RTW_HALMAC */ + + +u8 MgntQuery_NssTxRate(u16 Rate) +{ + u8 NssNum = RF_TX_NUM_NONIMPLEMENT; + + if ((Rate >= MGN_MCS8 && Rate <= MGN_MCS15) || + (Rate >= MGN_VHT2SS_MCS0 && Rate <= MGN_VHT2SS_MCS9)) + NssNum = RF_2TX; + else if ((Rate >= MGN_MCS16 && Rate <= MGN_MCS23) || + (Rate >= MGN_VHT3SS_MCS0 && Rate <= MGN_VHT3SS_MCS9)) + NssNum = RF_3TX; + else if ((Rate >= MGN_MCS24 && Rate <= MGN_MCS31) || + (Rate >= MGN_VHT4SS_MCS0 && Rate <= MGN_VHT4SS_MCS9)) + NssNum = RF_4TX; + else + NssNum = RF_1TX; + + return NssNum; +} + +void hal_mpt_SwitchRfSetting(PADAPTER pAdapter) +{ + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + u8 ChannelToSw = pMptCtx->MptChannelToSw; + u32 ulRateIdx = pMptCtx->mpt_rate_index; + u32 ulbandwidth = pMptCtx->MptBandWidth; + + /* <20120525, Kordan> Dynamic mechanism for APK, asked by Dennis.*/ + if (IS_HARDWARE_TYPE_8188ES(pAdapter) && (1 <= ChannelToSw && ChannelToSw <= 11) && + (ulRateIdx == MPT_RATE_MCS0 || ulRateIdx == MPT_RATE_1M || ulRateIdx == MPT_RATE_6M)) { + pMptCtx->backup0x52_RF_A = (u8)phy_query_rf_reg(pAdapter, RF_PATH_A, RF_0x52, 0x000F0); + pMptCtx->backup0x52_RF_B = (u8)phy_query_rf_reg(pAdapter, RF_PATH_B, RF_0x52, 0x000F0); + + if ((PlatformEFIORead4Byte(pAdapter, 0xF4) & BIT29) == BIT29) { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_0x52, 0x000F0, 0xB); + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_0x52, 0x000F0, 0xB); + } else { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_0x52, 0x000F0, 0xD); + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_0x52, 0x000F0, 0xD); + } + } else if (IS_HARDWARE_TYPE_8188EE(pAdapter)) { /* <20140903, VincentL> Asked by RF Eason and Edlu*/ + if (ChannelToSw == 3 && ulbandwidth == MPT_BW_40MHZ) { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_0x52, 0x000F0, 0xB); /*RF 0x52 = 0x0007E4BD*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_0x52, 0x000F0, 0xB); /*RF 0x52 = 0x0007E4BD*/ + } else { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_0x52, 0x000F0, 0x9); /*RF 0x52 = 0x0007E49D*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_0x52, 0x000F0, 0x9); /*RF 0x52 = 0x0007E49D*/ + } + } else if (IS_HARDWARE_TYPE_8188E(pAdapter)) { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_0x52, 0x000F0, pMptCtx->backup0x52_RF_A); + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_0x52, 0x000F0, pMptCtx->backup0x52_RF_B); + } +} + +s32 hal_mpt_SetPowerTracking(PADAPTER padapter, u8 enable) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &(pHalData->odmpriv); + + + if (!netif_running(padapter->pnetdev)) { + return _FAIL; + } + + if (check_fwstate(&padapter->mlmepriv, WIFI_MP_STATE) == _FALSE) { + return _FAIL; + } + if (enable) + pDM_Odm->rf_calibrate_info.txpowertrack_control = _TRUE; + else + pDM_Odm->rf_calibrate_info.txpowertrack_control = _FALSE; + + return _SUCCESS; +} + +void hal_mpt_GetPowerTracking(PADAPTER padapter, u8 *enable) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &(pHalData->odmpriv); + + + *enable = pDM_Odm->rf_calibrate_info.txpowertrack_control; +} + + +void hal_mpt_CCKTxPowerAdjust(PADAPTER Adapter, BOOLEAN bInCH14) +{ + u32 TempVal = 0, TempVal2 = 0, TempVal3 = 0; + u32 CurrCCKSwingVal = 0, CCKSwingIndex = 12; + u8 i; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + PMPT_CONTEXT pMptCtx = &(Adapter->mppriv.mpt_ctx); + u8 u1Channel = pHalData->current_channel; + u32 ulRateIdx = pMptCtx->mpt_rate_index; + u8 DataRate = 0xFF; + + /* Do not modify CCK TX filter parameters for 8822B*/ + if(IS_HARDWARE_TYPE_8822B(Adapter) || IS_HARDWARE_TYPE_8821C(Adapter) || + IS_HARDWARE_TYPE_8723D(Adapter) || IS_HARDWARE_TYPE_8192F(Adapter) || IS_HARDWARE_TYPE_8822C(Adapter)) + return; + + DataRate = mpt_to_mgnt_rate(ulRateIdx); + + if (u1Channel == 14 && IS_CCK_RATE(DataRate)) + pHalData->bCCKinCH14 = TRUE; + else + pHalData->bCCKinCH14 = FALSE; + + if (IS_HARDWARE_TYPE_8703B(Adapter)) { + if ((u1Channel == 14) && IS_CCK_RATE(DataRate)) { + /* Channel 14 in CCK, need to set 0xA26~0xA29 to 0 for 8703B */ + phy_set_bb_reg(Adapter, rCCK0_TxFilter2, bMaskHWord, 0); + phy_set_bb_reg(Adapter, rCCK0_DebugPort, bMaskLWord, 0); + + } else { + /* Normal setting for 8703B, just recover to the default setting. */ + /* This hardcore values reference from the parameter which BB team gave. */ + for (i = 0 ; i < 2 ; ++i) + phy_set_bb_reg(Adapter, pHalData->RegForRecover[i].offset, bMaskDWord, pHalData->RegForRecover[i].value); + + } + } else if (IS_HARDWARE_TYPE_8723D(Adapter)) { + /* 2.4G CCK TX DFIR */ + /* 2016.01.20 Suggest from RS BB mingzhi*/ + if ((u1Channel == 14)) { + phy_set_bb_reg(Adapter, rCCK0_TxFilter2, bMaskDWord, 0x0000B81C); + phy_set_bb_reg(Adapter, rCCK0_DebugPort, bMaskDWord, 0x00000000); + phy_set_bb_reg(Adapter, 0xAAC, bMaskDWord, 0x00003667); + } else { + for (i = 0 ; i < 3 ; ++i) { + phy_set_bb_reg(Adapter, + pHalData->RegForRecover[i].offset, + bMaskDWord, + pHalData->RegForRecover[i].value); + } + } + } else if (IS_HARDWARE_TYPE_8188F(Adapter) || IS_HARDWARE_TYPE_8188GTV(Adapter)) { + /* get current cck swing value and check 0xa22 & 0xa23 later to match the table.*/ + CurrCCKSwingVal = read_bbreg(Adapter, rCCK0_TxFilter1, bMaskHWord); + CCKSwingIndex = 20; /* default index */ + + if (!pHalData->bCCKinCH14) { + /* Readback the current bb cck swing value and compare with the table to */ + /* get the current swing index */ + for (i = 0; i < CCK_TABLE_SIZE_88F; i++) { + if (((CurrCCKSwingVal & 0xff) == (u32)cck_swing_table_ch1_ch13_88f[i][0]) && + (((CurrCCKSwingVal & 0xff00) >> 8) == (u32)cck_swing_table_ch1_ch13_88f[i][1])) { + CCKSwingIndex = i; + break; + } + } + write_bbreg(Adapter, 0xa22, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][0]); + write_bbreg(Adapter, 0xa23, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][1]); + write_bbreg(Adapter, 0xa24, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][2]); + write_bbreg(Adapter, 0xa25, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][3]); + write_bbreg(Adapter, 0xa26, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][4]); + write_bbreg(Adapter, 0xa27, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][5]); + write_bbreg(Adapter, 0xa28, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][6]); + write_bbreg(Adapter, 0xa29, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][7]); + write_bbreg(Adapter, 0xa9a, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][8]); + write_bbreg(Adapter, 0xa9b, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][9]); + write_bbreg(Adapter, 0xa9c, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][10]); + write_bbreg(Adapter, 0xa9d, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][11]); + write_bbreg(Adapter, 0xaa0, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][12]); + write_bbreg(Adapter, 0xaa1, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][13]); + write_bbreg(Adapter, 0xaa2, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][14]); + write_bbreg(Adapter, 0xaa3, bMaskByte0, cck_swing_table_ch1_ch13_88f[CCKSwingIndex][15]); + RTW_INFO("%s , cck_swing_table_ch1_ch13_88f[%d]\n", __func__, CCKSwingIndex); + } else { + for (i = 0; i < CCK_TABLE_SIZE_88F; i++) { + if (((CurrCCKSwingVal & 0xff) == (u32)cck_swing_table_ch14_88f[i][0]) && + (((CurrCCKSwingVal & 0xff00) >> 8) == (u32)cck_swing_table_ch14_88f[i][1])) { + CCKSwingIndex = i; + break; + } + } + write_bbreg(Adapter, 0xa22, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][0]); + write_bbreg(Adapter, 0xa23, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][1]); + write_bbreg(Adapter, 0xa24, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][2]); + write_bbreg(Adapter, 0xa25, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][3]); + write_bbreg(Adapter, 0xa26, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][4]); + write_bbreg(Adapter, 0xa27, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][5]); + write_bbreg(Adapter, 0xa28, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][6]); + write_bbreg(Adapter, 0xa29, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][7]); + write_bbreg(Adapter, 0xa9a, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][8]); + write_bbreg(Adapter, 0xa9b, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][9]); + write_bbreg(Adapter, 0xa9c, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][10]); + write_bbreg(Adapter, 0xa9d, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][11]); + write_bbreg(Adapter, 0xaa0, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][12]); + write_bbreg(Adapter, 0xaa1, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][13]); + write_bbreg(Adapter, 0xaa2, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][14]); + write_bbreg(Adapter, 0xaa3, bMaskByte0, cck_swing_table_ch14_88f[CCKSwingIndex][15]); + RTW_INFO("%s , cck_swing_table_ch14_88f[%d]\n", __func__, CCKSwingIndex); + } + } else { + + /* get current cck swing value and check 0xa22 & 0xa23 later to match the table.*/ + CurrCCKSwingVal = read_bbreg(Adapter, rCCK0_TxFilter1, bMaskHWord); + + if (!pHalData->bCCKinCH14) { + /* Readback the current bb cck swing value and compare with the table to */ + /* get the current swing index */ + for (i = 0; i < CCK_TABLE_SIZE; i++) { + if (((CurrCCKSwingVal & 0xff) == (u32)cck_swing_table_ch1_ch13[i][0]) && + (((CurrCCKSwingVal & 0xff00) >> 8) == (u32)cck_swing_table_ch1_ch13[i][1])) { + CCKSwingIndex = i; + break; + } + } + + /*Write 0xa22 0xa23*/ + TempVal = cck_swing_table_ch1_ch13[CCKSwingIndex][0] + + (cck_swing_table_ch1_ch13[CCKSwingIndex][1] << 8); + + + /*Write 0xa24 ~ 0xa27*/ + TempVal2 = 0; + TempVal2 = cck_swing_table_ch1_ch13[CCKSwingIndex][2] + + (cck_swing_table_ch1_ch13[CCKSwingIndex][3] << 8) + + (cck_swing_table_ch1_ch13[CCKSwingIndex][4] << 16) + + (cck_swing_table_ch1_ch13[CCKSwingIndex][5] << 24); + + /*Write 0xa28 0xa29*/ + TempVal3 = 0; + TempVal3 = cck_swing_table_ch1_ch13[CCKSwingIndex][6] + + (cck_swing_table_ch1_ch13[CCKSwingIndex][7] << 8); + } else { + for (i = 0; i < CCK_TABLE_SIZE; i++) { + if (((CurrCCKSwingVal & 0xff) == (u32)cck_swing_table_ch14[i][0]) && + (((CurrCCKSwingVal & 0xff00) >> 8) == (u32)cck_swing_table_ch14[i][1])) { + CCKSwingIndex = i; + break; + } + } + + /*Write 0xa22 0xa23*/ + TempVal = cck_swing_table_ch14[CCKSwingIndex][0] + + (cck_swing_table_ch14[CCKSwingIndex][1] << 8); + + /*Write 0xa24 ~ 0xa27*/ + TempVal2 = 0; + TempVal2 = cck_swing_table_ch14[CCKSwingIndex][2] + + (cck_swing_table_ch14[CCKSwingIndex][3] << 8) + + (cck_swing_table_ch14[CCKSwingIndex][4] << 16) + + (cck_swing_table_ch14[CCKSwingIndex][5] << 24); + + /*Write 0xa28 0xa29*/ + TempVal3 = 0; + TempVal3 = cck_swing_table_ch14[CCKSwingIndex][6] + + (cck_swing_table_ch14[CCKSwingIndex][7] << 8); + } + + write_bbreg(Adapter, rCCK0_TxFilter1, bMaskHWord, TempVal); + write_bbreg(Adapter, rCCK0_TxFilter2, bMaskDWord, TempVal2); + write_bbreg(Adapter, rCCK0_DebugPort, bMaskLWord, TempVal3); + } + +} + +void hal_mpt_SetChannel(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + struct mp_priv *pmp = &pAdapter->mppriv; + u8 channel = pmp->channel; + u8 bandwidth = pmp->bandwidth; + + hal_mpt_SwitchRfSetting(pAdapter); + + pHalData->bSwChnl = _TRUE; + pHalData->bSetChnlBW = _TRUE; + + if (bandwidth == 2) { + rtw_hal_set_chnl_bw(pAdapter, channel, bandwidth, HAL_PRIME_CHNL_OFFSET_LOWER, HAL_PRIME_CHNL_OFFSET_UPPER); + } else if (bandwidth == 1) { + rtw_hal_set_chnl_bw(pAdapter, channel, bandwidth, HAL_PRIME_CHNL_OFFSET_UPPER, 0); + } else + rtw_hal_set_chnl_bw(pAdapter, channel, bandwidth, pmp->prime_channel_offset, 0); + + hal_mpt_CCKTxPowerAdjust(pAdapter, pHalData->bCCKinCH14); + rtw_btcoex_wifionly_scan_notify(pAdapter); + +} + +/* + * Notice + * Switch bandwitdth may change center frequency(channel) + */ +void hal_mpt_SetBandwidth(PADAPTER pAdapter) +{ + struct mp_priv *pmp = &pAdapter->mppriv; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + + u8 channel = pmp->channel; + u8 bandwidth = pmp->bandwidth; + + pHalData->bSwChnl = _TRUE; + pHalData->bSetChnlBW = _TRUE; + + if (bandwidth == 2) { + rtw_hal_set_chnl_bw(pAdapter, channel, bandwidth, HAL_PRIME_CHNL_OFFSET_LOWER, HAL_PRIME_CHNL_OFFSET_UPPER); + } else if (bandwidth == 1) { + rtw_hal_set_chnl_bw(pAdapter, channel, bandwidth, HAL_PRIME_CHNL_OFFSET_UPPER, 0); + } else + rtw_hal_set_chnl_bw(pAdapter, channel, bandwidth, pmp->prime_channel_offset, 0); + + hal_mpt_SwitchRfSetting(pAdapter); + rtw_btcoex_wifionly_scan_notify(pAdapter); + +} + +void mpt_SetTxPower_Old(PADAPTER pAdapter, MPT_TXPWR_DEF Rate, u8 *pTxPower) +{ + switch (Rate) { + case MPT_CCK: { + u32 TxAGC = 0, pwr = 0; + + pwr = pTxPower[RF_PATH_A]; + if (pwr < 0x3f) { + TxAGC = (pwr << 16) | (pwr << 8) | (pwr); + phy_set_bb_reg(pAdapter, rTxAGC_A_CCK1_Mcs32, bMaskByte1, pTxPower[RF_PATH_A]); + phy_set_bb_reg(pAdapter, rTxAGC_B_CCK11_A_CCK2_11, 0xffffff00, TxAGC); + } + pwr = pTxPower[RF_PATH_B]; + if (pwr < 0x3f) { + TxAGC = (pwr << 16) | (pwr << 8) | (pwr); + phy_set_bb_reg(pAdapter, rTxAGC_B_CCK11_A_CCK2_11, bMaskByte0, pTxPower[RF_PATH_B]); + phy_set_bb_reg(pAdapter, rTxAGC_B_CCK1_55_Mcs32, 0xffffff00, TxAGC); + } + } + break; + + case MPT_OFDM_AND_HT: { + u32 TxAGC = 0; + u8 pwr = 0; + + pwr = pTxPower[0]; + if (pwr < 0x3f) { + TxAGC |= ((pwr << 24) | (pwr << 16) | (pwr << 8) | pwr); + RTW_INFO("HT Tx-rf(A) Power = 0x%x\n", TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_A_Rate18_06, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_A_Rate54_24, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_A_Mcs03_Mcs00, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_A_Mcs07_Mcs04, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_A_Mcs11_Mcs08, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_A_Mcs15_Mcs12, bMaskDWord, TxAGC); + } + TxAGC = 0; + pwr = pTxPower[1]; + if (pwr < 0x3f) { + TxAGC |= ((pwr << 24) | (pwr << 16) | (pwr << 8) | pwr); + RTW_INFO("HT Tx-rf(B) Power = 0x%x\n", TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_B_Rate18_06, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_B_Rate54_24, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_B_Mcs03_Mcs00, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_B_Mcs07_Mcs04, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_B_Mcs11_Mcs08, bMaskDWord, TxAGC); + phy_set_bb_reg(pAdapter, rTxAGC_B_Mcs15_Mcs12, bMaskDWord, TxAGC); + } + } + break; + + default: + break; + } + RTW_INFO("<===mpt_SetTxPower_Old()\n"); +} + +void +mpt_SetTxPower( + PADAPTER pAdapter, + MPT_TXPWR_DEF Rate, + u8 *pTxPower +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + + u8 path = 0 , i = 0, MaxRate = MGN_6M; + u8 StartPath = RF_PATH_A, EndPath = RF_PATH_B; + u8 tx_nss = 2; + + if (IS_HARDWARE_TYPE_8814A(pAdapter) || IS_HARDWARE_TYPE_8814B(pAdapter)) { + EndPath = RF_PATH_D; + tx_nss = 4; + } else if (IS_HARDWARE_TYPE_8188F(pAdapter) || IS_HARDWARE_TYPE_8188GTV(pAdapter) + || IS_HARDWARE_TYPE_8723D(pAdapter) || IS_HARDWARE_TYPE_8821C(pAdapter)) { + EndPath = RF_PATH_A; + tx_nss = 1; + } + + switch (Rate) { + case MPT_CCK: { + u8 rate[] = {MGN_1M, MGN_2M, MGN_5_5M, MGN_11M}; + + for (path = StartPath; path <= EndPath; path++) + for (i = 0; i < sizeof(rate); ++i) + PHY_SetTxPowerIndex(pAdapter, pTxPower[path], path, rate[i]); + } + break; + case MPT_OFDM: { + u8 rate[] = { + MGN_6M, MGN_9M, MGN_12M, MGN_18M, + MGN_24M, MGN_36M, MGN_48M, MGN_54M, + }; + + for (path = StartPath; path <= EndPath; path++) + for (i = 0; i < sizeof(rate); ++i) + PHY_SetTxPowerIndex(pAdapter, pTxPower[path], path, rate[i]); + } + break; + case MPT_HT: { + u8 rate[] = { + MGN_MCS0, MGN_MCS1, MGN_MCS2, MGN_MCS3, MGN_MCS4, + MGN_MCS5, MGN_MCS6, MGN_MCS7, MGN_MCS8, MGN_MCS9, + MGN_MCS10, MGN_MCS11, MGN_MCS12, MGN_MCS13, MGN_MCS14, + MGN_MCS15, MGN_MCS16, MGN_MCS17, MGN_MCS18, MGN_MCS19, + MGN_MCS20, MGN_MCS21, MGN_MCS22, MGN_MCS23, MGN_MCS24, + MGN_MCS25, MGN_MCS26, MGN_MCS27, MGN_MCS28, MGN_MCS29, + MGN_MCS30, MGN_MCS31, + }; + if (tx_nss == 4) + MaxRate = MGN_MCS31; + else if (tx_nss == 3) + MaxRate = MGN_MCS23; + else if (tx_nss == 2) + MaxRate = MGN_MCS15; + else + MaxRate = MGN_MCS7; + + for (path = StartPath; path <= EndPath; path++) { + for (i = 0; i < sizeof(rate); ++i) { + if (rate[i] > MaxRate) + break; + PHY_SetTxPowerIndex(pAdapter, pTxPower[path], path, rate[i]); + } + } + } + break; + case MPT_VHT: { + u8 rate[] = { + MGN_VHT1SS_MCS0, MGN_VHT1SS_MCS1, MGN_VHT1SS_MCS2, MGN_VHT1SS_MCS3, MGN_VHT1SS_MCS4, + MGN_VHT1SS_MCS5, MGN_VHT1SS_MCS6, MGN_VHT1SS_MCS7, MGN_VHT1SS_MCS8, MGN_VHT1SS_MCS9, + MGN_VHT2SS_MCS0, MGN_VHT2SS_MCS1, MGN_VHT2SS_MCS2, MGN_VHT2SS_MCS3, MGN_VHT2SS_MCS4, + MGN_VHT2SS_MCS5, MGN_VHT2SS_MCS6, MGN_VHT2SS_MCS7, MGN_VHT2SS_MCS8, MGN_VHT2SS_MCS9, + MGN_VHT3SS_MCS0, MGN_VHT3SS_MCS1, MGN_VHT3SS_MCS2, MGN_VHT3SS_MCS3, MGN_VHT3SS_MCS4, + MGN_VHT3SS_MCS5, MGN_VHT3SS_MCS6, MGN_VHT3SS_MCS7, MGN_VHT3SS_MCS8, MGN_VHT3SS_MCS9, + MGN_VHT4SS_MCS0, MGN_VHT4SS_MCS1, MGN_VHT4SS_MCS2, MGN_VHT4SS_MCS3, MGN_VHT4SS_MCS4, + MGN_VHT4SS_MCS5, MGN_VHT4SS_MCS6, MGN_VHT4SS_MCS7, MGN_VHT4SS_MCS8, MGN_VHT4SS_MCS9, + }; + if (tx_nss == 4) + MaxRate = MGN_VHT4SS_MCS9; + else if (tx_nss == 3) + MaxRate = MGN_VHT3SS_MCS9; + else if (tx_nss == 2) + MaxRate = MGN_VHT2SS_MCS9; + else + MaxRate = MGN_VHT1SS_MCS9; + + for (path = StartPath; path <= EndPath; path++) { + for (i = 0; i < sizeof(rate); ++i) { + if (rate[i] > MaxRate) + break; + PHY_SetTxPowerIndex(pAdapter, pTxPower[path], path, rate[i]); + } + } + } + break; + default: + RTW_INFO("<===mpt_SetTxPower: Illegal channel!!\n"); + break; + } +} + +void hal_mpt_SetTxPower(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + + if (pHalData->rf_chip < RF_CHIP_MAX) { + if (IS_HARDWARE_TYPE_8188E(pAdapter) || + IS_HARDWARE_TYPE_8723B(pAdapter) || + IS_HARDWARE_TYPE_8192E(pAdapter) || + IS_HARDWARE_TYPE_8703B(pAdapter) || + IS_HARDWARE_TYPE_8188F(pAdapter) || + IS_HARDWARE_TYPE_8188GTV(pAdapter) + ) { + + RTW_INFO("===> MPT_ProSetTxPower: Old\n"); + + mpt_SetTxPower_Old(pAdapter, MPT_CCK, pMptCtx->TxPwrLevel); + mpt_SetTxPower_Old(pAdapter, MPT_OFDM_AND_HT, pMptCtx->TxPwrLevel); + + } else { + + mpt_SetTxPower(pAdapter, MPT_CCK, pMptCtx->TxPwrLevel); + mpt_SetTxPower(pAdapter, MPT_OFDM, pMptCtx->TxPwrLevel); + mpt_SetTxPower(pAdapter, MPT_HT, pMptCtx->TxPwrLevel); + if(IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) { + RTW_INFO("===> MPT_ProSetTxPower: Jaguar/Jaguar2\n"); + mpt_SetTxPower(pAdapter, MPT_VHT, pMptCtx->TxPwrLevel); + } + } + + rtw_hal_set_txpwr_done(pAdapter); + } else + RTW_INFO("RFChipID < RF_CHIP_MAX, the RF chip is not supported - %d\n", pHalData->rf_chip); + + odm_clear_txpowertracking_state(pDM_Odm); +} + +void hal_mpt_SetDataRate(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + u32 DataRate; + + DataRate = mpt_to_mgnt_rate(pMptCtx->mpt_rate_index); + + hal_mpt_SwitchRfSetting(pAdapter); + + hal_mpt_CCKTxPowerAdjust(pAdapter, pHalData->bCCKinCH14); +#ifdef CONFIG_RTL8723B + if (IS_HARDWARE_TYPE_8723B(pAdapter)) { + if (IS_CCK_RATE(DataRate)) { + if (pMptCtx->mpt_rf_path == RF_PATH_A) + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x51, 0xF, 0x6); + else + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x71, 0xF, 0x6); + } else { + if (pMptCtx->mpt_rf_path == RF_PATH_A) + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x51, 0xF, 0xE); + else + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x71, 0xF, 0xE); + } + } + + if ((IS_HARDWARE_TYPE_8723BS(pAdapter) && + ((pHalData->PackageType == PACKAGE_TFBGA79) || (pHalData->PackageType == PACKAGE_TFBGA90)))) { + if (pMptCtx->mpt_rf_path == RF_PATH_A) + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x51, 0xF, 0xE); + else + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x71, 0xF, 0xE); + } +#endif +} + +#define RF_PATH_AB 22 + +#ifdef CONFIG_RTL8814A +void mpt_ToggleIG_8814A(PADAPTER pAdapter) +{ + u8 Path; + u32 IGReg = rA_IGI_Jaguar, IGvalue = 0; + + for (Path = 0; Path <= RF_PATH_D; Path++) { + switch (Path) { + case RF_PATH_B: + IGReg = rB_IGI_Jaguar; + break; + case RF_PATH_C: + IGReg = rC_IGI_Jaguar2; + break; + case RF_PATH_D: + IGReg = rD_IGI_Jaguar2; + break; + default: + IGReg = rA_IGI_Jaguar; + break; + } + + IGvalue = phy_query_bb_reg(pAdapter, IGReg, bMaskByte0); + phy_set_bb_reg(pAdapter, IGReg, bMaskByte0, IGvalue + 2); + phy_set_bb_reg(pAdapter, IGReg, bMaskByte0, IGvalue); + } +} + +void mpt_SetRFPath_8814A(PADAPTER pAdapter) +{ + + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &pAdapter->mppriv.mpt_ctx; + R_ANTENNA_SELECT_OFDM *p_ofdm_tx; /* OFDM Tx register */ + R_ANTENNA_SELECT_CCK *p_cck_txrx; + u8 ForcedDataRate = mpt_to_mgnt_rate(pMptCtx->mpt_rate_index); + /*/PRT_HIGH_THROUGHPUT pHTInfo = GET_HT_INFO(pMgntInfo);*/ + /*/PRT_VERY_HIGH_THROUGHPUT pVHTInfo = GET_VHT_INFO(pMgntInfo);*/ + + u32 ulAntennaTx = pHalData->antenna_tx_path; + u32 ulAntennaRx = pHalData->AntennaRxPath; + u8 NssforRate = MgntQuery_NssTxRate(ForcedDataRate); + + if (NssforRate == RF_3TX) { + RTW_INFO("===> SetAntenna 3T Rate ForcedDataRate %d NssforRate %d AntennaTx %d\n", ForcedDataRate, NssforRate, ulAntennaTx); + + switch (ulAntennaTx) { + case ANTENNA_BCD: + pMptCtx->mpt_rf_path = RF_PATH_BCD; + /*pHalData->ValidTxPath = 0x0e;*/ + phy_set_bb_reg(pAdapter, rTxAnt_23Nsts_Jaguar2, 0x0fff0000, 0x90e); /*/ 0x940[27:16]=12'b0010_0100_0111*/ + break; + + case ANTENNA_ABC: + default: + pMptCtx->mpt_rf_path = RF_PATH_ABC; + /*pHalData->ValidTxPath = 0x0d;*/ + phy_set_bb_reg(pAdapter, rTxAnt_23Nsts_Jaguar2, 0x0fff0000, 0x247); /*/ 0x940[27:16]=12'b0010_0100_0111*/ + break; + } + + } else { /*/if(NssforRate == RF_1TX)*/ + RTW_INFO("===> SetAntenna for 1T/2T Rate, ForcedDataRate %d NssforRate %d AntennaTx %d\n", ForcedDataRate, NssforRate, ulAntennaTx); + switch (ulAntennaTx) { + case ANTENNA_BCD: + pMptCtx->mpt_rf_path = RF_PATH_BCD; + /*pHalData->ValidTxPath = 0x0e;*/ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0xf0000000, 0x7); + phy_set_bb_reg(pAdapter, rTxAnt_1Nsts_Jaguar2, 0x000f00000, 0xe); + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, 0xf0, 0xe); + break; + + case ANTENNA_BC: + pMptCtx->mpt_rf_path = RF_PATH_BC; + /*pHalData->ValidTxPath = 0x06;*/ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0xf0000000, 0x6); + phy_set_bb_reg(pAdapter, rTxAnt_1Nsts_Jaguar2, 0x000f00000, 0x6); + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, 0xf0, 0x6); + break; + case ANTENNA_B: + pMptCtx->mpt_rf_path = RF_PATH_B; + /*pHalData->ValidTxPath = 0x02;*/ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0xf0000000, 0x4); /*/ 0xa07[7:4] = 4'b0100*/ + phy_set_bb_reg(pAdapter, rTxAnt_1Nsts_Jaguar2, 0xfff00000, 0x002); /*/ 0x93C[31:20]=12'b0000_0000_0010*/ + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, 0xf0, 0x2); /* 0x80C[7:4] = 4'b0010*/ + break; + + case ANTENNA_C: + pMptCtx->mpt_rf_path = RF_PATH_C; + /*pHalData->ValidTxPath = 0x04;*/ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0xf0000000, 0x2); /*/ 0xa07[7:4] = 4'b0010*/ + phy_set_bb_reg(pAdapter, rTxAnt_1Nsts_Jaguar2, 0xfff00000, 0x004); /*/ 0x93C[31:20]=12'b0000_0000_0100*/ + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, 0xf0, 0x4); /*/ 0x80C[7:4] = 4'b0100*/ + break; + + case ANTENNA_D: + pMptCtx->mpt_rf_path = RF_PATH_D; + /*pHalData->ValidTxPath = 0x08;*/ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0xf0000000, 0x1); /*/ 0xa07[7:4] = 4'b0001*/ + phy_set_bb_reg(pAdapter, rTxAnt_1Nsts_Jaguar2, 0xfff00000, 0x008); /*/ 0x93C[31:20]=12'b0000_0000_1000*/ + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, 0xf0, 0x8); /*/ 0x80C[7:4] = 4'b1000*/ + break; + + case ANTENNA_A: + default: + pMptCtx->mpt_rf_path = RF_PATH_A; + /*pHalData->ValidTxPath = 0x01;*/ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0xf0000000, 0x8); /*/ 0xa07[7:4] = 4'b1000*/ + phy_set_bb_reg(pAdapter, rTxAnt_1Nsts_Jaguar2, 0xfff00000, 0x001); /*/ 0x93C[31:20]=12'b0000_0000_0001*/ + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, 0xf0, 0x1); /*/ 0x80C[7:4] = 4'b0001*/ + break; + } + } + + switch (ulAntennaRx) { + case ANTENNA_A: + /*pHalData->ValidRxPath = 0x01;*/ + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x2); + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0x11); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x3); + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0x0C000000, 0x0); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_A_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_B_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_C, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_C_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_D, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_D_0x0[19:16] = 1, Standby mode*/ + /*/ CCA related PD_delay_th*/ + phy_set_bb_reg(pAdapter, rAGC_table_Jaguar, 0x0F000000, 0x5); + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, 0x0000000F, 0xA); + break; + + case ANTENNA_B: + /*pHalData->ValidRxPath = 0x02;*/ + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x2); + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0x22); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x3); + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0x0C000000, 0x1); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_A_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_B_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_C, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_C_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_D, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_D_0x0[19:16] = 1, Standby mode*/ + /*/ CCA related PD_delay_th*/ + phy_set_bb_reg(pAdapter, rAGC_table_Jaguar, 0x0F000000, 0x5); + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, 0x0000000F, 0xA); + break; + + case ANTENNA_C: + /*pHalData->ValidRxPath = 0x04;*/ + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x2); + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0x44); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x3); + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0x0C000000, 0x2); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_A_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_B_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_C, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_C_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_D, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_D_0x0[19:16] = 1, Standby mode*/ + /*/ CCA related PD_delay_th*/ + phy_set_bb_reg(pAdapter, rAGC_table_Jaguar, 0x0F000000, 0x5); + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, 0x0000000F, 0xA); + break; + + case ANTENNA_D: + /*pHalData->ValidRxPath = 0x08;*/ + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x2); + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0x88); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x3); + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0x0C000000, 0x3); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_A_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_B_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_C, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_C_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_D, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_D_0x0[19:16] = 3, RX mode*/ + /*/ CCA related PD_delay_th*/ + phy_set_bb_reg(pAdapter, rAGC_table_Jaguar, 0x0F000000, 0x5); + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, 0x0000000F, 0xA); + break; + + case ANTENNA_BC: + /*pHalData->ValidRxPath = 0x06;*/ + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x2); + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0x66); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x3); + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0x0f000000, 0x6); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_A_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_B_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_C, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_C_0x0[19:16] = 3, Rx mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_D, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_D_0x0[19:16] = 1, Standby mode*/ + /*/ CCA related PD_delay_th*/ + phy_set_bb_reg(pAdapter, rAGC_table_Jaguar, 0x0F000000, 0x5); + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, 0x0000000F, 0xA); + break; + + case ANTENNA_CD: + /*pHalData->ValidRxPath = 0x0C;*/ + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x2); + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0xcc); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x3); + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0x0f000000, 0xB); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_A_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_B_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_C, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_C_0x0[19:16] = 3, Rx mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_D, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_D_0x0[19:16] = 3, RX mode*/ + /*/ CCA related PD_delay_th*/ + phy_set_bb_reg(pAdapter, rAGC_table_Jaguar, 0x0F000000, 0x5); + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, 0x0000000F, 0xA); + break; + + case ANTENNA_BCD: + /*pHalData->ValidRxPath = 0x0e;*/ + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x2); + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0xee); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x3); + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0x0f000000, 0x6); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_A_0x0[19:16] = 1, Standby mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_B_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_C, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_C_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_D, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_D_0x0[19:16] = 3, Rx mode*/ + /*/ CCA related PD_delay_th*/ + phy_set_bb_reg(pAdapter, rAGC_table_Jaguar, 0x0F000000, 0x3); + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, 0x0000000F, 0x8); + break; + + case ANTENNA_ABCD: + /*pHalData->ValidRxPath = 0x0f;*/ + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x2); + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0xff); + phy_set_bb_reg(pAdapter, 0x1000, bMaskByte2, 0x3); + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, 0x0f000000, 0x1); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_A_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_B_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_C, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_C_0x0[19:16] = 3, RX mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_D, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_D_0x0[19:16] = 3, RX mode*/ + /*/ CCA related PD_delay_th*/ + phy_set_bb_reg(pAdapter, rAGC_table_Jaguar, 0x0F000000, 0x3); + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, 0x0000000F, 0x8); + break; + + default: + break; + } + + PHY_Set_SecCCATH_by_RXANT_8814A(pAdapter, ulAntennaRx); + + mpt_ToggleIG_8814A(pAdapter); +} + +#endif /* CONFIG_RTL8814A */ +#if defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) \ + || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) || defined(CONFIG_RTL8723F) +void +mpt_SetSingleTone_8814A( + PADAPTER pAdapter, + BOOLEAN bSingleTone, + BOOLEAN bEnPMacTx) +{ + + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + u8 StartPath = RF_PATH_A, EndPath = RF_PATH_A, path; + static u32 regIG0 = 0, regIG1 = 0, regIG2 = 0, regIG3 = 0; + + if (bSingleTone) { + regIG0 = phy_query_bb_reg(pAdapter, rA_TxScale_Jaguar, bMaskDWord); /*/ 0xC1C[31:21]*/ + regIG1 = phy_query_bb_reg(pAdapter, rB_TxScale_Jaguar, bMaskDWord); /*/ 0xE1C[31:21]*/ + regIG2 = phy_query_bb_reg(pAdapter, rC_TxScale_Jaguar2, bMaskDWord); /*/ 0x181C[31:21]*/ + regIG3 = phy_query_bb_reg(pAdapter, rD_TxScale_Jaguar2, bMaskDWord); /*/ 0x1A1C[31:21]*/ + + switch (pMptCtx->mpt_rf_path) { + case RF_PATH_A: + case RF_PATH_B: + case RF_PATH_C: + case RF_PATH_D: + StartPath = pMptCtx->mpt_rf_path; + EndPath = pMptCtx->mpt_rf_path; + break; + case RF_PATH_AB: + EndPath = RF_PATH_B; + break; + case RF_PATH_BC: + StartPath = RF_PATH_B; + EndPath = RF_PATH_C; + break; + case RF_PATH_ABC: + EndPath = RF_PATH_C; + break; + case RF_PATH_BCD: + StartPath = RF_PATH_B; + EndPath = RF_PATH_D; + break; + case RF_PATH_ABCD: + EndPath = RF_PATH_D; + break; + } + + if (bEnPMacTx == FALSE) { + hal_mpt_SetContinuousTx(pAdapter, _TRUE); + issue_nulldata(pAdapter, NULL, 1, 3, 500); + } + + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x1); /*/ Disable CCA*/ + + for (path = StartPath; path <= EndPath; path++) { + phy_set_rf_reg(pAdapter, path, RF_AC_Jaguar, 0xF0000, 0x2); /*/ Tx mode: RF0x00[19:16]=4'b0010 */ + phy_set_rf_reg(pAdapter, path, RF_AC_Jaguar, 0x1F, 0x0); /*/ Lowest RF gain index: RF_0x0[4:0] = 0*/ + + phy_set_rf_reg(pAdapter, path, lna_low_gain_3, BIT1, 0x1); /*/ RF LO enabled*/ + } + + phy_set_bb_reg(pAdapter, rA_TxScale_Jaguar, 0xFFE00000, 0); /*/ 0xC1C[31:21]*/ + phy_set_bb_reg(pAdapter, rB_TxScale_Jaguar, 0xFFE00000, 0); /*/ 0xE1C[31:21]*/ + phy_set_bb_reg(pAdapter, rC_TxScale_Jaguar2, 0xFFE00000, 0); /*/ 0x181C[31:21]*/ + phy_set_bb_reg(pAdapter, rD_TxScale_Jaguar2, 0xFFE00000, 0); /*/ 0x1A1C[31:21]*/ + } else { + switch (pMptCtx->mpt_rf_path) { + case RF_PATH_A: + case RF_PATH_B: + case RF_PATH_C: + case RF_PATH_D: + StartPath = pMptCtx->mpt_rf_path; + EndPath = pMptCtx->mpt_rf_path; + break; + case RF_PATH_AB: + EndPath = RF_PATH_B; + break; + case RF_PATH_BC: + StartPath = RF_PATH_B; + EndPath = RF_PATH_C; + break; + case RF_PATH_ABC: + EndPath = RF_PATH_C; + break; + case RF_PATH_BCD: + StartPath = RF_PATH_B; + EndPath = RF_PATH_D; + break; + case RF_PATH_ABCD: + EndPath = RF_PATH_D; + break; + } + for (path = StartPath; path <= EndPath; path++) + phy_set_rf_reg(pAdapter, path, lna_low_gain_3, BIT1, 0x0); /* RF LO disabled */ + + phy_set_bb_reg(pAdapter, rCCAonSec_Jaguar, BIT1, 0x0); /* Enable CCA*/ + + if (bEnPMacTx == FALSE) { + if(IS_HARDWARE_TYPE_JAGUAR3(pAdapter)) { +#ifdef PHYDM_MP_SUPPORT + phydm_stop_ofdm_cont_tx(pAdapter); + pMptCtx->bCckContTx = FALSE; + pMptCtx->bOfdmContTx = FALSE; +#endif + } else + hal_mpt_SetContinuousTx(pAdapter, _FALSE); + } + + phy_set_bb_reg(pAdapter, rA_TxScale_Jaguar, bMaskDWord, regIG0); /* 0xC1C[31:21]*/ + phy_set_bb_reg(pAdapter, rB_TxScale_Jaguar, bMaskDWord, regIG1); /* 0xE1C[31:21]*/ + phy_set_bb_reg(pAdapter, rC_TxScale_Jaguar2, bMaskDWord, regIG2); /* 0x181C[31:21]*/ + phy_set_bb_reg(pAdapter, rD_TxScale_Jaguar2, bMaskDWord, regIG3); /* 0x1A1C[31:21]*/ + } +} + +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) +void mpt_SetRFPath_8812A(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &pAdapter->mppriv.mpt_ctx; + struct mp_priv *pmp = &pAdapter->mppriv; + u8 channel = pmp->channel; + u8 bandwidth = pmp->bandwidth; + u8 eLNA_2g = pHalData->ExternalLNA_2G; + u32 ulAntennaTx, ulAntennaRx; + u32 reg0xC50 = 0; + + ulAntennaTx = pHalData->antenna_tx_path; + ulAntennaRx = pHalData->AntennaRxPath; + + switch (ulAntennaTx) { + case ANTENNA_A: + pMptCtx->mpt_rf_path = RF_PATH_A; + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, bMaskLWord, 0x1111); + if (pHalData->rfe_type == 3 && IS_HARDWARE_TYPE_8812(pAdapter)) + phy_set_bb_reg(pAdapter, r_ANTSEL_SW_Jaguar, bMask_AntselPathFollow_Jaguar, 0x0); + break; + case ANTENNA_B: + pMptCtx->mpt_rf_path = RF_PATH_B; + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, bMaskLWord, 0x2222); + if (pHalData->rfe_type == 3 && IS_HARDWARE_TYPE_8812(pAdapter)) + phy_set_bb_reg(pAdapter, r_ANTSEL_SW_Jaguar, bMask_AntselPathFollow_Jaguar, 0x1); + break; + case ANTENNA_AB: + pMptCtx->mpt_rf_path = RF_PATH_AB; + phy_set_bb_reg(pAdapter, rTxPath_Jaguar, bMaskLWord, 0x3333); + if (pHalData->rfe_type == 3 && IS_HARDWARE_TYPE_8812(pAdapter)) + phy_set_bb_reg(pAdapter, r_ANTSEL_SW_Jaguar, bMask_AntselPathFollow_Jaguar, 0x0); + break; + default: + pMptCtx->mpt_rf_path = RF_PATH_AB; + RTW_INFO("Unknown Tx antenna.\n"); + break; + } + + switch (ulAntennaRx) { + case ANTENNA_A: + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0x11); + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x1); /*/ RF_B_0x0[19:16] = 1, Standby mode*/ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, bCCK_RX_Jaguar, 0x0); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, BIT19 | BIT18 | BIT17 | BIT16, 0x3); + + /*/ <20121101, Kordan> To prevent gain table from not switched, asked by Ynlin.*/ + reg0xC50 = phy_query_bb_reg(pAdapter, rA_IGI_Jaguar, bMaskByte0); + phy_set_bb_reg(pAdapter, rA_IGI_Jaguar, bMaskByte0, reg0xC50 + 2); + phy_set_bb_reg(pAdapter, rA_IGI_Jaguar, bMaskByte0, reg0xC50); + + /* set PWED_TH for BB Yn user guide R29 */ + if (IS_HARDWARE_TYPE_8812(pAdapter)) { + if (channel <= 14) { /* 2.4G */ + if (bandwidth == CHANNEL_WIDTH_20 + && eLNA_2g == 0) { + /* 0x830[3:1]=3'b010 */ + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, BIT1 | BIT2 | BIT3, 0x02); + } else + /* 0x830[3:1]=3'b100 */ + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, BIT1 | BIT2 | BIT3, 0x04); + } else + /* 0x830[3:1]=3'b100 for 5G */ + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, BIT1 | BIT2 | BIT3, 0x04); + } + break; + case ANTENNA_B: + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0x22); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, 0xF0000, 0x1);/*/ RF_A_0x0[19:16] = 1, Standby mode */ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, bCCK_RX_Jaguar, 0x1); + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, BIT19 | BIT18 | BIT17 | BIT16, 0x3); + + /*/ <20121101, Kordan> To prevent gain table from not switched, asked by Ynlin.*/ + reg0xC50 = phy_query_bb_reg(pAdapter, rB_IGI_Jaguar, bMaskByte0); + phy_set_bb_reg(pAdapter, rB_IGI_Jaguar, bMaskByte0, reg0xC50 + 2); + phy_set_bb_reg(pAdapter, rB_IGI_Jaguar, bMaskByte0, reg0xC50); + + /* set PWED_TH for BB Yn user guide R29 */ + if (IS_HARDWARE_TYPE_8812(pAdapter)) { + if (channel <= 14) { + if (bandwidth == CHANNEL_WIDTH_20 + && eLNA_2g == 0) { + /* 0x830[3:1]=3'b010 */ + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, BIT1 | BIT2 | BIT3, 0x02); + } else + /* 0x830[3:1]=3'b100 */ + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, BIT1 | BIT2 | BIT3, 0x04); + } else + /* 0x830[3:1]=3'b100 for 5G */ + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, BIT1 | BIT2 | BIT3, 0x04); + } + break; + case ANTENNA_AB: + phy_set_bb_reg(pAdapter, rRxPath_Jaguar, bMaskByte0, 0x33); + phy_set_rf_reg(pAdapter, RF_PATH_B, RF_AC_Jaguar, 0xF0000, 0x3); /*/ RF_B_0x0[19:16] = 3, Rx mode*/ + phy_set_bb_reg(pAdapter, rCCK_RX_Jaguar, bCCK_RX_Jaguar, 0x0); + /* set PWED_TH for BB Yn user guide R29 */ + phy_set_bb_reg(pAdapter, rPwed_TH_Jaguar, BIT1 | BIT2 | BIT3, 0x04); + break; + default: + RTW_INFO("Unknown Rx antenna.\n"); + break; + } + + if (pHalData->rfe_type == 5 || pHalData->rfe_type == 1) { + if (ulAntennaTx == ANTENNA_A || ulAntennaTx == ANTENNA_AB) { + /* WiFi */ + phy_set_bb_reg(pAdapter, r_ANTSEL_SW_Jaguar, BIT(1) | BIT(0), 0x2); + phy_set_bb_reg(pAdapter, r_ANTSEL_SW_Jaguar, BIT(9) | BIT(8), 0x3); + } else { + /* BT */ + phy_set_bb_reg(pAdapter, r_ANTSEL_SW_Jaguar, BIT(1) | BIT(0), 0x1); + phy_set_bb_reg(pAdapter, r_ANTSEL_SW_Jaguar, BIT(9) | BIT(8), 0x3); + } + } +} +#endif + +#ifdef CONFIG_RTL8723B +void mpt_SetRFPath_8723B(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + u32 ulAntennaTx, ulAntennaRx; + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + struct dm_rf_calibration_struct *pRFCalibrateInfo = &(pDM_Odm->rf_calibrate_info); + u8 i; + + ulAntennaTx = pHalData->antenna_tx_path; + ulAntennaRx = pHalData->AntennaRxPath; + + if (pHalData->rf_chip >= RF_CHIP_MAX) { + RTW_INFO("This RF chip ID is not supported\n"); + return; + } + + switch (pAdapter->mppriv.antenna_tx) { + case ANTENNA_A: { /*/ Actually path S1 (Wi-Fi)*/ + pMptCtx->mpt_rf_path = RF_PATH_A; + phy_set_bb_reg(pAdapter, rS0S1_PathSwitch, BIT9 | BIT8 | BIT7, 0x0); + phy_set_bb_reg(pAdapter, 0xB2C, BIT31, 0x0); /* AGC Table Sel*/ + + for (i = 0; i < 3; ++i) { + u32 offset = pRFCalibrateInfo->tx_iqc_8723b[RF_PATH_A][i][0]; + u32 data = pRFCalibrateInfo->tx_iqc_8723b[RF_PATH_A][i][1]; + + if (offset != 0) { + phy_set_bb_reg(pAdapter, offset, bMaskDWord, data); + RTW_INFO("Switch to S1 TxIQC(offset, data) = (0x%X, 0x%X)\n", offset, data); + } + } + for (i = 0; i < 2; ++i) { + u32 offset = pRFCalibrateInfo->rx_iqc_8723b[RF_PATH_A][i][0]; + u32 data = pRFCalibrateInfo->rx_iqc_8723b[RF_PATH_A][i][1]; + + if (offset != 0) { + phy_set_bb_reg(pAdapter, offset, bMaskDWord, data); + RTW_INFO("Switch to S1 RxIQC (offset, data) = (0x%X, 0x%X)\n", offset, data); + } + } + } + break; + case ANTENNA_B: { /*/ Actually path S0 (BT)*/ + u32 offset; + u32 data; + + pMptCtx->mpt_rf_path = RF_PATH_B; + phy_set_bb_reg(pAdapter, rS0S1_PathSwitch, BIT9 | BIT8 | BIT7, 0x5); + phy_set_bb_reg(pAdapter, 0xB2C, BIT31, 0x1); /*/ AGC Table Sel.*/ + + for (i = 0; i < 3; ++i) { + /*/ <20130603, Kordan> Because BB suppors only 1T1R, we restore IQC to S1 instead of S0.*/ + offset = pRFCalibrateInfo->tx_iqc_8723b[RF_PATH_A][i][0]; + data = pRFCalibrateInfo->tx_iqc_8723b[RF_PATH_B][i][1]; + if (pRFCalibrateInfo->tx_iqc_8723b[RF_PATH_B][i][0] != 0) { + phy_set_bb_reg(pAdapter, offset, bMaskDWord, data); + RTW_INFO("Switch to S0 TxIQC (offset, data) = (0x%X, 0x%X)\n", offset, data); + } + } + /*/ <20130603, Kordan> Because BB suppors only 1T1R, we restore IQC to S1 instead of S0.*/ + for (i = 0; i < 2; ++i) { + offset = pRFCalibrateInfo->rx_iqc_8723b[RF_PATH_A][i][0]; + data = pRFCalibrateInfo->rx_iqc_8723b[RF_PATH_B][i][1]; + if (pRFCalibrateInfo->rx_iqc_8723b[RF_PATH_B][i][0] != 0) { + phy_set_bb_reg(pAdapter, offset, bMaskDWord, data); + RTW_INFO("Switch to S0 RxIQC (offset, data) = (0x%X, 0x%X)\n", offset, data); + } + } + } + break; + default: + pMptCtx->mpt_rf_path = RF_PATH_AB; + break; + } +} +#endif + +#ifdef CONFIG_RTL8703B +void mpt_SetRFPath_8703B(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + u32 ulAntennaTx, ulAntennaRx; + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + struct dm_rf_calibration_struct *pRFCalibrateInfo = &(pDM_Odm->rf_calibrate_info); + u8 i; + + ulAntennaTx = pHalData->antenna_tx_path; + ulAntennaRx = pHalData->AntennaRxPath; + + if (pHalData->rf_chip >= RF_CHIP_MAX) { + RTW_INFO("This RF chip ID is not supported\n"); + return; + } + + switch (pAdapter->mppriv.antenna_tx) { + case ANTENNA_A: { /* Actually path S1 (Wi-Fi) */ + pMptCtx->mpt_rf_path = RF_PATH_A; + phy_set_bb_reg(pAdapter, rS0S1_PathSwitch, BIT9 | BIT8 | BIT7, 0x0); + phy_set_bb_reg(pAdapter, 0xB2C, BIT31, 0x0); /* AGC Table Sel*/ + + for (i = 0; i < 3; ++i) { + u32 offset = pRFCalibrateInfo->tx_iqc_8703b[i][0]; + u32 data = pRFCalibrateInfo->tx_iqc_8703b[i][1]; + + if (offset != 0) { + phy_set_bb_reg(pAdapter, offset, bMaskDWord, data); + RTW_INFO("Switch to S1 TxIQC(offset, data) = (0x%X, 0x%X)\n", offset, data); + } + + } + for (i = 0; i < 2; ++i) { + u32 offset = pRFCalibrateInfo->rx_iqc_8703b[i][0]; + u32 data = pRFCalibrateInfo->rx_iqc_8703b[i][1]; + + if (offset != 0) { + phy_set_bb_reg(pAdapter, offset, bMaskDWord, data); + RTW_INFO("Switch to S1 RxIQC (offset, data) = (0x%X, 0x%X)\n", offset, data); + } + } + } + break; + case ANTENNA_B: { /* Actually path S0 (BT)*/ + pMptCtx->mpt_rf_path = RF_PATH_B; + phy_set_bb_reg(pAdapter, rS0S1_PathSwitch, BIT9 | BIT8 | BIT7, 0x5); + phy_set_bb_reg(pAdapter, 0xB2C, BIT31, 0x1); /* AGC Table Sel */ + + for (i = 0; i < 3; ++i) { + u32 offset = pRFCalibrateInfo->tx_iqc_8703b[i][0]; + u32 data = pRFCalibrateInfo->tx_iqc_8703b[i][1]; + + if (pRFCalibrateInfo->tx_iqc_8703b[i][0] != 0) { + phy_set_bb_reg(pAdapter, offset, bMaskDWord, data); + RTW_INFO("Switch to S0 TxIQC (offset, data) = (0x%X, 0x%X)\n", offset, data); + } + } + for (i = 0; i < 2; ++i) { + u32 offset = pRFCalibrateInfo->rx_iqc_8703b[i][0]; + u32 data = pRFCalibrateInfo->rx_iqc_8703b[i][1]; + + if (pRFCalibrateInfo->rx_iqc_8703b[i][0] != 0) { + phy_set_bb_reg(pAdapter, offset, bMaskDWord, data); + RTW_INFO("Switch to S0 RxIQC (offset, data) = (0x%X, 0x%X)\n", offset, data); + } + } + } + break; + default: + pMptCtx->mpt_rf_path = RF_PATH_AB; + break; + } + +} +#endif + +#ifdef CONFIG_RTL8723D +void mpt_SetRFPath_8723D(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + u8 p = 0, i = 0; + u32 ulAntennaTx, ulAntennaRx, offset = 0, data = 0, val32 = 0; + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + struct dm_rf_calibration_struct *pRFCalibrateInfo = &(pDM_Odm->rf_calibrate_info); + + ulAntennaTx = pHalData->antenna_tx_path; + ulAntennaRx = pHalData->AntennaRxPath; + + if (pHalData->rf_chip >= RF_CHIP_MAX) { + RTW_INFO("This RF chip ID is not supported\n"); + return; + } + + switch (pAdapter->mppriv.antenna_tx) { + /* Actually path S1 (Wi-Fi) */ + case ANTENNA_A: { + pMptCtx->mpt_rf_path = RF_PATH_A; + phy_set_bb_reg(pAdapter, rS0S1_PathSwitch, BIT9|BIT8|BIT7|BIT6, 0); + } + break; + /* Actually path S0 (BT) */ + case ANTENNA_B: { + pMptCtx->mpt_rf_path = RF_PATH_B; + phy_set_bb_reg(pAdapter, rS0S1_PathSwitch, BIT9|BIT8|BIT7|BIT6, 0xA); + + } + break; + default: + pMptCtx->mpt_rf_path = RF_PATH_AB; + break; + } +} +#endif + +void mpt_SetRFPath_819X(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + u32 ulAntennaTx, ulAntennaRx; + R_ANTENNA_SELECT_OFDM *p_ofdm_tx; /* OFDM Tx register */ + R_ANTENNA_SELECT_CCK *p_cck_txrx; + u8 r_rx_antenna_ofdm = 0, r_ant_select_cck_val = 0; + u8 chgTx = 0, chgRx = 0; + u32 r_ant_sel_cck_val = 0, r_ant_select_ofdm_val = 0, r_ofdm_tx_en_val = 0; + + ulAntennaTx = pHalData->antenna_tx_path; + ulAntennaRx = pHalData->AntennaRxPath; + + p_ofdm_tx = (R_ANTENNA_SELECT_OFDM *)&r_ant_select_ofdm_val; + p_cck_txrx = (R_ANTENNA_SELECT_CCK *)&r_ant_select_cck_val; + + p_ofdm_tx->r_ant_ht1 = 0x1; + p_ofdm_tx->r_ant_ht2 = 0x2;/*Second TX RF path is A*/ + p_ofdm_tx->r_ant_non_ht = 0x3;/*/ 0x1+0x2=0x3 */ + + switch (ulAntennaTx) { + case ANTENNA_A: + p_ofdm_tx->r_tx_antenna = 0x1; + r_ofdm_tx_en_val = 0x1; + p_ofdm_tx->r_ant_l = 0x1; + p_ofdm_tx->r_ant_ht_s1 = 0x1; + p_ofdm_tx->r_ant_non_ht_s1 = 0x1; + p_cck_txrx->r_ccktx_enable = 0x8; + chgTx = 1; + /*/ From SD3 Willis suggestion !!! Set RF A=TX and B as standby*/ + /*/if (IS_HARDWARE_TYPE_8192S(pAdapter))*/ + { + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter2, 0xe, 2); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 1); + r_ofdm_tx_en_val = 0x3; + /*/ Power save*/ + /*/cosa r_ant_select_ofdm_val = 0x11111111;*/ + /*/ We need to close RFB by SW control*/ + if (pHalData->rf_type == RF_2T2R) { + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFInterfaceSW, BIT10, 0); + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFInterfaceSW, BIT26, 1); + phy_set_bb_reg(pAdapter, rFPGA0_XB_RFInterfaceOE, BIT10, 0); + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFParameter, BIT1, 1); + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFParameter, BIT17, 0); + } + } + pMptCtx->mpt_rf_path = RF_PATH_A; + break; + case ANTENNA_B: + p_ofdm_tx->r_tx_antenna = 0x2; + r_ofdm_tx_en_val = 0x2; + p_ofdm_tx->r_ant_l = 0x2; + p_ofdm_tx->r_ant_ht_s1 = 0x2; + p_ofdm_tx->r_ant_non_ht_s1 = 0x2; + p_cck_txrx->r_ccktx_enable = 0x4; + chgTx = 1; + /*/ From SD3 Willis suggestion !!! Set RF A as standby*/ + /*/if (IS_HARDWARE_TYPE_8192S(pAdapter))*/ + { + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter2, 0xe, 1); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 2); + + /*/ 2008/10/31 MH From SD3 Willi's suggestion. We must read RF 1T table.*/ + /*/ 2009/01/08 MH From Sd3 Willis. We need to close RFA by SW control*/ + if (pHalData->rf_type == RF_2T2R || pHalData->rf_type == RF_1T2R) { + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFInterfaceSW, BIT10, 1); + phy_set_bb_reg(pAdapter, rFPGA0_XA_RFInterfaceOE, BIT10, 0); + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFInterfaceSW, BIT26, 0); + /*/phy_set_bb_reg(pAdapter, rFPGA0_XB_RFInterfaceOE, BIT10, 0);*/ + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFParameter, BIT1, 0); + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFParameter, BIT17, 1); + } + } + pMptCtx->mpt_rf_path = RF_PATH_B; + break; + case ANTENNA_AB:/*/ For 8192S*/ + p_ofdm_tx->r_tx_antenna = 0x3; + r_ofdm_tx_en_val = 0x3; + p_ofdm_tx->r_ant_l = 0x3; + p_ofdm_tx->r_ant_ht_s1 = 0x3; + p_ofdm_tx->r_ant_non_ht_s1 = 0x3; + p_cck_txrx->r_ccktx_enable = 0xC; + chgTx = 1; + /*/ From SD3Willis suggestion !!! Set RF B as standby*/ + /*/if (IS_HARDWARE_TYPE_8192S(pAdapter))*/ + { + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter2, 0xe, 2); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 2); + /* Disable Power save*/ + /*cosa r_ant_select_ofdm_val = 0x3321333;*/ + /* 2009/01/08 MH From Sd3 Willis. We need to enable RFA/B by SW control*/ + if (pHalData->rf_type == RF_2T2R) { + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFInterfaceSW, BIT10, 0); + + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFInterfaceSW, BIT26, 0); + /*/phy_set_bb_reg(pAdapter, rFPGA0_XB_RFInterfaceOE, BIT10, 0);*/ + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFParameter, BIT1, 1); + phy_set_bb_reg(pAdapter, rFPGA0_XAB_RFParameter, BIT17, 1); + } + } + pMptCtx->mpt_rf_path = RF_PATH_AB; + break; + default: + break; + } +#if 0 + /* r_rx_antenna_ofdm, bit0=A, bit1=B, bit2=C, bit3=D */ + /* r_cckrx_enable : CCK default, 0=A, 1=B, 2=C, 3=D */ + /* r_cckrx_enable_2 : CCK option, 0=A, 1=B, 2=C, 3=D */ +#endif + switch (ulAntennaRx) { + case ANTENNA_A: + r_rx_antenna_ofdm = 0x1; /* A*/ + p_cck_txrx->r_cckrx_enable = 0x0; /* default: A*/ + p_cck_txrx->r_cckrx_enable_2 = 0x0; /* option: A*/ + chgRx = 1; + break; + case ANTENNA_B: + r_rx_antenna_ofdm = 0x2; /*/ B*/ + p_cck_txrx->r_cckrx_enable = 0x1; /*/ default: B*/ + p_cck_txrx->r_cckrx_enable_2 = 0x1; /*/ option: B*/ + chgRx = 1; + break; + case ANTENNA_AB:/*/ For 8192S and 8192E/U...*/ + r_rx_antenna_ofdm = 0x3;/*/ AB*/ + p_cck_txrx->r_cckrx_enable = 0x0;/*/ default:A*/ + p_cck_txrx->r_cckrx_enable_2 = 0x1;/*/ option:B*/ + chgRx = 1; + break; + default: + break; + } + + + if (chgTx && chgRx) { + switch (pHalData->rf_chip) { + case RF_8225: + case RF_8256: + case RF_6052: + /*/r_ant_sel_cck_val = r_ant_select_cck_val;*/ + phy_set_bb_reg(pAdapter, rFPGA1_TxInfo, 0x7fffffff, r_ant_select_ofdm_val); /*/OFDM Tx*/ + phy_set_bb_reg(pAdapter, rFPGA0_TxInfo, 0x0000000f, r_ofdm_tx_en_val); /*/OFDM Tx*/ + phy_set_bb_reg(pAdapter, rOFDM0_TRxPathEnable, 0x0000000f, r_rx_antenna_ofdm); /*/OFDM Rx*/ + phy_set_bb_reg(pAdapter, rOFDM1_TRxPathEnable, 0x0000000f, r_rx_antenna_ofdm); /*/OFDM Rx*/ + if (IS_HARDWARE_TYPE_8192E(pAdapter)) { + phy_set_bb_reg(pAdapter, rOFDM0_TRxPathEnable, 0x000000F0, r_rx_antenna_ofdm); /*/OFDM Rx*/ + phy_set_bb_reg(pAdapter, rOFDM1_TRxPathEnable, 0x000000F0, r_rx_antenna_ofdm); /*/OFDM Rx*/ + } + phy_set_bb_reg(pAdapter, rCCK0_AFESetting, bMaskByte3, r_ant_select_cck_val);/*/r_ant_sel_cck_val); /CCK TxRx*/ + break; + + default: + RTW_INFO("Unsupported RFChipID for switching antenna.\n"); + break; + } + } +} /* MPT_ProSetRFPath */ + +#ifdef CONFIG_RTL8192F + +void mpt_set_rfpath_8192f(PADAPTER pAdapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + + u16 ForcedDataRate = mpt_to_mgnt_rate(pMptCtx->mpt_rate_index); + u8 NssforRate, odmNssforRate; + u32 ulAntennaTx, ulAntennaRx; + enum bb_path RxAntToPhyDm; + enum bb_path TxAntToPhyDm; + + ulAntennaTx = pHalData->antenna_tx_path; + ulAntennaRx = pHalData->AntennaRxPath; + NssforRate = MgntQuery_NssTxRate(ForcedDataRate); + + if (pHalData->rf_chip >= RF_TYPE_MAX) + RTW_INFO("This RF chip ID is not supported\n"); + + switch (ulAntennaTx) { + case ANTENNA_A: + pMptCtx->mpt_rf_path = RF_PATH_A; + TxAntToPhyDm = BB_PATH_A; + break; + case ANTENNA_B: + pMptCtx->mpt_rf_path = RF_PATH_B; + TxAntToPhyDm = BB_PATH_B; + break; + case ANTENNA_AB: + pMptCtx->mpt_rf_path = RF_PATH_AB; + TxAntToPhyDm = (BB_PATH_A|BB_PATH_B); + break; + default: + pMptCtx->mpt_rf_path = RF_PATH_AB; + TxAntToPhyDm = (BB_PATH_A|BB_PATH_B); + break; + } + + switch (ulAntennaRx) { + case ANTENNA_A: + RxAntToPhyDm = BB_PATH_A; + break; + case ANTENNA_B: + RxAntToPhyDm = BB_PATH_B; + break; + case ANTENNA_AB: + RxAntToPhyDm = (BB_PATH_A|BB_PATH_B); + break; + default: + RxAntToPhyDm = (BB_PATH_A|BB_PATH_B); + break; + } + + phydm_api_trx_mode(GET_PDM_ODM(pAdapter), TxAntToPhyDm, RxAntToPhyDm, TxAntToPhyDm); + +} + +#endif + +void hal_mpt_SetAntenna(PADAPTER pAdapter) +{ + PHAL_DATA_TYPE hal; + ANTENNA_PATH anttx; + enum bb_path bb_tx = 0; + + + hal = GET_HAL_DATA(pAdapter); + anttx = hal->antenna_tx_path; + + switch (anttx) { + case ANTENNA_A: + bb_tx = BB_PATH_A; + break; + case ANTENNA_B: + bb_tx = BB_PATH_B; + break; + case ANTENNA_C: + bb_tx = BB_PATH_C; + break; + case ANTENNA_D: + bb_tx = BB_PATH_D; + break; + case ANTENNA_AB: + bb_tx = BB_PATH_AB; + break; + case ANTENNA_AC: + bb_tx = BB_PATH_AC; + break; + case ANTENNA_AD: + bb_tx = BB_PATH_AD; + break; + case ANTENNA_BC: + bb_tx = BB_PATH_BC; + break; + case ANTENNA_BD: + bb_tx = BB_PATH_BD; + break; + case ANTENNA_CD: + bb_tx = BB_PATH_CD; + break; + case ANTENNA_ABC: + bb_tx = BB_PATH_ABC; + break; + case ANTENNA_BCD: + bb_tx = BB_PATH_BCD; + break; + case ANTENNA_ABD: + bb_tx = BB_PATH_ABD; + break; + case ANTENNA_ACD: + bb_tx = BB_PATH_ACD; + break; + case ANTENNA_ABCD: + bb_tx = BB_PATH_ABCD; + break; + default: + bb_tx = BB_PATH_A; + break; + } + tx_path_nss_set_full_tx(hal->txpath_nss, hal->txpath_num_nss, bb_tx); + RTW_INFO("%s ,ant idx %d, tx path_num_nss = %d\n", __func__, anttx, hal->txpath_num_nss[0]); + +#ifdef CONFIG_RTL8822C + if (IS_HARDWARE_TYPE_8822C(pAdapter)) { + rtl8822c_mp_config_rfpath(pAdapter); + return; + } +#endif +#ifdef CONFIG_RTL8814A + if (IS_HARDWARE_TYPE_8814A(pAdapter)) { + mpt_SetRFPath_8814A(pAdapter); + return; + } +#endif +#ifdef CONFIG_RTL8822B + if (IS_HARDWARE_TYPE_8822B(pAdapter)) { + rtl8822b_mp_config_rfpath(pAdapter); + return; + } +#endif +#ifdef CONFIG_RTL8821C + if (IS_HARDWARE_TYPE_8821C(pAdapter)) { + rtl8821c_mp_config_rfpath(pAdapter); + return; + } +#endif +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + if (IS_HARDWARE_TYPE_JAGUAR(pAdapter)) { + mpt_SetRFPath_8812A(pAdapter); + return; + } +#endif +#ifdef CONFIG_RTL8723B + if (IS_HARDWARE_TYPE_8723B(pAdapter)) { + mpt_SetRFPath_8723B(pAdapter); + return; + } +#endif + +#ifdef CONFIG_RTL8703B + if (IS_HARDWARE_TYPE_8703B(pAdapter)) { + mpt_SetRFPath_8703B(pAdapter); + return; + } +#endif + +#ifdef CONFIG_RTL8723D + if (IS_HARDWARE_TYPE_8723D(pAdapter)) { + mpt_SetRFPath_8723D(pAdapter); + return; + } +#endif + +#ifdef CONFIG_RTL8192F + if (IS_HARDWARE_TYPE_8192F(pAdapter)) { + mpt_set_rfpath_8192f(pAdapter); + return; + } +#endif + +#ifdef CONFIG_RTL8814B + if (IS_HARDWARE_TYPE_8814B(pAdapter)) { + rtl8814b_mp_config_rfpath(pAdapter); + return; + } +#endif + + /* else if (IS_HARDWARE_TYPE_8821B(pAdapter)) + mpt_SetRFPath_8821B(pAdapter); + Prepare for 8822B + else if (IS_HARDWARE_TYPE_8822B(Context)) + mpt_SetRFPath_8822B(Context); + */ + mpt_SetRFPath_819X(pAdapter); + RTW_INFO("mpt_SetRFPath_819X Do %s\n", __func__); +} + +s32 hal_mpt_SetThermalMeter(PADAPTER pAdapter, u8 target_ther) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + + if (!netif_running(pAdapter->pnetdev)) { + return _FAIL; + } + + + if (check_fwstate(&pAdapter->mlmepriv, WIFI_MP_STATE) == _FALSE) { + return _FAIL; + } + + target_ther &= 0xff; + + pHalData->eeprom_thermal_meter = target_ther; + + return _SUCCESS; +} + + +void hal_mpt_TriggerRFThermalMeter(PADAPTER pAdapter) +{ + if (IS_HARDWARE_TYPE_JAGUAR3(pAdapter)) { + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x42, BIT19, 0x1); + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x42, BIT19, 0x0); + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x42, BIT19, 0x1); + } else + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x42, BIT17 | BIT16, 0x03); + +} + + +u8 hal_mpt_ReadRFThermalMeter(PADAPTER pAdapter, u8 rf_path) + +{ + struct dm_struct *p_dm_odm = adapter_to_phydm(pAdapter); + + u32 ThermalValue = 0; + s32 thermal_value_temp = 0; + s8 thermal_offset = 0; + u32 thermal_reg_mask = 0; + + if (IS_8822C_SERIES(GET_HAL_DATA(pAdapter)->version_id)) + thermal_reg_mask = 0x007e; /*0x42: RF Reg[6:1], 35332(themal K & bias k & power trim) & 35325(tssi )*/ + else + thermal_reg_mask = 0xfc00; /*0x42: RF Reg[15:10]*/ + + ThermalValue = (u8)phy_query_rf_reg(pAdapter, rf_path, 0x42, thermal_reg_mask); + + thermal_offset = phydm_get_thermal_offset(p_dm_odm); + + thermal_value_temp = ThermalValue + thermal_offset; + + if (thermal_value_temp > 63) + ThermalValue = 63; + else if (thermal_value_temp < 0) + ThermalValue = 0; + else + ThermalValue = thermal_value_temp; + + return (u8)ThermalValue; +} + + +void hal_mpt_GetThermalMeter(PADAPTER pAdapter, u8 rfpath, u8 *value) +{ +#if 0 + fw_cmd(pAdapter, IOCMD_GET_THERMAL_METER); + rtw_msleep_os(1000); + fw_cmd_data(pAdapter, value, 1); + *value &= 0xFF; +#else + hal_mpt_TriggerRFThermalMeter(pAdapter); + rtw_msleep_os(1000); + *value = hal_mpt_ReadRFThermalMeter(pAdapter, rfpath); +#endif + +} + + +void hal_mpt_SetSingleCarrierTx(PADAPTER pAdapter, u8 bStart) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + + pAdapter->mppriv.mpt_ctx.bSingleCarrier = bStart; + + if (bStart) {/*/ Start Single Carrier.*/ + /*/ Start Single Carrier.*/ + /*/ 1. if OFDM block on?*/ + if (!phy_query_bb_reg(pAdapter, rFPGA0_RFMOD, bOFDMEn)) + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bOFDMEn, 1); /*set OFDM block on*/ + + /*/ 2. set CCK test mode off, set to CCK normal mode*/ + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, 0); + + /*/ 3. turn on scramble setting*/ + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKScramble, 1); + + /*/ 4. Turn On Continue Tx and turn off the other test modes.*/ +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) + phy_set_bb_reg(pAdapter, rSingleTone_ContTx_Jaguar, BIT18 | BIT17 | BIT16, OFDM_SingleCarrier); + else +#endif /* CONFIG_RTL8812A || CONFIG_RTL8821A || CONFIG_RTL8814A || CONFIG_RTL8822B || CONFIG_RTL8821C */ + phy_set_bb_reg(pAdapter, rOFDM1_LSTF, BIT30 | BIT29 | BIT28, OFDM_SingleCarrier); + + } else { + /*/ Stop Single Carrier.*/ + /*/ Stop Single Carrier.*/ + /*/ Turn off all test modes.*/ +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) + if (IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) + phy_set_bb_reg(pAdapter, rSingleTone_ContTx_Jaguar, BIT18 | BIT17 | BIT16, OFDM_ALL_OFF); + else +#endif /* CONFIG_RTL8812A || CONFIG_RTL8821A || CONFIG_RTL8814A || CONFIG_RTL8822B || CONFIG_RTL8821C */ + phy_set_bb_reg(pAdapter, rOFDM1_LSTF, BIT30 | BIT29 | BIT28, OFDM_ALL_OFF); + + rtw_msleep_os(10); + /*/BB Reset*/ + phy_set_bb_reg(pAdapter, rPMAC_Reset, bBBResetB, 0x0); + phy_set_bb_reg(pAdapter, rPMAC_Reset, bBBResetB, 0x1); + } +} + + +void hal_mpt_SetSingleToneTx(PADAPTER pAdapter, u8 bStart) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + u32 ulAntennaTx = pHalData->antenna_tx_path; + static u32 regRF = 0, regBB0 = 0, regBB1 = 0, regBB2 = 0, regBB3 = 0; + u8 rfPath; + + if (IS_HARDWARE_TYPE_JAGUAR3(pAdapter)) { +#ifdef PHYDM_MP_SUPPORT +#ifdef CONFIG_RTL8814B + if(pHalData->current_channel_bw == CHANNEL_WIDTH_80_80) + { + /* @Tx mode: RF0x00[19:16]=4'b0010 */ + config_phydm_write_rf_syn_8814b(pDM_Odm, RF_SYN0, RF_0x0, 0xF0000, 0x2); + /* @Lowest RF gain index: RF_0x0[4:0] = 0*/ + config_phydm_write_rf_syn_8814b(pDM_Odm, RF_SYN0, RF_0x0, 0x1F, 0x0); + /* @RF LO enabled */ + config_phydm_write_rf_syn_8814b(pDM_Odm, RF_SYN0, RF_0x58, BIT(1), 0x1); + /* @SYN1 */ + config_phydm_write_rf_syn_8814b(pDM_Odm, RF_SYN1, RF_0x0, 0xF0000, 0x2); + config_phydm_write_rf_syn_8814b(pDM_Odm, RF_SYN1, RF_0x0, 0x1F, 0x0); + config_phydm_write_rf_syn_8814b(pDM_Odm, RF_SYN1, RF_0x58, BIT(1), 0x1); + } +#endif + phydm_mp_set_single_tone(pDM_Odm, bStart, pMptCtx->mpt_rf_path); +#endif + return; + } + + switch (ulAntennaTx) { + case ANTENNA_B: + rfPath = RF_PATH_B; + break; + case ANTENNA_C: + rfPath = RF_PATH_C; + break; + case ANTENNA_D: + rfPath = RF_PATH_D; + break; + case ANTENNA_A: + default: + rfPath = RF_PATH_A; + break; + } + + pAdapter->mppriv.mpt_ctx.is_single_tone = bStart; + if (bStart) { + /*/ Start Single Tone.*/ + /*/ <20120326, Kordan> To amplify the power of tone for Xtal calibration. (asked by Edlu)*/ + if (IS_HARDWARE_TYPE_8188E(pAdapter)) { + regRF = phy_query_rf_reg(pAdapter, rfPath, lna_low_gain_3, bRFRegOffsetMask); + phy_set_rf_reg(pAdapter, RF_PATH_A, lna_low_gain_3, BIT1, 0x1); /*/ RF LO enabled*/ + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bCCKEn, 0x0); + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bOFDMEn, 0x0); + } else if (IS_HARDWARE_TYPE_8192E(pAdapter)) { /*/ USB need to do RF LO disable first, PCIE isn't required to follow this order.*/ + /*/Set MAC REG 88C: Prevent SingleTone Fail*/ + phy_set_mac_reg(pAdapter, 0x88C, 0xF00000, 0xF); + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, lna_low_gain_3, BIT1, 0x1); /*/ RF LO disabled*/ + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, RF_AC, 0xF0000, 0x2); /*/ Tx mode*/ + } else if (IS_HARDWARE_TYPE_8192F(pAdapter)) { /* USB need to do RF LO disable first, PCIE isn't required to follow this order.*/ + #ifdef CONFIG_RTL8192F + phy_set_mac_reg(pAdapter, REG_LEDCFG0_8192F, BIT23, 0x1); + phy_set_mac_reg(pAdapter, REG_LEDCFG0_8192F, BIT26, 0x1); + phy_set_mac_reg(pAdapter, REG_PAD_CTRL1_8192F, BIT7, 0x1); + phy_set_mac_reg(pAdapter, REG_PAD_CTRL1_8192F, BIT1, 0x1); + phy_set_mac_reg(pAdapter, REG_PAD_CTRL1_8192F, BIT0, 0x1); + phy_set_mac_reg(pAdapter, REG_AFE_CTRL_4_8192F, BIT16, 0x1); + phy_set_bb_reg(pAdapter, 0x88C, 0xF00000, 0xF); + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, 0x57, BIT1, 0x1); /* RF LO disabled*/ + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, RF_AC, 0xF0000, 0x2); /* Tx mode*/ +#endif + } else if (IS_HARDWARE_TYPE_8723B(pAdapter)) { + if (pMptCtx->mpt_rf_path == RF_PATH_A) { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, 0xF0000, 0x2); /*/ Tx mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x56, 0xF, 0x1); /*/ RF LO enabled*/ + } else { + /*/ S0/S1 both use PATH A to configure*/ + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, 0xF0000, 0x2); /*/ Tx mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x76, 0xF, 0x1); /*/ RF LO enabled*/ + } + } else if (IS_HARDWARE_TYPE_8703B(pAdapter)) { + if (pMptCtx->mpt_rf_path == RF_PATH_A) { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, 0xF0000, 0x2); /* Tx mode */ + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x53, 0xF000, 0x1); /* RF LO enabled */ + } + } else if (IS_HARDWARE_TYPE_8188F(pAdapter) || IS_HARDWARE_TYPE_8188GTV(pAdapter)) { + /*Set BB REG 88C: Prevent SingleTone Fail*/ + phy_set_bb_reg(pAdapter, rFPGA0_AnalogParameter4, 0xF00000, 0xF); + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, lna_low_gain_3, BIT1, 0x1); + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, RF_AC, 0xF0000, 0x2); + + } else if (IS_HARDWARE_TYPE_8723D(pAdapter)) { + if (pMptCtx->mpt_rf_path == RF_PATH_A) { + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bCCKEn|bOFDMEn, 0); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, BIT16, 0x0); + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x53, BIT0, 0x1); + } else {/* S0/S1 both use PATH A to configure */ + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bCCKEn|bOFDMEn, 0); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, BIT16, 0x0); + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x63, BIT0, 0x1); + } + } else if (IS_HARDWARE_TYPE_JAGUAR(pAdapter) || IS_HARDWARE_TYPE_8822B(pAdapter) || IS_HARDWARE_TYPE_8821C(pAdapter)) { +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) + u8 p = RF_PATH_A; + + regRF = phy_query_rf_reg(pAdapter, RF_PATH_A, RF_AC_Jaguar, bRFRegOffsetMask); + regBB0 = phy_query_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar, bMaskDWord); + regBB1 = phy_query_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar, bMaskDWord); + regBB2 = phy_query_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar + 4, bMaskDWord); + regBB3 = phy_query_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar + 4, bMaskDWord); + + phy_set_bb_reg(pAdapter, rOFDMCCKEN_Jaguar, BIT29 | BIT28, 0x0); /*/ Disable CCK and OFDM*/ + + if (pMptCtx->mpt_rf_path == RF_PATH_AB) { + for (p = RF_PATH_A; p <= RF_PATH_B; ++p) { + phy_set_rf_reg(pAdapter, p, RF_AC_Jaguar, 0xF0000, 0x2); /*/ Tx mode: RF0x00[19:16]=4'b0010 */ + phy_set_rf_reg(pAdapter, p, RF_AC_Jaguar, 0x1F, 0x0); /*/ Lowest RF gain index: RF_0x0[4:0] = 0*/ + phy_set_rf_reg(pAdapter, p, lna_low_gain_3, BIT1, 0x1); /*/ RF LO enabled*/ + } + } else { + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, RF_AC_Jaguar, 0xF0000, 0x2); /*/ Tx mode: RF0x00[19:16]=4'b0010 */ + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, RF_AC_Jaguar, 0x1F, 0x0); /*/ Lowest RF gain index: RF_0x0[4:0] = 0*/ +#ifdef CONFIG_RTL8821C + if (IS_HARDWARE_TYPE_8821C(pAdapter) && pDM_Odm->current_rf_set_8821c == SWITCH_TO_BTG) + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, 0x75, BIT16, 0x1); /* RF LO (for BTG) enabled */ + else +#endif + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, lna_low_gain_3, BIT1, 0x1); /*/ RF LO enabled*/ + } + if (IS_HARDWARE_TYPE_8822B(pAdapter)) { + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar, bMaskDWord, 0x77777777); /* 0xCB0=0x77777777*/ + phy_set_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar, bMaskDWord, 0x77777777); /* 0xEB0=0x77777777*/ + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar + 4, bMaskLWord, 0x7777); /* 0xCB4[15:0] = 0x7777*/ + phy_set_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar + 4, bMaskLWord, 0x7777); /* 0xEB4[15:0] = 0x7777*/ + phy_set_bb_reg(pAdapter, rA_RFE_Inverse_Jaguar, 0xFFF, 0xb); /* 0xCBC[23:16] = 0x12*/ + phy_set_bb_reg(pAdapter, rB_RFE_Inverse_Jaguar, 0xFFF, 0x830); /* 0xEBC[23:16] = 0x12*/ + } else if (IS_HARDWARE_TYPE_8821C(pAdapter)) { + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar, 0xF0F0, 0x707); /* 0xCB0[[15:12, 7:4] = 0x707*/ + + if (pHalData->external_pa_5g) + { + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar + 4, 0xA00000, 0x1); /* 0xCB4[23, 21] = 0x1*/ + } + else if (pHalData->ExternalPA_2G) + { + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar + 4, 0xA00000, 0x1); /* 0xCB4[23, 21] = 0x1*/ + } + } else { + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar, 0xFF00F0, 0x77007); /*/ 0xCB0[[23:16, 7:4] = 0x77007*/ + phy_set_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar, 0xFF00F0, 0x77007); /*/ 0xCB0[[23:16, 7:4] = 0x77007*/ + + if (pHalData->external_pa_5g) { + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar + 4, 0xFF00000, 0x12); /*/ 0xCB4[23:16] = 0x12*/ + phy_set_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar + 4, 0xFF00000, 0x12); /*/ 0xEB4[23:16] = 0x12*/ + } else if (pHalData->ExternalPA_2G) { + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar + 4, 0xFF00000, 0x11); /*/ 0xCB4[23:16] = 0x11*/ + phy_set_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar + 4, 0xFF00000, 0x11); /*/ 0xEB4[23:16] = 0x11*/ + } + } +#endif + } +#if defined(CONFIG_RTL8814A) + else if (IS_HARDWARE_TYPE_8814A(pAdapter)) + mpt_SetSingleTone_8814A(pAdapter, TRUE, FALSE); +#endif + else /*/ Turn On SingleTone and turn off the other test modes.*/ + phy_set_bb_reg(pAdapter, rOFDM1_LSTF, BIT30 | BIT29 | BIT28, OFDM_SingleTone); + + write_bbreg(pAdapter, rFPGA0_XA_HSSIParameter1, bMaskDWord, 0x01000500); + write_bbreg(pAdapter, rFPGA0_XB_HSSIParameter1, bMaskDWord, 0x01000500); + + } else {/*/ Stop Single Ton e.*/ + + if (IS_HARDWARE_TYPE_8188E(pAdapter)) { + phy_set_rf_reg(pAdapter, RF_PATH_A, lna_low_gain_3, bRFRegOffsetMask, regRF); + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bCCKEn, 0x1); + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bOFDMEn, 0x1); + } else if (IS_HARDWARE_TYPE_8192E(pAdapter)) { + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, RF_AC, 0xF0000, 0x3);/*/ Tx mode*/ + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, lna_low_gain_3, BIT1, 0x0);/*/ RF LO disabled */ + /*/ RESTORE MAC REG 88C: Enable RF Functions*/ + phy_set_mac_reg(pAdapter, 0x88C, 0xF00000, 0x0); + } else if (IS_HARDWARE_TYPE_8192F(pAdapter)){ +#ifdef CONFIG_RTL8192F + phy_set_mac_reg(pAdapter, REG_LEDCFG0_8192F, BIT23, 0x0); + phy_set_mac_reg(pAdapter, REG_LEDCFG0_8192F, BIT26, 0x0); + phy_set_mac_reg(pAdapter, REG_PAD_CTRL1_8192F, BIT7, 0x0); + phy_set_mac_reg(pAdapter, REG_PAD_CTRL1_8192F, BIT1, 0x0); + phy_set_mac_reg(pAdapter, REG_PAD_CTRL1_8192F, BIT0, 0x0); + phy_set_mac_reg(pAdapter, REG_AFE_CTRL_4_8192F, BIT16, 0x0); + phy_set_bb_reg(pAdapter, 0x88C, 0xF00000, 0x0); + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, 0x57, BIT1, 0x0); /* RF LO disabled*/ + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, RF_AC, 0xF0000, 0x3); /* Rx mode*/ +#endif + } else if (IS_HARDWARE_TYPE_8723B(pAdapter)) { + if (pMptCtx->mpt_rf_path == RF_PATH_A) { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, 0xF0000, 0x3); /*/ Rx mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x56, 0xF, 0x0); /*/ RF LO disabled*/ + } else { + /*/ S0/S1 both use PATH A to configure*/ + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, 0xF0000, 0x3); /*/ Rx mode*/ + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x76, 0xF, 0x0); /*/ RF LO disabled*/ + } + } else if (IS_HARDWARE_TYPE_8703B(pAdapter)) { + if (pMptCtx->mpt_rf_path == RF_PATH_A) { + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, 0xF0000, 0x3); /* Rx mode */ + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x53, 0xF000, 0x0); /* RF LO disabled */ + } + } else if (IS_HARDWARE_TYPE_8188F(pAdapter) || IS_HARDWARE_TYPE_8188GTV(pAdapter)) { + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, RF_AC, 0xF0000, 0x3); /*Tx mode*/ + phy_set_rf_reg(pAdapter, pMptCtx->mpt_rf_path, lna_low_gain_3, BIT1, 0x0); /*RF LO disabled*/ + /*Set BB REG 88C: Prevent SingleTone Fail*/ + phy_set_bb_reg(pAdapter, rFPGA0_AnalogParameter4, 0xF00000, 0xc); + } else if (IS_HARDWARE_TYPE_8723D(pAdapter)) { + if (pMptCtx->mpt_rf_path == RF_PATH_A) { + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bCCKEn|bOFDMEn, 0x3); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, BIT16, 0x1); + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x53, BIT0, 0x0); + } else { /* S0/S1 both use PATH A to configure */ + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bCCKEn|bOFDMEn, 0x3); + phy_set_rf_reg(pAdapter, RF_PATH_A, RF_AC, BIT16, 0x1); + phy_set_rf_reg(pAdapter, RF_PATH_A, 0x63, BIT0, 0x0); + } + } else if (IS_HARDWARE_TYPE_JAGUAR(pAdapter) || IS_HARDWARE_TYPE_8822B(pAdapter) || IS_HARDWARE_TYPE_8821C(pAdapter)) { +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) + u8 p = RF_PATH_A; + + phy_set_bb_reg(pAdapter, rOFDMCCKEN_Jaguar, BIT29 | BIT28, 0x3); /*/ Disable CCK and OFDM*/ + + if (pMptCtx->mpt_rf_path == RF_PATH_AB) { + for (p = RF_PATH_A; p <= RF_PATH_B; ++p) { + phy_set_rf_reg(pAdapter, p, RF_AC_Jaguar, bRFRegOffsetMask, regRF); + phy_set_rf_reg(pAdapter, p, lna_low_gain_3, BIT1, 0x0); /*/ RF LO disabled*/ + } + } else { + p = pMptCtx->mpt_rf_path; + phy_set_rf_reg(pAdapter, p, RF_AC_Jaguar, bRFRegOffsetMask, regRF); + + if (IS_HARDWARE_TYPE_8821C(pAdapter)) + phy_set_rf_reg(pAdapter, p, 0x75, BIT16, 0x0); /* RF LO (for BTG) disabled */ + + phy_set_rf_reg(pAdapter, p, lna_low_gain_3, BIT1, 0x0); /*/ RF LO disabled*/ + } + + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar, bMaskDWord, regBB0); + phy_set_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar, bMaskDWord, regBB1); + phy_set_bb_reg(pAdapter, rA_RFE_Pinmux_Jaguar + 4, bMaskDWord, regBB2); + phy_set_bb_reg(pAdapter, rB_RFE_Pinmux_Jaguar + 4, bMaskDWord, regBB3); + + if (IS_HARDWARE_TYPE_8822B(pAdapter)) { + RTW_INFO("Restore RFE control Pin cbc\n"); + phy_set_bb_reg(pAdapter, rA_RFE_Inverse_Jaguar, 0xfff, 0x0); + phy_set_bb_reg(pAdapter, rB_RFE_Inverse_Jaguar, 0xfff, 0x0); + } +#endif + } +#if defined(CONFIG_RTL8814A) + else if (IS_HARDWARE_TYPE_8814A(pAdapter)) + mpt_SetSingleTone_8814A(pAdapter, FALSE, FALSE); + + else/*/ Turn off all test modes.*/ + phy_set_bb_reg(pAdapter, rSingleTone_ContTx_Jaguar, BIT18 | BIT17 | BIT16, OFDM_ALL_OFF); +#endif + write_bbreg(pAdapter, rFPGA0_XA_HSSIParameter1, bMaskDWord, 0x01000100); + write_bbreg(pAdapter, rFPGA0_XB_HSSIParameter1, bMaskDWord, 0x01000100); + + } +} + +void hal_mpt_SetCarrierSuppressionTx(PADAPTER pAdapter, u8 bStart) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + struct dm_struct *pdm_odm = &pHalData->odmpriv; + u8 Rate; + + pAdapter->mppriv.mpt_ctx.is_carrier_suppression = bStart; + + if (IS_HARDWARE_TYPE_JAGUAR3(pAdapter)) { +#ifdef PHYDM_MP_SUPPORT + phydm_mp_set_carrier_supp(pdm_odm, bStart, pAdapter->mppriv.rateidx); +#endif + return; + } + + Rate = HwRateToMPTRate(pAdapter->mppriv.rateidx); + if (bStart) {/* Start Carrier Suppression.*/ + if (Rate <= MPT_RATE_11M) { + /*/ 1. if CCK block on?*/ + if (!read_bbreg(pAdapter, rFPGA0_RFMOD, bCCKEn)) + write_bbreg(pAdapter, rFPGA0_RFMOD, bCCKEn, bEnable);/*set CCK block on*/ + + /*/Turn Off All Test Mode*/ + if (IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) + phy_set_bb_reg(pAdapter, 0x914, BIT18 | BIT17 | BIT16, OFDM_ALL_OFF); /* rSingleTone_ContTx_Jaguar*/ + else + phy_set_bb_reg(pAdapter, rOFDM1_LSTF, BIT30 | BIT29 | BIT28, OFDM_ALL_OFF); + + write_bbreg(pAdapter, rCCK0_System, bCCKBBMode, 0x2); /*/transmit mode*/ + write_bbreg(pAdapter, rCCK0_System, bCCKScramble, 0x0); /*/turn off scramble setting*/ + + /*/Set CCK Tx Test Rate*/ + write_bbreg(pAdapter, rCCK0_System, bCCKTxRate, 0x0); /*/Set FTxRate to 1Mbps*/ + } + + /*Set for dynamic set Power index*/ + write_bbreg(pAdapter, rFPGA0_XA_HSSIParameter1, bMaskDWord, 0x01000500); + write_bbreg(pAdapter, rFPGA0_XB_HSSIParameter1, bMaskDWord, 0x01000500); + + } else {/* Stop Carrier Suppression.*/ + + if (Rate <= MPT_RATE_11M) { + write_bbreg(pAdapter, rCCK0_System, bCCKBBMode, 0x0); /*normal mode*/ + write_bbreg(pAdapter, rCCK0_System, bCCKScramble, 0x1); /*turn on scramble setting*/ + + /*BB Reset*/ + write_bbreg(pAdapter, rPMAC_Reset, bBBResetB, 0x0); + write_bbreg(pAdapter, rPMAC_Reset, bBBResetB, 0x1); + } + /*Stop for dynamic set Power index*/ + write_bbreg(pAdapter, rFPGA0_XA_HSSIParameter1, bMaskDWord, 0x01000100); + write_bbreg(pAdapter, rFPGA0_XB_HSSIParameter1, bMaskDWord, 0x01000100); + } + RTW_INFO("\n MPT_ProSetCarrierSupp() is finished.\n"); +} + +u32 hal_mpt_query_phytxok(PADAPTER pAdapter) +{ + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + RT_PMAC_TX_INFO PMacTxInfo = pMptCtx->PMacTxInfo; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + u16 count = 0; + +#ifdef PHYDM_MP_SUPPORT + struct dm_struct *dm = (struct dm_struct *)&pHalData->odmpriv; + struct phydm_mp *mp = &dm->dm_mp_table; + + if (IS_HARDWARE_TYPE_JAGUAR3(pAdapter)) { + phydm_mp_get_tx_ok(&pHalData->odmpriv, pAdapter->mppriv.rateidx); + count = mp->tx_phy_ok_cnt; + + } else +#endif + { + + if (IS_MPT_CCK_RATE(PMacTxInfo.TX_RATE)) + count = phy_query_bb_reg(pAdapter, 0xF50, bMaskLWord); /* [15:0]*/ + else + count = phy_query_bb_reg(pAdapter, 0xF50, bMaskHWord); /* [31:16]*/ + } + + if (count > 50000) { + rtw_reset_phy_trx_ok_counters(pAdapter); + pAdapter->mppriv.tx.sended += count; + count = 0; + } + + return pAdapter->mppriv.tx.sended + count; + +} + +static void mpt_StopCckContTx( + PADAPTER pAdapter +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + u8 u1bReg; + + pMptCtx->bCckContTx = FALSE; + pMptCtx->bOfdmContTx = FALSE; + + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, 0x0); /*normal mode*/ + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKScramble, 0x1); /*turn on scramble setting*/ + + if (!IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) { + phy_set_bb_reg(pAdapter, 0xa14, 0x300, 0x0); /* 0xa15[1:0] = 2b00*/ + phy_set_bb_reg(pAdapter, rOFDM0_TRMuxPar, 0x10000, 0x0); /* 0xc08[16] = 0*/ + + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter2, BIT14, 0); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, BIT14, 0); + phy_set_bb_reg(pAdapter, 0x0B34, BIT14, 0); + } + + /*BB Reset*/ + phy_set_bb_reg(pAdapter, rPMAC_Reset, bBBResetB, 0x0); + phy_set_bb_reg(pAdapter, rPMAC_Reset, bBBResetB, 0x1); + + if (!IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) { + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter1, bMaskDWord, 0x01000100); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter1, bMaskDWord, 0x01000100); + } + + if (IS_HARDWARE_TYPE_8188E(pAdapter) || IS_HARDWARE_TYPE_8723B(pAdapter) || + IS_HARDWARE_TYPE_8703B(pAdapter) || IS_HARDWARE_TYPE_8188F(pAdapter) || + IS_HARDWARE_TYPE_8723D(pAdapter) || IS_HARDWARE_TYPE_8192F(pAdapter) || + IS_HARDWARE_TYPE_8821C(pAdapter) || IS_HARDWARE_TYPE_8188GTV(pAdapter)) { + phy_set_bb_reg(pAdapter, 0xA70, BIT(14), bDisable);/* patch Count CCK adjust Rate*/ + } + +} /* mpt_StopCckContTx */ + + +static void mpt_StopOfdmContTx( + PADAPTER pAdapter +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + u8 u1bReg; + u32 data; + + pMptCtx->bCckContTx = FALSE; + pMptCtx->bOfdmContTx = FALSE; + + if (IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) + phy_set_bb_reg(pAdapter, 0x914, BIT18 | BIT17 | BIT16, OFDM_ALL_OFF); + else + phy_set_bb_reg(pAdapter, rOFDM1_LSTF, BIT30 | BIT29 | BIT28, OFDM_ALL_OFF); + + rtw_mdelay_os(10); + + if (!IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)){ + phy_set_bb_reg(pAdapter, 0xa14, 0x300, 0x0); /* 0xa15[1:0] = 0*/ + phy_set_bb_reg(pAdapter, rOFDM0_TRMuxPar, 0x10000, 0x0); /* 0xc08[16] = 0*/ + } + + /*BB Reset*/ + phy_set_bb_reg(pAdapter, rPMAC_Reset, bBBResetB, 0x0); + phy_set_bb_reg(pAdapter, rPMAC_Reset, bBBResetB, 0x1); + + if (!IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) { + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter1, bMaskDWord, 0x01000100); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter1, bMaskDWord, 0x01000100); + } +} /* mpt_StopOfdmContTx */ + + +static void mpt_StartCckContTx( + PADAPTER pAdapter +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + u32 cckrate; + + /* 1. if CCK block on */ + if (!phy_query_bb_reg(pAdapter, rFPGA0_RFMOD, bCCKEn)) + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bCCKEn, 1);/*set CCK block on*/ + + /*Turn Off All Test Mode*/ + if (IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) + phy_set_bb_reg(pAdapter, 0x914, BIT18 | BIT17 | BIT16, OFDM_ALL_OFF); + else + phy_set_bb_reg(pAdapter, rOFDM1_LSTF, BIT30 | BIT29 | BIT28, OFDM_ALL_OFF); + + cckrate = pAdapter->mppriv.rateidx; + + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKTxRate, cckrate); + + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, 0x2); /*transmit mode*/ + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKScramble, 0x1); /*turn on scramble setting*/ + + if (!IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) { + phy_set_bb_reg(pAdapter, 0xa14, 0x300, 0x3); /* 0xa15[1:0] = 11 force cck rxiq = 0*/ + phy_set_bb_reg(pAdapter, rOFDM0_TRMuxPar, 0x10000, 0x1); /* 0xc08[16] = 1 force ofdm rxiq = ofdm txiq*/ + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter2, BIT14, 1); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, BIT14, 1); + phy_set_bb_reg(pAdapter, 0x0B34, BIT14, 1); + } + + if (!IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) { + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter1, bMaskDWord, 0x01000500); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter1, bMaskDWord, 0x01000500); + } + + if (IS_HARDWARE_TYPE_8188E(pAdapter) || IS_HARDWARE_TYPE_8723B(pAdapter) || + IS_HARDWARE_TYPE_8703B(pAdapter) || IS_HARDWARE_TYPE_8188F(pAdapter) || + IS_HARDWARE_TYPE_8723D(pAdapter) || IS_HARDWARE_TYPE_8192F(pAdapter) || + IS_HARDWARE_TYPE_8821C(pAdapter) || IS_HARDWARE_TYPE_8188GTV(pAdapter)) { + if (pAdapter->mppriv.rateidx == MPT_RATE_1M) /* patch Count CCK adjust Rate*/ + phy_set_bb_reg(pAdapter, 0xA70, BIT(14), bDisable); + else + phy_set_bb_reg(pAdapter, 0xA70, BIT(14), bEnable); + } + + pMptCtx->bCckContTx = TRUE; + pMptCtx->bOfdmContTx = FALSE; + +} /* mpt_StartCckContTx */ + + +static void mpt_StartOfdmContTx( + PADAPTER pAdapter +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + PMPT_CONTEXT pMptCtx = &(pAdapter->mppriv.mpt_ctx); + + /* 1. if OFDM block on?*/ + if (!phy_query_bb_reg(pAdapter, rFPGA0_RFMOD, bOFDMEn)) + phy_set_bb_reg(pAdapter, rFPGA0_RFMOD, bOFDMEn, 1);/*set OFDM block on*/ + + /* 2. set CCK test mode off, set to CCK normal mode*/ + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, 0); + + /* 3. turn on scramble setting*/ + phy_set_bb_reg(pAdapter, rCCK0_System, bCCKScramble, 1); + + if (!IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) { + phy_set_bb_reg(pAdapter, 0xa14, 0x300, 0x3); /* 0xa15[1:0] = 2b'11*/ + phy_set_bb_reg(pAdapter, rOFDM0_TRMuxPar, 0x10000, 0x1); /* 0xc08[16] = 1*/ + } + + /* 4. Turn On Continue Tx and turn off the other test modes.*/ + if (IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) + phy_set_bb_reg(pAdapter, 0x914, BIT18 | BIT17 | BIT16, OFDM_ContinuousTx); + else + phy_set_bb_reg(pAdapter, rOFDM1_LSTF, BIT30 | BIT29 | BIT28, OFDM_ContinuousTx); + + if (!IS_HARDWARE_TYPE_JAGUAR_ALL(pAdapter)) { + phy_set_bb_reg(pAdapter, rFPGA0_XA_HSSIParameter1, bMaskDWord, 0x01000500); + phy_set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter1, bMaskDWord, 0x01000500); + } + + pMptCtx->bCckContTx = FALSE; + pMptCtx->bOfdmContTx = TRUE; +} /* mpt_StartOfdmContTx */ + +#if defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8821B) || defined(CONFIG_RTL8822B) \ + || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) \ + || defined(CONFIG_RTL8723F) +#ifdef PHYDM_PMAC_TX_SETTING_SUPPORT +static void mpt_convert_phydm_txinfo_for_jaguar3( + RT_PMAC_TX_INFO *pMacTxInfo, struct phydm_pmac_info *phydmtxinfo) +{ + phydmtxinfo->en_pmac_tx = pMacTxInfo->bEnPMacTx; + phydmtxinfo->mode = pMacTxInfo->Mode; + phydmtxinfo->tx_rate = MRateToHwRate(mpt_to_mgnt_rate(pMacTxInfo->TX_RATE)); + phydmtxinfo->tx_sc = pMacTxInfo->TX_SC; + phydmtxinfo->is_short_preamble = pMacTxInfo->bSPreamble; + phydmtxinfo->ndp_sound = pMacTxInfo->NDP_sound; + phydmtxinfo->bw = pMacTxInfo->BandWidth; + phydmtxinfo->m_stbc = pMacTxInfo->m_STBC; + phydmtxinfo->packet_period = pMacTxInfo->PacketPeriod; + phydmtxinfo->packet_count = pMacTxInfo->PacketCount; + phydmtxinfo->packet_pattern = pMacTxInfo->PacketPattern; + phydmtxinfo->sfd = pMacTxInfo->SFD; + phydmtxinfo->signal_field = pMacTxInfo->SignalField; + phydmtxinfo->service_field = pMacTxInfo->ServiceField; + phydmtxinfo->length = pMacTxInfo->LENGTH; + _rtw_memcpy(&phydmtxinfo->crc16,pMacTxInfo->CRC16, 2); + _rtw_memcpy(&phydmtxinfo->lsig , pMacTxInfo->LSIG,3); + _rtw_memcpy(&phydmtxinfo->ht_sig , pMacTxInfo->HT_SIG,6); + _rtw_memcpy(&phydmtxinfo->vht_sig_a , pMacTxInfo->VHT_SIG_A,6); + _rtw_memcpy(&phydmtxinfo->vht_sig_b , pMacTxInfo->VHT_SIG_B,4); + phydmtxinfo->vht_sig_b_crc = pMacTxInfo->VHT_SIG_B_CRC; + _rtw_memcpy(&phydmtxinfo->vht_delimiter,pMacTxInfo->VHT_Delimiter,4); +} +#endif + +/* for HW TX mode */ +u8 mpt_ProSetPMacTx(PADAPTER Adapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + PMPT_CONTEXT pMptCtx = &(Adapter->mppriv.mpt_ctx); + struct mp_priv *pmppriv = &Adapter->mppriv; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(Adapter); + RT_PMAC_TX_INFO PMacTxInfo = pMptCtx->PMacTxInfo; + struct dm_struct *p_dm_odm; + u32 u4bTmp; + u8 status = _TRUE; + + p_dm_odm = &pHalData->odmpriv; + +#if 0 + PRINT_DATA("LSIG ", PMacTxInfo.LSIG, 3); + PRINT_DATA("HT_SIG", PMacTxInfo.HT_SIG, 6); + PRINT_DATA("VHT_SIG_A", PMacTxInfo.VHT_SIG_A, 6); + PRINT_DATA("VHT_SIG_B", PMacTxInfo.VHT_SIG_B, 4); + dbg_print("VHT_SIG_B_CRC %x\n", PMacTxInfo.VHT_SIG_B_CRC); + PRINT_DATA("VHT_Delimiter", PMacTxInfo.VHT_Delimiter, 4); + + PRINT_DATA("Src Address", Adapter->mac_addr, ETH_ALEN); + PRINT_DATA("Dest Address", PMacTxInfo.MacAddress, ETH_ALEN); +#endif + if (pmppriv->pktInterval != 0) + PMacTxInfo.PacketPeriod = pmppriv->pktInterval; + + if (pmppriv->tx.count != 0) + PMacTxInfo.PacketCount = pmppriv->tx.count; + + RTW_INFO("SGI %d bSPreamble %d bSTBC %d bLDPC %d NDP_sound %d\n", PMacTxInfo.bSGI, PMacTxInfo.bSPreamble, PMacTxInfo.bSTBC, PMacTxInfo.bLDPC, PMacTxInfo.NDP_sound); + RTW_INFO("TXSC %d BandWidth %d PacketPeriod %d PacketCount %d PacketLength %d PacketPattern %d\n", PMacTxInfo.TX_SC, PMacTxInfo.BandWidth, PMacTxInfo.PacketPeriod, PMacTxInfo.PacketCount, + PMacTxInfo.PacketLength, PMacTxInfo.PacketPattern); + + if (hal_spec->tx_nss_num < 2 && MPT_IS_2SS_RATE(PMacTxInfo.TX_RATE)) + return _FALSE; + if (hal_spec->tx_nss_num < 3 && MPT_IS_3SS_RATE(PMacTxInfo.TX_RATE)) + return _FALSE; + if (hal_spec->tx_nss_num < 4 && MPT_IS_4SS_RATE(PMacTxInfo.TX_RATE)) + return _FALSE; + if (!is_supported_vht(Adapter->registrypriv.wireless_mode) && MPT_IS_VHT_RATE(PMacTxInfo.TX_RATE)) + return _FALSE; + if (!is_supported_ht(Adapter->registrypriv.wireless_mode) && MPT_IS_HT_RATE(PMacTxInfo.TX_RATE)) + return _FALSE; + + if (PMacTxInfo.BandWidth == 1 && hal_chk_bw_cap(Adapter, BW_CAP_40M)) + PMacTxInfo.BandWidth = CHANNEL_WIDTH_40; + else if (PMacTxInfo.BandWidth == 2 && hal_chk_bw_cap(Adapter, BW_CAP_80M)) + PMacTxInfo.BandWidth = CHANNEL_WIDTH_80; + else + PMacTxInfo.BandWidth = CHANNEL_WIDTH_20; + + if (IS_HARDWARE_TYPE_JAGUAR3(Adapter)) { +#ifdef PHYDM_PMAC_TX_SETTING_SUPPORT + struct phydm_pmac_info phydm_mactxinfo; + + if (PMacTxInfo.bEnPMacTx == TRUE) { + pMptCtx->HWTxmode = PMacTxInfo.Mode; + pMptCtx->mpt_rate_index = PMacTxInfo.TX_RATE; + if (PMacTxInfo.Mode == CONTINUOUS_TX) + hal_mpt_SetTxPower(Adapter); + } else { + PMacTxInfo.Mode = pMptCtx->HWTxmode; + PMacTxInfo.TX_RATE = pMptCtx->mpt_rate_index; + pMptCtx->HWTxmode = TEST_NONE; + } + mpt_convert_phydm_txinfo_for_jaguar3(&PMacTxInfo, &phydm_mactxinfo); + phydm_set_pmac_tx(p_dm_odm, &phydm_mactxinfo, pMptCtx->mpt_rf_path); +#endif + return status; + } + + if (PMacTxInfo.bEnPMacTx == FALSE) { + if (pMptCtx->HWTxmode == CONTINUOUS_TX) { + phy_set_bb_reg(Adapter, 0xb04, 0xf, 2); /* TX Stop*/ + if (IS_MPT_CCK_RATE(pMptCtx->mpt_rate_index)) + mpt_StopCckContTx(Adapter); + else + mpt_StopOfdmContTx(Adapter); + } else if (IS_MPT_CCK_RATE(pMptCtx->mpt_rate_index)) { + u4bTmp = phy_query_bb_reg(Adapter, 0xf50, bMaskLWord); + phy_set_bb_reg(Adapter, 0xb1c, bMaskLWord, u4bTmp + 50); + phy_set_bb_reg(Adapter, 0xb04, 0xf, 2); /*TX Stop*/ + } else + phy_set_bb_reg(Adapter, 0xb04, 0xf, 2); /* TX Stop*/ + + if (pMptCtx->HWTxmode == OFDM_Single_Tone_TX) { + /* Stop HW TX -> Stop Continuous TX -> Stop RF Setting*/ + if (IS_MPT_CCK_RATE(pMptCtx->mpt_rate_index)) + mpt_StopCckContTx(Adapter); + else + mpt_StopOfdmContTx(Adapter); + + mpt_SetSingleTone_8814A(Adapter, FALSE, TRUE); + } + pMptCtx->HWTxmode = TEST_NONE; + return status; + } + + pMptCtx->mpt_rate_index = PMacTxInfo.TX_RATE; + + if (PMacTxInfo.Mode == CONTINUOUS_TX) { + pMptCtx->HWTxmode = CONTINUOUS_TX; + PMacTxInfo.PacketCount = 1; + + hal_mpt_SetTxPower(Adapter); + + if (IS_MPT_CCK_RATE(PMacTxInfo.TX_RATE)) + mpt_StartCckContTx(Adapter); + else + mpt_StartOfdmContTx(Adapter); + } else if (PMacTxInfo.Mode == OFDM_Single_Tone_TX) { + /* Continuous TX -> HW TX -> RF Setting */ + pMptCtx->HWTxmode = OFDM_Single_Tone_TX; + PMacTxInfo.PacketCount = 1; + + if (IS_MPT_CCK_RATE(PMacTxInfo.TX_RATE)) + mpt_StartCckContTx(Adapter); + else + mpt_StartOfdmContTx(Adapter); + } else if (PMacTxInfo.Mode == PACKETS_TX) { + pMptCtx->HWTxmode = PACKETS_TX; + if (IS_MPT_CCK_RATE(PMacTxInfo.TX_RATE) && PMacTxInfo.PacketCount == 0) + PMacTxInfo.PacketCount = 0xffff; + } + + if (IS_MPT_CCK_RATE(PMacTxInfo.TX_RATE)) { + /* 0xb1c[0:15] TX packet count 0xb1C[31:16] SFD*/ + u4bTmp = PMacTxInfo.PacketCount | (PMacTxInfo.SFD << 16); + phy_set_bb_reg(Adapter, 0xb1c, bMaskDWord, u4bTmp); + /* 0xb40 7:0 SIGNAL 15:8 SERVICE 31:16 LENGTH*/ + u4bTmp = PMacTxInfo.SignalField | (PMacTxInfo.ServiceField << 8) | (PMacTxInfo.LENGTH << 16); + phy_set_bb_reg(Adapter, 0xb40, bMaskDWord, u4bTmp); + u4bTmp = PMacTxInfo.CRC16[0] | (PMacTxInfo.CRC16[1] << 8); + phy_set_bb_reg(Adapter, 0xb44, bMaskLWord, u4bTmp); + + if (PMacTxInfo.bSPreamble) + phy_set_bb_reg(Adapter, 0xb0c, BIT27, 0); + else + phy_set_bb_reg(Adapter, 0xb0c, BIT27, 1); + } else { + phy_set_bb_reg(Adapter, 0xb18, 0xfffff, PMacTxInfo.PacketCount); + + u4bTmp = PMacTxInfo.LSIG[0] | ((PMacTxInfo.LSIG[1]) << 8) | ((PMacTxInfo.LSIG[2]) << 16) | ((PMacTxInfo.PacketPattern) << 24); + phy_set_bb_reg(Adapter, 0xb08, bMaskDWord, u4bTmp); /* Set 0xb08[23:0] = LSIG, 0xb08[31:24] = Data init octet*/ + + if (PMacTxInfo.PacketPattern == 0x12) + u4bTmp = 0x3000000; + else + u4bTmp = 0; + } + + if (IS_MPT_HT_RATE(PMacTxInfo.TX_RATE)) { + u4bTmp |= PMacTxInfo.HT_SIG[0] | ((PMacTxInfo.HT_SIG[1]) << 8) | ((PMacTxInfo.HT_SIG[2]) << 16); + phy_set_bb_reg(Adapter, 0xb0c, bMaskDWord, u4bTmp); + u4bTmp = PMacTxInfo.HT_SIG[3] | ((PMacTxInfo.HT_SIG[4]) << 8) | ((PMacTxInfo.HT_SIG[5]) << 16); + phy_set_bb_reg(Adapter, 0xb10, 0xffffff, u4bTmp); + } else if (IS_MPT_VHT_RATE(PMacTxInfo.TX_RATE)) { + u4bTmp |= PMacTxInfo.VHT_SIG_A[0] | ((PMacTxInfo.VHT_SIG_A[1]) << 8) | ((PMacTxInfo.VHT_SIG_A[2]) << 16); + phy_set_bb_reg(Adapter, 0xb0c, bMaskDWord, u4bTmp); + u4bTmp = PMacTxInfo.VHT_SIG_A[3] | ((PMacTxInfo.VHT_SIG_A[4]) << 8) | ((PMacTxInfo.VHT_SIG_A[5]) << 16); + phy_set_bb_reg(Adapter, 0xb10, 0xffffff, u4bTmp); + + _rtw_memcpy(&u4bTmp, PMacTxInfo.VHT_SIG_B, 4); + phy_set_bb_reg(Adapter, 0xb14, bMaskDWord, u4bTmp); + } + + if (IS_MPT_VHT_RATE(PMacTxInfo.TX_RATE)) { + u4bTmp = (PMacTxInfo.VHT_SIG_B_CRC << 24) | PMacTxInfo.PacketPeriod; /* for TX interval */ + phy_set_bb_reg(Adapter, 0xb20, bMaskDWord, u4bTmp); + + _rtw_memcpy(&u4bTmp, PMacTxInfo.VHT_Delimiter, 4); + phy_set_bb_reg(Adapter, 0xb24, bMaskDWord, u4bTmp); + + /* 0xb28 - 0xb34 24 byte Probe Request MAC Header*/ + /*& Duration & Frame control*/ + phy_set_bb_reg(Adapter, 0xb28, bMaskDWord, 0x00000040); + + /* Address1 [0:3]*/ + u4bTmp = PMacTxInfo.MacAddress[0] | (PMacTxInfo.MacAddress[1] << 8) | (PMacTxInfo.MacAddress[2] << 16) | (PMacTxInfo.MacAddress[3] << 24); + phy_set_bb_reg(Adapter, 0xb2C, bMaskDWord, u4bTmp); + + /* Address3 [3:0]*/ + phy_set_bb_reg(Adapter, 0xb38, bMaskDWord, u4bTmp); + + /* Address2[0:1] & Address1 [5:4]*/ + u4bTmp = PMacTxInfo.MacAddress[4] | (PMacTxInfo.MacAddress[5] << 8) | (Adapter->mac_addr[0] << 16) | (Adapter->mac_addr[1] << 24); + phy_set_bb_reg(Adapter, 0xb30, bMaskDWord, u4bTmp); + + /* Address2 [5:2]*/ + u4bTmp = Adapter->mac_addr[2] | (Adapter->mac_addr[3] << 8) | (Adapter->mac_addr[4] << 16) | (Adapter->mac_addr[5] << 24); + phy_set_bb_reg(Adapter, 0xb34, bMaskDWord, u4bTmp); + + /* Sequence Control & Address3 [5:4]*/ + /*u4bTmp = PMacTxInfo.MacAddress[4]|(PMacTxInfo.MacAddress[5] << 8) ;*/ + /*phy_set_bb_reg(Adapter, 0xb38, bMaskDWord, u4bTmp);*/ + } else { + phy_set_bb_reg(Adapter, 0xb20, bMaskDWord, PMacTxInfo.PacketPeriod); /* for TX interval*/ + /* & Duration & Frame control */ + phy_set_bb_reg(Adapter, 0xb24, bMaskDWord, 0x00000040); + + /* 0xb24 - 0xb38 24 byte Probe Request MAC Header*/ + /* Address1 [0:3]*/ + u4bTmp = PMacTxInfo.MacAddress[0] | (PMacTxInfo.MacAddress[1] << 8) | (PMacTxInfo.MacAddress[2] << 16) | (PMacTxInfo.MacAddress[3] << 24); + phy_set_bb_reg(Adapter, 0xb28, bMaskDWord, u4bTmp); + + /* Address3 [3:0]*/ + phy_set_bb_reg(Adapter, 0xb34, bMaskDWord, u4bTmp); + + /* Address2[0:1] & Address1 [5:4]*/ + u4bTmp = PMacTxInfo.MacAddress[4] | (PMacTxInfo.MacAddress[5] << 8) | (Adapter->mac_addr[0] << 16) | (Adapter->mac_addr[1] << 24); + phy_set_bb_reg(Adapter, 0xb2c, bMaskDWord, u4bTmp); + + /* Address2 [5:2] */ + u4bTmp = Adapter->mac_addr[2] | (Adapter->mac_addr[3] << 8) | (Adapter->mac_addr[4] << 16) | (Adapter->mac_addr[5] << 24); + phy_set_bb_reg(Adapter, 0xb30, bMaskDWord, u4bTmp); + + /* Sequence Control & Address3 [5:4]*/ + u4bTmp = PMacTxInfo.MacAddress[4] | (PMacTxInfo.MacAddress[5] << 8); + phy_set_bb_reg(Adapter, 0xb38, bMaskDWord, u4bTmp); + } + + phy_set_bb_reg(Adapter, 0xb48, bMaskByte3, PMacTxInfo.TX_RATE_HEX); + + /* 0xb4c 3:0 TXSC 5:4 BW 7:6 m_STBC 8 NDP_Sound*/ + u4bTmp = (PMacTxInfo.TX_SC) | ((PMacTxInfo.BandWidth) << 4) | ((PMacTxInfo.m_STBC - 1) << 6) | ((PMacTxInfo.NDP_sound) << 8); + phy_set_bb_reg(Adapter, 0xb4c, 0x1ff, u4bTmp); + + if (IS_HARDWARE_TYPE_JAGUAR2(Adapter)) { + u32 offset = 0xb44; + + if (IS_MPT_OFDM_RATE(PMacTxInfo.TX_RATE)) + phy_set_bb_reg(Adapter, offset, 0xc0000000, 0); + else if (IS_MPT_HT_RATE(PMacTxInfo.TX_RATE)) + phy_set_bb_reg(Adapter, offset, 0xc0000000, 1); + else if (IS_MPT_VHT_RATE(PMacTxInfo.TX_RATE)) + phy_set_bb_reg(Adapter, offset, 0xc0000000, 2); + + } else if(IS_HARDWARE_TYPE_JAGUAR(Adapter)) { + u32 offset = 0xb4c; + + if(IS_MPT_OFDM_RATE(PMacTxInfo.TX_RATE)) + phy_set_bb_reg(Adapter, offset, 0xc0000000, 0); + else if(IS_MPT_HT_RATE(PMacTxInfo.TX_RATE)) + phy_set_bb_reg(Adapter, offset, 0xc0000000, 1); + else if(IS_MPT_VHT_RATE(PMacTxInfo.TX_RATE)) + phy_set_bb_reg(Adapter, offset, 0xc0000000, 2); + } + + phy_set_bb_reg(Adapter, 0xb00, BIT8, 1); /* Turn on PMAC*/ + /* phy_set_bb_reg(Adapter, 0xb04, 0xf, 2); */ /* TX Stop */ + if (IS_MPT_CCK_RATE(PMacTxInfo.TX_RATE)) { + phy_set_bb_reg(Adapter, 0xb04, 0xf, 8); /*TX CCK ON*/ + phy_set_bb_reg(Adapter, 0xA84, BIT31, 0); + } else + phy_set_bb_reg(Adapter, 0xb04, 0xf, 4); /* TX Ofdm ON */ + + if (PMacTxInfo.Mode == OFDM_Single_Tone_TX) + mpt_SetSingleTone_8814A(Adapter, TRUE, TRUE); + + return status; +} + +#endif + +void hal_mpt_SetContinuousTx(PADAPTER pAdapter, u8 bStart) +{ + u8 Rate; + + RTW_INFO("SetContinuousTx: rate:%d\n", pAdapter->mppriv.rateidx); + Rate = HwRateToMPTRate(pAdapter->mppriv.rateidx); + pAdapter->mppriv.mpt_ctx.is_start_cont_tx = bStart; + + if (Rate <= MPT_RATE_11M) { + if (bStart) + mpt_StartCckContTx(pAdapter); + else + mpt_StopCckContTx(pAdapter); + + } else if (Rate >= MPT_RATE_6M) { + if (bStart) + mpt_StartOfdmContTx(pAdapter); + else + mpt_StopOfdmContTx(pAdapter); + } +} + +void mpt_trigger_tssi_tracking(PADAPTER pAdapter, u8 rf_path) +{ +#ifdef CONFIG_RTL8814B + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(pAdapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + + halrf_do_tssi_8814b(pDM_Odm, rf_path); +#endif +} + +#endif /* CONFIG_MP_INCLUDE*/ diff --git a/hal/hal_phy.c b/hal/hal_phy.c new file mode 100644 index 0000000..cf5cb3b --- /dev/null +++ b/hal/hal_phy.c @@ -0,0 +1,257 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _HAL_PHY_C_ + +#include + +/** +* Function: PHY_CalculateBitShift +* +* OverView: Get shifted position of the BitMask +* +* Input: +* u32 BitMask, +* +* Output: none +* Return: u32 Return the shift bit bit position of the mask +*/ +u32 +PHY_CalculateBitShift( + u32 BitMask +) +{ + u32 i; + + for (i = 0; i <= 31; i++) { + if (((BitMask >> i) & 0x1) == 1) + break; + } + + return i; +} + + +#ifdef CONFIG_RF_SHADOW_RW +/* ******************************************************************************** + * Constant. + * ******************************************************************************** + * 2008/11/20 MH For Debug only, RF */ +static RF_SHADOW_T RF_Shadow[RF6052_MAX_PATH][RF6052_MAX_REG]; + +/* + * ==> RF shadow Operation API Code Section!!! + * + *----------------------------------------------------------------------------- + * Function: PHY_RFShadowRead + * PHY_RFShadowWrite + * PHY_RFShadowCompare + * PHY_RFShadowRecorver + * PHY_RFShadowCompareAll + * PHY_RFShadowRecorverAll + * PHY_RFShadowCompareFlagSet + * PHY_RFShadowRecorverFlagSet + * + * Overview: When we set RF register, we must write shadow at first. + * When we are running, we must compare shadow abd locate error addr. + * Decide to recorver or not. + * + * Input: NONE + * + * Output: NONE + * + * Return: NONE + * + * Revised History: + * When Who Remark + * 11/20/2008 MHC Create Version 0. + * + *---------------------------------------------------------------------------*/ +u32 +PHY_RFShadowRead( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset) +{ + return RF_Shadow[eRFPath][Offset].Value; + +} /* PHY_RFShadowRead */ + + +void +PHY_RFShadowWrite( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset, + u32 Data) +{ + RF_Shadow[eRFPath][Offset].Value = (Data & bRFRegOffsetMask); + RF_Shadow[eRFPath][Offset].Driver_Write = _TRUE; + +} /* PHY_RFShadowWrite */ + + +BOOLEAN +PHY_RFShadowCompare( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset) +{ + u32 reg; + /* Check if we need to check the register */ + if (RF_Shadow[eRFPath][Offset].Compare == _TRUE) { + reg = rtw_hal_read_rfreg(Adapter, eRFPath, Offset, bRFRegOffsetMask); + /* Compare shadow and real rf register for 20bits!! */ + if (RF_Shadow[eRFPath][Offset].Value != reg) { + /* Locate error position. */ + RF_Shadow[eRFPath][Offset].ErrorOrNot = _TRUE; + } + return RF_Shadow[eRFPath][Offset].ErrorOrNot ; + } + return _FALSE; +} /* PHY_RFShadowCompare */ + + +void +PHY_RFShadowRecorver( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset) +{ + /* Check if the address is error */ + if (RF_Shadow[eRFPath][Offset].ErrorOrNot == _TRUE) { + /* Check if we need to recorver the register. */ + if (RF_Shadow[eRFPath][Offset].Recorver == _TRUE) { + rtw_hal_write_rfreg(Adapter, eRFPath, Offset, bRFRegOffsetMask, + RF_Shadow[eRFPath][Offset].Value); + } + } + +} /* PHY_RFShadowRecorver */ + + +void +PHY_RFShadowCompareAll( + PADAPTER Adapter) +{ + enum rf_path eRFPath = RF_PATH_A; + u32 Offset = 0, maxReg = GET_RF6052_REAL_MAX_REG(Adapter); + + for (eRFPath = 0; eRFPath < RF6052_MAX_PATH; eRFPath++) { + for (Offset = 0; Offset < maxReg; Offset++) + PHY_RFShadowCompare(Adapter, eRFPath, Offset); + } + +} /* PHY_RFShadowCompareAll */ + + +void +PHY_RFShadowRecorverAll( + PADAPTER Adapter) +{ + enum rf_path eRFPath = RF_PATH_A; + u32 Offset = 0, maxReg = GET_RF6052_REAL_MAX_REG(Adapter); + + for (eRFPath = 0; eRFPath < RF6052_MAX_PATH; eRFPath++) { + for (Offset = 0; Offset < maxReg; Offset++) + PHY_RFShadowRecorver(Adapter, eRFPath, Offset); + } + +} /* PHY_RFShadowRecorverAll */ + + +void +PHY_RFShadowCompareFlagSet( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset, + u8 Type) +{ + /* Set True or False!!! */ + RF_Shadow[eRFPath][Offset].Compare = Type; + +} /* PHY_RFShadowCompareFlagSet */ + + +void +PHY_RFShadowRecorverFlagSet( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset, + u8 Type) +{ + /* Set True or False!!! */ + RF_Shadow[eRFPath][Offset].Recorver = Type; + +} /* PHY_RFShadowRecorverFlagSet */ + + +void +PHY_RFShadowCompareFlagSetAll( + PADAPTER Adapter) +{ + enum rf_path eRFPath = RF_PATH_A; + u32 Offset = 0, maxReg = GET_RF6052_REAL_MAX_REG(Adapter); + + for (eRFPath = 0; eRFPath < RF6052_MAX_PATH; eRFPath++) { + for (Offset = 0; Offset < maxReg; Offset++) { + /* 2008/11/20 MH For S3S4 test, we only check reg 26/27 now!!!! */ + if (Offset != 0x26 && Offset != 0x27) + PHY_RFShadowCompareFlagSet(Adapter, eRFPath, Offset, _FALSE); + else + PHY_RFShadowCompareFlagSet(Adapter, eRFPath, Offset, _TRUE); + } + } + +} /* PHY_RFShadowCompareFlagSetAll */ + + +void +PHY_RFShadowRecorverFlagSetAll( + PADAPTER Adapter) +{ + enum rf_path eRFPath = RF_PATH_A; + u32 Offset = 0, maxReg = GET_RF6052_REAL_MAX_REG(Adapter); + + for (eRFPath = 0; eRFPath < RF6052_MAX_PATH; eRFPath++) { + for (Offset = 0; Offset < maxReg; Offset++) { + /* 2008/11/20 MH For S3S4 test, we only check reg 26/27 now!!!! */ + if (Offset != 0x26 && Offset != 0x27) + PHY_RFShadowRecorverFlagSet(Adapter, eRFPath, Offset, _FALSE); + else + PHY_RFShadowRecorverFlagSet(Adapter, eRFPath, Offset, _TRUE); + } + } + +} /* PHY_RFShadowCompareFlagSetAll */ + +void +PHY_RFShadowRefresh( + PADAPTER Adapter) +{ + enum rf_path eRFPath = RF_PATH_A; + u32 Offset = 0, maxReg = GET_RF6052_REAL_MAX_REG(Adapter); + + for (eRFPath = 0; eRFPath < RF6052_MAX_PATH; eRFPath++) { + for (Offset = 0; Offset < maxReg; Offset++) { + RF_Shadow[eRFPath][Offset].Value = 0; + RF_Shadow[eRFPath][Offset].Compare = _FALSE; + RF_Shadow[eRFPath][Offset].Recorver = _FALSE; + RF_Shadow[eRFPath][Offset].ErrorOrNot = _FALSE; + RF_Shadow[eRFPath][Offset].Driver_Write = _FALSE; + } + } + +} /* PHY_RFShadowRead */ +#endif /*CONFIG_RF_SHADOW_RW*/ diff --git a/hal/halmac/halmac_2_platform.h b/hal/halmac/halmac_2_platform.h new file mode 100644 index 0000000..5ba8591 --- /dev/null +++ b/hal/halmac/halmac_2_platform.h @@ -0,0 +1,93 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2018 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_2_PLATFORM_H_ +#define _HALMAC_2_PLATFORM_H_ + +/*[Driver] always set BUILD_TEST =0*/ +#define BUILD_TEST 0 + +#if BUILD_TEST +#include "../Platform/App/Test/halmac_2_platformapi.h" +#else +/*[Driver] use their own header files*/ +#include /* for basic_types.h and osdep_service.h */ +#include /* u8, u16, u32 and etc.*/ +#include /* __BIG_ENDIAN, __LITTLE_ENDIAN, _sema, _mutex */ +#endif + +/*[Driver] provide the define of NULL, u8, u16, u32*/ +#ifndef NULL +#define NULL ((void *)0) +#endif + +#define HALMAC_INLINE inline + +/* + * Ignore following typedef because Linux already have these + * u8, u16, u32, s8, s16, s32 + * __le16, __le32, __be16, __be32 + */ + +#define HALMAC_PLATFORM_LITTLE_ENDIAN 1 +#define HALMAC_PLATFORM_BIG_ENDIAN 0 + +/* Note : Named HALMAC_PLATFORM_LITTLE_ENDIAN / HALMAC_PLATFORM_BIG_ENDIAN + * is not mandatory. But Little endian must be '1'. Big endian must be '0' + */ +/*[Driver] config the system endian*/ +#ifdef __LITTLE_ENDIAN +#define HALMAC_SYSTEM_ENDIAN HALMAC_PLATFORM_LITTLE_ENDIAN +#else /* !__LITTLE_ENDIAN */ +#define HALMAC_SYSTEM_ENDIAN HALMAC_PLATFORM_BIG_ENDIAN +#endif /* !__LITTLE_ENDIAN */ + +/*[Driver] config if the operating platform*/ +#define HALMAC_PLATFORM_WINDOWS 0 +#define HALMAC_PLATFORM_LINUX 1 +#define HALMAC_PLATFORM_AP 0 +/*[Driver] must set HALMAC_PLATFORM_TESTPROGRAM = 0*/ +#define HALMAC_PLATFORM_TESTPROGRAM 0 + +/*[Driver] config if enable the dbg msg or notl*/ +#define HALMAC_DBG_MSG_ENABLE 1 + +#define HALMAC_MSG_LEVEL_TRACE 3 +#define HALMAC_MSG_LEVEL_WARNING 2 +#define HALMAC_MSG_LEVEL_ERR 1 +#define HALMAC_MSG_LEVEL_NO_LOG 0 +/*[Driver] config halmac msg level + * Use HALMAC_MSG_LEVEL_XXXX + */ +#define HALMAC_MSG_LEVEL HALMAC_MSG_LEVEL_TRACE + +#ifdef DBG_IO +#define HALMAC_DBG_MONITOR_IO 1 +#else +#define HALMAC_DBG_MONITOR_IO 0 +#endif /*DBG_IO*/ + +/*[Driver] define the Rx FIFO expanding mode packet size unit for 8821C and 8822B */ +/*Should be 8 Byte alignment*/ +#define HALMAC_RX_FIFO_EXPANDING_MODE_PKT_SIZE 80 /*Bytes*/ + +#define HALMAC_USE_TYPEDEF 0 + +/*[Driver] provide the type mutex*/ +/* Mutex type */ +typedef _mutex HALMAC_MUTEX; + +#endif /* _HALMAC_2_PLATFORM_H_ */ + diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_8821c_cfg.h b/hal/halmac/halmac_88xx/halmac_8821c/halmac_8821c_cfg.h new file mode 100644 index 0000000..629d4df --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_8821c_cfg.h @@ -0,0 +1,66 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_8821C_CFG_H_ +#define _HALMAC_8821C_CFG_H_ + +#include "../../halmac_hw_cfg.h" +#include "../halmac_88xx_cfg.h" + +#if HALMAC_8821C_SUPPORT + +#define TX_FIFO_SIZE_8821C 65536 +#define RX_FIFO_SIZE_8821C 16384 +#define TRX_SHARE_SIZE_8821C 32768 + +#define RX_DESC_DUMMY_SIZE_8821C 72 /* 8 * 9 Bytes */ +#define RX_FIFO_EXPANDING_MODE_PKT_SIZE_MAX_8821C 80 /* 8 Byte alignment*/ + +/* should be 8 Byte alignment*/ +#if (HALMAC_RX_FIFO_EXPANDING_MODE_PKT_SIZE <= \ + RX_FIFO_EXPANDING_MODE_PKT_SIZE_MAX_8821C) +#define RX_FIFO_EXPANDING_UNIT_8821C (RX_DESC_SIZE_88XX + \ + RX_DESC_DUMMY_SIZE_8821C + HALMAC_RX_FIFO_EXPANDING_MODE_PKT_SIZE) +#else +#define RX_FIFO_EXPANDING_UNIT_8821C (RX_DESC_SIZE_88XX + \ + RX_DESC_DUMMY_SIZE_8821C + RX_FIFO_EXPANDING_MODE_PKT_SIZE_MAX_8821C) +#endif + +#define TX_FIFO_SIZE_LA_8821C (TX_FIFO_SIZE_8821C >> 1) +#define TX_FIFO_SIZE_RX_EXPAND_1BLK_8821C \ + (TX_FIFO_SIZE_8821C - TRX_SHARE_SIZE_8821C) +#define RX_FIFO_SIZE_RX_EXPAND_1BLK_8821C \ + ((((RX_FIFO_EXPANDING_UNIT_8821C << 8) - 1) >> 10) << 10) + +#define EFUSE_SIZE_8821C 512 +#define EEPROM_SIZE_8821C 512 +#define BT_EFUSE_SIZE_8821C 128 +#define PRTCT_EFUSE_SIZE_8821C 96 + +#define SEC_CAM_NUM_8821C 64 + +#define OQT_ENTRY_AC_8821C 32 +#define OQT_ENTRY_NOAC_8821C 32 +#define MACID_MAX_8821C 128 + +#define WLAN_FW_IRAM_MAX_SIZE_8821C 65536 +#define WLAN_FW_DRAM_MAX_SIZE_8821C 49152 +#define WLAN_FW_ERAM_MAX_SIZE_8821C 49152 +#define WLAN_FW_MAX_SIZE_8821C (WLAN_FW_IRAM_MAX_SIZE_8821C + \ + WLAN_FW_DRAM_MAX_SIZE_8821C + WLAN_FW_ERAM_MAX_SIZE_8821C) + +#endif /* HALMAC_8821C_SUPPORT */ + +#endif diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_cfg_wmac_8821c.c b/hal/halmac/halmac_88xx/halmac_8821c/halmac_cfg_wmac_8821c.c new file mode 100644 index 0000000..08ae7a2 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_cfg_wmac_8821c.c @@ -0,0 +1,145 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_cfg_wmac_8821c.h" +#include "halmac_8821c_cfg.h" + +#if HALMAC_8821C_SUPPORT + +/** + * cfg_drv_info_8821c() - config driver info + * @adapter : the adapter of halmac + * @drv_info : driver information selection + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_drv_info_8821c(struct halmac_adapter *adapter, + enum halmac_drv_info drv_info) +{ + u8 drv_info_size = 0; + u8 phy_status_en = 0; + u8 sniffer_en = 0; + u8 plcp_hdr_en = 0; + u8 value8; + u32 value32; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + PLTFM_MSG_TRACE("[TRACE]drv info = %d\n", drv_info); + + switch (drv_info) { + case HALMAC_DRV_INFO_NONE: + drv_info_size = 0; + phy_status_en = 0; + sniffer_en = 0; + plcp_hdr_en = 0; + break; + case HALMAC_DRV_INFO_PHY_STATUS: + drv_info_size = 4; + phy_status_en = 1; + sniffer_en = 0; + plcp_hdr_en = 0; + break; + case HALMAC_DRV_INFO_PHY_SNIFFER: + drv_info_size = 5; /* phy status 4byte, sniffer info 1byte */ + phy_status_en = 1; + sniffer_en = 1; + plcp_hdr_en = 0; + break; + case HALMAC_DRV_INFO_PHY_PLCP: + drv_info_size = 6; /* phy status 4byte, plcp header 2byte */ + phy_status_en = 1; + sniffer_en = 0; + plcp_hdr_en = 1; + break; + default: + return HALMAC_RET_SW_CASE_NOT_SUPPORT; + } + + if (adapter->txff_alloc.rx_fifo_exp_mode != + HALMAC_RX_FIFO_EXPANDING_MODE_DISABLE) + drv_info_size = RX_DESC_DUMMY_SIZE_8821C >> 3; + + HALMAC_REG_W8(REG_RX_DRVINFO_SZ, drv_info_size); + + value8 = HALMAC_REG_R8(REG_TRXFF_BNDY + 1); + value8 &= 0xF0; + /* For rxdesc len = 0 issue */ + value8 |= 0xF; + HALMAC_REG_W8(REG_TRXFF_BNDY + 1, value8); + + adapter->drv_info_size = drv_info_size; + + value32 = HALMAC_REG_R32(REG_RCR); + value32 = (value32 & (~BIT_APP_PHYSTS)); + if (phy_status_en == 1) + value32 = value32 | BIT_APP_PHYSTS; + HALMAC_REG_W32(REG_RCR, value32); + + value32 = HALMAC_REG_R32(REG_WMAC_OPTION_FUNCTION + 4); + value32 = (value32 & (~(BIT(8) | BIT(9)))); + if (sniffer_en == 1) + value32 = value32 | BIT(9); + if (plcp_hdr_en == 1) + value32 = value32 | BIT(8); + HALMAC_REG_W32(REG_WMAC_OPTION_FUNCTION + 4, value32); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * init_low_pwr_8821c() - config WMAC register + * @adapter + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_low_pwr_8821c(struct halmac_adapter *adapter) +{ + return HALMAC_RET_SUCCESS; +} + +void +cfg_rx_ignore_8821c(struct halmac_adapter *adapter, + struct halmac_mac_rx_ignore_cfg *cfg) +{ +} + +enum halmac_ret_status +cfg_ampdu_8821c(struct halmac_adapter *adapter, + struct halmac_ampdu_config *cfg) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (cfg->ht_max_len != cfg->vht_max_len) { + PLTFM_MSG_ERR("[ERR]max len ht != vht!!\n"); + return HALMAC_RET_PARA_NOT_SUPPORT; + } + + HALMAC_REG_W8(REG_PROT_MODE_CTRL + 2, cfg->max_agg_num); + HALMAC_REG_W8(REG_PROT_MODE_CTRL + 3, cfg->max_agg_num); + + if (cfg->max_len_en == 1) + HALMAC_REG_W32(REG_AMPDU_MAX_LENGTH, cfg->ht_max_len); + + return HALMAC_RET_SUCCESS; +} + +#endif /* HALMAC_8821C_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_cfg_wmac_8821c.h b/hal/halmac/halmac_88xx/halmac_8821c/halmac_cfg_wmac_8821c.h new file mode 100644 index 0000000..2e0d6b9 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_cfg_wmac_8821c.h @@ -0,0 +1,40 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_CFG_WMAC_8821C_H_ +#define _HALMAC_CFG_WMAC_8821C_H_ + +#include "../../halmac_api.h" + +#if HALMAC_8821C_SUPPORT + +enum halmac_ret_status +cfg_drv_info_8821c(struct halmac_adapter *adapter, + enum halmac_drv_info drv_info); + +enum halmac_ret_status +init_low_pwr_8821c(struct halmac_adapter *adapter); + +void +cfg_rx_ignore_8821c(struct halmac_adapter *adapter, + struct halmac_mac_rx_ignore_cfg *cfg); + +enum halmac_ret_status +cfg_ampdu_8821c(struct halmac_adapter *adapter, + struct halmac_ampdu_config *cfg); + +#endif/* HALMAC_8821C_SUPPORT */ + +#endif/* _HALMAC_CFG_WMAC_8821C_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_common_8821c.c b/hal/halmac/halmac_88xx/halmac_8821c/halmac_common_8821c.c new file mode 100644 index 0000000..701d298 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_common_8821c.c @@ -0,0 +1,182 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_8821c_cfg.h" +#include "halmac_common_8821c.h" +#include "../halmac_common_88xx.h" +#include "halmac_cfg_wmac_8821c.h" +#if HALMAC_PCIE_SUPPORT +#include "halmac_pcie_8821c.h" +#endif + +#if HALMAC_8821C_SUPPORT + +static void +cfg_ldo25_8821c(struct halmac_adapter *adapter, u8 enable); + +/** + * get_hw_value_8821c() -get hw config value + * @adapter : the adapter of halmac + * @hw_id : hw id for driver to query + * @value : hw value, reference table to get data type + * Author : KaiYuan Chang / Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_hw_value_8821c(struct halmac_adapter *adapter, enum halmac_hw_id hw_id, + void *value) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (!value) { + PLTFM_MSG_ERR("[ERR]null pointer\n"); + return HALMAC_RET_NULL_POINTER; + } + + if (get_hw_value_88xx(adapter, hw_id, value) == HALMAC_RET_SUCCESS) + return HALMAC_RET_SUCCESS; + + switch (hw_id) { + case HALMAC_HW_FW_MAX_SIZE: + *(u32 *)value = WLAN_FW_MAX_SIZE_8821C; + break; + case HALMAC_HW_SDIO_INT_LAT: + break; + case HALMAC_HW_SDIO_CLK_CNT: + break; + default: + return HALMAC_RET_PARA_NOT_SUPPORT; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * set_hw_value_8821c() -set hw config value + * @adapter : the adapter of halmac + * @hw_id : hw id for driver to config + * @value : hw value, reference table to get data type + * Author : KaiYuan Chang / Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +set_hw_value_8821c(struct halmac_adapter *adapter, enum halmac_hw_id hw_id, + void *value) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (!value) { + PLTFM_MSG_ERR("[ERR]null pointer\n"); + return HALMAC_RET_NULL_POINTER; + } + + if (set_hw_value_88xx(adapter, hw_id, value) == HALMAC_RET_SUCCESS) + return HALMAC_RET_SUCCESS; + + switch (hw_id) { + case HALMAC_HW_AMPDU_CONFIG: + status = cfg_ampdu_8821c(adapter, + (struct halmac_ampdu_config *)value); + break; + case HALMAC_HW_SDIO_TX_FORMAT: + break; + case HALMAC_HW_RXGCK_FIFO: + break; + case HALMAC_HW_RX_IGNORE: + break; + case HALMAC_HW_LDO25_EN: + cfg_ldo25_8821c(adapter, *(u8 *)value); + break; +#if HALMAC_PCIE_SUPPORT + case HALMAC_HW_PCIE_REF_AUTOK: + if (adapter->intf != HALMAC_INTERFACE_PCIE) + return HALMAC_RET_WRONG_INTF; + status = auto_refclk_cal_8821c_pcie(adapter); + if (status != HALMAC_RET_SUCCESS) + return status; + break; +#endif + case HALMAC_HW_SDIO_WT_EN: + break; + case HALMAC_HW_SDIO_CLK_MONITOR: + break; + default: + return HALMAC_RET_PARA_NOT_SUPPORT; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return status; +} + +/** + * halmac_fill_txdesc_check_sum_88xx() - fill in tx desc check sum + * @adapter : the adapter of halmac + * @txdesc : tx desc packet + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +fill_txdesc_check_sum_8821c(struct halmac_adapter *adapter, u8 *txdesc) +{ + __le16 chksum = 0; + __le16 *data; + u32 i; + + if (!txdesc) { + PLTFM_MSG_ERR("[ERR]null pointer\n"); + return HALMAC_RET_NULL_POINTER; + } + + if (adapter->tx_desc_checksum != 1) + PLTFM_MSG_TRACE("[TRACE]chksum disable\n"); + + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, 0x0000); + + data = (__le16 *)(txdesc); + + /* HW clculates only 32byte */ + for (i = 0; i < 8; i++) + chksum ^= (*(data + 2 * i) ^ *(data + (2 * i + 1))); + + /* *(data + 2 * i) & *(data + (2 * i + 1) have endain issue*/ + /* Process eniadn issue after checksum calculation */ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, rtk_le16_to_cpu(chksum)); + + return HALMAC_RET_SUCCESS; +} + +static void +cfg_ldo25_8821c(struct halmac_adapter *adapter, u8 enable) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + value8 = HALMAC_REG_R8(REG_LDO_EFUSE_CTRL + 3); + + if (enable == 1) + HALMAC_REG_W8(REG_LDO_EFUSE_CTRL + 3, (u8)(value8 | BIT(7))); + else + HALMAC_REG_W8(REG_LDO_EFUSE_CTRL + 3, (u8)(value8 & ~BIT(7))); +} + +#endif /* HALMAC_8821C_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_common_8821c.h b/hal/halmac/halmac_88xx/halmac_8821c/halmac_common_8821c.h new file mode 100644 index 0000000..2f22a2a --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_common_8821c.h @@ -0,0 +1,36 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_COMMON_8821C_H_ +#define _HALMAC_COMMON_8821C_H_ + +#include "../../halmac_api.h" + +#if HALMAC_8821C_SUPPORT + +enum halmac_ret_status +get_hw_value_8821c(struct halmac_adapter *adapter, enum halmac_hw_id hw_id, + void *value); + +enum halmac_ret_status +set_hw_value_8821c(struct halmac_adapter *adapter, enum halmac_hw_id hw_id, + void *value); + +enum halmac_ret_status +fill_txdesc_check_sum_8821c(struct halmac_adapter *adapter, u8 *txdesc); + +#endif/* HALMAC_8821C_SUPPORT */ + +#endif/* _HALMAC_COMMON_8821C_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_gpio_8821c.c b/hal/halmac/halmac_88xx/halmac_8821c/halmac_gpio_8821c.c new file mode 100644 index 0000000..f552d8c --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_gpio_8821c.c @@ -0,0 +1,1056 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_gpio_8821c.h" +#include "../halmac_gpio_88xx.h" + +#if HALMAC_8821C_SUPPORT + +/* P_LED0 definition */ +#define GPIO0_BT_GPIO0_8821C \ + {HALMAC_BT_GPIO, HALMAC_GPIO0, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(2), BIT(2)} +#define GPIO0_BT_GPIO0_8821C \ + {HALMAC_BT_GPIO, HALMAC_GPIO0, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(2), BIT(2)} +#define GPIO0_BT_ACT_8821C \ + {HALMAC_BT_PTA, HALMAC_GPIO0, HALMAC_GPIO_IN_OUT, \ + 0x41, BIT(1), 0} +#define GPIO0_WL_ACT_8821C \ + {HALMAC_WL_PTA, HALMAC_GPIO0, HALMAC_GPIO_IN_OUT, \ + 0x41, BIT(2), BIT(2)} +#define GPIO0_WLMAC_DBG_GPIO0_8821C \ + {HALMAC_WLMAC_DBG, HALMAC_GPIO0, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0)} +#define GPIO0_WLPHY_DBG_GPIO0_8821C \ + {HALMAC_WLPHY_DBG, HALMAC_GPIO0, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(1)} +#define GPIO0_BT_DBG_GPIO0_8821C \ + {HALMAC_BT_DBG, HALMAC_GPIO0, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0) | BIT(1)} +#define GPIO0_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO0, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO1 definition */ +#define GPIO1_BT_GPIO1_8821C \ + {HALMAC_BT_GPIO, HALMAC_GPIO1, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(2), BIT(2)} +#define GPIO1_BT_3DD_SYNC_A_8821C \ + {HALMAC_BT_3DDLS_A, HALMAC_GPIO1, HALMAC_GPIO_IN, \ + 0x66, BIT(2), BIT(2)} +#define GPIO1_WL_CK_8821C \ + {HALMAC_BT_PTA, HALMAC_GPIO1, HALMAC_GPIO_OUT, \ + 0x41, BIT(1), 0} +#define GPIO1_BT_CK_8821C \ + {HALMAC_WL_PTA, HALMAC_GPIO1, HALMAC_GPIO_OUT, \ + 0x41, BIT(2), BIT(2)} +#define GPIO1_WLMAC_DBG_GPIO1_8821C \ + {HALMAC_WLMAC_DBG, HALMAC_GPIO1, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0)} +#define GPIO1_WLPHY_DBG_GPIO1_8821C \ + {HALMAC_WLPHY_DBG, HALMAC_GPIO1, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(1)} +#define GPIO1_BT_DBG_GPIO1_8821C \ + {HALMAC_BT_DBG, HALMAC_GPIO1, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0) | BIT(1)} +#define GPIO1_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO1, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO2 definition */ +#define GPIO2_BT_GPIO2_8821C \ + {HALMAC_BT_GPIO, HALMAC_GPIO2, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(2), BIT(2)} +#define GPIO2_WL_STATE_8821C \ + {HALMAC_BT_PTA, HALMAC_GPIO2, HALMAC_GPIO_OUT, \ + 0x41, BIT(1), 0} +#define GPIO2_BT_STATE_8821C \ + {HALMAC_WL_PTA, HALMAC_GPIO2, HALMAC_GPIO_OUT, \ + 0x41, BIT(2), BIT(2)} +#define GPIO2_WLMAC_DBG_GPIO2_8821C \ + {HALMAC_WLMAC_DBG, HALMAC_GPIO2, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0)} +#define GPIO2_WLPHY_DBG_GPIO2_8821C \ + {HALMAC_WLPHY_DBG, HALMAC_GPIO2, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(1)} +#define GPIO2_BT_DBG_GPIO2_8821C \ + {HALMAC_BT_DBG, HALMAC_GPIO2, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0) | BIT(1)} +#define GPIO2_RFE_CTRL_5_8821C \ + {HALMAC_WLPHY_RFE_CTRL2GPIO, HALMAC_GPIO2, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(2), BIT(2)} +#define GPIO2_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO2, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO3 definition */ +#define GPIO3_BT_GPIO3_8821C \ + {HALMAC_BT_GPIO, HALMAC_GPIO3, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(2), BIT(2)} +#define GPIO3_WL_PRI_8821C \ + {HALMAC_BT_PTA, HALMAC_GPIO3, HALMAC_GPIO_OUT, \ + 0x41, BIT(1), 0} +#define GPIO3_BT_PRI_8821C \ + {HALMAC_WL_PTA, HALMAC_GPIO3, HALMAC_GPIO_OUT, \ + 0x41, BIT(2), BIT(2)} +#define GPIO3_WLMAC_DBG_GPIO3_8821C \ + {HALMAC_WLMAC_DBG, HALMAC_GPIO3, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0)} +#define GPIO3_WLPHY_DBG_GPIO3_8821C \ + {HALMAC_WLPHY_DBG, HALMAC_GPIO3, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(1)} +#define GPIO3_BT_DBG_GPIO3_8821C \ + {HALMAC_BT_DBG, HALMAC_GPIO3, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0) | BIT(1)} +#define GPIO3_RFE_CTRL_4_8821C \ + {HALMAC_WLPHY_RFE_CTRL2GPIO, HALMAC_GPIO3, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(2), BIT(2)} +#define GPIO3_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO3, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO4 definition */ +#define GPIO4_BT_SPI_D0_8821C \ + {HALMAC_BT_SFLASH, HALMAC_GPIO4, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(4), BIT(4)} +#define GPIO4_WL_SPI_D0_8821C \ + {HALMAC_WL_SFLASH, HALMAC_GPIO4, HALMAC_GPIO_IN_OUT, \ + 0x42, BIT(3), BIT(3)} +#define GPIO4_SDIO_INT_8821C \ + {HALMAC_SDIO_INT, HALMAC_GPIO4, HALMAC_GPIO_OUT, \ + 0x72, BIT(2), BIT(2)} +#define GPIO4_JTAG_TRST_8821C \ + {HALMAC_JTAG, HALMAC_GPIO4, HALMAC_GPIO_IN, \ + 0x67, BIT(0), BIT(0)} +#define GPIO4_DBG_GNT_WL_8821C \ + {HALMAC_DBG_GNT_WL_BT, HALMAC_GPIO4, HALMAC_GPIO_OUT, \ + 0x73, BIT(3), BIT(3)} +#define GPIO4_WLMAC_DBG_GPIO4_8821C \ + {HALMAC_WLMAC_DBG, HALMAC_GPIO4, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0)} +#define GPIO4_WLPHY_DBG_GPIO4_8821C \ + {HALMAC_WLPHY_DBG, HALMAC_GPIO4, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(1)} +#define GPIO4_BT_DBG_GPIO4_8821C \ + {HALMAC_BT_DBG, HALMAC_GPIO4, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0) | BIT(1)} +#define GPIO4_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO4, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO5 definition */ +#define GPIO5_BT_SPI_D1_8821C \ + {HALMAC_BT_SFLASH, HALMAC_GPIO5, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(4), BIT(4)} +#define GPIO5_WL_SPI_D1_8821C \ + {HALMAC_WL_SFLASH, HALMAC_GPIO5, HALMAC_GPIO_IN_OUT, \ + 0x42, BIT(3), BIT(3)} +#define GPIO5_JTAG_TDI_8821C \ + {HALMAC_JTAG, HALMAC_GPIO5, HALMAC_GPIO_IN, \ + 0x67, BIT(0), BIT(0)} +#define GPIO5_DBG_GNT_BT_8821C \ + {HALMAC_DBG_GNT_WL_BT, HALMAC_GPIO5, HALMAC_GPIO_OUT, \ + 0x73, BIT(3), BIT(3)} +#define GPIO5_WLMAC_DBG_GPIO5_8821C \ + {HALMAC_WLMAC_DBG, HALMAC_GPIO5, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0)} +#define GPIO5_WLPHY_DBG_GPIO5_8821C \ + {HALMAC_WLPHY_DBG, HALMAC_GPIO5, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(1)} +#define GPIO5_BT_DBG_GPIO5_8821C \ + {HALMAC_BT_DBG, HALMAC_GPIO5, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0) | BIT(1)} +#define GPIO5_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO5, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO6 definition */ +#define GPIO6_BT_SPI_D2_8821C \ + {HALMAC_BT_SFLASH, HALMAC_GPIO6, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(4), BIT(4)} +#define GPIO6_WL_SPI_D2_8821C \ + {HALMAC_WL_SFLASH, HALMAC_GPIO6, HALMAC_GPIO_IN_OUT, \ + 0x42, BIT(3), BIT(3)} +#define GPIO6_EEDO_8821C \ + {HALMAC_EEPROM, HALMAC_GPIO6, HALMAC_GPIO_IN, \ + 0x40, BIT(4), BIT(4)} +#define GPIO6_JTAG_TDO_8821C \ + {HALMAC_JTAG, HALMAC_GPIO6, HALMAC_GPIO_OUT, \ + 0x67, BIT(0), BIT(0)} +#define GPIO6_BT_3DD_SYNC_B_8821C \ + {HALMAC_BT_3DDLS_B, HALMAC_GPIO6, HALMAC_GPIO_IN, \ + 0x67, BIT(1), BIT(1)} +#define GPIO6_BT_GPIO18_8821C \ + {HALMAC_BT_GPIO, HALMAC_GPIO6, HALMAC_GPIO_IN_OUT, \ + 0x67, BIT(1), BIT(1)} +#define GPIO6_SIN_8821C \ + {HALMAC_WL_UART, HALMAC_GPIO6, HALMAC_GPIO_IN, \ + 0x41, BIT(0), BIT(0)} +#define GPIO6_WLMAC_DBG_GPIO6_8821C \ + {HALMAC_WLMAC_DBG, HALMAC_GPIO6, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0)} +#define GPIO6_WLPHY_DBG_GPIO6_8821C \ + {HALMAC_WLPHY_DBG, HALMAC_GPIO6, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(1)} +#define GPIO6_BT_DBG_GPIO6_8821C \ + {HALMAC_BT_DBG, HALMAC_GPIO6, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0) | BIT(1)} +#define GPIO6_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO6, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO7 definition */ +#define GPIO7_BT_SPI_D3_8821C \ + {HALMAC_BT_SFLASH, HALMAC_GPIO7, HALMAC_GPIO_IN_OUT, \ + 0x66, BIT(4), BIT(4)} +#define GPIO7_WL_SPI_D3_8821C \ + {HALMAC_WL_SFLASH, HALMAC_GPIO7, HALMAC_GPIO_IN_OUT, \ + 0x42, BIT(3), BIT(3)} +#define GPIO7_EEDI_8821C \ + {HALMAC_EEPROM, HALMAC_GPIO7, HALMAC_GPIO_OUT, \ + 0x40, BIT(4), BIT(4)} +#define GPIO7_JTAG_TMS_8821C \ + {HALMAC_JTAG, HALMAC_GPIO7, HALMAC_GPIO_IN, \ + 0x67, BIT(0), BIT(0)} +#define GPIO7_BT_GPIO16_8821C \ + {HALMAC_BT_GPIO, HALMAC_GPIO7, HALMAC_GPIO_IN_OUT, \ + 0x67, BIT(2), BIT(2)} +#define GPIO7_SOUT_8821C \ + {HALMAC_WL_UART, HALMAC_GPIO7, HALMAC_GPIO_OUT, \ + 0x41, BIT(0), BIT(0)} +#define GPIO7_WLMAC_DBG_GPIO7_8821C \ + {HALMAC_WLMAC_DBG, HALMAC_GPIO7, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0)} +#define GPIO7_WLPHY_DBG_GPIO7_8821C \ + {HALMAC_WLPHY_DBG, HALMAC_GPIO7, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(1)} +#define GPIO7_BT_DBG_GPIO7_8821C \ + {HALMAC_BT_DBG, HALMAC_GPIO7, HALMAC_GPIO_OUT, \ + 0x40, BIT(1) | BIT(0), BIT(0) | BIT(1)} +#define GPIO7_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO7, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO8 definition */ +#define GPIO8_WL_EXT_WOL_8821C \ + {HALMAC_WL_HW_EXTWOL, HALMAC_GPIO8, HALMAC_GPIO_IN, \ + 0x4a, BIT(0) | BIT(1), BIT(0) | BIT(1)} +#define GPIO8_WL_LED_8821C \ + {HALMAC_WL_LED, HALMAC_GPIO8, HALMAC_GPIO_OUT, \ + 0x4e, BIT(5), BIT(5)} +#define GPIO8_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO8, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO9 definition */ +#define GPIO9_DIS_WL_N_8821C \ + {HALMAC_WL_HWPDN, HALMAC_GPIO9, HALMAC_GPIO_IN, \ + 0x68, BIT(3) | BIT(0), BIT(3) | BIT(0)} +#define GPIO9_WL_EXT_WOL_8821C \ + {HALMAC_WL_HW_EXTWOL, HALMAC_GPIO9, HALMAC_GPIO_IN, \ + 0x4a, BIT(0) | BIT(1), BIT(0)} +#define GPIO9_USCTS0_8821C \ + {HALMAC_UART0, HALMAC_GPIO9, HALMAC_GPIO_IN, \ + 0x66, BIT(6), BIT(6)} +#define GPIO9_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO9, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO10 definition */ +#define GPIO10_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO10, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO11 definition */ +#define GPIO11_DIS_BT_N_8821C \ + {HALMAC_BT_HWPDN, HALMAC_GPIO11, HALMAC_GPIO_IN, \ + 0x6a, BIT(0), BIT(0)} +#define GPIO11_USOUT0_8821C \ + {HALMAC_UART0, HALMAC_GPIO11, HALMAC_GPIO_OUT, \ + 0x66, BIT(6), BIT(6)} +#define GPIO11_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO11, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO12 definition */ +#define GPIO12_USIN0_8821C \ + {HALMAC_UART0, HALMAC_GPIO12, HALMAC_GPIO_IN, \ + 0x66, BIT(6), BIT(6)} +#define GPIO12_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO12, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO13 definition */ +#define GPIO13_BT_WAKE_8821C \ + {HALMAC_GPIO13_14_WL_CTRL_EN, HALMAC_GPIO13, HALMAC_GPIO_IN, \ + 0x4e, BIT(6), BIT(6)} +#define GPIO13_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO13, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO14 definition */ +#define GPIO14_UART_WAKE_8821C \ + {HALMAC_GPIO13_14_WL_CTRL_EN, HALMAC_GPIO14, HALMAC_GPIO_OUT, \ + 0x4e, BIT(6), BIT(6)} +#define GPIO14_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO14, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +/* GPIO15 definition */ +#define GPIO15_EXT_XTAL_8821C \ + {HALMAC_EXT_XTAL, HALMAC_GPIO15, HALMAC_GPIO_OUT, \ + 0x66, BIT(7), BIT(7)} +#define GPIO15_SW_IO_8821C \ + {HALMAC_SW_IO, HALMAC_GPIO15, HALMAC_GPIO_IN_OUT, \ + 0x40, BIT(1) | BIT(0), 0} + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO0_8821C[] = { + GPIO0_BT_GPIO0_8821C, + GPIO0_BT_ACT_8821C, + GPIO0_WL_ACT_8821C, + GPIO0_WLMAC_DBG_GPIO0_8821C, + GPIO0_WLPHY_DBG_GPIO0_8821C, + GPIO0_BT_DBG_GPIO0_8821C, + GPIO0_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO1_8821C[] = { + GPIO1_BT_GPIO1_8821C, + GPIO1_BT_3DD_SYNC_A_8821C, + GPIO1_WL_CK_8821C, + GPIO1_BT_CK_8821C, + GPIO1_WLMAC_DBG_GPIO1_8821C, + GPIO1_WLPHY_DBG_GPIO1_8821C, + GPIO1_BT_DBG_GPIO1_8821C, + GPIO1_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO2_8821C[] = { + GPIO2_BT_GPIO2_8821C, + GPIO2_WL_STATE_8821C, + GPIO2_BT_STATE_8821C, + GPIO2_WLMAC_DBG_GPIO2_8821C, + GPIO2_WLPHY_DBG_GPIO2_8821C, + GPIO2_BT_DBG_GPIO2_8821C, + GPIO2_RFE_CTRL_5_8821C, + GPIO2_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO3_8821C[] = { + GPIO3_BT_GPIO3_8821C, + GPIO3_WL_PRI_8821C, + GPIO3_BT_PRI_8821C, + GPIO3_WLMAC_DBG_GPIO3_8821C, + GPIO3_WLPHY_DBG_GPIO3_8821C, + GPIO3_BT_DBG_GPIO3_8821C, + GPIO3_RFE_CTRL_4_8821C, + GPIO3_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO4_8821C[] = { + GPIO4_BT_SPI_D0_8821C, + GPIO4_WL_SPI_D0_8821C, + GPIO4_SDIO_INT_8821C, + GPIO4_JTAG_TRST_8821C, + GPIO4_DBG_GNT_WL_8821C, + GPIO4_WLMAC_DBG_GPIO4_8821C, + GPIO4_WLPHY_DBG_GPIO4_8821C, + GPIO4_BT_DBG_GPIO4_8821C, + GPIO4_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO5_8821C[] = { + GPIO5_BT_SPI_D1_8821C, + GPIO5_WL_SPI_D1_8821C, + GPIO5_JTAG_TDI_8821C, + GPIO5_DBG_GNT_BT_8821C, + GPIO5_WLMAC_DBG_GPIO5_8821C, + GPIO5_WLPHY_DBG_GPIO5_8821C, + GPIO5_BT_DBG_GPIO5_8821C, + GPIO5_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO6_8821C[] = { + GPIO6_BT_SPI_D2_8821C, + GPIO6_WL_SPI_D2_8821C, + GPIO6_EEDO_8821C, + GPIO6_JTAG_TDO_8821C, + GPIO6_BT_3DD_SYNC_B_8821C, + GPIO6_BT_GPIO18_8821C, + GPIO6_SIN_8821C, + GPIO6_WLMAC_DBG_GPIO6_8821C, + GPIO6_WLPHY_DBG_GPIO6_8821C, + GPIO6_BT_DBG_GPIO6_8821C, + GPIO6_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO7_8821C[] = { + GPIO7_BT_SPI_D3_8821C, + GPIO7_WL_SPI_D3_8821C, + GPIO7_EEDI_8821C, + GPIO7_JTAG_TMS_8821C, + GPIO7_BT_GPIO16_8821C, + GPIO7_SOUT_8821C, + GPIO7_WLMAC_DBG_GPIO7_8821C, + GPIO7_WLPHY_DBG_GPIO7_8821C, + GPIO7_BT_DBG_GPIO7_8821C, + GPIO7_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO8_8821C[] = { + GPIO8_WL_EXT_WOL_8821C, + GPIO8_WL_LED_8821C, + GPIO8_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO9_8821C[] = { + GPIO9_DIS_WL_N_8821C, + GPIO9_WL_EXT_WOL_8821C, + GPIO9_USCTS0_8821C, + GPIO9_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO10_8821C[] = { + GPIO10_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO11_8821C[] = { + GPIO11_DIS_BT_N_8821C, + GPIO11_USOUT0_8821C, + GPIO11_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO12_8821C[] = { + GPIO12_USIN0_8821C, + GPIO12_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO13_8821C[] = { + GPIO13_BT_WAKE_8821C, + GPIO13_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO14_8821C[] = { + GPIO14_UART_WAKE_8821C, + GPIO14_SW_IO_8821C +}; + +static const struct halmac_gpio_pimux_list PINMUX_LIST_GPIO15_8821C[] = { + GPIO15_EXT_XTAL_8821C, + GPIO15_SW_IO_8821C +}; + +static enum halmac_ret_status +get_pinmux_list_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func, + const struct halmac_gpio_pimux_list **list, + u32 *list_size, u32 *gpio_id); + +static enum halmac_ret_status +chk_pinmux_valid_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func); + +static enum halmac_ret_status +pinmux_switch_8821c(struct halmac_adapter *adapter, + const struct halmac_gpio_pimux_list *list, u32 size, + u32 gpio_id, enum halmac_gpio_func gpio_func); + +static enum halmac_ret_status +pinmux_record_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func, u8 val); +/** + * pinmux_get_func_8821c() -get current gpio status + * @adapter : the adapter of halmac + * @gpio_func : gpio function + * @enable : function is enable(1) or disable(0) + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pinmux_get_func_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func, u8 *enable) +{ + u32 list_size; + u32 cur_func; + u32 gpio_id; + enum halmac_ret_status status; + const struct halmac_gpio_pimux_list *list = NULL; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + status = get_pinmux_list_8821c(adapter, gpio_func, &list, &list_size, + &gpio_id); + if (status != HALMAC_RET_SUCCESS) + return status; + + status = pinmux_parser_88xx(adapter, list, list_size, gpio_id, + &cur_func); + if (status != HALMAC_RET_SUCCESS) + return status; + + switch (gpio_func) { + case HALMAC_GPIO_FUNC_WL_LED: + *enable = (cur_func == HALMAC_WL_LED) ? 1 : 0; + break; + case HALMAC_GPIO_FUNC_SDIO_INT: + *enable = (cur_func == HALMAC_SDIO_INT) ? 1 : 0; + break; + case HALMAC_GPIO_FUNC_BT_HOST_WAKE1: + case HALMAC_GPIO_FUNC_BT_DEV_WAKE1: + *enable = (cur_func == HALMAC_GPIO13_14_WL_CTRL_EN) ? 1 : 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_0: + case HALMAC_GPIO_FUNC_SW_IO_1: + case HALMAC_GPIO_FUNC_SW_IO_2: + case HALMAC_GPIO_FUNC_SW_IO_3: + case HALMAC_GPIO_FUNC_SW_IO_4: + case HALMAC_GPIO_FUNC_SW_IO_5: + case HALMAC_GPIO_FUNC_SW_IO_6: + case HALMAC_GPIO_FUNC_SW_IO_7: + case HALMAC_GPIO_FUNC_SW_IO_8: + case HALMAC_GPIO_FUNC_SW_IO_9: + case HALMAC_GPIO_FUNC_SW_IO_10: + case HALMAC_GPIO_FUNC_SW_IO_11: + case HALMAC_GPIO_FUNC_SW_IO_12: + case HALMAC_GPIO_FUNC_SW_IO_13: + case HALMAC_GPIO_FUNC_SW_IO_14: + case HALMAC_GPIO_FUNC_SW_IO_15: + *enable = (cur_func == HALMAC_SW_IO) ? 1 : 0; + break; + case HALMAC_GPIO_FUNC_S0_PAPE: + case HALMAC_GPIO_FUNC_S0_TRSW: + case HALMAC_GPIO_FUNC_S0_TRSWB: + case HALMAC_GPIO_FUNC_S1_PAPE: + case HALMAC_GPIO_FUNC_S1_TRSW: + case HALMAC_GPIO_FUNC_S1_TRSWB: + *enable = 0; + return HALMAC_RET_PINMUX_NOT_SUPPORT; + default: + *enable = 0; + return HALMAC_RET_GET_PINMUX_ERR; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * pinmux_set_func_8821c() -set gpio function + * @adapter : the adapter of halmac + * @gpio_func : gpio function + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pinmux_set_func_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func) +{ + u32 list_size; + u32 gpio_id; + enum halmac_ret_status status; + const struct halmac_gpio_pimux_list *list = NULL; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + PLTFM_MSG_TRACE("[TRACE]func name : %d\n", gpio_func); + + status = chk_pinmux_valid_8821c(adapter, gpio_func); + if (status != HALMAC_RET_SUCCESS) + return status; + + status = get_pinmux_list_8821c(adapter, gpio_func, &list, &list_size, + &gpio_id); + if (status != HALMAC_RET_SUCCESS) + return status; + + status = pinmux_switch_8821c(adapter, list, list_size, gpio_id, + gpio_func); + if (status != HALMAC_RET_SUCCESS) + return status; + + status = pinmux_record_8821c(adapter, gpio_func, 1); + if (status != HALMAC_RET_SUCCESS) + return status; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * pinmux_free_func_8821c() -free locked gpio function + * @adapter : the adapter of halmac + * @gpio_func : gpio function + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pinmux_free_func_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func) +{ + struct halmac_pinmux_info *info = &adapter->pinmux_info; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + switch (gpio_func) { + case HALMAC_GPIO_FUNC_SW_IO_0: + info->sw_io_0 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_1: + info->sw_io_1 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_2: + info->sw_io_2 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_3: + info->sw_io_3 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_4: + case HALMAC_GPIO_FUNC_SDIO_INT: + info->sw_io_4 = 0; + info->sdio_int = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_5: + info->sw_io_5 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_6: + info->sw_io_6 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_7: + info->sw_io_7 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_8: + case HALMAC_GPIO_FUNC_WL_LED: + info->sw_io_8 = 0; + info->wl_led = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_9: + info->sw_io_9 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_10: + info->sw_io_10 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_11: + info->sw_io_11 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_12: + info->sw_io_12 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_13: + case HALMAC_GPIO_FUNC_BT_DEV_WAKE1: + info->bt_dev_wake = 0; + info->sw_io_13 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_14: + case HALMAC_GPIO_FUNC_BT_HOST_WAKE1: + info->bt_host_wake = 0; + info->sw_io_14 = 0; + break; + case HALMAC_GPIO_FUNC_SW_IO_15: + info->sw_io_15 = 0; + break; + case HALMAC_GPIO_FUNC_S0_PAPE: + case HALMAC_GPIO_FUNC_S0_TRSW: + case HALMAC_GPIO_FUNC_S0_TRSWB: + case HALMAC_GPIO_FUNC_S1_PAPE: + case HALMAC_GPIO_FUNC_S1_TRSW: + case HALMAC_GPIO_FUNC_S1_TRSWB: + return HALMAC_RET_PINMUX_NOT_SUPPORT; + default: + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + PLTFM_MSG_TRACE("[TRACE]func : %X\n", gpio_func); + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_pinmux_list_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func, + const struct halmac_gpio_pimux_list **list, + u32 *list_size, u32 *gpio_id) +{ + switch (gpio_func) { + case HALMAC_GPIO_FUNC_SW_IO_0: + *list = PINMUX_LIST_GPIO0_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO0_8821C); + *gpio_id = HALMAC_GPIO0; + break; + case HALMAC_GPIO_FUNC_SW_IO_1: + *list = PINMUX_LIST_GPIO1_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO1_8821C); + *gpio_id = HALMAC_GPIO1; + break; + case HALMAC_GPIO_FUNC_SW_IO_2: + *list = PINMUX_LIST_GPIO2_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO2_8821C); + *gpio_id = HALMAC_GPIO2; + break; + case HALMAC_GPIO_FUNC_SW_IO_3: + *list = PINMUX_LIST_GPIO3_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO3_8821C); + *gpio_id = HALMAC_GPIO3; + break; + case HALMAC_GPIO_FUNC_SW_IO_4: + case HALMAC_GPIO_FUNC_SDIO_INT: + *list = PINMUX_LIST_GPIO4_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO4_8821C); + *gpio_id = HALMAC_GPIO4; + break; + case HALMAC_GPIO_FUNC_SW_IO_5: + *list = PINMUX_LIST_GPIO5_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO5_8821C); + *gpio_id = HALMAC_GPIO5; + break; + case HALMAC_GPIO_FUNC_SW_IO_6: + *list = PINMUX_LIST_GPIO6_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO6_8821C); + *gpio_id = HALMAC_GPIO6; + break; + case HALMAC_GPIO_FUNC_SW_IO_7: + *list = PINMUX_LIST_GPIO7_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO7_8821C); + *gpio_id = HALMAC_GPIO7; + break; + case HALMAC_GPIO_FUNC_SW_IO_8: + case HALMAC_GPIO_FUNC_WL_LED: + *list = PINMUX_LIST_GPIO8_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO8_8821C); + *gpio_id = HALMAC_GPIO8; + break; + case HALMAC_GPIO_FUNC_SW_IO_9: + *list = PINMUX_LIST_GPIO9_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO9_8821C); + *gpio_id = HALMAC_GPIO9; + break; + case HALMAC_GPIO_FUNC_SW_IO_10: + *list = PINMUX_LIST_GPIO10_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO10_8821C); + *gpio_id = HALMAC_GPIO10; + break; + case HALMAC_GPIO_FUNC_SW_IO_11: + *list = PINMUX_LIST_GPIO11_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO11_8821C); + *gpio_id = HALMAC_GPIO11; + break; + case HALMAC_GPIO_FUNC_SW_IO_12: + *list = PINMUX_LIST_GPIO12_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO12_8821C); + *gpio_id = HALMAC_GPIO12; + break; + case HALMAC_GPIO_FUNC_SW_IO_13: + case HALMAC_GPIO_FUNC_BT_DEV_WAKE1: + *list = PINMUX_LIST_GPIO13_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO13_8821C); + *gpio_id = HALMAC_GPIO13; + break; + case HALMAC_GPIO_FUNC_SW_IO_14: + case HALMAC_GPIO_FUNC_BT_HOST_WAKE1: + *list = PINMUX_LIST_GPIO14_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO14_8821C); + *gpio_id = HALMAC_GPIO14; + break; + case HALMAC_GPIO_FUNC_SW_IO_15: + *list = PINMUX_LIST_GPIO15_8821C; + *list_size = ARRAY_SIZE(PINMUX_LIST_GPIO15_8821C); + *gpio_id = HALMAC_GPIO15; + break; + default: + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +chk_pinmux_valid_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func) +{ + struct halmac_pinmux_info *info = &adapter->pinmux_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + switch (gpio_func) { + case HALMAC_GPIO_FUNC_SW_IO_0: + if (info->sw_io_0 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_1: + if (info->sw_io_1 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_2: + if (info->sw_io_2 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_3: + if (info->sw_io_3 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_4: + case HALMAC_GPIO_FUNC_SDIO_INT: + if (info->sw_io_4 == 1 || info->sdio_int == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_5: + if (info->sw_io_5 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_6: + if (info->sw_io_6 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_7: + if (info->sw_io_7 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_8: + if (info->sw_io_8 == 1 || info->wl_led == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_WL_LED: + if (info->sw_io_8 == 1 || info->wl_led == 1 || + info->bt_dev_wake == 1 || info->bt_host_wake == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_9: + if (info->sw_io_9 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_10: + if (info->sw_io_10 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_11: + if (info->sw_io_11 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_12: + if (info->sw_io_12 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_13: + if (info->sw_io_13 == 1 || info->bt_dev_wake == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_BT_DEV_WAKE1: + if (info->sw_io_13 == 1 || info->bt_dev_wake == 1 || + info->wl_led == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_14: + if (info->sw_io_14 == 1 || info->bt_host_wake == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_BT_HOST_WAKE1: + if (info->sw_io_14 == 1 || info->bt_host_wake == 1 || + info->wl_led == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_SW_IO_15: + if (info->sw_io_15 == 1) + status = HALMAC_RET_PINMUX_USED; + break; + case HALMAC_GPIO_FUNC_S0_PAPE: + case HALMAC_GPIO_FUNC_S0_TRSW: + case HALMAC_GPIO_FUNC_S0_TRSWB: + case HALMAC_GPIO_FUNC_S1_PAPE: + case HALMAC_GPIO_FUNC_S1_TRSW: + case HALMAC_GPIO_FUNC_S1_TRSWB: + return HALMAC_RET_PINMUX_NOT_SUPPORT; + default: + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + PLTFM_MSG_TRACE("[TRACE]chk_pinmux_valid func : %X status : %X\n", + gpio_func, status); + + return status; +} + +static enum halmac_ret_status +pinmux_switch_8821c(struct halmac_adapter *adapter, + const struct halmac_gpio_pimux_list *list, u32 size, + u32 gpio_id, enum halmac_gpio_func gpio_func) +{ + u32 i; + u8 value8; + u16 switch_func; + const struct halmac_gpio_pimux_list *cur_list = list; + enum halmac_gpio_cfg_state *state; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + state = &adapter->halmac_state.gpio_cfg_state; + + if (*state == HALMAC_GPIO_CFG_STATE_BUSY) + return HALMAC_RET_BUSY_STATE; + + switch (gpio_func) { + case HALMAC_GPIO_FUNC_WL_LED: + switch_func = HALMAC_WL_LED; + break; + case HALMAC_GPIO_FUNC_SDIO_INT: + switch_func = HALMAC_SDIO_INT; + break; + case HALMAC_GPIO_FUNC_BT_HOST_WAKE1: + case HALMAC_GPIO_FUNC_BT_DEV_WAKE1: + switch_func = HALMAC_GPIO13_14_WL_CTRL_EN; + break; + case HALMAC_GPIO_FUNC_SW_IO_0: + case HALMAC_GPIO_FUNC_SW_IO_1: + case HALMAC_GPIO_FUNC_SW_IO_2: + case HALMAC_GPIO_FUNC_SW_IO_3: + case HALMAC_GPIO_FUNC_SW_IO_4: + case HALMAC_GPIO_FUNC_SW_IO_5: + case HALMAC_GPIO_FUNC_SW_IO_6: + case HALMAC_GPIO_FUNC_SW_IO_7: + case HALMAC_GPIO_FUNC_SW_IO_8: + case HALMAC_GPIO_FUNC_SW_IO_9: + case HALMAC_GPIO_FUNC_SW_IO_10: + case HALMAC_GPIO_FUNC_SW_IO_11: + case HALMAC_GPIO_FUNC_SW_IO_12: + case HALMAC_GPIO_FUNC_SW_IO_13: + case HALMAC_GPIO_FUNC_SW_IO_14: + case HALMAC_GPIO_FUNC_SW_IO_15: + switch_func = HALMAC_SW_IO; + break; + default: + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + for (i = 0; i < size; i++) { + if (gpio_id != cur_list->id) { + PLTFM_MSG_ERR("[ERR]offset:%X, value:%X, func:%X\n", + cur_list->offset, cur_list->value, + cur_list->func); + PLTFM_MSG_ERR("[ERR]id1 : %X, id2 : %X\n", + gpio_id, cur_list->id); + return HALMAC_RET_GET_PINMUX_ERR; + } + + if (switch_func == cur_list->func) + break; + + cur_list++; + } + + if (i == size) { + PLTFM_MSG_ERR("[ERR]gpio func error:%X %X\n", + gpio_id, cur_list->id); + return HALMAC_RET_GET_PINMUX_ERR; + } + + *state = HALMAC_GPIO_CFG_STATE_BUSY; + + cur_list = list; + for (i = 0; i < size; i++) { + value8 = HALMAC_REG_R8(cur_list->offset); + value8 &= ~(cur_list->msk); + + if (switch_func == cur_list->func) { + value8 |= (cur_list->value & cur_list->msk); + HALMAC_REG_W8(cur_list->offset, value8); + break; + } + + value8 |= (~cur_list->value & cur_list->msk); + HALMAC_REG_W8(cur_list->offset, value8); + + cur_list++; + } + + *state = HALMAC_GPIO_CFG_STATE_IDLE; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +pinmux_record_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func, u8 val) +{ + switch (gpio_func) { + case HALMAC_GPIO_FUNC_WL_LED: + adapter->pinmux_info.wl_led = val; + break; + case HALMAC_GPIO_FUNC_SDIO_INT: + adapter->pinmux_info.sdio_int = val; + break; + case HALMAC_GPIO_FUNC_BT_HOST_WAKE1: + adapter->pinmux_info.bt_host_wake = val; + break; + case HALMAC_GPIO_FUNC_BT_DEV_WAKE1: + adapter->pinmux_info.bt_dev_wake = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_0: + adapter->pinmux_info.sw_io_0 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_1: + adapter->pinmux_info.sw_io_1 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_2: + adapter->pinmux_info.sw_io_2 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_3: + adapter->pinmux_info.sw_io_3 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_4: + adapter->pinmux_info.sw_io_4 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_5: + adapter->pinmux_info.sw_io_5 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_6: + adapter->pinmux_info.sw_io_6 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_7: + adapter->pinmux_info.sw_io_7 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_8: + adapter->pinmux_info.sw_io_8 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_9: + adapter->pinmux_info.sw_io_9 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_10: + adapter->pinmux_info.sw_io_10 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_11: + adapter->pinmux_info.sw_io_11 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_12: + adapter->pinmux_info.sw_io_12 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_13: + adapter->pinmux_info.sw_io_13 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_14: + adapter->pinmux_info.sw_io_14 = val; + break; + case HALMAC_GPIO_FUNC_SW_IO_15: + adapter->pinmux_info.sw_io_15 = val; + break; + default: + return HALMAC_RET_GET_PINMUX_ERR; + } + + return HALMAC_RET_SUCCESS; +} +#endif /* HALMAC_8821C_SUPPORT */ + diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_gpio_8821c.h b/hal/halmac/halmac_88xx/halmac_8821c/halmac_gpio_8821c.h new file mode 100644 index 0000000..6c9ac47 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_gpio_8821c.h @@ -0,0 +1,37 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_GPIO_8821C_H_ +#define _HALMAC_GPIO_8821C_H_ + +#include "../../halmac_api.h" + +#if HALMAC_8821C_SUPPORT + +enum halmac_ret_status +pinmux_get_func_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func, u8 *enable); + +enum halmac_ret_status +pinmux_set_func_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func); + +enum halmac_ret_status +pinmux_free_func_8821c(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func); + +#endif /* HALMAC_8821C_SUPPORT */ + +#endif/* _HALMAC_GPIO_8821C_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.c b/hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.c new file mode 100644 index 0000000..4c832cc --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.c @@ -0,0 +1,1031 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_init_8821c.h" +#include "halmac_8821c_cfg.h" +#if HALMAC_PCIE_SUPPORT +#include "halmac_pcie_8821c.h" +#endif +#if HALMAC_SDIO_SUPPORT +#include "halmac_sdio_8821c.h" +#include "../halmac_sdio_88xx.h" +#endif +#if HALMAC_USB_SUPPORT +#include "halmac_usb_8821c.h" +#endif +#include "halmac_gpio_8821c.h" +#include "halmac_common_8821c.h" +#include "halmac_cfg_wmac_8821c.h" +#include "../halmac_common_88xx.h" +#include "../halmac_init_88xx.h" + +#if HALMAC_8821C_SUPPORT + +#define SYS_FUNC_EN 0xD8 + +#define RSVD_PG_DRV_NUM 16 +#define RSVD_PG_H2C_EXTRAINFO_NUM 24 +#define RSVD_PG_H2C_STATICINFO_NUM 8 +#define RSVD_PG_H2CQ_NUM 8 +#define RSVD_PG_CPU_INSTRUCTION_NUM 0 +#define RSVD_PG_FW_TXBUF_NUM 4 +#define RSVD_PG_CSIBUF_NUM 0 +#define RSVD_PG_DLLB_NUM (TX_FIFO_SIZE_8821C / 3 >> \ + TX_PAGE_SIZE_SHIFT_88XX) + +#define MAC_TRX_ENABLE (BIT_HCI_TXDMA_EN | BIT_HCI_RXDMA_EN | BIT_TXDMA_EN | \ + BIT_RXDMA_EN | BIT_PROTOCOL_EN | BIT_SCHEDULE_EN | \ + BIT_MACTXEN | BIT_MACRXEN) + +#define BLK_DESC_NUM 0x3 + +#define WLAN_SLOT_TIME 0x09 +#define WLAN_PIFS_TIME 0x19 +#define WLAN_SIFS_CCK_CONT_TX 0xA +#define WLAN_SIFS_OFDM_CONT_TX 0xE +#define WLAN_SIFS_CCK_TRX 0x10 +#define WLAN_SIFS_OFDM_TRX 0x10 +#define WLAN_VO_TXOP_LIMIT 0x186 /* unit : 32us */ +#define WLAN_VI_TXOP_LIMIT 0x3BC /* unit : 32us */ +#define WLAN_RDG_NAV 0x05 +#define WLAN_TXOP_NAV 0x1B +#define WLAN_CCK_RX_TSF 0x30 +#define WLAN_OFDM_RX_TSF 0x30 +#define WLAN_TBTT_PROHIBIT 0x04 /* unit : 32us */ +#define WLAN_TBTT_HOLD_TIME 0x064 /* unit : 32us */ +#define WLAN_DRV_EARLY_INT 0x04 +#define WLAN_BCN_DMA_TIME 0x02 +#define WLAN_ACK_TO_CCK 0x40 + +#define WLAN_RX_FILTER0 0x0FFFFFFF +#define WLAN_RX_FILTER2 0xFFFF +#define WLAN_RCR_CFG 0xE400220E +#define WLAN_RXPKT_MAX_SZ 12288 +#define WLAN_RXPKT_MAX_SZ_512 (WLAN_RXPKT_MAX_SZ >> 9) + +#define WLAN_AMPDU_MAX_TIME 0x70 +#define WLAN_RTS_LEN_TH 0xFF +#define WLAN_RTS_TX_TIME_TH 0x08 +#define WLAN_MAX_AGG_PKT_LIMIT 0x10 +#define WLAN_RTS_MAX_AGG_PKT_LIMIT 0x10 +#define WLAN_MAX_AGG_PKT_LIMIT_SDIO 0x2B +#define WLAN_RTS_MAX_AGG_PKT_LIMIT_SDIO 0x2B +#define WLAN_PRE_TXCNT_TIME_TH 0x1E4 +#define WALN_FAST_EDCA_VO_TH 0x06 +#define WLAN_FAST_EDCA_VI_TH 0x06 +#define WLAN_FAST_EDCA_BE_TH 0x06 +#define WLAN_FAST_EDCA_BK_TH 0x06 +#define WLAN_BAR_RETRY_LIMIT 0x01 +#define WLAN_RA_TRY_RATE_AGG_LIMIT 0x08 + +#define WLAN_TX_FUNC_CFG1 0x30 +#define WLAN_TX_FUNC_CFG2 0x30 +#define WLAN_MAC_OPT_NORM_FUNC1 0x98 +#define WLAN_MAC_OPT_LB_FUNC1 0x80 +#define WLAN_MAC_OPT_FUNC2 0x30810041 + +#define WLAN_SIFS_CFG (WLAN_SIFS_CCK_CONT_TX | \ + (WLAN_SIFS_OFDM_CONT_TX << BIT_SHIFT_SIFS_OFDM_CTX) | \ + (WLAN_SIFS_CCK_TRX << BIT_SHIFT_SIFS_CCK_TRX) | \ + (WLAN_SIFS_OFDM_TRX << BIT_SHIFT_SIFS_OFDM_TRX)) + +#define WLAN_TBTT_TIME (WLAN_TBTT_PROHIBIT |\ + (WLAN_TBTT_HOLD_TIME << BIT_SHIFT_TBTT_HOLD_TIME_AP)) + +#define WLAN_NAV_CFG (WLAN_RDG_NAV | (WLAN_TXOP_NAV << 16)) +#define WLAN_RX_TSF_CFG (WLAN_CCK_RX_TSF | (WLAN_OFDM_RX_TSF) << 8) + +#if HALMAC_PLATFORM_WINDOWS +/*SDIO RQPN Mapping for Windows, extra queue is not implemented in Driver code*/ +static struct halmac_rqpn HALMAC_RQPN_SDIO_8821C[] = { + /* { mode, vo_map, vi_map, be_map, bk_map, mg_map, hi_map } */ + {HALMAC_TRX_MODE_NORMAL, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_TRXSHARE, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_WMM, + HALMAC_MAP2_HQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_P2P, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_LOOPBACK, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, +}; +#else +/*SDIO RQPN Mapping*/ +static struct halmac_rqpn HALMAC_RQPN_SDIO_8821C[] = { + /* { mode, vo_map, vi_map, be_map, bk_map, mg_map, hi_map } */ + {HALMAC_TRX_MODE_NORMAL, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_TRXSHARE, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_WMM, + HALMAC_MAP2_HQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_P2P, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_LOOPBACK, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, +}; +#endif + +/*PCIE RQPN Mapping*/ +static struct halmac_rqpn HALMAC_RQPN_PCIE_8821C[] = { + /* { mode, vo_map, vi_map, be_map, bk_map, mg_map, hi_map } */ + {HALMAC_TRX_MODE_NORMAL, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_TRXSHARE, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_WMM, + HALMAC_MAP2_HQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_P2P, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_LOOPBACK, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, +}; + +/*USB 2 Bulkout RQPN Mapping*/ +static struct halmac_rqpn HALMAC_RQPN_2BULKOUT_8821C[] = { + /* { mode, vo_map, vi_map, be_map, bk_map, mg_map, hi_map } */ + {HALMAC_TRX_MODE_NORMAL, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_HQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_TRXSHARE, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_HQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_WMM, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_HQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_P2P, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_LOOPBACK, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, +}; + +/*USB 3 Bulkout RQPN Mapping*/ +static struct halmac_rqpn HALMAC_RQPN_3BULKOUT_8821C[] = { + /* { mode, vo_map, vi_map, be_map, bk_map, mg_map, hi_map } */ + {HALMAC_TRX_MODE_NORMAL, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_TRXSHARE, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_WMM, + HALMAC_MAP2_HQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_P2P, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_LQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_LOOPBACK, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_LQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ, HALMAC_MAP2_LQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_HQ, HALMAC_MAP2_HQ}, +}; + +/*USB 4 Bulkout RQPN Mapping*/ +static struct halmac_rqpn HALMAC_RQPN_4BULKOUT_8821C[] = { + /* { mode, vo_map, vi_map, be_map, bk_map, mg_map, hi_map } */ + {HALMAC_TRX_MODE_NORMAL, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_TRXSHARE, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_WMM, + HALMAC_MAP2_HQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_NQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_P2P, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_LOOPBACK, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, + HALMAC_MAP2_NQ, HALMAC_MAP2_NQ, HALMAC_MAP2_LQ, HALMAC_MAP2_LQ, + HALMAC_MAP2_EXQ, HALMAC_MAP2_HQ}, +}; + +#if HALMAC_PLATFORM_WINDOWS +/*SDIO Page Number*/ +static struct halmac_pg_num HALMAC_PG_NUM_SDIO_8821C[] = { + /* { mode, hq_num, nq_num, lq_num, exq_num, gap_num} */ + {HALMAC_TRX_MODE_NORMAL, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_TRXSHARE, 8, 8, 8, 0, 1}, + {HALMAC_TRX_MODE_WMM, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_P2P, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_LOOPBACK, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, 16, 16, 16, 0, 1}, +}; +#else +/*SDIO Page Number*/ +static struct halmac_pg_num HALMAC_PG_NUM_SDIO_8821C[] = { + /* { mode, hq_num, nq_num, lq_num, exq_num, gap_num} */ + {HALMAC_TRX_MODE_NORMAL, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_TRXSHARE, 8, 8, 8, 8, 1}, + {HALMAC_TRX_MODE_WMM, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_P2P, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_LOOPBACK, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, 16, 16, 16, 14, 1}, +}; +#endif + +/*PCIE Page Number*/ +static struct halmac_pg_num HALMAC_PG_NUM_PCIE_8821C[] = { + /* { mode, hq_num, nq_num, lq_num, exq_num, gap_num} */ + {HALMAC_TRX_MODE_NORMAL, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_TRXSHARE, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_WMM, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_P2P, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_LOOPBACK, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, 16, 16, 16, 14, 1}, +}; + +/*USB 2 Bulkout Page Number*/ +static struct halmac_pg_num HALMAC_PG_NUM_2BULKOUT_8821C[] = { + /* { mode, hq_num, nq_num, lq_num, exq_num, gap_num} */ + {HALMAC_TRX_MODE_NORMAL, 16, 16, 0, 0, 1}, + {HALMAC_TRX_MODE_TRXSHARE, 16, 16, 0, 0, 1}, + {HALMAC_TRX_MODE_WMM, 16, 16, 0, 0, 1}, + {HALMAC_TRX_MODE_P2P, 16, 16, 0, 0, 1}, + {HALMAC_TRX_MODE_LOOPBACK, 16, 16, 0, 0, 1}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, 16, 16, 0, 0, 1}, +}; + +/*USB 3 Bulkout Page Number*/ +static struct halmac_pg_num HALMAC_PG_NUM_3BULKOUT_8821C[] = { + /* { mode, hq_num, nq_num, lq_num, exq_num, gap_num} */ + {HALMAC_TRX_MODE_NORMAL, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_TRXSHARE, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_WMM, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_P2P, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_LOOPBACK, 16, 16, 16, 0, 1}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, 16, 16, 16, 0, 1}, +}; + +/*USB 4 Bulkout Page Number*/ +static struct halmac_pg_num HALMAC_PG_NUM_4BULKOUT_8821C[] = { + /* { mode, hq_num, nq_num, lq_num, exq_num, gap_num} */ + {HALMAC_TRX_MODE_NORMAL, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_TRXSHARE, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_WMM, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_P2P, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_LOOPBACK, 16, 16, 16, 14, 1}, + {HALMAC_TRX_MODE_DELAY_LOOPBACK, 16, 16, 16, 14, 1}, +}; + +static enum halmac_ret_status +txdma_queue_mapping_8821c(struct halmac_adapter *adapter, + enum halmac_trx_mode mode); + +static enum halmac_ret_status +priority_queue_cfg_8821c(struct halmac_adapter *adapter, + enum halmac_trx_mode mode); + +static enum halmac_ret_status +set_trx_fifo_info_8821c(struct halmac_adapter *adapter, + enum halmac_trx_mode mode); + +enum halmac_ret_status +mount_api_8821c(struct halmac_adapter *adapter) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + adapter->chip_id = HALMAC_CHIP_ID_8821C; + adapter->hw_cfg_info.efuse_size = EFUSE_SIZE_8821C; + adapter->hw_cfg_info.eeprom_size = EEPROM_SIZE_8821C; + adapter->hw_cfg_info.bt_efuse_size = BT_EFUSE_SIZE_8821C; + adapter->hw_cfg_info.prtct_efuse_size = PRTCT_EFUSE_SIZE_8821C; + adapter->hw_cfg_info.cam_entry_num = SEC_CAM_NUM_8821C; + adapter->hw_cfg_info.tx_fifo_size = TX_FIFO_SIZE_8821C; + adapter->hw_cfg_info.rx_fifo_size = RX_FIFO_SIZE_8821C; + adapter->hw_cfg_info.ac_oqt_size = OQT_ENTRY_AC_8821C; + adapter->hw_cfg_info.non_ac_oqt_size = OQT_ENTRY_NOAC_8821C; + adapter->hw_cfg_info.usb_txagg_num = BLK_DESC_NUM; + adapter->txff_alloc.rsvd_drv_pg_num = RSVD_PG_DRV_NUM; + + api->halmac_init_trx_cfg = init_trx_cfg_8821c; + api->halmac_init_system_cfg = init_system_cfg_8821c; + api->halmac_init_protocol_cfg = init_protocol_cfg_8821c; + api->halmac_init_h2c = init_h2c_8821c; + api->halmac_pinmux_get_func = pinmux_get_func_8821c; + api->halmac_pinmux_set_func = pinmux_set_func_8821c; + api->halmac_pinmux_free_func = pinmux_free_func_8821c; + api->halmac_get_hw_value = get_hw_value_8821c; + api->halmac_set_hw_value = set_hw_value_8821c; + api->halmac_cfg_drv_info = cfg_drv_info_8821c; + api->halmac_fill_txdesc_checksum = fill_txdesc_check_sum_8821c; + api->halmac_init_low_pwr = init_low_pwr_8821c; + api->halmac_pre_init_system_cfg = pre_init_system_cfg_8821c; + + api->halmac_init_wmac_cfg = init_wmac_cfg_8821c; + api->halmac_init_edca_cfg = init_edca_cfg_8821c; + + if (adapter->intf == HALMAC_INTERFACE_SDIO) { +#if HALMAC_SDIO_SUPPORT + api->halmac_init_interface_cfg = init_sdio_cfg_8821c; + api->halmac_init_sdio_cfg = init_sdio_cfg_8821c; + api->halmac_mac_power_switch = mac_pwr_switch_sdio_8821c; + api->halmac_phy_cfg = phy_cfg_sdio_8821c; + api->halmac_pcie_switch = pcie_switch_sdio_8821c; + api->halmac_interface_integration_tuning = intf_tun_sdio_8821c; + api->halmac_tx_allowed_sdio = tx_allowed_sdio_8821c; + api->halmac_get_sdio_tx_addr = get_sdio_tx_addr_8821c; + api->halmac_reg_read_8 = reg_r8_sdio_8821c; + api->halmac_reg_write_8 = reg_w8_sdio_8821c; + api->halmac_reg_read_16 = reg_r16_sdio_8821c; + api->halmac_reg_write_16 = reg_w16_sdio_8821c; + api->halmac_reg_read_32 = reg_r32_sdio_8821c; + api->halmac_reg_write_32 = reg_w32_sdio_8821c; + + adapter->sdio_fs.macid_map_size = MACID_MAX_8821C * 2; + if (!adapter->sdio_fs.macid_map) { + adapter->sdio_fs.macid_map = + (u8 *)PLTFM_MALLOC(adapter->sdio_fs.macid_map_size); + if (!adapter->sdio_fs.macid_map) + PLTFM_MSG_ERR("[ERR]mac id map malloc!!\n"); + } +#endif + } else if (adapter->intf == HALMAC_INTERFACE_USB) { +#if HALMAC_USB_SUPPORT + api->halmac_mac_power_switch = mac_pwr_switch_usb_8821c; + api->halmac_phy_cfg = phy_cfg_usb_8821c; + api->halmac_pcie_switch = pcie_switch_usb_8821c; + api->halmac_interface_integration_tuning = intf_tun_usb_8821c; +#endif + } else if (adapter->intf == HALMAC_INTERFACE_PCIE) { +#if HALMAC_PCIE_SUPPORT + api->halmac_mac_power_switch = mac_pwr_switch_pcie_8821c; + api->halmac_phy_cfg = phy_cfg_pcie_8821c; + api->halmac_pcie_switch = pcie_switch_8821c; + api->halmac_interface_integration_tuning = intf_tun_pcie_8821c; + api->halmac_cfgspc_set_pcie = cfgspc_set_pcie_8821c; +#endif + } else { + PLTFM_MSG_ERR("[ERR]Undefined IC\n"); + return HALMAC_RET_CHIP_NOT_SUPPORT; + } + + return HALMAC_RET_SUCCESS; +} + +/** + * init_trx_cfg_8821c() - config trx dma register + * @adapter : the adapter of halmac + * @mode : trx mode selection + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_trx_cfg_8821c(struct halmac_adapter *adapter, enum halmac_trx_mode mode) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + u8 en_fwff; + u16 value16; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + adapter->trx_mode = mode; + + status = txdma_queue_mapping_8821c(adapter, mode); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]queue mapping\n"); + return status; + } + + en_fwff = HALMAC_REG_R8(REG_WMAC_FWPKT_CR) & BIT_FWEN; + if (en_fwff) { + HALMAC_REG_W8_CLR(REG_WMAC_FWPKT_CR, BIT_FWEN); + if (fwff_is_empty_88xx(adapter) != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]fwff is not empty\n"); + } + value8 = 0; + HALMAC_REG_W8(REG_CR, value8); + value16 = HALMAC_REG_R16(REG_FWFF_PKT_INFO); + HALMAC_REG_W16(REG_FWFF_CTRL, value16); + + value8 = MAC_TRX_ENABLE; + HALMAC_REG_W8(REG_CR, value8); + if (en_fwff) + HALMAC_REG_W8_SET(REG_WMAC_FWPKT_CR, BIT_FWEN); + + HALMAC_REG_W32(REG_H2CQ_CSR, BIT(31)); + + status = priority_queue_cfg_8821c(adapter, mode); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]priority queue cfg\n"); + return status; + } + + if (adapter->txff_alloc.rx_fifo_exp_mode != + HALMAC_RX_FIFO_EXPANDING_MODE_DISABLE) + HALMAC_REG_W8(REG_RX_DRVINFO_SZ, RX_DESC_DUMMY_SIZE_8821C >> 3); + + status = init_h2c_8821c(adapter); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]init h2cq!\n"); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +txdma_queue_mapping_8821c(struct halmac_adapter *adapter, + enum halmac_trx_mode mode) +{ + u16 value16; + struct halmac_rqpn *cur_rqpn_sel = NULL; + enum halmac_ret_status status; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (adapter->intf == HALMAC_INTERFACE_SDIO) { + cur_rqpn_sel = HALMAC_RQPN_SDIO_8821C; + } else if (adapter->intf == HALMAC_INTERFACE_PCIE) { + cur_rqpn_sel = HALMAC_RQPN_PCIE_8821C; + } else if (adapter->intf == HALMAC_INTERFACE_USB) { + if (adapter->bulkout_num == 2) { + cur_rqpn_sel = HALMAC_RQPN_2BULKOUT_8821C; + } else if (adapter->bulkout_num == 3) { + cur_rqpn_sel = HALMAC_RQPN_3BULKOUT_8821C; + } else if (adapter->bulkout_num == 4) { + cur_rqpn_sel = HALMAC_RQPN_4BULKOUT_8821C; + } else { + PLTFM_MSG_ERR("[ERR]invalid intf\n"); + return HALMAC_RET_NOT_SUPPORT; + } + } else { + return HALMAC_RET_NOT_SUPPORT; + } + + status = rqpn_parser_88xx(adapter, mode, cur_rqpn_sel); + if (status != HALMAC_RET_SUCCESS) + return status; + + value16 = 0; + value16 |= BIT_TXDMA_HIQ_MAP(adapter->pq_map[HALMAC_PQ_MAP_HI]); + value16 |= BIT_TXDMA_MGQ_MAP(adapter->pq_map[HALMAC_PQ_MAP_MG]); + value16 |= BIT_TXDMA_BKQ_MAP(adapter->pq_map[HALMAC_PQ_MAP_BK]); + value16 |= BIT_TXDMA_BEQ_MAP(adapter->pq_map[HALMAC_PQ_MAP_BE]); + value16 |= BIT_TXDMA_VIQ_MAP(adapter->pq_map[HALMAC_PQ_MAP_VI]); + value16 |= BIT_TXDMA_VOQ_MAP(adapter->pq_map[HALMAC_PQ_MAP_VO]); + HALMAC_REG_W16(REG_TXDMA_PQ_MAP, value16); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +priority_queue_cfg_8821c(struct halmac_adapter *adapter, + enum halmac_trx_mode mode) +{ + u8 transfer_mode = 0; + u8 value8; + u32 cnt; + struct halmac_txff_allocation *txff_info = &adapter->txff_alloc; + enum halmac_ret_status status; + struct halmac_pg_num *cur_pg_num = NULL; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + status = set_trx_fifo_info_8821c(adapter, mode); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]set trx fifo!!\n"); + return status; + } + + if (adapter->intf == HALMAC_INTERFACE_SDIO) { + cur_pg_num = HALMAC_PG_NUM_SDIO_8821C; + } else if (adapter->intf == HALMAC_INTERFACE_PCIE) { + cur_pg_num = HALMAC_PG_NUM_PCIE_8821C; + } else if (adapter->intf == HALMAC_INTERFACE_USB) { + if (adapter->bulkout_num == 2) { + cur_pg_num = HALMAC_PG_NUM_2BULKOUT_8821C; + } else if (adapter->bulkout_num == 3) { + cur_pg_num = HALMAC_PG_NUM_3BULKOUT_8821C; + } else if (adapter->bulkout_num == 4) { + cur_pg_num = HALMAC_PG_NUM_4BULKOUT_8821C; + } else { + PLTFM_MSG_ERR("[ERR]invalid intf\n"); + return HALMAC_RET_NOT_SUPPORT; + } + } else { + return HALMAC_RET_NOT_SUPPORT; + } + + status = pg_num_parser_88xx(adapter, mode, cur_pg_num); + if (status != HALMAC_RET_SUCCESS) + return status; + + PLTFM_MSG_TRACE("[TRACE]Set FIFO page\n"); + + HALMAC_REG_W16(REG_FIFOPAGE_INFO_1, txff_info->high_queue_pg_num); + HALMAC_REG_W16(REG_FIFOPAGE_INFO_2, txff_info->low_queue_pg_num); + HALMAC_REG_W16(REG_FIFOPAGE_INFO_3, txff_info->normal_queue_pg_num); + HALMAC_REG_W16(REG_FIFOPAGE_INFO_4, txff_info->extra_queue_pg_num); + HALMAC_REG_W16(REG_FIFOPAGE_INFO_5, txff_info->pub_queue_pg_num); + HALMAC_REG_W32_SET(REG_RQPN_CTRL_2, BIT(31)); + + adapter->sdio_fs.hiq_pg_num = txff_info->high_queue_pg_num; + adapter->sdio_fs.miq_pg_num = txff_info->normal_queue_pg_num; + adapter->sdio_fs.lowq_pg_num = txff_info->low_queue_pg_num; + adapter->sdio_fs.pubq_pg_num = txff_info->pub_queue_pg_num; + adapter->sdio_fs.exq_pg_num = txff_info->extra_queue_pg_num; + + HALMAC_REG_W16(REG_FIFOPAGE_CTRL_2, txff_info->rsvd_boundary); + HALMAC_REG_W8_SET(REG_FWHW_TXQ_CTRL + 2, BIT(4)); + + /*20170411 Soar*/ + /* SDIO sometimes use two CMD52 to do HALMAC_REG_W16 */ + /* and may cause a mismatch between HW status and Reg value. */ + /* A patch is to write high byte first, suggested by Argis */ + if (adapter->intf == HALMAC_INTERFACE_SDIO) { + value8 = (u8)(txff_info->rsvd_boundary >> 8 & 0xFF); + HALMAC_REG_W8(REG_BCNQ_BDNY_V1 + 1, value8); + value8 = (u8)(txff_info->rsvd_boundary & 0xFF); + HALMAC_REG_W8(REG_BCNQ_BDNY_V1, value8); + } else { + HALMAC_REG_W16(REG_BCNQ_BDNY_V1, txff_info->rsvd_boundary); + } + + HALMAC_REG_W16(REG_FIFOPAGE_CTRL_2 + 2, txff_info->rsvd_boundary); + + /*20170411 Soar*/ + /* SDIO sometimes use two CMD52 to do HALMAC_REG_W16 */ + /* and may cause a mismatch between HW status and Reg value. */ + /* A patch is to write high byte first, suggested by Argis */ + if (adapter->intf == HALMAC_INTERFACE_SDIO) { + value8 = (u8)(txff_info->rsvd_boundary >> 8 & 0xFF); + HALMAC_REG_W8(REG_BCNQ1_BDNY_V1 + 1, value8); + value8 = (u8)(txff_info->rsvd_boundary & 0xFF); + HALMAC_REG_W8(REG_BCNQ1_BDNY_V1, value8); + } else { + HALMAC_REG_W16(REG_BCNQ1_BDNY_V1, txff_info->rsvd_boundary); + } + + HALMAC_REG_W32(REG_RXFF_BNDY, + adapter->hw_cfg_info.rx_fifo_size - + C2H_PKT_BUF_88XX - 1); + + if (adapter->intf == HALMAC_INTERFACE_USB) { + value8 = HALMAC_REG_R8(REG_AUTO_LLT_V1); + value8 &= ~(BIT_MASK_BLK_DESC_NUM << BIT_SHIFT_BLK_DESC_NUM); + value8 |= (BLK_DESC_NUM << BIT_SHIFT_BLK_DESC_NUM); + HALMAC_REG_W8(REG_AUTO_LLT_V1, value8); + + HALMAC_REG_W8(REG_AUTO_LLT_V1 + 3, BLK_DESC_NUM); + HALMAC_REG_W8_SET(REG_TXDMA_OFFSET_CHK + 1, BIT(1)); + } + + HALMAC_REG_W8_SET(REG_AUTO_LLT_V1, BIT_AUTO_INIT_LLT_V1); + cnt = 1000; + while (HALMAC_REG_R8(REG_AUTO_LLT_V1) & BIT_AUTO_INIT_LLT_V1) { + cnt--; + if (cnt == 0) + return HALMAC_RET_INIT_LLT_FAIL; + } + + if (mode == HALMAC_TRX_MODE_DELAY_LOOPBACK) { + transfer_mode = HALMAC_TRNSFER_LOOPBACK_DELAY; + HALMAC_REG_W16(REG_WMAC_LBK_BUF_HD_V1, + adapter->txff_alloc.rsvd_boundary); + } else if (mode == HALMAC_TRX_MODE_LOOPBACK) { + transfer_mode = HALMAC_TRNSFER_LOOPBACK_DIRECT; + } else { + transfer_mode = HALMAC_TRNSFER_NORMAL; + } + + adapter->hw_cfg_info.trx_mode = transfer_mode; + HALMAC_REG_W8(REG_CR + 3, (u8)transfer_mode); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +set_trx_fifo_info_8821c(struct halmac_adapter *adapter, + enum halmac_trx_mode mode) +{ + u16 cur_pg_addr; + u32 txff_size = TX_FIFO_SIZE_8821C; + u32 rxff_size = RX_FIFO_SIZE_8821C; + struct halmac_txff_allocation *info = &adapter->txff_alloc; + + if (info->rx_fifo_exp_mode == HALMAC_RX_FIFO_EXPANDING_MODE_1_BLOCK) { + txff_size = TX_FIFO_SIZE_RX_EXPAND_1BLK_8821C; + rxff_size = RX_FIFO_SIZE_RX_EXPAND_1BLK_8821C; + } + + if (info->la_mode != HALMAC_LA_MODE_DISABLE) { + txff_size = TX_FIFO_SIZE_LA_8821C; + rxff_size = RX_FIFO_SIZE_8821C; + } + + adapter->hw_cfg_info.tx_fifo_size = txff_size; + adapter->hw_cfg_info.rx_fifo_size = rxff_size; + info->tx_fifo_pg_num = (u16)(txff_size >> TX_PAGE_SIZE_SHIFT_88XX); + + info->rsvd_pg_num = info->rsvd_drv_pg_num + + RSVD_PG_H2C_EXTRAINFO_NUM + + RSVD_PG_H2C_STATICINFO_NUM + + RSVD_PG_H2CQ_NUM + + RSVD_PG_CPU_INSTRUCTION_NUM + + RSVD_PG_FW_TXBUF_NUM + + RSVD_PG_CSIBUF_NUM; + + if (mode == HALMAC_TRX_MODE_DELAY_LOOPBACK) + info->rsvd_pg_num += RSVD_PG_DLLB_NUM; + + if (info->rsvd_pg_num > info->tx_fifo_pg_num) + return HALMAC_RET_CFG_TXFIFO_PAGE_FAIL; + + info->acq_pg_num = info->tx_fifo_pg_num - info->rsvd_pg_num; + info->rsvd_boundary = info->tx_fifo_pg_num - info->rsvd_pg_num; + + cur_pg_addr = info->tx_fifo_pg_num; + cur_pg_addr -= RSVD_PG_CSIBUF_NUM; + info->rsvd_csibuf_addr = cur_pg_addr; + cur_pg_addr -= RSVD_PG_FW_TXBUF_NUM; + info->rsvd_fw_txbuf_addr = cur_pg_addr; + cur_pg_addr -= RSVD_PG_CPU_INSTRUCTION_NUM; + info->rsvd_cpu_instr_addr = cur_pg_addr; + cur_pg_addr -= RSVD_PG_H2CQ_NUM; + info->rsvd_h2cq_addr = cur_pg_addr; + cur_pg_addr -= RSVD_PG_H2C_STATICINFO_NUM; + info->rsvd_h2c_sta_info_addr = cur_pg_addr; + cur_pg_addr -= RSVD_PG_H2C_EXTRAINFO_NUM; + info->rsvd_h2c_info_addr = cur_pg_addr; + cur_pg_addr -= info->rsvd_drv_pg_num; + info->rsvd_drv_addr = cur_pg_addr; + + if (mode == HALMAC_TRX_MODE_DELAY_LOOPBACK) + info->rsvd_drv_addr -= RSVD_PG_DLLB_NUM; + + if (info->rsvd_boundary != info->rsvd_drv_addr) + return HALMAC_RET_CFG_TXFIFO_PAGE_FAIL; + + return HALMAC_RET_SUCCESS; +} + +/** + * init_system_cfg_8821c() - init system config + * @adapter : the adapter of halmac + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_system_cfg_8821c(struct halmac_adapter *adapter) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u32 tmp = 0; + u32 value32; + enum halmac_ret_status status; + u8 hwval; + u8 value8; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (adapter->intf == HALMAC_INTERFACE_PCIE) { + hwval = 1; + status = set_hw_value_8821c(adapter, HALMAC_HW_PCIE_REF_AUTOK, + &hwval); + if (status != HALMAC_RET_SUCCESS) + return status; + } + + value32 = HALMAC_REG_R32(REG_CPU_DMEM_CON) | BIT_WL_PLATFORM_RST; + HALMAC_REG_W32(REG_CPU_DMEM_CON, value32); + + value8 = HALMAC_REG_R8(REG_SYS_FUNC_EN + 1) | SYS_FUNC_EN; + HALMAC_REG_W8(REG_SYS_FUNC_EN + 1, value8); + + /*disable boot-from-flash for driver's DL FW*/ + tmp = HALMAC_REG_R32(REG_MCUFW_CTRL); + if (tmp & BIT_BOOT_FSPI_EN) { + HALMAC_REG_W32(REG_MCUFW_CTRL, tmp & (~BIT_BOOT_FSPI_EN)); + value32 = HALMAC_REG_R32(REG_GPIO_MUXCFG) & (~BIT_FSPI_EN); + HALMAC_REG_W32(REG_GPIO_MUXCFG, value32); + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * init_protocol_cfg_8821c() - config protocol register + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_protocol_cfg_8821c(struct halmac_adapter *adapter) +{ + u16 pre_txcnt; + u32 max_agg_num; + u32 max_rts_agg_num; + u32 value32; + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + HALMAC_REG_W8(REG_AMPDU_MAX_TIME_V1, WLAN_AMPDU_MAX_TIME); + HALMAC_REG_W8_SET(REG_TX_HANG_CTRL, BIT_EN_EOF_V1); + + pre_txcnt = WLAN_PRE_TXCNT_TIME_TH | BIT_EN_PRECNT; + HALMAC_REG_W8(REG_PRECNT_CTRL, (u8)(pre_txcnt & 0xFF)); + HALMAC_REG_W8(REG_PRECNT_CTRL + 1, (u8)(pre_txcnt >> 8)); + + max_agg_num = WLAN_MAX_AGG_PKT_LIMIT; + max_rts_agg_num = WLAN_RTS_MAX_AGG_PKT_LIMIT; + + if (adapter->intf == HALMAC_INTERFACE_SDIO) { + max_agg_num = WLAN_MAX_AGG_PKT_LIMIT_SDIO; + max_rts_agg_num = WLAN_RTS_MAX_AGG_PKT_LIMIT_SDIO; + } + + value32 = WLAN_RTS_LEN_TH | (WLAN_RTS_TX_TIME_TH << 8) | + (max_agg_num << 16) | (max_rts_agg_num << 24); + HALMAC_REG_W32(REG_PROT_MODE_CTRL, value32); + + HALMAC_REG_W16(REG_BAR_MODE_CTRL + 2, + WLAN_BAR_RETRY_LIMIT | WLAN_RA_TRY_RATE_AGG_LIMIT << 8); + + HALMAC_REG_W8(REG_FAST_EDCA_VOVI_SETTING, WALN_FAST_EDCA_VO_TH); + HALMAC_REG_W8(REG_FAST_EDCA_VOVI_SETTING + 2, WLAN_FAST_EDCA_VI_TH); + HALMAC_REG_W8(REG_FAST_EDCA_BEBK_SETTING, WLAN_FAST_EDCA_BE_TH); + HALMAC_REG_W8(REG_FAST_EDCA_BEBK_SETTING + 2, WLAN_FAST_EDCA_BK_TH); + + value8 = HALMAC_REG_R8(REG_INIRTS_RATE_SEL); + HALMAC_REG_W8(REG_INIRTS_RATE_SEL, value8 | BIT(5)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * init_h2c_8821c() - config h2c packet buffer + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_h2c_8821c(struct halmac_adapter *adapter) +{ + u8 value8; + u32 value32; + u32 h2cq_addr; + u32 h2cq_size; + struct halmac_txff_allocation *txff_info = &adapter->txff_alloc; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + h2cq_addr = txff_info->rsvd_h2cq_addr << TX_PAGE_SIZE_SHIFT_88XX; + h2cq_size = RSVD_PG_H2CQ_NUM << TX_PAGE_SIZE_SHIFT_88XX; + + value32 = HALMAC_REG_R32(REG_H2C_HEAD); + value32 = (value32 & 0xFFFC0000) | h2cq_addr; + HALMAC_REG_W32(REG_H2C_HEAD, value32); + + value32 = HALMAC_REG_R32(REG_H2C_READ_ADDR); + value32 = (value32 & 0xFFFC0000) | h2cq_addr; + HALMAC_REG_W32(REG_H2C_READ_ADDR, value32); + + value32 = HALMAC_REG_R32(REG_H2C_TAIL); + value32 &= 0xFFFC0000; + value32 |= (h2cq_addr + h2cq_size); + HALMAC_REG_W32(REG_H2C_TAIL, value32); + + value8 = HALMAC_REG_R8(REG_H2C_INFO); + value8 = (u8)((value8 & 0xFC) | 0x01); + HALMAC_REG_W8(REG_H2C_INFO, value8); + + value8 = HALMAC_REG_R8(REG_H2C_INFO); + value8 = (u8)((value8 & 0xFB) | 0x04); + HALMAC_REG_W8(REG_H2C_INFO, value8); + + value8 = HALMAC_REG_R8(REG_TXDMA_OFFSET_CHK + 1); + value8 = (u8)((value8 & 0x7f) | 0x80); + HALMAC_REG_W8(REG_TXDMA_OFFSET_CHK + 1, value8); + + adapter->h2c_info.buf_size = h2cq_size; + get_h2c_buf_free_space_88xx(adapter); + + if (adapter->h2c_info.buf_size != adapter->h2c_info.buf_fs) { + PLTFM_MSG_ERR("[ERR]get h2c free space error!\n"); + return HALMAC_RET_GET_H2C_SPACE_ERR; + } + + PLTFM_MSG_TRACE("[TRACE]h2c fs : %d\n", adapter->h2c_info.buf_fs); + + return HALMAC_RET_SUCCESS; +} + +/** + * init_edca_cfg_8821c() - init EDCA config + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_edca_cfg_8821c(struct halmac_adapter *adapter) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + /* Init SYNC_CLI_SEL : reg 0x5B4[6:4] = 0 */ + HALMAC_REG_W8_CLR(REG_TIMER0_SRC_SEL, BIT(4) | BIT(5) | BIT(6)); + + /* Clear TX pause */ + HALMAC_REG_W16(REG_TXPAUSE, 0x0000); + + HALMAC_REG_W8(REG_SLOT, WLAN_SLOT_TIME); + HALMAC_REG_W8(REG_PIFS, WLAN_PIFS_TIME); + HALMAC_REG_W32(REG_SIFS, WLAN_SIFS_CFG); + + HALMAC_REG_W16(REG_EDCA_VO_PARAM + 2, WLAN_VO_TXOP_LIMIT); + HALMAC_REG_W16(REG_EDCA_VI_PARAM + 2, WLAN_VI_TXOP_LIMIT); + + HALMAC_REG_W32(REG_RD_NAV_NXT, WLAN_NAV_CFG); + HALMAC_REG_W16(REG_RXTSF_OFFSET_CCK, WLAN_RX_TSF_CFG); + + /* Set beacon cotnrol - enable TSF and other related functions */ + HALMAC_REG_W8(REG_BCN_CTRL, (u8)(HALMAC_REG_R8(REG_BCN_CTRL) | + BIT_EN_BCN_FUNCTION)); + + /* Set send beacon related registers */ + HALMAC_REG_W32(REG_TBTT_PROHIBIT, WLAN_TBTT_TIME); + HALMAC_REG_W8(REG_DRVERLYINT, WLAN_DRV_EARLY_INT); + HALMAC_REG_W8(REG_BCNDMATIM, WLAN_BCN_DMA_TIME); + + HALMAC_REG_W8_CLR(REG_TX_PTCL_CTRL + 1, BIT(4)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * init_wmac_cfg_8821c() - init wmac config + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_wmac_cfg_8821c(struct halmac_adapter *adapter) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + HALMAC_REG_W32(REG_RXFLTMAP0, WLAN_RX_FILTER0); + HALMAC_REG_W16(REG_RXFLTMAP2, WLAN_RX_FILTER2); + + HALMAC_REG_W32(REG_RCR, WLAN_RCR_CFG); + + HALMAC_REG_W8(REG_RX_PKT_LIMIT, WLAN_RXPKT_MAX_SZ_512); + + HALMAC_REG_W8(REG_TCR + 2, WLAN_TX_FUNC_CFG2); + HALMAC_REG_W8(REG_TCR + 1, WLAN_TX_FUNC_CFG1); + + HALMAC_REG_W8(REG_ACKTO_CCK, WLAN_ACK_TO_CCK); + + HALMAC_REG_W8_SET(REG_WMAC_TRXPTCL_CTL_H, BIT_EN_TXCTS_IN_RXNAV_V1); + + HALMAC_REG_W8_SET(REG_SND_PTCL_CTRL, BIT_R_DISABLE_CHECK_VHTSIGB_CRC); + + HALMAC_REG_W32(REG_WMAC_OPTION_FUNCTION_2, WLAN_MAC_OPT_FUNC2); + + if (adapter->hw_cfg_info.trx_mode == HALMAC_TRNSFER_NORMAL) + value8 = WLAN_MAC_OPT_NORM_FUNC1; + else + value8 = WLAN_MAC_OPT_LB_FUNC1; + + HALMAC_REG_W8(REG_WMAC_OPTION_FUNCTION + 4, value8); + + status = api->halmac_init_low_pwr(adapter); + if (status != HALMAC_RET_SUCCESS) + return status; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * pre_init_system_cfg_8821c() - pre-init system config + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pre_init_system_cfg_8821c(struct halmac_adapter *adapter) +{ + u32 value32; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u8 enable_bb; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + HALMAC_REG_W8(REG_RSV_CTRL, 0); + + if (adapter->intf == HALMAC_INTERFACE_SDIO) { +#if HALMAC_SDIO_SUPPORT + if (leave_sdio_suspend_88xx(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_SDIO_LEAVE_SUSPEND_FAIL; +#endif + } else if (adapter->intf == HALMAC_INTERFACE_USB) { +#if HALMAC_USB_SUPPORT + if (HALMAC_REG_R8(REG_SYS_CFG2 + 3) == 0x20) + HALMAC_REG_W8(0xFE5B, HALMAC_REG_R8(0xFE5B) | BIT(4)); +#endif + } else if (adapter->intf == HALMAC_INTERFACE_PCIE) { +#if HALMAC_PCIE_SUPPORT + /* For PCIE power on fail issue */ + HALMAC_REG_W8(REG_HCI_OPT_CTRL + 1, + HALMAC_REG_R8(REG_HCI_OPT_CTRL + 1) | BIT(0)); +#endif + } + + /* Config PIN Mux */ + value32 = HALMAC_REG_R32(REG_PAD_CTRL1); + value32 = value32 & (~(BIT(28) | BIT(29))); + value32 = value32 | BIT(28) | BIT(29); + HALMAC_REG_W32(REG_PAD_CTRL1, value32); + + value32 = HALMAC_REG_R32(REG_LED_CFG); + value32 = value32 & (~(BIT(25) | BIT(26))); + HALMAC_REG_W32(REG_LED_CFG, value32); + + value32 = HALMAC_REG_R32(REG_GPIO_MUXCFG); + value32 = value32 & (~(BIT(2))); + value32 = value32 | BIT(2); + HALMAC_REG_W32(REG_GPIO_MUXCFG, value32); + + enable_bb = 0; + set_hw_value_88xx(adapter, HALMAC_HW_EN_BB_RF, &enable_bb); + + if (HALMAC_REG_R8(REG_SYS_CFG1 + 2) & BIT(4)) { + PLTFM_MSG_ERR("[ERR]test mode!!\n"); + return HALMAC_RET_WLAN_MODE_FAIL; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +#endif /* HALMAC_8821C_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.h b/hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.h new file mode 100644 index 0000000..d37c900 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.h @@ -0,0 +1,49 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_INIT_8821C_H_ +#define _HALMAC_INIT_8821C_H_ + +#include "../../halmac_api.h" + +#if HALMAC_8821C_SUPPORT + +enum halmac_ret_status +mount_api_8821c(struct halmac_adapter *adapter); + +enum halmac_ret_status +init_trx_cfg_8821c(struct halmac_adapter *adapter, enum halmac_trx_mode mode); + +enum halmac_ret_status +init_system_cfg_8821c(struct halmac_adapter *adapter); + +enum halmac_ret_status +init_protocol_cfg_8821c(struct halmac_adapter *adapter); + +enum halmac_ret_status +init_h2c_8821c(struct halmac_adapter *adapter); + +enum halmac_ret_status +init_edca_cfg_8821c(struct halmac_adapter *adapter); + +enum halmac_ret_status +init_wmac_cfg_8821c(struct halmac_adapter *adapter); + +enum halmac_ret_status +pre_init_system_cfg_8821c(struct halmac_adapter *adapter); + +#endif /* HALMAC_8821C_SUPPORT */ + +#endif/* _HALMAC_INIT_8821C_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_phy_8821c.c b/hal/halmac/halmac_88xx/halmac_8821c/halmac_phy_8821c.c new file mode 100644 index 0000000..e03e507 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_phy_8821c.c @@ -0,0 +1,76 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "../../halmac_type.h" +#if HALMAC_USB_SUPPORT +#include "halmac_usb_8821c.h" +#endif +#if HALMAC_PCIE_SUPPORT +#include "halmac_pcie_8821c.h" +#endif + +/** + * ============ip sel item list============ + * HALMAC_IP_INTF_PHY + * USB2 : usb2 phy, 1byte value + * USB3 : usb3 phy, 2byte value + * PCIE1 : pcie gen1 mdio, 2byte value + * PCIE2 : pcie gen2 mdio, 2byte value + * HALMAC_IP_SEL_MAC + * USB2, USB3, PCIE1, PCIE2 : mac ip, 1byte value + * HALMAC_IP_PCIE_DBI + * USB2 USB3 : none + * PCIE1, PCIE2 : pcie dbi, 1byte value + */ + +#if HALMAC_8821C_SUPPORT + +struct halmac_intf_phy_para usb2_phy_param_8821c[] = { + /* {offset, value, ip sel, cut mask, platform mask} */ + {0xFFFF, 0x00, + HALMAC_IP_INTF_PHY, + HALMAC_INTF_PHY_CUT_ALL, + HALMAC_INTF_PHY_PLATFORM_FOR_ALL}, +}; + +struct halmac_intf_phy_para usb3_phy_param_8821c[] = { + /* {offset, value, cut mask, platform mask} */ + {0xFFFF, 0x0000, + HALMAC_IP_INTF_PHY, + HALMAC_INTF_PHY_CUT_ALL, + HALMAC_INTF_PHY_PLATFORM_FOR_ALL}, +}; + +struct halmac_intf_phy_para pcie_gen1_phy_param_8821c[] = { + /* {offset, value, ip sel, cut mask, platform mask} */ + {0x0009, 0x6380, + HALMAC_IP_INTF_PHY, + HALMAC_INTF_PHY_CUT_ALL, + HALMAC_INTF_PHY_PLATFORM_FOR_ALL}, + {0xFFFF, 0x0000, + HALMAC_IP_INTF_PHY, + HALMAC_INTF_PHY_CUT_ALL, + HALMAC_INTF_PHY_PLATFORM_FOR_ALL}, +}; + +struct halmac_intf_phy_para pcie_gen2_phy_param_8821c[] = { + /* {offset, value, ip sel, cut mask, platform mask} */ + {0xFFFF, 0x0000, + HALMAC_IP_INTF_PHY, + HALMAC_INTF_PHY_CUT_ALL, + HALMAC_INTF_PHY_PLATFORM_FOR_ALL}, +}; + +#endif /* HALMAC_8821C_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_pwr_seq_8821c.c b/hal/halmac/halmac_88xx/halmac_8821c/halmac_pwr_seq_8821c.c new file mode 100644 index 0000000..5a578fc --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_pwr_seq_8821c.c @@ -0,0 +1,905 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_pwr_seq_8821c.h" + +#if HALMAC_8821C_SUPPORT + +static struct halmac_wlan_pwr_cfg TRANS_CARDDIS_TO_CARDEMU_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0086, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, BIT(0), 0}, + {0x0086, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_POLLING, BIT(1), BIT(1)}, + {0x004A, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), 0}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3) | BIT(4) | BIT(7), 0}, + {0x0300, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0}, + {0x0301, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_CARDEMU_TO_ACT_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0020, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK | HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0001, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK | HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_DELAY, 1, HALMAC_PWR_DELAY_MS}, + {0x0000, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK | HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(5), 0}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, (BIT(4) | BIT(3) | BIT(2)), 0}, + {0x0075, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0006, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, BIT(1), BIT(1)}, + {0x0075, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), 0 }, + {0x0006, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7), 0 }, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, (BIT(4) | BIT(3)), 0}, + {0x10C3, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, BIT(0), 0}, + {0x0020, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3), BIT(3)}, + {0x0074, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(5), BIT(5)}, + {0x0022, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x0062, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, (BIT(7) | BIT(6) | BIT(5)), + (BIT(7) | BIT(6) | BIT(5))}, + {0x0061, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, (BIT(7) | BIT(6) | BIT(5)), 0}, + {0x007C, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0 }, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_ACT_TO_CARDEMU_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0093, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xC4}, + {0x001F, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0}, + {0x0049, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x0006, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x10C3, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), 0}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), BIT(1)}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, BIT(1), 0}, + {0x0020, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3), 0}, + {0x0000, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK | HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(5), BIT(5)}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_CARDEMU_TO_CARDDIS_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0007, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK | HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x20}, + {0x0067, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(5), 0}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(2), BIT(2)}, + {0x004A, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), 0}, + {0x0067, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(5), 0 }, + {0x0067, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(4), 0 }, + {0x004F, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), 0 }, + {0x0067, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0 }, + {0x0046, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(6), BIT(6) }, + {0x0067, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(2), 0 }, + {0x0046, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7), BIT(7) }, + {0x0062, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(4), BIT(4) }, + {0x0081, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7) | BIT(6), 0}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK | HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3) | BIT(4), BIT(3)}, + {0x0086, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0086, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_POLLING, BIT(1), 0}, + {0x0090, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK | HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x0044, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, 0xFF, 0}, + {0x0040, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x90}, + {0x0041, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x00}, + {0x0042, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x04}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +/* Card Enable Array */ +struct halmac_wlan_pwr_cfg *card_en_flow_8821c[] = { + TRANS_CARDDIS_TO_CARDEMU_8821C, + TRANS_CARDEMU_TO_ACT_8821C, + NULL +}; + +/* Card Disable Array */ +struct halmac_wlan_pwr_cfg *card_dis_flow_8821c[] = { + TRANS_ACT_TO_CARDEMU_8821C, + TRANS_CARDEMU_TO_CARDDIS_8821C, + NULL +}; + +#if HALMAC_PLATFORM_TESTPROGRAM + +static struct halmac_wlan_pwr_cfg TRANS_CARDEMU_TO_SUS_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(4) | BIT(3), (BIT(4) | BIT(3))}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK | HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3) | BIT(4), BIT(3)}, + {0x0007, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x20}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3) | BIT(4), BIT(3) | BIT(4)}, + {0x0086, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0086, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_POLLING, BIT(1), 0}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_SUS_TO_CARDEMU_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3) | BIT(7), 0}, + {0x0086, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, BIT(0), 0}, + {0x0086, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_POLLING, BIT(1), BIT(1)}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3) | BIT(4), 0}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_CARDEMU_TO_PDN_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0007, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK | HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x20}, + {0x0006, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), 0}, + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7), BIT(7)}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_PDN_TO_CARDEMU_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0005, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7), 0}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_ACT_TO_LPS_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0101, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(2), BIT(2)}, + {0x0199, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3), BIT(3)}, + {0x019B, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7), BIT(7)}, + {0x1138, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0) | BIT(1), BIT(0) | BIT(1)}, + {0x0194, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0093, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xD6}, + {0x0092, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x60}, + {0x0093, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x93}, + {0x0092, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x60}, + {0x0093, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x2}, + {0x0092, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x60}, + {0x0090, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), BIT(1)}, + {0x0301, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF}, + {0x0522, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF}, + {0x05F8, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, 0xFF, 0}, + {0x05F9, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, 0xFF, 0}, + {0x05FA, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, 0xFF, 0}, + {0x05FB, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, 0xFF, 0}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), 0}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_DELAY, 0, HALMAC_PWR_DELAY_US}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x0100, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x3F}, + {0x0101, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x0553, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(5), BIT(5)}, + {0x0008, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(4), BIT(4)}, + {0x0109, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, BIT(7), BIT(7)}, + {0x0090, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_ACT_TO_DEEP_LPS_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0101, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(2), BIT(2)}, + {0x0199, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(3), BIT(3)}, + {0x019B, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7), BIT(7)}, + {0x1138, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0) | BIT(1), BIT(0) | BIT(1)}, + {0x0194, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0x0093, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xD4}, + {0x0092, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x20}, + {0x0093, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x91}, + {0x0092, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x20}, + {0x0093, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x0}, + {0x0092, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x20}, + {0x0090, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), BIT(1)}, + {0x0301, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF}, + {0x0522, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF}, + {0x05F8, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, 0xFF, 0}, + {0x05F9, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, 0xFF, 0}, + {0x05FA, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, 0xFF, 0}, + {0x05FB, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, 0xFF, 0}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), 0}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_DELAY, 0, HALMAC_PWR_DELAY_US}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x0100, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x3F}, + {0x0101, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x0553, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(5), BIT(5)}, + {0x0008, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(4), BIT(4)}, + {0x0109, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, BIT(7), BIT(7)}, + {0x0090, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(0), BIT(0)}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +static struct halmac_wlan_pwr_cfg TRANS_LPS_TO_ACT_8821C[] = { + /* { offset, cut_msk, interface_msk, base|cmd, msk, value } */ + {0x0080, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, BIT(7), BIT(7)}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_DELAY, 0, HALMAC_PWR_DELAY_MS}, + {0x0080, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_SDIO_MSK, + HALMAC_PWR_ADDR_SDIO, + HALMAC_PWR_CMD_WRITE, BIT(7), 0}, + {0xFE58, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x84}, + {0xFE58, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_USB_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x04}, + {0x03D9, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7), BIT(7)}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_DELAY, 0, HALMAC_PWR_DELAY_MS}, + {0x03D9, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_PCI_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(7), 0}, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_DELAY, 0, HALMAC_PWR_DELAY_MS}, + {0x0008, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(4), 0}, + {0x0109, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_POLLING, BIT(7), 0}, + {0x0101, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), BIT(1)}, + {0x0100, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF }, + {0x0002, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1) | BIT(0), BIT(1) | BIT(0)}, + {0x0522, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0}, + {0x113C, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0x03}, + {0x0124, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF}, + {0x0125, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF}, + {0x0126, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF}, + {0x0127, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, 0xFF, 0xFF}, + {0x0090, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(1), 0}, + {0x0101, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + HALMAC_PWR_ADDR_MAC, + HALMAC_PWR_CMD_WRITE, BIT(2), 0}, + {0xFFFF, + HALMAC_PWR_CUT_ALL_MSK, + HALMAC_PWR_INTF_ALL_MSK, + 0, + HALMAC_PWR_CMD_END, 0, 0}, +}; + +/* Suspend Array */ +struct halmac_wlan_pwr_cfg *suspend_flow_8821c[] = { + TRANS_ACT_TO_CARDEMU_8821C, + TRANS_CARDEMU_TO_SUS_8821C, + NULL +}; + +/* Resume Array */ +struct halmac_wlan_pwr_cfg *resume_flow_8821c[] = { + TRANS_SUS_TO_CARDEMU_8821C, + TRANS_CARDEMU_TO_ACT_8821C, + NULL +}; + +/* HWPDN Array - HW behavior */ +struct halmac_wlan_pwr_cfg *hwpdn_flow_8821c[] = { + NULL +}; + +/* Enter LPS - FW behavior */ +struct halmac_wlan_pwr_cfg *enter_lps_flow_8821c[] = { + TRANS_ACT_TO_LPS_8821C, + NULL +}; + +/* Enter Deep LPS - FW behavior */ +struct halmac_wlan_pwr_cfg *enter_dlps_flow_8821c[] = { + TRANS_ACT_TO_DEEP_LPS_8821C, + NULL +}; + +/* Leave LPS -FW behavior */ +struct halmac_wlan_pwr_cfg *leave_lps_flow_8821c[] = { + TRANS_LPS_TO_ACT_8821C, + NULL +}; + +#endif + +#endif /* HALMAC_8821C_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_pwr_seq_8821c.h b/hal/halmac/halmac_88xx/halmac_8821c/halmac_pwr_seq_8821c.h new file mode 100644 index 0000000..96b8e17 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_pwr_seq_8821c.h @@ -0,0 +1,37 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef HALMAC_POWER_SEQUENCE_8821C +#define HALMAC_POWER_SEQUENCE_8821C + +#include "../../halmac_pwr_seq_cmd.h" +#include "../../halmac_hw_cfg.h" + +#if HALMAC_8821C_SUPPORT + +#define HALMAC_8821C_PWR_SEQ_VER "V23" + +extern struct halmac_wlan_pwr_cfg *card_dis_flow_8821c[]; +extern struct halmac_wlan_pwr_cfg *card_en_flow_8821c[]; +extern struct halmac_wlan_pwr_cfg *suspend_flow_8821c[]; +extern struct halmac_wlan_pwr_cfg *resume_flow_8821c[]; +extern struct halmac_wlan_pwr_cfg *hwpdn_flow_8821c[]; +extern struct halmac_wlan_pwr_cfg *enter_lps_flow_8821c[]; +extern struct halmac_wlan_pwr_cfg *enter_dlps_flow_8821c[]; +extern struct halmac_wlan_pwr_cfg *leave_lps_flow_8821c[]; + +#endif /* HALMAC_8821C_SUPPORT */ + +#endif diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_usb_8821c.c b/hal/halmac/halmac_88xx/halmac_8821c/halmac_usb_8821c.c new file mode 100644 index 0000000..bc47909 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_usb_8821c.c @@ -0,0 +1,159 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_usb_8821c.h" +#include "halmac_pwr_seq_8821c.h" +#include "../halmac_init_88xx.h" +#include "../halmac_common_88xx.h" + +#if (HALMAC_8821C_SUPPORT && HALMAC_USB_SUPPORT) + +/** + * mac_pwr_switch_usb_8821c() - switch mac power + * @adapter : the adapter of halmac + * @pwr : power state + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +mac_pwr_switch_usb_8821c(struct halmac_adapter *adapter, + enum halmac_mac_power pwr) +{ + u8 value8; + u8 rpwm; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s\n", __func__); + PLTFM_MSG_TRACE("[TRACE]%x\n", pwr); + PLTFM_MSG_TRACE("[TRACE]8821C pwr seq ver = %s\n", + HALMAC_8821C_PWR_SEQ_VER); + + adapter->rpwm = HALMAC_REG_R8(0xFE58); + + /* Check FW still exist or not */ + if (HALMAC_REG_R16(REG_MCUFW_CTRL) == 0xC078) { + /* Leave 32K */ + rpwm = (u8)((adapter->rpwm ^ BIT(7)) & 0x80); + HALMAC_REG_W8(0xFE58, rpwm); + } + + value8 = HALMAC_REG_R8(REG_CR); + if (value8 == 0xEA) { + adapter->halmac_state.mac_pwr = HALMAC_MAC_POWER_OFF; + } else { + if (BIT(0) == (HALMAC_REG_R8(REG_SYS_STATUS1 + 1) & BIT(0))) + adapter->halmac_state.mac_pwr = HALMAC_MAC_POWER_OFF; + else + adapter->halmac_state.mac_pwr = HALMAC_MAC_POWER_ON; + } + + /*Check if power switch is needed*/ + if (pwr == HALMAC_MAC_POWER_ON && + adapter->halmac_state.mac_pwr == HALMAC_MAC_POWER_ON) { + PLTFM_MSG_WARN("[WARN]power state unchange!!\n"); + return HALMAC_RET_PWR_UNCHANGE; + } + + if (pwr == HALMAC_MAC_POWER_OFF) { + if (pwr_seq_parser_88xx(adapter, card_dis_flow_8821c) != + HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]Handle power off cmd error\n"); + return HALMAC_RET_POWER_OFF_FAIL; + } + + adapter->halmac_state.mac_pwr = HALMAC_MAC_POWER_OFF; + adapter->halmac_state.dlfw_state = HALMAC_DLFW_NONE; + init_adapter_dynamic_param_88xx(adapter); + } else { + if (pwr_seq_parser_88xx(adapter, card_en_flow_8821c) != + HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]Handle power on cmd error\n"); + return HALMAC_RET_POWER_ON_FAIL; + } + + HALMAC_REG_W8_CLR(REG_SYS_STATUS1 + 1, BIT(0)); + + if ((HALMAC_REG_R8(REG_SW_MDIO + 3) & BIT(0)) == BIT(0)) + PLTFM_MSG_ALWAYS("[ALWAYS]shall R reg twice!!\n"); + + adapter->halmac_state.mac_pwr = HALMAC_MAC_POWER_ON; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * phy_cfg_usb_8821c() - phy config + * @adapter : the adapter of halmac + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +phy_cfg_usb_8821c(struct halmac_adapter *adapter, + enum halmac_intf_phy_platform pltfm) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + status = parse_intf_phy_88xx(adapter, usb2_phy_param_8821c, pltfm, + HAL_INTF_PHY_USB2); + + if (status != HALMAC_RET_SUCCESS) + return status; + + status = parse_intf_phy_88xx(adapter, usb3_phy_param_8821c, pltfm, + HAL_INTF_PHY_USB3); + + if (status != HALMAC_RET_SUCCESS) + return status; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * halmac_pcie_switch_8821c() - pcie gen1/gen2 switch + * @adapter : the adapter of halmac + * @pcie_cfg : gen1/gen2 selection + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pcie_switch_usb_8821c(struct halmac_adapter *adapter, enum halmac_pcie_cfg cfg) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +/** + * intf_tun_usb_8821c() - usb interface fine tuning + * @adapter : the adapter of halmac + * Author : Ivan + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +intf_tun_usb_8821c(struct halmac_adapter *adapter) +{ + return HALMAC_RET_SUCCESS; +} + +#endif /* HALMAC_8821C_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_8821c/halmac_usb_8821c.h b/hal/halmac/halmac_88xx/halmac_8821c/halmac_usb_8821c.h new file mode 100644 index 0000000..2d80ab7 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_8821c/halmac_usb_8821c.h @@ -0,0 +1,42 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_USB_8821C_H_ +#define _HALMAC_USB_8821C_H_ + +#include "../../halmac_api.h" + +#if (HALMAC_8821C_SUPPORT && HALMAC_USB_SUPPORT) + +extern struct halmac_intf_phy_para usb2_phy_param_8821c[]; +extern struct halmac_intf_phy_para usb3_phy_param_8821c[]; + +enum halmac_ret_status +mac_pwr_switch_usb_8821c(struct halmac_adapter *adapter, + enum halmac_mac_power pwr); + +enum halmac_ret_status +phy_cfg_usb_8821c(struct halmac_adapter *adapter, + enum halmac_intf_phy_platform pltfm); + +enum halmac_ret_status +pcie_switch_usb_8821c(struct halmac_adapter *adapter, enum halmac_pcie_cfg cfg); + +enum halmac_ret_status +intf_tun_usb_8821c(struct halmac_adapter *adapter); + +#endif /* HALMAC_8821C_SUPPORT */ + +#endif/* _HALMAC_USB_8821C_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_88xx_cfg.h b/hal/halmac/halmac_88xx/halmac_88xx_cfg.h new file mode 100644 index 0000000..814e865 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_88xx_cfg.h @@ -0,0 +1,44 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_88XX_CFG_H_ +#define _HALMAC_88XX_CFG_H_ + +#include "../halmac_api.h" + +#if HALMAC_88XX_SUPPORT + +#define TX_PAGE_SIZE_88XX 128 +#define TX_PAGE_SIZE_SHIFT_88XX 7 /* 128 = 2^7 */ +#define TX_ALIGN_SIZE_88XX 8 +#define SDIO_TX_MAX_SIZE_88XX 31744 +#define RX_BUF_FW_88XX 12288 + +#define TX_DESC_SIZE_88XX 48 +#define RX_DESC_SIZE_88XX 24 + +#define H2C_PKT_SIZE_88XX 32 /* Only support 32 byte packet now */ +#define H2C_PKT_HDR_SIZE_88XX 8 +#define C2H_DATA_OFFSET_88XX 10 +#define C2H_PKT_BUF_88XX 256 + +/* HW memory address */ +#define OCPBASE_TXBUF_88XX 0x18780000 +#define OCPBASE_DMEM_88XX 0x00200000 +#define OCPBASE_EMEM_88XX 0x00100000 + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif diff --git a/hal/halmac/halmac_88xx/halmac_bb_rf_88xx.c b/hal/halmac/halmac_88xx/halmac_bb_rf_88xx.c new file mode 100644 index 0000000..245f424 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_bb_rf_88xx.c @@ -0,0 +1,571 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_bb_rf_88xx.h" +#include "halmac_88xx_cfg.h" +#include "halmac_common_88xx.h" +#include "halmac_init_88xx.h" + +#if HALMAC_88XX_SUPPORT +/** + * start_dpk_88xx() -trigger FW DPK + * @adapter : the adapter of halmac + * Author : Yong-Ching Lin/KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +start_dpk_88xx(struct halmac_adapter *adapter) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_h2c_header_info hdr_info; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.dpk_state.proc_status; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 15) + return HALMAC_RET_FW_NO_SUPPORT; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(dpk)\n"); + return HALMAC_RET_BUSY_STATE; + } + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + hdr_info.sub_cmd_id = SUB_CMD_ID_DPK; + hdr_info.content_size = 1; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + adapter->halmac_state.dpk_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c pkt fail!!\n"); + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_DPK); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * start_iqk_88xx() -trigger FW IQK + * @adapter : the adapter of halmac + * @param : IQK parameter + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +start_iqk_88xx(struct halmac_adapter *adapter, struct halmac_iqk_para *param) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_h2c_header_info hdr_info; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.iqk_state.proc_status; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(iqk)\n"); + return HALMAC_RET_BUSY_STATE; + } + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + IQK_SET_CLEAR(h2c_buf, param->clear); + IQK_SET_SEGMENT_IQK(h2c_buf, param->segment_iqk); + + hdr_info.sub_cmd_id = SUB_CMD_ID_IQK; + hdr_info.content_size = 1; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + adapter->halmac_state.iqk_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c pkt fail!!\n"); + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_IQK); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * ctrl_pwr_tracking_88xx() -trigger FW power tracking + * @adapter : the adapter of halmac + * @opt : power tracking option + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +ctrl_pwr_tracking_88xx(struct halmac_adapter *adapter, + struct halmac_pwr_tracking_option *opt) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_h2c_header_info hdr_info; + struct halmac_pwr_tracking_para *param; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.pwr_trk_state.proc_status; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(pwr tracking)...\n"); + return HALMAC_RET_BUSY_STATE; + } + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + PWR_TRK_SET_TYPE(h2c_buf, opt->type); + PWR_TRK_SET_BBSWING_INDEX(h2c_buf, opt->bbswing_index); + + param = &opt->pwr_tracking_para[HALMAC_RF_PATH_A]; + PWR_TRK_SET_ENABLE_A(h2c_buf, param->enable); + PWR_TRK_SET_TX_PWR_INDEX_A(h2c_buf, param->tx_pwr_index); + PWR_TRK_SET_TSSI_VALUE_A(h2c_buf, param->tssi_value); + PWR_TRK_SET_OFFSET_VALUE_A(h2c_buf, param->pwr_tracking_offset_value); + + param = &opt->pwr_tracking_para[HALMAC_RF_PATH_B]; + PWR_TRK_SET_ENABLE_B(h2c_buf, param->enable); + PWR_TRK_SET_TX_PWR_INDEX_B(h2c_buf, param->tx_pwr_index); + PWR_TRK_SET_TSSI_VALUE_B(h2c_buf, param->tssi_value); + PWR_TRK_SET_OFFSET_VALUE_B(h2c_buf, param->pwr_tracking_offset_value); + + param = &opt->pwr_tracking_para[HALMAC_RF_PATH_C]; + PWR_TRK_SET_ENABLE_C(h2c_buf, param->enable); + PWR_TRK_SET_TX_PWR_INDEX_C(h2c_buf, param->tx_pwr_index); + PWR_TRK_SET_TSSI_VALUE_C(h2c_buf, param->tssi_value); + PWR_TRK_SET_OFFSET_VALUE_C(h2c_buf, param->pwr_tracking_offset_value); + + param = &opt->pwr_tracking_para[HALMAC_RF_PATH_D]; + PWR_TRK_SET_ENABLE_D(h2c_buf, param->enable); + PWR_TRK_SET_TX_PWR_INDEX_D(h2c_buf, param->tx_pwr_index); + PWR_TRK_SET_TSSI_VALUE_D(h2c_buf, param->tssi_value); + PWR_TRK_SET_OFFSET_VALUE_D(h2c_buf, param->pwr_tracking_offset_value); + + hdr_info.sub_cmd_id = SUB_CMD_ID_PWR_TRK; + hdr_info.content_size = 20; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + adapter->halmac_state.pwr_trk_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c pkt fail!!\n"); + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_POWER_TRACKING); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_iqk_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status) +{ + *proc_status = adapter->halmac_state.iqk_state.proc_status; + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_dpk_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, u8 *data, + u32 *size) +{ + struct halmac_dpk_state *state = &adapter->halmac_state.dpk_state; + + *proc_status = adapter->halmac_state.dpk_state.proc_status; + + if (!data) + return HALMAC_RET_NULL_POINTER; + + if (!size) + return HALMAC_RET_NULL_POINTER; + + if (*proc_status == HALMAC_CMD_PROCESS_DONE) { + if (*size < state->data_size) { + *size = state->data_size; + return HALMAC_RET_BUFFER_TOO_SMALL; + } + + *size = state->data_size; + PLTFM_MEMCPY(data, state->data, *size); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_pwr_trk_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status) +{ + *proc_status = adapter->halmac_state.pwr_trk_state.proc_status; + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_psd_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, u8 *data, + u32 *size) +{ + struct halmac_psd_state *state = &adapter->halmac_state.psd_state; + + *proc_status = state->proc_status; + + if (!data) + return HALMAC_RET_NULL_POINTER; + + if (!size) + return HALMAC_RET_NULL_POINTER; + + if (*proc_status == HALMAC_CMD_PROCESS_DONE) { + if (*size < state->data_size) { + *size = state->data_size; + return HALMAC_RET_BUFFER_TOO_SMALL; + } + + *size = state->data_size; + PLTFM_MEMCPY(data, state->data, *size); + } + + return HALMAC_RET_SUCCESS; +} + +/** + * psd_88xx() - trigger fw psd + * @adapter : the adapter of halmac + * @start_psd : start PSD + * @end_psd : end PSD + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +psd_88xx(struct halmac_adapter *adapter, u16 start_psd, u16 end_psd) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_h2c_header_info hdr_info; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.psd_state.proc_status; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(psd)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (adapter->halmac_state.psd_state.data) { + PLTFM_FREE(adapter->halmac_state.psd_state.data, + adapter->halmac_state.psd_state.data_size); + adapter->halmac_state.psd_state.data = (u8 *)NULL; + } + + adapter->halmac_state.psd_state.data_size = 0; + adapter->halmac_state.psd_state.seg_size = 0; + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + PSD_SET_START_PSD(h2c_buf, start_psd); + PSD_SET_END_PSD(h2c_buf, end_psd); + + hdr_info.sub_cmd_id = SUB_CMD_ID_PSD; + hdr_info.content_size = 4; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c pkt fail!!\n"); + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_PSD); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_h2c_ack_iqk_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num; + u8 fw_rc; + struct halmac_iqk_state *state = &adapter->halmac_state.iqk_state; + enum halmac_cmd_process_status proc_status; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + if ((enum halmac_h2c_return_code)fw_rc == HALMAC_H2C_RETURN_SUCCESS) { + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_IQK, proc_status, NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_IQK, proc_status, &fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_h2c_ack_dpk_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num; + u8 fw_rc; + struct halmac_dpk_state *state = &adapter->halmac_state.dpk_state; + enum halmac_cmd_process_status proc_status; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + if ((enum halmac_h2c_return_code)fw_rc == HALMAC_H2C_RETURN_SUCCESS) { + proc_status = HALMAC_CMD_PROCESS_RCVD; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_DPK, proc_status, NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_DPK, proc_status, &fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_dpk_data_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num; + u8 seg_id; + u8 seg_size; + u16 total_size; + enum halmac_cmd_process_status proc_status; + struct halmac_dpk_state *state = &adapter->halmac_state.dpk_state; + + seq_num = (u8)DPK_DATA_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_RCVD) { + PLTFM_MSG_ERR("[ERR]not receive dpk ack\n"); + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + } + + total_size = (u16)DPK_DATA_GET_TOTAL_SIZE(buf); + seg_id = (u8)DPK_DATA_GET_SEGMENT_ID(buf); + seg_size = (u8)DPK_DATA_GET_SEGMENT_SIZE(buf); + state->data_size = total_size; + + if (!state->data) { + state->data = (u8 *)PLTFM_MALLOC(state->data_size); + if (!state->data) { + PLTFM_MSG_ERR("[ERR]malloc fail!!\n"); + return HALMAC_RET_NULL_POINTER; + } + } + + if (seg_id == 0) + state->seg_size = seg_size; + + PLTFM_MEMCPY(state->data + seg_id * state->seg_size, + buf + C2H_DATA_OFFSET_88XX, seg_size); + + if (DPK_DATA_GET_END_SEGMENT(buf) == 0) + return HALMAC_RET_SUCCESS; + + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + + PLTFM_EVENT_SIG(HALMAC_FEATURE_DPK, state->proc_status, state->data, + state->data_size); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_h2c_ack_pwr_trk_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num; + u8 fw_rc; + struct halmac_pwr_tracking_state *state; + enum halmac_cmd_process_status proc_status; + + state = &adapter->halmac_state.pwr_trk_state; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + if ((enum halmac_h2c_return_code)fw_rc == HALMAC_H2C_RETURN_SUCCESS) { + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_POWER_TRACKING, proc_status, + NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_POWER_TRACKING, proc_status, + &fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_psd_data_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seg_id; + u8 seg_size; + u8 seq_num; + u16 total_size; + enum halmac_cmd_process_status proc_status; + struct halmac_psd_state *state = &adapter->halmac_state.psd_state; + + seq_num = (u8)PSD_DATA_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + total_size = (u16)PSD_DATA_GET_TOTAL_SIZE(buf); + seg_id = (u8)PSD_DATA_GET_SEGMENT_ID(buf); + seg_size = (u8)PSD_DATA_GET_SEGMENT_SIZE(buf); + state->data_size = total_size; + + if (!state->data) + state->data = (u8 *)PLTFM_MALLOC(state->data_size); + + if (seg_id == 0) + state->seg_size = seg_size; + + PLTFM_MEMCPY(state->data + seg_id * state->seg_size, + buf + C2H_DATA_OFFSET_88XX, seg_size); + + if (PSD_DATA_GET_END_SEGMENT(buf) == 0) + return HALMAC_RET_SUCCESS; + + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + + PLTFM_EVENT_SIG(HALMAC_FEATURE_PSD, proc_status, state->data, + state->data_size); + + return HALMAC_RET_SUCCESS; +} + +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_bb_rf_88xx.h b/hal/halmac/halmac_88xx/halmac_bb_rf_88xx.h new file mode 100644 index 0000000..1aa2386 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_bb_rf_88xx.h @@ -0,0 +1,71 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_BB_RF_88XX_H_ +#define _HALMAC_BB_RF_88XX_H_ + +#include "../halmac_api.h" + +#if HALMAC_88XX_SUPPORT + +enum halmac_ret_status +start_iqk_88xx(struct halmac_adapter *adapter, struct halmac_iqk_para *param); + +enum halmac_ret_status +ctrl_pwr_tracking_88xx(struct halmac_adapter *adapter, + struct halmac_pwr_tracking_option *opt); + +enum halmac_ret_status +get_iqk_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status); + +enum halmac_ret_status +get_pwr_trk_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status); + +enum halmac_ret_status +get_psd_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, u8 *data, + u32 *size); + +enum halmac_ret_status +psd_88xx(struct halmac_adapter *adapter, u16 start_psd, u16 end_psd); + +enum halmac_ret_status +get_h2c_ack_iqk_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +get_h2c_ack_pwr_trk_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +get_psd_data_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +start_dpk_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +get_h2c_ack_dpk_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +get_dpk_data_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +get_dpk_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, u8 *data, + u32 *size); + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_BB_RF_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.c b/hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.c new file mode 100644 index 0000000..053a552 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.c @@ -0,0 +1,1210 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_cfg_wmac_88xx.h" +#include "halmac_88xx_cfg.h" +#include "halmac_efuse_88xx.h" + +#if HALMAC_88XX_SUPPORT + +#define MAC_CLK_SPEED 80 /* 80M */ +#define EFUSE_PCB_INFO_OFFSET 0xCA + +enum mac_clock_hw_def { + MAC_CLK_HW_DEF_80M = 0, + MAC_CLK_HW_DEF_40M = 1, + MAC_CLK_HW_DEF_20M = 2, +}; + +static enum halmac_ret_status +board_rf_fine_tune_88xx(struct halmac_adapter *adapter); + +/** + * cfg_mac_addr_88xx() - config mac address + * @adapter : the adapter of halmac + * @port : 0 for port0, 1 for port1, 2 for port2, 3 for port3, 4 for port4 + * @addr : mac address + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_mac_addr_88xx(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr) +{ + u32 offset; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (port >= HALMAC_PORTID_NUM) { + PLTFM_MSG_ERR("[ERR]port index >= 5\n"); + return HALMAC_RET_PORT_NOT_SUPPORT; + } + + switch (port) { + case HALMAC_PORTID0: + offset = REG_MACID; + break; + case HALMAC_PORTID1: + offset = REG_MACID1; + break; + case HALMAC_PORTID2: + offset = REG_MACID2; + break; + case HALMAC_PORTID3: + offset = REG_MACID3; + break; + case HALMAC_PORTID4: + offset = REG_MACID4; + break; + default: + return HALMAC_RET_PORT_NOT_SUPPORT; + } + + HALMAC_REG_W32(offset, rtk_le32_to_cpu(addr->addr_l_h.low)); + HALMAC_REG_W16(offset + 4, rtk_le16_to_cpu(addr->addr_l_h.high)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_bssid_88xx() - config BSSID + * @adapter : the adapter of halmac + * @port : 0 for port0, 1 for port1, 2 for port2, 3 for port3, 4 for port4 + * @addr : bssid + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_bssid_88xx(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr) +{ + u32 offset; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (port >= HALMAC_PORTID_NUM) { + PLTFM_MSG_ERR("[ERR]port index > 5\n"); + return HALMAC_RET_PORT_NOT_SUPPORT; + } + + switch (port) { + case HALMAC_PORTID0: + offset = REG_BSSID; + break; + case HALMAC_PORTID1: + offset = REG_BSSID1; + break; + case HALMAC_PORTID2: + offset = REG_BSSID2; + break; + case HALMAC_PORTID3: + offset = REG_BSSID3; + break; + case HALMAC_PORTID4: + offset = REG_BSSID4; + break; + default: + return HALMAC_RET_PORT_NOT_SUPPORT; + } + + HALMAC_REG_W32(offset, rtk_le32_to_cpu(addr->addr_l_h.low)); + HALMAC_REG_W16(offset + 4, rtk_le16_to_cpu(addr->addr_l_h.high)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_transmitter_addr_88xx() - config transmitter address + * @adapter : the adapter of halmac + * @port : 0 for port0, 1 for port1, 2 for port2, 3 for port3, 4 for port4 + * @addr : + * Author : Alan + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +cfg_transmitter_addr_88xx(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr) +{ + u32 offset; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (port >= HALMAC_PORTID_NUM) { + PLTFM_MSG_ERR("[ERR]port index > 5\n"); + return HALMAC_RET_PORT_NOT_SUPPORT; + } + + switch (port) { + case HALMAC_PORTID0: + offset = REG_TRANSMIT_ADDRSS_0; + break; + case HALMAC_PORTID1: + offset = REG_TRANSMIT_ADDRSS_1; + break; + case HALMAC_PORTID2: + offset = REG_TRANSMIT_ADDRSS_2; + break; + case HALMAC_PORTID3: + offset = REG_TRANSMIT_ADDRSS_3; + break; + case HALMAC_PORTID4: + offset = REG_TRANSMIT_ADDRSS_4; + break; + default: + return HALMAC_RET_PORT_NOT_SUPPORT; + } + + HALMAC_REG_W32(offset, rtk_le32_to_cpu(addr->addr_l_h.low)); + HALMAC_REG_W16(offset + 4, rtk_le16_to_cpu(addr->addr_l_h.high)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_net_type_88xx() - config network type + * @adapter : the adapter of halmac + * @port : 0 for port0, 1 for port1, 2 for port2, 3 for port3, 4 for port4 + * @addr : mac address + * Author : Alan + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +cfg_net_type_88xx(struct halmac_adapter *adapter, u8 port, + enum halmac_network_type_select net_type) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u8 value8 = 0; + u8 net_type_tmp = 0; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (net_type == HALMAC_NETWORK_AP) { + if (port >= HALMAC_PORTID1) { + PLTFM_MSG_ERR("[ERR]AP port > 1\n"); + return HALMAC_RET_PORT_NOT_SUPPORT; + } + } + + switch (port) { + case HALMAC_PORTID0: + net_type_tmp = net_type; + value8 = ((HALMAC_REG_R8(REG_CR + 2) & 0xFC) | net_type_tmp); + HALMAC_REG_W8(REG_CR + 2, value8); + break; + case HALMAC_PORTID1: + net_type_tmp = (net_type << 2); + value8 = ((HALMAC_REG_R8(REG_CR + 2) & 0xF3) | net_type_tmp); + HALMAC_REG_W8(REG_CR + 2, value8); + break; + case HALMAC_PORTID2: + net_type_tmp = net_type; + value8 = ((HALMAC_REG_R8(REG_CR_EXT) & 0xFC) | net_type_tmp); + HALMAC_REG_W8(REG_CR_EXT, value8); + break; + case HALMAC_PORTID3: + net_type_tmp = (net_type << 2); + value8 = ((HALMAC_REG_R8(REG_CR_EXT) & 0xF3) | net_type_tmp); + HALMAC_REG_W8(REG_CR_EXT, value8); + break; + case HALMAC_PORTID4: + net_type_tmp = (net_type << 4); + value8 = ((HALMAC_REG_R8(REG_CR_EXT) & 0xCF) | net_type_tmp); + HALMAC_REG_W8(REG_CR_EXT, value8); + break; + default: + break; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_tsf_rst_88xx() - tsf reset + * @adapter : the adapter of halmac + * @port : 0 for port0, 1 for port1, 2 for port2, 3 for port3, 4 for port4 + * Author : Alan + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +cfg_tsf_rst_88xx(struct halmac_adapter *adapter, u8 port) +{ + u8 tsf_rst = 0; + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + switch (port) { + case HALMAC_PORTID0: + tsf_rst = BIT_TSFTR_RST; + break; + case HALMAC_PORTID1: + tsf_rst = BIT_TSFTR_CLI0_RST; + break; + case HALMAC_PORTID2: + tsf_rst = BIT_TSFTR_CLI1_RST; + break; + case HALMAC_PORTID3: + tsf_rst = BIT_TSFTR_CLI2_RST; + break; + case HALMAC_PORTID4: + tsf_rst = BIT_TSFTR_CLI3_RST; + break; + default: + break; + } + + value8 = HALMAC_REG_R8(REG_DUAL_TSF_RST); + HALMAC_REG_W8(REG_DUAL_TSF_RST, value8 | tsf_rst); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_bcn_space_88xx() - config beacon space + * @adapter : the adapter of halmac + * @port : 0 for port0, 1 for port1, 2 for port2, 3 for port3, 4 for port4 + * @bcn_space : beacon space + * Author : Alan + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +cfg_bcn_space_88xx(struct halmac_adapter *adapter, u8 port, u32 bcn_space) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u16 bcn_space_real = 0; + u16 value16 = 0; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + bcn_space_real = ((u16)bcn_space); + + switch (port) { + case HALMAC_PORTID0: + HALMAC_REG_W16(REG_MBSSID_BCN_SPACE, bcn_space_real); + break; + case HALMAC_PORTID1: + value16 = HALMAC_REG_R16(REG_MBSSID_BCN_SPACE + 2) & 0xF000; + value16 |= bcn_space_real; + HALMAC_REG_W16(REG_MBSSID_BCN_SPACE + 2, value16); + break; + case HALMAC_PORTID2: + value16 = HALMAC_REG_R16(REG_MBSSID_BCN_SPACE2) & 0xF000; + value16 |= bcn_space_real; + HALMAC_REG_W16(REG_MBSSID_BCN_SPACE2, value16); + break; + case HALMAC_PORTID3: + value16 = HALMAC_REG_R16(REG_MBSSID_BCN_SPACE2 + 2) & 0xF000; + value16 |= bcn_space_real; + HALMAC_REG_W16(REG_MBSSID_BCN_SPACE2 + 2, value16); + break; + case HALMAC_PORTID4: + value16 = HALMAC_REG_R16(REG_MBSSID_BCN_SPACE3) & 0xF000; + value16 |= bcn_space_real; + HALMAC_REG_W16(REG_MBSSID_BCN_SPACE3, value16); + break; + default: + break; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * rw_bcn_ctrl_88xx() - r/w beacon control + * @adapter : the adapter of halmac + * @port : 0 for port0, 1 for port1, 2 for port2, 3 for port3, 4 for port4 + * @write_en : 1->write beacon function 0->read beacon function + * @pBcn_ctrl : beacon control info + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +rw_bcn_ctrl_88xx(struct halmac_adapter *adapter, u8 port, u8 write_en, + struct halmac_bcn_ctrl *ctrl) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u8 ctrl_value = 0; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (write_en) { + if (ctrl->dis_rx_bssid_fit == 1) + ctrl_value |= BIT_DIS_RX_BSSID_FIT; + + if (ctrl->en_txbcn_rpt == 1) + ctrl_value |= BIT_P0_EN_TXBCN_RPT; + + if (ctrl->dis_tsf_udt == 1) + ctrl_value |= BIT_DIS_TSF_UDT; + + if (ctrl->en_bcn == 1) + ctrl_value |= BIT_EN_BCN_FUNCTION; + + if (ctrl->en_rxbcn_rpt == 1) + ctrl_value |= BIT_P0_EN_RXBCN_RPT; + + if (ctrl->en_p2p_ctwin == 1) + ctrl_value |= BIT_EN_P2P_CTWINDOW; + + if (ctrl->en_p2p_bcn_area == 1) + ctrl_value |= BIT_EN_P2P_BCNQ_AREA; + + switch (port) { + case HALMAC_PORTID0: + HALMAC_REG_W8(REG_BCN_CTRL, ctrl_value); + break; + case HALMAC_PORTID1: + HALMAC_REG_W8(REG_BCN_CTRL_CLINT0, ctrl_value); + break; + case HALMAC_PORTID2: + HALMAC_REG_W8(REG_BCN_CTRL_CLINT1, ctrl_value); + break; + case HALMAC_PORTID3: + HALMAC_REG_W8(REG_BCN_CTRL_CLINT2, ctrl_value); + break; + case HALMAC_PORTID4: + HALMAC_REG_W8(REG_BCN_CTRL_CLINT3, ctrl_value); + break; + default: + break; + } + + } else { + switch (port) { + case HALMAC_PORTID0: + ctrl_value = HALMAC_REG_R8(REG_BCN_CTRL); + break; + case HALMAC_PORTID1: + ctrl_value = HALMAC_REG_R8(REG_BCN_CTRL_CLINT0); + break; + case HALMAC_PORTID2: + ctrl_value = HALMAC_REG_R8(REG_BCN_CTRL_CLINT1); + break; + case HALMAC_PORTID3: + ctrl_value = HALMAC_REG_R8(REG_BCN_CTRL_CLINT2); + break; + case HALMAC_PORTID4: + ctrl_value = HALMAC_REG_R8(REG_BCN_CTRL_CLINT3); + break; + default: + break; + } + + if (ctrl_value & BIT_EN_P2P_BCNQ_AREA) + ctrl->en_p2p_bcn_area = 1; + else + ctrl->en_p2p_bcn_area = 0; + + if (ctrl_value & BIT_EN_P2P_CTWINDOW) + ctrl->en_p2p_ctwin = 1; + else + ctrl->en_p2p_ctwin = 0; + + if (ctrl_value & BIT_P0_EN_RXBCN_RPT) + ctrl->en_rxbcn_rpt = 1; + else + ctrl->en_rxbcn_rpt = 0; + + if (ctrl_value & BIT_EN_BCN_FUNCTION) + ctrl->en_bcn = 1; + else + ctrl->en_bcn = 0; + + if (ctrl_value & BIT_DIS_TSF_UDT) + ctrl->dis_tsf_udt = 1; + else + ctrl->dis_tsf_udt = 0; + + if (ctrl_value & BIT_P0_EN_TXBCN_RPT) + ctrl->en_txbcn_rpt = 1; + else + ctrl->en_txbcn_rpt = 0; + + if (ctrl_value & BIT_DIS_RX_BSSID_FIT) + ctrl->dis_rx_bssid_fit = 1; + else + ctrl->dis_rx_bssid_fit = 0; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_multicast_addr_88xx() - config multicast address + * @adapter : the adapter of halmac + * @addr : multicast address + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_multicast_addr_88xx(struct halmac_adapter *adapter, + union halmac_wlan_addr *addr) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + HALMAC_REG_W32(REG_MAR, rtk_le32_to_cpu(addr->addr_l_h.low)); + HALMAC_REG_W16(REG_MAR + 4, rtk_le16_to_cpu(addr->addr_l_h.high)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_operation_mode_88xx() - config operation mode + * @adapter : the adapter of halmac + * @mode : 802.11 standard(b/g/n/ac) + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_operation_mode_88xx(struct halmac_adapter *adapter, + enum halmac_wireless_mode mode) +{ + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_ch_bw_88xx() - config channel & bandwidth + * @adapter : the adapter of halmac + * @ch : WLAN channel, support 2.4G & 5G + * @idx : primary channel index, idx1, idx2, idx3, idx4 + * @bw : band width, 20, 40, 80, 160, 5 ,10 + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_ch_bw_88xx(struct halmac_adapter *adapter, u8 ch, + enum halmac_pri_ch_idx idx, enum halmac_bw bw) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + cfg_pri_ch_idx_88xx(adapter, idx); + cfg_bw_88xx(adapter, bw); + cfg_ch_88xx(adapter, ch); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +cfg_ch_88xx(struct halmac_adapter *adapter, u8 ch) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + value8 = HALMAC_REG_R8(REG_CCK_CHECK); + value8 = value8 & (~(BIT(7))); + + if (ch > 35) + value8 = value8 | BIT(7); + + HALMAC_REG_W8(REG_CCK_CHECK, value8); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +cfg_pri_ch_idx_88xx(struct halmac_adapter *adapter, enum halmac_pri_ch_idx idx) +{ + u8 txsc40 = 0, txsc20 = 0; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + txsc20 = idx; + if (txsc20 == HALMAC_CH_IDX_1 || txsc20 == HALMAC_CH_IDX_3) + txsc40 = 9; + else + txsc40 = 10; + + HALMAC_REG_W8(REG_DATA_SC, BIT_TXSC_20M(txsc20) | BIT_TXSC_40M(txsc40)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_bw_88xx() - config bandwidth + * @adapter : the adapter of halmac + * @bw : band width, 20, 40, 80, 160, 5 ,10 + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_bw_88xx(struct halmac_adapter *adapter, enum halmac_bw bw) +{ + u32 value32; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + value32 = HALMAC_REG_R32(REG_WMAC_TRXPTCL_CTL); + value32 = value32 & (~(BIT(7) | BIT(8))); + + switch (bw) { + case HALMAC_BW_80: + value32 = value32 | BIT(8); + break; + case HALMAC_BW_40: + value32 = value32 | BIT(7); + break; + case HALMAC_BW_20: + case HALMAC_BW_10: + case HALMAC_BW_5: + break; + default: + break; + } + + HALMAC_REG_W32(REG_WMAC_TRXPTCL_CTL, value32); + + cfg_mac_clk_88xx(adapter); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +void +cfg_txfifo_lt_88xx(struct halmac_adapter *adapter, + struct halmac_txfifo_lifetime_cfg *cfg) +{ + u8 value8; + u32 value32; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (cfg->enable == 1) { + value8 = HALMAC_REG_R8(REG_LIFETIME_EN); + value8 = value8 | BIT(0) | BIT(1) | BIT(2) | BIT(3); + HALMAC_REG_W8(REG_LIFETIME_EN, value8); + + value32 = (cfg->lifetime) >> 8; + value32 = value32 + (value32 << 16); + HALMAC_REG_W32(REG_PKT_LIFE_TIME, value32); + } else { + value8 = HALMAC_REG_R8(REG_LIFETIME_EN); + value8 = value8 & (~(BIT(0) | BIT(1) | BIT(2) | BIT(3))); + HALMAC_REG_W8(REG_LIFETIME_EN, value8); + } +} + +enum halmac_ret_status +enable_bb_rf_88xx(struct halmac_adapter *adapter, u8 enable) +{ + u8 value8; + u32 value32; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (enable == 1) { + status = board_rf_fine_tune_88xx(adapter); + value8 = HALMAC_REG_R8(REG_SYS_FUNC_EN); + value8 = value8 | BIT(0) | BIT(1); + HALMAC_REG_W8(REG_SYS_FUNC_EN, value8); + + value8 = HALMAC_REG_R8(REG_RF_CTRL); + value8 = value8 | BIT(0) | BIT(1) | BIT(2); + HALMAC_REG_W8(REG_RF_CTRL, value8); + + value32 = HALMAC_REG_R32(REG_WLRF1); + value32 = value32 | BIT(24) | BIT(25) | BIT(26); + HALMAC_REG_W32(REG_WLRF1, value32); + } else { + value8 = HALMAC_REG_R8(REG_SYS_FUNC_EN); + value8 = value8 & (~(BIT(0) | BIT(1))); + HALMAC_REG_W8(REG_SYS_FUNC_EN, value8); + + value8 = HALMAC_REG_R8(REG_RF_CTRL); + value8 = value8 & (~(BIT(0) | BIT(1) | BIT(2))); + HALMAC_REG_W8(REG_RF_CTRL, value8); + + value32 = HALMAC_REG_R32(REG_WLRF1); + value32 = value32 & (~(BIT(24) | BIT(25) | BIT(26))); + HALMAC_REG_W32(REG_WLRF1, value32); + } + + return status; +} + +static enum halmac_ret_status +board_rf_fine_tune_88xx(struct halmac_adapter *adapter) +{ + u8 *map = NULL; + u32 size = adapter->hw_cfg_info.eeprom_size; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (adapter->chip_id == HALMAC_CHIP_ID_8822B) { + if (!adapter->efuse_map_valid || !adapter->efuse_map) { + PLTFM_MSG_ERR("[ERR]efuse map invalid!!\n"); + return HALMAC_RET_EFUSE_R_FAIL; + } + + map = (u8 *)PLTFM_MALLOC(size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + + PLTFM_MEMSET(map, 0xFF, size); + + if (eeprom_parser_88xx(adapter, adapter->efuse_map, map) != + HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + /* Fine-tune XTAL voltage for 2L PCB board */ + if (*(map + EFUSE_PCB_INFO_OFFSET) == 0x0C) + HALMAC_REG_W8_SET(REG_AFE_CTRL1 + 1, BIT(1)); + + PLTFM_FREE(map, size); + } + + return HALMAC_RET_SUCCESS; +} + +void +cfg_mac_clk_88xx(struct halmac_adapter *adapter) +{ + u32 value32; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + value32 = HALMAC_REG_R32(REG_AFE_CTRL1) & ~(BIT(20) | BIT(21)); + value32 |= (MAC_CLK_HW_DEF_80M << BIT_SHIFT_MAC_CLK_SEL); + HALMAC_REG_W32(REG_AFE_CTRL1, value32); + + HALMAC_REG_W8(REG_USTIME_TSF, MAC_CLK_SPEED); + HALMAC_REG_W8(REG_USTIME_EDCA, MAC_CLK_SPEED); +} + +/** + * cfg_la_mode_88xx() - config la mode + * @adapter : the adapter of halmac + * @mode : + * disable : no TXFF space reserved for LA debug + * partial : partial TXFF space is reserved for LA debug + * full : all TXFF space is reserved for LA debug + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_la_mode_88xx(struct halmac_adapter *adapter, enum halmac_la_mode mode) +{ + if (adapter->api_registry.la_mode_en == 0) + return HALMAC_RET_NOT_SUPPORT; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + adapter->txff_alloc.la_mode = mode; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_rxfifo_expand_mode_88xx() - rx fifo expanding + * @adapter : the adapter of halmac + * @mode : + * disable : normal mode + * 1 block : Rx FIFO + 1 FIFO block; Tx fifo - 1 FIFO block + * 2 block : Rx FIFO + 2 FIFO block; Tx fifo - 2 FIFO block + * 3 block : Rx FIFO + 3 FIFO block; Tx fifo - 3 FIFO block + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_rxfifo_expand_mode_88xx(struct halmac_adapter *adapter, + enum halmac_rx_fifo_expanding_mode mode) +{ + if (adapter->api_registry.rx_exp_en == 0) + return HALMAC_RET_NOT_SUPPORT; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + adapter->txff_alloc.rx_fifo_exp_mode = mode; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +config_security_88xx(struct halmac_adapter *adapter, + struct halmac_security_setting *setting) +{ + u8 sec_cfg; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + HALMAC_REG_W16_SET(REG_CR, BIT_MAC_SEC_EN); + + if (setting->compare_keyid == 1) { + HALMAC_REG_W8_SET(REG_SECCFG + 1, BIT(0)); + adapter->hw_cfg_info.chk_security_keyid = 1; + } else { + adapter->hw_cfg_info.chk_security_keyid = 0; + } + + sec_cfg = HALMAC_REG_R8(REG_SECCFG); + + /* BC/MC uses default key */ + /* cam entry 0~3, kei id = 0 -> entry0, kei id = 1 -> entry1... */ + sec_cfg |= (BIT_TXBCUSEDK | BIT_RXBCUSEDK); + + if (setting->tx_encryption == 1) + sec_cfg |= BIT_TXENC; + else + sec_cfg &= ~BIT_TXENC; + + if (setting->rx_decryption == 1) + sec_cfg |= BIT_RXDEC; + else + sec_cfg &= ~BIT_RXDEC; + + HALMAC_REG_W8(REG_SECCFG, sec_cfg); + + if (setting->bip_enable == 1) { + if (adapter->chip_id == HALMAC_CHIP_ID_8822B) + return HALMAC_RET_BIP_NO_SUPPORT; +#if (HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + sec_cfg = HALMAC_REG_R8(REG_WSEC_OPTION + 2); + + if (setting->tx_encryption == 1) + sec_cfg |= (BIT(3) | BIT(5)); + else + sec_cfg &= ~(BIT(3) | BIT(5)); + + if (setting->rx_decryption == 1) + sec_cfg |= (BIT(4) | BIT(6)); + else + sec_cfg &= ~(BIT(4) | BIT(6)); + + HALMAC_REG_W8(REG_WSEC_OPTION + 2, sec_cfg); +#endif + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +u8 +get_used_cam_entry_num_88xx(struct halmac_adapter *adapter, + enum hal_security_type sec_type) +{ + u8 entry_num; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + switch (sec_type) { + case HAL_SECURITY_TYPE_WEP40: + case HAL_SECURITY_TYPE_WEP104: + case HAL_SECURITY_TYPE_TKIP: + case HAL_SECURITY_TYPE_AES128: + case HAL_SECURITY_TYPE_GCMP128: + case HAL_SECURITY_TYPE_GCMSMS4: + case HAL_SECURITY_TYPE_BIP: + entry_num = 1; + break; + case HAL_SECURITY_TYPE_WAPI: + case HAL_SECURITY_TYPE_AES256: + case HAL_SECURITY_TYPE_GCMP256: + entry_num = 2; + break; + default: + entry_num = 0; + break; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return entry_num; +} + +enum halmac_ret_status +write_cam_88xx(struct halmac_adapter *adapter, u32 idx, + struct halmac_cam_entry_info *info) +{ + u32 i; + u32 cmd = 0x80010000; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + struct halmac_cam_entry_format *fmt = NULL; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (idx >= adapter->hw_cfg_info.cam_entry_num) + return HALMAC_RET_ENTRY_INDEX_ERROR; + + if (info->key_id > 3) + return HALMAC_RET_FAIL; + + fmt = (struct halmac_cam_entry_format *)PLTFM_MALLOC(sizeof(*fmt)); + if (!fmt) + return HALMAC_RET_NULL_POINTER; + PLTFM_MEMSET(fmt, 0x00, sizeof(*fmt)); + + if (adapter->hw_cfg_info.chk_security_keyid == 1) + fmt->key_id = info->key_id; + fmt->valid = info->valid; + PLTFM_MEMCPY(fmt->mac_address, info->mac_address, 6); + PLTFM_MEMCPY(fmt->key, info->key, 16); + + switch (info->security_type) { + case HAL_SECURITY_TYPE_NONE: + fmt->type = 0; + break; + case HAL_SECURITY_TYPE_WEP40: + fmt->type = 1; + break; + case HAL_SECURITY_TYPE_WEP104: + fmt->type = 5; + break; + case HAL_SECURITY_TYPE_TKIP: + fmt->type = 2; + break; + case HAL_SECURITY_TYPE_AES128: + fmt->type = 4; + break; + case HAL_SECURITY_TYPE_WAPI: + fmt->type = 6; + break; + case HAL_SECURITY_TYPE_AES256: + fmt->type = 4; + fmt->ext_sectype = 1; + break; + case HAL_SECURITY_TYPE_GCMP128: + fmt->type = 7; + break; + case HAL_SECURITY_TYPE_GCMP256: + case HAL_SECURITY_TYPE_GCMSMS4: + fmt->type = 7; + fmt->ext_sectype = 1; + break; + case HAL_SECURITY_TYPE_BIP: + fmt->type = (info->unicast == 1) ? 4 : 0; + fmt->mgnt = 1; + fmt->grp = (info->unicast == 1) ? 0 : 1; + break; + default: + PLTFM_FREE(fmt, sizeof(*fmt)); + return HALMAC_RET_FAIL; + } + + for (i = 0; i < 8; i++) { + HALMAC_REG_W32(REG_CAMWRITE, *((u32 *)fmt + i)); + HALMAC_REG_W32(REG_CAMCMD, cmd | ((idx << 3) + i)); + } + + if (info->security_type == HAL_SECURITY_TYPE_WAPI || + info->security_type == HAL_SECURITY_TYPE_AES256 || + info->security_type == HAL_SECURITY_TYPE_GCMP256 || + info->security_type == HAL_SECURITY_TYPE_GCMSMS4) { + fmt->mic = 1; + PLTFM_MEMCPY(fmt->key, info->key_ext, 16); + idx++; + for (i = 0; i < 8; i++) { + HALMAC_REG_W32(REG_CAMWRITE, *((u32 *)fmt + i)); + HALMAC_REG_W32(REG_CAMCMD, cmd | ((idx << 3) + i)); + } + } + + PLTFM_FREE(fmt, sizeof(*fmt)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +read_cam_entry_88xx(struct halmac_adapter *adapter, u32 idx, + struct halmac_cam_entry_format *content) +{ + u32 i; + u32 cmd = 0x80000000; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (idx >= adapter->hw_cfg_info.cam_entry_num) + return HALMAC_RET_ENTRY_INDEX_ERROR; + + for (i = 0; i < 8; i++) { + HALMAC_REG_W32(REG_CAMCMD, cmd | ((idx << 3) + i)); + *((u32 *)content + i) = HALMAC_REG_R32(REG_CAMREAD); + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +clear_cam_entry_88xx(struct halmac_adapter *adapter, u32 idx) +{ + u32 i; + u32 cmd = 0x80010000; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + struct halmac_cam_entry_format *fmt = NULL; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (idx >= adapter->hw_cfg_info.cam_entry_num) + return HALMAC_RET_ENTRY_INDEX_ERROR; + + fmt = (struct halmac_cam_entry_format *)PLTFM_MALLOC(sizeof(*fmt)); + if (!fmt) + return HALMAC_RET_NULL_POINTER; + PLTFM_MEMSET(fmt, 0x00, sizeof(*fmt)); + + for (i = 0; i < 8; i++) { + HALMAC_REG_W32(REG_CAMWRITE, *((u32 *)fmt + i)); + HALMAC_REG_W32(REG_CAMCMD, cmd | ((idx << 3) + i)); + } + + PLTFM_FREE(fmt, sizeof(*fmt)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +void +rx_shift_88xx(struct halmac_adapter *adapter, u8 enable) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + value8 = HALMAC_REG_R8(REG_TXDMA_PQ_MAP); + + if (enable == 1) + HALMAC_REG_W8(REG_TXDMA_PQ_MAP, value8 | BIT(1)); + else + HALMAC_REG_W8(REG_TXDMA_PQ_MAP, value8 & ~(BIT(1))); +} + +/** + * cfg_edca_para_88xx() - config edca parameter + * @adapter : the adapter of halmac + * @acq_id : VO/VI/BE/BK + * @param : aifs, cw, txop limit + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_edca_para_88xx(struct halmac_adapter *adapter, enum halmac_acq_id acq_id, + struct halmac_edca_para *param) +{ + u32 offset; + u32 value32; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + switch (acq_id) { + case HALMAC_ACQ_ID_VO: + offset = REG_EDCA_VO_PARAM; + break; + case HALMAC_ACQ_ID_VI: + offset = REG_EDCA_VI_PARAM; + break; + case HALMAC_ACQ_ID_BE: + offset = REG_EDCA_BE_PARAM; + break; + case HALMAC_ACQ_ID_BK: + offset = REG_EDCA_BK_PARAM; + break; + default: + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + param->txop_limit &= 0x7FF; + value32 = (param->aifs) | (param->cw << 8) | (param->txop_limit << 16); + + HALMAC_REG_W32(offset, value32); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +void +rx_clk_gate_88xx(struct halmac_adapter *adapter, u8 enable) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + value8 = HALMAC_REG_R8(REG_RCR + 2); + + if (enable == 1) + HALMAC_REG_W8(REG_RCR + 2, value8 & ~(BIT(3))); + else + HALMAC_REG_W8(REG_RCR + 2, value8 | BIT(3)); +} + +enum halmac_ret_status +rx_cut_amsdu_cfg_88xx(struct halmac_adapter *adapter, + struct halmac_cut_amsdu_cfg *cfg) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +enum halmac_ret_status +fast_edca_cfg_88xx(struct halmac_adapter *adapter, + struct halmac_fast_edca_cfg *cfg) +{ + u16 value16; + u32 offset; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + switch (cfg->acq_id) { + case HALMAC_ACQ_ID_VO: + offset = REG_FAST_EDCA_VOVI_SETTING; + break; + case HALMAC_ACQ_ID_VI: + offset = REG_FAST_EDCA_VOVI_SETTING + 2; + break; + case HALMAC_ACQ_ID_BE: + offset = REG_FAST_EDCA_BEBK_SETTING; + break; + case HALMAC_ACQ_ID_BK: + offset = REG_FAST_EDCA_BEBK_SETTING + 2; + break; + default: + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + value16 = HALMAC_REG_R16(offset); + value16 &= 0xFF; + value16 = value16 | (cfg->queue_to << 8); + + HALMAC_REG_W16(offset, value16); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * get_mac_addr_88xx() - get mac address + * @adapter : the adapter of halmac + * @port : 0 for port0, 1 for port1, 2 for port2, 3 for port3, 4 for port4 + * @addr : mac address + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_mac_addr_88xx(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr) +{ + u16 mac_addr_h; + u32 mac_addr_l; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (port >= HALMAC_PORTID_NUM) { + PLTFM_MSG_ERR("[ERR]port index >= 5\n"); + return HALMAC_RET_PORT_NOT_SUPPORT; + } + + switch (port) { + case HALMAC_PORTID0: + mac_addr_l = HALMAC_REG_R32(REG_MACID); + mac_addr_h = HALMAC_REG_R16(REG_MACID + 4); + break; + case HALMAC_PORTID1: + mac_addr_l = HALMAC_REG_R32(REG_MACID1); + mac_addr_h = HALMAC_REG_R16(REG_MACID1 + 4); + break; + case HALMAC_PORTID2: + mac_addr_l = HALMAC_REG_R32(REG_MACID2); + mac_addr_h = HALMAC_REG_R16(REG_MACID2 + 4); + break; + case HALMAC_PORTID3: + mac_addr_l = HALMAC_REG_R32(REG_MACID3); + mac_addr_h = HALMAC_REG_R16(REG_MACID3 + 4); + break; + case HALMAC_PORTID4: + mac_addr_l = HALMAC_REG_R32(REG_MACID4); + mac_addr_h = HALMAC_REG_R16(REG_MACID4 + 4); + break; + default: + return HALMAC_RET_PORT_NOT_SUPPORT; + } + + addr->addr_l_h.low = rtk_cpu_to_le32(mac_addr_l); + addr->addr_l_h.high = rtk_cpu_to_le16(mac_addr_h); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +void +rts_full_bw_88xx(struct halmac_adapter *adapter, u8 enable) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + value8 = HALMAC_REG_R8(REG_INIRTS_RATE_SEL); + + if (enable == 1) + HALMAC_REG_W8(REG_INIRTS_RATE_SEL, value8 | BIT(5)); + else + HALMAC_REG_W8(REG_INIRTS_RATE_SEL, value8 & ~(BIT(5))); +} + +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.h b/hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.h new file mode 100644 index 0000000..ac46d8c --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_cfg_wmac_88xx.h @@ -0,0 +1,133 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_CFG_WMAC_88XX_H_ +#define _HALMAC_CFG_WMAC_88XX_H_ + +#include "../halmac_api.h" + +#if HALMAC_88XX_SUPPORT + +enum halmac_ret_status +cfg_mac_addr_88xx(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr); + +enum halmac_ret_status +cfg_bssid_88xx(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr); + +enum halmac_ret_status +cfg_transmitter_addr_88xx(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr); + +enum halmac_ret_status +cfg_net_type_88xx(struct halmac_adapter *adapter, u8 port, + enum halmac_network_type_select net_type); + +enum halmac_ret_status +cfg_tsf_rst_88xx(struct halmac_adapter *adapter, u8 port); + +enum halmac_ret_status +cfg_bcn_space_88xx(struct halmac_adapter *adapter, u8 port, u32 bcn_space); + +enum halmac_ret_status +rw_bcn_ctrl_88xx(struct halmac_adapter *adapter, u8 port, u8 write_en, + struct halmac_bcn_ctrl *ctrl); + +enum halmac_ret_status +cfg_multicast_addr_88xx(struct halmac_adapter *adapter, + union halmac_wlan_addr *addr); + +enum halmac_ret_status +cfg_operation_mode_88xx(struct halmac_adapter *adapter, + enum halmac_wireless_mode mode); + +enum halmac_ret_status +cfg_ch_bw_88xx(struct halmac_adapter *adapter, u8 ch, + enum halmac_pri_ch_idx idx, enum halmac_bw bw); + +enum halmac_ret_status +cfg_ch_88xx(struct halmac_adapter *adapter, u8 ch); + +enum halmac_ret_status +cfg_pri_ch_idx_88xx(struct halmac_adapter *adapter, enum halmac_pri_ch_idx idx); + +enum halmac_ret_status +cfg_bw_88xx(struct halmac_adapter *adapter, enum halmac_bw bw); + +void +cfg_txfifo_lt_88xx(struct halmac_adapter *adapter, + struct halmac_txfifo_lifetime_cfg *cfg); + +enum halmac_ret_status +enable_bb_rf_88xx(struct halmac_adapter *adapter, u8 enable); + +enum halmac_ret_status +cfg_la_mode_88xx(struct halmac_adapter *adapter, enum halmac_la_mode mode); + +enum halmac_ret_status +cfg_rxfifo_expand_mode_88xx(struct halmac_adapter *adapter, + enum halmac_rx_fifo_expanding_mode mode); + +enum halmac_ret_status +config_security_88xx(struct halmac_adapter *adapter, + struct halmac_security_setting *setting); + +u8 +get_used_cam_entry_num_88xx(struct halmac_adapter *adapter, + enum hal_security_type sec_type); + +enum halmac_ret_status +write_cam_88xx(struct halmac_adapter *adapter, u32 idx, + struct halmac_cam_entry_info *info); + +enum halmac_ret_status +read_cam_entry_88xx(struct halmac_adapter *adapter, u32 idx, + struct halmac_cam_entry_format *content); + +enum halmac_ret_status +clear_cam_entry_88xx(struct halmac_adapter *adapter, u32 idx); + +void +rx_shift_88xx(struct halmac_adapter *adapter, u8 enable); + +enum halmac_ret_status +cfg_edca_para_88xx(struct halmac_adapter *adapter, enum halmac_acq_id acq_id, + struct halmac_edca_para *param); + +void +rx_clk_gate_88xx(struct halmac_adapter *adapter, u8 enable); + +enum halmac_ret_status +rx_cut_amsdu_cfg_88xx(struct halmac_adapter *adapter, + struct halmac_cut_amsdu_cfg *cfg); + +enum halmac_ret_status +fast_edca_cfg_88xx(struct halmac_adapter *adapter, + struct halmac_fast_edca_cfg *cfg); + +enum halmac_ret_status +get_mac_addr_88xx(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr); + +void +rts_full_bw_88xx(struct halmac_adapter *adapter, u8 enable); + +void +cfg_mac_clk_88xx(struct halmac_adapter *adapter); + +#endif/* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_CFG_WMAC_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_common_88xx.c b/hal/halmac/halmac_88xx/halmac_common_88xx.c new file mode 100644 index 0000000..885be21 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_common_88xx.c @@ -0,0 +1,3453 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_common_88xx.h" +#include "halmac_88xx_cfg.h" +#include "halmac_init_88xx.h" +#include "halmac_cfg_wmac_88xx.h" +#include "halmac_efuse_88xx.h" +#include "halmac_bb_rf_88xx.h" +#if HALMAC_USB_SUPPORT +#include "halmac_usb_88xx.h" +#endif +#if HALMAC_SDIO_SUPPORT +#include "halmac_sdio_88xx.h" +#endif +#if HALMAC_PCIE_SUPPORT +#include "halmac_pcie_88xx.h" +#endif +#include "halmac_mimo_88xx.h" + +#if HALMAC_88XX_SUPPORT + +#define CFG_PARAM_H2C_INFO_SIZE 12 +#define ORIGINAL_H2C_CMD_SIZE 8 + +#define WLHDR_PROT_VER 0 + +#define WLHDR_TYPE_MGMT 0 +#define WLHDR_TYPE_CTRL 1 +#define WLHDR_TYPE_DATA 2 + +/* mgmt frame */ +#define WLHDR_SUB_TYPE_ASSOC_REQ 0 +#define WLHDR_SUB_TYPE_ASSOC_RSPNS 1 +#define WLHDR_SUB_TYPE_REASSOC_REQ 2 +#define WLHDR_SUB_TYPE_REASSOC_RSPNS 3 +#define WLHDR_SUB_TYPE_PROBE_REQ 4 +#define WLHDR_SUB_TYPE_PROBE_RSPNS 5 +#define WLHDR_SUB_TYPE_BCN 8 +#define WLHDR_SUB_TYPE_DISASSOC 10 +#define WLHDR_SUB_TYPE_AUTH 11 +#define WLHDR_SUB_TYPE_DEAUTH 12 +#define WLHDR_SUB_TYPE_ACTION 13 +#define WLHDR_SUB_TYPE_ACTION_NOACK 14 + +/* ctrl frame */ +#define WLHDR_SUB_TYPE_BF_RPT_POLL 4 +#define WLHDR_SUB_TYPE_NDPA 5 + +/* data frame */ +#define WLHDR_SUB_TYPE_DATA 0 +#define WLHDR_SUB_TYPE_NULL 4 +#define WLHDR_SUB_TYPE_QOS_DATA 8 +#define WLHDR_SUB_TYPE_QOS_NULL 12 + +#define LTECOEX_ACCESS_CTRL REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1 + +struct wlhdr_frame_ctrl { + u16 protocol:2; + u16 type:2; + u16 sub_type:4; + u16 to_ds:1; + u16 from_ds:1; + u16 more_frag:1; + u16 retry:1; + u16 pwr_mgmt:1; + u16 more_data:1; + u16 protect_frame:1; + u16 order:1; +}; + +static enum halmac_ret_status +parse_c2h_pkt_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +get_c2h_dbg_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +get_h2c_ack_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +get_scan_ch_notify_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +get_scan_rpt_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +get_h2c_ack_cfg_param_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +get_h2c_ack_update_pkt_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +get_h2c_ack_send_scan_pkt_88xx(struct halmac_adapter *adapter, u8 *buf, + u32 size); + +static enum halmac_ret_status +get_h2c_ack_drop_scan_pkt_88xx(struct halmac_adapter *adapter, u8 *buf, + u32 size); + +static enum halmac_ret_status +get_h2c_ack_update_datapkt_88xx(struct halmac_adapter *adapter, u8 *buf, + u32 size); + +static enum halmac_ret_status +get_h2c_ack_run_datapkt_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +get_h2c_ack_ch_switch_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +static enum halmac_ret_status +malloc_cfg_param_buf_88xx(struct halmac_adapter *adapter, u8 full_fifo); + +static enum halmac_cmd_construct_state +cfg_param_cmd_cnstr_state_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +proc_cfg_param_88xx(struct halmac_adapter *adapter, + struct halmac_phy_parameter_info *param, u8 full_fifo); + +static enum halmac_ret_status +send_cfg_param_h2c_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +cnv_cfg_param_state_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_construct_state dest_state); + +static enum halmac_ret_status +add_param_buf_88xx(struct halmac_adapter *adapter, + struct halmac_phy_parameter_info *param, u8 *buf, + u8 *end_cmd); + +static enum halmac_ret_status +gen_cfg_param_h2c_88xx(struct halmac_adapter *adapter, u8 *buff); + +static enum halmac_ret_status +send_h2c_update_packet_88xx(struct halmac_adapter *adapter, + enum halmac_packet_id pkt_id, u8 *pkt, u32 size); + +static enum halmac_ret_status +send_h2c_send_scan_packet_88xx(struct halmac_adapter *adapter, + u8 index, u8 *pkt, u32 size); + +static enum halmac_ret_status +send_h2c_drop_scan_packet_88xx(struct halmac_adapter *adapter, + struct halmac_drop_pkt_option *option); + +static enum halmac_ret_status +send_bt_coex_cmd_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size, + u8 ack); + +static enum halmac_ret_status +read_buf_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, + enum hal_fifo_sel sel, u8 *data); + +static enum halmac_cmd_construct_state +scan_cmd_cnstr_state_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +cnv_scan_state_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_construct_state dest_state); + +static enum halmac_ret_status +proc_ctrl_ch_switch_88xx(struct halmac_adapter *adapter, + struct halmac_ch_switch_option *opt); + +static enum halmac_ret_status +proc_p2pps_88xx(struct halmac_adapter *adapter, struct halmac_p2pps *info); + +static enum halmac_ret_status +get_cfg_param_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status); + +static enum halmac_ret_status +get_ch_switch_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status); + +static enum halmac_ret_status +get_update_packet_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status); + +static enum halmac_ret_status +get_send_scan_packet_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status); + +static enum halmac_ret_status +get_drop_scan_packet_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status); + +static enum halmac_ret_status +pwr_sub_seq_parser_88xx(struct halmac_adapter *adapter, u8 cut, u8 intf, + struct halmac_wlan_pwr_cfg *cmd); + +static void +pwr_state_88xx(struct halmac_adapter *adapter, enum halmac_mac_power *state); + +static enum halmac_ret_status +pwr_cmd_polling_88xx(struct halmac_adapter *adapter, + struct halmac_wlan_pwr_cfg *cmd); + +static void +get_pq_mapping_88xx(struct halmac_adapter *adapter, + struct halmac_rqpn_map *mapping); + +static void +dump_reg_sdio_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +wlhdr_valid_88xx(struct halmac_adapter *adapter, u8 *buf); + +static u8 +wlhdr_mgmt_valid_88xx(struct halmac_adapter *adapter, + struct wlhdr_frame_ctrl *wlhdr); + +static u8 +wlhdr_ctrl_valid_88xx(struct halmac_adapter *adapter, + struct wlhdr_frame_ctrl *wlhdr); + +static u8 +wlhdr_data_valid_88xx(struct halmac_adapter *adapter, + struct wlhdr_frame_ctrl *wlhdr); + +static void +dump_reg_88xx(struct halmac_adapter *adapter); + +static u8 +packet_in_nlo_88xx(struct halmac_adapter *adapter, + enum halmac_packet_id pkt_id); + +static enum halmac_packet_id +get_real_pkt_id_88xx(struct halmac_adapter *adapter, + enum halmac_packet_id pkt_id); + +static u32 +get_update_packet_page_size(struct halmac_adapter *adapter, u32 size); + +/** + * ofld_func_cfg_88xx() - config offload function + * @adapter : the adapter of halmac + * @info : offload function information + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +ofld_func_cfg_88xx(struct halmac_adapter *adapter, + struct halmac_ofld_func_info *info) +{ + if (adapter->intf == HALMAC_INTERFACE_SDIO && + info->rsvd_pg_drv_buf_max_sz > SDIO_TX_MAX_SIZE_88XX) + return HALMAC_RET_FAIL; + + adapter->pltfm_info.malloc_size = info->halmac_malloc_max_sz; + adapter->pltfm_info.rsvd_pg_size = info->rsvd_pg_drv_buf_max_sz; + + return HALMAC_RET_SUCCESS; +} + +/** + * dl_drv_rsvd_page_88xx() - download packet to rsvd page + * @adapter : the adapter of halmac + * @pg_offset : page offset of driver's rsvd page + * @halmac_buf : data to be downloaded, tx_desc is not included + * @halmac_size : data size to be downloaded + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +dl_drv_rsvd_page_88xx(struct halmac_adapter *adapter, u8 pg_offset, u8 *buf, + u32 size) +{ + enum halmac_ret_status status; + u32 pg_size; + u32 pg_num = 0; + u16 pg_addr = 0; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + pg_size = adapter->hw_cfg_info.page_size; + pg_num = size / pg_size + ((size & (pg_size - 1)) ? 1 : 0); + if (pg_offset + pg_num > adapter->txff_alloc.rsvd_drv_pg_num) { + PLTFM_MSG_ERR("[ERR] pkt overflow!!\n"); + return HALMAC_RET_DRV_DL_ERR; + } + + pg_addr = adapter->txff_alloc.rsvd_drv_addr + pg_offset; + + status = dl_rsvd_page_88xx(adapter, pg_addr, buf, size); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dl rsvd page fail!!\n"); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +dl_rsvd_page_88xx(struct halmac_adapter *adapter, u16 pg_addr, u8 *buf, + u32 size) +{ + u8 restore[2]; + u8 value8; + u16 rsvd_pg_head; + u32 cnt; + enum halmac_rsvd_pg_state *state = &adapter->halmac_state.rsvd_pg_state; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (size == 0) { + PLTFM_MSG_TRACE("[TRACE]pkt size = 0\n"); + return HALMAC_RET_ZERO_LEN_RSVD_PACKET; + } + + if (*state == HALMAC_RSVD_PG_STATE_BUSY) + return HALMAC_RET_BUSY_STATE; + + *state = HALMAC_RSVD_PG_STATE_BUSY; + + pg_addr &= BIT_MASK_BCN_HEAD_1_V1; + HALMAC_REG_W16(REG_FIFOPAGE_CTRL_2, (u16)(pg_addr | BIT(15))); + + value8 = HALMAC_REG_R8(REG_CR + 1); + restore[0] = value8; + value8 = (u8)(value8 | BIT(0)); + HALMAC_REG_W8(REG_CR + 1, value8); + + value8 = HALMAC_REG_R8(REG_FWHW_TXQ_CTRL + 2); + restore[1] = value8; + value8 = (u8)(value8 & ~(BIT(6))); + HALMAC_REG_W8(REG_FWHW_TXQ_CTRL + 2, value8); + + if (PLTFM_SEND_RSVD_PAGE(buf, size) == 0) { + PLTFM_MSG_ERR("[ERR]send rvsd pg(pltfm)!!\n"); + status = HALMAC_RET_DL_RSVD_PAGE_FAIL; + goto DL_RSVD_PG_END; + } + + cnt = 1000; + while (!(HALMAC_REG_R8(REG_FIFOPAGE_CTRL_2 + 1) & BIT(7))) { + PLTFM_DELAY_US(10); + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]bcn valid!!\n"); + status = HALMAC_RET_POLLING_BCN_VALID_FAIL; + break; + } + } +DL_RSVD_PG_END: + rsvd_pg_head = adapter->txff_alloc.rsvd_boundary; + HALMAC_REG_W16(REG_FIFOPAGE_CTRL_2, rsvd_pg_head | BIT(15)); + HALMAC_REG_W8(REG_FWHW_TXQ_CTRL + 2, restore[1]); + HALMAC_REG_W8(REG_CR + 1, restore[0]); + + *state = HALMAC_RSVD_PG_STATE_IDLE; + + return status; +} + +enum halmac_ret_status +get_hw_value_88xx(struct halmac_adapter *adapter, enum halmac_hw_id hw_id, + void *value) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + switch (hw_id) { + case HALMAC_HW_RQPN_MAPPING: + get_pq_mapping_88xx(adapter, (struct halmac_rqpn_map *)value); + break; + case HALMAC_HW_EFUSE_SIZE: + *(u32 *)value = adapter->hw_cfg_info.efuse_size; + break; + case HALMAC_HW_EEPROM_SIZE: + *(u32 *)value = adapter->hw_cfg_info.eeprom_size; + break; + case HALMAC_HW_BT_BANK_EFUSE_SIZE: + *(u32 *)value = adapter->hw_cfg_info.bt_efuse_size; + break; + case HALMAC_HW_BT_BANK1_EFUSE_SIZE: + case HALMAC_HW_BT_BANK2_EFUSE_SIZE: + *(u32 *)value = 0; + break; + case HALMAC_HW_TXFIFO_SIZE: + *(u32 *)value = adapter->hw_cfg_info.tx_fifo_size; + break; + case HALMAC_HW_RXFIFO_SIZE: + *(u32 *)value = adapter->hw_cfg_info.rx_fifo_size; + break; + case HALMAC_HW_RSVD_PG_BNDY: + *(u16 *)value = adapter->txff_alloc.rsvd_drv_addr; + break; + case HALMAC_HW_CAM_ENTRY_NUM: + *(u8 *)value = adapter->hw_cfg_info.cam_entry_num; + break; + case HALMAC_HW_WLAN_EFUSE_AVAILABLE_SIZE: + get_efuse_available_size_88xx(adapter, (u32 *)value); + break; + case HALMAC_HW_IC_VERSION: + *(u8 *)value = adapter->chip_ver; + break; + case HALMAC_HW_PAGE_SIZE: + *(u32 *)value = adapter->hw_cfg_info.page_size; + break; + case HALMAC_HW_TX_AGG_ALIGN_SIZE: + *(u16 *)value = adapter->hw_cfg_info.tx_align_size; + break; + case HALMAC_HW_RX_AGG_ALIGN_SIZE: + *(u8 *)value = 8; + break; + case HALMAC_HW_DRV_INFO_SIZE: + *(u8 *)value = adapter->drv_info_size; + break; + case HALMAC_HW_TXFF_ALLOCATION: + PLTFM_MEMCPY(value, &adapter->txff_alloc, + sizeof(struct halmac_txff_allocation)); + break; + case HALMAC_HW_RSVD_EFUSE_SIZE: + *(u32 *)value = get_rsvd_efuse_size_88xx(adapter); + break; + case HALMAC_HW_FW_HDR_SIZE: + *(u32 *)value = WLAN_FW_HDR_SIZE; + break; + case HALMAC_HW_TX_DESC_SIZE: + *(u32 *)value = adapter->hw_cfg_info.txdesc_size; + break; + case HALMAC_HW_RX_DESC_SIZE: + *(u32 *)value = adapter->hw_cfg_info.rxdesc_size; + break; + case HALMAC_HW_ORI_H2C_SIZE: + *(u32 *)value = ORIGINAL_H2C_CMD_SIZE; + break; + case HALMAC_HW_RSVD_DRV_PGNUM: + *(u16 *)value = adapter->txff_alloc.rsvd_drv_pg_num; + break; + case HALMAC_HW_TX_PAGE_SIZE: + *(u16 *)value = TX_PAGE_SIZE_88XX; + break; + case HALMAC_HW_USB_TXAGG_DESC_NUM: + *(u8 *)value = adapter->hw_cfg_info.usb_txagg_num; + break; + case HALMAC_HW_AC_OQT_SIZE: + *(u8 *)value = adapter->hw_cfg_info.ac_oqt_size; + break; + case HALMAC_HW_NON_AC_OQT_SIZE: + *(u8 *)value = adapter->hw_cfg_info.non_ac_oqt_size; + break; + case HALMAC_HW_AC_QUEUE_NUM: + *(u8 *)value = adapter->hw_cfg_info.acq_num; + break; + case HALMAC_HW_PWR_STATE: + pwr_state_88xx(adapter, (enum halmac_mac_power *)value); + break; + default: + return HALMAC_RET_PARA_NOT_SUPPORT; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static void +get_pq_mapping_88xx(struct halmac_adapter *adapter, + struct halmac_rqpn_map *mapping) +{ + mapping->dma_map_vo = adapter->pq_map[HALMAC_PQ_MAP_VO]; + mapping->dma_map_vi = adapter->pq_map[HALMAC_PQ_MAP_VI]; + mapping->dma_map_be = adapter->pq_map[HALMAC_PQ_MAP_BE]; + mapping->dma_map_bk = adapter->pq_map[HALMAC_PQ_MAP_BK]; + mapping->dma_map_mg = adapter->pq_map[HALMAC_PQ_MAP_MG]; + mapping->dma_map_hi = adapter->pq_map[HALMAC_PQ_MAP_HI]; +} + +/** + * set_hw_value_88xx() -set hw config value + * @adapter : the adapter of halmac + * @hw_id : hw id for driver to config + * @value : hw value, reference table to get data type + * Author : KaiYuan Chang / Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +set_hw_value_88xx(struct halmac_adapter *adapter, enum halmac_hw_id hw_id, + void *value) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; +#if HALMAC_SDIO_SUPPORT + struct halmac_tx_page_threshold_info *th_info; +#endif + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (!value) { + PLTFM_MSG_ERR("[ERR]null ptr-set hw value\n"); + return HALMAC_RET_NULL_POINTER; + } + + switch (hw_id) { +#if HALMAC_USB_SUPPORT + case HALMAC_HW_USB_MODE: + status = set_usb_mode_88xx(adapter, + *(enum halmac_usb_mode *)value); + if (status != HALMAC_RET_SUCCESS) + return status; + break; +#endif + case HALMAC_HW_BANDWIDTH: + cfg_bw_88xx(adapter, *(enum halmac_bw *)value); + break; + case HALMAC_HW_CHANNEL: + cfg_ch_88xx(adapter, *(u8 *)value); + break; + case HALMAC_HW_PRI_CHANNEL_IDX: + cfg_pri_ch_idx_88xx(adapter, *(enum halmac_pri_ch_idx *)value); + break; + case HALMAC_HW_EN_BB_RF: + status = enable_bb_rf_88xx(adapter, *(u8 *)value); + if (status != HALMAC_RET_SUCCESS) + return status; + break; +#if HALMAC_SDIO_SUPPORT + case HALMAC_HW_SDIO_TX_PAGE_THRESHOLD: + if (adapter->intf == HALMAC_INTERFACE_SDIO) { + th_info = (struct halmac_tx_page_threshold_info *)value; + cfg_sdio_tx_page_threshold_88xx(adapter, th_info); + } else { + return HALMAC_RET_FAIL; + } + break; +#endif + case HALMAC_HW_RX_SHIFT: + rx_shift_88xx(adapter, *(u8 *)value); + break; + case HALMAC_HW_TXDESC_CHECKSUM: + tx_desc_chksum_88xx(adapter, *(u8 *)value); + break; + case HALMAC_HW_RX_CLK_GATE: + rx_clk_gate_88xx(adapter, *(u8 *)value); + break; + case HALMAC_HW_FAST_EDCA: + fast_edca_cfg_88xx(adapter, + (struct halmac_fast_edca_cfg *)value); + break; + case HALMAC_HW_RTS_FULL_BW: + rts_full_bw_88xx(adapter, *(u8 *)value); + break; + case HALMAC_HW_FREE_CNT_EN: + HALMAC_REG_W8_SET(REG_MISC_CTRL, BIT_EN_FREECNT); + break; + case HALMAC_HW_TXFIFO_LIFETIME: + cfg_txfifo_lt_88xx(adapter, + (struct halmac_txfifo_lifetime_cfg *)value); + break; + default: + return HALMAC_RET_PARA_NOT_SUPPORT; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * get_watcher_88xx() -get watcher value + * @adapter : the adapter of halmac + * @sel : id for driver to config + * @value : value, reference table to get data type + * Author : + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_watcher_88xx(struct halmac_adapter *adapter, enum halmac_watcher_sel sel, + void *value) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (!value) { + PLTFM_MSG_ERR("[ERR]null ptr-set hw value\n"); + return HALMAC_RET_NULL_POINTER; + } + + switch (sel) { + case HALMAC_WATCHER_SDIO_RN_FOOL_PROOFING: + *(u32 *)value = adapter->watcher.get_watcher.sdio_rn_not_align; + break; + default: + return HALMAC_RET_PARA_NOT_SUPPORT; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +set_h2c_pkt_hdr_88xx(struct halmac_adapter *adapter, u8 *hdr, + struct halmac_h2c_header_info *info, u16 *seq_num) +{ + u16 total_size; + + PLTFM_MSG_TRACE("[TRACE]%s!!\n", __func__); + + total_size = H2C_PKT_HDR_SIZE_88XX + info->content_size; + FW_OFFLOAD_H2C_SET_TOTAL_LEN(hdr, total_size); + FW_OFFLOAD_H2C_SET_SUB_CMD_ID(hdr, info->sub_cmd_id); + + FW_OFFLOAD_H2C_SET_CATEGORY(hdr, 0x01); + FW_OFFLOAD_H2C_SET_CMD_ID(hdr, 0xFF); + + PLTFM_MUTEX_LOCK(&adapter->h2c_seq_mutex); + FW_OFFLOAD_H2C_SET_SEQ_NUM(hdr, adapter->h2c_info.seq_num); + *seq_num = adapter->h2c_info.seq_num; + (adapter->h2c_info.seq_num)++; + PLTFM_MUTEX_UNLOCK(&adapter->h2c_seq_mutex); + + if (info->ack == 1) + FW_OFFLOAD_H2C_SET_ACK(hdr, 1); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +send_h2c_pkt_88xx(struct halmac_adapter *adapter, u8 *pkt) +{ + u32 cnt = 100; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + while (adapter->h2c_info.buf_fs <= H2C_PKT_SIZE_88XX) { + get_h2c_buf_free_space_88xx(adapter); + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]h2c free space!!\n"); + return HALMAC_RET_H2C_SPACE_FULL; + } + } + + cnt = 100; + do { + if (PLTFM_SEND_H2C_PKT(pkt, H2C_PKT_SIZE_88XX) == 1) + break; + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]pltfm - sned h2c pkt!!\n"); + return HALMAC_RET_SEND_H2C_FAIL; + } + PLTFM_DELAY_US(5); + + } while (1); + + adapter->h2c_info.buf_fs -= H2C_PKT_SIZE_88XX; + + return status; +} + +enum halmac_ret_status +get_h2c_buf_free_space_88xx(struct halmac_adapter *adapter) +{ + u32 hw_wptr; + u32 fw_rptr; + struct halmac_h2c_info *info = &adapter->h2c_info; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + hw_wptr = HALMAC_REG_R32(REG_H2C_PKT_WRITEADDR) & 0x3FFFF; + fw_rptr = HALMAC_REG_R32(REG_H2C_PKT_READADDR) & 0x3FFFF; + + if (hw_wptr >= fw_rptr) + info->buf_fs = info->buf_size - (hw_wptr - fw_rptr); + else + info->buf_fs = fw_rptr - hw_wptr; + + return HALMAC_RET_SUCCESS; +} + +/** + * get_c2h_info_88xx() - process halmac C2H packet + * @adapter : the adapter of halmac + * @buf : RX Packet pointer + * @size : RX Packet size + * + * Note : Don't use any IO or DELAY in this API + * + * Author : KaiYuan Chang/Ivan Lin + * + * Used to process c2h packet info from RX path. After receiving the packet, + * user need to call this api and pass the packet pointer. + * + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_c2h_info_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (GET_RX_DESC_C2H(buf) == 1) { + PLTFM_MSG_TRACE("[TRACE]Parse c2h pkt\n"); + + status = parse_c2h_pkt_88xx(adapter, buf, size); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]Parse c2h pkt\n"); + return status; + } + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +parse_c2h_pkt_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 cmd_id; + u8 sub_cmd_id; + u8 *c2h_pkt = buf + adapter->hw_cfg_info.rxdesc_size; + u32 c2h_size = size - adapter->hw_cfg_info.rxdesc_size; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + cmd_id = (u8)C2H_HDR_GET_CMD_ID(c2h_pkt); + + if (cmd_id != 0xFF) { + PLTFM_MSG_TRACE("[TRACE]Not 0xFF cmd!!\n"); + return HALMAC_RET_C2H_NOT_HANDLED; + } + + sub_cmd_id = (u8)C2H_HDR_GET_C2H_SUB_CMD_ID(c2h_pkt); + + switch (sub_cmd_id) { + case C2H_SUB_CMD_ID_C2H_DBG: + status = get_c2h_dbg_88xx(adapter, c2h_pkt, c2h_size); + break; + case C2H_SUB_CMD_ID_H2C_ACK_HDR: + status = get_h2c_ack_88xx(adapter, c2h_pkt, c2h_size); + break; + case C2H_SUB_CMD_ID_BT_COEX_INFO: + status = HALMAC_RET_C2H_NOT_HANDLED; + break; + case C2H_SUB_CMD_ID_SCAN_STATUS_RPT: + status = get_scan_rpt_88xx(adapter, c2h_pkt, c2h_size); + break; + case C2H_SUB_CMD_ID_PSD_DATA: + status = get_psd_data_88xx(adapter, c2h_pkt, c2h_size); + break; + case C2H_SUB_CMD_ID_EFUSE_DATA: + status = get_efuse_data_88xx(adapter, c2h_pkt, c2h_size); + break; + case C2H_SUB_CMD_ID_SCAN_CH_NOTIFY: + status = get_scan_ch_notify_88xx(adapter, c2h_pkt, c2h_size); + break; + case C2H_SUB_CMD_ID_DPK_DATA: + status = get_dpk_data_88xx(adapter, c2h_pkt, c2h_size); + break; + default: + PLTFM_MSG_WARN("[WARN]Sub cmd id!!\n"); + status = HALMAC_RET_C2H_NOT_HANDLED; + break; + } + + return status; +} + +static enum halmac_ret_status +get_c2h_dbg_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 i; + u8 next_msg = 0; + u8 cur_msg = 0; + u8 msg_len = 0; + char *c2h_buf = (char *)NULL; + u8 content_len = 0; + u8 seq_num = 0; + + content_len = (u8)C2H_HDR_GET_LEN((u8 *)buf); + + if (content_len > C2H_DBG_CONTENT_MAX_LENGTH) { + PLTFM_MSG_ERR("[ERR]c2h size > max len!\n"); + return HALMAC_RET_C2H_NOT_HANDLED; + } + + for (i = 0; i < content_len; i++) { + if (*(buf + C2H_DBG_HDR_LEN + i) == '\n') { + if ((*(buf + C2H_DBG_HDR_LEN + i + 1) == '\0') || + (*(buf + C2H_DBG_HDR_LEN + i + 1) == 0xff)) { + next_msg = C2H_DBG_HDR_LEN + i + 1; + goto _ENDFOUND; + } + } + } + +_ENDFOUND: + msg_len = next_msg - C2H_DBG_HDR_LEN; + + c2h_buf = (char *)PLTFM_MALLOC(msg_len); + if (!c2h_buf) + return HALMAC_RET_MALLOC_FAIL; + + PLTFM_MEMCPY(c2h_buf, buf + C2H_DBG_HDR_LEN, msg_len); + + seq_num = (u8)(*(c2h_buf)); + *(c2h_buf + msg_len - 1) = '\0'; + PLTFM_MSG_ALWAYS("[RTKFW, SEQ=%d]: %s\n", + seq_num, (char *)(c2h_buf + 1)); + PLTFM_FREE(c2h_buf, msg_len); + + while (*(buf + next_msg) != '\0') { + cur_msg = next_msg; + + msg_len = (u8)(*(buf + cur_msg + 3)) - 1; + next_msg += C2H_DBG_HDR_LEN + msg_len; + + c2h_buf = (char *)PLTFM_MALLOC(msg_len); + if (!c2h_buf) + return HALMAC_RET_MALLOC_FAIL; + + PLTFM_MEMCPY(c2h_buf, buf + cur_msg + C2H_DBG_HDR_LEN, msg_len); + *(c2h_buf + msg_len - 1) = '\0'; + seq_num = (u8)(*(c2h_buf)); + PLTFM_MSG_ALWAYS("[RTKFW, SEQ=%d]: %s\n", + seq_num, (char *)(c2h_buf + 1)); + PLTFM_FREE(c2h_buf, msg_len); + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_h2c_ack_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 cmd_id; + u8 sub_cmd_id; + u8 fw_rc; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]Ack for C2H!!\n"); + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + if (HALMAC_H2C_RETURN_SUCCESS != (enum halmac_h2c_return_code)fw_rc) + PLTFM_MSG_TRACE("[TRACE]fw rc = %d\n", fw_rc); + + cmd_id = (u8)H2C_ACK_HDR_GET_H2C_CMD_ID(buf); + + if (cmd_id != 0xFF) { + PLTFM_MSG_ERR("[ERR]h2c ack cmd id!!\n"); + return HALMAC_RET_C2H_NOT_HANDLED; + } + + sub_cmd_id = (u8)H2C_ACK_HDR_GET_H2C_SUB_CMD_ID(buf); + + switch (sub_cmd_id) { + case H2C_SUB_CMD_ID_DUMP_PHYSICAL_EFUSE_ACK: + status = get_h2c_ack_phy_efuse_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_CFG_PARAM_ACK: + status = get_h2c_ack_cfg_param_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_UPDATE_PKT_ACK: + status = get_h2c_ack_update_pkt_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_SEND_SCAN_PKT_ACK: + status = get_h2c_ack_send_scan_pkt_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_DROP_SCAN_PKT_ACK: + status = get_h2c_ack_drop_scan_pkt_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_UPDATE_DATAPACK_ACK: + status = get_h2c_ack_update_datapkt_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_RUN_DATAPACK_ACK: + status = get_h2c_ack_run_datapkt_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_CH_SWITCH_ACK: + status = get_h2c_ack_ch_switch_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_IQK_ACK: + status = get_h2c_ack_iqk_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_PWR_TRK_ACK: + status = get_h2c_ack_pwr_trk_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_PSD_ACK: + break; + case H2C_SUB_CMD_ID_FW_SNDING_ACK: + status = get_h2c_ack_fw_snding_88xx(adapter, buf, size); + break; + case H2C_SUB_CMD_ID_DPK_ACK: + status = get_h2c_ack_dpk_88xx(adapter, buf, size); + break; + default: + status = HALMAC_RET_C2H_NOT_HANDLED; + break; + } + + return status; +} + +static enum halmac_ret_status +get_scan_ch_notify_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + struct halmac_scan_rpt_info *scan_rpt_info = &adapter->scan_rpt_info; + + PLTFM_MSG_TRACE("[TRACE]scan mode:%d\n", adapter->ch_sw_info.scan_mode); + + if (adapter->ch_sw_info.scan_mode == 1) { + if (scan_rpt_info->avl_buf_size < 12) { + PLTFM_MSG_ERR("[ERR]ch_notify buffer full!!\n"); + return HALMAC_RET_CH_SW_NO_BUF; + } + + SCAN_CH_NOTIFY_SET_CH_NUM(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_CH_NUM(buf)); + SCAN_CH_NOTIFY_SET_NOTIFY_ID(scan_rpt_info->buf_wptr, + SCAN_CH_NOTIFY_GET_NOTIFY_ID(buf)); + SCAN_CH_NOTIFY_SET_STATUS(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_STATUS(buf)); + SCAN_CH_NOTIFY_SET_TSF_0(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_TSF_0(buf)); + SCAN_CH_NOTIFY_SET_TSF_1(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_TSF_1(buf)); + SCAN_CH_NOTIFY_SET_TSF_2(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_TSF_2(buf)); + SCAN_CH_NOTIFY_SET_TSF_3(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_TSF_3(buf)); + SCAN_CH_NOTIFY_SET_TSF_4(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_TSF_4(buf)); + SCAN_CH_NOTIFY_SET_TSF_5(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_TSF_5(buf)); + SCAN_CH_NOTIFY_SET_TSF_6(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_TSF_6(buf)); + SCAN_CH_NOTIFY_SET_TSF_7(scan_rpt_info->buf_wptr, + (u8)SCAN_CH_NOTIFY_GET_TSF_7(buf)); + + scan_rpt_info->avl_buf_size = scan_rpt_info->avl_buf_size - 12; + scan_rpt_info->total_size = scan_rpt_info->total_size + 12; + scan_rpt_info->buf_wptr = scan_rpt_info->buf_wptr + 12; + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_scan_rpt_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 fw_rc; + enum halmac_cmd_process_status proc_status; + struct halmac_scan_rpt_info *scan_rpt_info = &adapter->scan_rpt_info; + + fw_rc = (u8)SCAN_STATUS_RPT_GET_H2C_RETURN_CODE(buf); + proc_status = (HALMAC_H2C_RETURN_SUCCESS == + (enum halmac_h2c_return_code)fw_rc) ? + HALMAC_CMD_PROCESS_DONE : HALMAC_CMD_PROCESS_ERROR; + + PLTFM_EVENT_SIG(HALMAC_FEATURE_CHANNEL_SWITCH, proc_status, NULL, 0); + + adapter->halmac_state.scan_state.proc_status = proc_status; + + if (adapter->ch_sw_info.scan_mode == 1) { + scan_rpt_info->rpt_tsf_low = + ((SCAN_STATUS_RPT_GET_TSF_3(buf) << 24) | + (SCAN_STATUS_RPT_GET_TSF_2(buf) << 16) | + (SCAN_STATUS_RPT_GET_TSF_1(buf) << 8) | + (SCAN_STATUS_RPT_GET_TSF_0(buf))); + scan_rpt_info->rpt_tsf_high = + ((SCAN_STATUS_RPT_GET_TSF_7(buf) << 24) | + (SCAN_STATUS_RPT_GET_TSF_6(buf) << 16) | + (SCAN_STATUS_RPT_GET_TSF_5(buf) << 8) | + (SCAN_STATUS_RPT_GET_TSF_4(buf))); + } + + PLTFM_MSG_TRACE("[TRACE]scan : %X\n", proc_status); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_h2c_ack_cfg_param_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num; + u8 fw_rc; + u32 offset_accum; + u32 value_accum; + struct halmac_cfg_param_state *state = + &adapter->halmac_state.cfg_param_state; + enum halmac_cmd_process_status proc_status = + HALMAC_CMD_PROCESS_UNDEFINE; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + offset_accum = CFG_PARAM_ACK_GET_OFFSET_ACCUMULATION(buf); + value_accum = CFG_PARAM_ACK_GET_VALUE_ACCUMULATION(buf); + + if (offset_accum != adapter->cfg_param_info.offset_accum || + value_accum != adapter->cfg_param_info.value_accum) { + PLTFM_MSG_ERR("[ERR][C2H]offset_accu : %x, value_accu : %xn", + offset_accum, value_accum); + PLTFM_MSG_ERR("[ERR][Ada]offset_accu : %x, value_accu : %x\n", + adapter->cfg_param_info.offset_accum, + adapter->cfg_param_info.value_accum); + proc_status = HALMAC_CMD_PROCESS_ERROR; + } + + if ((enum halmac_h2c_return_code)fw_rc == HALMAC_H2C_RETURN_SUCCESS && + proc_status != HALMAC_CMD_PROCESS_ERROR) { + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_CFG_PARA, proc_status, NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_CFG_PARA, proc_status, + &fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_h2c_ack_update_pkt_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num; + u8 fw_rc; + struct halmac_update_pkt_state *state = + &adapter->halmac_state.update_pkt_state; + enum halmac_cmd_process_status proc_status; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + if (HALMAC_H2C_RETURN_SUCCESS == (enum halmac_h2c_return_code)fw_rc) { + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_UPDATE_PACKET, proc_status, + NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_UPDATE_PACKET, proc_status, + &state->fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_h2c_ack_send_scan_pkt_88xx(struct halmac_adapter *adapter, + u8 *buf, u32 size) +{ + u8 seq_num; + u8 fw_rc; + struct halmac_scan_pkt_state *state = + &adapter->halmac_state.scan_pkt_state; + enum halmac_cmd_process_status proc_status; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + if (HALMAC_H2C_RETURN_SUCCESS == (enum halmac_h2c_return_code)fw_rc) { + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_SEND_SCAN_PACKET, proc_status, + NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_SEND_SCAN_PACKET, proc_status, + &state->fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_h2c_ack_drop_scan_pkt_88xx(struct halmac_adapter *adapter, + u8 *buf, u32 size) +{ + u8 seq_num; + u8 fw_rc; + struct halmac_drop_pkt_state *state = + &adapter->halmac_state.drop_pkt_state; + enum halmac_cmd_process_status proc_status; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + if (HALMAC_H2C_RETURN_SUCCESS == (enum halmac_h2c_return_code)fw_rc) { + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_DROP_SCAN_PACKET, proc_status, + NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_DROP_SCAN_PACKET, proc_status, + &state->fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_h2c_ack_update_datapkt_88xx(struct halmac_adapter *adapter, u8 *buf, + u32 size) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +static enum halmac_ret_status +get_h2c_ack_run_datapkt_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +static enum halmac_ret_status +get_h2c_ack_ch_switch_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num; + u8 fw_rc; + struct halmac_scan_state *state = &adapter->halmac_state.scan_state; + struct halmac_scan_rpt_info *scan_rpt_info = &adapter->scan_rpt_info; + enum halmac_cmd_process_status proc_status; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + if (adapter->ch_sw_info.scan_mode == 1) { + scan_rpt_info->ack_tsf_low = + ((CH_SWITCH_ACK_GET_TSF_3(buf) << 24) | + (CH_SWITCH_ACK_GET_TSF_2(buf) << 16) | + (CH_SWITCH_ACK_GET_TSF_1(buf) << 8) | + (CH_SWITCH_ACK_GET_TSF_0(buf))); + scan_rpt_info->ack_tsf_high = + ((CH_SWITCH_ACK_GET_TSF_7(buf) << 24) | + (CH_SWITCH_ACK_GET_TSF_6(buf) << 16) | + (CH_SWITCH_ACK_GET_TSF_5(buf) << 8) | + (CH_SWITCH_ACK_GET_TSF_4(buf))); + } + + if ((enum halmac_h2c_return_code)fw_rc == HALMAC_H2C_RETURN_SUCCESS) { + proc_status = HALMAC_CMD_PROCESS_RCVD; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_CHANNEL_SWITCH, proc_status, + NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_CHANNEL_SWITCH, proc_status, + &fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +/** + * mac_debug_88xx_v1() - read some registers for debug + * @adapter + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +mac_debug_88xx(struct halmac_adapter *adapter) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (adapter->intf == HALMAC_INTERFACE_SDIO) + dump_reg_sdio_88xx(adapter); + else + dump_reg_88xx(adapter); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static void +dump_reg_sdio_88xx(struct halmac_adapter *adapter) +{ + u8 tmp8; + u32 i; + + /* Dump CCCR, it needs new platform api */ + + /*Dump SDIO Local Register, use CMD52*/ + for (i = 0x10250000; i < 0x102500ff; i++) { + tmp8 = PLTFM_SDIO_CMD52_R(i); + PLTFM_MSG_TRACE("[TRACE]dbg-sdio[%x]=%x\n", i, tmp8); + } + + /*Dump MAC Register*/ + for (i = 0x0000; i < 0x17ff; i++) { + tmp8 = PLTFM_SDIO_CMD52_R(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp8); + } + + tmp8 = PLTFM_SDIO_CMD52_R(REG_SDIO_CRC_ERR_IDX); + if (tmp8) + PLTFM_MSG_ERR("[ERR]sdio crc=%x\n", tmp8); + + /*Check RX Fifo status*/ + i = REG_RXFF_PTR_V1; + tmp8 = PLTFM_SDIO_CMD52_R(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp8); + i = REG_RXFF_WTR_V1; + tmp8 = PLTFM_SDIO_CMD52_R(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp8); + i = REG_RXFF_PTR_V1; + tmp8 = PLTFM_SDIO_CMD52_R(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp8); + i = REG_RXFF_WTR_V1; + tmp8 = PLTFM_SDIO_CMD52_R(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp8); +} + +static void +dump_reg_88xx(struct halmac_adapter *adapter) +{ + u32 tmp32; + u32 i; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + /*Dump MAC Register*/ + for (i = 0x0000; i < 0x17fc; i += 4) { + tmp32 = HALMAC_REG_R32(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp32); + } + + /*Check RX Fifo status*/ + i = REG_RXFF_PTR_V1; + tmp32 = HALMAC_REG_R32(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp32); + i = REG_RXFF_WTR_V1; + tmp32 = HALMAC_REG_R32(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp32); + i = REG_RXFF_PTR_V1; + tmp32 = HALMAC_REG_R32(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp32); + i = REG_RXFF_WTR_V1; + tmp32 = HALMAC_REG_R32(i); + PLTFM_MSG_TRACE("[TRACE]dbg-mac[%x]=%x\n", i, tmp32); +} + +/** + * cfg_parameter_88xx() - config parameter by FW + * @adapter : the adapter of halmac + * @info : cmd id, content + * @full_fifo : parameter information + * + * If msk_en = 1, the format of array is {reg_info, mask, value}. + * If msk_en =_FAUSE, the format of array is {reg_info, value} + * The format of reg_info is + * reg_info[31]=rf_reg, 0: MAC_BB reg, 1: RF reg + * reg_info[27:24]=rf_path, 0: path_A, 1: path_B + * if rf_reg=0(MAC_BB reg), rf_path is meaningless. + * ref_info[15:0]=offset + * + * Example: msk_en = 0 + * {0x8100000a, 0x00001122} + * =>Set RF register, path_B, offset 0xA to 0x00001122 + * {0x00000824, 0x11224433} + * =>Set MAC_BB register, offset 0x800 to 0x11224433 + * + * Note : full fifo mode only for init flow + * + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_parameter_88xx(struct halmac_adapter *adapter, + struct halmac_phy_parameter_info *info, u8 full_fifo) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + enum halmac_cmd_construct_state cmd_state; + + proc_status = &adapter->halmac_state.cfg_param_state.proc_status; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 4) + return HALMAC_RET_FW_NO_SUPPORT; + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(para)\n"); + return HALMAC_RET_BUSY_STATE; + } + + cmd_state = cfg_param_cmd_cnstr_state_88xx(adapter); + if (cmd_state != HALMAC_CMD_CNSTR_IDLE && + cmd_state != HALMAC_CMD_CNSTR_CNSTR) { + PLTFM_MSG_TRACE("[TRACE]Not idle(para)\n"); + return HALMAC_RET_BUSY_STATE; + } + + *proc_status = HALMAC_CMD_PROCESS_IDLE; + + status = proc_cfg_param_88xx(adapter, info, full_fifo); + + if (status != HALMAC_RET_SUCCESS && status != HALMAC_RET_PARA_SENDING) { + PLTFM_MSG_ERR("[ERR]send param h2c\n"); + return status; + } + + return status; +} + +static enum halmac_cmd_construct_state +cfg_param_cmd_cnstr_state_88xx(struct halmac_adapter *adapter) +{ + return adapter->halmac_state.cfg_param_state.cmd_cnstr_state; +} + +static enum halmac_ret_status +proc_cfg_param_88xx(struct halmac_adapter *adapter, + struct halmac_phy_parameter_info *param, u8 full_fifo) +{ + u8 end_cmd = 0; + u32 rsvd_size; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_cfg_param_info *info = &adapter->cfg_param_info; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.cfg_param_state.proc_status; + + status = malloc_cfg_param_buf_88xx(adapter, full_fifo); + if (status != HALMAC_RET_SUCCESS) + return status; + + if (cnv_cfg_param_state_88xx(adapter, HALMAC_CMD_CNSTR_CNSTR) != + HALMAC_RET_SUCCESS) { + PLTFM_FREE(info->buf, info->buf_size); + info->buf = NULL; + info->buf_wptr = NULL; + return HALMAC_RET_ERROR_STATE; + } + + add_param_buf_88xx(adapter, param, info->buf_wptr, &end_cmd); + if (param->cmd_id != HALMAC_PARAMETER_CMD_END) { + info->num++; + info->buf_wptr += CFG_PARAM_H2C_INFO_SIZE; + info->avl_buf_size -= CFG_PARAM_H2C_INFO_SIZE; + } + + rsvd_size = info->avl_buf_size - adapter->hw_cfg_info.txdesc_size; + if (rsvd_size > CFG_PARAM_H2C_INFO_SIZE && end_cmd == 0) + return HALMAC_RET_SUCCESS; + + if (info->num == 0) { + PLTFM_FREE(info->buf, info->buf_size); + info->buf = NULL; + info->buf_wptr = NULL; + PLTFM_MSG_TRACE("[TRACE]param num = 0!!\n"); + + *proc_status = HALMAC_CMD_PROCESS_DONE; + PLTFM_EVENT_SIG(HALMAC_FEATURE_CFG_PARA, *proc_status, NULL, 0); + + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_CFG_PARA); + + return HALMAC_RET_SUCCESS; + } + + status = send_cfg_param_h2c_88xx(adapter); + if (status != HALMAC_RET_SUCCESS) { + if (info->buf) { + PLTFM_FREE(info->buf, info->buf_size); + info->buf = NULL; + info->buf_wptr = NULL; + } + return status; + } + + if (end_cmd == 0) { + PLTFM_MSG_TRACE("[TRACE]send h2c-buf full\n"); + return HALMAC_RET_PARA_SENDING; + } + + return status; +} + +static enum halmac_ret_status +send_cfg_param_h2c_88xx(struct halmac_adapter *adapter) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 pg_addr; + u16 seq_num = 0; + u32 info_size; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_cfg_param_info *info = &adapter->cfg_param_info; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.cfg_param_state.proc_status; + + if (cnv_cfg_param_state_88xx(adapter, HALMAC_CMD_CNSTR_H2C_SENT) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + if (info->full_fifo_mode == 1) + pg_addr = 0; + else + pg_addr = adapter->txff_alloc.rsvd_h2c_info_addr; + + info_size = info->num * CFG_PARAM_H2C_INFO_SIZE; + + status = dl_rsvd_page_88xx(adapter, pg_addr, info->buf, info_size); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dl rsvd pg!!\n"); + goto CFG_PARAM_H2C_FAIL; + } + + gen_cfg_param_h2c_88xx(adapter, h2c_buf); + + hdr_info.sub_cmd_id = SUB_CMD_ID_CFG_PARAM; + hdr_info.content_size = 4; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + adapter->halmac_state.cfg_param_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_CFG_PARA); + } + +CFG_PARAM_H2C_FAIL: + PLTFM_FREE(info->buf, info->buf_size); + info->buf = NULL; + info->buf_wptr = NULL; + + if (cnv_cfg_param_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + return status; +} + +static enum halmac_ret_status +cnv_cfg_param_state_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_construct_state dest_state) +{ + enum halmac_cmd_construct_state *state; + + state = &adapter->halmac_state.cfg_param_state.cmd_cnstr_state; + + if ((*state != HALMAC_CMD_CNSTR_IDLE) && + (*state != HALMAC_CMD_CNSTR_CNSTR) && + (*state != HALMAC_CMD_CNSTR_H2C_SENT)) + return HALMAC_RET_ERROR_STATE; + + if (dest_state == HALMAC_CMD_CNSTR_IDLE) { + if (*state == HALMAC_CMD_CNSTR_CNSTR) + return HALMAC_RET_ERROR_STATE; + } else if (dest_state == HALMAC_CMD_CNSTR_CNSTR) { + if (*state == HALMAC_CMD_CNSTR_H2C_SENT) + return HALMAC_RET_ERROR_STATE; + } else if (dest_state == HALMAC_CMD_CNSTR_H2C_SENT) { + if ((*state == HALMAC_CMD_CNSTR_IDLE) || + (*state == HALMAC_CMD_CNSTR_H2C_SENT)) + return HALMAC_RET_ERROR_STATE; + } + + *state = dest_state; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +add_param_buf_88xx(struct halmac_adapter *adapter, + struct halmac_phy_parameter_info *param, u8 *buf, + u8 *end_cmd) +{ + struct halmac_cfg_param_info *info = &adapter->cfg_param_info; + union halmac_parameter_content *content = ¶m->content; + + *end_cmd = 0; + + PARAM_INFO_SET_LEN(buf, CFG_PARAM_H2C_INFO_SIZE); + PARAM_INFO_SET_IO_CMD(buf, param->cmd_id); + + switch (param->cmd_id) { + case HALMAC_PARAMETER_CMD_BB_W8: + case HALMAC_PARAMETER_CMD_BB_W16: + case HALMAC_PARAMETER_CMD_BB_W32: + case HALMAC_PARAMETER_CMD_MAC_W8: + case HALMAC_PARAMETER_CMD_MAC_W16: + case HALMAC_PARAMETER_CMD_MAC_W32: + PARAM_INFO_SET_IO_ADDR(buf, content->MAC_REG_W.offset); + PARAM_INFO_SET_DATA(buf, content->MAC_REG_W.value); + PARAM_INFO_SET_MASK(buf, content->MAC_REG_W.msk); + PARAM_INFO_SET_MSK_EN(buf, content->MAC_REG_W.msk_en); + info->value_accum += content->MAC_REG_W.value; + info->offset_accum += content->MAC_REG_W.offset; + break; + case HALMAC_PARAMETER_CMD_RF_W: + /*In rf register, the address is only 1 byte*/ + PARAM_INFO_SET_RF_ADDR(buf, content->RF_REG_W.offset); + PARAM_INFO_SET_RF_PATH(buf, content->RF_REG_W.rf_path); + PARAM_INFO_SET_DATA(buf, content->RF_REG_W.value); + PARAM_INFO_SET_MASK(buf, content->RF_REG_W.msk); + PARAM_INFO_SET_MSK_EN(buf, content->RF_REG_W.msk_en); + info->value_accum += content->RF_REG_W.value; + info->offset_accum += (content->RF_REG_W.offset + + (content->RF_REG_W.rf_path << 8)); + break; + case HALMAC_PARAMETER_CMD_DELAY_US: + case HALMAC_PARAMETER_CMD_DELAY_MS: + PARAM_INFO_SET_DELAY_VAL(buf, content->DELAY_TIME.delay_time); + break; + case HALMAC_PARAMETER_CMD_END: + *end_cmd = 1; + break; + default: + PLTFM_MSG_ERR("[ERR]cmd id!!\n"); + break; + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +gen_cfg_param_h2c_88xx(struct halmac_adapter *adapter, u8 *buff) +{ + struct halmac_cfg_param_info *info = &adapter->cfg_param_info; + u16 h2c_info_addr = adapter->txff_alloc.rsvd_h2c_info_addr; + u16 rsvd_pg_addr = adapter->txff_alloc.rsvd_boundary; + + CFG_PARAM_SET_NUM(buff, info->num); + + if (info->full_fifo_mode == 1) { + CFG_PARAM_SET_INIT_CASE(buff, 0x1); + CFG_PARAM_SET_LOC(buff, 0); + } else { + CFG_PARAM_SET_INIT_CASE(buff, 0x0); + CFG_PARAM_SET_LOC(buff, h2c_info_addr - rsvd_pg_addr); + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +malloc_cfg_param_buf_88xx(struct halmac_adapter *adapter, u8 full_fifo) +{ + struct halmac_cfg_param_info *info = &adapter->cfg_param_info; + struct halmac_pltfm_cfg_info *pltfm_info = &adapter->pltfm_info; + + if (info->buf) + return HALMAC_RET_SUCCESS; + + if (full_fifo == 1) + info->buf_size = pltfm_info->malloc_size; + else + info->buf_size = CFG_PARAM_RSVDPG_SIZE; + + if (info->buf_size > pltfm_info->rsvd_pg_size) + info->buf_size = pltfm_info->rsvd_pg_size; + + info->buf = smart_malloc_88xx(adapter, info->buf_size, &info->buf_size); + if (info->buf) { + PLTFM_MEMSET(info->buf, 0x00, info->buf_size); + info->full_fifo_mode = full_fifo; + info->buf_wptr = info->buf; + info->num = 0; + info->avl_buf_size = info->buf_size; + info->value_accum = 0; + info->offset_accum = 0; + } else { + return HALMAC_RET_MALLOC_FAIL; + } + + return HALMAC_RET_SUCCESS; +} + +/** + * update_packet_88xx() - send specific packet to FW + * @adapter : the adapter of halmac + * @pkt_id : packet id, to know the purpose of this packet + * @pkt : packet + * @size : packet size + * + * Note : TX_DESC is not included in the pkt + * + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +update_packet_88xx(struct halmac_adapter *adapter, enum halmac_packet_id pkt_id, + u8 *pkt, u32 size) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status = + &adapter->halmac_state.update_pkt_state.proc_status; + u8 *used_page = &adapter->halmac_state.update_pkt_state.used_page; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 4) + return HALMAC_RET_FW_NO_SUPPORT; + + if (size > UPDATE_PKT_RSVDPG_SIZE) + return HALMAC_RET_RSVD_PG_OVERFLOW_FAIL; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(upd)\n"); + return HALMAC_RET_BUSY_STATE; + } + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + status = send_h2c_update_packet_88xx(adapter, pkt_id, pkt, size); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + PLTFM_MSG_ERR("[ERR]pkt id : %X!!\n", pkt_id); + return status; + } + + *used_page = (u8)get_update_packet_page_size(adapter, size); + + if (packet_in_nlo_88xx(adapter, pkt_id)) { + *proc_status = HALMAC_CMD_PROCESS_DONE; + adapter->nlo_flag = 1; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +send_h2c_update_packet_88xx(struct halmac_adapter *adapter, + enum halmac_packet_id pkt_id, u8 *pkt, u32 size) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + u16 pg_addr = adapter->txff_alloc.rsvd_h2c_info_addr; + u16 pg_offset; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_packet_id real_pkt_id; + + status = dl_rsvd_page_88xx(adapter, pg_addr, pkt, size); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dl rsvd pg!!\n"); + return status; + } + + real_pkt_id = get_real_pkt_id_88xx(adapter, pkt_id); + pg_offset = pg_addr - adapter->txff_alloc.rsvd_boundary; + UPDATE_PKT_SET_SIZE(h2c_buf, size + adapter->hw_cfg_info.txdesc_size); + UPDATE_PKT_SET_ID(h2c_buf, real_pkt_id); + UPDATE_PKT_SET_LOC(h2c_buf, pg_offset); + + hdr_info.sub_cmd_id = SUB_CMD_ID_UPDATE_PKT; + hdr_info.content_size = 4; + if (packet_in_nlo_88xx(adapter, pkt_id)) + hdr_info.ack = 0; + else + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + adapter->halmac_state.update_pkt_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_UPDATE_PACKET); + return status; + } + + return status; +} + +enum halmac_ret_status +send_scan_packet_88xx(struct halmac_adapter *adapter, u8 index, + u8 *pkt, u32 size) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status = + &adapter->halmac_state.scan_pkt_state.proc_status; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 13) + return HALMAC_RET_FW_NO_SUPPORT; + + if (size > UPDATE_PKT_RSVDPG_SIZE) + return HALMAC_RET_RSVD_PG_OVERFLOW_FAIL; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(send_scan)\n"); + return HALMAC_RET_BUSY_STATE; + } + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + status = send_h2c_send_scan_packet_88xx(adapter, index, pkt, size); + if (status != HALMAC_RET_SUCCESS) + return status; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +send_h2c_send_scan_packet_88xx(struct halmac_adapter *adapter, + u8 index, u8 *pkt, u32 size) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + u16 pg_addr = adapter->txff_alloc.rsvd_h2c_info_addr; + u16 pg_offset; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + status = dl_rsvd_page_88xx(adapter, pg_addr, pkt, size); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dl rsvd pg!!\n"); + return status; + } + + pg_offset = pg_addr - adapter->txff_alloc.rsvd_boundary; + SEND_SCAN_PKT_SET_SIZE(h2c_buf, size + + adapter->hw_cfg_info.txdesc_size); + SEND_SCAN_PKT_SET_INDEX(h2c_buf, index); + SEND_SCAN_PKT_SET_LOC(h2c_buf, pg_offset); + + hdr_info.sub_cmd_id = SUB_CMD_ID_SEND_SCAN_PKT; + hdr_info.content_size = 8; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + adapter->halmac_state.scan_pkt_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + reset_ofld_feature_88xx(adapter, + HALMAC_FEATURE_SEND_SCAN_PACKET); + return status; + } + + return status; +} + +enum halmac_ret_status +drop_scan_packet_88xx(struct halmac_adapter *adapter, + struct halmac_drop_pkt_option *option) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status = + &adapter->halmac_state.drop_pkt_state.proc_status; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 13) + return HALMAC_RET_FW_NO_SUPPORT; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(drop_scan)\n"); + return HALMAC_RET_BUSY_STATE; + } + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + status = send_h2c_drop_scan_packet_88xx(adapter, option); + if (status != HALMAC_RET_SUCCESS) + return status; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +send_h2c_drop_scan_packet_88xx(struct halmac_adapter *adapter, + struct halmac_drop_pkt_option *option) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s\n", __func__); + + DROP_SCAN_PKT_SET_DROP_ALL(h2c_buf, option->drop_all); + DROP_SCAN_PKT_SET_DROP_SINGLE(h2c_buf, option->drop_single); + DROP_SCAN_PKT_SET_DROP_IDX(h2c_buf, option->drop_index); + + hdr_info.sub_cmd_id = SUB_CMD_ID_DROP_SCAN_PKT; + hdr_info.content_size = 8; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + adapter->halmac_state.drop_pkt_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + reset_ofld_feature_88xx(adapter, + HALMAC_FEATURE_DROP_SCAN_PACKET); + return status; + } + + return status; +} + +enum halmac_ret_status +bcn_ie_filter_88xx(struct halmac_adapter *adapter, + struct halmac_bcn_ie_info *info) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +enum halmac_ret_status +update_datapack_88xx(struct halmac_adapter *adapter, + enum halmac_data_type data_type, + struct halmac_phy_parameter_info *info) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +enum halmac_ret_status +run_datapack_88xx(struct halmac_adapter *adapter, + enum halmac_data_type data_type) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +enum halmac_ret_status +send_bt_coex_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size, u8 ack) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + status = send_bt_coex_cmd_88xx(adapter, buf, size, ack); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]bt coex cmd!!\n"); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +send_bt_coex_cmd_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size, + u8 ack) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + PLTFM_MEMCPY(h2c_buf + 8, buf, size); + + hdr_info.sub_cmd_id = SUB_CMD_ID_BT_COEX; + hdr_info.content_size = (u16)size; + hdr_info.ack = ack; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + return status; + } + + return HALMAC_RET_SUCCESS; +} + +/** + * dump_fifo_88xx() - dump fifo data + * @adapter : the adapter of halmac + * @sel : FIFO selection + * @start_addr : start address of selected FIFO + * @size : dump size of selected FIFO + * @data : FIFO data + * + * Note : before dump fifo, user need to call halmac_get_fifo_size to + * get fifo size. Then input this size to halmac_dump_fifo. + * + * Author : Ivan Lin/KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +dump_fifo_88xx(struct halmac_adapter *adapter, enum hal_fifo_sel sel, + u32 start_addr, u32 size, u8 *data) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + u8 tmp8; + u8 enable; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (sel == HAL_FIFO_SEL_TX && + (start_addr + size) > adapter->hw_cfg_info.tx_fifo_size) { + PLTFM_MSG_ERR("[ERR]size overflow!!\n"); + return HALMAC_RET_DUMP_FIFOSIZE_INCORRECT; + } + + if (sel == HAL_FIFO_SEL_RX && + (start_addr + size) > adapter->hw_cfg_info.rx_fifo_size) { + PLTFM_MSG_ERR("[ERR]size overflow!!\n"); + return HALMAC_RET_DUMP_FIFOSIZE_INCORRECT; + } + + if ((size & (4 - 1)) != 0) { + PLTFM_MSG_ERR("[ERR]not 4byte alignment!!\n"); + return HALMAC_RET_DUMP_FIFOSIZE_INCORRECT; + } + + if (!data) + return HALMAC_RET_NULL_POINTER; + + tmp8 = HALMAC_REG_R8(REG_RCR + 2); + enable = 0; + status = api->halmac_set_hw_value(adapter, HALMAC_HW_RX_CLK_GATE, + &enable); + if (status != HALMAC_RET_SUCCESS) + return status; + status = read_buf_88xx(adapter, start_addr, size, sel, data); + + HALMAC_REG_W8(REG_RCR + 2, tmp8); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]read buf!!\n"); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +read_buf_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, + enum hal_fifo_sel sel, u8 *data) +{ + u32 start_pg; + u32 value32; + u32 i; + u32 residue; + u32 cnt = 0; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (sel == HAL_FIFO_SEL_RSVD_PAGE) + offset += (adapter->txff_alloc.rsvd_boundary << + TX_PAGE_SIZE_SHIFT_88XX); + + start_pg = offset >> 12; + residue = offset & (4096 - 1); + + if (sel == HAL_FIFO_SEL_TX || sel == HAL_FIFO_SEL_RSVD_PAGE) + start_pg += 0x780; + else if (sel == HAL_FIFO_SEL_RX) + start_pg += 0x700; + else if (sel == HAL_FIFO_SEL_REPORT) + start_pg += 0x660; + else if (sel == HAL_FIFO_SEL_LLT) + start_pg += 0x650; + else if (sel == HAL_FIFO_SEL_RXBUF_FW) + start_pg += 0x680; + else + return HALMAC_RET_NOT_SUPPORT; + + value32 = HALMAC_REG_R16(REG_PKTBUF_DBG_CTRL) & 0xF000; + + do { + HALMAC_REG_W16(REG_PKTBUF_DBG_CTRL, (u16)(start_pg | value32)); + + for (i = 0x8000 + residue; i <= 0x8FFF; i += 4) { + *(u32 *)(data + cnt) = HALMAC_REG_R32(i); + *(u32 *)(data + cnt) = + rtk_le32_to_cpu(*(u32 *)(data + cnt)); + cnt += 4; + if (size == cnt) + goto HALMAC_BUF_READ_OK; + } + + residue = 0; + start_pg++; + } while (1); + +HALMAC_BUF_READ_OK: + HALMAC_REG_W16(REG_PKTBUF_DBG_CTRL, (u16)value32); + + return HALMAC_RET_SUCCESS; +} + +/** + * get_fifo_size_88xx() - get fifo size + * @adapter : the adapter of halmac + * @sel : FIFO selection + * Author : Ivan Lin/KaiYuan Chang + * Return : u32 + * More details of status code can be found in prototype document + */ +u32 +get_fifo_size_88xx(struct halmac_adapter *adapter, enum hal_fifo_sel sel) +{ + u32 size = 0; + + if (sel == HAL_FIFO_SEL_TX) + size = adapter->hw_cfg_info.tx_fifo_size; + else if (sel == HAL_FIFO_SEL_RX) + size = adapter->hw_cfg_info.rx_fifo_size; + else if (sel == HAL_FIFO_SEL_RSVD_PAGE) + size = adapter->hw_cfg_info.tx_fifo_size - + (adapter->txff_alloc.rsvd_boundary << + TX_PAGE_SIZE_SHIFT_88XX); + else if (sel == HAL_FIFO_SEL_REPORT) + size = 65536; + else if (sel == HAL_FIFO_SEL_LLT) + size = 65536; + else if (sel == HAL_FIFO_SEL_RXBUF_FW) + size = RX_BUF_FW_88XX; + + return size; +} + +enum halmac_ret_status +set_h2c_header_88xx(struct halmac_adapter *adapter, u8 *hdr, u16 *seq, u8 ack) +{ + PLTFM_MSG_TRACE("[TRACE]%s!!\n", __func__); + + H2C_CMD_HEADER_SET_CATEGORY(hdr, 0x00); + H2C_CMD_HEADER_SET_TOTAL_LEN(hdr, 16); + + PLTFM_MUTEX_LOCK(&adapter->h2c_seq_mutex); + H2C_CMD_HEADER_SET_SEQ_NUM(hdr, adapter->h2c_info.seq_num); + *seq = adapter->h2c_info.seq_num; + (adapter->h2c_info.seq_num)++; + PLTFM_MUTEX_UNLOCK(&adapter->h2c_seq_mutex); + + if (ack == 1) + H2C_CMD_HEADER_SET_ACK(hdr, 1); + + return HALMAC_RET_SUCCESS; +} + +/** + * add_ch_info_88xx() -add channel information + * @adapter : the adapter of halmac + * @info : channel information + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +add_ch_info_88xx(struct halmac_adapter *adapter, struct halmac_ch_info *info) +{ + struct halmac_ch_sw_info *ch_sw_info = &adapter->ch_sw_info; + enum halmac_cmd_construct_state state; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (adapter->halmac_state.dlfw_state != HALMAC_GEN_INFO_SENT) { + PLTFM_MSG_ERR("[ERR]gen info\n"); + return HALMAC_RET_GEN_INFO_NOT_SENT; + } + + state = scan_cmd_cnstr_state_88xx(adapter); + if (state != HALMAC_CMD_CNSTR_BUF_CLR && + state != HALMAC_CMD_CNSTR_CNSTR) { + PLTFM_MSG_WARN("[WARN]cmd state (scan)\n"); + return HALMAC_RET_ERROR_STATE; + } + + if (!ch_sw_info->buf) { + ch_sw_info->buf = (u8 *)PLTFM_MALLOC(SCAN_INFO_RSVDPG_SIZE); + if (!ch_sw_info->buf) + return HALMAC_RET_NULL_POINTER; + ch_sw_info->buf_wptr = ch_sw_info->buf; + ch_sw_info->buf_size = SCAN_INFO_RSVDPG_SIZE; + ch_sw_info->avl_buf_size = SCAN_INFO_RSVDPG_SIZE; + ch_sw_info->total_size = 0; + ch_sw_info->extra_info_en = 0; + ch_sw_info->ch_num = 0; + } + + if (ch_sw_info->extra_info_en == 1) { + PLTFM_MSG_ERR("[ERR]extra info = 1!!\n"); + return HALMAC_RET_CH_SW_SEQ_WRONG; + } + + if (ch_sw_info->avl_buf_size < 4) { + PLTFM_MSG_ERR("[ERR]buf full!!\n"); + return HALMAC_RET_CH_SW_NO_BUF; + } + + if (cnv_scan_state_88xx(adapter, HALMAC_CMD_CNSTR_CNSTR) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + CH_INFO_SET_CH(ch_sw_info->buf_wptr, info->channel); + CH_INFO_SET_PRI_CH_IDX(ch_sw_info->buf_wptr, info->pri_ch_idx); + CH_INFO_SET_BW(ch_sw_info->buf_wptr, info->bw); + CH_INFO_SET_TIMEOUT(ch_sw_info->buf_wptr, info->timeout); + CH_INFO_SET_ACTION_ID(ch_sw_info->buf_wptr, info->action_id); + CH_INFO_SET_EXTRA_INFO(ch_sw_info->buf_wptr, info->extra_info); + + ch_sw_info->avl_buf_size = ch_sw_info->avl_buf_size - 4; + ch_sw_info->total_size = ch_sw_info->total_size + 4; + ch_sw_info->ch_num++; + ch_sw_info->extra_info_en = info->extra_info; + ch_sw_info->buf_wptr = ch_sw_info->buf_wptr + 4; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_cmd_construct_state +scan_cmd_cnstr_state_88xx(struct halmac_adapter *adapter) +{ + return adapter->halmac_state.scan_state.cmd_cnstr_state; +} + +static enum halmac_ret_status +cnv_scan_state_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_construct_state dest_state) +{ + enum halmac_cmd_construct_state *state; + + state = &adapter->halmac_state.scan_state.cmd_cnstr_state; + + if (dest_state == HALMAC_CMD_CNSTR_IDLE) { + if ((*state == HALMAC_CMD_CNSTR_BUF_CLR) || + (*state == HALMAC_CMD_CNSTR_CNSTR)) + return HALMAC_RET_ERROR_STATE; + } else if (dest_state == HALMAC_CMD_CNSTR_BUF_CLR) { + if (*state == HALMAC_CMD_CNSTR_H2C_SENT) + return HALMAC_RET_ERROR_STATE; + } else if (dest_state == HALMAC_CMD_CNSTR_CNSTR) { + if ((*state == HALMAC_CMD_CNSTR_IDLE) || + (*state == HALMAC_CMD_CNSTR_H2C_SENT)) + return HALMAC_RET_ERROR_STATE; + } else if (dest_state == HALMAC_CMD_CNSTR_H2C_SENT) { + if ((*state != HALMAC_CMD_CNSTR_CNSTR) && + (*state != HALMAC_CMD_CNSTR_BUF_CLR)) + return HALMAC_RET_ERROR_STATE; + } + + *state = dest_state; + + return HALMAC_RET_SUCCESS; +} + +/** + * add_extra_ch_info_88xx() -add extra channel information + * @adapter : the adapter of halmac + * @info : extra channel information + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +add_extra_ch_info_88xx(struct halmac_adapter *adapter, + struct halmac_ch_extra_info *info) +{ + struct halmac_ch_sw_info *ch_sw_info = &adapter->ch_sw_info; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (!ch_sw_info->buf) { + PLTFM_MSG_ERR("[ERR]buf = null!!\n"); + return HALMAC_RET_CH_SW_SEQ_WRONG; + } + + if (ch_sw_info->extra_info_en == 0) { + PLTFM_MSG_ERR("[ERR]extra info = 0!!\n"); + return HALMAC_RET_CH_SW_SEQ_WRONG; + } + + if (ch_sw_info->avl_buf_size < (u32)(info->extra_info_size + 2)) { + PLTFM_MSG_ERR("[ERR]no available buffer!!\n"); + return HALMAC_RET_CH_SW_NO_BUF; + } + + if (scan_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_CNSTR) { + PLTFM_MSG_WARN("[WARN]cmd state (ex scan)\n"); + return HALMAC_RET_ERROR_STATE; + } + + if (cnv_scan_state_88xx(adapter, HALMAC_CMD_CNSTR_CNSTR) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + CH_EXTRA_INFO_SET_ID(ch_sw_info->buf_wptr, info->extra_action_id); + CH_EXTRA_INFO_SET_INFO(ch_sw_info->buf_wptr, info->extra_info); + CH_EXTRA_INFO_SET_SIZE(ch_sw_info->buf_wptr, info->extra_info_size); + PLTFM_MEMCPY(ch_sw_info->buf_wptr + 2, info->extra_info_data, + info->extra_info_size); + + ch_sw_info->avl_buf_size -= (2 + info->extra_info_size); + ch_sw_info->total_size += (2 + info->extra_info_size); + ch_sw_info->extra_info_en = info->extra_info; + ch_sw_info->buf_wptr += (2 + info->extra_info_size); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * ctrl_ch_switch_88xx() -send channel switch cmd + * @adapter : the adapter of halmac + * @opt : channel switch config + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +ctrl_ch_switch_88xx(struct halmac_adapter *adapter, + struct halmac_ch_switch_option *opt) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_construct_state state; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.scan_state.proc_status; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 4) + return HALMAC_RET_FW_NO_SUPPORT; + + if (adapter->ch_sw_info.total_size + + (adapter->halmac_state.update_pkt_state.used_page << + TX_PAGE_SIZE_SHIFT_88XX) > + (u32)adapter->txff_alloc.rsvd_pg_num << TX_PAGE_SIZE_SHIFT_88XX) + return HALMAC_RET_RSVD_PG_OVERFLOW_FAIL; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (opt->switch_en == 0) + *proc_status = HALMAC_CMD_PROCESS_IDLE; + + if ((*proc_status == HALMAC_CMD_PROCESS_SENDING) || + (*proc_status == HALMAC_CMD_PROCESS_RCVD)) { + PLTFM_MSG_TRACE("[TRACE]Wait event(scan)\n"); + return HALMAC_RET_BUSY_STATE; + } + + state = scan_cmd_cnstr_state_88xx(adapter); + if (opt->switch_en == 1) { + if (state != HALMAC_CMD_CNSTR_CNSTR) { + PLTFM_MSG_ERR("[ERR]state(en = 1)\n"); + return HALMAC_RET_ERROR_STATE; + } + } else { + if (state != HALMAC_CMD_CNSTR_BUF_CLR) { + PLTFM_MSG_ERR("[ERR]state(en = 0)\n"); + return HALMAC_RET_ERROR_STATE; + } + } + + status = proc_ctrl_ch_switch_88xx(adapter, opt); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]ctrl ch sw!!\n"); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +proc_ctrl_ch_switch_88xx(struct halmac_adapter *adapter, + struct halmac_ch_switch_option *opt) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + u16 pg_addr = adapter->txff_alloc.rsvd_h2c_info_addr; + struct halmac_h2c_header_info hdr_info; + struct halmac_scan_rpt_info *scan_rpt_info = &adapter->scan_rpt_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.scan_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (adapter->halmac_state.update_pkt_state.used_page > 0 && + opt->nlo_en == 1 && adapter->nlo_flag != 1) + PLTFM_MSG_WARN("[WARN]probe req is NOT nlo pkt!!\n"); + + if (cnv_scan_state_88xx(adapter, HALMAC_CMD_CNSTR_H2C_SENT) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + if (opt->switch_en != 0) { + pg_addr += adapter->halmac_state.update_pkt_state.used_page; + status = dl_rsvd_page_88xx(adapter, pg_addr, + adapter->ch_sw_info.buf, + adapter->ch_sw_info.total_size); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dl rsvd pg!!\n"); + return status; + } + adapter->halmac_state.update_pkt_state.used_page = 0; + } + + CH_SWITCH_SET_START(h2c_buf, opt->switch_en); + CH_SWITCH_SET_CH_NUM(h2c_buf, adapter->ch_sw_info.ch_num); + CH_SWITCH_SET_INFO_LOC(h2c_buf, + pg_addr - adapter->txff_alloc.rsvd_boundary); + CH_SWITCH_SET_DEST_CH_EN(h2c_buf, opt->dest_ch_en); + CH_SWITCH_SET_DEST_CH(h2c_buf, opt->dest_ch); + CH_SWITCH_SET_PRI_CH_IDX(h2c_buf, opt->dest_pri_ch_idx); + CH_SWITCH_SET_ABSOLUTE_TIME(h2c_buf, opt->absolute_time_en); + CH_SWITCH_SET_TSF_LOW(h2c_buf, opt->tsf_low); + CH_SWITCH_SET_PERIODIC_OPT(h2c_buf, opt->periodic_option); + CH_SWITCH_SET_NORMAL_CYCLE(h2c_buf, opt->normal_cycle); + CH_SWITCH_SET_NORMAL_PERIOD(h2c_buf, opt->normal_period); + CH_SWITCH_SET_SLOW_PERIOD(h2c_buf, opt->phase_2_period); + CH_SWITCH_SET_NORMAL_PERIOD_SEL(h2c_buf, opt->normal_period_sel); + CH_SWITCH_SET_SLOW_PERIOD_SEL(h2c_buf, opt->phase_2_period_sel); + CH_SWITCH_SET_SCAN_MODE(h2c_buf, opt->scan_mode_en); + CH_SWITCH_SET_INFO_SIZE(h2c_buf, adapter->ch_sw_info.total_size); + + hdr_info.sub_cmd_id = SUB_CMD_ID_CH_SWITCH; + hdr_info.content_size = 20; + if (opt->nlo_en == 1) + hdr_info.ack = 0; + else + hdr_info.ack = 1; + + if (opt->scan_mode_en == 1) { + adapter->ch_sw_info.scan_mode = 1; + if (!scan_rpt_info->buf) { + scan_rpt_info->buf = + (u8 *)PLTFM_MALLOC(SCAN_INFO_RSVDPG_SIZE); + if (!scan_rpt_info->buf) + return HALMAC_RET_NULL_POINTER; + } else { + PLTFM_MEMSET(scan_rpt_info->buf, 0, + SCAN_INFO_RSVDPG_SIZE); + } + scan_rpt_info->buf_wptr = scan_rpt_info->buf; + scan_rpt_info->buf_size = SCAN_INFO_RSVDPG_SIZE; + scan_rpt_info->avl_buf_size = SCAN_INFO_RSVDPG_SIZE; + scan_rpt_info->total_size = 0; + scan_rpt_info->ack_tsf_high = 0; + scan_rpt_info->ack_tsf_low = 0; + scan_rpt_info->rpt_tsf_high = 0; + scan_rpt_info->rpt_tsf_low = 0; + } else { + adapter->ch_sw_info.scan_mode = 0; + if (!scan_rpt_info->buf) + PLTFM_FREE(scan_rpt_info->buf, scan_rpt_info->buf_size); + scan_rpt_info->buf_wptr = NULL; + scan_rpt_info->buf_size = 0; + scan_rpt_info->avl_buf_size = 0; + scan_rpt_info->total_size = 0; + } + + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + adapter->halmac_state.scan_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_CHANNEL_SWITCH); + } + PLTFM_FREE(adapter->ch_sw_info.buf, adapter->ch_sw_info.buf_size); + adapter->ch_sw_info.buf = NULL; + adapter->ch_sw_info.buf_wptr = NULL; + adapter->ch_sw_info.extra_info_en = 0; + adapter->ch_sw_info.buf_size = 0; + adapter->ch_sw_info.avl_buf_size = 0; + adapter->ch_sw_info.total_size = 0; + adapter->ch_sw_info.ch_num = 0; + + if (cnv_scan_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + adapter->nlo_flag = 0; + + return status; +} + +/** + * clear_ch_info_88xx() -clear channel information + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +clear_ch_info_88xx(struct halmac_adapter *adapter) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (scan_cmd_cnstr_state_88xx(adapter) == HALMAC_CMD_CNSTR_H2C_SENT) { + PLTFM_MSG_WARN("[WARN]state(clear)\n"); + return HALMAC_RET_ERROR_STATE; + } + + if (cnv_scan_state_88xx(adapter, HALMAC_CMD_CNSTR_BUF_CLR) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_FREE(adapter->ch_sw_info.buf, adapter->ch_sw_info.buf_size); + adapter->ch_sw_info.buf = NULL; + adapter->ch_sw_info.buf_wptr = NULL; + adapter->ch_sw_info.extra_info_en = 0; + adapter->ch_sw_info.buf_size = 0; + adapter->ch_sw_info.avl_buf_size = 0; + adapter->ch_sw_info.total_size = 0; + adapter->ch_sw_info.ch_num = 0; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * chk_txdesc_88xx() -check if the tx packet format is incorrect + * @adapter : the adapter of halmac + * @buf : tx Packet buffer, tx desc is included + * @size : tx packet size + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +chk_txdesc_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u32 mac_clk = 0; + u8 value8; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (GET_TX_DESC_BMC(buf) == 1 && GET_TX_DESC_AGG_EN(buf) == 1) + PLTFM_MSG_ERR("[ERR]txdesc - agg + bmc\n"); + + if (size < (GET_TX_DESC_TXPKTSIZE(buf) + + adapter->hw_cfg_info.txdesc_size + + (GET_TX_DESC_PKT_OFFSET(buf) << 3))) { + PLTFM_MSG_ERR("[ERR]txdesc - total size\n"); + status = HALMAC_RET_TXDESC_SET_FAIL; + } + + if (wlhdr_valid_88xx(adapter, buf) != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]wlhdr\n"); + status = HALMAC_RET_WLHDR_FAIL; + } + + if (GET_TX_DESC_AMSDU_PAD_EN(buf) != 0) { + PLTFM_MSG_ERR("[ERR]txdesc - amsdu_pad\n"); + status = HALMAC_RET_TXDESC_SET_FAIL; + } + + if (GET_TX_DESC_USE_MAX_TIME_EN(buf) == 1) { + value8 = (u8)GET_TX_DESC_AMPDU_MAX_TIME(buf); + if (value8 > HALMAC_REG_R8(REG_AMPDU_MAX_TIME_V1)) { + PLTFM_MSG_ERR("[ERR]txdesc - ampdu_max_time\n"); + status = HALMAC_RET_TXDESC_SET_FAIL; + } + } + + switch (BIT_GET_MAC_CLK_SEL(HALMAC_REG_R32(REG_AFE_CTRL1))) { + case 0x0: + mac_clk = 80; + break; + case 0x1: + mac_clk = 40; + break; + case 0x2: + mac_clk = 20; + break; + case 0x3: + mac_clk = 10; + break; + } + + PLTFM_MSG_ALWAYS("MAC clock : 0x%XM\n", mac_clk); + PLTFM_MSG_ALWAYS("mac agg en : 0x%X\n", GET_TX_DESC_AGG_EN(buf)); + PLTFM_MSG_ALWAYS("mac agg num : 0x%X\n", GET_TX_DESC_MAX_AGG_NUM(buf)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return status; +} + +static enum halmac_ret_status +wlhdr_valid_88xx(struct halmac_adapter *adapter, u8 *buf) +{ + u32 txdesc_size = adapter->hw_cfg_info.txdesc_size + + GET_TX_DESC_PKT_OFFSET(buf); + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct wlhdr_frame_ctrl *wlhdr; + + wlhdr = (struct wlhdr_frame_ctrl *)(buf + txdesc_size); + + if (wlhdr->protocol != WLHDR_PROT_VER) { + PLTFM_MSG_ERR("[ERR]prot ver!!\n"); + return HALMAC_RET_WLHDR_FAIL; + } + + switch (wlhdr->type) { + case WLHDR_TYPE_MGMT: + if (wlhdr_mgmt_valid_88xx(adapter, wlhdr) != 1) + status = HALMAC_RET_WLHDR_FAIL; + break; + case WLHDR_TYPE_CTRL: + if (wlhdr_ctrl_valid_88xx(adapter, wlhdr) != 1) + status = HALMAC_RET_WLHDR_FAIL; + break; + case WLHDR_TYPE_DATA: + if (wlhdr_data_valid_88xx(adapter, wlhdr) != 1) + status = HALMAC_RET_WLHDR_FAIL; + break; + default: + PLTFM_MSG_ERR("[ERR]undefined type!!\n"); + status = HALMAC_RET_WLHDR_FAIL; + break; + } + + return status; +} + +static u8 +wlhdr_mgmt_valid_88xx(struct halmac_adapter *adapter, + struct wlhdr_frame_ctrl *wlhdr) +{ + u8 state; + + switch (wlhdr->sub_type) { + case WLHDR_SUB_TYPE_ASSOC_REQ: + case WLHDR_SUB_TYPE_ASSOC_RSPNS: + case WLHDR_SUB_TYPE_REASSOC_REQ: + case WLHDR_SUB_TYPE_REASSOC_RSPNS: + case WLHDR_SUB_TYPE_PROBE_REQ: + case WLHDR_SUB_TYPE_PROBE_RSPNS: + case WLHDR_SUB_TYPE_BCN: + case WLHDR_SUB_TYPE_DISASSOC: + case WLHDR_SUB_TYPE_AUTH: + case WLHDR_SUB_TYPE_DEAUTH: + case WLHDR_SUB_TYPE_ACTION: + case WLHDR_SUB_TYPE_ACTION_NOACK: + state = 1; + break; + default: + PLTFM_MSG_ERR("[ERR]mgmt invalid!!\n"); + state = 0; + break; + } + + return state; +} + +static u8 +wlhdr_ctrl_valid_88xx(struct halmac_adapter *adapter, + struct wlhdr_frame_ctrl *wlhdr) +{ + u8 state; + + switch (wlhdr->sub_type) { + case WLHDR_SUB_TYPE_BF_RPT_POLL: + case WLHDR_SUB_TYPE_NDPA: + state = 1; + break; + default: + PLTFM_MSG_ERR("[ERR]ctrl invalid!!\n"); + state = 0; + break; + } + + return state; +} + +static u8 +wlhdr_data_valid_88xx(struct halmac_adapter *adapter, + struct wlhdr_frame_ctrl *wlhdr) +{ + u8 state; + + switch (wlhdr->sub_type) { + case WLHDR_SUB_TYPE_DATA: + case WLHDR_SUB_TYPE_NULL: + case WLHDR_SUB_TYPE_QOS_DATA: + case WLHDR_SUB_TYPE_QOS_NULL: + state = 1; + break; + default: + PLTFM_MSG_ERR("[ERR]data invalid!!\n"); + state = 0; + break; + } + + return state; +} + +/** + * get_version_88xx() - get HALMAC version + * @ver : return version of major, prototype and minor information + * Author : KaiYuan Chang / Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_version_88xx(struct halmac_adapter *adapter, struct halmac_ver *ver) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + ver->major_ver = (u8)HALMAC_MAJOR_VER; + ver->prototype_ver = (u8)HALMAC_PROTOTYPE_VER; + ver->minor_ver = (u8)HALMAC_MINOR_VER; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +p2pps_88xx(struct halmac_adapter *adapter, struct halmac_p2pps *info) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 6) + return HALMAC_RET_FW_NO_SUPPORT; + + status = proc_p2pps_88xx(adapter, info); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]p2pps!!\n"); + return status; + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +proc_p2pps_88xx(struct halmac_adapter *adapter, struct halmac_p2pps *info) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + P2PPS_SET_OFFLOAD_EN(h2c_buf, info->offload_en); + P2PPS_SET_ROLE(h2c_buf, info->role); + P2PPS_SET_CTWINDOW_EN(h2c_buf, info->ctwindow_en); + P2PPS_SET_NOA_EN(h2c_buf, info->noa_en); + P2PPS_SET_NOA_SEL(h2c_buf, info->noa_sel); + P2PPS_SET_ALLSTASLEEP(h2c_buf, info->all_sta_sleep); + P2PPS_SET_DISCOVERY(h2c_buf, info->discovery); + P2PPS_SET_DISABLE_CLOSERF(h2c_buf, info->disable_close_rf); + P2PPS_SET_P2P_PORT_ID(h2c_buf, info->p2p_port_id); + P2PPS_SET_P2P_GROUP(h2c_buf, info->p2p_group); + P2PPS_SET_P2P_MACID(h2c_buf, info->p2p_macid); + + P2PPS_SET_CTWINDOW_LENGTH(h2c_buf, info->ctwindow_length); + + P2PPS_SET_NOA_DURATION_PARA(h2c_buf, info->noa_duration_para); + P2PPS_SET_NOA_INTERVAL_PARA(h2c_buf, info->noa_interval_para); + P2PPS_SET_NOA_START_TIME_PARA(h2c_buf, info->noa_start_time_para); + P2PPS_SET_NOA_COUNT_PARA(h2c_buf, info->noa_count_para); + + hdr_info.sub_cmd_id = SUB_CMD_ID_P2PPS; + hdr_info.content_size = 24; + hdr_info.ack = 0; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + + return status; +} + +/** + * query_status_88xx() -query the offload feature status + * @adapter : the adapter of halmac + * @feature_id : feature_id + * @proc_status : feature_status + * @data : data buffer + * @size : data size + * + * Note : + * If user wants to know the data size, user can allocate zero + * size buffer first. If this size less than the data size, halmac + * will return HALMAC_RET_BUFFER_TOO_SMALL. User need to + * re-allocate data buffer with correct data size. + * + * Author : Ivan Lin/KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +query_status_88xx(struct halmac_adapter *adapter, + enum halmac_feature_id feature_id, + enum halmac_cmd_process_status *proc_status, u8 *data, + u32 *size) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (!proc_status) + return HALMAC_RET_NULL_POINTER; + + switch (feature_id) { + case HALMAC_FEATURE_CFG_PARA: + status = get_cfg_param_status_88xx(adapter, proc_status); + break; + case HALMAC_FEATURE_DUMP_PHYSICAL_EFUSE: + status = get_dump_phy_efuse_status_88xx(adapter, proc_status, + data, size); + break; + case HALMAC_FEATURE_DUMP_LOGICAL_EFUSE: + status = get_dump_log_efuse_status_88xx(adapter, proc_status, + data, size); + break; + case HALMAC_FEATURE_DUMP_LOGICAL_EFUSE_MASK: + status = get_dump_log_efuse_mask_status_88xx(adapter, + proc_status, + data, size); + break; + case HALMAC_FEATURE_CHANNEL_SWITCH: + status = get_ch_switch_status_88xx(adapter, proc_status); + break; + case HALMAC_FEATURE_UPDATE_PACKET: + status = get_update_packet_status_88xx(adapter, proc_status); + break; + case HALMAC_FEATURE_SEND_SCAN_PACKET: + status = get_send_scan_packet_status_88xx(adapter, proc_status); + break; + case HALMAC_FEATURE_DROP_SCAN_PACKET: + status = get_drop_scan_packet_status_88xx(adapter, proc_status); + break; + case HALMAC_FEATURE_IQK: + status = get_iqk_status_88xx(adapter, proc_status); + break; + case HALMAC_FEATURE_POWER_TRACKING: + status = get_pwr_trk_status_88xx(adapter, proc_status); + break; + case HALMAC_FEATURE_PSD: + status = get_psd_status_88xx(adapter, proc_status, data, size); + break; + case HALMAC_FEATURE_FW_SNDING: + status = get_fw_snding_status_88xx(adapter, proc_status); + break; + case HALMAC_FEATURE_DPK: + status = get_dpk_status_88xx(adapter, proc_status, data, size); + break; + default: + return HALMAC_RET_INVALID_FEATURE_ID; + } + + return status; +} + +static enum halmac_ret_status +get_cfg_param_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status) +{ + *proc_status = adapter->halmac_state.cfg_param_state.proc_status; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_ch_switch_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status) +{ + *proc_status = adapter->halmac_state.scan_state.proc_status; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_update_packet_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status) +{ + *proc_status = adapter->halmac_state.update_pkt_state.proc_status; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_send_scan_packet_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status) +{ + *proc_status = adapter->halmac_state.scan_pkt_state.proc_status; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_drop_scan_packet_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status) +{ + *proc_status = adapter->halmac_state.drop_pkt_state.proc_status; + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_drv_rsvd_pg_num_88xx() -config reserved page number for driver + * @adapter : the adapter of halmac + * @pg_num : page number + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_drv_rsvd_pg_num_88xx(struct halmac_adapter *adapter, + enum halmac_drv_rsvd_pg_num pg_num) +{ + if (adapter->api_registry.cfg_drv_rsvd_pg_en == 0) + return HALMAC_RET_NOT_SUPPORT; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + PLTFM_MSG_TRACE("[TRACE]pg_num = %d\n", pg_num); + + switch (pg_num) { + case HALMAC_RSVD_PG_NUM8: + adapter->txff_alloc.rsvd_drv_pg_num = 8; + break; + case HALMAC_RSVD_PG_NUM16: + adapter->txff_alloc.rsvd_drv_pg_num = 16; + break; + case HALMAC_RSVD_PG_NUM24: + adapter->txff_alloc.rsvd_drv_pg_num = 24; + break; + case HALMAC_RSVD_PG_NUM32: + adapter->txff_alloc.rsvd_drv_pg_num = 32; + break; + case HALMAC_RSVD_PG_NUM64: + adapter->txff_alloc.rsvd_drv_pg_num = 64; + break; + case HALMAC_RSVD_PG_NUM128: + adapter->txff_alloc.rsvd_drv_pg_num = 128; + break; + case HALMAC_RSVD_PG_NUM256: + adapter->txff_alloc.rsvd_drv_pg_num = 256; + break; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * (debug API)h2c_lb_88xx() - send h2c loopback packet + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +h2c_lb_88xx(struct halmac_adapter *adapter) +{ + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +pwr_seq_parser_88xx(struct halmac_adapter *adapter, + struct halmac_wlan_pwr_cfg **cmd_seq) +{ + u8 cut; + u8 intf; + u32 idx = 0; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_wlan_pwr_cfg *cmd; + + switch (adapter->chip_ver) { + case HALMAC_CHIP_VER_A_CUT: + cut = HALMAC_PWR_CUT_A_MSK; + break; + case HALMAC_CHIP_VER_B_CUT: + cut = HALMAC_PWR_CUT_B_MSK; + break; + case HALMAC_CHIP_VER_C_CUT: + cut = HALMAC_PWR_CUT_C_MSK; + break; + case HALMAC_CHIP_VER_D_CUT: + cut = HALMAC_PWR_CUT_D_MSK; + break; + case HALMAC_CHIP_VER_E_CUT: + cut = HALMAC_PWR_CUT_E_MSK; + break; + case HALMAC_CHIP_VER_F_CUT: + cut = HALMAC_PWR_CUT_F_MSK; + break; + case HALMAC_CHIP_VER_TEST: + cut = HALMAC_PWR_CUT_TESTCHIP_MSK; + break; + default: + PLTFM_MSG_ERR("[ERR]chip info!!\n"); + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + switch (adapter->intf) { + case HALMAC_INTERFACE_PCIE: + case HALMAC_INTERFACE_AXI: + intf = HALMAC_PWR_INTF_PCI_MSK; + break; + case HALMAC_INTERFACE_USB: + intf = HALMAC_PWR_INTF_USB_MSK; + break; + case HALMAC_INTERFACE_SDIO: + intf = HALMAC_PWR_INTF_SDIO_MSK; + break; + default: + PLTFM_MSG_ERR("[ERR]interface!!\n"); + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + do { + cmd = cmd_seq[idx]; + + if (!cmd) + break; + + status = pwr_sub_seq_parser_88xx(adapter, cut, intf, cmd); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]pwr sub seq!!\n"); + return status; + } + + idx++; + } while (1); + + return status; +} + +static enum halmac_ret_status +pwr_sub_seq_parser_88xx(struct halmac_adapter *adapter, u8 cut, u8 intf, + struct halmac_wlan_pwr_cfg *cmd) +{ + u8 value; + u32 offset; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + do { + if ((cmd->interface_msk & intf) && (cmd->cut_msk & cut)) { + switch (cmd->cmd) { + case HALMAC_PWR_CMD_WRITE: + offset = cmd->offset; + + if (cmd->base == HALMAC_PWR_ADDR_SDIO) + offset |= SDIO_LOCAL_OFFSET; + + value = HALMAC_REG_R8(offset); + value = (u8)(value & (u8)(~(cmd->msk))); + value = (u8)(value | (cmd->value & cmd->msk)); + + HALMAC_REG_W8(offset, value); + break; + case HALMAC_PWR_CMD_POLLING: + if (pwr_cmd_polling_88xx(adapter, cmd) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_PWRSEQ_POLLING_FAIL; + break; + case HALMAC_PWR_CMD_DELAY: + if (cmd->value == HALMAC_PWR_DELAY_US) + PLTFM_DELAY_US(cmd->offset); + else + PLTFM_DELAY_US(1000 * cmd->offset); + break; + case HALMAC_PWR_CMD_READ: + break; + case HALMAC_PWR_CMD_END: + return HALMAC_RET_SUCCESS; + default: + return HALMAC_RET_PWRSEQ_CMD_INCORRECT; + } + } + cmd++; + } while (1); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +pwr_cmd_polling_88xx(struct halmac_adapter *adapter, + struct halmac_wlan_pwr_cfg *cmd) +{ + u8 value; + u8 flg; + u8 poll_bit; + u32 offset; + u32 cnt; + static u32 stats; + enum halmac_interface intf; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + poll_bit = 0; + cnt = HALMAC_PWR_POLLING_CNT; + flg = 0; + intf = adapter->intf; + + if (cmd->base == HALMAC_PWR_ADDR_SDIO) + offset = cmd->offset | SDIO_LOCAL_OFFSET; + else + offset = cmd->offset; + + do { + cnt--; + value = HALMAC_REG_R8(offset); + value = (u8)(value & cmd->msk); + + if (value == (cmd->value & cmd->msk)) { + poll_bit = 1; + } else { + if (cnt == 0) { + if (intf == HALMAC_INTERFACE_PCIE && flg == 0) { + /* PCIE + USB package */ + /* power bit polling timeout issue */ + stats++; + PLTFM_MSG_WARN("[WARN]PCIE stats:%d\n", + stats); + value = HALMAC_REG_R8(REG_SYS_PW_CTRL); + value |= BIT(3); + HALMAC_REG_W8(REG_SYS_PW_CTRL, value); + value &= ~BIT(3); + HALMAC_REG_W8(REG_SYS_PW_CTRL, value); + poll_bit = 0; + cnt = HALMAC_PWR_POLLING_CNT; + flg = 1; + } else { + PLTFM_MSG_ERR("[ERR]polling to!!\n"); + PLTFM_MSG_ERR("[ERR]cmd offset:%X\n", + cmd->offset); + PLTFM_MSG_ERR("[ERR]cmd value:%X\n", + cmd->value); + PLTFM_MSG_ERR("[ERR]cmd msk:%X\n", + cmd->msk); + PLTFM_MSG_ERR("[ERR]offset = %X\n", + offset); + PLTFM_MSG_ERR("[ERR]value = %X\n", + value); + return HALMAC_RET_PWRSEQ_POLLING_FAIL; + } + } else { + PLTFM_DELAY_US(50); + } + } + } while (!poll_bit); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +parse_intf_phy_88xx(struct halmac_adapter *adapter, + struct halmac_intf_phy_para *param, + enum halmac_intf_phy_platform pltfm, + enum hal_intf_phy intf_phy) +{ + u16 value; + u16 cur_cut; + u16 offset; + u16 ip_sel; + struct halmac_intf_phy_para *cur_param; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status result = HALMAC_RET_SUCCESS; + + switch (adapter->chip_ver) { + case HALMAC_CHIP_VER_A_CUT: + cur_cut = (u16)HALMAC_INTF_PHY_CUT_A; + break; + case HALMAC_CHIP_VER_B_CUT: + cur_cut = (u16)HALMAC_INTF_PHY_CUT_B; + break; + case HALMAC_CHIP_VER_C_CUT: + cur_cut = (u16)HALMAC_INTF_PHY_CUT_C; + break; + case HALMAC_CHIP_VER_D_CUT: + cur_cut = (u16)HALMAC_INTF_PHY_CUT_D; + break; + case HALMAC_CHIP_VER_E_CUT: + cur_cut = (u16)HALMAC_INTF_PHY_CUT_E; + break; + case HALMAC_CHIP_VER_F_CUT: + cur_cut = (u16)HALMAC_INTF_PHY_CUT_F; + break; + case HALMAC_CHIP_VER_TEST: + cur_cut = (u16)HALMAC_INTF_PHY_CUT_TESTCHIP; + break; + default: + return HALMAC_RET_FAIL; + } + + cur_param = param; + + do { + if ((cur_param->cut & cur_cut) && + (cur_param->plaform & (u16)pltfm)) { + offset = cur_param->offset; + value = cur_param->value; + ip_sel = cur_param->ip_sel; + + if (offset == 0xFFFF) + break; + + if (ip_sel == HALMAC_IP_SEL_MAC) { + HALMAC_REG_W8((u32)offset, (u8)value); + } else if (intf_phy == HAL_INTF_PHY_USB2 || + intf_phy == HAL_INTF_PHY_USB3) { +#if HALMAC_USB_SUPPORT + if (offset > 0x100) + usb_page_switch_88xx(adapter, + intf_phy, + 1); + else + usb_page_switch_88xx(adapter, + intf_phy, + 0); + offset = offset & 0xFF; + result = usbphy_write_88xx(adapter, (u8)offset, + value, intf_phy); + if (result != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]usb phy!!\n"); +#endif + } else if (intf_phy == HAL_INTF_PHY_PCIE_GEN1 || + intf_phy == HAL_INTF_PHY_PCIE_GEN2) { +#if HALMAC_PCIE_SUPPORT + if (ip_sel == HALMAC_IP_INTF_PHY) + result = mdio_write_88xx(adapter, + (u8)offset, + value, + intf_phy); + else + result = dbi_w8_88xx(adapter, offset, + (u8)value); + if (result != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]mdio/dbi!!\n"); +#endif + } else { + PLTFM_MSG_ERR("[ERR]intf phy sel!!\n"); + } + } + cur_param++; + } while (1); + + return result; +} + +/** + * txfifo_is_empty_88xx() -check if txfifo is empty + * @adapter : the adapter of halmac + * @chk_num : check number + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +txfifo_is_empty_88xx(struct halmac_adapter *adapter, u32 chk_num) +{ + u32 cnt; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + cnt = (chk_num <= 10) ? 10 : chk_num; + do { + if (HALMAC_REG_R8(REG_TXPKT_EMPTY) != 0xFF) + return HALMAC_RET_TXFIFO_NO_EMPTY; + + if ((HALMAC_REG_R8(REG_TXPKT_EMPTY + 1) & 0x06) != 0x06) + return HALMAC_RET_TXFIFO_NO_EMPTY; + cnt--; + + } while (cnt != 0); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * (internal use) + * smart_malloc_88xx() - adapt malloc size + * @adapter : the adapter of halmac + * @size : expected malloc size + * @pNew_size : real malloc size + * Author : Ivan Lin + * Return : address pointer + */ +u8* +smart_malloc_88xx(struct halmac_adapter *adapter, u32 size, u32 *new_size) +{ + u8 retry_num; + u8 *malloc_buf = NULL; + + for (retry_num = 0; retry_num < 5; retry_num++) { + malloc_buf = (u8 *)PLTFM_MALLOC(size); + + if (malloc_buf) { + *new_size = size; + return malloc_buf; + } + + size = size >> 1; + + if (size == 0) + break; + } + + PLTFM_MSG_ERR("[ERR]adptive malloc!!\n"); + + return NULL; +} + +/** + * (internal use) + * ltecoex_reg_read_88xx() - read ltecoex register + * @adapter : the adapter of halmac + * @offset : offset + * @pValue : value + * Author : Ivan Lin + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +ltecoex_reg_read_88xx(struct halmac_adapter *adapter, u16 offset, u32 *value) +{ + u32 cnt; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + cnt = 10000; + while ((HALMAC_REG_R8(LTECOEX_ACCESS_CTRL + 3) & BIT(5)) == 0) { + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]lte ready(R)\n"); + return HALMAC_RET_LTECOEX_READY_FAIL; + } + cnt--; + PLTFM_DELAY_US(50); + } + + HALMAC_REG_W32(LTECOEX_ACCESS_CTRL, 0x800F0000 | offset); + *value = HALMAC_REG_R32(REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1); + + return HALMAC_RET_SUCCESS; +} + +/** + * (internal use) + * ltecoex_reg_write_88xx() - write ltecoex register + * @adapter : the adapter of halmac + * @offset : offset + * @value : value + * Author : Ivan Lin + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +ltecoex_reg_write_88xx(struct halmac_adapter *adapter, u16 offset, u32 value) +{ + u32 cnt; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + cnt = 10000; + while ((HALMAC_REG_R8(LTECOEX_ACCESS_CTRL + 3) & BIT(5)) == 0) { + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]lte ready(W)\n"); + return HALMAC_RET_LTECOEX_READY_FAIL; + } + cnt--; + PLTFM_DELAY_US(50); + } + + HALMAC_REG_W32(REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1, value); + HALMAC_REG_W32(LTECOEX_ACCESS_CTRL, 0xC00F0000 | offset); + + return HALMAC_RET_SUCCESS; +} + +static void +pwr_state_88xx(struct halmac_adapter *adapter, enum halmac_mac_power *state) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if ((HALMAC_REG_R8(REG_SYS_FUNC_EN + 1) & BIT(3)) == 0) + *state = HALMAC_MAC_POWER_OFF; + else + *state = HALMAC_MAC_POWER_ON; +} + +static u8 +packet_in_nlo_88xx(struct halmac_adapter *adapter, + enum halmac_packet_id pkt_id) +{ + enum halmac_packet_id nlo_pkt = HALMAC_PACKET_PROBE_REQ_NLO; + + if (pkt_id >= nlo_pkt) + return 1; + else + return 0; +} + +static enum halmac_packet_id +get_real_pkt_id_88xx(struct halmac_adapter *adapter, + enum halmac_packet_id pkt_id) +{ + enum halmac_packet_id real_pkt_id; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + switch (pkt_id) { + case HALMAC_PACKET_PROBE_REQ_NLO: + real_pkt_id = HALMAC_PACKET_PROBE_REQ; + break; + case HALMAC_PACKET_SYNC_BCN_NLO: + real_pkt_id = HALMAC_PACKET_SYNC_BCN; + break; + case HALMAC_PACKET_DISCOVERY_BCN_NLO: + real_pkt_id = HALMAC_PACKET_DISCOVERY_BCN; + break; + default: + real_pkt_id = pkt_id; + } + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + return real_pkt_id; +} + +static u32 +get_update_packet_page_size(struct halmac_adapter *adapter, u32 size) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u32 txdesc_size; + u32 total; + + api->halmac_get_hw_value(adapter, HALMAC_HW_TX_DESC_SIZE, &txdesc_size); + + total = size + txdesc_size; + return (total & 0x7f) > 0 ? + (total >> TX_PAGE_SIZE_SHIFT_88XX) + 1 : + total >> TX_PAGE_SIZE_SHIFT_88XX; +} + +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_common_88xx.h b/hal/halmac/halmac_88xx/halmac_common_88xx.h new file mode 100644 index 0000000..c641dd7 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_common_88xx.h @@ -0,0 +1,167 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_COMMON_88XX_H_ +#define _HALMAC_COMMON_88XX_H_ + +#include "../halmac_api.h" +#include "../halmac_pwr_seq_cmd.h" +#include "../halmac_gpio_cmd.h" + +#if HALMAC_88XX_SUPPORT + +enum halmac_ret_status +ofld_func_cfg_88xx(struct halmac_adapter *adapter, + struct halmac_ofld_func_info *info); + +enum halmac_ret_status +dl_drv_rsvd_page_88xx(struct halmac_adapter *adapter, u8 pg_offset, u8 *buf, + u32 size); + +enum halmac_ret_status +dl_rsvd_page_88xx(struct halmac_adapter *adapter, u16 pg_addr, u8 *buf, + u32 size); + +enum halmac_ret_status +get_hw_value_88xx(struct halmac_adapter *adapter, enum halmac_hw_id hw_id, + void *value); + +enum halmac_ret_status +set_hw_value_88xx(struct halmac_adapter *adapter, enum halmac_hw_id hw_id, + void *value); + +enum halmac_ret_status +get_watcher_88xx(struct halmac_adapter *adapter, enum halmac_watcher_sel sel, + void *value); + +enum halmac_ret_status +set_h2c_pkt_hdr_88xx(struct halmac_adapter *adapter, u8 *hdr, + struct halmac_h2c_header_info *info, u16 *seq_num); + +enum halmac_ret_status +send_h2c_pkt_88xx(struct halmac_adapter *adapter, u8 *pkt); + +enum halmac_ret_status +get_h2c_buf_free_space_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +get_c2h_info_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +mac_debug_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +cfg_parameter_88xx(struct halmac_adapter *adapter, + struct halmac_phy_parameter_info *info, u8 full_fifo); + +enum halmac_ret_status +update_packet_88xx(struct halmac_adapter *adapter, enum halmac_packet_id pkt_id, + u8 *pkt, u32 size); + +enum halmac_ret_status +send_scan_packet_88xx(struct halmac_adapter *adapter, u8 index, + u8 *pkt, u32 size); + +enum halmac_ret_status +drop_scan_packet_88xx(struct halmac_adapter *adapter, + struct halmac_drop_pkt_option *option); + +enum halmac_ret_status +bcn_ie_filter_88xx(struct halmac_adapter *adapter, + struct halmac_bcn_ie_info *info); + +enum halmac_ret_status +update_datapack_88xx(struct halmac_adapter *adapter, + enum halmac_data_type data_type, + struct halmac_phy_parameter_info *info); + +enum halmac_ret_status +run_datapack_88xx(struct halmac_adapter *adapter, + enum halmac_data_type data_type); + +enum halmac_ret_status +send_bt_coex_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size, u8 ack); + +enum halmac_ret_status +dump_fifo_88xx(struct halmac_adapter *adapter, enum hal_fifo_sel sel, + u32 start_addr, u32 size, u8 *data); + +u32 +get_fifo_size_88xx(struct halmac_adapter *adapter, enum hal_fifo_sel sel); + +enum halmac_ret_status +set_h2c_header_88xx(struct halmac_adapter *adapter, u8 *hdr, u16 *seq, u8 ack); + +enum halmac_ret_status +add_ch_info_88xx(struct halmac_adapter *adapter, struct halmac_ch_info *info); + +enum halmac_ret_status +add_extra_ch_info_88xx(struct halmac_adapter *adapter, + struct halmac_ch_extra_info *info); + +enum halmac_ret_status +ctrl_ch_switch_88xx(struct halmac_adapter *adapter, + struct halmac_ch_switch_option *opt); + +enum halmac_ret_status +clear_ch_info_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +chk_txdesc_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +get_version_88xx(struct halmac_adapter *adapter, struct halmac_ver *ver); + +enum halmac_ret_status +p2pps_88xx(struct halmac_adapter *adapter, struct halmac_p2pps *info); + +enum halmac_ret_status +query_status_88xx(struct halmac_adapter *adapter, + enum halmac_feature_id feature_id, + enum halmac_cmd_process_status *proc_status, u8 *data, + u32 *size); + +enum halmac_ret_status +cfg_drv_rsvd_pg_num_88xx(struct halmac_adapter *adapter, + enum halmac_drv_rsvd_pg_num pg_num); + +enum halmac_ret_status +h2c_lb_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +pwr_seq_parser_88xx(struct halmac_adapter *adapter, + struct halmac_wlan_pwr_cfg **cmd_seq); + +enum halmac_ret_status +parse_intf_phy_88xx(struct halmac_adapter *adapter, + struct halmac_intf_phy_para *param, + enum halmac_intf_phy_platform pltfm, + enum hal_intf_phy intf_phy); + +enum halmac_ret_status +txfifo_is_empty_88xx(struct halmac_adapter *adapter, u32 chk_num); + +u8* +smart_malloc_88xx(struct halmac_adapter *adapter, u32 size, u32 *new_size); + +enum halmac_ret_status +ltecoex_reg_read_88xx(struct halmac_adapter *adapter, u16 offset, u32 *value); + +enum halmac_ret_status +ltecoex_reg_write_88xx(struct halmac_adapter *adapter, u16 offset, u32 value); + +#endif/* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_COMMON_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_efuse_88xx.c b/hal/halmac/halmac_88xx/halmac_efuse_88xx.c new file mode 100644 index 0000000..184c2df --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_efuse_88xx.c @@ -0,0 +1,3073 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_efuse_88xx.h" +#include "halmac_88xx_cfg.h" +#include "halmac_common_88xx.h" +#include "halmac_init_88xx.h" + +#if HALMAC_88XX_SUPPORT + +#define RSVD_EFUSE_SIZE 16 +#define RSVD_CS_EFUSE_SIZE 24 +#define FEATURE_DUMP_PHY_EFUSE HALMAC_FEATURE_DUMP_PHYSICAL_EFUSE +#define FEATURE_DUMP_LOG_EFUSE HALMAC_FEATURE_DUMP_LOGICAL_EFUSE +#define FEATURE_DUMP_LOG_EFUSE_MASK HALMAC_FEATURE_DUMP_LOGICAL_EFUSE_MASK + +#define SUPER_USB_ZONE0_START 0x150 +#define SUPER_USB_ZONE0_END 0x199 +#define SUPER_USB_ZONE1_START 0x200 +#define SUPER_USB_ZONE1_END 0x217 +#define SUPER_USB_RE_PG_CK_ZONE0_START 0x15D +#define SUPER_USB_RE_PG_CK_ZONE0_END 0x164 + +static u8 bt_switch = 0; + +static enum halmac_cmd_construct_state +efuse_cmd_cnstr_state_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +proc_dump_efuse_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg); + +static enum halmac_ret_status +read_hw_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, + u8 *map); + +static enum halmac_ret_status +read_log_efuse_map_88xx(struct halmac_adapter *adapter, u8 *map); + +static enum halmac_ret_status +proc_pg_efuse_by_map_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, + enum halmac_efuse_read_cfg cfg); + +static enum halmac_ret_status +dump_efuse_fw_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +dump_efuse_drv_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +proc_write_log_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 value); + +static enum halmac_ret_status +proc_write_log_efuse_word_88xx(struct halmac_adapter *adapter, u32 offset, + u16 value); + +static enum halmac_ret_status +update_eeprom_mask_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 *updated_mask); + +static enum halmac_ret_status +check_efuse_enough_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 *updated_mask); + +static enum halmac_ret_status +pg_extend_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 word_en, + u8 pre_word_en, u32 eeprom_offset); + +static enum halmac_ret_status +proc_pg_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 word_en, + u8 pre_word_en, u32 eeprom_offset); + +static enum halmac_ret_status +pg_super_usb_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 word_en, + u8 pre_word_en, u32 eeprom_offset); + +static enum halmac_ret_status +program_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 *updated_mask); + +static void +mask_eeprom_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info); + +static enum halmac_ret_status +proc_gen_super_usb_map_88xx(struct halmac_adapter *adapter, u8 *drv_map, + u8 *updated_map, u8 *updated_mask); + +static enum halmac_ret_status +super_usb_efuse_parser_88xx(struct halmac_adapter *adapter, u8 *phy_map, + u8 *log_map, u8 *log_mask); + +static enum halmac_ret_status +super_usb_chk_88xx(struct halmac_adapter *adapter, u8 *super_usb); + +static enum halmac_ret_status +log_efuse_re_pg_chk_88xx(struct halmac_adapter *adapter, u8 *efuse_mask, + u32 addr, u8 *re_pg); + +static enum halmac_ret_status +super_usb_fmt_chk_88xx(struct halmac_adapter *adapter, u8 *re_pg); + +static enum halmac_ret_status +super_usb_re_pg_chk_88xx(struct halmac_adapter *adapter, u8 *phy_map, + u8 *re_pg); + +/** + * dump_efuse_map_88xx() - dump "physical" efuse map + * @adapter : the adapter of halmac + * @cfg : dump efuse method + * Author : Ivan Lin/KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +dump_efuse_map_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg) +{ + u8 *map = NULL; + u8 *efuse_map; + u32 efuse_size = adapter->hw_cfg_info.efuse_size; + u32 prtct_efuse_size = adapter->hw_cfg_info.prtct_efuse_size; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + if (cfg == HALMAC_EFUSE_R_FW && + halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + PLTFM_MSG_TRACE("[TRACE]cfg = %d\n", cfg); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + if (adapter->halmac_state.mac_pwr == HALMAC_MAC_POWER_OFF) + PLTFM_MSG_ERR("[ERR]Dump efuse in suspend\n"); + + *proc_status = HALMAC_CMD_PROCESS_IDLE; + adapter->evnt.phy_efuse_map = 1; + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank!!\n"); + return status; + } + + status = proc_dump_efuse_88xx(adapter, cfg); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dump efuse!!\n"); + return status; + } + + if (adapter->efuse_map_valid == 1) { + *proc_status = HALMAC_CMD_PROCESS_DONE; + efuse_map = adapter->efuse_map; + + map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc!!\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, efuse_size); + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); +#if HALMAC_PLATFORM_WINDOWS + PLTFM_MEMCPY(map, efuse_map, efuse_size); +#else + PLTFM_MEMCPY(map, efuse_map, efuse_size - prtct_efuse_size); + PLTFM_MEMCPY(map + efuse_size - prtct_efuse_size + + RSVD_CS_EFUSE_SIZE, + efuse_map + efuse_size - prtct_efuse_size + + RSVD_CS_EFUSE_SIZE, + prtct_efuse_size - RSVD_EFUSE_SIZE - + RSVD_CS_EFUSE_SIZE); +#endif + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + PLTFM_EVENT_SIG(HALMAC_FEATURE_DUMP_PHYSICAL_EFUSE, + *proc_status, map, efuse_size); + adapter->evnt.phy_efuse_map = 0; + + PLTFM_FREE(map, efuse_size); + } + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * dump_efuse_map_bt_88xx() - dump "BT physical" efuse map + * @adapter : the adapter of halmac + * @bank : bt efuse bank + * @size : bt efuse map size. get from halmac_get_efuse_size API + * @map : bt efuse map + * Author : Soar / Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +dump_efuse_map_bt_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_bank bank, u32 size, u8 *map) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (adapter->hw_cfg_info.bt_efuse_size != size) + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + + if (bank >= HALMAC_EFUSE_BANK_MAX || bank == HALMAC_EFUSE_BANK_WIFI) { + PLTFM_MSG_ERR("[ERR]Undefined BT bank\n"); + return HALMAC_RET_EFUSE_BANK_INCORRECT; + } + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + status = switch_efuse_bank_88xx(adapter, bank); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank!!\n"); + return status; + } + bt_switch = 1; + + status = read_hw_efuse_88xx(adapter, 0, size, map); + if (status != HALMAC_RET_SUCCESS) { + bt_switch = 0; + PLTFM_MSG_ERR("[ERR]read hw efuse\n"); + return status; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + bt_switch = 0; + PLTFM_MSG_ERR("[ERR]switch efuse bank!!\n"); + return status; + } + bt_switch = 0; + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * write_efuse_bt_88xx() - write "BT physical" efuse offset + * @adapter : the adapter of halmac + * @offset : offset + * @value : Write value + * @map : bt efuse map + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +write_efuse_bt_88xx(struct halmac_adapter *adapter, u32 offset, u8 value, + enum halmac_efuse_bank bank) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + if (offset >= adapter->hw_cfg_info.efuse_size) { + PLTFM_MSG_ERR("[ERR]Offset is too large\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (bank > HALMAC_EFUSE_BANK_MAX || bank == HALMAC_EFUSE_BANK_WIFI) { + PLTFM_MSG_ERR("[ERR]Undefined BT bank\n"); + return HALMAC_RET_EFUSE_BANK_INCORRECT; + } + + status = switch_efuse_bank_88xx(adapter, bank); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank!!\n"); + return status; + } + bt_switch = 1; + + status = write_hw_efuse_88xx(adapter, offset, value); + if (status != HALMAC_RET_SUCCESS) { + bt_switch = 0; + PLTFM_MSG_ERR("[ERR]write efuse\n"); + return status; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + bt_switch = 0; + PLTFM_MSG_ERR("[ERR]switch efuse bank!!\n"); + return status; + } + bt_switch = 0; + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * read_efuse_bt_88xx() - read "BT physical" efuse offset + * @adapter : the adapter of halmac + * @offset : offset + * @value : 1 byte efuse value + * @bank : efuse bank + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +read_efuse_bt_88xx(struct halmac_adapter *adapter, u32 offset, u8 *value, + enum halmac_efuse_bank bank) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + if (offset >= adapter->hw_cfg_info.efuse_size) { + PLTFM_MSG_ERR("[ERR]Offset is too large\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (bank > HALMAC_EFUSE_BANK_MAX || bank == HALMAC_EFUSE_BANK_WIFI) { + PLTFM_MSG_ERR("[ERR]Undefined BT bank\n"); + return HALMAC_RET_EFUSE_BANK_INCORRECT; + } + + status = switch_efuse_bank_88xx(adapter, bank); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + bt_switch = 1; + + status = read_efuse_88xx(adapter, offset, 1, value); + if (status != HALMAC_RET_SUCCESS) { + bt_switch = 0; + PLTFM_MSG_ERR("[ERR]read efuse\n"); + return status; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + bt_switch = 0; + PLTFM_MSG_ERR("[ERR]switch efuse bank!!\n"); + return status; + } + bt_switch = 0; + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_efuse_auto_check_88xx() - check efuse after writing it + * @adapter : the adapter of halmac + * @enable : 1, enable efuse auto check. others, disable + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_efuse_auto_check_88xx(struct halmac_adapter *adapter, u8 enable) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + adapter->efuse_auto_check_en = enable; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * get_efuse_available_size_88xx() - get efuse available size + * @adapter : the adapter of halmac + * @size : physical efuse available size + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_efuse_available_size_88xx(struct halmac_adapter *adapter, u32 *size) +{ + enum halmac_ret_status status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + status = dump_log_efuse_map_88xx(adapter, HALMAC_EFUSE_R_DRV); + + if (status != HALMAC_RET_SUCCESS) + return status; + + *size = adapter->hw_cfg_info.efuse_size - + adapter->hw_cfg_info.prtct_efuse_size - adapter->efuse_end; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * get_efuse_size_88xx() - get "physical" efuse size + * @adapter : the adapter of halmac + * @size : physical efuse size + * Author : Ivan Lin/KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_efuse_size_88xx(struct halmac_adapter *adapter, u32 *size) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + *size = adapter->hw_cfg_info.efuse_size; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * get_log_efuse_size_88xx() - get "logical" efuse size + * @adapter : the adapter of halmac + * @size : logical efuse size + * Author : Ivan Lin/KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_log_efuse_size_88xx(struct halmac_adapter *adapter, u32 *size) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + *size = adapter->hw_cfg_info.eeprom_size; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * dump_log_efuse_map_88xx() - dump "logical" efuse map + * @adapter : the adapter of halmac + * @cfg : dump efuse method + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +dump_log_efuse_map_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg) +{ + u8 *map = NULL; + u32 size = adapter->hw_cfg_info.eeprom_size; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + if (cfg == HALMAC_EFUSE_R_FW && + halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + PLTFM_MSG_TRACE("[TRACE]cfg = %d\n", cfg); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + if (adapter->halmac_state.mac_pwr == HALMAC_MAC_POWER_OFF) + PLTFM_MSG_ERR("[ERR]Dump efuse in suspend\n"); + + *proc_status = HALMAC_CMD_PROCESS_IDLE; + adapter->evnt.log_efuse_map = 1; + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + + status = proc_dump_efuse_88xx(adapter, cfg); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dump efuse\n"); + return status; + } + + if (adapter->efuse_map_valid == 1) { + *proc_status = HALMAC_CMD_PROCESS_DONE; + + map = (u8 *)PLTFM_MALLOC(size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, size); + + if (eeprom_parser_88xx(adapter, adapter->efuse_map, map) != + HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + PLTFM_EVENT_SIG(HALMAC_FEATURE_DUMP_LOGICAL_EFUSE, + *proc_status, map, size); + adapter->evnt.log_efuse_map = 0; + + PLTFM_FREE(map, size); + } + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +dump_log_efuse_mask_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg) +{ + u8 *map = NULL; + u32 size = adapter->hw_cfg_info.eeprom_size; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + if (cfg == HALMAC_EFUSE_R_FW && + halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + PLTFM_MSG_TRACE("[TRACE]cfg = %d\n", cfg); + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + if (adapter->halmac_state.mac_pwr == HALMAC_MAC_POWER_OFF) + PLTFM_MSG_ERR("[ERR]Dump efuse in suspend\n"); + + *proc_status = HALMAC_CMD_PROCESS_IDLE; + adapter->evnt.log_efuse_mask = 1; + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + + status = proc_dump_efuse_88xx(adapter, cfg); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dump efuse\n"); + return status; + } + + if (adapter->efuse_map_valid == 1) { + *proc_status = HALMAC_CMD_PROCESS_DONE; + + map = (u8 *)PLTFM_MALLOC(size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, size); + + if (eeprom_mask_parser_88xx(adapter, adapter->efuse_map, map) != + HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + PLTFM_EVENT_SIG(HALMAC_FEATURE_DUMP_LOGICAL_EFUSE_MASK, + *proc_status, map, size); + adapter->evnt.log_efuse_mask = 0; + + PLTFM_FREE(map, size); + } + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * read_logical_efuse_88xx() - read logical efuse map 1 byte + * @adapter : the adapter of halmac + * @offset : offset + * @value : 1 byte efuse value + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +read_logical_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 *value) +{ + u8 *map = NULL; + u32 size = adapter->hw_cfg_info.eeprom_size; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (offset >= size) { + PLTFM_MSG_ERR("[ERR]Offset is too large\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + + map = (u8 *)PLTFM_MALLOC(size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, size); + + status = read_log_efuse_map_88xx(adapter, map); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]read logical efuse\n"); + PLTFM_FREE(map, size); + return status; + } + + *value = *(map + offset); + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, size); + return HALMAC_RET_ERROR_STATE; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + PLTFM_FREE(map, size); + + return HALMAC_RET_SUCCESS; +} + +/** + * write_log_efuse_88xx() - write "logical" efuse offset + * @adapter : the adapter of halmac + * @offset : offset + * @value : value + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +write_log_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 value) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (offset >= adapter->hw_cfg_info.eeprom_size) { + PLTFM_MSG_ERR("[ERR]Offset is too large\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + + status = proc_write_log_efuse_88xx(adapter, offset, value); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write logical efuse\n"); + return status; + } + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * write_log_efuse_word_88xx() - write "logical" efuse offset word + * @adapter : the adapter of halmac + * @offset : offset + * @value : value + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +write_log_efuse_word_88xx(struct halmac_adapter *adapter, u32 offset, u16 value) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (offset >= adapter->hw_cfg_info.eeprom_size) { + PLTFM_MSG_ERR("[ERR]Offset is too large\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + + status = proc_write_log_efuse_word_88xx(adapter, offset, value); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write logical efuse\n"); + return status; + } + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * pg_efuse_by_map_88xx() - pg logical efuse by map + * @adapter : the adapter of halmac + * @info : efuse map information + * @cfg : dump efuse method + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pg_efuse_by_map_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, + enum halmac_efuse_read_cfg cfg) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (info->efuse_map_size != adapter->hw_cfg_info.eeprom_size) { + PLTFM_MSG_ERR("[ERR]map size error\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if ((info->efuse_map_size & 0xF) > 0) { + PLTFM_MSG_ERR("[ERR]not multiple of 16\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (info->efuse_mask_size != info->efuse_map_size >> 4) { + PLTFM_MSG_ERR("[ERR]mask size error\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (!info->efuse_map) { + PLTFM_MSG_ERR("[ERR]map is NULL\n"); + return HALMAC_RET_NULL_POINTER; + } + + if (!info->efuse_mask) { + PLTFM_MSG_ERR("[ERR]mask is NULL\n"); + return HALMAC_RET_NULL_POINTER; + } + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + + status = proc_pg_efuse_by_map_88xx(adapter, info, cfg); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]pg efuse\n"); + return status; + } + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * mask_log_efuse_88xx() - mask logical efuse + * @adapter : the adapter of halmac + * @info : efuse map information + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +mask_log_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (info->efuse_map_size != adapter->hw_cfg_info.eeprom_size) { + PLTFM_MSG_ERR("[ERR]map size error\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if ((info->efuse_map_size & 0xF) > 0) { + PLTFM_MSG_ERR("[ERR]not multiple of 16\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (info->efuse_mask_size != info->efuse_map_size >> 4) { + PLTFM_MSG_ERR("[ERR]mask size error\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (!info->efuse_map) { + PLTFM_MSG_ERR("[ERR]map is NULL\n"); + return HALMAC_RET_NULL_POINTER; + } + + if (!info->efuse_mask) { + PLTFM_MSG_ERR("[ERR]mask is NULL\n"); + return HALMAC_RET_NULL_POINTER; + } + + mask_eeprom_88xx(adapter, info); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_cmd_construct_state +efuse_cmd_cnstr_state_88xx(struct halmac_adapter *adapter) +{ + return adapter->halmac_state.efuse_state.cmd_cnstr_state; +} + +enum halmac_ret_status +switch_efuse_bank_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_bank bank) +{ + u8 reg_value; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (!bt_switch) { + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_BUSY) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + } + + reg_value = HALMAC_REG_R8(REG_LDO_EFUSE_CTRL + 1); + + if (bank == (reg_value & (BIT(0) | BIT(1)))) + return HALMAC_RET_SUCCESS; + + reg_value &= ~(BIT(0) | BIT(1)); + reg_value |= bank; + HALMAC_REG_W8(REG_LDO_EFUSE_CTRL + 1, reg_value); + + reg_value = HALMAC_REG_R8(REG_LDO_EFUSE_CTRL + 1); + if ((reg_value & (BIT(0) | BIT(1))) != bank) + return HALMAC_RET_SWITCH_EFUSE_BANK_FAIL; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +proc_dump_efuse_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg) +{ + u32 h2c_init; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_H2C_SENT) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + if (cfg == HALMAC_EFUSE_R_AUTO) { + h2c_init = HALMAC_REG_R32(REG_H2C_PKT_READADDR); + if (adapter->halmac_state.dlfw_state == HALMAC_DLFW_NONE || + h2c_init == 0) + status = dump_efuse_drv_88xx(adapter); + else + status = dump_efuse_fw_88xx(adapter); + } else if (cfg == HALMAC_EFUSE_R_FW) { + status = dump_efuse_fw_88xx(adapter); + } else { + status = dump_efuse_drv_88xx(adapter); + } + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dump efsue drv/fw\n"); + return status; + } + + return status; +} + +enum halmac_ret_status +cnv_efuse_state_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_construct_state dest_state) +{ + struct halmac_efuse_state *state = &adapter->halmac_state.efuse_state; + + if (state->cmd_cnstr_state != HALMAC_CMD_CNSTR_IDLE && + state->cmd_cnstr_state != HALMAC_CMD_CNSTR_BUSY && + state->cmd_cnstr_state != HALMAC_CMD_CNSTR_H2C_SENT) + return HALMAC_RET_ERROR_STATE; + + if (state->cmd_cnstr_state == dest_state) + return HALMAC_RET_ERROR_STATE; + + if (dest_state == HALMAC_CMD_CNSTR_BUSY) { + if (state->cmd_cnstr_state == HALMAC_CMD_CNSTR_H2C_SENT) + return HALMAC_RET_ERROR_STATE; + } else if (dest_state == HALMAC_CMD_CNSTR_H2C_SENT) { + if (state->cmd_cnstr_state == HALMAC_CMD_CNSTR_IDLE) + return HALMAC_RET_ERROR_STATE; + } + + state->cmd_cnstr_state = dest_state; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +read_hw_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, + u8 *map) +{ + u8 enable; + u32 value32; + u32 addr; + u32 tmp32; + u32 cnt; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + /* Read efuse no need 2.5V LDO */ + enable = 0; + status = api->halmac_set_hw_value(adapter, HALMAC_HW_LDO25_EN, &enable); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dis ldo25\n"); + return status; + } + value32 = HALMAC_REG_R32(REG_EFUSE_CTRL); + + for (addr = offset; addr < offset + size; addr++) { + value32 &= ~(BIT_MASK_EF_DATA | BITS_EF_ADDR); + value32 |= ((addr & BIT_MASK_EF_ADDR) << BIT_SHIFT_EF_ADDR); + HALMAC_REG_W32(REG_EFUSE_CTRL, value32 & (~BIT_EF_FLAG)); + + cnt = 1000000; + do { + PLTFM_DELAY_US(1); + tmp32 = HALMAC_REG_R32(REG_EFUSE_CTRL); + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]read\n"); + return HALMAC_RET_EFUSE_R_FAIL; + } + } while ((tmp32 & BIT_EF_FLAG) == 0); + + *(map + addr - offset) = (u8)(tmp32 & BIT_MASK_EF_DATA); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +write_hw_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 value) +{ + const u8 unlock_code = 0x69; + u8 value_read = 0; + u8 enable; + u32 value32; + u32 tmp32; + u32 cnt; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); + adapter->efuse_map_valid = 0; + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + HALMAC_REG_W8(REG_PMC_DBG_CTRL2 + 3, unlock_code); + + /* Enable 2.5V LDO */ + enable = 1; + status = api->halmac_set_hw_value(adapter, HALMAC_HW_LDO25_EN, &enable); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]en ldo25\n"); + return status; + } + + value32 = HALMAC_REG_R32(REG_EFUSE_CTRL); + value32 &= ~(BIT_MASK_EF_DATA | BITS_EF_ADDR); + value32 = value32 | ((offset & BIT_MASK_EF_ADDR) << BIT_SHIFT_EF_ADDR) | + (value & BIT_MASK_EF_DATA); + HALMAC_REG_W32(REG_EFUSE_CTRL, value32 | BIT_EF_FLAG); + + cnt = 1000000; + do { + PLTFM_DELAY_US(1); + tmp32 = HALMAC_REG_R32(REG_EFUSE_CTRL); + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]write!!\n"); + return HALMAC_RET_EFUSE_W_FAIL; + } + } while (BIT_EF_FLAG == (tmp32 & BIT_EF_FLAG)); + + HALMAC_REG_W8(REG_PMC_DBG_CTRL2 + 3, 0x00); + + /* Disable 2.5V LDO */ + enable = 0; + status = api->halmac_set_hw_value(adapter, HALMAC_HW_LDO25_EN, &enable); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dis ldo25\n"); + return status; + } + + if (adapter->efuse_auto_check_en == 1) { + if (read_hw_efuse_88xx(adapter, offset, 1, &value_read) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_EFUSE_R_FAIL; + if (value_read != value) { + PLTFM_MSG_ERR("[ERR]efuse compare\n"); + return HALMAC_RET_EFUSE_W_FAIL; + } + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +eeprom_parser_88xx(struct halmac_adapter *adapter, u8 *phy_map, u8 *log_map) +{ + u8 i; + u8 value8; + u8 blk_idx; + u8 word_en; + u8 valid; + u8 hdr; + u8 hdr2 = 0; + u32 eeprom_idx; + u32 efuse_idx = 0; + u32 prtct_efuse_size = adapter->hw_cfg_info.prtct_efuse_size; + struct halmac_hw_cfg_info *hw_info = &adapter->hw_cfg_info; + + PLTFM_MEMSET(log_map, 0xFF, hw_info->eeprom_size); + + do { + value8 = *(phy_map + efuse_idx); + hdr = value8; + + if ((hdr & 0x1f) == 0x0f) { + efuse_idx++; + value8 = *(phy_map + efuse_idx); + hdr2 = value8; + if (hdr2 == 0xff) + break; + blk_idx = ((hdr2 & 0xF0) >> 1) | ((hdr >> 5) & 0x07); + word_en = hdr2 & 0x0F; + } else { + blk_idx = (hdr & 0xF0) >> 4; + word_en = hdr & 0x0F; + } + + if (hdr == 0xff) + break; + + efuse_idx++; + + if (efuse_idx >= hw_info->efuse_size - prtct_efuse_size - 1) + return HALMAC_RET_EEPROM_PARSING_FAIL; + + for (i = 0; i < 4; i++) { + valid = (u8)((~(word_en >> i)) & BIT(0)); + if (valid == 1) { + eeprom_idx = (blk_idx << 3) + (i << 1); + + if ((eeprom_idx + 1) > hw_info->eeprom_size) { + PLTFM_MSG_ERR("[ERR]efuse idx:0x%X\n", + efuse_idx - 1); + + PLTFM_MSG_ERR("[ERR]read hdr:0x%X\n", + hdr); + + PLTFM_MSG_ERR("[ERR]rad hdr2:0x%X\n", + hdr2); + + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + value8 = *(phy_map + efuse_idx); + *(log_map + eeprom_idx) = value8; + + eeprom_idx++; + efuse_idx++; + + if (efuse_idx > hw_info->efuse_size - + prtct_efuse_size - 1) + return HALMAC_RET_EEPROM_PARSING_FAIL; + + value8 = *(phy_map + efuse_idx); + *(log_map + eeprom_idx) = value8; + + efuse_idx++; + + if (efuse_idx > hw_info->efuse_size - + prtct_efuse_size) + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + } + } while (1); + + adapter->efuse_end = efuse_idx; + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +eeprom_mask_parser_88xx(struct halmac_adapter *adapter, u8 *phy_map, + u8 *log_mask) +{ + u8 i; + u8 value8; + u8 blk_idx; + u8 word_en; + u8 valid; + u8 hdr; + u8 hdr2 = 0; + u32 eeprom_idx; + u32 efuse_idx = 0; + u32 prtct_efuse_size = adapter->hw_cfg_info.prtct_efuse_size; + struct halmac_hw_cfg_info *hw_info = &adapter->hw_cfg_info; + + PLTFM_MEMSET(log_mask, 0xFF, hw_info->eeprom_size); + + do { + value8 = *(phy_map + efuse_idx); + hdr = value8; + + if ((hdr & 0x1f) == 0x0f) { + efuse_idx++; + value8 = *(phy_map + efuse_idx); + hdr2 = value8; + if (hdr2 == 0xff) + break; + blk_idx = ((hdr2 & 0xF0) >> 1) | ((hdr >> 5) & 0x07); + word_en = hdr2 & 0x0F; + } else { + blk_idx = (hdr & 0xF0) >> 4; + word_en = hdr & 0x0F; + } + + if (hdr == 0xff) + break; + + efuse_idx++; + + if (efuse_idx >= hw_info->efuse_size - prtct_efuse_size - 1) + return HALMAC_RET_EEPROM_PARSING_FAIL; + + for (i = 0; i < 4; i++) { + valid = (u8)((~(word_en >> i)) & BIT(0)); + if (valid == 1) { + eeprom_idx = (blk_idx << 3) + (i << 1); + + if ((eeprom_idx + 1) > hw_info->eeprom_size) { + PLTFM_MSG_ERR("[ERR]efuse idx:0x%X\n", + efuse_idx - 1); + + PLTFM_MSG_ERR("[ERR]read hdr:0x%X\n", + hdr); + + PLTFM_MSG_ERR("[ERR]read hdr2:0x%X\n", + hdr2); + + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + *(log_mask + eeprom_idx) = 0x00; + + eeprom_idx++; + efuse_idx++; + + if (efuse_idx > hw_info->efuse_size - + prtct_efuse_size - 1) + return HALMAC_RET_EEPROM_PARSING_FAIL; + + *(log_mask + eeprom_idx) = 0x00; + + efuse_idx++; + + if (efuse_idx > hw_info->efuse_size - + prtct_efuse_size) + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + } + } while (1); + + adapter->efuse_end = efuse_idx; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +read_log_efuse_map_88xx(struct halmac_adapter *adapter, u8 *map) +{ + u8 *local_map = NULL; + u32 efuse_size; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (adapter->efuse_map_valid == 0) { + efuse_size = adapter->hw_cfg_info.efuse_size; + + local_map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!local_map) { + PLTFM_MSG_ERR("[ERR]local map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + + status = read_efuse_88xx(adapter, 0, efuse_size, local_map); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]read efuse\n"); + PLTFM_FREE(local_map, efuse_size); + return status; + } + + if (!adapter->efuse_map) { + adapter->efuse_map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!adapter->efuse_map) { + PLTFM_MSG_ERR("[ERR]malloc adapter map\n"); + PLTFM_FREE(local_map, efuse_size); + return HALMAC_RET_MALLOC_FAIL; + } + } + + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); + PLTFM_MEMCPY(adapter->efuse_map, local_map, efuse_size); + adapter->efuse_map_valid = 1; + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + PLTFM_FREE(local_map, efuse_size); + } + + if (eeprom_parser_88xx(adapter, adapter->efuse_map, map) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_EEPROM_PARSING_FAIL; + + return status; +} + +static enum halmac_ret_status +proc_pg_efuse_by_map_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, + enum halmac_efuse_read_cfg cfg) +{ + u8 *updated_mask = NULL; + u8 *updated_map = NULL; + u32 map_size = adapter->hw_cfg_info.eeprom_size; + u32 mask_size = adapter->hw_cfg_info.eeprom_size >> 4; + u8 super_usb; + struct halmac_pg_efuse_info local_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + status = super_usb_chk_88xx(adapter, &super_usb); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]super_usb_chk\n"); + return status; + } + + updated_mask = (u8 *)PLTFM_MALLOC(mask_size); + if (!updated_mask) { + PLTFM_MSG_ERR("[ERR]malloc updated mask\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(updated_mask, 0x00, mask_size); + + status = update_eeprom_mask_88xx(adapter, info, updated_mask); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]update eeprom mask\n"); + PLTFM_FREE(updated_mask, mask_size); + return status; + } + + if (super_usb) { + updated_map = (u8 *)PLTFM_MALLOC(map_size); + if (!updated_map) { + PLTFM_MSG_ERR("[ERR]malloc updated map\n"); + PLTFM_FREE(updated_mask, mask_size); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(updated_map, 0xFF, map_size); + + status = proc_gen_super_usb_map_88xx(adapter, info->efuse_map, + updated_map, updated_mask); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]gen eeprom mask/map\n"); + PLTFM_FREE(updated_mask, mask_size); + PLTFM_FREE(updated_map, map_size); + return status; + } + + local_info.efuse_map = updated_map; + local_info.efuse_mask = updated_mask; + local_info.efuse_map_size = map_size; + local_info.efuse_mask_size = mask_size; + } + + if (super_usb) + status = check_efuse_enough_88xx(adapter, &local_info, + updated_mask); + else + status = check_efuse_enough_88xx(adapter, info, updated_mask); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]chk efuse enough\n"); + PLTFM_FREE(updated_mask, mask_size); + if (super_usb) + PLTFM_FREE(updated_map, map_size); + return status; + } + + if (super_usb) + status = program_efuse_88xx(adapter, &local_info, updated_mask); + else + status = program_efuse_88xx(adapter, info, updated_mask); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]pg efuse\n"); + PLTFM_FREE(updated_mask, mask_size); + if (super_usb) + PLTFM_FREE(updated_map, map_size); + return status; + } + + PLTFM_FREE(updated_mask, mask_size); + if (super_usb) + PLTFM_FREE(updated_map, map_size); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +dump_efuse_drv_88xx(struct halmac_adapter *adapter) +{ + u8 *map = NULL; + u32 efuse_size = adapter->hw_cfg_info.efuse_size; + + if (!adapter->efuse_map) { + adapter->efuse_map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!adapter->efuse_map) { + PLTFM_MSG_ERR("[ERR]malloc adapter map!!\n"); + reset_ofld_feature_88xx(adapter, + FEATURE_DUMP_PHY_EFUSE); + return HALMAC_RET_MALLOC_FAIL; + } + } + + if (adapter->efuse_map_valid == 0) { + map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + + if (read_hw_efuse_88xx(adapter, 0, efuse_size, map) != + HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, efuse_size); + return HALMAC_RET_EFUSE_R_FAIL; + } + + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); + PLTFM_MEMCPY(adapter->efuse_map, map, efuse_size); + adapter->efuse_map_valid = 1; + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + PLTFM_FREE(map, efuse_size); + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +dump_efuse_fw_88xx(struct halmac_adapter *adapter) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + u32 efuse_size = adapter->hw_cfg_info.efuse_size; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + hdr_info.sub_cmd_id = SUB_CMD_ID_DUMP_PHYSICAL_EFUSE; + hdr_info.content_size = 0; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + adapter->halmac_state.efuse_state.seq_num = seq_num; + + if (!adapter->efuse_map) { + adapter->efuse_map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!adapter->efuse_map) { + PLTFM_MSG_ERR("[ERR]malloc adapter map\n"); + reset_ofld_feature_88xx(adapter, + FEATURE_DUMP_PHY_EFUSE); + return HALMAC_RET_MALLOC_FAIL; + } + } + + if (adapter->efuse_map_valid == 0) { + status = send_h2c_pkt_88xx(adapter, h2c_buf); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c pkt\n"); + reset_ofld_feature_88xx(adapter, + FEATURE_DUMP_PHY_EFUSE); + return status; + } + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +proc_write_log_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 value) +{ + u8 byte1; + u8 byte2; + u8 blk; + u8 blk_idx; + u8 hdr; + u8 hdr2; + u8 *map = NULL; + u32 eeprom_size = adapter->hw_cfg_info.eeprom_size; + u32 prtct_efuse_size = adapter->hw_cfg_info.prtct_efuse_size; + u32 end; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + map = (u8 *)PLTFM_MALLOC(eeprom_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, eeprom_size); + + status = read_log_efuse_map_88xx(adapter, map); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]read logical efuse\n"); + PLTFM_FREE(map, eeprom_size); + return status; + } + + if (*(map + offset) != value) { + end = adapter->efuse_end; + blk = (u8)(offset >> 3); + blk_idx = (u8)((offset & (8 - 1)) >> 1); + + if (offset > 0x7f) { + hdr = (((blk & 0x07) << 5) & 0xE0) | 0x0F; + hdr2 = (u8)(((blk & 0x78) << 1) + + ((0x1 << blk_idx) ^ 0x0F)); + } else { + hdr = (u8)((blk << 4) + ((0x01 << blk_idx) ^ 0x0F)); + } + + if ((offset & 1) == 0) { + byte1 = value; + byte2 = *(map + offset + 1); + } else { + byte1 = *(map + offset - 1); + byte2 = value; + } + + if (offset > 0x7f) { + if (adapter->hw_cfg_info.efuse_size <= + 4 + prtct_efuse_size + end) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_EFUSE_NOT_ENOUGH; + } + + status = write_hw_efuse_88xx(adapter, end, hdr); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 1, hdr2); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 2, byte1); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 3, byte2); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + } else { + if (adapter->hw_cfg_info.efuse_size <= + 3 + prtct_efuse_size + end) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_EFUSE_NOT_ENOUGH; + } + + status = write_hw_efuse_88xx(adapter, end, hdr); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 1, byte1); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 2, byte2); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + } + } + + PLTFM_FREE(map, eeprom_size); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +proc_write_log_efuse_word_88xx(struct halmac_adapter *adapter, u32 offset, + u16 value) +{ + u8 byte1; + u8 byte2; + u8 blk; + u8 blk_idx; + u8 hdr; + u8 hdr2; + u8 *map = NULL; + u32 eeprom_size = adapter->hw_cfg_info.eeprom_size; + u32 prtct_efuse_size = adapter->hw_cfg_info.prtct_efuse_size; + u32 end; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + map = (u8 *)PLTFM_MALLOC(eeprom_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, eeprom_size); + + status = read_log_efuse_map_88xx(adapter, map); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]read logical efuse\n"); + PLTFM_FREE(map, eeprom_size); + return status; + } + + end = adapter->efuse_end; + blk = (u8)(offset >> 3); + blk_idx = (u8)((offset & (8 - 1)) >> 1); + + if (offset > 0x7f) { + hdr = (((blk & 0x07) << 5) & 0xE0) | 0x0F; + hdr2 = (u8)(((blk & 0x78) << 1) + + ((0x1 << blk_idx) ^ 0x0F)); + } else { + hdr = (u8)((blk << 4) + ((0x01 << blk_idx) ^ 0x0F)); + } + + if ((offset & 1) == 0) { + byte1 = (u8)(value & 0xFF); + byte2 = (u8)((value >> 8) & 0xFF); + } else { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_ADR_NOT_ALIGN; + } + + if (offset > 0x7f) { + if (adapter->hw_cfg_info.efuse_size <= + 4 + prtct_efuse_size + end) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_EFUSE_NOT_ENOUGH; + } + + status = write_hw_efuse_88xx(adapter, end, hdr); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 1, hdr2); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 2, byte1); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 3, byte2); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + } else { + if (adapter->hw_cfg_info.efuse_size <= + 3 + prtct_efuse_size + end) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_EFUSE_NOT_ENOUGH; + } + + status = write_hw_efuse_88xx(adapter, end, hdr); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 1, byte1); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + status = write_hw_efuse_88xx(adapter, end + 2, byte2); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + } + + PLTFM_FREE(map, eeprom_size); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +read_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, u8 *map) +{ + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_NULL_POINTER; + } + + if (adapter->efuse_map_valid == 1) { + PLTFM_MEMCPY(map, adapter->efuse_map + offset, size); + } else { + if (read_hw_efuse_88xx(adapter, offset, size, map) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_EFUSE_R_FAIL; + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +update_eeprom_mask_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 *updated_mask) +{ + u8 *map = NULL; + u8 clr_bit = 0; + u32 eeprom_size = adapter->hw_cfg_info.eeprom_size; + u8 *map_pg; + u8 *efuse_mask; + u16 i; + u16 j; + u16 map_offset; + u16 mask_offset; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + map = (u8 *)PLTFM_MALLOC(eeprom_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, eeprom_size); + + PLTFM_MEMSET(updated_mask, 0x00, info->efuse_mask_size); + + status = read_log_efuse_map_88xx(adapter, map); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return status; + } + + map_pg = info->efuse_map; + efuse_mask = info->efuse_mask; + + for (i = 0; i < info->efuse_mask_size; i++) + *(updated_mask + i) = *(efuse_mask + i); + + for (i = 0; i < info->efuse_map_size; i += 16) { + for (j = 0; j < 16; j += 2) { + map_offset = i + j; + mask_offset = i >> 4; + if (*(u16 *)(map_pg + map_offset) == + *(u16 *)(map + map_offset)) { + switch (j) { + case 0: + clr_bit = BIT(4); + break; + case 2: + clr_bit = BIT(5); + break; + case 4: + clr_bit = BIT(6); + break; + case 6: + clr_bit = BIT(7); + break; + case 8: + clr_bit = BIT(0); + break; + case 10: + clr_bit = BIT(1); + break; + case 12: + clr_bit = BIT(2); + break; + case 14: + clr_bit = BIT(3); + break; + default: + break; + } + *(updated_mask + mask_offset) &= ~clr_bit; + } + } + } + + PLTFM_FREE(map, eeprom_size); + + return status; +} + +static enum halmac_ret_status +check_efuse_enough_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 *updated_mask) +{ + u8 pre_word_en; + u16 i; + u16 j; + u32 eeprom_offset; + u32 pg_num = 0; + u8 super_usb; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + status = super_usb_chk_88xx(adapter, &super_usb); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]super_usb_chk\n"); + return status; + } + + for (i = 0; i < info->efuse_map_size; i = i + 8) { + eeprom_offset = i; + + if ((eeprom_offset & 7) > 0) + pre_word_en = (*(updated_mask + (i >> 4)) & 0x0F); + else + pre_word_en = (*(updated_mask + (i >> 4)) >> 4); + + if (pre_word_en > 0) { + if (super_usb && + ((eeprom_offset >= SUPER_USB_ZONE0_START && + eeprom_offset <= SUPER_USB_ZONE0_END) || + (eeprom_offset >= SUPER_USB_ZONE1_START && + eeprom_offset <= SUPER_USB_ZONE1_END))) { + for (j = 0; j < 4; j++) { + if (((pre_word_en >> j) & 0x1) > 0) + pg_num += 4; + } + } else { + if (eeprom_offset > 0x7f) + pg_num += 2; + else + pg_num++; + + for (j = 0; j < 4; j++) { + if (((pre_word_en >> j) & 0x1) > 0) + pg_num += 2; + } + } + } + } + + if (adapter->hw_cfg_info.efuse_size <= + (pg_num + adapter->hw_cfg_info.prtct_efuse_size + + adapter->efuse_end)) + return HALMAC_RET_EFUSE_NOT_ENOUGH; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +pg_extend_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 word_en, + u8 pre_word_en, u32 eeprom_offset) +{ + u8 blk; + u8 hdr; + u8 hdr2; + u16 i; + u32 efuse_end; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + efuse_end = adapter->efuse_end; + + blk = (u8)(eeprom_offset >> 3); + hdr = (((blk & 0x07) << 5) & 0xE0) | 0x0F; + hdr2 = (u8)(((blk & 0x78) << 1) + word_en); + + status = write_hw_efuse_88xx(adapter, efuse_end, hdr); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse\n"); + return status; + } + + status = write_hw_efuse_88xx(adapter, efuse_end + 1, hdr2); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse(+1)\n"); + return status; + } + + efuse_end = efuse_end + 2; + for (i = 0; i < 4; i++) { + if (((pre_word_en >> i) & 0x1) > 0) { + status = write_hw_efuse_88xx(adapter, efuse_end, + *(info->efuse_map + + eeprom_offset + + (i << 1))); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse(<<1)\n"); + return status; + } + + status = write_hw_efuse_88xx(adapter, efuse_end + 1, + *(info->efuse_map + + eeprom_offset + (i << 1) + + 1)); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse(<<1)+1\n"); + return status; + } + efuse_end = efuse_end + 2; + } + } + adapter->efuse_end = efuse_end; + return status; +} + +static enum halmac_ret_status +proc_pg_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 word_en, + u8 pre_word_en, u32 eeprom_offset) +{ + u8 blk; + u8 hdr; + u16 i; + u32 efuse_end; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + efuse_end = adapter->efuse_end; + + blk = (u8)(eeprom_offset >> 3); + hdr = (u8)((blk << 4) + word_en); + + status = write_hw_efuse_88xx(adapter, efuse_end, hdr); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse\n"); + return status; + } + efuse_end = efuse_end + 1; + for (i = 0; i < 4; i++) { + if (((pre_word_en >> i) & 0x1) > 0) { + status = write_hw_efuse_88xx(adapter, efuse_end, + *(info->efuse_map + + eeprom_offset + + (i << 1))); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse(<<1)\n"); + return status; + } + status = write_hw_efuse_88xx(adapter, efuse_end + 1, + *(info->efuse_map + + eeprom_offset + (i << 1) + + 1)); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse(<<1)+1\n"); + return status; + } + efuse_end = efuse_end + 2; + } + } + adapter->efuse_end = efuse_end; + return status; +} + +static enum halmac_ret_status +pg_super_usb_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 word_en, + u8 pre_word_en, u32 eeprom_offset) +{ + u8 blk; + u8 hdr; + u8 hdr2; + u16 i; + u32 efuse_end; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + efuse_end = adapter->efuse_end; + + blk = (u8)(eeprom_offset >> 3); + hdr = (((blk & 0x07) << 5) & 0xE0) | 0x0F; + + for (i = 0; i < 4; i++) { + hdr = (((blk & 0x07) << 5) & 0xE0) | 0x0F; + if (((pre_word_en >> i) & 0x1) > 0) { + hdr2 = (u8)(((blk & 0x78) << 1) + + ((pre_word_en & BIT(i)) ^ 0x0F)); + + status = write_hw_efuse_88xx(adapter, efuse_end, hdr); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse\n"); + return status; + } + + status = write_hw_efuse_88xx(adapter, efuse_end + 1, + hdr2); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse(+1)\n"); + return status; + } + + efuse_end = efuse_end + 2; + + status = write_hw_efuse_88xx(adapter, efuse_end, + *(info->efuse_map + + eeprom_offset + + (i << 1))); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse(<<1)\n"); + return status; + } + + status = write_hw_efuse_88xx(adapter, efuse_end + 1, + *(info->efuse_map + + eeprom_offset + (i << 1) + + 1)); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write efuse(<<1)+1\n"); + return status; + } + efuse_end = efuse_end + 2; + } + } + adapter->efuse_end = efuse_end; + return status; +} + +static enum halmac_ret_status +program_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, u8 *updated_mask) +{ + u8 pre_word_en; + u8 word_en; + u16 i; + u32 eeprom_offset; + u8 super_usb; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + status = super_usb_chk_88xx(adapter, &super_usb); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]super_usb_chk\n"); + return status; + } + + for (i = 0; i < info->efuse_map_size; i = i + 8) { + eeprom_offset = i; + + if (((eeprom_offset >> 3) & 1) > 0) { + pre_word_en = (*(updated_mask + (i >> 4)) & 0x0F); + word_en = pre_word_en ^ 0x0F; + } else { + pre_word_en = (*(updated_mask + (i >> 4)) >> 4); + word_en = pre_word_en ^ 0x0F; + } + + if (pre_word_en > 0) { + if (super_usb && + ((eeprom_offset >= SUPER_USB_ZONE0_START && + eeprom_offset <= SUPER_USB_ZONE0_END) || + (eeprom_offset >= SUPER_USB_ZONE1_START && + eeprom_offset <= SUPER_USB_ZONE1_END))) { + status = pg_super_usb_efuse_88xx(adapter, info, + word_en, + pre_word_en, + eeprom_offset); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]super usb efuse\n"); + return status; + } + } else if (eeprom_offset > 0x7f) { + status = pg_extend_efuse_88xx(adapter, info, + word_en, + pre_word_en, + eeprom_offset); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]extend efuse\n"); + return status; + } + } else { + status = proc_pg_efuse_88xx(adapter, info, + word_en, + pre_word_en, + eeprom_offset); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]extend efuse"); + return status; + } + } + } + } + + return status; +} + +static void +mask_eeprom_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info) +{ + u8 pre_word_en; + u8 *updated_mask; + u8 *efuse_map; + u16 i; + u16 j; + u32 offset; + + updated_mask = info->efuse_mask; + efuse_map = info->efuse_map; + + for (i = 0; i < info->efuse_map_size; i = i + 8) { + offset = i; + + if (((offset >> 3) & 1) > 0) + pre_word_en = (*(updated_mask + (i >> 4)) & 0x0F); + else + pre_word_en = (*(updated_mask + (i >> 4)) >> 4); + + for (j = 0; j < 4; j++) { + if (((pre_word_en >> j) & 0x1) == 0) { + *(efuse_map + offset + (j << 1)) = 0xFF; + *(efuse_map + offset + (j << 1) + 1) = 0xFF; + } + } + } +} + +enum halmac_ret_status +get_efuse_data_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seg_id; + u8 seg_size; + u8 seq_num; + u8 fw_rc; + u8 *map = NULL; + u32 eeprom_size = adapter->hw_cfg_info.eeprom_size; + struct halmac_efuse_state *state = &adapter->halmac_state.efuse_state; + enum halmac_cmd_process_status proc_status; + + seq_num = (u8)EFUSE_DATA_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + seg_id = (u8)EFUSE_DATA_GET_SEGMENT_ID(buf); + seg_size = (u8)EFUSE_DATA_GET_SEGMENT_SIZE(buf); + if (seg_id == 0) + adapter->efuse_seg_size = seg_size; + + map = (u8 *)PLTFM_MALLOC(eeprom_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, eeprom_size); + + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); + PLTFM_MEMCPY(adapter->efuse_map + seg_id * adapter->efuse_seg_size, + buf + C2H_DATA_OFFSET_88XX, seg_size); + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + if (EFUSE_DATA_GET_END_SEGMENT(buf) == 0) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_SUCCESS; + } + + fw_rc = state->fw_rc; + + if ((enum halmac_h2c_return_code)fw_rc == HALMAC_H2C_RETURN_SUCCESS) { + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); + adapter->efuse_map_valid = 1; + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + if (adapter->evnt.phy_efuse_map == 1) { + PLTFM_EVENT_SIG(FEATURE_DUMP_PHY_EFUSE, + proc_status, adapter->efuse_map, + adapter->hw_cfg_info.efuse_size); + adapter->evnt.phy_efuse_map = 0; + } + + if (adapter->evnt.log_efuse_map == 1) { + if (eeprom_parser_88xx(adapter, adapter->efuse_map, + map) != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + PLTFM_EVENT_SIG(FEATURE_DUMP_LOG_EFUSE, proc_status, + map, eeprom_size); + adapter->evnt.log_efuse_map = 0; + } + + if (adapter->evnt.log_efuse_mask == 1) { + if (eeprom_mask_parser_88xx(adapter, adapter->efuse_map, + map) + != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + PLTFM_EVENT_SIG(FEATURE_DUMP_LOG_EFUSE_MASK, + proc_status, map, eeprom_size); + adapter->evnt.log_efuse_mask = 0; + } + + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + + if (adapter->evnt.phy_efuse_map == 1) { + PLTFM_EVENT_SIG(FEATURE_DUMP_PHY_EFUSE, proc_status, + &state->fw_rc, 1); + adapter->evnt.phy_efuse_map = 0; + } + + if (adapter->evnt.log_efuse_map == 1) { + PLTFM_EVENT_SIG(FEATURE_DUMP_LOG_EFUSE, proc_status, + &state->fw_rc, 1); + adapter->evnt.log_efuse_map = 0; + } + + if (adapter->evnt.log_efuse_mask == 1) { + PLTFM_EVENT_SIG(FEATURE_DUMP_LOG_EFUSE_MASK, + proc_status, &state->fw_rc, 1); + adapter->evnt.log_efuse_mask = 0; + } + } + + PLTFM_FREE(map, eeprom_size); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_dump_phy_efuse_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, + u8 *data, u32 *size) +{ + u8 *map = NULL; + u32 efuse_size = adapter->hw_cfg_info.efuse_size; + u32 prtct_efuse_size = adapter->hw_cfg_info.prtct_efuse_size; + struct halmac_efuse_state *state = &adapter->halmac_state.efuse_state; + + *proc_status = state->proc_status; + + if (!data) + return HALMAC_RET_NULL_POINTER; + + if (!size) + return HALMAC_RET_NULL_POINTER; + + if (*proc_status == HALMAC_CMD_PROCESS_DONE) { + if (*size < efuse_size) { + *size = efuse_size; + return HALMAC_RET_BUFFER_TOO_SMALL; + } + + *size = efuse_size; + + map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, efuse_size); + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); +#if HALMAC_PLATFORM_WINDOWS + PLTFM_MEMCPY(map, adapter->efuse_map, efuse_size); +#else + PLTFM_MEMCPY(map, adapter->efuse_map, + efuse_size - prtct_efuse_size); + PLTFM_MEMCPY(map + efuse_size - prtct_efuse_size + + RSVD_CS_EFUSE_SIZE, + adapter->efuse_map + efuse_size - + prtct_efuse_size + RSVD_CS_EFUSE_SIZE, + prtct_efuse_size - RSVD_EFUSE_SIZE - + RSVD_CS_EFUSE_SIZE); +#endif + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + PLTFM_MEMCPY(data, map, *size); + + PLTFM_FREE(map, efuse_size); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_dump_log_efuse_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, + u8 *data, u32 *size) +{ + u8 *map = NULL; + u32 eeprom_size = adapter->hw_cfg_info.eeprom_size; + struct halmac_efuse_state *state = &adapter->halmac_state.efuse_state; + + *proc_status = state->proc_status; + + if (!data) + return HALMAC_RET_NULL_POINTER; + + if (!size) + return HALMAC_RET_NULL_POINTER; + + if (*proc_status == HALMAC_CMD_PROCESS_DONE) { + if (*size < eeprom_size) { + *size = eeprom_size; + return HALMAC_RET_BUFFER_TOO_SMALL; + } + + *size = eeprom_size; + + map = (u8 *)PLTFM_MALLOC(eeprom_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, eeprom_size); + + if (eeprom_parser_88xx(adapter, adapter->efuse_map, map) != + HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + PLTFM_MEMCPY(data, map, *size); + + PLTFM_FREE(map, eeprom_size); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_dump_log_efuse_mask_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, + u8 *data, u32 *size) +{ + u8 *map = NULL; + u32 eeprom_size = adapter->hw_cfg_info.eeprom_size; + struct halmac_efuse_state *state = &adapter->halmac_state.efuse_state; + + *proc_status = state->proc_status; + + if (!data) + return HALMAC_RET_NULL_POINTER; + + if (!size) + return HALMAC_RET_NULL_POINTER; + + if (*proc_status == HALMAC_CMD_PROCESS_DONE) { + if (*size < eeprom_size) { + *size = eeprom_size; + return HALMAC_RET_BUFFER_TOO_SMALL; + } + + *size = eeprom_size; + + map = (u8 *)PLTFM_MALLOC(eeprom_size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, eeprom_size); + + if (eeprom_mask_parser_88xx(adapter, adapter->efuse_map, map) != + HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, eeprom_size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + PLTFM_MEMCPY(data, map, *size); + + PLTFM_FREE(map, eeprom_size); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_h2c_ack_phy_efuse_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num = 0; + u8 fw_rc; + struct halmac_efuse_state *state = &adapter->halmac_state.efuse_state; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch : h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not cmd sending\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + return HALMAC_RET_SUCCESS; +} + +u32 +get_rsvd_efuse_size_88xx(struct halmac_adapter *adapter) +{ + return adapter->hw_cfg_info.prtct_efuse_size; +} + +/** + * write_wifi_phy_efuse_88xx() - write wifi physical efuse + * @adapter : the adapter of halmac + * @offset : the efuse offset to be written + * @value : the value to be written + * Author : Yong-Ching Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +write_wifi_phy_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 value) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (offset >= adapter->hw_cfg_info.efuse_size) { + PLTFM_MSG_ERR("[ERR]Offset is too large\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + + status = write_hw_efuse_88xx(adapter, offset, value); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]write physical efuse\n"); + return status; + } + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * read_wifi_phy_efuse_88xx() - read wifi physical efuse + * @adapter : the adapter of halmac + * @offset : the efuse offset to be read + * @size : the length to be read + * @value : pointer to the pre-allocated space where + the efuse content is to be copied + * Author : Yong-Ching Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +read_wifi_phy_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, + u8 *value) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + enum halmac_cmd_process_status *proc_status; + + proc_status = &adapter->halmac_state.efuse_state.proc_status; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (offset >= adapter->hw_cfg_info.efuse_size || + offset + size >= adapter->hw_cfg_info.efuse_size) { + PLTFM_MSG_ERR("[ERR] Wrong efuse index\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_WARN("[WARN]Wait event(efuse)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (efuse_cmd_cnstr_state_88xx(adapter) != HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_WARN("[WARN]Not idle(efuse)\n"); + return HALMAC_RET_ERROR_STATE; + } + + status = switch_efuse_bank_88xx(adapter, HALMAC_EFUSE_BANK_WIFI); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]switch efuse bank\n"); + return status; + } + + status = read_hw_efuse_88xx(adapter, offset, size, value); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]read hw efuse\n"); + return status; + } + + if (cnv_efuse_state_88xx(adapter, HALMAC_CMD_CNSTR_IDLE) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +proc_gen_super_usb_map_88xx(struct halmac_adapter *adapter, u8 *drv_map, + u8 *updated_map, u8 *updated_mask) +{ + u8 *local_map = NULL; + u8 *super_usb_map = NULL; + u8 *super_usb_mask = NULL; + u8 mask_val_0; + u8 mask_val_1; + u32 efuse_size; + u32 i; + u32 j; + u32 val32; + u32 map_size = adapter->hw_cfg_info.eeprom_size; + u32 mask_size = adapter->hw_cfg_info.eeprom_size >> 4; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (adapter->efuse_map_valid == 0) { + efuse_size = adapter->hw_cfg_info.efuse_size; + + local_map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!local_map) { + PLTFM_MSG_ERR("[ERR]local map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + + status = read_efuse_88xx(adapter, 0, efuse_size, local_map); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]read efuse\n"); + PLTFM_FREE(local_map, efuse_size); + return status; + } + + if (!adapter->efuse_map) { + adapter->efuse_map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!adapter->efuse_map) { + PLTFM_MSG_ERR("[ERR]malloc adapter map\n"); + PLTFM_FREE(local_map, efuse_size); + return HALMAC_RET_MALLOC_FAIL; + } + } + + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); + PLTFM_MEMCPY(adapter->efuse_map, local_map, efuse_size); + adapter->efuse_map_valid = 1; + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + PLTFM_FREE(local_map, efuse_size); + } + + super_usb_mask = (u8 *)PLTFM_MALLOC(mask_size); + if (!super_usb_mask) { + PLTFM_MSG_ERR("[ERR]malloc updated mask\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(super_usb_mask, 0x00, mask_size); + + super_usb_map = (u8 *)PLTFM_MALLOC(map_size); + if (!super_usb_map) { + PLTFM_MSG_ERR("[ERR]malloc updated map\n"); + PLTFM_FREE(super_usb_mask, mask_size); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(super_usb_map, 0xFF, map_size); + + status = super_usb_efuse_parser_88xx(adapter, adapter->efuse_map, + super_usb_map, super_usb_mask); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(super_usb_mask, mask_size); + PLTFM_FREE(super_usb_map, map_size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + for (i = 0; i < map_size; i = i + 16) { + mask_val_0 = *(updated_mask + (i >> 4)); + mask_val_1 = *(super_usb_mask + (i >> 4)); + if (mask_val_0 || mask_val_1) { + for (j = 0; j < 4; j++) { + val32 = i + (j << 1); + if (mask_val_0 & BIT(j + 4)) { + *(updated_map + val32) = + *(drv_map + val32); + *(updated_map + val32 + 1) = + *(drv_map + val32 + 1); + } else if (mask_val_1 & BIT(j + 4)) { + *(updated_map + val32) = + *(super_usb_map + val32); + *(updated_map + val32 + 1) = + *(super_usb_map + val32 + 1); + } + } + for (j = 0; j < 4; j++) { + val32 = i + (j << 1); + if (mask_val_0 & BIT(j)) { + *(updated_map + val32 + 8) = + *(drv_map + val32 + 8); + *(updated_map + val32 + 9) = + *(drv_map + val32 + 9); + } else if (mask_val_1 & BIT(j)) { + *(updated_map + val32 + 8) = + *(super_usb_map + val32 + 8); + *(updated_map + val32 + 9) = + *(super_usb_map + val32 + 9); + } + } + *(updated_mask + (i >> 4)) |= mask_val_1; + } + } + + PLTFM_FREE(super_usb_mask, mask_size); + PLTFM_FREE(super_usb_map, map_size); + + return status; +} + +static enum halmac_ret_status +super_usb_efuse_parser_88xx(struct halmac_adapter *adapter, u8 *phy_map, + u8 *log_map, u8 *log_mask) +{ + u8 i; + u8 value8; + u8 blk_idx; + u8 word_en; + u8 valid; + u8 hdr; + u8 hdr2 = 0; + u8 usb_addr; + u32 eeprom_idx; + u32 efuse_idx = 0; + u32 start_offset; + u32 prtct_efuse_size = adapter->hw_cfg_info.prtct_efuse_size; + struct halmac_hw_cfg_info *hw_info = &adapter->hw_cfg_info; + + do { + value8 = *(phy_map + efuse_idx); + hdr = value8; + + if ((hdr & 0x1f) == 0x0f) { + efuse_idx++; + value8 = *(phy_map + efuse_idx); + hdr2 = value8; + if (hdr2 == 0xff) + break; + blk_idx = ((hdr2 & 0xF0) >> 1) | ((hdr >> 5) & 0x07); + word_en = hdr2 & 0x0F; + } else { + blk_idx = (hdr & 0xF0) >> 4; + word_en = hdr & 0x0F; + } + + if (hdr == 0xff) + break; + + efuse_idx++; + + if (efuse_idx >= hw_info->efuse_size - prtct_efuse_size - 1) + return HALMAC_RET_EEPROM_PARSING_FAIL; + + for (i = 0; i < 4; i++) { + valid = (u8)((~(word_en >> i)) & BIT(0)); + if (valid == 1) { + eeprom_idx = (blk_idx << 3) + (i << 1); + + if ((eeprom_idx + 1) > hw_info->eeprom_size) { + PLTFM_MSG_ERR("[ERR]efuse idx:0x%X\n", + efuse_idx - 1); + + PLTFM_MSG_ERR("[ERR]read hdr:0x%X\n", + hdr); + + PLTFM_MSG_ERR("[ERR]rad hdr2:0x%X\n", + hdr2); + + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + value8 = *(phy_map + efuse_idx); + *(log_map + eeprom_idx) = value8; + + eeprom_idx++; + efuse_idx++; + + if (efuse_idx > hw_info->efuse_size - + prtct_efuse_size - 1) + return HALMAC_RET_EEPROM_PARSING_FAIL; + + value8 = *(phy_map + efuse_idx); + *(log_map + eeprom_idx) = value8; + + efuse_idx++; + + if (efuse_idx > hw_info->efuse_size - + prtct_efuse_size) + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + } + + start_offset = blk_idx << 3; + if ((start_offset >= SUPER_USB_ZONE0_START && + start_offset <= SUPER_USB_ZONE0_END) || + (start_offset >= SUPER_USB_ZONE1_START && + start_offset <= SUPER_USB_ZONE1_END)) + usb_addr = 1; + else + usb_addr = 0; + if (usb_addr) { + if (word_en != 0xE && word_en != 0xD && + word_en != 0xB && word_en != 0x7) { + if (blk_idx & 1) + *(log_mask + (blk_idx >> 1)) |= + ~word_en & 0x0F; + else + *(log_mask + (blk_idx >> 1)) |= + ~(word_en << 4) & 0xF0; + } else { + if (blk_idx & 1) + *(log_mask + (blk_idx >> 1)) &= + word_en | 0xF0; + else + *(log_mask + (blk_idx >> 1)) &= + (word_en << 4) | 0x0F; + } + } + } while (1); + + adapter->efuse_end = efuse_idx; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +super_usb_chk_88xx(struct halmac_adapter *adapter, u8 *super_usb) +{ + u8 *local_map = NULL; + u32 efuse_size; + u8 re_pg; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (adapter->chip_id == HALMAC_CHIP_ID_8822C && + (adapter->intf == HALMAC_INTERFACE_PCIE || + adapter->intf == HALMAC_INTERFACE_USB)) { + *super_usb = 1; + } else { + *super_usb = 0; + return HALMAC_RET_SUCCESS; + } + + if (adapter->efuse_map_valid == 0) { + efuse_size = adapter->hw_cfg_info.efuse_size; + + local_map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!local_map) { + PLTFM_MSG_ERR("[ERR]local map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + + status = read_efuse_88xx(adapter, 0, efuse_size, local_map); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]read efuse\n"); + PLTFM_FREE(local_map, efuse_size); + return status; + } + + if (!adapter->efuse_map) { + adapter->efuse_map = (u8 *)PLTFM_MALLOC(efuse_size); + if (!adapter->efuse_map) { + PLTFM_MSG_ERR("[ERR]malloc adapter map\n"); + PLTFM_FREE(local_map, efuse_size); + return HALMAC_RET_MALLOC_FAIL; + } + } + + PLTFM_MUTEX_LOCK(&adapter->efuse_mutex); + PLTFM_MEMCPY(adapter->efuse_map, local_map, efuse_size); + adapter->efuse_map_valid = 1; + PLTFM_MUTEX_UNLOCK(&adapter->efuse_mutex); + + PLTFM_FREE(local_map, efuse_size); + } + + status = super_usb_re_pg_chk_88xx(adapter, adapter->efuse_map, &re_pg); + if (status != HALMAC_RET_SUCCESS) + return status; + if (re_pg) { + status = super_usb_fmt_chk_88xx(adapter, &re_pg); + if (status != HALMAC_RET_SUCCESS) + return status; + if (re_pg == 1) { + *super_usb = 0; + return HALMAC_RET_SUCCESS; + } + } + + return status; +} + +static enum halmac_ret_status +log_efuse_re_pg_chk_88xx(struct halmac_adapter *adapter, u8 *efuse_mask, + u32 addr, u8 *re_pg) +{ + u32 size = adapter->hw_cfg_info.eeprom_size; + u8 mask_val; + u8 mask_offset; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (addr >= size) { + PLTFM_MSG_ERR("[ERR]Offset is too large\n"); + return HALMAC_RET_EFUSE_SIZE_INCORRECT; + } + + mask_val = *(efuse_mask + (addr >> 4)); + if (addr & 0x8) + mask_offset = BIT((addr & 0x7) >> 1); + else + mask_offset = BIT((addr & 0x7) >> 1) << 4; + + if (mask_val & mask_offset) + *re_pg = 1; + else + *re_pg = 0; + + return status; +} + +static enum halmac_ret_status +super_usb_fmt_chk_88xx(struct halmac_adapter *adapter, u8 *re_pg) +{ + u32 map_size = adapter->hw_cfg_info.eeprom_size; + u32 mask_size = adapter->hw_cfg_info.eeprom_size >> 4; + u32 addr; + u8 *super_usb_map = NULL; + u8 *super_usb_mask = NULL; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + super_usb_mask = (u8 *)PLTFM_MALLOC(mask_size); + if (!super_usb_mask) { + PLTFM_MSG_ERR("[ERR]malloc updated mask\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(super_usb_mask, 0x00, mask_size); + + super_usb_map = (u8 *)PLTFM_MALLOC(map_size); + if (!super_usb_map) { + PLTFM_MSG_ERR("[ERR]malloc updated map\n"); + PLTFM_FREE(super_usb_mask, mask_size); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(super_usb_map, 0xFF, map_size); + + status = super_usb_efuse_parser_88xx(adapter, adapter->efuse_map, + super_usb_map, super_usb_mask); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(super_usb_mask, mask_size); + PLTFM_FREE(super_usb_map, map_size); + return HALMAC_RET_EEPROM_PARSING_FAIL; + } + + for (addr = SUPER_USB_ZONE0_START; + addr <= SUPER_USB_ZONE0_END; addr++) { + status = log_efuse_re_pg_chk_88xx(adapter, super_usb_mask, addr, + re_pg); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(super_usb_mask, mask_size); + PLTFM_FREE(super_usb_map, map_size); + return status; + } + if (*re_pg == 1) { + PLTFM_FREE(super_usb_mask, mask_size); + PLTFM_FREE(super_usb_map, map_size); + return status; + } + } + + for (addr = SUPER_USB_ZONE1_START; + addr <= SUPER_USB_ZONE1_END; addr++) { + status = log_efuse_re_pg_chk_88xx(adapter, super_usb_mask, addr, + re_pg); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(super_usb_mask, mask_size); + PLTFM_FREE(super_usb_map, map_size); + return status; + } + if (*re_pg == 1) { + PLTFM_FREE(super_usb_mask, mask_size); + PLTFM_FREE(super_usb_map, map_size); + return status; + } + } + + *re_pg = 0; + + PLTFM_FREE(super_usb_mask, mask_size); + PLTFM_FREE(super_usb_map, map_size); + + return status; +} + +static enum halmac_ret_status +super_usb_re_pg_chk_88xx(struct halmac_adapter *adapter, u8 *phy_map, u8 *re_pg) +{ + u32 size = adapter->hw_cfg_info.eeprom_size; + u32 addr; + u8 *map = NULL; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + map = (u8 *)PLTFM_MALLOC(size); + if (!map) { + PLTFM_MSG_ERR("[ERR]malloc map\n"); + return HALMAC_RET_MALLOC_FAIL; + } + PLTFM_MEMSET(map, 0xFF, size); + + status = eeprom_mask_parser_88xx(adapter, phy_map, map); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(map, size); + return status; + } + + for (addr = SUPER_USB_RE_PG_CK_ZONE0_START; + addr <= SUPER_USB_RE_PG_CK_ZONE0_END; addr++) { + if (*(map + addr) != 0xFF) { + PLTFM_FREE(map, size); + *re_pg = 1; + return status; + } + } + + *re_pg = 0; + + PLTFM_FREE(map, size); + + return status; +} +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_efuse_88xx.h b/hal/halmac/halmac_88xx/halmac_efuse_88xx.h new file mode 100644 index 0000000..0e20f2b --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_efuse_88xx.h @@ -0,0 +1,131 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_EFUSE_88XX_H_ +#define _HALMAC_EFUSE_88XX_H_ + +#include "../halmac_api.h" + +#if HALMAC_88XX_SUPPORT + +enum halmac_ret_status +dump_efuse_map_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg); + +enum halmac_ret_status +eeprom_parser_88xx(struct halmac_adapter *adapter, u8 *phy_map, u8 *log_map); + +enum halmac_ret_status +eeprom_mask_parser_88xx(struct halmac_adapter *adapter, u8 *phy_map, + u8 *log_mask); + +enum halmac_ret_status +dump_efuse_map_bt_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_bank bank, u32 size, u8 *map); + +enum halmac_ret_status +write_efuse_bt_88xx(struct halmac_adapter *adapter, u32 offset, u8 value, + enum halmac_efuse_bank bank); + +enum halmac_ret_status +read_efuse_bt_88xx(struct halmac_adapter *adapter, u32 offset, u8 *value, + enum halmac_efuse_bank bank); + +enum halmac_ret_status +cfg_efuse_auto_check_88xx(struct halmac_adapter *adapter, u8 enable); + +enum halmac_ret_status +get_efuse_available_size_88xx(struct halmac_adapter *adapter, u32 *size); + +enum halmac_ret_status +get_efuse_size_88xx(struct halmac_adapter *adapter, u32 *size); + +enum halmac_ret_status +get_log_efuse_size_88xx(struct halmac_adapter *adapter, u32 *size); + +enum halmac_ret_status +dump_log_efuse_map_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg); +enum halmac_ret_status +dump_log_efuse_mask_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg); + +enum halmac_ret_status +read_logical_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 *value); + +enum halmac_ret_status +write_log_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 value); + +enum halmac_ret_status +write_log_efuse_word_88xx(struct halmac_adapter *adapter, u32 offset, + u16 value); + +enum halmac_ret_status +pg_efuse_by_map_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, + enum halmac_efuse_read_cfg cfg); + +enum halmac_ret_status +mask_log_efuse_88xx(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info); + +enum halmac_ret_status +read_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, u8 *map); + +enum halmac_ret_status +write_hw_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 value); + +enum halmac_ret_status +switch_efuse_bank_88xx(struct halmac_adapter *adapter, + enum halmac_efuse_bank bank); + +enum halmac_ret_status +get_efuse_data_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +cnv_efuse_state_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_construct_state dest_state); + +enum halmac_ret_status +get_dump_phy_efuse_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, + u8 *data, u32 *size); + +enum halmac_ret_status +get_dump_log_efuse_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, + u8 *data, u32 *size); + +enum halmac_ret_status +get_dump_log_efuse_mask_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status, + u8 *data, u32 *size); + +enum halmac_ret_status +get_h2c_ack_phy_efuse_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +u32 +get_rsvd_efuse_size_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +write_wifi_phy_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u8 value); + +enum halmac_ret_status +read_wifi_phy_efuse_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, + u8 *value); + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_EFUSE_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_flash_88xx.c b/hal/halmac/halmac_88xx/halmac_flash_88xx.c new file mode 100644 index 0000000..cfdf006 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_flash_88xx.c @@ -0,0 +1,343 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_flash_88xx.h" +#include "halmac_88xx_cfg.h" +#include "halmac_common_88xx.h" + +#if HALMAC_88XX_SUPPORT + +/** + * download_flash_88xx() -download firmware to flash + * @adapter : the adapter of halmac + * @fw_bin : pointer to fw + * @size : fw size + * @rom_addr : flash start address where fw should be download + * Author : Pablo Chiu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +download_flash_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size, + u32 rom_addr) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status rc; + struct halmac_h2c_header_info hdr_info; + u8 value8; + u8 restore[3]; + u8 h2c_buf[H2C_PKT_SIZE_88XX] = {0}; + u16 seq_num = 0; + u16 h2c_info_offset; + u32 pkt_size; + u32 mem_offset; + u32 cnt; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + value8 = HALMAC_REG_R8(REG_CR + 1); + restore[0] = value8; + value8 = (u8)(value8 | BIT(0)); + HALMAC_REG_W8(REG_CR + 1, value8); + + value8 = HALMAC_REG_R8(REG_BCN_CTRL); + restore[1] = value8; + value8 = (u8)((value8 & ~(BIT(3))) | BIT(4)); + HALMAC_REG_W8(REG_BCN_CTRL, value8); + + value8 = HALMAC_REG_R8(REG_FWHW_TXQ_CTRL + 2); + restore[2] = value8; + value8 = (u8)(value8 & ~(BIT(6))); + HALMAC_REG_W8(REG_FWHW_TXQ_CTRL + 2, value8); + + /* Download FW to Flash flow */ + h2c_info_offset = adapter->txff_alloc.rsvd_h2c_info_addr - + adapter->txff_alloc.rsvd_boundary; + mem_offset = 0; + + while (size != 0) { + if (size >= (DL_FLASH_RSVDPG_SIZE - 48)) + pkt_size = DL_FLASH_RSVDPG_SIZE - 48; + else + pkt_size = size; + + rc = dl_rsvd_page_88xx(adapter, + adapter->txff_alloc.rsvd_h2c_info_addr, + fw_bin + mem_offset, pkt_size); + if (rc != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dl rsvd pg!!\n"); + return rc; + } + + DOWNLOAD_FLASH_SET_SPI_CMD(h2c_buf, 0x02); + DOWNLOAD_FLASH_SET_LOCATION(h2c_buf, h2c_info_offset); + DOWNLOAD_FLASH_SET_SIZE(h2c_buf, pkt_size); + DOWNLOAD_FLASH_SET_START_ADDR(h2c_buf, rom_addr); + + hdr_info.sub_cmd_id = SUB_CMD_ID_DOWNLOAD_FLASH; + hdr_info.content_size = 20; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + rc = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (rc != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + return rc; + } + + value8 = HALMAC_REG_R8(REG_MCUTST_I); + value8 |= BIT(0); + HALMAC_REG_W8(REG_MCUTST_I, value8); + + rom_addr += pkt_size; + mem_offset += pkt_size; + size -= pkt_size; + + cnt = 1000; + while (((HALMAC_REG_R8(REG_MCUTST_I)) & BIT(0)) != 0) { + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]dl flash!!\n"); + return HALMAC_RET_DLFW_FAIL; + } + cnt--; + PLTFM_DELAY_US(1000); + } + } + + HALMAC_REG_W8(REG_FWHW_TXQ_CTRL + 2, restore[2]); + HALMAC_REG_W8(REG_BCN_CTRL, restore[1]); + HALMAC_REG_W8(REG_CR + 1, restore[0]); + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * read_flash_88xx() -read data from flash + * @adapter : the adapter of halmac + * @addr : flash start address where fw should be read + * Author : Pablo Chiu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +read_flash_88xx(struct halmac_adapter *adapter, u32 addr, u32 length, u8 *data) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status; + struct halmac_h2c_header_info hdr_info; + u8 value8; + u8 restore[3]; + u8 h2c_buf[H2C_PKT_SIZE_88XX] = {0}; + u16 seq_num = 0; + u16 h2c_pg_addr = adapter->txff_alloc.rsvd_h2c_info_addr; + u16 rsvd_pg_addr = adapter->txff_alloc.rsvd_boundary; + u16 h2c_info_addr; + u32 cnt; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + value8 = HALMAC_REG_R8(REG_CR + 1); + restore[0] = value8; + value8 = (u8)(value8 | BIT(0)); + HALMAC_REG_W8(REG_CR + 1, value8); + + value8 = HALMAC_REG_R8(REG_BCN_CTRL); + restore[1] = value8; + value8 = (u8)((value8 & ~(BIT(3))) | BIT(4)); + HALMAC_REG_W8(REG_BCN_CTRL, value8); + + value8 = HALMAC_REG_R8(REG_FWHW_TXQ_CTRL + 2); + restore[2] = value8; + value8 = (u8)(value8 & ~(BIT(6))); + HALMAC_REG_W8(REG_FWHW_TXQ_CTRL + 2, value8); + + HALMAC_REG_W16(REG_FIFOPAGE_CTRL_2, h2c_pg_addr); + value8 = HALMAC_REG_R8(REG_MCUTST_I); + value8 |= BIT(0); + HALMAC_REG_W8(REG_MCUTST_I, value8); + + /* Construct H2C Content */ + DOWNLOAD_FLASH_SET_SPI_CMD(h2c_buf, 0x03); + DOWNLOAD_FLASH_SET_LOCATION(h2c_buf, h2c_pg_addr - rsvd_pg_addr); + DOWNLOAD_FLASH_SET_SIZE(h2c_buf, length); + DOWNLOAD_FLASH_SET_START_ADDR(h2c_buf, addr); + + /* Fill in H2C Header */ + hdr_info.sub_cmd_id = SUB_CMD_ID_DOWNLOAD_FLASH; + hdr_info.content_size = 16; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + /* Send H2C Cmd Packet */ + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + return status; + } + + cnt = 5000; + while (((HALMAC_REG_R8(REG_MCUTST_I)) & BIT(0)) != 0) { + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]read flash!!\n"); + return HALMAC_RET_FAIL; + } + cnt--; + PLTFM_DELAY_US(1000); + } + + HALMAC_REG_W8_CLR(REG_MCUTST_I, BIT(0)); + + HALMAC_REG_W16(REG_FIFOPAGE_CTRL_2, rsvd_pg_addr); + HALMAC_REG_W8(REG_FWHW_TXQ_CTRL + 2, restore[2]); + HALMAC_REG_W8(REG_BCN_CTRL, restore[1]); + HALMAC_REG_W8(REG_CR + 1, restore[0]); + + h2c_info_addr = h2c_pg_addr << TX_PAGE_SIZE_SHIFT_88XX; + status = dump_fifo_88xx(adapter, HAL_FIFO_SEL_TX, h2c_info_addr, + length, data); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dump fifo!!\n"); + return status; + } + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * erase_flash_88xx() -erase flash data + * @adapter : the adapter of halmac + * @erase_cmd : erase command + * @addr : flash start address where fw should be erased + * Author : Pablo Chiu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +erase_flash_88xx(struct halmac_adapter *adapter, u8 erase_cmd, u32 addr) +{ + enum halmac_ret_status status; + struct halmac_h2c_header_info hdr_info; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u8 value8; + u8 h2c_buf[H2C_PKT_SIZE_88XX] = {0}; + u16 seq_num = 0; + u32 cnt; + + /* Construct H2C Content */ + DOWNLOAD_FLASH_SET_SPI_CMD(h2c_buf, erase_cmd); + DOWNLOAD_FLASH_SET_LOCATION(h2c_buf, 0); + DOWNLOAD_FLASH_SET_START_ADDR(h2c_buf, addr); + DOWNLOAD_FLASH_SET_SIZE(h2c_buf, 0); + + value8 = HALMAC_REG_R8(REG_MCUTST_I); + value8 |= BIT(0); + HALMAC_REG_W8(REG_MCUTST_I, value8); + + /* Fill in H2C Header */ + hdr_info.sub_cmd_id = SUB_CMD_ID_DOWNLOAD_FLASH; + hdr_info.content_size = 16; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + /* Send H2C Cmd Packet */ + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + + cnt = 5000; + while (((HALMAC_REG_R8(REG_MCUTST_I)) & BIT(0)) != 0 && cnt != 0) { + PLTFM_DELAY_US(1000); + cnt--; + } + + if (cnt == 0) + return HALMAC_RET_FAIL; + else + return HALMAC_RET_SUCCESS; +} + +/** + * check_flash_88xx() -check flash data + * @adapter : the adapter of halmac + * @fw_bin : pointer to fw + * @size : fw size + * @addr : flash start address where fw should be checked + * Author : Pablo Chiu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +check_flash_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size, + u32 addr) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u8 value8; + u16 i; + u16 residue; + u16 pg_addr; + u32 pkt_size; + u32 start_page; + u32 cnt; + u8 *data; + + pg_addr = adapter->txff_alloc.rsvd_h2c_info_addr; + + data = (u8 *)PLTFM_MALLOC(4096); + + while (size != 0) { + start_page = ((pg_addr << 7) >> 12) + 0x780; + residue = (pg_addr << 7) & (4096 - 1); + + if (size >= DL_FLASH_RSVDPG_SIZE) + pkt_size = DL_FLASH_RSVDPG_SIZE; + else + pkt_size = size; + + read_flash_88xx(adapter, addr, 4096, data); + + cnt = 0; + while (cnt < pkt_size) { + HALMAC_REG_W16(REG_PKTBUF_DBG_CTRL, (u16)(start_page)); + for (i = 0x8000 + residue; i <= 0x8FFF; i++) { + value8 = HALMAC_REG_R8(i); + if (*fw_bin != value8) { + PLTFM_MSG_ERR("[ERR]check flash!!\n"); + PLTFM_FREE(data, 4096); + return HALMAC_RET_FAIL; + } + + fw_bin++; + cnt++; + if (cnt == pkt_size) + break; + } + residue = 0; + start_page++; + } + addr += pkt_size; + size -= pkt_size; + } + + PLTFM_FREE(data, 4096); + + return HALMAC_RET_SUCCESS; +} + +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_flash_88xx.h b/hal/halmac/halmac_88xx/halmac_flash_88xx.h new file mode 100644 index 0000000..1f0abd1 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_flash_88xx.h @@ -0,0 +1,39 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_FLASH_88XX_H_ +#define _HALMAC_FLASH_88XX_H_ + +#include "../halmac_api.h" + +#if HALMAC_88XX_SUPPORT + +enum halmac_ret_status +download_flash_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size, + u32 rom_addr); + +enum halmac_ret_status +read_flash_88xx(struct halmac_adapter *adapter, u32 addr, u32 length, u8 *data); + +enum halmac_ret_status +erase_flash_88xx(struct halmac_adapter *adapter, u8 erase_cmd, u32 addr); + +enum halmac_ret_status +check_flash_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size, + u32 addr); + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_FLASH_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_fw_88xx.c b/hal/halmac/halmac_88xx/halmac_fw_88xx.c new file mode 100644 index 0000000..d170be7 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_fw_88xx.c @@ -0,0 +1,1217 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_fw_88xx.h" +#include "halmac_88xx_cfg.h" +#include "halmac_common_88xx.h" +#include "halmac_init_88xx.h" + +#if HALMAC_88XX_SUPPORT + +#define DLFW_RESTORE_REG_NUM 6 +#define ILLEGAL_KEY_GROUP 0xFAAAAA00 + +/* Max dlfw size can not over 31K, due to SDIO HW limitation */ +#define DLFW_PKT_SIZE_LIMIT 31744 + +#define ID_INFORM_DLEMEM_RDY 0x80 +#define ID_INFORM_ENETR_CPU_SLEEP 0x20 +#define ID_CHECK_DLEMEM_RDY 0x80 +#define ID_CHECK_ENETR_CPU_SLEEP 0x05 + +#define FW_STATUS_CHK_FATAL (BIT(1) | BIT(20)) +#define FW_STATUS_CHK_ERR (BIT(4) | BIT(5) | BIT(6) | BIT(7) | BIT(8) | \ + BIT(9) | BIT(12) | BIT(14) | BIT(15) | \ + BIT(16) | BIT(17) | BIT(18) | BIT(19) | \ + BIT(21) | BIT(22) | BIT(25)) +#define FW_STATUS_CHK_WARN ~(FW_STATUS_CHK_FATAL | FW_STATUS_CHK_ERR) + +struct halmac_backup_info { + u32 mac_register; + u32 value; + u8 length; +}; + +static enum halmac_ret_status +update_fw_info_88xx(struct halmac_adapter *adapter, u8 *fw_bin); + +static void +restore_mac_reg_88xx(struct halmac_adapter *adapter, + struct halmac_backup_info *info, u32 num); + +static enum halmac_ret_status +dlfw_to_mem_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 src, u32 dest, + u32 size); + +static enum halmac_ret_status +dlfw_end_flow_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +free_dl_fw_end_flow_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +send_fwpkt_88xx(struct halmac_adapter *adapter, u16 pg_addr, u8 *fw_bin, + u32 size); + +static enum halmac_ret_status +iddma_dlfw_88xx(struct halmac_adapter *adapter, u32 src, u32 dest, u32 len, + u8 first); + +static enum halmac_ret_status +iddma_en_88xx(struct halmac_adapter *adapter, u32 src, u32 dest, u32 ctrl); + +static enum halmac_ret_status +check_fw_chksum_88xx(struct halmac_adapter *adapter, u32 mem_addr); + +static void +fw_fatal_status_debug_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +start_dlfw_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size, + u32 dl_addr, u8 emem_only); + +static enum halmac_ret_status +chk_fw_size_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size); + +static void +chk_h2c_ver_88xx(struct halmac_adapter *adapter, u8 *fw_bin); + +static void +wlan_cpu_en_88xx(struct halmac_adapter *adapter, u8 enable); + +static void +pltfm_reset_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +proc_send_general_info_88xx(struct halmac_adapter *adapter, + struct halmac_general_info *info); + +static enum halmac_ret_status +proc_send_phydm_info_88xx(struct halmac_adapter *adapter, + struct halmac_general_info *info); + +/** + * download_firmware_88xx() - download Firmware + * @adapter : the adapter of halmac + * @fw_bin : firmware bin + * @size : firmware size + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +download_firmware_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size) +{ + u8 value8; + u32 bckp_idx = 0; + u32 lte_coex_backup = 0; + struct halmac_backup_info bckp[DLFW_RESTORE_REG_NUM]; + enum halmac_ret_status status; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (adapter->halmac_state.mac_pwr == HALMAC_MAC_POWER_OFF) + return HALMAC_RET_POWER_STATE_INVALID; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + status = chk_fw_size_88xx(adapter, fw_bin, size); + if (status != HALMAC_RET_SUCCESS) + return status; + + chk_h2c_ver_88xx(adapter, fw_bin); + + if (adapter->halmac_state.wlcpu_mode == HALMAC_WLCPU_ENTER_SLEEP) + PLTFM_MSG_WARN("[WARN]Enter Sleep..zZZ\n"); + + adapter->halmac_state.dlfw_state = HALMAC_DLFW_NONE; + + status = ltecoex_reg_read_88xx(adapter, 0x38, <e_coex_backup); + if (status != HALMAC_RET_SUCCESS) + return status; + + wlan_cpu_en_88xx(adapter, 0); + + /* set HIQ to hi priority */ + bckp[bckp_idx].length = 1; + bckp[bckp_idx].mac_register = REG_TXDMA_PQ_MAP + 1; + bckp[bckp_idx].value = HALMAC_REG_R8(REG_TXDMA_PQ_MAP + 1); + bckp_idx++; + value8 = HALMAC_DMA_MAPPING_HIGH << 6; + HALMAC_REG_W8(REG_TXDMA_PQ_MAP + 1, value8); + + /* DLFW only use HIQ, map HIQ to hi priority */ + adapter->pq_map[HALMAC_PQ_MAP_HI] = HALMAC_DMA_MAPPING_HIGH; + bckp[bckp_idx].length = 1; + bckp[bckp_idx].mac_register = REG_CR; + bckp[bckp_idx].value = HALMAC_REG_R8(REG_CR); + bckp_idx++; + bckp[bckp_idx].length = 4; + bckp[bckp_idx].mac_register = REG_H2CQ_CSR; + bckp[bckp_idx].value = BIT(31); + bckp_idx++; + value8 = BIT_HCI_TXDMA_EN | BIT_TXDMA_EN; + HALMAC_REG_W8(REG_CR, value8); + HALMAC_REG_W32(REG_H2CQ_CSR, BIT(31)); + + /* Config hi priority queue and public priority queue page number */ + bckp[bckp_idx].length = 2; + bckp[bckp_idx].mac_register = REG_FIFOPAGE_INFO_1; + bckp[bckp_idx].value = HALMAC_REG_R16(REG_FIFOPAGE_INFO_1); + bckp_idx++; + bckp[bckp_idx].length = 4; + bckp[bckp_idx].mac_register = REG_RQPN_CTRL_2; + bckp[bckp_idx].value = HALMAC_REG_R32(REG_RQPN_CTRL_2) | BIT(31); + bckp_idx++; + HALMAC_REG_W16(REG_FIFOPAGE_INFO_1, 0x200); + HALMAC_REG_W32(REG_RQPN_CTRL_2, bckp[bckp_idx - 1].value); + + /* Disable beacon related functions */ + value8 = HALMAC_REG_R8(REG_BCN_CTRL); + bckp[bckp_idx].length = 1; + bckp[bckp_idx].mac_register = REG_BCN_CTRL; + bckp[bckp_idx].value = value8; + bckp_idx++; + value8 = (u8)((value8 & (~BIT(3))) | BIT(4)); + HALMAC_REG_W8(REG_BCN_CTRL, value8); + + if (adapter->intf == HALMAC_INTERFACE_SDIO) + HALMAC_REG_R32(REG_SDIO_FREE_TXPG); + + pltfm_reset_88xx(adapter); + + status = start_dlfw_88xx(adapter, fw_bin, size, 0, 0); + + restore_mac_reg_88xx(adapter, bckp, DLFW_RESTORE_REG_NUM); + + if (status != HALMAC_RET_SUCCESS) + goto DLFW_FAIL; + + status = dlfw_end_flow_88xx(adapter); + if (status != HALMAC_RET_SUCCESS) + goto DLFW_FAIL; + + status = ltecoex_reg_write_88xx(adapter, 0x38, lte_coex_backup); + if (status != HALMAC_RET_SUCCESS) + return status; + + adapter->halmac_state.dlfw_state = HALMAC_DLFW_DONE; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; + +DLFW_FAIL: + + /* Disable FWDL_EN */ + value8 = HALMAC_REG_R8(REG_MCUFW_CTRL); + value8 &= ~BIT(0); + HALMAC_REG_W8(REG_MCUFW_CTRL, value8); + + value8 = HALMAC_REG_R8(REG_SYS_FUNC_EN + 1); + value8 |= BIT(2); + HALMAC_REG_W8(REG_SYS_FUNC_EN + 1, value8); + + if (ltecoex_reg_write_88xx(adapter, 0x38, lte_coex_backup) != + HALMAC_RET_SUCCESS) + return HALMAC_RET_LTECOEX_READY_FAIL; + + return status; +} + +static enum halmac_ret_status +start_dlfw_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size, + u32 dl_addr, u8 emem_only) +{ + u8 *cur_fw; + u16 value16; + u32 imem_size; + u32 dmem_size; + u32 emem_size = 0; + u32 addr; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status; + + dmem_size = + rtk_le32_to_cpu(*((__le32 *)(fw_bin + WLAN_FW_HDR_DMEM_SIZE))); + imem_size = + rtk_le32_to_cpu(*((__le32 *)(fw_bin + WLAN_FW_HDR_IMEM_SIZE))); + if (0 != ((*(fw_bin + WLAN_FW_HDR_MEM_USAGE)) & BIT(4))) + emem_size = + rtk_le32_to_cpu(*((__le32 *)(fw_bin + WLAN_FW_HDR_EMEM_SIZE))); + + dmem_size += WLAN_FW_HDR_CHKSUM_SIZE; + imem_size += WLAN_FW_HDR_CHKSUM_SIZE; + if (emem_size != 0) + emem_size += WLAN_FW_HDR_CHKSUM_SIZE; + + if (emem_only == 1) { + if (!emem_size) + return HALMAC_RET_SUCCESS; + goto DLFW_EMEM; + } + + value16 = (u16)(HALMAC_REG_R16(REG_MCUFW_CTRL) & 0x3800); + value16 |= BIT(0); + HALMAC_REG_W16(REG_MCUFW_CTRL, value16); + + cur_fw = fw_bin + WLAN_FW_HDR_SIZE; + addr = rtk_le32_to_cpu(*((__le32 *)(fw_bin + WLAN_FW_HDR_DMEM_ADDR))); + addr &= ~BIT(31); + status = dlfw_to_mem_88xx(adapter, cur_fw, 0, addr, dmem_size); + if (status != HALMAC_RET_SUCCESS) + return status; + + cur_fw = fw_bin + WLAN_FW_HDR_SIZE + dmem_size; + addr = rtk_le32_to_cpu(*((__le32 *)(fw_bin + WLAN_FW_HDR_IMEM_ADDR))); + addr &= ~BIT(31); + status = dlfw_to_mem_88xx(adapter, cur_fw, 0, addr, imem_size); + if (status != HALMAC_RET_SUCCESS) + return status; + +DLFW_EMEM: + if (emem_size) { + cur_fw = fw_bin + WLAN_FW_HDR_SIZE + + dmem_size + imem_size; + addr = rtk_le32_to_cpu(*((__le32 *)(fw_bin + + WLAN_FW_HDR_EMEM_ADDR))); + addr &= ~BIT(31); + status = dlfw_to_mem_88xx(adapter, cur_fw, dl_addr << 7, addr, + emem_size); + if (status != HALMAC_RET_SUCCESS) + return status; + + if (emem_only == 1) + return HALMAC_RET_SUCCESS; + } + + update_fw_info_88xx(adapter, fw_bin); + init_ofld_feature_state_machine_88xx(adapter); + + return HALMAC_RET_SUCCESS; +} + +static void +chk_h2c_ver_88xx(struct halmac_adapter *adapter, u8 *fw_bin) +{ + u16 halmac_h2c_ver; + u16 fw_h2c_ver; + + fw_h2c_ver = rtk_le16_to_cpu(*((__le16 *)(fw_bin + + WLAN_FW_HDR_H2C_FMT_VER))); + halmac_h2c_ver = H2C_FORMAT_VERSION; + + PLTFM_MSG_TRACE("[TRACE]halmac h2c ver = %x, fw h2c ver = %x!!\n", + halmac_h2c_ver, fw_h2c_ver); +} + +static enum halmac_ret_status +chk_fw_size_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size) +{ + u32 imem_size; + u32 dmem_size; + u32 emem_size = 0; + u32 real_size; + + if (size < WLAN_FW_HDR_SIZE) { + PLTFM_MSG_ERR("[ERR]FW size error!\n"); + return HALMAC_RET_FW_SIZE_ERR; + } + + dmem_size = + rtk_le32_to_cpu(*((__le32 *)(fw_bin + WLAN_FW_HDR_DMEM_SIZE))); + imem_size = + rtk_le32_to_cpu(*((__le32 *)(fw_bin + WLAN_FW_HDR_IMEM_SIZE))); + if (0 != ((*(fw_bin + WLAN_FW_HDR_MEM_USAGE)) & BIT(4))) + emem_size = + rtk_le32_to_cpu(*((__le32 *)(fw_bin + WLAN_FW_HDR_EMEM_SIZE))); + + dmem_size += WLAN_FW_HDR_CHKSUM_SIZE; + imem_size += WLAN_FW_HDR_CHKSUM_SIZE; + if (emem_size != 0) + emem_size += WLAN_FW_HDR_CHKSUM_SIZE; + + real_size = WLAN_FW_HDR_SIZE + dmem_size + imem_size + emem_size; + if (size != real_size) { + PLTFM_MSG_ERR("[ERR]size != real size!\n"); + return HALMAC_RET_FW_SIZE_ERR; + } + + return HALMAC_RET_SUCCESS; +} + +static void +wlan_cpu_en_88xx(struct halmac_adapter *adapter, u8 enable) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (enable == 1) { + /* cpu io interface enable or disable */ + value8 = HALMAC_REG_R8(REG_RSV_CTRL + 1); + value8 |= BIT(0); + HALMAC_REG_W8(REG_RSV_CTRL + 1, value8); + + /* cpu enable or disable */ + value8 = HALMAC_REG_R8(REG_SYS_FUNC_EN + 1); + value8 |= BIT(2); + HALMAC_REG_W8(REG_SYS_FUNC_EN + 1, value8); + + } else { + /* cpu enable or disable */ + value8 = HALMAC_REG_R8(REG_SYS_FUNC_EN + 1); + value8 &= ~BIT(2); + HALMAC_REG_W8(REG_SYS_FUNC_EN + 1, value8); + + /* cpu io interface enable or disable */ + value8 = HALMAC_REG_R8(REG_RSV_CTRL + 1); + value8 &= ~BIT(0); + HALMAC_REG_W8(REG_RSV_CTRL + 1, value8); + } +} + +static void +pltfm_reset_88xx(struct halmac_adapter *adapter) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + value8 = HALMAC_REG_R8(REG_CPU_DMEM_CON + 2) & ~BIT(0); + HALMAC_REG_W8(REG_CPU_DMEM_CON + 2, value8); + + /* For 8822B & 8821C clock sync issue */ + if (adapter->chip_id == HALMAC_CHIP_ID_8821C || + adapter->chip_id == HALMAC_CHIP_ID_8822B) { + value8 = HALMAC_REG_R8(REG_SYS_CLK_CTRL + 1) & ~BIT(6); + HALMAC_REG_W8(REG_SYS_CLK_CTRL + 1, value8); + } + + value8 = HALMAC_REG_R8(REG_CPU_DMEM_CON + 2) | BIT(0); + HALMAC_REG_W8(REG_CPU_DMEM_CON + 2, value8); + + if (adapter->chip_id == HALMAC_CHIP_ID_8821C || + adapter->chip_id == HALMAC_CHIP_ID_8822B) { + value8 = HALMAC_REG_R8(REG_SYS_CLK_CTRL + 1) | BIT(6); + HALMAC_REG_W8(REG_SYS_CLK_CTRL + 1, value8); + } +} + +/** + * free_download_firmware_88xx() - download specific memory firmware + * @adapter + * @mem_sel : memory selection + * @fw_bin : firmware bin + * @size : firmware size + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + */ +enum halmac_ret_status +free_download_firmware_88xx(struct halmac_adapter *adapter, + enum halmac_dlfw_mem mem_sel, u8 *fw_bin, u32 size) +{ + u8 tx_pause_bckp; + u32 dl_addr; + u32 dlfw_size_bckp; + enum halmac_ret_status status; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + status = chk_fw_size_88xx(adapter, fw_bin, size); + if (status != HALMAC_RET_SUCCESS) + return status; + + if (((*(fw_bin + WLAN_FW_HDR_MEM_USAGE)) & BIT(4)) == 0) + return HALMAC_RET_SUCCESS; + + dlfw_size_bckp = adapter->dlfw_pkt_size; + if (mem_sel == HALMAC_DLFW_MEM_EMEM) { + dl_addr = 0; + } else { + dl_addr = adapter->txff_alloc.rsvd_h2c_info_addr; + adapter->dlfw_pkt_size = (dlfw_size_bckp > DLFW_RSVDPG_SIZE) ? + DLFW_RSVDPG_SIZE : dlfw_size_bckp; + } + + tx_pause_bckp = HALMAC_REG_R8(REG_TXPAUSE); + HALMAC_REG_W8(REG_TXPAUSE, tx_pause_bckp | BIT(7)); + + status = start_dlfw_88xx(adapter, fw_bin, size, dl_addr, 1); + if (status != HALMAC_RET_SUCCESS) + goto DL_FREE_FW_END; + + status = free_dl_fw_end_flow_88xx(adapter); + +DL_FREE_FW_END: + HALMAC_REG_W8(REG_TXPAUSE, tx_pause_bckp); + adapter->dlfw_pkt_size = dlfw_size_bckp; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return status; +} + +/** + * reset_wifi_fw_88xx() - reset wifi fw + * @adapter : the adapter of halmac + * Author : LIN YONG-CHING + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +reset_wifi_fw_88xx(struct halmac_adapter *adapter) +{ + enum halmac_ret_status status; + u32 lte_coex_backup = 0; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + status = ltecoex_reg_read_88xx(adapter, 0x38, <e_coex_backup); + if (status != HALMAC_RET_SUCCESS) + return status; + + wlan_cpu_en_88xx(adapter, 0); + pltfm_reset_88xx(adapter); + init_ofld_feature_state_machine_88xx(adapter); + wlan_cpu_en_88xx(adapter, 1); + + status = ltecoex_reg_write_88xx(adapter, 0x38, lte_coex_backup); + if (status != HALMAC_RET_SUCCESS) + return status; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * get_fw_version_88xx() - get FW version + * @adapter : the adapter of halmac + * @ver : fw version info + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_fw_version_88xx(struct halmac_adapter *adapter, + struct halmac_fw_version *ver) +{ + struct halmac_fw_version *info = &adapter->fw_ver; + + if (!ver) + return HALMAC_RET_NULL_POINTER; + + if (adapter->halmac_state.dlfw_state == HALMAC_DLFW_NONE) + return HALMAC_RET_NO_DLFW; + + ver->version = info->version; + ver->sub_version = info->sub_version; + ver->sub_index = info->sub_index; + ver->h2c_version = info->h2c_version; + ver->build_time.month = info->build_time.month; + ver->build_time.date = info->build_time.date; + ver->build_time.hour = info->build_time.hour; + ver->build_time.min = info->build_time.min; + ver->build_time.year = info->build_time.year; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +update_fw_info_88xx(struct halmac_adapter *adapter, u8 *fw_bin) +{ + struct halmac_fw_version *info = &adapter->fw_ver; + + info->version = + rtk_le16_to_cpu(*((__le16 *)(fw_bin + WLAN_FW_HDR_VERSION))); + info->sub_version = *(fw_bin + WLAN_FW_HDR_SUBVERSION); + info->sub_index = *(fw_bin + WLAN_FW_HDR_SUBINDEX); + info->h2c_version = rtk_le16_to_cpu(*((__le16 *)(fw_bin + + WLAN_FW_HDR_H2C_FMT_VER))); + info->build_time.month = *(fw_bin + WLAN_FW_HDR_MONTH); + info->build_time.date = *(fw_bin + WLAN_FW_HDR_DATE); + info->build_time.hour = *(fw_bin + WLAN_FW_HDR_HOUR); + info->build_time.min = *(fw_bin + WLAN_FW_HDR_MIN); + info->build_time.year = + rtk_le16_to_cpu(*((__le16 *)(fw_bin + WLAN_FW_HDR_YEAR))); + + PLTFM_MSG_TRACE("[TRACE]=== FW info ===\n"); + PLTFM_MSG_TRACE("[TRACE]ver : %X\n", info->version); + PLTFM_MSG_TRACE("[TRACE]sub-ver : %X\n", + info->sub_version); + PLTFM_MSG_TRACE("[TRACE]sub-idx : %X\n", + info->sub_index); + PLTFM_MSG_TRACE("[TRACE]build : %d/%d/%d %d:%d\n", + info->build_time.year, info->build_time.month, + info->build_time.date, info->build_time.hour, + info->build_time.min); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +dlfw_to_mem_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 src, u32 dest, + u32 size) +{ + u8 first_part; + u32 mem_offset; + u32 residue_size; + u32 pkt_size; + enum halmac_ret_status status; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + mem_offset = 0; + first_part = 1; + residue_size = size; + + HALMAC_REG_W32_SET(REG_DDMA_CH0CTRL, BIT_DDMACH0_RESET_CHKSUM_STS); + + while (residue_size != 0) { + if (residue_size >= adapter->dlfw_pkt_size) + pkt_size = adapter->dlfw_pkt_size; + else + pkt_size = residue_size; + + status = send_fwpkt_88xx(adapter, (u16)(src >> 7), + fw_bin + mem_offset, pkt_size); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send fw pkt!!\n"); + return status; + } + + status = iddma_dlfw_88xx(adapter, + OCPBASE_TXBUF_88XX + + src + adapter->hw_cfg_info.txdesc_size, + dest + mem_offset, pkt_size, + first_part); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]iddma dlfw!!\n"); + return status; + } + + first_part = 0; + mem_offset += pkt_size; + residue_size -= pkt_size; + } + + status = check_fw_chksum_88xx(adapter, dest); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]chk fw chksum!!\n"); + return status; + } + + return HALMAC_RET_SUCCESS; +} + +static void +restore_mac_reg_88xx(struct halmac_adapter *adapter, + struct halmac_backup_info *info, u32 num) +{ + u8 len; + u32 i; + u32 reg; + u32 value; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + struct halmac_backup_info *curr_info = info; + + for (i = 0; i < num; i++) { + reg = curr_info->mac_register; + value = curr_info->value; + len = curr_info->length; + + if (len == 1) + HALMAC_REG_W8(reg, (u8)value); + else if (len == 2) + HALMAC_REG_W16(reg, (u16)value); + else if (len == 4) + HALMAC_REG_W32(reg, value); + + curr_info++; + } +} + +static enum halmac_ret_status +dlfw_end_flow_88xx(struct halmac_adapter *adapter) +{ + u16 fw_ctrl; + u32 cnt; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + HALMAC_REG_W32(REG_TXDMA_STATUS, BIT(2)); + + /* Check IMEM & DMEM checksum is OK or not */ + fw_ctrl = HALMAC_REG_R16(REG_MCUFW_CTRL); + if ((fw_ctrl & 0x50) != 0x50) + return HALMAC_RET_IDMEM_CHKSUM_FAIL; + + HALMAC_REG_W16(REG_MCUFW_CTRL, (fw_ctrl | BIT_FW_DW_RDY) & ~BIT(0)); + + wlan_cpu_en_88xx(adapter, 1); + PLTFM_MSG_TRACE("[TRACE]Dlfw OK, enable CPU\n"); + + cnt = 5000; + while (HALMAC_REG_R16(REG_MCUFW_CTRL) != 0xC078) { + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]Check 0x80 = 0xC078 fail\n"); + if ((HALMAC_REG_R32(REG_FW_DBG7) & 0xFFFFFF00) == + ILLEGAL_KEY_GROUP) { + PLTFM_MSG_ERR("[ERR]Key!!\n"); + return HALMAC_RET_ILLEGAL_KEY_FAIL; + } + return HALMAC_RET_FW_READY_CHK_FAIL; + } + cnt--; + PLTFM_DELAY_US(50); + } + + PLTFM_MSG_TRACE("[TRACE]0x80=0xC078, cnt=%d\n", cnt); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +free_dl_fw_end_flow_88xx(struct halmac_adapter *adapter) +{ + u32 cnt; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + cnt = 100; + while (HALMAC_REG_R8(REG_HMETFR + 3) != 0) { + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]0x1CF != 0\n"); + return HALMAC_RET_DLFW_FAIL; + } + PLTFM_DELAY_US(50); + } + + HALMAC_REG_W8(REG_HMETFR + 3, ID_INFORM_DLEMEM_RDY); + + cnt = 10000; + while (HALMAC_REG_R8(REG_MCU_TST_CFG) != ID_CHECK_DLEMEM_RDY) { + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]0x84 != 0x80\n"); + return HALMAC_RET_DLFW_FAIL; + } + PLTFM_DELAY_US(50); + } + + HALMAC_REG_W8(REG_MCU_TST_CFG, 0); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +send_fwpkt_88xx(struct halmac_adapter *adapter, u16 pg_addr, u8 *fw_bin, + u32 size) +{ + u8 *fw_add_dum = NULL; + enum halmac_ret_status status; + + if (adapter->intf == HALMAC_INTERFACE_USB && + !((size + TX_DESC_SIZE_88XX) & (512 - 1))) { + fw_add_dum = (u8 *)PLTFM_MALLOC(size + 1); + if (!fw_add_dum) { + PLTFM_MSG_ERR("[ERR]fw bin malloc!!\n"); + return HALMAC_RET_MALLOC_FAIL; + } + + PLTFM_MEMCPY(fw_add_dum, fw_bin, size); + + status = dl_rsvd_page_88xx(adapter, pg_addr, + fw_add_dum, size + 1); + if (status != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]dl rsvd page - dum!!\n"); + + PLTFM_FREE(fw_add_dum, size + 1); + + return status; + } + + status = dl_rsvd_page_88xx(adapter, pg_addr, fw_bin, size); + if (status != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]dl rsvd page!!\n"); + + return status; +} + +static enum halmac_ret_status +iddma_dlfw_88xx(struct halmac_adapter *adapter, u32 src, u32 dest, u32 len, + u8 first) +{ + u32 cnt; + u32 ch0_ctrl = (u32)(BIT_DDMACH0_CHKSUM_EN | BIT_DDMACH0_OWN); + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + cnt = HALMC_DDMA_POLLING_COUNT; + while (HALMAC_REG_R32(REG_DDMA_CH0CTRL) & BIT_DDMACH0_OWN) { + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]ch0 ready!!\n"); + return HALMAC_RET_DDMA_FAIL; + } + } + + ch0_ctrl |= (len & BIT_MASK_DDMACH0_DLEN); + if (first == 0) + ch0_ctrl |= BIT_DDMACH0_CHKSUM_CONT; + + if (iddma_en_88xx(adapter, src, dest, ch0_ctrl) != + HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]iddma en!!\n"); + return HALMAC_RET_DDMA_FAIL; + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +iddma_en_88xx(struct halmac_adapter *adapter, u32 src, u32 dest, u32 ctrl) +{ + u32 cnt = HALMC_DDMA_POLLING_COUNT; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + HALMAC_REG_W32(REG_DDMA_CH0SA, src); + HALMAC_REG_W32(REG_DDMA_CH0DA, dest); + HALMAC_REG_W32(REG_DDMA_CH0CTRL, ctrl); + + while (HALMAC_REG_R32(REG_DDMA_CH0CTRL) & BIT_DDMACH0_OWN) { + cnt--; + if (cnt == 0) + return HALMAC_RET_DDMA_FAIL; + } + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +check_fw_chksum_88xx(struct halmac_adapter *adapter, u32 mem_addr) +{ + u8 fw_ctrl; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + fw_ctrl = HALMAC_REG_R8(REG_MCUFW_CTRL); + + if (HALMAC_REG_R32(REG_DDMA_CH0CTRL) & BIT_DDMACH0_CHKSUM_STS) { + if (mem_addr < OCPBASE_DMEM_88XX) { + fw_ctrl |= BIT_IMEM_DW_OK; + fw_ctrl &= ~BIT_IMEM_CHKSUM_OK; + HALMAC_REG_W8(REG_MCUFW_CTRL, fw_ctrl); + } else { + fw_ctrl |= BIT_DMEM_DW_OK; + fw_ctrl &= ~BIT_DMEM_CHKSUM_OK; + HALMAC_REG_W8(REG_MCUFW_CTRL, fw_ctrl); + } + + PLTFM_MSG_ERR("[ERR]fw chksum!!\n"); + + return HALMAC_RET_FW_CHECKSUM_FAIL; + } + + if (mem_addr < OCPBASE_DMEM_88XX) { + fw_ctrl |= (BIT_IMEM_DW_OK | BIT_IMEM_CHKSUM_OK); + HALMAC_REG_W8(REG_MCUFW_CTRL, fw_ctrl); + } else { + fw_ctrl |= (BIT_DMEM_DW_OK | BIT_DMEM_CHKSUM_OK); + HALMAC_REG_W8(REG_MCUFW_CTRL, fw_ctrl); + } + + return HALMAC_RET_SUCCESS; +} + +/** + * check_fw_status_88xx() -check fw status + * @adapter : the adapter of halmac + * @status : fw status + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +check_fw_status_88xx(struct halmac_adapter *adapter, u8 *fw_status) +{ + u32 cnt; + u32 fw_dbg6; + u32 fw_pc; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + *fw_status = 1; + + fw_dbg6 = HALMAC_REG_R32(REG_FW_DBG6); + + if (fw_dbg6 != 0) { + PLTFM_MSG_ERR("[ERR]REG_FW_DBG6 !=0\n"); + if ((fw_dbg6 & FW_STATUS_CHK_WARN) != 0) + PLTFM_MSG_WARN("[WARN]fw status(warn):%X\n", fw_dbg6); + + if ((fw_dbg6 & FW_STATUS_CHK_ERR) != 0) + PLTFM_MSG_ERR("[ERR]fw status(err):%X\n", fw_dbg6); + + if ((fw_dbg6 & FW_STATUS_CHK_FATAL) != 0) { + PLTFM_MSG_ERR("[ERR]fw status(fatal):%X\n", fw_dbg6); + fw_fatal_status_debug_88xx(adapter); + *fw_status = 0; + return status; + } + } + + fw_pc = HALMAC_REG_R32(REG_FW_DBG7); + cnt = 10; + while (HALMAC_REG_R32(REG_FW_DBG7) == fw_pc) { + cnt--; + if (cnt == 0) + break; + } + + if (cnt == 0) { + cnt = 200; + while (HALMAC_REG_R32(REG_FW_DBG7) == fw_pc) { + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]fw pc\n"); + *fw_status = 0; + return status; + } + PLTFM_DELAY_US(50); + } + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return status; +} + +static void +fw_fatal_status_debug_88xx(struct halmac_adapter *adapter) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_ERR("[ERR]0x%X = %X\n", + REG_FW_DBG6, HALMAC_REG_R32(REG_FW_DBG6)); + + PLTFM_MSG_ERR("[ERR]0x%X = %X\n", + REG_ARFR5, HALMAC_REG_R32(REG_ARFR5)); + + PLTFM_MSG_ERR("[ERR]0x%X = %X\n", + REG_MCUTST_I, HALMAC_REG_R32(REG_MCUTST_I)); +} + +enum halmac_ret_status +dump_fw_dmem_88xx(struct halmac_adapter *adapter, u8 *dmem, u32 *size) +{ + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_max_dl_size_88xx() - config max download FW size + * @adapter : the adapter of halmac + * @size : max download fw size + * + * Halmac uses this setting to set max packet size for + * download FW. + * If user has not called this API, halmac use default + * setting for download FW + * Note1 : size need multiple of 2 + * Note2 : max size is 31K + * + * Author : Ivan Lin/KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_max_dl_size_88xx(struct halmac_adapter *adapter, u32 size) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (size > DLFW_PKT_SIZE_LIMIT) { + PLTFM_MSG_ERR("[ERR]size > max dl size!\n"); + return HALMAC_RET_CFG_DLFW_SIZE_FAIL; + } + + if ((size & (2 - 1)) != 0) { + PLTFM_MSG_ERR("[ERR]not multiple of 2!\n"); + return HALMAC_RET_CFG_DLFW_SIZE_FAIL; + } + + adapter->dlfw_pkt_size = size; + + PLTFM_MSG_TRACE("[TRACE]Cfg max size:%X\n", size); + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * enter_cpu_sleep_mode_88xx() -wlan cpu enter sleep mode + * @adapter : the adapter of halmac + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +enter_cpu_sleep_mode_88xx(struct halmac_adapter *adapter) +{ + u32 cnt; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_wlcpu_mode *cur_mode = &adapter->halmac_state.wlcpu_mode; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (*cur_mode != HALMAC_WLCPU_ACTIVE) + return HALMAC_RET_ERROR_STATE; + + cnt = 100; + while (HALMAC_REG_R8(REG_HMETFR + 3) != 0) { + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]0x1CF != 0\n"); + return HALMAC_RET_STATE_INCORRECT; + } + PLTFM_DELAY_US(50); + } + + HALMAC_REG_W8(REG_HMETFR + 3, ID_INFORM_ENETR_CPU_SLEEP); + + *cur_mode = HALMAC_WLCPU_ENTER_SLEEP; + + return HALMAC_RET_SUCCESS; +} + +/** + * get_cpu_mode_88xx() -get wlcpu mode + * @adapter : the adapter of halmac + * @mode : cpu mode + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_cpu_mode_88xx(struct halmac_adapter *adapter, + enum halmac_wlcpu_mode *mode) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_wlcpu_mode *cur_mode = &adapter->halmac_state.wlcpu_mode; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (*cur_mode == HALMAC_WLCPU_ACTIVE) { + *mode = HALMAC_WLCPU_ACTIVE; + return HALMAC_RET_SUCCESS; + } + + if (*cur_mode == HALMAC_WLCPU_SLEEP) { + *mode = HALMAC_WLCPU_SLEEP; + return HALMAC_RET_SUCCESS; + } + + if (HALMAC_REG_R8(REG_MCU_TST_CFG) == ID_CHECK_ENETR_CPU_SLEEP) { + *mode = HALMAC_WLCPU_SLEEP; + *cur_mode = HALMAC_WLCPU_SLEEP; + HALMAC_REG_W8(REG_MCU_TST_CFG, 0); + } else { + *mode = HALMAC_WLCPU_ENTER_SLEEP; + } + + return HALMAC_RET_SUCCESS; +} + +/** + * send_general_info_88xx() -send general information to FW + * @adapter : the adapter of halmac + * @info : general information + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +send_general_info_88xx(struct halmac_adapter *adapter, + struct halmac_general_info *info) +{ + u8 h2cq_ele[4] = {0}; + u32 h2cq_addr; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + u8 cnt; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 4) + return HALMAC_RET_FW_NO_SUPPORT; + + if (adapter->fw_ver.h2c_version < 14) + PLTFM_MSG_WARN("[WARN]the H2C ver. does not match halmac\n"); + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (adapter->halmac_state.dlfw_state == HALMAC_DLFW_NONE) { + PLTFM_MSG_ERR("[ERR]no dl fw!!\n"); + return HALMAC_RET_NO_DLFW; + } + + status = proc_send_general_info_88xx(adapter, info); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send gen info!!\n"); + return status; + } + + status = proc_send_phydm_info_88xx(adapter, info); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send phydm info\n"); + return status; + } + + h2cq_addr = adapter->txff_alloc.rsvd_h2cq_addr; + h2cq_addr <<= TX_PAGE_SIZE_SHIFT_88XX; + + cnt = 100; + do { + status = dump_fifo_88xx(adapter, HAL_FIFO_SEL_TX, + h2cq_addr, 4, h2cq_ele); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dump h2cq!!\n"); + return status; + } + + if ((h2cq_ele[0] & 0x7F) == 0x01 && h2cq_ele[1] == 0xFF) + break; + + cnt--; + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]h2cq compare!!\n"); + return HALMAC_RET_SEND_H2C_FAIL; + } + PLTFM_DELAY_US(5); + } while (1); + + if (adapter->halmac_state.dlfw_state == HALMAC_DLFW_DONE) + adapter->halmac_state.dlfw_state = HALMAC_GEN_INFO_SENT; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +proc_send_general_info_88xx(struct halmac_adapter *adapter, + struct halmac_general_info *info) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s\n", __func__); + + GENERAL_INFO_SET_FW_TX_BOUNDARY(h2c_buf, + adapter->txff_alloc.rsvd_fw_txbuf_addr - + adapter->txff_alloc.rsvd_boundary); + + hdr_info.sub_cmd_id = SUB_CMD_ID_GENERAL_INFO; + hdr_info.content_size = 4; + hdr_info.ack = 0; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + + return status; +} + +static enum halmac_ret_status +proc_send_phydm_info_88xx(struct halmac_adapter *adapter, + struct halmac_general_info *info) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s\n", __func__); + + PHYDM_INFO_SET_REF_TYPE(h2c_buf, info->rfe_type); + PHYDM_INFO_SET_RF_TYPE(h2c_buf, info->rf_type); + PHYDM_INFO_SET_CUT_VER(h2c_buf, adapter->chip_ver); + PHYDM_INFO_SET_RX_ANT_STATUS(h2c_buf, info->rx_ant_status); + PHYDM_INFO_SET_TX_ANT_STATUS(h2c_buf, info->tx_ant_status); + PHYDM_INFO_SET_EXT_PA(h2c_buf, info->ext_pa); + PHYDM_INFO_SET_PACKAGE_TYPE(h2c_buf, info->package_type); + PHYDM_INFO_SET_MP_MODE(h2c_buf, info->mp_mode); + + hdr_info.sub_cmd_id = SUB_CMD_ID_PHYDM_INFO; + hdr_info.content_size = 8; + hdr_info.ack = 0; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + + return status; +} + +/** + * drv_fwctrl_88xx() - send drv-defined h2c pkt + * @adapter : the adapter of halmac + * @payload : no include offload pkt h2c header + * @size : no include offload pkt h2c header + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +drv_fwctrl_88xx(struct halmac_adapter *adapter, u8 *payload, u32 size, u8 ack) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num = 0; + struct halmac_h2c_header_info hdr_info; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (!payload) + return HALMAC_RET_DATA_BUF_NULL; + + if (size > H2C_PKT_SIZE_88XX - H2C_PKT_HDR_SIZE_88XX) + return HALMAC_RET_DATA_SIZE_INCORRECT; + + PLTFM_MEMCPY(h2c_buf + H2C_PKT_HDR_SIZE_88XX, payload, size); + + hdr_info.sub_cmd_id = SUB_CMD_ID_FW_FWCTRL; + hdr_info.content_size = (u16)size; + hdr_info.ack = ack; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + + if (status != HALMAC_RET_SUCCESS) + PLTFM_MSG_ERR("[ERR]send h2c!!\n"); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return status; +} + +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_fw_88xx.h b/hal/halmac/halmac_88xx/halmac_fw_88xx.h new file mode 100644 index 0000000..67f4b2c --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_fw_88xx.h @@ -0,0 +1,64 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_FW_88XX_H_ +#define _HALMAC_FW_88XX_H_ + +#include "../halmac_api.h" + +#if HALMAC_88XX_SUPPORT + +#define HALMC_DDMA_POLLING_COUNT 1000 + +enum halmac_ret_status +download_firmware_88xx(struct halmac_adapter *adapter, u8 *fw_bin, u32 size); + +enum halmac_ret_status +free_download_firmware_88xx(struct halmac_adapter *adapter, + enum halmac_dlfw_mem mem_sel, u8 *fw_bin, u32 size); + +enum halmac_ret_status +reset_wifi_fw_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +get_fw_version_88xx(struct halmac_adapter *adapter, + struct halmac_fw_version *ver); + +enum halmac_ret_status +check_fw_status_88xx(struct halmac_adapter *adapter, u8 *fw_status); + +enum halmac_ret_status +dump_fw_dmem_88xx(struct halmac_adapter *adapter, u8 *dmem, u32 *size); + +enum halmac_ret_status +cfg_max_dl_size_88xx(struct halmac_adapter *adapter, u32 size); + +enum halmac_ret_status +enter_cpu_sleep_mode_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +get_cpu_mode_88xx(struct halmac_adapter *adapter, + enum halmac_wlcpu_mode *mode); + +enum halmac_ret_status +send_general_info_88xx(struct halmac_adapter *adapter, + struct halmac_general_info *info); + +enum halmac_ret_status +drv_fwctrl_88xx(struct halmac_adapter *adapter, u8 *payload, u32 size, u8 ack); + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_FW_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_gpio_88xx.c b/hal/halmac/halmac_88xx/halmac_gpio_88xx.c new file mode 100644 index 0000000..7edc16f --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_gpio_88xx.c @@ -0,0 +1,270 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_gpio_88xx.h" + +#if HALMAC_88XX_SUPPORT + +/** + * pinmux_wl_led_mode_88xx() -control wlan led gpio function + * @adapter : the adapter of halmac + * @mode : wlan led mode + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pinmux_wl_led_mode_88xx(struct halmac_adapter *adapter, + enum halmac_wlled_mode mode) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + value8 = HALMAC_REG_R8(REG_LED_CFG + 2); + value8 &= ~(BIT(6)); + value8 |= BIT(3); + value8 &= ~(BIT(0) | BIT(1) | BIT(2)); + + switch (mode) { + case HALMAC_WLLED_MODE_TRX: + value8 |= 2; + break; + case HALMAC_WLLED_MODE_TX: + value8 |= 4; + break; + case HALMAC_WLLED_MODE_RX: + value8 |= 6; + break; + case HALMAC_WLLED_MODE_SW_CTRL: + value8 |= 0; + break; + default: + return HALMAC_RET_SWITCH_CASE_ERROR; + } + + HALMAC_REG_W8(REG_LED_CFG + 2, value8); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * pinmux_wl_led_sw_ctrl_88xx() -control wlan led on/off + * @adapter : the adapter of halmac + * @on : on(1), off(0) + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +void +pinmux_wl_led_sw_ctrl_88xx(struct halmac_adapter *adapter, u8 on) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + value8 = HALMAC_REG_R8(REG_LED_CFG + 2); + value8 = (on == 0) ? value8 | BIT(3) : value8 & ~(BIT(3)); + + HALMAC_REG_W8(REG_LED_CFG + 2, value8); +} + +/** + * pinmux_sdio_int_polarity_88xx() -control sdio int polarity + * @adapter : the adapter of halmac + * @low_active : low active(1), high active(0) + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +void +pinmux_sdio_int_polarity_88xx(struct halmac_adapter *adapter, u8 low_active) +{ + u8 value8; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + value8 = HALMAC_REG_R8(REG_SYS_SDIO_CTRL + 2); + value8 = (low_active == 0) ? value8 | BIT(3) : value8 & ~(BIT(3)); + + HALMAC_REG_W8(REG_SYS_SDIO_CTRL + 2, value8); +} + +/** + * pinmux_gpio_mode_88xx() -control gpio io mode + * @adapter : the adapter of halmac + * @gpio_id : gpio0~15(0~15) + * @output : output(1), input(0) + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pinmux_gpio_mode_88xx(struct halmac_adapter *adapter, u8 gpio_id, u8 output) +{ + u16 value16; + u8 in_out; + u32 offset; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (gpio_id <= 7) + offset = REG_GPIO_PIN_CTRL + 2; + else if (gpio_id >= 8 && gpio_id <= 15) + offset = REG_GPIO_EXT_CTRL + 2; + else + return HALMAC_RET_WRONG_GPIO; + + in_out = (output == 0) ? 0 : 1; + gpio_id &= (8 - 1); + + value16 = HALMAC_REG_R16(offset); + value16 &= ~((1 << gpio_id) | (1 << gpio_id << 8)); + value16 |= (in_out << gpio_id); + HALMAC_REG_W16(offset, value16); + + return HALMAC_RET_SUCCESS; +} + +/** + * pinmux_gpio_output_88xx() -control gpio output high/low + * @adapter : the adapter of halmac + * @gpio_id : gpio0~15(0~15) + * @high : high(1), low(0) + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pinmux_gpio_output_88xx(struct halmac_adapter *adapter, u8 gpio_id, u8 high) +{ + u8 value8; + u8 hi_low; + u32 offset; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (gpio_id <= 7) + offset = REG_GPIO_PIN_CTRL + 1; + else if (gpio_id >= 8 && gpio_id <= 15) + offset = REG_GPIO_EXT_CTRL + 1; + else + return HALMAC_RET_WRONG_GPIO; + + hi_low = (high == 0) ? 0 : 1; + gpio_id &= (8 - 1); + + value8 = HALMAC_REG_R8(offset); + value8 &= ~(1 << gpio_id); + value8 |= (hi_low << gpio_id); + HALMAC_REG_W8(offset, value8); + + return HALMAC_RET_SUCCESS; +} + +/** + * halmac_pinmux_status_88xx() -get current gpio status(high/low) + * @adapter : the adapter of halmac + * @pin_id : 0~15(0~15) + * @phigh : high(1), low(0) + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +pinmux_pin_status_88xx(struct halmac_adapter *adapter, u8 pin_id, u8 *high) +{ + u8 value8; + u32 offset; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (pin_id <= 7) + offset = REG_GPIO_PIN_CTRL; + else if (pin_id >= 8 && pin_id <= 15) + offset = REG_GPIO_EXT_CTRL; + else + return HALMAC_RET_WRONG_GPIO; + + pin_id &= (8 - 1); + + value8 = HALMAC_REG_R8(offset); + *high = (value8 & (1 << pin_id)) >> pin_id; + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +pinmux_parser_88xx(struct halmac_adapter *adapter, + const struct halmac_gpio_pimux_list *list, u32 size, + u32 gpio_id, u32 *cur_func) +{ + u32 i; + u8 value8; + const struct halmac_gpio_pimux_list *cur_list = list; + enum halmac_gpio_cfg_state *state; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + state = &adapter->halmac_state.gpio_cfg_state; + + if (*state == HALMAC_GPIO_CFG_STATE_BUSY) + return HALMAC_RET_BUSY_STATE; + + *state = HALMAC_GPIO_CFG_STATE_BUSY; + + for (i = 0; i < size; i++) { + if (gpio_id != cur_list->id) { + PLTFM_MSG_ERR("[ERR]offset:%X, value:%X, func:%X\n", + cur_list->offset, cur_list->value, + cur_list->func); + PLTFM_MSG_ERR("[ERR]id1 : %X, id2 : %X\n", + gpio_id, cur_list->id); + *state = HALMAC_GPIO_CFG_STATE_IDLE; + return HALMAC_RET_GET_PINMUX_ERR; + } + value8 = HALMAC_REG_R8(cur_list->offset); + value8 &= cur_list->msk; + if (value8 == cur_list->value) { + *cur_func = cur_list->func; + break; + } + cur_list++; + } + + switch (*cur_func) { + case HALMAC_BT_DPDT_SEL: + *cur_func = (HALMAC_REG_R8(REG_LED_CFG + 3) & BIT(0)) ? + HALMAC_WL_DPDT_SEL : HALMAC_BT_DPDT_SEL; + break; + case HALMAC_BT_PAPE_SEL: + *cur_func = (HALMAC_REG_R8(REG_PAD_CTRL1 + 3) & BIT(5)) ? + HALMAC_WL_PAPE_SEL : HALMAC_BT_PAPE_SEL; + break; + case HALMAC_BT_LNAON_SEL: + *cur_func = (HALMAC_REG_R8(REG_PAD_CTRL1 + 3) & BIT(4)) ? + HALMAC_WL_LNAON_SEL : HALMAC_BT_LNAON_SEL; + break; + default: + break; + } + + *state = HALMAC_GPIO_CFG_STATE_IDLE; + + if (i == size) + return HALMAC_RET_GET_PINMUX_ERR; + + return HALMAC_RET_SUCCESS; +} + +#endif /* HALMAC_88XX_SUPPORT */ + diff --git a/hal/halmac/halmac_88xx/halmac_gpio_88xx.h b/hal/halmac/halmac_88xx/halmac_gpio_88xx.h new file mode 100644 index 0000000..fbd5abe --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_gpio_88xx.h @@ -0,0 +1,50 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_GPIO_88XX_H_ +#define _HALMAC_GPIO_88XX_H_ + +#include "../halmac_api.h" +#include "../halmac_gpio_cmd.h" + +#if HALMAC_88XX_SUPPORT + +enum halmac_ret_status +pinmux_wl_led_mode_88xx(struct halmac_adapter *adapter, + enum halmac_wlled_mode mode); + +void +pinmux_wl_led_sw_ctrl_88xx(struct halmac_adapter *adapter, u8 on); + +void +pinmux_sdio_int_polarity_88xx(struct halmac_adapter *adapter, u8 low_active); + +enum halmac_ret_status +pinmux_gpio_mode_88xx(struct halmac_adapter *adapter, u8 gpio_id, u8 output); + +enum halmac_ret_status +pinmux_gpio_output_88xx(struct halmac_adapter *adapter, u8 gpio_id, u8 high); + +enum halmac_ret_status +pinmux_pin_status_88xx(struct halmac_adapter *adapter, u8 pin_id, u8 *high); + +enum halmac_ret_status +pinmux_parser_88xx(struct halmac_adapter *adapter, + const struct halmac_gpio_pimux_list *list, u32 size, + u32 gpio_id, u32 *cur_func); + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_GPIO_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_init_88xx.c b/hal/halmac/halmac_88xx/halmac_init_88xx.c new file mode 100644 index 0000000..1cdd0e1 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_init_88xx.c @@ -0,0 +1,915 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_init_88xx.h" +#include "halmac_88xx_cfg.h" +#include "halmac_fw_88xx.h" +#include "halmac_common_88xx.h" +#include "halmac_cfg_wmac_88xx.h" +#include "halmac_efuse_88xx.h" +#include "halmac_mimo_88xx.h" +#include "halmac_bb_rf_88xx.h" +#if HALMAC_SDIO_SUPPORT +#include "halmac_sdio_88xx.h" +#endif +#if HALMAC_USB_SUPPORT +#include "halmac_usb_88xx.h" +#endif +#if HALMAC_PCIE_SUPPORT +#include "halmac_pcie_88xx.h" +#endif +#include "halmac_gpio_88xx.h" +#include "halmac_flash_88xx.h" + +#if HALMAC_8822B_SUPPORT +#include "halmac_8822b/halmac_init_8822b.h" +#endif + +#if HALMAC_8821C_SUPPORT +#include "halmac_8821c/halmac_init_8821c.h" +#endif + +#if HALMAC_8822C_SUPPORT +#include "halmac_8822c/halmac_init_8822c.h" +#endif + +#if HALMAC_8812F_SUPPORT +#include "halmac_8812f/halmac_init_8812f.h" +#endif + +#if HALMAC_PLATFORM_TESTPROGRAM +#include "halmisc_api_88xx.h" +#endif + +#if HALMAC_88XX_SUPPORT + +#define PLTFM_INFO_MALLOC_MAX_SIZE 16384 +#define PLTFM_INFO_RSVD_PG_SIZE 16384 +#define DLFW_PKT_MAX_SIZE 8192 /* need multiple of 2 */ + +static void +init_state_machine_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +verify_io_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +verify_send_rsvd_page_88xx(struct halmac_adapter *adapter); + +void +init_adapter_param_88xx(struct halmac_adapter *adapter) +{ + adapter->api_registry.rx_exp_en = 1; + adapter->api_registry.la_mode_en = 1; + adapter->api_registry.cfg_drv_rsvd_pg_en = 1; + adapter->api_registry.sdio_cmd53_4byte_en = 1; + + adapter->efuse_map = (u8 *)NULL; + adapter->efuse_map_valid = 0; + adapter->efuse_end = 0; + + adapter->dlfw_pkt_size = DLFW_PKT_MAX_SIZE; + adapter->pltfm_info.malloc_size = PLTFM_INFO_MALLOC_MAX_SIZE; + adapter->pltfm_info.rsvd_pg_size = PLTFM_INFO_RSVD_PG_SIZE; + + adapter->cfg_param_info.buf = NULL; + adapter->cfg_param_info.buf_wptr = NULL; + adapter->cfg_param_info.num = 0; + adapter->cfg_param_info.full_fifo_mode = 0; + adapter->cfg_param_info.buf_size = 0; + adapter->cfg_param_info.avl_buf_size = 0; + adapter->cfg_param_info.offset_accum = 0; + adapter->cfg_param_info.value_accum = 0; + + adapter->ch_sw_info.buf = NULL; + adapter->ch_sw_info.buf_wptr = NULL; + adapter->ch_sw_info.extra_info_en = 0; + adapter->ch_sw_info.buf_size = 0; + adapter->ch_sw_info.avl_buf_size = 0; + adapter->ch_sw_info.total_size = 0; + adapter->ch_sw_info.ch_num = 0; + + adapter->drv_info_size = 0; + adapter->tx_desc_transfer = 0; + + adapter->txff_alloc.tx_fifo_pg_num = 0; + adapter->txff_alloc.acq_pg_num = 0; + adapter->txff_alloc.rsvd_boundary = 0; + adapter->txff_alloc.rsvd_drv_addr = 0; + adapter->txff_alloc.rsvd_h2c_info_addr = 0; + adapter->txff_alloc.rsvd_h2cq_addr = 0; + adapter->txff_alloc.rsvd_cpu_instr_addr = 0; + adapter->txff_alloc.rsvd_fw_txbuf_addr = 0; + adapter->txff_alloc.pub_queue_pg_num = 0; + adapter->txff_alloc.high_queue_pg_num = 0; + adapter->txff_alloc.low_queue_pg_num = 0; + adapter->txff_alloc.normal_queue_pg_num = 0; + adapter->txff_alloc.extra_queue_pg_num = 0; + + adapter->txff_alloc.la_mode = HALMAC_LA_MODE_DISABLE; + adapter->txff_alloc.rx_fifo_exp_mode = + HALMAC_RX_FIFO_EXPANDING_MODE_DISABLE; + + adapter->hw_cfg_info.chk_security_keyid = 0; + adapter->hw_cfg_info.acq_num = 8; + adapter->hw_cfg_info.page_size = TX_PAGE_SIZE_88XX; + adapter->hw_cfg_info.tx_align_size = TX_ALIGN_SIZE_88XX; + adapter->hw_cfg_info.txdesc_size = TX_DESC_SIZE_88XX; + adapter->hw_cfg_info.rxdesc_size = RX_DESC_SIZE_88XX; + adapter->hw_cfg_info.rx_desc_fifo_size = 0; + + adapter->sdio_cmd53_4byte = HALMAC_SDIO_CMD53_4BYTE_MODE_DISABLE; + adapter->sdio_hw_info.io_hi_speed_flag = 0; + adapter->sdio_hw_info.io_indir_flag = 1; + adapter->sdio_hw_info.io_warn_flag = 0; + adapter->sdio_hw_info.spec_ver = HALMAC_SDIO_SPEC_VER_2_00; + adapter->sdio_hw_info.clock_speed = 50; + adapter->sdio_hw_info.block_size = 512; + adapter->sdio_hw_info.tx_seq = 1; + adapter->sdio_fs.macid_map = (u8 *)NULL; + + adapter->watcher.get_watcher.sdio_rn_not_align = 0; + + adapter->pinmux_info.wl_led = 0; + adapter->pinmux_info.sdio_int = 0; + adapter->pinmux_info.sw_io_0 = 0; + adapter->pinmux_info.sw_io_1 = 0; + adapter->pinmux_info.sw_io_2 = 0; + adapter->pinmux_info.sw_io_3 = 0; + adapter->pinmux_info.sw_io_4 = 0; + adapter->pinmux_info.sw_io_5 = 0; + adapter->pinmux_info.sw_io_6 = 0; + adapter->pinmux_info.sw_io_7 = 0; + adapter->pinmux_info.sw_io_8 = 0; + adapter->pinmux_info.sw_io_9 = 0; + adapter->pinmux_info.sw_io_10 = 0; + adapter->pinmux_info.sw_io_11 = 0; + adapter->pinmux_info.sw_io_12 = 0; + adapter->pinmux_info.sw_io_13 = 0; + adapter->pinmux_info.sw_io_14 = 0; + adapter->pinmux_info.sw_io_15 = 0; + + adapter->pcie_refautok_en = 1; + adapter->pwr_off_flow_flag = 0; + + adapter->rx_ignore_info.hdr_chk_mask = 1; + adapter->rx_ignore_info.fcs_chk_mask = 1; + adapter->rx_ignore_info.hdr_chk_en = 0; + adapter->rx_ignore_info.fcs_chk_en = 0; + adapter->rx_ignore_info.cck_rst_en = 0; + adapter->rx_ignore_info.fcs_chk_thr = HALMAC_PSF_FCS_CHK_THR_28; + + init_adapter_dynamic_param_88xx(adapter); + init_state_machine_88xx(adapter); +} + +void +init_adapter_dynamic_param_88xx(struct halmac_adapter *adapter) +{ + adapter->h2c_info.seq_num = 0; + adapter->h2c_info.buf_fs = 0; +} + +enum halmac_ret_status +mount_api_88xx(struct halmac_adapter *adapter) +{ + struct halmac_api *api = NULL; + + adapter->halmac_api = + (struct halmac_api *)PLTFM_MALLOC(sizeof(struct halmac_api)); + if (!adapter->halmac_api) + return HALMAC_RET_MALLOC_FAIL; + + api = (struct halmac_api *)adapter->halmac_api; + + api->halmac_read_efuse = NULL; + api->halmac_write_efuse = NULL; + + /* Mount function pointer */ + api->halmac_register_api = register_api_88xx; + api->halmac_download_firmware = download_firmware_88xx; + api->halmac_free_download_firmware = free_download_firmware_88xx; + api->halmac_reset_wifi_fw = reset_wifi_fw_88xx; + api->halmac_get_fw_version = get_fw_version_88xx; + api->halmac_cfg_mac_addr = cfg_mac_addr_88xx; + api->halmac_cfg_bssid = cfg_bssid_88xx; + api->halmac_cfg_transmitter_addr = cfg_transmitter_addr_88xx; + api->halmac_cfg_net_type = cfg_net_type_88xx; + api->halmac_cfg_tsf_rst = cfg_tsf_rst_88xx; + api->halmac_cfg_bcn_space = cfg_bcn_space_88xx; + api->halmac_rw_bcn_ctrl = rw_bcn_ctrl_88xx; + api->halmac_cfg_multicast_addr = cfg_multicast_addr_88xx; + api->halmac_cfg_operation_mode = cfg_operation_mode_88xx; + api->halmac_cfg_ch_bw = cfg_ch_bw_88xx; + api->halmac_cfg_bw = cfg_bw_88xx; + api->halmac_init_mac_cfg = init_mac_cfg_88xx; + api->halmac_dump_efuse_map = dump_efuse_map_88xx; + api->halmac_dump_efuse_map_bt = dump_efuse_map_bt_88xx; + api->halmac_write_efuse_bt = write_efuse_bt_88xx; + api->halmac_read_efuse_bt = read_efuse_bt_88xx; + api->halmac_cfg_efuse_auto_check = cfg_efuse_auto_check_88xx; + api->halmac_dump_logical_efuse_map = dump_log_efuse_map_88xx; + api->halmac_dump_logical_efuse_mask = dump_log_efuse_mask_88xx; + api->halmac_pg_efuse_by_map = pg_efuse_by_map_88xx; + api->halmac_mask_logical_efuse = mask_log_efuse_88xx; + api->halmac_get_efuse_size = get_efuse_size_88xx; + api->halmac_get_efuse_available_size = get_efuse_available_size_88xx; + api->halmac_get_c2h_info = get_c2h_info_88xx; + + api->halmac_get_logical_efuse_size = get_log_efuse_size_88xx; + + api->halmac_write_logical_efuse = write_log_efuse_88xx; + api->halmac_write_logical_efuse_word = write_log_efuse_word_88xx; + api->halmac_read_logical_efuse = read_logical_efuse_88xx; + + api->halmac_write_wifi_phy_efuse = write_wifi_phy_efuse_88xx; + api->halmac_read_wifi_phy_efuse = read_wifi_phy_efuse_88xx; + + api->halmac_ofld_func_cfg = ofld_func_cfg_88xx; + api->halmac_h2c_lb = h2c_lb_88xx; + api->halmac_debug = mac_debug_88xx; + api->halmac_cfg_parameter = cfg_parameter_88xx; + api->halmac_update_datapack = update_datapack_88xx; + api->halmac_run_datapack = run_datapack_88xx; + api->halmac_send_bt_coex = send_bt_coex_88xx; + api->halmac_verify_platform_api = verify_platform_api_88xx; + api->halmac_update_packet = update_packet_88xx; + api->halmac_bcn_ie_filter = bcn_ie_filter_88xx; + api->halmac_cfg_txbf = cfg_txbf_88xx; + api->halmac_cfg_mumimo = cfg_mumimo_88xx; + api->halmac_cfg_sounding = cfg_sounding_88xx; + api->halmac_del_sounding = del_sounding_88xx; + api->halmac_su_bfer_entry_init = su_bfer_entry_init_88xx; + api->halmac_su_bfee_entry_init = su_bfee_entry_init_88xx; + api->halmac_mu_bfer_entry_init = mu_bfer_entry_init_88xx; + api->halmac_mu_bfee_entry_init = mu_bfee_entry_init_88xx; + api->halmac_su_bfer_entry_del = su_bfer_entry_del_88xx; + api->halmac_su_bfee_entry_del = su_bfee_entry_del_88xx; + api->halmac_mu_bfer_entry_del = mu_bfer_entry_del_88xx; + api->halmac_mu_bfee_entry_del = mu_bfee_entry_del_88xx; + + api->halmac_add_ch_info = add_ch_info_88xx; + api->halmac_add_extra_ch_info = add_extra_ch_info_88xx; + api->halmac_ctrl_ch_switch = ctrl_ch_switch_88xx; + api->halmac_p2pps = p2pps_88xx; + api->halmac_clear_ch_info = clear_ch_info_88xx; + api->halmac_send_general_info = send_general_info_88xx; + api->halmac_send_scan_packet = send_scan_packet_88xx; + api->halmac_drop_scan_packet = drop_scan_packet_88xx; + + api->halmac_start_iqk = start_iqk_88xx; + api->halmac_start_dpk = start_dpk_88xx; + api->halmac_ctrl_pwr_tracking = ctrl_pwr_tracking_88xx; + api->halmac_psd = psd_88xx; + api->halmac_cfg_la_mode = cfg_la_mode_88xx; + api->halmac_cfg_rxff_expand_mode = cfg_rxfifo_expand_mode_88xx; + + api->halmac_config_security = config_security_88xx; + api->halmac_get_used_cam_entry_num = get_used_cam_entry_num_88xx; + api->halmac_read_cam_entry = read_cam_entry_88xx; + api->halmac_write_cam = write_cam_88xx; + api->halmac_clear_cam_entry = clear_cam_entry_88xx; + + api->halmac_cfg_drv_rsvd_pg_num = cfg_drv_rsvd_pg_num_88xx; + api->halmac_get_chip_version = get_version_88xx; + + api->halmac_query_status = query_status_88xx; + api->halmac_reset_feature = reset_ofld_feature_88xx; + api->halmac_check_fw_status = check_fw_status_88xx; + api->halmac_dump_fw_dmem = dump_fw_dmem_88xx; + api->halmac_cfg_max_dl_size = cfg_max_dl_size_88xx; + + api->halmac_dump_fifo = dump_fifo_88xx; + api->halmac_get_fifo_size = get_fifo_size_88xx; + + api->halmac_chk_txdesc = chk_txdesc_88xx; + api->halmac_dl_drv_rsvd_page = dl_drv_rsvd_page_88xx; + api->halmac_cfg_csi_rate = cfg_csi_rate_88xx; + + api->halmac_txfifo_is_empty = txfifo_is_empty_88xx; + api->halmac_download_flash = download_flash_88xx; + api->halmac_read_flash = read_flash_88xx; + api->halmac_erase_flash = erase_flash_88xx; + api->halmac_check_flash = check_flash_88xx; + api->halmac_cfg_edca_para = cfg_edca_para_88xx; + api->halmac_pinmux_wl_led_mode = pinmux_wl_led_mode_88xx; + api->halmac_pinmux_wl_led_sw_ctrl = pinmux_wl_led_sw_ctrl_88xx; + api->halmac_pinmux_sdio_int_polarity = pinmux_sdio_int_polarity_88xx; + api->halmac_pinmux_gpio_mode = pinmux_gpio_mode_88xx; + api->halmac_pinmux_gpio_output = pinmux_gpio_output_88xx; + api->halmac_pinmux_pin_status = pinmux_pin_status_88xx; + + api->halmac_rx_cut_amsdu_cfg = rx_cut_amsdu_cfg_88xx; + api->halmac_fw_snding = fw_snding_88xx; + api->halmac_get_mac_addr = get_mac_addr_88xx; + + api->halmac_enter_cpu_sleep_mode = enter_cpu_sleep_mode_88xx; + api->halmac_get_cpu_mode = get_cpu_mode_88xx; + api->halmac_drv_fwctrl = drv_fwctrl_88xx; + api->halmac_get_watcher = get_watcher_88xx; + + if (adapter->intf == HALMAC_INTERFACE_SDIO) { +#if HALMAC_SDIO_SUPPORT + api->halmac_deinit_sdio_cfg = deinit_sdio_cfg_88xx; + api->halmac_cfg_rx_aggregation = cfg_sdio_rx_agg_88xx; + api->halmac_deinit_interface_cfg = deinit_sdio_cfg_88xx; + api->halmac_cfg_tx_agg_align = cfg_txagg_sdio_align_88xx; + api->halmac_set_bulkout_num = set_sdio_bulkout_num_88xx; + api->halmac_get_usb_bulkout_id = get_sdio_bulkout_id_88xx; + api->halmac_reg_read_indirect_32 = sdio_indirect_reg_r32_88xx; + api->halmac_reg_sdio_cmd53_read_n = sdio_reg_rn_88xx; + api->halmac_sdio_cmd53_4byte = sdio_cmd53_4byte_88xx; + api->halmac_sdio_hw_info = sdio_hw_info_88xx; + api->halmac_en_ref_autok_pcie = en_ref_autok_sdio_88xx; + +#endif + } else if (adapter->intf == HALMAC_INTERFACE_USB) { +#if HALMAC_USB_SUPPORT + api->halmac_init_usb_cfg = init_usb_cfg_88xx; + api->halmac_deinit_usb_cfg = deinit_usb_cfg_88xx; + api->halmac_cfg_rx_aggregation = cfg_usb_rx_agg_88xx; + api->halmac_init_interface_cfg = init_usb_cfg_88xx; + api->halmac_deinit_interface_cfg = deinit_usb_cfg_88xx; + api->halmac_cfg_tx_agg_align = cfg_txagg_usb_align_88xx; + api->halmac_tx_allowed_sdio = tx_allowed_usb_88xx; + api->halmac_set_bulkout_num = set_usb_bulkout_num_88xx; + api->halmac_get_sdio_tx_addr = get_usb_tx_addr_88xx; + api->halmac_get_usb_bulkout_id = get_usb_bulkout_id_88xx; + api->halmac_reg_read_8 = reg_r8_usb_88xx; + api->halmac_reg_write_8 = reg_w8_usb_88xx; + api->halmac_reg_read_16 = reg_r16_usb_88xx; + api->halmac_reg_write_16 = reg_w16_usb_88xx; + api->halmac_reg_read_32 = reg_r32_usb_88xx; + api->halmac_reg_write_32 = reg_w32_usb_88xx; + api->halmac_reg_read_indirect_32 = usb_indirect_reg_r32_88xx; + api->halmac_reg_sdio_cmd53_read_n = usb_reg_rn_88xx; + api->halmac_en_ref_autok_pcie = en_ref_autok_usb_88xx; +#endif + } else if (adapter->intf == HALMAC_INTERFACE_PCIE) { +#if HALMAC_PCIE_SUPPORT + api->halmac_init_pcie_cfg = init_pcie_cfg_88xx; + api->halmac_deinit_pcie_cfg = deinit_pcie_cfg_88xx; + api->halmac_cfg_rx_aggregation = cfg_pcie_rx_agg_88xx; + api->halmac_init_interface_cfg = init_pcie_cfg_88xx; + api->halmac_deinit_interface_cfg = deinit_pcie_cfg_88xx; + api->halmac_cfg_tx_agg_align = cfg_txagg_pcie_align_88xx; + api->halmac_tx_allowed_sdio = tx_allowed_pcie_88xx; + api->halmac_set_bulkout_num = set_pcie_bulkout_num_88xx; + api->halmac_get_sdio_tx_addr = get_pcie_tx_addr_88xx; + api->halmac_get_usb_bulkout_id = get_pcie_bulkout_id_88xx; + api->halmac_reg_read_8 = reg_r8_pcie_88xx; + api->halmac_reg_write_8 = reg_w8_pcie_88xx; + api->halmac_reg_read_16 = reg_r16_pcie_88xx; + api->halmac_reg_write_16 = reg_w16_pcie_88xx; + api->halmac_reg_read_32 = reg_r32_pcie_88xx; + api->halmac_reg_write_32 = reg_w32_pcie_88xx; + api->halmac_reg_read_indirect_32 = pcie_indirect_reg_r32_88xx; + api->halmac_reg_sdio_cmd53_read_n = pcie_reg_rn_88xx; + api->halmac_en_ref_autok_pcie = en_ref_autok_pcie_88xx; +#endif + } else { + PLTFM_MSG_ERR("[ERR]Set halmac io function Error!!\n"); + } + + if (adapter->chip_id == HALMAC_CHIP_ID_8822B) { +#if HALMAC_8822B_SUPPORT + mount_api_8822b(adapter); +#endif + } else if (adapter->chip_id == HALMAC_CHIP_ID_8821C) { +#if HALMAC_8821C_SUPPORT + mount_api_8821c(adapter); +#endif + } else if (adapter->chip_id == HALMAC_CHIP_ID_8822C) { +#if HALMAC_8822C_SUPPORT + mount_api_8822c(adapter); +#endif + } else if (adapter->chip_id == HALMAC_CHIP_ID_8812F) { +#if HALMAC_8812F_SUPPORT + mount_api_8812f(adapter); +#endif + } else { + PLTFM_MSG_ERR("[ERR]Chip ID undefine!!\n"); + return HALMAC_RET_CHIP_NOT_SUPPORT; + } + +#if HALMAC_PLATFORM_TESTPROGRAM + halmac_mount_misc_api_88xx(adapter); +#endif + + return HALMAC_RET_SUCCESS; +} + +static void +init_state_machine_88xx(struct halmac_adapter *adapter) +{ + struct halmac_state *state = &adapter->halmac_state; + + init_ofld_feature_state_machine_88xx(adapter); + + state->api_state = HALMAC_API_STATE_INIT; + + state->dlfw_state = HALMAC_DLFW_NONE; + state->mac_pwr = HALMAC_MAC_POWER_OFF; + state->gpio_cfg_state = HALMAC_GPIO_CFG_STATE_IDLE; + state->rsvd_pg_state = HALMAC_RSVD_PG_STATE_IDLE; +} + +void +init_ofld_feature_state_machine_88xx(struct halmac_adapter *adapter) +{ + struct halmac_state *state = &adapter->halmac_state; + + state->efuse_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + state->efuse_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->efuse_state.seq_num = adapter->h2c_info.seq_num; + + state->cfg_param_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + state->cfg_param_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->cfg_param_state.seq_num = adapter->h2c_info.seq_num; + + state->scan_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + state->scan_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->scan_state.seq_num = adapter->h2c_info.seq_num; + + state->update_pkt_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->update_pkt_state.seq_num = adapter->h2c_info.seq_num; + + state->iqk_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->iqk_state.seq_num = adapter->h2c_info.seq_num; + + state->pwr_trk_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->pwr_trk_state.seq_num = adapter->h2c_info.seq_num; + + state->psd_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->psd_state.seq_num = adapter->h2c_info.seq_num; + state->psd_state.data_size = 0; + state->psd_state.seg_size = 0; + state->psd_state.data = NULL; + + state->fw_snding_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + state->fw_snding_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->fw_snding_state.seq_num = adapter->h2c_info.seq_num; + + state->wlcpu_mode = HALMAC_WLCPU_ACTIVE; +} + +/** + * register_api_88xx() - register feature list + * @adapter + * @registry : feature list, 1->enable 0->disable + * Author : Ivan Lin + * + * Default is enable all api registry + * + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +register_api_88xx(struct halmac_adapter *adapter, + struct halmac_api_registry *registry) +{ + if (!registry) + return HALMAC_RET_NULL_POINTER; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + PLTFM_MEMCPY(&adapter->api_registry, registry, sizeof(*registry)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * init_mac_cfg_88xx() - config page1~page7 register + * @adapter : the adapter of halmac + * @mode : trx mode + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_mac_cfg_88xx(struct halmac_adapter *adapter, enum halmac_trx_mode mode) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + status = api->halmac_init_trx_cfg(adapter, mode); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]init trx %x\n", status); + return status; + } + + status = api->halmac_init_protocol_cfg(adapter); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]init ptcl %x\n", status); + return status; + } + + status = api->halmac_init_edca_cfg(adapter); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]init edca %x\n", status); + return status; + } + + status = api->halmac_init_wmac_cfg(adapter); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]init wmac %x\n", status); + return status; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return status; +} + +/** + * reset_ofld_feature_88xx() -reset async api cmd status + * @adapter : the adapter of halmac + * @feature_id : feature_id + * Author : Ivan Lin/KaiYuan Chang + * Return : enum halmac_ret_status. + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +reset_ofld_feature_88xx(struct halmac_adapter *adapter, + enum halmac_feature_id feature_id) +{ + struct halmac_state *state = &adapter->halmac_state; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + switch (feature_id) { + case HALMAC_FEATURE_CFG_PARA: + state->cfg_param_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->cfg_param_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + break; + case HALMAC_FEATURE_DUMP_PHYSICAL_EFUSE: + case HALMAC_FEATURE_DUMP_LOGICAL_EFUSE: + case HALMAC_FEATURE_DUMP_LOGICAL_EFUSE_MASK: + state->efuse_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->efuse_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + break; + case HALMAC_FEATURE_CHANNEL_SWITCH: + state->scan_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->scan_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + break; + case HALMAC_FEATURE_UPDATE_PACKET: + state->update_pkt_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + break; + case HALMAC_FEATURE_SEND_SCAN_PACKET: + state->scan_pkt_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + break; + case HALMAC_FEATURE_DROP_SCAN_PACKET: + state->drop_pkt_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + break; + case HALMAC_FEATURE_IQK: + state->iqk_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + break; + case HALMAC_FEATURE_POWER_TRACKING: + state->pwr_trk_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + break; + case HALMAC_FEATURE_PSD: + state->psd_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + break; + case HALMAC_FEATURE_FW_SNDING: + state->fw_snding_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->fw_snding_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + break; + case HALMAC_FEATURE_DPK: + state->dpk_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + break; + case HALMAC_FEATURE_ALL: + state->cfg_param_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->cfg_param_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + state->efuse_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->efuse_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + state->scan_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->scan_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + state->update_pkt_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->scan_pkt_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->drop_pkt_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->iqk_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->pwr_trk_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->psd_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->fw_snding_state.proc_status = HALMAC_CMD_PROCESS_IDLE; + state->fw_snding_state.cmd_cnstr_state = HALMAC_CMD_CNSTR_IDLE; + break; + default: + PLTFM_MSG_ERR("[ERR]invalid feature id\n"); + return HALMAC_RET_INVALID_FEATURE_ID; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * (debug API)verify_platform_api_88xx() - verify platform api + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +verify_platform_api_88xx(struct halmac_adapter *adapter) +{ + enum halmac_ret_status ret_status = HALMAC_RET_SUCCESS; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + ret_status = verify_io_88xx(adapter); + + if (ret_status != HALMAC_RET_SUCCESS) + return ret_status; + + if (adapter->txff_alloc.la_mode != HALMAC_LA_MODE_FULL) + ret_status = verify_send_rsvd_page_88xx(adapter); + + if (ret_status != HALMAC_RET_SUCCESS) + return ret_status; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return ret_status; +} + +void +tx_desc_chksum_88xx(struct halmac_adapter *adapter, u8 enable) +{ + u16 value16; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + adapter->tx_desc_checksum = enable; + + value16 = HALMAC_REG_R16(REG_TXDMA_OFFSET_CHK); + if (enable == 1) + HALMAC_REG_W16(REG_TXDMA_OFFSET_CHK, value16 | BIT(13)); + else + HALMAC_REG_W16(REG_TXDMA_OFFSET_CHK, value16 & ~BIT(13)); +} + +static enum halmac_ret_status +verify_io_88xx(struct halmac_adapter *adapter) +{ + u8 value8; + u8 wvalue8; + u32 value32; + u32 value32_2; + u32 wvalue32; + u32 offset; + enum halmac_ret_status ret_status = HALMAC_RET_SUCCESS; + + if (adapter->intf == HALMAC_INTERFACE_SDIO) { +#if HALMAC_SDIO_SUPPORT + offset = REG_PAGE5_DUMMY; + if (0 == (offset & 0xFFFF0000)) + offset |= WLAN_IOREG_OFFSET; + + ret_status = cnv_to_sdio_bus_offset_88xx(adapter, &offset); + + /* Verify CMD52 R/W */ + wvalue8 = 0xab; + PLTFM_SDIO_CMD52_W(offset, wvalue8); + + value8 = PLTFM_SDIO_CMD52_R(offset); + + if (value8 != wvalue8) { + PLTFM_MSG_ERR("[ERR]cmd52 r/w\n"); + ret_status = HALMAC_RET_PLATFORM_API_INCORRECT; + } + + /* Verify CMD53 R/W */ + PLTFM_SDIO_CMD52_W(offset, 0xaa); + PLTFM_SDIO_CMD52_W(offset + 1, 0xbb); + PLTFM_SDIO_CMD52_W(offset + 2, 0xcc); + PLTFM_SDIO_CMD52_W(offset + 3, 0xdd); + + value32 = PLTFM_SDIO_CMD53_R32(offset); + + if (value32 != 0xddccbbaa) { + PLTFM_MSG_ERR("[ERR]cmd53 r\n"); + ret_status = HALMAC_RET_PLATFORM_API_INCORRECT; + } + + wvalue32 = 0x11223344; + PLTFM_SDIO_CMD53_W32(offset, wvalue32); + + value32 = PLTFM_SDIO_CMD53_R32(offset); + + if (value32 != wvalue32) { + PLTFM_MSG_ERR("[ERR]cmd53 w\n"); + ret_status = HALMAC_RET_PLATFORM_API_INCORRECT; + } + + /* value32 should be 0x33441122 */ + value32 = PLTFM_SDIO_CMD53_R32(offset + 2); + + wvalue32 = 0x11225566; + PLTFM_SDIO_CMD53_W32(offset, wvalue32); + + /* value32 should be 0x55661122 */ + value32_2 = PLTFM_SDIO_CMD53_R32(offset + 2); + if (value32_2 == value32) { + PLTFM_MSG_ERR("[ERR]cmd52 is used\n"); + ret_status = HALMAC_RET_PLATFORM_API_INCORRECT; + } +#else + return HALMAC_RET_WRONG_INTF; +#endif + } else { + wvalue32 = 0x77665511; + PLTFM_REG_W32(REG_PAGE5_DUMMY, wvalue32); + + value32 = PLTFM_REG_R32(REG_PAGE5_DUMMY); + if (value32 != wvalue32) { + PLTFM_MSG_ERR("[ERR]reg rw\n"); + ret_status = HALMAC_RET_PLATFORM_API_INCORRECT; + } + } + + return ret_status; +} + +static enum halmac_ret_status +verify_send_rsvd_page_88xx(struct halmac_adapter *adapter) +{ + u8 txdesc_size = adapter->hw_cfg_info.txdesc_size; + u8 *rsvd_buf = NULL; + u8 *rsvd_page = NULL; + u32 i; + u32 pkt_size = 64; + u32 payload = 0xab; + enum halmac_ret_status ret_status = HALMAC_RET_SUCCESS; + + rsvd_buf = (u8 *)PLTFM_MALLOC(pkt_size); + + if (!rsvd_buf) { + PLTFM_MSG_ERR("[ERR]rsvd buf malloc!!\n"); + return HALMAC_RET_MALLOC_FAIL; + } + + PLTFM_MEMSET(rsvd_buf, (u8)payload, pkt_size); + + ret_status = dl_rsvd_page_88xx(adapter, + adapter->txff_alloc.rsvd_boundary, + rsvd_buf, pkt_size); + if (ret_status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(rsvd_buf, pkt_size); + return ret_status; + } + + rsvd_page = (u8 *)PLTFM_MALLOC(pkt_size + txdesc_size); + + if (!rsvd_page) { + PLTFM_MSG_ERR("[ERR]rsvd page malloc!!\n"); + PLTFM_FREE(rsvd_buf, pkt_size); + return HALMAC_RET_MALLOC_FAIL; + } + + PLTFM_MEMSET(rsvd_page, 0x00, pkt_size + txdesc_size); + + ret_status = dump_fifo_88xx(adapter, HAL_FIFO_SEL_RSVD_PAGE, 0, + pkt_size + txdesc_size, rsvd_page); + + if (ret_status != HALMAC_RET_SUCCESS) { + PLTFM_FREE(rsvd_buf, pkt_size); + PLTFM_FREE(rsvd_page, pkt_size + txdesc_size); + return ret_status; + } + + for (i = 0; i < pkt_size; i++) { + if (*(rsvd_buf + i) != *(rsvd_page + (i + txdesc_size))) { + PLTFM_MSG_ERR("[ERR]Compare RSVD page Fail\n"); + ret_status = HALMAC_RET_PLATFORM_API_INCORRECT; + } + } + + PLTFM_FREE(rsvd_buf, pkt_size); + PLTFM_FREE(rsvd_page, pkt_size + txdesc_size); + + return ret_status; +} + +enum halmac_ret_status +pg_num_parser_88xx(struct halmac_adapter *adapter, enum halmac_trx_mode mode, + struct halmac_pg_num *tbl) +{ + u8 flag; + u16 hpq_num = 0; + u16 lpq_num = 0; + u16 npq_num = 0; + u16 gapq_num = 0; + u16 expq_num = 0; + u16 pubq_num = 0; + u32 i = 0; + + flag = 0; + for (i = 0; i < HALMAC_TRX_MODE_MAX; i++) { + if (mode == tbl[i].mode) { + hpq_num = tbl[i].hq_num; + lpq_num = tbl[i].lq_num; + npq_num = tbl[i].nq_num; + expq_num = tbl[i].exq_num; + gapq_num = tbl[i].gap_num; + pubq_num = adapter->txff_alloc.acq_pg_num - hpq_num - + lpq_num - npq_num - expq_num - gapq_num; + flag = 1; + PLTFM_MSG_TRACE("[TRACE]%s done\n", __func__); + break; + } + } + + if (flag == 0) { + PLTFM_MSG_ERR("[ERR]trx mode!!\n"); + return HALMAC_RET_TRX_MODE_NOT_SUPPORT; + } + + if (adapter->txff_alloc.acq_pg_num < + hpq_num + lpq_num + npq_num + expq_num + gapq_num) { + PLTFM_MSG_ERR("[ERR]acqnum = %d\n", + adapter->txff_alloc.acq_pg_num); + PLTFM_MSG_ERR("[ERR]hpq_num = %d\n", hpq_num); + PLTFM_MSG_ERR("[ERR]LPQ_num = %d\n", lpq_num); + PLTFM_MSG_ERR("[ERR]npq_num = %d\n", npq_num); + PLTFM_MSG_ERR("[ERR]EPQ_num = %d\n", expq_num); + PLTFM_MSG_ERR("[ERR]gapq_num = %d\n", gapq_num); + return HALMAC_RET_CFG_TXFIFO_PAGE_FAIL; + } + + adapter->txff_alloc.high_queue_pg_num = hpq_num; + adapter->txff_alloc.low_queue_pg_num = lpq_num; + adapter->txff_alloc.normal_queue_pg_num = npq_num; + adapter->txff_alloc.extra_queue_pg_num = expq_num; + adapter->txff_alloc.pub_queue_pg_num = pubq_num; + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +rqpn_parser_88xx(struct halmac_adapter *adapter, enum halmac_trx_mode mode, + struct halmac_rqpn *tbl) +{ + u8 flag; + u32 i; + + flag = 0; + for (i = 0; i < HALMAC_TRX_MODE_MAX; i++) { + if (mode == tbl[i].mode) { + adapter->pq_map[HALMAC_PQ_MAP_VO] = tbl[i].dma_map_vo; + adapter->pq_map[HALMAC_PQ_MAP_VI] = tbl[i].dma_map_vi; + adapter->pq_map[HALMAC_PQ_MAP_BE] = tbl[i].dma_map_be; + adapter->pq_map[HALMAC_PQ_MAP_BK] = tbl[i].dma_map_bk; + adapter->pq_map[HALMAC_PQ_MAP_MG] = tbl[i].dma_map_mg; + adapter->pq_map[HALMAC_PQ_MAP_HI] = tbl[i].dma_map_hi; + flag = 1; + PLTFM_MSG_TRACE("[TRACE]%s done\n", __func__); + break; + } + } + + if (flag == 0) { + PLTFM_MSG_ERR("[ERR]trx mdoe!!\n"); + return HALMAC_RET_TRX_MODE_NOT_SUPPORT; + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +fwff_is_empty_88xx(struct halmac_adapter *adapter) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u32 cnt; + + cnt = 5000; + while (HALMAC_REG_R16(REG_FWFF_CTRL) != + HALMAC_REG_R16(REG_FWFF_PKT_INFO)) { + if (cnt == 0) { + PLTFM_MSG_ERR("[ERR]polling fwff empty fail\n"); + return HALMAC_RET_FWFF_NO_EMPTY; + } + cnt--; + PLTFM_DELAY_US(50); + } + return HALMAC_RET_SUCCESS; +} + +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_init_88xx.h b/hal/halmac/halmac_88xx/halmac_init_88xx.h new file mode 100644 index 0000000..108bb2e --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_init_88xx.h @@ -0,0 +1,65 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_INIT_88XX_H_ +#define _HALMAC_INIT_88XX_H_ + +#include "../halmac_api.h" + +#if HALMAC_88XX_SUPPORT + +enum halmac_ret_status +register_api_88xx(struct halmac_adapter *adapter, + struct halmac_api_registry *registry); + +void +init_adapter_param_88xx(struct halmac_adapter *adapter); + +void +init_adapter_dynamic_param_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +mount_api_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +init_mac_cfg_88xx(struct halmac_adapter *adapter, enum halmac_trx_mode mode); + +enum halmac_ret_status +reset_ofld_feature_88xx(struct halmac_adapter *adapter, + enum halmac_feature_id feature_id); + +enum halmac_ret_status +verify_platform_api_88xx(struct halmac_adapter *adapter); + +void +tx_desc_chksum_88xx(struct halmac_adapter *adapter, u8 enable); + +enum halmac_ret_status +pg_num_parser_88xx(struct halmac_adapter *adapter, enum halmac_trx_mode mode, + struct halmac_pg_num *tbl); + +enum halmac_ret_status +rqpn_parser_88xx(struct halmac_adapter *adapter, enum halmac_trx_mode mode, + struct halmac_rqpn *tbl); + +void +init_ofld_feature_state_machine_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +fwff_is_empty_88xx(struct halmac_adapter *adapter); + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_INIT_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_mimo_88xx.c b/hal/halmac/halmac_88xx/halmac_mimo_88xx.c new file mode 100644 index 0000000..a13016d --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_mimo_88xx.c @@ -0,0 +1,891 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_mimo_88xx.h" +#include "halmac_88xx_cfg.h" +#include "halmac_common_88xx.h" +#include "halmac_init_88xx.h" + +#if HALMAC_88XX_SUPPORT + +#define TXBF_CTRL_CFG (BIT_R_ENABLE_NDPA | BIT_USE_NDPA_PARAMETER | \ + BIT_R_EN_NDPA_INT | BIT_DIS_NDP_BFEN) +#define CSI_RATE_MAP 0x55 + +static void +cfg_mu_bfee_88xx(struct halmac_adapter *adapter, + struct halmac_cfg_mumimo_para *param); + +static void +cfg_mu_bfer_88xx(struct halmac_adapter *adapter, + struct halmac_cfg_mumimo_para *param); + +static enum halmac_cmd_construct_state +fw_snding_cmd_cnstr_state_88xx(struct halmac_adapter *adapter); + +static enum halmac_ret_status +cnv_fw_snding_state_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_construct_state dest_state); + +static u8 +snding_pkt_chk_88xx(struct halmac_adapter *adapter, u8 *pkt); + +/** + * cfg_txbf_88xx() - enable/disable specific user's txbf + * @adapter : the adapter of halmac + * @userid : su bfee userid = 0 or 1 to apply TXBF + * @bw : the sounding bandwidth + * @txbf_en : 0: disable TXBF, 1: enable TXBF + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_txbf_88xx(struct halmac_adapter *adapter, u8 userid, enum halmac_bw bw, + u8 txbf_en) +{ + u16 tmp42c = 0; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (txbf_en) { + switch (bw) { + case HALMAC_BW_80: + tmp42c |= BIT_R_TXBF0_80M; + /* fall through */ + case HALMAC_BW_40: + tmp42c |= BIT_R_TXBF0_40M; + /* fall through */ + case HALMAC_BW_20: + tmp42c |= BIT_R_TXBF0_20M; + break; + default: + return HALMAC_RET_INVALID_SOUNDING_SETTING; + } + } + + switch (userid) { + case 0: + tmp42c |= HALMAC_REG_R16(REG_TXBF_CTRL) & + ~(BIT_R_TXBF0_20M | BIT_R_TXBF0_40M | BIT_R_TXBF0_80M); + HALMAC_REG_W16(REG_TXBF_CTRL, tmp42c); + break; + case 1: + tmp42c |= HALMAC_REG_R16(REG_TXBF_CTRL + 2) & + ~(BIT_R_TXBF0_20M | BIT_R_TXBF0_40M | BIT_R_TXBF0_80M); + HALMAC_REG_W16(REG_TXBF_CTRL + 2, tmp42c); + break; + default: + return HALMAC_RET_INVALID_SOUNDING_SETTING; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_mumimo_88xx() -config mumimo + * @adapter : the adapter of halmac + * @param : parameters to configure MU PPDU Tx/Rx + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_mumimo_88xx(struct halmac_adapter *adapter, + struct halmac_cfg_mumimo_para *param) +{ + if (param->role == HAL_BFEE) + cfg_mu_bfee_88xx(adapter, param); + else + cfg_mu_bfer_88xx(adapter, param); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +static void +cfg_mu_bfee_88xx(struct halmac_adapter *adapter, + struct halmac_cfg_mumimo_para *param) +{ + u8 mu_tbl_sel; + u8 tmp14c0; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + tmp14c0 = HALMAC_REG_R8(REG_MU_TX_CTL) & ~BIT_MASK_R_MU_TABLE_VALID; + HALMAC_REG_W8(REG_MU_TX_CTL, (tmp14c0 | BIT(0) | BIT(1)) & ~(BIT(7))); + + /*config GID valid table and user position table*/ + mu_tbl_sel = HALMAC_REG_R8(REG_MU_TX_CTL + 1) & 0xF8; + + HALMAC_REG_W8(REG_MU_TX_CTL + 1, mu_tbl_sel); + HALMAC_REG_W32(REG_MU_STA_GID_VLD, param->given_gid_tab[0]); + HALMAC_REG_W32(REG_MU_STA_USER_POS_INFO, param->given_user_pos[0]); + HALMAC_REG_W32(REG_MU_STA_USER_POS_INFO + 4, param->given_user_pos[1]); + + HALMAC_REG_W8(REG_MU_TX_CTL + 1, mu_tbl_sel | 1); + HALMAC_REG_W32(REG_MU_STA_GID_VLD, param->given_gid_tab[1]); + HALMAC_REG_W32(REG_MU_STA_USER_POS_INFO, param->given_user_pos[2]); + HALMAC_REG_W32(REG_MU_STA_USER_POS_INFO + 4, param->given_user_pos[3]); +} + +static void +cfg_mu_bfer_88xx(struct halmac_adapter *adapter, + struct halmac_cfg_mumimo_para *param) +{ + u8 i; + u8 idx; + u8 id0; + u8 id1; + u8 gid; + u8 mu_tbl_sel; + u8 mu_tbl_valid = 0; + u32 gid_valid[6] = {0}; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (param->mu_tx_en == 0) { + HALMAC_REG_W8(REG_MU_TX_CTL, + HALMAC_REG_R8(REG_MU_TX_CTL) & ~(BIT(7))); + return; + } + + for (idx = 0; idx < 15; idx++) { + if (idx < 5) { + /*grouping_bitmap bit0~4, MU_STA0 with MUSTA1~5*/ + id0 = 0; + id1 = (u8)(idx + 1); + } else if (idx < 9) { + /*grouping_bitmap bit5~8, MU_STA1 with MUSTA2~5*/ + id0 = 1; + id1 = (u8)(idx - 3); + } else if (idx < 12) { + /*grouping_bitmap bit9~11, MU_STA2 with MUSTA3~5*/ + id0 = 2; + id1 = (u8)(idx - 6); + } else if (idx < 14) { + /*grouping_bitmap bit12~13, MU_STA3 with MUSTA4~5*/ + id0 = 3; + id1 = (u8)(idx - 8); + } else { + /*grouping_bitmap bit14, MU_STA4 with MUSTA5*/ + id0 = 4; + id1 = (u8)(idx - 9); + } + if (param->grouping_bitmap & BIT(idx)) { + /*Pair 1*/ + gid = (idx << 1) + 1; + gid_valid[id0] |= (BIT(gid)); + gid_valid[id1] |= (BIT(gid)); + /*Pair 2*/ + gid += 1; + gid_valid[id0] |= (BIT(gid)); + gid_valid[id1] |= (BIT(gid)); + } else { + /*Pair 1*/ + gid = (idx << 1) + 1; + gid_valid[id0] &= ~(BIT(gid)); + gid_valid[id1] &= ~(BIT(gid)); + /*Pair 2*/ + gid += 1; + gid_valid[id0] &= ~(BIT(gid)); + gid_valid[id1] &= ~(BIT(gid)); + } + } + + /*set MU STA GID valid TABLE*/ + mu_tbl_sel = HALMAC_REG_R8(REG_MU_TX_CTL + 1) & 0xF8; + for (idx = 0; idx < 6; idx++) { + HALMAC_REG_W8(REG_MU_TX_CTL + 1, idx | mu_tbl_sel); + HALMAC_REG_W32(REG_MU_STA_GID_VLD, gid_valid[idx]); + } + + /*To validate the sounding successful MU STA and enable MU TX*/ + for (i = 0; i < 6; i++) { + if (param->sounding_sts[i] == 1) + mu_tbl_valid |= BIT(i); + } + HALMAC_REG_W8(REG_MU_TX_CTL, mu_tbl_valid | BIT(7)); +} + +/** + * cfg_sounding_88xx() - configure general sounding + * @adapter : the adapter of halmac + * @role : driver's role, BFer or BFee + * @rate : set ndpa tx rate if driver is BFer, + * or set csi response rate if driver is BFee + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_sounding_88xx(struct halmac_adapter *adapter, enum halmac_snd_role role, + enum halmac_data_rate rate) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u32 tmp6dc = 0; + u8 csi_rsc = 0x0; + + /*use ndpa rx rate to decide csi rate*/ + tmp6dc = HALMAC_REG_R32(REG_BBPSF_CTRL) | BIT_WMAC_USE_NDPARATE + | (csi_rsc << 13); + + switch (role) { + case HAL_BFER: + HALMAC_REG_W32_SET(REG_TXBF_CTRL, TXBF_CTRL_CFG); + HALMAC_REG_W8(REG_NDPA_RATE, rate); + HALMAC_REG_W8(REG_SND_PTCL_CTRL + 1, 0x2 | BIT(7)); + HALMAC_REG_W8(REG_SND_PTCL_CTRL + 2, 0x2); + break; + case HAL_BFEE: + HALMAC_REG_W8(REG_SND_PTCL_CTRL, 0xDB); + HALMAC_REG_W8(REG_SND_PTCL_CTRL + 3, 0x3A); + HALMAC_REG_W8_CLR(REG_RXFLTMAP1, BIT(4)); + HALMAC_REG_W8_CLR(REG_RXFLTMAP4, BIT(4)); + #if (HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + if (adapter->chip_id == HALMAC_CHIP_ID_8822C) + HALMAC_REG_W32(REG_CSI_RRSR, + BIT_CSI_RRSC_BITMAP(CSI_RATE_MAP) | + BIT_OFDM_LEN_TH(0)); + else if (adapter->chip_id == HALMAC_CHIP_ID_8812F) + HALMAC_REG_W32(REG_CSI_RRSR, + BIT_CSI_RRSC_BITMAP(CSI_RATE_MAP) | + BIT_OFDM_LEN_TH(3)); + #endif + break; + default: + return HALMAC_RET_INVALID_SOUNDING_SETTING; + } + + /*AP mode set tx gid to 63*/ + /*STA mode set tx gid to 0*/ + if (BIT_GET_NETYPE0(HALMAC_REG_R32(REG_CR)) == 0x3) + HALMAC_REG_W32(REG_BBPSF_CTRL, tmp6dc | BIT(12)); + else + HALMAC_REG_W32(REG_BBPSF_CTRL, tmp6dc & ~(BIT(12))); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * del_sounding_88xx() - reset general sounding + * @adapter : the adapter of halmac + * @role : driver's role, BFer or BFee + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +del_sounding_88xx(struct halmac_adapter *adapter, enum halmac_snd_role role) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + switch (role) { + case HAL_BFER: + HALMAC_REG_W8(REG_TXBF_CTRL + 3, 0); + break; + case HAL_BFEE: + HALMAC_REG_W8(REG_SND_PTCL_CTRL, 0); + break; + default: + return HALMAC_RET_INVALID_SOUNDING_SETTING; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * su_bfee_entry_init_88xx() - config SU beamformee's registers + * @adapter : the adapter of halmac + * @userid : SU bfee userid = 0 or 1 to be added + * @paid : partial AID of this bfee + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +su_bfee_entry_init_88xx(struct halmac_adapter *adapter, u8 userid, u16 paid) +{ + u16 tmp42c = 0; + u16 tmp168x = 0; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + switch (userid) { + case 0: + tmp42c = HALMAC_REG_R16(REG_TXBF_CTRL) & + ~(BIT_MASK_R_TXBF0_AID | BIT_R_TXBF0_20M | + BIT_R_TXBF0_40M | BIT_R_TXBF0_80M); + HALMAC_REG_W16(REG_TXBF_CTRL, tmp42c | paid); + HALMAC_REG_W16(REG_ASSOCIATED_BFMEE_SEL, paid); + #if HALMAC_8822C_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8822C) + HALMAC_REG_W16(REG_ASSOCIATED_BFMEE_SEL, paid | BIT(9)); + #endif + break; + case 1: + tmp42c = HALMAC_REG_R16(REG_TXBF_CTRL + 2) & + ~(BIT_MASK_R_TXBF1_AID | BIT_R_TXBF0_20M | + BIT_R_TXBF0_40M | BIT_R_TXBF0_80M); + HALMAC_REG_W16(REG_TXBF_CTRL + 2, tmp42c | paid); + HALMAC_REG_W16(REG_ASSOCIATED_BFMEE_SEL + 2, paid | BIT(9)); + break; + case 2: + tmp168x = HALMAC_REG_R16(REG_WMAC_ASSOCIATED_MU_BFMEE2); + tmp168x = BIT_CLEAR_WMAC_MU_BFEE2_AID(tmp168x); + tmp168x |= (paid | BIT(9)); + HALMAC_REG_W16(REG_WMAC_ASSOCIATED_MU_BFMEE2, tmp168x); + break; + case 3: + tmp168x = HALMAC_REG_R16(REG_WMAC_ASSOCIATED_MU_BFMEE3); + tmp168x = BIT_CLEAR_WMAC_MU_BFEE3_AID(tmp168x); + tmp168x |= (paid | BIT(9)); + HALMAC_REG_W16(REG_WMAC_ASSOCIATED_MU_BFMEE3, tmp168x); + break; + case 4: + tmp168x = HALMAC_REG_R16(REG_WMAC_ASSOCIATED_MU_BFMEE4); + tmp168x = BIT_CLEAR_WMAC_MU_BFEE4_AID(tmp168x); + tmp168x |= (paid | BIT(9)); + HALMAC_REG_W16(REG_WMAC_ASSOCIATED_MU_BFMEE4, tmp168x); + break; + case 5: + tmp168x = HALMAC_REG_R16(REG_WMAC_ASSOCIATED_MU_BFMEE5); + tmp168x = BIT_CLEAR_WMAC_MU_BFEE5_AID(tmp168x); + tmp168x |= (paid | BIT(9)); + HALMAC_REG_W16(REG_WMAC_ASSOCIATED_MU_BFMEE5, tmp168x); + break; + default: + return HALMAC_RET_INVALID_SOUNDING_SETTING; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * su_bfee_entry_init_88xx() - config SU beamformer's registers + * @adapter : the adapter of halmac + * @param : parameters to configure SU BFER entry + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +su_bfer_entry_init_88xx(struct halmac_adapter *adapter, + struct halmac_su_bfer_init_para *param) +{ + u16 mac_addr_h; + u32 mac_addr_l; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + mac_addr_l = rtk_le32_to_cpu(param->bfer_address.addr_l_h.low); + mac_addr_h = rtk_le16_to_cpu(param->bfer_address.addr_l_h.high); + + switch (param->userid) { + case 0: + HALMAC_REG_W32(REG_ASSOCIATED_BFMER0_INFO, mac_addr_l); + HALMAC_REG_W16(REG_ASSOCIATED_BFMER0_INFO + 4, mac_addr_h); + HALMAC_REG_W16(REG_ASSOCIATED_BFMER0_INFO + 6, param->paid); + HALMAC_REG_W16(REG_TX_CSI_RPT_PARAM_BW20, param->csi_para); + break; + case 1: + HALMAC_REG_W32(REG_ASSOCIATED_BFMER1_INFO, mac_addr_l); + HALMAC_REG_W16(REG_ASSOCIATED_BFMER1_INFO + 4, mac_addr_h); + HALMAC_REG_W16(REG_ASSOCIATED_BFMER1_INFO + 6, param->paid); + HALMAC_REG_W16(REG_TX_CSI_RPT_PARAM_BW20 + 2, param->csi_para); + break; + default: + return HALMAC_RET_INVALID_SOUNDING_SETTING; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * mu_bfee_entry_init_88xx() - config MU beamformee's registers + * @adapter : the adapter of halmac + * @param : parameters to configure MU BFEE entry + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +mu_bfee_entry_init_88xx(struct halmac_adapter *adapter, + struct halmac_mu_bfee_init_para *param) +{ + u16 tmp168x = 0; + u16 tmp14c0; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + tmp168x |= param->paid | BIT(9); + HALMAC_REG_W16((0x1680 + param->userid * 2), tmp168x); + + tmp14c0 = HALMAC_REG_R16(REG_MU_TX_CTL) & ~(BIT(8) | BIT(9) | BIT(10)); + HALMAC_REG_W16(REG_MU_TX_CTL, tmp14c0 | ((param->userid - 2) << 8)); + HALMAC_REG_W32(REG_MU_STA_GID_VLD, 0); + HALMAC_REG_W32(REG_MU_STA_USER_POS_INFO, param->user_position_l); + HALMAC_REG_W32(REG_MU_STA_USER_POS_INFO + 4, param->user_position_h); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * mu_bfer_entry_init_88xx() - config MU beamformer's registers + * @adapter : the adapter of halmac + * @param : parameters to configure MU BFER entry + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +mu_bfer_entry_init_88xx(struct halmac_adapter *adapter, + struct halmac_mu_bfer_init_para *param) +{ + u16 tmp1680 = 0; + u16 mac_addr_h; + u32 mac_addr_l; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + mac_addr_l = rtk_le32_to_cpu(param->bfer_address.addr_l_h.low); + mac_addr_h = rtk_le16_to_cpu(param->bfer_address.addr_l_h.high); + + HALMAC_REG_W32(REG_ASSOCIATED_BFMER0_INFO, mac_addr_l); + HALMAC_REG_W16(REG_ASSOCIATED_BFMER0_INFO + 4, mac_addr_h); + HALMAC_REG_W16(REG_ASSOCIATED_BFMER0_INFO + 6, param->paid); + HALMAC_REG_W16(REG_TX_CSI_RPT_PARAM_BW20, param->csi_para); + + tmp1680 = HALMAC_REG_R16(0x1680) & 0xC000; + tmp1680 |= param->my_aid | (param->csi_length_sel << 12); + HALMAC_REG_W16(0x1680, tmp1680); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * su_bfee_entry_del_88xx() - reset SU beamformee's registers + * @adapter : the adapter of halmac + * @userid : the SU BFee userid to be deleted + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +su_bfee_entry_del_88xx(struct halmac_adapter *adapter, u8 userid) +{ + u16 value16; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + switch (userid) { + case 0: + value16 = HALMAC_REG_R16(REG_TXBF_CTRL); + value16 &= ~(BIT_MASK_R_TXBF0_AID | BIT_R_TXBF0_20M | + BIT_R_TXBF0_40M | BIT_R_TXBF0_80M); + HALMAC_REG_W16(REG_TXBF_CTRL, value16); + HALMAC_REG_W16(REG_ASSOCIATED_BFMEE_SEL, 0); + break; + case 1: + value16 = HALMAC_REG_R16(REG_TXBF_CTRL + 2); + value16 &= ~(BIT_MASK_R_TXBF1_AID | BIT_R_TXBF0_20M | + BIT_R_TXBF0_40M | BIT_R_TXBF0_80M); + HALMAC_REG_W16(REG_TXBF_CTRL + 2, value16); + HALMAC_REG_W16(REG_ASSOCIATED_BFMEE_SEL + 2, 0); + break; + case 2: + HALMAC_REG_W16(REG_WMAC_ASSOCIATED_MU_BFMEE2, 0); + break; + case 3: + HALMAC_REG_W16(REG_WMAC_ASSOCIATED_MU_BFMEE3, 0); + break; + case 4: + HALMAC_REG_W16(REG_WMAC_ASSOCIATED_MU_BFMEE4, 0); + break; + case 5: + HALMAC_REG_W16(REG_WMAC_ASSOCIATED_MU_BFMEE5, 0); + break; + default: + return HALMAC_RET_INVALID_SOUNDING_SETTING; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * su_bfee_entry_del_88xx() - reset SU beamformer's registers + * @adapter : the adapter of halmac + * @userid : the SU BFer userid to be deleted + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +su_bfer_entry_del_88xx(struct halmac_adapter *adapter, u8 userid) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + switch (userid) { + case 0: + HALMAC_REG_W32(REG_ASSOCIATED_BFMER0_INFO, 0); + HALMAC_REG_W32(REG_ASSOCIATED_BFMER0_INFO + 4, 0); + break; + case 1: + HALMAC_REG_W32(REG_ASSOCIATED_BFMER1_INFO, 0); + HALMAC_REG_W32(REG_ASSOCIATED_BFMER1_INFO + 4, 0); + break; + default: + return HALMAC_RET_INVALID_SOUNDING_SETTING; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * mu_bfee_entry_del_88xx() - reset MU beamformee's registers + * @adapter : the adapter of halmac + * @userid : the MU STA userid to be deleted + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +mu_bfee_entry_del_88xx(struct halmac_adapter *adapter, u8 userid) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + HALMAC_REG_W16(0x1680 + userid * 2, 0); + HALMAC_REG_W8_CLR(REG_MU_TX_CTL, BIT(userid - 2)); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * mu_bfer_entry_del_88xx() -reset MU beamformer's registers + * @adapter : the adapter of halmac + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +mu_bfer_entry_del_88xx(struct halmac_adapter *adapter) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + HALMAC_REG_W32(REG_ASSOCIATED_BFMER0_INFO, 0); + HALMAC_REG_W32(REG_ASSOCIATED_BFMER0_INFO + 4, 0); + HALMAC_REG_W16(0x1680, 0); + HALMAC_REG_W8(REG_MU_TX_CTL, 0); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_csi_rate_88xx() - config CSI frame Tx rate + * @adapter : the adapter of halmac + * @rssi : rssi in decimal value + * @cur_rate : current CSI frame rate + * @fixrate_en : enable to fix CSI frame in VHT rate, otherwise legacy OFDM rate + * @new_rate : API returns the final CSI frame rate + * Author : chunchu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_csi_rate_88xx(struct halmac_adapter *adapter, u8 rssi, u8 cur_rate, + u8 fixrate_en, u8 *new_rate, u8 *bmp_ofdm54) +{ + u32 csi_cfg; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + *bmp_ofdm54 = 0xFF; + +#if HALMAC_8821C_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8821C && fixrate_en) { + csi_cfg = HALMAC_REG_R32(REG_BBPSF_CTRL) & ~BITS_WMAC_CSI_RATE; + HALMAC_REG_W32(REG_BBPSF_CTRL, + csi_cfg | BIT_CSI_FORCE_RATE_EN | + BIT_CSI_RSC(1) | + BIT_WMAC_CSI_RATE(HALMAC_VHT_NSS1_MCS3)); + *new_rate = HALMAC_VHT_NSS1_MCS3; + return HALMAC_RET_SUCCESS; + } + csi_cfg = HALMAC_REG_R32(REG_BBPSF_CTRL) & ~BITS_WMAC_CSI_RATE & + ~BIT_CSI_FORCE_RATE_EN; +#else + csi_cfg = HALMAC_REG_R32(REG_BBPSF_CTRL) & ~BITS_WMAC_CSI_RATE; +#endif + +#if (HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + if (adapter->chip_id == HALMAC_CHIP_ID_8822C || + adapter->chip_id == HALMAC_CHIP_ID_8812F) + HALMAC_REG_W32_SET(REG_BBPSF_CTRL, BIT(15)); +#endif + + if (rssi >= 40) { + if (cur_rate != HALMAC_OFDM54) { + csi_cfg |= BIT_WMAC_CSI_RATE(HALMAC_OFDM54); + HALMAC_REG_W32(REG_BBPSF_CTRL, csi_cfg); + *bmp_ofdm54 = 1; + } + *new_rate = HALMAC_OFDM54; + } else { + if (cur_rate != HALMAC_OFDM24) { + csi_cfg |= BIT_WMAC_CSI_RATE(HALMAC_OFDM24); + HALMAC_REG_W32(REG_BBPSF_CTRL, csi_cfg); + *bmp_ofdm54 = 0; + } + *new_rate = HALMAC_OFDM24; + } + + return HALMAC_RET_SUCCESS; +} + +/** + * fw_snding_88xx() - fw sounding control + * @adapter : the adapter of halmac + * @su_info : + * su0_en : enable/disable fw sounding + * su0_ndpa_pkt : ndpa pkt, shall include txdesc + * su0_pkt_sz : ndpa pkt size, shall include txdesc + * @mu_info : currently not in use, input NULL is acceptable + * @period : sounding period, unit is 5ms + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +fw_snding_88xx(struct halmac_adapter *adapter, + struct halmac_su_snding_info *su_info, + struct halmac_mu_snding_info *mu_info, u8 period) +{ + u8 h2c_buf[H2C_PKT_SIZE_88XX] = { 0 }; + u16 seq_num; + u16 snding_info_addr; + struct halmac_h2c_header_info hdr_info; + enum halmac_cmd_process_status *proc_status; + enum halmac_ret_status status; + + proc_status = &adapter->halmac_state.fw_snding_state.proc_status; + + if (adapter->chip_id == HALMAC_CHIP_ID_8821C) + return HALMAC_RET_NOT_SUPPORT; + + if (halmac_fw_validate(adapter) != HALMAC_RET_SUCCESS) + return HALMAC_RET_NO_DLFW; + + if (adapter->fw_ver.h2c_version < 9) + return HALMAC_RET_FW_NO_SUPPORT; + + if (*proc_status == HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_TRACE("[TRACE]Wait event(snd)\n"); + return HALMAC_RET_BUSY_STATE; + } + + if (su_info->su0_en == 1) { + if (!su_info->su0_ndpa_pkt) + return HALMAC_RET_NULL_POINTER; + + if (su_info->su0_pkt_sz > (u32)SU0_SNDING_PKT_RSVDPG_SIZE - + adapter->hw_cfg_info.txdesc_size) + return HALMAC_RET_DATA_SIZE_INCORRECT; + + if (!snding_pkt_chk_88xx(adapter, su_info->su0_ndpa_pkt)) + return HALMAC_RET_TXDESC_SET_FAIL; + + if (fw_snding_cmd_cnstr_state_88xx(adapter) != + HALMAC_CMD_CNSTR_IDLE) { + PLTFM_MSG_ERR("[ERR]Not idle(snd)\n"); + return HALMAC_RET_ERROR_STATE; + } + + snding_info_addr = adapter->txff_alloc.rsvd_h2c_sta_info_addr + + SU0_SNDING_PKT_OFFSET; + status = dl_rsvd_page_88xx(adapter, snding_info_addr, + su_info->su0_ndpa_pkt, + su_info->su0_pkt_sz); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]dl rsvd page\n"); + return status; + } + + FW_SNDING_SET_SU0(h2c_buf, 1); + FW_SNDING_SET_PERIOD(h2c_buf, period); + FW_SNDING_SET_NDPA0_HEAD_PG(h2c_buf, snding_info_addr - + adapter->txff_alloc.rsvd_boundary); + } else { + if (fw_snding_cmd_cnstr_state_88xx(adapter) != + HALMAC_CMD_CNSTR_BUSY) { + PLTFM_MSG_ERR("[ERR]Not snd(snd)\n"); + return HALMAC_RET_ERROR_STATE; + } + FW_SNDING_SET_SU0(h2c_buf, 0); + } + + *proc_status = HALMAC_CMD_PROCESS_SENDING; + + hdr_info.sub_cmd_id = SUB_CMD_ID_FW_SNDING; + hdr_info.content_size = 8; + hdr_info.ack = 1; + set_h2c_pkt_hdr_88xx(adapter, h2c_buf, &hdr_info, &seq_num); + adapter->halmac_state.fw_snding_state.seq_num = seq_num; + + status = send_h2c_pkt_88xx(adapter, h2c_buf); + if (status != HALMAC_RET_SUCCESS) { + PLTFM_MSG_ERR("[ERR]send h2c\n"); + reset_ofld_feature_88xx(adapter, HALMAC_FEATURE_FW_SNDING); + return status; + } + + if (cnv_fw_snding_state_88xx(adapter, su_info->su0_en == 1 ? + HALMAC_CMD_CNSTR_BUSY : + HALMAC_CMD_CNSTR_IDLE) + != HALMAC_RET_SUCCESS) + return HALMAC_RET_ERROR_STATE; + + return HALMAC_RET_SUCCESS; +} + +static u8 +snding_pkt_chk_88xx(struct halmac_adapter *adapter, u8 *pkt) +{ + u8 data_rate; + + if (GET_TX_DESC_NDPA(pkt) == 0) { + PLTFM_MSG_ERR("[ERR]txdesc ndpa = 0\n"); + return 0; + } + + data_rate = (u8)GET_TX_DESC_DATARATE(pkt); + if (!(data_rate >= HALMAC_VHT_NSS2_MCS0 && + data_rate <= HALMAC_VHT_NSS2_MCS9)) { + if (!(data_rate >= HALMAC_MCS8 && data_rate <= HALMAC_MCS15)) { + PLTFM_MSG_ERR("[ERR]txdesc rate\n"); + return 0; + } + } + + if (GET_TX_DESC_NAVUSEHDR(pkt) == 0) { + PLTFM_MSG_ERR("[ERR]txdesc navusehdr = 0\n"); + return 0; + } + + if (GET_TX_DESC_USE_RATE(pkt) == 0) { + PLTFM_MSG_ERR("[ERR]txdesc userate = 0\n"); + return 0; + } + + return 1; +} + +static enum halmac_cmd_construct_state +fw_snding_cmd_cnstr_state_88xx(struct halmac_adapter *adapter) +{ + return adapter->halmac_state.fw_snding_state.cmd_cnstr_state; +} + +enum halmac_ret_status +get_h2c_ack_fw_snding_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + u8 seq_num = 0; + u8 fw_rc; + struct halmac_fw_snding_state *state; + enum halmac_cmd_process_status proc_status; + + state = &adapter->halmac_state.fw_snding_state; + + seq_num = (u8)H2C_ACK_HDR_GET_H2C_SEQ(buf); + PLTFM_MSG_TRACE("[TRACE]Seq num:h2c->%d c2h->%d\n", + state->seq_num, seq_num); + if (seq_num != state->seq_num) { + PLTFM_MSG_ERR("[ERR]Seq num mismatch:h2c->%d c2h->%d\n", + state->seq_num, seq_num); + return HALMAC_RET_SUCCESS; + } + + if (state->proc_status != HALMAC_CMD_PROCESS_SENDING) { + PLTFM_MSG_ERR("[ERR]not sending(snd)\n"); + return HALMAC_RET_SUCCESS; + } + + fw_rc = (u8)H2C_ACK_HDR_GET_H2C_RETURN_CODE(buf); + state->fw_rc = fw_rc; + + if ((enum halmac_h2c_return_code)fw_rc == HALMAC_H2C_RETURN_SUCCESS) { + proc_status = HALMAC_CMD_PROCESS_DONE; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_FW_SNDING, proc_status, + NULL, 0); + } else { + proc_status = HALMAC_CMD_PROCESS_ERROR; + state->proc_status = proc_status; + PLTFM_EVENT_SIG(HALMAC_FEATURE_FW_SNDING, proc_status, + &fw_rc, 1); + } + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +get_fw_snding_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status) +{ + *proc_status = adapter->halmac_state.fw_snding_state.proc_status; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +cnv_fw_snding_state_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_construct_state dest_state) +{ + struct halmac_fw_snding_state *state; + + state = &adapter->halmac_state.fw_snding_state; + + if (state->cmd_cnstr_state != HALMAC_CMD_CNSTR_IDLE && + state->cmd_cnstr_state != HALMAC_CMD_CNSTR_BUSY) + return HALMAC_RET_ERROR_STATE; + + if (dest_state == HALMAC_CMD_CNSTR_IDLE) { + if (state->cmd_cnstr_state == HALMAC_CMD_CNSTR_IDLE) + return HALMAC_RET_ERROR_STATE; + } else if (dest_state == HALMAC_CMD_CNSTR_BUSY) { + if (state->cmd_cnstr_state == HALMAC_CMD_CNSTR_BUSY) + return HALMAC_RET_ERROR_STATE; + } + + state->cmd_cnstr_state = dest_state; + + return HALMAC_RET_SUCCESS; +} +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_mimo_88xx.h b/hal/halmac/halmac_88xx/halmac_mimo_88xx.h new file mode 100644 index 0000000..5b66b10 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_mimo_88xx.h @@ -0,0 +1,83 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_MIMO_88XX_H_ +#define _HALMAC_MIMO_88XX_H_ + +#include "../halmac_api.h" + +#if HALMAC_88XX_SUPPORT + +enum halmac_ret_status +cfg_txbf_88xx(struct halmac_adapter *adapter, u8 userid, enum halmac_bw bw, + u8 txbf_en); + +enum halmac_ret_status +cfg_mumimo_88xx(struct halmac_adapter *adapter, + struct halmac_cfg_mumimo_para *param); + +enum halmac_ret_status +cfg_sounding_88xx(struct halmac_adapter *adapter, enum halmac_snd_role role, + enum halmac_data_rate rate); + +enum halmac_ret_status +del_sounding_88xx(struct halmac_adapter *adapter, enum halmac_snd_role role); + +enum halmac_ret_status +su_bfee_entry_init_88xx(struct halmac_adapter *adapter, u8 userid, u16 paid); + +enum halmac_ret_status +su_bfer_entry_init_88xx(struct halmac_adapter *adapter, + struct halmac_su_bfer_init_para *param); + +enum halmac_ret_status +mu_bfee_entry_init_88xx(struct halmac_adapter *adapter, + struct halmac_mu_bfee_init_para *param); + +enum halmac_ret_status +mu_bfer_entry_init_88xx(struct halmac_adapter *adapter, + struct halmac_mu_bfer_init_para *param); + +enum halmac_ret_status +su_bfee_entry_del_88xx(struct halmac_adapter *adapter, u8 userid); + +enum halmac_ret_status +su_bfer_entry_del_88xx(struct halmac_adapter *adapter, u8 userid); + +enum halmac_ret_status +mu_bfee_entry_del_88xx(struct halmac_adapter *adapter, u8 userid); + +enum halmac_ret_status +mu_bfer_entry_del_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +cfg_csi_rate_88xx(struct halmac_adapter *adapter, u8 rssi, u8 cur_rate, + u8 fixrate_en, u8 *new_rate, u8 *bmp_ofdm54); + +enum halmac_ret_status +fw_snding_88xx(struct halmac_adapter *adapter, + struct halmac_su_snding_info *su_info, + struct halmac_mu_snding_info *mu_info, u8 period); + +enum halmac_ret_status +get_h2c_ack_fw_snding_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +enum halmac_ret_status +get_fw_snding_status_88xx(struct halmac_adapter *adapter, + enum halmac_cmd_process_status *proc_status); + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_MIMO_88XX_H_ */ diff --git a/hal/halmac/halmac_88xx/halmac_usb_88xx.c b/hal/halmac/halmac_88xx/halmac_usb_88xx.c new file mode 100644 index 0000000..f87ad99 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_usb_88xx.c @@ -0,0 +1,540 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_usb_88xx.h" + +#if (HALMAC_88XX_SUPPORT && HALMAC_USB_SUPPORT) + +enum usb_burst_size { + USB_BURST_SIZE_3_0 = 0x0, + USB_BURST_SIZE_2_0_HS = 0x1, + USB_BURST_SIZE_2_0_FS = 0x2, + USB_BURST_SIZE_2_0_OTHERS = 0x3, + USB_BURST_SIZE_UNDEFINE = 0x7F, +}; + +#define USB_PHY_PAGE0 0x9B +#define USB_PHY_PAGE1 0xBB + +/** + * init_usb_cfg_88xx() - init USB + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +init_usb_cfg_88xx(struct halmac_adapter *adapter) +{ + u8 value8 = 0; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + value8 |= (BIT_DMA_MODE | (0x3 << BIT_SHIFT_BURST_CNT)); + + if (HALMAC_REG_R8(REG_SYS_CFG2 + 3) == 0x20) { + /* usb3.0 */ + value8 |= (USB_BURST_SIZE_3_0 << BIT_SHIFT_BURST_SIZE); + } else { + if ((HALMAC_REG_R8(REG_USB_USBSTAT) & 0x3) == 0x1)/* usb2.0 */ + value8 |= USB_BURST_SIZE_2_0_HS << BIT_SHIFT_BURST_SIZE; + else /* usb1.1 */ + value8 |= USB_BURST_SIZE_2_0_FS << BIT_SHIFT_BURST_SIZE; + } + + HALMAC_REG_W8(REG_RXDMA_MODE, value8); + HALMAC_REG_W16_SET(REG_TXDMA_OFFSET_CHK, BIT_DROP_DATA_EN); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * deinit_usb_cfg_88xx() - deinit USB + * @adapter : the adapter of halmac + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +deinit_usb_cfg_88xx(struct halmac_adapter *adapter) +{ + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_usb_rx_agg_88xx() - config rx aggregation + * @adapter : the adapter of halmac + * @halmac_rx_agg_mode + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_usb_rx_agg_88xx(struct halmac_adapter *adapter, + struct halmac_rxagg_cfg *cfg) +{ + u8 dma_usb_agg; + u8 size; + u8 timeout; + u8 agg_enable; + u32 value32; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + dma_usb_agg = HALMAC_REG_R8(REG_RXDMA_AGG_PG_TH + 3); + agg_enable = HALMAC_REG_R8(REG_TXDMA_PQ_MAP); + + switch (cfg->mode) { + case HALMAC_RX_AGG_MODE_NONE: + agg_enable &= ~BIT_RXDMA_AGG_EN; + break; + case HALMAC_RX_AGG_MODE_DMA: + agg_enable |= BIT_RXDMA_AGG_EN; + dma_usb_agg |= BIT(7); + break; + + case HALMAC_RX_AGG_MODE_USB: + agg_enable |= BIT_RXDMA_AGG_EN; + dma_usb_agg &= ~BIT(7); + break; + default: + PLTFM_MSG_ERR("[ERR]unsupported mode\n"); + agg_enable &= ~BIT_RXDMA_AGG_EN; + break; + } + + if (cfg->threshold.drv_define == 0) { + if (HALMAC_REG_R8(REG_SYS_CFG2 + 3) == 0x20) { + /* usb3.0 */ + size = 0x5; + timeout = 0xA; + } else { + /* usb2.0 */ + size = 0x5; + timeout = 0x20; + } + } else { + size = cfg->threshold.size; + timeout = cfg->threshold.timeout; + } + + value32 = HALMAC_REG_R32(REG_RXDMA_AGG_PG_TH); + if (cfg->threshold.size_limit_en == 0) + HALMAC_REG_W32(REG_RXDMA_AGG_PG_TH, value32 & ~BIT_EN_PRE_CALC); + else + HALMAC_REG_W32(REG_RXDMA_AGG_PG_TH, value32 | BIT_EN_PRE_CALC); + + HALMAC_REG_W8(REG_TXDMA_PQ_MAP, agg_enable); + HALMAC_REG_W8(REG_RXDMA_AGG_PG_TH + 3, dma_usb_agg); + HALMAC_REG_W16(REG_RXDMA_AGG_PG_TH, + (u16)(size | (timeout << BIT_SHIFT_DMA_AGG_TO_V1))); + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * reg_r8_usb_88xx() - read 1byte register + * @adapter : the adapter of halmac + * @offset : register offset + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +u8 +reg_r8_usb_88xx(struct halmac_adapter *adapter, u32 offset) +{ + return PLTFM_REG_R8(offset); +} + +/** + * reg_w8_usb_88xx() - write 1byte register + * @adapter : the adapter of halmac + * @offset : register offset + * @value : register value + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +reg_w8_usb_88xx(struct halmac_adapter *adapter, u32 offset, u8 value) +{ + PLTFM_REG_W8(offset, value); + + return HALMAC_RET_SUCCESS; +} + +/** + * reg_r16_usb_88xx() - read 2byte register + * @adapter : the adapter of halmac + * @offset : register offset + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +u16 +reg_r16_usb_88xx(struct halmac_adapter *adapter, u32 offset) +{ + return PLTFM_REG_R16(offset); +} + +/** + * reg_w16_usb_88xx() - write 2byte register + * @adapter : the adapter of halmac + * @offset : register offset + * @value : register value + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +reg_w16_usb_88xx(struct halmac_adapter *adapter, u32 offset, u16 value) +{ + PLTFM_REG_W16(offset, value); + + return HALMAC_RET_SUCCESS; +} + +/** + * reg_r32_usb_88xx() - read 4byte register + * @adapter : the adapter of halmac + * @offset : register offset + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +u32 +reg_r32_usb_88xx(struct halmac_adapter *adapter, u32 offset) +{ + return PLTFM_REG_R32(offset); +} + +/** + * reg_w32_usb_88xx() - write 4byte register + * @adapter : the adapter of halmac + * @offset : register offset + * @value : register value + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +reg_w32_usb_88xx(struct halmac_adapter *adapter, u32 offset, u32 value) +{ + PLTFM_REG_W32(offset, value); + + return HALMAC_RET_SUCCESS; +} + +/** + * set_usb_bulkout_num_88xx() - inform bulk-out num + * @adapter : the adapter of halmac + * @bulkout_num : usb bulk-out number + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +set_usb_bulkout_num_88xx(struct halmac_adapter *adapter, u8 num) +{ + adapter->bulkout_num = num; + + return HALMAC_RET_SUCCESS; +} + +/** + * get_usb_bulkout_id_88xx() - get bulk out id for the TX packet + * @adapter : the adapter of halmac + * @buf : tx packet, include txdesc + * @size : tx packet size + * @id : usb bulk-out id + * Author : KaiYuan Chang + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_usb_bulkout_id_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size, + u8 *id) +{ + enum halmac_qsel queue_sel; + enum halmac_dma_mapping dma_mapping; + + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + if (!buf) { + PLTFM_MSG_ERR("[ERR]buf is NULL!!\n"); + return HALMAC_RET_DATA_BUF_NULL; + } + + if (size == 0) { + PLTFM_MSG_ERR("[ERR]size is 0!!\n"); + return HALMAC_RET_DATA_SIZE_INCORRECT; + } + + queue_sel = (enum halmac_qsel)GET_TX_DESC_QSEL(buf); + + switch (queue_sel) { + case HALMAC_QSEL_VO: + case HALMAC_QSEL_VO_V2: + dma_mapping = adapter->pq_map[HALMAC_PQ_MAP_VO]; + break; + case HALMAC_QSEL_VI: + case HALMAC_QSEL_VI_V2: + dma_mapping = adapter->pq_map[HALMAC_PQ_MAP_VI]; + break; + case HALMAC_QSEL_BE: + case HALMAC_QSEL_BE_V2: + dma_mapping = adapter->pq_map[HALMAC_PQ_MAP_BE]; + break; + case HALMAC_QSEL_BK: + case HALMAC_QSEL_BK_V2: + dma_mapping = adapter->pq_map[HALMAC_PQ_MAP_BK]; + break; + case HALMAC_QSEL_MGNT: + dma_mapping = adapter->pq_map[HALMAC_PQ_MAP_MG]; + break; + case HALMAC_QSEL_HIGH: + case HALMAC_QSEL_BCN: + case HALMAC_QSEL_CMD: + dma_mapping = HALMAC_DMA_MAPPING_HIGH; + break; + default: + PLTFM_MSG_ERR("[ERR]Qsel is out of range\n"); + return HALMAC_RET_QSEL_INCORRECT; + } + + switch (dma_mapping) { + case HALMAC_DMA_MAPPING_HIGH: + *id = 0; + break; + case HALMAC_DMA_MAPPING_NORMAL: + *id = 1; + break; + case HALMAC_DMA_MAPPING_LOW: + *id = 2; + break; + case HALMAC_DMA_MAPPING_EXTRA: + *id = 3; + break; + default: + PLTFM_MSG_ERR("[ERR]out of range\n"); + return HALMAC_RET_DMA_MAP_INCORRECT; + } + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * cfg_txagg_usb_align_88xx() -config sdio bus tx agg alignment + * @adapter : the adapter of halmac + * @enable : function enable(1)/disable(0) + * @align_size : sdio bus tx agg alignment size (2^n, n = 3~11) + * Author : Soar Tu + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +cfg_txagg_usb_align_88xx(struct halmac_adapter *adapter, u8 enable, + u16 align_size) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +/** + * tx_allowed_usb_88xx() - check tx status + * @adapter : the adapter of halmac + * @buf : tx packet, include txdesc + * @size : tx packet size, include txdesc + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +tx_allowed_usb_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +/** + * usb_indirect_reg_r32_88xx() - read MAC reg by SDIO reg + * @adapter : the adapter of halmac + * @offset : register offset + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +u32 +usb_indirect_reg_r32_88xx(struct halmac_adapter *adapter, u32 offset) +{ + return 0xFFFFFFFF; +} + +/** + * usb_reg_rn_88xx() - read n byte register + * @adapter : the adapter of halmac + * @offset : register offset + * @size : register value size + * @value : register value + * Author : Soar + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +usb_reg_rn_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, + u8 *value) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +/** + * get_usb_tx_addr_88xx() - get CMD53 addr for the TX packet + * @adapter : the adapter of halmac + * @buf : tx packet, include txdesc + * @size : tx packet size + * @pcmd53_addr : cmd53 addr value + * Author : KaiYuan Chang/Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +get_usb_tx_addr_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size, + u32 *cmd53_addr) +{ + return HALMAC_RET_NOT_SUPPORT; +} + +enum halmac_ret_status +set_usb_mode_88xx(struct halmac_adapter *adapter, enum halmac_usb_mode mode) +{ + u32 usb_tmp; + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + enum halmac_usb_mode cur_mode; + + cur_mode = (HALMAC_REG_R8(REG_SYS_CFG2 + 3) == 0x20) ? + HALMAC_USB_MODE_U3 : HALMAC_USB_MODE_U2; + + /* check if HW supports usb2_usb3 switch */ + usb_tmp = HALMAC_REG_R32(REG_PAD_CTRL2); + if (0 == (BIT_GET_USB23_SW_MODE_V1(usb_tmp) | + (usb_tmp & BIT_USB3_USB2_TRANSITION))) { + PLTFM_MSG_ERR("[ERR]u2/u3 switch\n"); + return HALMAC_RET_USB2_3_SWITCH_UNSUPPORT; + } + + if (mode == cur_mode) { + PLTFM_MSG_ERR("[ERR]u2/u3 unchange\n"); + return HALMAC_RET_USB_MODE_UNCHANGE; + } + + /* Enable IO wrapper timeout */ + if (adapter->chip_id == HALMAC_CHIP_ID_8822B || + adapter->chip_id == HALMAC_CHIP_ID_8821C) + HALMAC_REG_W8_CLR(REG_SW_MDIO + 3, BIT(0)); + + usb_tmp &= ~(BIT_USB23_SW_MODE_V1(0x3)); + + if (mode == HALMAC_USB_MODE_U2) + HALMAC_REG_W32(REG_PAD_CTRL2, + usb_tmp | + BIT_USB23_SW_MODE_V1(HALMAC_USB_MODE_U2) | + BIT_RSM_EN_V1); + else + HALMAC_REG_W32(REG_PAD_CTRL2, + usb_tmp | + BIT_USB23_SW_MODE_V1(HALMAC_USB_MODE_U3) | + BIT_RSM_EN_V1); + + HALMAC_REG_W8(REG_PAD_CTRL2 + 1, 4); + HALMAC_REG_W16_SET(REG_SYS_PW_CTRL, BIT_APFM_OFFMAC); + PLTFM_DELAY_US(1000); + HALMAC_REG_W32_SET(REG_PAD_CTRL2, BIT_NO_PDN_CHIPOFF_V1); + + return HALMAC_RET_SUCCESS; +} + +enum halmac_ret_status +usbphy_write_88xx(struct halmac_adapter *adapter, u8 addr, u16 data, u8 speed) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + if (speed == HAL_INTF_PHY_USB3) { + HALMAC_REG_W8(0xff0d, (u8)data); + HALMAC_REG_W8(0xff0e, (u8)(data >> 8)); + HALMAC_REG_W8(0xff0c, addr | BIT(7)); + } else if (speed == HAL_INTF_PHY_USB2) { + HALMAC_REG_W8(0xfe41, (u8)data); + HALMAC_REG_W8(0xfe40, addr); + HALMAC_REG_W8(0xfe42, 0x81); + } else { + PLTFM_MSG_ERR("[ERR]Error USB Speed !\n"); + return HALMAC_RET_NOT_SUPPORT; + } + + return HALMAC_RET_SUCCESS; +} + +u16 +usbphy_read_88xx(struct halmac_adapter *adapter, u8 addr, u8 speed) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u16 value = 0; + + if (speed == HAL_INTF_PHY_USB3) { + HALMAC_REG_W8(0xff0c, addr | BIT(6)); + value = (u16)(HALMAC_REG_R32(0xff0c) >> 8); + } else if (speed == HAL_INTF_PHY_USB2) { + if (addr >= 0xE0) + addr -= 0x20; + if (addr >= 0xC0 && addr <= 0xDF) { + HALMAC_REG_W8(0xfe40, addr); + HALMAC_REG_W8(0xfe42, 0x81); + value = HALMAC_REG_R8(0xfe43); + } else { + PLTFM_MSG_ERR("[ERR]phy offset\n"); + return HALMAC_RET_NOT_SUPPORT; + } + } else { + PLTFM_MSG_ERR("[ERR]usb speed !\n"); + return HALMAC_RET_NOT_SUPPORT; + } + + return value; +} + +enum halmac_ret_status +en_ref_autok_usb_88xx(struct halmac_adapter *adapter, u8 en) +{ + return HALMAC_RET_NOT_SUPPORT; +} +enum halmac_ret_status +usb_page_switch_88xx(struct halmac_adapter *adapter, u8 speed, u8 page) +{ + if (speed == HAL_INTF_PHY_USB3) + return HALMAC_RET_SUCCESS; + if (page == 0) + usbphy_write_88xx(adapter, USB_REG_PAGE, USB_PHY_PAGE0, speed); + else + usbphy_write_88xx(adapter, USB_REG_PAGE, USB_PHY_PAGE1, speed); + + return HALMAC_RET_SUCCESS; +} +#endif /* HALMAC_88XX_SUPPORT */ diff --git a/hal/halmac/halmac_88xx/halmac_usb_88xx.h b/hal/halmac/halmac_88xx/halmac_usb_88xx.h new file mode 100644 index 0000000..8e53793 --- /dev/null +++ b/hal/halmac/halmac_88xx/halmac_usb_88xx.h @@ -0,0 +1,93 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_USB_88XX_H_ +#define _HALMAC_USB_88XX_H_ + +#include "../halmac_api.h" + +#if (HALMAC_88XX_SUPPORT && HALMAC_USB_SUPPORT) + +enum halmac_ret_status +init_usb_cfg_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +deinit_usb_cfg_88xx(struct halmac_adapter *adapter); + +enum halmac_ret_status +cfg_usb_rx_agg_88xx(struct halmac_adapter *adapter, + struct halmac_rxagg_cfg *cfg); + +u8 +reg_r8_usb_88xx(struct halmac_adapter *adapter, u32 offset); + +enum halmac_ret_status +reg_w8_usb_88xx(struct halmac_adapter *adapter, u32 offset, u8 value); + +u16 +reg_r16_usb_88xx(struct halmac_adapter *adapter, u32 offset); + +enum halmac_ret_status +reg_w16_usb_88xx(struct halmac_adapter *adapter, u32 offset, u16 value); + +u32 +reg_r32_usb_88xx(struct halmac_adapter *adapter, u32 offset); + +enum halmac_ret_status +reg_w32_usb_88xx(struct halmac_adapter *adapter, u32 offset, u32 value); + +enum halmac_ret_status +set_usb_bulkout_num_88xx(struct halmac_adapter *adapter, u8 num); + +enum halmac_ret_status +get_usb_bulkout_id_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size, + u8 *id); + +enum halmac_ret_status +cfg_txagg_usb_align_88xx(struct halmac_adapter *adapter, u8 enable, + u16 align_size); + +enum halmac_ret_status +tx_allowed_usb_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size); + +u32 +usb_indirect_reg_r32_88xx(struct halmac_adapter *adapter, u32 offset); + +enum halmac_ret_status +usb_reg_rn_88xx(struct halmac_adapter *adapter, u32 offset, u32 size, + u8 *value); + +enum halmac_ret_status +get_usb_tx_addr_88xx(struct halmac_adapter *adapter, u8 *buf, u32 size, + u32 *cmd53_addr); + +enum halmac_ret_status +set_usb_mode_88xx(struct halmac_adapter *adapter, enum halmac_usb_mode mode); + +enum halmac_ret_status +usbphy_write_88xx(struct halmac_adapter *adapter, u8 addr, u16 data, u8 speed); + +u16 +usbphy_read_88xx(struct halmac_adapter *adapter, u8 addr, u8 speed); + +enum halmac_ret_status +en_ref_autok_usb_88xx(struct halmac_adapter *adapter, u8 en); + +enum halmac_ret_status +usb_page_switch_88xx(struct halmac_adapter *adapter, u8 speed, u8 page); + +#endif /* HALMAC_88XX_SUPPORT */ + +#endif/* _HALMAC_API_88XX_USB_H_ */ diff --git a/hal/halmac/halmac_api.c b/hal/halmac/halmac_api.c new file mode 100644 index 0000000..d6f531d --- /dev/null +++ b/hal/halmac/halmac_api.c @@ -0,0 +1,640 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#include "halmac_type.h" +#include "halmac_api.h" + +#if (HALMAC_PLATFORM_WINDOWS) + +#if HALMAC_8822B_SUPPORT +#include "halmac_88xx/halmac_init_win8822b.h" +#endif + +#if HALMAC_8821C_SUPPORT +#include "halmac_88xx/halmac_init_win8821c.h" +#endif + +#if HALMAC_8814B_SUPPORT +#include "halmac_88xx_v1/halmac_init_win8814b_v1.h" +#endif + +#if HALMAC_8822C_SUPPORT +#include "halmac_88xx/halmac_init_win8822c.h" +#endif + +#if HALMAC_8812F_SUPPORT +#include "halmac_88xx/halmac_init_win8812f.h" +#endif + +#else + +#if HALMAC_88XX_SUPPORT +#include "halmac_88xx/halmac_init_88xx.h" +#endif +#if HALMAC_88XX_V1_SUPPORT +#include "halmac_88xx_v1/halmac_init_88xx_v1.h" +#if defined(HALMAC_DATA_CPU_EN) +#include "halmac_88xxd_v1/halmac_init_88xxd_v1.h" +#endif +#endif + +#endif + +enum chip_id_hw_def { + CHIP_ID_HW_DEF_8723A = 0x01, + CHIP_ID_HW_DEF_8188E = 0x02, + CHIP_ID_HW_DEF_8881A = 0x03, + CHIP_ID_HW_DEF_8812A = 0x04, + CHIP_ID_HW_DEF_8821A = 0x05, + CHIP_ID_HW_DEF_8723B = 0x06, + CHIP_ID_HW_DEF_8192E = 0x07, + CHIP_ID_HW_DEF_8814A = 0x08, + CHIP_ID_HW_DEF_8821C = 0x09, + CHIP_ID_HW_DEF_8822B = 0x0A, + CHIP_ID_HW_DEF_8703B = 0x0B, + CHIP_ID_HW_DEF_8188F = 0x0C, + CHIP_ID_HW_DEF_8192F = 0x0D, + CHIP_ID_HW_DEF_8197F = 0x0E, + CHIP_ID_HW_DEF_8723D = 0x0F, + CHIP_ID_HW_DEF_8814B = 0x11, + CHIP_ID_HW_DEF_8822C = 0x13, + CHIP_ID_HW_DEF_8812F = 0x14, + CHIP_ID_HW_DEF_UNDEFINE = 0x7F, + CHIP_ID_HW_DEF_PS = 0xEA, +}; + +static enum halmac_ret_status +chk_pltfm_api(void *drv_adapter, enum halmac_interface intf, + struct halmac_platform_api *pltfm_api); + +static enum halmac_ret_status +get_chip_info(void *drv_adapter, struct halmac_platform_api *pltfm_api, + enum halmac_interface intf, struct halmac_adapter *adapter); + +static u8 +pltfm_reg_r8_sdio(void *drv_adapter, struct halmac_platform_api *pltfm_api, + u32 offset); + +static enum halmac_ret_status +pltfm_reg_w8_sdio(void *drv_adapter, struct halmac_platform_api *pltfm_api, + u32 offset, u8 data); + +static u8 +pltfm_reg_r_indir_sdio(void *drv_adapter, struct halmac_platform_api *pltfm_api, + u32 offset); + +static enum halmac_ret_status +cnv_to_sdio_bus_offset(u32 *offset); + +/** + * halmac_init_adapter() - init halmac_adapter + * @drv_adapter : the adapter of caller + * @pltfm_api : the platform APIs which is used in halmac + * @intf : bus interface + * @halmac_adapter : the adapter of halmac + * @halmac_api : the function pointer of APIs + * Author : KaiYuan Chang / Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +halmac_init_adapter(void *drv_adapter, struct halmac_platform_api *pltfm_api, + enum halmac_interface intf, + struct halmac_adapter **halmac_adapter, + struct halmac_api **halmac_api) +{ + struct halmac_adapter *adapter = NULL; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + u8 *buf = NULL; + + union { + u32 i; + u8 x[4]; + } ENDIAN_CHECK = { 0x01000000 }; + + status = chk_pltfm_api(drv_adapter, intf, pltfm_api); + if (status != HALMAC_RET_SUCCESS) + return status; + + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, HALMAC_DBG_ALWAYS, + HALMAC_SVN_VER "\n" + "HALMAC_MAJOR_VER = %d\n" + "HALMAC_PROTOTYPE_VER = %d\n" + "HALMAC_MINOR_VER = %d\n" + "HALMAC_PATCH_VER = %d\n", + HALMAC_MAJOR_VER, HALMAC_PROTOTYPE_VER, + HALMAC_MINOR_VER, HALMAC_PATCH_VER); + + if (ENDIAN_CHECK.x[0] == HALMAC_SYSTEM_ENDIAN) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, + "[ERR]Endian setting err!!\n"); + return HALMAC_RET_ENDIAN_ERR; + } + + buf = (u8 *)pltfm_api->RTL_MALLOC(drv_adapter, sizeof(*adapter)); + + if (!buf) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, + "[ERR]Malloc HAL adapter err!!\n"); + return HALMAC_RET_MALLOC_FAIL; + } + pltfm_api->RTL_MEMSET(drv_adapter, buf, 0x00, sizeof(*adapter)); + adapter = (struct halmac_adapter *)buf; + + *halmac_adapter = adapter; + + adapter->pltfm_api = pltfm_api; + adapter->drv_adapter = drv_adapter; + intf = (intf == HALMAC_INTERFACE_AXI) ? HALMAC_INTERFACE_PCIE : intf; + adapter->intf = intf; + + if (get_chip_info(drv_adapter, pltfm_api, intf, adapter) + != HALMAC_RET_SUCCESS) { + PLTFM_FREE(*halmac_adapter, sizeof(**halmac_adapter)); + *halmac_adapter = NULL; + return HALMAC_RET_CHIP_NOT_SUPPORT; + } + + PLTFM_MUTEX_INIT(&adapter->efuse_mutex); + PLTFM_MUTEX_INIT(&adapter->h2c_seq_mutex); + PLTFM_MUTEX_INIT(&adapter->sdio_indir_mutex); + +#if (HALMAC_PLATFORM_WINDOWS == 0) + +#if HALMAC_88XX_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8822B || + adapter->chip_id == HALMAC_CHIP_ID_8821C || + adapter->chip_id == HALMAC_CHIP_ID_8822C || + adapter->chip_id == HALMAC_CHIP_ID_8812F) { + init_adapter_param_88xx(adapter); + status = mount_api_88xx(adapter); + } +#endif + +#if HALMAC_88XX_V1_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8814B) { + init_adapter_param_88xx_v1(adapter); + status = mount_api_88xx_v1(adapter); + } +#if defined(HALMAC_DATA_CPU_EN) + if (adapter->chip_id == HALMAC_CHIP_ID_8814B) { + init_adapter_param_88xxd_v1(adapter); + status = mount_api_88xxd_v1(adapter); + } +#endif +#endif + +#else + +#if HALMAC_8822B_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8822B) { + init_adapter_param_win8822b(adapter); + status = mount_api_win8822b(adapter); + } +#endif + +#if HALMAC_8821C_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8821C) { + init_adapter_param_win8821c(adapter); + status = mount_api_win8821c(adapter); + } +#endif + +#if HALMAC_8814B_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8814B) { + init_adapter_param_win8814b_v1(adapter); + status = mount_api_win8814b_v1(adapter); + } +#endif + +#if HALMAC_8822C_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8822C) { + init_adapter_param_win8822c(adapter); + status = mount_api_win8822c(adapter); + } +#endif + +#if HALMAC_8812F_SUPPORT + if (adapter->chip_id == HALMAC_CHIP_ID_8812F) { + init_adapter_param_win8812f(adapter); + status = mount_api_win8812f(adapter); + } +#endif + +#endif + *halmac_api = (struct halmac_api *)adapter->halmac_api; + +#if HALMAC_DBG_MONITOR_IO + mount_api_dbg(adapter); +#endif + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return status; +} + +/** + * halmac_halt_api() - stop halmac_api action + * @adapter : the adapter of halmac + * Author : Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +halmac_halt_api(struct halmac_adapter *adapter) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + adapter->halmac_state.api_state = HALMAC_API_STATE_HALT; + + PLTFM_MSG_TRACE("[TRACE]%s <===\n", __func__); + + return HALMAC_RET_SUCCESS; +} + +/** + * halmac_deinit_adapter() - deinit halmac adapter + * @adapter : the adapter of halmac + * Author : KaiYuan Chang / Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +halmac_deinit_adapter(struct halmac_adapter *adapter) +{ + PLTFM_MSG_TRACE("[TRACE]%s ===>\n", __func__); + + PLTFM_MUTEX_DEINIT(&adapter->efuse_mutex); + PLTFM_MUTEX_DEINIT(&adapter->h2c_seq_mutex); + PLTFM_MUTEX_DEINIT(&adapter->sdio_indir_mutex); + + if (adapter->efuse_map) { + PLTFM_FREE(adapter->efuse_map, adapter->hw_cfg_info.efuse_size); + adapter->efuse_map = (u8 *)NULL; + } + + if (adapter->sdio_fs.macid_map) { + PLTFM_FREE(adapter->sdio_fs.macid_map, + adapter->sdio_fs.macid_map_size); + adapter->sdio_fs.macid_map = (u8 *)NULL; + } + + if (adapter->halmac_state.psd_state.data) { + PLTFM_FREE(adapter->halmac_state.psd_state.data, + adapter->halmac_state.psd_state.data_size); + adapter->halmac_state.psd_state.data = (u8 *)NULL; + } + + if (adapter->halmac_api) { + PLTFM_FREE(adapter->halmac_api, sizeof(struct halmac_api)); + adapter->halmac_api = NULL; + } + + PLTFM_FREE(adapter, sizeof(*adapter)); + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +chk_pltfm_api(void *drv_adapter, enum halmac_interface intf, + struct halmac_platform_api *pltfm_api) +{ + if (!pltfm_api) + return HALMAC_RET_PLATFORM_API_NULL; + + if (!pltfm_api->MSG_PRINT) + return HALMAC_RET_PLATFORM_API_NULL; + + if (intf == HALMAC_INTERFACE_SDIO) { + if (!pltfm_api->SDIO_CMD52_READ) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-r\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD53_READ_8) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-r8\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD53_READ_16) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-r16\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD53_READ_32) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-r32\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD53_READ_N) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-rn\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD52_WRITE) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-w\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD53_WRITE_8) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-w8\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD53_WRITE_16) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-w16\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD53_WRITE_32) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-w32\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->SDIO_CMD52_CIA_READ) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio-cia\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + } + + if (intf == HALMAC_INTERFACE_USB || intf == HALMAC_INTERFACE_PCIE) { + if (!pltfm_api->REG_READ_8) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]reg-r8\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->REG_READ_16) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]reg-r16\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->REG_READ_32) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]reg-r32\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->REG_WRITE_8) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]reg-w8\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->REG_WRITE_16) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]reg-w16\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->REG_WRITE_32) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]reg-w32\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + } + + if (!pltfm_api->RTL_FREE) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]mem-free\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + + if (!pltfm_api->RTL_MALLOC) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]mem-malloc\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->RTL_MEMCPY) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]mem-cpy\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->RTL_MEMSET) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]mem-set\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->RTL_DELAY_US) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]time-delay\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + + if (!pltfm_api->MUTEX_INIT) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]mutex-init\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->MUTEX_DEINIT) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]mutex-deinit\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->MUTEX_LOCK) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]mutex-lock\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->MUTEX_UNLOCK) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]mutex-unlock\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->EVENT_INDICATION) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]event-indication\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } +#if HALMAC_DBG_MONITOR_IO + if (!pltfm_api->READ_MONITOR) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]read-monitor\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } + if (!pltfm_api->WRITE_MONITOR) { + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]write-monitor\n"); + return HALMAC_RET_PLATFORM_API_NULL; + } +#endif + return HALMAC_RET_SUCCESS; +} + +/** + * halmac_get_version() - get HALMAC version + * @version : return version of major, prototype and minor information + * Author : KaiYuan Chang / Ivan Lin + * Return : enum halmac_ret_status + * More details of status code can be found in prototype document + */ +enum halmac_ret_status +halmac_get_version(struct halmac_ver *version) +{ + version->major_ver = (u8)HALMAC_MAJOR_VER; + version->prototype_ver = (u8)HALMAC_PROTOTYPE_VER; + version->minor_ver = (u8)HALMAC_MINOR_VER; + + return HALMAC_RET_SUCCESS; +} + +static enum halmac_ret_status +get_chip_info(void *drv_adapter, struct halmac_platform_api *pltfm_api, + enum halmac_interface intf, struct halmac_adapter *adapter) +{ + u8 chip_id; + u8 chip_ver; + u32 cnt; + + if (adapter->intf == HALMAC_INTERFACE_SDIO) { + pltfm_reg_w8_sdio(drv_adapter, pltfm_api, REG_SDIO_HSUS_CTRL, + pltfm_reg_r8_sdio(drv_adapter, pltfm_api, + REG_SDIO_HSUS_CTRL) & + ~(BIT(0))); + + cnt = 10000; + while (!(pltfm_reg_r8_sdio(drv_adapter, pltfm_api, + REG_SDIO_HSUS_CTRL) & BIT(1))) { + cnt--; + if (cnt == 0) + return HALMAC_RET_SDIO_LEAVE_SUSPEND_FAIL; + } + + chip_id = pltfm_reg_r_indir_sdio(drv_adapter, pltfm_api, + REG_SYS_CFG2); + chip_ver = pltfm_reg_r_indir_sdio(drv_adapter, pltfm_api, + REG_SYS_CFG1 + 1) >> 4; + } else { + chip_id = pltfm_api->REG_READ_8(drv_adapter, REG_SYS_CFG2); + chip_ver = pltfm_api->REG_READ_8(drv_adapter, + REG_SYS_CFG1 + 1) >> 4; + } + + adapter->chip_ver = (enum halmac_chip_ver)chip_ver; + + if (chip_id == CHIP_ID_HW_DEF_8822B) { + adapter->chip_id = HALMAC_CHIP_ID_8822B; + } else if (chip_id == CHIP_ID_HW_DEF_8821C) { + adapter->chip_id = HALMAC_CHIP_ID_8821C; + } else if (chip_id == CHIP_ID_HW_DEF_8814B) { + adapter->chip_id = HALMAC_CHIP_ID_8814B; + } else if (chip_id == CHIP_ID_HW_DEF_8197F) { + adapter->chip_id = HALMAC_CHIP_ID_8197F; + } else if (chip_id == CHIP_ID_HW_DEF_8822C) { + adapter->chip_id = HALMAC_CHIP_ID_8822C; + } else if (chip_id == CHIP_ID_HW_DEF_8812F) { + adapter->chip_id = HALMAC_CHIP_ID_8812F; + } else { + adapter->chip_id = HALMAC_CHIP_ID_UNDEFINE; + PLTFM_MSG_ERR("[ERR]Chip id is undefined\n"); + return HALMAC_RET_CHIP_NOT_SUPPORT; + } + + return HALMAC_RET_SUCCESS; +} + +static u8 +pltfm_reg_r8_sdio(void *drv_adapter, struct halmac_platform_api *pltfm_api, + u32 offset) +{ + u8 value8; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (0 == (offset & 0xFFFF0000)) + offset |= WLAN_IOREG_OFFSET; + + status = cnv_to_sdio_bus_offset(&offset); + if (status != HALMAC_RET_SUCCESS) + return status; + + value8 = pltfm_api->SDIO_CMD52_READ(drv_adapter, offset); + + return value8; +} + +static enum halmac_ret_status +pltfm_reg_w8_sdio(void *drv_adapter, struct halmac_platform_api *pltfm_api, + u32 offset, u8 data) +{ + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + if (0 == (offset & 0xFFFF0000)) + offset |= WLAN_IOREG_OFFSET; + + status = cnv_to_sdio_bus_offset(&offset); + + if (status != HALMAC_RET_SUCCESS) + return status; + + pltfm_api->SDIO_CMD52_WRITE(drv_adapter, offset, data); + + return HALMAC_RET_SUCCESS; +} + +static u8 +pltfm_reg_r_indir_sdio(void *drv_adapter, struct halmac_platform_api *pltfm_api, + u32 offset) +{ + u8 value8, tmp, cnt = 50; + u32 reg_cfg = REG_SDIO_INDIRECT_REG_CFG; + u32 reg_data = REG_SDIO_INDIRECT_REG_DATA; + enum halmac_ret_status status = HALMAC_RET_SUCCESS; + + status = cnv_to_sdio_bus_offset(®_cfg); + if (status != HALMAC_RET_SUCCESS) + return status; + status = cnv_to_sdio_bus_offset(®_data); + if (status != HALMAC_RET_SUCCESS) + return status; + + pltfm_api->SDIO_CMD52_WRITE(drv_adapter, reg_cfg, (u8)offset); + pltfm_api->SDIO_CMD52_WRITE(drv_adapter, reg_cfg + 1, + (u8)(offset >> 8)); + pltfm_api->SDIO_CMD52_WRITE(drv_adapter, reg_cfg + 2, + (u8)(BIT(3) | BIT(4))); + + do { + tmp = pltfm_api->SDIO_CMD52_READ(drv_adapter, reg_cfg + 2); + cnt--; + } while (((tmp & BIT(4)) == 0) && (cnt > 0)); + + if (((cnt & BIT(4)) == 0) && cnt == 0) + pltfm_api->MSG_PRINT(drv_adapter, HALMAC_MSG_INIT, + HALMAC_DBG_ERR, "[ERR]sdio indir read\n"); + + value8 = pltfm_api->SDIO_CMD52_READ(drv_adapter, reg_data); + + return value8; +} + +/*Note: copy from cnv_to_sdio_bus_offset_88xx*/ +static enum halmac_ret_status +cnv_to_sdio_bus_offset(u32 *offset) +{ + switch ((*offset) & 0xFFFF0000) { + case WLAN_IOREG_OFFSET: + *offset &= HALMAC_WLAN_MAC_REG_MSK; + *offset |= HALMAC_SDIO_CMD_ADDR_MAC_REG << 13; + break; + case SDIO_LOCAL_OFFSET: + *offset &= HALMAC_SDIO_LOCAL_MSK; + *offset |= HALMAC_SDIO_CMD_ADDR_SDIO_REG << 13; + break; + default: + *offset = 0xFFFFFFFF; + return HALMAC_RET_CONVERT_SDIO_OFFSET_FAIL; + } + + return HALMAC_RET_SUCCESS; +} + diff --git a/hal/halmac/halmac_api.h b/hal/halmac/halmac_api.h new file mode 100644 index 0000000..51b9e2c --- /dev/null +++ b/hal/halmac/halmac_api.h @@ -0,0 +1,128 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_API_H_ +#define _HALMAC_API_H_ + +#define HALMAC_SVN_VER "55772M" + +#define HALMAC_MAJOR_VER 1 +#define HALMAC_PROTOTYPE_VER 6 +#define HALMAC_MINOR_VER 6 +#define HALMAC_PATCH_VER 22 + +#define HALMAC_88XX_SUPPORT (HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define HALMAC_88XX_V1_SUPPORT HALMAC_8814B_SUPPORT + +#include "halmac_2_platform.h" +#include "halmac_type.h" +#include "halmac_hw_cfg.h" +#include "halmac_usb_reg.h" +#include "halmac_sdio_reg.h" +#include "halmac_pcie_reg.h" +#include "halmac_bit2.h" +#include "halmac_reg2.h" + +#if HALMAC_PLATFORM_TESTPROGRAM +#include "halmac_type_testprogram.h" +#endif + +#ifndef HALMAC_USE_TYPEDEF +#define HALMAC_USE_TYPEDEF 1 +#endif + +#if HALMAC_USE_TYPEDEF +#include "halmac_typedef.h" +#endif + +#if HALMAC_8822B_SUPPORT +#include "halmac_reg_8822b.h" +#include "halmac_bit_8822b.h" +#endif + +#if HALMAC_8821C_SUPPORT +#include "halmac_reg_8821c.h" +#include "halmac_bit_8821c.h" +#endif + +#if HALMAC_8814B_SUPPORT +#include "halmac_reg_8814b.h" +#include "halmac_bit_8814b.h" +#endif + +#if HALMAC_8822C_SUPPORT +#include "halmac_reg_8822c.h" +#include "halmac_bit_8822c.h" +#endif + +#if HALMAC_8812F_SUPPORT +#include "halmac_reg_8812f.h" +#include "halmac_bit_8812f.h" +#endif + +#if (HALMAC_PLATFORM_WINDOWS || HALMAC_PLATFORM_LINUX) +#include "halmac_tx_desc_nic.h" +#include "halmac_tx_desc_buffer_nic.h" +#include "halmac_tx_desc_ie_nic.h" +#include "halmac_rx_desc_nic.h" +#include "halmac_tx_bd_nic.h" +#include "halmac_rx_bd_nic.h" +#include "halmac_fw_offload_c2h_nic.h" +#include "halmac_fw_offload_h2c_nic.h" +#include "halmac_h2c_extra_info_nic.h" +#include "halmac_original_c2h_nic.h" +#include "halmac_original_h2c_nic.h" +#endif + +#if (HALMAC_PLATFORM_AP) +#include "halmac_rx_desc_ap.h" +#include "halmac_tx_desc_ap.h" +#include "halmac_tx_desc_buffer_ap.h" +#include "halmac_tx_desc_ie_ap.h" +#include "halmac_fw_offload_c2h_ap.h" +#include "halmac_fw_offload_h2c_ap.h" +#include "halmac_h2c_extra_info_ap.h" +#include "halmac_original_c2h_ap.h" +#include "halmac_original_h2c_ap.h" +#endif + +#if HALMAC_DBG_MONITOR_IO +#include "halmac_dbg.h" +#endif +#include "halmac_tx_desc_chip.h" +#include "halmac_rx_desc_chip.h" +#include "halmac_tx_desc_buffer_chip.h" +#include "halmac_tx_desc_ie_chip.h" + +enum halmac_ret_status +halmac_init_adapter(void *drv_adapter, struct halmac_platform_api *pltfm_api, + enum halmac_interface intf, + struct halmac_adapter **halmac_adapter, + struct halmac_api **halmac_api); + +enum halmac_ret_status +halmac_deinit_adapter(struct halmac_adapter *adapter); + +enum halmac_ret_status +halmac_halt_api(struct halmac_adapter *adapter); + +enum halmac_ret_status +halmac_get_version(struct halmac_ver *version); + +#endif diff --git a/hal/halmac/halmac_bit2.h b/hal/halmac/halmac_bit2.h new file mode 100644 index 0000000..29f757b --- /dev/null +++ b/hal/halmac/halmac_bit2.h @@ -0,0 +1,75139 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __RTL_WLAN_BITDEF_H__ +#define __RTL_WLAN_BITDEF_H__ + +#include "halmac_hw_cfg.h" + +#define CPU_OPT_WIDTH 0x1F + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define BIT_WRITE_ENABLE BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define BIT_MEM_RMV_SIGN BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +#define BIT_SHIFT_LLTE_RWM 30 +#define BIT_MASK_LLTE_RWM 0x3 +#define BIT_LLTE_RWM(x) (((x) & BIT_MASK_LLTE_RWM) << BIT_SHIFT_LLTE_RWM) +#define BITS_LLTE_RWM (BIT_MASK_LLTE_RWM << BIT_SHIFT_LLTE_RWM) +#define BIT_CLEAR_LLTE_RWM(x) ((x) & (~BITS_LLTE_RWM)) +#define BIT_GET_LLTE_RWM(x) (((x) >> BIT_SHIFT_LLTE_RWM) & BIT_MASK_LLTE_RWM) +#define BIT_SET_LLTE_RWM(x, v) (BIT_CLEAR_LLTE_RWM(x) | BIT_LLTE_RWM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define BIT_MEM_RMV_2PRF1 BIT(29) +#define BIT_MEM_RMV_2PRF0 BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_GTAB_ID 28 +#define BIT_MASK_GTAB_ID 0x7 +#define BIT_GTAB_ID(x) (((x) & BIT_MASK_GTAB_ID) << BIT_SHIFT_GTAB_ID) +#define BITS_GTAB_ID (BIT_MASK_GTAB_ID << BIT_SHIFT_GTAB_ID) +#define BIT_CLEAR_GTAB_ID(x) ((x) & (~BITS_GTAB_ID)) +#define BIT_GET_GTAB_ID(x) (((x) >> BIT_SHIFT_GTAB_ID) & BIT_MASK_GTAB_ID) +#define BIT_SET_GTAB_ID(x, v) (BIT_CLEAR_GTAB_ID(x) | BIT_GTAB_ID(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define BIT_MULRW BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define BIT_MEM_RMV_1PRF1 BIT(27) +#define BIT_MEM_RMV_1PRF0 BIT(26) +#define BIT_MEM_RMV_1PSR BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define BIT_SHIFT_MBIDCAM_ADDR 24 +#define BIT_MASK_MBIDCAM_ADDR 0x1f +#define BIT_MBIDCAM_ADDR(x) \ + (((x) & BIT_MASK_MBIDCAM_ADDR) << BIT_SHIFT_MBIDCAM_ADDR) +#define BITS_MBIDCAM_ADDR (BIT_MASK_MBIDCAM_ADDR << BIT_SHIFT_MBIDCAM_ADDR) +#define BIT_CLEAR_MBIDCAM_ADDR(x) ((x) & (~BITS_MBIDCAM_ADDR)) +#define BIT_GET_MBIDCAM_ADDR(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_ADDR) & BIT_MASK_MBIDCAM_ADDR) +#define BIT_SET_MBIDCAM_ADDR(x, v) \ + (BIT_CLEAR_MBIDCAM_ADDR(x) | BIT_MBIDCAM_ADDR(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define BIT_MEM_RMV_ROM BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define BIT_CPRST BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define BIT_CTS_EN BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_R_OFDM_LEN_V1 16 +#define BIT_MASK_R_OFDM_LEN_V1 0xffff +#define BIT_R_OFDM_LEN_V1(x) \ + (((x) & BIT_MASK_R_OFDM_LEN_V1) << BIT_SHIFT_R_OFDM_LEN_V1) +#define BITS_R_OFDM_LEN_V1 (BIT_MASK_R_OFDM_LEN_V1 << BIT_SHIFT_R_OFDM_LEN_V1) +#define BIT_CLEAR_R_OFDM_LEN_V1(x) ((x) & (~BITS_R_OFDM_LEN_V1)) +#define BIT_GET_R_OFDM_LEN_V1(x) \ + (((x) >> BIT_SHIFT_R_OFDM_LEN_V1) & BIT_MASK_R_OFDM_LEN_V1) +#define BIT_SET_R_OFDM_LEN_V1(x, v) \ + (BIT_CLEAR_R_OFDM_LEN_V1(x) | BIT_R_OFDM_LEN_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_COUNTER_BASE 16 +#define BIT_MASK_COUNTER_BASE 0x1fff +#define BIT_COUNTER_BASE(x) \ + (((x) & BIT_MASK_COUNTER_BASE) << BIT_SHIFT_COUNTER_BASE) +#define BITS_COUNTER_BASE (BIT_MASK_COUNTER_BASE << BIT_SHIFT_COUNTER_BASE) +#define BIT_CLEAR_COUNTER_BASE(x) ((x) & (~BITS_COUNTER_BASE)) +#define BIT_GET_COUNTER_BASE(x) \ + (((x) >> BIT_SHIFT_COUNTER_BASE) & BIT_MASK_COUNTER_BASE) +#define BIT_SET_COUNTER_BASE(x, v) \ + (BIT_CLEAR_COUNTER_BASE(x) | BIT_COUNTER_BASE(v)) + +#define BIT_SHIFT_AGG_VALUE2 16 +#define BIT_MASK_AGG_VALUE2 0x7f +#define BIT_AGG_VALUE2(x) (((x) & BIT_MASK_AGG_VALUE2) << BIT_SHIFT_AGG_VALUE2) +#define BITS_AGG_VALUE2 (BIT_MASK_AGG_VALUE2 << BIT_SHIFT_AGG_VALUE2) +#define BIT_CLEAR_AGG_VALUE2(x) ((x) & (~BITS_AGG_VALUE2)) +#define BIT_GET_AGG_VALUE2(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE2) & BIT_MASK_AGG_VALUE2) +#define BIT_SET_AGG_VALUE2(x, v) (BIT_CLEAR_AGG_VALUE2(x) | BIT_AGG_VALUE2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_WMAC_SRCH_FIFOFULL BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1 BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_XTAL_DRV_RF1 13 +#define BIT_MASK_XTAL_DRV_RF1 0x3 +#define BIT_XTAL_DRV_RF1(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF1) << BIT_SHIFT_XTAL_DRV_RF1) +#define BITS_XTAL_DRV_RF1 (BIT_MASK_XTAL_DRV_RF1 << BIT_SHIFT_XTAL_DRV_RF1) +#define BIT_CLEAR_XTAL_DRV_RF1(x) ((x) & (~BITS_XTAL_DRV_RF1)) +#define BIT_GET_XTAL_DRV_RF1(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF1) & BIT_MASK_XTAL_DRV_RF1) +#define BIT_SET_XTAL_DRV_RF1(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF1(x) | BIT_XTAL_DRV_RF1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +#define BIT_DISABLE_B0 BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define BIT_ATIMEND BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_GTAB_ID_V1 12 +#define BIT_MASK_GTAB_ID_V1 0x7 +#define BIT_GTAB_ID_V1(x) (((x) & BIT_MASK_GTAB_ID_V1) << BIT_SHIFT_GTAB_ID_V1) +#define BITS_GTAB_ID_V1 (BIT_MASK_GTAB_ID_V1 << BIT_SHIFT_GTAB_ID_V1) +#define BIT_CLEAR_GTAB_ID_V1(x) ((x) & (~BITS_GTAB_ID_V1)) +#define BIT_GET_GTAB_ID_V1(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1) & BIT_MASK_GTAB_ID_V1) +#define BIT_SET_GTAB_ID_V1(x, v) (BIT_CLEAR_GTAB_ID_V1(x) | BIT_GTAB_ID_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define BIT_SHIFT_WATCH_DOG_RECORD_V1 10 +#define BIT_MASK_WATCH_DOG_RECORD_V1 0x3fff +#define BIT_WATCH_DOG_RECORD_V1(x) \ + (((x) & BIT_MASK_WATCH_DOG_RECORD_V1) << BIT_SHIFT_WATCH_DOG_RECORD_V1) +#define BITS_WATCH_DOG_RECORD_V1 \ + (BIT_MASK_WATCH_DOG_RECORD_V1 << BIT_SHIFT_WATCH_DOG_RECORD_V1) +#define BIT_CLEAR_WATCH_DOG_RECORD_V1(x) ((x) & (~BITS_WATCH_DOG_RECORD_V1)) +#define BIT_GET_WATCH_DOG_RECORD_V1(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1) & BIT_MASK_WATCH_DOG_RECORD_V1) +#define BIT_SET_WATCH_DOG_RECORD_V1(x, v) \ + (BIT_CLEAR_WATCH_DOG_RECORD_V1(x) | BIT_WATCH_DOG_RECORD_V1(v)) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +#define BIT_R_SYM_CTRL_SPS_PWMFREQ BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define BIT_R_8051_SPD BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define BIT_R_IO_TIMEOUT_FLAG_V1 BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_EN_RTS_REQ BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define BIT_EN_WATCH_DOG_V1 BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_EN_EDCA_REQ BIT(8) + +#define BIT_SHIFT_AGG_VALUE1 8 +#define BIT_MASK_AGG_VALUE1 0x7f +#define BIT_AGG_VALUE1(x) (((x) & BIT_MASK_AGG_VALUE1) << BIT_SHIFT_AGG_VALUE1) +#define BITS_AGG_VALUE1 (BIT_MASK_AGG_VALUE1 << BIT_SHIFT_AGG_VALUE1) +#define BIT_CLEAR_AGG_VALUE1(x) ((x) & (~BITS_AGG_VALUE1)) +#define BIT_GET_AGG_VALUE1(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE1) & BIT_MASK_AGG_VALUE1) +#define BIT_SET_AGG_VALUE1(x, v) (BIT_CLEAR_AGG_VALUE1(x) | BIT_AGG_VALUE1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_DIS_TXDMA_PRE BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define BIT_RAM_DL_SEL BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_EN_PTCL_REQ BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_DIS_RXDMA_PRE BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_EN_SCH_REQ BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_CLR_HGQ_REQ_BLOCK BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_I2C_M_BUS_GNT_FW 4 +#define BIT_MASK_I2C_M_BUS_GNT_FW 0x7 +#define BIT_I2C_M_BUS_GNT_FW(x) \ + (((x) & BIT_MASK_I2C_M_BUS_GNT_FW) << BIT_SHIFT_I2C_M_BUS_GNT_FW) +#define BITS_I2C_M_BUS_GNT_FW \ + (BIT_MASK_I2C_M_BUS_GNT_FW << BIT_SHIFT_I2C_M_BUS_GNT_FW) +#define BIT_CLEAR_I2C_M_BUS_GNT_FW(x) ((x) & (~BITS_I2C_M_BUS_GNT_FW)) +#define BIT_GET_I2C_M_BUS_GNT_FW(x) \ + (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW) & BIT_MASK_I2C_M_BUS_GNT_FW) +#define BIT_SET_I2C_M_BUS_GNT_FW(x, v) \ + (BIT_CLEAR_I2C_M_BUS_GNT_FW(x) | BIT_I2C_M_BUS_GNT_FW(v)) + +#define BIT_I2C_M_GNT_FW BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_TXFLAG_EXIT_L1_EN BIT(2) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_DATA_FW_STS_FILTER BIT(2) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +#define BIT_OPTION_DIS_XTAL_BG BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define BIT_EN_RXDMA_ALIGN_V1 BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_I2C_M_SPEED 1 +#define BIT_MASK_I2C_M_SPEED 0x3 +#define BIT_I2C_M_SPEED(x) \ + (((x) & BIT_MASK_I2C_M_SPEED) << BIT_SHIFT_I2C_M_SPEED) +#define BITS_I2C_M_SPEED (BIT_MASK_I2C_M_SPEED << BIT_SHIFT_I2C_M_SPEED) +#define BIT_CLEAR_I2C_M_SPEED(x) ((x) & (~BITS_I2C_M_SPEED)) +#define BIT_GET_I2C_M_SPEED(x) \ + (((x) >> BIT_SHIFT_I2C_M_SPEED) & BIT_MASK_I2C_M_SPEED) +#define BIT_SET_I2C_M_SPEED(x, v) \ + (BIT_CLEAR_I2C_M_SPEED(x) | BIT_I2C_M_SPEED(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_CTRL_FW_STS_FILTER BIT(1) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +#define BIT_AFE_MBIAS BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +#define BIT_SHIFT_MDIO_REG_ADDR 0 +#define BIT_MASK_MDIO_REG_ADDR 0x1f +#define BIT_MDIO_REG_ADDR(x) \ + (((x) & BIT_MASK_MDIO_REG_ADDR) << BIT_SHIFT_MDIO_REG_ADDR) +#define BITS_MDIO_REG_ADDR (BIT_MASK_MDIO_REG_ADDR << BIT_SHIFT_MDIO_REG_ADDR) +#define BIT_CLEAR_MDIO_REG_ADDR(x) ((x) & (~BITS_MDIO_REG_ADDR)) +#define BIT_GET_MDIO_REG_ADDR(x) \ + (((x) >> BIT_SHIFT_MDIO_REG_ADDR) & BIT_MASK_MDIO_REG_ADDR) +#define BIT_SET_MDIO_REG_ADDR(x, v) \ + (BIT_CLEAR_MDIO_REG_ADDR(x) | BIT_MDIO_REG_ADDR(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define BIT_EN_TXDMA_ALIGN_V1 BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_RXFF0_BNDY_V2 0 +#define BIT_MASK_RXFF0_BNDY_V2 0x3ffff +#define BIT_RXFF0_BNDY_V2(x) \ + (((x) & BIT_MASK_RXFF0_BNDY_V2) << BIT_SHIFT_RXFF0_BNDY_V2) +#define BITS_RXFF0_BNDY_V2 (BIT_MASK_RXFF0_BNDY_V2 << BIT_SHIFT_RXFF0_BNDY_V2) +#define BIT_CLEAR_RXFF0_BNDY_V2(x) ((x) & (~BITS_RXFF0_BNDY_V2)) +#define BIT_GET_RXFF0_BNDY_V2(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY_V2) & BIT_MASK_RXFF0_BNDY_V2) +#define BIT_SET_RXFF0_BNDY_V2(x, v) \ + (BIT_CLEAR_RXFF0_BNDY_V2(x) | BIT_RXFF0_BNDY_V2(v)) + +#define BIT_SHIFT_RXFF0_RDPTR_V2 0 +#define BIT_MASK_RXFF0_RDPTR_V2 0x3ffff +#define BIT_RXFF0_RDPTR_V2(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR_V2) << BIT_SHIFT_RXFF0_RDPTR_V2) +#define BITS_RXFF0_RDPTR_V2 \ + (BIT_MASK_RXFF0_RDPTR_V2 << BIT_SHIFT_RXFF0_RDPTR_V2) +#define BIT_CLEAR_RXFF0_RDPTR_V2(x) ((x) & (~BITS_RXFF0_RDPTR_V2)) +#define BIT_GET_RXFF0_RDPTR_V2(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2) & BIT_MASK_RXFF0_RDPTR_V2) +#define BIT_SET_RXFF0_RDPTR_V2(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR_V2(x) | BIT_RXFF0_RDPTR_V2(v)) + +#define BIT_SHIFT_RXFF0_WTPTR_V2 0 +#define BIT_MASK_RXFF0_WTPTR_V2 0x3ffff +#define BIT_RXFF0_WTPTR_V2(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR_V2) << BIT_SHIFT_RXFF0_WTPTR_V2) +#define BITS_RXFF0_WTPTR_V2 \ + (BIT_MASK_RXFF0_WTPTR_V2 << BIT_SHIFT_RXFF0_WTPTR_V2) +#define BIT_CLEAR_RXFF0_WTPTR_V2(x) ((x) & (~BITS_RXFF0_WTPTR_V2)) +#define BIT_GET_RXFF0_WTPTR_V2(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2) & BIT_MASK_RXFF0_WTPTR_V2) +#define BIT_SET_RXFF0_WTPTR_V2(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR_V2(x) | BIT_RXFF0_WTPTR_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_AGG_VALUE0 0 +#define BIT_MASK_AGG_VALUE0 0x7f +#define BIT_AGG_VALUE0(x) (((x) & BIT_MASK_AGG_VALUE0) << BIT_SHIFT_AGG_VALUE0) +#define BITS_AGG_VALUE0 (BIT_MASK_AGG_VALUE0 << BIT_SHIFT_AGG_VALUE0) +#define BIT_CLEAR_AGG_VALUE0(x) ((x) & (~BITS_AGG_VALUE0)) +#define BIT_GET_AGG_VALUE0(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE0) & BIT_MASK_AGG_VALUE0) +#define BIT_SET_AGG_VALUE0(x, v) (BIT_CLEAR_AGG_VALUE0(x) | BIT_AGG_VALUE0(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_SHIFT_BW_CFG 0 +#define BIT_MASK_BW_CFG 0x3 +#define BIT_BW_CFG(x) (((x) & BIT_MASK_BW_CFG) << BIT_SHIFT_BW_CFG) +#define BITS_BW_CFG (BIT_MASK_BW_CFG << BIT_SHIFT_BW_CFG) +#define BIT_CLEAR_BW_CFG(x) ((x) & (~BITS_BW_CFG)) +#define BIT_GET_BW_CFG(x) (((x) >> BIT_SHIFT_BW_CFG) & BIT_MASK_BW_CFG) +#define BIT_SET_BW_CFG(x, v) (BIT_CLEAR_BW_CFG(x) | BIT_BW_CFG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_I2C_M_UNLOCK BIT(0) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define BIT_MGNT_FW_STS_FILTER BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define BIT_ISO_MD2PP BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_SHIFT_SDIO_INT_TIMEOUT 16 +#define BIT_MASK_SDIO_INT_TIMEOUT 0xffff +#define BIT_SDIO_INT_TIMEOUT(x) \ + (((x) & BIT_MASK_SDIO_INT_TIMEOUT) << BIT_SHIFT_SDIO_INT_TIMEOUT) +#define BITS_SDIO_INT_TIMEOUT \ + (BIT_MASK_SDIO_INT_TIMEOUT << BIT_SHIFT_SDIO_INT_TIMEOUT) +#define BIT_CLEAR_SDIO_INT_TIMEOUT(x) ((x) & (~BITS_SDIO_INT_TIMEOUT)) +#define BIT_GET_SDIO_INT_TIMEOUT(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT) & BIT_MASK_SDIO_INT_TIMEOUT) +#define BIT_SET_SDIO_INT_TIMEOUT(x, v) \ + (BIT_CLEAR_SDIO_INT_TIMEOUT(x) | BIT_SDIO_INT_TIMEOUT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_PWC_EV12V BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_PWC_ON2EF BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_IO_ERR_STATUS BIT(15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_PWC_EBCOEB BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_PWC_EV25V BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_PWC_EV2EF BIT(14) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_CMD53_W_MIX BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_PA33V_EN BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_CMD53_TX_FORMAT BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_PA12V_EN BIT(12) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_CMD53_R_TIMEOUT_MASK BIT(12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_PC_A15V BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_UA33V_EN BIT(11) +#define BIT_UA12V_EN BIT(10) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_SHIFT_CMD53_R_TIMEOUT_UNIT 10 +#define BIT_MASK_CMD53_R_TIMEOUT_UNIT 0x3 +#define BIT_CMD53_R_TIMEOUT_UNIT(x) \ + (((x) & BIT_MASK_CMD53_R_TIMEOUT_UNIT) \ + << BIT_SHIFT_CMD53_R_TIMEOUT_UNIT) +#define BITS_CMD53_R_TIMEOUT_UNIT \ + (BIT_MASK_CMD53_R_TIMEOUT_UNIT << BIT_SHIFT_CMD53_R_TIMEOUT_UNIT) +#define BIT_CLEAR_CMD53_R_TIMEOUT_UNIT(x) ((x) & (~BITS_CMD53_R_TIMEOUT_UNIT)) +#define BIT_GET_CMD53_R_TIMEOUT_UNIT(x) \ + (((x) >> BIT_SHIFT_CMD53_R_TIMEOUT_UNIT) & \ + BIT_MASK_CMD53_R_TIMEOUT_UNIT) +#define BIT_SET_CMD53_R_TIMEOUT_UNIT(x, v) \ + (BIT_CLEAR_CMD53_R_TIMEOUT_UNIT(x) | BIT_CMD53_R_TIMEOUT_UNIT(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_AFE_OUTPUT_SIGNAL BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_RFDIO BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_REPLY_ERRCRC_IN_DATA BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_EB2CORE BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_EF2PP BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_EN_CMD53_OVERLAP BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_DIOE BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_EXTIO BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_REPLY_ERR_IN_R5 BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_DIOP BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_WLPON2PP BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_R18A_EN BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_IP2MAC_WA2PP BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_WA2PP BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_SDIO_CMD_FORCE_VLD BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_PD2CORE BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_PD2PP BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_INIT_CMD_EN BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_PA2PCIE BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_PA2PD BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_RXINT_READ_MASK_DIS BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_EN_32K_TRANS BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_UD2CORE BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_UD2PP BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_EN_RXDMA_MASK_INT BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_HD2CORE BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_UA2USB BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_UA2UD BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_EN_MASK_TIMER BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_WD2PP BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */ + +#define BIT_ISO_WL2PP BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */ + +#define BIT_CMD_ERR_STOP_INT_EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_MREGEN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_HWPDN BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_AIP_PD12_N BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_EN_25_1 BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_ELDR BIT(12) +#define BIT_FEN_DCORE BIT(11) +#define BIT_FEN_CPUEN BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_DIOE BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_EXTIO BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_PCIED BIT(8) +#define BIT_FEN_PPLL BIT(7) +#define BIT_FEN_PCIEA BIT(6) +#define BIT_FEN_DIO_PCIE BIT(5) +#define BIT_FEN_USBD BIT(4) +#define BIT_FEN_UPLL BIT(3) +#define BIT_FEN_USBA BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_BB_GLB_RSTN BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_WLPHYGLB BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_BBRSTB BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_FUNC_EN (Offset 0x0002) */ + +#define BIT_FEN_WLPHYFUN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_EABM BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SKP_ALD BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_ACKF BIT(30) +#define BIT_SOP_ERCK BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_ESWR BIT(28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_AFEP BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_PWMM BIT(27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_EPWM BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_EECK BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_PMC_RATIO_BIT2 BIT(25) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_ANA_CLK_DIVISION_2 BIT(25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_ROP_ENXT BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_EXTL BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_PMC_RATIO_BIT1 BIT(23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_CHIPOFF_EN BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SYM_OP_RING_12M BIT(22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_DIS_USB3_SUS_ALD BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_ROP_SWPR BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_DIS_HW_LPLDM BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SOP_ALD BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_OPT_SWRST_WLMCU BIT(19) +#define BIT_RDY_SYSPWR BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_EN_WLON BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_APDM_HPDN BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_PMC_RATIO_BIT0 BIT(14) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_HSUS BIT(14) +#define BIT_PDN_SEL BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_AFSM_PCIE_SUS_EN BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_AFSM_WLSUS_EN BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_APFM_SWLPS BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_APFM_SWLPS_EN BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_APFM_OFFMAC BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_HW_AUTO_CTRL_EXT_SWR BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_APFN_ONMAC BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_USE_INTERNAL_SWR_AND_LDO BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_CHIP_PDN_EN BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_BT_SUSEN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_RDY_MACDIS BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_PD_RF BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_RING_CLK_12M_EN BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_CMD11_VOL_SWITCH (Offset 0x10250004) */ + +#define BIT_SHIFT_CMD11_SEQ_END_DELAY 4 +#define BIT_MASK_CMD11_SEQ_END_DELAY 0xf +#define BIT_CMD11_SEQ_END_DELAY(x) \ + (((x) & BIT_MASK_CMD11_SEQ_END_DELAY) << BIT_SHIFT_CMD11_SEQ_END_DELAY) +#define BITS_CMD11_SEQ_END_DELAY \ + (BIT_MASK_CMD11_SEQ_END_DELAY << BIT_SHIFT_CMD11_SEQ_END_DELAY) +#define BIT_CLEAR_CMD11_SEQ_END_DELAY(x) ((x) & (~BITS_CMD11_SEQ_END_DELAY)) +#define BIT_GET_CMD11_SEQ_END_DELAY(x) \ + (((x) >> BIT_SHIFT_CMD11_SEQ_END_DELAY) & BIT_MASK_CMD11_SEQ_END_DELAY) +#define BIT_SET_CMD11_SEQ_END_DELAY(x, v) \ + (BIT_CLEAR_CMD11_SEQ_END_DELAY(x) | BIT_CMD11_SEQ_END_DELAY(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_ENPDN BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_PFM_WOWL BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_SW_WAKE BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_PFM_LDKP BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_WL_HCI_ALD BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_ANA_CLK_DIVISION_2 BIT(1) + +#define BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL 1 +#define BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL 0x7 +#define BIT_CMD11_SEQ_SAMPLE_INTERVAL(x) \ + (((x) & BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL) \ + << BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL) +#define BITS_CMD11_SEQ_SAMPLE_INTERVAL \ + (BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL \ + << BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL) +#define BIT_CLEAR_CMD11_SEQ_SAMPLE_INTERVAL(x) \ + ((x) & (~BITS_CMD11_SEQ_SAMPLE_INTERVAL)) +#define BIT_GET_CMD11_SEQ_SAMPLE_INTERVAL(x) \ + (((x) >> BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL) & \ + BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL) +#define BIT_SET_CMD11_SEQ_SAMPLE_INTERVAL(x, v) \ + (BIT_CLEAR_CMD11_SEQ_SAMPLE_INTERVAL(x) | \ + BIT_CMD11_SEQ_SAMPLE_INTERVAL(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_PFM_ALDN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_PW_CTRL (Offset 0x0004) */ + +#define BIT_PFM_LDALL BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_CMD11_VOL_SWITCH (Offset 0x10250004) */ + +#define BIT_CMD11_SEQ_EN BIT(0) + +/* 2 REG_SDIO_CTRL (Offset 0x10250005) */ + +#define BIT_SIG_OUT_PH BIT(0) + +/* 2 REG_SDIO_DRIVING (Offset 0x10250006) */ + +#define BIT_SHIFT_SDIO_DRV_TYPE_D 12 +#define BIT_MASK_SDIO_DRV_TYPE_D 0xf +#define BIT_SDIO_DRV_TYPE_D(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_D) << BIT_SHIFT_SDIO_DRV_TYPE_D) +#define BITS_SDIO_DRV_TYPE_D \ + (BIT_MASK_SDIO_DRV_TYPE_D << BIT_SHIFT_SDIO_DRV_TYPE_D) +#define BIT_CLEAR_SDIO_DRV_TYPE_D(x) ((x) & (~BITS_SDIO_DRV_TYPE_D)) +#define BIT_GET_SDIO_DRV_TYPE_D(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_D) & BIT_MASK_SDIO_DRV_TYPE_D) +#define BIT_SET_SDIO_DRV_TYPE_D(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_D(x) | BIT_SDIO_DRV_TYPE_D(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_C 8 +#define BIT_MASK_SDIO_DRV_TYPE_C 0xf +#define BIT_SDIO_DRV_TYPE_C(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_C) << BIT_SHIFT_SDIO_DRV_TYPE_C) +#define BITS_SDIO_DRV_TYPE_C \ + (BIT_MASK_SDIO_DRV_TYPE_C << BIT_SHIFT_SDIO_DRV_TYPE_C) +#define BIT_CLEAR_SDIO_DRV_TYPE_C(x) ((x) & (~BITS_SDIO_DRV_TYPE_C)) +#define BIT_GET_SDIO_DRV_TYPE_C(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_C) & BIT_MASK_SDIO_DRV_TYPE_C) +#define BIT_SET_SDIO_DRV_TYPE_C(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_C(x) | BIT_SDIO_DRV_TYPE_C(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_B 4 +#define BIT_MASK_SDIO_DRV_TYPE_B 0xf +#define BIT_SDIO_DRV_TYPE_B(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_B) << BIT_SHIFT_SDIO_DRV_TYPE_B) +#define BITS_SDIO_DRV_TYPE_B \ + (BIT_MASK_SDIO_DRV_TYPE_B << BIT_SHIFT_SDIO_DRV_TYPE_B) +#define BIT_CLEAR_SDIO_DRV_TYPE_B(x) ((x) & (~BITS_SDIO_DRV_TYPE_B)) +#define BIT_GET_SDIO_DRV_TYPE_B(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_B) & BIT_MASK_SDIO_DRV_TYPE_B) +#define BIT_SET_SDIO_DRV_TYPE_B(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_B(x) | BIT_SDIO_DRV_TYPE_B(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_A 0 +#define BIT_MASK_SDIO_DRV_TYPE_A 0xf +#define BIT_SDIO_DRV_TYPE_A(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_A) << BIT_SHIFT_SDIO_DRV_TYPE_A) +#define BITS_SDIO_DRV_TYPE_A \ + (BIT_MASK_SDIO_DRV_TYPE_A << BIT_SHIFT_SDIO_DRV_TYPE_A) +#define BIT_CLEAR_SDIO_DRV_TYPE_A(x) ((x) & (~BITS_SDIO_DRV_TYPE_A)) +#define BIT_GET_SDIO_DRV_TYPE_A(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_A) & BIT_MASK_SDIO_DRV_TYPE_A) +#define BIT_SET_SDIO_DRV_TYPE_A(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_A(x) | BIT_SDIO_DRV_TYPE_A(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_CPHY_LDO_CL_EN BIT(19) +#define BIT_CPHY_LDO_OK BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_LDO_DUMMY BIT(15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_ANA_CLK_EN BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_DATA_CPU_CLK_EN BIT(15) +#define BIT_DATA_CPU_PWC BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_CPU_CLK_EN BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_SYMREG_CLK_EN BIT(13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_RING_CLK_EN BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_HCI_CLK_EN BIT(12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_SYS_CLK_EN BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_MAC_CLK_EN BIT(11) +#define BIT_SEC_CLK_EN BIT(10) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_CTRL_SPS_PWM_FREQ BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_PHY_SSC_RSTB BIT(9) +#define BIT_EXT_32K_EN BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_EXT32K_EN BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_DISABLE_OPEN_SPS_LDO BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_WL_CLK_TEST BIT(7) +#define BIT_OP_SPS_PWM_EN BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_SHIFT_MAC_CLK_SEL_V1 6 +#define BIT_MASK_MAC_CLK_SEL_V1 0x3 +#define BIT_MAC_CLK_SEL_V1(x) \ + (((x) & BIT_MASK_MAC_CLK_SEL_V1) << BIT_SHIFT_MAC_CLK_SEL_V1) +#define BITS_MAC_CLK_SEL_V1 \ + (BIT_MASK_MAC_CLK_SEL_V1 << BIT_SHIFT_MAC_CLK_SEL_V1) +#define BIT_CLEAR_MAC_CLK_SEL_V1(x) ((x) & (~BITS_MAC_CLK_SEL_V1)) +#define BIT_GET_MAC_CLK_SEL_V1(x) \ + (((x) >> BIT_SHIFT_MAC_CLK_SEL_V1) & BIT_MASK_MAC_CLK_SEL_V1) +#define BIT_SET_MAC_CLK_SEL_V1(x, v) \ + (BIT_CLEAR_MAC_CLK_SEL_V1(x) | BIT_MAC_CLK_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_LOADER_CLK_EN BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_POW_PC_LDO3 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_MACSLP BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_POW_PC_LDO2 BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_WAKEPAD_EN BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_ENB_LDO_DIODE_L BIT(3) +#define BIT_POW_PC_LDO1 BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_ROMD16V_EN BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_AFE_BGEN_PCIE_OP BIT(2) +#define BIT_POW_PC_LDO0 BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_CKANA8M_EN BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_CKANA12M_EN BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_ANA8M_EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_CNTD16V_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_MONITOR (Offset 0x10250008) */ + +#define BIT_SHIFT_SDIO_INT_START 0 +#define BIT_MASK_SDIO_INT_START 0xffffffffL +#define BIT_SDIO_INT_START(x) \ + (((x) & BIT_MASK_SDIO_INT_START) << BIT_SHIFT_SDIO_INT_START) +#define BITS_SDIO_INT_START \ + (BIT_MASK_SDIO_INT_START << BIT_SHIFT_SDIO_INT_START) +#define BIT_CLEAR_SDIO_INT_START(x) ((x) & (~BITS_SDIO_INT_START)) +#define BIT_GET_SDIO_INT_START(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_START) & BIT_MASK_SDIO_INT_START) +#define BIT_SET_SDIO_INT_START(x, v) \ + (BIT_CLEAR_SDIO_INT_START(x) | BIT_SDIO_INT_START(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */ + +#define BIT_POW_POWER_CUT BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_EEPROM_CTRL (Offset 0x000A) */ + +#define BIT_SHIFT_VPDIDX 8 +#define BIT_MASK_VPDIDX 0xff +#define BIT_VPDIDX(x) (((x) & BIT_MASK_VPDIDX) << BIT_SHIFT_VPDIDX) +#define BITS_VPDIDX (BIT_MASK_VPDIDX << BIT_SHIFT_VPDIDX) +#define BIT_CLEAR_VPDIDX(x) ((x) & (~BITS_VPDIDX)) +#define BIT_GET_VPDIDX(x) (((x) >> BIT_SHIFT_VPDIDX) & BIT_MASK_VPDIDX) +#define BIT_SET_VPDIDX(x, v) (BIT_CLEAR_VPDIDX(x) | BIT_VPDIDX(v)) + +#define BIT_SHIFT_EEM1_0 6 +#define BIT_MASK_EEM1_0 0x3 +#define BIT_EEM1_0(x) (((x) & BIT_MASK_EEM1_0) << BIT_SHIFT_EEM1_0) +#define BITS_EEM1_0 (BIT_MASK_EEM1_0 << BIT_SHIFT_EEM1_0) +#define BIT_CLEAR_EEM1_0(x) ((x) & (~BITS_EEM1_0)) +#define BIT_GET_EEM1_0(x) (((x) >> BIT_SHIFT_EEM1_0) & BIT_MASK_EEM1_0) +#define BIT_SET_EEM1_0(x, v) (BIT_CLEAR_EEM1_0(x) | BIT_EEM1_0(v)) + +#define BIT_AUTOLOAD_SUS BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_EEPROM_CTRL (Offset 0x000A) */ + +#define BIT_EERPOMSEL BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_EEPROM_CTRL (Offset 0x000A) */ + +#define BIT_EEPROMSEL BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_EEPROM_CTRL (Offset 0x000A) */ + +#define BIT_EECS_V1 BIT(3) +#define BIT_EESK_V1 BIT(2) +#define BIT_EEDI_V1 BIT(1) +#define BIT_EEDO_V1 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_MONITOR_2 (Offset 0x1025000C) */ + +#define BIT_CMD53_WT_EN BIT(23) + +#define BIT_SHIFT_SDIO_CLK_MONITOR 21 +#define BIT_MASK_SDIO_CLK_MONITOR 0x3 +#define BIT_SDIO_CLK_MONITOR(x) \ + (((x) & BIT_MASK_SDIO_CLK_MONITOR) << BIT_SHIFT_SDIO_CLK_MONITOR) +#define BITS_SDIO_CLK_MONITOR \ + (BIT_MASK_SDIO_CLK_MONITOR << BIT_SHIFT_SDIO_CLK_MONITOR) +#define BIT_CLEAR_SDIO_CLK_MONITOR(x) ((x) & (~BITS_SDIO_CLK_MONITOR)) +#define BIT_GET_SDIO_CLK_MONITOR(x) \ + (((x) >> BIT_SHIFT_SDIO_CLK_MONITOR) & BIT_MASK_SDIO_CLK_MONITOR) +#define BIT_SET_SDIO_CLK_MONITOR(x, v) \ + (BIT_CLEAR_SDIO_CLK_MONITOR(x) | BIT_SDIO_CLK_MONITOR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_EE_VPD (Offset 0x000C) */ + +#define BIT_SHIFT_VPD_DATA 0 +#define BIT_MASK_VPD_DATA 0xffffffffL +#define BIT_VPD_DATA(x) (((x) & BIT_MASK_VPD_DATA) << BIT_SHIFT_VPD_DATA) +#define BITS_VPD_DATA (BIT_MASK_VPD_DATA << BIT_SHIFT_VPD_DATA) +#define BIT_CLEAR_VPD_DATA(x) ((x) & (~BITS_VPD_DATA)) +#define BIT_GET_VPD_DATA(x) (((x) >> BIT_SHIFT_VPD_DATA) & BIT_MASK_VPD_DATA) +#define BIT_SET_VPD_DATA(x, v) (BIT_CLEAR_VPD_DATA(x) | BIT_VPD_DATA(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_MONITOR_2 (Offset 0x1025000C) */ + +#define BIT_SHIFT_SDIO_CLK_CNT 0 +#define BIT_MASK_SDIO_CLK_CNT 0x1fffff +#define BIT_SDIO_CLK_CNT(x) \ + (((x) & BIT_MASK_SDIO_CLK_CNT) << BIT_SHIFT_SDIO_CLK_CNT) +#define BITS_SDIO_CLK_CNT (BIT_MASK_SDIO_CLK_CNT << BIT_SHIFT_SDIO_CLK_CNT) +#define BIT_CLEAR_SDIO_CLK_CNT(x) ((x) & (~BITS_SDIO_CLK_CNT)) +#define BIT_GET_SDIO_CLK_CNT(x) \ + (((x) >> BIT_SHIFT_SDIO_CLK_CNT) & BIT_MASK_SDIO_CLK_CNT) +#define BIT_SET_SDIO_CLK_CNT(x, v) \ + (BIT_CLEAR_SDIO_CLK_CNT(x) | BIT_SDIO_CLK_CNT(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_EE_VPD (Offset 0x000C) */ + +#define BIT_SHIFT_VDP_DATA 0 +#define BIT_MASK_VDP_DATA 0xffffffffL +#define BIT_VDP_DATA(x) (((x) & BIT_MASK_VDP_DATA) << BIT_SHIFT_VDP_DATA) +#define BITS_VDP_DATA (BIT_MASK_VDP_DATA << BIT_SHIFT_VDP_DATA) +#define BIT_CLEAR_VDP_DATA(x) ((x) & (~BITS_VDP_DATA)) +#define BIT_GET_VDP_DATA(x) (((x) >> BIT_SHIFT_VDP_DATA) & BIT_MASK_VDP_DATA) +#define BIT_SET_VDP_DATA(x, v) (BIT_CLEAR_VDP_DATA(x) | BIT_VDP_DATA(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SW18_C2_BIT0 BIT(31) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_C2_L_BIT0 BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_R1_L1_V1 30 +#define BIT_MASK_R1_L1_V1 0x3 +#define BIT_R1_L1_V1(x) (((x) & BIT_MASK_R1_L1_V1) << BIT_SHIFT_R1_L1_V1) +#define BITS_R1_L1_V1 (BIT_MASK_R1_L1_V1 << BIT_SHIFT_R1_L1_V1) +#define BIT_CLEAR_R1_L1_V1(x) ((x) & (~BITS_R1_L1_V1)) +#define BIT_GET_R1_L1_V1(x) (((x) >> BIT_SHIFT_R1_L1_V1) & BIT_MASK_R1_L1_V1) +#define BIT_SET_R1_L1_V1(x, v) (BIT_CLEAR_R1_L1_V1(x) | BIT_R1_L1_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_SW18_C1 29 +#define BIT_MASK_SW18_C1 0x3 +#define BIT_SW18_C1(x) (((x) & BIT_MASK_SW18_C1) << BIT_SHIFT_SW18_C1) +#define BITS_SW18_C1 (BIT_MASK_SW18_C1 << BIT_SHIFT_SW18_C1) +#define BIT_CLEAR_SW18_C1(x) ((x) & (~BITS_SW18_C1)) +#define BIT_GET_SW18_C1(x) (((x) >> BIT_SHIFT_SW18_C1) & BIT_MASK_SW18_C1) +#define BIT_SET_SW18_C1(x, v) (BIT_CLEAR_SW18_C1(x) | BIT_SW18_C1(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_C1_L 29 +#define BIT_MASK_C1_L 0x3 +#define BIT_C1_L(x) (((x) & BIT_MASK_C1_L) << BIT_SHIFT_C1_L) +#define BITS_C1_L (BIT_MASK_C1_L << BIT_SHIFT_C1_L) +#define BIT_CLEAR_C1_L(x) ((x) & (~BITS_C1_L)) +#define BIT_GET_C1_L(x) (((x) >> BIT_SHIFT_C1_L) & BIT_MASK_C1_L) +#define BIT_SET_C1_L(x, v) (BIT_CLEAR_C1_L(x) | BIT_C1_L(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_C3_L1_V1 28 +#define BIT_MASK_C3_L1_V1 0x3 +#define BIT_C3_L1_V1(x) (((x) & BIT_MASK_C3_L1_V1) << BIT_SHIFT_C3_L1_V1) +#define BITS_C3_L1_V1 (BIT_MASK_C3_L1_V1 << BIT_SHIFT_C3_L1_V1) +#define BIT_CLEAR_C3_L1_V1(x) ((x) & (~BITS_C3_L1_V1)) +#define BIT_GET_C3_L1_V1(x) (((x) >> BIT_SHIFT_C3_L1_V1) & BIT_MASK_C3_L1_V1) +#define BIT_SET_C3_L1_V1(x, v) (BIT_CLEAR_C3_L1_V1(x) | BIT_C3_L1_V1(v)) + +#define BIT_SHIFT_C2_L1_V1 26 +#define BIT_MASK_C2_L1_V1 0x3 +#define BIT_C2_L1_V1(x) (((x) & BIT_MASK_C2_L1_V1) << BIT_SHIFT_C2_L1_V1) +#define BITS_C2_L1_V1 (BIT_MASK_C2_L1_V1 << BIT_SHIFT_C2_L1_V1) +#define BIT_CLEAR_C2_L1_V1(x) ((x) & (~BITS_C2_L1_V1)) +#define BIT_GET_C2_L1_V1(x) (((x) >> BIT_SHIFT_C2_L1_V1) & BIT_MASK_C2_L1_V1) +#define BIT_SET_C2_L1_V1(x, v) (BIT_CLEAR_C2_L1_V1(x) | BIT_C2_L1_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_REG_FREQ_L 25 +#define BIT_MASK_REG_FREQ_L 0x7 +#define BIT_REG_FREQ_L(x) (((x) & BIT_MASK_REG_FREQ_L) << BIT_SHIFT_REG_FREQ_L) +#define BITS_REG_FREQ_L (BIT_MASK_REG_FREQ_L << BIT_SHIFT_REG_FREQ_L) +#define BIT_CLEAR_REG_FREQ_L(x) ((x) & (~BITS_REG_FREQ_L)) +#define BIT_GET_REG_FREQ_L(x) \ + (((x) >> BIT_SHIFT_REG_FREQ_L) & BIT_MASK_REG_FREQ_L) +#define BIT_SET_REG_FREQ_L(x, v) (BIT_CLEAR_REG_FREQ_L(x) | BIT_REG_FREQ_L(v)) + +#define BIT_REG_EN_DUTY BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_C1_L1_V1 24 +#define BIT_MASK_C1_L1_V1 0x3 +#define BIT_C1_L1_V1(x) (((x) & BIT_MASK_C1_L1_V1) << BIT_SHIFT_C1_L1_V1) +#define BITS_C1_L1_V1 (BIT_MASK_C1_L1_V1 << BIT_SHIFT_C1_L1_V1) +#define BIT_CLEAR_C1_L1_V1(x) ((x) & (~BITS_C1_L1_V1)) +#define BIT_GET_C1_L1_V1(x) (((x) >> BIT_SHIFT_C1_L1_V1) & BIT_MASK_C1_L1_V1) +#define BIT_SET_C1_L1_V1(x, v) (BIT_CLEAR_C1_L1_V1(x) | BIT_C1_L1_V1(v)) + +#define BIT_REG_TYPE_L_V3 BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_REG_MODE 22 +#define BIT_MASK_REG_MODE 0x3 +#define BIT_REG_MODE(x) (((x) & BIT_MASK_REG_MODE) << BIT_SHIFT_REG_MODE) +#define BITS_REG_MODE (BIT_MASK_REG_MODE << BIT_SHIFT_REG_MODE) +#define BIT_CLEAR_REG_MODE(x) ((x) & (~BITS_REG_MODE)) +#define BIT_GET_REG_MODE(x) (((x) >> BIT_SHIFT_REG_MODE) & BIT_MASK_REG_MODE) +#define BIT_SET_REG_MODE(x, v) (BIT_CLEAR_REG_MODE(x) | BIT_REG_MODE(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_FPWM_L1_V1 BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_REG_EN_SP BIT(21) +#define BIT_REG_AUTO_L BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SW18_SELD_BIT0 BIT(19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_V15ADJ_L1 19 +#define BIT_MASK_V15ADJ_L1 0x7 +#define BIT_V15ADJ_L1(x) (((x) & BIT_MASK_V15ADJ_L1) << BIT_SHIFT_V15ADJ_L1) +#define BITS_V15ADJ_L1 (BIT_MASK_V15ADJ_L1 << BIT_SHIFT_V15ADJ_L1) +#define BIT_CLEAR_V15ADJ_L1(x) ((x) & (~BITS_V15ADJ_L1)) +#define BIT_GET_V15ADJ_L1(x) (((x) >> BIT_SHIFT_V15ADJ_L1) & BIT_MASK_V15ADJ_L1) +#define BIT_SET_V15ADJ_L1(x, v) (BIT_CLEAR_V15ADJ_L1(x) | BIT_V15ADJ_L1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SW18_POWOCP BIT(18) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_IN_L1 16 +#define BIT_MASK_IN_L1 0x7 +#define BIT_IN_L1(x) (((x) & BIT_MASK_IN_L1) << BIT_SHIFT_IN_L1) +#define BITS_IN_L1 (BIT_MASK_IN_L1 << BIT_SHIFT_IN_L1) +#define BIT_CLEAR_IN_L1(x) ((x) & (~BITS_IN_L1)) +#define BIT_GET_IN_L1(x) (((x) >> BIT_SHIFT_IN_L1) & BIT_MASK_IN_L1) +#define BIT_SET_IN_L1(x, v) (BIT_CLEAR_IN_L1(x) | BIT_IN_L1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_SW18_OCP 15 +#define BIT_MASK_SW18_OCP 0x7 +#define BIT_SW18_OCP(x) (((x) & BIT_MASK_SW18_OCP) << BIT_SHIFT_SW18_OCP) +#define BITS_SW18_OCP (BIT_MASK_SW18_OCP << BIT_SHIFT_SW18_OCP) +#define BIT_CLEAR_SW18_OCP(x) ((x) & (~BITS_SW18_OCP)) +#define BIT_GET_SW18_OCP(x) (((x) >> BIT_SHIFT_SW18_OCP) & BIT_MASK_SW18_OCP) +#define BIT_SET_SW18_OCP(x, v) (BIT_CLEAR_SW18_OCP(x) | BIT_SW18_OCP(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_OCP_L1 15 +#define BIT_MASK_OCP_L1 0x7 +#define BIT_OCP_L1(x) (((x) & BIT_MASK_OCP_L1) << BIT_SHIFT_OCP_L1) +#define BITS_OCP_L1 (BIT_MASK_OCP_L1 << BIT_SHIFT_OCP_L1) +#define BIT_CLEAR_OCP_L1(x) ((x) & (~BITS_OCP_L1)) +#define BIT_GET_OCP_L1(x) (((x) >> BIT_SHIFT_OCP_L1) & BIT_MASK_OCP_L1) +#define BIT_SET_OCP_L1(x, v) (BIT_CLEAR_OCP_L1(x) | BIT_OCP_L1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_STD_L1 14 +#define BIT_MASK_STD_L1 0x3 +#define BIT_STD_L1(x) (((x) & BIT_MASK_STD_L1) << BIT_SHIFT_STD_L1) +#define BITS_STD_L1 (BIT_MASK_STD_L1 << BIT_SHIFT_STD_L1) +#define BIT_CLEAR_STD_L1(x) ((x) & (~BITS_STD_L1)) +#define BIT_GET_STD_L1(x) (((x) >> BIT_SHIFT_STD_L1) & BIT_MASK_STD_L1) +#define BIT_SET_STD_L1(x, v) (BIT_CLEAR_STD_L1(x) | BIT_STD_L1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_CF_L_BIT0_TO_1 13 +#define BIT_MASK_CF_L_BIT0_TO_1 0x3 +#define BIT_CF_L_BIT0_TO_1(x) \ + (((x) & BIT_MASK_CF_L_BIT0_TO_1) << BIT_SHIFT_CF_L_BIT0_TO_1) +#define BITS_CF_L_BIT0_TO_1 \ + (BIT_MASK_CF_L_BIT0_TO_1 << BIT_SHIFT_CF_L_BIT0_TO_1) +#define BIT_CLEAR_CF_L_BIT0_TO_1(x) ((x) & (~BITS_CF_L_BIT0_TO_1)) +#define BIT_GET_CF_L_BIT0_TO_1(x) \ + (((x) >> BIT_SHIFT_CF_L_BIT0_TO_1) & BIT_MASK_CF_L_BIT0_TO_1) +#define BIT_SET_CF_L_BIT0_TO_1(x, v) \ + (BIT_CLEAR_CF_L_BIT0_TO_1(x) | BIT_CF_L_BIT0_TO_1(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_CF_L 13 +#define BIT_MASK_CF_L 0x3 +#define BIT_CF_L(x) (((x) & BIT_MASK_CF_L) << BIT_SHIFT_CF_L) +#define BITS_CF_L (BIT_MASK_CF_L << BIT_SHIFT_CF_L) +#define BIT_CLEAR_CF_L(x) ((x) & (~BITS_CF_L)) +#define BIT_GET_CF_L(x) (((x) >> BIT_SHIFT_CF_L) & BIT_MASK_CF_L) +#define BIT_SET_CF_L(x, v) (BIT_CLEAR_CF_L(x) | BIT_CF_L(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SW18_FPWM BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SPS_FPWM BIT(11) +#define BIT_WL_CTRL_SPS_PWMFREQ BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SHIFT_VOL_L1 10 +#define BIT_MASK_VOL_L1 0xf +#define BIT_VOL_L1(x) (((x) & BIT_MASK_VOL_L1) << BIT_SHIFT_VOL_L1) +#define BITS_VOL_L1 (BIT_MASK_VOL_L1 << BIT_SHIFT_VOL_L1) +#define BIT_CLEAR_VOL_L1(x) ((x) & (~BITS_VOL_L1)) +#define BIT_GET_VOL_L1(x) (((x) >> BIT_SHIFT_VOL_L1) & BIT_MASK_VOL_L1) +#define BIT_SET_VOL_L1(x, v) (BIT_CLEAR_VOL_L1(x) | BIT_VOL_L1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SW18_SWEN BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SPS_SWEN BIT(9) +#define BIT_HALF_L BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SW18_LDEN BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_SPS_LDEN BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_MAC_ID_EN BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_WL_CTRL_XTAL_CADJ BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_LDO11_EN BIT(6) +#define BIT_AFE_P3_PC BIT(5) +#define BIT_AFE_P2_PC BIT(4) +#define BIT_AFE_P1_PC BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_AFE_MBEN_PCIE_OPT BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_AFE_P0_PC BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_AFE_MBEN BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_SDIO_CTRL_2 (Offset 0x10250010) */ + +#define BIT_SDIO_CLK_SMT_V1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */ + +#define BIT_AFE_BGEN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_SDIO_CTRL_2 (Offset 0x10250010) */ + +#define BIT_SDIO_DATA_SMT BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_POW_ZCD_L BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_CRCERR_MSK BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_IO_READY_SIGNAL_ERR_MSK BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_ENABLE_ZCDOUT_L BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_AUTOZCD_L BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_HSISR3_IND_MSK BIT(30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_TX_CRC__MSK BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_HSISR2_IND_MSK BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_REG_DELAY 28 +#define BIT_MASK_REG_DELAY 0x3 +#define BIT_REG_DELAY(x) (((x) & BIT_MASK_REG_DELAY) << BIT_SHIFT_REG_DELAY) +#define BITS_REG_DELAY (BIT_MASK_REG_DELAY << BIT_SHIFT_REG_DELAY) +#define BIT_CLEAR_REG_DELAY(x) ((x) & (~BITS_REG_DELAY)) +#define BIT_GET_REG_DELAY(x) (((x) >> BIT_SHIFT_REG_DELAY) & BIT_MASK_REG_DELAY) +#define BIT_SET_REG_DELAY(x, v) (BIT_CLEAR_REG_DELAY(x) | BIT_REG_DELAY(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_HEISR_IND_MSK BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_CTWEND_MSK BIT(27) +#define BIT_SDIO_ATIMEND_E_MSK BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIIO_ATIMEND_MSK BIT(25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_ATIMEND_MSK BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_V15ADJ 24 +#define BIT_MASK_SW18_V15ADJ 0x7 +#define BIT_SW18_V15ADJ(x) \ + (((x) & BIT_MASK_SW18_V15ADJ) << BIT_SHIFT_SW18_V15ADJ) +#define BITS_SW18_V15ADJ (BIT_MASK_SW18_V15ADJ << BIT_SHIFT_SW18_V15ADJ) +#define BIT_CLEAR_SW18_V15ADJ(x) ((x) & (~BITS_SW18_V15ADJ)) +#define BIT_GET_SW18_V15ADJ(x) \ + (((x) >> BIT_SHIFT_SW18_V15ADJ) & BIT_MASK_SW18_V15ADJ) +#define BIT_SET_SW18_V15ADJ(x, v) \ + (BIT_CLEAR_SW18_V15ADJ(x) | BIT_SW18_V15ADJ(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_V15ADJ_L1_V1 24 +#define BIT_MASK_V15ADJ_L1_V1 0x7 +#define BIT_V15ADJ_L1_V1(x) \ + (((x) & BIT_MASK_V15ADJ_L1_V1) << BIT_SHIFT_V15ADJ_L1_V1) +#define BITS_V15ADJ_L1_V1 (BIT_MASK_V15ADJ_L1_V1 << BIT_SHIFT_V15ADJ_L1_V1) +#define BIT_CLEAR_V15ADJ_L1_V1(x) ((x) & (~BITS_V15ADJ_L1_V1)) +#define BIT_GET_V15ADJ_L1_V1(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_V1) & BIT_MASK_V15ADJ_L1_V1) +#define BIT_SET_V15ADJ_L1_V1(x, v) \ + (BIT_CLEAR_V15ADJ_L1_V1(x) | BIT_V15ADJ_L1_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_OCPINT_MSK BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_OCPSL BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_PSTIMEOUT_MSK BIT(23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_REG_LDOF_L_V1 BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_GTINT4_MSK BIT(22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_PARSW_DUMMY BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_GTINT3_MSK BIT(21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_CLAMP_MAX_DUTY BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_VOL 20 +#define BIT_MASK_SW18_VOL 0xf +#define BIT_SW18_VOL(x) (((x) & BIT_MASK_SW18_VOL) << BIT_SHIFT_SW18_VOL) +#define BITS_SW18_VOL (BIT_MASK_SW18_VOL << BIT_SHIFT_SW18_VOL) +#define BIT_CLEAR_SW18_VOL(x) ((x) & (~BITS_SW18_VOL)) +#define BIT_GET_SW18_VOL(x) (((x) >> BIT_SHIFT_SW18_VOL) & BIT_MASK_SW18_VOL) +#define BIT_SET_SW18_VOL(x, v) (BIT_CLEAR_SW18_VOL(x) | BIT_SW18_VOL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_VOL_L1_V1 20 +#define BIT_MASK_VOL_L1_V1 0xf +#define BIT_VOL_L1_V1(x) (((x) & BIT_MASK_VOL_L1_V1) << BIT_SHIFT_VOL_L1_V1) +#define BITS_VOL_L1_V1 (BIT_MASK_VOL_L1_V1 << BIT_SHIFT_VOL_L1_V1) +#define BIT_CLEAR_VOL_L1_V1(x) ((x) & (~BITS_VOL_L1_V1)) +#define BIT_GET_VOL_L1_V1(x) (((x) >> BIT_SHIFT_VOL_L1_V1) & BIT_MASK_VOL_L1_V1) +#define BIT_SET_VOL_L1_V1(x, v) (BIT_CLEAR_VOL_L1_V1(x) | BIT_VOL_L1_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_HSISR_IND_MSK BIT(20) +#define BIT_SDIO_CPWM2_MSK BIT(19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_TBOX_L1_V1 19 +#define BIT_MASK_TBOX_L1_V1 0x3 +#define BIT_TBOX_L1_V1(x) (((x) & BIT_MASK_TBOX_L1_V1) << BIT_SHIFT_TBOX_L1_V1) +#define BITS_TBOX_L1_V1 (BIT_MASK_TBOX_L1_V1 << BIT_SHIFT_TBOX_L1_V1) +#define BIT_CLEAR_TBOX_L1_V1(x) ((x) & (~BITS_TBOX_L1_V1)) +#define BIT_GET_TBOX_L1_V1(x) \ + (((x) >> BIT_SHIFT_TBOX_L1_V1) & BIT_MASK_TBOX_L1_V1) +#define BIT_SET_TBOX_L1_V1(x, v) (BIT_CLEAR_TBOX_L1_V1(x) | BIT_TBOX_L1_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_CPWM1_MSK BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_IN 17 +#define BIT_MASK_SW18_IN 0x7 +#define BIT_SW18_IN(x) (((x) & BIT_MASK_SW18_IN) << BIT_SHIFT_SW18_IN) +#define BITS_SW18_IN (BIT_MASK_SW18_IN << BIT_SHIFT_SW18_IN) +#define BIT_CLEAR_SW18_IN(x) ((x) & (~BITS_SW18_IN)) +#define BIT_GET_SW18_IN(x) (((x) >> BIT_SHIFT_SW18_IN) & BIT_MASK_SW18_IN) +#define BIT_SET_SW18_IN(x, v) (BIT_CLEAR_SW18_IN(x) | BIT_SW18_IN(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_IN_L1_V1 17 +#define BIT_MASK_IN_L1_V1 0x7 +#define BIT_IN_L1_V1(x) (((x) & BIT_MASK_IN_L1_V1) << BIT_SHIFT_IN_L1_V1) +#define BITS_IN_L1_V1 (BIT_MASK_IN_L1_V1 << BIT_SHIFT_IN_L1_V1) +#define BIT_CLEAR_IN_L1_V1(x) ((x) & (~BITS_IN_L1_V1)) +#define BIT_GET_IN_L1_V1(x) (((x) >> BIT_SHIFT_IN_L1_V1) & BIT_MASK_IN_L1_V1) +#define BIT_SET_IN_L1_V1(x, v) (BIT_CLEAR_IN_L1_V1(x) | BIT_IN_L1_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_C2HCMD_INT_MSK BIT(17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_REG_DELAY_V3 17 +#define BIT_MASK_REG_DELAY_V3 0x3 +#define BIT_REG_DELAY_V3(x) \ + (((x) & BIT_MASK_REG_DELAY_V3) << BIT_SHIFT_REG_DELAY_V3) +#define BITS_REG_DELAY_V3 (BIT_MASK_REG_DELAY_V3 << BIT_SHIFT_REG_DELAY_V3) +#define BIT_CLEAR_REG_DELAY_V3(x) ((x) & (~BITS_REG_DELAY_V3)) +#define BIT_GET_REG_DELAY_V3(x) \ + (((x) >> BIT_SHIFT_REG_DELAY_V3) & BIT_MASK_REG_DELAY_V3) +#define BIT_SET_REG_DELAY_V3(x, v) \ + (BIT_CLEAR_REG_DELAY_V3(x) | BIT_REG_DELAY_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_BCNERLY_INT_MSK BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_REG_CLAMP_D_L_V2 BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_TBOX 15 +#define BIT_MASK_SW18_TBOX 0x3 +#define BIT_SW18_TBOX(x) (((x) & BIT_MASK_SW18_TBOX) << BIT_SHIFT_SW18_TBOX) +#define BITS_SW18_TBOX (BIT_MASK_SW18_TBOX << BIT_SHIFT_SW18_TBOX) +#define BIT_CLEAR_SW18_TBOX(x) ((x) & (~BITS_SW18_TBOX)) +#define BIT_GET_SW18_TBOX(x) (((x) >> BIT_SHIFT_SW18_TBOX) & BIT_MASK_SW18_TBOX) +#define BIT_SET_SW18_TBOX(x, v) (BIT_CLEAR_SW18_TBOX(x) | BIT_SW18_TBOX(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_REG_BYPASS_L_V3 BIT(15) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_TBOX_L1 15 +#define BIT_MASK_TBOX_L1 0x3 +#define BIT_TBOX_L1(x) (((x) & BIT_MASK_TBOX_L1) << BIT_SHIFT_TBOX_L1) +#define BITS_TBOX_L1 (BIT_MASK_TBOX_L1 << BIT_SHIFT_TBOX_L1) +#define BIT_CLEAR_TBOX_L1(x) ((x) & (~BITS_TBOX_L1)) +#define BIT_GET_TBOX_L1(x) (((x) >> BIT_SHIFT_TBOX_L1) & BIT_MASK_TBOX_L1) +#define BIT_SET_TBOX_L1(x, v) (BIT_CLEAR_TBOX_L1(x) | BIT_TBOX_L1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_ENABLE_ZCDOUT_L_V3 BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SW18_SEL BIT(13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_POW_ZCD_L_V3 BIT(13) +#define BIT_AREN_L1_V1 BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_STD 11 +#define BIT_MASK_SW18_STD 0x3 +#define BIT_SW18_STD(x) (((x) & BIT_MASK_SW18_STD) << BIT_SHIFT_SW18_STD) +#define BITS_SW18_STD (BIT_MASK_SW18_STD << BIT_SHIFT_SW18_STD) +#define BIT_CLEAR_SW18_STD(x) ((x) & (~BITS_SW18_STD)) +#define BIT_GET_SW18_STD(x) (((x) >> BIT_SHIFT_SW18_STD) & BIT_MASK_SW18_STD) +#define BIT_SET_SW18_STD(x, v) (BIT_CLEAR_SW18_STD(x) | BIT_SW18_STD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SW18_SD BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SW18_AREN BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_OCP_V3 9 +#define BIT_MASK_OCP_V3 0x7 +#define BIT_OCP_V3(x) (((x) & BIT_MASK_OCP_V3) << BIT_SHIFT_OCP_V3) +#define BITS_OCP_V3 (BIT_MASK_OCP_V3 << BIT_SHIFT_OCP_V3) +#define BIT_CLEAR_OCP_V3(x) ((x) & (~BITS_OCP_V3)) +#define BIT_GET_OCP_V3(x) (((x) >> BIT_SHIFT_OCP_V3) & BIT_MASK_OCP_V3) +#define BIT_SET_OCP_V3(x, v) (BIT_CLEAR_OCP_V3(x) | BIT_OCP_V3(v)) + +#define BIT_POWOCP_V3 BIT(8) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_BT_INT_MASK BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_R3 7 +#define BIT_MASK_SW18_R3 0x3 +#define BIT_SW18_R3(x) (((x) & BIT_MASK_SW18_R3) << BIT_SHIFT_SW18_R3) +#define BITS_SW18_R3 (BIT_MASK_SW18_R3 << BIT_SHIFT_SW18_R3) +#define BIT_CLEAR_SW18_R3(x) ((x) & (~BITS_SW18_R3)) +#define BIT_GET_SW18_R3(x) (((x) >> BIT_SHIFT_SW18_R3) & BIT_MASK_SW18_R3) +#define BIT_SET_SW18_R3(x, v) (BIT_CLEAR_SW18_R3(x) | BIT_SW18_R3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_TXBCNERR_MSK BIT(7) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_R3_L 7 +#define BIT_MASK_R3_L 0x3 +#define BIT_R3_L(x) (((x) & BIT_MASK_R3_L) << BIT_SHIFT_R3_L) +#define BITS_R3_L (BIT_MASK_R3_L << BIT_SHIFT_R3_L) +#define BIT_CLEAR_R3_L(x) ((x) & (~BITS_R3_L)) +#define BIT_GET_R3_L(x) (((x) >> BIT_SHIFT_R3_L) & BIT_MASK_R3_L) +#define BIT_SET_R3_L(x, v) (BIT_CLEAR_R3_L(x) | BIT_R3_L(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_TXBCNOK_MSK BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_CF_L_V3 6 +#define BIT_MASK_CF_L_V3 0x3 +#define BIT_CF_L_V3(x) (((x) & BIT_MASK_CF_L_V3) << BIT_SHIFT_CF_L_V3) +#define BITS_CF_L_V3 (BIT_MASK_CF_L_V3 << BIT_SHIFT_CF_L_V3) +#define BIT_CLEAR_CF_L_V3(x) ((x) & (~BITS_CF_L_V3)) +#define BIT_GET_CF_L_V3(x) (((x) >> BIT_SHIFT_CF_L_V3) & BIT_MASK_CF_L_V3) +#define BIT_SET_CF_L_V3(x, v) (BIT_CLEAR_CF_L_V3(x) | BIT_CF_L_V3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_R2 5 +#define BIT_MASK_SW18_R2 0x3 +#define BIT_SW18_R2(x) (((x) & BIT_MASK_SW18_R2) << BIT_SHIFT_SW18_R2) +#define BITS_SW18_R2 (BIT_MASK_SW18_R2 << BIT_SHIFT_SW18_R2) +#define BIT_CLEAR_SW18_R2(x) ((x) & (~BITS_SW18_R2)) +#define BIT_GET_SW18_R2(x) (((x) >> BIT_SHIFT_SW18_R2) & BIT_MASK_SW18_R2) +#define BIT_SET_SW18_R2(x, v) (BIT_CLEAR_SW18_R2(x) | BIT_SW18_R2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_RXFOVW_MSK BIT(5) +#define BIT_SDIO_TXFOVW_MSK BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_CFC_L_BIT0_TO_1_V1 4 +#define BIT_MASK_CFC_L_BIT0_TO_1_V1 0x3 +#define BIT_CFC_L_BIT0_TO_1_V1(x) \ + (((x) & BIT_MASK_CFC_L_BIT0_TO_1_V1) << BIT_SHIFT_CFC_L_BIT0_TO_1_V1) +#define BITS_CFC_L_BIT0_TO_1_V1 \ + (BIT_MASK_CFC_L_BIT0_TO_1_V1 << BIT_SHIFT_CFC_L_BIT0_TO_1_V1) +#define BIT_CLEAR_CFC_L_BIT0_TO_1_V1(x) ((x) & (~BITS_CFC_L_BIT0_TO_1_V1)) +#define BIT_GET_CFC_L_BIT0_TO_1_V1(x) \ + (((x) >> BIT_SHIFT_CFC_L_BIT0_TO_1_V1) & BIT_MASK_CFC_L_BIT0_TO_1_V1) +#define BIT_SET_CFC_L_BIT0_TO_1_V1(x, v) \ + (BIT_CLEAR_CFC_L_BIT0_TO_1_V1(x) | BIT_CFC_L_BIT0_TO_1_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_R1 3 +#define BIT_MASK_SW18_R1 0x3 +#define BIT_SW18_R1(x) (((x) & BIT_MASK_SW18_R1) << BIT_SHIFT_SW18_R1) +#define BITS_SW18_R1 (BIT_MASK_SW18_R1 << BIT_SHIFT_SW18_R1) +#define BIT_CLEAR_SW18_R1(x) ((x) & (~BITS_SW18_R1)) +#define BIT_GET_SW18_R1(x) (((x) >> BIT_SHIFT_SW18_R1) & BIT_MASK_SW18_R1) +#define BIT_SET_SW18_R1(x, v) (BIT_CLEAR_SW18_R1(x) | BIT_SW18_R1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_RXERR_MSK BIT(3) +#define BIT_SDIO_TXERR_MSK BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_R3_L1_V1 2 +#define BIT_MASK_R3_L1_V1 0x3 +#define BIT_R3_L1_V1(x) (((x) & BIT_MASK_R3_L1_V1) << BIT_SHIFT_R3_L1_V1) +#define BITS_R3_L1_V1 (BIT_MASK_R3_L1_V1 << BIT_SHIFT_R3_L1_V1) +#define BIT_CLEAR_R3_L1_V1(x) ((x) & (~BITS_R3_L1_V1)) +#define BIT_GET_R3_L1_V1(x) (((x) >> BIT_SHIFT_R3_L1_V1) & BIT_MASK_R3_L1_V1) +#define BIT_SET_R3_L1_V1(x, v) (BIT_CLEAR_R3_L1_V1(x) | BIT_R3_L1_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_SW18_C3 1 +#define BIT_MASK_SW18_C3 0x3 +#define BIT_SW18_C3(x) (((x) & BIT_MASK_SW18_C3) << BIT_SHIFT_SW18_C3) +#define BITS_SW18_C3 (BIT_MASK_SW18_C3 << BIT_SHIFT_SW18_C3) +#define BIT_CLEAR_SW18_C3(x) ((x) & (~BITS_SW18_C3)) +#define BIT_GET_SW18_C3(x) (((x) >> BIT_SHIFT_SW18_C3) & BIT_MASK_SW18_C3) +#define BIT_SET_SW18_C3(x, v) (BIT_CLEAR_SW18_C3(x) | BIT_SW18_C3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_SDIO_AVAL_MSK BIT(1) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_C3_L_C3 1 +#define BIT_MASK_C3_L_C3 0x3 +#define BIT_C3_L_C3(x) (((x) & BIT_MASK_C3_L_C3) << BIT_SHIFT_C3_L_C3) +#define BITS_C3_L_C3 (BIT_MASK_C3_L_C3 << BIT_SHIFT_C3_L_C3) +#define BIT_CLEAR_C3_L_C3(x) ((x) & (~BITS_C3_L_C3)) +#define BIT_GET_C3_L_C3(x) (((x) >> BIT_SHIFT_C3_L_C3) & BIT_MASK_C3_L_C3) +#define BIT_SET_C3_L_C3(x, v) (BIT_CLEAR_C3_L_C3(x) | BIT_C3_L_C3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SW18_C2_BIT1 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HIMR (Offset 0x10250014) */ + +#define BIT_RX_REQUEST_MSK BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_SHIFT_R2_L1_V1 0 +#define BIT_MASK_R2_L1_V1 0x3 +#define BIT_R2_L1_V1(x) (((x) & BIT_MASK_R2_L1_V1) << BIT_SHIFT_R2_L1_V1) +#define BITS_R2_L1_V1 (BIT_MASK_R2_L1_V1 << BIT_SHIFT_R2_L1_V1) +#define BIT_CLEAR_R2_L1_V1(x) ((x) & (~BITS_R2_L1_V1)) +#define BIT_GET_R2_L1_V1(x) (((x) >> BIT_SHIFT_R2_L1_V1) & BIT_MASK_R2_L1_V1) +#define BIT_SET_R2_L1_V1(x, v) (BIT_CLEAR_R2_L1_V1(x) | BIT_R2_L1_V1(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */ + +#define BIT_C2_L_BIT1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL3 (Offset 0x0018) */ + +#define BIT_SPS18_OCP_DIS BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_SDIO_CRCERR BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_IO_READY_SIGNAL_ERR BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_SDIO_HSISR3_IND BIT(30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_TX_CRC BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_SDIO_HSISR2_IND BIT(29) +#define BIT_SDIO_HEISR_IND BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_SDIO_CTWEND BIT(27) +#define BIT_SDIO_ATIMEND_E BIT(26) +#define BIT_SDIO_ATIMEND BIT(25) +#define BIT_SDIO_OCPINT BIT(24) +#define BIT_SDIO_PSTIMEOUT BIT(23) +#define BIT_SDIO_GTINT4 BIT(22) +#define BIT_SDIO_GTINT3 BIT(21) +#define BIT_SDIO_HSISR_IND BIT(20) +#define BIT_SDIO_CPWM2 BIT(19) +#define BIT_SDIO_CPWM1 BIT(18) +#define BIT_SDIO_C2HCMD_INT BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL3 (Offset 0x0018) */ + +#define BIT_SHIFT_SPS18_OCP_TH 16 +#define BIT_MASK_SPS18_OCP_TH 0x7fff +#define BIT_SPS18_OCP_TH(x) \ + (((x) & BIT_MASK_SPS18_OCP_TH) << BIT_SHIFT_SPS18_OCP_TH) +#define BITS_SPS18_OCP_TH (BIT_MASK_SPS18_OCP_TH << BIT_SHIFT_SPS18_OCP_TH) +#define BIT_CLEAR_SPS18_OCP_TH(x) ((x) & (~BITS_SPS18_OCP_TH)) +#define BIT_GET_SPS18_OCP_TH(x) \ + (((x) >> BIT_SHIFT_SPS18_OCP_TH) & BIT_MASK_SPS18_OCP_TH) +#define BIT_SET_SPS18_OCP_TH(x, v) \ + (BIT_CLEAR_SPS18_OCP_TH(x) | BIT_SPS18_OCP_TH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_SDIO_BCNERLY_INT BIT(16) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_BT_INT BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_SDIO_TXBCNERR BIT(7) +#define BIT_SDIO_TXBCNOK BIT(6) +#define BIT_SDIO_RXFOVW BIT(5) +#define BIT_SDIO_TXFOVW BIT(4) +#define BIT_SDIO_RXERR BIT(3) +#define BIT_SDIO_TXERR BIT(2) +#define BIT_SDIO_AVAL BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SWR_CTRL3 (Offset 0x0018) */ + +#define BIT_SHIFT_OCP_WINDOW 0 +#define BIT_MASK_OCP_WINDOW 0xffff +#define BIT_OCP_WINDOW(x) (((x) & BIT_MASK_OCP_WINDOW) << BIT_SHIFT_OCP_WINDOW) +#define BITS_OCP_WINDOW (BIT_MASK_OCP_WINDOW << BIT_SHIFT_OCP_WINDOW) +#define BIT_CLEAR_OCP_WINDOW(x) ((x) & (~BITS_OCP_WINDOW)) +#define BIT_GET_OCP_WINDOW(x) \ + (((x) >> BIT_SHIFT_OCP_WINDOW) & BIT_MASK_OCP_WINDOW) +#define BIT_SET_OCP_WINDOW(x, v) (BIT_CLEAR_OCP_WINDOW(x) | BIT_OCP_WINDOW(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HISR (Offset 0x10250018) */ + +#define BIT_RX_REQUEST BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_HREG_DBG BIT(23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_SHIFT_HREG_DBG_V1 12 +#define BIT_MASK_HREG_DBG_V1 0xfff +#define BIT_HREG_DBG_V1(x) \ + (((x) & BIT_MASK_HREG_DBG_V1) << BIT_SHIFT_HREG_DBG_V1) +#define BITS_HREG_DBG_V1 (BIT_MASK_HREG_DBG_V1 << BIT_SHIFT_HREG_DBG_V1) +#define BIT_CLEAR_HREG_DBG_V1(x) ((x) & (~BITS_HREG_DBG_V1)) +#define BIT_GET_HREG_DBG_V1(x) \ + (((x) >> BIT_SHIFT_HREG_DBG_V1) & BIT_MASK_HREG_DBG_V1) +#define BIT_SET_HREG_DBG_V1(x, v) \ + (BIT_CLEAR_HREG_DBG_V1(x) | BIT_HREG_DBG_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_MCU_RST BIT(11) +#define BIT_WLOCK_90 BIT(10) +#define BIT_WLOCK_70 BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_WLMCUIOIF BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_WLOCK_78 BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_LOCK_ALL_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_R_DIS_PRST BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_R_DIS_PRST_1 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_WLOCK_1C_B6 BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_R_DIS_PRST_0 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RSV_CTRL (Offset 0x001C) */ + +#define BIT_WLOCK_40 BIT(4) +#define BIT_WLOCK_08 BIT(3) +#define BIT_WLOCK_04 BIT(2) +#define BIT_WLOCK_00 BIT(1) +#define BIT_WLOCK_ALL BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_RX_REQ_LEN (Offset 0x1025001C) */ + +#define BIT_SHIFT_RX_REQ_LEN_V1 0 +#define BIT_MASK_RX_REQ_LEN_V1 0x3ffff +#define BIT_RX_REQ_LEN_V1(x) \ + (((x) & BIT_MASK_RX_REQ_LEN_V1) << BIT_SHIFT_RX_REQ_LEN_V1) +#define BITS_RX_REQ_LEN_V1 (BIT_MASK_RX_REQ_LEN_V1 << BIT_SHIFT_RX_REQ_LEN_V1) +#define BIT_CLEAR_RX_REQ_LEN_V1(x) ((x) & (~BITS_RX_REQ_LEN_V1)) +#define BIT_GET_RX_REQ_LEN_V1(x) \ + (((x) >> BIT_SHIFT_RX_REQ_LEN_V1) & BIT_MASK_RX_REQ_LEN_V1) +#define BIT_SET_RX_REQ_LEN_V1(x, v) \ + (BIT_CLEAR_RX_REQ_LEN_V1(x) | BIT_RX_REQ_LEN_V1(v)) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_RF_CTRL (Offset 0x001F) */ + +#define BIT_S0_RFC_WO_0 BIT(7) +#define BIT_S0_RFC_WT_0 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RF_CTRL (Offset 0x001F) */ + +#define BIT_RF_SDMRSTB BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RF0_CTRL (Offset 0x001F) */ + +#define BIT_RF0_SDMRSTB BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RF_CTRL (Offset 0x001F) */ + +#define BIT_RF_RSTB BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RF0_CTRL (Offset 0x001F) */ + +#define BIT_RF0_RSTB BIT(1) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_RF_CTRL (Offset 0x001F) */ + +#define BIT_S0_RFC_RSTB BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RF_CTRL (Offset 0x001F) */ + +#define BIT_RF_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RF0_CTRL (Offset 0x001F) */ + +#define BIT_RF0_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_FREE_TXPG_SEQ_V1 (Offset 0x1025001F) */ + +#define BIT_SHIFT_FREE_TXPG_SEQ 0 +#define BIT_MASK_FREE_TXPG_SEQ 0xff +#define BIT_FREE_TXPG_SEQ(x) \ + (((x) & BIT_MASK_FREE_TXPG_SEQ) << BIT_SHIFT_FREE_TXPG_SEQ) +#define BITS_FREE_TXPG_SEQ (BIT_MASK_FREE_TXPG_SEQ << BIT_SHIFT_FREE_TXPG_SEQ) +#define BIT_CLEAR_FREE_TXPG_SEQ(x) ((x) & (~BITS_FREE_TXPG_SEQ)) +#define BIT_GET_FREE_TXPG_SEQ(x) \ + (((x) >> BIT_SHIFT_FREE_TXPG_SEQ) & BIT_MASK_FREE_TXPG_SEQ) +#define BIT_SET_FREE_TXPG_SEQ(x, v) \ + (BIT_CLEAR_FREE_TXPG_SEQ(x) | BIT_FREE_TXPG_SEQ(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLPON_EMEM1_EN BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_LPLDH12_RSV1 BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLPON_EMEM0_EN BIT(30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_LPLDH12_RSV0 BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_SHIFT_LPLDH12_RSV 29 +#define BIT_MASK_LPLDH12_RSV 0x7 +#define BIT_LPLDH12_RSV(x) \ + (((x) & BIT_MASK_LPLDH12_RSV) << BIT_SHIFT_LPLDH12_RSV) +#define BITS_LPLDH12_RSV (BIT_MASK_LPLDH12_RSV << BIT_SHIFT_LPLDH12_RSV) +#define BIT_CLEAR_LPLDH12_RSV(x) ((x) & (~BITS_LPLDH12_RSV)) +#define BIT_GET_LPLDH12_RSV(x) \ + (((x) >> BIT_SHIFT_LPLDH12_RSV) & BIT_MASK_LPLDH12_RSV) +#define BIT_SET_LPLDH12_RSV(x, v) \ + (BIT_CLEAR_LPLDH12_RSV(x) | BIT_LPLDH12_RSV(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_LPLDH12_SLP BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLPOFF_P4EN BIT(28) +#define BIT_R_SYM_WLPOFF_P3EN BIT(27) +#define BIT_R_SYM_WLPOFF_P2EN BIT(26) +#define BIT_R_SYM_WLPOFF_P1EN BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_SHIFT_LPLDH12_VADJ 24 +#define BIT_MASK_LPLDH12_VADJ 0xf +#define BIT_LPLDH12_VADJ(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ) << BIT_SHIFT_LPLDH12_VADJ) +#define BITS_LPLDH12_VADJ (BIT_MASK_LPLDH12_VADJ << BIT_SHIFT_LPLDH12_VADJ) +#define BIT_CLEAR_LPLDH12_VADJ(x) ((x) & (~BITS_LPLDH12_VADJ)) +#define BIT_GET_LPLDH12_VADJ(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ) & BIT_MASK_LPLDH12_VADJ) +#define BIT_SET_LPLDH12_VADJ(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ(x) | BIT_LPLDH12_VADJ(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLPOFF_EN BIT(24) +#define BIT_R_SYM_WLPON_P3EN BIT(21) +#define BIT_R_SYM_WLPON_P2EN BIT(20) +#define BIT_R_SYM_WLPON_P1EN BIT(19) +#define BIT_R_SYM_WLPON_EN BIT(18) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_PCIE_CALIB_EN BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_LDH12_EN BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_FREE_TXPG (Offset 0x10250020) */ + +#define BIT_SHIFT_MID_FREEPG_V1 16 +#define BIT_MASK_MID_FREEPG_V1 0xfff +#define BIT_MID_FREEPG_V1(x) \ + (((x) & BIT_MASK_MID_FREEPG_V1) << BIT_SHIFT_MID_FREEPG_V1) +#define BITS_MID_FREEPG_V1 (BIT_MASK_MID_FREEPG_V1 << BIT_SHIFT_MID_FREEPG_V1) +#define BIT_CLEAR_MID_FREEPG_V1(x) ((x) & (~BITS_MID_FREEPG_V1)) +#define BIT_GET_MID_FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_MID_FREEPG_V1) & BIT_MASK_MID_FREEPG_V1) +#define BIT_SET_MID_FREEPG_V1(x, v) \ + (BIT_CLEAR_MID_FREEPG_V1(x) | BIT_MID_FREEPG_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_LDOV12D_STBY BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_BB_POWER_CUT_CTRL_BY_BB BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_WLBBOFF_BIG_PWC_EN BIT(14) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_SHIFT_XTAL_GM_REP_V8 13 +#define BIT_MASK_XTAL_GM_REP_V8 0x3 +#define BIT_XTAL_GM_REP_V8(x) \ + (((x) & BIT_MASK_XTAL_GM_REP_V8) << BIT_SHIFT_XTAL_GM_REP_V8) +#define BITS_XTAL_GM_REP_V8 \ + (BIT_MASK_XTAL_GM_REP_V8 << BIT_SHIFT_XTAL_GM_REP_V8) +#define BIT_CLEAR_XTAL_GM_REP_V8(x) ((x) & (~BITS_XTAL_GM_REP_V8)) +#define BIT_GET_XTAL_GM_REP_V8(x) \ + (((x) >> BIT_SHIFT_XTAL_GM_REP_V8) & BIT_MASK_XTAL_GM_REP_V8) +#define BIT_SET_XTAL_GM_REP_V8(x, v) \ + (BIT_CLEAR_XTAL_GM_REP_V8(x) | BIT_XTAL_GM_REP_V8(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_WLBBOFF_SMALL_PWC_EN BIT(13) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_POW_REGU_P3 BIT(12) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_WLMACOFF_BIG_PWC_EN BIT(12) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_POW_REGU_P2 BIT(11) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_WLPON_PWC_EN BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_POW_REGU_P1 BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_MEM_DS_EN BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLBBOFF1_P4_EN BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_LDOV12W_EN BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLBBOFF1_P3_EN BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_SHIFT_ANAPAR_RFC2 8 +#define BIT_MASK_ANAPAR_RFC2 0xff +#define BIT_ANAPAR_RFC2(x) \ + (((x) & BIT_MASK_ANAPAR_RFC2) << BIT_SHIFT_ANAPAR_RFC2) +#define BITS_ANAPAR_RFC2 (BIT_MASK_ANAPAR_RFC2 << BIT_SHIFT_ANAPAR_RFC2) +#define BIT_CLEAR_ANAPAR_RFC2(x) ((x) & (~BITS_ANAPAR_RFC2)) +#define BIT_GET_ANAPAR_RFC2(x) \ + (((x) >> BIT_SHIFT_ANAPAR_RFC2) & BIT_MASK_ANAPAR_RFC2) +#define BIT_SET_ANAPAR_RFC2(x, v) \ + (BIT_CLEAR_ANAPAR_RFC2(x) | BIT_ANAPAR_RFC2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_EX_XTAL_DRV_DIGI BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLBBOFF1_P2_EN BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_EX_XTAL_DRV_USB BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLBBOFF1_P1_EN BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_EX_XTAL_DRV_AFE BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_SHIFT_LDA12_VOADJ 4 +#define BIT_MASK_LDA12_VOADJ 0xf +#define BIT_LDA12_VOADJ(x) \ + (((x) & BIT_MASK_LDA12_VOADJ) << BIT_SHIFT_LDA12_VOADJ) +#define BITS_LDA12_VOADJ (BIT_MASK_LDA12_VOADJ << BIT_SHIFT_LDA12_VOADJ) +#define BIT_CLEAR_LDA12_VOADJ(x) ((x) & (~BITS_LDA12_VOADJ)) +#define BIT_GET_LDA12_VOADJ(x) \ + (((x) >> BIT_SHIFT_LDA12_VOADJ) & BIT_MASK_LDA12_VOADJ) +#define BIT_SET_LDA12_VOADJ(x, v) \ + (BIT_CLEAR_LDA12_VOADJ(x) | BIT_LDA12_VOADJ(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_EX_XTAL_DRV_RF2 BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLBBOFF_P4_EN BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_REG_VOS BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_EX_XTAL_DRV_RF1 BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLBBOFF_P3_EN BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_POW_REGU_P0 BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLBBOFF_P2_EN BIT(2) +#define BIT_R_SYM_WLBBOFF_P1_EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_LDA12_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_POW_PLL_LDO BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_FREE_TXPG (Offset 0x10250020) */ + +#define BIT_SHIFT_HIQ_FREEPG_V1 0 +#define BIT_MASK_HIQ_FREEPG_V1 0xfff +#define BIT_HIQ_FREEPG_V1(x) \ + (((x) & BIT_MASK_HIQ_FREEPG_V1) << BIT_SHIFT_HIQ_FREEPG_V1) +#define BITS_HIQ_FREEPG_V1 (BIT_MASK_HIQ_FREEPG_V1 << BIT_SHIFT_HIQ_FREEPG_V1) +#define BIT_CLEAR_HIQ_FREEPG_V1(x) ((x) & (~BITS_HIQ_FREEPG_V1)) +#define BIT_GET_HIQ_FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_HIQ_FREEPG_V1) & BIT_MASK_HIQ_FREEPG_V1) +#define BIT_SET_HIQ_FREEPG_V1(x, v) \ + (BIT_CLEAR_HIQ_FREEPG_V1(x) | BIT_HIQ_FREEPG_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_R_SYM_WLBBOFF_EN BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */ + +#define BIT_SHIFT_ANAPAR_RFC1 0 +#define BIT_MASK_ANAPAR_RFC1 0xff +#define BIT_ANAPAR_RFC1(x) \ + (((x) & BIT_MASK_ANAPAR_RFC1) << BIT_SHIFT_ANAPAR_RFC1) +#define BITS_ANAPAR_RFC1 (BIT_MASK_ANAPAR_RFC1 << BIT_SHIFT_ANAPAR_RFC1) +#define BIT_CLEAR_ANAPAR_RFC1(x) ((x) & (~BITS_ANAPAR_RFC1)) +#define BIT_GET_ANAPAR_RFC1(x) \ + (((x) >> BIT_SHIFT_ANAPAR_RFC1) & BIT_MASK_ANAPAR_RFC1) +#define BIT_SET_ANAPAR_RFC1(x, v) \ + (BIT_CLEAR_ANAPAR_RFC1(x) | BIT_ANAPAR_RFC1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_AGPIO_GPE BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XQSEL_V3 BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_REG_CC 30 +#define BIT_MASK_REG_CC 0x3 +#define BIT_REG_CC(x) (((x) & BIT_MASK_REG_CC) << BIT_SHIFT_REG_CC) +#define BITS_REG_CC (BIT_MASK_REG_CC << BIT_SHIFT_REG_CC) +#define BIT_CLEAR_REG_CC(x) ((x) & (~BITS_REG_CC)) +#define BIT_GET_REG_CC(x) (((x) >> BIT_SHIFT_REG_CC) & BIT_MASK_REG_CC) +#define BIT_SET_REG_CC(x, v) (BIT_CLEAR_REG_CC(x) | BIT_REG_CC(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_CKDELAY_AFE_V1 BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_CKDLY_DIG BIT(28) +#define BIT_CKDLY_USB BIT(27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GPIO_V1 27 +#define BIT_MASK_XTAL_GPIO_V1 0x7 +#define BIT_XTAL_GPIO_V1(x) \ + (((x) & BIT_MASK_XTAL_GPIO_V1) << BIT_SHIFT_XTAL_GPIO_V1) +#define BITS_XTAL_GPIO_V1 (BIT_MASK_XTAL_GPIO_V1 << BIT_SHIFT_XTAL_GPIO_V1) +#define BIT_CLEAR_XTAL_GPIO_V1(x) ((x) & (~BITS_XTAL_GPIO_V1)) +#define BIT_GET_XTAL_GPIO_V1(x) \ + (((x) >> BIT_SHIFT_XTAL_GPIO_V1) & BIT_MASK_XTAL_GPIO_V1) +#define BIT_SET_XTAL_GPIO_V1(x, v) \ + (BIT_CLEAR_XTAL_GPIO_V1(x) | BIT_XTAL_GPIO_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_CKDLY_AFE BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_CAP_XI 25 +#define BIT_MASK_XTAL_CAP_XI 0x3f +#define BIT_XTAL_CAP_XI(x) \ + (((x) & BIT_MASK_XTAL_CAP_XI) << BIT_SHIFT_XTAL_CAP_XI) +#define BITS_XTAL_CAP_XI (BIT_MASK_XTAL_CAP_XI << BIT_SHIFT_XTAL_CAP_XI) +#define BIT_CLEAR_XTAL_CAP_XI(x) ((x) & (~BITS_XTAL_CAP_XI)) +#define BIT_GET_XTAL_CAP_XI(x) \ + (((x) >> BIT_SHIFT_XTAL_CAP_XI) & BIT_MASK_XTAL_CAP_XI) +#define BIT_SET_XTAL_CAP_XI(x, v) \ + (BIT_CLEAR_XTAL_CAP_XI(x) | BIT_XTAL_CAP_XI(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_DIG_DRV_1_TO_0 25 +#define BIT_MASK_XTAL_DIG_DRV_1_TO_0 0x3 +#define BIT_XTAL_DIG_DRV_1_TO_0(x) \ + (((x) & BIT_MASK_XTAL_DIG_DRV_1_TO_0) << BIT_SHIFT_XTAL_DIG_DRV_1_TO_0) +#define BITS_XTAL_DIG_DRV_1_TO_0 \ + (BIT_MASK_XTAL_DIG_DRV_1_TO_0 << BIT_SHIFT_XTAL_DIG_DRV_1_TO_0) +#define BIT_CLEAR_XTAL_DIG_DRV_1_TO_0(x) ((x) & (~BITS_XTAL_DIG_DRV_1_TO_0)) +#define BIT_GET_XTAL_DIG_DRV_1_TO_0(x) \ + (((x) >> BIT_SHIFT_XTAL_DIG_DRV_1_TO_0) & BIT_MASK_XTAL_DIG_DRV_1_TO_0) +#define BIT_SET_XTAL_DIG_DRV_1_TO_0(x, v) \ + (BIT_CLEAR_XTAL_DIG_DRV_1_TO_0(x) | BIT_XTAL_DIG_DRV_1_TO_0(v)) + +#define BIT_XTAL_GDIG BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GPIO 23 +#define BIT_MASK_XTAL_GPIO 0x7 +#define BIT_XTAL_GPIO(x) (((x) & BIT_MASK_XTAL_GPIO) << BIT_SHIFT_XTAL_GPIO) +#define BITS_XTAL_GPIO (BIT_MASK_XTAL_GPIO << BIT_SHIFT_XTAL_GPIO) +#define BIT_CLEAR_XTAL_GPIO(x) ((x) & (~BITS_XTAL_GPIO)) +#define BIT_GET_XTAL_GPIO(x) (((x) >> BIT_SHIFT_XTAL_GPIO) & BIT_MASK_XTAL_GPIO) +#define BIT_SET_XTAL_GPIO(x, v) (BIT_CLEAR_XTAL_GPIO(x) | BIT_XTAL_GPIO(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_DRV_DIGI 23 +#define BIT_MASK_XTAL_DRV_DIGI 0x3 +#define BIT_XTAL_DRV_DIGI(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI) << BIT_SHIFT_XTAL_DRV_DIGI) +#define BITS_XTAL_DRV_DIGI (BIT_MASK_XTAL_DRV_DIGI << BIT_SHIFT_XTAL_DRV_DIGI) +#define BIT_CLEAR_XTAL_DRV_DIGI(x) ((x) & (~BITS_XTAL_DRV_DIGI)) +#define BIT_GET_XTAL_DRV_DIGI(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI) & BIT_MASK_XTAL_DRV_DIGI) +#define BIT_SET_XTAL_DRV_DIGI(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI(x) | BIT_XTAL_DRV_DIGI(v)) + +#define BIT_XTAL_DRV_USB_BIT1 BIT(22) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_DRV_RF_LATCH_V2 BIT(22) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_RDRV_RF2_1_TO_0 22 +#define BIT_MASK_XTAL_RDRV_RF2_1_TO_0 0x3 +#define BIT_XTAL_RDRV_RF2_1_TO_0(x) \ + (((x) & BIT_MASK_XTAL_RDRV_RF2_1_TO_0) \ + << BIT_SHIFT_XTAL_RDRV_RF2_1_TO_0) +#define BITS_XTAL_RDRV_RF2_1_TO_0 \ + (BIT_MASK_XTAL_RDRV_RF2_1_TO_0 << BIT_SHIFT_XTAL_RDRV_RF2_1_TO_0) +#define BIT_CLEAR_XTAL_RDRV_RF2_1_TO_0(x) ((x) & (~BITS_XTAL_RDRV_RF2_1_TO_0)) +#define BIT_GET_XTAL_RDRV_RF2_1_TO_0(x) \ + (((x) >> BIT_SHIFT_XTAL_RDRV_RF2_1_TO_0) & \ + BIT_MASK_XTAL_RDRV_RF2_1_TO_0) +#define BIT_SET_XTAL_RDRV_RF2_1_TO_0(x, v) \ + (BIT_CLEAR_XTAL_RDRV_RF2_1_TO_0(x) | BIT_XTAL_RDRV_RF2_1_TO_0(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_GMN_4 BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_MAC_CLK_SEL 20 +#define BIT_MASK_MAC_CLK_SEL 0x3 +#define BIT_MAC_CLK_SEL(x) \ + (((x) & BIT_MASK_MAC_CLK_SEL) << BIT_SHIFT_MAC_CLK_SEL) +#define BITS_MAC_CLK_SEL (BIT_MASK_MAC_CLK_SEL << BIT_SHIFT_MAC_CLK_SEL) +#define BIT_CLEAR_MAC_CLK_SEL(x) ((x) & (~BITS_MAC_CLK_SEL)) +#define BIT_GET_MAC_CLK_SEL(x) \ + (((x) >> BIT_SHIFT_MAC_CLK_SEL) & BIT_MASK_MAC_CLK_SEL) +#define BIT_SET_MAC_CLK_SEL(x, v) \ + (BIT_CLEAR_MAC_CLK_SEL(x) | BIT_MAC_CLK_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_DRV_USB_BIT0 BIT(19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_RDRV_1_TO_0 19 +#define BIT_MASK_XTAL_RDRV_1_TO_0 0x3 +#define BIT_XTAL_RDRV_1_TO_0(x) \ + (((x) & BIT_MASK_XTAL_RDRV_1_TO_0) << BIT_SHIFT_XTAL_RDRV_1_TO_0) +#define BITS_XTAL_RDRV_1_TO_0 \ + (BIT_MASK_XTAL_RDRV_1_TO_0 << BIT_SHIFT_XTAL_RDRV_1_TO_0) +#define BIT_CLEAR_XTAL_RDRV_1_TO_0(x) ((x) & (~BITS_XTAL_RDRV_1_TO_0)) +#define BIT_GET_XTAL_RDRV_1_TO_0(x) \ + (((x) >> BIT_SHIFT_XTAL_RDRV_1_TO_0) & BIT_MASK_XTAL_RDRV_1_TO_0) +#define BIT_SET_XTAL_RDRV_1_TO_0(x, v) \ + (BIT_CLEAR_XTAL_RDRV_1_TO_0(x) | BIT_XTAL_RDRV_1_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_DIG_DRV 18 +#define BIT_MASK_XTAL_DIG_DRV 0x3 +#define BIT_XTAL_DIG_DRV(x) \ + (((x) & BIT_MASK_XTAL_DIG_DRV) << BIT_SHIFT_XTAL_DIG_DRV) +#define BITS_XTAL_DIG_DRV (BIT_MASK_XTAL_DIG_DRV << BIT_SHIFT_XTAL_DIG_DRV) +#define BIT_CLEAR_XTAL_DIG_DRV(x) ((x) & (~BITS_XTAL_DIG_DRV)) +#define BIT_GET_XTAL_DIG_DRV(x) \ + (((x) >> BIT_SHIFT_XTAL_DIG_DRV) & BIT_MASK_XTAL_DIG_DRV) +#define BIT_SET_XTAL_DIG_DRV(x, v) \ + (BIT_CLEAR_XTAL_DIG_DRV(x) | BIT_XTAL_DIG_DRV(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_GMP_4 BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_GATE_DIG BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_DRV_AFE 17 +#define BIT_MASK_XTAL_DRV_AFE 0x3 +#define BIT_XTAL_DRV_AFE(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE) << BIT_SHIFT_XTAL_DRV_AFE) +#define BITS_XTAL_DRV_AFE (BIT_MASK_XTAL_DRV_AFE << BIT_SHIFT_XTAL_DRV_AFE) +#define BIT_CLEAR_XTAL_DRV_AFE(x) ((x) & (~BITS_XTAL_DRV_AFE)) +#define BIT_GET_XTAL_DRV_AFE(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE) & BIT_MASK_XTAL_DRV_AFE) +#define BIT_SET_XTAL_DRV_AFE(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE(x) | BIT_XTAL_DRV_AFE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_FREE_TXPG2 (Offset 0x10250024) */ + +#define BIT_SHIFT_PUB_FREEPG_V1 16 +#define BIT_MASK_PUB_FREEPG_V1 0xfff +#define BIT_PUB_FREEPG_V1(x) \ + (((x) & BIT_MASK_PUB_FREEPG_V1) << BIT_SHIFT_PUB_FREEPG_V1) +#define BITS_PUB_FREEPG_V1 (BIT_MASK_PUB_FREEPG_V1 << BIT_SHIFT_PUB_FREEPG_V1) +#define BIT_CLEAR_PUB_FREEPG_V1(x) ((x) & (~BITS_PUB_FREEPG_V1)) +#define BIT_GET_PUB_FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_PUB_FREEPG_V1) & BIT_MASK_PUB_FREEPG_V1) +#define BIT_SET_PUB_FREEPG_V1(x, v) \ + (BIT_CLEAR_PUB_FREEPG_V1(x) | BIT_PUB_FREEPG_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_ADRV_1_TO_0 16 +#define BIT_MASK_XTAL_ADRV_1_TO_0 0x3 +#define BIT_XTAL_ADRV_1_TO_0(x) \ + (((x) & BIT_MASK_XTAL_ADRV_1_TO_0) << BIT_SHIFT_XTAL_ADRV_1_TO_0) +#define BITS_XTAL_ADRV_1_TO_0 \ + (BIT_MASK_XTAL_ADRV_1_TO_0 << BIT_SHIFT_XTAL_ADRV_1_TO_0) +#define BIT_CLEAR_XTAL_ADRV_1_TO_0(x) ((x) & (~BITS_XTAL_ADRV_1_TO_0)) +#define BIT_GET_XTAL_ADRV_1_TO_0(x) \ + (((x) >> BIT_SHIFT_XTAL_ADRV_1_TO_0) & BIT_MASK_XTAL_ADRV_1_TO_0) +#define BIT_SET_XTAL_ADRV_1_TO_0(x, v) \ + (BIT_CLEAR_XTAL_ADRV_1_TO_0(x) | BIT_XTAL_ADRV_1_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_RF_DRV 15 +#define BIT_MASK_XTAL_RF_DRV 0x3 +#define BIT_XTAL_RF_DRV(x) \ + (((x) & BIT_MASK_XTAL_RF_DRV) << BIT_SHIFT_XTAL_RF_DRV) +#define BITS_XTAL_RF_DRV (BIT_MASK_XTAL_RF_DRV << BIT_SHIFT_XTAL_RF_DRV) +#define BIT_CLEAR_XTAL_RF_DRV(x) ((x) & (~BITS_XTAL_RF_DRV)) +#define BIT_GET_XTAL_RF_DRV(x) \ + (((x) >> BIT_SHIFT_XTAL_RF_DRV) & BIT_MASK_XTAL_RF_DRV) +#define BIT_SET_XTAL_RF_DRV(x, v) \ + (BIT_CLEAR_XTAL_RF_DRV(x) | BIT_XTAL_RF_DRV(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_DRV_RF2 15 +#define BIT_MASK_XTAL_DRV_RF2 0x3 +#define BIT_XTAL_DRV_RF2(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2) << BIT_SHIFT_XTAL_DRV_RF2) +#define BITS_XTAL_DRV_RF2 (BIT_MASK_XTAL_DRV_RF2 << BIT_SHIFT_XTAL_DRV_RF2) +#define BIT_CLEAR_XTAL_DRV_RF2(x) ((x) & (~BITS_XTAL_DRV_RF2)) +#define BIT_GET_XTAL_DRV_RF2(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2) & BIT_MASK_XTAL_DRV_RF2) +#define BIT_SET_XTAL_DRV_RF2(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2(x) | BIT_XTAL_DRV_RF2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_GAFE BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_RF_GATE BIT(14) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_DDRV_1_TO_0 13 +#define BIT_MASK_XTAL_DDRV_1_TO_0 0x3 +#define BIT_XTAL_DDRV_1_TO_0(x) \ + (((x) & BIT_MASK_XTAL_DDRV_1_TO_0) << BIT_SHIFT_XTAL_DDRV_1_TO_0) +#define BITS_XTAL_DDRV_1_TO_0 \ + (BIT_MASK_XTAL_DDRV_1_TO_0 << BIT_SHIFT_XTAL_DDRV_1_TO_0) +#define BIT_CLEAR_XTAL_DDRV_1_TO_0(x) ((x) & (~BITS_XTAL_DDRV_1_TO_0)) +#define BIT_GET_XTAL_DDRV_1_TO_0(x) \ + (((x) >> BIT_SHIFT_XTAL_DDRV_1_TO_0) & BIT_MASK_XTAL_DDRV_1_TO_0) +#define BIT_SET_XTAL_DDRV_1_TO_0(x, v) \ + (BIT_CLEAR_XTAL_DDRV_1_TO_0(x) | BIT_XTAL_DDRV_1_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_AFE_DRV 12 +#define BIT_MASK_XTAL_AFE_DRV 0x3 +#define BIT_XTAL_AFE_DRV(x) \ + (((x) & BIT_MASK_XTAL_AFE_DRV) << BIT_SHIFT_XTAL_AFE_DRV) +#define BITS_XTAL_AFE_DRV (BIT_MASK_XTAL_AFE_DRV << BIT_SHIFT_XTAL_AFE_DRV) +#define BIT_CLEAR_XTAL_AFE_DRV(x) ((x) & (~BITS_XTAL_AFE_DRV)) +#define BIT_GET_XTAL_AFE_DRV(x) \ + (((x) >> BIT_SHIFT_XTAL_AFE_DRV) & BIT_MASK_XTAL_AFE_DRV) +#define BIT_SET_XTAL_AFE_DRV(x, v) \ + (BIT_CLEAR_XTAL_AFE_DRV(x) | BIT_XTAL_AFE_DRV(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_DELAY_DIGI BIT(12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_GUSB BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_GATE_AFE BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_DELAY_USB BIT(11) +#define BIT_XTAL_DELAY_AFE BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_USB_DRV 9 +#define BIT_MASK_XTAL_USB_DRV 0x3 +#define BIT_XTAL_USB_DRV(x) \ + (((x) & BIT_MASK_XTAL_USB_DRV) << BIT_SHIFT_XTAL_USB_DRV) +#define BITS_XTAL_USB_DRV (BIT_MASK_XTAL_USB_DRV << BIT_SHIFT_XTAL_USB_DRV) +#define BIT_CLEAR_XTAL_USB_DRV(x) ((x) & (~BITS_XTAL_USB_DRV)) +#define BIT_GET_XTAL_USB_DRV(x) \ + (((x) >> BIT_SHIFT_XTAL_USB_DRV) & BIT_MASK_XTAL_USB_DRV) +#define BIT_SET_XTAL_USB_DRV(x, v) \ + (BIT_CLEAR_XTAL_USB_DRV(x) | BIT_XTAL_USB_DRV(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_LP_V1 BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_GATE_USB BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_GM_SEP_V1 BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GMN_3_TO_0 8 +#define BIT_MASK_XTAL_GMN_3_TO_0 0xf +#define BIT_XTAL_GMN_3_TO_0(x) \ + (((x) & BIT_MASK_XTAL_GMN_3_TO_0) << BIT_SHIFT_XTAL_GMN_3_TO_0) +#define BITS_XTAL_GMN_3_TO_0 \ + (BIT_MASK_XTAL_GMN_3_TO_0 << BIT_SHIFT_XTAL_GMN_3_TO_0) +#define BIT_CLEAR_XTAL_GMN_3_TO_0(x) ((x) & (~BITS_XTAL_GMN_3_TO_0)) +#define BIT_GET_XTAL_GMN_3_TO_0(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_3_TO_0) & BIT_MASK_XTAL_GMN_3_TO_0) +#define BIT_SET_XTAL_GMN_3_TO_0(x, v) \ + (BIT_CLEAR_XTAL_GMN_3_TO_0(x) | BIT_XTAL_GMN_3_TO_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_LDO_VREF_V1 BIT(7) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_LDO_VREF 7 +#define BIT_MASK_XTAL_LDO_VREF 0x7 +#define BIT_XTAL_LDO_VREF(x) \ + (((x) & BIT_MASK_XTAL_LDO_VREF) << BIT_SHIFT_XTAL_LDO_VREF) +#define BITS_XTAL_LDO_VREF (BIT_MASK_XTAL_LDO_VREF << BIT_SHIFT_XTAL_LDO_VREF) +#define BIT_CLEAR_XTAL_LDO_VREF(x) ((x) & (~BITS_XTAL_LDO_VREF)) +#define BIT_GET_XTAL_LDO_VREF(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_VREF) & BIT_MASK_XTAL_LDO_VREF) +#define BIT_SET_XTAL_LDO_VREF(x, v) \ + (BIT_CLEAR_XTAL_LDO_VREF(x) | BIT_XTAL_LDO_VREF(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_XQSEL_RF BIT(6) +#define BIT_XTAL_XQSEL BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GMP 4 +#define BIT_MASK_XTAL_GMP 0xf +#define BIT_XTAL_GMP(x) (((x) & BIT_MASK_XTAL_GMP) << BIT_SHIFT_XTAL_GMP) +#define BITS_XTAL_GMP (BIT_MASK_XTAL_GMP << BIT_SHIFT_XTAL_GMP) +#define BIT_CLEAR_XTAL_GMP(x) ((x) & (~BITS_XTAL_GMP)) +#define BIT_GET_XTAL_GMP(x) (((x) >> BIT_SHIFT_XTAL_GMP) & BIT_MASK_XTAL_GMP) +#define BIT_SET_XTAL_GMP(x, v) (BIT_CLEAR_XTAL_GMP(x) | BIT_XTAL_GMP(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GMP_3_TO_0 4 +#define BIT_MASK_XTAL_GMP_3_TO_0 0xf +#define BIT_XTAL_GMP_3_TO_0(x) \ + (((x) & BIT_MASK_XTAL_GMP_3_TO_0) << BIT_SHIFT_XTAL_GMP_3_TO_0) +#define BITS_XTAL_GMP_3_TO_0 \ + (BIT_MASK_XTAL_GMP_3_TO_0 << BIT_SHIFT_XTAL_GMP_3_TO_0) +#define BIT_CLEAR_XTAL_GMP_3_TO_0(x) ((x) & (~BITS_XTAL_GMP_3_TO_0)) +#define BIT_GET_XTAL_GMP_3_TO_0(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_3_TO_0) & BIT_MASK_XTAL_GMP_3_TO_0) +#define BIT_SET_XTAL_GMP_3_TO_0(x, v) \ + (BIT_CLEAR_XTAL_GMP_3_TO_0(x) | BIT_XTAL_GMP_3_TO_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GMN_V2 3 +#define BIT_MASK_XTAL_GMN_V2 0x3 +#define BIT_XTAL_GMN_V2(x) \ + (((x) & BIT_MASK_XTAL_GMN_V2) << BIT_SHIFT_XTAL_GMN_V2) +#define BITS_XTAL_GMN_V2 (BIT_MASK_XTAL_GMN_V2 << BIT_SHIFT_XTAL_GMN_V2) +#define BIT_CLEAR_XTAL_GMN_V2(x) ((x) & (~BITS_XTAL_GMN_V2)) +#define BIT_GET_XTAL_GMN_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_V2) & BIT_MASK_XTAL_GMN_V2) +#define BIT_SET_XTAL_GMN_V2(x, v) \ + (BIT_CLEAR_XTAL_GMN_V2(x) | BIT_XTAL_GMN_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GMN_V1 3 +#define BIT_MASK_XTAL_GMN_V1 0x3 +#define BIT_XTAL_GMN_V1(x) \ + (((x) & BIT_MASK_XTAL_GMN_V1) << BIT_SHIFT_XTAL_GMN_V1) +#define BITS_XTAL_GMN_V1 (BIT_MASK_XTAL_GMN_V1 << BIT_SHIFT_XTAL_GMN_V1) +#define BIT_CLEAR_XTAL_GMN_V1(x) ((x) & (~BITS_XTAL_GMN_V1)) +#define BIT_GET_XTAL_GMN_V1(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_V1) & BIT_MASK_XTAL_GMN_V1) +#define BIT_SET_XTAL_GMN_V1(x, v) \ + (BIT_CLEAR_XTAL_GMN_V1(x) | BIT_XTAL_GMN_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_LDO_VCM 2 +#define BIT_MASK_XTAL_LDO_VCM 0x3 +#define BIT_XTAL_LDO_VCM(x) \ + (((x) & BIT_MASK_XTAL_LDO_VCM) << BIT_SHIFT_XTAL_LDO_VCM) +#define BITS_XTAL_LDO_VCM (BIT_MASK_XTAL_LDO_VCM << BIT_SHIFT_XTAL_LDO_VCM) +#define BIT_CLEAR_XTAL_LDO_VCM(x) ((x) & (~BITS_XTAL_LDO_VCM)) +#define BIT_GET_XTAL_LDO_VCM(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_VCM) & BIT_MASK_XTAL_LDO_VCM) +#define BIT_SET_XTAL_LDO_VCM(x, v) \ + (BIT_CLEAR_XTAL_LDO_VCM(x) | BIT_XTAL_LDO_VCM(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_DRV_LDO_VCM_1_TO_0 2 +#define BIT_MASK_DRV_LDO_VCM_1_TO_0 0x3 +#define BIT_DRV_LDO_VCM_1_TO_0(x) \ + (((x) & BIT_MASK_DRV_LDO_VCM_1_TO_0) << BIT_SHIFT_DRV_LDO_VCM_1_TO_0) +#define BITS_DRV_LDO_VCM_1_TO_0 \ + (BIT_MASK_DRV_LDO_VCM_1_TO_0 << BIT_SHIFT_DRV_LDO_VCM_1_TO_0) +#define BIT_CLEAR_DRV_LDO_VCM_1_TO_0(x) ((x) & (~BITS_DRV_LDO_VCM_1_TO_0)) +#define BIT_GET_DRV_LDO_VCM_1_TO_0(x) \ + (((x) >> BIT_SHIFT_DRV_LDO_VCM_1_TO_0) & BIT_MASK_DRV_LDO_VCM_1_TO_0) +#define BIT_SET_DRV_LDO_VCM_1_TO_0(x, v) \ + (BIT_CLEAR_DRV_LDO_VCM_1_TO_0(x) | BIT_DRV_LDO_VCM_1_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_DUMMY BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GMP_V2 1 +#define BIT_MASK_XTAL_GMP_V2 0x3 +#define BIT_XTAL_GMP_V2(x) \ + (((x) & BIT_MASK_XTAL_GMP_V2) << BIT_SHIFT_XTAL_GMP_V2) +#define BITS_XTAL_GMP_V2 (BIT_MASK_XTAL_GMP_V2 << BIT_SHIFT_XTAL_GMP_V2) +#define BIT_CLEAR_XTAL_GMP_V2(x) ((x) & (~BITS_XTAL_GMP_V2)) +#define BIT_GET_XTAL_GMP_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_V2) & BIT_MASK_XTAL_GMP_V2) +#define BIT_SET_XTAL_GMP_V2(x, v) \ + (BIT_CLEAR_XTAL_GMP_V2(x) | BIT_XTAL_GMP_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_SHIFT_XTAL_GMP_V1 1 +#define BIT_MASK_XTAL_GMP_V1 0x3 +#define BIT_XTAL_GMP_V1(x) \ + (((x) & BIT_MASK_XTAL_GMP_V1) << BIT_SHIFT_XTAL_GMP_V1) +#define BITS_XTAL_GMP_V1 (BIT_MASK_XTAL_GMP_V1 << BIT_SHIFT_XTAL_GMP_V1) +#define BIT_CLEAR_XTAL_GMP_V1(x) ((x) & (~BITS_XTAL_GMP_V1)) +#define BIT_GET_XTAL_GMP_V1(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_V1) & BIT_MASK_XTAL_GMP_V1) +#define BIT_SET_XTAL_GMP_V1(x, v) \ + (BIT_CLEAR_XTAL_GMP_V1(x) | BIT_XTAL_GMP_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XQSEL_RF_INITIAL_V1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL1 (Offset 0x0024) */ + +#define BIT_XTAL_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_FREE_TXPG2 (Offset 0x10250024) */ + +#define BIT_SHIFT_LOW_FREEPG_V1 0 +#define BIT_MASK_LOW_FREEPG_V1 0xfff +#define BIT_LOW_FREEPG_V1(x) \ + (((x) & BIT_MASK_LOW_FREEPG_V1) << BIT_SHIFT_LOW_FREEPG_V1) +#define BITS_LOW_FREEPG_V1 (BIT_MASK_LOW_FREEPG_V1 << BIT_SHIFT_LOW_FREEPG_V1) +#define BIT_CLEAR_LOW_FREEPG_V1(x) ((x) & (~BITS_LOW_FREEPG_V1)) +#define BIT_GET_LOW_FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_LOW_FREEPG_V1) & BIT_MASK_LOW_FREEPG_V1) +#define BIT_SET_LOW_FREEPG_V1(x, v) \ + (BIT_CLEAR_LOW_FREEPG_V1(x) | BIT_LOW_FREEPG_V1(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG_C3_V4 30 +#define BIT_MASK_REG_C3_V4 0x3 +#define BIT_REG_C3_V4(x) (((x) & BIT_MASK_REG_C3_V4) << BIT_SHIFT_REG_C3_V4) +#define BITS_REG_C3_V4 (BIT_MASK_REG_C3_V4 << BIT_SHIFT_REG_C3_V4) +#define BIT_CLEAR_REG_C3_V4(x) ((x) & (~BITS_REG_C3_V4)) +#define BIT_GET_REG_C3_V4(x) (((x) >> BIT_SHIFT_REG_C3_V4) & BIT_MASK_REG_C3_V4) +#define BIT_SET_REG_C3_V4(x, v) (BIT_CLEAR_REG_C3_V4(x) | BIT_REG_C3_V4(v)) + +#define BIT_REG_CP_BIT1 BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_XTAL_GMN 28 +#define BIT_MASK_XTAL_GMN 0xf +#define BIT_XTAL_GMN(x) (((x) & BIT_MASK_XTAL_GMN) << BIT_SHIFT_XTAL_GMN) +#define BITS_XTAL_GMN (BIT_MASK_XTAL_GMN << BIT_SHIFT_XTAL_GMN) +#define BIT_CLEAR_XTAL_GMN(x) ((x) & (~BITS_XTAL_GMN)) +#define BIT_GET_XTAL_GMN(x) (((x) >> BIT_SHIFT_XTAL_GMN) & BIT_MASK_XTAL_GMN) +#define BIT_SET_XTAL_GMN(x, v) (BIT_CLEAR_XTAL_GMN(x) | BIT_XTAL_GMN(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_IOOFFSET_3_TO_0 28 +#define BIT_MASK_IOOFFSET_3_TO_0 0xf +#define BIT_IOOFFSET_3_TO_0(x) \ + (((x) & BIT_MASK_IOOFFSET_3_TO_0) << BIT_SHIFT_IOOFFSET_3_TO_0) +#define BITS_IOOFFSET_3_TO_0 \ + (BIT_MASK_IOOFFSET_3_TO_0 << BIT_SHIFT_IOOFFSET_3_TO_0) +#define BIT_CLEAR_IOOFFSET_3_TO_0(x) ((x) & (~BITS_IOOFFSET_3_TO_0)) +#define BIT_GET_IOOFFSET_3_TO_0(x) \ + (((x) >> BIT_SHIFT_IOOFFSET_3_TO_0) & BIT_MASK_IOOFFSET_3_TO_0) +#define BIT_SET_IOOFFSET_3_TO_0(x, v) \ + (BIT_CLEAR_IOOFFSET_3_TO_0(x) | BIT_IOOFFSET_3_TO_0(v)) + +#define BIT_REG_FREF_SEL_BIT3_V1 BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG_VO_AD 26 +#define BIT_MASK_REG_VO_AD 0x3 +#define BIT_REG_VO_AD(x) (((x) & BIT_MASK_REG_VO_AD) << BIT_SHIFT_REG_VO_AD) +#define BITS_REG_VO_AD (BIT_MASK_REG_VO_AD << BIT_SHIFT_REG_VO_AD) +#define BIT_CLEAR_REG_VO_AD(x) ((x) & (~BITS_REG_VO_AD)) +#define BIT_GET_REG_VO_AD(x) (((x) >> BIT_SHIFT_REG_VO_AD) & BIT_MASK_REG_VO_AD) +#define BIT_SET_REG_VO_AD(x, v) (BIT_CLEAR_REG_VO_AD(x) | BIT_REG_VO_AD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_RS_SET 26 +#define BIT_MASK_RS_SET 0x7 +#define BIT_RS_SET(x) (((x) & BIT_MASK_RS_SET) << BIT_SHIFT_RS_SET) +#define BITS_RS_SET (BIT_MASK_RS_SET << BIT_SHIFT_RS_SET) +#define BIT_CLEAR_RS_SET(x) ((x) & (~BITS_RS_SET)) +#define BIT_GET_RS_SET(x) (((x) >> BIT_SHIFT_RS_SET) & BIT_MASK_RS_SET) +#define BIT_SET_RS_SET(x, v) (BIT_CLEAR_RS_SET(x) | BIT_RS_SET(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_RS_SET_V2 26 +#define BIT_MASK_RS_SET_V2 0x7 +#define BIT_RS_SET_V2(x) (((x) & BIT_MASK_RS_SET_V2) << BIT_SHIFT_RS_SET_V2) +#define BITS_RS_SET_V2 (BIT_MASK_RS_SET_V2 << BIT_SHIFT_RS_SET_V2) +#define BIT_CLEAR_RS_SET_V2(x) ((x) & (~BITS_RS_SET_V2)) +#define BIT_GET_RS_SET_V2(x) (((x) >> BIT_SHIFT_RS_SET_V2) & BIT_MASK_RS_SET_V2) +#define BIT_SET_RS_SET_V2(x, v) (BIT_CLEAR_RS_SET_V2(x) | BIT_RS_SET_V2(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG_RS_V4 26 +#define BIT_MASK_REG_RS_V4 0x7 +#define BIT_REG_RS_V4(x) (((x) & BIT_MASK_REG_RS_V4) << BIT_SHIFT_REG_RS_V4) +#define BITS_REG_RS_V4 (BIT_MASK_REG_RS_V4 << BIT_SHIFT_REG_RS_V4) +#define BIT_CLEAR_REG_RS_V4(x) ((x) & (~BITS_REG_RS_V4)) +#define BIT_GET_REG_RS_V4(x) (((x) >> BIT_SHIFT_REG_RS_V4) & BIT_MASK_REG_RS_V4) +#define BIT_SET_REG_RS_V4(x, v) (BIT_CLEAR_REG_RS_V4(x) | BIT_REG_RS_V4(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_V12ADJ_V1 25 +#define BIT_MASK_V12ADJ_V1 0x3 +#define BIT_V12ADJ_V1(x) (((x) & BIT_MASK_V12ADJ_V1) << BIT_SHIFT_V12ADJ_V1) +#define BITS_V12ADJ_V1 (BIT_MASK_V12ADJ_V1 << BIT_SHIFT_V12ADJ_V1) +#define BIT_CLEAR_V12ADJ_V1(x) ((x) & (~BITS_V12ADJ_V1)) +#define BIT_GET_V12ADJ_V1(x) (((x) >> BIT_SHIFT_V12ADJ_V1) & BIT_MASK_V12ADJ_V1) +#define BIT_SET_V12ADJ_V1(x, v) (BIT_CLEAR_V12ADJ_V1(x) | BIT_V12ADJ_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1 (Offset 0x10250028) */ + +#define BIT_SHIFT_NOAC_OQT_FREEPG_V1 24 +#define BIT_MASK_NOAC_OQT_FREEPG_V1 0xff +#define BIT_NOAC_OQT_FREEPG_V1(x) \ + (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1) << BIT_SHIFT_NOAC_OQT_FREEPG_V1) +#define BITS_NOAC_OQT_FREEPG_V1 \ + (BIT_MASK_NOAC_OQT_FREEPG_V1 << BIT_SHIFT_NOAC_OQT_FREEPG_V1) +#define BIT_CLEAR_NOAC_OQT_FREEPG_V1(x) ((x) & (~BITS_NOAC_OQT_FREEPG_V1)) +#define BIT_GET_NOAC_OQT_FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1) & BIT_MASK_NOAC_OQT_FREEPG_V1) +#define BIT_SET_NOAC_OQT_FREEPG_V1(x, v) \ + (BIT_CLEAR_NOAC_OQT_FREEPG_V1(x) | BIT_NOAC_OQT_FREEPG_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_PS_EN BIT(24) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG__CS 24 +#define BIT_MASK_REG__CS 0x3 +#define BIT_REG__CS(x) (((x) & BIT_MASK_REG__CS) << BIT_SHIFT_REG__CS) +#define BITS_REG__CS (BIT_MASK_REG__CS << BIT_SHIFT_REG__CS) +#define BIT_CLEAR_REG__CS(x) ((x) & (~BITS_REG__CS)) +#define BIT_GET_REG__CS(x) (((x) >> BIT_SHIFT_REG__CS) & BIT_MASK_REG__CS) +#define BIT_SET_REG__CS(x, v) (BIT_CLEAR_REG__CS(x) | BIT_REG__CS(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_EN_CK320M_V1 BIT(23) +#define BIT_AGPIO BIT(22) +#define BIT_REG_EDGE_SEL_V1 BIT(21) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG_CP_OFFSET 21 +#define BIT_MASK_REG_CP_OFFSET 0x7 +#define BIT_REG_CP_OFFSET(x) \ + (((x) & BIT_MASK_REG_CP_OFFSET) << BIT_SHIFT_REG_CP_OFFSET) +#define BITS_REG_CP_OFFSET (BIT_MASK_REG_CP_OFFSET << BIT_SHIFT_REG_CP_OFFSET) +#define BIT_CLEAR_REG_CP_OFFSET(x) ((x) & (~BITS_REG_CP_OFFSET)) +#define BIT_GET_REG_CP_OFFSET(x) \ + (((x) >> BIT_SHIFT_REG_CP_OFFSET) & BIT_MASK_REG_CP_OFFSET) +#define BIT_SET_REG_CP_OFFSET(x, v) \ + (BIT_CLEAR_REG_CP_OFFSET(x) | BIT_REG_CP_OFFSET(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_REG_VCO_BIAS_0 BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_CP_BIAS 18 +#define BIT_MASK_CP_BIAS 0x7 +#define BIT_CP_BIAS(x) (((x) & BIT_MASK_CP_BIAS) << BIT_SHIFT_CP_BIAS) +#define BITS_CP_BIAS (BIT_MASK_CP_BIAS << BIT_SHIFT_CP_BIAS) +#define BIT_CLEAR_CP_BIAS(x) ((x) & (~BITS_CP_BIAS)) +#define BIT_GET_CP_BIAS(x) (((x) >> BIT_SHIFT_CP_BIAS) & BIT_MASK_CP_BIAS) +#define BIT_SET_CP_BIAS(x, v) (BIT_CLEAR_CP_BIAS(x) | BIT_CP_BIAS(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_CP_BIAS_V2 18 +#define BIT_MASK_CP_BIAS_V2 0x7 +#define BIT_CP_BIAS_V2(x) (((x) & BIT_MASK_CP_BIAS_V2) << BIT_SHIFT_CP_BIAS_V2) +#define BITS_CP_BIAS_V2 (BIT_MASK_CP_BIAS_V2 << BIT_SHIFT_CP_BIAS_V2) +#define BIT_CLEAR_CP_BIAS_V2(x) ((x) & (~BITS_CP_BIAS_V2)) +#define BIT_GET_CP_BIAS_V2(x) \ + (((x) >> BIT_SHIFT_CP_BIAS_V2) & BIT_MASK_CP_BIAS_V2) +#define BIT_SET_CP_BIAS_V2(x, v) (BIT_CLEAR_CP_BIAS_V2(x) | BIT_CP_BIAS_V2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG_PLLBIAS_2_TO_0_V1 17 +#define BIT_MASK_REG_PLLBIAS_2_TO_0_V1 0x7 +#define BIT_REG_PLLBIAS_2_TO_0_V1(x) \ + (((x) & BIT_MASK_REG_PLLBIAS_2_TO_0_V1) \ + << BIT_SHIFT_REG_PLLBIAS_2_TO_0_V1) +#define BITS_REG_PLLBIAS_2_TO_0_V1 \ + (BIT_MASK_REG_PLLBIAS_2_TO_0_V1 << BIT_SHIFT_REG_PLLBIAS_2_TO_0_V1) +#define BIT_CLEAR_REG_PLLBIAS_2_TO_0_V1(x) ((x) & (~BITS_REG_PLLBIAS_2_TO_0_V1)) +#define BIT_GET_REG_PLLBIAS_2_TO_0_V1(x) \ + (((x) >> BIT_SHIFT_REG_PLLBIAS_2_TO_0_V1) & \ + BIT_MASK_REG_PLLBIAS_2_TO_0_V1) +#define BIT_SET_REG_PLLBIAS_2_TO_0_V1(x, v) \ + (BIT_CLEAR_REG_PLLBIAS_2_TO_0_V1(x) | BIT_REG_PLLBIAS_2_TO_0_V1(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_REG_IDOUBLE_V2 BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_FREF_SEL BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1 (Offset 0x10250028) */ + +#define BIT_SHIFT_AC_OQT_FREEPG_V1 16 +#define BIT_MASK_AC_OQT_FREEPG_V1 0xff +#define BIT_AC_OQT_FREEPG_V1(x) \ + (((x) & BIT_MASK_AC_OQT_FREEPG_V1) << BIT_SHIFT_AC_OQT_FREEPG_V1) +#define BITS_AC_OQT_FREEPG_V1 \ + (BIT_MASK_AC_OQT_FREEPG_V1 << BIT_SHIFT_AC_OQT_FREEPG_V1) +#define BIT_CLEAR_AC_OQT_FREEPG_V1(x) ((x) & (~BITS_AC_OQT_FREEPG_V1)) +#define BIT_GET_AC_OQT_FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1) & BIT_MASK_AC_OQT_FREEPG_V1) +#define BIT_SET_AC_OQT_FREEPG_V1(x, v) \ + (BIT_CLEAR_AC_OQT_FREEPG_V1(x) | BIT_AC_OQT_FREEPG_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_REG_IDOUBLE_V1 BIT(16) + +#define BIT_SHIFT_AC_OQT__FREEPG_V1 16 +#define BIT_MASK_AC_OQT__FREEPG_V1 0xff +#define BIT_AC_OQT__FREEPG_V1(x) \ + (((x) & BIT_MASK_AC_OQT__FREEPG_V1) << BIT_SHIFT_AC_OQT__FREEPG_V1) +#define BITS_AC_OQT__FREEPG_V1 \ + (BIT_MASK_AC_OQT__FREEPG_V1 << BIT_SHIFT_AC_OQT__FREEPG_V1) +#define BIT_CLEAR_AC_OQT__FREEPG_V1(x) ((x) & (~BITS_AC_OQT__FREEPG_V1)) +#define BIT_GET_AC_OQT__FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_AC_OQT__FREEPG_V1) & BIT_MASK_AC_OQT__FREEPG_V1) +#define BIT_SET_AC_OQT__FREEPG_V1(x, v) \ + (BIT_CLEAR_AC_OQT__FREEPG_V1(x) | BIT_AC_OQT__FREEPG_V1(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_EN_SYN BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_REG_KVCO_V1 BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_APLL_320_GATEB BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_MCCO 14 +#define BIT_MASK_MCCO 0x3 +#define BIT_MCCO(x) (((x) & BIT_MASK_MCCO) << BIT_SHIFT_MCCO) +#define BITS_MCCO (BIT_MASK_MCCO << BIT_SHIFT_MCCO) +#define BIT_CLEAR_MCCO(x) ((x) & (~BITS_MCCO)) +#define BIT_GET_MCCO(x) (((x) >> BIT_SHIFT_MCCO) & BIT_MASK_MCCO) +#define BIT_SET_MCCO(x, v) (BIT_CLEAR_MCCO(x) | BIT_MCCO(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_MCCO_V2 14 +#define BIT_MASK_MCCO_V2 0x3 +#define BIT_MCCO_V2(x) (((x) & BIT_MASK_MCCO_V2) << BIT_SHIFT_MCCO_V2) +#define BITS_MCCO_V2 (BIT_MASK_MCCO_V2 << BIT_SHIFT_MCCO_V2) +#define BIT_CLEAR_MCCO_V2(x) ((x) & (~BITS_MCCO_V2)) +#define BIT_GET_MCCO_V2(x) (((x) >> BIT_SHIFT_MCCO_V2) & BIT_MASK_MCCO_V2) +#define BIT_SET_MCCO_V2(x, v) (BIT_CLEAR_MCCO_V2(x) | BIT_MCCO_V2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_REG_VCO_BIAS_1_V1 BIT(14) +#define BIT_REG_DOGB_V1 BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_CK320_EN 12 +#define BIT_MASK_CK320_EN 0x3 +#define BIT_CK320_EN(x) (((x) & BIT_MASK_CK320_EN) << BIT_SHIFT_CK320_EN) +#define BITS_CK320_EN (BIT_MASK_CK320_EN << BIT_SHIFT_CK320_EN) +#define BIT_CLEAR_CK320_EN(x) ((x) & (~BITS_CK320_EN)) +#define BIT_GET_CK320_EN(x) (((x) >> BIT_SHIFT_CK320_EN) & BIT_MASK_CK320_EN) +#define BIT_SET_CK320_EN(x, v) (BIT_CLEAR_CK320_EN(x) | BIT_CK320_EN(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG_LDO_SEL 12 +#define BIT_MASK_REG_LDO_SEL 0x3 +#define BIT_REG_LDO_SEL(x) \ + (((x) & BIT_MASK_REG_LDO_SEL) << BIT_SHIFT_REG_LDO_SEL) +#define BITS_REG_LDO_SEL (BIT_MASK_REG_LDO_SEL << BIT_SHIFT_REG_LDO_SEL) +#define BIT_CLEAR_REG_LDO_SEL(x) ((x) & (~BITS_REG_LDO_SEL)) +#define BIT_GET_REG_LDO_SEL(x) \ + (((x) >> BIT_SHIFT_REG_LDO_SEL) & BIT_MASK_REG_LDO_SEL) +#define BIT_SET_REG_LDO_SEL(x, v) \ + (BIT_CLEAR_REG_LDO_SEL(x) | BIT_REG_LDO_SEL(v)) + +#define BIT_REG_KVCO_V2 BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_AGPIO_GPO BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_APLL_BIAS 8 +#define BIT_MASK_APLL_BIAS 0x7 +#define BIT_APLL_BIAS(x) (((x) & BIT_MASK_APLL_BIAS) << BIT_SHIFT_APLL_BIAS) +#define BITS_APLL_BIAS (BIT_MASK_APLL_BIAS << BIT_SHIFT_APLL_BIAS) +#define BIT_CLEAR_APLL_BIAS(x) ((x) & (~BITS_APLL_BIAS)) +#define BIT_GET_APLL_BIAS(x) (((x) >> BIT_SHIFT_APLL_BIAS) & BIT_MASK_APLL_BIAS) +#define BIT_SET_APLL_BIAS(x, v) (BIT_CLEAR_APLL_BIAS(x) | BIT_APLL_BIAS(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_AGPIO_DRV 7 +#define BIT_MASK_AGPIO_DRV 0x3 +#define BIT_AGPIO_DRV(x) (((x) & BIT_MASK_AGPIO_DRV) << BIT_SHIFT_AGPIO_DRV) +#define BITS_AGPIO_DRV (BIT_MASK_AGPIO_DRV << BIT_SHIFT_AGPIO_DRV) +#define BIT_CLEAR_AGPIO_DRV(x) ((x) & (~BITS_AGPIO_DRV)) +#define BIT_GET_AGPIO_DRV(x) (((x) >> BIT_SHIFT_AGPIO_DRV) & BIT_MASK_AGPIO_DRV) +#define BIT_SET_AGPIO_DRV(x, v) (BIT_CLEAR_AGPIO_DRV(x) | BIT_AGPIO_DRV(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG_V15_3_TO_0_V1 7 +#define BIT_MASK_REG_V15_3_TO_0_V1 0xf +#define BIT_REG_V15_3_TO_0_V1(x) \ + (((x) & BIT_MASK_REG_V15_3_TO_0_V1) << BIT_SHIFT_REG_V15_3_TO_0_V1) +#define BITS_REG_V15_3_TO_0_V1 \ + (BIT_MASK_REG_V15_3_TO_0_V1 << BIT_SHIFT_REG_V15_3_TO_0_V1) +#define BIT_CLEAR_REG_V15_3_TO_0_V1(x) ((x) & (~BITS_REG_V15_3_TO_0_V1)) +#define BIT_GET_REG_V15_3_TO_0_V1(x) \ + (((x) >> BIT_SHIFT_REG_V15_3_TO_0_V1) & BIT_MASK_REG_V15_3_TO_0_V1) +#define BIT_SET_REG_V15_3_TO_0_V1(x, v) \ + (BIT_CLEAR_REG_V15_3_TO_0_V1(x) | BIT_REG_V15_3_TO_0_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_APLL_KVCO BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_REG_SEL_LDO_PC BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_APLL_WDOGB BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_REG_CC_1_TO_0_V1 4 +#define BIT_MASK_REG_CC_1_TO_0_V1 0x3 +#define BIT_REG_CC_1_TO_0_V1(x) \ + (((x) & BIT_MASK_REG_CC_1_TO_0_V1) << BIT_SHIFT_REG_CC_1_TO_0_V1) +#define BITS_REG_CC_1_TO_0_V1 \ + (BIT_MASK_REG_CC_1_TO_0_V1 << BIT_SHIFT_REG_CC_1_TO_0_V1) +#define BIT_CLEAR_REG_CC_1_TO_0_V1(x) ((x) & (~BITS_REG_CC_1_TO_0_V1)) +#define BIT_GET_REG_CC_1_TO_0_V1(x) \ + (((x) >> BIT_SHIFT_REG_CC_1_TO_0_V1) & BIT_MASK_REG_CC_1_TO_0_V1) +#define BIT_SET_REG_CC_1_TO_0_V1(x, v) \ + (BIT_CLEAR_REG_CC_1_TO_0_V1(x) | BIT_REG_CC_1_TO_0_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_APLL_EDGE_SEL BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_CKDELAY_USB_V1 BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_APLL_FREF_SEL_BIT0 BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_POW_MAC (Offset 0x0028) */ + +#define BIT_POW_LDO15 BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_CKDELAY_DIG_V1 BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_SHIFT_XTAL_CAP_XO 1 +#define BIT_MASK_XTAL_CAP_XO 0x3f +#define BIT_XTAL_CAP_XO(x) \ + (((x) & BIT_MASK_XTAL_CAP_XO) << BIT_SHIFT_XTAL_CAP_XO) +#define BITS_XTAL_CAP_XO (BIT_MASK_XTAL_CAP_XO << BIT_SHIFT_XTAL_CAP_XO) +#define BIT_CLEAR_XTAL_CAP_XO(x) ((x) & (~BITS_XTAL_CAP_XO)) +#define BIT_GET_XTAL_CAP_XO(x) \ + (((x) >> BIT_SHIFT_XTAL_CAP_XO) & BIT_MASK_XTAL_CAP_XO) +#define BIT_SET_XTAL_CAP_XO(x, v) \ + (BIT_CLEAR_XTAL_CAP_XO(x) | BIT_XTAL_CAP_XO(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_POW_MAC (Offset 0x0028) */ + +#define BIT_POW_SW BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_MPLL_EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_APLL_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL2 (Offset 0x0028) */ + +#define BIT_POW_PLL BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1 (Offset 0x10250028) */ + +#define BIT_SHIFT_EXQ_FREEPG_V1 0 +#define BIT_MASK_EXQ_FREEPG_V1 0xfff +#define BIT_EXQ_FREEPG_V1(x) \ + (((x) & BIT_MASK_EXQ_FREEPG_V1) << BIT_SHIFT_EXQ_FREEPG_V1) +#define BITS_EXQ_FREEPG_V1 (BIT_MASK_EXQ_FREEPG_V1 << BIT_SHIFT_EXQ_FREEPG_V1) +#define BIT_CLEAR_EXQ_FREEPG_V1(x) ((x) & (~BITS_EXQ_FREEPG_V1)) +#define BIT_GET_EXQ_FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_EXQ_FREEPG_V1) & BIT_MASK_EXQ_FREEPG_V1) +#define BIT_SET_EXQ_FREEPG_V1(x, v) \ + (BIT_CLEAR_EXQ_FREEPG_V1(x) | BIT_EXQ_FREEPG_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_POW_MAC (Offset 0x0028) */ + +#define BIT_POW_LDO14 BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1 (Offset 0x10250028) */ + +#define BIT_SHIFT_EXQ__FREEPG_V1 0 +#define BIT_MASK_EXQ__FREEPG_V1 0xfff +#define BIT_EXQ__FREEPG_V1(x) \ + (((x) & BIT_MASK_EXQ__FREEPG_V1) << BIT_SHIFT_EXQ__FREEPG_V1) +#define BITS_EXQ__FREEPG_V1 \ + (BIT_MASK_EXQ__FREEPG_V1 << BIT_SHIFT_EXQ__FREEPG_V1) +#define BIT_CLEAR_EXQ__FREEPG_V1(x) ((x) & (~BITS_EXQ__FREEPG_V1)) +#define BIT_GET_EXQ__FREEPG_V1(x) \ + (((x) >> BIT_SHIFT_EXQ__FREEPG_V1) & BIT_MASK_EXQ__FREEPG_V1) +#define BIT_SET_EXQ__FREEPG_V1(x, v) \ + (BIT_CLEAR_EXQ__FREEPG_V1(x) | BIT_EXQ__FREEPG_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARLDO_POW_MAC (Offset 0x0029) */ + +#define BIT_LDOE25_POW_L BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_POW_MAC (Offset 0x002A) */ + +#define BIT_REG_STANDBY_L BIT(19) +#define BIT_PD_REGU_L BIT(18) +#define BIT_EN_PC_BT_L BIT(17) + +#define BIT_SHIFT_REG_LDOADJ_L 13 +#define BIT_MASK_REG_LDOADJ_L 0xf +#define BIT_REG_LDOADJ_L(x) \ + (((x) & BIT_MASK_REG_LDOADJ_L) << BIT_SHIFT_REG_LDOADJ_L) +#define BITS_REG_LDOADJ_L (BIT_MASK_REG_LDOADJ_L << BIT_SHIFT_REG_LDOADJ_L) +#define BIT_CLEAR_REG_LDOADJ_L(x) ((x) & (~BITS_REG_LDOADJ_L)) +#define BIT_GET_REG_LDOADJ_L(x) \ + (((x) >> BIT_SHIFT_REG_LDOADJ_L) & BIT_MASK_REG_LDOADJ_L) +#define BIT_SET_REG_LDOADJ_L(x, v) \ + (BIT_CLEAR_REG_LDOADJ_L(x) | BIT_REG_LDOADJ_L(v)) + +#define BIT_CK12M_EN BIT(11) +#define BIT_CK12M_SEL BIT(10) +#define BIT_EN_25_L BIT(9) +#define BIT_EN_SLEEP BIT(8) +#define BIT_DUMMY_V4 BIT(7) +#define BIT_DUMMY_V3 BIT(6) +#define BIT_DUMMY_V2 BIT(5) +#define BIT_DUMMY_V1 BIT(4) + +#define BIT_SHIFT_LDOH12_V12ADJ_L 4 +#define BIT_MASK_LDOH12_V12ADJ_L 0xf +#define BIT_LDOH12_V12ADJ_L(x) \ + (((x) & BIT_MASK_LDOH12_V12ADJ_L) << BIT_SHIFT_LDOH12_V12ADJ_L) +#define BITS_LDOH12_V12ADJ_L \ + (BIT_MASK_LDOH12_V12ADJ_L << BIT_SHIFT_LDOH12_V12ADJ_L) +#define BIT_CLEAR_LDOH12_V12ADJ_L(x) ((x) & (~BITS_LDOH12_V12ADJ_L)) +#define BIT_GET_LDOH12_V12ADJ_L(x) \ + (((x) >> BIT_SHIFT_LDOH12_V12ADJ_L) & BIT_MASK_LDOH12_V12ADJ_L) +#define BIT_SET_LDOH12_V12ADJ_L(x, v) \ + (BIT_CLEAR_LDOH12_V12ADJ_L(x) | BIT_LDOH12_V12ADJ_L(v)) + +#define BIT_POW_PC_LDO_PORT1 BIT(3) +#define BIT_POW_PC_LDO_PORT0 BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_POW_MAC (Offset 0x002A) */ + +#define BIT_POW_PLL_V1 BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_POW_MAC (Offset 0x002A) */ + +#define BIT_POW_POWER_CUT_POW_LDO BIT(0) + +#define BIT_SHIFT_LDOE25_V12ADJ_L_V1 0 +#define BIT_MASK_LDOE25_V12ADJ_L_V1 0xf +#define BIT_LDOE25_V12ADJ_L_V1(x) \ + (((x) & BIT_MASK_LDOE25_V12ADJ_L_V1) << BIT_SHIFT_LDOE25_V12ADJ_L_V1) +#define BITS_LDOE25_V12ADJ_L_V1 \ + (BIT_MASK_LDOE25_V12ADJ_L_V1 << BIT_SHIFT_LDOE25_V12ADJ_L_V1) +#define BIT_CLEAR_LDOE25_V12ADJ_L_V1(x) ((x) & (~BITS_LDOE25_V12ADJ_L_V1)) +#define BIT_GET_LDOE25_V12ADJ_L_V1(x) \ + (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_V1) & BIT_MASK_LDOE25_V12ADJ_L_V1) +#define BIT_SET_LDOE25_V12ADJ_L_V1(x, v) \ + (BIT_CLEAR_LDOE25_V12ADJ_L_V1(x) | BIT_LDOE25_V12ADJ_L_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_POW_XTAL (Offset 0x002B) */ + +#define BIT_PSTIMER_2 BIT(31) +#define BIT_PSTIMER_1 BIT(30) +#define BIT_PSTIMER_0 BIT(29) +#define BIT_TXDMA_START_INT BIT(23) +#define BIT_TXDMA_STOP_INT BIT(22) +#define BIT_HISR7_IND BIT(21) +#define BIT_HISR6_IND BIT(19) +#define BIT_HISR5_IND BIT(18) +#define BIT_HISR4_IND BIT(17) +#define BIT_HISR3_IND BIT(14) +#define BIT_HISR2_IND BIT(13) +#define BIT_POW_XTAL BIT(1) +#define BIT_POW_BG BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_XTAL_RF2_DRV 30 +#define BIT_MASK_XTAL_RF2_DRV 0x3 +#define BIT_XTAL_RF2_DRV(x) \ + (((x) & BIT_MASK_XTAL_RF2_DRV) << BIT_SHIFT_XTAL_RF2_DRV) +#define BITS_XTAL_RF2_DRV (BIT_MASK_XTAL_RF2_DRV << BIT_SHIFT_XTAL_RF2_DRV) +#define BIT_CLEAR_XTAL_RF2_DRV(x) ((x) & (~BITS_XTAL_RF2_DRV)) +#define BIT_GET_XTAL_RF2_DRV(x) \ + (((x) >> BIT_SHIFT_XTAL_RF2_DRV) & BIT_MASK_XTAL_RF2_DRV) +#define BIT_SET_XTAL_RF2_DRV(x, v) \ + (BIT_CLEAR_XTAL_RF2_DRV(x) | BIT_XTAL_RF2_DRV(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_REG_REF_SEL_V3 BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_XTAL_GMN_BIT4 BIT(29) +#define BIT_XTAL_GMP_BIT4 BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_XQSEL BIT(27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_FREF_SEL_2_TO_0 27 +#define BIT_MASK_REG_FREF_SEL_2_TO_0 0x7 +#define BIT_REG_FREF_SEL_2_TO_0(x) \ + (((x) & BIT_MASK_REG_FREF_SEL_2_TO_0) << BIT_SHIFT_REG_FREF_SEL_2_TO_0) +#define BITS_REG_FREF_SEL_2_TO_0 \ + (BIT_MASK_REG_FREF_SEL_2_TO_0 << BIT_SHIFT_REG_FREF_SEL_2_TO_0) +#define BIT_CLEAR_REG_FREF_SEL_2_TO_0(x) ((x) & (~BITS_REG_FREF_SEL_2_TO_0)) +#define BIT_GET_REG_FREF_SEL_2_TO_0(x) \ + (((x) >> BIT_SHIFT_REG_FREF_SEL_2_TO_0) & BIT_MASK_REG_FREF_SEL_2_TO_0) +#define BIT_SET_REG_FREF_SEL_2_TO_0(x, v) \ + (BIT_CLEAR_REG_FREF_SEL_2_TO_0(x) | BIT_REG_FREF_SEL_2_TO_0(v)) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_XQSEL_BIT0 BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_APLL_DUMMY BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_XTAL_CADJ_XOUT_5_TO_0_V1 21 +#define BIT_MASK_XTAL_CADJ_XOUT_5_TO_0_V1 0x3f +#define BIT_XTAL_CADJ_XOUT_5_TO_0_V1(x) \ + (((x) & BIT_MASK_XTAL_CADJ_XOUT_5_TO_0_V1) \ + << BIT_SHIFT_XTAL_CADJ_XOUT_5_TO_0_V1) +#define BITS_XTAL_CADJ_XOUT_5_TO_0_V1 \ + (BIT_MASK_XTAL_CADJ_XOUT_5_TO_0_V1 \ + << BIT_SHIFT_XTAL_CADJ_XOUT_5_TO_0_V1) +#define BIT_CLEAR_XTAL_CADJ_XOUT_5_TO_0_V1(x) \ + ((x) & (~BITS_XTAL_CADJ_XOUT_5_TO_0_V1)) +#define BIT_GET_XTAL_CADJ_XOUT_5_TO_0_V1(x) \ + (((x) >> BIT_SHIFT_XTAL_CADJ_XOUT_5_TO_0_V1) & \ + BIT_MASK_XTAL_CADJ_XOUT_5_TO_0_V1) +#define BIT_SET_XTAL_CADJ_XOUT_5_TO_0_V1(x, v) \ + (BIT_CLEAR_XTAL_CADJ_XOUT_5_TO_0_V1(x) | \ + BIT_XTAL_CADJ_XOUT_5_TO_0_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_XTAL_CADJ_XOUT 18 +#define BIT_MASK_XTAL_CADJ_XOUT 0x3f +#define BIT_XTAL_CADJ_XOUT(x) \ + (((x) & BIT_MASK_XTAL_CADJ_XOUT) << BIT_SHIFT_XTAL_CADJ_XOUT) +#define BITS_XTAL_CADJ_XOUT \ + (BIT_MASK_XTAL_CADJ_XOUT << BIT_SHIFT_XTAL_CADJ_XOUT) +#define BIT_CLEAR_XTAL_CADJ_XOUT(x) ((x) & (~BITS_XTAL_CADJ_XOUT)) +#define BIT_GET_XTAL_CADJ_XOUT(x) \ + (((x) >> BIT_SHIFT_XTAL_CADJ_XOUT) & BIT_MASK_XTAL_CADJ_XOUT) +#define BIT_SET_XTAL_CADJ_XOUT(x, v) \ + (BIT_CLEAR_XTAL_CADJ_XOUT(x) | BIT_XTAL_CADJ_XOUT(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_XTAL_CADJ_XIN_V2 15 +#define BIT_MASK_XTAL_CADJ_XIN_V2 0x3f +#define BIT_XTAL_CADJ_XIN_V2(x) \ + (((x) & BIT_MASK_XTAL_CADJ_XIN_V2) << BIT_SHIFT_XTAL_CADJ_XIN_V2) +#define BITS_XTAL_CADJ_XIN_V2 \ + (BIT_MASK_XTAL_CADJ_XIN_V2 << BIT_SHIFT_XTAL_CADJ_XIN_V2) +#define BIT_CLEAR_XTAL_CADJ_XIN_V2(x) ((x) & (~BITS_XTAL_CADJ_XIN_V2)) +#define BIT_GET_XTAL_CADJ_XIN_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_CADJ_XIN_V2) & BIT_MASK_XTAL_CADJ_XIN_V2) +#define BIT_SET_XTAL_CADJ_XIN_V2(x, v) \ + (BIT_CLEAR_XTAL_CADJ_XIN_V2(x) | BIT_XTAL_CADJ_XIN_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_XTAL_CADJ_XIN 12 +#define BIT_MASK_XTAL_CADJ_XIN 0x3f +#define BIT_XTAL_CADJ_XIN(x) \ + (((x) & BIT_MASK_XTAL_CADJ_XIN) << BIT_SHIFT_XTAL_CADJ_XIN) +#define BITS_XTAL_CADJ_XIN (BIT_MASK_XTAL_CADJ_XIN << BIT_SHIFT_XTAL_CADJ_XIN) +#define BIT_CLEAR_XTAL_CADJ_XIN(x) ((x) & (~BITS_XTAL_CADJ_XIN)) +#define BIT_GET_XTAL_CADJ_XIN(x) \ + (((x) >> BIT_SHIFT_XTAL_CADJ_XIN) & BIT_MASK_XTAL_CADJ_XIN) +#define BIT_SET_XTAL_CADJ_XIN(x, v) \ + (BIT_CLEAR_XTAL_CADJ_XIN(x) | BIT_XTAL_CADJ_XIN(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_RS_V3 12 +#define BIT_MASK_REG_RS_V3 0x7 +#define BIT_REG_RS_V3(x) (((x) & BIT_MASK_REG_RS_V3) << BIT_SHIFT_REG_RS_V3) +#define BITS_REG_RS_V3 (BIT_MASK_REG_RS_V3 << BIT_SHIFT_REG_RS_V3) +#define BIT_CLEAR_REG_RS_V3(x) ((x) & (~BITS_REG_RS_V3)) +#define BIT_GET_REG_RS_V3(x) (((x) >> BIT_SHIFT_REG_RS_V3) & BIT_MASK_REG_RS_V3) +#define BIT_SET_REG_RS_V3(x, v) (BIT_CLEAR_REG_RS_V3(x) | BIT_REG_RS_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_BCNQ_EMPTY BIT(11) +#define BIT_SDIO_HQQ_EMPTY BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_RS 9 +#define BIT_MASK_REG_RS 0x7 +#define BIT_REG_RS(x) (((x) & BIT_MASK_REG_RS) << BIT_SHIFT_REG_RS) +#define BITS_REG_RS (BIT_MASK_REG_RS << BIT_SHIFT_REG_RS) +#define BIT_CLEAR_REG_RS(x) ((x) & (~BITS_REG_RS)) +#define BIT_GET_REG_RS(x) (((x) >> BIT_SHIFT_REG_RS) & BIT_MASK_REG_RS) +#define BIT_SET_REG_RS(x, v) (BIT_CLEAR_REG_RS(x) | BIT_REG_RS(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_MQQ_EMPTY BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_R3_V3 9 +#define BIT_MASK_REG_R3_V3 0x7 +#define BIT_REG_R3_V3(x) (((x) & BIT_MASK_REG_R3_V3) << BIT_SHIFT_REG_R3_V3) +#define BITS_REG_R3_V3 (BIT_MASK_REG_R3_V3 << BIT_SHIFT_REG_R3_V3) +#define BIT_CLEAR_REG_R3_V3(x) ((x) & (~BITS_REG_R3_V3)) +#define BIT_GET_REG_R3_V3(x) (((x) >> BIT_SHIFT_REG_R3_V3) & BIT_MASK_REG_R3_V3) +#define BIT_SET_REG_R3_V3(x, v) (BIT_CLEAR_REG_R3_V3(x) | BIT_REG_R3_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_MGQ_CPU_EMPTY BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_PS_V2 7 +#define BIT_MASK_PS_V2 0x7 +#define BIT_PS_V2(x) (((x) & BIT_MASK_PS_V2) << BIT_SHIFT_PS_V2) +#define BITS_PS_V2 (BIT_MASK_PS_V2 << BIT_SHIFT_PS_V2) +#define BIT_CLEAR_PS_V2(x) ((x) & (~BITS_PS_V2)) +#define BIT_GET_PS_V2(x) (((x) >> BIT_SHIFT_PS_V2) & BIT_MASK_PS_V2) +#define BIT_SET_PS_V2(x, v) (BIT_CLEAR_PS_V2(x) | BIT_PS_V2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_AC7Q_EMPTY BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_CS_V3 7 +#define BIT_MASK_REG_CS_V3 0x3 +#define BIT_REG_CS_V3(x) (((x) & BIT_MASK_REG_CS_V3) << BIT_SHIFT_REG_CS_V3) +#define BITS_REG_CS_V3 (BIT_MASK_REG_CS_V3 << BIT_SHIFT_REG_CS_V3) +#define BIT_CLEAR_REG_CS_V3(x) ((x) & (~BITS_REG_CS_V3)) +#define BIT_GET_REG_CS_V3(x) (((x) >> BIT_SHIFT_REG_CS_V3) & BIT_MASK_REG_CS_V3) +#define BIT_SET_REG_CS_V3(x, v) (BIT_CLEAR_REG_CS_V3(x) | BIT_REG_CS_V3(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_PS 7 +#define BIT_MASK_PS 0x7 +#define BIT_PS(x) (((x) & BIT_MASK_PS) << BIT_SHIFT_PS) +#define BITS_PS (BIT_MASK_PS << BIT_SHIFT_PS) +#define BIT_CLEAR_PS(x) ((x) & (~BITS_PS)) +#define BIT_GET_PS(x) (((x) >> BIT_SHIFT_PS) & BIT_MASK_PS) +#define BIT_SET_PS(x, v) (BIT_CLEAR_PS(x) | BIT_PS(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_R3 6 +#define BIT_MASK_REG_R3 0x7 +#define BIT_REG_R3(x) (((x) & BIT_MASK_REG_R3) << BIT_SHIFT_REG_R3) +#define BITS_REG_R3 (BIT_MASK_REG_R3 << BIT_SHIFT_REG_R3) +#define BIT_CLEAR_REG_R3(x) ((x) & (~BITS_REG_R3)) +#define BIT_GET_REG_R3(x) (((x) >> BIT_SHIFT_REG_R3) & BIT_MASK_REG_R3) +#define BIT_SET_REG_R3(x, v) (BIT_CLEAR_REG_R3(x) | BIT_REG_R3(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_PSEN BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_AC6Q_EMPTY BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_DOGENB BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_AC5Q_EMPTY BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_CP_V3 5 +#define BIT_MASK_REG_CP_V3 0x3 +#define BIT_REG_CP_V3(x) (((x) & BIT_MASK_REG_CP_V3) << BIT_SHIFT_REG_CP_V3) +#define BITS_REG_CP_V3 (BIT_MASK_REG_CP_V3 << BIT_SHIFT_REG_CP_V3) +#define BIT_CLEAR_REG_CP_V3(x) ((x) & (~BITS_REG_CP_V3)) +#define BIT_GET_REG_CP_V3(x) (((x) >> BIT_SHIFT_REG_CP_V3) & BIT_MASK_REG_CP_V3) +#define BIT_SET_REG_CP_V3(x, v) (BIT_CLEAR_REG_CP_V3(x) | BIT_REG_CP_V3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_CS 4 +#define BIT_MASK_REG_CS 0x3 +#define BIT_REG_CS(x) (((x) & BIT_MASK_REG_CS) << BIT_SHIFT_REG_CS) +#define BITS_REG_CS (BIT_MASK_REG_CS << BIT_SHIFT_REG_CS) +#define BIT_CLEAR_REG_CS(x) ((x) & (~BITS_REG_CS)) +#define BIT_GET_REG_CS(x) (((x) >> BIT_SHIFT_REG_CS) & BIT_MASK_REG_CS) +#define BIT_SET_REG_CS(x, v) (BIT_CLEAR_REG_CS(x) | BIT_REG_CS(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_AC4Q_EMPTY BIT(4) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_REG_MBIAS BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_AC3Q_EMPTY BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_C3_V3 3 +#define BIT_MASK_REG_C3_V3 0x3 +#define BIT_REG_C3_V3(x) (((x) & BIT_MASK_REG_C3_V3) << BIT_SHIFT_REG_C3_V3) +#define BITS_REG_C3_V3 (BIT_MASK_REG_C3_V3 << BIT_SHIFT_REG_C3_V3) +#define BIT_CLEAR_REG_C3_V3(x) ((x) & (~BITS_REG_C3_V3)) +#define BIT_GET_REG_C3_V3(x) (((x) >> BIT_SHIFT_REG_C3_V3) & BIT_MASK_REG_C3_V3) +#define BIT_SET_REG_C3_V3(x, v) (BIT_CLEAR_REG_C3_V3(x) | BIT_REG_C3_V3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_CP 2 +#define BIT_MASK_REG_CP 0x3 +#define BIT_REG_CP(x) (((x) & BIT_MASK_REG_CP) << BIT_SHIFT_REG_CP) +#define BITS_REG_CP (BIT_MASK_REG_CP << BIT_SHIFT_REG_CP) +#define BIT_CLEAR_REG_CP(x) ((x) & (~BITS_REG_CP)) +#define BIT_GET_REG_CP(x) (((x) >> BIT_SHIFT_REG_CP) & BIT_MASK_REG_CP) +#define BIT_SET_REG_CP(x, v) (BIT_CLEAR_REG_CP(x) | BIT_REG_CP(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_AC2Q_EMPTY BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_REG_320_SEL_V3 BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_AC1Q_EMPTY BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_EN_SYN_V1 BIT(1) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_R3_V4 1 +#define BIT_MASK_REG_R3_V4 0x7 +#define BIT_REG_R3_V4(x) (((x) & BIT_MASK_REG_R3_V4) << BIT_SHIFT_REG_R3_V4) +#define BITS_REG_R3_V4 (BIT_MASK_REG_R3_V4 << BIT_SHIFT_REG_R3_V4) +#define BIT_CLEAR_REG_R3_V4(x) ((x) & (~BITS_REG_R3_V4)) +#define BIT_GET_REG_R3_V4(x) (((x) >> BIT_SHIFT_REG_R3_V4) & BIT_MASK_REG_R3_V4) +#define BIT_SET_REG_R3_V4(x, v) (BIT_CLEAR_REG_R3_V4(x) | BIT_REG_R3_V4(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_SHIFT_REG_C3 0 +#define BIT_MASK_REG_C3 0x3 +#define BIT_REG_C3(x) (((x) & BIT_MASK_REG_C3) << BIT_SHIFT_REG_C3) +#define BITS_REG_C3 (BIT_MASK_REG_C3 << BIT_SHIFT_REG_C3) +#define BIT_CLEAR_REG_C3(x) ((x) & (~BITS_REG_C3)) +#define BIT_GET_REG_C3(x) (((x) >> BIT_SHIFT_REG_C3) & BIT_MASK_REG_C3) +#define BIT_SET_REG_C3(x, v) (BIT_CLEAR_REG_C3(x) | BIT_REG_C3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TXPKT_EMPTY (Offset 0x1025002C) */ + +#define BIT_SDIO_AC0Q_EMPTY BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_IOOFFSET_BIT4 BIT(0) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL3 (Offset 0x002C) */ + +#define BIT_REG_CP_BIT0 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_EFUSE_CTRL (Offset 0x0030) */ + +#define BIT_EF_FLAG BIT(31) + +#define BIT_SHIFT_EF_PGPD 28 +#define BIT_MASK_EF_PGPD 0x7 +#define BIT_EF_PGPD(x) (((x) & BIT_MASK_EF_PGPD) << BIT_SHIFT_EF_PGPD) +#define BITS_EF_PGPD (BIT_MASK_EF_PGPD << BIT_SHIFT_EF_PGPD) +#define BIT_CLEAR_EF_PGPD(x) ((x) & (~BITS_EF_PGPD)) +#define BIT_GET_EF_PGPD(x) (((x) >> BIT_SHIFT_EF_PGPD) & BIT_MASK_EF_PGPD) +#define BIT_SET_EF_PGPD(x, v) (BIT_CLEAR_EF_PGPD(x) | BIT_EF_PGPD(v)) + +#define BIT_SHIFT_EF_RDT 24 +#define BIT_MASK_EF_RDT 0xf +#define BIT_EF_RDT(x) (((x) & BIT_MASK_EF_RDT) << BIT_SHIFT_EF_RDT) +#define BITS_EF_RDT (BIT_MASK_EF_RDT << BIT_SHIFT_EF_RDT) +#define BIT_CLEAR_EF_RDT(x) ((x) & (~BITS_EF_RDT)) +#define BIT_GET_EF_RDT(x) (((x) >> BIT_SHIFT_EF_RDT) & BIT_MASK_EF_RDT) +#define BIT_SET_EF_RDT(x, v) (BIT_CLEAR_EF_RDT(x) | BIT_EF_RDT(v)) + +#define BIT_SHIFT_EF_PGTS 20 +#define BIT_MASK_EF_PGTS 0xf +#define BIT_EF_PGTS(x) (((x) & BIT_MASK_EF_PGTS) << BIT_SHIFT_EF_PGTS) +#define BITS_EF_PGTS (BIT_MASK_EF_PGTS << BIT_SHIFT_EF_PGTS) +#define BIT_CLEAR_EF_PGTS(x) ((x) & (~BITS_EF_PGTS)) +#define BIT_GET_EF_PGTS(x) (((x) >> BIT_SHIFT_EF_PGTS) & BIT_MASK_EF_PGTS) +#define BIT_SET_EF_PGTS(x, v) (BIT_CLEAR_EF_PGTS(x) | BIT_EF_PGTS(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_EFUSE_CTRL (Offset 0x0030) */ + +#define BIT_EF_PDWN BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_EFUSE_CTRL (Offset 0x0030) */ + +#define BIT_EF_ALDEN BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HTSFR_INFO (Offset 0x10250030) */ + +#define BIT_SHIFT_HTSFR1 16 +#define BIT_MASK_HTSFR1 0xffff +#define BIT_HTSFR1(x) (((x) & BIT_MASK_HTSFR1) << BIT_SHIFT_HTSFR1) +#define BITS_HTSFR1 (BIT_MASK_HTSFR1 << BIT_SHIFT_HTSFR1) +#define BIT_CLEAR_HTSFR1(x) ((x) & (~BITS_HTSFR1)) +#define BIT_GET_HTSFR1(x) (((x) >> BIT_SHIFT_HTSFR1) & BIT_MASK_HTSFR1) +#define BIT_SET_HTSFR1(x, v) (BIT_CLEAR_HTSFR1(x) | BIT_HTSFR1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_EFUSE_CTRL (Offset 0x0030) */ + +#define BIT_SHIFT_EF_ADDR 8 +#define BIT_MASK_EF_ADDR 0x3ff +#define BIT_EF_ADDR(x) (((x) & BIT_MASK_EF_ADDR) << BIT_SHIFT_EF_ADDR) +#define BITS_EF_ADDR (BIT_MASK_EF_ADDR << BIT_SHIFT_EF_ADDR) +#define BIT_CLEAR_EF_ADDR(x) ((x) & (~BITS_EF_ADDR)) +#define BIT_GET_EF_ADDR(x) (((x) >> BIT_SHIFT_EF_ADDR) & BIT_MASK_EF_ADDR) +#define BIT_SET_EF_ADDR(x, v) (BIT_CLEAR_EF_ADDR(x) | BIT_EF_ADDR(v)) + +#define BIT_SHIFT_EF_DATA 0 +#define BIT_MASK_EF_DATA 0xff +#define BIT_EF_DATA(x) (((x) & BIT_MASK_EF_DATA) << BIT_SHIFT_EF_DATA) +#define BITS_EF_DATA (BIT_MASK_EF_DATA << BIT_SHIFT_EF_DATA) +#define BIT_CLEAR_EF_DATA(x) ((x) & (~BITS_EF_DATA)) +#define BIT_GET_EF_DATA(x) (((x) >> BIT_SHIFT_EF_DATA) & BIT_MASK_EF_DATA) +#define BIT_SET_EF_DATA(x, v) (BIT_CLEAR_EF_DATA(x) | BIT_EF_DATA(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HTSFR_INFO (Offset 0x10250030) */ + +#define BIT_SHIFT_HTSFR0 0 +#define BIT_MASK_HTSFR0 0xffff +#define BIT_HTSFR0(x) (((x) & BIT_MASK_HTSFR0) << BIT_SHIFT_HTSFR0) +#define BITS_HTSFR0 (BIT_MASK_HTSFR0 << BIT_SHIFT_HTSFR0) +#define BIT_CLEAR_HTSFR0(x) ((x) & (~BITS_HTSFR0)) +#define BIT_GET_HTSFR0(x) (((x) >> BIT_SHIFT_HTSFR0) & BIT_MASK_HTSFR0) +#define BIT_SET_HTSFR0(x, v) (BIT_CLEAR_HTSFR0(x) | BIT_HTSFR0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_LDOE25_EN BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SHIFT_LDOE25_VADJ_BIT0_TO_2 28 +#define BIT_MASK_LDOE25_VADJ_BIT0_TO_2 0x7 +#define BIT_LDOE25_VADJ_BIT0_TO_2(x) \ + (((x) & BIT_MASK_LDOE25_VADJ_BIT0_TO_2) \ + << BIT_SHIFT_LDOE25_VADJ_BIT0_TO_2) +#define BITS_LDOE25_VADJ_BIT0_TO_2 \ + (BIT_MASK_LDOE25_VADJ_BIT0_TO_2 << BIT_SHIFT_LDOE25_VADJ_BIT0_TO_2) +#define BIT_CLEAR_LDOE25_VADJ_BIT0_TO_2(x) ((x) & (~BITS_LDOE25_VADJ_BIT0_TO_2)) +#define BIT_GET_LDOE25_VADJ_BIT0_TO_2(x) \ + (((x) >> BIT_SHIFT_LDOE25_VADJ_BIT0_TO_2) & \ + BIT_MASK_LDOE25_VADJ_BIT0_TO_2) +#define BIT_SET_LDOE25_VADJ_BIT0_TO_2(x, v) \ + (BIT_CLEAR_LDOE25_VADJ_BIT0_TO_2(x) | BIT_LDOE25_VADJ_BIT0_TO_2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SHIFT_LDOE25_V12ADJ_L_LOW 28 +#define BIT_MASK_LDOE25_V12ADJ_L_LOW 0x7 +#define BIT_LDOE25_V12ADJ_L_LOW(x) \ + (((x) & BIT_MASK_LDOE25_V12ADJ_L_LOW) << BIT_SHIFT_LDOE25_V12ADJ_L_LOW) +#define BITS_LDOE25_V12ADJ_L_LOW \ + (BIT_MASK_LDOE25_V12ADJ_L_LOW << BIT_SHIFT_LDOE25_V12ADJ_L_LOW) +#define BIT_CLEAR_LDOE25_V12ADJ_L_LOW(x) ((x) & (~BITS_LDOE25_V12ADJ_L_LOW)) +#define BIT_GET_LDOE25_V12ADJ_L_LOW(x) \ + (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_LOW) & BIT_MASK_LDOE25_V12ADJ_L_LOW) +#define BIT_SET_LDOE25_V12ADJ_L_LOW(x, v) \ + (BIT_CLEAR_LDOE25_V12ADJ_L_LOW(x) | BIT_LDOE25_V12ADJ_L_LOW(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_LDOE25_VADJ_BIT3 BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_LDOE25_V12ADJ_L_HIGH BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SHIFT_LDOE25_V12ADJ_L 27 +#define BIT_MASK_LDOE25_V12ADJ_L 0xf +#define BIT_LDOE25_V12ADJ_L(x) \ + (((x) & BIT_MASK_LDOE25_V12ADJ_L) << BIT_SHIFT_LDOE25_V12ADJ_L) +#define BITS_LDOE25_V12ADJ_L \ + (BIT_MASK_LDOE25_V12ADJ_L << BIT_SHIFT_LDOE25_V12ADJ_L) +#define BIT_CLEAR_LDOE25_V12ADJ_L(x) ((x) & (~BITS_LDOE25_V12ADJ_L)) +#define BIT_GET_LDOE25_V12ADJ_L(x) \ + (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L) & BIT_MASK_LDOE25_V12ADJ_L) +#define BIT_SET_LDOE25_V12ADJ_L(x, v) \ + (BIT_CLEAR_LDOE25_V12ADJ_L(x) | BIT_LDOE25_V12ADJ_L(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SHIFT_LDOE25_VADJ_3_TO_0 27 +#define BIT_MASK_LDOE25_VADJ_3_TO_0 0xf +#define BIT_LDOE25_VADJ_3_TO_0(x) \ + (((x) & BIT_MASK_LDOE25_VADJ_3_TO_0) << BIT_SHIFT_LDOE25_VADJ_3_TO_0) +#define BITS_LDOE25_VADJ_3_TO_0 \ + (BIT_MASK_LDOE25_VADJ_3_TO_0 << BIT_SHIFT_LDOE25_VADJ_3_TO_0) +#define BIT_CLEAR_LDOE25_VADJ_3_TO_0(x) ((x) & (~BITS_LDOE25_VADJ_3_TO_0)) +#define BIT_GET_LDOE25_VADJ_3_TO_0(x) \ + (((x) >> BIT_SHIFT_LDOE25_VADJ_3_TO_0) & BIT_MASK_LDOE25_VADJ_3_TO_0) +#define BIT_SET_LDOE25_VADJ_3_TO_0(x, v) \ + (BIT_CLEAR_LDOE25_VADJ_3_TO_0(x) | BIT_LDOE25_VADJ_3_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_EFCRES_SEL BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_EF_CRES_SEL BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_EF_CSER BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SHIFT_EF_SCAN_START 16 +#define BIT_MASK_EF_SCAN_START 0x1ff +#define BIT_EF_SCAN_START(x) \ + (((x) & BIT_MASK_EF_SCAN_START) << BIT_SHIFT_EF_SCAN_START) +#define BITS_EF_SCAN_START (BIT_MASK_EF_SCAN_START << BIT_SHIFT_EF_SCAN_START) +#define BIT_CLEAR_EF_SCAN_START(x) ((x) & (~BITS_EF_SCAN_START)) +#define BIT_GET_EF_SCAN_START(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_START) & BIT_MASK_EF_SCAN_START) +#define BIT_SET_EF_SCAN_START(x, v) \ + (BIT_CLEAR_EF_SCAN_START(x) | BIT_EF_SCAN_START(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SHIFT_EF_SCAN_START_V1 16 +#define BIT_MASK_EF_SCAN_START_V1 0x3ff +#define BIT_EF_SCAN_START_V1(x) \ + (((x) & BIT_MASK_EF_SCAN_START_V1) << BIT_SHIFT_EF_SCAN_START_V1) +#define BITS_EF_SCAN_START_V1 \ + (BIT_MASK_EF_SCAN_START_V1 << BIT_SHIFT_EF_SCAN_START_V1) +#define BIT_CLEAR_EF_SCAN_START_V1(x) ((x) & (~BITS_EF_SCAN_START_V1)) +#define BIT_GET_EF_SCAN_START_V1(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_START_V1) & BIT_MASK_EF_SCAN_START_V1) +#define BIT_SET_EF_SCAN_START_V1(x, v) \ + (BIT_CLEAR_EF_SCAN_START_V1(x) | BIT_EF_SCAN_START_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SHIFT_EF_SCAN_END 12 +#define BIT_MASK_EF_SCAN_END 0xf +#define BIT_EF_SCAN_END(x) \ + (((x) & BIT_MASK_EF_SCAN_END) << BIT_SHIFT_EF_SCAN_END) +#define BITS_EF_SCAN_END (BIT_MASK_EF_SCAN_END << BIT_SHIFT_EF_SCAN_END) +#define BIT_CLEAR_EF_SCAN_END(x) ((x) & (~BITS_EF_SCAN_END)) +#define BIT_GET_EF_SCAN_END(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_END) & BIT_MASK_EF_SCAN_END) +#define BIT_SET_EF_SCAN_END(x, v) \ + (BIT_CLEAR_EF_SCAN_END(x) | BIT_EF_SCAN_END(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_EF_FORCE_PGMEN BIT(11) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_EF_PD_DIS BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SCAN_EN BIT(11) +#define BIT_SW_PG_EN BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_SHIFT_EF_CELL_SEL 8 +#define BIT_MASK_EF_CELL_SEL 0x3 +#define BIT_EF_CELL_SEL(x) \ + (((x) & BIT_MASK_EF_CELL_SEL) << BIT_SHIFT_EF_CELL_SEL) +#define BITS_EF_CELL_SEL (BIT_MASK_EF_CELL_SEL << BIT_SHIFT_EF_CELL_SEL) +#define BIT_CLEAR_EF_CELL_SEL(x) ((x) & (~BITS_EF_CELL_SEL)) +#define BIT_GET_EF_CELL_SEL(x) \ + (((x) >> BIT_SHIFT_EF_CELL_SEL) & BIT_MASK_EF_CELL_SEL) +#define BIT_SET_EF_CELL_SEL(x, v) \ + (BIT_CLEAR_EF_CELL_SEL(x) | BIT_EF_CELL_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */ + +#define BIT_EF_TRPT BIT(7) + +#define BIT_SHIFT_EF_TTHD 0 +#define BIT_MASK_EF_TTHD 0x7f +#define BIT_EF_TTHD(x) (((x) & BIT_MASK_EF_TTHD) << BIT_SHIFT_EF_TTHD) +#define BITS_EF_TTHD (BIT_MASK_EF_TTHD << BIT_SHIFT_EF_TTHD) +#define BIT_CLEAR_EF_TTHD(x) ((x) & (~BITS_EF_TTHD)) +#define BIT_GET_EF_TTHD(x) (((x) >> BIT_SHIFT_EF_TTHD) & BIT_MASK_EF_TTHD) +#define BIT_SET_EF_TTHD(x, v) (BIT_CLEAR_EF_TTHD(x) | BIT_EF_TTHD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_UPHY_BG_ON_OPT 30 +#define BIT_MASK_UPHY_BG_ON_OPT 0x3 +#define BIT_UPHY_BG_ON_OPT(x) \ + (((x) & BIT_MASK_UPHY_BG_ON_OPT) << BIT_SHIFT_UPHY_BG_ON_OPT) +#define BITS_UPHY_BG_ON_OPT \ + (BIT_MASK_UPHY_BG_ON_OPT << BIT_SHIFT_UPHY_BG_ON_OPT) +#define BIT_CLEAR_UPHY_BG_ON_OPT(x) ((x) & (~BITS_UPHY_BG_ON_OPT)) +#define BIT_GET_UPHY_BG_ON_OPT(x) \ + (((x) >> BIT_SHIFT_UPHY_BG_ON_OPT) & BIT_MASK_UPHY_BG_ON_OPT) +#define BIT_SET_UPHY_BG_ON_OPT(x, v) \ + (BIT_CLEAR_UPHY_BG_ON_OPT(x) | BIT_UPHY_BG_ON_OPT(v)) + +#define BIT_UPHY_BG_ON_USB2 BIT(29) +#define BIT_UPHY_BG_ON_PCIE BIT(28) +#define BIT_VD33IO_LEFT_SHD_N_ BIT(27) +#define BIT_VDIO_RIGHT1_SHD_N_ BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_AFE_USB_CURRENT_SEL 26 +#define BIT_MASK_AFE_USB_CURRENT_SEL 0x7 +#define BIT_AFE_USB_CURRENT_SEL(x) \ + (((x) & BIT_MASK_AFE_USB_CURRENT_SEL) << BIT_SHIFT_AFE_USB_CURRENT_SEL) +#define BITS_AFE_USB_CURRENT_SEL \ + (BIT_MASK_AFE_USB_CURRENT_SEL << BIT_SHIFT_AFE_USB_CURRENT_SEL) +#define BIT_CLEAR_AFE_USB_CURRENT_SEL(x) ((x) & (~BITS_AFE_USB_CURRENT_SEL)) +#define BIT_GET_AFE_USB_CURRENT_SEL(x) \ + (((x) >> BIT_SHIFT_AFE_USB_CURRENT_SEL) & BIT_MASK_AFE_USB_CURRENT_SEL) +#define BIT_SET_AFE_USB_CURRENT_SEL(x, v) \ + (BIT_CLEAR_AFE_USB_CURRENT_SEL(x) | BIT_AFE_USB_CURRENT_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_VDIO_RIGHT0_SHD_N_ BIT(25) +#define BIT_DIS_LPS_WT_PDNSUS BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_AFE_USB_PATH_SEL 24 +#define BIT_MASK_AFE_USB_PATH_SEL 0x3 +#define BIT_AFE_USB_PATH_SEL(x) \ + (((x) & BIT_MASK_AFE_USB_PATH_SEL) << BIT_SHIFT_AFE_USB_PATH_SEL) +#define BITS_AFE_USB_PATH_SEL \ + (BIT_MASK_AFE_USB_PATH_SEL << BIT_SHIFT_AFE_USB_PATH_SEL) +#define BIT_CLEAR_AFE_USB_PATH_SEL(x) ((x) & (~BITS_AFE_USB_PATH_SEL)) +#define BIT_GET_AFE_USB_PATH_SEL(x) \ + (((x) >> BIT_SHIFT_AFE_USB_PATH_SEL) & BIT_MASK_AFE_USB_PATH_SEL) +#define BIT_SET_AFE_USB_PATH_SEL(x, v) \ + (BIT_CLEAR_AFE_USB_PATH_SEL(x) | BIT_AFE_USB_PATH_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_DBG_SEL_V1 16 +#define BIT_MASK_DBG_SEL_V1 0xff +#define BIT_DBG_SEL_V1(x) (((x) & BIT_MASK_DBG_SEL_V1) << BIT_SHIFT_DBG_SEL_V1) +#define BITS_DBG_SEL_V1 (BIT_MASK_DBG_SEL_V1 << BIT_SHIFT_DBG_SEL_V1) +#define BIT_CLEAR_DBG_SEL_V1(x) ((x) & (~BITS_DBG_SEL_V1)) +#define BIT_GET_DBG_SEL_V1(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_V1) & BIT_MASK_DBG_SEL_V1) +#define BIT_SET_DBG_SEL_V1(x, v) (BIT_CLEAR_DBG_SEL_V1(x) | BIT_DBG_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_CLK_REQ_INPUT BIT(15) +#define BIT_USB_XTAL_CLK_SEL BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_DBG_SEL_BYTE 14 +#define BIT_MASK_DBG_SEL_BYTE 0x3 +#define BIT_DBG_SEL_BYTE(x) \ + (((x) & BIT_MASK_DBG_SEL_BYTE) << BIT_SHIFT_DBG_SEL_BYTE) +#define BITS_DBG_SEL_BYTE (BIT_MASK_DBG_SEL_BYTE << BIT_SHIFT_DBG_SEL_BYTE) +#define BIT_CLEAR_DBG_SEL_BYTE(x) ((x) & (~BITS_DBG_SEL_BYTE)) +#define BIT_GET_DBG_SEL_BYTE(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_BYTE) & BIT_MASK_DBG_SEL_BYTE) +#define BIT_SET_DBG_SEL_BYTE(x, v) \ + (BIT_CLEAR_DBG_SEL_BYTE(x) | BIT_DBG_SEL_BYTE(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_USB_REG_XTAL_SEL BIT(14) +#define BIT_SYSON_BTIO1POW_PAD_E2 BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_SYSON_SPS0_STD_L1 12 +#define BIT_MASK_SYSON_SPS0_STD_L1 0x3 +#define BIT_SYSON_SPS0_STD_L1(x) \ + (((x) & BIT_MASK_SYSON_SPS0_STD_L1) << BIT_SHIFT_SYSON_SPS0_STD_L1) +#define BITS_SYSON_SPS0_STD_L1 \ + (BIT_MASK_SYSON_SPS0_STD_L1 << BIT_SHIFT_SYSON_SPS0_STD_L1) +#define BIT_CLEAR_SYSON_SPS0_STD_L1(x) ((x) & (~BITS_SYSON_SPS0_STD_L1)) +#define BIT_GET_SYSON_SPS0_STD_L1(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0_STD_L1) & BIT_MASK_SYSON_SPS0_STD_L1) +#define BIT_SET_SYSON_SPS0_STD_L1(x, v) \ + (BIT_CLEAR_SYSON_SPS0_STD_L1(x) | BIT_SYSON_SPS0_STD_L1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_STD_L1_V1 12 +#define BIT_MASK_STD_L1_V1 0x3 +#define BIT_STD_L1_V1(x) (((x) & BIT_MASK_STD_L1_V1) << BIT_SHIFT_STD_L1_V1) +#define BITS_STD_L1_V1 (BIT_MASK_STD_L1_V1 << BIT_SHIFT_STD_L1_V1) +#define BIT_CLEAR_STD_L1_V1(x) ((x) & (~BITS_STD_L1_V1)) +#define BIT_GET_STD_L1_V1(x) (((x) >> BIT_SHIFT_STD_L1_V1) & BIT_MASK_STD_L1_V1) +#define BIT_SET_STD_L1_V1(x, v) (BIT_CLEAR_STD_L1_V1(x) | BIT_STD_L1_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SYSON_BTIOPOW_PAD_E2 BIT(12) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_SYSON_LDOA12V_WT 12 +#define BIT_MASK_SYSON_LDOA12V_WT 0x3 +#define BIT_SYSON_LDOA12V_WT(x) \ + (((x) & BIT_MASK_SYSON_LDOA12V_WT) << BIT_SHIFT_SYSON_LDOA12V_WT) +#define BITS_SYSON_LDOA12V_WT \ + (BIT_MASK_SYSON_LDOA12V_WT << BIT_SHIFT_SYSON_LDOA12V_WT) +#define BIT_CLEAR_SYSON_LDOA12V_WT(x) ((x) & (~BITS_SYSON_LDOA12V_WT)) +#define BIT_GET_SYSON_LDOA12V_WT(x) \ + (((x) >> BIT_SHIFT_SYSON_LDOA12V_WT) & BIT_MASK_SYSON_LDOA12V_WT) +#define BIT_SET_SYSON_LDOA12V_WT(x, v) \ + (BIT_CLEAR_SYSON_LDOA12V_WT(x) | BIT_SYSON_LDOA12V_WT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SYSON_DBG_PAD_E2 BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SYSON_SDIOPOW_PAD_E2 BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SYSON_LED_PAD_E2 BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SYSON_GPEE_PAD_E2 BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SYSON_GPEE_PAD_E2_V33 BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SYSON_PCI_PAD_E2 BIT(8) + +#define BIT_SHIFT_MATCH_CNT 8 +#define BIT_MASK_MATCH_CNT 0xff +#define BIT_MATCH_CNT(x) (((x) & BIT_MASK_MATCH_CNT) << BIT_SHIFT_MATCH_CNT) +#define BITS_MATCH_CNT (BIT_MASK_MATCH_CNT << BIT_SHIFT_MATCH_CNT) +#define BIT_CLEAR_MATCH_CNT(x) ((x) & (~BITS_MATCH_CNT)) +#define BIT_GET_MATCH_CNT(x) (((x) >> BIT_SHIFT_MATCH_CNT) & BIT_MASK_MATCH_CNT) +#define BIT_SET_MATCH_CNT(x, v) (BIT_CLEAR_MATCH_CNT(x) | BIT_MATCH_CNT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_AUTO_SW_LDO_VOL_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_AUTO_SW_LDO_VOL_EN_V1 BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_ADJ_LDO_VOLT BIT(6) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_SYSON_LDOHCI12_WT 6 +#define BIT_MASK_SYSON_LDOHCI12_WT 0x3 +#define BIT_SYSON_LDOHCI12_WT(x) \ + (((x) & BIT_MASK_SYSON_LDOHCI12_WT) << BIT_SHIFT_SYSON_LDOHCI12_WT) +#define BITS_SYSON_LDOHCI12_WT \ + (BIT_MASK_SYSON_LDOHCI12_WT << BIT_SHIFT_SYSON_LDOHCI12_WT) +#define BIT_CLEAR_SYSON_LDOHCI12_WT(x) ((x) & (~BITS_SYSON_LDOHCI12_WT)) +#define BIT_GET_SYSON_LDOHCI12_WT(x) \ + (((x) >> BIT_SHIFT_SYSON_LDOHCI12_WT) & BIT_MASK_SYSON_LDOHCI12_WT) +#define BIT_SET_SYSON_LDOHCI12_WT(x, v) \ + (BIT_CLEAR_SYSON_LDOHCI12_WT(x) | BIT_SYSON_LDOHCI12_WT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_SYSON_SPS0WWV_WT 4 +#define BIT_MASK_SYSON_SPS0WWV_WT 0x3 +#define BIT_SYSON_SPS0WWV_WT(x) \ + (((x) & BIT_MASK_SYSON_SPS0WWV_WT) << BIT_SHIFT_SYSON_SPS0WWV_WT) +#define BITS_SYSON_SPS0WWV_WT \ + (BIT_MASK_SYSON_SPS0WWV_WT << BIT_SHIFT_SYSON_SPS0WWV_WT) +#define BIT_CLEAR_SYSON_SPS0WWV_WT(x) ((x) & (~BITS_SYSON_SPS0WWV_WT)) +#define BIT_GET_SYSON_SPS0WWV_WT(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT) & BIT_MASK_SYSON_SPS0WWV_WT) +#define BIT_SET_SYSON_SPS0WWV_WT(x, v) \ + (BIT_CLEAR_SYSON_SPS0WWV_WT(x) | BIT_SYSON_SPS0WWV_WT(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_SYSON_SPS0SPS_WT 4 +#define BIT_MASK_SYSON_SPS0SPS_WT 0x3 +#define BIT_SYSON_SPS0SPS_WT(x) \ + (((x) & BIT_MASK_SYSON_SPS0SPS_WT) << BIT_SHIFT_SYSON_SPS0SPS_WT) +#define BITS_SYSON_SPS0SPS_WT \ + (BIT_MASK_SYSON_SPS0SPS_WT << BIT_SHIFT_SYSON_SPS0SPS_WT) +#define BIT_CLEAR_SYSON_SPS0SPS_WT(x) ((x) & (~BITS_SYSON_SPS0SPS_WT)) +#define BIT_GET_SYSON_SPS0SPS_WT(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0SPS_WT) & BIT_MASK_SYSON_SPS0SPS_WT) +#define BIT_SET_SYSON_SPS0SPS_WT(x, v) \ + (BIT_CLEAR_SYSON_SPS0SPS_WT(x) | BIT_SYSON_SPS0SPS_WT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_SYSON_SPS0LDO_WT 2 +#define BIT_MASK_SYSON_SPS0LDO_WT 0x3 +#define BIT_SYSON_SPS0LDO_WT(x) \ + (((x) & BIT_MASK_SYSON_SPS0LDO_WT) << BIT_SHIFT_SYSON_SPS0LDO_WT) +#define BITS_SYSON_SPS0LDO_WT \ + (BIT_MASK_SYSON_SPS0LDO_WT << BIT_SHIFT_SYSON_SPS0LDO_WT) +#define BIT_CLEAR_SYSON_SPS0LDO_WT(x) ((x) & (~BITS_SYSON_SPS0LDO_WT)) +#define BIT_GET_SYSON_SPS0LDO_WT(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT) & BIT_MASK_SYSON_SPS0LDO_WT) +#define BIT_SET_SYSON_SPS0LDO_WT(x, v) \ + (BIT_CLEAR_SYSON_SPS0LDO_WT(x) | BIT_SYSON_SPS0LDO_WT(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_SYSON_SPS11VLDO_WT 2 +#define BIT_MASK_SYSON_SPS11VLDO_WT 0x3 +#define BIT_SYSON_SPS11VLDO_WT(x) \ + (((x) & BIT_MASK_SYSON_SPS11VLDO_WT) << BIT_SHIFT_SYSON_SPS11VLDO_WT) +#define BITS_SYSON_SPS11VLDO_WT \ + (BIT_MASK_SYSON_SPS11VLDO_WT << BIT_SHIFT_SYSON_SPS11VLDO_WT) +#define BIT_CLEAR_SYSON_SPS11VLDO_WT(x) ((x) & (~BITS_SYSON_SPS11VLDO_WT)) +#define BIT_GET_SYSON_SPS11VLDO_WT(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS11VLDO_WT) & BIT_MASK_SYSON_SPS11VLDO_WT) +#define BIT_SET_SYSON_SPS11VLDO_WT(x, v) \ + (BIT_CLEAR_SYSON_SPS11VLDO_WT(x) | BIT_SYSON_SPS11VLDO_WT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */ + +#define BIT_SHIFT_SYSON_RCLK_SCALE 0 +#define BIT_MASK_SYSON_RCLK_SCALE 0x3 +#define BIT_SYSON_RCLK_SCALE(x) \ + (((x) & BIT_MASK_SYSON_RCLK_SCALE) << BIT_SHIFT_SYSON_RCLK_SCALE) +#define BITS_SYSON_RCLK_SCALE \ + (BIT_MASK_SYSON_RCLK_SCALE << BIT_SHIFT_SYSON_RCLK_SCALE) +#define BIT_CLEAR_SYSON_RCLK_SCALE(x) ((x) & (~BITS_SYSON_RCLK_SCALE)) +#define BIT_GET_SYSON_RCLK_SCALE(x) \ + (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE) & BIT_MASK_SYSON_RCLK_SCALE) +#define BIT_SET_SYSON_RCLK_SCALE(x, v) \ + (BIT_CLEAR_SYSON_RCLK_SCALE(x) | BIT_SYSON_RCLK_SCALE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HCPWM1_V2 (Offset 0x10250038) */ + +#define BIT_CUR_PS BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CAL_TIMER (Offset 0x003C) */ + +#define BIT_SHIFT_CAL_SCAL 0 +#define BIT_MASK_CAL_SCAL 0xff +#define BIT_CAL_SCAL(x) (((x) & BIT_MASK_CAL_SCAL) << BIT_SHIFT_CAL_SCAL) +#define BITS_CAL_SCAL (BIT_MASK_CAL_SCAL << BIT_SHIFT_CAL_SCAL) +#define BIT_CLEAR_CAL_SCAL(x) ((x) & (~BITS_CAL_SCAL)) +#define BIT_GET_CAL_SCAL(x) (((x) >> BIT_SHIFT_CAL_SCAL) & BIT_MASK_CAL_SCAL) +#define BIT_SET_CAL_SCAL(x, v) (BIT_CLEAR_CAL_SCAL(x) | BIT_CAL_SCAL(v)) + +/* 2 REG_ACLK_MON (Offset 0x003E) */ + +#define BIT_SHIFT_RCLK_MON 5 +#define BIT_MASK_RCLK_MON 0x7ff +#define BIT_RCLK_MON(x) (((x) & BIT_MASK_RCLK_MON) << BIT_SHIFT_RCLK_MON) +#define BITS_RCLK_MON (BIT_MASK_RCLK_MON << BIT_SHIFT_RCLK_MON) +#define BIT_CLEAR_RCLK_MON(x) ((x) & (~BITS_RCLK_MON)) +#define BIT_GET_RCLK_MON(x) (((x) >> BIT_SHIFT_RCLK_MON) & BIT_MASK_RCLK_MON) +#define BIT_SET_RCLK_MON(x, v) (BIT_CLEAR_RCLK_MON(x) | BIT_RCLK_MON(v)) + +#define BIT_CAL_EN BIT(4) + +#define BIT_SHIFT_DPSTU 2 +#define BIT_MASK_DPSTU 0x3 +#define BIT_DPSTU(x) (((x) & BIT_MASK_DPSTU) << BIT_SHIFT_DPSTU) +#define BITS_DPSTU (BIT_MASK_DPSTU << BIT_SHIFT_DPSTU) +#define BIT_CLEAR_DPSTU(x) ((x) & (~BITS_DPSTU)) +#define BIT_GET_DPSTU(x) (((x) >> BIT_SHIFT_DPSTU) & BIT_MASK_DPSTU) +#define BIT_SET_DPSTU(x, v) (BIT_CLEAR_DPSTU(x) | BIT_DPSTU(v)) + +#define BIT_SUS_16X BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_ACLK_MON (Offset 0x003E) */ + +#define BIT_RSM_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG_2 (Offset 0x003F) */ + +#define BIT_SOUT_GPIO8 BIT(7) +#define BIT_SOUT_GPIO5 BIT(6) +#define BIT_RFE_CTRL_5_GPIO14_V1 BIT(5) +#define BIT_RFE_CTRL_10_GPIO13_V1 BIT(4) +#define BIT_RFE_CTRL_11_GPIO4_V1 BIT(3) +#define BIT_RFE_CTRL_5_GPIO14 BIT(2) +#define BIT_RFE_CTRL_10_GPIO13 BIT(1) +#define BIT_RFE_CTRL_11_GPIO4 BIT(0) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_RFE_CTRL_3_GPIO12 BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PAD_D_PAPE_2G_E BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_BT_RFE_CTRL_5_GPIO12 BIT(30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PAD_D_PAPE_5G_E BIT(30) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SIC_LOWEST_PRIORITY_V1 BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_S0_TRSW_GPIO12 BIT(29) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PAD_D_TRSW_E BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SIC_PRI_LOWEST BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SIC_LOWEST_PRIORITY BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_RFE_CTRL_9_GPIO13 BIT(28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PAD_D_TRSWB_E BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WL_DSS_RSTN BIT(27) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_RFE_CTRL_9_GPIO12 BIT(27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PAD_D_PAPE_2G_O BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WL_DSS_EN_CLK BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_RFE_CTRL_8_GPIO4 BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PAD_D_PAPE_5G_O BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_BT_RFE_CTRL_1_GPIO13 BIT(25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PAD_D_TRSW_O BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SHIFT_PIN_USECASE 24 +#define BIT_MASK_PIN_USECASE 0xf +#define BIT_PIN_USECASE(x) \ + (((x) & BIT_MASK_PIN_USECASE) << BIT_SHIFT_PIN_USECASE) +#define BITS_PIN_USECASE (BIT_MASK_PIN_USECASE << BIT_SHIFT_PIN_USECASE) +#define BIT_CLEAR_PIN_USECASE(x) ((x) & (~BITS_PIN_USECASE)) +#define BIT_GET_PIN_USECASE(x) \ + (((x) >> BIT_SHIFT_PIN_USECASE) & BIT_MASK_PIN_USECASE) +#define BIT_SET_PIN_USECASE(x, v) \ + (BIT_CLEAR_PIN_USECASE(x) | BIT_PIN_USECASE(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SHIFT_PIN_USECASE_V1 24 +#define BIT_MASK_PIN_USECASE_V1 0x1f +#define BIT_PIN_USECASE_V1(x) \ + (((x) & BIT_MASK_PIN_USECASE_V1) << BIT_SHIFT_PIN_USECASE_V1) +#define BITS_PIN_USECASE_V1 \ + (BIT_MASK_PIN_USECASE_V1 << BIT_SHIFT_PIN_USECASE_V1) +#define BIT_CLEAR_PIN_USECASE_V1(x) ((x) & (~BITS_PIN_USECASE_V1)) +#define BIT_GET_PIN_USECASE_V1(x) \ + (((x) >> BIT_SHIFT_PIN_USECASE_V1) & BIT_MASK_PIN_USECASE_V1) +#define BIT_SET_PIN_USECASE_V1(x, v) \ + (BIT_CLEAR_PIN_USECASE_V1(x) | BIT_PIN_USECASE_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_BT_RFE_CTRL_1_GPIO12 BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PAD_D_TRSWB_O BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_DATACPU_GPIO2 BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_BT_RFE_CTRL_0_GPIO4 BIT(23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_A_ANTSEL BIT(23) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_DATACPU_GPIO BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_ANTSW_GPIO13 BIT(22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_A_ANTSELB BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_DATACPU_UART BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_ANTSW_GPIO12 BIT(21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_D_PAPE_2G BIT(21) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_DATACPU_FSPI_EN BIT(21) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */ + +#define BIT_INDIRECT_REG_RDY BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_ANTSWB_GPIO4 BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_D_PAPE_5G BIT(20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_GPIO8_UART_OUT BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_FSPI_EN BIT(19) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SW_IO_EN BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */ + +#define BIT_INDIRECT_REG_R BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WL_RTS_EXT_32K_SEL BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */ + +#define BIT_INDIRECT_REG_W BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_CKOUT33_EN BIT(17) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WLBT_DPDT_SEL_EN BIT(17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_XTAL_OUT_EN BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WLGP_SPI_EN BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WLGP_CKOUT BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */ + +#define BIT_SHIFT_INDIRECT_REG_SIZE 16 +#define BIT_MASK_INDIRECT_REG_SIZE 0x3 +#define BIT_INDIRECT_REG_SIZE(x) \ + (((x) & BIT_MASK_INDIRECT_REG_SIZE) << BIT_SHIFT_INDIRECT_REG_SIZE) +#define BITS_INDIRECT_REG_SIZE \ + (BIT_MASK_INDIRECT_REG_SIZE << BIT_SHIFT_INDIRECT_REG_SIZE) +#define BIT_CLEAR_INDIRECT_REG_SIZE(x) ((x) & (~BITS_INDIRECT_REG_SIZE)) +#define BIT_GET_INDIRECT_REG_SIZE(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE) & BIT_MASK_INDIRECT_REG_SIZE) +#define BIT_SET_INDIRECT_REG_SIZE(x, v) \ + (BIT_CLEAR_INDIRECT_REG_SIZE(x) | BIT_INDIRECT_REG_SIZE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WLBT_LNAON_SEL_EN BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SIC_LBK BIT(15) +#define BIT_ENHTP BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PHY_TEST_EN BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WLPHY_DBG_EN BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_BT_AOD_GPIO3 BIT(13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SIC_23 BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_ENSIC BIT(12) +#define BIT_SIC_SWRST BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PO_WIFI_PTA_PINS BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_ENPMAC BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_ENBTCMD BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_COEX_MBOX BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_BTCOEX_MBOX_EN BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_PO_BT_PTA_PINS BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_BTCMD_OUT_EN BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_ENUART BIT(8) + +#define BIT_SHIFT_BTMODE 6 +#define BIT_MASK_BTMODE 0x3 +#define BIT_BTMODE(x) (((x) & BIT_MASK_BTMODE) << BIT_SHIFT_BTMODE) +#define BITS_BTMODE (BIT_MASK_BTMODE << BIT_SHIFT_BTMODE) +#define BIT_CLEAR_BTMODE(x) ((x) & (~BITS_BTMODE)) +#define BIT_GET_BTMODE(x) (((x) >> BIT_SHIFT_BTMODE) & BIT_MASK_BTMODE) +#define BIT_SET_BTMODE(x, v) (BIT_CLEAR_BTMODE(x) | BIT_BTMODE(v)) + +#define BIT_ENBT BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_GEN1GEN2_SWITCH BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EROM_EN BIT(4) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_ENUARTTX BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WLRFE_6_7_EN BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WLRFE_12_EN BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_D_TRSW BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_WLRFE_4_5_EN BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SPDT_SEL BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_EN_D_TRSWB BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_MUXCFG (Offset 0x0040) */ + +#define BIT_SHIFT_GPIOSEL 0 +#define BIT_MASK_GPIOSEL 0x3 +#define BIT_GPIOSEL(x) (((x) & BIT_MASK_GPIOSEL) << BIT_SHIFT_GPIOSEL) +#define BITS_GPIOSEL (BIT_MASK_GPIOSEL << BIT_SHIFT_GPIOSEL) +#define BIT_CLEAR_GPIOSEL(x) ((x) & (~BITS_GPIOSEL)) +#define BIT_GET_GPIOSEL(x) (((x) >> BIT_SHIFT_GPIOSEL) & BIT_MASK_GPIOSEL) +#define BIT_SET_GPIOSEL(x, v) (BIT_CLEAR_GPIOSEL(x) | BIT_GPIOSEL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */ + +#define BIT_SHIFT_INDIRECT_REG_ADDR 0 +#define BIT_MASK_INDIRECT_REG_ADDR 0xffff +#define BIT_INDIRECT_REG_ADDR(x) \ + (((x) & BIT_MASK_INDIRECT_REG_ADDR) << BIT_SHIFT_INDIRECT_REG_ADDR) +#define BITS_INDIRECT_REG_ADDR \ + (BIT_MASK_INDIRECT_REG_ADDR << BIT_SHIFT_INDIRECT_REG_ADDR) +#define BIT_CLEAR_INDIRECT_REG_ADDR(x) ((x) & (~BITS_INDIRECT_REG_ADDR)) +#define BIT_GET_INDIRECT_REG_ADDR(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR) & BIT_MASK_INDIRECT_REG_ADDR) +#define BIT_SET_INDIRECT_REG_ADDR(x, v) \ + (BIT_CLEAR_INDIRECT_REG_ADDR(x) | BIT_INDIRECT_REG_ADDR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_PIN_CTRL (Offset 0x0044) */ + +#define BIT_SHIFT_GPIO_MOD_7_TO_0 24 +#define BIT_MASK_GPIO_MOD_7_TO_0 0xff +#define BIT_GPIO_MOD_7_TO_0(x) \ + (((x) & BIT_MASK_GPIO_MOD_7_TO_0) << BIT_SHIFT_GPIO_MOD_7_TO_0) +#define BITS_GPIO_MOD_7_TO_0 \ + (BIT_MASK_GPIO_MOD_7_TO_0 << BIT_SHIFT_GPIO_MOD_7_TO_0) +#define BIT_CLEAR_GPIO_MOD_7_TO_0(x) ((x) & (~BITS_GPIO_MOD_7_TO_0)) +#define BIT_GET_GPIO_MOD_7_TO_0(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0) & BIT_MASK_GPIO_MOD_7_TO_0) +#define BIT_SET_GPIO_MOD_7_TO_0(x, v) \ + (BIT_CLEAR_GPIO_MOD_7_TO_0(x) | BIT_GPIO_MOD_7_TO_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_PIN_CTRL (Offset 0x0044) */ + +#define BIT_SHIFT_WLGP1_SWIOMOD 24 +#define BIT_MASK_WLGP1_SWIOMOD 0xff +#define BIT_WLGP1_SWIOMOD(x) \ + (((x) & BIT_MASK_WLGP1_SWIOMOD) << BIT_SHIFT_WLGP1_SWIOMOD) +#define BITS_WLGP1_SWIOMOD (BIT_MASK_WLGP1_SWIOMOD << BIT_SHIFT_WLGP1_SWIOMOD) +#define BIT_CLEAR_WLGP1_SWIOMOD(x) ((x) & (~BITS_WLGP1_SWIOMOD)) +#define BIT_GET_WLGP1_SWIOMOD(x) \ + (((x) >> BIT_SHIFT_WLGP1_SWIOMOD) & BIT_MASK_WLGP1_SWIOMOD) +#define BIT_SET_WLGP1_SWIOMOD(x, v) \ + (BIT_CLEAR_WLGP1_SWIOMOD(x) | BIT_WLGP1_SWIOMOD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_PIN_CTRL (Offset 0x0044) */ + +#define BIT_SHIFT_GPIO_IO_SEL_7_TO_0 16 +#define BIT_MASK_GPIO_IO_SEL_7_TO_0 0xff +#define BIT_GPIO_IO_SEL_7_TO_0(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0) << BIT_SHIFT_GPIO_IO_SEL_7_TO_0) +#define BITS_GPIO_IO_SEL_7_TO_0 \ + (BIT_MASK_GPIO_IO_SEL_7_TO_0 << BIT_SHIFT_GPIO_IO_SEL_7_TO_0) +#define BIT_CLEAR_GPIO_IO_SEL_7_TO_0(x) ((x) & (~BITS_GPIO_IO_SEL_7_TO_0)) +#define BIT_GET_GPIO_IO_SEL_7_TO_0(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0) & BIT_MASK_GPIO_IO_SEL_7_TO_0) +#define BIT_SET_GPIO_IO_SEL_7_TO_0(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_7_TO_0(x) | BIT_GPIO_IO_SEL_7_TO_0(v)) + +#define BIT_SHIFT_GPIO_OUT_7_TO_0 8 +#define BIT_MASK_GPIO_OUT_7_TO_0 0xff +#define BIT_GPIO_OUT_7_TO_0(x) \ + (((x) & BIT_MASK_GPIO_OUT_7_TO_0) << BIT_SHIFT_GPIO_OUT_7_TO_0) +#define BITS_GPIO_OUT_7_TO_0 \ + (BIT_MASK_GPIO_OUT_7_TO_0 << BIT_SHIFT_GPIO_OUT_7_TO_0) +#define BIT_CLEAR_GPIO_OUT_7_TO_0(x) ((x) & (~BITS_GPIO_OUT_7_TO_0)) +#define BIT_GET_GPIO_OUT_7_TO_0(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0) & BIT_MASK_GPIO_OUT_7_TO_0) +#define BIT_SET_GPIO_OUT_7_TO_0(x, v) \ + (BIT_CLEAR_GPIO_OUT_7_TO_0(x) | BIT_GPIO_OUT_7_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_PIN_CTRL (Offset 0x0044) */ + +#define BIT_SHIFT_GPIO_IN_7_TO_0 0 +#define BIT_MASK_GPIO_IN_7_TO_0 0xff +#define BIT_GPIO_IN_7_TO_0(x) \ + (((x) & BIT_MASK_GPIO_IN_7_TO_0) << BIT_SHIFT_GPIO_IN_7_TO_0) +#define BITS_GPIO_IN_7_TO_0 \ + (BIT_MASK_GPIO_IN_7_TO_0 << BIT_SHIFT_GPIO_IN_7_TO_0) +#define BIT_CLEAR_GPIO_IN_7_TO_0(x) ((x) & (~BITS_GPIO_IN_7_TO_0)) +#define BIT_GET_GPIO_IN_7_TO_0(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0) & BIT_MASK_GPIO_IN_7_TO_0) +#define BIT_SET_GPIO_IN_7_TO_0(x, v) \ + (BIT_CLEAR_GPIO_IN_7_TO_0(x) | BIT_GPIO_IN_7_TO_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_INDIRECT_REG_DATA (Offset 0x10250044) */ + +#define BIT_SHIFT_INDIRECT_REG_DATA 0 +#define BIT_MASK_INDIRECT_REG_DATA 0xffffffffL +#define BIT_INDIRECT_REG_DATA(x) \ + (((x) & BIT_MASK_INDIRECT_REG_DATA) << BIT_SHIFT_INDIRECT_REG_DATA) +#define BITS_INDIRECT_REG_DATA \ + (BIT_MASK_INDIRECT_REG_DATA << BIT_SHIFT_INDIRECT_REG_DATA) +#define BIT_CLEAR_INDIRECT_REG_DATA(x) ((x) & (~BITS_INDIRECT_REG_DATA)) +#define BIT_GET_INDIRECT_REG_DATA(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_DATA) & BIT_MASK_INDIRECT_REG_DATA) +#define BIT_SET_INDIRECT_REG_DATA(x, v) \ + (BIT_CLEAR_INDIRECT_REG_DATA(x) | BIT_INDIRECT_REG_DATA(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_SHIFT_MUXDBG_SEL 30 +#define BIT_MASK_MUXDBG_SEL 0x3 +#define BIT_MUXDBG_SEL(x) (((x) & BIT_MASK_MUXDBG_SEL) << BIT_SHIFT_MUXDBG_SEL) +#define BITS_MUXDBG_SEL (BIT_MASK_MUXDBG_SEL << BIT_SHIFT_MUXDBG_SEL) +#define BIT_CLEAR_MUXDBG_SEL(x) ((x) & (~BITS_MUXDBG_SEL)) +#define BIT_GET_MUXDBG_SEL(x) \ + (((x) >> BIT_SHIFT_MUXDBG_SEL) & BIT_MASK_MUXDBG_SEL) +#define BIT_SET_MUXDBG_SEL(x, v) (BIT_CLEAR_MUXDBG_SEL(x) | BIT_MUXDBG_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_PCI_LPS_LDACT BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_SHIFT_MUXDBG_SEL2 28 +#define BIT_MASK_MUXDBG_SEL2 0x3 +#define BIT_MUXDBG_SEL2(x) \ + (((x) & BIT_MASK_MUXDBG_SEL2) << BIT_SHIFT_MUXDBG_SEL2) +#define BITS_MUXDBG_SEL2 (BIT_MASK_MUXDBG_SEL2 << BIT_SHIFT_MUXDBG_SEL2) +#define BIT_CLEAR_MUXDBG_SEL2(x) ((x) & (~BITS_MUXDBG_SEL2)) +#define BIT_GET_MUXDBG_SEL2(x) \ + (((x) >> BIT_SHIFT_MUXDBG_SEL2) & BIT_MASK_MUXDBG_SEL2) +#define BIT_SET_MUXDBG_SEL2(x, v) \ + (BIT_CLEAR_MUXDBG_SEL2(x) | BIT_MUXDBG_SEL2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_GPIO_EXT_EN BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_EXTWOL1_SEL BIT(19) +#define BIT_EXTWOL1_EN BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_EXTWOL0_SEL BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_BT_EXTWOL_DIS BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_EXTWOL_SEL BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_EXTWOL0_EN BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_EXTWOL_EN BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_SHIFT_GPIO_EXT_WOL_V1 16 +#define BIT_MASK_GPIO_EXT_WOL_V1 0xf +#define BIT_GPIO_EXT_WOL_V1(x) \ + (((x) & BIT_MASK_GPIO_EXT_WOL_V1) << BIT_SHIFT_GPIO_EXT_WOL_V1) +#define BITS_GPIO_EXT_WOL_V1 \ + (BIT_MASK_GPIO_EXT_WOL_V1 << BIT_SHIFT_GPIO_EXT_WOL_V1) +#define BIT_CLEAR_GPIO_EXT_WOL_V1(x) ((x) & (~BITS_GPIO_EXT_WOL_V1)) +#define BIT_GET_GPIO_EXT_WOL_V1(x) \ + (((x) >> BIT_SHIFT_GPIO_EXT_WOL_V1) & BIT_MASK_GPIO_EXT_WOL_V1) +#define BIT_SET_GPIO_EXT_WOL_V1(x, v) \ + (BIT_CLEAR_GPIO_EXT_WOL_V1(x) | BIT_GPIO_EXT_WOL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ + +#define BIT_GPIOF_INT_MD BIT(15) +#define BIT_GPIOE_INT_MD BIT(14) +#define BIT_GPIOD_INT_MD BIT(13) +#define BIT_GPIOC_INT_MD BIT(12) +#define BIT_GPIOB_INT_MD BIT(11) +#define BIT_GPIOA_INT_MD BIT(10) +#define BIT_GPIO9_INT_MD BIT(9) +#define BIT_GPIO8_INT_MD BIT(8) +#define BIT_GPIO7_INT_MD BIT(7) +#define BIT_GPIO6_INT_MD BIT(6) +#define BIT_GPIO5_INT_MD BIT(5) +#define BIT_GPIO4_INT_MD BIT(4) +#define BIT_GPIO3_INT_MD BIT(3) +#define BIT_GPIO2_INT_MD BIT(2) +#define BIT_GPIO1_INT_MD BIT(1) +#define BIT_GPIO0_INT_MD BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_MAILBOX_1WIRE_GPIO_CFG BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAD_ANTSEL_I BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_ANT_SEL7_EN BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_BT_RF_GPIO_CFG BIT(30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAD_ANTSELB_I BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_ANT_SEL46_EN BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_BT_SDIO_INT_GPIO_CFG BIT(29) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAD_D_PAPE_2G_I BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_ANT_SEL3_EN BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_MAILBOX_3WIRE_GPIO_CFG BIT(28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAD_D_PAPE_5G_I BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_TRSW_SEL_EN BIT(27) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_WLBT_PAPE_SEL_EN BIT(27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAD_D_TRSW_I BIT(27) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_GPIO3_WL_CTRL_EN BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAPE1_SEL_EN BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_LNAON_SEL_EN BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAD_D_TRSWB_I BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAPE0_SEL_EN BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_PAPE_SEL_EN BIT(25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_DWH_EN BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_ANTSEL2_EN BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_ANT01_EN BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_DPDT_WLBT_SEL BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_DHW_EN BIT(24) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_RFE_ANT_EXT_SEL BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_ANTSEL_EN BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_DPDT_SEL_EN BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_GPIO13_14_WL_CTRL_EN BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_SW_SPDT_SEL BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_LED2DIS_V1 BIT(22) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_TRXIQ_DBG_EN BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_LED2DIS BIT(21) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_LED0_GPIO_EN BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_LED2EN BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_LED2PL BIT(20) +#define BIT_LED2SV BIT(19) + +#define BIT_SHIFT_LED2CM 16 +#define BIT_MASK_LED2CM 0x7 +#define BIT_LED2CM(x) (((x) & BIT_MASK_LED2CM) << BIT_SHIFT_LED2CM) +#define BITS_LED2CM (BIT_MASK_LED2CM << BIT_SHIFT_LED2CM) +#define BIT_CLEAR_LED2CM(x) ((x) & (~BITS_LED2CM)) +#define BIT_GET_LED2CM(x) (((x) >> BIT_SHIFT_LED2CM) & BIT_MASK_LED2CM) +#define BIT_SET_LED2CM(x, v) (BIT_CLEAR_LED2CM(x) | BIT_LED2CM(v)) + +#define BIT_LED1DIS BIT(15) +#define BIT_LED1PL BIT(12) +#define BIT_LED1SV BIT(11) + +#define BIT_SHIFT_LED1CM 8 +#define BIT_MASK_LED1CM 0x7 +#define BIT_LED1CM(x) (((x) & BIT_MASK_LED1CM) << BIT_SHIFT_LED1CM) +#define BITS_LED1CM (BIT_MASK_LED1CM << BIT_SHIFT_LED1CM) +#define BIT_CLEAR_LED1CM(x) ((x) & (~BITS_LED1CM)) +#define BIT_GET_LED1CM(x) (((x) >> BIT_SHIFT_LED1CM) & BIT_MASK_LED1CM) +#define BIT_SET_LED1CM(x, v) (BIT_CLEAR_LED1CM(x) | BIT_LED1CM(v)) + +#define BIT_LED0DIS BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_SHIFT_AFE_LDO_SWR_CHECK 5 +#define BIT_MASK_AFE_LDO_SWR_CHECK 0x3 +#define BIT_AFE_LDO_SWR_CHECK(x) \ + (((x) & BIT_MASK_AFE_LDO_SWR_CHECK) << BIT_SHIFT_AFE_LDO_SWR_CHECK) +#define BITS_AFE_LDO_SWR_CHECK \ + (BIT_MASK_AFE_LDO_SWR_CHECK << BIT_SHIFT_AFE_LDO_SWR_CHECK) +#define BIT_CLEAR_AFE_LDO_SWR_CHECK(x) ((x) & (~BITS_AFE_LDO_SWR_CHECK)) +#define BIT_GET_AFE_LDO_SWR_CHECK(x) \ + (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK) & BIT_MASK_AFE_LDO_SWR_CHECK) +#define BIT_SET_AFE_LDO_SWR_CHECK(x, v) \ + (BIT_CLEAR_AFE_LDO_SWR_CHECK(x) | BIT_AFE_LDO_SWR_CHECK(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LED_CFG (Offset 0x004C) */ + +#define BIT_LED0PL BIT(4) +#define BIT_LED0SV BIT(3) + +#define BIT_SHIFT_LED0CM 0 +#define BIT_MASK_LED0CM 0x7 +#define BIT_LED0CM(x) (((x) & BIT_MASK_LED0CM) << BIT_SHIFT_LED0CM) +#define BITS_LED0CM (BIT_MASK_LED0CM << BIT_SHIFT_LED0CM) +#define BIT_CLEAR_LED0CM(x) ((x) & (~BITS_LED0CM)) +#define BIT_GET_LED0CM(x) (((x) >> BIT_SHIFT_LED0CM) & BIT_MASK_LED0CM) +#define BIT_SET_LED0CM(x, v) (BIT_CLEAR_LED0CM(x) | BIT_LED0CM(v)) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_PDNINT_EN BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_NFC_INT_PAD_EN BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_SPS_OCP_INT_EN BIT(29) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_SW_SPS_OCP_INT_EN BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_PWMERR_INT_EN BIT(28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_PWM_HW_ERR_EN BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOF_INT_EN BIT(27) +#define BIT_FS_GPIOE_INT_EN BIT(26) +#define BIT_FS_GPIOD_INT_EN BIT(25) +#define BIT_FS_GPIOC_INT_EN BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_ACT2RECOVERY_INT_EN BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOB_INT_EN BIT(23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_PCIE_GEN12_SWITCH_EN BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOA_INT_EN BIT(22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_HCI_SUS_EN_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO9_INT_EN BIT(21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_HCI_RES_EN_V1 BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO8_INT_EN BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_HCI_RESET_EN_V1 BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO7_INT_EN BIT(19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_32K_LEAVE_SETTING_EN BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO6_INT_EN BIT(18) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_32K_ENTER_SETTING_EN BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO5_INT_EN BIT(17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_SIE_LPM_RSM_EN_V1 BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO4_INT_EN BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_SIE_LPM_ACT_EN_V1 BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO3_INT_EN BIT(15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOF_INT_EN_V1 BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO2_INT_EN BIT(14) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOE_INT_EN_V1 BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO1_INT_EN BIT(13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOD_INT_EN_V1 BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO0_INT_EN BIT(12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOC_INT_EN_V1 BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_HCI_SUS_EN BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOB_INT_EN_V1 BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_HCI_RES_EN BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIOA_INT_EN_V1 BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_HCI_RESET_EN BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO9_INT_EN_V1 BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_AXI_EXCEPT_FINT_EN BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_USB_SCSI_CMD_EN BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO8_INT_EN_V1 BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_BTON_STS_UPDATE_MSK_EN BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO7_INT_EN_V1 BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_ACT2RECOVERY_INT_EN_V1 BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO6_INT_EN_V1 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_TRPC_TO_INT_EN BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO5_INT_EN_V1 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_RPC_O_T_INT_EN BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_HCI_TXDMA_REQ_HIMR BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO4_INT_EN_V1 BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_32K_LEAVE_SETTING_MAK BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO3_INT_EN_V1 BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_32K_ENTER_SETTING_MAK BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO2_INT_EN_V1 BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_USB_LPMRSM_MSK BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO1_INT_EN_V1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_USB_LPMINT_MSK BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSIMR (Offset 0x0050) */ + +#define BIT_FS_GPIO0_INT_EN_V1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_PDNINT BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_SPS_OCP_INT BIT(29) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_SW_SPS_OCP_INT BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_PWMERR_INT BIT(28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_PWM_HW_ERR BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOF_INT BIT(27) +#define BIT_FS_GPIOE_INT BIT(26) +#define BIT_FS_GPIOD_INT BIT(25) +#define BIT_FS_GPIOC_INT BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_ACT2RECOVERY_INT BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOB_INT BIT(23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_PCIE_GEN12_SWITCH BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOA_INT BIT(22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_HCI_SUS_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO9_INT BIT(21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_HCI_RES_V1 BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO8_INT BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_HCI_RESET_V1 BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO7_INT BIT(19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_32K_LEAVE_SETTING BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO6_INT BIT(18) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_32K_ENTER_SETTING BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO5_INT BIT(17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_SIE_LPM_RSM_V1 BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO4_INT BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_SIE_LPM_ACT_V1 BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO3_INT BIT(15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOF_INT_V1 BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO2_INT BIT(14) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOE_INT_V1 BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO1_INT BIT(13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOD_INT_V1 BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO0_INT BIT(12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOC_INT_V1 BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_HCI_SUS_INT BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOB_INT_V1 BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_HCI_RES_INT BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIOA_INT_V1 BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_HCI_RESET_INT BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO9_INT_V1 BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_AXI_EXCEPT_FINT BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_USB_SCSI_CMD_INT BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO8_INT_V1 BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_BTON_STS_UPDATE_INT BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO7_INT_V1 BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_WINTINI_RDY BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_ACT2RECOVERY_INT_V1 BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_ACT2RECOVERY BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO6_INT_V1 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_TRPC_TO_INT_INT BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO5_INT_V1 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_RPC_O_T_INT_INT BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_HCI_TXDMA_REQ_HISR BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO4_INT_V1 BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_32K_LEAVE_SETTING_INT BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO3_INT_V1 BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_32K_ENTER_SETTING_INT BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO2_INT_V1 BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_USB_LPMRSM_INT BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO1_INT_V1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_USB_LPMINT_INT BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FSISR (Offset 0x0054) */ + +#define BIT_FS_GPIO0_INT_V1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_GPIOF_INT_EN BIT(31) +#define BIT_GPIOE_INT_EN BIT(30) +#define BIT_GPIOD_INT_EN BIT(29) +#define BIT_GPIOC_INT_EN BIT(28) +#define BIT_GPIOB_INT_EN BIT(27) +#define BIT_GPIOA_INT_EN BIT(26) +#define BIT_GPIO9_INT_EN BIT(25) +#define BIT_GPIO8_INT_EN BIT(24) +#define BIT_GPIO7_INT_EN BIT(23) +#define BIT_GPIO6_INT_EN BIT(22) +#define BIT_GPIO5_INT_EN BIT(21) +#define BIT_GPIO4_INT_EN BIT(20) +#define BIT_GPIO3_INT_EN BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_GPIO2_INT_EN BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_GPIO2_INT_EN_V1 BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_GPIO1_INT_EN BIT(17) +#define BIT_GPIO0_INT_EN BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_AXI_EXCEPT_HINT_EN BIT(9) +#define BIT_PDNINT_EN_V2 BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_PDNINT_EN BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_PDNINT_EN_V1 BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_PDN_INT_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_RON_INT_EN BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_RON_INT_EN_V1 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_SPS_OCP_INT_EN BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_SPS_OCP_INT_EN_V1 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_GPIO15_0_INT_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSIMR (Offset 0x0058) */ + +#define BIT_GPIO15_0_INT_EN_V1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_GPIOF_INT BIT(31) +#define BIT_GPIOE_INT BIT(30) +#define BIT_GPIOD_INT BIT(29) +#define BIT_GPIOC_INT BIT(28) +#define BIT_GPIOB_INT BIT(27) +#define BIT_GPIOA_INT BIT(26) +#define BIT_GPIO9_INT BIT(25) +#define BIT_GPIO8_INT BIT(24) +#define BIT_GPIO7_INT BIT(23) +#define BIT_GPIO6_INT BIT(22) +#define BIT_GPIO5_INT BIT(21) +#define BIT_GPIO4_INT BIT(20) +#define BIT_GPIO3_INT BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_GPIO2_INT BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_GPIO2_INT_V1 BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_GPIO1_INT BIT(17) +#define BIT_GPIO0_INT BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_AXI_EXCEPT_HINT BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_PDNINT BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_PDNINT_V1 BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_PDN_INT BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_RON_INT BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_RON_INT_V1 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_SPS_OCP_INT BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_SPS_OCP_INT_V1 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_GPIO15_0_INT BIT(0) +#define BIT_MCUFWDL_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HSISR (Offset 0x005C) */ + +#define BIT_GPIO15_0_INT_V1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_EXT_CTRL (Offset 0x0060) */ + +#define BIT_SHIFT_GPIO_MOD_15_TO_8 24 +#define BIT_MASK_GPIO_MOD_15_TO_8 0xff +#define BIT_GPIO_MOD_15_TO_8(x) \ + (((x) & BIT_MASK_GPIO_MOD_15_TO_8) << BIT_SHIFT_GPIO_MOD_15_TO_8) +#define BITS_GPIO_MOD_15_TO_8 \ + (BIT_MASK_GPIO_MOD_15_TO_8 << BIT_SHIFT_GPIO_MOD_15_TO_8) +#define BIT_CLEAR_GPIO_MOD_15_TO_8(x) ((x) & (~BITS_GPIO_MOD_15_TO_8)) +#define BIT_GET_GPIO_MOD_15_TO_8(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8) & BIT_MASK_GPIO_MOD_15_TO_8) +#define BIT_SET_GPIO_MOD_15_TO_8(x, v) \ + (BIT_CLEAR_GPIO_MOD_15_TO_8(x) | BIT_GPIO_MOD_15_TO_8(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_EXT_CTRL (Offset 0x0060) */ + +#define BIT_ROM_DLEN BIT(19) + +#define BIT_SHIFT_GPIO_IO_SEL_15_TO_8 16 +#define BIT_MASK_GPIO_IO_SEL_15_TO_8 0xff +#define BIT_GPIO_IO_SEL_15_TO_8(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8) << BIT_SHIFT_GPIO_IO_SEL_15_TO_8) +#define BITS_GPIO_IO_SEL_15_TO_8 \ + (BIT_MASK_GPIO_IO_SEL_15_TO_8 << BIT_SHIFT_GPIO_IO_SEL_15_TO_8) +#define BIT_CLEAR_GPIO_IO_SEL_15_TO_8(x) ((x) & (~BITS_GPIO_IO_SEL_15_TO_8)) +#define BIT_GET_GPIO_IO_SEL_15_TO_8(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8) & BIT_MASK_GPIO_IO_SEL_15_TO_8) +#define BIT_SET_GPIO_IO_SEL_15_TO_8(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_15_TO_8(x) | BIT_GPIO_IO_SEL_15_TO_8(v)) + +#define BIT_SHIFT_ROM_PGE 16 +#define BIT_MASK_ROM_PGE 0x7 +#define BIT_ROM_PGE(x) (((x) & BIT_MASK_ROM_PGE) << BIT_SHIFT_ROM_PGE) +#define BITS_ROM_PGE (BIT_MASK_ROM_PGE << BIT_SHIFT_ROM_PGE) +#define BIT_CLEAR_ROM_PGE(x) ((x) & (~BITS_ROM_PGE)) +#define BIT_GET_ROM_PGE(x) (((x) >> BIT_SHIFT_ROM_PGE) & BIT_MASK_ROM_PGE) +#define BIT_SET_ROM_PGE(x, v) (BIT_CLEAR_ROM_PGE(x) | BIT_ROM_PGE(v)) + +#define BIT_SHIFT_GPIO_OUT_15_TO_8 8 +#define BIT_MASK_GPIO_OUT_15_TO_8 0xff +#define BIT_GPIO_OUT_15_TO_8(x) \ + (((x) & BIT_MASK_GPIO_OUT_15_TO_8) << BIT_SHIFT_GPIO_OUT_15_TO_8) +#define BITS_GPIO_OUT_15_TO_8 \ + (BIT_MASK_GPIO_OUT_15_TO_8 << BIT_SHIFT_GPIO_OUT_15_TO_8) +#define BIT_CLEAR_GPIO_OUT_15_TO_8(x) ((x) & (~BITS_GPIO_OUT_15_TO_8)) +#define BIT_GET_GPIO_OUT_15_TO_8(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8) & BIT_MASK_GPIO_OUT_15_TO_8) +#define BIT_SET_GPIO_OUT_15_TO_8(x, v) \ + (BIT_CLEAR_GPIO_OUT_15_TO_8(x) | BIT_GPIO_OUT_15_TO_8(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_EXT_CTRL (Offset 0x0060) */ + +#define BIT_SHIFT_GPIO_IN_15_TO_8 0 +#define BIT_MASK_GPIO_IN_15_TO_8 0xff +#define BIT_GPIO_IN_15_TO_8(x) \ + (((x) & BIT_MASK_GPIO_IN_15_TO_8) << BIT_SHIFT_GPIO_IN_15_TO_8) +#define BITS_GPIO_IN_15_TO_8 \ + (BIT_MASK_GPIO_IN_15_TO_8 << BIT_SHIFT_GPIO_IN_15_TO_8) +#define BIT_CLEAR_GPIO_IN_15_TO_8(x) ((x) & (~BITS_GPIO_IN_15_TO_8)) +#define BIT_GET_GPIO_IN_15_TO_8(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8) & BIT_MASK_GPIO_IN_15_TO_8) +#define BIT_SET_GPIO_IN_15_TO_8(x, v) \ + (BIT_CLEAR_GPIO_IN_15_TO_8(x) | BIT_GPIO_IN_15_TO_8(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_H2C (Offset 0x10250060) */ + +#define BIT_SHIFT_SDIO_H2C_MSG 0 +#define BIT_MASK_SDIO_H2C_MSG 0xffffffffL +#define BIT_SDIO_H2C_MSG(x) \ + (((x) & BIT_MASK_SDIO_H2C_MSG) << BIT_SHIFT_SDIO_H2C_MSG) +#define BITS_SDIO_H2C_MSG (BIT_MASK_SDIO_H2C_MSG << BIT_SHIFT_SDIO_H2C_MSG) +#define BIT_CLEAR_SDIO_H2C_MSG(x) ((x) & (~BITS_SDIO_H2C_MSG)) +#define BIT_GET_SDIO_H2C_MSG(x) \ + (((x) >> BIT_SHIFT_SDIO_H2C_MSG) & BIT_MASK_SDIO_H2C_MSG) +#define BIT_SET_SDIO_H2C_MSG(x, v) \ + (BIT_CLEAR_SDIO_H2C_MSG(x) | BIT_SDIO_H2C_MSG(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_DATA_CPU_JTAG BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAPE_WLBT_SEL BIT(29) +#define BIT_LNAON_WLBT_SEL BIT(28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BDEN BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BT_BQB_GPIO_SEL BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTGP_GPG3_FEN BIT(26) +#define BIT_BTGP_GPG2_FEN BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTGP_JTAG_EN BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BB2PP_ISO BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_XTAL_CLK_EXTARNAL_EN BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTBRI_UART_EN BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTGP_UART0_EN BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTGP_UART1_EN BIT(21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTCOEX_PU BIT(21) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTGP_SPI_EN BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_EEPROM_SEL_PD BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTGP_GPIO_E2 BIT(19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_TST_MOD_PD BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTGP_GPIO_EN BIT(18) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BOOT_FLUSH_PD BIT(18) +#define BIT_USB_XTAL_SEL1_PD BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SHIFT_BTGP_GPIO_SL 16 +#define BIT_MASK_BTGP_GPIO_SL 0x3 +#define BIT_BTGP_GPIO_SL(x) \ + (((x) & BIT_MASK_BTGP_GPIO_SL) << BIT_SHIFT_BTGP_GPIO_SL) +#define BITS_BTGP_GPIO_SL (BIT_MASK_BTGP_GPIO_SL << BIT_SHIFT_BTGP_GPIO_SL) +#define BIT_CLEAR_BTGP_GPIO_SL(x) ((x) & (~BITS_BTGP_GPIO_SL)) +#define BIT_GET_BTGP_GPIO_SL(x) \ + (((x) >> BIT_SHIFT_BTGP_GPIO_SL) & BIT_MASK_BTGP_GPIO_SL) +#define BIT_SET_BTGP_GPIO_SL(x, v) \ + (BIT_CLEAR_BTGP_GPIO_SL(x) | BIT_BTGP_GPIO_SL(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_USB_XTAL_SEL0_PD BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_HST_WKE_DEV_SL BIT(15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_BTSUSB_PL BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_WL_JTAG BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_SDIO_SR BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_GPIO14_OUTPUT_PL BIT(13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_DEVWHOST_POLARITY BIT(13) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_GPIO15_OUTPUT_PL BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_HOST_WAKE_PAD_PULL_EN BIT(12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_HOST_WAKE_DEV_PLL_EN BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_HOST_WAKE_PAD_SL BIT(11) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_TRSW_3 BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_HOST_WAKE_DEV_POLARITY BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_TRSW_SR BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_LNAON_SR BIT(10) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_TRSW_2 BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_TRSW_E2 BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_LNAON_E2 BIT(9) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_TRSW_1 BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_A_ANTSEL_SR BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_TRSW_P_SEL_DATA BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_LNAON_G_SEL_DATA BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_TRSW_0 BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_A_ANTSEL_E2 BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_TRSW_N_SEL_DATA BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_LNAON_A_SEL_DATA BIT(7) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_PAPE_3 BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_D_PAPE_2G_SR BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_PAPE_SR BIT(6) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_PAPE_2 BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_D_PAPE_5G_SR BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_PAPE_E2 BIT(5) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_PAPE_1 BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_D_TRSW_SR BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_PAPE_1_SEL_DATA BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_PAPE_G_SEL_DATA BIT(4) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_PAPE_0 BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_D_TRSWB_SR BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_PAPE_0_SEL_DATA BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_PAPE_A_SEL_DATA BIT(3) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_ANTSEL_3 BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_D_PAPE_2G_E2 BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_ANTSEL_2_SEL_DATA BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_DPDT_SR BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_ANTSEL_2 BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_D_PAPE_5G_E2 BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_ANTSEL_N_SEL_DATA BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_DPDT_PAD_E2 BIT(1) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_ANTSEL_1 BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_D_TRSW_E2 BIT(1) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_PAD_DPDT_E2 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_ANTSEL_P_SEL_DATA BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_DPDT_SEL_DATA BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_SW_ANTSEL_0 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_C2H (Offset 0x10250064) */ + +#define BIT_SHIFT_SDIO_C2H_MSG 0 +#define BIT_MASK_SDIO_C2H_MSG 0xffffffffL +#define BIT_SDIO_C2H_MSG(x) \ + (((x) & BIT_MASK_SDIO_C2H_MSG) << BIT_SHIFT_SDIO_C2H_MSG) +#define BITS_SDIO_C2H_MSG (BIT_MASK_SDIO_C2H_MSG << BIT_SHIFT_SDIO_C2H_MSG) +#define BIT_CLEAR_SDIO_C2H_MSG(x) ((x) & (~BITS_SDIO_C2H_MSG)) +#define BIT_GET_SDIO_C2H_MSG(x) \ + (((x) >> BIT_SHIFT_SDIO_C2H_MSG) & BIT_MASK_SDIO_C2H_MSG) +#define BIT_SET_SDIO_C2H_MSG(x, v) \ + (BIT_CLEAR_SDIO_C2H_MSG(x) | BIT_SDIO_C2H_MSG(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL1 (Offset 0x0064) */ + +#define BIT_D_TRSWB_E2 BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_ISO_BD2PP BIT(31) +#define BIT_LDOV12B_EN BIT(30) +#define BIT_CKEN_BTGPS BIT(29) +#define BIT_FEN_BTGPS BIT(28) +#define BIT_BTCPU_BOOTSEL BIT(27) +#define BIT_SPI_SPEEDUP BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_LPS_EN BIT(25) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_LDO_MODE BIT(25) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_SUS BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_DEVWAKE_PAD_TYPE_SEL BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_CLKREQ_PAD_PL BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_CLKREQ_PAD_TYPE_SEL BIT(23) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_CKSL_BZSLP BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_EN_CPL_TIMEOUT_PS BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_WAKE_HST_EN BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BTGP_WAKE_HST_EN BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_ISO_BTPON2PP BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_REG_TXDMA_FAIL_PS BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WAKE_BT_EN BIT(21) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BTGP_WAKE_BT_EN BIT(21) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BTCOEX_CMD BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_EN_BT BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BTGP_EN BIT(20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_UART_INTF BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_EN_HWENTR_L1 BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_SUSN_EN BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BTGP_SUS_EN BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_HWROF_EN BIT(19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_S3_RF_HW_EN BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_EN_ADV_CLKGATE BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_FUNC_EN BIT(18) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_S2_RF_HW_EN BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_HWPDN_SL BIT(17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_S1_RF_HW_EN BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_DISN_EN BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_HWPDEN BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_S0_RF_HW_EN BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_PDN_PULL_EN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WL_PDN_PULL_EN BIT(14) +#define BIT_EXTERNAL_REQUEST_PL BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_GPIO0_2_3_PULL_LOW_EN BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_ISO_BA2PP BIT(11) +#define BIT_BT_AFE_LDO_EN BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_PDN_PIN_SEL BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_GPIO11_PULL_LOW_EN BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_AFE_PLL_EN BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_GPIO4_PULL_LOW_EN BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_DIG_CLK_EN BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_WAKE_HST_SL BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BT_WAKE_HST_PL BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_ASSERT_SPS_EN BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_UART_BRIDGE BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WAKE_BT_SL BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WAKE_BT_PL BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WLAN_32K_SEL BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_MASK_CHIPEN BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_OSC32K_CTRL_SEL BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WL_DRV_EXIST_IDX BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_ASSERT_RF_EN BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_DOP_EHPAD BIT(4) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_BIT_DOP_EHPAD BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WL_HWROF_EN BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_SDIO_PAD_SHUTDOWNB BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WL_FUNC_EN BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_SDIO_CLK_SMT BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */ + +#define BIT_WL_HWPDN_SL BIT(1) +#define BIT_WL_HWPDN_EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SDM_DEBUG (Offset 0x006C) */ + +#define BIT_SHIFT_F0N 23 +#define BIT_MASK_F0N 0x7 +#define BIT_F0N(x) (((x) & BIT_MASK_F0N) << BIT_SHIFT_F0N) +#define BITS_F0N (BIT_MASK_F0N << BIT_SHIFT_F0N) +#define BIT_CLEAR_F0N(x) ((x) & (~BITS_F0N)) +#define BIT_GET_F0N(x) (((x) >> BIT_SHIFT_F0N) & BIT_MASK_F0N) +#define BIT_SET_F0N(x, v) (BIT_CLEAR_F0N(x) | BIT_F0N(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SDM_DEBUG (Offset 0x006C) */ + +#define BIT_BT_WAKE_DEV_EN_V1 BIT(19) +#define BIT_BT_WAKE_HST_EN_V1 BIT(18) +#define BIT_BT_WAKE_HST_PL_V1 BIT(17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GSSR (Offset 0x006C) */ + +#define BIT_SHIFT_GPIO_15_TO_0_VAL 16 +#define BIT_MASK_GPIO_15_TO_0_VAL 0xffff +#define BIT_GPIO_15_TO_0_VAL(x) \ + (((x) & BIT_MASK_GPIO_15_TO_0_VAL) << BIT_SHIFT_GPIO_15_TO_0_VAL) +#define BITS_GPIO_15_TO_0_VAL \ + (BIT_MASK_GPIO_15_TO_0_VAL << BIT_SHIFT_GPIO_15_TO_0_VAL) +#define BIT_CLEAR_GPIO_15_TO_0_VAL(x) ((x) & (~BITS_GPIO_15_TO_0_VAL)) +#define BIT_GET_GPIO_15_TO_0_VAL(x) \ + (((x) >> BIT_SHIFT_GPIO_15_TO_0_VAL) & BIT_MASK_GPIO_15_TO_0_VAL) +#define BIT_SET_GPIO_15_TO_0_VAL(x, v) \ + (BIT_CLEAR_GPIO_15_TO_0_VAL(x) | BIT_GPIO_15_TO_0_VAL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SDM_DEBUG (Offset 0x006C) */ + +#define BIT_BT_CLKREQ_EN_V1 BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SDM_DEBUG (Offset 0x006C) */ + +#define BIT_SHIFT_F0F 10 +#define BIT_MASK_F0F 0x1fff +#define BIT_F0F(x) (((x) & BIT_MASK_F0F) << BIT_SHIFT_F0F) +#define BITS_F0F (BIT_MASK_F0F << BIT_SHIFT_F0F) +#define BIT_CLEAR_F0F(x) ((x) & (~BITS_F0F)) +#define BIT_GET_F0F(x) (((x) >> BIT_SHIFT_F0F) & BIT_MASK_F0F) +#define BIT_SET_F0F(x, v) (BIT_CLEAR_F0F(x) | BIT_F0F(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDM_DEBUG (Offset 0x006C) */ + +#define BIT_GPIO_IE_V18 BIT(10) +#define BIT_PCIE_IE_V18 BIT(9) +#define BIT_UART_IE_V18 BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SDM_DEBUG (Offset 0x006C) */ + +#define BIT_SHIFT_DIVN 4 +#define BIT_MASK_DIVN 0x3f +#define BIT_DIVN(x) (((x) & BIT_MASK_DIVN) << BIT_SHIFT_DIVN) +#define BITS_DIVN (BIT_MASK_DIVN << BIT_SHIFT_DIVN) +#define BIT_CLEAR_DIVN(x) ((x) & (~BITS_DIVN)) +#define BIT_GET_DIVN(x) (((x) >> BIT_SHIFT_DIVN) & BIT_MASK_DIVN) +#define BIT_SET_DIVN(x, v) (BIT_CLEAR_DIVN(x) | BIT_DIVN(v)) + +#define BIT_SHIFT_BB_DBG_SEL_AFE_SDM 0 +#define BIT_MASK_BB_DBG_SEL_AFE_SDM 0xf +#define BIT_BB_DBG_SEL_AFE_SDM(x) \ + (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM) << BIT_SHIFT_BB_DBG_SEL_AFE_SDM) +#define BITS_BB_DBG_SEL_AFE_SDM \ + (BIT_MASK_BB_DBG_SEL_AFE_SDM << BIT_SHIFT_BB_DBG_SEL_AFE_SDM) +#define BIT_CLEAR_BB_DBG_SEL_AFE_SDM(x) ((x) & (~BITS_BB_DBG_SEL_AFE_SDM)) +#define BIT_GET_BB_DBG_SEL_AFE_SDM(x) \ + (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM) & BIT_MASK_BB_DBG_SEL_AFE_SDM) +#define BIT_SET_BB_DBG_SEL_AFE_SDM(x, v) \ + (BIT_CLEAR_BB_DBG_SEL_AFE_SDM(x) | BIT_BB_DBG_SEL_AFE_SDM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDM_DEBUG (Offset 0x006C) */ + +#define BIT_SHIFT_WLCLK_PHASE 0 +#define BIT_MASK_WLCLK_PHASE 0x1f +#define BIT_WLCLK_PHASE(x) \ + (((x) & BIT_MASK_WLCLK_PHASE) << BIT_SHIFT_WLCLK_PHASE) +#define BITS_WLCLK_PHASE (BIT_MASK_WLCLK_PHASE << BIT_SHIFT_WLCLK_PHASE) +#define BIT_CLEAR_WLCLK_PHASE(x) ((x) & (~BITS_WLCLK_PHASE)) +#define BIT_GET_WLCLK_PHASE(x) \ + (((x) >> BIT_SHIFT_WLCLK_PHASE) & BIT_MASK_WLCLK_PHASE) +#define BIT_SET_WLCLK_PHASE(x, v) \ + (BIT_CLEAR_WLCLK_PHASE(x) | BIT_WLCLK_PHASE(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_GSSR (Offset 0x006C) */ + +#define BIT_SHIFT_GPIO_15_TO_0_EN 0 +#define BIT_MASK_GPIO_15_TO_0_EN 0xffff +#define BIT_GPIO_15_TO_0_EN(x) \ + (((x) & BIT_MASK_GPIO_15_TO_0_EN) << BIT_SHIFT_GPIO_15_TO_0_EN) +#define BITS_GPIO_15_TO_0_EN \ + (BIT_MASK_GPIO_15_TO_0_EN << BIT_SHIFT_GPIO_15_TO_0_EN) +#define BIT_CLEAR_GPIO_15_TO_0_EN(x) ((x) & (~BITS_GPIO_15_TO_0_EN)) +#define BIT_GET_GPIO_15_TO_0_EN(x) \ + (((x) >> BIT_SHIFT_GPIO_15_TO_0_EN) & BIT_MASK_GPIO_15_TO_0_EN) +#define BIT_SET_GPIO_15_TO_0_EN(x, v) \ + (BIT_CLEAR_GPIO_15_TO_0_EN(x) | BIT_GPIO_15_TO_0_EN(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_FORCE_RST_PCIE_APHY BIT(30) +#define BIT_FORCE_OFF_EPC BIT(29) +#define BIT_PTA_3W_MODE BIT(28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_BBRSTB_STANDBY_V1 BIT(28) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_DBG_GNT_WL_BT BIT(27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_AFE_PORT3_ISO BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_LTE_MUX_CTRL_PATH BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_AFE_PORT2_ISO BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_LTE_COEX_EN BIT(25) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_LTE_COEX_UART BIT(25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_AFE_PORT1_ISO BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_3W_LTE_GPIO_EN BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_3W_LTE_WL_GPIO BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_AFE_PORT0_ISO BIT(24) +#define BIT_USB_PWR_OFF_SEL BIT(23) +#define BIT_USB_HOST_PWR_OFF_EN_V1 BIT(22) +#define BIT_SYM_LPS_BLOCK_EN_V1 BIT(21) +#define BIT_USB_LPM_ACT_EN_V1 BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_SDIO_INT_POLARITY BIT(19) +#define BIT_SDIO_INT BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_SDIO_OFF_EN BIT(17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_SDIO_OFF_EN_V1 BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_SDIO_ON_EN BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_SDIO_ON_EN_V1 BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_PCIE_FORCE_PWR_NGAT BIT(13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_DIS_U3MB_INU2 BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_PCIE_CALIB_EN_V1 BIT(12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_USB3_MDIO_EN BIT(12) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_PAGE3_AUXCLK_GATE BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_USB3_BG_EN BIT(11) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_PCIE_WAIT_TIMEOUT_EVENT BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_USB3_MB_EN BIT(10) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_PCIE_WAIT_TIME BIT(9) +#define BIT_MPCIE_REFCLK_XTAL_SEL BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_SHIFT_USB3_CK_MD 8 +#define BIT_MASK_USB3_CK_MD 0x3 +#define BIT_USB3_CK_MD(x) (((x) & BIT_MASK_USB3_CK_MD) << BIT_SHIFT_USB3_CK_MD) +#define BITS_USB3_CK_MD (BIT_MASK_USB3_CK_MD << BIT_SHIFT_USB3_CK_MD) +#define BIT_CLEAR_USB3_CK_MD(x) ((x) & (~BITS_USB3_CK_MD)) +#define BIT_GET_USB3_CK_MD(x) \ + (((x) >> BIT_SHIFT_USB3_CK_MD) & BIT_MASK_USB3_CK_MD) +#define BIT_SET_USB3_CK_MD(x, v) (BIT_CLEAR_USB3_CK_MD(x) | BIT_USB3_CK_MD(v)) + +#define BIT_USB3_CKBUF BIT(7) +#define BIT_USB3_IBX_EN BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_BT_CLKREQ_EN BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_BT_CTRL_USB_PWR_BACKDOOR BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_U3_MB_MASK BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_USB_D_STATE_HOLD BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_U3_BG_MASK BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_SHIFT_USB_CKREF_CML_R 4 +#define BIT_MASK_USB_CKREF_CML_R 0x3 +#define BIT_USB_CKREF_CML_R(x) \ + (((x) & BIT_MASK_USB_CKREF_CML_R) << BIT_SHIFT_USB_CKREF_CML_R) +#define BITS_USB_CKREF_CML_R \ + (BIT_MASK_USB_CKREF_CML_R << BIT_SHIFT_USB_CKREF_CML_R) +#define BIT_CLEAR_USB_CKREF_CML_R(x) ((x) & (~BITS_USB_CKREF_CML_R)) +#define BIT_GET_USB_CKREF_CML_R(x) \ + (((x) >> BIT_SHIFT_USB_CKREF_CML_R) & BIT_MASK_USB_CKREF_CML_R) +#define BIT_SET_USB_CKREF_CML_R(x, v) \ + (BIT_CLEAR_USB_CKREF_CML_R(x) | BIT_USB_CKREF_CML_R(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_REG_FORCE_DP BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_DIS_USB3_MB_POLLING BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_BTGP_CLKREQ_EN BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_REG_DP_MODE BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_PDN_MASK BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_SHIFT_USB_CKREF_D2S_I 2 +#define BIT_MASK_USB_CKREF_D2S_I 0x3 +#define BIT_USB_CKREF_D2S_I(x) \ + (((x) & BIT_MASK_USB_CKREF_D2S_I) << BIT_SHIFT_USB_CKREF_D2S_I) +#define BITS_USB_CKREF_D2S_I \ + (BIT_MASK_USB_CKREF_D2S_I << BIT_SHIFT_USB_CKREF_D2S_I) +#define BIT_CLEAR_USB_CKREF_D2S_I(x) ((x) & (~BITS_USB_CKREF_D2S_I)) +#define BIT_GET_USB_CKREF_D2S_I(x) \ + (((x) >> BIT_SHIFT_USB_CKREF_D2S_I) & BIT_MASK_USB_CKREF_D2S_I) +#define BIT_SET_USB_CKREF_D2S_I(x, v) \ + (BIT_CLEAR_USB_CKREF_D2S_I(x) | BIT_USB_CKREF_D2S_I(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_USB_INSTALL_EN BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_RES_USB_MASS_STORAGE_DESC BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_NO_PDN_CHIPOFF BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_USB_BT_CLKSEL BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_USB_WAIT_TIME BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CLKR (Offset 0x0070) */ + +#define BIT_PDN_HCOUNT BIT(0) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */ + +#define BIT_SHIFT_SI_AUTHORIZATION 0 +#define BIT_MASK_SI_AUTHORIZATION 0xff +#define BIT_SI_AUTHORIZATION(x) \ + (((x) & BIT_MASK_SI_AUTHORIZATION) << BIT_SHIFT_SI_AUTHORIZATION) +#define BITS_SI_AUTHORIZATION \ + (BIT_MASK_SI_AUTHORIZATION << BIT_SHIFT_SI_AUTHORIZATION) +#define BIT_CLEAR_SI_AUTHORIZATION(x) ((x) & (~BITS_SI_AUTHORIZATION)) +#define BIT_GET_SI_AUTHORIZATION(x) \ + (((x) >> BIT_SHIFT_SI_AUTHORIZATION) & BIT_MASK_SI_AUTHORIZATION) +#define BIT_SET_SI_AUTHORIZATION(x, v) \ + (BIT_CLEAR_SI_AUTHORIZATION(x) | BIT_SI_AUTHORIZATION(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SHIFT_HCI_RATIO 30 +#define BIT_MASK_HCI_RATIO 0x3 +#define BIT_HCI_RATIO(x) (((x) & BIT_MASK_HCI_RATIO) << BIT_SHIFT_HCI_RATIO) +#define BITS_HCI_RATIO (BIT_MASK_HCI_RATIO << BIT_SHIFT_HCI_RATIO) +#define BIT_CLEAR_HCI_RATIO(x) ((x) & (~BITS_HCI_RATIO)) +#define BIT_GET_HCI_RATIO(x) (((x) >> BIT_SHIFT_HCI_RATIO) & BIT_MASK_HCI_RATIO) +#define BIT_SET_HCI_RATIO(x, v) (BIT_CLEAR_HCI_RATIO(x) | BIT_HCI_RATIO(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SHIFT_TSFT_SEL 29 +#define BIT_MASK_TSFT_SEL 0x7 +#define BIT_TSFT_SEL(x) (((x) & BIT_MASK_TSFT_SEL) << BIT_SHIFT_TSFT_SEL) +#define BITS_TSFT_SEL (BIT_MASK_TSFT_SEL << BIT_SHIFT_TSFT_SEL) +#define BIT_CLEAR_TSFT_SEL(x) ((x) & (~BITS_TSFT_SEL)) +#define BIT_GET_TSFT_SEL(x) (((x) >> BIT_SHIFT_TSFT_SEL) & BIT_MASK_TSFT_SEL) +#define BIT_SET_TSFT_SEL(x, v) (BIT_CLEAR_TSFT_SEL(x) | BIT_TSFT_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SHIFT_WAIT_HPOW_TIME 28 +#define BIT_MASK_WAIT_HPOW_TIME 0x3 +#define BIT_WAIT_HPOW_TIME(x) \ + (((x) & BIT_MASK_WAIT_HPOW_TIME) << BIT_SHIFT_WAIT_HPOW_TIME) +#define BITS_WAIT_HPOW_TIME \ + (BIT_MASK_WAIT_HPOW_TIME << BIT_SHIFT_WAIT_HPOW_TIME) +#define BIT_CLEAR_WAIT_HPOW_TIME(x) ((x) & (~BITS_WAIT_HPOW_TIME)) +#define BIT_GET_WAIT_HPOW_TIME(x) \ + (((x) >> BIT_SHIFT_WAIT_HPOW_TIME) & BIT_MASK_WAIT_HPOW_TIME) +#define BIT_SET_WAIT_HPOW_TIME(x, v) \ + (BIT_CLEAR_WAIT_HPOW_TIME(x) | BIT_WAIT_HPOW_TIME(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SHIFT_XTAL_SEL_0_V1 28 +#define BIT_MASK_XTAL_SEL_0_V1 0xf +#define BIT_XTAL_SEL_0_V1(x) \ + (((x) & BIT_MASK_XTAL_SEL_0_V1) << BIT_SHIFT_XTAL_SEL_0_V1) +#define BITS_XTAL_SEL_0_V1 (BIT_MASK_XTAL_SEL_0_V1 << BIT_SHIFT_XTAL_SEL_0_V1) +#define BIT_CLEAR_XTAL_SEL_0_V1(x) ((x) & (~BITS_XTAL_SEL_0_V1)) +#define BIT_GET_XTAL_SEL_0_V1(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_0_V1) & BIT_MASK_XTAL_SEL_0_V1) +#define BIT_SET_XTAL_SEL_0_V1(x, v) \ + (BIT_CLEAR_XTAL_SEL_0_V1(x) | BIT_XTAL_SEL_0_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_TSFT_BAND_SEL BIT(28) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_PCIE_HPOW_OPT2 BIT(27) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_ISO_RFC2RF_3 BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_PCIE_HPOW_OPT1 BIT(26) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_ISO_RFC2RF_2 BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_PCIE_HPOW_OPT0 BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SHIFT_RPWM 24 +#define BIT_MASK_RPWM 0xff +#define BIT_RPWM(x) (((x) & BIT_MASK_RPWM) << BIT_SHIFT_RPWM) +#define BITS_RPWM (BIT_MASK_RPWM << BIT_SHIFT_RPWM) +#define BIT_CLEAR_RPWM(x) ((x) & (~BITS_RPWM)) +#define BIT_GET_RPWM(x) (((x) >> BIT_SHIFT_RPWM) & BIT_MASK_RPWM) +#define BIT_SET_RPWM(x, v) (BIT_CLEAR_RPWM(x) | BIT_RPWM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_PCIE_EPC_ISO BIT(24) +#define BIT_PCIE_EPC_OPT BIT(23) +#define BIT_PCIE_SUS_OPT BIT(22) +#define BIT_PCIE_L1OF_OPT BIT(21) +#define BIT_PCIE_L1OF_LDOA BIT(20) +#define BIT_USB_SUS_LDOA BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SDIO_PAD_E5 BIT(18) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_USB_HOST_PWR_OFF_SEL BIT(13) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_R_FORCE_CLK_U3 BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_USB_HOST_PWR_OFF_EN BIT(12) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_R_USB2_AUTOLOAD BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SYM_LPS_BLOCK_EN BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_FORCE_U2CK BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_USB_LPM_ACT_EN BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_FORCE_CLK BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_USB_LPM_NY BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_IBX_EN_VALUE BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_U2_FORCE BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_USB_SUS_DIS BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_IB_EN_VALUE BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_U3_FORCE BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_EN_LW_PWR BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SHIFT_SDIO_PAD_E 5 +#define BIT_MASK_SDIO_PAD_E 0x7 +#define BIT_SDIO_PAD_E(x) (((x) & BIT_MASK_SDIO_PAD_E) << BIT_SHIFT_SDIO_PAD_E) +#define BITS_SDIO_PAD_E (BIT_MASK_SDIO_PAD_E << BIT_SHIFT_SDIO_PAD_E) +#define BIT_CLEAR_SDIO_PAD_E(x) ((x) & (~BITS_SDIO_PAD_E)) +#define BIT_GET_SDIO_PAD_E(x) \ + (((x) >> BIT_SHIFT_SDIO_PAD_E) & BIT_MASK_SDIO_PAD_E) +#define BIT_SET_SDIO_PAD_E(x, v) (BIT_CLEAR_SDIO_PAD_E(x) | BIT_SDIO_PAD_E(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_EN_REGU BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_USB_LPPLL_EN BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_FORCED_IB_EN BIT(4) +#define BIT_EN_PC BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SDIO_H3L1 BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_PERST_SYNC_EN BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_USB1_1_USB2_0_DECISION BIT(3) +#define BIT_EN_REGBG BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_ROP_SW15 BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_REG_BG_LPF BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SHIFT_USB23_SW_MODE 2 +#define BIT_MASK_USB23_SW_MODE 0x3 +#define BIT_USB23_SW_MODE(x) \ + (((x) & BIT_MASK_USB23_SW_MODE) << BIT_SHIFT_USB23_SW_MODE) +#define BITS_USB23_SW_MODE (BIT_MASK_USB23_SW_MODE << BIT_SHIFT_USB23_SW_MODE) +#define BIT_CLEAR_USB23_SW_MODE(x) ((x) & (~BITS_USB23_SW_MODE)) +#define BIT_GET_USB23_SW_MODE(x) \ + (((x) >> BIT_SHIFT_USB23_SW_MODE) & BIT_MASK_USB23_SW_MODE) +#define BIT_SET_USB23_SW_MODE(x, v) \ + (BIT_CLEAR_USB23_SW_MODE(x) | BIT_USB23_SW_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_PCI_CKRDY_OPT BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_PCLK_VLD_SEL BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_PCI_VAUX_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_SHIFT_REG_BG 0 +#define BIT_MASK_REG_BG 0x3 +#define BIT_REG_BG(x) (((x) & BIT_MASK_REG_BG) << BIT_SHIFT_REG_BG) +#define BITS_REG_BG (BIT_MASK_REG_BG << BIT_SHIFT_REG_BG) +#define BIT_CLEAR_REG_BG(x) ((x) & (~BITS_REG_BG)) +#define BIT_GET_REG_BG(x) (((x) >> BIT_SHIFT_REG_BG) & BIT_MASK_REG_BG) +#define BIT_SET_REG_BG(x, v) (BIT_CLEAR_REG_BG(x) | BIT_REG_BG(v)) + +#define BIT_SHIFT_REG_VADJ 0 +#define BIT_MASK_REG_VADJ 0xf +#define BIT_REG_VADJ(x) (((x) & BIT_MASK_REG_VADJ) << BIT_SHIFT_REG_VADJ) +#define BITS_REG_VADJ (BIT_MASK_REG_VADJ << BIT_SHIFT_REG_VADJ) +#define BIT_CLEAR_REG_VADJ(x) ((x) & (~BITS_REG_VADJ)) +#define BIT_GET_REG_VADJ(x) (((x) >> BIT_SHIFT_REG_VADJ) & BIT_MASK_REG_VADJ) +#define BIT_SET_REG_VADJ(x, v) (BIT_CLEAR_REG_VADJ(x) | BIT_REG_VADJ(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */ + +#define BIT_VAUX_EN BIT(0) + +/* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */ + +#define BIT_SDM_ORDER BIT(30) +#define BIT_XTAL_DRV_RF_LATCH_V1 BIT(29) +#define BIT_XTAL_VDD_SEL_V1 BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_XTAL_DRV_RF_LATCH BIT(27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */ + +#define BIT_XQSEL_RF_AWAKE_V1 BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_XTAL_VDD_SEL BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF1_SDMRSTB BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */ + +#define BIT_GATED_XTAL_OK0_V1 BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_XQSEL_RF BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF1_RSTB BIT(25) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_XQSEL_RF_AWAKE BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_XQSEL_RF_INITIAL BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF1_EN BIT(24) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_XQSEL_BIT1 BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_REG_VREF_SEL BIT(23) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_DITHER_SDM_BIT3 BIT(23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */ + +#define BIT_SHIFT_F0N_2_TO_0 23 +#define BIT_MASK_F0N_2_TO_0 0x7 +#define BIT_F0N_2_TO_0(x) (((x) & BIT_MASK_F0N_2_TO_0) << BIT_SHIFT_F0N_2_TO_0) +#define BITS_F0N_2_TO_0 (BIT_MASK_F0N_2_TO_0 << BIT_SHIFT_F0N_2_TO_0) +#define BIT_CLEAR_F0N_2_TO_0(x) ((x) & (~BITS_F0N_2_TO_0)) +#define BIT_GET_F0N_2_TO_0(x) \ + (((x) >> BIT_SHIFT_F0N_2_TO_0) & BIT_MASK_F0N_2_TO_0) +#define BIT_SET_F0N_2_TO_0(x, v) (BIT_CLEAR_F0N_2_TO_0(x) | BIT_F0N_2_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_REG_LPFEN BIT(22) +#define BIT_REG_KVCO BIT(21) +#define BIT_XTAL_DRV_AGPIO_BIT1 BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_SHIFT_XTAL_LDO 20 +#define BIT_MASK_XTAL_LDO 0x7 +#define BIT_XTAL_LDO(x) (((x) & BIT_MASK_XTAL_LDO) << BIT_SHIFT_XTAL_LDO) +#define BITS_XTAL_LDO (BIT_MASK_XTAL_LDO << BIT_SHIFT_XTAL_LDO) +#define BIT_CLEAR_XTAL_LDO(x) ((x) & (~BITS_XTAL_LDO)) +#define BIT_GET_XTAL_LDO(x) (((x) >> BIT_SHIFT_XTAL_LDO) & BIT_MASK_XTAL_LDO) +#define BIT_SET_XTAL_LDO(x, v) (BIT_CLEAR_XTAL_LDO(x) | BIT_XTAL_LDO(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_XTAL_DRV_AGPIO_BIT0 BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_XTAL_GRF2 BIT(18) +#define BIT_REG_REF_SEL BIT(17) +#define BIT_REG_320_SEL BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_ADC_CK_SYNC_EN BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_EN_SYM BIT(15) + +#define BIT_SHIFT_IOFFSET 10 +#define BIT_MASK_IOFFSET 0x1f +#define BIT_IOFFSET(x) (((x) & BIT_MASK_IOFFSET) << BIT_SHIFT_IOFFSET) +#define BITS_IOFFSET (BIT_MASK_IOFFSET << BIT_SHIFT_IOFFSET) +#define BIT_CLEAR_IOFFSET(x) ((x) & (~BITS_IOFFSET)) +#define BIT_GET_IOFFSET(x) (((x) >> BIT_SHIFT_IOFFSET) & BIT_MASK_IOFFSET) +#define BIT_SET_IOFFSET(x, v) (BIT_CLEAR_IOFFSET(x) | BIT_IOFFSET(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF2_SDMRSTB BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */ + +#define BIT_SHIFT_F0F_12_TO_0 10 +#define BIT_MASK_F0F_12_TO_0 0x1fff +#define BIT_F0F_12_TO_0(x) \ + (((x) & BIT_MASK_F0F_12_TO_0) << BIT_SHIFT_F0F_12_TO_0) +#define BITS_F0F_12_TO_0 (BIT_MASK_F0F_12_TO_0 << BIT_SHIFT_F0F_12_TO_0) +#define BIT_CLEAR_F0F_12_TO_0(x) ((x) & (~BITS_F0F_12_TO_0)) +#define BIT_GET_F0F_12_TO_0(x) \ + (((x) >> BIT_SHIFT_F0F_12_TO_0) & BIT_MASK_F0F_12_TO_0) +#define BIT_SET_F0F_12_TO_0(x, v) \ + (BIT_CLEAR_F0F_12_TO_0(x) | BIT_F0F_12_TO_0(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF2_RSTB BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_SHIFT_APLL_FREF_SEL_BIT_2_TO_1 8 +#define BIT_MASK_APLL_FREF_SEL_BIT_2_TO_1 0x3 +#define BIT_APLL_FREF_SEL_BIT_2_TO_1(x) \ + (((x) & BIT_MASK_APLL_FREF_SEL_BIT_2_TO_1) \ + << BIT_SHIFT_APLL_FREF_SEL_BIT_2_TO_1) +#define BITS_APLL_FREF_SEL_BIT_2_TO_1 \ + (BIT_MASK_APLL_FREF_SEL_BIT_2_TO_1 \ + << BIT_SHIFT_APLL_FREF_SEL_BIT_2_TO_1) +#define BIT_CLEAR_APLL_FREF_SEL_BIT_2_TO_1(x) \ + ((x) & (~BITS_APLL_FREF_SEL_BIT_2_TO_1)) +#define BIT_GET_APLL_FREF_SEL_BIT_2_TO_1(x) \ + (((x) >> BIT_SHIFT_APLL_FREF_SEL_BIT_2_TO_1) & \ + BIT_MASK_APLL_FREF_SEL_BIT_2_TO_1) +#define BIT_SET_APLL_FREF_SEL_BIT_2_TO_1(x, v) \ + (BIT_CLEAR_APLL_FREF_SEL_BIT_2_TO_1(x) | \ + BIT_APLL_FREF_SEL_BIT_2_TO_1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF2_EN BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_APLL_FREF_SEL_BIT3 BIT(7) + +#define BIT_SHIFT_APLL_LDO_V12ADJ 5 +#define BIT_MASK_APLL_LDO_V12ADJ 0x3 +#define BIT_APLL_LDO_V12ADJ(x) \ + (((x) & BIT_MASK_APLL_LDO_V12ADJ) << BIT_SHIFT_APLL_LDO_V12ADJ) +#define BITS_APLL_LDO_V12ADJ \ + (BIT_MASK_APLL_LDO_V12ADJ << BIT_SHIFT_APLL_LDO_V12ADJ) +#define BIT_CLEAR_APLL_LDO_V12ADJ(x) ((x) & (~BITS_APLL_LDO_V12ADJ)) +#define BIT_GET_APLL_LDO_V12ADJ(x) \ + (((x) >> BIT_SHIFT_APLL_LDO_V12ADJ) & BIT_MASK_APLL_LDO_V12ADJ) +#define BIT_SET_APLL_LDO_V12ADJ(x, v) \ + (BIT_CLEAR_APLL_LDO_V12ADJ(x) | BIT_APLL_LDO_V12ADJ(v)) + +#define BIT_APLL_160_GATEB BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */ + +#define BIT_SHIFT_DIVN_5_TO_0 4 +#define BIT_MASK_DIVN_5_TO_0 0x3f +#define BIT_DIVN_5_TO_0(x) \ + (((x) & BIT_MASK_DIVN_5_TO_0) << BIT_SHIFT_DIVN_5_TO_0) +#define BITS_DIVN_5_TO_0 (BIT_MASK_DIVN_5_TO_0 << BIT_SHIFT_DIVN_5_TO_0) +#define BIT_CLEAR_DIVN_5_TO_0(x) ((x) & (~BITS_DIVN_5_TO_0)) +#define BIT_GET_DIVN_5_TO_0(x) \ + (((x) >> BIT_SHIFT_DIVN_5_TO_0) & BIT_MASK_DIVN_5_TO_0) +#define BIT_SET_DIVN_5_TO_0(x, v) \ + (BIT_CLEAR_DIVN_5_TO_0(x) | BIT_DIVN_5_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_AFE_DUMMY BIT(3) +#define BIT_REG_IDOUBLE BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF3_SDMRSTB BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_REG_VCO_BIAS_BIT0 BIT(1) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF3_RSTB BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_REG_VCO_BIAS_BIT1 BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL4 (Offset 0x0078) */ + +#define BIT_RF3_EN BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */ + +#define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_3_TO_0 0 +#define BIT_MASK_BB_DBG_SEL_AFE_SDM_3_TO_0 0xf +#define BIT_BB_DBG_SEL_AFE_SDM_3_TO_0(x) \ + (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_3_TO_0) \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_3_TO_0) +#define BITS_BB_DBG_SEL_AFE_SDM_3_TO_0 \ + (BIT_MASK_BB_DBG_SEL_AFE_SDM_3_TO_0 \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_3_TO_0) +#define BIT_CLEAR_BB_DBG_SEL_AFE_SDM_3_TO_0(x) \ + ((x) & (~BITS_BB_DBG_SEL_AFE_SDM_3_TO_0)) +#define BIT_GET_BB_DBG_SEL_AFE_SDM_3_TO_0(x) \ + (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_3_TO_0) & \ + BIT_MASK_BB_DBG_SEL_AFE_SDM_3_TO_0) +#define BIT_SET_BB_DBG_SEL_AFE_SDM_3_TO_0(x, v) \ + (BIT_CLEAR_BB_DBG_SEL_AFE_SDM_3_TO_0(x) | \ + BIT_BB_DBG_SEL_AFE_SDM_3_TO_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SPS_EN_DIODE BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_EXT_SWR_CTRL_EN BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_REF_FREF_EDGE BIT(29) +#define BIT_REG_VREF_SEL_V1 BIT(28) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_ZCD_HW_AUTO_EN BIT(27) +#define BIT_ZCD_REGSEL BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_CP_OFFSET_4_TO_0 23 +#define BIT_MASK_REG_CP_OFFSET_4_TO_0 0x1f +#define BIT_REG_CP_OFFSET_4_TO_0(x) \ + (((x) & BIT_MASK_REG_CP_OFFSET_4_TO_0) \ + << BIT_SHIFT_REG_CP_OFFSET_4_TO_0) +#define BITS_REG_CP_OFFSET_4_TO_0 \ + (BIT_MASK_REG_CP_OFFSET_4_TO_0 << BIT_SHIFT_REG_CP_OFFSET_4_TO_0) +#define BIT_CLEAR_REG_CP_OFFSET_4_TO_0(x) ((x) & (~BITS_REG_CP_OFFSET_4_TO_0)) +#define BIT_GET_REG_CP_OFFSET_4_TO_0(x) \ + (((x) >> BIT_SHIFT_REG_CP_OFFSET_4_TO_0) & \ + BIT_MASK_REG_CP_OFFSET_4_TO_0) +#define BIT_SET_REG_CP_OFFSET_4_TO_0(x, v) \ + (BIT_CLEAR_REG_CP_OFFSET_4_TO_0(x) | BIT_REG_CP_OFFSET_4_TO_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_AUTO_ZCD_IN_CODE 21 +#define BIT_MASK_AUTO_ZCD_IN_CODE 0x1f +#define BIT_AUTO_ZCD_IN_CODE(x) \ + (((x) & BIT_MASK_AUTO_ZCD_IN_CODE) << BIT_SHIFT_AUTO_ZCD_IN_CODE) +#define BITS_AUTO_ZCD_IN_CODE \ + (BIT_MASK_AUTO_ZCD_IN_CODE << BIT_SHIFT_AUTO_ZCD_IN_CODE) +#define BIT_CLEAR_AUTO_ZCD_IN_CODE(x) ((x) & (~BITS_AUTO_ZCD_IN_CODE)) +#define BIT_GET_AUTO_ZCD_IN_CODE(x) \ + (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE) & BIT_MASK_AUTO_ZCD_IN_CODE) +#define BIT_SET_AUTO_ZCD_IN_CODE(x, v) \ + (BIT_CLEAR_AUTO_ZCD_IN_CODE(x) | BIT_AUTO_ZCD_IN_CODE(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_RS_SET_2_TO_0 20 +#define BIT_MASK_REG_RS_SET_2_TO_0 0x7 +#define BIT_REG_RS_SET_2_TO_0(x) \ + (((x) & BIT_MASK_REG_RS_SET_2_TO_0) << BIT_SHIFT_REG_RS_SET_2_TO_0) +#define BITS_REG_RS_SET_2_TO_0 \ + (BIT_MASK_REG_RS_SET_2_TO_0 << BIT_SHIFT_REG_RS_SET_2_TO_0) +#define BIT_CLEAR_REG_RS_SET_2_TO_0(x) ((x) & (~BITS_REG_RS_SET_2_TO_0)) +#define BIT_GET_REG_RS_SET_2_TO_0(x) \ + (((x) >> BIT_SHIFT_REG_RS_SET_2_TO_0) & BIT_MASK_REG_RS_SET_2_TO_0) +#define BIT_SET_REG_RS_SET_2_TO_0(x, v) \ + (BIT_CLEAR_REG_RS_SET_2_TO_0(x) | BIT_REG_RS_SET_2_TO_0(v)) + +#define BIT_SHIFT_REG_CS_SET_1_TO_0 18 +#define BIT_MASK_REG_CS_SET_1_TO_0 0x3 +#define BIT_REG_CS_SET_1_TO_0(x) \ + (((x) & BIT_MASK_REG_CS_SET_1_TO_0) << BIT_SHIFT_REG_CS_SET_1_TO_0) +#define BITS_REG_CS_SET_1_TO_0 \ + (BIT_MASK_REG_CS_SET_1_TO_0 << BIT_SHIFT_REG_CS_SET_1_TO_0) +#define BIT_CLEAR_REG_CS_SET_1_TO_0(x) ((x) & (~BITS_REG_CS_SET_1_TO_0)) +#define BIT_GET_REG_CS_SET_1_TO_0(x) \ + (((x) >> BIT_SHIFT_REG_CS_SET_1_TO_0) & BIT_MASK_REG_CS_SET_1_TO_0) +#define BIT_SET_REG_CS_SET_1_TO_0(x, v) \ + (BIT_CLEAR_REG_CS_SET_1_TO_0(x) | BIT_REG_CS_SET_1_TO_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_ZCD_CODE_IN_L 16 +#define BIT_MASK_ZCD_CODE_IN_L 0x1f +#define BIT_ZCD_CODE_IN_L(x) \ + (((x) & BIT_MASK_ZCD_CODE_IN_L) << BIT_SHIFT_ZCD_CODE_IN_L) +#define BITS_ZCD_CODE_IN_L (BIT_MASK_ZCD_CODE_IN_L << BIT_SHIFT_ZCD_CODE_IN_L) +#define BIT_CLEAR_ZCD_CODE_IN_L(x) ((x) & (~BITS_ZCD_CODE_IN_L)) +#define BIT_GET_ZCD_CODE_IN_L(x) \ + (((x) >> BIT_SHIFT_ZCD_CODE_IN_L) & BIT_MASK_ZCD_CODE_IN_L) +#define BIT_SET_ZCD_CODE_IN_L(x, v) \ + (BIT_CLEAR_ZCD_CODE_IN_L(x) | BIT_ZCD_CODE_IN_L(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_CP_SET_1_TO_0 16 +#define BIT_MASK_REG_CP_SET_1_TO_0 0x3 +#define BIT_REG_CP_SET_1_TO_0(x) \ + (((x) & BIT_MASK_REG_CP_SET_1_TO_0) << BIT_SHIFT_REG_CP_SET_1_TO_0) +#define BITS_REG_CP_SET_1_TO_0 \ + (BIT_MASK_REG_CP_SET_1_TO_0 << BIT_SHIFT_REG_CP_SET_1_TO_0) +#define BIT_CLEAR_REG_CP_SET_1_TO_0(x) ((x) & (~BITS_REG_CP_SET_1_TO_0)) +#define BIT_GET_REG_CP_SET_1_TO_0(x) \ + (((x) >> BIT_SHIFT_REG_CP_SET_1_TO_0) & BIT_MASK_REG_CP_SET_1_TO_0) +#define BIT_SET_REG_CP_SET_1_TO_0(x, v) \ + (BIT_CLEAR_REG_CP_SET_1_TO_0(x) | BIT_REG_CP_SET_1_TO_0(v)) + +#define BIT_LPFEN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_LDO_HV5_DUMMY 14 +#define BIT_MASK_LDO_HV5_DUMMY 0x3 +#define BIT_LDO_HV5_DUMMY(x) \ + (((x) & BIT_MASK_LDO_HV5_DUMMY) << BIT_SHIFT_LDO_HV5_DUMMY) +#define BITS_LDO_HV5_DUMMY (BIT_MASK_LDO_HV5_DUMMY << BIT_SHIFT_LDO_HV5_DUMMY) +#define BIT_CLEAR_LDO_HV5_DUMMY(x) ((x) & (~BITS_LDO_HV5_DUMMY)) +#define BIT_GET_LDO_HV5_DUMMY(x) \ + (((x) >> BIT_SHIFT_LDO_HV5_DUMMY) & BIT_MASK_LDO_HV5_DUMMY) +#define BIT_SET_LDO_HV5_DUMMY(x, v) \ + (BIT_CLEAR_LDO_HV5_DUMMY(x) | BIT_LDO_HV5_DUMMY(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_REG_DOGENB BIT(14) +#define BIT_REG_TEST_EN BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_VTUNE33 12 +#define BIT_MASK_REG_VTUNE33 0x3 +#define BIT_REG_VTUNE33(x) \ + (((x) & BIT_MASK_REG_VTUNE33) << BIT_SHIFT_REG_VTUNE33) +#define BITS_REG_VTUNE33 (BIT_MASK_REG_VTUNE33 << BIT_SHIFT_REG_VTUNE33) +#define BIT_CLEAR_REG_VTUNE33(x) ((x) & (~BITS_REG_VTUNE33)) +#define BIT_GET_REG_VTUNE33(x) \ + (((x) >> BIT_SHIFT_REG_VTUNE33) & BIT_MASK_REG_VTUNE33) +#define BIT_SET_REG_VTUNE33(x, v) \ + (BIT_CLEAR_REG_VTUNE33(x) | BIT_REG_VTUNE33(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1 12 +#define BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1 0x3 +#define BIT_REG_VTUNE33_BIT0_TO_BIT1(x) \ + (((x) & BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1) \ + << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1) +#define BITS_REG_VTUNE33_BIT0_TO_BIT1 \ + (BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1 \ + << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1) +#define BIT_CLEAR_REG_VTUNE33_BIT0_TO_BIT1(x) \ + ((x) & (~BITS_REG_VTUNE33_BIT0_TO_BIT1)) +#define BIT_GET_REG_VTUNE33_BIT0_TO_BIT1(x) \ + (((x) >> BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1) & \ + BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1) +#define BIT_SET_REG_VTUNE33_BIT0_TO_BIT1(x, v) \ + (BIT_CLEAR_REG_VTUNE33_BIT0_TO_BIT1(x) | \ + BIT_REG_VTUNE33_BIT0_TO_BIT1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_STANDBY33 10 +#define BIT_MASK_REG_STANDBY33 0x3 +#define BIT_REG_STANDBY33(x) \ + (((x) & BIT_MASK_REG_STANDBY33) << BIT_SHIFT_REG_STANDBY33) +#define BITS_REG_STANDBY33 (BIT_MASK_REG_STANDBY33 << BIT_SHIFT_REG_STANDBY33) +#define BIT_CLEAR_REG_STANDBY33(x) ((x) & (~BITS_REG_STANDBY33)) +#define BIT_GET_REG_STANDBY33(x) \ + (((x) >> BIT_SHIFT_REG_STANDBY33) & BIT_MASK_REG_STANDBY33) +#define BIT_SET_REG_STANDBY33(x, v) \ + (BIT_CLEAR_REG_STANDBY33(x) | BIT_REG_STANDBY33(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1 10 +#define BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1 0x3 +#define BIT_REG_STANDBY33_BIT0_TO_BIT1(x) \ + (((x) & BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1) \ + << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1) +#define BITS_REG_STANDBY33_BIT0_TO_BIT1 \ + (BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1 \ + << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1) +#define BIT_CLEAR_REG_STANDBY33_BIT0_TO_BIT1(x) \ + ((x) & (~BITS_REG_STANDBY33_BIT0_TO_BIT1)) +#define BIT_GET_REG_STANDBY33_BIT0_TO_BIT1(x) \ + (((x) >> BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1) & \ + BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1) +#define BIT_SET_REG_STANDBY33_BIT0_TO_BIT1(x, v) \ + (BIT_CLEAR_REG_STANDBY33_BIT0_TO_BIT1(x) | \ + BIT_REG_STANDBY33_BIT0_TO_BIT1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_LOAD33 8 +#define BIT_MASK_REG_LOAD33 0x3 +#define BIT_REG_LOAD33(x) (((x) & BIT_MASK_REG_LOAD33) << BIT_SHIFT_REG_LOAD33) +#define BITS_REG_LOAD33 (BIT_MASK_REG_LOAD33 << BIT_SHIFT_REG_LOAD33) +#define BIT_CLEAR_REG_LOAD33(x) ((x) & (~BITS_REG_LOAD33)) +#define BIT_GET_REG_LOAD33(x) \ + (((x) >> BIT_SHIFT_REG_LOAD33) & BIT_MASK_REG_LOAD33) +#define BIT_SET_REG_LOAD33(x, v) (BIT_CLEAR_REG_LOAD33(x) | BIT_REG_LOAD33(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1 8 +#define BIT_MASK_REG_LOAD33_BIT0_TO_BIT1 0x3 +#define BIT_REG_LOAD33_BIT0_TO_BIT1(x) \ + (((x) & BIT_MASK_REG_LOAD33_BIT0_TO_BIT1) \ + << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1) +#define BITS_REG_LOAD33_BIT0_TO_BIT1 \ + (BIT_MASK_REG_LOAD33_BIT0_TO_BIT1 << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1) +#define BIT_CLEAR_REG_LOAD33_BIT0_TO_BIT1(x) \ + ((x) & (~BITS_REG_LOAD33_BIT0_TO_BIT1)) +#define BIT_GET_REG_LOAD33_BIT0_TO_BIT1(x) \ + (((x) >> BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1) & \ + BIT_MASK_REG_LOAD33_BIT0_TO_BIT1) +#define BIT_SET_REG_LOAD33_BIT0_TO_BIT1(x, v) \ + (BIT_CLEAR_REG_LOAD33_BIT0_TO_BIT1(x) | BIT_REG_LOAD33_BIT0_TO_BIT1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_DIV_SEL 8 +#define BIT_MASK_REG_DIV_SEL 0x1f +#define BIT_REG_DIV_SEL(x) \ + (((x) & BIT_MASK_REG_DIV_SEL) << BIT_SHIFT_REG_DIV_SEL) +#define BITS_REG_DIV_SEL (BIT_MASK_REG_DIV_SEL << BIT_SHIFT_REG_DIV_SEL) +#define BIT_CLEAR_REG_DIV_SEL(x) ((x) & (~BITS_REG_DIV_SEL)) +#define BIT_GET_REG_DIV_SEL(x) \ + (((x) >> BIT_SHIFT_REG_DIV_SEL) & BIT_MASK_REG_DIV_SEL) +#define BIT_SET_REG_DIV_SEL(x, v) \ + (BIT_CLEAR_REG_DIV_SEL(x) | BIT_REG_DIV_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_REG_BYPASS_L BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_EN_CK200M BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_REG_LDOF_L BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_REG_OCPS_L BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_KVCO_200M_1_TO_0 5 +#define BIT_MASK_REG_KVCO_200M_1_TO_0 0x3 +#define BIT_REG_KVCO_200M_1_TO_0(x) \ + (((x) & BIT_MASK_REG_KVCO_200M_1_TO_0) \ + << BIT_SHIFT_REG_KVCO_200M_1_TO_0) +#define BITS_REG_KVCO_200M_1_TO_0 \ + (BIT_MASK_REG_KVCO_200M_1_TO_0 << BIT_SHIFT_REG_KVCO_200M_1_TO_0) +#define BIT_CLEAR_REG_KVCO_200M_1_TO_0(x) ((x) & (~BITS_REG_KVCO_200M_1_TO_0)) +#define BIT_GET_REG_KVCO_200M_1_TO_0(x) \ + (((x) >> BIT_SHIFT_REG_KVCO_200M_1_TO_0) & \ + BIT_MASK_REG_KVCO_200M_1_TO_0) +#define BIT_SET_REG_KVCO_200M_1_TO_0(x, v) \ + (BIT_CLEAR_REG_KVCO_200M_1_TO_0(x) | BIT_REG_KVCO_200M_1_TO_0(v)) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_REG_TYPE_L_V1 BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_ARENB_L BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_REG_CP_BIAS_200M_2_TO_0 2 +#define BIT_MASK_REG_CP_BIAS_200M_2_TO_0 0x7 +#define BIT_REG_CP_BIAS_200M_2_TO_0(x) \ + (((x) & BIT_MASK_REG_CP_BIAS_200M_2_TO_0) \ + << BIT_SHIFT_REG_CP_BIAS_200M_2_TO_0) +#define BITS_REG_CP_BIAS_200M_2_TO_0 \ + (BIT_MASK_REG_CP_BIAS_200M_2_TO_0 << BIT_SHIFT_REG_CP_BIAS_200M_2_TO_0) +#define BIT_CLEAR_REG_CP_BIAS_200M_2_TO_0(x) \ + ((x) & (~BITS_REG_CP_BIAS_200M_2_TO_0)) +#define BIT_GET_REG_CP_BIAS_200M_2_TO_0(x) \ + (((x) >> BIT_SHIFT_REG_CP_BIAS_200M_2_TO_0) & \ + BIT_MASK_REG_CP_BIAS_200M_2_TO_0) +#define BIT_SET_REG_CP_BIAS_200M_2_TO_0(x, v) \ + (BIT_CLEAR_REG_CP_BIAS_200M_2_TO_0(x) | BIT_REG_CP_BIAS_200M_2_TO_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_CFC_L_BIT_1_TO_0 1 +#define BIT_MASK_CFC_L_BIT_1_TO_0 0x3 +#define BIT_CFC_L_BIT_1_TO_0(x) \ + (((x) & BIT_MASK_CFC_L_BIT_1_TO_0) << BIT_SHIFT_CFC_L_BIT_1_TO_0) +#define BITS_CFC_L_BIT_1_TO_0 \ + (BIT_MASK_CFC_L_BIT_1_TO_0 << BIT_SHIFT_CFC_L_BIT_1_TO_0) +#define BIT_CLEAR_CFC_L_BIT_1_TO_0(x) ((x) & (~BITS_CFC_L_BIT_1_TO_0)) +#define BIT_GET_CFC_L_BIT_1_TO_0(x) \ + (((x) >> BIT_SHIFT_CFC_L_BIT_1_TO_0) & BIT_MASK_CFC_L_BIT_1_TO_0) +#define BIT_SET_CFC_L_BIT_1_TO_0(x, v) \ + (BIT_CLEAR_CFC_L_BIT_1_TO_0(x) | BIT_CFC_L_BIT_1_TO_0(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_SHIFT_CFC_L 1 +#define BIT_MASK_CFC_L 0x3 +#define BIT_CFC_L(x) (((x) & BIT_MASK_CFC_L) << BIT_SHIFT_CFC_L) +#define BITS_CFC_L (BIT_MASK_CFC_L << BIT_SHIFT_CFC_L) +#define BIT_CLEAR_CFC_L(x) ((x) & (~BITS_CFC_L)) +#define BIT_GET_CFC_L(x) (((x) >> BIT_SHIFT_CFC_L) & BIT_MASK_CFC_L) +#define BIT_SET_CFC_L(x, v) (BIT_CLEAR_CFC_L(x) | BIT_CFC_L(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_REG_TYPE_L BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_XCK_OUT_EN BIT(0) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */ + +#define BIT_REG_OCPS_L_V1 BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCUSUS_EN BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_ANA_PORT_EN BIT(22) +#define BIT_MAC_PORT_EN BIT(21) +#define BIT_BOOT_FSPI_EN BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_SHIFT_MCUROM_DL 16 +#define BIT_MASK_MCUROM_DL 0xf +#define BIT_MCUROM_DL(x) (((x) & BIT_MASK_MCUROM_DL) << BIT_SHIFT_MCUROM_DL) +#define BITS_MCUROM_DL (BIT_MASK_MCUROM_DL << BIT_SHIFT_MCUROM_DL) +#define BIT_CLEAR_MCUROM_DL(x) ((x) & (~BITS_MCUROM_DL)) +#define BIT_GET_MCUROM_DL(x) (((x) >> BIT_SHIFT_MCUROM_DL) & BIT_MASK_MCUROM_DL) +#define BIT_SET_MCUROM_DL(x, v) (BIT_CLEAR_MCUROM_DL(x) | BIT_MCUROM_DL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_FW_INIT_RDY BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_SHIFT_MCUFWDL_DMA_2KB_SEL 14 +#define BIT_MASK_MCUFWDL_DMA_2KB_SEL 0x3 +#define BIT_MCUFWDL_DMA_2KB_SEL(x) \ + (((x) & BIT_MASK_MCUFWDL_DMA_2KB_SEL) << BIT_SHIFT_MCUFWDL_DMA_2KB_SEL) +#define BITS_MCUFWDL_DMA_2KB_SEL \ + (BIT_MASK_MCUFWDL_DMA_2KB_SEL << BIT_SHIFT_MCUFWDL_DMA_2KB_SEL) +#define BIT_CLEAR_MCUFWDL_DMA_2KB_SEL(x) ((x) & (~BITS_MCUFWDL_DMA_2KB_SEL)) +#define BIT_GET_MCUFWDL_DMA_2KB_SEL(x) \ + (((x) >> BIT_SHIFT_MCUFWDL_DMA_2KB_SEL) & BIT_MASK_MCUFWDL_DMA_2KB_SEL) +#define BIT_SET_MCUFWDL_DMA_2KB_SEL(x, v) \ + (BIT_CLEAR_MCUFWDL_DMA_2KB_SEL(x) | BIT_MCUFWDL_DMA_2KB_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_FW_DW_RDY BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_FWDL_RSVDPAGE_RDY BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_SHIFT_CPU_CLK_SEL 12 +#define BIT_MASK_CPU_CLK_SEL 0x3 +#define BIT_CPU_CLK_SEL(x) \ + (((x) & BIT_MASK_CPU_CLK_SEL) << BIT_SHIFT_CPU_CLK_SEL) +#define BITS_CPU_CLK_SEL (BIT_MASK_CPU_CLK_SEL << BIT_SHIFT_CPU_CLK_SEL) +#define BIT_CLEAR_CPU_CLK_SEL(x) ((x) & (~BITS_CPU_CLK_SEL)) +#define BIT_GET_CPU_CLK_SEL(x) \ + (((x) >> BIT_SHIFT_CPU_CLK_SEL) & BIT_MASK_CPU_CLK_SEL) +#define BIT_SET_CPU_CLK_SEL(x, v) \ + (BIT_CLEAR_CPU_CLK_SEL(x) | BIT_CPU_CLK_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_R_8051_ROMDLFW_EN BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCUFWDL_DMA_EN BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_CCLK_CHG_MASK BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_R_8051_INIT_RDY BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCUINI_WROMRDY BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_FW_INIT_RDY_V1 BIT(10) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_EMEM__TXBUF_CHKSUM_OK BIT(10) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_EMEM_TXBUF_CHKSUM_OK BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCUTXA_SPD BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_EMEM_TXBUF_DW_RDY BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_R_8051_GAT BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCUCLK_TEN BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCU_CLK_EN BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_EMEM_CHKSUM_OK BIT(8) +#define BIT_EMEM_DW_OK BIT(7) +#define BIT_TOGGLE BIT(7) +#define BIT_DMEM_CHKSUM_OK BIT(6) +#define BIT_ACK BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_RFINI_RDY BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCUINI_WRFCRDY BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_RF_INIT_RDY BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_DMEM_DW_OK BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_BBINI_RDY BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCUINI_WPHYRDY BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_BB_INIT_RDY BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_IMEM_CHKSUM_OK BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_MACINI_RDY BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCUINI_WMACRDY BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MAC_INIT_RDY BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_IMEM_DW_OK BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_FWDL_CHK_RPT BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_IMEM_BOOT_LOAD_CHKSUM_OK BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_8051FW_CTRL (Offset 0x0080) */ + +#define BIT_MCUFWDL_RDY BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_IMEM_BOOT_LOAD_DW_OK BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MCUFW_CTRL (Offset 0x0080) */ + +#define BIT_MCU_FWDL_RDY BIT(1) +#define BIT_MCU_FWDL_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HRPWM1 (Offset 0x10250080) */ + +#define BIT_REQ_PS BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MCU_TST_CFG (Offset 0x0084) */ + +#define BIT_SHIFT_8051CODE_OFS 16 +#define BIT_MASK_8051CODE_OFS 0xffff +#define BIT_8051CODE_OFS(x) \ + (((x) & BIT_MASK_8051CODE_OFS) << BIT_SHIFT_8051CODE_OFS) +#define BITS_8051CODE_OFS (BIT_MASK_8051CODE_OFS << BIT_SHIFT_8051CODE_OFS) +#define BIT_CLEAR_8051CODE_OFS(x) ((x) & (~BITS_8051CODE_OFS)) +#define BIT_GET_8051CODE_OFS(x) \ + (((x) >> BIT_SHIFT_8051CODE_OFS) & BIT_MASK_8051CODE_OFS) +#define BIT_SET_8051CODE_OFS(x, v) \ + (BIT_CLEAR_8051CODE_OFS(x) | BIT_8051CODE_OFS(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MCU_TST_CFG (Offset 0x0084) */ + +#define BIT_SHIFT_LBKTST 0 +#define BIT_MASK_LBKTST 0xffff +#define BIT_LBKTST(x) (((x) & BIT_MASK_LBKTST) << BIT_SHIFT_LBKTST) +#define BITS_LBKTST (BIT_MASK_LBKTST << BIT_SHIFT_LBKTST) +#define BIT_CLEAR_LBKTST(x) ((x) & (~BITS_LBKTST)) +#define BIT_GET_LBKTST(x) (((x) >> BIT_SHIFT_LBKTST) & BIT_MASK_LBKTST) +#define BIT_SET_LBKTST(x, v) (BIT_CLEAR_LBKTST(x) | BIT_LBKTST(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_MCU_TST_CFG (Offset 0x0084) */ + +#define BIT_SHIFT_C2H_MSG 0 +#define BIT_MASK_C2H_MSG 0xffff +#define BIT_C2H_MSG(x) (((x) & BIT_MASK_C2H_MSG) << BIT_SHIFT_C2H_MSG) +#define BITS_C2H_MSG (BIT_MASK_C2H_MSG << BIT_SHIFT_C2H_MSG) +#define BIT_CLEAR_C2H_MSG(x) ((x) & (~BITS_C2H_MSG)) +#define BIT_GET_C2H_MSG(x) (((x) >> BIT_SHIFT_C2H_MSG) & BIT_MASK_C2H_MSG) +#define BIT_SET_C2H_MSG(x, v) (BIT_CLEAR_C2H_MSG(x) | BIT_C2H_MSG(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_BUS_CTRL (Offset 0x10250085) */ + +#define BIT_INT_MASK_DIS BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_BUS_CTRL (Offset 0x10250085) */ + +#define BIT_PAD_CLK_XHGE_EN BIT(3) +#define BIT_INTER_CLK_EN BIT(2) +#define BIT_EN_RPT_TXCRC BIT(1) +#define BIT_DIS_RXDMA_STS BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_SDIO_HSUS_CTRL (Offset 0x10250086) */ + +#define BIT_SPI_PHASE BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HSUS_CTRL (Offset 0x10250086) */ + +#define BIT_INTR_CTRL BIT(4) +#define BIT_SDIO_VOLTAGE BIT(3) +#define BIT_BYPASS_INIT BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HSUS_CTRL (Offset 0x10250086) */ + +#define BIT_HCI_RESUME_RDY BIT(1) +#define BIT_HCI_SUS_REQ BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HMEBOX_E0_E1 (Offset 0x0088) */ + +#define BIT_SHIFT_HOST_MSG_E1 16 +#define BIT_MASK_HOST_MSG_E1 0xffff +#define BIT_HOST_MSG_E1(x) \ + (((x) & BIT_MASK_HOST_MSG_E1) << BIT_SHIFT_HOST_MSG_E1) +#define BITS_HOST_MSG_E1 (BIT_MASK_HOST_MSG_E1 << BIT_SHIFT_HOST_MSG_E1) +#define BIT_CLEAR_HOST_MSG_E1(x) ((x) & (~BITS_HOST_MSG_E1)) +#define BIT_GET_HOST_MSG_E1(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E1) & BIT_MASK_HOST_MSG_E1) +#define BIT_SET_HOST_MSG_E1(x, v) \ + (BIT_CLEAR_HOST_MSG_E1(x) | BIT_HOST_MSG_E1(v)) + +#define BIT_SHIFT_HOST_MSG_E0 0 +#define BIT_MASK_HOST_MSG_E0 0xffff +#define BIT_HOST_MSG_E0(x) \ + (((x) & BIT_MASK_HOST_MSG_E0) << BIT_SHIFT_HOST_MSG_E0) +#define BITS_HOST_MSG_E0 (BIT_MASK_HOST_MSG_E0 << BIT_SHIFT_HOST_MSG_E0) +#define BIT_CLEAR_HOST_MSG_E0(x) ((x) & (~BITS_HOST_MSG_E0)) +#define BIT_GET_HOST_MSG_E0(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E0) & BIT_MASK_HOST_MSG_E0) +#define BIT_SET_HOST_MSG_E0(x, v) \ + (BIT_CLEAR_HOST_MSG_E0(x) | BIT_HOST_MSG_E0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_RESPONSE_TIMER (Offset 0x10250088) */ + +#define BIT_SHIFT_CMDIN_2RESP_TIMER 0 +#define BIT_MASK_CMDIN_2RESP_TIMER 0xffff +#define BIT_CMDIN_2RESP_TIMER(x) \ + (((x) & BIT_MASK_CMDIN_2RESP_TIMER) << BIT_SHIFT_CMDIN_2RESP_TIMER) +#define BITS_CMDIN_2RESP_TIMER \ + (BIT_MASK_CMDIN_2RESP_TIMER << BIT_SHIFT_CMDIN_2RESP_TIMER) +#define BIT_CLEAR_CMDIN_2RESP_TIMER(x) ((x) & (~BITS_CMDIN_2RESP_TIMER)) +#define BIT_GET_CMDIN_2RESP_TIMER(x) \ + (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER) & BIT_MASK_CMDIN_2RESP_TIMER) +#define BIT_SET_CMDIN_2RESP_TIMER(x, v) \ + (BIT_CLEAR_CMDIN_2RESP_TIMER(x) | BIT_CMDIN_2RESP_TIMER(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_CMD_CRC (Offset 0x1025008A) */ + +#define BIT_SHIFT_SDIO_CMD_CRC 1 +#define BIT_MASK_SDIO_CMD_CRC 0x7f +#define BIT_SDIO_CMD_CRC(x) \ + (((x) & BIT_MASK_SDIO_CMD_CRC) << BIT_SHIFT_SDIO_CMD_CRC) +#define BITS_SDIO_CMD_CRC (BIT_MASK_SDIO_CMD_CRC << BIT_SHIFT_SDIO_CMD_CRC) +#define BIT_CLEAR_SDIO_CMD_CRC(x) ((x) & (~BITS_SDIO_CMD_CRC)) +#define BIT_GET_SDIO_CMD_CRC(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_CRC) & BIT_MASK_SDIO_CMD_CRC) +#define BIT_SET_SDIO_CMD_CRC(x, v) \ + (BIT_CLEAR_SDIO_CMD_CRC(x) | BIT_SDIO_CMD_CRC(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_CMD_CRC (Offset 0x1025008A) */ + +#define BIT_SHIFT_SDIO_CMD_CRC_V1 0 +#define BIT_MASK_SDIO_CMD_CRC_V1 0xff +#define BIT_SDIO_CMD_CRC_V1(x) \ + (((x) & BIT_MASK_SDIO_CMD_CRC_V1) << BIT_SHIFT_SDIO_CMD_CRC_V1) +#define BITS_SDIO_CMD_CRC_V1 \ + (BIT_MASK_SDIO_CMD_CRC_V1 << BIT_SHIFT_SDIO_CMD_CRC_V1) +#define BIT_CLEAR_SDIO_CMD_CRC_V1(x) ((x) & (~BITS_SDIO_CMD_CRC_V1)) +#define BIT_GET_SDIO_CMD_CRC_V1(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1) & BIT_MASK_SDIO_CMD_CRC_V1) +#define BIT_SET_SDIO_CMD_CRC_V1(x, v) \ + (BIT_CLEAR_SDIO_CMD_CRC_V1(x) | BIT_SDIO_CMD_CRC_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SDIO_CMD_CRC (Offset 0x1025008A) */ + +#define BIT_SDIO_CMD_E_BIT BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HMEBOX_E2_E3 (Offset 0x008C) */ + +#define BIT_SHIFT_HOST_MSG_E3 16 +#define BIT_MASK_HOST_MSG_E3 0xffff +#define BIT_HOST_MSG_E3(x) \ + (((x) & BIT_MASK_HOST_MSG_E3) << BIT_SHIFT_HOST_MSG_E3) +#define BITS_HOST_MSG_E3 (BIT_MASK_HOST_MSG_E3 << BIT_SHIFT_HOST_MSG_E3) +#define BIT_CLEAR_HOST_MSG_E3(x) ((x) & (~BITS_HOST_MSG_E3)) +#define BIT_GET_HOST_MSG_E3(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E3) & BIT_MASK_HOST_MSG_E3) +#define BIT_SET_HOST_MSG_E3(x, v) \ + (BIT_CLEAR_HOST_MSG_E3(x) | BIT_HOST_MSG_E3(v)) + +#define BIT_SHIFT_HOST_MSG_E2 0 +#define BIT_MASK_HOST_MSG_E2 0xffff +#define BIT_HOST_MSG_E2(x) \ + (((x) & BIT_MASK_HOST_MSG_E2) << BIT_SHIFT_HOST_MSG_E2) +#define BITS_HOST_MSG_E2 (BIT_MASK_HOST_MSG_E2 << BIT_SHIFT_HOST_MSG_E2) +#define BIT_CLEAR_HOST_MSG_E2(x) ((x) & (~BITS_HOST_MSG_E2)) +#define BIT_GET_HOST_MSG_E2(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E2) & BIT_MASK_HOST_MSG_E2) +#define BIT_SET_HOST_MSG_E2(x, v) \ + (BIT_CLEAR_HOST_MSG_E2(x) | BIT_HOST_MSG_E2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_EABM BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_ACKF BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_TXFIFO_TH_INT BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_DLDM BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_NODS BIT(29) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_AFEP BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_ESWR BIT(28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_LPS_DIS_SW BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_PWMM BIT(27) +#define BIT_WLLPSOP_EECK BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_WLPON BIT(25) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_WLMACOFF BIT(25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_ELDO BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_EXTAL BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WL_SYNPON_VOLTSPDN BIT(23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_LPS_BB_REG_EN BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_LOP_SKIP BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_WLBBOFF BIT(22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_LPS_BB_PWR_EN BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_LOP_MEMDS BIT(21) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_WLMEM_DS BIT(21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_LPS_BB_GLB_EN BIT(21) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WLLPSOP_LDO_WAIT_TIME BIT(20) +#define BIT_WLLPSOP_ANA_CLK_DIVISION_2 BIT(19) +#define BIT_AFE_BCN BIT(18) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_SUS_DIS_SW BIT(15) +#define BIT_SUS_SKP_PAGE0_ALD BIT(14) +#define BIT_SUS_LDO_SLEEP BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_SHIFT_LPLDH12_VADJ_STEP_DN 12 +#define BIT_MASK_LPLDH12_VADJ_STEP_DN 0xf +#define BIT_LPLDH12_VADJ_STEP_DN(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN) \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN) +#define BITS_LPLDH12_VADJ_STEP_DN \ + (BIT_MASK_LPLDH12_VADJ_STEP_DN << BIT_SHIFT_LPLDH12_VADJ_STEP_DN) +#define BIT_CLEAR_LPLDH12_VADJ_STEP_DN(x) ((x) & (~BITS_LPLDH12_VADJ_STEP_DN)) +#define BIT_GET_LPLDH12_VADJ_STEP_DN(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN) & \ + BIT_MASK_LPLDH12_VADJ_STEP_DN) +#define BIT_SET_LPLDH12_VADJ_STEP_DN(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_STEP_DN(x) | BIT_LPLDH12_VADJ_STEP_DN(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_PFM_EN_ZCD BIT(12) +#define BIT_KEEP_RFC_EN BIT(11) +#define BIT_MACON_NO_RFCISO_RELEASE BIT(10) +#define BIT_MACON_NO_AFEPORT_PWR BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_SHIFT_V15ADJ_L1_STEP_DN 8 +#define BIT_MASK_V15ADJ_L1_STEP_DN 0x7 +#define BIT_V15ADJ_L1_STEP_DN(x) \ + (((x) & BIT_MASK_V15ADJ_L1_STEP_DN) << BIT_SHIFT_V15ADJ_L1_STEP_DN) +#define BITS_V15ADJ_L1_STEP_DN \ + (BIT_MASK_V15ADJ_L1_STEP_DN << BIT_SHIFT_V15ADJ_L1_STEP_DN) +#define BIT_CLEAR_V15ADJ_L1_STEP_DN(x) ((x) & (~BITS_V15ADJ_L1_STEP_DN)) +#define BIT_GET_V15ADJ_L1_STEP_DN(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN) & BIT_MASK_V15ADJ_L1_STEP_DN) +#define BIT_SET_V15ADJ_L1_STEP_DN(x, v) \ + (BIT_CLEAR_V15ADJ_L1_STEP_DN(x) | BIT_V15ADJ_L1_STEP_DN(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_SHIFT_V15ADJ_L1_STEP_DN_V1 8 +#define BIT_MASK_V15ADJ_L1_STEP_DN_V1 0xf +#define BIT_V15ADJ_L1_STEP_DN_V1(x) \ + (((x) & BIT_MASK_V15ADJ_L1_STEP_DN_V1) \ + << BIT_SHIFT_V15ADJ_L1_STEP_DN_V1) +#define BITS_V15ADJ_L1_STEP_DN_V1 \ + (BIT_MASK_V15ADJ_L1_STEP_DN_V1 << BIT_SHIFT_V15ADJ_L1_STEP_DN_V1) +#define BIT_CLEAR_V15ADJ_L1_STEP_DN_V1(x) ((x) & (~BITS_V15ADJ_L1_STEP_DN_V1)) +#define BIT_GET_V15ADJ_L1_STEP_DN_V1(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN_V1) & \ + BIT_MASK_V15ADJ_L1_STEP_DN_V1) +#define BIT_SET_V15ADJ_L1_STEP_DN_V1(x, v) \ + (BIT_CLEAR_V15ADJ_L1_STEP_DN_V1(x) | BIT_V15ADJ_L1_STEP_DN_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_MACON_NO_CPU_EN BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_LD_B15V_EN BIT(7) +#define BIT_LPRX_BCN_EN BIT(5) +#define BIT_LBN BIT(4) +#define BIT_LXSPS_UNUSED BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_FORCE_LEAVE_LPS BIT(3) +#define BIT_SW_AFE_MODE BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_REGU_32K_CLK_EN BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HSISR (Offset 0x10250090) */ + +#define BIT_DRV_WLAN_INT_CLR BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WLLPS_CTRL (Offset 0x0090) */ + +#define BIT_WL_LPS_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HSISR (Offset 0x10250090) */ + +#define BIT_DRV_WLAN_INT BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_HSIMR (Offset 0x10250091) */ + +#define BIT_HISR_MASK BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_BB_DBG_SEL_AFE_SDM_V3 BIT(31) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_BB_DBG_SEL_AFE_SDM_BIT0 BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_ORDER_SDM BIT(30) +#define BIT_RFE_SEL_SDM BIT(29) + +#define BIT_SHIFT_REF_SEL 25 +#define BIT_MASK_REF_SEL 0xf +#define BIT_REF_SEL(x) (((x) & BIT_MASK_REF_SEL) << BIT_SHIFT_REF_SEL) +#define BITS_REF_SEL (BIT_MASK_REF_SEL << BIT_SHIFT_REF_SEL) +#define BIT_CLEAR_REF_SEL(x) ((x) & (~BITS_REF_SEL)) +#define BIT_GET_REF_SEL(x) (((x) >> BIT_SHIFT_REF_SEL) & BIT_MASK_REF_SEL) +#define BIT_SET_REF_SEL(x, v) (BIT_CLEAR_REF_SEL(x) | BIT_REF_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_SHIFT_F0F_SDM_V2 12 +#define BIT_MASK_F0F_SDM_V2 0x1fff +#define BIT_F0F_SDM_V2(x) (((x) & BIT_MASK_F0F_SDM_V2) << BIT_SHIFT_F0F_SDM_V2) +#define BITS_F0F_SDM_V2 (BIT_MASK_F0F_SDM_V2 << BIT_SHIFT_F0F_SDM_V2) +#define BIT_CLEAR_F0F_SDM_V2(x) ((x) & (~BITS_F0F_SDM_V2)) +#define BIT_GET_F0F_SDM_V2(x) \ + (((x) >> BIT_SHIFT_F0F_SDM_V2) & BIT_MASK_F0F_SDM_V2) +#define BIT_SET_F0F_SDM_V2(x, v) (BIT_CLEAR_F0F_SDM_V2(x) | BIT_F0F_SDM_V2(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_SHIFT_F0F_SDM 12 +#define BIT_MASK_F0F_SDM 0x1fff +#define BIT_F0F_SDM(x) (((x) & BIT_MASK_F0F_SDM) << BIT_SHIFT_F0F_SDM) +#define BITS_F0F_SDM (BIT_MASK_F0F_SDM << BIT_SHIFT_F0F_SDM) +#define BIT_CLEAR_F0F_SDM(x) ((x) & (~BITS_F0F_SDM)) +#define BIT_GET_F0F_SDM(x) (((x) >> BIT_SHIFT_F0F_SDM) & BIT_MASK_F0F_SDM) +#define BIT_SET_F0F_SDM(x, v) (BIT_CLEAR_F0F_SDM(x) | BIT_F0F_SDM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_SHIFT_F0N_SDM_V2 9 +#define BIT_MASK_F0N_SDM_V2 0x7 +#define BIT_F0N_SDM_V2(x) (((x) & BIT_MASK_F0N_SDM_V2) << BIT_SHIFT_F0N_SDM_V2) +#define BITS_F0N_SDM_V2 (BIT_MASK_F0N_SDM_V2 << BIT_SHIFT_F0N_SDM_V2) +#define BIT_CLEAR_F0N_SDM_V2(x) ((x) & (~BITS_F0N_SDM_V2)) +#define BIT_GET_F0N_SDM_V2(x) \ + (((x) >> BIT_SHIFT_F0N_SDM_V2) & BIT_MASK_F0N_SDM_V2) +#define BIT_SET_F0N_SDM_V2(x, v) (BIT_CLEAR_F0N_SDM_V2(x) | BIT_F0N_SDM_V2(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_SHIFT_F0N_SDM 9 +#define BIT_MASK_F0N_SDM 0x7 +#define BIT_F0N_SDM(x) (((x) & BIT_MASK_F0N_SDM) << BIT_SHIFT_F0N_SDM) +#define BITS_F0N_SDM (BIT_MASK_F0N_SDM << BIT_SHIFT_F0N_SDM) +#define BIT_CLEAR_F0N_SDM(x) ((x) & (~BITS_F0N_SDM)) +#define BIT_GET_F0N_SDM(x) (((x) >> BIT_SHIFT_F0N_SDM) & BIT_MASK_F0N_SDM) +#define BIT_SET_F0N_SDM(x, v) (BIT_CLEAR_F0N_SDM(x) | BIT_F0N_SDM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_SHIFT_DIVN_SDM_V2 3 +#define BIT_MASK_DIVN_SDM_V2 0x3f +#define BIT_DIVN_SDM_V2(x) \ + (((x) & BIT_MASK_DIVN_SDM_V2) << BIT_SHIFT_DIVN_SDM_V2) +#define BITS_DIVN_SDM_V2 (BIT_MASK_DIVN_SDM_V2 << BIT_SHIFT_DIVN_SDM_V2) +#define BIT_CLEAR_DIVN_SDM_V2(x) ((x) & (~BITS_DIVN_SDM_V2)) +#define BIT_GET_DIVN_SDM_V2(x) \ + (((x) >> BIT_SHIFT_DIVN_SDM_V2) & BIT_MASK_DIVN_SDM_V2) +#define BIT_SET_DIVN_SDM_V2(x, v) \ + (BIT_CLEAR_DIVN_SDM_V2(x) | BIT_DIVN_SDM_V2(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_SHIFT_DIVN_SDM 3 +#define BIT_MASK_DIVN_SDM 0x3f +#define BIT_DIVN_SDM(x) (((x) & BIT_MASK_DIVN_SDM) << BIT_SHIFT_DIVN_SDM) +#define BITS_DIVN_SDM (BIT_MASK_DIVN_SDM << BIT_SHIFT_DIVN_SDM) +#define BIT_CLEAR_DIVN_SDM(x) ((x) & (~BITS_DIVN_SDM)) +#define BIT_GET_DIVN_SDM(x) (((x) >> BIT_SHIFT_DIVN_SDM) & BIT_MASK_DIVN_SDM) +#define BIT_SET_DIVN_SDM(x, v) (BIT_CLEAR_DIVN_SDM(x) | BIT_DIVN_SDM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL5 (Offset 0x0094) */ + +#define BIT_SHIFT_DITHER_SDM_V2 0 +#define BIT_MASK_DITHER_SDM_V2 0x7 +#define BIT_DITHER_SDM_V2(x) \ + (((x) & BIT_MASK_DITHER_SDM_V2) << BIT_SHIFT_DITHER_SDM_V2) +#define BITS_DITHER_SDM_V2 (BIT_MASK_DITHER_SDM_V2 << BIT_SHIFT_DITHER_SDM_V2) +#define BIT_CLEAR_DITHER_SDM_V2(x) ((x) & (~BITS_DITHER_SDM_V2)) +#define BIT_GET_DITHER_SDM_V2(x) \ + (((x) >> BIT_SHIFT_DITHER_SDM_V2) & BIT_MASK_DITHER_SDM_V2) +#define BIT_SET_DITHER_SDM_V2(x, v) \ + (BIT_CLEAR_DITHER_SDM_V2(x) | BIT_DITHER_SDM_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_GPIO_DEBOUNCE_CTRL (Offset 0x0098) */ + +#define BIT_WLGP_DBC1EN BIT(15) + +#define BIT_SHIFT_WLGP_DBC1 8 +#define BIT_MASK_WLGP_DBC1 0xf +#define BIT_WLGP_DBC1(x) (((x) & BIT_MASK_WLGP_DBC1) << BIT_SHIFT_WLGP_DBC1) +#define BITS_WLGP_DBC1 (BIT_MASK_WLGP_DBC1 << BIT_SHIFT_WLGP_DBC1) +#define BIT_CLEAR_WLGP_DBC1(x) ((x) & (~BITS_WLGP_DBC1)) +#define BIT_GET_WLGP_DBC1(x) (((x) >> BIT_SHIFT_WLGP_DBC1) & BIT_MASK_WLGP_DBC1) +#define BIT_SET_WLGP_DBC1(x, v) (BIT_CLEAR_WLGP_DBC1(x) | BIT_WLGP_DBC1(v)) + +#define BIT_WLGP_DBC0EN BIT(7) + +#define BIT_SHIFT_WLGP_DBC0 0 +#define BIT_MASK_WLGP_DBC0 0xf +#define BIT_WLGP_DBC0(x) (((x) & BIT_MASK_WLGP_DBC0) << BIT_SHIFT_WLGP_DBC0) +#define BITS_WLGP_DBC0 (BIT_MASK_WLGP_DBC0 << BIT_SHIFT_WLGP_DBC0) +#define BIT_CLEAR_WLGP_DBC0(x) ((x) & (~BITS_WLGP_DBC0)) +#define BIT_GET_WLGP_DBC0(x) (((x) >> BIT_SHIFT_WLGP_DBC0) & BIT_MASK_WLGP_DBC0) +#define BIT_SET_WLGP_DBC0(x, v) (BIT_CLEAR_WLGP_DBC0(x) | BIT_WLGP_DBC0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RPWM2 (Offset 0x009C) */ + +#define BIT_SHIFT_RPWM2 16 +#define BIT_MASK_RPWM2 0xffff +#define BIT_RPWM2(x) (((x) & BIT_MASK_RPWM2) << BIT_SHIFT_RPWM2) +#define BITS_RPWM2 (BIT_MASK_RPWM2 << BIT_SHIFT_RPWM2) +#define BIT_CLEAR_RPWM2(x) ((x) & (~BITS_RPWM2)) +#define BIT_GET_RPWM2(x) (((x) >> BIT_SHIFT_RPWM2) & BIT_MASK_RPWM2) +#define BIT_SET_RPWM2(x, v) (BIT_CLEAR_RPWM2(x) | BIT_RPWM2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYSON_FSM_MON (Offset 0x00A0) */ + +#define BIT_SHIFT_FSM_MON_SEL 24 +#define BIT_MASK_FSM_MON_SEL 0x7 +#define BIT_FSM_MON_SEL(x) \ + (((x) & BIT_MASK_FSM_MON_SEL) << BIT_SHIFT_FSM_MON_SEL) +#define BITS_FSM_MON_SEL (BIT_MASK_FSM_MON_SEL << BIT_SHIFT_FSM_MON_SEL) +#define BIT_CLEAR_FSM_MON_SEL(x) ((x) & (~BITS_FSM_MON_SEL)) +#define BIT_GET_FSM_MON_SEL(x) \ + (((x) >> BIT_SHIFT_FSM_MON_SEL) & BIT_MASK_FSM_MON_SEL) +#define BIT_SET_FSM_MON_SEL(x, v) \ + (BIT_CLEAR_FSM_MON_SEL(x) | BIT_FSM_MON_SEL(v)) + +#define BIT_DOP_ELDO BIT(23) +#define BIT_FSM_MON_UPD BIT(15) + +#define BIT_SHIFT_FSM_PAR 0 +#define BIT_MASK_FSM_PAR 0x7fff +#define BIT_FSM_PAR(x) (((x) & BIT_MASK_FSM_PAR) << BIT_SHIFT_FSM_PAR) +#define BITS_FSM_PAR (BIT_MASK_FSM_PAR << BIT_SHIFT_FSM_PAR) +#define BIT_CLEAR_FSM_PAR(x) ((x) & (~BITS_FSM_PAR)) +#define BIT_GET_FSM_PAR(x) (((x) >> BIT_SHIFT_FSM_PAR) & BIT_MASK_FSM_PAR) +#define BIT_SET_FSM_PAR(x, v) (BIT_CLEAR_FSM_PAR(x) | BIT_FSM_PAR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL6 (Offset 0x00A4) */ + +#define BIT_SHIFT_TSFT_SEL_V1 0 +#define BIT_MASK_TSFT_SEL_V1 0x7 +#define BIT_TSFT_SEL_V1(x) \ + (((x) & BIT_MASK_TSFT_SEL_V1) << BIT_SHIFT_TSFT_SEL_V1) +#define BITS_TSFT_SEL_V1 (BIT_MASK_TSFT_SEL_V1 << BIT_SHIFT_TSFT_SEL_V1) +#define BIT_CLEAR_TSFT_SEL_V1(x) ((x) & (~BITS_TSFT_SEL_V1)) +#define BIT_GET_TSFT_SEL_V1(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_V1) & BIT_MASK_TSFT_SEL_V1) +#define BIT_SET_TSFT_SEL_V1(x, v) \ + (BIT_CLEAR_TSFT_SEL_V1(x) | BIT_TSFT_SEL_V1(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL6 (Offset 0x00A4) */ + +#define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1 0 +#define BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1 0x7 +#define BIT_BB_DBG_SEL_AFE_SDM_BIT3_1(x) \ + (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1) \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1) +#define BITS_BB_DBG_SEL_AFE_SDM_BIT3_1 \ + (BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1 \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1) +#define BIT_CLEAR_BB_DBG_SEL_AFE_SDM_BIT3_1(x) \ + ((x) & (~BITS_BB_DBG_SEL_AFE_SDM_BIT3_1)) +#define BIT_GET_BB_DBG_SEL_AFE_SDM_BIT3_1(x) \ + (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1) & \ + BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1) +#define BIT_SET_BB_DBG_SEL_AFE_SDM_BIT3_1(x, v) \ + (BIT_CLEAR_BB_DBG_SEL_AFE_SDM_BIT3_1(x) | \ + BIT_BB_DBG_SEL_AFE_SDM_BIT3_1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL1 (Offset 0x00A8) */ + +#define BIT_BT_INT_EN BIT(31) + +#define BIT_SHIFT_RD_WR_WIFI_BT_INFO 16 +#define BIT_MASK_RD_WR_WIFI_BT_INFO 0x7fff +#define BIT_RD_WR_WIFI_BT_INFO(x) \ + (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO) << BIT_SHIFT_RD_WR_WIFI_BT_INFO) +#define BITS_RD_WR_WIFI_BT_INFO \ + (BIT_MASK_RD_WR_WIFI_BT_INFO << BIT_SHIFT_RD_WR_WIFI_BT_INFO) +#define BIT_CLEAR_RD_WR_WIFI_BT_INFO(x) ((x) & (~BITS_RD_WR_WIFI_BT_INFO)) +#define BIT_GET_RD_WR_WIFI_BT_INFO(x) \ + (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO) & BIT_MASK_RD_WR_WIFI_BT_INFO) +#define BIT_SET_RD_WR_WIFI_BT_INFO(x, v) \ + (BIT_CLEAR_RD_WR_WIFI_BT_INFO(x) | BIT_RD_WR_WIFI_BT_INFO(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL1 (Offset 0x00A8) */ + +#define BIT_PMC_WR_OVF BIT(8) + +#define BIT_SHIFT_WLPMC_ERRINT 0 +#define BIT_MASK_WLPMC_ERRINT 0xff +#define BIT_WLPMC_ERRINT(x) \ + (((x) & BIT_MASK_WLPMC_ERRINT) << BIT_SHIFT_WLPMC_ERRINT) +#define BITS_WLPMC_ERRINT (BIT_MASK_WLPMC_ERRINT << BIT_SHIFT_WLPMC_ERRINT) +#define BIT_CLEAR_WLPMC_ERRINT(x) ((x) & (~BITS_WLPMC_ERRINT)) +#define BIT_GET_WLPMC_ERRINT(x) \ + (((x) >> BIT_SHIFT_WLPMC_ERRINT) & BIT_MASK_WLPMC_ERRINT) +#define BIT_SET_WLPMC_ERRINT(x, v) \ + (BIT_CLEAR_WLPMC_ERRINT(x) | BIT_WLPMC_ERRINT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL7 (Offset 0x00AC) */ + +#define BIT_SHIFT_SEL_V 30 +#define BIT_MASK_SEL_V 0x3 +#define BIT_SEL_V(x) (((x) & BIT_MASK_SEL_V) << BIT_SHIFT_SEL_V) +#define BITS_SEL_V (BIT_MASK_SEL_V << BIT_SHIFT_SEL_V) +#define BIT_CLEAR_SEL_V(x) ((x) & (~BITS_SEL_V)) +#define BIT_GET_SEL_V(x) (((x) >> BIT_SHIFT_SEL_V) & BIT_MASK_SEL_V) +#define BIT_SET_SEL_V(x, v) (BIT_CLEAR_SEL_V(x) | BIT_SEL_V(v)) + +#define BIT_SEL_LDO_PC BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL7 (Offset 0x00AC) */ + +#define BIT_SHIFT_CK_MON_SEL 26 +#define BIT_MASK_CK_MON_SEL 0x7 +#define BIT_CK_MON_SEL(x) (((x) & BIT_MASK_CK_MON_SEL) << BIT_SHIFT_CK_MON_SEL) +#define BITS_CK_MON_SEL (BIT_MASK_CK_MON_SEL << BIT_SHIFT_CK_MON_SEL) +#define BIT_CLEAR_CK_MON_SEL(x) ((x) & (~BITS_CK_MON_SEL)) +#define BIT_GET_CK_MON_SEL(x) \ + (((x) >> BIT_SHIFT_CK_MON_SEL) & BIT_MASK_CK_MON_SEL) +#define BIT_SET_CK_MON_SEL(x, v) (BIT_CLEAR_CK_MON_SEL(x) | BIT_CK_MON_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL7 (Offset 0x00AC) */ + +#define BIT_SHIFT_CK_MON_SEL_V2 26 +#define BIT_MASK_CK_MON_SEL_V2 0x7 +#define BIT_CK_MON_SEL_V2(x) \ + (((x) & BIT_MASK_CK_MON_SEL_V2) << BIT_SHIFT_CK_MON_SEL_V2) +#define BITS_CK_MON_SEL_V2 (BIT_MASK_CK_MON_SEL_V2 << BIT_SHIFT_CK_MON_SEL_V2) +#define BIT_CLEAR_CK_MON_SEL_V2(x) ((x) & (~BITS_CK_MON_SEL_V2)) +#define BIT_GET_CK_MON_SEL_V2(x) \ + (((x) >> BIT_SHIFT_CK_MON_SEL_V2) & BIT_MASK_CK_MON_SEL_V2) +#define BIT_SET_CK_MON_SEL_V2(x, v) \ + (BIT_CLEAR_CK_MON_SEL_V2(x) | BIT_CK_MON_SEL_V2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL7 (Offset 0x00AC) */ + +#define BIT_CK_MON_EN BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL7 (Offset 0x00AC) */ + +#define BIT_WL_DSS_SPEED_EN BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL7 (Offset 0x00AC) */ + +#define BIT_FREF_EDGE BIT(24) +#define BIT_CK320M_EN BIT(23) +#define BIT_CK_5M_EN BIT(22) +#define BIT_TESTEN BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL7 (Offset 0x00AC) */ + +#define BIT_LD_B12V_EN_V1 BIT(7) + +#define BIT_SHIFT_WL_DSS_COUNT_OUT 0 +#define BIT_MASK_WL_DSS_COUNT_OUT 0xfffff +#define BIT_WL_DSS_COUNT_OUT(x) \ + (((x) & BIT_MASK_WL_DSS_COUNT_OUT) << BIT_SHIFT_WL_DSS_COUNT_OUT) +#define BITS_WL_DSS_COUNT_OUT \ + (BIT_MASK_WL_DSS_COUNT_OUT << BIT_SHIFT_WL_DSS_COUNT_OUT) +#define BIT_CLEAR_WL_DSS_COUNT_OUT(x) ((x) & (~BITS_WL_DSS_COUNT_OUT)) +#define BIT_GET_WL_DSS_COUNT_OUT(x) \ + (((x) >> BIT_SHIFT_WL_DSS_COUNT_OUT) & BIT_MASK_WL_DSS_COUNT_OUT) +#define BIT_SET_WL_DSS_COUNT_OUT(x, v) \ + (BIT_CLEAR_WL_DSS_COUNT_OUT(x) | BIT_WL_DSS_COUNT_OUT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TIMEOUT_INTERRUPT2_MASK BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_PSTIMER_2_MSK BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TIMEOUT_INTERRUTP1_MASK BIT(30) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_PSTIMER_1_MSK BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_PSTIMEOUT_MSK BIT(29) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_PSTIMER_0_MSK BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_GTINT4_MSK BIT(28) +#define BIT_GTINT4 BIT(28) +#define BIT_GTINT3_MSK BIT(27) +#define BIT_GTINT3 BIT(27) +#define BIT_TXBCN0ERR_MSK BIT(26) +#define BIT_TXBCN0ERR BIT(26) +#define BIT_TXBCN0OK_MSK BIT(25) +#define BIT_TXBCN0OK BIT(25) +#define BIT_TSF_BIT32_TOGGLE_MSK BIT(24) +#define BIT_TSF_BIT32_TOGGLE BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TXDMA_START_INT_MSK BIT(23) +#define BIT_TXDMA_STOP_INT_MSK BIT(22) +#define BIT_HISR7_IND_MSK BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_BCNDMAINT0_MSK BIT(20) +#define BIT_BCNDMAINT0 BIT(20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR6_IND_MSK BIT(19) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR5_MSK BIT(18) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR5_IND_MSK BIT(18) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR4_MSK BIT(17) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR4_IND_MSK BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_BCNDERR0_MSK BIT(16) +#define BIT_BCNDERR0 BIT(16) +#define BIT_HSISR_IND_ON_INT_MSK BIT(15) +#define BIT_HSISR_IND_ON_INT BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_BCNDMAINT_E_MSK BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR3_IND_INT_MSK BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR3_IND_MSK BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR2_IND_INT_MSK BIT(13) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR2_IND_MSK BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_CTWEND_MSK BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR1_IND_MSK BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HISR1_IND_INT_MSK BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_C2HCMD_MSK BIT(10) +#define BIT_C2HCMD BIT(10) +#define BIT_CPWM2_MSK BIT(9) +#define BIT_CPWM2 BIT(9) +#define BIT_CPWM_MSK BIT(8) +#define BIT_CPWM BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_HIGHDOK_MSK BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TXDMAOK_CHANNEL15_MSK BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_MGTDOK_MSK BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TXDMAOK_CHANNEL14_MSK BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_BKDOK_MSK BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TXDMAOK_CHANNEL3_MSK BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_BEDOK_MSK BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TXDMAOK_CHANNEL2_MSK BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_VIDOK_MSK BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TXDMAOK_CHANNEL1_MSK BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_VODOK_MSK BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_TXDMAOK_CHANNEL0_MSK BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR0 (Offset 0x00B0) */ + +#define BIT_RDU_MSK BIT(1) +#define BIT_RDU BIT(1) +#define BIT_RXOK_MSK BIT(0) +#define BIT_RXOK BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HISR0 (Offset 0x00B4) */ + +#define BIT_PSTIMEOUT2 BIT(31) +#define BIT_PSTIMEOUT1 BIT(30) +#define BIT_PSTIMEOUT BIT(29) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR0 (Offset 0x00B4) */ + +#define BIT_HISR5_IND_INT BIT(18) +#define BIT_HISR4_IND_INT BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HISR0 (Offset 0x00B4) */ + +#define BIT_BCNDMAINT_E BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_HISR0 (Offset 0x00B4) */ + +#define BIT_HISR3_IND_INT BIT(14) +#define BIT_HISR2_IND_INT BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HISR0 (Offset 0x00B4) */ + +#define BIT_CTWEND BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HISR0 (Offset 0x00B4) */ + +#define BIT_HISR1_IND_INT BIT(11) +#define BIT_HIGHDOK BIT(7) +#define BIT_MGTDOK BIT(6) +#define BIT_BKDOK BIT(5) +#define BIT_BEDOK BIT(4) +#define BIT_VIDOK BIT(3) +#define BIT_VODOK BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_PRETXERR_HANDLE_MSK BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_PRE_TX_ERR_INT_MSK BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BTON_STS_UPDATE_INT BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BTON_STS_UPDATE_MSK BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BTON_STS_UPDATE_MASK BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_MCU_ERR_MASK BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT7 BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT7_MSK BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT7__MSK BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT6 BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT6_MSK BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT6__MSK BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT5 BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT5_MSK BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT5__MSK BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT4 BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT4_MSK BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT4__MSK BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BCNDMAINT3_MSK BIT(23) +#define BIT_BCNDMAINT3 BIT(23) +#define BIT_BCNDMAINT2_MSK BIT(22) +#define BIT_BCNDMAINT2 BIT(22) +#define BIT_BCNDMAINT1_MSK BIT(21) +#define BIT_BCNDMAINT1 BIT(21) +#define BIT_BCNDERR7_MSK BIT(20) +#define BIT_BCNDERR7 BIT(20) +#define BIT_BCNDERR6_MSK BIT(19) +#define BIT_BCNDERR6 BIT(19) +#define BIT_BCNDERR5_MSK BIT(18) +#define BIT_BCNDERR5 BIT(18) +#define BIT_BCNDERR4_MSK BIT(17) +#define BIT_BCNDERR4 BIT(17) +#define BIT_BCNDERR3_MSK BIT(16) +#define BIT_BCNDERR3 BIT(16) +#define BIT_BCNDERR2_MSK BIT(15) +#define BIT_BCNDERR2 BIT(15) +#define BIT_BCNDERR1_MSK BIT(14) +#define BIT_BCNDERR1 BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_ATIMEND_E_MSK BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_ATIMEND_MSK BIT(12) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_ATIMEND__MSK BIT(12) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_ATIMEND_E_V1_MSK BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_TXERR_MSK BIT(11) +#define BIT_TXERR_INT BIT(11) +#define BIT_RXERR_MSK BIT(10) +#define BIT_RXERR_INT BIT(10) +#define BIT_TXFOVW_MSK BIT(9) +#define BIT_TXFOVW BIT(9) +#define BIT_FOVW_MSK BIT(8) +#define BIT_FOVW BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_CPU_MGQ_EARLY_INT_MSK BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_CPU_MGQ_TXDONE_MSK BIT(5) +#define BIT_CPU_MGQ_TXDONE BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_PS_TIMER_C_MSK BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_PSTIMER_5_MSK BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_PS_TIMER_B_MSK BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_PSTIMER_4_MSK BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_PS_TIMER_A_MSK BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_PSTIMER_3_MSK BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_CPUMGQ_TX_TIMER_MSK BIT(1) +#define BIT_CPUMGQ_TX_TIMER BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR1 (Offset 0x00B8) */ + +#define BIT_BB_STOPRX_INT_MSK BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR1 (Offset 0x00BC) */ + +#define BIT_PRETXERR_HANDLE_INT BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HISR1 (Offset 0x00BC) */ + +#define BIT_MCU_ERR BIT(28) +#define BIT_ATIMEND_E BIT(13) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_HISR1 (Offset 0x00BC) */ + +#define BIT_ATIMEND_E_V1_INT BIT(12) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HISR1 (Offset 0x00BC) */ + +#define BIT_PS_TIMER_C BIT(4) +#define BIT_PS_TIMER_B BIT(3) +#define BIT_PS_TIMER_A BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR1 (Offset 0x00BC) */ + +#define BIT_SHIFT_SYS_PINMUX_EN 0 +#define BIT_MASK_SYS_PINMUX_EN 0xfffffff +#define BIT_SYS_PINMUX_EN(x) \ + (((x) & BIT_MASK_SYS_PINMUX_EN) << BIT_SHIFT_SYS_PINMUX_EN) +#define BITS_SYS_PINMUX_EN (BIT_MASK_SYS_PINMUX_EN << BIT_SHIFT_SYS_PINMUX_EN) +#define BIT_CLEAR_SYS_PINMUX_EN(x) ((x) & (~BITS_SYS_PINMUX_EN)) +#define BIT_GET_SYS_PINMUX_EN(x) \ + (((x) >> BIT_SHIFT_SYS_PINMUX_EN) & BIT_MASK_SYS_PINMUX_EN) +#define BIT_SET_SYS_PINMUX_EN(x, v) \ + (BIT_CLEAR_SYS_PINMUX_EN(x) | BIT_SYS_PINMUX_EN(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SDIO_ERR_RPT (Offset 0x102500C0) */ + +#define BIT_HR_FF_OVF BIT(6) +#define BIT_HR_FF_UDN BIT(5) +#define BIT_TXDMA_BUSY_ERR BIT(4) +#define BIT_TXDMA_VLD_ERR BIT(3) +#define BIT_QSEL_UNKNOWN_ERR BIT(2) +#define BIT_QSEL_MIS_ERR BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DBG_PORT_SEL (Offset 0x00C0) */ + +#define BIT_SHIFT_DEBUG_ST 0 +#define BIT_MASK_DEBUG_ST 0xffffffffL +#define BIT_DEBUG_ST(x) (((x) & BIT_MASK_DEBUG_ST) << BIT_SHIFT_DEBUG_ST) +#define BITS_DEBUG_ST (BIT_MASK_DEBUG_ST << BIT_SHIFT_DEBUG_ST) +#define BIT_CLEAR_DEBUG_ST(x) ((x) & (~BITS_DEBUG_ST)) +#define BIT_GET_DEBUG_ST(x) (((x) >> BIT_SHIFT_DEBUG_ST) & BIT_MASK_DEBUG_ST) +#define BIT_SET_DEBUG_ST(x, v) (BIT_CLEAR_DEBUG_ST(x) | BIT_DEBUG_ST(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_DIOERR_RPT (Offset 0x102500C0) */ + +#define BIT_SDIO_PAGE_ERR BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SDIO_ERR_RPT (Offset 0x102500C0) */ + +#define BIT_SDIO_OVERRD_ERR BIT(0) + +#define BIT_SHIFT_SDIO_DATA_REPLY_TIME 0 +#define BIT_MASK_SDIO_DATA_REPLY_TIME 0x7 +#define BIT_SDIO_DATA_REPLY_TIME(x) \ + (((x) & BIT_MASK_SDIO_DATA_REPLY_TIME) \ + << BIT_SHIFT_SDIO_DATA_REPLY_TIME) +#define BITS_SDIO_DATA_REPLY_TIME \ + (BIT_MASK_SDIO_DATA_REPLY_TIME << BIT_SHIFT_SDIO_DATA_REPLY_TIME) +#define BIT_CLEAR_SDIO_DATA_REPLY_TIME(x) ((x) & (~BITS_SDIO_DATA_REPLY_TIME)) +#define BIT_GET_SDIO_DATA_REPLY_TIME(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_REPLY_TIME) & \ + BIT_MASK_SDIO_DATA_REPLY_TIME) +#define BIT_SET_SDIO_DATA_REPLY_TIME(x, v) \ + (BIT_CLEAR_SDIO_DATA_REPLY_TIME(x) | BIT_SDIO_DATA_REPLY_TIME(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_CMD_ERRCNT (Offset 0x102500C2) */ + +#define BIT_SHIFT_CMD_CRC_ERR_CNT 0 +#define BIT_MASK_CMD_CRC_ERR_CNT 0xff +#define BIT_CMD_CRC_ERR_CNT(x) \ + (((x) & BIT_MASK_CMD_CRC_ERR_CNT) << BIT_SHIFT_CMD_CRC_ERR_CNT) +#define BITS_CMD_CRC_ERR_CNT \ + (BIT_MASK_CMD_CRC_ERR_CNT << BIT_SHIFT_CMD_CRC_ERR_CNT) +#define BIT_CLEAR_CMD_CRC_ERR_CNT(x) ((x) & (~BITS_CMD_CRC_ERR_CNT)) +#define BIT_GET_CMD_CRC_ERR_CNT(x) \ + (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT) & BIT_MASK_CMD_CRC_ERR_CNT) +#define BIT_SET_CMD_CRC_ERR_CNT(x, v) \ + (BIT_CLEAR_CMD_CRC_ERR_CNT(x) | BIT_CMD_CRC_ERR_CNT(v)) + +/* 2 REG_SDIO_DATA_ERRCNT (Offset 0x102500C3) */ + +#define BIT_SHIFT_DATA_CRC_ERR_CNT 0 +#define BIT_MASK_DATA_CRC_ERR_CNT 0xff +#define BIT_DATA_CRC_ERR_CNT(x) \ + (((x) & BIT_MASK_DATA_CRC_ERR_CNT) << BIT_SHIFT_DATA_CRC_ERR_CNT) +#define BITS_DATA_CRC_ERR_CNT \ + (BIT_MASK_DATA_CRC_ERR_CNT << BIT_SHIFT_DATA_CRC_ERR_CNT) +#define BIT_CLEAR_DATA_CRC_ERR_CNT(x) ((x) & (~BITS_DATA_CRC_ERR_CNT)) +#define BIT_GET_DATA_CRC_ERR_CNT(x) \ + (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT) & BIT_MASK_DATA_CRC_ERR_CNT) +#define BIT_SET_DATA_CRC_ERR_CNT(x, v) \ + (BIT_CLEAR_DATA_CRC_ERR_CNT(x) | BIT_DATA_CRC_ERR_CNT(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_MAC_SOP BIT(25) +#define BIT_LDO11_ST_EXT BIT(24) +#define BIT_ANTSELB_S2 BIT(23) +#define BIT_ANTSELB_S1 BIT(22) +#define BIT_ANTSEL_S3 BIT(21) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_USB3_USB2_TRANSITION BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_ANTSEL_S2 BIT(20) +#define BIT_ANTSEL_S1 BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_SHIFT_USB23_SW_MODE_V1 18 +#define BIT_MASK_USB23_SW_MODE_V1 0x3 +#define BIT_USB23_SW_MODE_V1(x) \ + (((x) & BIT_MASK_USB23_SW_MODE_V1) << BIT_SHIFT_USB23_SW_MODE_V1) +#define BITS_USB23_SW_MODE_V1 \ + (BIT_MASK_USB23_SW_MODE_V1 << BIT_SHIFT_USB23_SW_MODE_V1) +#define BIT_CLEAR_USB23_SW_MODE_V1(x) ((x) & (~BITS_USB23_SW_MODE_V1)) +#define BIT_GET_USB23_SW_MODE_V1(x) \ + (((x) >> BIT_SHIFT_USB23_SW_MODE_V1) & BIT_MASK_USB23_SW_MODE_V1) +#define BIT_SET_USB23_SW_MODE_V1(x, v) \ + (BIT_CLEAR_USB23_SW_MODE_V1(x) | BIT_USB23_SW_MODE_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_FCSN_PU BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_NO_PDN_CHIPOFF_V1 BIT(17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_KEEP_PAD BIT(17) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_RSM_EN_V1 BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_PAD_ALD_SKP BIT(16) +#define BIT_PAD_A_ANTSEL_E BIT(11) +#define BIT_PAD_A_ANTSELB_E BIT(10) +#define BIT_PAD_A_ANTSEL_O BIT(9) +#define BIT_PAD_A_ANTSELB_O BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_LD_B12V_EN BIT(7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_B15V_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EESK_IOSEL BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EECS_IOSEL_V1 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EESK_DATA_O BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EECS_DATA_O_V1 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EESK_DATA_I BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EECS_DATA_I_V1 BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EECS_IOSEL BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EESK_IOSEL_V1 BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EECS_DATA_O BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EESK_DATA_O_V1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EECS_DATA_I BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PAD_CTRL2 (Offset 0x00C4) */ + +#define BIT_EESK_DATA_I_V1 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_CMD_ERR_CONTENT (Offset 0x102500C4) */ + +#define BIT_SHIFT_SDIO_CMD_ERR_CONTENT 0 +#define BIT_MASK_SDIO_CMD_ERR_CONTENT 0xffffffffffL +#define BIT_SDIO_CMD_ERR_CONTENT(x) \ + (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT) \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT) +#define BITS_SDIO_CMD_ERR_CONTENT \ + (BIT_MASK_SDIO_CMD_ERR_CONTENT << BIT_SHIFT_SDIO_CMD_ERR_CONTENT) +#define BIT_CLEAR_SDIO_CMD_ERR_CONTENT(x) ((x) & (~BITS_SDIO_CMD_ERR_CONTENT)) +#define BIT_GET_SDIO_CMD_ERR_CONTENT(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT) & \ + BIT_MASK_SDIO_CMD_ERR_CONTENT) +#define BIT_SET_SDIO_CMD_ERR_CONTENT(x, v) \ + (BIT_CLEAR_SDIO_CMD_ERR_CONTENT(x) | BIT_SDIO_CMD_ERR_CONTENT(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_MEM_RMC (Offset 0x00C8) */ + +#define BIT_SHIFT_MEM_RME_WL_V2 4 +#define BIT_MASK_MEM_RME_WL_V2 0x3f +#define BIT_MEM_RME_WL_V2(x) \ + (((x) & BIT_MASK_MEM_RME_WL_V2) << BIT_SHIFT_MEM_RME_WL_V2) +#define BITS_MEM_RME_WL_V2 (BIT_MASK_MEM_RME_WL_V2 << BIT_SHIFT_MEM_RME_WL_V2) +#define BIT_CLEAR_MEM_RME_WL_V2(x) ((x) & (~BITS_MEM_RME_WL_V2)) +#define BIT_GET_MEM_RME_WL_V2(x) \ + (((x) >> BIT_SHIFT_MEM_RME_WL_V2) & BIT_MASK_MEM_RME_WL_V2) +#define BIT_SET_MEM_RME_WL_V2(x, v) \ + (BIT_CLEAR_MEM_RME_WL_V2(x) | BIT_MEM_RME_WL_V2(v)) + +#define BIT_SHIFT_MEM_RME_HCI_V2 0 +#define BIT_MASK_MEM_RME_HCI_V2 0x1f +#define BIT_MEM_RME_HCI_V2(x) \ + (((x) & BIT_MASK_MEM_RME_HCI_V2) << BIT_SHIFT_MEM_RME_HCI_V2) +#define BITS_MEM_RME_HCI_V2 \ + (BIT_MASK_MEM_RME_HCI_V2 << BIT_SHIFT_MEM_RME_HCI_V2) +#define BIT_CLEAR_MEM_RME_HCI_V2(x) ((x) & (~BITS_MEM_RME_HCI_V2)) +#define BIT_GET_MEM_RME_HCI_V2(x) \ + (((x) >> BIT_SHIFT_MEM_RME_HCI_V2) & BIT_MASK_MEM_RME_HCI_V2) +#define BIT_SET_MEM_RME_HCI_V2(x, v) \ + (BIT_CLEAR_MEM_RME_HCI_V2(x) | BIT_MEM_RME_HCI_V2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_CRC_ERR_IDX (Offset 0x102500C9) */ + +#define BIT_D3_CRC_ERR BIT(4) +#define BIT_D2_CRC_ERR BIT(3) +#define BIT_D1_CRC_ERR BIT(2) +#define BIT_D0_CRC_ERR BIT(1) +#define BIT_CMD_CRC_ERR BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_DATA_CRC (Offset 0x102500CA) */ + +#define BIT_SHIFT_SDIO_DATA_CRC 0 +#define BIT_MASK_SDIO_DATA_CRC 0xffff +#define BIT_SDIO_DATA_CRC(x) \ + (((x) & BIT_MASK_SDIO_DATA_CRC) << BIT_SHIFT_SDIO_DATA_CRC) +#define BITS_SDIO_DATA_CRC (BIT_MASK_SDIO_DATA_CRC << BIT_SHIFT_SDIO_DATA_CRC) +#define BIT_CLEAR_SDIO_DATA_CRC(x) ((x) & (~BITS_SDIO_DATA_CRC)) +#define BIT_GET_SDIO_DATA_CRC(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_CRC) & BIT_MASK_SDIO_DATA_CRC) +#define BIT_SET_SDIO_DATA_CRC(x, v) \ + (BIT_CLEAR_SDIO_DATA_CRC(x) | BIT_SDIO_DATA_CRC(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_SHIFT_EFUSE_BURN_GNT 24 +#define BIT_MASK_EFUSE_BURN_GNT 0xff +#define BIT_EFUSE_BURN_GNT(x) \ + (((x) & BIT_MASK_EFUSE_BURN_GNT) << BIT_SHIFT_EFUSE_BURN_GNT) +#define BITS_EFUSE_BURN_GNT \ + (BIT_MASK_EFUSE_BURN_GNT << BIT_SHIFT_EFUSE_BURN_GNT) +#define BIT_CLEAR_EFUSE_BURN_GNT(x) ((x) & (~BITS_EFUSE_BURN_GNT)) +#define BIT_GET_EFUSE_BURN_GNT(x) \ + (((x) >> BIT_SHIFT_EFUSE_BURN_GNT) & BIT_MASK_EFUSE_BURN_GNT) +#define BIT_SET_EFUSE_BURN_GNT(x, v) \ + (BIT_CLEAR_EFUSE_BURN_GNT(x) | BIT_EFUSE_BURN_GNT(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_SHIFT_EFUSE_PG_PWD 24 +#define BIT_MASK_EFUSE_PG_PWD 0xff +#define BIT_EFUSE_PG_PWD(x) \ + (((x) & BIT_MASK_EFUSE_PG_PWD) << BIT_SHIFT_EFUSE_PG_PWD) +#define BITS_EFUSE_PG_PWD (BIT_MASK_EFUSE_PG_PWD << BIT_SHIFT_EFUSE_PG_PWD) +#define BIT_CLEAR_EFUSE_PG_PWD(x) ((x) & (~BITS_EFUSE_PG_PWD)) +#define BIT_GET_EFUSE_PG_PWD(x) \ + (((x) >> BIT_SHIFT_EFUSE_PG_PWD) & BIT_MASK_EFUSE_PG_PWD) +#define BIT_SET_EFUSE_PG_PWD(x, v) \ + (BIT_CLEAR_EFUSE_PG_PWD(x) | BIT_EFUSE_PG_PWD(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_MEM_TEST1 BIT(17) +#define BIT_MEM_LS BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_DBG_READ_EN BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_STOP_WL_PMC BIT(9) +#define BIT_STOP_SYM_PMC BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_SHIFT_EDATA1_V1 8 +#define BIT_MASK_EDATA1_V1 0xff +#define BIT_EDATA1_V1(x) (((x) & BIT_MASK_EDATA1_V1) << BIT_SHIFT_EDATA1_V1) +#define BITS_EDATA1_V1 (BIT_MASK_EDATA1_V1 << BIT_SHIFT_EDATA1_V1) +#define BIT_CLEAR_EDATA1_V1(x) ((x) & (~BITS_EDATA1_V1)) +#define BIT_GET_EDATA1_V1(x) (((x) >> BIT_SHIFT_EDATA1_V1) & BIT_MASK_EDATA1_V1) +#define BIT_SET_EDATA1_V1(x, v) (BIT_CLEAR_EDATA1_V1(x) | BIT_EDATA1_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_BT_ACCESS_WL_PAGE0 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_REG_RST_WLPMC BIT(5) +#define BIT_REG_RST_PD12N BIT(4) +#define BIT_SYSON_DIS_WLREG_WRMSK BIT(3) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_SYM_LPS_STATUS BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_SYSON_DIS_PMCREG_WRMSK BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_SYM_HCI_TXDMA_BUSY BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TRANS_FIFO_STATUS (Offset 0x102500CC) */ + +#define BIT_TRANS_FIFO_UNDERFLOW BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_SHIFT_SYSON_REG_ARB 0 +#define BIT_MASK_SYSON_REG_ARB 0x3 +#define BIT_SYSON_REG_ARB(x) \ + (((x) & BIT_MASK_SYSON_REG_ARB) << BIT_SHIFT_SYSON_REG_ARB) +#define BITS_SYSON_REG_ARB (BIT_MASK_SYSON_REG_ARB << BIT_SHIFT_SYSON_REG_ARB) +#define BIT_CLEAR_SYSON_REG_ARB(x) ((x) & (~BITS_SYSON_REG_ARB)) +#define BIT_GET_SYSON_REG_ARB(x) \ + (((x) >> BIT_SHIFT_SYSON_REG_ARB) & BIT_MASK_SYSON_REG_ARB) +#define BIT_SET_SYSON_REG_ARB(x, v) \ + (BIT_CLEAR_SYSON_REG_ARB(x) | BIT_SYSON_REG_ARB(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SDIO_TRANS_FIFO_STATUS (Offset 0x102500CC) */ + +#define BIT_TRANS_FIFO_OVERFLOW BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */ + +#define BIT_SHIFT_EDATA0_V1 0 +#define BIT_MASK_EDATA0_V1 0xff +#define BIT_EDATA0_V1(x) (((x) & BIT_MASK_EDATA0_V1) << BIT_SHIFT_EDATA0_V1) +#define BITS_EDATA0_V1 (BIT_MASK_EDATA0_V1 << BIT_SHIFT_EDATA0_V1) +#define BIT_CLEAR_EDATA0_V1(x) ((x) & (~BITS_EDATA0_V1)) +#define BIT_GET_EDATA0_V1(x) (((x) >> BIT_SHIFT_EDATA0_V1) & BIT_MASK_EDATA0_V1) +#define BIT_SET_EDATA0_V1(x, v) (BIT_CLEAR_EDATA0_V1(x) | BIT_EDATA0_V1(v)) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_SCAN_PLL_BYPASS BIT(30) +#define BIT_DRF_BIST_FAIL_V1 BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_USB_DIS BIT(27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_DRF_BIST_READY_V1 BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_PCI_DIS BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_FAIL_V1 BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_BT_DIS BIT(25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_READY_V1 BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_WL_DIS BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_START_PAUSE_V1 BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_SHIFT_BIST_RPT_SEL_V1 20 +#define BIT_MASK_BIST_RPT_SEL_V1 0xf +#define BIT_BIST_RPT_SEL_V1(x) \ + (((x) & BIT_MASK_BIST_RPT_SEL_V1) << BIT_SHIFT_BIST_RPT_SEL_V1) +#define BITS_BIST_RPT_SEL_V1 \ + (BIT_MASK_BIST_RPT_SEL_V1 << BIT_SHIFT_BIST_RPT_SEL_V1) +#define BIT_CLEAR_BIST_RPT_SEL_V1(x) ((x) & (~BITS_BIST_RPT_SEL_V1)) +#define BIT_GET_BIST_RPT_SEL_V1(x) \ + (((x) >> BIT_SHIFT_BIST_RPT_SEL_V1) & BIT_MASK_BIST_RPT_SEL_V1) +#define BIT_SET_BIST_RPT_SEL_V1(x, v) \ + (BIT_CLEAR_BIST_RPT_SEL_V1(x) | BIT_BIST_RPT_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_SHIFT_BIST_RPT_SEL 16 +#define BIT_MASK_BIST_RPT_SEL 0xf +#define BIT_BIST_RPT_SEL(x) \ + (((x) & BIT_MASK_BIST_RPT_SEL) << BIT_SHIFT_BIST_RPT_SEL) +#define BITS_BIST_RPT_SEL (BIT_MASK_BIST_RPT_SEL << BIT_SHIFT_BIST_RPT_SEL) +#define BIT_CLEAR_BIST_RPT_SEL(x) ((x) & (~BITS_BIST_RPT_SEL)) +#define BIT_GET_BIST_RPT_SEL(x) \ + (((x) >> BIT_SHIFT_BIST_RPT_SEL) & BIT_MASK_BIST_RPT_SEL) +#define BIT_SET_BIST_RPT_SEL(x, v) \ + (BIT_CLEAR_BIST_RPT_SEL(x) | BIT_BIST_RPT_SEL(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_SHIFT_MBIST_RSTNI 8 +#define BIT_MASK_MBIST_RSTNI 0x3ff +#define BIT_MBIST_RSTNI(x) \ + (((x) & BIT_MASK_MBIST_RSTNI) << BIT_SHIFT_MBIST_RSTNI) +#define BITS_MBIST_RSTNI (BIT_MASK_MBIST_RSTNI << BIT_SHIFT_MBIST_RSTNI) +#define BIT_CLEAR_MBIST_RSTNI(x) ((x) & (~BITS_MBIST_RSTNI)) +#define BIT_GET_MBIST_RSTNI(x) \ + (((x) >> BIT_SHIFT_MBIST_RSTNI) & BIT_MASK_MBIST_RSTNI) +#define BIT_SET_MBIST_RSTNI(x, v) \ + (BIT_CLEAR_MBIST_RSTNI(x) | BIT_MBIST_RSTNI(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BISD_MODE BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_RESUME_PS_V1 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_RESUME_PS BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_RESUME_V1 BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_RESUME BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_DRF BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_NORMAL BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_SHIFT_BIST_MODE 2 +#define BIT_MASK_BIST_MODE 0x3 +#define BIT_BIST_MODE(x) (((x) & BIT_MASK_BIST_MODE) << BIT_SHIFT_BIST_MODE) +#define BITS_BIST_MODE (BIT_MASK_BIST_MODE << BIT_SHIFT_BIST_MODE) +#define BIT_CLEAR_BIST_MODE(x) ((x) & (~BITS_BIST_MODE)) +#define BIT_GET_BIST_MODE(x) (((x) >> BIT_SHIFT_BIST_MODE) & BIT_MASK_BIST_MODE) +#define BIT_SET_BIST_MODE(x, v) (BIT_CLEAR_BIST_MODE(x) | BIT_BIST_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_RSTN BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_SYM_HCI_TADMA_ALLOW BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_BIST_CLK_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_BIST_CTRL (Offset 0x00D0) */ + +#define BIT_SYM_FW_CTL_HCI_TXDMA_EN BIT(0) + +#define BIT_SHIFT_TDE_H2C_RD_ADDR 0 +#define BIT_MASK_TDE_H2C_RD_ADDR 0x3ffff +#define BIT_TDE_H2C_RD_ADDR(x) \ + (((x) & BIT_MASK_TDE_H2C_RD_ADDR) << BIT_SHIFT_TDE_H2C_RD_ADDR) +#define BITS_TDE_H2C_RD_ADDR \ + (BIT_MASK_TDE_H2C_RD_ADDR << BIT_SHIFT_TDE_H2C_RD_ADDR) +#define BIT_CLEAR_TDE_H2C_RD_ADDR(x) ((x) & (~BITS_TDE_H2C_RD_ADDR)) +#define BIT_GET_TDE_H2C_RD_ADDR(x) \ + (((x) >> BIT_SHIFT_TDE_H2C_RD_ADDR) & BIT_MASK_TDE_H2C_RD_ADDR) +#define BIT_SET_TDE_H2C_RD_ADDR(x, v) \ + (BIT_CLEAR_TDE_H2C_RD_ADDR(x) | BIT_TDE_H2C_RD_ADDR(v)) + +#define BIT_SHIFT_TDE_H2C_WR_ADDR 0 +#define BIT_MASK_TDE_H2C_WR_ADDR 0x3ffff +#define BIT_TDE_H2C_WR_ADDR(x) \ + (((x) & BIT_MASK_TDE_H2C_WR_ADDR) << BIT_SHIFT_TDE_H2C_WR_ADDR) +#define BITS_TDE_H2C_WR_ADDR \ + (BIT_MASK_TDE_H2C_WR_ADDR << BIT_SHIFT_TDE_H2C_WR_ADDR) +#define BIT_CLEAR_TDE_H2C_WR_ADDR(x) ((x) & (~BITS_TDE_H2C_WR_ADDR)) +#define BIT_GET_TDE_H2C_WR_ADDR(x) \ + (((x) >> BIT_SHIFT_TDE_H2C_WR_ADDR) & BIT_MASK_TDE_H2C_WR_ADDR) +#define BIT_SET_TDE_H2C_WR_ADDR(x, v) \ + (BIT_CLEAR_TDE_H2C_WR_ADDR(x) | BIT_TDE_H2C_WR_ADDR(v)) + +#define BIT_SHIFT_BCAM_CTRL 0 +#define BIT_MASK_BCAM_CTRL 0xffffffffL +#define BIT_BCAM_CTRL(x) (((x) & BIT_MASK_BCAM_CTRL) << BIT_SHIFT_BCAM_CTRL) +#define BITS_BCAM_CTRL (BIT_MASK_BCAM_CTRL << BIT_SHIFT_BCAM_CTRL) +#define BIT_CLEAR_BCAM_CTRL(x) ((x) & (~BITS_BCAM_CTRL)) +#define BIT_GET_BCAM_CTRL(x) (((x) >> BIT_SHIFT_BCAM_CTRL) & BIT_MASK_BCAM_CTRL) +#define BIT_SET_BCAM_CTRL(x, v) (BIT_CLEAR_BCAM_CTRL(x) | BIT_BCAM_CTRL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BIST_RPT (Offset 0x00D4) */ + +#define BIT_SHIFT_MBIST_REPORT 0 +#define BIT_MASK_MBIST_REPORT 0xffffffffL +#define BIT_MBIST_REPORT(x) \ + (((x) & BIT_MASK_MBIST_REPORT) << BIT_SHIFT_MBIST_REPORT) +#define BITS_MBIST_REPORT (BIT_MASK_MBIST_REPORT << BIT_SHIFT_MBIST_REPORT) +#define BIT_CLEAR_MBIST_REPORT(x) ((x) & (~BITS_MBIST_REPORT)) +#define BIT_GET_MBIST_REPORT(x) \ + (((x) >> BIT_SHIFT_MBIST_REPORT) & BIT_MASK_MBIST_REPORT) +#define BIT_SET_MBIST_REPORT(x, v) \ + (BIT_CLEAR_MBIST_REPORT(x) | BIT_MBIST_REPORT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_RMV_SIGN BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_UMEM_RME BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_RMV_2PRF1 BIT(29) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_2PRF1_RMV BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_RMV_2PRF0 BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_BT_SPRAM 28 +#define BIT_MASK_BT_SPRAM 0x3 +#define BIT_BT_SPRAM(x) (((x) & BIT_MASK_BT_SPRAM) << BIT_SHIFT_BT_SPRAM) +#define BITS_BT_SPRAM (BIT_MASK_BT_SPRAM << BIT_SHIFT_BT_SPRAM) +#define BIT_CLEAR_BT_SPRAM(x) ((x) & (~BITS_BT_SPRAM)) +#define BIT_GET_BT_SPRAM(x) (((x) >> BIT_SHIFT_BT_SPRAM) & BIT_MASK_BT_SPRAM) +#define BIT_SET_BT_SPRAM(x, v) (BIT_CLEAR_BT_SPRAM(x) | BIT_BT_SPRAM(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_2PRF0_RMV BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_RMV_1PRF1 BIT(27) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_1PRF1_RMV BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_RMV_1PRF0 BIT(26) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_1PRF0_RMV BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_RMV_1PSR BIT(25) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_1PSR_RMV BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_RMV_ROM BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_BT_ROM 24 +#define BIT_MASK_BT_ROM 0xf +#define BIT_BT_ROM(x) (((x) & BIT_MASK_BT_ROM) << BIT_SHIFT_BT_ROM) +#define BITS_BT_ROM (BIT_MASK_BT_ROM << BIT_SHIFT_BT_ROM) +#define BIT_CLEAR_BT_ROM(x) ((x) & (~BITS_BT_ROM)) +#define BIT_GET_BT_ROM(x) (((x) >> BIT_SHIFT_BT_ROM) & BIT_MASK_BT_ROM) +#define BIT_SET_BT_ROM(x, v) (BIT_CLEAR_BT_ROM(x) | BIT_BT_ROM(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_ROM_RMV BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_MEM_RMV1_2PRF1 BIT(19) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_2PRF1_RMV1 BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_MEM_RMV1_2PRF0 BIT(18) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_2PRF0_RMV1 BIT(18) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_MEM_RMV1_1PRF1 BIT(17) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_1PRF1_RMV1 BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_MEM_RMV1_1PRF0 BIT(16) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_1PRF0_RMV1 BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_MEM_RMV1_1PSR BIT(15) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_1PSR_RMV1 BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_MEM_RMV1_ROM BIT(14) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_ROM_RMV1 BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_PCI_DPRAM 10 +#define BIT_MASK_PCI_DPRAM 0x3 +#define BIT_PCI_DPRAM(x) (((x) & BIT_MASK_PCI_DPRAM) << BIT_SHIFT_PCI_DPRAM) +#define BITS_PCI_DPRAM (BIT_MASK_PCI_DPRAM << BIT_SHIFT_PCI_DPRAM) +#define BIT_CLEAR_PCI_DPRAM(x) ((x) & (~BITS_PCI_DPRAM)) +#define BIT_GET_PCI_DPRAM(x) (((x) >> BIT_SHIFT_PCI_DPRAM) & BIT_MASK_PCI_DPRAM) +#define BIT_SET_PCI_DPRAM(x, v) (BIT_CLEAR_PCI_DPRAM(x) | BIT_PCI_DPRAM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_MEM_RME_BT 8 +#define BIT_MASK_MEM_RME_BT 0xf +#define BIT_MEM_RME_BT(x) (((x) & BIT_MASK_MEM_RME_BT) << BIT_SHIFT_MEM_RME_BT) +#define BITS_MEM_RME_BT (BIT_MASK_MEM_RME_BT << BIT_SHIFT_MEM_RME_BT) +#define BIT_CLEAR_MEM_RME_BT(x) ((x) & (~BITS_MEM_RME_BT)) +#define BIT_GET_MEM_RME_BT(x) \ + (((x) >> BIT_SHIFT_MEM_RME_BT) & BIT_MASK_MEM_RME_BT) +#define BIT_SET_MEM_RME_BT(x, v) (BIT_CLEAR_MEM_RME_BT(x) | BIT_MEM_RME_BT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_PCI_SPRAM 8 +#define BIT_MASK_PCI_SPRAM 0x3 +#define BIT_PCI_SPRAM(x) (((x) & BIT_MASK_PCI_SPRAM) << BIT_SHIFT_PCI_SPRAM) +#define BITS_PCI_SPRAM (BIT_MASK_PCI_SPRAM << BIT_SHIFT_PCI_SPRAM) +#define BIT_CLEAR_PCI_SPRAM(x) ((x) & (~BITS_PCI_SPRAM)) +#define BIT_GET_PCI_SPRAM(x) (((x) >> BIT_SHIFT_PCI_SPRAM) & BIT_MASK_PCI_SPRAM) +#define BIT_SET_PCI_SPRAM(x, v) (BIT_CLEAR_PCI_SPRAM(x) | BIT_PCI_SPRAM(v)) + +#define BIT_SHIFT_USB_SPRAM 6 +#define BIT_MASK_USB_SPRAM 0x3 +#define BIT_USB_SPRAM(x) (((x) & BIT_MASK_USB_SPRAM) << BIT_SHIFT_USB_SPRAM) +#define BITS_USB_SPRAM (BIT_MASK_USB_SPRAM << BIT_SHIFT_USB_SPRAM) +#define BIT_CLEAR_USB_SPRAM(x) ((x) & (~BITS_USB_SPRAM)) +#define BIT_GET_USB_SPRAM(x) (((x) >> BIT_SHIFT_USB_SPRAM) & BIT_MASK_USB_SPRAM) +#define BIT_SET_USB_SPRAM(x, v) (BIT_CLEAR_USB_SPRAM(x) | BIT_USB_SPRAM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_MEM_RME_WL 4 +#define BIT_MASK_MEM_RME_WL 0xf +#define BIT_MEM_RME_WL(x) (((x) & BIT_MASK_MEM_RME_WL) << BIT_SHIFT_MEM_RME_WL) +#define BITS_MEM_RME_WL (BIT_MASK_MEM_RME_WL << BIT_SHIFT_MEM_RME_WL) +#define BIT_CLEAR_MEM_RME_WL(x) ((x) & (~BITS_MEM_RME_WL)) +#define BIT_GET_MEM_RME_WL(x) \ + (((x) >> BIT_SHIFT_MEM_RME_WL) & BIT_MASK_MEM_RME_WL) +#define BIT_SET_MEM_RME_WL(x, v) (BIT_CLEAR_MEM_RME_WL(x) | BIT_MEM_RME_WL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_USB_SPRF 4 +#define BIT_MASK_USB_SPRF 0x3 +#define BIT_USB_SPRF(x) (((x) & BIT_MASK_USB_SPRF) << BIT_SHIFT_USB_SPRF) +#define BITS_USB_SPRF (BIT_MASK_USB_SPRF << BIT_SHIFT_USB_SPRF) +#define BIT_CLEAR_USB_SPRF(x) ((x) & (~BITS_USB_SPRF)) +#define BIT_GET_USB_SPRF(x) (((x) >> BIT_SHIFT_USB_SPRF) & BIT_MASK_USB_SPRF) +#define BIT_SET_USB_SPRF(x, v) (BIT_CLEAR_USB_SPRF(x) | BIT_USB_SPRF(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_WL_RME 4 +#define BIT_MASK_WL_RME 0xf +#define BIT_WL_RME(x) (((x) & BIT_MASK_WL_RME) << BIT_SHIFT_WL_RME) +#define BITS_WL_RME (BIT_MASK_WL_RME << BIT_SHIFT_WL_RME) +#define BIT_CLEAR_WL_RME(x) ((x) & (~BITS_WL_RME)) +#define BIT_GET_WL_RME(x) (((x) >> BIT_SHIFT_WL_RME) & BIT_MASK_WL_RME) +#define BIT_SET_WL_RME(x, v) (BIT_CLEAR_WL_RME(x) | BIT_WL_RME(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_MEM_RME_HCI 0 +#define BIT_MASK_MEM_RME_HCI 0xf +#define BIT_MEM_RME_HCI(x) \ + (((x) & BIT_MASK_MEM_RME_HCI) << BIT_SHIFT_MEM_RME_HCI) +#define BITS_MEM_RME_HCI (BIT_MASK_MEM_RME_HCI << BIT_SHIFT_MEM_RME_HCI) +#define BIT_CLEAR_MEM_RME_HCI(x) ((x) & (~BITS_MEM_RME_HCI)) +#define BIT_GET_MEM_RME_HCI(x) \ + (((x) >> BIT_SHIFT_MEM_RME_HCI) & BIT_MASK_MEM_RME_HCI) +#define BIT_SET_MEM_RME_HCI(x, v) \ + (BIT_CLEAR_MEM_RME_HCI(x) | BIT_MEM_RME_HCI(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_MCU_ROM 0 +#define BIT_MASK_MCU_ROM 0xf +#define BIT_MCU_ROM(x) (((x) & BIT_MASK_MCU_ROM) << BIT_SHIFT_MCU_ROM) +#define BITS_MCU_ROM (BIT_MASK_MCU_ROM << BIT_SHIFT_MCU_ROM) +#define BIT_CLEAR_MCU_ROM(x) ((x) & (~BITS_MCU_ROM)) +#define BIT_GET_MCU_ROM(x) (((x) >> BIT_SHIFT_MCU_ROM) & BIT_MASK_MCU_ROM) +#define BIT_SET_MCU_ROM(x, v) (BIT_CLEAR_MCU_ROM(x) | BIT_MCU_ROM(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_HCI_RME 0 +#define BIT_MASK_HCI_RME 0xf +#define BIT_HCI_RME(x) (((x) & BIT_MASK_HCI_RME) << BIT_SHIFT_HCI_RME) +#define BITS_HCI_RME (BIT_MASK_HCI_RME << BIT_SHIFT_HCI_RME) +#define BIT_CLEAR_HCI_RME(x) ((x) & (~BITS_HCI_RME)) +#define BIT_GET_HCI_RME(x) (((x) >> BIT_SHIFT_HCI_RME) & BIT_MASK_HCI_RME) +#define BIT_SET_HCI_RME(x, v) (BIT_CLEAR_HCI_RME(x) | BIT_HCI_RME(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_MEM_CTRL (Offset 0x00D8) */ + +#define BIT_SHIFT_BIST_ROM 0 +#define BIT_MASK_BIST_ROM 0xffffffffL +#define BIT_BIST_ROM(x) (((x) & BIT_MASK_BIST_ROM) << BIT_SHIFT_BIST_ROM) +#define BITS_BIST_ROM (BIT_MASK_BIST_ROM << BIT_SHIFT_BIST_ROM) +#define BIT_CLEAR_BIST_ROM(x) ((x) & (~BITS_BIST_ROM)) +#define BIT_GET_BIST_ROM(x) (((x) >> BIT_SHIFT_BIST_ROM) & BIT_MASK_BIST_ROM) +#define BIT_SET_BIST_ROM(x, v) (BIT_CLEAR_BIST_ROM(x) | BIT_BIST_ROM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL8 (Offset 0x00DC) */ + +#define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4 26 +#define BIT_MASK_BB_DBG_SEL_AFE_SDM_V4 0x7 +#define BIT_BB_DBG_SEL_AFE_SDM_V4(x) \ + (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_V4) \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4) +#define BITS_BB_DBG_SEL_AFE_SDM_V4 \ + (BIT_MASK_BB_DBG_SEL_AFE_SDM_V4 << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4) +#define BIT_CLEAR_BB_DBG_SEL_AFE_SDM_V4(x) ((x) & (~BITS_BB_DBG_SEL_AFE_SDM_V4)) +#define BIT_GET_BB_DBG_SEL_AFE_SDM_V4(x) \ + (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4) & \ + BIT_MASK_BB_DBG_SEL_AFE_SDM_V4) +#define BIT_SET_BB_DBG_SEL_AFE_SDM_V4(x, v) \ + (BIT_CLEAR_BB_DBG_SEL_AFE_SDM_V4(x) | BIT_BB_DBG_SEL_AFE_SDM_V4(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL8 (Offset 0x00DC) */ + +#define BIT_SYN_AGPIO BIT(20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYN_RFC_CTRL (Offset 0x00DC) */ + +#define BIT_SHIFT_SYN_RF1_CTRL 8 +#define BIT_MASK_SYN_RF1_CTRL 0xff +#define BIT_SYN_RF1_CTRL(x) \ + (((x) & BIT_MASK_SYN_RF1_CTRL) << BIT_SHIFT_SYN_RF1_CTRL) +#define BITS_SYN_RF1_CTRL (BIT_MASK_SYN_RF1_CTRL << BIT_SHIFT_SYN_RF1_CTRL) +#define BIT_CLEAR_SYN_RF1_CTRL(x) ((x) & (~BITS_SYN_RF1_CTRL)) +#define BIT_GET_SYN_RF1_CTRL(x) \ + (((x) >> BIT_SHIFT_SYN_RF1_CTRL) & BIT_MASK_SYN_RF1_CTRL) +#define BIT_SET_SYN_RF1_CTRL(x, v) \ + (BIT_CLEAR_SYN_RF1_CTRL(x) | BIT_SYN_RF1_CTRL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_AFE_CTRL8 (Offset 0x00DC) */ + +#define BIT_SHIFT_XTAL_GM_REP 6 +#define BIT_MASK_XTAL_GM_REP 0x3 +#define BIT_XTAL_GM_REP(x) \ + (((x) & BIT_MASK_XTAL_GM_REP) << BIT_SHIFT_XTAL_GM_REP) +#define BITS_XTAL_GM_REP (BIT_MASK_XTAL_GM_REP << BIT_SHIFT_XTAL_GM_REP) +#define BIT_CLEAR_XTAL_GM_REP(x) ((x) & (~BITS_XTAL_GM_REP)) +#define BIT_GET_XTAL_GM_REP(x) \ + (((x) >> BIT_SHIFT_XTAL_GM_REP) & BIT_MASK_XTAL_GM_REP) +#define BIT_SET_XTAL_GM_REP(x, v) \ + (BIT_CLEAR_XTAL_GM_REP(x) | BIT_XTAL_GM_REP(v)) + +#define BIT_XTAL_DRV_RF_LATCH_V5 BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL8 (Offset 0x00DC) */ + +#define BIT_XTAL_LP BIT(4) +#define BIT_XTAL_GM_SEP BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_AFE_CTRL8 (Offset 0x00DC) */ + +#define BIT_SHIFT_XTAL_SEL_TOK_V2 0 +#define BIT_MASK_XTAL_SEL_TOK_V2 0x7 +#define BIT_XTAL_SEL_TOK_V2(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_V2) << BIT_SHIFT_XTAL_SEL_TOK_V2) +#define BITS_XTAL_SEL_TOK_V2 \ + (BIT_MASK_XTAL_SEL_TOK_V2 << BIT_SHIFT_XTAL_SEL_TOK_V2) +#define BIT_CLEAR_XTAL_SEL_TOK_V2(x) ((x) & (~BITS_XTAL_SEL_TOK_V2)) +#define BIT_GET_XTAL_SEL_TOK_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_V2) & BIT_MASK_XTAL_SEL_TOK_V2) +#define BIT_SET_XTAL_SEL_TOK_V2(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_V2(x) | BIT_XTAL_SEL_TOK_V2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WLAN_DBG (Offset 0x00DC) */ + +#define BIT_SHIFT_WLAN_DBG 0 +#define BIT_MASK_WLAN_DBG 0xffffffffL +#define BIT_WLAN_DBG(x) (((x) & BIT_MASK_WLAN_DBG) << BIT_SHIFT_WLAN_DBG) +#define BITS_WLAN_DBG (BIT_MASK_WLAN_DBG << BIT_SHIFT_WLAN_DBG) +#define BIT_CLEAR_WLAN_DBG(x) ((x) & (~BITS_WLAN_DBG)) +#define BIT_GET_WLAN_DBG(x) (((x) >> BIT_SHIFT_WLAN_DBG) & BIT_MASK_WLAN_DBG) +#define BIT_SET_WLAN_DBG(x, v) (BIT_CLEAR_WLAN_DBG(x) | BIT_WLAN_DBG(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYN_RFC_CTRL (Offset 0x00DC) */ + +#define BIT_SHIFT_SYN_RF0_CTRL 0 +#define BIT_MASK_SYN_RF0_CTRL 0xff +#define BIT_SYN_RF0_CTRL(x) \ + (((x) & BIT_MASK_SYN_RF0_CTRL) << BIT_SHIFT_SYN_RF0_CTRL) +#define BITS_SYN_RF0_CTRL (BIT_MASK_SYN_RF0_CTRL << BIT_SHIFT_SYN_RF0_CTRL) +#define BIT_CLEAR_SYN_RF0_CTRL(x) ((x) & (~BITS_SYN_RF0_CTRL)) +#define BIT_GET_SYN_RF0_CTRL(x) \ + (((x) >> BIT_SHIFT_SYN_RF0_CTRL) & BIT_MASK_SYN_RF0_CTRL) +#define BIT_SET_SYN_RF0_CTRL(x, v) \ + (BIT_CLEAR_SYN_RF0_CTRL(x) | BIT_SYN_RF0_CTRL(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AFE_CTRL8 (Offset 0x00DC) */ + +#define BIT_SHIFT_XTAL_SEL_TOK 0 +#define BIT_MASK_XTAL_SEL_TOK 0x7 +#define BIT_XTAL_SEL_TOK(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK) << BIT_SHIFT_XTAL_SEL_TOK) +#define BITS_XTAL_SEL_TOK (BIT_MASK_XTAL_SEL_TOK << BIT_SHIFT_XTAL_SEL_TOK) +#define BIT_CLEAR_XTAL_SEL_TOK(x) ((x) & (~BITS_XTAL_SEL_TOK)) +#define BIT_GET_XTAL_SEL_TOK(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK) & BIT_MASK_XTAL_SEL_TOK) +#define BIT_SET_XTAL_SEL_TOK(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK(x) | BIT_XTAL_SEL_TOK(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_RD_SEL BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_CPU_REG_SEL BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_USB_SIE_INTF_WE_V1 BIT(30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_USB3_REG_SEL BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_USB_SIE_INTF_BYIOREG_V1 BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_SHIFT_USB_SIE_EN 28 +#define BIT_MASK_USB_SIE_EN 0x3 +#define BIT_USB_SIE_EN(x) (((x) & BIT_MASK_USB_SIE_EN) << BIT_SHIFT_USB_SIE_EN) +#define BITS_USB_SIE_EN (BIT_MASK_USB_SIE_EN << BIT_SHIFT_USB_SIE_EN) +#define BIT_CLEAR_USB_SIE_EN(x) ((x) & (~BITS_USB_SIE_EN)) +#define BIT_GET_USB_SIE_EN(x) \ + (((x) >> BIT_SHIFT_USB_SIE_EN) & BIT_MASK_USB_SIE_EN) +#define BIT_SET_USB_SIE_EN(x, v) (BIT_CLEAR_USB_SIE_EN(x) | BIT_USB_SIE_EN(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_USB_SIE_SELECT BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_USB_SIE_INTF_WE BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_USB_SIE_INTF_BYIOREG BIT(24) + +#define BIT_SHIFT_USB_SIE_INTF_ADDR 16 +#define BIT_MASK_USB_SIE_INTF_ADDR 0xff +#define BIT_USB_SIE_INTF_ADDR(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_ADDR) << BIT_SHIFT_USB_SIE_INTF_ADDR) +#define BITS_USB_SIE_INTF_ADDR \ + (BIT_MASK_USB_SIE_INTF_ADDR << BIT_SHIFT_USB_SIE_INTF_ADDR) +#define BIT_CLEAR_USB_SIE_INTF_ADDR(x) ((x) & (~BITS_USB_SIE_INTF_ADDR)) +#define BIT_GET_USB_SIE_INTF_ADDR(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR) & BIT_MASK_USB_SIE_INTF_ADDR) +#define BIT_SET_USB_SIE_INTF_ADDR(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_ADDR(x) | BIT_USB_SIE_INTF_ADDR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_SHIFT_USB_SIE_INTF_ADDR_V1 16 +#define BIT_MASK_USB_SIE_INTF_ADDR_V1 0x1ff +#define BIT_USB_SIE_INTF_ADDR_V1(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1) \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1) +#define BITS_USB_SIE_INTF_ADDR_V1 \ + (BIT_MASK_USB_SIE_INTF_ADDR_V1 << BIT_SHIFT_USB_SIE_INTF_ADDR_V1) +#define BIT_CLEAR_USB_SIE_INTF_ADDR_V1(x) ((x) & (~BITS_USB_SIE_INTF_ADDR_V1)) +#define BIT_GET_USB_SIE_INTF_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1) & \ + BIT_MASK_USB_SIE_INTF_ADDR_V1) +#define BIT_SET_USB_SIE_INTF_ADDR_V1(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_ADDR_V1(x) | BIT_USB_SIE_INTF_ADDR_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_SHIFT_USB_SIE_INTF_RD 8 +#define BIT_MASK_USB_SIE_INTF_RD 0xff +#define BIT_USB_SIE_INTF_RD(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_RD) << BIT_SHIFT_USB_SIE_INTF_RD) +#define BITS_USB_SIE_INTF_RD \ + (BIT_MASK_USB_SIE_INTF_RD << BIT_SHIFT_USB_SIE_INTF_RD) +#define BIT_CLEAR_USB_SIE_INTF_RD(x) ((x) & (~BITS_USB_SIE_INTF_RD)) +#define BIT_GET_USB_SIE_INTF_RD(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_RD) & BIT_MASK_USB_SIE_INTF_RD) +#define BIT_SET_USB_SIE_INTF_RD(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_RD(x) | BIT_USB_SIE_INTF_RD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_SHIFT_NPQ_AVAL_PG 8 +#define BIT_MASK_NPQ_AVAL_PG 0xff +#define BIT_NPQ_AVAL_PG(x) \ + (((x) & BIT_MASK_NPQ_AVAL_PG) << BIT_SHIFT_NPQ_AVAL_PG) +#define BITS_NPQ_AVAL_PG (BIT_MASK_NPQ_AVAL_PG << BIT_SHIFT_NPQ_AVAL_PG) +#define BIT_CLEAR_NPQ_AVAL_PG(x) ((x) & (~BITS_NPQ_AVAL_PG)) +#define BIT_GET_NPQ_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_NPQ_AVAL_PG) & BIT_MASK_NPQ_AVAL_PG) +#define BIT_SET_NPQ_AVAL_PG(x, v) \ + (BIT_CLEAR_NPQ_AVAL_PG(x) | BIT_NPQ_AVAL_PG(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_USB_SIE_INTF (Offset 0x00E0) */ + +#define BIT_SHIFT_USB_SIE_INTF_WD 0 +#define BIT_MASK_USB_SIE_INTF_WD 0xff +#define BIT_USB_SIE_INTF_WD(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_WD) << BIT_SHIFT_USB_SIE_INTF_WD) +#define BITS_USB_SIE_INTF_WD \ + (BIT_MASK_USB_SIE_INTF_WD << BIT_SHIFT_USB_SIE_INTF_WD) +#define BIT_CLEAR_USB_SIE_INTF_WD(x) ((x) & (~BITS_USB_SIE_INTF_WD)) +#define BIT_GET_USB_SIE_INTF_WD(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_WD) & BIT_MASK_USB_SIE_INTF_WD) +#define BIT_SET_USB_SIE_INTF_WD(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_WD(x) | BIT_USB_SIE_INTF_WD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PCIE_MIO_INTF (Offset 0x00E4) */ + +#define BIT_PCIE_MIO_EXIT_L1 BIT(19) +#define BIT_PCIE_MIO_EXT BIT(18) +#define BIT_PCIE_MIO_ACK BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PCIE_MIO_INTF (Offset 0x00E4) */ + +#define BIT_PCIE_MIO_RIO BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_MIO_INTF (Offset 0x00E4) */ + +#define BIT_SHIFT_PCIE_MIO_ADDR_PAGE 16 +#define BIT_MASK_PCIE_MIO_ADDR_PAGE 0x3 +#define BIT_PCIE_MIO_ADDR_PAGE(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_PAGE) << BIT_SHIFT_PCIE_MIO_ADDR_PAGE) +#define BITS_PCIE_MIO_ADDR_PAGE \ + (BIT_MASK_PCIE_MIO_ADDR_PAGE << BIT_SHIFT_PCIE_MIO_ADDR_PAGE) +#define BIT_CLEAR_PCIE_MIO_ADDR_PAGE(x) ((x) & (~BITS_PCIE_MIO_ADDR_PAGE)) +#define BIT_GET_PCIE_MIO_ADDR_PAGE(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_PAGE) & BIT_MASK_PCIE_MIO_ADDR_PAGE) +#define BIT_SET_PCIE_MIO_ADDR_PAGE(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_PAGE(x) | BIT_PCIE_MIO_ADDR_PAGE(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PCIE_MIO_INTF (Offset 0x00E4) */ + +#define BIT_PCIE_MIO_IOREG BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PCIE_MIO_INTF (Offset 0x00E4) */ + +#define BIT_PCIE_MIO_BYIOREG BIT(13) +#define BIT_PCIE_MIO_RE BIT(12) + +#define BIT_SHIFT_PCIE_MIO_WE 8 +#define BIT_MASK_PCIE_MIO_WE 0xf +#define BIT_PCIE_MIO_WE(x) \ + (((x) & BIT_MASK_PCIE_MIO_WE) << BIT_SHIFT_PCIE_MIO_WE) +#define BITS_PCIE_MIO_WE (BIT_MASK_PCIE_MIO_WE << BIT_SHIFT_PCIE_MIO_WE) +#define BIT_CLEAR_PCIE_MIO_WE(x) ((x) & (~BITS_PCIE_MIO_WE)) +#define BIT_GET_PCIE_MIO_WE(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_WE) & BIT_MASK_PCIE_MIO_WE) +#define BIT_SET_PCIE_MIO_WE(x, v) \ + (BIT_CLEAR_PCIE_MIO_WE(x) | BIT_PCIE_MIO_WE(v)) + +#define BIT_SHIFT_PCIE_MIO_ADDR 0 +#define BIT_MASK_PCIE_MIO_ADDR 0xff +#define BIT_PCIE_MIO_ADDR(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR) << BIT_SHIFT_PCIE_MIO_ADDR) +#define BITS_PCIE_MIO_ADDR (BIT_MASK_PCIE_MIO_ADDR << BIT_SHIFT_PCIE_MIO_ADDR) +#define BIT_CLEAR_PCIE_MIO_ADDR(x) ((x) & (~BITS_PCIE_MIO_ADDR)) +#define BIT_GET_PCIE_MIO_ADDR(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR) & BIT_MASK_PCIE_MIO_ADDR) +#define BIT_SET_PCIE_MIO_ADDR(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR(x) | BIT_PCIE_MIO_ADDR(v)) + +/* 2 REG_PCIE_MIO_INTD (Offset 0x00E8) */ + +#define BIT_SHIFT_PCIE_MIO_DATA 0 +#define BIT_MASK_PCIE_MIO_DATA 0xffffffffL +#define BIT_PCIE_MIO_DATA(x) \ + (((x) & BIT_MASK_PCIE_MIO_DATA) << BIT_SHIFT_PCIE_MIO_DATA) +#define BITS_PCIE_MIO_DATA (BIT_MASK_PCIE_MIO_DATA << BIT_SHIFT_PCIE_MIO_DATA) +#define BIT_CLEAR_PCIE_MIO_DATA(x) ((x) & (~BITS_PCIE_MIO_DATA)) +#define BIT_GET_PCIE_MIO_DATA(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_DATA) & BIT_MASK_PCIE_MIO_DATA) +#define BIT_SET_PCIE_MIO_DATA(x, v) \ + (BIT_CLEAR_PCIE_MIO_DATA(x) | BIT_PCIE_MIO_DATA(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HPON_FSM (Offset 0x00EC) */ + +#define BIT_SUSPEND_V1 BIT(31) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_S1_RFC_WO_0 BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HPON_FSM (Offset 0x00EC) */ + +#define BIT_FSM_RESUME_V1 BIT(30) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_S1_RFC_WT_0 BIT(30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HPON_FSM (Offset 0x00EC) */ + +#define BIT_HOST_RESUME_SYNC_V1 BIT(29) +#define BIT_CHIP_PDNB_V1 BIT(28) + +#define BIT_SHIFT_FSM_SUSPEND_V1 25 +#define BIT_MASK_FSM_SUSPEND_V1 0x7 +#define BIT_FSM_SUSPEND_V1(x) \ + (((x) & BIT_MASK_FSM_SUSPEND_V1) << BIT_SHIFT_FSM_SUSPEND_V1) +#define BITS_FSM_SUSPEND_V1 \ + (BIT_MASK_FSM_SUSPEND_V1 << BIT_SHIFT_FSM_SUSPEND_V1) +#define BIT_CLEAR_FSM_SUSPEND_V1(x) ((x) & (~BITS_FSM_SUSPEND_V1)) +#define BIT_GET_FSM_SUSPEND_V1(x) \ + (((x) >> BIT_SHIFT_FSM_SUSPEND_V1) & BIT_MASK_FSM_SUSPEND_V1) +#define BIT_SET_FSM_SUSPEND_V1(x, v) \ + (BIT_CLEAR_FSM_SUSPEND_V1(x) | BIT_FSM_SUSPEND_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_SHIFT_XTAL_SEL 25 +#define BIT_MASK_XTAL_SEL 0x3 +#define BIT_XTAL_SEL(x) (((x) & BIT_MASK_XTAL_SEL) << BIT_SHIFT_XTAL_SEL) +#define BITS_XTAL_SEL (BIT_MASK_XTAL_SEL << BIT_SHIFT_XTAL_SEL) +#define BIT_CLEAR_XTAL_SEL(x) ((x) & (~BITS_XTAL_SEL)) +#define BIT_GET_XTAL_SEL(x) (((x) >> BIT_SHIFT_XTAL_SEL) & BIT_MASK_XTAL_SEL) +#define BIT_SET_XTAL_SEL(x, v) (BIT_CLEAR_XTAL_SEL(x) | BIT_XTAL_SEL(v)) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_S1_RFC_RSTB BIT(25) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_SHIFT_WLRF1_CTRL 24 +#define BIT_MASK_WLRF1_CTRL 0xff +#define BIT_WLRF1_CTRL(x) (((x) & BIT_MASK_WLRF1_CTRL) << BIT_SHIFT_WLRF1_CTRL) +#define BITS_WLRF1_CTRL (BIT_MASK_WLRF1_CTRL << BIT_SHIFT_WLRF1_CTRL) +#define BIT_CLEAR_WLRF1_CTRL(x) ((x) & (~BITS_WLRF1_CTRL)) +#define BIT_GET_WLRF1_CTRL(x) \ + (((x) >> BIT_SHIFT_WLRF1_CTRL) & BIT_MASK_WLRF1_CTRL) +#define BIT_SET_WLRF1_CTRL(x, v) (BIT_CLEAR_WLRF1_CTRL(x) | BIT_WLRF1_CTRL(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HPON_FSM (Offset 0x00EC) */ + +#define BIT_PMC_ALD_V1 BIT(24) + +#define BIT_SHIFT_HCI_SEL_1 22 +#define BIT_MASK_HCI_SEL_1 0x3 +#define BIT_HCI_SEL_1(x) (((x) & BIT_MASK_HCI_SEL_1) << BIT_SHIFT_HCI_SEL_1) +#define BITS_HCI_SEL_1 (BIT_MASK_HCI_SEL_1 << BIT_SHIFT_HCI_SEL_1) +#define BIT_CLEAR_HCI_SEL_1(x) ((x) & (~BITS_HCI_SEL_1)) +#define BIT_GET_HCI_SEL_1(x) (((x) >> BIT_SHIFT_HCI_SEL_1) & BIT_MASK_HCI_SEL_1) +#define BIT_SET_HCI_SEL_1(x, v) (BIT_CLEAR_HCI_SEL_1(x) | BIT_HCI_SEL_1(v)) + +#define BIT_LOAD_DONE_V1 BIT(21) +#define BIT_CNT_MATCH BIT(20) +#define BIT_TIMEUP_V1 BIT(19) +#define BIT_SPS_12V_VLD BIT(18) +#define BIT_PCIERST_V1 BIT(17) +#define BIT_HOST_CLK_VLD BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_SHIFT_WLRF2_CTRL 16 +#define BIT_MASK_WLRF2_CTRL 0xff +#define BIT_WLRF2_CTRL(x) (((x) & BIT_MASK_WLRF2_CTRL) << BIT_SHIFT_WLRF2_CTRL) +#define BITS_WLRF2_CTRL (BIT_MASK_WLRF2_CTRL << BIT_SHIFT_WLRF2_CTRL) +#define BIT_CLEAR_WLRF2_CTRL(x) ((x) & (~BITS_WLRF2_CTRL)) +#define BIT_GET_WLRF2_CTRL(x) \ + (((x) >> BIT_SHIFT_WLRF2_CTRL) & BIT_MASK_WLRF2_CTRL) +#define BIT_SET_WLRF2_CTRL(x, v) (BIT_CLEAR_WLRF2_CTRL(x) | BIT_WLRF2_CTRL(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HPON_FSM (Offset 0x00EC) */ + +#define BIT_PMC_WR_V1 BIT(15) +#define BIT_PMC_DATA_V1 BIT(14) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_XTAL_PEAKDET_OUT BIT(9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HPON_FSM (Offset 0x00EC) */ + +#define BIT_SHIFT_PMC_ADDR_V1 8 +#define BIT_MASK_PMC_ADDR_V1 0x3f +#define BIT_PMC_ADDR_V1(x) \ + (((x) & BIT_MASK_PMC_ADDR_V1) << BIT_SHIFT_PMC_ADDR_V1) +#define BITS_PMC_ADDR_V1 (BIT_MASK_PMC_ADDR_V1 << BIT_SHIFT_PMC_ADDR_V1) +#define BIT_CLEAR_PMC_ADDR_V1(x) ((x) & (~BITS_PMC_ADDR_V1)) +#define BIT_GET_PMC_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_PMC_ADDR_V1) & BIT_MASK_PMC_ADDR_V1) +#define BIT_SET_PMC_ADDR_V1(x, v) \ + (BIT_CLEAR_PMC_ADDR_V1(x) | BIT_PMC_ADDR_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_SHIFT_WLRF3_CTRL 8 +#define BIT_MASK_WLRF3_CTRL 0xff +#define BIT_WLRF3_CTRL(x) (((x) & BIT_MASK_WLRF3_CTRL) << BIT_SHIFT_WLRF3_CTRL) +#define BITS_WLRF3_CTRL (BIT_MASK_WLRF3_CTRL << BIT_SHIFT_WLRF3_CTRL) +#define BIT_CLEAR_WLRF3_CTRL(x) ((x) & (~BITS_WLRF3_CTRL)) +#define BIT_GET_WLRF3_CTRL(x) \ + (((x) >> BIT_SHIFT_WLRF3_CTRL) & BIT_MASK_WLRF3_CTRL) +#define BIT_SET_WLRF3_CTRL(x, v) (BIT_CLEAR_WLRF3_CTRL(x) | BIT_WLRF3_CTRL(v)) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_XAAC_BUSY BIT(8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HPON_FSM (Offset 0x00EC) */ + +#define BIT_PMC_COUNT_EN_V1 BIT(7) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_XAAC_READY_V1 BIT(7) + +#define BIT_SHIFT_XAAC_PK_SEL 5 +#define BIT_MASK_XAAC_PK_SEL 0x3 +#define BIT_XAAC_PK_SEL(x) \ + (((x) & BIT_MASK_XAAC_PK_SEL) << BIT_SHIFT_XAAC_PK_SEL) +#define BITS_XAAC_PK_SEL (BIT_MASK_XAAC_PK_SEL << BIT_SHIFT_XAAC_PK_SEL) +#define BIT_CLEAR_XAAC_PK_SEL(x) ((x) & (~BITS_XAAC_PK_SEL)) +#define BIT_GET_XAAC_PK_SEL(x) \ + (((x) >> BIT_SHIFT_XAAC_PK_SEL) & BIT_MASK_XAAC_PK_SEL) +#define BIT_SET_XAAC_PK_SEL(x, v) \ + (BIT_CLEAR_XAAC_PK_SEL(x) | BIT_XAAC_PK_SEL(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HPON_FSM (Offset 0x00EC) */ + +#define BIT_SHIFT_FSM_STATE_V1 0 +#define BIT_MASK_FSM_STATE_V1 0x7f +#define BIT_FSM_STATE_V1(x) \ + (((x) & BIT_MASK_FSM_STATE_V1) << BIT_SHIFT_FSM_STATE_V1) +#define BITS_FSM_STATE_V1 (BIT_MASK_FSM_STATE_V1 << BIT_SHIFT_FSM_STATE_V1) +#define BIT_CLEAR_FSM_STATE_V1(x) ((x) & (~BITS_FSM_STATE_V1)) +#define BIT_GET_FSM_STATE_V1(x) \ + (((x) >> BIT_SHIFT_FSM_STATE_V1) & BIT_MASK_FSM_STATE_V1) +#define BIT_SET_FSM_STATE_V1(x, v) \ + (BIT_CLEAR_FSM_STATE_V1(x) | BIT_FSM_STATE_V1(v)) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_WLRF1 (Offset 0x00EC) */ + +#define BIT_SHIFT_XTAL_GM_OUT 0 +#define BIT_MASK_XTAL_GM_OUT 0x1f +#define BIT_XTAL_GM_OUT(x) \ + (((x) & BIT_MASK_XTAL_GM_OUT) << BIT_SHIFT_XTAL_GM_OUT) +#define BITS_XTAL_GM_OUT (BIT_MASK_XTAL_GM_OUT << BIT_SHIFT_XTAL_GM_OUT) +#define BIT_CLEAR_XTAL_GM_OUT(x) ((x) & (~BITS_XTAL_GM_OUT)) +#define BIT_GET_XTAL_GM_OUT(x) \ + (((x) >> BIT_SHIFT_XTAL_GM_OUT) & BIT_MASK_XTAL_GM_OUT) +#define BIT_SET_XTAL_GM_OUT(x, v) \ + (BIT_CLEAR_XTAL_GM_OUT(x) | BIT_XTAL_GM_OUT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_SHIFT_TRP_ICFG 28 +#define BIT_MASK_TRP_ICFG 0xf +#define BIT_TRP_ICFG(x) (((x) & BIT_MASK_TRP_ICFG) << BIT_SHIFT_TRP_ICFG) +#define BITS_TRP_ICFG (BIT_MASK_TRP_ICFG << BIT_SHIFT_TRP_ICFG) +#define BIT_CLEAR_TRP_ICFG(x) ((x) & (~BITS_TRP_ICFG)) +#define BIT_GET_TRP_ICFG(x) (((x) >> BIT_SHIFT_TRP_ICFG) & BIT_MASK_TRP_ICFG) +#define BIT_SET_TRP_ICFG(x, v) (BIT_CLEAR_TRP_ICFG(x) | BIT_TRP_ICFG(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_RF_TYPE_ID BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_BD_HCI_SEL BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_LDO_VLD BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_SHIFT_BD_HCI_SEL_V1 26 +#define BIT_MASK_BD_HCI_SEL_V1 0x3 +#define BIT_BD_HCI_SEL_V1(x) \ + (((x) & BIT_MASK_BD_HCI_SEL_V1) << BIT_SHIFT_BD_HCI_SEL_V1) +#define BITS_BD_HCI_SEL_V1 (BIT_MASK_BD_HCI_SEL_V1 << BIT_SHIFT_BD_HCI_SEL_V1) +#define BIT_CLEAR_BD_HCI_SEL_V1(x) ((x) & (~BITS_BD_HCI_SEL_V1)) +#define BIT_GET_BD_HCI_SEL_V1(x) \ + (((x) >> BIT_SHIFT_BD_HCI_SEL_V1) & BIT_MASK_BD_HCI_SEL_V1) +#define BIT_SET_BD_HCI_SEL_V1(x, v) \ + (BIT_CLEAR_BD_HCI_SEL_V1(x) | BIT_BD_HCI_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_BD_PKG_SEL BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_SPSLDO_SEL BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_INTERNAL_EXTERNAL_SWR BIT(24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_LDO_SPS_SEL BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_RTL_ID BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_PAD_HWPD_IDN BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_DIS_WL BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_TESTMODE BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_SHIFT_PSC_TESTCFG 20 +#define BIT_MASK_PSC_TESTCFG 0x3 +#define BIT_PSC_TESTCFG(x) \ + (((x) & BIT_MASK_PSC_TESTCFG) << BIT_SHIFT_PSC_TESTCFG) +#define BITS_PSC_TESTCFG (BIT_MASK_PSC_TESTCFG << BIT_SHIFT_PSC_TESTCFG) +#define BIT_CLEAR_PSC_TESTCFG(x) ((x) & (~BITS_PSC_TESTCFG)) +#define BIT_GET_PSC_TESTCFG(x) \ + (((x) >> BIT_SHIFT_PSC_TESTCFG) & BIT_MASK_PSC_TESTCFG) +#define BIT_SET_PSC_TESTCFG(x, v) \ + (BIT_CLEAR_PSC_TESTCFG(x) | BIT_PSC_TESTCFG(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_SHIFT_VENDOR_ID 16 +#define BIT_MASK_VENDOR_ID 0xf +#define BIT_VENDOR_ID(x) (((x) & BIT_MASK_VENDOR_ID) << BIT_SHIFT_VENDOR_ID) +#define BITS_VENDOR_ID (BIT_MASK_VENDOR_ID << BIT_SHIFT_VENDOR_ID) +#define BIT_CLEAR_VENDOR_ID(x) ((x) & (~BITS_VENDOR_ID)) +#define BIT_GET_VENDOR_ID(x) (((x) >> BIT_SHIFT_VENDOR_ID) & BIT_MASK_VENDOR_ID) +#define BIT_SET_VENDOR_ID(x, v) (BIT_CLEAR_VENDOR_ID(x) | BIT_VENDOR_ID(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_SHIFT_CHIP_VER_V2 16 +#define BIT_MASK_CHIP_VER_V2 0xf +#define BIT_CHIP_VER_V2(x) \ + (((x) & BIT_MASK_CHIP_VER_V2) << BIT_SHIFT_CHIP_VER_V2) +#define BITS_CHIP_VER_V2 (BIT_MASK_CHIP_VER_V2 << BIT_SHIFT_CHIP_VER_V2) +#define BIT_CLEAR_CHIP_VER_V2(x) ((x) & (~BITS_CHIP_VER_V2)) +#define BIT_GET_CHIP_VER_V2(x) \ + (((x) >> BIT_SHIFT_CHIP_VER_V2) & BIT_MASK_CHIP_VER_V2) +#define BIT_SET_CHIP_VER_V2(x, v) \ + (BIT_CLEAR_CHIP_VER_V2(x) | BIT_CHIP_VER_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_SHIFT_CHIP_VER 12 +#define BIT_MASK_CHIP_VER 0xf +#define BIT_CHIP_VER(x) (((x) & BIT_MASK_CHIP_VER) << BIT_SHIFT_CHIP_VER) +#define BITS_CHIP_VER (BIT_MASK_CHIP_VER << BIT_SHIFT_CHIP_VER) +#define BIT_CLEAR_CHIP_VER(x) ((x) & (~BITS_CHIP_VER)) +#define BIT_GET_CHIP_VER(x) (((x) >> BIT_SHIFT_CHIP_VER) & BIT_MASK_CHIP_VER) +#define BIT_SET_CHIP_VER(x, v) (BIT_CLEAR_CHIP_VER(x) | BIT_CHIP_VER(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_TST_MODE_SEL BIT(11) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_BD_MAC3 BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_IC_MACPHY_MODE BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_BD_MAC1 BIT(10) +#define BIT_BD_MAC2 BIT(9) +#define BIT_SIC_IDLE BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_SW_OFFLOAD_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_OCP_SHUTDN BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_OCP_SHUTDN_1 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_V15_VLD BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_V12_VLD BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_PCIRSTB BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_PCLK_VLD BIT(3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_PCLK_VLD_1 BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_UCLK_VLD BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_ACLK_VLD BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_M200CLK_VLD_V1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG1 (Offset 0x00F0) */ + +#define BIT_XCLK_VLD BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SYM_OSC32K_OUTSEL BIT(31) +#define BIT_BTGP_WAKE_BT_LOC_BIT0 BIT(31) + +#define BIT_SHIFT_SYM_SEC_CLKSEL 30 +#define BIT_MASK_SYM_SEC_CLKSEL 0x3 +#define BIT_SYM_SEC_CLKSEL(x) \ + (((x) & BIT_MASK_SYM_SEC_CLKSEL) << BIT_SHIFT_SYM_SEC_CLKSEL) +#define BITS_SYM_SEC_CLKSEL \ + (BIT_MASK_SYM_SEC_CLKSEL << BIT_SHIFT_SYM_SEC_CLKSEL) +#define BIT_CLEAR_SYM_SEC_CLKSEL(x) ((x) & (~BITS_SYM_SEC_CLKSEL)) +#define BIT_GET_SYM_SEC_CLKSEL(x) \ + (((x) >> BIT_SHIFT_SYM_SEC_CLKSEL) & BIT_MASK_SYM_SEC_CLKSEL) +#define BIT_SET_SYM_SEC_CLKSEL(x, v) \ + (BIT_CLEAR_SYM_SEC_CLKSEL(x) | BIT_SYM_SEC_CLKSEL(v)) + +#define BIT_SHIFT_WL_GPIO_SEL 30 +#define BIT_MASK_WL_GPIO_SEL 0x3 +#define BIT_WL_GPIO_SEL(x) \ + (((x) & BIT_MASK_WL_GPIO_SEL) << BIT_SHIFT_WL_GPIO_SEL) +#define BITS_WL_GPIO_SEL (BIT_MASK_WL_GPIO_SEL << BIT_SHIFT_WL_GPIO_SEL) +#define BIT_CLEAR_WL_GPIO_SEL(x) ((x) & (~BITS_WL_GPIO_SEL)) +#define BIT_GET_WL_GPIO_SEL(x) \ + (((x) >> BIT_SHIFT_WL_GPIO_SEL) & BIT_MASK_WL_GPIO_SEL) +#define BIT_SET_WL_GPIO_SEL(x, v) \ + (BIT_CLEAR_WL_GPIO_SEL(x) | BIT_WL_GPIO_SEL(v)) + +#define BIT_SHIFT_BT_MCM_CTRL_LOC 29 +#define BIT_MASK_BT_MCM_CTRL_LOC 0x3 +#define BIT_BT_MCM_CTRL_LOC(x) \ + (((x) & BIT_MASK_BT_MCM_CTRL_LOC) << BIT_SHIFT_BT_MCM_CTRL_LOC) +#define BITS_BT_MCM_CTRL_LOC \ + (BIT_MASK_BT_MCM_CTRL_LOC << BIT_SHIFT_BT_MCM_CTRL_LOC) +#define BIT_CLEAR_BT_MCM_CTRL_LOC(x) ((x) & (~BITS_BT_MCM_CTRL_LOC)) +#define BIT_GET_BT_MCM_CTRL_LOC(x) \ + (((x) >> BIT_SHIFT_BT_MCM_CTRL_LOC) & BIT_MASK_BT_MCM_CTRL_LOC) +#define BIT_SET_BT_MCM_CTRL_LOC(x, v) \ + (BIT_CLEAR_BT_MCM_CTRL_LOC(x) | BIT_BT_MCM_CTRL_LOC(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_RF_RL_ID 28 +#define BIT_MASK_RF_RL_ID 0xf +#define BIT_RF_RL_ID(x) (((x) & BIT_MASK_RF_RL_ID) << BIT_SHIFT_RF_RL_ID) +#define BITS_RF_RL_ID (BIT_MASK_RF_RL_ID << BIT_SHIFT_RF_RL_ID) +#define BIT_CLEAR_RF_RL_ID(x) ((x) & (~BITS_RF_RL_ID)) +#define BIT_GET_RF_RL_ID(x) (((x) >> BIT_SHIFT_RF_RL_ID) & BIT_MASK_RF_RL_ID) +#define BIT_SET_RF_RL_ID(x, v) (BIT_CLEAR_RF_RL_ID(x) | BIT_RF_RL_ID(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_SYM_MAC_CLKSEL 28 +#define BIT_MASK_SYM_MAC_CLKSEL 0x3 +#define BIT_SYM_MAC_CLKSEL(x) \ + (((x) & BIT_MASK_SYM_MAC_CLKSEL) << BIT_SHIFT_SYM_MAC_CLKSEL) +#define BITS_SYM_MAC_CLKSEL \ + (BIT_MASK_SYM_MAC_CLKSEL << BIT_SHIFT_SYM_MAC_CLKSEL) +#define BIT_CLEAR_SYM_MAC_CLKSEL(x) ((x) & (~BITS_SYM_MAC_CLKSEL)) +#define BIT_GET_SYM_MAC_CLKSEL(x) \ + (((x) >> BIT_SHIFT_SYM_MAC_CLKSEL) & BIT_MASK_SYM_MAC_CLKSEL) +#define BIT_SET_SYM_MAC_CLKSEL(x, v) \ + (BIT_CLEAR_SYM_MAC_CLKSEL(x) | BIT_SYM_MAC_CLKSEL(v)) + +#define BIT_SHIFT_SW_DPDT_LOC 27 +#define BIT_MASK_SW_DPDT_LOC 0x3 +#define BIT_SW_DPDT_LOC(x) \ + (((x) & BIT_MASK_SW_DPDT_LOC) << BIT_SHIFT_SW_DPDT_LOC) +#define BITS_SW_DPDT_LOC (BIT_MASK_SW_DPDT_LOC << BIT_SHIFT_SW_DPDT_LOC) +#define BIT_CLEAR_SW_DPDT_LOC(x) ((x) & (~BITS_SW_DPDT_LOC)) +#define BIT_GET_SW_DPDT_LOC(x) \ + (((x) >> BIT_SHIFT_SW_DPDT_LOC) & BIT_MASK_SW_DPDT_LOC) +#define BIT_SET_SW_DPDT_LOC(x, v) \ + (BIT_CLEAR_SW_DPDT_LOC(x) | BIT_SW_DPDT_LOC(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_U3_CLK_VLD BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_WLGP_HW_DIS_LOC_BIT0 BIT(26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_PRST_VLD_V1 BIT(26) +#define BIT_PDN BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_PKG_SEL 24 +#define BIT_MASK_PKG_SEL 0x3 +#define BIT_PKG_SEL(x) (((x) & BIT_MASK_PKG_SEL) << BIT_SHIFT_PKG_SEL) +#define BITS_PKG_SEL (BIT_MASK_PKG_SEL << BIT_SHIFT_PKG_SEL) +#define BIT_CLEAR_PKG_SEL(x) ((x) & (~BITS_PKG_SEL)) +#define BIT_GET_PKG_SEL(x) (((x) >> BIT_SHIFT_PKG_SEL) & BIT_MASK_PKG_SEL) +#define BIT_SET_PKG_SEL(x, v) (BIT_CLEAR_PKG_SEL(x) | BIT_PKG_SEL(v)) + +#define BIT_SHIFT_SYM_OSC32K_RCAL 24 +#define BIT_MASK_SYM_OSC32K_RCAL 0x3f +#define BIT_SYM_OSC32K_RCAL(x) \ + (((x) & BIT_MASK_SYM_OSC32K_RCAL) << BIT_SHIFT_SYM_OSC32K_RCAL) +#define BITS_SYM_OSC32K_RCAL \ + (BIT_MASK_SYM_OSC32K_RCAL << BIT_SHIFT_SYM_OSC32K_RCAL) +#define BIT_CLEAR_SYM_OSC32K_RCAL(x) ((x) & (~BITS_SYM_OSC32K_RCAL)) +#define BIT_GET_SYM_OSC32K_RCAL(x) \ + (((x) >> BIT_SHIFT_SYM_OSC32K_RCAL) & BIT_MASK_SYM_OSC32K_RCAL) +#define BIT_SET_SYM_OSC32K_RCAL(x, v) \ + (BIT_CLEAR_SYM_OSC32K_RCAL(x) | BIT_SYM_OSC32K_RCAL(v)) + +#define BIT_SHIFT_SW_GPIO_B_PD 24 +#define BIT_MASK_SW_GPIO_B_PD 0xff +#define BIT_SW_GPIO_B_PD(x) \ + (((x) & BIT_MASK_SW_GPIO_B_PD) << BIT_SHIFT_SW_GPIO_B_PD) +#define BITS_SW_GPIO_B_PD (BIT_MASK_SW_GPIO_B_PD << BIT_SHIFT_SW_GPIO_B_PD) +#define BIT_CLEAR_SW_GPIO_B_PD(x) ((x) & (~BITS_SW_GPIO_B_PD)) +#define BIT_GET_SW_GPIO_B_PD(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_B_PD) & BIT_MASK_SW_GPIO_B_PD) +#define BIT_SET_SW_GPIO_B_PD(x, v) \ + (BIT_CLEAR_SW_GPIO_B_PD(x) | BIT_SW_GPIO_B_PD(v)) + +#define BIT_SHIFT_SW_GPIO_B_IN 24 +#define BIT_MASK_SW_GPIO_B_IN 0xff +#define BIT_SW_GPIO_B_IN(x) \ + (((x) & BIT_MASK_SW_GPIO_B_IN) << BIT_SHIFT_SW_GPIO_B_IN) +#define BITS_SW_GPIO_B_IN (BIT_MASK_SW_GPIO_B_IN << BIT_SHIFT_SW_GPIO_B_IN) +#define BIT_CLEAR_SW_GPIO_B_IN(x) ((x) & (~BITS_SW_GPIO_B_IN)) +#define BIT_GET_SW_GPIO_B_IN(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_B_IN) & BIT_MASK_SW_GPIO_B_IN) +#define BIT_SET_SW_GPIO_B_IN(x, v) \ + (BIT_CLEAR_SW_GPIO_B_IN(x) | BIT_SW_GPIO_B_IN(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_OCP_SHUTDN_V1 BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_ANT_SEL_01_LOC 23 +#define BIT_MASK_ANT_SEL_01_LOC 0x7 +#define BIT_ANT_SEL_01_LOC(x) \ + (((x) & BIT_MASK_ANT_SEL_01_LOC) << BIT_SHIFT_ANT_SEL_01_LOC) +#define BITS_ANT_SEL_01_LOC \ + (BIT_MASK_ANT_SEL_01_LOC << BIT_SHIFT_ANT_SEL_01_LOC) +#define BIT_CLEAR_ANT_SEL_01_LOC(x) ((x) & (~BITS_ANT_SEL_01_LOC)) +#define BIT_GET_ANT_SEL_01_LOC(x) \ + (((x) >> BIT_SHIFT_ANT_SEL_01_LOC) & BIT_MASK_ANT_SEL_01_LOC) +#define BIT_SET_ANT_SEL_01_LOC(x, v) \ + (BIT_CLEAR_ANT_SEL_01_LOC(x) | BIT_ANT_SEL_01_LOC(v)) + +#define BIT_SHIFT_AUTOLOADABLE_AT_1FC 23 +#define BIT_MASK_AUTOLOADABLE_AT_1FC 0x3f +#define BIT_AUTOLOADABLE_AT_1FC(x) \ + (((x) & BIT_MASK_AUTOLOADABLE_AT_1FC) << BIT_SHIFT_AUTOLOADABLE_AT_1FC) +#define BITS_AUTOLOADABLE_AT_1FC \ + (BIT_MASK_AUTOLOADABLE_AT_1FC << BIT_SHIFT_AUTOLOADABLE_AT_1FC) +#define BIT_CLEAR_AUTOLOADABLE_AT_1FC(x) ((x) & (~BITS_AUTOLOADABLE_AT_1FC)) +#define BIT_GET_AUTOLOADABLE_AT_1FC(x) \ + (((x) >> BIT_SHIFT_AUTOLOADABLE_AT_1FC) & BIT_MASK_AUTOLOADABLE_AT_1FC) +#define BIT_SET_AUTOLOADABLE_AT_1FC(x, v) \ + (BIT_CLEAR_AUTOLOADABLE_AT_1FC(x) | BIT_AUTOLOADABLE_AT_1FC(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_PCLK_VLD_V1 BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_BT_DISN_EN_V1 BIT(22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_U2_CLK_VLD BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_ANT_SEL_23_LOC 21 +#define BIT_MASK_ANT_SEL_23_LOC 0x3 +#define BIT_ANT_SEL_23_LOC(x) \ + (((x) & BIT_MASK_ANT_SEL_23_LOC) << BIT_SHIFT_ANT_SEL_23_LOC) +#define BITS_ANT_SEL_23_LOC \ + (BIT_MASK_ANT_SEL_23_LOC << BIT_SHIFT_ANT_SEL_23_LOC) +#define BIT_CLEAR_ANT_SEL_23_LOC(x) ((x) & (~BITS_ANT_SEL_23_LOC)) +#define BIT_GET_ANT_SEL_23_LOC(x) \ + (((x) >> BIT_SHIFT_ANT_SEL_23_LOC) & BIT_MASK_ANT_SEL_23_LOC) +#define BIT_SET_ANT_SEL_23_LOC(x, v) \ + (BIT_CLEAR_ANT_SEL_23_LOC(x) | BIT_ANT_SEL_23_LOC(v)) + +#define BIT_BT_SUSN_LOC BIT(21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_PLL_CLK_VLD BIT(21) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_SW_ICFG 20 +#define BIT_MASK_SW_ICFG 0xf +#define BIT_SW_ICFG(x) (((x) & BIT_MASK_SW_ICFG) << BIT_SHIFT_SW_ICFG) +#define BITS_SW_ICFG (BIT_MASK_SW_ICFG << BIT_SHIFT_SW_ICFG) +#define BIT_CLEAR_SW_ICFG(x) ((x) & (~BITS_SW_ICFG)) +#define BIT_GET_SW_ICFG(x) (((x) >> BIT_SHIFT_SW_ICFG) & BIT_MASK_SW_ICFG) +#define BIT_SET_SW_ICFG(x, v) (BIT_CLEAR_SW_ICFG(x) | BIT_SW_ICFG(v)) + +#define BIT_SYM_CONF_BYTE_ENB BIT(20) +#define BIT_WLBB_RFE_LED1 BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_XCK_VLD BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_HPHY_ICFG BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_EXTCK32K_LOC 19 +#define BIT_MASK_EXTCK32K_LOC 0x3 +#define BIT_EXTCK32K_LOC(x) \ + (((x) & BIT_MASK_EXTCK32K_LOC) << BIT_SHIFT_EXTCK32K_LOC) +#define BITS_EXTCK32K_LOC (BIT_MASK_EXTCK32K_LOC << BIT_SHIFT_EXTCK32K_LOC) +#define BIT_CLEAR_EXTCK32K_LOC(x) ((x) & (~BITS_EXTCK32K_LOC)) +#define BIT_GET_EXTCK32K_LOC(x) \ + (((x) >> BIT_SHIFT_EXTCK32K_LOC) & BIT_MASK_EXTCK32K_LOC) +#define BIT_SET_EXTCK32K_LOC(x, v) \ + (BIT_CLEAR_EXTCK32K_LOC(x) | BIT_EXTCK32K_LOC(v)) + +#define BIT_WLGP_LED1_EN BIT(19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_CK200M_VLD BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_BT_COEX_MBOX_LOC BIT(18) +#define BIT_WLGP_ANT23_EN BIT(18) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_HCI_SEL_EMBEDDED BIT(18) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_BTEN_TRAP BIT(18) +#define BIT_PKG_EN_V1 BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_SEL_0XC0 16 +#define BIT_MASK_SEL_0XC0 0x3 +#define BIT_SEL_0XC0(x) (((x) & BIT_MASK_SEL_0XC0) << BIT_SHIFT_SEL_0XC0) +#define BITS_SEL_0XC0 (BIT_MASK_SEL_0XC0 << BIT_SHIFT_SEL_0XC0) +#define BIT_CLEAR_SEL_0XC0(x) ((x) & (~BITS_SEL_0XC0)) +#define BIT_GET_SEL_0XC0(x) (((x) >> BIT_SHIFT_SEL_0XC0) & BIT_MASK_SEL_0XC0) +#define BIT_SET_SEL_0XC0(x, v) (BIT_CLEAR_SEL_0XC0(x) | BIT_SEL_0XC0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SYM_MCUFWDL_DDMA_EN BIT(16) +#define BIT_SYM_SPIC_BOOT_ADDR_CMP BIT(16) + +#define BIT_SHIFT_SYM_OSC32K_CLKGEN0 16 +#define BIT_MASK_SYM_OSC32K_CLKGEN0 0xff +#define BIT_SYM_OSC32K_CLKGEN0(x) \ + (((x) & BIT_MASK_SYM_OSC32K_CLKGEN0) << BIT_SHIFT_SYM_OSC32K_CLKGEN0) +#define BITS_SYM_OSC32K_CLKGEN0 \ + (BIT_MASK_SYM_OSC32K_CLKGEN0 << BIT_SHIFT_SYM_OSC32K_CLKGEN0) +#define BIT_CLEAR_SYM_OSC32K_CLKGEN0(x) ((x) & (~BITS_SYM_OSC32K_CLKGEN0)) +#define BIT_GET_SYM_OSC32K_CLKGEN0(x) \ + (((x) >> BIT_SHIFT_SYM_OSC32K_CLKGEN0) & BIT_MASK_SYM_OSC32K_CLKGEN0) +#define BIT_SET_SYM_OSC32K_CLKGEN0(x, v) \ + (BIT_CLEAR_SYM_OSC32K_CLKGEN0(x) | BIT_SYM_OSC32K_CLKGEN0(v)) + +#define BIT_SHIFT_CRC16_RESULT 16 +#define BIT_MASK_CRC16_RESULT 0xffff +#define BIT_CRC16_RESULT(x) \ + (((x) & BIT_MASK_CRC16_RESULT) << BIT_SHIFT_CRC16_RESULT) +#define BITS_CRC16_RESULT (BIT_MASK_CRC16_RESULT << BIT_SHIFT_CRC16_RESULT) +#define BIT_CLEAR_CRC16_RESULT(x) ((x) & (~BITS_CRC16_RESULT)) +#define BIT_GET_CRC16_RESULT(x) \ + (((x) >> BIT_SHIFT_CRC16_RESULT) & BIT_MASK_CRC16_RESULT) +#define BIT_SET_CRC16_RESULT(x, v) \ + (BIT_CLEAR_CRC16_RESULT(x) | BIT_CRC16_RESULT(v)) + +#define BIT_SHIFT_BTGP_LEDIO_LOC 16 +#define BIT_MASK_BTGP_LEDIO_LOC 0x3 +#define BIT_BTGP_LEDIO_LOC(x) \ + (((x) & BIT_MASK_BTGP_LEDIO_LOC) << BIT_SHIFT_BTGP_LEDIO_LOC) +#define BITS_BTGP_LEDIO_LOC \ + (BIT_MASK_BTGP_LEDIO_LOC << BIT_SHIFT_BTGP_LEDIO_LOC) +#define BIT_CLEAR_BTGP_LEDIO_LOC(x) ((x) & (~BITS_BTGP_LEDIO_LOC)) +#define BIT_GET_BTGP_LEDIO_LOC(x) \ + (((x) >> BIT_SHIFT_BTGP_LEDIO_LOC) & BIT_MASK_BTGP_LEDIO_LOC) +#define BIT_SET_BTGP_LEDIO_LOC(x, v) \ + (BIT_CLEAR_BTGP_LEDIO_LOC(x) | BIT_BTGP_LEDIO_LOC(v)) + +#define BIT_SHIFT_FEM_EN 16 +#define BIT_MASK_FEM_EN 0x3 +#define BIT_FEM_EN(x) (((x) & BIT_MASK_FEM_EN) << BIT_SHIFT_FEM_EN) +#define BITS_FEM_EN (BIT_MASK_FEM_EN << BIT_SHIFT_FEM_EN) +#define BIT_CLEAR_FEM_EN(x) ((x) & (~BITS_FEM_EN)) +#define BIT_GET_FEM_EN(x) (((x) >> BIT_SHIFT_FEM_EN) & BIT_MASK_FEM_EN) +#define BIT_SET_FEM_EN(x, v) (BIT_CLEAR_FEM_EN(x) | BIT_FEM_EN(v)) + +#define BIT_SHIFT_SW_GPIO_B_PU 16 +#define BIT_MASK_SW_GPIO_B_PU 0xff +#define BIT_SW_GPIO_B_PU(x) \ + (((x) & BIT_MASK_SW_GPIO_B_PU) << BIT_SHIFT_SW_GPIO_B_PU) +#define BITS_SW_GPIO_B_PU (BIT_MASK_SW_GPIO_B_PU << BIT_SHIFT_SW_GPIO_B_PU) +#define BIT_CLEAR_SW_GPIO_B_PU(x) ((x) & (~BITS_SW_GPIO_B_PU)) +#define BIT_GET_SW_GPIO_B_PU(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_B_PU) & BIT_MASK_SW_GPIO_B_PU) +#define BIT_SET_SW_GPIO_B_PU(x, v) \ + (BIT_CLEAR_SW_GPIO_B_PU(x) | BIT_SW_GPIO_B_PU(v)) + +#define BIT_SHIFT_SYM_INT_PERIODIC 16 +#define BIT_MASK_SYM_INT_PERIODIC 0x3ff +#define BIT_SYM_INT_PERIODIC(x) \ + (((x) & BIT_MASK_SYM_INT_PERIODIC) << BIT_SHIFT_SYM_INT_PERIODIC) +#define BITS_SYM_INT_PERIODIC \ + (BIT_MASK_SYM_INT_PERIODIC << BIT_SHIFT_SYM_INT_PERIODIC) +#define BIT_CLEAR_SYM_INT_PERIODIC(x) ((x) & (~BITS_SYM_INT_PERIODIC)) +#define BIT_GET_SYM_INT_PERIODIC(x) \ + (((x) >> BIT_SHIFT_SYM_INT_PERIODIC) & BIT_MASK_SYM_INT_PERIODIC) +#define BIT_SET_SYM_INT_PERIODIC(x, v) \ + (BIT_CLEAR_SYM_INT_PERIODIC(x) | BIT_SYM_INT_PERIODIC(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_TRAP_LDO_SPS_V1 BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_IDV_DPDTSEL_P BIT(15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_MACRDY BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_LTE_COEX_UART_LOC 14 +#define BIT_MASK_LTE_COEX_UART_LOC 0x3 +#define BIT_LTE_COEX_UART_LOC(x) \ + (((x) & BIT_MASK_LTE_COEX_UART_LOC) << BIT_SHIFT_LTE_COEX_UART_LOC) +#define BITS_LTE_COEX_UART_LOC \ + (BIT_MASK_LTE_COEX_UART_LOC << BIT_SHIFT_LTE_COEX_UART_LOC) +#define BIT_CLEAR_LTE_COEX_UART_LOC(x) ((x) & (~BITS_LTE_COEX_UART_LOC)) +#define BIT_GET_LTE_COEX_UART_LOC(x) \ + (((x) >> BIT_SHIFT_LTE_COEX_UART_LOC) & BIT_MASK_LTE_COEX_UART_LOC) +#define BIT_SET_LTE_COEX_UART_LOC(x, v) \ + (BIT_CLEAR_LTE_COEX_UART_LOC(x) | BIT_LTE_COEX_UART_LOC(v)) + +#define BIT_IDV_DPDTSEL_N BIT(14) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_12V_VLD BIT(14) +#define BIT_U3PHY_RST BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_SYM_LDOA12V_WT 12 +#define BIT_MASK_SYM_LDOA12V_WT 0x3 +#define BIT_SYM_LDOA12V_WT(x) \ + (((x) & BIT_MASK_SYM_LDOA12V_WT) << BIT_SHIFT_SYM_LDOA12V_WT) +#define BITS_SYM_LDOA12V_WT \ + (BIT_MASK_SYM_LDOA12V_WT << BIT_SHIFT_SYM_LDOA12V_WT) +#define BIT_CLEAR_SYM_LDOA12V_WT(x) ((x) & (~BITS_SYM_LDOA12V_WT)) +#define BIT_GET_SYM_LDOA12V_WT(x) \ + (((x) >> BIT_SHIFT_SYM_LDOA12V_WT) & BIT_MASK_SYM_LDOA12V_WT) +#define BIT_SET_SYM_LDOA12V_WT(x, v) \ + (BIT_CLEAR_SYM_LDOA12V_WT(x) | BIT_SYM_LDOA12V_WT(v)) + +#define BIT_SHIFT_SYM_OSC32K_TEMP_COMP 12 +#define BIT_MASK_SYM_OSC32K_TEMP_COMP 0xf +#define BIT_SYM_OSC32K_TEMP_COMP(x) \ + (((x) & BIT_MASK_SYM_OSC32K_TEMP_COMP) \ + << BIT_SHIFT_SYM_OSC32K_TEMP_COMP) +#define BITS_SYM_OSC32K_TEMP_COMP \ + (BIT_MASK_SYM_OSC32K_TEMP_COMP << BIT_SHIFT_SYM_OSC32K_TEMP_COMP) +#define BIT_CLEAR_SYM_OSC32K_TEMP_COMP(x) ((x) & (~BITS_SYM_OSC32K_TEMP_COMP)) +#define BIT_GET_SYM_OSC32K_TEMP_COMP(x) \ + (((x) >> BIT_SHIFT_SYM_OSC32K_TEMP_COMP) & \ + BIT_MASK_SYM_OSC32K_TEMP_COMP) +#define BIT_SET_SYM_OSC32K_TEMP_COMP(x, v) \ + (BIT_CLEAR_SYM_OSC32K_TEMP_COMP(x) | BIT_SYM_OSC32K_TEMP_COMP(v)) + +#define BIT_SHIFT_LTE_3W_LOC 12 +#define BIT_MASK_LTE_3W_LOC 0x3 +#define BIT_LTE_3W_LOC(x) (((x) & BIT_MASK_LTE_3W_LOC) << BIT_SHIFT_LTE_3W_LOC) +#define BITS_LTE_3W_LOC (BIT_MASK_LTE_3W_LOC << BIT_SHIFT_LTE_3W_LOC) +#define BIT_CLEAR_LTE_3W_LOC(x) ((x) & (~BITS_LTE_3W_LOC)) +#define BIT_GET_LTE_3W_LOC(x) \ + (((x) >> BIT_SHIFT_LTE_3W_LOC) & BIT_MASK_LTE_3W_LOC) +#define BIT_SET_LTE_3W_LOC(x, v) (BIT_CLEAR_LTE_3W_LOC(x) | BIT_LTE_3W_LOC(v)) + +#define BIT_SHIFT_HW_EXTWOL_LOC 12 +#define BIT_MASK_HW_EXTWOL_LOC 0x3 +#define BIT_HW_EXTWOL_LOC(x) \ + (((x) & BIT_MASK_HW_EXTWOL_LOC) << BIT_SHIFT_HW_EXTWOL_LOC) +#define BITS_HW_EXTWOL_LOC (BIT_MASK_HW_EXTWOL_LOC << BIT_SHIFT_HW_EXTWOL_LOC) +#define BIT_CLEAR_HW_EXTWOL_LOC(x) ((x) & (~BITS_HW_EXTWOL_LOC)) +#define BIT_GET_HW_EXTWOL_LOC(x) \ + (((x) >> BIT_SHIFT_HW_EXTWOL_LOC) & BIT_MASK_HW_EXTWOL_LOC) +#define BIT_SET_HW_EXTWOL_LOC(x, v) \ + (BIT_CLEAR_HW_EXTWOL_LOC(x) | BIT_HW_EXTWOL_LOC(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_HCI_SEL_V4 12 +#define BIT_MASK_HCI_SEL_V4 0x3 +#define BIT_HCI_SEL_V4(x) (((x) & BIT_MASK_HCI_SEL_V4) << BIT_SHIFT_HCI_SEL_V4) +#define BITS_HCI_SEL_V4 (BIT_MASK_HCI_SEL_V4 << BIT_SHIFT_HCI_SEL_V4) +#define BIT_CLEAR_HCI_SEL_V4(x) ((x) & (~BITS_HCI_SEL_V4)) +#define BIT_GET_HCI_SEL_V4(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_V4) & BIT_MASK_HCI_SEL_V4) +#define BIT_SET_HCI_SEL_V4(x, v) (BIT_CLEAR_HCI_SEL_V4(x) | BIT_HCI_SEL_V4(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_USB2_SEL_V1 BIT(12) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_HCI_SEL_V3 12 +#define BIT_MASK_HCI_SEL_V3 0x7 +#define BIT_HCI_SEL_V3(x) (((x) & BIT_MASK_HCI_SEL_V3) << BIT_SHIFT_HCI_SEL_V3) +#define BITS_HCI_SEL_V3 (BIT_MASK_HCI_SEL_V3 << BIT_SHIFT_HCI_SEL_V3) +#define BIT_CLEAR_HCI_SEL_V3(x) ((x) & (~BITS_HCI_SEL_V3)) +#define BIT_GET_HCI_SEL_V3(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_V3) & BIT_MASK_HCI_SEL_V3) +#define BIT_SET_HCI_SEL_V3(x, v) (BIT_CLEAR_HCI_SEL_V3(x) | BIT_HCI_SEL_V3(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SIC_LOC BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_USB_OPERATION_MODE BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_BTGP_WAKE_LOC 10 +#define BIT_MASK_BTGP_WAKE_LOC 0x3 +#define BIT_BTGP_WAKE_LOC(x) \ + (((x) & BIT_MASK_BTGP_WAKE_LOC) << BIT_SHIFT_BTGP_WAKE_LOC) +#define BITS_BTGP_WAKE_LOC (BIT_MASK_BTGP_WAKE_LOC << BIT_SHIFT_BTGP_WAKE_LOC) +#define BIT_CLEAR_BTGP_WAKE_LOC(x) ((x) & (~BITS_BTGP_WAKE_LOC)) +#define BIT_GET_BTGP_WAKE_LOC(x) \ + (((x) >> BIT_SHIFT_BTGP_WAKE_LOC) & BIT_MASK_BTGP_WAKE_LOC) +#define BIT_SET_BTGP_WAKE_LOC(x, v) \ + (BIT_CLEAR_BTGP_WAKE_LOC(x) | BIT_BTGP_WAKE_LOC(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_BT_PDN BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_WLMAC_DBG_LOC 9 +#define BIT_MASK_WLMAC_DBG_LOC 0x3 +#define BIT_WLMAC_DBG_LOC(x) \ + (((x) & BIT_MASK_WLMAC_DBG_LOC) << BIT_SHIFT_WLMAC_DBG_LOC) +#define BITS_WLMAC_DBG_LOC (BIT_MASK_WLMAC_DBG_LOC << BIT_SHIFT_WLMAC_DBG_LOC) +#define BIT_CLEAR_WLMAC_DBG_LOC(x) ((x) & (~BITS_WLMAC_DBG_LOC)) +#define BIT_GET_WLMAC_DBG_LOC(x) \ + (((x) >> BIT_SHIFT_WLMAC_DBG_LOC) & BIT_MASK_WLMAC_DBG_LOC) +#define BIT_SET_WLMAC_DBG_LOC(x, v) \ + (BIT_CLEAR_WLMAC_DBG_LOC(x) | BIT_WLMAC_DBG_LOC(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_AUTO_WLPON BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SYM_MCU_CLK_DIV2 BIT(8) + +#define BIT_SHIFT_SYM_OSC32K_LDO_V18ADJ 8 +#define BIT_MASK_SYM_OSC32K_LDO_V18ADJ 0xf +#define BIT_SYM_OSC32K_LDO_V18ADJ(x) \ + (((x) & BIT_MASK_SYM_OSC32K_LDO_V18ADJ) \ + << BIT_SHIFT_SYM_OSC32K_LDO_V18ADJ) +#define BITS_SYM_OSC32K_LDO_V18ADJ \ + (BIT_MASK_SYM_OSC32K_LDO_V18ADJ << BIT_SHIFT_SYM_OSC32K_LDO_V18ADJ) +#define BIT_CLEAR_SYM_OSC32K_LDO_V18ADJ(x) ((x) & (~BITS_SYM_OSC32K_LDO_V18ADJ)) +#define BIT_GET_SYM_OSC32K_LDO_V18ADJ(x) \ + (((x) >> BIT_SHIFT_SYM_OSC32K_LDO_V18ADJ) & \ + BIT_MASK_SYM_OSC32K_LDO_V18ADJ) +#define BIT_SET_SYM_OSC32K_LDO_V18ADJ(x, v) \ + (BIT_CLEAR_SYM_OSC32K_LDO_V18ADJ(x) | BIT_SYM_OSC32K_LDO_V18ADJ(v)) + +#define BIT_SHIFT_HOST_WAKE_WL_LOC 8 +#define BIT_MASK_HOST_WAKE_WL_LOC 0x3 +#define BIT_HOST_WAKE_WL_LOC(x) \ + (((x) & BIT_MASK_HOST_WAKE_WL_LOC) << BIT_SHIFT_HOST_WAKE_WL_LOC) +#define BITS_HOST_WAKE_WL_LOC \ + (BIT_MASK_HOST_WAKE_WL_LOC << BIT_SHIFT_HOST_WAKE_WL_LOC) +#define BIT_CLEAR_HOST_WAKE_WL_LOC(x) ((x) & (~BITS_HOST_WAKE_WL_LOC)) +#define BIT_GET_HOST_WAKE_WL_LOC(x) \ + (((x) >> BIT_SHIFT_HOST_WAKE_WL_LOC) & BIT_MASK_HOST_WAKE_WL_LOC) +#define BIT_SET_HOST_WAKE_WL_LOC(x, v) \ + (BIT_CLEAR_HOST_WAKE_WL_LOC(x) | BIT_HOST_WAKE_WL_LOC(v)) + +#define BIT_SHIFT_SW_GPIO_B_OE2 8 +#define BIT_MASK_SW_GPIO_B_OE2 0xff +#define BIT_SW_GPIO_B_OE2(x) \ + (((x) & BIT_MASK_SW_GPIO_B_OE2) << BIT_SHIFT_SW_GPIO_B_OE2) +#define BITS_SW_GPIO_B_OE2 (BIT_MASK_SW_GPIO_B_OE2 << BIT_SHIFT_SW_GPIO_B_OE2) +#define BIT_CLEAR_SW_GPIO_B_OE2(x) ((x) & (~BITS_SW_GPIO_B_OE2)) +#define BIT_GET_SW_GPIO_B_OE2(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_B_OE2) & BIT_MASK_SW_GPIO_B_OE2) +#define BIT_SET_SW_GPIO_B_OE2(x, v) \ + (BIT_CLEAR_SW_GPIO_B_OE2(x) | BIT_SW_GPIO_B_OE2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_TRAP_ICFG 8 +#define BIT_MASK_TRAP_ICFG 0xf +#define BIT_TRAP_ICFG(x) (((x) & BIT_MASK_TRAP_ICFG) << BIT_SHIFT_TRAP_ICFG) +#define BITS_TRAP_ICFG (BIT_MASK_TRAP_ICFG << BIT_SHIFT_TRAP_ICFG) +#define BIT_CLEAR_TRAP_ICFG(x) ((x) & (~BITS_TRAP_ICFG)) +#define BIT_GET_TRAP_ICFG(x) (((x) >> BIT_SHIFT_TRAP_ICFG) & BIT_MASK_TRAP_ICFG) +#define BIT_SET_TRAP_ICFG(x, v) (BIT_CLEAR_TRAP_ICFG(x) | BIT_TRAP_ICFG(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_WL_MODE BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SPI_FLASH_LOC BIT(7) + +#define BIT_SHIFT_WLPHY_DBG_LOC 7 +#define BIT_MASK_WLPHY_DBG_LOC 0x3 +#define BIT_WLPHY_DBG_LOC(x) \ + (((x) & BIT_MASK_WLPHY_DBG_LOC) << BIT_SHIFT_WLPHY_DBG_LOC) +#define BITS_WLPHY_DBG_LOC (BIT_MASK_WLPHY_DBG_LOC << BIT_SHIFT_WLPHY_DBG_LOC) +#define BIT_CLEAR_WLPHY_DBG_LOC(x) ((x) & (~BITS_WLPHY_DBG_LOC)) +#define BIT_GET_WLPHY_DBG_LOC(x) \ + (((x) >> BIT_SHIFT_WLPHY_DBG_LOC) & BIT_MASK_WLPHY_DBG_LOC) +#define BIT_SET_WLPHY_DBG_LOC(x, v) \ + (BIT_CLEAR_WLPHY_DBG_LOC(x) | BIT_WLPHY_DBG_LOC(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_WLAN_ID BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_PKG_SEL_HCI BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_SYM_OSC32K_COMP_LOAD_CUR 6 +#define BIT_MASK_SYM_OSC32K_COMP_LOAD_CUR 0x3 +#define BIT_SYM_OSC32K_COMP_LOAD_CUR(x) \ + (((x) & BIT_MASK_SYM_OSC32K_COMP_LOAD_CUR) \ + << BIT_SHIFT_SYM_OSC32K_COMP_LOAD_CUR) +#define BITS_SYM_OSC32K_COMP_LOAD_CUR \ + (BIT_MASK_SYM_OSC32K_COMP_LOAD_CUR \ + << BIT_SHIFT_SYM_OSC32K_COMP_LOAD_CUR) +#define BIT_CLEAR_SYM_OSC32K_COMP_LOAD_CUR(x) \ + ((x) & (~BITS_SYM_OSC32K_COMP_LOAD_CUR)) +#define BIT_GET_SYM_OSC32K_COMP_LOAD_CUR(x) \ + (((x) >> BIT_SHIFT_SYM_OSC32K_COMP_LOAD_CUR) & \ + BIT_MASK_SYM_OSC32K_COMP_LOAD_CUR) +#define BIT_SET_SYM_OSC32K_COMP_LOAD_CUR(x, v) \ + (BIT_CLEAR_SYM_OSC32K_COMP_LOAD_CUR(x) | \ + BIT_SYM_OSC32K_COMP_LOAD_CUR(v)) + +#define BIT_WLGP_HW_DIS_LOC_BIT1 BIT(6) +#define BIT_XTAL_CKOUT_LOC BIT(6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_ALDN BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_XTAL_CLKREQ_EN BIT(5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_BTCOEX_CMDEN BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_HCI_SEL 4 +#define BIT_MASK_HCI_SEL 0x3 +#define BIT_HCI_SEL(x) (((x) & BIT_MASK_HCI_SEL) << BIT_SHIFT_HCI_SEL) +#define BITS_HCI_SEL (BIT_MASK_HCI_SEL << BIT_SHIFT_HCI_SEL) +#define BIT_CLEAR_HCI_SEL(x) ((x) & (~BITS_HCI_SEL)) +#define BIT_GET_HCI_SEL(x) (((x) >> BIT_SHIFT_HCI_SEL) & BIT_MASK_HCI_SEL) +#define BIT_SET_HCI_SEL(x, v) (BIT_CLEAR_HCI_SEL(x) | BIT_HCI_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SYM_BOOT_SEL BIT(4) + +#define BIT_SHIFT_SYM_OSC32K_COMP_LATCH_CUR 4 +#define BIT_MASK_SYM_OSC32K_COMP_LATCH_CUR 0x3 +#define BIT_SYM_OSC32K_COMP_LATCH_CUR(x) \ + (((x) & BIT_MASK_SYM_OSC32K_COMP_LATCH_CUR) \ + << BIT_SHIFT_SYM_OSC32K_COMP_LATCH_CUR) +#define BITS_SYM_OSC32K_COMP_LATCH_CUR \ + (BIT_MASK_SYM_OSC32K_COMP_LATCH_CUR \ + << BIT_SHIFT_SYM_OSC32K_COMP_LATCH_CUR) +#define BIT_CLEAR_SYM_OSC32K_COMP_LATCH_CUR(x) \ + ((x) & (~BITS_SYM_OSC32K_COMP_LATCH_CUR)) +#define BIT_GET_SYM_OSC32K_COMP_LATCH_CUR(x) \ + (((x) >> BIT_SHIFT_SYM_OSC32K_COMP_LATCH_CUR) & \ + BIT_MASK_SYM_OSC32K_COMP_LATCH_CUR) +#define BIT_SET_SYM_OSC32K_COMP_LATCH_CUR(x, v) \ + (BIT_CLEAR_SYM_OSC32K_COMP_LATCH_CUR(x) | \ + BIT_SYM_OSC32K_COMP_LATCH_CUR(v)) + +#define BIT_SHIFT_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY 4 +#define BIT_MASK_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY 0x3ff +#define BIT_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY(x) \ + (((x) & BIT_MASK_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY) \ + << BIT_SHIFT_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY) +#define BITS_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY \ + (BIT_MASK_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY \ + << BIT_SHIFT_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY) +#define BIT_CLEAR_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY(x) \ + ((x) & (~BITS_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY)) +#define BIT_GET_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY(x) \ + (((x) >> BIT_SHIFT_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY) & \ + BIT_MASK_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY) +#define BIT_SET_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY(x, v) \ + (BIT_CLEAR_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY(x) | \ + BIT_CRC16_CHECK_MAXIMUM_ADDRESS_BOUNDARY(v)) + +#define BIT_HOST_WAKE_WL_EN BIT(4) + +#define BIT_SHIFT_XTAL_CLKREQ_LOC 4 +#define BIT_MASK_XTAL_CLKREQ_LOC 0x3 +#define BIT_XTAL_CLKREQ_LOC(x) \ + (((x) & BIT_MASK_XTAL_CLKREQ_LOC) << BIT_SHIFT_XTAL_CLKREQ_LOC) +#define BITS_XTAL_CLKREQ_LOC \ + (BIT_MASK_XTAL_CLKREQ_LOC << BIT_SHIFT_XTAL_CLKREQ_LOC) +#define BIT_CLEAR_XTAL_CLKREQ_LOC(x) ((x) & (~BITS_XTAL_CLKREQ_LOC)) +#define BIT_GET_XTAL_CLKREQ_LOC(x) \ + (((x) >> BIT_SHIFT_XTAL_CLKREQ_LOC) & BIT_MASK_XTAL_CLKREQ_LOC) +#define BIT_SET_XTAL_CLKREQ_LOC(x, v) \ + (BIT_CLEAR_XTAL_CLKREQ_LOC(x) | BIT_XTAL_CLKREQ_LOC(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_BT_EN BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_BTGP_MCM_UART_EN BIT(3) +#define BIT_WLGP_UART_LOC BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_PAD_HCI_SEL_V2 3 +#define BIT_MASK_PAD_HCI_SEL_V2 0x3 +#define BIT_PAD_HCI_SEL_V2(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL_V2) << BIT_SHIFT_PAD_HCI_SEL_V2) +#define BITS_PAD_HCI_SEL_V2 \ + (BIT_MASK_PAD_HCI_SEL_V2 << BIT_SHIFT_PAD_HCI_SEL_V2) +#define BIT_CLEAR_PAD_HCI_SEL_V2(x) ((x) & (~BITS_PAD_HCI_SEL_V2)) +#define BIT_GET_PAD_HCI_SEL_V2(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL_V2) & BIT_MASK_PAD_HCI_SEL_V2) +#define BIT_SET_PAD_HCI_SEL_V2(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL_V2(x) | BIT_PAD_HCI_SEL_V2(v)) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_PAD_HCI_SEL_V1 3 +#define BIT_MASK_PAD_HCI_SEL_V1 0x7 +#define BIT_PAD_HCI_SEL_V1(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL_V1) << BIT_SHIFT_PAD_HCI_SEL_V1) +#define BITS_PAD_HCI_SEL_V1 \ + (BIT_MASK_PAD_HCI_SEL_V1 << BIT_SHIFT_PAD_HCI_SEL_V1) +#define BIT_CLEAR_PAD_HCI_SEL_V1(x) ((x) & (~BITS_PAD_HCI_SEL_V1)) +#define BIT_GET_PAD_HCI_SEL_V1(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL_V1) & BIT_MASK_PAD_HCI_SEL_V1) +#define BIT_SET_PAD_HCI_SEL_V1(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL_V1(x) | BIT_PAD_HCI_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_PAD_HCI_SEL 2 +#define BIT_MASK_PAD_HCI_SEL 0x3 +#define BIT_PAD_HCI_SEL(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL) << BIT_SHIFT_PAD_HCI_SEL) +#define BITS_PAD_HCI_SEL (BIT_MASK_PAD_HCI_SEL << BIT_SHIFT_PAD_HCI_SEL) +#define BIT_CLEAR_PAD_HCI_SEL(x) ((x) & (~BITS_PAD_HCI_SEL)) +#define BIT_GET_PAD_HCI_SEL(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL) & BIT_MASK_PAD_HCI_SEL) +#define BIT_SET_PAD_HCI_SEL(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL(x) | BIT_PAD_HCI_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_SYM_OSC32K_COMP_GM_CUR 2 +#define BIT_MASK_SYM_OSC32K_COMP_GM_CUR 0x3 +#define BIT_SYM_OSC32K_COMP_GM_CUR(x) \ + (((x) & BIT_MASK_SYM_OSC32K_COMP_GM_CUR) \ + << BIT_SHIFT_SYM_OSC32K_COMP_GM_CUR) +#define BITS_SYM_OSC32K_COMP_GM_CUR \ + (BIT_MASK_SYM_OSC32K_COMP_GM_CUR << BIT_SHIFT_SYM_OSC32K_COMP_GM_CUR) +#define BIT_CLEAR_SYM_OSC32K_COMP_GM_CUR(x) \ + ((x) & (~BITS_SYM_OSC32K_COMP_GM_CUR)) +#define BIT_GET_SYM_OSC32K_COMP_GM_CUR(x) \ + (((x) >> BIT_SHIFT_SYM_OSC32K_COMP_GM_CUR) & \ + BIT_MASK_SYM_OSC32K_COMP_GM_CUR) +#define BIT_SET_SYM_OSC32K_COMP_GM_CUR(x, v) \ + (BIT_CLEAR_SYM_OSC32K_COMP_GM_CUR(x) | BIT_SYM_OSC32K_COMP_GM_CUR(v)) + +#define BIT_WLGP_MCM_COEXFEN BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_HCI_SEL_V2 2 +#define BIT_MASK_HCI_SEL_V2 0x3 +#define BIT_HCI_SEL_V2(x) (((x) & BIT_MASK_HCI_SEL_V2) << BIT_SHIFT_HCI_SEL_V2) +#define BITS_HCI_SEL_V2 (BIT_MASK_HCI_SEL_V2 << BIT_SHIFT_HCI_SEL_V2) +#define BIT_CLEAR_HCI_SEL_V2(x) ((x) & (~BITS_HCI_SEL_V2)) +#define BIT_GET_HCI_SEL_V2(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_V2) & BIT_MASK_HCI_SEL_V2) +#define BIT_SET_HCI_SEL_V2(x, v) (BIT_CLEAR_HCI_SEL_V2(x) | BIT_HCI_SEL_V2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_BT_COEX_MCM_MBOX BIT(1) + +#define BIT_SHIFT_BTGP_WAKE_HST_LOC 1 +#define BIT_MASK_BTGP_WAKE_HST_LOC 0x3 +#define BIT_BTGP_WAKE_HST_LOC(x) \ + (((x) & BIT_MASK_BTGP_WAKE_HST_LOC) << BIT_SHIFT_BTGP_WAKE_HST_LOC) +#define BITS_BTGP_WAKE_HST_LOC \ + (BIT_MASK_BTGP_WAKE_HST_LOC << BIT_SHIFT_BTGP_WAKE_HST_LOC) +#define BIT_CLEAR_BTGP_WAKE_HST_LOC(x) ((x) & (~BITS_BTGP_WAKE_HST_LOC)) +#define BIT_GET_BTGP_WAKE_HST_LOC(x) \ + (((x) >> BIT_SHIFT_BTGP_WAKE_HST_LOC) & BIT_MASK_BTGP_WAKE_HST_LOC) +#define BIT_SET_BTGP_WAKE_HST_LOC(x, v) \ + (BIT_CLEAR_BTGP_WAKE_HST_LOC(x) | BIT_BTGP_WAKE_HST_LOC(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_TST_MOD_SEL BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_EFS_HCI_SEL 0 +#define BIT_MASK_EFS_HCI_SEL 0x3 +#define BIT_EFS_HCI_SEL(x) \ + (((x) & BIT_MASK_EFS_HCI_SEL) << BIT_SHIFT_EFS_HCI_SEL) +#define BITS_EFS_HCI_SEL (BIT_MASK_EFS_HCI_SEL << BIT_SHIFT_EFS_HCI_SEL) +#define BIT_CLEAR_EFS_HCI_SEL(x) ((x) & (~BITS_EFS_HCI_SEL)) +#define BIT_GET_EFS_HCI_SEL(x) \ + (((x) >> BIT_SHIFT_EFS_HCI_SEL) & BIT_MASK_EFS_HCI_SEL) +#define BIT_SET_EFS_HCI_SEL(x, v) \ + (BIT_CLEAR_EFS_HCI_SEL(x) | BIT_EFS_HCI_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SYM_BOOT_CFG BIT(0) + +#define BIT_SHIFT_SYM_SPIC_BOOT_EXT_ADDR 0 +#define BIT_MASK_SYM_SPIC_BOOT_EXT_ADDR 0xffff +#define BIT_SYM_SPIC_BOOT_EXT_ADDR(x) \ + (((x) & BIT_MASK_SYM_SPIC_BOOT_EXT_ADDR) \ + << BIT_SHIFT_SYM_SPIC_BOOT_EXT_ADDR) +#define BITS_SYM_SPIC_BOOT_EXT_ADDR \ + (BIT_MASK_SYM_SPIC_BOOT_EXT_ADDR << BIT_SHIFT_SYM_SPIC_BOOT_EXT_ADDR) +#define BIT_CLEAR_SYM_SPIC_BOOT_EXT_ADDR(x) \ + ((x) & (~BITS_SYM_SPIC_BOOT_EXT_ADDR)) +#define BIT_GET_SYM_SPIC_BOOT_EXT_ADDR(x) \ + (((x) >> BIT_SHIFT_SYM_SPIC_BOOT_EXT_ADDR) & \ + BIT_MASK_SYM_SPIC_BOOT_EXT_ADDR) +#define BIT_SET_SYM_SPIC_BOOT_EXT_ADDR(x, v) \ + (BIT_CLEAR_SYM_SPIC_BOOT_EXT_ADDR(x) | BIT_SYM_SPIC_BOOT_EXT_ADDR(v)) + +#define BIT_SHIFT_SYM_OSC32K_FREQSEL 0 +#define BIT_MASK_SYM_OSC32K_FREQSEL 0x3 +#define BIT_SYM_OSC32K_FREQSEL(x) \ + (((x) & BIT_MASK_SYM_OSC32K_FREQSEL) << BIT_SHIFT_SYM_OSC32K_FREQSEL) +#define BITS_SYM_OSC32K_FREQSEL \ + (BIT_MASK_SYM_OSC32K_FREQSEL << BIT_SHIFT_SYM_OSC32K_FREQSEL) +#define BIT_CLEAR_SYM_OSC32K_FREQSEL(x) ((x) & (~BITS_SYM_OSC32K_FREQSEL)) +#define BIT_GET_SYM_OSC32K_FREQSEL(x) \ + (((x) >> BIT_SHIFT_SYM_OSC32K_FREQSEL) & BIT_MASK_SYM_OSC32K_FREQSEL) +#define BIT_SET_SYM_OSC32K_FREQSEL(x, v) \ + (BIT_CLEAR_SYM_OSC32K_FREQSEL(x) | BIT_SYM_OSC32K_FREQSEL(v)) + +#define BIT_CRC16_CHECK_ENABLE BIT(0) +#define BIT_SW_GPIO_FUNC BIT(0) +#define BIT_BTGP_WAKE_BT_LOC BIT(0) + +#define BIT_SHIFT_SW_GPIO_A_OUT 0 +#define BIT_MASK_SW_GPIO_A_OUT 0xffffffffL +#define BIT_SW_GPIO_A_OUT(x) \ + (((x) & BIT_MASK_SW_GPIO_A_OUT) << BIT_SHIFT_SW_GPIO_A_OUT) +#define BITS_SW_GPIO_A_OUT (BIT_MASK_SW_GPIO_A_OUT << BIT_SHIFT_SW_GPIO_A_OUT) +#define BIT_CLEAR_SW_GPIO_A_OUT(x) ((x) & (~BITS_SW_GPIO_A_OUT)) +#define BIT_GET_SW_GPIO_A_OUT(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_A_OUT) & BIT_MASK_SW_GPIO_A_OUT) +#define BIT_SET_SW_GPIO_A_OUT(x, v) \ + (BIT_CLEAR_SW_GPIO_A_OUT(x) | BIT_SW_GPIO_A_OUT(v)) + +#define BIT_SHIFT_SW_GPIO_A_OEN 0 +#define BIT_MASK_SW_GPIO_A_OEN 0xffffffffL +#define BIT_SW_GPIO_A_OEN(x) \ + (((x) & BIT_MASK_SW_GPIO_A_OEN) << BIT_SHIFT_SW_GPIO_A_OEN) +#define BITS_SW_GPIO_A_OEN (BIT_MASK_SW_GPIO_A_OEN << BIT_SHIFT_SW_GPIO_A_OEN) +#define BIT_CLEAR_SW_GPIO_A_OEN(x) ((x) & (~BITS_SW_GPIO_A_OEN)) +#define BIT_GET_SW_GPIO_A_OEN(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_A_OEN) & BIT_MASK_SW_GPIO_A_OEN) +#define BIT_SET_SW_GPIO_A_OEN(x, v) \ + (BIT_CLEAR_SW_GPIO_A_OEN(x) | BIT_SW_GPIO_A_OEN(v)) + +#define BIT_SHIFT_SW_GPIO_A_OE2 0 +#define BIT_MASK_SW_GPIO_A_OE2 0xffffffffL +#define BIT_SW_GPIO_A_OE2(x) \ + (((x) & BIT_MASK_SW_GPIO_A_OE2) << BIT_SHIFT_SW_GPIO_A_OE2) +#define BITS_SW_GPIO_A_OE2 (BIT_MASK_SW_GPIO_A_OE2 << BIT_SHIFT_SW_GPIO_A_OE2) +#define BIT_CLEAR_SW_GPIO_A_OE2(x) ((x) & (~BITS_SW_GPIO_A_OE2)) +#define BIT_GET_SW_GPIO_A_OE2(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_A_OE2) & BIT_MASK_SW_GPIO_A_OE2) +#define BIT_SET_SW_GPIO_A_OE2(x, v) \ + (BIT_CLEAR_SW_GPIO_A_OE2(x) | BIT_SW_GPIO_A_OE2(v)) + +#define BIT_SHIFT_SW_GPIO_A_PU 0 +#define BIT_MASK_SW_GPIO_A_PU 0xffffffffL +#define BIT_SW_GPIO_A_PU(x) \ + (((x) & BIT_MASK_SW_GPIO_A_PU) << BIT_SHIFT_SW_GPIO_A_PU) +#define BITS_SW_GPIO_A_PU (BIT_MASK_SW_GPIO_A_PU << BIT_SHIFT_SW_GPIO_A_PU) +#define BIT_CLEAR_SW_GPIO_A_PU(x) ((x) & (~BITS_SW_GPIO_A_PU)) +#define BIT_GET_SW_GPIO_A_PU(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_A_PU) & BIT_MASK_SW_GPIO_A_PU) +#define BIT_SET_SW_GPIO_A_PU(x, v) \ + (BIT_CLEAR_SW_GPIO_A_PU(x) | BIT_SW_GPIO_A_PU(v)) + +#define BIT_SHIFT_SW_GPIO_A_PD 0 +#define BIT_MASK_SW_GPIO_A_PD 0xffffffffL +#define BIT_SW_GPIO_A_PD(x) \ + (((x) & BIT_MASK_SW_GPIO_A_PD) << BIT_SHIFT_SW_GPIO_A_PD) +#define BITS_SW_GPIO_A_PD (BIT_MASK_SW_GPIO_A_PD << BIT_SHIFT_SW_GPIO_A_PD) +#define BIT_CLEAR_SW_GPIO_A_PD(x) ((x) & (~BITS_SW_GPIO_A_PD)) +#define BIT_GET_SW_GPIO_A_PD(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_A_PD) & BIT_MASK_SW_GPIO_A_PD) +#define BIT_SET_SW_GPIO_A_PD(x, v) \ + (BIT_CLEAR_SW_GPIO_A_PD(x) | BIT_SW_GPIO_A_PD(v)) + +#define BIT_SHIFT_SW_GPIO_A_IN 0 +#define BIT_MASK_SW_GPIO_A_IN 0xffffffffL +#define BIT_SW_GPIO_A_IN(x) \ + (((x) & BIT_MASK_SW_GPIO_A_IN) << BIT_SHIFT_SW_GPIO_A_IN) +#define BITS_SW_GPIO_A_IN (BIT_MASK_SW_GPIO_A_IN << BIT_SHIFT_SW_GPIO_A_IN) +#define BIT_CLEAR_SW_GPIO_A_IN(x) ((x) & (~BITS_SW_GPIO_A_IN)) +#define BIT_GET_SW_GPIO_A_IN(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_A_IN) & BIT_MASK_SW_GPIO_A_IN) +#define BIT_SET_SW_GPIO_A_IN(x, v) \ + (BIT_CLEAR_SW_GPIO_A_IN(x) | BIT_SW_GPIO_A_IN(v)) + +#define BIT_SHIFT_SW_GPIO_B_OEN 0 +#define BIT_MASK_SW_GPIO_B_OEN 0xff +#define BIT_SW_GPIO_B_OEN(x) \ + (((x) & BIT_MASK_SW_GPIO_B_OEN) << BIT_SHIFT_SW_GPIO_B_OEN) +#define BITS_SW_GPIO_B_OEN (BIT_MASK_SW_GPIO_B_OEN << BIT_SHIFT_SW_GPIO_B_OEN) +#define BIT_CLEAR_SW_GPIO_B_OEN(x) ((x) & (~BITS_SW_GPIO_B_OEN)) +#define BIT_GET_SW_GPIO_B_OEN(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_B_OEN) & BIT_MASK_SW_GPIO_B_OEN) +#define BIT_SET_SW_GPIO_B_OEN(x, v) \ + (BIT_CLEAR_SW_GPIO_B_OEN(x) | BIT_SW_GPIO_B_OEN(v)) + +#define BIT_SHIFT_SW_GPIO_B_OUT 0 +#define BIT_MASK_SW_GPIO_B_OUT 0xff +#define BIT_SW_GPIO_B_OUT(x) \ + (((x) & BIT_MASK_SW_GPIO_B_OUT) << BIT_SHIFT_SW_GPIO_B_OUT) +#define BITS_SW_GPIO_B_OUT (BIT_MASK_SW_GPIO_B_OUT << BIT_SHIFT_SW_GPIO_B_OUT) +#define BIT_CLEAR_SW_GPIO_B_OUT(x) ((x) & (~BITS_SW_GPIO_B_OUT)) +#define BIT_GET_SW_GPIO_B_OUT(x) \ + (((x) >> BIT_SHIFT_SW_GPIO_B_OUT) & BIT_MASK_SW_GPIO_B_OUT) +#define BIT_SET_SW_GPIO_B_OUT(x, v) \ + (BIT_CLEAR_SW_GPIO_B_OUT(x) | BIT_SW_GPIO_B_OUT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_SHIFT_EFS_HCI_SEL_V1 0 +#define BIT_MASK_EFS_HCI_SEL_V1 0x7 +#define BIT_EFS_HCI_SEL_V1(x) \ + (((x) & BIT_MASK_EFS_HCI_SEL_V1) << BIT_SHIFT_EFS_HCI_SEL_V1) +#define BITS_EFS_HCI_SEL_V1 \ + (BIT_MASK_EFS_HCI_SEL_V1 << BIT_SHIFT_EFS_HCI_SEL_V1) +#define BIT_CLEAR_EFS_HCI_SEL_V1(x) ((x) & (~BITS_EFS_HCI_SEL_V1)) +#define BIT_GET_EFS_HCI_SEL_V1(x) \ + (((x) >> BIT_SHIFT_EFS_HCI_SEL_V1) & BIT_MASK_EFS_HCI_SEL_V1) +#define BIT_SET_EFS_HCI_SEL_V1(x, v) \ + (BIT_CLEAR_EFS_HCI_SEL_V1(x) | BIT_EFS_HCI_SEL_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_STATUS1 (Offset 0x00F4) */ + +#define BIT_PAD_HWPDB BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_STATUS2 (Offset 0x00F8) */ + +#define BIT_HIOE_ON_TIMEOUT BIT(23) +#define BIT_SIC_ON_TIMEOUT BIT(22) +#define BIT_CPU_ON_TIMEOUT BIT(21) +#define BIT_HCI_ON_TIMEOUT BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_STATUS2 (Offset 0x00F8) */ + +#define BIT_SIO_ALDN BIT(19) +#define BIT_USB_ALDN BIT(18) +#define BIT_PCI_ALDN BIT(17) +#define BIT_SYS_ALDN BIT(16) + +#define BIT_SHIFT_EPVID1 8 +#define BIT_MASK_EPVID1 0xff +#define BIT_EPVID1(x) (((x) & BIT_MASK_EPVID1) << BIT_SHIFT_EPVID1) +#define BITS_EPVID1 (BIT_MASK_EPVID1 << BIT_SHIFT_EPVID1) +#define BIT_CLEAR_EPVID1(x) ((x) & (~BITS_EPVID1)) +#define BIT_GET_EPVID1(x) (((x) >> BIT_SHIFT_EPVID1) & BIT_MASK_EPVID1) +#define BIT_SET_EPVID1(x, v) (BIT_CLEAR_EPVID1(x) | BIT_EPVID1(v)) + +#define BIT_SHIFT_EPVID0 0 +#define BIT_MASK_EPVID0 0xff +#define BIT_EPVID0(x) (((x) & BIT_MASK_EPVID0) << BIT_SHIFT_EPVID0) +#define BITS_EPVID0 (BIT_MASK_EPVID0 << BIT_SHIFT_EPVID0) +#define BIT_CLEAR_EPVID0(x) ((x) & (~BITS_EPVID0)) +#define BIT_GET_EPVID0(x) (((x) >> BIT_SHIFT_EPVID0) & BIT_MASK_EPVID0) +#define BIT_SET_EPVID0(x, v) (BIT_CLEAR_EPVID0(x) | BIT_EPVID0(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_USB2_SEL_1 BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_USB2_SEL BIT(31) +#define BIT_FEN_WLMAC_OFF BIT(31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_USB3PHY_RST BIT(30) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_U3PHY_RST_V1 BIT(30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_U3_TERM_DET BIT(29) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_U3_TERM_DETECT BIT(29) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_USB23_DBG_SEL BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_HCI_SEL_EMBEDDED BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_ISO_BB2PP BIT(7) +#define BIT_ISO_DENG2PP BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_SHIFT_HW_ID 0 +#define BIT_MASK_HW_ID 0xff +#define BIT_HW_ID(x) (((x) & BIT_MASK_HW_ID) << BIT_SHIFT_HW_ID) +#define BITS_HW_ID (BIT_MASK_HW_ID << BIT_SHIFT_HW_ID) +#define BIT_CLEAR_HW_ID(x) ((x) & (~BITS_HW_ID)) +#define BIT_GET_HW_ID(x) (((x) >> BIT_SHIFT_HW_ID) & BIT_MASK_HW_ID) +#define BIT_SET_HW_ID(x, v) (BIT_CLEAR_HW_ID(x) | BIT_HW_ID(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG2 (Offset 0x00FC) */ + +#define BIT_SHIFT_CHIPID 0 +#define BIT_MASK_CHIPID 0xff +#define BIT_CHIPID(x) (((x) & BIT_MASK_CHIPID) << BIT_SHIFT_CHIPID) +#define BITS_CHIPID (BIT_MASK_CHIPID << BIT_SHIFT_CHIPID) +#define BIT_CLEAR_CHIPID(x) ((x) & (~BITS_CHIPID)) +#define BIT_GET_CHIPID(x) (((x) >> BIT_SHIFT_CHIPID) & BIT_MASK_CHIPID) +#define BIT_SET_CHIPID(x, v) (BIT_CLEAR_CHIPID(x) | BIT_CHIPID(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_BIST_H32BIT_SEL BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_MACIO_TIMEOUT_EN BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_SHIFT_LBMODE 24 +#define BIT_MASK_LBMODE 0x1f +#define BIT_LBMODE(x) (((x) & BIT_MASK_LBMODE) << BIT_SHIFT_LBMODE) +#define BITS_LBMODE (BIT_MASK_LBMODE << BIT_SHIFT_LBMODE) +#define BIT_CLEAR_LBMODE(x) ((x) & (~BITS_LBMODE)) +#define BIT_GET_LBMODE(x) (((x) >> BIT_SHIFT_LBMODE) & BIT_MASK_LBMODE) +#define BIT_SET_LBMODE(x, v) (BIT_CLEAR_LBMODE(x) | BIT_LBMODE(v)) + +#define BIT_SHIFT_NETYPE1 18 +#define BIT_MASK_NETYPE1 0x3 +#define BIT_NETYPE1(x) (((x) & BIT_MASK_NETYPE1) << BIT_SHIFT_NETYPE1) +#define BITS_NETYPE1 (BIT_MASK_NETYPE1 << BIT_SHIFT_NETYPE1) +#define BIT_CLEAR_NETYPE1(x) ((x) & (~BITS_NETYPE1)) +#define BIT_GET_NETYPE1(x) (((x) >> BIT_SHIFT_NETYPE1) & BIT_MASK_NETYPE1) +#define BIT_SET_NETYPE1(x, v) (BIT_CLEAR_NETYPE1(x) | BIT_NETYPE1(v)) + +#define BIT_SHIFT_NETYPE0 16 +#define BIT_MASK_NETYPE0 0x3 +#define BIT_NETYPE0(x) (((x) & BIT_MASK_NETYPE0) << BIT_SHIFT_NETYPE0) +#define BITS_NETYPE0 (BIT_MASK_NETYPE0 << BIT_SHIFT_NETYPE0) +#define BIT_CLEAR_NETYPE0(x) ((x) & (~BITS_NETYPE0)) +#define BIT_GET_NETYPE0(x) (((x) >> BIT_SHIFT_NETYPE0) & BIT_MASK_NETYPE0) +#define BIT_SET_NETYPE0(x, v) (BIT_CLEAR_NETYPE0(x) | BIT_NETYPE0(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_STAT_FUNC_RST BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_COUNTER_STS_EN BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_PTA_I2C_MBOX_EN BIT(12) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_I2C_MAILBOX_EN BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_SHCUT_EN BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CR (Offset 0x0100) */ + +#define BIT_32K_CAL_TMR_EN BIT(10) +#define BIT_MAC_SEC_EN BIT(9) +#define BIT_ENSWBCN BIT(8) +#define BIT_MACRXEN BIT(7) +#define BIT_MACTXEN BIT(6) +#define BIT_SCHEDULE_EN BIT(5) +#define BIT_PROTOCOL_EN BIT(4) +#define BIT_RXDMA_EN BIT(3) +#define BIT_TXDMA_EN BIT(2) +#define BIT_HCI_RXDMA_EN BIT(1) +#define BIT_HCI_TXDMA_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PG_SIZE (Offset 0x0104) */ + +#define BIT_SHIFT_DBG_FIFO_SEL 16 +#define BIT_MASK_DBG_FIFO_SEL 0xff +#define BIT_DBG_FIFO_SEL(x) \ + (((x) & BIT_MASK_DBG_FIFO_SEL) << BIT_SHIFT_DBG_FIFO_SEL) +#define BITS_DBG_FIFO_SEL (BIT_MASK_DBG_FIFO_SEL << BIT_SHIFT_DBG_FIFO_SEL) +#define BIT_CLEAR_DBG_FIFO_SEL(x) ((x) & (~BITS_DBG_FIFO_SEL)) +#define BIT_GET_DBG_FIFO_SEL(x) \ + (((x) >> BIT_SHIFT_DBG_FIFO_SEL) & BIT_MASK_DBG_FIFO_SEL) +#define BIT_SET_DBG_FIFO_SEL(x, v) \ + (BIT_CLEAR_DBG_FIFO_SEL(x) | BIT_DBG_FIFO_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PKT_BUFF_ACCESS_CTRL (Offset 0x0106) */ + +#define BIT_SHIFT_PKT_BUFF_ACCESS_CTRL 0 +#define BIT_MASK_PKT_BUFF_ACCESS_CTRL 0xff +#define BIT_PKT_BUFF_ACCESS_CTRL(x) \ + (((x) & BIT_MASK_PKT_BUFF_ACCESS_CTRL) \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL) +#define BITS_PKT_BUFF_ACCESS_CTRL \ + (BIT_MASK_PKT_BUFF_ACCESS_CTRL << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL) +#define BIT_CLEAR_PKT_BUFF_ACCESS_CTRL(x) ((x) & (~BITS_PKT_BUFF_ACCESS_CTRL)) +#define BIT_GET_PKT_BUFF_ACCESS_CTRL(x) \ + (((x) >> BIT_SHIFT_PKT_BUFF_ACCESS_CTRL) & \ + BIT_MASK_PKT_BUFF_ACCESS_CTRL) +#define BIT_SET_PKT_BUFF_ACCESS_CTRL(x, v) \ + (BIT_CLEAR_PKT_BUFF_ACCESS_CTRL(x) | BIT_PKT_BUFF_ACCESS_CTRL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_CLK_STATE (Offset 0x0108) */ + +#define BIT_RXPKTBUF_DBG BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TSF_CLK_STATE (Offset 0x0108) */ + +#define BIT_TSF_CLK_IDX BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_CLK_STATE (Offset 0x0108) */ + +#define BIT_TSF_CLK_STABLE BIT(15) + +#define BIT_SHIFT_PKTBUF_DBG_ADDR 0 +#define BIT_MASK_PKTBUF_DBG_ADDR 0x1fff +#define BIT_PKTBUF_DBG_ADDR(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_ADDR) << BIT_SHIFT_PKTBUF_DBG_ADDR) +#define BITS_PKTBUF_DBG_ADDR \ + (BIT_MASK_PKTBUF_DBG_ADDR << BIT_SHIFT_PKTBUF_DBG_ADDR) +#define BIT_CLEAR_PKTBUF_DBG_ADDR(x) ((x) & (~BITS_PKTBUF_DBG_ADDR)) +#define BIT_GET_PKTBUF_DBG_ADDR(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR) & BIT_MASK_PKTBUF_DBG_ADDR) +#define BIT_SET_PKTBUF_DBG_ADDR(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_ADDR(x) | BIT_PKTBUF_DBG_ADDR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_CSI_BW_EN BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_HIQ_MAP_V1 19 +#define BIT_MASK_TXDMA_HIQ_MAP_V1 0x7 +#define BIT_TXDMA_HIQ_MAP_V1(x) \ + (((x) & BIT_MASK_TXDMA_HIQ_MAP_V1) << BIT_SHIFT_TXDMA_HIQ_MAP_V1) +#define BITS_TXDMA_HIQ_MAP_V1 \ + (BIT_MASK_TXDMA_HIQ_MAP_V1 << BIT_SHIFT_TXDMA_HIQ_MAP_V1) +#define BIT_CLEAR_TXDMA_HIQ_MAP_V1(x) ((x) & (~BITS_TXDMA_HIQ_MAP_V1)) +#define BIT_GET_TXDMA_HIQ_MAP_V1(x) \ + (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_V1) & BIT_MASK_TXDMA_HIQ_MAP_V1) +#define BIT_SET_TXDMA_HIQ_MAP_V1(x, v) \ + (BIT_CLEAR_TXDMA_HIQ_MAP_V1(x) | BIT_TXDMA_HIQ_MAP_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_CMQ_MAP 16 +#define BIT_MASK_TXDMA_CMQ_MAP 0x3 +#define BIT_TXDMA_CMQ_MAP(x) \ + (((x) & BIT_MASK_TXDMA_CMQ_MAP) << BIT_SHIFT_TXDMA_CMQ_MAP) +#define BITS_TXDMA_CMQ_MAP (BIT_MASK_TXDMA_CMQ_MAP << BIT_SHIFT_TXDMA_CMQ_MAP) +#define BIT_CLEAR_TXDMA_CMQ_MAP(x) ((x) & (~BITS_TXDMA_CMQ_MAP)) +#define BIT_GET_TXDMA_CMQ_MAP(x) \ + (((x) >> BIT_SHIFT_TXDMA_CMQ_MAP) & BIT_MASK_TXDMA_CMQ_MAP) +#define BIT_SET_TXDMA_CMQ_MAP(x, v) \ + (BIT_CLEAR_TXDMA_CMQ_MAP(x) | BIT_TXDMA_CMQ_MAP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_MGQ_MAP_V1 16 +#define BIT_MASK_TXDMA_MGQ_MAP_V1 0x7 +#define BIT_TXDMA_MGQ_MAP_V1(x) \ + (((x) & BIT_MASK_TXDMA_MGQ_MAP_V1) << BIT_SHIFT_TXDMA_MGQ_MAP_V1) +#define BITS_TXDMA_MGQ_MAP_V1 \ + (BIT_MASK_TXDMA_MGQ_MAP_V1 << BIT_SHIFT_TXDMA_MGQ_MAP_V1) +#define BIT_CLEAR_TXDMA_MGQ_MAP_V1(x) ((x) & (~BITS_TXDMA_MGQ_MAP_V1)) +#define BIT_GET_TXDMA_MGQ_MAP_V1(x) \ + (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_V1) & BIT_MASK_TXDMA_MGQ_MAP_V1) +#define BIT_SET_TXDMA_MGQ_MAP_V1(x, v) \ + (BIT_CLEAR_TXDMA_MGQ_MAP_V1(x) | BIT_TXDMA_MGQ_MAP_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_H2C_MAP 16 +#define BIT_MASK_TXDMA_H2C_MAP 0x3 +#define BIT_TXDMA_H2C_MAP(x) \ + (((x) & BIT_MASK_TXDMA_H2C_MAP) << BIT_SHIFT_TXDMA_H2C_MAP) +#define BITS_TXDMA_H2C_MAP (BIT_MASK_TXDMA_H2C_MAP << BIT_SHIFT_TXDMA_H2C_MAP) +#define BIT_CLEAR_TXDMA_H2C_MAP(x) ((x) & (~BITS_TXDMA_H2C_MAP)) +#define BIT_GET_TXDMA_H2C_MAP(x) \ + (((x) >> BIT_SHIFT_TXDMA_H2C_MAP) & BIT_MASK_TXDMA_H2C_MAP) +#define BIT_SET_TXDMA_H2C_MAP(x, v) \ + (BIT_CLEAR_TXDMA_H2C_MAP(x) | BIT_TXDMA_H2C_MAP(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_HIQ_MAP 14 +#define BIT_MASK_TXDMA_HIQ_MAP 0x3 +#define BIT_TXDMA_HIQ_MAP(x) \ + (((x) & BIT_MASK_TXDMA_HIQ_MAP) << BIT_SHIFT_TXDMA_HIQ_MAP) +#define BITS_TXDMA_HIQ_MAP (BIT_MASK_TXDMA_HIQ_MAP << BIT_SHIFT_TXDMA_HIQ_MAP) +#define BIT_CLEAR_TXDMA_HIQ_MAP(x) ((x) & (~BITS_TXDMA_HIQ_MAP)) +#define BIT_GET_TXDMA_HIQ_MAP(x) \ + (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP) & BIT_MASK_TXDMA_HIQ_MAP) +#define BIT_SET_TXDMA_HIQ_MAP(x, v) \ + (BIT_CLEAR_TXDMA_HIQ_MAP(x) | BIT_TXDMA_HIQ_MAP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_BKQ_MAP_V1 13 +#define BIT_MASK_TXDMA_BKQ_MAP_V1 0x7 +#define BIT_TXDMA_BKQ_MAP_V1(x) \ + (((x) & BIT_MASK_TXDMA_BKQ_MAP_V1) << BIT_SHIFT_TXDMA_BKQ_MAP_V1) +#define BITS_TXDMA_BKQ_MAP_V1 \ + (BIT_MASK_TXDMA_BKQ_MAP_V1 << BIT_SHIFT_TXDMA_BKQ_MAP_V1) +#define BIT_CLEAR_TXDMA_BKQ_MAP_V1(x) ((x) & (~BITS_TXDMA_BKQ_MAP_V1)) +#define BIT_GET_TXDMA_BKQ_MAP_V1(x) \ + (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_V1) & BIT_MASK_TXDMA_BKQ_MAP_V1) +#define BIT_SET_TXDMA_BKQ_MAP_V1(x, v) \ + (BIT_CLEAR_TXDMA_BKQ_MAP_V1(x) | BIT_TXDMA_BKQ_MAP_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_MGQ_MAP 12 +#define BIT_MASK_TXDMA_MGQ_MAP 0x3 +#define BIT_TXDMA_MGQ_MAP(x) \ + (((x) & BIT_MASK_TXDMA_MGQ_MAP) << BIT_SHIFT_TXDMA_MGQ_MAP) +#define BITS_TXDMA_MGQ_MAP (BIT_MASK_TXDMA_MGQ_MAP << BIT_SHIFT_TXDMA_MGQ_MAP) +#define BIT_CLEAR_TXDMA_MGQ_MAP(x) ((x) & (~BITS_TXDMA_MGQ_MAP)) +#define BIT_GET_TXDMA_MGQ_MAP(x) \ + (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP) & BIT_MASK_TXDMA_MGQ_MAP) +#define BIT_SET_TXDMA_MGQ_MAP(x, v) \ + (BIT_CLEAR_TXDMA_MGQ_MAP(x) | BIT_TXDMA_MGQ_MAP(v)) + +#define BIT_SHIFT_TXDMA_BKQ_MAP 10 +#define BIT_MASK_TXDMA_BKQ_MAP 0x3 +#define BIT_TXDMA_BKQ_MAP(x) \ + (((x) & BIT_MASK_TXDMA_BKQ_MAP) << BIT_SHIFT_TXDMA_BKQ_MAP) +#define BITS_TXDMA_BKQ_MAP (BIT_MASK_TXDMA_BKQ_MAP << BIT_SHIFT_TXDMA_BKQ_MAP) +#define BIT_CLEAR_TXDMA_BKQ_MAP(x) ((x) & (~BITS_TXDMA_BKQ_MAP)) +#define BIT_GET_TXDMA_BKQ_MAP(x) \ + (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP) & BIT_MASK_TXDMA_BKQ_MAP) +#define BIT_SET_TXDMA_BKQ_MAP(x, v) \ + (BIT_CLEAR_TXDMA_BKQ_MAP(x) | BIT_TXDMA_BKQ_MAP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_BEQ_MAP_V1 10 +#define BIT_MASK_TXDMA_BEQ_MAP_V1 0x7 +#define BIT_TXDMA_BEQ_MAP_V1(x) \ + (((x) & BIT_MASK_TXDMA_BEQ_MAP_V1) << BIT_SHIFT_TXDMA_BEQ_MAP_V1) +#define BITS_TXDMA_BEQ_MAP_V1 \ + (BIT_MASK_TXDMA_BEQ_MAP_V1 << BIT_SHIFT_TXDMA_BEQ_MAP_V1) +#define BIT_CLEAR_TXDMA_BEQ_MAP_V1(x) ((x) & (~BITS_TXDMA_BEQ_MAP_V1)) +#define BIT_GET_TXDMA_BEQ_MAP_V1(x) \ + (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_V1) & BIT_MASK_TXDMA_BEQ_MAP_V1) +#define BIT_SET_TXDMA_BEQ_MAP_V1(x, v) \ + (BIT_CLEAR_TXDMA_BEQ_MAP_V1(x) | BIT_TXDMA_BEQ_MAP_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_BEQ_MAP 8 +#define BIT_MASK_TXDMA_BEQ_MAP 0x3 +#define BIT_TXDMA_BEQ_MAP(x) \ + (((x) & BIT_MASK_TXDMA_BEQ_MAP) << BIT_SHIFT_TXDMA_BEQ_MAP) +#define BITS_TXDMA_BEQ_MAP (BIT_MASK_TXDMA_BEQ_MAP << BIT_SHIFT_TXDMA_BEQ_MAP) +#define BIT_CLEAR_TXDMA_BEQ_MAP(x) ((x) & (~BITS_TXDMA_BEQ_MAP)) +#define BIT_GET_TXDMA_BEQ_MAP(x) \ + (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP) & BIT_MASK_TXDMA_BEQ_MAP) +#define BIT_SET_TXDMA_BEQ_MAP(x, v) \ + (BIT_CLEAR_TXDMA_BEQ_MAP(x) | BIT_TXDMA_BEQ_MAP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_VIQ_MAP_V1 7 +#define BIT_MASK_TXDMA_VIQ_MAP_V1 0x7 +#define BIT_TXDMA_VIQ_MAP_V1(x) \ + (((x) & BIT_MASK_TXDMA_VIQ_MAP_V1) << BIT_SHIFT_TXDMA_VIQ_MAP_V1) +#define BITS_TXDMA_VIQ_MAP_V1 \ + (BIT_MASK_TXDMA_VIQ_MAP_V1 << BIT_SHIFT_TXDMA_VIQ_MAP_V1) +#define BIT_CLEAR_TXDMA_VIQ_MAP_V1(x) ((x) & (~BITS_TXDMA_VIQ_MAP_V1)) +#define BIT_GET_TXDMA_VIQ_MAP_V1(x) \ + (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_V1) & BIT_MASK_TXDMA_VIQ_MAP_V1) +#define BIT_SET_TXDMA_VIQ_MAP_V1(x, v) \ + (BIT_CLEAR_TXDMA_VIQ_MAP_V1(x) | BIT_TXDMA_VIQ_MAP_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_VIQ_MAP 6 +#define BIT_MASK_TXDMA_VIQ_MAP 0x3 +#define BIT_TXDMA_VIQ_MAP(x) \ + (((x) & BIT_MASK_TXDMA_VIQ_MAP) << BIT_SHIFT_TXDMA_VIQ_MAP) +#define BITS_TXDMA_VIQ_MAP (BIT_MASK_TXDMA_VIQ_MAP << BIT_SHIFT_TXDMA_VIQ_MAP) +#define BIT_CLEAR_TXDMA_VIQ_MAP(x) ((x) & (~BITS_TXDMA_VIQ_MAP)) +#define BIT_GET_TXDMA_VIQ_MAP(x) \ + (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP) & BIT_MASK_TXDMA_VIQ_MAP) +#define BIT_SET_TXDMA_VIQ_MAP(x, v) \ + (BIT_CLEAR_TXDMA_VIQ_MAP(x) | BIT_TXDMA_VIQ_MAP(v)) + +#define BIT_SHIFT_TXDMA_VOQ_MAP 4 +#define BIT_MASK_TXDMA_VOQ_MAP 0x3 +#define BIT_TXDMA_VOQ_MAP(x) \ + (((x) & BIT_MASK_TXDMA_VOQ_MAP) << BIT_SHIFT_TXDMA_VOQ_MAP) +#define BITS_TXDMA_VOQ_MAP (BIT_MASK_TXDMA_VOQ_MAP << BIT_SHIFT_TXDMA_VOQ_MAP) +#define BIT_CLEAR_TXDMA_VOQ_MAP(x) ((x) & (~BITS_TXDMA_VOQ_MAP)) +#define BIT_GET_TXDMA_VOQ_MAP(x) \ + (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP) & BIT_MASK_TXDMA_VOQ_MAP) +#define BIT_SET_TXDMA_VOQ_MAP(x, v) \ + (BIT_CLEAR_TXDMA_VOQ_MAP(x) | BIT_TXDMA_VOQ_MAP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_SHIFT_TXDMA_VOQ_MAP_V1 4 +#define BIT_MASK_TXDMA_VOQ_MAP_V1 0x7 +#define BIT_TXDMA_VOQ_MAP_V1(x) \ + (((x) & BIT_MASK_TXDMA_VOQ_MAP_V1) << BIT_SHIFT_TXDMA_VOQ_MAP_V1) +#define BITS_TXDMA_VOQ_MAP_V1 \ + (BIT_MASK_TXDMA_VOQ_MAP_V1 << BIT_SHIFT_TXDMA_VOQ_MAP_V1) +#define BIT_CLEAR_TXDMA_VOQ_MAP_V1(x) ((x) & (~BITS_TXDMA_VOQ_MAP_V1)) +#define BIT_GET_TXDMA_VOQ_MAP_V1(x) \ + (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_V1) & BIT_MASK_TXDMA_VOQ_MAP_V1) +#define BIT_SET_TXDMA_VOQ_MAP_V1(x, v) \ + (BIT_CLEAR_TXDMA_VOQ_MAP_V1(x) | BIT_TXDMA_VOQ_MAP_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_TXDMA_BW_EN BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */ + +#define BIT_RXDMA_AGG_EN BIT(2) +#define BIT_RXSHFT_EN BIT(1) +#define BIT_RXDMA_ARBBW_EN BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_TRXFF_BNDY (Offset 0x0114) */ + +#define BIT_SHIFT_RXFFOVFL_RSV_V1 28 +#define BIT_MASK_RXFFOVFL_RSV_V1 0xf +#define BIT_RXFFOVFL_RSV_V1(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV_V1) << BIT_SHIFT_RXFFOVFL_RSV_V1) +#define BITS_RXFFOVFL_RSV_V1 \ + (BIT_MASK_RXFFOVFL_RSV_V1 << BIT_SHIFT_RXFFOVFL_RSV_V1) +#define BIT_CLEAR_RXFFOVFL_RSV_V1(x) ((x) & (~BITS_RXFFOVFL_RSV_V1)) +#define BIT_GET_RXFFOVFL_RSV_V1(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V1) & BIT_MASK_RXFFOVFL_RSV_V1) +#define BIT_SET_RXFFOVFL_RSV_V1(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV_V1(x) | BIT_RXFFOVFL_RSV_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TRXFF_BNDY (Offset 0x0114) */ + +#define BIT_SHIFT_RXFF0_BNDY 16 +#define BIT_MASK_RXFF0_BNDY 0xffff +#define BIT_RXFF0_BNDY(x) (((x) & BIT_MASK_RXFF0_BNDY) << BIT_SHIFT_RXFF0_BNDY) +#define BITS_RXFF0_BNDY (BIT_MASK_RXFF0_BNDY << BIT_SHIFT_RXFF0_BNDY) +#define BIT_CLEAR_RXFF0_BNDY(x) ((x) & (~BITS_RXFF0_BNDY)) +#define BIT_GET_RXFF0_BNDY(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY) & BIT_MASK_RXFF0_BNDY) +#define BIT_SET_RXFF0_BNDY(x, v) (BIT_CLEAR_RXFF0_BNDY(x) | BIT_RXFF0_BNDY(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TRXFF_BNDY (Offset 0x0114) */ + +#define BIT_SHIFT_FWFFOVFL_RSV 16 +#define BIT_MASK_FWFFOVFL_RSV 0xf +#define BIT_FWFFOVFL_RSV(x) \ + (((x) & BIT_MASK_FWFFOVFL_RSV) << BIT_SHIFT_FWFFOVFL_RSV) +#define BITS_FWFFOVFL_RSV (BIT_MASK_FWFFOVFL_RSV << BIT_SHIFT_FWFFOVFL_RSV) +#define BIT_CLEAR_FWFFOVFL_RSV(x) ((x) & (~BITS_FWFFOVFL_RSV)) +#define BIT_GET_FWFFOVFL_RSV(x) \ + (((x) >> BIT_SHIFT_FWFFOVFL_RSV) & BIT_MASK_FWFFOVFL_RSV) +#define BIT_SET_FWFFOVFL_RSV(x, v) \ + (BIT_CLEAR_FWFFOVFL_RSV(x) | BIT_FWFFOVFL_RSV(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TRXFF_BNDY (Offset 0x0114) */ + +#define BIT_SHIFT_RXFFOVFL_RSV 8 +#define BIT_MASK_RXFFOVFL_RSV 0xf +#define BIT_RXFFOVFL_RSV(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV) << BIT_SHIFT_RXFFOVFL_RSV) +#define BITS_RXFFOVFL_RSV (BIT_MASK_RXFFOVFL_RSV << BIT_SHIFT_RXFFOVFL_RSV) +#define BIT_CLEAR_RXFFOVFL_RSV(x) ((x) & (~BITS_RXFFOVFL_RSV)) +#define BIT_GET_RXFFOVFL_RSV(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV) & BIT_MASK_RXFFOVFL_RSV) +#define BIT_SET_RXFFOVFL_RSV(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV(x) | BIT_RXFFOVFL_RSV(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TRXFF_BNDY (Offset 0x0114) */ + +#define BIT_SHIFT_RXFFOVFL_RSV_V2 8 +#define BIT_MASK_RXFFOVFL_RSV_V2 0xf +#define BIT_RXFFOVFL_RSV_V2(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV_V2) << BIT_SHIFT_RXFFOVFL_RSV_V2) +#define BITS_RXFFOVFL_RSV_V2 \ + (BIT_MASK_RXFFOVFL_RSV_V2 << BIT_SHIFT_RXFFOVFL_RSV_V2) +#define BIT_CLEAR_RXFFOVFL_RSV_V2(x) ((x) & (~BITS_RXFFOVFL_RSV_V2)) +#define BIT_GET_RXFFOVFL_RSV_V2(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2) & BIT_MASK_RXFFOVFL_RSV_V2) +#define BIT_SET_RXFFOVFL_RSV_V2(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV_V2(x) | BIT_RXFFOVFL_RSV_V2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_TRXFF_BNDY (Offset 0x0114) */ + +#define BIT_SHIFT_RXFF0_BNDY_V1 8 +#define BIT_MASK_RXFF0_BNDY_V1 0x3ffff +#define BIT_RXFF0_BNDY_V1(x) \ + (((x) & BIT_MASK_RXFF0_BNDY_V1) << BIT_SHIFT_RXFF0_BNDY_V1) +#define BITS_RXFF0_BNDY_V1 (BIT_MASK_RXFF0_BNDY_V1 << BIT_SHIFT_RXFF0_BNDY_V1) +#define BIT_CLEAR_RXFF0_BNDY_V1(x) ((x) & (~BITS_RXFF0_BNDY_V1)) +#define BIT_GET_RXFF0_BNDY_V1(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY_V1) & BIT_MASK_RXFF0_BNDY_V1) +#define BIT_SET_RXFF0_BNDY_V1(x, v) \ + (BIT_CLEAR_RXFF0_BNDY_V1(x) | BIT_RXFF0_BNDY_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TRXFF_BNDY (Offset 0x0114) */ + +#define BIT_SHIFT_TXPKTBUF_PGBNDY 0 +#define BIT_MASK_TXPKTBUF_PGBNDY 0xff +#define BIT_TXPKTBUF_PGBNDY(x) \ + (((x) & BIT_MASK_TXPKTBUF_PGBNDY) << BIT_SHIFT_TXPKTBUF_PGBNDY) +#define BITS_TXPKTBUF_PGBNDY \ + (BIT_MASK_TXPKTBUF_PGBNDY << BIT_SHIFT_TXPKTBUF_PGBNDY) +#define BIT_CLEAR_TXPKTBUF_PGBNDY(x) ((x) & (~BITS_TXPKTBUF_PGBNDY)) +#define BIT_GET_TXPKTBUF_PGBNDY(x) \ + (((x) >> BIT_SHIFT_TXPKTBUF_PGBNDY) & BIT_MASK_TXPKTBUF_PGBNDY) +#define BIT_SET_TXPKTBUF_PGBNDY(x, v) \ + (BIT_CLEAR_TXPKTBUF_PGBNDY(x) | BIT_TXPKTBUF_PGBNDY(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PTA_I2C_MBOX (Offset 0x0118) */ + +#define BIT_SHIFT_RESP_TXPOWER 18 +#define BIT_MASK_RESP_TXPOWER 0x7 +#define BIT_RESP_TXPOWER(x) \ + (((x) & BIT_MASK_RESP_TXPOWER) << BIT_SHIFT_RESP_TXPOWER) +#define BITS_RESP_TXPOWER (BIT_MASK_RESP_TXPOWER << BIT_SHIFT_RESP_TXPOWER) +#define BIT_CLEAR_RESP_TXPOWER(x) ((x) & (~BITS_RESP_TXPOWER)) +#define BIT_GET_RESP_TXPOWER(x) \ + (((x) >> BIT_SHIFT_RESP_TXPOWER) & BIT_MASK_RESP_TXPOWER) +#define BIT_SET_RESP_TXPOWER(x, v) \ + (BIT_CLEAR_RESP_TXPOWER(x) | BIT_RESP_TXPOWER(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_FF_STATUS (Offset 0x0118) */ + +#define BIT_SHIFT_RXFF0_RDPTR_V1 13 +#define BIT_MASK_RXFF0_RDPTR_V1 0x3ffff +#define BIT_RXFF0_RDPTR_V1(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR_V1) << BIT_SHIFT_RXFF0_RDPTR_V1) +#define BITS_RXFF0_RDPTR_V1 \ + (BIT_MASK_RXFF0_RDPTR_V1 << BIT_SHIFT_RXFF0_RDPTR_V1) +#define BIT_CLEAR_RXFF0_RDPTR_V1(x) ((x) & (~BITS_RXFF0_RDPTR_V1)) +#define BIT_GET_RXFF0_RDPTR_V1(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR_V1) & BIT_MASK_RXFF0_RDPTR_V1) +#define BIT_SET_RXFF0_RDPTR_V1(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR_V1(x) | BIT_RXFF0_RDPTR_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PTA_I2C_MBOX (Offset 0x0118) */ + +#define BIT_SHIFT_I2C_M_STATUS 8 +#define BIT_MASK_I2C_M_STATUS 0xf +#define BIT_I2C_M_STATUS(x) \ + (((x) & BIT_MASK_I2C_M_STATUS) << BIT_SHIFT_I2C_M_STATUS) +#define BITS_I2C_M_STATUS (BIT_MASK_I2C_M_STATUS << BIT_SHIFT_I2C_M_STATUS) +#define BIT_CLEAR_I2C_M_STATUS(x) ((x) & (~BITS_I2C_M_STATUS)) +#define BIT_GET_I2C_M_STATUS(x) \ + (((x) >> BIT_SHIFT_I2C_M_STATUS) & BIT_MASK_I2C_M_STATUS) +#define BIT_SET_I2C_M_STATUS(x, v) \ + (BIT_CLEAR_I2C_M_STATUS(x) | BIT_I2C_M_STATUS(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PTA_I2C_MBOX (Offset 0x0118) */ + +#define BIT_SHIFT_I2C_M_BUS_GNT 4 +#define BIT_MASK_I2C_M_BUS_GNT 0x7 +#define BIT_I2C_M_BUS_GNT(x) \ + (((x) & BIT_MASK_I2C_M_BUS_GNT) << BIT_SHIFT_I2C_M_BUS_GNT) +#define BITS_I2C_M_BUS_GNT (BIT_MASK_I2C_M_BUS_GNT << BIT_SHIFT_I2C_M_BUS_GNT) +#define BIT_CLEAR_I2C_M_BUS_GNT(x) ((x) & (~BITS_I2C_M_BUS_GNT)) +#define BIT_GET_I2C_M_BUS_GNT(x) \ + (((x) >> BIT_SHIFT_I2C_M_BUS_GNT) & BIT_MASK_I2C_M_BUS_GNT) +#define BIT_SET_I2C_M_BUS_GNT(x, v) \ + (BIT_CLEAR_I2C_M_BUS_GNT(x) | BIT_I2C_M_BUS_GNT(v)) + +#define BIT_I2C_GNT_FW BIT(3) + +#define BIT_SHIFT_I2C_DATA_RATE 1 +#define BIT_MASK_I2C_DATA_RATE 0x3 +#define BIT_I2C_DATA_RATE(x) \ + (((x) & BIT_MASK_I2C_DATA_RATE) << BIT_SHIFT_I2C_DATA_RATE) +#define BITS_I2C_DATA_RATE (BIT_MASK_I2C_DATA_RATE << BIT_SHIFT_I2C_DATA_RATE) +#define BIT_CLEAR_I2C_DATA_RATE(x) ((x) & (~BITS_I2C_DATA_RATE)) +#define BIT_GET_I2C_DATA_RATE(x) \ + (((x) >> BIT_SHIFT_I2C_DATA_RATE) & BIT_MASK_I2C_DATA_RATE) +#define BIT_SET_I2C_DATA_RATE(x, v) \ + (BIT_CLEAR_I2C_DATA_RATE(x) | BIT_I2C_DATA_RATE(v)) + +#define BIT_I2C_SW_CONTROL_UNLOCK BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT) + +/* 2 REG_FF_STATUS (Offset 0x0118) */ + +#define BIT_SHIFT_RXFF0_WTPTR_V1 0 +#define BIT_MASK_RXFF0_WTPTR_V1 0x3ffff +#define BIT_RXFF0_WTPTR_V1(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR_V1) << BIT_SHIFT_RXFF0_WTPTR_V1) +#define BITS_RXFF0_WTPTR_V1 \ + (BIT_MASK_RXFF0_WTPTR_V1 << BIT_SHIFT_RXFF0_WTPTR_V1) +#define BIT_CLEAR_RXFF0_WTPTR_V1(x) ((x) & (~BITS_RXFF0_WTPTR_V1)) +#define BIT_GET_RXFF0_WTPTR_V1(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR_V1) & BIT_MASK_RXFF0_WTPTR_V1) +#define BIT_SET_RXFF0_WTPTR_V1(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR_V1(x) | BIT_RXFF0_WTPTR_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXFF_PTR (Offset 0x011C) */ + +#define BIT_SHIFT_RXFF0_RDPTR 16 +#define BIT_MASK_RXFF0_RDPTR 0xffff +#define BIT_RXFF0_RDPTR(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR) << BIT_SHIFT_RXFF0_RDPTR) +#define BITS_RXFF0_RDPTR (BIT_MASK_RXFF0_RDPTR << BIT_SHIFT_RXFF0_RDPTR) +#define BIT_CLEAR_RXFF0_RDPTR(x) ((x) & (~BITS_RXFF0_RDPTR)) +#define BIT_GET_RXFF0_RDPTR(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR) & BIT_MASK_RXFF0_RDPTR) +#define BIT_SET_RXFF0_RDPTR(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR(x) | BIT_RXFF0_RDPTR(v)) + +#define BIT_SHIFT_RXFF0_WTPTR 0 +#define BIT_MASK_RXFF0_WTPTR 0xffff +#define BIT_RXFF0_WTPTR(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR) << BIT_SHIFT_RXFF0_WTPTR) +#define BITS_RXFF0_WTPTR (BIT_MASK_RXFF0_WTPTR << BIT_SHIFT_RXFF0_WTPTR) +#define BIT_CLEAR_RXFF0_WTPTR(x) ((x) & (~BITS_RXFF0_WTPTR)) +#define BIT_GET_RXFF0_WTPTR(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR) & BIT_MASK_RXFF0_WTPTR) +#define BIT_SET_RXFF0_WTPTR(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR(x) | BIT_RXFF0_WTPTR(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_H2C_OK_INT_MSK BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_SW_PLL_LEAVE_32K_INT_EN BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_CPUMGQ_DROP_BY_HOLD_TIME_INT_EN BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_H2C_CMD_FULL_INT_MSK BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_FWFF_FULL_INT_EN BIT(30) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FWFF_FULL_INT_EN BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_PWR_INT_127_MSK_V1 BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_BB_STOP_RX_INT_EN BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_BB_STOP_RX_INT_EN BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_PWR_INT_126_MSK BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RXDMA2_DONE_INT_EN BIT(28) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_PWR_INT_125TO96_MSK BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RXDONE3_INT_EN BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_PWR_INT_95TO64_MSK_V1 BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RXDONE2_INT_EN BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_PWR_INT_63TO32_MSK_V1 BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RX_BCN_P4_INT_EN BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_PWR_INT_31TO0_MSK_V1 BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RX_BCN_P3_INT_EN BIT(24) +#define BIT_FS_RX_BCN_P2_INT_EN BIT(23) +#define BIT_FS_RX_BCN_P1_INT_EN BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_BF0_TIMEOUT_INT_MSK BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RX_BCN_P0_INT_EN BIT(21) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_BF1_TIMEOUT_INT_MSK BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RX_UMD0_INT_EN BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_EVTQ_TXDONE_INT_MSK BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RX_UMD1_INT_EN BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_EVTQ_START_INT_MSK BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RX_BMD0_INT_EN BIT(18) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_TXBCN2_OK_INT_MSK BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RX_BMD1_INT_EN BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_TXBCN2_ERR_INT_MSK BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RXDONE_INT_EN BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_DWWIN_END_INT_MSK BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_WWLAN_INT_EN BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_BCN2_EARLY_INT_MSK BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_SOUND_DONE_INT_EN BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_TBTT1_INT_MSK BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_LP_STBY_INT_EN BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_PSTIMERB_INT_MSK BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_TRL_MTR_INT_EN BIT(12) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_PSTIMERA_INT_MSK BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_BF1_PRETO_INT_EN BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_P2P_RFOFF_EARLY_INT_MSK BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_BF0_PRETO_INT_EN BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_MACID_RELEASE_INT_MSK BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_PTCL_RELEASE_MACID_INT_EN BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_NANRPT_DONE_INT_MSK BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_PRETXERR_HANDLE_FSIMR BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_PRETX_ERRHLD_INT_EN BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_PRETX_ERRHLD_INT_EN BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_FTM_PTT_INT_MSK_V1 BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_GTRD_INT_EN BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_RXFTMREQ_OK_INT_MSK BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_LTE_COEX_EN BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_RXFTM_INT_MSK_V1 BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_WLACTOFF_INT_EN BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_TXFTM_INT_MSK_V1 BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_WLACTON_INT_EN BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_LTECOEX_INT_MSK BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_BTCMD_INT_EN BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_REG_MAILBOX_TO_I2C_INT BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_MAILBOX_INT_MSK BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_TRPC_TO_INT_EN BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_FLC_DRUTO_INT_MSK BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_TRPC_TO_INT_EN_V1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_BIT_RPC_O_T_INT_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEIMR (Offset 0x0120) */ + +#define BIT_FLC_PKTTH_INT_MSK BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1IMR (Offset 0x0120) */ + +#define BIT_FS_RPC_O_T_INT_EN_V1 BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_H2C_OK_INT BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_SW_PLL_LEAVE_32K_INT BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_CPUMGQ_DROP_BY_HOLD_TIME_INT BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_H2C_CMD_FULL_INT BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_FS_FWFF_FULL_INT BIT(30) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FWFF_FULL_INT BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_PWR_INT_127_V2 BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_BB_STOP_RX_INT BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_BB_STOP_RX_INT BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_PWR_INT_126 BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RXDMA2_DONE_INT BIT(28) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_PWR_INT_125TO96 BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RXDONE3_INT BIT(27) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RXDONE3_INT_INT BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_PWR_INT_95TO64_V1 BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RXDONE2_INT BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_PWR_INT_63TO32_V1 BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RX_BCN_P4_INT BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_PWR_INT_31TO0_V1 BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RX_BCN_P3_INT BIT(24) +#define BIT_FS_RX_BCN_P2_INT BIT(23) +#define BIT_FS_RX_BCN_P1_INT BIT(22) +#define BIT_FS_RX_BCN_P0_INT BIT(21) +#define BIT_FS_RX_UMD0_INT BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_EVTQ_TXDONE_INT BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RX_UMD1_INT BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_EVTQ_START_INT BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RX_BMD0_INT BIT(18) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_TXBCN2_OK_INT BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RX_BMD1_INT BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_TXBCN2_ERR_INT BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RXDONE_INT BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_DWWIN_END_INT BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_WWLAN_INT BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_BCN2_EARLY_INT BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_SOUND_DONE_INT BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_TBTT1_INT BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_LP_STBY_INT BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_PSTIMERB_INT BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_TRL_MTR_INT BIT(12) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_PSTIMERA_INT BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_BF1_PRETO_INT BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_P2P_RFOFF_EARLY_INT BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_BF0_PRETO_INT BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_MACID_RELEASE_INT BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_PTCL_RELEASE_MACID_INT BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_NANRPT_DONE_INT BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_PRETXERR_HANDLE_FSISR BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_PRETX_ERRHLD_INT BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_PRETX_ERRHLD_INT BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_FTM_PTT_INT_V1 BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_SND_RDY_INT BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_RXFTMREQ_OK_INT BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_LTE_COEX_INT BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_RXFTM_INT_V1 BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_WLACTOFF_INT BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_TXFTM_INT_V1 BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_WLACTON_INT BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_LTECOEX_INT BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_BCN_RX_INT_INT BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_BT_CMD_INT BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_MAILBOX_TO_I2C BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_MAILBOX_INT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_MAILBOX_TO_I2C_INT BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_TRPC_TO_INT BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_FLC_DRUTO_INT BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_TRPC_TO_INT BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_RPC_O_T_INT BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FEISR (Offset 0x0124) */ + +#define BIT_FLC_PKTTH_INT BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE1ISR (Offset 0x0124) */ + +#define BIT_FS_RPC_O_T_INT BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CPWM (Offset 0x012C) */ + +#define BIT_CPWM_TOGGLING BIT(31) + +#define BIT_SHIFT_CPWM_MOD 24 +#define BIT_MASK_CPWM_MOD 0x7f +#define BIT_CPWM_MOD(x) (((x) & BIT_MASK_CPWM_MOD) << BIT_SHIFT_CPWM_MOD) +#define BITS_CPWM_MOD (BIT_MASK_CPWM_MOD << BIT_SHIFT_CPWM_MOD) +#define BIT_CLEAR_CPWM_MOD(x) ((x) & (~BITS_CPWM_MOD)) +#define BIT_GET_CPWM_MOD(x) (((x) >> BIT_SHIFT_CPWM_MOD) & BIT_MASK_CPWM_MOD) +#define BIT_SET_CPWM_MOD(x, v) (BIT_CLEAR_CPWM_MOD(x) | BIT_CPWM_MOD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_PCIE_BCNDMAERR_INT_MSK BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNOK_MB7_INT_EN BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_SOUND_DONE_MSK BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_SOUND_DONE_INT_MSK BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNOK_MB6_INT_EN BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TRY_DONE_MSK BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TRY_DONE_INT_MSK BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNOK_MB5_INT_EN BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXRPT_CNT_FULL_MSK BIT(28) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXRPT_CNT_FULL_INT_MSK BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNOK_MB4_INT_EN BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_WLACTOFF_INT_EN BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_WLACTOFF_INT_MSK BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNOK_MB3_INT_EN BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_WLACTON_INT_EN BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_WLACTON_INT_MSK BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNOK_MB2_INT_EN BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXPKTIN_INT_EN BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXPKTIN_INT_MSK BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNOK_MB1_INT_EN BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXBCNOK_MSK BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXBCNOK_INT_MSK BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNOK_MB0_INT_EN BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXBCNERR_MSK BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXBCNERR_INT_MSK BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNERR_MB7_INT_EN BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RX_UMD0_EN BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RX_UMD0_INT_MSK BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNERR_MB6_INT_EN BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RX_UMD1_EN BIT(21) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RX_UMD1_INT_MSK BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNERR_MB5_INT_EN BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RX_BMD0_EN BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RX_BMD0_INT_MSK BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNERR_MB4_INT_EN BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RX_BMD1_EN BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RX_BMD1_INT_MSK BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNERR_MB3_INT_EN BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCN_RX_INT_EN BIT(18) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCN_RX_INT_INT_MSK BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNERR_MB2_INT_EN BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TBTTINT_MSK BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TBTTINT_INT_MSK BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNERR_MB1_INT_EN BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNERLY_MSK BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNERLY_INT_MSK BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXBCNERR_MB0_INT_EN BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA7_MSK BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA7_INT_MSK BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_CPUMGN_POLLED_PKT_DONE_INT_EN BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_CPU_MGQ_TXDONE_INT_EN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA6_MSK BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA6_INT_MSK BIT(14) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_SIFS_OVERSPEC_INT_EN BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA5_MSK BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA5_INT_MSK BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA4_MSK BIT(12) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA4_INT_MSK BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_MGNTQFF_TO_INT_EN BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA3_MSK BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA3_INT_MSK BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_DDMA1_LP_INT_ENBIT_CPUMGN_POLLED_PKT_BUSY_ERR_INT_EN BIT(11) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_CPUMGQ_ERR_INT_EN BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_DDMA1_LP_INT_EN BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA2_MSK BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA2_INT_MSK BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_DDMA1_HP_INT_EN BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA1_MSK BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA1_INT_MSK BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_DDMA0_LP_INT_EN BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA0_MSK BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_BCNDMA0_INT_MSK BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_DDMA0_HP_INT_EN BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_LP_STBY_MSK BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_LP_STBY_INT_MSK BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TRXRPT_INT_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_CTWENDINT_MSK BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_CTWENDINT_INT_MSK BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_C2H_W_READY_INT_EN BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_HRCV_MSK BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_HRCV_INT_MSK BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_HRCV_INT_EN BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_H2CCMD_MSK BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_H2CCMD_INT_MSK BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_H2CCMD_INT_EN BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RXDONE_MSK BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_RXDONE_INT_MSK BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXPKTIN_INT_EN BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_ERRORHDL_MSK BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_ERRORHDL_INT_MSK BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_ERRORHDL_INT_EN BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXCCX_MSK_FW BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXCCX_INT_MSK BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXCCX_INT_EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXCLOSE_MSK BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_TXCLOSE_INT_MSK BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWIMR (Offset 0x0130) */ + +#define BIT_FS_TXCLOSE_INT_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_PCIE_BCNDMAERR_INT BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNOK_MB7_INT BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_SOUND_DONE_INT BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNOK_MB6_INT BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_TRY_DONE_INT BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNOK_MB5_INT BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_TXRPT_CNT_FULL_INT BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNOK_MB4_INT BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_WLACTOFF_INT BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNOK_MB3_INT BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_WLACTON_INT BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNOK_MB2_INT BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_TXPKTIN_INT BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNOK_MB1_INT BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_TXBCNOK_INT BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNOK_MB0_INT BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_TXBCNERR_INT BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNERR_MB7_INT BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_RX_UMD0_INT BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNERR_MB6_INT BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_RX_UMD1_INT BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNERR_MB5_INT BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_RX_BMD0_INT BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNERR_MB4_INT BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_RX_BMD1_INT BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNERR_MB3_INT BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCN_RX_INT_INT BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNERR_MB2_INT BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_TBTTINT_INT BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNERR_MB1_INT BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNERLY_INT BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXBCNERR_MB0_INT BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNDMA7_INT BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_CPUMGN_POLLED_PKT_DONE_INT BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_CPU_MGQ_TXDONE_INT BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNDMA6_INT BIT(14) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_SIFS_OVERSPEC_INT BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNDMA5_INT BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNDMA4_INT BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_MGNTQFF_TO_INT BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNDMA3_INT BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_DDMA1_LP_INTBIT_CPUMGN_POLLED_PKT_BUSY_ERR_INT BIT(11) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_CPUMGQ_ERR_INT BIT(11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_DDMA1_LP_INT BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNDMA2_INT BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_DDMA1_HP_INT BIT(10) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FWCMD_PKTIN_INT BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNDMA1_INT BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_DDMA0_LP_INT BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_BCNDMA0_INT BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_DDMA0_HP_INT BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_LP_STBY_INT BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TRXRPT_INT BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_CTWENDINT_INT BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_C2H_W_READY_INT BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_HRCV_INT BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_HRCV_INT BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_H2CCMD_INT BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_H2CCMD_INT BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_RXDONE_INT BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXPKTIN_INT BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_ERRORHDL_INT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_ERRORHDL_INT BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_TXCCX_INT BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXCCX_INT BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_TXCLOSE_INT BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWISR (Offset 0x0134) */ + +#define BIT_FS_TXCLOSE_INT BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GTINT6_MSK BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GT6INT_MSK BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TX_NULL1_INT_MSK BIT(30) +#define BIT_TX_NULL0_INT_MSK BIT(29) +#define BIT_MTI_BCNIVLEAR_INT_MSK BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_ATIMINT_MSK BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_ATIM_INT_MSK BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_WWLAN_INT_EN BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_WWLAN_INT_MSK BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_C2H_W_READY_EN BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_C2H_W_READY_MSK BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TRL_MTR_EN BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TRL_MTR_INT_MSK BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_CLR_PS_STATUS_MSK BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_PS_TIMER_C_EARLY_INT_EN BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_RETRIEVE_BUFFERED_MSK BIT(22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_RETRIEVE_BUFFERED_INT_MSK BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_PS_TIMER_B_EARLY_INT_EN BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_RPWMINT2_MSK BIT(21) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_RPWM2INT_MSK BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_PS_TIMER_A_EARLY_INT_EN BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TSF_BIT32_TOGGLE_MSK_V1 BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TSF_BIT32_TOGGLE_INT_MSK BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TRIGGER_PKT_MSK BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_PS_TIMER_C_INT_EN BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FW_BTCMD_INTMSK BIT(18) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FW_BTCMD_INT_MSK BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_PS_TIMER_B_INT_EN BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_P2P_RFOFF_INTMSK BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_P2P_RFOFF_INT_MSK BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_PS_TIMER_A_INT_EN BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_P2P_RFON_INTMSK BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_P2P_RFON_INT_MSK BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_CPUMGQ_TX_TIMER_INT_EN BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TXBCN1ERR_MSK BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TX_BCN1ERR_INT_MSK BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_PS_TIMEOUT2_EN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TXBCN1OK_MSK BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TX_BCN1OK_INT_MSK BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_PS_TIMEOUT1_EN BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FT_ATIMEND_EMSK BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FT_ATIMEND_E_MSK BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_PS_TIMEOUT0_EN BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_BCNDMAINT_EMSK BIT(12) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_BCNDMAINT_E_MSK_V1 BIT(12) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT12_EN BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GTINT5_MSK BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GT5INT_MSK BIT(11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT11_EN BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_EOSP_INT_MSK BIT(10) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT10_EN BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_RX_BCN_E_MSK BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_RX_BCN_E_INT_MSK BIT(9) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT9_EN BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_RPWM_INT_EN BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_RPWMINT_MSK BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT8_EN BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_PSTIMER_MSK BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_PSTIMER_INT_MSK BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT7_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TIMEOUT1_MSK BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TIMEOUT1_INT_MSK BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT6_EN BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TIMEOUT0_MSK BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_TIMEOUT0_INT_MSK BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT5_EN BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FT_GTINT4_MSK BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FT_GT4INT_MSK BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT4_EN BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FT_GTINT3_MSK BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FT_GT3INT_MSK BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT3_EN BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GTINT2_MSK BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GT2INT_MSK BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT2_EN BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GTINT1_MSK BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GT1INT_MSK BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT1_EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GTINT0_MSK BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_GT0INT_MSK BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTIMR (Offset 0x0138) */ + +#define BIT_FS_GTINT0_EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_GT6INT BIT(31) +#define BIT_TX_NULL1_INT BIT(30) +#define BIT_TX_NULL0_INT BIT(29) +#define BIT_MTI_BCNIVLEAR_INT BIT(28) +#define BIT_ATIM_INT BIT(27) +#define BIT_WWLAN_INT BIT(26) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_5_EARLY__INT BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_C2H_W_READY BIT(25) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_4_EARLY__INT BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_TRL_MTR_INT BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_3_EARLY__INT BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_CLR_PS_STATUS BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_C_EARLY__INT BIT(23) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_2_EARLY__INT BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_RETRIEVE_BUFFERED_INT BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_B_EARLY__INT BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_1_EARLY__INT BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_RPWM2INT BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_A_EARLY__INT BIT(21) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_0_EARLY__INT BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_TSF_BIT32_TOGGLE_INT_V1 BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_TRIGGER_PKT BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_C_INT BIT(19) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_5_INT BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FW_BTCMD_INT BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_B_INT BIT(18) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_4_INT BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_P2P_RFOFF_INT BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_A_INT BIT(17) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_3_INT BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_P2P_RFON_INT BIT(16) + +#define BIT_SHIFT_LLTINI_PDATA 16 +#define BIT_MASK_LLTINI_PDATA 0xff +#define BIT_LLTINI_PDATA(x) \ + (((x) & BIT_MASK_LLTINI_PDATA) << BIT_SHIFT_LLTINI_PDATA) +#define BITS_LLTINI_PDATA (BIT_MASK_LLTINI_PDATA << BIT_SHIFT_LLTINI_PDATA) +#define BIT_CLEAR_LLTINI_PDATA(x) ((x) & (~BITS_LLTINI_PDATA)) +#define BIT_GET_LLTINI_PDATA(x) \ + (((x) >> BIT_SHIFT_LLTINI_PDATA) & BIT_MASK_LLTINI_PDATA) +#define BIT_SET_LLTINI_PDATA(x, v) \ + (BIT_CLEAR_LLTINI_PDATA(x) | BIT_LLTINI_PDATA(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_CPUMGQ_TX_TIMER_INT BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_TX_BCN1ERR_INT BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_PS_TIMEOUT2_INT BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_2_INT BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_TX_BCN1OK_INT BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_PS_TIMEOUT1_INT BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_1_INT BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FT_ATIMEND_E BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_PS_TIMEOUT0_INT BIT(13) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PS_TIMER_0_INT BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_BCNDMAINT_E_V1 BIT(12) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT12_INT BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_GT5INT BIT(11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT11_INT BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_EOSP_INT BIT(10) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT10_INT BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_RX_BCN_E_INT BIT(9) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT9_INT BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_RPWMINT BIT(8) + +#define BIT_SHIFT_LLTINI_ADDR 8 +#define BIT_MASK_LLTINI_ADDR 0xff +#define BIT_LLTINI_ADDR(x) \ + (((x) & BIT_MASK_LLTINI_ADDR) << BIT_SHIFT_LLTINI_ADDR) +#define BITS_LLTINI_ADDR (BIT_MASK_LLTINI_ADDR << BIT_SHIFT_LLTINI_ADDR) +#define BIT_CLEAR_LLTINI_ADDR(x) ((x) & (~BITS_LLTINI_ADDR)) +#define BIT_GET_LLTINI_ADDR(x) \ + (((x) >> BIT_SHIFT_LLTINI_ADDR) & BIT_MASK_LLTINI_ADDR) +#define BIT_SET_LLTINI_ADDR(x, v) \ + (BIT_CLEAR_LLTINI_ADDR(x) | BIT_LLTINI_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT8_INT BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_PSTIMER_INT BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT7_INT BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_TIMEOUT1_INT BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT6_INT BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_TIMEOUT0_INT BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT5_INT BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FT_GT4INT BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT4_INT BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FT_GT3INT BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT3_INT BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_GT2INT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT2_INT BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_GT1INT BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT1_INT BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_GT0INT BIT(0) + +#define BIT_SHIFT_LLTINI_HDATA 0 +#define BIT_MASK_LLTINI_HDATA 0xff +#define BIT_LLTINI_HDATA(x) \ + (((x) & BIT_MASK_LLTINI_HDATA) << BIT_SHIFT_LLTINI_HDATA) +#define BITS_LLTINI_HDATA (BIT_MASK_LLTINI_HDATA << BIT_SHIFT_LLTINI_HDATA) +#define BIT_CLEAR_LLTINI_HDATA(x) ((x) & (~BITS_LLTINI_HDATA)) +#define BIT_GET_LLTINI_HDATA(x) \ + (((x) >> BIT_SHIFT_LLTINI_HDATA) & BIT_MASK_LLTINI_HDATA) +#define BIT_SET_LLTINI_HDATA(x, v) \ + (BIT_CLEAR_LLTINI_HDATA(x) | BIT_LLTINI_HDATA(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FTISR (Offset 0x013C) */ + +#define BIT_FS_GTINT0_INT BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */ + +#define BIT_SHIFT_PKTBUF_WRITE_EN 24 +#define BIT_MASK_PKTBUF_WRITE_EN 0xff +#define BIT_PKTBUF_WRITE_EN(x) \ + (((x) & BIT_MASK_PKTBUF_WRITE_EN) << BIT_SHIFT_PKTBUF_WRITE_EN) +#define BITS_PKTBUF_WRITE_EN \ + (BIT_MASK_PKTBUF_WRITE_EN << BIT_SHIFT_PKTBUF_WRITE_EN) +#define BIT_CLEAR_PKTBUF_WRITE_EN(x) ((x) & (~BITS_PKTBUF_WRITE_EN)) +#define BIT_GET_PKTBUF_WRITE_EN(x) \ + (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN) & BIT_MASK_PKTBUF_WRITE_EN) +#define BIT_SET_PKTBUF_WRITE_EN(x, v) \ + (BIT_CLEAR_PKTBUF_WRITE_EN(x) | BIT_PKTBUF_WRITE_EN(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */ + +#define BIT_TXPKT_BUF_READ_EN BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */ + +#define BIT_TXPKTBUF_DBG BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */ + +#define BIT_TXRPTBUF_DBG BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */ + +#define BIT_TXRPT_BUF_READ_EN BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */ + +#define BIT_TXRPTBUF_DBG_V2 BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */ + +#define BIT_TXPKTBUF_DBG_V2 BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */ + +#define BIT_RXPKT_BUF_READ_EN BIT(16) + +#define BIT_SHIFT_PKTBUF_ADDR 0 +#define BIT_MASK_PKTBUF_ADDR 0x1fff +#define BIT_PKTBUF_ADDR(x) \ + (((x) & BIT_MASK_PKTBUF_ADDR) << BIT_SHIFT_PKTBUF_ADDR) +#define BITS_PKTBUF_ADDR (BIT_MASK_PKTBUF_ADDR << BIT_SHIFT_PKTBUF_ADDR) +#define BIT_CLEAR_PKTBUF_ADDR(x) ((x) & (~BITS_PKTBUF_ADDR)) +#define BIT_GET_PKTBUF_ADDR(x) \ + (((x) >> BIT_SHIFT_PKTBUF_ADDR) & BIT_MASK_PKTBUF_ADDR) +#define BIT_SET_PKTBUF_ADDR(x, v) \ + (BIT_CLEAR_PKTBUF_ADDR(x) | BIT_PKTBUF_ADDR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PKTBUF_DBG_DATA_L (Offset 0x0144) */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_L 0 +#define BIT_MASK_PKTBUF_DBG_DATA_L 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_L(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_L) << BIT_SHIFT_PKTBUF_DBG_DATA_L) +#define BITS_PKTBUF_DBG_DATA_L \ + (BIT_MASK_PKTBUF_DBG_DATA_L << BIT_SHIFT_PKTBUF_DBG_DATA_L) +#define BIT_CLEAR_PKTBUF_DBG_DATA_L(x) ((x) & (~BITS_PKTBUF_DBG_DATA_L)) +#define BIT_GET_PKTBUF_DBG_DATA_L(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L) & BIT_MASK_PKTBUF_DBG_DATA_L) +#define BIT_SET_PKTBUF_DBG_DATA_L(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_L(x) | BIT_PKTBUF_DBG_DATA_L(v)) + +/* 2 REG_PKTBUF_DBG_DATA_H (Offset 0x0148) */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_H 0 +#define BIT_MASK_PKTBUF_DBG_DATA_H 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_H(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_H) << BIT_SHIFT_PKTBUF_DBG_DATA_H) +#define BITS_PKTBUF_DBG_DATA_H \ + (BIT_MASK_PKTBUF_DBG_DATA_H << BIT_SHIFT_PKTBUF_DBG_DATA_H) +#define BIT_CLEAR_PKTBUF_DBG_DATA_H(x) ((x) & (~BITS_PKTBUF_DBG_DATA_H)) +#define BIT_GET_PKTBUF_DBG_DATA_H(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H) & BIT_MASK_PKTBUF_DBG_DATA_H) +#define BIT_SET_PKTBUF_DBG_DATA_H(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_H(x) | BIT_PKTBUF_DBG_DATA_H(v)) + +/* 2 REG_CPWM2 (Offset 0x014C) */ + +#define BIT_SHIFT_L0S_TO_RCVY_NUM 16 +#define BIT_MASK_L0S_TO_RCVY_NUM 0xff +#define BIT_L0S_TO_RCVY_NUM(x) \ + (((x) & BIT_MASK_L0S_TO_RCVY_NUM) << BIT_SHIFT_L0S_TO_RCVY_NUM) +#define BITS_L0S_TO_RCVY_NUM \ + (BIT_MASK_L0S_TO_RCVY_NUM << BIT_SHIFT_L0S_TO_RCVY_NUM) +#define BIT_CLEAR_L0S_TO_RCVY_NUM(x) ((x) & (~BITS_L0S_TO_RCVY_NUM)) +#define BIT_GET_L0S_TO_RCVY_NUM(x) \ + (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM) & BIT_MASK_L0S_TO_RCVY_NUM) +#define BIT_SET_L0S_TO_RCVY_NUM(x, v) \ + (BIT_CLEAR_L0S_TO_RCVY_NUM(x) | BIT_L0S_TO_RCVY_NUM(v)) + +#define BIT_CPWM2_TOGGLING BIT(15) + +#define BIT_SHIFT_CPWM2_MOD 0 +#define BIT_MASK_CPWM2_MOD 0x7fff +#define BIT_CPWM2_MOD(x) (((x) & BIT_MASK_CPWM2_MOD) << BIT_SHIFT_CPWM2_MOD) +#define BITS_CPWM2_MOD (BIT_MASK_CPWM2_MOD << BIT_SHIFT_CPWM2_MOD) +#define BIT_CLEAR_CPWM2_MOD(x) ((x) & (~BITS_CPWM2_MOD)) +#define BIT_GET_CPWM2_MOD(x) (((x) >> BIT_SHIFT_CPWM2_MOD) & BIT_MASK_CPWM2_MOD) +#define BIT_SET_CPWM2_MOD(x, v) (BIT_CLEAR_CPWM2_MOD(x) | BIT_CPWM2_MOD(v)) + +/* 2 REG_TC0_CTRL (Offset 0x0150) */ + +#define BIT_TC0INT_EN BIT(26) +#define BIT_TC0MODE BIT(25) +#define BIT_TC0EN BIT(24) + +#define BIT_SHIFT_TC0DATA 0 +#define BIT_MASK_TC0DATA 0xffffff +#define BIT_TC0DATA(x) (((x) & BIT_MASK_TC0DATA) << BIT_SHIFT_TC0DATA) +#define BITS_TC0DATA (BIT_MASK_TC0DATA << BIT_SHIFT_TC0DATA) +#define BIT_CLEAR_TC0DATA(x) ((x) & (~BITS_TC0DATA)) +#define BIT_GET_TC0DATA(x) (((x) >> BIT_SHIFT_TC0DATA) & BIT_MASK_TC0DATA) +#define BIT_SET_TC0DATA(x, v) (BIT_CLEAR_TC0DATA(x) | BIT_TC0DATA(v)) + +/* 2 REG_TC1_CTRL (Offset 0x0154) */ + +#define BIT_TC1INT_EN BIT(26) +#define BIT_TC1MODE BIT(25) +#define BIT_TC1EN BIT(24) + +#define BIT_SHIFT_TC1DATA 0 +#define BIT_MASK_TC1DATA 0xffffff +#define BIT_TC1DATA(x) (((x) & BIT_MASK_TC1DATA) << BIT_SHIFT_TC1DATA) +#define BITS_TC1DATA (BIT_MASK_TC1DATA << BIT_SHIFT_TC1DATA) +#define BIT_CLEAR_TC1DATA(x) ((x) & (~BITS_TC1DATA)) +#define BIT_GET_TC1DATA(x) (((x) >> BIT_SHIFT_TC1DATA) & BIT_MASK_TC1DATA) +#define BIT_SET_TC1DATA(x, v) (BIT_CLEAR_TC1DATA(x) | BIT_TC1DATA(v)) + +/* 2 REG_TC2_CTRL (Offset 0x0158) */ + +#define BIT_TC2INT_EN BIT(26) +#define BIT_TC2MODE BIT(25) +#define BIT_TC2EN BIT(24) + +#define BIT_SHIFT_TC2DATA 0 +#define BIT_MASK_TC2DATA 0xffffff +#define BIT_TC2DATA(x) (((x) & BIT_MASK_TC2DATA) << BIT_SHIFT_TC2DATA) +#define BITS_TC2DATA (BIT_MASK_TC2DATA << BIT_SHIFT_TC2DATA) +#define BIT_CLEAR_TC2DATA(x) ((x) & (~BITS_TC2DATA)) +#define BIT_GET_TC2DATA(x) (((x) >> BIT_SHIFT_TC2DATA) & BIT_MASK_TC2DATA) +#define BIT_SET_TC2DATA(x, v) (BIT_CLEAR_TC2DATA(x) | BIT_TC2DATA(v)) + +/* 2 REG_TC3_CTRL (Offset 0x015C) */ + +#define BIT_TC3INT_EN BIT(26) +#define BIT_TC3MODE BIT(25) +#define BIT_TC3EN BIT(24) + +#define BIT_SHIFT_TC3DATA 0 +#define BIT_MASK_TC3DATA 0xffffff +#define BIT_TC3DATA(x) (((x) & BIT_MASK_TC3DATA) << BIT_SHIFT_TC3DATA) +#define BITS_TC3DATA (BIT_MASK_TC3DATA << BIT_SHIFT_TC3DATA) +#define BIT_CLEAR_TC3DATA(x) ((x) & (~BITS_TC3DATA)) +#define BIT_GET_TC3DATA(x) (((x) >> BIT_SHIFT_TC3DATA) & BIT_MASK_TC3DATA) +#define BIT_SET_TC3DATA(x, v) (BIT_CLEAR_TC3DATA(x) | BIT_TC3DATA(v)) + +/* 2 REG_TC4_CTRL (Offset 0x0160) */ + +#define BIT_TC4INT_EN BIT(26) +#define BIT_TC4MODE BIT(25) +#define BIT_TC4EN BIT(24) + +#define BIT_SHIFT_TC4DATA 0 +#define BIT_MASK_TC4DATA 0xffffff +#define BIT_TC4DATA(x) (((x) & BIT_MASK_TC4DATA) << BIT_SHIFT_TC4DATA) +#define BITS_TC4DATA (BIT_MASK_TC4DATA << BIT_SHIFT_TC4DATA) +#define BIT_CLEAR_TC4DATA(x) ((x) & (~BITS_TC4DATA)) +#define BIT_GET_TC4DATA(x) (((x) >> BIT_SHIFT_TC4DATA) & BIT_MASK_TC4DATA) +#define BIT_SET_TC4DATA(x, v) (BIT_CLEAR_TC4DATA(x) | BIT_TC4DATA(v)) + +/* 2 REG_TCUNIT_BASE (Offset 0x0164) */ + +#define BIT_SHIFT_TCUNIT_BASE 0 +#define BIT_MASK_TCUNIT_BASE 0x3fff +#define BIT_TCUNIT_BASE(x) \ + (((x) & BIT_MASK_TCUNIT_BASE) << BIT_SHIFT_TCUNIT_BASE) +#define BITS_TCUNIT_BASE (BIT_MASK_TCUNIT_BASE << BIT_SHIFT_TCUNIT_BASE) +#define BIT_CLEAR_TCUNIT_BASE(x) ((x) & (~BITS_TCUNIT_BASE)) +#define BIT_GET_TCUNIT_BASE(x) \ + (((x) >> BIT_SHIFT_TCUNIT_BASE) & BIT_MASK_TCUNIT_BASE) +#define BIT_SET_TCUNIT_BASE(x, v) \ + (BIT_CLEAR_TCUNIT_BASE(x) | BIT_TCUNIT_BASE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TC5_CTRL (Offset 0x0168) */ + +#define BIT_TC50INT_EN BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TC5_CTRL (Offset 0x0168) */ + +#define BIT_TC5INT_EN BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TC5_CTRL (Offset 0x0168) */ + +#define BIT_TC5MODE BIT(25) +#define BIT_TC5EN BIT(24) + +#define BIT_SHIFT_TC5DATA 0 +#define BIT_MASK_TC5DATA 0xffffff +#define BIT_TC5DATA(x) (((x) & BIT_MASK_TC5DATA) << BIT_SHIFT_TC5DATA) +#define BITS_TC5DATA (BIT_MASK_TC5DATA << BIT_SHIFT_TC5DATA) +#define BIT_CLEAR_TC5DATA(x) ((x) & (~BITS_TC5DATA)) +#define BIT_GET_TC5DATA(x) (((x) >> BIT_SHIFT_TC5DATA) & BIT_MASK_TC5DATA) +#define BIT_SET_TC5DATA(x, v) (BIT_CLEAR_TC5DATA(x) | BIT_TC5DATA(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TC6_CTRL (Offset 0x016C) */ + +#define BIT_TC60INT_EN BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TC6_CTRL (Offset 0x016C) */ + +#define BIT_TC6INT_EN BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TC6_CTRL (Offset 0x016C) */ + +#define BIT_TC6MODE BIT(25) +#define BIT_TC6EN BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TC6_CTRL (Offset 0x016C) */ + +#define BIT_SHIFT_SEQNUM_MID 16 +#define BIT_MASK_SEQNUM_MID 0xffff +#define BIT_SEQNUM_MID(x) (((x) & BIT_MASK_SEQNUM_MID) << BIT_SHIFT_SEQNUM_MID) +#define BITS_SEQNUM_MID (BIT_MASK_SEQNUM_MID << BIT_SHIFT_SEQNUM_MID) +#define BIT_CLEAR_SEQNUM_MID(x) ((x) & (~BITS_SEQNUM_MID)) +#define BIT_GET_SEQNUM_MID(x) \ + (((x) >> BIT_SHIFT_SEQNUM_MID) & BIT_MASK_SEQNUM_MID) +#define BIT_SET_SEQNUM_MID(x, v) (BIT_CLEAR_SEQNUM_MID(x) | BIT_SEQNUM_MID(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TC6_CTRL (Offset 0x016C) */ + +#define BIT_SHIFT_TC6DATA 0 +#define BIT_MASK_TC6DATA 0xffffff +#define BIT_TC6DATA(x) (((x) & BIT_MASK_TC6DATA) << BIT_SHIFT_TC6DATA) +#define BITS_TC6DATA (BIT_MASK_TC6DATA << BIT_SHIFT_TC6DATA) +#define BIT_CLEAR_TC6DATA(x) ((x) & (~BITS_TC6DATA)) +#define BIT_GET_TC6DATA(x) (((x) >> BIT_SHIFT_TC6DATA) & BIT_MASK_TC6DATA) +#define BIT_SET_TC6DATA(x, v) (BIT_CLEAR_TC6DATA(x) | BIT_TC6DATA(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_DRF_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_WLON_MBIST_DRF_FAIL 30 +#define BIT_MASK_WLON_MBIST_DRF_FAIL 0x3 +#define BIT_WLON_MBIST_DRF_FAIL(x) \ + (((x) & BIT_MASK_WLON_MBIST_DRF_FAIL) << BIT_SHIFT_WLON_MBIST_DRF_FAIL) +#define BITS_WLON_MBIST_DRF_FAIL \ + (BIT_MASK_WLON_MBIST_DRF_FAIL << BIT_SHIFT_WLON_MBIST_DRF_FAIL) +#define BIT_CLEAR_WLON_MBIST_DRF_FAIL(x) ((x) & (~BITS_WLON_MBIST_DRF_FAIL)) +#define BIT_GET_WLON_MBIST_DRF_FAIL(x) \ + (((x) >> BIT_SHIFT_WLON_MBIST_DRF_FAIL) & BIT_MASK_WLON_MBIST_DRF_FAIL) +#define BIT_SET_WLON_MBIST_DRF_FAIL(x, v) \ + (BIT_CLEAR_WLON_MBIST_DRF_FAIL(x) | BIT_WLON_MBIST_DRF_FAIL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_8051_MBIST_FAIL 26 +#define BIT_MASK_8051_MBIST_FAIL 0x7 +#define BIT_8051_MBIST_FAIL(x) \ + (((x) & BIT_MASK_8051_MBIST_FAIL) << BIT_SHIFT_8051_MBIST_FAIL) +#define BITS_8051_MBIST_FAIL \ + (BIT_MASK_8051_MBIST_FAIL << BIT_SHIFT_8051_MBIST_FAIL) +#define BIT_CLEAR_8051_MBIST_FAIL(x) ((x) & (~BITS_8051_MBIST_FAIL)) +#define BIT_GET_8051_MBIST_FAIL(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_FAIL) & BIT_MASK_8051_MBIST_FAIL) +#define BIT_SET_8051_MBIST_FAIL(x, v) \ + (BIT_CLEAR_8051_MBIST_FAIL(x) | BIT_8051_MBIST_FAIL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_DRF_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_8051_MBIST_DRF_FAIL 26 +#define BIT_MASK_8051_MBIST_DRF_FAIL 0x3f +#define BIT_8051_MBIST_DRF_FAIL(x) \ + (((x) & BIT_MASK_8051_MBIST_DRF_FAIL) << BIT_SHIFT_8051_MBIST_DRF_FAIL) +#define BITS_8051_MBIST_DRF_FAIL \ + (BIT_MASK_8051_MBIST_DRF_FAIL << BIT_SHIFT_8051_MBIST_DRF_FAIL) +#define BIT_CLEAR_8051_MBIST_DRF_FAIL(x) ((x) & (~BITS_8051_MBIST_DRF_FAIL)) +#define BIT_GET_8051_MBIST_DRF_FAIL(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DRF_FAIL) & BIT_MASK_8051_MBIST_DRF_FAIL) +#define BIT_SET_8051_MBIST_DRF_FAIL(x, v) \ + (BIT_CLEAR_8051_MBIST_DRF_FAIL(x) | BIT_8051_MBIST_DRF_FAIL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_USB_MBIST_FAIL 24 +#define BIT_MASK_USB_MBIST_FAIL 0x3 +#define BIT_USB_MBIST_FAIL(x) \ + (((x) & BIT_MASK_USB_MBIST_FAIL) << BIT_SHIFT_USB_MBIST_FAIL) +#define BITS_USB_MBIST_FAIL \ + (BIT_MASK_USB_MBIST_FAIL << BIT_SHIFT_USB_MBIST_FAIL) +#define BIT_CLEAR_USB_MBIST_FAIL(x) ((x) & (~BITS_USB_MBIST_FAIL)) +#define BIT_GET_USB_MBIST_FAIL(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_FAIL) & BIT_MASK_USB_MBIST_FAIL) +#define BIT_SET_USB_MBIST_FAIL(x, v) \ + (BIT_CLEAR_USB_MBIST_FAIL(x) | BIT_USB_MBIST_FAIL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_DRF_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_USB_MBIST_DRF_FAIL 24 +#define BIT_MASK_USB_MBIST_DRF_FAIL 0x3 +#define BIT_USB_MBIST_DRF_FAIL(x) \ + (((x) & BIT_MASK_USB_MBIST_DRF_FAIL) << BIT_SHIFT_USB_MBIST_DRF_FAIL) +#define BITS_USB_MBIST_DRF_FAIL \ + (BIT_MASK_USB_MBIST_DRF_FAIL << BIT_SHIFT_USB_MBIST_DRF_FAIL) +#define BIT_CLEAR_USB_MBIST_DRF_FAIL(x) ((x) & (~BITS_USB_MBIST_DRF_FAIL)) +#define BIT_GET_USB_MBIST_DRF_FAIL(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DRF_FAIL) & BIT_MASK_USB_MBIST_DRF_FAIL) +#define BIT_SET_USB_MBIST_DRF_FAIL(x, v) \ + (BIT_CLEAR_USB_MBIST_DRF_FAIL(x) | BIT_USB_MBIST_DRF_FAIL(v)) + +#define BIT_SHIFT_PCIE_MBIST_DRF_FAIL 18 +#define BIT_MASK_PCIE_MBIST_DRF_FAIL 0x3f +#define BIT_PCIE_MBIST_DRF_FAIL(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DRF_FAIL) << BIT_SHIFT_PCIE_MBIST_DRF_FAIL) +#define BITS_PCIE_MBIST_DRF_FAIL \ + (BIT_MASK_PCIE_MBIST_DRF_FAIL << BIT_SHIFT_PCIE_MBIST_DRF_FAIL) +#define BIT_CLEAR_PCIE_MBIST_DRF_FAIL(x) ((x) & (~BITS_PCIE_MBIST_DRF_FAIL)) +#define BIT_GET_PCIE_MBIST_DRF_FAIL(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DRF_FAIL) & BIT_MASK_PCIE_MBIST_DRF_FAIL) +#define BIT_SET_PCIE_MBIST_DRF_FAIL(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DRF_FAIL(x) | BIT_PCIE_MBIST_DRF_FAIL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_PCIE_MBIST_FAIL 16 +#define BIT_MASK_PCIE_MBIST_FAIL 0x3f +#define BIT_PCIE_MBIST_FAIL(x) \ + (((x) & BIT_MASK_PCIE_MBIST_FAIL) << BIT_SHIFT_PCIE_MBIST_FAIL) +#define BITS_PCIE_MBIST_FAIL \ + (BIT_MASK_PCIE_MBIST_FAIL << BIT_SHIFT_PCIE_MBIST_FAIL) +#define BIT_CLEAR_PCIE_MBIST_FAIL(x) ((x) & (~BITS_PCIE_MBIST_FAIL)) +#define BIT_GET_PCIE_MBIST_FAIL(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_FAIL) & BIT_MASK_PCIE_MBIST_FAIL) +#define BIT_SET_PCIE_MBIST_FAIL(x, v) \ + (BIT_CLEAR_PCIE_MBIST_FAIL(x) | BIT_PCIE_MBIST_FAIL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_DRF_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_WLOFF_MBIST_DRF_FAIL 16 +#define BIT_MASK_WLOFF_MBIST_DRF_FAIL 0x3fff +#define BIT_WLOFF_MBIST_DRF_FAIL(x) \ + (((x) & BIT_MASK_WLOFF_MBIST_DRF_FAIL) \ + << BIT_SHIFT_WLOFF_MBIST_DRF_FAIL) +#define BITS_WLOFF_MBIST_DRF_FAIL \ + (BIT_MASK_WLOFF_MBIST_DRF_FAIL << BIT_SHIFT_WLOFF_MBIST_DRF_FAIL) +#define BIT_CLEAR_WLOFF_MBIST_DRF_FAIL(x) ((x) & (~BITS_WLOFF_MBIST_DRF_FAIL)) +#define BIT_GET_WLOFF_MBIST_DRF_FAIL(x) \ + (((x) >> BIT_SHIFT_WLOFF_MBIST_DRF_FAIL) & \ + BIT_MASK_WLOFF_MBIST_DRF_FAIL) +#define BIT_SET_WLOFF_MBIST_DRF_FAIL(x, v) \ + (BIT_CLEAR_WLOFF_MBIST_DRF_FAIL(x) | BIT_WLOFF_MBIST_DRF_FAIL(v)) + +#define BIT_SHIFT_PCIE_MBIST_DRF_FAIL_V1 11 +#define BIT_MASK_PCIE_MBIST_DRF_FAIL_V1 0x1f +#define BIT_PCIE_MBIST_DRF_FAIL_V1(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DRF_FAIL_V1) \ + << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_V1) +#define BITS_PCIE_MBIST_DRF_FAIL_V1 \ + (BIT_MASK_PCIE_MBIST_DRF_FAIL_V1 << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_V1) +#define BIT_CLEAR_PCIE_MBIST_DRF_FAIL_V1(x) \ + ((x) & (~BITS_PCIE_MBIST_DRF_FAIL_V1)) +#define BIT_GET_PCIE_MBIST_DRF_FAIL_V1(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DRF_FAIL_V1) & \ + BIT_MASK_PCIE_MBIST_DRF_FAIL_V1) +#define BIT_SET_PCIE_MBIST_DRF_FAIL_V1(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DRF_FAIL_V1(x) | BIT_PCIE_MBIST_DRF_FAIL_V1(v)) + +#define BIT_SHIFT_USB_MBIST_DRF_FAIL_V1 4 +#define BIT_MASK_USB_MBIST_DRF_FAIL_V1 0x7f +#define BIT_USB_MBIST_DRF_FAIL_V1(x) \ + (((x) & BIT_MASK_USB_MBIST_DRF_FAIL_V1) \ + << BIT_SHIFT_USB_MBIST_DRF_FAIL_V1) +#define BITS_USB_MBIST_DRF_FAIL_V1 \ + (BIT_MASK_USB_MBIST_DRF_FAIL_V1 << BIT_SHIFT_USB_MBIST_DRF_FAIL_V1) +#define BIT_CLEAR_USB_MBIST_DRF_FAIL_V1(x) ((x) & (~BITS_USB_MBIST_DRF_FAIL_V1)) +#define BIT_GET_USB_MBIST_DRF_FAIL_V1(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DRF_FAIL_V1) & \ + BIT_MASK_USB_MBIST_DRF_FAIL_V1) +#define BIT_SET_USB_MBIST_DRF_FAIL_V1(x, v) \ + (BIT_CLEAR_USB_MBIST_DRF_FAIL_V1(x) | BIT_USB_MBIST_DRF_FAIL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_MAC_MBIST_FAIL 0 +#define BIT_MASK_MAC_MBIST_FAIL 0xfff +#define BIT_MAC_MBIST_FAIL(x) \ + (((x) & BIT_MASK_MAC_MBIST_FAIL) << BIT_SHIFT_MAC_MBIST_FAIL) +#define BITS_MAC_MBIST_FAIL \ + (BIT_MASK_MAC_MBIST_FAIL << BIT_SHIFT_MAC_MBIST_FAIL) +#define BIT_CLEAR_MAC_MBIST_FAIL(x) ((x) & (~BITS_MAC_MBIST_FAIL)) +#define BIT_GET_MAC_MBIST_FAIL(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_FAIL) & BIT_MASK_MAC_MBIST_FAIL) +#define BIT_SET_MAC_MBIST_FAIL(x, v) \ + (BIT_CLEAR_MAC_MBIST_FAIL(x) | BIT_MAC_MBIST_FAIL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_DRF_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_USB_WLON_MBIST_DRF_FAIL 0 +#define BIT_MASK_USB_WLON_MBIST_DRF_FAIL 0xf +#define BIT_USB_WLON_MBIST_DRF_FAIL(x) \ + (((x) & BIT_MASK_USB_WLON_MBIST_DRF_FAIL) \ + << BIT_SHIFT_USB_WLON_MBIST_DRF_FAIL) +#define BITS_USB_WLON_MBIST_DRF_FAIL \ + (BIT_MASK_USB_WLON_MBIST_DRF_FAIL << BIT_SHIFT_USB_WLON_MBIST_DRF_FAIL) +#define BIT_CLEAR_USB_WLON_MBIST_DRF_FAIL(x) \ + ((x) & (~BITS_USB_WLON_MBIST_DRF_FAIL)) +#define BIT_GET_USB_WLON_MBIST_DRF_FAIL(x) \ + (((x) >> BIT_SHIFT_USB_WLON_MBIST_DRF_FAIL) & \ + BIT_MASK_USB_WLON_MBIST_DRF_FAIL) +#define BIT_SET_USB_WLON_MBIST_DRF_FAIL(x, v) \ + (BIT_CLEAR_USB_WLON_MBIST_DRF_FAIL(x) | BIT_USB_WLON_MBIST_DRF_FAIL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MBIST_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_MAC_MBIST_FAIL_DRF 0 +#define BIT_MASK_MAC_MBIST_FAIL_DRF 0x3ffff +#define BIT_MAC_MBIST_FAIL_DRF(x) \ + (((x) & BIT_MASK_MAC_MBIST_FAIL_DRF) << BIT_SHIFT_MAC_MBIST_FAIL_DRF) +#define BITS_MAC_MBIST_FAIL_DRF \ + (BIT_MASK_MAC_MBIST_FAIL_DRF << BIT_SHIFT_MAC_MBIST_FAIL_DRF) +#define BIT_CLEAR_MAC_MBIST_FAIL_DRF(x) ((x) & (~BITS_MAC_MBIST_FAIL_DRF)) +#define BIT_GET_MAC_MBIST_FAIL_DRF(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_FAIL_DRF) & BIT_MASK_MAC_MBIST_FAIL_DRF) +#define BIT_SET_MAC_MBIST_FAIL_DRF(x, v) \ + (BIT_CLEAR_MAC_MBIST_FAIL_DRF(x) | BIT_MAC_MBIST_FAIL_DRF(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_MBIST_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_MAC_MBIST_FAIL_DRF_V1 0 +#define BIT_MASK_MAC_MBIST_FAIL_DRF_V1 0x7ffff +#define BIT_MAC_MBIST_FAIL_DRF_V1(x) \ + (((x) & BIT_MASK_MAC_MBIST_FAIL_DRF_V1) \ + << BIT_SHIFT_MAC_MBIST_FAIL_DRF_V1) +#define BITS_MAC_MBIST_FAIL_DRF_V1 \ + (BIT_MASK_MAC_MBIST_FAIL_DRF_V1 << BIT_SHIFT_MAC_MBIST_FAIL_DRF_V1) +#define BIT_CLEAR_MAC_MBIST_FAIL_DRF_V1(x) ((x) & (~BITS_MAC_MBIST_FAIL_DRF_V1)) +#define BIT_GET_MAC_MBIST_FAIL_DRF_V1(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_FAIL_DRF_V1) & \ + BIT_MASK_MAC_MBIST_FAIL_DRF_V1) +#define BIT_SET_MAC_MBIST_FAIL_DRF_V1(x, v) \ + (BIT_CLEAR_MAC_MBIST_FAIL_DRF_V1(x) | BIT_MAC_MBIST_FAIL_DRF_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_DRF_FAIL (Offset 0x0170) */ + +#define BIT_SHIFT_MAC_MBIST_DRF_FAIL 0 +#define BIT_MASK_MAC_MBIST_DRF_FAIL 0x3ffff +#define BIT_MAC_MBIST_DRF_FAIL(x) \ + (((x) & BIT_MASK_MAC_MBIST_DRF_FAIL) << BIT_SHIFT_MAC_MBIST_DRF_FAIL) +#define BITS_MAC_MBIST_DRF_FAIL \ + (BIT_MASK_MAC_MBIST_DRF_FAIL << BIT_SHIFT_MAC_MBIST_DRF_FAIL) +#define BIT_CLEAR_MAC_MBIST_DRF_FAIL(x) ((x) & (~BITS_MAC_MBIST_DRF_FAIL)) +#define BIT_GET_MAC_MBIST_DRF_FAIL(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DRF_FAIL) & BIT_MASK_MAC_MBIST_DRF_FAIL) +#define BIT_SET_MAC_MBIST_DRF_FAIL(x, v) \ + (BIT_CLEAR_MAC_MBIST_DRF_FAIL(x) | BIT_MAC_MBIST_DRF_FAIL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_8051_MBIST_START_PAUSE 26 +#define BIT_MASK_8051_MBIST_START_PAUSE 0x7 +#define BIT_8051_MBIST_START_PAUSE(x) \ + (((x) & BIT_MASK_8051_MBIST_START_PAUSE) \ + << BIT_SHIFT_8051_MBIST_START_PAUSE) +#define BITS_8051_MBIST_START_PAUSE \ + (BIT_MASK_8051_MBIST_START_PAUSE << BIT_SHIFT_8051_MBIST_START_PAUSE) +#define BIT_CLEAR_8051_MBIST_START_PAUSE(x) \ + ((x) & (~BITS_8051_MBIST_START_PAUSE)) +#define BIT_GET_8051_MBIST_START_PAUSE(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE) & \ + BIT_MASK_8051_MBIST_START_PAUSE) +#define BIT_SET_8051_MBIST_START_PAUSE(x, v) \ + (BIT_CLEAR_8051_MBIST_START_PAUSE(x) | BIT_8051_MBIST_START_PAUSE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_8051_MBIST_START_PAUSE_V1 26 +#define BIT_MASK_8051_MBIST_START_PAUSE_V1 0x3f +#define BIT_8051_MBIST_START_PAUSE_V1(x) \ + (((x) & BIT_MASK_8051_MBIST_START_PAUSE_V1) \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_V1) +#define BITS_8051_MBIST_START_PAUSE_V1 \ + (BIT_MASK_8051_MBIST_START_PAUSE_V1 \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_V1) +#define BIT_CLEAR_8051_MBIST_START_PAUSE_V1(x) \ + ((x) & (~BITS_8051_MBIST_START_PAUSE_V1)) +#define BIT_GET_8051_MBIST_START_PAUSE_V1(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE_V1) & \ + BIT_MASK_8051_MBIST_START_PAUSE_V1) +#define BIT_SET_8051_MBIST_START_PAUSE_V1(x, v) \ + (BIT_CLEAR_8051_MBIST_START_PAUSE_V1(x) | \ + BIT_8051_MBIST_START_PAUSE_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_USB_MBIST_START_PAUSE 24 +#define BIT_MASK_USB_MBIST_START_PAUSE 0x3 +#define BIT_USB_MBIST_START_PAUSE(x) \ + (((x) & BIT_MASK_USB_MBIST_START_PAUSE) \ + << BIT_SHIFT_USB_MBIST_START_PAUSE) +#define BITS_USB_MBIST_START_PAUSE \ + (BIT_MASK_USB_MBIST_START_PAUSE << BIT_SHIFT_USB_MBIST_START_PAUSE) +#define BIT_CLEAR_USB_MBIST_START_PAUSE(x) ((x) & (~BITS_USB_MBIST_START_PAUSE)) +#define BIT_GET_USB_MBIST_START_PAUSE(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE) & \ + BIT_MASK_USB_MBIST_START_PAUSE) +#define BIT_SET_USB_MBIST_START_PAUSE(x, v) \ + (BIT_CLEAR_USB_MBIST_START_PAUSE(x) | BIT_USB_MBIST_START_PAUSE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_USB_MBIST_START_PAUSE_V1 24 +#define BIT_MASK_USB_MBIST_START_PAUSE_V1 0x3 +#define BIT_USB_MBIST_START_PAUSE_V1(x) \ + (((x) & BIT_MASK_USB_MBIST_START_PAUSE_V1) \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V1) +#define BITS_USB_MBIST_START_PAUSE_V1 \ + (BIT_MASK_USB_MBIST_START_PAUSE_V1 \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V1) +#define BIT_CLEAR_USB_MBIST_START_PAUSE_V1(x) \ + ((x) & (~BITS_USB_MBIST_START_PAUSE_V1)) +#define BIT_GET_USB_MBIST_START_PAUSE_V1(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_V1) & \ + BIT_MASK_USB_MBIST_START_PAUSE_V1) +#define BIT_SET_USB_MBIST_START_PAUSE_V1(x, v) \ + (BIT_CLEAR_USB_MBIST_START_PAUSE_V1(x) | \ + BIT_USB_MBIST_START_PAUSE_V1(v)) + +#define BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1 18 +#define BIT_MASK_PCIE_MBIST_START_PAUSE_V1 0x3f +#define BIT_PCIE_MBIST_START_PAUSE_V1(x) \ + (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_V1) \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1) +#define BITS_PCIE_MBIST_START_PAUSE_V1 \ + (BIT_MASK_PCIE_MBIST_START_PAUSE_V1 \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1) +#define BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1(x) \ + ((x) & (~BITS_PCIE_MBIST_START_PAUSE_V1)) +#define BIT_GET_PCIE_MBIST_START_PAUSE_V1(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1) & \ + BIT_MASK_PCIE_MBIST_START_PAUSE_V1) +#define BIT_SET_PCIE_MBIST_START_PAUSE_V1(x, v) \ + (BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1(x) | \ + BIT_PCIE_MBIST_START_PAUSE_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_PCIE_MBIST_START_PAUSE 16 +#define BIT_MASK_PCIE_MBIST_START_PAUSE 0x3f +#define BIT_PCIE_MBIST_START_PAUSE(x) \ + (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE) \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE) +#define BITS_PCIE_MBIST_START_PAUSE \ + (BIT_MASK_PCIE_MBIST_START_PAUSE << BIT_SHIFT_PCIE_MBIST_START_PAUSE) +#define BIT_CLEAR_PCIE_MBIST_START_PAUSE(x) \ + ((x) & (~BITS_PCIE_MBIST_START_PAUSE)) +#define BIT_GET_PCIE_MBIST_START_PAUSE(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE) & \ + BIT_MASK_PCIE_MBIST_START_PAUSE) +#define BIT_SET_PCIE_MBIST_START_PAUSE(x, v) \ + (BIT_CLEAR_PCIE_MBIST_START_PAUSE(x) | BIT_PCIE_MBIST_START_PAUSE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_WLON_MBIST_START_PAUSE_V1 9 +#define BIT_MASK_WLON_MBIST_START_PAUSE_V1 0x3 +#define BIT_WLON_MBIST_START_PAUSE_V1(x) \ + (((x) & BIT_MASK_WLON_MBIST_START_PAUSE_V1) \ + << BIT_SHIFT_WLON_MBIST_START_PAUSE_V1) +#define BITS_WLON_MBIST_START_PAUSE_V1 \ + (BIT_MASK_WLON_MBIST_START_PAUSE_V1 \ + << BIT_SHIFT_WLON_MBIST_START_PAUSE_V1) +#define BIT_CLEAR_WLON_MBIST_START_PAUSE_V1(x) \ + ((x) & (~BITS_WLON_MBIST_START_PAUSE_V1)) +#define BIT_GET_WLON_MBIST_START_PAUSE_V1(x) \ + (((x) >> BIT_SHIFT_WLON_MBIST_START_PAUSE_V1) & \ + BIT_MASK_WLON_MBIST_START_PAUSE_V1) +#define BIT_SET_WLON_MBIST_START_PAUSE_V1(x, v) \ + (BIT_CLEAR_WLON_MBIST_START_PAUSE_V1(x) | \ + BIT_WLON_MBIST_START_PAUSE_V1(v)) + +#define BIT_SHIFT_WLOFF_MBIST_START_PAUSE_V1 4 +#define BIT_MASK_WLOFF_MBIST_START_PAUSE_V1 0x1f +#define BIT_WLOFF_MBIST_START_PAUSE_V1(x) \ + (((x) & BIT_MASK_WLOFF_MBIST_START_PAUSE_V1) \ + << BIT_SHIFT_WLOFF_MBIST_START_PAUSE_V1) +#define BITS_WLOFF_MBIST_START_PAUSE_V1 \ + (BIT_MASK_WLOFF_MBIST_START_PAUSE_V1 \ + << BIT_SHIFT_WLOFF_MBIST_START_PAUSE_V1) +#define BIT_CLEAR_WLOFF_MBIST_START_PAUSE_V1(x) \ + ((x) & (~BITS_WLOFF_MBIST_START_PAUSE_V1)) +#define BIT_GET_WLOFF_MBIST_START_PAUSE_V1(x) \ + (((x) >> BIT_SHIFT_WLOFF_MBIST_START_PAUSE_V1) & \ + BIT_MASK_WLOFF_MBIST_START_PAUSE_V1) +#define BIT_SET_WLOFF_MBIST_START_PAUSE_V1(x, v) \ + (BIT_CLEAR_WLOFF_MBIST_START_PAUSE_V1(x) | \ + BIT_WLOFF_MBIST_START_PAUSE_V1(v)) + +#define BIT_SHIFT_PCIE_MBIST_START_PAUSE_V2 2 +#define BIT_MASK_PCIE_MBIST_START_PAUSE_V2 0x3 +#define BIT_PCIE_MBIST_START_PAUSE_V2(x) \ + (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_V2) \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V2) +#define BITS_PCIE_MBIST_START_PAUSE_V2 \ + (BIT_MASK_PCIE_MBIST_START_PAUSE_V2 \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V2) +#define BIT_CLEAR_PCIE_MBIST_START_PAUSE_V2(x) \ + ((x) & (~BITS_PCIE_MBIST_START_PAUSE_V2)) +#define BIT_GET_PCIE_MBIST_START_PAUSE_V2(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_V2) & \ + BIT_MASK_PCIE_MBIST_START_PAUSE_V2) +#define BIT_SET_PCIE_MBIST_START_PAUSE_V2(x, v) \ + (BIT_CLEAR_PCIE_MBIST_START_PAUSE_V2(x) | \ + BIT_PCIE_MBIST_START_PAUSE_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_MAC_MBIST_START_PAUSE 0 +#define BIT_MASK_MAC_MBIST_START_PAUSE 0xfff +#define BIT_MAC_MBIST_START_PAUSE(x) \ + (((x) & BIT_MASK_MAC_MBIST_START_PAUSE) \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE) +#define BITS_MAC_MBIST_START_PAUSE \ + (BIT_MASK_MAC_MBIST_START_PAUSE << BIT_SHIFT_MAC_MBIST_START_PAUSE) +#define BIT_CLEAR_MAC_MBIST_START_PAUSE(x) ((x) & (~BITS_MAC_MBIST_START_PAUSE)) +#define BIT_GET_MAC_MBIST_START_PAUSE(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE) & \ + BIT_MASK_MAC_MBIST_START_PAUSE) +#define BIT_SET_MAC_MBIST_START_PAUSE(x, v) \ + (BIT_CLEAR_MAC_MBIST_START_PAUSE(x) | BIT_MAC_MBIST_START_PAUSE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_USB_MBIST_START_PAUSE_V2 0 +#define BIT_MASK_USB_MBIST_START_PAUSE_V2 0x3 +#define BIT_USB_MBIST_START_PAUSE_V2(x) \ + (((x) & BIT_MASK_USB_MBIST_START_PAUSE_V2) \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V2) +#define BITS_USB_MBIST_START_PAUSE_V2 \ + (BIT_MASK_USB_MBIST_START_PAUSE_V2 \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V2) +#define BIT_CLEAR_USB_MBIST_START_PAUSE_V2(x) \ + ((x) & (~BITS_USB_MBIST_START_PAUSE_V2)) +#define BIT_GET_USB_MBIST_START_PAUSE_V2(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_V2) & \ + BIT_MASK_USB_MBIST_START_PAUSE_V2) +#define BIT_SET_USB_MBIST_START_PAUSE_V2(x, v) \ + (BIT_CLEAR_USB_MBIST_START_PAUSE_V2(x) | \ + BIT_USB_MBIST_START_PAUSE_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_MAC_MBIST_START_PAUSE_V1 0 +#define BIT_MASK_MAC_MBIST_START_PAUSE_V1 0x3ffff +#define BIT_MAC_MBIST_START_PAUSE_V1(x) \ + (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V1) \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1) +#define BITS_MAC_MBIST_START_PAUSE_V1 \ + (BIT_MASK_MAC_MBIST_START_PAUSE_V1 \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1) +#define BIT_CLEAR_MAC_MBIST_START_PAUSE_V1(x) \ + ((x) & (~BITS_MAC_MBIST_START_PAUSE_V1)) +#define BIT_GET_MAC_MBIST_START_PAUSE_V1(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V1) & \ + BIT_MASK_MAC_MBIST_START_PAUSE_V1) +#define BIT_SET_MAC_MBIST_START_PAUSE_V1(x, v) \ + (BIT_CLEAR_MAC_MBIST_START_PAUSE_V1(x) | \ + BIT_MAC_MBIST_START_PAUSE_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */ + +#define BIT_SHIFT_MAC_MBIST_START_PAUSE_V2 0 +#define BIT_MASK_MAC_MBIST_START_PAUSE_V2 0x1ff +#define BIT_MAC_MBIST_START_PAUSE_V2(x) \ + (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V2) \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V2) +#define BITS_MAC_MBIST_START_PAUSE_V2 \ + (BIT_MASK_MAC_MBIST_START_PAUSE_V2 \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V2) +#define BIT_CLEAR_MAC_MBIST_START_PAUSE_V2(x) \ + ((x) & (~BITS_MAC_MBIST_START_PAUSE_V2)) +#define BIT_GET_MAC_MBIST_START_PAUSE_V2(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V2) & \ + BIT_MASK_MAC_MBIST_START_PAUSE_V2) +#define BIT_SET_MAC_MBIST_START_PAUSE_V2(x, v) \ + (BIT_CLEAR_MAC_MBIST_START_PAUSE_V2(x) | \ + BIT_MAC_MBIST_START_PAUSE_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_8051_MBIST_DONE 26 +#define BIT_MASK_8051_MBIST_DONE 0x7 +#define BIT_8051_MBIST_DONE(x) \ + (((x) & BIT_MASK_8051_MBIST_DONE) << BIT_SHIFT_8051_MBIST_DONE) +#define BITS_8051_MBIST_DONE \ + (BIT_MASK_8051_MBIST_DONE << BIT_SHIFT_8051_MBIST_DONE) +#define BIT_CLEAR_8051_MBIST_DONE(x) ((x) & (~BITS_8051_MBIST_DONE)) +#define BIT_GET_8051_MBIST_DONE(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DONE) & BIT_MASK_8051_MBIST_DONE) +#define BIT_SET_8051_MBIST_DONE(x, v) \ + (BIT_CLEAR_8051_MBIST_DONE(x) | BIT_8051_MBIST_DONE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_8051_MBIST_DONE_V1 26 +#define BIT_MASK_8051_MBIST_DONE_V1 0x3f +#define BIT_8051_MBIST_DONE_V1(x) \ + (((x) & BIT_MASK_8051_MBIST_DONE_V1) << BIT_SHIFT_8051_MBIST_DONE_V1) +#define BITS_8051_MBIST_DONE_V1 \ + (BIT_MASK_8051_MBIST_DONE_V1 << BIT_SHIFT_8051_MBIST_DONE_V1) +#define BIT_CLEAR_8051_MBIST_DONE_V1(x) ((x) & (~BITS_8051_MBIST_DONE_V1)) +#define BIT_GET_8051_MBIST_DONE_V1(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DONE_V1) & BIT_MASK_8051_MBIST_DONE_V1) +#define BIT_SET_8051_MBIST_DONE_V1(x, v) \ + (BIT_CLEAR_8051_MBIST_DONE_V1(x) | BIT_8051_MBIST_DONE_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_USB_MBIST_DONE 24 +#define BIT_MASK_USB_MBIST_DONE 0x3 +#define BIT_USB_MBIST_DONE(x) \ + (((x) & BIT_MASK_USB_MBIST_DONE) << BIT_SHIFT_USB_MBIST_DONE) +#define BITS_USB_MBIST_DONE \ + (BIT_MASK_USB_MBIST_DONE << BIT_SHIFT_USB_MBIST_DONE) +#define BIT_CLEAR_USB_MBIST_DONE(x) ((x) & (~BITS_USB_MBIST_DONE)) +#define BIT_GET_USB_MBIST_DONE(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DONE) & BIT_MASK_USB_MBIST_DONE) +#define BIT_SET_USB_MBIST_DONE(x, v) \ + (BIT_CLEAR_USB_MBIST_DONE(x) | BIT_USB_MBIST_DONE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_USB_MBIST_DONE_V1 24 +#define BIT_MASK_USB_MBIST_DONE_V1 0x3 +#define BIT_USB_MBIST_DONE_V1(x) \ + (((x) & BIT_MASK_USB_MBIST_DONE_V1) << BIT_SHIFT_USB_MBIST_DONE_V1) +#define BITS_USB_MBIST_DONE_V1 \ + (BIT_MASK_USB_MBIST_DONE_V1 << BIT_SHIFT_USB_MBIST_DONE_V1) +#define BIT_CLEAR_USB_MBIST_DONE_V1(x) ((x) & (~BITS_USB_MBIST_DONE_V1)) +#define BIT_GET_USB_MBIST_DONE_V1(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DONE_V1) & BIT_MASK_USB_MBIST_DONE_V1) +#define BIT_SET_USB_MBIST_DONE_V1(x, v) \ + (BIT_CLEAR_USB_MBIST_DONE_V1(x) | BIT_USB_MBIST_DONE_V1(v)) + +#define BIT_SHIFT_PCIE_MBIST_DONE_V1 18 +#define BIT_MASK_PCIE_MBIST_DONE_V1 0x3f +#define BIT_PCIE_MBIST_DONE_V1(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DONE_V1) << BIT_SHIFT_PCIE_MBIST_DONE_V1) +#define BITS_PCIE_MBIST_DONE_V1 \ + (BIT_MASK_PCIE_MBIST_DONE_V1 << BIT_SHIFT_PCIE_MBIST_DONE_V1) +#define BIT_CLEAR_PCIE_MBIST_DONE_V1(x) ((x) & (~BITS_PCIE_MBIST_DONE_V1)) +#define BIT_GET_PCIE_MBIST_DONE_V1(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_V1) & BIT_MASK_PCIE_MBIST_DONE_V1) +#define BIT_SET_PCIE_MBIST_DONE_V1(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DONE_V1(x) | BIT_PCIE_MBIST_DONE_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_PCIE_MBIST_DONE 16 +#define BIT_MASK_PCIE_MBIST_DONE 0x3f +#define BIT_PCIE_MBIST_DONE(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DONE) << BIT_SHIFT_PCIE_MBIST_DONE) +#define BITS_PCIE_MBIST_DONE \ + (BIT_MASK_PCIE_MBIST_DONE << BIT_SHIFT_PCIE_MBIST_DONE) +#define BIT_CLEAR_PCIE_MBIST_DONE(x) ((x) & (~BITS_PCIE_MBIST_DONE)) +#define BIT_GET_PCIE_MBIST_DONE(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DONE) & BIT_MASK_PCIE_MBIST_DONE) +#define BIT_SET_PCIE_MBIST_DONE(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DONE(x) | BIT_PCIE_MBIST_DONE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_WLON_MBIST_DONE_V1 9 +#define BIT_MASK_WLON_MBIST_DONE_V1 0x3 +#define BIT_WLON_MBIST_DONE_V1(x) \ + (((x) & BIT_MASK_WLON_MBIST_DONE_V1) << BIT_SHIFT_WLON_MBIST_DONE_V1) +#define BITS_WLON_MBIST_DONE_V1 \ + (BIT_MASK_WLON_MBIST_DONE_V1 << BIT_SHIFT_WLON_MBIST_DONE_V1) +#define BIT_CLEAR_WLON_MBIST_DONE_V1(x) ((x) & (~BITS_WLON_MBIST_DONE_V1)) +#define BIT_GET_WLON_MBIST_DONE_V1(x) \ + (((x) >> BIT_SHIFT_WLON_MBIST_DONE_V1) & BIT_MASK_WLON_MBIST_DONE_V1) +#define BIT_SET_WLON_MBIST_DONE_V1(x, v) \ + (BIT_CLEAR_WLON_MBIST_DONE_V1(x) | BIT_WLON_MBIST_DONE_V1(v)) + +#define BIT_SHIFT_WLOFF_MBIST_DONE_V1 4 +#define BIT_MASK_WLOFF_MBIST_DONE_V1 0x1f +#define BIT_WLOFF_MBIST_DONE_V1(x) \ + (((x) & BIT_MASK_WLOFF_MBIST_DONE_V1) << BIT_SHIFT_WLOFF_MBIST_DONE_V1) +#define BITS_WLOFF_MBIST_DONE_V1 \ + (BIT_MASK_WLOFF_MBIST_DONE_V1 << BIT_SHIFT_WLOFF_MBIST_DONE_V1) +#define BIT_CLEAR_WLOFF_MBIST_DONE_V1(x) ((x) & (~BITS_WLOFF_MBIST_DONE_V1)) +#define BIT_GET_WLOFF_MBIST_DONE_V1(x) \ + (((x) >> BIT_SHIFT_WLOFF_MBIST_DONE_V1) & BIT_MASK_WLOFF_MBIST_DONE_V1) +#define BIT_SET_WLOFF_MBIST_DONE_V1(x, v) \ + (BIT_CLEAR_WLOFF_MBIST_DONE_V1(x) | BIT_WLOFF_MBIST_DONE_V1(v)) + +#define BIT_SHIFT_PCIE_MBIST_DONE_V2 2 +#define BIT_MASK_PCIE_MBIST_DONE_V2 0x3 +#define BIT_PCIE_MBIST_DONE_V2(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DONE_V2) << BIT_SHIFT_PCIE_MBIST_DONE_V2) +#define BITS_PCIE_MBIST_DONE_V2 \ + (BIT_MASK_PCIE_MBIST_DONE_V2 << BIT_SHIFT_PCIE_MBIST_DONE_V2) +#define BIT_CLEAR_PCIE_MBIST_DONE_V2(x) ((x) & (~BITS_PCIE_MBIST_DONE_V2)) +#define BIT_GET_PCIE_MBIST_DONE_V2(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_V2) & BIT_MASK_PCIE_MBIST_DONE_V2) +#define BIT_SET_PCIE_MBIST_DONE_V2(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DONE_V2(x) | BIT_PCIE_MBIST_DONE_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_MAC_MBIST_DONE 0 +#define BIT_MASK_MAC_MBIST_DONE 0xfff +#define BIT_MAC_MBIST_DONE(x) \ + (((x) & BIT_MASK_MAC_MBIST_DONE) << BIT_SHIFT_MAC_MBIST_DONE) +#define BITS_MAC_MBIST_DONE \ + (BIT_MASK_MAC_MBIST_DONE << BIT_SHIFT_MAC_MBIST_DONE) +#define BIT_CLEAR_MAC_MBIST_DONE(x) ((x) & (~BITS_MAC_MBIST_DONE)) +#define BIT_GET_MAC_MBIST_DONE(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DONE) & BIT_MASK_MAC_MBIST_DONE) +#define BIT_SET_MAC_MBIST_DONE(x, v) \ + (BIT_CLEAR_MAC_MBIST_DONE(x) | BIT_MAC_MBIST_DONE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_USB_MBIST_DONE_V2 0 +#define BIT_MASK_USB_MBIST_DONE_V2 0x3 +#define BIT_USB_MBIST_DONE_V2(x) \ + (((x) & BIT_MASK_USB_MBIST_DONE_V2) << BIT_SHIFT_USB_MBIST_DONE_V2) +#define BITS_USB_MBIST_DONE_V2 \ + (BIT_MASK_USB_MBIST_DONE_V2 << BIT_SHIFT_USB_MBIST_DONE_V2) +#define BIT_CLEAR_USB_MBIST_DONE_V2(x) ((x) & (~BITS_USB_MBIST_DONE_V2)) +#define BIT_GET_USB_MBIST_DONE_V2(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DONE_V2) & BIT_MASK_USB_MBIST_DONE_V2) +#define BIT_SET_USB_MBIST_DONE_V2(x, v) \ + (BIT_CLEAR_USB_MBIST_DONE_V2(x) | BIT_USB_MBIST_DONE_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_MAC_MBIST_DONE_V1 0 +#define BIT_MASK_MAC_MBIST_DONE_V1 0x3ffff +#define BIT_MAC_MBIST_DONE_V1(x) \ + (((x) & BIT_MASK_MAC_MBIST_DONE_V1) << BIT_SHIFT_MAC_MBIST_DONE_V1) +#define BITS_MAC_MBIST_DONE_V1 \ + (BIT_MASK_MAC_MBIST_DONE_V1 << BIT_SHIFT_MAC_MBIST_DONE_V1) +#define BIT_CLEAR_MAC_MBIST_DONE_V1(x) ((x) & (~BITS_MAC_MBIST_DONE_V1)) +#define BIT_GET_MAC_MBIST_DONE_V1(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V1) & BIT_MASK_MAC_MBIST_DONE_V1) +#define BIT_SET_MAC_MBIST_DONE_V1(x, v) \ + (BIT_CLEAR_MAC_MBIST_DONE_V1(x) | BIT_MAC_MBIST_DONE_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_MBIST_DONE (Offset 0x0178) */ + +#define BIT_SHIFT_MAC_MBIST_DONE_V2 0 +#define BIT_MASK_MAC_MBIST_DONE_V2 0x1ff +#define BIT_MAC_MBIST_DONE_V2(x) \ + (((x) & BIT_MASK_MAC_MBIST_DONE_V2) << BIT_SHIFT_MAC_MBIST_DONE_V2) +#define BITS_MAC_MBIST_DONE_V2 \ + (BIT_MASK_MAC_MBIST_DONE_V2 << BIT_SHIFT_MAC_MBIST_DONE_V2) +#define BIT_CLEAR_MAC_MBIST_DONE_V2(x) ((x) & (~BITS_MAC_MBIST_DONE_V2)) +#define BIT_GET_MAC_MBIST_DONE_V2(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V2) & BIT_MASK_MAC_MBIST_DONE_V2) +#define BIT_SET_MAC_MBIST_DONE_V2(x, v) \ + (BIT_CLEAR_MAC_MBIST_DONE_V2(x) | BIT_MAC_MBIST_DONE_V2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_NRML_FAIL (Offset 0x017C) */ + +#define BIT_SHIFT_WLON_MBIST_NRML_FAIL 30 +#define BIT_MASK_WLON_MBIST_NRML_FAIL 0x3 +#define BIT_WLON_MBIST_NRML_FAIL(x) \ + (((x) & BIT_MASK_WLON_MBIST_NRML_FAIL) \ + << BIT_SHIFT_WLON_MBIST_NRML_FAIL) +#define BITS_WLON_MBIST_NRML_FAIL \ + (BIT_MASK_WLON_MBIST_NRML_FAIL << BIT_SHIFT_WLON_MBIST_NRML_FAIL) +#define BIT_CLEAR_WLON_MBIST_NRML_FAIL(x) ((x) & (~BITS_WLON_MBIST_NRML_FAIL)) +#define BIT_GET_WLON_MBIST_NRML_FAIL(x) \ + (((x) >> BIT_SHIFT_WLON_MBIST_NRML_FAIL) & \ + BIT_MASK_WLON_MBIST_NRML_FAIL) +#define BIT_SET_WLON_MBIST_NRML_FAIL(x, v) \ + (BIT_CLEAR_WLON_MBIST_NRML_FAIL(x) | BIT_WLON_MBIST_NRML_FAIL(v)) + +#define BIT_SHIFT_WLOFF_MBIST_NRML_FAIL 16 +#define BIT_MASK_WLOFF_MBIST_NRML_FAIL 0x3fff +#define BIT_WLOFF_MBIST_NRML_FAIL(x) \ + (((x) & BIT_MASK_WLOFF_MBIST_NRML_FAIL) \ + << BIT_SHIFT_WLOFF_MBIST_NRML_FAIL) +#define BITS_WLOFF_MBIST_NRML_FAIL \ + (BIT_MASK_WLOFF_MBIST_NRML_FAIL << BIT_SHIFT_WLOFF_MBIST_NRML_FAIL) +#define BIT_CLEAR_WLOFF_MBIST_NRML_FAIL(x) ((x) & (~BITS_WLOFF_MBIST_NRML_FAIL)) +#define BIT_GET_WLOFF_MBIST_NRML_FAIL(x) \ + (((x) >> BIT_SHIFT_WLOFF_MBIST_NRML_FAIL) & \ + BIT_MASK_WLOFF_MBIST_NRML_FAIL) +#define BIT_SET_WLOFF_MBIST_NRML_FAIL(x, v) \ + (BIT_CLEAR_WLOFF_MBIST_NRML_FAIL(x) | BIT_WLOFF_MBIST_NRML_FAIL(v)) + +#define BIT_SHIFT_PCIE_MBIST_NRML_FAIL 11 +#define BIT_MASK_PCIE_MBIST_NRML_FAIL 0x1f +#define BIT_PCIE_MBIST_NRML_FAIL(x) \ + (((x) & BIT_MASK_PCIE_MBIST_NRML_FAIL) \ + << BIT_SHIFT_PCIE_MBIST_NRML_FAIL) +#define BITS_PCIE_MBIST_NRML_FAIL \ + (BIT_MASK_PCIE_MBIST_NRML_FAIL << BIT_SHIFT_PCIE_MBIST_NRML_FAIL) +#define BIT_CLEAR_PCIE_MBIST_NRML_FAIL(x) ((x) & (~BITS_PCIE_MBIST_NRML_FAIL)) +#define BIT_GET_PCIE_MBIST_NRML_FAIL(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_NRML_FAIL) & \ + BIT_MASK_PCIE_MBIST_NRML_FAIL) +#define BIT_SET_PCIE_MBIST_NRML_FAIL(x, v) \ + (BIT_CLEAR_PCIE_MBIST_NRML_FAIL(x) | BIT_PCIE_MBIST_NRML_FAIL(v)) + +#define BIT_SHIFT_USB_MBIST_NRML_FAIL 4 +#define BIT_MASK_USB_MBIST_NRML_FAIL 0x7f +#define BIT_USB_MBIST_NRML_FAIL(x) \ + (((x) & BIT_MASK_USB_MBIST_NRML_FAIL) << BIT_SHIFT_USB_MBIST_NRML_FAIL) +#define BITS_USB_MBIST_NRML_FAIL \ + (BIT_MASK_USB_MBIST_NRML_FAIL << BIT_SHIFT_USB_MBIST_NRML_FAIL) +#define BIT_CLEAR_USB_MBIST_NRML_FAIL(x) ((x) & (~BITS_USB_MBIST_NRML_FAIL)) +#define BIT_GET_USB_MBIST_NRML_FAIL(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_NRML_FAIL) & BIT_MASK_USB_MBIST_NRML_FAIL) +#define BIT_SET_USB_MBIST_NRML_FAIL(x, v) \ + (BIT_CLEAR_USB_MBIST_NRML_FAIL(x) | BIT_USB_MBIST_NRML_FAIL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIST_ROM_CRC_DATA (Offset 0x017C) */ + +#define BIT_SHIFT_MBIST_ROM_CRC_DATA 0 +#define BIT_MASK_MBIST_ROM_CRC_DATA 0xffffffffL +#define BIT_MBIST_ROM_CRC_DATA(x) \ + (((x) & BIT_MASK_MBIST_ROM_CRC_DATA) << BIT_SHIFT_MBIST_ROM_CRC_DATA) +#define BITS_MBIST_ROM_CRC_DATA \ + (BIT_MASK_MBIST_ROM_CRC_DATA << BIT_SHIFT_MBIST_ROM_CRC_DATA) +#define BIT_CLEAR_MBIST_ROM_CRC_DATA(x) ((x) & (~BITS_MBIST_ROM_CRC_DATA)) +#define BIT_GET_MBIST_ROM_CRC_DATA(x) \ + (((x) >> BIT_SHIFT_MBIST_ROM_CRC_DATA) & BIT_MASK_MBIST_ROM_CRC_DATA) +#define BIT_SET_MBIST_ROM_CRC_DATA(x, v) \ + (BIT_CLEAR_MBIST_ROM_CRC_DATA(x) | BIT_MBIST_ROM_CRC_DATA(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIST_NRML_FAIL (Offset 0x017C) */ + +#define BIT_SHIFT_USB_WLON_MBIST_NRML_FAIL 0 +#define BIT_MASK_USB_WLON_MBIST_NRML_FAIL 0xf +#define BIT_USB_WLON_MBIST_NRML_FAIL(x) \ + (((x) & BIT_MASK_USB_WLON_MBIST_NRML_FAIL) \ + << BIT_SHIFT_USB_WLON_MBIST_NRML_FAIL) +#define BITS_USB_WLON_MBIST_NRML_FAIL \ + (BIT_MASK_USB_WLON_MBIST_NRML_FAIL \ + << BIT_SHIFT_USB_WLON_MBIST_NRML_FAIL) +#define BIT_CLEAR_USB_WLON_MBIST_NRML_FAIL(x) \ + ((x) & (~BITS_USB_WLON_MBIST_NRML_FAIL)) +#define BIT_GET_USB_WLON_MBIST_NRML_FAIL(x) \ + (((x) >> BIT_SHIFT_USB_WLON_MBIST_NRML_FAIL) & \ + BIT_MASK_USB_WLON_MBIST_NRML_FAIL) +#define BIT_SET_USB_WLON_MBIST_NRML_FAIL(x, v) \ + (BIT_CLEAR_USB_WLON_MBIST_NRML_FAIL(x) | \ + BIT_USB_WLON_MBIST_NRML_FAIL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MBIST_FAIL_NRML (Offset 0x017C) */ + +#define BIT_SHIFT_MBIST_FAIL_NRML_V1 0 +#define BIT_MASK_MBIST_FAIL_NRML_V1 0x3ffff +#define BIT_MBIST_FAIL_NRML_V1(x) \ + (((x) & BIT_MASK_MBIST_FAIL_NRML_V1) << BIT_SHIFT_MBIST_FAIL_NRML_V1) +#define BITS_MBIST_FAIL_NRML_V1 \ + (BIT_MASK_MBIST_FAIL_NRML_V1 << BIT_SHIFT_MBIST_FAIL_NRML_V1) +#define BIT_CLEAR_MBIST_FAIL_NRML_V1(x) ((x) & (~BITS_MBIST_FAIL_NRML_V1)) +#define BIT_GET_MBIST_FAIL_NRML_V1(x) \ + (((x) >> BIT_SHIFT_MBIST_FAIL_NRML_V1) & BIT_MASK_MBIST_FAIL_NRML_V1) +#define BIT_SET_MBIST_FAIL_NRML_V1(x, v) \ + (BIT_CLEAR_MBIST_FAIL_NRML_V1(x) | BIT_MBIST_FAIL_NRML_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_MBIST_FAIL_NRML (Offset 0x017C) */ + +#define BIT_SHIFT_MBIST_FAIL_NRML_V2 0 +#define BIT_MASK_MBIST_FAIL_NRML_V2 0x7ffff +#define BIT_MBIST_FAIL_NRML_V2(x) \ + (((x) & BIT_MASK_MBIST_FAIL_NRML_V2) << BIT_SHIFT_MBIST_FAIL_NRML_V2) +#define BITS_MBIST_FAIL_NRML_V2 \ + (BIT_MASK_MBIST_FAIL_NRML_V2 << BIT_SHIFT_MBIST_FAIL_NRML_V2) +#define BIT_CLEAR_MBIST_FAIL_NRML_V2(x) ((x) & (~BITS_MBIST_FAIL_NRML_V2)) +#define BIT_GET_MBIST_FAIL_NRML_V2(x) \ + (((x) >> BIT_SHIFT_MBIST_FAIL_NRML_V2) & BIT_MASK_MBIST_FAIL_NRML_V2) +#define BIT_SET_MBIST_FAIL_NRML_V2(x, v) \ + (BIT_CLEAR_MBIST_FAIL_NRML_V2(x) | BIT_MBIST_FAIL_NRML_V2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MBIST_FAIL_NRML (Offset 0x017C) */ + +#define BIT_SHIFT_MBIST_FAIL_NRML 0 +#define BIT_MASK_MBIST_FAIL_NRML 0xffffffffL +#define BIT_MBIST_FAIL_NRML(x) \ + (((x) & BIT_MASK_MBIST_FAIL_NRML) << BIT_SHIFT_MBIST_FAIL_NRML) +#define BITS_MBIST_FAIL_NRML \ + (BIT_MASK_MBIST_FAIL_NRML << BIT_SHIFT_MBIST_FAIL_NRML) +#define BIT_CLEAR_MBIST_FAIL_NRML(x) ((x) & (~BITS_MBIST_FAIL_NRML)) +#define BIT_GET_MBIST_FAIL_NRML(x) \ + (((x) >> BIT_SHIFT_MBIST_FAIL_NRML) & BIT_MASK_MBIST_FAIL_NRML) +#define BIT_SET_MBIST_FAIL_NRML(x, v) \ + (BIT_CLEAR_MBIST_FAIL_NRML(x) | BIT_MBIST_FAIL_NRML(v)) + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD 0xffffffffffffffffffffffffffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD) << BIT_SHIFT_R_WMAC_IPV6_MYIPAD) +#define BITS_R_WMAC_IPV6_MYIPAD \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD << BIT_SHIFT_R_WMAC_IPV6_MYIPAD) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD(x) ((x) & (~BITS_R_WMAC_IPV6_MYIPAD)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD) & BIT_MASK_R_WMAC_IPV6_MYIPAD) +#define BIT_SET_R_WMAC_IPV6_MYIPAD(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD(x) | BIT_R_WMAC_IPV6_MYIPAD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AES_DECRPT_DATA (Offset 0x0180) */ + +#define BIT_SHIFT_IPS_CFG_ADDR 0 +#define BIT_MASK_IPS_CFG_ADDR 0xff +#define BIT_IPS_CFG_ADDR(x) \ + (((x) & BIT_MASK_IPS_CFG_ADDR) << BIT_SHIFT_IPS_CFG_ADDR) +#define BITS_IPS_CFG_ADDR (BIT_MASK_IPS_CFG_ADDR << BIT_SHIFT_IPS_CFG_ADDR) +#define BIT_CLEAR_IPS_CFG_ADDR(x) ((x) & (~BITS_IPS_CFG_ADDR)) +#define BIT_GET_IPS_CFG_ADDR(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_ADDR) & BIT_MASK_IPS_CFG_ADDR) +#define BIT_SET_IPS_CFG_ADDR(x, v) \ + (BIT_CLEAR_IPS_CFG_ADDR(x) | BIT_IPS_CFG_ADDR(v)) + +/* 2 REG_AES_DECRPT_CFG (Offset 0x0184) */ + +#define BIT_SHIFT_IPS_CFG_DATA 0 +#define BIT_MASK_IPS_CFG_DATA 0xffffffffL +#define BIT_IPS_CFG_DATA(x) \ + (((x) & BIT_MASK_IPS_CFG_DATA) << BIT_SHIFT_IPS_CFG_DATA) +#define BITS_IPS_CFG_DATA (BIT_MASK_IPS_CFG_DATA << BIT_SHIFT_IPS_CFG_DATA) +#define BIT_CLEAR_IPS_CFG_DATA(x) ((x) & (~BITS_IPS_CFG_DATA)) +#define BIT_GET_IPS_CFG_DATA(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_DATA) & BIT_MASK_IPS_CFG_DATA) +#define BIT_SET_IPS_CFG_DATA(x, v) \ + (BIT_CLEAR_IPS_CFG_DATA(x) | BIT_IPS_CFG_DATA(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIOE_CTRL (Offset 0x0188) */ + +#define BIT_HIOE_CFG_FILE_LOC_SEL BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIOE_CTRL (Offset 0x0188) */ + +#define BIT_HIOE_WRITE_REQ BIT(30) +#define BIT_HIOE_READ_REQ BIT(29) +#define BIT_INST_FORMAT_ERR BIT(25) +#define BIT_OP_TIMEOUT_ERR BIT(24) + +#define BIT_SHIFT_HIOE_OP_TIMEOUT 16 +#define BIT_MASK_HIOE_OP_TIMEOUT 0xff +#define BIT_HIOE_OP_TIMEOUT(x) \ + (((x) & BIT_MASK_HIOE_OP_TIMEOUT) << BIT_SHIFT_HIOE_OP_TIMEOUT) +#define BITS_HIOE_OP_TIMEOUT \ + (BIT_MASK_HIOE_OP_TIMEOUT << BIT_SHIFT_HIOE_OP_TIMEOUT) +#define BIT_CLEAR_HIOE_OP_TIMEOUT(x) ((x) & (~BITS_HIOE_OP_TIMEOUT)) +#define BIT_GET_HIOE_OP_TIMEOUT(x) \ + (((x) >> BIT_SHIFT_HIOE_OP_TIMEOUT) & BIT_MASK_HIOE_OP_TIMEOUT) +#define BIT_SET_HIOE_OP_TIMEOUT(x, v) \ + (BIT_CLEAR_HIOE_OP_TIMEOUT(x) | BIT_HIOE_OP_TIMEOUT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIST_READ_BIST_RPT_V1 (Offset 0x0188) */ + +#define BIT_SHIFT_MBIST_READ_BIST_RPT 0 +#define BIT_MASK_MBIST_READ_BIST_RPT 0xffffffffL +#define BIT_MBIST_READ_BIST_RPT(x) \ + (((x) & BIT_MASK_MBIST_READ_BIST_RPT) << BIT_SHIFT_MBIST_READ_BIST_RPT) +#define BITS_MBIST_READ_BIST_RPT \ + (BIT_MASK_MBIST_READ_BIST_RPT << BIT_SHIFT_MBIST_READ_BIST_RPT) +#define BIT_CLEAR_MBIST_READ_BIST_RPT(x) ((x) & (~BITS_MBIST_READ_BIST_RPT)) +#define BIT_GET_MBIST_READ_BIST_RPT(x) \ + (((x) >> BIT_SHIFT_MBIST_READ_BIST_RPT) & BIT_MASK_MBIST_READ_BIST_RPT) +#define BIT_SET_MBIST_READ_BIST_RPT(x, v) \ + (BIT_CLEAR_MBIST_READ_BIST_RPT(x) | BIT_MBIST_READ_BIST_RPT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIOE_CTRL (Offset 0x0188) */ + +#define BIT_SHIFT_BITDATA_CHECKSUM 0 +#define BIT_MASK_BITDATA_CHECKSUM 0xffff +#define BIT_BITDATA_CHECKSUM(x) \ + (((x) & BIT_MASK_BITDATA_CHECKSUM) << BIT_SHIFT_BITDATA_CHECKSUM) +#define BITS_BITDATA_CHECKSUM \ + (BIT_MASK_BITDATA_CHECKSUM << BIT_SHIFT_BITDATA_CHECKSUM) +#define BIT_CLEAR_BITDATA_CHECKSUM(x) ((x) & (~BITS_BITDATA_CHECKSUM)) +#define BIT_GET_BITDATA_CHECKSUM(x) \ + (((x) >> BIT_SHIFT_BITDATA_CHECKSUM) & BIT_MASK_BITDATA_CHECKSUM) +#define BIT_SET_BITDATA_CHECKSUM(x, v) \ + (BIT_CLEAR_BITDATA_CHECKSUM(x) | BIT_BITDATA_CHECKSUM(v)) + +/* 2 REG_HIOE_CFG_FILE (Offset 0x018C) */ + +#define BIT_SHIFT_TXBF_END_ADDR 16 +#define BIT_MASK_TXBF_END_ADDR 0xffff +#define BIT_TXBF_END_ADDR(x) \ + (((x) & BIT_MASK_TXBF_END_ADDR) << BIT_SHIFT_TXBF_END_ADDR) +#define BITS_TXBF_END_ADDR (BIT_MASK_TXBF_END_ADDR << BIT_SHIFT_TXBF_END_ADDR) +#define BIT_CLEAR_TXBF_END_ADDR(x) ((x) & (~BITS_TXBF_END_ADDR)) +#define BIT_GET_TXBF_END_ADDR(x) \ + (((x) >> BIT_SHIFT_TXBF_END_ADDR) & BIT_MASK_TXBF_END_ADDR) +#define BIT_SET_TXBF_END_ADDR(x, v) \ + (BIT_CLEAR_TXBF_END_ADDR(x) | BIT_TXBF_END_ADDR(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_MACCLKFRQ (Offset 0x018C) */ + +#define BIT_SHIFT_MACCLK_FREQ_LOW32 0 +#define BIT_MASK_MACCLK_FREQ_LOW32 0xffffffffL +#define BIT_MACCLK_FREQ_LOW32(x) \ + (((x) & BIT_MASK_MACCLK_FREQ_LOW32) << BIT_SHIFT_MACCLK_FREQ_LOW32) +#define BITS_MACCLK_FREQ_LOW32 \ + (BIT_MASK_MACCLK_FREQ_LOW32 << BIT_SHIFT_MACCLK_FREQ_LOW32) +#define BIT_CLEAR_MACCLK_FREQ_LOW32(x) ((x) & (~BITS_MACCLK_FREQ_LOW32)) +#define BIT_GET_MACCLK_FREQ_LOW32(x) \ + (((x) >> BIT_SHIFT_MACCLK_FREQ_LOW32) & BIT_MASK_MACCLK_FREQ_LOW32) +#define BIT_SET_MACCLK_FREQ_LOW32(x, v) \ + (BIT_CLEAR_MACCLK_FREQ_LOW32(x) | BIT_MACCLK_FREQ_LOW32(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIOE_CFG_FILE (Offset 0x018C) */ + +#define BIT_SHIFT_TXBF_STR_ADDR 0 +#define BIT_MASK_TXBF_STR_ADDR 0xffff +#define BIT_TXBF_STR_ADDR(x) \ + (((x) & BIT_MASK_TXBF_STR_ADDR) << BIT_SHIFT_TXBF_STR_ADDR) +#define BITS_TXBF_STR_ADDR (BIT_MASK_TXBF_STR_ADDR << BIT_SHIFT_TXBF_STR_ADDR) +#define BIT_CLEAR_TXBF_STR_ADDR(x) ((x) & (~BITS_TXBF_STR_ADDR)) +#define BIT_GET_TXBF_STR_ADDR(x) \ + (((x) >> BIT_SHIFT_TXBF_STR_ADDR) & BIT_MASK_TXBF_STR_ADDR) +#define BIT_SET_TXBF_STR_ADDR(x, v) \ + (BIT_CLEAR_TXBF_STR_ADDR(x) | BIT_TXBF_STR_ADDR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TMETER (Offset 0x0190) */ + +#define BIT_TEMP_VALID BIT(31) + +#define BIT_SHIFT_TEMP_VALUE 24 +#define BIT_MASK_TEMP_VALUE 0x3f +#define BIT_TEMP_VALUE(x) (((x) & BIT_MASK_TEMP_VALUE) << BIT_SHIFT_TEMP_VALUE) +#define BITS_TEMP_VALUE (BIT_MASK_TEMP_VALUE << BIT_SHIFT_TEMP_VALUE) +#define BIT_CLEAR_TEMP_VALUE(x) ((x) & (~BITS_TEMP_VALUE)) +#define BIT_GET_TEMP_VALUE(x) \ + (((x) >> BIT_SHIFT_TEMP_VALUE) & BIT_MASK_TEMP_VALUE) +#define BIT_SET_TEMP_VALUE(x, v) (BIT_CLEAR_TEMP_VALUE(x) | BIT_TEMP_VALUE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TMETER (Offset 0x0190) */ + +#define BIT_SHIFT_NCO_OUTCLK_FREQ 12 +#define BIT_MASK_NCO_OUTCLK_FREQ 0xfffff +#define BIT_NCO_OUTCLK_FREQ(x) \ + (((x) & BIT_MASK_NCO_OUTCLK_FREQ) << BIT_SHIFT_NCO_OUTCLK_FREQ) +#define BITS_NCO_OUTCLK_FREQ \ + (BIT_MASK_NCO_OUTCLK_FREQ << BIT_SHIFT_NCO_OUTCLK_FREQ) +#define BIT_CLEAR_NCO_OUTCLK_FREQ(x) ((x) & (~BITS_NCO_OUTCLK_FREQ)) +#define BIT_GET_NCO_OUTCLK_FREQ(x) \ + (((x) >> BIT_SHIFT_NCO_OUTCLK_FREQ) & BIT_MASK_NCO_OUTCLK_FREQ) +#define BIT_SET_NCO_OUTCLK_FREQ(x, v) \ + (BIT_CLEAR_NCO_OUTCLK_FREQ(x) | BIT_NCO_OUTCLK_FREQ(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TMETER (Offset 0x0190) */ + +#define BIT_SHIFT_REG_TMETER_TIMER 8 +#define BIT_MASK_REG_TMETER_TIMER 0xfff +#define BIT_REG_TMETER_TIMER(x) \ + (((x) & BIT_MASK_REG_TMETER_TIMER) << BIT_SHIFT_REG_TMETER_TIMER) +#define BITS_REG_TMETER_TIMER \ + (BIT_MASK_REG_TMETER_TIMER << BIT_SHIFT_REG_TMETER_TIMER) +#define BIT_CLEAR_REG_TMETER_TIMER(x) ((x) & (~BITS_REG_TMETER_TIMER)) +#define BIT_GET_REG_TMETER_TIMER(x) \ + (((x) >> BIT_SHIFT_REG_TMETER_TIMER) & BIT_MASK_REG_TMETER_TIMER) +#define BIT_SET_REG_TMETER_TIMER(x, v) \ + (BIT_CLEAR_REG_TMETER_TIMER(x) | BIT_REG_TMETER_TIMER(v)) + +#define BIT_SHIFT_REG_TEMP_DELTA 2 +#define BIT_MASK_REG_TEMP_DELTA 0x3f +#define BIT_REG_TEMP_DELTA(x) \ + (((x) & BIT_MASK_REG_TEMP_DELTA) << BIT_SHIFT_REG_TEMP_DELTA) +#define BITS_REG_TEMP_DELTA \ + (BIT_MASK_REG_TEMP_DELTA << BIT_SHIFT_REG_TEMP_DELTA) +#define BIT_CLEAR_REG_TEMP_DELTA(x) ((x) & (~BITS_REG_TEMP_DELTA)) +#define BIT_GET_REG_TEMP_DELTA(x) \ + (((x) >> BIT_SHIFT_REG_TEMP_DELTA) & BIT_MASK_REG_TEMP_DELTA) +#define BIT_SET_REG_TEMP_DELTA(x, v) \ + (BIT_CLEAR_REG_TEMP_DELTA(x) | BIT_REG_TEMP_DELTA(v)) + +#define BIT_REG_TMETER_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_TMETER (Offset 0x0190) */ + +#define BIT_SHIFT_MACCLK_FREQ_HIGH10 0 +#define BIT_MASK_MACCLK_FREQ_HIGH10 0x3ff +#define BIT_MACCLK_FREQ_HIGH10(x) \ + (((x) & BIT_MASK_MACCLK_FREQ_HIGH10) << BIT_SHIFT_MACCLK_FREQ_HIGH10) +#define BITS_MACCLK_FREQ_HIGH10 \ + (BIT_MASK_MACCLK_FREQ_HIGH10 << BIT_SHIFT_MACCLK_FREQ_HIGH10) +#define BIT_CLEAR_MACCLK_FREQ_HIGH10(x) ((x) & (~BITS_MACCLK_FREQ_HIGH10)) +#define BIT_GET_MACCLK_FREQ_HIGH10(x) \ + (((x) >> BIT_SHIFT_MACCLK_FREQ_HIGH10) & BIT_MASK_MACCLK_FREQ_HIGH10) +#define BIT_SET_MACCLK_FREQ_HIGH10(x, v) \ + (BIT_CLEAR_MACCLK_FREQ_HIGH10(x) | BIT_MACCLK_FREQ_HIGH10(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_OSC_32K_CTRL (Offset 0x0194) */ + +#define BIT_SHIFT_OSC_32K_CLKGEN_0 16 +#define BIT_MASK_OSC_32K_CLKGEN_0 0xffff +#define BIT_OSC_32K_CLKGEN_0(x) \ + (((x) & BIT_MASK_OSC_32K_CLKGEN_0) << BIT_SHIFT_OSC_32K_CLKGEN_0) +#define BITS_OSC_32K_CLKGEN_0 \ + (BIT_MASK_OSC_32K_CLKGEN_0 << BIT_SHIFT_OSC_32K_CLKGEN_0) +#define BIT_CLEAR_OSC_32K_CLKGEN_0(x) ((x) & (~BITS_OSC_32K_CLKGEN_0)) +#define BIT_GET_OSC_32K_CLKGEN_0(x) \ + (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0) & BIT_MASK_OSC_32K_CLKGEN_0) +#define BIT_SET_OSC_32K_CLKGEN_0(x, v) \ + (BIT_CLEAR_OSC_32K_CLKGEN_0(x) | BIT_OSC_32K_CLKGEN_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_OSC_32K_CTRL (Offset 0x0194) */ + +#define BIT_32K_CLK_OUT_RDY BIT(12) + +#define BIT_SHIFT_MONITOR_CYCLE_LOG2 8 +#define BIT_MASK_MONITOR_CYCLE_LOG2 0xf +#define BIT_MONITOR_CYCLE_LOG2(x) \ + (((x) & BIT_MASK_MONITOR_CYCLE_LOG2) << BIT_SHIFT_MONITOR_CYCLE_LOG2) +#define BITS_MONITOR_CYCLE_LOG2 \ + (BIT_MASK_MONITOR_CYCLE_LOG2 << BIT_SHIFT_MONITOR_CYCLE_LOG2) +#define BIT_CLEAR_MONITOR_CYCLE_LOG2(x) ((x) & (~BITS_MONITOR_CYCLE_LOG2)) +#define BIT_GET_MONITOR_CYCLE_LOG2(x) \ + (((x) >> BIT_SHIFT_MONITOR_CYCLE_LOG2) & BIT_MASK_MONITOR_CYCLE_LOG2) +#define BIT_SET_MONITOR_CYCLE_LOG2(x, v) \ + (BIT_CLEAR_MONITOR_CYCLE_LOG2(x) | BIT_MONITOR_CYCLE_LOG2(v)) + +#define BIT_SHIFT_FREQVALUE_UNREGCLK 8 +#define BIT_MASK_FREQVALUE_UNREGCLK 0xffffff +#define BIT_FREQVALUE_UNREGCLK(x) \ + (((x) & BIT_MASK_FREQVALUE_UNREGCLK) << BIT_SHIFT_FREQVALUE_UNREGCLK) +#define BITS_FREQVALUE_UNREGCLK \ + (BIT_MASK_FREQVALUE_UNREGCLK << BIT_SHIFT_FREQVALUE_UNREGCLK) +#define BIT_CLEAR_FREQVALUE_UNREGCLK(x) ((x) & (~BITS_FREQVALUE_UNREGCLK)) +#define BIT_GET_FREQVALUE_UNREGCLK(x) \ + (((x) >> BIT_SHIFT_FREQVALUE_UNREGCLK) & BIT_MASK_FREQVALUE_UNREGCLK) +#define BIT_SET_FREQVALUE_UNREGCLK(x, v) \ + (BIT_CLEAR_FREQVALUE_UNREGCLK(x) | BIT_FREQVALUE_UNREGCLK(v)) + +#define BIT_CAL32K_DBGMOD BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_OSC_32K_CTRL (Offset 0x0194) */ + +#define BIT_SHIFT_OSC_32K_RES_COMP 4 +#define BIT_MASK_OSC_32K_RES_COMP 0x3 +#define BIT_OSC_32K_RES_COMP(x) \ + (((x) & BIT_MASK_OSC_32K_RES_COMP) << BIT_SHIFT_OSC_32K_RES_COMP) +#define BITS_OSC_32K_RES_COMP \ + (BIT_MASK_OSC_32K_RES_COMP << BIT_SHIFT_OSC_32K_RES_COMP) +#define BIT_CLEAR_OSC_32K_RES_COMP(x) ((x) & (~BITS_OSC_32K_RES_COMP)) +#define BIT_GET_OSC_32K_RES_COMP(x) \ + (((x) >> BIT_SHIFT_OSC_32K_RES_COMP) & BIT_MASK_OSC_32K_RES_COMP) +#define BIT_SET_OSC_32K_RES_COMP(x, v) \ + (BIT_CLEAR_OSC_32K_RES_COMP(x) | BIT_OSC_32K_RES_COMP(v)) + +#define BIT_OSC_32K_OUT_SEL BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_OSC_32K_CTRL (Offset 0x0194) */ + +#define BIT_ISO_WL_2_OSC_32K BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_OSC_32K_CTRL (Offset 0x0194) */ + +#define BIT_POW_CKGEN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_OSC_32K_CTRL (Offset 0x0194) */ + +#define BIT_SHIFT_NCO_THRS 0 +#define BIT_MASK_NCO_THRS 0x7f +#define BIT_NCO_THRS(x) (((x) & BIT_MASK_NCO_THRS) << BIT_SHIFT_NCO_THRS) +#define BITS_NCO_THRS (BIT_MASK_NCO_THRS << BIT_SHIFT_NCO_THRS) +#define BIT_CLEAR_NCO_THRS(x) ((x) & (~BITS_NCO_THRS)) +#define BIT_GET_NCO_THRS(x) (((x) >> BIT_SHIFT_NCO_THRS) & BIT_MASK_NCO_THRS) +#define BIT_SET_NCO_THRS(x, v) (BIT_CLEAR_NCO_THRS(x) | BIT_NCO_THRS(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_32K_CAL_REG1 (Offset 0x0198) */ + +#define BIT_CAL_32K_REG_WR BIT(31) +#define BIT_CAL_32K_DBG_SEL BIT(22) + +#define BIT_SHIFT_CAL_32K_REG_ADDR 16 +#define BIT_MASK_CAL_32K_REG_ADDR 0x3f +#define BIT_CAL_32K_REG_ADDR(x) \ + (((x) & BIT_MASK_CAL_32K_REG_ADDR) << BIT_SHIFT_CAL_32K_REG_ADDR) +#define BITS_CAL_32K_REG_ADDR \ + (BIT_MASK_CAL_32K_REG_ADDR << BIT_SHIFT_CAL_32K_REG_ADDR) +#define BIT_CLEAR_CAL_32K_REG_ADDR(x) ((x) & (~BITS_CAL_32K_REG_ADDR)) +#define BIT_GET_CAL_32K_REG_ADDR(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR) & BIT_MASK_CAL_32K_REG_ADDR) +#define BIT_SET_CAL_32K_REG_ADDR(x, v) \ + (BIT_CLEAR_CAL_32K_REG_ADDR(x) | BIT_CAL_32K_REG_ADDR(v)) + +#define BIT_SHIFT_CAL_32K_REG_DATA 0 +#define BIT_MASK_CAL_32K_REG_DATA 0xffff +#define BIT_CAL_32K_REG_DATA(x) \ + (((x) & BIT_MASK_CAL_32K_REG_DATA) << BIT_SHIFT_CAL_32K_REG_DATA) +#define BITS_CAL_32K_REG_DATA \ + (BIT_MASK_CAL_32K_REG_DATA << BIT_SHIFT_CAL_32K_REG_DATA) +#define BIT_CLEAR_CAL_32K_REG_DATA(x) ((x) & (~BITS_CAL_32K_REG_DATA)) +#define BIT_GET_CAL_32K_REG_DATA(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_DATA) & BIT_MASK_CAL_32K_REG_DATA) +#define BIT_SET_CAL_32K_REG_DATA(x, v) \ + (BIT_CLEAR_CAL_32K_REG_DATA(x) | BIT_CAL_32K_REG_DATA(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_C2HEVT (Offset 0x01A0) */ + +#define BIT_SHIFT_C2HEVT_MSG 0 +#define BIT_MASK_C2HEVT_MSG 0xffffffffffffffffffffffffffffffffL +#define BIT_C2HEVT_MSG(x) (((x) & BIT_MASK_C2HEVT_MSG) << BIT_SHIFT_C2HEVT_MSG) +#define BITS_C2HEVT_MSG (BIT_MASK_C2HEVT_MSG << BIT_SHIFT_C2HEVT_MSG) +#define BIT_CLEAR_C2HEVT_MSG(x) ((x) & (~BITS_C2HEVT_MSG)) +#define BIT_GET_C2HEVT_MSG(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG) & BIT_MASK_C2HEVT_MSG) +#define BIT_SET_C2HEVT_MSG(x, v) (BIT_CLEAR_C2HEVT_MSG(x) | BIT_C2HEVT_MSG(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_C2HEVT (Offset 0x01A0) */ + +#define BIT_SHIFT_C2HEVT_MSG_V1 0 +#define BIT_MASK_C2HEVT_MSG_V1 0xffffffffL +#define BIT_C2HEVT_MSG_V1(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_V1) << BIT_SHIFT_C2HEVT_MSG_V1) +#define BITS_C2HEVT_MSG_V1 (BIT_MASK_C2HEVT_MSG_V1 << BIT_SHIFT_C2HEVT_MSG_V1) +#define BIT_CLEAR_C2HEVT_MSG_V1(x) ((x) & (~BITS_C2HEVT_MSG_V1)) +#define BIT_GET_C2HEVT_MSG_V1(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_V1) & BIT_MASK_C2HEVT_MSG_V1) +#define BIT_SET_C2HEVT_MSG_V1(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_V1(x) | BIT_C2HEVT_MSG_V1(v)) + +/* 2 REG_C2HEVT_1 (Offset 0x01A4) */ + +#define BIT_SHIFT_C2HEVT_MSG_1 0 +#define BIT_MASK_C2HEVT_MSG_1 0xffffffffL +#define BIT_C2HEVT_MSG_1(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_1) << BIT_SHIFT_C2HEVT_MSG_1) +#define BITS_C2HEVT_MSG_1 (BIT_MASK_C2HEVT_MSG_1 << BIT_SHIFT_C2HEVT_MSG_1) +#define BIT_CLEAR_C2HEVT_MSG_1(x) ((x) & (~BITS_C2HEVT_MSG_1)) +#define BIT_GET_C2HEVT_MSG_1(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_1) & BIT_MASK_C2HEVT_MSG_1) +#define BIT_SET_C2HEVT_MSG_1(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_1(x) | BIT_C2HEVT_MSG_1(v)) + +/* 2 REG_C2HEVT_2 (Offset 0x01A8) */ + +#define BIT_SHIFT_C2HEVT_MSG_2 0 +#define BIT_MASK_C2HEVT_MSG_2 0xffffffffL +#define BIT_C2HEVT_MSG_2(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_2) << BIT_SHIFT_C2HEVT_MSG_2) +#define BITS_C2HEVT_MSG_2 (BIT_MASK_C2HEVT_MSG_2 << BIT_SHIFT_C2HEVT_MSG_2) +#define BIT_CLEAR_C2HEVT_MSG_2(x) ((x) & (~BITS_C2HEVT_MSG_2)) +#define BIT_GET_C2HEVT_MSG_2(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_2) & BIT_MASK_C2HEVT_MSG_2) +#define BIT_SET_C2HEVT_MSG_2(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_2(x) | BIT_C2HEVT_MSG_2(v)) + +/* 2 REG_C2HEVT_3 (Offset 0x01AC) */ + +#define BIT_SHIFT_C2HEVT_MSG_3 0 +#define BIT_MASK_C2HEVT_MSG_3 0xffffffffL +#define BIT_C2HEVT_MSG_3(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_3) << BIT_SHIFT_C2HEVT_MSG_3) +#define BITS_C2HEVT_MSG_3 (BIT_MASK_C2HEVT_MSG_3 << BIT_SHIFT_C2HEVT_MSG_3) +#define BIT_CLEAR_C2HEVT_MSG_3(x) ((x) & (~BITS_C2HEVT_MSG_3)) +#define BIT_GET_C2HEVT_MSG_3(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_3) & BIT_MASK_C2HEVT_MSG_3) +#define BIT_SET_C2HEVT_MSG_3(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_3(x) | BIT_C2HEVT_MSG_3(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MISC_CTRL_V1 (Offset 0x01B0) */ + +#define BIT_SHIFT_PHYWR_SETUP_CNT 28 +#define BIT_MASK_PHYWR_SETUP_CNT 0xf +#define BIT_PHYWR_SETUP_CNT(x) \ + (((x) & BIT_MASK_PHYWR_SETUP_CNT) << BIT_SHIFT_PHYWR_SETUP_CNT) +#define BITS_PHYWR_SETUP_CNT \ + (BIT_MASK_PHYWR_SETUP_CNT << BIT_SHIFT_PHYWR_SETUP_CNT) +#define BIT_CLEAR_PHYWR_SETUP_CNT(x) ((x) & (~BITS_PHYWR_SETUP_CNT)) +#define BIT_GET_PHYWR_SETUP_CNT(x) \ + (((x) >> BIT_SHIFT_PHYWR_SETUP_CNT) & BIT_MASK_PHYWR_SETUP_CNT) +#define BIT_SET_PHYWR_SETUP_CNT(x, v) \ + (BIT_CLEAR_PHYWR_SETUP_CNT(x) | BIT_PHYWR_SETUP_CNT(v)) + +#define BIT_SHIFT_PHYWR_HOLD_CNT 24 +#define BIT_MASK_PHYWR_HOLD_CNT 0xf +#define BIT_PHYWR_HOLD_CNT(x) \ + (((x) & BIT_MASK_PHYWR_HOLD_CNT) << BIT_SHIFT_PHYWR_HOLD_CNT) +#define BITS_PHYWR_HOLD_CNT \ + (BIT_MASK_PHYWR_HOLD_CNT << BIT_SHIFT_PHYWR_HOLD_CNT) +#define BIT_CLEAR_PHYWR_HOLD_CNT(x) ((x) & (~BITS_PHYWR_HOLD_CNT)) +#define BIT_GET_PHYWR_HOLD_CNT(x) \ + (((x) >> BIT_SHIFT_PHYWR_HOLD_CNT) & BIT_MASK_PHYWR_HOLD_CNT) +#define BIT_SET_PHYWR_HOLD_CNT(x, v) \ + (BIT_CLEAR_PHYWR_HOLD_CNT(x) | BIT_PHYWR_HOLD_CNT(v)) + +#define BIT_SHIFT_TXBUF_WKCAM_OFFSET 8 +#define BIT_MASK_TXBUF_WKCAM_OFFSET 0x1fff +#define BIT_TXBUF_WKCAM_OFFSET(x) \ + (((x) & BIT_MASK_TXBUF_WKCAM_OFFSET) << BIT_SHIFT_TXBUF_WKCAM_OFFSET) +#define BITS_TXBUF_WKCAM_OFFSET \ + (BIT_MASK_TXBUF_WKCAM_OFFSET << BIT_SHIFT_TXBUF_WKCAM_OFFSET) +#define BIT_CLEAR_TXBUF_WKCAM_OFFSET(x) ((x) & (~BITS_TXBUF_WKCAM_OFFSET)) +#define BIT_GET_TXBUF_WKCAM_OFFSET(x) \ + (((x) >> BIT_SHIFT_TXBUF_WKCAM_OFFSET) & BIT_MASK_TXBUF_WKCAM_OFFSET) +#define BIT_SET_TXBUF_WKCAM_OFFSET(x, v) \ + (BIT_CLEAR_TXBUF_WKCAM_OFFSET(x) | BIT_TXBUF_WKCAM_OFFSET(v)) + +#define BIT_SHIFT_PHYRD_WAIT_CNT 4 +#define BIT_MASK_PHYRD_WAIT_CNT 0xf +#define BIT_PHYRD_WAIT_CNT(x) \ + (((x) & BIT_MASK_PHYRD_WAIT_CNT) << BIT_SHIFT_PHYRD_WAIT_CNT) +#define BITS_PHYRD_WAIT_CNT \ + (BIT_MASK_PHYRD_WAIT_CNT << BIT_SHIFT_PHYRD_WAIT_CNT) +#define BIT_CLEAR_PHYRD_WAIT_CNT(x) ((x) & (~BITS_PHYRD_WAIT_CNT)) +#define BIT_GET_PHYRD_WAIT_CNT(x) \ + (((x) >> BIT_SHIFT_PHYRD_WAIT_CNT) & BIT_MASK_PHYRD_WAIT_CNT) +#define BIT_SET_PHYRD_WAIT_CNT(x, v) \ + (BIT_CLEAR_PHYRD_WAIT_CNT(x) | BIT_PHYRD_WAIT_CNT(v)) + +#define BIT_SHIFT_H2CQ_PRI 0 +#define BIT_MASK_H2CQ_PRI 0x3 +#define BIT_H2CQ_PRI(x) (((x) & BIT_MASK_H2CQ_PRI) << BIT_SHIFT_H2CQ_PRI) +#define BITS_H2CQ_PRI (BIT_MASK_H2CQ_PRI << BIT_SHIFT_H2CQ_PRI) +#define BIT_CLEAR_H2CQ_PRI(x) ((x) & (~BITS_H2CQ_PRI)) +#define BIT_GET_H2CQ_PRI(x) (((x) >> BIT_SHIFT_H2CQ_PRI) & BIT_MASK_H2CQ_PRI) +#define BIT_SET_H2CQ_PRI(x, v) (BIT_CLEAR_H2CQ_PRI(x) | BIT_H2CQ_PRI(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RXDESC_BUFF_RPTR (Offset 0x01B0) */ + +#define BIT_SHIFT_RXDESC_BUFF_RPTR 0 +#define BIT_MASK_RXDESC_BUFF_RPTR 0xffffffffL +#define BIT_RXDESC_BUFF_RPTR(x) \ + (((x) & BIT_MASK_RXDESC_BUFF_RPTR) << BIT_SHIFT_RXDESC_BUFF_RPTR) +#define BITS_RXDESC_BUFF_RPTR \ + (BIT_MASK_RXDESC_BUFF_RPTR << BIT_SHIFT_RXDESC_BUFF_RPTR) +#define BIT_CLEAR_RXDESC_BUFF_RPTR(x) ((x) & (~BITS_RXDESC_BUFF_RPTR)) +#define BIT_GET_RXDESC_BUFF_RPTR(x) \ + (((x) >> BIT_SHIFT_RXDESC_BUFF_RPTR) & BIT_MASK_RXDESC_BUFF_RPTR) +#define BIT_SET_RXDESC_BUFF_RPTR(x, v) \ + (BIT_CLEAR_RXDESC_BUFF_RPTR(x) | BIT_RXDESC_BUFF_RPTR(v)) + +/* 2 REG_RXDESC_BUFF_WPTR (Offset 0x01B4) */ + +#define BIT_SHIFT_RXDESC_BUFF_WPTR 0 +#define BIT_MASK_RXDESC_BUFF_WPTR 0xffffffffL +#define BIT_RXDESC_BUFF_WPTR(x) \ + (((x) & BIT_MASK_RXDESC_BUFF_WPTR) << BIT_SHIFT_RXDESC_BUFF_WPTR) +#define BITS_RXDESC_BUFF_WPTR \ + (BIT_MASK_RXDESC_BUFF_WPTR << BIT_SHIFT_RXDESC_BUFF_WPTR) +#define BIT_CLEAR_RXDESC_BUFF_WPTR(x) ((x) & (~BITS_RXDESC_BUFF_WPTR)) +#define BIT_GET_RXDESC_BUFF_WPTR(x) \ + (((x) >> BIT_SHIFT_RXDESC_BUFF_WPTR) & BIT_MASK_RXDESC_BUFF_WPTR) +#define BIT_SET_RXDESC_BUFF_WPTR(x, v) \ + (BIT_CLEAR_RXDESC_BUFF_WPTR(x) | BIT_RXDESC_BUFF_WPTR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SW_DEFINED_PAGE1 (Offset 0x01B8) */ + +#define BIT_SHIFT_SW_DEFINED_PAGE1 0 +#define BIT_MASK_SW_DEFINED_PAGE1 0xffffffffffffffffL +#define BIT_SW_DEFINED_PAGE1(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE1) << BIT_SHIFT_SW_DEFINED_PAGE1) +#define BITS_SW_DEFINED_PAGE1 \ + (BIT_MASK_SW_DEFINED_PAGE1 << BIT_SHIFT_SW_DEFINED_PAGE1) +#define BIT_CLEAR_SW_DEFINED_PAGE1(x) ((x) & (~BITS_SW_DEFINED_PAGE1)) +#define BIT_GET_SW_DEFINED_PAGE1(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1) & BIT_MASK_SW_DEFINED_PAGE1) +#define BIT_SET_SW_DEFINED_PAGE1(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE1(x) | BIT_SW_DEFINED_PAGE1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SW_DEFINED_PAGE1 (Offset 0x01B8) */ + +#define BIT_SHIFT_SW_DEFINED_PAGE1_V1 0 +#define BIT_MASK_SW_DEFINED_PAGE1_V1 0xffffffffL +#define BIT_SW_DEFINED_PAGE1_V1(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1) << BIT_SHIFT_SW_DEFINED_PAGE1_V1) +#define BITS_SW_DEFINED_PAGE1_V1 \ + (BIT_MASK_SW_DEFINED_PAGE1_V1 << BIT_SHIFT_SW_DEFINED_PAGE1_V1) +#define BIT_CLEAR_SW_DEFINED_PAGE1_V1(x) ((x) & (~BITS_SW_DEFINED_PAGE1_V1)) +#define BIT_GET_SW_DEFINED_PAGE1_V1(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1) & BIT_MASK_SW_DEFINED_PAGE1_V1) +#define BIT_SET_SW_DEFINED_PAGE1_V1(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE1_V1(x) | BIT_SW_DEFINED_PAGE1_V1(v)) + +/* 2 REG_SW_DEFINED_PAGE2 (Offset 0x01BC) */ + +#define BIT_SHIFT_SW_DEFINED_PAGE2 0 +#define BIT_MASK_SW_DEFINED_PAGE2 0xffffffffL +#define BIT_SW_DEFINED_PAGE2(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE2) << BIT_SHIFT_SW_DEFINED_PAGE2) +#define BITS_SW_DEFINED_PAGE2 \ + (BIT_MASK_SW_DEFINED_PAGE2 << BIT_SHIFT_SW_DEFINED_PAGE2) +#define BIT_CLEAR_SW_DEFINED_PAGE2(x) ((x) & (~BITS_SW_DEFINED_PAGE2)) +#define BIT_GET_SW_DEFINED_PAGE2(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2) & BIT_MASK_SW_DEFINED_PAGE2) +#define BIT_SET_SW_DEFINED_PAGE2(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE2(x) | BIT_SW_DEFINED_PAGE2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_MCUTST_I (Offset 0x01C0) */ + +#define BIT_SHIFT_MCUDMSG_I 0 +#define BIT_MASK_MCUDMSG_I 0xffffffffL +#define BIT_MCUDMSG_I(x) (((x) & BIT_MASK_MCUDMSG_I) << BIT_SHIFT_MCUDMSG_I) +#define BITS_MCUDMSG_I (BIT_MASK_MCUDMSG_I << BIT_SHIFT_MCUDMSG_I) +#define BIT_CLEAR_MCUDMSG_I(x) ((x) & (~BITS_MCUDMSG_I)) +#define BIT_GET_MCUDMSG_I(x) (((x) >> BIT_SHIFT_MCUDMSG_I) & BIT_MASK_MCUDMSG_I) +#define BIT_SET_MCUDMSG_I(x, v) (BIT_CLEAR_MCUDMSG_I(x) | BIT_MCUDMSG_I(v)) + +/* 2 REG_MCUTST_II (Offset 0x01C4) */ + +#define BIT_SHIFT_MCUDMSG_II 0 +#define BIT_MASK_MCUDMSG_II 0xffffffffL +#define BIT_MCUDMSG_II(x) (((x) & BIT_MASK_MCUDMSG_II) << BIT_SHIFT_MCUDMSG_II) +#define BITS_MCUDMSG_II (BIT_MASK_MCUDMSG_II << BIT_SHIFT_MCUDMSG_II) +#define BIT_CLEAR_MCUDMSG_II(x) ((x) & (~BITS_MCUDMSG_II)) +#define BIT_GET_MCUDMSG_II(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_II) & BIT_MASK_MCUDMSG_II) +#define BIT_SET_MCUDMSG_II(x, v) (BIT_CLEAR_MCUDMSG_II(x) | BIT_MCUDMSG_II(v)) + +/* 2 REG_FMETHR (Offset 0x01C8) */ + +#define BIT_FMSG_INT BIT(31) + +#define BIT_SHIFT_FW_MSG 0 +#define BIT_MASK_FW_MSG 0xffffffffL +#define BIT_FW_MSG(x) (((x) & BIT_MASK_FW_MSG) << BIT_SHIFT_FW_MSG) +#define BITS_FW_MSG (BIT_MASK_FW_MSG << BIT_SHIFT_FW_MSG) +#define BIT_CLEAR_FW_MSG(x) ((x) & (~BITS_FW_MSG)) +#define BIT_GET_FW_MSG(x) (((x) >> BIT_SHIFT_FW_MSG) & BIT_MASK_FW_MSG) +#define BIT_SET_FW_MSG(x, v) (BIT_CLEAR_FW_MSG(x) | BIT_FW_MSG(v)) + +/* 2 REG_HMETFR (Offset 0x01CC) */ + +#define BIT_SHIFT_HRCV_MSG 24 +#define BIT_MASK_HRCV_MSG 0xff +#define BIT_HRCV_MSG(x) (((x) & BIT_MASK_HRCV_MSG) << BIT_SHIFT_HRCV_MSG) +#define BITS_HRCV_MSG (BIT_MASK_HRCV_MSG << BIT_SHIFT_HRCV_MSG) +#define BIT_CLEAR_HRCV_MSG(x) ((x) & (~BITS_HRCV_MSG)) +#define BIT_GET_HRCV_MSG(x) (((x) >> BIT_SHIFT_HRCV_MSG) & BIT_MASK_HRCV_MSG) +#define BIT_SET_HRCV_MSG(x, v) (BIT_CLEAR_HRCV_MSG(x) | BIT_HRCV_MSG(v)) + +#define BIT_INT_BOX3 BIT(3) +#define BIT_INT_BOX2 BIT(2) +#define BIT_INT_BOX1 BIT(1) +#define BIT_INT_BOX0 BIT(0) + +/* 2 REG_HMEBOX0 (Offset 0x01D0) */ + +#define BIT_SHIFT_HOST_MSG_0 0 +#define BIT_MASK_HOST_MSG_0 0xffffffffL +#define BIT_HOST_MSG_0(x) (((x) & BIT_MASK_HOST_MSG_0) << BIT_SHIFT_HOST_MSG_0) +#define BITS_HOST_MSG_0 (BIT_MASK_HOST_MSG_0 << BIT_SHIFT_HOST_MSG_0) +#define BIT_CLEAR_HOST_MSG_0(x) ((x) & (~BITS_HOST_MSG_0)) +#define BIT_GET_HOST_MSG_0(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_0) & BIT_MASK_HOST_MSG_0) +#define BIT_SET_HOST_MSG_0(x, v) (BIT_CLEAR_HOST_MSG_0(x) | BIT_HOST_MSG_0(v)) + +/* 2 REG_HMEBOX1 (Offset 0x01D4) */ + +#define BIT_SHIFT_HOST_MSG_1 0 +#define BIT_MASK_HOST_MSG_1 0xffffffffL +#define BIT_HOST_MSG_1(x) (((x) & BIT_MASK_HOST_MSG_1) << BIT_SHIFT_HOST_MSG_1) +#define BITS_HOST_MSG_1 (BIT_MASK_HOST_MSG_1 << BIT_SHIFT_HOST_MSG_1) +#define BIT_CLEAR_HOST_MSG_1(x) ((x) & (~BITS_HOST_MSG_1)) +#define BIT_GET_HOST_MSG_1(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_1) & BIT_MASK_HOST_MSG_1) +#define BIT_SET_HOST_MSG_1(x, v) (BIT_CLEAR_HOST_MSG_1(x) | BIT_HOST_MSG_1(v)) + +/* 2 REG_HMEBOX2 (Offset 0x01D8) */ + +#define BIT_SHIFT_HOST_MSG_2 0 +#define BIT_MASK_HOST_MSG_2 0xffffffffL +#define BIT_HOST_MSG_2(x) (((x) & BIT_MASK_HOST_MSG_2) << BIT_SHIFT_HOST_MSG_2) +#define BITS_HOST_MSG_2 (BIT_MASK_HOST_MSG_2 << BIT_SHIFT_HOST_MSG_2) +#define BIT_CLEAR_HOST_MSG_2(x) ((x) & (~BITS_HOST_MSG_2)) +#define BIT_GET_HOST_MSG_2(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_2) & BIT_MASK_HOST_MSG_2) +#define BIT_SET_HOST_MSG_2(x, v) (BIT_CLEAR_HOST_MSG_2(x) | BIT_HOST_MSG_2(v)) + +/* 2 REG_HMEBOX3 (Offset 0x01DC) */ + +#define BIT_SHIFT_HOST_MSG_3 0 +#define BIT_MASK_HOST_MSG_3 0xffffffffL +#define BIT_HOST_MSG_3(x) (((x) & BIT_MASK_HOST_MSG_3) << BIT_SHIFT_HOST_MSG_3) +#define BITS_HOST_MSG_3 (BIT_MASK_HOST_MSG_3 << BIT_SHIFT_HOST_MSG_3) +#define BIT_CLEAR_HOST_MSG_3(x) ((x) & (~BITS_HOST_MSG_3)) +#define BIT_GET_HOST_MSG_3(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_3) & BIT_MASK_HOST_MSG_3) +#define BIT_SET_HOST_MSG_3(x, v) (BIT_CLEAR_HOST_MSG_3(x) | BIT_HOST_MSG_3(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RXDESC_BUFF_BNDY (Offset 0x01E0) */ + +#define BIT_FW_FIFO_PTR_RST BIT(18) +#define BIT_PHY_FIFO_PTR_RST BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LLT_INIT (Offset 0x01E0) */ + +#define BIT_SHIFT_LLTINI_PDATA_V1 16 +#define BIT_MASK_LLTINI_PDATA_V1 0xfff +#define BIT_LLTINI_PDATA_V1(x) \ + (((x) & BIT_MASK_LLTINI_PDATA_V1) << BIT_SHIFT_LLTINI_PDATA_V1) +#define BITS_LLTINI_PDATA_V1 \ + (BIT_MASK_LLTINI_PDATA_V1 << BIT_SHIFT_LLTINI_PDATA_V1) +#define BIT_CLEAR_LLTINI_PDATA_V1(x) ((x) & (~BITS_LLTINI_PDATA_V1)) +#define BIT_GET_LLTINI_PDATA_V1(x) \ + (((x) >> BIT_SHIFT_LLTINI_PDATA_V1) & BIT_MASK_LLTINI_PDATA_V1) +#define BIT_SET_LLTINI_PDATA_V1(x, v) \ + (BIT_CLEAR_LLTINI_PDATA_V1(x) | BIT_LLTINI_PDATA_V1(v)) + +#define BIT_SHIFT_LLTINI_HDATA_V1 0 +#define BIT_MASK_LLTINI_HDATA_V1 0xfff +#define BIT_LLTINI_HDATA_V1(x) \ + (((x) & BIT_MASK_LLTINI_HDATA_V1) << BIT_SHIFT_LLTINI_HDATA_V1) +#define BITS_LLTINI_HDATA_V1 \ + (BIT_MASK_LLTINI_HDATA_V1 << BIT_SHIFT_LLTINI_HDATA_V1) +#define BIT_CLEAR_LLTINI_HDATA_V1(x) ((x) & (~BITS_LLTINI_HDATA_V1)) +#define BIT_GET_LLTINI_HDATA_V1(x) \ + (((x) >> BIT_SHIFT_LLTINI_HDATA_V1) & BIT_MASK_LLTINI_HDATA_V1) +#define BIT_SET_LLTINI_HDATA_V1(x, v) \ + (BIT_CLEAR_LLTINI_HDATA_V1(x) | BIT_LLTINI_HDATA_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RXDESC_BUFF_BNDY (Offset 0x01E0) */ + +#define BIT_SHIFT_RXDESC_BUFF_BNDY 0 +#define BIT_MASK_RXDESC_BUFF_BNDY 0xffffffffL +#define BIT_RXDESC_BUFF_BNDY(x) \ + (((x) & BIT_MASK_RXDESC_BUFF_BNDY) << BIT_SHIFT_RXDESC_BUFF_BNDY) +#define BITS_RXDESC_BUFF_BNDY \ + (BIT_MASK_RXDESC_BUFF_BNDY << BIT_SHIFT_RXDESC_BUFF_BNDY) +#define BIT_CLEAR_RXDESC_BUFF_BNDY(x) ((x) & (~BITS_RXDESC_BUFF_BNDY)) +#define BIT_GET_RXDESC_BUFF_BNDY(x) \ + (((x) >> BIT_SHIFT_RXDESC_BUFF_BNDY) & BIT_MASK_RXDESC_BUFF_BNDY) +#define BIT_SET_RXDESC_BUFF_BNDY(x, v) \ + (BIT_CLEAR_RXDESC_BUFF_BNDY(x) | BIT_RXDESC_BUFF_BNDY(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_GENTST (Offset 0x01E4) */ + +#define BIT_SHIFT_GENTST 0 +#define BIT_MASK_GENTST 0xffffffffL +#define BIT_GENTST(x) (((x) & BIT_MASK_GENTST) << BIT_SHIFT_GENTST) +#define BITS_GENTST (BIT_MASK_GENTST << BIT_SHIFT_GENTST) +#define BIT_CLEAR_GENTST(x) ((x) & (~BITS_GENTST)) +#define BIT_GET_GENTST(x) (((x) >> BIT_SHIFT_GENTST) & BIT_MASK_GENTST) +#define BIT_SET_GENTST(x, v) (BIT_CLEAR_GENTST(x) | BIT_GENTST(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_LLT_INIT_ADDR (Offset 0x01E4) */ + +#define BIT_SHIFT_LLTINI_ADDR_V1 0 +#define BIT_MASK_LLTINI_ADDR_V1 0xfff +#define BIT_LLTINI_ADDR_V1(x) \ + (((x) & BIT_MASK_LLTINI_ADDR_V1) << BIT_SHIFT_LLTINI_ADDR_V1) +#define BITS_LLTINI_ADDR_V1 \ + (BIT_MASK_LLTINI_ADDR_V1 << BIT_SHIFT_LLTINI_ADDR_V1) +#define BIT_CLEAR_LLTINI_ADDR_V1(x) ((x) & (~BITS_LLTINI_ADDR_V1)) +#define BIT_GET_LLTINI_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_LLTINI_ADDR_V1) & BIT_MASK_LLTINI_ADDR_V1) +#define BIT_SET_LLTINI_ADDR_V1(x, v) \ + (BIT_CLEAR_LLTINI_ADDR_V1(x) | BIT_LLTINI_ADDR_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */ + +#define BIT_SHIFT_BB_WRITE_READ 30 +#define BIT_MASK_BB_WRITE_READ 0x3 +#define BIT_BB_WRITE_READ(x) \ + (((x) & BIT_MASK_BB_WRITE_READ) << BIT_SHIFT_BB_WRITE_READ) +#define BITS_BB_WRITE_READ (BIT_MASK_BB_WRITE_READ << BIT_SHIFT_BB_WRITE_READ) +#define BIT_CLEAR_BB_WRITE_READ(x) ((x) & (~BITS_BB_WRITE_READ)) +#define BIT_GET_BB_WRITE_READ(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_READ) & BIT_MASK_BB_WRITE_READ) +#define BIT_SET_BB_WRITE_READ(x, v) \ + (BIT_CLEAR_BB_WRITE_READ(x) | BIT_BB_WRITE_READ(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */ + +#define BIT_SHIFT_BB_WRITE_EN_V1 16 +#define BIT_MASK_BB_WRITE_EN_V1 0xf +#define BIT_BB_WRITE_EN_V1(x) \ + (((x) & BIT_MASK_BB_WRITE_EN_V1) << BIT_SHIFT_BB_WRITE_EN_V1) +#define BITS_BB_WRITE_EN_V1 \ + (BIT_MASK_BB_WRITE_EN_V1 << BIT_SHIFT_BB_WRITE_EN_V1) +#define BIT_CLEAR_BB_WRITE_EN_V1(x) ((x) & (~BITS_BB_WRITE_EN_V1)) +#define BIT_GET_BB_WRITE_EN_V1(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_EN_V1) & BIT_MASK_BB_WRITE_EN_V1) +#define BIT_SET_BB_WRITE_EN_V1(x, v) \ + (BIT_CLEAR_BB_WRITE_EN_V1(x) | BIT_BB_WRITE_EN_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */ + +#define BIT_SHIFT_BB_WRITE_EN 12 +#define BIT_MASK_BB_WRITE_EN 0xf +#define BIT_BB_WRITE_EN(x) \ + (((x) & BIT_MASK_BB_WRITE_EN) << BIT_SHIFT_BB_WRITE_EN) +#define BITS_BB_WRITE_EN (BIT_MASK_BB_WRITE_EN << BIT_SHIFT_BB_WRITE_EN) +#define BIT_CLEAR_BB_WRITE_EN(x) ((x) & (~BITS_BB_WRITE_EN)) +#define BIT_GET_BB_WRITE_EN(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_EN) & BIT_MASK_BB_WRITE_EN) +#define BIT_SET_BB_WRITE_EN(x, v) \ + (BIT_CLEAR_BB_WRITE_EN(x) | BIT_BB_WRITE_EN(v)) + +#define BIT_SHIFT_BB_ADDR 2 +#define BIT_MASK_BB_ADDR 0x1ff +#define BIT_BB_ADDR(x) (((x) & BIT_MASK_BB_ADDR) << BIT_SHIFT_BB_ADDR) +#define BITS_BB_ADDR (BIT_MASK_BB_ADDR << BIT_SHIFT_BB_ADDR) +#define BIT_CLEAR_BB_ADDR(x) ((x) & (~BITS_BB_ADDR)) +#define BIT_GET_BB_ADDR(x) (((x) >> BIT_SHIFT_BB_ADDR) & BIT_MASK_BB_ADDR) +#define BIT_SET_BB_ADDR(x, v) (BIT_CLEAR_BB_ADDR(x) | BIT_BB_ADDR(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */ + +#define BIT_SHIFT_BB_ADDR_V1 2 +#define BIT_MASK_BB_ADDR_V1 0xfff +#define BIT_BB_ADDR_V1(x) (((x) & BIT_MASK_BB_ADDR_V1) << BIT_SHIFT_BB_ADDR_V1) +#define BITS_BB_ADDR_V1 (BIT_MASK_BB_ADDR_V1 << BIT_SHIFT_BB_ADDR_V1) +#define BIT_CLEAR_BB_ADDR_V1(x) ((x) & (~BITS_BB_ADDR_V1)) +#define BIT_GET_BB_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_BB_ADDR_V1) & BIT_MASK_BB_ADDR_V1) +#define BIT_SET_BB_ADDR_V1(x, v) (BIT_CLEAR_BB_ADDR_V1(x) | BIT_BB_ADDR_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */ + +#define BIT_BB_ERRACC BIT(0) + +/* 2 REG_BB_ACCESS_DATA (Offset 0x01EC) */ + +#define BIT_SHIFT_BB_DATA 0 +#define BIT_MASK_BB_DATA 0xffffffffL +#define BIT_BB_DATA(x) (((x) & BIT_MASK_BB_DATA) << BIT_SHIFT_BB_DATA) +#define BITS_BB_DATA (BIT_MASK_BB_DATA << BIT_SHIFT_BB_DATA) +#define BIT_CLEAR_BB_DATA(x) ((x) & (~BITS_BB_DATA)) +#define BIT_GET_BB_DATA(x) (((x) >> BIT_SHIFT_BB_DATA) & BIT_MASK_BB_DATA) +#define BIT_SET_BB_DATA(x, v) (BIT_CLEAR_BB_DATA(x) | BIT_BB_DATA(v)) + +/* 2 REG_HMEBOX_E0 (Offset 0x01F0) */ + +#define BIT_SHIFT_HMEBOX_E0 0 +#define BIT_MASK_HMEBOX_E0 0xffffffffL +#define BIT_HMEBOX_E0(x) (((x) & BIT_MASK_HMEBOX_E0) << BIT_SHIFT_HMEBOX_E0) +#define BITS_HMEBOX_E0 (BIT_MASK_HMEBOX_E0 << BIT_SHIFT_HMEBOX_E0) +#define BIT_CLEAR_HMEBOX_E0(x) ((x) & (~BITS_HMEBOX_E0)) +#define BIT_GET_HMEBOX_E0(x) (((x) >> BIT_SHIFT_HMEBOX_E0) & BIT_MASK_HMEBOX_E0) +#define BIT_SET_HMEBOX_E0(x, v) (BIT_CLEAR_HMEBOX_E0(x) | BIT_HMEBOX_E0(v)) + +/* 2 REG_HMEBOX_E1 (Offset 0x01F4) */ + +#define BIT_SHIFT_HMEBOX_E1 0 +#define BIT_MASK_HMEBOX_E1 0xffffffffL +#define BIT_HMEBOX_E1(x) (((x) & BIT_MASK_HMEBOX_E1) << BIT_SHIFT_HMEBOX_E1) +#define BITS_HMEBOX_E1 (BIT_MASK_HMEBOX_E1 << BIT_SHIFT_HMEBOX_E1) +#define BIT_CLEAR_HMEBOX_E1(x) ((x) & (~BITS_HMEBOX_E1)) +#define BIT_GET_HMEBOX_E1(x) (((x) >> BIT_SHIFT_HMEBOX_E1) & BIT_MASK_HMEBOX_E1) +#define BIT_SET_HMEBOX_E1(x, v) (BIT_CLEAR_HMEBOX_E1(x) | BIT_HMEBOX_E1(v)) + +/* 2 REG_HMEBOX_E2 (Offset 0x01F8) */ + +#define BIT_SHIFT_HMEBOX_E2 0 +#define BIT_MASK_HMEBOX_E2 0xffffffffL +#define BIT_HMEBOX_E2(x) (((x) & BIT_MASK_HMEBOX_E2) << BIT_SHIFT_HMEBOX_E2) +#define BITS_HMEBOX_E2 (BIT_MASK_HMEBOX_E2 << BIT_SHIFT_HMEBOX_E2) +#define BIT_CLEAR_HMEBOX_E2(x) ((x) & (~BITS_HMEBOX_E2)) +#define BIT_GET_HMEBOX_E2(x) (((x) >> BIT_SHIFT_HMEBOX_E2) & BIT_MASK_HMEBOX_E2) +#define BIT_SET_HMEBOX_E2(x, v) (BIT_CLEAR_HMEBOX_E2(x) | BIT_HMEBOX_E2(v)) + +/* 2 REG_HMEBOX_E3 (Offset 0x01FC) */ + +#define BIT_SHIFT_HMEBOX_E3 0 +#define BIT_MASK_HMEBOX_E3 0xffffffffL +#define BIT_HMEBOX_E3(x) (((x) & BIT_MASK_HMEBOX_E3) << BIT_SHIFT_HMEBOX_E3) +#define BITS_HMEBOX_E3 (BIT_MASK_HMEBOX_E3 << BIT_SHIFT_HMEBOX_E3) +#define BIT_CLEAR_HMEBOX_E3(x) ((x) & (~BITS_HMEBOX_E3)) +#define BIT_GET_HMEBOX_E3(x) (((x) >> BIT_SHIFT_HMEBOX_E3) & BIT_MASK_HMEBOX_E3) +#define BIT_SET_HMEBOX_E3(x, v) (BIT_CLEAR_HMEBOX_E3(x) | BIT_HMEBOX_E3(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_0 (Offset 0x0200) */ + +#define BIT_BCN1_VALID BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_RQPN_CTRL_HLPQ (Offset 0x0200) */ + +#define BIT_EP2Q_PUBLIC_DIS BIT(29) +#define BIT_EP1Q_PUBLIC_DIS BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RQPN_CTRL_HLPQ (Offset 0x0200) */ + +#define BIT_EPQ_PUBLIC_DIS BIT(27) +#define BIT_NPQ_PUBLIC_DIS BIT(26) +#define BIT_LPQ_PUBLIC_DIS BIT(25) +#define BIT_HPQ_PUBLIC_DIS BIT(24) + +#define BIT_SHIFT_PUBQ 16 +#define BIT_MASK_PUBQ 0xff +#define BIT_PUBQ(x) (((x) & BIT_MASK_PUBQ) << BIT_SHIFT_PUBQ) +#define BITS_PUBQ (BIT_MASK_PUBQ << BIT_SHIFT_PUBQ) +#define BIT_CLEAR_PUBQ(x) ((x) & (~BITS_PUBQ)) +#define BIT_GET_PUBQ(x) (((x) >> BIT_SHIFT_PUBQ) & BIT_MASK_PUBQ) +#define BIT_SET_PUBQ(x, v) (BIT_CLEAR_PUBQ(x) | BIT_PUBQ(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_CTRL_1 (Offset 0x0200) */ + +#define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1 16 +#define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1 0xff +#define BIT_TX_OQT_HE_FREE_SPACE_V1(x) \ + (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1) \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1) +#define BITS_TX_OQT_HE_FREE_SPACE_V1 \ + (BIT_MASK_TX_OQT_HE_FREE_SPACE_V1 << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1) +#define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1(x) \ + ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_V1)) +#define BIT_GET_TX_OQT_HE_FREE_SPACE_V1(x) \ + (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1) & \ + BIT_MASK_TX_OQT_HE_FREE_SPACE_V1) +#define BIT_SET_TX_OQT_HE_FREE_SPACE_V1(x, v) \ + (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1(x) | BIT_TX_OQT_HE_FREE_SPACE_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_0 (Offset 0x0200) */ + +#define BIT_SHIFT_BCN1_HEAD 16 +#define BIT_MASK_BCN1_HEAD 0xfff +#define BIT_BCN1_HEAD(x) (((x) & BIT_MASK_BCN1_HEAD) << BIT_SHIFT_BCN1_HEAD) +#define BITS_BCN1_HEAD (BIT_MASK_BCN1_HEAD << BIT_SHIFT_BCN1_HEAD) +#define BIT_CLEAR_BCN1_HEAD(x) ((x) & (~BITS_BCN1_HEAD)) +#define BIT_GET_BCN1_HEAD(x) (((x) >> BIT_SHIFT_BCN1_HEAD) & BIT_MASK_BCN1_HEAD) +#define BIT_SET_BCN1_HEAD(x, v) (BIT_CLEAR_BCN1_HEAD(x) | BIT_BCN1_HEAD(v)) + +#define BIT_BCN0_VALID BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RQPN_CTRL_HLPQ (Offset 0x0200) */ + +#define BIT_SHIFT_LPQ 8 +#define BIT_MASK_LPQ 0xff +#define BIT_LPQ(x) (((x) & BIT_MASK_LPQ) << BIT_SHIFT_LPQ) +#define BITS_LPQ (BIT_MASK_LPQ << BIT_SHIFT_LPQ) +#define BIT_CLEAR_LPQ(x) ((x) & (~BITS_LPQ)) +#define BIT_GET_LPQ(x) (((x) >> BIT_SHIFT_LPQ) & BIT_MASK_LPQ) +#define BIT_SET_LPQ(x, v) (BIT_CLEAR_LPQ(x) | BIT_LPQ(v)) + +#define BIT_SHIFT_HPQ 0 +#define BIT_MASK_HPQ 0xff +#define BIT_HPQ(x) (((x) & BIT_MASK_HPQ) << BIT_SHIFT_HPQ) +#define BITS_HPQ (BIT_MASK_HPQ << BIT_SHIFT_HPQ) +#define BIT_CLEAR_HPQ(x) ((x) & (~BITS_HPQ)) +#define BIT_GET_HPQ(x) (((x) >> BIT_SHIFT_HPQ) & BIT_MASK_HPQ) +#define BIT_SET_HPQ(x, v) (BIT_CLEAR_HPQ(x) | BIT_HPQ(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_CTRL_1 (Offset 0x0200) */ + +#define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1 0 +#define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1 0xff +#define BIT_TX_OQT_NL_FREE_SPACE_V1(x) \ + (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1) \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1) +#define BITS_TX_OQT_NL_FREE_SPACE_V1 \ + (BIT_MASK_TX_OQT_NL_FREE_SPACE_V1 << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1) +#define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1(x) \ + ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_V1)) +#define BIT_GET_TX_OQT_NL_FREE_SPACE_V1(x) \ + (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1) & \ + BIT_MASK_TX_OQT_NL_FREE_SPACE_V1) +#define BIT_SET_TX_OQT_NL_FREE_SPACE_V1(x, v) \ + (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1(x) | BIT_TX_OQT_NL_FREE_SPACE_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_0 (Offset 0x0200) */ + +#define BIT_SHIFT_BCN0_HEAD 0 +#define BIT_MASK_BCN0_HEAD 0xfff +#define BIT_BCN0_HEAD(x) (((x) & BIT_MASK_BCN0_HEAD) << BIT_SHIFT_BCN0_HEAD) +#define BITS_BCN0_HEAD (BIT_MASK_BCN0_HEAD << BIT_SHIFT_BCN0_HEAD) +#define BIT_CLEAR_BCN0_HEAD(x) ((x) & (~BITS_BCN0_HEAD)) +#define BIT_GET_BCN0_HEAD(x) (((x) >> BIT_SHIFT_BCN0_HEAD) & BIT_MASK_BCN0_HEAD) +#define BIT_SET_BCN0_HEAD(x, v) (BIT_CLEAR_BCN0_HEAD(x) | BIT_BCN0_HEAD(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_CTRL_2 (Offset 0x0204) */ + +#define BIT_BCN_VALID_1_V1 BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_1 (Offset 0x0204) */ + +#define BIT_BCN3_VALID BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO (Offset 0x0204) */ + +#define BIT_SHIFT_TXPKTNUM 24 +#define BIT_MASK_TXPKTNUM 0xff +#define BIT_TXPKTNUM(x) (((x) & BIT_MASK_TXPKTNUM) << BIT_SHIFT_TXPKTNUM) +#define BITS_TXPKTNUM (BIT_MASK_TXPKTNUM << BIT_SHIFT_TXPKTNUM) +#define BIT_CLEAR_TXPKTNUM(x) ((x) & (~BITS_TXPKTNUM)) +#define BIT_GET_TXPKTNUM(x) (((x) >> BIT_SHIFT_TXPKTNUM) & BIT_MASK_TXPKTNUM) +#define BIT_SET_TXPKTNUM(x, v) (BIT_CLEAR_TXPKTNUM(x) | BIT_TXPKTNUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_1 (Offset 0x0204) */ + +#define BIT_SHIFT_R_BCN_HEAD_SEL_V1 20 +#define BIT_MASK_R_BCN_HEAD_SEL_V1 0x7 +#define BIT_R_BCN_HEAD_SEL_V1(x) \ + (((x) & BIT_MASK_R_BCN_HEAD_SEL_V1) << BIT_SHIFT_R_BCN_HEAD_SEL_V1) +#define BITS_R_BCN_HEAD_SEL_V1 \ + (BIT_MASK_R_BCN_HEAD_SEL_V1 << BIT_SHIFT_R_BCN_HEAD_SEL_V1) +#define BIT_CLEAR_R_BCN_HEAD_SEL_V1(x) ((x) & (~BITS_R_BCN_HEAD_SEL_V1)) +#define BIT_GET_R_BCN_HEAD_SEL_V1(x) \ + (((x) >> BIT_SHIFT_R_BCN_HEAD_SEL_V1) & BIT_MASK_R_BCN_HEAD_SEL_V1) +#define BIT_SET_R_BCN_HEAD_SEL_V1(x, v) \ + (BIT_CLEAR_R_BCN_HEAD_SEL_V1(x) | BIT_R_BCN_HEAD_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO (Offset 0x0204) */ + +#define BIT_SHIFT_PUBQ_AVAL_PG 16 +#define BIT_MASK_PUBQ_AVAL_PG 0xff +#define BIT_PUBQ_AVAL_PG(x) \ + (((x) & BIT_MASK_PUBQ_AVAL_PG) << BIT_SHIFT_PUBQ_AVAL_PG) +#define BITS_PUBQ_AVAL_PG (BIT_MASK_PUBQ_AVAL_PG << BIT_SHIFT_PUBQ_AVAL_PG) +#define BIT_CLEAR_PUBQ_AVAL_PG(x) ((x) & (~BITS_PUBQ_AVAL_PG)) +#define BIT_GET_PUBQ_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_PUBQ_AVAL_PG) & BIT_MASK_PUBQ_AVAL_PG) +#define BIT_SET_PUBQ_AVAL_PG(x, v) \ + (BIT_CLEAR_PUBQ_AVAL_PG(x) | BIT_PUBQ_AVAL_PG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_CTRL_2 (Offset 0x0204) */ + +#define BIT_SHIFT_BCN_HEAD_1_V1 16 +#define BIT_MASK_BCN_HEAD_1_V1 0xfff +#define BIT_BCN_HEAD_1_V1(x) \ + (((x) & BIT_MASK_BCN_HEAD_1_V1) << BIT_SHIFT_BCN_HEAD_1_V1) +#define BITS_BCN_HEAD_1_V1 (BIT_MASK_BCN_HEAD_1_V1 << BIT_SHIFT_BCN_HEAD_1_V1) +#define BIT_CLEAR_BCN_HEAD_1_V1(x) ((x) & (~BITS_BCN_HEAD_1_V1)) +#define BIT_GET_BCN_HEAD_1_V1(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_1_V1) & BIT_MASK_BCN_HEAD_1_V1) +#define BIT_SET_BCN_HEAD_1_V1(x, v) \ + (BIT_CLEAR_BCN_HEAD_1_V1(x) | BIT_BCN_HEAD_1_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_1 (Offset 0x0204) */ + +#define BIT_SHIFT_BCN3_HEAD 16 +#define BIT_MASK_BCN3_HEAD 0xfff +#define BIT_BCN3_HEAD(x) (((x) & BIT_MASK_BCN3_HEAD) << BIT_SHIFT_BCN3_HEAD) +#define BITS_BCN3_HEAD (BIT_MASK_BCN3_HEAD << BIT_SHIFT_BCN3_HEAD) +#define BIT_CLEAR_BCN3_HEAD(x) ((x) & (~BITS_BCN3_HEAD)) +#define BIT_GET_BCN3_HEAD(x) (((x) >> BIT_SHIFT_BCN3_HEAD) & BIT_MASK_BCN3_HEAD) +#define BIT_SET_BCN3_HEAD(x, v) (BIT_CLEAR_BCN3_HEAD(x) | BIT_BCN3_HEAD(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_CTRL_2 (Offset 0x0204) */ + +#define BIT_BCN_VALID_V1 BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_1 (Offset 0x0204) */ + +#define BIT_BCN2_VALID BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO (Offset 0x0204) */ + +#define BIT_SHIFT_LPQ_AVAL_PG 8 +#define BIT_MASK_LPQ_AVAL_PG 0xff +#define BIT_LPQ_AVAL_PG(x) \ + (((x) & BIT_MASK_LPQ_AVAL_PG) << BIT_SHIFT_LPQ_AVAL_PG) +#define BITS_LPQ_AVAL_PG (BIT_MASK_LPQ_AVAL_PG << BIT_SHIFT_LPQ_AVAL_PG) +#define BIT_CLEAR_LPQ_AVAL_PG(x) ((x) & (~BITS_LPQ_AVAL_PG)) +#define BIT_GET_LPQ_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_LPQ_AVAL_PG) & BIT_MASK_LPQ_AVAL_PG) +#define BIT_SET_LPQ_AVAL_PG(x, v) \ + (BIT_CLEAR_LPQ_AVAL_PG(x) | BIT_LPQ_AVAL_PG(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_1 (Offset 0x0204) */ + +#define BIT_TDE_ERROR_STOP BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO (Offset 0x0204) */ + +#define BIT_SHIFT_HPQ_AVAL_PG 0 +#define BIT_MASK_HPQ_AVAL_PG 0xff +#define BIT_HPQ_AVAL_PG(x) \ + (((x) & BIT_MASK_HPQ_AVAL_PG) << BIT_SHIFT_HPQ_AVAL_PG) +#define BITS_HPQ_AVAL_PG (BIT_MASK_HPQ_AVAL_PG << BIT_SHIFT_HPQ_AVAL_PG) +#define BIT_CLEAR_HPQ_AVAL_PG(x) ((x) & (~BITS_HPQ_AVAL_PG)) +#define BIT_GET_HPQ_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_HPQ_AVAL_PG) & BIT_MASK_HPQ_AVAL_PG) +#define BIT_SET_HPQ_AVAL_PG(x, v) \ + (BIT_CLEAR_HPQ_AVAL_PG(x) | BIT_HPQ_AVAL_PG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_CTRL_2 (Offset 0x0204) */ + +#define BIT_SHIFT_BCN_HEAD_V1 0 +#define BIT_MASK_BCN_HEAD_V1 0xfff +#define BIT_BCN_HEAD_V1(x) \ + (((x) & BIT_MASK_BCN_HEAD_V1) << BIT_SHIFT_BCN_HEAD_V1) +#define BITS_BCN_HEAD_V1 (BIT_MASK_BCN_HEAD_V1 << BIT_SHIFT_BCN_HEAD_V1) +#define BIT_CLEAR_BCN_HEAD_V1(x) ((x) & (~BITS_BCN_HEAD_V1)) +#define BIT_GET_BCN_HEAD_V1(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_V1) & BIT_MASK_BCN_HEAD_V1) +#define BIT_SET_BCN_HEAD_V1(x, v) \ + (BIT_CLEAR_BCN_HEAD_V1(x) | BIT_BCN_HEAD_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_1 (Offset 0x0204) */ + +#define BIT_SHIFT_BCN2_HEAD 0 +#define BIT_MASK_BCN2_HEAD 0xfff +#define BIT_BCN2_HEAD(x) (((x) & BIT_MASK_BCN2_HEAD) << BIT_SHIFT_BCN2_HEAD) +#define BITS_BCN2_HEAD (BIT_MASK_BCN2_HEAD << BIT_SHIFT_BCN2_HEAD) +#define BIT_CLEAR_BCN2_HEAD(x) ((x) & (~BITS_BCN2_HEAD)) +#define BIT_GET_BCN2_HEAD(x) (((x) >> BIT_SHIFT_BCN2_HEAD) & BIT_MASK_BCN2_HEAD) +#define BIT_SET_BCN2_HEAD(x, v) (BIT_CLEAR_BCN2_HEAD(x) | BIT_BCN2_HEAD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DWBCN0_CTRL (Offset 0x0208) */ + +#define BIT_SHIFT_LLT_FREE_PAGE 24 +#define BIT_MASK_LLT_FREE_PAGE 0xff +#define BIT_LLT_FREE_PAGE(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE) << BIT_SHIFT_LLT_FREE_PAGE) +#define BITS_LLT_FREE_PAGE (BIT_MASK_LLT_FREE_PAGE << BIT_SHIFT_LLT_FREE_PAGE) +#define BIT_CLEAR_LLT_FREE_PAGE(x) ((x) & (~BITS_LLT_FREE_PAGE)) +#define BIT_GET_LLT_FREE_PAGE(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE) & BIT_MASK_LLT_FREE_PAGE) +#define BIT_SET_LLT_FREE_PAGE(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE(x) | BIT_LLT_FREE_PAGE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1 24 +#define BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1 0xff +#define BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1) \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1) +#define BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1 \ + (BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1 \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1) +#define BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1(x) \ + ((x) & (~BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1)) +#define BIT_GET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1) & \ + BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1) +#define BIT_SET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1(x) | \ + BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_SHIFT_MAX_TX_PKT_V1 24 +#define BIT_MASK_MAX_TX_PKT_V1 0xff +#define BIT_MAX_TX_PKT_V1(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_V1) << BIT_SHIFT_MAX_TX_PKT_V1) +#define BITS_MAX_TX_PKT_V1 (BIT_MASK_MAX_TX_PKT_V1 << BIT_SHIFT_MAX_TX_PKT_V1) +#define BIT_CLEAR_MAX_TX_PKT_V1(x) ((x) & (~BITS_MAX_TX_PKT_V1)) +#define BIT_GET_MAX_TX_PKT_V1(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_V1) & BIT_MASK_MAX_TX_PKT_V1) +#define BIT_SET_MAX_TX_PKT_V1(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_V1(x) | BIT_MAX_TX_PKT_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_TDE_ERROR_STOP_V1 BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DWBCN0_CTRL (Offset 0x0208) */ + +#define BIT_BCN_VALID BIT(16) + +#define BIT_SHIFT_BCN_HEAD 8 +#define BIT_MASK_BCN_HEAD 0xff +#define BIT_BCN_HEAD(x) (((x) & BIT_MASK_BCN_HEAD) << BIT_SHIFT_BCN_HEAD) +#define BITS_BCN_HEAD (BIT_MASK_BCN_HEAD << BIT_SHIFT_BCN_HEAD) +#define BIT_CLEAR_BCN_HEAD(x) ((x) & (~BITS_BCN_HEAD)) +#define BIT_GET_BCN_HEAD(x) (((x) >> BIT_SHIFT_BCN_HEAD) & BIT_MASK_BCN_HEAD) +#define BIT_SET_BCN_HEAD(x, v) (BIT_CLEAR_BCN_HEAD(x) | BIT_BCN_HEAD(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_SHIFT_LLT_FREE_PAGE_V1 8 +#define BIT_MASK_LLT_FREE_PAGE_V1 0xffff +#define BIT_LLT_FREE_PAGE_V1(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE_V1) << BIT_SHIFT_LLT_FREE_PAGE_V1) +#define BITS_LLT_FREE_PAGE_V1 \ + (BIT_MASK_LLT_FREE_PAGE_V1 << BIT_SHIFT_LLT_FREE_PAGE_V1) +#define BIT_CLEAR_LLT_FREE_PAGE_V1(x) ((x) & (~BITS_LLT_FREE_PAGE_V1)) +#define BIT_GET_LLT_FREE_PAGE_V1(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V1) & BIT_MASK_LLT_FREE_PAGE_V1) +#define BIT_SET_LLT_FREE_PAGE_V1(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE_V1(x) | BIT_LLT_FREE_PAGE_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_SHIFT_LLT_FREE_PAGE_V2 8 +#define BIT_MASK_LLT_FREE_PAGE_V2 0xfff +#define BIT_LLT_FREE_PAGE_V2(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE_V2) << BIT_SHIFT_LLT_FREE_PAGE_V2) +#define BITS_LLT_FREE_PAGE_V2 \ + (BIT_MASK_LLT_FREE_PAGE_V2 << BIT_SHIFT_LLT_FREE_PAGE_V2) +#define BIT_CLEAR_LLT_FREE_PAGE_V2(x) ((x) & (~BITS_LLT_FREE_PAGE_V2)) +#define BIT_GET_LLT_FREE_PAGE_V2(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V2) & BIT_MASK_LLT_FREE_PAGE_V2) +#define BIT_SET_LLT_FREE_PAGE_V2(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE_V2(x) | BIT_LLT_FREE_PAGE_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_SHIFT_BLK_DESC_NUM 4 +#define BIT_MASK_BLK_DESC_NUM 0xf +#define BIT_BLK_DESC_NUM(x) \ + (((x) & BIT_MASK_BLK_DESC_NUM) << BIT_SHIFT_BLK_DESC_NUM) +#define BITS_BLK_DESC_NUM (BIT_MASK_BLK_DESC_NUM << BIT_SHIFT_BLK_DESC_NUM) +#define BIT_CLEAR_BLK_DESC_NUM(x) ((x) & (~BITS_BLK_DESC_NUM)) +#define BIT_GET_BLK_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_BLK_DESC_NUM) & BIT_MASK_BLK_DESC_NUM) +#define BIT_SET_BLK_DESC_NUM(x, v) \ + (BIT_CLEAR_BLK_DESC_NUM(x) | BIT_BLK_DESC_NUM(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_R_BCN_HEAD_SEL BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_R_EN_BCN_SW_HEAD_SEL BIT(2) +#define BIT_LLT_DBG_SEL BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DWBCN0_CTRL (Offset 0x0208) */ + +#define BIT_BLK_DESC_OPT BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */ + +#define BIT_AUTO_INIT_LLT_V1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_EM_CHKSUM_FIN BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_EN_CHKSUM_ERR_FIN BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_EMN_PCIE_DMA_MOD BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_EN_PCIE_DMA_MOD BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_EN_TXQUE_CLR BIT(29) +#define BIT_EN_PCIE_FIFO_MODE BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_SHIFT_PG_UNDER_TH 16 +#define BIT_MASK_PG_UNDER_TH 0xff +#define BIT_PG_UNDER_TH(x) \ + (((x) & BIT_MASK_PG_UNDER_TH) << BIT_SHIFT_PG_UNDER_TH) +#define BITS_PG_UNDER_TH (BIT_MASK_PG_UNDER_TH << BIT_SHIFT_PG_UNDER_TH) +#define BIT_CLEAR_PG_UNDER_TH(x) ((x) & (~BITS_PG_UNDER_TH)) +#define BIT_GET_PG_UNDER_TH(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH) & BIT_MASK_PG_UNDER_TH) +#define BIT_SET_PG_UNDER_TH(x, v) \ + (BIT_CLEAR_PG_UNDER_TH(x) | BIT_PG_UNDER_TH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_SHIFT_PG_UNDER_TH_V2 16 +#define BIT_MASK_PG_UNDER_TH_V2 0xff +#define BIT_PG_UNDER_TH_V2(x) \ + (((x) & BIT_MASK_PG_UNDER_TH_V2) << BIT_SHIFT_PG_UNDER_TH_V2) +#define BITS_PG_UNDER_TH_V2 \ + (BIT_MASK_PG_UNDER_TH_V2 << BIT_SHIFT_PG_UNDER_TH_V2) +#define BIT_CLEAR_PG_UNDER_TH_V2(x) ((x) & (~BITS_PG_UNDER_TH_V2)) +#define BIT_GET_PG_UNDER_TH_V2(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH_V2) & BIT_MASK_PG_UNDER_TH_V2) +#define BIT_SET_PG_UNDER_TH_V2(x, v) \ + (BIT_CLEAR_PG_UNDER_TH_V2(x) | BIT_PG_UNDER_TH_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_SHIFT_PG_UNDER_TH_V1 16 +#define BIT_MASK_PG_UNDER_TH_V1 0xfff +#define BIT_PG_UNDER_TH_V1(x) \ + (((x) & BIT_MASK_PG_UNDER_TH_V1) << BIT_SHIFT_PG_UNDER_TH_V1) +#define BITS_PG_UNDER_TH_V1 \ + (BIT_MASK_PG_UNDER_TH_V1 << BIT_SHIFT_PG_UNDER_TH_V1) +#define BIT_CLEAR_PG_UNDER_TH_V1(x) ((x) & (~BITS_PG_UNDER_TH_V1)) +#define BIT_GET_PG_UNDER_TH_V1(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH_V1) & BIT_MASK_PG_UNDER_TH_V1) +#define BIT_SET_PG_UNDER_TH_V1(x, v) \ + (BIT_CLEAR_PG_UNDER_TH_V1(x) | BIT_PG_UNDER_TH_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_EN_RESTORE_H2C_BY_RST BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_EN_RESET_RESTORE_H2C BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_R_EN_RESET_RESTORE_H2C BIT(15) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_RESTORE_H2C_ADDRESS BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_SDIO_TDE_FINISH BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */ + +#define BIT_SDIO_TXDESC_CHKSUM_EN BIT(13) +#define BIT_RST_RDPTR BIT(12) +#define BIT_RST_WRPTR BIT(11) +#define BIT_CHK_PG_TH_EN BIT(10) +#define BIT_DROP_DATA_EN BIT(9) +#define BIT_CHECK_OFFSET_EN BIT(8) + +#define BIT_SHIFT_CHECK_OFFSET 0 +#define BIT_MASK_CHECK_OFFSET 0xff +#define BIT_CHECK_OFFSET(x) \ + (((x) & BIT_MASK_CHECK_OFFSET) << BIT_SHIFT_CHECK_OFFSET) +#define BITS_CHECK_OFFSET (BIT_MASK_CHECK_OFFSET << BIT_SHIFT_CHECK_OFFSET) +#define BIT_CLEAR_CHECK_OFFSET(x) ((x) & (~BITS_CHECK_OFFSET)) +#define BIT_GET_CHECK_OFFSET(x) \ + (((x) >> BIT_SHIFT_CHECK_OFFSET) & BIT_MASK_CHECK_OFFSET) +#define BIT_SET_CHECK_OFFSET(x, v) \ + (BIT_CLEAR_CHECK_OFFSET(x) | BIT_CHECK_OFFSET(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_LD_RQPN BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_AMSDU_PKT_SIZE_ERR BIT(31) +#define BIT_AMSDU_EN_ERR BIT(30) +#define BIT_CHKSUM_AMSDU_EN_ERR BIT(29) +#define BIT_TXPKTBF_REQ_ERR BIT(28) +#define BIT_OQT_UDN_16 BIT(27) +#define BIT_OQT_OVF_16 BIT(26) +#define BIT_OQT_UDN_14_15 BIT(25) +#define BIT_OQT_OVF_14_15 BIT(24) +#define BIT_OQT_UDN_13 BIT(23) +#define BIT_OQT_OVF_13 BIT(22) +#define BIT_OQT_UDN_12 BIT(21) +#define BIT_OQT_OVF_12 BIT(20) +#define BIT_OQT_UDN_8_11 BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TXPKTBUF_REQ_ERR BIT(18) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_OQT_OVF_8_11 BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_HI_OQT_UDN BIT(17) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_OQT_UDN_4_7 BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_HI_OQT_OVF BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_OQT_OVF_4_7 BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_PAYLOAD_CHKSUM_ERR BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_RX_CLOSE_EN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_PAYLOAD_UDN BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_BCNQ BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_PAYLOAD_OVF BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_MGQ BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_DSC_CHKSUM_FAIL BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_VOQ BIT(12) +#define BIT_UNKNOWN_QSEL BIT(11) +#define BIT_STOP_VIQ BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_EP_QSEL_DIFF BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_BEQ BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TX_OFFS_UNMATCH BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_BKQ BIT(9) +#define BIT_TXOQT_UDN BIT(8) +#define BIT_STOP_RXQ BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TXOQT_UDN_0_3 BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TXOQT_OVF BIT(7) +#define BIT_STOP_HI7Q BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TXOQT_OVF_0_3 BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TXDMA_SFF_UDN BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_HI6Q BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TXDMA_SFF_OVF BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_HI5Q BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_LLT_NULL_PG BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_HI4Q BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_PAGE_UDN BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_HI3Q BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_PAGE_OVF BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_HI2Q BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TXFF_PG_UDN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_HI1Q BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_TXFF_PG_OVF BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXDMA_STATUS (Offset 0x0210) */ + +#define BIT_STOP_HI0Q BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RQPN_NPQ (Offset 0x0214) */ + +#define BIT_SHIFT_EXQ_AVAL_PG 24 +#define BIT_MASK_EXQ_AVAL_PG 0xff +#define BIT_EXQ_AVAL_PG(x) \ + (((x) & BIT_MASK_EXQ_AVAL_PG) << BIT_SHIFT_EXQ_AVAL_PG) +#define BITS_EXQ_AVAL_PG (BIT_MASK_EXQ_AVAL_PG << BIT_SHIFT_EXQ_AVAL_PG) +#define BIT_CLEAR_EXQ_AVAL_PG(x) ((x) & (~BITS_EXQ_AVAL_PG)) +#define BIT_GET_EXQ_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_EXQ_AVAL_PG) & BIT_MASK_EXQ_AVAL_PG) +#define BIT_SET_EXQ_AVAL_PG(x, v) \ + (BIT_CLEAR_EXQ_AVAL_PG(x) | BIT_EXQ_AVAL_PG(v)) + +#define BIT_SHIFT_EXQ 16 +#define BIT_MASK_EXQ 0xff +#define BIT_EXQ(x) (((x) & BIT_MASK_EXQ) << BIT_SHIFT_EXQ) +#define BITS_EXQ (BIT_MASK_EXQ << BIT_SHIFT_EXQ) +#define BIT_CLEAR_EXQ(x) ((x) & (~BITS_EXQ)) +#define BIT_GET_EXQ(x) (((x) >> BIT_SHIFT_EXQ) & BIT_MASK_EXQ) +#define BIT_SET_EXQ(x, v) (BIT_CLEAR_EXQ(x) | BIT_EXQ(v)) + +#define BIT_SHIFT_NPQ 0 +#define BIT_MASK_NPQ 0xff +#define BIT_NPQ(x) (((x) & BIT_MASK_NPQ) << BIT_SHIFT_NPQ) +#define BITS_NPQ (BIT_MASK_NPQ << BIT_SHIFT_NPQ) +#define BIT_CLEAR_NPQ(x) ((x) & (~BITS_NPQ)) +#define BIT_GET_NPQ(x) (((x) >> BIT_SHIFT_NPQ) & BIT_MASK_NPQ) +#define BIT_SET_NPQ(x, v) (BIT_CLEAR_NPQ(x) | BIT_NPQ(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT1 (Offset 0x0218) */ + +#define BIT_HPQ_INT_EN BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TQPNT1 (Offset 0x0218) */ + +#define BIT_SHIFT_NPQ_HIGH_TH 24 +#define BIT_MASK_NPQ_HIGH_TH 0xff +#define BIT_NPQ_HIGH_TH(x) \ + (((x) & BIT_MASK_NPQ_HIGH_TH) << BIT_SHIFT_NPQ_HIGH_TH) +#define BITS_NPQ_HIGH_TH (BIT_MASK_NPQ_HIGH_TH << BIT_SHIFT_NPQ_HIGH_TH) +#define BIT_CLEAR_NPQ_HIGH_TH(x) ((x) & (~BITS_NPQ_HIGH_TH)) +#define BIT_GET_NPQ_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_NPQ_HIGH_TH) & BIT_MASK_NPQ_HIGH_TH) +#define BIT_SET_NPQ_HIGH_TH(x, v) \ + (BIT_CLEAR_NPQ_HIGH_TH(x) | BIT_NPQ_HIGH_TH(v)) + +#define BIT_SHIFT_NPQ_LOW_TH 16 +#define BIT_MASK_NPQ_LOW_TH 0xff +#define BIT_NPQ_LOW_TH(x) (((x) & BIT_MASK_NPQ_LOW_TH) << BIT_SHIFT_NPQ_LOW_TH) +#define BITS_NPQ_LOW_TH (BIT_MASK_NPQ_LOW_TH << BIT_SHIFT_NPQ_LOW_TH) +#define BIT_CLEAR_NPQ_LOW_TH(x) ((x) & (~BITS_NPQ_LOW_TH)) +#define BIT_GET_NPQ_LOW_TH(x) \ + (((x) >> BIT_SHIFT_NPQ_LOW_TH) & BIT_MASK_NPQ_LOW_TH) +#define BIT_SET_NPQ_LOW_TH(x, v) (BIT_CLEAR_NPQ_LOW_TH(x) | BIT_NPQ_LOW_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT1 (Offset 0x0218) */ + +#define BIT_SHIFT_HPQ_HIGH_TH_V1 16 +#define BIT_MASK_HPQ_HIGH_TH_V1 0xfff +#define BIT_HPQ_HIGH_TH_V1(x) \ + (((x) & BIT_MASK_HPQ_HIGH_TH_V1) << BIT_SHIFT_HPQ_HIGH_TH_V1) +#define BITS_HPQ_HIGH_TH_V1 \ + (BIT_MASK_HPQ_HIGH_TH_V1 << BIT_SHIFT_HPQ_HIGH_TH_V1) +#define BIT_CLEAR_HPQ_HIGH_TH_V1(x) ((x) & (~BITS_HPQ_HIGH_TH_V1)) +#define BIT_GET_HPQ_HIGH_TH_V1(x) \ + (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1) & BIT_MASK_HPQ_HIGH_TH_V1) +#define BIT_SET_HPQ_HIGH_TH_V1(x, v) \ + (BIT_CLEAR_HPQ_HIGH_TH_V1(x) | BIT_HPQ_HIGH_TH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DMA_RQPN_INFO_PUB (Offset 0x0218) */ + +#define BIT_SHIFT_PUB_AVAL_PG 16 +#define BIT_MASK_PUB_AVAL_PG 0xfff +#define BIT_PUB_AVAL_PG(x) \ + (((x) & BIT_MASK_PUB_AVAL_PG) << BIT_SHIFT_PUB_AVAL_PG) +#define BITS_PUB_AVAL_PG (BIT_MASK_PUB_AVAL_PG << BIT_SHIFT_PUB_AVAL_PG) +#define BIT_CLEAR_PUB_AVAL_PG(x) ((x) & (~BITS_PUB_AVAL_PG)) +#define BIT_GET_PUB_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_PUB_AVAL_PG) & BIT_MASK_PUB_AVAL_PG) +#define BIT_SET_PUB_AVAL_PG(x, v) \ + (BIT_CLEAR_PUB_AVAL_PG(x) | BIT_PUB_AVAL_PG(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TQPNT1 (Offset 0x0218) */ + +#define BIT_SHIFT_HPQ_HIGH_TH 8 +#define BIT_MASK_HPQ_HIGH_TH 0xff +#define BIT_HPQ_HIGH_TH(x) \ + (((x) & BIT_MASK_HPQ_HIGH_TH) << BIT_SHIFT_HPQ_HIGH_TH) +#define BITS_HPQ_HIGH_TH (BIT_MASK_HPQ_HIGH_TH << BIT_SHIFT_HPQ_HIGH_TH) +#define BIT_CLEAR_HPQ_HIGH_TH(x) ((x) & (~BITS_HPQ_HIGH_TH)) +#define BIT_GET_HPQ_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_HPQ_HIGH_TH) & BIT_MASK_HPQ_HIGH_TH) +#define BIT_SET_HPQ_HIGH_TH(x, v) \ + (BIT_CLEAR_HPQ_HIGH_TH(x) | BIT_HPQ_HIGH_TH(v)) + +#define BIT_SHIFT_HPQ_LOW_TH 0 +#define BIT_MASK_HPQ_LOW_TH 0xff +#define BIT_HPQ_LOW_TH(x) (((x) & BIT_MASK_HPQ_LOW_TH) << BIT_SHIFT_HPQ_LOW_TH) +#define BITS_HPQ_LOW_TH (BIT_MASK_HPQ_LOW_TH << BIT_SHIFT_HPQ_LOW_TH) +#define BIT_CLEAR_HPQ_LOW_TH(x) ((x) & (~BITS_HPQ_LOW_TH)) +#define BIT_GET_HPQ_LOW_TH(x) \ + (((x) >> BIT_SHIFT_HPQ_LOW_TH) & BIT_MASK_HPQ_LOW_TH) +#define BIT_SET_HPQ_LOW_TH(x, v) (BIT_CLEAR_HPQ_LOW_TH(x) | BIT_HPQ_LOW_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT1 (Offset 0x0218) */ + +#define BIT_SHIFT_HPQ_LOW_TH_V1 0 +#define BIT_MASK_HPQ_LOW_TH_V1 0xfff +#define BIT_HPQ_LOW_TH_V1(x) \ + (((x) & BIT_MASK_HPQ_LOW_TH_V1) << BIT_SHIFT_HPQ_LOW_TH_V1) +#define BITS_HPQ_LOW_TH_V1 (BIT_MASK_HPQ_LOW_TH_V1 << BIT_SHIFT_HPQ_LOW_TH_V1) +#define BIT_CLEAR_HPQ_LOW_TH_V1(x) ((x) & (~BITS_HPQ_LOW_TH_V1)) +#define BIT_GET_HPQ_LOW_TH_V1(x) \ + (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1) & BIT_MASK_HPQ_LOW_TH_V1) +#define BIT_SET_HPQ_LOW_TH_V1(x, v) \ + (BIT_CLEAR_HPQ_LOW_TH_V1(x) | BIT_HPQ_LOW_TH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DMA_RQPN_INFO_PUB (Offset 0x0218) */ + +#define BIT_SHIFT_PUB_RSVD_PG 0 +#define BIT_MASK_PUB_RSVD_PG 0xfff +#define BIT_PUB_RSVD_PG(x) \ + (((x) & BIT_MASK_PUB_RSVD_PG) << BIT_SHIFT_PUB_RSVD_PG) +#define BITS_PUB_RSVD_PG (BIT_MASK_PUB_RSVD_PG << BIT_SHIFT_PUB_RSVD_PG) +#define BIT_CLEAR_PUB_RSVD_PG(x) ((x) & (~BITS_PUB_RSVD_PG)) +#define BIT_GET_PUB_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_PUB_RSVD_PG) & BIT_MASK_PUB_RSVD_PG) +#define BIT_SET_PUB_RSVD_PG(x, v) \ + (BIT_CLEAR_PUB_RSVD_PG(x) | BIT_PUB_RSVD_PG(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT2 (Offset 0x021C) */ + +#define BIT_NPQ_INT_EN BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RQPN_CTRL_2_V1 (Offset 0x021C) */ + +#define BIT_LD_RQPN_V1 BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TQPNT2 (Offset 0x021C) */ + +#define BIT_SHIFT_EXQ_HIGH_TH 24 +#define BIT_MASK_EXQ_HIGH_TH 0xff +#define BIT_EXQ_HIGH_TH(x) \ + (((x) & BIT_MASK_EXQ_HIGH_TH) << BIT_SHIFT_EXQ_HIGH_TH) +#define BITS_EXQ_HIGH_TH (BIT_MASK_EXQ_HIGH_TH << BIT_SHIFT_EXQ_HIGH_TH) +#define BIT_CLEAR_EXQ_HIGH_TH(x) ((x) & (~BITS_EXQ_HIGH_TH)) +#define BIT_GET_EXQ_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_EXQ_HIGH_TH) & BIT_MASK_EXQ_HIGH_TH) +#define BIT_SET_EXQ_HIGH_TH(x, v) \ + (BIT_CLEAR_EXQ_HIGH_TH(x) | BIT_EXQ_HIGH_TH(v)) + +#define BIT_SHIFT_EXQ_LOW_TH 16 +#define BIT_MASK_EXQ_LOW_TH 0xff +#define BIT_EXQ_LOW_TH(x) (((x) & BIT_MASK_EXQ_LOW_TH) << BIT_SHIFT_EXQ_LOW_TH) +#define BITS_EXQ_LOW_TH (BIT_MASK_EXQ_LOW_TH << BIT_SHIFT_EXQ_LOW_TH) +#define BIT_CLEAR_EXQ_LOW_TH(x) ((x) & (~BITS_EXQ_LOW_TH)) +#define BIT_GET_EXQ_LOW_TH(x) \ + (((x) >> BIT_SHIFT_EXQ_LOW_TH) & BIT_MASK_EXQ_LOW_TH) +#define BIT_SET_EXQ_LOW_TH(x, v) (BIT_CLEAR_EXQ_LOW_TH(x) | BIT_EXQ_LOW_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT2 (Offset 0x021C) */ + +#define BIT_SHIFT_NPQ_HIGH_TH_V1 16 +#define BIT_MASK_NPQ_HIGH_TH_V1 0xfff +#define BIT_NPQ_HIGH_TH_V1(x) \ + (((x) & BIT_MASK_NPQ_HIGH_TH_V1) << BIT_SHIFT_NPQ_HIGH_TH_V1) +#define BITS_NPQ_HIGH_TH_V1 \ + (BIT_MASK_NPQ_HIGH_TH_V1 << BIT_SHIFT_NPQ_HIGH_TH_V1) +#define BIT_CLEAR_NPQ_HIGH_TH_V1(x) ((x) & (~BITS_NPQ_HIGH_TH_V1)) +#define BIT_GET_NPQ_HIGH_TH_V1(x) \ + (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1) & BIT_MASK_NPQ_HIGH_TH_V1) +#define BIT_SET_NPQ_HIGH_TH_V1(x, v) \ + (BIT_CLEAR_NPQ_HIGH_TH_V1(x) | BIT_NPQ_HIGH_TH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RQPN_CTRL_2_V1 (Offset 0x021C) */ + +#define BIT_CH16_PUBLIC_DIS BIT(16) +#define BIT_CH15_PUBLIC_DIS BIT(15) +#define BIT_CH14_PUBLIC_DIS BIT(14) +#define BIT_CH13_PUBLIC_DIS BIT(13) +#define BIT_CH12_PUBLIC_DIS BIT(12) +#define BIT_CH11_PUBLIC_DIS BIT(11) +#define BIT_CH10_PUBLIC_DIS BIT(10) +#define BIT_CH9_PUBLIC_DIS BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TQPNT2 (Offset 0x021C) */ + +#define BIT_SHIFT_LPQ_HIGH_TH 8 +#define BIT_MASK_LPQ_HIGH_TH 0xff +#define BIT_LPQ_HIGH_TH(x) \ + (((x) & BIT_MASK_LPQ_HIGH_TH) << BIT_SHIFT_LPQ_HIGH_TH) +#define BITS_LPQ_HIGH_TH (BIT_MASK_LPQ_HIGH_TH << BIT_SHIFT_LPQ_HIGH_TH) +#define BIT_CLEAR_LPQ_HIGH_TH(x) ((x) & (~BITS_LPQ_HIGH_TH)) +#define BIT_GET_LPQ_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_LPQ_HIGH_TH) & BIT_MASK_LPQ_HIGH_TH) +#define BIT_SET_LPQ_HIGH_TH(x, v) \ + (BIT_CLEAR_LPQ_HIGH_TH(x) | BIT_LPQ_HIGH_TH(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RQPN_CTRL_2_V1 (Offset 0x021C) */ + +#define BIT_CH8_PUBLIC_DIS BIT(8) +#define BIT_CH7_PUBLIC_DIS BIT(7) +#define BIT_CH6_PUBLIC_DIS BIT(6) +#define BIT_CH5_PUBLIC_DIS BIT(5) +#define BIT_CH4_PUBLIC_DIS BIT(4) +#define BIT_CH3_PUBLIC_DIS BIT(3) +#define BIT_CH2_PUBLIC_DIS BIT(2) +#define BIT_CH1_PUBLIC_DIS BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TQPNT2 (Offset 0x021C) */ + +#define BIT_SHIFT_LPQ_LOW_TH 0 +#define BIT_MASK_LPQ_LOW_TH 0xff +#define BIT_LPQ_LOW_TH(x) (((x) & BIT_MASK_LPQ_LOW_TH) << BIT_SHIFT_LPQ_LOW_TH) +#define BITS_LPQ_LOW_TH (BIT_MASK_LPQ_LOW_TH << BIT_SHIFT_LPQ_LOW_TH) +#define BIT_CLEAR_LPQ_LOW_TH(x) ((x) & (~BITS_LPQ_LOW_TH)) +#define BIT_GET_LPQ_LOW_TH(x) \ + (((x) >> BIT_SHIFT_LPQ_LOW_TH) & BIT_MASK_LPQ_LOW_TH) +#define BIT_SET_LPQ_LOW_TH(x, v) (BIT_CLEAR_LPQ_LOW_TH(x) | BIT_LPQ_LOW_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT2 (Offset 0x021C) */ + +#define BIT_SHIFT_NPQ_LOW_TH_V1 0 +#define BIT_MASK_NPQ_LOW_TH_V1 0xfff +#define BIT_NPQ_LOW_TH_V1(x) \ + (((x) & BIT_MASK_NPQ_LOW_TH_V1) << BIT_SHIFT_NPQ_LOW_TH_V1) +#define BITS_NPQ_LOW_TH_V1 (BIT_MASK_NPQ_LOW_TH_V1 << BIT_SHIFT_NPQ_LOW_TH_V1) +#define BIT_CLEAR_NPQ_LOW_TH_V1(x) ((x) & (~BITS_NPQ_LOW_TH_V1)) +#define BIT_GET_NPQ_LOW_TH_V1(x) \ + (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1) & BIT_MASK_NPQ_LOW_TH_V1) +#define BIT_SET_NPQ_LOW_TH_V1(x, v) \ + (BIT_CLEAR_NPQ_LOW_TH_V1(x) | BIT_NPQ_LOW_TH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RQPN_CTRL_2_V1 (Offset 0x021C) */ + +#define BIT_CH0_PUBLIC_DIS BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT3 (Offset 0x0220) */ + +#define BIT_LPQ_INT_EN BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_2 (Offset 0x0220) */ + +#define BIT_BCN0_EXT_VALID BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT3 (Offset 0x0220) */ + +#define BIT_SHIFT_LPQ_HIGH_TH_V1 16 +#define BIT_MASK_LPQ_HIGH_TH_V1 0xfff +#define BIT_LPQ_HIGH_TH_V1(x) \ + (((x) & BIT_MASK_LPQ_HIGH_TH_V1) << BIT_SHIFT_LPQ_HIGH_TH_V1) +#define BITS_LPQ_HIGH_TH_V1 \ + (BIT_MASK_LPQ_HIGH_TH_V1 << BIT_SHIFT_LPQ_HIGH_TH_V1) +#define BIT_CLEAR_LPQ_HIGH_TH_V1(x) ((x) & (~BITS_LPQ_HIGH_TH_V1)) +#define BIT_GET_LPQ_HIGH_TH_V1(x) \ + (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1) & BIT_MASK_LPQ_HIGH_TH_V1) +#define BIT_SET_LPQ_HIGH_TH_V1(x, v) \ + (BIT_CLEAR_LPQ_HIGH_TH_V1(x) | BIT_LPQ_HIGH_TH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_2 (Offset 0x0220) */ + +#define BIT_SHIFT_BCN0_EXT_HEAD 16 +#define BIT_MASK_BCN0_EXT_HEAD 0xfff +#define BIT_BCN0_EXT_HEAD(x) \ + (((x) & BIT_MASK_BCN0_EXT_HEAD) << BIT_SHIFT_BCN0_EXT_HEAD) +#define BITS_BCN0_EXT_HEAD (BIT_MASK_BCN0_EXT_HEAD << BIT_SHIFT_BCN0_EXT_HEAD) +#define BIT_CLEAR_BCN0_EXT_HEAD(x) ((x) & (~BITS_BCN0_EXT_HEAD)) +#define BIT_GET_BCN0_EXT_HEAD(x) \ + (((x) >> BIT_SHIFT_BCN0_EXT_HEAD) & BIT_MASK_BCN0_EXT_HEAD) +#define BIT_SET_BCN0_EXT_HEAD(x, v) \ + (BIT_CLEAR_BCN0_EXT_HEAD(x) | BIT_BCN0_EXT_HEAD(v)) + +#define BIT_SHIFT_TXPKTNUM_CH4_7 16 +#define BIT_MASK_TXPKTNUM_CH4_7 0xfff +#define BIT_TXPKTNUM_CH4_7(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH4_7) << BIT_SHIFT_TXPKTNUM_CH4_7) +#define BITS_TXPKTNUM_CH4_7 \ + (BIT_MASK_TXPKTNUM_CH4_7 << BIT_SHIFT_TXPKTNUM_CH4_7) +#define BIT_CLEAR_TXPKTNUM_CH4_7(x) ((x) & (~BITS_TXPKTNUM_CH4_7)) +#define BIT_GET_TXPKTNUM_CH4_7(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH4_7) & BIT_MASK_TXPKTNUM_CH4_7) +#define BIT_SET_TXPKTNUM_CH4_7(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH4_7(x) | BIT_TXPKTNUM_CH4_7(v)) + +#define BIT_SHIFT_TXPKTNUM_CH12 16 +#define BIT_MASK_TXPKTNUM_CH12 0xfff +#define BIT_TXPKTNUM_CH12(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH12) << BIT_SHIFT_TXPKTNUM_CH12) +#define BITS_TXPKTNUM_CH12 (BIT_MASK_TXPKTNUM_CH12 << BIT_SHIFT_TXPKTNUM_CH12) +#define BIT_CLEAR_TXPKTNUM_CH12(x) ((x) & (~BITS_TXPKTNUM_CH12)) +#define BIT_GET_TXPKTNUM_CH12(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH12) & BIT_MASK_TXPKTNUM_CH12) +#define BIT_SET_TXPKTNUM_CH12(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH12(x) | BIT_TXPKTNUM_CH12(v)) + +#define BIT_SHIFT_TXPKTNUM_CH14_15 16 +#define BIT_MASK_TXPKTNUM_CH14_15 0xfff +#define BIT_TXPKTNUM_CH14_15(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH14_15) << BIT_SHIFT_TXPKTNUM_CH14_15) +#define BITS_TXPKTNUM_CH14_15 \ + (BIT_MASK_TXPKTNUM_CH14_15 << BIT_SHIFT_TXPKTNUM_CH14_15) +#define BIT_CLEAR_TXPKTNUM_CH14_15(x) ((x) & (~BITS_TXPKTNUM_CH14_15)) +#define BIT_GET_TXPKTNUM_CH14_15(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH14_15) & BIT_MASK_TXPKTNUM_CH14_15) +#define BIT_SET_TXPKTNUM_CH14_15(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH14_15(x) | BIT_TXPKTNUM_CH14_15(v)) + +#define BIT_BCN4_VALID BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TDE_DEBUG (Offset 0x0220) */ + +#define BIT_SHIFT_TDE_DEBUG 0 +#define BIT_MASK_TDE_DEBUG 0xffffffffL +#define BIT_TDE_DEBUG(x) (((x) & BIT_MASK_TDE_DEBUG) << BIT_SHIFT_TDE_DEBUG) +#define BITS_TDE_DEBUG (BIT_MASK_TDE_DEBUG << BIT_SHIFT_TDE_DEBUG) +#define BIT_CLEAR_TDE_DEBUG(x) ((x) & (~BITS_TDE_DEBUG)) +#define BIT_GET_TDE_DEBUG(x) (((x) >> BIT_SHIFT_TDE_DEBUG) & BIT_MASK_TDE_DEBUG) +#define BIT_SET_TDE_DEBUG(x, v) (BIT_CLEAR_TDE_DEBUG(x) | BIT_TDE_DEBUG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT3 (Offset 0x0220) */ + +#define BIT_SHIFT_LPQ_LOW_TH_V1 0 +#define BIT_MASK_LPQ_LOW_TH_V1 0xfff +#define BIT_LPQ_LOW_TH_V1(x) \ + (((x) & BIT_MASK_LPQ_LOW_TH_V1) << BIT_SHIFT_LPQ_LOW_TH_V1) +#define BITS_LPQ_LOW_TH_V1 (BIT_MASK_LPQ_LOW_TH_V1 << BIT_SHIFT_LPQ_LOW_TH_V1) +#define BIT_CLEAR_LPQ_LOW_TH_V1(x) ((x) & (~BITS_LPQ_LOW_TH_V1)) +#define BIT_GET_LPQ_LOW_TH_V1(x) \ + (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1) & BIT_MASK_LPQ_LOW_TH_V1) +#define BIT_SET_LPQ_LOW_TH_V1(x, v) \ + (BIT_CLEAR_LPQ_LOW_TH_V1(x) | BIT_LPQ_LOW_TH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_CTRL_2 (Offset 0x0220) */ + +#define BIT_SHIFT_BCN4_HEAD 0 +#define BIT_MASK_BCN4_HEAD 0xfff +#define BIT_BCN4_HEAD(x) (((x) & BIT_MASK_BCN4_HEAD) << BIT_SHIFT_BCN4_HEAD) +#define BITS_BCN4_HEAD (BIT_MASK_BCN4_HEAD << BIT_SHIFT_BCN4_HEAD) +#define BIT_CLEAR_BCN4_HEAD(x) ((x) & (~BITS_BCN4_HEAD)) +#define BIT_GET_BCN4_HEAD(x) (((x) >> BIT_SHIFT_BCN4_HEAD) & BIT_MASK_BCN4_HEAD) +#define BIT_SET_BCN4_HEAD(x, v) (BIT_CLEAR_BCN4_HEAD(x) | BIT_BCN4_HEAD(v)) + +#define BIT_SHIFT_TXPKTNUM_CH0_3 0 +#define BIT_MASK_TXPKTNUM_CH0_3 0xfff +#define BIT_TXPKTNUM_CH0_3(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH0_3) << BIT_SHIFT_TXPKTNUM_CH0_3) +#define BITS_TXPKTNUM_CH0_3 \ + (BIT_MASK_TXPKTNUM_CH0_3 << BIT_SHIFT_TXPKTNUM_CH0_3) +#define BIT_CLEAR_TXPKTNUM_CH0_3(x) ((x) & (~BITS_TXPKTNUM_CH0_3)) +#define BIT_GET_TXPKTNUM_CH0_3(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH0_3) & BIT_MASK_TXPKTNUM_CH0_3) +#define BIT_SET_TXPKTNUM_CH0_3(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH0_3(x) | BIT_TXPKTNUM_CH0_3(v)) + +#define BIT_SHIFT_TXPKTNUM_CH8_11 0 +#define BIT_MASK_TXPKTNUM_CH8_11 0xfff +#define BIT_TXPKTNUM_CH8_11(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH8_11) << BIT_SHIFT_TXPKTNUM_CH8_11) +#define BITS_TXPKTNUM_CH8_11 \ + (BIT_MASK_TXPKTNUM_CH8_11 << BIT_SHIFT_TXPKTNUM_CH8_11) +#define BIT_CLEAR_TXPKTNUM_CH8_11(x) ((x) & (~BITS_TXPKTNUM_CH8_11)) +#define BIT_GET_TXPKTNUM_CH8_11(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH8_11) & BIT_MASK_TXPKTNUM_CH8_11) +#define BIT_SET_TXPKTNUM_CH8_11(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH8_11(x) | BIT_TXPKTNUM_CH8_11(v)) + +#define BIT_SHIFT_TXPKTNUM_CH13 0 +#define BIT_MASK_TXPKTNUM_CH13 0xfff +#define BIT_TXPKTNUM_CH13(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH13) << BIT_SHIFT_TXPKTNUM_CH13) +#define BITS_TXPKTNUM_CH13 (BIT_MASK_TXPKTNUM_CH13 << BIT_SHIFT_TXPKTNUM_CH13) +#define BIT_CLEAR_TXPKTNUM_CH13(x) ((x) & (~BITS_TXPKTNUM_CH13)) +#define BIT_GET_TXPKTNUM_CH13(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH13) & BIT_MASK_TXPKTNUM_CH13) +#define BIT_SET_TXPKTNUM_CH13(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH13(x) | BIT_TXPKTNUM_CH13(v)) + +#define BIT_SHIFT_TXPKTNUM_CH16 0 +#define BIT_MASK_TXPKTNUM_CH16 0xfff +#define BIT_TXPKTNUM_CH16(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH16) << BIT_SHIFT_TXPKTNUM_CH16) +#define BITS_TXPKTNUM_CH16 (BIT_MASK_TXPKTNUM_CH16 << BIT_SHIFT_TXPKTNUM_CH16) +#define BIT_CLEAR_TXPKTNUM_CH16(x) ((x) & (~BITS_TXPKTNUM_CH16)) +#define BIT_GET_TXPKTNUM_CH16(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH16) & BIT_MASK_TXPKTNUM_CH16) +#define BIT_SET_TXPKTNUM_CH16(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH16(x) | BIT_TXPKTNUM_CH16(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT4 (Offset 0x0224) */ + +#define BIT_EXQ_INT_EN BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AUTO_LLT (Offset 0x0224) */ + +#define BIT_SHIFT_TXPKTNUM_V1 24 +#define BIT_MASK_TXPKTNUM_V1 0xff +#define BIT_TXPKTNUM_V1(x) \ + (((x) & BIT_MASK_TXPKTNUM_V1) << BIT_SHIFT_TXPKTNUM_V1) +#define BITS_TXPKTNUM_V1 (BIT_MASK_TXPKTNUM_V1 << BIT_SHIFT_TXPKTNUM_V1) +#define BIT_CLEAR_TXPKTNUM_V1(x) ((x) & (~BITS_TXPKTNUM_V1)) +#define BIT_GET_TXPKTNUM_V1(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_V1) & BIT_MASK_TXPKTNUM_V1) +#define BIT_SET_TXPKTNUM_V1(x, v) \ + (BIT_CLEAR_TXPKTNUM_V1(x) | BIT_TXPKTNUM_V1(v)) + +#define BIT_TDE_DBG_SEL BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_AUTO_LLT (Offset 0x0224) */ + +#define BIT_MASK_QSEL_DIFF BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AUTO_LLT (Offset 0x0224) */ + +#define BIT_AUTO_INIT_LLT BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT4 (Offset 0x0224) */ + +#define BIT_SHIFT_EXQ_HIGH_TH_V1 16 +#define BIT_MASK_EXQ_HIGH_TH_V1 0xfff +#define BIT_EXQ_HIGH_TH_V1(x) \ + (((x) & BIT_MASK_EXQ_HIGH_TH_V1) << BIT_SHIFT_EXQ_HIGH_TH_V1) +#define BITS_EXQ_HIGH_TH_V1 \ + (BIT_MASK_EXQ_HIGH_TH_V1 << BIT_SHIFT_EXQ_HIGH_TH_V1) +#define BIT_CLEAR_EXQ_HIGH_TH_V1(x) ((x) & (~BITS_EXQ_HIGH_TH_V1)) +#define BIT_GET_EXQ_HIGH_TH_V1(x) \ + (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1) & BIT_MASK_EXQ_HIGH_TH_V1) +#define BIT_SET_EXQ_HIGH_TH_V1(x, v) \ + (BIT_CLEAR_EXQ_HIGH_TH_V1(x) | BIT_EXQ_HIGH_TH_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AUTO_LLT (Offset 0x0224) */ + +#define BIT_SHIFT_TX_OQT_HE_FREE_SPACE 8 +#define BIT_MASK_TX_OQT_HE_FREE_SPACE 0xff +#define BIT_TX_OQT_HE_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE) +#define BITS_TX_OQT_HE_FREE_SPACE \ + (BIT_MASK_TX_OQT_HE_FREE_SPACE << BIT_SHIFT_TX_OQT_HE_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_HE_FREE_SPACE(x) ((x) & (~BITS_TX_OQT_HE_FREE_SPACE)) +#define BIT_GET_TX_OQT_HE_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE) & \ + BIT_MASK_TX_OQT_HE_FREE_SPACE) +#define BIT_SET_TX_OQT_HE_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_HE_FREE_SPACE(x) | BIT_TX_OQT_HE_FREE_SPACE(v)) + +#define BIT_SHIFT_TX_OQT_NL_FREE_SPACE 0 +#define BIT_MASK_TX_OQT_NL_FREE_SPACE 0xff +#define BIT_TX_OQT_NL_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE) +#define BITS_TX_OQT_NL_FREE_SPACE \ + (BIT_MASK_TX_OQT_NL_FREE_SPACE << BIT_SHIFT_TX_OQT_NL_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_NL_FREE_SPACE(x) ((x) & (~BITS_TX_OQT_NL_FREE_SPACE)) +#define BIT_GET_TX_OQT_NL_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE) & \ + BIT_MASK_TX_OQT_NL_FREE_SPACE) +#define BIT_SET_TX_OQT_NL_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_NL_FREE_SPACE(x) | BIT_TX_OQT_NL_FREE_SPACE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TQPNT4 (Offset 0x0224) */ + +#define BIT_SHIFT_EXQ_LOW_TH_V1 0 +#define BIT_MASK_EXQ_LOW_TH_V1 0xfff +#define BIT_EXQ_LOW_TH_V1(x) \ + (((x) & BIT_MASK_EXQ_LOW_TH_V1) << BIT_SHIFT_EXQ_LOW_TH_V1) +#define BITS_EXQ_LOW_TH_V1 (BIT_MASK_EXQ_LOW_TH_V1 << BIT_SHIFT_EXQ_LOW_TH_V1) +#define BIT_CLEAR_EXQ_LOW_TH_V1(x) ((x) & (~BITS_EXQ_LOW_TH_V1)) +#define BIT_GET_EXQ_LOW_TH_V1(x) \ + (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1) & BIT_MASK_EXQ_LOW_TH_V1) +#define BIT_SET_EXQ_LOW_TH_V1(x, v) \ + (BIT_CLEAR_EXQ_LOW_TH_V1(x) | BIT_EXQ_LOW_TH_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_SHIFT_BCN_HEAD_2 24 +#define BIT_MASK_BCN_HEAD_2 0xff +#define BIT_BCN_HEAD_2(x) (((x) & BIT_MASK_BCN_HEAD_2) << BIT_SHIFT_BCN_HEAD_2) +#define BITS_BCN_HEAD_2 (BIT_MASK_BCN_HEAD_2 << BIT_SHIFT_BCN_HEAD_2) +#define BIT_CLEAR_BCN_HEAD_2(x) ((x) & (~BITS_BCN_HEAD_2)) +#define BIT_GET_BCN_HEAD_2(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_2) & BIT_MASK_BCN_HEAD_2) +#define BIT_SET_BCN_HEAD_2(x, v) (BIT_CLEAR_BCN_HEAD_2(x) | BIT_BCN_HEAD_2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_SW_BCN_SEL BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_SHIFT_SW_BCN_SEL_V1 20 +#define BIT_MASK_SW_BCN_SEL_V1 0x3 +#define BIT_SW_BCN_SEL_V1(x) \ + (((x) & BIT_MASK_SW_BCN_SEL_V1) << BIT_SHIFT_SW_BCN_SEL_V1) +#define BITS_SW_BCN_SEL_V1 (BIT_MASK_SW_BCN_SEL_V1 << BIT_SHIFT_SW_BCN_SEL_V1) +#define BIT_CLEAR_SW_BCN_SEL_V1(x) ((x) & (~BITS_SW_BCN_SEL_V1)) +#define BIT_GET_SW_BCN_SEL_V1(x) \ + (((x) >> BIT_SHIFT_SW_BCN_SEL_V1) & BIT_MASK_SW_BCN_SEL_V1) +#define BIT_SET_SW_BCN_SEL_V1(x, v) \ + (BIT_CLEAR_SW_BCN_SEL_V1(x) | BIT_SW_BCN_SEL_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_ENABLE_GEN_RANDON_SLOT_TX BIT(20) +#define BIT_ENABLE_RANDOM_SHIFT_TX BIT(19) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_BCN_VALID_2 BIT(18) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_ENABLE_EDCA_REF_FUNCTION BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_SW_BCN_SEL_EN BIT(17) +#define BIT_BCN_VALID_1 BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_SHIFT_TXPKTNUM_H 16 +#define BIT_MASK_TXPKTNUM_H 0xffff +#define BIT_TXPKTNUM_H(x) (((x) & BIT_MASK_TXPKTNUM_H) << BIT_SHIFT_TXPKTNUM_H) +#define BITS_TXPKTNUM_H (BIT_MASK_TXPKTNUM_H << BIT_SHIFT_TXPKTNUM_H) +#define BIT_CLEAR_TXPKTNUM_H(x) ((x) & (~BITS_TXPKTNUM_H)) +#define BIT_GET_TXPKTNUM_H(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H) & BIT_MASK_TXPKTNUM_H) +#define BIT_SET_TXPKTNUM_H(x, v) (BIT_CLEAR_TXPKTNUM_H(x) | BIT_TXPKTNUM_H(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_SHIFT_TXPKTNUM_H_V2 16 +#define BIT_MASK_TXPKTNUM_H_V2 0xfff +#define BIT_TXPKTNUM_H_V2(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_V2) << BIT_SHIFT_TXPKTNUM_H_V2) +#define BITS_TXPKTNUM_H_V2 (BIT_MASK_TXPKTNUM_H_V2 << BIT_SHIFT_TXPKTNUM_H_V2) +#define BIT_CLEAR_TXPKTNUM_H_V2(x) ((x) & (~BITS_TXPKTNUM_H_V2)) +#define BIT_GET_TXPKTNUM_H_V2(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_V2) & BIT_MASK_TXPKTNUM_H_V2) +#define BIT_SET_TXPKTNUM_H_V2(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_V2(x) | BIT_TXPKTNUM_H_V2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_ADJUSTABLE_SIZE_EN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_SHIFT_BCN_HEAD_1 8 +#define BIT_MASK_BCN_HEAD_1 0xff +#define BIT_BCN_HEAD_1(x) (((x) & BIT_MASK_BCN_HEAD_1) << BIT_SHIFT_BCN_HEAD_1) +#define BITS_BCN_HEAD_1 (BIT_MASK_BCN_HEAD_1 << BIT_SHIFT_BCN_HEAD_1) +#define BIT_CLEAR_BCN_HEAD_1(x) ((x) & (~BITS_BCN_HEAD_1)) +#define BIT_GET_BCN_HEAD_1(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_1) & BIT_MASK_BCN_HEAD_1) +#define BIT_SET_BCN_HEAD_1(x, v) (BIT_CLEAR_BCN_HEAD_1(x) | BIT_BCN_HEAD_1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_RST_PGSUB_CNT BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO 0 +#define BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO 0xff +#define BIT_MAX_TX_PKT_FOR_USB_AND_SDIO(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO) \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO) +#define BITS_MAX_TX_PKT_FOR_USB_AND_SDIO \ + (BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO) +#define BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO(x) \ + ((x) & (~BITS_MAX_TX_PKT_FOR_USB_AND_SDIO)) +#define BIT_GET_MAX_TX_PKT_FOR_USB_AND_SDIO(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO) & \ + BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO) +#define BIT_SET_MAX_TX_PKT_FOR_USB_AND_SDIO(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO(x) | \ + BIT_MAX_TX_PKT_FOR_USB_AND_SDIO(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DWBCN1_CTRL (Offset 0x0228) */ + +#define BIT_SHIFT_ALIGNMENT_SIZE 0 +#define BIT_MASK_ALIGNMENT_SIZE 0xfff +#define BIT_ALIGNMENT_SIZE(x) \ + (((x) & BIT_MASK_ALIGNMENT_SIZE) << BIT_SHIFT_ALIGNMENT_SIZE) +#define BITS_ALIGNMENT_SIZE \ + (BIT_MASK_ALIGNMENT_SIZE << BIT_SHIFT_ALIGNMENT_SIZE) +#define BIT_CLEAR_ALIGNMENT_SIZE(x) ((x) & (~BITS_ALIGNMENT_SIZE)) +#define BIT_GET_ALIGNMENT_SIZE(x) \ + (((x) >> BIT_SHIFT_ALIGNMENT_SIZE) & BIT_MASK_ALIGNMENT_SIZE) +#define BIT_SET_ALIGNMENT_SIZE(x, v) \ + (BIT_CLEAR_ALIGNMENT_SIZE(x) | BIT_ALIGNMENT_SIZE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_SHIFT_TXPKTNUM_H_V1 0 +#define BIT_MASK_TXPKTNUM_H_V1 0xffff +#define BIT_TXPKTNUM_H_V1(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_V1) << BIT_SHIFT_TXPKTNUM_H_V1) +#define BITS_TXPKTNUM_H_V1 (BIT_MASK_TXPKTNUM_H_V1 << BIT_SHIFT_TXPKTNUM_H_V1) +#define BIT_CLEAR_TXPKTNUM_H_V1(x) ((x) & (~BITS_TXPKTNUM_H_V1)) +#define BIT_GET_TXPKTNUM_H_V1(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_V1) & BIT_MASK_TXPKTNUM_H_V1) +#define BIT_SET_TXPKTNUM_H_V1(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_V1(x) | BIT_TXPKTNUM_H_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_SHIFT_TXPKTNUM_H_V3 0 +#define BIT_MASK_TXPKTNUM_H_V3 0xfff +#define BIT_TXPKTNUM_H_V3(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_V3) << BIT_SHIFT_TXPKTNUM_H_V3) +#define BITS_TXPKTNUM_H_V3 (BIT_MASK_TXPKTNUM_H_V3 << BIT_SHIFT_TXPKTNUM_H_V3) +#define BIT_CLEAR_TXPKTNUM_H_V3(x) ((x) & (~BITS_TXPKTNUM_H_V3)) +#define BIT_GET_TXPKTNUM_H_V3(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_V3) & BIT_MASK_TXPKTNUM_H_V3) +#define BIT_SET_TXPKTNUM_H_V3(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_V3(x) | BIT_TXPKTNUM_H_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_SHIFT_TXPKTNUM_V3 0 +#define BIT_MASK_TXPKTNUM_V3 0xfff +#define BIT_TXPKTNUM_V3(x) \ + (((x) & BIT_MASK_TXPKTNUM_V3) << BIT_SHIFT_TXPKTNUM_V3) +#define BITS_TXPKTNUM_V3 (BIT_MASK_TXPKTNUM_V3 << BIT_SHIFT_TXPKTNUM_V3) +#define BIT_CLEAR_TXPKTNUM_V3(x) ((x) & (~BITS_TXPKTNUM_V3)) +#define BIT_GET_TXPKTNUM_V3(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_V3) & BIT_MASK_TXPKTNUM_V3) +#define BIT_SET_TXPKTNUM_V3(x, v) \ + (BIT_CLEAR_TXPKTNUM_V3(x) | BIT_TXPKTNUM_V3(v)) + +#define BIT_PGSUB_CNT_EN BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */ + +#define BIT_SHIFT_TXPKTNUM_V2 0 +#define BIT_MASK_TXPKTNUM_V2 0xffff +#define BIT_TXPKTNUM_V2(x) \ + (((x) & BIT_MASK_TXPKTNUM_V2) << BIT_SHIFT_TXPKTNUM_V2) +#define BITS_TXPKTNUM_V2 (BIT_MASK_TXPKTNUM_V2 << BIT_SHIFT_TXPKTNUM_V2) +#define BIT_CLEAR_TXPKTNUM_V2(x) ((x) & (~BITS_TXPKTNUM_V2)) +#define BIT_GET_TXPKTNUM_V2(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_V2) & BIT_MASK_TXPKTNUM_V2) +#define BIT_SET_TXPKTNUM_V2(x, v) \ + (BIT_CLEAR_TXPKTNUM_V2(x) | BIT_TXPKTNUM_V2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RQPN_CTRL_2 (Offset 0x022C) */ + +#define BIT_EX2Q_PUBLIC_DIS_V1 BIT(21) +#define BIT_EX1Q_PUBLIC_DIS_V1 BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RQPN_CTRL_2 (Offset 0x022C) */ + +#define BIT_EXQ_PUBLIC_DIS_V1 BIT(19) +#define BIT_NPQ_PUBLIC_DIS_V1 BIT(18) +#define BIT_LPQ_PUBLIC_DIS_V1 BIT(17) +#define BIT_HPQ_PUBLIC_DIS_V1 BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RQPN_CTRL_2 (Offset 0x022C) */ + +#define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN BIT(15) + +#define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE 0 +#define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE 0xfff +#define BIT_SDIO_TXAGG_ALIGN_SIZE(x) \ + (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE) \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE) +#define BITS_SDIO_TXAGG_ALIGN_SIZE \ + (BIT_MASK_SDIO_TXAGG_ALIGN_SIZE << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE) +#define BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE(x) ((x) & (~BITS_SDIO_TXAGG_ALIGN_SIZE)) +#define BIT_GET_SDIO_TXAGG_ALIGN_SIZE(x) \ + (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE) & \ + BIT_MASK_SDIO_TXAGG_ALIGN_SIZE) +#define BIT_SET_SDIO_TXAGG_ALIGN_SIZE(x, v) \ + (BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE(x) | BIT_SDIO_TXAGG_ALIGN_SIZE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_RQPN_EXQ1_EXQ2 (Offset 0x0230) */ + +#define BIT_SHIFT_EXQ2_AVAL_PG 24 +#define BIT_MASK_EXQ2_AVAL_PG 0xff +#define BIT_EXQ2_AVAL_PG(x) \ + (((x) & BIT_MASK_EXQ2_AVAL_PG) << BIT_SHIFT_EXQ2_AVAL_PG) +#define BITS_EXQ2_AVAL_PG (BIT_MASK_EXQ2_AVAL_PG << BIT_SHIFT_EXQ2_AVAL_PG) +#define BIT_CLEAR_EXQ2_AVAL_PG(x) ((x) & (~BITS_EXQ2_AVAL_PG)) +#define BIT_GET_EXQ2_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_EXQ2_AVAL_PG) & BIT_MASK_EXQ2_AVAL_PG) +#define BIT_SET_EXQ2_AVAL_PG(x, v) \ + (BIT_CLEAR_EXQ2_AVAL_PG(x) | BIT_EXQ2_AVAL_PG(v)) + +#define BIT_SHIFT_EXQ2 16 +#define BIT_MASK_EXQ2 0xff +#define BIT_EXQ2(x) (((x) & BIT_MASK_EXQ2) << BIT_SHIFT_EXQ2) +#define BITS_EXQ2 (BIT_MASK_EXQ2 << BIT_SHIFT_EXQ2) +#define BIT_CLEAR_EXQ2(x) ((x) & (~BITS_EXQ2)) +#define BIT_GET_EXQ2(x) (((x) >> BIT_SHIFT_EXQ2) & BIT_MASK_EXQ2) +#define BIT_SET_EXQ2(x, v) (BIT_CLEAR_EXQ2(x) | BIT_EXQ2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO_1 (Offset 0x0230) */ + +#define BIT_SHIFT_HPQ_AVAL_PG_V1 16 +#define BIT_MASK_HPQ_AVAL_PG_V1 0xfff +#define BIT_HPQ_AVAL_PG_V1(x) \ + (((x) & BIT_MASK_HPQ_AVAL_PG_V1) << BIT_SHIFT_HPQ_AVAL_PG_V1) +#define BITS_HPQ_AVAL_PG_V1 \ + (BIT_MASK_HPQ_AVAL_PG_V1 << BIT_SHIFT_HPQ_AVAL_PG_V1) +#define BIT_CLEAR_HPQ_AVAL_PG_V1(x) ((x) & (~BITS_HPQ_AVAL_PG_V1)) +#define BIT_GET_HPQ_AVAL_PG_V1(x) \ + (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1) & BIT_MASK_HPQ_AVAL_PG_V1) +#define BIT_SET_HPQ_AVAL_PG_V1(x, v) \ + (BIT_CLEAR_HPQ_AVAL_PG_V1(x) | BIT_HPQ_AVAL_PG_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_RQPN_EXQ1_EXQ2 (Offset 0x0230) */ + +#define BIT_SHIFT_EXQ1_AVAL_PG 8 +#define BIT_MASK_EXQ1_AVAL_PG 0xff +#define BIT_EXQ1_AVAL_PG(x) \ + (((x) & BIT_MASK_EXQ1_AVAL_PG) << BIT_SHIFT_EXQ1_AVAL_PG) +#define BITS_EXQ1_AVAL_PG (BIT_MASK_EXQ1_AVAL_PG << BIT_SHIFT_EXQ1_AVAL_PG) +#define BIT_CLEAR_EXQ1_AVAL_PG(x) ((x) & (~BITS_EXQ1_AVAL_PG)) +#define BIT_GET_EXQ1_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_EXQ1_AVAL_PG) & BIT_MASK_EXQ1_AVAL_PG) +#define BIT_SET_EXQ1_AVAL_PG(x, v) \ + (BIT_CLEAR_EXQ1_AVAL_PG(x) | BIT_EXQ1_AVAL_PG(v)) + +#define BIT_SHIFT_EXQ1 0 +#define BIT_MASK_EXQ1 0xff +#define BIT_EXQ1(x) (((x) & BIT_MASK_EXQ1) << BIT_SHIFT_EXQ1) +#define BITS_EXQ1 (BIT_MASK_EXQ1 << BIT_SHIFT_EXQ1) +#define BIT_CLEAR_EXQ1(x) ((x) & (~BITS_EXQ1)) +#define BIT_GET_EXQ1(x) (((x) >> BIT_SHIFT_EXQ1) & BIT_MASK_EXQ1) +#define BIT_SET_EXQ1(x, v) (BIT_CLEAR_EXQ1(x) | BIT_EXQ1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO_1 (Offset 0x0230) */ + +#define BIT_SHIFT_HPQ_V1 0 +#define BIT_MASK_HPQ_V1 0xfff +#define BIT_HPQ_V1(x) (((x) & BIT_MASK_HPQ_V1) << BIT_SHIFT_HPQ_V1) +#define BITS_HPQ_V1 (BIT_MASK_HPQ_V1 << BIT_SHIFT_HPQ_V1) +#define BIT_CLEAR_HPQ_V1(x) ((x) & (~BITS_HPQ_V1)) +#define BIT_GET_HPQ_V1(x) (((x) >> BIT_SHIFT_HPQ_V1) & BIT_MASK_HPQ_V1) +#define BIT_SET_HPQ_V1(x, v) (BIT_CLEAR_HPQ_V1(x) | BIT_HPQ_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TQPNT3_V1 (Offset 0x0234) */ + +#define BIT_SHIFT_EXQ2_HIGH_TH 24 +#define BIT_MASK_EXQ2_HIGH_TH 0xff +#define BIT_EXQ2_HIGH_TH(x) \ + (((x) & BIT_MASK_EXQ2_HIGH_TH) << BIT_SHIFT_EXQ2_HIGH_TH) +#define BITS_EXQ2_HIGH_TH (BIT_MASK_EXQ2_HIGH_TH << BIT_SHIFT_EXQ2_HIGH_TH) +#define BIT_CLEAR_EXQ2_HIGH_TH(x) ((x) & (~BITS_EXQ2_HIGH_TH)) +#define BIT_GET_EXQ2_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_EXQ2_HIGH_TH) & BIT_MASK_EXQ2_HIGH_TH) +#define BIT_SET_EXQ2_HIGH_TH(x, v) \ + (BIT_CLEAR_EXQ2_HIGH_TH(x) | BIT_EXQ2_HIGH_TH(v)) + +#define BIT_SHIFT_EXQ2_LOW_TH 16 +#define BIT_MASK_EXQ2_LOW_TH 0xff +#define BIT_EXQ2_LOW_TH(x) \ + (((x) & BIT_MASK_EXQ2_LOW_TH) << BIT_SHIFT_EXQ2_LOW_TH) +#define BITS_EXQ2_LOW_TH (BIT_MASK_EXQ2_LOW_TH << BIT_SHIFT_EXQ2_LOW_TH) +#define BIT_CLEAR_EXQ2_LOW_TH(x) ((x) & (~BITS_EXQ2_LOW_TH)) +#define BIT_GET_EXQ2_LOW_TH(x) \ + (((x) >> BIT_SHIFT_EXQ2_LOW_TH) & BIT_MASK_EXQ2_LOW_TH) +#define BIT_SET_EXQ2_LOW_TH(x, v) \ + (BIT_CLEAR_EXQ2_LOW_TH(x) | BIT_EXQ2_LOW_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO_2 (Offset 0x0234) */ + +#define BIT_SHIFT_LPQ_AVAL_PG_V1 16 +#define BIT_MASK_LPQ_AVAL_PG_V1 0xfff +#define BIT_LPQ_AVAL_PG_V1(x) \ + (((x) & BIT_MASK_LPQ_AVAL_PG_V1) << BIT_SHIFT_LPQ_AVAL_PG_V1) +#define BITS_LPQ_AVAL_PG_V1 \ + (BIT_MASK_LPQ_AVAL_PG_V1 << BIT_SHIFT_LPQ_AVAL_PG_V1) +#define BIT_CLEAR_LPQ_AVAL_PG_V1(x) ((x) & (~BITS_LPQ_AVAL_PG_V1)) +#define BIT_GET_LPQ_AVAL_PG_V1(x) \ + (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1) & BIT_MASK_LPQ_AVAL_PG_V1) +#define BIT_SET_LPQ_AVAL_PG_V1(x, v) \ + (BIT_CLEAR_LPQ_AVAL_PG_V1(x) | BIT_LPQ_AVAL_PG_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TQPNT3_V1 (Offset 0x0234) */ + +#define BIT_SHIFT_EXQ1_HIGH_TH 8 +#define BIT_MASK_EXQ1_HIGH_TH 0xff +#define BIT_EXQ1_HIGH_TH(x) \ + (((x) & BIT_MASK_EXQ1_HIGH_TH) << BIT_SHIFT_EXQ1_HIGH_TH) +#define BITS_EXQ1_HIGH_TH (BIT_MASK_EXQ1_HIGH_TH << BIT_SHIFT_EXQ1_HIGH_TH) +#define BIT_CLEAR_EXQ1_HIGH_TH(x) ((x) & (~BITS_EXQ1_HIGH_TH)) +#define BIT_GET_EXQ1_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_EXQ1_HIGH_TH) & BIT_MASK_EXQ1_HIGH_TH) +#define BIT_SET_EXQ1_HIGH_TH(x, v) \ + (BIT_CLEAR_EXQ1_HIGH_TH(x) | BIT_EXQ1_HIGH_TH(v)) + +#define BIT_SHIFT_EXQ1_LOW_TH 0 +#define BIT_MASK_EXQ1_LOW_TH 0xff +#define BIT_EXQ1_LOW_TH(x) \ + (((x) & BIT_MASK_EXQ1_LOW_TH) << BIT_SHIFT_EXQ1_LOW_TH) +#define BITS_EXQ1_LOW_TH (BIT_MASK_EXQ1_LOW_TH << BIT_SHIFT_EXQ1_LOW_TH) +#define BIT_CLEAR_EXQ1_LOW_TH(x) ((x) & (~BITS_EXQ1_LOW_TH)) +#define BIT_GET_EXQ1_LOW_TH(x) \ + (((x) >> BIT_SHIFT_EXQ1_LOW_TH) & BIT_MASK_EXQ1_LOW_TH) +#define BIT_SET_EXQ1_LOW_TH(x, v) \ + (BIT_CLEAR_EXQ1_LOW_TH(x) | BIT_EXQ1_LOW_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO_2 (Offset 0x0234) */ + +#define BIT_SHIFT_LPQ_V1 0 +#define BIT_MASK_LPQ_V1 0xfff +#define BIT_LPQ_V1(x) (((x) & BIT_MASK_LPQ_V1) << BIT_SHIFT_LPQ_V1) +#define BITS_LPQ_V1 (BIT_MASK_LPQ_V1 << BIT_SHIFT_LPQ_V1) +#define BIT_CLEAR_LPQ_V1(x) ((x) & (~BITS_LPQ_V1)) +#define BIT_GET_LPQ_V1(x) (((x) >> BIT_SHIFT_LPQ_V1) & BIT_MASK_LPQ_V1) +#define BIT_SET_LPQ_V1(x, v) (BIT_CLEAR_LPQ_V1(x) | BIT_LPQ_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO_3 (Offset 0x0238) */ + +#define BIT_SHIFT_NPQ_AVAL_PG_V1 16 +#define BIT_MASK_NPQ_AVAL_PG_V1 0xfff +#define BIT_NPQ_AVAL_PG_V1(x) \ + (((x) & BIT_MASK_NPQ_AVAL_PG_V1) << BIT_SHIFT_NPQ_AVAL_PG_V1) +#define BITS_NPQ_AVAL_PG_V1 \ + (BIT_MASK_NPQ_AVAL_PG_V1 << BIT_SHIFT_NPQ_AVAL_PG_V1) +#define BIT_CLEAR_NPQ_AVAL_PG_V1(x) ((x) & (~BITS_NPQ_AVAL_PG_V1)) +#define BIT_GET_NPQ_AVAL_PG_V1(x) \ + (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1) & BIT_MASK_NPQ_AVAL_PG_V1) +#define BIT_SET_NPQ_AVAL_PG_V1(x, v) \ + (BIT_CLEAR_NPQ_AVAL_PG_V1(x) | BIT_NPQ_AVAL_PG_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO_3 (Offset 0x0238) */ + +#define BIT_SHIFT_NPQ_V1 0 +#define BIT_MASK_NPQ_V1 0xfff +#define BIT_NPQ_V1(x) (((x) & BIT_MASK_NPQ_V1) << BIT_SHIFT_NPQ_V1) +#define BITS_NPQ_V1 (BIT_MASK_NPQ_V1 << BIT_SHIFT_NPQ_V1) +#define BIT_CLEAR_NPQ_V1(x) ((x) & (~BITS_NPQ_V1)) +#define BIT_GET_NPQ_V1(x) (((x) >> BIT_SHIFT_NPQ_V1) & BIT_MASK_NPQ_V1) +#define BIT_SET_NPQ_V1(x, v) (BIT_CLEAR_NPQ_V1(x) | BIT_NPQ_V1(v)) + +/* 2 REG_FIFOPAGE_INFO_4 (Offset 0x023C) */ + +#define BIT_SHIFT_EXQ_AVAL_PG_V1 16 +#define BIT_MASK_EXQ_AVAL_PG_V1 0xfff +#define BIT_EXQ_AVAL_PG_V1(x) \ + (((x) & BIT_MASK_EXQ_AVAL_PG_V1) << BIT_SHIFT_EXQ_AVAL_PG_V1) +#define BITS_EXQ_AVAL_PG_V1 \ + (BIT_MASK_EXQ_AVAL_PG_V1 << BIT_SHIFT_EXQ_AVAL_PG_V1) +#define BIT_CLEAR_EXQ_AVAL_PG_V1(x) ((x) & (~BITS_EXQ_AVAL_PG_V1)) +#define BIT_GET_EXQ_AVAL_PG_V1(x) \ + (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1) & BIT_MASK_EXQ_AVAL_PG_V1) +#define BIT_SET_EXQ_AVAL_PG_V1(x, v) \ + (BIT_CLEAR_EXQ_AVAL_PG_V1(x) | BIT_EXQ_AVAL_PG_V1(v)) + +#define BIT_SHIFT_EXQ_V1 0 +#define BIT_MASK_EXQ_V1 0xfff +#define BIT_EXQ_V1(x) (((x) & BIT_MASK_EXQ_V1) << BIT_SHIFT_EXQ_V1) +#define BITS_EXQ_V1 (BIT_MASK_EXQ_V1 << BIT_SHIFT_EXQ_V1) +#define BIT_CLEAR_EXQ_V1(x) ((x) & (~BITS_EXQ_V1)) +#define BIT_GET_EXQ_V1(x) (((x) >> BIT_SHIFT_EXQ_V1) & BIT_MASK_EXQ_V1) +#define BIT_SET_EXQ_V1(x, v) (BIT_CLEAR_EXQ_V1(x) | BIT_EXQ_V1(v)) + +/* 2 REG_FIFOPAGE_INFO_5 (Offset 0x0240) */ + +#define BIT_SHIFT_PUBQ_AVAL_PG_V1 16 +#define BIT_MASK_PUBQ_AVAL_PG_V1 0xfff +#define BIT_PUBQ_AVAL_PG_V1(x) \ + (((x) & BIT_MASK_PUBQ_AVAL_PG_V1) << BIT_SHIFT_PUBQ_AVAL_PG_V1) +#define BITS_PUBQ_AVAL_PG_V1 \ + (BIT_MASK_PUBQ_AVAL_PG_V1 << BIT_SHIFT_PUBQ_AVAL_PG_V1) +#define BIT_CLEAR_PUBQ_AVAL_PG_V1(x) ((x) & (~BITS_PUBQ_AVAL_PG_V1)) +#define BIT_GET_PUBQ_AVAL_PG_V1(x) \ + (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1) & BIT_MASK_PUBQ_AVAL_PG_V1) +#define BIT_SET_PUBQ_AVAL_PG_V1(x, v) \ + (BIT_CLEAR_PUBQ_AVAL_PG_V1(x) | BIT_PUBQ_AVAL_PG_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TX_AGG_ALIGN (Offset 0x0240) */ + +#define BIT_SHIFT_HW_FLOW_CTL_EN 16 +#define BIT_MASK_HW_FLOW_CTL_EN 0xffff +#define BIT_HW_FLOW_CTL_EN(x) \ + (((x) & BIT_MASK_HW_FLOW_CTL_EN) << BIT_SHIFT_HW_FLOW_CTL_EN) +#define BITS_HW_FLOW_CTL_EN \ + (BIT_MASK_HW_FLOW_CTL_EN << BIT_SHIFT_HW_FLOW_CTL_EN) +#define BIT_CLEAR_HW_FLOW_CTL_EN(x) ((x) & (~BITS_HW_FLOW_CTL_EN)) +#define BIT_GET_HW_FLOW_CTL_EN(x) \ + (((x) >> BIT_SHIFT_HW_FLOW_CTL_EN) & BIT_MASK_HW_FLOW_CTL_EN) +#define BIT_SET_HW_FLOW_CTL_EN(x, v) \ + (BIT_CLEAR_HW_FLOW_CTL_EN(x) | BIT_HW_FLOW_CTL_EN(v)) + +#define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN_V1 BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FIFOPAGE_INFO_5 (Offset 0x0240) */ + +#define BIT_SHIFT_PUBQ_V1 0 +#define BIT_MASK_PUBQ_V1 0xfff +#define BIT_PUBQ_V1(x) (((x) & BIT_MASK_PUBQ_V1) << BIT_SHIFT_PUBQ_V1) +#define BITS_PUBQ_V1 (BIT_MASK_PUBQ_V1 << BIT_SHIFT_PUBQ_V1) +#define BIT_CLEAR_PUBQ_V1(x) ((x) & (~BITS_PUBQ_V1)) +#define BIT_GET_PUBQ_V1(x) (((x) >> BIT_SHIFT_PUBQ_V1) & BIT_MASK_PUBQ_V1) +#define BIT_SET_PUBQ_V1(x, v) (BIT_CLEAR_PUBQ_V1(x) | BIT_PUBQ_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TX_AGG_ALIGN (Offset 0x0240) */ + +#define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_V1 0 +#define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_V1 0xfff +#define BIT_SDIO_TXAGG_ALIGN_SIZE_V1(x) \ + (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_V1) \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_V1) +#define BITS_SDIO_TXAGG_ALIGN_SIZE_V1 \ + (BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_V1 \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_V1) +#define BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_V1(x) \ + ((x) & (~BITS_SDIO_TXAGG_ALIGN_SIZE_V1)) +#define BIT_GET_SDIO_TXAGG_ALIGN_SIZE_V1(x) \ + (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_V1) & \ + BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_V1) +#define BIT_SET_SDIO_TXAGG_ALIGN_SIZE_V1(x, v) \ + (BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_V1(x) | \ + BIT_SDIO_TXAGG_ALIGN_SIZE_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_H2C_HEAD (Offset 0x0244) */ + +#define BIT_SHIFT_H2C_HEAD_V2 0 +#define BIT_MASK_H2C_HEAD_V2 0xffff +#define BIT_H2C_HEAD_V2(x) \ + (((x) & BIT_MASK_H2C_HEAD_V2) << BIT_SHIFT_H2C_HEAD_V2) +#define BITS_H2C_HEAD_V2 (BIT_MASK_H2C_HEAD_V2 << BIT_SHIFT_H2C_HEAD_V2) +#define BIT_CLEAR_H2C_HEAD_V2(x) ((x) & (~BITS_H2C_HEAD_V2)) +#define BIT_GET_H2C_HEAD_V2(x) \ + (((x) >> BIT_SHIFT_H2C_HEAD_V2) & BIT_MASK_H2C_HEAD_V2) +#define BIT_SET_H2C_HEAD_V2(x, v) \ + (BIT_CLEAR_H2C_HEAD_V2(x) | BIT_H2C_HEAD_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_H2C_HEAD (Offset 0x0244) */ + +#define BIT_SHIFT_H2C_HEAD 0 +#define BIT_MASK_H2C_HEAD 0x3ffff +#define BIT_H2C_HEAD(x) (((x) & BIT_MASK_H2C_HEAD) << BIT_SHIFT_H2C_HEAD) +#define BITS_H2C_HEAD (BIT_MASK_H2C_HEAD << BIT_SHIFT_H2C_HEAD) +#define BIT_CLEAR_H2C_HEAD(x) ((x) & (~BITS_H2C_HEAD)) +#define BIT_GET_H2C_HEAD(x) (((x) >> BIT_SHIFT_H2C_HEAD) & BIT_MASK_H2C_HEAD) +#define BIT_SET_H2C_HEAD(x, v) (BIT_CLEAR_H2C_HEAD(x) | BIT_H2C_HEAD(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_H2C_HEAD (Offset 0x0244) */ + +#define BIT_SHIFT_H2C_HEAD_V1 0 +#define BIT_MASK_H2C_HEAD_V1 0x7ffff +#define BIT_H2C_HEAD_V1(x) \ + (((x) & BIT_MASK_H2C_HEAD_V1) << BIT_SHIFT_H2C_HEAD_V1) +#define BITS_H2C_HEAD_V1 (BIT_MASK_H2C_HEAD_V1 << BIT_SHIFT_H2C_HEAD_V1) +#define BIT_CLEAR_H2C_HEAD_V1(x) ((x) & (~BITS_H2C_HEAD_V1)) +#define BIT_GET_H2C_HEAD_V1(x) \ + (((x) >> BIT_SHIFT_H2C_HEAD_V1) & BIT_MASK_H2C_HEAD_V1) +#define BIT_SET_H2C_HEAD_V1(x, v) \ + (BIT_CLEAR_H2C_HEAD_V1(x) | BIT_H2C_HEAD_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_H2C_TAIL (Offset 0x0248) */ + +#define BIT_SHIFT_H2C_TAIL_V2 0 +#define BIT_MASK_H2C_TAIL_V2 0xffff +#define BIT_H2C_TAIL_V2(x) \ + (((x) & BIT_MASK_H2C_TAIL_V2) << BIT_SHIFT_H2C_TAIL_V2) +#define BITS_H2C_TAIL_V2 (BIT_MASK_H2C_TAIL_V2 << BIT_SHIFT_H2C_TAIL_V2) +#define BIT_CLEAR_H2C_TAIL_V2(x) ((x) & (~BITS_H2C_TAIL_V2)) +#define BIT_GET_H2C_TAIL_V2(x) \ + (((x) >> BIT_SHIFT_H2C_TAIL_V2) & BIT_MASK_H2C_TAIL_V2) +#define BIT_SET_H2C_TAIL_V2(x, v) \ + (BIT_CLEAR_H2C_TAIL_V2(x) | BIT_H2C_TAIL_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_H2C_TAIL (Offset 0x0248) */ + +#define BIT_SHIFT_H2C_TAIL 0 +#define BIT_MASK_H2C_TAIL 0x3ffff +#define BIT_H2C_TAIL(x) (((x) & BIT_MASK_H2C_TAIL) << BIT_SHIFT_H2C_TAIL) +#define BITS_H2C_TAIL (BIT_MASK_H2C_TAIL << BIT_SHIFT_H2C_TAIL) +#define BIT_CLEAR_H2C_TAIL(x) ((x) & (~BITS_H2C_TAIL)) +#define BIT_GET_H2C_TAIL(x) (((x) >> BIT_SHIFT_H2C_TAIL) & BIT_MASK_H2C_TAIL) +#define BIT_SET_H2C_TAIL(x, v) (BIT_CLEAR_H2C_TAIL(x) | BIT_H2C_TAIL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_H2C_TAIL (Offset 0x0248) */ + +#define BIT_SHIFT_H2C_TAIL_V1 0 +#define BIT_MASK_H2C_TAIL_V1 0x7ffff +#define BIT_H2C_TAIL_V1(x) \ + (((x) & BIT_MASK_H2C_TAIL_V1) << BIT_SHIFT_H2C_TAIL_V1) +#define BITS_H2C_TAIL_V1 (BIT_MASK_H2C_TAIL_V1 << BIT_SHIFT_H2C_TAIL_V1) +#define BIT_CLEAR_H2C_TAIL_V1(x) ((x) & (~BITS_H2C_TAIL_V1)) +#define BIT_GET_H2C_TAIL_V1(x) \ + (((x) >> BIT_SHIFT_H2C_TAIL_V1) & BIT_MASK_H2C_TAIL_V1) +#define BIT_SET_H2C_TAIL_V1(x, v) \ + (BIT_CLEAR_H2C_TAIL_V1(x) | BIT_H2C_TAIL_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_H2C_READ_ADDR (Offset 0x024C) */ + +#define BIT_SHIFT_H2C_READ_ADDR_V2 0 +#define BIT_MASK_H2C_READ_ADDR_V2 0xffff +#define BIT_H2C_READ_ADDR_V2(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR_V2) << BIT_SHIFT_H2C_READ_ADDR_V2) +#define BITS_H2C_READ_ADDR_V2 \ + (BIT_MASK_H2C_READ_ADDR_V2 << BIT_SHIFT_H2C_READ_ADDR_V2) +#define BIT_CLEAR_H2C_READ_ADDR_V2(x) ((x) & (~BITS_H2C_READ_ADDR_V2)) +#define BIT_GET_H2C_READ_ADDR_V2(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR_V2) & BIT_MASK_H2C_READ_ADDR_V2) +#define BIT_SET_H2C_READ_ADDR_V2(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR_V2(x) | BIT_H2C_READ_ADDR_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_H2C_READ_ADDR (Offset 0x024C) */ + +#define BIT_SHIFT_H2C_READ_ADDR 0 +#define BIT_MASK_H2C_READ_ADDR 0x3ffff +#define BIT_H2C_READ_ADDR(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR) << BIT_SHIFT_H2C_READ_ADDR) +#define BITS_H2C_READ_ADDR (BIT_MASK_H2C_READ_ADDR << BIT_SHIFT_H2C_READ_ADDR) +#define BIT_CLEAR_H2C_READ_ADDR(x) ((x) & (~BITS_H2C_READ_ADDR)) +#define BIT_GET_H2C_READ_ADDR(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR) & BIT_MASK_H2C_READ_ADDR) +#define BIT_SET_H2C_READ_ADDR(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR(x) | BIT_H2C_READ_ADDR(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_H2C_READ_ADDR (Offset 0x024C) */ + +#define BIT_SHIFT_H2C_READ_ADDR_V1 0 +#define BIT_MASK_H2C_READ_ADDR_V1 0x7ffff +#define BIT_H2C_READ_ADDR_V1(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR_V1) << BIT_SHIFT_H2C_READ_ADDR_V1) +#define BITS_H2C_READ_ADDR_V1 \ + (BIT_MASK_H2C_READ_ADDR_V1 << BIT_SHIFT_H2C_READ_ADDR_V1) +#define BIT_CLEAR_H2C_READ_ADDR_V1(x) ((x) & (~BITS_H2C_READ_ADDR_V1)) +#define BIT_GET_H2C_READ_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR_V1) & BIT_MASK_H2C_READ_ADDR_V1) +#define BIT_SET_H2C_READ_ADDR_V1(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR_V1(x) | BIT_H2C_READ_ADDR_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_H2C_WR_ADDR (Offset 0x0250) */ + +#define BIT_SHIFT_H2C_WR_ADDR_V2 0 +#define BIT_MASK_H2C_WR_ADDR_V2 0xffff +#define BIT_H2C_WR_ADDR_V2(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR_V2) << BIT_SHIFT_H2C_WR_ADDR_V2) +#define BITS_H2C_WR_ADDR_V2 \ + (BIT_MASK_H2C_WR_ADDR_V2 << BIT_SHIFT_H2C_WR_ADDR_V2) +#define BIT_CLEAR_H2C_WR_ADDR_V2(x) ((x) & (~BITS_H2C_WR_ADDR_V2)) +#define BIT_GET_H2C_WR_ADDR_V2(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR_V2) & BIT_MASK_H2C_WR_ADDR_V2) +#define BIT_SET_H2C_WR_ADDR_V2(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR_V2(x) | BIT_H2C_WR_ADDR_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_H2C_WR_ADDR (Offset 0x0250) */ + +#define BIT_SHIFT_H2C_WR_ADDR 0 +#define BIT_MASK_H2C_WR_ADDR 0x3ffff +#define BIT_H2C_WR_ADDR(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR) << BIT_SHIFT_H2C_WR_ADDR) +#define BITS_H2C_WR_ADDR (BIT_MASK_H2C_WR_ADDR << BIT_SHIFT_H2C_WR_ADDR) +#define BIT_CLEAR_H2C_WR_ADDR(x) ((x) & (~BITS_H2C_WR_ADDR)) +#define BIT_GET_H2C_WR_ADDR(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR) & BIT_MASK_H2C_WR_ADDR) +#define BIT_SET_H2C_WR_ADDR(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR(x) | BIT_H2C_WR_ADDR(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_H2C_WR_ADDR (Offset 0x0250) */ + +#define BIT_SHIFT_H2C_WR_ADDR_V1 0 +#define BIT_MASK_H2C_WR_ADDR_V1 0x7ffff +#define BIT_H2C_WR_ADDR_V1(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR_V1) << BIT_SHIFT_H2C_WR_ADDR_V1) +#define BITS_H2C_WR_ADDR_V1 \ + (BIT_MASK_H2C_WR_ADDR_V1 << BIT_SHIFT_H2C_WR_ADDR_V1) +#define BIT_CLEAR_H2C_WR_ADDR_V1(x) ((x) & (~BITS_H2C_WR_ADDR_V1)) +#define BIT_GET_H2C_WR_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR_V1) & BIT_MASK_H2C_WR_ADDR_V1) +#define BIT_SET_H2C_WR_ADDR_V1(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR_V1(x) | BIT_H2C_WR_ADDR_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_SHIFT_MDIO_PHY_ADDR 24 +#define BIT_MASK_MDIO_PHY_ADDR 0x1f +#define BIT_MDIO_PHY_ADDR(x) \ + (((x) & BIT_MASK_MDIO_PHY_ADDR) << BIT_SHIFT_MDIO_PHY_ADDR) +#define BITS_MDIO_PHY_ADDR (BIT_MASK_MDIO_PHY_ADDR << BIT_SHIFT_MDIO_PHY_ADDR) +#define BIT_CLEAR_MDIO_PHY_ADDR(x) ((x) & (~BITS_MDIO_PHY_ADDR)) +#define BIT_GET_MDIO_PHY_ADDR(x) \ + (((x) >> BIT_SHIFT_MDIO_PHY_ADDR) & BIT_MASK_MDIO_PHY_ADDR) +#define BIT_SET_MDIO_PHY_ADDR(x, v) \ + (BIT_CLEAR_MDIO_PHY_ADDR(x) | BIT_MDIO_PHY_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_SHIFT_VI_PUB_LIMIT 16 +#define BIT_MASK_VI_PUB_LIMIT 0xfff +#define BIT_VI_PUB_LIMIT(x) \ + (((x) & BIT_MASK_VI_PUB_LIMIT) << BIT_SHIFT_VI_PUB_LIMIT) +#define BITS_VI_PUB_LIMIT (BIT_MASK_VI_PUB_LIMIT << BIT_SHIFT_VI_PUB_LIMIT) +#define BIT_CLEAR_VI_PUB_LIMIT(x) ((x) & (~BITS_VI_PUB_LIMIT)) +#define BIT_GET_VI_PUB_LIMIT(x) \ + (((x) >> BIT_SHIFT_VI_PUB_LIMIT) & BIT_MASK_VI_PUB_LIMIT) +#define BIT_SET_VI_PUB_LIMIT(x, v) \ + (BIT_CLEAR_VI_PUB_LIMIT(x) | BIT_VI_PUB_LIMIT(v)) + +#define BIT_SHIFT_BK_PUB_LIMIT 16 +#define BIT_MASK_BK_PUB_LIMIT 0xfff +#define BIT_BK_PUB_LIMIT(x) \ + (((x) & BIT_MASK_BK_PUB_LIMIT) << BIT_SHIFT_BK_PUB_LIMIT) +#define BITS_BK_PUB_LIMIT (BIT_MASK_BK_PUB_LIMIT << BIT_SHIFT_BK_PUB_LIMIT) +#define BIT_CLEAR_BK_PUB_LIMIT(x) ((x) & (~BITS_BK_PUB_LIMIT)) +#define BIT_GET_BK_PUB_LIMIT(x) \ + (((x) >> BIT_SHIFT_BK_PUB_LIMIT) & BIT_MASK_BK_PUB_LIMIT) +#define BIT_SET_BK_PUB_LIMIT(x, v) \ + (BIT_CLEAR_BK_PUB_LIMIT(x) | BIT_BK_PUB_LIMIT(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_EX2Q_EN_PUBLIC_LIMIT BIT(13) +#define BIT_EX1Q_EN_PUBLIC_LIMIT BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_EXQ_EN_PUBLIC_LIMIT BIT(11) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_EQ_EN_PUBLIC_LIMIT BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_NPQ_EN_PUBLIC_LIMIT BIT(10) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_NQ_EN_PUBLIC_LIMIT BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_LPQ_EN_PUBLIC_LIMIT BIT(9) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_LQ_EN_PUBLIC_LIMIT BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_HPQ_EN_PUBLIC_LIMIT BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_HQ_EN_PUBLIC_LIMIT BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_H2C_SPACE_VLD BIT(3) +#define BIT_H2C_WR_ADDR_RST BIT(2) + +#define BIT_SHIFT_H2C_LEN_SEL 0 +#define BIT_MASK_H2C_LEN_SEL 0x3 +#define BIT_H2C_LEN_SEL(x) \ + (((x) & BIT_MASK_H2C_LEN_SEL) << BIT_SHIFT_H2C_LEN_SEL) +#define BITS_H2C_LEN_SEL (BIT_MASK_H2C_LEN_SEL << BIT_SHIFT_H2C_LEN_SEL) +#define BIT_CLEAR_H2C_LEN_SEL(x) ((x) & (~BITS_H2C_LEN_SEL)) +#define BIT_GET_H2C_LEN_SEL(x) \ + (((x) >> BIT_SHIFT_H2C_LEN_SEL) & BIT_MASK_H2C_LEN_SEL) +#define BIT_SET_H2C_LEN_SEL(x, v) \ + (BIT_CLEAR_H2C_LEN_SEL(x) | BIT_H2C_LEN_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_H2C_INFO (Offset 0x0254) */ + +#define BIT_SHIFT_VO_PUB_LIMIT 0 +#define BIT_MASK_VO_PUB_LIMIT 0xfff +#define BIT_VO_PUB_LIMIT(x) \ + (((x) & BIT_MASK_VO_PUB_LIMIT) << BIT_SHIFT_VO_PUB_LIMIT) +#define BITS_VO_PUB_LIMIT (BIT_MASK_VO_PUB_LIMIT << BIT_SHIFT_VO_PUB_LIMIT) +#define BIT_CLEAR_VO_PUB_LIMIT(x) ((x) & (~BITS_VO_PUB_LIMIT)) +#define BIT_GET_VO_PUB_LIMIT(x) \ + (((x) >> BIT_SHIFT_VO_PUB_LIMIT) & BIT_MASK_VO_PUB_LIMIT) +#define BIT_SET_VO_PUB_LIMIT(x, v) \ + (BIT_CLEAR_VO_PUB_LIMIT(x) | BIT_VO_PUB_LIMIT(v)) + +#define BIT_SHIFT_BE_PUB_LIMIT 0 +#define BIT_MASK_BE_PUB_LIMIT 0xfff +#define BIT_BE_PUB_LIMIT(x) \ + (((x) & BIT_MASK_BE_PUB_LIMIT) << BIT_SHIFT_BE_PUB_LIMIT) +#define BITS_BE_PUB_LIMIT (BIT_MASK_BE_PUB_LIMIT << BIT_SHIFT_BE_PUB_LIMIT) +#define BIT_CLEAR_BE_PUB_LIMIT(x) ((x) & (~BITS_BE_PUB_LIMIT)) +#define BIT_GET_BE_PUB_LIMIT(x) \ + (((x) >> BIT_SHIFT_BE_PUB_LIMIT) & BIT_MASK_BE_PUB_LIMIT) +#define BIT_SET_BE_PUB_LIMIT(x, v) \ + (BIT_CLEAR_BE_PUB_LIMIT(x) | BIT_BE_PUB_LIMIT(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_FIFOPAGE_CTRL_5 (Offset 0x0258) */ + +#define BIT_SHIFT_NQ_PG_PUBLIC_LIMIT 16 +#define BIT_MASK_NQ_PG_PUBLIC_LIMIT 0xfff +#define BIT_NQ_PG_PUBLIC_LIMIT(x) \ + (((x) & BIT_MASK_NQ_PG_PUBLIC_LIMIT) << BIT_SHIFT_NQ_PG_PUBLIC_LIMIT) +#define BITS_NQ_PG_PUBLIC_LIMIT \ + (BIT_MASK_NQ_PG_PUBLIC_LIMIT << BIT_SHIFT_NQ_PG_PUBLIC_LIMIT) +#define BIT_CLEAR_NQ_PG_PUBLIC_LIMIT(x) ((x) & (~BITS_NQ_PG_PUBLIC_LIMIT)) +#define BIT_GET_NQ_PG_PUBLIC_LIMIT(x) \ + (((x) >> BIT_SHIFT_NQ_PG_PUBLIC_LIMIT) & BIT_MASK_NQ_PG_PUBLIC_LIMIT) +#define BIT_SET_NQ_PG_PUBLIC_LIMIT(x, v) \ + (BIT_CLEAR_NQ_PG_PUBLIC_LIMIT(x) | BIT_NQ_PG_PUBLIC_LIMIT(v)) + +#define BIT_SHIFT_HQ_PG_PUBLIC_LIMIT 0 +#define BIT_MASK_HQ_PG_PUBLIC_LIMIT 0xfff +#define BIT_HQ_PG_PUBLIC_LIMIT(x) \ + (((x) & BIT_MASK_HQ_PG_PUBLIC_LIMIT) << BIT_SHIFT_HQ_PG_PUBLIC_LIMIT) +#define BITS_HQ_PG_PUBLIC_LIMIT \ + (BIT_MASK_HQ_PG_PUBLIC_LIMIT << BIT_SHIFT_HQ_PG_PUBLIC_LIMIT) +#define BIT_CLEAR_HQ_PG_PUBLIC_LIMIT(x) ((x) & (~BITS_HQ_PG_PUBLIC_LIMIT)) +#define BIT_GET_HQ_PG_PUBLIC_LIMIT(x) \ + (((x) >> BIT_SHIFT_HQ_PG_PUBLIC_LIMIT) & BIT_MASK_HQ_PG_PUBLIC_LIMIT) +#define BIT_SET_HQ_PG_PUBLIC_LIMIT(x, v) \ + (BIT_CLEAR_HQ_PG_PUBLIC_LIMIT(x) | BIT_HQ_PG_PUBLIC_LIMIT(v)) + +/* 2 REG_FIFOPAGE_CTRL_3 (Offset 0x025C) */ + +#define BIT_SHIFT_EQ_PG_PUBLIC_LIMIT 16 +#define BIT_MASK_EQ_PG_PUBLIC_LIMIT 0xfff +#define BIT_EQ_PG_PUBLIC_LIMIT(x) \ + (((x) & BIT_MASK_EQ_PG_PUBLIC_LIMIT) << BIT_SHIFT_EQ_PG_PUBLIC_LIMIT) +#define BITS_EQ_PG_PUBLIC_LIMIT \ + (BIT_MASK_EQ_PG_PUBLIC_LIMIT << BIT_SHIFT_EQ_PG_PUBLIC_LIMIT) +#define BIT_CLEAR_EQ_PG_PUBLIC_LIMIT(x) ((x) & (~BITS_EQ_PG_PUBLIC_LIMIT)) +#define BIT_GET_EQ_PG_PUBLIC_LIMIT(x) \ + (((x) >> BIT_SHIFT_EQ_PG_PUBLIC_LIMIT) & BIT_MASK_EQ_PG_PUBLIC_LIMIT) +#define BIT_SET_EQ_PG_PUBLIC_LIMIT(x, v) \ + (BIT_CLEAR_EQ_PG_PUBLIC_LIMIT(x) | BIT_EQ_PG_PUBLIC_LIMIT(v)) + +#define BIT_SHIFT_LQ_PG_PUBLIC_LIMIT 0 +#define BIT_MASK_LQ_PG_PUBLIC_LIMIT 0xfff +#define BIT_LQ_PG_PUBLIC_LIMIT(x) \ + (((x) & BIT_MASK_LQ_PG_PUBLIC_LIMIT) << BIT_SHIFT_LQ_PG_PUBLIC_LIMIT) +#define BITS_LQ_PG_PUBLIC_LIMIT \ + (BIT_MASK_LQ_PG_PUBLIC_LIMIT << BIT_SHIFT_LQ_PG_PUBLIC_LIMIT) +#define BIT_CLEAR_LQ_PG_PUBLIC_LIMIT(x) ((x) & (~BITS_LQ_PG_PUBLIC_LIMIT)) +#define BIT_GET_LQ_PG_PUBLIC_LIMIT(x) \ + (((x) >> BIT_SHIFT_LQ_PG_PUBLIC_LIMIT) & BIT_MASK_LQ_PG_PUBLIC_LIMIT) +#define BIT_SET_LQ_PG_PUBLIC_LIMIT(x, v) \ + (BIT_CLEAR_LQ_PG_PUBLIC_LIMIT(x) | BIT_LQ_PG_PUBLIC_LIMIT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DMA_OQT_0 (Offset 0x0260) */ + +#define BIT_SHIFT_TX_OQT_12_FREE_SPACE 24 +#define BIT_MASK_TX_OQT_12_FREE_SPACE 0xff +#define BIT_TX_OQT_12_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_12_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_12_FREE_SPACE) +#define BITS_TX_OQT_12_FREE_SPACE \ + (BIT_MASK_TX_OQT_12_FREE_SPACE << BIT_SHIFT_TX_OQT_12_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_12_FREE_SPACE(x) ((x) & (~BITS_TX_OQT_12_FREE_SPACE)) +#define BIT_GET_TX_OQT_12_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_12_FREE_SPACE) & \ + BIT_MASK_TX_OQT_12_FREE_SPACE) +#define BIT_SET_TX_OQT_12_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_12_FREE_SPACE(x) | BIT_TX_OQT_12_FREE_SPACE(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TQPNT5 (Offset 0x0260) */ + +#define BIT_SHIFT_EX1Q_HIGH_TH_V1 16 +#define BIT_MASK_EX1Q_HIGH_TH_V1 0xfff +#define BIT_EX1Q_HIGH_TH_V1(x) \ + (((x) & BIT_MASK_EX1Q_HIGH_TH_V1) << BIT_SHIFT_EX1Q_HIGH_TH_V1) +#define BITS_EX1Q_HIGH_TH_V1 \ + (BIT_MASK_EX1Q_HIGH_TH_V1 << BIT_SHIFT_EX1Q_HIGH_TH_V1) +#define BIT_CLEAR_EX1Q_HIGH_TH_V1(x) ((x) & (~BITS_EX1Q_HIGH_TH_V1)) +#define BIT_GET_EX1Q_HIGH_TH_V1(x) \ + (((x) >> BIT_SHIFT_EX1Q_HIGH_TH_V1) & BIT_MASK_EX1Q_HIGH_TH_V1) +#define BIT_SET_EX1Q_HIGH_TH_V1(x, v) \ + (BIT_CLEAR_EX1Q_HIGH_TH_V1(x) | BIT_EX1Q_HIGH_TH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DMA_OQT_0 (Offset 0x0260) */ + +#define BIT_SHIFT_TX_OQT_8_11_FREE_SPACE 16 +#define BIT_MASK_TX_OQT_8_11_FREE_SPACE 0xff +#define BIT_TX_OQT_8_11_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_8_11_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_8_11_FREE_SPACE) +#define BITS_TX_OQT_8_11_FREE_SPACE \ + (BIT_MASK_TX_OQT_8_11_FREE_SPACE << BIT_SHIFT_TX_OQT_8_11_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_8_11_FREE_SPACE(x) \ + ((x) & (~BITS_TX_OQT_8_11_FREE_SPACE)) +#define BIT_GET_TX_OQT_8_11_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_8_11_FREE_SPACE) & \ + BIT_MASK_TX_OQT_8_11_FREE_SPACE) +#define BIT_SET_TX_OQT_8_11_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_8_11_FREE_SPACE(x) | BIT_TX_OQT_8_11_FREE_SPACE(v)) + +#define BIT_SHIFT_TX_OQT_16_FREE_SPACE 16 +#define BIT_MASK_TX_OQT_16_FREE_SPACE 0xff +#define BIT_TX_OQT_16_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_16_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_16_FREE_SPACE) +#define BITS_TX_OQT_16_FREE_SPACE \ + (BIT_MASK_TX_OQT_16_FREE_SPACE << BIT_SHIFT_TX_OQT_16_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_16_FREE_SPACE(x) ((x) & (~BITS_TX_OQT_16_FREE_SPACE)) +#define BIT_GET_TX_OQT_16_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_16_FREE_SPACE) & \ + BIT_MASK_TX_OQT_16_FREE_SPACE) +#define BIT_SET_TX_OQT_16_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_16_FREE_SPACE(x) | BIT_TX_OQT_16_FREE_SPACE(v)) + +#define BIT_SHIFT_TX_OQT_4_7_FREE_SPACE 8 +#define BIT_MASK_TX_OQT_4_7_FREE_SPACE 0xff +#define BIT_TX_OQT_4_7_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_4_7_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_4_7_FREE_SPACE) +#define BITS_TX_OQT_4_7_FREE_SPACE \ + (BIT_MASK_TX_OQT_4_7_FREE_SPACE << BIT_SHIFT_TX_OQT_4_7_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_4_7_FREE_SPACE(x) ((x) & (~BITS_TX_OQT_4_7_FREE_SPACE)) +#define BIT_GET_TX_OQT_4_7_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_4_7_FREE_SPACE) & \ + BIT_MASK_TX_OQT_4_7_FREE_SPACE) +#define BIT_SET_TX_OQT_4_7_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_4_7_FREE_SPACE(x) | BIT_TX_OQT_4_7_FREE_SPACE(v)) + +#define BIT_SHIFT_TX_OQT_14_15_FREE_SPACE 8 +#define BIT_MASK_TX_OQT_14_15_FREE_SPACE 0xff +#define BIT_TX_OQT_14_15_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_14_15_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_14_15_FREE_SPACE) +#define BITS_TX_OQT_14_15_FREE_SPACE \ + (BIT_MASK_TX_OQT_14_15_FREE_SPACE << BIT_SHIFT_TX_OQT_14_15_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_14_15_FREE_SPACE(x) \ + ((x) & (~BITS_TX_OQT_14_15_FREE_SPACE)) +#define BIT_GET_TX_OQT_14_15_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_14_15_FREE_SPACE) & \ + BIT_MASK_TX_OQT_14_15_FREE_SPACE) +#define BIT_SET_TX_OQT_14_15_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_14_15_FREE_SPACE(x) | BIT_TX_OQT_14_15_FREE_SPACE(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TQPNT5 (Offset 0x0260) */ + +#define BIT_SHIFT_EX1Q_LOW_TH_V1 0 +#define BIT_MASK_EX1Q_LOW_TH_V1 0xfff +#define BIT_EX1Q_LOW_TH_V1(x) \ + (((x) & BIT_MASK_EX1Q_LOW_TH_V1) << BIT_SHIFT_EX1Q_LOW_TH_V1) +#define BITS_EX1Q_LOW_TH_V1 \ + (BIT_MASK_EX1Q_LOW_TH_V1 << BIT_SHIFT_EX1Q_LOW_TH_V1) +#define BIT_CLEAR_EX1Q_LOW_TH_V1(x) ((x) & (~BITS_EX1Q_LOW_TH_V1)) +#define BIT_GET_EX1Q_LOW_TH_V1(x) \ + (((x) >> BIT_SHIFT_EX1Q_LOW_TH_V1) & BIT_MASK_EX1Q_LOW_TH_V1) +#define BIT_SET_EX1Q_LOW_TH_V1(x, v) \ + (BIT_CLEAR_EX1Q_LOW_TH_V1(x) | BIT_EX1Q_LOW_TH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DMA_OQT_0 (Offset 0x0260) */ + +#define BIT_SHIFT_TX_OQT_0_3_FREE_SPACE 0 +#define BIT_MASK_TX_OQT_0_3_FREE_SPACE 0xff +#define BIT_TX_OQT_0_3_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_0_3_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_0_3_FREE_SPACE) +#define BITS_TX_OQT_0_3_FREE_SPACE \ + (BIT_MASK_TX_OQT_0_3_FREE_SPACE << BIT_SHIFT_TX_OQT_0_3_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_0_3_FREE_SPACE(x) ((x) & (~BITS_TX_OQT_0_3_FREE_SPACE)) +#define BIT_GET_TX_OQT_0_3_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_0_3_FREE_SPACE) & \ + BIT_MASK_TX_OQT_0_3_FREE_SPACE) +#define BIT_SET_TX_OQT_0_3_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_0_3_FREE_SPACE(x) | BIT_TX_OQT_0_3_FREE_SPACE(v)) + +#define BIT_SHIFT_TX_OQT_13_FREE_SPACE 0 +#define BIT_MASK_TX_OQT_13_FREE_SPACE 0xff +#define BIT_TX_OQT_13_FREE_SPACE(x) \ + (((x) & BIT_MASK_TX_OQT_13_FREE_SPACE) \ + << BIT_SHIFT_TX_OQT_13_FREE_SPACE) +#define BITS_TX_OQT_13_FREE_SPACE \ + (BIT_MASK_TX_OQT_13_FREE_SPACE << BIT_SHIFT_TX_OQT_13_FREE_SPACE) +#define BIT_CLEAR_TX_OQT_13_FREE_SPACE(x) ((x) & (~BITS_TX_OQT_13_FREE_SPACE)) +#define BIT_GET_TX_OQT_13_FREE_SPACE(x) \ + (((x) >> BIT_SHIFT_TX_OQT_13_FREE_SPACE) & \ + BIT_MASK_TX_OQT_13_FREE_SPACE) +#define BIT_SET_TX_OQT_13_FREE_SPACE(x, v) \ + (BIT_CLEAR_TX_OQT_13_FREE_SPACE(x) | BIT_TX_OQT_13_FREE_SPACE(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TQPNT6 (Offset 0x0264) */ + +#define BIT_SHIFT_EX2Q_HIGH_TH_V1 16 +#define BIT_MASK_EX2Q_HIGH_TH_V1 0xfff +#define BIT_EX2Q_HIGH_TH_V1(x) \ + (((x) & BIT_MASK_EX2Q_HIGH_TH_V1) << BIT_SHIFT_EX2Q_HIGH_TH_V1) +#define BITS_EX2Q_HIGH_TH_V1 \ + (BIT_MASK_EX2Q_HIGH_TH_V1 << BIT_SHIFT_EX2Q_HIGH_TH_V1) +#define BIT_CLEAR_EX2Q_HIGH_TH_V1(x) ((x) & (~BITS_EX2Q_HIGH_TH_V1)) +#define BIT_GET_EX2Q_HIGH_TH_V1(x) \ + (((x) >> BIT_SHIFT_EX2Q_HIGH_TH_V1) & BIT_MASK_EX2Q_HIGH_TH_V1) +#define BIT_SET_EX2Q_HIGH_TH_V1(x, v) \ + (BIT_CLEAR_EX2Q_HIGH_TH_V1(x) | BIT_EX2Q_HIGH_TH_V1(v)) + +#define BIT_SHIFT_EX2Q_LOW_TH_V1 0 +#define BIT_MASK_EX2Q_LOW_TH_V1 0xfff +#define BIT_EX2Q_LOW_TH_V1(x) \ + (((x) & BIT_MASK_EX2Q_LOW_TH_V1) << BIT_SHIFT_EX2Q_LOW_TH_V1) +#define BITS_EX2Q_LOW_TH_V1 \ + (BIT_MASK_EX2Q_LOW_TH_V1 << BIT_SHIFT_EX2Q_LOW_TH_V1) +#define BIT_CLEAR_EX2Q_LOW_TH_V1(x) ((x) & (~BITS_EX2Q_LOW_TH_V1)) +#define BIT_GET_EX2Q_LOW_TH_V1(x) \ + (((x) >> BIT_SHIFT_EX2Q_LOW_TH_V1) & BIT_MASK_EX2Q_LOW_TH_V1) +#define BIT_SET_EX2Q_LOW_TH_V1(x, v) \ + (BIT_CLEAR_EX2Q_LOW_TH_V1(x) | BIT_EX2Q_LOW_TH_V1(v)) + +/* 2 REG_FIFOPAGE_INFO_6 (Offset 0x0268) */ + +#define BIT_SHIFT_EX1Q_AVAL_PG_V1 16 +#define BIT_MASK_EX1Q_AVAL_PG_V1 0xfff +#define BIT_EX1Q_AVAL_PG_V1(x) \ + (((x) & BIT_MASK_EX1Q_AVAL_PG_V1) << BIT_SHIFT_EX1Q_AVAL_PG_V1) +#define BITS_EX1Q_AVAL_PG_V1 \ + (BIT_MASK_EX1Q_AVAL_PG_V1 << BIT_SHIFT_EX1Q_AVAL_PG_V1) +#define BIT_CLEAR_EX1Q_AVAL_PG_V1(x) ((x) & (~BITS_EX1Q_AVAL_PG_V1)) +#define BIT_GET_EX1Q_AVAL_PG_V1(x) \ + (((x) >> BIT_SHIFT_EX1Q_AVAL_PG_V1) & BIT_MASK_EX1Q_AVAL_PG_V1) +#define BIT_SET_EX1Q_AVAL_PG_V1(x, v) \ + (BIT_CLEAR_EX1Q_AVAL_PG_V1(x) | BIT_EX1Q_AVAL_PG_V1(v)) + +#define BIT_SHIFT_EX1Q_V1 0 +#define BIT_MASK_EX1Q_V1 0xfff +#define BIT_EX1Q_V1(x) (((x) & BIT_MASK_EX1Q_V1) << BIT_SHIFT_EX1Q_V1) +#define BITS_EX1Q_V1 (BIT_MASK_EX1Q_V1 << BIT_SHIFT_EX1Q_V1) +#define BIT_CLEAR_EX1Q_V1(x) ((x) & (~BITS_EX1Q_V1)) +#define BIT_GET_EX1Q_V1(x) (((x) >> BIT_SHIFT_EX1Q_V1) & BIT_MASK_EX1Q_V1) +#define BIT_SET_EX1Q_V1(x, v) (BIT_CLEAR_EX1Q_V1(x) | BIT_EX1Q_V1(v)) + +/* 2 REG_FIFOPAGE_INFO_7 (Offset 0x026C) */ + +#define BIT_SHIFT_EX2Q_AVAL_PG_V1 16 +#define BIT_MASK_EX2Q_AVAL_PG_V1 0xfff +#define BIT_EX2Q_AVAL_PG_V1(x) \ + (((x) & BIT_MASK_EX2Q_AVAL_PG_V1) << BIT_SHIFT_EX2Q_AVAL_PG_V1) +#define BITS_EX2Q_AVAL_PG_V1 \ + (BIT_MASK_EX2Q_AVAL_PG_V1 << BIT_SHIFT_EX2Q_AVAL_PG_V1) +#define BIT_CLEAR_EX2Q_AVAL_PG_V1(x) ((x) & (~BITS_EX2Q_AVAL_PG_V1)) +#define BIT_GET_EX2Q_AVAL_PG_V1(x) \ + (((x) >> BIT_SHIFT_EX2Q_AVAL_PG_V1) & BIT_MASK_EX2Q_AVAL_PG_V1) +#define BIT_SET_EX2Q_AVAL_PG_V1(x, v) \ + (BIT_CLEAR_EX2Q_AVAL_PG_V1(x) | BIT_EX2Q_AVAL_PG_V1(v)) + +#define BIT_SHIFT_EX2Q_V1 0 +#define BIT_MASK_EX2Q_V1 0xfff +#define BIT_EX2Q_V1(x) (((x) & BIT_MASK_EX2Q_V1) << BIT_SHIFT_EX2Q_V1) +#define BITS_EX2Q_V1 (BIT_MASK_EX2Q_V1 << BIT_SHIFT_EX2Q_V1) +#define BIT_CLEAR_EX2Q_V1(x) ((x) & (~BITS_EX2Q_V1)) +#define BIT_GET_EX2Q_V1(x) (((x) >> BIT_SHIFT_EX2Q_V1) & BIT_MASK_EX2Q_V1) +#define BIT_SET_EX2Q_V1(x, v) (BIT_CLEAR_EX2Q_V1(x) | BIT_EX2Q_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_FIFOPAGE_CTRL_4 (Offset 0x0270) */ + +#define BIT_SHIFT_EX1Q_PG_PUBLIC_LIMIT 16 +#define BIT_MASK_EX1Q_PG_PUBLIC_LIMIT 0xfff +#define BIT_EX1Q_PG_PUBLIC_LIMIT(x) \ + (((x) & BIT_MASK_EX1Q_PG_PUBLIC_LIMIT) \ + << BIT_SHIFT_EX1Q_PG_PUBLIC_LIMIT) +#define BITS_EX1Q_PG_PUBLIC_LIMIT \ + (BIT_MASK_EX1Q_PG_PUBLIC_LIMIT << BIT_SHIFT_EX1Q_PG_PUBLIC_LIMIT) +#define BIT_CLEAR_EX1Q_PG_PUBLIC_LIMIT(x) ((x) & (~BITS_EX1Q_PG_PUBLIC_LIMIT)) +#define BIT_GET_EX1Q_PG_PUBLIC_LIMIT(x) \ + (((x) >> BIT_SHIFT_EX1Q_PG_PUBLIC_LIMIT) & \ + BIT_MASK_EX1Q_PG_PUBLIC_LIMIT) +#define BIT_SET_EX1Q_PG_PUBLIC_LIMIT(x, v) \ + (BIT_CLEAR_EX1Q_PG_PUBLIC_LIMIT(x) | BIT_EX1Q_PG_PUBLIC_LIMIT(v)) + +#define BIT_SHIFT_EX2Q_PG_PUBLIC_LIMIT 0 +#define BIT_MASK_EX2Q_PG_PUBLIC_LIMIT 0xfff +#define BIT_EX2Q_PG_PUBLIC_LIMIT(x) \ + (((x) & BIT_MASK_EX2Q_PG_PUBLIC_LIMIT) \ + << BIT_SHIFT_EX2Q_PG_PUBLIC_LIMIT) +#define BITS_EX2Q_PG_PUBLIC_LIMIT \ + (BIT_MASK_EX2Q_PG_PUBLIC_LIMIT << BIT_SHIFT_EX2Q_PG_PUBLIC_LIMIT) +#define BIT_CLEAR_EX2Q_PG_PUBLIC_LIMIT(x) ((x) & (~BITS_EX2Q_PG_PUBLIC_LIMIT)) +#define BIT_GET_EX2Q_PG_PUBLIC_LIMIT(x) \ + (((x) >> BIT_SHIFT_EX2Q_PG_PUBLIC_LIMIT) & \ + BIT_MASK_EX2Q_PG_PUBLIC_LIMIT) +#define BIT_SET_EX2Q_PG_PUBLIC_LIMIT(x, v) \ + (BIT_CLEAR_EX2Q_PG_PUBLIC_LIMIT(x) | BIT_EX2Q_PG_PUBLIC_LIMIT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PGSUB_H (Offset 0x0270) */ + +#define BIT_SHIFT_HPQ_PGSUB_CNT 0 +#define BIT_MASK_HPQ_PGSUB_CNT 0xffffffffL +#define BIT_HPQ_PGSUB_CNT(x) \ + (((x) & BIT_MASK_HPQ_PGSUB_CNT) << BIT_SHIFT_HPQ_PGSUB_CNT) +#define BITS_HPQ_PGSUB_CNT (BIT_MASK_HPQ_PGSUB_CNT << BIT_SHIFT_HPQ_PGSUB_CNT) +#define BIT_CLEAR_HPQ_PGSUB_CNT(x) ((x) & (~BITS_HPQ_PGSUB_CNT)) +#define BIT_GET_HPQ_PGSUB_CNT(x) \ + (((x) >> BIT_SHIFT_HPQ_PGSUB_CNT) & BIT_MASK_HPQ_PGSUB_CNT) +#define BIT_SET_HPQ_PGSUB_CNT(x, v) \ + (BIT_CLEAR_HPQ_PGSUB_CNT(x) | BIT_HPQ_PGSUB_CNT(v)) + +/* 2 REG_PGSUB_N (Offset 0x0274) */ + +#define BIT_SHIFT_NPQ_PGSUB_CNT 0 +#define BIT_MASK_NPQ_PGSUB_CNT 0xffffffffL +#define BIT_NPQ_PGSUB_CNT(x) \ + (((x) & BIT_MASK_NPQ_PGSUB_CNT) << BIT_SHIFT_NPQ_PGSUB_CNT) +#define BITS_NPQ_PGSUB_CNT (BIT_MASK_NPQ_PGSUB_CNT << BIT_SHIFT_NPQ_PGSUB_CNT) +#define BIT_CLEAR_NPQ_PGSUB_CNT(x) ((x) & (~BITS_NPQ_PGSUB_CNT)) +#define BIT_GET_NPQ_PGSUB_CNT(x) \ + (((x) >> BIT_SHIFT_NPQ_PGSUB_CNT) & BIT_MASK_NPQ_PGSUB_CNT) +#define BIT_SET_NPQ_PGSUB_CNT(x, v) \ + (BIT_CLEAR_NPQ_PGSUB_CNT(x) | BIT_NPQ_PGSUB_CNT(v)) + +/* 2 REG_PGSUB_L (Offset 0x0278) */ + +#define BIT_SHIFT_LPQ_PGSUB_CNT 0 +#define BIT_MASK_LPQ_PGSUB_CNT 0xffffffffL +#define BIT_LPQ_PGSUB_CNT(x) \ + (((x) & BIT_MASK_LPQ_PGSUB_CNT) << BIT_SHIFT_LPQ_PGSUB_CNT) +#define BITS_LPQ_PGSUB_CNT (BIT_MASK_LPQ_PGSUB_CNT << BIT_SHIFT_LPQ_PGSUB_CNT) +#define BIT_CLEAR_LPQ_PGSUB_CNT(x) ((x) & (~BITS_LPQ_PGSUB_CNT)) +#define BIT_GET_LPQ_PGSUB_CNT(x) \ + (((x) >> BIT_SHIFT_LPQ_PGSUB_CNT) & BIT_MASK_LPQ_PGSUB_CNT) +#define BIT_SET_LPQ_PGSUB_CNT(x, v) \ + (BIT_CLEAR_LPQ_PGSUB_CNT(x) | BIT_LPQ_PGSUB_CNT(v)) + +/* 2 REG_PGSUB_E (Offset 0x027C) */ + +#define BIT_SHIFT_EPQ_PGSUB_CNT 0 +#define BIT_MASK_EPQ_PGSUB_CNT 0xffffffffL +#define BIT_EPQ_PGSUB_CNT(x) \ + (((x) & BIT_MASK_EPQ_PGSUB_CNT) << BIT_SHIFT_EPQ_PGSUB_CNT) +#define BITS_EPQ_PGSUB_CNT (BIT_MASK_EPQ_PGSUB_CNT << BIT_SHIFT_EPQ_PGSUB_CNT) +#define BIT_CLEAR_EPQ_PGSUB_CNT(x) ((x) & (~BITS_EPQ_PGSUB_CNT)) +#define BIT_GET_EPQ_PGSUB_CNT(x) \ + (((x) >> BIT_SHIFT_EPQ_PGSUB_CNT) & BIT_MASK_EPQ_PGSUB_CNT) +#define BIT_SET_EPQ_PGSUB_CNT(x, v) \ + (BIT_CLEAR_EPQ_PGSUB_CNT(x) | BIT_EPQ_PGSUB_CNT(v)) + +#define BIT_SHIFT_FWFF_PKT_STR_ADDR_V2 0 +#define BIT_MASK_FWFF_PKT_STR_ADDR_V2 0x3fff +#define BIT_FWFF_PKT_STR_ADDR_V2(x) \ + (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_V2) \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_V2) +#define BITS_FWFF_PKT_STR_ADDR_V2 \ + (BIT_MASK_FWFF_PKT_STR_ADDR_V2 << BIT_SHIFT_FWFF_PKT_STR_ADDR_V2) +#define BIT_CLEAR_FWFF_PKT_STR_ADDR_V2(x) ((x) & (~BITS_FWFF_PKT_STR_ADDR_V2)) +#define BIT_GET_FWFF_PKT_STR_ADDR_V2(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_V2) & \ + BIT_MASK_FWFF_PKT_STR_ADDR_V2) +#define BIT_SET_FWFF_PKT_STR_ADDR_V2(x, v) \ + (BIT_CLEAR_FWFF_PKT_STR_ADDR_V2(x) | BIT_FWFF_PKT_STR_ADDR_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_USB_RXDMA_AGG_EN BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_RXDMA_AGG_OLD_MOD_V1 BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_DMA_STORE_MODE BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_DMA_STORE BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_EN_FW_ADD BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_RXAGG_TH_MODE BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_EN_PRE_CALC BIT(29) +#define BIT_RXAGG_SW_EN BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_RXAGG_SW_TRIG BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_BCNERR_CNT_OTHERS 24 +#define BIT_MASK_BCNERR_CNT_OTHERS 0xff +#define BIT_BCNERR_CNT_OTHERS(x) \ + (((x) & BIT_MASK_BCNERR_CNT_OTHERS) << BIT_SHIFT_BCNERR_CNT_OTHERS) +#define BITS_BCNERR_CNT_OTHERS \ + (BIT_MASK_BCNERR_CNT_OTHERS << BIT_SHIFT_BCNERR_CNT_OTHERS) +#define BIT_CLEAR_BCNERR_CNT_OTHERS(x) ((x) & (~BITS_BCNERR_CNT_OTHERS)) +#define BIT_GET_BCNERR_CNT_OTHERS(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_OTHERS) & BIT_MASK_BCNERR_CNT_OTHERS) +#define BIT_SET_BCNERR_CNT_OTHERS(x, v) \ + (BIT_CLEAR_BCNERR_CNT_OTHERS(x) | BIT_BCNERR_CNT_OTHERS(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_RXDMA_AGG_OLD_MOD 24 +#define BIT_MASK_RXDMA_AGG_OLD_MOD 0xff +#define BIT_RXDMA_AGG_OLD_MOD(x) \ + (((x) & BIT_MASK_RXDMA_AGG_OLD_MOD) << BIT_SHIFT_RXDMA_AGG_OLD_MOD) +#define BITS_RXDMA_AGG_OLD_MOD \ + (BIT_MASK_RXDMA_AGG_OLD_MOD << BIT_SHIFT_RXDMA_AGG_OLD_MOD) +#define BIT_CLEAR_RXDMA_AGG_OLD_MOD(x) ((x) & (~BITS_RXDMA_AGG_OLD_MOD)) +#define BIT_GET_RXDMA_AGG_OLD_MOD(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_OLD_MOD) & BIT_MASK_RXDMA_AGG_OLD_MOD) +#define BIT_SET_RXDMA_AGG_OLD_MOD(x, v) \ + (BIT_CLEAR_RXDMA_AGG_OLD_MOD(x) | BIT_RXDMA_AGG_OLD_MOD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_PKT_NUM_WOL 16 +#define BIT_MASK_PKT_NUM_WOL 0xff +#define BIT_PKT_NUM_WOL(x) \ + (((x) & BIT_MASK_PKT_NUM_WOL) << BIT_SHIFT_PKT_NUM_WOL) +#define BITS_PKT_NUM_WOL (BIT_MASK_PKT_NUM_WOL << BIT_SHIFT_PKT_NUM_WOL) +#define BIT_CLEAR_PKT_NUM_WOL(x) ((x) & (~BITS_PKT_NUM_WOL)) +#define BIT_GET_PKT_NUM_WOL(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_WOL) & BIT_MASK_PKT_NUM_WOL) +#define BIT_SET_PKT_NUM_WOL(x, v) \ + (BIT_CLEAR_PKT_NUM_WOL(x) | BIT_PKT_NUM_WOL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_RXBCN_TIMER 16 +#define BIT_MASK_RXBCN_TIMER 0xffff +#define BIT_RXBCN_TIMER(x) \ + (((x) & BIT_MASK_RXBCN_TIMER) << BIT_SHIFT_RXBCN_TIMER) +#define BITS_RXBCN_TIMER (BIT_MASK_RXBCN_TIMER << BIT_SHIFT_RXBCN_TIMER) +#define BIT_CLEAR_RXBCN_TIMER(x) ((x) & (~BITS_RXBCN_TIMER)) +#define BIT_GET_RXBCN_TIMER(x) \ + (((x) >> BIT_SHIFT_RXBCN_TIMER) & BIT_MASK_RXBCN_TIMER) +#define BIT_SET_RXBCN_TIMER(x, v) \ + (BIT_CLEAR_RXBCN_TIMER(x) | BIT_RXBCN_TIMER(v)) + +#define BIT_SHIFT_BCNERR_CNT_INVALID 16 +#define BIT_MASK_BCNERR_CNT_INVALID 0xff +#define BIT_BCNERR_CNT_INVALID(x) \ + (((x) & BIT_MASK_BCNERR_CNT_INVALID) << BIT_SHIFT_BCNERR_CNT_INVALID) +#define BITS_BCNERR_CNT_INVALID \ + (BIT_MASK_BCNERR_CNT_INVALID << BIT_SHIFT_BCNERR_CNT_INVALID) +#define BIT_CLEAR_BCNERR_CNT_INVALID(x) ((x) & (~BITS_BCNERR_CNT_INVALID)) +#define BIT_GET_BCNERR_CNT_INVALID(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_INVALID) & BIT_MASK_BCNERR_CNT_INVALID) +#define BIT_SET_BCNERR_CNT_INVALID(x, v) \ + (BIT_CLEAR_BCNERR_CNT_INVALID(x) | BIT_BCNERR_CNT_INVALID(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_DMA_AGG_TO_V1 8 +#define BIT_MASK_DMA_AGG_TO_V1 0xff +#define BIT_DMA_AGG_TO_V1(x) \ + (((x) & BIT_MASK_DMA_AGG_TO_V1) << BIT_SHIFT_DMA_AGG_TO_V1) +#define BITS_DMA_AGG_TO_V1 (BIT_MASK_DMA_AGG_TO_V1 << BIT_SHIFT_DMA_AGG_TO_V1) +#define BIT_CLEAR_DMA_AGG_TO_V1(x) ((x) & (~BITS_DMA_AGG_TO_V1)) +#define BIT_GET_DMA_AGG_TO_V1(x) \ + (((x) >> BIT_SHIFT_DMA_AGG_TO_V1) & BIT_MASK_DMA_AGG_TO_V1) +#define BIT_SET_DMA_AGG_TO_V1(x, v) \ + (BIT_CLEAR_DMA_AGG_TO_V1(x) | BIT_DMA_AGG_TO_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_BCNERR_CNT_MAC 8 +#define BIT_MASK_BCNERR_CNT_MAC 0xff +#define BIT_BCNERR_CNT_MAC(x) \ + (((x) & BIT_MASK_BCNERR_CNT_MAC) << BIT_SHIFT_BCNERR_CNT_MAC) +#define BITS_BCNERR_CNT_MAC \ + (BIT_MASK_BCNERR_CNT_MAC << BIT_SHIFT_BCNERR_CNT_MAC) +#define BIT_CLEAR_BCNERR_CNT_MAC(x) ((x) & (~BITS_BCNERR_CNT_MAC)) +#define BIT_GET_BCNERR_CNT_MAC(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_MAC) & BIT_MASK_BCNERR_CNT_MAC) +#define BIT_SET_BCNERR_CNT_MAC(x, v) \ + (BIT_CLEAR_BCNERR_CNT_MAC(x) | BIT_BCNERR_CNT_MAC(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_DMA_AGG_TO 8 +#define BIT_MASK_DMA_AGG_TO 0xf +#define BIT_DMA_AGG_TO(x) (((x) & BIT_MASK_DMA_AGG_TO) << BIT_SHIFT_DMA_AGG_TO) +#define BITS_DMA_AGG_TO (BIT_MASK_DMA_AGG_TO << BIT_SHIFT_DMA_AGG_TO) +#define BIT_CLEAR_DMA_AGG_TO(x) ((x) & (~BITS_DMA_AGG_TO)) +#define BIT_GET_DMA_AGG_TO(x) \ + (((x) >> BIT_SHIFT_DMA_AGG_TO) & BIT_MASK_DMA_AGG_TO) +#define BIT_SET_DMA_AGG_TO(x, v) (BIT_CLEAR_DMA_AGG_TO(x) | BIT_DMA_AGG_TO(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_RXDMA_AGG_PG_TH_V1 0 +#define BIT_MASK_RXDMA_AGG_PG_TH_V1 0xf +#define BIT_RXDMA_AGG_PG_TH_V1(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH_V1) << BIT_SHIFT_RXDMA_AGG_PG_TH_V1) +#define BITS_RXDMA_AGG_PG_TH_V1 \ + (BIT_MASK_RXDMA_AGG_PG_TH_V1 << BIT_SHIFT_RXDMA_AGG_PG_TH_V1) +#define BIT_CLEAR_RXDMA_AGG_PG_TH_V1(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_V1)) +#define BIT_GET_RXDMA_AGG_PG_TH_V1(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_V1) & BIT_MASK_RXDMA_AGG_PG_TH_V1) +#define BIT_SET_RXDMA_AGG_PG_TH_V1(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH_V1(x) | BIT_RXDMA_AGG_PG_TH_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_RXDMA_AGG_PG_TH 0 +#define BIT_MASK_RXDMA_AGG_PG_TH 0xff +#define BIT_RXDMA_AGG_PG_TH(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH) << BIT_SHIFT_RXDMA_AGG_PG_TH) +#define BITS_RXDMA_AGG_PG_TH \ + (BIT_MASK_RXDMA_AGG_PG_TH << BIT_SHIFT_RXDMA_AGG_PG_TH) +#define BIT_CLEAR_RXDMA_AGG_PG_TH(x) ((x) & (~BITS_RXDMA_AGG_PG_TH)) +#define BIT_GET_RXDMA_AGG_PG_TH(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH) & BIT_MASK_RXDMA_AGG_PG_TH) +#define BIT_SET_RXDMA_AGG_PG_TH(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH(x) | BIT_RXDMA_AGG_PG_TH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_QINFO_INDEX 0 +#define BIT_MASK_QINFO_INDEX 0x1f +#define BIT_QINFO_INDEX(x) \ + (((x) & BIT_MASK_QINFO_INDEX) << BIT_SHIFT_QINFO_INDEX) +#define BITS_QINFO_INDEX (BIT_MASK_QINFO_INDEX << BIT_SHIFT_QINFO_INDEX) +#define BIT_CLEAR_QINFO_INDEX(x) ((x) & (~BITS_QINFO_INDEX)) +#define BIT_GET_QINFO_INDEX(x) \ + (((x) >> BIT_SHIFT_QINFO_INDEX) & BIT_MASK_QINFO_INDEX) +#define BIT_SET_QINFO_INDEX(x, v) \ + (BIT_CLEAR_QINFO_INDEX(x) | BIT_QINFO_INDEX(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_BCNERR_CNT_CCA 0 +#define BIT_MASK_BCNERR_CNT_CCA 0xff +#define BIT_BCNERR_CNT_CCA(x) \ + (((x) & BIT_MASK_BCNERR_CNT_CCA) << BIT_SHIFT_BCNERR_CNT_CCA) +#define BITS_BCNERR_CNT_CCA \ + (BIT_MASK_BCNERR_CNT_CCA << BIT_SHIFT_BCNERR_CNT_CCA) +#define BIT_CLEAR_BCNERR_CNT_CCA(x) ((x) & (~BITS_BCNERR_CNT_CCA)) +#define BIT_GET_BCNERR_CNT_CCA(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_CCA) & BIT_MASK_BCNERR_CNT_CCA) +#define BIT_SET_BCNERR_CNT_CCA(x, v) \ + (BIT_CLEAR_BCNERR_CNT_CCA(x) | BIT_BCNERR_CNT_CCA(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */ + +#define BIT_SHIFT_RXDMA_AGG_PG_TH_V2 0 +#define BIT_MASK_RXDMA_AGG_PG_TH_V2 0xff +#define BIT_RXDMA_AGG_PG_TH_V2(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH_V2) << BIT_SHIFT_RXDMA_AGG_PG_TH_V2) +#define BITS_RXDMA_AGG_PG_TH_V2 \ + (BIT_MASK_RXDMA_AGG_PG_TH_V2 << BIT_SHIFT_RXDMA_AGG_PG_TH_V2) +#define BIT_CLEAR_RXDMA_AGG_PG_TH_V2(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_V2)) +#define BIT_GET_RXDMA_AGG_PG_TH_V2(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_V2) & BIT_MASK_RXDMA_AGG_PG_TH_V2) +#define BIT_SET_RXDMA_AGG_PG_TH_V2(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH_V2(x) | BIT_RXDMA_AGG_PG_TH_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXPKT_NUM (Offset 0x0284) */ + +#define BIT_SHIFT_RXPKT_NUM 24 +#define BIT_MASK_RXPKT_NUM 0xff +#define BIT_RXPKT_NUM(x) (((x) & BIT_MASK_RXPKT_NUM) << BIT_SHIFT_RXPKT_NUM) +#define BITS_RXPKT_NUM (BIT_MASK_RXPKT_NUM << BIT_SHIFT_RXPKT_NUM) +#define BIT_CLEAR_RXPKT_NUM(x) ((x) & (~BITS_RXPKT_NUM)) +#define BIT_GET_RXPKT_NUM(x) (((x) >> BIT_SHIFT_RXPKT_NUM) & BIT_MASK_RXPKT_NUM) +#define BIT_SET_RXPKT_NUM(x, v) (BIT_CLEAR_RXPKT_NUM(x) | BIT_RXPKT_NUM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_RXPKT_NUM (Offset 0x0284) */ + +#define BIT_STOP_RXDMA BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXPKT_NUM (Offset 0x0284) */ + +#define BIT_SHIFT_FW_UPD_RDPTR19_TO_16 20 +#define BIT_MASK_FW_UPD_RDPTR19_TO_16 0xf +#define BIT_FW_UPD_RDPTR19_TO_16(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16) \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16) +#define BITS_FW_UPD_RDPTR19_TO_16 \ + (BIT_MASK_FW_UPD_RDPTR19_TO_16 << BIT_SHIFT_FW_UPD_RDPTR19_TO_16) +#define BIT_CLEAR_FW_UPD_RDPTR19_TO_16(x) ((x) & (~BITS_FW_UPD_RDPTR19_TO_16)) +#define BIT_GET_FW_UPD_RDPTR19_TO_16(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16) & \ + BIT_MASK_FW_UPD_RDPTR19_TO_16) +#define BIT_SET_FW_UPD_RDPTR19_TO_16(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR19_TO_16(x) | BIT_FW_UPD_RDPTR19_TO_16(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXPKT_NUM (Offset 0x0284) */ + +#define BIT_RXDMA_REQ BIT(19) +#define BIT_RW_RELEASE_EN BIT(18) +#define BIT_RXDMA_IDLE BIT(17) +#define BIT_RXPKT_RELEASE_POLL BIT(16) + +#define BIT_SHIFT_FW_UPD_RDPTR 0 +#define BIT_MASK_FW_UPD_RDPTR 0xffff +#define BIT_FW_UPD_RDPTR(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR) << BIT_SHIFT_FW_UPD_RDPTR) +#define BITS_FW_UPD_RDPTR (BIT_MASK_FW_UPD_RDPTR << BIT_SHIFT_FW_UPD_RDPTR) +#define BIT_CLEAR_FW_UPD_RDPTR(x) ((x) & (~BITS_FW_UPD_RDPTR)) +#define BIT_GET_FW_UPD_RDPTR(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR) & BIT_MASK_FW_UPD_RDPTR) +#define BIT_SET_FW_UPD_RDPTR(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR(x) | BIT_FW_UPD_RDPTR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_RXDMA_STATUS (Offset 0x0288) */ + +#define BIT_FC2H_PKT_OVERFLOW BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_RXDMA_STATUS (Offset 0x0288) */ + +#define BIT_FC2H_PKT_OVF BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_STATUS (Offset 0x0288) */ + +#define BIT_C2H_PKT_OVF BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_STATUS (Offset 0x0288) */ + +#define BIT_AGG_CFG_ISSUE BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_STATUS (Offset 0x0288) */ + +#define BIT_AGG_CONFGI_ISSUE BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_STATUS (Offset 0x0288) */ + +#define BIT_FW_POLL_ISSUE BIT(5) +#define BIT_RX_DATA_UDN BIT(4) +#define BIT_RX_SFF_UDN BIT(3) +#define BIT_RX_SFF_OVF BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_STATUS (Offset 0x0288) */ + +#define BIT_USB_REQ_LEN_OVF BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_STATUS (Offset 0x0288) */ + +#define BIT_RXPKT_OVF BIT(0) + +/* 2 REG_RXDMA_DPR (Offset 0x028C) */ + +#define BIT_SHIFT_RDE_DEBUG 0 +#define BIT_MASK_RDE_DEBUG 0xffffffffL +#define BIT_RDE_DEBUG(x) (((x) & BIT_MASK_RDE_DEBUG) << BIT_SHIFT_RDE_DEBUG) +#define BITS_RDE_DEBUG (BIT_MASK_RDE_DEBUG << BIT_SHIFT_RDE_DEBUG) +#define BIT_CLEAR_RDE_DEBUG(x) ((x) & (~BITS_RDE_DEBUG)) +#define BIT_GET_RDE_DEBUG(x) (((x) >> BIT_SHIFT_RDE_DEBUG) & BIT_MASK_RDE_DEBUG) +#define BIT_SET_RDE_DEBUG(x, v) (BIT_CLEAR_RDE_DEBUG(x) | BIT_RDE_DEBUG(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_SHIFT_PKTNUM_TH_V2 24 +#define BIT_MASK_PKTNUM_TH_V2 0x1f +#define BIT_PKTNUM_TH_V2(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V2) << BIT_SHIFT_PKTNUM_TH_V2) +#define BITS_PKTNUM_TH_V2 (BIT_MASK_PKTNUM_TH_V2 << BIT_SHIFT_PKTNUM_TH_V2) +#define BIT_CLEAR_PKTNUM_TH_V2(x) ((x) & (~BITS_PKTNUM_TH_V2)) +#define BIT_GET_PKTNUM_TH_V2(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V2) & BIT_MASK_PKTNUM_TH_V2) +#define BIT_SET_PKTNUM_TH_V2(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V2(x) | BIT_PKTNUM_TH_V2(v)) + +#define BIT_TXBA_BREAK_USBAGG BIT(23) + +#define BIT_SHIFT_PKTLEN_PARA 16 +#define BIT_MASK_PKTLEN_PARA 0x7 +#define BIT_PKTLEN_PARA(x) \ + (((x) & BIT_MASK_PKTLEN_PARA) << BIT_SHIFT_PKTLEN_PARA) +#define BITS_PKTLEN_PARA (BIT_MASK_PKTLEN_PARA << BIT_SHIFT_PKTLEN_PARA) +#define BIT_CLEAR_PKTLEN_PARA(x) ((x) & (~BITS_PKTLEN_PARA)) +#define BIT_GET_PKTLEN_PARA(x) \ + (((x) >> BIT_SHIFT_PKTLEN_PARA) & BIT_MASK_PKTLEN_PARA) +#define BIT_SET_PKTLEN_PARA(x, v) \ + (BIT_CLEAR_PKTLEN_PARA(x) | BIT_PKTLEN_PARA(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_EN_SDIO_FAIL BIT(9) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_GRAYCODE_SYNC_WITH_BIN BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_RXDMA_DBD_SEL BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_RX_DBG_SEL BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_EN_SPD BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_SHIFT_BURST_SIZE 4 +#define BIT_MASK_BURST_SIZE 0x3 +#define BIT_BURST_SIZE(x) (((x) & BIT_MASK_BURST_SIZE) << BIT_SHIFT_BURST_SIZE) +#define BITS_BURST_SIZE (BIT_MASK_BURST_SIZE << BIT_SHIFT_BURST_SIZE) +#define BIT_CLEAR_BURST_SIZE(x) ((x) & (~BITS_BURST_SIZE)) +#define BIT_GET_BURST_SIZE(x) \ + (((x) >> BIT_SHIFT_BURST_SIZE) & BIT_MASK_BURST_SIZE) +#define BIT_SET_BURST_SIZE(x, v) (BIT_CLEAR_BURST_SIZE(x) | BIT_BURST_SIZE(v)) + +#define BIT_SHIFT_BURST_CNT 2 +#define BIT_MASK_BURST_CNT 0x3 +#define BIT_BURST_CNT(x) (((x) & BIT_MASK_BURST_CNT) << BIT_SHIFT_BURST_CNT) +#define BITS_BURST_CNT (BIT_MASK_BURST_CNT << BIT_SHIFT_BURST_CNT) +#define BIT_CLEAR_BURST_CNT(x) ((x) & (~BITS_BURST_CNT)) +#define BIT_GET_BURST_CNT(x) (((x) >> BIT_SHIFT_BURST_CNT) & BIT_MASK_BURST_CNT) +#define BIT_SET_BURST_CNT(x, v) (BIT_CLEAR_BURST_CNT(x) | BIT_BURST_CNT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_DAM_MODE BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_MODE (Offset 0x0290) */ + +#define BIT_DMA_MODE BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_C2H_PKT (Offset 0x0294) */ + +#define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19 24 +#define BIT_MASK_R_C2H_STR_ADDR_16_TO_19 0xf +#define BIT_R_C2H_STR_ADDR_16_TO_19(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19) \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19) +#define BITS_R_C2H_STR_ADDR_16_TO_19 \ + (BIT_MASK_R_C2H_STR_ADDR_16_TO_19 << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19) +#define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19(x) \ + ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19)) +#define BIT_GET_R_C2H_STR_ADDR_16_TO_19(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19) & \ + BIT_MASK_R_C2H_STR_ADDR_16_TO_19) +#define BIT_SET_R_C2H_STR_ADDR_16_TO_19(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19(x) | BIT_R_C2H_STR_ADDR_16_TO_19(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_C2H_PKT (Offset 0x0294) */ + +#define BIT_R_C2H_PKT_REQ BIT(16) + +#define BIT_SHIFT_R_C2H_STR_ADDR 0 +#define BIT_MASK_R_C2H_STR_ADDR 0xffff +#define BIT_R_C2H_STR_ADDR(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR) << BIT_SHIFT_R_C2H_STR_ADDR) +#define BITS_R_C2H_STR_ADDR \ + (BIT_MASK_R_C2H_STR_ADDR << BIT_SHIFT_R_C2H_STR_ADDR) +#define BIT_CLEAR_R_C2H_STR_ADDR(x) ((x) & (~BITS_R_C2H_STR_ADDR)) +#define BIT_GET_R_C2H_STR_ADDR(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR) & BIT_MASK_R_C2H_STR_ADDR) +#define BIT_SET_R_C2H_STR_ADDR(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR(x) | BIT_R_C2H_STR_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWFF_C2H (Offset 0x0298) */ + +#define BIT_SHIFT_C2H_DMA_ADDR 0 +#define BIT_MASK_C2H_DMA_ADDR 0x3ffff +#define BIT_C2H_DMA_ADDR(x) \ + (((x) & BIT_MASK_C2H_DMA_ADDR) << BIT_SHIFT_C2H_DMA_ADDR) +#define BITS_C2H_DMA_ADDR (BIT_MASK_C2H_DMA_ADDR << BIT_SHIFT_C2H_DMA_ADDR) +#define BIT_CLEAR_C2H_DMA_ADDR(x) ((x) & (~BITS_C2H_DMA_ADDR)) +#define BIT_GET_C2H_DMA_ADDR(x) \ + (((x) >> BIT_SHIFT_C2H_DMA_ADDR) & BIT_MASK_C2H_DMA_ADDR) +#define BIT_SET_C2H_DMA_ADDR(x, v) \ + (BIT_CLEAR_C2H_DMA_ADDR(x) | BIT_C2H_DMA_ADDR(v)) + +/* 2 REG_FWFF_CTRL (Offset 0x029C) */ + +#define BIT_FWFF_DMAPKT_REQ BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWFF_CTRL (Offset 0x029C) */ + +#define BIT_SHIFT_FWFF_DMA_PKT_NUM 16 +#define BIT_MASK_FWFF_DMA_PKT_NUM 0xff +#define BIT_FWFF_DMA_PKT_NUM(x) \ + (((x) & BIT_MASK_FWFF_DMA_PKT_NUM) << BIT_SHIFT_FWFF_DMA_PKT_NUM) +#define BITS_FWFF_DMA_PKT_NUM \ + (BIT_MASK_FWFF_DMA_PKT_NUM << BIT_SHIFT_FWFF_DMA_PKT_NUM) +#define BIT_CLEAR_FWFF_DMA_PKT_NUM(x) ((x) & (~BITS_FWFF_DMA_PKT_NUM)) +#define BIT_GET_FWFF_DMA_PKT_NUM(x) \ + (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM) & BIT_MASK_FWFF_DMA_PKT_NUM) +#define BIT_SET_FWFF_DMA_PKT_NUM(x, v) \ + (BIT_CLEAR_FWFF_DMA_PKT_NUM(x) | BIT_FWFF_DMA_PKT_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWFF_CTRL (Offset 0x029C) */ + +#define BIT_SHIFT_FWFF_DMA_PKT_NUM_V1 16 +#define BIT_MASK_FWFF_DMA_PKT_NUM_V1 0x7fff +#define BIT_FWFF_DMA_PKT_NUM_V1(x) \ + (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_V1) << BIT_SHIFT_FWFF_DMA_PKT_NUM_V1) +#define BITS_FWFF_DMA_PKT_NUM_V1 \ + (BIT_MASK_FWFF_DMA_PKT_NUM_V1 << BIT_SHIFT_FWFF_DMA_PKT_NUM_V1) +#define BIT_CLEAR_FWFF_DMA_PKT_NUM_V1(x) ((x) & (~BITS_FWFF_DMA_PKT_NUM_V1)) +#define BIT_GET_FWFF_DMA_PKT_NUM_V1(x) \ + (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_V1) & BIT_MASK_FWFF_DMA_PKT_NUM_V1) +#define BIT_SET_FWFF_DMA_PKT_NUM_V1(x, v) \ + (BIT_CLEAR_FWFF_DMA_PKT_NUM_V1(x) | BIT_FWFF_DMA_PKT_NUM_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWFF_CTRL (Offset 0x029C) */ + +#define BIT_SHIFT_FWFF_STR_ADDR 0 +#define BIT_MASK_FWFF_STR_ADDR 0xffff +#define BIT_FWFF_STR_ADDR(x) \ + (((x) & BIT_MASK_FWFF_STR_ADDR) << BIT_SHIFT_FWFF_STR_ADDR) +#define BITS_FWFF_STR_ADDR (BIT_MASK_FWFF_STR_ADDR << BIT_SHIFT_FWFF_STR_ADDR) +#define BIT_CLEAR_FWFF_STR_ADDR(x) ((x) & (~BITS_FWFF_STR_ADDR)) +#define BIT_GET_FWFF_STR_ADDR(x) \ + (((x) >> BIT_SHIFT_FWFF_STR_ADDR) & BIT_MASK_FWFF_STR_ADDR) +#define BIT_SET_FWFF_STR_ADDR(x, v) \ + (BIT_CLEAR_FWFF_STR_ADDR(x) | BIT_FWFF_STR_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWFF_PKT_INFO (Offset 0x02A0) */ + +#define BIT_SHIFT_FWFF_PKT_QUEUED 16 +#define BIT_MASK_FWFF_PKT_QUEUED 0xff +#define BIT_FWFF_PKT_QUEUED(x) \ + (((x) & BIT_MASK_FWFF_PKT_QUEUED) << BIT_SHIFT_FWFF_PKT_QUEUED) +#define BITS_FWFF_PKT_QUEUED \ + (BIT_MASK_FWFF_PKT_QUEUED << BIT_SHIFT_FWFF_PKT_QUEUED) +#define BIT_CLEAR_FWFF_PKT_QUEUED(x) ((x) & (~BITS_FWFF_PKT_QUEUED)) +#define BIT_GET_FWFF_PKT_QUEUED(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED) & BIT_MASK_FWFF_PKT_QUEUED) +#define BIT_SET_FWFF_PKT_QUEUED(x, v) \ + (BIT_CLEAR_FWFF_PKT_QUEUED(x) | BIT_FWFF_PKT_QUEUED(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWFF_PKT_INFO (Offset 0x02A0) */ + +#define BIT_SHIFT_FWFF_PKT_READ_ADDR 16 +#define BIT_MASK_FWFF_PKT_READ_ADDR 0xffff +#define BIT_FWFF_PKT_READ_ADDR(x) \ + (((x) & BIT_MASK_FWFF_PKT_READ_ADDR) << BIT_SHIFT_FWFF_PKT_READ_ADDR) +#define BITS_FWFF_PKT_READ_ADDR \ + (BIT_MASK_FWFF_PKT_READ_ADDR << BIT_SHIFT_FWFF_PKT_READ_ADDR) +#define BIT_CLEAR_FWFF_PKT_READ_ADDR(x) ((x) & (~BITS_FWFF_PKT_READ_ADDR)) +#define BIT_GET_FWFF_PKT_READ_ADDR(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_READ_ADDR) & BIT_MASK_FWFF_PKT_READ_ADDR) +#define BIT_SET_FWFF_PKT_READ_ADDR(x, v) \ + (BIT_CLEAR_FWFF_PKT_READ_ADDR(x) | BIT_FWFF_PKT_READ_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_FWFF_PKT_INFO (Offset 0x02A0) */ + +#define BIT_SHIFT_FWFF_PKT_STR_ADDR 0 +#define BIT_MASK_FWFF_PKT_STR_ADDR 0xffff +#define BIT_FWFF_PKT_STR_ADDR(x) \ + (((x) & BIT_MASK_FWFF_PKT_STR_ADDR) << BIT_SHIFT_FWFF_PKT_STR_ADDR) +#define BITS_FWFF_PKT_STR_ADDR \ + (BIT_MASK_FWFF_PKT_STR_ADDR << BIT_SHIFT_FWFF_PKT_STR_ADDR) +#define BIT_CLEAR_FWFF_PKT_STR_ADDR(x) ((x) & (~BITS_FWFF_PKT_STR_ADDR)) +#define BIT_GET_FWFF_PKT_STR_ADDR(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR) & BIT_MASK_FWFF_PKT_STR_ADDR) +#define BIT_SET_FWFF_PKT_STR_ADDR(x, v) \ + (BIT_CLEAR_FWFF_PKT_STR_ADDR(x) | BIT_FWFF_PKT_STR_ADDR(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FWFF_PKT_INFO (Offset 0x02A0) */ + +#define BIT_SHIFT_FWFF_PKT_STR_ADDR_V1 0 +#define BIT_MASK_FWFF_PKT_STR_ADDR_V1 0x7ff +#define BIT_FWFF_PKT_STR_ADDR_V1(x) \ + (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_V1) \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_V1) +#define BITS_FWFF_PKT_STR_ADDR_V1 \ + (BIT_MASK_FWFF_PKT_STR_ADDR_V1 << BIT_SHIFT_FWFF_PKT_STR_ADDR_V1) +#define BIT_CLEAR_FWFF_PKT_STR_ADDR_V1(x) ((x) & (~BITS_FWFF_PKT_STR_ADDR_V1)) +#define BIT_GET_FWFF_PKT_STR_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_V1) & \ + BIT_MASK_FWFF_PKT_STR_ADDR_V1) +#define BIT_SET_FWFF_PKT_STR_ADDR_V1(x, v) \ + (BIT_CLEAR_FWFF_PKT_STR_ADDR_V1(x) | BIT_FWFF_PKT_STR_ADDR_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWFF_PKT_INFO (Offset 0x02A0) */ + +#define BIT_SHIFT_FWFF_PKT_WRITE_ADDR 0 +#define BIT_MASK_FWFF_PKT_WRITE_ADDR 0xffff +#define BIT_FWFF_PKT_WRITE_ADDR(x) \ + (((x) & BIT_MASK_FWFF_PKT_WRITE_ADDR) << BIT_SHIFT_FWFF_PKT_WRITE_ADDR) +#define BITS_FWFF_PKT_WRITE_ADDR \ + (BIT_MASK_FWFF_PKT_WRITE_ADDR << BIT_SHIFT_FWFF_PKT_WRITE_ADDR) +#define BIT_CLEAR_FWFF_PKT_WRITE_ADDR(x) ((x) & (~BITS_FWFF_PKT_WRITE_ADDR)) +#define BIT_GET_FWFF_PKT_WRITE_ADDR(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_WRITE_ADDR) & BIT_MASK_FWFF_PKT_WRITE_ADDR) +#define BIT_SET_FWFF_PKT_WRITE_ADDR(x, v) \ + (BIT_CLEAR_FWFF_PKT_WRITE_ADDR(x) | BIT_FWFF_PKT_WRITE_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_FC2H_INFO (Offset 0x02A4) */ + +#define BIT_FC2H_PKT_REQ BIT(16) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FC2H_INFO (Offset 0x02A4) */ + +#define BIT_FC2H_DMAPKT_REQ BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FC2H_INFO (Offset 0x02A4) */ + +#define BIT_SHIFT_FC2H_STR_ADDR 0 +#define BIT_MASK_FC2H_STR_ADDR 0xffff +#define BIT_FC2H_STR_ADDR(x) \ + (((x) & BIT_MASK_FC2H_STR_ADDR) << BIT_SHIFT_FC2H_STR_ADDR) +#define BITS_FC2H_STR_ADDR (BIT_MASK_FC2H_STR_ADDR << BIT_SHIFT_FC2H_STR_ADDR) +#define BIT_CLEAR_FC2H_STR_ADDR(x) ((x) & (~BITS_FC2H_STR_ADDR)) +#define BIT_GET_FC2H_STR_ADDR(x) \ + (((x) >> BIT_SHIFT_FC2H_STR_ADDR) & BIT_MASK_FC2H_STR_ADDR) +#define BIT_SET_FC2H_STR_ADDR(x, v) \ + (BIT_CLEAR_FC2H_STR_ADDR(x) | BIT_FC2H_STR_ADDR(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWFF_PKT_INFO2 (Offset 0x02A4) */ + +#define BIT_SHIFT_FWFF_PKT_QUEUED_V1 0 +#define BIT_MASK_FWFF_PKT_QUEUED_V1 0xffff +#define BIT_FWFF_PKT_QUEUED_V1(x) \ + (((x) & BIT_MASK_FWFF_PKT_QUEUED_V1) << BIT_SHIFT_FWFF_PKT_QUEUED_V1) +#define BITS_FWFF_PKT_QUEUED_V1 \ + (BIT_MASK_FWFF_PKT_QUEUED_V1 << BIT_SHIFT_FWFF_PKT_QUEUED_V1) +#define BIT_CLEAR_FWFF_PKT_QUEUED_V1(x) ((x) & (~BITS_FWFF_PKT_QUEUED_V1)) +#define BIT_GET_FWFF_PKT_QUEUED_V1(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_V1) & BIT_MASK_FWFF_PKT_QUEUED_V1) +#define BIT_SET_FWFF_PKT_QUEUED_V1(x, v) \ + (BIT_CLEAR_FWFF_PKT_QUEUED_V1(x) | BIT_FWFF_PKT_QUEUED_V1(v)) + +#define BIT_SHIFT_FW_UPD_RXDES_RD_PTR 0 +#define BIT_MASK_FW_UPD_RXDES_RD_PTR 0x3ffff +#define BIT_FW_UPD_RXDES_RD_PTR(x) \ + (((x) & BIT_MASK_FW_UPD_RXDES_RD_PTR) << BIT_SHIFT_FW_UPD_RXDES_RD_PTR) +#define BITS_FW_UPD_RXDES_RD_PTR \ + (BIT_MASK_FW_UPD_RXDES_RD_PTR << BIT_SHIFT_FW_UPD_RXDES_RD_PTR) +#define BIT_CLEAR_FW_UPD_RXDES_RD_PTR(x) ((x) & (~BITS_FW_UPD_RXDES_RD_PTR)) +#define BIT_GET_FW_UPD_RXDES_RD_PTR(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RXDES_RD_PTR) & BIT_MASK_FW_UPD_RXDES_RD_PTR) +#define BIT_SET_FW_UPD_RXDES_RD_PTR(x, v) \ + (BIT_CLEAR_FW_UPD_RXDES_RD_PTR(x) | BIT_FW_UPD_RXDES_RD_PTR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXPKTNUM (Offset 0x02B0) */ + +#define BIT_SHIFT_PKT_NUM_WOL_V1 16 +#define BIT_MASK_PKT_NUM_WOL_V1 0xffff +#define BIT_PKT_NUM_WOL_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_WOL_V1) << BIT_SHIFT_PKT_NUM_WOL_V1) +#define BITS_PKT_NUM_WOL_V1 \ + (BIT_MASK_PKT_NUM_WOL_V1 << BIT_SHIFT_PKT_NUM_WOL_V1) +#define BIT_CLEAR_PKT_NUM_WOL_V1(x) ((x) & (~BITS_PKT_NUM_WOL_V1)) +#define BIT_GET_PKT_NUM_WOL_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_WOL_V1) & BIT_MASK_PKT_NUM_WOL_V1) +#define BIT_SET_PKT_NUM_WOL_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_WOL_V1(x) | BIT_PKT_NUM_WOL_V1(v)) + +#define BIT_SHIFT_RXPKT_NUM_V1 0 +#define BIT_MASK_RXPKT_NUM_V1 0xffff +#define BIT_RXPKT_NUM_V1(x) \ + (((x) & BIT_MASK_RXPKT_NUM_V1) << BIT_SHIFT_RXPKT_NUM_V1) +#define BITS_RXPKT_NUM_V1 (BIT_MASK_RXPKT_NUM_V1 << BIT_SHIFT_RXPKT_NUM_V1) +#define BIT_CLEAR_RXPKT_NUM_V1(x) ((x) & (~BITS_RXPKT_NUM_V1)) +#define BIT_GET_RXPKT_NUM_V1(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_V1) & BIT_MASK_RXPKT_NUM_V1) +#define BIT_SET_RXPKT_NUM_V1(x, v) \ + (BIT_CLEAR_RXPKT_NUM_V1(x) | BIT_RXPKT_NUM_V1(v)) + +#define BIT_SHIFT_RXPKT_NUM_TH 0 +#define BIT_MASK_RXPKT_NUM_TH 0xff +#define BIT_RXPKT_NUM_TH(x) \ + (((x) & BIT_MASK_RXPKT_NUM_TH) << BIT_SHIFT_RXPKT_NUM_TH) +#define BITS_RXPKT_NUM_TH (BIT_MASK_RXPKT_NUM_TH << BIT_SHIFT_RXPKT_NUM_TH) +#define BIT_CLEAR_RXPKT_NUM_TH(x) ((x) & (~BITS_RXPKT_NUM_TH)) +#define BIT_GET_RXPKT_NUM_TH(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_TH) & BIT_MASK_RXPKT_NUM_TH) +#define BIT_SET_RXPKT_NUM_TH(x, v) \ + (BIT_CLEAR_RXPKT_NUM_TH(x) | BIT_RXPKT_NUM_TH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FW_MSG1 (Offset 0x02E0) */ + +#define BIT_SHIFT_FW_MSG_REG1 0 +#define BIT_MASK_FW_MSG_REG1 0xffffffffL +#define BIT_FW_MSG_REG1(x) \ + (((x) & BIT_MASK_FW_MSG_REG1) << BIT_SHIFT_FW_MSG_REG1) +#define BITS_FW_MSG_REG1 (BIT_MASK_FW_MSG_REG1 << BIT_SHIFT_FW_MSG_REG1) +#define BIT_CLEAR_FW_MSG_REG1(x) ((x) & (~BITS_FW_MSG_REG1)) +#define BIT_GET_FW_MSG_REG1(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG1) & BIT_MASK_FW_MSG_REG1) +#define BIT_SET_FW_MSG_REG1(x, v) \ + (BIT_CLEAR_FW_MSG_REG1(x) | BIT_FW_MSG_REG1(v)) + +/* 2 REG_FW_MSG2 (Offset 0x02E4) */ + +#define BIT_SHIFT_FW_MSG_REG2 0 +#define BIT_MASK_FW_MSG_REG2 0xffffffffL +#define BIT_FW_MSG_REG2(x) \ + (((x) & BIT_MASK_FW_MSG_REG2) << BIT_SHIFT_FW_MSG_REG2) +#define BITS_FW_MSG_REG2 (BIT_MASK_FW_MSG_REG2 << BIT_SHIFT_FW_MSG_REG2) +#define BIT_CLEAR_FW_MSG_REG2(x) ((x) & (~BITS_FW_MSG_REG2)) +#define BIT_GET_FW_MSG_REG2(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG2) & BIT_MASK_FW_MSG_REG2) +#define BIT_SET_FW_MSG_REG2(x, v) \ + (BIT_CLEAR_FW_MSG_REG2(x) | BIT_FW_MSG_REG2(v)) + +/* 2 REG_FW_MSG3 (Offset 0x02E8) */ + +#define BIT_SHIFT_FW_MSG_REG3 0 +#define BIT_MASK_FW_MSG_REG3 0xffffffffL +#define BIT_FW_MSG_REG3(x) \ + (((x) & BIT_MASK_FW_MSG_REG3) << BIT_SHIFT_FW_MSG_REG3) +#define BITS_FW_MSG_REG3 (BIT_MASK_FW_MSG_REG3 << BIT_SHIFT_FW_MSG_REG3) +#define BIT_CLEAR_FW_MSG_REG3(x) ((x) & (~BITS_FW_MSG_REG3)) +#define BIT_GET_FW_MSG_REG3(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG3) & BIT_MASK_FW_MSG_REG3) +#define BIT_SET_FW_MSG_REG3(x, v) \ + (BIT_CLEAR_FW_MSG_REG3(x) | BIT_FW_MSG_REG3(v)) + +/* 2 REG_FW_MSG4 (Offset 0x02EC) */ + +#define BIT_SHIFT_FW_MSG_REG4 0 +#define BIT_MASK_FW_MSG_REG4 0xffffffffL +#define BIT_FW_MSG_REG4(x) \ + (((x) & BIT_MASK_FW_MSG_REG4) << BIT_SHIFT_FW_MSG_REG4) +#define BITS_FW_MSG_REG4 (BIT_MASK_FW_MSG_REG4 << BIT_SHIFT_FW_MSG_REG4) +#define BIT_CLEAR_FW_MSG_REG4(x) ((x) & (~BITS_FW_MSG_REG4)) +#define BIT_GET_FW_MSG_REG4(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG4) & BIT_MASK_FW_MSG_REG4) +#define BIT_SET_FW_MSG_REG4(x, v) \ + (BIT_CLEAR_FW_MSG_REG4(x) | BIT_FW_MSG_REG4(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL (Offset 0x0300) */ + +#define BIT_PCIEIO_PERSTB_SEL BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_CTRL (Offset 0x0300) */ + +#define BIT_HCIIO_PERSTB_SEL BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL (Offset 0x0300) */ + +#define BIT_SHIFT_PCIE_MAX_RXDMA 28 +#define BIT_MASK_PCIE_MAX_RXDMA 0x7 +#define BIT_PCIE_MAX_RXDMA(x) \ + (((x) & BIT_MASK_PCIE_MAX_RXDMA) << BIT_SHIFT_PCIE_MAX_RXDMA) +#define BITS_PCIE_MAX_RXDMA \ + (BIT_MASK_PCIE_MAX_RXDMA << BIT_SHIFT_PCIE_MAX_RXDMA) +#define BIT_CLEAR_PCIE_MAX_RXDMA(x) ((x) & (~BITS_PCIE_MAX_RXDMA)) +#define BIT_GET_PCIE_MAX_RXDMA(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA) & BIT_MASK_PCIE_MAX_RXDMA) +#define BIT_SET_PCIE_MAX_RXDMA(x, v) \ + (BIT_CLEAR_PCIE_MAX_RXDMA(x) | BIT_PCIE_MAX_RXDMA(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_CTRL (Offset 0x0300) */ + +#define BIT_SHIFT_HCI_MAX_RXDMA 28 +#define BIT_MASK_HCI_MAX_RXDMA 0x7 +#define BIT_HCI_MAX_RXDMA(x) \ + (((x) & BIT_MASK_HCI_MAX_RXDMA) << BIT_SHIFT_HCI_MAX_RXDMA) +#define BITS_HCI_MAX_RXDMA (BIT_MASK_HCI_MAX_RXDMA << BIT_SHIFT_HCI_MAX_RXDMA) +#define BIT_CLEAR_HCI_MAX_RXDMA(x) ((x) & (~BITS_HCI_MAX_RXDMA)) +#define BIT_GET_HCI_MAX_RXDMA(x) \ + (((x) >> BIT_SHIFT_HCI_MAX_RXDMA) & BIT_MASK_HCI_MAX_RXDMA) +#define BIT_SET_HCI_MAX_RXDMA(x, v) \ + (BIT_CLEAR_HCI_MAX_RXDMA(x) | BIT_HCI_MAX_RXDMA(v)) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_LX_CTRL1 (Offset 0x0300) */ + +#define BIT_RX_LIT_EDN_SEL BIT(27) +#define BIT_TX_LIT_EDN_SEL BIT(26) +#define BIT_WT_LIT_EDN BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL (Offset 0x0300) */ + +#define BIT_SHIFT_PCIE_MAX_TXDMA 24 +#define BIT_MASK_PCIE_MAX_TXDMA 0x7 +#define BIT_PCIE_MAX_TXDMA(x) \ + (((x) & BIT_MASK_PCIE_MAX_TXDMA) << BIT_SHIFT_PCIE_MAX_TXDMA) +#define BITS_PCIE_MAX_TXDMA \ + (BIT_MASK_PCIE_MAX_TXDMA << BIT_SHIFT_PCIE_MAX_TXDMA) +#define BIT_CLEAR_PCIE_MAX_TXDMA(x) ((x) & (~BITS_PCIE_MAX_TXDMA)) +#define BIT_GET_PCIE_MAX_TXDMA(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA) & BIT_MASK_PCIE_MAX_TXDMA) +#define BIT_SET_PCIE_MAX_TXDMA(x, v) \ + (BIT_CLEAR_PCIE_MAX_TXDMA(x) | BIT_PCIE_MAX_TXDMA(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_CTRL (Offset 0x0300) */ + +#define BIT_SHIFT_HCI_MAX_TXDMA 24 +#define BIT_MASK_HCI_MAX_TXDMA 0x7 +#define BIT_HCI_MAX_TXDMA(x) \ + (((x) & BIT_MASK_HCI_MAX_TXDMA) << BIT_SHIFT_HCI_MAX_TXDMA) +#define BITS_HCI_MAX_TXDMA (BIT_MASK_HCI_MAX_TXDMA << BIT_SHIFT_HCI_MAX_TXDMA) +#define BIT_CLEAR_HCI_MAX_TXDMA(x) ((x) & (~BITS_HCI_MAX_TXDMA)) +#define BIT_GET_HCI_MAX_TXDMA(x) \ + (((x) >> BIT_SHIFT_HCI_MAX_TXDMA) & BIT_MASK_HCI_MAX_TXDMA) +#define BIT_SET_HCI_MAX_TXDMA(x, v) \ + (BIT_CLEAR_HCI_MAX_TXDMA(x) | BIT_HCI_MAX_TXDMA(v)) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_LX_CTRL1 (Offset 0x0300) */ + +#define BIT_RD_LITT_EDN BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CTRL (Offset 0x0300) */ + +#define BIT_PWR_SCALE_START_PS BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL (Offset 0x0300) */ + +#define BIT_PCIE_RST_TRXDMA_INTF BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_CTRL (Offset 0x0300) */ + +#define BIT_HCI_RST_TRXDMA_INTF BIT(20) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_LX_CTRL1 (Offset 0x0300) */ + +#define BIT_SHIFT_MAX_RXDMA 20 +#define BIT_MASK_MAX_RXDMA 0x7 +#define BIT_MAX_RXDMA(x) (((x) & BIT_MASK_MAX_RXDMA) << BIT_SHIFT_MAX_RXDMA) +#define BITS_MAX_RXDMA (BIT_MASK_MAX_RXDMA << BIT_SHIFT_MAX_RXDMA) +#define BIT_CLEAR_MAX_RXDMA(x) ((x) & (~BITS_MAX_RXDMA)) +#define BIT_GET_MAX_RXDMA(x) (((x) >> BIT_SHIFT_MAX_RXDMA) & BIT_MASK_MAX_RXDMA) +#define BIT_SET_MAX_RXDMA(x, v) (BIT_CLEAR_MAX_RXDMA(x) | BIT_MAX_RXDMA(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL (Offset 0x0300) */ + +#define BIT_PCIE_EN_SWENT_L23 BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_CTRL (Offset 0x0300) */ + +#define BIT_HCI_EN_SWENT_L23 BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL (Offset 0x0300) */ + +#define BIT_PCIE_EN_HWEXT_L1 BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_CTRL (Offset 0x0300) */ + +#define BIT_HCI_EN_HWEXT_L1 BIT(16) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_LX_CTRL1 (Offset 0x0300) */ + +#define BIT_SHIFT_MAX_TXDMA 16 +#define BIT_MASK_MAX_TXDMA 0x7 +#define BIT_MAX_TXDMA(x) (((x) & BIT_MASK_MAX_TXDMA) << BIT_SHIFT_MAX_TXDMA) +#define BITS_MAX_TXDMA (BIT_MASK_MAX_TXDMA << BIT_SHIFT_MAX_TXDMA) +#define BIT_CLEAR_MAX_TXDMA(x) ((x) & (~BITS_MAX_TXDMA)) +#define BIT_GET_MAX_TXDMA(x) (((x) >> BIT_SHIFT_MAX_TXDMA) & BIT_MASK_MAX_TXDMA) +#define BIT_SET_MAX_TXDMA(x, v) (BIT_CLEAR_MAX_TXDMA(x) | BIT_MAX_TXDMA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CTRL (Offset 0x0300) */ + +#define BIT_STOP_P0_MPRT_BCNQ4 BIT(6) +#define BIT_STOP_P0_MPRT_BCNQ3 BIT(4) +#define BIT_STOP_P0_MPRT_BCNQ2 BIT(2) +#define BIT_STOP_P0_MPRT_BCNQ1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_INT_MIG (Offset 0x0304) */ + +#define BIT_SHIFT_TXTTIMER_MATCH_NUM 28 +#define BIT_MASK_TXTTIMER_MATCH_NUM 0xf +#define BIT_TXTTIMER_MATCH_NUM(x) \ + (((x) & BIT_MASK_TXTTIMER_MATCH_NUM) << BIT_SHIFT_TXTTIMER_MATCH_NUM) +#define BITS_TXTTIMER_MATCH_NUM \ + (BIT_MASK_TXTTIMER_MATCH_NUM << BIT_SHIFT_TXTTIMER_MATCH_NUM) +#define BIT_CLEAR_TXTTIMER_MATCH_NUM(x) ((x) & (~BITS_TXTTIMER_MATCH_NUM)) +#define BIT_GET_TXTTIMER_MATCH_NUM(x) \ + (((x) >> BIT_SHIFT_TXTTIMER_MATCH_NUM) & BIT_MASK_TXTTIMER_MATCH_NUM) +#define BIT_SET_TXTTIMER_MATCH_NUM(x, v) \ + (BIT_CLEAR_TXTTIMER_MATCH_NUM(x) | BIT_TXTTIMER_MATCH_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH_CTRL (Offset 0x0304) */ + +#define BIT_STOP_P0HIQ19 BIT(27) +#define BIT_STOP_P0HIQ18 BIT(26) +#define BIT_STOP_P0HIQ17 BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_INT_MIG (Offset 0x0304) */ + +#define BIT_SHIFT_TXPKT_NUM_MATCH 24 +#define BIT_MASK_TXPKT_NUM_MATCH 0xf +#define BIT_TXPKT_NUM_MATCH(x) \ + (((x) & BIT_MASK_TXPKT_NUM_MATCH) << BIT_SHIFT_TXPKT_NUM_MATCH) +#define BITS_TXPKT_NUM_MATCH \ + (BIT_MASK_TXPKT_NUM_MATCH << BIT_SHIFT_TXPKT_NUM_MATCH) +#define BIT_CLEAR_TXPKT_NUM_MATCH(x) ((x) & (~BITS_TXPKT_NUM_MATCH)) +#define BIT_GET_TXPKT_NUM_MATCH(x) \ + (((x) >> BIT_SHIFT_TXPKT_NUM_MATCH) & BIT_MASK_TXPKT_NUM_MATCH) +#define BIT_SET_TXPKT_NUM_MATCH(x, v) \ + (BIT_CLEAR_TXPKT_NUM_MATCH(x) | BIT_TXPKT_NUM_MATCH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_INT_MIG (Offset 0x0304) */ + +#define BIT_SHIFT_TRXCOUNTER_MATCH 24 +#define BIT_MASK_TRXCOUNTER_MATCH 0xff +#define BIT_TRXCOUNTER_MATCH(x) \ + (((x) & BIT_MASK_TRXCOUNTER_MATCH) << BIT_SHIFT_TRXCOUNTER_MATCH) +#define BITS_TRXCOUNTER_MATCH \ + (BIT_MASK_TRXCOUNTER_MATCH << BIT_SHIFT_TRXCOUNTER_MATCH) +#define BIT_CLEAR_TRXCOUNTER_MATCH(x) ((x) & (~BITS_TRXCOUNTER_MATCH)) +#define BIT_GET_TRXCOUNTER_MATCH(x) \ + (((x) >> BIT_SHIFT_TRXCOUNTER_MATCH) & BIT_MASK_TRXCOUNTER_MATCH) +#define BIT_SET_TRXCOUNTER_MATCH(x, v) \ + (BIT_CLEAR_TRXCOUNTER_MATCH(x) | BIT_TRXCOUNTER_MATCH(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH_CTRL (Offset 0x0304) */ + +#define BIT_STOP_P0HIQ16 BIT(24) +#define BIT_RX_CLOSE_EN_V1 BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_INT_MIG (Offset 0x0304) */ + +#define BIT_SHIFT_RXTTIMER_MATCH_NUM 20 +#define BIT_MASK_RXTTIMER_MATCH_NUM 0xf +#define BIT_RXTTIMER_MATCH_NUM(x) \ + (((x) & BIT_MASK_RXTTIMER_MATCH_NUM) << BIT_SHIFT_RXTTIMER_MATCH_NUM) +#define BITS_RXTTIMER_MATCH_NUM \ + (BIT_MASK_RXTTIMER_MATCH_NUM << BIT_SHIFT_RXTTIMER_MATCH_NUM) +#define BIT_CLEAR_RXTTIMER_MATCH_NUM(x) ((x) & (~BITS_RXTTIMER_MATCH_NUM)) +#define BIT_GET_RXTTIMER_MATCH_NUM(x) \ + (((x) >> BIT_SHIFT_RXTTIMER_MATCH_NUM) & BIT_MASK_RXTTIMER_MATCH_NUM) +#define BIT_SET_RXTTIMER_MATCH_NUM(x, v) \ + (BIT_CLEAR_RXTTIMER_MATCH_NUM(x) | BIT_RXTTIMER_MATCH_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH_CTRL (Offset 0x0304) */ + +#define BIT_STOP_FWCMDQ BIT(20) +#define BIT_STOP_P0BCNQ BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_INT_MIG (Offset 0x0304) */ + +#define BIT_SHIFT_RXPKT_NUM_MATCH 16 +#define BIT_MASK_RXPKT_NUM_MATCH 0xf +#define BIT_RXPKT_NUM_MATCH(x) \ + (((x) & BIT_MASK_RXPKT_NUM_MATCH) << BIT_SHIFT_RXPKT_NUM_MATCH) +#define BITS_RXPKT_NUM_MATCH \ + (BIT_MASK_RXPKT_NUM_MATCH << BIT_SHIFT_RXPKT_NUM_MATCH) +#define BIT_CLEAR_RXPKT_NUM_MATCH(x) ((x) & (~BITS_RXPKT_NUM_MATCH)) +#define BIT_GET_RXPKT_NUM_MATCH(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_MATCH) & BIT_MASK_RXPKT_NUM_MATCH) +#define BIT_SET_RXPKT_NUM_MATCH(x, v) \ + (BIT_CLEAR_RXPKT_NUM_MATCH(x) | BIT_RXPKT_NUM_MATCH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_INT_MIG (Offset 0x0304) */ + +#define BIT_SHIFT_TRXTIMER_MATCH 16 +#define BIT_MASK_TRXTIMER_MATCH 0xff +#define BIT_TRXTIMER_MATCH(x) \ + (((x) & BIT_MASK_TRXTIMER_MATCH) << BIT_SHIFT_TRXTIMER_MATCH) +#define BITS_TRXTIMER_MATCH \ + (BIT_MASK_TRXTIMER_MATCH << BIT_SHIFT_TRXTIMER_MATCH) +#define BIT_CLEAR_TRXTIMER_MATCH(x) ((x) & (~BITS_TRXTIMER_MATCH)) +#define BIT_GET_TRXTIMER_MATCH(x) \ + (((x) >> BIT_SHIFT_TRXTIMER_MATCH) & BIT_MASK_TRXTIMER_MATCH) +#define BIT_SET_TRXTIMER_MATCH(x, v) \ + (BIT_CLEAR_TRXTIMER_MATCH(x) | BIT_TRXTIMER_MATCH(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH_CTRL (Offset 0x0304) */ + +#define BIT_STOP_P0MGQ BIT(16) +#define BIT_STOP_ACH13 BIT(15) +#define BIT_STOP_ACH12 BIT(14) +#define BIT_STOP_ACH11 BIT(13) +#define BIT_STOP_ACH10 BIT(12) +#define BIT_STOP_ACH9 BIT(11) +#define BIT_STOP_ACH8 BIT(10) +#define BIT_STOP_ACH7 BIT(9) +#define BIT_STOP_ACH6 BIT(8) +#define BIT_STOP_ACH5 BIT(7) +#define BIT_STOP_ACH4 BIT(6) +#define BIT_STOP_ACH3 BIT(5) +#define BIT_STOP_ACH2 BIT(4) +#define BIT_STOP_ACH1 BIT(3) +#define BIT_STOP_ACH0 BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_INT_MIG (Offset 0x0304) */ + +#define BIT_SHIFT_MIGRATE_TIMER 0 +#define BIT_MASK_MIGRATE_TIMER 0xffff +#define BIT_MIGRATE_TIMER(x) \ + (((x) & BIT_MASK_MIGRATE_TIMER) << BIT_SHIFT_MIGRATE_TIMER) +#define BITS_MIGRATE_TIMER (BIT_MASK_MIGRATE_TIMER << BIT_SHIFT_MIGRATE_TIMER) +#define BIT_CLEAR_MIGRATE_TIMER(x) ((x) & (~BITS_MIGRATE_TIMER)) +#define BIT_GET_MIGRATE_TIMER(x) \ + (((x) >> BIT_SHIFT_MIGRATE_TIMER) & BIT_MASK_MIGRATE_TIMER) +#define BIT_SET_MIGRATE_TIMER(x, v) \ + (BIT_CLEAR_MIGRATE_TIMER(x) | BIT_MIGRATE_TIMER(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_INT_MIG (Offset 0x0304) */ + +#define BIT_SHIFT_TRXTIMER_UNIT 0 +#define BIT_MASK_TRXTIMER_UNIT 0x3 +#define BIT_TRXTIMER_UNIT(x) \ + (((x) & BIT_MASK_TRXTIMER_UNIT) << BIT_SHIFT_TRXTIMER_UNIT) +#define BITS_TRXTIMER_UNIT (BIT_MASK_TRXTIMER_UNIT << BIT_SHIFT_TRXTIMER_UNIT) +#define BIT_CLEAR_TRXTIMER_UNIT(x) ((x) & (~BITS_TRXTIMER_UNIT)) +#define BIT_GET_TRXTIMER_UNIT(x) \ + (((x) >> BIT_SHIFT_TRXTIMER_UNIT) & BIT_MASK_TRXTIMER_UNIT) +#define BIT_SET_TRXTIMER_UNIT(x, v) \ + (BIT_CLEAR_TRXTIMER_UNIT(x) | BIT_TRXTIMER_UNIT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH_CTRL (Offset 0x0304) */ + +#define BIT_STOP_P0RX BIT(0) + +/* 2 REG_HIQ_CTRL (Offset 0x0308) */ + +#define BIT_STOP_P0HIQ15 BIT(15) +#define BIT_STOP_P0HIQ14 BIT(14) +#define BIT_STOP_P0HIQ13 BIT(13) +#define BIT_STOP_P0HIQ12 BIT(12) +#define BIT_STOP_P0HIQ11 BIT(11) +#define BIT_STOP_P0HIQ10 BIT(10) +#define BIT_STOP_P0HIQ9 BIT(9) +#define BIT_STOP_P0HIQ8 BIT(8) +#define BIT_STOP_P0HIQ7 BIT(7) +#define BIT_STOP_P0HIQ6 BIT(6) +#define BIT_STOP_P0HIQ5 BIT(5) +#define BIT_STOP_P0HIQ4 BIT(4) +#define BIT_STOP_P0HIQ3 BIT(3) +#define BIT_STOP_P0HIQ2 BIT(2) +#define BIT_STOP_P0HIQ1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCNQ_TXBD_DESA (Offset 0x0308) */ + +#define BIT_SHIFT_BCNQ_TXBD_DESA 0 +#define BIT_MASK_BCNQ_TXBD_DESA 0xffffffffffffffffL +#define BIT_BCNQ_TXBD_DESA(x) \ + (((x) & BIT_MASK_BCNQ_TXBD_DESA) << BIT_SHIFT_BCNQ_TXBD_DESA) +#define BITS_BCNQ_TXBD_DESA \ + (BIT_MASK_BCNQ_TXBD_DESA << BIT_SHIFT_BCNQ_TXBD_DESA) +#define BIT_CLEAR_BCNQ_TXBD_DESA(x) ((x) & (~BITS_BCNQ_TXBD_DESA)) +#define BIT_GET_BCNQ_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA) & BIT_MASK_BCNQ_TXBD_DESA) +#define BIT_SET_BCNQ_TXBD_DESA(x, v) \ + (BIT_CLEAR_BCNQ_TXBD_DESA(x) | BIT_BCNQ_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIQ_CTRL (Offset 0x0308) */ + +#define BIT_STOP_P0HIQ0 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_TXBD_DESA (Offset 0x0310) */ + +#define BIT_SHIFT_MGQ_TXBD_DESA 0 +#define BIT_MASK_MGQ_TXBD_DESA 0xffffffffffffffffL +#define BIT_MGQ_TXBD_DESA(x) \ + (((x) & BIT_MASK_MGQ_TXBD_DESA) << BIT_SHIFT_MGQ_TXBD_DESA) +#define BITS_MGQ_TXBD_DESA (BIT_MASK_MGQ_TXBD_DESA << BIT_SHIFT_MGQ_TXBD_DESA) +#define BIT_CLEAR_MGQ_TXBD_DESA(x) ((x) & (~BITS_MGQ_TXBD_DESA)) +#define BIT_GET_MGQ_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_MGQ_TXBD_DESA) & BIT_MASK_MGQ_TXBD_DESA) +#define BIT_SET_MGQ_TXBD_DESA(x, v) \ + (BIT_CLEAR_MGQ_TXBD_DESA(x) | BIT_MGQ_TXBD_DESA(v)) + +/* 2 REG_VOQ_TXBD_DESA (Offset 0x0318) */ + +#define BIT_SHIFT_VOQ_TXBD_DESA 0 +#define BIT_MASK_VOQ_TXBD_DESA 0xffffffffffffffffL +#define BIT_VOQ_TXBD_DESA(x) \ + (((x) & BIT_MASK_VOQ_TXBD_DESA) << BIT_SHIFT_VOQ_TXBD_DESA) +#define BITS_VOQ_TXBD_DESA (BIT_MASK_VOQ_TXBD_DESA << BIT_SHIFT_VOQ_TXBD_DESA) +#define BIT_CLEAR_VOQ_TXBD_DESA(x) ((x) & (~BITS_VOQ_TXBD_DESA)) +#define BIT_GET_VOQ_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_VOQ_TXBD_DESA) & BIT_MASK_VOQ_TXBD_DESA) +#define BIT_SET_VOQ_TXBD_DESA(x, v) \ + (BIT_CLEAR_VOQ_TXBD_DESA(x) | BIT_VOQ_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH0_TXBD_DESA_L (Offset 0x0318) */ + +#define BIT_SHIFT_ACH0_TXBD_DESA_L 0 +#define BIT_MASK_ACH0_TXBD_DESA_L 0xffffffffL +#define BIT_ACH0_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH0_TXBD_DESA_L) << BIT_SHIFT_ACH0_TXBD_DESA_L) +#define BITS_ACH0_TXBD_DESA_L \ + (BIT_MASK_ACH0_TXBD_DESA_L << BIT_SHIFT_ACH0_TXBD_DESA_L) +#define BIT_CLEAR_ACH0_TXBD_DESA_L(x) ((x) & (~BITS_ACH0_TXBD_DESA_L)) +#define BIT_GET_ACH0_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH0_TXBD_DESA_L) & BIT_MASK_ACH0_TXBD_DESA_L) +#define BIT_SET_ACH0_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH0_TXBD_DESA_L(x) | BIT_ACH0_TXBD_DESA_L(v)) + +/* 2 REG_ACH0_TXBD_DESA_H (Offset 0x031C) */ + +#define BIT_SHIFT_ACH0_TXBD_DESA_H 0 +#define BIT_MASK_ACH0_TXBD_DESA_H 0xffffffffL +#define BIT_ACH0_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH0_TXBD_DESA_H) << BIT_SHIFT_ACH0_TXBD_DESA_H) +#define BITS_ACH0_TXBD_DESA_H \ + (BIT_MASK_ACH0_TXBD_DESA_H << BIT_SHIFT_ACH0_TXBD_DESA_H) +#define BIT_CLEAR_ACH0_TXBD_DESA_H(x) ((x) & (~BITS_ACH0_TXBD_DESA_H)) +#define BIT_GET_ACH0_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH0_TXBD_DESA_H) & BIT_MASK_ACH0_TXBD_DESA_H) +#define BIT_SET_ACH0_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH0_TXBD_DESA_H(x) | BIT_ACH0_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VIQ_TXBD_DESA (Offset 0x0320) */ + +#define BIT_SHIFT_VIQ_TXBD_DESA 0 +#define BIT_MASK_VIQ_TXBD_DESA 0xffffffffffffffffL +#define BIT_VIQ_TXBD_DESA(x) \ + (((x) & BIT_MASK_VIQ_TXBD_DESA) << BIT_SHIFT_VIQ_TXBD_DESA) +#define BITS_VIQ_TXBD_DESA (BIT_MASK_VIQ_TXBD_DESA << BIT_SHIFT_VIQ_TXBD_DESA) +#define BIT_CLEAR_VIQ_TXBD_DESA(x) ((x) & (~BITS_VIQ_TXBD_DESA)) +#define BIT_GET_VIQ_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_VIQ_TXBD_DESA) & BIT_MASK_VIQ_TXBD_DESA) +#define BIT_SET_VIQ_TXBD_DESA(x, v) \ + (BIT_CLEAR_VIQ_TXBD_DESA(x) | BIT_VIQ_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH1_TXBD_DESA_L (Offset 0x0320) */ + +#define BIT_SHIFT_ACH1_TXBD_DESA_L 0 +#define BIT_MASK_ACH1_TXBD_DESA_L 0xffffffffL +#define BIT_ACH1_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH1_TXBD_DESA_L) << BIT_SHIFT_ACH1_TXBD_DESA_L) +#define BITS_ACH1_TXBD_DESA_L \ + (BIT_MASK_ACH1_TXBD_DESA_L << BIT_SHIFT_ACH1_TXBD_DESA_L) +#define BIT_CLEAR_ACH1_TXBD_DESA_L(x) ((x) & (~BITS_ACH1_TXBD_DESA_L)) +#define BIT_GET_ACH1_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH1_TXBD_DESA_L) & BIT_MASK_ACH1_TXBD_DESA_L) +#define BIT_SET_ACH1_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH1_TXBD_DESA_L(x) | BIT_ACH1_TXBD_DESA_L(v)) + +/* 2 REG_ACH1_TXBD_DESA_H (Offset 0x0324) */ + +#define BIT_SHIFT_ACH1_TXBD_DESA_H 0 +#define BIT_MASK_ACH1_TXBD_DESA_H 0xffffffffL +#define BIT_ACH1_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH1_TXBD_DESA_H) << BIT_SHIFT_ACH1_TXBD_DESA_H) +#define BITS_ACH1_TXBD_DESA_H \ + (BIT_MASK_ACH1_TXBD_DESA_H << BIT_SHIFT_ACH1_TXBD_DESA_H) +#define BIT_CLEAR_ACH1_TXBD_DESA_H(x) ((x) & (~BITS_ACH1_TXBD_DESA_H)) +#define BIT_GET_ACH1_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH1_TXBD_DESA_H) & BIT_MASK_ACH1_TXBD_DESA_H) +#define BIT_SET_ACH1_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH1_TXBD_DESA_H(x) | BIT_ACH1_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BEQ_TXBD_DESA (Offset 0x0328) */ + +#define BIT_SHIFT_BEQ_TXBD_DESA 0 +#define BIT_MASK_BEQ_TXBD_DESA 0xffffffffffffffffL +#define BIT_BEQ_TXBD_DESA(x) \ + (((x) & BIT_MASK_BEQ_TXBD_DESA) << BIT_SHIFT_BEQ_TXBD_DESA) +#define BITS_BEQ_TXBD_DESA (BIT_MASK_BEQ_TXBD_DESA << BIT_SHIFT_BEQ_TXBD_DESA) +#define BIT_CLEAR_BEQ_TXBD_DESA(x) ((x) & (~BITS_BEQ_TXBD_DESA)) +#define BIT_GET_BEQ_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_BEQ_TXBD_DESA) & BIT_MASK_BEQ_TXBD_DESA) +#define BIT_SET_BEQ_TXBD_DESA(x, v) \ + (BIT_CLEAR_BEQ_TXBD_DESA(x) | BIT_BEQ_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH2_TXBD_DESA_L (Offset 0x0328) */ + +#define BIT_SHIFT_ACH2_TXBD_DESA_L 0 +#define BIT_MASK_ACH2_TXBD_DESA_L 0xffffffffL +#define BIT_ACH2_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH2_TXBD_DESA_L) << BIT_SHIFT_ACH2_TXBD_DESA_L) +#define BITS_ACH2_TXBD_DESA_L \ + (BIT_MASK_ACH2_TXBD_DESA_L << BIT_SHIFT_ACH2_TXBD_DESA_L) +#define BIT_CLEAR_ACH2_TXBD_DESA_L(x) ((x) & (~BITS_ACH2_TXBD_DESA_L)) +#define BIT_GET_ACH2_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH2_TXBD_DESA_L) & BIT_MASK_ACH2_TXBD_DESA_L) +#define BIT_SET_ACH2_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH2_TXBD_DESA_L(x) | BIT_ACH2_TXBD_DESA_L(v)) + +/* 2 REG_ACH2_TXBD_DESA_H (Offset 0x032C) */ + +#define BIT_SHIFT_ACH2_TXBD_DESA_H 0 +#define BIT_MASK_ACH2_TXBD_DESA_H 0xffffffffL +#define BIT_ACH2_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH2_TXBD_DESA_H) << BIT_SHIFT_ACH2_TXBD_DESA_H) +#define BITS_ACH2_TXBD_DESA_H \ + (BIT_MASK_ACH2_TXBD_DESA_H << BIT_SHIFT_ACH2_TXBD_DESA_H) +#define BIT_CLEAR_ACH2_TXBD_DESA_H(x) ((x) & (~BITS_ACH2_TXBD_DESA_H)) +#define BIT_GET_ACH2_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH2_TXBD_DESA_H) & BIT_MASK_ACH2_TXBD_DESA_H) +#define BIT_SET_ACH2_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH2_TXBD_DESA_H(x) | BIT_ACH2_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BKQ_TXBD_DESA (Offset 0x0330) */ + +#define BIT_SHIFT_BKQ_TXBD_DESA 0 +#define BIT_MASK_BKQ_TXBD_DESA 0xffffffffffffffffL +#define BIT_BKQ_TXBD_DESA(x) \ + (((x) & BIT_MASK_BKQ_TXBD_DESA) << BIT_SHIFT_BKQ_TXBD_DESA) +#define BITS_BKQ_TXBD_DESA (BIT_MASK_BKQ_TXBD_DESA << BIT_SHIFT_BKQ_TXBD_DESA) +#define BIT_CLEAR_BKQ_TXBD_DESA(x) ((x) & (~BITS_BKQ_TXBD_DESA)) +#define BIT_GET_BKQ_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_BKQ_TXBD_DESA) & BIT_MASK_BKQ_TXBD_DESA) +#define BIT_SET_BKQ_TXBD_DESA(x, v) \ + (BIT_CLEAR_BKQ_TXBD_DESA(x) | BIT_BKQ_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH3_TXBD_DESA_L (Offset 0x0330) */ + +#define BIT_SHIFT_ACH3_TXBD_DESA_L 0 +#define BIT_MASK_ACH3_TXBD_DESA_L 0xffffffffL +#define BIT_ACH3_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH3_TXBD_DESA_L) << BIT_SHIFT_ACH3_TXBD_DESA_L) +#define BITS_ACH3_TXBD_DESA_L \ + (BIT_MASK_ACH3_TXBD_DESA_L << BIT_SHIFT_ACH3_TXBD_DESA_L) +#define BIT_CLEAR_ACH3_TXBD_DESA_L(x) ((x) & (~BITS_ACH3_TXBD_DESA_L)) +#define BIT_GET_ACH3_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH3_TXBD_DESA_L) & BIT_MASK_ACH3_TXBD_DESA_L) +#define BIT_SET_ACH3_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH3_TXBD_DESA_L(x) | BIT_ACH3_TXBD_DESA_L(v)) + +/* 2 REG_ACH3_TXBD_DESA_H (Offset 0x0334) */ + +#define BIT_SHIFT_ACH3_TXBD_DESA_H 0 +#define BIT_MASK_ACH3_TXBD_DESA_H 0xffffffffL +#define BIT_ACH3_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH3_TXBD_DESA_H) << BIT_SHIFT_ACH3_TXBD_DESA_H) +#define BITS_ACH3_TXBD_DESA_H \ + (BIT_MASK_ACH3_TXBD_DESA_H << BIT_SHIFT_ACH3_TXBD_DESA_H) +#define BIT_CLEAR_ACH3_TXBD_DESA_H(x) ((x) & (~BITS_ACH3_TXBD_DESA_H)) +#define BIT_GET_ACH3_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH3_TXBD_DESA_H) & BIT_MASK_ACH3_TXBD_DESA_H) +#define BIT_SET_ACH3_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH3_TXBD_DESA_H(x) | BIT_ACH3_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXQ_RXBD_DESA (Offset 0x0338) */ + +#define BIT_SHIFT_RXQ_RXBD_DESA 0 +#define BIT_MASK_RXQ_RXBD_DESA 0xffffffffffffffffL +#define BIT_RXQ_RXBD_DESA(x) \ + (((x) & BIT_MASK_RXQ_RXBD_DESA) << BIT_SHIFT_RXQ_RXBD_DESA) +#define BITS_RXQ_RXBD_DESA (BIT_MASK_RXQ_RXBD_DESA << BIT_SHIFT_RXQ_RXBD_DESA) +#define BIT_CLEAR_RXQ_RXBD_DESA(x) ((x) & (~BITS_RXQ_RXBD_DESA)) +#define BIT_GET_RXQ_RXBD_DESA(x) \ + (((x) >> BIT_SHIFT_RXQ_RXBD_DESA) & BIT_MASK_RXQ_RXBD_DESA) +#define BIT_SET_RXQ_RXBD_DESA(x, v) \ + (BIT_CLEAR_RXQ_RXBD_DESA(x) | BIT_RXQ_RXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0RXQ_RXBD_DESA_L (Offset 0x0338) */ + +#define BIT_SHIFT_P0RXQ_RXBD_DESA_L 0 +#define BIT_MASK_P0RXQ_RXBD_DESA_L 0xffffffffL +#define BIT_P0RXQ_RXBD_DESA_L(x) \ + (((x) & BIT_MASK_P0RXQ_RXBD_DESA_L) << BIT_SHIFT_P0RXQ_RXBD_DESA_L) +#define BITS_P0RXQ_RXBD_DESA_L \ + (BIT_MASK_P0RXQ_RXBD_DESA_L << BIT_SHIFT_P0RXQ_RXBD_DESA_L) +#define BIT_CLEAR_P0RXQ_RXBD_DESA_L(x) ((x) & (~BITS_P0RXQ_RXBD_DESA_L)) +#define BIT_GET_P0RXQ_RXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_P0RXQ_RXBD_DESA_L) & BIT_MASK_P0RXQ_RXBD_DESA_L) +#define BIT_SET_P0RXQ_RXBD_DESA_L(x, v) \ + (BIT_CLEAR_P0RXQ_RXBD_DESA_L(x) | BIT_P0RXQ_RXBD_DESA_L(v)) + +/* 2 REG_P0RXQ_RXBD_DESA_H (Offset 0x033C) */ + +#define BIT_SHIFT_P0RXQ_RXBD_DESA_H 0 +#define BIT_MASK_P0RXQ_RXBD_DESA_H 0xffffffffL +#define BIT_P0RXQ_RXBD_DESA_H(x) \ + (((x) & BIT_MASK_P0RXQ_RXBD_DESA_H) << BIT_SHIFT_P0RXQ_RXBD_DESA_H) +#define BITS_P0RXQ_RXBD_DESA_H \ + (BIT_MASK_P0RXQ_RXBD_DESA_H << BIT_SHIFT_P0RXQ_RXBD_DESA_H) +#define BIT_CLEAR_P0RXQ_RXBD_DESA_H(x) ((x) & (~BITS_P0RXQ_RXBD_DESA_H)) +#define BIT_GET_P0RXQ_RXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_P0RXQ_RXBD_DESA_H) & BIT_MASK_P0RXQ_RXBD_DESA_H) +#define BIT_SET_P0RXQ_RXBD_DESA_H(x, v) \ + (BIT_CLEAR_P0RXQ_RXBD_DESA_H(x) | BIT_P0RXQ_RXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI0Q_TXBD_DESA (Offset 0x0340) */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA 0 +#define BIT_MASK_HI0Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI0Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA) << BIT_SHIFT_HI0Q_TXBD_DESA) +#define BITS_HI0Q_TXBD_DESA \ + (BIT_MASK_HI0Q_TXBD_DESA << BIT_SHIFT_HI0Q_TXBD_DESA) +#define BIT_CLEAR_HI0Q_TXBD_DESA(x) ((x) & (~BITS_HI0Q_TXBD_DESA)) +#define BIT_GET_HI0Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA) & BIT_MASK_HI0Q_TXBD_DESA) +#define BIT_SET_HI0Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA(x) | BIT_HI0Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0BCNQ_TXBD_DESA_L (Offset 0x0340) */ + +#define BIT_SHIFT_P0BCNQ_TXBD_DESA_L 0 +#define BIT_MASK_P0BCNQ_TXBD_DESA_L 0xffffffffL +#define BIT_P0BCNQ_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_P0BCNQ_TXBD_DESA_L) << BIT_SHIFT_P0BCNQ_TXBD_DESA_L) +#define BITS_P0BCNQ_TXBD_DESA_L \ + (BIT_MASK_P0BCNQ_TXBD_DESA_L << BIT_SHIFT_P0BCNQ_TXBD_DESA_L) +#define BIT_CLEAR_P0BCNQ_TXBD_DESA_L(x) ((x) & (~BITS_P0BCNQ_TXBD_DESA_L)) +#define BIT_GET_P0BCNQ_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_P0BCNQ_TXBD_DESA_L) & BIT_MASK_P0BCNQ_TXBD_DESA_L) +#define BIT_SET_P0BCNQ_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_P0BCNQ_TXBD_DESA_L(x) | BIT_P0BCNQ_TXBD_DESA_L(v)) + +/* 2 REG_P0BCNQ_TXBD_DESA_H (Offset 0x0344) */ + +#define BIT_SHIFT_P0BCNQ_TXBD_DESA_H 0 +#define BIT_MASK_P0BCNQ_TXBD_DESA_H 0xffffffffL +#define BIT_P0BCNQ_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_P0BCNQ_TXBD_DESA_H) << BIT_SHIFT_P0BCNQ_TXBD_DESA_H) +#define BITS_P0BCNQ_TXBD_DESA_H \ + (BIT_MASK_P0BCNQ_TXBD_DESA_H << BIT_SHIFT_P0BCNQ_TXBD_DESA_H) +#define BIT_CLEAR_P0BCNQ_TXBD_DESA_H(x) ((x) & (~BITS_P0BCNQ_TXBD_DESA_H)) +#define BIT_GET_P0BCNQ_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_P0BCNQ_TXBD_DESA_H) & BIT_MASK_P0BCNQ_TXBD_DESA_H) +#define BIT_SET_P0BCNQ_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_P0BCNQ_TXBD_DESA_H(x) | BIT_P0BCNQ_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI1Q_TXBD_DESA (Offset 0x0348) */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA 0 +#define BIT_MASK_HI1Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI1Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA) << BIT_SHIFT_HI1Q_TXBD_DESA) +#define BITS_HI1Q_TXBD_DESA \ + (BIT_MASK_HI1Q_TXBD_DESA << BIT_SHIFT_HI1Q_TXBD_DESA) +#define BIT_CLEAR_HI1Q_TXBD_DESA(x) ((x) & (~BITS_HI1Q_TXBD_DESA)) +#define BIT_GET_HI1Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA) & BIT_MASK_HI1Q_TXBD_DESA) +#define BIT_SET_HI1Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA(x) | BIT_HI1Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWCMDQ_TXBD_DESA_L (Offset 0x0348) */ + +#define BIT_SHIFT_FWCMDQ_TXBD_DESA_L 0 +#define BIT_MASK_FWCMDQ_TXBD_DESA_L 0xffffffffL +#define BIT_FWCMDQ_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_FWCMDQ_TXBD_DESA_L) << BIT_SHIFT_FWCMDQ_TXBD_DESA_L) +#define BITS_FWCMDQ_TXBD_DESA_L \ + (BIT_MASK_FWCMDQ_TXBD_DESA_L << BIT_SHIFT_FWCMDQ_TXBD_DESA_L) +#define BIT_CLEAR_FWCMDQ_TXBD_DESA_L(x) ((x) & (~BITS_FWCMDQ_TXBD_DESA_L)) +#define BIT_GET_FWCMDQ_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_TXBD_DESA_L) & BIT_MASK_FWCMDQ_TXBD_DESA_L) +#define BIT_SET_FWCMDQ_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_FWCMDQ_TXBD_DESA_L(x) | BIT_FWCMDQ_TXBD_DESA_L(v)) + +/* 2 REG_FWCMDQ_TXBD_DESA_H (Offset 0x034C) */ + +#define BIT_SHIFT_FWCMDQ_TXBD_DESA_H 0 +#define BIT_MASK_FWCMDQ_TXBD_DESA_H 0xffffffffL +#define BIT_FWCMDQ_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_FWCMDQ_TXBD_DESA_H) << BIT_SHIFT_FWCMDQ_TXBD_DESA_H) +#define BITS_FWCMDQ_TXBD_DESA_H \ + (BIT_MASK_FWCMDQ_TXBD_DESA_H << BIT_SHIFT_FWCMDQ_TXBD_DESA_H) +#define BIT_CLEAR_FWCMDQ_TXBD_DESA_H(x) ((x) & (~BITS_FWCMDQ_TXBD_DESA_H)) +#define BIT_GET_FWCMDQ_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_TXBD_DESA_H) & BIT_MASK_FWCMDQ_TXBD_DESA_H) +#define BIT_SET_FWCMDQ_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_FWCMDQ_TXBD_DESA_H(x) | BIT_FWCMDQ_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI2Q_TXBD_DESA (Offset 0x0350) */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA 0 +#define BIT_MASK_HI2Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI2Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA) << BIT_SHIFT_HI2Q_TXBD_DESA) +#define BITS_HI2Q_TXBD_DESA \ + (BIT_MASK_HI2Q_TXBD_DESA << BIT_SHIFT_HI2Q_TXBD_DESA) +#define BIT_CLEAR_HI2Q_TXBD_DESA(x) ((x) & (~BITS_HI2Q_TXBD_DESA)) +#define BIT_GET_HI2Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA) & BIT_MASK_HI2Q_TXBD_DESA) +#define BIT_SET_HI2Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA(x) | BIT_HI2Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_HRPWM1_HCPWM1_DCPU (Offset 0x0354) */ + +#define BIT_SHIFT_PCIE_HCPWM1_DCPU 16 +#define BIT_MASK_PCIE_HCPWM1_DCPU 0xff +#define BIT_PCIE_HCPWM1_DCPU(x) \ + (((x) & BIT_MASK_PCIE_HCPWM1_DCPU) << BIT_SHIFT_PCIE_HCPWM1_DCPU) +#define BITS_PCIE_HCPWM1_DCPU \ + (BIT_MASK_PCIE_HCPWM1_DCPU << BIT_SHIFT_PCIE_HCPWM1_DCPU) +#define BIT_CLEAR_PCIE_HCPWM1_DCPU(x) ((x) & (~BITS_PCIE_HCPWM1_DCPU)) +#define BIT_GET_PCIE_HCPWM1_DCPU(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM1_DCPU) & BIT_MASK_PCIE_HCPWM1_DCPU) +#define BIT_SET_PCIE_HCPWM1_DCPU(x, v) \ + (BIT_CLEAR_PCIE_HCPWM1_DCPU(x) | BIT_PCIE_HCPWM1_DCPU(v)) + +#define BIT_SHIFT_PCIE_HRPWM1_DCPU 8 +#define BIT_MASK_PCIE_HRPWM1_DCPU 0xff +#define BIT_PCIE_HRPWM1_DCPU(x) \ + (((x) & BIT_MASK_PCIE_HRPWM1_DCPU) << BIT_SHIFT_PCIE_HRPWM1_DCPU) +#define BITS_PCIE_HRPWM1_DCPU \ + (BIT_MASK_PCIE_HRPWM1_DCPU << BIT_SHIFT_PCIE_HRPWM1_DCPU) +#define BIT_CLEAR_PCIE_HRPWM1_DCPU(x) ((x) & (~BITS_PCIE_HRPWM1_DCPU)) +#define BIT_GET_PCIE_HRPWM1_DCPU(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM1_DCPU) & BIT_MASK_PCIE_HRPWM1_DCPU) +#define BIT_SET_PCIE_HRPWM1_DCPU(x, v) \ + (BIT_CLEAR_PCIE_HRPWM1_DCPU(x) | BIT_PCIE_HRPWM1_DCPU(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI3Q_TXBD_DESA (Offset 0x0358) */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA 0 +#define BIT_MASK_HI3Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI3Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA) << BIT_SHIFT_HI3Q_TXBD_DESA) +#define BITS_HI3Q_TXBD_DESA \ + (BIT_MASK_HI3Q_TXBD_DESA << BIT_SHIFT_HI3Q_TXBD_DESA) +#define BIT_CLEAR_HI3Q_TXBD_DESA(x) ((x) & (~BITS_HI3Q_TXBD_DESA)) +#define BIT_GET_HI3Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA) & BIT_MASK_HI3Q_TXBD_DESA) +#define BIT_SET_HI3Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA(x) | BIT_HI3Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0_MPRT_BCNQ_TXBD_DESA_L (Offset 0x0358) */ + +#define BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_L 0 +#define BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_L 0xffffffffL +#define BIT_P0_MPRT_BCNQ_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_L) \ + << BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_L) +#define BITS_P0_MPRT_BCNQ_TXBD_DESA_L \ + (BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_L \ + << BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_L) +#define BIT_CLEAR_P0_MPRT_BCNQ_TXBD_DESA_L(x) \ + ((x) & (~BITS_P0_MPRT_BCNQ_TXBD_DESA_L)) +#define BIT_GET_P0_MPRT_BCNQ_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_L) & \ + BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_L) +#define BIT_SET_P0_MPRT_BCNQ_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_P0_MPRT_BCNQ_TXBD_DESA_L(x) | \ + BIT_P0_MPRT_BCNQ_TXBD_DESA_L(v)) + +/* 2 REG_P0_MPRT_BCNQ_TXBD_DESA_H (Offset 0x035C) */ + +#define BIT_CLR_P0HI15Q_HW_IDX BIT(29) +#define BIT_CLR_P0HI14Q_HW_IDX BIT(28) +#define BIT_CLR_P0HI13Q_HW_IDX BIT(27) +#define BIT_CLR_P0HI12Q_HW_IDX BIT(26) +#define BIT_CLR_P0HI11Q_HW_IDX BIT(25) +#define BIT_CLR_P0HI10Q_HW_IDX BIT(24) +#define BIT_CLR_P0HI9Q_HW_IDX BIT(23) +#define BIT_CLR_P0HI8Q_HW_IDX BIT(22) +#define BIT_CLR_ACH7_HW_IDX BIT(21) +#define BIT_CLR_ACH13_HW_IDX BIT(21) +#define BIT_CLR_ACH6_HW_IDX BIT(20) +#define BIT_CLR_ACH12_HW_IDX BIT(20) +#define BIT_CLR_ACH5_HW_IDX BIT(19) +#define BIT_CLR_ACH11_HW_IDX BIT(19) +#define BIT_CLR_ACH4_HW_IDX BIT(18) +#define BIT_CLR_ACH10_HW_IDX BIT(18) +#define BIT_CLR_ACH9_HW_IDX BIT(17) +#define BIT_CLR_ACH8_HW_IDX BIT(16) + +#define BIT_SHIFT_P0_MPRT_BCNQ_DESC_MODE 13 +#define BIT_MASK_P0_MPRT_BCNQ_DESC_MODE 0x3 +#define BIT_P0_MPRT_BCNQ_DESC_MODE(x) \ + (((x) & BIT_MASK_P0_MPRT_BCNQ_DESC_MODE) \ + << BIT_SHIFT_P0_MPRT_BCNQ_DESC_MODE) +#define BITS_P0_MPRT_BCNQ_DESC_MODE \ + (BIT_MASK_P0_MPRT_BCNQ_DESC_MODE << BIT_SHIFT_P0_MPRT_BCNQ_DESC_MODE) +#define BIT_CLEAR_P0_MPRT_BCNQ_DESC_MODE(x) \ + ((x) & (~BITS_P0_MPRT_BCNQ_DESC_MODE)) +#define BIT_GET_P0_MPRT_BCNQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0_MPRT_BCNQ_DESC_MODE) & \ + BIT_MASK_P0_MPRT_BCNQ_DESC_MODE) +#define BIT_SET_P0_MPRT_BCNQ_DESC_MODE(x, v) \ + (BIT_CLEAR_P0_MPRT_BCNQ_DESC_MODE(x) | BIT_P0_MPRT_BCNQ_DESC_MODE(v)) + +#define BIT_CLR_P0HI15Q_HOST_IDX BIT(13) +#define BIT_CLR_P0HI14Q_HOST_IDX BIT(12) +#define BIT_PCIE_P0MPRT_BCNQ4_FLAG BIT(11) +#define BIT_CLR_P0HI13Q_HOST_IDX BIT(11) +#define BIT_PCIE_P0MPRT_BCNQ3_FLAG BIT(10) +#define BIT_CLR_P0HI12Q_HOST_IDX BIT(10) +#define BIT_PCIE_P0MPRT_BCNQ2_FLAG BIT(9) +#define BIT_CLR_P0HI11Q_HOST_IDX BIT(9) +#define BIT_PCIE_P0MPRT_BCNQ1_FLAG BIT(8) +#define BIT_CLR_P0HI10Q_HOST_IDX BIT(8) +#define BIT_CLR_P0HI9Q_HOST_IDX BIT(7) +#define BIT_CLR_P0HI8Q_HOST_IDX BIT(6) +#define BIT_CLR_ACH7_HOST_IDX BIT(5) +#define BIT_CLR_ACH13_HOST_IDX BIT(5) +#define BIT_CLR_ACH6_HOST_IDX BIT(4) +#define BIT_CLR_ACH12_HOST_IDX BIT(4) +#define BIT_CLR_ACH5_HOST_IDX BIT(3) +#define BIT_CLR_ACH11_HOST_IDX BIT(3) +#define BIT_CLR_ACH4_HOST_IDX BIT(2) +#define BIT_CLR_ACH10_HOST_IDX BIT(2) +#define BIT_EPHY_CAL_DONE BIT(1) +#define BIT_CLR_ACH9_HOST_IDX BIT(1) + +#define BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_H 0 +#define BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_H 0xffffffffL +#define BIT_P0_MPRT_BCNQ_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_H) \ + << BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_H) +#define BITS_P0_MPRT_BCNQ_TXBD_DESA_H \ + (BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_H \ + << BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_H) +#define BIT_CLEAR_P0_MPRT_BCNQ_TXBD_DESA_H(x) \ + ((x) & (~BITS_P0_MPRT_BCNQ_TXBD_DESA_H)) +#define BIT_GET_P0_MPRT_BCNQ_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_H) & \ + BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_H) +#define BIT_SET_P0_MPRT_BCNQ_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_P0_MPRT_BCNQ_TXBD_DESA_H(x) | \ + BIT_P0_MPRT_BCNQ_TXBD_DESA_H(v)) + +#define BIT_RESET_APHY BIT(0) +#define BIT_CLR_ACH8_HOST_IDX BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI4Q_TXBD_DESA (Offset 0x0360) */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA 0 +#define BIT_MASK_HI4Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI4Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA) << BIT_SHIFT_HI4Q_TXBD_DESA) +#define BITS_HI4Q_TXBD_DESA \ + (BIT_MASK_HI4Q_TXBD_DESA << BIT_SHIFT_HI4Q_TXBD_DESA) +#define BIT_CLEAR_HI4Q_TXBD_DESA(x) ((x) & (~BITS_HI4Q_TXBD_DESA)) +#define BIT_GET_HI4Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA) & BIT_MASK_HI4Q_TXBD_DESA) +#define BIT_SET_HI4Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA(x) | BIT_HI4Q_TXBD_DESA(v)) + +/* 2 REG_HI5Q_TXBD_DESA (Offset 0x0368) */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA 0 +#define BIT_MASK_HI5Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI5Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA) << BIT_SHIFT_HI5Q_TXBD_DESA) +#define BITS_HI5Q_TXBD_DESA \ + (BIT_MASK_HI5Q_TXBD_DESA << BIT_SHIFT_HI5Q_TXBD_DESA) +#define BIT_CLEAR_HI5Q_TXBD_DESA(x) ((x) & (~BITS_HI5Q_TXBD_DESA)) +#define BIT_GET_HI5Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA) & BIT_MASK_HI5Q_TXBD_DESA) +#define BIT_SET_HI5Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA(x) | BIT_HI5Q_TXBD_DESA(v)) + +/* 2 REG_HI6Q_TXBD_DESA (Offset 0x0370) */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA 0 +#define BIT_MASK_HI6Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI6Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA) << BIT_SHIFT_HI6Q_TXBD_DESA) +#define BITS_HI6Q_TXBD_DESA \ + (BIT_MASK_HI6Q_TXBD_DESA << BIT_SHIFT_HI6Q_TXBD_DESA) +#define BIT_CLEAR_HI6Q_TXBD_DESA(x) ((x) & (~BITS_HI6Q_TXBD_DESA)) +#define BIT_GET_HI6Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA) & BIT_MASK_HI6Q_TXBD_DESA) +#define BIT_SET_HI6Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA(x) | BIT_HI6Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0MGQ_RXQ_TXRXBD_NUM (Offset 0x0378) */ + +#define BIT_SYS_32_64_V1 BIT(31) + +#define BIT_SHIFT_P0BCNQ_DESC_MODE 29 +#define BIT_MASK_P0BCNQ_DESC_MODE 0x3 +#define BIT_P0BCNQ_DESC_MODE(x) \ + (((x) & BIT_MASK_P0BCNQ_DESC_MODE) << BIT_SHIFT_P0BCNQ_DESC_MODE) +#define BITS_P0BCNQ_DESC_MODE \ + (BIT_MASK_P0BCNQ_DESC_MODE << BIT_SHIFT_P0BCNQ_DESC_MODE) +#define BIT_CLEAR_P0BCNQ_DESC_MODE(x) ((x) & (~BITS_P0BCNQ_DESC_MODE)) +#define BIT_GET_P0BCNQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0BCNQ_DESC_MODE) & BIT_MASK_P0BCNQ_DESC_MODE) +#define BIT_SET_P0BCNQ_DESC_MODE(x, v) \ + (BIT_CLEAR_P0BCNQ_DESC_MODE(x) | BIT_P0BCNQ_DESC_MODE(v)) + +#define BIT_PCIE_P0BCNQ_FLAG BIT(28) + +#define BIT_SHIFT_P0RXQ_DESC_NUM 16 +#define BIT_MASK_P0RXQ_DESC_NUM 0xfff +#define BIT_P0RXQ_DESC_NUM(x) \ + (((x) & BIT_MASK_P0RXQ_DESC_NUM) << BIT_SHIFT_P0RXQ_DESC_NUM) +#define BITS_P0RXQ_DESC_NUM \ + (BIT_MASK_P0RXQ_DESC_NUM << BIT_SHIFT_P0RXQ_DESC_NUM) +#define BIT_CLEAR_P0RXQ_DESC_NUM(x) ((x) & (~BITS_P0RXQ_DESC_NUM)) +#define BIT_GET_P0RXQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0RXQ_DESC_NUM) & BIT_MASK_P0RXQ_DESC_NUM) +#define BIT_SET_P0RXQ_DESC_NUM(x, v) \ + (BIT_CLEAR_P0RXQ_DESC_NUM(x) | BIT_P0RXQ_DESC_NUM(v)) + +#define BIT_PCIE_P0MGQ_FLAG BIT(14) + +#define BIT_SHIFT_P0MGQ_DESC_MODE 12 +#define BIT_MASK_P0MGQ_DESC_MODE 0x3 +#define BIT_P0MGQ_DESC_MODE(x) \ + (((x) & BIT_MASK_P0MGQ_DESC_MODE) << BIT_SHIFT_P0MGQ_DESC_MODE) +#define BITS_P0MGQ_DESC_MODE \ + (BIT_MASK_P0MGQ_DESC_MODE << BIT_SHIFT_P0MGQ_DESC_MODE) +#define BIT_CLEAR_P0MGQ_DESC_MODE(x) ((x) & (~BITS_P0MGQ_DESC_MODE)) +#define BIT_GET_P0MGQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0MGQ_DESC_MODE) & BIT_MASK_P0MGQ_DESC_MODE) +#define BIT_SET_P0MGQ_DESC_MODE(x, v) \ + (BIT_CLEAR_P0MGQ_DESC_MODE(x) | BIT_P0MGQ_DESC_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI7Q_TXBD_DESA (Offset 0x0378) */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA 0 +#define BIT_MASK_HI7Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI7Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA) << BIT_SHIFT_HI7Q_TXBD_DESA) +#define BITS_HI7Q_TXBD_DESA \ + (BIT_MASK_HI7Q_TXBD_DESA << BIT_SHIFT_HI7Q_TXBD_DESA) +#define BIT_CLEAR_HI7Q_TXBD_DESA(x) ((x) & (~BITS_HI7Q_TXBD_DESA)) +#define BIT_GET_HI7Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA) & BIT_MASK_HI7Q_TXBD_DESA) +#define BIT_SET_HI7Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA(x) | BIT_HI7Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0MGQ_RXQ_TXRXBD_NUM (Offset 0x0378) */ + +#define BIT_SHIFT_P0MGQ_DESC_NUM 0 +#define BIT_MASK_P0MGQ_DESC_NUM 0xfff +#define BIT_P0MGQ_DESC_NUM(x) \ + (((x) & BIT_MASK_P0MGQ_DESC_NUM) << BIT_SHIFT_P0MGQ_DESC_NUM) +#define BITS_P0MGQ_DESC_NUM \ + (BIT_MASK_P0MGQ_DESC_NUM << BIT_SHIFT_P0MGQ_DESC_NUM) +#define BIT_CLEAR_P0MGQ_DESC_NUM(x) ((x) & (~BITS_P0MGQ_DESC_NUM)) +#define BIT_GET_P0MGQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0MGQ_DESC_NUM) & BIT_MASK_P0MGQ_DESC_NUM) +#define BIT_SET_P0MGQ_DESC_NUM(x, v) \ + (BIT_CLEAR_P0MGQ_DESC_NUM(x) | BIT_P0MGQ_DESC_NUM(v)) + +/* 2 REG_CHNL_DMA_CFG (Offset 0x037C) */ + +#define BIT_TXHCI_EN BIT(26) +#define BIT_TXHCI_IDLE BIT(25) +#define BIT_DMA_PRI_EN BIT(24) +#define BIT_PCIE_FWCMDQ_FLAG BIT(14) + +#define BIT_SHIFT_FWCMDQ_DESC_MODE 12 +#define BIT_MASK_FWCMDQ_DESC_MODE 0x3 +#define BIT_FWCMDQ_DESC_MODE(x) \ + (((x) & BIT_MASK_FWCMDQ_DESC_MODE) << BIT_SHIFT_FWCMDQ_DESC_MODE) +#define BITS_FWCMDQ_DESC_MODE \ + (BIT_MASK_FWCMDQ_DESC_MODE << BIT_SHIFT_FWCMDQ_DESC_MODE) +#define BIT_CLEAR_FWCMDQ_DESC_MODE(x) ((x) & (~BITS_FWCMDQ_DESC_MODE)) +#define BIT_GET_FWCMDQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_DESC_MODE) & BIT_MASK_FWCMDQ_DESC_MODE) +#define BIT_SET_FWCMDQ_DESC_MODE(x, v) \ + (BIT_CLEAR_FWCMDQ_DESC_MODE(x) | BIT_FWCMDQ_DESC_MODE(v)) + +#define BIT_SHIFT_FWCMDQ_DESC_NUM 0 +#define BIT_MASK_FWCMDQ_DESC_NUM 0xfff +#define BIT_FWCMDQ_DESC_NUM(x) \ + (((x) & BIT_MASK_FWCMDQ_DESC_NUM) << BIT_SHIFT_FWCMDQ_DESC_NUM) +#define BITS_FWCMDQ_DESC_NUM \ + (BIT_MASK_FWCMDQ_DESC_NUM << BIT_SHIFT_FWCMDQ_DESC_NUM) +#define BIT_CLEAR_FWCMDQ_DESC_NUM(x) ((x) & (~BITS_FWCMDQ_DESC_NUM)) +#define BIT_GET_FWCMDQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_DESC_NUM) & BIT_MASK_FWCMDQ_DESC_NUM) +#define BIT_SET_FWCMDQ_DESC_NUM(x, v) \ + (BIT_CLEAR_FWCMDQ_DESC_NUM(x) | BIT_FWCMDQ_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_TXBD_NUM (Offset 0x0380) */ + +#define BIT_PCIE_MGQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MGQ_TXBD_NUM (Offset 0x0380) */ + +#define BIT_HCI_MGQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_TXBD_NUM (Offset 0x0380) */ + +#define BIT_SHIFT_MGQ_DESC_MODE 12 +#define BIT_MASK_MGQ_DESC_MODE 0x3 +#define BIT_MGQ_DESC_MODE(x) \ + (((x) & BIT_MASK_MGQ_DESC_MODE) << BIT_SHIFT_MGQ_DESC_MODE) +#define BITS_MGQ_DESC_MODE (BIT_MASK_MGQ_DESC_MODE << BIT_SHIFT_MGQ_DESC_MODE) +#define BIT_CLEAR_MGQ_DESC_MODE(x) ((x) & (~BITS_MGQ_DESC_MODE)) +#define BIT_GET_MGQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_MODE) & BIT_MASK_MGQ_DESC_MODE) +#define BIT_SET_MGQ_DESC_MODE(x, v) \ + (BIT_CLEAR_MGQ_DESC_MODE(x) | BIT_MGQ_DESC_MODE(v)) + +#define BIT_SHIFT_MGQ_DESC_NUM 0 +#define BIT_MASK_MGQ_DESC_NUM 0xfff +#define BIT_MGQ_DESC_NUM(x) \ + (((x) & BIT_MASK_MGQ_DESC_NUM) << BIT_SHIFT_MGQ_DESC_NUM) +#define BITS_MGQ_DESC_NUM (BIT_MASK_MGQ_DESC_NUM << BIT_SHIFT_MGQ_DESC_NUM) +#define BIT_CLEAR_MGQ_DESC_NUM(x) ((x) & (~BITS_MGQ_DESC_NUM)) +#define BIT_GET_MGQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_NUM) & BIT_MASK_MGQ_DESC_NUM) +#define BIT_SET_MGQ_DESC_NUM(x, v) \ + (BIT_CLEAR_MGQ_DESC_NUM(x) | BIT_MGQ_DESC_NUM(v)) + +/* 2 REG_RX_RXBD_NUM (Offset 0x0382) */ + +#define BIT_SYS_32_64 BIT(15) + +#define BIT_SHIFT_BCNQ_DESC_MODE 13 +#define BIT_MASK_BCNQ_DESC_MODE 0x3 +#define BIT_BCNQ_DESC_MODE(x) \ + (((x) & BIT_MASK_BCNQ_DESC_MODE) << BIT_SHIFT_BCNQ_DESC_MODE) +#define BITS_BCNQ_DESC_MODE \ + (BIT_MASK_BCNQ_DESC_MODE << BIT_SHIFT_BCNQ_DESC_MODE) +#define BIT_CLEAR_BCNQ_DESC_MODE(x) ((x) & (~BITS_BCNQ_DESC_MODE)) +#define BIT_GET_BCNQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_BCNQ_DESC_MODE) & BIT_MASK_BCNQ_DESC_MODE) +#define BIT_SET_BCNQ_DESC_MODE(x, v) \ + (BIT_CLEAR_BCNQ_DESC_MODE(x) | BIT_BCNQ_DESC_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RX_RXBD_NUM (Offset 0x0382) */ + +#define BIT_PCIE_BCNQ_FLAG BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RX_RXBD_NUM (Offset 0x0382) */ + +#define BIT_HCI_BCNQ_FLAG BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RX_RXBD_NUM (Offset 0x0382) */ + +#define BIT_SHIFT_RXQ_DESC_NUM 0 +#define BIT_MASK_RXQ_DESC_NUM 0xfff +#define BIT_RXQ_DESC_NUM(x) \ + (((x) & BIT_MASK_RXQ_DESC_NUM) << BIT_SHIFT_RXQ_DESC_NUM) +#define BITS_RXQ_DESC_NUM (BIT_MASK_RXQ_DESC_NUM << BIT_SHIFT_RXQ_DESC_NUM) +#define BIT_CLEAR_RXQ_DESC_NUM(x) ((x) & (~BITS_RXQ_DESC_NUM)) +#define BIT_GET_RXQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_RXQ_DESC_NUM) & BIT_MASK_RXQ_DESC_NUM) +#define BIT_SET_RXQ_DESC_NUM(x, v) \ + (BIT_CLEAR_RXQ_DESC_NUM(x) | BIT_RXQ_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH0_ACH1_TXBD_NUM (Offset 0x0384) */ + +#define BIT_PCIE_ACH1_FLAG_V1 BIT(30) + +#define BIT_SHIFT_ACH1_DESC_MODE_V1 28 +#define BIT_MASK_ACH1_DESC_MODE_V1 0x3 +#define BIT_ACH1_DESC_MODE_V1(x) \ + (((x) & BIT_MASK_ACH1_DESC_MODE_V1) << BIT_SHIFT_ACH1_DESC_MODE_V1) +#define BITS_ACH1_DESC_MODE_V1 \ + (BIT_MASK_ACH1_DESC_MODE_V1 << BIT_SHIFT_ACH1_DESC_MODE_V1) +#define BIT_CLEAR_ACH1_DESC_MODE_V1(x) ((x) & (~BITS_ACH1_DESC_MODE_V1)) +#define BIT_GET_ACH1_DESC_MODE_V1(x) \ + (((x) >> BIT_SHIFT_ACH1_DESC_MODE_V1) & BIT_MASK_ACH1_DESC_MODE_V1) +#define BIT_SET_ACH1_DESC_MODE_V1(x, v) \ + (BIT_CLEAR_ACH1_DESC_MODE_V1(x) | BIT_ACH1_DESC_MODE_V1(v)) + +#define BIT_SHIFT_ACH1_DESC_NUM_V1 16 +#define BIT_MASK_ACH1_DESC_NUM_V1 0xfff +#define BIT_ACH1_DESC_NUM_V1(x) \ + (((x) & BIT_MASK_ACH1_DESC_NUM_V1) << BIT_SHIFT_ACH1_DESC_NUM_V1) +#define BITS_ACH1_DESC_NUM_V1 \ + (BIT_MASK_ACH1_DESC_NUM_V1 << BIT_SHIFT_ACH1_DESC_NUM_V1) +#define BIT_CLEAR_ACH1_DESC_NUM_V1(x) ((x) & (~BITS_ACH1_DESC_NUM_V1)) +#define BIT_GET_ACH1_DESC_NUM_V1(x) \ + (((x) >> BIT_SHIFT_ACH1_DESC_NUM_V1) & BIT_MASK_ACH1_DESC_NUM_V1) +#define BIT_SET_ACH1_DESC_NUM_V1(x, v) \ + (BIT_CLEAR_ACH1_DESC_NUM_V1(x) | BIT_ACH1_DESC_NUM_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VOQ_TXBD_NUM (Offset 0x0384) */ + +#define BIT_PCIE_VOQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_VOQ_TXBD_NUM (Offset 0x0384) */ + +#define BIT_HCI_VOQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH0_ACH1_TXBD_NUM (Offset 0x0384) */ + +#define BIT_PCIE_ACH0_FLAG BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VOQ_TXBD_NUM (Offset 0x0384) */ + +#define BIT_SHIFT_VOQ_DESC_MODE 12 +#define BIT_MASK_VOQ_DESC_MODE 0x3 +#define BIT_VOQ_DESC_MODE(x) \ + (((x) & BIT_MASK_VOQ_DESC_MODE) << BIT_SHIFT_VOQ_DESC_MODE) +#define BITS_VOQ_DESC_MODE (BIT_MASK_VOQ_DESC_MODE << BIT_SHIFT_VOQ_DESC_MODE) +#define BIT_CLEAR_VOQ_DESC_MODE(x) ((x) & (~BITS_VOQ_DESC_MODE)) +#define BIT_GET_VOQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_MODE) & BIT_MASK_VOQ_DESC_MODE) +#define BIT_SET_VOQ_DESC_MODE(x, v) \ + (BIT_CLEAR_VOQ_DESC_MODE(x) | BIT_VOQ_DESC_MODE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH0_ACH1_TXBD_NUM (Offset 0x0384) */ + +#define BIT_SHIFT_ACH0_DESC_MODE 12 +#define BIT_MASK_ACH0_DESC_MODE 0x3 +#define BIT_ACH0_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH0_DESC_MODE) << BIT_SHIFT_ACH0_DESC_MODE) +#define BITS_ACH0_DESC_MODE \ + (BIT_MASK_ACH0_DESC_MODE << BIT_SHIFT_ACH0_DESC_MODE) +#define BIT_CLEAR_ACH0_DESC_MODE(x) ((x) & (~BITS_ACH0_DESC_MODE)) +#define BIT_GET_ACH0_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH0_DESC_MODE) & BIT_MASK_ACH0_DESC_MODE) +#define BIT_SET_ACH0_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH0_DESC_MODE(x) | BIT_ACH0_DESC_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VOQ_TXBD_NUM (Offset 0x0384) */ + +#define BIT_SHIFT_VOQ_DESC_NUM 0 +#define BIT_MASK_VOQ_DESC_NUM 0xfff +#define BIT_VOQ_DESC_NUM(x) \ + (((x) & BIT_MASK_VOQ_DESC_NUM) << BIT_SHIFT_VOQ_DESC_NUM) +#define BITS_VOQ_DESC_NUM (BIT_MASK_VOQ_DESC_NUM << BIT_SHIFT_VOQ_DESC_NUM) +#define BIT_CLEAR_VOQ_DESC_NUM(x) ((x) & (~BITS_VOQ_DESC_NUM)) +#define BIT_GET_VOQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_NUM) & BIT_MASK_VOQ_DESC_NUM) +#define BIT_SET_VOQ_DESC_NUM(x, v) \ + (BIT_CLEAR_VOQ_DESC_NUM(x) | BIT_VOQ_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH0_ACH1_TXBD_NUM (Offset 0x0384) */ + +#define BIT_SHIFT_ACH0_DESC_NUM 0 +#define BIT_MASK_ACH0_DESC_NUM 0xfff +#define BIT_ACH0_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH0_DESC_NUM) << BIT_SHIFT_ACH0_DESC_NUM) +#define BITS_ACH0_DESC_NUM (BIT_MASK_ACH0_DESC_NUM << BIT_SHIFT_ACH0_DESC_NUM) +#define BIT_CLEAR_ACH0_DESC_NUM(x) ((x) & (~BITS_ACH0_DESC_NUM)) +#define BIT_GET_ACH0_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH0_DESC_NUM) & BIT_MASK_ACH0_DESC_NUM) +#define BIT_SET_ACH0_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH0_DESC_NUM(x) | BIT_ACH0_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VIQ_TXBD_NUM (Offset 0x0386) */ + +#define BIT_PCIE_VIQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_VIQ_TXBD_NUM (Offset 0x0386) */ + +#define BIT_HCI_VIQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VIQ_TXBD_NUM (Offset 0x0386) */ + +#define BIT_SHIFT_VIQ_DESC_MODE 12 +#define BIT_MASK_VIQ_DESC_MODE 0x3 +#define BIT_VIQ_DESC_MODE(x) \ + (((x) & BIT_MASK_VIQ_DESC_MODE) << BIT_SHIFT_VIQ_DESC_MODE) +#define BITS_VIQ_DESC_MODE (BIT_MASK_VIQ_DESC_MODE << BIT_SHIFT_VIQ_DESC_MODE) +#define BIT_CLEAR_VIQ_DESC_MODE(x) ((x) & (~BITS_VIQ_DESC_MODE)) +#define BIT_GET_VIQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_MODE) & BIT_MASK_VIQ_DESC_MODE) +#define BIT_SET_VIQ_DESC_MODE(x, v) \ + (BIT_CLEAR_VIQ_DESC_MODE(x) | BIT_VIQ_DESC_MODE(v)) + +#define BIT_SHIFT_VIQ_DESC_NUM 0 +#define BIT_MASK_VIQ_DESC_NUM 0xfff +#define BIT_VIQ_DESC_NUM(x) \ + (((x) & BIT_MASK_VIQ_DESC_NUM) << BIT_SHIFT_VIQ_DESC_NUM) +#define BITS_VIQ_DESC_NUM (BIT_MASK_VIQ_DESC_NUM << BIT_SHIFT_VIQ_DESC_NUM) +#define BIT_CLEAR_VIQ_DESC_NUM(x) ((x) & (~BITS_VIQ_DESC_NUM)) +#define BIT_GET_VIQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_NUM) & BIT_MASK_VIQ_DESC_NUM) +#define BIT_SET_VIQ_DESC_NUM(x, v) \ + (BIT_CLEAR_VIQ_DESC_NUM(x) | BIT_VIQ_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH2_ACH3_TXBD_NUM (Offset 0x0388) */ + +#define BIT_PCIE_ACH3_FLAG_V1 BIT(30) + +#define BIT_SHIFT_ACH3_DESC_MODE_V1 28 +#define BIT_MASK_ACH3_DESC_MODE_V1 0x3 +#define BIT_ACH3_DESC_MODE_V1(x) \ + (((x) & BIT_MASK_ACH3_DESC_MODE_V1) << BIT_SHIFT_ACH3_DESC_MODE_V1) +#define BITS_ACH3_DESC_MODE_V1 \ + (BIT_MASK_ACH3_DESC_MODE_V1 << BIT_SHIFT_ACH3_DESC_MODE_V1) +#define BIT_CLEAR_ACH3_DESC_MODE_V1(x) ((x) & (~BITS_ACH3_DESC_MODE_V1)) +#define BIT_GET_ACH3_DESC_MODE_V1(x) \ + (((x) >> BIT_SHIFT_ACH3_DESC_MODE_V1) & BIT_MASK_ACH3_DESC_MODE_V1) +#define BIT_SET_ACH3_DESC_MODE_V1(x, v) \ + (BIT_CLEAR_ACH3_DESC_MODE_V1(x) | BIT_ACH3_DESC_MODE_V1(v)) + +#define BIT_SHIFT_ACH3_DESC_NUM_V1 16 +#define BIT_MASK_ACH3_DESC_NUM_V1 0xfff +#define BIT_ACH3_DESC_NUM_V1(x) \ + (((x) & BIT_MASK_ACH3_DESC_NUM_V1) << BIT_SHIFT_ACH3_DESC_NUM_V1) +#define BITS_ACH3_DESC_NUM_V1 \ + (BIT_MASK_ACH3_DESC_NUM_V1 << BIT_SHIFT_ACH3_DESC_NUM_V1) +#define BIT_CLEAR_ACH3_DESC_NUM_V1(x) ((x) & (~BITS_ACH3_DESC_NUM_V1)) +#define BIT_GET_ACH3_DESC_NUM_V1(x) \ + (((x) >> BIT_SHIFT_ACH3_DESC_NUM_V1) & BIT_MASK_ACH3_DESC_NUM_V1) +#define BIT_SET_ACH3_DESC_NUM_V1(x, v) \ + (BIT_CLEAR_ACH3_DESC_NUM_V1(x) | BIT_ACH3_DESC_NUM_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BEQ_TXBD_NUM (Offset 0x0388) */ + +#define BIT_PCIE_BEQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BEQ_TXBD_NUM (Offset 0x0388) */ + +#define BIT_HCI_BEQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH2_ACH3_TXBD_NUM (Offset 0x0388) */ + +#define BIT_PCIE_ACH2_FLAG BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BEQ_TXBD_NUM (Offset 0x0388) */ + +#define BIT_SHIFT_BEQ_DESC_MODE 12 +#define BIT_MASK_BEQ_DESC_MODE 0x3 +#define BIT_BEQ_DESC_MODE(x) \ + (((x) & BIT_MASK_BEQ_DESC_MODE) << BIT_SHIFT_BEQ_DESC_MODE) +#define BITS_BEQ_DESC_MODE (BIT_MASK_BEQ_DESC_MODE << BIT_SHIFT_BEQ_DESC_MODE) +#define BIT_CLEAR_BEQ_DESC_MODE(x) ((x) & (~BITS_BEQ_DESC_MODE)) +#define BIT_GET_BEQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_MODE) & BIT_MASK_BEQ_DESC_MODE) +#define BIT_SET_BEQ_DESC_MODE(x, v) \ + (BIT_CLEAR_BEQ_DESC_MODE(x) | BIT_BEQ_DESC_MODE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH2_ACH3_TXBD_NUM (Offset 0x0388) */ + +#define BIT_SHIFT_ACH2_DESC_MODE 12 +#define BIT_MASK_ACH2_DESC_MODE 0x3 +#define BIT_ACH2_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH2_DESC_MODE) << BIT_SHIFT_ACH2_DESC_MODE) +#define BITS_ACH2_DESC_MODE \ + (BIT_MASK_ACH2_DESC_MODE << BIT_SHIFT_ACH2_DESC_MODE) +#define BIT_CLEAR_ACH2_DESC_MODE(x) ((x) & (~BITS_ACH2_DESC_MODE)) +#define BIT_GET_ACH2_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH2_DESC_MODE) & BIT_MASK_ACH2_DESC_MODE) +#define BIT_SET_ACH2_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH2_DESC_MODE(x) | BIT_ACH2_DESC_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BEQ_TXBD_NUM (Offset 0x0388) */ + +#define BIT_SHIFT_BEQ_DESC_NUM 0 +#define BIT_MASK_BEQ_DESC_NUM 0xfff +#define BIT_BEQ_DESC_NUM(x) \ + (((x) & BIT_MASK_BEQ_DESC_NUM) << BIT_SHIFT_BEQ_DESC_NUM) +#define BITS_BEQ_DESC_NUM (BIT_MASK_BEQ_DESC_NUM << BIT_SHIFT_BEQ_DESC_NUM) +#define BIT_CLEAR_BEQ_DESC_NUM(x) ((x) & (~BITS_BEQ_DESC_NUM)) +#define BIT_GET_BEQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_NUM) & BIT_MASK_BEQ_DESC_NUM) +#define BIT_SET_BEQ_DESC_NUM(x, v) \ + (BIT_CLEAR_BEQ_DESC_NUM(x) | BIT_BEQ_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH2_ACH3_TXBD_NUM (Offset 0x0388) */ + +#define BIT_SHIFT_ACH2_DESC_NUM 0 +#define BIT_MASK_ACH2_DESC_NUM 0xfff +#define BIT_ACH2_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH2_DESC_NUM) << BIT_SHIFT_ACH2_DESC_NUM) +#define BITS_ACH2_DESC_NUM (BIT_MASK_ACH2_DESC_NUM << BIT_SHIFT_ACH2_DESC_NUM) +#define BIT_CLEAR_ACH2_DESC_NUM(x) ((x) & (~BITS_ACH2_DESC_NUM)) +#define BIT_GET_ACH2_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH2_DESC_NUM) & BIT_MASK_ACH2_DESC_NUM) +#define BIT_SET_ACH2_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH2_DESC_NUM(x) | BIT_ACH2_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BKQ_TXBD_NUM (Offset 0x038A) */ + +#define BIT_PCIE_BKQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BKQ_TXBD_NUM (Offset 0x038A) */ + +#define BIT_HCI_BKQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BKQ_TXBD_NUM (Offset 0x038A) */ + +#define BIT_SHIFT_BKQ_DESC_MODE 12 +#define BIT_MASK_BKQ_DESC_MODE 0x3 +#define BIT_BKQ_DESC_MODE(x) \ + (((x) & BIT_MASK_BKQ_DESC_MODE) << BIT_SHIFT_BKQ_DESC_MODE) +#define BITS_BKQ_DESC_MODE (BIT_MASK_BKQ_DESC_MODE << BIT_SHIFT_BKQ_DESC_MODE) +#define BIT_CLEAR_BKQ_DESC_MODE(x) ((x) & (~BITS_BKQ_DESC_MODE)) +#define BIT_GET_BKQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_MODE) & BIT_MASK_BKQ_DESC_MODE) +#define BIT_SET_BKQ_DESC_MODE(x, v) \ + (BIT_CLEAR_BKQ_DESC_MODE(x) | BIT_BKQ_DESC_MODE(v)) + +#define BIT_SHIFT_BKQ_DESC_NUM 0 +#define BIT_MASK_BKQ_DESC_NUM 0xfff +#define BIT_BKQ_DESC_NUM(x) \ + (((x) & BIT_MASK_BKQ_DESC_NUM) << BIT_SHIFT_BKQ_DESC_NUM) +#define BITS_BKQ_DESC_NUM (BIT_MASK_BKQ_DESC_NUM << BIT_SHIFT_BKQ_DESC_NUM) +#define BIT_CLEAR_BKQ_DESC_NUM(x) ((x) & (~BITS_BKQ_DESC_NUM)) +#define BIT_GET_BKQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_NUM) & BIT_MASK_BKQ_DESC_NUM) +#define BIT_SET_BKQ_DESC_NUM(x, v) \ + (BIT_CLEAR_BKQ_DESC_NUM(x) | BIT_BKQ_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI0Q_HI1Q_TXBD_NUM (Offset 0x038C) */ + +#define BIT_P0HI1Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI1Q_DESC_MODE 28 +#define BIT_MASK_P0HI1Q_DESC_MODE 0x3 +#define BIT_P0HI1Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI1Q_DESC_MODE) << BIT_SHIFT_P0HI1Q_DESC_MODE) +#define BITS_P0HI1Q_DESC_MODE \ + (BIT_MASK_P0HI1Q_DESC_MODE << BIT_SHIFT_P0HI1Q_DESC_MODE) +#define BIT_CLEAR_P0HI1Q_DESC_MODE(x) ((x) & (~BITS_P0HI1Q_DESC_MODE)) +#define BIT_GET_P0HI1Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI1Q_DESC_MODE) & BIT_MASK_P0HI1Q_DESC_MODE) +#define BIT_SET_P0HI1Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI1Q_DESC_MODE(x) | BIT_P0HI1Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI1Q_DESC_NUM 16 +#define BIT_MASK_P0HI1Q_DESC_NUM 0xfff +#define BIT_P0HI1Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI1Q_DESC_NUM) << BIT_SHIFT_P0HI1Q_DESC_NUM) +#define BITS_P0HI1Q_DESC_NUM \ + (BIT_MASK_P0HI1Q_DESC_NUM << BIT_SHIFT_P0HI1Q_DESC_NUM) +#define BIT_CLEAR_P0HI1Q_DESC_NUM(x) ((x) & (~BITS_P0HI1Q_DESC_NUM)) +#define BIT_GET_P0HI1Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI1Q_DESC_NUM) & BIT_MASK_P0HI1Q_DESC_NUM) +#define BIT_SET_P0HI1Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI1Q_DESC_NUM(x) | BIT_P0HI1Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI0Q_TXBD_NUM (Offset 0x038C) */ + +#define BIT_HI0Q_FLAG BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI0Q_HI1Q_TXBD_NUM (Offset 0x038C) */ + +#define BIT_P0HI0Q_FLAG BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI0Q_TXBD_NUM (Offset 0x038C) */ + +#define BIT_SHIFT_HI0Q_DESC_MODE 12 +#define BIT_MASK_HI0Q_DESC_MODE 0x3 +#define BIT_HI0Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI0Q_DESC_MODE) << BIT_SHIFT_HI0Q_DESC_MODE) +#define BITS_HI0Q_DESC_MODE \ + (BIT_MASK_HI0Q_DESC_MODE << BIT_SHIFT_HI0Q_DESC_MODE) +#define BIT_CLEAR_HI0Q_DESC_MODE(x) ((x) & (~BITS_HI0Q_DESC_MODE)) +#define BIT_GET_HI0Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_MODE) & BIT_MASK_HI0Q_DESC_MODE) +#define BIT_SET_HI0Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI0Q_DESC_MODE(x) | BIT_HI0Q_DESC_MODE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI0Q_HI1Q_TXBD_NUM (Offset 0x038C) */ + +#define BIT_SHIFT_P0HI0Q_DESC_MODE 12 +#define BIT_MASK_P0HI0Q_DESC_MODE 0x3 +#define BIT_P0HI0Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI0Q_DESC_MODE) << BIT_SHIFT_P0HI0Q_DESC_MODE) +#define BITS_P0HI0Q_DESC_MODE \ + (BIT_MASK_P0HI0Q_DESC_MODE << BIT_SHIFT_P0HI0Q_DESC_MODE) +#define BIT_CLEAR_P0HI0Q_DESC_MODE(x) ((x) & (~BITS_P0HI0Q_DESC_MODE)) +#define BIT_GET_P0HI0Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI0Q_DESC_MODE) & BIT_MASK_P0HI0Q_DESC_MODE) +#define BIT_SET_P0HI0Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI0Q_DESC_MODE(x) | BIT_P0HI0Q_DESC_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI0Q_TXBD_NUM (Offset 0x038C) */ + +#define BIT_SHIFT_HI0Q_DESC_NUM 0 +#define BIT_MASK_HI0Q_DESC_NUM 0xfff +#define BIT_HI0Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI0Q_DESC_NUM) << BIT_SHIFT_HI0Q_DESC_NUM) +#define BITS_HI0Q_DESC_NUM (BIT_MASK_HI0Q_DESC_NUM << BIT_SHIFT_HI0Q_DESC_NUM) +#define BIT_CLEAR_HI0Q_DESC_NUM(x) ((x) & (~BITS_HI0Q_DESC_NUM)) +#define BIT_GET_HI0Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_NUM) & BIT_MASK_HI0Q_DESC_NUM) +#define BIT_SET_HI0Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI0Q_DESC_NUM(x) | BIT_HI0Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI0Q_HI1Q_TXBD_NUM (Offset 0x038C) */ + +#define BIT_SHIFT_P0HI0Q_DESC_NUM 0 +#define BIT_MASK_P0HI0Q_DESC_NUM 0xfff +#define BIT_P0HI0Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI0Q_DESC_NUM) << BIT_SHIFT_P0HI0Q_DESC_NUM) +#define BITS_P0HI0Q_DESC_NUM \ + (BIT_MASK_P0HI0Q_DESC_NUM << BIT_SHIFT_P0HI0Q_DESC_NUM) +#define BIT_CLEAR_P0HI0Q_DESC_NUM(x) ((x) & (~BITS_P0HI0Q_DESC_NUM)) +#define BIT_GET_P0HI0Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI0Q_DESC_NUM) & BIT_MASK_P0HI0Q_DESC_NUM) +#define BIT_SET_P0HI0Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI0Q_DESC_NUM(x) | BIT_P0HI0Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI1Q_TXBD_NUM (Offset 0x038E) */ + +#define BIT_HI1Q_FLAG BIT(14) + +#define BIT_SHIFT_HI1Q_DESC_MODE 12 +#define BIT_MASK_HI1Q_DESC_MODE 0x3 +#define BIT_HI1Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI1Q_DESC_MODE) << BIT_SHIFT_HI1Q_DESC_MODE) +#define BITS_HI1Q_DESC_MODE \ + (BIT_MASK_HI1Q_DESC_MODE << BIT_SHIFT_HI1Q_DESC_MODE) +#define BIT_CLEAR_HI1Q_DESC_MODE(x) ((x) & (~BITS_HI1Q_DESC_MODE)) +#define BIT_GET_HI1Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_MODE) & BIT_MASK_HI1Q_DESC_MODE) +#define BIT_SET_HI1Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI1Q_DESC_MODE(x) | BIT_HI1Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI1Q_DESC_NUM 0 +#define BIT_MASK_HI1Q_DESC_NUM 0xfff +#define BIT_HI1Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI1Q_DESC_NUM) << BIT_SHIFT_HI1Q_DESC_NUM) +#define BITS_HI1Q_DESC_NUM (BIT_MASK_HI1Q_DESC_NUM << BIT_SHIFT_HI1Q_DESC_NUM) +#define BIT_CLEAR_HI1Q_DESC_NUM(x) ((x) & (~BITS_HI1Q_DESC_NUM)) +#define BIT_GET_HI1Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_NUM) & BIT_MASK_HI1Q_DESC_NUM) +#define BIT_SET_HI1Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI1Q_DESC_NUM(x) | BIT_HI1Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI2Q_HI3Q_TXBD_NUM (Offset 0x0390) */ + +#define BIT_P0HI3Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI3Q_DESC_MODE 28 +#define BIT_MASK_P0HI3Q_DESC_MODE 0x3 +#define BIT_P0HI3Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI3Q_DESC_MODE) << BIT_SHIFT_P0HI3Q_DESC_MODE) +#define BITS_P0HI3Q_DESC_MODE \ + (BIT_MASK_P0HI3Q_DESC_MODE << BIT_SHIFT_P0HI3Q_DESC_MODE) +#define BIT_CLEAR_P0HI3Q_DESC_MODE(x) ((x) & (~BITS_P0HI3Q_DESC_MODE)) +#define BIT_GET_P0HI3Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI3Q_DESC_MODE) & BIT_MASK_P0HI3Q_DESC_MODE) +#define BIT_SET_P0HI3Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI3Q_DESC_MODE(x) | BIT_P0HI3Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI3Q_DESC_NUM 16 +#define BIT_MASK_P0HI3Q_DESC_NUM 0xfff +#define BIT_P0HI3Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI3Q_DESC_NUM) << BIT_SHIFT_P0HI3Q_DESC_NUM) +#define BITS_P0HI3Q_DESC_NUM \ + (BIT_MASK_P0HI3Q_DESC_NUM << BIT_SHIFT_P0HI3Q_DESC_NUM) +#define BIT_CLEAR_P0HI3Q_DESC_NUM(x) ((x) & (~BITS_P0HI3Q_DESC_NUM)) +#define BIT_GET_P0HI3Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI3Q_DESC_NUM) & BIT_MASK_P0HI3Q_DESC_NUM) +#define BIT_SET_P0HI3Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI3Q_DESC_NUM(x) | BIT_P0HI3Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI2Q_TXBD_NUM (Offset 0x0390) */ + +#define BIT_HI2Q_FLAG BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI2Q_HI3Q_TXBD_NUM (Offset 0x0390) */ + +#define BIT_P0HI2Q_FLAG BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI2Q_TXBD_NUM (Offset 0x0390) */ + +#define BIT_SHIFT_HI2Q_DESC_MODE 12 +#define BIT_MASK_HI2Q_DESC_MODE 0x3 +#define BIT_HI2Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI2Q_DESC_MODE) << BIT_SHIFT_HI2Q_DESC_MODE) +#define BITS_HI2Q_DESC_MODE \ + (BIT_MASK_HI2Q_DESC_MODE << BIT_SHIFT_HI2Q_DESC_MODE) +#define BIT_CLEAR_HI2Q_DESC_MODE(x) ((x) & (~BITS_HI2Q_DESC_MODE)) +#define BIT_GET_HI2Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_MODE) & BIT_MASK_HI2Q_DESC_MODE) +#define BIT_SET_HI2Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI2Q_DESC_MODE(x) | BIT_HI2Q_DESC_MODE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI2Q_HI3Q_TXBD_NUM (Offset 0x0390) */ + +#define BIT_SHIFT_P0HI2Q_DESC_MODE 12 +#define BIT_MASK_P0HI2Q_DESC_MODE 0x3 +#define BIT_P0HI2Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI2Q_DESC_MODE) << BIT_SHIFT_P0HI2Q_DESC_MODE) +#define BITS_P0HI2Q_DESC_MODE \ + (BIT_MASK_P0HI2Q_DESC_MODE << BIT_SHIFT_P0HI2Q_DESC_MODE) +#define BIT_CLEAR_P0HI2Q_DESC_MODE(x) ((x) & (~BITS_P0HI2Q_DESC_MODE)) +#define BIT_GET_P0HI2Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI2Q_DESC_MODE) & BIT_MASK_P0HI2Q_DESC_MODE) +#define BIT_SET_P0HI2Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI2Q_DESC_MODE(x) | BIT_P0HI2Q_DESC_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI2Q_TXBD_NUM (Offset 0x0390) */ + +#define BIT_SHIFT_HI2Q_DESC_NUM 0 +#define BIT_MASK_HI2Q_DESC_NUM 0xfff +#define BIT_HI2Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI2Q_DESC_NUM) << BIT_SHIFT_HI2Q_DESC_NUM) +#define BITS_HI2Q_DESC_NUM (BIT_MASK_HI2Q_DESC_NUM << BIT_SHIFT_HI2Q_DESC_NUM) +#define BIT_CLEAR_HI2Q_DESC_NUM(x) ((x) & (~BITS_HI2Q_DESC_NUM)) +#define BIT_GET_HI2Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_NUM) & BIT_MASK_HI2Q_DESC_NUM) +#define BIT_SET_HI2Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI2Q_DESC_NUM(x) | BIT_HI2Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI2Q_HI3Q_TXBD_NUM (Offset 0x0390) */ + +#define BIT_SHIFT_P0HI2Q_DESC_NUM 0 +#define BIT_MASK_P0HI2Q_DESC_NUM 0xfff +#define BIT_P0HI2Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI2Q_DESC_NUM) << BIT_SHIFT_P0HI2Q_DESC_NUM) +#define BITS_P0HI2Q_DESC_NUM \ + (BIT_MASK_P0HI2Q_DESC_NUM << BIT_SHIFT_P0HI2Q_DESC_NUM) +#define BIT_CLEAR_P0HI2Q_DESC_NUM(x) ((x) & (~BITS_P0HI2Q_DESC_NUM)) +#define BIT_GET_P0HI2Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI2Q_DESC_NUM) & BIT_MASK_P0HI2Q_DESC_NUM) +#define BIT_SET_P0HI2Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI2Q_DESC_NUM(x) | BIT_P0HI2Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI3Q_TXBD_NUM (Offset 0x0392) */ + +#define BIT_HI3Q_FLAG BIT(14) + +#define BIT_SHIFT_HI3Q_DESC_MODE 12 +#define BIT_MASK_HI3Q_DESC_MODE 0x3 +#define BIT_HI3Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI3Q_DESC_MODE) << BIT_SHIFT_HI3Q_DESC_MODE) +#define BITS_HI3Q_DESC_MODE \ + (BIT_MASK_HI3Q_DESC_MODE << BIT_SHIFT_HI3Q_DESC_MODE) +#define BIT_CLEAR_HI3Q_DESC_MODE(x) ((x) & (~BITS_HI3Q_DESC_MODE)) +#define BIT_GET_HI3Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_MODE) & BIT_MASK_HI3Q_DESC_MODE) +#define BIT_SET_HI3Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI3Q_DESC_MODE(x) | BIT_HI3Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI3Q_DESC_NUM 0 +#define BIT_MASK_HI3Q_DESC_NUM 0xfff +#define BIT_HI3Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI3Q_DESC_NUM) << BIT_SHIFT_HI3Q_DESC_NUM) +#define BITS_HI3Q_DESC_NUM (BIT_MASK_HI3Q_DESC_NUM << BIT_SHIFT_HI3Q_DESC_NUM) +#define BIT_CLEAR_HI3Q_DESC_NUM(x) ((x) & (~BITS_HI3Q_DESC_NUM)) +#define BIT_GET_HI3Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_NUM) & BIT_MASK_HI3Q_DESC_NUM) +#define BIT_SET_HI3Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI3Q_DESC_NUM(x) | BIT_HI3Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI4Q_HI5Q_TXBD_NUM (Offset 0x0394) */ + +#define BIT_P0HI5Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI5Q_DESC_MODE 28 +#define BIT_MASK_P0HI5Q_DESC_MODE 0x3 +#define BIT_P0HI5Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI5Q_DESC_MODE) << BIT_SHIFT_P0HI5Q_DESC_MODE) +#define BITS_P0HI5Q_DESC_MODE \ + (BIT_MASK_P0HI5Q_DESC_MODE << BIT_SHIFT_P0HI5Q_DESC_MODE) +#define BIT_CLEAR_P0HI5Q_DESC_MODE(x) ((x) & (~BITS_P0HI5Q_DESC_MODE)) +#define BIT_GET_P0HI5Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI5Q_DESC_MODE) & BIT_MASK_P0HI5Q_DESC_MODE) +#define BIT_SET_P0HI5Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI5Q_DESC_MODE(x) | BIT_P0HI5Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI5Q_DESC_NUM 16 +#define BIT_MASK_P0HI5Q_DESC_NUM 0xfff +#define BIT_P0HI5Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI5Q_DESC_NUM) << BIT_SHIFT_P0HI5Q_DESC_NUM) +#define BITS_P0HI5Q_DESC_NUM \ + (BIT_MASK_P0HI5Q_DESC_NUM << BIT_SHIFT_P0HI5Q_DESC_NUM) +#define BIT_CLEAR_P0HI5Q_DESC_NUM(x) ((x) & (~BITS_P0HI5Q_DESC_NUM)) +#define BIT_GET_P0HI5Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI5Q_DESC_NUM) & BIT_MASK_P0HI5Q_DESC_NUM) +#define BIT_SET_P0HI5Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI5Q_DESC_NUM(x) | BIT_P0HI5Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI4Q_TXBD_NUM (Offset 0x0394) */ + +#define BIT_HI4Q_FLAG BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI4Q_HI5Q_TXBD_NUM (Offset 0x0394) */ + +#define BIT_P0HI4Q_FLAG BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI4Q_TXBD_NUM (Offset 0x0394) */ + +#define BIT_SHIFT_HI4Q_DESC_MODE 12 +#define BIT_MASK_HI4Q_DESC_MODE 0x3 +#define BIT_HI4Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI4Q_DESC_MODE) << BIT_SHIFT_HI4Q_DESC_MODE) +#define BITS_HI4Q_DESC_MODE \ + (BIT_MASK_HI4Q_DESC_MODE << BIT_SHIFT_HI4Q_DESC_MODE) +#define BIT_CLEAR_HI4Q_DESC_MODE(x) ((x) & (~BITS_HI4Q_DESC_MODE)) +#define BIT_GET_HI4Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_MODE) & BIT_MASK_HI4Q_DESC_MODE) +#define BIT_SET_HI4Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI4Q_DESC_MODE(x) | BIT_HI4Q_DESC_MODE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI4Q_HI5Q_TXBD_NUM (Offset 0x0394) */ + +#define BIT_SHIFT_P0HI4Q_DESC_MODE 12 +#define BIT_MASK_P0HI4Q_DESC_MODE 0x3 +#define BIT_P0HI4Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI4Q_DESC_MODE) << BIT_SHIFT_P0HI4Q_DESC_MODE) +#define BITS_P0HI4Q_DESC_MODE \ + (BIT_MASK_P0HI4Q_DESC_MODE << BIT_SHIFT_P0HI4Q_DESC_MODE) +#define BIT_CLEAR_P0HI4Q_DESC_MODE(x) ((x) & (~BITS_P0HI4Q_DESC_MODE)) +#define BIT_GET_P0HI4Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI4Q_DESC_MODE) & BIT_MASK_P0HI4Q_DESC_MODE) +#define BIT_SET_P0HI4Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI4Q_DESC_MODE(x) | BIT_P0HI4Q_DESC_MODE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI4Q_TXBD_NUM (Offset 0x0394) */ + +#define BIT_SHIFT_HI4Q_DESC_NUM 0 +#define BIT_MASK_HI4Q_DESC_NUM 0xfff +#define BIT_HI4Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI4Q_DESC_NUM) << BIT_SHIFT_HI4Q_DESC_NUM) +#define BITS_HI4Q_DESC_NUM (BIT_MASK_HI4Q_DESC_NUM << BIT_SHIFT_HI4Q_DESC_NUM) +#define BIT_CLEAR_HI4Q_DESC_NUM(x) ((x) & (~BITS_HI4Q_DESC_NUM)) +#define BIT_GET_HI4Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_NUM) & BIT_MASK_HI4Q_DESC_NUM) +#define BIT_SET_HI4Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI4Q_DESC_NUM(x) | BIT_HI4Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI4Q_HI5Q_TXBD_NUM (Offset 0x0394) */ + +#define BIT_SHIFT_P0HI4Q_DESC_NUM 0 +#define BIT_MASK_P0HI4Q_DESC_NUM 0xfff +#define BIT_P0HI4Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI4Q_DESC_NUM) << BIT_SHIFT_P0HI4Q_DESC_NUM) +#define BITS_P0HI4Q_DESC_NUM \ + (BIT_MASK_P0HI4Q_DESC_NUM << BIT_SHIFT_P0HI4Q_DESC_NUM) +#define BIT_CLEAR_P0HI4Q_DESC_NUM(x) ((x) & (~BITS_P0HI4Q_DESC_NUM)) +#define BIT_GET_P0HI4Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI4Q_DESC_NUM) & BIT_MASK_P0HI4Q_DESC_NUM) +#define BIT_SET_P0HI4Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI4Q_DESC_NUM(x) | BIT_P0HI4Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI5Q_TXBD_NUM (Offset 0x0396) */ + +#define BIT_HI5Q_FLAG BIT(14) + +#define BIT_SHIFT_HI5Q_DESC_MODE 12 +#define BIT_MASK_HI5Q_DESC_MODE 0x3 +#define BIT_HI5Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI5Q_DESC_MODE) << BIT_SHIFT_HI5Q_DESC_MODE) +#define BITS_HI5Q_DESC_MODE \ + (BIT_MASK_HI5Q_DESC_MODE << BIT_SHIFT_HI5Q_DESC_MODE) +#define BIT_CLEAR_HI5Q_DESC_MODE(x) ((x) & (~BITS_HI5Q_DESC_MODE)) +#define BIT_GET_HI5Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_MODE) & BIT_MASK_HI5Q_DESC_MODE) +#define BIT_SET_HI5Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI5Q_DESC_MODE(x) | BIT_HI5Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI5Q_DESC_NUM 0 +#define BIT_MASK_HI5Q_DESC_NUM 0xfff +#define BIT_HI5Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI5Q_DESC_NUM) << BIT_SHIFT_HI5Q_DESC_NUM) +#define BITS_HI5Q_DESC_NUM (BIT_MASK_HI5Q_DESC_NUM << BIT_SHIFT_HI5Q_DESC_NUM) +#define BIT_CLEAR_HI5Q_DESC_NUM(x) ((x) & (~BITS_HI5Q_DESC_NUM)) +#define BIT_GET_HI5Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_NUM) & BIT_MASK_HI5Q_DESC_NUM) +#define BIT_SET_HI5Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI5Q_DESC_NUM(x) | BIT_HI5Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI6Q_HI7Q_TXBD_NUM (Offset 0x0398) */ + +#define BIT_P0HI7Q_FLAG BIT(30) +#define BIT_CLR_FWCMDQ_HW_IDX BIT(30) +#define BIT_CLR_P0HI7Q_HW_IDX BIT(29) + +#define BIT_SHIFT_P0HI7Q_DESC_MODE 28 +#define BIT_MASK_P0HI7Q_DESC_MODE 0x3 +#define BIT_P0HI7Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI7Q_DESC_MODE) << BIT_SHIFT_P0HI7Q_DESC_MODE) +#define BITS_P0HI7Q_DESC_MODE \ + (BIT_MASK_P0HI7Q_DESC_MODE << BIT_SHIFT_P0HI7Q_DESC_MODE) +#define BIT_CLEAR_P0HI7Q_DESC_MODE(x) ((x) & (~BITS_P0HI7Q_DESC_MODE)) +#define BIT_GET_P0HI7Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI7Q_DESC_MODE) & BIT_MASK_P0HI7Q_DESC_MODE) +#define BIT_SET_P0HI7Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI7Q_DESC_MODE(x) | BIT_P0HI7Q_DESC_MODE(v)) + +#define BIT_CLR_P0HI6Q_HW_IDX BIT(28) +#define BIT_CLR_P0HI5Q_HW_IDX BIT(27) +#define BIT_CLR_P0HI4Q_HW_IDX BIT(26) +#define BIT_CLR_P0HI3Q_HW_IDX BIT(25) +#define BIT_CLR_P0HI2Q_HW_IDX BIT(24) +#define BIT_CLR_P0HI1Q_HW_IDX BIT(23) +#define BIT_CLR_P0HI0Q_HW_IDX BIT(22) +#define BIT_CLR_ACH3_HW_IDX BIT(21) +#define BIT_CLR_ACH2_HW_IDX BIT(20) +#define BIT_CLR_ACH1_HW_IDX BIT(19) +#define BIT_CLR_ACH0_HW_IDX BIT(18) +#define BIT_CLR_P0MGQ_HW_IDX BIT(17) + +#define BIT_SHIFT_P0HI7Q_DESC_NUM 16 +#define BIT_MASK_P0HI7Q_DESC_NUM 0xfff +#define BIT_P0HI7Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI7Q_DESC_NUM) << BIT_SHIFT_P0HI7Q_DESC_NUM) +#define BITS_P0HI7Q_DESC_NUM \ + (BIT_MASK_P0HI7Q_DESC_NUM << BIT_SHIFT_P0HI7Q_DESC_NUM) +#define BIT_CLEAR_P0HI7Q_DESC_NUM(x) ((x) & (~BITS_P0HI7Q_DESC_NUM)) +#define BIT_GET_P0HI7Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI7Q_DESC_NUM) & BIT_MASK_P0HI7Q_DESC_NUM) +#define BIT_SET_P0HI7Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI7Q_DESC_NUM(x) | BIT_P0HI7Q_DESC_NUM(v)) + +#define BIT_CLR_P0RXQ_HW_IDX BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI6Q_TXBD_NUM (Offset 0x0398) */ + +#define BIT_HI6Q_FLAG BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI6Q_HI7Q_TXBD_NUM (Offset 0x0398) */ + +#define BIT_P0HI6Q_FLAG BIT(14) +#define BIT_CLR_PFWCMDQ_HOST_IDX BIT(14) +#define BIT_CLR_P0HI7Q_HOST_IDX BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI6Q_TXBD_NUM (Offset 0x0398) */ + +#define BIT_SHIFT_HI6Q_DESC_MODE 12 +#define BIT_MASK_HI6Q_DESC_MODE 0x3 +#define BIT_HI6Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI6Q_DESC_MODE) << BIT_SHIFT_HI6Q_DESC_MODE) +#define BITS_HI6Q_DESC_MODE \ + (BIT_MASK_HI6Q_DESC_MODE << BIT_SHIFT_HI6Q_DESC_MODE) +#define BIT_CLEAR_HI6Q_DESC_MODE(x) ((x) & (~BITS_HI6Q_DESC_MODE)) +#define BIT_GET_HI6Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_MODE) & BIT_MASK_HI6Q_DESC_MODE) +#define BIT_SET_HI6Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI6Q_DESC_MODE(x) | BIT_HI6Q_DESC_MODE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI6Q_HI7Q_TXBD_NUM (Offset 0x0398) */ + +#define BIT_SHIFT_P0HI6Q_DESC_MODE 12 +#define BIT_MASK_P0HI6Q_DESC_MODE 0x3 +#define BIT_P0HI6Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI6Q_DESC_MODE) << BIT_SHIFT_P0HI6Q_DESC_MODE) +#define BITS_P0HI6Q_DESC_MODE \ + (BIT_MASK_P0HI6Q_DESC_MODE << BIT_SHIFT_P0HI6Q_DESC_MODE) +#define BIT_CLEAR_P0HI6Q_DESC_MODE(x) ((x) & (~BITS_P0HI6Q_DESC_MODE)) +#define BIT_GET_P0HI6Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI6Q_DESC_MODE) & BIT_MASK_P0HI6Q_DESC_MODE) +#define BIT_SET_P0HI6Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI6Q_DESC_MODE(x) | BIT_P0HI6Q_DESC_MODE(v)) + +#define BIT_CLR_P0HI6Q_HOST_IDX BIT(12) +#define BIT_CLR_P0HI5Q_HOST_IDX BIT(11) +#define BIT_CLR_P0HI4Q_HOST_IDX BIT(10) +#define BIT_CLR_P0HI3Q_HOST_IDX BIT(9) +#define BIT_CLR_P0HI2Q_HOST_IDX BIT(8) +#define BIT_CLR_P0HI1Q_HOST_IDX BIT(7) +#define BIT_CLR_P0HI0Q_HOST_IDX BIT(6) +#define BIT_CLR_ACH3_HOST_IDX BIT(5) +#define BIT_CLR_ACH2_HOST_IDX BIT(4) +#define BIT_CLR_ACH1_HOST_IDX BIT(3) +#define BIT_CLR_ACH0_HOST_IDX BIT(2) +#define BIT_CLR_P0MGQ_HOST_IDX BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI6Q_TXBD_NUM (Offset 0x0398) */ + +#define BIT_SHIFT_HI6Q_DESC_NUM 0 +#define BIT_MASK_HI6Q_DESC_NUM 0xfff +#define BIT_HI6Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI6Q_DESC_NUM) << BIT_SHIFT_HI6Q_DESC_NUM) +#define BITS_HI6Q_DESC_NUM (BIT_MASK_HI6Q_DESC_NUM << BIT_SHIFT_HI6Q_DESC_NUM) +#define BIT_CLEAR_HI6Q_DESC_NUM(x) ((x) & (~BITS_HI6Q_DESC_NUM)) +#define BIT_GET_HI6Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_NUM) & BIT_MASK_HI6Q_DESC_NUM) +#define BIT_SET_HI6Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI6Q_DESC_NUM(x) | BIT_HI6Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI6Q_HI7Q_TXBD_NUM (Offset 0x0398) */ + +#define BIT_SHIFT_P0HI6Q_DESC_NUM 0 +#define BIT_MASK_P0HI6Q_DESC_NUM 0xfff +#define BIT_P0HI6Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI6Q_DESC_NUM) << BIT_SHIFT_P0HI6Q_DESC_NUM) +#define BITS_P0HI6Q_DESC_NUM \ + (BIT_MASK_P0HI6Q_DESC_NUM << BIT_SHIFT_P0HI6Q_DESC_NUM) +#define BIT_CLEAR_P0HI6Q_DESC_NUM(x) ((x) & (~BITS_P0HI6Q_DESC_NUM)) +#define BIT_GET_P0HI6Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI6Q_DESC_NUM) & BIT_MASK_P0HI6Q_DESC_NUM) +#define BIT_SET_P0HI6Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI6Q_DESC_NUM(x) | BIT_P0HI6Q_DESC_NUM(v)) + +#define BIT_CLR_P0RXQ_HOST_IDX BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI7Q_TXBD_NUM (Offset 0x039A) */ + +#define BIT_HI7Q_FLAG BIT(14) + +#define BIT_SHIFT_HI7Q_DESC_MODE 12 +#define BIT_MASK_HI7Q_DESC_MODE 0x3 +#define BIT_HI7Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI7Q_DESC_MODE) << BIT_SHIFT_HI7Q_DESC_MODE) +#define BITS_HI7Q_DESC_MODE \ + (BIT_MASK_HI7Q_DESC_MODE << BIT_SHIFT_HI7Q_DESC_MODE) +#define BIT_CLEAR_HI7Q_DESC_MODE(x) ((x) & (~BITS_HI7Q_DESC_MODE)) +#define BIT_GET_HI7Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_MODE) & BIT_MASK_HI7Q_DESC_MODE) +#define BIT_SET_HI7Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI7Q_DESC_MODE(x) | BIT_HI7Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI7Q_DESC_NUM 0 +#define BIT_MASK_HI7Q_DESC_NUM 0xfff +#define BIT_HI7Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI7Q_DESC_NUM) << BIT_SHIFT_HI7Q_DESC_NUM) +#define BITS_HI7Q_DESC_NUM (BIT_MASK_HI7Q_DESC_NUM << BIT_SHIFT_HI7Q_DESC_NUM) +#define BIT_CLEAR_HI7Q_DESC_NUM(x) ((x) & (~BITS_HI7Q_DESC_NUM)) +#define BIT_GET_HI7Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_NUM) & BIT_MASK_HI7Q_DESC_NUM) +#define BIT_SET_HI7Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI7Q_DESC_NUM(x) | BIT_HI7Q_DESC_NUM(v)) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI7Q_HW_IDX BIT(29) +#define BIT_CLR_HI6Q_HW_IDX BIT(28) +#define BIT_CLR_HI5Q_HW_IDX BIT(27) +#define BIT_CLR_HI4Q_HW_IDX BIT(26) +#define BIT_CLR_HI3Q_HW_IDX BIT(25) +#define BIT_CLR_HI2Q_HW_IDX BIT(24) +#define BIT_CLR_HI1Q_HW_IDX BIT(23) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BCN7DOK BIT(23) +#define BIT_BCN7DOKM BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI0Q_HW_IDX BIT(22) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BCN6DOK BIT(22) +#define BIT_BCN6DOKM BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_BKQ_HW_IDX BIT(21) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BCN5DOK BIT(21) +#define BIT_BCN5DOKM BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_BEQ_HW_IDX BIT(20) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BCN4DOK BIT(20) +#define BIT_BCN4DOKM BIT(20) +#define BIT_RX_OVER_RD_ERR BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_VIQ_HW_IDX BIT(19) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BCN3DOK BIT(19) +#define BIT_BCN3DOKM BIT(19) +#define BIT_RXDMA_STUCK BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_VOQ_HW_IDX BIT(18) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BCN2DOK BIT(18) +#define BIT_BCN2DOKM BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_MGQ_HW_IDX BIT(17) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BCN1DOK BIT(17) +#define BIT_BCN1DOKM BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TSFTIMER_HCI (Offset 0x039C) */ + +#define BIT_SHIFT_TSFT2_HCI 16 +#define BIT_MASK_TSFT2_HCI 0xffff +#define BIT_TSFT2_HCI(x) (((x) & BIT_MASK_TSFT2_HCI) << BIT_SHIFT_TSFT2_HCI) +#define BITS_TSFT2_HCI (BIT_MASK_TSFT2_HCI << BIT_SHIFT_TSFT2_HCI) +#define BIT_CLEAR_TSFT2_HCI(x) ((x) & (~BITS_TSFT2_HCI)) +#define BIT_GET_TSFT2_HCI(x) (((x) >> BIT_SHIFT_TSFT2_HCI) & BIT_MASK_TSFT2_HCI) +#define BIT_SET_TSFT2_HCI(x, v) (BIT_CLEAR_TSFT2_HCI(x) | BIT_TSFT2_HCI(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_RXQ_HW_IDX BIT(16) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BCN0DOK BIT(16) +#define BIT_BCN0DOKM BIT(16) + +#define BIT_SHIFT_RX_STATE 16 +#define BIT_MASK_RX_STATE 0x7 +#define BIT_RX_STATE(x) (((x) & BIT_MASK_RX_STATE) << BIT_SHIFT_RX_STATE) +#define BITS_RX_STATE (BIT_MASK_RX_STATE << BIT_SHIFT_RX_STATE) +#define BIT_CLEAR_RX_STATE(x) ((x) & (~BITS_RX_STATE)) +#define BIT_GET_RX_STATE(x) (((x) >> BIT_SHIFT_RX_STATE) & BIT_MASK_RX_STATE) +#define BIT_SET_RX_STATE(x, v) (BIT_CLEAR_RX_STATE(x) | BIT_RX_STATE(v)) + +#define BIT_SRST_TX BIT(15) +#define BIT_M7DOK BIT(15) +#define BIT_M7DOKM BIT(15) +#define BIT_TDE_NO_IDLE BIT(15) +#define BIT_SRST_RX BIT(14) +#define BIT_M6DOK BIT(14) +#define BIT_M6DOKM BIT(14) +#define BIT_TXDMA_STUCK BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI7Q_HOST_IDX BIT(13) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_M5DOK BIT(13) +#define BIT_M5DOKM BIT(13) +#define BIT_TDE_FULL_ERR BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI6Q_HOST_IDX BIT(12) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_M4DOK BIT(12) +#define BIT_M4DOKM BIT(12) +#define BIT_HD_SIZE_ERR BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI5Q_HOST_IDX BIT(11) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_M3DOK BIT(11) +#define BIT_M3DOKM BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI4Q_HOST_IDX BIT(10) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_M2DOK BIT(10) +#define BIT_M2DOKM BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI3Q_HOST_IDX BIT(9) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_M1DOK BIT(9) +#define BIT_M1DOKM BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI2Q_HOST_IDX BIT(8) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_M0DOK BIT(8) +#define BIT_M0DOKM BIT(8) + +#define BIT_SHIFT_TX_STATE 8 +#define BIT_MASK_TX_STATE 0xf +#define BIT_TX_STATE(x) (((x) & BIT_MASK_TX_STATE) << BIT_SHIFT_TX_STATE) +#define BITS_TX_STATE (BIT_MASK_TX_STATE << BIT_SHIFT_TX_STATE) +#define BIT_CLEAR_TX_STATE(x) ((x) & (~BITS_TX_STATE)) +#define BIT_GET_TX_STATE(x) (((x) >> BIT_SHIFT_TX_STATE) & BIT_MASK_TX_STATE) +#define BIT_SET_TX_STATE(x, v) (BIT_CLEAR_TX_STATE(x) | BIT_TX_STATE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_HI1Q_HOST_IDX BIT(7) +#define BIT_CLR_HI0Q_HOST_IDX BIT(6) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_MGQDOK BIT(6) +#define BIT_MGQDOKM BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_BKQ_HOST_IDX BIT(5) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_BKQDOK BIT(5) +#define BIT_BKQDOKM BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_BEQ_HOST_IDX BIT(4) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_SHIFT_HPS_CLKR 4 +#define BIT_MASK_HPS_CLKR 0x3 +#define BIT_HPS_CLKR(x) (((x) & BIT_MASK_HPS_CLKR) << BIT_SHIFT_HPS_CLKR) +#define BITS_HPS_CLKR (BIT_MASK_HPS_CLKR << BIT_SHIFT_HPS_CLKR) +#define BIT_CLEAR_HPS_CLKR(x) ((x) & (~BITS_HPS_CLKR)) +#define BIT_GET_HPS_CLKR(x) (((x) >> BIT_SHIFT_HPS_CLKR) & BIT_MASK_HPS_CLKR) +#define BIT_SET_HPS_CLKR(x, v) (BIT_CLEAR_HPS_CLKR(x) | BIT_HPS_CLKR(v)) + +#define BIT_BEQDOK BIT(4) +#define BIT_BEQDOKM BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_VIQ_HOST_IDX BIT(3) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_LX_INT BIT(3) +#define BIT_VIQDOK BIT(3) +#define BIT_VIQDOKM BIT(3) +#define BIT_MST_BUSY BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_VOQ_HOST_IDX BIT(2) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_VOQDOK BIT(2) +#define BIT_VOQDOKM BIT(2) +#define BIT_SLV_BUSY BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_MGQ_HOST_IDX BIT(1) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_RDUM BIT(1) +#define BIT_RXDES_UNAVAIL BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TSFTIMER_HCI (Offset 0x039C) */ + +#define BIT_SHIFT_TSFT1_HCI 0 +#define BIT_MASK_TSFT1_HCI 0xffff +#define BIT_TSFT1_HCI(x) (((x) & BIT_MASK_TSFT1_HCI) << BIT_SHIFT_TSFT1_HCI) +#define BITS_TSFT1_HCI (BIT_MASK_TSFT1_HCI << BIT_SHIFT_TSFT1_HCI) +#define BIT_CLEAR_TSFT1_HCI(x) ((x) & (~BITS_TSFT1_HCI)) +#define BIT_GET_TSFT1_HCI(x) (((x) >> BIT_SHIFT_TSFT1_HCI) & BIT_MASK_TSFT1_HCI) +#define BIT_SET_TSFT1_HCI(x, v) (BIT_CLEAR_TSFT1_HCI(x) | BIT_TSFT1_HCI(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_CLR_RXQ_HOST_IDX BIT(0) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */ + +#define BIT_RXDOK BIT(0) +#define BIT_RXDOKM BIT(0) +#define BIT_EN_DBG_STUCK BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VOQ_TXBD_IDX (Offset 0x03A0) */ + +#define BIT_SHIFT_VOQ_HW_IDX 16 +#define BIT_MASK_VOQ_HW_IDX 0xfff +#define BIT_VOQ_HW_IDX(x) (((x) & BIT_MASK_VOQ_HW_IDX) << BIT_SHIFT_VOQ_HW_IDX) +#define BITS_VOQ_HW_IDX (BIT_MASK_VOQ_HW_IDX << BIT_SHIFT_VOQ_HW_IDX) +#define BIT_CLEAR_VOQ_HW_IDX(x) ((x) & (~BITS_VOQ_HW_IDX)) +#define BIT_GET_VOQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_VOQ_HW_IDX) & BIT_MASK_VOQ_HW_IDX) +#define BIT_SET_VOQ_HW_IDX(x, v) (BIT_CLEAR_VOQ_HW_IDX(x) | BIT_VOQ_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH0_TXBD_IDX (Offset 0x03A0) */ + +#define BIT_SHIFT_ACH0_HW_IDX 16 +#define BIT_MASK_ACH0_HW_IDX 0xfff +#define BIT_ACH0_HW_IDX(x) \ + (((x) & BIT_MASK_ACH0_HW_IDX) << BIT_SHIFT_ACH0_HW_IDX) +#define BITS_ACH0_HW_IDX (BIT_MASK_ACH0_HW_IDX << BIT_SHIFT_ACH0_HW_IDX) +#define BIT_CLEAR_ACH0_HW_IDX(x) ((x) & (~BITS_ACH0_HW_IDX)) +#define BIT_GET_ACH0_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH0_HW_IDX) & BIT_MASK_ACH0_HW_IDX) +#define BIT_SET_ACH0_HW_IDX(x, v) \ + (BIT_CLEAR_ACH0_HW_IDX(x) | BIT_ACH0_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VOQ_TXBD_IDX (Offset 0x03A0) */ + +#define BIT_SHIFT_VOQ_HOST_IDX 0 +#define BIT_MASK_VOQ_HOST_IDX 0xfff +#define BIT_VOQ_HOST_IDX(x) \ + (((x) & BIT_MASK_VOQ_HOST_IDX) << BIT_SHIFT_VOQ_HOST_IDX) +#define BITS_VOQ_HOST_IDX (BIT_MASK_VOQ_HOST_IDX << BIT_SHIFT_VOQ_HOST_IDX) +#define BIT_CLEAR_VOQ_HOST_IDX(x) ((x) & (~BITS_VOQ_HOST_IDX)) +#define BIT_GET_VOQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_VOQ_HOST_IDX) & BIT_MASK_VOQ_HOST_IDX) +#define BIT_SET_VOQ_HOST_IDX(x, v) \ + (BIT_CLEAR_VOQ_HOST_IDX(x) | BIT_VOQ_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH0_TXBD_IDX (Offset 0x03A0) */ + +#define BIT_SHIFT_ACH0_HOST_IDX 0 +#define BIT_MASK_ACH0_HOST_IDX 0xfff +#define BIT_ACH0_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH0_HOST_IDX) << BIT_SHIFT_ACH0_HOST_IDX) +#define BITS_ACH0_HOST_IDX (BIT_MASK_ACH0_HOST_IDX << BIT_SHIFT_ACH0_HOST_IDX) +#define BIT_CLEAR_ACH0_HOST_IDX(x) ((x) & (~BITS_ACH0_HOST_IDX)) +#define BIT_GET_ACH0_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH0_HOST_IDX) & BIT_MASK_ACH0_HOST_IDX) +#define BIT_SET_ACH0_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH0_HOST_IDX(x) | BIT_ACH0_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VIQ_TXBD_IDX (Offset 0x03A4) */ + +#define BIT_SHIFT_VIQ_HW_IDX 16 +#define BIT_MASK_VIQ_HW_IDX 0xfff +#define BIT_VIQ_HW_IDX(x) (((x) & BIT_MASK_VIQ_HW_IDX) << BIT_SHIFT_VIQ_HW_IDX) +#define BITS_VIQ_HW_IDX (BIT_MASK_VIQ_HW_IDX << BIT_SHIFT_VIQ_HW_IDX) +#define BIT_CLEAR_VIQ_HW_IDX(x) ((x) & (~BITS_VIQ_HW_IDX)) +#define BIT_GET_VIQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_VIQ_HW_IDX) & BIT_MASK_VIQ_HW_IDX) +#define BIT_SET_VIQ_HW_IDX(x, v) (BIT_CLEAR_VIQ_HW_IDX(x) | BIT_VIQ_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH1_TXBD_IDX (Offset 0x03A4) */ + +#define BIT_SHIFT_ACH1_HW_IDX 16 +#define BIT_MASK_ACH1_HW_IDX 0xfff +#define BIT_ACH1_HW_IDX(x) \ + (((x) & BIT_MASK_ACH1_HW_IDX) << BIT_SHIFT_ACH1_HW_IDX) +#define BITS_ACH1_HW_IDX (BIT_MASK_ACH1_HW_IDX << BIT_SHIFT_ACH1_HW_IDX) +#define BIT_CLEAR_ACH1_HW_IDX(x) ((x) & (~BITS_ACH1_HW_IDX)) +#define BIT_GET_ACH1_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH1_HW_IDX) & BIT_MASK_ACH1_HW_IDX) +#define BIT_SET_ACH1_HW_IDX(x, v) \ + (BIT_CLEAR_ACH1_HW_IDX(x) | BIT_ACH1_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_VIQ_TXBD_IDX (Offset 0x03A4) */ + +#define BIT_SHIFT_VIQ_HOST_IDX 0 +#define BIT_MASK_VIQ_HOST_IDX 0xfff +#define BIT_VIQ_HOST_IDX(x) \ + (((x) & BIT_MASK_VIQ_HOST_IDX) << BIT_SHIFT_VIQ_HOST_IDX) +#define BITS_VIQ_HOST_IDX (BIT_MASK_VIQ_HOST_IDX << BIT_SHIFT_VIQ_HOST_IDX) +#define BIT_CLEAR_VIQ_HOST_IDX(x) ((x) & (~BITS_VIQ_HOST_IDX)) +#define BIT_GET_VIQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_VIQ_HOST_IDX) & BIT_MASK_VIQ_HOST_IDX) +#define BIT_SET_VIQ_HOST_IDX(x, v) \ + (BIT_CLEAR_VIQ_HOST_IDX(x) | BIT_VIQ_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH1_TXBD_IDX (Offset 0x03A4) */ + +#define BIT_SHIFT_ACH1_HOST_IDX 0 +#define BIT_MASK_ACH1_HOST_IDX 0xfff +#define BIT_ACH1_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH1_HOST_IDX) << BIT_SHIFT_ACH1_HOST_IDX) +#define BITS_ACH1_HOST_IDX (BIT_MASK_ACH1_HOST_IDX << BIT_SHIFT_ACH1_HOST_IDX) +#define BIT_CLEAR_ACH1_HOST_IDX(x) ((x) & (~BITS_ACH1_HOST_IDX)) +#define BIT_GET_ACH1_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH1_HOST_IDX) & BIT_MASK_ACH1_HOST_IDX) +#define BIT_SET_ACH1_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH1_HOST_IDX(x) | BIT_ACH1_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BEQ_TXBD_IDX (Offset 0x03A8) */ + +#define BIT_SHIFT_BEQ_HW_IDX 16 +#define BIT_MASK_BEQ_HW_IDX 0xfff +#define BIT_BEQ_HW_IDX(x) (((x) & BIT_MASK_BEQ_HW_IDX) << BIT_SHIFT_BEQ_HW_IDX) +#define BITS_BEQ_HW_IDX (BIT_MASK_BEQ_HW_IDX << BIT_SHIFT_BEQ_HW_IDX) +#define BIT_CLEAR_BEQ_HW_IDX(x) ((x) & (~BITS_BEQ_HW_IDX)) +#define BIT_GET_BEQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_BEQ_HW_IDX) & BIT_MASK_BEQ_HW_IDX) +#define BIT_SET_BEQ_HW_IDX(x, v) (BIT_CLEAR_BEQ_HW_IDX(x) | BIT_BEQ_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH2_TXBD_IDX (Offset 0x03A8) */ + +#define BIT_SHIFT_ACH2_HW_IDX 16 +#define BIT_MASK_ACH2_HW_IDX 0xfff +#define BIT_ACH2_HW_IDX(x) \ + (((x) & BIT_MASK_ACH2_HW_IDX) << BIT_SHIFT_ACH2_HW_IDX) +#define BITS_ACH2_HW_IDX (BIT_MASK_ACH2_HW_IDX << BIT_SHIFT_ACH2_HW_IDX) +#define BIT_CLEAR_ACH2_HW_IDX(x) ((x) & (~BITS_ACH2_HW_IDX)) +#define BIT_GET_ACH2_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH2_HW_IDX) & BIT_MASK_ACH2_HW_IDX) +#define BIT_SET_ACH2_HW_IDX(x, v) \ + (BIT_CLEAR_ACH2_HW_IDX(x) | BIT_ACH2_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BEQ_TXBD_IDX (Offset 0x03A8) */ + +#define BIT_SHIFT_BEQ_HOST_IDX 0 +#define BIT_MASK_BEQ_HOST_IDX 0xfff +#define BIT_BEQ_HOST_IDX(x) \ + (((x) & BIT_MASK_BEQ_HOST_IDX) << BIT_SHIFT_BEQ_HOST_IDX) +#define BITS_BEQ_HOST_IDX (BIT_MASK_BEQ_HOST_IDX << BIT_SHIFT_BEQ_HOST_IDX) +#define BIT_CLEAR_BEQ_HOST_IDX(x) ((x) & (~BITS_BEQ_HOST_IDX)) +#define BIT_GET_BEQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_BEQ_HOST_IDX) & BIT_MASK_BEQ_HOST_IDX) +#define BIT_SET_BEQ_HOST_IDX(x, v) \ + (BIT_CLEAR_BEQ_HOST_IDX(x) | BIT_BEQ_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH2_TXBD_IDX (Offset 0x03A8) */ + +#define BIT_SHIFT_ACH2_HOST_IDX 0 +#define BIT_MASK_ACH2_HOST_IDX 0xfff +#define BIT_ACH2_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH2_HOST_IDX) << BIT_SHIFT_ACH2_HOST_IDX) +#define BITS_ACH2_HOST_IDX (BIT_MASK_ACH2_HOST_IDX << BIT_SHIFT_ACH2_HOST_IDX) +#define BIT_CLEAR_ACH2_HOST_IDX(x) ((x) & (~BITS_ACH2_HOST_IDX)) +#define BIT_GET_ACH2_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH2_HOST_IDX) & BIT_MASK_ACH2_HOST_IDX) +#define BIT_SET_ACH2_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH2_HOST_IDX(x) | BIT_ACH2_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BKQ_TXBD_IDX (Offset 0x03AC) */ + +#define BIT_SHIFT_BKQ_HW_IDX 16 +#define BIT_MASK_BKQ_HW_IDX 0xfff +#define BIT_BKQ_HW_IDX(x) (((x) & BIT_MASK_BKQ_HW_IDX) << BIT_SHIFT_BKQ_HW_IDX) +#define BITS_BKQ_HW_IDX (BIT_MASK_BKQ_HW_IDX << BIT_SHIFT_BKQ_HW_IDX) +#define BIT_CLEAR_BKQ_HW_IDX(x) ((x) & (~BITS_BKQ_HW_IDX)) +#define BIT_GET_BKQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_BKQ_HW_IDX) & BIT_MASK_BKQ_HW_IDX) +#define BIT_SET_BKQ_HW_IDX(x, v) (BIT_CLEAR_BKQ_HW_IDX(x) | BIT_BKQ_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH3_TXBD_IDX (Offset 0x03AC) */ + +#define BIT_SHIFT_ACH3_HW_IDX 16 +#define BIT_MASK_ACH3_HW_IDX 0xfff +#define BIT_ACH3_HW_IDX(x) \ + (((x) & BIT_MASK_ACH3_HW_IDX) << BIT_SHIFT_ACH3_HW_IDX) +#define BITS_ACH3_HW_IDX (BIT_MASK_ACH3_HW_IDX << BIT_SHIFT_ACH3_HW_IDX) +#define BIT_CLEAR_ACH3_HW_IDX(x) ((x) & (~BITS_ACH3_HW_IDX)) +#define BIT_GET_ACH3_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH3_HW_IDX) & BIT_MASK_ACH3_HW_IDX) +#define BIT_SET_ACH3_HW_IDX(x, v) \ + (BIT_CLEAR_ACH3_HW_IDX(x) | BIT_ACH3_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BKQ_TXBD_IDX (Offset 0x03AC) */ + +#define BIT_SHIFT_BKQ_HOST_IDX 0 +#define BIT_MASK_BKQ_HOST_IDX 0xfff +#define BIT_BKQ_HOST_IDX(x) \ + (((x) & BIT_MASK_BKQ_HOST_IDX) << BIT_SHIFT_BKQ_HOST_IDX) +#define BITS_BKQ_HOST_IDX (BIT_MASK_BKQ_HOST_IDX << BIT_SHIFT_BKQ_HOST_IDX) +#define BIT_CLEAR_BKQ_HOST_IDX(x) ((x) & (~BITS_BKQ_HOST_IDX)) +#define BIT_GET_BKQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_BKQ_HOST_IDX) & BIT_MASK_BKQ_HOST_IDX) +#define BIT_SET_BKQ_HOST_IDX(x, v) \ + (BIT_CLEAR_BKQ_HOST_IDX(x) | BIT_BKQ_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH3_TXBD_IDX (Offset 0x03AC) */ + +#define BIT_SHIFT_ACH3_HOST_IDX 0 +#define BIT_MASK_ACH3_HOST_IDX 0xfff +#define BIT_ACH3_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH3_HOST_IDX) << BIT_SHIFT_ACH3_HOST_IDX) +#define BITS_ACH3_HOST_IDX (BIT_MASK_ACH3_HOST_IDX << BIT_SHIFT_ACH3_HOST_IDX) +#define BIT_CLEAR_ACH3_HOST_IDX(x) ((x) & (~BITS_ACH3_HOST_IDX)) +#define BIT_GET_ACH3_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH3_HOST_IDX) & BIT_MASK_ACH3_HOST_IDX) +#define BIT_SET_ACH3_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH3_HOST_IDX(x) | BIT_ACH3_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_TXBD_IDX (Offset 0x03B0) */ + +#define BIT_SHIFT_MGQ_HW_IDX 16 +#define BIT_MASK_MGQ_HW_IDX 0xfff +#define BIT_MGQ_HW_IDX(x) (((x) & BIT_MASK_MGQ_HW_IDX) << BIT_SHIFT_MGQ_HW_IDX) +#define BITS_MGQ_HW_IDX (BIT_MASK_MGQ_HW_IDX << BIT_SHIFT_MGQ_HW_IDX) +#define BIT_CLEAR_MGQ_HW_IDX(x) ((x) & (~BITS_MGQ_HW_IDX)) +#define BIT_GET_MGQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_MGQ_HW_IDX) & BIT_MASK_MGQ_HW_IDX) +#define BIT_SET_MGQ_HW_IDX(x, v) (BIT_CLEAR_MGQ_HW_IDX(x) | BIT_MGQ_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0MGQ_TXBD_IDX (Offset 0x03B0) */ + +#define BIT_SHIFT_P0MGQ_HW_IDX 16 +#define BIT_MASK_P0MGQ_HW_IDX 0xfff +#define BIT_P0MGQ_HW_IDX(x) \ + (((x) & BIT_MASK_P0MGQ_HW_IDX) << BIT_SHIFT_P0MGQ_HW_IDX) +#define BITS_P0MGQ_HW_IDX (BIT_MASK_P0MGQ_HW_IDX << BIT_SHIFT_P0MGQ_HW_IDX) +#define BIT_CLEAR_P0MGQ_HW_IDX(x) ((x) & (~BITS_P0MGQ_HW_IDX)) +#define BIT_GET_P0MGQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0MGQ_HW_IDX) & BIT_MASK_P0MGQ_HW_IDX) +#define BIT_SET_P0MGQ_HW_IDX(x, v) \ + (BIT_CLEAR_P0MGQ_HW_IDX(x) | BIT_P0MGQ_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_TXBD_IDX (Offset 0x03B0) */ + +#define BIT_SHIFT_MGQ_HOST_IDX 0 +#define BIT_MASK_MGQ_HOST_IDX 0xfff +#define BIT_MGQ_HOST_IDX(x) \ + (((x) & BIT_MASK_MGQ_HOST_IDX) << BIT_SHIFT_MGQ_HOST_IDX) +#define BITS_MGQ_HOST_IDX (BIT_MASK_MGQ_HOST_IDX << BIT_SHIFT_MGQ_HOST_IDX) +#define BIT_CLEAR_MGQ_HOST_IDX(x) ((x) & (~BITS_MGQ_HOST_IDX)) +#define BIT_GET_MGQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_MGQ_HOST_IDX) & BIT_MASK_MGQ_HOST_IDX) +#define BIT_SET_MGQ_HOST_IDX(x, v) \ + (BIT_CLEAR_MGQ_HOST_IDX(x) | BIT_MGQ_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0MGQ_TXBD_IDX (Offset 0x03B0) */ + +#define BIT_SHIFT_P0MGQ_HOST_IDX 0 +#define BIT_MASK_P0MGQ_HOST_IDX 0xfff +#define BIT_P0MGQ_HOST_IDX(x) \ + (((x) & BIT_MASK_P0MGQ_HOST_IDX) << BIT_SHIFT_P0MGQ_HOST_IDX) +#define BITS_P0MGQ_HOST_IDX \ + (BIT_MASK_P0MGQ_HOST_IDX << BIT_SHIFT_P0MGQ_HOST_IDX) +#define BIT_CLEAR_P0MGQ_HOST_IDX(x) ((x) & (~BITS_P0MGQ_HOST_IDX)) +#define BIT_GET_P0MGQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0MGQ_HOST_IDX) & BIT_MASK_P0MGQ_HOST_IDX) +#define BIT_SET_P0MGQ_HOST_IDX(x, v) \ + (BIT_CLEAR_P0MGQ_HOST_IDX(x) | BIT_P0MGQ_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXQ_RXBD_IDX (Offset 0x03B4) */ + +#define BIT_SHIFT_RXQ_HW_IDX 16 +#define BIT_MASK_RXQ_HW_IDX 0xfff +#define BIT_RXQ_HW_IDX(x) (((x) & BIT_MASK_RXQ_HW_IDX) << BIT_SHIFT_RXQ_HW_IDX) +#define BITS_RXQ_HW_IDX (BIT_MASK_RXQ_HW_IDX << BIT_SHIFT_RXQ_HW_IDX) +#define BIT_CLEAR_RXQ_HW_IDX(x) ((x) & (~BITS_RXQ_HW_IDX)) +#define BIT_GET_RXQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_RXQ_HW_IDX) & BIT_MASK_RXQ_HW_IDX) +#define BIT_SET_RXQ_HW_IDX(x, v) (BIT_CLEAR_RXQ_HW_IDX(x) | BIT_RXQ_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0RXQ_RXBD_IDX (Offset 0x03B4) */ + +#define BIT_SHIFT_P0RXQ_HW_IDX 16 +#define BIT_MASK_P0RXQ_HW_IDX 0xfff +#define BIT_P0RXQ_HW_IDX(x) \ + (((x) & BIT_MASK_P0RXQ_HW_IDX) << BIT_SHIFT_P0RXQ_HW_IDX) +#define BITS_P0RXQ_HW_IDX (BIT_MASK_P0RXQ_HW_IDX << BIT_SHIFT_P0RXQ_HW_IDX) +#define BIT_CLEAR_P0RXQ_HW_IDX(x) ((x) & (~BITS_P0RXQ_HW_IDX)) +#define BIT_GET_P0RXQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0RXQ_HW_IDX) & BIT_MASK_P0RXQ_HW_IDX) +#define BIT_SET_P0RXQ_HW_IDX(x, v) \ + (BIT_CLEAR_P0RXQ_HW_IDX(x) | BIT_P0RXQ_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXQ_RXBD_IDX (Offset 0x03B4) */ + +#define BIT_SHIFT_RXQ_HOST_IDX 0 +#define BIT_MASK_RXQ_HOST_IDX 0xfff +#define BIT_RXQ_HOST_IDX(x) \ + (((x) & BIT_MASK_RXQ_HOST_IDX) << BIT_SHIFT_RXQ_HOST_IDX) +#define BITS_RXQ_HOST_IDX (BIT_MASK_RXQ_HOST_IDX << BIT_SHIFT_RXQ_HOST_IDX) +#define BIT_CLEAR_RXQ_HOST_IDX(x) ((x) & (~BITS_RXQ_HOST_IDX)) +#define BIT_GET_RXQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_RXQ_HOST_IDX) & BIT_MASK_RXQ_HOST_IDX) +#define BIT_SET_RXQ_HOST_IDX(x, v) \ + (BIT_CLEAR_RXQ_HOST_IDX(x) | BIT_RXQ_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0RXQ_RXBD_IDX (Offset 0x03B4) */ + +#define BIT_SHIFT_P0RXQ_HOST_IDX 0 +#define BIT_MASK_P0RXQ_HOST_IDX 0xfff +#define BIT_P0RXQ_HOST_IDX(x) \ + (((x) & BIT_MASK_P0RXQ_HOST_IDX) << BIT_SHIFT_P0RXQ_HOST_IDX) +#define BITS_P0RXQ_HOST_IDX \ + (BIT_MASK_P0RXQ_HOST_IDX << BIT_SHIFT_P0RXQ_HOST_IDX) +#define BIT_CLEAR_P0RXQ_HOST_IDX(x) ((x) & (~BITS_P0RXQ_HOST_IDX)) +#define BIT_GET_P0RXQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0RXQ_HOST_IDX) & BIT_MASK_P0RXQ_HOST_IDX) +#define BIT_SET_P0RXQ_HOST_IDX(x, v) \ + (BIT_CLEAR_P0RXQ_HOST_IDX(x) | BIT_P0RXQ_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI0Q_TXBD_IDX (Offset 0x03B8) */ + +#define BIT_SHIFT_HI0Q_HW_IDX 16 +#define BIT_MASK_HI0Q_HW_IDX 0xfff +#define BIT_HI0Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI0Q_HW_IDX) << BIT_SHIFT_HI0Q_HW_IDX) +#define BITS_HI0Q_HW_IDX (BIT_MASK_HI0Q_HW_IDX << BIT_SHIFT_HI0Q_HW_IDX) +#define BIT_CLEAR_HI0Q_HW_IDX(x) ((x) & (~BITS_HI0Q_HW_IDX)) +#define BIT_GET_HI0Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI0Q_HW_IDX) & BIT_MASK_HI0Q_HW_IDX) +#define BIT_SET_HI0Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI0Q_HW_IDX(x) | BIT_HI0Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI0Q_TXBD_IDX (Offset 0x03B8) */ + +#define BIT_SHIFT_P0HI0Q_HW_IDX 16 +#define BIT_MASK_P0HI0Q_HW_IDX 0xfff +#define BIT_P0HI0Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI0Q_HW_IDX) << BIT_SHIFT_P0HI0Q_HW_IDX) +#define BITS_P0HI0Q_HW_IDX (BIT_MASK_P0HI0Q_HW_IDX << BIT_SHIFT_P0HI0Q_HW_IDX) +#define BIT_CLEAR_P0HI0Q_HW_IDX(x) ((x) & (~BITS_P0HI0Q_HW_IDX)) +#define BIT_GET_P0HI0Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI0Q_HW_IDX) & BIT_MASK_P0HI0Q_HW_IDX) +#define BIT_SET_P0HI0Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI0Q_HW_IDX(x) | BIT_P0HI0Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI0Q_TXBD_IDX (Offset 0x03B8) */ + +#define BIT_SHIFT_HI0Q_HOST_IDX 0 +#define BIT_MASK_HI0Q_HOST_IDX 0xfff +#define BIT_HI0Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI0Q_HOST_IDX) << BIT_SHIFT_HI0Q_HOST_IDX) +#define BITS_HI0Q_HOST_IDX (BIT_MASK_HI0Q_HOST_IDX << BIT_SHIFT_HI0Q_HOST_IDX) +#define BIT_CLEAR_HI0Q_HOST_IDX(x) ((x) & (~BITS_HI0Q_HOST_IDX)) +#define BIT_GET_HI0Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI0Q_HOST_IDX) & BIT_MASK_HI0Q_HOST_IDX) +#define BIT_SET_HI0Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI0Q_HOST_IDX(x) | BIT_HI0Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI0Q_TXBD_IDX (Offset 0x03B8) */ + +#define BIT_SHIFT_P0HI0Q_HOST_IDX 0 +#define BIT_MASK_P0HI0Q_HOST_IDX 0xfff +#define BIT_P0HI0Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI0Q_HOST_IDX) << BIT_SHIFT_P0HI0Q_HOST_IDX) +#define BITS_P0HI0Q_HOST_IDX \ + (BIT_MASK_P0HI0Q_HOST_IDX << BIT_SHIFT_P0HI0Q_HOST_IDX) +#define BIT_CLEAR_P0HI0Q_HOST_IDX(x) ((x) & (~BITS_P0HI0Q_HOST_IDX)) +#define BIT_GET_P0HI0Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI0Q_HOST_IDX) & BIT_MASK_P0HI0Q_HOST_IDX) +#define BIT_SET_P0HI0Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI0Q_HOST_IDX(x) | BIT_P0HI0Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI1Q_TXBD_IDX (Offset 0x03BC) */ + +#define BIT_SHIFT_HI1Q_HW_IDX 16 +#define BIT_MASK_HI1Q_HW_IDX 0xfff +#define BIT_HI1Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI1Q_HW_IDX) << BIT_SHIFT_HI1Q_HW_IDX) +#define BITS_HI1Q_HW_IDX (BIT_MASK_HI1Q_HW_IDX << BIT_SHIFT_HI1Q_HW_IDX) +#define BIT_CLEAR_HI1Q_HW_IDX(x) ((x) & (~BITS_HI1Q_HW_IDX)) +#define BIT_GET_HI1Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI1Q_HW_IDX) & BIT_MASK_HI1Q_HW_IDX) +#define BIT_SET_HI1Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI1Q_HW_IDX(x) | BIT_HI1Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI1Q_TXBD_IDX (Offset 0x03BC) */ + +#define BIT_SHIFT_P0HI1Q_HW_IDX 16 +#define BIT_MASK_P0HI1Q_HW_IDX 0xfff +#define BIT_P0HI1Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI1Q_HW_IDX) << BIT_SHIFT_P0HI1Q_HW_IDX) +#define BITS_P0HI1Q_HW_IDX (BIT_MASK_P0HI1Q_HW_IDX << BIT_SHIFT_P0HI1Q_HW_IDX) +#define BIT_CLEAR_P0HI1Q_HW_IDX(x) ((x) & (~BITS_P0HI1Q_HW_IDX)) +#define BIT_GET_P0HI1Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI1Q_HW_IDX) & BIT_MASK_P0HI1Q_HW_IDX) +#define BIT_SET_P0HI1Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI1Q_HW_IDX(x) | BIT_P0HI1Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI1Q_TXBD_IDX (Offset 0x03BC) */ + +#define BIT_SHIFT_HI1Q_HOST_IDX 0 +#define BIT_MASK_HI1Q_HOST_IDX 0xfff +#define BIT_HI1Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI1Q_HOST_IDX) << BIT_SHIFT_HI1Q_HOST_IDX) +#define BITS_HI1Q_HOST_IDX (BIT_MASK_HI1Q_HOST_IDX << BIT_SHIFT_HI1Q_HOST_IDX) +#define BIT_CLEAR_HI1Q_HOST_IDX(x) ((x) & (~BITS_HI1Q_HOST_IDX)) +#define BIT_GET_HI1Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI1Q_HOST_IDX) & BIT_MASK_HI1Q_HOST_IDX) +#define BIT_SET_HI1Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI1Q_HOST_IDX(x) | BIT_HI1Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI1Q_TXBD_IDX (Offset 0x03BC) */ + +#define BIT_SHIFT_P0HI1Q_HOST_IDX 0 +#define BIT_MASK_P0HI1Q_HOST_IDX 0xfff +#define BIT_P0HI1Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI1Q_HOST_IDX) << BIT_SHIFT_P0HI1Q_HOST_IDX) +#define BITS_P0HI1Q_HOST_IDX \ + (BIT_MASK_P0HI1Q_HOST_IDX << BIT_SHIFT_P0HI1Q_HOST_IDX) +#define BIT_CLEAR_P0HI1Q_HOST_IDX(x) ((x) & (~BITS_P0HI1Q_HOST_IDX)) +#define BIT_GET_P0HI1Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI1Q_HOST_IDX) & BIT_MASK_P0HI1Q_HOST_IDX) +#define BIT_SET_P0HI1Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI1Q_HOST_IDX(x) | BIT_P0HI1Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI2Q_TXBD_IDX (Offset 0x03C0) */ + +#define BIT_SHIFT_HI2Q_HW_IDX 16 +#define BIT_MASK_HI2Q_HW_IDX 0xfff +#define BIT_HI2Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI2Q_HW_IDX) << BIT_SHIFT_HI2Q_HW_IDX) +#define BITS_HI2Q_HW_IDX (BIT_MASK_HI2Q_HW_IDX << BIT_SHIFT_HI2Q_HW_IDX) +#define BIT_CLEAR_HI2Q_HW_IDX(x) ((x) & (~BITS_HI2Q_HW_IDX)) +#define BIT_GET_HI2Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI2Q_HW_IDX) & BIT_MASK_HI2Q_HW_IDX) +#define BIT_SET_HI2Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI2Q_HW_IDX(x) | BIT_HI2Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI2Q_TXBD_IDX (Offset 0x03C0) */ + +#define BIT_SHIFT_P0HI2Q_HW_IDX 16 +#define BIT_MASK_P0HI2Q_HW_IDX 0xfff +#define BIT_P0HI2Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI2Q_HW_IDX) << BIT_SHIFT_P0HI2Q_HW_IDX) +#define BITS_P0HI2Q_HW_IDX (BIT_MASK_P0HI2Q_HW_IDX << BIT_SHIFT_P0HI2Q_HW_IDX) +#define BIT_CLEAR_P0HI2Q_HW_IDX(x) ((x) & (~BITS_P0HI2Q_HW_IDX)) +#define BIT_GET_P0HI2Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI2Q_HW_IDX) & BIT_MASK_P0HI2Q_HW_IDX) +#define BIT_SET_P0HI2Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI2Q_HW_IDX(x) | BIT_P0HI2Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI2Q_TXBD_IDX (Offset 0x03C0) */ + +#define BIT_SHIFT_HI2Q_HOST_IDX 0 +#define BIT_MASK_HI2Q_HOST_IDX 0xfff +#define BIT_HI2Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI2Q_HOST_IDX) << BIT_SHIFT_HI2Q_HOST_IDX) +#define BITS_HI2Q_HOST_IDX (BIT_MASK_HI2Q_HOST_IDX << BIT_SHIFT_HI2Q_HOST_IDX) +#define BIT_CLEAR_HI2Q_HOST_IDX(x) ((x) & (~BITS_HI2Q_HOST_IDX)) +#define BIT_GET_HI2Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI2Q_HOST_IDX) & BIT_MASK_HI2Q_HOST_IDX) +#define BIT_SET_HI2Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI2Q_HOST_IDX(x) | BIT_HI2Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI2Q_TXBD_IDX (Offset 0x03C0) */ + +#define BIT_SHIFT_P0HI2Q_HOST_IDX 0 +#define BIT_MASK_P0HI2Q_HOST_IDX 0xfff +#define BIT_P0HI2Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI2Q_HOST_IDX) << BIT_SHIFT_P0HI2Q_HOST_IDX) +#define BITS_P0HI2Q_HOST_IDX \ + (BIT_MASK_P0HI2Q_HOST_IDX << BIT_SHIFT_P0HI2Q_HOST_IDX) +#define BIT_CLEAR_P0HI2Q_HOST_IDX(x) ((x) & (~BITS_P0HI2Q_HOST_IDX)) +#define BIT_GET_P0HI2Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI2Q_HOST_IDX) & BIT_MASK_P0HI2Q_HOST_IDX) +#define BIT_SET_P0HI2Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI2Q_HOST_IDX(x) | BIT_P0HI2Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI3Q_TXBD_IDX (Offset 0x03C4) */ + +#define BIT_SHIFT_HI3Q_HW_IDX 16 +#define BIT_MASK_HI3Q_HW_IDX 0xfff +#define BIT_HI3Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI3Q_HW_IDX) << BIT_SHIFT_HI3Q_HW_IDX) +#define BITS_HI3Q_HW_IDX (BIT_MASK_HI3Q_HW_IDX << BIT_SHIFT_HI3Q_HW_IDX) +#define BIT_CLEAR_HI3Q_HW_IDX(x) ((x) & (~BITS_HI3Q_HW_IDX)) +#define BIT_GET_HI3Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI3Q_HW_IDX) & BIT_MASK_HI3Q_HW_IDX) +#define BIT_SET_HI3Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI3Q_HW_IDX(x) | BIT_HI3Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI3Q_TXBD_IDX (Offset 0x03C4) */ + +#define BIT_SHIFT_P0HI3Q_HW_IDX 16 +#define BIT_MASK_P0HI3Q_HW_IDX 0xfff +#define BIT_P0HI3Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI3Q_HW_IDX) << BIT_SHIFT_P0HI3Q_HW_IDX) +#define BITS_P0HI3Q_HW_IDX (BIT_MASK_P0HI3Q_HW_IDX << BIT_SHIFT_P0HI3Q_HW_IDX) +#define BIT_CLEAR_P0HI3Q_HW_IDX(x) ((x) & (~BITS_P0HI3Q_HW_IDX)) +#define BIT_GET_P0HI3Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI3Q_HW_IDX) & BIT_MASK_P0HI3Q_HW_IDX) +#define BIT_SET_P0HI3Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI3Q_HW_IDX(x) | BIT_P0HI3Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI3Q_TXBD_IDX (Offset 0x03C4) */ + +#define BIT_SHIFT_HI3Q_HOST_IDX 0 +#define BIT_MASK_HI3Q_HOST_IDX 0xfff +#define BIT_HI3Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI3Q_HOST_IDX) << BIT_SHIFT_HI3Q_HOST_IDX) +#define BITS_HI3Q_HOST_IDX (BIT_MASK_HI3Q_HOST_IDX << BIT_SHIFT_HI3Q_HOST_IDX) +#define BIT_CLEAR_HI3Q_HOST_IDX(x) ((x) & (~BITS_HI3Q_HOST_IDX)) +#define BIT_GET_HI3Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI3Q_HOST_IDX) & BIT_MASK_HI3Q_HOST_IDX) +#define BIT_SET_HI3Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI3Q_HOST_IDX(x) | BIT_HI3Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI3Q_TXBD_IDX (Offset 0x03C4) */ + +#define BIT_SHIFT_P0HI3Q_HOST_IDX 0 +#define BIT_MASK_P0HI3Q_HOST_IDX 0xfff +#define BIT_P0HI3Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI3Q_HOST_IDX) << BIT_SHIFT_P0HI3Q_HOST_IDX) +#define BITS_P0HI3Q_HOST_IDX \ + (BIT_MASK_P0HI3Q_HOST_IDX << BIT_SHIFT_P0HI3Q_HOST_IDX) +#define BIT_CLEAR_P0HI3Q_HOST_IDX(x) ((x) & (~BITS_P0HI3Q_HOST_IDX)) +#define BIT_GET_P0HI3Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI3Q_HOST_IDX) & BIT_MASK_P0HI3Q_HOST_IDX) +#define BIT_SET_P0HI3Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI3Q_HOST_IDX(x) | BIT_P0HI3Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI4Q_TXBD_IDX (Offset 0x03C8) */ + +#define BIT_SHIFT_HI4Q_HW_IDX 16 +#define BIT_MASK_HI4Q_HW_IDX 0xfff +#define BIT_HI4Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI4Q_HW_IDX) << BIT_SHIFT_HI4Q_HW_IDX) +#define BITS_HI4Q_HW_IDX (BIT_MASK_HI4Q_HW_IDX << BIT_SHIFT_HI4Q_HW_IDX) +#define BIT_CLEAR_HI4Q_HW_IDX(x) ((x) & (~BITS_HI4Q_HW_IDX)) +#define BIT_GET_HI4Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI4Q_HW_IDX) & BIT_MASK_HI4Q_HW_IDX) +#define BIT_SET_HI4Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI4Q_HW_IDX(x) | BIT_HI4Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI4Q_TXBD_IDX (Offset 0x03C8) */ + +#define BIT_SHIFT_P0HI4Q_HW_IDX 16 +#define BIT_MASK_P0HI4Q_HW_IDX 0xfff +#define BIT_P0HI4Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI4Q_HW_IDX) << BIT_SHIFT_P0HI4Q_HW_IDX) +#define BITS_P0HI4Q_HW_IDX (BIT_MASK_P0HI4Q_HW_IDX << BIT_SHIFT_P0HI4Q_HW_IDX) +#define BIT_CLEAR_P0HI4Q_HW_IDX(x) ((x) & (~BITS_P0HI4Q_HW_IDX)) +#define BIT_GET_P0HI4Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI4Q_HW_IDX) & BIT_MASK_P0HI4Q_HW_IDX) +#define BIT_SET_P0HI4Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI4Q_HW_IDX(x) | BIT_P0HI4Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI4Q_TXBD_IDX (Offset 0x03C8) */ + +#define BIT_SHIFT_HI4Q_HOST_IDX 0 +#define BIT_MASK_HI4Q_HOST_IDX 0xfff +#define BIT_HI4Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI4Q_HOST_IDX) << BIT_SHIFT_HI4Q_HOST_IDX) +#define BITS_HI4Q_HOST_IDX (BIT_MASK_HI4Q_HOST_IDX << BIT_SHIFT_HI4Q_HOST_IDX) +#define BIT_CLEAR_HI4Q_HOST_IDX(x) ((x) & (~BITS_HI4Q_HOST_IDX)) +#define BIT_GET_HI4Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI4Q_HOST_IDX) & BIT_MASK_HI4Q_HOST_IDX) +#define BIT_SET_HI4Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI4Q_HOST_IDX(x) | BIT_HI4Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI4Q_TXBD_IDX (Offset 0x03C8) */ + +#define BIT_SHIFT_P0HI4Q_HOST_IDX 0 +#define BIT_MASK_P0HI4Q_HOST_IDX 0xfff +#define BIT_P0HI4Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI4Q_HOST_IDX) << BIT_SHIFT_P0HI4Q_HOST_IDX) +#define BITS_P0HI4Q_HOST_IDX \ + (BIT_MASK_P0HI4Q_HOST_IDX << BIT_SHIFT_P0HI4Q_HOST_IDX) +#define BIT_CLEAR_P0HI4Q_HOST_IDX(x) ((x) & (~BITS_P0HI4Q_HOST_IDX)) +#define BIT_GET_P0HI4Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI4Q_HOST_IDX) & BIT_MASK_P0HI4Q_HOST_IDX) +#define BIT_SET_P0HI4Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI4Q_HOST_IDX(x) | BIT_P0HI4Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI5Q_TXBD_IDX (Offset 0x03CC) */ + +#define BIT_SHIFT_HI5Q_HW_IDX 16 +#define BIT_MASK_HI5Q_HW_IDX 0xfff +#define BIT_HI5Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI5Q_HW_IDX) << BIT_SHIFT_HI5Q_HW_IDX) +#define BITS_HI5Q_HW_IDX (BIT_MASK_HI5Q_HW_IDX << BIT_SHIFT_HI5Q_HW_IDX) +#define BIT_CLEAR_HI5Q_HW_IDX(x) ((x) & (~BITS_HI5Q_HW_IDX)) +#define BIT_GET_HI5Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI5Q_HW_IDX) & BIT_MASK_HI5Q_HW_IDX) +#define BIT_SET_HI5Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI5Q_HW_IDX(x) | BIT_HI5Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI5Q_TXBD_IDX (Offset 0x03CC) */ + +#define BIT_SHIFT_P0HI5Q_HW_IDX 16 +#define BIT_MASK_P0HI5Q_HW_IDX 0xfff +#define BIT_P0HI5Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI5Q_HW_IDX) << BIT_SHIFT_P0HI5Q_HW_IDX) +#define BITS_P0HI5Q_HW_IDX (BIT_MASK_P0HI5Q_HW_IDX << BIT_SHIFT_P0HI5Q_HW_IDX) +#define BIT_CLEAR_P0HI5Q_HW_IDX(x) ((x) & (~BITS_P0HI5Q_HW_IDX)) +#define BIT_GET_P0HI5Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI5Q_HW_IDX) & BIT_MASK_P0HI5Q_HW_IDX) +#define BIT_SET_P0HI5Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI5Q_HW_IDX(x) | BIT_P0HI5Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI5Q_TXBD_IDX (Offset 0x03CC) */ + +#define BIT_SHIFT_HI5Q_HOST_IDX 0 +#define BIT_MASK_HI5Q_HOST_IDX 0xfff +#define BIT_HI5Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI5Q_HOST_IDX) << BIT_SHIFT_HI5Q_HOST_IDX) +#define BITS_HI5Q_HOST_IDX (BIT_MASK_HI5Q_HOST_IDX << BIT_SHIFT_HI5Q_HOST_IDX) +#define BIT_CLEAR_HI5Q_HOST_IDX(x) ((x) & (~BITS_HI5Q_HOST_IDX)) +#define BIT_GET_HI5Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI5Q_HOST_IDX) & BIT_MASK_HI5Q_HOST_IDX) +#define BIT_SET_HI5Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI5Q_HOST_IDX(x) | BIT_HI5Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI5Q_TXBD_IDX (Offset 0x03CC) */ + +#define BIT_SHIFT_P0HI5Q_HOST_IDX 0 +#define BIT_MASK_P0HI5Q_HOST_IDX 0xfff +#define BIT_P0HI5Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI5Q_HOST_IDX) << BIT_SHIFT_P0HI5Q_HOST_IDX) +#define BITS_P0HI5Q_HOST_IDX \ + (BIT_MASK_P0HI5Q_HOST_IDX << BIT_SHIFT_P0HI5Q_HOST_IDX) +#define BIT_CLEAR_P0HI5Q_HOST_IDX(x) ((x) & (~BITS_P0HI5Q_HOST_IDX)) +#define BIT_GET_P0HI5Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI5Q_HOST_IDX) & BIT_MASK_P0HI5Q_HOST_IDX) +#define BIT_SET_P0HI5Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI5Q_HOST_IDX(x) | BIT_P0HI5Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI6Q_TXBD_IDX (Offset 0x03D0) */ + +#define BIT_SHIFT_HI6Q_HW_IDX 16 +#define BIT_MASK_HI6Q_HW_IDX 0xfff +#define BIT_HI6Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI6Q_HW_IDX) << BIT_SHIFT_HI6Q_HW_IDX) +#define BITS_HI6Q_HW_IDX (BIT_MASK_HI6Q_HW_IDX << BIT_SHIFT_HI6Q_HW_IDX) +#define BIT_CLEAR_HI6Q_HW_IDX(x) ((x) & (~BITS_HI6Q_HW_IDX)) +#define BIT_GET_HI6Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI6Q_HW_IDX) & BIT_MASK_HI6Q_HW_IDX) +#define BIT_SET_HI6Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI6Q_HW_IDX(x) | BIT_HI6Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI6Q_TXBD_IDX (Offset 0x03D0) */ + +#define BIT_SHIFT_P0HI6Q_HW_IDX 16 +#define BIT_MASK_P0HI6Q_HW_IDX 0xfff +#define BIT_P0HI6Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI6Q_HW_IDX) << BIT_SHIFT_P0HI6Q_HW_IDX) +#define BITS_P0HI6Q_HW_IDX (BIT_MASK_P0HI6Q_HW_IDX << BIT_SHIFT_P0HI6Q_HW_IDX) +#define BIT_CLEAR_P0HI6Q_HW_IDX(x) ((x) & (~BITS_P0HI6Q_HW_IDX)) +#define BIT_GET_P0HI6Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI6Q_HW_IDX) & BIT_MASK_P0HI6Q_HW_IDX) +#define BIT_SET_P0HI6Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI6Q_HW_IDX(x) | BIT_P0HI6Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI6Q_TXBD_IDX (Offset 0x03D0) */ + +#define BIT_SHIFT_HI6Q_HOST_IDX 0 +#define BIT_MASK_HI6Q_HOST_IDX 0xfff +#define BIT_HI6Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI6Q_HOST_IDX) << BIT_SHIFT_HI6Q_HOST_IDX) +#define BITS_HI6Q_HOST_IDX (BIT_MASK_HI6Q_HOST_IDX << BIT_SHIFT_HI6Q_HOST_IDX) +#define BIT_CLEAR_HI6Q_HOST_IDX(x) ((x) & (~BITS_HI6Q_HOST_IDX)) +#define BIT_GET_HI6Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI6Q_HOST_IDX) & BIT_MASK_HI6Q_HOST_IDX) +#define BIT_SET_HI6Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI6Q_HOST_IDX(x) | BIT_HI6Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI6Q_TXBD_IDX (Offset 0x03D0) */ + +#define BIT_SHIFT_P0HI6Q_HOST_IDX 0 +#define BIT_MASK_P0HI6Q_HOST_IDX 0xfff +#define BIT_P0HI6Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI6Q_HOST_IDX) << BIT_SHIFT_P0HI6Q_HOST_IDX) +#define BITS_P0HI6Q_HOST_IDX \ + (BIT_MASK_P0HI6Q_HOST_IDX << BIT_SHIFT_P0HI6Q_HOST_IDX) +#define BIT_CLEAR_P0HI6Q_HOST_IDX(x) ((x) & (~BITS_P0HI6Q_HOST_IDX)) +#define BIT_GET_P0HI6Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI6Q_HOST_IDX) & BIT_MASK_P0HI6Q_HOST_IDX) +#define BIT_SET_P0HI6Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI6Q_HOST_IDX(x) | BIT_P0HI6Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI7Q_TXBD_IDX (Offset 0x03D4) */ + +#define BIT_SHIFT_HI7Q_HW_IDX 16 +#define BIT_MASK_HI7Q_HW_IDX 0xfff +#define BIT_HI7Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI7Q_HW_IDX) << BIT_SHIFT_HI7Q_HW_IDX) +#define BITS_HI7Q_HW_IDX (BIT_MASK_HI7Q_HW_IDX << BIT_SHIFT_HI7Q_HW_IDX) +#define BIT_CLEAR_HI7Q_HW_IDX(x) ((x) & (~BITS_HI7Q_HW_IDX)) +#define BIT_GET_HI7Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI7Q_HW_IDX) & BIT_MASK_HI7Q_HW_IDX) +#define BIT_SET_HI7Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI7Q_HW_IDX(x) | BIT_HI7Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI7Q_TXBD_IDX (Offset 0x03D4) */ + +#define BIT_SHIFT_P0HI7Q_HW_IDX 16 +#define BIT_MASK_P0HI7Q_HW_IDX 0xfff +#define BIT_P0HI7Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI7Q_HW_IDX) << BIT_SHIFT_P0HI7Q_HW_IDX) +#define BITS_P0HI7Q_HW_IDX (BIT_MASK_P0HI7Q_HW_IDX << BIT_SHIFT_P0HI7Q_HW_IDX) +#define BIT_CLEAR_P0HI7Q_HW_IDX(x) ((x) & (~BITS_P0HI7Q_HW_IDX)) +#define BIT_GET_P0HI7Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI7Q_HW_IDX) & BIT_MASK_P0HI7Q_HW_IDX) +#define BIT_SET_P0HI7Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI7Q_HW_IDX(x) | BIT_P0HI7Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HI7Q_TXBD_IDX (Offset 0x03D4) */ + +#define BIT_SHIFT_HI7Q_HOST_IDX 0 +#define BIT_MASK_HI7Q_HOST_IDX 0xfff +#define BIT_HI7Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI7Q_HOST_IDX) << BIT_SHIFT_HI7Q_HOST_IDX) +#define BITS_HI7Q_HOST_IDX (BIT_MASK_HI7Q_HOST_IDX << BIT_SHIFT_HI7Q_HOST_IDX) +#define BIT_CLEAR_HI7Q_HOST_IDX(x) ((x) & (~BITS_HI7Q_HOST_IDX)) +#define BIT_GET_HI7Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI7Q_HOST_IDX) & BIT_MASK_HI7Q_HOST_IDX) +#define BIT_SET_HI7Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI7Q_HOST_IDX(x) | BIT_HI7Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI7Q_TXBD_IDX (Offset 0x03D4) */ + +#define BIT_SHIFT_P0HI7Q_HOST_IDX 0 +#define BIT_MASK_P0HI7Q_HOST_IDX 0xfff +#define BIT_P0HI7Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI7Q_HOST_IDX) << BIT_SHIFT_P0HI7Q_HOST_IDX) +#define BITS_P0HI7Q_HOST_IDX \ + (BIT_MASK_P0HI7Q_HOST_IDX << BIT_SHIFT_P0HI7Q_HOST_IDX) +#define BIT_CLEAR_P0HI7Q_HOST_IDX(x) ((x) & (~BITS_P0HI7Q_HOST_IDX)) +#define BIT_GET_P0HI7Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI7Q_HOST_IDX) & BIT_MASK_P0HI7Q_HOST_IDX) +#define BIT_SET_P0HI7Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI7Q_HOST_IDX(x) | BIT_P0HI7Q_HOST_IDX(v)) + +/* 2 REG_DBGSEL_PCIE_HRPWM1_HCPWM1_V1 (Offset 0x03D8) */ + +#define BIT_DIS_TXDMA_PRE_V1 BIT(31) +#define BIT_DIS_RXDMA_PRE_V1 BIT(30) + +#define BIT_SHIFT_HPS_CLKR_PCIE_V1 28 +#define BIT_MASK_HPS_CLKR_PCIE_V1 0x3 +#define BIT_HPS_CLKR_PCIE_V1(x) \ + (((x) & BIT_MASK_HPS_CLKR_PCIE_V1) << BIT_SHIFT_HPS_CLKR_PCIE_V1) +#define BITS_HPS_CLKR_PCIE_V1 \ + (BIT_MASK_HPS_CLKR_PCIE_V1 << BIT_SHIFT_HPS_CLKR_PCIE_V1) +#define BIT_CLEAR_HPS_CLKR_PCIE_V1(x) ((x) & (~BITS_HPS_CLKR_PCIE_V1)) +#define BIT_GET_HPS_CLKR_PCIE_V1(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_PCIE_V1) & BIT_MASK_HPS_CLKR_PCIE_V1) +#define BIT_SET_HPS_CLKR_PCIE_V1(x, v) \ + (BIT_CLEAR_HPS_CLKR_PCIE_V1(x) | BIT_HPS_CLKR_PCIE_V1(v)) + +#define BIT_PCIE_INT_V1 BIT(27) +#define BIT_TXFLAG_EXIT_L1_EN_V1 BIT(26) +#define BIT_EN_RXDMA_ALIGN_V2 BIT(25) +#define BIT_EN_TXDMA_ALIGN_V2 BIT(24) + +#define BIT_SHIFT_PCIE_HCPWM_V1 16 +#define BIT_MASK_PCIE_HCPWM_V1 0xff +#define BIT_PCIE_HCPWM_V1(x) \ + (((x) & BIT_MASK_PCIE_HCPWM_V1) << BIT_SHIFT_PCIE_HCPWM_V1) +#define BITS_PCIE_HCPWM_V1 (BIT_MASK_PCIE_HCPWM_V1 << BIT_SHIFT_PCIE_HCPWM_V1) +#define BIT_CLEAR_PCIE_HCPWM_V1(x) ((x) & (~BITS_PCIE_HCPWM_V1)) +#define BIT_GET_PCIE_HCPWM_V1(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM_V1) & BIT_MASK_PCIE_HCPWM_V1) +#define BIT_SET_PCIE_HCPWM_V1(x, v) \ + (BIT_CLEAR_PCIE_HCPWM_V1(x) | BIT_PCIE_HCPWM_V1(v)) + +#define BIT_SHIFT_PCIE_HRPWM_V1 8 +#define BIT_MASK_PCIE_HRPWM_V1 0xff +#define BIT_PCIE_HRPWM_V1(x) \ + (((x) & BIT_MASK_PCIE_HRPWM_V1) << BIT_SHIFT_PCIE_HRPWM_V1) +#define BITS_PCIE_HRPWM_V1 (BIT_MASK_PCIE_HRPWM_V1 << BIT_SHIFT_PCIE_HRPWM_V1) +#define BIT_CLEAR_PCIE_HRPWM_V1(x) ((x) & (~BITS_PCIE_HRPWM_V1)) +#define BIT_GET_PCIE_HRPWM_V1(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM_V1) & BIT_MASK_PCIE_HRPWM_V1) +#define BIT_SET_PCIE_HRPWM_V1(x, v) \ + (BIT_CLEAR_PCIE_HRPWM_V1(x) | BIT_PCIE_HRPWM_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DBG_SEL_V1 (Offset 0x03D8) */ + +#define BIT_SHIFT_DBG_SEL 0 +#define BIT_MASK_DBG_SEL 0xff +#define BIT_DBG_SEL(x) (((x) & BIT_MASK_DBG_SEL) << BIT_SHIFT_DBG_SEL) +#define BITS_DBG_SEL (BIT_MASK_DBG_SEL << BIT_SHIFT_DBG_SEL) +#define BIT_CLEAR_DBG_SEL(x) ((x) & (~BITS_DBG_SEL)) +#define BIT_GET_DBG_SEL(x) (((x) >> BIT_SHIFT_DBG_SEL) & BIT_MASK_DBG_SEL) +#define BIT_SET_DBG_SEL(x, v) (BIT_CLEAR_DBG_SEL(x) | BIT_DBG_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PCIE_HRPWM1_V1 (Offset 0x03D9) */ + +#define BIT_SHIFT_PCIE_HRPWM 0 +#define BIT_MASK_PCIE_HRPWM 0xff +#define BIT_PCIE_HRPWM(x) (((x) & BIT_MASK_PCIE_HRPWM) << BIT_SHIFT_PCIE_HRPWM) +#define BITS_PCIE_HRPWM (BIT_MASK_PCIE_HRPWM << BIT_SHIFT_PCIE_HRPWM) +#define BIT_CLEAR_PCIE_HRPWM(x) ((x) & (~BITS_PCIE_HRPWM)) +#define BIT_GET_PCIE_HRPWM(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM) & BIT_MASK_PCIE_HRPWM) +#define BIT_SET_PCIE_HRPWM(x, v) (BIT_CLEAR_PCIE_HRPWM(x) | BIT_PCIE_HRPWM(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_HRPWM1_V1 (Offset 0x03D9) */ + +#define BIT_SHIFT_HCI_HRPWM 0 +#define BIT_MASK_HCI_HRPWM 0xff +#define BIT_HCI_HRPWM(x) (((x) & BIT_MASK_HCI_HRPWM) << BIT_SHIFT_HCI_HRPWM) +#define BITS_HCI_HRPWM (BIT_MASK_HCI_HRPWM << BIT_SHIFT_HCI_HRPWM) +#define BIT_CLEAR_HCI_HRPWM(x) ((x) & (~BITS_HCI_HRPWM)) +#define BIT_GET_HCI_HRPWM(x) (((x) >> BIT_SHIFT_HCI_HRPWM) & BIT_MASK_HCI_HRPWM) +#define BIT_SET_HCI_HRPWM(x, v) (BIT_CLEAR_HCI_HRPWM(x) | BIT_HCI_HRPWM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PCIE_HCPWM1_V1 (Offset 0x03DA) */ + +#define BIT_SHIFT_PCIE_HCPWM 0 +#define BIT_MASK_PCIE_HCPWM 0xff +#define BIT_PCIE_HCPWM(x) (((x) & BIT_MASK_PCIE_HCPWM) << BIT_SHIFT_PCIE_HCPWM) +#define BITS_PCIE_HCPWM (BIT_MASK_PCIE_HCPWM << BIT_SHIFT_PCIE_HCPWM) +#define BIT_CLEAR_PCIE_HCPWM(x) ((x) & (~BITS_PCIE_HCPWM)) +#define BIT_GET_PCIE_HCPWM(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM) & BIT_MASK_PCIE_HCPWM) +#define BIT_SET_PCIE_HCPWM(x, v) (BIT_CLEAR_PCIE_HCPWM(x) | BIT_PCIE_HCPWM(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_HCPWM1_V1 (Offset 0x03DA) */ + +#define BIT_SHIFT_HCI_HCPWM 0 +#define BIT_MASK_HCI_HCPWM 0xff +#define BIT_HCI_HCPWM(x) (((x) & BIT_MASK_HCI_HCPWM) << BIT_SHIFT_HCI_HCPWM) +#define BITS_HCI_HCPWM (BIT_MASK_HCI_HCPWM << BIT_SHIFT_HCI_HCPWM) +#define BIT_CLEAR_HCI_HCPWM(x) ((x) & (~BITS_HCI_HCPWM)) +#define BIT_GET_HCI_HCPWM(x) (((x) >> BIT_SHIFT_HCI_HCPWM) & BIT_MASK_HCI_HCPWM) +#define BIT_SET_HCI_HCPWM(x, v) (BIT_CLEAR_HCI_HCPWM(x) | BIT_HCI_HCPWM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL2 (Offset 0x03DB) */ + +#define BIT_SHIFT_HPS_CLKR_PCIE 4 +#define BIT_MASK_HPS_CLKR_PCIE 0x3 +#define BIT_HPS_CLKR_PCIE(x) \ + (((x) & BIT_MASK_HPS_CLKR_PCIE) << BIT_SHIFT_HPS_CLKR_PCIE) +#define BITS_HPS_CLKR_PCIE (BIT_MASK_HPS_CLKR_PCIE << BIT_SHIFT_HPS_CLKR_PCIE) +#define BIT_CLEAR_HPS_CLKR_PCIE(x) ((x) & (~BITS_HPS_CLKR_PCIE)) +#define BIT_GET_HPS_CLKR_PCIE(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_PCIE) & BIT_MASK_HPS_CLKR_PCIE) +#define BIT_SET_HPS_CLKR_PCIE(x, v) \ + (BIT_CLEAR_HPS_CLKR_PCIE(x) | BIT_HPS_CLKR_PCIE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_CTRL2 (Offset 0x03DB) */ + +#define BIT_SHIFT_HPS_CLKR_HCI 4 +#define BIT_MASK_HPS_CLKR_HCI 0x3 +#define BIT_HPS_CLKR_HCI(x) \ + (((x) & BIT_MASK_HPS_CLKR_HCI) << BIT_SHIFT_HPS_CLKR_HCI) +#define BITS_HPS_CLKR_HCI (BIT_MASK_HPS_CLKR_HCI << BIT_SHIFT_HPS_CLKR_HCI) +#define BIT_CLEAR_HPS_CLKR_HCI(x) ((x) & (~BITS_HPS_CLKR_HCI)) +#define BIT_GET_HPS_CLKR_HCI(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_HCI) & BIT_MASK_HPS_CLKR_HCI) +#define BIT_SET_HPS_CLKR_HCI(x, v) \ + (BIT_CLEAR_HPS_CLKR_HCI(x) | BIT_HPS_CLKR_HCI(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL2 (Offset 0x03DB) */ + +#define BIT_PCIE_INT BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_CTRL2 (Offset 0x03DB) */ + +#define BIT_HCI_INT BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_CTRL2 (Offset 0x03DB) */ + +#define BIT_EN_RXDMA_ALIGN BIT(1) +#define BIT_EN_TXDMA_ALIGN BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_HRPWM2_HCPWM2_V1 (Offset 0x03DC) */ + +#define BIT_SHIFT_PCIE_HCPWM2_V1 16 +#define BIT_MASK_PCIE_HCPWM2_V1 0xffff +#define BIT_PCIE_HCPWM2_V1(x) \ + (((x) & BIT_MASK_PCIE_HCPWM2_V1) << BIT_SHIFT_PCIE_HCPWM2_V1) +#define BITS_PCIE_HCPWM2_V1 \ + (BIT_MASK_PCIE_HCPWM2_V1 << BIT_SHIFT_PCIE_HCPWM2_V1) +#define BIT_CLEAR_PCIE_HCPWM2_V1(x) ((x) & (~BITS_PCIE_HCPWM2_V1)) +#define BIT_GET_PCIE_HCPWM2_V1(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM2_V1) & BIT_MASK_PCIE_HCPWM2_V1) +#define BIT_SET_PCIE_HCPWM2_V1(x, v) \ + (BIT_CLEAR_PCIE_HCPWM2_V1(x) | BIT_PCIE_HCPWM2_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PCIE_HRPWM2_V1 (Offset 0x03DC) */ + +#define BIT_SHIFT_PCIE_HRPWM2 0 +#define BIT_MASK_PCIE_HRPWM2 0xffff +#define BIT_PCIE_HRPWM2(x) \ + (((x) & BIT_MASK_PCIE_HRPWM2) << BIT_SHIFT_PCIE_HRPWM2) +#define BITS_PCIE_HRPWM2 (BIT_MASK_PCIE_HRPWM2 << BIT_SHIFT_PCIE_HRPWM2) +#define BIT_CLEAR_PCIE_HRPWM2(x) ((x) & (~BITS_PCIE_HRPWM2)) +#define BIT_GET_PCIE_HRPWM2(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM2) & BIT_MASK_PCIE_HRPWM2) +#define BIT_SET_PCIE_HRPWM2(x, v) \ + (BIT_CLEAR_PCIE_HRPWM2(x) | BIT_PCIE_HRPWM2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_HRPWM2_V1 (Offset 0x03DC) */ + +#define BIT_SHIFT_HCI_HRPWM2 0 +#define BIT_MASK_HCI_HRPWM2 0xffff +#define BIT_HCI_HRPWM2(x) (((x) & BIT_MASK_HCI_HRPWM2) << BIT_SHIFT_HCI_HRPWM2) +#define BITS_HCI_HRPWM2 (BIT_MASK_HCI_HRPWM2 << BIT_SHIFT_HCI_HRPWM2) +#define BIT_CLEAR_HCI_HRPWM2(x) ((x) & (~BITS_HCI_HRPWM2)) +#define BIT_GET_HCI_HRPWM2(x) \ + (((x) >> BIT_SHIFT_HCI_HRPWM2) & BIT_MASK_HCI_HRPWM2) +#define BIT_SET_HCI_HRPWM2(x, v) (BIT_CLEAR_HCI_HRPWM2(x) | BIT_HCI_HRPWM2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PCIE_HCPWM2_V1 (Offset 0x03DE) */ + +#define BIT_SHIFT_PCIE_HCPWM2 0 +#define BIT_MASK_PCIE_HCPWM2 0xffff +#define BIT_PCIE_HCPWM2(x) \ + (((x) & BIT_MASK_PCIE_HCPWM2) << BIT_SHIFT_PCIE_HCPWM2) +#define BITS_PCIE_HCPWM2 (BIT_MASK_PCIE_HCPWM2 << BIT_SHIFT_PCIE_HCPWM2) +#define BIT_CLEAR_PCIE_HCPWM2(x) ((x) & (~BITS_PCIE_HCPWM2)) +#define BIT_GET_PCIE_HCPWM2(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM2) & BIT_MASK_PCIE_HCPWM2) +#define BIT_SET_PCIE_HCPWM2(x, v) \ + (BIT_CLEAR_PCIE_HCPWM2(x) | BIT_PCIE_HCPWM2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_HCPWM2_V1 (Offset 0x03DE) */ + +#define BIT_SHIFT_HCI_HCPWM2 0 +#define BIT_MASK_HCI_HCPWM2 0xffff +#define BIT_HCI_HCPWM2(x) (((x) & BIT_MASK_HCI_HCPWM2) << BIT_SHIFT_HCI_HCPWM2) +#define BITS_HCI_HCPWM2 (BIT_MASK_HCI_HCPWM2 << BIT_SHIFT_HCI_HCPWM2) +#define BIT_CLEAR_HCI_HCPWM2(x) ((x) & (~BITS_HCI_HCPWM2)) +#define BIT_GET_HCI_HCPWM2(x) \ + (((x) >> BIT_SHIFT_HCI_HCPWM2) & BIT_MASK_HCI_HCPWM2) +#define BIT_SET_HCI_HCPWM2(x, v) (BIT_CLEAR_HCI_HCPWM2(x) | BIT_HCI_HCPWM2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PCIE_H2C_MSG_V1 (Offset 0x03E0) */ + +#define BIT_AC7Q_EMPTY BIT(7) +#define BIT_AC6Q_EMPTY BIT(6) +#define BIT_AC5Q_EMPTY BIT(5) +#define BIT_AC4Q_EMPTY BIT(4) +#define BIT_AC3Q_EMPTY BIT(3) +#define BIT_AC2Q_EMPTY BIT(2) +#define BIT_AC1Q_EMPTY BIT(1) + +#define BIT_SHIFT_DRV2FW_INFO 0 +#define BIT_MASK_DRV2FW_INFO 0xffffffffL +#define BIT_DRV2FW_INFO(x) \ + (((x) & BIT_MASK_DRV2FW_INFO) << BIT_SHIFT_DRV2FW_INFO) +#define BITS_DRV2FW_INFO (BIT_MASK_DRV2FW_INFO << BIT_SHIFT_DRV2FW_INFO) +#define BIT_CLEAR_DRV2FW_INFO(x) ((x) & (~BITS_DRV2FW_INFO)) +#define BIT_GET_DRV2FW_INFO(x) \ + (((x) >> BIT_SHIFT_DRV2FW_INFO) & BIT_MASK_DRV2FW_INFO) +#define BIT_SET_DRV2FW_INFO(x, v) \ + (BIT_CLEAR_DRV2FW_INFO(x) | BIT_DRV2FW_INFO(v)) + +#define BIT_AC0Q_EMPTY BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PCIE_C2H_MSG_V1 (Offset 0x03E4) */ + +#define BIT_SHIFT_HCI_PCIE_C2H_MSG 0 +#define BIT_MASK_HCI_PCIE_C2H_MSG 0xffffffffL +#define BIT_HCI_PCIE_C2H_MSG(x) \ + (((x) & BIT_MASK_HCI_PCIE_C2H_MSG) << BIT_SHIFT_HCI_PCIE_C2H_MSG) +#define BITS_HCI_PCIE_C2H_MSG \ + (BIT_MASK_HCI_PCIE_C2H_MSG << BIT_SHIFT_HCI_PCIE_C2H_MSG) +#define BIT_CLEAR_HCI_PCIE_C2H_MSG(x) ((x) & (~BITS_HCI_PCIE_C2H_MSG)) +#define BIT_GET_HCI_PCIE_C2H_MSG(x) \ + (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG) & BIT_MASK_HCI_PCIE_C2H_MSG) +#define BIT_SET_HCI_PCIE_C2H_MSG(x, v) \ + (BIT_CLEAR_HCI_PCIE_C2H_MSG(x) | BIT_HCI_PCIE_C2H_MSG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_C2H_MSG_V1 (Offset 0x03E4) */ + +#define BIT_SHIFT_HCI_C2H_MSG 0 +#define BIT_MASK_HCI_C2H_MSG 0xffffffffL +#define BIT_HCI_C2H_MSG(x) \ + (((x) & BIT_MASK_HCI_C2H_MSG) << BIT_SHIFT_HCI_C2H_MSG) +#define BITS_HCI_C2H_MSG (BIT_MASK_HCI_C2H_MSG << BIT_SHIFT_HCI_C2H_MSG) +#define BIT_CLEAR_HCI_C2H_MSG(x) ((x) & (~BITS_HCI_C2H_MSG)) +#define BIT_GET_HCI_C2H_MSG(x) \ + (((x) >> BIT_SHIFT_HCI_C2H_MSG) & BIT_MASK_HCI_C2H_MSG) +#define BIT_SET_HCI_C2H_MSG(x, v) \ + (BIT_CLEAR_HCI_C2H_MSG(x) | BIT_HCI_C2H_MSG(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DBI_WDATA_V1 (Offset 0x03E8) */ + +#define BIT_SHIFT_DBI_WDATA 0 +#define BIT_MASK_DBI_WDATA 0xffffffffL +#define BIT_DBI_WDATA(x) (((x) & BIT_MASK_DBI_WDATA) << BIT_SHIFT_DBI_WDATA) +#define BITS_DBI_WDATA (BIT_MASK_DBI_WDATA << BIT_SHIFT_DBI_WDATA) +#define BIT_CLEAR_DBI_WDATA(x) ((x) & (~BITS_DBI_WDATA)) +#define BIT_GET_DBI_WDATA(x) (((x) >> BIT_SHIFT_DBI_WDATA) & BIT_MASK_DBI_WDATA) +#define BIT_SET_DBI_WDATA(x, v) (BIT_CLEAR_DBI_WDATA(x) | BIT_DBI_WDATA(v)) + +/* 2 REG_DBI_RDATA_V1 (Offset 0x03EC) */ + +#define BIT_SHIFT_DBI_RDATA 0 +#define BIT_MASK_DBI_RDATA 0xffffffffL +#define BIT_DBI_RDATA(x) (((x) & BIT_MASK_DBI_RDATA) << BIT_SHIFT_DBI_RDATA) +#define BITS_DBI_RDATA (BIT_MASK_DBI_RDATA << BIT_SHIFT_DBI_RDATA) +#define BIT_CLEAR_DBI_RDATA(x) ((x) & (~BITS_DBI_RDATA)) +#define BIT_GET_DBI_RDATA(x) (((x) >> BIT_SHIFT_DBI_RDATA) & BIT_MASK_DBI_RDATA) +#define BIT_SET_DBI_RDATA(x, v) (BIT_CLEAR_DBI_RDATA(x) | BIT_DBI_RDATA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DBI_FLAG_V1 (Offset 0x03F0) */ + +#define BIT_SHIFT_LOOPBACK_DBG_SEL 28 +#define BIT_MASK_LOOPBACK_DBG_SEL 0xf +#define BIT_LOOPBACK_DBG_SEL(x) \ + (((x) & BIT_MASK_LOOPBACK_DBG_SEL) << BIT_SHIFT_LOOPBACK_DBG_SEL) +#define BITS_LOOPBACK_DBG_SEL \ + (BIT_MASK_LOOPBACK_DBG_SEL << BIT_SHIFT_LOOPBACK_DBG_SEL) +#define BIT_CLEAR_LOOPBACK_DBG_SEL(x) ((x) & (~BITS_LOOPBACK_DBG_SEL)) +#define BIT_GET_LOOPBACK_DBG_SEL(x) \ + (((x) >> BIT_SHIFT_LOOPBACK_DBG_SEL) & BIT_MASK_LOOPBACK_DBG_SEL) +#define BIT_SET_LOOPBACK_DBG_SEL(x, v) \ + (BIT_CLEAR_LOOPBACK_DBG_SEL(x) | BIT_LOOPBACK_DBG_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_STUCK_FLAG_V1 (Offset 0x03F0) */ + +#define BIT_EN_STUCK_DBG BIT(26) +#define BIT_RX_STUCK BIT(25) +#define BIT_TX_STUCK BIT(24) +#define BIT_DBI_RFLAG BIT(17) +#define BIT_DBI_WFLAG BIT(16) + +#define BIT_SHIFT_DBI_WREN 12 +#define BIT_MASK_DBI_WREN 0xf +#define BIT_DBI_WREN(x) (((x) & BIT_MASK_DBI_WREN) << BIT_SHIFT_DBI_WREN) +#define BITS_DBI_WREN (BIT_MASK_DBI_WREN << BIT_SHIFT_DBI_WREN) +#define BIT_CLEAR_DBI_WREN(x) ((x) & (~BITS_DBI_WREN)) +#define BIT_GET_DBI_WREN(x) (((x) >> BIT_SHIFT_DBI_WREN) & BIT_MASK_DBI_WREN) +#define BIT_SET_DBI_WREN(x, v) (BIT_CLEAR_DBI_WREN(x) | BIT_DBI_WREN(v)) + +#define BIT_SHIFT_DBI_ADDR 0 +#define BIT_MASK_DBI_ADDR 0xfff +#define BIT_DBI_ADDR(x) (((x) & BIT_MASK_DBI_ADDR) << BIT_SHIFT_DBI_ADDR) +#define BITS_DBI_ADDR (BIT_MASK_DBI_ADDR << BIT_SHIFT_DBI_ADDR) +#define BIT_CLEAR_DBI_ADDR(x) ((x) & (~BITS_DBI_ADDR)) +#define BIT_GET_DBI_ADDR(x) (((x) >> BIT_SHIFT_DBI_ADDR) & BIT_MASK_DBI_ADDR) +#define BIT_SET_DBI_ADDR(x, v) (BIT_CLEAR_DBI_ADDR(x) | BIT_DBI_ADDR(v)) + +/* 2 REG_MDIO_V1 (Offset 0x03F4) */ + +#define BIT_SHIFT_MDIO_RDATA 16 +#define BIT_MASK_MDIO_RDATA 0xffff +#define BIT_MDIO_RDATA(x) (((x) & BIT_MASK_MDIO_RDATA) << BIT_SHIFT_MDIO_RDATA) +#define BITS_MDIO_RDATA (BIT_MASK_MDIO_RDATA << BIT_SHIFT_MDIO_RDATA) +#define BIT_CLEAR_MDIO_RDATA(x) ((x) & (~BITS_MDIO_RDATA)) +#define BIT_GET_MDIO_RDATA(x) \ + (((x) >> BIT_SHIFT_MDIO_RDATA) & BIT_MASK_MDIO_RDATA) +#define BIT_SET_MDIO_RDATA(x, v) (BIT_CLEAR_MDIO_RDATA(x) | BIT_MDIO_RDATA(v)) + +#define BIT_SHIFT_MDIO_WDATA 0 +#define BIT_MASK_MDIO_WDATA 0xffff +#define BIT_MDIO_WDATA(x) (((x) & BIT_MASK_MDIO_WDATA) << BIT_SHIFT_MDIO_WDATA) +#define BITS_MDIO_WDATA (BIT_MASK_MDIO_WDATA << BIT_SHIFT_MDIO_WDATA) +#define BIT_CLEAR_MDIO_WDATA(x) ((x) & (~BITS_MDIO_WDATA)) +#define BIT_GET_MDIO_WDATA(x) \ + (((x) >> BIT_SHIFT_MDIO_WDATA) & BIT_MASK_MDIO_WDATA) +#define BIT_SET_MDIO_WDATA(x, v) (BIT_CLEAR_MDIO_WDATA(x) | BIT_MDIO_WDATA(v)) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_BUS_MIX_CFG (Offset 0x03F8) */ + +#define BIT_SHIFT_DELAY_TIME 24 +#define BIT_MASK_DELAY_TIME 0xff +#define BIT_DELAY_TIME(x) (((x) & BIT_MASK_DELAY_TIME) << BIT_SHIFT_DELAY_TIME) +#define BITS_DELAY_TIME (BIT_MASK_DELAY_TIME << BIT_SHIFT_DELAY_TIME) +#define BIT_CLEAR_DELAY_TIME(x) ((x) & (~BITS_DELAY_TIME)) +#define BIT_GET_DELAY_TIME(x) \ + (((x) >> BIT_SHIFT_DELAY_TIME) & BIT_MASK_DELAY_TIME) +#define BIT_SET_DELAY_TIME(x, v) (BIT_CLEAR_DELAY_TIME(x) | BIT_DELAY_TIME(v)) + +#define BIT_RX_TIMER_DELAY_EN BIT(17) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_MIX_CFG (Offset 0x03F8) */ + +#define BIT_EN_WATCH_DOG BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_MDIO2_V1 (Offset 0x03F8) */ + +#define BIT_ECRC_EN BIT(7) +#define BIT_MDIO_RFLAG BIT(6) +#define BIT_MDIO_WFLAG BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_MDIO2_V1 (Offset 0x03F8) */ + +#define BIT_SHIFT_MDIO_ADDR 0 +#define BIT_MASK_MDIO_ADDR 0x1f +#define BIT_MDIO_ADDR(x) (((x) & BIT_MASK_MDIO_ADDR) << BIT_SHIFT_MDIO_ADDR) +#define BITS_MDIO_ADDR (BIT_MASK_MDIO_ADDR << BIT_SHIFT_MDIO_ADDR) +#define BIT_CLEAR_MDIO_ADDR(x) ((x) & (~BITS_MDIO_ADDR)) +#define BIT_GET_MDIO_ADDR(x) (((x) >> BIT_SHIFT_MDIO_ADDR) & BIT_MASK_MDIO_ADDR) +#define BIT_SET_MDIO_ADDR(x, v) (BIT_CLEAR_MDIO_ADDR(x) | BIT_MDIO_ADDR(v)) + +#define BIT_SHIFT_TXFAIL_DROPCNT 0 +#define BIT_MASK_TXFAIL_DROPCNT 0xffff +#define BIT_TXFAIL_DROPCNT(x) \ + (((x) & BIT_MASK_TXFAIL_DROPCNT) << BIT_SHIFT_TXFAIL_DROPCNT) +#define BITS_TXFAIL_DROPCNT \ + (BIT_MASK_TXFAIL_DROPCNT << BIT_SHIFT_TXFAIL_DROPCNT) +#define BIT_CLEAR_TXFAIL_DROPCNT(x) ((x) & (~BITS_TXFAIL_DROPCNT)) +#define BIT_GET_TXFAIL_DROPCNT(x) \ + (((x) >> BIT_SHIFT_TXFAIL_DROPCNT) & BIT_MASK_TXFAIL_DROPCNT) +#define BIT_SET_TXFAIL_DROPCNT(x, v) \ + (BIT_CLEAR_TXFAIL_DROPCNT(x) | BIT_TXFAIL_DROPCNT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_MIX_CFG (Offset 0x03F8) */ + +#define BIT_SHIFT_MDIO_REG_ADDR_V1 0 +#define BIT_MASK_MDIO_REG_ADDR_V1 0x1f +#define BIT_MDIO_REG_ADDR_V1(x) \ + (((x) & BIT_MASK_MDIO_REG_ADDR_V1) << BIT_SHIFT_MDIO_REG_ADDR_V1) +#define BITS_MDIO_REG_ADDR_V1 \ + (BIT_MASK_MDIO_REG_ADDR_V1 << BIT_SHIFT_MDIO_REG_ADDR_V1) +#define BIT_CLEAR_MDIO_REG_ADDR_V1(x) ((x) & (~BITS_MDIO_REG_ADDR_V1)) +#define BIT_GET_MDIO_REG_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_MDIO_REG_ADDR_V1) & BIT_MASK_MDIO_REG_ADDR_V1) +#define BIT_SET_MDIO_REG_ADDR_V1(x, v) \ + (BIT_CLEAR_MDIO_REG_ADDR_V1(x) | BIT_MDIO_REG_ADDR_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_RXRST_BACKDOOR BIT(31) +#define BIT_TXRST_BACKDOOR BIT(30) +#define BIT_RXIDX_RSTB BIT(29) +#define BIT_TXIDX_RSTB BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_SHIFT_WATCH_DOG_TIMER 28 +#define BIT_MASK_WATCH_DOG_TIMER 0xf +#define BIT_WATCH_DOG_TIMER(x) \ + (((x) & BIT_MASK_WATCH_DOG_TIMER) << BIT_SHIFT_WATCH_DOG_TIMER) +#define BITS_WATCH_DOG_TIMER \ + (BIT_MASK_WATCH_DOG_TIMER << BIT_SHIFT_WATCH_DOG_TIMER) +#define BIT_CLEAR_WATCH_DOG_TIMER(x) ((x) & (~BITS_WATCH_DOG_TIMER)) +#define BIT_GET_WATCH_DOG_TIMER(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_TIMER) & BIT_MASK_WATCH_DOG_TIMER) +#define BIT_SET_WATCH_DOG_TIMER(x, v) \ + (BIT_CLEAR_WATCH_DOG_TIMER(x) | BIT_WATCH_DOG_TIMER(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_DROP_NEXT_RXPKT BIT(27) +#define BIT_SHORT_CORE_RST_SEL BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EXCEPT_RESUME_EN BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EXCEPT_FLAG BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EXCEPT_RESUME_FLAG BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_ALIGN_MTU BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EN_ALIGN_MTU BIT(23) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EARLY_TAG_RETURN BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_SHIFT_LATENCY_CONTROL 21 +#define BIT_MASK_LATENCY_CONTROL 0x3 +#define BIT_LATENCY_CONTROL(x) \ + (((x) & BIT_MASK_LATENCY_CONTROL) << BIT_SHIFT_LATENCY_CONTROL) +#define BITS_LATENCY_CONTROL \ + (BIT_MASK_LATENCY_CONTROL << BIT_SHIFT_LATENCY_CONTROL) +#define BIT_CLEAR_LATENCY_CONTROL(x) ((x) & (~BITS_LATENCY_CONTROL)) +#define BIT_GET_LATENCY_CONTROL(x) \ + (((x) >> BIT_SHIFT_LATENCY_CONTROL) & BIT_MASK_LATENCY_CONTROL) +#define BIT_SET_LATENCY_CONTROL(x, v) \ + (BIT_CLEAR_LATENCY_CONTROL(x) | BIT_LATENCY_CONTROL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_HOST_GEN2_SUPPORT BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_SHIFT_TXDMA_ERR_FLAG 16 +#define BIT_MASK_TXDMA_ERR_FLAG 0xf +#define BIT_TXDMA_ERR_FLAG(x) \ + (((x) & BIT_MASK_TXDMA_ERR_FLAG) << BIT_SHIFT_TXDMA_ERR_FLAG) +#define BITS_TXDMA_ERR_FLAG \ + (BIT_MASK_TXDMA_ERR_FLAG << BIT_SHIFT_TXDMA_ERR_FLAG) +#define BIT_CLEAR_TXDMA_ERR_FLAG(x) ((x) & (~BITS_TXDMA_ERR_FLAG)) +#define BIT_GET_TXDMA_ERR_FLAG(x) \ + (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG) & BIT_MASK_TXDMA_ERR_FLAG) +#define BIT_SET_TXDMA_ERR_FLAG(x, v) \ + (BIT_CLEAR_TXDMA_ERR_FLAG(x) | BIT_TXDMA_ERR_FLAG(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_SHIFT_TXDMA_ERR_FLAG_V1 15 +#define BIT_MASK_TXDMA_ERR_FLAG_V1 0x1f +#define BIT_TXDMA_ERR_FLAG_V1(x) \ + (((x) & BIT_MASK_TXDMA_ERR_FLAG_V1) << BIT_SHIFT_TXDMA_ERR_FLAG_V1) +#define BITS_TXDMA_ERR_FLAG_V1 \ + (BIT_MASK_TXDMA_ERR_FLAG_V1 << BIT_SHIFT_TXDMA_ERR_FLAG_V1) +#define BIT_CLEAR_TXDMA_ERR_FLAG_V1(x) ((x) & (~BITS_TXDMA_ERR_FLAG_V1)) +#define BIT_GET_TXDMA_ERR_FLAG_V1(x) \ + (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_V1) & BIT_MASK_TXDMA_ERR_FLAG_V1) +#define BIT_SET_TXDMA_ERR_FLAG_V1(x, v) \ + (BIT_CLEAR_TXDMA_ERR_FLAG_V1(x) | BIT_TXDMA_ERR_FLAG_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_SHIFT_EARLY_MODE_SEL 12 +#define BIT_MASK_EARLY_MODE_SEL 0xf +#define BIT_EARLY_MODE_SEL(x) \ + (((x) & BIT_MASK_EARLY_MODE_SEL) << BIT_SHIFT_EARLY_MODE_SEL) +#define BITS_EARLY_MODE_SEL \ + (BIT_MASK_EARLY_MODE_SEL << BIT_SHIFT_EARLY_MODE_SEL) +#define BIT_CLEAR_EARLY_MODE_SEL(x) ((x) & (~BITS_EARLY_MODE_SEL)) +#define BIT_GET_EARLY_MODE_SEL(x) \ + (((x) >> BIT_SHIFT_EARLY_MODE_SEL) & BIT_MASK_EARLY_MODE_SEL) +#define BIT_SET_EARLY_MODE_SEL(x, v) \ + (BIT_CLEAR_EARLY_MODE_SEL(x) | BIT_EARLY_MODE_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EPHY_RX50_EN BIT(11) + +#define BIT_SHIFT_MSI_TIMEOUT_ID_V1 8 +#define BIT_MASK_MSI_TIMEOUT_ID_V1 0x7 +#define BIT_MSI_TIMEOUT_ID_V1(x) \ + (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1) << BIT_SHIFT_MSI_TIMEOUT_ID_V1) +#define BITS_MSI_TIMEOUT_ID_V1 \ + (BIT_MASK_MSI_TIMEOUT_ID_V1 << BIT_SHIFT_MSI_TIMEOUT_ID_V1) +#define BIT_CLEAR_MSI_TIMEOUT_ID_V1(x) ((x) & (~BITS_MSI_TIMEOUT_ID_V1)) +#define BIT_GET_MSI_TIMEOUT_ID_V1(x) \ + (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1) & BIT_MASK_MSI_TIMEOUT_ID_V1) +#define BIT_SET_MSI_TIMEOUT_ID_V1(x, v) \ + (BIT_CLEAR_MSI_TIMEOUT_ID_V1(x) | BIT_MSI_TIMEOUT_ID_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_SHIFT_RXDMA_ERR_CNT 8 +#define BIT_MASK_RXDMA_ERR_CNT 0xff +#define BIT_RXDMA_ERR_CNT(x) \ + (((x) & BIT_MASK_RXDMA_ERR_CNT) << BIT_SHIFT_RXDMA_ERR_CNT) +#define BITS_RXDMA_ERR_CNT (BIT_MASK_RXDMA_ERR_CNT << BIT_SHIFT_RXDMA_ERR_CNT) +#define BIT_CLEAR_RXDMA_ERR_CNT(x) ((x) & (~BITS_RXDMA_ERR_CNT)) +#define BIT_GET_RXDMA_ERR_CNT(x) \ + (((x) >> BIT_SHIFT_RXDMA_ERR_CNT) & BIT_MASK_RXDMA_ERR_CNT) +#define BIT_SET_RXDMA_ERR_CNT(x, v) \ + (BIT_CLEAR_RXDMA_ERR_CNT(x) | BIT_RXDMA_ERR_CNT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_RADDR_RD BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_TXDMA_ERR_HANDLE_REQ BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EN_MUL_TAG BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_TXDMA_ERROR_PS BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_L1OFF_PWR_OFF_EN BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EN_EARLY_MODE BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EN_TXDMA_STUCK_ERR_HANDLE BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_L0S_LINK_OFF BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EN_TXDMA_RTN_ERR_HANDLE BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_ACT_LINK_OFF BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_RXDMA_ERR_HANDLE_REQ BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EN_SLOW_MAC_TX BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_RXDMA_ERROR_PS BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EN_SLOW_MAC_RX BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */ + +#define BIT_EN_RXDMA_STUCK_ERR_HANDLE BIT(1) +#define BIT_EN_SLOW_MAC_HW BIT(0) +#define BIT_EN_RXDMA_RTN_ERR_HANDLE BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q0_INFO (Offset 0x0400) */ + +#define BIT_SHIFT_QUEUEMACID_Q0_V1 25 +#define BIT_MASK_QUEUEMACID_Q0_V1 0x7f +#define BIT_QUEUEMACID_Q0_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q0_V1) << BIT_SHIFT_QUEUEMACID_Q0_V1) +#define BITS_QUEUEMACID_Q0_V1 \ + (BIT_MASK_QUEUEMACID_Q0_V1 << BIT_SHIFT_QUEUEMACID_Q0_V1) +#define BIT_CLEAR_QUEUEMACID_Q0_V1(x) ((x) & (~BITS_QUEUEMACID_Q0_V1)) +#define BIT_GET_QUEUEMACID_Q0_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1) & BIT_MASK_QUEUEMACID_Q0_V1) +#define BIT_SET_QUEUEMACID_Q0_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q0_V1(x) | BIT_QUEUEMACID_Q0_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_INFO1 (Offset 0x0400) */ + +#define BIT_SHIFT_QUEUEMACID 25 +#define BIT_MASK_QUEUEMACID 0x7f +#define BIT_QUEUEMACID(x) (((x) & BIT_MASK_QUEUEMACID) << BIT_SHIFT_QUEUEMACID) +#define BITS_QUEUEMACID (BIT_MASK_QUEUEMACID << BIT_SHIFT_QUEUEMACID) +#define BIT_CLEAR_QUEUEMACID(x) ((x) & (~BITS_QUEUEMACID)) +#define BIT_GET_QUEUEMACID(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID) & BIT_MASK_QUEUEMACID) +#define BIT_SET_QUEUEMACID(x, v) (BIT_CLEAR_QUEUEMACID(x) | BIT_QUEUEMACID(v)) + +#define BIT_DONE BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q0_INFO (Offset 0x0400) */ + +#define BIT_SHIFT_QUEUEAC_Q0_V1 23 +#define BIT_MASK_QUEUEAC_Q0_V1 0x3 +#define BIT_QUEUEAC_Q0_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_Q0_V1) << BIT_SHIFT_QUEUEAC_Q0_V1) +#define BITS_QUEUEAC_Q0_V1 (BIT_MASK_QUEUEAC_Q0_V1 << BIT_SHIFT_QUEUEAC_Q0_V1) +#define BIT_CLEAR_QUEUEAC_Q0_V1(x) ((x) & (~BITS_QUEUEAC_Q0_V1)) +#define BIT_GET_QUEUEAC_Q0_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1) & BIT_MASK_QUEUEAC_Q0_V1) +#define BIT_SET_QUEUEAC_Q0_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_Q0_V1(x) | BIT_QUEUEAC_Q0_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_INFO1 (Offset 0x0400) */ + +#define BIT_SHIFT_QUEUEAC 23 +#define BIT_MASK_QUEUEAC 0x3 +#define BIT_QUEUEAC(x) (((x) & BIT_MASK_QUEUEAC) << BIT_SHIFT_QUEUEAC) +#define BITS_QUEUEAC (BIT_MASK_QUEUEAC << BIT_SHIFT_QUEUEAC) +#define BIT_CLEAR_QUEUEAC(x) ((x) & (~BITS_QUEUEAC)) +#define BIT_GET_QUEUEAC(x) (((x) >> BIT_SHIFT_QUEUEAC) & BIT_MASK_QUEUEAC) +#define BIT_SET_QUEUEAC(x, v) (BIT_CLEAR_QUEUEAC(x) | BIT_QUEUEAC(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q0_INFO (Offset 0x0400) */ + +#define BIT_TIDEMPTY_Q0_V1 BIT(22) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_INFO1 (Offset 0x0400) */ + +#define BIT_TIDEMPTY BIT(22) + +#define BIT_SHIFT_ACCWBITEN 20 +#define BIT_MASK_ACCWBITEN 0xf +#define BIT_ACCWBITEN(x) (((x) & BIT_MASK_ACCWBITEN) << BIT_SHIFT_ACCWBITEN) +#define BITS_ACCWBITEN (BIT_MASK_ACCWBITEN << BIT_SHIFT_ACCWBITEN) +#define BIT_CLEAR_ACCWBITEN(x) ((x) & (~BITS_ACCWBITEN)) +#define BIT_GET_ACCWBITEN(x) (((x) >> BIT_SHIFT_ACCWBITEN) & BIT_MASK_ACCWBITEN) +#define BIT_SET_ACCWBITEN(x, v) (BIT_CLEAR_ACCWBITEN(x) | BIT_ACCWBITEN(v)) + +#define BIT_BCNQ_EMPTY_V1 BIT(19) +#define BIT_HIQ_EMPTY_V1 BIT(18) +#define BIT_MQQ_EMPTY_V1 BIT(17) + +#define BIT_SHIFT_COL_CNT 16 +#define BIT_MASK_COL_CNT 0xf +#define BIT_COL_CNT(x) (((x) & BIT_MASK_COL_CNT) << BIT_SHIFT_COL_CNT) +#define BITS_COL_CNT (BIT_MASK_COL_CNT << BIT_SHIFT_COL_CNT) +#define BIT_CLEAR_COL_CNT(x) ((x) & (~BITS_COL_CNT)) +#define BIT_GET_COL_CNT(x) (((x) >> BIT_SHIFT_COL_CNT) & BIT_MASK_COL_CNT) +#define BIT_SET_COL_CNT(x, v) (BIT_CLEAR_COL_CNT(x) | BIT_COL_CNT(v)) + +#define BIT_CPU_MGT_EMPTY BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q0_INFO (Offset 0x0400) */ + +#define BIT_SHIFT_TAIL_PKT_Q0_V1 15 +#define BIT_MASK_TAIL_PKT_Q0_V1 0xff +#define BIT_TAIL_PKT_Q0_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q0_V1) << BIT_SHIFT_TAIL_PKT_Q0_V1) +#define BITS_TAIL_PKT_Q0_V1 \ + (BIT_MASK_TAIL_PKT_Q0_V1 << BIT_SHIFT_TAIL_PKT_Q0_V1) +#define BIT_CLEAR_TAIL_PKT_Q0_V1(x) ((x) & (~BITS_TAIL_PKT_Q0_V1)) +#define BIT_GET_TAIL_PKT_Q0_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V1) & BIT_MASK_TAIL_PKT_Q0_V1) +#define BIT_SET_TAIL_PKT_Q0_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q0_V1(x) | BIT_TAIL_PKT_Q0_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_INFO1 (Offset 0x0400) */ + +#define BIT_AC_MACID_NOT_SAME BIT(15) + +#define BIT_SHIFT_GROUP_TABLE_ID 12 +#define BIT_MASK_GROUP_TABLE_ID 0x7 +#define BIT_GROUP_TABLE_ID(x) \ + (((x) & BIT_MASK_GROUP_TABLE_ID) << BIT_SHIFT_GROUP_TABLE_ID) +#define BITS_GROUP_TABLE_ID \ + (BIT_MASK_GROUP_TABLE_ID << BIT_SHIFT_GROUP_TABLE_ID) +#define BIT_CLEAR_GROUP_TABLE_ID(x) ((x) & (~BITS_GROUP_TABLE_ID)) +#define BIT_GET_GROUP_TABLE_ID(x) \ + (((x) >> BIT_SHIFT_GROUP_TABLE_ID) & BIT_MASK_GROUP_TABLE_ID) +#define BIT_SET_GROUP_TABLE_ID(x, v) \ + (BIT_CLEAR_GROUP_TABLE_ID(x) | BIT_GROUP_TABLE_ID(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q0_INFO (Offset 0x0400) */ + +#define BIT_SHIFT_TAIL_PKT_Q0_V2 11 +#define BIT_MASK_TAIL_PKT_Q0_V2 0x7ff +#define BIT_TAIL_PKT_Q0_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q0_V2) << BIT_SHIFT_TAIL_PKT_Q0_V2) +#define BITS_TAIL_PKT_Q0_V2 \ + (BIT_MASK_TAIL_PKT_Q0_V2 << BIT_SHIFT_TAIL_PKT_Q0_V2) +#define BIT_CLEAR_TAIL_PKT_Q0_V2(x) ((x) & (~BITS_TAIL_PKT_Q0_V2)) +#define BIT_GET_TAIL_PKT_Q0_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2) & BIT_MASK_TAIL_PKT_Q0_V2) +#define BIT_SET_TAIL_PKT_Q0_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q0_V2(x) | BIT_TAIL_PKT_Q0_V2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_INFO1 (Offset 0x0400) */ + +#define BIT_SHIFT_TAIL_PKT 11 +#define BIT_MASK_TAIL_PKT 0x7ff +#define BIT_TAIL_PKT(x) (((x) & BIT_MASK_TAIL_PKT) << BIT_SHIFT_TAIL_PKT) +#define BITS_TAIL_PKT (BIT_MASK_TAIL_PKT << BIT_SHIFT_TAIL_PKT) +#define BIT_CLEAR_TAIL_PKT(x) ((x) & (~BITS_TAIL_PKT)) +#define BIT_GET_TAIL_PKT(x) (((x) >> BIT_SHIFT_TAIL_PKT) & BIT_MASK_TAIL_PKT) +#define BIT_SET_TAIL_PKT(x, v) (BIT_CLEAR_TAIL_PKT(x) | BIT_TAIL_PKT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q0_INFO (Offset 0x0400) */ + +#define BIT_SHIFT_PKT_NUM_Q0_V1 8 +#define BIT_MASK_PKT_NUM_Q0_V1 0x7f +#define BIT_PKT_NUM_Q0_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_Q0_V1) << BIT_SHIFT_PKT_NUM_Q0_V1) +#define BITS_PKT_NUM_Q0_V1 (BIT_MASK_PKT_NUM_Q0_V1 << BIT_SHIFT_PKT_NUM_Q0_V1) +#define BIT_CLEAR_PKT_NUM_Q0_V1(x) ((x) & (~BITS_PKT_NUM_Q0_V1)) +#define BIT_GET_PKT_NUM_Q0_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_Q0_V1) & BIT_MASK_PKT_NUM_Q0_V1) +#define BIT_SET_PKT_NUM_Q0_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_Q0_V1(x) | BIT_PKT_NUM_Q0_V1(v)) + +#define BIT_SHIFT_HEAD_PKT_Q0 0 +#define BIT_MASK_HEAD_PKT_Q0 0xff +#define BIT_HEAD_PKT_Q0(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q0) << BIT_SHIFT_HEAD_PKT_Q0) +#define BITS_HEAD_PKT_Q0 (BIT_MASK_HEAD_PKT_Q0 << BIT_SHIFT_HEAD_PKT_Q0) +#define BIT_CLEAR_HEAD_PKT_Q0(x) ((x) & (~BITS_HEAD_PKT_Q0)) +#define BIT_GET_HEAD_PKT_Q0(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q0) & BIT_MASK_HEAD_PKT_Q0) +#define BIT_SET_HEAD_PKT_Q0(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q0(x) | BIT_HEAD_PKT_Q0(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q0_INFO (Offset 0x0400) */ + +#define BIT_SHIFT_HEAD_PKT_Q0_V1 0 +#define BIT_MASK_HEAD_PKT_Q0_V1 0x7ff +#define BIT_HEAD_PKT_Q0_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q0_V1) << BIT_SHIFT_HEAD_PKT_Q0_V1) +#define BITS_HEAD_PKT_Q0_V1 \ + (BIT_MASK_HEAD_PKT_Q0_V1 << BIT_SHIFT_HEAD_PKT_Q0_V1) +#define BIT_CLEAR_HEAD_PKT_Q0_V1(x) ((x) & (~BITS_HEAD_PKT_Q0_V1)) +#define BIT_GET_HEAD_PKT_Q0_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1) & BIT_MASK_HEAD_PKT_Q0_V1) +#define BIT_SET_HEAD_PKT_Q0_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q0_V1(x) | BIT_HEAD_PKT_Q0_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_INFO1 (Offset 0x0400) */ + +#define BIT_SHIFT_HEAD_PKT 0 +#define BIT_MASK_HEAD_PKT 0x7ff +#define BIT_HEAD_PKT(x) (((x) & BIT_MASK_HEAD_PKT) << BIT_SHIFT_HEAD_PKT) +#define BITS_HEAD_PKT (BIT_MASK_HEAD_PKT << BIT_SHIFT_HEAD_PKT) +#define BIT_CLEAR_HEAD_PKT(x) ((x) & (~BITS_HEAD_PKT)) +#define BIT_GET_HEAD_PKT(x) (((x) >> BIT_SHIFT_HEAD_PKT) & BIT_MASK_HEAD_PKT) +#define BIT_SET_HEAD_PKT(x, v) (BIT_CLEAR_HEAD_PKT(x) | BIT_HEAD_PKT(v)) + +#define BIT_SHIFT_PKT_NUMBER 0 +#define BIT_MASK_PKT_NUMBER 0xfff +#define BIT_PKT_NUMBER(x) (((x) & BIT_MASK_PKT_NUMBER) << BIT_SHIFT_PKT_NUMBER) +#define BITS_PKT_NUMBER (BIT_MASK_PKT_NUMBER << BIT_SHIFT_PKT_NUMBER) +#define BIT_CLEAR_PKT_NUMBER(x) ((x) & (~BITS_PKT_NUMBER)) +#define BIT_GET_PKT_NUMBER(x) \ + (((x) >> BIT_SHIFT_PKT_NUMBER) & BIT_MASK_PKT_NUMBER) +#define BIT_SET_PKT_NUMBER(x, v) (BIT_CLEAR_PKT_NUMBER(x) | BIT_PKT_NUMBER(v)) + +#define BIT_SHIFT_ACCW 0 +#define BIT_MASK_ACCW 0x3ff +#define BIT_ACCW(x) (((x) & BIT_MASK_ACCW) << BIT_SHIFT_ACCW) +#define BITS_ACCW (BIT_MASK_ACCW << BIT_SHIFT_ACCW) +#define BIT_CLEAR_ACCW(x) ((x) & (~BITS_ACCW)) +#define BIT_GET_ACCW(x) (((x) >> BIT_SHIFT_ACCW) & BIT_MASK_ACCW) +#define BIT_SET_ACCW(x, v) (BIT_CLEAR_ACCW(x) | BIT_ACCW(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO0 (Offset 0x0400) */ + +#define BIT_SHIFT_QINFO0 0 +#define BIT_MASK_QINFO0 0xffffffffL +#define BIT_QINFO0(x) (((x) & BIT_MASK_QINFO0) << BIT_SHIFT_QINFO0) +#define BITS_QINFO0 (BIT_MASK_QINFO0 << BIT_SHIFT_QINFO0) +#define BIT_CLEAR_QINFO0(x) ((x) & (~BITS_QINFO0)) +#define BIT_GET_QINFO0(x) (((x) >> BIT_SHIFT_QINFO0) & BIT_MASK_QINFO0) +#define BIT_SET_QINFO0(x, v) (BIT_CLEAR_QINFO0(x) | BIT_QINFO0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q1_INFO (Offset 0x0404) */ + +#define BIT_SHIFT_QUEUEMACID_Q1_V1 25 +#define BIT_MASK_QUEUEMACID_Q1_V1 0x7f +#define BIT_QUEUEMACID_Q1_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q1_V1) << BIT_SHIFT_QUEUEMACID_Q1_V1) +#define BITS_QUEUEMACID_Q1_V1 \ + (BIT_MASK_QUEUEMACID_Q1_V1 << BIT_SHIFT_QUEUEMACID_Q1_V1) +#define BIT_CLEAR_QUEUEMACID_Q1_V1(x) ((x) & (~BITS_QUEUEMACID_Q1_V1)) +#define BIT_GET_QUEUEMACID_Q1_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1) & BIT_MASK_QUEUEMACID_Q1_V1) +#define BIT_SET_QUEUEMACID_Q1_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q1_V1(x) | BIT_QUEUEMACID_Q1_V1(v)) + +#define BIT_SHIFT_QUEUEAC_Q1_V1 23 +#define BIT_MASK_QUEUEAC_Q1_V1 0x3 +#define BIT_QUEUEAC_Q1_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_Q1_V1) << BIT_SHIFT_QUEUEAC_Q1_V1) +#define BITS_QUEUEAC_Q1_V1 (BIT_MASK_QUEUEAC_Q1_V1 << BIT_SHIFT_QUEUEAC_Q1_V1) +#define BIT_CLEAR_QUEUEAC_Q1_V1(x) ((x) & (~BITS_QUEUEAC_Q1_V1)) +#define BIT_GET_QUEUEAC_Q1_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1) & BIT_MASK_QUEUEAC_Q1_V1) +#define BIT_SET_QUEUEAC_Q1_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_Q1_V1(x) | BIT_QUEUEAC_Q1_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q1_INFO (Offset 0x0404) */ + +#define BIT_TIDEMPTY_Q1_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q1_INFO (Offset 0x0404) */ + +#define BIT_SHIFT_TAIL_PKT_Q1_V1 15 +#define BIT_MASK_TAIL_PKT_Q1_V1 0xff +#define BIT_TAIL_PKT_Q1_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q1_V1) << BIT_SHIFT_TAIL_PKT_Q1_V1) +#define BITS_TAIL_PKT_Q1_V1 \ + (BIT_MASK_TAIL_PKT_Q1_V1 << BIT_SHIFT_TAIL_PKT_Q1_V1) +#define BIT_CLEAR_TAIL_PKT_Q1_V1(x) ((x) & (~BITS_TAIL_PKT_Q1_V1)) +#define BIT_GET_TAIL_PKT_Q1_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V1) & BIT_MASK_TAIL_PKT_Q1_V1) +#define BIT_SET_TAIL_PKT_Q1_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q1_V1(x) | BIT_TAIL_PKT_Q1_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q1_INFO (Offset 0x0404) */ + +#define BIT_SHIFT_TAIL_PKT_Q1_V2 11 +#define BIT_MASK_TAIL_PKT_Q1_V2 0x7ff +#define BIT_TAIL_PKT_Q1_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q1_V2) << BIT_SHIFT_TAIL_PKT_Q1_V2) +#define BITS_TAIL_PKT_Q1_V2 \ + (BIT_MASK_TAIL_PKT_Q1_V2 << BIT_SHIFT_TAIL_PKT_Q1_V2) +#define BIT_CLEAR_TAIL_PKT_Q1_V2(x) ((x) & (~BITS_TAIL_PKT_Q1_V2)) +#define BIT_GET_TAIL_PKT_Q1_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2) & BIT_MASK_TAIL_PKT_Q1_V2) +#define BIT_SET_TAIL_PKT_Q1_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q1_V2(x) | BIT_TAIL_PKT_Q1_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q1_INFO (Offset 0x0404) */ + +#define BIT_SHIFT_PKT_NUM_Q1_V1 8 +#define BIT_MASK_PKT_NUM_Q1_V1 0x7f +#define BIT_PKT_NUM_Q1_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_Q1_V1) << BIT_SHIFT_PKT_NUM_Q1_V1) +#define BITS_PKT_NUM_Q1_V1 (BIT_MASK_PKT_NUM_Q1_V1 << BIT_SHIFT_PKT_NUM_Q1_V1) +#define BIT_CLEAR_PKT_NUM_Q1_V1(x) ((x) & (~BITS_PKT_NUM_Q1_V1)) +#define BIT_GET_PKT_NUM_Q1_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_Q1_V1) & BIT_MASK_PKT_NUM_Q1_V1) +#define BIT_SET_PKT_NUM_Q1_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_Q1_V1(x) | BIT_PKT_NUM_Q1_V1(v)) + +#define BIT_SHIFT_HEAD_PKT_Q1 0 +#define BIT_MASK_HEAD_PKT_Q1 0xff +#define BIT_HEAD_PKT_Q1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q1) << BIT_SHIFT_HEAD_PKT_Q1) +#define BITS_HEAD_PKT_Q1 (BIT_MASK_HEAD_PKT_Q1 << BIT_SHIFT_HEAD_PKT_Q1) +#define BIT_CLEAR_HEAD_PKT_Q1(x) ((x) & (~BITS_HEAD_PKT_Q1)) +#define BIT_GET_HEAD_PKT_Q1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q1) & BIT_MASK_HEAD_PKT_Q1) +#define BIT_SET_HEAD_PKT_Q1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q1(x) | BIT_HEAD_PKT_Q1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q1_INFO (Offset 0x0404) */ + +#define BIT_SHIFT_HEAD_PKT_Q1_V1 0 +#define BIT_MASK_HEAD_PKT_Q1_V1 0x7ff +#define BIT_HEAD_PKT_Q1_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q1_V1) << BIT_SHIFT_HEAD_PKT_Q1_V1) +#define BITS_HEAD_PKT_Q1_V1 \ + (BIT_MASK_HEAD_PKT_Q1_V1 << BIT_SHIFT_HEAD_PKT_Q1_V1) +#define BIT_CLEAR_HEAD_PKT_Q1_V1(x) ((x) & (~BITS_HEAD_PKT_Q1_V1)) +#define BIT_GET_HEAD_PKT_Q1_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1) & BIT_MASK_HEAD_PKT_Q1_V1) +#define BIT_SET_HEAD_PKT_Q1_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q1_V1(x) | BIT_HEAD_PKT_Q1_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO1 (Offset 0x0404) */ + +#define BIT_SHIFT_QINFO1 0 +#define BIT_MASK_QINFO1 0xffffffffL +#define BIT_QINFO1(x) (((x) & BIT_MASK_QINFO1) << BIT_SHIFT_QINFO1) +#define BITS_QINFO1 (BIT_MASK_QINFO1 << BIT_SHIFT_QINFO1) +#define BIT_CLEAR_QINFO1(x) ((x) & (~BITS_QINFO1)) +#define BIT_GET_QINFO1(x) (((x) >> BIT_SHIFT_QINFO1) & BIT_MASK_QINFO1) +#define BIT_SET_QINFO1(x, v) (BIT_CLEAR_QINFO1(x) | BIT_QINFO1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q2_INFO (Offset 0x0408) */ + +#define BIT_SHIFT_QUEUEMACID_Q2_V1 25 +#define BIT_MASK_QUEUEMACID_Q2_V1 0x7f +#define BIT_QUEUEMACID_Q2_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q2_V1) << BIT_SHIFT_QUEUEMACID_Q2_V1) +#define BITS_QUEUEMACID_Q2_V1 \ + (BIT_MASK_QUEUEMACID_Q2_V1 << BIT_SHIFT_QUEUEMACID_Q2_V1) +#define BIT_CLEAR_QUEUEMACID_Q2_V1(x) ((x) & (~BITS_QUEUEMACID_Q2_V1)) +#define BIT_GET_QUEUEMACID_Q2_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1) & BIT_MASK_QUEUEMACID_Q2_V1) +#define BIT_SET_QUEUEMACID_Q2_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q2_V1(x) | BIT_QUEUEMACID_Q2_V1(v)) + +#define BIT_SHIFT_QUEUEAC_Q2_V1 23 +#define BIT_MASK_QUEUEAC_Q2_V1 0x3 +#define BIT_QUEUEAC_Q2_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_Q2_V1) << BIT_SHIFT_QUEUEAC_Q2_V1) +#define BITS_QUEUEAC_Q2_V1 (BIT_MASK_QUEUEAC_Q2_V1 << BIT_SHIFT_QUEUEAC_Q2_V1) +#define BIT_CLEAR_QUEUEAC_Q2_V1(x) ((x) & (~BITS_QUEUEAC_Q2_V1)) +#define BIT_GET_QUEUEAC_Q2_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1) & BIT_MASK_QUEUEAC_Q2_V1) +#define BIT_SET_QUEUEAC_Q2_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_Q2_V1(x) | BIT_QUEUEAC_Q2_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q2_INFO (Offset 0x0408) */ + +#define BIT_TIDEMPTY_Q2_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q2_INFO (Offset 0x0408) */ + +#define BIT_SHIFT_TAIL_PKT_Q2_V1 15 +#define BIT_MASK_TAIL_PKT_Q2_V1 0xff +#define BIT_TAIL_PKT_Q2_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q2_V1) << BIT_SHIFT_TAIL_PKT_Q2_V1) +#define BITS_TAIL_PKT_Q2_V1 \ + (BIT_MASK_TAIL_PKT_Q2_V1 << BIT_SHIFT_TAIL_PKT_Q2_V1) +#define BIT_CLEAR_TAIL_PKT_Q2_V1(x) ((x) & (~BITS_TAIL_PKT_Q2_V1)) +#define BIT_GET_TAIL_PKT_Q2_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V1) & BIT_MASK_TAIL_PKT_Q2_V1) +#define BIT_SET_TAIL_PKT_Q2_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q2_V1(x) | BIT_TAIL_PKT_Q2_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q2_INFO (Offset 0x0408) */ + +#define BIT_SHIFT_TAIL_PKT_Q2_V2 11 +#define BIT_MASK_TAIL_PKT_Q2_V2 0x7ff +#define BIT_TAIL_PKT_Q2_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q2_V2) << BIT_SHIFT_TAIL_PKT_Q2_V2) +#define BITS_TAIL_PKT_Q2_V2 \ + (BIT_MASK_TAIL_PKT_Q2_V2 << BIT_SHIFT_TAIL_PKT_Q2_V2) +#define BIT_CLEAR_TAIL_PKT_Q2_V2(x) ((x) & (~BITS_TAIL_PKT_Q2_V2)) +#define BIT_GET_TAIL_PKT_Q2_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2) & BIT_MASK_TAIL_PKT_Q2_V2) +#define BIT_SET_TAIL_PKT_Q2_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q2_V2(x) | BIT_TAIL_PKT_Q2_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q2_INFO (Offset 0x0408) */ + +#define BIT_SHIFT_PKT_NUM_Q2_V1 8 +#define BIT_MASK_PKT_NUM_Q2_V1 0x7f +#define BIT_PKT_NUM_Q2_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_Q2_V1) << BIT_SHIFT_PKT_NUM_Q2_V1) +#define BITS_PKT_NUM_Q2_V1 (BIT_MASK_PKT_NUM_Q2_V1 << BIT_SHIFT_PKT_NUM_Q2_V1) +#define BIT_CLEAR_PKT_NUM_Q2_V1(x) ((x) & (~BITS_PKT_NUM_Q2_V1)) +#define BIT_GET_PKT_NUM_Q2_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_Q2_V1) & BIT_MASK_PKT_NUM_Q2_V1) +#define BIT_SET_PKT_NUM_Q2_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_Q2_V1(x) | BIT_PKT_NUM_Q2_V1(v)) + +#define BIT_SHIFT_HEAD_PKT_Q2 0 +#define BIT_MASK_HEAD_PKT_Q2 0xff +#define BIT_HEAD_PKT_Q2(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q2) << BIT_SHIFT_HEAD_PKT_Q2) +#define BITS_HEAD_PKT_Q2 (BIT_MASK_HEAD_PKT_Q2 << BIT_SHIFT_HEAD_PKT_Q2) +#define BIT_CLEAR_HEAD_PKT_Q2(x) ((x) & (~BITS_HEAD_PKT_Q2)) +#define BIT_GET_HEAD_PKT_Q2(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q2) & BIT_MASK_HEAD_PKT_Q2) +#define BIT_SET_HEAD_PKT_Q2(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q2(x) | BIT_HEAD_PKT_Q2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q2_INFO (Offset 0x0408) */ + +#define BIT_SHIFT_HEAD_PKT_Q2_V1 0 +#define BIT_MASK_HEAD_PKT_Q2_V1 0x7ff +#define BIT_HEAD_PKT_Q2_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q2_V1) << BIT_SHIFT_HEAD_PKT_Q2_V1) +#define BITS_HEAD_PKT_Q2_V1 \ + (BIT_MASK_HEAD_PKT_Q2_V1 << BIT_SHIFT_HEAD_PKT_Q2_V1) +#define BIT_CLEAR_HEAD_PKT_Q2_V1(x) ((x) & (~BITS_HEAD_PKT_Q2_V1)) +#define BIT_GET_HEAD_PKT_Q2_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1) & BIT_MASK_HEAD_PKT_Q2_V1) +#define BIT_SET_HEAD_PKT_Q2_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q2_V1(x) | BIT_HEAD_PKT_Q2_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO2 (Offset 0x0408) */ + +#define BIT_SHIFT_QINFO2 0 +#define BIT_MASK_QINFO2 0xffffffffL +#define BIT_QINFO2(x) (((x) & BIT_MASK_QINFO2) << BIT_SHIFT_QINFO2) +#define BITS_QINFO2 (BIT_MASK_QINFO2 << BIT_SHIFT_QINFO2) +#define BIT_CLEAR_QINFO2(x) ((x) & (~BITS_QINFO2)) +#define BIT_GET_QINFO2(x) (((x) >> BIT_SHIFT_QINFO2) & BIT_MASK_QINFO2) +#define BIT_SET_QINFO2(x, v) (BIT_CLEAR_QINFO2(x) | BIT_QINFO2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q3_INFO (Offset 0x040C) */ + +#define BIT_SHIFT_QUEUEMACID_Q3_V1 25 +#define BIT_MASK_QUEUEMACID_Q3_V1 0x7f +#define BIT_QUEUEMACID_Q3_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q3_V1) << BIT_SHIFT_QUEUEMACID_Q3_V1) +#define BITS_QUEUEMACID_Q3_V1 \ + (BIT_MASK_QUEUEMACID_Q3_V1 << BIT_SHIFT_QUEUEMACID_Q3_V1) +#define BIT_CLEAR_QUEUEMACID_Q3_V1(x) ((x) & (~BITS_QUEUEMACID_Q3_V1)) +#define BIT_GET_QUEUEMACID_Q3_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1) & BIT_MASK_QUEUEMACID_Q3_V1) +#define BIT_SET_QUEUEMACID_Q3_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q3_V1(x) | BIT_QUEUEMACID_Q3_V1(v)) + +#define BIT_SHIFT_QUEUEAC_Q3_V1 23 +#define BIT_MASK_QUEUEAC_Q3_V1 0x3 +#define BIT_QUEUEAC_Q3_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_Q3_V1) << BIT_SHIFT_QUEUEAC_Q3_V1) +#define BITS_QUEUEAC_Q3_V1 (BIT_MASK_QUEUEAC_Q3_V1 << BIT_SHIFT_QUEUEAC_Q3_V1) +#define BIT_CLEAR_QUEUEAC_Q3_V1(x) ((x) & (~BITS_QUEUEAC_Q3_V1)) +#define BIT_GET_QUEUEAC_Q3_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1) & BIT_MASK_QUEUEAC_Q3_V1) +#define BIT_SET_QUEUEAC_Q3_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_Q3_V1(x) | BIT_QUEUEAC_Q3_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q3_INFO (Offset 0x040C) */ + +#define BIT_TIDEMPTY_Q3_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q3_INFO (Offset 0x040C) */ + +#define BIT_SHIFT_TAIL_PKT_Q3_V1 15 +#define BIT_MASK_TAIL_PKT_Q3_V1 0xff +#define BIT_TAIL_PKT_Q3_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q3_V1) << BIT_SHIFT_TAIL_PKT_Q3_V1) +#define BITS_TAIL_PKT_Q3_V1 \ + (BIT_MASK_TAIL_PKT_Q3_V1 << BIT_SHIFT_TAIL_PKT_Q3_V1) +#define BIT_CLEAR_TAIL_PKT_Q3_V1(x) ((x) & (~BITS_TAIL_PKT_Q3_V1)) +#define BIT_GET_TAIL_PKT_Q3_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V1) & BIT_MASK_TAIL_PKT_Q3_V1) +#define BIT_SET_TAIL_PKT_Q3_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q3_V1(x) | BIT_TAIL_PKT_Q3_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q3_INFO (Offset 0x040C) */ + +#define BIT_SHIFT_TAIL_PKT_Q3_V2 11 +#define BIT_MASK_TAIL_PKT_Q3_V2 0x7ff +#define BIT_TAIL_PKT_Q3_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q3_V2) << BIT_SHIFT_TAIL_PKT_Q3_V2) +#define BITS_TAIL_PKT_Q3_V2 \ + (BIT_MASK_TAIL_PKT_Q3_V2 << BIT_SHIFT_TAIL_PKT_Q3_V2) +#define BIT_CLEAR_TAIL_PKT_Q3_V2(x) ((x) & (~BITS_TAIL_PKT_Q3_V2)) +#define BIT_GET_TAIL_PKT_Q3_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2) & BIT_MASK_TAIL_PKT_Q3_V2) +#define BIT_SET_TAIL_PKT_Q3_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q3_V2(x) | BIT_TAIL_PKT_Q3_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q3_INFO (Offset 0x040C) */ + +#define BIT_SHIFT_PKT_NUM_Q3_V1 8 +#define BIT_MASK_PKT_NUM_Q3_V1 0x7f +#define BIT_PKT_NUM_Q3_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_Q3_V1) << BIT_SHIFT_PKT_NUM_Q3_V1) +#define BITS_PKT_NUM_Q3_V1 (BIT_MASK_PKT_NUM_Q3_V1 << BIT_SHIFT_PKT_NUM_Q3_V1) +#define BIT_CLEAR_PKT_NUM_Q3_V1(x) ((x) & (~BITS_PKT_NUM_Q3_V1)) +#define BIT_GET_PKT_NUM_Q3_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_Q3_V1) & BIT_MASK_PKT_NUM_Q3_V1) +#define BIT_SET_PKT_NUM_Q3_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_Q3_V1(x) | BIT_PKT_NUM_Q3_V1(v)) + +#define BIT_SHIFT_HEAD_PKT_Q3 0 +#define BIT_MASK_HEAD_PKT_Q3 0xff +#define BIT_HEAD_PKT_Q3(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q3) << BIT_SHIFT_HEAD_PKT_Q3) +#define BITS_HEAD_PKT_Q3 (BIT_MASK_HEAD_PKT_Q3 << BIT_SHIFT_HEAD_PKT_Q3) +#define BIT_CLEAR_HEAD_PKT_Q3(x) ((x) & (~BITS_HEAD_PKT_Q3)) +#define BIT_GET_HEAD_PKT_Q3(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q3) & BIT_MASK_HEAD_PKT_Q3) +#define BIT_SET_HEAD_PKT_Q3(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q3(x) | BIT_HEAD_PKT_Q3(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q3_INFO (Offset 0x040C) */ + +#define BIT_SHIFT_HEAD_PKT_Q3_V1 0 +#define BIT_MASK_HEAD_PKT_Q3_V1 0x7ff +#define BIT_HEAD_PKT_Q3_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q3_V1) << BIT_SHIFT_HEAD_PKT_Q3_V1) +#define BITS_HEAD_PKT_Q3_V1 \ + (BIT_MASK_HEAD_PKT_Q3_V1 << BIT_SHIFT_HEAD_PKT_Q3_V1) +#define BIT_CLEAR_HEAD_PKT_Q3_V1(x) ((x) & (~BITS_HEAD_PKT_Q3_V1)) +#define BIT_GET_HEAD_PKT_Q3_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1) & BIT_MASK_HEAD_PKT_Q3_V1) +#define BIT_SET_HEAD_PKT_Q3_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q3_V1(x) | BIT_HEAD_PKT_Q3_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO3 (Offset 0x040C) */ + +#define BIT_SHIFT_QINFO3 0 +#define BIT_MASK_QINFO3 0xffffffffL +#define BIT_QINFO3(x) (((x) & BIT_MASK_QINFO3) << BIT_SHIFT_QINFO3) +#define BITS_QINFO3 (BIT_MASK_QINFO3 << BIT_SHIFT_QINFO3) +#define BIT_CLEAR_QINFO3(x) ((x) & (~BITS_QINFO3)) +#define BIT_GET_QINFO3(x) (((x) >> BIT_SHIFT_QINFO3) & BIT_MASK_QINFO3) +#define BIT_SET_QINFO3(x, v) (BIT_CLEAR_QINFO3(x) | BIT_QINFO3(v)) + +/* 2 REG_QUEUELIST_INFO_EMPTY (Offset 0x0410) */ + +#define BIT_FWCMDQ_EMPTY BIT(31) +#define BIT_MGQ_CPU_EMPTY_V1 BIT(30) +#define BIT_BCNQ_EMPTY_EXTP0 BIT(29) +#define BIT_BCNQ_EMPTY_PORT4 BIT(28) +#define BIT_BCNQ_EMPTY_PORT3 BIT(27) +#define BIT_BCNQ_EMPTY_PORT2 BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_INFO (Offset 0x0410) */ + +#define BIT_SHIFT_QUEUEMACID_MGQ_V1 25 +#define BIT_MASK_QUEUEMACID_MGQ_V1 0x7f +#define BIT_QUEUEMACID_MGQ_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_MGQ_V1) << BIT_SHIFT_QUEUEMACID_MGQ_V1) +#define BITS_QUEUEMACID_MGQ_V1 \ + (BIT_MASK_QUEUEMACID_MGQ_V1 << BIT_SHIFT_QUEUEMACID_MGQ_V1) +#define BIT_CLEAR_QUEUEMACID_MGQ_V1(x) ((x) & (~BITS_QUEUEMACID_MGQ_V1)) +#define BIT_GET_QUEUEMACID_MGQ_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1) & BIT_MASK_QUEUEMACID_MGQ_V1) +#define BIT_SET_QUEUEMACID_MGQ_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_MGQ_V1(x) | BIT_QUEUEMACID_MGQ_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO_EMPTY (Offset 0x0410) */ + +#define BIT_BCNQ_EMPTY_PORT1 BIT(25) +#define BIT_BCNQ_EMPTY_PORT0 BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_INFO (Offset 0x0410) */ + +#define BIT_SHIFT_QUEUEAC_MGQ_V1 23 +#define BIT_MASK_QUEUEAC_MGQ_V1 0x3 +#define BIT_QUEUEAC_MGQ_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_MGQ_V1) << BIT_SHIFT_QUEUEAC_MGQ_V1) +#define BITS_QUEUEAC_MGQ_V1 \ + (BIT_MASK_QUEUEAC_MGQ_V1 << BIT_SHIFT_QUEUEAC_MGQ_V1) +#define BIT_CLEAR_QUEUEAC_MGQ_V1(x) ((x) & (~BITS_QUEUEAC_MGQ_V1)) +#define BIT_GET_QUEUEAC_MGQ_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1) & BIT_MASK_QUEUEAC_MGQ_V1) +#define BIT_SET_QUEUEAC_MGQ_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_MGQ_V1(x) | BIT_QUEUEAC_MGQ_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO_EMPTY (Offset 0x0410) */ + +#define BIT_HQQ_EMPTY_V1 BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_INFO (Offset 0x0410) */ + +#define BIT_TIDEMPTY_MGQ_V1 BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO_EMPTY (Offset 0x0410) */ + +#define BIT_MQQ_EMPTY_V2 BIT(22) +#define BIT_S1_EMPTY BIT(21) +#define BIT_S0_EMPTY BIT(20) +#define BIT_AC19Q_EMPTY BIT(19) +#define BIT_AC18Q_EMPTY BIT(18) +#define BIT_AC17Q_EMPTY BIT(17) +#define BIT_AC16Q_EMPTY BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_INFO (Offset 0x0410) */ + +#define BIT_SHIFT_TAIL_PKT_MGQ_V1 15 +#define BIT_MASK_TAIL_PKT_MGQ_V1 0xff +#define BIT_TAIL_PKT_MGQ_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_MGQ_V1) << BIT_SHIFT_TAIL_PKT_MGQ_V1) +#define BITS_TAIL_PKT_MGQ_V1 \ + (BIT_MASK_TAIL_PKT_MGQ_V1 << BIT_SHIFT_TAIL_PKT_MGQ_V1) +#define BIT_CLEAR_TAIL_PKT_MGQ_V1(x) ((x) & (~BITS_TAIL_PKT_MGQ_V1)) +#define BIT_GET_TAIL_PKT_MGQ_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V1) & BIT_MASK_TAIL_PKT_MGQ_V1) +#define BIT_SET_TAIL_PKT_MGQ_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_MGQ_V1(x) | BIT_TAIL_PKT_MGQ_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO_EMPTY (Offset 0x0410) */ + +#define BIT_AC15Q_EMPTY BIT(15) +#define BIT_AC14Q_EMPTY BIT(14) +#define BIT_AC13Q_EMPTY BIT(13) +#define BIT_AC12Q_EMPTY BIT(12) +#define BIT_AC11Q_EMPTY BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_INFO (Offset 0x0410) */ + +#define BIT_SHIFT_TAIL_PKT_MGQ_V2 11 +#define BIT_MASK_TAIL_PKT_MGQ_V2 0x7ff +#define BIT_TAIL_PKT_MGQ_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_MGQ_V2) << BIT_SHIFT_TAIL_PKT_MGQ_V2) +#define BITS_TAIL_PKT_MGQ_V2 \ + (BIT_MASK_TAIL_PKT_MGQ_V2 << BIT_SHIFT_TAIL_PKT_MGQ_V2) +#define BIT_CLEAR_TAIL_PKT_MGQ_V2(x) ((x) & (~BITS_TAIL_PKT_MGQ_V2)) +#define BIT_GET_TAIL_PKT_MGQ_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2) & BIT_MASK_TAIL_PKT_MGQ_V2) +#define BIT_SET_TAIL_PKT_MGQ_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_MGQ_V2(x) | BIT_TAIL_PKT_MGQ_V2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO_EMPTY (Offset 0x0410) */ + +#define BIT_AC10Q_EMPTY BIT(10) +#define BIT_AC9Q_EMPTY BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_INFO (Offset 0x0410) */ + +#define BIT_SHIFT_PKT_NUM_MGQ_V1 8 +#define BIT_MASK_PKT_NUM_MGQ_V1 0x7f +#define BIT_PKT_NUM_MGQ_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_MGQ_V1) << BIT_SHIFT_PKT_NUM_MGQ_V1) +#define BITS_PKT_NUM_MGQ_V1 \ + (BIT_MASK_PKT_NUM_MGQ_V1 << BIT_SHIFT_PKT_NUM_MGQ_V1) +#define BIT_CLEAR_PKT_NUM_MGQ_V1(x) ((x) & (~BITS_PKT_NUM_MGQ_V1)) +#define BIT_GET_PKT_NUM_MGQ_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_MGQ_V1) & BIT_MASK_PKT_NUM_MGQ_V1) +#define BIT_SET_PKT_NUM_MGQ_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_MGQ_V1(x) | BIT_PKT_NUM_MGQ_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_INFO_EMPTY (Offset 0x0410) */ + +#define BIT_AC8Q_EMPTY BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_INFO (Offset 0x0410) */ + +#define BIT_SHIFT_HEAD_PKT_MGQ 0 +#define BIT_MASK_HEAD_PKT_MGQ 0xff +#define BIT_HEAD_PKT_MGQ(x) \ + (((x) & BIT_MASK_HEAD_PKT_MGQ) << BIT_SHIFT_HEAD_PKT_MGQ) +#define BITS_HEAD_PKT_MGQ (BIT_MASK_HEAD_PKT_MGQ << BIT_SHIFT_HEAD_PKT_MGQ) +#define BIT_CLEAR_HEAD_PKT_MGQ(x) ((x) & (~BITS_HEAD_PKT_MGQ)) +#define BIT_GET_HEAD_PKT_MGQ(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_MGQ) & BIT_MASK_HEAD_PKT_MGQ) +#define BIT_SET_HEAD_PKT_MGQ(x, v) \ + (BIT_CLEAR_HEAD_PKT_MGQ(x) | BIT_HEAD_PKT_MGQ(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_INFO (Offset 0x0410) */ + +#define BIT_SHIFT_HEAD_PKT_MGQ_V1 0 +#define BIT_MASK_HEAD_PKT_MGQ_V1 0x7ff +#define BIT_HEAD_PKT_MGQ_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_MGQ_V1) << BIT_SHIFT_HEAD_PKT_MGQ_V1) +#define BITS_HEAD_PKT_MGQ_V1 \ + (BIT_MASK_HEAD_PKT_MGQ_V1 << BIT_SHIFT_HEAD_PKT_MGQ_V1) +#define BIT_CLEAR_HEAD_PKT_MGQ_V1(x) ((x) & (~BITS_HEAD_PKT_MGQ_V1)) +#define BIT_GET_HEAD_PKT_MGQ_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1) & BIT_MASK_HEAD_PKT_MGQ_V1) +#define BIT_SET_HEAD_PKT_MGQ_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_MGQ_V1(x) | BIT_HEAD_PKT_MGQ_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIQ_INFO (Offset 0x0414) */ + +#define BIT_SHIFT_QUEUEMACID_HIQ_V1 25 +#define BIT_MASK_QUEUEMACID_HIQ_V1 0x7f +#define BIT_QUEUEMACID_HIQ_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_HIQ_V1) << BIT_SHIFT_QUEUEMACID_HIQ_V1) +#define BITS_QUEUEMACID_HIQ_V1 \ + (BIT_MASK_QUEUEMACID_HIQ_V1 << BIT_SHIFT_QUEUEMACID_HIQ_V1) +#define BIT_CLEAR_QUEUEMACID_HIQ_V1(x) ((x) & (~BITS_QUEUEMACID_HIQ_V1)) +#define BIT_GET_QUEUEMACID_HIQ_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1) & BIT_MASK_QUEUEMACID_HIQ_V1) +#define BIT_SET_QUEUEMACID_HIQ_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_HIQ_V1(x) | BIT_QUEUEMACID_HIQ_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_ACQ_EN (Offset 0x0414) */ + +#define BIT_SHIFT_QINFO_CTRL 24 +#define BIT_MASK_QINFO_CTRL 0x3f +#define BIT_QINFO_CTRL(x) (((x) & BIT_MASK_QINFO_CTRL) << BIT_SHIFT_QINFO_CTRL) +#define BITS_QINFO_CTRL (BIT_MASK_QINFO_CTRL << BIT_SHIFT_QINFO_CTRL) +#define BIT_CLEAR_QINFO_CTRL(x) ((x) & (~BITS_QINFO_CTRL)) +#define BIT_GET_QINFO_CTRL(x) \ + (((x) >> BIT_SHIFT_QINFO_CTRL) & BIT_MASK_QINFO_CTRL) +#define BIT_SET_QINFO_CTRL(x, v) (BIT_CLEAR_QINFO_CTRL(x) | BIT_QINFO_CTRL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIQ_INFO (Offset 0x0414) */ + +#define BIT_SHIFT_QUEUEAC_HIQ_V1 23 +#define BIT_MASK_QUEUEAC_HIQ_V1 0x3 +#define BIT_QUEUEAC_HIQ_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_HIQ_V1) << BIT_SHIFT_QUEUEAC_HIQ_V1) +#define BITS_QUEUEAC_HIQ_V1 \ + (BIT_MASK_QUEUEAC_HIQ_V1 << BIT_SHIFT_QUEUEAC_HIQ_V1) +#define BIT_CLEAR_QUEUEAC_HIQ_V1(x) ((x) & (~BITS_QUEUEAC_HIQ_V1)) +#define BIT_GET_QUEUEAC_HIQ_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1) & BIT_MASK_QUEUEAC_HIQ_V1) +#define BIT_SET_QUEUEAC_HIQ_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_HIQ_V1(x) | BIT_QUEUEAC_HIQ_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIQ_INFO (Offset 0x0414) */ + +#define BIT_TIDEMPTY_HIQ_V1 BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_ACQ_EN (Offset 0x0414) */ + +#define BIT_SHIFT_QINFO_MODE_BAND 20 +#define BIT_MASK_QINFO_MODE_BAND 0x7 +#define BIT_QINFO_MODE_BAND(x) \ + (((x) & BIT_MASK_QINFO_MODE_BAND) << BIT_SHIFT_QINFO_MODE_BAND) +#define BITS_QINFO_MODE_BAND \ + (BIT_MASK_QINFO_MODE_BAND << BIT_SHIFT_QINFO_MODE_BAND) +#define BIT_CLEAR_QINFO_MODE_BAND(x) ((x) & (~BITS_QINFO_MODE_BAND)) +#define BIT_GET_QINFO_MODE_BAND(x) \ + (((x) >> BIT_SHIFT_QINFO_MODE_BAND) & BIT_MASK_QINFO_MODE_BAND) +#define BIT_SET_QINFO_MODE_BAND(x, v) \ + (BIT_CLEAR_QINFO_MODE_BAND(x) | BIT_QINFO_MODE_BAND(v)) + +#define BIT_ACQ19_ENABLE BIT(19) +#define BIT_ACQ18_ENABLE BIT(18) +#define BIT_ACQ17_ENABLE BIT(17) +#define BIT_ACQ16_ENABLE BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIQ_INFO (Offset 0x0414) */ + +#define BIT_SHIFT_TAIL_PKT_HIQ_V1 15 +#define BIT_MASK_TAIL_PKT_HIQ_V1 0xff +#define BIT_TAIL_PKT_HIQ_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_HIQ_V1) << BIT_SHIFT_TAIL_PKT_HIQ_V1) +#define BITS_TAIL_PKT_HIQ_V1 \ + (BIT_MASK_TAIL_PKT_HIQ_V1 << BIT_SHIFT_TAIL_PKT_HIQ_V1) +#define BIT_CLEAR_TAIL_PKT_HIQ_V1(x) ((x) & (~BITS_TAIL_PKT_HIQ_V1)) +#define BIT_GET_TAIL_PKT_HIQ_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V1) & BIT_MASK_TAIL_PKT_HIQ_V1) +#define BIT_SET_TAIL_PKT_HIQ_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_HIQ_V1(x) | BIT_TAIL_PKT_HIQ_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_ACQ_EN (Offset 0x0414) */ + +#define BIT_ACQ15_ENABLE BIT(15) +#define BIT_ACQ14_ENABLE BIT(14) +#define BIT_ACQ13_ENABLE BIT(13) +#define BIT_ACQ12_ENABLE BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIQ_INFO (Offset 0x0414) */ + +#define BIT_SHIFT_TAIL_PKT_HIQ_V2 11 +#define BIT_MASK_TAIL_PKT_HIQ_V2 0x7ff +#define BIT_TAIL_PKT_HIQ_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_HIQ_V2) << BIT_SHIFT_TAIL_PKT_HIQ_V2) +#define BITS_TAIL_PKT_HIQ_V2 \ + (BIT_MASK_TAIL_PKT_HIQ_V2 << BIT_SHIFT_TAIL_PKT_HIQ_V2) +#define BIT_CLEAR_TAIL_PKT_HIQ_V2(x) ((x) & (~BITS_TAIL_PKT_HIQ_V2)) +#define BIT_GET_TAIL_PKT_HIQ_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2) & BIT_MASK_TAIL_PKT_HIQ_V2) +#define BIT_SET_TAIL_PKT_HIQ_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_HIQ_V2(x) | BIT_TAIL_PKT_HIQ_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_ACQ_EN (Offset 0x0414) */ + +#define BIT_ACQ11_ENABLE BIT(11) +#define BIT_ACQ10_ENABLE BIT(10) +#define BIT_ACQ9_ENABLE BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIQ_INFO (Offset 0x0414) */ + +#define BIT_SHIFT_PKT_NUM_HIQ_V1 8 +#define BIT_MASK_PKT_NUM_HIQ_V1 0x7f +#define BIT_PKT_NUM_HIQ_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_HIQ_V1) << BIT_SHIFT_PKT_NUM_HIQ_V1) +#define BITS_PKT_NUM_HIQ_V1 \ + (BIT_MASK_PKT_NUM_HIQ_V1 << BIT_SHIFT_PKT_NUM_HIQ_V1) +#define BIT_CLEAR_PKT_NUM_HIQ_V1(x) ((x) & (~BITS_PKT_NUM_HIQ_V1)) +#define BIT_GET_PKT_NUM_HIQ_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_HIQ_V1) & BIT_MASK_PKT_NUM_HIQ_V1) +#define BIT_SET_PKT_NUM_HIQ_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_HIQ_V1(x) | BIT_PKT_NUM_HIQ_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_ACQ_EN (Offset 0x0414) */ + +#define BIT_ACQ8_ENABLE BIT(8) +#define BIT_ACQ7_ENABLE BIT(7) +#define BIT_ACQ6_ENABLE BIT(6) +#define BIT_ACQ5_ENABLE BIT(5) +#define BIT_ACQ4_ENABLE BIT(4) +#define BIT_ACQ3_ENABLE BIT(3) +#define BIT_ACQ2_ENABLE BIT(2) +#define BIT_ACQ1_ENABLE BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIQ_INFO (Offset 0x0414) */ + +#define BIT_SHIFT_HEAD_PKT_HIQ 0 +#define BIT_MASK_HEAD_PKT_HIQ 0xff +#define BIT_HEAD_PKT_HIQ(x) \ + (((x) & BIT_MASK_HEAD_PKT_HIQ) << BIT_SHIFT_HEAD_PKT_HIQ) +#define BITS_HEAD_PKT_HIQ (BIT_MASK_HEAD_PKT_HIQ << BIT_SHIFT_HEAD_PKT_HIQ) +#define BIT_CLEAR_HEAD_PKT_HIQ(x) ((x) & (~BITS_HEAD_PKT_HIQ)) +#define BIT_GET_HEAD_PKT_HIQ(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_HIQ) & BIT_MASK_HEAD_PKT_HIQ) +#define BIT_SET_HEAD_PKT_HIQ(x, v) \ + (BIT_CLEAR_HEAD_PKT_HIQ(x) | BIT_HEAD_PKT_HIQ(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIQ_INFO (Offset 0x0414) */ + +#define BIT_SHIFT_HEAD_PKT_HIQ_V1 0 +#define BIT_MASK_HEAD_PKT_HIQ_V1 0x7ff +#define BIT_HEAD_PKT_HIQ_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_HIQ_V1) << BIT_SHIFT_HEAD_PKT_HIQ_V1) +#define BITS_HEAD_PKT_HIQ_V1 \ + (BIT_MASK_HEAD_PKT_HIQ_V1 << BIT_SHIFT_HEAD_PKT_HIQ_V1) +#define BIT_CLEAR_HEAD_PKT_HIQ_V1(x) ((x) & (~BITS_HEAD_PKT_HIQ_V1)) +#define BIT_GET_HEAD_PKT_HIQ_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1) & BIT_MASK_HEAD_PKT_HIQ_V1) +#define BIT_SET_HEAD_PKT_HIQ_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_HIQ_V1(x) | BIT_HEAD_PKT_HIQ_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUELIST_ACQ_EN (Offset 0x0414) */ + +#define BIT_ACQ0_ENABLE BIT(0) + +/* 2 REG_BCNQ_BDNY_V2 (Offset 0x0418) */ + +#define BIT_SHIFT_BCNQ_PGBNDY_WSEL 28 +#define BIT_MASK_BCNQ_PGBNDY_WSEL 0x7 +#define BIT_BCNQ_PGBNDY_WSEL(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_WSEL) << BIT_SHIFT_BCNQ_PGBNDY_WSEL) +#define BITS_BCNQ_PGBNDY_WSEL \ + (BIT_MASK_BCNQ_PGBNDY_WSEL << BIT_SHIFT_BCNQ_PGBNDY_WSEL) +#define BIT_CLEAR_BCNQ_PGBNDY_WSEL(x) ((x) & (~BITS_BCNQ_PGBNDY_WSEL)) +#define BIT_GET_BCNQ_PGBNDY_WSEL(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_WSEL) & BIT_MASK_BCNQ_PGBNDY_WSEL) +#define BIT_SET_BCNQ_PGBNDY_WSEL(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_WSEL(x) | BIT_BCNQ_PGBNDY_WSEL(v)) + +#define BIT_SHIFT_BCNQ_PGBNDY_RCONTENT 12 +#define BIT_MASK_BCNQ_PGBNDY_RCONTENT 0xfff +#define BIT_BCNQ_PGBNDY_RCONTENT(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_RCONTENT) \ + << BIT_SHIFT_BCNQ_PGBNDY_RCONTENT) +#define BITS_BCNQ_PGBNDY_RCONTENT \ + (BIT_MASK_BCNQ_PGBNDY_RCONTENT << BIT_SHIFT_BCNQ_PGBNDY_RCONTENT) +#define BIT_CLEAR_BCNQ_PGBNDY_RCONTENT(x) ((x) & (~BITS_BCNQ_PGBNDY_RCONTENT)) +#define BIT_GET_BCNQ_PGBNDY_RCONTENT(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_RCONTENT) & \ + BIT_MASK_BCNQ_PGBNDY_RCONTENT) +#define BIT_SET_BCNQ_PGBNDY_RCONTENT(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_RCONTENT(x) | BIT_BCNQ_PGBNDY_RCONTENT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCNQ_INFO (Offset 0x0418) */ + +#define BIT_SHIFT_PKT_NUM_BCNQ 8 +#define BIT_MASK_PKT_NUM_BCNQ 0xff +#define BIT_PKT_NUM_BCNQ(x) \ + (((x) & BIT_MASK_PKT_NUM_BCNQ) << BIT_SHIFT_PKT_NUM_BCNQ) +#define BITS_PKT_NUM_BCNQ (BIT_MASK_PKT_NUM_BCNQ << BIT_SHIFT_PKT_NUM_BCNQ) +#define BIT_CLEAR_PKT_NUM_BCNQ(x) ((x) & (~BITS_PKT_NUM_BCNQ)) +#define BIT_GET_PKT_NUM_BCNQ(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_BCNQ) & BIT_MASK_PKT_NUM_BCNQ) +#define BIT_SET_PKT_NUM_BCNQ(x, v) \ + (BIT_CLEAR_PKT_NUM_BCNQ(x) | BIT_PKT_NUM_BCNQ(v)) + +#define BIT_SHIFT_BCNQ_HEAD_PG 0 +#define BIT_MASK_BCNQ_HEAD_PG 0xff +#define BIT_BCNQ_HEAD_PG(x) \ + (((x) & BIT_MASK_BCNQ_HEAD_PG) << BIT_SHIFT_BCNQ_HEAD_PG) +#define BITS_BCNQ_HEAD_PG (BIT_MASK_BCNQ_HEAD_PG << BIT_SHIFT_BCNQ_HEAD_PG) +#define BIT_CLEAR_BCNQ_HEAD_PG(x) ((x) & (~BITS_BCNQ_HEAD_PG)) +#define BIT_GET_BCNQ_HEAD_PG(x) \ + (((x) >> BIT_SHIFT_BCNQ_HEAD_PG) & BIT_MASK_BCNQ_HEAD_PG) +#define BIT_SET_BCNQ_HEAD_PG(x, v) \ + (BIT_CLEAR_BCNQ_HEAD_PG(x) | BIT_BCNQ_HEAD_PG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCNQ_INFO (Offset 0x0418) */ + +#define BIT_SHIFT_BCNQ_HEAD_PG_V1 0 +#define BIT_MASK_BCNQ_HEAD_PG_V1 0xfff +#define BIT_BCNQ_HEAD_PG_V1(x) \ + (((x) & BIT_MASK_BCNQ_HEAD_PG_V1) << BIT_SHIFT_BCNQ_HEAD_PG_V1) +#define BITS_BCNQ_HEAD_PG_V1 \ + (BIT_MASK_BCNQ_HEAD_PG_V1 << BIT_SHIFT_BCNQ_HEAD_PG_V1) +#define BIT_CLEAR_BCNQ_HEAD_PG_V1(x) ((x) & (~BITS_BCNQ_HEAD_PG_V1)) +#define BIT_GET_BCNQ_HEAD_PG_V1(x) \ + (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1) & BIT_MASK_BCNQ_HEAD_PG_V1) +#define BIT_SET_BCNQ_HEAD_PG_V1(x, v) \ + (BIT_CLEAR_BCNQ_HEAD_PG_V1(x) | BIT_BCNQ_HEAD_PG_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCNQ_BDNY_V2 (Offset 0x0418) */ + +#define BIT_SHIFT_BCNQ_PGBNDY_WCONTENT 0 +#define BIT_MASK_BCNQ_PGBNDY_WCONTENT 0xfff +#define BIT_BCNQ_PGBNDY_WCONTENT(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_WCONTENT) \ + << BIT_SHIFT_BCNQ_PGBNDY_WCONTENT) +#define BITS_BCNQ_PGBNDY_WCONTENT \ + (BIT_MASK_BCNQ_PGBNDY_WCONTENT << BIT_SHIFT_BCNQ_PGBNDY_WCONTENT) +#define BIT_CLEAR_BCNQ_PGBNDY_WCONTENT(x) ((x) & (~BITS_BCNQ_PGBNDY_WCONTENT)) +#define BIT_GET_BCNQ_PGBNDY_WCONTENT(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_WCONTENT) & \ + BIT_MASK_BCNQ_PGBNDY_WCONTENT) +#define BIT_SET_BCNQ_PGBNDY_WCONTENT(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_WCONTENT(x) | BIT_BCNQ_PGBNDY_WCONTENT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXPKT_EMPTY (Offset 0x041A) */ + +#define BIT_BCNQ_EMPTY BIT(11) +#define BIT_HQQ_EMPTY BIT(10) +#define BIT_MQQ_EMPTY BIT(9) +#define BIT_MGQ_CPU_EMPTY BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_BCN_POLL2 BIT(31) +#define BIT_BCN_POLL1 BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_BCN1_POLL BIT(30) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_CPUMGT_CLR_V1 BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_CPUMGT_POLL BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_CPUMGT_POLL_SET BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_BCN_POLL BIT(28) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_CPUMGT_POLL_CLR BIT(27) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_CPUMGT_CLR BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_EVTQ_VALID BIT(26) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_BCN_EXT_POLL BIT(21) +#define BIT_BCN4_POLL BIT(20) +#define BIT_BCN3_POLL BIT(19) +#define BIT_BCN2_POLL BIT(18) +#define BIT_BCN1_POLL_V1 BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_EN_RTY_BK_COND BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_BCN_POLL_V1 BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_CPUMGQ_FW_NUM_V1 BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_CPUMGQ_FW_NUM BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_EN_EVTQ_RPT BIT(2) +#define BIT_HWSEQ_EVTQ_EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_SHIFT_CPUMGQ_HEAD_PG 0 +#define BIT_MASK_CPUMGQ_HEAD_PG 0xff +#define BIT_CPUMGQ_HEAD_PG(x) \ + (((x) & BIT_MASK_CPUMGQ_HEAD_PG) << BIT_SHIFT_CPUMGQ_HEAD_PG) +#define BITS_CPUMGQ_HEAD_PG \ + (BIT_MASK_CPUMGQ_HEAD_PG << BIT_SHIFT_CPUMGQ_HEAD_PG) +#define BIT_CLEAR_CPUMGQ_HEAD_PG(x) ((x) & (~BITS_CPUMGQ_HEAD_PG)) +#define BIT_GET_CPUMGQ_HEAD_PG(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_HEAD_PG) & BIT_MASK_CPUMGQ_HEAD_PG) +#define BIT_SET_CPUMGQ_HEAD_PG(x, v) \ + (BIT_CLEAR_CPUMGQ_HEAD_PG(x) | BIT_CPUMGQ_HEAD_PG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_SHIFT_FW_FREE_TAIL_V1 0 +#define BIT_MASK_FW_FREE_TAIL_V1 0xfff +#define BIT_FW_FREE_TAIL_V1(x) \ + (((x) & BIT_MASK_FW_FREE_TAIL_V1) << BIT_SHIFT_FW_FREE_TAIL_V1) +#define BITS_FW_FREE_TAIL_V1 \ + (BIT_MASK_FW_FREE_TAIL_V1 << BIT_SHIFT_FW_FREE_TAIL_V1) +#define BIT_CLEAR_FW_FREE_TAIL_V1(x) ((x) & (~BITS_FW_FREE_TAIL_V1)) +#define BIT_GET_FW_FREE_TAIL_V1(x) \ + (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1) & BIT_MASK_FW_FREE_TAIL_V1) +#define BIT_SET_FW_FREE_TAIL_V1(x, v) \ + (BIT_CLEAR_FW_FREE_TAIL_V1(x) | BIT_FW_FREE_TAIL_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */ + +#define BIT_SHIFT_FREE_TAIL_PAGE 0 +#define BIT_MASK_FREE_TAIL_PAGE 0xfff +#define BIT_FREE_TAIL_PAGE(x) \ + (((x) & BIT_MASK_FREE_TAIL_PAGE) << BIT_SHIFT_FREE_TAIL_PAGE) +#define BITS_FREE_TAIL_PAGE \ + (BIT_MASK_FREE_TAIL_PAGE << BIT_SHIFT_FREE_TAIL_PAGE) +#define BIT_CLEAR_FREE_TAIL_PAGE(x) ((x) & (~BITS_FREE_TAIL_PAGE)) +#define BIT_GET_FREE_TAIL_PAGE(x) \ + (((x) >> BIT_SHIFT_FREE_TAIL_PAGE) & BIT_MASK_FREE_TAIL_PAGE) +#define BIT_SET_FREE_TAIL_PAGE(x, v) \ + (BIT_CLEAR_FREE_TAIL_PAGE(x) | BIT_FREE_TAIL_PAGE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_RTS_LIMIT_IN_OFDM BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_BCNQ_DL BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_RD_RESP_NAV_BK BIT(21) +#define BIT_EN_WR_FREE_TAIL BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_TXRPT_DIS BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_NOTXRPT_USERATE_EN BIT(19) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_DIS_TXFAIL_RPT BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_FTM_TIMEOUT_BYPASS BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_BCNQ_DL5 BIT(13) +#define BIT_EN_BCNQ_DL4 BIT(12) +#define BIT_EN_BCNQ_DL3 BIT(11) +#define BIT_EN_BCNQ_DL2 BIT(10) +#define BIT_EN_BCNQ_DL1 BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_SHIFT_EN_QUEUE_RPT 8 +#define BIT_MASK_EN_QUEUE_RPT 0xff +#define BIT_EN_QUEUE_RPT(x) \ + (((x) & BIT_MASK_EN_QUEUE_RPT) << BIT_SHIFT_EN_QUEUE_RPT) +#define BITS_EN_QUEUE_RPT (BIT_MASK_EN_QUEUE_RPT << BIT_SHIFT_EN_QUEUE_RPT) +#define BIT_CLEAR_EN_QUEUE_RPT(x) ((x) & (~BITS_EN_QUEUE_RPT)) +#define BIT_GET_EN_QUEUE_RPT(x) \ + (((x) >> BIT_SHIFT_EN_QUEUE_RPT) & BIT_MASK_EN_QUEUE_RPT) +#define BIT_SET_EN_QUEUE_RPT(x, v) \ + (BIT_CLEAR_EN_QUEUE_RPT(x) | BIT_EN_QUEUE_RPT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_BCNQ_DL0 BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_RTY_BK BIT(7) +#define BIT_EN_USE_INI_RAT BIT(6) +#define BIT_EN_RTS_NAV_BK BIT(5) +#define BIT_DIS_SSN_CHECK BIT(4) +#define BIT_MACID_MATCH_RTS BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_BCN_TRXRPT_V1 BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_R_EN_FTMRPT BIT(1) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_R_EN_FTMRPT_V1 BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_FTMRPT_V1 BIT(1) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_FTMACKRPT BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_R_BMC_NAV_PROTECT BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_BMC_NAV_PROTECT BIT(0) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */ + +#define BIT_EN_FTMRPT BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HWSEQ_CTRL (Offset 0x0423) */ + +#define BIT_HWSEQ_CPUM_EN BIT(7) +#define BIT_HWSEQ_BCN_EN BIT(6) +#define BIT_HWSEQ_HI_EN BIT(5) +#define BIT_HWSEQ_MGT_EN BIT(4) +#define BIT_HWSEQ_BK_EN BIT(3) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DATAFB_SEL (Offset 0x0423) */ + +#define BIT_BROADCAST_RTY_EN BIT(3) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_DATAFB_SEL (Offset 0x0423) */ + +#define BIT_R_BROADCAST_RETRY_EN BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HWSEQ_CTRL (Offset 0x0423) */ + +#define BIT_HWSEQ_BE_EN BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_DATAFB_SEL (Offset 0x0423) */ + +#define BIT__R_EN_RTY_BK_COD BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DATAFB_SEL (Offset 0x0423) */ + +#define BIT_EN_RTY_BK_COD BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HWSEQ_CTRL (Offset 0x0423) */ + +#define BIT_HWSEQ_VI_EN BIT(1) +#define BIT_HWSEQ_VO_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DATAFB_SEL (Offset 0x0423) */ + +#define BIT_SHIFT__R_DATA_FALLBACK_SEL 0 +#define BIT_MASK__R_DATA_FALLBACK_SEL 0x3 +#define BIT__R_DATA_FALLBACK_SEL(x) \ + (((x) & BIT_MASK__R_DATA_FALLBACK_SEL) \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL) +#define BITS__R_DATA_FALLBACK_SEL \ + (BIT_MASK__R_DATA_FALLBACK_SEL << BIT_SHIFT__R_DATA_FALLBACK_SEL) +#define BIT_CLEAR__R_DATA_FALLBACK_SEL(x) ((x) & (~BITS__R_DATA_FALLBACK_SEL)) +#define BIT_GET__R_DATA_FALLBACK_SEL(x) \ + (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL) & \ + BIT_MASK__R_DATA_FALLBACK_SEL) +#define BIT_SET__R_DATA_FALLBACK_SEL(x, v) \ + (BIT_CLEAR__R_DATA_FALLBACK_SEL(x) | BIT__R_DATA_FALLBACK_SEL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATAFB_SEL (Offset 0x0423) */ + +#define BIT_SHIFT__DATA_FALLBACK_SEL 0 +#define BIT_MASK__DATA_FALLBACK_SEL 0x3 +#define BIT__DATA_FALLBACK_SEL(x) \ + (((x) & BIT_MASK__DATA_FALLBACK_SEL) << BIT_SHIFT__DATA_FALLBACK_SEL) +#define BITS__DATA_FALLBACK_SEL \ + (BIT_MASK__DATA_FALLBACK_SEL << BIT_SHIFT__DATA_FALLBACK_SEL) +#define BIT_CLEAR__DATA_FALLBACK_SEL(x) ((x) & (~BITS__DATA_FALLBACK_SEL)) +#define BIT_GET__DATA_FALLBACK_SEL(x) \ + (((x) >> BIT_SHIFT__DATA_FALLBACK_SEL) & BIT_MASK__DATA_FALLBACK_SEL) +#define BIT_SET__DATA_FALLBACK_SEL(x, v) \ + (BIT_CLEAR__DATA_FALLBACK_SEL(x) | BIT__DATA_FALLBACK_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_BCNQ_BDNY (Offset 0x0424) */ + +#define BIT_SHIFT_MGQ_PGBNDY_V2 8 +#define BIT_MASK_MGQ_PGBNDY_V2 0xff +#define BIT_MGQ_PGBNDY_V2(x) \ + (((x) & BIT_MASK_MGQ_PGBNDY_V2) << BIT_SHIFT_MGQ_PGBNDY_V2) +#define BITS_MGQ_PGBNDY_V2 (BIT_MASK_MGQ_PGBNDY_V2 << BIT_SHIFT_MGQ_PGBNDY_V2) +#define BIT_CLEAR_MGQ_PGBNDY_V2(x) ((x) & (~BITS_MGQ_PGBNDY_V2)) +#define BIT_GET_MGQ_PGBNDY_V2(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY_V2) & BIT_MASK_MGQ_PGBNDY_V2) +#define BIT_SET_MGQ_PGBNDY_V2(x, v) \ + (BIT_CLEAR_MGQ_PGBNDY_V2(x) | BIT_MGQ_PGBNDY_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCNQ_BDNY (Offset 0x0424) */ + +#define BIT_SHIFT_BCNQ_PGBNDY 0 +#define BIT_MASK_BCNQ_PGBNDY 0xff +#define BIT_BCNQ_PGBNDY(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY) << BIT_SHIFT_BCNQ_PGBNDY) +#define BITS_BCNQ_PGBNDY (BIT_MASK_BCNQ_PGBNDY << BIT_SHIFT_BCNQ_PGBNDY) +#define BIT_CLEAR_BCNQ_PGBNDY(x) ((x) & (~BITS_BCNQ_PGBNDY)) +#define BIT_GET_BCNQ_PGBNDY(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY) & BIT_MASK_BCNQ_PGBNDY) +#define BIT_SET_BCNQ_PGBNDY(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY(x) | BIT_BCNQ_PGBNDY(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCNQ_BDNY_V1 (Offset 0x0424) */ + +#define BIT_SHIFT_BCNQ_PGBNDY_V1 0 +#define BIT_MASK_BCNQ_PGBNDY_V1 0xfff +#define BIT_BCNQ_PGBNDY_V1(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_V1) << BIT_SHIFT_BCNQ_PGBNDY_V1) +#define BITS_BCNQ_PGBNDY_V1 \ + (BIT_MASK_BCNQ_PGBNDY_V1 << BIT_SHIFT_BCNQ_PGBNDY_V1) +#define BIT_CLEAR_BCNQ_PGBNDY_V1(x) ((x) & (~BITS_BCNQ_PGBNDY_V1)) +#define BIT_GET_BCNQ_PGBNDY_V1(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1) & BIT_MASK_BCNQ_PGBNDY_V1) +#define BIT_SET_BCNQ_PGBNDY_V1(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_V1(x) | BIT_BCNQ_PGBNDY_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBDNY (Offset 0x0424) */ + +#define BIT_SHIFT_TXBNDY 0 +#define BIT_MASK_TXBNDY 0xfff +#define BIT_TXBNDY(x) (((x) & BIT_MASK_TXBNDY) << BIT_SHIFT_TXBNDY) +#define BITS_TXBNDY (BIT_MASK_TXBNDY << BIT_SHIFT_TXBNDY) +#define BIT_CLEAR_TXBNDY(x) ((x) & (~BITS_TXBNDY)) +#define BIT_GET_TXBNDY(x) (((x) >> BIT_SHIFT_TXBNDY) & BIT_MASK_TXBNDY) +#define BIT_SET_TXBNDY(x, v) (BIT_CLEAR_TXBNDY(x) | BIT_TXBNDY(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MGQ_BDNY (Offset 0x0425) */ + +#define BIT_SHIFT_MGQ_PGBNDY 0 +#define BIT_MASK_MGQ_PGBNDY 0xff +#define BIT_MGQ_PGBNDY(x) (((x) & BIT_MASK_MGQ_PGBNDY) << BIT_SHIFT_MGQ_PGBNDY) +#define BITS_MGQ_PGBNDY (BIT_MASK_MGQ_PGBNDY << BIT_SHIFT_MGQ_PGBNDY) +#define BIT_CLEAR_MGQ_PGBNDY(x) ((x) & (~BITS_MGQ_PGBNDY)) +#define BIT_GET_MGQ_PGBNDY(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY) & BIT_MASK_MGQ_PGBNDY) +#define BIT_SET_MGQ_PGBNDY(x, v) (BIT_CLEAR_MGQ_PGBNDY(x) | BIT_MGQ_PGBNDY(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LIFETIME_EN (Offset 0x0426) */ + +#define BIT_BT_INT_CPU BIT(7) +#define BIT_BT_INT_PTA BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LIFETIME_EN (Offset 0x0426) */ + +#define BIT_SPERPT_ENTRY BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LIFETIME_EN (Offset 0x0426) */ + +#define BIT_BA_PARSER_EN BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LIFETIME_EN (Offset 0x0426) */ + +#define BIT_RTYCNT_FB BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LIFETIME_EN (Offset 0x0426) */ + +#define BIT_EN_CTRL_RTYBIT BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LIFETIME_EN (Offset 0x0426) */ + +#define BIT_LIFETIME_BK_EN BIT(3) +#define BIT_LIFETIME_BE_EN BIT(2) +#define BIT_LIFETIME_VI_EN BIT(1) +#define BIT_LIFETIME_VO_EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FW_FREE_TAIL (Offset 0x0427) */ + +#define BIT_SHIFT_FW_FREE_TAIL 0 +#define BIT_MASK_FW_FREE_TAIL 0xff +#define BIT_FW_FREE_TAIL(x) \ + (((x) & BIT_MASK_FW_FREE_TAIL) << BIT_SHIFT_FW_FREE_TAIL) +#define BITS_FW_FREE_TAIL (BIT_MASK_FW_FREE_TAIL << BIT_SHIFT_FW_FREE_TAIL) +#define BIT_CLEAR_FW_FREE_TAIL(x) ((x) & (~BITS_FW_FREE_TAIL)) +#define BIT_GET_FW_FREE_TAIL(x) \ + (((x) >> BIT_SHIFT_FW_FREE_TAIL) & BIT_MASK_FW_FREE_TAIL) +#define BIT_SET_FW_FREE_TAIL(x, v) \ + (BIT_CLEAR_FW_FREE_TAIL(x) | BIT_FW_FREE_TAIL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SPEC_SIFS (Offset 0x0428) */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL 8 +#define BIT_MASK_SPEC_SIFS_OFDM_PTCL 0xff +#define BIT_SPEC_SIFS_OFDM_PTCL(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL) << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL) +#define BITS_SPEC_SIFS_OFDM_PTCL \ + (BIT_MASK_SPEC_SIFS_OFDM_PTCL << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL) +#define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL(x) ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL)) +#define BIT_GET_SPEC_SIFS_OFDM_PTCL(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL) & BIT_MASK_SPEC_SIFS_OFDM_PTCL) +#define BIT_SET_SPEC_SIFS_OFDM_PTCL(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL(x) | BIT_SPEC_SIFS_OFDM_PTCL(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_PTCL 0 +#define BIT_MASK_SPEC_SIFS_CCK_PTCL 0xff +#define BIT_SPEC_SIFS_CCK_PTCL(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL) << BIT_SHIFT_SPEC_SIFS_CCK_PTCL) +#define BITS_SPEC_SIFS_CCK_PTCL \ + (BIT_MASK_SPEC_SIFS_CCK_PTCL << BIT_SHIFT_SPEC_SIFS_CCK_PTCL) +#define BIT_CLEAR_SPEC_SIFS_CCK_PTCL(x) ((x) & (~BITS_SPEC_SIFS_CCK_PTCL)) +#define BIT_GET_SPEC_SIFS_CCK_PTCL(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL) & BIT_MASK_SPEC_SIFS_CCK_PTCL) +#define BIT_SET_SPEC_SIFS_CCK_PTCL(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_PTCL(x) | BIT_SPEC_SIFS_CCK_PTCL(v)) + +/* 2 REG_RETRY_LIMIT (Offset 0x042A) */ + +#define BIT_SHIFT_SRL 8 +#define BIT_MASK_SRL 0x3f +#define BIT_SRL(x) (((x) & BIT_MASK_SRL) << BIT_SHIFT_SRL) +#define BITS_SRL (BIT_MASK_SRL << BIT_SHIFT_SRL) +#define BIT_CLEAR_SRL(x) ((x) & (~BITS_SRL)) +#define BIT_GET_SRL(x) (((x) >> BIT_SHIFT_SRL) & BIT_MASK_SRL) +#define BIT_SET_SRL(x, v) (BIT_CLEAR_SRL(x) | BIT_SRL(v)) + +#define BIT_SHIFT_LRL 0 +#define BIT_MASK_LRL 0x3f +#define BIT_LRL(x) (((x) & BIT_MASK_LRL) << BIT_SHIFT_LRL) +#define BITS_LRL (BIT_MASK_LRL << BIT_SHIFT_LRL) +#define BIT_CLEAR_LRL(x) ((x) & (~BITS_LRL)) +#define BIT_GET_LRL(x) (((x) >> BIT_SHIFT_LRL) & BIT_MASK_LRL) +#define BIT_SET_LRL(x, v) (BIT_CLEAR_LRL(x) | BIT_LRL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_ENABLE_NDPA BIT(31) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_ENABLE_NDPA BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_USE_NDPA_PARAMETER BIT(30) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_NDPA_PARA BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_PROP_TXBF BIT(29) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_PROP_TXBF BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_EN_NDPA_INT BIT(28) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_EN_NDPA_INT BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_TXBF1_80M BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBF1_80M BIT(27) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBF1_80M_160M BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_TXBF1_40M BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBF1_40M BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_TXBF1_20M BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBF1_20M BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_SHIFT_R_TXBF1_AID 16 +#define BIT_MASK_R_TXBF1_AID 0x1ff +#define BIT_R_TXBF1_AID(x) \ + (((x) & BIT_MASK_R_TXBF1_AID) << BIT_SHIFT_R_TXBF1_AID) +#define BITS_R_TXBF1_AID (BIT_MASK_R_TXBF1_AID << BIT_SHIFT_R_TXBF1_AID) +#define BIT_CLEAR_R_TXBF1_AID(x) ((x) & (~BITS_R_TXBF1_AID)) +#define BIT_GET_R_TXBF1_AID(x) \ + (((x) >> BIT_SHIFT_R_TXBF1_AID) & BIT_MASK_R_TXBF1_AID) +#define BIT_SET_R_TXBF1_AID(x, v) \ + (BIT_CLEAR_R_TXBF1_AID(x) | BIT_R_TXBF1_AID(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_SHIFT_TXBF1_AID 16 +#define BIT_MASK_TXBF1_AID 0x1ff +#define BIT_TXBF1_AID(x) (((x) & BIT_MASK_TXBF1_AID) << BIT_SHIFT_TXBF1_AID) +#define BITS_TXBF1_AID (BIT_MASK_TXBF1_AID << BIT_SHIFT_TXBF1_AID) +#define BIT_CLEAR_TXBF1_AID(x) ((x) & (~BITS_TXBF1_AID)) +#define BIT_GET_TXBF1_AID(x) (((x) >> BIT_SHIFT_TXBF1_AID) & BIT_MASK_TXBF1_AID) +#define BIT_SET_TXBF1_AID(x, v) (BIT_CLEAR_TXBF1_AID(x) | BIT_TXBF1_AID(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_DIS_NDP_BFEN BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBCN_NOBLOCK_NDP BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_TXBCN_NOBLOCK_NDP BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_TXBF0_80M BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBF0_80M BIT(11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBF0_80M_160M BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_TXBF0_40M BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBF0_40M BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_R_TXBF0_20M BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_TXBF0_20M BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_SHIFT_R_TXBF0_AID 0 +#define BIT_MASK_R_TXBF0_AID 0x1ff +#define BIT_R_TXBF0_AID(x) \ + (((x) & BIT_MASK_R_TXBF0_AID) << BIT_SHIFT_R_TXBF0_AID) +#define BITS_R_TXBF0_AID (BIT_MASK_R_TXBF0_AID << BIT_SHIFT_R_TXBF0_AID) +#define BIT_CLEAR_R_TXBF0_AID(x) ((x) & (~BITS_R_TXBF0_AID)) +#define BIT_GET_R_TXBF0_AID(x) \ + (((x) >> BIT_SHIFT_R_TXBF0_AID) & BIT_MASK_R_TXBF0_AID) +#define BIT_SET_R_TXBF0_AID(x, v) \ + (BIT_CLEAR_R_TXBF0_AID(x) | BIT_R_TXBF0_AID(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_TXBF_CTRL (Offset 0x042C) */ + +#define BIT_SHIFT_TXBF0_AID 0 +#define BIT_MASK_TXBF0_AID 0x1ff +#define BIT_TXBF0_AID(x) (((x) & BIT_MASK_TXBF0_AID) << BIT_SHIFT_TXBF0_AID) +#define BITS_TXBF0_AID (BIT_MASK_TXBF0_AID << BIT_SHIFT_TXBF0_AID) +#define BIT_CLEAR_TXBF0_AID(x) ((x) & (~BITS_TXBF0_AID)) +#define BIT_GET_TXBF0_AID(x) (((x) >> BIT_SHIFT_TXBF0_AID) & BIT_MASK_TXBF0_AID) +#define BIT_SET_TXBF0_AID(x, v) (BIT_CLEAR_TXBF0_AID(x) | BIT_TXBF0_AID(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC8 (56 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC8 0x1f +#define BIT_DARF_RC8(x) (((x) & BIT_MASK_DARF_RC8) << BIT_SHIFT_DARF_RC8) +#define BITS_DARF_RC8 (BIT_MASK_DARF_RC8 << BIT_SHIFT_DARF_RC8) +#define BIT_CLEAR_DARF_RC8(x) ((x) & (~BITS_DARF_RC8)) +#define BIT_GET_DARF_RC8(x) (((x) >> BIT_SHIFT_DARF_RC8) & BIT_MASK_DARF_RC8) +#define BIT_SET_DARF_RC8(x, v) (BIT_CLEAR_DARF_RC8(x) | BIT_DARF_RC8(v)) + +#define BIT_SHIFT_DARF_RC7 (48 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC7 0x1f +#define BIT_DARF_RC7(x) (((x) & BIT_MASK_DARF_RC7) << BIT_SHIFT_DARF_RC7) +#define BITS_DARF_RC7 (BIT_MASK_DARF_RC7 << BIT_SHIFT_DARF_RC7) +#define BIT_CLEAR_DARF_RC7(x) ((x) & (~BITS_DARF_RC7)) +#define BIT_GET_DARF_RC7(x) (((x) >> BIT_SHIFT_DARF_RC7) & BIT_MASK_DARF_RC7) +#define BIT_SET_DARF_RC7(x, v) (BIT_CLEAR_DARF_RC7(x) | BIT_DARF_RC7(v)) + +#define BIT_SHIFT_DARF_RC6 (40 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC6 0x1f +#define BIT_DARF_RC6(x) (((x) & BIT_MASK_DARF_RC6) << BIT_SHIFT_DARF_RC6) +#define BITS_DARF_RC6 (BIT_MASK_DARF_RC6 << BIT_SHIFT_DARF_RC6) +#define BIT_CLEAR_DARF_RC6(x) ((x) & (~BITS_DARF_RC6)) +#define BIT_GET_DARF_RC6(x) (((x) >> BIT_SHIFT_DARF_RC6) & BIT_MASK_DARF_RC6) +#define BIT_SET_DARF_RC6(x, v) (BIT_CLEAR_DARF_RC6(x) | BIT_DARF_RC6(v)) + +#define BIT_SHIFT_DARF_RC5 (32 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC5 0x1f +#define BIT_DARF_RC5(x) (((x) & BIT_MASK_DARF_RC5) << BIT_SHIFT_DARF_RC5) +#define BITS_DARF_RC5 (BIT_MASK_DARF_RC5 << BIT_SHIFT_DARF_RC5) +#define BIT_CLEAR_DARF_RC5(x) ((x) & (~BITS_DARF_RC5)) +#define BIT_GET_DARF_RC5(x) (((x) >> BIT_SHIFT_DARF_RC5) & BIT_MASK_DARF_RC5) +#define BIT_SET_DARF_RC5(x, v) (BIT_CLEAR_DARF_RC5(x) | BIT_DARF_RC5(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC4 24 +#define BIT_MASK_DARF_RC4 0x1f +#define BIT_DARF_RC4(x) (((x) & BIT_MASK_DARF_RC4) << BIT_SHIFT_DARF_RC4) +#define BITS_DARF_RC4 (BIT_MASK_DARF_RC4 << BIT_SHIFT_DARF_RC4) +#define BIT_CLEAR_DARF_RC4(x) ((x) & (~BITS_DARF_RC4)) +#define BIT_GET_DARF_RC4(x) (((x) >> BIT_SHIFT_DARF_RC4) & BIT_MASK_DARF_RC4) +#define BIT_SET_DARF_RC4(x, v) (BIT_CLEAR_DARF_RC4(x) | BIT_DARF_RC4(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC4_V2 24 +#define BIT_MASK_DARF_RC4_V2 0x1f +#define BIT_DARF_RC4_V2(x) \ + (((x) & BIT_MASK_DARF_RC4_V2) << BIT_SHIFT_DARF_RC4_V2) +#define BITS_DARF_RC4_V2 (BIT_MASK_DARF_RC4_V2 << BIT_SHIFT_DARF_RC4_V2) +#define BIT_CLEAR_DARF_RC4_V2(x) ((x) & (~BITS_DARF_RC4_V2)) +#define BIT_GET_DARF_RC4_V2(x) \ + (((x) >> BIT_SHIFT_DARF_RC4_V2) & BIT_MASK_DARF_RC4_V2) +#define BIT_SET_DARF_RC4_V2(x, v) \ + (BIT_CLEAR_DARF_RC4_V2(x) | BIT_DARF_RC4_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC4_V1 24 +#define BIT_MASK_DARF_RC4_V1 0x3f +#define BIT_DARF_RC4_V1(x) \ + (((x) & BIT_MASK_DARF_RC4_V1) << BIT_SHIFT_DARF_RC4_V1) +#define BITS_DARF_RC4_V1 (BIT_MASK_DARF_RC4_V1 << BIT_SHIFT_DARF_RC4_V1) +#define BIT_CLEAR_DARF_RC4_V1(x) ((x) & (~BITS_DARF_RC4_V1)) +#define BIT_GET_DARF_RC4_V1(x) \ + (((x) >> BIT_SHIFT_DARF_RC4_V1) & BIT_MASK_DARF_RC4_V1) +#define BIT_SET_DARF_RC4_V1(x, v) \ + (BIT_CLEAR_DARF_RC4_V1(x) | BIT_DARF_RC4_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC3 16 +#define BIT_MASK_DARF_RC3 0x1f +#define BIT_DARF_RC3(x) (((x) & BIT_MASK_DARF_RC3) << BIT_SHIFT_DARF_RC3) +#define BITS_DARF_RC3 (BIT_MASK_DARF_RC3 << BIT_SHIFT_DARF_RC3) +#define BIT_CLEAR_DARF_RC3(x) ((x) & (~BITS_DARF_RC3)) +#define BIT_GET_DARF_RC3(x) (((x) >> BIT_SHIFT_DARF_RC3) & BIT_MASK_DARF_RC3) +#define BIT_SET_DARF_RC3(x, v) (BIT_CLEAR_DARF_RC3(x) | BIT_DARF_RC3(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC3_V2 16 +#define BIT_MASK_DARF_RC3_V2 0x1f +#define BIT_DARF_RC3_V2(x) \ + (((x) & BIT_MASK_DARF_RC3_V2) << BIT_SHIFT_DARF_RC3_V2) +#define BITS_DARF_RC3_V2 (BIT_MASK_DARF_RC3_V2 << BIT_SHIFT_DARF_RC3_V2) +#define BIT_CLEAR_DARF_RC3_V2(x) ((x) & (~BITS_DARF_RC3_V2)) +#define BIT_GET_DARF_RC3_V2(x) \ + (((x) >> BIT_SHIFT_DARF_RC3_V2) & BIT_MASK_DARF_RC3_V2) +#define BIT_SET_DARF_RC3_V2(x, v) \ + (BIT_CLEAR_DARF_RC3_V2(x) | BIT_DARF_RC3_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC3_V1 16 +#define BIT_MASK_DARF_RC3_V1 0x3f +#define BIT_DARF_RC3_V1(x) \ + (((x) & BIT_MASK_DARF_RC3_V1) << BIT_SHIFT_DARF_RC3_V1) +#define BITS_DARF_RC3_V1 (BIT_MASK_DARF_RC3_V1 << BIT_SHIFT_DARF_RC3_V1) +#define BIT_CLEAR_DARF_RC3_V1(x) ((x) & (~BITS_DARF_RC3_V1)) +#define BIT_GET_DARF_RC3_V1(x) \ + (((x) >> BIT_SHIFT_DARF_RC3_V1) & BIT_MASK_DARF_RC3_V1) +#define BIT_SET_DARF_RC3_V1(x, v) \ + (BIT_CLEAR_DARF_RC3_V1(x) | BIT_DARF_RC3_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC2 8 +#define BIT_MASK_DARF_RC2 0x1f +#define BIT_DARF_RC2(x) (((x) & BIT_MASK_DARF_RC2) << BIT_SHIFT_DARF_RC2) +#define BITS_DARF_RC2 (BIT_MASK_DARF_RC2 << BIT_SHIFT_DARF_RC2) +#define BIT_CLEAR_DARF_RC2(x) ((x) & (~BITS_DARF_RC2)) +#define BIT_GET_DARF_RC2(x) (((x) >> BIT_SHIFT_DARF_RC2) & BIT_MASK_DARF_RC2) +#define BIT_SET_DARF_RC2(x, v) (BIT_CLEAR_DARF_RC2(x) | BIT_DARF_RC2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC2_V2 8 +#define BIT_MASK_DARF_RC2_V2 0x1f +#define BIT_DARF_RC2_V2(x) \ + (((x) & BIT_MASK_DARF_RC2_V2) << BIT_SHIFT_DARF_RC2_V2) +#define BITS_DARF_RC2_V2 (BIT_MASK_DARF_RC2_V2 << BIT_SHIFT_DARF_RC2_V2) +#define BIT_CLEAR_DARF_RC2_V2(x) ((x) & (~BITS_DARF_RC2_V2)) +#define BIT_GET_DARF_RC2_V2(x) \ + (((x) >> BIT_SHIFT_DARF_RC2_V2) & BIT_MASK_DARF_RC2_V2) +#define BIT_SET_DARF_RC2_V2(x, v) \ + (BIT_CLEAR_DARF_RC2_V2(x) | BIT_DARF_RC2_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC2_V1 8 +#define BIT_MASK_DARF_RC2_V1 0x3f +#define BIT_DARF_RC2_V1(x) \ + (((x) & BIT_MASK_DARF_RC2_V1) << BIT_SHIFT_DARF_RC2_V1) +#define BITS_DARF_RC2_V1 (BIT_MASK_DARF_RC2_V1 << BIT_SHIFT_DARF_RC2_V1) +#define BIT_CLEAR_DARF_RC2_V1(x) ((x) & (~BITS_DARF_RC2_V1)) +#define BIT_GET_DARF_RC2_V1(x) \ + (((x) >> BIT_SHIFT_DARF_RC2_V1) & BIT_MASK_DARF_RC2_V1) +#define BIT_SET_DARF_RC2_V1(x, v) \ + (BIT_CLEAR_DARF_RC2_V1(x) | BIT_DARF_RC2_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC1 0 +#define BIT_MASK_DARF_RC1 0x1f +#define BIT_DARF_RC1(x) (((x) & BIT_MASK_DARF_RC1) << BIT_SHIFT_DARF_RC1) +#define BITS_DARF_RC1 (BIT_MASK_DARF_RC1 << BIT_SHIFT_DARF_RC1) +#define BIT_CLEAR_DARF_RC1(x) ((x) & (~BITS_DARF_RC1)) +#define BIT_GET_DARF_RC1(x) (((x) >> BIT_SHIFT_DARF_RC1) & BIT_MASK_DARF_RC1) +#define BIT_SET_DARF_RC1(x, v) (BIT_CLEAR_DARF_RC1(x) | BIT_DARF_RC1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC1_V2 0 +#define BIT_MASK_DARF_RC1_V2 0x1f +#define BIT_DARF_RC1_V2(x) \ + (((x) & BIT_MASK_DARF_RC1_V2) << BIT_SHIFT_DARF_RC1_V2) +#define BITS_DARF_RC1_V2 (BIT_MASK_DARF_RC1_V2 << BIT_SHIFT_DARF_RC1_V2) +#define BIT_CLEAR_DARF_RC1_V2(x) ((x) & (~BITS_DARF_RC1_V2)) +#define BIT_GET_DARF_RC1_V2(x) \ + (((x) >> BIT_SHIFT_DARF_RC1_V2) & BIT_MASK_DARF_RC1_V2) +#define BIT_SET_DARF_RC1_V2(x, v) \ + (BIT_CLEAR_DARF_RC1_V2(x) | BIT_DARF_RC1_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_DARFRC (Offset 0x0430) */ + +#define BIT_SHIFT_DARF_RC1_V1 0 +#define BIT_MASK_DARF_RC1_V1 0x3f +#define BIT_DARF_RC1_V1(x) \ + (((x) & BIT_MASK_DARF_RC1_V1) << BIT_SHIFT_DARF_RC1_V1) +#define BITS_DARF_RC1_V1 (BIT_MASK_DARF_RC1_V1 << BIT_SHIFT_DARF_RC1_V1) +#define BIT_CLEAR_DARF_RC1_V1(x) ((x) & (~BITS_DARF_RC1_V1)) +#define BIT_GET_DARF_RC1_V1(x) \ + (((x) >> BIT_SHIFT_DARF_RC1_V1) & BIT_MASK_DARF_RC1_V1) +#define BIT_SET_DARF_RC1_V1(x, v) \ + (BIT_CLEAR_DARF_RC1_V1(x) | BIT_DARF_RC1_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DARFRCH (Offset 0x0434) */ + +#define BIT_SHIFT_DARF_RC8_V3 24 +#define BIT_MASK_DARF_RC8_V3 0x1f +#define BIT_DARF_RC8_V3(x) \ + (((x) & BIT_MASK_DARF_RC8_V3) << BIT_SHIFT_DARF_RC8_V3) +#define BITS_DARF_RC8_V3 (BIT_MASK_DARF_RC8_V3 << BIT_SHIFT_DARF_RC8_V3) +#define BIT_CLEAR_DARF_RC8_V3(x) ((x) & (~BITS_DARF_RC8_V3)) +#define BIT_GET_DARF_RC8_V3(x) \ + (((x) >> BIT_SHIFT_DARF_RC8_V3) & BIT_MASK_DARF_RC8_V3) +#define BIT_SET_DARF_RC8_V3(x, v) \ + (BIT_CLEAR_DARF_RC8_V3(x) | BIT_DARF_RC8_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DARFRCH (Offset 0x0434) */ + +#define BIT_SHIFT_DARF_RC8_V1 24 +#define BIT_MASK_DARF_RC8_V1 0x1f +#define BIT_DARF_RC8_V1(x) \ + (((x) & BIT_MASK_DARF_RC8_V1) << BIT_SHIFT_DARF_RC8_V1) +#define BITS_DARF_RC8_V1 (BIT_MASK_DARF_RC8_V1 << BIT_SHIFT_DARF_RC8_V1) +#define BIT_CLEAR_DARF_RC8_V1(x) ((x) & (~BITS_DARF_RC8_V1)) +#define BIT_GET_DARF_RC8_V1(x) \ + (((x) >> BIT_SHIFT_DARF_RC8_V1) & BIT_MASK_DARF_RC8_V1) +#define BIT_SET_DARF_RC8_V1(x, v) \ + (BIT_CLEAR_DARF_RC8_V1(x) | BIT_DARF_RC8_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DARFRCH (Offset 0x0434) */ + +#define BIT_SHIFT_DARF_RC7_V3 16 +#define BIT_MASK_DARF_RC7_V3 0x1f +#define BIT_DARF_RC7_V3(x) \ + (((x) & BIT_MASK_DARF_RC7_V3) << BIT_SHIFT_DARF_RC7_V3) +#define BITS_DARF_RC7_V3 (BIT_MASK_DARF_RC7_V3 << BIT_SHIFT_DARF_RC7_V3) +#define BIT_CLEAR_DARF_RC7_V3(x) ((x) & (~BITS_DARF_RC7_V3)) +#define BIT_GET_DARF_RC7_V3(x) \ + (((x) >> BIT_SHIFT_DARF_RC7_V3) & BIT_MASK_DARF_RC7_V3) +#define BIT_SET_DARF_RC7_V3(x, v) \ + (BIT_CLEAR_DARF_RC7_V3(x) | BIT_DARF_RC7_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DARFRCH (Offset 0x0434) */ + +#define BIT_SHIFT_DARF_RC7_V1 16 +#define BIT_MASK_DARF_RC7_V1 0x1f +#define BIT_DARF_RC7_V1(x) \ + (((x) & BIT_MASK_DARF_RC7_V1) << BIT_SHIFT_DARF_RC7_V1) +#define BITS_DARF_RC7_V1 (BIT_MASK_DARF_RC7_V1 << BIT_SHIFT_DARF_RC7_V1) +#define BIT_CLEAR_DARF_RC7_V1(x) ((x) & (~BITS_DARF_RC7_V1)) +#define BIT_GET_DARF_RC7_V1(x) \ + (((x) >> BIT_SHIFT_DARF_RC7_V1) & BIT_MASK_DARF_RC7_V1) +#define BIT_SET_DARF_RC7_V1(x, v) \ + (BIT_CLEAR_DARF_RC7_V1(x) | BIT_DARF_RC7_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DARFRCH (Offset 0x0434) */ + +#define BIT_SHIFT_DARF_RC6_V3 8 +#define BIT_MASK_DARF_RC6_V3 0x1f +#define BIT_DARF_RC6_V3(x) \ + (((x) & BIT_MASK_DARF_RC6_V3) << BIT_SHIFT_DARF_RC6_V3) +#define BITS_DARF_RC6_V3 (BIT_MASK_DARF_RC6_V3 << BIT_SHIFT_DARF_RC6_V3) +#define BIT_CLEAR_DARF_RC6_V3(x) ((x) & (~BITS_DARF_RC6_V3)) +#define BIT_GET_DARF_RC6_V3(x) \ + (((x) >> BIT_SHIFT_DARF_RC6_V3) & BIT_MASK_DARF_RC6_V3) +#define BIT_SET_DARF_RC6_V3(x, v) \ + (BIT_CLEAR_DARF_RC6_V3(x) | BIT_DARF_RC6_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DARFRCH (Offset 0x0434) */ + +#define BIT_SHIFT_DARF_RC6_V1 8 +#define BIT_MASK_DARF_RC6_V1 0x1f +#define BIT_DARF_RC6_V1(x) \ + (((x) & BIT_MASK_DARF_RC6_V1) << BIT_SHIFT_DARF_RC6_V1) +#define BITS_DARF_RC6_V1 (BIT_MASK_DARF_RC6_V1 << BIT_SHIFT_DARF_RC6_V1) +#define BIT_CLEAR_DARF_RC6_V1(x) ((x) & (~BITS_DARF_RC6_V1)) +#define BIT_GET_DARF_RC6_V1(x) \ + (((x) >> BIT_SHIFT_DARF_RC6_V1) & BIT_MASK_DARF_RC6_V1) +#define BIT_SET_DARF_RC6_V1(x, v) \ + (BIT_CLEAR_DARF_RC6_V1(x) | BIT_DARF_RC6_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DARFRCH (Offset 0x0434) */ + +#define BIT_SHIFT_DARF_RC5_V3 0 +#define BIT_MASK_DARF_RC5_V3 0x1f +#define BIT_DARF_RC5_V3(x) \ + (((x) & BIT_MASK_DARF_RC5_V3) << BIT_SHIFT_DARF_RC5_V3) +#define BITS_DARF_RC5_V3 (BIT_MASK_DARF_RC5_V3 << BIT_SHIFT_DARF_RC5_V3) +#define BIT_CLEAR_DARF_RC5_V3(x) ((x) & (~BITS_DARF_RC5_V3)) +#define BIT_GET_DARF_RC5_V3(x) \ + (((x) >> BIT_SHIFT_DARF_RC5_V3) & BIT_MASK_DARF_RC5_V3) +#define BIT_SET_DARF_RC5_V3(x, v) \ + (BIT_CLEAR_DARF_RC5_V3(x) | BIT_DARF_RC5_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DARFRCH (Offset 0x0434) */ + +#define BIT_SHIFT_DARF_RC5_V1 0 +#define BIT_MASK_DARF_RC5_V1 0x1f +#define BIT_DARF_RC5_V1(x) \ + (((x) & BIT_MASK_DARF_RC5_V1) << BIT_SHIFT_DARF_RC5_V1) +#define BITS_DARF_RC5_V1 (BIT_MASK_DARF_RC5_V1 << BIT_SHIFT_DARF_RC5_V1) +#define BIT_CLEAR_DARF_RC5_V1(x) ((x) & (~BITS_DARF_RC5_V1)) +#define BIT_GET_DARF_RC5_V1(x) \ + (((x) >> BIT_SHIFT_DARF_RC5_V1) & BIT_MASK_DARF_RC5_V1) +#define BIT_SET_DARF_RC5_V1(x, v) \ + (BIT_CLEAR_DARF_RC5_V1(x) | BIT_DARF_RC5_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RARFRC (Offset 0x0438) */ + +#define BIT_SHIFT_RARF_RC8 (56 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC8 0x1f +#define BIT_RARF_RC8(x) (((x) & BIT_MASK_RARF_RC8) << BIT_SHIFT_RARF_RC8) +#define BITS_RARF_RC8 (BIT_MASK_RARF_RC8 << BIT_SHIFT_RARF_RC8) +#define BIT_CLEAR_RARF_RC8(x) ((x) & (~BITS_RARF_RC8)) +#define BIT_GET_RARF_RC8(x) (((x) >> BIT_SHIFT_RARF_RC8) & BIT_MASK_RARF_RC8) +#define BIT_SET_RARF_RC8(x, v) (BIT_CLEAR_RARF_RC8(x) | BIT_RARF_RC8(v)) + +#define BIT_SHIFT_RARF_RC7 (48 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC7 0x1f +#define BIT_RARF_RC7(x) (((x) & BIT_MASK_RARF_RC7) << BIT_SHIFT_RARF_RC7) +#define BITS_RARF_RC7 (BIT_MASK_RARF_RC7 << BIT_SHIFT_RARF_RC7) +#define BIT_CLEAR_RARF_RC7(x) ((x) & (~BITS_RARF_RC7)) +#define BIT_GET_RARF_RC7(x) (((x) >> BIT_SHIFT_RARF_RC7) & BIT_MASK_RARF_RC7) +#define BIT_SET_RARF_RC7(x, v) (BIT_CLEAR_RARF_RC7(x) | BIT_RARF_RC7(v)) + +#define BIT_SHIFT_RARF_RC6 (40 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC6 0x1f +#define BIT_RARF_RC6(x) (((x) & BIT_MASK_RARF_RC6) << BIT_SHIFT_RARF_RC6) +#define BITS_RARF_RC6 (BIT_MASK_RARF_RC6 << BIT_SHIFT_RARF_RC6) +#define BIT_CLEAR_RARF_RC6(x) ((x) & (~BITS_RARF_RC6)) +#define BIT_GET_RARF_RC6(x) (((x) >> BIT_SHIFT_RARF_RC6) & BIT_MASK_RARF_RC6) +#define BIT_SET_RARF_RC6(x, v) (BIT_CLEAR_RARF_RC6(x) | BIT_RARF_RC6(v)) + +#define BIT_SHIFT_RARF_RC5 (32 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC5 0x1f +#define BIT_RARF_RC5(x) (((x) & BIT_MASK_RARF_RC5) << BIT_SHIFT_RARF_RC5) +#define BITS_RARF_RC5 (BIT_MASK_RARF_RC5 << BIT_SHIFT_RARF_RC5) +#define BIT_CLEAR_RARF_RC5(x) ((x) & (~BITS_RARF_RC5)) +#define BIT_GET_RARF_RC5(x) (((x) >> BIT_SHIFT_RARF_RC5) & BIT_MASK_RARF_RC5) +#define BIT_SET_RARF_RC5(x, v) (BIT_CLEAR_RARF_RC5(x) | BIT_RARF_RC5(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RARFRC (Offset 0x0438) */ + +#define BIT_SHIFT_RARF_RC4 24 +#define BIT_MASK_RARF_RC4 0x1f +#define BIT_RARF_RC4(x) (((x) & BIT_MASK_RARF_RC4) << BIT_SHIFT_RARF_RC4) +#define BITS_RARF_RC4 (BIT_MASK_RARF_RC4 << BIT_SHIFT_RARF_RC4) +#define BIT_CLEAR_RARF_RC4(x) ((x) & (~BITS_RARF_RC4)) +#define BIT_GET_RARF_RC4(x) (((x) >> BIT_SHIFT_RARF_RC4) & BIT_MASK_RARF_RC4) +#define BIT_SET_RARF_RC4(x, v) (BIT_CLEAR_RARF_RC4(x) | BIT_RARF_RC4(v)) + +#define BIT_SHIFT_RARF_RC3 16 +#define BIT_MASK_RARF_RC3 0x1f +#define BIT_RARF_RC3(x) (((x) & BIT_MASK_RARF_RC3) << BIT_SHIFT_RARF_RC3) +#define BITS_RARF_RC3 (BIT_MASK_RARF_RC3 << BIT_SHIFT_RARF_RC3) +#define BIT_CLEAR_RARF_RC3(x) ((x) & (~BITS_RARF_RC3)) +#define BIT_GET_RARF_RC3(x) (((x) >> BIT_SHIFT_RARF_RC3) & BIT_MASK_RARF_RC3) +#define BIT_SET_RARF_RC3(x, v) (BIT_CLEAR_RARF_RC3(x) | BIT_RARF_RC3(v)) + +#define BIT_SHIFT_RARF_RC2 8 +#define BIT_MASK_RARF_RC2 0x1f +#define BIT_RARF_RC2(x) (((x) & BIT_MASK_RARF_RC2) << BIT_SHIFT_RARF_RC2) +#define BITS_RARF_RC2 (BIT_MASK_RARF_RC2 << BIT_SHIFT_RARF_RC2) +#define BIT_CLEAR_RARF_RC2(x) ((x) & (~BITS_RARF_RC2)) +#define BIT_GET_RARF_RC2(x) (((x) >> BIT_SHIFT_RARF_RC2) & BIT_MASK_RARF_RC2) +#define BIT_SET_RARF_RC2(x, v) (BIT_CLEAR_RARF_RC2(x) | BIT_RARF_RC2(v)) + +#define BIT_SHIFT_RARF_RC1 0 +#define BIT_MASK_RARF_RC1 0x1f +#define BIT_RARF_RC1(x) (((x) & BIT_MASK_RARF_RC1) << BIT_SHIFT_RARF_RC1) +#define BITS_RARF_RC1 (BIT_MASK_RARF_RC1 << BIT_SHIFT_RARF_RC1) +#define BIT_CLEAR_RARF_RC1(x) ((x) & (~BITS_RARF_RC1)) +#define BIT_GET_RARF_RC1(x) (((x) >> BIT_SHIFT_RARF_RC1) & BIT_MASK_RARF_RC1) +#define BIT_SET_RARF_RC1(x, v) (BIT_CLEAR_RARF_RC1(x) | BIT_RARF_RC1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RARFRCH (Offset 0x043C) */ + +#define BIT_SHIFT_RARF_RC8_V1 24 +#define BIT_MASK_RARF_RC8_V1 0x1f +#define BIT_RARF_RC8_V1(x) \ + (((x) & BIT_MASK_RARF_RC8_V1) << BIT_SHIFT_RARF_RC8_V1) +#define BITS_RARF_RC8_V1 (BIT_MASK_RARF_RC8_V1 << BIT_SHIFT_RARF_RC8_V1) +#define BIT_CLEAR_RARF_RC8_V1(x) ((x) & (~BITS_RARF_RC8_V1)) +#define BIT_GET_RARF_RC8_V1(x) \ + (((x) >> BIT_SHIFT_RARF_RC8_V1) & BIT_MASK_RARF_RC8_V1) +#define BIT_SET_RARF_RC8_V1(x, v) \ + (BIT_CLEAR_RARF_RC8_V1(x) | BIT_RARF_RC8_V1(v)) + +#define BIT_SHIFT_RARF_RC7_V1 16 +#define BIT_MASK_RARF_RC7_V1 0x1f +#define BIT_RARF_RC7_V1(x) \ + (((x) & BIT_MASK_RARF_RC7_V1) << BIT_SHIFT_RARF_RC7_V1) +#define BITS_RARF_RC7_V1 (BIT_MASK_RARF_RC7_V1 << BIT_SHIFT_RARF_RC7_V1) +#define BIT_CLEAR_RARF_RC7_V1(x) ((x) & (~BITS_RARF_RC7_V1)) +#define BIT_GET_RARF_RC7_V1(x) \ + (((x) >> BIT_SHIFT_RARF_RC7_V1) & BIT_MASK_RARF_RC7_V1) +#define BIT_SET_RARF_RC7_V1(x, v) \ + (BIT_CLEAR_RARF_RC7_V1(x) | BIT_RARF_RC7_V1(v)) + +#define BIT_SHIFT_RARF_RC6_V1 8 +#define BIT_MASK_RARF_RC6_V1 0x1f +#define BIT_RARF_RC6_V1(x) \ + (((x) & BIT_MASK_RARF_RC6_V1) << BIT_SHIFT_RARF_RC6_V1) +#define BITS_RARF_RC6_V1 (BIT_MASK_RARF_RC6_V1 << BIT_SHIFT_RARF_RC6_V1) +#define BIT_CLEAR_RARF_RC6_V1(x) ((x) & (~BITS_RARF_RC6_V1)) +#define BIT_GET_RARF_RC6_V1(x) \ + (((x) >> BIT_SHIFT_RARF_RC6_V1) & BIT_MASK_RARF_RC6_V1) +#define BIT_SET_RARF_RC6_V1(x, v) \ + (BIT_CLEAR_RARF_RC6_V1(x) | BIT_RARF_RC6_V1(v)) + +#define BIT_SHIFT_RARF_RC5_V1 0 +#define BIT_MASK_RARF_RC5_V1 0x1f +#define BIT_RARF_RC5_V1(x) \ + (((x) & BIT_MASK_RARF_RC5_V1) << BIT_SHIFT_RARF_RC5_V1) +#define BITS_RARF_RC5_V1 (BIT_MASK_RARF_RC5_V1 << BIT_SHIFT_RARF_RC5_V1) +#define BIT_CLEAR_RARF_RC5_V1(x) ((x) & (~BITS_RARF_RC5_V1)) +#define BIT_GET_RARF_RC5_V1(x) \ + (((x) >> BIT_SHIFT_RARF_RC5_V1) & BIT_MASK_RARF_RC5_V1) +#define BIT_SET_RARF_RC5_V1(x, v) \ + (BIT_CLEAR_RARF_RC5_V1(x) | BIT_RARF_RC5_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RRSR (Offset 0x0440) */ + +#define BIT_EN_VHTBW_FALL BIT(31) +#define BIT_EN_HTBW_FALL BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RRSR (Offset 0x0440) */ + +#define BIT_SHIFT_RRSR_RSC 21 +#define BIT_MASK_RRSR_RSC 0x3 +#define BIT_RRSR_RSC(x) (((x) & BIT_MASK_RRSR_RSC) << BIT_SHIFT_RRSR_RSC) +#define BITS_RRSR_RSC (BIT_MASK_RRSR_RSC << BIT_SHIFT_RRSR_RSC) +#define BIT_CLEAR_RRSR_RSC(x) ((x) & (~BITS_RRSR_RSC)) +#define BIT_GET_RRSR_RSC(x) (((x) >> BIT_SHIFT_RRSR_RSC) & BIT_MASK_RRSR_RSC) +#define BIT_SET_RRSR_RSC(x, v) (BIT_CLEAR_RRSR_RSC(x) | BIT_RRSR_RSC(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RRSR (Offset 0x0440) */ + +#define BIT_RRSR_BW BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RRSR (Offset 0x0440) */ + +#define BIT_SHIFT_RRSC_BITMAP 0 +#define BIT_MASK_RRSC_BITMAP 0xfffff +#define BIT_RRSC_BITMAP(x) \ + (((x) & BIT_MASK_RRSC_BITMAP) << BIT_SHIFT_RRSC_BITMAP) +#define BITS_RRSC_BITMAP (BIT_MASK_RRSC_BITMAP << BIT_SHIFT_RRSC_BITMAP) +#define BIT_CLEAR_RRSC_BITMAP(x) ((x) & (~BITS_RRSC_BITMAP)) +#define BIT_GET_RRSC_BITMAP(x) \ + (((x) >> BIT_SHIFT_RRSC_BITMAP) & BIT_MASK_RRSC_BITMAP) +#define BIT_SET_RRSC_BITMAP(x, v) \ + (BIT_CLEAR_RRSC_BITMAP(x) | BIT_RRSC_BITMAP(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_RRSR_H (Offset 0x0443) */ + +#define BIT_EN_VHTBW_FALL_V1 BIT(7) +#define BIT_EN_HTBW_FALL_V1 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ARFR0 (Offset 0x0444) */ + +#define BIT_SHIFT_ARFR0_V1 0 +#define BIT_MASK_ARFR0_V1 0xffffffffffffffffL +#define BIT_ARFR0_V1(x) (((x) & BIT_MASK_ARFR0_V1) << BIT_SHIFT_ARFR0_V1) +#define BITS_ARFR0_V1 (BIT_MASK_ARFR0_V1 << BIT_SHIFT_ARFR0_V1) +#define BIT_CLEAR_ARFR0_V1(x) ((x) & (~BITS_ARFR0_V1)) +#define BIT_GET_ARFR0_V1(x) (((x) >> BIT_SHIFT_ARFR0_V1) & BIT_MASK_ARFR0_V1) +#define BIT_SET_ARFR0_V1(x, v) (BIT_CLEAR_ARFR0_V1(x) | BIT_ARFR0_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ARFR0 (Offset 0x0444) */ + +#define BIT_SHIFT_ARFRL0 0 +#define BIT_MASK_ARFRL0 0xffffffffL +#define BIT_ARFRL0(x) (((x) & BIT_MASK_ARFRL0) << BIT_SHIFT_ARFRL0) +#define BITS_ARFRL0 (BIT_MASK_ARFRL0 << BIT_SHIFT_ARFRL0) +#define BIT_CLEAR_ARFRL0(x) ((x) & (~BITS_ARFRL0)) +#define BIT_GET_ARFRL0(x) (((x) >> BIT_SHIFT_ARFRL0) & BIT_MASK_ARFRL0) +#define BIT_SET_ARFRL0(x, v) (BIT_CLEAR_ARFRL0(x) | BIT_ARFRL0(v)) + +/* 2 REG_ARFRH0 (Offset 0x0448) */ + +#define BIT_SHIFT_ARFRH0 0 +#define BIT_MASK_ARFRH0 0xffffffffL +#define BIT_ARFRH0(x) (((x) & BIT_MASK_ARFRH0) << BIT_SHIFT_ARFRH0) +#define BITS_ARFRH0 (BIT_MASK_ARFRH0 << BIT_SHIFT_ARFRH0) +#define BIT_CLEAR_ARFRH0(x) ((x) & (~BITS_ARFRH0)) +#define BIT_GET_ARFRH0(x) (((x) >> BIT_SHIFT_ARFRH0) & BIT_MASK_ARFRH0) +#define BIT_SET_ARFRH0(x, v) (BIT_CLEAR_ARFRH0(x) | BIT_ARFRH0(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_REG_ARFR_WT0 (Offset 0x044C) */ + +#define BIT_SHIFT_RATE7_WEIGHTING 28 +#define BIT_MASK_RATE7_WEIGHTING 0xf +#define BIT_RATE7_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE7_WEIGHTING) << BIT_SHIFT_RATE7_WEIGHTING) +#define BITS_RATE7_WEIGHTING \ + (BIT_MASK_RATE7_WEIGHTING << BIT_SHIFT_RATE7_WEIGHTING) +#define BIT_CLEAR_RATE7_WEIGHTING(x) ((x) & (~BITS_RATE7_WEIGHTING)) +#define BIT_GET_RATE7_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE7_WEIGHTING) & BIT_MASK_RATE7_WEIGHTING) +#define BIT_SET_RATE7_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE7_WEIGHTING(x) | BIT_RATE7_WEIGHTING(v)) + +#define BIT_SHIFT_RATE6_WEIGHTING 24 +#define BIT_MASK_RATE6_WEIGHTING 0xf +#define BIT_RATE6_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE6_WEIGHTING) << BIT_SHIFT_RATE6_WEIGHTING) +#define BITS_RATE6_WEIGHTING \ + (BIT_MASK_RATE6_WEIGHTING << BIT_SHIFT_RATE6_WEIGHTING) +#define BIT_CLEAR_RATE6_WEIGHTING(x) ((x) & (~BITS_RATE6_WEIGHTING)) +#define BIT_GET_RATE6_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE6_WEIGHTING) & BIT_MASK_RATE6_WEIGHTING) +#define BIT_SET_RATE6_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE6_WEIGHTING(x) | BIT_RATE6_WEIGHTING(v)) + +#define BIT_SHIFT_RATE5_WEIGHTING 20 +#define BIT_MASK_RATE5_WEIGHTING 0xf +#define BIT_RATE5_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE5_WEIGHTING) << BIT_SHIFT_RATE5_WEIGHTING) +#define BITS_RATE5_WEIGHTING \ + (BIT_MASK_RATE5_WEIGHTING << BIT_SHIFT_RATE5_WEIGHTING) +#define BIT_CLEAR_RATE5_WEIGHTING(x) ((x) & (~BITS_RATE5_WEIGHTING)) +#define BIT_GET_RATE5_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE5_WEIGHTING) & BIT_MASK_RATE5_WEIGHTING) +#define BIT_SET_RATE5_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE5_WEIGHTING(x) | BIT_RATE5_WEIGHTING(v)) + +#define BIT_SHIFT_RATE4_WEIGHTING 16 +#define BIT_MASK_RATE4_WEIGHTING 0xf +#define BIT_RATE4_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE4_WEIGHTING) << BIT_SHIFT_RATE4_WEIGHTING) +#define BITS_RATE4_WEIGHTING \ + (BIT_MASK_RATE4_WEIGHTING << BIT_SHIFT_RATE4_WEIGHTING) +#define BIT_CLEAR_RATE4_WEIGHTING(x) ((x) & (~BITS_RATE4_WEIGHTING)) +#define BIT_GET_RATE4_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE4_WEIGHTING) & BIT_MASK_RATE4_WEIGHTING) +#define BIT_SET_RATE4_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE4_WEIGHTING(x) | BIT_RATE4_WEIGHTING(v)) + +#define BIT_SHIFT_RATE3_WEIGHTING 12 +#define BIT_MASK_RATE3_WEIGHTING 0xf +#define BIT_RATE3_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE3_WEIGHTING) << BIT_SHIFT_RATE3_WEIGHTING) +#define BITS_RATE3_WEIGHTING \ + (BIT_MASK_RATE3_WEIGHTING << BIT_SHIFT_RATE3_WEIGHTING) +#define BIT_CLEAR_RATE3_WEIGHTING(x) ((x) & (~BITS_RATE3_WEIGHTING)) +#define BIT_GET_RATE3_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE3_WEIGHTING) & BIT_MASK_RATE3_WEIGHTING) +#define BIT_SET_RATE3_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE3_WEIGHTING(x) | BIT_RATE3_WEIGHTING(v)) + +#define BIT_SHIFT_RATE2_WEIGHTING 8 +#define BIT_MASK_RATE2_WEIGHTING 0xf +#define BIT_RATE2_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE2_WEIGHTING) << BIT_SHIFT_RATE2_WEIGHTING) +#define BITS_RATE2_WEIGHTING \ + (BIT_MASK_RATE2_WEIGHTING << BIT_SHIFT_RATE2_WEIGHTING) +#define BIT_CLEAR_RATE2_WEIGHTING(x) ((x) & (~BITS_RATE2_WEIGHTING)) +#define BIT_GET_RATE2_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE2_WEIGHTING) & BIT_MASK_RATE2_WEIGHTING) +#define BIT_SET_RATE2_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE2_WEIGHTING(x) | BIT_RATE2_WEIGHTING(v)) + +#define BIT_SHIFT_RATE1_WEIGHTING 4 +#define BIT_MASK_RATE1_WEIGHTING 0xf +#define BIT_RATE1_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE1_WEIGHTING) << BIT_SHIFT_RATE1_WEIGHTING) +#define BITS_RATE1_WEIGHTING \ + (BIT_MASK_RATE1_WEIGHTING << BIT_SHIFT_RATE1_WEIGHTING) +#define BIT_CLEAR_RATE1_WEIGHTING(x) ((x) & (~BITS_RATE1_WEIGHTING)) +#define BIT_GET_RATE1_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE1_WEIGHTING) & BIT_MASK_RATE1_WEIGHTING) +#define BIT_SET_RATE1_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE1_WEIGHTING(x) | BIT_RATE1_WEIGHTING(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ARFR1_V1 (Offset 0x044C) */ + +#define BIT_SHIFT_ARFR1_V1 0 +#define BIT_MASK_ARFR1_V1 0xffffffffffffffffL +#define BIT_ARFR1_V1(x) (((x) & BIT_MASK_ARFR1_V1) << BIT_SHIFT_ARFR1_V1) +#define BITS_ARFR1_V1 (BIT_MASK_ARFR1_V1 << BIT_SHIFT_ARFR1_V1) +#define BIT_CLEAR_ARFR1_V1(x) ((x) & (~BITS_ARFR1_V1)) +#define BIT_GET_ARFR1_V1(x) (((x) >> BIT_SHIFT_ARFR1_V1) & BIT_MASK_ARFR1_V1) +#define BIT_SET_ARFR1_V1(x, v) (BIT_CLEAR_ARFR1_V1(x) | BIT_ARFR1_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ARFR1_V1 (Offset 0x044C) */ + +#define BIT_SHIFT_ARFRL1 0 +#define BIT_MASK_ARFRL1 0xffffffffL +#define BIT_ARFRL1(x) (((x) & BIT_MASK_ARFRL1) << BIT_SHIFT_ARFRL1) +#define BITS_ARFRL1 (BIT_MASK_ARFRL1 << BIT_SHIFT_ARFRL1) +#define BIT_CLEAR_ARFRL1(x) ((x) & (~BITS_ARFRL1)) +#define BIT_GET_ARFRL1(x) (((x) >> BIT_SHIFT_ARFRL1) & BIT_MASK_ARFRL1) +#define BIT_SET_ARFRL1(x, v) (BIT_CLEAR_ARFRL1(x) | BIT_ARFRL1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_REG_ARFR_WT0 (Offset 0x044C) */ + +#define BIT_SHIFT_RATE0_WEIGHTING 0 +#define BIT_MASK_RATE0_WEIGHTING 0xf +#define BIT_RATE0_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE0_WEIGHTING) << BIT_SHIFT_RATE0_WEIGHTING) +#define BITS_RATE0_WEIGHTING \ + (BIT_MASK_RATE0_WEIGHTING << BIT_SHIFT_RATE0_WEIGHTING) +#define BIT_CLEAR_RATE0_WEIGHTING(x) ((x) & (~BITS_RATE0_WEIGHTING)) +#define BIT_GET_RATE0_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE0_WEIGHTING) & BIT_MASK_RATE0_WEIGHTING) +#define BIT_SET_RATE0_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE0_WEIGHTING(x) | BIT_RATE0_WEIGHTING(v)) + +/* 2 REG_REG_ARFR_WT1 (Offset 0x0450) */ + +#define BIT_SHIFT_RATE15_WEIGHTING 28 +#define BIT_MASK_RATE15_WEIGHTING 0xf +#define BIT_RATE15_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE15_WEIGHTING) << BIT_SHIFT_RATE15_WEIGHTING) +#define BITS_RATE15_WEIGHTING \ + (BIT_MASK_RATE15_WEIGHTING << BIT_SHIFT_RATE15_WEIGHTING) +#define BIT_CLEAR_RATE15_WEIGHTING(x) ((x) & (~BITS_RATE15_WEIGHTING)) +#define BIT_GET_RATE15_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE15_WEIGHTING) & BIT_MASK_RATE15_WEIGHTING) +#define BIT_SET_RATE15_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE15_WEIGHTING(x) | BIT_RATE15_WEIGHTING(v)) + +#define BIT_SHIFT_RATE14_WEIGHTING 24 +#define BIT_MASK_RATE14_WEIGHTING 0xf +#define BIT_RATE14_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE14_WEIGHTING) << BIT_SHIFT_RATE14_WEIGHTING) +#define BITS_RATE14_WEIGHTING \ + (BIT_MASK_RATE14_WEIGHTING << BIT_SHIFT_RATE14_WEIGHTING) +#define BIT_CLEAR_RATE14_WEIGHTING(x) ((x) & (~BITS_RATE14_WEIGHTING)) +#define BIT_GET_RATE14_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE14_WEIGHTING) & BIT_MASK_RATE14_WEIGHTING) +#define BIT_SET_RATE14_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE14_WEIGHTING(x) | BIT_RATE14_WEIGHTING(v)) + +#define BIT_SHIFT_RATE13_WEIGHTING 20 +#define BIT_MASK_RATE13_WEIGHTING 0xf +#define BIT_RATE13_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE13_WEIGHTING) << BIT_SHIFT_RATE13_WEIGHTING) +#define BITS_RATE13_WEIGHTING \ + (BIT_MASK_RATE13_WEIGHTING << BIT_SHIFT_RATE13_WEIGHTING) +#define BIT_CLEAR_RATE13_WEIGHTING(x) ((x) & (~BITS_RATE13_WEIGHTING)) +#define BIT_GET_RATE13_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE13_WEIGHTING) & BIT_MASK_RATE13_WEIGHTING) +#define BIT_SET_RATE13_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE13_WEIGHTING(x) | BIT_RATE13_WEIGHTING(v)) + +#define BIT_SHIFT_RATE12_WEIGHTING 16 +#define BIT_MASK_RATE12_WEIGHTING 0xf +#define BIT_RATE12_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE12_WEIGHTING) << BIT_SHIFT_RATE12_WEIGHTING) +#define BITS_RATE12_WEIGHTING \ + (BIT_MASK_RATE12_WEIGHTING << BIT_SHIFT_RATE12_WEIGHTING) +#define BIT_CLEAR_RATE12_WEIGHTING(x) ((x) & (~BITS_RATE12_WEIGHTING)) +#define BIT_GET_RATE12_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE12_WEIGHTING) & BIT_MASK_RATE12_WEIGHTING) +#define BIT_SET_RATE12_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE12_WEIGHTING(x) | BIT_RATE12_WEIGHTING(v)) + +#define BIT_SHIFT_RATE11_WEIGHTING 12 +#define BIT_MASK_RATE11_WEIGHTING 0xf +#define BIT_RATE11_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE11_WEIGHTING) << BIT_SHIFT_RATE11_WEIGHTING) +#define BITS_RATE11_WEIGHTING \ + (BIT_MASK_RATE11_WEIGHTING << BIT_SHIFT_RATE11_WEIGHTING) +#define BIT_CLEAR_RATE11_WEIGHTING(x) ((x) & (~BITS_RATE11_WEIGHTING)) +#define BIT_GET_RATE11_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE11_WEIGHTING) & BIT_MASK_RATE11_WEIGHTING) +#define BIT_SET_RATE11_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE11_WEIGHTING(x) | BIT_RATE11_WEIGHTING(v)) + +#define BIT_SHIFT_RATE10_WEIGHTING 8 +#define BIT_MASK_RATE10_WEIGHTING 0xf +#define BIT_RATE10_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE10_WEIGHTING) << BIT_SHIFT_RATE10_WEIGHTING) +#define BITS_RATE10_WEIGHTING \ + (BIT_MASK_RATE10_WEIGHTING << BIT_SHIFT_RATE10_WEIGHTING) +#define BIT_CLEAR_RATE10_WEIGHTING(x) ((x) & (~BITS_RATE10_WEIGHTING)) +#define BIT_GET_RATE10_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE10_WEIGHTING) & BIT_MASK_RATE10_WEIGHTING) +#define BIT_SET_RATE10_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE10_WEIGHTING(x) | BIT_RATE10_WEIGHTING(v)) + +#define BIT_SHIFT_RATE9_WEIGHTING 4 +#define BIT_MASK_RATE9_WEIGHTING 0xf +#define BIT_RATE9_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE9_WEIGHTING) << BIT_SHIFT_RATE9_WEIGHTING) +#define BITS_RATE9_WEIGHTING \ + (BIT_MASK_RATE9_WEIGHTING << BIT_SHIFT_RATE9_WEIGHTING) +#define BIT_CLEAR_RATE9_WEIGHTING(x) ((x) & (~BITS_RATE9_WEIGHTING)) +#define BIT_GET_RATE9_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE9_WEIGHTING) & BIT_MASK_RATE9_WEIGHTING) +#define BIT_SET_RATE9_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE9_WEIGHTING(x) | BIT_RATE9_WEIGHTING(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ARFRH1 (Offset 0x0450) */ + +#define BIT_SHIFT_ARFRH1 0 +#define BIT_MASK_ARFRH1 0xffffffffL +#define BIT_ARFRH1(x) (((x) & BIT_MASK_ARFRH1) << BIT_SHIFT_ARFRH1) +#define BITS_ARFRH1 (BIT_MASK_ARFRH1 << BIT_SHIFT_ARFRH1) +#define BIT_CLEAR_ARFRH1(x) ((x) & (~BITS_ARFRH1)) +#define BIT_GET_ARFRH1(x) (((x) >> BIT_SHIFT_ARFRH1) & BIT_MASK_ARFRH1) +#define BIT_SET_ARFRH1(x, v) (BIT_CLEAR_ARFRH1(x) | BIT_ARFRH1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_REG_ARFR_WT1 (Offset 0x0450) */ + +#define BIT_SHIFT_RATE8_WEIGHTING 0 +#define BIT_MASK_RATE8_WEIGHTING 0xf +#define BIT_RATE8_WEIGHTING(x) \ + (((x) & BIT_MASK_RATE8_WEIGHTING) << BIT_SHIFT_RATE8_WEIGHTING) +#define BITS_RATE8_WEIGHTING \ + (BIT_MASK_RATE8_WEIGHTING << BIT_SHIFT_RATE8_WEIGHTING) +#define BIT_CLEAR_RATE8_WEIGHTING(x) ((x) & (~BITS_RATE8_WEIGHTING)) +#define BIT_GET_RATE8_WEIGHTING(x) \ + (((x) >> BIT_SHIFT_RATE8_WEIGHTING) & BIT_MASK_RATE8_WEIGHTING) +#define BIT_SET_RATE8_WEIGHTING(x, v) \ + (BIT_CLEAR_RATE8_WEIGHTING(x) | BIT_RATE8_WEIGHTING(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT_CHECK_CCK_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT_EN_BCN_PKT_REL BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT_EN_BCN_PKT_REL_P0 BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT_BCN_PORT_SEL BIT(5) +#define BIT_MOREDATA_BYPASS BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT_EN_CLR_CMD_REL_BCN_PKT BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P0 BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT_EN_SET_MOREDATA BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT_R_EN_SET_MOREDATA BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CCK_CHECK (Offset 0x0454) */ + +#define BIT__R_DIS_CLEAR_MACID_RELEASE BIT(1) +#define BIT__R_MACID_RELEASE_EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AMPDU_MAX_TIME_V1 (Offset 0x0455) */ + +#define BIT_SHIFT_AMPDU_MAX_TIME 0 +#define BIT_MASK_AMPDU_MAX_TIME 0xff +#define BIT_AMPDU_MAX_TIME(x) \ + (((x) & BIT_MASK_AMPDU_MAX_TIME) << BIT_SHIFT_AMPDU_MAX_TIME) +#define BITS_AMPDU_MAX_TIME \ + (BIT_MASK_AMPDU_MAX_TIME << BIT_SHIFT_AMPDU_MAX_TIME) +#define BIT_CLEAR_AMPDU_MAX_TIME(x) ((x) & (~BITS_AMPDU_MAX_TIME)) +#define BIT_GET_AMPDU_MAX_TIME(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_TIME) & BIT_MASK_AMPDU_MAX_TIME) +#define BIT_SET_AMPDU_MAX_TIME(x, v) \ + (BIT_CLEAR_AMPDU_MAX_TIME(x) | BIT_AMPDU_MAX_TIME(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_AMPDU_BURST_CTRL (Offset 0x0455) */ + +#define BIT_AMPDU_BURST_GLOBAL_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_BCNQ2_HEAD (Offset 0x0455) */ + +#define BIT_SHIFT_BCNQ2_HEAD 0 +#define BIT_MASK_BCNQ2_HEAD 0xff +#define BIT_BCNQ2_HEAD(x) (((x) & BIT_MASK_BCNQ2_HEAD) << BIT_SHIFT_BCNQ2_HEAD) +#define BITS_BCNQ2_HEAD (BIT_MASK_BCNQ2_HEAD << BIT_SHIFT_BCNQ2_HEAD) +#define BIT_CLEAR_BCNQ2_HEAD(x) ((x) & (~BITS_BCNQ2_HEAD)) +#define BIT_GET_BCNQ2_HEAD(x) \ + (((x) >> BIT_SHIFT_BCNQ2_HEAD) & BIT_MASK_BCNQ2_HEAD) +#define BIT_SET_BCNQ2_HEAD(x, v) (BIT_CLEAR_BCNQ2_HEAD(x) | BIT_BCNQ2_HEAD(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCNQ1_BDNY_V1 (Offset 0x0456) */ + +#define BIT_SHIFT_BCNQ1_PGBNDY_V1 0 +#define BIT_MASK_BCNQ1_PGBNDY_V1 0xfff +#define BIT_BCNQ1_PGBNDY_V1(x) \ + (((x) & BIT_MASK_BCNQ1_PGBNDY_V1) << BIT_SHIFT_BCNQ1_PGBNDY_V1) +#define BITS_BCNQ1_PGBNDY_V1 \ + (BIT_MASK_BCNQ1_PGBNDY_V1 << BIT_SHIFT_BCNQ1_PGBNDY_V1) +#define BIT_CLEAR_BCNQ1_PGBNDY_V1(x) ((x) & (~BITS_BCNQ1_PGBNDY_V1)) +#define BIT_GET_BCNQ1_PGBNDY_V1(x) \ + (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1) & BIT_MASK_BCNQ1_PGBNDY_V1) +#define BIT_SET_BCNQ1_PGBNDY_V1(x, v) \ + (BIT_CLEAR_BCNQ1_PGBNDY_V1(x) | BIT_BCNQ1_PGBNDY_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TAB_SEL (Offset 0x0456) */ + +#define BIT_SHIFT_RATE_SEL 0 +#define BIT_MASK_RATE_SEL 0xf +#define BIT_RATE_SEL(x) (((x) & BIT_MASK_RATE_SEL) << BIT_SHIFT_RATE_SEL) +#define BITS_RATE_SEL (BIT_MASK_RATE_SEL << BIT_SHIFT_RATE_SEL) +#define BIT_CLEAR_RATE_SEL(x) ((x) & (~BITS_RATE_SEL)) +#define BIT_GET_RATE_SEL(x) (((x) >> BIT_SHIFT_RATE_SEL) & BIT_MASK_RATE_SEL) +#define BIT_SET_RATE_SEL(x, v) (BIT_CLEAR_RATE_SEL(x) | BIT_RATE_SEL(v)) + +/* 2 REG_BCN_INVALID_CTRL (Offset 0x0457) */ + +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P4 BIT(7) +#define BIT_EN_BCN_PKT_REL_P4 BIT(6) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P3 BIT(5) +#define BIT_EN_BCN_PKT_REL_P3 BIT(4) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P2 BIT(3) +#define BIT_EN_BCN_PKT_REL_P2 BIT(2) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCNQ1_BDNY (Offset 0x0457) */ + +#define BIT_SHIFT_BCNQ1_PGBNDY 0 +#define BIT_MASK_BCNQ1_PGBNDY 0xff +#define BIT_BCNQ1_PGBNDY(x) \ + (((x) & BIT_MASK_BCNQ1_PGBNDY) << BIT_SHIFT_BCNQ1_PGBNDY) +#define BITS_BCNQ1_PGBNDY (BIT_MASK_BCNQ1_PGBNDY << BIT_SHIFT_BCNQ1_PGBNDY) +#define BIT_CLEAR_BCNQ1_PGBNDY(x) ((x) & (~BITS_BCNQ1_PGBNDY)) +#define BIT_GET_BCNQ1_PGBNDY(x) \ + (((x) >> BIT_SHIFT_BCNQ1_PGBNDY) & BIT_MASK_BCNQ1_PGBNDY) +#define BIT_SET_BCNQ1_PGBNDY(x, v) \ + (BIT_CLEAR_BCNQ1_PGBNDY(x) | BIT_BCNQ1_PGBNDY(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_BCNQ1_BDNY (Offset 0x0457) */ + +#define BIT_SHIFT_BCNQ1_HEAD 0 +#define BIT_MASK_BCNQ1_HEAD 0xff +#define BIT_BCNQ1_HEAD(x) (((x) & BIT_MASK_BCNQ1_HEAD) << BIT_SHIFT_BCNQ1_HEAD) +#define BITS_BCNQ1_HEAD (BIT_MASK_BCNQ1_HEAD << BIT_SHIFT_BCNQ1_HEAD) +#define BIT_CLEAR_BCNQ1_HEAD(x) ((x) & (~BITS_BCNQ1_HEAD)) +#define BIT_GET_BCNQ1_HEAD(x) \ + (((x) >> BIT_SHIFT_BCNQ1_HEAD) & BIT_MASK_BCNQ1_HEAD) +#define BIT_SET_BCNQ1_HEAD(x, v) (BIT_CLEAR_BCNQ1_HEAD(x) | BIT_BCNQ1_HEAD(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_INVALID_CTRL (Offset 0x0457) */ + +#define BIT_EN_BCN_PKT_REL_P1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AMPDU_MAX_LENGTH (Offset 0x0458) */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH 0 +#define BIT_MASK_AMPDU_MAX_LENGTH 0xffffffffL +#define BIT_AMPDU_MAX_LENGTH(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH) << BIT_SHIFT_AMPDU_MAX_LENGTH) +#define BITS_AMPDU_MAX_LENGTH \ + (BIT_MASK_AMPDU_MAX_LENGTH << BIT_SHIFT_AMPDU_MAX_LENGTH) +#define BIT_CLEAR_AMPDU_MAX_LENGTH(x) ((x) & (~BITS_AMPDU_MAX_LENGTH)) +#define BIT_GET_AMPDU_MAX_LENGTH(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH) & BIT_MASK_AMPDU_MAX_LENGTH) +#define BIT_SET_AMPDU_MAX_LENGTH(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH(x) | BIT_AMPDU_MAX_LENGTH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AMPDU_MAX_LENGTH_HT (Offset 0x0458) */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_HT 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_HT 0xffff +#define BIT_AMPDU_MAX_LENGTH_HT(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_HT) << BIT_SHIFT_AMPDU_MAX_LENGTH_HT) +#define BITS_AMPDU_MAX_LENGTH_HT \ + (BIT_MASK_AMPDU_MAX_LENGTH_HT << BIT_SHIFT_AMPDU_MAX_LENGTH_HT) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_HT(x) ((x) & (~BITS_AMPDU_MAX_LENGTH_HT)) +#define BIT_GET_AMPDU_MAX_LENGTH_HT(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_HT) & BIT_MASK_AMPDU_MAX_LENGTH_HT) +#define BIT_SET_AMPDU_MAX_LENGTH_HT(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_HT(x) | BIT_AMPDU_MAX_LENGTH_HT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_ACQ_STOP (Offset 0x045C) */ + +#define BIT_AC7Q_STOP BIT(7) +#define BIT_AC6Q_STOP BIT(6) +#define BIT_AC5Q_STOP BIT(5) +#define BIT_AC4Q_STOP BIT(4) +#define BIT_AC3Q_STOP BIT(3) +#define BIT_AC2Q_STOP BIT(2) +#define BIT_AC1Q_STOP BIT(1) +#define BIT_AC0Q_STOP BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_LBK_BUF_HD (Offset 0x045D) */ + +#define BIT_SHIFT_WMAC_LBK_BUF_HEAD 0 +#define BIT_MASK_WMAC_LBK_BUF_HEAD 0xff +#define BIT_WMAC_LBK_BUF_HEAD(x) \ + (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD) << BIT_SHIFT_WMAC_LBK_BUF_HEAD) +#define BITS_WMAC_LBK_BUF_HEAD \ + (BIT_MASK_WMAC_LBK_BUF_HEAD << BIT_SHIFT_WMAC_LBK_BUF_HEAD) +#define BIT_CLEAR_WMAC_LBK_BUF_HEAD(x) ((x) & (~BITS_WMAC_LBK_BUF_HEAD)) +#define BIT_GET_WMAC_LBK_BUF_HEAD(x) \ + (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD) & BIT_MASK_WMAC_LBK_BUF_HEAD) +#define BIT_SET_WMAC_LBK_BUF_HEAD(x, v) \ + (BIT_CLEAR_WMAC_LBK_BUF_HEAD(x) | BIT_WMAC_LBK_BUF_HEAD(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NDPA_RATE (Offset 0x045D) */ + +#define BIT_SHIFT_R_NDPA_RATE_V1 0 +#define BIT_MASK_R_NDPA_RATE_V1 0xff +#define BIT_R_NDPA_RATE_V1(x) \ + (((x) & BIT_MASK_R_NDPA_RATE_V1) << BIT_SHIFT_R_NDPA_RATE_V1) +#define BITS_R_NDPA_RATE_V1 \ + (BIT_MASK_R_NDPA_RATE_V1 << BIT_SHIFT_R_NDPA_RATE_V1) +#define BIT_CLEAR_R_NDPA_RATE_V1(x) ((x) & (~BITS_R_NDPA_RATE_V1)) +#define BIT_GET_R_NDPA_RATE_V1(x) \ + (((x) >> BIT_SHIFT_R_NDPA_RATE_V1) & BIT_MASK_R_NDPA_RATE_V1) +#define BIT_SET_R_NDPA_RATE_V1(x, v) \ + (BIT_CLEAR_R_NDPA_RATE_V1(x) | BIT_R_NDPA_RATE_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TX_HANG_CTRL (Offset 0x045E) */ + +#define BIT_EN_GNT_BT_AWAKE BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_TX_HANG_CTRL (Offset 0x045E) */ + +#define BIT_R_EN_GNT_BT_AWAKE BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TX_HANG_CTRL (Offset 0x045E) */ + +#define BIT_DIS_RELEASE_RETRY BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TX_HANG_CTRL (Offset 0x045E) */ + +#define BIT_EN_EOF_V1 BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TX_HANG_CTRL (Offset 0x045E) */ + +#define BIT_DIS_OQT_BLOCK BIT(1) +#define BIT_SEARCH_QUEUE_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */ + +#define BIT_R_DIS_MACID_RELEASE_RTY BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */ + +#define BIT_DIS_MACID_RELEASE_RTY BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */ + +#define BIT_SHIFT_BW_SIGTA 3 +#define BIT_MASK_BW_SIGTA 0x3 +#define BIT_BW_SIGTA(x) (((x) & BIT_MASK_BW_SIGTA) << BIT_SHIFT_BW_SIGTA) +#define BITS_BW_SIGTA (BIT_MASK_BW_SIGTA << BIT_SHIFT_BW_SIGTA) +#define BIT_CLEAR_BW_SIGTA(x) ((x) & (~BITS_BW_SIGTA)) +#define BIT_GET_BW_SIGTA(x) (((x) >> BIT_SHIFT_BW_SIGTA) & BIT_MASK_BW_SIGTA) +#define BIT_SET_BW_SIGTA(x, v) (BIT_CLEAR_BW_SIGTA(x) | BIT_BW_SIGTA(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */ + +#define BIT_SHIFT_R_NDPA_RATE 2 +#define BIT_MASK_R_NDPA_RATE 0x3f +#define BIT_R_NDPA_RATE(x) \ + (((x) & BIT_MASK_R_NDPA_RATE) << BIT_SHIFT_R_NDPA_RATE) +#define BITS_R_NDPA_RATE (BIT_MASK_R_NDPA_RATE << BIT_SHIFT_R_NDPA_RATE) +#define BIT_CLEAR_R_NDPA_RATE(x) ((x) & (~BITS_R_NDPA_RATE)) +#define BIT_GET_R_NDPA_RATE(x) \ + (((x) >> BIT_SHIFT_R_NDPA_RATE) & BIT_MASK_R_NDPA_RATE) +#define BIT_SET_R_NDPA_RATE(x, v) \ + (BIT_CLEAR_R_NDPA_RATE(x) | BIT_R_NDPA_RATE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */ + +#define BIT_EN_BAR_SIGTA BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */ + +#define BIT_SHIFT_R_NDPA_BW 0 +#define BIT_MASK_R_NDPA_BW 0x3 +#define BIT_R_NDPA_BW(x) (((x) & BIT_MASK_R_NDPA_BW) << BIT_SHIFT_R_NDPA_BW) +#define BITS_R_NDPA_BW (BIT_MASK_R_NDPA_BW << BIT_SHIFT_R_NDPA_BW) +#define BIT_CLEAR_R_NDPA_BW(x) ((x) & (~BITS_R_NDPA_BW)) +#define BIT_GET_R_NDPA_BW(x) (((x) >> BIT_SHIFT_R_NDPA_BW) & BIT_MASK_R_NDPA_BW) +#define BIT_SET_R_NDPA_BW(x, v) (BIT_CLEAR_R_NDPA_BW(x) | BIT_R_NDPA_BW(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */ + +#define BIT_SHIFT_NDPA_BW 0 +#define BIT_MASK_NDPA_BW 0x3 +#define BIT_NDPA_BW(x) (((x) & BIT_MASK_NDPA_BW) << BIT_SHIFT_NDPA_BW) +#define BITS_NDPA_BW (BIT_MASK_NDPA_BW << BIT_SHIFT_NDPA_BW) +#define BIT_CLEAR_NDPA_BW(x) ((x) & (~BITS_NDPA_BW)) +#define BIT_GET_NDPA_BW(x) (((x) >> BIT_SHIFT_NDPA_BW) & BIT_MASK_NDPA_BW) +#define BIT_SET_NDPA_BW(x, v) (BIT_CLEAR_NDPA_BW(x) | BIT_NDPA_BW(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FAST_EDCA_CTRL (Offset 0x0460) */ + +#define BIT_SHIFT_FAST_EDCA_TO_V1 16 +#define BIT_MASK_FAST_EDCA_TO_V1 0xff +#define BIT_FAST_EDCA_TO_V1(x) \ + (((x) & BIT_MASK_FAST_EDCA_TO_V1) << BIT_SHIFT_FAST_EDCA_TO_V1) +#define BITS_FAST_EDCA_TO_V1 \ + (BIT_MASK_FAST_EDCA_TO_V1 << BIT_SHIFT_FAST_EDCA_TO_V1) +#define BIT_CLEAR_FAST_EDCA_TO_V1(x) ((x) & (~BITS_FAST_EDCA_TO_V1)) +#define BIT_GET_FAST_EDCA_TO_V1(x) \ + (((x) >> BIT_SHIFT_FAST_EDCA_TO_V1) & BIT_MASK_FAST_EDCA_TO_V1) +#define BIT_SET_FAST_EDCA_TO_V1(x, v) \ + (BIT_CLEAR_FAST_EDCA_TO_V1(x) | BIT_FAST_EDCA_TO_V1(v)) + +#define BIT_SHIFT_AC3_AC7_FAST_EDCA_PKT_TH 12 +#define BIT_MASK_AC3_AC7_FAST_EDCA_PKT_TH 0xf +#define BIT_AC3_AC7_FAST_EDCA_PKT_TH(x) \ + (((x) & BIT_MASK_AC3_AC7_FAST_EDCA_PKT_TH) \ + << BIT_SHIFT_AC3_AC7_FAST_EDCA_PKT_TH) +#define BITS_AC3_AC7_FAST_EDCA_PKT_TH \ + (BIT_MASK_AC3_AC7_FAST_EDCA_PKT_TH \ + << BIT_SHIFT_AC3_AC7_FAST_EDCA_PKT_TH) +#define BIT_CLEAR_AC3_AC7_FAST_EDCA_PKT_TH(x) \ + ((x) & (~BITS_AC3_AC7_FAST_EDCA_PKT_TH)) +#define BIT_GET_AC3_AC7_FAST_EDCA_PKT_TH(x) \ + (((x) >> BIT_SHIFT_AC3_AC7_FAST_EDCA_PKT_TH) & \ + BIT_MASK_AC3_AC7_FAST_EDCA_PKT_TH) +#define BIT_SET_AC3_AC7_FAST_EDCA_PKT_TH(x, v) \ + (BIT_CLEAR_AC3_AC7_FAST_EDCA_PKT_TH(x) | \ + BIT_AC3_AC7_FAST_EDCA_PKT_TH(v)) + +#define BIT_SHIFT_AC2_FAST_EDCA_PKT_TH 8 +#define BIT_MASK_AC2_FAST_EDCA_PKT_TH 0xf +#define BIT_AC2_FAST_EDCA_PKT_TH(x) \ + (((x) & BIT_MASK_AC2_FAST_EDCA_PKT_TH) \ + << BIT_SHIFT_AC2_FAST_EDCA_PKT_TH) +#define BITS_AC2_FAST_EDCA_PKT_TH \ + (BIT_MASK_AC2_FAST_EDCA_PKT_TH << BIT_SHIFT_AC2_FAST_EDCA_PKT_TH) +#define BIT_CLEAR_AC2_FAST_EDCA_PKT_TH(x) ((x) & (~BITS_AC2_FAST_EDCA_PKT_TH)) +#define BIT_GET_AC2_FAST_EDCA_PKT_TH(x) \ + (((x) >> BIT_SHIFT_AC2_FAST_EDCA_PKT_TH) & \ + BIT_MASK_AC2_FAST_EDCA_PKT_TH) +#define BIT_SET_AC2_FAST_EDCA_PKT_TH(x, v) \ + (BIT_CLEAR_AC2_FAST_EDCA_PKT_TH(x) | BIT_AC2_FAST_EDCA_PKT_TH(v)) + +#define BIT_SHIFT_AC1_FAST_EDCA_PKT_TH 4 +#define BIT_MASK_AC1_FAST_EDCA_PKT_TH 0xf +#define BIT_AC1_FAST_EDCA_PKT_TH(x) \ + (((x) & BIT_MASK_AC1_FAST_EDCA_PKT_TH) \ + << BIT_SHIFT_AC1_FAST_EDCA_PKT_TH) +#define BITS_AC1_FAST_EDCA_PKT_TH \ + (BIT_MASK_AC1_FAST_EDCA_PKT_TH << BIT_SHIFT_AC1_FAST_EDCA_PKT_TH) +#define BIT_CLEAR_AC1_FAST_EDCA_PKT_TH(x) ((x) & (~BITS_AC1_FAST_EDCA_PKT_TH)) +#define BIT_GET_AC1_FAST_EDCA_PKT_TH(x) \ + (((x) >> BIT_SHIFT_AC1_FAST_EDCA_PKT_TH) & \ + BIT_MASK_AC1_FAST_EDCA_PKT_TH) +#define BIT_SET_AC1_FAST_EDCA_PKT_TH(x, v) \ + (BIT_CLEAR_AC1_FAST_EDCA_PKT_TH(x) | BIT_AC1_FAST_EDCA_PKT_TH(v)) + +#define BIT_SHIFT_AC0_FAST_EDCA_PKT_TH 0 +#define BIT_MASK_AC0_FAST_EDCA_PKT_TH 0xf +#define BIT_AC0_FAST_EDCA_PKT_TH(x) \ + (((x) & BIT_MASK_AC0_FAST_EDCA_PKT_TH) \ + << BIT_SHIFT_AC0_FAST_EDCA_PKT_TH) +#define BITS_AC0_FAST_EDCA_PKT_TH \ + (BIT_MASK_AC0_FAST_EDCA_PKT_TH << BIT_SHIFT_AC0_FAST_EDCA_PKT_TH) +#define BIT_CLEAR_AC0_FAST_EDCA_PKT_TH(x) ((x) & (~BITS_AC0_FAST_EDCA_PKT_TH)) +#define BIT_GET_AC0_FAST_EDCA_PKT_TH(x) \ + (((x) >> BIT_SHIFT_AC0_FAST_EDCA_PKT_TH) & \ + BIT_MASK_AC0_FAST_EDCA_PKT_TH) +#define BIT_SET_AC0_FAST_EDCA_PKT_TH(x, v) \ + (BIT_CLEAR_AC0_FAST_EDCA_PKT_TH(x) | BIT_AC0_FAST_EDCA_PKT_TH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AMPDU_MAX_LENGTH_VHT (Offset 0x0460) */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1 0xfffff +#define BIT_AMPDU_MAX_LENGTH_VHT_V1(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1) +#define BITS_AMPDU_MAX_LENGTH_VHT_V1 \ + (BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1 << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_V1(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_VHT_V1)) +#define BIT_GET_AMPDU_MAX_LENGTH_VHT_V1(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1) & \ + BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1) +#define BIT_SET_AMPDU_MAX_LENGTH_VHT_V1(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_V1(x) | BIT_AMPDU_MAX_LENGTH_VHT_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_AMPDU_MAX_LENGTH_VHT (Offset 0x0460) */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_VHT 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_VHT 0x3ffff +#define BIT_AMPDU_MAX_LENGTH_VHT(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_VHT) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT) +#define BITS_AMPDU_MAX_LENGTH_VHT \ + (BIT_MASK_AMPDU_MAX_LENGTH_VHT << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_VHT(x) ((x) & (~BITS_AMPDU_MAX_LENGTH_VHT)) +#define BIT_GET_AMPDU_MAX_LENGTH_VHT(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_VHT) & \ + BIT_MASK_AMPDU_MAX_LENGTH_VHT) +#define BIT_SET_AMPDU_MAX_LENGTH_VHT(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_VHT(x) | BIT_AMPDU_MAX_LENGTH_VHT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RD_RESP_PKT_TH (Offset 0x0463) */ + +#define BIT_SHIFT_RD_RESP_PKT_TH 0 +#define BIT_MASK_RD_RESP_PKT_TH 0x1f +#define BIT_RD_RESP_PKT_TH(x) \ + (((x) & BIT_MASK_RD_RESP_PKT_TH) << BIT_SHIFT_RD_RESP_PKT_TH) +#define BITS_RD_RESP_PKT_TH \ + (BIT_MASK_RD_RESP_PKT_TH << BIT_SHIFT_RD_RESP_PKT_TH) +#define BIT_CLEAR_RD_RESP_PKT_TH(x) ((x) & (~BITS_RD_RESP_PKT_TH)) +#define BIT_GET_RD_RESP_PKT_TH(x) \ + (((x) >> BIT_SHIFT_RD_RESP_PKT_TH) & BIT_MASK_RD_RESP_PKT_TH) +#define BIT_SET_RD_RESP_PKT_TH(x, v) \ + (BIT_CLEAR_RD_RESP_PKT_TH(x) | BIT_RD_RESP_PKT_TH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RD_RESP_PKT_TH (Offset 0x0463) */ + +#define BIT_SHIFT_RD_RESP_PKT_TH_V1 0 +#define BIT_MASK_RD_RESP_PKT_TH_V1 0x3f +#define BIT_RD_RESP_PKT_TH_V1(x) \ + (((x) & BIT_MASK_RD_RESP_PKT_TH_V1) << BIT_SHIFT_RD_RESP_PKT_TH_V1) +#define BITS_RD_RESP_PKT_TH_V1 \ + (BIT_MASK_RD_RESP_PKT_TH_V1 << BIT_SHIFT_RD_RESP_PKT_TH_V1) +#define BIT_CLEAR_RD_RESP_PKT_TH_V1(x) ((x) & (~BITS_RD_RESP_PKT_TH_V1)) +#define BIT_GET_RD_RESP_PKT_TH_V1(x) \ + (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1) & BIT_MASK_RD_RESP_PKT_TH_V1) +#define BIT_SET_RD_RESP_PKT_TH_V1(x, v) \ + (BIT_CLEAR_RD_RESP_PKT_TH_V1(x) | BIT_RD_RESP_PKT_TH_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_QUEUEMACID_CMDQ_V1 25 +#define BIT_MASK_QUEUEMACID_CMDQ_V1 0x7f +#define BIT_QUEUEMACID_CMDQ_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_CMDQ_V1) << BIT_SHIFT_QUEUEMACID_CMDQ_V1) +#define BITS_QUEUEMACID_CMDQ_V1 \ + (BIT_MASK_QUEUEMACID_CMDQ_V1 << BIT_SHIFT_QUEUEMACID_CMDQ_V1) +#define BIT_CLEAR_QUEUEMACID_CMDQ_V1(x) ((x) & (~BITS_QUEUEMACID_CMDQ_V1)) +#define BIT_GET_QUEUEMACID_CMDQ_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_CMDQ_V1) & BIT_MASK_QUEUEMACID_CMDQ_V1) +#define BIT_SET_QUEUEMACID_CMDQ_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_CMDQ_V1(x) | BIT_QUEUEMACID_CMDQ_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_PKT_NUM_CMDQ_V2 24 +#define BIT_MASK_PKT_NUM_CMDQ_V2 0xff +#define BIT_PKT_NUM_CMDQ_V2(x) \ + (((x) & BIT_MASK_PKT_NUM_CMDQ_V2) << BIT_SHIFT_PKT_NUM_CMDQ_V2) +#define BITS_PKT_NUM_CMDQ_V2 \ + (BIT_MASK_PKT_NUM_CMDQ_V2 << BIT_SHIFT_PKT_NUM_CMDQ_V2) +#define BIT_CLEAR_PKT_NUM_CMDQ_V2(x) ((x) & (~BITS_PKT_NUM_CMDQ_V2)) +#define BIT_GET_PKT_NUM_CMDQ_V2(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_CMDQ_V2) & BIT_MASK_PKT_NUM_CMDQ_V2) +#define BIT_SET_PKT_NUM_CMDQ_V2(x, v) \ + (BIT_CLEAR_PKT_NUM_CMDQ_V2(x) | BIT_PKT_NUM_CMDQ_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_PKT_NUM 23 +#define BIT_MASK_PKT_NUM 0x1ff +#define BIT_PKT_NUM(x) (((x) & BIT_MASK_PKT_NUM) << BIT_SHIFT_PKT_NUM) +#define BITS_PKT_NUM (BIT_MASK_PKT_NUM << BIT_SHIFT_PKT_NUM) +#define BIT_CLEAR_PKT_NUM(x) ((x) & (~BITS_PKT_NUM)) +#define BIT_GET_PKT_NUM(x) (((x) >> BIT_SHIFT_PKT_NUM) & BIT_MASK_PKT_NUM) +#define BIT_SET_PKT_NUM(x, v) (BIT_CLEAR_PKT_NUM(x) | BIT_PKT_NUM(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_QUEUEAC_CMDQ_V1 23 +#define BIT_MASK_QUEUEAC_CMDQ_V1 0x3 +#define BIT_QUEUEAC_CMDQ_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_CMDQ_V1) << BIT_SHIFT_QUEUEAC_CMDQ_V1) +#define BITS_QUEUEAC_CMDQ_V1 \ + (BIT_MASK_QUEUEAC_CMDQ_V1 << BIT_SHIFT_QUEUEAC_CMDQ_V1) +#define BIT_CLEAR_QUEUEAC_CMDQ_V1(x) ((x) & (~BITS_QUEUEAC_CMDQ_V1)) +#define BIT_GET_QUEUEAC_CMDQ_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_CMDQ_V1) & BIT_MASK_QUEUEAC_CMDQ_V1) +#define BIT_SET_QUEUEAC_CMDQ_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_CMDQ_V1(x) | BIT_QUEUEAC_CMDQ_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_TIDEMPTY_CMDQ_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_TAIL_PKT_CMDQ 16 +#define BIT_MASK_TAIL_PKT_CMDQ 0xff +#define BIT_TAIL_PKT_CMDQ(x) \ + (((x) & BIT_MASK_TAIL_PKT_CMDQ) << BIT_SHIFT_TAIL_PKT_CMDQ) +#define BITS_TAIL_PKT_CMDQ (BIT_MASK_TAIL_PKT_CMDQ << BIT_SHIFT_TAIL_PKT_CMDQ) +#define BIT_CLEAR_TAIL_PKT_CMDQ(x) ((x) & (~BITS_TAIL_PKT_CMDQ)) +#define BIT_GET_TAIL_PKT_CMDQ(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_CMDQ) & BIT_MASK_TAIL_PKT_CMDQ) +#define BIT_SET_TAIL_PKT_CMDQ(x, v) \ + (BIT_CLEAR_TAIL_PKT_CMDQ(x) | BIT_TAIL_PKT_CMDQ(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_TAIL_PKT_CMDQ_V2 11 +#define BIT_MASK_TAIL_PKT_CMDQ_V2 0x7ff +#define BIT_TAIL_PKT_CMDQ_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_CMDQ_V2) << BIT_SHIFT_TAIL_PKT_CMDQ_V2) +#define BITS_TAIL_PKT_CMDQ_V2 \ + (BIT_MASK_TAIL_PKT_CMDQ_V2 << BIT_SHIFT_TAIL_PKT_CMDQ_V2) +#define BIT_CLEAR_TAIL_PKT_CMDQ_V2(x) ((x) & (~BITS_TAIL_PKT_CMDQ_V2)) +#define BIT_GET_TAIL_PKT_CMDQ_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_CMDQ_V2) & BIT_MASK_TAIL_PKT_CMDQ_V2) +#define BIT_SET_TAIL_PKT_CMDQ_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_CMDQ_V2(x) | BIT_TAIL_PKT_CMDQ_V2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_NEW_EDCA_CTRL_V1 (Offset 0x0464) */ + +#define BIT_SHIFT_RANDOM_VALUE_SHIFT 9 +#define BIT_MASK_RANDOM_VALUE_SHIFT 0x7 +#define BIT_RANDOM_VALUE_SHIFT(x) \ + (((x) & BIT_MASK_RANDOM_VALUE_SHIFT) << BIT_SHIFT_RANDOM_VALUE_SHIFT) +#define BITS_RANDOM_VALUE_SHIFT \ + (BIT_MASK_RANDOM_VALUE_SHIFT << BIT_SHIFT_RANDOM_VALUE_SHIFT) +#define BIT_CLEAR_RANDOM_VALUE_SHIFT(x) ((x) & (~BITS_RANDOM_VALUE_SHIFT)) +#define BIT_GET_RANDOM_VALUE_SHIFT(x) \ + (((x) >> BIT_SHIFT_RANDOM_VALUE_SHIFT) & BIT_MASK_RANDOM_VALUE_SHIFT) +#define BIT_SET_RANDOM_VALUE_SHIFT(x, v) \ + (BIT_CLEAR_RANDOM_VALUE_SHIFT(x) | BIT_RANDOM_VALUE_SHIFT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_PKT_NUM_CMDQ 8 +#define BIT_MASK_PKT_NUM_CMDQ 0xff +#define BIT_PKT_NUM_CMDQ(x) \ + (((x) & BIT_MASK_PKT_NUM_CMDQ) << BIT_SHIFT_PKT_NUM_CMDQ) +#define BITS_PKT_NUM_CMDQ (BIT_MASK_PKT_NUM_CMDQ << BIT_SHIFT_PKT_NUM_CMDQ) +#define BIT_CLEAR_PKT_NUM_CMDQ(x) ((x) & (~BITS_PKT_NUM_CMDQ)) +#define BIT_GET_PKT_NUM_CMDQ(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_CMDQ) & BIT_MASK_PKT_NUM_CMDQ) +#define BIT_SET_PKT_NUM_CMDQ(x, v) \ + (BIT_CLEAR_PKT_NUM_CMDQ(x) | BIT_PKT_NUM_CMDQ(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_NEW_EDCA_CTRL_V1 (Offset 0x0464) */ + +#define BIT_ENABLE_NEW_EDCA BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_HEAD_PKT_CMDQ 0 +#define BIT_MASK_HEAD_PKT_CMDQ 0xff +#define BIT_HEAD_PKT_CMDQ(x) \ + (((x) & BIT_MASK_HEAD_PKT_CMDQ) << BIT_SHIFT_HEAD_PKT_CMDQ) +#define BITS_HEAD_PKT_CMDQ (BIT_MASK_HEAD_PKT_CMDQ << BIT_SHIFT_HEAD_PKT_CMDQ) +#define BIT_CLEAR_HEAD_PKT_CMDQ(x) ((x) & (~BITS_HEAD_PKT_CMDQ)) +#define BIT_GET_HEAD_PKT_CMDQ(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ) & BIT_MASK_HEAD_PKT_CMDQ) +#define BIT_SET_HEAD_PKT_CMDQ(x, v) \ + (BIT_CLEAR_HEAD_PKT_CMDQ(x) | BIT_HEAD_PKT_CMDQ(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CMDQ_INFO (Offset 0x0464) */ + +#define BIT_SHIFT_HEAD_PKT_CMDQ_V1 0 +#define BIT_MASK_HEAD_PKT_CMDQ_V1 0x7ff +#define BIT_HEAD_PKT_CMDQ_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1) << BIT_SHIFT_HEAD_PKT_CMDQ_V1) +#define BITS_HEAD_PKT_CMDQ_V1 \ + (BIT_MASK_HEAD_PKT_CMDQ_V1 << BIT_SHIFT_HEAD_PKT_CMDQ_V1) +#define BIT_CLEAR_HEAD_PKT_CMDQ_V1(x) ((x) & (~BITS_HEAD_PKT_CMDQ_V1)) +#define BIT_GET_HEAD_PKT_CMDQ_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1) & BIT_MASK_HEAD_PKT_CMDQ_V1) +#define BIT_SET_HEAD_PKT_CMDQ_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_CMDQ_V1(x) | BIT_HEAD_PKT_CMDQ_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_NEW_EDCA_CTRL_V1 (Offset 0x0464) */ + +#define BIT_SHIFT_MEDIUM_HAS_IDKE_TRIGGER 0 +#define BIT_MASK_MEDIUM_HAS_IDKE_TRIGGER 0xff +#define BIT_MEDIUM_HAS_IDKE_TRIGGER(x) \ + (((x) & BIT_MASK_MEDIUM_HAS_IDKE_TRIGGER) \ + << BIT_SHIFT_MEDIUM_HAS_IDKE_TRIGGER) +#define BITS_MEDIUM_HAS_IDKE_TRIGGER \ + (BIT_MASK_MEDIUM_HAS_IDKE_TRIGGER << BIT_SHIFT_MEDIUM_HAS_IDKE_TRIGGER) +#define BIT_CLEAR_MEDIUM_HAS_IDKE_TRIGGER(x) \ + ((x) & (~BITS_MEDIUM_HAS_IDKE_TRIGGER)) +#define BIT_GET_MEDIUM_HAS_IDKE_TRIGGER(x) \ + (((x) >> BIT_SHIFT_MEDIUM_HAS_IDKE_TRIGGER) & \ + BIT_MASK_MEDIUM_HAS_IDKE_TRIGGER) +#define BIT_SET_MEDIUM_HAS_IDKE_TRIGGER(x, v) \ + (BIT_CLEAR_MEDIUM_HAS_IDKE_TRIGGER(x) | BIT_MEDIUM_HAS_IDKE_TRIGGER(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q4_INFO (Offset 0x0468) */ + +#define BIT_SHIFT_QUEUEMACID_Q4_V1 25 +#define BIT_MASK_QUEUEMACID_Q4_V1 0x7f +#define BIT_QUEUEMACID_Q4_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q4_V1) << BIT_SHIFT_QUEUEMACID_Q4_V1) +#define BITS_QUEUEMACID_Q4_V1 \ + (BIT_MASK_QUEUEMACID_Q4_V1 << BIT_SHIFT_QUEUEMACID_Q4_V1) +#define BIT_CLEAR_QUEUEMACID_Q4_V1(x) ((x) & (~BITS_QUEUEMACID_Q4_V1)) +#define BIT_GET_QUEUEMACID_Q4_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1) & BIT_MASK_QUEUEMACID_Q4_V1) +#define BIT_SET_QUEUEMACID_Q4_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q4_V1(x) | BIT_QUEUEMACID_Q4_V1(v)) + +#define BIT_SHIFT_QUEUEAC_Q4_V1 23 +#define BIT_MASK_QUEUEAC_Q4_V1 0x3 +#define BIT_QUEUEAC_Q4_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_Q4_V1) << BIT_SHIFT_QUEUEAC_Q4_V1) +#define BITS_QUEUEAC_Q4_V1 (BIT_MASK_QUEUEAC_Q4_V1 << BIT_SHIFT_QUEUEAC_Q4_V1) +#define BIT_CLEAR_QUEUEAC_Q4_V1(x) ((x) & (~BITS_QUEUEAC_Q4_V1)) +#define BIT_GET_QUEUEAC_Q4_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1) & BIT_MASK_QUEUEAC_Q4_V1) +#define BIT_SET_QUEUEAC_Q4_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_Q4_V1(x) | BIT_QUEUEAC_Q4_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q4_INFO (Offset 0x0468) */ + +#define BIT_TIDEMPTY_Q4_V1 BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACQ_STOP_V2 (Offset 0x0468) */ + +#define BIT_AC19Q_STOP BIT(19) +#define BIT_AC18Q_STOP BIT(18) +#define BIT_AC17Q_STOP BIT(17) +#define BIT_AC16Q_STOP BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q4_INFO (Offset 0x0468) */ + +#define BIT_SHIFT_TAIL_PKT_Q4_V1 15 +#define BIT_MASK_TAIL_PKT_Q4_V1 0xff +#define BIT_TAIL_PKT_Q4_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V1) << BIT_SHIFT_TAIL_PKT_Q4_V1) +#define BITS_TAIL_PKT_Q4_V1 \ + (BIT_MASK_TAIL_PKT_Q4_V1 << BIT_SHIFT_TAIL_PKT_Q4_V1) +#define BIT_CLEAR_TAIL_PKT_Q4_V1(x) ((x) & (~BITS_TAIL_PKT_Q4_V1)) +#define BIT_GET_TAIL_PKT_Q4_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V1) & BIT_MASK_TAIL_PKT_Q4_V1) +#define BIT_SET_TAIL_PKT_Q4_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V1(x) | BIT_TAIL_PKT_Q4_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_ACQ_STOP_V2 (Offset 0x0468) */ + +#define BIT_AC15Q_STOP BIT(15) +#define BIT_AC14Q_STOP BIT(14) +#define BIT_AC13Q_STOP BIT(13) +#define BIT_AC12Q_STOP BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q4_INFO (Offset 0x0468) */ + +#define BIT_SHIFT_TAIL_PKT_Q4_V2 11 +#define BIT_MASK_TAIL_PKT_Q4_V2 0x7ff +#define BIT_TAIL_PKT_Q4_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2) << BIT_SHIFT_TAIL_PKT_Q4_V2) +#define BITS_TAIL_PKT_Q4_V2 \ + (BIT_MASK_TAIL_PKT_Q4_V2 << BIT_SHIFT_TAIL_PKT_Q4_V2) +#define BIT_CLEAR_TAIL_PKT_Q4_V2(x) ((x) & (~BITS_TAIL_PKT_Q4_V2)) +#define BIT_GET_TAIL_PKT_Q4_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2) & BIT_MASK_TAIL_PKT_Q4_V2) +#define BIT_SET_TAIL_PKT_Q4_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2(x) | BIT_TAIL_PKT_Q4_V2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_ACQ_STOP_V2 (Offset 0x0468) */ + +#define BIT_AC11Q_STOP BIT(11) +#define BIT_AC10Q_STOP BIT(10) +#define BIT_AC9Q_STOP BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q4_INFO (Offset 0x0468) */ + +#define BIT_SHIFT_PKT_NUM_Q4_V1 8 +#define BIT_MASK_PKT_NUM_Q4_V1 0x7f +#define BIT_PKT_NUM_Q4_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_Q4_V1) << BIT_SHIFT_PKT_NUM_Q4_V1) +#define BITS_PKT_NUM_Q4_V1 (BIT_MASK_PKT_NUM_Q4_V1 << BIT_SHIFT_PKT_NUM_Q4_V1) +#define BIT_CLEAR_PKT_NUM_Q4_V1(x) ((x) & (~BITS_PKT_NUM_Q4_V1)) +#define BIT_GET_PKT_NUM_Q4_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_Q4_V1) & BIT_MASK_PKT_NUM_Q4_V1) +#define BIT_SET_PKT_NUM_Q4_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_Q4_V1(x) | BIT_PKT_NUM_Q4_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_ACQ_STOP_V2 (Offset 0x0468) */ + +#define BIT_AC8Q_STOP BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q4_INFO (Offset 0x0468) */ + +#define BIT_SHIFT_HEAD_PKT_Q4 0 +#define BIT_MASK_HEAD_PKT_Q4 0xff +#define BIT_HEAD_PKT_Q4(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q4) << BIT_SHIFT_HEAD_PKT_Q4) +#define BITS_HEAD_PKT_Q4 (BIT_MASK_HEAD_PKT_Q4 << BIT_SHIFT_HEAD_PKT_Q4) +#define BIT_CLEAR_HEAD_PKT_Q4(x) ((x) & (~BITS_HEAD_PKT_Q4)) +#define BIT_GET_HEAD_PKT_Q4(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q4) & BIT_MASK_HEAD_PKT_Q4) +#define BIT_SET_HEAD_PKT_Q4(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q4(x) | BIT_HEAD_PKT_Q4(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q4_INFO (Offset 0x0468) */ + +#define BIT_SHIFT_HEAD_PKT_Q4_V1 0 +#define BIT_MASK_HEAD_PKT_Q4_V1 0x7ff +#define BIT_HEAD_PKT_Q4_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q4_V1) << BIT_SHIFT_HEAD_PKT_Q4_V1) +#define BITS_HEAD_PKT_Q4_V1 \ + (BIT_MASK_HEAD_PKT_Q4_V1 << BIT_SHIFT_HEAD_PKT_Q4_V1) +#define BIT_CLEAR_HEAD_PKT_Q4_V1(x) ((x) & (~BITS_HEAD_PKT_Q4_V1)) +#define BIT_GET_HEAD_PKT_Q4_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1) & BIT_MASK_HEAD_PKT_Q4_V1) +#define BIT_SET_HEAD_PKT_Q4_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q4_V1(x) | BIT_HEAD_PKT_Q4_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q5_INFO (Offset 0x046C) */ + +#define BIT_SHIFT_QUEUEMACID_Q5_V1 25 +#define BIT_MASK_QUEUEMACID_Q5_V1 0x7f +#define BIT_QUEUEMACID_Q5_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q5_V1) << BIT_SHIFT_QUEUEMACID_Q5_V1) +#define BITS_QUEUEMACID_Q5_V1 \ + (BIT_MASK_QUEUEMACID_Q5_V1 << BIT_SHIFT_QUEUEMACID_Q5_V1) +#define BIT_CLEAR_QUEUEMACID_Q5_V1(x) ((x) & (~BITS_QUEUEMACID_Q5_V1)) +#define BIT_GET_QUEUEMACID_Q5_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1) & BIT_MASK_QUEUEMACID_Q5_V1) +#define BIT_SET_QUEUEMACID_Q5_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q5_V1(x) | BIT_QUEUEMACID_Q5_V1(v)) + +#define BIT_SHIFT_QUEUEAC_Q5_V1 23 +#define BIT_MASK_QUEUEAC_Q5_V1 0x3 +#define BIT_QUEUEAC_Q5_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_Q5_V1) << BIT_SHIFT_QUEUEAC_Q5_V1) +#define BITS_QUEUEAC_Q5_V1 (BIT_MASK_QUEUEAC_Q5_V1 << BIT_SHIFT_QUEUEAC_Q5_V1) +#define BIT_CLEAR_QUEUEAC_Q5_V1(x) ((x) & (~BITS_QUEUEAC_Q5_V1)) +#define BIT_GET_QUEUEAC_Q5_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1) & BIT_MASK_QUEUEAC_Q5_V1) +#define BIT_SET_QUEUEAC_Q5_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_Q5_V1(x) | BIT_QUEUEAC_Q5_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q5_INFO (Offset 0x046C) */ + +#define BIT_TIDEMPTY_Q5_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q5_INFO (Offset 0x046C) */ + +#define BIT_SHIFT_TAIL_PKT_Q5_V1 15 +#define BIT_MASK_TAIL_PKT_Q5_V1 0xff +#define BIT_TAIL_PKT_Q5_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q5_V1) << BIT_SHIFT_TAIL_PKT_Q5_V1) +#define BITS_TAIL_PKT_Q5_V1 \ + (BIT_MASK_TAIL_PKT_Q5_V1 << BIT_SHIFT_TAIL_PKT_Q5_V1) +#define BIT_CLEAR_TAIL_PKT_Q5_V1(x) ((x) & (~BITS_TAIL_PKT_Q5_V1)) +#define BIT_GET_TAIL_PKT_Q5_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V1) & BIT_MASK_TAIL_PKT_Q5_V1) +#define BIT_SET_TAIL_PKT_Q5_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q5_V1(x) | BIT_TAIL_PKT_Q5_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q5_INFO (Offset 0x046C) */ + +#define BIT_SHIFT_TAIL_PKT_Q5_V2 11 +#define BIT_MASK_TAIL_PKT_Q5_V2 0x7ff +#define BIT_TAIL_PKT_Q5_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q5_V2) << BIT_SHIFT_TAIL_PKT_Q5_V2) +#define BITS_TAIL_PKT_Q5_V2 \ + (BIT_MASK_TAIL_PKT_Q5_V2 << BIT_SHIFT_TAIL_PKT_Q5_V2) +#define BIT_CLEAR_TAIL_PKT_Q5_V2(x) ((x) & (~BITS_TAIL_PKT_Q5_V2)) +#define BIT_GET_TAIL_PKT_Q5_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2) & BIT_MASK_TAIL_PKT_Q5_V2) +#define BIT_SET_TAIL_PKT_Q5_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q5_V2(x) | BIT_TAIL_PKT_Q5_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q5_INFO (Offset 0x046C) */ + +#define BIT_SHIFT_PKT_NUM_Q5_V1 8 +#define BIT_MASK_PKT_NUM_Q5_V1 0x7f +#define BIT_PKT_NUM_Q5_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_Q5_V1) << BIT_SHIFT_PKT_NUM_Q5_V1) +#define BITS_PKT_NUM_Q5_V1 (BIT_MASK_PKT_NUM_Q5_V1 << BIT_SHIFT_PKT_NUM_Q5_V1) +#define BIT_CLEAR_PKT_NUM_Q5_V1(x) ((x) & (~BITS_PKT_NUM_Q5_V1)) +#define BIT_GET_PKT_NUM_Q5_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_Q5_V1) & BIT_MASK_PKT_NUM_Q5_V1) +#define BIT_SET_PKT_NUM_Q5_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_Q5_V1(x) | BIT_PKT_NUM_Q5_V1(v)) + +#define BIT_SHIFT_HEAD_PKT_Q5 0 +#define BIT_MASK_HEAD_PKT_Q5 0xff +#define BIT_HEAD_PKT_Q5(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q5) << BIT_SHIFT_HEAD_PKT_Q5) +#define BITS_HEAD_PKT_Q5 (BIT_MASK_HEAD_PKT_Q5 << BIT_SHIFT_HEAD_PKT_Q5) +#define BIT_CLEAR_HEAD_PKT_Q5(x) ((x) & (~BITS_HEAD_PKT_Q5)) +#define BIT_GET_HEAD_PKT_Q5(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q5) & BIT_MASK_HEAD_PKT_Q5) +#define BIT_SET_HEAD_PKT_Q5(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q5(x) | BIT_HEAD_PKT_Q5(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q5_INFO (Offset 0x046C) */ + +#define BIT_SHIFT_HEAD_PKT_Q5_V1 0 +#define BIT_MASK_HEAD_PKT_Q5_V1 0x7ff +#define BIT_HEAD_PKT_Q5_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q5_V1) << BIT_SHIFT_HEAD_PKT_Q5_V1) +#define BITS_HEAD_PKT_Q5_V1 \ + (BIT_MASK_HEAD_PKT_Q5_V1 << BIT_SHIFT_HEAD_PKT_Q5_V1) +#define BIT_CLEAR_HEAD_PKT_Q5_V1(x) ((x) & (~BITS_HEAD_PKT_Q5_V1)) +#define BIT_GET_HEAD_PKT_Q5_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1) & BIT_MASK_HEAD_PKT_Q5_V1) +#define BIT_SET_HEAD_PKT_Q5_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q5_V1(x) | BIT_HEAD_PKT_Q5_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q6_INFO (Offset 0x0470) */ + +#define BIT_SHIFT_QUEUEMACID_Q6_V1 25 +#define BIT_MASK_QUEUEMACID_Q6_V1 0x7f +#define BIT_QUEUEMACID_Q6_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q6_V1) << BIT_SHIFT_QUEUEMACID_Q6_V1) +#define BITS_QUEUEMACID_Q6_V1 \ + (BIT_MASK_QUEUEMACID_Q6_V1 << BIT_SHIFT_QUEUEMACID_Q6_V1) +#define BIT_CLEAR_QUEUEMACID_Q6_V1(x) ((x) & (~BITS_QUEUEMACID_Q6_V1)) +#define BIT_GET_QUEUEMACID_Q6_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1) & BIT_MASK_QUEUEMACID_Q6_V1) +#define BIT_SET_QUEUEMACID_Q6_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q6_V1(x) | BIT_QUEUEMACID_Q6_V1(v)) + +#define BIT_SHIFT_QUEUEAC_Q6_V1 23 +#define BIT_MASK_QUEUEAC_Q6_V1 0x3 +#define BIT_QUEUEAC_Q6_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_Q6_V1) << BIT_SHIFT_QUEUEAC_Q6_V1) +#define BITS_QUEUEAC_Q6_V1 (BIT_MASK_QUEUEAC_Q6_V1 << BIT_SHIFT_QUEUEAC_Q6_V1) +#define BIT_CLEAR_QUEUEAC_Q6_V1(x) ((x) & (~BITS_QUEUEAC_Q6_V1)) +#define BIT_GET_QUEUEAC_Q6_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1) & BIT_MASK_QUEUEAC_Q6_V1) +#define BIT_SET_QUEUEAC_Q6_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_Q6_V1(x) | BIT_QUEUEAC_Q6_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q6_INFO (Offset 0x0470) */ + +#define BIT_TIDEMPTY_Q6_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q6_INFO (Offset 0x0470) */ + +#define BIT_SHIFT_TAIL_PKT_Q6_V1 15 +#define BIT_MASK_TAIL_PKT_Q6_V1 0xff +#define BIT_TAIL_PKT_Q6_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q6_V1) << BIT_SHIFT_TAIL_PKT_Q6_V1) +#define BITS_TAIL_PKT_Q6_V1 \ + (BIT_MASK_TAIL_PKT_Q6_V1 << BIT_SHIFT_TAIL_PKT_Q6_V1) +#define BIT_CLEAR_TAIL_PKT_Q6_V1(x) ((x) & (~BITS_TAIL_PKT_Q6_V1)) +#define BIT_GET_TAIL_PKT_Q6_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V1) & BIT_MASK_TAIL_PKT_Q6_V1) +#define BIT_SET_TAIL_PKT_Q6_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q6_V1(x) | BIT_TAIL_PKT_Q6_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q6_INFO (Offset 0x0470) */ + +#define BIT_SHIFT_TAIL_PKT_Q6_V2 11 +#define BIT_MASK_TAIL_PKT_Q6_V2 0x7ff +#define BIT_TAIL_PKT_Q6_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q6_V2) << BIT_SHIFT_TAIL_PKT_Q6_V2) +#define BITS_TAIL_PKT_Q6_V2 \ + (BIT_MASK_TAIL_PKT_Q6_V2 << BIT_SHIFT_TAIL_PKT_Q6_V2) +#define BIT_CLEAR_TAIL_PKT_Q6_V2(x) ((x) & (~BITS_TAIL_PKT_Q6_V2)) +#define BIT_GET_TAIL_PKT_Q6_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2) & BIT_MASK_TAIL_PKT_Q6_V2) +#define BIT_SET_TAIL_PKT_Q6_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q6_V2(x) | BIT_TAIL_PKT_Q6_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q6_INFO (Offset 0x0470) */ + +#define BIT_SHIFT_PKT_NUM_Q6_V1 8 +#define BIT_MASK_PKT_NUM_Q6_V1 0x7f +#define BIT_PKT_NUM_Q6_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_Q6_V1) << BIT_SHIFT_PKT_NUM_Q6_V1) +#define BITS_PKT_NUM_Q6_V1 (BIT_MASK_PKT_NUM_Q6_V1 << BIT_SHIFT_PKT_NUM_Q6_V1) +#define BIT_CLEAR_PKT_NUM_Q6_V1(x) ((x) & (~BITS_PKT_NUM_Q6_V1)) +#define BIT_GET_PKT_NUM_Q6_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_Q6_V1) & BIT_MASK_PKT_NUM_Q6_V1) +#define BIT_SET_PKT_NUM_Q6_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_Q6_V1(x) | BIT_PKT_NUM_Q6_V1(v)) + +#define BIT_SHIFT_HEAD_PKT_Q6 0 +#define BIT_MASK_HEAD_PKT_Q6 0xff +#define BIT_HEAD_PKT_Q6(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q6) << BIT_SHIFT_HEAD_PKT_Q6) +#define BITS_HEAD_PKT_Q6 (BIT_MASK_HEAD_PKT_Q6 << BIT_SHIFT_HEAD_PKT_Q6) +#define BIT_CLEAR_HEAD_PKT_Q6(x) ((x) & (~BITS_HEAD_PKT_Q6)) +#define BIT_GET_HEAD_PKT_Q6(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q6) & BIT_MASK_HEAD_PKT_Q6) +#define BIT_SET_HEAD_PKT_Q6(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q6(x) | BIT_HEAD_PKT_Q6(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q6_INFO (Offset 0x0470) */ + +#define BIT_SHIFT_HEAD_PKT_Q6_V1 0 +#define BIT_MASK_HEAD_PKT_Q6_V1 0x7ff +#define BIT_HEAD_PKT_Q6_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q6_V1) << BIT_SHIFT_HEAD_PKT_Q6_V1) +#define BITS_HEAD_PKT_Q6_V1 \ + (BIT_MASK_HEAD_PKT_Q6_V1 << BIT_SHIFT_HEAD_PKT_Q6_V1) +#define BIT_CLEAR_HEAD_PKT_Q6_V1(x) ((x) & (~BITS_HEAD_PKT_Q6_V1)) +#define BIT_GET_HEAD_PKT_Q6_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1) & BIT_MASK_HEAD_PKT_Q6_V1) +#define BIT_SET_HEAD_PKT_Q6_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q6_V1(x) | BIT_HEAD_PKT_Q6_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q7_INFO (Offset 0x0474) */ + +#define BIT_SHIFT_QUEUEMACID_Q7_V1 25 +#define BIT_MASK_QUEUEMACID_Q7_V1 0x7f +#define BIT_QUEUEMACID_Q7_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q7_V1) << BIT_SHIFT_QUEUEMACID_Q7_V1) +#define BITS_QUEUEMACID_Q7_V1 \ + (BIT_MASK_QUEUEMACID_Q7_V1 << BIT_SHIFT_QUEUEMACID_Q7_V1) +#define BIT_CLEAR_QUEUEMACID_Q7_V1(x) ((x) & (~BITS_QUEUEMACID_Q7_V1)) +#define BIT_GET_QUEUEMACID_Q7_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1) & BIT_MASK_QUEUEMACID_Q7_V1) +#define BIT_SET_QUEUEMACID_Q7_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q7_V1(x) | BIT_QUEUEMACID_Q7_V1(v)) + +#define BIT_SHIFT_QUEUEAC_Q7_V1 23 +#define BIT_MASK_QUEUEAC_Q7_V1 0x3 +#define BIT_QUEUEAC_Q7_V1(x) \ + (((x) & BIT_MASK_QUEUEAC_Q7_V1) << BIT_SHIFT_QUEUEAC_Q7_V1) +#define BITS_QUEUEAC_Q7_V1 (BIT_MASK_QUEUEAC_Q7_V1 << BIT_SHIFT_QUEUEAC_Q7_V1) +#define BIT_CLEAR_QUEUEAC_Q7_V1(x) ((x) & (~BITS_QUEUEAC_Q7_V1)) +#define BIT_GET_QUEUEAC_Q7_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1) & BIT_MASK_QUEUEAC_Q7_V1) +#define BIT_SET_QUEUEAC_Q7_V1(x, v) \ + (BIT_CLEAR_QUEUEAC_Q7_V1(x) | BIT_QUEUEAC_Q7_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q7_INFO (Offset 0x0474) */ + +#define BIT_TIDEMPTY_Q7_V1 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q7_INFO (Offset 0x0474) */ + +#define BIT_SHIFT_TAIL_PKT_Q7_V1 15 +#define BIT_MASK_TAIL_PKT_Q7_V1 0xff +#define BIT_TAIL_PKT_Q7_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q7_V1) << BIT_SHIFT_TAIL_PKT_Q7_V1) +#define BITS_TAIL_PKT_Q7_V1 \ + (BIT_MASK_TAIL_PKT_Q7_V1 << BIT_SHIFT_TAIL_PKT_Q7_V1) +#define BIT_CLEAR_TAIL_PKT_Q7_V1(x) ((x) & (~BITS_TAIL_PKT_Q7_V1)) +#define BIT_GET_TAIL_PKT_Q7_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V1) & BIT_MASK_TAIL_PKT_Q7_V1) +#define BIT_SET_TAIL_PKT_Q7_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q7_V1(x) | BIT_TAIL_PKT_Q7_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q7_INFO (Offset 0x0474) */ + +#define BIT_SHIFT_TAIL_PKT_Q7_V2 11 +#define BIT_MASK_TAIL_PKT_Q7_V2 0x7ff +#define BIT_TAIL_PKT_Q7_V2(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q7_V2) << BIT_SHIFT_TAIL_PKT_Q7_V2) +#define BITS_TAIL_PKT_Q7_V2 \ + (BIT_MASK_TAIL_PKT_Q7_V2 << BIT_SHIFT_TAIL_PKT_Q7_V2) +#define BIT_CLEAR_TAIL_PKT_Q7_V2(x) ((x) & (~BITS_TAIL_PKT_Q7_V2)) +#define BIT_GET_TAIL_PKT_Q7_V2(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2) & BIT_MASK_TAIL_PKT_Q7_V2) +#define BIT_SET_TAIL_PKT_Q7_V2(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q7_V2(x) | BIT_TAIL_PKT_Q7_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_Q7_INFO (Offset 0x0474) */ + +#define BIT_SHIFT_PKT_NUM_Q7_V1 8 +#define BIT_MASK_PKT_NUM_Q7_V1 0x7f +#define BIT_PKT_NUM_Q7_V1(x) \ + (((x) & BIT_MASK_PKT_NUM_Q7_V1) << BIT_SHIFT_PKT_NUM_Q7_V1) +#define BITS_PKT_NUM_Q7_V1 (BIT_MASK_PKT_NUM_Q7_V1 << BIT_SHIFT_PKT_NUM_Q7_V1) +#define BIT_CLEAR_PKT_NUM_Q7_V1(x) ((x) & (~BITS_PKT_NUM_Q7_V1)) +#define BIT_GET_PKT_NUM_Q7_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_Q7_V1) & BIT_MASK_PKT_NUM_Q7_V1) +#define BIT_SET_PKT_NUM_Q7_V1(x, v) \ + (BIT_CLEAR_PKT_NUM_Q7_V1(x) | BIT_PKT_NUM_Q7_V1(v)) + +#define BIT_SHIFT_HEAD_PKT_Q7 0 +#define BIT_MASK_HEAD_PKT_Q7 0xff +#define BIT_HEAD_PKT_Q7(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q7) << BIT_SHIFT_HEAD_PKT_Q7) +#define BITS_HEAD_PKT_Q7 (BIT_MASK_HEAD_PKT_Q7 << BIT_SHIFT_HEAD_PKT_Q7) +#define BIT_CLEAR_HEAD_PKT_Q7(x) ((x) & (~BITS_HEAD_PKT_Q7)) +#define BIT_GET_HEAD_PKT_Q7(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q7) & BIT_MASK_HEAD_PKT_Q7) +#define BIT_SET_HEAD_PKT_Q7(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q7(x) | BIT_HEAD_PKT_Q7(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q7_INFO (Offset 0x0474) */ + +#define BIT_SHIFT_HEAD_PKT_Q7_V1 0 +#define BIT_MASK_HEAD_PKT_Q7_V1 0x7ff +#define BIT_HEAD_PKT_Q7_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q7_V1) << BIT_SHIFT_HEAD_PKT_Q7_V1) +#define BITS_HEAD_PKT_Q7_V1 \ + (BIT_MASK_HEAD_PKT_Q7_V1 << BIT_SHIFT_HEAD_PKT_Q7_V1) +#define BIT_CLEAR_HEAD_PKT_Q7_V1(x) ((x) & (~BITS_HEAD_PKT_Q7_V1)) +#define BIT_GET_HEAD_PKT_Q7_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1) & BIT_MASK_HEAD_PKT_Q7_V1) +#define BIT_SET_HEAD_PKT_Q7_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q7_V1(x) | BIT_HEAD_PKT_Q7_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_LBK_BUF_HD_V1 (Offset 0x0478) */ + +#define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1 0 +#define BIT_MASK_WMAC_LBK_BUF_HEAD_V1 0xfff +#define BIT_WMAC_LBK_BUF_HEAD_V1(x) \ + (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1) \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1) +#define BITS_WMAC_LBK_BUF_HEAD_V1 \ + (BIT_MASK_WMAC_LBK_BUF_HEAD_V1 << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1) +#define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1(x) ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1)) +#define BIT_GET_WMAC_LBK_BUF_HEAD_V1(x) \ + (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1) & \ + BIT_MASK_WMAC_LBK_BUF_HEAD_V1) +#define BIT_SET_WMAC_LBK_BUF_HEAD_V1(x, v) \ + (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1(x) | BIT_WMAC_LBK_BUF_HEAD_V1(v)) + +/* 2 REG_MGQ_BDNY_V1 (Offset 0x047A) */ + +#define BIT_SHIFT_MGQ_PGBNDY_V1 0 +#define BIT_MASK_MGQ_PGBNDY_V1 0xfff +#define BIT_MGQ_PGBNDY_V1(x) \ + (((x) & BIT_MASK_MGQ_PGBNDY_V1) << BIT_SHIFT_MGQ_PGBNDY_V1) +#define BITS_MGQ_PGBNDY_V1 (BIT_MASK_MGQ_PGBNDY_V1 << BIT_SHIFT_MGQ_PGBNDY_V1) +#define BIT_CLEAR_MGQ_PGBNDY_V1(x) ((x) & (~BITS_MGQ_PGBNDY_V1)) +#define BIT_GET_MGQ_PGBNDY_V1(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1) & BIT_MASK_MGQ_PGBNDY_V1) +#define BIT_SET_MGQ_PGBNDY_V1(x, v) \ + (BIT_CLEAR_MGQ_PGBNDY_V1(x) | BIT_MGQ_PGBNDY_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_CTRL (Offset 0x047C) */ + +#define BIT_SHIFT_SPC_READ_PTR 24 +#define BIT_MASK_SPC_READ_PTR 0xf +#define BIT_SPC_READ_PTR(x) \ + (((x) & BIT_MASK_SPC_READ_PTR) << BIT_SHIFT_SPC_READ_PTR) +#define BITS_SPC_READ_PTR (BIT_MASK_SPC_READ_PTR << BIT_SHIFT_SPC_READ_PTR) +#define BIT_CLEAR_SPC_READ_PTR(x) ((x) & (~BITS_SPC_READ_PTR)) +#define BIT_GET_SPC_READ_PTR(x) \ + (((x) >> BIT_SHIFT_SPC_READ_PTR) & BIT_MASK_SPC_READ_PTR) +#define BIT_SET_SPC_READ_PTR(x, v) \ + (BIT_CLEAR_SPC_READ_PTR(x) | BIT_SPC_READ_PTR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_CTRL (Offset 0x047C) */ + +#define BIT_SHIFT_TRXRPT_TIMER_TH 24 +#define BIT_MASK_TRXRPT_TIMER_TH 0xff +#define BIT_TRXRPT_TIMER_TH(x) \ + (((x) & BIT_MASK_TRXRPT_TIMER_TH) << BIT_SHIFT_TRXRPT_TIMER_TH) +#define BITS_TRXRPT_TIMER_TH \ + (BIT_MASK_TRXRPT_TIMER_TH << BIT_SHIFT_TRXRPT_TIMER_TH) +#define BIT_CLEAR_TRXRPT_TIMER_TH(x) ((x) & (~BITS_TRXRPT_TIMER_TH)) +#define BIT_GET_TRXRPT_TIMER_TH(x) \ + (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH) & BIT_MASK_TRXRPT_TIMER_TH) +#define BIT_SET_TRXRPT_TIMER_TH(x, v) \ + (BIT_CLEAR_TRXRPT_TIMER_TH(x) | BIT_TRXRPT_TIMER_TH(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_CTRL (Offset 0x047C) */ + +#define BIT_SHIFT_SPC_WRITE_PTR 16 +#define BIT_MASK_SPC_WRITE_PTR 0xf +#define BIT_SPC_WRITE_PTR(x) \ + (((x) & BIT_MASK_SPC_WRITE_PTR) << BIT_SHIFT_SPC_WRITE_PTR) +#define BITS_SPC_WRITE_PTR (BIT_MASK_SPC_WRITE_PTR << BIT_SHIFT_SPC_WRITE_PTR) +#define BIT_CLEAR_SPC_WRITE_PTR(x) ((x) & (~BITS_SPC_WRITE_PTR)) +#define BIT_GET_SPC_WRITE_PTR(x) \ + (((x) >> BIT_SHIFT_SPC_WRITE_PTR) & BIT_MASK_SPC_WRITE_PTR) +#define BIT_SET_SPC_WRITE_PTR(x, v) \ + (BIT_CLEAR_SPC_WRITE_PTR(x) | BIT_SPC_WRITE_PTR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_CTRL (Offset 0x047C) */ + +#define BIT_SHIFT_TRXRPT_LEN_TH 16 +#define BIT_MASK_TRXRPT_LEN_TH 0xff +#define BIT_TRXRPT_LEN_TH(x) \ + (((x) & BIT_MASK_TRXRPT_LEN_TH) << BIT_SHIFT_TRXRPT_LEN_TH) +#define BITS_TRXRPT_LEN_TH (BIT_MASK_TRXRPT_LEN_TH << BIT_SHIFT_TRXRPT_LEN_TH) +#define BIT_CLEAR_TRXRPT_LEN_TH(x) ((x) & (~BITS_TRXRPT_LEN_TH)) +#define BIT_GET_TRXRPT_LEN_TH(x) \ + (((x) >> BIT_SHIFT_TRXRPT_LEN_TH) & BIT_MASK_TRXRPT_LEN_TH) +#define BIT_SET_TRXRPT_LEN_TH(x, v) \ + (BIT_CLEAR_TRXRPT_LEN_TH(x) | BIT_TRXRPT_LEN_TH(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_CTRL (Offset 0x047C) */ + +#define BIT_SHIFT_AC_READ_PTR 8 +#define BIT_MASK_AC_READ_PTR 0xf +#define BIT_AC_READ_PTR(x) \ + (((x) & BIT_MASK_AC_READ_PTR) << BIT_SHIFT_AC_READ_PTR) +#define BITS_AC_READ_PTR (BIT_MASK_AC_READ_PTR << BIT_SHIFT_AC_READ_PTR) +#define BIT_CLEAR_AC_READ_PTR(x) ((x) & (~BITS_AC_READ_PTR)) +#define BIT_GET_AC_READ_PTR(x) \ + (((x) >> BIT_SHIFT_AC_READ_PTR) & BIT_MASK_AC_READ_PTR) +#define BIT_SET_AC_READ_PTR(x, v) \ + (BIT_CLEAR_AC_READ_PTR(x) | BIT_AC_READ_PTR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_CTRL (Offset 0x047C) */ + +#define BIT_SHIFT_TRXRPT_READ_PTR 8 +#define BIT_MASK_TRXRPT_READ_PTR 0xff +#define BIT_TRXRPT_READ_PTR(x) \ + (((x) & BIT_MASK_TRXRPT_READ_PTR) << BIT_SHIFT_TRXRPT_READ_PTR) +#define BITS_TRXRPT_READ_PTR \ + (BIT_MASK_TRXRPT_READ_PTR << BIT_SHIFT_TRXRPT_READ_PTR) +#define BIT_CLEAR_TRXRPT_READ_PTR(x) ((x) & (~BITS_TRXRPT_READ_PTR)) +#define BIT_GET_TRXRPT_READ_PTR(x) \ + (((x) >> BIT_SHIFT_TRXRPT_READ_PTR) & BIT_MASK_TRXRPT_READ_PTR) +#define BIT_SET_TRXRPT_READ_PTR(x, v) \ + (BIT_CLEAR_TRXRPT_READ_PTR(x) | BIT_TRXRPT_READ_PTR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_CTRL (Offset 0x047C) */ + +#define BIT_SHIFT_AC_WRITE_PTR 0 +#define BIT_MASK_AC_WRITE_PTR 0xf +#define BIT_AC_WRITE_PTR(x) \ + (((x) & BIT_MASK_AC_WRITE_PTR) << BIT_SHIFT_AC_WRITE_PTR) +#define BITS_AC_WRITE_PTR (BIT_MASK_AC_WRITE_PTR << BIT_SHIFT_AC_WRITE_PTR) +#define BIT_CLEAR_AC_WRITE_PTR(x) ((x) & (~BITS_AC_WRITE_PTR)) +#define BIT_GET_AC_WRITE_PTR(x) \ + (((x) >> BIT_SHIFT_AC_WRITE_PTR) & BIT_MASK_AC_WRITE_PTR) +#define BIT_SET_AC_WRITE_PTR(x, v) \ + (BIT_CLEAR_AC_WRITE_PTR(x) | BIT_AC_WRITE_PTR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_CTRL (Offset 0x047C) */ + +#define BIT_SHIFT_TRXRPT_WRITE_PTR 0 +#define BIT_MASK_TRXRPT_WRITE_PTR 0xff +#define BIT_TRXRPT_WRITE_PTR(x) \ + (((x) & BIT_MASK_TRXRPT_WRITE_PTR) << BIT_SHIFT_TRXRPT_WRITE_PTR) +#define BITS_TRXRPT_WRITE_PTR \ + (BIT_MASK_TRXRPT_WRITE_PTR << BIT_SHIFT_TRXRPT_WRITE_PTR) +#define BIT_CLEAR_TRXRPT_WRITE_PTR(x) ((x) & (~BITS_TRXRPT_WRITE_PTR)) +#define BIT_GET_TRXRPT_WRITE_PTR(x) \ + (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR) & BIT_MASK_TRXRPT_WRITE_PTR) +#define BIT_SET_TRXRPT_WRITE_PTR(x, v) \ + (BIT_CLEAR_TRXRPT_WRITE_PTR(x) | BIT_TRXRPT_WRITE_PTR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_INIRTS_RATE_SEL (Offset 0x0480) */ + +#define BIT_LEAG_RTS_BW_DUP BIT(5) + +/* 2 REG_BASIC_CFEND_RATE (Offset 0x0481) */ + +#define BIT_SHIFT_BASIC_CFEND_RATE 0 +#define BIT_MASK_BASIC_CFEND_RATE 0x1f +#define BIT_BASIC_CFEND_RATE(x) \ + (((x) & BIT_MASK_BASIC_CFEND_RATE) << BIT_SHIFT_BASIC_CFEND_RATE) +#define BITS_BASIC_CFEND_RATE \ + (BIT_MASK_BASIC_CFEND_RATE << BIT_SHIFT_BASIC_CFEND_RATE) +#define BIT_CLEAR_BASIC_CFEND_RATE(x) ((x) & (~BITS_BASIC_CFEND_RATE)) +#define BIT_GET_BASIC_CFEND_RATE(x) \ + (((x) >> BIT_SHIFT_BASIC_CFEND_RATE) & BIT_MASK_BASIC_CFEND_RATE) +#define BIT_SET_BASIC_CFEND_RATE(x, v) \ + (BIT_CLEAR_BASIC_CFEND_RATE(x) | BIT_BASIC_CFEND_RATE(v)) + +/* 2 REG_STBC_CFEND_RATE (Offset 0x0482) */ + +#define BIT_SHIFT_STBC_CFEND_RATE 0 +#define BIT_MASK_STBC_CFEND_RATE 0x1f +#define BIT_STBC_CFEND_RATE(x) \ + (((x) & BIT_MASK_STBC_CFEND_RATE) << BIT_SHIFT_STBC_CFEND_RATE) +#define BITS_STBC_CFEND_RATE \ + (BIT_MASK_STBC_CFEND_RATE << BIT_SHIFT_STBC_CFEND_RATE) +#define BIT_CLEAR_STBC_CFEND_RATE(x) ((x) & (~BITS_STBC_CFEND_RATE)) +#define BIT_GET_STBC_CFEND_RATE(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_RATE) & BIT_MASK_STBC_CFEND_RATE) +#define BIT_SET_STBC_CFEND_RATE(x, v) \ + (BIT_CLEAR_STBC_CFEND_RATE(x) | BIT_STBC_CFEND_RATE(v)) + +/* 2 REG_DATA_SC (Offset 0x0483) */ + +#define BIT_SHIFT_TXSC_40M 4 +#define BIT_MASK_TXSC_40M 0xf +#define BIT_TXSC_40M(x) (((x) & BIT_MASK_TXSC_40M) << BIT_SHIFT_TXSC_40M) +#define BITS_TXSC_40M (BIT_MASK_TXSC_40M << BIT_SHIFT_TXSC_40M) +#define BIT_CLEAR_TXSC_40M(x) ((x) & (~BITS_TXSC_40M)) +#define BIT_GET_TXSC_40M(x) (((x) >> BIT_SHIFT_TXSC_40M) & BIT_MASK_TXSC_40M) +#define BIT_SET_TXSC_40M(x, v) (BIT_CLEAR_TXSC_40M(x) | BIT_TXSC_40M(v)) + +#define BIT_SHIFT_TXSC_20M 0 +#define BIT_MASK_TXSC_20M 0xf +#define BIT_TXSC_20M(x) (((x) & BIT_MASK_TXSC_20M) << BIT_SHIFT_TXSC_20M) +#define BITS_TXSC_20M (BIT_MASK_TXSC_20M << BIT_SHIFT_TXSC_20M) +#define BIT_CLEAR_TXSC_20M(x) ((x) & (~BITS_TXSC_20M)) +#define BIT_GET_TXSC_20M(x) (((x) >> BIT_SHIFT_TXSC_20M) & BIT_MASK_TXSC_20M) +#define BIT_SET_TXSC_20M(x, v) (BIT_CLEAR_TXSC_20M(x) | BIT_TXSC_20M(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MACID_SLEEP3 (Offset 0x0484) */ + +#define BIT_SHIFT_MACID127_96_PKTSLEEP 0 +#define BIT_MASK_MACID127_96_PKTSLEEP 0xffffffffL +#define BIT_MACID127_96_PKTSLEEP(x) \ + (((x) & BIT_MASK_MACID127_96_PKTSLEEP) \ + << BIT_SHIFT_MACID127_96_PKTSLEEP) +#define BITS_MACID127_96_PKTSLEEP \ + (BIT_MASK_MACID127_96_PKTSLEEP << BIT_SHIFT_MACID127_96_PKTSLEEP) +#define BIT_CLEAR_MACID127_96_PKTSLEEP(x) ((x) & (~BITS_MACID127_96_PKTSLEEP)) +#define BIT_GET_MACID127_96_PKTSLEEP(x) \ + (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP) & \ + BIT_MASK_MACID127_96_PKTSLEEP) +#define BIT_SET_MACID127_96_PKTSLEEP(x, v) \ + (BIT_CLEAR_MACID127_96_PKTSLEEP(x) | BIT_MACID127_96_PKTSLEEP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MACID_SLEEP3 (Offset 0x0484) */ + +#define BIT_SHIFT_MACID103_96_PKTSLEEP 0 +#define BIT_MASK_MACID103_96_PKTSLEEP 0xff +#define BIT_MACID103_96_PKTSLEEP(x) \ + (((x) & BIT_MASK_MACID103_96_PKTSLEEP) \ + << BIT_SHIFT_MACID103_96_PKTSLEEP) +#define BITS_MACID103_96_PKTSLEEP \ + (BIT_MASK_MACID103_96_PKTSLEEP << BIT_SHIFT_MACID103_96_PKTSLEEP) +#define BIT_CLEAR_MACID103_96_PKTSLEEP(x) ((x) & (~BITS_MACID103_96_PKTSLEEP)) +#define BIT_GET_MACID103_96_PKTSLEEP(x) \ + (((x) >> BIT_SHIFT_MACID103_96_PKTSLEEP) & \ + BIT_MASK_MACID103_96_PKTSLEEP) +#define BIT_SET_MACID103_96_PKTSLEEP(x, v) \ + (BIT_CLEAR_MACID103_96_PKTSLEEP(x) | BIT_MACID103_96_PKTSLEEP(v)) + +/* 2 REG_MACID_SLEEP4 (Offset 0x0485) */ + +#define BIT_SHIFT_MACID119_104_PKTSLEEP 0 +#define BIT_MASK_MACID119_104_PKTSLEEP 0xffff +#define BIT_MACID119_104_PKTSLEEP(x) \ + (((x) & BIT_MASK_MACID119_104_PKTSLEEP) \ + << BIT_SHIFT_MACID119_104_PKTSLEEP) +#define BITS_MACID119_104_PKTSLEEP \ + (BIT_MASK_MACID119_104_PKTSLEEP << BIT_SHIFT_MACID119_104_PKTSLEEP) +#define BIT_CLEAR_MACID119_104_PKTSLEEP(x) ((x) & (~BITS_MACID119_104_PKTSLEEP)) +#define BIT_GET_MACID119_104_PKTSLEEP(x) \ + (((x) >> BIT_SHIFT_MACID119_104_PKTSLEEP) & \ + BIT_MASK_MACID119_104_PKTSLEEP) +#define BIT_SET_MACID119_104_PKTSLEEP(x, v) \ + (BIT_CLEAR_MACID119_104_PKTSLEEP(x) | BIT_MACID119_104_PKTSLEEP(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_SC1 (Offset 0x0487) */ + +#define BIT_SHIFT_TXSC_160M 4 +#define BIT_MASK_TXSC_160M 0xf +#define BIT_TXSC_160M(x) (((x) & BIT_MASK_TXSC_160M) << BIT_SHIFT_TXSC_160M) +#define BITS_TXSC_160M (BIT_MASK_TXSC_160M << BIT_SHIFT_TXSC_160M) +#define BIT_CLEAR_TXSC_160M(x) ((x) & (~BITS_TXSC_160M)) +#define BIT_GET_TXSC_160M(x) (((x) >> BIT_SHIFT_TXSC_160M) & BIT_MASK_TXSC_160M) +#define BIT_SET_TXSC_160M(x, v) (BIT_CLEAR_TXSC_160M(x) | BIT_TXSC_160M(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MACID_SLEEP5 (Offset 0x0487) */ + +#define BIT_SHIFT_MACID127_120_PKTSLEEP 0 +#define BIT_MASK_MACID127_120_PKTSLEEP 0xff +#define BIT_MACID127_120_PKTSLEEP(x) \ + (((x) & BIT_MASK_MACID127_120_PKTSLEEP) \ + << BIT_SHIFT_MACID127_120_PKTSLEEP) +#define BITS_MACID127_120_PKTSLEEP \ + (BIT_MASK_MACID127_120_PKTSLEEP << BIT_SHIFT_MACID127_120_PKTSLEEP) +#define BIT_CLEAR_MACID127_120_PKTSLEEP(x) ((x) & (~BITS_MACID127_120_PKTSLEEP)) +#define BIT_GET_MACID127_120_PKTSLEEP(x) \ + (((x) >> BIT_SHIFT_MACID127_120_PKTSLEEP) & \ + BIT_MASK_MACID127_120_PKTSLEEP) +#define BIT_SET_MACID127_120_PKTSLEEP(x, v) \ + (BIT_CLEAR_MACID127_120_PKTSLEEP(x) | BIT_MACID127_120_PKTSLEEP(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_SC1 (Offset 0x0487) */ + +#define BIT_SHIFT_TXSC_80M 0 +#define BIT_MASK_TXSC_80M 0xf +#define BIT_TXSC_80M(x) (((x) & BIT_MASK_TXSC_80M) << BIT_SHIFT_TXSC_80M) +#define BITS_TXSC_80M (BIT_MASK_TXSC_80M << BIT_SHIFT_TXSC_80M) +#define BIT_CLEAR_TXSC_80M(x) ((x) & (~BITS_TXSC_80M)) +#define BIT_GET_TXSC_80M(x) (((x) >> BIT_SHIFT_TXSC_80M) & BIT_MASK_TXSC_80M) +#define BIT_SET_TXSC_80M(x, v) (BIT_CLEAR_TXSC_80M(x) | BIT_TXSC_80M(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MACID_SLEEP1 (Offset 0x0488) */ + +#define BIT_SHIFT_MACID63_32_PKTSLEEP 0 +#define BIT_MASK_MACID63_32_PKTSLEEP 0xffffffffL +#define BIT_MACID63_32_PKTSLEEP(x) \ + (((x) & BIT_MASK_MACID63_32_PKTSLEEP) << BIT_SHIFT_MACID63_32_PKTSLEEP) +#define BITS_MACID63_32_PKTSLEEP \ + (BIT_MASK_MACID63_32_PKTSLEEP << BIT_SHIFT_MACID63_32_PKTSLEEP) +#define BIT_CLEAR_MACID63_32_PKTSLEEP(x) ((x) & (~BITS_MACID63_32_PKTSLEEP)) +#define BIT_GET_MACID63_32_PKTSLEEP(x) \ + (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP) & BIT_MASK_MACID63_32_PKTSLEEP) +#define BIT_SET_MACID63_32_PKTSLEEP(x, v) \ + (BIT_CLEAR_MACID63_32_PKTSLEEP(x) | BIT_MACID63_32_PKTSLEEP(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ARFR2_V1 (Offset 0x048C) */ + +#define BIT_SHIFT_ARFR2_V1 0 +#define BIT_MASK_ARFR2_V1 0xffffffffffffffffL +#define BIT_ARFR2_V1(x) (((x) & BIT_MASK_ARFR2_V1) << BIT_SHIFT_ARFR2_V1) +#define BITS_ARFR2_V1 (BIT_MASK_ARFR2_V1 << BIT_SHIFT_ARFR2_V1) +#define BIT_CLEAR_ARFR2_V1(x) ((x) & (~BITS_ARFR2_V1)) +#define BIT_GET_ARFR2_V1(x) (((x) >> BIT_SHIFT_ARFR2_V1) & BIT_MASK_ARFR2_V1) +#define BIT_SET_ARFR2_V1(x, v) (BIT_CLEAR_ARFR2_V1(x) | BIT_ARFR2_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ARFR2 (Offset 0x048C) */ + +#define BIT_SHIFT_ARFRL2 0 +#define BIT_MASK_ARFRL2 0xffffffffL +#define BIT_ARFRL2(x) (((x) & BIT_MASK_ARFRL2) << BIT_SHIFT_ARFRL2) +#define BITS_ARFRL2 (BIT_MASK_ARFRL2 << BIT_SHIFT_ARFRL2) +#define BIT_CLEAR_ARFRL2(x) ((x) & (~BITS_ARFRL2)) +#define BIT_GET_ARFRL2(x) (((x) >> BIT_SHIFT_ARFRL2) & BIT_MASK_ARFRL2) +#define BIT_SET_ARFRL2(x, v) (BIT_CLEAR_ARFRL2(x) | BIT_ARFRL2(v)) + +/* 2 REG_ARFRH2 (Offset 0x0490) */ + +#define BIT_SHIFT_ARFRH2 0 +#define BIT_MASK_ARFRH2 0xffffffffL +#define BIT_ARFRH2(x) (((x) & BIT_MASK_ARFRH2) << BIT_SHIFT_ARFRH2) +#define BITS_ARFRH2 (BIT_MASK_ARFRH2 << BIT_SHIFT_ARFRH2) +#define BIT_CLEAR_ARFRH2(x) ((x) & (~BITS_ARFRH2)) +#define BIT_GET_ARFRH2(x) (((x) >> BIT_SHIFT_ARFRH2) & BIT_MASK_ARFRH2) +#define BIT_SET_ARFRH2(x, v) (BIT_CLEAR_ARFRH2(x) | BIT_ARFRH2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ARFR3_V1 (Offset 0x0494) */ + +#define BIT_SHIFT_ARFR3_V1 0 +#define BIT_MASK_ARFR3_V1 0xffffffffffffffffL +#define BIT_ARFR3_V1(x) (((x) & BIT_MASK_ARFR3_V1) << BIT_SHIFT_ARFR3_V1) +#define BITS_ARFR3_V1 (BIT_MASK_ARFR3_V1 << BIT_SHIFT_ARFR3_V1) +#define BIT_CLEAR_ARFR3_V1(x) ((x) & (~BITS_ARFR3_V1)) +#define BIT_GET_ARFR3_V1(x) (((x) >> BIT_SHIFT_ARFR3_V1) & BIT_MASK_ARFR3_V1) +#define BIT_SET_ARFR3_V1(x, v) (BIT_CLEAR_ARFR3_V1(x) | BIT_ARFR3_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ARFR3_V1 (Offset 0x0494) */ + +#define BIT_SHIFT_ARFRL3 0 +#define BIT_MASK_ARFRL3 0xffffffffL +#define BIT_ARFRL3(x) (((x) & BIT_MASK_ARFRL3) << BIT_SHIFT_ARFRL3) +#define BITS_ARFRL3 (BIT_MASK_ARFRL3 << BIT_SHIFT_ARFRL3) +#define BIT_CLEAR_ARFRL3(x) ((x) & (~BITS_ARFRL3)) +#define BIT_GET_ARFRL3(x) (((x) >> BIT_SHIFT_ARFRL3) & BIT_MASK_ARFRL3) +#define BIT_SET_ARFRL3(x, v) (BIT_CLEAR_ARFRL3(x) | BIT_ARFRL3(v)) + +/* 2 REG_ARFRH3_V1 (Offset 0x0498) */ + +#define BIT_SHIFT_ARFRH3 0 +#define BIT_MASK_ARFRH3 0xffffffffL +#define BIT_ARFRH3(x) (((x) & BIT_MASK_ARFRH3) << BIT_SHIFT_ARFRH3) +#define BITS_ARFRH3 (BIT_MASK_ARFRH3 << BIT_SHIFT_ARFRH3) +#define BIT_CLEAR_ARFRH3(x) ((x) & (~BITS_ARFRH3)) +#define BIT_GET_ARFRH3(x) (((x) >> BIT_SHIFT_ARFRH3) & BIT_MASK_ARFRH3) +#define BIT_SET_ARFRH3(x, v) (BIT_CLEAR_ARFRH3(x) | BIT_ARFRH3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ARFR4 (Offset 0x049C) */ + +#define BIT_SHIFT_ARFR4 0 +#define BIT_MASK_ARFR4 0xffffffffffffffffL +#define BIT_ARFR4(x) (((x) & BIT_MASK_ARFR4) << BIT_SHIFT_ARFR4) +#define BITS_ARFR4 (BIT_MASK_ARFR4 << BIT_SHIFT_ARFR4) +#define BIT_CLEAR_ARFR4(x) ((x) & (~BITS_ARFR4)) +#define BIT_GET_ARFR4(x) (((x) >> BIT_SHIFT_ARFR4) & BIT_MASK_ARFR4) +#define BIT_SET_ARFR4(x, v) (BIT_CLEAR_ARFR4(x) | BIT_ARFR4(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ARFR4 (Offset 0x049C) */ + +#define BIT_SHIFT_ARFRL4 0 +#define BIT_MASK_ARFRL4 0xffffffffL +#define BIT_ARFRL4(x) (((x) & BIT_MASK_ARFRL4) << BIT_SHIFT_ARFRL4) +#define BITS_ARFRL4 (BIT_MASK_ARFRL4 << BIT_SHIFT_ARFRL4) +#define BIT_CLEAR_ARFRL4(x) ((x) & (~BITS_ARFRL4)) +#define BIT_GET_ARFRL4(x) (((x) >> BIT_SHIFT_ARFRL4) & BIT_MASK_ARFRL4) +#define BIT_SET_ARFRL4(x, v) (BIT_CLEAR_ARFRL4(x) | BIT_ARFRL4(v)) + +/* 2 REG_ARFRH4 (Offset 0x04A0) */ + +#define BIT_SHIFT_ARFRH4 0 +#define BIT_MASK_ARFRH4 0xffffffffL +#define BIT_ARFRH4(x) (((x) & BIT_MASK_ARFRH4) << BIT_SHIFT_ARFRH4) +#define BITS_ARFRH4 (BIT_MASK_ARFRH4 << BIT_SHIFT_ARFRH4) +#define BIT_CLEAR_ARFRH4(x) ((x) & (~BITS_ARFRH4)) +#define BIT_GET_ARFRH4(x) (((x) >> BIT_SHIFT_ARFRH4) & BIT_MASK_ARFRH4) +#define BIT_SET_ARFRH4(x, v) (BIT_CLEAR_ARFRH4(x) | BIT_ARFRH4(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ARFR5 (Offset 0x04A4) */ + +#define BIT_SHIFT_ARFR5 0 +#define BIT_MASK_ARFR5 0xffffffffffffffffL +#define BIT_ARFR5(x) (((x) & BIT_MASK_ARFR5) << BIT_SHIFT_ARFR5) +#define BITS_ARFR5 (BIT_MASK_ARFR5 << BIT_SHIFT_ARFR5) +#define BIT_CLEAR_ARFR5(x) ((x) & (~BITS_ARFR5)) +#define BIT_GET_ARFR5(x) (((x) >> BIT_SHIFT_ARFR5) & BIT_MASK_ARFR5) +#define BIT_SET_ARFR5(x, v) (BIT_CLEAR_ARFR5(x) | BIT_ARFR5(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ARFR5 (Offset 0x04A4) */ + +#define BIT_SHIFT_ARFRL5 0 +#define BIT_MASK_ARFRL5 0xffffffffL +#define BIT_ARFRL5(x) (((x) & BIT_MASK_ARFRL5) << BIT_SHIFT_ARFRL5) +#define BITS_ARFRL5 (BIT_MASK_ARFRL5 << BIT_SHIFT_ARFRL5) +#define BIT_CLEAR_ARFRL5(x) ((x) & (~BITS_ARFRL5)) +#define BIT_GET_ARFRL5(x) (((x) >> BIT_SHIFT_ARFRL5) & BIT_MASK_ARFRL5) +#define BIT_SET_ARFRL5(x, v) (BIT_CLEAR_ARFRL5(x) | BIT_ARFRL5(v)) + +/* 2 REG_ARFRH5 (Offset 0x04A8) */ + +#define BIT_SHIFT_ARFRH5 0 +#define BIT_MASK_ARFRH5 0xffffffffL +#define BIT_ARFRH5(x) (((x) & BIT_MASK_ARFRH5) << BIT_SHIFT_ARFRH5) +#define BITS_ARFRH5 (BIT_MASK_ARFRH5 << BIT_SHIFT_ARFRH5) +#define BIT_CLEAR_ARFRH5(x) ((x) & (~BITS_ARFRH5)) +#define BIT_GET_ARFRH5(x) (((x) >> BIT_SHIFT_ARFRH5) & BIT_MASK_ARFRH5) +#define BIT_SET_ARFRH5(x, v) (BIT_CLEAR_ARFRH5(x) | BIT_ARFRH5(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_RPTFIFO_RPTNUM_OPT BIT(31) + +#define BIT_SHIFT_MISSED_RPT_NUM 28 +#define BIT_MASK_MISSED_RPT_NUM 0x7 +#define BIT_MISSED_RPT_NUM(x) \ + (((x) & BIT_MASK_MISSED_RPT_NUM) << BIT_SHIFT_MISSED_RPT_NUM) +#define BITS_MISSED_RPT_NUM \ + (BIT_MASK_MISSED_RPT_NUM << BIT_SHIFT_MISSED_RPT_NUM) +#define BIT_CLEAR_MISSED_RPT_NUM(x) ((x) & (~BITS_MISSED_RPT_NUM)) +#define BIT_GET_MISSED_RPT_NUM(x) \ + (((x) >> BIT_SHIFT_MISSED_RPT_NUM) & BIT_MASK_MISSED_RPT_NUM) +#define BIT_SET_MISSED_RPT_NUM(x, v) \ + (BIT_CLEAR_MISSED_RPT_NUM(x) | BIT_MISSED_RPT_NUM(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHCUT_PARSE_DASA BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_INDEX_15 24 +#define BIT_MASK_INDEX_15 0xff +#define BIT_INDEX_15(x) (((x) & BIT_MASK_INDEX_15) << BIT_SHIFT_INDEX_15) +#define BITS_INDEX_15 (BIT_MASK_INDEX_15 << BIT_SHIFT_INDEX_15) +#define BIT_CLEAR_INDEX_15(x) ((x) & (~BITS_INDEX_15)) +#define BIT_GET_INDEX_15(x) (((x) >> BIT_SHIFT_INDEX_15) & BIT_MASK_INDEX_15) +#define BIT_SET_INDEX_15(x, v) (BIT_CLEAR_INDEX_15(x) | BIT_INDEX_15(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_LOC_AMPDU_BURST_CTRL 24 +#define BIT_MASK_LOC_AMPDU_BURST_CTRL 0xff +#define BIT_LOC_AMPDU_BURST_CTRL(x) \ + (((x) & BIT_MASK_LOC_AMPDU_BURST_CTRL) \ + << BIT_SHIFT_LOC_AMPDU_BURST_CTRL) +#define BITS_LOC_AMPDU_BURST_CTRL \ + (BIT_MASK_LOC_AMPDU_BURST_CTRL << BIT_SHIFT_LOC_AMPDU_BURST_CTRL) +#define BIT_CLEAR_LOC_AMPDU_BURST_CTRL(x) ((x) & (~BITS_LOC_AMPDU_BURST_CTRL)) +#define BIT_GET_LOC_AMPDU_BURST_CTRL(x) \ + (((x) >> BIT_SHIFT_LOC_AMPDU_BURST_CTRL) & \ + BIT_MASK_LOC_AMPDU_BURST_CTRL) +#define BIT_SET_LOC_AMPDU_BURST_CTRL(x, v) \ + (BIT_CLEAR_LOC_AMPDU_BURST_CTRL(x) | BIT_LOC_AMPDU_BURST_CTRL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_LOC_SWPS_RPT_CTRL 24 +#define BIT_MASK_LOC_SWPS_RPT_CTRL 0xff +#define BIT_LOC_SWPS_RPT_CTRL(x) \ + (((x) & BIT_MASK_LOC_SWPS_RPT_CTRL) << BIT_SHIFT_LOC_SWPS_RPT_CTRL) +#define BITS_LOC_SWPS_RPT_CTRL \ + (BIT_MASK_LOC_SWPS_RPT_CTRL << BIT_SHIFT_LOC_SWPS_RPT_CTRL) +#define BIT_CLEAR_LOC_SWPS_RPT_CTRL(x) ((x) & (~BITS_LOC_SWPS_RPT_CTRL)) +#define BIT_GET_LOC_SWPS_RPT_CTRL(x) \ + (((x) >> BIT_SHIFT_LOC_SWPS_RPT_CTRL) & BIT_MASK_LOC_SWPS_RPT_CTRL) +#define BIT_SET_LOC_SWPS_RPT_CTRL(x, v) \ + (BIT_CLEAR_LOC_SWPS_RPT_CTRL(x) | BIT_LOC_SWPS_RPT_CTRL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHCUT_BYPASS BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_MACID_MURATE_OFFSET 24 +#define BIT_MASK_MACID_MURATE_OFFSET 0xff +#define BIT_MACID_MURATE_OFFSET(x) \ + (((x) & BIT_MASK_MACID_MURATE_OFFSET) << BIT_SHIFT_MACID_MURATE_OFFSET) +#define BITS_MACID_MURATE_OFFSET \ + (BIT_MASK_MACID_MURATE_OFFSET << BIT_SHIFT_MACID_MURATE_OFFSET) +#define BIT_CLEAR_MACID_MURATE_OFFSET(x) ((x) & (~BITS_MACID_MURATE_OFFSET)) +#define BIT_GET_MACID_MURATE_OFFSET(x) \ + (((x) >> BIT_SHIFT_MACID_MURATE_OFFSET) & BIT_MASK_MACID_MURATE_OFFSET) +#define BIT_SET_MACID_MURATE_OFFSET(x, v) \ + (BIT_CLEAR_MACID_MURATE_OFFSET(x) | BIT_MACID_MURATE_OFFSET(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_R_MUTAB_TXRPT_OFFSET 24 +#define BIT_MASK_R_MUTAB_TXRPT_OFFSET 0xff +#define BIT_R_MUTAB_TXRPT_OFFSET(x) \ + (((x) & BIT_MASK_R_MUTAB_TXRPT_OFFSET) \ + << BIT_SHIFT_R_MUTAB_TXRPT_OFFSET) +#define BITS_R_MUTAB_TXRPT_OFFSET \ + (BIT_MASK_R_MUTAB_TXRPT_OFFSET << BIT_SHIFT_R_MUTAB_TXRPT_OFFSET) +#define BIT_CLEAR_R_MUTAB_TXRPT_OFFSET(x) ((x) & (~BITS_R_MUTAB_TXRPT_OFFSET)) +#define BIT_GET_R_MUTAB_TXRPT_OFFSET(x) \ + (((x) >> BIT_SHIFT_R_MUTAB_TXRPT_OFFSET) & \ + BIT_MASK_R_MUTAB_TXRPT_OFFSET) +#define BIT_SET_R_MUTAB_TXRPT_OFFSET(x, v) \ + (BIT_CLEAR_R_MUTAB_TXRPT_OFFSET(x) | BIT_R_MUTAB_TXRPT_OFFSET(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_TXRPT_MISS_COUNT 17 +#define BIT_MASK_TXRPT_MISS_COUNT 0x7 +#define BIT_TXRPT_MISS_COUNT(x) \ + (((x) & BIT_MASK_TXRPT_MISS_COUNT) << BIT_SHIFT_TXRPT_MISS_COUNT) +#define BITS_TXRPT_MISS_COUNT \ + (BIT_MASK_TXRPT_MISS_COUNT << BIT_SHIFT_TXRPT_MISS_COUNT) +#define BIT_CLEAR_TXRPT_MISS_COUNT(x) ((x) & (~BITS_TXRPT_MISS_COUNT)) +#define BIT_GET_TXRPT_MISS_COUNT(x) \ + (((x) >> BIT_SHIFT_TXRPT_MISS_COUNT) & BIT_MASK_TXRPT_MISS_COUNT) +#define BIT_SET_TXRPT_MISS_COUNT(x, v) \ + (BIT_CLEAR_TXRPT_MISS_COUNT(x) | BIT_TXRPT_MISS_COUNT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_LOC_BCN_RPT 16 +#define BIT_MASK_LOC_BCN_RPT 0xff +#define BIT_LOC_BCN_RPT(x) \ + (((x) & BIT_MASK_LOC_BCN_RPT) << BIT_SHIFT_LOC_BCN_RPT) +#define BITS_LOC_BCN_RPT (BIT_MASK_LOC_BCN_RPT << BIT_SHIFT_LOC_BCN_RPT) +#define BIT_CLEAR_LOC_BCN_RPT(x) ((x) & (~BITS_LOC_BCN_RPT)) +#define BIT_GET_LOC_BCN_RPT(x) \ + (((x) >> BIT_SHIFT_LOC_BCN_RPT) & BIT_MASK_LOC_BCN_RPT) +#define BIT_SET_LOC_BCN_RPT(x, v) \ + (BIT_CLEAR_LOC_BCN_RPT(x) | BIT_LOC_BCN_RPT(v)) + +#define BIT_SHIFT_INDEX_14 16 +#define BIT_MASK_INDEX_14 0xff +#define BIT_INDEX_14(x) (((x) & BIT_MASK_INDEX_14) << BIT_SHIFT_INDEX_14) +#define BITS_INDEX_14 (BIT_MASK_INDEX_14 << BIT_SHIFT_INDEX_14) +#define BIT_CLEAR_INDEX_14(x) ((x) & (~BITS_INDEX_14)) +#define BIT_GET_INDEX_14(x) (((x) >> BIT_SHIFT_INDEX_14) & BIT_MASK_INDEX_14) +#define BIT_SET_INDEX_14(x, v) (BIT_CLEAR_INDEX_14(x) | BIT_INDEX_14(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT__R_RPTFIFO_1K BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_RPTFIFO_SIZE_OPT BIT(16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_MACID_SHCUT_OFFSET 16 +#define BIT_MASK_MACID_SHCUT_OFFSET 0xff +#define BIT_MACID_SHCUT_OFFSET(x) \ + (((x) & BIT_MASK_MACID_SHCUT_OFFSET) << BIT_SHIFT_MACID_SHCUT_OFFSET) +#define BITS_MACID_SHCUT_OFFSET \ + (BIT_MASK_MACID_SHCUT_OFFSET << BIT_SHIFT_MACID_SHCUT_OFFSET) +#define BIT_CLEAR_MACID_SHCUT_OFFSET(x) ((x) & (~BITS_MACID_SHCUT_OFFSET)) +#define BIT_GET_MACID_SHCUT_OFFSET(x) \ + (((x) >> BIT_SHIFT_MACID_SHCUT_OFFSET) & BIT_MASK_MACID_SHCUT_OFFSET) +#define BIT_SET_MACID_SHCUT_OFFSET(x, v) \ + (BIT_CLEAR_MACID_SHCUT_OFFSET(x) | BIT_MACID_SHCUT_OFFSET(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_MACID_CTRL_OFFSET_V1 16 +#define BIT_MASK_MACID_CTRL_OFFSET_V1 0x1ff +#define BIT_MACID_CTRL_OFFSET_V1(x) \ + (((x) & BIT_MASK_MACID_CTRL_OFFSET_V1) \ + << BIT_SHIFT_MACID_CTRL_OFFSET_V1) +#define BITS_MACID_CTRL_OFFSET_V1 \ + (BIT_MASK_MACID_CTRL_OFFSET_V1 << BIT_SHIFT_MACID_CTRL_OFFSET_V1) +#define BIT_CLEAR_MACID_CTRL_OFFSET_V1(x) ((x) & (~BITS_MACID_CTRL_OFFSET_V1)) +#define BIT_GET_MACID_CTRL_OFFSET_V1(x) \ + (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_V1) & \ + BIT_MASK_MACID_CTRL_OFFSET_V1) +#define BIT_SET_MACID_CTRL_OFFSET_V1(x, v) \ + (BIT_CLEAR_MACID_CTRL_OFFSET_V1(x) | BIT_MACID_CTRL_OFFSET_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_LOC_TXRPT 8 +#define BIT_MASK_LOC_TXRPT 0xff +#define BIT_LOC_TXRPT(x) (((x) & BIT_MASK_LOC_TXRPT) << BIT_SHIFT_LOC_TXRPT) +#define BITS_LOC_TXRPT (BIT_MASK_LOC_TXRPT << BIT_SHIFT_LOC_TXRPT) +#define BIT_CLEAR_LOC_TXRPT(x) ((x) & (~BITS_LOC_TXRPT)) +#define BIT_GET_LOC_TXRPT(x) (((x) >> BIT_SHIFT_LOC_TXRPT) & BIT_MASK_LOC_TXRPT) +#define BIT_SET_LOC_TXRPT(x, v) (BIT_CLEAR_LOC_TXRPT(x) | BIT_LOC_TXRPT(v)) + +#define BIT_SHIFT_INDEX_13 8 +#define BIT_MASK_INDEX_13 0xff +#define BIT_INDEX_13(x) (((x) & BIT_MASK_INDEX_13) << BIT_SHIFT_INDEX_13) +#define BITS_INDEX_13 (BIT_MASK_INDEX_13 << BIT_SHIFT_INDEX_13) +#define BIT_CLEAR_INDEX_13(x) ((x) & (~BITS_INDEX_13)) +#define BIT_GET_INDEX_13(x) (((x) >> BIT_SHIFT_INDEX_13) & BIT_MASK_INDEX_13) +#define BIT_SET_INDEX_13(x, v) (BIT_CLEAR_INDEX_13(x) | BIT_INDEX_13(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_MACID_CTRL_OFFSET 8 +#define BIT_MASK_MACID_CTRL_OFFSET 0xff +#define BIT_MACID_CTRL_OFFSET(x) \ + (((x) & BIT_MASK_MACID_CTRL_OFFSET) << BIT_SHIFT_MACID_CTRL_OFFSET) +#define BITS_MACID_CTRL_OFFSET \ + (BIT_MASK_MACID_CTRL_OFFSET << BIT_SHIFT_MACID_CTRL_OFFSET) +#define BIT_CLEAR_MACID_CTRL_OFFSET(x) ((x) & (~BITS_MACID_CTRL_OFFSET)) +#define BIT_GET_MACID_CTRL_OFFSET(x) \ + (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET) & BIT_MASK_MACID_CTRL_OFFSET) +#define BIT_SET_MACID_CTRL_OFFSET(x, v) \ + (BIT_CLEAR_MACID_CTRL_OFFSET(x) | BIT_MACID_CTRL_OFFSET(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_LOC_SRFF 0 +#define BIT_MASK_LOC_SRFF 0xff +#define BIT_LOC_SRFF(x) (((x) & BIT_MASK_LOC_SRFF) << BIT_SHIFT_LOC_SRFF) +#define BITS_LOC_SRFF (BIT_MASK_LOC_SRFF << BIT_SHIFT_LOC_SRFF) +#define BIT_CLEAR_LOC_SRFF(x) ((x) & (~BITS_LOC_SRFF)) +#define BIT_GET_LOC_SRFF(x) (((x) >> BIT_SHIFT_LOC_SRFF) & BIT_MASK_LOC_SRFF) +#define BIT_SET_LOC_SRFF(x, v) (BIT_CLEAR_LOC_SRFF(x) | BIT_LOC_SRFF(v)) + +#define BIT_SHIFT_INDEX_12 0 +#define BIT_MASK_INDEX_12 0xff +#define BIT_INDEX_12(x) (((x) & BIT_MASK_INDEX_12) << BIT_SHIFT_INDEX_12) +#define BITS_INDEX_12 (BIT_MASK_INDEX_12 << BIT_SHIFT_INDEX_12) +#define BIT_CLEAR_INDEX_12(x) ((x) & (~BITS_INDEX_12)) +#define BIT_GET_INDEX_12(x) (((x) >> BIT_SHIFT_INDEX_12) & BIT_MASK_INDEX_12) +#define BIT_SET_INDEX_12(x, v) (BIT_CLEAR_INDEX_12(x) | BIT_INDEX_12(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_RA_TRY_RATE_AGG_LMT 0 +#define BIT_MASK_RA_TRY_RATE_AGG_LMT 0x1f +#define BIT_RA_TRY_RATE_AGG_LMT(x) \ + (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT) << BIT_SHIFT_RA_TRY_RATE_AGG_LMT) +#define BITS_RA_TRY_RATE_AGG_LMT \ + (BIT_MASK_RA_TRY_RATE_AGG_LMT << BIT_SHIFT_RA_TRY_RATE_AGG_LMT) +#define BIT_CLEAR_RA_TRY_RATE_AGG_LMT(x) ((x) & (~BITS_RA_TRY_RATE_AGG_LMT)) +#define BIT_GET_RA_TRY_RATE_AGG_LMT(x) \ + (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT) & BIT_MASK_RA_TRY_RATE_AGG_LMT) +#define BIT_SET_RA_TRY_RATE_AGG_LMT(x, v) \ + (BIT_CLEAR_RA_TRY_RATE_AGG_LMT(x) | BIT_RA_TRY_RATE_AGG_LMT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_AMPDU_TXRPT_OFFSET 0 +#define BIT_MASK_AMPDU_TXRPT_OFFSET 0xff +#define BIT_AMPDU_TXRPT_OFFSET(x) \ + (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET) << BIT_SHIFT_AMPDU_TXRPT_OFFSET) +#define BITS_AMPDU_TXRPT_OFFSET \ + (BIT_MASK_AMPDU_TXRPT_OFFSET << BIT_SHIFT_AMPDU_TXRPT_OFFSET) +#define BIT_CLEAR_AMPDU_TXRPT_OFFSET(x) ((x) & (~BITS_AMPDU_TXRPT_OFFSET)) +#define BIT_GET_AMPDU_TXRPT_OFFSET(x) \ + (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET) & BIT_MASK_AMPDU_TXRPT_OFFSET) +#define BIT_SET_AMPDU_TXRPT_OFFSET(x, v) \ + (BIT_CLEAR_AMPDU_TXRPT_OFFSET(x) | BIT_AMPDU_TXRPT_OFFSET(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */ + +#define BIT_SHIFT_AMPDU_TXRPT_OFFSET_V1 0 +#define BIT_MASK_AMPDU_TXRPT_OFFSET_V1 0x1ff +#define BIT_AMPDU_TXRPT_OFFSET_V1(x) \ + (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_V1) \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_V1) +#define BITS_AMPDU_TXRPT_OFFSET_V1 \ + (BIT_MASK_AMPDU_TXRPT_OFFSET_V1 << BIT_SHIFT_AMPDU_TXRPT_OFFSET_V1) +#define BIT_CLEAR_AMPDU_TXRPT_OFFSET_V1(x) ((x) & (~BITS_AMPDU_TXRPT_OFFSET_V1)) +#define BIT_GET_AMPDU_TXRPT_OFFSET_V1(x) \ + (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_V1) & \ + BIT_MASK_AMPDU_TXRPT_OFFSET_V1) +#define BIT_SET_AMPDU_TXRPT_OFFSET_V1(x, v) \ + (BIT_CLEAR_AMPDU_TXRPT_OFFSET_V1(x) | BIT_AMPDU_TXRPT_OFFSET_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_RRSR_CTS (Offset 0x04B0) */ + +#define BIT_SHIFT_RRCTSSR_RSC 21 +#define BIT_MASK_RRCTSSR_RSC 0x3 +#define BIT_RRCTSSR_RSC(x) \ + (((x) & BIT_MASK_RRCTSSR_RSC) << BIT_SHIFT_RRCTSSR_RSC) +#define BITS_RRCTSSR_RSC (BIT_MASK_RRCTSSR_RSC << BIT_SHIFT_RRCTSSR_RSC) +#define BIT_CLEAR_RRCTSSR_RSC(x) ((x) & (~BITS_RRCTSSR_RSC)) +#define BIT_GET_RRCTSSR_RSC(x) \ + (((x) >> BIT_SHIFT_RRCTSSR_RSC) & BIT_MASK_RRCTSSR_RSC) +#define BIT_SET_RRCTSSR_RSC(x, v) \ + (BIT_CLEAR_RRCTSSR_RSC(x) | BIT_RRCTSSR_RSC(v)) + +#define BIT_SHIFT_RRCTSSC_BITMAP 0 +#define BIT_MASK_RRCTSSC_BITMAP 0xfffff +#define BIT_RRCTSSC_BITMAP(x) \ + (((x) & BIT_MASK_RRCTSSC_BITMAP) << BIT_SHIFT_RRCTSSC_BITMAP) +#define BITS_RRCTSSC_BITMAP \ + (BIT_MASK_RRCTSSC_BITMAP << BIT_SHIFT_RRCTSSC_BITMAP) +#define BIT_CLEAR_RRCTSSC_BITMAP(x) ((x) & (~BITS_RRCTSSC_BITMAP)) +#define BIT_GET_RRCTSSC_BITMAP(x) \ + (((x) >> BIT_SHIFT_RRCTSSC_BITMAP) & BIT_MASK_RRCTSSC_BITMAP) +#define BIT_SET_RRCTSSC_BITMAP(x, v) \ + (BIT_CLEAR_RRCTSSC_BITMAP(x) | BIT_RRCTSSC_BITMAP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_POWER_STAGE1 (Offset 0x04B4) */ + +#define BIT_PTA_WL_PRI_MASK_CPU_MGQ BIT(31) +#define BIT_PTA_WL_PRI_MASK_BCNQ BIT(30) +#define BIT_PTA_WL_PRI_MASK_HIQ BIT(29) +#define BIT_PTA_WL_PRI_MASK_MGQ BIT(28) +#define BIT_PTA_WL_PRI_MASK_BK BIT(27) +#define BIT_PTA_WL_PRI_MASK_BE BIT(26) +#define BIT_PTA_WL_PRI_MASK_VI BIT(25) +#define BIT_PTA_WL_PRI_MASK_VO BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_POWER_STAGE1 (Offset 0x04B4) */ + +#define BIT_SHIFT_POWER_STAGE1 0 +#define BIT_MASK_POWER_STAGE1 0xffffff +#define BIT_POWER_STAGE1(x) \ + (((x) & BIT_MASK_POWER_STAGE1) << BIT_SHIFT_POWER_STAGE1) +#define BITS_POWER_STAGE1 (BIT_MASK_POWER_STAGE1 << BIT_SHIFT_POWER_STAGE1) +#define BIT_CLEAR_POWER_STAGE1(x) ((x) & (~BITS_POWER_STAGE1)) +#define BIT_GET_POWER_STAGE1(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE1) & BIT_MASK_POWER_STAGE1) +#define BIT_SET_POWER_STAGE1(x, v) \ + (BIT_CLEAR_POWER_STAGE1(x) | BIT_POWER_STAGE1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_POWER_STAGE2 (Offset 0x04B8) */ + +#define BIT_SHIFT_EVTQ_TXRPT 27 +#define BIT_MASK_EVTQ_TXRPT 0x7 +#define BIT_EVTQ_TXRPT(x) (((x) & BIT_MASK_EVTQ_TXRPT) << BIT_SHIFT_EVTQ_TXRPT) +#define BITS_EVTQ_TXRPT (BIT_MASK_EVTQ_TXRPT << BIT_SHIFT_EVTQ_TXRPT) +#define BIT_CLEAR_EVTQ_TXRPT(x) ((x) & (~BITS_EVTQ_TXRPT)) +#define BIT_GET_EVTQ_TXRPT(x) \ + (((x) >> BIT_SHIFT_EVTQ_TXRPT) & BIT_MASK_EVTQ_TXRPT) +#define BIT_SET_EVTQ_TXRPT(x, v) (BIT_CLEAR_EVTQ_TXRPT(x) | BIT_EVTQ_TXRPT(v)) + +#define BIT_PTA_WL_PRI_MASK_EVT BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_POWER_STAGE2 (Offset 0x04B8) */ + +#define BIT__CTRL_PKT_POW_ADJ BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_POWER_STAGE2 (Offset 0x04B8) */ + +#define BIT__R_CTRL_PKT_POW_ADJ BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_POWER_STAGE2 (Offset 0x04B8) */ + +#define BIT_SHIFT_POWER_STAGE2 0 +#define BIT_MASK_POWER_STAGE2 0xffffff +#define BIT_POWER_STAGE2(x) \ + (((x) & BIT_MASK_POWER_STAGE2) << BIT_SHIFT_POWER_STAGE2) +#define BITS_POWER_STAGE2 (BIT_MASK_POWER_STAGE2 << BIT_SHIFT_POWER_STAGE2) +#define BIT_CLEAR_POWER_STAGE2(x) ((x) & (~BITS_POWER_STAGE2)) +#define BIT_GET_POWER_STAGE2(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE2) & BIT_MASK_POWER_STAGE2) +#define BIT_SET_POWER_STAGE2(x, v) \ + (BIT_CLEAR_POWER_STAGE2(x) | BIT_POWER_STAGE2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_SHIFT_EVTQ_HEAD 24 +#define BIT_MASK_EVTQ_HEAD 0xff +#define BIT_EVTQ_HEAD(x) (((x) & BIT_MASK_EVTQ_HEAD) << BIT_SHIFT_EVTQ_HEAD) +#define BITS_EVTQ_HEAD (BIT_MASK_EVTQ_HEAD << BIT_SHIFT_EVTQ_HEAD) +#define BIT_CLEAR_EVTQ_HEAD(x) ((x) & (~BITS_EVTQ_HEAD)) +#define BIT_GET_EVTQ_HEAD(x) (((x) >> BIT_SHIFT_EVTQ_HEAD) & BIT_MASK_EVTQ_HEAD) +#define BIT_SET_EVTQ_HEAD(x, v) (BIT_CLEAR_EVTQ_HEAD(x) | BIT_EVTQ_HEAD(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_SHIFT_PAD_NUM_THRES 24 +#define BIT_MASK_PAD_NUM_THRES 0x3f +#define BIT_PAD_NUM_THRES(x) \ + (((x) & BIT_MASK_PAD_NUM_THRES) << BIT_SHIFT_PAD_NUM_THRES) +#define BITS_PAD_NUM_THRES (BIT_MASK_PAD_NUM_THRES << BIT_SHIFT_PAD_NUM_THRES) +#define BIT_CLEAR_PAD_NUM_THRES(x) ((x) & (~BITS_PAD_NUM_THRES)) +#define BIT_GET_PAD_NUM_THRES(x) \ + (((x) >> BIT_SHIFT_PAD_NUM_THRES) & BIT_MASK_PAD_NUM_THRES) +#define BIT_SET_PAD_NUM_THRES(x, v) \ + (BIT_CLEAR_PAD_NUM_THRES(x) | BIT_PAD_NUM_THRES(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_R_DMA_THIS_QUEUE_BK BIT(23) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_DMA_THIS_QUEUE_BK BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_R_DMA_THIS_QUEUE_BE BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_DMA_THIS_QUEUE_BE BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_R_DMA_THIS_QUEUE_VI BIT(21) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_DMA_THIS_QUEUE_VI BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_R_DMA_THIS_QUEUE_VO BIT(20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_DMA_THIS_QUEUE_VO BIT(20) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_SHIFT_R_TOTAL_LEN_TH 8 +#define BIT_MASK_R_TOTAL_LEN_TH 0xfff +#define BIT_R_TOTAL_LEN_TH(x) \ + (((x) & BIT_MASK_R_TOTAL_LEN_TH) << BIT_SHIFT_R_TOTAL_LEN_TH) +#define BITS_R_TOTAL_LEN_TH \ + (BIT_MASK_R_TOTAL_LEN_TH << BIT_SHIFT_R_TOTAL_LEN_TH) +#define BIT_CLEAR_R_TOTAL_LEN_TH(x) ((x) & (~BITS_R_TOTAL_LEN_TH)) +#define BIT_GET_R_TOTAL_LEN_TH(x) \ + (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH) & BIT_MASK_R_TOTAL_LEN_TH) +#define BIT_SET_R_TOTAL_LEN_TH(x, v) \ + (BIT_CLEAR_R_TOTAL_LEN_TH(x) | BIT_R_TOTAL_LEN_TH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_SHIFT_TOTAL_LEN_TH 8 +#define BIT_MASK_TOTAL_LEN_TH 0xfff +#define BIT_TOTAL_LEN_TH(x) \ + (((x) & BIT_MASK_TOTAL_LEN_TH) << BIT_SHIFT_TOTAL_LEN_TH) +#define BITS_TOTAL_LEN_TH (BIT_MASK_TOTAL_LEN_TH << BIT_SHIFT_TOTAL_LEN_TH) +#define BIT_CLEAR_TOTAL_LEN_TH(x) ((x) & (~BITS_TOTAL_LEN_TH)) +#define BIT_GET_TOTAL_LEN_TH(x) \ + (((x) >> BIT_SHIFT_TOTAL_LEN_TH) & BIT_MASK_TOTAL_LEN_TH) +#define BIT_SET_TOTAL_LEN_TH(x, v) \ + (BIT_CLEAR_TOTAL_LEN_TH(x) | BIT_TOTAL_LEN_TH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_WEP_PRETX_EN BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_EN_NEW_EARLY BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */ + +#define BIT_PRE_TX_CMD BIT(6) + +#define BIT_SHIFT_NUM_SCL_EN 4 +#define BIT_MASK_NUM_SCL_EN 0x3 +#define BIT_NUM_SCL_EN(x) (((x) & BIT_MASK_NUM_SCL_EN) << BIT_SHIFT_NUM_SCL_EN) +#define BITS_NUM_SCL_EN (BIT_MASK_NUM_SCL_EN << BIT_SHIFT_NUM_SCL_EN) +#define BIT_CLEAR_NUM_SCL_EN(x) ((x) & (~BITS_NUM_SCL_EN)) +#define BIT_GET_NUM_SCL_EN(x) \ + (((x) >> BIT_SHIFT_NUM_SCL_EN) & BIT_MASK_NUM_SCL_EN) +#define BIT_SET_NUM_SCL_EN(x, v) (BIT_CLEAR_NUM_SCL_EN(x) | BIT_NUM_SCL_EN(v)) + +#define BIT_BK_EN BIT(3) +#define BIT_BE_EN BIT(2) +#define BIT_VI_EN BIT(1) +#define BIT_VO_EN BIT(0) + +/* 2 REG_PKT_LIFE_TIME (Offset 0x04C0) */ + +#define BIT_SHIFT_PKT_LIFTIME_BEBK 16 +#define BIT_MASK_PKT_LIFTIME_BEBK 0xffff +#define BIT_PKT_LIFTIME_BEBK(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_BEBK) << BIT_SHIFT_PKT_LIFTIME_BEBK) +#define BITS_PKT_LIFTIME_BEBK \ + (BIT_MASK_PKT_LIFTIME_BEBK << BIT_SHIFT_PKT_LIFTIME_BEBK) +#define BIT_CLEAR_PKT_LIFTIME_BEBK(x) ((x) & (~BITS_PKT_LIFTIME_BEBK)) +#define BIT_GET_PKT_LIFTIME_BEBK(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK) & BIT_MASK_PKT_LIFTIME_BEBK) +#define BIT_SET_PKT_LIFTIME_BEBK(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_BEBK(x) | BIT_PKT_LIFTIME_BEBK(v)) + +#define BIT_SHIFT_PKT_LIFTIME_VOVI 0 +#define BIT_MASK_PKT_LIFTIME_VOVI 0xffff +#define BIT_PKT_LIFTIME_VOVI(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_VOVI) << BIT_SHIFT_PKT_LIFTIME_VOVI) +#define BITS_PKT_LIFTIME_VOVI \ + (BIT_MASK_PKT_LIFTIME_VOVI << BIT_SHIFT_PKT_LIFTIME_VOVI) +#define BIT_CLEAR_PKT_LIFTIME_VOVI(x) ((x) & (~BITS_PKT_LIFTIME_VOVI)) +#define BIT_GET_PKT_LIFTIME_VOVI(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI) & BIT_MASK_PKT_LIFTIME_VOVI) +#define BIT_SET_PKT_LIFTIME_VOVI(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_VOVI(x) | BIT_PKT_LIFTIME_VOVI(v)) + +/* 2 REG_STBC_SETTING (Offset 0x04C4) */ + +#define BIT_SHIFT_CDEND_TXTIME_L 4 +#define BIT_MASK_CDEND_TXTIME_L 0xf +#define BIT_CDEND_TXTIME_L(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_L) << BIT_SHIFT_CDEND_TXTIME_L) +#define BITS_CDEND_TXTIME_L \ + (BIT_MASK_CDEND_TXTIME_L << BIT_SHIFT_CDEND_TXTIME_L) +#define BIT_CLEAR_CDEND_TXTIME_L(x) ((x) & (~BITS_CDEND_TXTIME_L)) +#define BIT_GET_CDEND_TXTIME_L(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_L) & BIT_MASK_CDEND_TXTIME_L) +#define BIT_SET_CDEND_TXTIME_L(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_L(x) | BIT_CDEND_TXTIME_L(v)) + +#define BIT_SHIFT_NESS 2 +#define BIT_MASK_NESS 0x3 +#define BIT_NESS(x) (((x) & BIT_MASK_NESS) << BIT_SHIFT_NESS) +#define BITS_NESS (BIT_MASK_NESS << BIT_SHIFT_NESS) +#define BIT_CLEAR_NESS(x) ((x) & (~BITS_NESS)) +#define BIT_GET_NESS(x) (((x) >> BIT_SHIFT_NESS) & BIT_MASK_NESS) +#define BIT_SET_NESS(x, v) (BIT_CLEAR_NESS(x) | BIT_NESS(v)) + +#define BIT_SHIFT_STBC_CFEND 0 +#define BIT_MASK_STBC_CFEND 0x3 +#define BIT_STBC_CFEND(x) (((x) & BIT_MASK_STBC_CFEND) << BIT_SHIFT_STBC_CFEND) +#define BITS_STBC_CFEND (BIT_MASK_STBC_CFEND << BIT_SHIFT_STBC_CFEND) +#define BIT_CLEAR_STBC_CFEND(x) ((x) & (~BITS_STBC_CFEND)) +#define BIT_GET_STBC_CFEND(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND) & BIT_MASK_STBC_CFEND) +#define BIT_SET_STBC_CFEND(x, v) (BIT_CLEAR_STBC_CFEND(x) | BIT_STBC_CFEND(v)) + +/* 2 REG_STBC_SETTING2 (Offset 0x04C5) */ + +#define BIT_SHIFT_CDEND_TXTIME_H 0 +#define BIT_MASK_CDEND_TXTIME_H 0x1f +#define BIT_CDEND_TXTIME_H(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_H) << BIT_SHIFT_CDEND_TXTIME_H) +#define BITS_CDEND_TXTIME_H \ + (BIT_MASK_CDEND_TXTIME_H << BIT_SHIFT_CDEND_TXTIME_H) +#define BIT_CLEAR_CDEND_TXTIME_H(x) ((x) & (~BITS_CDEND_TXTIME_H)) +#define BIT_GET_CDEND_TXTIME_H(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_H) & BIT_MASK_CDEND_TXTIME_H) +#define BIT_SET_CDEND_TXTIME_H(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_H(x) | BIT_CDEND_TXTIME_H(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_QUEUE_CTRL (Offset 0x04C6) */ + +#define BIT_FORCE_RND_PRI BIT(6) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_CTRL (Offset 0x04C6) */ + +#define BIT_R_FORCE_RND_PRI BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_QUEUE_CTRL (Offset 0x04C6) */ + +#define BIT_PTA_EDCCA_EN BIT(5) +#define BIT_PTA_WL_TX_EN BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_QUEUE_CTRL (Offset 0x04C6) */ + +#define BIT_R_USE_DATA_BW BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_QUEUE_CTRL (Offset 0x04C6) */ + +#define BIT_USE_DATA_BW BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_QUEUE_CTRL (Offset 0x04C6) */ + +#define BIT_TRI_PKT_INT_MODE1 BIT(2) +#define BIT_TRI_PKT_INT_MODE0 BIT(1) +#define BIT_ACQ_MODE_SEL BIT(0) + +/* 2 REG_SINGLE_AMPDU_CTRL (Offset 0x04C7) */ + +#define BIT_EN_SINGLE_APMDU BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SINGLE_AMPDU_CTRL (Offset 0x04C7) */ + +#define BIT_SHIFT_SNDTX_MAXTIME 0 +#define BIT_MASK_SNDTX_MAXTIME 0x7f +#define BIT_SNDTX_MAXTIME(x) \ + (((x) & BIT_MASK_SNDTX_MAXTIME) << BIT_SHIFT_SNDTX_MAXTIME) +#define BITS_SNDTX_MAXTIME (BIT_MASK_SNDTX_MAXTIME << BIT_SHIFT_SNDTX_MAXTIME) +#define BIT_CLEAR_SNDTX_MAXTIME(x) ((x) & (~BITS_SNDTX_MAXTIME)) +#define BIT_GET_SNDTX_MAXTIME(x) \ + (((x) >> BIT_SHIFT_SNDTX_MAXTIME) & BIT_MASK_SNDTX_MAXTIME) +#define BIT_SET_SNDTX_MAXTIME(x, v) \ + (BIT_CLEAR_SNDTX_MAXTIME(x) | BIT_SNDTX_MAXTIME(v)) + +/* 2 REG_PROT_MODE_CTRL (Offset 0x04C8) */ + +#define BIT_SND_SIFS_TXDATA BIT(31) +#define BIT_TX_SND_MATCH_MACID BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PROT_MODE_CTRL (Offset 0x04C8) */ + +#define BIT_SHIFT_RTS_MAX_AGG_NUM 24 +#define BIT_MASK_RTS_MAX_AGG_NUM 0x3f +#define BIT_RTS_MAX_AGG_NUM(x) \ + (((x) & BIT_MASK_RTS_MAX_AGG_NUM) << BIT_SHIFT_RTS_MAX_AGG_NUM) +#define BITS_RTS_MAX_AGG_NUM \ + (BIT_MASK_RTS_MAX_AGG_NUM << BIT_SHIFT_RTS_MAX_AGG_NUM) +#define BIT_CLEAR_RTS_MAX_AGG_NUM(x) ((x) & (~BITS_RTS_MAX_AGG_NUM)) +#define BIT_GET_RTS_MAX_AGG_NUM(x) \ + (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM) & BIT_MASK_RTS_MAX_AGG_NUM) +#define BIT_SET_RTS_MAX_AGG_NUM(x, v) \ + (BIT_CLEAR_RTS_MAX_AGG_NUM(x) | BIT_RTS_MAX_AGG_NUM(v)) + +#define BIT_SHIFT_MAX_AGG_NUM 16 +#define BIT_MASK_MAX_AGG_NUM 0x3f +#define BIT_MAX_AGG_NUM(x) \ + (((x) & BIT_MASK_MAX_AGG_NUM) << BIT_SHIFT_MAX_AGG_NUM) +#define BITS_MAX_AGG_NUM (BIT_MASK_MAX_AGG_NUM << BIT_SHIFT_MAX_AGG_NUM) +#define BIT_CLEAR_MAX_AGG_NUM(x) ((x) & (~BITS_MAX_AGG_NUM)) +#define BIT_GET_MAX_AGG_NUM(x) \ + (((x) >> BIT_SHIFT_MAX_AGG_NUM) & BIT_MASK_MAX_AGG_NUM) +#define BIT_SET_MAX_AGG_NUM(x, v) \ + (BIT_CLEAR_MAX_AGG_NUM(x) | BIT_MAX_AGG_NUM(v)) + +#define BIT_SHIFT_RTS_TXTIME_TH 8 +#define BIT_MASK_RTS_TXTIME_TH 0xff +#define BIT_RTS_TXTIME_TH(x) \ + (((x) & BIT_MASK_RTS_TXTIME_TH) << BIT_SHIFT_RTS_TXTIME_TH) +#define BITS_RTS_TXTIME_TH (BIT_MASK_RTS_TXTIME_TH << BIT_SHIFT_RTS_TXTIME_TH) +#define BIT_CLEAR_RTS_TXTIME_TH(x) ((x) & (~BITS_RTS_TXTIME_TH)) +#define BIT_GET_RTS_TXTIME_TH(x) \ + (((x) >> BIT_SHIFT_RTS_TXTIME_TH) & BIT_MASK_RTS_TXTIME_TH) +#define BIT_SET_RTS_TXTIME_TH(x, v) \ + (BIT_CLEAR_RTS_TXTIME_TH(x) | BIT_RTS_TXTIME_TH(v)) + +#define BIT_SHIFT_RTS_LEN_TH 0 +#define BIT_MASK_RTS_LEN_TH 0xff +#define BIT_RTS_LEN_TH(x) (((x) & BIT_MASK_RTS_LEN_TH) << BIT_SHIFT_RTS_LEN_TH) +#define BITS_RTS_LEN_TH (BIT_MASK_RTS_LEN_TH << BIT_SHIFT_RTS_LEN_TH) +#define BIT_CLEAR_RTS_LEN_TH(x) ((x) & (~BITS_RTS_LEN_TH)) +#define BIT_GET_RTS_LEN_TH(x) \ + (((x) >> BIT_SHIFT_RTS_LEN_TH) & BIT_MASK_RTS_LEN_TH) +#define BIT_SET_RTS_LEN_TH(x, v) (BIT_CLEAR_RTS_LEN_TH(x) | BIT_RTS_LEN_TH(v)) + +/* 2 REG_BAR_MODE_CTRL (Offset 0x04CC) */ + +#define BIT_SHIFT_BAR_RTY_LMT 16 +#define BIT_MASK_BAR_RTY_LMT 0x3 +#define BIT_BAR_RTY_LMT(x) \ + (((x) & BIT_MASK_BAR_RTY_LMT) << BIT_SHIFT_BAR_RTY_LMT) +#define BITS_BAR_RTY_LMT (BIT_MASK_BAR_RTY_LMT << BIT_SHIFT_BAR_RTY_LMT) +#define BIT_CLEAR_BAR_RTY_LMT(x) ((x) & (~BITS_BAR_RTY_LMT)) +#define BIT_GET_BAR_RTY_LMT(x) \ + (((x) >> BIT_SHIFT_BAR_RTY_LMT) & BIT_MASK_BAR_RTY_LMT) +#define BIT_SET_BAR_RTY_LMT(x, v) \ + (BIT_CLEAR_BAR_RTY_LMT(x) | BIT_BAR_RTY_LMT(v)) + +#define BIT_SHIFT_BAR_PKT_TXTIME_TH 8 +#define BIT_MASK_BAR_PKT_TXTIME_TH 0xff +#define BIT_BAR_PKT_TXTIME_TH(x) \ + (((x) & BIT_MASK_BAR_PKT_TXTIME_TH) << BIT_SHIFT_BAR_PKT_TXTIME_TH) +#define BITS_BAR_PKT_TXTIME_TH \ + (BIT_MASK_BAR_PKT_TXTIME_TH << BIT_SHIFT_BAR_PKT_TXTIME_TH) +#define BIT_CLEAR_BAR_PKT_TXTIME_TH(x) ((x) & (~BITS_BAR_PKT_TXTIME_TH)) +#define BIT_GET_BAR_PKT_TXTIME_TH(x) \ + (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH) & BIT_MASK_BAR_PKT_TXTIME_TH) +#define BIT_SET_BAR_PKT_TXTIME_TH(x, v) \ + (BIT_CLEAR_BAR_PKT_TXTIME_TH(x) | BIT_BAR_PKT_TXTIME_TH(v)) + +#define BIT_BAR_EN_V1 BIT(6) + +#define BIT_SHIFT_BAR_PKTNUM_TH_V1 0 +#define BIT_MASK_BAR_PKTNUM_TH_V1 0x3f +#define BIT_BAR_PKTNUM_TH_V1(x) \ + (((x) & BIT_MASK_BAR_PKTNUM_TH_V1) << BIT_SHIFT_BAR_PKTNUM_TH_V1) +#define BITS_BAR_PKTNUM_TH_V1 \ + (BIT_MASK_BAR_PKTNUM_TH_V1 << BIT_SHIFT_BAR_PKTNUM_TH_V1) +#define BIT_CLEAR_BAR_PKTNUM_TH_V1(x) ((x) & (~BITS_BAR_PKTNUM_TH_V1)) +#define BIT_GET_BAR_PKTNUM_TH_V1(x) \ + (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1) & BIT_MASK_BAR_PKTNUM_TH_V1) +#define BIT_SET_BAR_PKTNUM_TH_V1(x, v) \ + (BIT_CLEAR_BAR_PKTNUM_TH_V1(x) | BIT_BAR_PKTNUM_TH_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RA_TRY_RATE_AGG_LMT (Offset 0x04CF) */ + +#define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1 0 +#define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1 0x3f +#define BIT_RA_TRY_RATE_AGG_LMT_V1(x) \ + (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1) \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1) +#define BITS_RA_TRY_RATE_AGG_LMT_V1 \ + (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1 << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1) +#define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1(x) \ + ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1)) +#define BIT_GET_RA_TRY_RATE_AGG_LMT_V1(x) \ + (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1) & \ + BIT_MASK_RA_TRY_RATE_AGG_LMT_V1) +#define BIT_SET_RA_TRY_RATE_AGG_LMT_V1(x, v) \ + (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1(x) | BIT_RA_TRY_RATE_AGG_LMT_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_SLEEP_CTRL (Offset 0x04D0) */ + +#define BIT_SHIFT_DEBUG_PROTOCOL 24 +#define BIT_MASK_DEBUG_PROTOCOL 0xff +#define BIT_DEBUG_PROTOCOL(x) \ + (((x) & BIT_MASK_DEBUG_PROTOCOL) << BIT_SHIFT_DEBUG_PROTOCOL) +#define BITS_DEBUG_PROTOCOL \ + (BIT_MASK_DEBUG_PROTOCOL << BIT_SHIFT_DEBUG_PROTOCOL) +#define BIT_CLEAR_DEBUG_PROTOCOL(x) ((x) & (~BITS_DEBUG_PROTOCOL)) +#define BIT_GET_DEBUG_PROTOCOL(x) \ + (((x) >> BIT_SHIFT_DEBUG_PROTOCOL) & BIT_MASK_DEBUG_PROTOCOL) +#define BIT_SET_DEBUG_PROTOCOL(x, v) \ + (BIT_CLEAR_DEBUG_PROTOCOL(x) | BIT_DEBUG_PROTOCOL(v)) + +#define BIT_SHIFT_BCNQ_PGBNDY_RSEL 16 +#define BIT_MASK_BCNQ_PGBNDY_RSEL 0x7 +#define BIT_BCNQ_PGBNDY_RSEL(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_RSEL) << BIT_SHIFT_BCNQ_PGBNDY_RSEL) +#define BITS_BCNQ_PGBNDY_RSEL \ + (BIT_MASK_BCNQ_PGBNDY_RSEL << BIT_SHIFT_BCNQ_PGBNDY_RSEL) +#define BIT_CLEAR_BCNQ_PGBNDY_RSEL(x) ((x) & (~BITS_BCNQ_PGBNDY_RSEL)) +#define BIT_GET_BCNQ_PGBNDY_RSEL(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_RSEL) & BIT_MASK_BCNQ_PGBNDY_RSEL) +#define BIT_SET_BCNQ_PGBNDY_RSEL(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_RSEL(x) | BIT_BCNQ_PGBNDY_RSEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MACID_SLEEP2 (Offset 0x04D0) */ + +#define BIT_SHIFT_MACID95_64PKTSLEEP 0 +#define BIT_MASK_MACID95_64PKTSLEEP 0xffffffffL +#define BIT_MACID95_64PKTSLEEP(x) \ + (((x) & BIT_MASK_MACID95_64PKTSLEEP) << BIT_SHIFT_MACID95_64PKTSLEEP) +#define BITS_MACID95_64PKTSLEEP \ + (BIT_MASK_MACID95_64PKTSLEEP << BIT_SHIFT_MACID95_64PKTSLEEP) +#define BIT_CLEAR_MACID95_64PKTSLEEP(x) ((x) & (~BITS_MACID95_64PKTSLEEP)) +#define BIT_GET_MACID95_64PKTSLEEP(x) \ + (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP) & BIT_MASK_MACID95_64PKTSLEEP) +#define BIT_SET_MACID95_64PKTSLEEP(x, v) \ + (BIT_CLEAR_MACID95_64PKTSLEEP(x) | BIT_MACID95_64PKTSLEEP(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_SLEEP_CTRL (Offset 0x04D0) */ + +#define BIT_SHIFT_MACID_SLEEP_SEL 0 +#define BIT_MASK_MACID_SLEEP_SEL 0x7 +#define BIT_MACID_SLEEP_SEL(x) \ + (((x) & BIT_MASK_MACID_SLEEP_SEL) << BIT_SHIFT_MACID_SLEEP_SEL) +#define BITS_MACID_SLEEP_SEL \ + (BIT_MASK_MACID_SLEEP_SEL << BIT_SHIFT_MACID_SLEEP_SEL) +#define BIT_CLEAR_MACID_SLEEP_SEL(x) ((x) & (~BITS_MACID_SLEEP_SEL)) +#define BIT_GET_MACID_SLEEP_SEL(x) \ + (((x) >> BIT_SHIFT_MACID_SLEEP_SEL) & BIT_MASK_MACID_SLEEP_SEL) +#define BIT_SET_MACID_SLEEP_SEL(x, v) \ + (BIT_CLEAR_MACID_SLEEP_SEL(x) | BIT_MACID_SLEEP_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MACID_SLEEP (Offset 0x04D4) */ + +#define BIT_SHIFT_MACID31_0_PKTSLEEP 0 +#define BIT_MASK_MACID31_0_PKTSLEEP 0xffffffffL +#define BIT_MACID31_0_PKTSLEEP(x) \ + (((x) & BIT_MASK_MACID31_0_PKTSLEEP) << BIT_SHIFT_MACID31_0_PKTSLEEP) +#define BITS_MACID31_0_PKTSLEEP \ + (BIT_MASK_MACID31_0_PKTSLEEP << BIT_SHIFT_MACID31_0_PKTSLEEP) +#define BIT_CLEAR_MACID31_0_PKTSLEEP(x) ((x) & (~BITS_MACID31_0_PKTSLEEP)) +#define BIT_GET_MACID31_0_PKTSLEEP(x) \ + (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP) & BIT_MASK_MACID31_0_PKTSLEEP) +#define BIT_SET_MACID31_0_PKTSLEEP(x, v) \ + (BIT_CLEAR_MACID31_0_PKTSLEEP(x) | BIT_MACID31_0_PKTSLEEP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MACID_SLEEP (Offset 0x04D4) */ + +#define BIT_SHIFT_MACID31_0PKTSLEEP 0 +#define BIT_MASK_MACID31_0PKTSLEEP 0xffffffffL +#define BIT_MACID31_0PKTSLEEP(x) \ + (((x) & BIT_MASK_MACID31_0PKTSLEEP) << BIT_SHIFT_MACID31_0PKTSLEEP) +#define BITS_MACID31_0PKTSLEEP \ + (BIT_MASK_MACID31_0PKTSLEEP << BIT_SHIFT_MACID31_0PKTSLEEP) +#define BIT_CLEAR_MACID31_0PKTSLEEP(x) ((x) & (~BITS_MACID31_0PKTSLEEP)) +#define BIT_GET_MACID31_0PKTSLEEP(x) \ + (((x) >> BIT_SHIFT_MACID31_0PKTSLEEP) & BIT_MASK_MACID31_0PKTSLEEP) +#define BIT_SET_MACID31_0PKTSLEEP(x, v) \ + (BIT_CLEAR_MACID31_0PKTSLEEP(x) | BIT_MACID31_0PKTSLEEP(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_SLEEP_INFO (Offset 0x04D4) */ + +#define BIT_SHIFT_MACID_SLEEP_INFO 0 +#define BIT_MASK_MACID_SLEEP_INFO 0xffffffffL +#define BIT_MACID_SLEEP_INFO(x) \ + (((x) & BIT_MASK_MACID_SLEEP_INFO) << BIT_SHIFT_MACID_SLEEP_INFO) +#define BITS_MACID_SLEEP_INFO \ + (BIT_MASK_MACID_SLEEP_INFO << BIT_SHIFT_MACID_SLEEP_INFO) +#define BIT_CLEAR_MACID_SLEEP_INFO(x) ((x) & (~BITS_MACID_SLEEP_INFO)) +#define BIT_GET_MACID_SLEEP_INFO(x) \ + (((x) >> BIT_SHIFT_MACID_SLEEP_INFO) & BIT_MASK_MACID_SLEEP_INFO) +#define BIT_SET_MACID_SLEEP_INFO(x, v) \ + (BIT_CLEAR_MACID_SLEEP_INFO(x) | BIT_MACID_SLEEP_INFO(v)) + +#define BIT_SHIFT_PTCL_TOTAL_PG_V3 0 +#define BIT_MASK_PTCL_TOTAL_PG_V3 0x1fff +#define BIT_PTCL_TOTAL_PG_V3(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V3) << BIT_SHIFT_PTCL_TOTAL_PG_V3) +#define BITS_PTCL_TOTAL_PG_V3 \ + (BIT_MASK_PTCL_TOTAL_PG_V3 << BIT_SHIFT_PTCL_TOTAL_PG_V3) +#define BIT_CLEAR_PTCL_TOTAL_PG_V3(x) ((x) & (~BITS_PTCL_TOTAL_PG_V3)) +#define BIT_GET_PTCL_TOTAL_PG_V3(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V3) & BIT_MASK_PTCL_TOTAL_PG_V3) +#define BIT_SET_PTCL_TOTAL_PG_V3(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V3(x) | BIT_PTCL_TOTAL_PG_V3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HW_SEQ0 (Offset 0x04D8) */ + +#define BIT_SHIFT_HW_SSN_SEQ0 0 +#define BIT_MASK_HW_SSN_SEQ0 0xfff +#define BIT_HW_SSN_SEQ0(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ0) << BIT_SHIFT_HW_SSN_SEQ0) +#define BITS_HW_SSN_SEQ0 (BIT_MASK_HW_SSN_SEQ0 << BIT_SHIFT_HW_SSN_SEQ0) +#define BIT_CLEAR_HW_SSN_SEQ0(x) ((x) & (~BITS_HW_SSN_SEQ0)) +#define BIT_GET_HW_SSN_SEQ0(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ0) & BIT_MASK_HW_SSN_SEQ0) +#define BIT_SET_HW_SSN_SEQ0(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ0(x) | BIT_HW_SSN_SEQ0(v)) + +/* 2 REG_HW_SEQ1 (Offset 0x04DA) */ + +#define BIT_SHIFT_HW_SSN_SEQ1 0 +#define BIT_MASK_HW_SSN_SEQ1 0xfff +#define BIT_HW_SSN_SEQ1(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ1) << BIT_SHIFT_HW_SSN_SEQ1) +#define BITS_HW_SSN_SEQ1 (BIT_MASK_HW_SSN_SEQ1 << BIT_SHIFT_HW_SSN_SEQ1) +#define BIT_CLEAR_HW_SSN_SEQ1(x) ((x) & (~BITS_HW_SSN_SEQ1)) +#define BIT_GET_HW_SSN_SEQ1(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ1) & BIT_MASK_HW_SSN_SEQ1) +#define BIT_SET_HW_SSN_SEQ1(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ1(x) | BIT_HW_SSN_SEQ1(v)) + +/* 2 REG_HW_SEQ2 (Offset 0x04DC) */ + +#define BIT_SHIFT_HW_SSN_SEQ2 0 +#define BIT_MASK_HW_SSN_SEQ2 0xfff +#define BIT_HW_SSN_SEQ2(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ2) << BIT_SHIFT_HW_SSN_SEQ2) +#define BITS_HW_SSN_SEQ2 (BIT_MASK_HW_SSN_SEQ2 << BIT_SHIFT_HW_SSN_SEQ2) +#define BIT_CLEAR_HW_SSN_SEQ2(x) ((x) & (~BITS_HW_SSN_SEQ2)) +#define BIT_GET_HW_SSN_SEQ2(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ2) & BIT_MASK_HW_SSN_SEQ2) +#define BIT_SET_HW_SSN_SEQ2(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ2(x) | BIT_HW_SSN_SEQ2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_HW_SEQ3 (Offset 0x04DE) */ + +#define BIT_SHIFT_CSI_HWSSN_SEL 12 +#define BIT_MASK_CSI_HWSSN_SEL 0x3 +#define BIT_CSI_HWSSN_SEL(x) \ + (((x) & BIT_MASK_CSI_HWSSN_SEL) << BIT_SHIFT_CSI_HWSSN_SEL) +#define BITS_CSI_HWSSN_SEL (BIT_MASK_CSI_HWSSN_SEL << BIT_SHIFT_CSI_HWSSN_SEL) +#define BIT_CLEAR_CSI_HWSSN_SEL(x) ((x) & (~BITS_CSI_HWSSN_SEL)) +#define BIT_GET_CSI_HWSSN_SEL(x) \ + (((x) >> BIT_SHIFT_CSI_HWSSN_SEL) & BIT_MASK_CSI_HWSSN_SEL) +#define BIT_SET_CSI_HWSSN_SEL(x, v) \ + (BIT_CLEAR_CSI_HWSSN_SEL(x) | BIT_CSI_HWSSN_SEL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HW_SEQ3 (Offset 0x04DE) */ + +#define BIT_SHIFT_CSI_HWSEQ_SEL 12 +#define BIT_MASK_CSI_HWSEQ_SEL 0x3 +#define BIT_CSI_HWSEQ_SEL(x) \ + (((x) & BIT_MASK_CSI_HWSEQ_SEL) << BIT_SHIFT_CSI_HWSEQ_SEL) +#define BITS_CSI_HWSEQ_SEL (BIT_MASK_CSI_HWSEQ_SEL << BIT_SHIFT_CSI_HWSEQ_SEL) +#define BIT_CLEAR_CSI_HWSEQ_SEL(x) ((x) & (~BITS_CSI_HWSEQ_SEL)) +#define BIT_GET_CSI_HWSEQ_SEL(x) \ + (((x) >> BIT_SHIFT_CSI_HWSEQ_SEL) & BIT_MASK_CSI_HWSEQ_SEL) +#define BIT_SET_CSI_HWSEQ_SEL(x, v) \ + (BIT_CLEAR_CSI_HWSEQ_SEL(x) | BIT_CSI_HWSEQ_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HW_SEQ3 (Offset 0x04DE) */ + +#define BIT_SHIFT_HW_SSN_SEQ3 0 +#define BIT_MASK_HW_SSN_SEQ3 0xfff +#define BIT_HW_SSN_SEQ3(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ3) << BIT_SHIFT_HW_SSN_SEQ3) +#define BITS_HW_SSN_SEQ3 (BIT_MASK_HW_SSN_SEQ3 << BIT_SHIFT_HW_SSN_SEQ3) +#define BIT_CLEAR_HW_SSN_SEQ3(x) ((x) & (~BITS_HW_SSN_SEQ3)) +#define BIT_GET_HW_SSN_SEQ3(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ3) & BIT_MASK_HW_SSN_SEQ3) +#define BIT_SET_HW_SSN_SEQ3(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ3(x) | BIT_HW_SSN_SEQ3(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_CSI_SEQ (Offset 0x04DE) */ + +#define BIT_SHIFT_HW_CSI_SEQ 0 +#define BIT_MASK_HW_CSI_SEQ 0xfff +#define BIT_HW_CSI_SEQ(x) (((x) & BIT_MASK_HW_CSI_SEQ) << BIT_SHIFT_HW_CSI_SEQ) +#define BITS_HW_CSI_SEQ (BIT_MASK_HW_CSI_SEQ << BIT_SHIFT_HW_CSI_SEQ) +#define BIT_CLEAR_HW_CSI_SEQ(x) ((x) & (~BITS_HW_CSI_SEQ)) +#define BIT_GET_HW_CSI_SEQ(x) \ + (((x) >> BIT_SHIFT_HW_CSI_SEQ) & BIT_MASK_HW_CSI_SEQ) +#define BIT_SET_HW_CSI_SEQ(x, v) (BIT_CLEAR_HW_CSI_SEQ(x) | BIT_HW_CSI_SEQ(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_V1 (Offset 0x04E0) */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V1 2 +#define BIT_MASK_PTCL_TOTAL_PG_V1 0x1fff +#define BIT_PTCL_TOTAL_PG_V1(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V1) << BIT_SHIFT_PTCL_TOTAL_PG_V1) +#define BITS_PTCL_TOTAL_PG_V1 \ + (BIT_MASK_PTCL_TOTAL_PG_V1 << BIT_SHIFT_PTCL_TOTAL_PG_V1) +#define BIT_CLEAR_PTCL_TOTAL_PG_V1(x) ((x) & (~BITS_PTCL_TOTAL_PG_V1)) +#define BIT_GET_PTCL_TOTAL_PG_V1(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V1) & BIT_MASK_PTCL_TOTAL_PG_V1) +#define BIT_SET_PTCL_TOTAL_PG_V1(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V1(x) | BIT_PTCL_TOTAL_PG_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_V1 (Offset 0x04E0) */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V5 2 +#define BIT_MASK_PTCL_TOTAL_PG_V5 0x1fff +#define BIT_PTCL_TOTAL_PG_V5(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V5) << BIT_SHIFT_PTCL_TOTAL_PG_V5) +#define BITS_PTCL_TOTAL_PG_V5 \ + (BIT_MASK_PTCL_TOTAL_PG_V5 << BIT_SHIFT_PTCL_TOTAL_PG_V5) +#define BIT_CLEAR_PTCL_TOTAL_PG_V5(x) ((x) & (~BITS_PTCL_TOTAL_PG_V5)) +#define BIT_GET_PTCL_TOTAL_PG_V5(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V5) & BIT_MASK_PTCL_TOTAL_PG_V5) +#define BIT_SET_PTCL_TOTAL_PG_V5(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V5(x) | BIT_PTCL_TOTAL_PG_V5(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_V1 (Offset 0x04E0) */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V2 2 +#define BIT_MASK_PTCL_TOTAL_PG_V2 0x3fff +#define BIT_PTCL_TOTAL_PG_V2(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V2) << BIT_SHIFT_PTCL_TOTAL_PG_V2) +#define BITS_PTCL_TOTAL_PG_V2 \ + (BIT_MASK_PTCL_TOTAL_PG_V2 << BIT_SHIFT_PTCL_TOTAL_PG_V2) +#define BIT_CLEAR_PTCL_TOTAL_PG_V2(x) ((x) & (~BITS_PTCL_TOTAL_PG_V2)) +#define BIT_GET_PTCL_TOTAL_PG_V2(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V2) & BIT_MASK_PTCL_TOTAL_PG_V2) +#define BIT_SET_PTCL_TOTAL_PG_V2(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V2(x) | BIT_PTCL_TOTAL_PG_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS (Offset 0x04E0) */ + +#define BIT_TX_NULL_1 BIT(1) +#define BIT_TX_NULL_0 BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_MUARB_SEARCH_ERR BIT(14) +#define BIT_MU_BFEN_ERR BIT(12) +#define BIT_NDPA_DROPNULL_ERR BIT(11) +#define BIT_NDPA_DROPPKT_ERR BIT(10) +#define BIT_PTCL_PKYIN_ERR BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V4 8 +#define BIT_MASK_PTCL_TOTAL_PG_V4 0xff +#define BIT_PTCL_TOTAL_PG_V4(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V4) << BIT_SHIFT_PTCL_TOTAL_PG_V4) +#define BITS_PTCL_TOTAL_PG_V4 \ + (BIT_MASK_PTCL_TOTAL_PG_V4 << BIT_SHIFT_PTCL_TOTAL_PG_V4) +#define BIT_CLEAR_PTCL_TOTAL_PG_V4(x) ((x) & (~BITS_PTCL_TOTAL_PG_V4)) +#define BIT_GET_PTCL_TOTAL_PG_V4(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V4) & BIT_MASK_PTCL_TOTAL_PG_V4) +#define BIT_SET_PTCL_TOTAL_PG_V4(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V4(x) | BIT_PTCL_TOTAL_PG_V4(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_PTCL_QSELCNL_ERR BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_PTCL_TOTAL_PG_8 BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_PTCL_RATE_TABLE_INVALID BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */ + +#define BIT_P2P_OFF_DISTX_EN BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_PTCL_RATE_TABLE_INVALID_V1 BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_FTM_T2R_ERROR BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */ + +#define BIT_PTCL_ERR0 BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_TXTIMEOUT_ERR BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */ + +#define BIT_PTCL_ERR1 BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_NULLPAGE_ERR BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */ + +#define BIT_PTCL_ERR2 BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_CONTENTION_ERR BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */ + +#define BIT_PTCL_ERR3 BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_HEADNULL_ERR BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */ + +#define BIT_PTCL_ERR4 BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_OVERFLOW_ERR BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */ + +#define BIT_PTCL_ERR5 BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_ERR_STATUS_V1 (Offset 0x04E2) */ + +#define BIT_QUEUE_INDEX_ERR BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_EXTEND (Offset 0x04E3) */ + +#define BIT_CLI3_TX_NULL_1 BIT(7) +#define BIT_CLI3_TX_NULL_0 BIT(6) +#define BIT_CLI2_TX_NULL_1 BIT(5) +#define BIT_CLI2_TX_NULL_0 BIT(4) +#define BIT_CLI1_TX_NULL_1 BIT(3) +#define BIT_CLI1_TX_NULL_0 BIT(2) +#define BIT_CLI0_TX_NULL_1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_PKT_NUM (Offset 0x04E3) */ + +#define BIT_SHIFT_PTCL_TOTAL_PG 0 +#define BIT_MASK_PTCL_TOTAL_PG 0xff +#define BIT_PTCL_TOTAL_PG(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG) << BIT_SHIFT_PTCL_TOTAL_PG) +#define BITS_PTCL_TOTAL_PG (BIT_MASK_PTCL_TOTAL_PG << BIT_SHIFT_PTCL_TOTAL_PG) +#define BIT_CLEAR_PTCL_TOTAL_PG(x) ((x) & (~BITS_PTCL_TOTAL_PG)) +#define BIT_GET_PTCL_TOTAL_PG(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG) & BIT_MASK_PTCL_TOTAL_PG) +#define BIT_SET_PTCL_TOTAL_PG(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG(x) | BIT_PTCL_TOTAL_PG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_EXTEND (Offset 0x04E3) */ + +#define BIT_CLI0_TX_NULL_0 BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_TRXRPT_MISS_CNT (Offset 0x04E3) */ + +#define BIT_SHIFT_TRXRPT_MISS_CNT 0 +#define BIT_MASK_TRXRPT_MISS_CNT 0x7 +#define BIT_TRXRPT_MISS_CNT(x) \ + (((x) & BIT_MASK_TRXRPT_MISS_CNT) << BIT_SHIFT_TRXRPT_MISS_CNT) +#define BITS_TRXRPT_MISS_CNT \ + (BIT_MASK_TRXRPT_MISS_CNT << BIT_SHIFT_TRXRPT_MISS_CNT) +#define BIT_CLEAR_TRXRPT_MISS_CNT(x) ((x) & (~BITS_TRXRPT_MISS_CNT)) +#define BIT_GET_TRXRPT_MISS_CNT(x) \ + (((x) >> BIT_SHIFT_TRXRPT_MISS_CNT) & BIT_MASK_TRXRPT_MISS_CNT) +#define BIT_SET_TRXRPT_MISS_CNT(x, v) \ + (BIT_CLEAR_TRXRPT_MISS_CNT(x) | BIT_TRXRPT_MISS_CNT(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN (Offset 0x04E4) */ + +#define BIT_MAX_PRETX_AGGR_EN BIT(19) + +#define BIT_SHIFT_MAX_PRETX_AGGR_TIME 8 +#define BIT_MASK_MAX_PRETX_AGGR_TIME 0x7ff +#define BIT_MAX_PRETX_AGGR_TIME(x) \ + (((x) & BIT_MASK_MAX_PRETX_AGGR_TIME) << BIT_SHIFT_MAX_PRETX_AGGR_TIME) +#define BITS_MAX_PRETX_AGGR_TIME \ + (BIT_MASK_MAX_PRETX_AGGR_TIME << BIT_SHIFT_MAX_PRETX_AGGR_TIME) +#define BIT_CLEAR_MAX_PRETX_AGGR_TIME(x) ((x) & (~BITS_MAX_PRETX_AGGR_TIME)) +#define BIT_GET_MAX_PRETX_AGGR_TIME(x) \ + (((x) >> BIT_SHIFT_MAX_PRETX_AGGR_TIME) & BIT_MASK_MAX_PRETX_AGGR_TIME) +#define BIT_SET_MAX_PRETX_AGGR_TIME(x, v) \ + (BIT_CLEAR_MAX_PRETX_AGGR_TIME(x) | BIT_MAX_PRETX_AGGR_TIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_V2 (Offset 0x04E4) */ + +#define BIT_HIQ_DROP BIT(7) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN (Offset 0x04E4) */ + +#define BIT_HGQ_DEL_EN BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_V2 (Offset 0x04E4) */ + +#define BIT_MGQ_DROP BIT(6) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN (Offset 0x04E4) */ + +#define BIT_MGQ_DEL_EN BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN (Offset 0x04E4) */ + +#define BIT_VIDEO_JUST_DROP BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_V2 (Offset 0x04E4) */ + +#define BIT_TX_NULL_1_V1 BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN (Offset 0x04E4) */ + +#define BIT_VIDEO_ENHANCEMENT_FUN_EN BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN (Offset 0x04E4) */ + +#define BIT_SHIFT_MEDIUM_HAS_IDLE_TRIGGER 0 +#define BIT_MASK_MEDIUM_HAS_IDLE_TRIGGER 0xff +#define BIT_MEDIUM_HAS_IDLE_TRIGGER(x) \ + (((x) & BIT_MASK_MEDIUM_HAS_IDLE_TRIGGER) \ + << BIT_SHIFT_MEDIUM_HAS_IDLE_TRIGGER) +#define BITS_MEDIUM_HAS_IDLE_TRIGGER \ + (BIT_MASK_MEDIUM_HAS_IDLE_TRIGGER << BIT_SHIFT_MEDIUM_HAS_IDLE_TRIGGER) +#define BIT_CLEAR_MEDIUM_HAS_IDLE_TRIGGER(x) \ + ((x) & (~BITS_MEDIUM_HAS_IDLE_TRIGGER)) +#define BIT_GET_MEDIUM_HAS_IDLE_TRIGGER(x) \ + (((x) >> BIT_SHIFT_MEDIUM_HAS_IDLE_TRIGGER) & \ + BIT_MASK_MEDIUM_HAS_IDLE_TRIGGER) +#define BIT_SET_MEDIUM_HAS_IDLE_TRIGGER(x, v) \ + (BIT_CLEAR_MEDIUM_HAS_IDLE_TRIGGER(x) | BIT_MEDIUM_HAS_IDLE_TRIGGER(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_V2 (Offset 0x04E4) */ + +#define BIT_TX_NULL_0_V1 BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/* 2 REG_PRECNT_CTRL (Offset 0x04E5) */ + +#define BIT_SHIFT_COLLISION_DETECT_TIME 12 +#define BIT_MASK_COLLISION_DETECT_TIME 0xf +#define BIT_COLLISION_DETECT_TIME(x) \ + (((x) & BIT_MASK_COLLISION_DETECT_TIME) \ + << BIT_SHIFT_COLLISION_DETECT_TIME) +#define BITS_COLLISION_DETECT_TIME \ + (BIT_MASK_COLLISION_DETECT_TIME << BIT_SHIFT_COLLISION_DETECT_TIME) +#define BIT_CLEAR_COLLISION_DETECT_TIME(x) ((x) & (~BITS_COLLISION_DETECT_TIME)) +#define BIT_GET_COLLISION_DETECT_TIME(x) \ + (((x) >> BIT_SHIFT_COLLISION_DETECT_TIME) & \ + BIT_MASK_COLLISION_DETECT_TIME) +#define BIT_SET_COLLISION_DETECT_TIME(x, v) \ + (BIT_CLEAR_COLLISION_DETECT_TIME(x) | BIT_COLLISION_DETECT_TIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PRECNT_CTRL (Offset 0x04E5) */ + +#define BIT_EN_PRECNT BIT(11) + +#define BIT_SHIFT_PRECNT_TH 0 +#define BIT_MASK_PRECNT_TH 0x7ff +#define BIT_PRECNT_TH(x) (((x) & BIT_MASK_PRECNT_TH) << BIT_SHIFT_PRECNT_TH) +#define BITS_PRECNT_TH (BIT_MASK_PRECNT_TH << BIT_SHIFT_PRECNT_TH) +#define BIT_CLEAR_PRECNT_TH(x) ((x) & (~BITS_PRECNT_TH)) +#define BIT_GET_PRECNT_TH(x) (((x) >> BIT_SHIFT_PRECNT_TH) & BIT_MASK_PRECNT_TH) +#define BIT_SET_PRECNT_TH(x, v) (BIT_CLEAR_PRECNT_TH(x) | BIT_PRECNT_TH(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_NULL_PKT_STATUS_EXTEND_V1 (Offset 0x04E7) */ + +#define BIT_CLI3_TX_NULL_1_V1 BIT(7) +#define BIT_CLI3_TX_NULL_0_V1 BIT(6) +#define BIT_CLI2_TX_NULL_1_V1 BIT(5) +#define BIT_CLI2_TX_NULL_0_V1 BIT(4) +#define BIT_CLI1_TX_NULL_1_V1 BIT(3) +#define BIT_CLI1_TX_NULL_0_V1 BIT(2) +#define BIT_CLI0_TX_NULL_1_V1 BIT(1) +#define BIT_CLI0_TX_NULL_0_V1 BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_POLLUTE_PKT_CNT (Offset 0x04E8) */ + +#define BIT_SHIFT_BT_POLLUTE_PKT_CNT 0 +#define BIT_MASK_BT_POLLUTE_PKT_CNT 0xffff +#define BIT_BT_POLLUTE_PKT_CNT(x) \ + (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT) << BIT_SHIFT_BT_POLLUTE_PKT_CNT) +#define BITS_BT_POLLUTE_PKT_CNT \ + (BIT_MASK_BT_POLLUTE_PKT_CNT << BIT_SHIFT_BT_POLLUTE_PKT_CNT) +#define BIT_CLEAR_BT_POLLUTE_PKT_CNT(x) ((x) & (~BITS_BT_POLLUTE_PKT_CNT)) +#define BIT_GET_BT_POLLUTE_PKT_CNT(x) \ + (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT) & BIT_MASK_BT_POLLUTE_PKT_CNT) +#define BIT_SET_BT_POLLUTE_PKT_CNT(x, v) \ + (BIT_CLEAR_BT_POLLUTE_PKT_CNT(x) | BIT_BT_POLLUTE_PKT_CNT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_DROP_NUM (Offset 0x04EC) */ + +#define BIT_SHIFT_DROP_PKT_NUM 0 +#define BIT_MASK_DROP_PKT_NUM 0xffff +#define BIT_DROP_PKT_NUM(x) \ + (((x) & BIT_MASK_DROP_PKT_NUM) << BIT_SHIFT_DROP_PKT_NUM) +#define BITS_DROP_PKT_NUM (BIT_MASK_DROP_PKT_NUM << BIT_SHIFT_DROP_PKT_NUM) +#define BIT_CLEAR_DROP_PKT_NUM(x) ((x) & (~BITS_DROP_PKT_NUM)) +#define BIT_GET_DROP_PKT_NUM(x) \ + (((x) >> BIT_SHIFT_DROP_PKT_NUM) & BIT_MASK_DROP_PKT_NUM) +#define BIT_SET_DROP_PKT_NUM(x, v) \ + (BIT_CLEAR_DROP_PKT_NUM(x) | BIT_DROP_PKT_NUM(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PTCL_DBG_V1 (Offset 0x04EC) */ + +#define BIT_SHIFT_PTCL_DBG 0 +#define BIT_MASK_PTCL_DBG 0xffffffffL +#define BIT_PTCL_DBG(x) (((x) & BIT_MASK_PTCL_DBG) << BIT_SHIFT_PTCL_DBG) +#define BITS_PTCL_DBG (BIT_MASK_PTCL_DBG << BIT_SHIFT_PTCL_DBG) +#define BIT_CLEAR_PTCL_DBG(x) ((x) & (~BITS_PTCL_DBG)) +#define BIT_GET_PTCL_DBG(x) (((x) >> BIT_SHIFT_PTCL_DBG) & BIT_MASK_PTCL_DBG) +#define BIT_SET_PTCL_DBG(x, v) (BIT_CLEAR_PTCL_DBG(x) | BIT_PTCL_DBG(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PTCL_TX_RPT (Offset 0x04F0) */ + +#define BIT_SHIFT_AC_TX_RPT_INFO 0 +#define BIT_MASK_AC_TX_RPT_INFO 0xffffffffffffffffL +#define BIT_AC_TX_RPT_INFO(x) \ + (((x) & BIT_MASK_AC_TX_RPT_INFO) << BIT_SHIFT_AC_TX_RPT_INFO) +#define BITS_AC_TX_RPT_INFO \ + (BIT_MASK_AC_TX_RPT_INFO << BIT_SHIFT_AC_TX_RPT_INFO) +#define BIT_CLEAR_AC_TX_RPT_INFO(x) ((x) & (~BITS_AC_TX_RPT_INFO)) +#define BIT_GET_AC_TX_RPT_INFO(x) \ + (((x) >> BIT_SHIFT_AC_TX_RPT_INFO) & BIT_MASK_AC_TX_RPT_INFO) +#define BIT_SET_AC_TX_RPT_INFO(x, v) \ + (BIT_CLEAR_AC_TX_RPT_INFO(x) | BIT_AC_TX_RPT_INFO(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TX_RPT_INFO_L32 (Offset 0x04F0) */ + +#define BIT_SHIFT_AC_TX_RPT_INFO_L32 0 +#define BIT_MASK_AC_TX_RPT_INFO_L32 0xffffffffL +#define BIT_AC_TX_RPT_INFO_L32(x) \ + (((x) & BIT_MASK_AC_TX_RPT_INFO_L32) << BIT_SHIFT_AC_TX_RPT_INFO_L32) +#define BITS_AC_TX_RPT_INFO_L32 \ + (BIT_MASK_AC_TX_RPT_INFO_L32 << BIT_SHIFT_AC_TX_RPT_INFO_L32) +#define BIT_CLEAR_AC_TX_RPT_INFO_L32(x) ((x) & (~BITS_AC_TX_RPT_INFO_L32)) +#define BIT_GET_AC_TX_RPT_INFO_L32(x) \ + (((x) >> BIT_SHIFT_AC_TX_RPT_INFO_L32) & BIT_MASK_AC_TX_RPT_INFO_L32) +#define BIT_SET_AC_TX_RPT_INFO_L32(x, v) \ + (BIT_CLEAR_AC_TX_RPT_INFO_L32(x) | BIT_AC_TX_RPT_INFO_L32(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TXOP_EXTRA_CTRL (Offset 0x04F0) */ + +#define BIT_TXOP_EFFICIENCY_EN BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BT_POLLUTE_PKTCNT (Offset 0x04F0) */ + +#define BIT_SHIFT_BT_POLLUTE_PKTCNT 0 +#define BIT_MASK_BT_POLLUTE_PKTCNT 0xffff +#define BIT_BT_POLLUTE_PKTCNT(x) \ + (((x) & BIT_MASK_BT_POLLUTE_PKTCNT) << BIT_SHIFT_BT_POLLUTE_PKTCNT) +#define BITS_BT_POLLUTE_PKTCNT \ + (BIT_MASK_BT_POLLUTE_PKTCNT << BIT_SHIFT_BT_POLLUTE_PKTCNT) +#define BIT_CLEAR_BT_POLLUTE_PKTCNT(x) ((x) & (~BITS_BT_POLLUTE_PKTCNT)) +#define BIT_GET_BT_POLLUTE_PKTCNT(x) \ + (((x) >> BIT_SHIFT_BT_POLLUTE_PKTCNT) & BIT_MASK_BT_POLLUTE_PKTCNT) +#define BIT_SET_BT_POLLUTE_PKTCNT(x, v) \ + (BIT_CLEAR_BT_POLLUTE_PKTCNT(x) | BIT_BT_POLLUTE_PKTCNT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPUMGQ_TIMER_CTRL2 (Offset 0x04F4) */ + +#define BIT_SHIFT_TRI_HEAD_ADDR 16 +#define BIT_MASK_TRI_HEAD_ADDR 0xfff +#define BIT_TRI_HEAD_ADDR(x) \ + (((x) & BIT_MASK_TRI_HEAD_ADDR) << BIT_SHIFT_TRI_HEAD_ADDR) +#define BITS_TRI_HEAD_ADDR (BIT_MASK_TRI_HEAD_ADDR << BIT_SHIFT_TRI_HEAD_ADDR) +#define BIT_CLEAR_TRI_HEAD_ADDR(x) ((x) & (~BITS_TRI_HEAD_ADDR)) +#define BIT_GET_TRI_HEAD_ADDR(x) \ + (((x) >> BIT_SHIFT_TRI_HEAD_ADDR) & BIT_MASK_TRI_HEAD_ADDR) +#define BIT_SET_TRI_HEAD_ADDR(x, v) \ + (BIT_CLEAR_TRI_HEAD_ADDR(x) | BIT_TRI_HEAD_ADDR(v)) + +#define BIT_DROP_TH_EN BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TX_RPT_INFO_H32 (Offset 0x04F4) */ + +#define BIT_SHIFT_AC_TX_RPT_INFO_H32 0 +#define BIT_MASK_AC_TX_RPT_INFO_H32 0xffffffffL +#define BIT_AC_TX_RPT_INFO_H32(x) \ + (((x) & BIT_MASK_AC_TX_RPT_INFO_H32) << BIT_SHIFT_AC_TX_RPT_INFO_H32) +#define BITS_AC_TX_RPT_INFO_H32 \ + (BIT_MASK_AC_TX_RPT_INFO_H32 << BIT_SHIFT_AC_TX_RPT_INFO_H32) +#define BIT_CLEAR_AC_TX_RPT_INFO_H32(x) ((x) & (~BITS_AC_TX_RPT_INFO_H32)) +#define BIT_GET_AC_TX_RPT_INFO_H32(x) \ + (((x) >> BIT_SHIFT_AC_TX_RPT_INFO_H32) & BIT_MASK_AC_TX_RPT_INFO_H32) +#define BIT_SET_AC_TX_RPT_INFO_H32(x, v) \ + (BIT_CLEAR_AC_TX_RPT_INFO_H32(x) | BIT_AC_TX_RPT_INFO_H32(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPUMGQ_TIMER_CTRL2 (Offset 0x04F4) */ + +#define BIT_SHIFT_DROP_TH 0 +#define BIT_MASK_DROP_TH 0xff +#define BIT_DROP_TH(x) (((x) & BIT_MASK_DROP_TH) << BIT_SHIFT_DROP_TH) +#define BITS_DROP_TH (BIT_MASK_DROP_TH << BIT_SHIFT_DROP_TH) +#define BIT_CLEAR_DROP_TH(x) ((x) & (~BITS_DROP_TH)) +#define BIT_GET_DROP_TH(x) (((x) >> BIT_SHIFT_DROP_TH) & BIT_MASK_DROP_TH) +#define BIT_SET_DROP_TH(x, v) (BIT_CLEAR_DROP_TH(x) | BIT_DROP_TH(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PTCL_DBG_OUT (Offset 0x04F8) */ + +#define BIT_SHIFT_PTCL_DBG_OUT 0 +#define BIT_MASK_PTCL_DBG_OUT 0xffffffffL +#define BIT_PTCL_DBG_OUT(x) \ + (((x) & BIT_MASK_PTCL_DBG_OUT) << BIT_SHIFT_PTCL_DBG_OUT) +#define BITS_PTCL_DBG_OUT (BIT_MASK_PTCL_DBG_OUT << BIT_SHIFT_PTCL_DBG_OUT) +#define BIT_CLEAR_PTCL_DBG_OUT(x) ((x) & (~BITS_PTCL_DBG_OUT)) +#define BIT_GET_PTCL_DBG_OUT(x) \ + (((x) >> BIT_SHIFT_PTCL_DBG_OUT) & BIT_MASK_PTCL_DBG_OUT) +#define BIT_SET_PTCL_DBG_OUT(x, v) \ + (BIT_CLEAR_PTCL_DBG_OUT(x) | BIT_PTCL_DBG_OUT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */ + +#define BIT_MOREDATA_CTRL2_EN BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */ + +#define BIT_MOREDATA_CTRL2_EN_V2 BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT) + +/* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */ + +#define BIT_MOREDATA_CTRL1_EN BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */ + +#define BIT_MOREDATA_CTRL1_EN_V2 BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */ + +#define BIT_EN_BCN_TRXRPT BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */ + +#define BIT_PKTIN_MOREDATA_REPLACE_ENABLE BIT(16) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_DUMMY_PAGE4_V1 (Offset 0x04FC) */ + +#define BIT_BCN_EN_EXTHWSEQ BIT(1) +#define BIT_BCN_EN_HWSEQ BIT(0) + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION 0xffffffffffffffffL +#define BIT_R_MU_STA_GTAB_POSITION(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION) +#define BITS_R_MU_STA_GTAB_POSITION \ + (BIT_MASK_R_MU_STA_GTAB_POSITION << BIT_SHIFT_R_MU_STA_GTAB_POSITION) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION)) +#define BIT_GET_R_MU_STA_GTAB_POSITION(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION) +#define BIT_SET_R_MU_STA_GTAB_POSITION(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION(x) | BIT_R_MU_STA_GTAB_POSITION(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MOREDATA (Offset 0x04FE) */ + +#define BIT_MOREDATA_CTRL2_EN_V1 BIT(3) +#define BIT_MOREDATA_CTRL1_EN_V1 BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DUMMY_PAGE4_1 (Offset 0x04FE) */ + +#define BIT_EN_BCN_TRXRPT_V2 BIT(1) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MOREDATA (Offset 0x04FE) */ + +#define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_EDCA_VO_PARAM (Offset 0x0500) */ + +#define BIT_SHIFT_TXOPLIMIT 16 +#define BIT_MASK_TXOPLIMIT 0x7ff +#define BIT_TXOPLIMIT(x) (((x) & BIT_MASK_TXOPLIMIT) << BIT_SHIFT_TXOPLIMIT) +#define BITS_TXOPLIMIT (BIT_MASK_TXOPLIMIT << BIT_SHIFT_TXOPLIMIT) +#define BIT_CLEAR_TXOPLIMIT(x) ((x) & (~BITS_TXOPLIMIT)) +#define BIT_GET_TXOPLIMIT(x) (((x) >> BIT_SHIFT_TXOPLIMIT) & BIT_MASK_TXOPLIMIT) +#define BIT_SET_TXOPLIMIT(x, v) (BIT_CLEAR_TXOPLIMIT(x) | BIT_TXOPLIMIT(v)) + +#define BIT_SHIFT_CW 8 +#define BIT_MASK_CW 0xff +#define BIT_CW(x) (((x) & BIT_MASK_CW) << BIT_SHIFT_CW) +#define BITS_CW (BIT_MASK_CW << BIT_SHIFT_CW) +#define BIT_CLEAR_CW(x) ((x) & (~BITS_CW)) +#define BIT_GET_CW(x) (((x) >> BIT_SHIFT_CW) & BIT_MASK_CW) +#define BIT_SET_CW(x, v) (BIT_CLEAR_CW(x) | BIT_CW(v)) + +#define BIT_SHIFT_AIFS 0 +#define BIT_MASK_AIFS 0xff +#define BIT_AIFS(x) (((x) & BIT_MASK_AIFS) << BIT_SHIFT_AIFS) +#define BITS_AIFS (BIT_MASK_AIFS << BIT_SHIFT_AIFS) +#define BIT_CLEAR_AIFS(x) ((x) & (~BITS_AIFS)) +#define BIT_GET_AIFS(x) (((x) >> BIT_SHIFT_AIFS) & BIT_MASK_AIFS) +#define BIT_SET_AIFS(x, v) (BIT_CLEAR_AIFS(x) | BIT_AIFS(v)) + +/* 2 REG_BCNTCFG (Offset 0x0510) */ + +#define BIT_SHIFT_BCNCW_MAX 12 +#define BIT_MASK_BCNCW_MAX 0xf +#define BIT_BCNCW_MAX(x) (((x) & BIT_MASK_BCNCW_MAX) << BIT_SHIFT_BCNCW_MAX) +#define BITS_BCNCW_MAX (BIT_MASK_BCNCW_MAX << BIT_SHIFT_BCNCW_MAX) +#define BIT_CLEAR_BCNCW_MAX(x) ((x) & (~BITS_BCNCW_MAX)) +#define BIT_GET_BCNCW_MAX(x) (((x) >> BIT_SHIFT_BCNCW_MAX) & BIT_MASK_BCNCW_MAX) +#define BIT_SET_BCNCW_MAX(x, v) (BIT_CLEAR_BCNCW_MAX(x) | BIT_BCNCW_MAX(v)) + +#define BIT_SHIFT_BCNCW_MIN 8 +#define BIT_MASK_BCNCW_MIN 0xf +#define BIT_BCNCW_MIN(x) (((x) & BIT_MASK_BCNCW_MIN) << BIT_SHIFT_BCNCW_MIN) +#define BITS_BCNCW_MIN (BIT_MASK_BCNCW_MIN << BIT_SHIFT_BCNCW_MIN) +#define BIT_CLEAR_BCNCW_MIN(x) ((x) & (~BITS_BCNCW_MIN)) +#define BIT_GET_BCNCW_MIN(x) (((x) >> BIT_SHIFT_BCNCW_MIN) & BIT_MASK_BCNCW_MIN) +#define BIT_SET_BCNCW_MIN(x, v) (BIT_CLEAR_BCNCW_MIN(x) | BIT_BCNCW_MIN(v)) + +#define BIT_SHIFT_BCNIFS 0 +#define BIT_MASK_BCNIFS 0xff +#define BIT_BCNIFS(x) (((x) & BIT_MASK_BCNIFS) << BIT_SHIFT_BCNIFS) +#define BITS_BCNIFS (BIT_MASK_BCNIFS << BIT_SHIFT_BCNIFS) +#define BIT_CLEAR_BCNIFS(x) ((x) & (~BITS_BCNIFS)) +#define BIT_GET_BCNIFS(x) (((x) >> BIT_SHIFT_BCNIFS) & BIT_MASK_BCNIFS) +#define BIT_SET_BCNIFS(x, v) (BIT_CLEAR_BCNIFS(x) | BIT_BCNIFS(v)) + +/* 2 REG_PIFS (Offset 0x0512) */ + +#define BIT_SHIFT_PIFS 0 +#define BIT_MASK_PIFS 0xff +#define BIT_PIFS(x) (((x) & BIT_MASK_PIFS) << BIT_SHIFT_PIFS) +#define BITS_PIFS (BIT_MASK_PIFS << BIT_SHIFT_PIFS) +#define BIT_CLEAR_PIFS(x) ((x) & (~BITS_PIFS)) +#define BIT_GET_PIFS(x) (((x) >> BIT_SHIFT_PIFS) & BIT_MASK_PIFS) +#define BIT_SET_PIFS(x, v) (BIT_CLEAR_PIFS(x) | BIT_PIFS(v)) + +/* 2 REG_RDG_PIFS (Offset 0x0513) */ + +#define BIT_SHIFT_RDG_PIFS 0 +#define BIT_MASK_RDG_PIFS 0xff +#define BIT_RDG_PIFS(x) (((x) & BIT_MASK_RDG_PIFS) << BIT_SHIFT_RDG_PIFS) +#define BITS_RDG_PIFS (BIT_MASK_RDG_PIFS << BIT_SHIFT_RDG_PIFS) +#define BIT_CLEAR_RDG_PIFS(x) ((x) & (~BITS_RDG_PIFS)) +#define BIT_GET_RDG_PIFS(x) (((x) >> BIT_SHIFT_RDG_PIFS) & BIT_MASK_RDG_PIFS) +#define BIT_SET_RDG_PIFS(x, v) (BIT_CLEAR_RDG_PIFS(x) | BIT_RDG_PIFS(v)) + +/* 2 REG_SIFS (Offset 0x0514) */ + +#define BIT_SHIFT_SIFS_OFDM_TRX 24 +#define BIT_MASK_SIFS_OFDM_TRX 0xff +#define BIT_SIFS_OFDM_TRX(x) \ + (((x) & BIT_MASK_SIFS_OFDM_TRX) << BIT_SHIFT_SIFS_OFDM_TRX) +#define BITS_SIFS_OFDM_TRX (BIT_MASK_SIFS_OFDM_TRX << BIT_SHIFT_SIFS_OFDM_TRX) +#define BIT_CLEAR_SIFS_OFDM_TRX(x) ((x) & (~BITS_SIFS_OFDM_TRX)) +#define BIT_GET_SIFS_OFDM_TRX(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_TRX) & BIT_MASK_SIFS_OFDM_TRX) +#define BIT_SET_SIFS_OFDM_TRX(x, v) \ + (BIT_CLEAR_SIFS_OFDM_TRX(x) | BIT_SIFS_OFDM_TRX(v)) + +#define BIT_SHIFT_SIFS_CCK_TRX 16 +#define BIT_MASK_SIFS_CCK_TRX 0xff +#define BIT_SIFS_CCK_TRX(x) \ + (((x) & BIT_MASK_SIFS_CCK_TRX) << BIT_SHIFT_SIFS_CCK_TRX) +#define BITS_SIFS_CCK_TRX (BIT_MASK_SIFS_CCK_TRX << BIT_SHIFT_SIFS_CCK_TRX) +#define BIT_CLEAR_SIFS_CCK_TRX(x) ((x) & (~BITS_SIFS_CCK_TRX)) +#define BIT_GET_SIFS_CCK_TRX(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_TRX) & BIT_MASK_SIFS_CCK_TRX) +#define BIT_SET_SIFS_CCK_TRX(x, v) \ + (BIT_CLEAR_SIFS_CCK_TRX(x) | BIT_SIFS_CCK_TRX(v)) + +#define BIT_SHIFT_SIFS_OFDM_CTX 8 +#define BIT_MASK_SIFS_OFDM_CTX 0xff +#define BIT_SIFS_OFDM_CTX(x) \ + (((x) & BIT_MASK_SIFS_OFDM_CTX) << BIT_SHIFT_SIFS_OFDM_CTX) +#define BITS_SIFS_OFDM_CTX (BIT_MASK_SIFS_OFDM_CTX << BIT_SHIFT_SIFS_OFDM_CTX) +#define BIT_CLEAR_SIFS_OFDM_CTX(x) ((x) & (~BITS_SIFS_OFDM_CTX)) +#define BIT_GET_SIFS_OFDM_CTX(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_CTX) & BIT_MASK_SIFS_OFDM_CTX) +#define BIT_SET_SIFS_OFDM_CTX(x, v) \ + (BIT_CLEAR_SIFS_OFDM_CTX(x) | BIT_SIFS_OFDM_CTX(v)) + +#define BIT_SHIFT_SIFS_CCK_CTX 0 +#define BIT_MASK_SIFS_CCK_CTX 0xff +#define BIT_SIFS_CCK_CTX(x) \ + (((x) & BIT_MASK_SIFS_CCK_CTX) << BIT_SHIFT_SIFS_CCK_CTX) +#define BITS_SIFS_CCK_CTX (BIT_MASK_SIFS_CCK_CTX << BIT_SHIFT_SIFS_CCK_CTX) +#define BIT_CLEAR_SIFS_CCK_CTX(x) ((x) & (~BITS_SIFS_CCK_CTX)) +#define BIT_GET_SIFS_CCK_CTX(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_CTX) & BIT_MASK_SIFS_CCK_CTX) +#define BIT_SET_SIFS_CCK_CTX(x, v) \ + (BIT_CLEAR_SIFS_CCK_CTX(x) | BIT_SIFS_CCK_CTX(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TSFTR_SYN_OFFSET (Offset 0x0518) */ + +#define BIT_SHIFT_TSFTR_SNC_OFFSET 0 +#define BIT_MASK_TSFTR_SNC_OFFSET 0xffff +#define BIT_TSFTR_SNC_OFFSET(x) \ + (((x) & BIT_MASK_TSFTR_SNC_OFFSET) << BIT_SHIFT_TSFTR_SNC_OFFSET) +#define BITS_TSFTR_SNC_OFFSET \ + (BIT_MASK_TSFTR_SNC_OFFSET << BIT_SHIFT_TSFTR_SNC_OFFSET) +#define BIT_CLEAR_TSFTR_SNC_OFFSET(x) ((x) & (~BITS_TSFTR_SNC_OFFSET)) +#define BIT_GET_TSFTR_SNC_OFFSET(x) \ + (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET) & BIT_MASK_TSFTR_SNC_OFFSET) +#define BIT_SET_TSFTR_SNC_OFFSET(x, v) \ + (BIT_CLEAR_TSFTR_SNC_OFFSET(x) | BIT_TSFTR_SNC_OFFSET(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_AGGR_BREAK_TIME (Offset 0x051A) */ + +#define BIT_SHIFT_AGGR_BK_TIME 0 +#define BIT_MASK_AGGR_BK_TIME 0xff +#define BIT_AGGR_BK_TIME(x) \ + (((x) & BIT_MASK_AGGR_BK_TIME) << BIT_SHIFT_AGGR_BK_TIME) +#define BITS_AGGR_BK_TIME (BIT_MASK_AGGR_BK_TIME << BIT_SHIFT_AGGR_BK_TIME) +#define BIT_CLEAR_AGGR_BK_TIME(x) ((x) & (~BITS_AGGR_BK_TIME)) +#define BIT_GET_AGGR_BK_TIME(x) \ + (((x) >> BIT_SHIFT_AGGR_BK_TIME) & BIT_MASK_AGGR_BK_TIME) +#define BIT_SET_AGGR_BK_TIME(x, v) \ + (BIT_CLEAR_AGGR_BK_TIME(x) | BIT_AGGR_BK_TIME(v)) + +/* 2 REG_SLOT (Offset 0x051B) */ + +#define BIT_SHIFT_SLOT 0 +#define BIT_MASK_SLOT 0xff +#define BIT_SLOT(x) (((x) & BIT_MASK_SLOT) << BIT_SHIFT_SLOT) +#define BITS_SLOT (BIT_MASK_SLOT << BIT_SHIFT_SLOT) +#define BIT_CLEAR_SLOT(x) ((x) & (~BITS_SLOT)) +#define BIT_GET_SLOT(x) (((x) >> BIT_SHIFT_SLOT) & BIT_MASK_SLOT) +#define BIT_SET_SLOT(x, v) (BIT_CLEAR_SLOT(x) | BIT_SLOT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_EDCA_CPUMGQ_PARAM (Offset 0x051C) */ + +#define BIT_SHIFT_CW_V1 8 +#define BIT_MASK_CW_V1 0xff +#define BIT_CW_V1(x) (((x) & BIT_MASK_CW_V1) << BIT_SHIFT_CW_V1) +#define BITS_CW_V1 (BIT_MASK_CW_V1 << BIT_SHIFT_CW_V1) +#define BIT_CLEAR_CW_V1(x) ((x) & (~BITS_CW_V1)) +#define BIT_GET_CW_V1(x) (((x) >> BIT_SHIFT_CW_V1) & BIT_MASK_CW_V1) +#define BIT_SET_CW_V1(x, v) (BIT_CLEAR_CW_V1(x) | BIT_CW_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_NOA_ON_ERLY_TIME (Offset 0x051C) */ + +#define BIT_SHIFT__NOA_ON_ERLY_TIME 0 +#define BIT_MASK__NOA_ON_ERLY_TIME 0xff +#define BIT__NOA_ON_ERLY_TIME(x) \ + (((x) & BIT_MASK__NOA_ON_ERLY_TIME) << BIT_SHIFT__NOA_ON_ERLY_TIME) +#define BITS__NOA_ON_ERLY_TIME \ + (BIT_MASK__NOA_ON_ERLY_TIME << BIT_SHIFT__NOA_ON_ERLY_TIME) +#define BIT_CLEAR__NOA_ON_ERLY_TIME(x) ((x) & (~BITS__NOA_ON_ERLY_TIME)) +#define BIT_GET__NOA_ON_ERLY_TIME(x) \ + (((x) >> BIT_SHIFT__NOA_ON_ERLY_TIME) & BIT_MASK__NOA_ON_ERLY_TIME) +#define BIT_SET__NOA_ON_ERLY_TIME(x, v) \ + (BIT_CLEAR__NOA_ON_ERLY_TIME(x) | BIT__NOA_ON_ERLY_TIME(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_EDCA_CPUMGQ_PARAM (Offset 0x051C) */ + +#define BIT_SHIFT_AIFS_V1 0 +#define BIT_MASK_AIFS_V1 0xff +#define BIT_AIFS_V1(x) (((x) & BIT_MASK_AIFS_V1) << BIT_SHIFT_AIFS_V1) +#define BITS_AIFS_V1 (BIT_MASK_AIFS_V1 << BIT_SHIFT_AIFS_V1) +#define BIT_CLEAR_AIFS_V1(x) ((x) & (~BITS_AIFS_V1)) +#define BIT_GET_AIFS_V1(x) (((x) >> BIT_SHIFT_AIFS_V1) & BIT_MASK_AIFS_V1) +#define BIT_SET_AIFS_V1(x, v) (BIT_CLEAR_AIFS_V1(x) | BIT_AIFS_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_NOA_OFF_ERLY_TIME (Offset 0x051D) */ + +#define BIT_SHIFT__NOA_OFF_ERLY_TIME 0 +#define BIT_MASK__NOA_OFF_ERLY_TIME 0xff +#define BIT__NOA_OFF_ERLY_TIME(x) \ + (((x) & BIT_MASK__NOA_OFF_ERLY_TIME) << BIT_SHIFT__NOA_OFF_ERLY_TIME) +#define BITS__NOA_OFF_ERLY_TIME \ + (BIT_MASK__NOA_OFF_ERLY_TIME << BIT_SHIFT__NOA_OFF_ERLY_TIME) +#define BIT_CLEAR__NOA_OFF_ERLY_TIME(x) ((x) & (~BITS__NOA_OFF_ERLY_TIME)) +#define BIT_GET__NOA_OFF_ERLY_TIME(x) \ + (((x) >> BIT_SHIFT__NOA_OFF_ERLY_TIME) & BIT_MASK__NOA_OFF_ERLY_TIME) +#define BIT_SET__NOA_OFF_ERLY_TIME(x, v) \ + (BIT_CLEAR__NOA_OFF_ERLY_TIME(x) | BIT__NOA_OFF_ERLY_TIME(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPUMGQ_PAUSE (Offset 0x051E) */ + +#define BIT_MAC_STOP_CPUMGQ_V1 BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PS_TIMER_CTRL (Offset 0x051F) */ + +#define BIT_PS_TIMER_B_EN_V1 BIT(7) + +#define BIT_SHIFT_PS_TIMER_B_TSF_SEL_V1 4 +#define BIT_MASK_PS_TIMER_B_TSF_SEL_V1 0x3 +#define BIT_PS_TIMER_B_TSF_SEL_V1(x) \ + (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_V1) \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_V1) +#define BITS_PS_TIMER_B_TSF_SEL_V1 \ + (BIT_MASK_PS_TIMER_B_TSF_SEL_V1 << BIT_SHIFT_PS_TIMER_B_TSF_SEL_V1) +#define BIT_CLEAR_PS_TIMER_B_TSF_SEL_V1(x) ((x) & (~BITS_PS_TIMER_B_TSF_SEL_V1)) +#define BIT_GET_PS_TIMER_B_TSF_SEL_V1(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_V1) & \ + BIT_MASK_PS_TIMER_B_TSF_SEL_V1) +#define BIT_SET_PS_TIMER_B_TSF_SEL_V1(x, v) \ + (BIT_CLEAR_PS_TIMER_B_TSF_SEL_V1(x) | BIT_PS_TIMER_B_TSF_SEL_V1(v)) + +#define BIT_PS_TIMER_A_EN_V1 BIT(3) + +#define BIT_SHIFT_PS_TIMER_A_TSF_SEL_V1 0 +#define BIT_MASK_PS_TIMER_A_TSF_SEL_V1 0x3 +#define BIT_PS_TIMER_A_TSF_SEL_V1(x) \ + (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_V1) \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_V1) +#define BITS_PS_TIMER_A_TSF_SEL_V1 \ + (BIT_MASK_PS_TIMER_A_TSF_SEL_V1 << BIT_SHIFT_PS_TIMER_A_TSF_SEL_V1) +#define BIT_CLEAR_PS_TIMER_A_TSF_SEL_V1(x) ((x) & (~BITS_PS_TIMER_A_TSF_SEL_V1)) +#define BIT_GET_PS_TIMER_A_TSF_SEL_V1(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_V1) & \ + BIT_MASK_PS_TIMER_A_TSF_SEL_V1) +#define BIT_SET_PS_TIMER_A_TSF_SEL_V1(x, v) \ + (BIT_CLEAR_PS_TIMER_A_TSF_SEL_V1(x) | BIT_PS_TIMER_A_TSF_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TX_PTCL_CTRL (Offset 0x0520) */ + +#define BIT_DIS_EDCCA BIT(15) +#define BIT_DIS_CCA BIT(14) +#define BIT_LSIG_TXOP_TXCMD_NAV BIT(13) +#define BIT_SIFS_BK_EN BIT(12) + +#define BIT_SHIFT_TXQ_NAV_MSK 8 +#define BIT_MASK_TXQ_NAV_MSK 0xf +#define BIT_TXQ_NAV_MSK(x) \ + (((x) & BIT_MASK_TXQ_NAV_MSK) << BIT_SHIFT_TXQ_NAV_MSK) +#define BITS_TXQ_NAV_MSK (BIT_MASK_TXQ_NAV_MSK << BIT_SHIFT_TXQ_NAV_MSK) +#define BIT_CLEAR_TXQ_NAV_MSK(x) ((x) & (~BITS_TXQ_NAV_MSK)) +#define BIT_GET_TXQ_NAV_MSK(x) \ + (((x) >> BIT_SHIFT_TXQ_NAV_MSK) & BIT_MASK_TXQ_NAV_MSK) +#define BIT_SET_TXQ_NAV_MSK(x, v) \ + (BIT_CLEAR_TXQ_NAV_MSK(x) | BIT_TXQ_NAV_MSK(v)) + +#define BIT_DIS_CW BIT(7) +#define BIT_NAV_END_TXOP BIT(6) +#define BIT_RDG_END_TXOP BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TX_PTCL_CTRL (Offset 0x0520) */ + +#define BIT_AC_INBCN_HOLD BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TX_PTCL_CTRL (Offset 0x0520) */ + +#define BIT_MGTQ_TXOP_EN BIT(3) +#define BIT_MGTQ_RTSMF_EN BIT(2) +#define BIT_HIQ_RTSMF_EN BIT(1) +#define BIT_BCN_RTSMF_EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXPAUSE (Offset 0x0522) */ + +#define BIT_STOP_BCN_HI_MGT BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TXPAUSE (Offset 0x0522) */ + +#define BIT_MAC_STOPCPUMGQ BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXPAUSE (Offset 0x0522) */ + +#define BIT_MAC_STOPBCNQ BIT(6) +#define BIT_MAC_STOPHIQ BIT(5) +#define BIT_MAC_STOPMGQ BIT(4) +#define BIT_MAC_STOPBK BIT(3) +#define BIT_MAC_STOPBE BIT(2) +#define BIT_MAC_STOPVI BIT(1) +#define BIT_MAC_STOPVO BIT(0) + +/* 2 REG_DIS_TXREQ_CLR (Offset 0x0523) */ + +#define BIT_DIS_BT_CCA BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_DIS_TXREQ_CLR (Offset 0x0523) */ + +#define BIT_DIS_TXREQ_CLR_CPUMGQ BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_DIS_TXREQ_CLR (Offset 0x0523) */ + +#define BIT_DIS_TXREQ_CLR_HI BIT(5) +#define BIT_DIS_TXREQ_CLR_MGQ BIT(4) +#define BIT_DIS_TXREQ_CLR_VO BIT(3) +#define BIT_DIS_TXREQ_CLR_VI BIT(2) +#define BIT_DIS_TXREQ_CLR_BE BIT(1) +#define BIT_DIS_TXREQ_CLR_BK BIT(0) + +/* 2 REG_RD_CTRL (Offset 0x0524) */ + +#define BIT_EN_CLR_TXREQ_INCCA BIT(15) +#define BIT_DIS_TX_OVER_BCNQ BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RD_CTRL (Offset 0x0524) */ + +#define BIT_EN_BCNERR_INCCCA BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RD_CTRL (Offset 0x0524) */ + +#define BIT_EN_BCNERR_INCCA BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RD_CTRL (Offset 0x0524) */ + +#define BIT_EN_BCNERR_INEDCCA BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RD_CTRL (Offset 0x0524) */ + +#define BIT_EDCCA_MSK_CNTDOWN_EN BIT(11) +#define BIT_DIS_TXOP_CFE BIT(10) +#define BIT_DIS_LSIG_CFE BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RD_CTRL (Offset 0x0524) */ + +#define BIT_DIS_STBC_CFE BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RD_CTRL (Offset 0x0524) */ + +#define BIT_BKQ_RD_INIT_EN BIT(7) +#define BIT_BEQ_RD_INIT_EN BIT(6) +#define BIT_VIQ_RD_INIT_EN BIT(5) +#define BIT_VOQ_RD_INIT_EN BIT(4) +#define BIT_BKQ_RD_RESP_EN BIT(3) +#define BIT_BEQ_RD_RESP_EN BIT(2) +#define BIT_VIQ_RD_RESP_EN BIT(1) +#define BIT_VOQ_RD_RESP_EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBSSID_CTRL (Offset 0x0526) */ + +#define BIT_MBID_BCNQ7_EN BIT(7) +#define BIT_MBID_BCNQ6_EN BIT(6) +#define BIT_MBID_BCNQ5_EN BIT(5) +#define BIT_MBID_BCNQ4_EN BIT(4) +#define BIT_MBID_BCNQ3_EN BIT(3) +#define BIT_MBID_BCNQ2_EN BIT(2) +#define BIT_MBID_BCNQ1_EN BIT(1) +#define BIT_MBID_BCNQ0_EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_P2PPS_CTRL (Offset 0x0527) */ + +#define BIT_P2P_CTW_ALLSTASLEEP BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_P2PPS_CTRL (Offset 0x0527) */ + +#define BIT_P2P_DISTX_SEL BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_P2PPS_CTRL (Offset 0x0527) */ + +#define BIT_PWR_MGT_EN BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_P2PPS_CTRL (Offset 0x0527) */ + +#define BIT_P2P_BCN_AREA_EN BIT(4) +#define BIT_P2P_CTWND_EN BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_P2PPS_CTRL (Offset 0x0527) */ + +#define BIT_P2P_NOA1_EN BIT(2) +#define BIT_P2P_NOA0_EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_P2PPS_CTRL (Offset 0x0527) */ + +#define BIT_P2P_BCN_SEL BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PKT_LIFETIME_CTRL (Offset 0x0528) */ + +#define BIT_EN_P2P_CTWND1 BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_PKT_LIFETIME_CTRL (Offset 0x0528) */ + +#define BIT_EN_TBTT_AREA_FOR_BB BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PKT_LIFETIME_CTRL (Offset 0x0528) */ + +#define BIT_EN_BKF_CLR_TXREQ BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PKT_LIFETIME_CTRL (Offset 0x0528) */ + +#define BIT_EN_TSFBIT32_RST_P2P BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PKT_LIFETIME_CTRL (Offset 0x0528) */ + +#define BIT_EN_BCN_TX_BTCCA BIT(20) +#define BIT_DIS_PKT_TX_ATIM BIT(19) +#define BIT_DIS_BCN_DIS_CTN BIT(18) +#define BIT_EN_NAVEND_RST_TXOP BIT(17) +#define BIT_EN_FILTER_CCA BIT(16) + +#define BIT_SHIFT_CCA_FILTER_THRS 8 +#define BIT_MASK_CCA_FILTER_THRS 0xff +#define BIT_CCA_FILTER_THRS(x) \ + (((x) & BIT_MASK_CCA_FILTER_THRS) << BIT_SHIFT_CCA_FILTER_THRS) +#define BITS_CCA_FILTER_THRS \ + (BIT_MASK_CCA_FILTER_THRS << BIT_SHIFT_CCA_FILTER_THRS) +#define BIT_CLEAR_CCA_FILTER_THRS(x) ((x) & (~BITS_CCA_FILTER_THRS)) +#define BIT_GET_CCA_FILTER_THRS(x) \ + (((x) >> BIT_SHIFT_CCA_FILTER_THRS) & BIT_MASK_CCA_FILTER_THRS) +#define BIT_SET_CCA_FILTER_THRS(x, v) \ + (BIT_CLEAR_CCA_FILTER_THRS(x) | BIT_CCA_FILTER_THRS(v)) + +#define BIT_SHIFT_EDCCA_THRS 0 +#define BIT_MASK_EDCCA_THRS 0xff +#define BIT_EDCCA_THRS(x) (((x) & BIT_MASK_EDCCA_THRS) << BIT_SHIFT_EDCCA_THRS) +#define BITS_EDCCA_THRS (BIT_MASK_EDCCA_THRS << BIT_SHIFT_EDCCA_THRS) +#define BIT_CLEAR_EDCCA_THRS(x) ((x) & (~BITS_EDCCA_THRS)) +#define BIT_GET_EDCCA_THRS(x) \ + (((x) >> BIT_SHIFT_EDCCA_THRS) & BIT_MASK_EDCCA_THRS) +#define BIT_SET_EDCCA_THRS(x, v) (BIT_CLEAR_EDCCA_THRS(x) | BIT_EDCCA_THRS(v)) + +/* 2 REG_P2PPS_SPEC_STATE (Offset 0x052B) */ + +#define BIT_SPEC_POWER_STATE BIT(7) +#define BIT_SPEC_CTWINDOW_ON BIT(6) +#define BIT_SPEC_BEACON_AREA_ON BIT(5) +#define BIT_SPEC_CTWIN_EARLY_DISTX BIT(4) +#define BIT_SPEC_NOA1_OFF_PERIOD BIT(3) +#define BIT_SPEC_FORCE_DOZE1 BIT(2) +#define BIT_SPEC_NOA0_OFF_PERIOD BIT(1) +#define BIT_SPEC_FORCE_DOZE0 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXOP_LIMIT_CTRL (Offset 0x052C) */ + +#define BIT_SHIFT_TXOP_TBTT_CNT 24 +#define BIT_MASK_TXOP_TBTT_CNT 0xff +#define BIT_TXOP_TBTT_CNT(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT) << BIT_SHIFT_TXOP_TBTT_CNT) +#define BITS_TXOP_TBTT_CNT (BIT_MASK_TXOP_TBTT_CNT << BIT_SHIFT_TXOP_TBTT_CNT) +#define BIT_CLEAR_TXOP_TBTT_CNT(x) ((x) & (~BITS_TXOP_TBTT_CNT)) +#define BIT_GET_TXOP_TBTT_CNT(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT) & BIT_MASK_TXOP_TBTT_CNT) +#define BIT_SET_TXOP_TBTT_CNT(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT(x) | BIT_TXOP_TBTT_CNT(v)) + +#define BIT_SHIFT_TXOP_TBTT_CNT_SEL 20 +#define BIT_MASK_TXOP_TBTT_CNT_SEL 0xf +#define BIT_TXOP_TBTT_CNT_SEL(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_SEL) << BIT_SHIFT_TXOP_TBTT_CNT_SEL) +#define BITS_TXOP_TBTT_CNT_SEL \ + (BIT_MASK_TXOP_TBTT_CNT_SEL << BIT_SHIFT_TXOP_TBTT_CNT_SEL) +#define BIT_CLEAR_TXOP_TBTT_CNT_SEL(x) ((x) & (~BITS_TXOP_TBTT_CNT_SEL)) +#define BIT_GET_TXOP_TBTT_CNT_SEL(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_SEL) & BIT_MASK_TXOP_TBTT_CNT_SEL) +#define BIT_SET_TXOP_TBTT_CNT_SEL(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_SEL(x) | BIT_TXOP_TBTT_CNT_SEL(v)) + +#define BIT_SHIFT_TXOP_LMT_EN 16 +#define BIT_MASK_TXOP_LMT_EN 0xf +#define BIT_TXOP_LMT_EN(x) \ + (((x) & BIT_MASK_TXOP_LMT_EN) << BIT_SHIFT_TXOP_LMT_EN) +#define BITS_TXOP_LMT_EN (BIT_MASK_TXOP_LMT_EN << BIT_SHIFT_TXOP_LMT_EN) +#define BIT_CLEAR_TXOP_LMT_EN(x) ((x) & (~BITS_TXOP_LMT_EN)) +#define BIT_GET_TXOP_LMT_EN(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_EN) & BIT_MASK_TXOP_LMT_EN) +#define BIT_SET_TXOP_LMT_EN(x, v) \ + (BIT_CLEAR_TXOP_LMT_EN(x) | BIT_TXOP_LMT_EN(v)) + +#define BIT_SHIFT_TXOP_LMT_TX_TIME 8 +#define BIT_MASK_TXOP_LMT_TX_TIME 0xff +#define BIT_TXOP_LMT_TX_TIME(x) \ + (((x) & BIT_MASK_TXOP_LMT_TX_TIME) << BIT_SHIFT_TXOP_LMT_TX_TIME) +#define BITS_TXOP_LMT_TX_TIME \ + (BIT_MASK_TXOP_LMT_TX_TIME << BIT_SHIFT_TXOP_LMT_TX_TIME) +#define BIT_CLEAR_TXOP_LMT_TX_TIME(x) ((x) & (~BITS_TXOP_LMT_TX_TIME)) +#define BIT_GET_TXOP_LMT_TX_TIME(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_TX_TIME) & BIT_MASK_TXOP_LMT_TX_TIME) +#define BIT_SET_TXOP_LMT_TX_TIME(x, v) \ + (BIT_CLEAR_TXOP_LMT_TX_TIME(x) | BIT_TXOP_LMT_TX_TIME(v)) + +#define BIT_TXOP_CNT_TRIGGER_RESET BIT(7) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_TBTT_AREA_BLK_4AC (Offset 0x052C) */ + +#define BIT_EN_TBTT_AREA_BLK_4AC BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PS_TIMER_A_V2 (Offset 0x052C) */ + +#define BIT_SHIFT_PS_TIMER_A_V2 0 +#define BIT_MASK_PS_TIMER_A_V2 0xffffffffL +#define BIT_PS_TIMER_A_V2(x) \ + (((x) & BIT_MASK_PS_TIMER_A_V2) << BIT_SHIFT_PS_TIMER_A_V2) +#define BITS_PS_TIMER_A_V2 (BIT_MASK_PS_TIMER_A_V2 << BIT_SHIFT_PS_TIMER_A_V2) +#define BIT_CLEAR_PS_TIMER_A_V2(x) ((x) & (~BITS_PS_TIMER_A_V2)) +#define BIT_GET_PS_TIMER_A_V2(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_V2) & BIT_MASK_PS_TIMER_A_V2) +#define BIT_SET_PS_TIMER_A_V2(x, v) \ + (BIT_CLEAR_PS_TIMER_A_V2(x) | BIT_PS_TIMER_A_V2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXOP_LIMIT_CTRL (Offset 0x052C) */ + +#define BIT_SHIFT_TXOP_LMT_PKT_NUM 0 +#define BIT_MASK_TXOP_LMT_PKT_NUM 0x3f +#define BIT_TXOP_LMT_PKT_NUM(x) \ + (((x) & BIT_MASK_TXOP_LMT_PKT_NUM) << BIT_SHIFT_TXOP_LMT_PKT_NUM) +#define BITS_TXOP_LMT_PKT_NUM \ + (BIT_MASK_TXOP_LMT_PKT_NUM << BIT_SHIFT_TXOP_LMT_PKT_NUM) +#define BIT_CLEAR_TXOP_LMT_PKT_NUM(x) ((x) & (~BITS_TXOP_LMT_PKT_NUM)) +#define BIT_GET_TXOP_LMT_PKT_NUM(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_PKT_NUM) & BIT_MASK_TXOP_LMT_PKT_NUM) +#define BIT_SET_TXOP_LMT_PKT_NUM(x, v) \ + (BIT_CLEAR_TXOP_LMT_PKT_NUM(x) | BIT_TXOP_LMT_PKT_NUM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PON_DIS_TXTIME (Offset 0x0531) */ + +#define BIT_SHIFT_P2PON_DIS_TXTIME 0 +#define BIT_MASK_P2PON_DIS_TXTIME 0xff +#define BIT_P2PON_DIS_TXTIME(x) \ + (((x) & BIT_MASK_P2PON_DIS_TXTIME) << BIT_SHIFT_P2PON_DIS_TXTIME) +#define BITS_P2PON_DIS_TXTIME \ + (BIT_MASK_P2PON_DIS_TXTIME << BIT_SHIFT_P2PON_DIS_TXTIME) +#define BIT_CLEAR_P2PON_DIS_TXTIME(x) ((x) & (~BITS_P2PON_DIS_TXTIME)) +#define BIT_GET_P2PON_DIS_TXTIME(x) \ + (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME) & BIT_MASK_P2PON_DIS_TXTIME) +#define BIT_SET_P2PON_DIS_TXTIME(x, v) \ + (BIT_CLEAR_P2PON_DIS_TXTIME(x) | BIT_P2PON_DIS_TXTIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PS_TIMER_B_V2 (Offset 0x0534) */ + +#define BIT_FTM_PTT_TSF_R2T_SEL_V1 BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CCA_TXEN_CNT (Offset 0x0534) */ + +#define BIT_ENABLE_STOP_UPDATE_NAV BIT(21) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PS_TIMER_B_V2 (Offset 0x0534) */ + +#define BIT_TBTT_DIG BIT(20) +#define BIT_FTM_PTT_TSF_T2R_SEL_V1 BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CCA_TXEN_CNT (Offset 0x0534) */ + +#define BIT_CCA_TXEN_CNT_SWITCH BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PS_TIMER_B_V2 (Offset 0x0534) */ + +#define BIT_FTM_PTT_TSF_SEL_V1 BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CCA_TXEN_CNT (Offset 0x0534) */ + +#define BIT_CCA_TXEN_CNT_EN BIT(16) + +#define BIT_SHIFT_CCA_TXEN_BIG_CNT 8 +#define BIT_MASK_CCA_TXEN_BIG_CNT 0xff +#define BIT_CCA_TXEN_BIG_CNT(x) \ + (((x) & BIT_MASK_CCA_TXEN_BIG_CNT) << BIT_SHIFT_CCA_TXEN_BIG_CNT) +#define BITS_CCA_TXEN_BIG_CNT \ + (BIT_MASK_CCA_TXEN_BIG_CNT << BIT_SHIFT_CCA_TXEN_BIG_CNT) +#define BIT_CLEAR_CCA_TXEN_BIG_CNT(x) ((x) & (~BITS_CCA_TXEN_BIG_CNT)) +#define BIT_GET_CCA_TXEN_BIG_CNT(x) \ + (((x) >> BIT_SHIFT_CCA_TXEN_BIG_CNT) & BIT_MASK_CCA_TXEN_BIG_CNT) +#define BIT_SET_CCA_TXEN_BIG_CNT(x, v) \ + (BIT_CLEAR_CCA_TXEN_BIG_CNT(x) | BIT_CCA_TXEN_BIG_CNT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PS_TIMER_B_V2 (Offset 0x0534) */ + +#define BIT_SHIFT_PS_TIMER_B_V2 0 +#define BIT_MASK_PS_TIMER_B_V2 0xffffffffL +#define BIT_PS_TIMER_B_V2(x) \ + (((x) & BIT_MASK_PS_TIMER_B_V2) << BIT_SHIFT_PS_TIMER_B_V2) +#define BITS_PS_TIMER_B_V2 (BIT_MASK_PS_TIMER_B_V2 << BIT_SHIFT_PS_TIMER_B_V2) +#define BIT_CLEAR_PS_TIMER_B_V2(x) ((x) & (~BITS_PS_TIMER_B_V2)) +#define BIT_GET_PS_TIMER_B_V2(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_V2) & BIT_MASK_PS_TIMER_B_V2) +#define BIT_SET_PS_TIMER_B_V2(x, v) \ + (BIT_CLEAR_PS_TIMER_B_V2(x) | BIT_PS_TIMER_B_V2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CCA_TXEN_CNT (Offset 0x0534) */ + +#define BIT_SHIFT_CCA_TXEN_SMALL_CNT 0 +#define BIT_MASK_CCA_TXEN_SMALL_CNT 0xff +#define BIT_CCA_TXEN_SMALL_CNT(x) \ + (((x) & BIT_MASK_CCA_TXEN_SMALL_CNT) << BIT_SHIFT_CCA_TXEN_SMALL_CNT) +#define BITS_CCA_TXEN_SMALL_CNT \ + (BIT_MASK_CCA_TXEN_SMALL_CNT << BIT_SHIFT_CCA_TXEN_SMALL_CNT) +#define BIT_CLEAR_CCA_TXEN_SMALL_CNT(x) ((x) & (~BITS_CCA_TXEN_SMALL_CNT)) +#define BIT_GET_CCA_TXEN_SMALL_CNT(x) \ + (((x) >> BIT_SHIFT_CCA_TXEN_SMALL_CNT) & BIT_MASK_CCA_TXEN_SMALL_CNT) +#define BIT_SET_CCA_TXEN_SMALL_CNT(x, v) \ + (BIT_CLEAR_CCA_TXEN_SMALL_CNT(x) | BIT_CCA_TXEN_SMALL_CNT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_THR (Offset 0x0538) */ + +#define BIT_SHIFT_BK_QUEUE_THR 24 +#define BIT_MASK_BK_QUEUE_THR 0xff +#define BIT_BK_QUEUE_THR(x) \ + (((x) & BIT_MASK_BK_QUEUE_THR) << BIT_SHIFT_BK_QUEUE_THR) +#define BITS_BK_QUEUE_THR (BIT_MASK_BK_QUEUE_THR << BIT_SHIFT_BK_QUEUE_THR) +#define BIT_CLEAR_BK_QUEUE_THR(x) ((x) & (~BITS_BK_QUEUE_THR)) +#define BIT_GET_BK_QUEUE_THR(x) \ + (((x) >> BIT_SHIFT_BK_QUEUE_THR) & BIT_MASK_BK_QUEUE_THR) +#define BIT_SET_BK_QUEUE_THR(x, v) \ + (BIT_CLEAR_BK_QUEUE_THR(x) | BIT_BK_QUEUE_THR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION (Offset 0x0538) */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_BK 24 +#define BIT_MASK_MAX_INTER_COLLISION_BK 0xff +#define BIT_MAX_INTER_COLLISION_BK(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_BK) \ + << BIT_SHIFT_MAX_INTER_COLLISION_BK) +#define BITS_MAX_INTER_COLLISION_BK \ + (BIT_MASK_MAX_INTER_COLLISION_BK << BIT_SHIFT_MAX_INTER_COLLISION_BK) +#define BIT_CLEAR_MAX_INTER_COLLISION_BK(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_BK)) +#define BIT_GET_MAX_INTER_COLLISION_BK(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BK) & \ + BIT_MASK_MAX_INTER_COLLISION_BK) +#define BIT_SET_MAX_INTER_COLLISION_BK(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_BK(x) | BIT_MAX_INTER_COLLISION_BK(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_THR (Offset 0x0538) */ + +#define BIT_SHIFT_BE_QUEUE_THR 16 +#define BIT_MASK_BE_QUEUE_THR 0xff +#define BIT_BE_QUEUE_THR(x) \ + (((x) & BIT_MASK_BE_QUEUE_THR) << BIT_SHIFT_BE_QUEUE_THR) +#define BITS_BE_QUEUE_THR (BIT_MASK_BE_QUEUE_THR << BIT_SHIFT_BE_QUEUE_THR) +#define BIT_CLEAR_BE_QUEUE_THR(x) ((x) & (~BITS_BE_QUEUE_THR)) +#define BIT_GET_BE_QUEUE_THR(x) \ + (((x) >> BIT_SHIFT_BE_QUEUE_THR) & BIT_MASK_BE_QUEUE_THR) +#define BIT_SET_BE_QUEUE_THR(x, v) \ + (BIT_CLEAR_BE_QUEUE_THR(x) | BIT_BE_QUEUE_THR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION (Offset 0x0538) */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_BE 16 +#define BIT_MASK_MAX_INTER_COLLISION_BE 0xff +#define BIT_MAX_INTER_COLLISION_BE(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_BE) \ + << BIT_SHIFT_MAX_INTER_COLLISION_BE) +#define BITS_MAX_INTER_COLLISION_BE \ + (BIT_MASK_MAX_INTER_COLLISION_BE << BIT_SHIFT_MAX_INTER_COLLISION_BE) +#define BIT_CLEAR_MAX_INTER_COLLISION_BE(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_BE)) +#define BIT_GET_MAX_INTER_COLLISION_BE(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BE) & \ + BIT_MASK_MAX_INTER_COLLISION_BE) +#define BIT_SET_MAX_INTER_COLLISION_BE(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_BE(x) | BIT_MAX_INTER_COLLISION_BE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_THR (Offset 0x0538) */ + +#define BIT_SHIFT_VI_QUEUE_THR 8 +#define BIT_MASK_VI_QUEUE_THR 0xff +#define BIT_VI_QUEUE_THR(x) \ + (((x) & BIT_MASK_VI_QUEUE_THR) << BIT_SHIFT_VI_QUEUE_THR) +#define BITS_VI_QUEUE_THR (BIT_MASK_VI_QUEUE_THR << BIT_SHIFT_VI_QUEUE_THR) +#define BIT_CLEAR_VI_QUEUE_THR(x) ((x) & (~BITS_VI_QUEUE_THR)) +#define BIT_GET_VI_QUEUE_THR(x) \ + (((x) >> BIT_SHIFT_VI_QUEUE_THR) & BIT_MASK_VI_QUEUE_THR) +#define BIT_SET_VI_QUEUE_THR(x, v) \ + (BIT_CLEAR_VI_QUEUE_THR(x) | BIT_VI_QUEUE_THR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION (Offset 0x0538) */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_VI 8 +#define BIT_MASK_MAX_INTER_COLLISION_VI 0xff +#define BIT_MAX_INTER_COLLISION_VI(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_VI) \ + << BIT_SHIFT_MAX_INTER_COLLISION_VI) +#define BITS_MAX_INTER_COLLISION_VI \ + (BIT_MASK_MAX_INTER_COLLISION_VI << BIT_SHIFT_MAX_INTER_COLLISION_VI) +#define BIT_CLEAR_MAX_INTER_COLLISION_VI(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_VI)) +#define BIT_GET_MAX_INTER_COLLISION_VI(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VI) & \ + BIT_MASK_MAX_INTER_COLLISION_VI) +#define BIT_SET_MAX_INTER_COLLISION_VI(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_VI(x) | BIT_MAX_INTER_COLLISION_VI(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_THR (Offset 0x0538) */ + +#define BIT_SHIFT_VO_QUEUE_THR 0 +#define BIT_MASK_VO_QUEUE_THR 0xff +#define BIT_VO_QUEUE_THR(x) \ + (((x) & BIT_MASK_VO_QUEUE_THR) << BIT_SHIFT_VO_QUEUE_THR) +#define BITS_VO_QUEUE_THR (BIT_MASK_VO_QUEUE_THR << BIT_SHIFT_VO_QUEUE_THR) +#define BIT_CLEAR_VO_QUEUE_THR(x) ((x) & (~BITS_VO_QUEUE_THR)) +#define BIT_GET_VO_QUEUE_THR(x) \ + (((x) >> BIT_SHIFT_VO_QUEUE_THR) & BIT_MASK_VO_QUEUE_THR) +#define BIT_SET_VO_QUEUE_THR(x, v) \ + (BIT_CLEAR_VO_QUEUE_THR(x) | BIT_VO_QUEUE_THR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION (Offset 0x0538) */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_VO 0 +#define BIT_MASK_MAX_INTER_COLLISION_VO 0xff +#define BIT_MAX_INTER_COLLISION_VO(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_VO) \ + << BIT_SHIFT_MAX_INTER_COLLISION_VO) +#define BITS_MAX_INTER_COLLISION_VO \ + (BIT_MASK_MAX_INTER_COLLISION_VO << BIT_SHIFT_MAX_INTER_COLLISION_VO) +#define BIT_CLEAR_MAX_INTER_COLLISION_VO(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_VO)) +#define BIT_GET_MAX_INTER_COLLISION_VO(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VO) & \ + BIT_MASK_MAX_INTER_COLLISION_VO) +#define BIT_SET_MAX_INTER_COLLISION_VO(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_VO(x) | BIT_MAX_INTER_COLLISION_VO(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */ + +#define BIT_QUEUE_INCOL_EN BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION_CNT (Offset 0x053C) */ + +#define BIT_MAX_INTER_COLLISION_EN BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */ + +#define BIT_SHIFT_BK_TRIGGER_NUM_V1 12 +#define BIT_MASK_BK_TRIGGER_NUM_V1 0xf +#define BIT_BK_TRIGGER_NUM_V1(x) \ + (((x) & BIT_MASK_BK_TRIGGER_NUM_V1) << BIT_SHIFT_BK_TRIGGER_NUM_V1) +#define BITS_BK_TRIGGER_NUM_V1 \ + (BIT_MASK_BK_TRIGGER_NUM_V1 << BIT_SHIFT_BK_TRIGGER_NUM_V1) +#define BIT_CLEAR_BK_TRIGGER_NUM_V1(x) ((x) & (~BITS_BK_TRIGGER_NUM_V1)) +#define BIT_GET_BK_TRIGGER_NUM_V1(x) \ + (((x) >> BIT_SHIFT_BK_TRIGGER_NUM_V1) & BIT_MASK_BK_TRIGGER_NUM_V1) +#define BIT_SET_BK_TRIGGER_NUM_V1(x, v) \ + (BIT_CLEAR_BK_TRIGGER_NUM_V1(x) | BIT_BK_TRIGGER_NUM_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION_CNT (Offset 0x053C) */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK 12 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_BK 0xf +#define BIT_MAX_INTER_COLLISION_CNT_BK(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BK) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK) +#define BITS_MAX_INTER_COLLISION_CNT_BK \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_BK \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BK)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_BK(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_BK) +#define BIT_SET_MAX_INTER_COLLISION_CNT_BK(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK(x) | \ + BIT_MAX_INTER_COLLISION_CNT_BK(v)) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */ + +#define BIT_SHIFT_BE_TRIGGER_NUM 12 +#define BIT_MASK_BE_TRIGGER_NUM 0xf +#define BIT_BE_TRIGGER_NUM(x) \ + (((x) & BIT_MASK_BE_TRIGGER_NUM) << BIT_SHIFT_BE_TRIGGER_NUM) +#define BITS_BE_TRIGGER_NUM \ + (BIT_MASK_BE_TRIGGER_NUM << BIT_SHIFT_BE_TRIGGER_NUM) +#define BIT_CLEAR_BE_TRIGGER_NUM(x) ((x) & (~BITS_BE_TRIGGER_NUM)) +#define BIT_GET_BE_TRIGGER_NUM(x) \ + (((x) >> BIT_SHIFT_BE_TRIGGER_NUM) & BIT_MASK_BE_TRIGGER_NUM) +#define BIT_SET_BE_TRIGGER_NUM(x, v) \ + (BIT_CLEAR_BE_TRIGGER_NUM(x) | BIT_BE_TRIGGER_NUM(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */ + +#define BIT_SHIFT_BE_TRIGGER_NUM_V1 8 +#define BIT_MASK_BE_TRIGGER_NUM_V1 0xf +#define BIT_BE_TRIGGER_NUM_V1(x) \ + (((x) & BIT_MASK_BE_TRIGGER_NUM_V1) << BIT_SHIFT_BE_TRIGGER_NUM_V1) +#define BITS_BE_TRIGGER_NUM_V1 \ + (BIT_MASK_BE_TRIGGER_NUM_V1 << BIT_SHIFT_BE_TRIGGER_NUM_V1) +#define BIT_CLEAR_BE_TRIGGER_NUM_V1(x) ((x) & (~BITS_BE_TRIGGER_NUM_V1)) +#define BIT_GET_BE_TRIGGER_NUM_V1(x) \ + (((x) >> BIT_SHIFT_BE_TRIGGER_NUM_V1) & BIT_MASK_BE_TRIGGER_NUM_V1) +#define BIT_SET_BE_TRIGGER_NUM_V1(x, v) \ + (BIT_CLEAR_BE_TRIGGER_NUM_V1(x) | BIT_BE_TRIGGER_NUM_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION_CNT (Offset 0x053C) */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE 8 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_BE 0xf +#define BIT_MAX_INTER_COLLISION_CNT_BE(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BE) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE) +#define BITS_MAX_INTER_COLLISION_CNT_BE \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_BE \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BE)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_BE(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_BE) +#define BIT_SET_MAX_INTER_COLLISION_CNT_BE(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE(x) | \ + BIT_MAX_INTER_COLLISION_CNT_BE(v)) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */ + +#define BIT_SHIFT_BK_TRIGGER_NUM 8 +#define BIT_MASK_BK_TRIGGER_NUM 0xf +#define BIT_BK_TRIGGER_NUM(x) \ + (((x) & BIT_MASK_BK_TRIGGER_NUM) << BIT_SHIFT_BK_TRIGGER_NUM) +#define BITS_BK_TRIGGER_NUM \ + (BIT_MASK_BK_TRIGGER_NUM << BIT_SHIFT_BK_TRIGGER_NUM) +#define BIT_CLEAR_BK_TRIGGER_NUM(x) ((x) & (~BITS_BK_TRIGGER_NUM)) +#define BIT_GET_BK_TRIGGER_NUM(x) \ + (((x) >> BIT_SHIFT_BK_TRIGGER_NUM) & BIT_MASK_BK_TRIGGER_NUM) +#define BIT_SET_BK_TRIGGER_NUM(x, v) \ + (BIT_CLEAR_BK_TRIGGER_NUM(x) | BIT_BK_TRIGGER_NUM(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */ + +#define BIT_SHIFT_VI_TRIGGER_NUM 4 +#define BIT_MASK_VI_TRIGGER_NUM 0xf +#define BIT_VI_TRIGGER_NUM(x) \ + (((x) & BIT_MASK_VI_TRIGGER_NUM) << BIT_SHIFT_VI_TRIGGER_NUM) +#define BITS_VI_TRIGGER_NUM \ + (BIT_MASK_VI_TRIGGER_NUM << BIT_SHIFT_VI_TRIGGER_NUM) +#define BIT_CLEAR_VI_TRIGGER_NUM(x) ((x) & (~BITS_VI_TRIGGER_NUM)) +#define BIT_GET_VI_TRIGGER_NUM(x) \ + (((x) >> BIT_SHIFT_VI_TRIGGER_NUM) & BIT_MASK_VI_TRIGGER_NUM) +#define BIT_SET_VI_TRIGGER_NUM(x, v) \ + (BIT_CLEAR_VI_TRIGGER_NUM(x) | BIT_VI_TRIGGER_NUM(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION_CNT (Offset 0x053C) */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI 4 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_VI 0xf +#define BIT_MAX_INTER_COLLISION_CNT_VI(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VI) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI) +#define BITS_MAX_INTER_COLLISION_CNT_VI \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_VI \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VI)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_VI(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_VI) +#define BIT_SET_MAX_INTER_COLLISION_CNT_VI(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI(x) | \ + BIT_MAX_INTER_COLLISION_CNT_VI(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */ + +#define BIT_SHIFT_VO_TRIGGER_NUM 0 +#define BIT_MASK_VO_TRIGGER_NUM 0xf +#define BIT_VO_TRIGGER_NUM(x) \ + (((x) & BIT_MASK_VO_TRIGGER_NUM) << BIT_SHIFT_VO_TRIGGER_NUM) +#define BITS_VO_TRIGGER_NUM \ + (BIT_MASK_VO_TRIGGER_NUM << BIT_SHIFT_VO_TRIGGER_NUM) +#define BIT_CLEAR_VO_TRIGGER_NUM(x) ((x) & (~BITS_VO_TRIGGER_NUM)) +#define BIT_GET_VO_TRIGGER_NUM(x) \ + (((x) >> BIT_SHIFT_VO_TRIGGER_NUM) & BIT_MASK_VO_TRIGGER_NUM) +#define BIT_SET_VO_TRIGGER_NUM(x, v) \ + (BIT_CLEAR_VO_TRIGGER_NUM(x) | BIT_VO_TRIGGER_NUM(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAX_INTER_COLLISION_CNT (Offset 0x053C) */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO 0 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_VO 0xf +#define BIT_MAX_INTER_COLLISION_CNT_VO(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VO) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO) +#define BITS_MAX_INTER_COLLISION_CNT_VO \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_VO \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VO)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_VO(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_VO) +#define BIT_SET_MAX_INTER_COLLISION_CNT_VO(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO(x) | \ + BIT_MAX_INTER_COLLISION_CNT_VO(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TBTT_PROHIBIT (Offset 0x0540) */ + +#define BIT_SHIFT_TBTT_HOLD_TIME_AP 8 +#define BIT_MASK_TBTT_HOLD_TIME_AP 0xfff +#define BIT_TBTT_HOLD_TIME_AP(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME_AP) << BIT_SHIFT_TBTT_HOLD_TIME_AP) +#define BITS_TBTT_HOLD_TIME_AP \ + (BIT_MASK_TBTT_HOLD_TIME_AP << BIT_SHIFT_TBTT_HOLD_TIME_AP) +#define BIT_CLEAR_TBTT_HOLD_TIME_AP(x) ((x) & (~BITS_TBTT_HOLD_TIME_AP)) +#define BIT_GET_TBTT_HOLD_TIME_AP(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP) & BIT_MASK_TBTT_HOLD_TIME_AP) +#define BIT_SET_TBTT_HOLD_TIME_AP(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME_AP(x) | BIT_TBTT_HOLD_TIME_AP(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TBTT_PROHIBIT (Offset 0x0540) */ + +#define BIT_SHIFT_TBTT_HOLD_TIME_INFRA 4 +#define BIT_MASK_TBTT_HOLD_TIME_INFRA 0xf +#define BIT_TBTT_HOLD_TIME_INFRA(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME_INFRA) \ + << BIT_SHIFT_TBTT_HOLD_TIME_INFRA) +#define BITS_TBTT_HOLD_TIME_INFRA \ + (BIT_MASK_TBTT_HOLD_TIME_INFRA << BIT_SHIFT_TBTT_HOLD_TIME_INFRA) +#define BIT_CLEAR_TBTT_HOLD_TIME_INFRA(x) ((x) & (~BITS_TBTT_HOLD_TIME_INFRA)) +#define BIT_GET_TBTT_HOLD_TIME_INFRA(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_INFRA) & \ + BIT_MASK_TBTT_HOLD_TIME_INFRA) +#define BIT_SET_TBTT_HOLD_TIME_INFRA(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME_INFRA(x) | BIT_TBTT_HOLD_TIME_INFRA(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_P2PPS_STATE (Offset 0x0543) */ + +#define BIT_POWER_STATE BIT(7) +#define BIT_CTWINDOW_ON BIT(6) +#define BIT_BEACON_AREA_ON BIT(5) +#define BIT_CTWIN_EARLY_DISTX BIT(4) +#define BIT_NOA1_OFF_PERIOD BIT(3) +#define BIT_FORCE_DOZE1 BIT(2) +#define BIT_NOA0_OFF_PERIOD BIT(1) +#define BIT_FORCE_DOZE0 BIT(0) + +/* 2 REG_RD_NAV_NXT (Offset 0x0544) */ + +#define BIT_SHIFT_RD_NAV_PROT_NXT 0 +#define BIT_MASK_RD_NAV_PROT_NXT 0xffff +#define BIT_RD_NAV_PROT_NXT(x) \ + (((x) & BIT_MASK_RD_NAV_PROT_NXT) << BIT_SHIFT_RD_NAV_PROT_NXT) +#define BITS_RD_NAV_PROT_NXT \ + (BIT_MASK_RD_NAV_PROT_NXT << BIT_SHIFT_RD_NAV_PROT_NXT) +#define BIT_CLEAR_RD_NAV_PROT_NXT(x) ((x) & (~BITS_RD_NAV_PROT_NXT)) +#define BIT_GET_RD_NAV_PROT_NXT(x) \ + (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT) & BIT_MASK_RD_NAV_PROT_NXT) +#define BIT_SET_RD_NAV_PROT_NXT(x, v) \ + (BIT_CLEAR_RD_NAV_PROT_NXT(x) | BIT_RD_NAV_PROT_NXT(v)) + +/* 2 REG_NAV_PROT_LEN (Offset 0x0546) */ + +#define BIT_SHIFT_NAV_PROT_LEN 0 +#define BIT_MASK_NAV_PROT_LEN 0xffff +#define BIT_NAV_PROT_LEN(x) \ + (((x) & BIT_MASK_NAV_PROT_LEN) << BIT_SHIFT_NAV_PROT_LEN) +#define BITS_NAV_PROT_LEN (BIT_MASK_NAV_PROT_LEN << BIT_SHIFT_NAV_PROT_LEN) +#define BIT_CLEAR_NAV_PROT_LEN(x) ((x) & (~BITS_NAV_PROT_LEN)) +#define BIT_GET_NAV_PROT_LEN(x) \ + (((x) >> BIT_SHIFT_NAV_PROT_LEN) & BIT_MASK_NAV_PROT_LEN) +#define BIT_SET_NAV_PROT_LEN(x, v) \ + (BIT_CLEAR_NAV_PROT_LEN(x) | BIT_NAV_PROT_LEN(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FTM_CTRL (Offset 0x0548) */ + +#define BIT_SHIFT_FTM_TSF_R2T_PORT 22 +#define BIT_MASK_FTM_TSF_R2T_PORT 0x7 +#define BIT_FTM_TSF_R2T_PORT(x) \ + (((x) & BIT_MASK_FTM_TSF_R2T_PORT) << BIT_SHIFT_FTM_TSF_R2T_PORT) +#define BITS_FTM_TSF_R2T_PORT \ + (BIT_MASK_FTM_TSF_R2T_PORT << BIT_SHIFT_FTM_TSF_R2T_PORT) +#define BIT_CLEAR_FTM_TSF_R2T_PORT(x) ((x) & (~BITS_FTM_TSF_R2T_PORT)) +#define BIT_GET_FTM_TSF_R2T_PORT(x) \ + (((x) >> BIT_SHIFT_FTM_TSF_R2T_PORT) & BIT_MASK_FTM_TSF_R2T_PORT) +#define BIT_SET_FTM_TSF_R2T_PORT(x, v) \ + (BIT_CLEAR_FTM_TSF_R2T_PORT(x) | BIT_FTM_TSF_R2T_PORT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTM_PTT (Offset 0x0548) */ + +#define BIT_SHIFT_FTM_PTT_TSF_R2T_SEL 22 +#define BIT_MASK_FTM_PTT_TSF_R2T_SEL 0x7 +#define BIT_FTM_PTT_TSF_R2T_SEL(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_R2T_SEL) << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL) +#define BITS_FTM_PTT_TSF_R2T_SEL \ + (BIT_MASK_FTM_PTT_TSF_R2T_SEL << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL) +#define BIT_CLEAR_FTM_PTT_TSF_R2T_SEL(x) ((x) & (~BITS_FTM_PTT_TSF_R2T_SEL)) +#define BIT_GET_FTM_PTT_TSF_R2T_SEL(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_R2T_SEL) & BIT_MASK_FTM_PTT_TSF_R2T_SEL) +#define BIT_SET_FTM_PTT_TSF_R2T_SEL(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_R2T_SEL(x) | BIT_FTM_PTT_TSF_R2T_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FTM_CTRL (Offset 0x0548) */ + +#define BIT_SHIFT_FTM_TSF_T2R_PORT 19 +#define BIT_MASK_FTM_TSF_T2R_PORT 0x7 +#define BIT_FTM_TSF_T2R_PORT(x) \ + (((x) & BIT_MASK_FTM_TSF_T2R_PORT) << BIT_SHIFT_FTM_TSF_T2R_PORT) +#define BITS_FTM_TSF_T2R_PORT \ + (BIT_MASK_FTM_TSF_T2R_PORT << BIT_SHIFT_FTM_TSF_T2R_PORT) +#define BIT_CLEAR_FTM_TSF_T2R_PORT(x) ((x) & (~BITS_FTM_TSF_T2R_PORT)) +#define BIT_GET_FTM_TSF_T2R_PORT(x) \ + (((x) >> BIT_SHIFT_FTM_TSF_T2R_PORT) & BIT_MASK_FTM_TSF_T2R_PORT) +#define BIT_SET_FTM_TSF_T2R_PORT(x, v) \ + (BIT_CLEAR_FTM_TSF_T2R_PORT(x) | BIT_FTM_TSF_T2R_PORT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTM_PTT (Offset 0x0548) */ + +#define BIT_SHIFT_FTM_PTT_TSF_T2R_SEL 19 +#define BIT_MASK_FTM_PTT_TSF_T2R_SEL 0x7 +#define BIT_FTM_PTT_TSF_T2R_SEL(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_T2R_SEL) << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL) +#define BITS_FTM_PTT_TSF_T2R_SEL \ + (BIT_MASK_FTM_PTT_TSF_T2R_SEL << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL) +#define BIT_CLEAR_FTM_PTT_TSF_T2R_SEL(x) ((x) & (~BITS_FTM_PTT_TSF_T2R_SEL)) +#define BIT_GET_FTM_PTT_TSF_T2R_SEL(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_T2R_SEL) & BIT_MASK_FTM_PTT_TSF_T2R_SEL) +#define BIT_SET_FTM_PTT_TSF_T2R_SEL(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_T2R_SEL(x) | BIT_FTM_PTT_TSF_T2R_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FTM_CTRL (Offset 0x0548) */ + +#define BIT_SHIFT_FTM_PTT_PORT 16 +#define BIT_MASK_FTM_PTT_PORT 0x7 +#define BIT_FTM_PTT_PORT(x) \ + (((x) & BIT_MASK_FTM_PTT_PORT) << BIT_SHIFT_FTM_PTT_PORT) +#define BITS_FTM_PTT_PORT (BIT_MASK_FTM_PTT_PORT << BIT_SHIFT_FTM_PTT_PORT) +#define BIT_CLEAR_FTM_PTT_PORT(x) ((x) & (~BITS_FTM_PTT_PORT)) +#define BIT_GET_FTM_PTT_PORT(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_PORT) & BIT_MASK_FTM_PTT_PORT) +#define BIT_SET_FTM_PTT_PORT(x, v) \ + (BIT_CLEAR_FTM_PTT_PORT(x) | BIT_FTM_PTT_PORT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTM_PTT (Offset 0x0548) */ + +#define BIT_SHIFT_FTM_PTT_TSF_SEL 16 +#define BIT_MASK_FTM_PTT_TSF_SEL 0x7 +#define BIT_FTM_PTT_TSF_SEL(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_SEL) << BIT_SHIFT_FTM_PTT_TSF_SEL) +#define BITS_FTM_PTT_TSF_SEL \ + (BIT_MASK_FTM_PTT_TSF_SEL << BIT_SHIFT_FTM_PTT_TSF_SEL) +#define BIT_CLEAR_FTM_PTT_TSF_SEL(x) ((x) & (~BITS_FTM_PTT_TSF_SEL)) +#define BIT_GET_FTM_PTT_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_SEL) & BIT_MASK_FTM_PTT_TSF_SEL) +#define BIT_SET_FTM_PTT_TSF_SEL(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_SEL(x) | BIT_FTM_PTT_TSF_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_FTM_CTRL (Offset 0x0548) */ + +#define BIT_SHIFT_FTM_PTT 0 +#define BIT_MASK_FTM_PTT 0xffff +#define BIT_FTM_PTT(x) (((x) & BIT_MASK_FTM_PTT) << BIT_SHIFT_FTM_PTT) +#define BITS_FTM_PTT (BIT_MASK_FTM_PTT << BIT_SHIFT_FTM_PTT) +#define BIT_CLEAR_FTM_PTT(x) ((x) & (~BITS_FTM_PTT)) +#define BIT_GET_FTM_PTT(x) (((x) >> BIT_SHIFT_FTM_PTT) & BIT_MASK_FTM_PTT) +#define BIT_SET_FTM_PTT(x, v) (BIT_CLEAR_FTM_PTT(x) | BIT_FTM_PTT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTM_PTT (Offset 0x0548) */ + +#define BIT_SHIFT_FTM_PTT_VALUE 0 +#define BIT_MASK_FTM_PTT_VALUE 0xffff +#define BIT_FTM_PTT_VALUE(x) \ + (((x) & BIT_MASK_FTM_PTT_VALUE) << BIT_SHIFT_FTM_PTT_VALUE) +#define BITS_FTM_PTT_VALUE (BIT_MASK_FTM_PTT_VALUE << BIT_SHIFT_FTM_PTT_VALUE) +#define BIT_CLEAR_FTM_PTT_VALUE(x) ((x) & (~BITS_FTM_PTT_VALUE)) +#define BIT_GET_FTM_PTT_VALUE(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_VALUE) & BIT_MASK_FTM_PTT_VALUE) +#define BIT_SET_FTM_PTT_VALUE(x, v) \ + (BIT_CLEAR_FTM_PTT_VALUE(x) | BIT_FTM_PTT_VALUE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_FTM_TSF_CNT (Offset 0x054C) */ + +#define BIT_SHIFT_FTM_TSF_R2T 16 +#define BIT_MASK_FTM_TSF_R2T 0xffff +#define BIT_FTM_TSF_R2T(x) \ + (((x) & BIT_MASK_FTM_TSF_R2T) << BIT_SHIFT_FTM_TSF_R2T) +#define BITS_FTM_TSF_R2T (BIT_MASK_FTM_TSF_R2T << BIT_SHIFT_FTM_TSF_R2T) +#define BIT_CLEAR_FTM_TSF_R2T(x) ((x) & (~BITS_FTM_TSF_R2T)) +#define BIT_GET_FTM_TSF_R2T(x) \ + (((x) >> BIT_SHIFT_FTM_TSF_R2T) & BIT_MASK_FTM_TSF_R2T) +#define BIT_SET_FTM_TSF_R2T(x, v) \ + (BIT_CLEAR_FTM_TSF_R2T(x) | BIT_FTM_TSF_R2T(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTM_TSF (Offset 0x054C) */ + +#define BIT_SHIFT_FTM_T2_TSF 16 +#define BIT_MASK_FTM_T2_TSF 0xffff +#define BIT_FTM_T2_TSF(x) (((x) & BIT_MASK_FTM_T2_TSF) << BIT_SHIFT_FTM_T2_TSF) +#define BITS_FTM_T2_TSF (BIT_MASK_FTM_T2_TSF << BIT_SHIFT_FTM_T2_TSF) +#define BIT_CLEAR_FTM_T2_TSF(x) ((x) & (~BITS_FTM_T2_TSF)) +#define BIT_GET_FTM_T2_TSF(x) \ + (((x) >> BIT_SHIFT_FTM_T2_TSF) & BIT_MASK_FTM_T2_TSF) +#define BIT_SET_FTM_T2_TSF(x, v) (BIT_CLEAR_FTM_T2_TSF(x) | BIT_FTM_T2_TSF(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_FTM_TSF_CNT (Offset 0x054C) */ + +#define BIT_SHIFT_FTM_TSF_T2R 0 +#define BIT_MASK_FTM_TSF_T2R 0xffff +#define BIT_FTM_TSF_T2R(x) \ + (((x) & BIT_MASK_FTM_TSF_T2R) << BIT_SHIFT_FTM_TSF_T2R) +#define BITS_FTM_TSF_T2R (BIT_MASK_FTM_TSF_T2R << BIT_SHIFT_FTM_TSF_T2R) +#define BIT_CLEAR_FTM_TSF_T2R(x) ((x) & (~BITS_FTM_TSF_T2R)) +#define BIT_GET_FTM_TSF_T2R(x) \ + (((x) >> BIT_SHIFT_FTM_TSF_T2R) & BIT_MASK_FTM_TSF_T2R) +#define BIT_SET_FTM_TSF_T2R(x, v) \ + (BIT_CLEAR_FTM_TSF_T2R(x) | BIT_FTM_TSF_T2R(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FTM_TSF (Offset 0x054C) */ + +#define BIT_SHIFT_FTM_T1_TSF 0 +#define BIT_MASK_FTM_T1_TSF 0xffff +#define BIT_FTM_T1_TSF(x) (((x) & BIT_MASK_FTM_T1_TSF) << BIT_SHIFT_FTM_T1_TSF) +#define BITS_FTM_T1_TSF (BIT_MASK_FTM_T1_TSF << BIT_SHIFT_FTM_T1_TSF) +#define BIT_CLEAR_FTM_T1_TSF(x) ((x) & (~BITS_FTM_T1_TSF)) +#define BIT_GET_FTM_T1_TSF(x) \ + (((x) >> BIT_SHIFT_FTM_T1_TSF) & BIT_MASK_FTM_T1_TSF) +#define BIT_SET_FTM_T1_TSF(x, v) (BIT_CLEAR_FTM_T1_TSF(x) | BIT_FTM_T1_TSF(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL (Offset 0x0550) */ + +#define BIT_P0_EN_TXBCN_RPT BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCN_CTRL (Offset 0x0550) */ + +#define BIT_EN_BCN_FUNCTION BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCN_CTRL (Offset 0x0550) */ + +#define BIT_EN_TXBCN_RPT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL (Offset 0x0550) */ + +#define BIT_P0_EN_RXBCN_RPT BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCN_CTRL (Offset 0x0550) */ + +#define BIT_DIS_BCNQ_SUB BIT(1) + +/* 2 REG_BCN_CTRL1 (Offset 0x0551) */ + +#define BIT_DIS_RX_BSSID_FIT1 BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */ + +#define BIT_CLI0_DIS_RX_BSSID_FIT BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCN_CTRL1 (Offset 0x0551) */ + +#define BIT_DIS_TSF1_UDT BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */ + +#define BIT_CLI0_DIS_TSF_UDT BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCN_CTRL1 (Offset 0x0551) */ + +#define BIT_EN_BCN1_FUNCTION BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */ + +#define BIT_CLI0_EN_BCN_FUNCTION BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCN_CTRL1 (Offset 0x0551) */ + +#define BIT_EN_TXBCN1_RPT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */ + +#define BIT_CLI0_EN_RXBCN_RPT BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */ + +#define BIT_CLI0_EN_BCN_RPT BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BCN_CTRL1 (Offset 0x0551) */ + +#define BIT_DIS_BCNQ1_SUB BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */ + +#define BIT_CLI0_ENP2P_CTWINDOW BIT(1) +#define BIT_CLI0_ENP2P_BCNQ_AREA BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MBID_NUM (Offset 0x0552) */ + +#define BIT_SHIFT_MBID_BCN_NUM_V2 4 +#define BIT_MASK_MBID_BCN_NUM_V2 0xf +#define BIT_MBID_BCN_NUM_V2(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM_V2) << BIT_SHIFT_MBID_BCN_NUM_V2) +#define BITS_MBID_BCN_NUM_V2 \ + (BIT_MASK_MBID_BCN_NUM_V2 << BIT_SHIFT_MBID_BCN_NUM_V2) +#define BIT_CLEAR_MBID_BCN_NUM_V2(x) ((x) & (~BITS_MBID_BCN_NUM_V2)) +#define BIT_GET_MBID_BCN_NUM_V2(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM_V2) & BIT_MASK_MBID_BCN_NUM_V2) +#define BIT_SET_MBID_BCN_NUM_V2(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM_V2(x) | BIT_MBID_BCN_NUM_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBID_NUM (Offset 0x0552) */ + +#define BIT_EN_PRE_DL_BEACON BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_MBID_NUM (Offset 0x0552) */ + +#define BIT_SHIFT_MBID_BCN_NUM 0 +#define BIT_MASK_MBID_BCN_NUM 0x7 +#define BIT_MBID_BCN_NUM(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM) << BIT_SHIFT_MBID_BCN_NUM) +#define BITS_MBID_BCN_NUM (BIT_MASK_MBID_BCN_NUM << BIT_SHIFT_MBID_BCN_NUM) +#define BIT_CLEAR_MBID_BCN_NUM(x) ((x) & (~BITS_MBID_BCN_NUM)) +#define BIT_GET_MBID_BCN_NUM(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM) & BIT_MASK_MBID_BCN_NUM) +#define BIT_SET_MBID_BCN_NUM(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM(x) | BIT_MBID_BCN_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_P2P_PWR_RST1 BIT(6) +#define BIT_SCHEDULER_RST BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_FREECNT_RST BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_P2P_PWR_RST0 BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_TSFTR_CLI3_RST BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_TSFTR1_SYNC_EN BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_TSFTR_CLI2_RST BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_TSFTR_SYNC_EN BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_TSFTR_CLI1_RST BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_TSFTR1_RST BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_TSFTR_CLI0_RST BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DUAL_TSF_RST (Offset 0x0553) */ + +#define BIT_TSFTR_RST BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBSSID_BCN_SPACE (Offset 0x0554) */ + +#define BIT_SHIFT_BCN_TIMER_SEL_FWRD 28 +#define BIT_MASK_BCN_TIMER_SEL_FWRD 0x7 +#define BIT_BCN_TIMER_SEL_FWRD(x) \ + (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD) << BIT_SHIFT_BCN_TIMER_SEL_FWRD) +#define BITS_BCN_TIMER_SEL_FWRD \ + (BIT_MASK_BCN_TIMER_SEL_FWRD << BIT_SHIFT_BCN_TIMER_SEL_FWRD) +#define BIT_CLEAR_BCN_TIMER_SEL_FWRD(x) ((x) & (~BITS_BCN_TIMER_SEL_FWRD)) +#define BIT_GET_BCN_TIMER_SEL_FWRD(x) \ + (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD) & BIT_MASK_BCN_TIMER_SEL_FWRD) +#define BIT_SET_BCN_TIMER_SEL_FWRD(x, v) \ + (BIT_CLEAR_BCN_TIMER_SEL_FWRD(x) | BIT_BCN_TIMER_SEL_FWRD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBSSID_BCN_SPACE (Offset 0x0554) */ + +#define BIT_SHIFT_BCN_SPACE1 16 +#define BIT_MASK_BCN_SPACE1 0xffff +#define BIT_BCN_SPACE1(x) (((x) & BIT_MASK_BCN_SPACE1) << BIT_SHIFT_BCN_SPACE1) +#define BITS_BCN_SPACE1 (BIT_MASK_BCN_SPACE1 << BIT_SHIFT_BCN_SPACE1) +#define BIT_CLEAR_BCN_SPACE1(x) ((x) & (~BITS_BCN_SPACE1)) +#define BIT_GET_BCN_SPACE1(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE1) & BIT_MASK_BCN_SPACE1) +#define BIT_SET_BCN_SPACE1(x, v) (BIT_CLEAR_BCN_SPACE1(x) | BIT_BCN_SPACE1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBSSID_BCN_SPACE (Offset 0x0554) */ + +#define BIT_SHIFT_BCN_SPACE_CLINT0 16 +#define BIT_MASK_BCN_SPACE_CLINT0 0xfff +#define BIT_BCN_SPACE_CLINT0(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT0) << BIT_SHIFT_BCN_SPACE_CLINT0) +#define BITS_BCN_SPACE_CLINT0 \ + (BIT_MASK_BCN_SPACE_CLINT0 << BIT_SHIFT_BCN_SPACE_CLINT0) +#define BIT_CLEAR_BCN_SPACE_CLINT0(x) ((x) & (~BITS_BCN_SPACE_CLINT0)) +#define BIT_GET_BCN_SPACE_CLINT0(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0) & BIT_MASK_BCN_SPACE_CLINT0) +#define BIT_SET_BCN_SPACE_CLINT0(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT0(x) | BIT_BCN_SPACE_CLINT0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBSSID_BCN_SPACE (Offset 0x0554) */ + +#define BIT_SHIFT_BCN_SPACE0 0 +#define BIT_MASK_BCN_SPACE0 0xffff +#define BIT_BCN_SPACE0(x) (((x) & BIT_MASK_BCN_SPACE0) << BIT_SHIFT_BCN_SPACE0) +#define BITS_BCN_SPACE0 (BIT_MASK_BCN_SPACE0 << BIT_SHIFT_BCN_SPACE0) +#define BIT_CLEAR_BCN_SPACE0(x) ((x) & (~BITS_BCN_SPACE0)) +#define BIT_GET_BCN_SPACE0(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE0) & BIT_MASK_BCN_SPACE0) +#define BIT_SET_BCN_SPACE0(x, v) (BIT_CLEAR_BCN_SPACE0(x) | BIT_BCN_SPACE0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMWND (Offset 0x055A) */ + +#define BIT_SHIFT_ATIMWND 0 +#define BIT_MASK_ATIMWND 0xffff +#define BIT_ATIMWND(x) (((x) & BIT_MASK_ATIMWND) << BIT_SHIFT_ATIMWND) +#define BITS_ATIMWND (BIT_MASK_ATIMWND << BIT_SHIFT_ATIMWND) +#define BIT_CLEAR_ATIMWND(x) ((x) & (~BITS_ATIMWND)) +#define BIT_GET_ATIMWND(x) (((x) >> BIT_SHIFT_ATIMWND) & BIT_MASK_ATIMWND) +#define BIT_SET_ATIMWND(x, v) (BIT_CLEAR_ATIMWND(x) | BIT_ATIMWND(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ATIMWND (Offset 0x055A) */ + +#define BIT_SHIFT_ATIMWND0 0 +#define BIT_MASK_ATIMWND0 0xffff +#define BIT_ATIMWND0(x) (((x) & BIT_MASK_ATIMWND0) << BIT_SHIFT_ATIMWND0) +#define BITS_ATIMWND0 (BIT_MASK_ATIMWND0 << BIT_SHIFT_ATIMWND0) +#define BIT_CLEAR_ATIMWND0(x) ((x) & (~BITS_ATIMWND0)) +#define BIT_GET_ATIMWND0(x) (((x) >> BIT_SHIFT_ATIMWND0) & BIT_MASK_ATIMWND0) +#define BIT_SET_ATIMWND0(x, v) (BIT_CLEAR_ATIMWND0(x) | BIT_ATIMWND0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_USTIME_TSF (Offset 0x055C) */ + +#define BIT_SHIFT_USTIME_TSF_V1 0 +#define BIT_MASK_USTIME_TSF_V1 0xff +#define BIT_USTIME_TSF_V1(x) \ + (((x) & BIT_MASK_USTIME_TSF_V1) << BIT_SHIFT_USTIME_TSF_V1) +#define BITS_USTIME_TSF_V1 (BIT_MASK_USTIME_TSF_V1 << BIT_SHIFT_USTIME_TSF_V1) +#define BIT_CLEAR_USTIME_TSF_V1(x) ((x) & (~BITS_USTIME_TSF_V1)) +#define BIT_GET_USTIME_TSF_V1(x) \ + (((x) >> BIT_SHIFT_USTIME_TSF_V1) & BIT_MASK_USTIME_TSF_V1) +#define BIT_SET_USTIME_TSF_V1(x, v) \ + (BIT_CLEAR_USTIME_TSF_V1(x) | BIT_USTIME_TSF_V1(v)) + +/* 2 REG_BCN_MAX_ERR (Offset 0x055D) */ + +#define BIT_SHIFT_BCN_MAX_ERR 0 +#define BIT_MASK_BCN_MAX_ERR 0xff +#define BIT_BCN_MAX_ERR(x) \ + (((x) & BIT_MASK_BCN_MAX_ERR) << BIT_SHIFT_BCN_MAX_ERR) +#define BITS_BCN_MAX_ERR (BIT_MASK_BCN_MAX_ERR << BIT_SHIFT_BCN_MAX_ERR) +#define BIT_CLEAR_BCN_MAX_ERR(x) ((x) & (~BITS_BCN_MAX_ERR)) +#define BIT_GET_BCN_MAX_ERR(x) \ + (((x) >> BIT_SHIFT_BCN_MAX_ERR) & BIT_MASK_BCN_MAX_ERR) +#define BIT_SET_BCN_MAX_ERR(x, v) \ + (BIT_CLEAR_BCN_MAX_ERR(x) | BIT_BCN_MAX_ERR(v)) + +/* 2 REG_RXTSF_OFFSET_CCK (Offset 0x055E) */ + +#define BIT_SHIFT_CCK_RXTSF_OFFSET 0 +#define BIT_MASK_CCK_RXTSF_OFFSET 0xff +#define BIT_CCK_RXTSF_OFFSET(x) \ + (((x) & BIT_MASK_CCK_RXTSF_OFFSET) << BIT_SHIFT_CCK_RXTSF_OFFSET) +#define BITS_CCK_RXTSF_OFFSET \ + (BIT_MASK_CCK_RXTSF_OFFSET << BIT_SHIFT_CCK_RXTSF_OFFSET) +#define BIT_CLEAR_CCK_RXTSF_OFFSET(x) ((x) & (~BITS_CCK_RXTSF_OFFSET)) +#define BIT_GET_CCK_RXTSF_OFFSET(x) \ + (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET) & BIT_MASK_CCK_RXTSF_OFFSET) +#define BIT_SET_CCK_RXTSF_OFFSET(x, v) \ + (BIT_CLEAR_CCK_RXTSF_OFFSET(x) | BIT_CCK_RXTSF_OFFSET(v)) + +/* 2 REG_RXTSF_OFFSET_OFDM (Offset 0x055F) */ + +#define BIT_SHIFT_OFDM_RXTSF_OFFSET 0 +#define BIT_MASK_OFDM_RXTSF_OFFSET 0xff +#define BIT_OFDM_RXTSF_OFFSET(x) \ + (((x) & BIT_MASK_OFDM_RXTSF_OFFSET) << BIT_SHIFT_OFDM_RXTSF_OFFSET) +#define BITS_OFDM_RXTSF_OFFSET \ + (BIT_MASK_OFDM_RXTSF_OFFSET << BIT_SHIFT_OFDM_RXTSF_OFFSET) +#define BIT_CLEAR_OFDM_RXTSF_OFFSET(x) ((x) & (~BITS_OFDM_RXTSF_OFFSET)) +#define BIT_GET_OFDM_RXTSF_OFFSET(x) \ + (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET) & BIT_MASK_OFDM_RXTSF_OFFSET) +#define BIT_SET_OFDM_RXTSF_OFFSET(x, v) \ + (BIT_CLEAR_OFDM_RXTSF_OFFSET(x) | BIT_OFDM_RXTSF_OFFSET(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TSFTR (Offset 0x0560) */ + +#define BIT_SHIFT_TSF_TIMER 0 +#define BIT_MASK_TSF_TIMER 0xffffffffffffffffL +#define BIT_TSF_TIMER(x) (((x) & BIT_MASK_TSF_TIMER) << BIT_SHIFT_TSF_TIMER) +#define BITS_TSF_TIMER (BIT_MASK_TSF_TIMER << BIT_SHIFT_TSF_TIMER) +#define BIT_CLEAR_TSF_TIMER(x) ((x) & (~BITS_TSF_TIMER)) +#define BIT_GET_TSF_TIMER(x) (((x) >> BIT_SHIFT_TSF_TIMER) & BIT_MASK_TSF_TIMER) +#define BIT_SET_TSF_TIMER(x, v) (BIT_CLEAR_TSF_TIMER(x) | BIT_TSF_TIMER(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TSFTR0_L (Offset 0x0560) */ + +#define BIT_SHIFT_TSF0_TIMER_L 0 +#define BIT_MASK_TSF0_TIMER_L 0xffffffffL +#define BIT_TSF0_TIMER_L(x) \ + (((x) & BIT_MASK_TSF0_TIMER_L) << BIT_SHIFT_TSF0_TIMER_L) +#define BITS_TSF0_TIMER_L (BIT_MASK_TSF0_TIMER_L << BIT_SHIFT_TSF0_TIMER_L) +#define BIT_CLEAR_TSF0_TIMER_L(x) ((x) & (~BITS_TSF0_TIMER_L)) +#define BIT_GET_TSF0_TIMER_L(x) \ + (((x) >> BIT_SHIFT_TSF0_TIMER_L) & BIT_MASK_TSF0_TIMER_L) +#define BIT_SET_TSF0_TIMER_L(x, v) \ + (BIT_CLEAR_TSF0_TIMER_L(x) | BIT_TSF0_TIMER_L(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TSFTR (Offset 0x0560) */ + +#define BIT_SHIFT_TSF_TIMER_V1 0 +#define BIT_MASK_TSF_TIMER_V1 0xffffffffL +#define BIT_TSF_TIMER_V1(x) \ + (((x) & BIT_MASK_TSF_TIMER_V1) << BIT_SHIFT_TSF_TIMER_V1) +#define BITS_TSF_TIMER_V1 (BIT_MASK_TSF_TIMER_V1 << BIT_SHIFT_TSF_TIMER_V1) +#define BIT_CLEAR_TSF_TIMER_V1(x) ((x) & (~BITS_TSF_TIMER_V1)) +#define BIT_GET_TSF_TIMER_V1(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_V1) & BIT_MASK_TSF_TIMER_V1) +#define BIT_SET_TSF_TIMER_V1(x, v) \ + (BIT_CLEAR_TSF_TIMER_V1(x) | BIT_TSF_TIMER_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TSFTR0_H (Offset 0x0564) */ + +#define BIT_SHIFT_TSF0_TIMER_H 0 +#define BIT_MASK_TSF0_TIMER_H 0xffffffffL +#define BIT_TSF0_TIMER_H(x) \ + (((x) & BIT_MASK_TSF0_TIMER_H) << BIT_SHIFT_TSF0_TIMER_H) +#define BITS_TSF0_TIMER_H (BIT_MASK_TSF0_TIMER_H << BIT_SHIFT_TSF0_TIMER_H) +#define BIT_CLEAR_TSF0_TIMER_H(x) ((x) & (~BITS_TSF0_TIMER_H)) +#define BIT_GET_TSF0_TIMER_H(x) \ + (((x) >> BIT_SHIFT_TSF0_TIMER_H) & BIT_MASK_TSF0_TIMER_H) +#define BIT_SET_TSF0_TIMER_H(x, v) \ + (BIT_CLEAR_TSF0_TIMER_H(x) | BIT_TSF0_TIMER_H(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TSFTR_1 (Offset 0x0564) */ + +#define BIT_SHIFT_TSF_TIMER_V2 0 +#define BIT_MASK_TSF_TIMER_V2 0xffffffffL +#define BIT_TSF_TIMER_V2(x) \ + (((x) & BIT_MASK_TSF_TIMER_V2) << BIT_SHIFT_TSF_TIMER_V2) +#define BITS_TSF_TIMER_V2 (BIT_MASK_TSF_TIMER_V2 << BIT_SHIFT_TSF_TIMER_V2) +#define BIT_CLEAR_TSF_TIMER_V2(x) ((x) & (~BITS_TSF_TIMER_V2)) +#define BIT_GET_TSF_TIMER_V2(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_V2) & BIT_MASK_TSF_TIMER_V2) +#define BIT_SET_TSF_TIMER_V2(x, v) \ + (BIT_CLEAR_TSF_TIMER_V2(x) | BIT_TSF_TIMER_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TSFTR1 (Offset 0x0568) */ + +#define BIT_SHIFT_TSF_TIMER1 0 +#define BIT_MASK_TSF_TIMER1 0xffffffffffffffffL +#define BIT_TSF_TIMER1(x) (((x) & BIT_MASK_TSF_TIMER1) << BIT_SHIFT_TSF_TIMER1) +#define BITS_TSF_TIMER1 (BIT_MASK_TSF_TIMER1 << BIT_SHIFT_TSF_TIMER1) +#define BIT_CLEAR_TSF_TIMER1(x) ((x) & (~BITS_TSF_TIMER1)) +#define BIT_GET_TSF_TIMER1(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER1) & BIT_MASK_TSF_TIMER1) +#define BIT_SET_TSF_TIMER1(x, v) (BIT_CLEAR_TSF_TIMER1(x) | BIT_TSF_TIMER1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TSFTR1_L (Offset 0x0568) */ + +#define BIT_SHIFT_TSF1_TIMER_L 0 +#define BIT_MASK_TSF1_TIMER_L 0xffffffffL +#define BIT_TSF1_TIMER_L(x) \ + (((x) & BIT_MASK_TSF1_TIMER_L) << BIT_SHIFT_TSF1_TIMER_L) +#define BITS_TSF1_TIMER_L (BIT_MASK_TSF1_TIMER_L << BIT_SHIFT_TSF1_TIMER_L) +#define BIT_CLEAR_TSF1_TIMER_L(x) ((x) & (~BITS_TSF1_TIMER_L)) +#define BIT_GET_TSF1_TIMER_L(x) \ + (((x) >> BIT_SHIFT_TSF1_TIMER_L) & BIT_MASK_TSF1_TIMER_L) +#define BIT_SET_TSF1_TIMER_L(x, v) \ + (BIT_CLEAR_TSF1_TIMER_L(x) | BIT_TSF1_TIMER_L(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_FREERUN_CNT (Offset 0x0568) */ + +#define BIT_SHIFT_FREERUN_CNT 0 +#define BIT_MASK_FREERUN_CNT 0xffffffffffffffffL +#define BIT_FREERUN_CNT(x) \ + (((x) & BIT_MASK_FREERUN_CNT) << BIT_SHIFT_FREERUN_CNT) +#define BITS_FREERUN_CNT (BIT_MASK_FREERUN_CNT << BIT_SHIFT_FREERUN_CNT) +#define BIT_CLEAR_FREERUN_CNT(x) ((x) & (~BITS_FREERUN_CNT)) +#define BIT_GET_FREERUN_CNT(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT) & BIT_MASK_FREERUN_CNT) +#define BIT_SET_FREERUN_CNT(x, v) \ + (BIT_CLEAR_FREERUN_CNT(x) | BIT_FREERUN_CNT(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FREERUN_CNT (Offset 0x0568) */ + +#define BIT_SHIFT_FREERUN_CNT_V1 0 +#define BIT_MASK_FREERUN_CNT_V1 0xffffffffL +#define BIT_FREERUN_CNT_V1(x) \ + (((x) & BIT_MASK_FREERUN_CNT_V1) << BIT_SHIFT_FREERUN_CNT_V1) +#define BITS_FREERUN_CNT_V1 \ + (BIT_MASK_FREERUN_CNT_V1 << BIT_SHIFT_FREERUN_CNT_V1) +#define BIT_CLEAR_FREERUN_CNT_V1(x) ((x) & (~BITS_FREERUN_CNT_V1)) +#define BIT_GET_FREERUN_CNT_V1(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_V1) & BIT_MASK_FREERUN_CNT_V1) +#define BIT_SET_FREERUN_CNT_V1(x, v) \ + (BIT_CLEAR_FREERUN_CNT_V1(x) | BIT_FREERUN_CNT_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TSFTR1_H (Offset 0x056C) */ + +#define BIT_SHIFT_TSF1_TIMER_H 0 +#define BIT_MASK_TSF1_TIMER_H 0xffffffffL +#define BIT_TSF1_TIMER_H(x) \ + (((x) & BIT_MASK_TSF1_TIMER_H) << BIT_SHIFT_TSF1_TIMER_H) +#define BITS_TSF1_TIMER_H (BIT_MASK_TSF1_TIMER_H << BIT_SHIFT_TSF1_TIMER_H) +#define BIT_CLEAR_TSF1_TIMER_H(x) ((x) & (~BITS_TSF1_TIMER_H)) +#define BIT_GET_TSF1_TIMER_H(x) \ + (((x) >> BIT_SHIFT_TSF1_TIMER_H) & BIT_MASK_TSF1_TIMER_H) +#define BIT_SET_TSF1_TIMER_H(x, v) \ + (BIT_CLEAR_TSF1_TIMER_H(x) | BIT_TSF1_TIMER_H(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FREERUN_CNT_1 (Offset 0x056C) */ + +#define BIT_SHIFT_FREERUN_CNT_V2 0 +#define BIT_MASK_FREERUN_CNT_V2 0xffffffffL +#define BIT_FREERUN_CNT_V2(x) \ + (((x) & BIT_MASK_FREERUN_CNT_V2) << BIT_SHIFT_FREERUN_CNT_V2) +#define BITS_FREERUN_CNT_V2 \ + (BIT_MASK_FREERUN_CNT_V2 << BIT_SHIFT_FREERUN_CNT_V2) +#define BIT_CLEAR_FREERUN_CNT_V2(x) ((x) & (~BITS_FREERUN_CNT_V2)) +#define BIT_GET_FREERUN_CNT_V2(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_V2) & BIT_MASK_FREERUN_CNT_V2) +#define BIT_SET_FREERUN_CNT_V2(x, v) \ + (BIT_CLEAR_FREERUN_CNT_V2(x) | BIT_FREERUN_CNT_V2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMWND1 (Offset 0x0570) */ + +#define BIT_SHIFT_ATIMWND1 0 +#define BIT_MASK_ATIMWND1 0xffff +#define BIT_ATIMWND1(x) (((x) & BIT_MASK_ATIMWND1) << BIT_SHIFT_ATIMWND1) +#define BITS_ATIMWND1 (BIT_MASK_ATIMWND1 << BIT_SHIFT_ATIMWND1) +#define BIT_CLEAR_ATIMWND1(x) ((x) & (~BITS_ATIMWND1)) +#define BIT_GET_ATIMWND1(x) (((x) >> BIT_SHIFT_ATIMWND1) & BIT_MASK_ATIMWND1) +#define BIT_SET_ATIMWND1(x, v) (BIT_CLEAR_ATIMWND1(x) | BIT_ATIMWND1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_ATIMWND1_V1 (Offset 0x0570) */ + +#define BIT_SHIFT_ATIMWND1_V2 0 +#define BIT_MASK_ATIMWND1_V2 0xffff +#define BIT_ATIMWND1_V2(x) \ + (((x) & BIT_MASK_ATIMWND1_V2) << BIT_SHIFT_ATIMWND1_V2) +#define BITS_ATIMWND1_V2 (BIT_MASK_ATIMWND1_V2 << BIT_SHIFT_ATIMWND1_V2) +#define BIT_CLEAR_ATIMWND1_V2(x) ((x) & (~BITS_ATIMWND1_V2)) +#define BIT_GET_ATIMWND1_V2(x) \ + (((x) >> BIT_SHIFT_ATIMWND1_V2) & BIT_MASK_ATIMWND1_V2) +#define BIT_SET_ATIMWND1_V2(x, v) \ + (BIT_CLEAR_ATIMWND1_V2(x) | BIT_ATIMWND1_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ATIMWND1_V1 (Offset 0x0570) */ + +#define BIT_SHIFT_ATIMWND1_V1 0 +#define BIT_MASK_ATIMWND1_V1 0xff +#define BIT_ATIMWND1_V1(x) \ + (((x) & BIT_MASK_ATIMWND1_V1) << BIT_SHIFT_ATIMWND1_V1) +#define BITS_ATIMWND1_V1 (BIT_MASK_ATIMWND1_V1 << BIT_SHIFT_ATIMWND1_V1) +#define BIT_CLEAR_ATIMWND1_V1(x) ((x) & (~BITS_ATIMWND1_V1)) +#define BIT_GET_ATIMWND1_V1(x) \ + (((x) >> BIT_SHIFT_ATIMWND1_V1) & BIT_MASK_ATIMWND1_V1) +#define BIT_SET_ATIMWND1_V1(x, v) \ + (BIT_CLEAR_ATIMWND1_V1(x) | BIT_ATIMWND1_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TBTT_PROHIBIT_INFRA (Offset 0x0571) */ + +#define BIT_SHIFT_TBTT_PROHIBIT_INFRA 0 +#define BIT_MASK_TBTT_PROHIBIT_INFRA 0xff +#define BIT_TBTT_PROHIBIT_INFRA(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA) << BIT_SHIFT_TBTT_PROHIBIT_INFRA) +#define BITS_TBTT_PROHIBIT_INFRA \ + (BIT_MASK_TBTT_PROHIBIT_INFRA << BIT_SHIFT_TBTT_PROHIBIT_INFRA) +#define BIT_CLEAR_TBTT_PROHIBIT_INFRA(x) ((x) & (~BITS_TBTT_PROHIBIT_INFRA)) +#define BIT_GET_TBTT_PROHIBIT_INFRA(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA) & BIT_MASK_TBTT_PROHIBIT_INFRA) +#define BIT_SET_TBTT_PROHIBIT_INFRA(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_INFRA(x) | BIT_TBTT_PROHIBIT_INFRA(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BCNIVLCUNT (Offset 0x0573) */ + +#define BIT_SHIFT_BCNIVLCUNT 0 +#define BIT_MASK_BCNIVLCUNT 0x7f +#define BIT_BCNIVLCUNT(x) (((x) & BIT_MASK_BCNIVLCUNT) << BIT_SHIFT_BCNIVLCUNT) +#define BITS_BCNIVLCUNT (BIT_MASK_BCNIVLCUNT << BIT_SHIFT_BCNIVLCUNT) +#define BIT_CLEAR_BCNIVLCUNT(x) ((x) & (~BITS_BCNIVLCUNT)) +#define BIT_GET_BCNIVLCUNT(x) \ + (((x) >> BIT_SHIFT_BCNIVLCUNT) & BIT_MASK_BCNIVLCUNT) +#define BIT_SET_BCNIVLCUNT(x, v) (BIT_CLEAR_BCNIVLCUNT(x) | BIT_BCNIVLCUNT(v)) + +/* 2 REG_BCNDROPCTRL (Offset 0x0574) */ + +#define BIT_BEACON_DROP_EN BIT(7) + +#define BIT_SHIFT_BEACON_DROP_IVL 0 +#define BIT_MASK_BEACON_DROP_IVL 0x7f +#define BIT_BEACON_DROP_IVL(x) \ + (((x) & BIT_MASK_BEACON_DROP_IVL) << BIT_SHIFT_BEACON_DROP_IVL) +#define BITS_BEACON_DROP_IVL \ + (BIT_MASK_BEACON_DROP_IVL << BIT_SHIFT_BEACON_DROP_IVL) +#define BIT_CLEAR_BEACON_DROP_IVL(x) ((x) & (~BITS_BEACON_DROP_IVL)) +#define BIT_GET_BEACON_DROP_IVL(x) \ + (((x) >> BIT_SHIFT_BEACON_DROP_IVL) & BIT_MASK_BEACON_DROP_IVL) +#define BIT_SET_BEACON_DROP_IVL(x, v) \ + (BIT_CLEAR_BEACON_DROP_IVL(x) | BIT_BEACON_DROP_IVL(v)) + +/* 2 REG_HGQ_TIMEOUT_PERIOD (Offset 0x0575) */ + +#define BIT_SHIFT_HGQ_TIMEOUT_PERIOD 0 +#define BIT_MASK_HGQ_TIMEOUT_PERIOD 0xff +#define BIT_HGQ_TIMEOUT_PERIOD(x) \ + (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD) << BIT_SHIFT_HGQ_TIMEOUT_PERIOD) +#define BITS_HGQ_TIMEOUT_PERIOD \ + (BIT_MASK_HGQ_TIMEOUT_PERIOD << BIT_SHIFT_HGQ_TIMEOUT_PERIOD) +#define BIT_CLEAR_HGQ_TIMEOUT_PERIOD(x) ((x) & (~BITS_HGQ_TIMEOUT_PERIOD)) +#define BIT_GET_HGQ_TIMEOUT_PERIOD(x) \ + (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD) & BIT_MASK_HGQ_TIMEOUT_PERIOD) +#define BIT_SET_HGQ_TIMEOUT_PERIOD(x, v) \ + (BIT_CLEAR_HGQ_TIMEOUT_PERIOD(x) | BIT_HGQ_TIMEOUT_PERIOD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXCMD_TIMEOUT_PERIOD (Offset 0x0576) */ + +#define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD 0 +#define BIT_MASK_TXCMD_TIMEOUT_PERIOD 0xff +#define BIT_TXCMD_TIMEOUT_PERIOD(x) \ + (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD) \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD) +#define BITS_TXCMD_TIMEOUT_PERIOD \ + (BIT_MASK_TXCMD_TIMEOUT_PERIOD << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD) +#define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD(x) ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD)) +#define BIT_GET_TXCMD_TIMEOUT_PERIOD(x) \ + (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD) & \ + BIT_MASK_TXCMD_TIMEOUT_PERIOD) +#define BIT_SET_TXCMD_TIMEOUT_PERIOD(x, v) \ + (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD(x) | BIT_TXCMD_TIMEOUT_PERIOD(v)) + +#define BIT_SHIFT_EARLY_128US 0 +#define BIT_MASK_EARLY_128US 0x7 +#define BIT_EARLY_128US(x) \ + (((x) & BIT_MASK_EARLY_128US) << BIT_SHIFT_EARLY_128US) +#define BITS_EARLY_128US (BIT_MASK_EARLY_128US << BIT_SHIFT_EARLY_128US) +#define BIT_CLEAR_EARLY_128US(x) ((x) & (~BITS_EARLY_128US)) +#define BIT_GET_EARLY_128US(x) \ + (((x) >> BIT_SHIFT_EARLY_128US) & BIT_MASK_EARLY_128US) +#define BIT_SET_EARLY_128US(x, v) \ + (BIT_CLEAR_EARLY_128US(x) | BIT_EARLY_128US(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_DIS_MARK_TSF_US BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_DIS_MARK_TSF_US_V2 BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_EN_TSFAUTO_SYNC BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_AUTO_SYNC_BY_TBTT BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_DIS_TRX_CAL_BCN BIT(5) +#define BIT_DIS_TX_CAL_TBTT BIT(4) +#define BIT_EN_FREECNT BIT(3) +#define BIT_BCN_AGGRESSION BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_DIS_SECONDARY_CCA_80M BIT(2) +#define BIT_DIS_SECONDARY_CCA_40M BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_SHIFT_DIS_SECONDARY_CCA 0 +#define BIT_MASK_DIS_SECONDARY_CCA 0x3 +#define BIT_DIS_SECONDARY_CCA(x) \ + (((x) & BIT_MASK_DIS_SECONDARY_CCA) << BIT_SHIFT_DIS_SECONDARY_CCA) +#define BITS_DIS_SECONDARY_CCA \ + (BIT_MASK_DIS_SECONDARY_CCA << BIT_SHIFT_DIS_SECONDARY_CCA) +#define BIT_CLEAR_DIS_SECONDARY_CCA(x) ((x) & (~BITS_DIS_SECONDARY_CCA)) +#define BIT_GET_DIS_SECONDARY_CCA(x) \ + (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA) & BIT_MASK_DIS_SECONDARY_CCA) +#define BIT_SET_DIS_SECONDARY_CCA(x, v) \ + (BIT_CLEAR_DIS_SECONDARY_CCA(x) | BIT_DIS_SECONDARY_CCA(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI0 0 +#define BIT_MASK_TBTT_INT_SHIFT_CLI0 0x7f +#define BIT_TBTT_INT_SHIFT_CLI0(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI0) << BIT_SHIFT_TBTT_INT_SHIFT_CLI0) +#define BITS_TBTT_INT_SHIFT_CLI0 \ + (BIT_MASK_TBTT_INT_SHIFT_CLI0 << BIT_SHIFT_TBTT_INT_SHIFT_CLI0) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI0(x) ((x) & (~BITS_TBTT_INT_SHIFT_CLI0)) +#define BIT_GET_TBTT_INT_SHIFT_CLI0(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI0) & BIT_MASK_TBTT_INT_SHIFT_CLI0) +#define BIT_SET_TBTT_INT_SHIFT_CLI0(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI0(x) | BIT_TBTT_INT_SHIFT_CLI0(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MISC_CTRL (Offset 0x0577) */ + +#define BIT_DIS_SECONDARY_CCA_20M BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */ + +#define BIT_CLI1_DIS_RX_BSSID_FIT BIT(6) +#define BIT_CLI1_DIS_TSF_UDT BIT(4) +#define BIT_CLI1_EN_BCN_FUNCTION BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */ + +#define BIT_CLI1_EN_RXBCN_RPT BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */ + +#define BIT_CLI1_EN_BCN_RPT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */ + +#define BIT_CLI1_ENP2P_CTWINDOW BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TSFTR2_L (Offset 0x0578) */ + +#define BIT_SHIFT_TSF2_TIMER_L 0 +#define BIT_MASK_TSF2_TIMER_L 0xffffffffL +#define BIT_TSF2_TIMER_L(x) \ + (((x) & BIT_MASK_TSF2_TIMER_L) << BIT_SHIFT_TSF2_TIMER_L) +#define BITS_TSF2_TIMER_L (BIT_MASK_TSF2_TIMER_L << BIT_SHIFT_TSF2_TIMER_L) +#define BIT_CLEAR_TSF2_TIMER_L(x) ((x) & (~BITS_TSF2_TIMER_L)) +#define BIT_GET_TSF2_TIMER_L(x) \ + (((x) >> BIT_SHIFT_TSF2_TIMER_L) & BIT_MASK_TSF2_TIMER_L) +#define BIT_SET_TSF2_TIMER_L(x, v) \ + (BIT_CLEAR_TSF2_TIMER_L(x) | BIT_TSF2_TIMER_L(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */ + +#define BIT_CLI1_ENP2P_BCNQ_AREA BIT(0) + +/* 2 REG_BCN_CTRL_CLINT2 (Offset 0x0579) */ + +#define BIT_CLI2_DIS_RX_BSSID_FIT BIT(6) +#define BIT_CLI2_DIS_TSF_UDT BIT(4) +#define BIT_CLI2_EN_BCN_FUNCTION BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT2 (Offset 0x0579) */ + +#define BIT_CLI2_EN_RXBCN_RPT BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT2 (Offset 0x0579) */ + +#define BIT_CLI2_EN_BCN_RPT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT2 (Offset 0x0579) */ + +#define BIT_CLI2_ENP2P_CTWINDOW BIT(1) +#define BIT_CLI2_ENP2P_BCNQ_AREA BIT(0) + +/* 2 REG_BCN_CTRL_CLINT3 (Offset 0x057A) */ + +#define BIT_CLI3_DIS_RX_BSSID_FIT BIT(6) +#define BIT_CLI3_DIS_TSF_UDT BIT(4) +#define BIT_CLI3_EN_BCN_FUNCTION BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT3 (Offset 0x057A) */ + +#define BIT_CLI3_EN_RXBCN_RPT BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT3 (Offset 0x057A) */ + +#define BIT_CLI3_EN_BCN_RPT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_CTRL_CLINT3 (Offset 0x057A) */ + +#define BIT_CLI3_ENP2P_CTWINDOW BIT(1) +#define BIT_CLI3_ENP2P_BCNQ_AREA BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_EXTEND_CTRL (Offset 0x057B) */ + +#define BIT_EN_TSFBIT32_RST_P2P2 BIT(5) +#define BIT_EN_TSFBIT32_RST_P2P1 BIT(4) + +#define BIT_SHIFT_PORT_SEL 0 +#define BIT_MASK_PORT_SEL 0x7 +#define BIT_PORT_SEL(x) (((x) & BIT_MASK_PORT_SEL) << BIT_SHIFT_PORT_SEL) +#define BITS_PORT_SEL (BIT_MASK_PORT_SEL << BIT_SHIFT_PORT_SEL) +#define BIT_CLEAR_PORT_SEL(x) ((x) & (~BITS_PORT_SEL)) +#define BIT_GET_PORT_SEL(x) (((x) >> BIT_SHIFT_PORT_SEL) & BIT_MASK_PORT_SEL) +#define BIT_SET_PORT_SEL(x, v) (BIT_CLEAR_PORT_SEL(x) | BIT_PORT_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS1_SPEC_STATE (Offset 0x057C) */ + +#define BIT_P2P1_SPEC_POWER_STATE BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS1_SPEC_STATE (Offset 0x057C) */ + +#define BIT_P2P1_SPEC_CTWINDOW_ON BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS1_SPEC_STATE (Offset 0x057C) */ + +#define BIT_P2P1_SPEC_BCN_AREA_ON BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS1_SPEC_STATE (Offset 0x057C) */ + +#define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX BIT(4) +#define BIT_P2P1_SPEC_NOA1_OFF_PERIOD BIT(3) +#define BIT_P2P1_SPEC_FORCE_DOZE1 BIT(2) +#define BIT_P2P1_SPEC_NOA0_OFF_PERIOD BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TSFTR2_H (Offset 0x057C) */ + +#define BIT_SHIFT_TSF2_TIMER_H 0 +#define BIT_MASK_TSF2_TIMER_H 0xffffffffL +#define BIT_TSF2_TIMER_H(x) \ + (((x) & BIT_MASK_TSF2_TIMER_H) << BIT_SHIFT_TSF2_TIMER_H) +#define BITS_TSF2_TIMER_H (BIT_MASK_TSF2_TIMER_H << BIT_SHIFT_TSF2_TIMER_H) +#define BIT_CLEAR_TSF2_TIMER_H(x) ((x) & (~BITS_TSF2_TIMER_H)) +#define BIT_GET_TSF2_TIMER_H(x) \ + (((x) >> BIT_SHIFT_TSF2_TIMER_H) & BIT_MASK_TSF2_TIMER_H) +#define BIT_SET_TSF2_TIMER_H(x, v) \ + (BIT_CLEAR_TSF2_TIMER_H(x) | BIT_TSF2_TIMER_H(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS1_SPEC_STATE (Offset 0x057C) */ + +#define BIT_P2P1_SPEC_FORCE_DOZE0 BIT(0) + +/* 2 REG_P2PPS1_STATE (Offset 0x057D) */ + +#define BIT_P2P1_POWER_STATE BIT(7) +#define BIT_P2P1_CTWINDOW_ON BIT(6) +#define BIT_P2P1_BEACON_AREA_ON BIT(5) +#define BIT_P2P1_CTWIN_EARLY_DISTX BIT(4) +#define BIT_P2P1_NOA1_OFF_PERIOD BIT(3) +#define BIT_P2P1_FORCE_DOZE1 BIT(2) +#define BIT_P2P1_NOA0_OFF_PERIOD BIT(1) +#define BIT_P2P1_FORCE_DOZE0 BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS2_SPEC_STATE (Offset 0x057E) */ + +#define BIT_P2P2_SPEC_POWER_STATE BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS2_SPEC_STATE (Offset 0x057E) */ + +#define BIT_P2P2_SPEC_CTWINDOW_ON BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS2_SPEC_STATE (Offset 0x057E) */ + +#define BIT_P2P2_SPEC_BCN_AREA_ON BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS2_SPEC_STATE (Offset 0x057E) */ + +#define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX BIT(4) +#define BIT_P2P2_SPEC_NOA1_OFF_PERIOD BIT(3) +#define BIT_P2P2_SPEC_FORCE_DOZE1 BIT(2) +#define BIT_P2P2_SPEC_NOA0_OFF_PERIOD BIT(1) +#define BIT_P2P2_SPEC_FORCE_DOZE0 BIT(0) + +/* 2 REG_P2PPS2_STATE (Offset 0x057F) */ + +#define BIT_P2P2_POWER_STATE BIT(7) +#define BIT_P2P2_CTWINDOW_ON BIT(6) +#define BIT_P2P2_BEACON_AREA_ON BIT(5) +#define BIT_P2P2_CTWIN_EARLY_DISTX BIT(4) +#define BIT_P2P2_NOA1_OFF_PERIOD BIT(3) +#define BIT_P2P2_FORCE_DOZE1 BIT(2) +#define BIT_P2P2_NOA0_OFF_PERIOD BIT(1) +#define BIT_P2P2_FORCE_DOZE0 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_PS_TIMER (Offset 0x0580) */ + +#define BIT_SHIFT_PSTIMER 5 +#define BIT_MASK_PSTIMER 0x7ffffff +#define BIT_PSTIMER(x) (((x) & BIT_MASK_PSTIMER) << BIT_SHIFT_PSTIMER) +#define BITS_PSTIMER (BIT_MASK_PSTIMER << BIT_SHIFT_PSTIMER) +#define BIT_CLEAR_PSTIMER(x) ((x) & (~BITS_PSTIMER)) +#define BIT_GET_PSTIMER(x) (((x) >> BIT_SHIFT_PSTIMER) & BIT_MASK_PSTIMER) +#define BIT_SET_PSTIMER(x, v) (BIT_CLEAR_PSTIMER(x) | BIT_PSTIMER(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PS_TIMER0 (Offset 0x0580) */ + +#define BIT_SHIFT_PSTIMER0_INT 5 +#define BIT_MASK_PSTIMER0_INT 0x7ffffff +#define BIT_PSTIMER0_INT(x) \ + (((x) & BIT_MASK_PSTIMER0_INT) << BIT_SHIFT_PSTIMER0_INT) +#define BITS_PSTIMER0_INT (BIT_MASK_PSTIMER0_INT << BIT_SHIFT_PSTIMER0_INT) +#define BIT_CLEAR_PSTIMER0_INT(x) ((x) & (~BITS_PSTIMER0_INT)) +#define BIT_GET_PSTIMER0_INT(x) \ + (((x) >> BIT_SHIFT_PSTIMER0_INT) & BIT_MASK_PSTIMER0_INT) +#define BIT_SET_PSTIMER0_INT(x, v) \ + (BIT_CLEAR_PSTIMER0_INT(x) | BIT_PSTIMER0_INT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TIMER0 (Offset 0x0584) */ + +#define BIT_SHIFT_TIMER0_INT 5 +#define BIT_MASK_TIMER0_INT 0x7ffffff +#define BIT_TIMER0_INT(x) (((x) & BIT_MASK_TIMER0_INT) << BIT_SHIFT_TIMER0_INT) +#define BITS_TIMER0_INT (BIT_MASK_TIMER0_INT << BIT_SHIFT_TIMER0_INT) +#define BIT_CLEAR_TIMER0_INT(x) ((x) & (~BITS_TIMER0_INT)) +#define BIT_GET_TIMER0_INT(x) \ + (((x) >> BIT_SHIFT_TIMER0_INT) & BIT_MASK_TIMER0_INT) +#define BIT_SET_TIMER0_INT(x, v) (BIT_CLEAR_TIMER0_INT(x) | BIT_TIMER0_INT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PS_TIMER1 (Offset 0x0584) */ + +#define BIT_SHIFT_PSTIMER1_INT 5 +#define BIT_MASK_PSTIMER1_INT 0x7ffffff +#define BIT_PSTIMER1_INT(x) \ + (((x) & BIT_MASK_PSTIMER1_INT) << BIT_SHIFT_PSTIMER1_INT) +#define BITS_PSTIMER1_INT (BIT_MASK_PSTIMER1_INT << BIT_SHIFT_PSTIMER1_INT) +#define BIT_CLEAR_PSTIMER1_INT(x) ((x) & (~BITS_PSTIMER1_INT)) +#define BIT_GET_PSTIMER1_INT(x) \ + (((x) >> BIT_SHIFT_PSTIMER1_INT) & BIT_MASK_PSTIMER1_INT) +#define BIT_SET_PSTIMER1_INT(x, v) \ + (BIT_CLEAR_PSTIMER1_INT(x) | BIT_PSTIMER1_INT(v)) + +/* 2 REG_PS_TIMER2 (Offset 0x0588) */ + +#define BIT_SHIFT_INFO_INDEX_OFFSET 16 +#define BIT_MASK_INFO_INDEX_OFFSET 0x1fff +#define BIT_INFO_INDEX_OFFSET(x) \ + (((x) & BIT_MASK_INFO_INDEX_OFFSET) << BIT_SHIFT_INFO_INDEX_OFFSET) +#define BITS_INFO_INDEX_OFFSET \ + (BIT_MASK_INFO_INDEX_OFFSET << BIT_SHIFT_INFO_INDEX_OFFSET) +#define BIT_CLEAR_INFO_INDEX_OFFSET(x) ((x) & (~BITS_INFO_INDEX_OFFSET)) +#define BIT_GET_INFO_INDEX_OFFSET(x) \ + (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET) & BIT_MASK_INFO_INDEX_OFFSET) +#define BIT_SET_INFO_INDEX_OFFSET(x, v) \ + (BIT_CLEAR_INFO_INDEX_OFFSET(x) | BIT_INFO_INDEX_OFFSET(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TIMER1 (Offset 0x0588) */ + +#define BIT_SHIFT_TIMER1_INT 5 +#define BIT_MASK_TIMER1_INT 0x7ffffff +#define BIT_TIMER1_INT(x) (((x) & BIT_MASK_TIMER1_INT) << BIT_SHIFT_TIMER1_INT) +#define BITS_TIMER1_INT (BIT_MASK_TIMER1_INT << BIT_SHIFT_TIMER1_INT) +#define BIT_CLEAR_TIMER1_INT(x) ((x) & (~BITS_TIMER1_INT)) +#define BIT_GET_TIMER1_INT(x) \ + (((x) >> BIT_SHIFT_TIMER1_INT) & BIT_MASK_TIMER1_INT) +#define BIT_SET_TIMER1_INT(x, v) (BIT_CLEAR_TIMER1_INT(x) | BIT_TIMER1_INT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PS_TIMER2 (Offset 0x0588) */ + +#define BIT_SHIFT_PSTIMER2_INT 5 +#define BIT_MASK_PSTIMER2_INT 0x7ffffff +#define BIT_PSTIMER2_INT(x) \ + (((x) & BIT_MASK_PSTIMER2_INT) << BIT_SHIFT_PSTIMER2_INT) +#define BITS_PSTIMER2_INT (BIT_MASK_PSTIMER2_INT << BIT_SHIFT_PSTIMER2_INT) +#define BIT_CLEAR_PSTIMER2_INT(x) ((x) & (~BITS_PSTIMER2_INT)) +#define BIT_GET_PSTIMER2_INT(x) \ + (((x) >> BIT_SHIFT_PSTIMER2_INT) & BIT_MASK_PSTIMER2_INT) +#define BIT_SET_PSTIMER2_INT(x, v) \ + (BIT_CLEAR_PSTIMER2_INT(x) | BIT_PSTIMER2_INT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TBTT_CTN_AREA (Offset 0x058C) */ + +#define BIT_SHIFT_TBTT_CTN_AREA 0 +#define BIT_MASK_TBTT_CTN_AREA 0xff +#define BIT_TBTT_CTN_AREA(x) \ + (((x) & BIT_MASK_TBTT_CTN_AREA) << BIT_SHIFT_TBTT_CTN_AREA) +#define BITS_TBTT_CTN_AREA (BIT_MASK_TBTT_CTN_AREA << BIT_SHIFT_TBTT_CTN_AREA) +#define BIT_CLEAR_TBTT_CTN_AREA(x) ((x) & (~BITS_TBTT_CTN_AREA)) +#define BIT_GET_TBTT_CTN_AREA(x) \ + (((x) >> BIT_SHIFT_TBTT_CTN_AREA) & BIT_MASK_TBTT_CTN_AREA) +#define BIT_SET_TBTT_CTN_AREA(x, v) \ + (BIT_CLEAR_TBTT_CTN_AREA(x) | BIT_TBTT_CTN_AREA(v)) + +/* 2 REG_FORCE_BCN_IFS (Offset 0x058E) */ + +#define BIT_SHIFT_FORCE_BCN_IFS 0 +#define BIT_MASK_FORCE_BCN_IFS 0xff +#define BIT_FORCE_BCN_IFS(x) \ + (((x) & BIT_MASK_FORCE_BCN_IFS) << BIT_SHIFT_FORCE_BCN_IFS) +#define BITS_FORCE_BCN_IFS (BIT_MASK_FORCE_BCN_IFS << BIT_SHIFT_FORCE_BCN_IFS) +#define BIT_CLEAR_FORCE_BCN_IFS(x) ((x) & (~BITS_FORCE_BCN_IFS)) +#define BIT_GET_FORCE_BCN_IFS(x) \ + (((x) >> BIT_SHIFT_FORCE_BCN_IFS) & BIT_MASK_FORCE_BCN_IFS) +#define BIT_SET_FORCE_BCN_IFS(x, v) \ + (BIT_CLEAR_FORCE_BCN_IFS(x) | BIT_FORCE_BCN_IFS(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DRVERLYINT_V1 (Offset 0x058F) */ + +#define BIT_SHIFT_PRE_BCN_DMATIM 0 +#define BIT_MASK_PRE_BCN_DMATIM 0xff +#define BIT_PRE_BCN_DMATIM(x) \ + (((x) & BIT_MASK_PRE_BCN_DMATIM) << BIT_SHIFT_PRE_BCN_DMATIM) +#define BITS_PRE_BCN_DMATIM \ + (BIT_MASK_PRE_BCN_DMATIM << BIT_SHIFT_PRE_BCN_DMATIM) +#define BIT_CLEAR_PRE_BCN_DMATIM(x) ((x) & (~BITS_PRE_BCN_DMATIM)) +#define BIT_GET_PRE_BCN_DMATIM(x) \ + (((x) >> BIT_SHIFT_PRE_BCN_DMATIM) & BIT_MASK_PRE_BCN_DMATIM) +#define BIT_SET_PRE_BCN_DMATIM(x, v) \ + (BIT_CLEAR_PRE_BCN_DMATIM(x) | BIT_PRE_BCN_DMATIM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_TXOP_MIN (Offset 0x0590) */ + +#define BIT_NAV_BLK_HGQ BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXOP_MIN (Offset 0x0590) */ + +#define BIT_HIQ_NAV_BREAK_EN BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_TXOP_MIN (Offset 0x0590) */ + +#define BIT_NAV_BLK_MGQ BIT(14) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXOP_MIN (Offset 0x0590) */ + +#define BIT_MGQ_NAV_BREAK_EN BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_TXOP_MIN (Offset 0x0590) */ + +#define BIT_SHIFT_TXPAUSE1 8 +#define BIT_MASK_TXPAUSE1 0xff +#define BIT_TXPAUSE1(x) (((x) & BIT_MASK_TXPAUSE1) << BIT_SHIFT_TXPAUSE1) +#define BITS_TXPAUSE1 (BIT_MASK_TXPAUSE1 << BIT_SHIFT_TXPAUSE1) +#define BIT_CLEAR_TXPAUSE1(x) ((x) & (~BITS_TXPAUSE1)) +#define BIT_GET_TXPAUSE1(x) (((x) >> BIT_SHIFT_TXPAUSE1) & BIT_MASK_TXPAUSE1) +#define BIT_SET_TXPAUSE1(x, v) (BIT_CLEAR_TXPAUSE1(x) | BIT_TXPAUSE1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TXOP_MIN (Offset 0x0590) */ + +#define BIT_SHIFT_TXOP_MIN 0 +#define BIT_MASK_TXOP_MIN 0x3fff +#define BIT_TXOP_MIN(x) (((x) & BIT_MASK_TXOP_MIN) << BIT_SHIFT_TXOP_MIN) +#define BITS_TXOP_MIN (BIT_MASK_TXOP_MIN << BIT_SHIFT_TXOP_MIN) +#define BIT_CLEAR_TXOP_MIN(x) ((x) & (~BITS_TXOP_MIN)) +#define BIT_GET_TXOP_MIN(x) (((x) >> BIT_SHIFT_TXOP_MIN) & BIT_MASK_TXOP_MIN) +#define BIT_SET_TXOP_MIN(x, v) (BIT_CLEAR_TXOP_MIN(x) | BIT_TXOP_MIN(v)) + +/* 2 REG_PRE_BKF_TIME (Offset 0x0592) */ + +#define BIT_SHIFT_PRE_BKF_TIME 0 +#define BIT_MASK_PRE_BKF_TIME 0xff +#define BIT_PRE_BKF_TIME(x) \ + (((x) & BIT_MASK_PRE_BKF_TIME) << BIT_SHIFT_PRE_BKF_TIME) +#define BITS_PRE_BKF_TIME (BIT_MASK_PRE_BKF_TIME << BIT_SHIFT_PRE_BKF_TIME) +#define BIT_CLEAR_PRE_BKF_TIME(x) ((x) & (~BITS_PRE_BKF_TIME)) +#define BIT_GET_PRE_BKF_TIME(x) \ + (((x) >> BIT_SHIFT_PRE_BKF_TIME) & BIT_MASK_PRE_BKF_TIME) +#define BIT_SET_PRE_BKF_TIME(x, v) \ + (BIT_CLEAR_PRE_BKF_TIME(x) | BIT_PRE_BKF_TIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */ + +#define BIT_NOPKT_END_RTSMF BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */ + +#define BIT_TBTT_RETRY BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */ + +#define BIT_SHIFT_PRETX_US 3 +#define BIT_MASK_PRETX_US 0xf +#define BIT_PRETX_US(x) (((x) & BIT_MASK_PRETX_US) << BIT_SHIFT_PRETX_US) +#define BITS_PRETX_US (BIT_MASK_PRETX_US << BIT_SHIFT_PRETX_US) +#define BIT_CLEAR_PRETX_US(x) ((x) & (~BITS_PRETX_US)) +#define BIT_GET_PRETX_US(x) (((x) >> BIT_SHIFT_PRETX_US) & BIT_MASK_PRETX_US) +#define BIT_SET_PRETX_US(x, v) (BIT_CLEAR_PRETX_US(x) | BIT_PRETX_US(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */ + +#define BIT_TXOP_FAIL_BREAK BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */ + +#define BIT_TXFAIL_BREACK_TXOP_EN BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */ + +#define BIT_DTIM_BYPASS BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */ + +#define BIT_RTS_NAV_TXOP BIT(1) +#define BIT_NOT_CROSS_TXOP BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_TBTT_INT_SHIFT_CLI (Offset 0x0594) */ + +#define BIT_TBTT_INT_SHIFT_DIR_CLI3_V1 BIT(31) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI3_V1 24 +#define BIT_MASK_TBTT_INT_SHIFT_CLI3_V1 0x7f +#define BIT_TBTT_INT_SHIFT_CLI3_V1(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI3_V1) \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI3_V1) +#define BITS_TBTT_INT_SHIFT_CLI3_V1 \ + (BIT_MASK_TBTT_INT_SHIFT_CLI3_V1 << BIT_SHIFT_TBTT_INT_SHIFT_CLI3_V1) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI3_V1(x) \ + ((x) & (~BITS_TBTT_INT_SHIFT_CLI3_V1)) +#define BIT_GET_TBTT_INT_SHIFT_CLI3_V1(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI3_V1) & \ + BIT_MASK_TBTT_INT_SHIFT_CLI3_V1) +#define BIT_SET_TBTT_INT_SHIFT_CLI3_V1(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI3_V1(x) | BIT_TBTT_INT_SHIFT_CLI3_V1(v)) + +#define BIT_TBTT_INT_SHIFT_DIR_CLI2_V1 BIT(23) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI2_V1 16 +#define BIT_MASK_TBTT_INT_SHIFT_CLI2_V1 0x7f +#define BIT_TBTT_INT_SHIFT_CLI2_V1(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI2_V1) \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI2_V1) +#define BITS_TBTT_INT_SHIFT_CLI2_V1 \ + (BIT_MASK_TBTT_INT_SHIFT_CLI2_V1 << BIT_SHIFT_TBTT_INT_SHIFT_CLI2_V1) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI2_V1(x) \ + ((x) & (~BITS_TBTT_INT_SHIFT_CLI2_V1)) +#define BIT_GET_TBTT_INT_SHIFT_CLI2_V1(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI2_V1) & \ + BIT_MASK_TBTT_INT_SHIFT_CLI2_V1) +#define BIT_SET_TBTT_INT_SHIFT_CLI2_V1(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI2_V1(x) | BIT_TBTT_INT_SHIFT_CLI2_V1(v)) + +#define BIT_SHIFT_DIS_ATIM_V1 16 +#define BIT_MASK_DIS_ATIM_V1 0xff +#define BIT_DIS_ATIM_V1(x) \ + (((x) & BIT_MASK_DIS_ATIM_V1) << BIT_SHIFT_DIS_ATIM_V1) +#define BITS_DIS_ATIM_V1 (BIT_MASK_DIS_ATIM_V1 << BIT_SHIFT_DIS_ATIM_V1) +#define BIT_CLEAR_DIS_ATIM_V1(x) ((x) & (~BITS_DIS_ATIM_V1)) +#define BIT_GET_DIS_ATIM_V1(x) \ + (((x) >> BIT_SHIFT_DIS_ATIM_V1) & BIT_MASK_DIS_ATIM_V1) +#define BIT_SET_DIS_ATIM_V1(x, v) \ + (BIT_CLEAR_DIS_ATIM_V1(x) | BIT_DIS_ATIM_V1(v)) + +#define BIT_TBTT_INT_SHIFT_DIR_CLI1_V1 BIT(15) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI1_V1 8 +#define BIT_MASK_TBTT_INT_SHIFT_CLI1_V1 0x7f +#define BIT_TBTT_INT_SHIFT_CLI1_V1(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI1_V1) \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI1_V1) +#define BITS_TBTT_INT_SHIFT_CLI1_V1 \ + (BIT_MASK_TBTT_INT_SHIFT_CLI1_V1 << BIT_SHIFT_TBTT_INT_SHIFT_CLI1_V1) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI1_V1(x) \ + ((x) & (~BITS_TBTT_INT_SHIFT_CLI1_V1)) +#define BIT_GET_TBTT_INT_SHIFT_CLI1_V1(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI1_V1) & \ + BIT_MASK_TBTT_INT_SHIFT_CLI1_V1) +#define BIT_SET_TBTT_INT_SHIFT_CLI1_V1(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI1_V1(x) | BIT_TBTT_INT_SHIFT_CLI1_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TBTT_INT_SHIFT_CLI0 (Offset 0x0594) */ + +#define BIT_TBTT_INT_SHIFT_DIR_CLI0 BIT(7) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_TBTT_INT_SHIFT_CLI (Offset 0x0594) */ + +#define BIT_TBTT_INT_SHIFT_DIR_CLI0_V1 BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FREERUN_CNT_L (Offset 0x0594) */ + +#define BIT_SHIFT_FREERUN_CNT_L 0 +#define BIT_MASK_FREERUN_CNT_L 0xffffffffL +#define BIT_FREERUN_CNT_L(x) \ + (((x) & BIT_MASK_FREERUN_CNT_L) << BIT_SHIFT_FREERUN_CNT_L) +#define BITS_FREERUN_CNT_L (BIT_MASK_FREERUN_CNT_L << BIT_SHIFT_FREERUN_CNT_L) +#define BIT_CLEAR_FREERUN_CNT_L(x) ((x) & (~BITS_FREERUN_CNT_L)) +#define BIT_GET_FREERUN_CNT_L(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_L) & BIT_MASK_FREERUN_CNT_L) +#define BIT_SET_FREERUN_CNT_L(x, v) \ + (BIT_CLEAR_FREERUN_CNT_L(x) | BIT_FREERUN_CNT_L(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_TBTT_INT_SHIFT_CLI (Offset 0x0594) */ + +#define BIT_SHIFT_MBID_BCNQ_EN_V1 0 +#define BIT_MASK_MBID_BCNQ_EN_V1 0xff +#define BIT_MBID_BCNQ_EN_V1(x) \ + (((x) & BIT_MASK_MBID_BCNQ_EN_V1) << BIT_SHIFT_MBID_BCNQ_EN_V1) +#define BITS_MBID_BCNQ_EN_V1 \ + (BIT_MASK_MBID_BCNQ_EN_V1 << BIT_SHIFT_MBID_BCNQ_EN_V1) +#define BIT_CLEAR_MBID_BCNQ_EN_V1(x) ((x) & (~BITS_MBID_BCNQ_EN_V1)) +#define BIT_GET_MBID_BCNQ_EN_V1(x) \ + (((x) >> BIT_SHIFT_MBID_BCNQ_EN_V1) & BIT_MASK_MBID_BCNQ_EN_V1) +#define BIT_SET_MBID_BCNQ_EN_V1(x, v) \ + (BIT_CLEAR_MBID_BCNQ_EN_V1(x) | BIT_MBID_BCNQ_EN_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TBTT_INT_SHIFT_CLI1 (Offset 0x0595) */ + +#define BIT_TBTT_INT_SHIFT_DIR_CLI1 BIT(7) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI1 0 +#define BIT_MASK_TBTT_INT_SHIFT_CLI1 0x7f +#define BIT_TBTT_INT_SHIFT_CLI1(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI1) << BIT_SHIFT_TBTT_INT_SHIFT_CLI1) +#define BITS_TBTT_INT_SHIFT_CLI1 \ + (BIT_MASK_TBTT_INT_SHIFT_CLI1 << BIT_SHIFT_TBTT_INT_SHIFT_CLI1) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI1(x) ((x) & (~BITS_TBTT_INT_SHIFT_CLI1)) +#define BIT_GET_TBTT_INT_SHIFT_CLI1(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI1) & BIT_MASK_TBTT_INT_SHIFT_CLI1) +#define BIT_SET_TBTT_INT_SHIFT_CLI1(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI1(x) | BIT_TBTT_INT_SHIFT_CLI1(v)) + +/* 2 REG_TBTT_INT_SHIFT_CLI2 (Offset 0x0596) */ + +#define BIT_TBTT_INT_SHIFT_DIR_CLI2 BIT(7) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI2 0 +#define BIT_MASK_TBTT_INT_SHIFT_CLI2 0x7f +#define BIT_TBTT_INT_SHIFT_CLI2(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI2) << BIT_SHIFT_TBTT_INT_SHIFT_CLI2) +#define BITS_TBTT_INT_SHIFT_CLI2 \ + (BIT_MASK_TBTT_INT_SHIFT_CLI2 << BIT_SHIFT_TBTT_INT_SHIFT_CLI2) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI2(x) ((x) & (~BITS_TBTT_INT_SHIFT_CLI2)) +#define BIT_GET_TBTT_INT_SHIFT_CLI2(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI2) & BIT_MASK_TBTT_INT_SHIFT_CLI2) +#define BIT_SET_TBTT_INT_SHIFT_CLI2(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI2(x) | BIT_TBTT_INT_SHIFT_CLI2(v)) + +/* 2 REG_TBTT_INT_SHIFT_CLI3 (Offset 0x0597) */ + +#define BIT_TBTT_INT_SHIFT_DIR_CLI3 BIT(7) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI3 0 +#define BIT_MASK_TBTT_INT_SHIFT_CLI3 0x7f +#define BIT_TBTT_INT_SHIFT_CLI3(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI3) << BIT_SHIFT_TBTT_INT_SHIFT_CLI3) +#define BITS_TBTT_INT_SHIFT_CLI3 \ + (BIT_MASK_TBTT_INT_SHIFT_CLI3 << BIT_SHIFT_TBTT_INT_SHIFT_CLI3) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI3(x) ((x) & (~BITS_TBTT_INT_SHIFT_CLI3)) +#define BIT_GET_TBTT_INT_SHIFT_CLI3(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI3) & BIT_MASK_TBTT_INT_SHIFT_CLI3) +#define BIT_SET_TBTT_INT_SHIFT_CLI3(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI3(x) | BIT_TBTT_INT_SHIFT_CLI3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_TBTT_SHIFT_V1 (Offset 0x0598) */ + +#define BIT_RX_TBTT_SHIFT_RW_FLAG_V1 BIT(31) + +#define BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1 16 +#define BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1 0xfff +#define BIT_RX_TBTT_SHIFT_OFFSET_V1(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1) \ + << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1) +#define BITS_RX_TBTT_SHIFT_OFFSET_V1 \ + (BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1 << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1) +#define BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_V1(x) \ + ((x) & (~BITS_RX_TBTT_SHIFT_OFFSET_V1)) +#define BIT_GET_RX_TBTT_SHIFT_OFFSET_V1(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1) & \ + BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1) +#define BIT_SET_RX_TBTT_SHIFT_OFFSET_V1(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_V1(x) | BIT_RX_TBTT_SHIFT_OFFSET_V1(v)) + +#define BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1 8 +#define BIT_MASK_RX_TBTT_SHIFT_SEL_V1 0x7 +#define BIT_RX_TBTT_SHIFT_SEL_V1(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_SEL_V1) \ + << BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1) +#define BITS_RX_TBTT_SHIFT_SEL_V1 \ + (BIT_MASK_RX_TBTT_SHIFT_SEL_V1 << BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1) +#define BIT_CLEAR_RX_TBTT_SHIFT_SEL_V1(x) ((x) & (~BITS_RX_TBTT_SHIFT_SEL_V1)) +#define BIT_GET_RX_TBTT_SHIFT_SEL_V1(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1) & \ + BIT_MASK_RX_TBTT_SHIFT_SEL_V1) +#define BIT_SET_RX_TBTT_SHIFT_SEL_V1(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_SEL_V1(x) | BIT_RX_TBTT_SHIFT_SEL_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TBTT_INT_SHIFT_ENABLE (Offset 0x0598) */ + +#define BIT_EN_TBTT_RTY BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FREERUN_CNT_H (Offset 0x0598) */ + +#define BIT_SHIFT_FREERUN_CNT_H 0 +#define BIT_MASK_FREERUN_CNT_H 0xffffffffL +#define BIT_FREERUN_CNT_H(x) \ + (((x) & BIT_MASK_FREERUN_CNT_H) << BIT_SHIFT_FREERUN_CNT_H) +#define BITS_FREERUN_CNT_H (BIT_MASK_FREERUN_CNT_H << BIT_SHIFT_FREERUN_CNT_H) +#define BIT_CLEAR_FREERUN_CNT_H(x) ((x) & (~BITS_FREERUN_CNT_H)) +#define BIT_GET_FREERUN_CNT_H(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_H) & BIT_MASK_FREERUN_CNT_H) +#define BIT_SET_FREERUN_CNT_H(x, v) \ + (BIT_CLEAR_FREERUN_CNT_H(x) | BIT_FREERUN_CNT_H(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TBTT_INT_SHIFT_ENABLE (Offset 0x0598) */ + +#define BIT_TBTT_INT_SHIFT_ENABLE BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMWND2 (Offset 0x05A0) */ + +#define BIT_SHIFT_ATIMWND2 0 +#define BIT_MASK_ATIMWND2 0xff +#define BIT_ATIMWND2(x) (((x) & BIT_MASK_ATIMWND2) << BIT_SHIFT_ATIMWND2) +#define BITS_ATIMWND2 (BIT_MASK_ATIMWND2 << BIT_SHIFT_ATIMWND2) +#define BIT_CLEAR_ATIMWND2(x) ((x) & (~BITS_ATIMWND2)) +#define BIT_GET_ATIMWND2(x) (((x) >> BIT_SHIFT_ATIMWND2) & BIT_MASK_ATIMWND2) +#define BIT_SET_ATIMWND2(x, v) (BIT_CLEAR_ATIMWND2(x) | BIT_ATIMWND2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_ATIMWND_GROUP1 (Offset 0x05A0) */ + +#define BIT_SHIFT_ATIMWND_GROUP1 0 +#define BIT_MASK_ATIMWND_GROUP1 0xff +#define BIT_ATIMWND_GROUP1(x) \ + (((x) & BIT_MASK_ATIMWND_GROUP1) << BIT_SHIFT_ATIMWND_GROUP1) +#define BITS_ATIMWND_GROUP1 \ + (BIT_MASK_ATIMWND_GROUP1 << BIT_SHIFT_ATIMWND_GROUP1) +#define BIT_CLEAR_ATIMWND_GROUP1(x) ((x) & (~BITS_ATIMWND_GROUP1)) +#define BIT_GET_ATIMWND_GROUP1(x) \ + (((x) >> BIT_SHIFT_ATIMWND_GROUP1) & BIT_MASK_ATIMWND_GROUP1) +#define BIT_SET_ATIMWND_GROUP1(x, v) \ + (BIT_CLEAR_ATIMWND_GROUP1(x) | BIT_ATIMWND_GROUP1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMWND3 (Offset 0x05A1) */ + +#define BIT_SHIFT_ATIMWND3 0 +#define BIT_MASK_ATIMWND3 0xff +#define BIT_ATIMWND3(x) (((x) & BIT_MASK_ATIMWND3) << BIT_SHIFT_ATIMWND3) +#define BITS_ATIMWND3 (BIT_MASK_ATIMWND3 << BIT_SHIFT_ATIMWND3) +#define BIT_CLEAR_ATIMWND3(x) ((x) & (~BITS_ATIMWND3)) +#define BIT_GET_ATIMWND3(x) (((x) >> BIT_SHIFT_ATIMWND3) & BIT_MASK_ATIMWND3) +#define BIT_SET_ATIMWND3(x, v) (BIT_CLEAR_ATIMWND3(x) | BIT_ATIMWND3(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_ATIMWND_GROUP2 (Offset 0x05A1) */ + +#define BIT_SHIFT_ATIMWND_GROUP2 0 +#define BIT_MASK_ATIMWND_GROUP2 0xff +#define BIT_ATIMWND_GROUP2(x) \ + (((x) & BIT_MASK_ATIMWND_GROUP2) << BIT_SHIFT_ATIMWND_GROUP2) +#define BITS_ATIMWND_GROUP2 \ + (BIT_MASK_ATIMWND_GROUP2 << BIT_SHIFT_ATIMWND_GROUP2) +#define BIT_CLEAR_ATIMWND_GROUP2(x) ((x) & (~BITS_ATIMWND_GROUP2)) +#define BIT_GET_ATIMWND_GROUP2(x) \ + (((x) >> BIT_SHIFT_ATIMWND_GROUP2) & BIT_MASK_ATIMWND_GROUP2) +#define BIT_SET_ATIMWND_GROUP2(x, v) \ + (BIT_CLEAR_ATIMWND_GROUP2(x) | BIT_ATIMWND_GROUP2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMWND4 (Offset 0x05A2) */ + +#define BIT_SHIFT_ATIMWND4 0 +#define BIT_MASK_ATIMWND4 0xff +#define BIT_ATIMWND4(x) (((x) & BIT_MASK_ATIMWND4) << BIT_SHIFT_ATIMWND4) +#define BITS_ATIMWND4 (BIT_MASK_ATIMWND4 << BIT_SHIFT_ATIMWND4) +#define BIT_CLEAR_ATIMWND4(x) ((x) & (~BITS_ATIMWND4)) +#define BIT_GET_ATIMWND4(x) (((x) >> BIT_SHIFT_ATIMWND4) & BIT_MASK_ATIMWND4) +#define BIT_SET_ATIMWND4(x, v) (BIT_CLEAR_ATIMWND4(x) | BIT_ATIMWND4(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_ATIMWND_GROUP3 (Offset 0x05A2) */ + +#define BIT_SHIFT_ATIMWND_GROUP3 0 +#define BIT_MASK_ATIMWND_GROUP3 0xff +#define BIT_ATIMWND_GROUP3(x) \ + (((x) & BIT_MASK_ATIMWND_GROUP3) << BIT_SHIFT_ATIMWND_GROUP3) +#define BITS_ATIMWND_GROUP3 \ + (BIT_MASK_ATIMWND_GROUP3 << BIT_SHIFT_ATIMWND_GROUP3) +#define BIT_CLEAR_ATIMWND_GROUP3(x) ((x) & (~BITS_ATIMWND_GROUP3)) +#define BIT_GET_ATIMWND_GROUP3(x) \ + (((x) >> BIT_SHIFT_ATIMWND_GROUP3) & BIT_MASK_ATIMWND_GROUP3) +#define BIT_SET_ATIMWND_GROUP3(x, v) \ + (BIT_CLEAR_ATIMWND_GROUP3(x) | BIT_ATIMWND_GROUP3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMWND5 (Offset 0x05A3) */ + +#define BIT_SHIFT_ATIMWND5 0 +#define BIT_MASK_ATIMWND5 0xff +#define BIT_ATIMWND5(x) (((x) & BIT_MASK_ATIMWND5) << BIT_SHIFT_ATIMWND5) +#define BITS_ATIMWND5 (BIT_MASK_ATIMWND5 << BIT_SHIFT_ATIMWND5) +#define BIT_CLEAR_ATIMWND5(x) ((x) & (~BITS_ATIMWND5)) +#define BIT_GET_ATIMWND5(x) (((x) >> BIT_SHIFT_ATIMWND5) & BIT_MASK_ATIMWND5) +#define BIT_SET_ATIMWND5(x, v) (BIT_CLEAR_ATIMWND5(x) | BIT_ATIMWND5(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_ATIMWND_GROUP4 (Offset 0x05A3) */ + +#define BIT_SHIFT_ATIMWND_GROUP4 0 +#define BIT_MASK_ATIMWND_GROUP4 0xff +#define BIT_ATIMWND_GROUP4(x) \ + (((x) & BIT_MASK_ATIMWND_GROUP4) << BIT_SHIFT_ATIMWND_GROUP4) +#define BITS_ATIMWND_GROUP4 \ + (BIT_MASK_ATIMWND_GROUP4 << BIT_SHIFT_ATIMWND_GROUP4) +#define BIT_CLEAR_ATIMWND_GROUP4(x) ((x) & (~BITS_ATIMWND_GROUP4)) +#define BIT_GET_ATIMWND_GROUP4(x) \ + (((x) >> BIT_SHIFT_ATIMWND_GROUP4) & BIT_MASK_ATIMWND_GROUP4) +#define BIT_SET_ATIMWND_GROUP4(x, v) \ + (BIT_CLEAR_ATIMWND_GROUP4(x) | BIT_ATIMWND_GROUP4(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMWND6 (Offset 0x05A4) */ + +#define BIT_SHIFT_ATIMWND6 0 +#define BIT_MASK_ATIMWND6 0xff +#define BIT_ATIMWND6(x) (((x) & BIT_MASK_ATIMWND6) << BIT_SHIFT_ATIMWND6) +#define BITS_ATIMWND6 (BIT_MASK_ATIMWND6 << BIT_SHIFT_ATIMWND6) +#define BIT_CLEAR_ATIMWND6(x) ((x) & (~BITS_ATIMWND6)) +#define BIT_GET_ATIMWND6(x) (((x) >> BIT_SHIFT_ATIMWND6) & BIT_MASK_ATIMWND6) +#define BIT_SET_ATIMWND6(x, v) (BIT_CLEAR_ATIMWND6(x) | BIT_ATIMWND6(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_DTIM_COUNT_GROUP1 (Offset 0x05A4) */ + +#define BIT_SHIFT_DTIM_COUNT_GROUP1 0 +#define BIT_MASK_DTIM_COUNT_GROUP1 0xff +#define BIT_DTIM_COUNT_GROUP1(x) \ + (((x) & BIT_MASK_DTIM_COUNT_GROUP1) << BIT_SHIFT_DTIM_COUNT_GROUP1) +#define BITS_DTIM_COUNT_GROUP1 \ + (BIT_MASK_DTIM_COUNT_GROUP1 << BIT_SHIFT_DTIM_COUNT_GROUP1) +#define BIT_CLEAR_DTIM_COUNT_GROUP1(x) ((x) & (~BITS_DTIM_COUNT_GROUP1)) +#define BIT_GET_DTIM_COUNT_GROUP1(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_GROUP1) & BIT_MASK_DTIM_COUNT_GROUP1) +#define BIT_SET_DTIM_COUNT_GROUP1(x, v) \ + (BIT_CLEAR_DTIM_COUNT_GROUP1(x) | BIT_DTIM_COUNT_GROUP1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMWND7 (Offset 0x05A5) */ + +#define BIT_SHIFT_ATIMWND7 0 +#define BIT_MASK_ATIMWND7 0xff +#define BIT_ATIMWND7(x) (((x) & BIT_MASK_ATIMWND7) << BIT_SHIFT_ATIMWND7) +#define BITS_ATIMWND7 (BIT_MASK_ATIMWND7 << BIT_SHIFT_ATIMWND7) +#define BIT_CLEAR_ATIMWND7(x) ((x) & (~BITS_ATIMWND7)) +#define BIT_GET_ATIMWND7(x) (((x) >> BIT_SHIFT_ATIMWND7) & BIT_MASK_ATIMWND7) +#define BIT_SET_ATIMWND7(x, v) (BIT_CLEAR_ATIMWND7(x) | BIT_ATIMWND7(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_DTIM_COUNT_GROUP2 (Offset 0x05A5) */ + +#define BIT_SHIFT_DTIM_COUNT_GROUP2 0 +#define BIT_MASK_DTIM_COUNT_GROUP2 0xff +#define BIT_DTIM_COUNT_GROUP2(x) \ + (((x) & BIT_MASK_DTIM_COUNT_GROUP2) << BIT_SHIFT_DTIM_COUNT_GROUP2) +#define BITS_DTIM_COUNT_GROUP2 \ + (BIT_MASK_DTIM_COUNT_GROUP2 << BIT_SHIFT_DTIM_COUNT_GROUP2) +#define BIT_CLEAR_DTIM_COUNT_GROUP2(x) ((x) & (~BITS_DTIM_COUNT_GROUP2)) +#define BIT_GET_DTIM_COUNT_GROUP2(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_GROUP2) & BIT_MASK_DTIM_COUNT_GROUP2) +#define BIT_SET_DTIM_COUNT_GROUP2(x, v) \ + (BIT_CLEAR_DTIM_COUNT_GROUP2(x) | BIT_DTIM_COUNT_GROUP2(v)) + +/* 2 REG_DTIM_COUNT_GROUP3 (Offset 0x05A6) */ + +#define BIT_SHIFT_DTIM_COUNT_GROUP3 0 +#define BIT_MASK_DTIM_COUNT_GROUP3 0xff +#define BIT_DTIM_COUNT_GROUP3(x) \ + (((x) & BIT_MASK_DTIM_COUNT_GROUP3) << BIT_SHIFT_DTIM_COUNT_GROUP3) +#define BITS_DTIM_COUNT_GROUP3 \ + (BIT_MASK_DTIM_COUNT_GROUP3 << BIT_SHIFT_DTIM_COUNT_GROUP3) +#define BIT_CLEAR_DTIM_COUNT_GROUP3(x) ((x) & (~BITS_DTIM_COUNT_GROUP3)) +#define BIT_GET_DTIM_COUNT_GROUP3(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_GROUP3) & BIT_MASK_DTIM_COUNT_GROUP3) +#define BIT_SET_DTIM_COUNT_GROUP3(x, v) \ + (BIT_CLEAR_DTIM_COUNT_GROUP3(x) | BIT_DTIM_COUNT_GROUP3(v)) + +/* 2 REG_DTIM_COUNT_GROUP4 (Offset 0x05A7) */ + +#define BIT_SHIFT_ATIM_CFG_SEL 24 +#define BIT_MASK_ATIM_CFG_SEL 0x3 +#define BIT_ATIM_CFG_SEL(x) \ + (((x) & BIT_MASK_ATIM_CFG_SEL) << BIT_SHIFT_ATIM_CFG_SEL) +#define BITS_ATIM_CFG_SEL (BIT_MASK_ATIM_CFG_SEL << BIT_SHIFT_ATIM_CFG_SEL) +#define BIT_CLEAR_ATIM_CFG_SEL(x) ((x) & (~BITS_ATIM_CFG_SEL)) +#define BIT_GET_ATIM_CFG_SEL(x) \ + (((x) >> BIT_SHIFT_ATIM_CFG_SEL) & BIT_MASK_ATIM_CFG_SEL) +#define BIT_SET_ATIM_CFG_SEL(x, v) \ + (BIT_CLEAR_ATIM_CFG_SEL(x) | BIT_ATIM_CFG_SEL(v)) + +#define BIT_SHIFT_ATIM_URGENT_V1 16 +#define BIT_MASK_ATIM_URGENT_V1 0xff +#define BIT_ATIM_URGENT_V1(x) \ + (((x) & BIT_MASK_ATIM_URGENT_V1) << BIT_SHIFT_ATIM_URGENT_V1) +#define BITS_ATIM_URGENT_V1 \ + (BIT_MASK_ATIM_URGENT_V1 << BIT_SHIFT_ATIM_URGENT_V1) +#define BIT_CLEAR_ATIM_URGENT_V1(x) ((x) & (~BITS_ATIM_URGENT_V1)) +#define BIT_GET_ATIM_URGENT_V1(x) \ + (((x) >> BIT_SHIFT_ATIM_URGENT_V1) & BIT_MASK_ATIM_URGENT_V1) +#define BIT_SET_ATIM_URGENT_V1(x, v) \ + (BIT_CLEAR_ATIM_URGENT_V1(x) | BIT_ATIM_URGENT_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_HIQ_NO_LMT_EN (Offset 0x05A7) */ + +#define BIT_HIQ_NO_LMT_EN_VAP7 BIT(7) +#define BIT_HIQ_NO_LMT_EN_VAP6 BIT(6) +#define BIT_HIQ_NO_LMT_EN_VAP5 BIT(5) +#define BIT_HIQ_NO_LMT_EN_VAP4 BIT(4) +#define BIT_HIQ_NO_LMT_EN_VAP3 BIT(3) +#define BIT_HIQ_NO_LMT_EN_VAP2 BIT(2) +#define BIT_HIQ_NO_LMT_EN_VAP1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_HIQ_NO_LMT_EN (Offset 0x05A7) */ + +#define BIT_HIQ_NO_LMT_EN_ROOT BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_DTIM_COUNT_GROUP4 (Offset 0x05A7) */ + +#define BIT_SHIFT_DTIM_COUNT_GROUP4 0 +#define BIT_MASK_DTIM_COUNT_GROUP4 0xff +#define BIT_DTIM_COUNT_GROUP4(x) \ + (((x) & BIT_MASK_DTIM_COUNT_GROUP4) << BIT_SHIFT_DTIM_COUNT_GROUP4) +#define BITS_DTIM_COUNT_GROUP4 \ + (BIT_MASK_DTIM_COUNT_GROUP4 << BIT_SHIFT_DTIM_COUNT_GROUP4) +#define BIT_CLEAR_DTIM_COUNT_GROUP4(x) ((x) & (~BITS_DTIM_COUNT_GROUP4)) +#define BIT_GET_DTIM_COUNT_GROUP4(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_GROUP4) & BIT_MASK_DTIM_COUNT_GROUP4) +#define BIT_SET_DTIM_COUNT_GROUP4(x, v) \ + (BIT_CLEAR_DTIM_COUNT_GROUP4(x) | BIT_DTIM_COUNT_GROUP4(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIQ_NO_LMT_EN_V2 (Offset 0x05A8) */ + +#define BIT_SHIFT_DIS_ATIM 16 +#define BIT_MASK_DIS_ATIM 0xffff +#define BIT_DIS_ATIM(x) (((x) & BIT_MASK_DIS_ATIM) << BIT_SHIFT_DIS_ATIM) +#define BITS_DIS_ATIM (BIT_MASK_DIS_ATIM << BIT_SHIFT_DIS_ATIM) +#define BIT_CLEAR_DIS_ATIM(x) ((x) & (~BITS_DIS_ATIM)) +#define BIT_GET_DIS_ATIM(x) (((x) >> BIT_SHIFT_DIS_ATIM) & BIT_MASK_DIS_ATIM) +#define BIT_SET_DIS_ATIM(x, v) (BIT_CLEAR_DIS_ATIM(x) | BIT_DIS_ATIM(v)) + +#define BIT_SHIFT_BCNERR_PORT_SEL_V1 16 +#define BIT_MASK_BCNERR_PORT_SEL_V1 0xf +#define BIT_BCNERR_PORT_SEL_V1(x) \ + (((x) & BIT_MASK_BCNERR_PORT_SEL_V1) << BIT_SHIFT_BCNERR_PORT_SEL_V1) +#define BITS_BCNERR_PORT_SEL_V1 \ + (BIT_MASK_BCNERR_PORT_SEL_V1 << BIT_SHIFT_BCNERR_PORT_SEL_V1) +#define BIT_CLEAR_BCNERR_PORT_SEL_V1(x) ((x) & (~BITS_BCNERR_PORT_SEL_V1)) +#define BIT_GET_BCNERR_PORT_SEL_V1(x) \ + (((x) >> BIT_SHIFT_BCNERR_PORT_SEL_V1) & BIT_MASK_BCNERR_PORT_SEL_V1) +#define BIT_SET_BCNERR_PORT_SEL_V1(x, v) \ + (BIT_CLEAR_BCNERR_PORT_SEL_V1(x) | BIT_BCNERR_PORT_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_DTIM_COUNTER_ROOT (Offset 0x05A8) */ + +#define BIT_SHIFT_DTIM_COUNT_ROOT 0 +#define BIT_MASK_DTIM_COUNT_ROOT 0xff +#define BIT_DTIM_COUNT_ROOT(x) \ + (((x) & BIT_MASK_DTIM_COUNT_ROOT) << BIT_SHIFT_DTIM_COUNT_ROOT) +#define BITS_DTIM_COUNT_ROOT \ + (BIT_MASK_DTIM_COUNT_ROOT << BIT_SHIFT_DTIM_COUNT_ROOT) +#define BIT_CLEAR_DTIM_COUNT_ROOT(x) ((x) & (~BITS_DTIM_COUNT_ROOT)) +#define BIT_GET_DTIM_COUNT_ROOT(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT) & BIT_MASK_DTIM_COUNT_ROOT) +#define BIT_SET_DTIM_COUNT_ROOT(x, v) \ + (BIT_CLEAR_DTIM_COUNT_ROOT(x) | BIT_DTIM_COUNT_ROOT(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIQ_NO_LMT_EN_V2 (Offset 0x05A8) */ + +#define BIT_SHIFT_MBID_BCNQ_EN 0 +#define BIT_MASK_MBID_BCNQ_EN 0xffff +#define BIT_MBID_BCNQ_EN(x) \ + (((x) & BIT_MASK_MBID_BCNQ_EN) << BIT_SHIFT_MBID_BCNQ_EN) +#define BITS_MBID_BCNQ_EN (BIT_MASK_MBID_BCNQ_EN << BIT_SHIFT_MBID_BCNQ_EN) +#define BIT_CLEAR_MBID_BCNQ_EN(x) ((x) & (~BITS_MBID_BCNQ_EN)) +#define BIT_GET_MBID_BCNQ_EN(x) \ + (((x) >> BIT_SHIFT_MBID_BCNQ_EN) & BIT_MASK_MBID_BCNQ_EN) +#define BIT_SET_MBID_BCNQ_EN(x, v) \ + (BIT_CLEAR_MBID_BCNQ_EN(x) | BIT_MBID_BCNQ_EN(v)) + +#define BIT_TSF_SYNC_SIGNAL BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_DTIM_COUNTER_VAP1 (Offset 0x05A9) */ + +#define BIT_SHIFT_DTIM_COUNT_VAP1 0 +#define BIT_MASK_DTIM_COUNT_VAP1 0xff +#define BIT_DTIM_COUNT_VAP1(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP1) << BIT_SHIFT_DTIM_COUNT_VAP1) +#define BITS_DTIM_COUNT_VAP1 \ + (BIT_MASK_DTIM_COUNT_VAP1 << BIT_SHIFT_DTIM_COUNT_VAP1) +#define BIT_CLEAR_DTIM_COUNT_VAP1(x) ((x) & (~BITS_DTIM_COUNT_VAP1)) +#define BIT_GET_DTIM_COUNT_VAP1(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1) & BIT_MASK_DTIM_COUNT_VAP1) +#define BIT_SET_DTIM_COUNT_VAP1(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP1(x) | BIT_DTIM_COUNT_VAP1(v)) + +/* 2 REG_DTIM_COUNTER_VAP2 (Offset 0x05AA) */ + +#define BIT_SHIFT_DTIM_COUNT_VAP2 0 +#define BIT_MASK_DTIM_COUNT_VAP2 0xff +#define BIT_DTIM_COUNT_VAP2(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP2) << BIT_SHIFT_DTIM_COUNT_VAP2) +#define BITS_DTIM_COUNT_VAP2 \ + (BIT_MASK_DTIM_COUNT_VAP2 << BIT_SHIFT_DTIM_COUNT_VAP2) +#define BIT_CLEAR_DTIM_COUNT_VAP2(x) ((x) & (~BITS_DTIM_COUNT_VAP2)) +#define BIT_GET_DTIM_COUNT_VAP2(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2) & BIT_MASK_DTIM_COUNT_VAP2) +#define BIT_SET_DTIM_COUNT_VAP2(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP2(x) | BIT_DTIM_COUNT_VAP2(v)) + +/* 2 REG_DTIM_COUNTER_VAP3 (Offset 0x05AB) */ + +#define BIT_SHIFT_DTIM_COUNT_VAP3 0 +#define BIT_MASK_DTIM_COUNT_VAP3 0xff +#define BIT_DTIM_COUNT_VAP3(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP3) << BIT_SHIFT_DTIM_COUNT_VAP3) +#define BITS_DTIM_COUNT_VAP3 \ + (BIT_MASK_DTIM_COUNT_VAP3 << BIT_SHIFT_DTIM_COUNT_VAP3) +#define BIT_CLEAR_DTIM_COUNT_VAP3(x) ((x) & (~BITS_DTIM_COUNT_VAP3)) +#define BIT_GET_DTIM_COUNT_VAP3(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3) & BIT_MASK_DTIM_COUNT_VAP3) +#define BIT_SET_DTIM_COUNT_VAP3(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP3(x) | BIT_DTIM_COUNT_VAP3(v)) + +/* 2 REG_DTIM_COUNTER_VAP4 (Offset 0x05AC) */ + +#define BIT_SHIFT_DTIM_COUNT_VAP4 0 +#define BIT_MASK_DTIM_COUNT_VAP4 0xff +#define BIT_DTIM_COUNT_VAP4(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP4) << BIT_SHIFT_DTIM_COUNT_VAP4) +#define BITS_DTIM_COUNT_VAP4 \ + (BIT_MASK_DTIM_COUNT_VAP4 << BIT_SHIFT_DTIM_COUNT_VAP4) +#define BIT_CLEAR_DTIM_COUNT_VAP4(x) ((x) & (~BITS_DTIM_COUNT_VAP4)) +#define BIT_GET_DTIM_COUNT_VAP4(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4) & BIT_MASK_DTIM_COUNT_VAP4) +#define BIT_SET_DTIM_COUNT_VAP4(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP4(x) | BIT_DTIM_COUNT_VAP4(v)) + +/* 2 REG_DTIM_COUNTER_VAP5 (Offset 0x05AD) */ + +#define BIT_SHIFT_DTIM_COUNT_VAP5 0 +#define BIT_MASK_DTIM_COUNT_VAP5 0xff +#define BIT_DTIM_COUNT_VAP5(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP5) << BIT_SHIFT_DTIM_COUNT_VAP5) +#define BITS_DTIM_COUNT_VAP5 \ + (BIT_MASK_DTIM_COUNT_VAP5 << BIT_SHIFT_DTIM_COUNT_VAP5) +#define BIT_CLEAR_DTIM_COUNT_VAP5(x) ((x) & (~BITS_DTIM_COUNT_VAP5)) +#define BIT_GET_DTIM_COUNT_VAP5(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5) & BIT_MASK_DTIM_COUNT_VAP5) +#define BIT_SET_DTIM_COUNT_VAP5(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP5(x) | BIT_DTIM_COUNT_VAP5(v)) + +/* 2 REG_DTIM_COUNTER_VAP6 (Offset 0x05AE) */ + +#define BIT_SHIFT_DTIM_COUNT_VAP6 0 +#define BIT_MASK_DTIM_COUNT_VAP6 0xff +#define BIT_DTIM_COUNT_VAP6(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP6) << BIT_SHIFT_DTIM_COUNT_VAP6) +#define BITS_DTIM_COUNT_VAP6 \ + (BIT_MASK_DTIM_COUNT_VAP6 << BIT_SHIFT_DTIM_COUNT_VAP6) +#define BIT_CLEAR_DTIM_COUNT_VAP6(x) ((x) & (~BITS_DTIM_COUNT_VAP6)) +#define BIT_GET_DTIM_COUNT_VAP6(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6) & BIT_MASK_DTIM_COUNT_VAP6) +#define BIT_SET_DTIM_COUNT_VAP6(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP6(x) | BIT_DTIM_COUNT_VAP6(v)) + +/* 2 REG_DTIM_COUNTER_VAP7 (Offset 0x05AF) */ + +#define BIT_SHIFT_DTIM_COUNT_VAP7 0 +#define BIT_MASK_DTIM_COUNT_VAP7 0xff +#define BIT_DTIM_COUNT_VAP7(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP7) << BIT_SHIFT_DTIM_COUNT_VAP7) +#define BITS_DTIM_COUNT_VAP7 \ + (BIT_MASK_DTIM_COUNT_VAP7 << BIT_SHIFT_DTIM_COUNT_VAP7) +#define BIT_CLEAR_DTIM_COUNT_VAP7(x) ((x) & (~BITS_DTIM_COUNT_VAP7)) +#define BIT_GET_DTIM_COUNT_VAP7(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7) & BIT_MASK_DTIM_COUNT_VAP7) +#define BIT_SET_DTIM_COUNT_VAP7(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP7(x) | BIT_DTIM_COUNT_VAP7(v)) + +/* 2 REG_DIS_ATIM (Offset 0x05B0) */ + +#define BIT_MBIDCAM_VALID BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_DIS_ATIM (Offset 0x05B0) */ + +#define BIT_DIS_ATIM_VAP7 BIT(7) +#define BIT_DIS_ATIM_VAP6 BIT(6) +#define BIT_DIS_ATIM_VAP5 BIT(5) +#define BIT_DIS_ATIM_VAP4 BIT(4) +#define BIT_DIS_ATIM_VAP3 BIT(3) +#define BIT_DIS_ATIM_VAP2 BIT(2) +#define BIT_DIS_ATIM_VAP1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_DIS_ATIM (Offset 0x05B0) */ + +#define BIT_DIS_ATIM_ROOT BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_EARLY_128US (Offset 0x05B1) */ + +#define BIT_SHIFT_EARLY_128US_2ST 3 +#define BIT_MASK_EARLY_128US_2ST 0x7 +#define BIT_EARLY_128US_2ST(x) \ + (((x) & BIT_MASK_EARLY_128US_2ST) << BIT_SHIFT_EARLY_128US_2ST) +#define BITS_EARLY_128US_2ST \ + (BIT_MASK_EARLY_128US_2ST << BIT_SHIFT_EARLY_128US_2ST) +#define BIT_CLEAR_EARLY_128US_2ST(x) ((x) & (~BITS_EARLY_128US_2ST)) +#define BIT_GET_EARLY_128US_2ST(x) \ + (((x) >> BIT_SHIFT_EARLY_128US_2ST) & BIT_MASK_EARLY_128US_2ST) +#define BIT_SET_EARLY_128US_2ST(x, v) \ + (BIT_CLEAR_EARLY_128US_2ST(x) | BIT_EARLY_128US_2ST(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_EARLY_128US (Offset 0x05B1) */ + +#define BIT_SHIFT_TSFT_SEL_TIMER1 3 +#define BIT_MASK_TSFT_SEL_TIMER1 0x7 +#define BIT_TSFT_SEL_TIMER1(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER1) << BIT_SHIFT_TSFT_SEL_TIMER1) +#define BITS_TSFT_SEL_TIMER1 \ + (BIT_MASK_TSFT_SEL_TIMER1 << BIT_SHIFT_TSFT_SEL_TIMER1) +#define BIT_CLEAR_TSFT_SEL_TIMER1(x) ((x) & (~BITS_TSFT_SEL_TIMER1)) +#define BIT_GET_TSFT_SEL_TIMER1(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1) & BIT_MASK_TSFT_SEL_TIMER1) +#define BIT_SET_TSFT_SEL_TIMER1(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER1(x) | BIT_TSFT_SEL_TIMER1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TBTT_HOLD_PREDICT_P1 (Offset 0x05B2) */ + +#define BIT_DIS_BCN_3RD BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS1_CTRL (Offset 0x05B2) */ + +#define BIT_P2P1_CTW_ALLSTASLEEP BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TBTT_HOLD_PREDICT_P1 (Offset 0x05B2) */ + +#define BIT_DIS_BCN_2ST BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS1_CTRL (Offset 0x05B2) */ + +#define BIT_P2P1_OFF_DISTX_EN BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TBTT_HOLD_PREDICT_P1 (Offset 0x05B2) */ + +#define BIT_DIS_BCN_1ST BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS1_CTRL (Offset 0x05B2) */ + +#define BIT_P2P1_PWR_MGT_EN BIT(5) +#define BIT_P2P1_NOA1_EN BIT(2) +#define BIT_P2P1_NOA0_EN BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TBTT_HOLD_PREDICT_P1 (Offset 0x05B2) */ + +#define BIT_SHIFT_TBTT_HOLD_PREDICT_P1 0 +#define BIT_MASK_TBTT_HOLD_PREDICT_P1 0x1f +#define BIT_TBTT_HOLD_PREDICT_P1(x) \ + (((x) & BIT_MASK_TBTT_HOLD_PREDICT_P1) \ + << BIT_SHIFT_TBTT_HOLD_PREDICT_P1) +#define BITS_TBTT_HOLD_PREDICT_P1 \ + (BIT_MASK_TBTT_HOLD_PREDICT_P1 << BIT_SHIFT_TBTT_HOLD_PREDICT_P1) +#define BIT_CLEAR_TBTT_HOLD_PREDICT_P1(x) ((x) & (~BITS_TBTT_HOLD_PREDICT_P1)) +#define BIT_GET_TBTT_HOLD_PREDICT_P1(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_PREDICT_P1) & \ + BIT_MASK_TBTT_HOLD_PREDICT_P1) +#define BIT_SET_TBTT_HOLD_PREDICT_P1(x, v) \ + (BIT_CLEAR_TBTT_HOLD_PREDICT_P1(x) | BIT_TBTT_HOLD_PREDICT_P1(v)) + +/* 2 REG_MULTI_BCN_CS (Offset 0x05B3) */ + +#define BIT_EN_FREECNT_V2 BIT(13) +#define BIT_RESET_FREECNT_P BIT(12) +#define BIT_TSFTR3_SYNC_EN BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS2_CTRL (Offset 0x05B3) */ + +#define BIT_P2P2_CTW_ALLSTASLEEP BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MULTI_BCN_CS (Offset 0x05B3) */ + +#define BIT_SHIFT_P1_TSFT_SHIFT 6 +#define BIT_MASK_P1_TSFT_SHIFT 0x3f +#define BIT_P1_TSFT_SHIFT(x) \ + (((x) & BIT_MASK_P1_TSFT_SHIFT) << BIT_SHIFT_P1_TSFT_SHIFT) +#define BITS_P1_TSFT_SHIFT (BIT_MASK_P1_TSFT_SHIFT << BIT_SHIFT_P1_TSFT_SHIFT) +#define BIT_CLEAR_P1_TSFT_SHIFT(x) ((x) & (~BITS_P1_TSFT_SHIFT)) +#define BIT_GET_P1_TSFT_SHIFT(x) \ + (((x) >> BIT_SHIFT_P1_TSFT_SHIFT) & BIT_MASK_P1_TSFT_SHIFT) +#define BIT_SET_P1_TSFT_SHIFT(x, v) \ + (BIT_CLEAR_P1_TSFT_SHIFT(x) | BIT_P1_TSFT_SHIFT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS2_CTRL (Offset 0x05B3) */ + +#define BIT_P2P2_OFF_DISTX_EN BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MULTI_BCN_CS (Offset 0x05B3) */ + +#define BIT_TSFTR2_SYNC_EN BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS2_CTRL (Offset 0x05B3) */ + +#define BIT_P2P2_PWR_MGT_EN BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MULTI_BCN_CS (Offset 0x05B3) */ + +#define BIT_TSFTR2_RST BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS2_CTRL (Offset 0x05B3) */ + +#define BIT_P2P2_NOA1_EN BIT(2) +#define BIT_P2P2_NOA0_EN BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MULTI_BCN_CS (Offset 0x05B3) */ + +#define BIT_SHIFT_MULTI_BCN_CS 0 +#define BIT_MASK_MULTI_BCN_CS 0xf +#define BIT_MULTI_BCN_CS(x) \ + (((x) & BIT_MASK_MULTI_BCN_CS) << BIT_SHIFT_MULTI_BCN_CS) +#define BITS_MULTI_BCN_CS (BIT_MASK_MULTI_BCN_CS << BIT_SHIFT_MULTI_BCN_CS) +#define BIT_CLEAR_MULTI_BCN_CS(x) ((x) & (~BITS_MULTI_BCN_CS)) +#define BIT_GET_MULTI_BCN_CS(x) \ + (((x) >> BIT_SHIFT_MULTI_BCN_CS) & BIT_MASK_MULTI_BCN_CS) +#define BIT_SET_MULTI_BCN_CS(x, v) \ + (BIT_CLEAR_MULTI_BCN_CS(x) | BIT_MULTI_BCN_CS(v)) + +#define BIT_SHIFT_P0_TSFT_SHIFT 0 +#define BIT_MASK_P0_TSFT_SHIFT 0x3f +#define BIT_P0_TSFT_SHIFT(x) \ + (((x) & BIT_MASK_P0_TSFT_SHIFT) << BIT_SHIFT_P0_TSFT_SHIFT) +#define BITS_P0_TSFT_SHIFT (BIT_MASK_P0_TSFT_SHIFT << BIT_SHIFT_P0_TSFT_SHIFT) +#define BIT_CLEAR_P0_TSFT_SHIFT(x) ((x) & (~BITS_P0_TSFT_SHIFT)) +#define BIT_GET_P0_TSFT_SHIFT(x) \ + (((x) >> BIT_SHIFT_P0_TSFT_SHIFT) & BIT_MASK_P0_TSFT_SHIFT) +#define BIT_SET_P0_TSFT_SHIFT(x, v) \ + (BIT_CLEAR_P0_TSFT_SHIFT(x) | BIT_P0_TSFT_SHIFT(v)) + +#define BIT_DIS_NDPA_NAV_CHK_V1 BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TIMER0_SRC_SEL (Offset 0x05B4) */ + +#define BIT_SHIFT_SYNC_CLI_SEL 4 +#define BIT_MASK_SYNC_CLI_SEL 0x7 +#define BIT_SYNC_CLI_SEL(x) \ + (((x) & BIT_MASK_SYNC_CLI_SEL) << BIT_SHIFT_SYNC_CLI_SEL) +#define BITS_SYNC_CLI_SEL (BIT_MASK_SYNC_CLI_SEL << BIT_SHIFT_SYNC_CLI_SEL) +#define BIT_CLEAR_SYNC_CLI_SEL(x) ((x) & (~BITS_SYNC_CLI_SEL)) +#define BIT_GET_SYNC_CLI_SEL(x) \ + (((x) >> BIT_SHIFT_SYNC_CLI_SEL) & BIT_MASK_SYNC_CLI_SEL) +#define BIT_SET_SYNC_CLI_SEL(x, v) \ + (BIT_CLEAR_SYNC_CLI_SEL(x) | BIT_SYNC_CLI_SEL(v)) + +#define BIT_SHIFT_TSFT_SEL_TIMER0 0 +#define BIT_MASK_TSFT_SEL_TIMER0 0x7 +#define BIT_TSFT_SEL_TIMER0(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER0) << BIT_SHIFT_TSFT_SEL_TIMER0) +#define BITS_TSFT_SEL_TIMER0 \ + (BIT_MASK_TSFT_SEL_TIMER0 << BIT_SHIFT_TSFT_SEL_TIMER0) +#define BIT_CLEAR_TSFT_SEL_TIMER0(x) ((x) & (~BITS_TSFT_SEL_TIMER0)) +#define BIT_GET_TSFT_SEL_TIMER0(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0) & BIT_MASK_TSFT_SEL_TIMER0) +#define BIT_SET_TSFT_SEL_TIMER0(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER0(x) | BIT_TSFT_SEL_TIMER0(v)) + +/* 2 REG_NOA_UNIT_SEL (Offset 0x05B5) */ + +#define BIT_SHIFT_NOA_UNIT2_SEL 8 +#define BIT_MASK_NOA_UNIT2_SEL 0x7 +#define BIT_NOA_UNIT2_SEL(x) \ + (((x) & BIT_MASK_NOA_UNIT2_SEL) << BIT_SHIFT_NOA_UNIT2_SEL) +#define BITS_NOA_UNIT2_SEL (BIT_MASK_NOA_UNIT2_SEL << BIT_SHIFT_NOA_UNIT2_SEL) +#define BIT_CLEAR_NOA_UNIT2_SEL(x) ((x) & (~BITS_NOA_UNIT2_SEL)) +#define BIT_GET_NOA_UNIT2_SEL(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT2_SEL) & BIT_MASK_NOA_UNIT2_SEL) +#define BIT_SET_NOA_UNIT2_SEL(x, v) \ + (BIT_CLEAR_NOA_UNIT2_SEL(x) | BIT_NOA_UNIT2_SEL(v)) + +#define BIT_SHIFT_NOA_UNIT1_SEL 4 +#define BIT_MASK_NOA_UNIT1_SEL 0x7 +#define BIT_NOA_UNIT1_SEL(x) \ + (((x) & BIT_MASK_NOA_UNIT1_SEL) << BIT_SHIFT_NOA_UNIT1_SEL) +#define BITS_NOA_UNIT1_SEL (BIT_MASK_NOA_UNIT1_SEL << BIT_SHIFT_NOA_UNIT1_SEL) +#define BIT_CLEAR_NOA_UNIT1_SEL(x) ((x) & (~BITS_NOA_UNIT1_SEL)) +#define BIT_GET_NOA_UNIT1_SEL(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT1_SEL) & BIT_MASK_NOA_UNIT1_SEL) +#define BIT_SET_NOA_UNIT1_SEL(x, v) \ + (BIT_CLEAR_NOA_UNIT1_SEL(x) | BIT_NOA_UNIT1_SEL(v)) + +#define BIT_SHIFT_NOA_UNIT0_SEL 0 +#define BIT_MASK_NOA_UNIT0_SEL 0x7 +#define BIT_NOA_UNIT0_SEL(x) \ + (((x) & BIT_MASK_NOA_UNIT0_SEL) << BIT_SHIFT_NOA_UNIT0_SEL) +#define BITS_NOA_UNIT0_SEL (BIT_MASK_NOA_UNIT0_SEL << BIT_SHIFT_NOA_UNIT0_SEL) +#define BIT_CLEAR_NOA_UNIT0_SEL(x) ((x) & (~BITS_NOA_UNIT0_SEL)) +#define BIT_GET_NOA_UNIT0_SEL(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT0_SEL) & BIT_MASK_NOA_UNIT0_SEL) +#define BIT_SET_NOA_UNIT0_SEL(x, v) \ + (BIT_CLEAR_NOA_UNIT0_SEL(x) | BIT_NOA_UNIT0_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2POFF_DIS_TXTIME (Offset 0x05B7) */ + +#define BIT_SHIFT_P2POFF_DIS_TXTIME 0 +#define BIT_MASK_P2POFF_DIS_TXTIME 0xff +#define BIT_P2POFF_DIS_TXTIME(x) \ + (((x) & BIT_MASK_P2POFF_DIS_TXTIME) << BIT_SHIFT_P2POFF_DIS_TXTIME) +#define BITS_P2POFF_DIS_TXTIME \ + (BIT_MASK_P2POFF_DIS_TXTIME << BIT_SHIFT_P2POFF_DIS_TXTIME) +#define BIT_CLEAR_P2POFF_DIS_TXTIME(x) ((x) & (~BITS_P2POFF_DIS_TXTIME)) +#define BIT_GET_P2POFF_DIS_TXTIME(x) \ + (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME) & BIT_MASK_P2POFF_DIS_TXTIME) +#define BIT_SET_P2POFF_DIS_TXTIME(x, v) \ + (BIT_CLEAR_P2POFF_DIS_TXTIME(x) | BIT_P2POFF_DIS_TXTIME(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MBSSID_BCN_SPACE2 (Offset 0x05B8) */ + +#define BIT_SHIFT_BCN_SPACE_CLINT2 16 +#define BIT_MASK_BCN_SPACE_CLINT2 0xfff +#define BIT_BCN_SPACE_CLINT2(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT2) << BIT_SHIFT_BCN_SPACE_CLINT2) +#define BITS_BCN_SPACE_CLINT2 \ + (BIT_MASK_BCN_SPACE_CLINT2 << BIT_SHIFT_BCN_SPACE_CLINT2) +#define BIT_CLEAR_BCN_SPACE_CLINT2(x) ((x) & (~BITS_BCN_SPACE_CLINT2)) +#define BIT_GET_BCN_SPACE_CLINT2(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2) & BIT_MASK_BCN_SPACE_CLINT2) +#define BIT_SET_BCN_SPACE_CLINT2(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT2(x) | BIT_BCN_SPACE_CLINT2(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT1 0 +#define BIT_MASK_BCN_SPACE_CLINT1 0xfff +#define BIT_BCN_SPACE_CLINT1(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT1) << BIT_SHIFT_BCN_SPACE_CLINT1) +#define BITS_BCN_SPACE_CLINT1 \ + (BIT_MASK_BCN_SPACE_CLINT1 << BIT_SHIFT_BCN_SPACE_CLINT1) +#define BIT_CLEAR_BCN_SPACE_CLINT1(x) ((x) & (~BITS_BCN_SPACE_CLINT1)) +#define BIT_GET_BCN_SPACE_CLINT1(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1) & BIT_MASK_BCN_SPACE_CLINT1) +#define BIT_SET_BCN_SPACE_CLINT1(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT1(x) | BIT_BCN_SPACE_CLINT1(v)) + +/* 2 REG_MBSSID_BCN_SPACE3 (Offset 0x05BC) */ + +#define BIT_SHIFT_SUB_BCN_SPACE 16 +#define BIT_MASK_SUB_BCN_SPACE 0xff +#define BIT_SUB_BCN_SPACE(x) \ + (((x) & BIT_MASK_SUB_BCN_SPACE) << BIT_SHIFT_SUB_BCN_SPACE) +#define BITS_SUB_BCN_SPACE (BIT_MASK_SUB_BCN_SPACE << BIT_SHIFT_SUB_BCN_SPACE) +#define BIT_CLEAR_SUB_BCN_SPACE(x) ((x) & (~BITS_SUB_BCN_SPACE)) +#define BIT_GET_SUB_BCN_SPACE(x) \ + (((x) >> BIT_SHIFT_SUB_BCN_SPACE) & BIT_MASK_SUB_BCN_SPACE) +#define BIT_SET_SUB_BCN_SPACE(x, v) \ + (BIT_CLEAR_SUB_BCN_SPACE(x) | BIT_SUB_BCN_SPACE(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT3 0 +#define BIT_MASK_BCN_SPACE_CLINT3 0xfff +#define BIT_BCN_SPACE_CLINT3(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT3) << BIT_SHIFT_BCN_SPACE_CLINT3) +#define BITS_BCN_SPACE_CLINT3 \ + (BIT_MASK_BCN_SPACE_CLINT3 << BIT_SHIFT_BCN_SPACE_CLINT3) +#define BIT_CLEAR_BCN_SPACE_CLINT3(x) ((x) & (~BITS_BCN_SPACE_CLINT3)) +#define BIT_GET_BCN_SPACE_CLINT3(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3) & BIT_MASK_BCN_SPACE_CLINT3) +#define BIT_SET_BCN_SPACE_CLINT3(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT3(x) | BIT_BCN_SPACE_CLINT3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ACMHWCTRL (Offset 0x05C0) */ + +#define BIT_BEQ_ACM_STATUS BIT(7) +#define BIT_VIQ_ACM_STATUS BIT(6) +#define BIT_VOQ_ACM_STATUS BIT(5) +#define BIT_BEQ_ACM_EN BIT(3) +#define BIT_VIQ_ACM_EN BIT(2) +#define BIT_VOQ_ACM_EN BIT(1) +#define BIT_ACMHWEN BIT(0) + +/* 2 REG_ACMRSTCTRL (Offset 0x05C1) */ + +#define BIT_BE_ACM_RESET_USED_TIME BIT(2) +#define BIT_VI_ACM_RESET_USED_TIME BIT(1) +#define BIT_VO_ACM_RESET_USED_TIME BIT(0) + +/* 2 REG_ACMAVG (Offset 0x05C2) */ + +#define BIT_SHIFT_AVGPERIOD 0 +#define BIT_MASK_AVGPERIOD 0xffff +#define BIT_AVGPERIOD(x) (((x) & BIT_MASK_AVGPERIOD) << BIT_SHIFT_AVGPERIOD) +#define BITS_AVGPERIOD (BIT_MASK_AVGPERIOD << BIT_SHIFT_AVGPERIOD) +#define BIT_CLEAR_AVGPERIOD(x) ((x) & (~BITS_AVGPERIOD)) +#define BIT_GET_AVGPERIOD(x) (((x) >> BIT_SHIFT_AVGPERIOD) & BIT_MASK_AVGPERIOD) +#define BIT_SET_AVGPERIOD(x, v) (BIT_CLEAR_AVGPERIOD(x) | BIT_AVGPERIOD(v)) + +/* 2 REG_VO_ADMTIME (Offset 0x05C4) */ + +#define BIT_SHIFT_VO_ADMITTED_TIME 0 +#define BIT_MASK_VO_ADMITTED_TIME 0xffff +#define BIT_VO_ADMITTED_TIME(x) \ + (((x) & BIT_MASK_VO_ADMITTED_TIME) << BIT_SHIFT_VO_ADMITTED_TIME) +#define BITS_VO_ADMITTED_TIME \ + (BIT_MASK_VO_ADMITTED_TIME << BIT_SHIFT_VO_ADMITTED_TIME) +#define BIT_CLEAR_VO_ADMITTED_TIME(x) ((x) & (~BITS_VO_ADMITTED_TIME)) +#define BIT_GET_VO_ADMITTED_TIME(x) \ + (((x) >> BIT_SHIFT_VO_ADMITTED_TIME) & BIT_MASK_VO_ADMITTED_TIME) +#define BIT_SET_VO_ADMITTED_TIME(x, v) \ + (BIT_CLEAR_VO_ADMITTED_TIME(x) | BIT_VO_ADMITTED_TIME(v)) + +/* 2 REG_VI_ADMTIME (Offset 0x05C6) */ + +#define BIT_SHIFT_VI_ADMITTED_TIME 0 +#define BIT_MASK_VI_ADMITTED_TIME 0xffff +#define BIT_VI_ADMITTED_TIME(x) \ + (((x) & BIT_MASK_VI_ADMITTED_TIME) << BIT_SHIFT_VI_ADMITTED_TIME) +#define BITS_VI_ADMITTED_TIME \ + (BIT_MASK_VI_ADMITTED_TIME << BIT_SHIFT_VI_ADMITTED_TIME) +#define BIT_CLEAR_VI_ADMITTED_TIME(x) ((x) & (~BITS_VI_ADMITTED_TIME)) +#define BIT_GET_VI_ADMITTED_TIME(x) \ + (((x) >> BIT_SHIFT_VI_ADMITTED_TIME) & BIT_MASK_VI_ADMITTED_TIME) +#define BIT_SET_VI_ADMITTED_TIME(x, v) \ + (BIT_CLEAR_VI_ADMITTED_TIME(x) | BIT_VI_ADMITTED_TIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BE_ADMTIME (Offset 0x05C8) */ + +#define BIT_PRETX_ERRHDL_EN BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BE_ADMTIME (Offset 0x05C8) */ + +#define BIT_CHANGE_POW_BCN_AREA BIT(9) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BE_ADMTIME (Offset 0x05C8) */ + +#define BIT_DIS_NDPA_NAV_CHK BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BE_ADMTIME (Offset 0x05C8) */ + +#define BIT_SHIFT_BE_ADMITTED_TIME 0 +#define BIT_MASK_BE_ADMITTED_TIME 0xffff +#define BIT_BE_ADMITTED_TIME(x) \ + (((x) & BIT_MASK_BE_ADMITTED_TIME) << BIT_SHIFT_BE_ADMITTED_TIME) +#define BITS_BE_ADMITTED_TIME \ + (BIT_MASK_BE_ADMITTED_TIME << BIT_SHIFT_BE_ADMITTED_TIME) +#define BIT_CLEAR_BE_ADMITTED_TIME(x) ((x) & (~BITS_BE_ADMITTED_TIME)) +#define BIT_GET_BE_ADMITTED_TIME(x) \ + (((x) >> BIT_SHIFT_BE_ADMITTED_TIME) & BIT_MASK_BE_ADMITTED_TIME) +#define BIT_SET_BE_ADMITTED_TIME(x, v) \ + (BIT_CLEAR_BE_ADMITTED_TIME(x) | BIT_BE_ADMITTED_TIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BE_ADMTIME (Offset 0x05C8) */ + +#define BIT_SHIFT_MHDR_NAV_OFFSET 0 +#define BIT_MASK_MHDR_NAV_OFFSET 0xff +#define BIT_MHDR_NAV_OFFSET(x) \ + (((x) & BIT_MASK_MHDR_NAV_OFFSET) << BIT_SHIFT_MHDR_NAV_OFFSET) +#define BITS_MHDR_NAV_OFFSET \ + (BIT_MASK_MHDR_NAV_OFFSET << BIT_SHIFT_MHDR_NAV_OFFSET) +#define BIT_CLEAR_MHDR_NAV_OFFSET(x) ((x) & (~BITS_MHDR_NAV_OFFSET)) +#define BIT_GET_MHDR_NAV_OFFSET(x) \ + (((x) >> BIT_SHIFT_MHDR_NAV_OFFSET) & BIT_MASK_MHDR_NAV_OFFSET) +#define BIT_SET_MHDR_NAV_OFFSET(x, v) \ + (BIT_CLEAR_MHDR_NAV_OFFSET(x) | BIT_MHDR_NAV_OFFSET(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAC_HEADER_NAV_OFFSET (Offset 0x05CA) */ + +#define BIT_SHIFT_MAC_HEADER_NAV_OFFSET 0 +#define BIT_MASK_MAC_HEADER_NAV_OFFSET 0xff +#define BIT_MAC_HEADER_NAV_OFFSET(x) \ + (((x) & BIT_MASK_MAC_HEADER_NAV_OFFSET) \ + << BIT_SHIFT_MAC_HEADER_NAV_OFFSET) +#define BITS_MAC_HEADER_NAV_OFFSET \ + (BIT_MASK_MAC_HEADER_NAV_OFFSET << BIT_SHIFT_MAC_HEADER_NAV_OFFSET) +#define BIT_CLEAR_MAC_HEADER_NAV_OFFSET(x) ((x) & (~BITS_MAC_HEADER_NAV_OFFSET)) +#define BIT_GET_MAC_HEADER_NAV_OFFSET(x) \ + (((x) >> BIT_SHIFT_MAC_HEADER_NAV_OFFSET) & \ + BIT_MASK_MAC_HEADER_NAV_OFFSET) +#define BIT_SET_MAC_HEADER_NAV_OFFSET(x, v) \ + (BIT_CLEAR_MAC_HEADER_NAV_OFFSET(x) | BIT_MAC_HEADER_NAV_OFFSET(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DIS_NDPA_NAV_CHECK (Offset 0x05CB) */ + +#define BIT_CHG_POWER_BCN_AREA_V1 BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DIS_NDPA_NAV_CHECK (Offset 0x05CB) */ + +#define BIT_DIS_NDPA_NAV_CHECK BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_EDCA_RANDOM_GEN (Offset 0x05CC) */ + +#define BIT_SHIFT_RANDOM_GEN 0 +#define BIT_MASK_RANDOM_GEN 0xffffff +#define BIT_RANDOM_GEN(x) (((x) & BIT_MASK_RANDOM_GEN) << BIT_SHIFT_RANDOM_GEN) +#define BITS_RANDOM_GEN (BIT_MASK_RANDOM_GEN << BIT_SHIFT_RANDOM_GEN) +#define BIT_CLEAR_RANDOM_GEN(x) ((x) & (~BITS_RANDOM_GEN)) +#define BIT_GET_RANDOM_GEN(x) \ + (((x) >> BIT_SHIFT_RANDOM_GEN) & BIT_MASK_RANDOM_GEN) +#define BIT_SET_RANDOM_GEN(x, v) (BIT_CLEAR_RANDOM_GEN(x) | BIT_RANDOM_GEN(v)) + +#define BIT_SHIFT_TXCMD_SEG_SEL 0 +#define BIT_MASK_TXCMD_SEG_SEL 0xf +#define BIT_TXCMD_SEG_SEL(x) \ + (((x) & BIT_MASK_TXCMD_SEG_SEL) << BIT_SHIFT_TXCMD_SEG_SEL) +#define BITS_TXCMD_SEG_SEL (BIT_MASK_TXCMD_SEG_SEL << BIT_SHIFT_TXCMD_SEG_SEL) +#define BIT_CLEAR_TXCMD_SEG_SEL(x) ((x) & (~BITS_TXCMD_SEG_SEL)) +#define BIT_GET_TXCMD_SEG_SEL(x) \ + (((x) >> BIT_SHIFT_TXCMD_SEG_SEL) & BIT_MASK_TXCMD_SEG_SEL) +#define BIT_SET_TXCMD_SEG_SEL(x, v) \ + (BIT_CLEAR_TXCMD_SEG_SEL(x) | BIT_TXCMD_SEG_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TXCMD_NOA_SEL (Offset 0x05CF) */ + +#define BIT_SHIFT_EVTQ_EARLY 5 +#define BIT_MASK_EVTQ_EARLY 0x7 +#define BIT_EVTQ_EARLY(x) (((x) & BIT_MASK_EVTQ_EARLY) << BIT_SHIFT_EVTQ_EARLY) +#define BITS_EVTQ_EARLY (BIT_MASK_EVTQ_EARLY << BIT_SHIFT_EVTQ_EARLY) +#define BIT_CLEAR_EVTQ_EARLY(x) ((x) & (~BITS_EVTQ_EARLY)) +#define BIT_GET_EVTQ_EARLY(x) \ + (((x) >> BIT_SHIFT_EVTQ_EARLY) & BIT_MASK_EVTQ_EARLY) +#define BIT_SET_EVTQ_EARLY(x, v) (BIT_CLEAR_EVTQ_EARLY(x) | BIT_EVTQ_EARLY(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TXCMD_NOA_SEL (Offset 0x05CF) */ + +#define BIT_NOA_SEL BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXCMD_NOA_SEL (Offset 0x05CF) */ + +#define BIT_SHIFT_NOA_SEL_V2 4 +#define BIT_MASK_NOA_SEL_V2 0x7 +#define BIT_NOA_SEL_V2(x) (((x) & BIT_MASK_NOA_SEL_V2) << BIT_SHIFT_NOA_SEL_V2) +#define BITS_NOA_SEL_V2 (BIT_MASK_NOA_SEL_V2 << BIT_SHIFT_NOA_SEL_V2) +#define BIT_CLEAR_NOA_SEL_V2(x) ((x) & (~BITS_NOA_SEL_V2)) +#define BIT_GET_NOA_SEL_V2(x) \ + (((x) >> BIT_SHIFT_NOA_SEL_V2) & BIT_MASK_NOA_SEL_V2) +#define BIT_SET_NOA_SEL_V2(x, v) (BIT_CLEAR_NOA_SEL_V2(x) | BIT_NOA_SEL_V2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BCNERR_CFG (Offset 0x05D0) */ + +#define BIT_BCNERR_CNT_EN BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_32K_CLK_SEL (Offset 0x05D0) */ + +#define BIT_R_BCNERR_CNT_EN BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DRVERLYINT2 (Offset 0x05D0) */ + +#define BIT_SHIFT_TSF_DIFF_P1P2 16 +#define BIT_MASK_TSF_DIFF_P1P2 0xffff +#define BIT_TSF_DIFF_P1P2(x) \ + (((x) & BIT_MASK_TSF_DIFF_P1P2) << BIT_SHIFT_TSF_DIFF_P1P2) +#define BITS_TSF_DIFF_P1P2 (BIT_MASK_TSF_DIFF_P1P2 << BIT_SHIFT_TSF_DIFF_P1P2) +#define BIT_CLEAR_TSF_DIFF_P1P2(x) ((x) & (~BITS_TSF_DIFF_P1P2)) +#define BIT_GET_TSF_DIFF_P1P2(x) \ + (((x) >> BIT_SHIFT_TSF_DIFF_P1P2) & BIT_MASK_TSF_DIFF_P1P2) +#define BIT_SET_TSF_DIFF_P1P2(x, v) \ + (BIT_CLEAR_TSF_DIFF_P1P2(x) | BIT_TSF_DIFF_P1P2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_BCNERR_CFG (Offset 0x05D0) */ + +#define BIT_SHIFT_BCNERR_PORT_SEL_V2 16 +#define BIT_MASK_BCNERR_PORT_SEL_V2 0x7 +#define BIT_BCNERR_PORT_SEL_V2(x) \ + (((x) & BIT_MASK_BCNERR_PORT_SEL_V2) << BIT_SHIFT_BCNERR_PORT_SEL_V2) +#define BITS_BCNERR_PORT_SEL_V2 \ + (BIT_MASK_BCNERR_PORT_SEL_V2 << BIT_SHIFT_BCNERR_PORT_SEL_V2) +#define BIT_CLEAR_BCNERR_PORT_SEL_V2(x) ((x) & (~BITS_BCNERR_PORT_SEL_V2)) +#define BIT_GET_BCNERR_PORT_SEL_V2(x) \ + (((x) >> BIT_SHIFT_BCNERR_PORT_SEL_V2) & BIT_MASK_BCNERR_PORT_SEL_V2) +#define BIT_SET_BCNERR_PORT_SEL_V2(x, v) \ + (BIT_CLEAR_BCNERR_PORT_SEL_V2(x) | BIT_BCNERR_PORT_SEL_V2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_32K_CLK_SEL (Offset 0x05D0) */ + +#define BIT_SHIFT_R_BCNERR_PORT_SEL 16 +#define BIT_MASK_R_BCNERR_PORT_SEL 0x7 +#define BIT_R_BCNERR_PORT_SEL(x) \ + (((x) & BIT_MASK_R_BCNERR_PORT_SEL) << BIT_SHIFT_R_BCNERR_PORT_SEL) +#define BITS_R_BCNERR_PORT_SEL \ + (BIT_MASK_R_BCNERR_PORT_SEL << BIT_SHIFT_R_BCNERR_PORT_SEL) +#define BIT_CLEAR_R_BCNERR_PORT_SEL(x) ((x) & (~BITS_R_BCNERR_PORT_SEL)) +#define BIT_GET_R_BCNERR_PORT_SEL(x) \ + (((x) >> BIT_SHIFT_R_BCNERR_PORT_SEL) & BIT_MASK_R_BCNERR_PORT_SEL) +#define BIT_SET_R_BCNERR_PORT_SEL(x, v) \ + (BIT_CLEAR_R_BCNERR_PORT_SEL(x) | BIT_R_BCNERR_PORT_SEL(v)) + +#define BIT_SHIFT_R_TXPAUSE1 8 +#define BIT_MASK_R_TXPAUSE1 0xff +#define BIT_R_TXPAUSE1(x) (((x) & BIT_MASK_R_TXPAUSE1) << BIT_SHIFT_R_TXPAUSE1) +#define BITS_R_TXPAUSE1 (BIT_MASK_R_TXPAUSE1 << BIT_SHIFT_R_TXPAUSE1) +#define BIT_CLEAR_R_TXPAUSE1(x) ((x) & (~BITS_R_TXPAUSE1)) +#define BIT_GET_R_TXPAUSE1(x) \ + (((x) >> BIT_SHIFT_R_TXPAUSE1) & BIT_MASK_R_TXPAUSE1) +#define BIT_SET_R_TXPAUSE1(x, v) (BIT_CLEAR_R_TXPAUSE1(x) | BIT_R_TXPAUSE1(v)) + +#define BIT_SLEEP_32K_EN_V1 BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_DRVERLYINT2 (Offset 0x05D0) */ + +#define BIT_SHIFT_DRVERLYITV2 0 +#define BIT_MASK_DRVERLYITV2 0xff +#define BIT_DRVERLYITV2(x) \ + (((x) & BIT_MASK_DRVERLYITV2) << BIT_SHIFT_DRVERLYITV2) +#define BITS_DRVERLYITV2 (BIT_MASK_DRVERLYITV2 << BIT_SHIFT_DRVERLYITV2) +#define BIT_CLEAR_DRVERLYITV2(x) ((x) & (~BITS_DRVERLYITV2)) +#define BIT_GET_DRVERLYITV2(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV2) & BIT_MASK_DRVERLYITV2) +#define BIT_SET_DRVERLYITV2(x, v) \ + (BIT_CLEAR_DRVERLYITV2(x) | BIT_DRVERLYITV2(v)) + +/* 2 REG_NAN_SETTING (Offset 0x05D4) */ + +#define BIT_EN_MULTI_BCN BIT(31) +#define BIT_ENP2P_DW_AREA BIT(30) + +#define BIT_SHIFT_TBTT_PROHIBIT_HOLD_P2 18 +#define BIT_MASK_TBTT_PROHIBIT_HOLD_P2 0xfff +#define BIT_TBTT_PROHIBIT_HOLD_P2(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_HOLD_P2) \ + << BIT_SHIFT_TBTT_PROHIBIT_HOLD_P2) +#define BITS_TBTT_PROHIBIT_HOLD_P2 \ + (BIT_MASK_TBTT_PROHIBIT_HOLD_P2 << BIT_SHIFT_TBTT_PROHIBIT_HOLD_P2) +#define BIT_CLEAR_TBTT_PROHIBIT_HOLD_P2(x) ((x) & (~BITS_TBTT_PROHIBIT_HOLD_P2)) +#define BIT_GET_TBTT_PROHIBIT_HOLD_P2(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_HOLD_P2) & \ + BIT_MASK_TBTT_PROHIBIT_HOLD_P2) +#define BIT_SET_TBTT_PROHIBIT_HOLD_P2(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_HOLD_P2(x) | BIT_TBTT_PROHIBIT_HOLD_P2(v)) + +#define BIT_SHIFT_BCN_PORT_PRI 16 +#define BIT_MASK_BCN_PORT_PRI 0x3 +#define BIT_BCN_PORT_PRI(x) \ + (((x) & BIT_MASK_BCN_PORT_PRI) << BIT_SHIFT_BCN_PORT_PRI) +#define BITS_BCN_PORT_PRI (BIT_MASK_BCN_PORT_PRI << BIT_SHIFT_BCN_PORT_PRI) +#define BIT_CLEAR_BCN_PORT_PRI(x) ((x) & (~BITS_BCN_PORT_PRI)) +#define BIT_GET_BCN_PORT_PRI(x) \ + (((x) >> BIT_SHIFT_BCN_PORT_PRI) & BIT_MASK_BCN_PORT_PRI) +#define BIT_SET_BCN_PORT_PRI(x, v) \ + (BIT_CLEAR_BCN_PORT_PRI(x) | BIT_BCN_PORT_PRI(v)) + +#define BIT_SHIFT_DRVERLYITV1 8 +#define BIT_MASK_DRVERLYITV1 0xff +#define BIT_DRVERLYITV1(x) \ + (((x) & BIT_MASK_DRVERLYITV1) << BIT_SHIFT_DRVERLYITV1) +#define BITS_DRVERLYITV1 (BIT_MASK_DRVERLYITV1 << BIT_SHIFT_DRVERLYITV1) +#define BIT_CLEAR_DRVERLYITV1(x) ((x) & (~BITS_DRVERLYITV1)) +#define BIT_GET_DRVERLYITV1(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV1) & BIT_MASK_DRVERLYITV1) +#define BIT_SET_DRVERLYITV1(x, v) \ + (BIT_CLEAR_DRVERLYITV1(x) | BIT_DRVERLYITV1(v)) + +#define BIT_DIS_RX_BSSID_FIT2 BIT(6) +#define BIT_DIS_TSF2_UDT BIT(4) +#define BIT_EN_BCN2_FUNCTION BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BCN_ELY_ADJ (Offset 0x05D4) */ + +#define BIT_SHIFT_BCN_ELY_ADJ 0 +#define BIT_MASK_BCN_ELY_ADJ 0xffff +#define BIT_BCN_ELY_ADJ(x) \ + (((x) & BIT_MASK_BCN_ELY_ADJ) << BIT_SHIFT_BCN_ELY_ADJ) +#define BITS_BCN_ELY_ADJ (BIT_MASK_BCN_ELY_ADJ << BIT_SHIFT_BCN_ELY_ADJ) +#define BIT_CLEAR_BCN_ELY_ADJ(x) ((x) & (~BITS_BCN_ELY_ADJ)) +#define BIT_GET_BCN_ELY_ADJ(x) \ + (((x) >> BIT_SHIFT_BCN_ELY_ADJ) & BIT_MASK_BCN_ELY_ADJ) +#define BIT_SET_BCN_ELY_ADJ(x, v) \ + (BIT_CLEAR_BCN_ELY_ADJ(x) | BIT_BCN_ELY_ADJ(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_EARLYINT_ADJUST (Offset 0x05D4) */ + +#define BIT_SHIFT_R_ERLYINTADJ 0 +#define BIT_MASK_R_ERLYINTADJ 0xffff +#define BIT_R_ERLYINTADJ(x) \ + (((x) & BIT_MASK_R_ERLYINTADJ) << BIT_SHIFT_R_ERLYINTADJ) +#define BITS_R_ERLYINTADJ (BIT_MASK_R_ERLYINTADJ << BIT_SHIFT_R_ERLYINTADJ) +#define BIT_CLEAR_R_ERLYINTADJ(x) ((x) & (~BITS_R_ERLYINTADJ)) +#define BIT_GET_R_ERLYINTADJ(x) \ + (((x) >> BIT_SHIFT_R_ERLYINTADJ) & BIT_MASK_R_ERLYINTADJ) +#define BIT_SET_R_ERLYINTADJ(x, v) \ + (BIT_CLEAR_R_ERLYINTADJ(x) | BIT_R_ERLYINTADJ(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_NAN_BCNSPACE (Offset 0x05D8) */ + +#define BIT_SHIFT_BCN_SPACE4 16 +#define BIT_MASK_BCN_SPACE4 0xffff +#define BIT_BCN_SPACE4(x) (((x) & BIT_MASK_BCN_SPACE4) << BIT_SHIFT_BCN_SPACE4) +#define BITS_BCN_SPACE4 (BIT_MASK_BCN_SPACE4 << BIT_SHIFT_BCN_SPACE4) +#define BIT_CLEAR_BCN_SPACE4(x) ((x) & (~BITS_BCN_SPACE4)) +#define BIT_GET_BCN_SPACE4(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE4) & BIT_MASK_BCN_SPACE4) +#define BIT_SET_BCN_SPACE4(x, v) (BIT_CLEAR_BCN_SPACE4(x) | BIT_BCN_SPACE4(v)) + +#define BIT_SHIFT_BCN_SPACE3 0 +#define BIT_MASK_BCN_SPACE3 0xffff +#define BIT_BCN_SPACE3(x) (((x) & BIT_MASK_BCN_SPACE3) << BIT_SHIFT_BCN_SPACE3) +#define BITS_BCN_SPACE3 (BIT_MASK_BCN_SPACE3 << BIT_SHIFT_BCN_SPACE3) +#define BIT_CLEAR_BCN_SPACE3(x) ((x) & (~BITS_BCN_SPACE3)) +#define BIT_GET_BCN_SPACE3(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE3) & BIT_MASK_BCN_SPACE3) +#define BIT_SET_BCN_SPACE3(x, v) (BIT_CLEAR_BCN_SPACE3(x) | BIT_BCN_SPACE3(v)) + +/* 2 REG_NAN_SETTING1 (Offset 0x05DC) */ + +#define BIT_SHIFT_SYNCBCN_RXNUM 27 +#define BIT_MASK_SYNCBCN_RXNUM 0x1f +#define BIT_SYNCBCN_RXNUM(x) \ + (((x) & BIT_MASK_SYNCBCN_RXNUM) << BIT_SHIFT_SYNCBCN_RXNUM) +#define BITS_SYNCBCN_RXNUM (BIT_MASK_SYNCBCN_RXNUM << BIT_SHIFT_SYNCBCN_RXNUM) +#define BIT_CLEAR_SYNCBCN_RXNUM(x) ((x) & (~BITS_SYNCBCN_RXNUM)) +#define BIT_GET_SYNCBCN_RXNUM(x) \ + (((x) >> BIT_SHIFT_SYNCBCN_RXNUM) & BIT_MASK_SYNCBCN_RXNUM) +#define BIT_SET_SYNCBCN_RXNUM(x, v) \ + (BIT_CLEAR_SYNCBCN_RXNUM(x) | BIT_SYNCBCN_RXNUM(v)) + +#define BIT_DW_END_EARLY BIT(26) + +#define BIT_SHIFT_NAN_ROLE 24 +#define BIT_MASK_NAN_ROLE 0x3 +#define BIT_NAN_ROLE(x) (((x) & BIT_MASK_NAN_ROLE) << BIT_SHIFT_NAN_ROLE) +#define BITS_NAN_ROLE (BIT_MASK_NAN_ROLE << BIT_SHIFT_NAN_ROLE) +#define BIT_CLEAR_NAN_ROLE(x) ((x) & (~BITS_NAN_ROLE)) +#define BIT_GET_NAN_ROLE(x) (((x) >> BIT_SHIFT_NAN_ROLE) & BIT_MASK_NAN_ROLE) +#define BIT_SET_NAN_ROLE(x, v) (BIT_CLEAR_NAN_ROLE(x) | BIT_NAN_ROLE(v)) + +#define BIT_SHIFT_MSLOT_EVTQ 16 +#define BIT_MASK_MSLOT_EVTQ 0xff +#define BIT_MSLOT_EVTQ(x) (((x) & BIT_MASK_MSLOT_EVTQ) << BIT_SHIFT_MSLOT_EVTQ) +#define BITS_MSLOT_EVTQ (BIT_MASK_MSLOT_EVTQ << BIT_SHIFT_MSLOT_EVTQ) +#define BIT_CLEAR_MSLOT_EVTQ(x) ((x) & (~BITS_MSLOT_EVTQ)) +#define BIT_GET_MSLOT_EVTQ(x) \ + (((x) >> BIT_SHIFT_MSLOT_EVTQ) & BIT_MASK_MSLOT_EVTQ) +#define BIT_SET_MSLOT_EVTQ(x, v) (BIT_CLEAR_MSLOT_EVTQ(x) | BIT_MSLOT_EVTQ(v)) + +#define BIT_SHIFT_MDW_EVTQ 8 +#define BIT_MASK_MDW_EVTQ 0xff +#define BIT_MDW_EVTQ(x) (((x) & BIT_MASK_MDW_EVTQ) << BIT_SHIFT_MDW_EVTQ) +#define BITS_MDW_EVTQ (BIT_MASK_MDW_EVTQ << BIT_SHIFT_MDW_EVTQ) +#define BIT_CLEAR_MDW_EVTQ(x) ((x) & (~BITS_MDW_EVTQ)) +#define BIT_GET_MDW_EVTQ(x) (((x) >> BIT_SHIFT_MDW_EVTQ) & BIT_MASK_MDW_EVTQ) +#define BIT_SET_MDW_EVTQ(x, v) (BIT_CLEAR_MDW_EVTQ(x) | BIT_MDW_EVTQ(v)) + +#define BIT_SHIFT_HC 0 +#define BIT_MASK_HC 0xff +#define BIT_HC(x) (((x) & BIT_MASK_HC) << BIT_SHIFT_HC) +#define BITS_HC (BIT_MASK_HC << BIT_SHIFT_HC) +#define BIT_CLEAR_HC(x) ((x) & (~BITS_HC)) +#define BIT_GET_HC(x) (((x) >> BIT_SHIFT_HC) & BIT_MASK_HC) +#define BIT_SET_HC(x, v) (BIT_CLEAR_HC(x) | BIT_HC(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_NOA_PARAM (Offset 0x05E0) */ + +#define BIT_SHIFT_NOA_COUNT (96 & CPU_OPT_WIDTH) +#define BIT_MASK_NOA_COUNT 0xff +#define BIT_NOA_COUNT(x) (((x) & BIT_MASK_NOA_COUNT) << BIT_SHIFT_NOA_COUNT) +#define BITS_NOA_COUNT (BIT_MASK_NOA_COUNT << BIT_SHIFT_NOA_COUNT) +#define BIT_CLEAR_NOA_COUNT(x) ((x) & (~BITS_NOA_COUNT)) +#define BIT_GET_NOA_COUNT(x) (((x) >> BIT_SHIFT_NOA_COUNT) & BIT_MASK_NOA_COUNT) +#define BIT_SET_NOA_COUNT(x, v) (BIT_CLEAR_NOA_COUNT(x) | BIT_NOA_COUNT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_NOA_PARAM (Offset 0x05E0) */ + +#define BIT_SHIFT_NOA_DURATION 0 +#define BIT_MASK_NOA_DURATION 0xffffffffL +#define BIT_NOA_DURATION(x) \ + (((x) & BIT_MASK_NOA_DURATION) << BIT_SHIFT_NOA_DURATION) +#define BITS_NOA_DURATION (BIT_MASK_NOA_DURATION << BIT_SHIFT_NOA_DURATION) +#define BIT_CLEAR_NOA_DURATION(x) ((x) & (~BITS_NOA_DURATION)) +#define BIT_GET_NOA_DURATION(x) \ + (((x) >> BIT_SHIFT_NOA_DURATION) & BIT_MASK_NOA_DURATION) +#define BIT_SET_NOA_DURATION(x, v) \ + (BIT_CLEAR_NOA_DURATION(x) | BIT_NOA_DURATION(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_NOA_PARAM (Offset 0x05E0) */ + +#define BIT_SHIFT_NOA_DURATION_V1 0 +#define BIT_MASK_NOA_DURATION_V1 0xffffffffL +#define BIT_NOA_DURATION_V1(x) \ + (((x) & BIT_MASK_NOA_DURATION_V1) << BIT_SHIFT_NOA_DURATION_V1) +#define BITS_NOA_DURATION_V1 \ + (BIT_MASK_NOA_DURATION_V1 << BIT_SHIFT_NOA_DURATION_V1) +#define BIT_CLEAR_NOA_DURATION_V1(x) ((x) & (~BITS_NOA_DURATION_V1)) +#define BIT_GET_NOA_DURATION_V1(x) \ + (((x) >> BIT_SHIFT_NOA_DURATION_V1) & BIT_MASK_NOA_DURATION_V1) +#define BIT_SET_NOA_DURATION_V1(x, v) \ + (BIT_CLEAR_NOA_DURATION_V1(x) | BIT_NOA_DURATION_V1(v)) + +/* 2 REG_NOA_PARAM_1 (Offset 0x05E4) */ + +#define BIT_SHIFT_NOA_INTERVAL_V1 0 +#define BIT_MASK_NOA_INTERVAL_V1 0xffffffffL +#define BIT_NOA_INTERVAL_V1(x) \ + (((x) & BIT_MASK_NOA_INTERVAL_V1) << BIT_SHIFT_NOA_INTERVAL_V1) +#define BITS_NOA_INTERVAL_V1 \ + (BIT_MASK_NOA_INTERVAL_V1 << BIT_SHIFT_NOA_INTERVAL_V1) +#define BIT_CLEAR_NOA_INTERVAL_V1(x) ((x) & (~BITS_NOA_INTERVAL_V1)) +#define BIT_GET_NOA_INTERVAL_V1(x) \ + (((x) >> BIT_SHIFT_NOA_INTERVAL_V1) & BIT_MASK_NOA_INTERVAL_V1) +#define BIT_SET_NOA_INTERVAL_V1(x, v) \ + (BIT_CLEAR_NOA_INTERVAL_V1(x) | BIT_NOA_INTERVAL_V1(v)) + +/* 2 REG_NOA_PARAM_2 (Offset 0x05E8) */ + +#define BIT_SHIFT_NOA_START_TIME_V1 0 +#define BIT_MASK_NOA_START_TIME_V1 0xffffffffL +#define BIT_NOA_START_TIME_V1(x) \ + (((x) & BIT_MASK_NOA_START_TIME_V1) << BIT_SHIFT_NOA_START_TIME_V1) +#define BITS_NOA_START_TIME_V1 \ + (BIT_MASK_NOA_START_TIME_V1 << BIT_SHIFT_NOA_START_TIME_V1) +#define BIT_CLEAR_NOA_START_TIME_V1(x) ((x) & (~BITS_NOA_START_TIME_V1)) +#define BIT_GET_NOA_START_TIME_V1(x) \ + (((x) >> BIT_SHIFT_NOA_START_TIME_V1) & BIT_MASK_NOA_START_TIME_V1) +#define BIT_SET_NOA_START_TIME_V1(x, v) \ + (BIT_CLEAR_NOA_START_TIME_V1(x) | BIT_NOA_START_TIME_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_DBG_INFO (Offset 0x05E8) */ + +#define BIT_SHIFT_MU_DBG_INFO 0 +#define BIT_MASK_MU_DBG_INFO 0xffffffffL +#define BIT_MU_DBG_INFO(x) \ + (((x) & BIT_MASK_MU_DBG_INFO) << BIT_SHIFT_MU_DBG_INFO) +#define BITS_MU_DBG_INFO (BIT_MASK_MU_DBG_INFO << BIT_SHIFT_MU_DBG_INFO) +#define BIT_CLEAR_MU_DBG_INFO(x) ((x) & (~BITS_MU_DBG_INFO)) +#define BIT_GET_MU_DBG_INFO(x) \ + (((x) >> BIT_SHIFT_MU_DBG_INFO) & BIT_MASK_MU_DBG_INFO) +#define BIT_SET_MU_DBG_INFO(x, v) \ + (BIT_CLEAR_MU_DBG_INFO(x) | BIT_MU_DBG_INFO(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_NOA_PARAM_3 (Offset 0x05EC) */ + +#define BIT_SHIFT_NOA_COUNT_V3 0 +#define BIT_MASK_NOA_COUNT_V3 0xff +#define BIT_NOA_COUNT_V3(x) \ + (((x) & BIT_MASK_NOA_COUNT_V3) << BIT_SHIFT_NOA_COUNT_V3) +#define BITS_NOA_COUNT_V3 (BIT_MASK_NOA_COUNT_V3 << BIT_SHIFT_NOA_COUNT_V3) +#define BIT_CLEAR_NOA_COUNT_V3(x) ((x) & (~BITS_NOA_COUNT_V3)) +#define BIT_GET_NOA_COUNT_V3(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_V3) & BIT_MASK_NOA_COUNT_V3) +#define BIT_SET_NOA_COUNT_V3(x, v) \ + (BIT_CLEAR_NOA_COUNT_V3(x) | BIT_NOA_COUNT_V3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_NOA_PARAM_3 (Offset 0x05EC) */ + +#define BIT_SHIFT_NOA_COUNT_V1 0 +#define BIT_MASK_NOA_COUNT_V1 0xffffffffL +#define BIT_NOA_COUNT_V1(x) \ + (((x) & BIT_MASK_NOA_COUNT_V1) << BIT_SHIFT_NOA_COUNT_V1) +#define BITS_NOA_COUNT_V1 (BIT_MASK_NOA_COUNT_V1 << BIT_SHIFT_NOA_COUNT_V1) +#define BIT_CLEAR_NOA_COUNT_V1(x) ((x) & (~BITS_NOA_COUNT_V1)) +#define BIT_GET_NOA_COUNT_V1(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_V1) & BIT_MASK_NOA_COUNT_V1) +#define BIT_SET_NOA_COUNT_V1(x, v) \ + (BIT_CLEAR_NOA_COUNT_V1(x) | BIT_NOA_COUNT_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_DBG_INFO_1 (Offset 0x05EC) */ + +#define BIT_SHIFT_MU_DBG_INFO_1 0 +#define BIT_MASK_MU_DBG_INFO_1 0xffffffffL +#define BIT_MU_DBG_INFO_1(x) \ + (((x) & BIT_MASK_MU_DBG_INFO_1) << BIT_SHIFT_MU_DBG_INFO_1) +#define BITS_MU_DBG_INFO_1 (BIT_MASK_MU_DBG_INFO_1 << BIT_SHIFT_MU_DBG_INFO_1) +#define BIT_CLEAR_MU_DBG_INFO_1(x) ((x) & (~BITS_MU_DBG_INFO_1)) +#define BIT_GET_MU_DBG_INFO_1(x) \ + (((x) >> BIT_SHIFT_MU_DBG_INFO_1) & BIT_MASK_MU_DBG_INFO_1) +#define BIT_SET_MU_DBG_INFO_1(x, v) \ + (BIT_CLEAR_MU_DBG_INFO_1(x) | BIT_MU_DBG_INFO_1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_NOA_SUBIE (Offset 0x05ED) */ + +#define BIT_MORE_NOA_DESC BIT(19) +#define BIT_NOA_DESC1_VALID BIT(18) +#define BIT_NOA_DESC0_VALID BIT(17) +#define BIT_NOA_HEAD_VALID BIT(16) +#define BIT_NOA_OPP_PS BIT(15) + +#define BIT_SHIFT_NOA_CTW 8 +#define BIT_MASK_NOA_CTW 0x7f +#define BIT_NOA_CTW(x) (((x) & BIT_MASK_NOA_CTW) << BIT_SHIFT_NOA_CTW) +#define BITS_NOA_CTW (BIT_MASK_NOA_CTW << BIT_SHIFT_NOA_CTW) +#define BIT_CLEAR_NOA_CTW(x) ((x) & (~BITS_NOA_CTW)) +#define BIT_GET_NOA_CTW(x) (((x) >> BIT_SHIFT_NOA_CTW) & BIT_MASK_NOA_CTW) +#define BIT_SET_NOA_CTW(x, v) (BIT_CLEAR_NOA_CTW(x) | BIT_NOA_CTW(v)) + +#define BIT_SHIFT_NOA_INDEX 0 +#define BIT_MASK_NOA_INDEX 0xff +#define BIT_NOA_INDEX(x) (((x) & BIT_MASK_NOA_INDEX) << BIT_SHIFT_NOA_INDEX) +#define BITS_NOA_INDEX (BIT_MASK_NOA_INDEX << BIT_SHIFT_NOA_INDEX) +#define BIT_CLEAR_NOA_INDEX(x) ((x) & (~BITS_NOA_INDEX)) +#define BIT_GET_NOA_INDEX(x) (((x) >> BIT_SHIFT_NOA_INDEX) & BIT_MASK_NOA_INDEX) +#define BIT_SET_NOA_INDEX(x, v) (BIT_CLEAR_NOA_INDEX(x) | BIT_NOA_INDEX(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2P_RST (Offset 0x05F0) */ + +#define BIT_P2P2_PWR_RST1 BIT(5) +#define BIT_P2P2_PWR_RST0 BIT(4) +#define BIT_P2P1_PWR_RST1 BIT(3) +#define BIT_P2P1_PWR_RST0 BIT(2) +#define BIT_P2P_PWR_RST1_V1 BIT(1) +#define BIT_P2P_PWR_RST0_V1 BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SCH_DBG_SEL (Offset 0x05F0) */ + +#define BIT_SHIFT_SCH_DBG_SEL 0 +#define BIT_MASK_SCH_DBG_SEL 0xff +#define BIT_SCH_DBG_SEL(x) \ + (((x) & BIT_MASK_SCH_DBG_SEL) << BIT_SHIFT_SCH_DBG_SEL) +#define BITS_SCH_DBG_SEL (BIT_MASK_SCH_DBG_SEL << BIT_SHIFT_SCH_DBG_SEL) +#define BIT_CLEAR_SCH_DBG_SEL(x) ((x) & (~BITS_SCH_DBG_SEL)) +#define BIT_GET_SCH_DBG_SEL(x) \ + (((x) >> BIT_SHIFT_SCH_DBG_SEL) & BIT_MASK_SCH_DBG_SEL) +#define BIT_SET_SCH_DBG_SEL(x, v) \ + (BIT_CLEAR_SCH_DBG_SEL(x) | BIT_SCH_DBG_SEL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SCHEDULER_RST (Offset 0x05F1) */ + +#define BIT_MAC_STOP_CPUMGQ BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_SCHEDULER_RST (Offset 0x05F1) */ + +#define BIT_SYNC_TSF_NOW BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SCHEDULER_RST (Offset 0x05F1) */ + +#define BIT_SYNC_CLI_ONCE_RIGHT_NOW BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SCHEDULER_RST (Offset 0x05F1) */ + +#define BIT_EN_P2P_CTWINDOW BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SCHEDULER_RST (Offset 0x05F1) */ + +#define BIT_SYNC_CLI BIT(1) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SCHEDULER_RST (Offset 0x05F1) */ + +#define BIT_SYNC_CLI_ONCE_BY_TBTT BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SCHEDULER_RST (Offset 0x05F1) */ + +#define BIT_SCHEDULER_RST_V1 BIT(0) +#define BIT_EN_P2P_BCNQ_AREA BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_DBG_ERR_FLAG (Offset 0x05F2) */ + +#define BIT_BCN_PORTID_ERR BIT(2) + +#define BIT_SHIFT_MU_DBG_ERR_FLAG 0 +#define BIT_MASK_MU_DBG_ERR_FLAG 0x3 +#define BIT_MU_DBG_ERR_FLAG(x) \ + (((x) & BIT_MASK_MU_DBG_ERR_FLAG) << BIT_SHIFT_MU_DBG_ERR_FLAG) +#define BITS_MU_DBG_ERR_FLAG \ + (BIT_MASK_MU_DBG_ERR_FLAG << BIT_SHIFT_MU_DBG_ERR_FLAG) +#define BIT_CLEAR_MU_DBG_ERR_FLAG(x) ((x) & (~BITS_MU_DBG_ERR_FLAG)) +#define BIT_GET_MU_DBG_ERR_FLAG(x) \ + (((x) >> BIT_SHIFT_MU_DBG_ERR_FLAG) & BIT_MASK_MU_DBG_ERR_FLAG) +#define BIT_SET_MU_DBG_ERR_FLAG(x, v) \ + (BIT_CLEAR_MU_DBG_ERR_FLAG(x) | BIT_MU_DBG_ERR_FLAG(v)) + +/* 2 REG_TX_ERR_RECOVERY_RST (Offset 0x05F3) */ + +#define BIT_SHIFT_ERR_RECOVER_CNT 4 +#define BIT_MASK_ERR_RECOVER_CNT 0xf +#define BIT_ERR_RECOVER_CNT(x) \ + (((x) & BIT_MASK_ERR_RECOVER_CNT) << BIT_SHIFT_ERR_RECOVER_CNT) +#define BITS_ERR_RECOVER_CNT \ + (BIT_MASK_ERR_RECOVER_CNT << BIT_SHIFT_ERR_RECOVER_CNT) +#define BIT_CLEAR_ERR_RECOVER_CNT(x) ((x) & (~BITS_ERR_RECOVER_CNT)) +#define BIT_GET_ERR_RECOVER_CNT(x) \ + (((x) >> BIT_SHIFT_ERR_RECOVER_CNT) & BIT_MASK_ERR_RECOVER_CNT) +#define BIT_SET_ERR_RECOVER_CNT(x, v) \ + (BIT_CLEAR_ERR_RECOVER_CNT(x) | BIT_ERR_RECOVER_CNT(v)) + +#define BIT_RX_HANG_ERR BIT(2) +#define BIT_TX_HANG_ERR BIT(1) +#define BIT_TX_ERR_RECOVERY_RST BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SCH_DBG (Offset 0x05F4) */ + +#define BIT_SHIFT_SCH_DBG 0 +#define BIT_MASK_SCH_DBG 0xffffffffL +#define BIT_SCH_DBG(x) (((x) & BIT_MASK_SCH_DBG) << BIT_SHIFT_SCH_DBG) +#define BITS_SCH_DBG (BIT_MASK_SCH_DBG << BIT_SHIFT_SCH_DBG) +#define BIT_CLEAR_SCH_DBG(x) ((x) & (~BITS_SCH_DBG)) +#define BIT_GET_SCH_DBG(x) (((x) >> BIT_SHIFT_SCH_DBG) & BIT_MASK_SCH_DBG) +#define BIT_SET_SCH_DBG(x, v) (BIT_CLEAR_SCH_DBG(x) | BIT_SCH_DBG(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SCH_DBG_VALUE (Offset 0x05F4) */ + +#define BIT_SHIFT_SCH_DBG_VALUE 0 +#define BIT_MASK_SCH_DBG_VALUE 0xffffffffL +#define BIT_SCH_DBG_VALUE(x) \ + (((x) & BIT_MASK_SCH_DBG_VALUE) << BIT_SHIFT_SCH_DBG_VALUE) +#define BITS_SCH_DBG_VALUE (BIT_MASK_SCH_DBG_VALUE << BIT_SHIFT_SCH_DBG_VALUE) +#define BIT_CLEAR_SCH_DBG_VALUE(x) ((x) & (~BITS_SCH_DBG_VALUE)) +#define BIT_GET_SCH_DBG_VALUE(x) \ + (((x) >> BIT_SHIFT_SCH_DBG_VALUE) & BIT_MASK_SCH_DBG_VALUE) +#define BIT_SET_SCH_DBG_VALUE(x, v) \ + (BIT_CLEAR_SCH_DBG_VALUE(x) | BIT_SCH_DBG_VALUE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SCH_TXCMD (Offset 0x05F8) */ + +#define BIT_DIS_RX_BSSID_FIT BIT(6) +#define BIT_DIS_TSF_UDT BIT(4) + +#define BIT_SHIFT_SCH_TXCMD 0 +#define BIT_MASK_SCH_TXCMD 0xffffffffL +#define BIT_SCH_TXCMD(x) (((x) & BIT_MASK_SCH_TXCMD) << BIT_SHIFT_SCH_TXCMD) +#define BITS_SCH_TXCMD (BIT_MASK_SCH_TXCMD << BIT_SHIFT_SCH_TXCMD) +#define BIT_CLEAR_SCH_TXCMD(x) ((x) & (~BITS_SCH_TXCMD)) +#define BIT_GET_SCH_TXCMD(x) (((x) >> BIT_SHIFT_SCH_TXCMD) & BIT_MASK_SCH_TXCMD) +#define BIT_SET_SCH_TXCMD(x, v) (BIT_CLEAR_SCH_TXCMD(x) | BIT_SCH_TXCMD(v)) + +#define BIT_SHIFT_TBTT_PROHIBIT_SETUP 0 +#define BIT_MASK_TBTT_PROHIBIT_SETUP 0xf +#define BIT_TBTT_PROHIBIT_SETUP(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP) << BIT_SHIFT_TBTT_PROHIBIT_SETUP) +#define BITS_TBTT_PROHIBIT_SETUP \ + (BIT_MASK_TBTT_PROHIBIT_SETUP << BIT_SHIFT_TBTT_PROHIBIT_SETUP) +#define BIT_CLEAR_TBTT_PROHIBIT_SETUP(x) ((x) & (~BITS_TBTT_PROHIBIT_SETUP)) +#define BIT_GET_TBTT_PROHIBIT_SETUP(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP) & BIT_MASK_TBTT_PROHIBIT_SETUP) +#define BIT_SET_TBTT_PROHIBIT_SETUP(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_SETUP(x) | BIT_TBTT_PROHIBIT_SETUP(v)) + +#define BIT_SHIFT_DRVERLYITV 0 +#define BIT_MASK_DRVERLYITV 0xff +#define BIT_DRVERLYITV(x) (((x) & BIT_MASK_DRVERLYITV) << BIT_SHIFT_DRVERLYITV) +#define BITS_DRVERLYITV (BIT_MASK_DRVERLYITV << BIT_SHIFT_DRVERLYITV) +#define BIT_CLEAR_DRVERLYITV(x) ((x) & (~BITS_DRVERLYITV)) +#define BIT_GET_DRVERLYITV(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV) & BIT_MASK_DRVERLYITV) +#define BIT_SET_DRVERLYITV(x, v) (BIT_CLEAR_DRVERLYITV(x) | BIT_DRVERLYITV(v)) + +#define BIT_SHIFT_BCNDMATIM 0 +#define BIT_MASK_BCNDMATIM 0xff +#define BIT_BCNDMATIM(x) (((x) & BIT_MASK_BCNDMATIM) << BIT_SHIFT_BCNDMATIM) +#define BITS_BCNDMATIM (BIT_MASK_BCNDMATIM << BIT_SHIFT_BCNDMATIM) +#define BIT_CLEAR_BCNDMATIM(x) ((x) & (~BITS_BCNDMATIM)) +#define BIT_GET_BCNDMATIM(x) (((x) >> BIT_SHIFT_BCNDMATIM) & BIT_MASK_BCNDMATIM) +#define BIT_SET_BCNDMATIM(x, v) (BIT_CLEAR_BCNDMATIM(x) | BIT_BCNDMATIM(v)) + +#define BIT_SHIFT_CTWND 0 +#define BIT_MASK_CTWND 0xff +#define BIT_CTWND(x) (((x) & BIT_MASK_CTWND) << BIT_SHIFT_CTWND) +#define BITS_CTWND (BIT_MASK_CTWND << BIT_SHIFT_CTWND) +#define BIT_CLEAR_CTWND(x) ((x) & (~BITS_CTWND)) +#define BIT_GET_CTWND(x) (((x) >> BIT_SHIFT_CTWND) & BIT_MASK_CTWND) +#define BIT_SET_CTWND(x, v) (BIT_CLEAR_CTWND(x) | BIT_CTWND(v)) + +#endif + +#if (HALMAC_8821C_SUPPORT) + +/* 2 REG_PAGE5_DUMMY (Offset 0x05FC) */ + +#define BIT_ECO_TXOP_BREAK_FORCE_CFEND BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WMAC_CR (Offset 0x0600) */ + +#define BIT_APSDOFF_STATUS BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WMAC_CR (Offset 0x0600) */ + +#define BIT_APSDOFF BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WMAC_CR (Offset 0x0600) */ + +#define BIT_STANDBY_STATUS BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_CR (Offset 0x0600) */ + +#define BIT_IC_MACPHY_M BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_FWPKT_CR (Offset 0x0601) */ + +#define BIT_FWEN BIT(7) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_WMAC_FWPKT_CR (Offset 0x0601) */ + +#define BIT_FWRX_EN BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_FWPKT_CR (Offset 0x0601) */ + +#define BIT_PHYSTS_PKT_CTRL BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_WMAC_FWPKT_CR (Offset 0x0601) */ + +#define BIT_FWFULL_TO_RXFF_EN BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_FWPKT_CR (Offset 0x0601) */ + +#define BIT_APPHDR_MIDSRCH_FAIL BIT(4) +#define BIT_FWPARSING_EN BIT(3) + +#define BIT_SHIFT_APPEND_MHDR_LEN 0 +#define BIT_MASK_APPEND_MHDR_LEN 0x7 +#define BIT_APPEND_MHDR_LEN(x) \ + (((x) & BIT_MASK_APPEND_MHDR_LEN) << BIT_SHIFT_APPEND_MHDR_LEN) +#define BITS_APPEND_MHDR_LEN \ + (BIT_MASK_APPEND_MHDR_LEN << BIT_SHIFT_APPEND_MHDR_LEN) +#define BIT_CLEAR_APPEND_MHDR_LEN(x) ((x) & (~BITS_APPEND_MHDR_LEN)) +#define BIT_GET_APPEND_MHDR_LEN(x) \ + (((x) >> BIT_SHIFT_APPEND_MHDR_LEN) & BIT_MASK_APPEND_MHDR_LEN) +#define BIT_SET_APPEND_MHDR_LEN(x, v) \ + (BIT_CLEAR_APPEND_MHDR_LEN(x) | BIT_APPEND_MHDR_LEN(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_EN_RTS_ADDR BIT(31) +#define BIT_WMAC_DISABLE_CCK BIT(30) +#define BIT_WMAC_RAW_LEN BIT(29) +#define BIT_WMAC_NOTX_IN_RXNDP BIT(28) +#define BIT_WMAC_EN_EOF BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_TCRPWRMGT_HWCTL_V1 BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_BF_SEL BIT(26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_BF_SEL BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_ANTMODE_SEL BIT(25) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_RXLEN_SEL BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_TCRPWRMGT_HWCTL BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_TCRPWRMGT_HWCTL_EN BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_SMOOTH_VAL BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_EN_SCRAM_INC BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_UNDERFLOWEN_CMPLEN_SEL BIT(21) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_SHIFT_TSFT_CMP 20 +#define BIT_MASK_TSFT_CMP 0xf +#define BIT_TSFT_CMP(x) (((x) & BIT_MASK_TSFT_CMP) << BIT_SHIFT_TSFT_CMP) +#define BITS_TSFT_CMP (BIT_MASK_TSFT_CMP << BIT_SHIFT_TSFT_CMP) +#define BIT_CLEAR_TSFT_CMP(x) ((x) & (~BITS_TSFT_CMP)) +#define BIT_GET_TSFT_CMP(x) (((x) >> BIT_SHIFT_TSFT_CMP) & BIT_MASK_TSFT_CMP) +#define BIT_SET_TSFT_CMP(x, v) (BIT_CLEAR_TSFT_CMP(x) | BIT_TSFT_CMP(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_FETCH_MPDU_AFTER_WSEC_RDY BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_TCR_EN_20MST BIT(19) +#define BIT_WMAC_DIS_SIGTA BIT(18) +#define BIT_WMAC_DIS_A2B0 BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_SHIFT_TSFT_CMP_CCK 16 +#define BIT_MASK_TSFT_CMP_CCK 0xf +#define BIT_TSFT_CMP_CCK(x) \ + (((x) & BIT_MASK_TSFT_CMP_CCK) << BIT_SHIFT_TSFT_CMP_CCK) +#define BITS_TSFT_CMP_CCK (BIT_MASK_TSFT_CMP_CCK << BIT_SHIFT_TSFT_CMP_CCK) +#define BIT_CLEAR_TSFT_CMP_CCK(x) ((x) & (~BITS_TSFT_CMP_CCK)) +#define BIT_GET_TSFT_CMP_CCK(x) \ + (((x) >> BIT_SHIFT_TSFT_CMP_CCK) & BIT_MASK_TSFT_CMP_CCK) +#define BIT_SET_TSFT_CMP_CCK(x, v) \ + (BIT_CLEAR_TSFT_CMP_CCK(x) | BIT_TSFT_CMP_CCK(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_MSK_SIGBCRC BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_TCR_ERRSTEN_3 BIT(15) +#define BIT_WMAC_TCR_ERRSTEN_2 BIT(14) +#define BIT_WMAC_TCR_ERRSTEN_1 BIT(13) +#define BIT_WMAC_TCR_ERRSTEN_0 BIT(12) +#define BIT_WMAC_TCR_TXSK_PERPKT BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT__TXSK_PERPKT BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_ICV BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_CFEND_FORMAT BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_CRC BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_PWRBIT_OW_EN BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_PWRMGT_CTL BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_TCRPWRMGT_HWDATA_EN BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_PWR_ST BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_PWRMGT_VAL BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_TCR_UPD_TIMIE BIT(5) +#define BIT_WMAC_TCR_UPD_HGQMD BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_VHTSIGA1_TXPS BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_PAD_SEL BIT(2) +#define BIT_DIS_GCLK BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_TSFRST BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_WMAC_TCRPWRMGT_HWACT_EN BIT(0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_TCR (Offset 0x0604) */ + +#define BIT_R_WMAC_TCR_LSIG BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_APP_FCS BIT(31) +#define BIT_APP_MIC BIT(30) +#define BIT_APP_ICV BIT(29) +#define BIT_APP_PHYSTS BIT(28) +#define BIT_APP_BASSN BIT(27) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_VHT_DACK BIT(26) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_TCPOFLD_EN BIT(25) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_ENMBID BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_ENADDRCAM BIT(24) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_LSIGEN BIT(23) +#define BIT_MFBEN BIT(22) +#define BIT_DISCHKPPDLLEN BIT(21) +#define BIT_PKTCTL_DLEN BIT(20) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_DISGCLK BIT(19) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_TIM_PARSER_EN BIT(18) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_TIMPSR_EN BIT(18) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_BC_MD_EN BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_BCMDINT_EN BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_UC_MD_EN BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_UCMDINT_EN BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_RXSK_PERPKT BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_HTC_LOC_CTRL BIT(14) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_HTCBFMC BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_AMF BIT(13) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_CHK_PREVTCA2 BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_ACK_WITH_CBSSID_DATA_OPTION BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_ACF BIT(12) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_ACK_WITH_CBSSID_DATA_OPTION_V1 BIT(12) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_RPFM_CAM_ENABLE BIT(12) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_ADF BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_TA_BCN BIT(11) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_DISDECMYPKT BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_DISDECNMYPKT BIT(10) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_AICV BIT(9) +#define BIT_ACRC32 BIT(8) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_CBSSID_BCN BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_CBSSID_MGNT BIT(7) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RCR (Offset 0x0608) */ + +#define BIT_CBSSID_DATA BIT(6) +#define BIT_APWRMGT BIT(5) +#define BIT_ADD3 BIT(4) +#define BIT_AB BIT(3) +#define BIT_AM BIT(2) +#define BIT_APM BIT(1) +#define BIT_AAP BIT(0) + +#define BIT_SHIFT_RXPKTLMT 0 +#define BIT_MASK_RXPKTLMT 0x3f +#define BIT_RXPKTLMT(x) (((x) & BIT_MASK_RXPKTLMT) << BIT_SHIFT_RXPKTLMT) +#define BITS_RXPKTLMT (BIT_MASK_RXPKTLMT << BIT_SHIFT_RXPKTLMT) +#define BIT_CLEAR_RXPKTLMT(x) ((x) & (~BITS_RXPKTLMT)) +#define BIT_GET_RXPKTLMT(x) (((x) >> BIT_SHIFT_RXPKTLMT) & BIT_MASK_RXPKTLMT) +#define BIT_SET_RXPKTLMT(x, v) (BIT_CLEAR_RXPKTLMT(x) | BIT_RXPKTLMT(v)) + +/* 2 REG_RX_DLK_TIME (Offset 0x060D) */ + +#define BIT_SHIFT_RX_DLK_TIME 0 +#define BIT_MASK_RX_DLK_TIME 0xff +#define BIT_RX_DLK_TIME(x) \ + (((x) & BIT_MASK_RX_DLK_TIME) << BIT_SHIFT_RX_DLK_TIME) +#define BITS_RX_DLK_TIME (BIT_MASK_RX_DLK_TIME << BIT_SHIFT_RX_DLK_TIME) +#define BIT_CLEAR_RX_DLK_TIME(x) ((x) & (~BITS_RX_DLK_TIME)) +#define BIT_GET_RX_DLK_TIME(x) \ + (((x) >> BIT_SHIFT_RX_DLK_TIME) & BIT_MASK_RX_DLK_TIME) +#define BIT_SET_RX_DLK_TIME(x, v) \ + (BIT_CLEAR_RX_DLK_TIME(x) | BIT_RX_DLK_TIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SDIO_RXINT_LEN_TH (Offset 0x1025060E) */ + +#define BIT_SHIFT_SDIO_RXINT_LEN_TH 0 +#define BIT_MASK_SDIO_RXINT_LEN_TH 0xff +#define BIT_SDIO_RXINT_LEN_TH(x) \ + (((x) & BIT_MASK_SDIO_RXINT_LEN_TH) << BIT_SHIFT_SDIO_RXINT_LEN_TH) +#define BITS_SDIO_RXINT_LEN_TH \ + (BIT_MASK_SDIO_RXINT_LEN_TH << BIT_SHIFT_SDIO_RXINT_LEN_TH) +#define BIT_CLEAR_SDIO_RXINT_LEN_TH(x) ((x) & (~BITS_SDIO_RXINT_LEN_TH)) +#define BIT_GET_SDIO_RXINT_LEN_TH(x) \ + (((x) >> BIT_SHIFT_SDIO_RXINT_LEN_TH) & BIT_MASK_SDIO_RXINT_LEN_TH) +#define BIT_SET_SDIO_RXINT_LEN_TH(x, v) \ + (BIT_CLEAR_SDIO_RXINT_LEN_TH(x) | BIT_SDIO_RXINT_LEN_TH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */ + +#define BIT_APP_PHYSTS_PER_SUBMPDU BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */ + +#define BIT_PHYSTS_PER_PKT_MODE BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */ + +#define BIT_APP_MH_SHIFT_VAL BIT(6) +#define BIT_WMAC_ENSHIFT BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */ + +#define BIT_SHIFT_BITMAP_SSNBK_COUNTER 2 +#define BIT_MASK_BITMAP_SSNBK_COUNTER 0x3f +#define BIT_BITMAP_SSNBK_COUNTER(x) \ + (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER) \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER) +#define BITS_BITMAP_SSNBK_COUNTER \ + (BIT_MASK_BITMAP_SSNBK_COUNTER << BIT_SHIFT_BITMAP_SSNBK_COUNTER) +#define BIT_CLEAR_BITMAP_SSNBK_COUNTER(x) ((x) & (~BITS_BITMAP_SSNBK_COUNTER)) +#define BIT_GET_BITMAP_SSNBK_COUNTER(x) \ + (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER) & \ + BIT_MASK_BITMAP_SSNBK_COUNTER) +#define BIT_SET_BITMAP_SSNBK_COUNTER(x, v) \ + (BIT_CLEAR_BITMAP_SSNBK_COUNTER(x) | BIT_BITMAP_SSNBK_COUNTER(v)) + +#define BIT_BITMAP_EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */ + +#define BIT_SHIFT_DRVINFO_SZ 0 +#define BIT_MASK_DRVINFO_SZ 0xff +#define BIT_DRVINFO_SZ(x) (((x) & BIT_MASK_DRVINFO_SZ) << BIT_SHIFT_DRVINFO_SZ) +#define BITS_DRVINFO_SZ (BIT_MASK_DRVINFO_SZ << BIT_SHIFT_DRVINFO_SZ) +#define BIT_CLEAR_DRVINFO_SZ(x) ((x) & (~BITS_DRVINFO_SZ)) +#define BIT_GET_DRVINFO_SZ(x) \ + (((x) >> BIT_SHIFT_DRVINFO_SZ) & BIT_MASK_DRVINFO_SZ) +#define BIT_SET_DRVINFO_SZ(x, v) (BIT_CLEAR_DRVINFO_SZ(x) | BIT_DRVINFO_SZ(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */ + +#define BIT_SHIFT_DRVINFO_SZ_V1 0 +#define BIT_MASK_DRVINFO_SZ_V1 0xf +#define BIT_DRVINFO_SZ_V1(x) \ + (((x) & BIT_MASK_DRVINFO_SZ_V1) << BIT_SHIFT_DRVINFO_SZ_V1) +#define BITS_DRVINFO_SZ_V1 (BIT_MASK_DRVINFO_SZ_V1 << BIT_SHIFT_DRVINFO_SZ_V1) +#define BIT_CLEAR_DRVINFO_SZ_V1(x) ((x) & (~BITS_DRVINFO_SZ_V1)) +#define BIT_GET_DRVINFO_SZ_V1(x) \ + (((x) >> BIT_SHIFT_DRVINFO_SZ_V1) & BIT_MASK_DRVINFO_SZ_V1) +#define BIT_SET_DRVINFO_SZ_V1(x, v) \ + (BIT_CLEAR_DRVINFO_SZ_V1(x) | BIT_DRVINFO_SZ_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_MACID (Offset 0x0610) */ + +#define BIT_SHIFT_MACID 0 +#define BIT_MASK_MACID 0xffffffffffffL +#define BIT_MACID(x) (((x) & BIT_MASK_MACID) << BIT_SHIFT_MACID) +#define BITS_MACID (BIT_MASK_MACID << BIT_SHIFT_MACID) +#define BIT_CLEAR_MACID(x) ((x) & (~BITS_MACID)) +#define BIT_GET_MACID(x) (((x) >> BIT_SHIFT_MACID) & BIT_MASK_MACID) +#define BIT_SET_MACID(x, v) (BIT_CLEAR_MACID(x) | BIT_MACID(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID (Offset 0x0610) */ + +#define BIT_SHIFT_MACID_V1 0 +#define BIT_MASK_MACID_V1 0xffffffffL +#define BIT_MACID_V1(x) (((x) & BIT_MASK_MACID_V1) << BIT_SHIFT_MACID_V1) +#define BITS_MACID_V1 (BIT_MASK_MACID_V1 << BIT_SHIFT_MACID_V1) +#define BIT_CLEAR_MACID_V1(x) ((x) & (~BITS_MACID_V1)) +#define BIT_GET_MACID_V1(x) (((x) >> BIT_SHIFT_MACID_V1) & BIT_MASK_MACID_V1) +#define BIT_SET_MACID_V1(x, v) (BIT_CLEAR_MACID_V1(x) | BIT_MACID_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_MACID_H (Offset 0x0614) */ + +#define BIT_SHIFT_MACID_H 0 +#define BIT_MASK_MACID_H 0xffff +#define BIT_MACID_H(x) (((x) & BIT_MASK_MACID_H) << BIT_SHIFT_MACID_H) +#define BITS_MACID_H (BIT_MASK_MACID_H << BIT_SHIFT_MACID_H) +#define BIT_CLEAR_MACID_H(x) ((x) & (~BITS_MACID_H)) +#define BIT_GET_MACID_H(x) (((x) >> BIT_SHIFT_MACID_H) & BIT_MASK_MACID_H) +#define BIT_SET_MACID_H(x, v) (BIT_CLEAR_MACID_H(x) | BIT_MACID_H(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID_H (Offset 0x0614) */ + +#define BIT_SHIFT_MACID_H_V1 0 +#define BIT_MASK_MACID_H_V1 0xffff +#define BIT_MACID_H_V1(x) (((x) & BIT_MASK_MACID_H_V1) << BIT_SHIFT_MACID_H_V1) +#define BITS_MACID_H_V1 (BIT_MASK_MACID_H_V1 << BIT_SHIFT_MACID_H_V1) +#define BIT_CLEAR_MACID_H_V1(x) ((x) & (~BITS_MACID_H_V1)) +#define BIT_GET_MACID_H_V1(x) \ + (((x) >> BIT_SHIFT_MACID_H_V1) & BIT_MASK_MACID_H_V1) +#define BIT_SET_MACID_H_V1(x, v) (BIT_CLEAR_MACID_H_V1(x) | BIT_MACID_H_V1(v)) + +#define BIT_SHIFT_BSSID_H_V1 0 +#define BIT_MASK_BSSID_H_V1 0xffff +#define BIT_BSSID_H_V1(x) (((x) & BIT_MASK_BSSID_H_V1) << BIT_SHIFT_BSSID_H_V1) +#define BITS_BSSID_H_V1 (BIT_MASK_BSSID_H_V1 << BIT_SHIFT_BSSID_H_V1) +#define BIT_CLEAR_BSSID_H_V1(x) ((x) & (~BITS_BSSID_H_V1)) +#define BIT_GET_BSSID_H_V1(x) \ + (((x) >> BIT_SHIFT_BSSID_H_V1) & BIT_MASK_BSSID_H_V1) +#define BIT_SET_BSSID_H_V1(x, v) (BIT_CLEAR_BSSID_H_V1(x) | BIT_BSSID_H_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BSSID (Offset 0x0618) */ + +#define BIT_SHIFT_BSSID 0 +#define BIT_MASK_BSSID 0xffffffffffffL +#define BIT_BSSID(x) (((x) & BIT_MASK_BSSID) << BIT_SHIFT_BSSID) +#define BITS_BSSID (BIT_MASK_BSSID << BIT_SHIFT_BSSID) +#define BIT_CLEAR_BSSID(x) ((x) & (~BITS_BSSID)) +#define BIT_GET_BSSID(x) (((x) >> BIT_SHIFT_BSSID) & BIT_MASK_BSSID) +#define BIT_SET_BSSID(x, v) (BIT_CLEAR_BSSID(x) | BIT_BSSID(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BSSID (Offset 0x0618) */ + +#define BIT_SHIFT_BSSID_V1 0 +#define BIT_MASK_BSSID_V1 0xffffffffL +#define BIT_BSSID_V1(x) (((x) & BIT_MASK_BSSID_V1) << BIT_SHIFT_BSSID_V1) +#define BITS_BSSID_V1 (BIT_MASK_BSSID_V1 << BIT_SHIFT_BSSID_V1) +#define BIT_CLEAR_BSSID_V1(x) ((x) & (~BITS_BSSID_V1)) +#define BIT_GET_BSSID_V1(x) (((x) >> BIT_SHIFT_BSSID_V1) & BIT_MASK_BSSID_V1) +#define BIT_SET_BSSID_V1(x, v) (BIT_CLEAR_BSSID_V1(x) | BIT_BSSID_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_BSSID_H (Offset 0x061C) */ + +#define BIT_SHIFT_BSSID_H 0 +#define BIT_MASK_BSSID_H 0xffff +#define BIT_BSSID_H(x) (((x) & BIT_MASK_BSSID_H) << BIT_SHIFT_BSSID_H) +#define BITS_BSSID_H (BIT_MASK_BSSID_H << BIT_SHIFT_BSSID_H) +#define BIT_CLEAR_BSSID_H(x) ((x) & (~BITS_BSSID_H)) +#define BIT_GET_BSSID_H(x) (((x) >> BIT_SHIFT_BSSID_H) & BIT_MASK_BSSID_H) +#define BIT_SET_BSSID_H(x, v) (BIT_CLEAR_BSSID_H(x) | BIT_BSSID_H(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_MAR (Offset 0x0620) */ + +#define BIT_SHIFT_MAR 0 +#define BIT_MASK_MAR 0xffffffffffffffffL +#define BIT_MAR(x) (((x) & BIT_MASK_MAR) << BIT_SHIFT_MAR) +#define BITS_MAR (BIT_MASK_MAR << BIT_SHIFT_MAR) +#define BIT_CLEAR_MAR(x) ((x) & (~BITS_MAR)) +#define BIT_GET_MAR(x) (((x) >> BIT_SHIFT_MAR) & BIT_MASK_MAR) +#define BIT_SET_MAR(x, v) (BIT_CLEAR_MAR(x) | BIT_MAR(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MAR (Offset 0x0620) */ + +#define BIT_SHIFT_MAR_V1 0 +#define BIT_MASK_MAR_V1 0xffffffffL +#define BIT_MAR_V1(x) (((x) & BIT_MASK_MAR_V1) << BIT_SHIFT_MAR_V1) +#define BITS_MAR_V1 (BIT_MASK_MAR_V1 << BIT_SHIFT_MAR_V1) +#define BIT_CLEAR_MAR_V1(x) ((x) & (~BITS_MAR_V1)) +#define BIT_GET_MAR_V1(x) (((x) >> BIT_SHIFT_MAR_V1) & BIT_MASK_MAR_V1) +#define BIT_SET_MAR_V1(x, v) (BIT_CLEAR_MAR_V1(x) | BIT_MAR_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_MAR_H (Offset 0x0624) */ + +#define BIT_SHIFT_MAR_H 0 +#define BIT_MASK_MAR_H 0xffffffffL +#define BIT_MAR_H(x) (((x) & BIT_MASK_MAR_H) << BIT_SHIFT_MAR_H) +#define BITS_MAR_H (BIT_MASK_MAR_H << BIT_SHIFT_MAR_H) +#define BIT_CLEAR_MAR_H(x) ((x) & (~BITS_MAR_H)) +#define BIT_GET_MAR_H(x) (((x) >> BIT_SHIFT_MAR_H) & BIT_MASK_MAR_H) +#define BIT_SET_MAR_H(x, v) (BIT_CLEAR_MAR_H(x) | BIT_MAR_H(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MAR_H (Offset 0x0624) */ + +#define BIT_SHIFT_MAR_H_V1 0 +#define BIT_MASK_MAR_H_V1 0xffffffffL +#define BIT_MAR_H_V1(x) (((x) & BIT_MASK_MAR_H_V1) << BIT_SHIFT_MAR_H_V1) +#define BITS_MAR_H_V1 (BIT_MASK_MAR_H_V1 << BIT_SHIFT_MAR_H_V1) +#define BIT_CLEAR_MAR_H_V1(x) ((x) & (~BITS_MAR_H_V1)) +#define BIT_GET_MAR_H_V1(x) (((x) >> BIT_SHIFT_MAR_H_V1) & BIT_MASK_MAR_H_V1) +#define BIT_SET_MAR_H_V1(x, v) (BIT_CLEAR_MAR_H_V1(x) | BIT_MAR_H_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MBIDCAMCFG_1 (Offset 0x0628) */ + +#define BIT_MBIDCAM_POLL BIT(31) +#define BIT_MBIDCAM_WT_EN BIT(30) +#define BIT_LSIC_TXOP_EN BIT(17) + +#define BIT_SHIFT_MBIDCAM_RWDATA_L 0 +#define BIT_MASK_MBIDCAM_RWDATA_L 0xffffffffL +#define BIT_MBIDCAM_RWDATA_L(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_L) << BIT_SHIFT_MBIDCAM_RWDATA_L) +#define BITS_MBIDCAM_RWDATA_L \ + (BIT_MASK_MBIDCAM_RWDATA_L << BIT_SHIFT_MBIDCAM_RWDATA_L) +#define BIT_CLEAR_MBIDCAM_RWDATA_L(x) ((x) & (~BITS_MBIDCAM_RWDATA_L)) +#define BIT_GET_MBIDCAM_RWDATA_L(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L) & BIT_MASK_MBIDCAM_RWDATA_L) +#define BIT_SET_MBIDCAM_RWDATA_L(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_L(x) | BIT_MBIDCAM_RWDATA_L(v)) + +#define BIT_SHIFT_MBIDCAM_RWDATA_H 0 +#define BIT_MASK_MBIDCAM_RWDATA_H 0xffff +#define BIT_MBIDCAM_RWDATA_H(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_H) << BIT_SHIFT_MBIDCAM_RWDATA_H) +#define BITS_MBIDCAM_RWDATA_H \ + (BIT_MASK_MBIDCAM_RWDATA_H << BIT_SHIFT_MBIDCAM_RWDATA_H) +#define BIT_CLEAR_MBIDCAM_RWDATA_H(x) ((x) & (~BITS_MBIDCAM_RWDATA_H)) +#define BIT_GET_MBIDCAM_RWDATA_H(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H) & BIT_MASK_MBIDCAM_RWDATA_H) +#define BIT_SET_MBIDCAM_RWDATA_H(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_H(x) | BIT_MBIDCAM_RWDATA_H(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_MBIDCAM_CFG (Offset 0x062C) */ + +#define BIT_MBIDCAM_RST_V1 BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MBIDCAMCFG_2 (Offset 0x062C) */ + +#define BIT_SHIFT_MBIDCAM_ADDR_V1 24 +#define BIT_MASK_MBIDCAM_ADDR_V1 0x3f +#define BIT_MBIDCAM_ADDR_V1(x) \ + (((x) & BIT_MASK_MBIDCAM_ADDR_V1) << BIT_SHIFT_MBIDCAM_ADDR_V1) +#define BITS_MBIDCAM_ADDR_V1 \ + (BIT_MASK_MBIDCAM_ADDR_V1 << BIT_SHIFT_MBIDCAM_ADDR_V1) +#define BIT_CLEAR_MBIDCAM_ADDR_V1(x) ((x) & (~BITS_MBIDCAM_ADDR_V1)) +#define BIT_GET_MBIDCAM_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_ADDR_V1) & BIT_MASK_MBIDCAM_ADDR_V1) +#define BIT_SET_MBIDCAM_ADDR_V1(x, v) \ + (BIT_CLEAR_MBIDCAM_ADDR_V1(x) | BIT_MBIDCAM_ADDR_V1(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_MBIDCAMCFG_2 (Offset 0x062C) */ + +#define BIT_SHIFT_MBIDCAM_ADDR_V2 23 +#define BIT_MASK_MBIDCAM_ADDR_V2 0x7f +#define BIT_MBIDCAM_ADDR_V2(x) \ + (((x) & BIT_MASK_MBIDCAM_ADDR_V2) << BIT_SHIFT_MBIDCAM_ADDR_V2) +#define BITS_MBIDCAM_ADDR_V2 \ + (BIT_MASK_MBIDCAM_ADDR_V2 << BIT_SHIFT_MBIDCAM_ADDR_V2) +#define BIT_CLEAR_MBIDCAM_ADDR_V2(x) ((x) & (~BITS_MBIDCAM_ADDR_V2)) +#define BIT_GET_MBIDCAM_ADDR_V2(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_ADDR_V2) & BIT_MASK_MBIDCAM_ADDR_V2) +#define BIT_SET_MBIDCAM_ADDR_V2(x, v) \ + (BIT_CLEAR_MBIDCAM_ADDR_V2(x) | BIT_MBIDCAM_ADDR_V2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_MBIDCAMCFG_2 (Offset 0x062C) */ + +#define BIT_MBIDCAM_RST BIT(19) +#define BIT_MBIDCAM_VALID_V1 BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_MBIDCAMCFG_2 (Offset 0x062C) */ + +#define BIT_REPEAT_MODE_EN BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WMAC_DEBUG_SEL (Offset 0x062C) */ + +#define BIT_SHIFT_WMAC_ARB_DBG_SEL 3 +#define BIT_MASK_WMAC_ARB_DBG_SEL 0x3 +#define BIT_WMAC_ARB_DBG_SEL(x) \ + (((x) & BIT_MASK_WMAC_ARB_DBG_SEL) << BIT_SHIFT_WMAC_ARB_DBG_SEL) +#define BITS_WMAC_ARB_DBG_SEL \ + (BIT_MASK_WMAC_ARB_DBG_SEL << BIT_SHIFT_WMAC_ARB_DBG_SEL) +#define BIT_CLEAR_WMAC_ARB_DBG_SEL(x) ((x) & (~BITS_WMAC_ARB_DBG_SEL)) +#define BIT_GET_WMAC_ARB_DBG_SEL(x) \ + (((x) >> BIT_SHIFT_WMAC_ARB_DBG_SEL) & BIT_MASK_WMAC_ARB_DBG_SEL) +#define BIT_SET_WMAC_ARB_DBG_SEL(x, v) \ + (BIT_CLEAR_WMAC_ARB_DBG_SEL(x) | BIT_WMAC_ARB_DBG_SEL(v)) + +#define BIT_WMAC_EXT_DBG_SEL BIT(2) + +#define BIT_SHIFT_WMAC_MU_DBGSEL_V1 0 +#define BIT_MASK_WMAC_MU_DBGSEL_V1 0x3 +#define BIT_WMAC_MU_DBGSEL_V1(x) \ + (((x) & BIT_MASK_WMAC_MU_DBGSEL_V1) << BIT_SHIFT_WMAC_MU_DBGSEL_V1) +#define BITS_WMAC_MU_DBGSEL_V1 \ + (BIT_MASK_WMAC_MU_DBGSEL_V1 << BIT_SHIFT_WMAC_MU_DBGSEL_V1) +#define BIT_CLEAR_WMAC_MU_DBGSEL_V1(x) ((x) & (~BITS_WMAC_MU_DBGSEL_V1)) +#define BIT_GET_WMAC_MU_DBGSEL_V1(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_DBGSEL_V1) & BIT_MASK_WMAC_MU_DBGSEL_V1) +#define BIT_SET_WMAC_MU_DBGSEL_V1(x, v) \ + (BIT_CLEAR_WMAC_MU_DBGSEL_V1(x) | BIT_WMAC_MU_DBGSEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MCU_TEST_1 (Offset 0x0630) */ + +#define BIT_SHIFT_MCU_RSVD 0 +#define BIT_MASK_MCU_RSVD 0xffffffffL +#define BIT_MCU_RSVD(x) (((x) & BIT_MASK_MCU_RSVD) << BIT_SHIFT_MCU_RSVD) +#define BITS_MCU_RSVD (BIT_MASK_MCU_RSVD << BIT_SHIFT_MCU_RSVD) +#define BIT_CLEAR_MCU_RSVD(x) ((x) & (~BITS_MCU_RSVD)) +#define BIT_GET_MCU_RSVD(x) (((x) >> BIT_SHIFT_MCU_RSVD) & BIT_MASK_MCU_RSVD) +#define BIT_SET_MCU_RSVD(x, v) (BIT_CLEAR_MCU_RSVD(x) | BIT_MCU_RSVD(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_TCR_TSFT_OFS (Offset 0x0630) */ + +#define BIT_SHIFT_WMAC_TCR_TSFT_OFS 0 +#define BIT_MASK_WMAC_TCR_TSFT_OFS 0xffff +#define BIT_WMAC_TCR_TSFT_OFS(x) \ + (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS) << BIT_SHIFT_WMAC_TCR_TSFT_OFS) +#define BITS_WMAC_TCR_TSFT_OFS \ + (BIT_MASK_WMAC_TCR_TSFT_OFS << BIT_SHIFT_WMAC_TCR_TSFT_OFS) +#define BIT_CLEAR_WMAC_TCR_TSFT_OFS(x) ((x) & (~BITS_WMAC_TCR_TSFT_OFS)) +#define BIT_GET_WMAC_TCR_TSFT_OFS(x) \ + (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS) & BIT_MASK_WMAC_TCR_TSFT_OFS) +#define BIT_SET_WMAC_TCR_TSFT_OFS(x, v) \ + (BIT_CLEAR_WMAC_TCR_TSFT_OFS(x) | BIT_WMAC_TCR_TSFT_OFS(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_UDF_THSD (Offset 0x0632) */ + +#define BIT_CSIRPT_LEN_BB_MORE_THAN_MAC BIT(23) +#define BIT_CSI_CHKSUM_ERROR BIT(22) +#define BIT_MACRX_ERR_4 BIT(20) +#define BIT_MACRX_ERR_3 BIT(19) +#define BIT_MACRX_ERR_2 BIT(18) + +#define BIT_SHIFT_WMAC_RESP_ANTD 12 +#define BIT_MASK_WMAC_RESP_ANTD 0xf +#define BIT_WMAC_RESP_ANTD(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTD) << BIT_SHIFT_WMAC_RESP_ANTD) +#define BITS_WMAC_RESP_ANTD \ + (BIT_MASK_WMAC_RESP_ANTD << BIT_SHIFT_WMAC_RESP_ANTD) +#define BIT_CLEAR_WMAC_RESP_ANTD(x) ((x) & (~BITS_WMAC_RESP_ANTD)) +#define BIT_GET_WMAC_RESP_ANTD(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTD) & BIT_MASK_WMAC_RESP_ANTD) +#define BIT_SET_WMAC_RESP_ANTD(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTD(x) | BIT_WMAC_RESP_ANTD(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTC 8 +#define BIT_MASK_WMAC_RESP_ANTC 0xf +#define BIT_WMAC_RESP_ANTC(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTC) << BIT_SHIFT_WMAC_RESP_ANTC) +#define BITS_WMAC_RESP_ANTC \ + (BIT_MASK_WMAC_RESP_ANTC << BIT_SHIFT_WMAC_RESP_ANTC) +#define BIT_CLEAR_WMAC_RESP_ANTC(x) ((x) & (~BITS_WMAC_RESP_ANTC)) +#define BIT_GET_WMAC_RESP_ANTC(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTC) & BIT_MASK_WMAC_RESP_ANTC) +#define BIT_SET_WMAC_RESP_ANTC(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTC(x) | BIT_WMAC_RESP_ANTC(v)) + +#define BIT_UDF_THSD_V1 BIT(7) + +#define BIT_SHIFT_WMAC_RESP_ANTB 4 +#define BIT_MASK_WMAC_RESP_ANTB 0xf +#define BIT_WMAC_RESP_ANTB(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTB) << BIT_SHIFT_WMAC_RESP_ANTB) +#define BITS_WMAC_RESP_ANTB \ + (BIT_MASK_WMAC_RESP_ANTB << BIT_SHIFT_WMAC_RESP_ANTB) +#define BIT_CLEAR_WMAC_RESP_ANTB(x) ((x) & (~BITS_WMAC_RESP_ANTB)) +#define BIT_GET_WMAC_RESP_ANTB(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTB) & BIT_MASK_WMAC_RESP_ANTB) +#define BIT_SET_WMAC_RESP_ANTB(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTB(x) | BIT_WMAC_RESP_ANTB(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_UDF_THSD (Offset 0x0632) */ + +#define BIT_SHIFT_UDF_THSD 0 +#define BIT_MASK_UDF_THSD 0xff +#define BIT_UDF_THSD(x) (((x) & BIT_MASK_UDF_THSD) << BIT_SHIFT_UDF_THSD) +#define BITS_UDF_THSD (BIT_MASK_UDF_THSD << BIT_SHIFT_UDF_THSD) +#define BIT_CLEAR_UDF_THSD(x) ((x) & (~BITS_UDF_THSD)) +#define BIT_GET_UDF_THSD(x) (((x) >> BIT_SHIFT_UDF_THSD) & BIT_MASK_UDF_THSD) +#define BIT_SET_UDF_THSD(x, v) (BIT_CLEAR_UDF_THSD(x) | BIT_UDF_THSD(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_UDF_THSD (Offset 0x0632) */ + +#define BIT_SHIFT_UDF_THSD_VALUE 0 +#define BIT_MASK_UDF_THSD_VALUE 0x7f +#define BIT_UDF_THSD_VALUE(x) \ + (((x) & BIT_MASK_UDF_THSD_VALUE) << BIT_SHIFT_UDF_THSD_VALUE) +#define BITS_UDF_THSD_VALUE \ + (BIT_MASK_UDF_THSD_VALUE << BIT_SHIFT_UDF_THSD_VALUE) +#define BIT_CLEAR_UDF_THSD_VALUE(x) ((x) & (~BITS_UDF_THSD_VALUE)) +#define BIT_GET_UDF_THSD_VALUE(x) \ + (((x) >> BIT_SHIFT_UDF_THSD_VALUE) & BIT_MASK_UDF_THSD_VALUE) +#define BIT_SET_UDF_THSD_VALUE(x, v) \ + (BIT_CLEAR_UDF_THSD_VALUE(x) | BIT_UDF_THSD_VALUE(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTA 0 +#define BIT_MASK_WMAC_RESP_ANTA 0xf +#define BIT_WMAC_RESP_ANTA(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTA) << BIT_SHIFT_WMAC_RESP_ANTA) +#define BITS_WMAC_RESP_ANTA \ + (BIT_MASK_WMAC_RESP_ANTA << BIT_SHIFT_WMAC_RESP_ANTA) +#define BIT_CLEAR_WMAC_RESP_ANTA(x) ((x) & (~BITS_WMAC_RESP_ANTA)) +#define BIT_GET_WMAC_RESP_ANTA(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTA) & BIT_MASK_WMAC_RESP_ANTA) +#define BIT_SET_WMAC_RESP_ANTA(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTA(x) | BIT_WMAC_RESP_ANTA(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_ZLD_NUM (Offset 0x0633) */ + +#define BIT_SHIFT_ZLD_NUM 0 +#define BIT_MASK_ZLD_NUM 0xff +#define BIT_ZLD_NUM(x) (((x) & BIT_MASK_ZLD_NUM) << BIT_SHIFT_ZLD_NUM) +#define BITS_ZLD_NUM (BIT_MASK_ZLD_NUM << BIT_SHIFT_ZLD_NUM) +#define BIT_CLEAR_ZLD_NUM(x) ((x) & (~BITS_ZLD_NUM)) +#define BIT_GET_ZLD_NUM(x) (((x) >> BIT_SHIFT_ZLD_NUM) & BIT_MASK_ZLD_NUM) +#define BIT_SET_ZLD_NUM(x, v) (BIT_CLEAR_ZLD_NUM(x) | BIT_ZLD_NUM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_MCU_TEST_2 (Offset 0x0634) */ + +#define BIT_SHIFT_MCU_RSVD_2 0 +#define BIT_MASK_MCU_RSVD_2 0xffffffffL +#define BIT_MCU_RSVD_2(x) (((x) & BIT_MASK_MCU_RSVD_2) << BIT_SHIFT_MCU_RSVD_2) +#define BITS_MCU_RSVD_2 (BIT_MASK_MCU_RSVD_2 << BIT_SHIFT_MCU_RSVD_2) +#define BIT_CLEAR_MCU_RSVD_2(x) ((x) & (~BITS_MCU_RSVD_2)) +#define BIT_GET_MCU_RSVD_2(x) \ + (((x) >> BIT_SHIFT_MCU_RSVD_2) & BIT_MASK_MCU_RSVD_2) +#define BIT_SET_MCU_RSVD_2(x, v) (BIT_CLEAR_MCU_RSVD_2(x) | BIT_MCU_RSVD_2(v)) + +#define BIT_SHIFT_WKFCAM_NUM 0 +#define BIT_MASK_WKFCAM_NUM 0x7f +#define BIT_WKFCAM_NUM(x) (((x) & BIT_MASK_WKFCAM_NUM) << BIT_SHIFT_WKFCAM_NUM) +#define BITS_WKFCAM_NUM (BIT_MASK_WKFCAM_NUM << BIT_SHIFT_WKFCAM_NUM) +#define BIT_CLEAR_WKFCAM_NUM(x) ((x) & (~BITS_WKFCAM_NUM)) +#define BIT_GET_WKFCAM_NUM(x) \ + (((x) >> BIT_SHIFT_WKFCAM_NUM) & BIT_MASK_WKFCAM_NUM) +#define BIT_SET_WKFCAM_NUM(x, v) (BIT_CLEAR_WKFCAM_NUM(x) | BIT_WKFCAM_NUM(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_STMP_THSD (Offset 0x0634) */ + +#define BIT_SHIFT_STMP_THSD 0 +#define BIT_MASK_STMP_THSD 0xff +#define BIT_STMP_THSD(x) (((x) & BIT_MASK_STMP_THSD) << BIT_SHIFT_STMP_THSD) +#define BITS_STMP_THSD (BIT_MASK_STMP_THSD << BIT_SHIFT_STMP_THSD) +#define BIT_CLEAR_STMP_THSD(x) ((x) & (~BITS_STMP_THSD)) +#define BIT_GET_STMP_THSD(x) (((x) >> BIT_SHIFT_STMP_THSD) & BIT_MASK_STMP_THSD) +#define BIT_SET_STMP_THSD(x, v) (BIT_CLEAR_STMP_THSD(x) | BIT_STMP_THSD(v)) + +/* 2 REG_WMAC_TXTIMEOUT (Offset 0x0635) */ + +#define BIT_SHIFT_WMAC_TXTIMEOUT 0 +#define BIT_MASK_WMAC_TXTIMEOUT 0xff +#define BIT_WMAC_TXTIMEOUT(x) \ + (((x) & BIT_MASK_WMAC_TXTIMEOUT) << BIT_SHIFT_WMAC_TXTIMEOUT) +#define BITS_WMAC_TXTIMEOUT \ + (BIT_MASK_WMAC_TXTIMEOUT << BIT_SHIFT_WMAC_TXTIMEOUT) +#define BIT_CLEAR_WMAC_TXTIMEOUT(x) ((x) & (~BITS_WMAC_TXTIMEOUT)) +#define BIT_GET_WMAC_TXTIMEOUT(x) \ + (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT) & BIT_MASK_WMAC_TXTIMEOUT) +#define BIT_SET_WMAC_TXTIMEOUT(x, v) \ + (BIT_CLEAR_WMAC_TXTIMEOUT(x) | BIT_WMAC_TXTIMEOUT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_MCU_TEST_2_V1 (Offset 0x0636) */ + +#define BIT_SHIFT_MCU_RSVD_2_V1 0 +#define BIT_MASK_MCU_RSVD_2_V1 0xffff +#define BIT_MCU_RSVD_2_V1(x) \ + (((x) & BIT_MASK_MCU_RSVD_2_V1) << BIT_SHIFT_MCU_RSVD_2_V1) +#define BITS_MCU_RSVD_2_V1 (BIT_MASK_MCU_RSVD_2_V1 << BIT_SHIFT_MCU_RSVD_2_V1) +#define BIT_CLEAR_MCU_RSVD_2_V1(x) ((x) & (~BITS_MCU_RSVD_2_V1)) +#define BIT_GET_MCU_RSVD_2_V1(x) \ + (((x) >> BIT_SHIFT_MCU_RSVD_2_V1) & BIT_MASK_MCU_RSVD_2_V1) +#define BIT_SET_MCU_RSVD_2_V1(x, v) \ + (BIT_CLEAR_MCU_RSVD_2_V1(x) | BIT_MCU_RSVD_2_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_USTIME_EDCA (Offset 0x0638) */ + +#define BIT_SHIFT_USTIME_EDCA 0 +#define BIT_MASK_USTIME_EDCA 0xff +#define BIT_USTIME_EDCA(x) \ + (((x) & BIT_MASK_USTIME_EDCA) << BIT_SHIFT_USTIME_EDCA) +#define BITS_USTIME_EDCA (BIT_MASK_USTIME_EDCA << BIT_SHIFT_USTIME_EDCA) +#define BIT_CLEAR_USTIME_EDCA(x) ((x) & (~BITS_USTIME_EDCA)) +#define BIT_GET_USTIME_EDCA(x) \ + (((x) >> BIT_SHIFT_USTIME_EDCA) & BIT_MASK_USTIME_EDCA) +#define BIT_SET_USTIME_EDCA(x, v) \ + (BIT_CLEAR_USTIME_EDCA(x) | BIT_USTIME_EDCA(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_USTIME_EDCA (Offset 0x0638) */ + +#define BIT_SHIFT_USTIME 0 +#define BIT_MASK_USTIME 0xff +#define BIT_USTIME(x) (((x) & BIT_MASK_USTIME) << BIT_SHIFT_USTIME) +#define BITS_USTIME (BIT_MASK_USTIME << BIT_SHIFT_USTIME) +#define BIT_CLEAR_USTIME(x) ((x) & (~BITS_USTIME)) +#define BIT_GET_USTIME(x) (((x) >> BIT_SHIFT_USTIME) & BIT_MASK_USTIME) +#define BIT_SET_USTIME(x, v) (BIT_CLEAR_USTIME(x) | BIT_USTIME(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_USTIME_EDCA (Offset 0x0638) */ + +#define BIT_SHIFT_USTIME_EDCA_V1 0 +#define BIT_MASK_USTIME_EDCA_V1 0x1ff +#define BIT_USTIME_EDCA_V1(x) \ + (((x) & BIT_MASK_USTIME_EDCA_V1) << BIT_SHIFT_USTIME_EDCA_V1) +#define BITS_USTIME_EDCA_V1 \ + (BIT_MASK_USTIME_EDCA_V1 << BIT_SHIFT_USTIME_EDCA_V1) +#define BIT_CLEAR_USTIME_EDCA_V1(x) ((x) & (~BITS_USTIME_EDCA_V1)) +#define BIT_GET_USTIME_EDCA_V1(x) \ + (((x) >> BIT_SHIFT_USTIME_EDCA_V1) & BIT_MASK_USTIME_EDCA_V1) +#define BIT_SET_USTIME_EDCA_V1(x, v) \ + (BIT_CLEAR_USTIME_EDCA_V1(x) | BIT_USTIME_EDCA_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ACKTO_CCK (Offset 0x0639) */ + +#define BIT_SHIFT_ACKTO_CCK 0 +#define BIT_MASK_ACKTO_CCK 0xff +#define BIT_ACKTO_CCK(x) (((x) & BIT_MASK_ACKTO_CCK) << BIT_SHIFT_ACKTO_CCK) +#define BITS_ACKTO_CCK (BIT_MASK_ACKTO_CCK << BIT_SHIFT_ACKTO_CCK) +#define BIT_CLEAR_ACKTO_CCK(x) ((x) & (~BITS_ACKTO_CCK)) +#define BIT_GET_ACKTO_CCK(x) (((x) >> BIT_SHIFT_ACKTO_CCK) & BIT_MASK_ACKTO_CCK) +#define BIT_SET_ACKTO_CCK(x, v) (BIT_CLEAR_ACKTO_CCK(x) | BIT_ACKTO_CCK(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_MAC_SPEC_SIFS (Offset 0x063A) */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM 8 +#define BIT_MASK_SPEC_SIFS_OFDM 0xff +#define BIT_SPEC_SIFS_OFDM(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM) << BIT_SHIFT_SPEC_SIFS_OFDM) +#define BITS_SPEC_SIFS_OFDM \ + (BIT_MASK_SPEC_SIFS_OFDM << BIT_SHIFT_SPEC_SIFS_OFDM) +#define BIT_CLEAR_SPEC_SIFS_OFDM(x) ((x) & (~BITS_SPEC_SIFS_OFDM)) +#define BIT_GET_SPEC_SIFS_OFDM(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM) & BIT_MASK_SPEC_SIFS_OFDM) +#define BIT_SET_SPEC_SIFS_OFDM(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM(x) | BIT_SPEC_SIFS_OFDM(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK 0 +#define BIT_MASK_SPEC_SIFS_CCK 0xff +#define BIT_SPEC_SIFS_CCK(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK) << BIT_SHIFT_SPEC_SIFS_CCK) +#define BITS_SPEC_SIFS_CCK (BIT_MASK_SPEC_SIFS_CCK << BIT_SHIFT_SPEC_SIFS_CCK) +#define BIT_CLEAR_SPEC_SIFS_CCK(x) ((x) & (~BITS_SPEC_SIFS_CCK)) +#define BIT_GET_SPEC_SIFS_CCK(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK) & BIT_MASK_SPEC_SIFS_CCK) +#define BIT_SET_SPEC_SIFS_CCK(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK(x) | BIT_SPEC_SIFS_CCK(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RESP_SIFS_CCK (Offset 0x063C) */ + +#define BIT_SHIFT_SIFS_R2T_CCK 8 +#define BIT_MASK_SIFS_R2T_CCK 0xff +#define BIT_SIFS_R2T_CCK(x) \ + (((x) & BIT_MASK_SIFS_R2T_CCK) << BIT_SHIFT_SIFS_R2T_CCK) +#define BITS_SIFS_R2T_CCK (BIT_MASK_SIFS_R2T_CCK << BIT_SHIFT_SIFS_R2T_CCK) +#define BIT_CLEAR_SIFS_R2T_CCK(x) ((x) & (~BITS_SIFS_R2T_CCK)) +#define BIT_GET_SIFS_R2T_CCK(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_CCK) & BIT_MASK_SIFS_R2T_CCK) +#define BIT_SET_SIFS_R2T_CCK(x, v) \ + (BIT_CLEAR_SIFS_R2T_CCK(x) | BIT_SIFS_R2T_CCK(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_SIFS_CCK (Offset 0x063C) */ + +#define BIT_SHIFT_R2T_SIFS_CCK 8 +#define BIT_MASK_R2T_SIFS_CCK 0xff +#define BIT_R2T_SIFS_CCK(x) \ + (((x) & BIT_MASK_R2T_SIFS_CCK) << BIT_SHIFT_R2T_SIFS_CCK) +#define BITS_R2T_SIFS_CCK (BIT_MASK_R2T_SIFS_CCK << BIT_SHIFT_R2T_SIFS_CCK) +#define BIT_CLEAR_R2T_SIFS_CCK(x) ((x) & (~BITS_R2T_SIFS_CCK)) +#define BIT_GET_R2T_SIFS_CCK(x) \ + (((x) >> BIT_SHIFT_R2T_SIFS_CCK) & BIT_MASK_R2T_SIFS_CCK) +#define BIT_SET_R2T_SIFS_CCK(x, v) \ + (BIT_CLEAR_R2T_SIFS_CCK(x) | BIT_R2T_SIFS_CCK(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RESP_SIFS_CCK (Offset 0x063C) */ + +#define BIT_SHIFT_SIFS_T2T_CCK 0 +#define BIT_MASK_SIFS_T2T_CCK 0xff +#define BIT_SIFS_T2T_CCK(x) \ + (((x) & BIT_MASK_SIFS_T2T_CCK) << BIT_SHIFT_SIFS_T2T_CCK) +#define BITS_SIFS_T2T_CCK (BIT_MASK_SIFS_T2T_CCK << BIT_SHIFT_SIFS_T2T_CCK) +#define BIT_CLEAR_SIFS_T2T_CCK(x) ((x) & (~BITS_SIFS_T2T_CCK)) +#define BIT_GET_SIFS_T2T_CCK(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_CCK) & BIT_MASK_SIFS_T2T_CCK) +#define BIT_SET_SIFS_T2T_CCK(x, v) \ + (BIT_CLEAR_SIFS_T2T_CCK(x) | BIT_SIFS_T2T_CCK(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_SIFS_CCK (Offset 0x063C) */ + +#define BIT_SHIFT_T2T_SIFS_CCK 0 +#define BIT_MASK_T2T_SIFS_CCK 0xff +#define BIT_T2T_SIFS_CCK(x) \ + (((x) & BIT_MASK_T2T_SIFS_CCK) << BIT_SHIFT_T2T_SIFS_CCK) +#define BITS_T2T_SIFS_CCK (BIT_MASK_T2T_SIFS_CCK << BIT_SHIFT_T2T_SIFS_CCK) +#define BIT_CLEAR_T2T_SIFS_CCK(x) ((x) & (~BITS_T2T_SIFS_CCK)) +#define BIT_GET_T2T_SIFS_CCK(x) \ + (((x) >> BIT_SHIFT_T2T_SIFS_CCK) & BIT_MASK_T2T_SIFS_CCK) +#define BIT_SET_T2T_SIFS_CCK(x, v) \ + (BIT_CLEAR_T2T_SIFS_CCK(x) | BIT_T2T_SIFS_CCK(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RESP_SIFS_OFDM (Offset 0x063E) */ + +#define BIT_SHIFT_SIFS_R2T_OFDM 8 +#define BIT_MASK_SIFS_R2T_OFDM 0xff +#define BIT_SIFS_R2T_OFDM(x) \ + (((x) & BIT_MASK_SIFS_R2T_OFDM) << BIT_SHIFT_SIFS_R2T_OFDM) +#define BITS_SIFS_R2T_OFDM (BIT_MASK_SIFS_R2T_OFDM << BIT_SHIFT_SIFS_R2T_OFDM) +#define BIT_CLEAR_SIFS_R2T_OFDM(x) ((x) & (~BITS_SIFS_R2T_OFDM)) +#define BIT_GET_SIFS_R2T_OFDM(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_OFDM) & BIT_MASK_SIFS_R2T_OFDM) +#define BIT_SET_SIFS_R2T_OFDM(x, v) \ + (BIT_CLEAR_SIFS_R2T_OFDM(x) | BIT_SIFS_R2T_OFDM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_SIFS_OFDM (Offset 0x063E) */ + +#define BIT_SHIFT_R2T_SIFS_OFDM 8 +#define BIT_MASK_R2T_SIFS_OFDM 0xff +#define BIT_R2T_SIFS_OFDM(x) \ + (((x) & BIT_MASK_R2T_SIFS_OFDM) << BIT_SHIFT_R2T_SIFS_OFDM) +#define BITS_R2T_SIFS_OFDM (BIT_MASK_R2T_SIFS_OFDM << BIT_SHIFT_R2T_SIFS_OFDM) +#define BIT_CLEAR_R2T_SIFS_OFDM(x) ((x) & (~BITS_R2T_SIFS_OFDM)) +#define BIT_GET_R2T_SIFS_OFDM(x) \ + (((x) >> BIT_SHIFT_R2T_SIFS_OFDM) & BIT_MASK_R2T_SIFS_OFDM) +#define BIT_SET_R2T_SIFS_OFDM(x, v) \ + (BIT_CLEAR_R2T_SIFS_OFDM(x) | BIT_R2T_SIFS_OFDM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RESP_SIFS_OFDM (Offset 0x063E) */ + +#define BIT_SHIFT_SIFS_T2T_OFDM 0 +#define BIT_MASK_SIFS_T2T_OFDM 0xff +#define BIT_SIFS_T2T_OFDM(x) \ + (((x) & BIT_MASK_SIFS_T2T_OFDM) << BIT_SHIFT_SIFS_T2T_OFDM) +#define BITS_SIFS_T2T_OFDM (BIT_MASK_SIFS_T2T_OFDM << BIT_SHIFT_SIFS_T2T_OFDM) +#define BIT_CLEAR_SIFS_T2T_OFDM(x) ((x) & (~BITS_SIFS_T2T_OFDM)) +#define BIT_GET_SIFS_T2T_OFDM(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_OFDM) & BIT_MASK_SIFS_T2T_OFDM) +#define BIT_SET_SIFS_T2T_OFDM(x, v) \ + (BIT_CLEAR_SIFS_T2T_OFDM(x) | BIT_SIFS_T2T_OFDM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_SIFS_OFDM (Offset 0x063E) */ + +#define BIT_SHIFT_T2T_SIFS_OFDM 0 +#define BIT_MASK_T2T_SIFS_OFDM 0xff +#define BIT_T2T_SIFS_OFDM(x) \ + (((x) & BIT_MASK_T2T_SIFS_OFDM) << BIT_SHIFT_T2T_SIFS_OFDM) +#define BITS_T2T_SIFS_OFDM (BIT_MASK_T2T_SIFS_OFDM << BIT_SHIFT_T2T_SIFS_OFDM) +#define BIT_CLEAR_T2T_SIFS_OFDM(x) ((x) & (~BITS_T2T_SIFS_OFDM)) +#define BIT_GET_T2T_SIFS_OFDM(x) \ + (((x) >> BIT_SHIFT_T2T_SIFS_OFDM) & BIT_MASK_T2T_SIFS_OFDM) +#define BIT_SET_T2T_SIFS_OFDM(x, v) \ + (BIT_CLEAR_T2T_SIFS_OFDM(x) | BIT_T2T_SIFS_OFDM(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ACKTO (Offset 0x0640) */ + +#define BIT_SHIFT_ACKTO 0 +#define BIT_MASK_ACKTO 0xff +#define BIT_ACKTO(x) (((x) & BIT_MASK_ACKTO) << BIT_SHIFT_ACKTO) +#define BITS_ACKTO (BIT_MASK_ACKTO << BIT_SHIFT_ACKTO) +#define BIT_CLEAR_ACKTO(x) ((x) & (~BITS_ACKTO)) +#define BIT_GET_ACKTO(x) (((x) >> BIT_SHIFT_ACKTO) & BIT_MASK_ACKTO) +#define BIT_SET_ACKTO(x, v) (BIT_CLEAR_ACKTO(x) | BIT_ACKTO(v)) + +/* 2 REG_CTS2TO (Offset 0x0641) */ + +#define BIT_SHIFT_CTS2TO 0 +#define BIT_MASK_CTS2TO 0xff +#define BIT_CTS2TO(x) (((x) & BIT_MASK_CTS2TO) << BIT_SHIFT_CTS2TO) +#define BITS_CTS2TO (BIT_MASK_CTS2TO << BIT_SHIFT_CTS2TO) +#define BIT_CLEAR_CTS2TO(x) ((x) & (~BITS_CTS2TO)) +#define BIT_GET_CTS2TO(x) (((x) >> BIT_SHIFT_CTS2TO) & BIT_MASK_CTS2TO) +#define BIT_SET_CTS2TO(x, v) (BIT_CLEAR_CTS2TO(x) | BIT_CTS2TO(v)) + +/* 2 REG_EIFS (Offset 0x0642) */ + +#define BIT_SHIFT_EIFS 0 +#define BIT_MASK_EIFS 0xffff +#define BIT_EIFS(x) (((x) & BIT_MASK_EIFS) << BIT_SHIFT_EIFS) +#define BITS_EIFS (BIT_MASK_EIFS << BIT_SHIFT_EIFS) +#define BIT_CLEAR_EIFS(x) ((x) & (~BITS_EIFS)) +#define BIT_GET_EIFS(x) (((x) >> BIT_SHIFT_EIFS) & BIT_MASK_EIFS) +#define BIT_SET_EIFS(x, v) (BIT_CLEAR_EIFS(x) | BIT_EIFS(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RPFM_MAP0 (Offset 0x0644) */ + +#define BIT_MGT_RPFM15EN BIT(15) +#define BIT_MGT_RPFM14EN BIT(14) +#define BIT_MGT_RPFM13EN BIT(13) +#define BIT_MGT_RPFM12EN BIT(12) +#define BIT_MGT_RPFM11EN BIT(11) +#define BIT_MGT_RPFM10EN BIT(10) +#define BIT_MGT_RPFM9EN BIT(9) +#define BIT_MGT_RPFM8EN BIT(8) +#define BIT_MGT_RPFM7EN BIT(7) +#define BIT_MGT_RPFM6EN BIT(6) +#define BIT_MGT_RPFM5EN BIT(5) +#define BIT_MGT_RPFM4EN BIT(4) +#define BIT_MGT_RPFM3EN BIT(3) +#define BIT_MGT_RPFM2EN BIT(2) +#define BIT_MGT_RPFM1EN BIT(1) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_RPFM_MAP0 (Offset 0x0644) */ + +#define BIT_SHIFT_RPFM_MAP0 0 +#define BIT_MASK_RPFM_MAP0 0xffff +#define BIT_RPFM_MAP0(x) (((x) & BIT_MASK_RPFM_MAP0) << BIT_SHIFT_RPFM_MAP0) +#define BITS_RPFM_MAP0 (BIT_MASK_RPFM_MAP0 << BIT_SHIFT_RPFM_MAP0) +#define BIT_CLEAR_RPFM_MAP0(x) ((x) & (~BITS_RPFM_MAP0)) +#define BIT_GET_RPFM_MAP0(x) (((x) >> BIT_SHIFT_RPFM_MAP0) & BIT_MASK_RPFM_MAP0) +#define BIT_SET_RPFM_MAP0(x, v) (BIT_CLEAR_RPFM_MAP0(x) | BIT_RPFM_MAP0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RPFM_MAP0 (Offset 0x0644) */ + +#define BIT_MGT_RPFM0EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RPFM_MAP1_V1 (Offset 0x0646) */ + +#define BIT_DATA_RPFM15EN BIT(15) +#define BIT_DATA_RPFM14EN BIT(14) +#define BIT_DATA_RPFM13EN BIT(13) +#define BIT_DATA_RPFM12EN BIT(12) +#define BIT_DATA_RPFM11EN BIT(11) +#define BIT_DATA_RPFM10EN BIT(10) +#define BIT_DATA_RPFM9EN BIT(9) +#define BIT_DATA_RPFM8EN BIT(8) +#define BIT_DATA_RPFM7EN BIT(7) +#define BIT_DATA_RPFM6EN BIT(6) +#define BIT_DATA_RPFM5EN BIT(5) +#define BIT_DATA_RPFM4EN BIT(4) +#define BIT_DATA_RPFM3EN BIT(3) +#define BIT_DATA_RPFM2EN BIT(2) +#define BIT_DATA_RPFM1EN BIT(1) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_RPFM_MAP1 (Offset 0x0646) */ + +#define BIT_SHIFT_RPFM_MAP1 0 +#define BIT_MASK_RPFM_MAP1 0xffff +#define BIT_RPFM_MAP1(x) (((x) & BIT_MASK_RPFM_MAP1) << BIT_SHIFT_RPFM_MAP1) +#define BITS_RPFM_MAP1 (BIT_MASK_RPFM_MAP1 << BIT_SHIFT_RPFM_MAP1) +#define BIT_CLEAR_RPFM_MAP1(x) ((x) & (~BITS_RPFM_MAP1)) +#define BIT_GET_RPFM_MAP1(x) (((x) >> BIT_SHIFT_RPFM_MAP1) & BIT_MASK_RPFM_MAP1) +#define BIT_SET_RPFM_MAP1(x, v) (BIT_CLEAR_RPFM_MAP1(x) | BIT_RPFM_MAP1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RPFM_MAP1_V1 (Offset 0x0646) */ + +#define BIT_DATA_RPFM0EN BIT(0) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RPFM_CAM_CMD (Offset 0x0648) */ + +#define BIT_RPFM_CAM_POLLING BIT(31) +#define BIT_RPFM_CAM_CLR BIT(30) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_RPFM_CAM_CMD (Offset 0x0648) */ + +#define BIT_RPFM_CAM_WR BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RPFM_CAM_CMD (Offset 0x0648) */ + +#define BIT_RPFM_CAM_WE BIT(16) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RPFM_CAM_CMD (Offset 0x0648) */ + +#define BIT_SHIFT_RPFM_CAM_ADDR 0 +#define BIT_MASK_RPFM_CAM_ADDR 0x7f +#define BIT_RPFM_CAM_ADDR(x) \ + (((x) & BIT_MASK_RPFM_CAM_ADDR) << BIT_SHIFT_RPFM_CAM_ADDR) +#define BITS_RPFM_CAM_ADDR (BIT_MASK_RPFM_CAM_ADDR << BIT_SHIFT_RPFM_CAM_ADDR) +#define BIT_CLEAR_RPFM_CAM_ADDR(x) ((x) & (~BITS_RPFM_CAM_ADDR)) +#define BIT_GET_RPFM_CAM_ADDR(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_ADDR) & BIT_MASK_RPFM_CAM_ADDR) +#define BIT_SET_RPFM_CAM_ADDR(x, v) \ + (BIT_CLEAR_RPFM_CAM_ADDR(x) | BIT_RPFM_CAM_ADDR(v)) + +/* 2 REG_RPFM_CAM_RWD (Offset 0x064C) */ + +#define BIT_SHIFT_RPFM_CAM_RWD 0 +#define BIT_MASK_RPFM_CAM_RWD 0xffffffffL +#define BIT_RPFM_CAM_RWD(x) \ + (((x) & BIT_MASK_RPFM_CAM_RWD) << BIT_SHIFT_RPFM_CAM_RWD) +#define BITS_RPFM_CAM_RWD (BIT_MASK_RPFM_CAM_RWD << BIT_SHIFT_RPFM_CAM_RWD) +#define BIT_CLEAR_RPFM_CAM_RWD(x) ((x) & (~BITS_RPFM_CAM_RWD)) +#define BIT_GET_RPFM_CAM_RWD(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_RWD) & BIT_MASK_RPFM_CAM_RWD) +#define BIT_SET_RPFM_CAM_RWD(x, v) \ + (BIT_CLEAR_RPFM_CAM_RWD(x) | BIT_RPFM_CAM_RWD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_NAV_CTRL (Offset 0x0650) */ + +#define BIT_SHIFT_NAV_UPPER 16 +#define BIT_MASK_NAV_UPPER 0xff +#define BIT_NAV_UPPER(x) (((x) & BIT_MASK_NAV_UPPER) << BIT_SHIFT_NAV_UPPER) +#define BITS_NAV_UPPER (BIT_MASK_NAV_UPPER << BIT_SHIFT_NAV_UPPER) +#define BIT_CLEAR_NAV_UPPER(x) ((x) & (~BITS_NAV_UPPER)) +#define BIT_GET_NAV_UPPER(x) (((x) >> BIT_SHIFT_NAV_UPPER) & BIT_MASK_NAV_UPPER) +#define BIT_SET_NAV_UPPER(x, v) (BIT_CLEAR_NAV_UPPER(x) | BIT_NAV_UPPER(v)) + +#define BIT_SHIFT_RXMYRTS_NAV 8 +#define BIT_MASK_RXMYRTS_NAV 0xf +#define BIT_RXMYRTS_NAV(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV) << BIT_SHIFT_RXMYRTS_NAV) +#define BITS_RXMYRTS_NAV (BIT_MASK_RXMYRTS_NAV << BIT_SHIFT_RXMYRTS_NAV) +#define BIT_CLEAR_RXMYRTS_NAV(x) ((x) & (~BITS_RXMYRTS_NAV)) +#define BIT_GET_RXMYRTS_NAV(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV) & BIT_MASK_RXMYRTS_NAV) +#define BIT_SET_RXMYRTS_NAV(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV(x) | BIT_RXMYRTS_NAV(v)) + +#define BIT_SHIFT_RTSRST 0 +#define BIT_MASK_RTSRST 0xff +#define BIT_RTSRST(x) (((x) & BIT_MASK_RTSRST) << BIT_SHIFT_RTSRST) +#define BITS_RTSRST (BIT_MASK_RTSRST << BIT_SHIFT_RTSRST) +#define BIT_CLEAR_RTSRST(x) ((x) & (~BITS_RTSRST)) +#define BIT_GET_RTSRST(x) (((x) >> BIT_SHIFT_RTSRST) & BIT_MASK_RTSRST) +#define BIT_SET_RTSRST(x, v) (BIT_CLEAR_RTSRST(x) | BIT_RTSRST(v)) + +/* 2 REG_BACAMCMD (Offset 0x0654) */ + +#define BIT_BACAM_POLL BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BACAMCMD (Offset 0x0654) */ + +#define BIT_BACAM_RST BIT(17) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BACAMCMD (Offset 0x0654) */ + +#define BIT_BACAM_RW BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_BACAMCMD (Offset 0x0654) */ + +#define BIT_SHIFT_TXSBM 14 +#define BIT_MASK_TXSBM 0x3 +#define BIT_TXSBM(x) (((x) & BIT_MASK_TXSBM) << BIT_SHIFT_TXSBM) +#define BITS_TXSBM (BIT_MASK_TXSBM << BIT_SHIFT_TXSBM) +#define BIT_CLEAR_TXSBM(x) ((x) & (~BITS_TXSBM)) +#define BIT_GET_TXSBM(x) (((x) >> BIT_SHIFT_TXSBM) & BIT_MASK_TXSBM) +#define BIT_SET_TXSBM(x, v) (BIT_CLEAR_TXSBM(x) | BIT_TXSBM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_BACAMCMD (Offset 0x0654) */ + +#define BIT_SHIFT_TXSBMPMOD 14 +#define BIT_MASK_TXSBMPMOD 0x3 +#define BIT_TXSBMPMOD(x) (((x) & BIT_MASK_TXSBMPMOD) << BIT_SHIFT_TXSBMPMOD) +#define BITS_TXSBMPMOD (BIT_MASK_TXSBMPMOD << BIT_SHIFT_TXSBMPMOD) +#define BIT_CLEAR_TXSBMPMOD(x) ((x) & (~BITS_TXSBMPMOD)) +#define BIT_GET_TXSBMPMOD(x) (((x) >> BIT_SHIFT_TXSBMPMOD) & BIT_MASK_TXSBMPMOD) +#define BIT_SET_TXSBMPMOD(x, v) (BIT_CLEAR_TXSBMPMOD(x) | BIT_TXSBMPMOD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BACAMCMD (Offset 0x0654) */ + +#define BIT_SHIFT_BACAM_ADDR 0 +#define BIT_MASK_BACAM_ADDR 0x3f +#define BIT_BACAM_ADDR(x) (((x) & BIT_MASK_BACAM_ADDR) << BIT_SHIFT_BACAM_ADDR) +#define BITS_BACAM_ADDR (BIT_MASK_BACAM_ADDR << BIT_SHIFT_BACAM_ADDR) +#define BIT_CLEAR_BACAM_ADDR(x) ((x) & (~BITS_BACAM_ADDR)) +#define BIT_GET_BACAM_ADDR(x) \ + (((x) >> BIT_SHIFT_BACAM_ADDR) & BIT_MASK_BACAM_ADDR) +#define BIT_SET_BACAM_ADDR(x, v) (BIT_CLEAR_BACAM_ADDR(x) | BIT_BACAM_ADDR(v)) + +#define BIT_SHIFT_BA_CONTENT_L 0 +#define BIT_MASK_BA_CONTENT_L 0xffffffffL +#define BIT_BA_CONTENT_L(x) \ + (((x) & BIT_MASK_BA_CONTENT_L) << BIT_SHIFT_BA_CONTENT_L) +#define BITS_BA_CONTENT_L (BIT_MASK_BA_CONTENT_L << BIT_SHIFT_BA_CONTENT_L) +#define BIT_CLEAR_BA_CONTENT_L(x) ((x) & (~BITS_BA_CONTENT_L)) +#define BIT_GET_BA_CONTENT_L(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_L) & BIT_MASK_BA_CONTENT_L) +#define BIT_SET_BA_CONTENT_L(x, v) \ + (BIT_CLEAR_BA_CONTENT_L(x) | BIT_BA_CONTENT_L(v)) + +#define BIT_SHIFT_LBDLY 0 +#define BIT_MASK_LBDLY 0x1f +#define BIT_LBDLY(x) (((x) & BIT_MASK_LBDLY) << BIT_SHIFT_LBDLY) +#define BITS_LBDLY (BIT_MASK_LBDLY << BIT_SHIFT_LBDLY) +#define BIT_CLEAR_LBDLY(x) ((x) & (~BITS_LBDLY)) +#define BIT_GET_LBDLY(x) (((x) >> BIT_SHIFT_LBDLY) & BIT_MASK_LBDLY) +#define BIT_SET_LBDLY(x, v) (BIT_CLEAR_LBDLY(x) | BIT_LBDLY(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_BITMAP_CMD (Offset 0x0661) */ + +#define BIT_BACAM_RPMEN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_BACAM_RPMEN (Offset 0x0661) */ + +#define BIT_WMAC_BACAM_RPMEN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TX_RX (Offset 0x0662) */ + +#define BIT_SHIFT_RXPKT_TYPE 2 +#define BIT_MASK_RXPKT_TYPE 0x3f +#define BIT_RXPKT_TYPE(x) (((x) & BIT_MASK_RXPKT_TYPE) << BIT_SHIFT_RXPKT_TYPE) +#define BITS_RXPKT_TYPE (BIT_MASK_RXPKT_TYPE << BIT_SHIFT_RXPKT_TYPE) +#define BIT_CLEAR_RXPKT_TYPE(x) ((x) & (~BITS_RXPKT_TYPE)) +#define BIT_GET_RXPKT_TYPE(x) \ + (((x) >> BIT_SHIFT_RXPKT_TYPE) & BIT_MASK_RXPKT_TYPE) +#define BIT_SET_RXPKT_TYPE(x, v) (BIT_CLEAR_RXPKT_TYPE(x) | BIT_RXPKT_TYPE(v)) + +#define BIT_TXACT_IND BIT(1) +#define BIT_RXACT_IND BIT(0) + +/* 2 REG_WMAC_BITMAP_CTL (Offset 0x0663) */ + +#define BIT_BITMAP_VO BIT(7) +#define BIT_BITMAP_VI BIT(6) +#define BIT_BITMAP_BE BIT(5) +#define BIT_BITMAP_BK BIT(4) + +#define BIT_SHIFT_BITMAP_CONDITION 2 +#define BIT_MASK_BITMAP_CONDITION 0x3 +#define BIT_BITMAP_CONDITION(x) \ + (((x) & BIT_MASK_BITMAP_CONDITION) << BIT_SHIFT_BITMAP_CONDITION) +#define BITS_BITMAP_CONDITION \ + (BIT_MASK_BITMAP_CONDITION << BIT_SHIFT_BITMAP_CONDITION) +#define BIT_CLEAR_BITMAP_CONDITION(x) ((x) & (~BITS_BITMAP_CONDITION)) +#define BIT_GET_BITMAP_CONDITION(x) \ + (((x) >> BIT_SHIFT_BITMAP_CONDITION) & BIT_MASK_BITMAP_CONDITION) +#define BIT_SET_BITMAP_CONDITION(x, v) \ + (BIT_CLEAR_BITMAP_CONDITION(x) | BIT_BITMAP_CONDITION(v)) + +#define BIT_BITMAP_SSNBK_COUNTER_CLR BIT(1) +#define BIT_BITMAP_FORCE BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0 28 +#define BIT_MASK_RXERR_RPT_SEL_V1_3_0 0xf +#define BIT_RXERR_RPT_SEL_V1_3_0(x) \ + (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0) \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0) +#define BITS_RXERR_RPT_SEL_V1_3_0 \ + (BIT_MASK_RXERR_RPT_SEL_V1_3_0 << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0) +#define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0(x) ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0)) +#define BIT_GET_RXERR_RPT_SEL_V1_3_0(x) \ + (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0) & \ + BIT_MASK_RXERR_RPT_SEL_V1_3_0) +#define BIT_SET_RXERR_RPT_SEL_V1_3_0(x, v) \ + (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0(x) | BIT_RXERR_RPT_SEL_V1_3_0(v)) + +#endif + +#if (HALMAC_8881A_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_SHIFT_RXERR_RPT_SEL 28 +#define BIT_MASK_RXERR_RPT_SEL 0xf +#define BIT_RXERR_RPT_SEL(x) \ + (((x) & BIT_MASK_RXERR_RPT_SEL) << BIT_SHIFT_RXERR_RPT_SEL) +#define BITS_RXERR_RPT_SEL (BIT_MASK_RXERR_RPT_SEL << BIT_SHIFT_RXERR_RPT_SEL) +#define BIT_CLEAR_RXERR_RPT_SEL(x) ((x) & (~BITS_RXERR_RPT_SEL)) +#define BIT_GET_RXERR_RPT_SEL(x) \ + (((x) >> BIT_SHIFT_RXERR_RPT_SEL) & BIT_MASK_RXERR_RPT_SEL) +#define BIT_SET_RXERR_RPT_SEL(x, v) \ + (BIT_CLEAR_RXERR_RPT_SEL(x) | BIT_RXERR_RPT_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_RXERR_RPT_RST BIT(27) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_RXERR_RPT_SEL_V1_4 BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_SHIFT_UD_SELECT_BSSID_2_1 24 +#define BIT_MASK_UD_SELECT_BSSID_2_1 0x3 +#define BIT_UD_SELECT_BSSID_2_1(x) \ + (((x) & BIT_MASK_UD_SELECT_BSSID_2_1) << BIT_SHIFT_UD_SELECT_BSSID_2_1) +#define BITS_UD_SELECT_BSSID_2_1 \ + (BIT_MASK_UD_SELECT_BSSID_2_1 << BIT_SHIFT_UD_SELECT_BSSID_2_1) +#define BIT_CLEAR_UD_SELECT_BSSID_2_1(x) ((x) & (~BITS_UD_SELECT_BSSID_2_1)) +#define BIT_GET_UD_SELECT_BSSID_2_1(x) \ + (((x) >> BIT_SHIFT_UD_SELECT_BSSID_2_1) & BIT_MASK_UD_SELECT_BSSID_2_1) +#define BIT_SET_UD_SELECT_BSSID_2_1(x, v) \ + (BIT_CLEAR_UD_SELECT_BSSID_2_1(x) | BIT_UD_SELECT_BSSID_2_1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_W1S BIT(23) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_UD_SELECT_BSSID BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_UD_SELECT_BSSID_0 BIT(22) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_SHIFT_UD_SUB_TYPE 18 +#define BIT_MASK_UD_SUB_TYPE 0xf +#define BIT_UD_SUB_TYPE(x) \ + (((x) & BIT_MASK_UD_SUB_TYPE) << BIT_SHIFT_UD_SUB_TYPE) +#define BITS_UD_SUB_TYPE (BIT_MASK_UD_SUB_TYPE << BIT_SHIFT_UD_SUB_TYPE) +#define BIT_CLEAR_UD_SUB_TYPE(x) ((x) & (~BITS_UD_SUB_TYPE)) +#define BIT_GET_UD_SUB_TYPE(x) \ + (((x) >> BIT_SHIFT_UD_SUB_TYPE) & BIT_MASK_UD_SUB_TYPE) +#define BIT_SET_UD_SUB_TYPE(x, v) \ + (BIT_CLEAR_UD_SUB_TYPE(x) | BIT_UD_SUB_TYPE(v)) + +#define BIT_SHIFT_UD_TYPE 16 +#define BIT_MASK_UD_TYPE 0x3 +#define BIT_UD_TYPE(x) (((x) & BIT_MASK_UD_TYPE) << BIT_SHIFT_UD_TYPE) +#define BITS_UD_TYPE (BIT_MASK_UD_TYPE << BIT_SHIFT_UD_TYPE) +#define BIT_CLEAR_UD_TYPE(x) ((x) & (~BITS_UD_TYPE)) +#define BIT_GET_UD_TYPE(x) (((x) >> BIT_SHIFT_UD_TYPE) & BIT_MASK_UD_TYPE) +#define BIT_SET_UD_TYPE(x, v) (BIT_CLEAR_UD_TYPE(x) | BIT_UD_TYPE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_CTRLFLT5EN BIT(5) +#define BIT_CTRLFLT4EN BIT(4) +#define BIT_CTRLFLT3EN BIT(3) +#define BIT_CTRLFLT2EN BIT(2) +#define BIT_CTRLFLT1EN BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_SHIFT_RPT_COUNTER 0 +#define BIT_MASK_RPT_COUNTER 0xffff +#define BIT_RPT_COUNTER(x) \ + (((x) & BIT_MASK_RPT_COUNTER) << BIT_SHIFT_RPT_COUNTER) +#define BITS_RPT_COUNTER (BIT_MASK_RPT_COUNTER << BIT_SHIFT_RPT_COUNTER) +#define BIT_CLEAR_RPT_COUNTER(x) ((x) & (~BITS_RPT_COUNTER)) +#define BIT_GET_RPT_COUNTER(x) \ + (((x) >> BIT_SHIFT_RPT_COUNTER) & BIT_MASK_RPT_COUNTER) +#define BIT_SET_RPT_COUNTER(x, v) \ + (BIT_CLEAR_RPT_COUNTER(x) | BIT_RPT_COUNTER(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXERR_RPT (Offset 0x0664) */ + +#define BIT_CTRLFLT0EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_RXBA_IGNOREA2 BIT(42) +#define BIT_EN_SAVE_ALL_TXOPADDR BIT(41) +#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV BIT(40) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_DIS_TXBA_AMPDUFCSERR BIT(39) +#define BIT_DIS_TXBA_RXBARINFULL BIT(38) +#define BIT_DIS_TXCFE_INFULL BIT(37) +#define BIT_DIS_TXCTS_INFULL BIT(36) +#define BIT_EN_TXACKBA_IN_TX_RDG BIT(35) +#define BIT_EN_TXACKBA_IN_TXOP BIT(34) +#define BIT_EN_TXCTS_IN_RXNAV BIT(33) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_EN_TXCTS_INTXOP BIT(32) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_BLK_EDCA_BBSLP BIT(31) +#define BIT_BLK_EDCA_BBSBY BIT(30) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_ENABLE_STOP_UPDATE_NAV_V1 BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_ACKTO_BLOCK_SCH_EN BIT(27) +#define BIT_EIFS_BLOCK_SCH_EN BIT(26) +#define BIT_PLCPCHK_RST_EIFS BIT(25) +#define BIT_CCA_RST_EIFS BIT(24) +#define BIT_DIS_UPD_MYRXPKTNAV BIT(23) +#define BIT_EARLY_TXBA BIT(22) + +#define BIT_SHIFT_RESP_CHNBUSY 20 +#define BIT_MASK_RESP_CHNBUSY 0x3 +#define BIT_RESP_CHNBUSY(x) \ + (((x) & BIT_MASK_RESP_CHNBUSY) << BIT_SHIFT_RESP_CHNBUSY) +#define BITS_RESP_CHNBUSY (BIT_MASK_RESP_CHNBUSY << BIT_SHIFT_RESP_CHNBUSY) +#define BIT_CLEAR_RESP_CHNBUSY(x) ((x) & (~BITS_RESP_CHNBUSY)) +#define BIT_GET_RESP_CHNBUSY(x) \ + (((x) >> BIT_SHIFT_RESP_CHNBUSY) & BIT_MASK_RESP_CHNBUSY) +#define BIT_SET_RESP_CHNBUSY(x, v) \ + (BIT_CLEAR_RESP_CHNBUSY(x) | BIT_RESP_CHNBUSY(v)) + +#define BIT_RESP_DCTS_EN BIT(19) +#define BIT_RESP_DCFE_EN BIT(18) +#define BIT_RESP_SPLCPEN BIT(17) +#define BIT_RESP_SGIEN BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_RESP_LDPC_EN BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_MGTFLT15EN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_DIS_RESP_ACKINCCA BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_MGTFLT14EN BIT(14) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_DIS_RESP_CTSINCCA BIT(13) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER 10 +#define BIT_MASK_R_WMAC_SECOND_CCA_TIMER 0x7 +#define BIT_R_WMAC_SECOND_CCA_TIMER(x) \ + (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER) \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER) +#define BITS_R_WMAC_SECOND_CCA_TIMER \ + (BIT_MASK_R_WMAC_SECOND_CCA_TIMER << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER) +#define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER(x) \ + ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER)) +#define BIT_GET_R_WMAC_SECOND_CCA_TIMER(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER) & \ + BIT_MASK_R_WMAC_SECOND_CCA_TIMER) +#define BIT_SET_R_WMAC_SECOND_CCA_TIMER(x, v) \ + (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER(x) | BIT_R_WMAC_SECOND_CCA_TIMER(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_SHIFT_SECOND_CCA_CNT 10 +#define BIT_MASK_SECOND_CCA_CNT 0x7 +#define BIT_SECOND_CCA_CNT(x) \ + (((x) & BIT_MASK_SECOND_CCA_CNT) << BIT_SHIFT_SECOND_CCA_CNT) +#define BITS_SECOND_CCA_CNT \ + (BIT_MASK_SECOND_CCA_CNT << BIT_SHIFT_SECOND_CCA_CNT) +#define BIT_CLEAR_SECOND_CCA_CNT(x) ((x) & (~BITS_SECOND_CCA_CNT)) +#define BIT_GET_SECOND_CCA_CNT(x) \ + (((x) >> BIT_SHIFT_SECOND_CCA_CNT) & BIT_MASK_SECOND_CCA_CNT) +#define BIT_SET_SECOND_CCA_CNT(x, v) \ + (BIT_CLEAR_SECOND_CCA_CNT(x) | BIT_SECOND_CCA_CNT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_SHIFT_RFMOD 7 +#define BIT_MASK_RFMOD 0x3 +#define BIT_RFMOD(x) (((x) & BIT_MASK_RFMOD) << BIT_SHIFT_RFMOD) +#define BITS_RFMOD (BIT_MASK_RFMOD << BIT_SHIFT_RFMOD) +#define BIT_CLEAR_RFMOD(x) ((x) & (~BITS_RFMOD)) +#define BIT_GET_RFMOD(x) (((x) >> BIT_SHIFT_RFMOD) & BIT_MASK_RFMOD) +#define BIT_SET_RFMOD(x, v) (BIT_CLEAR_RFMOD(x) | BIT_RFMOD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_MGTFLT7EN BIT(7) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_SHIFT_RF_MOD 7 +#define BIT_MASK_RF_MOD 0x3 +#define BIT_RF_MOD(x) (((x) & BIT_MASK_RF_MOD) << BIT_SHIFT_RF_MOD) +#define BITS_RF_MOD (BIT_MASK_RF_MOD << BIT_SHIFT_RF_MOD) +#define BIT_CLEAR_RF_MOD(x) ((x) & (~BITS_RF_MOD)) +#define BIT_GET_RF_MOD(x) (((x) >> BIT_SHIFT_RF_MOD) & BIT_MASK_RF_MOD) +#define BIT_SET_RF_MOD(x, v) (BIT_CLEAR_RF_MOD(x) | BIT_RF_MOD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_MGTFLT6EN BIT(6) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_SHIFT_RESP_CTS_DYNBW_SEL 5 +#define BIT_MASK_RESP_CTS_DYNBW_SEL 0x3 +#define BIT_RESP_CTS_DYNBW_SEL(x) \ + (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL) << BIT_SHIFT_RESP_CTS_DYNBW_SEL) +#define BITS_RESP_CTS_DYNBW_SEL \ + (BIT_MASK_RESP_CTS_DYNBW_SEL << BIT_SHIFT_RESP_CTS_DYNBW_SEL) +#define BIT_CLEAR_RESP_CTS_DYNBW_SEL(x) ((x) & (~BITS_RESP_CTS_DYNBW_SEL)) +#define BIT_GET_RESP_CTS_DYNBW_SEL(x) \ + (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL) & BIT_MASK_RESP_CTS_DYNBW_SEL) +#define BIT_SET_RESP_CTS_DYNBW_SEL(x, v) \ + (BIT_CLEAR_RESP_CTS_DYNBW_SEL(x) | BIT_RESP_CTS_DYNBW_SEL(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_SHIFT_RESP_CTS_BW_DYNBW_SEL 5 +#define BIT_MASK_RESP_CTS_BW_DYNBW_SEL 0x3 +#define BIT_RESP_CTS_BW_DYNBW_SEL(x) \ + (((x) & BIT_MASK_RESP_CTS_BW_DYNBW_SEL) \ + << BIT_SHIFT_RESP_CTS_BW_DYNBW_SEL) +#define BITS_RESP_CTS_BW_DYNBW_SEL \ + (BIT_MASK_RESP_CTS_BW_DYNBW_SEL << BIT_SHIFT_RESP_CTS_BW_DYNBW_SEL) +#define BIT_CLEAR_RESP_CTS_BW_DYNBW_SEL(x) ((x) & (~BITS_RESP_CTS_BW_DYNBW_SEL)) +#define BIT_GET_RESP_CTS_BW_DYNBW_SEL(x) \ + (((x) >> BIT_SHIFT_RESP_CTS_BW_DYNBW_SEL) & \ + BIT_MASK_RESP_CTS_BW_DYNBW_SEL) +#define BIT_SET_RESP_CTS_BW_DYNBW_SEL(x, v) \ + (BIT_CLEAR_RESP_CTS_BW_DYNBW_SEL(x) | BIT_RESP_CTS_BW_DYNBW_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_DLY_TX_WAIT_RXANTSEL BIT(4) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_DELAY_TX_USE_RX_ANTSEL BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_TXRESP_BY_RXANTSEL BIT(3) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_TX_USE_RX_ANTSEL BIT(3) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_RESP_EARLY_TXACK_RWEPTKIP BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */ + +#define BIT_SHIFT_ORIG_DCTS_CHK 0 +#define BIT_MASK_ORIG_DCTS_CHK 0x3 +#define BIT_ORIG_DCTS_CHK(x) \ + (((x) & BIT_MASK_ORIG_DCTS_CHK) << BIT_SHIFT_ORIG_DCTS_CHK) +#define BITS_ORIG_DCTS_CHK (BIT_MASK_ORIG_DCTS_CHK << BIT_SHIFT_ORIG_DCTS_CHK) +#define BIT_CLEAR_ORIG_DCTS_CHK(x) ((x) & (~BITS_ORIG_DCTS_CHK)) +#define BIT_GET_ORIG_DCTS_CHK(x) \ + (((x) >> BIT_SHIFT_ORIG_DCTS_CHK) & BIT_MASK_ORIG_DCTS_CHK) +#define BIT_SET_ORIG_DCTS_CHK(x, v) \ + (BIT_CLEAR_ORIG_DCTS_CHK(x) | BIT_ORIG_DCTS_CHK(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_TRXPTCL_CTL_H (Offset 0x066C) */ + +#define BIT_RXBA_IGNOREA2_V1 BIT(10) +#define BIT_EN_SAVE_ALL_TXOPADDR_V1 BIT(9) +#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_V1 BIT(8) +#define BIT_DIS_TXBA_AMPDUFCSERR_V1 BIT(7) +#define BIT_DIS_TXBA_RXBARINFULL_V1 BIT(6) +#define BIT_DIS_TXCFE_INFULL_V1 BIT(5) +#define BIT_DIS_TXCTS_INFULL_V1 BIT(4) +#define BIT_EN_TXACKBA_IN_TX_RDG_V1 BIT(3) +#define BIT_EN_TXACKBA_IN_TXOP_V1 BIT(2) +#define BIT_EN_TXCTS_IN_RXNAV_V1 BIT(1) +#define BIT_EN_TXCTS_INTXOP_V1 BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CAMCMD (Offset 0x0670) */ + +#define BIT_SECCAM_POLLING BIT(31) +#define BIT_SECCAM_CLR BIT(30) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CAMCMD (Offset 0x0670) */ + +#define BIT_MFBCAM_CLR BIT(29) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CAMCMD (Offset 0x0670) */ + +#define BIT_SECCAM_WE BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CAMCMD (Offset 0x0670) */ + +#define BIT_SHIFT_SECCAM_ADDR_V1 0 +#define BIT_MASK_SECCAM_ADDR_V1 0xff +#define BIT_SECCAM_ADDR_V1(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V1) << BIT_SHIFT_SECCAM_ADDR_V1) +#define BITS_SECCAM_ADDR_V1 \ + (BIT_MASK_SECCAM_ADDR_V1 << BIT_SHIFT_SECCAM_ADDR_V1) +#define BIT_CLEAR_SECCAM_ADDR_V1(x) ((x) & (~BITS_SECCAM_ADDR_V1)) +#define BIT_GET_SECCAM_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V1) & BIT_MASK_SECCAM_ADDR_V1) +#define BIT_SET_SECCAM_ADDR_V1(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V1(x) | BIT_SECCAM_ADDR_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CAMCMD (Offset 0x0670) */ + +#define BIT_SHIFT_SECCAM_ADDR_V2 0 +#define BIT_MASK_SECCAM_ADDR_V2 0x3ff +#define BIT_SECCAM_ADDR_V2(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V2) << BIT_SHIFT_SECCAM_ADDR_V2) +#define BITS_SECCAM_ADDR_V2 \ + (BIT_MASK_SECCAM_ADDR_V2 << BIT_SHIFT_SECCAM_ADDR_V2) +#define BIT_CLEAR_SECCAM_ADDR_V2(x) ((x) & (~BITS_SECCAM_ADDR_V2)) +#define BIT_GET_SECCAM_ADDR_V2(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V2) & BIT_MASK_SECCAM_ADDR_V2) +#define BIT_SET_SECCAM_ADDR_V2(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V2(x) | BIT_SECCAM_ADDR_V2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_CAMCMD (Offset 0x0670) */ + +#define BIT_SHIFT_SECCAM_ADDR_V3 0 +#define BIT_MASK_SECCAM_ADDR_V3 0x1ff +#define BIT_SECCAM_ADDR_V3(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V3) << BIT_SHIFT_SECCAM_ADDR_V3) +#define BITS_SECCAM_ADDR_V3 \ + (BIT_MASK_SECCAM_ADDR_V3 << BIT_SHIFT_SECCAM_ADDR_V3) +#define BIT_CLEAR_SECCAM_ADDR_V3(x) ((x) & (~BITS_SECCAM_ADDR_V3)) +#define BIT_GET_SECCAM_ADDR_V3(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V3) & BIT_MASK_SECCAM_ADDR_V3) +#define BIT_SET_SECCAM_ADDR_V3(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V3(x) | BIT_SECCAM_ADDR_V3(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_CAMCMD (Offset 0x0670) */ + +#define BIT_SHIFT_SECCAM_ADDR 0 +#define BIT_MASK_SECCAM_ADDR 0xff +#define BIT_SECCAM_ADDR(x) \ + (((x) & BIT_MASK_SECCAM_ADDR) << BIT_SHIFT_SECCAM_ADDR) +#define BITS_SECCAM_ADDR (BIT_MASK_SECCAM_ADDR << BIT_SHIFT_SECCAM_ADDR) +#define BIT_CLEAR_SECCAM_ADDR(x) ((x) & (~BITS_SECCAM_ADDR)) +#define BIT_GET_SECCAM_ADDR(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR) & BIT_MASK_SECCAM_ADDR) +#define BIT_SET_SECCAM_ADDR(x, v) \ + (BIT_CLEAR_SECCAM_ADDR(x) | BIT_SECCAM_ADDR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_CAMWRITE (Offset 0x0674) */ + +#define BIT_SHIFT_CAMW_DATA 0 +#define BIT_MASK_CAMW_DATA 0xffffffffL +#define BIT_CAMW_DATA(x) (((x) & BIT_MASK_CAMW_DATA) << BIT_SHIFT_CAMW_DATA) +#define BITS_CAMW_DATA (BIT_MASK_CAMW_DATA << BIT_SHIFT_CAMW_DATA) +#define BIT_CLEAR_CAMW_DATA(x) ((x) & (~BITS_CAMW_DATA)) +#define BIT_GET_CAMW_DATA(x) (((x) >> BIT_SHIFT_CAMW_DATA) & BIT_MASK_CAMW_DATA) +#define BIT_SET_CAMW_DATA(x, v) (BIT_CLEAR_CAMW_DATA(x) | BIT_CAMW_DATA(v)) + +/* 2 REG_CAMREAD (Offset 0x0678) */ + +#define BIT_SHIFT_CAMR_DATA 0 +#define BIT_MASK_CAMR_DATA 0xffffffffL +#define BIT_CAMR_DATA(x) (((x) & BIT_MASK_CAMR_DATA) << BIT_SHIFT_CAMR_DATA) +#define BITS_CAMR_DATA (BIT_MASK_CAMR_DATA << BIT_SHIFT_CAMR_DATA) +#define BIT_CLEAR_CAMR_DATA(x) ((x) & (~BITS_CAMR_DATA)) +#define BIT_GET_CAMR_DATA(x) (((x) >> BIT_SHIFT_CAMR_DATA) & BIT_MASK_CAMR_DATA) +#define BIT_SET_CAMR_DATA(x, v) (BIT_CLEAR_CAMR_DATA(x) | BIT_CAMR_DATA(v)) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SECCAM_INFO BIT(31) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SEC_KEYFOUND_V1 BIT(19) + +#define BIT_SHIFT_CAMDBG_SEC_TYPE_V1 16 +#define BIT_MASK_CAMDBG_SEC_TYPE_V1 0x7 +#define BIT_CAMDBG_SEC_TYPE_V1(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_TYPE_V1) << BIT_SHIFT_CAMDBG_SEC_TYPE_V1) +#define BITS_CAMDBG_SEC_TYPE_V1 \ + (BIT_MASK_CAMDBG_SEC_TYPE_V1 << BIT_SHIFT_CAMDBG_SEC_TYPE_V1) +#define BIT_CLEAR_CAMDBG_SEC_TYPE_V1(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_V1)) +#define BIT_GET_CAMDBG_SEC_TYPE_V1(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_V1) & BIT_MASK_CAMDBG_SEC_TYPE_V1) +#define BIT_SET_CAMDBG_SEC_TYPE_V1(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_TYPE_V1(x) | BIT_CAMDBG_SEC_TYPE_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SEC_KEYFOUND BIT(15) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_EXT_SECTYPE BIT(15) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_CAMDBG_EXT_SEC_TYPE_V1 BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SHIFT_CAMDBG_SEC_TYPE 12 +#define BIT_MASK_CAMDBG_SEC_TYPE 0x7 +#define BIT_CAMDBG_SEC_TYPE(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_TYPE) << BIT_SHIFT_CAMDBG_SEC_TYPE) +#define BITS_CAMDBG_SEC_TYPE \ + (BIT_MASK_CAMDBG_SEC_TYPE << BIT_SHIFT_CAMDBG_SEC_TYPE) +#define BIT_CLEAR_CAMDBG_SEC_TYPE(x) ((x) & (~BITS_CAMDBG_SEC_TYPE)) +#define BIT_GET_CAMDBG_SEC_TYPE(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE) & BIT_MASK_CAMDBG_SEC_TYPE) +#define BIT_SET_CAMDBG_SEC_TYPE(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_TYPE(x) | BIT_CAMDBG_SEC_TYPE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_CAMDBG_EXT_SEC_TYPE BIT(11) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_CAMDBG_EXT_SECTYPE BIT(11) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V1 7 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX_V1 0x7f +#define BIT_CAMDBG_MIC_KEY_IDX_V1(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_V1) \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V1) +#define BITS_CAMDBG_MIC_KEY_IDX_V1 \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX_V1 << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V1) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_V1(x) ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_V1)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX_V1(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V1) & \ + BIT_MASK_CAMDBG_MIC_KEY_IDX_V1) +#define BIT_SET_CAMDBG_MIC_KEY_IDX_V1(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_V1(x) | BIT_CAMDBG_MIC_KEY_IDX_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V3 6 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX_V3 0x3f +#define BIT_CAMDBG_MIC_KEY_IDX_V3(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_V3) \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V3) +#define BITS_CAMDBG_MIC_KEY_IDX_V3 \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX_V3 << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V3) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_V3(x) ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_V3)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX_V3(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V3) & \ + BIT_MASK_CAMDBG_MIC_KEY_IDX_V3) +#define BIT_SET_CAMDBG_MIC_KEY_IDX_V3(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_V3(x) | BIT_CAMDBG_MIC_KEY_IDX_V3(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX 5 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX 0x1f +#define BIT_CAMDBG_MIC_KEY_IDX(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX) << BIT_SHIFT_CAMDBG_MIC_KEY_IDX) +#define BITS_CAMDBG_MIC_KEY_IDX \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX << BIT_SHIFT_CAMDBG_MIC_KEY_IDX) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX(x) ((x) & (~BITS_CAMDBG_MIC_KEY_IDX)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX) & BIT_MASK_CAMDBG_MIC_KEY_IDX) +#define BIT_SET_CAMDBG_MIC_KEY_IDX(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX(x) | BIT_CAMDBG_MIC_KEY_IDX(v)) + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX 0x1f +#define BIT_CAMDBG_SEC_KEY_IDX(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX) << BIT_SHIFT_CAMDBG_SEC_KEY_IDX) +#define BITS_CAMDBG_SEC_KEY_IDX \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX << BIT_SHIFT_CAMDBG_SEC_KEY_IDX) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX(x) ((x) & (~BITS_CAMDBG_SEC_KEY_IDX)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX) & BIT_MASK_CAMDBG_SEC_KEY_IDX) +#define BIT_SET_CAMDBG_SEC_KEY_IDX(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX(x) | BIT_CAMDBG_SEC_KEY_IDX(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V2 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX_V2 0x3f +#define BIT_CAMDBG_SEC_KEY_IDX_V2(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_V2) \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V2) +#define BITS_CAMDBG_SEC_KEY_IDX_V2 \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX_V2 << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V2) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_V2(x) ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_V2)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX_V2(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V2) & \ + BIT_MASK_CAMDBG_SEC_KEY_IDX_V2) +#define BIT_SET_CAMDBG_SEC_KEY_IDX_V2(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_V2(x) | BIT_CAMDBG_SEC_KEY_IDX_V2(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_CAMDBG (Offset 0x067C) */ + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V1 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX_V1 0x7f +#define BIT_CAMDBG_SEC_KEY_IDX_V1(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_V1) \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V1) +#define BITS_CAMDBG_SEC_KEY_IDX_V1 \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX_V1 << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V1) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_V1(x) ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_V1)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX_V1(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V1) & \ + BIT_MASK_CAMDBG_SEC_KEY_IDX_V1) +#define BIT_SET_CAMDBG_SEC_KEY_IDX_V1(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_V1(x) | BIT_CAMDBG_SEC_KEY_IDX_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SECCFG (Offset 0x0680) */ + +#define BIT_RXDEC_BM_MGNT_V1 BIT(19) +#define BIT_TXENC_BM_MGNT_V1 BIT(18) +#define BIT_RXDEC_UNI_MGNT_V1 BIT(17) +#define BIT_TXENC_UNI_MGNT_V1 BIT(16) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SECCFG (Offset 0x0680) */ + +#define BIT_DIS_GCLK_WAPI BIT(15) +#define BIT_DIS_GCLK_AES BIT(14) +#define BIT_DIS_GCLK_TKIP BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SECCFG (Offset 0x0680) */ + +#define BIT_AES_SEL_QC_1 BIT(12) +#define BIT_AES_SEL_QC_0 BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_SECCFG (Offset 0x0680) */ + +#define BIT_WMAC_CKECK_BMC BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SECCFG (Offset 0x0680) */ + +#define BIT_CHK_BMC BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_SECCFG (Offset 0x0680) */ + +#define BIT_CHK_KEYID BIT(8) +#define BIT_RXBCUSEDK BIT(7) +#define BIT_TXBCUSEDK BIT(6) +#define BIT_NOSKMC BIT(5) +#define BIT_SKBYA2 BIT(4) +#define BIT_RXDEC BIT(3) +#define BIT_TXENC BIT(2) +#define BIT_RXUHUSEDK BIT(1) +#define BIT_TXUHUSEDK BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXFILTER_CATEGORY_1 (Offset 0x0682) */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_1 0 +#define BIT_MASK_RXFILTER_CATEGORY_1 0xff +#define BIT_RXFILTER_CATEGORY_1(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_1) << BIT_SHIFT_RXFILTER_CATEGORY_1) +#define BITS_RXFILTER_CATEGORY_1 \ + (BIT_MASK_RXFILTER_CATEGORY_1 << BIT_SHIFT_RXFILTER_CATEGORY_1) +#define BIT_CLEAR_RXFILTER_CATEGORY_1(x) ((x) & (~BITS_RXFILTER_CATEGORY_1)) +#define BIT_GET_RXFILTER_CATEGORY_1(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1) & BIT_MASK_RXFILTER_CATEGORY_1) +#define BIT_SET_RXFILTER_CATEGORY_1(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_1(x) | BIT_RXFILTER_CATEGORY_1(v)) + +/* 2 REG_RXFILTER_ACTION_1 (Offset 0x0683) */ + +#define BIT_SHIFT_RXFILTER_ACTION_1 0 +#define BIT_MASK_RXFILTER_ACTION_1 0xff +#define BIT_RXFILTER_ACTION_1(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_1) << BIT_SHIFT_RXFILTER_ACTION_1) +#define BITS_RXFILTER_ACTION_1 \ + (BIT_MASK_RXFILTER_ACTION_1 << BIT_SHIFT_RXFILTER_ACTION_1) +#define BIT_CLEAR_RXFILTER_ACTION_1(x) ((x) & (~BITS_RXFILTER_ACTION_1)) +#define BIT_GET_RXFILTER_ACTION_1(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_1) & BIT_MASK_RXFILTER_ACTION_1) +#define BIT_SET_RXFILTER_ACTION_1(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_1(x) | BIT_RXFILTER_ACTION_1(v)) + +/* 2 REG_RXFILTER_CATEGORY_2 (Offset 0x0684) */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_2 0 +#define BIT_MASK_RXFILTER_CATEGORY_2 0xff +#define BIT_RXFILTER_CATEGORY_2(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_2) << BIT_SHIFT_RXFILTER_CATEGORY_2) +#define BITS_RXFILTER_CATEGORY_2 \ + (BIT_MASK_RXFILTER_CATEGORY_2 << BIT_SHIFT_RXFILTER_CATEGORY_2) +#define BIT_CLEAR_RXFILTER_CATEGORY_2(x) ((x) & (~BITS_RXFILTER_CATEGORY_2)) +#define BIT_GET_RXFILTER_CATEGORY_2(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2) & BIT_MASK_RXFILTER_CATEGORY_2) +#define BIT_SET_RXFILTER_CATEGORY_2(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_2(x) | BIT_RXFILTER_CATEGORY_2(v)) + +/* 2 REG_RXFILTER_ACTION_2 (Offset 0x0685) */ + +#define BIT_SHIFT_RXFILTER_ACTION_2 0 +#define BIT_MASK_RXFILTER_ACTION_2 0xff +#define BIT_RXFILTER_ACTION_2(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_2) << BIT_SHIFT_RXFILTER_ACTION_2) +#define BITS_RXFILTER_ACTION_2 \ + (BIT_MASK_RXFILTER_ACTION_2 << BIT_SHIFT_RXFILTER_ACTION_2) +#define BIT_CLEAR_RXFILTER_ACTION_2(x) ((x) & (~BITS_RXFILTER_ACTION_2)) +#define BIT_GET_RXFILTER_ACTION_2(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_2) & BIT_MASK_RXFILTER_ACTION_2) +#define BIT_SET_RXFILTER_ACTION_2(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_2(x) | BIT_RXFILTER_ACTION_2(v)) + +/* 2 REG_RXFILTER_CATEGORY_3 (Offset 0x0686) */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_3 0 +#define BIT_MASK_RXFILTER_CATEGORY_3 0xff +#define BIT_RXFILTER_CATEGORY_3(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_3) << BIT_SHIFT_RXFILTER_CATEGORY_3) +#define BITS_RXFILTER_CATEGORY_3 \ + (BIT_MASK_RXFILTER_CATEGORY_3 << BIT_SHIFT_RXFILTER_CATEGORY_3) +#define BIT_CLEAR_RXFILTER_CATEGORY_3(x) ((x) & (~BITS_RXFILTER_CATEGORY_3)) +#define BIT_GET_RXFILTER_CATEGORY_3(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3) & BIT_MASK_RXFILTER_CATEGORY_3) +#define BIT_SET_RXFILTER_CATEGORY_3(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_3(x) | BIT_RXFILTER_CATEGORY_3(v)) + +/* 2 REG_RXFILTER_ACTION_3 (Offset 0x0687) */ + +#define BIT_SHIFT_RXFILTER_ACTION_3 0 +#define BIT_MASK_RXFILTER_ACTION_3 0xff +#define BIT_RXFILTER_ACTION_3(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_3) << BIT_SHIFT_RXFILTER_ACTION_3) +#define BITS_RXFILTER_ACTION_3 \ + (BIT_MASK_RXFILTER_ACTION_3 << BIT_SHIFT_RXFILTER_ACTION_3) +#define BIT_CLEAR_RXFILTER_ACTION_3(x) ((x) & (~BITS_RXFILTER_ACTION_3)) +#define BIT_GET_RXFILTER_ACTION_3(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_3) & BIT_MASK_RXFILTER_ACTION_3) +#define BIT_SET_RXFILTER_ACTION_3(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_3(x) | BIT_RXFILTER_ACTION_3(v)) + +/* 2 REG_RXFLTMAP3 (Offset 0x0688) */ + +#define BIT_MGTFLT15EN_FW BIT(15) +#define BIT_MGTFLT14EN_FW BIT(14) +#define BIT_MGTFLT13EN_FW BIT(13) +#define BIT_MGTFLT12EN_FW BIT(12) +#define BIT_MGTFLT11EN_FW BIT(11) +#define BIT_MGTFLT10EN_FW BIT(10) +#define BIT_MGTFLT9EN_FW BIT(9) +#define BIT_MGTFLT8EN_FW BIT(8) +#define BIT_MGTFLT7EN_FW BIT(7) +#define BIT_MGTFLT6EN_FW BIT(6) +#define BIT_MGTFLT5EN_FW BIT(5) +#define BIT_MGTFLT4EN_FW BIT(4) +#define BIT_MGTFLT3EN_FW BIT(3) +#define BIT_MGTFLT2EN_FW BIT(2) +#define BIT_MGTFLT1EN_FW BIT(1) +#define BIT_MGTFLT0EN_FW BIT(0) + +/* 2 REG_RXFLTMAP4 (Offset 0x068A) */ + +#define BIT_CTRLFLT15EN_FW BIT(15) +#define BIT_CTRLFLT14EN_FW BIT(14) +#define BIT_CTRLFLT13EN_FW BIT(13) +#define BIT_CTRLFLT12EN_FW BIT(12) +#define BIT_CTRLFLT11EN_FW BIT(11) +#define BIT_CTRLFLT10EN_FW BIT(10) +#define BIT_CTRLFLT9EN_FW BIT(9) +#define BIT_CTRLFLT8EN_FW BIT(8) +#define BIT_CTRLFLT7EN_FW BIT(7) +#define BIT_CTRLFLT6EN_FW BIT(6) +#define BIT_CTRLFLT5EN_FW BIT(5) +#define BIT_CTRLFLT4EN_FW BIT(4) +#define BIT_CTRLFLT3EN_FW BIT(3) +#define BIT_CTRLFLT2EN_FW BIT(2) +#define BIT_CTRLFLT1EN_FW BIT(1) +#define BIT_CTRLFLT0EN_FW BIT(0) + +/* 2 REG_RXFLTMAP5 (Offset 0x068C) */ + +#define BIT_DATAFLT15EN_FW BIT(15) +#define BIT_DATAFLT14EN_FW BIT(14) +#define BIT_DATAFLT13EN_FW BIT(13) +#define BIT_DATAFLT12EN_FW BIT(12) +#define BIT_DATAFLT11EN_FW BIT(11) +#define BIT_DATAFLT10EN_FW BIT(10) +#define BIT_DATAFLT9EN_FW BIT(9) +#define BIT_DATAFLT8EN_FW BIT(8) +#define BIT_DATAFLT7EN_FW BIT(7) +#define BIT_DATAFLT6EN_FW BIT(6) +#define BIT_DATAFLT5EN_FW BIT(5) +#define BIT_DATAFLT4EN_FW BIT(4) +#define BIT_DATAFLT3EN_FW BIT(3) +#define BIT_DATAFLT2EN_FW BIT(2) +#define BIT_DATAFLT1EN_FW BIT(1) +#define BIT_DATAFLT0EN_FW BIT(0) + +/* 2 REG_RXFLTMAP6 (Offset 0x068E) */ + +#define BIT_ACTIONFLT15EN_FW BIT(15) +#define BIT_ACTIONFLT14EN_FW BIT(14) +#define BIT_ACTIONFLT13EN_FW BIT(13) +#define BIT_ACTIONFLT12EN_FW BIT(12) +#define BIT_ACTIONFLT11EN_FW BIT(11) +#define BIT_ACTIONFLT10EN_FW BIT(10) +#define BIT_ACTIONFLT9EN_FW BIT(9) +#define BIT_ACTIONFLT8EN_FW BIT(8) +#define BIT_ACTIONFLT7EN_FW BIT(7) +#define BIT_ACTIONFLT6EN_FW BIT(6) +#define BIT_ACTIONFLT5EN_FW BIT(5) +#define BIT_ACTIONFLT4EN_FW BIT(4) +#define BIT_ACTIONFLT3EN_FW BIT(3) +#define BIT_ACTIONFLT2EN_FW BIT(2) +#define BIT_ACTIONFLT1EN_FW BIT(1) +#define BIT_ACTIONFLT0EN_FW BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WOW_CTRL (Offset 0x0690) */ + +#define BIT_SHIFT_PSF_BSSIDSEL_B2B1 6 +#define BIT_MASK_PSF_BSSIDSEL_B2B1 0x3 +#define BIT_PSF_BSSIDSEL_B2B1(x) \ + (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1) << BIT_SHIFT_PSF_BSSIDSEL_B2B1) +#define BITS_PSF_BSSIDSEL_B2B1 \ + (BIT_MASK_PSF_BSSIDSEL_B2B1 << BIT_SHIFT_PSF_BSSIDSEL_B2B1) +#define BIT_CLEAR_PSF_BSSIDSEL_B2B1(x) ((x) & (~BITS_PSF_BSSIDSEL_B2B1)) +#define BIT_GET_PSF_BSSIDSEL_B2B1(x) \ + (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1) & BIT_MASK_PSF_BSSIDSEL_B2B1) +#define BIT_SET_PSF_BSSIDSEL_B2B1(x, v) \ + (BIT_CLEAR_PSF_BSSIDSEL_B2B1(x) | BIT_PSF_BSSIDSEL_B2B1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WOW_CTRL (Offset 0x0690) */ + +#define BIT_WOWHCI BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WOW_CTRL (Offset 0x0690) */ + +#define BIT_PSF_BSSIDSEL BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WOW_CTRL (Offset 0x0690) */ + +#define BIT_PSF_BSSIDSEL_B0 BIT(4) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WOW_CTRL (Offset 0x0690) */ + +#define BIT_UWF BIT(3) +#define BIT_MAGIC BIT(2) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WOW_CTRL (Offset 0x0690) */ + +#define BIT_WOWEN BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WOW_CTRL (Offset 0x0690) */ + +#define BIT_WFMSK BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WOW_CTRL (Offset 0x0690) */ + +#define BIT_FORCE_WAKEUP BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_NAN_RX_TSF_FILTER (Offset 0x0691) */ + +#define BIT_CHK_TSF_TA BIT(2) +#define BIT_CHK_TSF_CBSSID BIT(1) +#define BIT_CHK_TSF_EN BIT(0) + +/* 2 REG_PS_RX_INFO (Offset 0x0692) */ + +#define BIT_WMAC_RESP_NONSTA1_DIS BIT(7) + +#define BIT_SHIFT_PORTSEL__PS_RX_INFO 5 +#define BIT_MASK_PORTSEL__PS_RX_INFO 0x7 +#define BIT_PORTSEL__PS_RX_INFO(x) \ + (((x) & BIT_MASK_PORTSEL__PS_RX_INFO) << BIT_SHIFT_PORTSEL__PS_RX_INFO) +#define BITS_PORTSEL__PS_RX_INFO \ + (BIT_MASK_PORTSEL__PS_RX_INFO << BIT_SHIFT_PORTSEL__PS_RX_INFO) +#define BIT_CLEAR_PORTSEL__PS_RX_INFO(x) ((x) & (~BITS_PORTSEL__PS_RX_INFO)) +#define BIT_GET_PORTSEL__PS_RX_INFO(x) \ + (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO) & BIT_MASK_PORTSEL__PS_RX_INFO) +#define BIT_SET_PORTSEL__PS_RX_INFO(x, v) \ + (BIT_CLEAR_PORTSEL__PS_RX_INFO(x) | BIT_PORTSEL__PS_RX_INFO(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PS_RX_INFO (Offset 0x0692) */ + +#define BIT_RXCTRLIN0 BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PS_RX_INFO (Offset 0x0692) */ + +#define BIT_SHIFT_WMAC_TXMU_ACKPOLICY 4 +#define BIT_MASK_WMAC_TXMU_ACKPOLICY 0x3 +#define BIT_WMAC_TXMU_ACKPOLICY(x) \ + (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY) << BIT_SHIFT_WMAC_TXMU_ACKPOLICY) +#define BITS_WMAC_TXMU_ACKPOLICY \ + (BIT_MASK_WMAC_TXMU_ACKPOLICY << BIT_SHIFT_WMAC_TXMU_ACKPOLICY) +#define BIT_CLEAR_WMAC_TXMU_ACKPOLICY(x) ((x) & (~BITS_WMAC_TXMU_ACKPOLICY)) +#define BIT_GET_WMAC_TXMU_ACKPOLICY(x) \ + (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY) & BIT_MASK_WMAC_TXMU_ACKPOLICY) +#define BIT_SET_WMAC_TXMU_ACKPOLICY(x, v) \ + (BIT_CLEAR_WMAC_TXMU_ACKPOLICY(x) | BIT_WMAC_TXMU_ACKPOLICY(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PS_RX_INFO (Offset 0x0692) */ + +#define BIT_RXMGTIN0 BIT(3) +#define BIT_RXDATAIN2 BIT(2) +#define BIT_RXDATAIN1 BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PS_RX_INFO (Offset 0x0692) */ + +#define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL 1 +#define BIT_MASK_WMAC_MU_BFEE_PORT_SEL 0x7 +#define BIT_WMAC_MU_BFEE_PORT_SEL(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL) \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL) +#define BITS_WMAC_MU_BFEE_PORT_SEL \ + (BIT_MASK_WMAC_MU_BFEE_PORT_SEL << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL) +#define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL(x) ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL)) +#define BIT_GET_WMAC_MU_BFEE_PORT_SEL(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL) & \ + BIT_MASK_WMAC_MU_BFEE_PORT_SEL) +#define BIT_SET_WMAC_MU_BFEE_PORT_SEL(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL(x) | BIT_WMAC_MU_BFEE_PORT_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_PS_RX_INFO (Offset 0x0692) */ + +#define BIT_RXDATAIN0 BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PS_RX_INFO (Offset 0x0692) */ + +#define BIT_WMAC_MU_BFEE_DIS BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_WMMPS_UAPSD_TID (Offset 0x0693) */ + +#define BIT_SHIFT_DTIM_CNT 24 +#define BIT_MASK_DTIM_CNT 0xff +#define BIT_DTIM_CNT(x) (((x) & BIT_MASK_DTIM_CNT) << BIT_SHIFT_DTIM_CNT) +#define BITS_DTIM_CNT (BIT_MASK_DTIM_CNT << BIT_SHIFT_DTIM_CNT) +#define BIT_CLEAR_DTIM_CNT(x) ((x) & (~BITS_DTIM_CNT)) +#define BIT_GET_DTIM_CNT(x) (((x) >> BIT_SHIFT_DTIM_CNT) & BIT_MASK_DTIM_CNT) +#define BIT_SET_DTIM_CNT(x, v) (BIT_CLEAR_DTIM_CNT(x) | BIT_DTIM_CNT(v)) + +#define BIT_CTRLFLT15EN BIT(15) +#define BIT_DATAFLT15EN BIT(15) +#define BIT_CTRLFLT14EN BIT(14) +#define BIT_DATAFLT14EN BIT(14) +#define BIT_MGTFLT13EN BIT(13) +#define BIT_CTRLFLT13EN BIT(13) +#define BIT_DATAFLT13EN BIT(13) +#define BIT_MGTFLT12EN BIT(12) +#define BIT_CTRLFLT12EN BIT(12) +#define BIT_DATAFLT12EN BIT(12) +#define BIT_MGTFLT11EN BIT(11) +#define BIT_CTRLFLT11EN BIT(11) +#define BIT_DATAFLT11EN BIT(11) +#define BIT_MGTFLT10EN BIT(10) +#define BIT_CTRLFLT10EN BIT(10) +#define BIT_DATAFLT10EN BIT(10) +#define BIT_MGTFLT9EN BIT(9) +#define BIT_CTRLFLT9EN BIT(9) +#define BIT_DATAFLT9EN BIT(9) +#define BIT_MGTFLT8EN BIT(8) +#define BIT_CTRLFLT8EN BIT(8) +#define BIT_DATAFLT8EN BIT(8) +#define BIT_WMMPS_UAPSD_TID7 BIT(7) +#define BIT_CTRLFLT7EN BIT(7) +#define BIT_DATAFLT7EN BIT(7) +#define BIT_WMMPS_UAPSD_TID6 BIT(6) +#define BIT_CTRLFLT6EN BIT(6) +#define BIT_DATAFLT6EN BIT(6) +#define BIT_WMMPS_UAPSD_TID5 BIT(5) +#define BIT_MGTFLT5EN BIT(5) +#define BIT_DATAFLT5EN BIT(5) +#define BIT_WMMPS_UAPSD_TID4 BIT(4) +#define BIT_MGTFLT4EN BIT(4) +#define BIT_DATAFLT4EN BIT(4) +#define BIT_WMMPS_UAPSD_TID3 BIT(3) +#define BIT_MGTFLT3EN BIT(3) +#define BIT_DATAFLT3EN BIT(3) +#define BIT_WMMPS_UAPSD_TID2 BIT(2) +#define BIT_MGTFLT2EN BIT(2) +#define BIT_DATAFLT2EN BIT(2) +#define BIT_WMMPS_UAPSD_TID1 BIT(1) +#define BIT_MGTFLT1EN BIT(1) +#define BIT_DATAFLT1EN BIT(1) +#define BIT_WMMPS_UAPSD_TID0 BIT(0) +#define BIT_MGTFLT0EN BIT(0) +#define BIT_DATAFLT0EN BIT(0) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_LPNAV_CTRL (Offset 0x0694) */ + +#define BIT_LPNAV_EN BIT(31) + +#define BIT_SHIFT_LPNAV_EARLY 16 +#define BIT_MASK_LPNAV_EARLY 0x7fff +#define BIT_LPNAV_EARLY(x) \ + (((x) & BIT_MASK_LPNAV_EARLY) << BIT_SHIFT_LPNAV_EARLY) +#define BITS_LPNAV_EARLY (BIT_MASK_LPNAV_EARLY << BIT_SHIFT_LPNAV_EARLY) +#define BIT_CLEAR_LPNAV_EARLY(x) ((x) & (~BITS_LPNAV_EARLY)) +#define BIT_GET_LPNAV_EARLY(x) \ + (((x) >> BIT_SHIFT_LPNAV_EARLY) & BIT_MASK_LPNAV_EARLY) +#define BIT_SET_LPNAV_EARLY(x, v) \ + (BIT_CLEAR_LPNAV_EARLY(x) | BIT_LPNAV_EARLY(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_LPNAV_CTRL (Offset 0x0694) */ + +#define BIT_SHIFT_LPNAV_TH 0 +#define BIT_MASK_LPNAV_TH 0xffff +#define BIT_LPNAV_TH(x) (((x) & BIT_MASK_LPNAV_TH) << BIT_SHIFT_LPNAV_TH) +#define BITS_LPNAV_TH (BIT_MASK_LPNAV_TH << BIT_SHIFT_LPNAV_TH) +#define BIT_CLEAR_LPNAV_TH(x) ((x) & (~BITS_LPNAV_TH)) +#define BIT_GET_LPNAV_TH(x) (((x) >> BIT_SHIFT_LPNAV_TH) & BIT_MASK_LPNAV_TH) +#define BIT_SET_LPNAV_TH(x, v) (BIT_CLEAR_LPNAV_TH(x) | BIT_LPNAV_TH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_LPNAV_CTRL (Offset 0x0694) */ + +#define BIT_SHIFT_LPNAV_THR 0 +#define BIT_MASK_LPNAV_THR 0xffff +#define BIT_LPNAV_THR(x) (((x) & BIT_MASK_LPNAV_THR) << BIT_SHIFT_LPNAV_THR) +#define BITS_LPNAV_THR (BIT_MASK_LPNAV_THR << BIT_SHIFT_LPNAV_THR) +#define BIT_CLEAR_LPNAV_THR(x) ((x) & (~BITS_LPNAV_THR)) +#define BIT_GET_LPNAV_THR(x) (((x) >> BIT_SHIFT_LPNAV_THR) & BIT_MASK_LPNAV_THR) +#define BIT_SET_LPNAV_THR(x, v) (BIT_CLEAR_LPNAV_THR(x) | BIT_LPNAV_THR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WKFMCAM_CMD (Offset 0x0698) */ + +#define BIT_WKFCAM_POLLING_V1 BIT(31) +#define BIT_WKFCAM_CLR_V1 BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WKFMCAM_CMD (Offset 0x0698) */ + +#define BIT_WKFCAM_WE BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WKFMCAM_CMD (Offset 0x0698) */ + +#define BIT_SHIFT_WKFCAM_ADDR_V2 8 +#define BIT_MASK_WKFCAM_ADDR_V2 0xff +#define BIT_WKFCAM_ADDR_V2(x) \ + (((x) & BIT_MASK_WKFCAM_ADDR_V2) << BIT_SHIFT_WKFCAM_ADDR_V2) +#define BITS_WKFCAM_ADDR_V2 \ + (BIT_MASK_WKFCAM_ADDR_V2 << BIT_SHIFT_WKFCAM_ADDR_V2) +#define BIT_CLEAR_WKFCAM_ADDR_V2(x) ((x) & (~BITS_WKFCAM_ADDR_V2)) +#define BIT_GET_WKFCAM_ADDR_V2(x) \ + (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2) & BIT_MASK_WKFCAM_ADDR_V2) +#define BIT_SET_WKFCAM_ADDR_V2(x, v) \ + (BIT_CLEAR_WKFCAM_ADDR_V2(x) | BIT_WKFCAM_ADDR_V2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WKFMCAM_CMD (Offset 0x0698) */ + +#define BIT_SHIFT_WKFCAM_NUM_V1 0 +#define BIT_MASK_WKFCAM_NUM_V1 0xff +#define BIT_WKFCAM_NUM_V1(x) \ + (((x) & BIT_MASK_WKFCAM_NUM_V1) << BIT_SHIFT_WKFCAM_NUM_V1) +#define BITS_WKFCAM_NUM_V1 (BIT_MASK_WKFCAM_NUM_V1 << BIT_SHIFT_WKFCAM_NUM_V1) +#define BIT_CLEAR_WKFCAM_NUM_V1(x) ((x) & (~BITS_WKFCAM_NUM_V1)) +#define BIT_GET_WKFCAM_NUM_V1(x) \ + (((x) >> BIT_SHIFT_WKFCAM_NUM_V1) & BIT_MASK_WKFCAM_NUM_V1) +#define BIT_SET_WKFCAM_NUM_V1(x, v) \ + (BIT_CLEAR_WKFCAM_NUM_V1(x) | BIT_WKFCAM_NUM_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WKFMCAM_CMD (Offset 0x0698) */ + +#define BIT_SHIFT_WKFCAM_CAM_NUM_V1 0 +#define BIT_MASK_WKFCAM_CAM_NUM_V1 0xff +#define BIT_WKFCAM_CAM_NUM_V1(x) \ + (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1) << BIT_SHIFT_WKFCAM_CAM_NUM_V1) +#define BITS_WKFCAM_CAM_NUM_V1 \ + (BIT_MASK_WKFCAM_CAM_NUM_V1 << BIT_SHIFT_WKFCAM_CAM_NUM_V1) +#define BIT_CLEAR_WKFCAM_CAM_NUM_V1(x) ((x) & (~BITS_WKFCAM_CAM_NUM_V1)) +#define BIT_GET_WKFCAM_CAM_NUM_V1(x) \ + (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1) & BIT_MASK_WKFCAM_CAM_NUM_V1) +#define BIT_SET_WKFCAM_CAM_NUM_V1(x, v) \ + (BIT_CLEAR_WKFCAM_CAM_NUM_V1(x) | BIT_WKFCAM_CAM_NUM_V1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_WKFMCAM_CMD (Offset 0x0698) */ + +#define BIT_SHIFT_WKFCAM_ADDR 0 +#define BIT_MASK_WKFCAM_ADDR 0x7f +#define BIT_WKFCAM_ADDR(x) \ + (((x) & BIT_MASK_WKFCAM_ADDR) << BIT_SHIFT_WKFCAM_ADDR) +#define BITS_WKFCAM_ADDR (BIT_MASK_WKFCAM_ADDR << BIT_SHIFT_WKFCAM_ADDR) +#define BIT_CLEAR_WKFCAM_ADDR(x) ((x) & (~BITS_WKFCAM_ADDR)) +#define BIT_GET_WKFCAM_ADDR(x) \ + (((x) >> BIT_SHIFT_WKFCAM_ADDR) & BIT_MASK_WKFCAM_ADDR) +#define BIT_SET_WKFCAM_ADDR(x, v) \ + (BIT_CLEAR_WKFCAM_ADDR(x) | BIT_WKFCAM_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WKFMCAM_RWD (Offset 0x069C) */ + +#define BIT_SHIFT_WKFMCAM_RWD 0 +#define BIT_MASK_WKFMCAM_RWD 0xffffffffL +#define BIT_WKFMCAM_RWD(x) \ + (((x) & BIT_MASK_WKFMCAM_RWD) << BIT_SHIFT_WKFMCAM_RWD) +#define BITS_WKFMCAM_RWD (BIT_MASK_WKFMCAM_RWD << BIT_SHIFT_WKFMCAM_RWD) +#define BIT_CLEAR_WKFMCAM_RWD(x) ((x) & (~BITS_WKFMCAM_RWD)) +#define BIT_GET_WKFMCAM_RWD(x) \ + (((x) >> BIT_SHIFT_WKFMCAM_RWD) & BIT_MASK_WKFMCAM_RWD) +#define BIT_SET_WKFMCAM_RWD(x, v) \ + (BIT_CLEAR_WKFMCAM_RWD(x) | BIT_WKFMCAM_RWD(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BCN_PSR_RPT (Offset 0x06A8) */ + +#define BIT_SHIFT_DTIM_PERIOD 16 +#define BIT_MASK_DTIM_PERIOD 0xff +#define BIT_DTIM_PERIOD(x) \ + (((x) & BIT_MASK_DTIM_PERIOD) << BIT_SHIFT_DTIM_PERIOD) +#define BITS_DTIM_PERIOD (BIT_MASK_DTIM_PERIOD << BIT_SHIFT_DTIM_PERIOD) +#define BIT_CLEAR_DTIM_PERIOD(x) ((x) & (~BITS_DTIM_PERIOD)) +#define BIT_GET_DTIM_PERIOD(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD) & BIT_MASK_DTIM_PERIOD) +#define BIT_SET_DTIM_PERIOD(x, v) \ + (BIT_CLEAR_DTIM_PERIOD(x) | BIT_DTIM_PERIOD(v)) + +#define BIT_DTIM BIT(15) +#define BIT_TIM BIT(14) + +#define BIT_SHIFT_PS_AID_0 0 +#define BIT_MASK_PS_AID_0 0x7ff +#define BIT_PS_AID_0(x) (((x) & BIT_MASK_PS_AID_0) << BIT_SHIFT_PS_AID_0) +#define BITS_PS_AID_0 (BIT_MASK_PS_AID_0 << BIT_SHIFT_PS_AID_0) +#define BIT_CLEAR_PS_AID_0(x) ((x) & (~BITS_PS_AID_0)) +#define BIT_GET_PS_AID_0(x) (((x) >> BIT_SHIFT_PS_AID_0) & BIT_MASK_PS_AID_0) +#define BIT_SET_PS_AID_0(x, v) (BIT_CLEAR_PS_AID_0(x) | BIT_PS_AID_0(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_FLC_RPC (Offset 0x06AC) */ + +#define BIT_SHIFT_FLC_RPC 0 +#define BIT_MASK_FLC_RPC 0xff +#define BIT_FLC_RPC(x) (((x) & BIT_MASK_FLC_RPC) << BIT_SHIFT_FLC_RPC) +#define BITS_FLC_RPC (BIT_MASK_FLC_RPC << BIT_SHIFT_FLC_RPC) +#define BIT_CLEAR_FLC_RPC(x) ((x) & (~BITS_FLC_RPC)) +#define BIT_GET_FLC_RPC(x) (((x) >> BIT_SHIFT_FLC_RPC) & BIT_MASK_FLC_RPC) +#define BIT_SET_FLC_RPC(x, v) (BIT_CLEAR_FLC_RPC(x) | BIT_FLC_RPC(v)) + +/* 2 REG_FLC_RPCT (Offset 0x06AD) */ + +#define BIT_SHIFT_FLC_RPCT 0 +#define BIT_MASK_FLC_RPCT 0xff +#define BIT_FLC_RPCT(x) (((x) & BIT_MASK_FLC_RPCT) << BIT_SHIFT_FLC_RPCT) +#define BITS_FLC_RPCT (BIT_MASK_FLC_RPCT << BIT_SHIFT_FLC_RPCT) +#define BIT_CLEAR_FLC_RPCT(x) ((x) & (~BITS_FLC_RPCT)) +#define BIT_GET_FLC_RPCT(x) (((x) >> BIT_SHIFT_FLC_RPCT) & BIT_MASK_FLC_RPCT) +#define BIT_SET_FLC_RPCT(x, v) (BIT_CLEAR_FLC_RPCT(x) | BIT_FLC_RPCT(v)) + +/* 2 REG_FLC_PTS (Offset 0x06AE) */ + +#define BIT_CMF BIT(2) +#define BIT_CCF BIT(1) +#define BIT_CDF BIT(0) + +/* 2 REG_FLC_TRPC (Offset 0x06AF) */ + +#define BIT_FLC_RPCT_V1 BIT(7) +#define BIT_MODE BIT(6) + +#define BIT_SHIFT_TRPCD 0 +#define BIT_MASK_TRPCD 0x3f +#define BIT_TRPCD(x) (((x) & BIT_MASK_TRPCD) << BIT_SHIFT_TRPCD) +#define BITS_TRPCD (BIT_MASK_TRPCD << BIT_SHIFT_TRPCD) +#define BIT_CLEAR_TRPCD(x) ((x) & (~BITS_TRPCD)) +#define BIT_GET_TRPCD(x) (((x) >> BIT_SHIFT_TRPCD) & BIT_MASK_TRPCD) +#define BIT_SET_TRPCD(x, v) (BIT_CLEAR_TRPCD(x) | BIT_TRPCD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXPKTMON_CTRL (Offset 0x06B0) */ + +#define BIT_SHIFT_RXBKQPKT_SEQ 20 +#define BIT_MASK_RXBKQPKT_SEQ 0xf +#define BIT_RXBKQPKT_SEQ(x) \ + (((x) & BIT_MASK_RXBKQPKT_SEQ) << BIT_SHIFT_RXBKQPKT_SEQ) +#define BITS_RXBKQPKT_SEQ (BIT_MASK_RXBKQPKT_SEQ << BIT_SHIFT_RXBKQPKT_SEQ) +#define BIT_CLEAR_RXBKQPKT_SEQ(x) ((x) & (~BITS_RXBKQPKT_SEQ)) +#define BIT_GET_RXBKQPKT_SEQ(x) \ + (((x) >> BIT_SHIFT_RXBKQPKT_SEQ) & BIT_MASK_RXBKQPKT_SEQ) +#define BIT_SET_RXBKQPKT_SEQ(x, v) \ + (BIT_CLEAR_RXBKQPKT_SEQ(x) | BIT_RXBKQPKT_SEQ(v)) + +#define BIT_SHIFT_RXBEQPKT_SEQ 16 +#define BIT_MASK_RXBEQPKT_SEQ 0xf +#define BIT_RXBEQPKT_SEQ(x) \ + (((x) & BIT_MASK_RXBEQPKT_SEQ) << BIT_SHIFT_RXBEQPKT_SEQ) +#define BITS_RXBEQPKT_SEQ (BIT_MASK_RXBEQPKT_SEQ << BIT_SHIFT_RXBEQPKT_SEQ) +#define BIT_CLEAR_RXBEQPKT_SEQ(x) ((x) & (~BITS_RXBEQPKT_SEQ)) +#define BIT_GET_RXBEQPKT_SEQ(x) \ + (((x) >> BIT_SHIFT_RXBEQPKT_SEQ) & BIT_MASK_RXBEQPKT_SEQ) +#define BIT_SET_RXBEQPKT_SEQ(x, v) \ + (BIT_CLEAR_RXBEQPKT_SEQ(x) | BIT_RXBEQPKT_SEQ(v)) + +#define BIT_SHIFT_RXVIQPKT_SEQ 12 +#define BIT_MASK_RXVIQPKT_SEQ 0xf +#define BIT_RXVIQPKT_SEQ(x) \ + (((x) & BIT_MASK_RXVIQPKT_SEQ) << BIT_SHIFT_RXVIQPKT_SEQ) +#define BITS_RXVIQPKT_SEQ (BIT_MASK_RXVIQPKT_SEQ << BIT_SHIFT_RXVIQPKT_SEQ) +#define BIT_CLEAR_RXVIQPKT_SEQ(x) ((x) & (~BITS_RXVIQPKT_SEQ)) +#define BIT_GET_RXVIQPKT_SEQ(x) \ + (((x) >> BIT_SHIFT_RXVIQPKT_SEQ) & BIT_MASK_RXVIQPKT_SEQ) +#define BIT_SET_RXVIQPKT_SEQ(x, v) \ + (BIT_CLEAR_RXVIQPKT_SEQ(x) | BIT_RXVIQPKT_SEQ(v)) + +#define BIT_SHIFT_RXVOQPKT_SEQ 8 +#define BIT_MASK_RXVOQPKT_SEQ 0xf +#define BIT_RXVOQPKT_SEQ(x) \ + (((x) & BIT_MASK_RXVOQPKT_SEQ) << BIT_SHIFT_RXVOQPKT_SEQ) +#define BITS_RXVOQPKT_SEQ (BIT_MASK_RXVOQPKT_SEQ << BIT_SHIFT_RXVOQPKT_SEQ) +#define BIT_CLEAR_RXVOQPKT_SEQ(x) ((x) & (~BITS_RXVOQPKT_SEQ)) +#define BIT_GET_RXVOQPKT_SEQ(x) \ + (((x) >> BIT_SHIFT_RXVOQPKT_SEQ) & BIT_MASK_RXVOQPKT_SEQ) +#define BIT_SET_RXVOQPKT_SEQ(x, v) \ + (BIT_CLEAR_RXVOQPKT_SEQ(x) | BIT_RXVOQPKT_SEQ(v)) + +#define BIT_RXBKQPKT_ERR BIT(7) +#define BIT_RXBEQPKT_ERR BIT(6) +#define BIT_RXVIQPKT_ERR BIT(5) +#define BIT_RXVOQPKT_ERR BIT(4) +#define BIT_RXDMA_MON_EN BIT(2) +#define BIT_RXPKT_MON_RST BIT(1) +#define BIT_RXPKT_MON_EN BIT(0) + +/* 2 REG_STATE_MON (Offset 0x06B4) */ + +#define BIT_EN_TXRPTBUF_CLK BIT(31) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_STATE_MON (Offset 0x06B4) */ + +#define BIT_SHIFT_DMA_MON_EN 24 +#define BIT_MASK_DMA_MON_EN 0x1f +#define BIT_DMA_MON_EN(x) (((x) & BIT_MASK_DMA_MON_EN) << BIT_SHIFT_DMA_MON_EN) +#define BITS_DMA_MON_EN (BIT_MASK_DMA_MON_EN << BIT_SHIFT_DMA_MON_EN) +#define BIT_CLEAR_DMA_MON_EN(x) ((x) & (~BITS_DMA_MON_EN)) +#define BIT_GET_DMA_MON_EN(x) \ + (((x) >> BIT_SHIFT_DMA_MON_EN) & BIT_MASK_DMA_MON_EN) +#define BIT_SET_DMA_MON_EN(x, v) (BIT_CLEAR_DMA_MON_EN(x) | BIT_DMA_MON_EN(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_STATE_MON (Offset 0x06B4) */ + +#define BIT_SHIFT_STATE_SEL 24 +#define BIT_MASK_STATE_SEL 0x1f +#define BIT_STATE_SEL(x) (((x) & BIT_MASK_STATE_SEL) << BIT_SHIFT_STATE_SEL) +#define BITS_STATE_SEL (BIT_MASK_STATE_SEL << BIT_SHIFT_STATE_SEL) +#define BIT_CLEAR_STATE_SEL(x) ((x) & (~BITS_STATE_SEL)) +#define BIT_GET_STATE_SEL(x) (((x) >> BIT_SHIFT_STATE_SEL) & BIT_MASK_STATE_SEL) +#define BIT_SET_STATE_SEL(x, v) (BIT_CLEAR_STATE_SEL(x) | BIT_STATE_SEL(v)) + +#define BIT_MACRX_ERR_1 BIT(17) +#define BIT_MACRX_ERR_0 BIT(16) +#define BIT_DIS_INFOSRCH BIT(14) + +#define BIT_SHIFT_STATE_INFO 8 +#define BIT_MASK_STATE_INFO 0xff +#define BIT_STATE_INFO(x) (((x) & BIT_MASK_STATE_INFO) << BIT_SHIFT_STATE_INFO) +#define BITS_STATE_INFO (BIT_MASK_STATE_INFO << BIT_SHIFT_STATE_INFO) +#define BIT_CLEAR_STATE_INFO(x) ((x) & (~BITS_STATE_INFO)) +#define BIT_GET_STATE_INFO(x) \ + (((x) >> BIT_SHIFT_STATE_INFO) & BIT_MASK_STATE_INFO) +#define BIT_SET_STATE_INFO(x, v) (BIT_CLEAR_STATE_INFO(x) | BIT_STATE_INFO(v)) + +#define BIT_UPD_NXT_STATE BIT(7) +#define BIT_MACTX_ERR_3 BIT(3) +#define BIT_MACTX_ERR_2 BIT(2) +#define BIT_MACTX_ERR_1 BIT(1) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_STATE_MON (Offset 0x06B4) */ + +#define BIT_SHIFT_PKT_MON_EN 0 +#define BIT_MASK_PKT_MON_EN 0x7f +#define BIT_PKT_MON_EN(x) (((x) & BIT_MASK_PKT_MON_EN) << BIT_SHIFT_PKT_MON_EN) +#define BITS_PKT_MON_EN (BIT_MASK_PKT_MON_EN << BIT_SHIFT_PKT_MON_EN) +#define BIT_CLEAR_PKT_MON_EN(x) ((x) & (~BITS_PKT_MON_EN)) +#define BIT_GET_PKT_MON_EN(x) \ + (((x) >> BIT_SHIFT_PKT_MON_EN) & BIT_MASK_PKT_MON_EN) +#define BIT_SET_PKT_MON_EN(x, v) (BIT_CLEAR_PKT_MON_EN(x) | BIT_PKT_MON_EN(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_STATE_MON (Offset 0x06B4) */ + +#define BIT_SHIFT_CUR_STATE 0 +#define BIT_MASK_CUR_STATE 0x7f +#define BIT_CUR_STATE(x) (((x) & BIT_MASK_CUR_STATE) << BIT_SHIFT_CUR_STATE) +#define BITS_CUR_STATE (BIT_MASK_CUR_STATE << BIT_SHIFT_CUR_STATE) +#define BIT_CLEAR_CUR_STATE(x) ((x) & (~BITS_CUR_STATE)) +#define BIT_GET_CUR_STATE(x) (((x) >> BIT_SHIFT_CUR_STATE) & BIT_MASK_CUR_STATE) +#define BIT_SET_CUR_STATE(x, v) (BIT_CLEAR_CUR_STATE(x) | BIT_CUR_STATE(v)) + +#define BIT_MACTX_ERR_0 BIT(0) + +#define BIT_SHIFT_INFO_ADDR_OFFSET 0 +#define BIT_MASK_INFO_ADDR_OFFSET 0x1fff +#define BIT_INFO_ADDR_OFFSET(x) \ + (((x) & BIT_MASK_INFO_ADDR_OFFSET) << BIT_SHIFT_INFO_ADDR_OFFSET) +#define BITS_INFO_ADDR_OFFSET \ + (BIT_MASK_INFO_ADDR_OFFSET << BIT_SHIFT_INFO_ADDR_OFFSET) +#define BIT_CLEAR_INFO_ADDR_OFFSET(x) ((x) & (~BITS_INFO_ADDR_OFFSET)) +#define BIT_GET_INFO_ADDR_OFFSET(x) \ + (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET) & BIT_MASK_INFO_ADDR_OFFSET) +#define BIT_SET_INFO_ADDR_OFFSET(x, v) \ + (BIT_CLEAR_INFO_ADDR_OFFSET(x) | BIT_INFO_ADDR_OFFSET(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_ERROR_MON (Offset 0x06B8) */ + +#define BIT_BFM_RPTNUM_ERROR BIT(21) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ERROR_MON (Offset 0x06B8) */ + +#define BIT_MACRX_ERR_5 BIT(21) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_ERROR_MON (Offset 0x06B8) */ + +#define BIT_BFM_CHECKSUM_ERROR BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ERROR_MON (Offset 0x06B8) */ + +#define BIT_WMAC_PRETX_ERRHDL_EN BIT(15) +#define BIT_MACTX_ERR_5 BIT(5) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BT_COEX_TABLE (Offset 0x06C0) */ + +#define BIT_PRI_MASK_RX_RESP BIT(126) +#define BIT_PRI_MASK_RXOFDM BIT(125) +#define BIT_PRI_MASK_RXCCK BIT(124) +#define BIT_PRI_MASK_CCK BIT(108) +#define BIT_PRI_MASK_OFDM BIT(107) +#define BIT_PRI_MASK_RTY BIT(106) +#define BIT_OOB BIT(97) +#define BIT_ANT_SEL BIT(96) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_BT_COEX_TABLE (Offset 0x06C0) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_1 16 +#define BIT_MASK_R_WMAC_BFINFO_20M_1 0xfff +#define BIT_R_WMAC_BFINFO_20M_1(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1) << BIT_SHIFT_R_WMAC_BFINFO_20M_1) +#define BITS_R_WMAC_BFINFO_20M_1 \ + (BIT_MASK_R_WMAC_BFINFO_20M_1 << BIT_SHIFT_R_WMAC_BFINFO_20M_1) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_1(x) ((x) & (~BITS_R_WMAC_BFINFO_20M_1)) +#define BIT_GET_R_WMAC_BFINFO_20M_1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1) & BIT_MASK_R_WMAC_BFINFO_20M_1) +#define BIT_SET_R_WMAC_BFINFO_20M_1(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_1(x) | BIT_R_WMAC_BFINFO_20M_1(v)) + +#define BIT_SHIFT_COEX_TABLE_1 0 +#define BIT_MASK_COEX_TABLE_1 0xffffffffL +#define BIT_COEX_TABLE_1(x) \ + (((x) & BIT_MASK_COEX_TABLE_1) << BIT_SHIFT_COEX_TABLE_1) +#define BITS_COEX_TABLE_1 (BIT_MASK_COEX_TABLE_1 << BIT_SHIFT_COEX_TABLE_1) +#define BIT_CLEAR_COEX_TABLE_1(x) ((x) & (~BITS_COEX_TABLE_1)) +#define BIT_GET_COEX_TABLE_1(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_1) & BIT_MASK_COEX_TABLE_1) +#define BIT_SET_COEX_TABLE_1(x, v) \ + (BIT_CLEAR_COEX_TABLE_1(x) | BIT_COEX_TABLE_1(v)) + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_0 0 +#define BIT_MASK_R_WMAC_BFINFO_20M_0 0xfff +#define BIT_R_WMAC_BFINFO_20M_0(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0) << BIT_SHIFT_R_WMAC_BFINFO_20M_0) +#define BITS_R_WMAC_BFINFO_20M_0 \ + (BIT_MASK_R_WMAC_BFINFO_20M_0 << BIT_SHIFT_R_WMAC_BFINFO_20M_0) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_0(x) ((x) & (~BITS_R_WMAC_BFINFO_20M_0)) +#define BIT_GET_R_WMAC_BFINFO_20M_0(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0) & BIT_MASK_R_WMAC_BFINFO_20M_0) +#define BIT_SET_R_WMAC_BFINFO_20M_0(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_0(x) | BIT_R_WMAC_BFINFO_20M_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_COEX_TABLE_H (Offset 0x06CC) */ + +#define BIT_PRI_MASK_RX_RESP_V1 BIT(30) +#define BIT_PRI_MASK_RXOFDM_V1 BIT(29) +#define BIT_PRI_MASK_RXCCK_V1 BIT(28) +#define BIT_PRI_MASK_CCK_V1 BIT(12) +#define BIT_PRI_MASK_OFDM_V1 BIT(11) +#define BIT_PRI_MASK_RTY_V1 BIT(10) +#define BIT_OOB_V1 BIT(1) +#define BIT_ANT_SEL_V1 BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXCMD_0 (Offset 0x06D0) */ + +#define BIT_RXCMD_EN BIT(31) + +#define BIT_SHIFT_RXCMD_INFO 0 +#define BIT_MASK_RXCMD_INFO 0x7fffffffL +#define BIT_RXCMD_INFO(x) (((x) & BIT_MASK_RXCMD_INFO) << BIT_SHIFT_RXCMD_INFO) +#define BITS_RXCMD_INFO (BIT_MASK_RXCMD_INFO << BIT_SHIFT_RXCMD_INFO) +#define BIT_CLEAR_RXCMD_INFO(x) ((x) & (~BITS_RXCMD_INFO)) +#define BIT_GET_RXCMD_INFO(x) \ + (((x) >> BIT_SHIFT_RXCMD_INFO) & BIT_MASK_RXCMD_INFO) +#define BIT_SET_RXCMD_INFO(x, v) (BIT_CLEAR_RXCMD_INFO(x) | BIT_RXCMD_INFO(v)) + +/* 2 REG_RXCMD_1 (Offset 0x06D4) */ + +#define BIT_TXUSER_ID1 BIT(25) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_RXCMD_1 (Offset 0x06D4) */ + +#define BIT_SHIFT_CSI_RADDR_LATCH_V1 24 +#define BIT_MASK_CSI_RADDR_LATCH_V1 0x3f +#define BIT_CSI_RADDR_LATCH_V1(x) \ + (((x) & BIT_MASK_CSI_RADDR_LATCH_V1) << BIT_SHIFT_CSI_RADDR_LATCH_V1) +#define BITS_CSI_RADDR_LATCH_V1 \ + (BIT_MASK_CSI_RADDR_LATCH_V1 << BIT_SHIFT_CSI_RADDR_LATCH_V1) +#define BIT_CLEAR_CSI_RADDR_LATCH_V1(x) ((x) & (~BITS_CSI_RADDR_LATCH_V1)) +#define BIT_GET_CSI_RADDR_LATCH_V1(x) \ + (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_V1) & BIT_MASK_CSI_RADDR_LATCH_V1) +#define BIT_SET_CSI_RADDR_LATCH_V1(x, v) \ + (BIT_CLEAR_CSI_RADDR_LATCH_V1(x) | BIT_CSI_RADDR_LATCH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_RXCMD_1 (Offset 0x06D4) */ + +#define BIT_SHIFT_CSI_RADDR_LATCH 24 +#define BIT_MASK_CSI_RADDR_LATCH 0xff +#define BIT_CSI_RADDR_LATCH(x) \ + (((x) & BIT_MASK_CSI_RADDR_LATCH) << BIT_SHIFT_CSI_RADDR_LATCH) +#define BITS_CSI_RADDR_LATCH \ + (BIT_MASK_CSI_RADDR_LATCH << BIT_SHIFT_CSI_RADDR_LATCH) +#define BIT_CLEAR_CSI_RADDR_LATCH(x) ((x) & (~BITS_CSI_RADDR_LATCH)) +#define BIT_GET_CSI_RADDR_LATCH(x) \ + (((x) >> BIT_SHIFT_CSI_RADDR_LATCH) & BIT_MASK_CSI_RADDR_LATCH) +#define BIT_SET_CSI_RADDR_LATCH(x, v) \ + (BIT_CLEAR_CSI_RADDR_LATCH(x) | BIT_CSI_RADDR_LATCH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXCMD_1 (Offset 0x06D4) */ + +#define BIT_SHIFT_AID1 16 +#define BIT_MASK_AID1 0x1ff +#define BIT_AID1(x) (((x) & BIT_MASK_AID1) << BIT_SHIFT_AID1) +#define BITS_AID1 (BIT_MASK_AID1 << BIT_SHIFT_AID1) +#define BIT_CLEAR_AID1(x) ((x) & (~BITS_AID1)) +#define BIT_GET_AID1(x) (((x) >> BIT_SHIFT_AID1) & BIT_MASK_AID1) +#define BIT_SET_AID1(x, v) (BIT_CLEAR_AID1(x) | BIT_AID1(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_RXCMD_1 (Offset 0x06D4) */ + +#define BIT_SHIFT_CSI_WADDR_LATCH_V1 16 +#define BIT_MASK_CSI_WADDR_LATCH_V1 0x3f +#define BIT_CSI_WADDR_LATCH_V1(x) \ + (((x) & BIT_MASK_CSI_WADDR_LATCH_V1) << BIT_SHIFT_CSI_WADDR_LATCH_V1) +#define BITS_CSI_WADDR_LATCH_V1 \ + (BIT_MASK_CSI_WADDR_LATCH_V1 << BIT_SHIFT_CSI_WADDR_LATCH_V1) +#define BIT_CLEAR_CSI_WADDR_LATCH_V1(x) ((x) & (~BITS_CSI_WADDR_LATCH_V1)) +#define BIT_GET_CSI_WADDR_LATCH_V1(x) \ + (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_V1) & BIT_MASK_CSI_WADDR_LATCH_V1) +#define BIT_SET_CSI_WADDR_LATCH_V1(x, v) \ + (BIT_CLEAR_CSI_WADDR_LATCH_V1(x) | BIT_CSI_WADDR_LATCH_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_RXCMD_1 (Offset 0x06D4) */ + +#define BIT_SHIFT_CSI_WADDR_LATCH 16 +#define BIT_MASK_CSI_WADDR_LATCH 0xff +#define BIT_CSI_WADDR_LATCH(x) \ + (((x) & BIT_MASK_CSI_WADDR_LATCH) << BIT_SHIFT_CSI_WADDR_LATCH) +#define BITS_CSI_WADDR_LATCH \ + (BIT_MASK_CSI_WADDR_LATCH << BIT_SHIFT_CSI_WADDR_LATCH) +#define BIT_CLEAR_CSI_WADDR_LATCH(x) ((x) & (~BITS_CSI_WADDR_LATCH)) +#define BIT_GET_CSI_WADDR_LATCH(x) \ + (((x) >> BIT_SHIFT_CSI_WADDR_LATCH) & BIT_MASK_CSI_WADDR_LATCH) +#define BIT_SET_CSI_WADDR_LATCH(x, v) \ + (BIT_CLEAR_CSI_WADDR_LATCH(x) | BIT_CSI_WADDR_LATCH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RXCMD_1 (Offset 0x06D4) */ + +#define BIT_TXUSER_ID0 BIT(9) + +#define BIT_SHIFT_RXCMD_PRD 0 +#define BIT_MASK_RXCMD_PRD 0xffff +#define BIT_RXCMD_PRD(x) (((x) & BIT_MASK_RXCMD_PRD) << BIT_SHIFT_RXCMD_PRD) +#define BITS_RXCMD_PRD (BIT_MASK_RXCMD_PRD << BIT_SHIFT_RXCMD_PRD) +#define BIT_CLEAR_RXCMD_PRD(x) ((x) & (~BITS_RXCMD_PRD)) +#define BIT_GET_RXCMD_PRD(x) (((x) >> BIT_SHIFT_RXCMD_PRD) & BIT_MASK_RXCMD_PRD) +#define BIT_SET_RXCMD_PRD(x, v) (BIT_CLEAR_RXCMD_PRD(x) | BIT_RXCMD_PRD(v)) + +#define BIT_SHIFT_AID0 0 +#define BIT_MASK_AID0 0x1ff +#define BIT_AID0(x) (((x) & BIT_MASK_AID0) << BIT_SHIFT_AID0) +#define BITS_AID0 (BIT_MASK_AID0 << BIT_SHIFT_AID0) +#define BIT_CLEAR_AID0(x) ((x) & (~BITS_AID0)) +#define BIT_GET_AID0(x) (((x) >> BIT_SHIFT_AID0) & BIT_MASK_AID0) +#define BIT_SET_AID0(x, v) (BIT_CLEAR_AID0(x) | BIT_AID0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_TXINFO_CFG (Offset 0x06D8) */ + +#define BIT_SHIFT_RESP_MFB 25 +#define BIT_MASK_RESP_MFB 0x7f +#define BIT_RESP_MFB(x) (((x) & BIT_MASK_RESP_MFB) << BIT_SHIFT_RESP_MFB) +#define BITS_RESP_MFB (BIT_MASK_RESP_MFB << BIT_SHIFT_RESP_MFB) +#define BIT_CLEAR_RESP_MFB(x) ((x) & (~BITS_RESP_MFB)) +#define BIT_GET_RESP_MFB(x) (((x) >> BIT_SHIFT_RESP_MFB) & BIT_MASK_RESP_MFB) +#define BIT_SET_RESP_MFB(x, v) (BIT_CLEAR_RESP_MFB(x) | BIT_RESP_MFB(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_WMAC_RESP_MFB 25 +#define BIT_MASK_WMAC_RESP_MFB 0x7f +#define BIT_WMAC_RESP_MFB(x) \ + (((x) & BIT_MASK_WMAC_RESP_MFB) << BIT_SHIFT_WMAC_RESP_MFB) +#define BITS_WMAC_RESP_MFB (BIT_MASK_WMAC_RESP_MFB << BIT_SHIFT_WMAC_RESP_MFB) +#define BIT_CLEAR_WMAC_RESP_MFB(x) ((x) & (~BITS_WMAC_RESP_MFB)) +#define BIT_GET_WMAC_RESP_MFB(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_MFB) & BIT_MASK_WMAC_RESP_MFB) +#define BIT_SET_WMAC_RESP_MFB(x, v) \ + (BIT_CLEAR_WMAC_RESP_MFB(x) | BIT_WMAC_RESP_MFB(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_TXINFO_CFG (Offset 0x06D8) */ + +#define BIT_SHIFT_ANTINF_SEL 23 +#define BIT_MASK_ANTINF_SEL 0x3 +#define BIT_ANTINF_SEL(x) (((x) & BIT_MASK_ANTINF_SEL) << BIT_SHIFT_ANTINF_SEL) +#define BITS_ANTINF_SEL (BIT_MASK_ANTINF_SEL << BIT_SHIFT_ANTINF_SEL) +#define BIT_CLEAR_ANTINF_SEL(x) ((x) & (~BITS_ANTINF_SEL)) +#define BIT_GET_ANTINF_SEL(x) \ + (((x) >> BIT_SHIFT_ANTINF_SEL) & BIT_MASK_ANTINF_SEL) +#define BIT_SET_ANTINF_SEL(x, v) (BIT_CLEAR_ANTINF_SEL(x) | BIT_ANTINF_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_WMAC_ANTINF_SEL 23 +#define BIT_MASK_WMAC_ANTINF_SEL 0x3 +#define BIT_WMAC_ANTINF_SEL(x) \ + (((x) & BIT_MASK_WMAC_ANTINF_SEL) << BIT_SHIFT_WMAC_ANTINF_SEL) +#define BITS_WMAC_ANTINF_SEL \ + (BIT_MASK_WMAC_ANTINF_SEL << BIT_SHIFT_WMAC_ANTINF_SEL) +#define BIT_CLEAR_WMAC_ANTINF_SEL(x) ((x) & (~BITS_WMAC_ANTINF_SEL)) +#define BIT_GET_WMAC_ANTINF_SEL(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL) & BIT_MASK_WMAC_ANTINF_SEL) +#define BIT_SET_WMAC_ANTINF_SEL(x, v) \ + (BIT_CLEAR_WMAC_ANTINF_SEL(x) | BIT_WMAC_ANTINF_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_TXINFO_CFG (Offset 0x06D8) */ + +#define BIT_SHIFT_ANTSEL_SEL 21 +#define BIT_MASK_ANTSEL_SEL 0x3 +#define BIT_ANTSEL_SEL(x) (((x) & BIT_MASK_ANTSEL_SEL) << BIT_SHIFT_ANTSEL_SEL) +#define BITS_ANTSEL_SEL (BIT_MASK_ANTSEL_SEL << BIT_SHIFT_ANTSEL_SEL) +#define BIT_CLEAR_ANTSEL_SEL(x) ((x) & (~BITS_ANTSEL_SEL)) +#define BIT_GET_ANTSEL_SEL(x) \ + (((x) >> BIT_SHIFT_ANTSEL_SEL) & BIT_MASK_ANTSEL_SEL) +#define BIT_SET_ANTSEL_SEL(x, v) (BIT_CLEAR_ANTSEL_SEL(x) | BIT_ANTSEL_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_WMAC_ANTSEL_SEL 21 +#define BIT_MASK_WMAC_ANTSEL_SEL 0x3 +#define BIT_WMAC_ANTSEL_SEL(x) \ + (((x) & BIT_MASK_WMAC_ANTSEL_SEL) << BIT_SHIFT_WMAC_ANTSEL_SEL) +#define BITS_WMAC_ANTSEL_SEL \ + (BIT_MASK_WMAC_ANTSEL_SEL << BIT_SHIFT_WMAC_ANTSEL_SEL) +#define BIT_CLEAR_WMAC_ANTSEL_SEL(x) ((x) & (~BITS_WMAC_ANTSEL_SEL)) +#define BIT_GET_WMAC_ANTSEL_SEL(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL) & BIT_MASK_WMAC_ANTSEL_SEL) +#define BIT_SET_WMAC_ANTSEL_SEL(x, v) \ + (BIT_CLEAR_WMAC_ANTSEL_SEL(x) | BIT_WMAC_ANTSEL_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_R_WMAC_RESP_TXPOWER 18 +#define BIT_MASK_R_WMAC_RESP_TXPOWER 0x7 +#define BIT_R_WMAC_RESP_TXPOWER(x) \ + (((x) & BIT_MASK_R_WMAC_RESP_TXPOWER) << BIT_SHIFT_R_WMAC_RESP_TXPOWER) +#define BITS_R_WMAC_RESP_TXPOWER \ + (BIT_MASK_R_WMAC_RESP_TXPOWER << BIT_SHIFT_R_WMAC_RESP_TXPOWER) +#define BIT_CLEAR_R_WMAC_RESP_TXPOWER(x) ((x) & (~BITS_R_WMAC_RESP_TXPOWER)) +#define BIT_GET_R_WMAC_RESP_TXPOWER(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RESP_TXPOWER) & BIT_MASK_R_WMAC_RESP_TXPOWER) +#define BIT_SET_R_WMAC_RESP_TXPOWER(x, v) \ + (BIT_CLEAR_R_WMAC_RESP_TXPOWER(x) | BIT_R_WMAC_RESP_TXPOWER(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE 18 +#define BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE 0x3 +#define BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE) \ + << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE) +#define BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE \ + (BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE \ + << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE) +#define BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE(x) \ + ((x) & (~BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE)) +#define BIT_GET_WMAC_RESP_TXPOWER_OFFSET_TYPE(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE) & \ + BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE) +#define BIT_SET_WMAC_RESP_TXPOWER_OFFSET_TYPE(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE(x) | \ + BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_RESP_TXAGC_B 13 +#define BIT_MASK_RESP_TXAGC_B 0x1f +#define BIT_RESP_TXAGC_B(x) \ + (((x) & BIT_MASK_RESP_TXAGC_B) << BIT_SHIFT_RESP_TXAGC_B) +#define BITS_RESP_TXAGC_B (BIT_MASK_RESP_TXAGC_B << BIT_SHIFT_RESP_TXAGC_B) +#define BIT_CLEAR_RESP_TXAGC_B(x) ((x) & (~BITS_RESP_TXAGC_B)) +#define BIT_GET_RESP_TXAGC_B(x) \ + (((x) >> BIT_SHIFT_RESP_TXAGC_B) & BIT_MASK_RESP_TXAGC_B) +#define BIT_SET_RESP_TXAGC_B(x, v) \ + (BIT_CLEAR_RESP_TXAGC_B(x) | BIT_RESP_TXAGC_B(v)) + +#define BIT_SHIFT_RESP_TXAGC_A 8 +#define BIT_MASK_RESP_TXAGC_A 0x1f +#define BIT_RESP_TXAGC_A(x) \ + (((x) & BIT_MASK_RESP_TXAGC_A) << BIT_SHIFT_RESP_TXAGC_A) +#define BITS_RESP_TXAGC_A (BIT_MASK_RESP_TXAGC_A << BIT_SHIFT_RESP_TXAGC_A) +#define BIT_CLEAR_RESP_TXAGC_A(x) ((x) & (~BITS_RESP_TXAGC_A)) +#define BIT_GET_RESP_TXAGC_A(x) \ + (((x) >> BIT_SHIFT_RESP_TXAGC_A) & BIT_MASK_RESP_TXAGC_A) +#define BIT_SET_RESP_TXAGC_A(x, v) \ + (BIT_CLEAR_RESP_TXAGC_A(x) | BIT_RESP_TXAGC_A(v)) + +#define BIT_RESP_ANTSEL_B BIT(7) +#define BIT_RESP_ANTSEL_A BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_WMAC_RESP_TXANT_V1 6 +#define BIT_MASK_WMAC_RESP_TXANT_V1 0xfff +#define BIT_WMAC_RESP_TXANT_V1(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXANT_V1) << BIT_SHIFT_WMAC_RESP_TXANT_V1) +#define BITS_WMAC_RESP_TXANT_V1 \ + (BIT_MASK_WMAC_RESP_TXANT_V1 << BIT_SHIFT_WMAC_RESP_TXANT_V1) +#define BIT_CLEAR_WMAC_RESP_TXANT_V1(x) ((x) & (~BITS_WMAC_RESP_TXANT_V1)) +#define BIT_GET_WMAC_RESP_TXANT_V1(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_V1) & BIT_MASK_WMAC_RESP_TXANT_V1) +#define BIT_SET_WMAC_RESP_TXANT_V1(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXANT_V1(x) | BIT_WMAC_RESP_TXANT_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_RESP_TXANT_CCK 4 +#define BIT_MASK_RESP_TXANT_CCK 0x3 +#define BIT_RESP_TXANT_CCK(x) \ + (((x) & BIT_MASK_RESP_TXANT_CCK) << BIT_SHIFT_RESP_TXANT_CCK) +#define BITS_RESP_TXANT_CCK \ + (BIT_MASK_RESP_TXANT_CCK << BIT_SHIFT_RESP_TXANT_CCK) +#define BIT_CLEAR_RESP_TXANT_CCK(x) ((x) & (~BITS_RESP_TXANT_CCK)) +#define BIT_GET_RESP_TXANT_CCK(x) \ + (((x) >> BIT_SHIFT_RESP_TXANT_CCK) & BIT_MASK_RESP_TXANT_CCK) +#define BIT_SET_RESP_TXANT_CCK(x, v) \ + (BIT_CLEAR_RESP_TXANT_CCK(x) | BIT_RESP_TXANT_CCK(v)) + +#define BIT_SHIFT_RESP_TXANT_L 2 +#define BIT_MASK_RESP_TXANT_L 0x3 +#define BIT_RESP_TXANT_L(x) \ + (((x) & BIT_MASK_RESP_TXANT_L) << BIT_SHIFT_RESP_TXANT_L) +#define BITS_RESP_TXANT_L (BIT_MASK_RESP_TXANT_L << BIT_SHIFT_RESP_TXANT_L) +#define BIT_CLEAR_RESP_TXANT_L(x) ((x) & (~BITS_RESP_TXANT_L)) +#define BIT_GET_RESP_TXANT_L(x) \ + (((x) >> BIT_SHIFT_RESP_TXANT_L) & BIT_MASK_RESP_TXANT_L) +#define BIT_SET_RESP_TXANT_L(x, v) \ + (BIT_CLEAR_RESP_TXANT_L(x) | BIT_RESP_TXANT_L(v)) + +#define BIT_SHIFT_RESP_TXANT_HT 0 +#define BIT_MASK_RESP_TXANT_HT 0x3 +#define BIT_RESP_TXANT_HT(x) \ + (((x) & BIT_MASK_RESP_TXANT_HT) << BIT_SHIFT_RESP_TXANT_HT) +#define BITS_RESP_TXANT_HT (BIT_MASK_RESP_TXANT_HT << BIT_SHIFT_RESP_TXANT_HT) +#define BIT_CLEAR_RESP_TXANT_HT(x) ((x) & (~BITS_RESP_TXANT_HT)) +#define BIT_GET_RESP_TXANT_HT(x) \ + (((x) >> BIT_SHIFT_RESP_TXANT_HT) & BIT_MASK_RESP_TXANT_HT) +#define BIT_SET_RESP_TXANT_HT(x, v) \ + (BIT_CLEAR_RESP_TXANT_HT(x) | BIT_RESP_TXANT_HT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_TXINFO_CFG (Offset 0x06D8) */ + +#define BIT_SHIFT_RESP_TXANT 0 +#define BIT_MASK_RESP_TXANT 0x3ffff +#define BIT_RESP_TXANT(x) (((x) & BIT_MASK_RESP_TXANT) << BIT_SHIFT_RESP_TXANT) +#define BITS_RESP_TXANT (BIT_MASK_RESP_TXANT << BIT_SHIFT_RESP_TXANT) +#define BIT_CLEAR_RESP_TXANT(x) ((x) & (~BITS_RESP_TXANT)) +#define BIT_GET_RESP_TXANT(x) \ + (((x) >> BIT_SHIFT_RESP_TXANT) & BIT_MASK_RESP_TXANT) +#define BIT_SET_RESP_TXANT(x, v) (BIT_CLEAR_RESP_TXANT(x) | BIT_RESP_TXANT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */ + +#define BIT_SHIFT_WMAC_RESP_TXANT 0 +#define BIT_MASK_WMAC_RESP_TXANT 0x3ffff +#define BIT_WMAC_RESP_TXANT(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXANT) << BIT_SHIFT_WMAC_RESP_TXANT) +#define BITS_WMAC_RESP_TXANT \ + (BIT_MASK_WMAC_RESP_TXANT << BIT_SHIFT_WMAC_RESP_TXANT) +#define BIT_CLEAR_WMAC_RESP_TXANT(x) ((x) & (~BITS_WMAC_RESP_TXANT)) +#define BIT_GET_WMAC_RESP_TXANT(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXANT) & BIT_MASK_WMAC_RESP_TXANT) +#define BIT_SET_WMAC_RESP_TXANT(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXANT(x) | BIT_WMAC_RESP_TXANT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_CTL_IDLE_CLR_CSI_RPT BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_WMAC_USE_NDPARATE BIT(30) + +#define BIT_SHIFT_WMAC_CSI_RATE 24 +#define BIT_MASK_WMAC_CSI_RATE 0x3f +#define BIT_WMAC_CSI_RATE(x) \ + (((x) & BIT_MASK_WMAC_CSI_RATE) << BIT_SHIFT_WMAC_CSI_RATE) +#define BITS_WMAC_CSI_RATE (BIT_MASK_WMAC_CSI_RATE << BIT_SHIFT_WMAC_CSI_RATE) +#define BIT_CLEAR_WMAC_CSI_RATE(x) ((x) & (~BITS_WMAC_CSI_RATE)) +#define BIT_GET_WMAC_CSI_RATE(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RATE) & BIT_MASK_WMAC_CSI_RATE) +#define BIT_SET_WMAC_CSI_RATE(x, v) \ + (BIT_CLEAR_WMAC_CSI_RATE(x) | BIT_WMAC_CSI_RATE(v)) + +#define BIT_SHIFT_WMAC_RESP_TXRATE 16 +#define BIT_MASK_WMAC_RESP_TXRATE 0xff +#define BIT_WMAC_RESP_TXRATE(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXRATE) << BIT_SHIFT_WMAC_RESP_TXRATE) +#define BITS_WMAC_RESP_TXRATE \ + (BIT_MASK_WMAC_RESP_TXRATE << BIT_SHIFT_WMAC_RESP_TXRATE) +#define BIT_CLEAR_WMAC_RESP_TXRATE(x) ((x) & (~BITS_WMAC_RESP_TXRATE)) +#define BIT_GET_WMAC_RESP_TXRATE(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE) & BIT_MASK_WMAC_RESP_TXRATE) +#define BIT_SET_WMAC_RESP_TXRATE(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXRATE(x) | BIT_WMAC_RESP_TXRATE(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_WMAC_CSI_RATE_FORCE_EN BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_CSI_FORCE_RATE_EN BIT(15) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_SHIFT_WMAC_CSI_RSC_FORCE 13 +#define BIT_MASK_WMAC_CSI_RSC_FORCE 0x3 +#define BIT_WMAC_CSI_RSC_FORCE(x) \ + (((x) & BIT_MASK_WMAC_CSI_RSC_FORCE) << BIT_SHIFT_WMAC_CSI_RSC_FORCE) +#define BITS_WMAC_CSI_RSC_FORCE \ + (BIT_MASK_WMAC_CSI_RSC_FORCE << BIT_SHIFT_WMAC_CSI_RSC_FORCE) +#define BIT_CLEAR_WMAC_CSI_RSC_FORCE(x) ((x) & (~BITS_WMAC_CSI_RSC_FORCE)) +#define BIT_GET_WMAC_CSI_RSC_FORCE(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RSC_FORCE) & BIT_MASK_WMAC_CSI_RSC_FORCE) +#define BIT_SET_WMAC_CSI_RSC_FORCE(x, v) \ + (BIT_CLEAR_WMAC_CSI_RSC_FORCE(x) | BIT_WMAC_CSI_RSC_FORCE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_SHIFT_CSI_RSC 13 +#define BIT_MASK_CSI_RSC 0x3 +#define BIT_CSI_RSC(x) (((x) & BIT_MASK_CSI_RSC) << BIT_SHIFT_CSI_RSC) +#define BITS_CSI_RSC (BIT_MASK_CSI_RSC << BIT_SHIFT_CSI_RSC) +#define BIT_CLEAR_CSI_RSC(x) ((x) & (~BITS_CSI_RSC)) +#define BIT_GET_CSI_RSC(x) (((x) >> BIT_SHIFT_CSI_RSC) & BIT_MASK_CSI_RSC) +#define BIT_SET_CSI_RSC(x, v) (BIT_CLEAR_CSI_RSC(x) | BIT_CSI_RSC(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_WMAC_CSI_GID_SEL BIT(12) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_CSI_GID_SEL BIT(12) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_RDCSIMD_FLAG_TRIG_SEL BIT(11) +#define BIT_NDPVLD_POS_RST_FFPTR_DIS_V1 BIT(10) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_NDPVLD_PROTECT_RDRDY_DIS BIT(9) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_CSIRD_EMPTY_APPZERO BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_RDCSI_EMPTY_APPZERO BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_WMC_CSI_RATE_FB_EN BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_CSI_RATE_FB_EN BIT(7) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_RXFIFO_WRPTR_WO_CHKSUM BIT(6) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_BBPSF_MPDUCHKEN BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_BBPSF_CTRL (Offset 0x06DC) */ + +#define BIT_BBPSF_MHCHKEN BIT(4) +#define BIT_BBPSF_ERRCHKEN BIT(3) + +#define BIT_SHIFT_BBPSF_ERRTHR 0 +#define BIT_MASK_BBPSF_ERRTHR 0x7 +#define BIT_BBPSF_ERRTHR(x) \ + (((x) & BIT_MASK_BBPSF_ERRTHR) << BIT_SHIFT_BBPSF_ERRTHR) +#define BITS_BBPSF_ERRTHR (BIT_MASK_BBPSF_ERRTHR << BIT_SHIFT_BBPSF_ERRTHR) +#define BIT_CLEAR_BBPSF_ERRTHR(x) ((x) & (~BITS_BBPSF_ERRTHR)) +#define BIT_GET_BBPSF_ERRTHR(x) \ + (((x) >> BIT_SHIFT_BBPSF_ERRTHR) & BIT_MASK_BBPSF_ERRTHR) +#define BIT_SET_BBPSF_ERRTHR(x, v) \ + (BIT_CLEAR_BBPSF_ERRTHR(x) | BIT_BBPSF_ERRTHR(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_TXINFO_RATE (Offset 0x06DE) */ + +#define BIT_CTL_IDLE_CLR_CSI_RPT_V1 BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_RESP_TXINFO_RATE (Offset 0x06DE) */ + +#define BIT_USE_NDPARATE BIT(14) + +#define BIT_SHIFT_CSI_RATE 8 +#define BIT_MASK_CSI_RATE 0x3f +#define BIT_CSI_RATE(x) (((x) & BIT_MASK_CSI_RATE) << BIT_SHIFT_CSI_RATE) +#define BITS_CSI_RATE (BIT_MASK_CSI_RATE << BIT_SHIFT_CSI_RATE) +#define BIT_CLEAR_CSI_RATE(x) ((x) & (~BITS_CSI_RATE)) +#define BIT_GET_CSI_RATE(x) (((x) >> BIT_SHIFT_CSI_RATE) & BIT_MASK_CSI_RATE) +#define BIT_SET_CSI_RATE(x, v) (BIT_CLEAR_CSI_RATE(x) | BIT_CSI_RATE(v)) + +#define BIT_SHIFT_RESP_TXRATE 0 +#define BIT_MASK_RESP_TXRATE 0xff +#define BIT_RESP_TXRATE(x) \ + (((x) & BIT_MASK_RESP_TXRATE) << BIT_SHIFT_RESP_TXRATE) +#define BITS_RESP_TXRATE (BIT_MASK_RESP_TXRATE << BIT_SHIFT_RESP_TXRATE) +#define BIT_CLEAR_RESP_TXRATE(x) ((x) & (~BITS_RESP_TXRATE)) +#define BIT_GET_RESP_TXRATE(x) \ + (((x) >> BIT_SHIFT_RESP_TXRATE) & BIT_MASK_RESP_TXRATE) +#define BIT_SET_RESP_TXRATE(x, v) \ + (BIT_CLEAR_RESP_TXRATE(x) | BIT_RESP_TXRATE(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */ + +#define BIT_NOA_PARSER_EN BIT(15) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */ + +#define BIT_BSSID_SEL BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */ + +#define BIT_SHIFT_BSSID_SEL_V1 12 +#define BIT_MASK_BSSID_SEL_V1 0x7 +#define BIT_BSSID_SEL_V1(x) \ + (((x) & BIT_MASK_BSSID_SEL_V1) << BIT_SHIFT_BSSID_SEL_V1) +#define BITS_BSSID_SEL_V1 (BIT_MASK_BSSID_SEL_V1 << BIT_SHIFT_BSSID_SEL_V1) +#define BIT_CLEAR_BSSID_SEL_V1(x) ((x) & (~BITS_BSSID_SEL_V1)) +#define BIT_GET_BSSID_SEL_V1(x) \ + (((x) >> BIT_SHIFT_BSSID_SEL_V1) & BIT_MASK_BSSID_SEL_V1) +#define BIT_SET_BSSID_SEL_V1(x, v) \ + (BIT_CLEAR_BSSID_SEL_V1(x) | BIT_BSSID_SEL_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */ + +#define BIT_SHIFT_P2P_OUI_TYPE 0 +#define BIT_MASK_P2P_OUI_TYPE 0xff +#define BIT_P2P_OUI_TYPE(x) \ + (((x) & BIT_MASK_P2P_OUI_TYPE) << BIT_SHIFT_P2P_OUI_TYPE) +#define BITS_P2P_OUI_TYPE (BIT_MASK_P2P_OUI_TYPE << BIT_SHIFT_P2P_OUI_TYPE) +#define BIT_CLEAR_P2P_OUI_TYPE(x) ((x) & (~BITS_P2P_OUI_TYPE)) +#define BIT_GET_P2P_OUI_TYPE(x) \ + (((x) >> BIT_SHIFT_P2P_OUI_TYPE) & BIT_MASK_P2P_OUI_TYPE) +#define BIT_SET_P2P_OUI_TYPE(x, v) \ + (BIT_CLEAR_P2P_OUI_TYPE(x) | BIT_P2P_OUI_TYPE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */ + +#define BIT_SHIFT_INFO_TXRPT_OFFSET_V1 0 +#define BIT_MASK_INFO_TXRPT_OFFSET_V1 0x1fff +#define BIT_INFO_TXRPT_OFFSET_V1(x) \ + (((x) & BIT_MASK_INFO_TXRPT_OFFSET_V1) \ + << BIT_SHIFT_INFO_TXRPT_OFFSET_V1) +#define BITS_INFO_TXRPT_OFFSET_V1 \ + (BIT_MASK_INFO_TXRPT_OFFSET_V1 << BIT_SHIFT_INFO_TXRPT_OFFSET_V1) +#define BIT_CLEAR_INFO_TXRPT_OFFSET_V1(x) ((x) & (~BITS_INFO_TXRPT_OFFSET_V1)) +#define BIT_GET_INFO_TXRPT_OFFSET_V1(x) \ + (((x) >> BIT_SHIFT_INFO_TXRPT_OFFSET_V1) & \ + BIT_MASK_INFO_TXRPT_OFFSET_V1) +#define BIT_SET_INFO_TXRPT_OFFSET_V1(x, v) \ + (BIT_CLEAR_INFO_TXRPT_OFFSET_V1(x) | BIT_INFO_TXRPT_OFFSET_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ASSOCIATED_BFMER0_INFO (Offset 0x06E4) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0 0xffffffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R0(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0) +#define BITS_R_WMAC_SOUNDING_RXADD_R0 \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0 \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ASSOCIATED_BFMER0_INFO (Offset 0x06E4) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R0_V1(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_V1 \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1 \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_V1)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_V1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_V1(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_SOUNDING_CFG1 (Offset 0x06E8) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R0_H(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_H \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_H(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_ASSOCIATED_BFMER0_INFO_H (Offset 0x06E8) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1 \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1 \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H_V1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H_V1(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_ASSOCIATED_BFMER1_INFO (Offset 0x06EC) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1 0xffffffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1) +#define BITS_R_WMAC_SOUNDING_RXADD_R1 \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1 \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_SOUNDING_CFG2 (Offset 0x06EC) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V2 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V2 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1_V2(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V2) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V2) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_V2 \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V2 \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V2) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V2(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_V2)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_V2(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V2) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V2) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_V2(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V2(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_V2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_ASSOCIATED_BFMER1_INFO (Offset 0x06EC) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1_V1(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_V1 \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1 \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_V1)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_V1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_V1(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_SOUNDING_CFG3 (Offset 0x06F0) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V2 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V2 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R1_H_V2(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V2) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V2) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_H_V2 \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V2 \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V2) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V2(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_H_V2)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_H_V2(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V2) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V2) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_H_V2(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V2(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_H_V2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_H (Offset 0x06F0) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1 \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1 \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_H_V1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_H_V1(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40 (Offset 0x06F8) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_40M_1 13 +#define BIT_MASK_R_WMAC_BFINFO_40M_1 0x7fff +#define BIT_R_WMAC_BFINFO_40M_1(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_40M_1) << BIT_SHIFT_R_WMAC_BFINFO_40M_1) +#define BITS_R_WMAC_BFINFO_40M_1 \ + (BIT_MASK_R_WMAC_BFINFO_40M_1 << BIT_SHIFT_R_WMAC_BFINFO_40M_1) +#define BIT_CLEAR_R_WMAC_BFINFO_40M_1(x) ((x) & (~BITS_R_WMAC_BFINFO_40M_1)) +#define BIT_GET_R_WMAC_BFINFO_40M_1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_40M_1) & BIT_MASK_R_WMAC_BFINFO_40M_1) +#define BIT_SET_R_WMAC_BFINFO_40M_1(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_40M_1(x) | BIT_R_WMAC_BFINFO_40M_1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_ANTCD_INFO (Offset 0x06F8) */ + +#define BIT_RESP_SMOOTH BIT(8) + +#define BIT_SHIFT_POWER_STAGE2_NORETRY 6 +#define BIT_MASK_POWER_STAGE2_NORETRY 0x3 +#define BIT_POWER_STAGE2_NORETRY(x) \ + (((x) & BIT_MASK_POWER_STAGE2_NORETRY) \ + << BIT_SHIFT_POWER_STAGE2_NORETRY) +#define BITS_POWER_STAGE2_NORETRY \ + (BIT_MASK_POWER_STAGE2_NORETRY << BIT_SHIFT_POWER_STAGE2_NORETRY) +#define BIT_CLEAR_POWER_STAGE2_NORETRY(x) ((x) & (~BITS_POWER_STAGE2_NORETRY)) +#define BIT_GET_POWER_STAGE2_NORETRY(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE2_NORETRY) & \ + BIT_MASK_POWER_STAGE2_NORETRY) +#define BIT_SET_POWER_STAGE2_NORETRY(x, v) \ + (BIT_CLEAR_POWER_STAGE2_NORETRY(x) | BIT_POWER_STAGE2_NORETRY(v)) + +#define BIT_SHIFT_POWER_STAGE1_NORETRY 4 +#define BIT_MASK_POWER_STAGE1_NORETRY 0x3 +#define BIT_POWER_STAGE1_NORETRY(x) \ + (((x) & BIT_MASK_POWER_STAGE1_NORETRY) \ + << BIT_SHIFT_POWER_STAGE1_NORETRY) +#define BITS_POWER_STAGE1_NORETRY \ + (BIT_MASK_POWER_STAGE1_NORETRY << BIT_SHIFT_POWER_STAGE1_NORETRY) +#define BIT_CLEAR_POWER_STAGE1_NORETRY(x) ((x) & (~BITS_POWER_STAGE1_NORETRY)) +#define BIT_GET_POWER_STAGE1_NORETRY(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE1_NORETRY) & \ + BIT_MASK_POWER_STAGE1_NORETRY) +#define BIT_SET_POWER_STAGE1_NORETRY(x, v) \ + (BIT_CLEAR_POWER_STAGE1_NORETRY(x) | BIT_POWER_STAGE1_NORETRY(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40 (Offset 0x06F8) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_40M_0 0 +#define BIT_MASK_R_WMAC_BFINFO_40M_0 0xfff +#define BIT_R_WMAC_BFINFO_40M_0(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_40M_0) << BIT_SHIFT_R_WMAC_BFINFO_40M_0) +#define BITS_R_WMAC_BFINFO_40M_0 \ + (BIT_MASK_R_WMAC_BFINFO_40M_0 << BIT_SHIFT_R_WMAC_BFINFO_40M_0) +#define BIT_CLEAR_R_WMAC_BFINFO_40M_0(x) ((x) & (~BITS_R_WMAC_BFINFO_40M_0)) +#define BIT_GET_R_WMAC_BFINFO_40M_0(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_40M_0) & BIT_MASK_R_WMAC_BFINFO_40M_0) +#define BIT_SET_R_WMAC_BFINFO_40M_0(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_40M_0(x) | BIT_R_WMAC_BFINFO_40M_0(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_ANTCD_INFO (Offset 0x06F8) */ + +#define BIT_SHIFT_RESP_ANTCD 0 +#define BIT_MASK_RESP_ANTCD 0xf +#define BIT_RESP_ANTCD(x) (((x) & BIT_MASK_RESP_ANTCD) << BIT_SHIFT_RESP_ANTCD) +#define BITS_RESP_ANTCD (BIT_MASK_RESP_ANTCD << BIT_SHIFT_RESP_ANTCD) +#define BIT_CLEAR_RESP_ANTCD(x) ((x) & (~BITS_RESP_ANTCD)) +#define BIT_GET_RESP_ANTCD(x) \ + (((x) >> BIT_SHIFT_RESP_ANTCD) & BIT_MASK_RESP_ANTCD) +#define BIT_SET_RESP_ANTCD(x, v) (BIT_CLEAR_RESP_ANTCD(x) | BIT_RESP_ANTCD(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40 (Offset 0x06F8) */ + +#define BIT_SHIFT_WMAC_RESP_ANTCD 0 +#define BIT_MASK_WMAC_RESP_ANTCD 0xf +#define BIT_WMAC_RESP_ANTCD(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTCD) << BIT_SHIFT_WMAC_RESP_ANTCD) +#define BITS_WMAC_RESP_ANTCD \ + (BIT_MASK_WMAC_RESP_ANTCD << BIT_SHIFT_WMAC_RESP_ANTCD) +#define BIT_CLEAR_WMAC_RESP_ANTCD(x) ((x) & (~BITS_WMAC_RESP_ANTCD)) +#define BIT_GET_WMAC_RESP_ANTCD(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTCD) & BIT_MASK_WMAC_RESP_ANTCD) +#define BIT_SET_WMAC_RESP_ANTCD(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTCD(x) | BIT_WMAC_RESP_ANTCD(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_CSI_RRSR_V1 (Offset 0x06FC) */ + +#define BIT_WMAC_CSI_LDPC_EN BIT(29) +#define BIT_WMAC_CSI_STBC_EN BIT(28) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TX_CSI_RPT_PARAM_BW80 (Offset 0x06FC) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_80M_1 16 +#define BIT_MASK_R_WMAC_BFINFO_80M_1 0xfff +#define BIT_R_WMAC_BFINFO_80M_1(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_80M_1) << BIT_SHIFT_R_WMAC_BFINFO_80M_1) +#define BITS_R_WMAC_BFINFO_80M_1 \ + (BIT_MASK_R_WMAC_BFINFO_80M_1 << BIT_SHIFT_R_WMAC_BFINFO_80M_1) +#define BIT_CLEAR_R_WMAC_BFINFO_80M_1(x) ((x) & (~BITS_R_WMAC_BFINFO_80M_1)) +#define BIT_GET_R_WMAC_BFINFO_80M_1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_80M_1) & BIT_MASK_R_WMAC_BFINFO_80M_1) +#define BIT_SET_R_WMAC_BFINFO_80M_1(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_80M_1(x) | BIT_R_WMAC_BFINFO_80M_1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CSI_PTR (Offset 0x06FC) */ + +#define BIT_SHIFT_CSI_RADDR_LATCH_V2 16 +#define BIT_MASK_CSI_RADDR_LATCH_V2 0xffff +#define BIT_CSI_RADDR_LATCH_V2(x) \ + (((x) & BIT_MASK_CSI_RADDR_LATCH_V2) << BIT_SHIFT_CSI_RADDR_LATCH_V2) +#define BITS_CSI_RADDR_LATCH_V2 \ + (BIT_MASK_CSI_RADDR_LATCH_V2 << BIT_SHIFT_CSI_RADDR_LATCH_V2) +#define BIT_CLEAR_CSI_RADDR_LATCH_V2(x) ((x) & (~BITS_CSI_RADDR_LATCH_V2)) +#define BIT_GET_CSI_RADDR_LATCH_V2(x) \ + (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_V2) & BIT_MASK_CSI_RADDR_LATCH_V2) +#define BIT_SET_CSI_RADDR_LATCH_V2(x, v) \ + (BIT_CLEAR_CSI_RADDR_LATCH_V2(x) | BIT_CSI_RADDR_LATCH_V2(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_CSI_RRSR_V1 (Offset 0x06FC) */ + +#define BIT_SHIFT_WMAC_CSI_RRSC_BITMAP 4 +#define BIT_MASK_WMAC_CSI_RRSC_BITMAP 0xffffff +#define BIT_WMAC_CSI_RRSC_BITMAP(x) \ + (((x) & BIT_MASK_WMAC_CSI_RRSC_BITMAP) \ + << BIT_SHIFT_WMAC_CSI_RRSC_BITMAP) +#define BITS_WMAC_CSI_RRSC_BITMAP \ + (BIT_MASK_WMAC_CSI_RRSC_BITMAP << BIT_SHIFT_WMAC_CSI_RRSC_BITMAP) +#define BIT_CLEAR_WMAC_CSI_RRSC_BITMAP(x) ((x) & (~BITS_WMAC_CSI_RRSC_BITMAP)) +#define BIT_GET_WMAC_CSI_RRSC_BITMAP(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RRSC_BITMAP) & \ + BIT_MASK_WMAC_CSI_RRSC_BITMAP) +#define BIT_SET_WMAC_CSI_RRSC_BITMAP(x, v) \ + (BIT_CLEAR_WMAC_CSI_RRSC_BITMAP(x) | BIT_WMAC_CSI_RRSC_BITMAP(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_TX_CSI_RPT_PARAM_BW80 (Offset 0x06FC) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_80M_0 0 +#define BIT_MASK_R_WMAC_BFINFO_80M_0 0xfff +#define BIT_R_WMAC_BFINFO_80M_0(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_80M_0) << BIT_SHIFT_R_WMAC_BFINFO_80M_0) +#define BITS_R_WMAC_BFINFO_80M_0 \ + (BIT_MASK_R_WMAC_BFINFO_80M_0 << BIT_SHIFT_R_WMAC_BFINFO_80M_0) +#define BIT_CLEAR_R_WMAC_BFINFO_80M_0(x) ((x) & (~BITS_R_WMAC_BFINFO_80M_0)) +#define BIT_GET_R_WMAC_BFINFO_80M_0(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_80M_0) & BIT_MASK_R_WMAC_BFINFO_80M_0) +#define BIT_SET_R_WMAC_BFINFO_80M_0(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_80M_0(x) | BIT_R_WMAC_BFINFO_80M_0(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CSI_PTR (Offset 0x06FC) */ + +#define BIT_SHIFT_CSI_WADDR_LATCH_V2 0 +#define BIT_MASK_CSI_WADDR_LATCH_V2 0xffff +#define BIT_CSI_WADDR_LATCH_V2(x) \ + (((x) & BIT_MASK_CSI_WADDR_LATCH_V2) << BIT_SHIFT_CSI_WADDR_LATCH_V2) +#define BITS_CSI_WADDR_LATCH_V2 \ + (BIT_MASK_CSI_WADDR_LATCH_V2 << BIT_SHIFT_CSI_WADDR_LATCH_V2) +#define BIT_CLEAR_CSI_WADDR_LATCH_V2(x) ((x) & (~BITS_CSI_WADDR_LATCH_V2)) +#define BIT_GET_CSI_WADDR_LATCH_V2(x) \ + (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_V2) & BIT_MASK_CSI_WADDR_LATCH_V2) +#define BIT_SET_CSI_WADDR_LATCH_V2(x, v) \ + (BIT_CLEAR_CSI_WADDR_LATCH_V2(x) | BIT_CSI_WADDR_LATCH_V2(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_CSI_RRSR_V1 (Offset 0x06FC) */ + +#define BIT_SHIFT_WMAC_CSI_OFDM_LEN_TH 0 +#define BIT_MASK_WMAC_CSI_OFDM_LEN_TH 0xf +#define BIT_WMAC_CSI_OFDM_LEN_TH(x) \ + (((x) & BIT_MASK_WMAC_CSI_OFDM_LEN_TH) \ + << BIT_SHIFT_WMAC_CSI_OFDM_LEN_TH) +#define BITS_WMAC_CSI_OFDM_LEN_TH \ + (BIT_MASK_WMAC_CSI_OFDM_LEN_TH << BIT_SHIFT_WMAC_CSI_OFDM_LEN_TH) +#define BIT_CLEAR_WMAC_CSI_OFDM_LEN_TH(x) ((x) & (~BITS_WMAC_CSI_OFDM_LEN_TH)) +#define BIT_GET_WMAC_CSI_OFDM_LEN_TH(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_OFDM_LEN_TH) & \ + BIT_MASK_WMAC_CSI_OFDM_LEN_TH) +#define BIT_SET_WMAC_CSI_OFDM_LEN_TH(x, v) \ + (BIT_CLEAR_WMAC_CSI_OFDM_LEN_TH(x) | BIT_WMAC_CSI_OFDM_LEN_TH(v)) + +#define BIT_SHIFT_CSI_PARA_RDY_DLYCNT 0 +#define BIT_MASK_CSI_PARA_RDY_DLYCNT 0x1f +#define BIT_CSI_PARA_RDY_DLYCNT(x) \ + (((x) & BIT_MASK_CSI_PARA_RDY_DLYCNT) << BIT_SHIFT_CSI_PARA_RDY_DLYCNT) +#define BITS_CSI_PARA_RDY_DLYCNT \ + (BIT_MASK_CSI_PARA_RDY_DLYCNT << BIT_SHIFT_CSI_PARA_RDY_DLYCNT) +#define BIT_CLEAR_CSI_PARA_RDY_DLYCNT(x) ((x) & (~BITS_CSI_PARA_RDY_DLYCNT)) +#define BIT_GET_CSI_PARA_RDY_DLYCNT(x) \ + (((x) >> BIT_SHIFT_CSI_PARA_RDY_DLYCNT) & BIT_MASK_CSI_PARA_RDY_DLYCNT) +#define BIT_SET_CSI_PARA_RDY_DLYCNT(x, v) \ + (BIT_CLEAR_CSI_PARA_RDY_DLYCNT(x) | BIT_CSI_PARA_RDY_DLYCNT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +/* 2 REG_MACID1 (Offset 0x0700) */ + +#define BIT_SHIFT_MACID1 0 +#define BIT_MASK_MACID1 0xffffffffffffL +#define BIT_MACID1(x) (((x) & BIT_MASK_MACID1) << BIT_SHIFT_MACID1) +#define BITS_MACID1 (BIT_MASK_MACID1 << BIT_SHIFT_MACID1) +#define BIT_CLEAR_MACID1(x) ((x) & (~BITS_MACID1)) +#define BIT_GET_MACID1(x) (((x) >> BIT_SHIFT_MACID1) & BIT_MASK_MACID1) +#define BIT_SET_MACID1(x, v) (BIT_CLEAR_MACID1(x) | BIT_MACID1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID1 (Offset 0x0700) */ + +#define BIT_SHIFT_MACID1_0 0 +#define BIT_MASK_MACID1_0 0xffffffffL +#define BIT_MACID1_0(x) (((x) & BIT_MASK_MACID1_0) << BIT_SHIFT_MACID1_0) +#define BITS_MACID1_0 (BIT_MASK_MACID1_0 << BIT_SHIFT_MACID1_0) +#define BIT_CLEAR_MACID1_0(x) ((x) & (~BITS_MACID1_0)) +#define BIT_GET_MACID1_0(x) (((x) >> BIT_SHIFT_MACID1_0) & BIT_MASK_MACID1_0) +#define BIT_SET_MACID1_0(x, v) (BIT_CLEAR_MACID1_0(x) | BIT_MACID1_0(v)) + +/* 2 REG_MACID1_1 (Offset 0x0704) */ + +#define BIT_SHIFT_MACID1_1 0 +#define BIT_MASK_MACID1_1 0xffff +#define BIT_MACID1_1(x) (((x) & BIT_MASK_MACID1_1) << BIT_SHIFT_MACID1_1) +#define BITS_MACID1_1 (BIT_MASK_MACID1_1 << BIT_SHIFT_MACID1_1) +#define BIT_CLEAR_MACID1_1(x) ((x) & (~BITS_MACID1_1)) +#define BIT_GET_MACID1_1(x) (((x) >> BIT_SHIFT_MACID1_1) & BIT_MASK_MACID1_1) +#define BIT_SET_MACID1_1(x, v) (BIT_CLEAR_MACID1_1(x) | BIT_MACID1_1(v)) + +/* 2 REG_BSSID1 (Offset 0x0708) */ + +#define BIT_SHIFT_BSSID1_0 0 +#define BIT_MASK_BSSID1_0 0xffffffffL +#define BIT_BSSID1_0(x) (((x) & BIT_MASK_BSSID1_0) << BIT_SHIFT_BSSID1_0) +#define BITS_BSSID1_0 (BIT_MASK_BSSID1_0 << BIT_SHIFT_BSSID1_0) +#define BIT_CLEAR_BSSID1_0(x) ((x) & (~BITS_BSSID1_0)) +#define BIT_GET_BSSID1_0(x) (((x) >> BIT_SHIFT_BSSID1_0) & BIT_MASK_BSSID1_0) +#define BIT_SET_BSSID1_0(x, v) (BIT_CLEAR_BSSID1_0(x) | BIT_BSSID1_0(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_BSSID1 (Offset 0x0708) */ + +#define BIT_SHIFT_BSSID1 0 +#define BIT_MASK_BSSID1 0xffffffffffffL +#define BIT_BSSID1(x) (((x) & BIT_MASK_BSSID1) << BIT_SHIFT_BSSID1) +#define BITS_BSSID1 (BIT_MASK_BSSID1 << BIT_SHIFT_BSSID1) +#define BIT_CLEAR_BSSID1(x) ((x) & (~BITS_BSSID1)) +#define BIT_GET_BSSID1(x) (((x) >> BIT_SHIFT_BSSID1) & BIT_MASK_BSSID1) +#define BIT_SET_BSSID1(x, v) (BIT_CLEAR_BSSID1(x) | BIT_BSSID1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CFG_FORCE_LINK_L (Offset 0x0709) */ + +#define BIT_PCIE_CFG_FORCE_EN BIT(7) + +/* 2 REG_PCIE_CFG_FORCE_LINK_H (Offset 0x070A) */ + +#define BIT_PCIE_CFG_TRXACT_DIS_IDLE_TIMER BIT(6) + +#define BIT_SHIFT_PCIE_CFG_LINK_STATE 0 +#define BIT_MASK_PCIE_CFG_LINK_STATE 0x3f +#define BIT_PCIE_CFG_LINK_STATE(x) \ + (((x) & BIT_MASK_PCIE_CFG_LINK_STATE) << BIT_SHIFT_PCIE_CFG_LINK_STATE) +#define BITS_PCIE_CFG_LINK_STATE \ + (BIT_MASK_PCIE_CFG_LINK_STATE << BIT_SHIFT_PCIE_CFG_LINK_STATE) +#define BIT_CLEAR_PCIE_CFG_LINK_STATE(x) ((x) & (~BITS_PCIE_CFG_LINK_STATE)) +#define BIT_GET_PCIE_CFG_LINK_STATE(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_LINK_STATE) & BIT_MASK_PCIE_CFG_LINK_STATE) +#define BIT_SET_PCIE_CFG_LINK_STATE(x, v) \ + (BIT_CLEAR_PCIE_CFG_LINK_STATE(x) | BIT_PCIE_CFG_LINK_STATE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BSSID1_1 (Offset 0x070C) */ + +#define BIT_SHIFT_BSSID1_1 0 +#define BIT_MASK_BSSID1_1 0xffff +#define BIT_BSSID1_1(x) (((x) & BIT_MASK_BSSID1_1) << BIT_SHIFT_BSSID1_1) +#define BITS_BSSID1_1 (BIT_MASK_BSSID1_1 << BIT_SHIFT_BSSID1_1) +#define BIT_CLEAR_BSSID1_1(x) ((x) & (~BITS_BSSID1_1)) +#define BIT_GET_BSSID1_1(x) (((x) >> BIT_SHIFT_BSSID1_1) & BIT_MASK_BSSID1_1) +#define BIT_SET_BSSID1_1(x, v) (BIT_CLEAR_BSSID1_1(x) | BIT_BSSID1_1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CFG_DEFAULT_ACK_FREQUENCY (Offset 0x070C) */ + +#define BIT_SHIFT_PCIE_CFG_DEFAULT_ACK_FREQUENCY 0 +#define BIT_MASK_PCIE_CFG_DEFAULT_ACK_FREQUENCY 0xff +#define BIT_PCIE_CFG_DEFAULT_ACK_FREQUENCY(x) \ + (((x) & BIT_MASK_PCIE_CFG_DEFAULT_ACK_FREQUENCY) \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_ACK_FREQUENCY) +#define BITS_PCIE_CFG_DEFAULT_ACK_FREQUENCY \ + (BIT_MASK_PCIE_CFG_DEFAULT_ACK_FREQUENCY \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_ACK_FREQUENCY) +#define BIT_CLEAR_PCIE_CFG_DEFAULT_ACK_FREQUENCY(x) \ + ((x) & (~BITS_PCIE_CFG_DEFAULT_ACK_FREQUENCY)) +#define BIT_GET_PCIE_CFG_DEFAULT_ACK_FREQUENCY(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_DEFAULT_ACK_FREQUENCY) & \ + BIT_MASK_PCIE_CFG_DEFAULT_ACK_FREQUENCY) +#define BIT_SET_PCIE_CFG_DEFAULT_ACK_FREQUENCY(x, v) \ + (BIT_CLEAR_PCIE_CFG_DEFAULT_ACK_FREQUENCY(x) | \ + BIT_PCIE_CFG_DEFAULT_ACK_FREQUENCY(v)) + +/* 2 REG_PCIE_CFG_CX_NFTS (Offset 0x070D) */ + +#define BIT_SHIFT_PCIE_CFG_CX_NFTS 0 +#define BIT_MASK_PCIE_CFG_CX_NFTS 0xff +#define BIT_PCIE_CFG_CX_NFTS(x) \ + (((x) & BIT_MASK_PCIE_CFG_CX_NFTS) << BIT_SHIFT_PCIE_CFG_CX_NFTS) +#define BITS_PCIE_CFG_CX_NFTS \ + (BIT_MASK_PCIE_CFG_CX_NFTS << BIT_SHIFT_PCIE_CFG_CX_NFTS) +#define BIT_CLEAR_PCIE_CFG_CX_NFTS(x) ((x) & (~BITS_PCIE_CFG_CX_NFTS)) +#define BIT_GET_PCIE_CFG_CX_NFTS(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_CX_NFTS) & BIT_MASK_PCIE_CFG_CX_NFTS) +#define BIT_SET_PCIE_CFG_CX_NFTS(x, v) \ + (BIT_CLEAR_PCIE_CFG_CX_NFTS(x) | BIT_PCIE_CFG_CX_NFTS(v)) + +/* 2 REG_PCIE_CFG_DEFAULT_ENTR_LATENCY (Offset 0x070F) */ + +#define BIT_PCIE_CFG_REAL_EN_L0S BIT(7) +#define BIT_PCIE_CFG_ENTER_ASPM BIT(6) + +#define BIT_SHIFT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY 3 +#define BIT_MASK_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY 0x7 +#define BIT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY(x) \ + (((x) & BIT_MASK_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY) \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY) +#define BITS_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY \ + (BIT_MASK_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY) +#define BIT_CLEAR_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY(x) \ + ((x) & (~BITS_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY)) +#define BIT_GET_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY) & \ + BIT_MASK_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY) +#define BIT_SET_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY(x, v) \ + (BIT_CLEAR_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY(x) | \ + BIT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY(v)) + +#define BIT_SHIFT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY 0 +#define BIT_MASK_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY 0x7 +#define BIT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY(x) \ + (((x) & BIT_MASK_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY) \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY) +#define BITS_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY \ + (BIT_MASK_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY) +#define BIT_CLEAR_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY(x) \ + ((x) & (~BITS_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY)) +#define BIT_GET_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY) & \ + BIT_MASK_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY) +#define BIT_SET_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY(x, v) \ + (BIT_CLEAR_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY(x) | \ + BIT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_PSR_RPT1 (Offset 0x0710) */ + +#define BIT_SHIFT_DTIM_CNT1 24 +#define BIT_MASK_DTIM_CNT1 0xff +#define BIT_DTIM_CNT1(x) (((x) & BIT_MASK_DTIM_CNT1) << BIT_SHIFT_DTIM_CNT1) +#define BITS_DTIM_CNT1 (BIT_MASK_DTIM_CNT1 << BIT_SHIFT_DTIM_CNT1) +#define BIT_CLEAR_DTIM_CNT1(x) ((x) & (~BITS_DTIM_CNT1)) +#define BIT_GET_DTIM_CNT1(x) (((x) >> BIT_SHIFT_DTIM_CNT1) & BIT_MASK_DTIM_CNT1) +#define BIT_SET_DTIM_CNT1(x, v) (BIT_CLEAR_DTIM_CNT1(x) | BIT_DTIM_CNT1(v)) + +#define BIT_SHIFT_DTIM_PERIOD1 16 +#define BIT_MASK_DTIM_PERIOD1 0xff +#define BIT_DTIM_PERIOD1(x) \ + (((x) & BIT_MASK_DTIM_PERIOD1) << BIT_SHIFT_DTIM_PERIOD1) +#define BITS_DTIM_PERIOD1 (BIT_MASK_DTIM_PERIOD1 << BIT_SHIFT_DTIM_PERIOD1) +#define BIT_CLEAR_DTIM_PERIOD1(x) ((x) & (~BITS_DTIM_PERIOD1)) +#define BIT_GET_DTIM_PERIOD1(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD1) & BIT_MASK_DTIM_PERIOD1) +#define BIT_SET_DTIM_PERIOD1(x, v) \ + (BIT_CLEAR_DTIM_PERIOD1(x) | BIT_DTIM_PERIOD1(v)) + +#define BIT_DTIM1 BIT(15) +#define BIT_TIM1 BIT(14) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_PSR_RPT1 (Offset 0x0710) */ + +#define BIT_BCN_VALID_V2 BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_PSR_RPT1 (Offset 0x0710) */ + +#define BIT_SHIFT_PS_AID_1 0 +#define BIT_MASK_PS_AID_1 0x7ff +#define BIT_PS_AID_1(x) (((x) & BIT_MASK_PS_AID_1) << BIT_SHIFT_PS_AID_1) +#define BITS_PS_AID_1 (BIT_MASK_PS_AID_1 << BIT_SHIFT_PS_AID_1) +#define BIT_CLEAR_PS_AID_1(x) ((x) & (~BITS_PS_AID_1)) +#define BIT_GET_PS_AID_1(x) (((x) >> BIT_SHIFT_PS_AID_1) & BIT_MASK_PS_AID_1) +#define BIT_SET_PS_AID_1(x, v) (BIT_CLEAR_PS_AID_1(x) | BIT_PS_AID_1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CFG_L1_MISC_SEL (Offset 0x0711) */ + +#define BIT_PCIE_CFG_L1_RIDLE_SEL BIT(6) +#define BIT_PCIE_CFG_L1_TIMEOUT_SEL BIT(5) +#define BIT_PCIE_CFG_L1_EIDLE_SEL BIT(4) + +#define BIT_SHIFT_PCIE_CFG_DEFAULT_LINK_RATE 0 +#define BIT_MASK_PCIE_CFG_DEFAULT_LINK_RATE 0xf +#define BIT_PCIE_CFG_DEFAULT_LINK_RATE(x) \ + (((x) & BIT_MASK_PCIE_CFG_DEFAULT_LINK_RATE) \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_LINK_RATE) +#define BITS_PCIE_CFG_DEFAULT_LINK_RATE \ + (BIT_MASK_PCIE_CFG_DEFAULT_LINK_RATE \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_LINK_RATE) +#define BIT_CLEAR_PCIE_CFG_DEFAULT_LINK_RATE(x) \ + ((x) & (~BITS_PCIE_CFG_DEFAULT_LINK_RATE)) +#define BIT_GET_PCIE_CFG_DEFAULT_LINK_RATE(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_DEFAULT_LINK_RATE) & \ + BIT_MASK_PCIE_CFG_DEFAULT_LINK_RATE) +#define BIT_SET_PCIE_CFG_DEFAULT_LINK_RATE(x, v) \ + (BIT_CLEAR_PCIE_CFG_DEFAULT_LINK_RATE(x) | \ + BIT_PCIE_CFG_DEFAULT_LINK_RATE(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_ASSOCIATED_BFMEE_SEL (Offset 0x0714) */ + +#define BIT_SHIFT_RD_BF_SEL 29 +#define BIT_MASK_RD_BF_SEL 0x7 +#define BIT_RD_BF_SEL(x) (((x) & BIT_MASK_RD_BF_SEL) << BIT_SHIFT_RD_BF_SEL) +#define BITS_RD_BF_SEL (BIT_MASK_RD_BF_SEL << BIT_SHIFT_RD_BF_SEL) +#define BIT_CLEAR_RD_BF_SEL(x) ((x) & (~BITS_RD_BF_SEL)) +#define BIT_GET_RD_BF_SEL(x) (((x) >> BIT_SHIFT_RD_BF_SEL) & BIT_MASK_RD_BF_SEL) +#define BIT_SET_RD_BF_SEL(x, v) (BIT_CLEAR_RD_BF_SEL(x) | BIT_RD_BF_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_SHIFT_NDP_RX_STANDBY_TIMER 24 +#define BIT_MASK_NDP_RX_STANDBY_TIMER 0xff +#define BIT_NDP_RX_STANDBY_TIMER(x) \ + (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER) \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER) +#define BITS_NDP_RX_STANDBY_TIMER \ + (BIT_MASK_NDP_RX_STANDBY_TIMER << BIT_SHIFT_NDP_RX_STANDBY_TIMER) +#define BIT_CLEAR_NDP_RX_STANDBY_TIMER(x) ((x) & (~BITS_NDP_RX_STANDBY_TIMER)) +#define BIT_GET_NDP_RX_STANDBY_TIMER(x) \ + (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER) & \ + BIT_MASK_NDP_RX_STANDBY_TIMER) +#define BIT_SET_NDP_RX_STANDBY_TIMER(x, v) \ + (BIT_CLEAR_NDP_RX_STANDBY_TIMER(x) | BIT_NDP_RX_STANDBY_TIMER(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_R_WMAC_CHK_RPTPOLL_A2_DIS BIT(23) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_WMAC_CHK_RPTPOLL_A2_DIS BIT(23) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_R_WMAC_CHK_UCNDPA_A2_DIS BIT(22) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_WMAC_CHK_UCNDPA_A2_DIS BIT(22) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_ANTTRN_SWITCH BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_SHIFT_CSI_RPT_OFFSET_HT 16 +#define BIT_MASK_CSI_RPT_OFFSET_HT 0xff +#define BIT_CSI_RPT_OFFSET_HT(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_HT) << BIT_SHIFT_CSI_RPT_OFFSET_HT) +#define BITS_CSI_RPT_OFFSET_HT \ + (BIT_MASK_CSI_RPT_OFFSET_HT << BIT_SHIFT_CSI_RPT_OFFSET_HT) +#define BIT_CLEAR_CSI_RPT_OFFSET_HT(x) ((x) & (~BITS_CSI_RPT_OFFSET_HT)) +#define BIT_GET_CSI_RPT_OFFSET_HT(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT) & BIT_MASK_CSI_RPT_OFFSET_HT) +#define BIT_SET_CSI_RPT_OFFSET_HT(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_HT(x) | BIT_CSI_RPT_OFFSET_HT(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_SHIFT_CSI_RPT_OFFSET_HT_V1 16 +#define BIT_MASK_CSI_RPT_OFFSET_HT_V1 0x3f +#define BIT_CSI_RPT_OFFSET_HT_V1(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_V1) \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1) +#define BITS_CSI_RPT_OFFSET_HT_V1 \ + (BIT_MASK_CSI_RPT_OFFSET_HT_V1 << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1) +#define BIT_CLEAR_CSI_RPT_OFFSET_HT_V1(x) ((x) & (~BITS_CSI_RPT_OFFSET_HT_V1)) +#define BIT_GET_CSI_RPT_OFFSET_HT_V1(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_V1) & \ + BIT_MASK_CSI_RPT_OFFSET_HT_V1) +#define BIT_SET_CSI_RPT_OFFSET_HT_V1(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_HT_V1(x) | BIT_CSI_RPT_OFFSET_HT_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_R_WMAC_OFFSET_RPTPOLL_EN BIT(15) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_WMAC_OFFSET_RPTPOLL_EN BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_VHTNDP_RPTPOLL_CSI_STR_OFFSET_SEL BIT(15) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_R_WMAC_CSI_CHKSUM_DIS BIT(14) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_WMAC_CSI_CHKSUM_DIS BIT(14) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_NDPVLD_POS_RST_FFPTR_DIS BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_SHIFT_R_WMAC_VHT_CATEGORY 8 +#define BIT_MASK_R_WMAC_VHT_CATEGORY 0xff +#define BIT_R_WMAC_VHT_CATEGORY(x) \ + (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY) << BIT_SHIFT_R_WMAC_VHT_CATEGORY) +#define BITS_R_WMAC_VHT_CATEGORY \ + (BIT_MASK_R_WMAC_VHT_CATEGORY << BIT_SHIFT_R_WMAC_VHT_CATEGORY) +#define BIT_CLEAR_R_WMAC_VHT_CATEGORY(x) ((x) & (~BITS_R_WMAC_VHT_CATEGORY)) +#define BIT_GET_R_WMAC_VHT_CATEGORY(x) \ + (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY) & BIT_MASK_R_WMAC_VHT_CATEGORY) +#define BIT_SET_R_WMAC_VHT_CATEGORY(x, v) \ + (BIT_CLEAR_R_WMAC_VHT_CATEGORY(x) | BIT_R_WMAC_VHT_CATEGORY(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_SHIFT_CSI_RPT_OFFSET_VHT 8 +#define BIT_MASK_CSI_RPT_OFFSET_VHT 0xff +#define BIT_CSI_RPT_OFFSET_VHT(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_VHT) << BIT_SHIFT_CSI_RPT_OFFSET_VHT) +#define BITS_CSI_RPT_OFFSET_VHT \ + (BIT_MASK_CSI_RPT_OFFSET_VHT << BIT_SHIFT_CSI_RPT_OFFSET_VHT) +#define BIT_CLEAR_CSI_RPT_OFFSET_VHT(x) ((x) & (~BITS_CSI_RPT_OFFSET_VHT)) +#define BIT_GET_CSI_RPT_OFFSET_VHT(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_VHT) & BIT_MASK_CSI_RPT_OFFSET_VHT) +#define BIT_SET_CSI_RPT_OFFSET_VHT(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_VHT(x) | BIT_CSI_RPT_OFFSET_VHT(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1 8 +#define BIT_MASK_R_WMAC_VHT_CATEGORY_V1 0x3f +#define BIT_R_WMAC_VHT_CATEGORY_V1(x) \ + (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY_V1) \ + << BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1) +#define BITS_R_WMAC_VHT_CATEGORY_V1 \ + (BIT_MASK_R_WMAC_VHT_CATEGORY_V1 << BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1) +#define BIT_CLEAR_R_WMAC_VHT_CATEGORY_V1(x) \ + ((x) & (~BITS_R_WMAC_VHT_CATEGORY_V1)) +#define BIT_GET_R_WMAC_VHT_CATEGORY_V1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1) & \ + BIT_MASK_R_WMAC_VHT_CATEGORY_V1) +#define BIT_SET_R_WMAC_VHT_CATEGORY_V1(x, v) \ + (BIT_CLEAR_R_WMAC_VHT_CATEGORY_V1(x) | BIT_R_WMAC_VHT_CATEGORY_V1(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_SHIFT_CSI_RPT_OFFSET_VHT_V1 8 +#define BIT_MASK_CSI_RPT_OFFSET_VHT_V1 0x3f +#define BIT_CSI_RPT_OFFSET_VHT_V1(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_VHT_V1) \ + << BIT_SHIFT_CSI_RPT_OFFSET_VHT_V1) +#define BITS_CSI_RPT_OFFSET_VHT_V1 \ + (BIT_MASK_CSI_RPT_OFFSET_VHT_V1 << BIT_SHIFT_CSI_RPT_OFFSET_VHT_V1) +#define BIT_CLEAR_CSI_RPT_OFFSET_VHT_V1(x) ((x) & (~BITS_CSI_RPT_OFFSET_VHT_V1)) +#define BIT_GET_CSI_RPT_OFFSET_VHT_V1(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_VHT_V1) & \ + BIT_MASK_CSI_RPT_OFFSET_VHT_V1) +#define BIT_SET_CSI_RPT_OFFSET_VHT_V1(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_VHT_V1(x) | BIT_CSI_RPT_OFFSET_VHT_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1 8 +#define BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1 0x3f +#define BIT_R_CSI_RPT_OFFSET_VHT_V1(x) \ + (((x) & BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1) \ + << BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1) +#define BITS_R_CSI_RPT_OFFSET_VHT_V1 \ + (BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1 << BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1) +#define BIT_CLEAR_R_CSI_RPT_OFFSET_VHT_V1(x) \ + ((x) & (~BITS_R_CSI_RPT_OFFSET_VHT_V1)) +#define BIT_GET_R_CSI_RPT_OFFSET_VHT_V1(x) \ + (((x) >> BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1) & \ + BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1) +#define BIT_SET_R_CSI_RPT_OFFSET_VHT_V1(x, v) \ + (BIT_CLEAR_R_CSI_RPT_OFFSET_VHT_V1(x) | BIT_R_CSI_RPT_OFFSET_VHT_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_R_WMAC_USE_NSTS BIT(7) +#define BIT_R_DISABLE_CHECK_VHTSIGB_CRC BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CFG_TIMER_CTRL_MAX_FUNC_NUM_OFF (Offset 0x0718) */ + +#define BIT_PCIE_CFG_REAL_PTM_ENABLE BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_R_DISABLE_CHECK_VHTSIGA_CRC BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CFG_TIMER_CTRL_MAX_FUNC_NUM_OFF (Offset 0x0718) */ + +#define BIT_PCIE_CFG_REAL_EN_L1SUB BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */ + +#define BIT_R_WMAC_BFPARAM_SEL BIT(4) +#define BIT_R_WMAC_CSISEQ_SEL BIT(3) +#define BIT_R_WMAC_CSI_WITHHTC_EN BIT(2) +#define BIT_R_WMAC_HT_NDPA_EN BIT(1) +#define BIT_R_WMAC_VHT_NDPA_EN BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CFG_TIMER_CTRL_MAX_FUNC_NUM_OFF (Offset 0x0718) */ + +#define BIT_SHIFT_PCIE_CFG_MAX_FUNC_NUM 0 +#define BIT_MASK_PCIE_CFG_MAX_FUNC_NUM 0x7 +#define BIT_PCIE_CFG_MAX_FUNC_NUM(x) \ + (((x) & BIT_MASK_PCIE_CFG_MAX_FUNC_NUM) \ + << BIT_SHIFT_PCIE_CFG_MAX_FUNC_NUM) +#define BITS_PCIE_CFG_MAX_FUNC_NUM \ + (BIT_MASK_PCIE_CFG_MAX_FUNC_NUM << BIT_SHIFT_PCIE_CFG_MAX_FUNC_NUM) +#define BIT_CLEAR_PCIE_CFG_MAX_FUNC_NUM(x) ((x) & (~BITS_PCIE_CFG_MAX_FUNC_NUM)) +#define BIT_GET_PCIE_CFG_MAX_FUNC_NUM(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_MAX_FUNC_NUM) & \ + BIT_MASK_PCIE_CFG_MAX_FUNC_NUM) +#define BIT_SET_PCIE_CFG_MAX_FUNC_NUM(x, v) \ + (BIT_CLEAR_PCIE_CFG_MAX_FUNC_NUM(x) | BIT_PCIE_CFG_MAX_FUNC_NUM(v)) + +/* 2 REG_PCIE_CFG_FORCE_CLKREQ_N_PAD (Offset 0x0719) */ + +#define BIT_PCIE_CFG_REAL_EN_64BITS BIT(5) +#define BIT_PCIE_CFG_REAL_EN_CLKREQ BIT(4) +#define BIT_PCIE_CFG_REAL_EN_L1 BIT(3) +#define BIT_PCIE_CFG_WAKE_N_EN BIT(2) +#define BIT_PCIE_CFG_BYPASS_LTR_OPTION BIT(1) +#define BIT_PCIE_CFG_FORCE_CLKREQ_N_PAD BIT(0) + +/* 2 REG_PCIE_CFG_TIMER_MODIFIER_FOR_ACK_NAK_LATENCY (Offset 0x071A) */ + +#define BIT_SHIFT_PCIE_CFG_TIMER_MOD_ACK_NAK 0 +#define BIT_MASK_PCIE_CFG_TIMER_MOD_ACK_NAK 0xff +#define BIT_PCIE_CFG_TIMER_MOD_ACK_NAK(x) \ + (((x) & BIT_MASK_PCIE_CFG_TIMER_MOD_ACK_NAK) \ + << BIT_SHIFT_PCIE_CFG_TIMER_MOD_ACK_NAK) +#define BITS_PCIE_CFG_TIMER_MOD_ACK_NAK \ + (BIT_MASK_PCIE_CFG_TIMER_MOD_ACK_NAK \ + << BIT_SHIFT_PCIE_CFG_TIMER_MOD_ACK_NAK) +#define BIT_CLEAR_PCIE_CFG_TIMER_MOD_ACK_NAK(x) \ + ((x) & (~BITS_PCIE_CFG_TIMER_MOD_ACK_NAK)) +#define BIT_GET_PCIE_CFG_TIMER_MOD_ACK_NAK(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_TIMER_MOD_ACK_NAK) & \ + BIT_MASK_PCIE_CFG_TIMER_MOD_ACK_NAK) +#define BIT_SET_PCIE_CFG_TIMER_MOD_ACK_NAK(x, v) \ + (BIT_CLEAR_PCIE_CFG_TIMER_MOD_ACK_NAK(x) | \ + BIT_PCIE_CFG_TIMER_MOD_ACK_NAK(v)) + +/* 2 REG_PCIE_CFG_TIMER_MODIFIER_FOR_FLOW_CONTROL_WATCHDOG (Offset 0x071B) */ + +#define BIT_PCIE_CFG_BYPASS_L1_SUBSTATE_OPTION BIT(7) + +#define BIT_SHIFT_PCIE_CFG_FAST_LINK_SCALING_FACTOR 5 +#define BIT_MASK_PCIE_CFG_FAST_LINK_SCALING_FACTOR 0x3 +#define BIT_PCIE_CFG_FAST_LINK_SCALING_FACTOR(x) \ + (((x) & BIT_MASK_PCIE_CFG_FAST_LINK_SCALING_FACTOR) \ + << BIT_SHIFT_PCIE_CFG_FAST_LINK_SCALING_FACTOR) +#define BITS_PCIE_CFG_FAST_LINK_SCALING_FACTOR \ + (BIT_MASK_PCIE_CFG_FAST_LINK_SCALING_FACTOR \ + << BIT_SHIFT_PCIE_CFG_FAST_LINK_SCALING_FACTOR) +#define BIT_CLEAR_PCIE_CFG_FAST_LINK_SCALING_FACTOR(x) \ + ((x) & (~BITS_PCIE_CFG_FAST_LINK_SCALING_FACTOR)) +#define BIT_GET_PCIE_CFG_FAST_LINK_SCALING_FACTOR(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_FAST_LINK_SCALING_FACTOR) & \ + BIT_MASK_PCIE_CFG_FAST_LINK_SCALING_FACTOR) +#define BIT_SET_PCIE_CFG_FAST_LINK_SCALING_FACTOR(x, v) \ + (BIT_CLEAR_PCIE_CFG_FAST_LINK_SCALING_FACTOR(x) | \ + BIT_PCIE_CFG_FAST_LINK_SCALING_FACTOR(v)) + +#define BIT_SHIFT_PCIE_CFG_UPDATE_FREQ_TIMER 0 +#define BIT_MASK_PCIE_CFG_UPDATE_FREQ_TIMER 0x1f +#define BIT_PCIE_CFG_UPDATE_FREQ_TIMER(x) \ + (((x) & BIT_MASK_PCIE_CFG_UPDATE_FREQ_TIMER) \ + << BIT_SHIFT_PCIE_CFG_UPDATE_FREQ_TIMER) +#define BITS_PCIE_CFG_UPDATE_FREQ_TIMER \ + (BIT_MASK_PCIE_CFG_UPDATE_FREQ_TIMER \ + << BIT_SHIFT_PCIE_CFG_UPDATE_FREQ_TIMER) +#define BIT_CLEAR_PCIE_CFG_UPDATE_FREQ_TIMER(x) \ + ((x) & (~BITS_PCIE_CFG_UPDATE_FREQ_TIMER)) +#define BIT_GET_PCIE_CFG_UPDATE_FREQ_TIMER(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_UPDATE_FREQ_TIMER) & \ + BIT_MASK_PCIE_CFG_UPDATE_FREQ_TIMER) +#define BIT_SET_PCIE_CFG_UPDATE_FREQ_TIMER(x, v) \ + (BIT_CLEAR_PCIE_CFG_UPDATE_FREQ_TIMER(x) | \ + BIT_PCIE_CFG_UPDATE_FREQ_TIMER(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_CSI_RPT_INFO (Offset 0x071C) */ + +#define BIT_WMAC_CHECK_SOUNDING_SEQ BIT(30) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CFG_SKP_INTERVAL_VALUE_L (Offset 0x071C) */ + +#define BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_L 0 +#define BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_L 0xff +#define BIT_PCIE_CFG_SKP_INTERVAL_VALUE_L(x) \ + (((x) & BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_L) \ + << BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_L) +#define BITS_PCIE_CFG_SKP_INTERVAL_VALUE_L \ + (BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_L \ + << BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_L) +#define BIT_CLEAR_PCIE_CFG_SKP_INTERVAL_VALUE_L(x) \ + ((x) & (~BITS_PCIE_CFG_SKP_INTERVAL_VALUE_L)) +#define BIT_GET_PCIE_CFG_SKP_INTERVAL_VALUE_L(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_L) & \ + BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_L) +#define BIT_SET_PCIE_CFG_SKP_INTERVAL_VALUE_L(x, v) \ + (BIT_CLEAR_PCIE_CFG_SKP_INTERVAL_VALUE_L(x) | \ + BIT_PCIE_CFG_SKP_INTERVAL_VALUE_L(v)) + +/* 2 REG_PCIE_CFG_SKP_INTERVAL_VALUE_H (Offset 0x071D) */ + +#define BIT_PCIE_CFG_DISABLE_FC_WATCHDOG_TIMER BIT(7) + +#define BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_H 0 +#define BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_H 0x7 +#define BIT_PCIE_CFG_SKP_INTERVAL_VALUE_H(x) \ + (((x) & BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_H) \ + << BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_H) +#define BITS_PCIE_CFG_SKP_INTERVAL_VALUE_H \ + (BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_H \ + << BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_H) +#define BIT_CLEAR_PCIE_CFG_SKP_INTERVAL_VALUE_H(x) \ + ((x) & (~BITS_PCIE_CFG_SKP_INTERVAL_VALUE_H)) +#define BIT_GET_PCIE_CFG_SKP_INTERVAL_VALUE_H(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_H) & \ + BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_H) +#define BIT_SET_PCIE_CFG_SKP_INTERVAL_VALUE_H(x, v) \ + (BIT_CLEAR_PCIE_CFG_SKP_INTERVAL_VALUE_H(x) | \ + BIT_PCIE_CFG_SKP_INTERVAL_VALUE_H(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NS_ARP_CTRL (Offset 0x0720) */ + +#define BIT_R_WMAC_NSARP_RSPEN BIT(15) +#define BIT_R_WMAC_NSARP_RARP BIT(9) +#define BIT_R_WMAC_NSARP_RIPV6 BIT(8) + +#define BIT_SHIFT_R_WMAC_NSARP_MODEN 6 +#define BIT_MASK_R_WMAC_NSARP_MODEN 0x3 +#define BIT_R_WMAC_NSARP_MODEN(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_MODEN) << BIT_SHIFT_R_WMAC_NSARP_MODEN) +#define BITS_R_WMAC_NSARP_MODEN \ + (BIT_MASK_R_WMAC_NSARP_MODEN << BIT_SHIFT_R_WMAC_NSARP_MODEN) +#define BIT_CLEAR_R_WMAC_NSARP_MODEN(x) ((x) & (~BITS_R_WMAC_NSARP_MODEN)) +#define BIT_GET_R_WMAC_NSARP_MODEN(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN) & BIT_MASK_R_WMAC_NSARP_MODEN) +#define BIT_SET_R_WMAC_NSARP_MODEN(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_MODEN(x) | BIT_R_WMAC_NSARP_MODEN(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPFTP 4 +#define BIT_MASK_R_WMAC_NSARP_RSPFTP 0x3 +#define BIT_R_WMAC_NSARP_RSPFTP(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP) << BIT_SHIFT_R_WMAC_NSARP_RSPFTP) +#define BITS_R_WMAC_NSARP_RSPFTP \ + (BIT_MASK_R_WMAC_NSARP_RSPFTP << BIT_SHIFT_R_WMAC_NSARP_RSPFTP) +#define BIT_CLEAR_R_WMAC_NSARP_RSPFTP(x) ((x) & (~BITS_R_WMAC_NSARP_RSPFTP)) +#define BIT_GET_R_WMAC_NSARP_RSPFTP(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP) & BIT_MASK_R_WMAC_NSARP_RSPFTP) +#define BIT_SET_R_WMAC_NSARP_RSPFTP(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPFTP(x) | BIT_R_WMAC_NSARP_RSPFTP(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPSEC 0 +#define BIT_MASK_R_WMAC_NSARP_RSPSEC 0xf +#define BIT_R_WMAC_NSARP_RSPSEC(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC) << BIT_SHIFT_R_WMAC_NSARP_RSPSEC) +#define BITS_R_WMAC_NSARP_RSPSEC \ + (BIT_MASK_R_WMAC_NSARP_RSPSEC << BIT_SHIFT_R_WMAC_NSARP_RSPSEC) +#define BIT_CLEAR_R_WMAC_NSARP_RSPSEC(x) ((x) & (~BITS_R_WMAC_NSARP_RSPSEC)) +#define BIT_GET_R_WMAC_NSARP_RSPSEC(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC) & BIT_MASK_R_WMAC_NSARP_RSPSEC) +#define BIT_SET_R_WMAC_NSARP_RSPSEC(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPSEC(x) | BIT_R_WMAC_NSARP_RSPSEC(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NS_ARP_INFO (Offset 0x0724) */ + +#define BIT_REQ_IS_MCNS BIT(23) +#define BIT_REQ_IS_UCNS BIT(22) +#define BIT_REQ_IS_USNS BIT(21) +#define BIT_REQ_IS_ARP BIT(20) +#define BIT_EXPRSP_MH_WITHQC BIT(19) + +#define BIT_SHIFT_EXPRSP_SECTYPE 16 +#define BIT_MASK_EXPRSP_SECTYPE 0x7 +#define BIT_EXPRSP_SECTYPE(x) \ + (((x) & BIT_MASK_EXPRSP_SECTYPE) << BIT_SHIFT_EXPRSP_SECTYPE) +#define BITS_EXPRSP_SECTYPE \ + (BIT_MASK_EXPRSP_SECTYPE << BIT_SHIFT_EXPRSP_SECTYPE) +#define BIT_CLEAR_EXPRSP_SECTYPE(x) ((x) & (~BITS_EXPRSP_SECTYPE)) +#define BIT_GET_EXPRSP_SECTYPE(x) \ + (((x) >> BIT_SHIFT_EXPRSP_SECTYPE) & BIT_MASK_EXPRSP_SECTYPE) +#define BIT_SET_EXPRSP_SECTYPE(x, v) \ + (BIT_CLEAR_EXPRSP_SECTYPE(x) | BIT_EXPRSP_SECTYPE(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0 8 +#define BIT_MASK_EXPRSP_CHKSM_7_TO_0 0xff +#define BIT_EXPRSP_CHKSM_7_TO_0(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0) << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0) +#define BITS_EXPRSP_CHKSM_7_TO_0 \ + (BIT_MASK_EXPRSP_CHKSM_7_TO_0 << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0) +#define BIT_CLEAR_EXPRSP_CHKSM_7_TO_0(x) ((x) & (~BITS_EXPRSP_CHKSM_7_TO_0)) +#define BIT_GET_EXPRSP_CHKSM_7_TO_0(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0) & BIT_MASK_EXPRSP_CHKSM_7_TO_0) +#define BIT_SET_EXPRSP_CHKSM_7_TO_0(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_7_TO_0(x) | BIT_EXPRSP_CHKSM_7_TO_0(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8 0 +#define BIT_MASK_EXPRSP_CHKSM_15_TO_8 0xff +#define BIT_EXPRSP_CHKSM_15_TO_8(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8) \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8) +#define BITS_EXPRSP_CHKSM_15_TO_8 \ + (BIT_MASK_EXPRSP_CHKSM_15_TO_8 << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8) +#define BIT_CLEAR_EXPRSP_CHKSM_15_TO_8(x) ((x) & (~BITS_EXPRSP_CHKSM_15_TO_8)) +#define BIT_GET_EXPRSP_CHKSM_15_TO_8(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8) & \ + BIT_MASK_EXPRSP_CHKSM_15_TO_8) +#define BIT_SET_EXPRSP_CHKSM_15_TO_8(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_15_TO_8(x) | BIT_EXPRSP_CHKSM_15_TO_8(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PCIE_CFG_L1_UNIT_SEL (Offset 0x0724) */ + +#define BIT_SHIFT_PCIE_CFG_L1_UNIT_SEL 0 +#define BIT_MASK_PCIE_CFG_L1_UNIT_SEL 0xff +#define BIT_PCIE_CFG_L1_UNIT_SEL(x) \ + (((x) & BIT_MASK_PCIE_CFG_L1_UNIT_SEL) \ + << BIT_SHIFT_PCIE_CFG_L1_UNIT_SEL) +#define BITS_PCIE_CFG_L1_UNIT_SEL \ + (BIT_MASK_PCIE_CFG_L1_UNIT_SEL << BIT_SHIFT_PCIE_CFG_L1_UNIT_SEL) +#define BIT_CLEAR_PCIE_CFG_L1_UNIT_SEL(x) ((x) & (~BITS_PCIE_CFG_L1_UNIT_SEL)) +#define BIT_GET_PCIE_CFG_L1_UNIT_SEL(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_L1_UNIT_SEL) & \ + BIT_MASK_PCIE_CFG_L1_UNIT_SEL) +#define BIT_SET_PCIE_CFG_L1_UNIT_SEL(x, v) \ + (BIT_CLEAR_PCIE_CFG_L1_UNIT_SEL(x) | BIT_PCIE_CFG_L1_UNIT_SEL(v)) + +/* 2 REG_PCIE_CFG_MIN_CLKREQ_SEL (Offset 0x0725) */ + +#define BIT_SHIFT_PCIE_CFG_MIN_CLKREQ_SEL 0 +#define BIT_MASK_PCIE_CFG_MIN_CLKREQ_SEL 0xf +#define BIT_PCIE_CFG_MIN_CLKREQ_SEL(x) \ + (((x) & BIT_MASK_PCIE_CFG_MIN_CLKREQ_SEL) \ + << BIT_SHIFT_PCIE_CFG_MIN_CLKREQ_SEL) +#define BITS_PCIE_CFG_MIN_CLKREQ_SEL \ + (BIT_MASK_PCIE_CFG_MIN_CLKREQ_SEL << BIT_SHIFT_PCIE_CFG_MIN_CLKREQ_SEL) +#define BIT_CLEAR_PCIE_CFG_MIN_CLKREQ_SEL(x) \ + ((x) & (~BITS_PCIE_CFG_MIN_CLKREQ_SEL)) +#define BIT_GET_PCIE_CFG_MIN_CLKREQ_SEL(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_MIN_CLKREQ_SEL) & \ + BIT_MASK_PCIE_CFG_MIN_CLKREQ_SEL) +#define BIT_SET_PCIE_CFG_MIN_CLKREQ_SEL(x, v) \ + (BIT_CLEAR_PCIE_CFG_MIN_CLKREQ_SEL(x) | BIT_PCIE_CFG_MIN_CLKREQ_SEL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP_V1 (Offset 0x0728) */ + +#define BIT_SHIFT_WMAC_ARPIP 0 +#define BIT_MASK_WMAC_ARPIP 0xffffffffL +#define BIT_WMAC_ARPIP(x) (((x) & BIT_MASK_WMAC_ARPIP) << BIT_SHIFT_WMAC_ARPIP) +#define BITS_WMAC_ARPIP (BIT_MASK_WMAC_ARPIP << BIT_SHIFT_WMAC_ARPIP) +#define BIT_CLEAR_WMAC_ARPIP(x) ((x) & (~BITS_WMAC_ARPIP)) +#define BIT_GET_WMAC_ARPIP(x) \ + (((x) >> BIT_SHIFT_WMAC_ARPIP) & BIT_MASK_WMAC_ARPIP) +#define BIT_SET_WMAC_ARPIP(x, v) (BIT_CLEAR_WMAC_ARPIP(x) | BIT_WMAC_ARPIP(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_SHIFT_UPD_BFMEE_USERID 13 +#define BIT_MASK_UPD_BFMEE_USERID 0x7 +#define BIT_UPD_BFMEE_USERID(x) \ + (((x) & BIT_MASK_UPD_BFMEE_USERID) << BIT_SHIFT_UPD_BFMEE_USERID) +#define BITS_UPD_BFMEE_USERID \ + (BIT_MASK_UPD_BFMEE_USERID << BIT_SHIFT_UPD_BFMEE_USERID) +#define BIT_CLEAR_UPD_BFMEE_USERID(x) ((x) & (~BITS_UPD_BFMEE_USERID)) +#define BIT_GET_UPD_BFMEE_USERID(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_USERID) & BIT_MASK_UPD_BFMEE_USERID) +#define BIT_SET_UPD_BFMEE_USERID(x, v) \ + (BIT_CLEAR_UPD_BFMEE_USERID(x) | BIT_UPD_BFMEE_USERID(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RX_CSI_RPT_INFO_V1 (Offset 0x072C) */ + +#define BIT_WRITE_USERID BIT(12) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_UPD_BFMEE_FBTP BIT(12) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RX_CSI_RPT_INFO_V1 (Offset 0x072C) */ + +#define BIT_SHIFT_WRITE_BW 10 +#define BIT_MASK_WRITE_BW 0x3 +#define BIT_WRITE_BW(x) (((x) & BIT_MASK_WRITE_BW) << BIT_SHIFT_WRITE_BW) +#define BITS_WRITE_BW (BIT_MASK_WRITE_BW << BIT_SHIFT_WRITE_BW) +#define BIT_CLEAR_WRITE_BW(x) ((x) & (~BITS_WRITE_BW)) +#define BIT_GET_WRITE_BW(x) (((x) >> BIT_SHIFT_WRITE_BW) & BIT_MASK_WRITE_BW) +#define BIT_SET_WRITE_BW(x, v) (BIT_CLEAR_WRITE_BW(x) | BIT_WRITE_BW(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_SHIFT_UPD_BFMEE_BW_V1 10 +#define BIT_MASK_UPD_BFMEE_BW_V1 0x3 +#define BIT_UPD_BFMEE_BW_V1(x) \ + (((x) & BIT_MASK_UPD_BFMEE_BW_V1) << BIT_SHIFT_UPD_BFMEE_BW_V1) +#define BITS_UPD_BFMEE_BW_V1 \ + (BIT_MASK_UPD_BFMEE_BW_V1 << BIT_SHIFT_UPD_BFMEE_BW_V1) +#define BIT_CLEAR_UPD_BFMEE_BW_V1(x) ((x) & (~BITS_UPD_BFMEE_BW_V1)) +#define BIT_GET_UPD_BFMEE_BW_V1(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_BW_V1) & BIT_MASK_UPD_BFMEE_BW_V1) +#define BIT_SET_UPD_BFMEE_BW_V1(x, v) \ + (BIT_CLEAR_UPD_BFMEE_BW_V1(x) | BIT_UPD_BFMEE_BW_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RX_CSI_RPT_INFO_V1 (Offset 0x072C) */ + +#define BIT_SHIFT_WRITE_CB 8 +#define BIT_MASK_WRITE_CB 0x3 +#define BIT_WRITE_CB(x) (((x) & BIT_MASK_WRITE_CB) << BIT_SHIFT_WRITE_CB) +#define BITS_WRITE_CB (BIT_MASK_WRITE_CB << BIT_SHIFT_WRITE_CB) +#define BIT_CLEAR_WRITE_CB(x) ((x) & (~BITS_WRITE_CB)) +#define BIT_GET_WRITE_CB(x) (((x) >> BIT_SHIFT_WRITE_CB) & BIT_MASK_WRITE_CB) +#define BIT_SET_WRITE_CB(x, v) (BIT_CLEAR_WRITE_CB(x) | BIT_WRITE_CB(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_SHIFT_UPD_BFMEE_CB 8 +#define BIT_MASK_UPD_BFMEE_CB 0x3 +#define BIT_UPD_BFMEE_CB(x) \ + (((x) & BIT_MASK_UPD_BFMEE_CB) << BIT_SHIFT_UPD_BFMEE_CB) +#define BITS_UPD_BFMEE_CB (BIT_MASK_UPD_BFMEE_CB << BIT_SHIFT_UPD_BFMEE_CB) +#define BIT_CLEAR_UPD_BFMEE_CB(x) ((x) & (~BITS_UPD_BFMEE_CB)) +#define BIT_GET_UPD_BFMEE_CB(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_CB) & BIT_MASK_UPD_BFMEE_CB) +#define BIT_SET_UPD_BFMEE_CB(x, v) \ + (BIT_CLEAR_UPD_BFMEE_CB(x) | BIT_UPD_BFMEE_CB(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RX_CSI_RPT_INFO_V1 (Offset 0x072C) */ + +#define BIT_SHIFT_WRITE_GROUPING 6 +#define BIT_MASK_WRITE_GROUPING 0x3 +#define BIT_WRITE_GROUPING(x) \ + (((x) & BIT_MASK_WRITE_GROUPING) << BIT_SHIFT_WRITE_GROUPING) +#define BITS_WRITE_GROUPING \ + (BIT_MASK_WRITE_GROUPING << BIT_SHIFT_WRITE_GROUPING) +#define BIT_CLEAR_WRITE_GROUPING(x) ((x) & (~BITS_WRITE_GROUPING)) +#define BIT_GET_WRITE_GROUPING(x) \ + (((x) >> BIT_SHIFT_WRITE_GROUPING) & BIT_MASK_WRITE_GROUPING) +#define BIT_SET_WRITE_GROUPING(x, v) \ + (BIT_CLEAR_WRITE_GROUPING(x) | BIT_WRITE_GROUPING(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_SHIFT_UPD_BFMEE_NG 6 +#define BIT_MASK_UPD_BFMEE_NG 0x3 +#define BIT_UPD_BFMEE_NG(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NG) << BIT_SHIFT_UPD_BFMEE_NG) +#define BITS_UPD_BFMEE_NG (BIT_MASK_UPD_BFMEE_NG << BIT_SHIFT_UPD_BFMEE_NG) +#define BIT_CLEAR_UPD_BFMEE_NG(x) ((x) & (~BITS_UPD_BFMEE_NG)) +#define BIT_GET_UPD_BFMEE_NG(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NG) & BIT_MASK_UPD_BFMEE_NG) +#define BIT_SET_UPD_BFMEE_NG(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NG(x) | BIT_UPD_BFMEE_NG(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RX_CSI_RPT_INFO_V1 (Offset 0x072C) */ + +#define BIT_SHIFT_WRITE_NR 3 +#define BIT_MASK_WRITE_NR 0x7 +#define BIT_WRITE_NR(x) (((x) & BIT_MASK_WRITE_NR) << BIT_SHIFT_WRITE_NR) +#define BITS_WRITE_NR (BIT_MASK_WRITE_NR << BIT_SHIFT_WRITE_NR) +#define BIT_CLEAR_WRITE_NR(x) ((x) & (~BITS_WRITE_NR)) +#define BIT_GET_WRITE_NR(x) (((x) >> BIT_SHIFT_WRITE_NR) & BIT_MASK_WRITE_NR) +#define BIT_SET_WRITE_NR(x, v) (BIT_CLEAR_WRITE_NR(x) | BIT_WRITE_NR(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_SHIFT_UPD_BFMEE_NR 3 +#define BIT_MASK_UPD_BFMEE_NR 0x7 +#define BIT_UPD_BFMEE_NR(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NR) << BIT_SHIFT_UPD_BFMEE_NR) +#define BITS_UPD_BFMEE_NR (BIT_MASK_UPD_BFMEE_NR << BIT_SHIFT_UPD_BFMEE_NR) +#define BIT_CLEAR_UPD_BFMEE_NR(x) ((x) & (~BITS_UPD_BFMEE_NR)) +#define BIT_GET_UPD_BFMEE_NR(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NR) & BIT_MASK_UPD_BFMEE_NR) +#define BIT_SET_UPD_BFMEE_NR(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NR(x) | BIT_UPD_BFMEE_NR(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RX_CSI_RPT_INFO_V1 (Offset 0x072C) */ + +#define BIT_SHIFT_WRITE_NC 0 +#define BIT_MASK_WRITE_NC 0x7 +#define BIT_WRITE_NC(x) (((x) & BIT_MASK_WRITE_NC) << BIT_SHIFT_WRITE_NC) +#define BITS_WRITE_NC (BIT_MASK_WRITE_NC << BIT_SHIFT_WRITE_NC) +#define BIT_CLEAR_WRITE_NC(x) ((x) & (~BITS_WRITE_NC)) +#define BIT_GET_WRITE_NC(x) (((x) >> BIT_SHIFT_WRITE_NC) & BIT_MASK_WRITE_NC) +#define BIT_SET_WRITE_NC(x, v) (BIT_CLEAR_WRITE_NC(x) | BIT_WRITE_NC(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_SHIFT_UPD_BFMEE_NC 0 +#define BIT_MASK_UPD_BFMEE_NC 0x7 +#define BIT_UPD_BFMEE_NC(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NC) << BIT_SHIFT_UPD_BFMEE_NC) +#define BITS_UPD_BFMEE_NC (BIT_MASK_UPD_BFMEE_NC << BIT_SHIFT_UPD_BFMEE_NC) +#define BIT_CLEAR_UPD_BFMEE_NC(x) ((x) & (~BITS_UPD_BFMEE_NC)) +#define BIT_GET_UPD_BFMEE_NC(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NC) & BIT_MASK_UPD_BFMEE_NC) +#define BIT_SET_UPD_BFMEE_NC(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NC(x) | BIT_UPD_BFMEE_NC(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_SHIFT_BEAMFORMING_INFO 0 +#define BIT_MASK_BEAMFORMING_INFO 0xffffffffL +#define BIT_BEAMFORMING_INFO(x) \ + (((x) & BIT_MASK_BEAMFORMING_INFO) << BIT_SHIFT_BEAMFORMING_INFO) +#define BITS_BEAMFORMING_INFO \ + (BIT_MASK_BEAMFORMING_INFO << BIT_SHIFT_BEAMFORMING_INFO) +#define BIT_CLEAR_BEAMFORMING_INFO(x) ((x) & (~BITS_BEAMFORMING_INFO)) +#define BIT_GET_BEAMFORMING_INFO(x) \ + (((x) >> BIT_SHIFT_BEAMFORMING_INFO) & BIT_MASK_BEAMFORMING_INFO) +#define BIT_SET_BEAMFORMING_INFO(x, v) \ + (BIT_CLEAR_BEAMFORMING_INFO(x) | BIT_BEAMFORMING_INFO(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */ + +#define BIT_SHIFT_UPD_BFMEE_BW 0 +#define BIT_MASK_UPD_BFMEE_BW 0xfff +#define BIT_UPD_BFMEE_BW(x) \ + (((x) & BIT_MASK_UPD_BFMEE_BW) << BIT_SHIFT_UPD_BFMEE_BW) +#define BITS_UPD_BFMEE_BW (BIT_MASK_UPD_BFMEE_BW << BIT_SHIFT_UPD_BFMEE_BW) +#define BIT_CLEAR_UPD_BFMEE_BW(x) ((x) & (~BITS_UPD_BFMEE_BW)) +#define BIT_GET_UPD_BFMEE_BW(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_BW) & BIT_MASK_UPD_BFMEE_BW) +#define BIT_SET_UPD_BFMEE_BW(x, v) \ + (BIT_CLEAR_UPD_BFMEE_BW(x) | BIT_UPD_BFMEE_BW(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_IPV6 (Offset 0x0730) */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_0 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_0(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0) +#define BITS_R_WMAC_IPV6_MYIPAD_0 \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_0 << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0(x) ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_0)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_0(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_0) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_0(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0(x) | BIT_R_WMAC_IPV6_MYIPAD_0(v)) + +/* 2 REG_IPV6_1 (Offset 0x0734) */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_1 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_1(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1) +#define BITS_R_WMAC_IPV6_MYIPAD_1 \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_1 << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1(x) ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_1)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_1) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_1(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1(x) | BIT_R_WMAC_IPV6_MYIPAD_1(v)) + +/* 2 REG_IPV6_2 (Offset 0x0738) */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_2 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_2(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2) +#define BITS_R_WMAC_IPV6_MYIPAD_2 \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_2 << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2(x) ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_2)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_2(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_2) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_2(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2(x) | BIT_R_WMAC_IPV6_MYIPAD_2(v)) + +/* 2 REG_IPV6_3 (Offset 0x073C) */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_3 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_3(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3) +#define BITS_R_WMAC_IPV6_MYIPAD_3 \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_3 << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3(x) ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_3)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_3(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_3) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_3(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3(x) | BIT_R_WMAC_IPV6_MYIPAD_3(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG (Offset 0x0750) */ + +#define BIT_SHIFT_R_WMAC_CTX_SUBTYPE 4 +#define BIT_MASK_R_WMAC_CTX_SUBTYPE 0xf +#define BIT_R_WMAC_CTX_SUBTYPE(x) \ + (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE) << BIT_SHIFT_R_WMAC_CTX_SUBTYPE) +#define BITS_R_WMAC_CTX_SUBTYPE \ + (BIT_MASK_R_WMAC_CTX_SUBTYPE << BIT_SHIFT_R_WMAC_CTX_SUBTYPE) +#define BIT_CLEAR_R_WMAC_CTX_SUBTYPE(x) ((x) & (~BITS_R_WMAC_CTX_SUBTYPE)) +#define BIT_GET_R_WMAC_CTX_SUBTYPE(x) \ + (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE) & BIT_MASK_R_WMAC_CTX_SUBTYPE) +#define BIT_SET_R_WMAC_CTX_SUBTYPE(x, v) \ + (BIT_CLEAR_R_WMAC_CTX_SUBTYPE(x) | BIT_R_WMAC_CTX_SUBTYPE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG (Offset 0x0750) */ + +#define BIT_SHIFT_R_WMAC_RTX_SUBTYPE 0 +#define BIT_MASK_R_WMAC_RTX_SUBTYPE 0xf +#define BIT_R_WMAC_RTX_SUBTYPE(x) \ + (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE) << BIT_SHIFT_R_WMAC_RTX_SUBTYPE) +#define BITS_R_WMAC_RTX_SUBTYPE \ + (BIT_MASK_R_WMAC_RTX_SUBTYPE << BIT_SHIFT_R_WMAC_RTX_SUBTYPE) +#define BIT_CLEAR_R_WMAC_RTX_SUBTYPE(x) ((x) & (~BITS_R_WMAC_RTX_SUBTYPE)) +#define BIT_GET_R_WMAC_RTX_SUBTYPE(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE) & BIT_MASK_R_WMAC_RTX_SUBTYPE) +#define BIT_SET_R_WMAC_RTX_SUBTYPE(x, v) \ + (BIT_CLEAR_R_WMAC_RTX_SUBTYPE(x) | BIT_R_WMAC_RTX_SUBTYPE(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_SWAES_DIO_B63_B32 (Offset 0x0754) */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B63_B32 0 +#define BIT_MASK_WMAC_SWAES_DIO_B63_B32 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B63_B32(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B63_B32) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B63_B32) +#define BITS_WMAC_SWAES_DIO_B63_B32 \ + (BIT_MASK_WMAC_SWAES_DIO_B63_B32 << BIT_SHIFT_WMAC_SWAES_DIO_B63_B32) +#define BIT_CLEAR_WMAC_SWAES_DIO_B63_B32(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B63_B32)) +#define BIT_GET_WMAC_SWAES_DIO_B63_B32(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B63_B32) & \ + BIT_MASK_WMAC_SWAES_DIO_B63_B32) +#define BIT_SET_WMAC_SWAES_DIO_B63_B32(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B63_B32(x) | BIT_WMAC_SWAES_DIO_B63_B32(v)) + +/* 2 REG_WMAC_SWAES_DIO_B95_B64 (Offset 0x0758) */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B95_B64 0 +#define BIT_MASK_WMAC_SWAES_DIO_B95_B64 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B95_B64(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B95_B64) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B95_B64) +#define BITS_WMAC_SWAES_DIO_B95_B64 \ + (BIT_MASK_WMAC_SWAES_DIO_B95_B64 << BIT_SHIFT_WMAC_SWAES_DIO_B95_B64) +#define BIT_CLEAR_WMAC_SWAES_DIO_B95_B64(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B95_B64)) +#define BIT_GET_WMAC_SWAES_DIO_B95_B64(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B95_B64) & \ + BIT_MASK_WMAC_SWAES_DIO_B95_B64) +#define BIT_SET_WMAC_SWAES_DIO_B95_B64(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B95_B64(x) | BIT_WMAC_SWAES_DIO_B95_B64(v)) + +/* 2 REG_WMAC_SWAES_DIO_B127_B96 (Offset 0x075C) */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B127_B96 0 +#define BIT_MASK_WMAC_SWAES_DIO_B127_B96 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B127_B96(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B127_B96) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B127_B96) +#define BITS_WMAC_SWAES_DIO_B127_B96 \ + (BIT_MASK_WMAC_SWAES_DIO_B127_B96 << BIT_SHIFT_WMAC_SWAES_DIO_B127_B96) +#define BIT_CLEAR_WMAC_SWAES_DIO_B127_B96(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B127_B96)) +#define BIT_GET_WMAC_SWAES_DIO_B127_B96(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B127_B96) & \ + BIT_MASK_WMAC_SWAES_DIO_B127_B96) +#define BIT_SET_WMAC_SWAES_DIO_B127_B96(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B127_B96(x) | BIT_WMAC_SWAES_DIO_B127_B96(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_WMAC_SWAES_CFG (Offset 0x0760) */ + +#define BIT_SWAES_REQ BIT(7) +#define BIT_CLR_SWAES_REQ BIT(6) +#define BIT_R_WMAC_SWAES_WE BIT(3) +#define BIT_R_WMAC_SWAES_SEL BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_COEX_V2 (Offset 0x0762) */ + +#define BIT_GNT_BT_POLARITY BIT(12) +#define BIT_GNT_BT_BYPASS_PRIORITY BIT(8) + +#define BIT_SHIFT_TIMER 0 +#define BIT_MASK_TIMER 0xff +#define BIT_TIMER(x) (((x) & BIT_MASK_TIMER) << BIT_SHIFT_TIMER) +#define BITS_TIMER (BIT_MASK_TIMER << BIT_SHIFT_TIMER) +#define BIT_CLEAR_TIMER(x) ((x) & (~BITS_TIMER)) +#define BIT_GET_TIMER(x) (((x) >> BIT_SHIFT_TIMER) & BIT_MASK_TIMER) +#define BIT_SET_TIMER(x, v) (BIT_CLEAR_TIMER(x) | BIT_TIMER(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_COEX (Offset 0x0764) */ + +#define BIT_R_GNT_BT_RFC_SW BIT(12) +#define BIT_R_GNT_BT_RFC_SW_EN BIT(11) +#define BIT_R_GNT_BT_BB_SW BIT(10) +#define BIT_R_GNT_BT_BB_SW_EN BIT(9) +#define BIT_R_BT_CNT_THREN BIT(8) + +#define BIT_SHIFT_R_BT_CNT_THR 0 +#define BIT_MASK_R_BT_CNT_THR 0xff +#define BIT_R_BT_CNT_THR(x) \ + (((x) & BIT_MASK_R_BT_CNT_THR) << BIT_SHIFT_R_BT_CNT_THR) +#define BITS_R_BT_CNT_THR (BIT_MASK_R_BT_CNT_THR << BIT_SHIFT_R_BT_CNT_THR) +#define BIT_CLEAR_R_BT_CNT_THR(x) ((x) & (~BITS_R_BT_CNT_THR)) +#define BIT_GET_R_BT_CNT_THR(x) \ + (((x) >> BIT_SHIFT_R_BT_CNT_THR) & BIT_MASK_R_BT_CNT_THR) +#define BIT_SET_R_BT_CNT_THR(x, v) \ + (BIT_CLEAR_R_BT_CNT_THR(x) | BIT_R_BT_CNT_THR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WLAN_ACT_MASK_CTRL (Offset 0x0768) */ + +#define BIT_WLRX_TER_BY_CTL BIT(43) +#define BIT_WLRX_TER_BY_AD BIT(42) +#define BIT_ANT_DIVERSITY_SEL BIT(41) +#define BIT_ANTSEL_FOR_BT_CTRL_EN BIT(40) +#define BIT_WLACT_LOW_GNTWL_EN BIT(34) +#define BIT_WLACT_HIGH_GNTBT_EN BIT(33) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_WLAN_ACT_MASK_CTRL (Offset 0x0768) */ + +#define BIT_NAV_UPPER_V1 BIT(32) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WLAN_ACT_MASK_CTRL (Offset 0x0768) */ + +#define BIT_SHIFT_RXMYRTS_NAV_V1 8 +#define BIT_MASK_RXMYRTS_NAV_V1 0xff +#define BIT_RXMYRTS_NAV_V1(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_V1) << BIT_SHIFT_RXMYRTS_NAV_V1) +#define BITS_RXMYRTS_NAV_V1 \ + (BIT_MASK_RXMYRTS_NAV_V1 << BIT_SHIFT_RXMYRTS_NAV_V1) +#define BIT_CLEAR_RXMYRTS_NAV_V1(x) ((x) & (~BITS_RXMYRTS_NAV_V1)) +#define BIT_GET_RXMYRTS_NAV_V1(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1) & BIT_MASK_RXMYRTS_NAV_V1) +#define BIT_SET_RXMYRTS_NAV_V1(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_V1(x) | BIT_RXMYRTS_NAV_V1(v)) + +#define BIT_SHIFT_RTSRST_V1 0 +#define BIT_MASK_RTSRST_V1 0xff +#define BIT_RTSRST_V1(x) (((x) & BIT_MASK_RTSRST_V1) << BIT_SHIFT_RTSRST_V1) +#define BITS_RTSRST_V1 (BIT_MASK_RTSRST_V1 << BIT_SHIFT_RTSRST_V1) +#define BIT_CLEAR_RTSRST_V1(x) ((x) & (~BITS_RTSRST_V1)) +#define BIT_GET_RTSRST_V1(x) (((x) >> BIT_SHIFT_RTSRST_V1) & BIT_MASK_RTSRST_V1) +#define BIT_SET_RTSRST_V1(x, v) (BIT_CLEAR_RTSRST_V1(x) | BIT_RTSRST_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WLAN_ACT_MASK_CTRL_1 (Offset 0x076C) */ + +#define BIT_WLRX_TER_BY_CTL_1 BIT(11) +#define BIT_WLRX_TER_BY_AD_1 BIT(10) +#define BIT_ANT_DIVERSITY_SEL_1 BIT(9) +#define BIT_ANTSEL_FOR_BT_CTRL_EN_1 BIT(8) +#define BIT_WLACT_LOW_GNTWL_EN_1 BIT(2) +#define BIT_WLACT_HIGH_GNTBT_EN_1 BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WLAN_ACT_MASK_CTRL_1 (Offset 0x076C) */ + +#define BIT_NAV_UPPER_1_V1 BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_COEX_ENHANCED_INTR_CTRL (Offset 0x076E) */ + +#define BIT_SHIFT_BT_STAT_DELAY 12 +#define BIT_MASK_BT_STAT_DELAY 0xf +#define BIT_BT_STAT_DELAY(x) \ + (((x) & BIT_MASK_BT_STAT_DELAY) << BIT_SHIFT_BT_STAT_DELAY) +#define BITS_BT_STAT_DELAY (BIT_MASK_BT_STAT_DELAY << BIT_SHIFT_BT_STAT_DELAY) +#define BIT_CLEAR_BT_STAT_DELAY(x) ((x) & (~BITS_BT_STAT_DELAY)) +#define BIT_GET_BT_STAT_DELAY(x) \ + (((x) >> BIT_SHIFT_BT_STAT_DELAY) & BIT_MASK_BT_STAT_DELAY) +#define BIT_SET_BT_STAT_DELAY(x, v) \ + (BIT_CLEAR_BT_STAT_DELAY(x) | BIT_BT_STAT_DELAY(v)) + +#define BIT_SHIFT_BT_TRX_INIT_DETECT 8 +#define BIT_MASK_BT_TRX_INIT_DETECT 0xf +#define BIT_BT_TRX_INIT_DETECT(x) \ + (((x) & BIT_MASK_BT_TRX_INIT_DETECT) << BIT_SHIFT_BT_TRX_INIT_DETECT) +#define BITS_BT_TRX_INIT_DETECT \ + (BIT_MASK_BT_TRX_INIT_DETECT << BIT_SHIFT_BT_TRX_INIT_DETECT) +#define BIT_CLEAR_BT_TRX_INIT_DETECT(x) ((x) & (~BITS_BT_TRX_INIT_DETECT)) +#define BIT_GET_BT_TRX_INIT_DETECT(x) \ + (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT) & BIT_MASK_BT_TRX_INIT_DETECT) +#define BIT_SET_BT_TRX_INIT_DETECT(x, v) \ + (BIT_CLEAR_BT_TRX_INIT_DETECT(x) | BIT_BT_TRX_INIT_DETECT(v)) + +#define BIT_SHIFT_BT_PRI_DETECT_TO 4 +#define BIT_MASK_BT_PRI_DETECT_TO 0xf +#define BIT_BT_PRI_DETECT_TO(x) \ + (((x) & BIT_MASK_BT_PRI_DETECT_TO) << BIT_SHIFT_BT_PRI_DETECT_TO) +#define BITS_BT_PRI_DETECT_TO \ + (BIT_MASK_BT_PRI_DETECT_TO << BIT_SHIFT_BT_PRI_DETECT_TO) +#define BIT_CLEAR_BT_PRI_DETECT_TO(x) ((x) & (~BITS_BT_PRI_DETECT_TO)) +#define BIT_GET_BT_PRI_DETECT_TO(x) \ + (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO) & BIT_MASK_BT_PRI_DETECT_TO) +#define BIT_SET_BT_PRI_DETECT_TO(x, v) \ + (BIT_CLEAR_BT_PRI_DETECT_TO(x) | BIT_BT_PRI_DETECT_TO(v)) + +#define BIT_R_GRANTALL_WLMASK BIT(3) +#define BIT_STATIS_BT_EN BIT(2) +#define BIT_WL_ACT_MASK_ENABLE BIT(1) +#define BIT_ENHANCED_BT BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_BT_ACT_STATISTICS (Offset 0x0770) */ + +#define BIT_SHIFT_STATIS_BT_LO_RX (48 & CPU_OPT_WIDTH) +#define BIT_MASK_STATIS_BT_LO_RX 0xffff +#define BIT_STATIS_BT_LO_RX(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_RX) << BIT_SHIFT_STATIS_BT_LO_RX) +#define BITS_STATIS_BT_LO_RX \ + (BIT_MASK_STATIS_BT_LO_RX << BIT_SHIFT_STATIS_BT_LO_RX) +#define BIT_CLEAR_STATIS_BT_LO_RX(x) ((x) & (~BITS_STATIS_BT_LO_RX)) +#define BIT_GET_STATIS_BT_LO_RX(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_RX) & BIT_MASK_STATIS_BT_LO_RX) +#define BIT_SET_STATIS_BT_LO_RX(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_RX(x) | BIT_STATIS_BT_LO_RX(v)) + +#define BIT_SHIFT_STATIS_BT_LO_TX (32 & CPU_OPT_WIDTH) +#define BIT_MASK_STATIS_BT_LO_TX 0xffff +#define BIT_STATIS_BT_LO_TX(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_TX) << BIT_SHIFT_STATIS_BT_LO_TX) +#define BITS_STATIS_BT_LO_TX \ + (BIT_MASK_STATIS_BT_LO_TX << BIT_SHIFT_STATIS_BT_LO_TX) +#define BIT_CLEAR_STATIS_BT_LO_TX(x) ((x) & (~BITS_STATIS_BT_LO_TX)) +#define BIT_GET_STATIS_BT_LO_TX(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_TX) & BIT_MASK_STATIS_BT_LO_TX) +#define BIT_SET_STATIS_BT_LO_TX(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_TX(x) | BIT_STATIS_BT_LO_TX(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_ACT_STATISTICS (Offset 0x0770) */ + +#define BIT_SHIFT_STATIS_BT_HI_RX 16 +#define BIT_MASK_STATIS_BT_HI_RX 0xffff +#define BIT_STATIS_BT_HI_RX(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_RX) << BIT_SHIFT_STATIS_BT_HI_RX) +#define BITS_STATIS_BT_HI_RX \ + (BIT_MASK_STATIS_BT_HI_RX << BIT_SHIFT_STATIS_BT_HI_RX) +#define BIT_CLEAR_STATIS_BT_HI_RX(x) ((x) & (~BITS_STATIS_BT_HI_RX)) +#define BIT_GET_STATIS_BT_HI_RX(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_RX) & BIT_MASK_STATIS_BT_HI_RX) +#define BIT_SET_STATIS_BT_HI_RX(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_RX(x) | BIT_STATIS_BT_HI_RX(v)) + +#define BIT_SHIFT_STATIS_BT_HI_TX 0 +#define BIT_MASK_STATIS_BT_HI_TX 0xffff +#define BIT_STATIS_BT_HI_TX(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_TX) << BIT_SHIFT_STATIS_BT_HI_TX) +#define BITS_STATIS_BT_HI_TX \ + (BIT_MASK_STATIS_BT_HI_TX << BIT_SHIFT_STATIS_BT_HI_TX) +#define BIT_CLEAR_STATIS_BT_HI_TX(x) ((x) & (~BITS_STATIS_BT_HI_TX)) +#define BIT_GET_STATIS_BT_HI_TX(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_TX) & BIT_MASK_STATIS_BT_HI_TX) +#define BIT_SET_STATIS_BT_HI_TX(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_TX(x) | BIT_STATIS_BT_HI_TX(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_ACT_STATISTICS_1 (Offset 0x0774) */ + +#define BIT_APPEND_MACID_IN_RESP_EN_1 BIT(18) +#define BIT_ADDR2_MATCH_EN_1 BIT(17) + +#define BIT_SHIFT_STATIS_BT_LO_RX_1 16 +#define BIT_MASK_STATIS_BT_LO_RX_1 0xffff +#define BIT_STATIS_BT_LO_RX_1(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_RX_1) << BIT_SHIFT_STATIS_BT_LO_RX_1) +#define BITS_STATIS_BT_LO_RX_1 \ + (BIT_MASK_STATIS_BT_LO_RX_1 << BIT_SHIFT_STATIS_BT_LO_RX_1) +#define BIT_CLEAR_STATIS_BT_LO_RX_1(x) ((x) & (~BITS_STATIS_BT_LO_RX_1)) +#define BIT_GET_STATIS_BT_LO_RX_1(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_1) & BIT_MASK_STATIS_BT_LO_RX_1) +#define BIT_SET_STATIS_BT_LO_RX_1(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_RX_1(x) | BIT_STATIS_BT_LO_RX_1(v)) + +#define BIT_ANTTRN_EN_1 BIT(16) + +#define BIT_SHIFT_STATIS_BT_LO_TX_1 0 +#define BIT_MASK_STATIS_BT_LO_TX_1 0xffff +#define BIT_STATIS_BT_LO_TX_1(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_TX_1) << BIT_SHIFT_STATIS_BT_LO_TX_1) +#define BITS_STATIS_BT_LO_TX_1 \ + (BIT_MASK_STATIS_BT_LO_TX_1 << BIT_SHIFT_STATIS_BT_LO_TX_1) +#define BIT_CLEAR_STATIS_BT_LO_TX_1(x) ((x) & (~BITS_STATIS_BT_LO_TX_1)) +#define BIT_GET_STATIS_BT_LO_TX_1(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_1) & BIT_MASK_STATIS_BT_LO_TX_1) +#define BIT_SET_STATIS_BT_LO_TX_1(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_TX_1(x) | BIT_STATIS_BT_LO_TX_1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_STATISTICS_CONTROL_REGISTER (Offset 0x0778) */ + +#define BIT_SHIFT_R_BT_CMD_RPT 16 +#define BIT_MASK_R_BT_CMD_RPT 0xffff +#define BIT_R_BT_CMD_RPT(x) \ + (((x) & BIT_MASK_R_BT_CMD_RPT) << BIT_SHIFT_R_BT_CMD_RPT) +#define BITS_R_BT_CMD_RPT (BIT_MASK_R_BT_CMD_RPT << BIT_SHIFT_R_BT_CMD_RPT) +#define BIT_CLEAR_R_BT_CMD_RPT(x) ((x) & (~BITS_R_BT_CMD_RPT)) +#define BIT_GET_R_BT_CMD_RPT(x) \ + (((x) >> BIT_SHIFT_R_BT_CMD_RPT) & BIT_MASK_R_BT_CMD_RPT) +#define BIT_SET_R_BT_CMD_RPT(x, v) \ + (BIT_CLEAR_R_BT_CMD_RPT(x) | BIT_R_BT_CMD_RPT(v)) + +#define BIT_SHIFT_R_RPT_FROM_BT 8 +#define BIT_MASK_R_RPT_FROM_BT 0xff +#define BIT_R_RPT_FROM_BT(x) \ + (((x) & BIT_MASK_R_RPT_FROM_BT) << BIT_SHIFT_R_RPT_FROM_BT) +#define BITS_R_RPT_FROM_BT (BIT_MASK_R_RPT_FROM_BT << BIT_SHIFT_R_RPT_FROM_BT) +#define BIT_CLEAR_R_RPT_FROM_BT(x) ((x) & (~BITS_R_RPT_FROM_BT)) +#define BIT_GET_R_RPT_FROM_BT(x) \ + (((x) >> BIT_SHIFT_R_RPT_FROM_BT) & BIT_MASK_R_RPT_FROM_BT) +#define BIT_SET_R_RPT_FROM_BT(x, v) \ + (BIT_CLEAR_R_RPT_FROM_BT(x) | BIT_R_RPT_FROM_BT(v)) + +#define BIT_SHIFT_BT_HID_ISR_SET 6 +#define BIT_MASK_BT_HID_ISR_SET 0x3 +#define BIT_BT_HID_ISR_SET(x) \ + (((x) & BIT_MASK_BT_HID_ISR_SET) << BIT_SHIFT_BT_HID_ISR_SET) +#define BITS_BT_HID_ISR_SET \ + (BIT_MASK_BT_HID_ISR_SET << BIT_SHIFT_BT_HID_ISR_SET) +#define BIT_CLEAR_BT_HID_ISR_SET(x) ((x) & (~BITS_BT_HID_ISR_SET)) +#define BIT_GET_BT_HID_ISR_SET(x) \ + (((x) >> BIT_SHIFT_BT_HID_ISR_SET) & BIT_MASK_BT_HID_ISR_SET) +#define BIT_SET_BT_HID_ISR_SET(x, v) \ + (BIT_CLEAR_BT_HID_ISR_SET(x) | BIT_BT_HID_ISR_SET(v)) + +#define BIT_TDMA_BT_START_NOTIFY BIT(5) +#define BIT_ENABLE_TDMA_FW_MODE BIT(4) +#define BIT_ENABLE_PTA_TDMA_MODE BIT(3) +#define BIT_ENABLE_COEXIST_TAB_IN_TDMA BIT(2) +#define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA BIT(1) +#define BIT_RTK_BT_ENABLE BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_STATUS_REPORT_REGISTER (Offset 0x077C) */ + +#define BIT_SHIFT_BT_PROFILE 24 +#define BIT_MASK_BT_PROFILE 0xff +#define BIT_BT_PROFILE(x) (((x) & BIT_MASK_BT_PROFILE) << BIT_SHIFT_BT_PROFILE) +#define BITS_BT_PROFILE (BIT_MASK_BT_PROFILE << BIT_SHIFT_BT_PROFILE) +#define BIT_CLEAR_BT_PROFILE(x) ((x) & (~BITS_BT_PROFILE)) +#define BIT_GET_BT_PROFILE(x) \ + (((x) >> BIT_SHIFT_BT_PROFILE) & BIT_MASK_BT_PROFILE) +#define BIT_SET_BT_PROFILE(x, v) (BIT_CLEAR_BT_PROFILE(x) | BIT_BT_PROFILE(v)) + +#define BIT_SHIFT_BT_POWER 16 +#define BIT_MASK_BT_POWER 0xff +#define BIT_BT_POWER(x) (((x) & BIT_MASK_BT_POWER) << BIT_SHIFT_BT_POWER) +#define BITS_BT_POWER (BIT_MASK_BT_POWER << BIT_SHIFT_BT_POWER) +#define BIT_CLEAR_BT_POWER(x) ((x) & (~BITS_BT_POWER)) +#define BIT_GET_BT_POWER(x) (((x) >> BIT_SHIFT_BT_POWER) & BIT_MASK_BT_POWER) +#define BIT_SET_BT_POWER(x, v) (BIT_CLEAR_BT_POWER(x) | BIT_BT_POWER(v)) + +#define BIT_SHIFT_BT_PREDECT_STATUS 8 +#define BIT_MASK_BT_PREDECT_STATUS 0xff +#define BIT_BT_PREDECT_STATUS(x) \ + (((x) & BIT_MASK_BT_PREDECT_STATUS) << BIT_SHIFT_BT_PREDECT_STATUS) +#define BITS_BT_PREDECT_STATUS \ + (BIT_MASK_BT_PREDECT_STATUS << BIT_SHIFT_BT_PREDECT_STATUS) +#define BIT_CLEAR_BT_PREDECT_STATUS(x) ((x) & (~BITS_BT_PREDECT_STATUS)) +#define BIT_GET_BT_PREDECT_STATUS(x) \ + (((x) >> BIT_SHIFT_BT_PREDECT_STATUS) & BIT_MASK_BT_PREDECT_STATUS) +#define BIT_SET_BT_PREDECT_STATUS(x, v) \ + (BIT_CLEAR_BT_PREDECT_STATUS(x) | BIT_BT_PREDECT_STATUS(v)) + +#define BIT_SHIFT_BT_CMD_INFO 0 +#define BIT_MASK_BT_CMD_INFO 0xff +#define BIT_BT_CMD_INFO(x) \ + (((x) & BIT_MASK_BT_CMD_INFO) << BIT_SHIFT_BT_CMD_INFO) +#define BITS_BT_CMD_INFO (BIT_MASK_BT_CMD_INFO << BIT_SHIFT_BT_CMD_INFO) +#define BIT_CLEAR_BT_CMD_INFO(x) ((x) & (~BITS_BT_CMD_INFO)) +#define BIT_GET_BT_CMD_INFO(x) \ + (((x) >> BIT_SHIFT_BT_CMD_INFO) & BIT_MASK_BT_CMD_INFO) +#define BIT_SET_BT_CMD_INFO(x, v) \ + (BIT_CLEAR_BT_CMD_INFO(x) | BIT_BT_CMD_INFO(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_INTERRUPT_CONTROL_REGISTER (Offset 0x0780) */ + +#define BIT_EN_MAC_NULL_PKT_NOTIFY BIT(31) +#define BIT_EN_WLAN_RPT_AND_BT_QUERY BIT(30) +#define BIT_EN_BT_STSTUS_RPT BIT(29) +#define BIT_EN_BT_POWER BIT(28) +#define BIT_EN_BT_CHANNEL BIT(27) +#define BIT_EN_BT_SLOT_CHANGE BIT(26) +#define BIT_EN_BT_PROFILE_OR_HID BIT(25) +#define BIT_WLAN_RPT_NOTIFY BIT(24) + +#define BIT_SHIFT_WLAN_RPT_DATA 16 +#define BIT_MASK_WLAN_RPT_DATA 0xff +#define BIT_WLAN_RPT_DATA(x) \ + (((x) & BIT_MASK_WLAN_RPT_DATA) << BIT_SHIFT_WLAN_RPT_DATA) +#define BITS_WLAN_RPT_DATA (BIT_MASK_WLAN_RPT_DATA << BIT_SHIFT_WLAN_RPT_DATA) +#define BIT_CLEAR_WLAN_RPT_DATA(x) ((x) & (~BITS_WLAN_RPT_DATA)) +#define BIT_GET_WLAN_RPT_DATA(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_DATA) & BIT_MASK_WLAN_RPT_DATA) +#define BIT_SET_WLAN_RPT_DATA(x, v) \ + (BIT_CLEAR_WLAN_RPT_DATA(x) | BIT_WLAN_RPT_DATA(v)) + +#define BIT_SHIFT_CMD_ID 8 +#define BIT_MASK_CMD_ID 0xff +#define BIT_CMD_ID(x) (((x) & BIT_MASK_CMD_ID) << BIT_SHIFT_CMD_ID) +#define BITS_CMD_ID (BIT_MASK_CMD_ID << BIT_SHIFT_CMD_ID) +#define BIT_CLEAR_CMD_ID(x) ((x) & (~BITS_CMD_ID)) +#define BIT_GET_CMD_ID(x) (((x) >> BIT_SHIFT_CMD_ID) & BIT_MASK_CMD_ID) +#define BIT_SET_CMD_ID(x, v) (BIT_CLEAR_CMD_ID(x) | BIT_CMD_ID(v)) + +#define BIT_SHIFT_BT_DATA 0 +#define BIT_MASK_BT_DATA 0xff +#define BIT_BT_DATA(x) (((x) & BIT_MASK_BT_DATA) << BIT_SHIFT_BT_DATA) +#define BITS_BT_DATA (BIT_MASK_BT_DATA << BIT_SHIFT_BT_DATA) +#define BIT_CLEAR_BT_DATA(x) ((x) & (~BITS_BT_DATA)) +#define BIT_GET_BT_DATA(x) (((x) >> BIT_SHIFT_BT_DATA) & BIT_MASK_BT_DATA) +#define BIT_SET_BT_DATA(x, v) (BIT_CLEAR_BT_DATA(x) | BIT_BT_DATA(v)) + +/* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER (Offset 0x0784) */ + +#define BIT_SHIFT_WLAN_RPT_TO 0 +#define BIT_MASK_WLAN_RPT_TO 0xff +#define BIT_WLAN_RPT_TO(x) \ + (((x) & BIT_MASK_WLAN_RPT_TO) << BIT_SHIFT_WLAN_RPT_TO) +#define BITS_WLAN_RPT_TO (BIT_MASK_WLAN_RPT_TO << BIT_SHIFT_WLAN_RPT_TO) +#define BIT_CLEAR_WLAN_RPT_TO(x) ((x) & (~BITS_WLAN_RPT_TO)) +#define BIT_GET_WLAN_RPT_TO(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_TO) & BIT_MASK_WLAN_RPT_TO) +#define BIT_SET_WLAN_RPT_TO(x, v) \ + (BIT_CLEAR_WLAN_RPT_TO(x) | BIT_WLAN_RPT_TO(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER (Offset 0x0785) */ + +#define BIT_SHIFT_ISOLATION_CHK_0 1 +#define BIT_MASK_ISOLATION_CHK_0 0x7fffff +#define BIT_ISOLATION_CHK_0(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_0) << BIT_SHIFT_ISOLATION_CHK_0) +#define BITS_ISOLATION_CHK_0 \ + (BIT_MASK_ISOLATION_CHK_0 << BIT_SHIFT_ISOLATION_CHK_0) +#define BIT_CLEAR_ISOLATION_CHK_0(x) ((x) & (~BITS_ISOLATION_CHK_0)) +#define BIT_GET_ISOLATION_CHK_0(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_0) & BIT_MASK_ISOLATION_CHK_0) +#define BIT_SET_ISOLATION_CHK_0(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_0(x) | BIT_ISOLATION_CHK_0(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER (Offset 0x0785) */ + +#define BIT_SHIFT_ISOLATION_CHK 1 +#define BIT_MASK_ISOLATION_CHK 0x7fffffffffffffffffffL +#define BIT_ISOLATION_CHK(x) \ + (((x) & BIT_MASK_ISOLATION_CHK) << BIT_SHIFT_ISOLATION_CHK) +#define BITS_ISOLATION_CHK (BIT_MASK_ISOLATION_CHK << BIT_SHIFT_ISOLATION_CHK) +#define BIT_CLEAR_ISOLATION_CHK(x) ((x) & (~BITS_ISOLATION_CHK)) +#define BIT_GET_ISOLATION_CHK(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK) & BIT_MASK_ISOLATION_CHK) +#define BIT_SET_ISOLATION_CHK(x, v) \ + (BIT_CLEAR_ISOLATION_CHK(x) | BIT_ISOLATION_CHK(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER (Offset 0x0785) */ + +#define BIT_ISOLATION_EN BIT(0) + +#define BIT_SHIFT_R_CCK_LEN 0 +#define BIT_MASK_R_CCK_LEN 0xffff +#define BIT_R_CCK_LEN(x) (((x) & BIT_MASK_R_CCK_LEN) << BIT_SHIFT_R_CCK_LEN) +#define BITS_R_CCK_LEN (BIT_MASK_R_CCK_LEN << BIT_SHIFT_R_CCK_LEN) +#define BIT_CLEAR_R_CCK_LEN(x) ((x) & (~BITS_R_CCK_LEN)) +#define BIT_GET_R_CCK_LEN(x) (((x) >> BIT_SHIFT_R_CCK_LEN) & BIT_MASK_R_CCK_LEN) +#define BIT_SET_R_CCK_LEN(x, v) (BIT_CLEAR_R_CCK_LEN(x) | BIT_R_CCK_LEN(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1 (Offset 0x0788) */ + +#define BIT_SHIFT_ISOLATION_CHK_1 0 +#define BIT_MASK_ISOLATION_CHK_1 0xffffffffL +#define BIT_ISOLATION_CHK_1(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_1) << BIT_SHIFT_ISOLATION_CHK_1) +#define BITS_ISOLATION_CHK_1 \ + (BIT_MASK_ISOLATION_CHK_1 << BIT_SHIFT_ISOLATION_CHK_1) +#define BIT_CLEAR_ISOLATION_CHK_1(x) ((x) & (~BITS_ISOLATION_CHK_1)) +#define BIT_GET_ISOLATION_CHK_1(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_1) & BIT_MASK_ISOLATION_CHK_1) +#define BIT_SET_ISOLATION_CHK_1(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_1(x) | BIT_ISOLATION_CHK_1(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2 (Offset 0x078C) */ + +#define BIT_SHIFT_ISOLATION_CHK_2 0 +#define BIT_MASK_ISOLATION_CHK_2 0xffffff +#define BIT_ISOLATION_CHK_2(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_2) << BIT_SHIFT_ISOLATION_CHK_2) +#define BITS_ISOLATION_CHK_2 \ + (BIT_MASK_ISOLATION_CHK_2 << BIT_SHIFT_ISOLATION_CHK_2) +#define BIT_CLEAR_ISOLATION_CHK_2(x) ((x) & (~BITS_ISOLATION_CHK_2)) +#define BIT_GET_ISOLATION_CHK_2(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_2) & BIT_MASK_ISOLATION_CHK_2) +#define BIT_SET_ISOLATION_CHK_2(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_2(x) | BIT_ISOLATION_CHK_2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_INTERRUPT_STATUS_REGISTER (Offset 0x078F) */ + +#define BIT_BT_HID_ISR BIT(7) +#define BIT_BT_QUERY_ISR BIT(6) +#define BIT_MAC_NULL_PKT_NOTIFY_ISR BIT(5) +#define BIT_WLAN_RPT_ISR BIT(4) +#define BIT_BT_POWER_ISR BIT(3) +#define BIT_BT_CHANNEL_ISR BIT(2) +#define BIT_BT_SLOT_CHANGE_ISR BIT(1) +#define BIT_BT_PROFILE_ISR BIT(0) + +/* 2 REG_BT_TDMA_TIME_REGISTER (Offset 0x0790) */ + +#define BIT_SHIFT_BT_TIME 6 +#define BIT_MASK_BT_TIME 0x3ffffff +#define BIT_BT_TIME(x) (((x) & BIT_MASK_BT_TIME) << BIT_SHIFT_BT_TIME) +#define BITS_BT_TIME (BIT_MASK_BT_TIME << BIT_SHIFT_BT_TIME) +#define BIT_CLEAR_BT_TIME(x) ((x) & (~BITS_BT_TIME)) +#define BIT_GET_BT_TIME(x) (((x) >> BIT_SHIFT_BT_TIME) & BIT_MASK_BT_TIME) +#define BIT_SET_BT_TIME(x, v) (BIT_CLEAR_BT_TIME(x) | BIT_BT_TIME(v)) + +#define BIT_SHIFT_BT_RPT_SAMPLE_RATE 0 +#define BIT_MASK_BT_RPT_SAMPLE_RATE 0x3f +#define BIT_BT_RPT_SAMPLE_RATE(x) \ + (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE) << BIT_SHIFT_BT_RPT_SAMPLE_RATE) +#define BITS_BT_RPT_SAMPLE_RATE \ + (BIT_MASK_BT_RPT_SAMPLE_RATE << BIT_SHIFT_BT_RPT_SAMPLE_RATE) +#define BIT_CLEAR_BT_RPT_SAMPLE_RATE(x) ((x) & (~BITS_BT_RPT_SAMPLE_RATE)) +#define BIT_GET_BT_RPT_SAMPLE_RATE(x) \ + (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE) & BIT_MASK_BT_RPT_SAMPLE_RATE) +#define BIT_SET_BT_RPT_SAMPLE_RATE(x, v) \ + (BIT_CLEAR_BT_RPT_SAMPLE_RATE(x) | BIT_BT_RPT_SAMPLE_RATE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_BT_ACT_REGISTER (Offset 0x0794) */ + +#define BIT_SHIFT_R_OFDM_LEN 26 +#define BIT_MASK_R_OFDM_LEN 0x3f +#define BIT_R_OFDM_LEN(x) (((x) & BIT_MASK_R_OFDM_LEN) << BIT_SHIFT_R_OFDM_LEN) +#define BITS_R_OFDM_LEN (BIT_MASK_R_OFDM_LEN << BIT_SHIFT_R_OFDM_LEN) +#define BIT_CLEAR_R_OFDM_LEN(x) ((x) & (~BITS_R_OFDM_LEN)) +#define BIT_GET_R_OFDM_LEN(x) \ + (((x) >> BIT_SHIFT_R_OFDM_LEN) & BIT_MASK_R_OFDM_LEN) +#define BIT_SET_R_OFDM_LEN(x, v) (BIT_CLEAR_R_OFDM_LEN(x) | BIT_R_OFDM_LEN(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_ACT_REGISTER (Offset 0x0794) */ + +#define BIT_SHIFT_BT_EISR_EN 16 +#define BIT_MASK_BT_EISR_EN 0xff +#define BIT_BT_EISR_EN(x) (((x) & BIT_MASK_BT_EISR_EN) << BIT_SHIFT_BT_EISR_EN) +#define BITS_BT_EISR_EN (BIT_MASK_BT_EISR_EN << BIT_SHIFT_BT_EISR_EN) +#define BIT_CLEAR_BT_EISR_EN(x) ((x) & (~BITS_BT_EISR_EN)) +#define BIT_GET_BT_EISR_EN(x) \ + (((x) >> BIT_SHIFT_BT_EISR_EN) & BIT_MASK_BT_EISR_EN) +#define BIT_SET_BT_EISR_EN(x, v) (BIT_CLEAR_BT_EISR_EN(x) | BIT_BT_EISR_EN(v)) + +#define BIT_BT_ACT_FALLING_ISR BIT(10) +#define BIT_BT_ACT_RISING_ISR BIT(9) +#define BIT_TDMA_TO_ISR BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_BT_ACT_REGISTER (Offset 0x0794) */ + +#define BIT_SHIFT_BT_CH 0 +#define BIT_MASK_BT_CH 0xff +#define BIT_BT_CH(x) (((x) & BIT_MASK_BT_CH) << BIT_SHIFT_BT_CH) +#define BITS_BT_CH (BIT_MASK_BT_CH << BIT_SHIFT_BT_CH) +#define BIT_CLEAR_BT_CH(x) ((x) & (~BITS_BT_CH)) +#define BIT_GET_BT_CH(x) (((x) >> BIT_SHIFT_BT_CH) & BIT_MASK_BT_CH) +#define BIT_SET_BT_CH(x, v) (BIT_CLEAR_BT_CH(x) | BIT_BT_CH(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BT_ACT_REGISTER (Offset 0x0794) */ + +#define BIT_SHIFT_BT_CH_V1 0 +#define BIT_MASK_BT_CH_V1 0x7f +#define BIT_BT_CH_V1(x) (((x) & BIT_MASK_BT_CH_V1) << BIT_SHIFT_BT_CH_V1) +#define BITS_BT_CH_V1 (BIT_MASK_BT_CH_V1 << BIT_SHIFT_BT_CH_V1) +#define BIT_CLEAR_BT_CH_V1(x) ((x) & (~BITS_BT_CH_V1)) +#define BIT_GET_BT_CH_V1(x) (((x) >> BIT_SHIFT_BT_CH_V1) & BIT_MASK_BT_CH_V1) +#define BIT_SET_BT_CH_V1(x, v) (BIT_CLEAR_BT_CH_V1(x) | BIT_BT_CH_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_OBFF_CTRL_BASIC (Offset 0x0798) */ + +#define BIT_OBFF_EN_V1 BIT(31) + +#define BIT_SHIFT_OBFF_STATE_V1 28 +#define BIT_MASK_OBFF_STATE_V1 0x3 +#define BIT_OBFF_STATE_V1(x) \ + (((x) & BIT_MASK_OBFF_STATE_V1) << BIT_SHIFT_OBFF_STATE_V1) +#define BITS_OBFF_STATE_V1 (BIT_MASK_OBFF_STATE_V1 << BIT_SHIFT_OBFF_STATE_V1) +#define BIT_CLEAR_OBFF_STATE_V1(x) ((x) & (~BITS_OBFF_STATE_V1)) +#define BIT_GET_OBFF_STATE_V1(x) \ + (((x) >> BIT_SHIFT_OBFF_STATE_V1) & BIT_MASK_OBFF_STATE_V1) +#define BIT_SET_OBFF_STATE_V1(x, v) \ + (BIT_CLEAR_OBFF_STATE_V1(x) | BIT_OBFF_STATE_V1(v)) + +#define BIT_OBFF_ACT_RXDMA_EN BIT(27) +#define BIT_OBFF_BLOCK_INT_EN BIT(26) +#define BIT_OBFF_AUTOACT_EN BIT(25) +#define BIT_OBFF_AUTOIDLE_EN BIT(24) + +#define BIT_SHIFT_WAKE_MAX_PLS 20 +#define BIT_MASK_WAKE_MAX_PLS 0x7 +#define BIT_WAKE_MAX_PLS(x) \ + (((x) & BIT_MASK_WAKE_MAX_PLS) << BIT_SHIFT_WAKE_MAX_PLS) +#define BITS_WAKE_MAX_PLS (BIT_MASK_WAKE_MAX_PLS << BIT_SHIFT_WAKE_MAX_PLS) +#define BIT_CLEAR_WAKE_MAX_PLS(x) ((x) & (~BITS_WAKE_MAX_PLS)) +#define BIT_GET_WAKE_MAX_PLS(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_PLS) & BIT_MASK_WAKE_MAX_PLS) +#define BIT_SET_WAKE_MAX_PLS(x, v) \ + (BIT_CLEAR_WAKE_MAX_PLS(x) | BIT_WAKE_MAX_PLS(v)) + +#define BIT_SHIFT_WAKE_MIN_PLS 16 +#define BIT_MASK_WAKE_MIN_PLS 0x7 +#define BIT_WAKE_MIN_PLS(x) \ + (((x) & BIT_MASK_WAKE_MIN_PLS) << BIT_SHIFT_WAKE_MIN_PLS) +#define BITS_WAKE_MIN_PLS (BIT_MASK_WAKE_MIN_PLS << BIT_SHIFT_WAKE_MIN_PLS) +#define BIT_CLEAR_WAKE_MIN_PLS(x) ((x) & (~BITS_WAKE_MIN_PLS)) +#define BIT_GET_WAKE_MIN_PLS(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_PLS) & BIT_MASK_WAKE_MIN_PLS) +#define BIT_SET_WAKE_MIN_PLS(x, v) \ + (BIT_CLEAR_WAKE_MIN_PLS(x) | BIT_WAKE_MIN_PLS(v)) + +#define BIT_SHIFT_WAKE_MAX_F2F 12 +#define BIT_MASK_WAKE_MAX_F2F 0x7 +#define BIT_WAKE_MAX_F2F(x) \ + (((x) & BIT_MASK_WAKE_MAX_F2F) << BIT_SHIFT_WAKE_MAX_F2F) +#define BITS_WAKE_MAX_F2F (BIT_MASK_WAKE_MAX_F2F << BIT_SHIFT_WAKE_MAX_F2F) +#define BIT_CLEAR_WAKE_MAX_F2F(x) ((x) & (~BITS_WAKE_MAX_F2F)) +#define BIT_GET_WAKE_MAX_F2F(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_F2F) & BIT_MASK_WAKE_MAX_F2F) +#define BIT_SET_WAKE_MAX_F2F(x, v) \ + (BIT_CLEAR_WAKE_MAX_F2F(x) | BIT_WAKE_MAX_F2F(v)) + +#define BIT_SHIFT_WAKE_MIN_F2F 8 +#define BIT_MASK_WAKE_MIN_F2F 0x7 +#define BIT_WAKE_MIN_F2F(x) \ + (((x) & BIT_MASK_WAKE_MIN_F2F) << BIT_SHIFT_WAKE_MIN_F2F) +#define BITS_WAKE_MIN_F2F (BIT_MASK_WAKE_MIN_F2F << BIT_SHIFT_WAKE_MIN_F2F) +#define BIT_CLEAR_WAKE_MIN_F2F(x) ((x) & (~BITS_WAKE_MIN_F2F)) +#define BIT_GET_WAKE_MIN_F2F(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_F2F) & BIT_MASK_WAKE_MIN_F2F) +#define BIT_SET_WAKE_MIN_F2F(x, v) \ + (BIT_CLEAR_WAKE_MIN_F2F(x) | BIT_WAKE_MIN_F2F(v)) + +#define BIT_APP_CPU_ACT_V1 BIT(3) +#define BIT_APP_OBFF_V1 BIT(2) +#define BIT_APP_IDLE_V1 BIT(1) +#define BIT_APP_INIT_V1 BIT(0) + +/* 2 REG_OBFF_CTRL2_TIMER (Offset 0x079C) */ + +#define BIT_SHIFT_RX_HIGH_TIMER_IDX 24 +#define BIT_MASK_RX_HIGH_TIMER_IDX 0x7 +#define BIT_RX_HIGH_TIMER_IDX(x) \ + (((x) & BIT_MASK_RX_HIGH_TIMER_IDX) << BIT_SHIFT_RX_HIGH_TIMER_IDX) +#define BITS_RX_HIGH_TIMER_IDX \ + (BIT_MASK_RX_HIGH_TIMER_IDX << BIT_SHIFT_RX_HIGH_TIMER_IDX) +#define BIT_CLEAR_RX_HIGH_TIMER_IDX(x) ((x) & (~BITS_RX_HIGH_TIMER_IDX)) +#define BIT_GET_RX_HIGH_TIMER_IDX(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX) & BIT_MASK_RX_HIGH_TIMER_IDX) +#define BIT_SET_RX_HIGH_TIMER_IDX(x, v) \ + (BIT_CLEAR_RX_HIGH_TIMER_IDX(x) | BIT_RX_HIGH_TIMER_IDX(v)) + +#define BIT_SHIFT_RX_MED_TIMER_IDX 16 +#define BIT_MASK_RX_MED_TIMER_IDX 0x7 +#define BIT_RX_MED_TIMER_IDX(x) \ + (((x) & BIT_MASK_RX_MED_TIMER_IDX) << BIT_SHIFT_RX_MED_TIMER_IDX) +#define BITS_RX_MED_TIMER_IDX \ + (BIT_MASK_RX_MED_TIMER_IDX << BIT_SHIFT_RX_MED_TIMER_IDX) +#define BIT_CLEAR_RX_MED_TIMER_IDX(x) ((x) & (~BITS_RX_MED_TIMER_IDX)) +#define BIT_GET_RX_MED_TIMER_IDX(x) \ + (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX) & BIT_MASK_RX_MED_TIMER_IDX) +#define BIT_SET_RX_MED_TIMER_IDX(x, v) \ + (BIT_CLEAR_RX_MED_TIMER_IDX(x) | BIT_RX_MED_TIMER_IDX(v)) + +#define BIT_SHIFT_RX_LOW_TIMER_IDX 8 +#define BIT_MASK_RX_LOW_TIMER_IDX 0x7 +#define BIT_RX_LOW_TIMER_IDX(x) \ + (((x) & BIT_MASK_RX_LOW_TIMER_IDX) << BIT_SHIFT_RX_LOW_TIMER_IDX) +#define BITS_RX_LOW_TIMER_IDX \ + (BIT_MASK_RX_LOW_TIMER_IDX << BIT_SHIFT_RX_LOW_TIMER_IDX) +#define BIT_CLEAR_RX_LOW_TIMER_IDX(x) ((x) & (~BITS_RX_LOW_TIMER_IDX)) +#define BIT_GET_RX_LOW_TIMER_IDX(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX) & BIT_MASK_RX_LOW_TIMER_IDX) +#define BIT_SET_RX_LOW_TIMER_IDX(x, v) \ + (BIT_CLEAR_RX_LOW_TIMER_IDX(x) | BIT_RX_LOW_TIMER_IDX(v)) + +#define BIT_SHIFT_OBFF_INT_TIMER_IDX 0 +#define BIT_MASK_OBFF_INT_TIMER_IDX 0x7 +#define BIT_OBFF_INT_TIMER_IDX(x) \ + (((x) & BIT_MASK_OBFF_INT_TIMER_IDX) << BIT_SHIFT_OBFF_INT_TIMER_IDX) +#define BITS_OBFF_INT_TIMER_IDX \ + (BIT_MASK_OBFF_INT_TIMER_IDX << BIT_SHIFT_OBFF_INT_TIMER_IDX) +#define BIT_CLEAR_OBFF_INT_TIMER_IDX(x) ((x) & (~BITS_OBFF_INT_TIMER_IDX)) +#define BIT_GET_OBFF_INT_TIMER_IDX(x) \ + (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX) & BIT_MASK_OBFF_INT_TIMER_IDX) +#define BIT_SET_OBFF_INT_TIMER_IDX(x, v) \ + (BIT_CLEAR_OBFF_INT_TIMER_IDX(x) | BIT_OBFF_INT_TIMER_IDX(v)) + +/* 2 REG_LTR_CTRL_BASIC (Offset 0x07A0) */ + +#define BIT_LTR_EN_V1 BIT(31) +#define BIT_LTR_HW_EN_V1 BIT(30) +#define BIT_LRT_ACT_CTS_EN BIT(29) +#define BIT_LTR_ACT_RXPKT_EN BIT(28) +#define BIT_LTR_ACT_RXDMA_EN BIT(27) +#define BIT_LTR_IDLE_NO_SNOOP BIT(26) +#define BIT_SPDUP_MGTPKT BIT(25) +#define BIT_RX_AGG_EN BIT(24) +#define BIT_APP_LTR_ACT BIT(23) +#define BIT_APP_LTR_IDLE BIT(22) + +#define BIT_SHIFT_HIGH_RATE_TRIG_SEL 20 +#define BIT_MASK_HIGH_RATE_TRIG_SEL 0x3 +#define BIT_HIGH_RATE_TRIG_SEL(x) \ + (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL) << BIT_SHIFT_HIGH_RATE_TRIG_SEL) +#define BITS_HIGH_RATE_TRIG_SEL \ + (BIT_MASK_HIGH_RATE_TRIG_SEL << BIT_SHIFT_HIGH_RATE_TRIG_SEL) +#define BIT_CLEAR_HIGH_RATE_TRIG_SEL(x) ((x) & (~BITS_HIGH_RATE_TRIG_SEL)) +#define BIT_GET_HIGH_RATE_TRIG_SEL(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL) & BIT_MASK_HIGH_RATE_TRIG_SEL) +#define BIT_SET_HIGH_RATE_TRIG_SEL(x, v) \ + (BIT_CLEAR_HIGH_RATE_TRIG_SEL(x) | BIT_HIGH_RATE_TRIG_SEL(v)) + +#define BIT_SHIFT_MED_RATE_TRIG_SEL 18 +#define BIT_MASK_MED_RATE_TRIG_SEL 0x3 +#define BIT_MED_RATE_TRIG_SEL(x) \ + (((x) & BIT_MASK_MED_RATE_TRIG_SEL) << BIT_SHIFT_MED_RATE_TRIG_SEL) +#define BITS_MED_RATE_TRIG_SEL \ + (BIT_MASK_MED_RATE_TRIG_SEL << BIT_SHIFT_MED_RATE_TRIG_SEL) +#define BIT_CLEAR_MED_RATE_TRIG_SEL(x) ((x) & (~BITS_MED_RATE_TRIG_SEL)) +#define BIT_GET_MED_RATE_TRIG_SEL(x) \ + (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL) & BIT_MASK_MED_RATE_TRIG_SEL) +#define BIT_SET_MED_RATE_TRIG_SEL(x, v) \ + (BIT_CLEAR_MED_RATE_TRIG_SEL(x) | BIT_MED_RATE_TRIG_SEL(v)) + +#define BIT_SHIFT_LOW_RATE_TRIG_SEL 16 +#define BIT_MASK_LOW_RATE_TRIG_SEL 0x3 +#define BIT_LOW_RATE_TRIG_SEL(x) \ + (((x) & BIT_MASK_LOW_RATE_TRIG_SEL) << BIT_SHIFT_LOW_RATE_TRIG_SEL) +#define BITS_LOW_RATE_TRIG_SEL \ + (BIT_MASK_LOW_RATE_TRIG_SEL << BIT_SHIFT_LOW_RATE_TRIG_SEL) +#define BIT_CLEAR_LOW_RATE_TRIG_SEL(x) ((x) & (~BITS_LOW_RATE_TRIG_SEL)) +#define BIT_GET_LOW_RATE_TRIG_SEL(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL) & BIT_MASK_LOW_RATE_TRIG_SEL) +#define BIT_SET_LOW_RATE_TRIG_SEL(x, v) \ + (BIT_CLEAR_LOW_RATE_TRIG_SEL(x) | BIT_LOW_RATE_TRIG_SEL(v)) + +#define BIT_SHIFT_HIGH_RATE_BD_IDX 8 +#define BIT_MASK_HIGH_RATE_BD_IDX 0x7f +#define BIT_HIGH_RATE_BD_IDX(x) \ + (((x) & BIT_MASK_HIGH_RATE_BD_IDX) << BIT_SHIFT_HIGH_RATE_BD_IDX) +#define BITS_HIGH_RATE_BD_IDX \ + (BIT_MASK_HIGH_RATE_BD_IDX << BIT_SHIFT_HIGH_RATE_BD_IDX) +#define BIT_CLEAR_HIGH_RATE_BD_IDX(x) ((x) & (~BITS_HIGH_RATE_BD_IDX)) +#define BIT_GET_HIGH_RATE_BD_IDX(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX) & BIT_MASK_HIGH_RATE_BD_IDX) +#define BIT_SET_HIGH_RATE_BD_IDX(x, v) \ + (BIT_CLEAR_HIGH_RATE_BD_IDX(x) | BIT_HIGH_RATE_BD_IDX(v)) + +#define BIT_SHIFT_LOW_RATE_BD_IDX 0 +#define BIT_MASK_LOW_RATE_BD_IDX 0x7f +#define BIT_LOW_RATE_BD_IDX(x) \ + (((x) & BIT_MASK_LOW_RATE_BD_IDX) << BIT_SHIFT_LOW_RATE_BD_IDX) +#define BITS_LOW_RATE_BD_IDX \ + (BIT_MASK_LOW_RATE_BD_IDX << BIT_SHIFT_LOW_RATE_BD_IDX) +#define BIT_CLEAR_LOW_RATE_BD_IDX(x) ((x) & (~BITS_LOW_RATE_BD_IDX)) +#define BIT_GET_LOW_RATE_BD_IDX(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX) & BIT_MASK_LOW_RATE_BD_IDX) +#define BIT_SET_LOW_RATE_BD_IDX(x, v) \ + (BIT_CLEAR_LOW_RATE_BD_IDX(x) | BIT_LOW_RATE_BD_IDX(v)) + +/* 2 REG_LTR_CTRL2_TIMER_THRESHOLD (Offset 0x07A4) */ + +#define BIT_SHIFT_RX_EMPTY_TIMER_IDX 24 +#define BIT_MASK_RX_EMPTY_TIMER_IDX 0x7 +#define BIT_RX_EMPTY_TIMER_IDX(x) \ + (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX) << BIT_SHIFT_RX_EMPTY_TIMER_IDX) +#define BITS_RX_EMPTY_TIMER_IDX \ + (BIT_MASK_RX_EMPTY_TIMER_IDX << BIT_SHIFT_RX_EMPTY_TIMER_IDX) +#define BIT_CLEAR_RX_EMPTY_TIMER_IDX(x) ((x) & (~BITS_RX_EMPTY_TIMER_IDX)) +#define BIT_GET_RX_EMPTY_TIMER_IDX(x) \ + (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX) & BIT_MASK_RX_EMPTY_TIMER_IDX) +#define BIT_SET_RX_EMPTY_TIMER_IDX(x, v) \ + (BIT_CLEAR_RX_EMPTY_TIMER_IDX(x) | BIT_RX_EMPTY_TIMER_IDX(v)) + +#define BIT_SHIFT_RX_AFULL_TH_IDX 20 +#define BIT_MASK_RX_AFULL_TH_IDX 0x7 +#define BIT_RX_AFULL_TH_IDX(x) \ + (((x) & BIT_MASK_RX_AFULL_TH_IDX) << BIT_SHIFT_RX_AFULL_TH_IDX) +#define BITS_RX_AFULL_TH_IDX \ + (BIT_MASK_RX_AFULL_TH_IDX << BIT_SHIFT_RX_AFULL_TH_IDX) +#define BIT_CLEAR_RX_AFULL_TH_IDX(x) ((x) & (~BITS_RX_AFULL_TH_IDX)) +#define BIT_GET_RX_AFULL_TH_IDX(x) \ + (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX) & BIT_MASK_RX_AFULL_TH_IDX) +#define BIT_SET_RX_AFULL_TH_IDX(x, v) \ + (BIT_CLEAR_RX_AFULL_TH_IDX(x) | BIT_RX_AFULL_TH_IDX(v)) + +#define BIT_SHIFT_RX_HIGH_TH_IDX 16 +#define BIT_MASK_RX_HIGH_TH_IDX 0x7 +#define BIT_RX_HIGH_TH_IDX(x) \ + (((x) & BIT_MASK_RX_HIGH_TH_IDX) << BIT_SHIFT_RX_HIGH_TH_IDX) +#define BITS_RX_HIGH_TH_IDX \ + (BIT_MASK_RX_HIGH_TH_IDX << BIT_SHIFT_RX_HIGH_TH_IDX) +#define BIT_CLEAR_RX_HIGH_TH_IDX(x) ((x) & (~BITS_RX_HIGH_TH_IDX)) +#define BIT_GET_RX_HIGH_TH_IDX(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX) & BIT_MASK_RX_HIGH_TH_IDX) +#define BIT_SET_RX_HIGH_TH_IDX(x, v) \ + (BIT_CLEAR_RX_HIGH_TH_IDX(x) | BIT_RX_HIGH_TH_IDX(v)) + +#define BIT_SHIFT_RX_MED_TH_IDX 12 +#define BIT_MASK_RX_MED_TH_IDX 0x7 +#define BIT_RX_MED_TH_IDX(x) \ + (((x) & BIT_MASK_RX_MED_TH_IDX) << BIT_SHIFT_RX_MED_TH_IDX) +#define BITS_RX_MED_TH_IDX (BIT_MASK_RX_MED_TH_IDX << BIT_SHIFT_RX_MED_TH_IDX) +#define BIT_CLEAR_RX_MED_TH_IDX(x) ((x) & (~BITS_RX_MED_TH_IDX)) +#define BIT_GET_RX_MED_TH_IDX(x) \ + (((x) >> BIT_SHIFT_RX_MED_TH_IDX) & BIT_MASK_RX_MED_TH_IDX) +#define BIT_SET_RX_MED_TH_IDX(x, v) \ + (BIT_CLEAR_RX_MED_TH_IDX(x) | BIT_RX_MED_TH_IDX(v)) + +#define BIT_SHIFT_RX_LOW_TH_IDX 8 +#define BIT_MASK_RX_LOW_TH_IDX 0x7 +#define BIT_RX_LOW_TH_IDX(x) \ + (((x) & BIT_MASK_RX_LOW_TH_IDX) << BIT_SHIFT_RX_LOW_TH_IDX) +#define BITS_RX_LOW_TH_IDX (BIT_MASK_RX_LOW_TH_IDX << BIT_SHIFT_RX_LOW_TH_IDX) +#define BIT_CLEAR_RX_LOW_TH_IDX(x) ((x) & (~BITS_RX_LOW_TH_IDX)) +#define BIT_GET_RX_LOW_TH_IDX(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TH_IDX) & BIT_MASK_RX_LOW_TH_IDX) +#define BIT_SET_RX_LOW_TH_IDX(x, v) \ + (BIT_CLEAR_RX_LOW_TH_IDX(x) | BIT_RX_LOW_TH_IDX(v)) + +#define BIT_SHIFT_LTR_SPACE_IDX 4 +#define BIT_MASK_LTR_SPACE_IDX 0x3 +#define BIT_LTR_SPACE_IDX(x) \ + (((x) & BIT_MASK_LTR_SPACE_IDX) << BIT_SHIFT_LTR_SPACE_IDX) +#define BITS_LTR_SPACE_IDX (BIT_MASK_LTR_SPACE_IDX << BIT_SHIFT_LTR_SPACE_IDX) +#define BIT_CLEAR_LTR_SPACE_IDX(x) ((x) & (~BITS_LTR_SPACE_IDX)) +#define BIT_GET_LTR_SPACE_IDX(x) \ + (((x) >> BIT_SHIFT_LTR_SPACE_IDX) & BIT_MASK_LTR_SPACE_IDX) +#define BIT_SET_LTR_SPACE_IDX(x, v) \ + (BIT_CLEAR_LTR_SPACE_IDX(x) | BIT_LTR_SPACE_IDX(v)) + +#define BIT_SHIFT_LTR_IDLE_TIMER_IDX 0 +#define BIT_MASK_LTR_IDLE_TIMER_IDX 0x7 +#define BIT_LTR_IDLE_TIMER_IDX(x) \ + (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX) << BIT_SHIFT_LTR_IDLE_TIMER_IDX) +#define BITS_LTR_IDLE_TIMER_IDX \ + (BIT_MASK_LTR_IDLE_TIMER_IDX << BIT_SHIFT_LTR_IDLE_TIMER_IDX) +#define BIT_CLEAR_LTR_IDLE_TIMER_IDX(x) ((x) & (~BITS_LTR_IDLE_TIMER_IDX)) +#define BIT_GET_LTR_IDLE_TIMER_IDX(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX) & BIT_MASK_LTR_IDLE_TIMER_IDX) +#define BIT_SET_LTR_IDLE_TIMER_IDX(x, v) \ + (BIT_CLEAR_LTR_IDLE_TIMER_IDX(x) | BIT_LTR_IDLE_TIMER_IDX(v)) + +/* 2 REG_LTR_IDLE_LATENCY_V1 (Offset 0x07A8) */ + +#define BIT_SHIFT_LTR_IDLE_L 0 +#define BIT_MASK_LTR_IDLE_L 0xffffffffL +#define BIT_LTR_IDLE_L(x) (((x) & BIT_MASK_LTR_IDLE_L) << BIT_SHIFT_LTR_IDLE_L) +#define BITS_LTR_IDLE_L (BIT_MASK_LTR_IDLE_L << BIT_SHIFT_LTR_IDLE_L) +#define BIT_CLEAR_LTR_IDLE_L(x) ((x) & (~BITS_LTR_IDLE_L)) +#define BIT_GET_LTR_IDLE_L(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_L) & BIT_MASK_LTR_IDLE_L) +#define BIT_SET_LTR_IDLE_L(x, v) (BIT_CLEAR_LTR_IDLE_L(x) | BIT_LTR_IDLE_L(v)) + +/* 2 REG_LTR_ACTIVE_LATENCY_V1 (Offset 0x07AC) */ + +#define BIT_SHIFT_LTR_ACT_L 0 +#define BIT_MASK_LTR_ACT_L 0xffffffffL +#define BIT_LTR_ACT_L(x) (((x) & BIT_MASK_LTR_ACT_L) << BIT_SHIFT_LTR_ACT_L) +#define BITS_LTR_ACT_L (BIT_MASK_LTR_ACT_L << BIT_SHIFT_LTR_ACT_L) +#define BIT_CLEAR_LTR_ACT_L(x) ((x) & (~BITS_LTR_ACT_L)) +#define BIT_GET_LTR_ACT_L(x) (((x) >> BIT_SHIFT_LTR_ACT_L) & BIT_MASK_LTR_ACT_L) +#define BIT_SET_LTR_ACT_L(x, v) (BIT_CLEAR_LTR_ACT_L(x) | BIT_LTR_ACT_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_LTR_ACTIVE_LATENCY_V1 (Offset 0x07AC) */ + +#define BIT_SHIFT_ANT_ADDR2_1 0 +#define BIT_MASK_ANT_ADDR2_1 0xffffffffL +#define BIT_ANT_ADDR2_1(x) \ + (((x) & BIT_MASK_ANT_ADDR2_1) << BIT_SHIFT_ANT_ADDR2_1) +#define BITS_ANT_ADDR2_1 (BIT_MASK_ANT_ADDR2_1 << BIT_SHIFT_ANT_ADDR2_1) +#define BIT_CLEAR_ANT_ADDR2_1(x) ((x) & (~BITS_ANT_ADDR2_1)) +#define BIT_GET_ANT_ADDR2_1(x) \ + (((x) >> BIT_SHIFT_ANT_ADDR2_1) & BIT_MASK_ANT_ADDR2_1) +#define BIT_SET_ANT_ADDR2_1(x, v) \ + (BIT_CLEAR_ANT_ADDR2_1(x) | BIT_ANT_ADDR2_1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER (Offset 0x07B0) */ + +#define BIT_APPEND_MACID_IN_RESP_EN BIT(50) +#define BIT_ADDR2_MATCH_EN BIT(49) +#define BIT_ANTTRN_EN BIT(48) + +#define BIT_SHIFT_TRAIN_STA_ADDR 0 +#define BIT_MASK_TRAIN_STA_ADDR 0xffffffffffffL +#define BIT_TRAIN_STA_ADDR(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR) << BIT_SHIFT_TRAIN_STA_ADDR) +#define BITS_TRAIN_STA_ADDR \ + (BIT_MASK_TRAIN_STA_ADDR << BIT_SHIFT_TRAIN_STA_ADDR) +#define BIT_CLEAR_TRAIN_STA_ADDR(x) ((x) & (~BITS_TRAIN_STA_ADDR)) +#define BIT_GET_TRAIN_STA_ADDR(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR) & BIT_MASK_TRAIN_STA_ADDR) +#define BIT_SET_TRAIN_STA_ADDR(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR(x) | BIT_TRAIN_STA_ADDR(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER (Offset 0x07B0) */ + +#define BIT_SHIFT_TRAIN_STA_ADDR_0 0 +#define BIT_MASK_TRAIN_STA_ADDR_0 0xffffffffL +#define BIT_TRAIN_STA_ADDR_0(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_0) << BIT_SHIFT_TRAIN_STA_ADDR_0) +#define BITS_TRAIN_STA_ADDR_0 \ + (BIT_MASK_TRAIN_STA_ADDR_0 << BIT_SHIFT_TRAIN_STA_ADDR_0) +#define BIT_CLEAR_TRAIN_STA_ADDR_0(x) ((x) & (~BITS_TRAIN_STA_ADDR_0)) +#define BIT_GET_TRAIN_STA_ADDR_0(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_0) & BIT_MASK_TRAIN_STA_ADDR_0) +#define BIT_SET_TRAIN_STA_ADDR_0(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_0(x) | BIT_TRAIN_STA_ADDR_0(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_1 (Offset 0x07B4) */ + +#define BIT_SHIFT_TRAIN_STA_ADDR_1 0 +#define BIT_MASK_TRAIN_STA_ADDR_1 0xffff +#define BIT_TRAIN_STA_ADDR_1(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_1) << BIT_SHIFT_TRAIN_STA_ADDR_1) +#define BITS_TRAIN_STA_ADDR_1 \ + (BIT_MASK_TRAIN_STA_ADDR_1 << BIT_SHIFT_TRAIN_STA_ADDR_1) +#define BIT_CLEAR_TRAIN_STA_ADDR_1(x) ((x) & (~BITS_TRAIN_STA_ADDR_1)) +#define BIT_GET_TRAIN_STA_ADDR_1(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_1) & BIT_MASK_TRAIN_STA_ADDR_1) +#define BIT_SET_TRAIN_STA_ADDR_1(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_1(x) | BIT_TRAIN_STA_ADDR_1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SMART_ANT_CTRL (Offset 0x07B4) */ + +#define BIT_SHIFT_ANT_ADDR2_2 0 +#define BIT_MASK_ANT_ADDR2_2 0xffff +#define BIT_ANT_ADDR2_2(x) \ + (((x) & BIT_MASK_ANT_ADDR2_2) << BIT_SHIFT_ANT_ADDR2_2) +#define BITS_ANT_ADDR2_2 (BIT_MASK_ANT_ADDR2_2 << BIT_SHIFT_ANT_ADDR2_2) +#define BIT_CLEAR_ANT_ADDR2_2(x) ((x) & (~BITS_ANT_ADDR2_2)) +#define BIT_GET_ANT_ADDR2_2(x) \ + (((x) >> BIT_SHIFT_ANT_ADDR2_2) & BIT_MASK_ANT_ADDR2_2) +#define BIT_SET_ANT_ADDR2_2(x, v) \ + (BIT_CLEAR_ANT_ADDR2_2(x) | BIT_ANT_ADDR2_2(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_PKTCNT_RWD (Offset 0x07B8) */ + +#define BIT_SHIFT_PKTCNT_BSSIDMAP 4 +#define BIT_MASK_PKTCNT_BSSIDMAP 0xf +#define BIT_PKTCNT_BSSIDMAP(x) \ + (((x) & BIT_MASK_PKTCNT_BSSIDMAP) << BIT_SHIFT_PKTCNT_BSSIDMAP) +#define BITS_PKTCNT_BSSIDMAP \ + (BIT_MASK_PKTCNT_BSSIDMAP << BIT_SHIFT_PKTCNT_BSSIDMAP) +#define BIT_CLEAR_PKTCNT_BSSIDMAP(x) ((x) & (~BITS_PKTCNT_BSSIDMAP)) +#define BIT_GET_PKTCNT_BSSIDMAP(x) \ + (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP) & BIT_MASK_PKTCNT_BSSIDMAP) +#define BIT_SET_PKTCNT_BSSIDMAP(x, v) \ + (BIT_CLEAR_PKTCNT_BSSIDMAP(x) | BIT_PKTCNT_BSSIDMAP(v)) + +#define BIT_PKTCNT_CNTRST BIT(1) +#define BIT_PKTCNT_CNTEN BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CONTROL_FRAME_REPORT (Offset 0x07B8) */ + +#define BIT_SHIFT_CONTROL_FRAME_REPORT 0 +#define BIT_MASK_CONTROL_FRAME_REPORT 0xffffffffL +#define BIT_CONTROL_FRAME_REPORT(x) \ + (((x) & BIT_MASK_CONTROL_FRAME_REPORT) \ + << BIT_SHIFT_CONTROL_FRAME_REPORT) +#define BITS_CONTROL_FRAME_REPORT \ + (BIT_MASK_CONTROL_FRAME_REPORT << BIT_SHIFT_CONTROL_FRAME_REPORT) +#define BIT_CLEAR_CONTROL_FRAME_REPORT(x) ((x) & (~BITS_CONTROL_FRAME_REPORT)) +#define BIT_GET_CONTROL_FRAME_REPORT(x) \ + (((x) >> BIT_SHIFT_CONTROL_FRAME_REPORT) & \ + BIT_MASK_CONTROL_FRAME_REPORT) +#define BIT_SET_CONTROL_FRAME_REPORT(x, v) \ + (BIT_CLEAR_CONTROL_FRAME_REPORT(x) | BIT_CONTROL_FRAME_REPORT(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_PKTCNT_CTRL (Offset 0x07BC) */ + +#define BIT_WMAC_PKTCNT_TRST BIT(9) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CONTROL_FRAME_CNT_CTRL (Offset 0x07BC) */ + +#define BIT_ALLCNTRST BIT(9) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_PKTCNT_CTRL (Offset 0x07BC) */ + +#define BIT_WMAC_PKTCNT_FEN BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CONTROL_FRAME_CNT_CTRL (Offset 0x07BC) */ + +#define BIT__ALLCNTEN BIT(8) + +#define BIT_SHIFT_ADDR 4 +#define BIT_MASK_ADDR 0xf +#define BIT_ADDR(x) (((x) & BIT_MASK_ADDR) << BIT_SHIFT_ADDR) +#define BITS_ADDR (BIT_MASK_ADDR << BIT_SHIFT_ADDR) +#define BIT_CLEAR_ADDR(x) ((x) & (~BITS_ADDR)) +#define BIT_GET_ADDR(x) (((x) >> BIT_SHIFT_ADDR) & BIT_MASK_ADDR) +#define BIT_SET_ADDR(x, v) (BIT_CLEAR_ADDR(x) | BIT_ADDR(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_WMAC_PKTCNT_CTRL (Offset 0x07BC) */ + +#define BIT_SHIFT_WMAC_PKTCNT_CFGAD 0 +#define BIT_MASK_WMAC_PKTCNT_CFGAD 0xff +#define BIT_WMAC_PKTCNT_CFGAD(x) \ + (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD) << BIT_SHIFT_WMAC_PKTCNT_CFGAD) +#define BITS_WMAC_PKTCNT_CFGAD \ + (BIT_MASK_WMAC_PKTCNT_CFGAD << BIT_SHIFT_WMAC_PKTCNT_CFGAD) +#define BIT_CLEAR_WMAC_PKTCNT_CFGAD(x) ((x) & (~BITS_WMAC_PKTCNT_CFGAD)) +#define BIT_GET_WMAC_PKTCNT_CFGAD(x) \ + (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD) & BIT_MASK_WMAC_PKTCNT_CFGAD) +#define BIT_SET_WMAC_PKTCNT_CFGAD(x, v) \ + (BIT_CLEAR_WMAC_PKTCNT_CFGAD(x) | BIT_WMAC_PKTCNT_CFGAD(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CONTROL_FRAME_CNT_CTRL (Offset 0x07BC) */ + +#define BIT_SHIFT_CTRL_SEL 0 +#define BIT_MASK_CTRL_SEL 0xf +#define BIT_CTRL_SEL(x) (((x) & BIT_MASK_CTRL_SEL) << BIT_SHIFT_CTRL_SEL) +#define BITS_CTRL_SEL (BIT_MASK_CTRL_SEL << BIT_SHIFT_CTRL_SEL) +#define BIT_CLEAR_CTRL_SEL(x) ((x) & (~BITS_CTRL_SEL)) +#define BIT_GET_CTRL_SEL(x) (((x) >> BIT_SHIFT_CTRL_SEL) & BIT_MASK_CTRL_SEL) +#define BIT_SET_CTRL_SEL(x, v) (BIT_CLEAR_CTRL_SEL(x) | BIT_CTRL_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_IQ_DUMP (Offset 0x07C0) */ + +#define BIT_SHIFT_R_WMAC_MATCH_REF_MAC (64 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_MATCH_REF_MAC 0xffffffffL +#define BIT_R_WMAC_MATCH_REF_MAC(x) \ + (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC) \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC) +#define BITS_R_WMAC_MATCH_REF_MAC \ + (BIT_MASK_R_WMAC_MATCH_REF_MAC << BIT_SHIFT_R_WMAC_MATCH_REF_MAC) +#define BIT_CLEAR_R_WMAC_MATCH_REF_MAC(x) ((x) & (~BITS_R_WMAC_MATCH_REF_MAC)) +#define BIT_GET_R_WMAC_MATCH_REF_MAC(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC) & \ + BIT_MASK_R_WMAC_MATCH_REF_MAC) +#define BIT_SET_R_WMAC_MATCH_REF_MAC(x, v) \ + (BIT_CLEAR_R_WMAC_MATCH_REF_MAC(x) | BIT_R_WMAC_MATCH_REF_MAC(v)) + +#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH (56 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH 0xff +#define BIT_R_WMAC_RXFIFO_FULL_TH(x) \ + (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH) \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH) +#define BITS_R_WMAC_RXFIFO_FULL_TH \ + (BIT_MASK_R_WMAC_RXFIFO_FULL_TH << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH) +#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH(x) ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH)) +#define BIT_GET_R_WMAC_RXFIFO_FULL_TH(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH) & \ + BIT_MASK_R_WMAC_RXFIFO_FULL_TH) +#define BIT_SET_R_WMAC_RXFIFO_FULL_TH(x, v) \ + (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH(x) | BIT_R_WMAC_RXFIFO_FULL_TH(v)) + +#define BIT_R_WMAC_SRCH_TXRPT_TYPE BIT(51) +#define BIT_R_WMAC_NDP_RST BIT(50) +#define BIT_R_WMAC_POWINT_EN BIT(49) +#define BIT_R_WMAC_SRCH_TXRPT_PERPKT BIT(48) +#define BIT_R_WMAC_SRCH_TXRPT_MID BIT(47) +#define BIT_R_WMAC_PFIN_TOEN BIT(46) +#define BIT_R_WMAC_FIL_SECERR BIT(45) +#define BIT_R_WMAC_FIL_CTLPKTLEN BIT(44) +#define BIT_R_WMAC_FIL_FCTYPE BIT(43) +#define BIT_R_WMAC_FIL_FCPROVER BIT(42) +#define BIT_R_WMAC_PHYSTS_SNIF BIT(41) +#define BIT_R_WMAC_PHYSTS_PLCP BIT(40) +#define BIT_R_MAC_TCR_VBONF_RD BIT(39) +#define BIT_R_WMAC_TCR_MPAR_NDP BIT(38) +#define BIT_R_WMAC_NDP_FILTER BIT(37) +#define BIT_R_WMAC_RXLEN_SEL BIT(36) +#define BIT_R_WMAC_RXLEN_SEL1 BIT(35) +#define BIT_R_OFDM_FILTER BIT(34) +#define BIT_R_WMAC_CHK_OFDM_LEN BIT(33) + +#define BIT_SHIFT_R_WMAC_MASK_LA_MAC (32 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_MASK_LA_MAC 0xffffffffL +#define BIT_R_WMAC_MASK_LA_MAC(x) \ + (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC) << BIT_SHIFT_R_WMAC_MASK_LA_MAC) +#define BITS_R_WMAC_MASK_LA_MAC \ + (BIT_MASK_R_WMAC_MASK_LA_MAC << BIT_SHIFT_R_WMAC_MASK_LA_MAC) +#define BIT_CLEAR_R_WMAC_MASK_LA_MAC(x) ((x) & (~BITS_R_WMAC_MASK_LA_MAC)) +#define BIT_GET_R_WMAC_MASK_LA_MAC(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC) & BIT_MASK_R_WMAC_MASK_LA_MAC) +#define BIT_SET_R_WMAC_MASK_LA_MAC(x, v) \ + (BIT_CLEAR_R_WMAC_MASK_LA_MAC(x) | BIT_R_WMAC_MASK_LA_MAC(v)) + +#define BIT_R_WMAC_CHK_CCK_LEN BIT(32) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL (Offset 0x07C0) */ + +#define BIT_LTECOEX_ACCESS_START BIT(31) +#define BIT_LTECOEX_WRITE_MODE BIT(30) +#define BIT_LTECOEX_READY_BIT BIT(29) + +#define BIT_SHIFT_WRITE_BYTE_EN 16 +#define BIT_MASK_WRITE_BYTE_EN 0xf +#define BIT_WRITE_BYTE_EN(x) \ + (((x) & BIT_MASK_WRITE_BYTE_EN) << BIT_SHIFT_WRITE_BYTE_EN) +#define BITS_WRITE_BYTE_EN (BIT_MASK_WRITE_BYTE_EN << BIT_SHIFT_WRITE_BYTE_EN) +#define BIT_CLEAR_WRITE_BYTE_EN(x) ((x) & (~BITS_WRITE_BYTE_EN)) +#define BIT_GET_WRITE_BYTE_EN(x) \ + (((x) >> BIT_SHIFT_WRITE_BYTE_EN) & BIT_MASK_WRITE_BYTE_EN) +#define BIT_SET_WRITE_BYTE_EN(x, v) \ + (BIT_CLEAR_WRITE_BYTE_EN(x) | BIT_WRITE_BYTE_EN(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_IQ_DUMP (Offset 0x07C0) */ + +#define BIT_SHIFT_DUMP_OK_ADDR 16 +#define BIT_MASK_DUMP_OK_ADDR 0xffff +#define BIT_DUMP_OK_ADDR(x) \ + (((x) & BIT_MASK_DUMP_OK_ADDR) << BIT_SHIFT_DUMP_OK_ADDR) +#define BITS_DUMP_OK_ADDR (BIT_MASK_DUMP_OK_ADDR << BIT_SHIFT_DUMP_OK_ADDR) +#define BIT_CLEAR_DUMP_OK_ADDR(x) ((x) & (~BITS_DUMP_OK_ADDR)) +#define BIT_GET_DUMP_OK_ADDR(x) \ + (((x) >> BIT_SHIFT_DUMP_OK_ADDR) & BIT_MASK_DUMP_OK_ADDR) +#define BIT_SET_DUMP_OK_ADDR(x, v) \ + (BIT_CLEAR_DUMP_OK_ADDR(x) | BIT_DUMP_OK_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_IQ_DUMP (Offset 0x07C0) */ + +#define BIT_SHIFT_DUMP_OK_ADDR_V1 15 +#define BIT_MASK_DUMP_OK_ADDR_V1 0x1ffff +#define BIT_DUMP_OK_ADDR_V1(x) \ + (((x) & BIT_MASK_DUMP_OK_ADDR_V1) << BIT_SHIFT_DUMP_OK_ADDR_V1) +#define BITS_DUMP_OK_ADDR_V1 \ + (BIT_MASK_DUMP_OK_ADDR_V1 << BIT_SHIFT_DUMP_OK_ADDR_V1) +#define BIT_CLEAR_DUMP_OK_ADDR_V1(x) ((x) & (~BITS_DUMP_OK_ADDR_V1)) +#define BIT_GET_DUMP_OK_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_DUMP_OK_ADDR_V1) & BIT_MASK_DUMP_OK_ADDR_V1) +#define BIT_SET_DUMP_OK_ADDR_V1(x, v) \ + (BIT_CLEAR_DUMP_OK_ADDR_V1(x) | BIT_DUMP_OK_ADDR_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_IQ_DUMP (Offset 0x07C0) */ + +#define BIT_MACDBG_TRIG_IQDUMP BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_IQ_DUMP (Offset 0x07C0) */ + +#define BIT_SHIFT_R_TRIG_TIME_SEL 8 +#define BIT_MASK_R_TRIG_TIME_SEL 0x7f +#define BIT_R_TRIG_TIME_SEL(x) \ + (((x) & BIT_MASK_R_TRIG_TIME_SEL) << BIT_SHIFT_R_TRIG_TIME_SEL) +#define BITS_R_TRIG_TIME_SEL \ + (BIT_MASK_R_TRIG_TIME_SEL << BIT_SHIFT_R_TRIG_TIME_SEL) +#define BIT_CLEAR_R_TRIG_TIME_SEL(x) ((x) & (~BITS_R_TRIG_TIME_SEL)) +#define BIT_GET_R_TRIG_TIME_SEL(x) \ + (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL) & BIT_MASK_R_TRIG_TIME_SEL) +#define BIT_SET_R_TRIG_TIME_SEL(x, v) \ + (BIT_CLEAR_R_TRIG_TIME_SEL(x) | BIT_R_TRIG_TIME_SEL(v)) + +#define BIT_SHIFT_R_MAC_TRIG_SEL 6 +#define BIT_MASK_R_MAC_TRIG_SEL 0x3 +#define BIT_R_MAC_TRIG_SEL(x) \ + (((x) & BIT_MASK_R_MAC_TRIG_SEL) << BIT_SHIFT_R_MAC_TRIG_SEL) +#define BITS_R_MAC_TRIG_SEL \ + (BIT_MASK_R_MAC_TRIG_SEL << BIT_SHIFT_R_MAC_TRIG_SEL) +#define BIT_CLEAR_R_MAC_TRIG_SEL(x) ((x) & (~BITS_R_MAC_TRIG_SEL)) +#define BIT_GET_R_MAC_TRIG_SEL(x) \ + (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL) & BIT_MASK_R_MAC_TRIG_SEL) +#define BIT_SET_R_MAC_TRIG_SEL(x, v) \ + (BIT_CLEAR_R_MAC_TRIG_SEL(x) | BIT_R_MAC_TRIG_SEL(v)) + +#define BIT_MAC_TRIG_REG BIT(5) + +#define BIT_SHIFT_R_LEVEL_PULSE_SEL 3 +#define BIT_MASK_R_LEVEL_PULSE_SEL 0x3 +#define BIT_R_LEVEL_PULSE_SEL(x) \ + (((x) & BIT_MASK_R_LEVEL_PULSE_SEL) << BIT_SHIFT_R_LEVEL_PULSE_SEL) +#define BITS_R_LEVEL_PULSE_SEL \ + (BIT_MASK_R_LEVEL_PULSE_SEL << BIT_SHIFT_R_LEVEL_PULSE_SEL) +#define BIT_CLEAR_R_LEVEL_PULSE_SEL(x) ((x) & (~BITS_R_LEVEL_PULSE_SEL)) +#define BIT_GET_R_LEVEL_PULSE_SEL(x) \ + (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL) & BIT_MASK_R_LEVEL_PULSE_SEL) +#define BIT_SET_R_LEVEL_PULSE_SEL(x, v) \ + (BIT_CLEAR_R_LEVEL_PULSE_SEL(x) | BIT_R_LEVEL_PULSE_SEL(v)) + +#define BIT_EN_LA_MAC BIT(2) +#define BIT_R_EN_IQDUMP BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL (Offset 0x07C0) */ + +#define BIT_SHIFT_LTECOEX_REG_ADDR 0 +#define BIT_MASK_LTECOEX_REG_ADDR 0xffff +#define BIT_LTECOEX_REG_ADDR(x) \ + (((x) & BIT_MASK_LTECOEX_REG_ADDR) << BIT_SHIFT_LTECOEX_REG_ADDR) +#define BITS_LTECOEX_REG_ADDR \ + (BIT_MASK_LTECOEX_REG_ADDR << BIT_SHIFT_LTECOEX_REG_ADDR) +#define BIT_CLEAR_LTECOEX_REG_ADDR(x) ((x) & (~BITS_LTECOEX_REG_ADDR)) +#define BIT_GET_LTECOEX_REG_ADDR(x) \ + (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR) & BIT_MASK_LTECOEX_REG_ADDR) +#define BIT_SET_LTECOEX_REG_ADDR(x, v) \ + (BIT_CLEAR_LTECOEX_REG_ADDR(x) | BIT_LTECOEX_REG_ADDR(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_IQ_DUMP (Offset 0x07C0) */ + +#define BIT_R_IQDATA_DUMP BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA (Offset 0x07C4) */ + +#define BIT_SHIFT_LTECOEX_W_DATA 0 +#define BIT_MASK_LTECOEX_W_DATA 0xffffffffL +#define BIT_LTECOEX_W_DATA(x) \ + (((x) & BIT_MASK_LTECOEX_W_DATA) << BIT_SHIFT_LTECOEX_W_DATA) +#define BITS_LTECOEX_W_DATA \ + (BIT_MASK_LTECOEX_W_DATA << BIT_SHIFT_LTECOEX_W_DATA) +#define BIT_CLEAR_LTECOEX_W_DATA(x) ((x) & (~BITS_LTECOEX_W_DATA)) +#define BIT_GET_LTECOEX_W_DATA(x) \ + (((x) >> BIT_SHIFT_LTECOEX_W_DATA) & BIT_MASK_LTECOEX_W_DATA) +#define BIT_SET_LTECOEX_W_DATA(x, v) \ + (BIT_CLEAR_LTECOEX_W_DATA(x) | BIT_LTECOEX_W_DATA(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_IQ_DUMP_1 (Offset 0x07C4) */ + +#define BIT_SHIFT_R_WMAC_MASK_LA_MAC_1 0 +#define BIT_MASK_R_WMAC_MASK_LA_MAC_1 0xffffffffL +#define BIT_R_WMAC_MASK_LA_MAC_1(x) \ + (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_1) \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1) +#define BITS_R_WMAC_MASK_LA_MAC_1 \ + (BIT_MASK_R_WMAC_MASK_LA_MAC_1 << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1) +#define BIT_CLEAR_R_WMAC_MASK_LA_MAC_1(x) ((x) & (~BITS_R_WMAC_MASK_LA_MAC_1)) +#define BIT_GET_R_WMAC_MASK_LA_MAC_1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_1) & \ + BIT_MASK_R_WMAC_MASK_LA_MAC_1) +#define BIT_SET_R_WMAC_MASK_LA_MAC_1(x, v) \ + (BIT_CLEAR_R_WMAC_MASK_LA_MAC_1(x) | BIT_R_WMAC_MASK_LA_MAC_1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA (Offset 0x07C8) */ + +#define BIT_SHIFT_LTECOEX_R_DATA 0 +#define BIT_MASK_LTECOEX_R_DATA 0xffffffffL +#define BIT_LTECOEX_R_DATA(x) \ + (((x) & BIT_MASK_LTECOEX_R_DATA) << BIT_SHIFT_LTECOEX_R_DATA) +#define BITS_LTECOEX_R_DATA \ + (BIT_MASK_LTECOEX_R_DATA << BIT_SHIFT_LTECOEX_R_DATA) +#define BIT_CLEAR_LTECOEX_R_DATA(x) ((x) & (~BITS_LTECOEX_R_DATA)) +#define BIT_GET_LTECOEX_R_DATA(x) \ + (((x) >> BIT_SHIFT_LTECOEX_R_DATA) & BIT_MASK_LTECOEX_R_DATA) +#define BIT_SET_LTECOEX_R_DATA(x, v) \ + (BIT_CLEAR_LTECOEX_R_DATA(x) | BIT_LTECOEX_R_DATA(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_IQ_DUMP_2 (Offset 0x07C8) */ + +#define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2 0 +#define BIT_MASK_R_WMAC_MATCH_REF_MAC_2 0xffffffffL +#define BIT_R_WMAC_MATCH_REF_MAC_2(x) \ + (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2) \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2) +#define BITS_R_WMAC_MATCH_REF_MAC_2 \ + (BIT_MASK_R_WMAC_MATCH_REF_MAC_2 << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2) +#define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2(x) \ + ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_2)) +#define BIT_GET_R_WMAC_MATCH_REF_MAC_2(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2) & \ + BIT_MASK_R_WMAC_MATCH_REF_MAC_2) +#define BIT_SET_R_WMAC_MATCH_REF_MAC_2(x, v) \ + (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2(x) | BIT_R_WMAC_MATCH_REF_MAC_2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WMAC_FTM_CTL (Offset 0x07CC) */ + +#define BIT_SHIFT_RX_STOPRXDMA_RXPOINT 16 +#define BIT_MASK_RX_STOPRXDMA_RXPOINT 0xffff +#define BIT_RX_STOPRXDMA_RXPOINT(x) \ + (((x) & BIT_MASK_RX_STOPRXDMA_RXPOINT) \ + << BIT_SHIFT_RX_STOPRXDMA_RXPOINT) +#define BITS_RX_STOPRXDMA_RXPOINT \ + (BIT_MASK_RX_STOPRXDMA_RXPOINT << BIT_SHIFT_RX_STOPRXDMA_RXPOINT) +#define BIT_CLEAR_RX_STOPRXDMA_RXPOINT(x) ((x) & (~BITS_RX_STOPRXDMA_RXPOINT)) +#define BIT_GET_RX_STOPRXDMA_RXPOINT(x) \ + (((x) >> BIT_SHIFT_RX_STOPRXDMA_RXPOINT) & \ + BIT_MASK_RX_STOPRXDMA_RXPOINT) +#define BIT_SET_RX_STOPRXDMA_RXPOINT(x, v) \ + (BIT_CLEAR_RX_STOPRXDMA_RXPOINT(x) | BIT_RX_STOPRXDMA_RXPOINT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_FTM_CTL (Offset 0x07CC) */ + +#define BIT_RXFTM_TXACK_SC BIT(6) +#define BIT_RXFTM_TXACK_BW BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WMAC_FTM_CTL (Offset 0x07CC) */ + +#define BIT_RXFTM_STOPRXDMAEN BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_FTM_CTL (Offset 0x07CC) */ + +#define BIT_RXFTM_EN BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_WMAC_FTM_CTL (Offset 0x07CC) */ + +#define BIT_RXFTMREQ_STOPRXDMAEN BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_FTM_CTL (Offset 0x07CC) */ + +#define BIT_RXFTMREQ_BYDRV BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_FTM_CTL (Offset 0x07CC) */ + +#define BIT_RXFTMREQ_EN BIT(1) +#define BIT_FTM_EN BIT(0) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_IQ_DUMP_EXT (Offset 0x07CF) */ + +#define BIT_SHIFT_R_LA_MAC_TIMEOUT_UNIT_SEL 10 +#define BIT_MASK_R_LA_MAC_TIMEOUT_UNIT_SEL 0x3 +#define BIT_R_LA_MAC_TIMEOUT_UNIT_SEL(x) \ + (((x) & BIT_MASK_R_LA_MAC_TIMEOUT_UNIT_SEL) \ + << BIT_SHIFT_R_LA_MAC_TIMEOUT_UNIT_SEL) +#define BITS_R_LA_MAC_TIMEOUT_UNIT_SEL \ + (BIT_MASK_R_LA_MAC_TIMEOUT_UNIT_SEL \ + << BIT_SHIFT_R_LA_MAC_TIMEOUT_UNIT_SEL) +#define BIT_CLEAR_R_LA_MAC_TIMEOUT_UNIT_SEL(x) \ + ((x) & (~BITS_R_LA_MAC_TIMEOUT_UNIT_SEL)) +#define BIT_GET_R_LA_MAC_TIMEOUT_UNIT_SEL(x) \ + (((x) >> BIT_SHIFT_R_LA_MAC_TIMEOUT_UNIT_SEL) & \ + BIT_MASK_R_LA_MAC_TIMEOUT_UNIT_SEL) +#define BIT_SET_R_LA_MAC_TIMEOUT_UNIT_SEL(x, v) \ + (BIT_CLEAR_R_LA_MAC_TIMEOUT_UNIT_SEL(x) | \ + BIT_R_LA_MAC_TIMEOUT_UNIT_SEL(v)) + +#define BIT_SHIFT_R_LA_MAC_TIMEOUT_VALUE 4 +#define BIT_MASK_R_LA_MAC_TIMEOUT_VALUE 0x3f +#define BIT_R_LA_MAC_TIMEOUT_VALUE(x) \ + (((x) & BIT_MASK_R_LA_MAC_TIMEOUT_VALUE) \ + << BIT_SHIFT_R_LA_MAC_TIMEOUT_VALUE) +#define BITS_R_LA_MAC_TIMEOUT_VALUE \ + (BIT_MASK_R_LA_MAC_TIMEOUT_VALUE << BIT_SHIFT_R_LA_MAC_TIMEOUT_VALUE) +#define BIT_CLEAR_R_LA_MAC_TIMEOUT_VALUE(x) \ + ((x) & (~BITS_R_LA_MAC_TIMEOUT_VALUE)) +#define BIT_GET_R_LA_MAC_TIMEOUT_VALUE(x) \ + (((x) >> BIT_SHIFT_R_LA_MAC_TIMEOUT_VALUE) & \ + BIT_MASK_R_LA_MAC_TIMEOUT_VALUE) +#define BIT_SET_R_LA_MAC_TIMEOUT_VALUE(x, v) \ + (BIT_CLEAR_R_LA_MAC_TIMEOUT_VALUE(x) | BIT_R_LA_MAC_TIMEOUT_VALUE(v)) + +#define BIT_R_LEVEL_PULSE_SEL_EXTL BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_IQ_DUMP_EXT (Offset 0x07CF) */ + +#define BIT_SHIFT_R_TIME_UNIT_SEL 0 +#define BIT_MASK_R_TIME_UNIT_SEL 0x7 +#define BIT_R_TIME_UNIT_SEL(x) \ + (((x) & BIT_MASK_R_TIME_UNIT_SEL) << BIT_SHIFT_R_TIME_UNIT_SEL) +#define BITS_R_TIME_UNIT_SEL \ + (BIT_MASK_R_TIME_UNIT_SEL << BIT_SHIFT_R_TIME_UNIT_SEL) +#define BIT_CLEAR_R_TIME_UNIT_SEL(x) ((x) & (~BITS_R_TIME_UNIT_SEL)) +#define BIT_GET_R_TIME_UNIT_SEL(x) \ + (((x) >> BIT_SHIFT_R_TIME_UNIT_SEL) & BIT_MASK_R_TIME_UNIT_SEL) +#define BIT_SET_R_TIME_UNIT_SEL(x, v) \ + (BIT_CLEAR_R_TIME_UNIT_SEL(x) | BIT_R_TIME_UNIT_SEL(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_OFDM_CCK_LEN_MASK (Offset 0x07D0) */ + +#define BIT_MICICV_CLR BIT(86) +#define BIT_MPDU_RDY_SET BIT(85) +#define BIT_CLR_SEC_TYPE BIT(84) +#define BIT_NEWPKT_IN BIT(83) +#define BIT_FCS_END BIT(82) +#define BIT_DEL_MESH_TYPE BIT(81) +#define BIT_MASK_MESH_TYPE BIT(80) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_OPTION_FUNCTION_1 (Offset 0x07D4) */ + +#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1 24 +#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1 0xff +#define BIT_R_WMAC_RXFIFO_FULL_TH_1(x) \ + (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1) \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1) +#define BITS_R_WMAC_RXFIFO_FULL_TH_1 \ + (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1 << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1) +#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1(x) \ + ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_1)) +#define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1) & \ + BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1) +#define BIT_SET_R_WMAC_RXFIFO_FULL_TH_1(x, v) \ + (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1(x) | BIT_R_WMAC_RXFIFO_FULL_TH_1(v)) + +#define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1 BIT(23) +#define BIT_R_WMAC_RXRST_DLY_1 BIT(22) +#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1 BIT(21) +#define BIT_R_WMAC_SRCH_TXRPT_UA1_1 BIT(20) +#define BIT_R_WMAC_SRCH_TXRPT_TYPE_1 BIT(19) +#define BIT_R_WMAC_NDP_RST_1 BIT(18) +#define BIT_R_WMAC_POWINT_EN_1 BIT(17) +#define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1 BIT(16) +#define BIT_R_WMAC_SRCH_TXRPT_MID_1 BIT(15) +#define BIT_R_WMAC_PFIN_TOEN_1 BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FA_FILTER1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_FIL_SECERR_V1 BIT(13) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_OPTION_FUNCTION_1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_FIL_SECERR_1 BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FA_FILTER1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_FIL_CTLPKTLEN_V1 BIT(12) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_OPTION_FUNCTION_1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_FIL_CTLPKTLEN_1 BIT(12) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FA_FILTER1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_FIL_FCTYPE_V1 BIT(11) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_OPTION_FUNCTION_1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_FIL_FCTYPE_1 BIT(11) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FA_FILTER1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_FIL_FCPROVER_V1 BIT(10) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_OPTION_FUNCTION_1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_FIL_FCPROVER_1 BIT(10) +#define BIT_R_WMAC_PHYSTS_SNIF_1 BIT(9) +#define BIT_R_WMAC_PHYSTS_PLCP_1 BIT(8) +#define BIT_R_MAC_TCR_VBONF_RD_1 BIT(7) +#define BIT_R_WMAC_TCR_MPAR_NDP_1 BIT(6) +#define BIT_R_WMAC_NDP_FILTER_1 BIT(5) +#define BIT_R_WMAC_RXLEN_SEL_1 BIT(4) +#define BIT_R_WMAC_RXLEN_SEL1_1 BIT(3) +#define BIT_R_OFDM_FILTER_1 BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FA_FILTER1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_CHK_OFDM_LEN_V1 BIT(1) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_OPTION_FUNCTION_1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_CHK_OFDM_LEN_1 BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FA_FILTER1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_CHK_CCK_LEN_V1 BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_OPTION_FUNCTION_1 (Offset 0x07D4) */ + +#define BIT_R_WMAC_CHK_CCK_LEN_1 BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FA_FILTER2 (Offset 0x07D8) */ + +#define BIT_DEL_MESH_TYPE_V1 BIT(17) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_OPTION_FUNCTION_2 (Offset 0x07D8) */ + +#define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2 0 +#define BIT_MASK_R_WMAC_RX_FIL_LEN_2 0xffff +#define BIT_R_WMAC_RX_FIL_LEN_2(x) \ + (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2) << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2) +#define BITS_R_WMAC_RX_FIL_LEN_2 \ + (BIT_MASK_R_WMAC_RX_FIL_LEN_2 << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2) +#define BIT_CLEAR_R_WMAC_RX_FIL_LEN_2(x) ((x) & (~BITS_R_WMAC_RX_FIL_LEN_2)) +#define BIT_GET_R_WMAC_RX_FIL_LEN_2(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2) & BIT_MASK_R_WMAC_RX_FIL_LEN_2) +#define BIT_SET_R_WMAC_RX_FIL_LEN_2(x, v) \ + (BIT_CLEAR_R_WMAC_RX_FIL_LEN_2(x) | BIT_R_WMAC_RX_FIL_LEN_2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_R_WMAC_RXHANG_EN BIT(15) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_RXHANG_EN BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_R_WMAC_MHRDDY_LATCH BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_R_MHRDDY_CLR BIT(13) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_R_WMAC_MHRDDY_CLR BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1 BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_R_WMAC_DIS_VHT_PLCP_CHK_MU BIT(11) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_WMAC_DIS_VHT_PLCP_CHK_MU BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */ + +#define BIT_R_CHK_DELIMIT_LEN BIT(10) +#define BIT_R_REAPTER_ADDR_MATCH BIT(9) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY BIT(8) +#define BIT_R_LATCH_MACHRDY BIT(7) +#define BIT_R_WMAC_RXFIL_REND BIT(6) +#define BIT_R_WMAC_MPDURDY_CLR BIT(5) +#define BIT_R_WMAC_CLRRXSEC BIT(4) +#define BIT_R_WMAC_RXFIL_RDEL BIT(3) +#define BIT_R_WMAC_RXFIL_FCSE BIT(2) +#define BIT_R_WMAC_RXFIL_MESH_DEL BIT(1) +#define BIT_R_WMAC_RXFIL_MASKM BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_NDP_SIG (Offset 0x07E0) */ + +#define BIT_SHIFT_R_WMAC_TXNDP_SIGB 0 +#define BIT_MASK_R_WMAC_TXNDP_SIGB 0x1fffff +#define BIT_R_WMAC_TXNDP_SIGB(x) \ + (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB) << BIT_SHIFT_R_WMAC_TXNDP_SIGB) +#define BITS_R_WMAC_TXNDP_SIGB \ + (BIT_MASK_R_WMAC_TXNDP_SIGB << BIT_SHIFT_R_WMAC_TXNDP_SIGB) +#define BIT_CLEAR_R_WMAC_TXNDP_SIGB(x) ((x) & (~BITS_R_WMAC_TXNDP_SIGB)) +#define BIT_GET_R_WMAC_TXNDP_SIGB(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB) & BIT_MASK_R_WMAC_TXNDP_SIGB) +#define BIT_SET_R_WMAC_TXNDP_SIGB(x, v) \ + (BIT_CLEAR_R_WMAC_TXNDP_SIGB(x) | BIT_R_WMAC_TXNDP_SIGB(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT (Offset 0x07E4) */ + +#define BIT_SHIFT_R_MAC_DEBUG (32 & CPU_OPT_WIDTH) +#define BIT_MASK_R_MAC_DEBUG 0xffffffffL +#define BIT_R_MAC_DEBUG(x) \ + (((x) & BIT_MASK_R_MAC_DEBUG) << BIT_SHIFT_R_MAC_DEBUG) +#define BITS_R_MAC_DEBUG (BIT_MASK_R_MAC_DEBUG << BIT_SHIFT_R_MAC_DEBUG) +#define BIT_CLEAR_R_MAC_DEBUG(x) ((x) & (~BITS_R_MAC_DEBUG)) +#define BIT_GET_R_MAC_DEBUG(x) \ + (((x) >> BIT_SHIFT_R_MAC_DEBUG) & BIT_MASK_R_MAC_DEBUG) +#define BIT_SET_R_MAC_DEBUG(x, v) \ + (BIT_CLEAR_R_MAC_DEBUG(x) | BIT_R_MAC_DEBUG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT (Offset 0x07E4) */ + +#define BIT_SHIFT_R_MAC_DBG_SHIFT 8 +#define BIT_MASK_R_MAC_DBG_SHIFT 0x7 +#define BIT_R_MAC_DBG_SHIFT(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SHIFT) << BIT_SHIFT_R_MAC_DBG_SHIFT) +#define BITS_R_MAC_DBG_SHIFT \ + (BIT_MASK_R_MAC_DBG_SHIFT << BIT_SHIFT_R_MAC_DBG_SHIFT) +#define BIT_CLEAR_R_MAC_DBG_SHIFT(x) ((x) & (~BITS_R_MAC_DBG_SHIFT)) +#define BIT_GET_R_MAC_DBG_SHIFT(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT) & BIT_MASK_R_MAC_DBG_SHIFT) +#define BIT_SET_R_MAC_DBG_SHIFT(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SHIFT(x) | BIT_R_MAC_DBG_SHIFT(v)) + +#define BIT_SHIFT_R_MAC_DBG_SEL 0 +#define BIT_MASK_R_MAC_DBG_SEL 0x3 +#define BIT_R_MAC_DBG_SEL(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SEL) << BIT_SHIFT_R_MAC_DBG_SEL) +#define BITS_R_MAC_DBG_SEL (BIT_MASK_R_MAC_DBG_SEL << BIT_SHIFT_R_MAC_DBG_SEL) +#define BIT_CLEAR_R_MAC_DBG_SEL(x) ((x) & (~BITS_R_MAC_DBG_SEL)) +#define BIT_GET_R_MAC_DBG_SEL(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SEL) & BIT_MASK_R_MAC_DBG_SEL) +#define BIT_SET_R_MAC_DBG_SEL(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SEL(x) | BIT_R_MAC_DBG_SEL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_1 (Offset 0x07E8) */ + +#define BIT_SHIFT_R_MAC_DEBUG_1 0 +#define BIT_MASK_R_MAC_DEBUG_1 0xffffffffL +#define BIT_R_MAC_DEBUG_1(x) \ + (((x) & BIT_MASK_R_MAC_DEBUG_1) << BIT_SHIFT_R_MAC_DEBUG_1) +#define BITS_R_MAC_DEBUG_1 (BIT_MASK_R_MAC_DEBUG_1 << BIT_SHIFT_R_MAC_DEBUG_1) +#define BIT_CLEAR_R_MAC_DEBUG_1(x) ((x) & (~BITS_R_MAC_DEBUG_1)) +#define BIT_GET_R_MAC_DEBUG_1(x) \ + (((x) >> BIT_SHIFT_R_MAC_DEBUG_1) & BIT_MASK_R_MAC_DEBUG_1) +#define BIT_SET_R_MAC_DEBUG_1(x, v) \ + (BIT_CLEAR_R_MAC_DEBUG_1(x) | BIT_R_MAC_DEBUG_1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WSEC_OPTION (Offset 0x07EC) */ + +#define BIT_RXDEC_BM_MGNT BIT(22) +#define BIT_TXENC_BM_MGNT BIT(21) +#define BIT_RXDEC_UNI_MGNT BIT(20) +#define BIT_TXENC_UNI_MGNT BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SEC_OPT_V2 (Offset 0x07EC) */ + +#define BIT_MASK_IV BIT(18) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WSEC_OPTION (Offset 0x07EC) */ + +#define BIT_WMAC_SEC_MASKIV BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SEC_OPT_V2 (Offset 0x07EC) */ + +#define BIT_EIVL_ENDIAN BIT(17) +#define BIT_EIVH_ENDIAN BIT(16) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WSEC_OPTION (Offset 0x07EC) */ + +#define BIT_SHIFT_WMAC_SEC_PN_SEL 16 +#define BIT_MASK_WMAC_SEC_PN_SEL 0x3 +#define BIT_WMAC_SEC_PN_SEL(x) \ + (((x) & BIT_MASK_WMAC_SEC_PN_SEL) << BIT_SHIFT_WMAC_SEC_PN_SEL) +#define BITS_WMAC_SEC_PN_SEL \ + (BIT_MASK_WMAC_SEC_PN_SEL << BIT_SHIFT_WMAC_SEC_PN_SEL) +#define BIT_CLEAR_WMAC_SEC_PN_SEL(x) ((x) & (~BITS_WMAC_SEC_PN_SEL)) +#define BIT_GET_WMAC_SEC_PN_SEL(x) \ + (((x) >> BIT_SHIFT_WMAC_SEC_PN_SEL) & BIT_MASK_WMAC_SEC_PN_SEL) +#define BIT_SET_WMAC_SEC_PN_SEL(x, v) \ + (BIT_CLEAR_WMAC_SEC_PN_SEL(x) | BIT_WMAC_SEC_PN_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WSEC_OPTION (Offset 0x07EC) */ + +#define BIT_SHIFT_BT_TIME_CNT 0 +#define BIT_MASK_BT_TIME_CNT 0xff +#define BIT_BT_TIME_CNT(x) \ + (((x) & BIT_MASK_BT_TIME_CNT) << BIT_SHIFT_BT_TIME_CNT) +#define BITS_BT_TIME_CNT (BIT_MASK_BT_TIME_CNT << BIT_SHIFT_BT_TIME_CNT) +#define BIT_CLEAR_BT_TIME_CNT(x) ((x) & (~BITS_BT_TIME_CNT)) +#define BIT_GET_BT_TIME_CNT(x) \ + (((x) >> BIT_SHIFT_BT_TIME_CNT) & BIT_MASK_BT_TIME_CNT) +#define BIT_SET_BT_TIME_CNT(x, v) \ + (BIT_CLEAR_BT_TIME_CNT(x) | BIT_BT_TIME_CNT(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_RTS_ADDRESS_0 (Offset 0x07F0) */ + +#define BIT_SHIFT_R_WMAC_RTS_ADDR0 0 +#define BIT_MASK_R_WMAC_RTS_ADDR0 0xffffffffffffL +#define BIT_R_WMAC_RTS_ADDR0(x) \ + (((x) & BIT_MASK_R_WMAC_RTS_ADDR0) << BIT_SHIFT_R_WMAC_RTS_ADDR0) +#define BITS_R_WMAC_RTS_ADDR0 \ + (BIT_MASK_R_WMAC_RTS_ADDR0 << BIT_SHIFT_R_WMAC_RTS_ADDR0) +#define BIT_CLEAR_R_WMAC_RTS_ADDR0(x) ((x) & (~BITS_R_WMAC_RTS_ADDR0)) +#define BIT_GET_R_WMAC_RTS_ADDR0(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTS_ADDR0) & BIT_MASK_R_WMAC_RTS_ADDR0) +#define BIT_SET_R_WMAC_RTS_ADDR0(x, v) \ + (BIT_CLEAR_R_WMAC_RTS_ADDR0(x) | BIT_R_WMAC_RTS_ADDR0(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RTS_ADDR0 (Offset 0x07F0) */ + +#define BIT_SHIFT_RTS_ADDR0 0 +#define BIT_MASK_RTS_ADDR0 0xffffffffffffL +#define BIT_RTS_ADDR0(x) (((x) & BIT_MASK_RTS_ADDR0) << BIT_SHIFT_RTS_ADDR0) +#define BITS_RTS_ADDR0 (BIT_MASK_RTS_ADDR0 << BIT_SHIFT_RTS_ADDR0) +#define BIT_CLEAR_RTS_ADDR0(x) ((x) & (~BITS_RTS_ADDR0)) +#define BIT_GET_RTS_ADDR0(x) (((x) >> BIT_SHIFT_RTS_ADDR0) & BIT_MASK_RTS_ADDR0) +#define BIT_SET_RTS_ADDR0(x, v) (BIT_CLEAR_RTS_ADDR0(x) | BIT_RTS_ADDR0(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_RTS_ADDRESS_1 (Offset 0x07F8) */ + +#define BIT_SHIFT_R_WMAC_RTS_ADDR1 0 +#define BIT_MASK_R_WMAC_RTS_ADDR1 0xffffffffffffL +#define BIT_R_WMAC_RTS_ADDR1(x) \ + (((x) & BIT_MASK_R_WMAC_RTS_ADDR1) << BIT_SHIFT_R_WMAC_RTS_ADDR1) +#define BITS_R_WMAC_RTS_ADDR1 \ + (BIT_MASK_R_WMAC_RTS_ADDR1 << BIT_SHIFT_R_WMAC_RTS_ADDR1) +#define BIT_CLEAR_R_WMAC_RTS_ADDR1(x) ((x) & (~BITS_R_WMAC_RTS_ADDR1)) +#define BIT_GET_R_WMAC_RTS_ADDR1(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTS_ADDR1) & BIT_MASK_R_WMAC_RTS_ADDR1) +#define BIT_SET_R_WMAC_RTS_ADDR1(x, v) \ + (BIT_CLEAR_R_WMAC_RTS_ADDR1(x) | BIT_R_WMAC_RTS_ADDR1(v)) + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RTS_ADDR1 (Offset 0x07F8) */ + +#define BIT_SHIFT_RTS_ADDR1 0 +#define BIT_MASK_RTS_ADDR1 0xffffffffffffL +#define BIT_RTS_ADDR1(x) (((x) & BIT_MASK_RTS_ADDR1) << BIT_SHIFT_RTS_ADDR1) +#define BITS_RTS_ADDR1 (BIT_MASK_RTS_ADDR1 << BIT_SHIFT_RTS_ADDR1) +#define BIT_CLEAR_RTS_ADDR1(x) ((x) & (~BITS_RTS_ADDR1)) +#define BIT_GET_RTS_ADDR1(x) (((x) >> BIT_SHIFT_RTS_ADDR1) & BIT_MASK_RTS_ADDR1) +#define BIT_SET_RTS_ADDR1(x, v) (BIT_CLEAR_RTS_ADDR1(x) | BIT_RTS_ADDR1(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG3 (Offset 0x1000) */ + +#define BIT_FEN_BB_GLB_RSTN_V1 BIT(17) +#define BIT_FEN_BBRSTB_V1 BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_CFG3 (Offset 0x1000) */ + +#define BIT_PWC_MA33V BIT(15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG3 (Offset 0x1000) */ + +#define BIT_PWC_EV25V_1 BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_SYS_CFG3 (Offset 0x1000) */ + +#define BIT_PWC_MA12V BIT(14) +#define BIT_PWC_MD12V BIT(13) +#define BIT_PWC_PD12V BIT(12) +#define BIT_PWC_UD12V BIT(11) +#define BIT_ISO_MA2MD BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_OCP_L BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_OCP_L_0 BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_POWOCP_L BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_CF_L_V2 28 +#define BIT_MASK_CF_L_V2 0x3 +#define BIT_CF_L_V2(x) (((x) & BIT_MASK_CF_L_V2) << BIT_SHIFT_CF_L_V2) +#define BITS_CF_L_V2 (BIT_MASK_CF_L_V2 << BIT_SHIFT_CF_L_V2) +#define BIT_CLEAR_CF_L_V2(x) ((x) & (~BITS_CF_L_V2)) +#define BIT_GET_CF_L_V2(x) (((x) >> BIT_SHIFT_CF_L_V2) & BIT_MASK_CF_L_V2) +#define BIT_SET_CF_L_V2(x, v) (BIT_CLEAR_CF_L_V2(x) | BIT_CF_L_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_CF_L_1_0 28 +#define BIT_MASK_CF_L_1_0 0x3 +#define BIT_CF_L_1_0(x) (((x) & BIT_MASK_CF_L_1_0) << BIT_SHIFT_CF_L_1_0) +#define BITS_CF_L_1_0 (BIT_MASK_CF_L_1_0 << BIT_SHIFT_CF_L_1_0) +#define BIT_CLEAR_CF_L_1_0(x) ((x) & (~BITS_CF_L_1_0)) +#define BIT_GET_CF_L_1_0(x) (((x) >> BIT_SHIFT_CF_L_1_0) & BIT_MASK_CF_L_1_0) +#define BIT_SET_CF_L_1_0(x, v) (BIT_CLEAR_CF_L_1_0(x) | BIT_CF_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_CFC_L_V2 26 +#define BIT_MASK_CFC_L_V2 0x3 +#define BIT_CFC_L_V2(x) (((x) & BIT_MASK_CFC_L_V2) << BIT_SHIFT_CFC_L_V2) +#define BITS_CFC_L_V2 (BIT_MASK_CFC_L_V2 << BIT_SHIFT_CFC_L_V2) +#define BIT_CLEAR_CFC_L_V2(x) ((x) & (~BITS_CFC_L_V2)) +#define BIT_GET_CFC_L_V2(x) (((x) >> BIT_SHIFT_CFC_L_V2) & BIT_MASK_CFC_L_V2) +#define BIT_SET_CFC_L_V2(x, v) (BIT_CLEAR_CFC_L_V2(x) | BIT_CFC_L_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_CFC_L_1_0 26 +#define BIT_MASK_CFC_L_1_0 0x3 +#define BIT_CFC_L_1_0(x) (((x) & BIT_MASK_CFC_L_1_0) << BIT_SHIFT_CFC_L_1_0) +#define BITS_CFC_L_1_0 (BIT_MASK_CFC_L_1_0 << BIT_SHIFT_CFC_L_1_0) +#define BIT_CLEAR_CFC_L_1_0(x) ((x) & (~BITS_CFC_L_1_0)) +#define BIT_GET_CFC_L_1_0(x) (((x) >> BIT_SHIFT_CFC_L_1_0) & BIT_MASK_CFC_L_1_0) +#define BIT_SET_CFC_L_1_0(x, v) (BIT_CLEAR_CFC_L_1_0(x) | BIT_CFC_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_R3_L_V2 24 +#define BIT_MASK_R3_L_V2 0x3 +#define BIT_R3_L_V2(x) (((x) & BIT_MASK_R3_L_V2) << BIT_SHIFT_R3_L_V2) +#define BITS_R3_L_V2 (BIT_MASK_R3_L_V2 << BIT_SHIFT_R3_L_V2) +#define BIT_CLEAR_R3_L_V2(x) ((x) & (~BITS_R3_L_V2)) +#define BIT_GET_R3_L_V2(x) (((x) >> BIT_SHIFT_R3_L_V2) & BIT_MASK_R3_L_V2) +#define BIT_SET_R3_L_V2(x, v) (BIT_CLEAR_R3_L_V2(x) | BIT_R3_L_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_R3_L_1_0 24 +#define BIT_MASK_R3_L_1_0 0x3 +#define BIT_R3_L_1_0(x) (((x) & BIT_MASK_R3_L_1_0) << BIT_SHIFT_R3_L_1_0) +#define BITS_R3_L_1_0 (BIT_MASK_R3_L_1_0 << BIT_SHIFT_R3_L_1_0) +#define BIT_CLEAR_R3_L_1_0(x) ((x) & (~BITS_R3_L_1_0)) +#define BIT_GET_R3_L_1_0(x) (((x) >> BIT_SHIFT_R3_L_1_0) & BIT_MASK_R3_L_1_0) +#define BIT_SET_R3_L_1_0(x, v) (BIT_CLEAR_R3_L_1_0(x) | BIT_R3_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_R2_L 22 +#define BIT_MASK_R2_L 0x3 +#define BIT_R2_L(x) (((x) & BIT_MASK_R2_L) << BIT_SHIFT_R2_L) +#define BITS_R2_L (BIT_MASK_R2_L << BIT_SHIFT_R2_L) +#define BIT_CLEAR_R2_L(x) ((x) & (~BITS_R2_L)) +#define BIT_GET_R2_L(x) (((x) >> BIT_SHIFT_R2_L) & BIT_MASK_R2_L) +#define BIT_SET_R2_L(x, v) (BIT_CLEAR_R2_L(x) | BIT_R2_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_R2_L_1_0 22 +#define BIT_MASK_R2_L_1_0 0x3 +#define BIT_R2_L_1_0(x) (((x) & BIT_MASK_R2_L_1_0) << BIT_SHIFT_R2_L_1_0) +#define BITS_R2_L_1_0 (BIT_MASK_R2_L_1_0 << BIT_SHIFT_R2_L_1_0) +#define BIT_CLEAR_R2_L_1_0(x) ((x) & (~BITS_R2_L_1_0)) +#define BIT_GET_R2_L_1_0(x) (((x) >> BIT_SHIFT_R2_L_1_0) & BIT_MASK_R2_L_1_0) +#define BIT_SET_R2_L_1_0(x, v) (BIT_CLEAR_R2_L_1_0(x) | BIT_R2_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_R1_L 20 +#define BIT_MASK_R1_L 0x3 +#define BIT_R1_L(x) (((x) & BIT_MASK_R1_L) << BIT_SHIFT_R1_L) +#define BITS_R1_L (BIT_MASK_R1_L << BIT_SHIFT_R1_L) +#define BIT_CLEAR_R1_L(x) ((x) & (~BITS_R1_L)) +#define BIT_GET_R1_L(x) (((x) >> BIT_SHIFT_R1_L) & BIT_MASK_R1_L) +#define BIT_SET_R1_L(x, v) (BIT_CLEAR_R1_L(x) | BIT_R1_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_R1_L_1_0 20 +#define BIT_MASK_R1_L_1_0 0x3 +#define BIT_R1_L_1_0(x) (((x) & BIT_MASK_R1_L_1_0) << BIT_SHIFT_R1_L_1_0) +#define BITS_R1_L_1_0 (BIT_MASK_R1_L_1_0 << BIT_SHIFT_R1_L_1_0) +#define BIT_CLEAR_R1_L_1_0(x) ((x) & (~BITS_R1_L_1_0)) +#define BIT_GET_R1_L_1_0(x) (((x) >> BIT_SHIFT_R1_L_1_0) & BIT_MASK_R1_L_1_0) +#define BIT_SET_R1_L_1_0(x, v) (BIT_CLEAR_R1_L_1_0(x) | BIT_R1_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_C3_L 18 +#define BIT_MASK_C3_L 0x3 +#define BIT_C3_L(x) (((x) & BIT_MASK_C3_L) << BIT_SHIFT_C3_L) +#define BITS_C3_L (BIT_MASK_C3_L << BIT_SHIFT_C3_L) +#define BIT_CLEAR_C3_L(x) ((x) & (~BITS_C3_L)) +#define BIT_GET_C3_L(x) (((x) >> BIT_SHIFT_C3_L) & BIT_MASK_C3_L) +#define BIT_SET_C3_L(x, v) (BIT_CLEAR_C3_L(x) | BIT_C3_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_C3_L_1_0 18 +#define BIT_MASK_C3_L_1_0 0x3 +#define BIT_C3_L_1_0(x) (((x) & BIT_MASK_C3_L_1_0) << BIT_SHIFT_C3_L_1_0) +#define BITS_C3_L_1_0 (BIT_MASK_C3_L_1_0 << BIT_SHIFT_C3_L_1_0) +#define BIT_CLEAR_C3_L_1_0(x) ((x) & (~BITS_C3_L_1_0)) +#define BIT_GET_C3_L_1_0(x) (((x) >> BIT_SHIFT_C3_L_1_0) & BIT_MASK_C3_L_1_0) +#define BIT_SET_C3_L_1_0(x, v) (BIT_CLEAR_C3_L_1_0(x) | BIT_C3_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_C2_L 16 +#define BIT_MASK_C2_L 0x3 +#define BIT_C2_L(x) (((x) & BIT_MASK_C2_L) << BIT_SHIFT_C2_L) +#define BITS_C2_L (BIT_MASK_C2_L << BIT_SHIFT_C2_L) +#define BIT_CLEAR_C2_L(x) ((x) & (~BITS_C2_L)) +#define BIT_GET_C2_L(x) (((x) >> BIT_SHIFT_C2_L) & BIT_MASK_C2_L) +#define BIT_SET_C2_L(x, v) (BIT_CLEAR_C2_L(x) | BIT_C2_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_C2_L_1_0 16 +#define BIT_MASK_C2_L_1_0 0x3 +#define BIT_C2_L_1_0(x) (((x) & BIT_MASK_C2_L_1_0) << BIT_SHIFT_C2_L_1_0) +#define BITS_C2_L_1_0 (BIT_MASK_C2_L_1_0 << BIT_SHIFT_C2_L_1_0) +#define BIT_CLEAR_C2_L_1_0(x) ((x) & (~BITS_C2_L_1_0)) +#define BIT_GET_C2_L_1_0(x) (((x) >> BIT_SHIFT_C2_L_1_0) & BIT_MASK_C2_L_1_0) +#define BIT_SET_C2_L_1_0(x, v) (BIT_CLEAR_C2_L_1_0(x) | BIT_C2_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_C1_L_V2 14 +#define BIT_MASK_C1_L_V2 0x3 +#define BIT_C1_L_V2(x) (((x) & BIT_MASK_C1_L_V2) << BIT_SHIFT_C1_L_V2) +#define BITS_C1_L_V2 (BIT_MASK_C1_L_V2 << BIT_SHIFT_C1_L_V2) +#define BIT_CLEAR_C1_L_V2(x) ((x) & (~BITS_C1_L_V2)) +#define BIT_GET_C1_L_V2(x) (((x) >> BIT_SHIFT_C1_L_V2) & BIT_MASK_C1_L_V2) +#define BIT_SET_C1_L_V2(x, v) (BIT_CLEAR_C1_L_V2(x) | BIT_C1_L_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_C1_L_1_0 14 +#define BIT_MASK_C1_L_1_0 0x3 +#define BIT_C1_L_1_0(x) (((x) & BIT_MASK_C1_L_1_0) << BIT_SHIFT_C1_L_1_0) +#define BITS_C1_L_1_0 (BIT_MASK_C1_L_1_0 << BIT_SHIFT_C1_L_1_0) +#define BIT_CLEAR_C1_L_1_0(x) ((x) & (~BITS_C1_L_1_0)) +#define BIT_GET_C1_L_1_0(x) (((x) >> BIT_SHIFT_C1_L_1_0) & BIT_MASK_C1_L_1_0) +#define BIT_SET_C1_L_1_0(x, v) (BIT_CLEAR_C1_L_1_0(x) | BIT_C1_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_REG_TYPE_L_V2 BIT(13) +#define BIT_REG_PWM_L BIT(12) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_V15ADJ_L 9 +#define BIT_MASK_V15ADJ_L 0x7 +#define BIT_V15ADJ_L(x) (((x) & BIT_MASK_V15ADJ_L) << BIT_SHIFT_V15ADJ_L) +#define BITS_V15ADJ_L (BIT_MASK_V15ADJ_L << BIT_SHIFT_V15ADJ_L) +#define BIT_CLEAR_V15ADJ_L(x) ((x) & (~BITS_V15ADJ_L)) +#define BIT_GET_V15ADJ_L(x) (((x) >> BIT_SHIFT_V15ADJ_L) & BIT_MASK_V15ADJ_L) +#define BIT_SET_V15ADJ_L(x, v) (BIT_CLEAR_V15ADJ_L(x) | BIT_V15ADJ_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_V15ADJ_L_2_0 9 +#define BIT_MASK_V15ADJ_L_2_0 0x7 +#define BIT_V15ADJ_L_2_0(x) \ + (((x) & BIT_MASK_V15ADJ_L_2_0) << BIT_SHIFT_V15ADJ_L_2_0) +#define BITS_V15ADJ_L_2_0 (BIT_MASK_V15ADJ_L_2_0 << BIT_SHIFT_V15ADJ_L_2_0) +#define BIT_CLEAR_V15ADJ_L_2_0(x) ((x) & (~BITS_V15ADJ_L_2_0)) +#define BIT_GET_V15ADJ_L_2_0(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L_2_0) & BIT_MASK_V15ADJ_L_2_0) +#define BIT_SET_V15ADJ_L_2_0(x, v) \ + (BIT_CLEAR_V15ADJ_L_2_0(x) | BIT_V15ADJ_L_2_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_IN_L 6 +#define BIT_MASK_IN_L 0x7 +#define BIT_IN_L(x) (((x) & BIT_MASK_IN_L) << BIT_SHIFT_IN_L) +#define BITS_IN_L (BIT_MASK_IN_L << BIT_SHIFT_IN_L) +#define BIT_CLEAR_IN_L(x) ((x) & (~BITS_IN_L)) +#define BIT_GET_IN_L(x) (((x) >> BIT_SHIFT_IN_L) & BIT_MASK_IN_L) +#define BIT_SET_IN_L(x, v) (BIT_CLEAR_IN_L(x) | BIT_IN_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_IN_L_2_0 6 +#define BIT_MASK_IN_L_2_0 0x7 +#define BIT_IN_L_2_0(x) (((x) & BIT_MASK_IN_L_2_0) << BIT_SHIFT_IN_L_2_0) +#define BITS_IN_L_2_0 (BIT_MASK_IN_L_2_0 << BIT_SHIFT_IN_L_2_0) +#define BIT_CLEAR_IN_L_2_0(x) ((x) & (~BITS_IN_L_2_0)) +#define BIT_GET_IN_L_2_0(x) (((x) >> BIT_SHIFT_IN_L_2_0) & BIT_MASK_IN_L_2_0) +#define BIT_SET_IN_L_2_0(x, v) (BIT_CLEAR_IN_L_2_0(x) | BIT_IN_L_2_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_STD_L 4 +#define BIT_MASK_STD_L 0x3 +#define BIT_STD_L(x) (((x) & BIT_MASK_STD_L) << BIT_SHIFT_STD_L) +#define BITS_STD_L (BIT_MASK_STD_L << BIT_SHIFT_STD_L) +#define BIT_CLEAR_STD_L(x) ((x) & (~BITS_STD_L)) +#define BIT_GET_STD_L(x) (((x) >> BIT_SHIFT_STD_L) & BIT_MASK_STD_L) +#define BIT_SET_STD_L(x, v) (BIT_CLEAR_STD_L(x) | BIT_STD_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_STD_L_1_0 4 +#define BIT_MASK_STD_L_1_0 0x3 +#define BIT_STD_L_1_0(x) (((x) & BIT_MASK_STD_L_1_0) << BIT_SHIFT_STD_L_1_0) +#define BITS_STD_L_1_0 (BIT_MASK_STD_L_1_0 << BIT_SHIFT_STD_L_1_0) +#define BIT_CLEAR_STD_L_1_0(x) ((x) & (~BITS_STD_L_1_0)) +#define BIT_GET_STD_L_1_0(x) (((x) >> BIT_SHIFT_STD_L_1_0) & BIT_MASK_STD_L_1_0) +#define BIT_SET_STD_L_1_0(x, v) (BIT_CLEAR_STD_L_1_0(x) | BIT_STD_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_VOL_L 0 +#define BIT_MASK_VOL_L 0xf +#define BIT_VOL_L(x) (((x) & BIT_MASK_VOL_L) << BIT_SHIFT_VOL_L) +#define BITS_VOL_L (BIT_MASK_VOL_L << BIT_SHIFT_VOL_L) +#define BIT_CLEAR_VOL_L(x) ((x) & (~BITS_VOL_L)) +#define BIT_GET_VOL_L(x) (((x) >> BIT_SHIFT_VOL_L) & BIT_MASK_VOL_L) +#define BIT_SET_VOL_L(x, v) (BIT_CLEAR_VOL_L(x) | BIT_VOL_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_0 (Offset 0x1010) */ + +#define BIT_SHIFT_VOL_L_3_0 0 +#define BIT_MASK_VOL_L_3_0 0xf +#define BIT_VOL_L_3_0(x) (((x) & BIT_MASK_VOL_L_3_0) << BIT_SHIFT_VOL_L_3_0) +#define BITS_VOL_L_3_0 (BIT_MASK_VOL_L_3_0 << BIT_SHIFT_VOL_L_3_0) +#define BIT_CLEAR_VOL_L_3_0(x) ((x) & (~BITS_VOL_L_3_0)) +#define BIT_GET_VOL_L_3_0(x) (((x) >> BIT_SHIFT_VOL_L_3_0) & BIT_MASK_VOL_L_3_0) +#define BIT_SET_VOL_L_3_0(x, v) (BIT_CLEAR_VOL_L_3_0(x) | BIT_VOL_L_3_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_OCP_L_PFM 29 +#define BIT_MASK_OCP_L_PFM 0x7 +#define BIT_OCP_L_PFM(x) (((x) & BIT_MASK_OCP_L_PFM) << BIT_SHIFT_OCP_L_PFM) +#define BITS_OCP_L_PFM (BIT_MASK_OCP_L_PFM << BIT_SHIFT_OCP_L_PFM) +#define BIT_CLEAR_OCP_L_PFM(x) ((x) & (~BITS_OCP_L_PFM)) +#define BIT_GET_OCP_L_PFM(x) (((x) >> BIT_SHIFT_OCP_L_PFM) & BIT_MASK_OCP_L_PFM) +#define BIT_SET_OCP_L_PFM(x, v) (BIT_CLEAR_OCP_L_PFM(x) | BIT_OCP_L_PFM(v)) + +#define BIT_SHIFT_CFC_L_PFM 27 +#define BIT_MASK_CFC_L_PFM 0x3 +#define BIT_CFC_L_PFM(x) (((x) & BIT_MASK_CFC_L_PFM) << BIT_SHIFT_CFC_L_PFM) +#define BITS_CFC_L_PFM (BIT_MASK_CFC_L_PFM << BIT_SHIFT_CFC_L_PFM) +#define BIT_CLEAR_CFC_L_PFM(x) ((x) & (~BITS_CFC_L_PFM)) +#define BIT_GET_CFC_L_PFM(x) (((x) >> BIT_SHIFT_CFC_L_PFM) & BIT_MASK_CFC_L_PFM) +#define BIT_SET_CFC_L_PFM(x, v) (BIT_CLEAR_CFC_L_PFM(x) | BIT_CFC_L_PFM(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_REG_FREQ_L_V1 20 +#define BIT_MASK_REG_FREQ_L_V1 0x7 +#define BIT_REG_FREQ_L_V1(x) \ + (((x) & BIT_MASK_REG_FREQ_L_V1) << BIT_SHIFT_REG_FREQ_L_V1) +#define BITS_REG_FREQ_L_V1 (BIT_MASK_REG_FREQ_L_V1 << BIT_SHIFT_REG_FREQ_L_V1) +#define BIT_CLEAR_REG_FREQ_L_V1(x) ((x) & (~BITS_REG_FREQ_L_V1)) +#define BIT_GET_REG_FREQ_L_V1(x) \ + (((x) >> BIT_SHIFT_REG_FREQ_L_V1) & BIT_MASK_REG_FREQ_L_V1) +#define BIT_SET_REG_FREQ_L_V1(x, v) \ + (BIT_CLEAR_REG_FREQ_L_V1(x) | BIT_REG_FREQ_L_V1(v)) + +#define BIT_EN_DUTY BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_REG_MODE_V2 17 +#define BIT_MASK_REG_MODE_V2 0x3 +#define BIT_REG_MODE_V2(x) \ + (((x) & BIT_MASK_REG_MODE_V2) << BIT_SHIFT_REG_MODE_V2) +#define BITS_REG_MODE_V2 (BIT_MASK_REG_MODE_V2 << BIT_SHIFT_REG_MODE_V2) +#define BIT_CLEAR_REG_MODE_V2(x) ((x) & (~BITS_REG_MODE_V2)) +#define BIT_GET_REG_MODE_V2(x) \ + (((x) >> BIT_SHIFT_REG_MODE_V2) & BIT_MASK_REG_MODE_V2) +#define BIT_SET_REG_MODE_V2(x, v) \ + (BIT_CLEAR_REG_MODE_V2(x) | BIT_REG_MODE_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_REG_MOS_HALF 17 +#define BIT_MASK_REG_MOS_HALF 0x3 +#define BIT_REG_MOS_HALF(x) \ + (((x) & BIT_MASK_REG_MOS_HALF) << BIT_SHIFT_REG_MOS_HALF) +#define BITS_REG_MOS_HALF (BIT_MASK_REG_MOS_HALF << BIT_SHIFT_REG_MOS_HALF) +#define BIT_CLEAR_REG_MOS_HALF(x) ((x) & (~BITS_REG_MOS_HALF)) +#define BIT_GET_REG_MOS_HALF(x) \ + (((x) >> BIT_SHIFT_REG_MOS_HALF) & BIT_MASK_REG_MOS_HALF) +#define BIT_SET_REG_MOS_HALF(x, v) \ + (BIT_CLEAR_REG_MOS_HALF(x) | BIT_REG_MOS_HALF(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_EN_SP BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_REG_AUTO_L_V2 BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_REG_AUTO_L_V1 BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_REG_LDOF_L_V2 BIT(14) +#define BIT_REG_OCPS_L_V2 BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_VO15_V1P05_H BIT(12) +#define BIT_ARENB_L_V2 BIT(11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_ARENB_L_V1 BIT(11) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_TBOX_L1_V2 9 +#define BIT_MASK_TBOX_L1_V2 0x3 +#define BIT_TBOX_L1_V2(x) (((x) & BIT_MASK_TBOX_L1_V2) << BIT_SHIFT_TBOX_L1_V2) +#define BITS_TBOX_L1_V2 (BIT_MASK_TBOX_L1_V2 << BIT_SHIFT_TBOX_L1_V2) +#define BIT_CLEAR_TBOX_L1_V2(x) ((x) & (~BITS_TBOX_L1_V2)) +#define BIT_GET_TBOX_L1_V2(x) \ + (((x) >> BIT_SHIFT_TBOX_L1_V2) & BIT_MASK_TBOX_L1_V2) +#define BIT_SET_TBOX_L1_V2(x, v) (BIT_CLEAR_TBOX_L1_V2(x) | BIT_TBOX_L1_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_TBOX_L1_1_0 9 +#define BIT_MASK_TBOX_L1_1_0 0x3 +#define BIT_TBOX_L1_1_0(x) \ + (((x) & BIT_MASK_TBOX_L1_1_0) << BIT_SHIFT_TBOX_L1_1_0) +#define BITS_TBOX_L1_1_0 (BIT_MASK_TBOX_L1_1_0 << BIT_SHIFT_TBOX_L1_1_0) +#define BIT_CLEAR_TBOX_L1_1_0(x) ((x) & (~BITS_TBOX_L1_1_0)) +#define BIT_GET_TBOX_L1_1_0(x) \ + (((x) >> BIT_SHIFT_TBOX_L1_1_0) & BIT_MASK_TBOX_L1_1_0) +#define BIT_SET_TBOX_L1_1_0(x, v) \ + (BIT_CLEAR_TBOX_L1_1_0(x) | BIT_TBOX_L1_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_REG_DELAY_L 7 +#define BIT_MASK_REG_DELAY_L 0x3 +#define BIT_REG_DELAY_L(x) \ + (((x) & BIT_MASK_REG_DELAY_L) << BIT_SHIFT_REG_DELAY_L) +#define BITS_REG_DELAY_L (BIT_MASK_REG_DELAY_L << BIT_SHIFT_REG_DELAY_L) +#define BIT_CLEAR_REG_DELAY_L(x) ((x) & (~BITS_REG_DELAY_L)) +#define BIT_GET_REG_DELAY_L(x) \ + (((x) >> BIT_SHIFT_REG_DELAY_L) & BIT_MASK_REG_DELAY_L) +#define BIT_SET_REG_DELAY_L(x, v) \ + (BIT_CLEAR_REG_DELAY_L(x) | BIT_REG_DELAY_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_REG_DELAY_L_1_0 7 +#define BIT_MASK_REG_DELAY_L_1_0 0x3 +#define BIT_REG_DELAY_L_1_0(x) \ + (((x) & BIT_MASK_REG_DELAY_L_1_0) << BIT_SHIFT_REG_DELAY_L_1_0) +#define BITS_REG_DELAY_L_1_0 \ + (BIT_MASK_REG_DELAY_L_1_0 << BIT_SHIFT_REG_DELAY_L_1_0) +#define BIT_CLEAR_REG_DELAY_L_1_0(x) ((x) & (~BITS_REG_DELAY_L_1_0)) +#define BIT_GET_REG_DELAY_L_1_0(x) \ + (((x) >> BIT_SHIFT_REG_DELAY_L_1_0) & BIT_MASK_REG_DELAY_L_1_0) +#define BIT_SET_REG_DELAY_L_1_0(x, v) \ + (BIT_CLEAR_REG_DELAY_L_1_0(x) | BIT_REG_DELAY_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_REG_CLAMP_D_L BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_REG_BYPASS_L_V2 BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_REG_BYPASS_L_V1 BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_REG_AUTOZCD_L BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_POW_ZCD_L_V2 BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_POW_ZCD_L_V1 BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_REG_HALF_L BIT(2) + +#define BIT_SHIFT_OCP_L_V2 0 +#define BIT_MASK_OCP_L_V2 0x3 +#define BIT_OCP_L_V2(x) (((x) & BIT_MASK_OCP_L_V2) << BIT_SHIFT_OCP_L_V2) +#define BITS_OCP_L_V2 (BIT_MASK_OCP_L_V2 << BIT_SHIFT_OCP_L_V2) +#define BIT_CLEAR_OCP_L_V2(x) ((x) & (~BITS_OCP_L_V2)) +#define BIT_GET_OCP_L_V2(x) (((x) >> BIT_SHIFT_OCP_L_V2) & BIT_MASK_OCP_L_V2) +#define BIT_SET_OCP_L_V2(x, v) (BIT_CLEAR_OCP_L_V2(x) | BIT_OCP_L_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPARSW_MAC_1 (Offset 0x1014) */ + +#define BIT_SHIFT_OCP_L_2_1 0 +#define BIT_MASK_OCP_L_2_1 0x3 +#define BIT_OCP_L_2_1(x) (((x) & BIT_MASK_OCP_L_2_1) << BIT_SHIFT_OCP_L_2_1) +#define BITS_OCP_L_2_1 (BIT_MASK_OCP_L_2_1 << BIT_SHIFT_OCP_L_2_1) +#define BIT_CLEAR_OCP_L_2_1(x) ((x) & (~BITS_OCP_L_2_1)) +#define BIT_GET_OCP_L_2_1(x) (((x) >> BIT_SHIFT_OCP_L_2_1) & BIT_MASK_OCP_L_2_1) +#define BIT_SET_OCP_L_2_1(x, v) (BIT_CLEAR_OCP_L_2_1(x) | BIT_OCP_L_2_1(v)) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_LPF_C2_1_0 30 +#define BIT_MASK_LPF_C2_1_0 0x3 +#define BIT_LPF_C2_1_0(x) (((x) & BIT_MASK_LPF_C2_1_0) << BIT_SHIFT_LPF_C2_1_0) +#define BITS_LPF_C2_1_0 (BIT_MASK_LPF_C2_1_0 << BIT_SHIFT_LPF_C2_1_0) +#define BIT_CLEAR_LPF_C2_1_0(x) ((x) & (~BITS_LPF_C2_1_0)) +#define BIT_GET_LPF_C2_1_0(x) \ + (((x) >> BIT_SHIFT_LPF_C2_1_0) & BIT_MASK_LPF_C2_1_0) +#define BIT_SET_LPF_C2_1_0(x, v) (BIT_CLEAR_LPF_C2_1_0(x) | BIT_LPF_C2_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_REG_LPF_R3 29 +#define BIT_MASK_REG_LPF_R3 0x7 +#define BIT_REG_LPF_R3(x) (((x) & BIT_MASK_REG_LPF_R3) << BIT_SHIFT_REG_LPF_R3) +#define BITS_REG_LPF_R3 (BIT_MASK_REG_LPF_R3 << BIT_SHIFT_REG_LPF_R3) +#define BIT_CLEAR_REG_LPF_R3(x) ((x) & (~BITS_REG_LPF_R3)) +#define BIT_GET_REG_LPF_R3(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3) & BIT_MASK_REG_LPF_R3) +#define BIT_SET_REG_LPF_R3(x, v) (BIT_CLEAR_REG_LPF_R3(x) | BIT_REG_LPF_R3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_EN_XTAL_AAC_TRIG BIT(28) +#define BIT_EN_XTAL_AAC BIT(27) +#define BIT_EN_XTAL_AAC_DIGI BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_REG_LPF_R2 24 +#define BIT_MASK_REG_LPF_R2 0x1f +#define BIT_REG_LPF_R2(x) (((x) & BIT_MASK_REG_LPF_R2) << BIT_SHIFT_REG_LPF_R2) +#define BITS_REG_LPF_R2 (BIT_MASK_REG_LPF_R2 << BIT_SHIFT_REG_LPF_R2) +#define BIT_CLEAR_REG_LPF_R2(x) ((x) & (~BITS_REG_LPF_R2)) +#define BIT_GET_REG_LPF_R2(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R2) & BIT_MASK_REG_LPF_R2) +#define BIT_SET_REG_LPF_R2(x, v) (BIT_CLEAR_REG_LPF_R2(x) | BIT_REG_LPF_R2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_LPF_C1_5_0 24 +#define BIT_MASK_LPF_C1_5_0 0x3f +#define BIT_LPF_C1_5_0(x) (((x) & BIT_MASK_LPF_C1_5_0) << BIT_SHIFT_LPF_C1_5_0) +#define BITS_LPF_C1_5_0 (BIT_MASK_LPF_C1_5_0 << BIT_SHIFT_LPF_C1_5_0) +#define BIT_CLEAR_LPF_C1_5_0(x) ((x) & (~BITS_LPF_C1_5_0)) +#define BIT_GET_LPF_C1_5_0(x) \ + (((x) >> BIT_SHIFT_LPF_C1_5_0) & BIT_MASK_LPF_C1_5_0) +#define BIT_SET_LPF_C1_5_0(x, v) (BIT_CLEAR_LPF_C1_5_0(x) | BIT_LPF_C1_5_0(v)) + +#define BIT_LPF_TIEL BIT(23) +#define BIT_LPF_TIEH BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_REG_LPF_C3 21 +#define BIT_MASK_REG_LPF_C3 0x7 +#define BIT_REG_LPF_C3(x) (((x) & BIT_MASK_REG_LPF_C3) << BIT_SHIFT_REG_LPF_C3) +#define BITS_REG_LPF_C3 (BIT_MASK_REG_LPF_C3 << BIT_SHIFT_REG_LPF_C3) +#define BIT_CLEAR_REG_LPF_C3(x) ((x) & (~BITS_REG_LPF_C3)) +#define BIT_GET_REG_LPF_C3(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C3) & BIT_MASK_REG_LPF_C3) +#define BIT_SET_REG_LPF_C3(x, v) (BIT_CLEAR_REG_LPF_C3(x) | BIT_REG_LPF_C3(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_LOCKDET_VREF_L_1_0 20 +#define BIT_MASK_LOCKDET_VREF_L_1_0 0x3 +#define BIT_LOCKDET_VREF_L_1_0(x) \ + (((x) & BIT_MASK_LOCKDET_VREF_L_1_0) << BIT_SHIFT_LOCKDET_VREF_L_1_0) +#define BITS_LOCKDET_VREF_L_1_0 \ + (BIT_MASK_LOCKDET_VREF_L_1_0 << BIT_SHIFT_LOCKDET_VREF_L_1_0) +#define BIT_CLEAR_LOCKDET_VREF_L_1_0(x) ((x) & (~BITS_LOCKDET_VREF_L_1_0)) +#define BIT_GET_LOCKDET_VREF_L_1_0(x) \ + (((x) >> BIT_SHIFT_LOCKDET_VREF_L_1_0) & BIT_MASK_LOCKDET_VREF_L_1_0) +#define BIT_SET_LOCKDET_VREF_L_1_0(x, v) \ + (BIT_CLEAR_LOCKDET_VREF_L_1_0(x) | BIT_LOCKDET_VREF_L_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_REG_LPF_C2 18 +#define BIT_MASK_REG_LPF_C2 0x7 +#define BIT_REG_LPF_C2(x) (((x) & BIT_MASK_REG_LPF_C2) << BIT_SHIFT_REG_LPF_C2) +#define BITS_REG_LPF_C2 (BIT_MASK_REG_LPF_C2 << BIT_SHIFT_REG_LPF_C2) +#define BIT_CLEAR_REG_LPF_C2(x) ((x) & (~BITS_REG_LPF_C2)) +#define BIT_GET_REG_LPF_C2(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C2) & BIT_MASK_REG_LPF_C2) +#define BIT_SET_REG_LPF_C2(x, v) (BIT_CLEAR_REG_LPF_C2(x) | BIT_REG_LPF_C2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_LOCKDET_VREF_H_1_0 18 +#define BIT_MASK_LOCKDET_VREF_H_1_0 0x3 +#define BIT_LOCKDET_VREF_H_1_0(x) \ + (((x) & BIT_MASK_LOCKDET_VREF_H_1_0) << BIT_SHIFT_LOCKDET_VREF_H_1_0) +#define BITS_LOCKDET_VREF_H_1_0 \ + (BIT_MASK_LOCKDET_VREF_H_1_0 << BIT_SHIFT_LOCKDET_VREF_H_1_0) +#define BIT_CLEAR_LOCKDET_VREF_H_1_0(x) ((x) & (~BITS_LOCKDET_VREF_H_1_0)) +#define BIT_GET_LOCKDET_VREF_H_1_0(x) \ + (((x) >> BIT_SHIFT_LOCKDET_VREF_H_1_0) & BIT_MASK_LOCKDET_VREF_H_1_0) +#define BIT_SET_LOCKDET_VREF_H_1_0(x, v) \ + (BIT_CLEAR_LOCKDET_VREF_H_1_0(x) | BIT_LOCKDET_VREF_H_1_0(v)) + +#define BIT_SHIFT_LDO_SEL_1_0 16 +#define BIT_MASK_LDO_SEL_1_0 0x3 +#define BIT_LDO_SEL_1_0(x) \ + (((x) & BIT_MASK_LDO_SEL_1_0) << BIT_SHIFT_LDO_SEL_1_0) +#define BITS_LDO_SEL_1_0 (BIT_MASK_LDO_SEL_1_0 << BIT_SHIFT_LDO_SEL_1_0) +#define BIT_CLEAR_LDO_SEL_1_0(x) ((x) & (~BITS_LDO_SEL_1_0)) +#define BIT_GET_LDO_SEL_1_0(x) \ + (((x) >> BIT_SHIFT_LDO_SEL_1_0) & BIT_MASK_LDO_SEL_1_0) +#define BIT_SET_LDO_SEL_1_0(x, v) \ + (BIT_CLEAR_LDO_SEL_1_0(x) | BIT_LDO_SEL_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_REG_LPF_C1 15 +#define BIT_MASK_REG_LPF_C1 0x7 +#define BIT_REG_LPF_C1(x) (((x) & BIT_MASK_REG_LPF_C1) << BIT_SHIFT_REG_LPF_C1) +#define BITS_REG_LPF_C1 (BIT_MASK_REG_LPF_C1 << BIT_SHIFT_REG_LPF_C1) +#define BIT_CLEAR_REG_LPF_C1(x) ((x) & (~BITS_REG_LPF_C1)) +#define BIT_GET_REG_LPF_C1(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C1) & BIT_MASK_REG_LPF_C1) +#define BIT_SET_REG_LPF_C1(x, v) (BIT_CLEAR_REG_LPF_C1(x) | BIT_REG_LPF_C1(v)) + +#define BIT_SHIFT_REG_LDO_SEL_V1 13 +#define BIT_MASK_REG_LDO_SEL_V1 0x3 +#define BIT_REG_LDO_SEL_V1(x) \ + (((x) & BIT_MASK_REG_LDO_SEL_V1) << BIT_SHIFT_REG_LDO_SEL_V1) +#define BITS_REG_LDO_SEL_V1 \ + (BIT_MASK_REG_LDO_SEL_V1 << BIT_SHIFT_REG_LDO_SEL_V1) +#define BIT_CLEAR_REG_LDO_SEL_V1(x) ((x) & (~BITS_REG_LDO_SEL_V1)) +#define BIT_GET_REG_LDO_SEL_V1(x) \ + (((x) >> BIT_SHIFT_REG_LDO_SEL_V1) & BIT_MASK_REG_LDO_SEL_V1) +#define BIT_SET_REG_LDO_SEL_V1(x, v) \ + (BIT_CLEAR_REG_LDO_SEL_V1(x) | BIT_REG_LDO_SEL_V1(v)) + +#define BIT_REG_CP_ICPX2 BIT(12) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_IOFFSET_5_0 10 +#define BIT_MASK_IOFFSET_5_0 0x3f +#define BIT_IOFFSET_5_0(x) \ + (((x) & BIT_MASK_IOFFSET_5_0) << BIT_SHIFT_IOFFSET_5_0) +#define BITS_IOFFSET_5_0 (BIT_MASK_IOFFSET_5_0 << BIT_SHIFT_IOFFSET_5_0) +#define BIT_CLEAR_IOFFSET_5_0(x) ((x) & (~BITS_IOFFSET_5_0)) +#define BIT_GET_IOFFSET_5_0(x) \ + (((x) >> BIT_SHIFT_IOFFSET_5_0) & BIT_MASK_IOFFSET_5_0) +#define BIT_SET_IOFFSET_5_0(x, v) \ + (BIT_CLEAR_IOFFSET_5_0(x) | BIT_IOFFSET_5_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_REG_CP_ICP_SEL_FAST 9 +#define BIT_MASK_REG_CP_ICP_SEL_FAST 0x7 +#define BIT_REG_CP_ICP_SEL_FAST(x) \ + (((x) & BIT_MASK_REG_CP_ICP_SEL_FAST) << BIT_SHIFT_REG_CP_ICP_SEL_FAST) +#define BITS_REG_CP_ICP_SEL_FAST \ + (BIT_MASK_REG_CP_ICP_SEL_FAST << BIT_SHIFT_REG_CP_ICP_SEL_FAST) +#define BIT_CLEAR_REG_CP_ICP_SEL_FAST(x) ((x) & (~BITS_REG_CP_ICP_SEL_FAST)) +#define BIT_GET_REG_CP_ICP_SEL_FAST(x) \ + (((x) >> BIT_SHIFT_REG_CP_ICP_SEL_FAST) & BIT_MASK_REG_CP_ICP_SEL_FAST) +#define BIT_SET_REG_CP_ICP_SEL_FAST(x, v) \ + (BIT_CLEAR_REG_CP_ICP_SEL_FAST(x) | BIT_REG_CP_ICP_SEL_FAST(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_CP_ICPX2 BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_GM_STEP BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_REG_CP_ICP_SEL 6 +#define BIT_MASK_REG_CP_ICP_SEL 0x7 +#define BIT_REG_CP_ICP_SEL(x) \ + (((x) & BIT_MASK_REG_CP_ICP_SEL) << BIT_SHIFT_REG_CP_ICP_SEL) +#define BITS_REG_CP_ICP_SEL \ + (BIT_MASK_REG_CP_ICP_SEL << BIT_SHIFT_REG_CP_ICP_SEL) +#define BIT_CLEAR_REG_CP_ICP_SEL(x) ((x) & (~BITS_REG_CP_ICP_SEL)) +#define BIT_GET_REG_CP_ICP_SEL(x) \ + (((x) >> BIT_SHIFT_REG_CP_ICP_SEL) & BIT_MASK_REG_CP_ICP_SEL) +#define BIT_SET_REG_CP_ICP_SEL(x, v) \ + (BIT_CLEAR_REG_CP_ICP_SEL(x) | BIT_REG_CP_ICP_SEL(v)) + +#define BIT_SHIFT_REG_IB_PI 4 +#define BIT_MASK_REG_IB_PI 0x3 +#define BIT_REG_IB_PI(x) (((x) & BIT_MASK_REG_IB_PI) << BIT_SHIFT_REG_IB_PI) +#define BITS_REG_IB_PI (BIT_MASK_REG_IB_PI << BIT_SHIFT_REG_IB_PI) +#define BIT_CLEAR_REG_IB_PI(x) ((x) & (~BITS_REG_IB_PI)) +#define BIT_GET_REG_IB_PI(x) (((x) >> BIT_SHIFT_REG_IB_PI) & BIT_MASK_REG_IB_PI) +#define BIT_SET_REG_IB_PI(x, v) (BIT_CLEAR_REG_IB_PI(x) | BIT_REG_IB_PI(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_CP_ICP_SEL_4_0 4 +#define BIT_MASK_CP_ICP_SEL_4_0 0x1f +#define BIT_CP_ICP_SEL_4_0(x) \ + (((x) & BIT_MASK_CP_ICP_SEL_4_0) << BIT_SHIFT_CP_ICP_SEL_4_0) +#define BITS_CP_ICP_SEL_4_0 \ + (BIT_MASK_CP_ICP_SEL_4_0 << BIT_SHIFT_CP_ICP_SEL_4_0) +#define BIT_CLEAR_CP_ICP_SEL_4_0(x) ((x) & (~BITS_CP_ICP_SEL_4_0)) +#define BIT_GET_CP_ICP_SEL_4_0(x) \ + (((x) >> BIT_SHIFT_CP_ICP_SEL_4_0) & BIT_MASK_CP_ICP_SEL_4_0) +#define BIT_SET_CP_ICP_SEL_4_0(x, v) \ + (BIT_CLEAR_CP_ICP_SEL_4_0(x) | BIT_CP_ICP_SEL_4_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_LDO2PWRCUT BIT(3) +#define BIT_VPULSE_LDO BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_SHIFT_IB_PI_1_0 2 +#define BIT_MASK_IB_PI_1_0 0x3 +#define BIT_IB_PI_1_0(x) (((x) & BIT_MASK_IB_PI_1_0) << BIT_SHIFT_IB_PI_1_0) +#define BITS_IB_PI_1_0 (BIT_MASK_IB_PI_1_0 << BIT_SHIFT_IB_PI_1_0) +#define BIT_CLEAR_IB_PI_1_0(x) ((x) & (~BITS_IB_PI_1_0)) +#define BIT_GET_IB_PI_1_0(x) (((x) >> BIT_SHIFT_IB_PI_1_0) & BIT_MASK_IB_PI_1_0) +#define BIT_SET_IB_PI_1_0(x, v) (BIT_CLEAR_IB_PI_1_0(x) | BIT_IB_PI_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_0 (Offset 0x1018) */ + +#define BIT_OFFSET_PLUS BIT(1) + +#define BIT_SHIFT_LDO_VSEL 0 +#define BIT_MASK_LDO_VSEL 0x3 +#define BIT_LDO_VSEL(x) (((x) & BIT_MASK_LDO_VSEL) << BIT_SHIFT_LDO_VSEL) +#define BITS_LDO_VSEL (BIT_MASK_LDO_VSEL << BIT_SHIFT_LDO_VSEL) +#define BIT_CLEAR_LDO_VSEL(x) ((x) & (~BITS_LDO_VSEL)) +#define BIT_GET_LDO_VSEL(x) (((x) >> BIT_SHIFT_LDO_VSEL) & BIT_MASK_LDO_VSEL) +#define BIT_SET_LDO_VSEL(x, v) (BIT_CLEAR_LDO_VSEL(x) | BIT_LDO_VSEL(v)) + +#define BIT_RESET_N BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_REG_CK_MON_SEL 29 +#define BIT_MASK_REG_CK_MON_SEL 0x7 +#define BIT_REG_CK_MON_SEL(x) \ + (((x) & BIT_MASK_REG_CK_MON_SEL) << BIT_SHIFT_REG_CK_MON_SEL) +#define BITS_REG_CK_MON_SEL \ + (BIT_MASK_REG_CK_MON_SEL << BIT_SHIFT_REG_CK_MON_SEL) +#define BIT_CLEAR_REG_CK_MON_SEL(x) ((x) & (~BITS_REG_CK_MON_SEL)) +#define BIT_GET_REG_CK_MON_SEL(x) \ + (((x) >> BIT_SHIFT_REG_CK_MON_SEL) & BIT_MASK_REG_CK_MON_SEL) +#define BIT_SET_REG_CK_MON_SEL(x, v) \ + (BIT_CLEAR_REG_CK_MON_SEL(x) | BIT_REG_CK_MON_SEL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_CKX_USB_IB_SEL 29 +#define BIT_MASK_CKX_USB_IB_SEL 0x7 +#define BIT_CKX_USB_IB_SEL(x) \ + (((x) & BIT_MASK_CKX_USB_IB_SEL) << BIT_SHIFT_CKX_USB_IB_SEL) +#define BITS_CKX_USB_IB_SEL \ + (BIT_MASK_CKX_USB_IB_SEL << BIT_SHIFT_CKX_USB_IB_SEL) +#define BIT_CLEAR_CKX_USB_IB_SEL(x) ((x) & (~BITS_CKX_USB_IB_SEL)) +#define BIT_GET_CKX_USB_IB_SEL(x) \ + (((x) >> BIT_SHIFT_CKX_USB_IB_SEL) & BIT_MASK_CKX_USB_IB_SEL) +#define BIT_SET_CKX_USB_IB_SEL(x, v) \ + (BIT_CLEAR_CKX_USB_IB_SEL(x) | BIT_CKX_USB_IB_SEL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_REG_CK_MON_EN BIT(28) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_PFD_DN_GATED BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_REG_XTAL_FREQ_SEL BIT(27) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_PFD_UP_GATED BIT(27) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_REG_XTAL_EDGE_SEL BIT(26) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_PFD_RESET_GATED BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_REG_VCO_KVCO BIT(25) +#define BIT_REG_SDM_EDGE_SEL BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_PFD_OUT_DRV_1_0 24 +#define BIT_MASK_PFD_OUT_DRV_1_0 0x3 +#define BIT_PFD_OUT_DRV_1_0(x) \ + (((x) & BIT_MASK_PFD_OUT_DRV_1_0) << BIT_SHIFT_PFD_OUT_DRV_1_0) +#define BITS_PFD_OUT_DRV_1_0 \ + (BIT_MASK_PFD_OUT_DRV_1_0 << BIT_SHIFT_PFD_OUT_DRV_1_0) +#define BIT_CLEAR_PFD_OUT_DRV_1_0(x) ((x) & (~BITS_PFD_OUT_DRV_1_0)) +#define BIT_GET_PFD_OUT_DRV_1_0(x) \ + (((x) >> BIT_SHIFT_PFD_OUT_DRV_1_0) & BIT_MASK_PFD_OUT_DRV_1_0) +#define BIT_SET_PFD_OUT_DRV_1_0(x, v) \ + (BIT_CLEAR_PFD_OUT_DRV_1_0(x) | BIT_PFD_OUT_DRV_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_REG_SDM_CK_SEL BIT(23) +#define BIT_REG_SDM_CK_GATED BIT(22) +#define BIT_REG_PFD_RESET_GATED BIT(21) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_LPF_TIEMID_2_0 20 +#define BIT_MASK_LPF_TIEMID_2_0 0x7 +#define BIT_LPF_TIEMID_2_0(x) \ + (((x) & BIT_MASK_LPF_TIEMID_2_0) << BIT_SHIFT_LPF_TIEMID_2_0) +#define BITS_LPF_TIEMID_2_0 \ + (BIT_MASK_LPF_TIEMID_2_0 << BIT_SHIFT_LPF_TIEMID_2_0) +#define BIT_CLEAR_LPF_TIEMID_2_0(x) ((x) & (~BITS_LPF_TIEMID_2_0)) +#define BIT_GET_LPF_TIEMID_2_0(x) \ + (((x) >> BIT_SHIFT_LPF_TIEMID_2_0) & BIT_MASK_LPF_TIEMID_2_0) +#define BIT_SET_LPF_TIEMID_2_0(x, v) \ + (BIT_CLEAR_LPF_TIEMID_2_0(x) | BIT_LPF_TIEMID_2_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_REG_LPF_R3_FAST 16 +#define BIT_MASK_REG_LPF_R3_FAST 0x1f +#define BIT_REG_LPF_R3_FAST(x) \ + (((x) & BIT_MASK_REG_LPF_R3_FAST) << BIT_SHIFT_REG_LPF_R3_FAST) +#define BITS_REG_LPF_R3_FAST \ + (BIT_MASK_REG_LPF_R3_FAST << BIT_SHIFT_REG_LPF_R3_FAST) +#define BIT_CLEAR_REG_LPF_R3_FAST(x) ((x) & (~BITS_REG_LPF_R3_FAST)) +#define BIT_GET_REG_LPF_R3_FAST(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3_FAST) & BIT_MASK_REG_LPF_R3_FAST) +#define BIT_SET_REG_LPF_R3_FAST(x, v) \ + (BIT_CLEAR_REG_LPF_R3_FAST(x) | BIT_REG_LPF_R3_FAST(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_LPF_R3_4_0 15 +#define BIT_MASK_LPF_R3_4_0 0x1f +#define BIT_LPF_R3_4_0(x) (((x) & BIT_MASK_LPF_R3_4_0) << BIT_SHIFT_LPF_R3_4_0) +#define BITS_LPF_R3_4_0 (BIT_MASK_LPF_R3_4_0 << BIT_SHIFT_LPF_R3_4_0) +#define BIT_CLEAR_LPF_R3_4_0(x) ((x) & (~BITS_LPF_R3_4_0)) +#define BIT_GET_LPF_R3_4_0(x) \ + (((x) >> BIT_SHIFT_LPF_R3_4_0) & BIT_MASK_LPF_R3_4_0) +#define BIT_SET_LPF_R3_4_0(x, v) (BIT_CLEAR_LPF_R3_4_0(x) | BIT_LPF_R3_4_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_REG_LPF_R2_FAST 11 +#define BIT_MASK_REG_LPF_R2_FAST 0x1f +#define BIT_REG_LPF_R2_FAST(x) \ + (((x) & BIT_MASK_REG_LPF_R2_FAST) << BIT_SHIFT_REG_LPF_R2_FAST) +#define BITS_REG_LPF_R2_FAST \ + (BIT_MASK_REG_LPF_R2_FAST << BIT_SHIFT_REG_LPF_R2_FAST) +#define BIT_CLEAR_REG_LPF_R2_FAST(x) ((x) & (~BITS_REG_LPF_R2_FAST)) +#define BIT_GET_REG_LPF_R2_FAST(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R2_FAST) & BIT_MASK_REG_LPF_R2_FAST) +#define BIT_SET_REG_LPF_R2_FAST(x, v) \ + (BIT_CLEAR_REG_LPF_R2_FAST(x) | BIT_REG_LPF_R2_FAST(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_LPF_R2_4_0 10 +#define BIT_MASK_LPF_R2_4_0 0x1f +#define BIT_LPF_R2_4_0(x) (((x) & BIT_MASK_LPF_R2_4_0) << BIT_SHIFT_LPF_R2_4_0) +#define BITS_LPF_R2_4_0 (BIT_MASK_LPF_R2_4_0 << BIT_SHIFT_LPF_R2_4_0) +#define BIT_CLEAR_LPF_R2_4_0(x) ((x) & (~BITS_LPF_R2_4_0)) +#define BIT_GET_LPF_R2_4_0(x) \ + (((x) >> BIT_SHIFT_LPF_R2_4_0) & BIT_MASK_LPF_R2_4_0) +#define BIT_SET_LPF_R2_4_0(x, v) (BIT_CLEAR_LPF_R2_4_0(x) | BIT_LPF_R2_4_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_REG_LPF_C3_FAST 8 +#define BIT_MASK_REG_LPF_C3_FAST 0x7 +#define BIT_REG_LPF_C3_FAST(x) \ + (((x) & BIT_MASK_REG_LPF_C3_FAST) << BIT_SHIFT_REG_LPF_C3_FAST) +#define BITS_REG_LPF_C3_FAST \ + (BIT_MASK_REG_LPF_C3_FAST << BIT_SHIFT_REG_LPF_C3_FAST) +#define BIT_CLEAR_REG_LPF_C3_FAST(x) ((x) & (~BITS_REG_LPF_C3_FAST)) +#define BIT_GET_REG_LPF_C3_FAST(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C3_FAST) & BIT_MASK_REG_LPF_C3_FAST) +#define BIT_SET_REG_LPF_C3_FAST(x, v) \ + (BIT_CLEAR_REG_LPF_C3_FAST(x) | BIT_REG_LPF_C3_FAST(v)) + +#define BIT_SHIFT_REG_LPF_C2_FAST 5 +#define BIT_MASK_REG_LPF_C2_FAST 0x7 +#define BIT_REG_LPF_C2_FAST(x) \ + (((x) & BIT_MASK_REG_LPF_C2_FAST) << BIT_SHIFT_REG_LPF_C2_FAST) +#define BITS_REG_LPF_C2_FAST \ + (BIT_MASK_REG_LPF_C2_FAST << BIT_SHIFT_REG_LPF_C2_FAST) +#define BIT_CLEAR_REG_LPF_C2_FAST(x) ((x) & (~BITS_REG_LPF_C2_FAST)) +#define BIT_GET_REG_LPF_C2_FAST(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C2_FAST) & BIT_MASK_REG_LPF_C2_FAST) +#define BIT_SET_REG_LPF_C2_FAST(x, v) \ + (BIT_CLEAR_REG_LPF_C2_FAST(x) | BIT_REG_LPF_C2_FAST(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_LPF_C3_5_0 4 +#define BIT_MASK_LPF_C3_5_0 0x3f +#define BIT_LPF_C3_5_0(x) (((x) & BIT_MASK_LPF_C3_5_0) << BIT_SHIFT_LPF_C3_5_0) +#define BITS_LPF_C3_5_0 (BIT_MASK_LPF_C3_5_0 << BIT_SHIFT_LPF_C3_5_0) +#define BIT_CLEAR_LPF_C3_5_0(x) ((x) & (~BITS_LPF_C3_5_0)) +#define BIT_GET_LPF_C3_5_0(x) \ + (((x) >> BIT_SHIFT_LPF_C3_5_0) & BIT_MASK_LPF_C3_5_0) +#define BIT_SET_LPF_C3_5_0(x, v) (BIT_CLEAR_LPF_C3_5_0(x) | BIT_LPF_C3_5_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_REG_LPF_C1_FAST 2 +#define BIT_MASK_REG_LPF_C1_FAST 0x7 +#define BIT_REG_LPF_C1_FAST(x) \ + (((x) & BIT_MASK_REG_LPF_C1_FAST) << BIT_SHIFT_REG_LPF_C1_FAST) +#define BITS_REG_LPF_C1_FAST \ + (BIT_MASK_REG_LPF_C1_FAST << BIT_SHIFT_REG_LPF_C1_FAST) +#define BIT_CLEAR_REG_LPF_C1_FAST(x) ((x) & (~BITS_REG_LPF_C1_FAST)) +#define BIT_GET_REG_LPF_C1_FAST(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C1_FAST) & BIT_MASK_REG_LPF_C1_FAST) +#define BIT_SET_REG_LPF_C1_FAST(x, v) \ + (BIT_CLEAR_REG_LPF_C1_FAST(x) | BIT_REG_LPF_C1_FAST(v)) + +#define BIT_SHIFT_REG_LPF_R3_V1 0 +#define BIT_MASK_REG_LPF_R3_V1 0x3 +#define BIT_REG_LPF_R3_V1(x) \ + (((x) & BIT_MASK_REG_LPF_R3_V1) << BIT_SHIFT_REG_LPF_R3_V1) +#define BITS_REG_LPF_R3_V1 (BIT_MASK_REG_LPF_R3_V1 << BIT_SHIFT_REG_LPF_R3_V1) +#define BIT_CLEAR_REG_LPF_R3_V1(x) ((x) & (~BITS_REG_LPF_R3_V1)) +#define BIT_GET_REG_LPF_R3_V1(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3_V1) & BIT_MASK_REG_LPF_R3_V1) +#define BIT_SET_REG_LPF_R3_V1(x, v) \ + (BIT_CLEAR_REG_LPF_R3_V1(x) | BIT_REG_LPF_R3_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_1 (Offset 0x101C) */ + +#define BIT_SHIFT_LPF_C2_5_2 0 +#define BIT_MASK_LPF_C2_5_2 0xf +#define BIT_LPF_C2_5_2(x) (((x) & BIT_MASK_LPF_C2_5_2) << BIT_SHIFT_LPF_C2_5_2) +#define BITS_LPF_C2_5_2 (BIT_MASK_LPF_C2_5_2 << BIT_SHIFT_LPF_C2_5_2) +#define BIT_CLEAR_LPF_C2_5_2(x) ((x) & (~BITS_LPF_C2_5_2)) +#define BIT_GET_LPF_C2_5_2(x) \ + (((x) >> BIT_SHIFT_LPF_C2_5_2) & BIT_MASK_LPF_C2_5_2) +#define BIT_SET_LPF_C2_5_2(x, v) (BIT_CLEAR_LPF_C2_5_2(x) | BIT_LPF_C2_5_2(v)) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_CK_PHASE_SEL BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SHIFT_AGPIO_DRV_V1 30 +#define BIT_MASK_AGPIO_DRV_V1 0x3 +#define BIT_AGPIO_DRV_V1(x) \ + (((x) & BIT_MASK_AGPIO_DRV_V1) << BIT_SHIFT_AGPIO_DRV_V1) +#define BITS_AGPIO_DRV_V1 (BIT_MASK_AGPIO_DRV_V1 << BIT_SHIFT_AGPIO_DRV_V1) +#define BIT_CLEAR_AGPIO_DRV_V1(x) ((x) & (~BITS_AGPIO_DRV_V1)) +#define BIT_GET_AGPIO_DRV_V1(x) \ + (((x) >> BIT_SHIFT_AGPIO_DRV_V1) & BIT_MASK_AGPIO_DRV_V1) +#define BIT_SET_AGPIO_DRV_V1(x, v) \ + (BIT_CLEAR_AGPIO_DRV_V1(x) | BIT_AGPIO_DRV_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_CK960M_EN BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_AGPIO_GPO_V1 BIT(29) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_CK640M_EN BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_AGPIO_GPE_V1 BIT(28) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_CK240M_EN BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SEL_CLK BIT(27) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SHIFT_CK_MON_SEL_2_0 25 +#define BIT_MASK_CK_MON_SEL_2_0 0x7 +#define BIT_CK_MON_SEL_2_0(x) \ + (((x) & BIT_MASK_CK_MON_SEL_2_0) << BIT_SHIFT_CK_MON_SEL_2_0) +#define BITS_CK_MON_SEL_2_0 \ + (BIT_MASK_CK_MON_SEL_2_0 << BIT_SHIFT_CK_MON_SEL_2_0) +#define BIT_CLEAR_CK_MON_SEL_2_0(x) ((x) & (~BITS_CK_MON_SEL_2_0)) +#define BIT_GET_CK_MON_SEL_2_0(x) \ + (((x) >> BIT_SHIFT_CK_MON_SEL_2_0) & BIT_MASK_CK_MON_SEL_2_0) +#define BIT_SET_CK_MON_SEL_2_0(x, v) \ + (BIT_CLEAR_CK_MON_SEL_2_0(x) | BIT_CK_MON_SEL_2_0(v)) + +#define BIT_CK_MON_EN_V1 BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SHIFT_LS_XTAL_SEL 23 +#define BIT_MASK_LS_XTAL_SEL 0xf +#define BIT_LS_XTAL_SEL(x) \ + (((x) & BIT_MASK_LS_XTAL_SEL) << BIT_SHIFT_LS_XTAL_SEL) +#define BITS_LS_XTAL_SEL (BIT_MASK_LS_XTAL_SEL << BIT_SHIFT_LS_XTAL_SEL) +#define BIT_CLEAR_LS_XTAL_SEL(x) ((x) & (~BITS_LS_XTAL_SEL)) +#define BIT_GET_LS_XTAL_SEL(x) \ + (((x) >> BIT_SHIFT_LS_XTAL_SEL) & BIT_MASK_LS_XTAL_SEL) +#define BIT_SET_LS_XTAL_SEL(x, v) \ + (BIT_CLEAR_LS_XTAL_SEL(x) | BIT_LS_XTAL_SEL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_XTAL_SOURCE_SEL BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_LS_SDM_ORDER_V1 BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_XTAL_FREQ_SEL BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_LS_DELAY_PH BIT(21) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_XTAL_EDGE_SEL BIT(21) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_DIVIDER_SEL BIT(20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_XTAL_BUF_SEL BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SHIFT_PCODE 15 +#define BIT_MASK_PCODE 0x1f +#define BIT_PCODE(x) (((x) & BIT_MASK_PCODE) << BIT_SHIFT_PCODE) +#define BITS_PCODE (BIT_MASK_PCODE << BIT_SHIFT_PCODE) +#define BIT_CLEAR_PCODE(x) ((x) & (~BITS_PCODE)) +#define BIT_GET_PCODE(x) (((x) >> BIT_SHIFT_PCODE) & BIT_MASK_PCODE) +#define BIT_SET_PCODE(x, v) (BIT_CLEAR_PCODE(x) | BIT_PCODE(v)) + +#define BIT_SHIFT_NCODE 7 +#define BIT_MASK_NCODE 0xff +#define BIT_NCODE(x) (((x) & BIT_MASK_NCODE) << BIT_SHIFT_NCODE) +#define BITS_NCODE (BIT_MASK_NCODE << BIT_SHIFT_NCODE) +#define BIT_CLEAR_NCODE(x) ((x) & (~BITS_NCODE)) +#define BIT_GET_NCODE(x) (((x) >> BIT_SHIFT_NCODE) & BIT_MASK_NCODE) +#define BIT_SET_NCODE(x, v) (BIT_CLEAR_NCODE(x) | BIT_NCODE(v)) + +#define BIT_REG_BEACON BIT(6) +#define BIT_REG_MBIASE BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SHIFT_VCO_CV_7_0 4 +#define BIT_MASK_VCO_CV_7_0 0xff +#define BIT_VCO_CV_7_0(x) (((x) & BIT_MASK_VCO_CV_7_0) << BIT_SHIFT_VCO_CV_7_0) +#define BITS_VCO_CV_7_0 (BIT_MASK_VCO_CV_7_0 << BIT_SHIFT_VCO_CV_7_0) +#define BIT_CLEAR_VCO_CV_7_0(x) ((x) & (~BITS_VCO_CV_7_0)) +#define BIT_GET_VCO_CV_7_0(x) \ + (((x) >> BIT_SHIFT_VCO_CV_7_0) & BIT_MASK_VCO_CV_7_0) +#define BIT_SET_VCO_CV_7_0(x, v) (BIT_CLEAR_VCO_CV_7_0(x) | BIT_VCO_CV_7_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SHIFT_REG_FAST_SEL 3 +#define BIT_MASK_REG_FAST_SEL 0x3 +#define BIT_REG_FAST_SEL(x) \ + (((x) & BIT_MASK_REG_FAST_SEL) << BIT_SHIFT_REG_FAST_SEL) +#define BITS_REG_FAST_SEL (BIT_MASK_REG_FAST_SEL << BIT_SHIFT_REG_FAST_SEL) +#define BIT_CLEAR_REG_FAST_SEL(x) ((x) & (~BITS_REG_FAST_SEL)) +#define BIT_GET_REG_FAST_SEL(x) \ + (((x) >> BIT_SHIFT_REG_FAST_SEL) & BIT_MASK_REG_FAST_SEL) +#define BIT_SET_REG_FAST_SEL(x, v) \ + (BIT_CLEAR_REG_FAST_SEL(x) | BIT_REG_FAST_SEL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_VCO_KVCO BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_REG_CK960M_EN BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SDM_EDGE_SEL BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_REG_CK320M_EN BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SDM_CK_SEL BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_REG_CK_5M_EN BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_MAC_2 (Offset 0x1020) */ + +#define BIT_SDM_CK_GATED BIT(0) + +/* 2 REG_ANAPAR_MAC_3 (Offset 0x1024) */ + +#define BIT_SHIFT_LCK_WAIT_CYCLE_2_0 28 +#define BIT_MASK_LCK_WAIT_CYCLE_2_0 0x7 +#define BIT_LCK_WAIT_CYCLE_2_0(x) \ + (((x) & BIT_MASK_LCK_WAIT_CYCLE_2_0) << BIT_SHIFT_LCK_WAIT_CYCLE_2_0) +#define BITS_LCK_WAIT_CYCLE_2_0 \ + (BIT_MASK_LCK_WAIT_CYCLE_2_0 << BIT_SHIFT_LCK_WAIT_CYCLE_2_0) +#define BIT_CLEAR_LCK_WAIT_CYCLE_2_0(x) ((x) & (~BITS_LCK_WAIT_CYCLE_2_0)) +#define BIT_GET_LCK_WAIT_CYCLE_2_0(x) \ + (((x) >> BIT_SHIFT_LCK_WAIT_CYCLE_2_0) & BIT_MASK_LCK_WAIT_CYCLE_2_0) +#define BIT_SET_LCK_WAIT_CYCLE_2_0(x, v) \ + (BIT_CLEAR_LCK_WAIT_CYCLE_2_0(x) | BIT_LCK_WAIT_CYCLE_2_0(v)) + +#define BIT_SHIFT_LCK_VCO_DIVISOR_1_0 26 +#define BIT_MASK_LCK_VCO_DIVISOR_1_0 0x3 +#define BIT_LCK_VCO_DIVISOR_1_0(x) \ + (((x) & BIT_MASK_LCK_VCO_DIVISOR_1_0) << BIT_SHIFT_LCK_VCO_DIVISOR_1_0) +#define BITS_LCK_VCO_DIVISOR_1_0 \ + (BIT_MASK_LCK_VCO_DIVISOR_1_0 << BIT_SHIFT_LCK_VCO_DIVISOR_1_0) +#define BIT_CLEAR_LCK_VCO_DIVISOR_1_0(x) ((x) & (~BITS_LCK_VCO_DIVISOR_1_0)) +#define BIT_GET_LCK_VCO_DIVISOR_1_0(x) \ + (((x) >> BIT_SHIFT_LCK_VCO_DIVISOR_1_0) & BIT_MASK_LCK_VCO_DIVISOR_1_0) +#define BIT_SET_LCK_VCO_DIVISOR_1_0(x, v) \ + (BIT_CLEAR_LCK_VCO_DIVISOR_1_0(x) | BIT_LCK_VCO_DIVISOR_1_0(v)) + +#define BIT_SHIFT_LCK_SEARCH_MODE_1_0 24 +#define BIT_MASK_LCK_SEARCH_MODE_1_0 0x3 +#define BIT_LCK_SEARCH_MODE_1_0(x) \ + (((x) & BIT_MASK_LCK_SEARCH_MODE_1_0) << BIT_SHIFT_LCK_SEARCH_MODE_1_0) +#define BITS_LCK_SEARCH_MODE_1_0 \ + (BIT_MASK_LCK_SEARCH_MODE_1_0 << BIT_SHIFT_LCK_SEARCH_MODE_1_0) +#define BIT_CLEAR_LCK_SEARCH_MODE_1_0(x) ((x) & (~BITS_LCK_SEARCH_MODE_1_0)) +#define BIT_GET_LCK_SEARCH_MODE_1_0(x) \ + (((x) >> BIT_SHIFT_LCK_SEARCH_MODE_1_0) & BIT_MASK_LCK_SEARCH_MODE_1_0) +#define BIT_SET_LCK_SEARCH_MODE_1_0(x, v) \ + (BIT_CLEAR_LCK_SEARCH_MODE_1_0(x) | BIT_LCK_SEARCH_MODE_1_0(v)) + +#define BIT_SHIFT_LS_CV_OFFSET_3_0 12 +#define BIT_MASK_LS_CV_OFFSET_3_0 0xf +#define BIT_LS_CV_OFFSET_3_0(x) \ + (((x) & BIT_MASK_LS_CV_OFFSET_3_0) << BIT_SHIFT_LS_CV_OFFSET_3_0) +#define BITS_LS_CV_OFFSET_3_0 \ + (BIT_MASK_LS_CV_OFFSET_3_0 << BIT_SHIFT_LS_CV_OFFSET_3_0) +#define BIT_CLEAR_LS_CV_OFFSET_3_0(x) ((x) & (~BITS_LS_CV_OFFSET_3_0)) +#define BIT_GET_LS_CV_OFFSET_3_0(x) \ + (((x) >> BIT_SHIFT_LS_CV_OFFSET_3_0) & BIT_MASK_LS_CV_OFFSET_3_0) +#define BIT_SET_LS_CV_OFFSET_3_0(x, v) \ + (BIT_CLEAR_LS_CV_OFFSET_3_0(x) | BIT_LS_CV_OFFSET_3_0(v)) + +#define BIT_LS_EN_LC_CK40M BIT(11) +#define BIT_LS__CV_MANUAL BIT(10) +#define BIT_LS_PYPASS_PI BIT(9) +#define BIT_MBIASE BIT(4) + +/* 2 REG_ANAPAR_MAC_4 (Offset 0x1028) */ + +#define BIT_LS_TIE_MID_MODE BIT(28) + +#define BIT_SHIFT_LS_SYNC_CYCLE_1_0 26 +#define BIT_MASK_LS_SYNC_CYCLE_1_0 0x3 +#define BIT_LS_SYNC_CYCLE_1_0(x) \ + (((x) & BIT_MASK_LS_SYNC_CYCLE_1_0) << BIT_SHIFT_LS_SYNC_CYCLE_1_0) +#define BITS_LS_SYNC_CYCLE_1_0 \ + (BIT_MASK_LS_SYNC_CYCLE_1_0 << BIT_SHIFT_LS_SYNC_CYCLE_1_0) +#define BIT_CLEAR_LS_SYNC_CYCLE_1_0(x) ((x) & (~BITS_LS_SYNC_CYCLE_1_0)) +#define BIT_GET_LS_SYNC_CYCLE_1_0(x) \ + (((x) >> BIT_SHIFT_LS_SYNC_CYCLE_1_0) & BIT_MASK_LS_SYNC_CYCLE_1_0) +#define BIT_SET_LS_SYNC_CYCLE_1_0(x, v) \ + (BIT_CLEAR_LS_SYNC_CYCLE_1_0(x) | BIT_LS_SYNC_CYCLE_1_0(v)) + +#define BIT_LS_SDM_ORDER BIT(25) +#define BIT_LS_RST_LC_CAL BIT(14) +#define BIT_LS_RSTB BIT(13) +#define BIT_LS_POW_LC_CAL_PREP BIT(11) + +#define BIT_SHIFT_LCK_XTAL_DIVISOR_1_0 0 +#define BIT_MASK_LCK_XTAL_DIVISOR_1_0 0x3 +#define BIT_LCK_XTAL_DIVISOR_1_0(x) \ + (((x) & BIT_MASK_LCK_XTAL_DIVISOR_1_0) \ + << BIT_SHIFT_LCK_XTAL_DIVISOR_1_0) +#define BITS_LCK_XTAL_DIVISOR_1_0 \ + (BIT_MASK_LCK_XTAL_DIVISOR_1_0 << BIT_SHIFT_LCK_XTAL_DIVISOR_1_0) +#define BIT_CLEAR_LCK_XTAL_DIVISOR_1_0(x) ((x) & (~BITS_LCK_XTAL_DIVISOR_1_0)) +#define BIT_GET_LCK_XTAL_DIVISOR_1_0(x) \ + (((x) >> BIT_SHIFT_LCK_XTAL_DIVISOR_1_0) & \ + BIT_MASK_LCK_XTAL_DIVISOR_1_0) +#define BIT_SET_LCK_XTAL_DIVISOR_1_0(x, v) \ + (BIT_CLEAR_LCK_XTAL_DIVISOR_1_0(x) | BIT_LCK_XTAL_DIVISOR_1_0(v)) + +/* 2 REG_ANAPAR_MAC_5 (Offset 0x102C) */ + +#define BIT_SHIFT_LS_XTAL_SEL_3_0 0 +#define BIT_MASK_LS_XTAL_SEL_3_0 0xf +#define BIT_LS_XTAL_SEL_3_0(x) \ + (((x) & BIT_MASK_LS_XTAL_SEL_3_0) << BIT_SHIFT_LS_XTAL_SEL_3_0) +#define BITS_LS_XTAL_SEL_3_0 \ + (BIT_MASK_LS_XTAL_SEL_3_0 << BIT_SHIFT_LS_XTAL_SEL_3_0) +#define BIT_CLEAR_LS_XTAL_SEL_3_0(x) ((x) & (~BITS_LS_XTAL_SEL_3_0)) +#define BIT_GET_LS_XTAL_SEL_3_0(x) \ + (((x) >> BIT_SHIFT_LS_XTAL_SEL_3_0) & BIT_MASK_LS_XTAL_SEL_3_0) +#define BIT_SET_LS_XTAL_SEL_3_0(x, v) \ + (BIT_CLEAR_LS_XTAL_SEL_3_0(x) | BIT_LS_XTAL_SEL_3_0(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SYS_CFG4 (Offset 0x1034) */ + +#define BIT_EF_CSER_1 BIT(26) +#define BIT_SW_PG_EN_1 BIT(10) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_XTAL_SC_LPS BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_XTAL_DRV_RF1_0 BIT(31) +#define BIT_XTAL_GATED_RF1N BIT(30) +#define BIT_XTAL_GATED_RF1P BIT(29) +#define BIT_XTAL_GM_SEP_V2 BIT(28) + +#define BIT_SHIFT_XTAL_LDO_1_0 26 +#define BIT_MASK_XTAL_LDO_1_0 0x3 +#define BIT_XTAL_LDO_1_0(x) \ + (((x) & BIT_MASK_XTAL_LDO_1_0) << BIT_SHIFT_XTAL_LDO_1_0) +#define BITS_XTAL_LDO_1_0 (BIT_MASK_XTAL_LDO_1_0 << BIT_SHIFT_XTAL_LDO_1_0) +#define BIT_CLEAR_XTAL_LDO_1_0(x) ((x) & (~BITS_XTAL_LDO_1_0)) +#define BIT_GET_XTAL_LDO_1_0(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_1_0) & BIT_MASK_XTAL_LDO_1_0) +#define BIT_SET_XTAL_LDO_1_0(x, v) \ + (BIT_CLEAR_XTAL_LDO_1_0(x) | BIT_XTAL_LDO_1_0(v)) + +#define BIT_XQSEL_V1 BIT(25) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_SC_INIT 24 +#define BIT_MASK_XTAL_SC_INIT 0x7f +#define BIT_XTAL_SC_INIT(x) \ + (((x) & BIT_MASK_XTAL_SC_INIT) << BIT_SHIFT_XTAL_SC_INIT) +#define BITS_XTAL_SC_INIT (BIT_MASK_XTAL_SC_INIT << BIT_SHIFT_XTAL_SC_INIT) +#define BIT_CLEAR_XTAL_SC_INIT(x) ((x) & (~BITS_XTAL_SC_INIT)) +#define BIT_GET_XTAL_SC_INIT(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_INIT) & BIT_MASK_XTAL_SC_INIT) +#define BIT_SET_XTAL_SC_INIT(x, v) \ + (BIT_CLEAR_XTAL_SC_INIT(x) | BIT_XTAL_SC_INIT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_GATED_XTAL_OK0 BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_SC_XO 17 +#define BIT_MASK_XTAL_SC_XO 0x7f +#define BIT_XTAL_SC_XO(x) (((x) & BIT_MASK_XTAL_SC_XO) << BIT_SHIFT_XTAL_SC_XO) +#define BITS_XTAL_SC_XO (BIT_MASK_XTAL_SC_XO << BIT_SHIFT_XTAL_SC_XO) +#define BIT_CLEAR_XTAL_SC_XO(x) ((x) & (~BITS_XTAL_SC_XO)) +#define BIT_GET_XTAL_SC_XO(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XO) & BIT_MASK_XTAL_SC_XO) +#define BIT_SET_XTAL_SC_XO(x, v) (BIT_CLEAR_XTAL_SC_XO(x) | BIT_XTAL_SC_XO(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_SC_XO_6_0 17 +#define BIT_MASK_XTAL_SC_XO_6_0 0x7f +#define BIT_XTAL_SC_XO_6_0(x) \ + (((x) & BIT_MASK_XTAL_SC_XO_6_0) << BIT_SHIFT_XTAL_SC_XO_6_0) +#define BITS_XTAL_SC_XO_6_0 \ + (BIT_MASK_XTAL_SC_XO_6_0 << BIT_SHIFT_XTAL_SC_XO_6_0) +#define BIT_CLEAR_XTAL_SC_XO_6_0(x) ((x) & (~BITS_XTAL_SC_XO_6_0)) +#define BIT_GET_XTAL_SC_XO_6_0(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XO_6_0) & BIT_MASK_XTAL_SC_XO_6_0) +#define BIT_SET_XTAL_SC_XO_6_0(x, v) \ + (BIT_CLEAR_XTAL_SC_XO_6_0(x) | BIT_XTAL_SC_XO_6_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_SC_XI 10 +#define BIT_MASK_XTAL_SC_XI 0x7f +#define BIT_XTAL_SC_XI(x) (((x) & BIT_MASK_XTAL_SC_XI) << BIT_SHIFT_XTAL_SC_XI) +#define BITS_XTAL_SC_XI (BIT_MASK_XTAL_SC_XI << BIT_SHIFT_XTAL_SC_XI) +#define BIT_CLEAR_XTAL_SC_XI(x) ((x) & (~BITS_XTAL_SC_XI)) +#define BIT_GET_XTAL_SC_XI(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XI) & BIT_MASK_XTAL_SC_XI) +#define BIT_SET_XTAL_SC_XI(x, v) (BIT_CLEAR_XTAL_SC_XI(x) | BIT_XTAL_SC_XI(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_SC_XI_6_0 10 +#define BIT_MASK_XTAL_SC_XI_6_0 0x7f +#define BIT_XTAL_SC_XI_6_0(x) \ + (((x) & BIT_MASK_XTAL_SC_XI_6_0) << BIT_SHIFT_XTAL_SC_XI_6_0) +#define BITS_XTAL_SC_XI_6_0 \ + (BIT_MASK_XTAL_SC_XI_6_0 << BIT_SHIFT_XTAL_SC_XI_6_0) +#define BIT_CLEAR_XTAL_SC_XI_6_0(x) ((x) & (~BITS_XTAL_SC_XI_6_0)) +#define BIT_GET_XTAL_SC_XI_6_0(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XI_6_0) & BIT_MASK_XTAL_SC_XI_6_0) +#define BIT_SET_XTAL_SC_XI_6_0(x, v) \ + (BIT_CLEAR_XTAL_SC_XI_6_0(x) | BIT_XTAL_SC_XI_6_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_GMN_V3 5 +#define BIT_MASK_XTAL_GMN_V3 0x1f +#define BIT_XTAL_GMN_V3(x) \ + (((x) & BIT_MASK_XTAL_GMN_V3) << BIT_SHIFT_XTAL_GMN_V3) +#define BITS_XTAL_GMN_V3 (BIT_MASK_XTAL_GMN_V3 << BIT_SHIFT_XTAL_GMN_V3) +#define BIT_CLEAR_XTAL_GMN_V3(x) ((x) & (~BITS_XTAL_GMN_V3)) +#define BIT_GET_XTAL_GMN_V3(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_V3) & BIT_MASK_XTAL_GMN_V3) +#define BIT_SET_XTAL_GMN_V3(x, v) \ + (BIT_CLEAR_XTAL_GMN_V3(x) | BIT_XTAL_GMN_V3(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_GMN_4_0 5 +#define BIT_MASK_XTAL_GMN_4_0 0x1f +#define BIT_XTAL_GMN_4_0(x) \ + (((x) & BIT_MASK_XTAL_GMN_4_0) << BIT_SHIFT_XTAL_GMN_4_0) +#define BITS_XTAL_GMN_4_0 (BIT_MASK_XTAL_GMN_4_0 << BIT_SHIFT_XTAL_GMN_4_0) +#define BIT_CLEAR_XTAL_GMN_4_0(x) ((x) & (~BITS_XTAL_GMN_4_0)) +#define BIT_GET_XTAL_GMN_4_0(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_4_0) & BIT_MASK_XTAL_GMN_4_0) +#define BIT_SET_XTAL_GMN_4_0(x, v) \ + (BIT_CLEAR_XTAL_GMN_4_0(x) | BIT_XTAL_GMN_4_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_GMP_V3 0 +#define BIT_MASK_XTAL_GMP_V3 0x1f +#define BIT_XTAL_GMP_V3(x) \ + (((x) & BIT_MASK_XTAL_GMP_V3) << BIT_SHIFT_XTAL_GMP_V3) +#define BITS_XTAL_GMP_V3 (BIT_MASK_XTAL_GMP_V3 << BIT_SHIFT_XTAL_GMP_V3) +#define BIT_CLEAR_XTAL_GMP_V3(x) ((x) & (~BITS_XTAL_GMP_V3)) +#define BIT_GET_XTAL_GMP_V3(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_V3) & BIT_MASK_XTAL_GMP_V3) +#define BIT_SET_XTAL_GMP_V3(x, v) \ + (BIT_CLEAR_XTAL_GMP_V3(x) | BIT_XTAL_GMP_V3(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_0 (Offset 0x1040) */ + +#define BIT_SHIFT_XTAL_GMP_4_0 0 +#define BIT_MASK_XTAL_GMP_4_0 0x1f +#define BIT_XTAL_GMP_4_0(x) \ + (((x) & BIT_MASK_XTAL_GMP_4_0) << BIT_SHIFT_XTAL_GMP_4_0) +#define BITS_XTAL_GMP_4_0 (BIT_MASK_XTAL_GMP_4_0 << BIT_SHIFT_XTAL_GMP_4_0) +#define BIT_CLEAR_XTAL_GMP_4_0(x) ((x) & (~BITS_XTAL_GMP_4_0)) +#define BIT_GET_XTAL_GMP_4_0(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_4_0) & BIT_MASK_XTAL_GMP_4_0) +#define BIT_SET_XTAL_GMP_4_0(x, v) \ + (BIT_CLEAR_XTAL_GMP_4_0(x) | BIT_XTAL_GMP_4_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_SEL_TOK_V1 BIT(31) +#define BIT_XTAL_DELAY_DIGI_V2 BIT(30) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_LDO_OK_1_0 30 +#define BIT_MASK_XTAL_LDO_OK_1_0 0x3 +#define BIT_XTAL_LDO_OK_1_0(x) \ + (((x) & BIT_MASK_XTAL_LDO_OK_1_0) << BIT_SHIFT_XTAL_LDO_OK_1_0) +#define BITS_XTAL_LDO_OK_1_0 \ + (BIT_MASK_XTAL_LDO_OK_1_0 << BIT_SHIFT_XTAL_LDO_OK_1_0) +#define BIT_CLEAR_XTAL_LDO_OK_1_0(x) ((x) & (~BITS_XTAL_LDO_OK_1_0)) +#define BIT_GET_XTAL_LDO_OK_1_0(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_OK_1_0) & BIT_MASK_XTAL_LDO_OK_1_0) +#define BIT_SET_XTAL_LDO_OK_1_0(x, v) \ + (BIT_CLEAR_XTAL_LDO_OK_1_0(x) | BIT_XTAL_LDO_OK_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_DELAY_USB_V2 BIT(29) +#define BIT_XTAL_DELAY_AFE_V2 BIT(28) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_XORES_SEL_2_0 27 +#define BIT_MASK_XTAL_XORES_SEL_2_0 0x7 +#define BIT_XTAL_XORES_SEL_2_0(x) \ + (((x) & BIT_MASK_XTAL_XORES_SEL_2_0) << BIT_SHIFT_XTAL_XORES_SEL_2_0) +#define BITS_XTAL_XORES_SEL_2_0 \ + (BIT_MASK_XTAL_XORES_SEL_2_0 << BIT_SHIFT_XTAL_XORES_SEL_2_0) +#define BIT_CLEAR_XTAL_XORES_SEL_2_0(x) ((x) & (~BITS_XTAL_XORES_SEL_2_0)) +#define BIT_GET_XTAL_XORES_SEL_2_0(x) \ + (((x) >> BIT_SHIFT_XTAL_XORES_SEL_2_0) & BIT_MASK_XTAL_XORES_SEL_2_0) +#define BIT_SET_XTAL_XORES_SEL_2_0(x, v) \ + (BIT_CLEAR_XTAL_XORES_SEL_2_0(x) | BIT_XTAL_XORES_SEL_2_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_DRV_DIGI_V2 26 +#define BIT_MASK_XTAL_DRV_DIGI_V2 0x3 +#define BIT_XTAL_DRV_DIGI_V2(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI_V2) << BIT_SHIFT_XTAL_DRV_DIGI_V2) +#define BITS_XTAL_DRV_DIGI_V2 \ + (BIT_MASK_XTAL_DRV_DIGI_V2 << BIT_SHIFT_XTAL_DRV_DIGI_V2) +#define BIT_CLEAR_XTAL_DRV_DIGI_V2(x) ((x) & (~BITS_XTAL_DRV_DIGI_V2)) +#define BIT_GET_XTAL_DRV_DIGI_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_V2) & BIT_MASK_XTAL_DRV_DIGI_V2) +#define BIT_SET_XTAL_DRV_DIGI_V2(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI_V2(x) | BIT_XTAL_DRV_DIGI_V2(v)) + +#define BIT_EN_XTAL_DRV_LPS BIT(25) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_AAC_PK_SEL_1_0 25 +#define BIT_MASK_XTAL_AAC_PK_SEL_1_0 0x3 +#define BIT_XTAL_AAC_PK_SEL_1_0(x) \ + (((x) & BIT_MASK_XTAL_AAC_PK_SEL_1_0) << BIT_SHIFT_XTAL_AAC_PK_SEL_1_0) +#define BITS_XTAL_AAC_PK_SEL_1_0 \ + (BIT_MASK_XTAL_AAC_PK_SEL_1_0 << BIT_SHIFT_XTAL_AAC_PK_SEL_1_0) +#define BIT_CLEAR_XTAL_AAC_PK_SEL_1_0(x) ((x) & (~BITS_XTAL_AAC_PK_SEL_1_0)) +#define BIT_GET_XTAL_AAC_PK_SEL_1_0(x) \ + (((x) >> BIT_SHIFT_XTAL_AAC_PK_SEL_1_0) & BIT_MASK_XTAL_AAC_PK_SEL_1_0) +#define BIT_SET_XTAL_AAC_PK_SEL_1_0(x, v) \ + (BIT_CLEAR_XTAL_AAC_PK_SEL_1_0(x) | BIT_XTAL_AAC_PK_SEL_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_EN_XTAL_DRV_DIGI_V2 BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_EN_XTAL_AAC_PKDET BIT(24) +#define BIT_EN_XTAL_AAC_GM BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_DRV_USB 22 +#define BIT_MASK_XTAL_DRV_USB 0x3 +#define BIT_XTAL_DRV_USB(x) \ + (((x) & BIT_MASK_XTAL_DRV_USB) << BIT_SHIFT_XTAL_DRV_USB) +#define BITS_XTAL_DRV_USB (BIT_MASK_XTAL_DRV_USB << BIT_SHIFT_XTAL_DRV_USB) +#define BIT_CLEAR_XTAL_DRV_USB(x) ((x) & (~BITS_XTAL_DRV_USB)) +#define BIT_GET_XTAL_DRV_USB(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_USB) & BIT_MASK_XTAL_DRV_USB) +#define BIT_SET_XTAL_DRV_USB(x, v) \ + (BIT_CLEAR_XTAL_DRV_USB(x) | BIT_XTAL_DRV_USB(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_LPMODE BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_EN_XTAL_DRV_USB BIT(21) + +#define BIT_SHIFT_XTAL_DRV_AFE_V2 19 +#define BIT_MASK_XTAL_DRV_AFE_V2 0x3 +#define BIT_XTAL_DRV_AFE_V2(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE_V2) << BIT_SHIFT_XTAL_DRV_AFE_V2) +#define BITS_XTAL_DRV_AFE_V2 \ + (BIT_MASK_XTAL_DRV_AFE_V2 << BIT_SHIFT_XTAL_DRV_AFE_V2) +#define BIT_CLEAR_XTAL_DRV_AFE_V2(x) ((x) & (~BITS_XTAL_DRV_AFE_V2)) +#define BIT_GET_XTAL_DRV_AFE_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE_V2) & BIT_MASK_XTAL_DRV_AFE_V2) +#define BIT_SET_XTAL_DRV_AFE_V2(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE_V2(x) | BIT_XTAL_DRV_AFE_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_SEL_TOK_2_0 19 +#define BIT_MASK_XTAL_SEL_TOK_2_0 0x7 +#define BIT_XTAL_SEL_TOK_2_0(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_2_0) << BIT_SHIFT_XTAL_SEL_TOK_2_0) +#define BITS_XTAL_SEL_TOK_2_0 \ + (BIT_MASK_XTAL_SEL_TOK_2_0 << BIT_SHIFT_XTAL_SEL_TOK_2_0) +#define BIT_CLEAR_XTAL_SEL_TOK_2_0(x) ((x) & (~BITS_XTAL_SEL_TOK_2_0)) +#define BIT_GET_XTAL_SEL_TOK_2_0(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_2_0) & BIT_MASK_XTAL_SEL_TOK_2_0) +#define BIT_SET_XTAL_SEL_TOK_2_0(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_2_0(x) | BIT_XTAL_SEL_TOK_2_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_EN_XTAL_DRV_AFE BIT(18) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XQSEL_RF_AWAKE_V2 BIT(18) +#define BIT_XQSEL_RF_INITIAL_V2 BIT(17) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_DRV_RF2_V2 16 +#define BIT_MASK_XTAL_DRV_RF2_V2 0x3 +#define BIT_XTAL_DRV_RF2_V2(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2_V2) << BIT_SHIFT_XTAL_DRV_RF2_V2) +#define BITS_XTAL_DRV_RF2_V2 \ + (BIT_MASK_XTAL_DRV_RF2_V2 << BIT_SHIFT_XTAL_DRV_RF2_V2) +#define BIT_CLEAR_XTAL_DRV_RF2_V2(x) ((x) & (~BITS_XTAL_DRV_RF2_V2)) +#define BIT_GET_XTAL_DRV_RF2_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2_V2) & BIT_MASK_XTAL_DRV_RF2_V2) +#define BIT_SET_XTAL_DRV_RF2_V2(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2_V2(x) | BIT_XTAL_DRV_RF2_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_DELAY_USB_V1 BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_EN_XTAL_DRV_RF2 BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_DELAY_DIGI_V1 BIT(15) +#define BIT_XTAL_DELAY_AFE_V1 BIT(14) +#define BIT_XTAL_DRV_RF_LATCH_V3 BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_EN_XTAL_DRV_RF1 BIT(12) +#define BIT_XTAL_DRV_RF_LATCH_V4 BIT(11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_DRV_DIGI_1_0 11 +#define BIT_MASK_XTAL_DRV_DIGI_1_0 0x3 +#define BIT_XTAL_DRV_DIGI_1_0(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI_1_0) << BIT_SHIFT_XTAL_DRV_DIGI_1_0) +#define BITS_XTAL_DRV_DIGI_1_0 \ + (BIT_MASK_XTAL_DRV_DIGI_1_0 << BIT_SHIFT_XTAL_DRV_DIGI_1_0) +#define BIT_CLEAR_XTAL_DRV_DIGI_1_0(x) ((x) & (~BITS_XTAL_DRV_DIGI_1_0)) +#define BIT_GET_XTAL_DRV_DIGI_1_0(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_1_0) & BIT_MASK_XTAL_DRV_DIGI_1_0) +#define BIT_SET_XTAL_DRV_DIGI_1_0(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI_1_0(x) | BIT_XTAL_DRV_DIGI_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_GM_SEP_V3 BIT(10) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_GATED_DIGIN BIT(10) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XQSEL_RF_AWAKE_V3 BIT(9) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_GATED_DIGIP BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XQSEL_RF_INITIAL_V3 BIT(8) +#define BIT_XQSEL_V2 BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_DRV_USB_1_0 7 +#define BIT_MASK_XTAL_DRV_USB_1_0 0x3 +#define BIT_XTAL_DRV_USB_1_0(x) \ + (((x) & BIT_MASK_XTAL_DRV_USB_1_0) << BIT_SHIFT_XTAL_DRV_USB_1_0) +#define BITS_XTAL_DRV_USB_1_0 \ + (BIT_MASK_XTAL_DRV_USB_1_0 << BIT_SHIFT_XTAL_DRV_USB_1_0) +#define BIT_CLEAR_XTAL_DRV_USB_1_0(x) ((x) & (~BITS_XTAL_DRV_USB_1_0)) +#define BIT_GET_XTAL_DRV_USB_1_0(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_USB_1_0) & BIT_MASK_XTAL_DRV_USB_1_0) +#define BIT_SET_XTAL_DRV_USB_1_0(x, v) \ + (BIT_CLEAR_XTAL_DRV_USB_1_0(x) | BIT_XTAL_DRV_USB_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_GATED_XTAL_OK0_V2 BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_GATED_USBN BIT(6) +#define BIT_XTAL_GATED_USBP BIT(5) + +#define BIT_SHIFT_XTAL_DRV_AFE_1_0 3 +#define BIT_MASK_XTAL_DRV_AFE_1_0 0x3 +#define BIT_XTAL_DRV_AFE_1_0(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE_1_0) << BIT_SHIFT_XTAL_DRV_AFE_1_0) +#define BITS_XTAL_DRV_AFE_1_0 \ + (BIT_MASK_XTAL_DRV_AFE_1_0 << BIT_SHIFT_XTAL_DRV_AFE_1_0) +#define BIT_CLEAR_XTAL_DRV_AFE_1_0(x) ((x) & (~BITS_XTAL_DRV_AFE_1_0)) +#define BIT_GET_XTAL_DRV_AFE_1_0(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE_1_0) & BIT_MASK_XTAL_DRV_AFE_1_0) +#define BIT_SET_XTAL_DRV_AFE_1_0(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE_1_0(x) | BIT_XTAL_DRV_AFE_1_0(v)) + +#define BIT_XTAL_GATED_AFEN BIT(2) +#define BIT_XTAL_GATED_AFEP BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_SHIFT_XTAL_SC_LPS_V2 0 +#define BIT_MASK_XTAL_SC_LPS_V2 0x3f +#define BIT_XTAL_SC_LPS_V2(x) \ + (((x) & BIT_MASK_XTAL_SC_LPS_V2) << BIT_SHIFT_XTAL_SC_LPS_V2) +#define BITS_XTAL_SC_LPS_V2 \ + (BIT_MASK_XTAL_SC_LPS_V2 << BIT_SHIFT_XTAL_SC_LPS_V2) +#define BIT_CLEAR_XTAL_SC_LPS_V2(x) ((x) & (~BITS_XTAL_SC_LPS_V2)) +#define BIT_GET_XTAL_SC_LPS_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_LPS_V2) & BIT_MASK_XTAL_SC_LPS_V2) +#define BIT_SET_XTAL_SC_LPS_V2(x, v) \ + (BIT_CLEAR_XTAL_SC_LPS_V2(x) | BIT_XTAL_SC_LPS_V2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_1 (Offset 0x1044) */ + +#define BIT_XTAL_DRV_RF1_1 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_XTAL_AAC_CAP BIT(31) + +#define BIT_SHIFT_XTAL_PDSW 29 +#define BIT_MASK_XTAL_PDSW 0x3 +#define BIT_XTAL_PDSW(x) (((x) & BIT_MASK_XTAL_PDSW) << BIT_SHIFT_XTAL_PDSW) +#define BITS_XTAL_PDSW (BIT_MASK_XTAL_PDSW << BIT_SHIFT_XTAL_PDSW) +#define BIT_CLEAR_XTAL_PDSW(x) ((x) & (~BITS_XTAL_PDSW)) +#define BIT_GET_XTAL_PDSW(x) (((x) >> BIT_SHIFT_XTAL_PDSW) & BIT_MASK_XTAL_PDSW) +#define BIT_SET_XTAL_PDSW(x, v) (BIT_CLEAR_XTAL_PDSW(x) | BIT_XTAL_PDSW(v)) + +#define BIT_SHIFT_XTAL_LPS_BUF_VB 27 +#define BIT_MASK_XTAL_LPS_BUF_VB 0x3 +#define BIT_XTAL_LPS_BUF_VB(x) \ + (((x) & BIT_MASK_XTAL_LPS_BUF_VB) << BIT_SHIFT_XTAL_LPS_BUF_VB) +#define BITS_XTAL_LPS_BUF_VB \ + (BIT_MASK_XTAL_LPS_BUF_VB << BIT_SHIFT_XTAL_LPS_BUF_VB) +#define BIT_CLEAR_XTAL_LPS_BUF_VB(x) ((x) & (~BITS_XTAL_LPS_BUF_VB)) +#define BIT_GET_XTAL_LPS_BUF_VB(x) \ + (((x) >> BIT_SHIFT_XTAL_LPS_BUF_VB) & BIT_MASK_XTAL_LPS_BUF_VB) +#define BIT_SET_XTAL_LPS_BUF_VB(x, v) \ + (BIT_CLEAR_XTAL_LPS_BUF_VB(x) | BIT_XTAL_LPS_BUF_VB(v)) + +#define BIT_XTAL_PDCK_MANU BIT(26) +#define BIT_XTAL_PDCK_OK_MANU BIT(25) + +#define BIT_SHIFT_XTAL_VREF_SEL 20 +#define BIT_MASK_XTAL_VREF_SEL 0x1f +#define BIT_XTAL_VREF_SEL(x) \ + (((x) & BIT_MASK_XTAL_VREF_SEL) << BIT_SHIFT_XTAL_VREF_SEL) +#define BITS_XTAL_VREF_SEL (BIT_MASK_XTAL_VREF_SEL << BIT_SHIFT_XTAL_VREF_SEL) +#define BIT_CLEAR_XTAL_VREF_SEL(x) ((x) & (~BITS_XTAL_VREF_SEL)) +#define BIT_GET_XTAL_VREF_SEL(x) \ + (((x) >> BIT_SHIFT_XTAL_VREF_SEL) & BIT_MASK_XTAL_VREF_SEL) +#define BIT_SET_XTAL_VREF_SEL(x, v) \ + (BIT_CLEAR_XTAL_VREF_SEL(x) | BIT_XTAL_VREF_SEL(v)) + +#define BIT_EN_XTAL_PDCK_VREF BIT(19) +#define BIT_XTAL_SEL_PWR_V1 BIT(18) +#define BIT_XTAL_LPS_DIVISOR BIT(17) +#define BIT_XTAL_CKDIGI_SEL BIT(16) +#define BIT_EN_XTAL_LPS_CLK BIT(15) +#define BIT_EN_XTAL_SCHMITT BIT(14) +#define BIT_XTAL_PK_SEL_OFFSET BIT(13) + +#define BIT_SHIFT_XTAL_MANU_PK_SEL 11 +#define BIT_MASK_XTAL_MANU_PK_SEL 0x3 +#define BIT_XTAL_MANU_PK_SEL(x) \ + (((x) & BIT_MASK_XTAL_MANU_PK_SEL) << BIT_SHIFT_XTAL_MANU_PK_SEL) +#define BITS_XTAL_MANU_PK_SEL \ + (BIT_MASK_XTAL_MANU_PK_SEL << BIT_SHIFT_XTAL_MANU_PK_SEL) +#define BIT_CLEAR_XTAL_MANU_PK_SEL(x) ((x) & (~BITS_XTAL_MANU_PK_SEL)) +#define BIT_GET_XTAL_MANU_PK_SEL(x) \ + (((x) >> BIT_SHIFT_XTAL_MANU_PK_SEL) & BIT_MASK_XTAL_MANU_PK_SEL) +#define BIT_SET_XTAL_MANU_PK_SEL(x, v) \ + (BIT_CLEAR_XTAL_MANU_PK_SEL(x) | BIT_XTAL_MANU_PK_SEL(v)) + +#define BIT_XTAL_AACK_PK_MANU BIT(10) +#define BIT_EN_XTAL_AAC_PKDET_V1 BIT(9) +#define BIT_EN_XTAL_AAC_GM_V1 BIT(8) +#define BIT_XTAL_LDO_OPVB_SEL BIT(7) + +#define BIT_SHIFT_XTAL_DUMMY_V1 7 +#define BIT_MASK_XTAL_DUMMY_V1 0x3f +#define BIT_XTAL_DUMMY_V1(x) \ + (((x) & BIT_MASK_XTAL_DUMMY_V1) << BIT_SHIFT_XTAL_DUMMY_V1) +#define BITS_XTAL_DUMMY_V1 (BIT_MASK_XTAL_DUMMY_V1 << BIT_SHIFT_XTAL_DUMMY_V1) +#define BIT_CLEAR_XTAL_DUMMY_V1(x) ((x) & (~BITS_XTAL_DUMMY_V1)) +#define BIT_GET_XTAL_DUMMY_V1(x) \ + (((x) >> BIT_SHIFT_XTAL_DUMMY_V1) & BIT_MASK_XTAL_DUMMY_V1) +#define BIT_SET_XTAL_DUMMY_V1(x, v) \ + (BIT_CLEAR_XTAL_DUMMY_V1(x) | BIT_XTAL_DUMMY_V1(v)) + +#define BIT_XTAL_LDO_NC BIT(6) +#define BIT_XTAL_EN_LNBUF BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_XTAL_DRV_RF2_LATCH BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_XTAL__AAC_TIE_MID BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_SHIFT_XTAL_DRV_RF2_1_0 4 +#define BIT_MASK_XTAL_DRV_RF2_1_0 0x3 +#define BIT_XTAL_DRV_RF2_1_0(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2_1_0) << BIT_SHIFT_XTAL_DRV_RF2_1_0) +#define BITS_XTAL_DRV_RF2_1_0 \ + (BIT_MASK_XTAL_DRV_RF2_1_0 << BIT_SHIFT_XTAL_DRV_RF2_1_0) +#define BIT_CLEAR_XTAL_DRV_RF2_1_0(x) ((x) & (~BITS_XTAL_DRV_RF2_1_0)) +#define BIT_GET_XTAL_DRV_RF2_1_0(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2_1_0) & BIT_MASK_XTAL_DRV_RF2_1_0) +#define BIT_SET_XTAL_DRV_RF2_1_0(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2_1_0(x) | BIT_XTAL_DRV_RF2_1_0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_SHIFT_XTAL_LDO_VREF_V2 3 +#define BIT_MASK_XTAL_LDO_VREF_V2 0x7 +#define BIT_XTAL_LDO_VREF_V2(x) \ + (((x) & BIT_MASK_XTAL_LDO_VREF_V2) << BIT_SHIFT_XTAL_LDO_VREF_V2) +#define BITS_XTAL_LDO_VREF_V2 \ + (BIT_MASK_XTAL_LDO_VREF_V2 << BIT_SHIFT_XTAL_LDO_VREF_V2) +#define BIT_CLEAR_XTAL_LDO_VREF_V2(x) ((x) & (~BITS_XTAL_LDO_VREF_V2)) +#define BIT_GET_XTAL_LDO_VREF_V2(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_VREF_V2) & BIT_MASK_XTAL_LDO_VREF_V2) +#define BIT_SET_XTAL_LDO_VREF_V2(x, v) \ + (BIT_CLEAR_XTAL_LDO_VREF_V2(x) | BIT_XTAL_LDO_VREF_V2(v)) + +#define BIT_SHIFT_XTAL_AAC_OPCUR 3 +#define BIT_MASK_XTAL_AAC_OPCUR 0x3 +#define BIT_XTAL_AAC_OPCUR(x) \ + (((x) & BIT_MASK_XTAL_AAC_OPCUR) << BIT_SHIFT_XTAL_AAC_OPCUR) +#define BITS_XTAL_AAC_OPCUR \ + (BIT_MASK_XTAL_AAC_OPCUR << BIT_SHIFT_XTAL_AAC_OPCUR) +#define BIT_CLEAR_XTAL_AAC_OPCUR(x) ((x) & (~BITS_XTAL_AAC_OPCUR)) +#define BIT_GET_XTAL_AAC_OPCUR(x) \ + (((x) >> BIT_SHIFT_XTAL_AAC_OPCUR) & BIT_MASK_XTAL_AAC_OPCUR) +#define BIT_SET_XTAL_AAC_OPCUR(x, v) \ + (BIT_CLEAR_XTAL_AAC_OPCUR(x) | BIT_XTAL_AAC_OPCUR(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_XTAL_GATED_RF2N BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_XTAL_LPMODE_V1 BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_XTAL_GATED_RF2P BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_SHIFT_XTAL_AAC_IOFFSET 1 +#define BIT_MASK_XTAL_AAC_IOFFSET 0x3 +#define BIT_XTAL_AAC_IOFFSET(x) \ + (((x) & BIT_MASK_XTAL_AAC_IOFFSET) << BIT_SHIFT_XTAL_AAC_IOFFSET) +#define BITS_XTAL_AAC_IOFFSET \ + (BIT_MASK_XTAL_AAC_IOFFSET << BIT_SHIFT_XTAL_AAC_IOFFSET) +#define BIT_CLEAR_XTAL_AAC_IOFFSET(x) ((x) & (~BITS_XTAL_AAC_IOFFSET)) +#define BIT_GET_XTAL_AAC_IOFFSET(x) \ + (((x) >> BIT_SHIFT_XTAL_AAC_IOFFSET) & BIT_MASK_XTAL_AAC_IOFFSET) +#define BIT_SET_XTAL_AAC_IOFFSET(x, v) \ + (BIT_CLEAR_XTAL_AAC_IOFFSET(x) | BIT_XTAL_AAC_IOFFSET(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_XTAL_LDO_DI BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_SHIFT_XTAL_SEL_TOK_V3 0 +#define BIT_MASK_XTAL_SEL_TOK_V3 0x3 +#define BIT_XTAL_SEL_TOK_V3(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_V3) << BIT_SHIFT_XTAL_SEL_TOK_V3) +#define BITS_XTAL_SEL_TOK_V3 \ + (BIT_MASK_XTAL_SEL_TOK_V3 << BIT_SHIFT_XTAL_SEL_TOK_V3) +#define BIT_CLEAR_XTAL_SEL_TOK_V3(x) ((x) & (~BITS_XTAL_SEL_TOK_V3)) +#define BIT_GET_XTAL_SEL_TOK_V3(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_V3) & BIT_MASK_XTAL_SEL_TOK_V3) +#define BIT_SET_XTAL_SEL_TOK_V3(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_V3(x) | BIT_XTAL_SEL_TOK_V3(v)) + +#define BIT_XTAL_AAC_CAP_V1 BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_2 (Offset 0x1048) */ + +#define BIT_XTAL_SEL_PWR BIT(0) + +/* 2 REG_ANAPAR_XTAL_AAC (Offset 0x104C) */ + +#define BIT_SHIFT_GM_MANUAL_4_0 21 +#define BIT_MASK_GM_MANUAL_4_0 0x1f +#define BIT_GM_MANUAL_4_0(x) \ + (((x) & BIT_MASK_GM_MANUAL_4_0) << BIT_SHIFT_GM_MANUAL_4_0) +#define BITS_GM_MANUAL_4_0 (BIT_MASK_GM_MANUAL_4_0 << BIT_SHIFT_GM_MANUAL_4_0) +#define BIT_CLEAR_GM_MANUAL_4_0(x) ((x) & (~BITS_GM_MANUAL_4_0)) +#define BIT_GET_GM_MANUAL_4_0(x) \ + (((x) >> BIT_SHIFT_GM_MANUAL_4_0) & BIT_MASK_GM_MANUAL_4_0) +#define BIT_SET_GM_MANUAL_4_0(x, v) \ + (BIT_CLEAR_GM_MANUAL_4_0(x) | BIT_GM_MANUAL_4_0(v)) + +#define BIT_SHIFT_GM_STUP_4_0 16 +#define BIT_MASK_GM_STUP_4_0 0x1f +#define BIT_GM_STUP_4_0(x) \ + (((x) & BIT_MASK_GM_STUP_4_0) << BIT_SHIFT_GM_STUP_4_0) +#define BITS_GM_STUP_4_0 (BIT_MASK_GM_STUP_4_0 << BIT_SHIFT_GM_STUP_4_0) +#define BIT_CLEAR_GM_STUP_4_0(x) ((x) & (~BITS_GM_STUP_4_0)) +#define BIT_GET_GM_STUP_4_0(x) \ + (((x) >> BIT_SHIFT_GM_STUP_4_0) & BIT_MASK_GM_STUP_4_0) +#define BIT_SET_GM_STUP_4_0(x, v) \ + (BIT_CLEAR_GM_STUP_4_0(x) | BIT_GM_STUP_4_0(v)) + +#define BIT_SHIFT_XTAL_CK_SET_2_0 13 +#define BIT_MASK_XTAL_CK_SET_2_0 0x7 +#define BIT_XTAL_CK_SET_2_0(x) \ + (((x) & BIT_MASK_XTAL_CK_SET_2_0) << BIT_SHIFT_XTAL_CK_SET_2_0) +#define BITS_XTAL_CK_SET_2_0 \ + (BIT_MASK_XTAL_CK_SET_2_0 << BIT_SHIFT_XTAL_CK_SET_2_0) +#define BIT_CLEAR_XTAL_CK_SET_2_0(x) ((x) & (~BITS_XTAL_CK_SET_2_0)) +#define BIT_GET_XTAL_CK_SET_2_0(x) \ + (((x) >> BIT_SHIFT_XTAL_CK_SET_2_0) & BIT_MASK_XTAL_CK_SET_2_0) +#define BIT_SET_XTAL_CK_SET_2_0(x, v) \ + (BIT_CLEAR_XTAL_CK_SET_2_0(x) | BIT_XTAL_CK_SET_2_0(v)) + +#define BIT_SHIFT_GM_INIT_4_0 8 +#define BIT_MASK_GM_INIT_4_0 0x1f +#define BIT_GM_INIT_4_0(x) \ + (((x) & BIT_MASK_GM_INIT_4_0) << BIT_SHIFT_GM_INIT_4_0) +#define BITS_GM_INIT_4_0 (BIT_MASK_GM_INIT_4_0 << BIT_SHIFT_GM_INIT_4_0) +#define BIT_CLEAR_GM_INIT_4_0(x) ((x) & (~BITS_GM_INIT_4_0)) +#define BIT_GET_GM_INIT_4_0(x) \ + (((x) >> BIT_SHIFT_GM_INIT_4_0) & BIT_MASK_GM_INIT_4_0) +#define BIT_SET_GM_INIT_4_0(x, v) \ + (BIT_CLEAR_GM_INIT_4_0(x) | BIT_GM_INIT_4_0(v)) + +#define BIT_SHIFT_XAAC_GM_OFFSET_4_0 2 +#define BIT_MASK_XAAC_GM_OFFSET_4_0 0x1f +#define BIT_XAAC_GM_OFFSET_4_0(x) \ + (((x) & BIT_MASK_XAAC_GM_OFFSET_4_0) << BIT_SHIFT_XAAC_GM_OFFSET_4_0) +#define BITS_XAAC_GM_OFFSET_4_0 \ + (BIT_MASK_XAAC_GM_OFFSET_4_0 << BIT_SHIFT_XAAC_GM_OFFSET_4_0) +#define BIT_CLEAR_XAAC_GM_OFFSET_4_0(x) ((x) & (~BITS_XAAC_GM_OFFSET_4_0)) +#define BIT_GET_XAAC_GM_OFFSET_4_0(x) \ + (((x) >> BIT_SHIFT_XAAC_GM_OFFSET_4_0) & BIT_MASK_XAAC_GM_OFFSET_4_0) +#define BIT_SET_XAAC_GM_OFFSET_4_0(x, v) \ + (BIT_CLEAR_XAAC_GM_OFFSET_4_0(x) | BIT_XAAC_GM_OFFSET_4_0(v)) + +/* 2 REG_ANAPAR_XTAL_R_ONLY (Offset 0x1050) */ + +#define BIT_XTAL_PKDET_OUT BIT(6) + +#define BIT_SHIFT_XTAL_GM_AAC_4_0 1 +#define BIT_MASK_XTAL_GM_AAC_4_0 0x1f +#define BIT_XTAL_GM_AAC_4_0(x) \ + (((x) & BIT_MASK_XTAL_GM_AAC_4_0) << BIT_SHIFT_XTAL_GM_AAC_4_0) +#define BITS_XTAL_GM_AAC_4_0 \ + (BIT_MASK_XTAL_GM_AAC_4_0 << BIT_SHIFT_XTAL_GM_AAC_4_0) +#define BIT_CLEAR_XTAL_GM_AAC_4_0(x) ((x) & (~BITS_XTAL_GM_AAC_4_0)) +#define BIT_GET_XTAL_GM_AAC_4_0(x) \ + (((x) >> BIT_SHIFT_XTAL_GM_AAC_4_0) & BIT_MASK_XTAL_GM_AAC_4_0) +#define BIT_SET_XTAL_GM_AAC_4_0(x, v) \ + (BIT_CLEAR_XTAL_GM_AAC_4_0(x) | BIT_XTAL_GM_AAC_4_0(v)) + +#define BIT_XAAC_READY BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_AACK_0 (Offset 0x1054) */ + +#define BIT_XAAC_LPOW BIT(31) + +#define BIT_SHIFT_AAC_MODE 29 +#define BIT_MASK_AAC_MODE 0x3 +#define BIT_AAC_MODE(x) (((x) & BIT_MASK_AAC_MODE) << BIT_SHIFT_AAC_MODE) +#define BITS_AAC_MODE (BIT_MASK_AAC_MODE << BIT_SHIFT_AAC_MODE) +#define BIT_CLEAR_AAC_MODE(x) ((x) & (~BITS_AAC_MODE)) +#define BIT_GET_AAC_MODE(x) (((x) >> BIT_SHIFT_AAC_MODE) & BIT_MASK_AAC_MODE) +#define BIT_SET_AAC_MODE(x, v) (BIT_CLEAR_AAC_MODE(x) | BIT_AAC_MODE(v)) + +#define BIT_SHIFT_GM_MANUAL 21 +#define BIT_MASK_GM_MANUAL 0x1f +#define BIT_GM_MANUAL(x) (((x) & BIT_MASK_GM_MANUAL) << BIT_SHIFT_GM_MANUAL) +#define BITS_GM_MANUAL (BIT_MASK_GM_MANUAL << BIT_SHIFT_GM_MANUAL) +#define BIT_CLEAR_GM_MANUAL(x) ((x) & (~BITS_GM_MANUAL)) +#define BIT_GET_GM_MANUAL(x) (((x) >> BIT_SHIFT_GM_MANUAL) & BIT_MASK_GM_MANUAL) +#define BIT_SET_GM_MANUAL(x, v) (BIT_CLEAR_GM_MANUAL(x) | BIT_GM_MANUAL(v)) + +#define BIT_SHIFT_XTAL_LDO_LPS 21 +#define BIT_MASK_XTAL_LDO_LPS 0x7 +#define BIT_XTAL_LDO_LPS(x) \ + (((x) & BIT_MASK_XTAL_LDO_LPS) << BIT_SHIFT_XTAL_LDO_LPS) +#define BITS_XTAL_LDO_LPS (BIT_MASK_XTAL_LDO_LPS << BIT_SHIFT_XTAL_LDO_LPS) +#define BIT_CLEAR_XTAL_LDO_LPS(x) ((x) & (~BITS_XTAL_LDO_LPS)) +#define BIT_GET_XTAL_LDO_LPS(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_LPS) & BIT_MASK_XTAL_LDO_LPS) +#define BIT_SET_XTAL_LDO_LPS(x, v) \ + (BIT_CLEAR_XTAL_LDO_LPS(x) | BIT_XTAL_LDO_LPS(v)) + +#define BIT_SHIFT_GM_STUP 16 +#define BIT_MASK_GM_STUP 0x1f +#define BIT_GM_STUP(x) (((x) & BIT_MASK_GM_STUP) << BIT_SHIFT_GM_STUP) +#define BITS_GM_STUP (BIT_MASK_GM_STUP << BIT_SHIFT_GM_STUP) +#define BIT_CLEAR_GM_STUP(x) ((x) & (~BITS_GM_STUP)) +#define BIT_GET_GM_STUP(x) (((x) >> BIT_SHIFT_GM_STUP) & BIT_MASK_GM_STUP) +#define BIT_SET_GM_STUP(x, v) (BIT_CLEAR_GM_STUP(x) | BIT_GM_STUP(v)) + +#define BIT_SHIFT_XTAL_WAIT_CYC 15 +#define BIT_MASK_XTAL_WAIT_CYC 0x3f +#define BIT_XTAL_WAIT_CYC(x) \ + (((x) & BIT_MASK_XTAL_WAIT_CYC) << BIT_SHIFT_XTAL_WAIT_CYC) +#define BITS_XTAL_WAIT_CYC (BIT_MASK_XTAL_WAIT_CYC << BIT_SHIFT_XTAL_WAIT_CYC) +#define BIT_CLEAR_XTAL_WAIT_CYC(x) ((x) & (~BITS_XTAL_WAIT_CYC)) +#define BIT_GET_XTAL_WAIT_CYC(x) \ + (((x) >> BIT_SHIFT_XTAL_WAIT_CYC) & BIT_MASK_XTAL_WAIT_CYC) +#define BIT_SET_XTAL_WAIT_CYC(x, v) \ + (BIT_CLEAR_XTAL_WAIT_CYC(x) | BIT_XTAL_WAIT_CYC(v)) + +#define BIT_SHIFT_XTAL_CK_SET 13 +#define BIT_MASK_XTAL_CK_SET 0x7 +#define BIT_XTAL_CK_SET(x) \ + (((x) & BIT_MASK_XTAL_CK_SET) << BIT_SHIFT_XTAL_CK_SET) +#define BITS_XTAL_CK_SET (BIT_MASK_XTAL_CK_SET << BIT_SHIFT_XTAL_CK_SET) +#define BIT_CLEAR_XTAL_CK_SET(x) ((x) & (~BITS_XTAL_CK_SET)) +#define BIT_GET_XTAL_CK_SET(x) \ + (((x) >> BIT_SHIFT_XTAL_CK_SET) & BIT_MASK_XTAL_CK_SET) +#define BIT_SET_XTAL_CK_SET(x, v) \ + (BIT_CLEAR_XTAL_CK_SET(x) | BIT_XTAL_CK_SET(v)) + +#define BIT_SHIFT_XTAL_LDO_OK 12 +#define BIT_MASK_XTAL_LDO_OK 0x7 +#define BIT_XTAL_LDO_OK(x) \ + (((x) & BIT_MASK_XTAL_LDO_OK) << BIT_SHIFT_XTAL_LDO_OK) +#define BITS_XTAL_LDO_OK (BIT_MASK_XTAL_LDO_OK << BIT_SHIFT_XTAL_LDO_OK) +#define BIT_CLEAR_XTAL_LDO_OK(x) ((x) & (~BITS_XTAL_LDO_OK)) +#define BIT_GET_XTAL_LDO_OK(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_OK) & BIT_MASK_XTAL_LDO_OK) +#define BIT_SET_XTAL_LDO_OK(x, v) \ + (BIT_CLEAR_XTAL_LDO_OK(x) | BIT_XTAL_LDO_OK(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPHY_LDO (Offset 0x1054) */ + +#define BIT_SHIFT_CPHY_LDO_PD 12 +#define BIT_MASK_CPHY_LDO_PD 0x3 +#define BIT_CPHY_LDO_PD(x) \ + (((x) & BIT_MASK_CPHY_LDO_PD) << BIT_SHIFT_CPHY_LDO_PD) +#define BITS_CPHY_LDO_PD (BIT_MASK_CPHY_LDO_PD << BIT_SHIFT_CPHY_LDO_PD) +#define BIT_CLEAR_CPHY_LDO_PD(x) ((x) & (~BITS_CPHY_LDO_PD)) +#define BIT_GET_CPHY_LDO_PD(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_PD) & BIT_MASK_CPHY_LDO_PD) +#define BIT_SET_CPHY_LDO_PD(x, v) \ + (BIT_CLEAR_CPHY_LDO_PD(x) | BIT_CPHY_LDO_PD(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_AACK_0 (Offset 0x1054) */ + +#define BIT_XTAL_MD_LPOW BIT(11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPHY_LDO (Offset 0x1054) */ + +#define BIT_SHIFT_CPHY_LDO_SR 10 +#define BIT_MASK_CPHY_LDO_SR 0x3 +#define BIT_CPHY_LDO_SR(x) \ + (((x) & BIT_MASK_CPHY_LDO_SR) << BIT_SHIFT_CPHY_LDO_SR) +#define BITS_CPHY_LDO_SR (BIT_MASK_CPHY_LDO_SR << BIT_SHIFT_CPHY_LDO_SR) +#define BIT_CLEAR_CPHY_LDO_SR(x) ((x) & (~BITS_CPHY_LDO_SR)) +#define BIT_GET_CPHY_LDO_SR(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_SR) & BIT_MASK_CPHY_LDO_SR) +#define BIT_SET_CPHY_LDO_SR(x, v) \ + (BIT_CLEAR_CPHY_LDO_SR(x) | BIT_CPHY_LDO_SR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_AACK_0 (Offset 0x1054) */ + +#define BIT_SHIFT_XTAL_OV_RATIO 9 +#define BIT_MASK_XTAL_OV_RATIO 0x3 +#define BIT_XTAL_OV_RATIO(x) \ + (((x) & BIT_MASK_XTAL_OV_RATIO) << BIT_SHIFT_XTAL_OV_RATIO) +#define BITS_XTAL_OV_RATIO (BIT_MASK_XTAL_OV_RATIO << BIT_SHIFT_XTAL_OV_RATIO) +#define BIT_CLEAR_XTAL_OV_RATIO(x) ((x) & (~BITS_XTAL_OV_RATIO)) +#define BIT_GET_XTAL_OV_RATIO(x) \ + (((x) >> BIT_SHIFT_XTAL_OV_RATIO) & BIT_MASK_XTAL_OV_RATIO) +#define BIT_SET_XTAL_OV_RATIO(x, v) \ + (BIT_CLEAR_XTAL_OV_RATIO(x) | BIT_XTAL_OV_RATIO(v)) + +#define BIT_SHIFT_GM_INIT 8 +#define BIT_MASK_GM_INIT 0x1f +#define BIT_GM_INIT(x) (((x) & BIT_MASK_GM_INIT) << BIT_SHIFT_GM_INIT) +#define BITS_GM_INIT (BIT_MASK_GM_INIT << BIT_SHIFT_GM_INIT) +#define BIT_CLEAR_GM_INIT(x) ((x) & (~BITS_GM_INIT)) +#define BIT_GET_GM_INIT(x) (((x) >> BIT_SHIFT_GM_INIT) & BIT_MASK_GM_INIT) +#define BIT_SET_GM_INIT(x, v) (BIT_CLEAR_GM_INIT(x) | BIT_GM_INIT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPHY_LDO (Offset 0x1054) */ + +#define BIT_SHIFT_CPHY_LDO_TUNEREF 8 +#define BIT_MASK_CPHY_LDO_TUNEREF 0x3 +#define BIT_CPHY_LDO_TUNEREF(x) \ + (((x) & BIT_MASK_CPHY_LDO_TUNEREF) << BIT_SHIFT_CPHY_LDO_TUNEREF) +#define BITS_CPHY_LDO_TUNEREF \ + (BIT_MASK_CPHY_LDO_TUNEREF << BIT_SHIFT_CPHY_LDO_TUNEREF) +#define BIT_CLEAR_CPHY_LDO_TUNEREF(x) ((x) & (~BITS_CPHY_LDO_TUNEREF)) +#define BIT_GET_CPHY_LDO_TUNEREF(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_TUNEREF) & BIT_MASK_CPHY_LDO_TUNEREF) +#define BIT_SET_CPHY_LDO_TUNEREF(x, v) \ + (BIT_CLEAR_CPHY_LDO_TUNEREF(x) | BIT_CPHY_LDO_TUNEREF(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_AACK_0 (Offset 0x1054) */ + +#define BIT_SHIFT_XTAL_OV_UNIT 6 +#define BIT_MASK_XTAL_OV_UNIT 0x7 +#define BIT_XTAL_OV_UNIT(x) \ + (((x) & BIT_MASK_XTAL_OV_UNIT) << BIT_SHIFT_XTAL_OV_UNIT) +#define BITS_XTAL_OV_UNIT (BIT_MASK_XTAL_OV_UNIT << BIT_SHIFT_XTAL_OV_UNIT) +#define BIT_CLEAR_XTAL_OV_UNIT(x) ((x) & (~BITS_XTAL_OV_UNIT)) +#define BIT_GET_XTAL_OV_UNIT(x) \ + (((x) >> BIT_SHIFT_XTAL_OV_UNIT) & BIT_MASK_XTAL_OV_UNIT) +#define BIT_SET_XTAL_OV_UNIT(x, v) \ + (BIT_CLEAR_XTAL_OV_UNIT(x) | BIT_XTAL_OV_UNIT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPHY_LDO (Offset 0x1054) */ + +#define BIT_SHIFT_CPHY_LDO_TUNE_VO 5 +#define BIT_MASK_CPHY_LDO_TUNE_VO 0x7 +#define BIT_CPHY_LDO_TUNE_VO(x) \ + (((x) & BIT_MASK_CPHY_LDO_TUNE_VO) << BIT_SHIFT_CPHY_LDO_TUNE_VO) +#define BITS_CPHY_LDO_TUNE_VO \ + (BIT_MASK_CPHY_LDO_TUNE_VO << BIT_SHIFT_CPHY_LDO_TUNE_VO) +#define BIT_CLEAR_CPHY_LDO_TUNE_VO(x) ((x) & (~BITS_CPHY_LDO_TUNE_VO)) +#define BIT_GET_CPHY_LDO_TUNE_VO(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_TUNE_VO) & BIT_MASK_CPHY_LDO_TUNE_VO) +#define BIT_SET_CPHY_LDO_TUNE_VO(x, v) \ + (BIT_CLEAR_CPHY_LDO_TUNE_VO(x) | BIT_CPHY_LDO_TUNE_VO(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_AACK_0 (Offset 0x1054) */ + +#define BIT_SHIFT_XTAL_MODE_MANUAL 4 +#define BIT_MASK_XTAL_MODE_MANUAL 0x3 +#define BIT_XTAL_MODE_MANUAL(x) \ + (((x) & BIT_MASK_XTAL_MODE_MANUAL) << BIT_SHIFT_XTAL_MODE_MANUAL) +#define BITS_XTAL_MODE_MANUAL \ + (BIT_MASK_XTAL_MODE_MANUAL << BIT_SHIFT_XTAL_MODE_MANUAL) +#define BIT_CLEAR_XTAL_MODE_MANUAL(x) ((x) & (~BITS_XTAL_MODE_MANUAL)) +#define BIT_GET_XTAL_MODE_MANUAL(x) \ + (((x) >> BIT_SHIFT_XTAL_MODE_MANUAL) & BIT_MASK_XTAL_MODE_MANUAL) +#define BIT_SET_XTAL_MODE_MANUAL(x, v) \ + (BIT_CLEAR_XTAL_MODE_MANUAL(x) | BIT_XTAL_MODE_MANUAL(v)) + +#define BIT_SHIFT_PK_END_AR 3 +#define BIT_MASK_PK_END_AR 0x3 +#define BIT_PK_END_AR(x) (((x) & BIT_MASK_PK_END_AR) << BIT_SHIFT_PK_END_AR) +#define BITS_PK_END_AR (BIT_MASK_PK_END_AR << BIT_SHIFT_PK_END_AR) +#define BIT_CLEAR_PK_END_AR(x) ((x) & (~BITS_PK_END_AR)) +#define BIT_GET_PK_END_AR(x) (((x) >> BIT_SHIFT_PK_END_AR) & BIT_MASK_PK_END_AR) +#define BIT_SET_PK_END_AR(x, v) (BIT_CLEAR_PK_END_AR(x) | BIT_PK_END_AR(v)) + +#define BIT_XTAL_MANU_SEL BIT(3) + +#define BIT_SHIFT_XAAC_GM_OFFSET 2 +#define BIT_MASK_XAAC_GM_OFFSET 0x1f +#define BIT_XAAC_GM_OFFSET(x) \ + (((x) & BIT_MASK_XAAC_GM_OFFSET) << BIT_SHIFT_XAAC_GM_OFFSET) +#define BITS_XAAC_GM_OFFSET \ + (BIT_MASK_XAAC_GM_OFFSET << BIT_SHIFT_XAAC_GM_OFFSET) +#define BIT_CLEAR_XAAC_GM_OFFSET(x) ((x) & (~BITS_XAAC_GM_OFFSET)) +#define BIT_GET_XAAC_GM_OFFSET(x) \ + (((x) >> BIT_SHIFT_XAAC_GM_OFFSET) & BIT_MASK_XAAC_GM_OFFSET) +#define BIT_SET_XAAC_GM_OFFSET(x, v) \ + (BIT_CLEAR_XAAC_GM_OFFSET(x) | BIT_XAAC_GM_OFFSET(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPHY_LDO (Offset 0x1054) */ + +#define BIT_SHIFT_CPHY_LDO_OCP_VTH 2 +#define BIT_MASK_CPHY_LDO_OCP_VTH 0x7 +#define BIT_CPHY_LDO_OCP_VTH(x) \ + (((x) & BIT_MASK_CPHY_LDO_OCP_VTH) << BIT_SHIFT_CPHY_LDO_OCP_VTH) +#define BITS_CPHY_LDO_OCP_VTH \ + (BIT_MASK_CPHY_LDO_OCP_VTH << BIT_SHIFT_CPHY_LDO_OCP_VTH) +#define BIT_CLEAR_CPHY_LDO_OCP_VTH(x) ((x) & (~BITS_CPHY_LDO_OCP_VTH)) +#define BIT_GET_CPHY_LDO_OCP_VTH(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_OCP_VTH) & BIT_MASK_CPHY_LDO_OCP_VTH) +#define BIT_SET_CPHY_LDO_OCP_VTH(x, v) \ + (BIT_CLEAR_CPHY_LDO_OCP_VTH(x) | BIT_CPHY_LDO_OCP_VTH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_ANAPAR_XTAL_AACK_0 (Offset 0x1054) */ + +#define BIT_SHIFT_PK_START_AR 1 +#define BIT_MASK_PK_START_AR 0x3 +#define BIT_PK_START_AR(x) \ + (((x) & BIT_MASK_PK_START_AR) << BIT_SHIFT_PK_START_AR) +#define BITS_PK_START_AR (BIT_MASK_PK_START_AR << BIT_SHIFT_PK_START_AR) +#define BIT_CLEAR_PK_START_AR(x) ((x) & (~BITS_PK_START_AR)) +#define BIT_GET_PK_START_AR(x) \ + (((x) >> BIT_SHIFT_PK_START_AR) & BIT_MASK_PK_START_AR) +#define BIT_SET_PK_START_AR(x, v) \ + (BIT_CLEAR_PK_START_AR(x) | BIT_PK_START_AR(v)) + +#define BIT_XTAL_MODE BIT(1) +#define BIT_XAAC_LUT_MANUAL_EN BIT(0) +#define BIT_RESET_N_DECODER BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CPHY_LDO (Offset 0x1054) */ + +#define BIT_SHIFT_VREF_LDO_OK 0 +#define BIT_MASK_VREF_LDO_OK 0x3 +#define BIT_VREF_LDO_OK(x) \ + (((x) & BIT_MASK_VREF_LDO_OK) << BIT_SHIFT_VREF_LDO_OK) +#define BITS_VREF_LDO_OK (BIT_MASK_VREF_LDO_OK << BIT_SHIFT_VREF_LDO_OK) +#define BIT_CLEAR_VREF_LDO_OK(x) ((x) & (~BITS_VREF_LDO_OK)) +#define BIT_GET_VREF_LDO_OK(x) \ + (((x) >> BIT_SHIFT_VREF_LDO_OK) & BIT_MASK_VREF_LDO_OK) +#define BIT_SET_VREF_LDO_OK(x, v) \ + (BIT_CLEAR_VREF_LDO_OK(x) | BIT_VREF_LDO_OK(v)) + +/* 2 REG_CPHY_BG (Offset 0x1058) */ + +#define BIT_TXBCN_OK_PORT4 BIT(31) +#define BIT_ATIMEND_PORT4 BIT(31) +#define BIT_TXBCN_OK_PORT3 BIT(30) +#define BIT_ATIMEND_PORT3 BIT(30) +#define BIT_TXBCN_OK_PORT2 BIT(29) +#define BIT_ATIMEND_PORT2 BIT(29) +#define BIT_TXBCN_OK_PORT1 BIT(28) +#define BIT_ATIMEND_PORT1 BIT(28) +#define BIT_TXBCN15OK BIT(23) +#define BIT_BCNDMAINT15 BIT(23) +#define BIT_ATIMEND15 BIT(23) +#define BIT_TXBCN14OK BIT(22) +#define BIT_BCNDMAINT14 BIT(22) +#define BIT_ATIMEND14 BIT(22) +#define BIT_TXBCN13OK BIT(21) +#define BIT_BCNDMAINT13 BIT(21) +#define BIT_ATIMEND13 BIT(21) +#define BIT_TXBCN12OK BIT(20) +#define BIT_BCNDMAINT12 BIT(20) +#define BIT_ATIMEND12 BIT(20) +#define BIT_TXBCN11OK BIT(19) +#define BIT_BCNDMAINT11 BIT(19) +#define BIT_ATIMEND11 BIT(19) +#define BIT_TXBCN10OK BIT(18) +#define BIT_BCNDMAINT10 BIT(18) +#define BIT_ATIMEND10 BIT(18) +#define BIT_TXBCN9OK BIT(17) +#define BIT_BCNDMAINT9 BIT(17) +#define BIT_ATIMEND9 BIT(17) +#define BIT_TXBCN8OK BIT(16) +#define BIT_BCNDMAINT8 BIT(16) +#define BIT_ATIMEND8 BIT(16) +#define BIT_BCNDERR_PORT4 BIT(15) +#define BIT_BCNDERR_PORT3 BIT(14) +#define BIT_BCNDERR_PORT2 BIT(13) +#define BIT_BCNDERR_PORT1 BIT(12) +#define BIT_TXBCN15ERR BIT(7) +#define BIT_BCNDERR15 BIT(7) +#define BIT_TXBCN14ERR BIT(6) +#define BIT_BCNDERR14 BIT(6) +#define BIT_TXBCN13ERR BIT(5) +#define BIT_BCNDERR13 BIT(5) +#define BIT_PS_TIMER_EARLY_INT_5 BIT(5) +#define BIT_TXBCN12ERR BIT(4) +#define BIT_BCNDERR12 BIT(4) +#define BIT_PS_TIMER_EARLY_INT_4 BIT(4) +#define BIT_TXBCN11ERR BIT(3) +#define BIT_BCNDERR11 BIT(3) +#define BIT_PS_TIMER_EARLY_INT_3 BIT(3) +#define BIT_TXBCN10ERR BIT(2) +#define BIT_BCNDERR10 BIT(2) +#define BIT_PS_TIMER_EARLY_INT_2 BIT(2) +#define BIT_TXBCN9ERR BIT(1) +#define BIT_BCNDERR9 BIT(1) +#define BIT_PS_TIMER_EARLY_INT_1 BIT(1) + +#define BIT_SHIFT_BG 0 +#define BIT_MASK_BG 0x7 +#define BIT_BG(x) (((x) & BIT_MASK_BG) << BIT_SHIFT_BG) +#define BITS_BG (BIT_MASK_BG << BIT_SHIFT_BG) +#define BIT_CLEAR_BG(x) ((x) & (~BITS_BG)) +#define BIT_GET_BG(x) (((x) >> BIT_SHIFT_BG) & BIT_MASK_BG) +#define BIT_SET_BG(x, v) (BIT_CLEAR_BG(x) | BIT_BG(v)) + +#define BIT_TXBCN8ERR BIT(0) +#define BIT_BCNDERR8 BIT(0) +#define BIT_PS_TIMER_EARLY_INT_0 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SYS_CFG5 (Offset 0x1070) */ + +#define BIT_LPS_STATUS BIT(3) +#define BIT_HCI_TXDMA_BUSY BIT(2) +#define BIT_HCI_TXDMA_ALLOW BIT(1) +#define BIT_FW_CTRL_HCI_TXDMA_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_REGU_32K_1 (Offset 0x1078) */ + +#define BIT_OUT_SEL BIT(26) + +#define BIT_SHIFT_FREQ_SEL 24 +#define BIT_MASK_FREQ_SEL 0x3 +#define BIT_FREQ_SEL(x) (((x) & BIT_MASK_FREQ_SEL) << BIT_SHIFT_FREQ_SEL) +#define BITS_FREQ_SEL (BIT_MASK_FREQ_SEL << BIT_SHIFT_FREQ_SEL) +#define BIT_CLEAR_FREQ_SEL(x) ((x) & (~BITS_FREQ_SEL)) +#define BIT_GET_FREQ_SEL(x) (((x) >> BIT_SHIFT_FREQ_SEL) & BIT_MASK_FREQ_SEL) +#define BIT_SET_FREQ_SEL(x, v) (BIT_CLEAR_FREQ_SEL(x) | BIT_FREQ_SEL(v)) + +#define BIT_SHIFT_CLKGEN0 16 +#define BIT_MASK_CLKGEN0 0xff +#define BIT_CLKGEN0(x) (((x) & BIT_MASK_CLKGEN0) << BIT_SHIFT_CLKGEN0) +#define BITS_CLKGEN0 (BIT_MASK_CLKGEN0 << BIT_SHIFT_CLKGEN0) +#define BIT_CLEAR_CLKGEN0(x) ((x) & (~BITS_CLKGEN0)) +#define BIT_GET_CLKGEN0(x) (((x) >> BIT_SHIFT_CLKGEN0) & BIT_MASK_CLKGEN0) +#define BIT_SET_CLKGEN0(x, v) (BIT_CLEAR_CLKGEN0(x) | BIT_CLKGEN0(v)) + +#define BIT_SHIFT_TEMP_COMP 12 +#define BIT_MASK_TEMP_COMP 0xf +#define BIT_TEMP_COMP(x) (((x) & BIT_MASK_TEMP_COMP) << BIT_SHIFT_TEMP_COMP) +#define BITS_TEMP_COMP (BIT_MASK_TEMP_COMP << BIT_SHIFT_TEMP_COMP) +#define BIT_CLEAR_TEMP_COMP(x) ((x) & (~BITS_TEMP_COMP)) +#define BIT_GET_TEMP_COMP(x) (((x) >> BIT_SHIFT_TEMP_COMP) & BIT_MASK_TEMP_COMP) +#define BIT_SET_TEMP_COMP(x, v) (BIT_CLEAR_TEMP_COMP(x) | BIT_TEMP_COMP(v)) + +#define BIT_SHIFT_LDO_V18ADJ 8 +#define BIT_MASK_LDO_V18ADJ 0xf +#define BIT_LDO_V18ADJ(x) (((x) & BIT_MASK_LDO_V18ADJ) << BIT_SHIFT_LDO_V18ADJ) +#define BITS_LDO_V18ADJ (BIT_MASK_LDO_V18ADJ << BIT_SHIFT_LDO_V18ADJ) +#define BIT_CLEAR_LDO_V18ADJ(x) ((x) & (~BITS_LDO_V18ADJ)) +#define BIT_GET_LDO_V18ADJ(x) \ + (((x) >> BIT_SHIFT_LDO_V18ADJ) & BIT_MASK_LDO_V18ADJ) +#define BIT_SET_LDO_V18ADJ(x, v) (BIT_CLEAR_LDO_V18ADJ(x) | BIT_LDO_V18ADJ(v)) + +#define BIT_SHIFT_COMP_LOAD_CUR 5 +#define BIT_MASK_COMP_LOAD_CUR 0x3 +#define BIT_COMP_LOAD_CUR(x) \ + (((x) & BIT_MASK_COMP_LOAD_CUR) << BIT_SHIFT_COMP_LOAD_CUR) +#define BITS_COMP_LOAD_CUR (BIT_MASK_COMP_LOAD_CUR << BIT_SHIFT_COMP_LOAD_CUR) +#define BIT_CLEAR_COMP_LOAD_CUR(x) ((x) & (~BITS_COMP_LOAD_CUR)) +#define BIT_GET_COMP_LOAD_CUR(x) \ + (((x) >> BIT_SHIFT_COMP_LOAD_CUR) & BIT_MASK_COMP_LOAD_CUR) +#define BIT_SET_COMP_LOAD_CUR(x, v) \ + (BIT_CLEAR_COMP_LOAD_CUR(x) | BIT_COMP_LOAD_CUR(v)) + +#define BIT_SHIFT_COMP_LATCH_CUR 3 +#define BIT_MASK_COMP_LATCH_CUR 0x3 +#define BIT_COMP_LATCH_CUR(x) \ + (((x) & BIT_MASK_COMP_LATCH_CUR) << BIT_SHIFT_COMP_LATCH_CUR) +#define BITS_COMP_LATCH_CUR \ + (BIT_MASK_COMP_LATCH_CUR << BIT_SHIFT_COMP_LATCH_CUR) +#define BIT_CLEAR_COMP_LATCH_CUR(x) ((x) & (~BITS_COMP_LATCH_CUR)) +#define BIT_GET_COMP_LATCH_CUR(x) \ + (((x) >> BIT_SHIFT_COMP_LATCH_CUR) & BIT_MASK_COMP_LATCH_CUR) +#define BIT_SET_COMP_LATCH_CUR(x, v) \ + (BIT_CLEAR_COMP_LATCH_CUR(x) | BIT_COMP_LATCH_CUR(v)) + +#define BIT_SHIFT_COMP_GM_CUR 1 +#define BIT_MASK_COMP_GM_CUR 0x3 +#define BIT_COMP_GM_CUR(x) \ + (((x) & BIT_MASK_COMP_GM_CUR) << BIT_SHIFT_COMP_GM_CUR) +#define BITS_COMP_GM_CUR (BIT_MASK_COMP_GM_CUR << BIT_SHIFT_COMP_GM_CUR) +#define BIT_CLEAR_COMP_GM_CUR(x) ((x) & (~BITS_COMP_GM_CUR)) +#define BIT_GET_COMP_GM_CUR(x) \ + (((x) >> BIT_SHIFT_COMP_GM_CUR) & BIT_MASK_COMP_GM_CUR) +#define BIT_SET_COMP_GM_CUR(x, v) \ + (BIT_CLEAR_COMP_GM_CUR(x) | BIT_COMP_GM_CUR(v)) + +/* 2 REG_REGU_32K_2 (Offset 0x107C) */ + +#define BIT_SEL_RCAL_SOURCE BIT(16) + +#define BIT_SHIFT_RCAL 0 +#define BIT_MASK_RCAL 0x3f +#define BIT_RCAL(x) (((x) & BIT_MASK_RCAL) << BIT_SHIFT_RCAL) +#define BITS_RCAL (BIT_MASK_RCAL << BIT_SHIFT_RCAL) +#define BIT_CLEAR_RCAL(x) ((x) & (~BITS_RCAL)) +#define BIT_GET_RCAL(x) (((x) >> BIT_SHIFT_RCAL) & BIT_MASK_RCAL) +#define BIT_SET_RCAL(x, v) (BIT_CLEAR_RCAL(x) | BIT_RCAL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_SCH_PHY_TXOP_SIFS_INT BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_WDT_AUTO_MODE BIT(22) +#define BIT_WDT_PLATFORM_EN BIT(21) +#define BIT_WDT_CPU_EN BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_WDT_OPT_IOWRAPPER BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_ANA_PORT_IDLE BIT(18) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_TEST_EPHY_BY_REG BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_MAC_PORT_IDLE BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_SYM_FEN_WLPLT BIT(16) +#define BIT_TEST_UPHY_BY_REG BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_WL_PLATFORM_RST BIT(16) +#define BIT_WL_SECURITY_CLK BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_DDMA_EN BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_UPHY_SLB_HW_PRD BIT(7) +#define BIT_UPHY_FS_SLB_OK BIT(6) +#define BIT_UPHY_HS_SLB_OK BIT(5) +#define BIT_UPHY_SLB_CMD BIT(4) +#define BIT_UPHY_SLB_FAIL BIT(3) +#define BIT_UPHY_SLB_DONE BIT(2) +#define BIT_UPHY_FORCE_SLB BIT(1) + +#define BIT_SHIFT_SYM_CPU_DMEN_CON 0 +#define BIT_MASK_SYM_CPU_DMEN_CON 0xff +#define BIT_SYM_CPU_DMEN_CON(x) \ + (((x) & BIT_MASK_SYM_CPU_DMEN_CON) << BIT_SHIFT_SYM_CPU_DMEN_CON) +#define BITS_SYM_CPU_DMEN_CON \ + (BIT_MASK_SYM_CPU_DMEN_CON << BIT_SHIFT_SYM_CPU_DMEN_CON) +#define BIT_CLEAR_SYM_CPU_DMEN_CON(x) ((x) & (~BITS_SYM_CPU_DMEN_CON)) +#define BIT_GET_SYM_CPU_DMEN_CON(x) \ + (((x) >> BIT_SHIFT_SYM_CPU_DMEN_CON) & BIT_MASK_SYM_CPU_DMEN_CON) +#define BIT_SET_SYM_CPU_DMEN_CON(x, v) \ + (BIT_CLEAR_SYM_CPU_DMEN_CON(x) | BIT_SYM_CPU_DMEN_CON(v)) + +#define BIT_UPHY_SLB_HS BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CPU_DMEM_CON (Offset 0x1080) */ + +#define BIT_SHIFT_CPU_DMEM_CON 0 +#define BIT_MASK_CPU_DMEM_CON 0xff +#define BIT_CPU_DMEM_CON(x) \ + (((x) & BIT_MASK_CPU_DMEM_CON) << BIT_SHIFT_CPU_DMEM_CON) +#define BITS_CPU_DMEM_CON (BIT_MASK_CPU_DMEM_CON << BIT_SHIFT_CPU_DMEM_CON) +#define BIT_CLEAR_CPU_DMEM_CON(x) ((x) & (~BITS_CPU_DMEM_CON)) +#define BIT_GET_CPU_DMEM_CON(x) \ + (((x) >> BIT_SHIFT_CPU_DMEM_CON) & BIT_MASK_CPU_DMEM_CON) +#define BIT_SET_CPU_DMEM_CON(x, v) \ + (BIT_CLEAR_CPU_DMEM_CON(x) | BIT_CPU_DMEM_CON(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BOOT_REASON (Offset 0x1088) */ + +#define BIT_SHIFT_BOOT_REASON_V1 0 +#define BIT_MASK_BOOT_REASON_V1 0x7 +#define BIT_BOOT_REASON_V1(x) \ + (((x) & BIT_MASK_BOOT_REASON_V1) << BIT_SHIFT_BOOT_REASON_V1) +#define BITS_BOOT_REASON_V1 \ + (BIT_MASK_BOOT_REASON_V1 << BIT_SHIFT_BOOT_REASON_V1) +#define BIT_CLEAR_BOOT_REASON_V1(x) ((x) & (~BITS_BOOT_REASON_V1)) +#define BIT_GET_BOOT_REASON_V1(x) \ + (((x) >> BIT_SHIFT_BOOT_REASON_V1) & BIT_MASK_BOOT_REASON_V1) +#define BIT_SET_BOOT_REASON_V1(x, v) \ + (BIT_CLEAR_BOOT_REASON_V1(x) | BIT_BOOT_REASON_V1(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR4 (Offset 0x1090) */ + +#define BIT_ATIM_END_INT16_MSK BIT(32) +#define BIT_ATIM_END_INT15_MSK BIT(31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL0 (Offset 0x1090) */ + +#define BIT_DATA_FW_READY BIT(31) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR4 (Offset 0x1090) */ + +#define BIT_ATIM_END_INT14_MSK BIT(30) +#define BIT_ATIM_END_INT13_MSK BIT(29) +#define BIT_ATIM_END_INT12_MSK BIT(28) +#define BIT_ATIM_END_INT11_MSK BIT(27) +#define BIT_ATIM_END_INT10_MSK BIT(26) +#define BIT_ATIM_END_INT9_MSK BIT(25) +#define BIT_ATIM_END_INT8_MSK BIT(24) +#define BIT_TX_BCN_ERR_INT15_MSK BIT(23) +#define BIT_TX_BCN_ERR_INT14_MSK BIT(22) +#define BIT_TX_BCN_ERR_INT13_MSK BIT(21) +#define BIT_TX_BCN_ERR_INT12_MSK BIT(20) +#define BIT_TX_BCN_ERR_INT11_MSK BIT(19) +#define BIT_TX_BCN_ERR_INT10_MSK BIT(18) +#define BIT_TX_BCN_ERR_INT9_MSK BIT(17) +#define BIT_TX_BCN_ERR_INT8_MSK BIT(16) +#define BIT_TX_BCN_OK_INT15_MSK BIT(15) +#define BIT_TX_BCN_OK_INT14_MSK BIT(14) +#define BIT_TX_BCN_OK_INT13_MSK BIT(13) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL0 (Offset 0x1090) */ + +#define BIT_WDT_SYS_RST BIT(13) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR4 (Offset 0x1090) */ + +#define BIT_TX_BCN_OK_INT12_MSK BIT(12) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL0 (Offset 0x1090) */ + +#define BIT_WDT_ENABLE BIT(12) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR4 (Offset 0x1090) */ + +#define BIT_TX_BCN_OK_INT11_MSK BIT(11) +#define BIT_TX_BCN_OK_INT10_MSK BIT(10) +#define BIT_TX_BCN_OK_INT9_MSK BIT(9) +#define BIT_TX_BCN_OK_INT8_MSK BIT(8) +#define BIT_BCN_DMA_INT15_MSK BIT(7) +#define BIT_BCN_DMA_INT14_MSK BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL0 (Offset 0x1090) */ + +#define BIT_SHIFT_BOOT_SEL 6 +#define BIT_MASK_BOOT_SEL 0x3 +#define BIT_BOOT_SEL(x) (((x) & BIT_MASK_BOOT_SEL) << BIT_SHIFT_BOOT_SEL) +#define BITS_BOOT_SEL (BIT_MASK_BOOT_SEL << BIT_SHIFT_BOOT_SEL) +#define BIT_CLEAR_BOOT_SEL(x) ((x) & (~BITS_BOOT_SEL)) +#define BIT_GET_BOOT_SEL(x) (((x) >> BIT_SHIFT_BOOT_SEL) & BIT_MASK_BOOT_SEL) +#define BIT_SET_BOOT_SEL(x, v) (BIT_CLEAR_BOOT_SEL(x) | BIT_BOOT_SEL(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR4 (Offset 0x1090) */ + +#define BIT_BCN_DMA_INT13_MSK BIT(5) +#define BIT_BCN_DMA_INT12_MSK BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL0 (Offset 0x1090) */ + +#define BIT_CLK_SEL BIT(4) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR4 (Offset 0x1090) */ + +#define BIT_BCN_DMA_INT11_MSK BIT(3) +#define BIT_BCN_DMA_INT10_MSK BIT(2) +#define BIT_BCN_DMA_INT9_MSK BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL0 (Offset 0x1090) */ + +#define BIT_DATA_PLATFORM_RST BIT(1) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR4 (Offset 0x1090) */ + +#define BIT_BCN_DMA_INT8_MSK BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL0 (Offset 0x1090) */ + +#define BIT_DATA_CPU_RST BIT(0) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR4 (Offset 0x1094) */ + +#define BIT_TX_BCN_ERR_INT15 BIT(23) +#define BIT_TX_BCN_ERR_INT14 BIT(22) +#define BIT_TX_BCN_ERR_INT13 BIT(21) +#define BIT_TX_BCN_ERR_INT12 BIT(20) +#define BIT_TX_BCN_ERR_INT11 BIT(19) +#define BIT_TX_BCN_ERR_INT10 BIT(18) +#define BIT_TX_BCN_ERR_INT9 BIT(17) +#define BIT_TX_BCN_ERR_INT8 BIT(16) +#define BIT_TX_BCN_OK_INT15 BIT(15) +#define BIT_TX_BCN_OK_INT14 BIT(14) +#define BIT_TX_BCN_OK_INT13 BIT(13) +#define BIT_TX_BCN_OK_INT12 BIT(12) +#define BIT_TX_BCN_OK_INT11 BIT(11) +#define BIT_TX_BCN_OK_INT10 BIT(10) +#define BIT_TX_BCN_OK_INT9 BIT(9) +#define BIT_TX_BCN_OK_INT8 BIT(8) +#define BIT_BCN_DMA_INT15 BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL1 (Offset 0x1094) */ + +#define BIT_HOST_INTERFACE_IO_PATH BIT(7) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR4 (Offset 0x1094) */ + +#define BIT_BCN_DMA_INT14 BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL1 (Offset 0x1094) */ + +#define BIT_EN_TXDMA_OFLD BIT(6) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR4 (Offset 0x1094) */ + +#define BIT_BCN_DMA_INT13 BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL1 (Offset 0x1094) */ + +#define BIT_EN_RXDMA_OFLD BIT(5) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR4 (Offset 0x1094) */ + +#define BIT_BCN_DMA_INT12 BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL1 (Offset 0x1094) */ + +#define BIT_EN_HCI_DMA_TX BIT(4) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR4 (Offset 0x1094) */ + +#define BIT_BCN_DMA_INT11 BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL1 (Offset 0x1094) */ + +#define BIT_EN_HCI_DMA_RX BIT(3) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR4 (Offset 0x1094) */ + +#define BIT_BCN_DMA_INT10 BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL1 (Offset 0x1094) */ + +#define BIT_EN_AXI_DMA_TX BIT(2) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR4 (Offset 0x1094) */ + +#define BIT_BCN_DMA_INT9 BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL1 (Offset 0x1094) */ + +#define BIT_EN_AXI_DMA_RX BIT(1) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR4 (Offset 0x1094) */ + +#define BIT_BCN_DMA_INT8 BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DATA_CPU_CTL1 (Offset 0x1094) */ + +#define BIT_EN_PKT_ENG BIT(0) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HIMR5 (Offset 0x1098) */ + +#define BIT_BCN_QDMA_ERR_INT15_MSK BIT(7) +#define BIT_BCN_QDMA_ERR_INT14_MSK BIT(6) +#define BIT_BCN_QDMA_ERR_INT13_MSK BIT(5) +#define BIT_BCN_QDMA_ERR_INT12_MSK BIT(4) +#define BIT_BCN_QDMA_ERR_INT11_MSK BIT(3) +#define BIT_BCN_QDMA_ERR_INT10_MSK BIT(2) +#define BIT_BCN_QDMA_ERR_INT9_MSK BIT(1) +#define BIT_BCN_QDMA_ERR_INT8_MSK BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXDMA_STOP_HIMR (Offset 0x1098) */ + +#define BIT_SHIFT_NTH_TXDMA_STOP_INT_MSK 0 +#define BIT_MASK_NTH_TXDMA_STOP_INT_MSK 0x1ffff +#define BIT_NTH_TXDMA_STOP_INT_MSK(x) \ + (((x) & BIT_MASK_NTH_TXDMA_STOP_INT_MSK) \ + << BIT_SHIFT_NTH_TXDMA_STOP_INT_MSK) +#define BITS_NTH_TXDMA_STOP_INT_MSK \ + (BIT_MASK_NTH_TXDMA_STOP_INT_MSK << BIT_SHIFT_NTH_TXDMA_STOP_INT_MSK) +#define BIT_CLEAR_NTH_TXDMA_STOP_INT_MSK(x) \ + ((x) & (~BITS_NTH_TXDMA_STOP_INT_MSK)) +#define BIT_GET_NTH_TXDMA_STOP_INT_MSK(x) \ + (((x) >> BIT_SHIFT_NTH_TXDMA_STOP_INT_MSK) & \ + BIT_MASK_NTH_TXDMA_STOP_INT_MSK) +#define BIT_SET_NTH_TXDMA_STOP_INT_MSK(x, v) \ + (BIT_CLEAR_NTH_TXDMA_STOP_INT_MSK(x) | BIT_NTH_TXDMA_STOP_INT_MSK(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HISR5 (Offset 0x109C) */ + +#define BIT_BCN_QDMA_ERR_INT15 BIT(7) +#define BIT_BCN_QDMA_ERR_INT14 BIT(6) +#define BIT_BCN_QDMA_ERR_INT13 BIT(5) +#define BIT_BCN_QDMA_ERR_INT12 BIT(4) +#define BIT_BCN_QDMA_ERR_INT11 BIT(3) +#define BIT_BCN_QDMA_ERR_INT10 BIT(2) +#define BIT_BCN_QDMA_ERR_INT9 BIT(1) +#define BIT_BCN_QDMA_ERR_INT8 BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXDMA_STOP_HISR (Offset 0x109C) */ + +#define BIT_SHIFT_NTH_TXDMA_STOP_INT 0 +#define BIT_MASK_NTH_TXDMA_STOP_INT 0x1ffff +#define BIT_NTH_TXDMA_STOP_INT(x) \ + (((x) & BIT_MASK_NTH_TXDMA_STOP_INT) << BIT_SHIFT_NTH_TXDMA_STOP_INT) +#define BITS_NTH_TXDMA_STOP_INT \ + (BIT_MASK_NTH_TXDMA_STOP_INT << BIT_SHIFT_NTH_TXDMA_STOP_INT) +#define BIT_CLEAR_NTH_TXDMA_STOP_INT(x) ((x) & (~BITS_NTH_TXDMA_STOP_INT)) +#define BIT_GET_NTH_TXDMA_STOP_INT(x) \ + (((x) >> BIT_SHIFT_NTH_TXDMA_STOP_INT) & BIT_MASK_NTH_TXDMA_STOP_INT) +#define BIT_SET_NTH_TXDMA_STOP_INT(x, v) \ + (BIT_CLEAR_NTH_TXDMA_STOP_INT(x) | BIT_NTH_TXDMA_STOP_INT(v)) + +/* 2 REG_TXDMA_START_HIMR (Offset 0x10A0) */ + +#define BIT_SHIFT_NTH_TXDMA_START_INT_MSK 0 +#define BIT_MASK_NTH_TXDMA_START_INT_MSK 0x1ffff +#define BIT_NTH_TXDMA_START_INT_MSK(x) \ + (((x) & BIT_MASK_NTH_TXDMA_START_INT_MSK) \ + << BIT_SHIFT_NTH_TXDMA_START_INT_MSK) +#define BITS_NTH_TXDMA_START_INT_MSK \ + (BIT_MASK_NTH_TXDMA_START_INT_MSK << BIT_SHIFT_NTH_TXDMA_START_INT_MSK) +#define BIT_CLEAR_NTH_TXDMA_START_INT_MSK(x) \ + ((x) & (~BITS_NTH_TXDMA_START_INT_MSK)) +#define BIT_GET_NTH_TXDMA_START_INT_MSK(x) \ + (((x) >> BIT_SHIFT_NTH_TXDMA_START_INT_MSK) & \ + BIT_MASK_NTH_TXDMA_START_INT_MSK) +#define BIT_SET_NTH_TXDMA_START_INT_MSK(x, v) \ + (BIT_CLEAR_NTH_TXDMA_START_INT_MSK(x) | BIT_NTH_TXDMA_START_INT_MSK(v)) + +/* 2 REG_TXDMA_START_HISR (Offset 0x10A4) */ + +#define BIT_SHIFT_NTH_TXDMA_START_INT 0 +#define BIT_MASK_NTH_TXDMA_START_INT 0x1ffff +#define BIT_NTH_TXDMA_START_INT(x) \ + (((x) & BIT_MASK_NTH_TXDMA_START_INT) << BIT_SHIFT_NTH_TXDMA_START_INT) +#define BITS_NTH_TXDMA_START_INT \ + (BIT_MASK_NTH_TXDMA_START_INT << BIT_SHIFT_NTH_TXDMA_START_INT) +#define BIT_CLEAR_NTH_TXDMA_START_INT(x) ((x) & (~BITS_NTH_TXDMA_START_INT)) +#define BIT_GET_NTH_TXDMA_START_INT(x) \ + (((x) >> BIT_SHIFT_NTH_TXDMA_START_INT) & BIT_MASK_NTH_TXDMA_START_INT) +#define BIT_SET_NTH_TXDMA_START_INT(x, v) \ + (BIT_CLEAR_NTH_TXDMA_START_INT(x) | BIT_NTH_TXDMA_START_INT(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_PAD_SEL BIT(19) +#define BIT_SYM_NFC_PAD_SHDN BIT(18) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_PAD_SHUTDW BIT(18) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_PAD_E2 BIT(17) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYSON_NFC_PAD BIT(17) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_INTPL BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_NFC_INT_PAD_CTRL BIT(16) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_RFDIS_PULL BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_NFC_RFDIS_PAD_CTRL BIT(15) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_CLK_PULL BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_NFC_CLK_PAD_CTRL BIT(14) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_DATA_PULL BIT(13) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_NFC_DATA_PAD_CTRL BIT(13) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_PAD_PULL_EN BIT(12) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_NFC_PAD_PULL_CTRL BIT(12) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_INT_E BIT(11) +#define BIT_SYM_NFC_RFDIS_E BIT(10) +#define BIT_SYM_NFC_CLK_E BIT(9) +#define BIT_SYM_NFC_DATA_E BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_SHIFT_NFCPAD_IO_SEL 8 +#define BIT_MASK_NFCPAD_IO_SEL 0xf +#define BIT_NFCPAD_IO_SEL(x) \ + (((x) & BIT_MASK_NFCPAD_IO_SEL) << BIT_SHIFT_NFCPAD_IO_SEL) +#define BITS_NFCPAD_IO_SEL (BIT_MASK_NFCPAD_IO_SEL << BIT_SHIFT_NFCPAD_IO_SEL) +#define BIT_CLEAR_NFCPAD_IO_SEL(x) ((x) & (~BITS_NFCPAD_IO_SEL)) +#define BIT_GET_NFCPAD_IO_SEL(x) \ + (((x) >> BIT_SHIFT_NFCPAD_IO_SEL) & BIT_MASK_NFCPAD_IO_SEL) +#define BIT_SET_NFCPAD_IO_SEL(x, v) \ + (BIT_CLEAR_NFCPAD_IO_SEL(x) | BIT_NFCPAD_IO_SEL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_INT BIT(7) +#define BIT_SYM_NFC_RFDIS BIT(6) +#define BIT_SYM_NFC_CLK BIT(5) +#define BIT_SYM_NFC_DATA BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_SHIFT_NFCPAD_OUT 4 +#define BIT_MASK_NFCPAD_OUT 0xf +#define BIT_NFCPAD_OUT(x) (((x) & BIT_MASK_NFCPAD_OUT) << BIT_SHIFT_NFCPAD_OUT) +#define BITS_NFCPAD_OUT (BIT_MASK_NFCPAD_OUT << BIT_SHIFT_NFCPAD_OUT) +#define BIT_CLEAR_NFCPAD_OUT(x) ((x) & (~BITS_NFCPAD_OUT)) +#define BIT_GET_NFCPAD_OUT(x) \ + (((x) >> BIT_SHIFT_NFCPAD_OUT) & BIT_MASK_NFCPAD_OUT) +#define BIT_SET_NFCPAD_OUT(x, v) (BIT_CLEAR_NFCPAD_OUT(x) | BIT_NFCPAD_OUT(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_NFC_PAD_CTRL (Offset 0x10A8) */ + +#define BIT_SYM_NFC_INT_I BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */ + +#define BIT_SHIFT_NFCPAD_IN 0 +#define BIT_MASK_NFCPAD_IN 0xf +#define BIT_NFCPAD_IN(x) (((x) & BIT_MASK_NFCPAD_IN) << BIT_SHIFT_NFCPAD_IN) +#define BITS_NFCPAD_IN (BIT_MASK_NFCPAD_IN << BIT_SHIFT_NFCPAD_IN) +#define BIT_CLEAR_NFCPAD_IN(x) ((x) & (~BITS_NFCPAD_IN)) +#define BIT_GET_NFCPAD_IN(x) (((x) >> BIT_SHIFT_NFCPAD_IN) & BIT_MASK_NFCPAD_IN) +#define BIT_SET_NFCPAD_IN(x, v) (BIT_CLEAR_NFCPAD_IN(x) | BIT_NFCPAD_IN(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR2 (Offset 0x10B0) */ + +#define BIT_BCNDMAINT_P4_MSK BIT(31) +#define BIT_BCNDMAINT_P4 BIT(31) +#define BIT_BCNDMAINT_P3_MSK BIT(30) +#define BIT_BCNDMAINT_P3 BIT(30) +#define BIT_BCNDMAINT_P2_MSK BIT(29) +#define BIT_BCNDMAINT_P2 BIT(29) +#define BIT_BCNDMAINT_P1_MSK BIT(28) +#define BIT_BCNDMAINT_P1 BIT(28) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR2 (Offset 0x10B0) */ + +#define BIT_SCH_PHY_TXOP_SIFS_INT_MSK BIT(23) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR2 (Offset 0x10B0) */ + +#define BIT_ATIMEND7_MSK BIT(22) +#define BIT_ATIMEND7 BIT(22) +#define BIT_ATIMEND6_MSK BIT(21) +#define BIT_ATIMEND6 BIT(21) +#define BIT_ATIMEND5_MSK BIT(20) +#define BIT_ATIMEND5 BIT(20) +#define BIT_ATIMEND4_MSK BIT(19) +#define BIT_ATIMEND4 BIT(19) +#define BIT_ATIMEND3_MSK BIT(18) +#define BIT_ATIMEND3 BIT(18) +#define BIT_ATIMEND2_MSK BIT(17) +#define BIT_ATIMEND2 BIT(17) +#define BIT_ATIMEND1_MSK BIT(16) +#define BIT_ATIMEND1 BIT(16) +#define BIT_TXBCN7OK_MSK BIT(14) +#define BIT_TXBCN7OK BIT(14) +#define BIT_TXBCN6OK_MSK BIT(13) +#define BIT_TXBCN6OK BIT(13) +#define BIT_TXBCN5OK_MSK BIT(12) +#define BIT_TXBCN5OK BIT(12) +#define BIT_TXBCN4OK_MSK BIT(11) +#define BIT_TXBCN4OK BIT(11) +#define BIT_TXBCN3OK_MSK BIT(10) +#define BIT_TXBCN3OK BIT(10) +#define BIT_TXBCN2OK_MSK BIT(9) +#define BIT_TXBCN2OK BIT(9) +#define BIT_TXBCN1OK_MSK_V1 BIT(8) +#define BIT_TXBCN1OK BIT(8) +#define BIT_TXBCN7ERR_MSK BIT(6) +#define BIT_TXBCN7ERR BIT(6) +#define BIT_TXBCN6ERR_MSK BIT(5) +#define BIT_TXBCN6ERR BIT(5) +#define BIT_TXBCN5ERR_MSK BIT(4) +#define BIT_TXBCN5ERR BIT(4) +#define BIT_TXBCN4ERR_MSK BIT(3) +#define BIT_TXBCN4ERR BIT(3) +#define BIT_TXBCN3ERR_MSK BIT(2) +#define BIT_TXBCN3ERR BIT(2) +#define BIT_TXBCN2ERR_MSK BIT(1) +#define BIT_TXBCN2ERR BIT(1) +#define BIT_TXBCN1ERR_MSK_V1 BIT(0) +#define BIT_TXBCN1ERR BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_GTINT12 BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_GTINT12_MSK BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_GTINT11 BIT(23) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_GTINT11_MSK BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_GTINT10 BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_GTINT10_MSK BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_GTINT9 BIT(21) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_GTINT9_MSK BIT(21) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_RX_DESC_BUF_FULL BIT(20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_RX_DESC_BUF_FULL_MSK BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_CPHY_LDO_OCP_DET_INT BIT(19) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_CPHY_LDO_OCP_DET_INT_MSK BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_WDT_PLATFORM_INT_MSK BIT(18) +#define BIT_WDT_PLATFORM_INT BIT(18) +#define BIT_WDT_CPU_INT_MSK BIT(17) +#define BIT_WDT_CPU_INT BIT(17) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_SETH2CDOK_MASK BIT(16) +#define BIT_SETH2CDOK BIT(16) +#define BIT_H2C_CMD_FULL_MASK BIT(15) +#define BIT_H2C_CMD_FULL BIT(15) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_PWR_INT_127_MASK BIT(14) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_PKT_TRANS_ERR BIT(14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_PKT_TRANS_ERR_MASK BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK BIT(13) +#define BIT_TXSHORTCUT_TXDESUPDATEOK BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_MASK BIT(12) +#define BIT_TXSHORTCUT_BKUPDATEOK BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_MASK BIT(11) +#define BIT_TXSHORTCUT_BEUPDATEOK BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_MAS BIT(10) +#define BIT_TXSHORTCUT_VIUPDATEOK BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_MASK BIT(9) +#define BIT_TXSHORTCUT_VOUPDATEOK BIT(9) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_PWR_INT_127_MASK_V1 BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_SEARCH_FAIL BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_SEARCH_FAIL_MSK BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_PWR_INT_126TO96_MASK BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_PWR_INT_127TO96 BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_PWR_INT_127TO96_MASK BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_PWR_INT_95TO64_MASK BIT(6) +#define BIT_PWR_INT_95TO64 BIT(6) +#define BIT_PWR_INT_63TO32_MASK BIT(5) +#define BIT_PWR_INT_63TO32 BIT(5) +#define BIT_PWR_INT_31TO0_MASK BIT(4) +#define BIT_PWR_INT_31TO0 BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_RX_DMA_STUCK_MSK BIT(3) +#define BIT_RX_DMA_STUCK BIT(3) +#define BIT_TX_DMA_STUCK_MSK BIT(2) +#define BIT_TX_DMA_STUCK BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HIMR3 (Offset 0x10B8) */ + +#define BIT_DDMA0_LP_INT_MSK BIT(1) +#define BIT_DDMA0_LP_INT BIT(1) +#define BIT_DDMA0_HP_INT_MSK BIT(0) +#define BIT_DDMA0_HP_INT BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_HISR3 (Offset 0x10BC) */ + +#define BIT_PWR_INT_127 BIT(14) +#define BIT_PWR_INT_127_V1 BIT(8) +#define BIT_PWR_INT_126TO96 BIT(7) +#define BIT_ECRC_EN_V1 BIT(7) +#define BIT_MDIO_RFLAG_V1 BIT(6) +#define BIT_MDIO_WFLAG_V1 BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_WLDSS_RST_N_0 BIT(27) +#define BIT_WLDSS_RST_N_1 BIT(27) +#define BIT_WLDSS_RST_N_2 BIT(27) +#define BIT_WLDSS_ENCLK_0 BIT(26) +#define BIT_WLDSS_ENCLK_1 BIT(26) +#define BIT_WLDSS_ENCLK_2 BIT(26) +#define BIT_WLDSS_SPEED_EN_0 BIT(25) +#define BIT_WLDSS_SPEED_EN_1 BIT(25) +#define BIT_WLDSS_SPEED_EN_2 BIT(25) +#define BIT_WLDSS_WIRE_SEL_0 BIT(24) +#define BIT_WLDSS_WIRE_SEL_1 BIT(24) +#define BIT_WLDSS_WIRE_SEL_2 BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_DIS_TIMEOUT_IO BIT(24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_WLDSS_READY_0 BIT(21) +#define BIT_WLDSS_READY_1 BIT(21) +#define BIT_WLDSS_READY_2 BIT(21) + +#define BIT_SHIFT_WLDSS_RO_SEL_0 20 +#define BIT_MASK_WLDSS_RO_SEL_0 0x7 +#define BIT_WLDSS_RO_SEL_0(x) \ + (((x) & BIT_MASK_WLDSS_RO_SEL_0) << BIT_SHIFT_WLDSS_RO_SEL_0) +#define BITS_WLDSS_RO_SEL_0 \ + (BIT_MASK_WLDSS_RO_SEL_0 << BIT_SHIFT_WLDSS_RO_SEL_0) +#define BIT_CLEAR_WLDSS_RO_SEL_0(x) ((x) & (~BITS_WLDSS_RO_SEL_0)) +#define BIT_GET_WLDSS_RO_SEL_0(x) \ + (((x) >> BIT_SHIFT_WLDSS_RO_SEL_0) & BIT_MASK_WLDSS_RO_SEL_0) +#define BIT_SET_WLDSS_RO_SEL_0(x, v) \ + (BIT_CLEAR_WLDSS_RO_SEL_0(x) | BIT_WLDSS_RO_SEL_0(v)) + +#define BIT_WLDSS_WSORT_GO_0 BIT(20) + +#define BIT_SHIFT_WLDSS_RO_SEL_1 20 +#define BIT_MASK_WLDSS_RO_SEL_1 0x7 +#define BIT_WLDSS_RO_SEL_1(x) \ + (((x) & BIT_MASK_WLDSS_RO_SEL_1) << BIT_SHIFT_WLDSS_RO_SEL_1) +#define BITS_WLDSS_RO_SEL_1 \ + (BIT_MASK_WLDSS_RO_SEL_1 << BIT_SHIFT_WLDSS_RO_SEL_1) +#define BIT_CLEAR_WLDSS_RO_SEL_1(x) ((x) & (~BITS_WLDSS_RO_SEL_1)) +#define BIT_GET_WLDSS_RO_SEL_1(x) \ + (((x) >> BIT_SHIFT_WLDSS_RO_SEL_1) & BIT_MASK_WLDSS_RO_SEL_1) +#define BIT_SET_WLDSS_RO_SEL_1(x, v) \ + (BIT_CLEAR_WLDSS_RO_SEL_1(x) | BIT_WLDSS_RO_SEL_1(v)) + +#define BIT_WLDSS_WSORT_GO_1 BIT(20) + +#define BIT_SHIFT_WLDSS_RO_SEL_2 20 +#define BIT_MASK_WLDSS_RO_SEL_2 0x7 +#define BIT_WLDSS_RO_SEL_2(x) \ + (((x) & BIT_MASK_WLDSS_RO_SEL_2) << BIT_SHIFT_WLDSS_RO_SEL_2) +#define BITS_WLDSS_RO_SEL_2 \ + (BIT_MASK_WLDSS_RO_SEL_2 << BIT_SHIFT_WLDSS_RO_SEL_2) +#define BIT_CLEAR_WLDSS_RO_SEL_2(x) ((x) & (~BITS_WLDSS_RO_SEL_2)) +#define BIT_GET_WLDSS_RO_SEL_2(x) \ + (((x) >> BIT_SHIFT_WLDSS_RO_SEL_2) & BIT_MASK_WLDSS_RO_SEL_2) +#define BIT_SET_WLDSS_RO_SEL_2(x, v) \ + (BIT_CLEAR_WLDSS_RO_SEL_2(x) | BIT_WLDSS_RO_SEL_2(v)) + +#define BIT_WLDSS_WSORT_GO_2 BIT(20) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SUS_PL BIT(18) +#define BIT_SOP_ESUS BIT(17) +#define BIT_SOP_DLDO BIT(16) +#define BIT_R_OCP_ST_CLR BIT(8) +#define BIT_SW_USB3_MD_SEL BIT(5) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SYM_SW_PCIE_MDSL_V1 BIT(4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SW_PCIE_MD_SEL BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SYM_SW_PCIE_MDSL BIT(3) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SYM_SW_PCIE_MDCK BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SW_MDCK BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SYM_SW_PCIE_MDI BIT(1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SW_MDI BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SYM_SW_PCIE_MDO BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_SHIFT_WLDSS_DATA_IN_0 0 +#define BIT_MASK_WLDSS_DATA_IN_0 0xfffff +#define BIT_WLDSS_DATA_IN_0(x) \ + (((x) & BIT_MASK_WLDSS_DATA_IN_0) << BIT_SHIFT_WLDSS_DATA_IN_0) +#define BITS_WLDSS_DATA_IN_0 \ + (BIT_MASK_WLDSS_DATA_IN_0 << BIT_SHIFT_WLDSS_DATA_IN_0) +#define BIT_CLEAR_WLDSS_DATA_IN_0(x) ((x) & (~BITS_WLDSS_DATA_IN_0)) +#define BIT_GET_WLDSS_DATA_IN_0(x) \ + (((x) >> BIT_SHIFT_WLDSS_DATA_IN_0) & BIT_MASK_WLDSS_DATA_IN_0) +#define BIT_SET_WLDSS_DATA_IN_0(x, v) \ + (BIT_CLEAR_WLDSS_DATA_IN_0(x) | BIT_WLDSS_DATA_IN_0(v)) + +#define BIT_SHIFT_WLDSS_COUNT_OUT_0 0 +#define BIT_MASK_WLDSS_COUNT_OUT_0 0xfffff +#define BIT_WLDSS_COUNT_OUT_0(x) \ + (((x) & BIT_MASK_WLDSS_COUNT_OUT_0) << BIT_SHIFT_WLDSS_COUNT_OUT_0) +#define BITS_WLDSS_COUNT_OUT_0 \ + (BIT_MASK_WLDSS_COUNT_OUT_0 << BIT_SHIFT_WLDSS_COUNT_OUT_0) +#define BIT_CLEAR_WLDSS_COUNT_OUT_0(x) ((x) & (~BITS_WLDSS_COUNT_OUT_0)) +#define BIT_GET_WLDSS_COUNT_OUT_0(x) \ + (((x) >> BIT_SHIFT_WLDSS_COUNT_OUT_0) & BIT_MASK_WLDSS_COUNT_OUT_0) +#define BIT_SET_WLDSS_COUNT_OUT_0(x, v) \ + (BIT_CLEAR_WLDSS_COUNT_OUT_0(x) | BIT_WLDSS_COUNT_OUT_0(v)) + +#define BIT_SHIFT_WLDSS_DATA_IN_1 0 +#define BIT_MASK_WLDSS_DATA_IN_1 0xfffff +#define BIT_WLDSS_DATA_IN_1(x) \ + (((x) & BIT_MASK_WLDSS_DATA_IN_1) << BIT_SHIFT_WLDSS_DATA_IN_1) +#define BITS_WLDSS_DATA_IN_1 \ + (BIT_MASK_WLDSS_DATA_IN_1 << BIT_SHIFT_WLDSS_DATA_IN_1) +#define BIT_CLEAR_WLDSS_DATA_IN_1(x) ((x) & (~BITS_WLDSS_DATA_IN_1)) +#define BIT_GET_WLDSS_DATA_IN_1(x) \ + (((x) >> BIT_SHIFT_WLDSS_DATA_IN_1) & BIT_MASK_WLDSS_DATA_IN_1) +#define BIT_SET_WLDSS_DATA_IN_1(x, v) \ + (BIT_CLEAR_WLDSS_DATA_IN_1(x) | BIT_WLDSS_DATA_IN_1(v)) + +#define BIT_SHIFT_WLDSS_COUNT_OUT_1 0 +#define BIT_MASK_WLDSS_COUNT_OUT_1 0xfffff +#define BIT_WLDSS_COUNT_OUT_1(x) \ + (((x) & BIT_MASK_WLDSS_COUNT_OUT_1) << BIT_SHIFT_WLDSS_COUNT_OUT_1) +#define BITS_WLDSS_COUNT_OUT_1 \ + (BIT_MASK_WLDSS_COUNT_OUT_1 << BIT_SHIFT_WLDSS_COUNT_OUT_1) +#define BIT_CLEAR_WLDSS_COUNT_OUT_1(x) ((x) & (~BITS_WLDSS_COUNT_OUT_1)) +#define BIT_GET_WLDSS_COUNT_OUT_1(x) \ + (((x) >> BIT_SHIFT_WLDSS_COUNT_OUT_1) & BIT_MASK_WLDSS_COUNT_OUT_1) +#define BIT_SET_WLDSS_COUNT_OUT_1(x, v) \ + (BIT_CLEAR_WLDSS_COUNT_OUT_1(x) | BIT_WLDSS_COUNT_OUT_1(v)) + +#define BIT_SHIFT_WLDSS_DATA_IN_2 0 +#define BIT_MASK_WLDSS_DATA_IN_2 0xfffff +#define BIT_WLDSS_DATA_IN_2(x) \ + (((x) & BIT_MASK_WLDSS_DATA_IN_2) << BIT_SHIFT_WLDSS_DATA_IN_2) +#define BITS_WLDSS_DATA_IN_2 \ + (BIT_MASK_WLDSS_DATA_IN_2 << BIT_SHIFT_WLDSS_DATA_IN_2) +#define BIT_CLEAR_WLDSS_DATA_IN_2(x) ((x) & (~BITS_WLDSS_DATA_IN_2)) +#define BIT_GET_WLDSS_DATA_IN_2(x) \ + (((x) >> BIT_SHIFT_WLDSS_DATA_IN_2) & BIT_MASK_WLDSS_DATA_IN_2) +#define BIT_SET_WLDSS_DATA_IN_2(x, v) \ + (BIT_CLEAR_WLDSS_DATA_IN_2(x) | BIT_WLDSS_DATA_IN_2(v)) + +#define BIT_SHIFT_WLDSS_COUNT_OUT_2 0 +#define BIT_MASK_WLDSS_COUNT_OUT_2 0xfffff +#define BIT_WLDSS_COUNT_OUT_2(x) \ + (((x) & BIT_MASK_WLDSS_COUNT_OUT_2) << BIT_SHIFT_WLDSS_COUNT_OUT_2) +#define BITS_WLDSS_COUNT_OUT_2 \ + (BIT_MASK_WLDSS_COUNT_OUT_2 << BIT_SHIFT_WLDSS_COUNT_OUT_2) +#define BIT_CLEAR_WLDSS_COUNT_OUT_2(x) ((x) & (~BITS_WLDSS_COUNT_OUT_2)) +#define BIT_GET_WLDSS_COUNT_OUT_2(x) \ + (((x) >> BIT_SHIFT_WLDSS_COUNT_OUT_2) & BIT_MASK_WLDSS_COUNT_OUT_2) +#define BIT_SET_WLDSS_COUNT_OUT_2(x, v) \ + (BIT_CLEAR_WLDSS_COUNT_OUT_2(x) | BIT_WLDSS_COUNT_OUT_2(v)) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_SW_MDIO (Offset 0x10C0) */ + +#define BIT_MDO BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_SW_FLUSH (Offset 0x10C4) */ + +#define BIT_FLUSH_HOLDN_EN BIT(25) +#define BIT_FLUSH_WR_EN BIT(24) +#define BIT_SW_FLASH_CONTROL BIT(23) +#define BIT_SW_FLASH_WEN_E BIT(19) +#define BIT_SW_FLASH_HOLDN_E BIT(18) +#define BIT_SW_FLASH_SO_E BIT(17) +#define BIT_SW_FLASH_SI_E BIT(16) +#define BIT_SW_FLASH_SK_O BIT(13) +#define BIT_SW_FLASH_CEN_O BIT(12) +#define BIT_SW_FLASH_WEN_O BIT(11) +#define BIT_SW_FLASH_HOLDN_O BIT(10) +#define BIT_SW_FLASH_SO_O BIT(9) +#define BIT_SW_FLASH_SI_O BIT(8) +#define BIT_SW_FLASH_WEN_I BIT(3) +#define BIT_SW_FLASH_HOLDN_I BIT(2) +#define BIT_SW_FLASH_SO_I BIT(1) +#define BIT_SW_FLASH_SI_I BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR_7 (Offset 0x10C8) */ + +#define BIT_DATA_CPU_WDT_INT_MSK BIT(31) +#define BIT_OFLD_TXDMA_ERR_MSK BIT(30) +#define BIT_OFLD_TXDMA_FULL_MSK BIT(29) +#define BIT_OFLD_RXDMA_OVR_MSK BIT(28) +#define BIT_OFLD_RXDMA_ERR_MSK BIT(27) +#define BIT_OFLD_RXDMA_DES_UA_MSK BIT(26) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_DBG_GPIO_BMUX (Offset 0x10C8) */ + +#define BIT_SHIFT_WL_DSS_CLKEN_BACKDOOR 24 +#define BIT_MASK_WL_DSS_CLKEN_BACKDOOR 0x3 +#define BIT_WL_DSS_CLKEN_BACKDOOR(x) \ + (((x) & BIT_MASK_WL_DSS_CLKEN_BACKDOOR) \ + << BIT_SHIFT_WL_DSS_CLKEN_BACKDOOR) +#define BITS_WL_DSS_CLKEN_BACKDOOR \ + (BIT_MASK_WL_DSS_CLKEN_BACKDOOR << BIT_SHIFT_WL_DSS_CLKEN_BACKDOOR) +#define BIT_CLEAR_WL_DSS_CLKEN_BACKDOOR(x) ((x) & (~BITS_WL_DSS_CLKEN_BACKDOOR)) +#define BIT_GET_WL_DSS_CLKEN_BACKDOOR(x) \ + (((x) >> BIT_SHIFT_WL_DSS_CLKEN_BACKDOOR) & \ + BIT_MASK_WL_DSS_CLKEN_BACKDOOR) +#define BIT_SET_WL_DSS_CLKEN_BACKDOOR(x, v) \ + (BIT_CLEAR_WL_DSS_CLKEN_BACKDOOR(x) | BIT_WL_DSS_CLKEN_BACKDOOR(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_DBG_GPIO_BMUX (Offset 0x10C8) */ + +#define BIT_SHIFT_DBG_GPIO_BMUX_7 21 +#define BIT_MASK_DBG_GPIO_BMUX_7 0x7 +#define BIT_DBG_GPIO_BMUX_7(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_7) << BIT_SHIFT_DBG_GPIO_BMUX_7) +#define BITS_DBG_GPIO_BMUX_7 \ + (BIT_MASK_DBG_GPIO_BMUX_7 << BIT_SHIFT_DBG_GPIO_BMUX_7) +#define BIT_CLEAR_DBG_GPIO_BMUX_7(x) ((x) & (~BITS_DBG_GPIO_BMUX_7)) +#define BIT_GET_DBG_GPIO_BMUX_7(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_7) & BIT_MASK_DBG_GPIO_BMUX_7) +#define BIT_SET_DBG_GPIO_BMUX_7(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_7(x) | BIT_DBG_GPIO_BMUX_7(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_6 18 +#define BIT_MASK_DBG_GPIO_BMUX_6 0x7 +#define BIT_DBG_GPIO_BMUX_6(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_6) << BIT_SHIFT_DBG_GPIO_BMUX_6) +#define BITS_DBG_GPIO_BMUX_6 \ + (BIT_MASK_DBG_GPIO_BMUX_6 << BIT_SHIFT_DBG_GPIO_BMUX_6) +#define BIT_CLEAR_DBG_GPIO_BMUX_6(x) ((x) & (~BITS_DBG_GPIO_BMUX_6)) +#define BIT_GET_DBG_GPIO_BMUX_6(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_6) & BIT_MASK_DBG_GPIO_BMUX_6) +#define BIT_SET_DBG_GPIO_BMUX_6(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_6(x) | BIT_DBG_GPIO_BMUX_6(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR_7 (Offset 0x10C8) */ + +#define BIT_TXDMAOK_CHANNEL_16_MSK BIT(16) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_DBG_GPIO_BMUX (Offset 0x10C8) */ + +#define BIT_SHIFT_DBG_GPIO_BMUX_5 15 +#define BIT_MASK_DBG_GPIO_BMUX_5 0x7 +#define BIT_DBG_GPIO_BMUX_5(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_5) << BIT_SHIFT_DBG_GPIO_BMUX_5) +#define BITS_DBG_GPIO_BMUX_5 \ + (BIT_MASK_DBG_GPIO_BMUX_5 << BIT_SHIFT_DBG_GPIO_BMUX_5) +#define BIT_CLEAR_DBG_GPIO_BMUX_5(x) ((x) & (~BITS_DBG_GPIO_BMUX_5)) +#define BIT_GET_DBG_GPIO_BMUX_5(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_5) & BIT_MASK_DBG_GPIO_BMUX_5) +#define BIT_SET_DBG_GPIO_BMUX_5(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_5(x) | BIT_DBG_GPIO_BMUX_5(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR_7 (Offset 0x10C8) */ + +#define BIT_TXDMAOK_CHANNEL_13_MSK BIT(13) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_DBG_GPIO_BMUX (Offset 0x10C8) */ + +#define BIT_SHIFT_DBG_GPIO_BMUX_4 12 +#define BIT_MASK_DBG_GPIO_BMUX_4 0x7 +#define BIT_DBG_GPIO_BMUX_4(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_4) << BIT_SHIFT_DBG_GPIO_BMUX_4) +#define BITS_DBG_GPIO_BMUX_4 \ + (BIT_MASK_DBG_GPIO_BMUX_4 << BIT_SHIFT_DBG_GPIO_BMUX_4) +#define BIT_CLEAR_DBG_GPIO_BMUX_4(x) ((x) & (~BITS_DBG_GPIO_BMUX_4)) +#define BIT_GET_DBG_GPIO_BMUX_4(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_4) & BIT_MASK_DBG_GPIO_BMUX_4) +#define BIT_SET_DBG_GPIO_BMUX_4(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_4(x) | BIT_DBG_GPIO_BMUX_4(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR_7 (Offset 0x10C8) */ + +#define BIT_TXDMAOK_CHANNEL_12_MSK BIT(12) +#define BIT_TXDMAOK_CHANNEL_11_MSK BIT(11) +#define BIT_TXDMAOK_CHANNEL_10_MSK BIT(10) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_DBG_GPIO_BMUX (Offset 0x10C8) */ + +#define BIT_SHIFT_DBG_GPIO_BMUX_3 9 +#define BIT_MASK_DBG_GPIO_BMUX_3 0x7 +#define BIT_DBG_GPIO_BMUX_3(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_3) << BIT_SHIFT_DBG_GPIO_BMUX_3) +#define BITS_DBG_GPIO_BMUX_3 \ + (BIT_MASK_DBG_GPIO_BMUX_3 << BIT_SHIFT_DBG_GPIO_BMUX_3) +#define BIT_CLEAR_DBG_GPIO_BMUX_3(x) ((x) & (~BITS_DBG_GPIO_BMUX_3)) +#define BIT_GET_DBG_GPIO_BMUX_3(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_3) & BIT_MASK_DBG_GPIO_BMUX_3) +#define BIT_SET_DBG_GPIO_BMUX_3(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_3(x) | BIT_DBG_GPIO_BMUX_3(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR_7 (Offset 0x10C8) */ + +#define BIT_TXDMAOK_CHANNEL_9_MSK BIT(9) +#define BIT_TXDMAOK_CHANNEL_8_MSK BIT(8) +#define BIT_TXDMAOK_CHANNEL_7_MSK BIT(7) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_DBG_GPIO_BMUX (Offset 0x10C8) */ + +#define BIT_SHIFT_DBG_GPIO_BMUX_2 6 +#define BIT_MASK_DBG_GPIO_BMUX_2 0x7 +#define BIT_DBG_GPIO_BMUX_2(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_2) << BIT_SHIFT_DBG_GPIO_BMUX_2) +#define BITS_DBG_GPIO_BMUX_2 \ + (BIT_MASK_DBG_GPIO_BMUX_2 << BIT_SHIFT_DBG_GPIO_BMUX_2) +#define BIT_CLEAR_DBG_GPIO_BMUX_2(x) ((x) & (~BITS_DBG_GPIO_BMUX_2)) +#define BIT_GET_DBG_GPIO_BMUX_2(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_2) & BIT_MASK_DBG_GPIO_BMUX_2) +#define BIT_SET_DBG_GPIO_BMUX_2(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_2(x) | BIT_DBG_GPIO_BMUX_2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIMR_7 (Offset 0x10C8) */ + +#define BIT_TXDMAOK_CHANNEL_6_MSK BIT(6) +#define BIT_TXDMAOK_CHANNEL_5_MSK BIT(5) +#define BIT_TXDMAOK_CHANNEL_4_MSK BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +/* 2 REG_DBG_GPIO_BMUX (Offset 0x10C8) */ + +#define BIT_SHIFT_DBG_GPIO_BMUX_1 3 +#define BIT_MASK_DBG_GPIO_BMUX_1 0x7 +#define BIT_DBG_GPIO_BMUX_1(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_1) << BIT_SHIFT_DBG_GPIO_BMUX_1) +#define BITS_DBG_GPIO_BMUX_1 \ + (BIT_MASK_DBG_GPIO_BMUX_1 << BIT_SHIFT_DBG_GPIO_BMUX_1) +#define BIT_CLEAR_DBG_GPIO_BMUX_1(x) ((x) & (~BITS_DBG_GPIO_BMUX_1)) +#define BIT_GET_DBG_GPIO_BMUX_1(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_1) & BIT_MASK_DBG_GPIO_BMUX_1) +#define BIT_SET_DBG_GPIO_BMUX_1(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_1(x) | BIT_DBG_GPIO_BMUX_1(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_0 0 +#define BIT_MASK_DBG_GPIO_BMUX_0 0x7 +#define BIT_DBG_GPIO_BMUX_0(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_0) << BIT_SHIFT_DBG_GPIO_BMUX_0) +#define BITS_DBG_GPIO_BMUX_0 \ + (BIT_MASK_DBG_GPIO_BMUX_0 << BIT_SHIFT_DBG_GPIO_BMUX_0) +#define BIT_CLEAR_DBG_GPIO_BMUX_0(x) ((x) & (~BITS_DBG_GPIO_BMUX_0)) +#define BIT_GET_DBG_GPIO_BMUX_0(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_0) & BIT_MASK_DBG_GPIO_BMUX_0) +#define BIT_SET_DBG_GPIO_BMUX_0(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_0(x) | BIT_DBG_GPIO_BMUX_0(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HISR_7 (Offset 0x10CC) */ + +#define BIT_DATA_CPU_WDT_INT BIT(31) +#define BIT_OFLD_TXDMA_ERR BIT(30) +#define BIT_OFLD_TXDMA_FULL BIT(29) +#define BIT_OFLD_RXDMA_OVR BIT(28) +#define BIT_OFLD_RXDMA_ERR BIT(27) +#define BIT_OFLD_RXDMA_DES_UA BIT(26) +#define BIT_TXDMAOK_CHANNEL_16 BIT(16) +#define BIT_TXDMAOK_CHANNEL_13 BIT(13) +#define BIT_TXDMAOK_CHANNEL_12 BIT(12) +#define BIT_TXDMAOK_CHANNEL_11 BIT(11) +#define BIT_TXDMAOK_CHANNEL_10 BIT(10) +#define BIT_TXDMAOK_CHANNEL_9 BIT(9) +#define BIT_TXDMAOK_CHANNEL_8 BIT(8) +#define BIT_TXDMAOK_CHANNEL_7 BIT(7) +#define BIT_TXDMAOK_CHANNEL_6 BIT(6) +#define BIT_TXDMAOK_CHANNEL_5 BIT(5) +#define BIT_TXDMAOK_CHANNEL_4 BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FPGA_TAG (Offset 0x10CC) */ + +#define BIT_SHIFT_FPGA_TAG 0 +#define BIT_MASK_FPGA_TAG 0xffffffffL +#define BIT_FPGA_TAG(x) (((x) & BIT_MASK_FPGA_TAG) << BIT_SHIFT_FPGA_TAG) +#define BITS_FPGA_TAG (BIT_MASK_FPGA_TAG << BIT_SHIFT_FPGA_TAG) +#define BIT_CLEAR_FPGA_TAG(x) ((x) & (~BITS_FPGA_TAG)) +#define BIT_GET_FPGA_TAG(x) (((x) >> BIT_SHIFT_FPGA_TAG) & BIT_MASK_FPGA_TAG) +#define BIT_SET_FPGA_TAG(x, v) (BIT_CLEAR_FPGA_TAG(x) | BIT_FPGA_TAG(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WL_DSS_CTRL0 (Offset 0x10D0) */ + +#define BIT_SHIFT_WL_DSS_DBG0_5_0 26 +#define BIT_MASK_WL_DSS_DBG0_5_0 0x3f +#define BIT_WL_DSS_DBG0_5_0(x) \ + (((x) & BIT_MASK_WL_DSS_DBG0_5_0) << BIT_SHIFT_WL_DSS_DBG0_5_0) +#define BITS_WL_DSS_DBG0_5_0 \ + (BIT_MASK_WL_DSS_DBG0_5_0 << BIT_SHIFT_WL_DSS_DBG0_5_0) +#define BIT_CLEAR_WL_DSS_DBG0_5_0(x) ((x) & (~BITS_WL_DSS_DBG0_5_0)) +#define BIT_GET_WL_DSS_DBG0_5_0(x) \ + (((x) >> BIT_SHIFT_WL_DSS_DBG0_5_0) & BIT_MASK_WL_DSS_DBG0_5_0) +#define BIT_SET_WL_DSS_DBG0_5_0(x, v) \ + (BIT_CLEAR_WL_DSS_DBG0_5_0(x) | BIT_WL_DSS_DBG0_5_0(v)) + +#define BIT_SHIFT_WL_DSS_DATA_IN_V1 5 +#define BIT_MASK_WL_DSS_DATA_IN_V1 0xfffff +#define BIT_WL_DSS_DATA_IN_V1(x) \ + (((x) & BIT_MASK_WL_DSS_DATA_IN_V1) << BIT_SHIFT_WL_DSS_DATA_IN_V1) +#define BITS_WL_DSS_DATA_IN_V1 \ + (BIT_MASK_WL_DSS_DATA_IN_V1 << BIT_SHIFT_WL_DSS_DATA_IN_V1) +#define BIT_CLEAR_WL_DSS_DATA_IN_V1(x) ((x) & (~BITS_WL_DSS_DATA_IN_V1)) +#define BIT_GET_WL_DSS_DATA_IN_V1(x) \ + (((x) >> BIT_SHIFT_WL_DSS_DATA_IN_V1) & BIT_MASK_WL_DSS_DATA_IN_V1) +#define BIT_SET_WL_DSS_DATA_IN_V1(x, v) \ + (BIT_CLEAR_WL_DSS_DATA_IN_V1(x) | BIT_WL_DSS_DATA_IN_V1(v)) + +#define BIT_WL_DSS_WIRE_SEL_V1 BIT(4) + +#define BIT_SHIFT_WL_DSS_RO_SEL_V1 1 +#define BIT_MASK_WL_DSS_RO_SEL_V1 0x7 +#define BIT_WL_DSS_RO_SEL_V1(x) \ + (((x) & BIT_MASK_WL_DSS_RO_SEL_V1) << BIT_SHIFT_WL_DSS_RO_SEL_V1) +#define BITS_WL_DSS_RO_SEL_V1 \ + (BIT_MASK_WL_DSS_RO_SEL_V1 << BIT_SHIFT_WL_DSS_RO_SEL_V1) +#define BIT_CLEAR_WL_DSS_RO_SEL_V1(x) ((x) & (~BITS_WL_DSS_RO_SEL_V1)) +#define BIT_GET_WL_DSS_RO_SEL_V1(x) \ + (((x) >> BIT_SHIFT_WL_DSS_RO_SEL_V1) & BIT_MASK_WL_DSS_RO_SEL_V1) +#define BIT_SET_WL_DSS_RO_SEL_V1(x, v) \ + (BIT_CLEAR_WL_DSS_RO_SEL_V1(x) | BIT_WL_DSS_RO_SEL_V1(v)) + +#define BIT_WL_DSS_RSTN_V1 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_H2C_PKT_READADDR (Offset 0x10D0) */ + +#define BIT_SHIFT_H2C_PKT_READADDR 0 +#define BIT_MASK_H2C_PKT_READADDR 0x3ffff +#define BIT_H2C_PKT_READADDR(x) \ + (((x) & BIT_MASK_H2C_PKT_READADDR) << BIT_SHIFT_H2C_PKT_READADDR) +#define BITS_H2C_PKT_READADDR \ + (BIT_MASK_H2C_PKT_READADDR << BIT_SHIFT_H2C_PKT_READADDR) +#define BIT_CLEAR_H2C_PKT_READADDR(x) ((x) & (~BITS_H2C_PKT_READADDR)) +#define BIT_GET_H2C_PKT_READADDR(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_READADDR) & BIT_MASK_H2C_PKT_READADDR) +#define BIT_SET_H2C_PKT_READADDR(x, v) \ + (BIT_CLEAR_H2C_PKT_READADDR(x) | BIT_H2C_PKT_READADDR(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WL_DSS_STATUS0 (Offset 0x10D4) */ + +#define BIT_SHIFT_WL_DSS_DBG0_15_6 22 +#define BIT_MASK_WL_DSS_DBG0_15_6 0x3ff +#define BIT_WL_DSS_DBG0_15_6(x) \ + (((x) & BIT_MASK_WL_DSS_DBG0_15_6) << BIT_SHIFT_WL_DSS_DBG0_15_6) +#define BITS_WL_DSS_DBG0_15_6 \ + (BIT_MASK_WL_DSS_DBG0_15_6 << BIT_SHIFT_WL_DSS_DBG0_15_6) +#define BIT_CLEAR_WL_DSS_DBG0_15_6(x) ((x) & (~BITS_WL_DSS_DBG0_15_6)) +#define BIT_GET_WL_DSS_DBG0_15_6(x) \ + (((x) >> BIT_SHIFT_WL_DSS_DBG0_15_6) & BIT_MASK_WL_DSS_DBG0_15_6) +#define BIT_SET_WL_DSS_DBG0_15_6(x, v) \ + (BIT_CLEAR_WL_DSS_DBG0_15_6(x) | BIT_WL_DSS_DBG0_15_6(v)) + +#define BIT_WL_DSS_WSORT_GO_V1 BIT(21) +#define BIT_WL_DSS_READY_V1 BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_H2C_PKT_WRITEADDR (Offset 0x10D4) */ + +#define BIT_SHIFT_H2C_PKT_WRITEADDR 0 +#define BIT_MASK_H2C_PKT_WRITEADDR 0x3ffff +#define BIT_H2C_PKT_WRITEADDR(x) \ + (((x) & BIT_MASK_H2C_PKT_WRITEADDR) << BIT_SHIFT_H2C_PKT_WRITEADDR) +#define BITS_H2C_PKT_WRITEADDR \ + (BIT_MASK_H2C_PKT_WRITEADDR << BIT_SHIFT_H2C_PKT_WRITEADDR) +#define BIT_CLEAR_H2C_PKT_WRITEADDR(x) ((x) & (~BITS_H2C_PKT_WRITEADDR)) +#define BIT_GET_H2C_PKT_WRITEADDR(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR) & BIT_MASK_H2C_PKT_WRITEADDR) +#define BIT_SET_H2C_PKT_WRITEADDR(x, v) \ + (BIT_CLEAR_H2C_PKT_WRITEADDR(x) | BIT_H2C_PKT_WRITEADDR(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */ + +#define BIT_SHIFT_WL_DSS_DBG1_5_0 26 +#define BIT_MASK_WL_DSS_DBG1_5_0 0x3f +#define BIT_WL_DSS_DBG1_5_0(x) \ + (((x) & BIT_MASK_WL_DSS_DBG1_5_0) << BIT_SHIFT_WL_DSS_DBG1_5_0) +#define BITS_WL_DSS_DBG1_5_0 \ + (BIT_MASK_WL_DSS_DBG1_5_0 << BIT_SHIFT_WL_DSS_DBG1_5_0) +#define BIT_CLEAR_WL_DSS_DBG1_5_0(x) ((x) & (~BITS_WL_DSS_DBG1_5_0)) +#define BIT_GET_WL_DSS_DBG1_5_0(x) \ + (((x) >> BIT_SHIFT_WL_DSS_DBG1_5_0) & BIT_MASK_WL_DSS_DBG1_5_0) +#define BIT_SET_WL_DSS_DBG1_5_0(x, v) \ + (BIT_CLEAR_WL_DSS_DBG1_5_0(x) | BIT_WL_DSS_DBG1_5_0(v)) + +#define BIT_WL_DSS_SPEED_EN1 BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */ + +#define BIT_WL_DSS_WIRE_SEL BIT(24) + +#define BIT_SHIFT_WL_DSS_RO_SEL 20 +#define BIT_MASK_WL_DSS_RO_SEL 0x7 +#define BIT_WL_DSS_RO_SEL(x) \ + (((x) & BIT_MASK_WL_DSS_RO_SEL) << BIT_SHIFT_WL_DSS_RO_SEL) +#define BITS_WL_DSS_RO_SEL (BIT_MASK_WL_DSS_RO_SEL << BIT_SHIFT_WL_DSS_RO_SEL) +#define BIT_CLEAR_WL_DSS_RO_SEL(x) ((x) & (~BITS_WL_DSS_RO_SEL)) +#define BIT_GET_WL_DSS_RO_SEL(x) \ + (((x) >> BIT_SHIFT_WL_DSS_RO_SEL) & BIT_MASK_WL_DSS_RO_SEL) +#define BIT_SET_WL_DSS_RO_SEL(x, v) \ + (BIT_CLEAR_WL_DSS_RO_SEL(x) | BIT_WL_DSS_RO_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */ + +#define BIT_MEM_BB_SD BIT(17) +#define BIT_MEM_BB_DS BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */ + +#define BIT_MEM_DENG_LS BIT(13) +#define BIT_MEM_DENG_DS BIT(12) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */ + +#define BIT_MEM_BT_DS BIT(10) +#define BIT_MEM_SDIO_LS BIT(9) +#define BIT_MEM_SDIO_DS BIT(8) +#define BIT_MEM_USB_LS BIT(7) +#define BIT_MEM_USB_DS BIT(6) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */ + +#define BIT_SHIFT_WL_DSS_DATA_IN1 5 +#define BIT_MASK_WL_DSS_DATA_IN1 0xfffff +#define BIT_WL_DSS_DATA_IN1(x) \ + (((x) & BIT_MASK_WL_DSS_DATA_IN1) << BIT_SHIFT_WL_DSS_DATA_IN1) +#define BITS_WL_DSS_DATA_IN1 \ + (BIT_MASK_WL_DSS_DATA_IN1 << BIT_SHIFT_WL_DSS_DATA_IN1) +#define BIT_CLEAR_WL_DSS_DATA_IN1(x) ((x) & (~BITS_WL_DSS_DATA_IN1)) +#define BIT_GET_WL_DSS_DATA_IN1(x) \ + (((x) >> BIT_SHIFT_WL_DSS_DATA_IN1) & BIT_MASK_WL_DSS_DATA_IN1) +#define BIT_SET_WL_DSS_DATA_IN1(x, v) \ + (BIT_CLEAR_WL_DSS_DATA_IN1(x) | BIT_WL_DSS_DATA_IN1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */ + +#define BIT_MEM_PCI_LS BIT(5) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */ + +#define BIT_WL_DSS_WIRE_SEL1 BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */ + +#define BIT_MEM_PCI_DS BIT(4) +#define BIT_MEM_WLMAC_LS BIT(3) +#define BIT_MEM_WLMAC_DS BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */ + +#define BIT_SHIFT_WL_DSS_RO_SEL1 1 +#define BIT_MASK_WL_DSS_RO_SEL1 0x7 +#define BIT_WL_DSS_RO_SEL1(x) \ + (((x) & BIT_MASK_WL_DSS_RO_SEL1) << BIT_SHIFT_WL_DSS_RO_SEL1) +#define BITS_WL_DSS_RO_SEL1 \ + (BIT_MASK_WL_DSS_RO_SEL1 << BIT_SHIFT_WL_DSS_RO_SEL1) +#define BIT_CLEAR_WL_DSS_RO_SEL1(x) ((x) & (~BITS_WL_DSS_RO_SEL1)) +#define BIT_GET_WL_DSS_RO_SEL1(x) \ + (((x) >> BIT_SHIFT_WL_DSS_RO_SEL1) & BIT_MASK_WL_DSS_RO_SEL1) +#define BIT_SET_WL_DSS_RO_SEL1(x, v) \ + (BIT_CLEAR_WL_DSS_RO_SEL1(x) | BIT_WL_DSS_RO_SEL1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */ + +#define BIT_MEM_WLMCU_LS BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */ + +#define BIT_SHIFT_WL_DSS_DATA_IN 0 +#define BIT_MASK_WL_DSS_DATA_IN 0xfffff +#define BIT_WL_DSS_DATA_IN(x) \ + (((x) & BIT_MASK_WL_DSS_DATA_IN) << BIT_SHIFT_WL_DSS_DATA_IN) +#define BITS_WL_DSS_DATA_IN \ + (BIT_MASK_WL_DSS_DATA_IN << BIT_SHIFT_WL_DSS_DATA_IN) +#define BIT_CLEAR_WL_DSS_DATA_IN(x) ((x) & (~BITS_WL_DSS_DATA_IN)) +#define BIT_GET_WL_DSS_DATA_IN(x) \ + (((x) >> BIT_SHIFT_WL_DSS_DATA_IN) & BIT_MASK_WL_DSS_DATA_IN) +#define BIT_SET_WL_DSS_DATA_IN(x, v) \ + (BIT_CLEAR_WL_DSS_DATA_IN(x) | BIT_WL_DSS_DATA_IN(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */ + +#define BIT_WL_DSS_RSTN1 BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */ + +#define BIT_MEM_WLMCU_DS BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WL_DSS_STATUS1 (Offset 0x10DC) */ + +#define BIT_SHIFT_WL_DSS_DBG1_15_6 22 +#define BIT_MASK_WL_DSS_DBG1_15_6 0x3ff +#define BIT_WL_DSS_DBG1_15_6(x) \ + (((x) & BIT_MASK_WL_DSS_DBG1_15_6) << BIT_SHIFT_WL_DSS_DBG1_15_6) +#define BITS_WL_DSS_DBG1_15_6 \ + (BIT_MASK_WL_DSS_DBG1_15_6 << BIT_SHIFT_WL_DSS_DBG1_15_6) +#define BIT_CLEAR_WL_DSS_DBG1_15_6(x) ((x) & (~BITS_WL_DSS_DBG1_15_6)) +#define BIT_GET_WL_DSS_DBG1_15_6(x) \ + (((x) >> BIT_SHIFT_WL_DSS_DBG1_15_6) & BIT_MASK_WL_DSS_DBG1_15_6) +#define BIT_SET_WL_DSS_DBG1_15_6(x, v) \ + (BIT_CLEAR_WL_DSS_DBG1_15_6(x) | BIT_WL_DSS_DBG1_15_6(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_WL_DSS_STATUS1 (Offset 0x10DC) */ + +#define BIT_WL_DSS_READY BIT(21) +#define BIT_WL_DSS_WSORT_GO BIT(20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FW_DRV_HANDSHAKE (Offset 0x10DC) */ + +#define BIT_SHIFT_FW_DRV_HANDSHAKE 0 +#define BIT_MASK_FW_DRV_HANDSHAKE 0xffffffffL +#define BIT_FW_DRV_HANDSHAKE(x) \ + (((x) & BIT_MASK_FW_DRV_HANDSHAKE) << BIT_SHIFT_FW_DRV_HANDSHAKE) +#define BITS_FW_DRV_HANDSHAKE \ + (BIT_MASK_FW_DRV_HANDSHAKE << BIT_SHIFT_FW_DRV_HANDSHAKE) +#define BIT_CLEAR_FW_DRV_HANDSHAKE(x) ((x) & (~BITS_FW_DRV_HANDSHAKE)) +#define BIT_GET_FW_DRV_HANDSHAKE(x) \ + (((x) >> BIT_SHIFT_FW_DRV_HANDSHAKE) & BIT_MASK_FW_DRV_HANDSHAKE) +#define BIT_SET_FW_DRV_HANDSHAKE(x, v) \ + (BIT_CLEAR_FW_DRV_HANDSHAKE(x) | BIT_FW_DRV_HANDSHAKE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_FW_DBG0 (Offset 0x10E0) */ + +#define BIT_SHIFT_FW_DBG0 0 +#define BIT_MASK_FW_DBG0 0xffffffffL +#define BIT_FW_DBG0(x) (((x) & BIT_MASK_FW_DBG0) << BIT_SHIFT_FW_DBG0) +#define BITS_FW_DBG0 (BIT_MASK_FW_DBG0 << BIT_SHIFT_FW_DBG0) +#define BIT_CLEAR_FW_DBG0(x) ((x) & (~BITS_FW_DBG0)) +#define BIT_GET_FW_DBG0(x) (((x) >> BIT_SHIFT_FW_DBG0) & BIT_MASK_FW_DBG0) +#define BIT_SET_FW_DBG0(x, v) (BIT_CLEAR_FW_DBG0(x) | BIT_FW_DBG0(v)) + +/* 2 REG_FW_DBG1 (Offset 0x10E4) */ + +#define BIT_SHIFT_FW_DBG1 0 +#define BIT_MASK_FW_DBG1 0xffffffffL +#define BIT_FW_DBG1(x) (((x) & BIT_MASK_FW_DBG1) << BIT_SHIFT_FW_DBG1) +#define BITS_FW_DBG1 (BIT_MASK_FW_DBG1 << BIT_SHIFT_FW_DBG1) +#define BIT_CLEAR_FW_DBG1(x) ((x) & (~BITS_FW_DBG1)) +#define BIT_GET_FW_DBG1(x) (((x) >> BIT_SHIFT_FW_DBG1) & BIT_MASK_FW_DBG1) +#define BIT_SET_FW_DBG1(x, v) (BIT_CLEAR_FW_DBG1(x) | BIT_FW_DBG1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_FW_DBG2 (Offset 0x10E8) */ + +#define BIT_SHIFT_FW_DBG2 0 +#define BIT_MASK_FW_DBG2 0xffffffffL +#define BIT_FW_DBG2(x) (((x) & BIT_MASK_FW_DBG2) << BIT_SHIFT_FW_DBG2) +#define BITS_FW_DBG2 (BIT_MASK_FW_DBG2 << BIT_SHIFT_FW_DBG2) +#define BIT_CLEAR_FW_DBG2(x) ((x) & (~BITS_FW_DBG2)) +#define BIT_GET_FW_DBG2(x) (((x) >> BIT_SHIFT_FW_DBG2) & BIT_MASK_FW_DBG2) +#define BIT_SET_FW_DBG2(x, v) (BIT_CLEAR_FW_DBG2(x) | BIT_FW_DBG2(v)) + +/* 2 REG_FW_DBG3 (Offset 0x10EC) */ + +#define BIT_SHIFT_FW_DBG3 0 +#define BIT_MASK_FW_DBG3 0xffffffffL +#define BIT_FW_DBG3(x) (((x) & BIT_MASK_FW_DBG3) << BIT_SHIFT_FW_DBG3) +#define BITS_FW_DBG3 (BIT_MASK_FW_DBG3 << BIT_SHIFT_FW_DBG3) +#define BIT_CLEAR_FW_DBG3(x) ((x) & (~BITS_FW_DBG3)) +#define BIT_GET_FW_DBG3(x) (((x) >> BIT_SHIFT_FW_DBG3) & BIT_MASK_FW_DBG3) +#define BIT_SET_FW_DBG3(x, v) (BIT_CLEAR_FW_DBG3(x) | BIT_FW_DBG3(v)) + +/* 2 REG_FW_DBG4 (Offset 0x10F0) */ + +#define BIT_SHIFT_FW_DBG4 0 +#define BIT_MASK_FW_DBG4 0xffffffffL +#define BIT_FW_DBG4(x) (((x) & BIT_MASK_FW_DBG4) << BIT_SHIFT_FW_DBG4) +#define BITS_FW_DBG4 (BIT_MASK_FW_DBG4 << BIT_SHIFT_FW_DBG4) +#define BIT_CLEAR_FW_DBG4(x) ((x) & (~BITS_FW_DBG4)) +#define BIT_GET_FW_DBG4(x) (((x) >> BIT_SHIFT_FW_DBG4) & BIT_MASK_FW_DBG4) +#define BIT_SET_FW_DBG4(x, v) (BIT_CLEAR_FW_DBG4(x) | BIT_FW_DBG4(v)) + +/* 2 REG_FW_DBG5 (Offset 0x10F4) */ + +#define BIT_SHIFT_FW_DBG5 0 +#define BIT_MASK_FW_DBG5 0xffffffffL +#define BIT_FW_DBG5(x) (((x) & BIT_MASK_FW_DBG5) << BIT_SHIFT_FW_DBG5) +#define BITS_FW_DBG5 (BIT_MASK_FW_DBG5 << BIT_SHIFT_FW_DBG5) +#define BIT_CLEAR_FW_DBG5(x) ((x) & (~BITS_FW_DBG5)) +#define BIT_GET_FW_DBG5(x) (((x) >> BIT_SHIFT_FW_DBG5) & BIT_MASK_FW_DBG5) +#define BIT_SET_FW_DBG5(x, v) (BIT_CLEAR_FW_DBG5(x) | BIT_FW_DBG5(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FW_DBG6 (Offset 0x10F8) */ + +#define BIT_SHIFT_FW_DBG6 0 +#define BIT_MASK_FW_DBG6 0xffffffffL +#define BIT_FW_DBG6(x) (((x) & BIT_MASK_FW_DBG6) << BIT_SHIFT_FW_DBG6) +#define BITS_FW_DBG6 (BIT_MASK_FW_DBG6 << BIT_SHIFT_FW_DBG6) +#define BIT_CLEAR_FW_DBG6(x) ((x) & (~BITS_FW_DBG6)) +#define BIT_GET_FW_DBG6(x) (((x) >> BIT_SHIFT_FW_DBG6) & BIT_MASK_FW_DBG6) +#define BIT_SET_FW_DBG6(x, v) (BIT_CLEAR_FW_DBG6(x) | BIT_FW_DBG6(v)) + +/* 2 REG_FW_DBG7 (Offset 0x10FC) */ + +#define BIT_SHIFT_FW_DBG7 0 +#define BIT_MASK_FW_DBG7 0xffffffffL +#define BIT_FW_DBG7(x) (((x) & BIT_MASK_FW_DBG7) << BIT_SHIFT_FW_DBG7) +#define BITS_FW_DBG7 (BIT_MASK_FW_DBG7 << BIT_SHIFT_FW_DBG7) +#define BIT_CLEAR_FW_DBG7(x) ((x) & (~BITS_FW_DBG7)) +#define BIT_GET_FW_DBG7(x) (((x) >> BIT_SHIFT_FW_DBG7) & BIT_MASK_FW_DBG7) +#define BIT_SET_FW_DBG7(x, v) (BIT_CLEAR_FW_DBG7(x) | BIT_FW_DBG7(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CR_EXT (Offset 0x1100) */ + +#define BIT_SHIFT_PHY_REQ_DELAY 24 +#define BIT_MASK_PHY_REQ_DELAY 0xf +#define BIT_PHY_REQ_DELAY(x) \ + (((x) & BIT_MASK_PHY_REQ_DELAY) << BIT_SHIFT_PHY_REQ_DELAY) +#define BITS_PHY_REQ_DELAY (BIT_MASK_PHY_REQ_DELAY << BIT_SHIFT_PHY_REQ_DELAY) +#define BIT_CLEAR_PHY_REQ_DELAY(x) ((x) & (~BITS_PHY_REQ_DELAY)) +#define BIT_GET_PHY_REQ_DELAY(x) \ + (((x) >> BIT_SHIFT_PHY_REQ_DELAY) & BIT_MASK_PHY_REQ_DELAY) +#define BIT_SET_PHY_REQ_DELAY(x, v) \ + (BIT_CLEAR_PHY_REQ_DELAY(x) | BIT_PHY_REQ_DELAY(v)) + +#define BIT_SPD_DOWN BIT(16) + +#define BIT_SHIFT_NETYPE4 4 +#define BIT_MASK_NETYPE4 0x3 +#define BIT_NETYPE4(x) (((x) & BIT_MASK_NETYPE4) << BIT_SHIFT_NETYPE4) +#define BITS_NETYPE4 (BIT_MASK_NETYPE4 << BIT_SHIFT_NETYPE4) +#define BIT_CLEAR_NETYPE4(x) ((x) & (~BITS_NETYPE4)) +#define BIT_GET_NETYPE4(x) (((x) >> BIT_SHIFT_NETYPE4) & BIT_MASK_NETYPE4) +#define BIT_SET_NETYPE4(x, v) (BIT_CLEAR_NETYPE4(x) | BIT_NETYPE4(v)) + +#define BIT_SHIFT_NETYPE3 2 +#define BIT_MASK_NETYPE3 0x3 +#define BIT_NETYPE3(x) (((x) & BIT_MASK_NETYPE3) << BIT_SHIFT_NETYPE3) +#define BITS_NETYPE3 (BIT_MASK_NETYPE3 << BIT_SHIFT_NETYPE3) +#define BIT_CLEAR_NETYPE3(x) ((x) & (~BITS_NETYPE3)) +#define BIT_GET_NETYPE3(x) (((x) >> BIT_SHIFT_NETYPE3) & BIT_MASK_NETYPE3) +#define BIT_SET_NETYPE3(x, v) (BIT_CLEAR_NETYPE3(x) | BIT_NETYPE3(v)) + +#define BIT_SHIFT_NETYPE2 0 +#define BIT_MASK_NETYPE2 0x3 +#define BIT_NETYPE2(x) (((x) & BIT_MASK_NETYPE2) << BIT_SHIFT_NETYPE2) +#define BITS_NETYPE2 (BIT_MASK_NETYPE2 << BIT_SHIFT_NETYPE2) +#define BIT_CLEAR_NETYPE2(x) ((x) & (~BITS_NETYPE2)) +#define BIT_GET_NETYPE2(x) (((x) >> BIT_SHIFT_NETYPE2) & BIT_MASK_NETYPE2) +#define BIT_SET_NETYPE2(x, v) (BIT_CLEAR_NETYPE2(x) | BIT_NETYPE2(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TC9_CTRL (Offset 0x1104) */ + +#define BIT_TC9INT_EN BIT(26) +#define BIT_TC9MODE BIT(25) +#define BIT_TC9EN BIT(24) + +#define BIT_SHIFT_TC9DATA 0 +#define BIT_MASK_TC9DATA 0xffffff +#define BIT_TC9DATA(x) (((x) & BIT_MASK_TC9DATA) << BIT_SHIFT_TC9DATA) +#define BITS_TC9DATA (BIT_MASK_TC9DATA << BIT_SHIFT_TC9DATA) +#define BIT_CLEAR_TC9DATA(x) ((x) & (~BITS_TC9DATA)) +#define BIT_GET_TC9DATA(x) (((x) >> BIT_SHIFT_TC9DATA) & BIT_MASK_TC9DATA) +#define BIT_SET_TC9DATA(x, v) (BIT_CLEAR_TC9DATA(x) | BIT_TC9DATA(v)) + +/* 2 REG_TC10_CTRL (Offset 0x1108) */ + +#define BIT_TC10INT_EN BIT(26) +#define BIT_TC10MODE BIT(25) +#define BIT_TC10EN BIT(24) + +#define BIT_SHIFT_TC10DATA 0 +#define BIT_MASK_TC10DATA 0xffffff +#define BIT_TC10DATA(x) (((x) & BIT_MASK_TC10DATA) << BIT_SHIFT_TC10DATA) +#define BITS_TC10DATA (BIT_MASK_TC10DATA << BIT_SHIFT_TC10DATA) +#define BIT_CLEAR_TC10DATA(x) ((x) & (~BITS_TC10DATA)) +#define BIT_GET_TC10DATA(x) (((x) >> BIT_SHIFT_TC10DATA) & BIT_MASK_TC10DATA) +#define BIT_SET_TC10DATA(x, v) (BIT_CLEAR_TC10DATA(x) | BIT_TC10DATA(v)) + +/* 2 REG_TC11_CTRL (Offset 0x110C) */ + +#define BIT_TC11INT_EN BIT(26) +#define BIT_TC11MODE BIT(25) +#define BIT_TC11EN BIT(24) + +#define BIT_SHIFT_TC11DATA 0 +#define BIT_MASK_TC11DATA 0xffffff +#define BIT_TC11DATA(x) (((x) & BIT_MASK_TC11DATA) << BIT_SHIFT_TC11DATA) +#define BITS_TC11DATA (BIT_MASK_TC11DATA << BIT_SHIFT_TC11DATA) +#define BIT_CLEAR_TC11DATA(x) ((x) & (~BITS_TC11DATA)) +#define BIT_GET_TC11DATA(x) (((x) >> BIT_SHIFT_TC11DATA) & BIT_MASK_TC11DATA) +#define BIT_SET_TC11DATA(x, v) (BIT_CLEAR_TC11DATA(x) | BIT_TC11DATA(v)) + +/* 2 REG_TC12_CTRL (Offset 0x1110) */ + +#define BIT_TC12INT_EN BIT(26) +#define BIT_TC12MODE BIT(25) +#define BIT_TC12EN BIT(24) +#define BIT_P2P_PWROFF_NOA2_ERLY_INT BIT(22) +#define BIT_P2P_PWROFF_NOA1_ERLY_INT BIT(21) +#define BIT_P2P_PWROFF_NOA0_ERLY_INT BIT(20) + +#define BIT_SHIFT_TC12DATA 0 +#define BIT_MASK_TC12DATA 0xffffff +#define BIT_TC12DATA(x) (((x) & BIT_MASK_TC12DATA) << BIT_SHIFT_TC12DATA) +#define BITS_TC12DATA (BIT_MASK_TC12DATA << BIT_SHIFT_TC12DATA) +#define BIT_CLEAR_TC12DATA(x) ((x) & (~BITS_TC12DATA)) +#define BIT_GET_TC12DATA(x) (((x) >> BIT_SHIFT_TC12DATA) & BIT_MASK_TC12DATA) +#define BIT_SET_TC12DATA(x, v) (BIT_CLEAR_TC12DATA(x) | BIT_TC12DATA(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FWFF (Offset 0x1114) */ + +#define BIT_SHIFT_PKTNUM_TH 24 +#define BIT_MASK_PKTNUM_TH 0xff +#define BIT_PKTNUM_TH(x) (((x) & BIT_MASK_PKTNUM_TH) << BIT_SHIFT_PKTNUM_TH) +#define BITS_PKTNUM_TH (BIT_MASK_PKTNUM_TH << BIT_SHIFT_PKTNUM_TH) +#define BIT_CLEAR_PKTNUM_TH(x) ((x) & (~BITS_PKTNUM_TH)) +#define BIT_GET_PKTNUM_TH(x) (((x) >> BIT_SHIFT_PKTNUM_TH) & BIT_MASK_PKTNUM_TH) +#define BIT_SET_PKTNUM_TH(x, v) (BIT_CLEAR_PKTNUM_TH(x) | BIT_PKTNUM_TH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FWFF (Offset 0x1114) */ + +#define BIT_SHIFT_PKTNUM_TH_V1 24 +#define BIT_MASK_PKTNUM_TH_V1 0xff +#define BIT_PKTNUM_TH_V1(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V1) << BIT_SHIFT_PKTNUM_TH_V1) +#define BITS_PKTNUM_TH_V1 (BIT_MASK_PKTNUM_TH_V1 << BIT_SHIFT_PKTNUM_TH_V1) +#define BIT_CLEAR_PKTNUM_TH_V1(x) ((x) & (~BITS_PKTNUM_TH_V1)) +#define BIT_GET_PKTNUM_TH_V1(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V1) & BIT_MASK_PKTNUM_TH_V1) +#define BIT_SET_PKTNUM_TH_V1(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V1(x) | BIT_PKTNUM_TH_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FWFF (Offset 0x1114) */ + +#define BIT_SHIFT_TIMER_TH 16 +#define BIT_MASK_TIMER_TH 0xff +#define BIT_TIMER_TH(x) (((x) & BIT_MASK_TIMER_TH) << BIT_SHIFT_TIMER_TH) +#define BITS_TIMER_TH (BIT_MASK_TIMER_TH << BIT_SHIFT_TIMER_TH) +#define BIT_CLEAR_TIMER_TH(x) ((x) & (~BITS_TIMER_TH)) +#define BIT_GET_TIMER_TH(x) (((x) >> BIT_SHIFT_TIMER_TH) & BIT_MASK_TIMER_TH) +#define BIT_SET_TIMER_TH(x, v) (BIT_CLEAR_TIMER_TH(x) | BIT_TIMER_TH(v)) + +#define BIT_SHIFT_RXPKT1ENADDR 0 +#define BIT_MASK_RXPKT1ENADDR 0xffff +#define BIT_RXPKT1ENADDR(x) \ + (((x) & BIT_MASK_RXPKT1ENADDR) << BIT_SHIFT_RXPKT1ENADDR) +#define BITS_RXPKT1ENADDR (BIT_MASK_RXPKT1ENADDR << BIT_SHIFT_RXPKT1ENADDR) +#define BIT_CLEAR_RXPKT1ENADDR(x) ((x) & (~BITS_RXPKT1ENADDR)) +#define BIT_GET_RXPKT1ENADDR(x) \ + (((x) >> BIT_SHIFT_RXPKT1ENADDR) & BIT_MASK_RXPKT1ENADDR) +#define BIT_SET_RXPKT1ENADDR(x, v) \ + (BIT_CLEAR_RXPKT1ENADDR(x) | BIT_RXPKT1ENADDR(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE2IMR (Offset 0x1120) */ + +#define BIT__FE4ISR__IND_MSK BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE2IMR (Offset 0x1120) */ + +#define BIT_FS_TXSC_DESC_DONE_INT_EN BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_EN BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_EN BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_EN BIT(25) +#define BIT_FS_TXSC_VODONE_INT_EN BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE2IMR (Offset 0x1120) */ + +#define BIT_FS_ATIM_MB7_INT_EN BIT(23) +#define BIT_FS_ATIM_MB6_INT_EN BIT(22) +#define BIT_FS_ATIM_MB5_INT_EN BIT(21) +#define BIT_FS_ATIM_MB4_INT_EN BIT(20) +#define BIT_FS_ATIM_MB3_INT_EN BIT(19) +#define BIT_FS_ATIM_MB2_INT_EN BIT(18) +#define BIT_FS_ATIM_MB1_INT_EN BIT(17) +#define BIT_FS_ATIM_MB0_INT_EN BIT(16) +#define BIT_FS_TBTT4INT_EN BIT(11) +#define BIT_FS_TBTT3INT_EN BIT(10) +#define BIT_FS_TBTT2INT_EN BIT(9) +#define BIT_FS_TBTT1INT_EN BIT(8) +#define BIT_FS_TBTT0_MB7INT_EN BIT(7) +#define BIT_FS_TBTT0_MB6INT_EN BIT(6) +#define BIT_FS_TBTT0_MB5INT_EN BIT(5) +#define BIT_FS_TBTT0_MB4INT_EN BIT(4) +#define BIT_FS_TBTT0_MB3INT_EN BIT(3) +#define BIT_FS_TBTT0_MB2INT_EN BIT(2) +#define BIT_FS_TBTT0_MB1INT_EN BIT(1) +#define BIT_FS_TBTT0_INT_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE2ISR (Offset 0x1124) */ + +#define BIT__FE4ISR__IND_INT BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE2ISR (Offset 0x1124) */ + +#define BIT_FS_TXSC_DESC_DONE_INT BIT(28) +#define BIT_FS_TXSC_BKDONE_INT BIT(27) +#define BIT_FS_TXSC_BEDONE_INT BIT(26) +#define BIT_FS_TXSC_VIDONE_INT BIT(25) +#define BIT_FS_TXSC_VODONE_INT BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE2ISR (Offset 0x1124) */ + +#define BIT_FS_ATIM_MB7_INT BIT(23) +#define BIT_FS_ATIM_MB6_INT BIT(22) +#define BIT_FS_ATIM_MB5_INT BIT(21) +#define BIT_FS_ATIM_MB4_INT BIT(20) +#define BIT_FS_ATIM_MB3_INT BIT(19) +#define BIT_FS_ATIM_MB2_INT BIT(18) +#define BIT_FS_ATIM_MB1_INT BIT(17) +#define BIT_FS_ATIM_MB0_INT BIT(16) +#define BIT_FS_TBTT4INT BIT(11) +#define BIT_FS_TBTT3INT BIT(10) +#define BIT_FS_TBTT2INT BIT(9) +#define BIT_FS_TBTT1INT BIT(8) +#define BIT_FS_TBTT0_MB7INT BIT(7) +#define BIT_FS_TBTT0_MB6INT BIT(6) +#define BIT_FS_TBTT0_MB5INT BIT(5) +#define BIT_FS_TBTT0_MB4INT BIT(4) +#define BIT_FS_TBTT0_MB3INT BIT(3) +#define BIT_FS_TBTT0_MB2INT BIT(2) +#define BIT_FS_TBTT0_MB1INT BIT(1) +#define BIT_FS_TBTT0_INT BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_BCNELY4_AGGR_INT_EN BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_BCNELY3_AGGR_INT_EN BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_BCNELY2_AGGR_INT_EN BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_BCNELY1_AGGR_INT_EN BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3IMR (Offset 0x1128) */ + +#define BIT_FS_BCNDMA4_INT_EN BIT(27) +#define BIT_FS_BCNDMA3_INT_EN BIT(26) +#define BIT_FS_BCNDMA2_INT_EN BIT(25) +#define BIT_FS_BCNDMA1_INT_EN BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_EN BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_EN BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_EN BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_EN BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_EN BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_EN BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_EN BIT(17) +#define BIT_FS_BCNDMA0_INT_EN BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT__EN BIT(15) +#define BIT_FS_BCNERLY4_INT_EN BIT(11) +#define BIT_FS_BCNERLY3_INT_EN BIT(10) +#define BIT_FS_BCNERLY2_INT_EN BIT(9) +#define BIT_FS_BCNERLY1_INT_EN BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_EN BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_EN BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_EN BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_EN BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_EN BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_EN BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_EN BIT(1) +#define BIT_FS_BCNERLY0_INT_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_BCNELY4_AGGR_INT BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_BCNELY3_AGGR_INT BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_BCNELY2_AGGR_INT BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_BCNELY1_AGGR_INT BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FE3ISR (Offset 0x112C) */ + +#define BIT_FS_BCNDMA4_INT BIT(27) +#define BIT_FS_BCNDMA3_INT BIT(26) +#define BIT_FS_BCNDMA2_INT BIT(25) +#define BIT_FS_BCNDMA1_INT BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT BIT(17) +#define BIT_FS_BCNDMA0_INT BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT BIT(15) +#define BIT_FS_BCNERLY4_INT BIT(11) +#define BIT_FS_BCNERLY3_INT BIT(10) +#define BIT_FS_BCNERLY2_INT BIT(9) +#define BIT_FS_BCNERLY1_INT BIT(8) +#define BIT_FS_BCNERLY0_MB7INT BIT(7) +#define BIT_FS_BCNERLY0_MB6INT BIT(6) +#define BIT_FS_BCNERLY0_MB5INT BIT(5) +#define BIT_FS_BCNERLY0_MB4INT BIT(4) +#define BIT_FS_BCNERLY0_MB3INT BIT(3) +#define BIT_FS_BCNERLY0_MB2INT BIT(2) +#define BIT_FS_BCNERLY0_MB1INT BIT(1) +#define BIT_FS_BCNERLY0_INT BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT4_PKTIN_INT_EN BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI3_TXPKTIN_INT_EN BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT3_PKTIN_INT_EN BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI2_TXPKTIN_INT_EN BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT2_PKTIN_INT_EN BIT(17) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI1_TXPKTIN_INT_EN BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT1_PKTIN_INT_EN BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI0_TXPKTIN_INT_EN BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT4_RXUCMD0_OK_INT_EN BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI3_RX_UMD0_INT_EN BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT4_RXUCMD1_OK_INT_EN BIT(14) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI3_RX_UMD1_INT_EN BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT4_RXBCMD0_OK_INT_EN BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI3_RX_BMD0_INT_EN BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT4_RXBCMD1_OK_INT_EN BIT(12) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI3_RX_BMD1_INT_EN BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT3_RXUCMD0_OK_INT_EN BIT(11) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI2_RX_UMD0_INT_EN BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT3_RXUCMD1_OK_INT_EN BIT(10) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI2_RX_UMD1_INT_EN BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT3_RXBCMD0_OK_INT_EN BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI2_RX_BMD0_INT_EN BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT3_RXBCMD1_OK_INT_EN BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI2_RX_BMD1_INT_EN BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT2_RXUCMD0_OK_INT_EN BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI1_RX_UMD0_INT_EN BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT2_RXUCMD1_OK_INT_EN BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI1_RX_UMD1_INT_EN BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT2_RXBCMD0_OK_INT_EN BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI1_RX_BMD0_INT_EN BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT2_RXBCMD1_OK_INT_EN BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI1_RX_BMD1_INT_EN BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT1_RXUCMD0_OK_INT_EN BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI0_RX_UMD0_INT_EN BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT1_RXUCMD1_OK_INT_EN BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI0_RX_UMD1_INT_EN BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_DMEM1_WPTR_UPDATE_INT_EN BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT1_RXBCMD0_OK_INT_EN BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI0_RX_BMD0_INT_EN BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_PORT1_RXBCMD1_OK_INT_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4IMR (Offset 0x1130) */ + +#define BIT_FS_CLI0_RX_BMD1_INT_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT4_PKTIN_INT BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI3_TXPKTIN_INT BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT3_PKTIN_INT BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI2_TXPKTIN_INT BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT2_PKTIN_INT BIT(17) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI1_TXPKTIN_INT BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT1_PKTIN_INT BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI0_TXPKTIN_INT BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT4_RXUCMD0_OK_INT BIT(15) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI3_RX_UMD0_INT BIT(15) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT4_RXUCMD1_OK_INT BIT(14) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI3_RX_UMD1_INT BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT4_RXBCMD0_OK_INT BIT(13) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI3_RX_BMD0_INT BIT(13) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT4_RXBCMD1_OK_INT BIT(12) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI3_RX_BMD1_INT BIT(12) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT3_RXUCMD0_OK_INT BIT(11) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI2_RX_UMD0_INT BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT3_RXUCMD1_OK_INT BIT(10) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI2_RX_UMD1_INT BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT3_RXBCMD0_OK_INT BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI2_RX_BMD0_INT BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT3_RXBCMD1_OK_INT BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI2_RX_BMD1_INT BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT2_RXUCMD0_OK_INT BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI1_RX_UMD0_INT BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT2_RXUCMD1_OK_INT BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI1_RX_UMD1_INT BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT2_RXBCMD0_OK_INT BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI1_RX_BMD0_INT BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT2_RXBCMD1_OK_INT BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI1_RX_BMD1_INT BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT1_RXUCMD0_OK_INT BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI0_RX_UMD0_INT BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT1_RXUCMD1_OK_INT BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI0_RX_UMD1_INT BIT(2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_DMEM1_WPTR_UPDATE_INT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT1_RXBCMD0_OK_INT BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI0_RX_BMD0_INT BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_PORT1_RXBCMD1_OK_INT BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FE4ISR (Offset 0x1134) */ + +#define BIT_FS_CLI0_RX_BMD1_INT BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1IMR (Offset 0x1138) */ + +#define BIT__FT2ISR__IND_MSK BIT(30) +#define BIT_FTM_PTT_INT_EN BIT(29) +#define BIT_RXFTMREQ_INT_EN BIT(28) +#define BIT_RXFTM_INT_EN BIT(27) +#define BIT_TXFTM_INT_EN BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1IMR (Offset 0x1138) */ + +#define BIT_FS_H2C_CMD_OK_INT_EN BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_EN BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1IMR (Offset 0x1138) */ + +#define BIT_FS_MACID_PWRCHANGE5_INT_EN BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_EN BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1IMR (Offset 0x1138) */ + +#define BIT_FS_MACID_SEARCH_FAIL_INT_EN BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1IMR (Offset 0x1138) */ + +#define BIT_FS_MACID_PWRCHANGE3_INT_EN BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_EN BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_EN BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_EN BIT(18) +#define BIT_FS_CTWEND2_INT_EN BIT(17) +#define BIT_FS_CTWEND1_INT_EN BIT(16) +#define BIT_FS_CTWEND0_INT_EN BIT(15) +#define BIT_FS_TX_NULL1_INT_EN BIT(14) +#define BIT_FS_TX_NULL0_INT_EN BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_EN BIT(12) +#define BIT_FS_P2P_RFON2_INT_EN BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_EN BIT(10) +#define BIT_FS_P2P_RFON1_INT_EN BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_EN BIT(8) +#define BIT_FS_P2P_RFON0_INT_EN BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_EN BIT(6) +#define BIT_FS_RX_UAPSDMD1_EN BIT(5) +#define BIT_FS_RX_UAPSDMD0_EN BIT(4) +#define BIT_FS_TRIGGER_PKT_EN BIT(3) +#define BIT_FS_EOSP_INT_EN BIT(2) +#define BIT_FS_RPWM2_INT_EN BIT(1) +#define BIT_FS_RPWM_INT_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT__FT2ISR__IND_INT BIT(30) +#define BIT_FTM_PTT_INT BIT(29) +#define BIT_RXFTMREQ_INT BIT(28) +#define BIT_RXFTM_INT BIT(27) +#define BIT_TXFTM_INT BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_H2C_CMD_OK_INT BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_MACID_PWRCHANGE5_INT BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT BIT(22) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_MACID_SEARCH_FAIL_INT BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_MACID_PWRCHANGE3_INT BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT BIT(18) +#define BIT_FS_CTWEND2_INT BIT(17) +#define BIT_FS_CTWEND1_INT BIT(16) +#define BIT_FS_CTWEND0_INT BIT(15) +#define BIT_FS_TX_NULL1_INT BIT(14) +#define BIT_FS_TX_NULL0_INT BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_INT BIT(12) +#define BIT_FS_P2P_RFON2_INT BIT(11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TXBCNOK_PORT4_INT_EN BIT(11) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_P2P_RFOFF2_INT BIT(10) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TXBCNOK_PORT3_INT_EN BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_P2P_RFON1_INT BIT(9) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TXBCNOK_PORT2_INT_EN BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_P2P_RFOFF1_INT BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TXBCNOK_PORT1_INT_EN BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_P2P_RFON0_INT BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TXBCNERR_PORT4_INT_EN BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_P2P_RFOFF0_INT BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TXBCNERR_PORT3_INT_EN BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_RX_UAPSDMD1_INT BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TXBCNERR_PORT2_INT_EN BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_RX_UAPSDMD0_INT BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TXBCNERR_PORT1_INT_EN BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_TRIGGER_PKT_INT BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_ATIM_PORT4_INT_EN BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_EOSP_INT BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_ATIM_PORT3_INT_EN BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_RPWM2_INT BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_ATIM_PORT2_INT_EN BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_RPWM_INT BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FT1ISR (Offset 0x113C) */ + +#define BIT_FS_ATIM_PORT1_INT_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SPWR0 (Offset 0x1140) */ + +#define BIT_SHIFT_MID_31TO0 0 +#define BIT_MASK_MID_31TO0 0xffffffffL +#define BIT_MID_31TO0(x) (((x) & BIT_MASK_MID_31TO0) << BIT_SHIFT_MID_31TO0) +#define BITS_MID_31TO0 (BIT_MASK_MID_31TO0 << BIT_SHIFT_MID_31TO0) +#define BIT_CLEAR_MID_31TO0(x) ((x) & (~BITS_MID_31TO0)) +#define BIT_GET_MID_31TO0(x) (((x) >> BIT_SHIFT_MID_31TO0) & BIT_MASK_MID_31TO0) +#define BIT_SET_MID_31TO0(x, v) (BIT_CLEAR_MID_31TO0(x) | BIT_MID_31TO0(v)) + +/* 2 REG_SPWR1 (Offset 0x1144) */ + +#define BIT_SHIFT_MID_63TO32 0 +#define BIT_MASK_MID_63TO32 0xffffffffL +#define BIT_MID_63TO32(x) (((x) & BIT_MASK_MID_63TO32) << BIT_SHIFT_MID_63TO32) +#define BITS_MID_63TO32 (BIT_MASK_MID_63TO32 << BIT_SHIFT_MID_63TO32) +#define BIT_CLEAR_MID_63TO32(x) ((x) & (~BITS_MID_63TO32)) +#define BIT_GET_MID_63TO32(x) \ + (((x) >> BIT_SHIFT_MID_63TO32) & BIT_MASK_MID_63TO32) +#define BIT_SET_MID_63TO32(x, v) (BIT_CLEAR_MID_63TO32(x) | BIT_MID_63TO32(v)) + +/* 2 REG_SPWR2 (Offset 0x1148) */ + +#define BIT_SHIFT_MID_95O64 0 +#define BIT_MASK_MID_95O64 0xffffffffL +#define BIT_MID_95O64(x) (((x) & BIT_MASK_MID_95O64) << BIT_SHIFT_MID_95O64) +#define BITS_MID_95O64 (BIT_MASK_MID_95O64 << BIT_SHIFT_MID_95O64) +#define BIT_CLEAR_MID_95O64(x) ((x) & (~BITS_MID_95O64)) +#define BIT_GET_MID_95O64(x) (((x) >> BIT_SHIFT_MID_95O64) & BIT_MASK_MID_95O64) +#define BIT_SET_MID_95O64(x, v) (BIT_CLEAR_MID_95O64(x) | BIT_MID_95O64(v)) + +/* 2 REG_SPWR3 (Offset 0x114C) */ + +#define BIT_SHIFT_MID_127TO96 0 +#define BIT_MASK_MID_127TO96 0xffffffffL +#define BIT_MID_127TO96(x) \ + (((x) & BIT_MASK_MID_127TO96) << BIT_SHIFT_MID_127TO96) +#define BITS_MID_127TO96 (BIT_MASK_MID_127TO96 << BIT_SHIFT_MID_127TO96) +#define BIT_CLEAR_MID_127TO96(x) ((x) & (~BITS_MID_127TO96)) +#define BIT_GET_MID_127TO96(x) \ + (((x) >> BIT_SHIFT_MID_127TO96) & BIT_MASK_MID_127TO96) +#define BIT_SET_MID_127TO96(x, v) \ + (BIT_CLEAR_MID_127TO96(x) | BIT_MID_127TO96(v)) + +/* 2 REG_POWSEQ (Offset 0x1150) */ + +#define BIT_SHIFT_REF_MID 0 +#define BIT_MASK_REF_MID 0x7f +#define BIT_REF_MID(x) (((x) & BIT_MASK_REF_MID) << BIT_SHIFT_REF_MID) +#define BITS_REF_MID (BIT_MASK_REF_MID << BIT_SHIFT_REF_MID) +#define BIT_CLEAR_REF_MID(x) ((x) & (~BITS_REF_MID)) +#define BIT_GET_REF_MID(x) (((x) >> BIT_SHIFT_REF_MID) & BIT_MASK_REF_MID) +#define BIT_SET_REF_MID(x, v) (BIT_CLEAR_REF_MID(x) | BIT_REF_MID(v)) + +/* 2 REG_TC7_CTRL_V1 (Offset 0x1158) */ + +#define BIT_TC7INT_EN BIT(26) +#define BIT_TC7MODE BIT(25) +#define BIT_TC7EN BIT(24) + +#define BIT_SHIFT_TC7DATA 0 +#define BIT_MASK_TC7DATA 0xffffff +#define BIT_TC7DATA(x) (((x) & BIT_MASK_TC7DATA) << BIT_SHIFT_TC7DATA) +#define BITS_TC7DATA (BIT_MASK_TC7DATA << BIT_SHIFT_TC7DATA) +#define BIT_CLEAR_TC7DATA(x) ((x) & (~BITS_TC7DATA)) +#define BIT_GET_TC7DATA(x) (((x) >> BIT_SHIFT_TC7DATA) & BIT_MASK_TC7DATA) +#define BIT_SET_TC7DATA(x, v) (BIT_CLEAR_TC7DATA(x) | BIT_TC7DATA(v)) + +/* 2 REG_TC8_CTRL_V1 (Offset 0x115C) */ + +#define BIT_TC8INT_EN BIT(26) +#define BIT_TC8MODE BIT(25) +#define BIT_TC8EN BIT(24) + +#define BIT_SHIFT_TC8DATA 0 +#define BIT_MASK_TC8DATA 0xffffff +#define BIT_TC8DATA(x) (((x) & BIT_MASK_TC8DATA) << BIT_SHIFT_TC8DATA) +#define BITS_TC8DATA (BIT_MASK_TC8DATA << BIT_SHIFT_TC8DATA) +#define BIT_CLEAR_TC8DATA(x) ((x) & (~BITS_TC8DATA)) +#define BIT_GET_TC8DATA(x) (((x) >> BIT_SHIFT_TC8DATA) & BIT_MASK_TC8DATA) +#define BIT_SET_TC8DATA(x, v) (BIT_CLEAR_TC8DATA(x) | BIT_TC8DATA(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXBCN_TBTT_INTERVAL_PORT0TO3 (Offset 0x1160) */ + +#define BIT_SHIFT_PORT3_RXBCN_TBTT_INTERVAL 24 +#define BIT_MASK_PORT3_RXBCN_TBTT_INTERVAL 0xff +#define BIT_PORT3_RXBCN_TBTT_INTERVAL(x) \ + (((x) & BIT_MASK_PORT3_RXBCN_TBTT_INTERVAL) \ + << BIT_SHIFT_PORT3_RXBCN_TBTT_INTERVAL) +#define BITS_PORT3_RXBCN_TBTT_INTERVAL \ + (BIT_MASK_PORT3_RXBCN_TBTT_INTERVAL \ + << BIT_SHIFT_PORT3_RXBCN_TBTT_INTERVAL) +#define BIT_CLEAR_PORT3_RXBCN_TBTT_INTERVAL(x) \ + ((x) & (~BITS_PORT3_RXBCN_TBTT_INTERVAL)) +#define BIT_GET_PORT3_RXBCN_TBTT_INTERVAL(x) \ + (((x) >> BIT_SHIFT_PORT3_RXBCN_TBTT_INTERVAL) & \ + BIT_MASK_PORT3_RXBCN_TBTT_INTERVAL) +#define BIT_SET_PORT3_RXBCN_TBTT_INTERVAL(x, v) \ + (BIT_CLEAR_PORT3_RXBCN_TBTT_INTERVAL(x) | \ + BIT_PORT3_RXBCN_TBTT_INTERVAL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_BCN_TBTT_ITVL0 (Offset 0x1160) */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2 24 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT2(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT2 \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2 \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT2)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT2(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT2(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXBCN_TBTT_INTERVAL_PORT0TO3 (Offset 0x1160) */ + +#define BIT_SHIFT_PORT2_RXBCN_TBTT_INTERVAL 16 +#define BIT_MASK_PORT2_RXBCN_TBTT_INTERVAL 0xff +#define BIT_PORT2_RXBCN_TBTT_INTERVAL(x) \ + (((x) & BIT_MASK_PORT2_RXBCN_TBTT_INTERVAL) \ + << BIT_SHIFT_PORT2_RXBCN_TBTT_INTERVAL) +#define BITS_PORT2_RXBCN_TBTT_INTERVAL \ + (BIT_MASK_PORT2_RXBCN_TBTT_INTERVAL \ + << BIT_SHIFT_PORT2_RXBCN_TBTT_INTERVAL) +#define BIT_CLEAR_PORT2_RXBCN_TBTT_INTERVAL(x) \ + ((x) & (~BITS_PORT2_RXBCN_TBTT_INTERVAL)) +#define BIT_GET_PORT2_RXBCN_TBTT_INTERVAL(x) \ + (((x) >> BIT_SHIFT_PORT2_RXBCN_TBTT_INTERVAL) & \ + BIT_MASK_PORT2_RXBCN_TBTT_INTERVAL) +#define BIT_SET_PORT2_RXBCN_TBTT_INTERVAL(x, v) \ + (BIT_CLEAR_PORT2_RXBCN_TBTT_INTERVAL(x) | \ + BIT_PORT2_RXBCN_TBTT_INTERVAL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_BCN_TBTT_ITVL0 (Offset 0x1160) */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1 16 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT1(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT1 \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1 \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT1)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT1(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT1(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXBCN_TBTT_INTERVAL_PORT0TO3 (Offset 0x1160) */ + +#define BIT_SHIFT_PORT1_RXBCN_TBTT_INTERVAL 8 +#define BIT_MASK_PORT1_RXBCN_TBTT_INTERVAL 0xff +#define BIT_PORT1_RXBCN_TBTT_INTERVAL(x) \ + (((x) & BIT_MASK_PORT1_RXBCN_TBTT_INTERVAL) \ + << BIT_SHIFT_PORT1_RXBCN_TBTT_INTERVAL) +#define BITS_PORT1_RXBCN_TBTT_INTERVAL \ + (BIT_MASK_PORT1_RXBCN_TBTT_INTERVAL \ + << BIT_SHIFT_PORT1_RXBCN_TBTT_INTERVAL) +#define BIT_CLEAR_PORT1_RXBCN_TBTT_INTERVAL(x) \ + ((x) & (~BITS_PORT1_RXBCN_TBTT_INTERVAL)) +#define BIT_GET_PORT1_RXBCN_TBTT_INTERVAL(x) \ + (((x) >> BIT_SHIFT_PORT1_RXBCN_TBTT_INTERVAL) & \ + BIT_MASK_PORT1_RXBCN_TBTT_INTERVAL) +#define BIT_SET_PORT1_RXBCN_TBTT_INTERVAL(x, v) \ + (BIT_CLEAR_PORT1_RXBCN_TBTT_INTERVAL(x) | \ + BIT_PORT1_RXBCN_TBTT_INTERVAL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_BCN_TBTT_ITVL0 (Offset 0x1160) */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0 8 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT0(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT0 \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0 \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT0)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT0(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT0(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT0(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXBCN_TBTT_INTERVAL_PORT0TO3 (Offset 0x1160) */ + +#define BIT_SHIFT_PORT0_RXBCN_TBTT_INTERVAL 0 +#define BIT_MASK_PORT0_RXBCN_TBTT_INTERVAL 0xff +#define BIT_PORT0_RXBCN_TBTT_INTERVAL(x) \ + (((x) & BIT_MASK_PORT0_RXBCN_TBTT_INTERVAL) \ + << BIT_SHIFT_PORT0_RXBCN_TBTT_INTERVAL) +#define BITS_PORT0_RXBCN_TBTT_INTERVAL \ + (BIT_MASK_PORT0_RXBCN_TBTT_INTERVAL \ + << BIT_SHIFT_PORT0_RXBCN_TBTT_INTERVAL) +#define BIT_CLEAR_PORT0_RXBCN_TBTT_INTERVAL(x) \ + ((x) & (~BITS_PORT0_RXBCN_TBTT_INTERVAL)) +#define BIT_GET_PORT0_RXBCN_TBTT_INTERVAL(x) \ + (((x) >> BIT_SHIFT_PORT0_RXBCN_TBTT_INTERVAL) & \ + BIT_MASK_PORT0_RXBCN_TBTT_INTERVAL) +#define BIT_SET_PORT0_RXBCN_TBTT_INTERVAL(x, v) \ + (BIT_CLEAR_PORT0_RXBCN_TBTT_INTERVAL(x) | \ + BIT_PORT0_RXBCN_TBTT_INTERVAL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_BCN_TBTT_ITVL0 (Offset 0x1160) */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_PORT0 0xff +#define BIT_RX_BCN_TBTT_ITVL_PORT0(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_PORT0) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0) +#define BITS_RX_BCN_TBTT_ITVL_PORT0 \ + (BIT_MASK_RX_BCN_TBTT_ITVL_PORT0 << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_PORT0)) +#define BIT_GET_RX_BCN_TBTT_ITVL_PORT0(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_PORT0) +#define BIT_SET_RX_BCN_TBTT_ITVL_PORT0(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0(x) | BIT_RX_BCN_TBTT_ITVL_PORT0(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_RXBCN_TBTT_INTERVAL_PORT4 (Offset 0x1164) */ + +#define BIT_SHIFT_PORT4_RXBCN_TBTT_INTERVAL 0 +#define BIT_MASK_PORT4_RXBCN_TBTT_INTERVAL 0xff +#define BIT_PORT4_RXBCN_TBTT_INTERVAL(x) \ + (((x) & BIT_MASK_PORT4_RXBCN_TBTT_INTERVAL) \ + << BIT_SHIFT_PORT4_RXBCN_TBTT_INTERVAL) +#define BITS_PORT4_RXBCN_TBTT_INTERVAL \ + (BIT_MASK_PORT4_RXBCN_TBTT_INTERVAL \ + << BIT_SHIFT_PORT4_RXBCN_TBTT_INTERVAL) +#define BIT_CLEAR_PORT4_RXBCN_TBTT_INTERVAL(x) \ + ((x) & (~BITS_PORT4_RXBCN_TBTT_INTERVAL)) +#define BIT_GET_PORT4_RXBCN_TBTT_INTERVAL(x) \ + (((x) >> BIT_SHIFT_PORT4_RXBCN_TBTT_INTERVAL) & \ + BIT_MASK_PORT4_RXBCN_TBTT_INTERVAL) +#define BIT_SET_PORT4_RXBCN_TBTT_INTERVAL(x, v) \ + (BIT_CLEAR_PORT4_RXBCN_TBTT_INTERVAL(x) | \ + BIT_PORT4_RXBCN_TBTT_INTERVAL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RX_BCN_TBTT_ITVL1 (Offset 0x1164) */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT3(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT3 \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3 \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT3)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT3(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT3(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT3(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_FWIMR1 (Offset 0x1168) */ + +#define BIT_FS_ATIM_MB15_INT_EN BIT(31) +#define BIT_FS_ATIM_MB14_INT_EN BIT(30) +#define BIT_FS_ATIM_MB13_INT_EN BIT(29) +#define BIT_FS_ATIM_MB12_INT_EN BIT(28) +#define BIT_FS_ATIM_MB11_INT_EN BIT(27) +#define BIT_FS_ATIM_MB10_INT_EN BIT(26) +#define BIT_FS_ATIM_MB9_INT_EN BIT(25) +#define BIT_FS_ATIM_MB8_INT_EN BIT(24) +#define BIT_FS_TXBCNERR_MB15_INT_EN BIT(23) +#define BIT_FS_TXBCNERR_MB14_INT_EN BIT(22) +#define BIT_FS_TXBCNERR_MB13_INT_EN BIT(21) +#define BIT_FS_TXBCNERR_MB12_INT_EN BIT(20) +#define BIT_FS_TXBCNERR_MB11_INT_EN BIT(19) +#define BIT_FS_TXBCNERR_MB10_INT_EN BIT(18) +#define BIT_FS_TXBCNERR_MB9_INT_EN BIT(17) +#define BIT_FS_TXBCNERR_MB8_INT_EN BIT(16) +#define BIT_FS_TXBCNOK_MB15_INT_EN BIT(15) +#define BIT_FS_TXBCNOK_MB14_INT_EN BIT(14) +#define BIT_FS_TXBCNOK_MB13_INT_EN BIT(13) +#define BIT_FS_TXBCNOK_MB12_INT_EN BIT(12) +#define BIT_FS_TXBCNOK_MB11_INT_EN BIT(11) +#define BIT_FS_TXBCNOK_MB10_INT_EN BIT(10) +#define BIT_FS_TXBCNOK_MB9_INT_EN BIT(9) +#define BIT_FS_TXBCNOK_MB8_INT_EN BIT(8) +#define BIT_FS_BCNERLY0_MB15INT_EN BIT(7) +#define BIT_FS_BCNERLY0_MB14INT_EN BIT(6) +#define BIT_FS_BCNERLY0_MB13INT_EN BIT(5) +#define BIT_FS_BCNERLY0_MB12INT_EN BIT(4) +#define BIT_FS_BCNERLY0_MB11INT_EN BIT(3) +#define BIT_FS_BCNERLY0_MB10INT_EN BIT(2) +#define BIT_FS_BCNERLY0_MB9INT_EN BIT(1) +#define BIT_FS_BCNERLY0_MB8INT_EN BIT(0) + +/* 2 REG_FWISR1 (Offset 0x116C) */ + +#define BIT_FS_ATIM_MB15_INT BIT(31) +#define BIT_FS_ATIM_MB14_INT BIT(30) +#define BIT_FS_ATIM_MB13_INT BIT(29) +#define BIT_FS_ATIM_MB12_INT BIT(28) +#define BIT_FS_ATIM_MB11_INT BIT(27) +#define BIT_FS_ATIM_MB10_INT BIT(26) +#define BIT_FS_ATIM_MB9_INT BIT(25) +#define BIT_FS_ATIM_MB8_INT BIT(24) +#define BIT_FS_TXBCNERR_MB15_INT BIT(23) +#define BIT_FS_TXBCNERR_MB14_INT BIT(22) +#define BIT_FS_TXBCNERR_MB13_INT BIT(21) +#define BIT_FS_TXBCNERR_MB12_INT BIT(20) +#define BIT_FS_TXBCNERR_MB11_INT BIT(19) +#define BIT_FS_TXBCNERR_MB10_INT BIT(18) +#define BIT_FS_TXBCNERR_MB9_INT BIT(17) +#define BIT_FS_TXBCNERR_MB8_INT BIT(16) +#define BIT_FS_TXBCNOK_MB15_INT BIT(15) +#define BIT_FS_TXBCNOK_MB14_INT BIT(14) +#define BIT_FS_TXBCNOK_MB13_INT BIT(13) +#define BIT_FS_TXBCNOK_MB12_INT BIT(12) +#define BIT_FS_TXBCNOK_MB11_INT BIT(11) +#define BIT_FS_TXBCNOK_MB10_INT BIT(10) +#define BIT_FS_TXBCNOK_MB9_INT BIT(9) +#define BIT_FS_TXBCNOK_MB8_INT BIT(8) +#define BIT_FS_BCNERLY0_MB15INT BIT(7) +#define BIT_FS_BCNERLY0_MB14INT BIT(6) +#define BIT_FS_BCNERLY0_MB13INT BIT(5) +#define BIT_FS_BCNERLY0_MB12INT BIT(4) +#define BIT_FS_BCNERLY0_MB11INT BIT(3) +#define BIT_FS_BCNERLY0_MB10INT BIT(2) +#define BIT_FS_BCNERLY0_MB9INT BIT(1) +#define BIT_FS_BCNERLY0_MB8INT BIT(0) + +/* 2 REG_FWIMR2 (Offset 0x1170) */ + +#define BIT_FS_BCNDMA0_MB15_INT_EN BIT(15) +#define BIT_FS_BCNDMA0_MB14_INT_EN BIT(14) +#define BIT_FS_BCNDMA0_MB13_INT_EN BIT(13) +#define BIT_FS_BCNDMA0_MB12_INT_EN BIT(12) +#define BIT_FS_BCNDMA0_MB11_INT_EN BIT(11) +#define BIT_FS_BCNDMA0_MB10_INT_EN BIT(10) +#define BIT_FS_BCNDMA0_MB9_INT_EN BIT(9) +#define BIT_FS_BCNDMA0_MB8_INT_EN BIT(8) +#define BIT_FS_TBTT0_MB15INT_EN BIT(7) +#define BIT_FS_TBTT0_MB14INT_EN BIT(6) +#define BIT_FS_TBTT0_MB13INT_EN BIT(5) +#define BIT_FS_TBTT0_MB12INT_EN BIT(4) +#define BIT_FS_TBTT0_MB11INT_EN BIT(3) +#define BIT_FS_TBTT0_MB10INT_EN BIT(2) +#define BIT_FS_TBTT0_MB9INT_EN BIT(1) +#define BIT_FS_TBTT0_MB8INT_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_IO_WRAP_ERR_FLAG (Offset 0x1170) */ + +#define BIT_IO_WRAP_ERR BIT(0) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_FWISR2 (Offset 0x1174) */ + +#define BIT_FS_BCNDMA0_MB15_INT BIT(15) +#define BIT_FS_BCNDMA0_MB14_INT BIT(14) +#define BIT_FS_BCNDMA0_MB13_INT BIT(13) +#define BIT_FS_BCNDMA0_MB12_INT BIT(12) +#define BIT_FS_BCNDMA0_MB11_INT BIT(11) +#define BIT_FS_BCNDMA0_MB10_INT BIT(10) +#define BIT_FS_BCNDMA0_MB9_INT BIT(9) +#define BIT_FS_BCNDMA0_MB8_INT BIT(8) +#define BIT_FS_TBTT0_MB15INT BIT(7) +#define BIT_FS_TBTT0_MB14INT BIT(6) +#define BIT_FS_TBTT0_MB13INT BIT(5) +#define BIT_FS_TBTT0_MB12INT BIT(4) +#define BIT_FS_TBTT0_MB11INT BIT(3) +#define BIT_FS_TBTT0_MB10INT BIT(2) +#define BIT_FS_TBTT0_MB9INT BIT(1) +#define BIT_FS_TBTT0_MB8INT BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWISR3 (Offset 0x117C) */ + +#define BIT_FS_TXBCNOK_PORT4_INT BIT(11) +#define BIT_FS_TXBCNOK_PORT3_INT BIT(10) +#define BIT_FS_TXBCNOK_PORT2_INT BIT(9) +#define BIT_FS_TXBCNOK_PORT1_INT BIT(8) +#define BIT_FS_TXBCNERR_PORT4_INT BIT(7) +#define BIT_FS_TXBCNERR_PORT3_INT BIT(6) +#define BIT_FS_TXBCNERR_PORT2_INT BIT(5) +#define BIT_FS_TXBCNERR_PORT1_INT BIT(4) +#define BIT_FS_ATIM_PORT4_INT BIT(3) +#define BIT_FS_ATIM_PORT3_INT BIT(2) +#define BIT_FS_ATIM_PORT2_INT BIT(1) +#define BIT_FS_ATIM_PORT1_INT BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_SPEED_SENSOR (Offset 0x1180) */ + +#define BIT_DSS_1_RST_N BIT(31) +#define BIT_DSS_1_SPEED_EN BIT(30) +#define BIT_DSS_1_WIRE_SEL BIT(29) +#define BIT_DSS_ENCLK BIT(28) + +#define BIT_SHIFT_DSS_1_RO_SEL 24 +#define BIT_MASK_DSS_1_RO_SEL 0x7 +#define BIT_DSS_1_RO_SEL(x) \ + (((x) & BIT_MASK_DSS_1_RO_SEL) << BIT_SHIFT_DSS_1_RO_SEL) +#define BITS_DSS_1_RO_SEL (BIT_MASK_DSS_1_RO_SEL << BIT_SHIFT_DSS_1_RO_SEL) +#define BIT_CLEAR_DSS_1_RO_SEL(x) ((x) & (~BITS_DSS_1_RO_SEL)) +#define BIT_GET_DSS_1_RO_SEL(x) \ + (((x) >> BIT_SHIFT_DSS_1_RO_SEL) & BIT_MASK_DSS_1_RO_SEL) +#define BIT_SET_DSS_1_RO_SEL(x, v) \ + (BIT_CLEAR_DSS_1_RO_SEL(x) | BIT_DSS_1_RO_SEL(v)) + +#define BIT_SHIFT_DSS_1_DATA_IN 0 +#define BIT_MASK_DSS_1_DATA_IN 0xfffff +#define BIT_DSS_1_DATA_IN(x) \ + (((x) & BIT_MASK_DSS_1_DATA_IN) << BIT_SHIFT_DSS_1_DATA_IN) +#define BITS_DSS_1_DATA_IN (BIT_MASK_DSS_1_DATA_IN << BIT_SHIFT_DSS_1_DATA_IN) +#define BIT_CLEAR_DSS_1_DATA_IN(x) ((x) & (~BITS_DSS_1_DATA_IN)) +#define BIT_GET_DSS_1_DATA_IN(x) \ + (((x) >> BIT_SHIFT_DSS_1_DATA_IN) & BIT_MASK_DSS_1_DATA_IN) +#define BIT_SET_DSS_1_DATA_IN(x, v) \ + (BIT_CLEAR_DSS_1_DATA_IN(x) | BIT_DSS_1_DATA_IN(v)) + +/* 2 REG_SPEED_SENSOR1 (Offset 0x1184) */ + +#define BIT_DSS_1_READY BIT(31) +#define BIT_DSS_1_WSORT_GO BIT(30) + +#define BIT_SHIFT_DSS_1_COUNT_OUT 0 +#define BIT_MASK_DSS_1_COUNT_OUT 0xfffff +#define BIT_DSS_1_COUNT_OUT(x) \ + (((x) & BIT_MASK_DSS_1_COUNT_OUT) << BIT_SHIFT_DSS_1_COUNT_OUT) +#define BITS_DSS_1_COUNT_OUT \ + (BIT_MASK_DSS_1_COUNT_OUT << BIT_SHIFT_DSS_1_COUNT_OUT) +#define BIT_CLEAR_DSS_1_COUNT_OUT(x) ((x) & (~BITS_DSS_1_COUNT_OUT)) +#define BIT_GET_DSS_1_COUNT_OUT(x) \ + (((x) >> BIT_SHIFT_DSS_1_COUNT_OUT) & BIT_MASK_DSS_1_COUNT_OUT) +#define BIT_SET_DSS_1_COUNT_OUT(x, v) \ + (BIT_CLEAR_DSS_1_COUNT_OUT(x) | BIT_DSS_1_COUNT_OUT(v)) + +/* 2 REG_SPEED_SENSOR2 (Offset 0x1188) */ + +#define BIT_DSS_2_RST_N BIT(31) +#define BIT_DSS_2_SPEED_EN BIT(30) +#define BIT_DSS_2_WIRE_SEL BIT(29) + +#define BIT_SHIFT_DSS_2_RO_SEL 24 +#define BIT_MASK_DSS_2_RO_SEL 0x7 +#define BIT_DSS_2_RO_SEL(x) \ + (((x) & BIT_MASK_DSS_2_RO_SEL) << BIT_SHIFT_DSS_2_RO_SEL) +#define BITS_DSS_2_RO_SEL (BIT_MASK_DSS_2_RO_SEL << BIT_SHIFT_DSS_2_RO_SEL) +#define BIT_CLEAR_DSS_2_RO_SEL(x) ((x) & (~BITS_DSS_2_RO_SEL)) +#define BIT_GET_DSS_2_RO_SEL(x) \ + (((x) >> BIT_SHIFT_DSS_2_RO_SEL) & BIT_MASK_DSS_2_RO_SEL) +#define BIT_SET_DSS_2_RO_SEL(x, v) \ + (BIT_CLEAR_DSS_2_RO_SEL(x) | BIT_DSS_2_RO_SEL(v)) + +#define BIT_SHIFT_DSS_2_DATA_IN 0 +#define BIT_MASK_DSS_2_DATA_IN 0xfffff +#define BIT_DSS_2_DATA_IN(x) \ + (((x) & BIT_MASK_DSS_2_DATA_IN) << BIT_SHIFT_DSS_2_DATA_IN) +#define BITS_DSS_2_DATA_IN (BIT_MASK_DSS_2_DATA_IN << BIT_SHIFT_DSS_2_DATA_IN) +#define BIT_CLEAR_DSS_2_DATA_IN(x) ((x) & (~BITS_DSS_2_DATA_IN)) +#define BIT_GET_DSS_2_DATA_IN(x) \ + (((x) >> BIT_SHIFT_DSS_2_DATA_IN) & BIT_MASK_DSS_2_DATA_IN) +#define BIT_SET_DSS_2_DATA_IN(x, v) \ + (BIT_CLEAR_DSS_2_DATA_IN(x) | BIT_DSS_2_DATA_IN(v)) + +/* 2 REG_SPEED_SENSOR3 (Offset 0x118C) */ + +#define BIT_DSS_2_READY BIT(31) +#define BIT_DSS_2_WSORT_GO BIT(30) + +#define BIT_SHIFT_DSS_2_COUNT_OUT 0 +#define BIT_MASK_DSS_2_COUNT_OUT 0xfffff +#define BIT_DSS_2_COUNT_OUT(x) \ + (((x) & BIT_MASK_DSS_2_COUNT_OUT) << BIT_SHIFT_DSS_2_COUNT_OUT) +#define BITS_DSS_2_COUNT_OUT \ + (BIT_MASK_DSS_2_COUNT_OUT << BIT_SHIFT_DSS_2_COUNT_OUT) +#define BIT_CLEAR_DSS_2_COUNT_OUT(x) ((x) & (~BITS_DSS_2_COUNT_OUT)) +#define BIT_GET_DSS_2_COUNT_OUT(x) \ + (((x) >> BIT_SHIFT_DSS_2_COUNT_OUT) & BIT_MASK_DSS_2_COUNT_OUT) +#define BIT_SET_DSS_2_COUNT_OUT(x, v) \ + (BIT_CLEAR_DSS_2_COUNT_OUT(x) | BIT_DSS_2_COUNT_OUT(v)) + +/* 2 REG_SPEED_SENSOR4 (Offset 0x1190) */ + +#define BIT_DSS_3_RST_N BIT(31) +#define BIT_DSS_3_SPEED_EN BIT(30) +#define BIT_DSS_3_WIRE_SEL BIT(29) + +#define BIT_SHIFT_DSS_3_RO_SEL 24 +#define BIT_MASK_DSS_3_RO_SEL 0x7 +#define BIT_DSS_3_RO_SEL(x) \ + (((x) & BIT_MASK_DSS_3_RO_SEL) << BIT_SHIFT_DSS_3_RO_SEL) +#define BITS_DSS_3_RO_SEL (BIT_MASK_DSS_3_RO_SEL << BIT_SHIFT_DSS_3_RO_SEL) +#define BIT_CLEAR_DSS_3_RO_SEL(x) ((x) & (~BITS_DSS_3_RO_SEL)) +#define BIT_GET_DSS_3_RO_SEL(x) \ + (((x) >> BIT_SHIFT_DSS_3_RO_SEL) & BIT_MASK_DSS_3_RO_SEL) +#define BIT_SET_DSS_3_RO_SEL(x, v) \ + (BIT_CLEAR_DSS_3_RO_SEL(x) | BIT_DSS_3_RO_SEL(v)) + +#define BIT_SHIFT_DSS_3_DATA_IN 0 +#define BIT_MASK_DSS_3_DATA_IN 0xfffff +#define BIT_DSS_3_DATA_IN(x) \ + (((x) & BIT_MASK_DSS_3_DATA_IN) << BIT_SHIFT_DSS_3_DATA_IN) +#define BITS_DSS_3_DATA_IN (BIT_MASK_DSS_3_DATA_IN << BIT_SHIFT_DSS_3_DATA_IN) +#define BIT_CLEAR_DSS_3_DATA_IN(x) ((x) & (~BITS_DSS_3_DATA_IN)) +#define BIT_GET_DSS_3_DATA_IN(x) \ + (((x) >> BIT_SHIFT_DSS_3_DATA_IN) & BIT_MASK_DSS_3_DATA_IN) +#define BIT_SET_DSS_3_DATA_IN(x, v) \ + (BIT_CLEAR_DSS_3_DATA_IN(x) | BIT_DSS_3_DATA_IN(v)) + +/* 2 REG_SPEED_SENSOR5 (Offset 0x1194) */ + +#define BIT_DSS_3_READY BIT(31) +#define BIT_DSS_3_WSORT_GO BIT(30) + +#define BIT_SHIFT_DSS_3_COUNT_OUT 0 +#define BIT_MASK_DSS_3_COUNT_OUT 0xfffff +#define BIT_DSS_3_COUNT_OUT(x) \ + (((x) & BIT_MASK_DSS_3_COUNT_OUT) << BIT_SHIFT_DSS_3_COUNT_OUT) +#define BITS_DSS_3_COUNT_OUT \ + (BIT_MASK_DSS_3_COUNT_OUT << BIT_SHIFT_DSS_3_COUNT_OUT) +#define BIT_CLEAR_DSS_3_COUNT_OUT(x) ((x) & (~BITS_DSS_3_COUNT_OUT)) +#define BIT_GET_DSS_3_COUNT_OUT(x) \ + (((x) >> BIT_SHIFT_DSS_3_COUNT_OUT) & BIT_MASK_DSS_3_COUNT_OUT) +#define BIT_SET_DSS_3_COUNT_OUT(x, v) \ + (BIT_CLEAR_DSS_3_COUNT_OUT(x) | BIT_DSS_3_COUNT_OUT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RXPKTBUF_1_MAX_ADDR (Offset 0x1198) */ + +#define BIT_SHIFT_RXPKTBUF_SIZE 30 +#define BIT_MASK_RXPKTBUF_SIZE 0x3 +#define BIT_RXPKTBUF_SIZE(x) \ + (((x) & BIT_MASK_RXPKTBUF_SIZE) << BIT_SHIFT_RXPKTBUF_SIZE) +#define BITS_RXPKTBUF_SIZE (BIT_MASK_RXPKTBUF_SIZE << BIT_SHIFT_RXPKTBUF_SIZE) +#define BIT_CLEAR_RXPKTBUF_SIZE(x) ((x) & (~BITS_RXPKTBUF_SIZE)) +#define BIT_GET_RXPKTBUF_SIZE(x) \ + (((x) >> BIT_SHIFT_RXPKTBUF_SIZE) & BIT_MASK_RXPKTBUF_SIZE) +#define BIT_SET_RXPKTBUF_SIZE(x, v) \ + (BIT_CLEAR_RXPKTBUF_SIZE(x) | BIT_RXPKTBUF_SIZE(v)) + +#define BIT_RXPKTBUF_DBG_SEL BIT(29) + +#define BIT_SHIFT_RXPKTBUF_1_MAX_ADDR 0 +#define BIT_MASK_RXPKTBUF_1_MAX_ADDR 0x3ffff +#define BIT_RXPKTBUF_1_MAX_ADDR(x) \ + (((x) & BIT_MASK_RXPKTBUF_1_MAX_ADDR) << BIT_SHIFT_RXPKTBUF_1_MAX_ADDR) +#define BITS_RXPKTBUF_1_MAX_ADDR \ + (BIT_MASK_RXPKTBUF_1_MAX_ADDR << BIT_SHIFT_RXPKTBUF_1_MAX_ADDR) +#define BIT_CLEAR_RXPKTBUF_1_MAX_ADDR(x) ((x) & (~BITS_RXPKTBUF_1_MAX_ADDR)) +#define BIT_GET_RXPKTBUF_1_MAX_ADDR(x) \ + (((x) >> BIT_SHIFT_RXPKTBUF_1_MAX_ADDR) & BIT_MASK_RXPKTBUF_1_MAX_ADDR) +#define BIT_SET_RXPKTBUF_1_MAX_ADDR(x, v) \ + (BIT_CLEAR_RXPKTBUF_1_MAX_ADDR(x) | BIT_RXPKTBUF_1_MAX_ADDR(v)) + +/* 2 REG_RXFWBUF_1_MAX_ADDR (Offset 0x119C) */ + +#define BIT_SHIFT_RXFWBUF_1_MAX_ADDR 0 +#define BIT_MASK_RXFWBUF_1_MAX_ADDR 0xffff +#define BIT_RXFWBUF_1_MAX_ADDR(x) \ + (((x) & BIT_MASK_RXFWBUF_1_MAX_ADDR) << BIT_SHIFT_RXFWBUF_1_MAX_ADDR) +#define BITS_RXFWBUF_1_MAX_ADDR \ + (BIT_MASK_RXFWBUF_1_MAX_ADDR << BIT_SHIFT_RXFWBUF_1_MAX_ADDR) +#define BIT_CLEAR_RXFWBUF_1_MAX_ADDR(x) ((x) & (~BITS_RXFWBUF_1_MAX_ADDR)) +#define BIT_GET_RXFWBUF_1_MAX_ADDR(x) \ + (((x) >> BIT_SHIFT_RXFWBUF_1_MAX_ADDR) & BIT_MASK_RXFWBUF_1_MAX_ADDR) +#define BIT_SET_RXFWBUF_1_MAX_ADDR(x, v) \ + (BIT_CLEAR_RXFWBUF_1_MAX_ADDR(x) | BIT_RXFWBUF_1_MAX_ADDR(v)) + +/* 2 REG_RXPKTBUF_1_READ (Offset 0x11A4) */ + +#define BIT_SHIFT_RXPKTBUF_1_READ 0 +#define BIT_MASK_RXPKTBUF_1_READ 0x3ffff +#define BIT_RXPKTBUF_1_READ(x) \ + (((x) & BIT_MASK_RXPKTBUF_1_READ) << BIT_SHIFT_RXPKTBUF_1_READ) +#define BITS_RXPKTBUF_1_READ \ + (BIT_MASK_RXPKTBUF_1_READ << BIT_SHIFT_RXPKTBUF_1_READ) +#define BIT_CLEAR_RXPKTBUF_1_READ(x) ((x) & (~BITS_RXPKTBUF_1_READ)) +#define BIT_GET_RXPKTBUF_1_READ(x) \ + (((x) >> BIT_SHIFT_RXPKTBUF_1_READ) & BIT_MASK_RXPKTBUF_1_READ) +#define BIT_SET_RXPKTBUF_1_READ(x, v) \ + (BIT_CLEAR_RXPKTBUF_1_READ(x) | BIT_RXPKTBUF_1_READ(v)) + +/* 2 REG_RXPKTBUF_1_WRITE (Offset 0x11A8) */ + +#define BIT_SHIFT_R_OQT_DBG_SEL 16 +#define BIT_MASK_R_OQT_DBG_SEL 0xff +#define BIT_R_OQT_DBG_SEL(x) \ + (((x) & BIT_MASK_R_OQT_DBG_SEL) << BIT_SHIFT_R_OQT_DBG_SEL) +#define BITS_R_OQT_DBG_SEL (BIT_MASK_R_OQT_DBG_SEL << BIT_SHIFT_R_OQT_DBG_SEL) +#define BIT_CLEAR_R_OQT_DBG_SEL(x) ((x) & (~BITS_R_OQT_DBG_SEL)) +#define BIT_GET_R_OQT_DBG_SEL(x) \ + (((x) >> BIT_SHIFT_R_OQT_DBG_SEL) & BIT_MASK_R_OQT_DBG_SEL) +#define BIT_SET_R_OQT_DBG_SEL(x, v) \ + (BIT_CLEAR_R_OQT_DBG_SEL(x) | BIT_R_OQT_DBG_SEL(v)) + +#define BIT_SHIFT_R_TXPKTBF_DBG_SEL 8 +#define BIT_MASK_R_TXPKTBF_DBG_SEL 0x7 +#define BIT_R_TXPKTBF_DBG_SEL(x) \ + (((x) & BIT_MASK_R_TXPKTBF_DBG_SEL) << BIT_SHIFT_R_TXPKTBF_DBG_SEL) +#define BITS_R_TXPKTBF_DBG_SEL \ + (BIT_MASK_R_TXPKTBF_DBG_SEL << BIT_SHIFT_R_TXPKTBF_DBG_SEL) +#define BIT_CLEAR_R_TXPKTBF_DBG_SEL(x) ((x) & (~BITS_R_TXPKTBF_DBG_SEL)) +#define BIT_GET_R_TXPKTBF_DBG_SEL(x) \ + (((x) >> BIT_SHIFT_R_TXPKTBF_DBG_SEL) & BIT_MASK_R_TXPKTBF_DBG_SEL) +#define BIT_SET_R_TXPKTBF_DBG_SEL(x, v) \ + (BIT_CLEAR_R_TXPKTBF_DBG_SEL(x) | BIT_R_TXPKTBF_DBG_SEL(v)) + +#define BIT_SHIFT_R_RXPKT_DBG_SEL 6 +#define BIT_MASK_R_RXPKT_DBG_SEL 0x3 +#define BIT_R_RXPKT_DBG_SEL(x) \ + (((x) & BIT_MASK_R_RXPKT_DBG_SEL) << BIT_SHIFT_R_RXPKT_DBG_SEL) +#define BITS_R_RXPKT_DBG_SEL \ + (BIT_MASK_R_RXPKT_DBG_SEL << BIT_SHIFT_R_RXPKT_DBG_SEL) +#define BIT_CLEAR_R_RXPKT_DBG_SEL(x) ((x) & (~BITS_R_RXPKT_DBG_SEL)) +#define BIT_GET_R_RXPKT_DBG_SEL(x) \ + (((x) >> BIT_SHIFT_R_RXPKT_DBG_SEL) & BIT_MASK_R_RXPKT_DBG_SEL) +#define BIT_SET_R_RXPKT_DBG_SEL(x, v) \ + (BIT_CLEAR_R_RXPKT_DBG_SEL(x) | BIT_R_RXPKT_DBG_SEL(v)) + +#define BIT_SHIFT_RXPKTBUF_1_WRITE 0 +#define BIT_MASK_RXPKTBUF_1_WRITE 0x3ffff +#define BIT_RXPKTBUF_1_WRITE(x) \ + (((x) & BIT_MASK_RXPKTBUF_1_WRITE) << BIT_SHIFT_RXPKTBUF_1_WRITE) +#define BITS_RXPKTBUF_1_WRITE \ + (BIT_MASK_RXPKTBUF_1_WRITE << BIT_SHIFT_RXPKTBUF_1_WRITE) +#define BIT_CLEAR_RXPKTBUF_1_WRITE(x) ((x) & (~BITS_RXPKTBUF_1_WRITE)) +#define BIT_GET_RXPKTBUF_1_WRITE(x) \ + (((x) >> BIT_SHIFT_RXPKTBUF_1_WRITE) & BIT_MASK_RXPKTBUF_1_WRITE) +#define BIT_SET_RXPKTBUF_1_WRITE(x, v) \ + (BIT_CLEAR_RXPKTBUF_1_WRITE(x) | BIT_RXPKTBUF_1_WRITE(v)) + +#define BIT_SHIFT_R_RXPKTBF_DBG_SEL 0 +#define BIT_MASK_R_RXPKTBF_DBG_SEL 0x3 +#define BIT_R_RXPKTBF_DBG_SEL(x) \ + (((x) & BIT_MASK_R_RXPKTBF_DBG_SEL) << BIT_SHIFT_R_RXPKTBF_DBG_SEL) +#define BITS_R_RXPKTBF_DBG_SEL \ + (BIT_MASK_R_RXPKTBF_DBG_SEL << BIT_SHIFT_R_RXPKTBF_DBG_SEL) +#define BIT_CLEAR_R_RXPKTBF_DBG_SEL(x) ((x) & (~BITS_R_RXPKTBF_DBG_SEL)) +#define BIT_GET_R_RXPKTBF_DBG_SEL(x) \ + (((x) >> BIT_SHIFT_R_RXPKTBF_DBG_SEL) & BIT_MASK_R_RXPKTBF_DBG_SEL) +#define BIT_SET_R_RXPKTBF_DBG_SEL(x, v) \ + (BIT_CLEAR_R_RXPKTBF_DBG_SEL(x) | BIT_R_RXPKTBF_DBG_SEL(v)) + +/* 2 REG_RFE_CTRL_PAD_E2 (Offset 0x11B0) */ + +#define BIT_RFE_CTRL_ANTSW_E2 BIT(16) +#define BIT_RFE_CTRL_PIN15_E2 BIT(15) +#define BIT_RFE_CTRL_PIN14_E2 BIT(14) +#define BIT_RFE_CTRL_PIN13_E2 BIT(13) +#define BIT_RFE_CTRL_PIN12_E2 BIT(12) +#define BIT_RFE_CTRL_PIN11_E2 BIT(11) +#define BIT_RFE_CTRL_PIN10_E2 BIT(10) +#define BIT_RFE_CTRL_PIN9_E2 BIT(9) +#define BIT_RFE_CTRL_PIN8_E2 BIT(8) +#define BIT_RFE_CTRL_PIN7_E2 BIT(7) +#define BIT_RFE_CTRL_PIN6_E2 BIT(6) +#define BIT_RFE_CTRL_PIN5_E2 BIT(5) +#define BIT_RFE_CTRL_PIN4_E2 BIT(4) +#define BIT_RFE_CTRL_PIN3_E2 BIT(3) +#define BIT_RFE_CTRL_PIN2_E2 BIT(2) +#define BIT_RFE_CTRL_PIN1_E2 BIT(1) +#define BIT_RFE_CTRL_PIN0_E2 BIT(0) + +/* 2 REG_RFE_CTRL_PAD_SR (Offset 0x11B4) */ + +#define BIT_RFE_CTRL_ANTSW_SR BIT(16) +#define BIT_RFE_CTRL_PIN15_SR BIT(15) +#define BIT_RFE_CTRL_PIN14_SR BIT(14) +#define BIT_RFE_CTRL_PIN13_SR BIT(13) +#define BIT_RFE_CTRL_PIN12_SR BIT(12) +#define BIT_RFE_CTRL_PIN11_SR BIT(11) +#define BIT_RFE_CTRL_PIN10_SR BIT(10) +#define BIT_RFE_CTRL_PIN9_SR BIT(9) +#define BIT_RFE_CTRL_PIN8_SR BIT(8) +#define BIT_RFE_CTRL_PIN7_SR BIT(7) +#define BIT_RFE_CTRL_PIN6_SR BIT(6) +#define BIT_RFE_CTRL_PIN5_SR BIT(5) +#define BIT_RFE_CTRL_PIN4_SR BIT(4) +#define BIT_RFE_CTRL_PIN3_SR BIT(3) +#define BIT_RFE_CTRL_PIN2_SR BIT(2) +#define BIT_RFE_CTRL_PIN1_SR BIT(1) +#define BIT_RFE_CTRL_PIN0_SR BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_EXT_QUEUE_REG (Offset 0x11C0) */ + +#define BIT_SHIFT_PCIE_PRIORITY_SEL 0 +#define BIT_MASK_PCIE_PRIORITY_SEL 0x3 +#define BIT_PCIE_PRIORITY_SEL(x) \ + (((x) & BIT_MASK_PCIE_PRIORITY_SEL) << BIT_SHIFT_PCIE_PRIORITY_SEL) +#define BITS_PCIE_PRIORITY_SEL \ + (BIT_MASK_PCIE_PRIORITY_SEL << BIT_SHIFT_PCIE_PRIORITY_SEL) +#define BIT_CLEAR_PCIE_PRIORITY_SEL(x) ((x) & (~BITS_PCIE_PRIORITY_SEL)) +#define BIT_GET_PCIE_PRIORITY_SEL(x) \ + (((x) >> BIT_SHIFT_PCIE_PRIORITY_SEL) & BIT_MASK_PCIE_PRIORITY_SEL) +#define BIT_SET_PCIE_PRIORITY_SEL(x, v) \ + (BIT_CLEAR_PCIE_PRIORITY_SEL(x) | BIT_PCIE_PRIORITY_SEL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_H2C_PRIORITY_SEL (Offset 0x11C0) */ + +#define BIT_SHIFT_H2C_PRIORITY_SEL 0 +#define BIT_MASK_H2C_PRIORITY_SEL 0x3 +#define BIT_H2C_PRIORITY_SEL(x) \ + (((x) & BIT_MASK_H2C_PRIORITY_SEL) << BIT_SHIFT_H2C_PRIORITY_SEL) +#define BITS_H2C_PRIORITY_SEL \ + (BIT_MASK_H2C_PRIORITY_SEL << BIT_SHIFT_H2C_PRIORITY_SEL) +#define BIT_CLEAR_H2C_PRIORITY_SEL(x) ((x) & (~BITS_H2C_PRIORITY_SEL)) +#define BIT_GET_H2C_PRIORITY_SEL(x) \ + (((x) >> BIT_SHIFT_H2C_PRIORITY_SEL) & BIT_MASK_H2C_PRIORITY_SEL) +#define BIT_SET_H2C_PRIORITY_SEL(x, v) \ + (BIT_CLEAR_H2C_PRIORITY_SEL(x) | BIT_H2C_PRIORITY_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_CONTROL (Offset 0x11C4) */ + +#define BIT_EN_USB_CNT BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_CTRL (Offset 0x11C4) */ + +#define BIT_USB_COUNT_EN BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_CONTROL (Offset 0x11C4) */ + +#define BIT_EN_PCIE_CNT BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_CTRL (Offset 0x11C4) */ + +#define BIT_PCIE_COUNT_EN BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_CONTROL (Offset 0x11C4) */ + +#define BIT_RQPN_CNT BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_CTRL (Offset 0x11C4) */ + +#define BIT_RQPN_COUNT_EN BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_CONTROL (Offset 0x11C4) */ + +#define BIT_RDE_CNT BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_CTRL (Offset 0x11C4) */ + +#define BIT_RDE_COUNT_EN BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_CONTROL (Offset 0x11C4) */ + +#define BIT_TDE_CNT BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_CTRL (Offset 0x11C4) */ + +#define BIT_TDE_COUNT_EN BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_CONTROL (Offset 0x11C4) */ + +#define BIT_DIS_CNT BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_CTRL (Offset 0x11C4) */ + +#define BIT_DISABLE_COUNTER BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_TH (Offset 0x11C8) */ + +#define BIT_CNT_ALL_MACID BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_THRESHOLD (Offset 0x11C8) */ + +#define BIT_SEL_ALL_MACID BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_TH (Offset 0x11C8) */ + +#define BIT_SHIFT_CNT_MACID 24 +#define BIT_MASK_CNT_MACID 0x7f +#define BIT_CNT_MACID(x) (((x) & BIT_MASK_CNT_MACID) << BIT_SHIFT_CNT_MACID) +#define BITS_CNT_MACID (BIT_MASK_CNT_MACID << BIT_SHIFT_CNT_MACID) +#define BIT_CLEAR_CNT_MACID(x) ((x) & (~BITS_CNT_MACID)) +#define BIT_GET_CNT_MACID(x) (((x) >> BIT_SHIFT_CNT_MACID) & BIT_MASK_CNT_MACID) +#define BIT_SET_CNT_MACID(x, v) (BIT_CLEAR_CNT_MACID(x) | BIT_CNT_MACID(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_THRESHOLD (Offset 0x11C8) */ + +#define BIT_SHIFT_COUNTER_MACID 24 +#define BIT_MASK_COUNTER_MACID 0x7f +#define BIT_COUNTER_MACID(x) \ + (((x) & BIT_MASK_COUNTER_MACID) << BIT_SHIFT_COUNTER_MACID) +#define BITS_COUNTER_MACID (BIT_MASK_COUNTER_MACID << BIT_SHIFT_COUNTER_MACID) +#define BIT_CLEAR_COUNTER_MACID(x) ((x) & (~BITS_COUNTER_MACID)) +#define BIT_GET_COUNTER_MACID(x) \ + (((x) >> BIT_SHIFT_COUNTER_MACID) & BIT_MASK_COUNTER_MACID) +#define BIT_SET_COUNTER_MACID(x, v) \ + (BIT_CLEAR_COUNTER_MACID(x) | BIT_COUNTER_MACID(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_SET (Offset 0x11CC) */ + +#define BIT_RTS_RST BIT(24) +#define BIT_PTCL_RST BIT(23) +#define BIT_SCH_RST BIT(22) +#define BIT_EDCA_RST BIT(21) +#define BIT_RQPN_RST BIT(20) +#define BIT_USB_RST BIT(19) +#define BIT_PCIE_RST BIT(18) +#define BIT_RXDMA_RST BIT(17) +#define BIT_TXDMA_RST BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_SET (Offset 0x11CC) */ + +#define BIT_SHIFT_REQUEST_RESET 16 +#define BIT_MASK_REQUEST_RESET 0xffff +#define BIT_REQUEST_RESET(x) \ + (((x) & BIT_MASK_REQUEST_RESET) << BIT_SHIFT_REQUEST_RESET) +#define BITS_REQUEST_RESET (BIT_MASK_REQUEST_RESET << BIT_SHIFT_REQUEST_RESET) +#define BIT_CLEAR_REQUEST_RESET(x) ((x) & (~BITS_REQUEST_RESET)) +#define BIT_GET_REQUEST_RESET(x) \ + (((x) >> BIT_SHIFT_REQUEST_RESET) & BIT_MASK_REQUEST_RESET) +#define BIT_SET_REQUEST_RESET(x, v) \ + (BIT_CLEAR_REQUEST_RESET(x) | BIT_REQUEST_RESET(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_SET (Offset 0x11CC) */ + +#define BIT_EN_RTS_START BIT(8) +#define BIT_EN_PTCL_START BIT(7) +#define BIT_EN_SCH_START BIT(6) +#define BIT_EN_EDCA_START BIT(5) +#define BIT_EN_RQPN_START BIT(4) +#define BIT_EN_USB_START BIT(3) +#define BIT_EN_PCIE_START BIT(2) +#define BIT_EN_RXDMA_START BIT(1) +#define BIT_EN_TXDMA_START BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_SET (Offset 0x11CC) */ + +#define BIT_SHIFT_REQUEST_START 0 +#define BIT_MASK_REQUEST_START 0xffff +#define BIT_REQUEST_START(x) \ + (((x) & BIT_MASK_REQUEST_START) << BIT_SHIFT_REQUEST_START) +#define BITS_REQUEST_START (BIT_MASK_REQUEST_START << BIT_SHIFT_REQUEST_START) +#define BIT_CLEAR_REQUEST_START(x) ((x) & (~BITS_REQUEST_START)) +#define BIT_GET_REQUEST_START(x) \ + (((x) >> BIT_SHIFT_REQUEST_START) & BIT_MASK_REQUEST_START) +#define BIT_SET_REQUEST_START(x, v) \ + (BIT_CLEAR_REQUEST_START(x) | BIT_REQUEST_START(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_COUNTER_OVERFLOW (Offset 0x11D0) */ + +#define BIT_RTS_OVF BIT(8) +#define BIT_PTCL_OVF BIT(7) +#define BIT_SCH_OVF BIT(6) +#define BIT_EDCA_OVF BIT(5) +#define BIT_RQPN_OVF BIT(4) +#define BIT_USB_OVF BIT(3) +#define BIT_PCIE_OVF BIT(2) +#define BIT_RXDMA_OVF BIT(1) +#define BIT_TXDMA_OVF BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_COUNTER_OVERFLOW (Offset 0x11D0) */ + +#define BIT_SHIFT_CNT_OVF_REG 0 +#define BIT_MASK_CNT_OVF_REG 0xffff +#define BIT_CNT_OVF_REG(x) \ + (((x) & BIT_MASK_CNT_OVF_REG) << BIT_SHIFT_CNT_OVF_REG) +#define BITS_CNT_OVF_REG (BIT_MASK_CNT_OVF_REG << BIT_SHIFT_CNT_OVF_REG) +#define BIT_CLEAR_CNT_OVF_REG(x) ((x) & (~BITS_CNT_OVF_REG)) +#define BIT_GET_CNT_OVF_REG(x) \ + (((x) >> BIT_SHIFT_CNT_OVF_REG) & BIT_MASK_CNT_OVF_REG) +#define BIT_SET_CNT_OVF_REG(x, v) \ + (BIT_CLEAR_CNT_OVF_REG(x) | BIT_CNT_OVF_REG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_TDE_LEN_TH (Offset 0x11D4) */ + +#define BIT_SHIFT_TXDMA_LEN_TH0 16 +#define BIT_MASK_TXDMA_LEN_TH0 0xffff +#define BIT_TXDMA_LEN_TH0(x) \ + (((x) & BIT_MASK_TXDMA_LEN_TH0) << BIT_SHIFT_TXDMA_LEN_TH0) +#define BITS_TXDMA_LEN_TH0 (BIT_MASK_TXDMA_LEN_TH0 << BIT_SHIFT_TXDMA_LEN_TH0) +#define BIT_CLEAR_TXDMA_LEN_TH0(x) ((x) & (~BITS_TXDMA_LEN_TH0)) +#define BIT_GET_TXDMA_LEN_TH0(x) \ + (((x) >> BIT_SHIFT_TXDMA_LEN_TH0) & BIT_MASK_TXDMA_LEN_TH0) +#define BIT_SET_TXDMA_LEN_TH0(x, v) \ + (BIT_CLEAR_TXDMA_LEN_TH0(x) | BIT_TXDMA_LEN_TH0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_LEN_THRESHOLD (Offset 0x11D4) */ + +#define BIT_SHIFT_TDE_LEN_TH1 16 +#define BIT_MASK_TDE_LEN_TH1 0xffff +#define BIT_TDE_LEN_TH1(x) \ + (((x) & BIT_MASK_TDE_LEN_TH1) << BIT_SHIFT_TDE_LEN_TH1) +#define BITS_TDE_LEN_TH1 (BIT_MASK_TDE_LEN_TH1 << BIT_SHIFT_TDE_LEN_TH1) +#define BIT_CLEAR_TDE_LEN_TH1(x) ((x) & (~BITS_TDE_LEN_TH1)) +#define BIT_GET_TDE_LEN_TH1(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH1) & BIT_MASK_TDE_LEN_TH1) +#define BIT_SET_TDE_LEN_TH1(x, v) \ + (BIT_CLEAR_TDE_LEN_TH1(x) | BIT_TDE_LEN_TH1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_TDE_LEN_TH (Offset 0x11D4) */ + +#define BIT_SHIFT_TXDMA_LEN_TH1 0 +#define BIT_MASK_TXDMA_LEN_TH1 0xffff +#define BIT_TXDMA_LEN_TH1(x) \ + (((x) & BIT_MASK_TXDMA_LEN_TH1) << BIT_SHIFT_TXDMA_LEN_TH1) +#define BITS_TXDMA_LEN_TH1 (BIT_MASK_TXDMA_LEN_TH1 << BIT_SHIFT_TXDMA_LEN_TH1) +#define BIT_CLEAR_TXDMA_LEN_TH1(x) ((x) & (~BITS_TXDMA_LEN_TH1)) +#define BIT_GET_TXDMA_LEN_TH1(x) \ + (((x) >> BIT_SHIFT_TXDMA_LEN_TH1) & BIT_MASK_TXDMA_LEN_TH1) +#define BIT_SET_TXDMA_LEN_TH1(x, v) \ + (BIT_CLEAR_TXDMA_LEN_TH1(x) | BIT_TXDMA_LEN_TH1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_TXDMA_LEN_THRESHOLD (Offset 0x11D4) */ + +#define BIT_SHIFT_TDE_LEN_TH0 0 +#define BIT_MASK_TDE_LEN_TH0 0xffff +#define BIT_TDE_LEN_TH0(x) \ + (((x) & BIT_MASK_TDE_LEN_TH0) << BIT_SHIFT_TDE_LEN_TH0) +#define BITS_TDE_LEN_TH0 (BIT_MASK_TDE_LEN_TH0 << BIT_SHIFT_TDE_LEN_TH0) +#define BIT_CLEAR_TDE_LEN_TH0(x) ((x) & (~BITS_TDE_LEN_TH0)) +#define BIT_GET_TDE_LEN_TH0(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH0) & BIT_MASK_TDE_LEN_TH0) +#define BIT_SET_TDE_LEN_TH0(x, v) \ + (BIT_CLEAR_TDE_LEN_TH0(x) | BIT_TDE_LEN_TH0(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RDE_LEN_TH (Offset 0x11D8) */ + +#define BIT_SHIFT_RXDMA_LEN_TH0 16 +#define BIT_MASK_RXDMA_LEN_TH0 0xffff +#define BIT_RXDMA_LEN_TH0(x) \ + (((x) & BIT_MASK_RXDMA_LEN_TH0) << BIT_SHIFT_RXDMA_LEN_TH0) +#define BITS_RXDMA_LEN_TH0 (BIT_MASK_RXDMA_LEN_TH0 << BIT_SHIFT_RXDMA_LEN_TH0) +#define BIT_CLEAR_RXDMA_LEN_TH0(x) ((x) & (~BITS_RXDMA_LEN_TH0)) +#define BIT_GET_RXDMA_LEN_TH0(x) \ + (((x) >> BIT_SHIFT_RXDMA_LEN_TH0) & BIT_MASK_RXDMA_LEN_TH0) +#define BIT_SET_RXDMA_LEN_TH0(x, v) \ + (BIT_CLEAR_RXDMA_LEN_TH0(x) | BIT_RXDMA_LEN_TH0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_LEN_THRESHOLD (Offset 0x11D8) */ + +#define BIT_SHIFT_RDE_LEN_TH1 16 +#define BIT_MASK_RDE_LEN_TH1 0xffff +#define BIT_RDE_LEN_TH1(x) \ + (((x) & BIT_MASK_RDE_LEN_TH1) << BIT_SHIFT_RDE_LEN_TH1) +#define BITS_RDE_LEN_TH1 (BIT_MASK_RDE_LEN_TH1 << BIT_SHIFT_RDE_LEN_TH1) +#define BIT_CLEAR_RDE_LEN_TH1(x) ((x) & (~BITS_RDE_LEN_TH1)) +#define BIT_GET_RDE_LEN_TH1(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH1) & BIT_MASK_RDE_LEN_TH1) +#define BIT_SET_RDE_LEN_TH1(x, v) \ + (BIT_CLEAR_RDE_LEN_TH1(x) | BIT_RDE_LEN_TH1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_RDE_LEN_TH (Offset 0x11D8) */ + +#define BIT_SHIFT_RXDMA_LEN_TH1 0 +#define BIT_MASK_RXDMA_LEN_TH1 0xffff +#define BIT_RXDMA_LEN_TH1(x) \ + (((x) & BIT_MASK_RXDMA_LEN_TH1) << BIT_SHIFT_RXDMA_LEN_TH1) +#define BITS_RXDMA_LEN_TH1 (BIT_MASK_RXDMA_LEN_TH1 << BIT_SHIFT_RXDMA_LEN_TH1) +#define BIT_CLEAR_RXDMA_LEN_TH1(x) ((x) & (~BITS_RXDMA_LEN_TH1)) +#define BIT_GET_RXDMA_LEN_TH1(x) \ + (((x) >> BIT_SHIFT_RXDMA_LEN_TH1) & BIT_MASK_RXDMA_LEN_TH1) +#define BIT_SET_RXDMA_LEN_TH1(x, v) \ + (BIT_CLEAR_RXDMA_LEN_TH1(x) | BIT_RXDMA_LEN_TH1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RXDMA_LEN_THRESHOLD (Offset 0x11D8) */ + +#define BIT_SHIFT_RDE_LEN_TH0 0 +#define BIT_MASK_RDE_LEN_TH0 0xffff +#define BIT_RDE_LEN_TH0(x) \ + (((x) & BIT_MASK_RDE_LEN_TH0) << BIT_SHIFT_RDE_LEN_TH0) +#define BITS_RDE_LEN_TH0 (BIT_MASK_RDE_LEN_TH0 << BIT_SHIFT_RDE_LEN_TH0) +#define BIT_CLEAR_RDE_LEN_TH0(x) ((x) & (~BITS_RDE_LEN_TH0)) +#define BIT_GET_RDE_LEN_TH0(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH0) & BIT_MASK_RDE_LEN_TH0) +#define BIT_SET_RDE_LEN_TH0(x, v) \ + (BIT_CLEAR_RDE_LEN_TH0(x) | BIT_RDE_LEN_TH0(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PCIE_EXEC_TIME (Offset 0x11DC) */ + +#define BIT_SHIFT_COUNTER_INTERVAL_SEL 16 +#define BIT_MASK_COUNTER_INTERVAL_SEL 0x3 +#define BIT_COUNTER_INTERVAL_SEL(x) \ + (((x) & BIT_MASK_COUNTER_INTERVAL_SEL) \ + << BIT_SHIFT_COUNTER_INTERVAL_SEL) +#define BITS_COUNTER_INTERVAL_SEL \ + (BIT_MASK_COUNTER_INTERVAL_SEL << BIT_SHIFT_COUNTER_INTERVAL_SEL) +#define BIT_CLEAR_COUNTER_INTERVAL_SEL(x) ((x) & (~BITS_COUNTER_INTERVAL_SEL)) +#define BIT_GET_COUNTER_INTERVAL_SEL(x) \ + (((x) >> BIT_SHIFT_COUNTER_INTERVAL_SEL) & \ + BIT_MASK_COUNTER_INTERVAL_SEL) +#define BIT_SET_COUNTER_INTERVAL_SEL(x, v) \ + (BIT_CLEAR_COUNTER_INTERVAL_SEL(x) | BIT_COUNTER_INTERVAL_SEL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_EXEC_TIME_THRESHOLD (Offset 0x11DC) */ + +#define BIT_SHIFT_COUNT_INT_SEL 16 +#define BIT_MASK_COUNT_INT_SEL 0x3 +#define BIT_COUNT_INT_SEL(x) \ + (((x) & BIT_MASK_COUNT_INT_SEL) << BIT_SHIFT_COUNT_INT_SEL) +#define BITS_COUNT_INT_SEL (BIT_MASK_COUNT_INT_SEL << BIT_SHIFT_COUNT_INT_SEL) +#define BIT_CLEAR_COUNT_INT_SEL(x) ((x) & (~BITS_COUNT_INT_SEL)) +#define BIT_GET_COUNT_INT_SEL(x) \ + (((x) >> BIT_SHIFT_COUNT_INT_SEL) & BIT_MASK_COUNT_INT_SEL) +#define BIT_SET_COUNT_INT_SEL(x, v) \ + (BIT_CLEAR_COUNT_INT_SEL(x) | BIT_COUNT_INT_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +/* 2 REG_PCIE_EXEC_TIME (Offset 0x11DC) */ + +#define BIT_SHIFT_PCIE_TRANS_DATA_TH1 0 +#define BIT_MASK_PCIE_TRANS_DATA_TH1 0xffff +#define BIT_PCIE_TRANS_DATA_TH1(x) \ + (((x) & BIT_MASK_PCIE_TRANS_DATA_TH1) << BIT_SHIFT_PCIE_TRANS_DATA_TH1) +#define BITS_PCIE_TRANS_DATA_TH1 \ + (BIT_MASK_PCIE_TRANS_DATA_TH1 << BIT_SHIFT_PCIE_TRANS_DATA_TH1) +#define BIT_CLEAR_PCIE_TRANS_DATA_TH1(x) ((x) & (~BITS_PCIE_TRANS_DATA_TH1)) +#define BIT_GET_PCIE_TRANS_DATA_TH1(x) \ + (((x) >> BIT_SHIFT_PCIE_TRANS_DATA_TH1) & BIT_MASK_PCIE_TRANS_DATA_TH1) +#define BIT_SET_PCIE_TRANS_DATA_TH1(x, v) \ + (BIT_CLEAR_PCIE_TRANS_DATA_TH1(x) | BIT_PCIE_TRANS_DATA_TH1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_EXEC_TIME_THRESHOLD (Offset 0x11DC) */ + +#define BIT_SHIFT_EXEC_TIME_TH 0 +#define BIT_MASK_EXEC_TIME_TH 0xffff +#define BIT_EXEC_TIME_TH(x) \ + (((x) & BIT_MASK_EXEC_TIME_TH) << BIT_SHIFT_EXEC_TIME_TH) +#define BITS_EXEC_TIME_TH (BIT_MASK_EXEC_TIME_TH << BIT_SHIFT_EXEC_TIME_TH) +#define BIT_CLEAR_EXEC_TIME_TH(x) ((x) & (~BITS_EXEC_TIME_TH)) +#define BIT_GET_EXEC_TIME_TH(x) \ + (((x) >> BIT_SHIFT_EXEC_TIME_TH) & BIT_MASK_EXEC_TIME_TH) +#define BIT_SET_EXEC_TIME_TH(x, v) \ + (BIT_CLEAR_EXEC_TIME_TH(x) | BIT_EXEC_TIME_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT4_RX_UCMD1_UAPSD0_OK_INT_EN BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI3_RX_UAPSDMD1_EN BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT4_RX_UCMD0_UAPSD0_OK_INT_EN BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI3_RX_UAPSDMD0_EN BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT4_TRIPKT_OK_INT_EN BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI3_TRIGGER_PKT_EN BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT4_RX_EOSP_OK_INT_EN BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI3_EOSP_INT_EN BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT3_RX_UCMD1_UAPSD0_OK_INT_EN BIT(27) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI2_RX_UAPSDMD1_EN BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT3_RX_UCMD0_UAPSD0_OK_INT_EN BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI2_RX_UAPSDMD0_EN BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT3_TRIPKT_OK_INT_EN BIT(25) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI2_TRIGGER_PKT_EN BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT3_RX_EOSP_OK_INT_EN BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI2_EOSP_INT_EN BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT2_RX_UCMD1_UAPSD0_OK_INT_EN BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI1_RX_UAPSDMD1_EN BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT2_RX_UCMD0_UAPSD0_OK_INT_EN BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI1_RX_UAPSDMD0_EN BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT2_TRIPKT_OK_INT_EN BIT(21) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI1_TRIGGER_PKT_EN BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT2_RX_EOSP_OK_INT_EN BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI1_EOSP_INT_EN BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT1_RX_UCMD1_UAPSD0_OK_INT_EN BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI0_RX_UAPSDMD1_EN BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT1_RX_UCMD0_UAPSD0_OK_INT_EN BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI0_RX_UAPSDMD0_EN BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT1_TRIPKT_OK_INT_EN BIT(17) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI0_TRIGGER_PKT_EN BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT1_RX_EOSP_OK_INT_EN BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI0_EOSP_INT_EN BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_NOA2_TSFT_BIT32_TOGGLE_INT_EN BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_NOA1_TSFT_BIT32_TOGGLE_INT_EN BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT4_TX_NULL1_DONE_INT_EN BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI3_TX_NULL1_INT_EN BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT4_TX_NULL0_DONE_INT_EN BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI3_TX_NULL0_INT_EN BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT3_TX_NULL1_DONE_INT_EN BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI2_TX_NULL1_INT_EN BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT3_TX_NULL0_DONE_INT_EN BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI2_TX_NULL0_INT_EN BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT2_TX_NULL1_DONE_INT_EN BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI1_TX_NULL1_INT_EN BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT2_TX_NULL0_DONE_INT_EN BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI1_TX_NULL0_INT_EN BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT1_TX_NULL1_DONE_INT_EN BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI0_TX_NULL1_INT_EN BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_PORT1_TX_NULL0_DONE_INT_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2IMR (Offset 0x11E0) */ + +#define BIT_FS_CLI0_TX_NULL0_INT_EN BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT4_RX_UCMD1_UAPSD0_OK_INT BIT(31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI3_RX_UAPSDMD1_INT BIT(31) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT4_RX_UCMD0_UAPSD0_OK_INT BIT(30) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI3_RX_UAPSDMD0_INT BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT4_TRIPKT_OK_INT BIT(29) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI3_TRIGGER_PKT_INT BIT(29) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT4_RX_EOSP_OK_INT BIT(28) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI3_EOSP_INT BIT(28) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT3_RX_UCMD1_UAPSD0_OK_INT BIT(27) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI2_RX_UAPSDMD1_INT BIT(27) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT3_RX_UCMD0_UAPSD0_OK_INT BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI2_RX_UAPSDMD0_INT BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT3_TRIPKT_OK_INT BIT(25) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI2_TRIGGER_PKT_INT BIT(25) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT3_RX_EOSP_OK_INT BIT(24) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI2_EOSP_INT BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT2_RX_UCMD1_UAPSD0_OK_INT BIT(23) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI1_RX_UAPSDMD1_INT BIT(23) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT2_RX_UCMD0_UAPSD0_OK_INT BIT(22) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI1_RX_UAPSDMD0_INT BIT(22) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT2_TRIPKT_OK_INT BIT(21) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI1_TRIGGER_PKT_INT BIT(21) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT2_RX_EOSP_OK_INT BIT(20) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI1_EOSP_INT BIT(20) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT1_RX_UCMD1_UAPSD0_OK_INT BIT(19) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI0_RX_UAPSDMD1_INT BIT(19) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT1_RX_UCMD0_UAPSD0_OK_INT BIT(18) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI0_RX_UAPSDMD0_INT BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT1_TRIPKT_OK_INT BIT(17) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI0_TRIGGER_PKT_INT BIT(17) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT1_RX_EOSP_OK_INT BIT(16) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI0_EOSP_INT BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_NOA2_TSFT_BIT32_TOGGLE_INT BIT(9) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_NOA1_TSFT_BIT32_TOGGLE_INT BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT4_TX_NULL1_DONE_INT BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI3_TX_NULL1_INT BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT4_TX_NULL0_DONE_INT BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI3_TX_NULL0_INT BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT3_TX_NULL1_DONE_INT BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI2_TX_NULL1_INT BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT3_TX_NULL0_DONE_INT BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI2_TX_NULL0_INT BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT2_TX_NULL1_DONE_INT BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI1_TX_NULL1_INT BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT2_TX_NULL0_DONE_INT BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI1_TX_NULL0_INT BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT1_TX_NULL1_DONE_INT BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI0_TX_NULL1_INT BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_PORT1_TX_NULL0_DONE_INT BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FT2ISR (Offset 0x11E4) */ + +#define BIT_FS_CLI0_TX_NULL0_INT BIT(0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MSG2 (Offset 0x11F0) */ + +#define BIT_SHIFT_FW_MSG2 0 +#define BIT_MASK_FW_MSG2 0xffffffffL +#define BIT_FW_MSG2(x) (((x) & BIT_MASK_FW_MSG2) << BIT_SHIFT_FW_MSG2) +#define BITS_FW_MSG2 (BIT_MASK_FW_MSG2 << BIT_SHIFT_FW_MSG2) +#define BIT_CLEAR_FW_MSG2(x) ((x) & (~BITS_FW_MSG2)) +#define BIT_GET_FW_MSG2(x) (((x) >> BIT_SHIFT_FW_MSG2) & BIT_MASK_FW_MSG2) +#define BIT_SET_FW_MSG2(x, v) (BIT_CLEAR_FW_MSG2(x) | BIT_FW_MSG2(v)) + +/* 2 REG_MSG3 (Offset 0x11F4) */ + +#define BIT_SHIFT_FW_MSG3 0 +#define BIT_MASK_FW_MSG3 0xffffffffL +#define BIT_FW_MSG3(x) (((x) & BIT_MASK_FW_MSG3) << BIT_SHIFT_FW_MSG3) +#define BITS_FW_MSG3 (BIT_MASK_FW_MSG3 << BIT_SHIFT_FW_MSG3) +#define BIT_CLEAR_FW_MSG3(x) ((x) & (~BITS_FW_MSG3)) +#define BIT_GET_FW_MSG3(x) (((x) >> BIT_SHIFT_FW_MSG3) & BIT_MASK_FW_MSG3) +#define BIT_SET_FW_MSG3(x, v) (BIT_CLEAR_FW_MSG3(x) | BIT_FW_MSG3(v)) + +/* 2 REG_MSG4 (Offset 0x11F8) */ + +#define BIT_SHIFT_FW_MSG4 0 +#define BIT_MASK_FW_MSG4 0xffffffffL +#define BIT_FW_MSG4(x) (((x) & BIT_MASK_FW_MSG4) << BIT_SHIFT_FW_MSG4) +#define BITS_FW_MSG4 (BIT_MASK_FW_MSG4 << BIT_SHIFT_FW_MSG4) +#define BIT_CLEAR_FW_MSG4(x) ((x) & (~BITS_FW_MSG4)) +#define BIT_GET_FW_MSG4(x) (((x) >> BIT_SHIFT_FW_MSG4) & BIT_MASK_FW_MSG4) +#define BIT_SET_FW_MSG4(x, v) (BIT_CLEAR_FW_MSG4(x) | BIT_FW_MSG4(v)) + +/* 2 REG_MSG5 (Offset 0x11FC) */ + +#define BIT_SHIFT_FW_MSG5 0 +#define BIT_MASK_FW_MSG5 0xffffffffL +#define BIT_FW_MSG5(x) (((x) & BIT_MASK_FW_MSG5) << BIT_SHIFT_FW_MSG5) +#define BITS_FW_MSG5 (BIT_MASK_FW_MSG5 << BIT_SHIFT_FW_MSG5) +#define BIT_CLEAR_FW_MSG5(x) ((x) & (~BITS_FW_MSG5)) +#define BIT_GET_FW_MSG5(x) (((x) >> BIT_SHIFT_FW_MSG5) & BIT_MASK_FW_MSG5) +#define BIT_SET_FW_MSG5(x, v) (BIT_CLEAR_FW_MSG5(x) | BIT_FW_MSG5(v)) + +/* 2 REG_DDMA_CH0SA (Offset 0x1200) */ + +#define BIT_SHIFT_DDMACH0_SA 0 +#define BIT_MASK_DDMACH0_SA 0xffffffffL +#define BIT_DDMACH0_SA(x) (((x) & BIT_MASK_DDMACH0_SA) << BIT_SHIFT_DDMACH0_SA) +#define BITS_DDMACH0_SA (BIT_MASK_DDMACH0_SA << BIT_SHIFT_DDMACH0_SA) +#define BIT_CLEAR_DDMACH0_SA(x) ((x) & (~BITS_DDMACH0_SA)) +#define BIT_GET_DDMACH0_SA(x) \ + (((x) >> BIT_SHIFT_DDMACH0_SA) & BIT_MASK_DDMACH0_SA) +#define BIT_SET_DDMACH0_SA(x, v) (BIT_CLEAR_DDMACH0_SA(x) | BIT_DDMACH0_SA(v)) + +/* 2 REG_DDMA_CH0DA (Offset 0x1204) */ + +#define BIT_SHIFT_DDMACH0_DA 0 +#define BIT_MASK_DDMACH0_DA 0xffffffffL +#define BIT_DDMACH0_DA(x) (((x) & BIT_MASK_DDMACH0_DA) << BIT_SHIFT_DDMACH0_DA) +#define BITS_DDMACH0_DA (BIT_MASK_DDMACH0_DA << BIT_SHIFT_DDMACH0_DA) +#define BIT_CLEAR_DDMACH0_DA(x) ((x) & (~BITS_DDMACH0_DA)) +#define BIT_GET_DDMACH0_DA(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DA) & BIT_MASK_DDMACH0_DA) +#define BIT_SET_DDMACH0_DA(x, v) (BIT_CLEAR_DDMACH0_DA(x) | BIT_DDMACH0_DA(v)) + +/* 2 REG_DDMA_CH0CTRL (Offset 0x1208) */ + +#define BIT_DDMACH0_OWN BIT(31) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH0CTRL (Offset 0x1208) */ + +#define BIT_DDMACH0_IDMEM_ERR BIT(30) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_DDMA_CH0CTRL (Offset 0x1208) */ + +#define BIT_DDMACH0_ERR_MON BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH0CTRL (Offset 0x1208) */ + +#define BIT_DDMACH0_CHKSUM_EN BIT(29) +#define BIT_DDMACH0_DA_W_DISABLE BIT(28) +#define BIT_DDMACH0_CHKSUM_STS BIT(27) +#define BIT_DDMACH0_DDMA_MODE BIT(26) +#define BIT_DDMACH0_RESET_CHKSUM_STS BIT(25) +#define BIT_DDMACH0_CHKSUM_CONT BIT(24) + +#define BIT_SHIFT_DDMACH0_DLEN 0 +#define BIT_MASK_DDMACH0_DLEN 0x3ffff +#define BIT_DDMACH0_DLEN(x) \ + (((x) & BIT_MASK_DDMACH0_DLEN) << BIT_SHIFT_DDMACH0_DLEN) +#define BITS_DDMACH0_DLEN (BIT_MASK_DDMACH0_DLEN << BIT_SHIFT_DDMACH0_DLEN) +#define BIT_CLEAR_DDMACH0_DLEN(x) ((x) & (~BITS_DDMACH0_DLEN)) +#define BIT_GET_DDMACH0_DLEN(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DLEN) & BIT_MASK_DDMACH0_DLEN) +#define BIT_SET_DDMACH0_DLEN(x, v) \ + (BIT_CLEAR_DDMACH0_DLEN(x) | BIT_DDMACH0_DLEN(v)) + +/* 2 REG_DDMA_CH1SA (Offset 0x1210) */ + +#define BIT_SHIFT_DDMACH1_SA 0 +#define BIT_MASK_DDMACH1_SA 0xffffffffL +#define BIT_DDMACH1_SA(x) (((x) & BIT_MASK_DDMACH1_SA) << BIT_SHIFT_DDMACH1_SA) +#define BITS_DDMACH1_SA (BIT_MASK_DDMACH1_SA << BIT_SHIFT_DDMACH1_SA) +#define BIT_CLEAR_DDMACH1_SA(x) ((x) & (~BITS_DDMACH1_SA)) +#define BIT_GET_DDMACH1_SA(x) \ + (((x) >> BIT_SHIFT_DDMACH1_SA) & BIT_MASK_DDMACH1_SA) +#define BIT_SET_DDMACH1_SA(x, v) (BIT_CLEAR_DDMACH1_SA(x) | BIT_DDMACH1_SA(v)) + +/* 2 REG_DDMA_CH1DA (Offset 0x1214) */ + +#define BIT_SHIFT_DDMACH1_DA 0 +#define BIT_MASK_DDMACH1_DA 0xffffffffL +#define BIT_DDMACH1_DA(x) (((x) & BIT_MASK_DDMACH1_DA) << BIT_SHIFT_DDMACH1_DA) +#define BITS_DDMACH1_DA (BIT_MASK_DDMACH1_DA << BIT_SHIFT_DDMACH1_DA) +#define BIT_CLEAR_DDMACH1_DA(x) ((x) & (~BITS_DDMACH1_DA)) +#define BIT_GET_DDMACH1_DA(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DA) & BIT_MASK_DDMACH1_DA) +#define BIT_SET_DDMACH1_DA(x, v) (BIT_CLEAR_DDMACH1_DA(x) | BIT_DDMACH1_DA(v)) + +/* 2 REG_DDMA_CH1CTRL (Offset 0x1218) */ + +#define BIT_DDMACH1_OWN BIT(31) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH1CTRL (Offset 0x1218) */ + +#define BIT_DDMACH1_IDMEM_ERR BIT(30) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_DDMA_CH1CTRL (Offset 0x1218) */ + +#define BIT_DDMACH1_ERR_MON BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH1CTRL (Offset 0x1218) */ + +#define BIT_DDMACH1_CHKSUM_EN BIT(29) +#define BIT_DDMACH1_DA_W_DISABLE BIT(28) +#define BIT_DDMACH1_CHKSUM_STS BIT(27) +#define BIT_DDMACH1_DDMA_MODE BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_DDMA_CH1CTRL (Offset 0x1218) */ + +#define BIT_DDMACH1_RESET_CHKSUM_STS BIT(25) +#define BIT_DDMACH1_CHKSUM_CONT BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH1CTRL (Offset 0x1218) */ + +#define BIT_SHIFT_DDMACH1_DLEN 0 +#define BIT_MASK_DDMACH1_DLEN 0x3ffff +#define BIT_DDMACH1_DLEN(x) \ + (((x) & BIT_MASK_DDMACH1_DLEN) << BIT_SHIFT_DDMACH1_DLEN) +#define BITS_DDMACH1_DLEN (BIT_MASK_DDMACH1_DLEN << BIT_SHIFT_DDMACH1_DLEN) +#define BIT_CLEAR_DDMACH1_DLEN(x) ((x) & (~BITS_DDMACH1_DLEN)) +#define BIT_GET_DDMACH1_DLEN(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DLEN) & BIT_MASK_DDMACH1_DLEN) +#define BIT_SET_DDMACH1_DLEN(x, v) \ + (BIT_CLEAR_DDMACH1_DLEN(x) | BIT_DDMACH1_DLEN(v)) + +/* 2 REG_DDMA_CH2SA (Offset 0x1220) */ + +#define BIT_SHIFT_DDMACH2_SA 0 +#define BIT_MASK_DDMACH2_SA 0xffffffffL +#define BIT_DDMACH2_SA(x) (((x) & BIT_MASK_DDMACH2_SA) << BIT_SHIFT_DDMACH2_SA) +#define BITS_DDMACH2_SA (BIT_MASK_DDMACH2_SA << BIT_SHIFT_DDMACH2_SA) +#define BIT_CLEAR_DDMACH2_SA(x) ((x) & (~BITS_DDMACH2_SA)) +#define BIT_GET_DDMACH2_SA(x) \ + (((x) >> BIT_SHIFT_DDMACH2_SA) & BIT_MASK_DDMACH2_SA) +#define BIT_SET_DDMACH2_SA(x, v) (BIT_CLEAR_DDMACH2_SA(x) | BIT_DDMACH2_SA(v)) + +/* 2 REG_DDMA_CH2DA (Offset 0x1224) */ + +#define BIT_SHIFT_DDMACH2_DA 0 +#define BIT_MASK_DDMACH2_DA 0xffffffffL +#define BIT_DDMACH2_DA(x) (((x) & BIT_MASK_DDMACH2_DA) << BIT_SHIFT_DDMACH2_DA) +#define BITS_DDMACH2_DA (BIT_MASK_DDMACH2_DA << BIT_SHIFT_DDMACH2_DA) +#define BIT_CLEAR_DDMACH2_DA(x) ((x) & (~BITS_DDMACH2_DA)) +#define BIT_GET_DDMACH2_DA(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DA) & BIT_MASK_DDMACH2_DA) +#define BIT_SET_DDMACH2_DA(x, v) (BIT_CLEAR_DDMACH2_DA(x) | BIT_DDMACH2_DA(v)) + +/* 2 REG_DDMA_CH2CTRL (Offset 0x1228) */ + +#define BIT_DDMACH2_OWN BIT(31) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH2CTRL (Offset 0x1228) */ + +#define BIT_DDMACH2_IDMEM_ERR BIT(30) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_DDMA_CH2CTRL (Offset 0x1228) */ + +#define BIT_DDMACH2_ERR_MON BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH2CTRL (Offset 0x1228) */ + +#define BIT_DDMACH2_CHKSUM_EN BIT(29) +#define BIT_DDMACH2_DA_W_DISABLE BIT(28) +#define BIT_DDMACH2_CHKSUM_STS BIT(27) +#define BIT_DDMACH2_DDMA_MODE BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_DDMA_CH2CTRL (Offset 0x1228) */ + +#define BIT_DDMACH2_RESET_CHKSUM_STS BIT(25) +#define BIT_DDMACH2_CHKSUM_CONT BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH2CTRL (Offset 0x1228) */ + +#define BIT_SHIFT_DDMACH2_DLEN 0 +#define BIT_MASK_DDMACH2_DLEN 0x3ffff +#define BIT_DDMACH2_DLEN(x) \ + (((x) & BIT_MASK_DDMACH2_DLEN) << BIT_SHIFT_DDMACH2_DLEN) +#define BITS_DDMACH2_DLEN (BIT_MASK_DDMACH2_DLEN << BIT_SHIFT_DDMACH2_DLEN) +#define BIT_CLEAR_DDMACH2_DLEN(x) ((x) & (~BITS_DDMACH2_DLEN)) +#define BIT_GET_DDMACH2_DLEN(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DLEN) & BIT_MASK_DDMACH2_DLEN) +#define BIT_SET_DDMACH2_DLEN(x, v) \ + (BIT_CLEAR_DDMACH2_DLEN(x) | BIT_DDMACH2_DLEN(v)) + +/* 2 REG_DDMA_CH3SA (Offset 0x1230) */ + +#define BIT_SHIFT_DDMACH3_SA 0 +#define BIT_MASK_DDMACH3_SA 0xffffffffL +#define BIT_DDMACH3_SA(x) (((x) & BIT_MASK_DDMACH3_SA) << BIT_SHIFT_DDMACH3_SA) +#define BITS_DDMACH3_SA (BIT_MASK_DDMACH3_SA << BIT_SHIFT_DDMACH3_SA) +#define BIT_CLEAR_DDMACH3_SA(x) ((x) & (~BITS_DDMACH3_SA)) +#define BIT_GET_DDMACH3_SA(x) \ + (((x) >> BIT_SHIFT_DDMACH3_SA) & BIT_MASK_DDMACH3_SA) +#define BIT_SET_DDMACH3_SA(x, v) (BIT_CLEAR_DDMACH3_SA(x) | BIT_DDMACH3_SA(v)) + +/* 2 REG_DDMA_CH3DA (Offset 0x1234) */ + +#define BIT_SHIFT_DDMACH3_DA 0 +#define BIT_MASK_DDMACH3_DA 0xffffffffL +#define BIT_DDMACH3_DA(x) (((x) & BIT_MASK_DDMACH3_DA) << BIT_SHIFT_DDMACH3_DA) +#define BITS_DDMACH3_DA (BIT_MASK_DDMACH3_DA << BIT_SHIFT_DDMACH3_DA) +#define BIT_CLEAR_DDMACH3_DA(x) ((x) & (~BITS_DDMACH3_DA)) +#define BIT_GET_DDMACH3_DA(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DA) & BIT_MASK_DDMACH3_DA) +#define BIT_SET_DDMACH3_DA(x, v) (BIT_CLEAR_DDMACH3_DA(x) | BIT_DDMACH3_DA(v)) + +/* 2 REG_DDMA_CH3CTRL (Offset 0x1238) */ + +#define BIT_DDMACH3_OWN BIT(31) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH3CTRL (Offset 0x1238) */ + +#define BIT_DDMACH3_IDMEM_ERR BIT(30) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_DDMA_CH3CTRL (Offset 0x1238) */ + +#define BIT_DDMACH3_ERR_MON BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH3CTRL (Offset 0x1238) */ + +#define BIT_DDMACH3_CHKSUM_EN BIT(29) +#define BIT_DDMACH3_DA_W_DISABLE BIT(28) +#define BIT_DDMACH3_CHKSUM_STS BIT(27) +#define BIT_DDMACH3_DDMA_MODE BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_DDMA_CH3CTRL (Offset 0x1238) */ + +#define BIT_DDMACH3_RESET_CHKSUM_STS BIT(25) +#define BIT_DDMACH3_CHKSUM_CONT BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH3CTRL (Offset 0x1238) */ + +#define BIT_SHIFT_DDMACH3_DLEN 0 +#define BIT_MASK_DDMACH3_DLEN 0x3ffff +#define BIT_DDMACH3_DLEN(x) \ + (((x) & BIT_MASK_DDMACH3_DLEN) << BIT_SHIFT_DDMACH3_DLEN) +#define BITS_DDMACH3_DLEN (BIT_MASK_DDMACH3_DLEN << BIT_SHIFT_DDMACH3_DLEN) +#define BIT_CLEAR_DDMACH3_DLEN(x) ((x) & (~BITS_DDMACH3_DLEN)) +#define BIT_GET_DDMACH3_DLEN(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DLEN) & BIT_MASK_DDMACH3_DLEN) +#define BIT_SET_DDMACH3_DLEN(x, v) \ + (BIT_CLEAR_DDMACH3_DLEN(x) | BIT_DDMACH3_DLEN(v)) + +/* 2 REG_DDMA_CH4SA (Offset 0x1240) */ + +#define BIT_SHIFT_DDMACH4_SA 0 +#define BIT_MASK_DDMACH4_SA 0xffffffffL +#define BIT_DDMACH4_SA(x) (((x) & BIT_MASK_DDMACH4_SA) << BIT_SHIFT_DDMACH4_SA) +#define BITS_DDMACH4_SA (BIT_MASK_DDMACH4_SA << BIT_SHIFT_DDMACH4_SA) +#define BIT_CLEAR_DDMACH4_SA(x) ((x) & (~BITS_DDMACH4_SA)) +#define BIT_GET_DDMACH4_SA(x) \ + (((x) >> BIT_SHIFT_DDMACH4_SA) & BIT_MASK_DDMACH4_SA) +#define BIT_SET_DDMACH4_SA(x, v) (BIT_CLEAR_DDMACH4_SA(x) | BIT_DDMACH4_SA(v)) + +/* 2 REG_DDMA_CH4DA (Offset 0x1244) */ + +#define BIT_SHIFT_DDMACH4_DA 0 +#define BIT_MASK_DDMACH4_DA 0xffffffffL +#define BIT_DDMACH4_DA(x) (((x) & BIT_MASK_DDMACH4_DA) << BIT_SHIFT_DDMACH4_DA) +#define BITS_DDMACH4_DA (BIT_MASK_DDMACH4_DA << BIT_SHIFT_DDMACH4_DA) +#define BIT_CLEAR_DDMACH4_DA(x) ((x) & (~BITS_DDMACH4_DA)) +#define BIT_GET_DDMACH4_DA(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DA) & BIT_MASK_DDMACH4_DA) +#define BIT_SET_DDMACH4_DA(x, v) (BIT_CLEAR_DDMACH4_DA(x) | BIT_DDMACH4_DA(v)) + +/* 2 REG_DDMA_CH4CTRL (Offset 0x1248) */ + +#define BIT_DDMACH4_OWN BIT(31) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH4CTRL (Offset 0x1248) */ + +#define BIT_DDMACH4_IDMEM_ERR BIT(30) +#define BIT_DDMACH5_IDMEM_ERR BIT(30) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_DDMA_CH4CTRL (Offset 0x1248) */ + +#define BIT_DDMACH4_ERR_MON BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH4CTRL (Offset 0x1248) */ + +#define BIT_DDMACH4_CHKSUM_EN BIT(29) +#define BIT_DDMACH4_DA_W_DISABLE BIT(28) +#define BIT_DDMACH4_CHKSUM_STS BIT(27) +#define BIT_DDMACH4_DDMA_MODE BIT(26) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_DDMA_CH4CTRL (Offset 0x1248) */ + +#define BIT_DDMACH4_RESET_CHKSUM_STS BIT(25) +#define BIT_DDMACH5_RESET_CHKSUM_STS BIT(25) +#define BIT_DDMACH4_CHKSUM_CONT BIT(24) +#define BIT_DDMACH5_CHKSUM_CONT BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_CH4CTRL (Offset 0x1248) */ + +#define BIT_SHIFT_DDMACH4_DLEN 0 +#define BIT_MASK_DDMACH4_DLEN 0x3ffff +#define BIT_DDMACH4_DLEN(x) \ + (((x) & BIT_MASK_DDMACH4_DLEN) << BIT_SHIFT_DDMACH4_DLEN) +#define BITS_DDMACH4_DLEN (BIT_MASK_DDMACH4_DLEN << BIT_SHIFT_DDMACH4_DLEN) +#define BIT_CLEAR_DDMACH4_DLEN(x) ((x) & (~BITS_DDMACH4_DLEN)) +#define BIT_GET_DDMACH4_DLEN(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DLEN) & BIT_MASK_DDMACH4_DLEN) +#define BIT_SET_DDMACH4_DLEN(x, v) \ + (BIT_CLEAR_DDMACH4_DLEN(x) | BIT_DDMACH4_DLEN(v)) + +/* 2 REG_DDMA_CH5SA (Offset 0x1250) */ + +#define BIT_SHIFT_DDMACH5_SA 0 +#define BIT_MASK_DDMACH5_SA 0xffffffffL +#define BIT_DDMACH5_SA(x) (((x) & BIT_MASK_DDMACH5_SA) << BIT_SHIFT_DDMACH5_SA) +#define BITS_DDMACH5_SA (BIT_MASK_DDMACH5_SA << BIT_SHIFT_DDMACH5_SA) +#define BIT_CLEAR_DDMACH5_SA(x) ((x) & (~BITS_DDMACH5_SA)) +#define BIT_GET_DDMACH5_SA(x) \ + (((x) >> BIT_SHIFT_DDMACH5_SA) & BIT_MASK_DDMACH5_SA) +#define BIT_SET_DDMACH5_SA(x, v) (BIT_CLEAR_DDMACH5_SA(x) | BIT_DDMACH5_SA(v)) + +/* 2 REG_DDMA_CH5DA (Offset 0x1254) */ + +#define BIT_DDMACH5_OWN BIT(31) +#define BIT_DDMACH5_CHKSUM_EN BIT(29) +#define BIT_DDMACH5_DA_W_DISABLE BIT(28) +#define BIT_DDMACH5_CHKSUM_STS BIT(27) +#define BIT_DDMACH5_DDMA_MODE BIT(26) + +#define BIT_SHIFT_DDMACH5_DA 0 +#define BIT_MASK_DDMACH5_DA 0xffffffffL +#define BIT_DDMACH5_DA(x) (((x) & BIT_MASK_DDMACH5_DA) << BIT_SHIFT_DDMACH5_DA) +#define BITS_DDMACH5_DA (BIT_MASK_DDMACH5_DA << BIT_SHIFT_DDMACH5_DA) +#define BIT_CLEAR_DDMACH5_DA(x) ((x) & (~BITS_DDMACH5_DA)) +#define BIT_GET_DDMACH5_DA(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DA) & BIT_MASK_DDMACH5_DA) +#define BIT_SET_DDMACH5_DA(x, v) (BIT_CLEAR_DDMACH5_DA(x) | BIT_DDMACH5_DA(v)) + +#define BIT_SHIFT_DDMACH5_DLEN 0 +#define BIT_MASK_DDMACH5_DLEN 0x3ffff +#define BIT_DDMACH5_DLEN(x) \ + (((x) & BIT_MASK_DDMACH5_DLEN) << BIT_SHIFT_DDMACH5_DLEN) +#define BITS_DDMACH5_DLEN (BIT_MASK_DDMACH5_DLEN << BIT_SHIFT_DDMACH5_DLEN) +#define BIT_CLEAR_DDMACH5_DLEN(x) ((x) & (~BITS_DDMACH5_DLEN)) +#define BIT_GET_DDMACH5_DLEN(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DLEN) & BIT_MASK_DDMACH5_DLEN) +#define BIT_SET_DDMACH5_DLEN(x, v) \ + (BIT_CLEAR_DDMACH5_DLEN(x) | BIT_DDMACH5_DLEN(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_REG_DDMA_CH5CTRL (Offset 0x1258) */ + +#define BIT_DDMACH5_ERR_MON BIT(30) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_DDMA_INT_MSK (Offset 0x12E0) */ + +#define BIT_DDMACH5_MSK BIT(5) +#define BIT_DDMACH4_MSK BIT(4) +#define BIT_DDMACH3_MSK BIT(3) +#define BIT_DDMACH2_MSK BIT(2) +#define BIT_DDMACH1_MSK BIT(1) +#define BIT_DDMACH0_MSK BIT(0) + +/* 2 REG_DDMA_CHSTATUS (Offset 0x12E8) */ + +#define BIT_DDMACH5_BUSY BIT(5) +#define BIT_DDMACH4_BUSY BIT(4) +#define BIT_DDMACH3_BUSY BIT(3) +#define BIT_DDMACH2_BUSY BIT(2) +#define BIT_DDMACH1_BUSY BIT(1) +#define BIT_DDMACH0_BUSY BIT(0) + +/* 2 REG_DDMA_CHKSUM (Offset 0x12F0) */ + +#define BIT_SHIFT_IDDMA0_CHKSUM 0 +#define BIT_MASK_IDDMA0_CHKSUM 0xffff +#define BIT_IDDMA0_CHKSUM(x) \ + (((x) & BIT_MASK_IDDMA0_CHKSUM) << BIT_SHIFT_IDDMA0_CHKSUM) +#define BITS_IDDMA0_CHKSUM (BIT_MASK_IDDMA0_CHKSUM << BIT_SHIFT_IDDMA0_CHKSUM) +#define BIT_CLEAR_IDDMA0_CHKSUM(x) ((x) & (~BITS_IDDMA0_CHKSUM)) +#define BIT_GET_IDDMA0_CHKSUM(x) \ + (((x) >> BIT_SHIFT_IDDMA0_CHKSUM) & BIT_MASK_IDDMA0_CHKSUM) +#define BIT_SET_IDDMA0_CHKSUM(x, v) \ + (BIT_CLEAR_IDDMA0_CHKSUM(x) | BIT_IDDMA0_CHKSUM(v)) + +/* 2 REG_DDMA_MONITOR (Offset 0x12FC) */ + +#define BIT_IDDMA0_PERMU_UNDERFLOW BIT(14) +#define BIT_IDDMA0_FIFO_UNDERFLOW BIT(13) +#define BIT_IDDMA0_FIFO_OVERFLOW BIT(12) +#define BIT_CH5_ERR BIT(5) +#define BIT_CH4_ERR BIT(4) +#define BIT_CH3_ERR BIT(3) +#define BIT_CH2_ERR BIT(2) +#define BIT_CH1_ERR BIT(1) +#define BIT_CH0_ERR BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_STC_INT_CS (Offset 0x1300) */ + +#define BIT_STC_INT_EN BIT(31) +#define BIT_STC_INT_GRP_EN BIT(31) + +#define BIT_SHIFT_STC_INT_FLAG 16 +#define BIT_MASK_STC_INT_FLAG 0xff +#define BIT_STC_INT_FLAG(x) \ + (((x) & BIT_MASK_STC_INT_FLAG) << BIT_SHIFT_STC_INT_FLAG) +#define BITS_STC_INT_FLAG (BIT_MASK_STC_INT_FLAG << BIT_SHIFT_STC_INT_FLAG) +#define BIT_CLEAR_STC_INT_FLAG(x) ((x) & (~BITS_STC_INT_FLAG)) +#define BIT_GET_STC_INT_FLAG(x) \ + (((x) >> BIT_SHIFT_STC_INT_FLAG) & BIT_MASK_STC_INT_FLAG) +#define BIT_SET_STC_INT_FLAG(x, v) \ + (BIT_CLEAR_STC_INT_FLAG(x) | BIT_STC_INT_FLAG(v)) + +#define BIT_SHIFT_STC_INT_IDX 8 +#define BIT_MASK_STC_INT_IDX 0x7 +#define BIT_STC_INT_IDX(x) \ + (((x) & BIT_MASK_STC_INT_IDX) << BIT_SHIFT_STC_INT_IDX) +#define BITS_STC_INT_IDX (BIT_MASK_STC_INT_IDX << BIT_SHIFT_STC_INT_IDX) +#define BIT_CLEAR_STC_INT_IDX(x) ((x) & (~BITS_STC_INT_IDX)) +#define BIT_GET_STC_INT_IDX(x) \ + (((x) >> BIT_SHIFT_STC_INT_IDX) & BIT_MASK_STC_INT_IDX) +#define BIT_SET_STC_INT_IDX(x, v) \ + (BIT_CLEAR_STC_INT_IDX(x) | BIT_STC_INT_IDX(v)) + +#define BIT_SHIFT_STC_INT_EXPECT_LS 8 +#define BIT_MASK_STC_INT_EXPECT_LS 0x3f +#define BIT_STC_INT_EXPECT_LS(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_LS) << BIT_SHIFT_STC_INT_EXPECT_LS) +#define BITS_STC_INT_EXPECT_LS \ + (BIT_MASK_STC_INT_EXPECT_LS << BIT_SHIFT_STC_INT_EXPECT_LS) +#define BIT_CLEAR_STC_INT_EXPECT_LS(x) ((x) & (~BITS_STC_INT_EXPECT_LS)) +#define BIT_GET_STC_INT_EXPECT_LS(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS) & BIT_MASK_STC_INT_EXPECT_LS) +#define BIT_SET_STC_INT_EXPECT_LS(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_LS(x) | BIT_STC_INT_EXPECT_LS(v)) + +#define BIT_SHIFT_STC_INT_REALTIME_CS 0 +#define BIT_MASK_STC_INT_REALTIME_CS 0x3f +#define BIT_STC_INT_REALTIME_CS(x) \ + (((x) & BIT_MASK_STC_INT_REALTIME_CS) << BIT_SHIFT_STC_INT_REALTIME_CS) +#define BITS_STC_INT_REALTIME_CS \ + (BIT_MASK_STC_INT_REALTIME_CS << BIT_SHIFT_STC_INT_REALTIME_CS) +#define BIT_CLEAR_STC_INT_REALTIME_CS(x) ((x) & (~BITS_STC_INT_REALTIME_CS)) +#define BIT_GET_STC_INT_REALTIME_CS(x) \ + (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS) & BIT_MASK_STC_INT_REALTIME_CS) +#define BIT_SET_STC_INT_REALTIME_CS(x, v) \ + (BIT_CLEAR_STC_INT_REALTIME_CS(x) | BIT_STC_INT_REALTIME_CS(v)) + +#define BIT_SHIFT_STC_INT_EXPECT_CS 0 +#define BIT_MASK_STC_INT_EXPECT_CS 0x3f +#define BIT_STC_INT_EXPECT_CS(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_CS) << BIT_SHIFT_STC_INT_EXPECT_CS) +#define BITS_STC_INT_EXPECT_CS \ + (BIT_MASK_STC_INT_EXPECT_CS << BIT_SHIFT_STC_INT_EXPECT_CS) +#define BIT_CLEAR_STC_INT_EXPECT_CS(x) ((x) & (~BITS_STC_INT_EXPECT_CS)) +#define BIT_GET_STC_INT_EXPECT_CS(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS) & BIT_MASK_STC_INT_EXPECT_CS) +#define BIT_SET_STC_INT_EXPECT_CS(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_CS(x) | BIT_STC_INT_EXPECT_CS(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH4_ACH5_TXBD_NUM (Offset 0x130C) */ + +#define BIT_PCIE_ACH5_FLAG BIT(30) + +#define BIT_SHIFT_ACH5_DESC_MODE 28 +#define BIT_MASK_ACH5_DESC_MODE 0x3 +#define BIT_ACH5_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH5_DESC_MODE) << BIT_SHIFT_ACH5_DESC_MODE) +#define BITS_ACH5_DESC_MODE \ + (BIT_MASK_ACH5_DESC_MODE << BIT_SHIFT_ACH5_DESC_MODE) +#define BIT_CLEAR_ACH5_DESC_MODE(x) ((x) & (~BITS_ACH5_DESC_MODE)) +#define BIT_GET_ACH5_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH5_DESC_MODE) & BIT_MASK_ACH5_DESC_MODE) +#define BIT_SET_ACH5_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH5_DESC_MODE(x) | BIT_ACH5_DESC_MODE(v)) + +#define BIT_SHIFT_ACH5_DESC_NUM 16 +#define BIT_MASK_ACH5_DESC_NUM 0xfff +#define BIT_ACH5_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH5_DESC_NUM) << BIT_SHIFT_ACH5_DESC_NUM) +#define BITS_ACH5_DESC_NUM (BIT_MASK_ACH5_DESC_NUM << BIT_SHIFT_ACH5_DESC_NUM) +#define BIT_CLEAR_ACH5_DESC_NUM(x) ((x) & (~BITS_ACH5_DESC_NUM)) +#define BIT_GET_ACH5_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH5_DESC_NUM) & BIT_MASK_ACH5_DESC_NUM) +#define BIT_SET_ACH5_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH5_DESC_NUM(x) | BIT_ACH5_DESC_NUM(v)) + +#define BIT_PCIE_ACH4_FLAG BIT(14) + +#define BIT_SHIFT_ACH4_DESC_MODE 12 +#define BIT_MASK_ACH4_DESC_MODE 0x3 +#define BIT_ACH4_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH4_DESC_MODE) << BIT_SHIFT_ACH4_DESC_MODE) +#define BITS_ACH4_DESC_MODE \ + (BIT_MASK_ACH4_DESC_MODE << BIT_SHIFT_ACH4_DESC_MODE) +#define BIT_CLEAR_ACH4_DESC_MODE(x) ((x) & (~BITS_ACH4_DESC_MODE)) +#define BIT_GET_ACH4_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH4_DESC_MODE) & BIT_MASK_ACH4_DESC_MODE) +#define BIT_SET_ACH4_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH4_DESC_MODE(x) | BIT_ACH4_DESC_MODE(v)) + +#define BIT_SHIFT_ACH4_DESC_NUM 0 +#define BIT_MASK_ACH4_DESC_NUM 0xfff +#define BIT_ACH4_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH4_DESC_NUM) << BIT_SHIFT_ACH4_DESC_NUM) +#define BITS_ACH4_DESC_NUM (BIT_MASK_ACH4_DESC_NUM << BIT_SHIFT_ACH4_DESC_NUM) +#define BIT_CLEAR_ACH4_DESC_NUM(x) ((x) & (~BITS_ACH4_DESC_NUM)) +#define BIT_GET_ACH4_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH4_DESC_NUM) & BIT_MASK_ACH4_DESC_NUM) +#define BIT_SET_ACH4_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH4_DESC_NUM(x) | BIT_ACH4_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_CMU_DLY_CTRL (Offset 0x1310) */ + +#define BIT_CMU_DLY_EN BIT(31) +#define BIT_CMU_DLY_MODE BIT(30) + +#define BIT_SHIFT_CMU_DLY_PRE_DIV 0 +#define BIT_MASK_CMU_DLY_PRE_DIV 0xff +#define BIT_CMU_DLY_PRE_DIV(x) \ + (((x) & BIT_MASK_CMU_DLY_PRE_DIV) << BIT_SHIFT_CMU_DLY_PRE_DIV) +#define BITS_CMU_DLY_PRE_DIV \ + (BIT_MASK_CMU_DLY_PRE_DIV << BIT_SHIFT_CMU_DLY_PRE_DIV) +#define BIT_CLEAR_CMU_DLY_PRE_DIV(x) ((x) & (~BITS_CMU_DLY_PRE_DIV)) +#define BIT_GET_CMU_DLY_PRE_DIV(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_PRE_DIV) & BIT_MASK_CMU_DLY_PRE_DIV) +#define BIT_SET_CMU_DLY_PRE_DIV(x, v) \ + (BIT_CLEAR_CMU_DLY_PRE_DIV(x) | BIT_CMU_DLY_PRE_DIV(v)) + +/* 2 REG_CMU_DLY_CFG (Offset 0x1314) */ + +#define BIT_SHIFT_CMU_DLY_LTR_A2I 24 +#define BIT_MASK_CMU_DLY_LTR_A2I 0xff +#define BIT_CMU_DLY_LTR_A2I(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_A2I) << BIT_SHIFT_CMU_DLY_LTR_A2I) +#define BITS_CMU_DLY_LTR_A2I \ + (BIT_MASK_CMU_DLY_LTR_A2I << BIT_SHIFT_CMU_DLY_LTR_A2I) +#define BIT_CLEAR_CMU_DLY_LTR_A2I(x) ((x) & (~BITS_CMU_DLY_LTR_A2I)) +#define BIT_GET_CMU_DLY_LTR_A2I(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_A2I) & BIT_MASK_CMU_DLY_LTR_A2I) +#define BIT_SET_CMU_DLY_LTR_A2I(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_A2I(x) | BIT_CMU_DLY_LTR_A2I(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_I2A 16 +#define BIT_MASK_CMU_DLY_LTR_I2A 0xff +#define BIT_CMU_DLY_LTR_I2A(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_I2A) << BIT_SHIFT_CMU_DLY_LTR_I2A) +#define BITS_CMU_DLY_LTR_I2A \ + (BIT_MASK_CMU_DLY_LTR_I2A << BIT_SHIFT_CMU_DLY_LTR_I2A) +#define BIT_CLEAR_CMU_DLY_LTR_I2A(x) ((x) & (~BITS_CMU_DLY_LTR_I2A)) +#define BIT_GET_CMU_DLY_LTR_I2A(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_I2A) & BIT_MASK_CMU_DLY_LTR_I2A) +#define BIT_SET_CMU_DLY_LTR_I2A(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_I2A(x) | BIT_CMU_DLY_LTR_I2A(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_IDLE 8 +#define BIT_MASK_CMU_DLY_LTR_IDLE 0xff +#define BIT_CMU_DLY_LTR_IDLE(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_IDLE) << BIT_SHIFT_CMU_DLY_LTR_IDLE) +#define BITS_CMU_DLY_LTR_IDLE \ + (BIT_MASK_CMU_DLY_LTR_IDLE << BIT_SHIFT_CMU_DLY_LTR_IDLE) +#define BIT_CLEAR_CMU_DLY_LTR_IDLE(x) ((x) & (~BITS_CMU_DLY_LTR_IDLE)) +#define BIT_GET_CMU_DLY_LTR_IDLE(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_IDLE) & BIT_MASK_CMU_DLY_LTR_IDLE) +#define BIT_SET_CMU_DLY_LTR_IDLE(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_IDLE(x) | BIT_CMU_DLY_LTR_IDLE(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_ACT 0 +#define BIT_MASK_CMU_DLY_LTR_ACT 0xff +#define BIT_CMU_DLY_LTR_ACT(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_ACT) << BIT_SHIFT_CMU_DLY_LTR_ACT) +#define BITS_CMU_DLY_LTR_ACT \ + (BIT_MASK_CMU_DLY_LTR_ACT << BIT_SHIFT_CMU_DLY_LTR_ACT) +#define BIT_CLEAR_CMU_DLY_LTR_ACT(x) ((x) & (~BITS_CMU_DLY_LTR_ACT)) +#define BIT_GET_CMU_DLY_LTR_ACT(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_ACT) & BIT_MASK_CMU_DLY_LTR_ACT) +#define BIT_SET_CMU_DLY_LTR_ACT(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_ACT(x) | BIT_CMU_DLY_LTR_ACT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWCMDQ_TXBD_IDX (Offset 0x1318) */ + +#define BIT_SHIFT_FWCMDQ_HW_IDX 16 +#define BIT_MASK_FWCMDQ_HW_IDX 0xfff +#define BIT_FWCMDQ_HW_IDX(x) \ + (((x) & BIT_MASK_FWCMDQ_HW_IDX) << BIT_SHIFT_FWCMDQ_HW_IDX) +#define BITS_FWCMDQ_HW_IDX (BIT_MASK_FWCMDQ_HW_IDX << BIT_SHIFT_FWCMDQ_HW_IDX) +#define BIT_CLEAR_FWCMDQ_HW_IDX(x) ((x) & (~BITS_FWCMDQ_HW_IDX)) +#define BIT_GET_FWCMDQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_HW_IDX) & BIT_MASK_FWCMDQ_HW_IDX) +#define BIT_SET_FWCMDQ_HW_IDX(x, v) \ + (BIT_CLEAR_FWCMDQ_HW_IDX(x) | BIT_FWCMDQ_HW_IDX(v)) + +#define BIT_SHIFT_FWCMDQ_HOST_IDX 0 +#define BIT_MASK_FWCMDQ_HOST_IDX 0xfff +#define BIT_FWCMDQ_HOST_IDX(x) \ + (((x) & BIT_MASK_FWCMDQ_HOST_IDX) << BIT_SHIFT_FWCMDQ_HOST_IDX) +#define BITS_FWCMDQ_HOST_IDX \ + (BIT_MASK_FWCMDQ_HOST_IDX << BIT_SHIFT_FWCMDQ_HOST_IDX) +#define BIT_CLEAR_FWCMDQ_HOST_IDX(x) ((x) & (~BITS_FWCMDQ_HOST_IDX)) +#define BIT_GET_FWCMDQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_HOST_IDX) & BIT_MASK_FWCMDQ_HOST_IDX) +#define BIT_SET_FWCMDQ_HOST_IDX(x, v) \ + (BIT_CLEAR_FWCMDQ_HOST_IDX(x) | BIT_FWCMDQ_HOST_IDX(v)) + +/* 2 REG_P0HI8Q_TXBD_IDX (Offset 0x131C) */ + +#define BIT_SHIFT_P0HI8Q_HW_IDX 16 +#define BIT_MASK_P0HI8Q_HW_IDX 0xfff +#define BIT_P0HI8Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI8Q_HW_IDX) << BIT_SHIFT_P0HI8Q_HW_IDX) +#define BITS_P0HI8Q_HW_IDX (BIT_MASK_P0HI8Q_HW_IDX << BIT_SHIFT_P0HI8Q_HW_IDX) +#define BIT_CLEAR_P0HI8Q_HW_IDX(x) ((x) & (~BITS_P0HI8Q_HW_IDX)) +#define BIT_GET_P0HI8Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI8Q_HW_IDX) & BIT_MASK_P0HI8Q_HW_IDX) +#define BIT_SET_P0HI8Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI8Q_HW_IDX(x) | BIT_P0HI8Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI8Q_HOST_IDX 0 +#define BIT_MASK_P0HI8Q_HOST_IDX 0xfff +#define BIT_P0HI8Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI8Q_HOST_IDX) << BIT_SHIFT_P0HI8Q_HOST_IDX) +#define BITS_P0HI8Q_HOST_IDX \ + (BIT_MASK_P0HI8Q_HOST_IDX << BIT_SHIFT_P0HI8Q_HOST_IDX) +#define BIT_CLEAR_P0HI8Q_HOST_IDX(x) ((x) & (~BITS_P0HI8Q_HOST_IDX)) +#define BIT_GET_P0HI8Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI8Q_HOST_IDX) & BIT_MASK_P0HI8Q_HOST_IDX) +#define BIT_SET_P0HI8Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI8Q_HOST_IDX(x) | BIT_P0HI8Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_H2CQ_TXBD_DESA (Offset 0x1320) */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA 0 +#define BIT_MASK_H2CQ_TXBD_DESA 0xffffffffffffffffL +#define BIT_H2CQ_TXBD_DESA(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA) << BIT_SHIFT_H2CQ_TXBD_DESA) +#define BITS_H2CQ_TXBD_DESA \ + (BIT_MASK_H2CQ_TXBD_DESA << BIT_SHIFT_H2CQ_TXBD_DESA) +#define BIT_CLEAR_H2CQ_TXBD_DESA(x) ((x) & (~BITS_H2CQ_TXBD_DESA)) +#define BIT_GET_H2CQ_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA) & BIT_MASK_H2CQ_TXBD_DESA) +#define BIT_SET_H2CQ_TXBD_DESA(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA(x) | BIT_H2CQ_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_H2CQ_TXBD_DESA_L (Offset 0x1320) */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_L 0 +#define BIT_MASK_H2CQ_TXBD_DESA_L 0xffffffffL +#define BIT_H2CQ_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_L) << BIT_SHIFT_H2CQ_TXBD_DESA_L) +#define BITS_H2CQ_TXBD_DESA_L \ + (BIT_MASK_H2CQ_TXBD_DESA_L << BIT_SHIFT_H2CQ_TXBD_DESA_L) +#define BIT_CLEAR_H2CQ_TXBD_DESA_L(x) ((x) & (~BITS_H2CQ_TXBD_DESA_L)) +#define BIT_GET_H2CQ_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_L) & BIT_MASK_H2CQ_TXBD_DESA_L) +#define BIT_SET_H2CQ_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_L(x) | BIT_H2CQ_TXBD_DESA_L(v)) + +/* 2 REG_H2CQ_TXBD_DESA_H (Offset 0x1324) */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_H 0 +#define BIT_MASK_H2CQ_TXBD_DESA_H 0xffffffffL +#define BIT_H2CQ_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_H) << BIT_SHIFT_H2CQ_TXBD_DESA_H) +#define BITS_H2CQ_TXBD_DESA_H \ + (BIT_MASK_H2CQ_TXBD_DESA_H << BIT_SHIFT_H2CQ_TXBD_DESA_H) +#define BIT_CLEAR_H2CQ_TXBD_DESA_H(x) ((x) & (~BITS_H2CQ_TXBD_DESA_H)) +#define BIT_GET_H2CQ_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_H) & BIT_MASK_H2CQ_TXBD_DESA_H) +#define BIT_SET_H2CQ_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_H(x) | BIT_H2CQ_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_H2CQ_TXBD_NUM (Offset 0x1328) */ + +#define BIT_PCIE_H2CQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_H2CQ_TXBD_NUM (Offset 0x1328) */ + +#define BIT_HCI_H2CQ_FLAG BIT(14) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_H2CQ_TXBD_NUM (Offset 0x1328) */ + +#define BIT_SHIFT_H2CQ_DESC_MODE 12 +#define BIT_MASK_H2CQ_DESC_MODE 0x3 +#define BIT_H2CQ_DESC_MODE(x) \ + (((x) & BIT_MASK_H2CQ_DESC_MODE) << BIT_SHIFT_H2CQ_DESC_MODE) +#define BITS_H2CQ_DESC_MODE \ + (BIT_MASK_H2CQ_DESC_MODE << BIT_SHIFT_H2CQ_DESC_MODE) +#define BIT_CLEAR_H2CQ_DESC_MODE(x) ((x) & (~BITS_H2CQ_DESC_MODE)) +#define BIT_GET_H2CQ_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_MODE) & BIT_MASK_H2CQ_DESC_MODE) +#define BIT_SET_H2CQ_DESC_MODE(x, v) \ + (BIT_CLEAR_H2CQ_DESC_MODE(x) | BIT_H2CQ_DESC_MODE(v)) + +#define BIT_SHIFT_H2CQ_DESC_NUM 0 +#define BIT_MASK_H2CQ_DESC_NUM 0xfff +#define BIT_H2CQ_DESC_NUM(x) \ + (((x) & BIT_MASK_H2CQ_DESC_NUM) << BIT_SHIFT_H2CQ_DESC_NUM) +#define BITS_H2CQ_DESC_NUM (BIT_MASK_H2CQ_DESC_NUM << BIT_SHIFT_H2CQ_DESC_NUM) +#define BIT_CLEAR_H2CQ_DESC_NUM(x) ((x) & (~BITS_H2CQ_DESC_NUM)) +#define BIT_GET_H2CQ_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_NUM) & BIT_MASK_H2CQ_DESC_NUM) +#define BIT_SET_H2CQ_DESC_NUM(x, v) \ + (BIT_CLEAR_H2CQ_DESC_NUM(x) | BIT_H2CQ_DESC_NUM(v)) + +/* 2 REG_H2CQ_TXBD_IDX (Offset 0x132C) */ + +#define BIT_SHIFT_H2CQ_HW_IDX 16 +#define BIT_MASK_H2CQ_HW_IDX 0xfff +#define BIT_H2CQ_HW_IDX(x) \ + (((x) & BIT_MASK_H2CQ_HW_IDX) << BIT_SHIFT_H2CQ_HW_IDX) +#define BITS_H2CQ_HW_IDX (BIT_MASK_H2CQ_HW_IDX << BIT_SHIFT_H2CQ_HW_IDX) +#define BIT_CLEAR_H2CQ_HW_IDX(x) ((x) & (~BITS_H2CQ_HW_IDX)) +#define BIT_GET_H2CQ_HW_IDX(x) \ + (((x) >> BIT_SHIFT_H2CQ_HW_IDX) & BIT_MASK_H2CQ_HW_IDX) +#define BIT_SET_H2CQ_HW_IDX(x, v) \ + (BIT_CLEAR_H2CQ_HW_IDX(x) | BIT_H2CQ_HW_IDX(v)) + +#define BIT_SHIFT_H2CQ_HOST_IDX 0 +#define BIT_MASK_H2CQ_HOST_IDX 0xfff +#define BIT_H2CQ_HOST_IDX(x) \ + (((x) & BIT_MASK_H2CQ_HOST_IDX) << BIT_SHIFT_H2CQ_HOST_IDX) +#define BITS_H2CQ_HOST_IDX (BIT_MASK_H2CQ_HOST_IDX << BIT_SHIFT_H2CQ_HOST_IDX) +#define BIT_CLEAR_H2CQ_HOST_IDX(x) ((x) & (~BITS_H2CQ_HOST_IDX)) +#define BIT_GET_H2CQ_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_H2CQ_HOST_IDX) & BIT_MASK_H2CQ_HOST_IDX) +#define BIT_SET_H2CQ_HOST_IDX(x, v) \ + (BIT_CLEAR_H2CQ_HOST_IDX(x) | BIT_H2CQ_HOST_IDX(v)) + +/* 2 REG_H2CQ_CSR (Offset 0x1330) */ + +#define BIT_H2CQ_FULL BIT(31) +#define BIT_CLR_H2CQ_HOST_IDX BIT(16) +#define BIT_CLR_H2CQ_HW_IDX BIT(8) +#define BIT_STOP_H2CQ BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI9Q_TXBD_IDX (Offset 0x1334) */ + +#define BIT_SHIFT_P0HI9Q_HW_IDX 16 +#define BIT_MASK_P0HI9Q_HW_IDX 0xfff +#define BIT_P0HI9Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI9Q_HW_IDX) << BIT_SHIFT_P0HI9Q_HW_IDX) +#define BITS_P0HI9Q_HW_IDX (BIT_MASK_P0HI9Q_HW_IDX << BIT_SHIFT_P0HI9Q_HW_IDX) +#define BIT_CLEAR_P0HI9Q_HW_IDX(x) ((x) & (~BITS_P0HI9Q_HW_IDX)) +#define BIT_GET_P0HI9Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI9Q_HW_IDX) & BIT_MASK_P0HI9Q_HW_IDX) +#define BIT_SET_P0HI9Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI9Q_HW_IDX(x) | BIT_P0HI9Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI9Q_HOST_IDX 0 +#define BIT_MASK_P0HI9Q_HOST_IDX 0xfff +#define BIT_P0HI9Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI9Q_HOST_IDX) << BIT_SHIFT_P0HI9Q_HOST_IDX) +#define BITS_P0HI9Q_HOST_IDX \ + (BIT_MASK_P0HI9Q_HOST_IDX << BIT_SHIFT_P0HI9Q_HOST_IDX) +#define BIT_CLEAR_P0HI9Q_HOST_IDX(x) ((x) & (~BITS_P0HI9Q_HOST_IDX)) +#define BIT_GET_P0HI9Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI9Q_HOST_IDX) & BIT_MASK_P0HI9Q_HOST_IDX) +#define BIT_SET_P0HI9Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI9Q_HOST_IDX(x) | BIT_P0HI9Q_HOST_IDX(v)) + +/* 2 REG_P0HI10Q_TXBD_IDX (Offset 0x1338) */ + +#define BIT_SHIFT_P0HI10Q_HW_IDX 16 +#define BIT_MASK_P0HI10Q_HW_IDX 0xfff +#define BIT_P0HI10Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI10Q_HW_IDX) << BIT_SHIFT_P0HI10Q_HW_IDX) +#define BITS_P0HI10Q_HW_IDX \ + (BIT_MASK_P0HI10Q_HW_IDX << BIT_SHIFT_P0HI10Q_HW_IDX) +#define BIT_CLEAR_P0HI10Q_HW_IDX(x) ((x) & (~BITS_P0HI10Q_HW_IDX)) +#define BIT_GET_P0HI10Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI10Q_HW_IDX) & BIT_MASK_P0HI10Q_HW_IDX) +#define BIT_SET_P0HI10Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI10Q_HW_IDX(x) | BIT_P0HI10Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI10Q_HOST_IDX 0 +#define BIT_MASK_P0HI10Q_HOST_IDX 0xfff +#define BIT_P0HI10Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI10Q_HOST_IDX) << BIT_SHIFT_P0HI10Q_HOST_IDX) +#define BITS_P0HI10Q_HOST_IDX \ + (BIT_MASK_P0HI10Q_HOST_IDX << BIT_SHIFT_P0HI10Q_HOST_IDX) +#define BIT_CLEAR_P0HI10Q_HOST_IDX(x) ((x) & (~BITS_P0HI10Q_HOST_IDX)) +#define BIT_GET_P0HI10Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI10Q_HOST_IDX) & BIT_MASK_P0HI10Q_HOST_IDX) +#define BIT_SET_P0HI10Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI10Q_HOST_IDX(x) | BIT_P0HI10Q_HOST_IDX(v)) + +/* 2 REG_P0HI11Q_TXBD_IDX (Offset 0x133C) */ + +#define BIT_SHIFT_P0HI11Q_HW_IDX 16 +#define BIT_MASK_P0HI11Q_HW_IDX 0xfff +#define BIT_P0HI11Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI11Q_HW_IDX) << BIT_SHIFT_P0HI11Q_HW_IDX) +#define BITS_P0HI11Q_HW_IDX \ + (BIT_MASK_P0HI11Q_HW_IDX << BIT_SHIFT_P0HI11Q_HW_IDX) +#define BIT_CLEAR_P0HI11Q_HW_IDX(x) ((x) & (~BITS_P0HI11Q_HW_IDX)) +#define BIT_GET_P0HI11Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI11Q_HW_IDX) & BIT_MASK_P0HI11Q_HW_IDX) +#define BIT_SET_P0HI11Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI11Q_HW_IDX(x) | BIT_P0HI11Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI11Q_HOST_IDX 0 +#define BIT_MASK_P0HI11Q_HOST_IDX 0xfff +#define BIT_P0HI11Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI11Q_HOST_IDX) << BIT_SHIFT_P0HI11Q_HOST_IDX) +#define BITS_P0HI11Q_HOST_IDX \ + (BIT_MASK_P0HI11Q_HOST_IDX << BIT_SHIFT_P0HI11Q_HOST_IDX) +#define BIT_CLEAR_P0HI11Q_HOST_IDX(x) ((x) & (~BITS_P0HI11Q_HOST_IDX)) +#define BIT_GET_P0HI11Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI11Q_HOST_IDX) & BIT_MASK_P0HI11Q_HOST_IDX) +#define BIT_SET_P0HI11Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI11Q_HOST_IDX(x) | BIT_P0HI11Q_HOST_IDX(v)) + +/* 2 REG_P0HI12Q_TXBD_IDX (Offset 0x1340) */ + +#define BIT_SHIFT_P0HI12Q_HW_IDX 16 +#define BIT_MASK_P0HI12Q_HW_IDX 0xfff +#define BIT_P0HI12Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI12Q_HW_IDX) << BIT_SHIFT_P0HI12Q_HW_IDX) +#define BITS_P0HI12Q_HW_IDX \ + (BIT_MASK_P0HI12Q_HW_IDX << BIT_SHIFT_P0HI12Q_HW_IDX) +#define BIT_CLEAR_P0HI12Q_HW_IDX(x) ((x) & (~BITS_P0HI12Q_HW_IDX)) +#define BIT_GET_P0HI12Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI12Q_HW_IDX) & BIT_MASK_P0HI12Q_HW_IDX) +#define BIT_SET_P0HI12Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI12Q_HW_IDX(x) | BIT_P0HI12Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI12Q_HOST_IDX 0 +#define BIT_MASK_P0HI12Q_HOST_IDX 0xfff +#define BIT_P0HI12Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI12Q_HOST_IDX) << BIT_SHIFT_P0HI12Q_HOST_IDX) +#define BITS_P0HI12Q_HOST_IDX \ + (BIT_MASK_P0HI12Q_HOST_IDX << BIT_SHIFT_P0HI12Q_HOST_IDX) +#define BIT_CLEAR_P0HI12Q_HOST_IDX(x) ((x) & (~BITS_P0HI12Q_HOST_IDX)) +#define BIT_GET_P0HI12Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI12Q_HOST_IDX) & BIT_MASK_P0HI12Q_HOST_IDX) +#define BIT_SET_P0HI12Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI12Q_HOST_IDX(x) | BIT_P0HI12Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPL_BUFFER_MONITOR (Offset 0x1344) */ + +#define BIT_TXQFULL_FLAG BIT(19) + +#define BIT_SHIFT_RELAX_ORDERING_ATTR 17 +#define BIT_MASK_RELAX_ORDERING_ATTR 0x3 +#define BIT_RELAX_ORDERING_ATTR(x) \ + (((x) & BIT_MASK_RELAX_ORDERING_ATTR) << BIT_SHIFT_RELAX_ORDERING_ATTR) +#define BITS_RELAX_ORDERING_ATTR \ + (BIT_MASK_RELAX_ORDERING_ATTR << BIT_SHIFT_RELAX_ORDERING_ATTR) +#define BIT_CLEAR_RELAX_ORDERING_ATTR(x) ((x) & (~BITS_RELAX_ORDERING_ATTR)) +#define BIT_GET_RELAX_ORDERING_ATTR(x) \ + (((x) >> BIT_SHIFT_RELAX_ORDERING_ATTR) & BIT_MASK_RELAX_ORDERING_ATTR) +#define BIT_SET_RELAX_ORDERING_ATTR(x, v) \ + (BIT_CLEAR_RELAX_ORDERING_ATTR(x) | BIT_RELAX_ORDERING_ATTR(v)) + +#define BIT_CLR_QD_CPL_MIN_REMAIN BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI13Q_TXBD_IDX (Offset 0x1344) */ + +#define BIT_SHIFT_P0HI13Q_HW_IDX 16 +#define BIT_MASK_P0HI13Q_HW_IDX 0xfff +#define BIT_P0HI13Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI13Q_HW_IDX) << BIT_SHIFT_P0HI13Q_HW_IDX) +#define BITS_P0HI13Q_HW_IDX \ + (BIT_MASK_P0HI13Q_HW_IDX << BIT_SHIFT_P0HI13Q_HW_IDX) +#define BIT_CLEAR_P0HI13Q_HW_IDX(x) ((x) & (~BITS_P0HI13Q_HW_IDX)) +#define BIT_GET_P0HI13Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI13Q_HW_IDX) & BIT_MASK_P0HI13Q_HW_IDX) +#define BIT_SET_P0HI13Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI13Q_HW_IDX(x) | BIT_P0HI13Q_HW_IDX(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_CPL_BUFFER_MONITOR (Offset 0x1344) */ + +#define BIT_SHIFT_QD_CPL_MIN_REMAIN_ADDR 8 +#define BIT_MASK_QD_CPL_MIN_REMAIN_ADDR 0xff +#define BIT_QD_CPL_MIN_REMAIN_ADDR(x) \ + (((x) & BIT_MASK_QD_CPL_MIN_REMAIN_ADDR) \ + << BIT_SHIFT_QD_CPL_MIN_REMAIN_ADDR) +#define BITS_QD_CPL_MIN_REMAIN_ADDR \ + (BIT_MASK_QD_CPL_MIN_REMAIN_ADDR << BIT_SHIFT_QD_CPL_MIN_REMAIN_ADDR) +#define BIT_CLEAR_QD_CPL_MIN_REMAIN_ADDR(x) \ + ((x) & (~BITS_QD_CPL_MIN_REMAIN_ADDR)) +#define BIT_GET_QD_CPL_MIN_REMAIN_ADDR(x) \ + (((x) >> BIT_SHIFT_QD_CPL_MIN_REMAIN_ADDR) & \ + BIT_MASK_QD_CPL_MIN_REMAIN_ADDR) +#define BIT_SET_QD_CPL_MIN_REMAIN_ADDR(x, v) \ + (BIT_CLEAR_QD_CPL_MIN_REMAIN_ADDR(x) | BIT_QD_CPL_MIN_REMAIN_ADDR(v)) + +#define BIT_SHIFT_QD_CPL_CUR_REMAIN_ADDR 0 +#define BIT_MASK_QD_CPL_CUR_REMAIN_ADDR 0xff +#define BIT_QD_CPL_CUR_REMAIN_ADDR(x) \ + (((x) & BIT_MASK_QD_CPL_CUR_REMAIN_ADDR) \ + << BIT_SHIFT_QD_CPL_CUR_REMAIN_ADDR) +#define BITS_QD_CPL_CUR_REMAIN_ADDR \ + (BIT_MASK_QD_CPL_CUR_REMAIN_ADDR << BIT_SHIFT_QD_CPL_CUR_REMAIN_ADDR) +#define BIT_CLEAR_QD_CPL_CUR_REMAIN_ADDR(x) \ + ((x) & (~BITS_QD_CPL_CUR_REMAIN_ADDR)) +#define BIT_GET_QD_CPL_CUR_REMAIN_ADDR(x) \ + (((x) >> BIT_SHIFT_QD_CPL_CUR_REMAIN_ADDR) & \ + BIT_MASK_QD_CPL_CUR_REMAIN_ADDR) +#define BIT_SET_QD_CPL_CUR_REMAIN_ADDR(x, v) \ + (BIT_CLEAR_QD_CPL_CUR_REMAIN_ADDR(x) | BIT_QD_CPL_CUR_REMAIN_ADDR(v)) + +#define BIT_SHIFT_PTM_LOCAL_CLOCK 0 +#define BIT_MASK_PTM_LOCAL_CLOCK 0xffffffffL +#define BIT_PTM_LOCAL_CLOCK(x) \ + (((x) & BIT_MASK_PTM_LOCAL_CLOCK) << BIT_SHIFT_PTM_LOCAL_CLOCK) +#define BITS_PTM_LOCAL_CLOCK \ + (BIT_MASK_PTM_LOCAL_CLOCK << BIT_SHIFT_PTM_LOCAL_CLOCK) +#define BIT_CLEAR_PTM_LOCAL_CLOCK(x) ((x) & (~BITS_PTM_LOCAL_CLOCK)) +#define BIT_GET_PTM_LOCAL_CLOCK(x) \ + (((x) >> BIT_SHIFT_PTM_LOCAL_CLOCK) & BIT_MASK_PTM_LOCAL_CLOCK) +#define BIT_SET_PTM_LOCAL_CLOCK(x, v) \ + (BIT_CLEAR_PTM_LOCAL_CLOCK(x) | BIT_PTM_LOCAL_CLOCK(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI13Q_TXBD_IDX (Offset 0x1344) */ + +#define BIT_SHIFT_P0HI13Q_HOST_IDX 0 +#define BIT_MASK_P0HI13Q_HOST_IDX 0xfff +#define BIT_P0HI13Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI13Q_HOST_IDX) << BIT_SHIFT_P0HI13Q_HOST_IDX) +#define BITS_P0HI13Q_HOST_IDX \ + (BIT_MASK_P0HI13Q_HOST_IDX << BIT_SHIFT_P0HI13Q_HOST_IDX) +#define BIT_CLEAR_P0HI13Q_HOST_IDX(x) ((x) & (~BITS_P0HI13Q_HOST_IDX)) +#define BIT_GET_P0HI13Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI13Q_HOST_IDX) & BIT_MASK_P0HI13Q_HOST_IDX) +#define BIT_SET_P0HI13Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI13Q_HOST_IDX(x) | BIT_P0HI13Q_HOST_IDX(v)) + +/* 2 REG_P0HI14Q_TXBD_IDX (Offset 0x1348) */ + +#define BIT_SHIFT_P0HI14Q_HW_IDX 16 +#define BIT_MASK_P0HI14Q_HW_IDX 0xfff +#define BIT_P0HI14Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI14Q_HW_IDX) << BIT_SHIFT_P0HI14Q_HW_IDX) +#define BITS_P0HI14Q_HW_IDX \ + (BIT_MASK_P0HI14Q_HW_IDX << BIT_SHIFT_P0HI14Q_HW_IDX) +#define BIT_CLEAR_P0HI14Q_HW_IDX(x) ((x) & (~BITS_P0HI14Q_HW_IDX)) +#define BIT_GET_P0HI14Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI14Q_HW_IDX) & BIT_MASK_P0HI14Q_HW_IDX) +#define BIT_SET_P0HI14Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI14Q_HW_IDX(x) | BIT_P0HI14Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI14Q_HOST_IDX 0 +#define BIT_MASK_P0HI14Q_HOST_IDX 0xfff +#define BIT_P0HI14Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI14Q_HOST_IDX) << BIT_SHIFT_P0HI14Q_HOST_IDX) +#define BITS_P0HI14Q_HOST_IDX \ + (BIT_MASK_P0HI14Q_HOST_IDX << BIT_SHIFT_P0HI14Q_HOST_IDX) +#define BIT_CLEAR_P0HI14Q_HOST_IDX(x) ((x) & (~BITS_P0HI14Q_HOST_IDX)) +#define BIT_GET_P0HI14Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI14Q_HOST_IDX) & BIT_MASK_P0HI14Q_HOST_IDX) +#define BIT_SET_P0HI14Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI14Q_HOST_IDX(x) | BIT_P0HI14Q_HOST_IDX(v)) + +/* 2 REG_P0HI15Q_TXBD_IDX (Offset 0x134C) */ + +#define BIT_SHIFT_P0HI15Q_HW_IDX 16 +#define BIT_MASK_P0HI15Q_HW_IDX 0xfff +#define BIT_P0HI15Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI15Q_HW_IDX) << BIT_SHIFT_P0HI15Q_HW_IDX) +#define BITS_P0HI15Q_HW_IDX \ + (BIT_MASK_P0HI15Q_HW_IDX << BIT_SHIFT_P0HI15Q_HW_IDX) +#define BIT_CLEAR_P0HI15Q_HW_IDX(x) ((x) & (~BITS_P0HI15Q_HW_IDX)) +#define BIT_GET_P0HI15Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI15Q_HW_IDX) & BIT_MASK_P0HI15Q_HW_IDX) +#define BIT_SET_P0HI15Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI15Q_HW_IDX(x) | BIT_P0HI15Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI15Q_HOST_IDX 0 +#define BIT_MASK_P0HI15Q_HOST_IDX 0xfff +#define BIT_P0HI15Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI15Q_HOST_IDX) << BIT_SHIFT_P0HI15Q_HOST_IDX) +#define BITS_P0HI15Q_HOST_IDX \ + (BIT_MASK_P0HI15Q_HOST_IDX << BIT_SHIFT_P0HI15Q_HOST_IDX) +#define BIT_CLEAR_P0HI15Q_HOST_IDX(x) ((x) & (~BITS_P0HI15Q_HOST_IDX)) +#define BIT_GET_P0HI15Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI15Q_HOST_IDX) & BIT_MASK_P0HI15Q_HOST_IDX) +#define BIT_SET_P0HI15Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI15Q_HOST_IDX(x) | BIT_P0HI15Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */ + +#define BIT_AXI_RXDMA_TIMEOUT_RE BIT(21) +#define BIT_AXI_TXDMA_TIMEOUT_RE BIT(20) +#define BIT_AXI_DECERR_W_RE BIT(19) +#define BIT_AXI_DECERR_R_RE BIT(18) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */ + +#define BIT_CHANGE_PCIE_SPEED BIT(18) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */ + +#define BIT_AXI_SLVERR_W_RE BIT(17) +#define BIT_AXI_SLVERR_R_RE BIT(16) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */ + +#define BIT_SHIFT_GEN1_GEN2 16 +#define BIT_MASK_GEN1_GEN2 0x3 +#define BIT_GEN1_GEN2(x) (((x) & BIT_MASK_GEN1_GEN2) << BIT_SHIFT_GEN1_GEN2) +#define BITS_GEN1_GEN2 (BIT_MASK_GEN1_GEN2 << BIT_SHIFT_GEN1_GEN2) +#define BIT_CLEAR_GEN1_GEN2(x) ((x) & (~BITS_GEN1_GEN2)) +#define BIT_GET_GEN1_GEN2(x) (((x) >> BIT_SHIFT_GEN1_GEN2) & BIT_MASK_GEN1_GEN2) +#define BIT_SET_GEN1_GEN2(x, v) (BIT_CLEAR_GEN1_GEN2(x) | BIT_GEN1_GEN2(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */ + +#define BIT_AXI_RXDMA_TIMEOUT_IE BIT(13) +#define BIT_AXI_TXDMA_TIMEOUT_IE BIT(12) +#define BIT_AXI_DECERR_W_IE BIT(11) +#define BIT_AXI_DECERR_R_IE BIT(10) +#define BIT_AXI_SLVERR_W_IE BIT(9) +#define BIT_AXI_SLVERR_R_IE BIT(8) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */ + +#define BIT_SHIFT_RXDMA_ERROR_COUNTER 8 +#define BIT_MASK_RXDMA_ERROR_COUNTER 0xff +#define BIT_RXDMA_ERROR_COUNTER(x) \ + (((x) & BIT_MASK_RXDMA_ERROR_COUNTER) << BIT_SHIFT_RXDMA_ERROR_COUNTER) +#define BITS_RXDMA_ERROR_COUNTER \ + (BIT_MASK_RXDMA_ERROR_COUNTER << BIT_SHIFT_RXDMA_ERROR_COUNTER) +#define BIT_CLEAR_RXDMA_ERROR_COUNTER(x) ((x) & (~BITS_RXDMA_ERROR_COUNTER)) +#define BIT_GET_RXDMA_ERROR_COUNTER(x) \ + (((x) >> BIT_SHIFT_RXDMA_ERROR_COUNTER) & BIT_MASK_RXDMA_ERROR_COUNTER) +#define BIT_SET_RXDMA_ERROR_COUNTER(x, v) \ + (BIT_CLEAR_RXDMA_ERROR_COUNTER(x) | BIT_RXDMA_ERROR_COUNTER(v)) + +#define BIT_TXDMA_ERROR_HANDLE_STATUS BIT(7) +#define BIT_TXDMA_ERROR_PULSE BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */ + +#define BIT_AXI_RXDMA_TIMEOUT_FLAG BIT(5) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */ + +#define BIT_TXDMA_STUCK_ERROR_HANDLE_ENABLE BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */ + +#define BIT_AXI_TXDMA_TIMEOUT_FLAG BIT(4) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */ + +#define BIT_TXDMA_RETURN_ERROR_ENABLE BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */ + +#define BIT_AXI_DECERR_W_FLAG BIT(3) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */ + +#define BIT_RXDMA_ERROR_HANDLE_STATUS BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */ + +#define BIT_AXI_DECERR_R_FLAG BIT(2) +#define BIT_AXI_SLVERR_W_FLAG BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_TSFT_PTM_DIFF (Offset 0x1350) */ + +#define BIT_SHIFT_TSFT_PTM_DIFF 0 +#define BIT_MASK_TSFT_PTM_DIFF 0xffffffffL +#define BIT_TSFT_PTM_DIFF(x) \ + (((x) & BIT_MASK_TSFT_PTM_DIFF) << BIT_SHIFT_TSFT_PTM_DIFF) +#define BITS_TSFT_PTM_DIFF (BIT_MASK_TSFT_PTM_DIFF << BIT_SHIFT_TSFT_PTM_DIFF) +#define BIT_CLEAR_TSFT_PTM_DIFF(x) ((x) & (~BITS_TSFT_PTM_DIFF)) +#define BIT_GET_TSFT_PTM_DIFF(x) \ + (((x) >> BIT_SHIFT_TSFT_PTM_DIFF) & BIT_MASK_TSFT_PTM_DIFF) +#define BIT_SET_TSFT_PTM_DIFF(x, v) \ + (BIT_CLEAR_TSFT_PTM_DIFF(x) | BIT_TSFT_PTM_DIFF(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */ + +#define BIT_AXI_SLVERR_R_FLAG BIT(0) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */ + +#define BIT_SHIFT_AUTO_HANG_RELEASE 0 +#define BIT_MASK_AUTO_HANG_RELEASE 0x7 +#define BIT_AUTO_HANG_RELEASE(x) \ + (((x) & BIT_MASK_AUTO_HANG_RELEASE) << BIT_SHIFT_AUTO_HANG_RELEASE) +#define BITS_AUTO_HANG_RELEASE \ + (BIT_MASK_AUTO_HANG_RELEASE << BIT_SHIFT_AUTO_HANG_RELEASE) +#define BIT_CLEAR_AUTO_HANG_RELEASE(x) ((x) & (~BITS_AUTO_HANG_RELEASE)) +#define BIT_GET_AUTO_HANG_RELEASE(x) \ + (((x) >> BIT_SHIFT_AUTO_HANG_RELEASE) & BIT_MASK_AUTO_HANG_RELEASE) +#define BIT_SET_AUTO_HANG_RELEASE(x, v) \ + (BIT_CLEAR_AUTO_HANG_RELEASE(x) | BIT_AUTO_HANG_RELEASE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_TIME (Offset 0x1354) */ + +#define BIT_SHIFT_AXI_RECOVERY_TIME 24 +#define BIT_MASK_AXI_RECOVERY_TIME 0xff +#define BIT_AXI_RECOVERY_TIME(x) \ + (((x) & BIT_MASK_AXI_RECOVERY_TIME) << BIT_SHIFT_AXI_RECOVERY_TIME) +#define BITS_AXI_RECOVERY_TIME \ + (BIT_MASK_AXI_RECOVERY_TIME << BIT_SHIFT_AXI_RECOVERY_TIME) +#define BIT_CLEAR_AXI_RECOVERY_TIME(x) ((x) & (~BITS_AXI_RECOVERY_TIME)) +#define BIT_GET_AXI_RECOVERY_TIME(x) \ + (((x) >> BIT_SHIFT_AXI_RECOVERY_TIME) & BIT_MASK_AXI_RECOVERY_TIME) +#define BIT_SET_AXI_RECOVERY_TIME(x, v) \ + (BIT_CLEAR_AXI_RECOVERY_TIME(x) | BIT_AXI_RECOVERY_TIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PTM_CTRL_STATUS (Offset 0x1354) */ + +#define BIT_BCNQ2_EMPTY BIT(23) +#define BIT_BCNQ1_EMPTY BIT(22) +#define BIT_BCNQ0_EMPTY BIT(21) +#define BIT_EVTQ_EMPTY BIT(20) +#define BIT_MGQ_CPU_EMPTY_V2 BIT(19) +#define BIT_BCNQ_EMPTY_V2 BIT(18) +#define BIT_HQQ_EMPTY_V2 BIT(17) + +#define BIT_SHIFT_TAIL_PKT_V1 16 +#define BIT_MASK_TAIL_PKT_V1 0xff +#define BIT_TAIL_PKT_V1(x) \ + (((x) & BIT_MASK_TAIL_PKT_V1) << BIT_SHIFT_TAIL_PKT_V1) +#define BITS_TAIL_PKT_V1 (BIT_MASK_TAIL_PKT_V1 << BIT_SHIFT_TAIL_PKT_V1) +#define BIT_CLEAR_TAIL_PKT_V1(x) ((x) & (~BITS_TAIL_PKT_V1)) +#define BIT_GET_TAIL_PKT_V1(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_V1) & BIT_MASK_TAIL_PKT_V1) +#define BIT_SET_TAIL_PKT_V1(x, v) \ + (BIT_CLEAR_TAIL_PKT_V1(x) | BIT_TAIL_PKT_V1(v)) + +#define BIT_MQQ_EMPTY_V3 BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_TIME (Offset 0x1354) */ + +#define BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL 12 +#define BIT_MASK_AXI_RXDMA_TIMEOUT_VAL 0xfff +#define BIT_AXI_RXDMA_TIMEOUT_VAL(x) \ + (((x) & BIT_MASK_AXI_RXDMA_TIMEOUT_VAL) \ + << BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL) +#define BITS_AXI_RXDMA_TIMEOUT_VAL \ + (BIT_MASK_AXI_RXDMA_TIMEOUT_VAL << BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL) +#define BIT_CLEAR_AXI_RXDMA_TIMEOUT_VAL(x) ((x) & (~BITS_AXI_RXDMA_TIMEOUT_VAL)) +#define BIT_GET_AXI_RXDMA_TIMEOUT_VAL(x) \ + (((x) >> BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL) & \ + BIT_MASK_AXI_RXDMA_TIMEOUT_VAL) +#define BIT_SET_AXI_RXDMA_TIMEOUT_VAL(x, v) \ + (BIT_CLEAR_AXI_RXDMA_TIMEOUT_VAL(x) | BIT_AXI_RXDMA_TIMEOUT_VAL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_PTM_CTRL_STATUS (Offset 0x1354) */ + +#define BIT_SHIFT_PKT_NUM_V1 8 +#define BIT_MASK_PKT_NUM_V1 0xff +#define BIT_PKT_NUM_V1(x) (((x) & BIT_MASK_PKT_NUM_V1) << BIT_SHIFT_PKT_NUM_V1) +#define BITS_PKT_NUM_V1 (BIT_MASK_PKT_NUM_V1 << BIT_SHIFT_PKT_NUM_V1) +#define BIT_CLEAR_PKT_NUM_V1(x) ((x) & (~BITS_PKT_NUM_V1)) +#define BIT_GET_PKT_NUM_V1(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_V1) & BIT_MASK_PKT_NUM_V1) +#define BIT_SET_PKT_NUM_V1(x, v) (BIT_CLEAR_PKT_NUM_V1(x) | BIT_PKT_NUM_V1(v)) + +#define BIT_SHIFT_QUEUEAC_V1 8 +#define BIT_MASK_QUEUEAC_V1 0x3 +#define BIT_QUEUEAC_V1(x) (((x) & BIT_MASK_QUEUEAC_V1) << BIT_SHIFT_QUEUEAC_V1) +#define BITS_QUEUEAC_V1 (BIT_MASK_QUEUEAC_V1 << BIT_SHIFT_QUEUEAC_V1) +#define BIT_CLEAR_QUEUEAC_V1(x) ((x) & (~BITS_QUEUEAC_V1)) +#define BIT_GET_QUEUEAC_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_V1) & BIT_MASK_QUEUEAC_V1) +#define BIT_SET_QUEUEAC_V1(x, v) (BIT_CLEAR_QUEUEAC_V1(x) | BIT_QUEUEAC_V1(v)) + +#define BIT_SHIFT_ACQ_STOP 5 +#define BIT_MASK_ACQ_STOP 0xffff +#define BIT_ACQ_STOP(x) (((x) & BIT_MASK_ACQ_STOP) << BIT_SHIFT_ACQ_STOP) +#define BITS_ACQ_STOP (BIT_MASK_ACQ_STOP << BIT_SHIFT_ACQ_STOP) +#define BIT_CLEAR_ACQ_STOP(x) ((x) & (~BITS_ACQ_STOP)) +#define BIT_GET_ACQ_STOP(x) (((x) >> BIT_SHIFT_ACQ_STOP) & BIT_MASK_ACQ_STOP) +#define BIT_SET_ACQ_STOP(x, v) (BIT_CLEAR_ACQ_STOP(x) | BIT_ACQ_STOP(v)) + +#define BIT_SHIFT_TSFT_PORT_SEL 3 +#define BIT_MASK_TSFT_PORT_SEL 0x3 +#define BIT_TSFT_PORT_SEL(x) \ + (((x) & BIT_MASK_TSFT_PORT_SEL) << BIT_SHIFT_TSFT_PORT_SEL) +#define BITS_TSFT_PORT_SEL (BIT_MASK_TSFT_PORT_SEL << BIT_SHIFT_TSFT_PORT_SEL) +#define BIT_CLEAR_TSFT_PORT_SEL(x) ((x) & (~BITS_TSFT_PORT_SEL)) +#define BIT_GET_TSFT_PORT_SEL(x) \ + (((x) >> BIT_SHIFT_TSFT_PORT_SEL) & BIT_MASK_TSFT_PORT_SEL) +#define BIT_SET_TSFT_PORT_SEL(x, v) \ + (BIT_CLEAR_TSFT_PORT_SEL(x) | BIT_TSFT_PORT_SEL(v)) + +#define BIT_PTM_CONTEXT_VALID BIT(2) +#define BIT_PTM_MANUL_UPDATE BIT(1) +#define BIT_PTM_AUTO_UPDATE BIT(0) + +#define BIT_SHIFT_HEAD_PKT_V1 0 +#define BIT_MASK_HEAD_PKT_V1 0xff +#define BIT_HEAD_PKT_V1(x) \ + (((x) & BIT_MASK_HEAD_PKT_V1) << BIT_SHIFT_HEAD_PKT_V1) +#define BITS_HEAD_PKT_V1 (BIT_MASK_HEAD_PKT_V1 << BIT_SHIFT_HEAD_PKT_V1) +#define BIT_CLEAR_HEAD_PKT_V1(x) ((x) & (~BITS_HEAD_PKT_V1)) +#define BIT_GET_HEAD_PKT_V1(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_V1) & BIT_MASK_HEAD_PKT_V1) +#define BIT_SET_HEAD_PKT_V1(x, v) \ + (BIT_CLEAR_HEAD_PKT_V1(x) | BIT_HEAD_PKT_V1(v)) + +#define BIT_SHIFT_QUEUEMACID_V1 0 +#define BIT_MASK_QUEUEMACID_V1 0x7f +#define BIT_QUEUEMACID_V1(x) \ + (((x) & BIT_MASK_QUEUEMACID_V1) << BIT_SHIFT_QUEUEMACID_V1) +#define BITS_QUEUEMACID_V1 (BIT_MASK_QUEUEMACID_V1 << BIT_SHIFT_QUEUEMACID_V1) +#define BIT_CLEAR_QUEUEMACID_V1(x) ((x) & (~BITS_QUEUEMACID_V1)) +#define BIT_GET_QUEUEMACID_V1(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_V1) & BIT_MASK_QUEUEMACID_V1) +#define BIT_SET_QUEUEMACID_V1(x, v) \ + (BIT_CLEAR_QUEUEMACID_V1(x) | BIT_QUEUEMACID_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_AXI_EXCEPT_TIME (Offset 0x1354) */ + +#define BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL 0 +#define BIT_MASK_AXI_TXDMA_TIMEOUT_VAL 0xfff +#define BIT_AXI_TXDMA_TIMEOUT_VAL(x) \ + (((x) & BIT_MASK_AXI_TXDMA_TIMEOUT_VAL) \ + << BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL) +#define BITS_AXI_TXDMA_TIMEOUT_VAL \ + (BIT_MASK_AXI_TXDMA_TIMEOUT_VAL << BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL) +#define BIT_CLEAR_AXI_TXDMA_TIMEOUT_VAL(x) ((x) & (~BITS_AXI_TXDMA_TIMEOUT_VAL)) +#define BIT_GET_AXI_TXDMA_TIMEOUT_VAL(x) \ + (((x) >> BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL) & \ + BIT_MASK_AXI_TXDMA_TIMEOUT_VAL) +#define BIT_SET_AXI_TXDMA_TIMEOUT_VAL(x, v) \ + (BIT_CLEAR_AXI_TXDMA_TIMEOUT_VAL(x) | BIT_AXI_TXDMA_TIMEOUT_VAL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DEBUG_STATE1 (Offset 0x1354) */ + +#define BIT_SHIFT_DEBUG_STATE1 0 +#define BIT_MASK_DEBUG_STATE1 0xffffffffL +#define BIT_DEBUG_STATE1(x) \ + (((x) & BIT_MASK_DEBUG_STATE1) << BIT_SHIFT_DEBUG_STATE1) +#define BITS_DEBUG_STATE1 (BIT_MASK_DEBUG_STATE1 << BIT_SHIFT_DEBUG_STATE1) +#define BIT_CLEAR_DEBUG_STATE1(x) ((x) & (~BITS_DEBUG_STATE1)) +#define BIT_GET_DEBUG_STATE1(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE1) & BIT_MASK_DEBUG_STATE1) +#define BIT_SET_DEBUG_STATE1(x, v) \ + (BIT_CLEAR_DEBUG_STATE1(x) | BIT_DEBUG_STATE1(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI8Q_TXBD_IDX (Offset 0x1358) */ + +#define BIT_SHIFT_HI8Q_HW_IDX 16 +#define BIT_MASK_HI8Q_HW_IDX 0xfff +#define BIT_HI8Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI8Q_HW_IDX) << BIT_SHIFT_HI8Q_HW_IDX) +#define BITS_HI8Q_HW_IDX (BIT_MASK_HI8Q_HW_IDX << BIT_SHIFT_HI8Q_HW_IDX) +#define BIT_CLEAR_HI8Q_HW_IDX(x) ((x) & (~BITS_HI8Q_HW_IDX)) +#define BIT_GET_HI8Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI8Q_HW_IDX) & BIT_MASK_HI8Q_HW_IDX) +#define BIT_SET_HI8Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI8Q_HW_IDX(x) | BIT_HI8Q_HW_IDX(v)) + +#define BIT_SHIFT_HI8Q_HOST_IDX 0 +#define BIT_MASK_HI8Q_HOST_IDX 0xfff +#define BIT_HI8Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI8Q_HOST_IDX) << BIT_SHIFT_HI8Q_HOST_IDX) +#define BITS_HI8Q_HOST_IDX (BIT_MASK_HI8Q_HOST_IDX << BIT_SHIFT_HI8Q_HOST_IDX) +#define BIT_CLEAR_HI8Q_HOST_IDX(x) ((x) & (~BITS_HI8Q_HOST_IDX)) +#define BIT_GET_HI8Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI8Q_HOST_IDX) & BIT_MASK_HI8Q_HOST_IDX) +#define BIT_SET_HI8Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI8Q_HOST_IDX(x) | BIT_HI8Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DEBUG_STATE2 (Offset 0x1358) */ + +#define BIT_SHIFT_DEBUG_STATE2 0 +#define BIT_MASK_DEBUG_STATE2 0xffffffffL +#define BIT_DEBUG_STATE2(x) \ + (((x) & BIT_MASK_DEBUG_STATE2) << BIT_SHIFT_DEBUG_STATE2) +#define BITS_DEBUG_STATE2 (BIT_MASK_DEBUG_STATE2 << BIT_SHIFT_DEBUG_STATE2) +#define BIT_CLEAR_DEBUG_STATE2(x) ((x) & (~BITS_DEBUG_STATE2)) +#define BIT_GET_DEBUG_STATE2(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE2) & BIT_MASK_DEBUG_STATE2) +#define BIT_SET_DEBUG_STATE2(x, v) \ + (BIT_CLEAR_DEBUG_STATE2(x) | BIT_DEBUG_STATE2(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI9Q_TXBD_IDX (Offset 0x135C) */ + +#define BIT_SHIFT_HI9Q_HW_IDX 16 +#define BIT_MASK_HI9Q_HW_IDX 0xfff +#define BIT_HI9Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI9Q_HW_IDX) << BIT_SHIFT_HI9Q_HW_IDX) +#define BITS_HI9Q_HW_IDX (BIT_MASK_HI9Q_HW_IDX << BIT_SHIFT_HI9Q_HW_IDX) +#define BIT_CLEAR_HI9Q_HW_IDX(x) ((x) & (~BITS_HI9Q_HW_IDX)) +#define BIT_GET_HI9Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI9Q_HW_IDX) & BIT_MASK_HI9Q_HW_IDX) +#define BIT_SET_HI9Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI9Q_HW_IDX(x) | BIT_HI9Q_HW_IDX(v)) + +#define BIT_SHIFT_HI9Q_HOST_IDX 0 +#define BIT_MASK_HI9Q_HOST_IDX 0xfff +#define BIT_HI9Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI9Q_HOST_IDX) << BIT_SHIFT_HI9Q_HOST_IDX) +#define BITS_HI9Q_HOST_IDX (BIT_MASK_HI9Q_HOST_IDX << BIT_SHIFT_HI9Q_HOST_IDX) +#define BIT_CLEAR_HI9Q_HOST_IDX(x) ((x) & (~BITS_HI9Q_HOST_IDX)) +#define BIT_GET_HI9Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI9Q_HOST_IDX) & BIT_MASK_HI9Q_HOST_IDX) +#define BIT_SET_HI9Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI9Q_HOST_IDX(x) | BIT_HI9Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_DEBUG_STATE3 (Offset 0x135C) */ + +#define BIT_SHIFT_DEBUG_STATE3 0 +#define BIT_MASK_DEBUG_STATE3 0xffffffffL +#define BIT_DEBUG_STATE3(x) \ + (((x) & BIT_MASK_DEBUG_STATE3) << BIT_SHIFT_DEBUG_STATE3) +#define BITS_DEBUG_STATE3 (BIT_MASK_DEBUG_STATE3 << BIT_SHIFT_DEBUG_STATE3) +#define BIT_CLEAR_DEBUG_STATE3(x) ((x) & (~BITS_DEBUG_STATE3)) +#define BIT_GET_DEBUG_STATE3(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE3) & BIT_MASK_DEBUG_STATE3) +#define BIT_SET_DEBUG_STATE3(x, v) \ + (BIT_CLEAR_DEBUG_STATE3(x) | BIT_DEBUG_STATE3(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI10Q_TXBD_IDX (Offset 0x1360) */ + +#define BIT_SHIFT_HI10Q_HW_IDX 16 +#define BIT_MASK_HI10Q_HW_IDX 0xfff +#define BIT_HI10Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI10Q_HW_IDX) << BIT_SHIFT_HI10Q_HW_IDX) +#define BITS_HI10Q_HW_IDX (BIT_MASK_HI10Q_HW_IDX << BIT_SHIFT_HI10Q_HW_IDX) +#define BIT_CLEAR_HI10Q_HW_IDX(x) ((x) & (~BITS_HI10Q_HW_IDX)) +#define BIT_GET_HI10Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI10Q_HW_IDX) & BIT_MASK_HI10Q_HW_IDX) +#define BIT_SET_HI10Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI10Q_HW_IDX(x) | BIT_HI10Q_HW_IDX(v)) + +#define BIT_SHIFT_HI10Q_HOST_IDX 0 +#define BIT_MASK_HI10Q_HOST_IDX 0xfff +#define BIT_HI10Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI10Q_HOST_IDX) << BIT_SHIFT_HI10Q_HOST_IDX) +#define BITS_HI10Q_HOST_IDX \ + (BIT_MASK_HI10Q_HOST_IDX << BIT_SHIFT_HI10Q_HOST_IDX) +#define BIT_CLEAR_HI10Q_HOST_IDX(x) ((x) & (~BITS_HI10Q_HOST_IDX)) +#define BIT_GET_HI10Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI10Q_HOST_IDX) & BIT_MASK_HI10Q_HOST_IDX) +#define BIT_SET_HI10Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI10Q_HOST_IDX(x) | BIT_HI10Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH5_TXBD_DESA_L (Offset 0x1360) */ + +#define BIT_SHIFT_ACH5_TXBD_DESA_L 0 +#define BIT_MASK_ACH5_TXBD_DESA_L 0xffffffffL +#define BIT_ACH5_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH5_TXBD_DESA_L) << BIT_SHIFT_ACH5_TXBD_DESA_L) +#define BITS_ACH5_TXBD_DESA_L \ + (BIT_MASK_ACH5_TXBD_DESA_L << BIT_SHIFT_ACH5_TXBD_DESA_L) +#define BIT_CLEAR_ACH5_TXBD_DESA_L(x) ((x) & (~BITS_ACH5_TXBD_DESA_L)) +#define BIT_GET_ACH5_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH5_TXBD_DESA_L) & BIT_MASK_ACH5_TXBD_DESA_L) +#define BIT_SET_ACH5_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH5_TXBD_DESA_L(x) | BIT_ACH5_TXBD_DESA_L(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI11Q_TXBD_IDX (Offset 0x1364) */ + +#define BIT_SHIFT_HI11Q_HW_IDX 16 +#define BIT_MASK_HI11Q_HW_IDX 0xfff +#define BIT_HI11Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI11Q_HW_IDX) << BIT_SHIFT_HI11Q_HW_IDX) +#define BITS_HI11Q_HW_IDX (BIT_MASK_HI11Q_HW_IDX << BIT_SHIFT_HI11Q_HW_IDX) +#define BIT_CLEAR_HI11Q_HW_IDX(x) ((x) & (~BITS_HI11Q_HW_IDX)) +#define BIT_GET_HI11Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI11Q_HW_IDX) & BIT_MASK_HI11Q_HW_IDX) +#define BIT_SET_HI11Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI11Q_HW_IDX(x) | BIT_HI11Q_HW_IDX(v)) + +#define BIT_SHIFT_HI11Q_HOST_IDX 0 +#define BIT_MASK_HI11Q_HOST_IDX 0xfff +#define BIT_HI11Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI11Q_HOST_IDX) << BIT_SHIFT_HI11Q_HOST_IDX) +#define BITS_HI11Q_HOST_IDX \ + (BIT_MASK_HI11Q_HOST_IDX << BIT_SHIFT_HI11Q_HOST_IDX) +#define BIT_CLEAR_HI11Q_HOST_IDX(x) ((x) & (~BITS_HI11Q_HOST_IDX)) +#define BIT_GET_HI11Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI11Q_HOST_IDX) & BIT_MASK_HI11Q_HOST_IDX) +#define BIT_SET_HI11Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI11Q_HOST_IDX(x) | BIT_HI11Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH5_TXBD_DESA_H (Offset 0x1364) */ + +#define BIT_SHIFT_ACH5_TXBD_DESA_H 0 +#define BIT_MASK_ACH5_TXBD_DESA_H 0xffffffffL +#define BIT_ACH5_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH5_TXBD_DESA_H) << BIT_SHIFT_ACH5_TXBD_DESA_H) +#define BITS_ACH5_TXBD_DESA_H \ + (BIT_MASK_ACH5_TXBD_DESA_H << BIT_SHIFT_ACH5_TXBD_DESA_H) +#define BIT_CLEAR_ACH5_TXBD_DESA_H(x) ((x) & (~BITS_ACH5_TXBD_DESA_H)) +#define BIT_GET_ACH5_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH5_TXBD_DESA_H) & BIT_MASK_ACH5_TXBD_DESA_H) +#define BIT_SET_ACH5_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH5_TXBD_DESA_H(x) | BIT_ACH5_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI12Q_TXBD_IDX (Offset 0x1368) */ + +#define BIT_SHIFT_HI12Q_HW_IDX 16 +#define BIT_MASK_HI12Q_HW_IDX 0xfff +#define BIT_HI12Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI12Q_HW_IDX) << BIT_SHIFT_HI12Q_HW_IDX) +#define BITS_HI12Q_HW_IDX (BIT_MASK_HI12Q_HW_IDX << BIT_SHIFT_HI12Q_HW_IDX) +#define BIT_CLEAR_HI12Q_HW_IDX(x) ((x) & (~BITS_HI12Q_HW_IDX)) +#define BIT_GET_HI12Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI12Q_HW_IDX) & BIT_MASK_HI12Q_HW_IDX) +#define BIT_SET_HI12Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI12Q_HW_IDX(x) | BIT_HI12Q_HW_IDX(v)) + +#define BIT_SHIFT_HI12Q_HOST_IDX 0 +#define BIT_MASK_HI12Q_HOST_IDX 0xfff +#define BIT_HI12Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI12Q_HOST_IDX) << BIT_SHIFT_HI12Q_HOST_IDX) +#define BITS_HI12Q_HOST_IDX \ + (BIT_MASK_HI12Q_HOST_IDX << BIT_SHIFT_HI12Q_HOST_IDX) +#define BIT_CLEAR_HI12Q_HOST_IDX(x) ((x) & (~BITS_HI12Q_HOST_IDX)) +#define BIT_GET_HI12Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI12Q_HOST_IDX) & BIT_MASK_HI12Q_HOST_IDX) +#define BIT_SET_HI12Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI12Q_HOST_IDX(x) | BIT_HI12Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH6_TXBD_DESA_L (Offset 0x1368) */ + +#define BIT_SHIFT_ACH6_TXBD_DESA_L 0 +#define BIT_MASK_ACH6_TXBD_DESA_L 0xffffffffL +#define BIT_ACH6_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH6_TXBD_DESA_L) << BIT_SHIFT_ACH6_TXBD_DESA_L) +#define BITS_ACH6_TXBD_DESA_L \ + (BIT_MASK_ACH6_TXBD_DESA_L << BIT_SHIFT_ACH6_TXBD_DESA_L) +#define BIT_CLEAR_ACH6_TXBD_DESA_L(x) ((x) & (~BITS_ACH6_TXBD_DESA_L)) +#define BIT_GET_ACH6_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH6_TXBD_DESA_L) & BIT_MASK_ACH6_TXBD_DESA_L) +#define BIT_SET_ACH6_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH6_TXBD_DESA_L(x) | BIT_ACH6_TXBD_DESA_L(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI13Q_TXBD_IDX (Offset 0x136C) */ + +#define BIT_SHIFT_HI13Q_HW_IDX 16 +#define BIT_MASK_HI13Q_HW_IDX 0xfff +#define BIT_HI13Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI13Q_HW_IDX) << BIT_SHIFT_HI13Q_HW_IDX) +#define BITS_HI13Q_HW_IDX (BIT_MASK_HI13Q_HW_IDX << BIT_SHIFT_HI13Q_HW_IDX) +#define BIT_CLEAR_HI13Q_HW_IDX(x) ((x) & (~BITS_HI13Q_HW_IDX)) +#define BIT_GET_HI13Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI13Q_HW_IDX) & BIT_MASK_HI13Q_HW_IDX) +#define BIT_SET_HI13Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI13Q_HW_IDX(x) | BIT_HI13Q_HW_IDX(v)) + +#define BIT_SHIFT_HI13Q_HOST_IDX 0 +#define BIT_MASK_HI13Q_HOST_IDX 0xfff +#define BIT_HI13Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI13Q_HOST_IDX) << BIT_SHIFT_HI13Q_HOST_IDX) +#define BITS_HI13Q_HOST_IDX \ + (BIT_MASK_HI13Q_HOST_IDX << BIT_SHIFT_HI13Q_HOST_IDX) +#define BIT_CLEAR_HI13Q_HOST_IDX(x) ((x) & (~BITS_HI13Q_HOST_IDX)) +#define BIT_GET_HI13Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI13Q_HOST_IDX) & BIT_MASK_HI13Q_HOST_IDX) +#define BIT_SET_HI13Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI13Q_HOST_IDX(x) | BIT_HI13Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH6_TXBD_DESA_H (Offset 0x136C) */ + +#define BIT_SHIFT_ACH6_TXBD_DESA_H 0 +#define BIT_MASK_ACH6_TXBD_DESA_H 0xffffffffL +#define BIT_ACH6_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH6_TXBD_DESA_H) << BIT_SHIFT_ACH6_TXBD_DESA_H) +#define BITS_ACH6_TXBD_DESA_H \ + (BIT_MASK_ACH6_TXBD_DESA_H << BIT_SHIFT_ACH6_TXBD_DESA_H) +#define BIT_CLEAR_ACH6_TXBD_DESA_H(x) ((x) & (~BITS_ACH6_TXBD_DESA_H)) +#define BIT_GET_ACH6_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH6_TXBD_DESA_H) & BIT_MASK_ACH6_TXBD_DESA_H) +#define BIT_SET_ACH6_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH6_TXBD_DESA_H(x) | BIT_ACH6_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI14Q_TXBD_IDX (Offset 0x1370) */ + +#define BIT_SHIFT_HI14Q_HW_IDX 16 +#define BIT_MASK_HI14Q_HW_IDX 0xfff +#define BIT_HI14Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI14Q_HW_IDX) << BIT_SHIFT_HI14Q_HW_IDX) +#define BITS_HI14Q_HW_IDX (BIT_MASK_HI14Q_HW_IDX << BIT_SHIFT_HI14Q_HW_IDX) +#define BIT_CLEAR_HI14Q_HW_IDX(x) ((x) & (~BITS_HI14Q_HW_IDX)) +#define BIT_GET_HI14Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI14Q_HW_IDX) & BIT_MASK_HI14Q_HW_IDX) +#define BIT_SET_HI14Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI14Q_HW_IDX(x) | BIT_HI14Q_HW_IDX(v)) + +#define BIT_SHIFT_HI14Q_HOST_IDX 0 +#define BIT_MASK_HI14Q_HOST_IDX 0xfff +#define BIT_HI14Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI14Q_HOST_IDX) << BIT_SHIFT_HI14Q_HOST_IDX) +#define BITS_HI14Q_HOST_IDX \ + (BIT_MASK_HI14Q_HOST_IDX << BIT_SHIFT_HI14Q_HOST_IDX) +#define BIT_CLEAR_HI14Q_HOST_IDX(x) ((x) & (~BITS_HI14Q_HOST_IDX)) +#define BIT_GET_HI14Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI14Q_HOST_IDX) & BIT_MASK_HI14Q_HOST_IDX) +#define BIT_SET_HI14Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI14Q_HOST_IDX(x) | BIT_HI14Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH7_TXBD_DESA_L (Offset 0x1370) */ + +#define BIT_SHIFT_ACH7_TXBD_DESA_L 0 +#define BIT_MASK_ACH7_TXBD_DESA_L 0xffffffffL +#define BIT_ACH7_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH7_TXBD_DESA_L) << BIT_SHIFT_ACH7_TXBD_DESA_L) +#define BITS_ACH7_TXBD_DESA_L \ + (BIT_MASK_ACH7_TXBD_DESA_L << BIT_SHIFT_ACH7_TXBD_DESA_L) +#define BIT_CLEAR_ACH7_TXBD_DESA_L(x) ((x) & (~BITS_ACH7_TXBD_DESA_L)) +#define BIT_GET_ACH7_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH7_TXBD_DESA_L) & BIT_MASK_ACH7_TXBD_DESA_L) +#define BIT_SET_ACH7_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH7_TXBD_DESA_L(x) | BIT_ACH7_TXBD_DESA_L(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI15Q_TXBD_IDX (Offset 0x1374) */ + +#define BIT_SHIFT_HI15Q_HW_IDX 16 +#define BIT_MASK_HI15Q_HW_IDX 0xfff +#define BIT_HI15Q_HW_IDX(x) \ + (((x) & BIT_MASK_HI15Q_HW_IDX) << BIT_SHIFT_HI15Q_HW_IDX) +#define BITS_HI15Q_HW_IDX (BIT_MASK_HI15Q_HW_IDX << BIT_SHIFT_HI15Q_HW_IDX) +#define BIT_CLEAR_HI15Q_HW_IDX(x) ((x) & (~BITS_HI15Q_HW_IDX)) +#define BIT_GET_HI15Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_HI15Q_HW_IDX) & BIT_MASK_HI15Q_HW_IDX) +#define BIT_SET_HI15Q_HW_IDX(x, v) \ + (BIT_CLEAR_HI15Q_HW_IDX(x) | BIT_HI15Q_HW_IDX(v)) + +#define BIT_SHIFT_HI15Q_HOST_IDX 0 +#define BIT_MASK_HI15Q_HOST_IDX 0xfff +#define BIT_HI15Q_HOST_IDX(x) \ + (((x) & BIT_MASK_HI15Q_HOST_IDX) << BIT_SHIFT_HI15Q_HOST_IDX) +#define BITS_HI15Q_HOST_IDX \ + (BIT_MASK_HI15Q_HOST_IDX << BIT_SHIFT_HI15Q_HOST_IDX) +#define BIT_CLEAR_HI15Q_HOST_IDX(x) ((x) & (~BITS_HI15Q_HOST_IDX)) +#define BIT_GET_HI15Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_HI15Q_HOST_IDX) & BIT_MASK_HI15Q_HOST_IDX) +#define BIT_SET_HI15Q_HOST_IDX(x, v) \ + (BIT_CLEAR_HI15Q_HOST_IDX(x) | BIT_HI15Q_HOST_IDX(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH7_TXBD_DESA_H (Offset 0x1374) */ + +#define BIT_SHIFT_ACH7_TXBD_DESA_H 0 +#define BIT_MASK_ACH7_TXBD_DESA_H 0xffffffffL +#define BIT_ACH7_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH7_TXBD_DESA_H) << BIT_SHIFT_ACH7_TXBD_DESA_H) +#define BITS_ACH7_TXBD_DESA_H \ + (BIT_MASK_ACH7_TXBD_DESA_H << BIT_SHIFT_ACH7_TXBD_DESA_H) +#define BIT_CLEAR_ACH7_TXBD_DESA_H(x) ((x) & (~BITS_ACH7_TXBD_DESA_H)) +#define BIT_GET_ACH7_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH7_TXBD_DESA_H) & BIT_MASK_ACH7_TXBD_DESA_H) +#define BIT_SET_ACH7_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH7_TXBD_DESA_H(x) | BIT_ACH7_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI8Q_TXBD_DESA (Offset 0x1378) */ + +#define BIT_SHIFT_HI8Q_TXBD_DESA 0 +#define BIT_MASK_HI8Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI8Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI8Q_TXBD_DESA) << BIT_SHIFT_HI8Q_TXBD_DESA) +#define BITS_HI8Q_TXBD_DESA \ + (BIT_MASK_HI8Q_TXBD_DESA << BIT_SHIFT_HI8Q_TXBD_DESA) +#define BIT_CLEAR_HI8Q_TXBD_DESA(x) ((x) & (~BITS_HI8Q_TXBD_DESA)) +#define BIT_GET_HI8Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI8Q_TXBD_DESA) & BIT_MASK_HI8Q_TXBD_DESA) +#define BIT_SET_HI8Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI8Q_TXBD_DESA(x) | BIT_HI8Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH8_TXBD_DESA_L (Offset 0x1378) */ + +#define BIT_SHIFT_ACH8_TXBD_DESA_L 0 +#define BIT_MASK_ACH8_TXBD_DESA_L 0xffffffffL +#define BIT_ACH8_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH8_TXBD_DESA_L) << BIT_SHIFT_ACH8_TXBD_DESA_L) +#define BITS_ACH8_TXBD_DESA_L \ + (BIT_MASK_ACH8_TXBD_DESA_L << BIT_SHIFT_ACH8_TXBD_DESA_L) +#define BIT_CLEAR_ACH8_TXBD_DESA_L(x) ((x) & (~BITS_ACH8_TXBD_DESA_L)) +#define BIT_GET_ACH8_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH8_TXBD_DESA_L) & BIT_MASK_ACH8_TXBD_DESA_L) +#define BIT_SET_ACH8_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH8_TXBD_DESA_L(x) | BIT_ACH8_TXBD_DESA_L(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_DMA_CFG_V1 (Offset 0x137C) */ + +#define BIT_TXHCI_EN_V1 BIT(26) +#define BIT_TXHCI_IDLE_V1 BIT(25) +#define BIT_DMA_PRI_EN_V1 BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH8_TXBD_DESA_H (Offset 0x137C) */ + +#define BIT_SHIFT_ACH8_TXBD_DESA_H 0 +#define BIT_MASK_ACH8_TXBD_DESA_H 0xffffffffL +#define BIT_ACH8_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH8_TXBD_DESA_H) << BIT_SHIFT_ACH8_TXBD_DESA_H) +#define BITS_ACH8_TXBD_DESA_H \ + (BIT_MASK_ACH8_TXBD_DESA_H << BIT_SHIFT_ACH8_TXBD_DESA_H) +#define BIT_CLEAR_ACH8_TXBD_DESA_H(x) ((x) & (~BITS_ACH8_TXBD_DESA_H)) +#define BIT_GET_ACH8_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH8_TXBD_DESA_H) & BIT_MASK_ACH8_TXBD_DESA_H) +#define BIT_SET_ACH8_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH8_TXBD_DESA_H(x) | BIT_ACH8_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI9Q_TXBD_DESA (Offset 0x1380) */ + +#define BIT_SHIFT_HI9Q_TXBD_DESA 0 +#define BIT_MASK_HI9Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI9Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI9Q_TXBD_DESA) << BIT_SHIFT_HI9Q_TXBD_DESA) +#define BITS_HI9Q_TXBD_DESA \ + (BIT_MASK_HI9Q_TXBD_DESA << BIT_SHIFT_HI9Q_TXBD_DESA) +#define BIT_CLEAR_HI9Q_TXBD_DESA(x) ((x) & (~BITS_HI9Q_TXBD_DESA)) +#define BIT_GET_HI9Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI9Q_TXBD_DESA) & BIT_MASK_HI9Q_TXBD_DESA) +#define BIT_SET_HI9Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI9Q_TXBD_DESA(x) | BIT_HI9Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH9_TXBD_DESA_L (Offset 0x1380) */ + +#define BIT_SHIFT_ACH9_TXBD_DESA_L 0 +#define BIT_MASK_ACH9_TXBD_DESA_L 0xffffffffL +#define BIT_ACH9_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH9_TXBD_DESA_L) << BIT_SHIFT_ACH9_TXBD_DESA_L) +#define BITS_ACH9_TXBD_DESA_L \ + (BIT_MASK_ACH9_TXBD_DESA_L << BIT_SHIFT_ACH9_TXBD_DESA_L) +#define BIT_CLEAR_ACH9_TXBD_DESA_L(x) ((x) & (~BITS_ACH9_TXBD_DESA_L)) +#define BIT_GET_ACH9_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH9_TXBD_DESA_L) & BIT_MASK_ACH9_TXBD_DESA_L) +#define BIT_SET_ACH9_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH9_TXBD_DESA_L(x) | BIT_ACH9_TXBD_DESA_L(v)) + +/* 2 REG_ACH9_TXBD_DESA_H (Offset 0x1384) */ + +#define BIT_SHIFT_ACH9_TXBD_DESA_H 0 +#define BIT_MASK_ACH9_TXBD_DESA_H 0xffffffffL +#define BIT_ACH9_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH9_TXBD_DESA_H) << BIT_SHIFT_ACH9_TXBD_DESA_H) +#define BITS_ACH9_TXBD_DESA_H \ + (BIT_MASK_ACH9_TXBD_DESA_H << BIT_SHIFT_ACH9_TXBD_DESA_H) +#define BIT_CLEAR_ACH9_TXBD_DESA_H(x) ((x) & (~BITS_ACH9_TXBD_DESA_H)) +#define BIT_GET_ACH9_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH9_TXBD_DESA_H) & BIT_MASK_ACH9_TXBD_DESA_H) +#define BIT_SET_ACH9_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH9_TXBD_DESA_H(x) | BIT_ACH9_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI10Q_TXBD_DESA (Offset 0x1388) */ + +#define BIT_SHIFT_HI10Q_TXBD_DESA 0 +#define BIT_MASK_HI10Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI10Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI10Q_TXBD_DESA) << BIT_SHIFT_HI10Q_TXBD_DESA) +#define BITS_HI10Q_TXBD_DESA \ + (BIT_MASK_HI10Q_TXBD_DESA << BIT_SHIFT_HI10Q_TXBD_DESA) +#define BIT_CLEAR_HI10Q_TXBD_DESA(x) ((x) & (~BITS_HI10Q_TXBD_DESA)) +#define BIT_GET_HI10Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI10Q_TXBD_DESA) & BIT_MASK_HI10Q_TXBD_DESA) +#define BIT_SET_HI10Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI10Q_TXBD_DESA(x) | BIT_HI10Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH10_TXBD_DESA_L (Offset 0x1388) */ + +#define BIT_SHIFT_ACH10_TXBD_DESA_L 0 +#define BIT_MASK_ACH10_TXBD_DESA_L 0xffffffffL +#define BIT_ACH10_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH10_TXBD_DESA_L) << BIT_SHIFT_ACH10_TXBD_DESA_L) +#define BITS_ACH10_TXBD_DESA_L \ + (BIT_MASK_ACH10_TXBD_DESA_L << BIT_SHIFT_ACH10_TXBD_DESA_L) +#define BIT_CLEAR_ACH10_TXBD_DESA_L(x) ((x) & (~BITS_ACH10_TXBD_DESA_L)) +#define BIT_GET_ACH10_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH10_TXBD_DESA_L) & BIT_MASK_ACH10_TXBD_DESA_L) +#define BIT_SET_ACH10_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH10_TXBD_DESA_L(x) | BIT_ACH10_TXBD_DESA_L(v)) + +/* 2 REG_ACH10_TXBD_DESA_H (Offset 0x138C) */ + +#define BIT_SHIFT_ACH10_TXBD_DESA_H 0 +#define BIT_MASK_ACH10_TXBD_DESA_H 0xffffffffL +#define BIT_ACH10_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH10_TXBD_DESA_H) << BIT_SHIFT_ACH10_TXBD_DESA_H) +#define BITS_ACH10_TXBD_DESA_H \ + (BIT_MASK_ACH10_TXBD_DESA_H << BIT_SHIFT_ACH10_TXBD_DESA_H) +#define BIT_CLEAR_ACH10_TXBD_DESA_H(x) ((x) & (~BITS_ACH10_TXBD_DESA_H)) +#define BIT_GET_ACH10_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH10_TXBD_DESA_H) & BIT_MASK_ACH10_TXBD_DESA_H) +#define BIT_SET_ACH10_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH10_TXBD_DESA_H(x) | BIT_ACH10_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI11Q_TXBD_DESA (Offset 0x1390) */ + +#define BIT_SHIFT_HI11Q_TXBD_DESA 0 +#define BIT_MASK_HI11Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI11Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI11Q_TXBD_DESA) << BIT_SHIFT_HI11Q_TXBD_DESA) +#define BITS_HI11Q_TXBD_DESA \ + (BIT_MASK_HI11Q_TXBD_DESA << BIT_SHIFT_HI11Q_TXBD_DESA) +#define BIT_CLEAR_HI11Q_TXBD_DESA(x) ((x) & (~BITS_HI11Q_TXBD_DESA)) +#define BIT_GET_HI11Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI11Q_TXBD_DESA) & BIT_MASK_HI11Q_TXBD_DESA) +#define BIT_SET_HI11Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI11Q_TXBD_DESA(x) | BIT_HI11Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH11_TXBD_DESA_L (Offset 0x1390) */ + +#define BIT_SHIFT_ACH11_TXBD_DESA_L 0 +#define BIT_MASK_ACH11_TXBD_DESA_L 0xffffffffL +#define BIT_ACH11_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH11_TXBD_DESA_L) << BIT_SHIFT_ACH11_TXBD_DESA_L) +#define BITS_ACH11_TXBD_DESA_L \ + (BIT_MASK_ACH11_TXBD_DESA_L << BIT_SHIFT_ACH11_TXBD_DESA_L) +#define BIT_CLEAR_ACH11_TXBD_DESA_L(x) ((x) & (~BITS_ACH11_TXBD_DESA_L)) +#define BIT_GET_ACH11_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH11_TXBD_DESA_L) & BIT_MASK_ACH11_TXBD_DESA_L) +#define BIT_SET_ACH11_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH11_TXBD_DESA_L(x) | BIT_ACH11_TXBD_DESA_L(v)) + +/* 2 REG_ACH11_TXBD_DESA_H (Offset 0x1394) */ + +#define BIT_SHIFT_ACH11_TXBD_DESA_H 0 +#define BIT_MASK_ACH11_TXBD_DESA_H 0xffffffffL +#define BIT_ACH11_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH11_TXBD_DESA_H) << BIT_SHIFT_ACH11_TXBD_DESA_H) +#define BITS_ACH11_TXBD_DESA_H \ + (BIT_MASK_ACH11_TXBD_DESA_H << BIT_SHIFT_ACH11_TXBD_DESA_H) +#define BIT_CLEAR_ACH11_TXBD_DESA_H(x) ((x) & (~BITS_ACH11_TXBD_DESA_H)) +#define BIT_GET_ACH11_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH11_TXBD_DESA_H) & BIT_MASK_ACH11_TXBD_DESA_H) +#define BIT_SET_ACH11_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH11_TXBD_DESA_H(x) | BIT_ACH11_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI12Q_TXBD_DESA (Offset 0x1398) */ + +#define BIT_SHIFT_HI12Q_TXBD_DESA 0 +#define BIT_MASK_HI12Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI12Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI12Q_TXBD_DESA) << BIT_SHIFT_HI12Q_TXBD_DESA) +#define BITS_HI12Q_TXBD_DESA \ + (BIT_MASK_HI12Q_TXBD_DESA << BIT_SHIFT_HI12Q_TXBD_DESA) +#define BIT_CLEAR_HI12Q_TXBD_DESA(x) ((x) & (~BITS_HI12Q_TXBD_DESA)) +#define BIT_GET_HI12Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI12Q_TXBD_DESA) & BIT_MASK_HI12Q_TXBD_DESA) +#define BIT_SET_HI12Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI12Q_TXBD_DESA(x) | BIT_HI12Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH12_TXBD_DESA_L (Offset 0x1398) */ + +#define BIT_SHIFT_ACH12_TXBD_DESA_L 0 +#define BIT_MASK_ACH12_TXBD_DESA_L 0xffffffffL +#define BIT_ACH12_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH12_TXBD_DESA_L) << BIT_SHIFT_ACH12_TXBD_DESA_L) +#define BITS_ACH12_TXBD_DESA_L \ + (BIT_MASK_ACH12_TXBD_DESA_L << BIT_SHIFT_ACH12_TXBD_DESA_L) +#define BIT_CLEAR_ACH12_TXBD_DESA_L(x) ((x) & (~BITS_ACH12_TXBD_DESA_L)) +#define BIT_GET_ACH12_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH12_TXBD_DESA_L) & BIT_MASK_ACH12_TXBD_DESA_L) +#define BIT_SET_ACH12_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH12_TXBD_DESA_L(x) | BIT_ACH12_TXBD_DESA_L(v)) + +/* 2 REG_ACH12_TXBD_DESA_H (Offset 0x139C) */ + +#define BIT_SHIFT_ACH12_TXBD_DESA_H 0 +#define BIT_MASK_ACH12_TXBD_DESA_H 0xffffffffL +#define BIT_ACH12_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH12_TXBD_DESA_H) << BIT_SHIFT_ACH12_TXBD_DESA_H) +#define BITS_ACH12_TXBD_DESA_H \ + (BIT_MASK_ACH12_TXBD_DESA_H << BIT_SHIFT_ACH12_TXBD_DESA_H) +#define BIT_CLEAR_ACH12_TXBD_DESA_H(x) ((x) & (~BITS_ACH12_TXBD_DESA_H)) +#define BIT_GET_ACH12_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH12_TXBD_DESA_H) & BIT_MASK_ACH12_TXBD_DESA_H) +#define BIT_SET_ACH12_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH12_TXBD_DESA_H(x) | BIT_ACH12_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI13Q_TXBD_DESA (Offset 0x13A0) */ + +#define BIT_SHIFT_HI13Q_TXBD_DESA 0 +#define BIT_MASK_HI13Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI13Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI13Q_TXBD_DESA) << BIT_SHIFT_HI13Q_TXBD_DESA) +#define BITS_HI13Q_TXBD_DESA \ + (BIT_MASK_HI13Q_TXBD_DESA << BIT_SHIFT_HI13Q_TXBD_DESA) +#define BIT_CLEAR_HI13Q_TXBD_DESA(x) ((x) & (~BITS_HI13Q_TXBD_DESA)) +#define BIT_GET_HI13Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI13Q_TXBD_DESA) & BIT_MASK_HI13Q_TXBD_DESA) +#define BIT_SET_HI13Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI13Q_TXBD_DESA(x) | BIT_HI13Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH13_TXBD_DESA_L (Offset 0x13A0) */ + +#define BIT_SHIFT_ACH13_TXBD_DESA_L 0 +#define BIT_MASK_ACH13_TXBD_DESA_L 0xffffffffL +#define BIT_ACH13_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH13_TXBD_DESA_L) << BIT_SHIFT_ACH13_TXBD_DESA_L) +#define BITS_ACH13_TXBD_DESA_L \ + (BIT_MASK_ACH13_TXBD_DESA_L << BIT_SHIFT_ACH13_TXBD_DESA_L) +#define BIT_CLEAR_ACH13_TXBD_DESA_L(x) ((x) & (~BITS_ACH13_TXBD_DESA_L)) +#define BIT_GET_ACH13_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH13_TXBD_DESA_L) & BIT_MASK_ACH13_TXBD_DESA_L) +#define BIT_SET_ACH13_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH13_TXBD_DESA_L(x) | BIT_ACH13_TXBD_DESA_L(v)) + +/* 2 REG_ACH13_TXBD_DESA_H (Offset 0x13A4) */ + +#define BIT_SHIFT_ACH13_TXBD_DESA_H 0 +#define BIT_MASK_ACH13_TXBD_DESA_H 0xffffffffL +#define BIT_ACH13_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH13_TXBD_DESA_H) << BIT_SHIFT_ACH13_TXBD_DESA_H) +#define BITS_ACH13_TXBD_DESA_H \ + (BIT_MASK_ACH13_TXBD_DESA_H << BIT_SHIFT_ACH13_TXBD_DESA_H) +#define BIT_CLEAR_ACH13_TXBD_DESA_H(x) ((x) & (~BITS_ACH13_TXBD_DESA_H)) +#define BIT_GET_ACH13_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH13_TXBD_DESA_H) & BIT_MASK_ACH13_TXBD_DESA_H) +#define BIT_SET_ACH13_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH13_TXBD_DESA_H(x) | BIT_ACH13_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI14Q_TXBD_DESA (Offset 0x13A8) */ + +#define BIT_SHIFT_HI14Q_TXBD_DESA 0 +#define BIT_MASK_HI14Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI14Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI14Q_TXBD_DESA) << BIT_SHIFT_HI14Q_TXBD_DESA) +#define BITS_HI14Q_TXBD_DESA \ + (BIT_MASK_HI14Q_TXBD_DESA << BIT_SHIFT_HI14Q_TXBD_DESA) +#define BIT_CLEAR_HI14Q_TXBD_DESA(x) ((x) & (~BITS_HI14Q_TXBD_DESA)) +#define BIT_GET_HI14Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI14Q_TXBD_DESA) & BIT_MASK_HI14Q_TXBD_DESA) +#define BIT_SET_HI14Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI14Q_TXBD_DESA(x) | BIT_HI14Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HI0Q_TXBD_DESA_L (Offset 0x13A8) */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_L 0 +#define BIT_MASK_HI0Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI0Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_L) << BIT_SHIFT_HI0Q_TXBD_DESA_L) +#define BITS_HI0Q_TXBD_DESA_L \ + (BIT_MASK_HI0Q_TXBD_DESA_L << BIT_SHIFT_HI0Q_TXBD_DESA_L) +#define BIT_CLEAR_HI0Q_TXBD_DESA_L(x) ((x) & (~BITS_HI0Q_TXBD_DESA_L)) +#define BIT_GET_HI0Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_L) & BIT_MASK_HI0Q_TXBD_DESA_L) +#define BIT_SET_HI0Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_L(x) | BIT_HI0Q_TXBD_DESA_L(v)) + +/* 2 REG_HI0Q_TXBD_DESA_H (Offset 0x13AC) */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_H 0 +#define BIT_MASK_HI0Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI0Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_H) << BIT_SHIFT_HI0Q_TXBD_DESA_H) +#define BITS_HI0Q_TXBD_DESA_H \ + (BIT_MASK_HI0Q_TXBD_DESA_H << BIT_SHIFT_HI0Q_TXBD_DESA_H) +#define BIT_CLEAR_HI0Q_TXBD_DESA_H(x) ((x) & (~BITS_HI0Q_TXBD_DESA_H)) +#define BIT_GET_HI0Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_H) & BIT_MASK_HI0Q_TXBD_DESA_H) +#define BIT_SET_HI0Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_H(x) | BIT_HI0Q_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI15Q_TXBD_DESA (Offset 0x13B0) */ + +#define BIT_SHIFT_HI15Q_TXBD_DESA 0 +#define BIT_MASK_HI15Q_TXBD_DESA 0xffffffffffffffffL +#define BIT_HI15Q_TXBD_DESA(x) \ + (((x) & BIT_MASK_HI15Q_TXBD_DESA) << BIT_SHIFT_HI15Q_TXBD_DESA) +#define BITS_HI15Q_TXBD_DESA \ + (BIT_MASK_HI15Q_TXBD_DESA << BIT_SHIFT_HI15Q_TXBD_DESA) +#define BIT_CLEAR_HI15Q_TXBD_DESA(x) ((x) & (~BITS_HI15Q_TXBD_DESA)) +#define BIT_GET_HI15Q_TXBD_DESA(x) \ + (((x) >> BIT_SHIFT_HI15Q_TXBD_DESA) & BIT_MASK_HI15Q_TXBD_DESA) +#define BIT_SET_HI15Q_TXBD_DESA(x, v) \ + (BIT_CLEAR_HI15Q_TXBD_DESA(x) | BIT_HI15Q_TXBD_DESA(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HI1Q_TXBD_DESA_L (Offset 0x13B0) */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_L 0 +#define BIT_MASK_HI1Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI1Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_L) << BIT_SHIFT_HI1Q_TXBD_DESA_L) +#define BITS_HI1Q_TXBD_DESA_L \ + (BIT_MASK_HI1Q_TXBD_DESA_L << BIT_SHIFT_HI1Q_TXBD_DESA_L) +#define BIT_CLEAR_HI1Q_TXBD_DESA_L(x) ((x) & (~BITS_HI1Q_TXBD_DESA_L)) +#define BIT_GET_HI1Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_L) & BIT_MASK_HI1Q_TXBD_DESA_L) +#define BIT_SET_HI1Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_L(x) | BIT_HI1Q_TXBD_DESA_L(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_HISR0_V1 (Offset 0x13B4) */ + +#define BIT_PRE_TX_ERR_INT BIT(31) +#define BIT_HISR1_IND BIT(11) +#define BIT_TXDMAOK_CHANNEL15 BIT(7) +#define BIT_TXDMAOK_CHANNEL14 BIT(6) +#define BIT_TXDMAOK_CHANNEL3 BIT(5) +#define BIT_TXDMAOK_CHANNEL2 BIT(4) +#define BIT_TXDMAOK_CHANNEL1 BIT(3) +#define BIT_TXDMAOK_CHANNEL0 BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HI1Q_TXBD_DESA_H (Offset 0x13B4) */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_H 0 +#define BIT_MASK_HI1Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI1Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_H) << BIT_SHIFT_HI1Q_TXBD_DESA_H) +#define BITS_HI1Q_TXBD_DESA_H \ + (BIT_MASK_HI1Q_TXBD_DESA_H << BIT_SHIFT_HI1Q_TXBD_DESA_H) +#define BIT_CLEAR_HI1Q_TXBD_DESA_H(x) ((x) & (~BITS_HI1Q_TXBD_DESA_H)) +#define BIT_GET_HI1Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_H) & BIT_MASK_HI1Q_TXBD_DESA_H) +#define BIT_SET_HI1Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_H(x) | BIT_HI1Q_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI8Q_TXBD_NUM (Offset 0x13B8) */ + +#define BIT_HI8Q_FLAG BIT(14) + +#define BIT_SHIFT_HI8Q_DESC_MODE 12 +#define BIT_MASK_HI8Q_DESC_MODE 0x3 +#define BIT_HI8Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI8Q_DESC_MODE) << BIT_SHIFT_HI8Q_DESC_MODE) +#define BITS_HI8Q_DESC_MODE \ + (BIT_MASK_HI8Q_DESC_MODE << BIT_SHIFT_HI8Q_DESC_MODE) +#define BIT_CLEAR_HI8Q_DESC_MODE(x) ((x) & (~BITS_HI8Q_DESC_MODE)) +#define BIT_GET_HI8Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI8Q_DESC_MODE) & BIT_MASK_HI8Q_DESC_MODE) +#define BIT_SET_HI8Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI8Q_DESC_MODE(x) | BIT_HI8Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI8Q_DESC_NUM 0 +#define BIT_MASK_HI8Q_DESC_NUM 0xfff +#define BIT_HI8Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI8Q_DESC_NUM) << BIT_SHIFT_HI8Q_DESC_NUM) +#define BITS_HI8Q_DESC_NUM (BIT_MASK_HI8Q_DESC_NUM << BIT_SHIFT_HI8Q_DESC_NUM) +#define BIT_CLEAR_HI8Q_DESC_NUM(x) ((x) & (~BITS_HI8Q_DESC_NUM)) +#define BIT_GET_HI8Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI8Q_DESC_NUM) & BIT_MASK_HI8Q_DESC_NUM) +#define BIT_SET_HI8Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI8Q_DESC_NUM(x) | BIT_HI8Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HI2Q_TXBD_DESA_L (Offset 0x13B8) */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_L 0 +#define BIT_MASK_HI2Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI2Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_L) << BIT_SHIFT_HI2Q_TXBD_DESA_L) +#define BITS_HI2Q_TXBD_DESA_L \ + (BIT_MASK_HI2Q_TXBD_DESA_L << BIT_SHIFT_HI2Q_TXBD_DESA_L) +#define BIT_CLEAR_HI2Q_TXBD_DESA_L(x) ((x) & (~BITS_HI2Q_TXBD_DESA_L)) +#define BIT_GET_HI2Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_L) & BIT_MASK_HI2Q_TXBD_DESA_L) +#define BIT_SET_HI2Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_L(x) | BIT_HI2Q_TXBD_DESA_L(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI9Q_TXBD_NUM (Offset 0x13BA) */ + +#define BIT_HI9Q_FLAG BIT(14) + +#define BIT_SHIFT_HI9Q_DESC_MODE 12 +#define BIT_MASK_HI9Q_DESC_MODE 0x3 +#define BIT_HI9Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI9Q_DESC_MODE) << BIT_SHIFT_HI9Q_DESC_MODE) +#define BITS_HI9Q_DESC_MODE \ + (BIT_MASK_HI9Q_DESC_MODE << BIT_SHIFT_HI9Q_DESC_MODE) +#define BIT_CLEAR_HI9Q_DESC_MODE(x) ((x) & (~BITS_HI9Q_DESC_MODE)) +#define BIT_GET_HI9Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI9Q_DESC_MODE) & BIT_MASK_HI9Q_DESC_MODE) +#define BIT_SET_HI9Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI9Q_DESC_MODE(x) | BIT_HI9Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI9Q_DESC_NUM 0 +#define BIT_MASK_HI9Q_DESC_NUM 0xfff +#define BIT_HI9Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI9Q_DESC_NUM) << BIT_SHIFT_HI9Q_DESC_NUM) +#define BITS_HI9Q_DESC_NUM (BIT_MASK_HI9Q_DESC_NUM << BIT_SHIFT_HI9Q_DESC_NUM) +#define BIT_CLEAR_HI9Q_DESC_NUM(x) ((x) & (~BITS_HI9Q_DESC_NUM)) +#define BIT_GET_HI9Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI9Q_DESC_NUM) & BIT_MASK_HI9Q_DESC_NUM) +#define BIT_SET_HI9Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI9Q_DESC_NUM(x) | BIT_HI9Q_DESC_NUM(v)) + +/* 2 REG_HI10Q_TXBD_NUM (Offset 0x13BC) */ + +#define BIT_HI10Q_FLAG BIT(14) + +#define BIT_SHIFT_HI10Q_DESC_MODE 12 +#define BIT_MASK_HI10Q_DESC_MODE 0x3 +#define BIT_HI10Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI10Q_DESC_MODE) << BIT_SHIFT_HI10Q_DESC_MODE) +#define BITS_HI10Q_DESC_MODE \ + (BIT_MASK_HI10Q_DESC_MODE << BIT_SHIFT_HI10Q_DESC_MODE) +#define BIT_CLEAR_HI10Q_DESC_MODE(x) ((x) & (~BITS_HI10Q_DESC_MODE)) +#define BIT_GET_HI10Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI10Q_DESC_MODE) & BIT_MASK_HI10Q_DESC_MODE) +#define BIT_SET_HI10Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI10Q_DESC_MODE(x) | BIT_HI10Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI10Q_DESC_NUM 0 +#define BIT_MASK_HI10Q_DESC_NUM 0xfff +#define BIT_HI10Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI10Q_DESC_NUM) << BIT_SHIFT_HI10Q_DESC_NUM) +#define BITS_HI10Q_DESC_NUM \ + (BIT_MASK_HI10Q_DESC_NUM << BIT_SHIFT_HI10Q_DESC_NUM) +#define BIT_CLEAR_HI10Q_DESC_NUM(x) ((x) & (~BITS_HI10Q_DESC_NUM)) +#define BIT_GET_HI10Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI10Q_DESC_NUM) & BIT_MASK_HI10Q_DESC_NUM) +#define BIT_SET_HI10Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI10Q_DESC_NUM(x) | BIT_HI10Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HI2Q_TXBD_DESA_H (Offset 0x13BC) */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_H 0 +#define BIT_MASK_HI2Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI2Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_H) << BIT_SHIFT_HI2Q_TXBD_DESA_H) +#define BITS_HI2Q_TXBD_DESA_H \ + (BIT_MASK_HI2Q_TXBD_DESA_H << BIT_SHIFT_HI2Q_TXBD_DESA_H) +#define BIT_CLEAR_HI2Q_TXBD_DESA_H(x) ((x) & (~BITS_HI2Q_TXBD_DESA_H)) +#define BIT_GET_HI2Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_H) & BIT_MASK_HI2Q_TXBD_DESA_H) +#define BIT_SET_HI2Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_H(x) | BIT_HI2Q_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI11Q_TXBD_NUM (Offset 0x13BE) */ + +#define BIT_HI11Q_FLAG BIT(14) + +#define BIT_SHIFT_HI11Q_DESC_MODE 12 +#define BIT_MASK_HI11Q_DESC_MODE 0x3 +#define BIT_HI11Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI11Q_DESC_MODE) << BIT_SHIFT_HI11Q_DESC_MODE) +#define BITS_HI11Q_DESC_MODE \ + (BIT_MASK_HI11Q_DESC_MODE << BIT_SHIFT_HI11Q_DESC_MODE) +#define BIT_CLEAR_HI11Q_DESC_MODE(x) ((x) & (~BITS_HI11Q_DESC_MODE)) +#define BIT_GET_HI11Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI11Q_DESC_MODE) & BIT_MASK_HI11Q_DESC_MODE) +#define BIT_SET_HI11Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI11Q_DESC_MODE(x) | BIT_HI11Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI11Q_DESC_NUM 0 +#define BIT_MASK_HI11Q_DESC_NUM 0xfff +#define BIT_HI11Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI11Q_DESC_NUM) << BIT_SHIFT_HI11Q_DESC_NUM) +#define BITS_HI11Q_DESC_NUM \ + (BIT_MASK_HI11Q_DESC_NUM << BIT_SHIFT_HI11Q_DESC_NUM) +#define BIT_CLEAR_HI11Q_DESC_NUM(x) ((x) & (~BITS_HI11Q_DESC_NUM)) +#define BIT_GET_HI11Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI11Q_DESC_NUM) & BIT_MASK_HI11Q_DESC_NUM) +#define BIT_SET_HI11Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI11Q_DESC_NUM(x) | BIT_HI11Q_DESC_NUM(v)) + +/* 2 REG_HI12Q_TXBD_NUM (Offset 0x13C0) */ + +#define BIT_HI12Q_FLAG BIT(14) + +#define BIT_SHIFT_HI12Q_DESC_MODE 12 +#define BIT_MASK_HI12Q_DESC_MODE 0x3 +#define BIT_HI12Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI12Q_DESC_MODE) << BIT_SHIFT_HI12Q_DESC_MODE) +#define BITS_HI12Q_DESC_MODE \ + (BIT_MASK_HI12Q_DESC_MODE << BIT_SHIFT_HI12Q_DESC_MODE) +#define BIT_CLEAR_HI12Q_DESC_MODE(x) ((x) & (~BITS_HI12Q_DESC_MODE)) +#define BIT_GET_HI12Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI12Q_DESC_MODE) & BIT_MASK_HI12Q_DESC_MODE) +#define BIT_SET_HI12Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI12Q_DESC_MODE(x) | BIT_HI12Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI12Q_DESC_NUM 0 +#define BIT_MASK_HI12Q_DESC_NUM 0xfff +#define BIT_HI12Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI12Q_DESC_NUM) << BIT_SHIFT_HI12Q_DESC_NUM) +#define BITS_HI12Q_DESC_NUM \ + (BIT_MASK_HI12Q_DESC_NUM << BIT_SHIFT_HI12Q_DESC_NUM) +#define BIT_CLEAR_HI12Q_DESC_NUM(x) ((x) & (~BITS_HI12Q_DESC_NUM)) +#define BIT_GET_HI12Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI12Q_DESC_NUM) & BIT_MASK_HI12Q_DESC_NUM) +#define BIT_SET_HI12Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI12Q_DESC_NUM(x) | BIT_HI12Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HI3Q_TXBD_DESA_L (Offset 0x13C0) */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_L 0 +#define BIT_MASK_HI3Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI3Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_L) << BIT_SHIFT_HI3Q_TXBD_DESA_L) +#define BITS_HI3Q_TXBD_DESA_L \ + (BIT_MASK_HI3Q_TXBD_DESA_L << BIT_SHIFT_HI3Q_TXBD_DESA_L) +#define BIT_CLEAR_HI3Q_TXBD_DESA_L(x) ((x) & (~BITS_HI3Q_TXBD_DESA_L)) +#define BIT_GET_HI3Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_L) & BIT_MASK_HI3Q_TXBD_DESA_L) +#define BIT_SET_HI3Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_L(x) | BIT_HI3Q_TXBD_DESA_L(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI13Q_TXBD_NUM (Offset 0x13C2) */ + +#define BIT_HI13Q_FLAG BIT(14) + +#define BIT_SHIFT_HI13Q_DESC_MODE 12 +#define BIT_MASK_HI13Q_DESC_MODE 0x3 +#define BIT_HI13Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI13Q_DESC_MODE) << BIT_SHIFT_HI13Q_DESC_MODE) +#define BITS_HI13Q_DESC_MODE \ + (BIT_MASK_HI13Q_DESC_MODE << BIT_SHIFT_HI13Q_DESC_MODE) +#define BIT_CLEAR_HI13Q_DESC_MODE(x) ((x) & (~BITS_HI13Q_DESC_MODE)) +#define BIT_GET_HI13Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI13Q_DESC_MODE) & BIT_MASK_HI13Q_DESC_MODE) +#define BIT_SET_HI13Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI13Q_DESC_MODE(x) | BIT_HI13Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI13Q_DESC_NUM 0 +#define BIT_MASK_HI13Q_DESC_NUM 0xfff +#define BIT_HI13Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI13Q_DESC_NUM) << BIT_SHIFT_HI13Q_DESC_NUM) +#define BITS_HI13Q_DESC_NUM \ + (BIT_MASK_HI13Q_DESC_NUM << BIT_SHIFT_HI13Q_DESC_NUM) +#define BIT_CLEAR_HI13Q_DESC_NUM(x) ((x) & (~BITS_HI13Q_DESC_NUM)) +#define BIT_GET_HI13Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI13Q_DESC_NUM) & BIT_MASK_HI13Q_DESC_NUM) +#define BIT_SET_HI13Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI13Q_DESC_NUM(x) | BIT_HI13Q_DESC_NUM(v)) + +/* 2 REG_HI14Q_TXBD_NUM (Offset 0x13C4) */ + +#define BIT_HI14Q_FLAG BIT(14) + +#define BIT_SHIFT_HI14Q_DESC_MODE 12 +#define BIT_MASK_HI14Q_DESC_MODE 0x3 +#define BIT_HI14Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI14Q_DESC_MODE) << BIT_SHIFT_HI14Q_DESC_MODE) +#define BITS_HI14Q_DESC_MODE \ + (BIT_MASK_HI14Q_DESC_MODE << BIT_SHIFT_HI14Q_DESC_MODE) +#define BIT_CLEAR_HI14Q_DESC_MODE(x) ((x) & (~BITS_HI14Q_DESC_MODE)) +#define BIT_GET_HI14Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI14Q_DESC_MODE) & BIT_MASK_HI14Q_DESC_MODE) +#define BIT_SET_HI14Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI14Q_DESC_MODE(x) | BIT_HI14Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI14Q_DESC_NUM 0 +#define BIT_MASK_HI14Q_DESC_NUM 0xfff +#define BIT_HI14Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI14Q_DESC_NUM) << BIT_SHIFT_HI14Q_DESC_NUM) +#define BITS_HI14Q_DESC_NUM \ + (BIT_MASK_HI14Q_DESC_NUM << BIT_SHIFT_HI14Q_DESC_NUM) +#define BIT_CLEAR_HI14Q_DESC_NUM(x) ((x) & (~BITS_HI14Q_DESC_NUM)) +#define BIT_GET_HI14Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI14Q_DESC_NUM) & BIT_MASK_HI14Q_DESC_NUM) +#define BIT_SET_HI14Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI14Q_DESC_NUM(x) | BIT_HI14Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HI3Q_TXBD_DESA_H (Offset 0x13C4) */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_H 0 +#define BIT_MASK_HI3Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI3Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_H) << BIT_SHIFT_HI3Q_TXBD_DESA_H) +#define BITS_HI3Q_TXBD_DESA_H \ + (BIT_MASK_HI3Q_TXBD_DESA_H << BIT_SHIFT_HI3Q_TXBD_DESA_H) +#define BIT_CLEAR_HI3Q_TXBD_DESA_H(x) ((x) & (~BITS_HI3Q_TXBD_DESA_H)) +#define BIT_GET_HI3Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_H) & BIT_MASK_HI3Q_TXBD_DESA_H) +#define BIT_SET_HI3Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_H(x) | BIT_HI3Q_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_HI15Q_TXBD_NUM (Offset 0x13C6) */ + +#define BIT_HI15Q_FLAG BIT(14) + +#define BIT_SHIFT_HI15Q_DESC_MODE 12 +#define BIT_MASK_HI15Q_DESC_MODE 0x3 +#define BIT_HI15Q_DESC_MODE(x) \ + (((x) & BIT_MASK_HI15Q_DESC_MODE) << BIT_SHIFT_HI15Q_DESC_MODE) +#define BITS_HI15Q_DESC_MODE \ + (BIT_MASK_HI15Q_DESC_MODE << BIT_SHIFT_HI15Q_DESC_MODE) +#define BIT_CLEAR_HI15Q_DESC_MODE(x) ((x) & (~BITS_HI15Q_DESC_MODE)) +#define BIT_GET_HI15Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_HI15Q_DESC_MODE) & BIT_MASK_HI15Q_DESC_MODE) +#define BIT_SET_HI15Q_DESC_MODE(x, v) \ + (BIT_CLEAR_HI15Q_DESC_MODE(x) | BIT_HI15Q_DESC_MODE(v)) + +#define BIT_SHIFT_HI15Q_DESC_NUM 0 +#define BIT_MASK_HI15Q_DESC_NUM 0xfff +#define BIT_HI15Q_DESC_NUM(x) \ + (((x) & BIT_MASK_HI15Q_DESC_NUM) << BIT_SHIFT_HI15Q_DESC_NUM) +#define BITS_HI15Q_DESC_NUM \ + (BIT_MASK_HI15Q_DESC_NUM << BIT_SHIFT_HI15Q_DESC_NUM) +#define BIT_CLEAR_HI15Q_DESC_NUM(x) ((x) & (~BITS_HI15Q_DESC_NUM)) +#define BIT_GET_HI15Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_HI15Q_DESC_NUM) & BIT_MASK_HI15Q_DESC_NUM) +#define BIT_SET_HI15Q_DESC_NUM(x, v) \ + (BIT_CLEAR_HI15Q_DESC_NUM(x) | BIT_HI15Q_DESC_NUM(v)) + +/* 2 REG_HIQ_DMA_STOP (Offset 0x13C8) */ + +#define BIT_STOP_HI15Q BIT(7) +#define BIT_STOP_HI14Q BIT(6) +#define BIT_STOP_HI13Q BIT(5) +#define BIT_STOP_HI12Q BIT(4) +#define BIT_STOP_HI11Q BIT(3) +#define BIT_STOP_HI10Q BIT(2) +#define BIT_STOP_HI9Q BIT(1) +#define BIT_STOP_HI8Q BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HI4Q_TXBD_DESA_L (Offset 0x13C8) */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_L 0 +#define BIT_MASK_HI4Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI4Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_L) << BIT_SHIFT_HI4Q_TXBD_DESA_L) +#define BITS_HI4Q_TXBD_DESA_L \ + (BIT_MASK_HI4Q_TXBD_DESA_L << BIT_SHIFT_HI4Q_TXBD_DESA_L) +#define BIT_CLEAR_HI4Q_TXBD_DESA_L(x) ((x) & (~BITS_HI4Q_TXBD_DESA_L)) +#define BIT_GET_HI4Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_L) & BIT_MASK_HI4Q_TXBD_DESA_L) +#define BIT_SET_HI4Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_L(x) | BIT_HI4Q_TXBD_DESA_L(v)) + +/* 2 REG_HI4Q_TXBD_DESA_H (Offset 0x13CC) */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_H 0 +#define BIT_MASK_HI4Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI4Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_H) << BIT_SHIFT_HI4Q_TXBD_DESA_H) +#define BITS_HI4Q_TXBD_DESA_H \ + (BIT_MASK_HI4Q_TXBD_DESA_H << BIT_SHIFT_HI4Q_TXBD_DESA_H) +#define BIT_CLEAR_HI4Q_TXBD_DESA_H(x) ((x) & (~BITS_HI4Q_TXBD_DESA_H)) +#define BIT_GET_HI4Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_H) & BIT_MASK_HI4Q_TXBD_DESA_H) +#define BIT_SET_HI4Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_H(x) | BIT_HI4Q_TXBD_DESA_H(v)) + +/* 2 REG_HI5Q_TXBD_DESA_L (Offset 0x13D0) */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_L 0 +#define BIT_MASK_HI5Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI5Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_L) << BIT_SHIFT_HI5Q_TXBD_DESA_L) +#define BITS_HI5Q_TXBD_DESA_L \ + (BIT_MASK_HI5Q_TXBD_DESA_L << BIT_SHIFT_HI5Q_TXBD_DESA_L) +#define BIT_CLEAR_HI5Q_TXBD_DESA_L(x) ((x) & (~BITS_HI5Q_TXBD_DESA_L)) +#define BIT_GET_HI5Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_L) & BIT_MASK_HI5Q_TXBD_DESA_L) +#define BIT_SET_HI5Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_L(x) | BIT_HI5Q_TXBD_DESA_L(v)) + +/* 2 REG_HI5Q_TXBD_DESA_H (Offset 0x13D4) */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_H 0 +#define BIT_MASK_HI5Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI5Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_H) << BIT_SHIFT_HI5Q_TXBD_DESA_H) +#define BITS_HI5Q_TXBD_DESA_H \ + (BIT_MASK_HI5Q_TXBD_DESA_H << BIT_SHIFT_HI5Q_TXBD_DESA_H) +#define BIT_CLEAR_HI5Q_TXBD_DESA_H(x) ((x) & (~BITS_HI5Q_TXBD_DESA_H)) +#define BIT_GET_HI5Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_H) & BIT_MASK_HI5Q_TXBD_DESA_H) +#define BIT_SET_HI5Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_H(x) | BIT_HI5Q_TXBD_DESA_H(v)) + +/* 2 REG_HI6Q_TXBD_DESA_L (Offset 0x13D8) */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_L 0 +#define BIT_MASK_HI6Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI6Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_L) << BIT_SHIFT_HI6Q_TXBD_DESA_L) +#define BITS_HI6Q_TXBD_DESA_L \ + (BIT_MASK_HI6Q_TXBD_DESA_L << BIT_SHIFT_HI6Q_TXBD_DESA_L) +#define BIT_CLEAR_HI6Q_TXBD_DESA_L(x) ((x) & (~BITS_HI6Q_TXBD_DESA_L)) +#define BIT_GET_HI6Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_L) & BIT_MASK_HI6Q_TXBD_DESA_L) +#define BIT_SET_HI6Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_L(x) | BIT_HI6Q_TXBD_DESA_L(v)) + +/* 2 REG_HI6Q_TXBD_DESA_H (Offset 0x13DC) */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_H 0 +#define BIT_MASK_HI6Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI6Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_H) << BIT_SHIFT_HI6Q_TXBD_DESA_H) +#define BITS_HI6Q_TXBD_DESA_H \ + (BIT_MASK_HI6Q_TXBD_DESA_H << BIT_SHIFT_HI6Q_TXBD_DESA_H) +#define BIT_CLEAR_HI6Q_TXBD_DESA_H(x) ((x) & (~BITS_HI6Q_TXBD_DESA_H)) +#define BIT_GET_HI6Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_H) & BIT_MASK_HI6Q_TXBD_DESA_H) +#define BIT_SET_HI6Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_H(x) | BIT_HI6Q_TXBD_DESA_H(v)) + +/* 2 REG_HI7Q_TXBD_DESA_L (Offset 0x13E0) */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_L 0 +#define BIT_MASK_HI7Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI7Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_L) << BIT_SHIFT_HI7Q_TXBD_DESA_L) +#define BITS_HI7Q_TXBD_DESA_L \ + (BIT_MASK_HI7Q_TXBD_DESA_L << BIT_SHIFT_HI7Q_TXBD_DESA_L) +#define BIT_CLEAR_HI7Q_TXBD_DESA_L(x) ((x) & (~BITS_HI7Q_TXBD_DESA_L)) +#define BIT_GET_HI7Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_L) & BIT_MASK_HI7Q_TXBD_DESA_L) +#define BIT_SET_HI7Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_L(x) | BIT_HI7Q_TXBD_DESA_L(v)) + +/* 2 REG_HI7Q_TXBD_DESA_H (Offset 0x13E4) */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_H 0 +#define BIT_MASK_HI7Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI7Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_H) << BIT_SHIFT_HI7Q_TXBD_DESA_H) +#define BITS_HI7Q_TXBD_DESA_H \ + (BIT_MASK_HI7Q_TXBD_DESA_H << BIT_SHIFT_HI7Q_TXBD_DESA_H) +#define BIT_CLEAR_HI7Q_TXBD_DESA_H(x) ((x) & (~BITS_HI7Q_TXBD_DESA_H)) +#define BIT_GET_HI7Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_H) & BIT_MASK_HI7Q_TXBD_DESA_H) +#define BIT_SET_HI7Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_H(x) | BIT_HI7Q_TXBD_DESA_H(v)) + +/* 2 REG_ACH8_ACH9_TXBD_NUM (Offset 0x13E8) */ + +#define BIT_PCIE_ACH9_FLAG BIT(30) + +#define BIT_SHIFT_ACH9_DESC_MODE 28 +#define BIT_MASK_ACH9_DESC_MODE 0x3 +#define BIT_ACH9_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH9_DESC_MODE) << BIT_SHIFT_ACH9_DESC_MODE) +#define BITS_ACH9_DESC_MODE \ + (BIT_MASK_ACH9_DESC_MODE << BIT_SHIFT_ACH9_DESC_MODE) +#define BIT_CLEAR_ACH9_DESC_MODE(x) ((x) & (~BITS_ACH9_DESC_MODE)) +#define BIT_GET_ACH9_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH9_DESC_MODE) & BIT_MASK_ACH9_DESC_MODE) +#define BIT_SET_ACH9_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH9_DESC_MODE(x) | BIT_ACH9_DESC_MODE(v)) + +#define BIT_SHIFT_ACH9_DESC_NUM 16 +#define BIT_MASK_ACH9_DESC_NUM 0xfff +#define BIT_ACH9_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH9_DESC_NUM) << BIT_SHIFT_ACH9_DESC_NUM) +#define BITS_ACH9_DESC_NUM (BIT_MASK_ACH9_DESC_NUM << BIT_SHIFT_ACH9_DESC_NUM) +#define BIT_CLEAR_ACH9_DESC_NUM(x) ((x) & (~BITS_ACH9_DESC_NUM)) +#define BIT_GET_ACH9_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH9_DESC_NUM) & BIT_MASK_ACH9_DESC_NUM) +#define BIT_SET_ACH9_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH9_DESC_NUM(x) | BIT_ACH9_DESC_NUM(v)) + +#define BIT_PCIE_ACH8_FLAG BIT(14) + +#define BIT_SHIFT_ACH8_DESC_MODE 12 +#define BIT_MASK_ACH8_DESC_MODE 0x3 +#define BIT_ACH8_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH8_DESC_MODE) << BIT_SHIFT_ACH8_DESC_MODE) +#define BITS_ACH8_DESC_MODE \ + (BIT_MASK_ACH8_DESC_MODE << BIT_SHIFT_ACH8_DESC_MODE) +#define BIT_CLEAR_ACH8_DESC_MODE(x) ((x) & (~BITS_ACH8_DESC_MODE)) +#define BIT_GET_ACH8_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH8_DESC_MODE) & BIT_MASK_ACH8_DESC_MODE) +#define BIT_SET_ACH8_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH8_DESC_MODE(x) | BIT_ACH8_DESC_MODE(v)) + +#define BIT_SHIFT_ACH8_DESC_NUM 0 +#define BIT_MASK_ACH8_DESC_NUM 0xfff +#define BIT_ACH8_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH8_DESC_NUM) << BIT_SHIFT_ACH8_DESC_NUM) +#define BITS_ACH8_DESC_NUM (BIT_MASK_ACH8_DESC_NUM << BIT_SHIFT_ACH8_DESC_NUM) +#define BIT_CLEAR_ACH8_DESC_NUM(x) ((x) & (~BITS_ACH8_DESC_NUM)) +#define BIT_GET_ACH8_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH8_DESC_NUM) & BIT_MASK_ACH8_DESC_NUM) +#define BIT_SET_ACH8_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH8_DESC_NUM(x) | BIT_ACH8_DESC_NUM(v)) + +/* 2 REG_ACH10_ACH11_TXBD_NUM (Offset 0x13EC) */ + +#define BIT_PCIE_ACH11_FLAG BIT(30) + +#define BIT_SHIFT_ACH11_DESC_MODE 28 +#define BIT_MASK_ACH11_DESC_MODE 0x3 +#define BIT_ACH11_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH11_DESC_MODE) << BIT_SHIFT_ACH11_DESC_MODE) +#define BITS_ACH11_DESC_MODE \ + (BIT_MASK_ACH11_DESC_MODE << BIT_SHIFT_ACH11_DESC_MODE) +#define BIT_CLEAR_ACH11_DESC_MODE(x) ((x) & (~BITS_ACH11_DESC_MODE)) +#define BIT_GET_ACH11_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH11_DESC_MODE) & BIT_MASK_ACH11_DESC_MODE) +#define BIT_SET_ACH11_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH11_DESC_MODE(x) | BIT_ACH11_DESC_MODE(v)) + +#define BIT_SHIFT_ACH11_DESC_NUM 16 +#define BIT_MASK_ACH11_DESC_NUM 0xfff +#define BIT_ACH11_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH11_DESC_NUM) << BIT_SHIFT_ACH11_DESC_NUM) +#define BITS_ACH11_DESC_NUM \ + (BIT_MASK_ACH11_DESC_NUM << BIT_SHIFT_ACH11_DESC_NUM) +#define BIT_CLEAR_ACH11_DESC_NUM(x) ((x) & (~BITS_ACH11_DESC_NUM)) +#define BIT_GET_ACH11_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH11_DESC_NUM) & BIT_MASK_ACH11_DESC_NUM) +#define BIT_SET_ACH11_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH11_DESC_NUM(x) | BIT_ACH11_DESC_NUM(v)) + +#define BIT_PCIE_ACH10_FLAG BIT(14) + +#define BIT_SHIFT_ACH10_DESC_MODE 12 +#define BIT_MASK_ACH10_DESC_MODE 0x3 +#define BIT_ACH10_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH10_DESC_MODE) << BIT_SHIFT_ACH10_DESC_MODE) +#define BITS_ACH10_DESC_MODE \ + (BIT_MASK_ACH10_DESC_MODE << BIT_SHIFT_ACH10_DESC_MODE) +#define BIT_CLEAR_ACH10_DESC_MODE(x) ((x) & (~BITS_ACH10_DESC_MODE)) +#define BIT_GET_ACH10_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH10_DESC_MODE) & BIT_MASK_ACH10_DESC_MODE) +#define BIT_SET_ACH10_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH10_DESC_MODE(x) | BIT_ACH10_DESC_MODE(v)) + +#define BIT_SHIFT_ACH10_DESC_NUM 0 +#define BIT_MASK_ACH10_DESC_NUM 0xfff +#define BIT_ACH10_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH10_DESC_NUM) << BIT_SHIFT_ACH10_DESC_NUM) +#define BITS_ACH10_DESC_NUM \ + (BIT_MASK_ACH10_DESC_NUM << BIT_SHIFT_ACH10_DESC_NUM) +#define BIT_CLEAR_ACH10_DESC_NUM(x) ((x) & (~BITS_ACH10_DESC_NUM)) +#define BIT_GET_ACH10_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH10_DESC_NUM) & BIT_MASK_ACH10_DESC_NUM) +#define BIT_SET_ACH10_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH10_DESC_NUM(x) | BIT_ACH10_DESC_NUM(v)) + +/* 2 REG_ACH12_ACH13_TXBD_NUM (Offset 0x13F0) */ + +#define BIT_PCIE_ACH13_FLAG BIT(30) + +#define BIT_SHIFT_ACH13_DESC_MODE 28 +#define BIT_MASK_ACH13_DESC_MODE 0x3 +#define BIT_ACH13_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH13_DESC_MODE) << BIT_SHIFT_ACH13_DESC_MODE) +#define BITS_ACH13_DESC_MODE \ + (BIT_MASK_ACH13_DESC_MODE << BIT_SHIFT_ACH13_DESC_MODE) +#define BIT_CLEAR_ACH13_DESC_MODE(x) ((x) & (~BITS_ACH13_DESC_MODE)) +#define BIT_GET_ACH13_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH13_DESC_MODE) & BIT_MASK_ACH13_DESC_MODE) +#define BIT_SET_ACH13_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH13_DESC_MODE(x) | BIT_ACH13_DESC_MODE(v)) + +#define BIT_SHIFT_ACH13_DESC_NUM 16 +#define BIT_MASK_ACH13_DESC_NUM 0xfff +#define BIT_ACH13_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH13_DESC_NUM) << BIT_SHIFT_ACH13_DESC_NUM) +#define BITS_ACH13_DESC_NUM \ + (BIT_MASK_ACH13_DESC_NUM << BIT_SHIFT_ACH13_DESC_NUM) +#define BIT_CLEAR_ACH13_DESC_NUM(x) ((x) & (~BITS_ACH13_DESC_NUM)) +#define BIT_GET_ACH13_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH13_DESC_NUM) & BIT_MASK_ACH13_DESC_NUM) +#define BIT_SET_ACH13_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH13_DESC_NUM(x) | BIT_ACH13_DESC_NUM(v)) + +#define BIT_PCIE_ACH12_FLAG BIT(14) + +#define BIT_SHIFT_ACH12_DESC_MODE 12 +#define BIT_MASK_ACH12_DESC_MODE 0x3 +#define BIT_ACH12_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH12_DESC_MODE) << BIT_SHIFT_ACH12_DESC_MODE) +#define BITS_ACH12_DESC_MODE \ + (BIT_MASK_ACH12_DESC_MODE << BIT_SHIFT_ACH12_DESC_MODE) +#define BIT_CLEAR_ACH12_DESC_MODE(x) ((x) & (~BITS_ACH12_DESC_MODE)) +#define BIT_GET_ACH12_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH12_DESC_MODE) & BIT_MASK_ACH12_DESC_MODE) +#define BIT_SET_ACH12_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH12_DESC_MODE(x) | BIT_ACH12_DESC_MODE(v)) + +#define BIT_SHIFT_ACH12_DESC_NUM 0 +#define BIT_MASK_ACH12_DESC_NUM 0xfff +#define BIT_ACH12_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH12_DESC_NUM) << BIT_SHIFT_ACH12_DESC_NUM) +#define BITS_ACH12_DESC_NUM \ + (BIT_MASK_ACH12_DESC_NUM << BIT_SHIFT_ACH12_DESC_NUM) +#define BIT_CLEAR_ACH12_DESC_NUM(x) ((x) & (~BITS_ACH12_DESC_NUM)) +#define BIT_GET_ACH12_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH12_DESC_NUM) & BIT_MASK_ACH12_DESC_NUM) +#define BIT_SET_ACH12_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH12_DESC_NUM(x) | BIT_ACH12_DESC_NUM(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_OLD_DEHANG (Offset 0x13F4) */ + +#define BIT_OLD_DEHANG BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_ACH4_TXBD_DESA_L (Offset 0x13F8) */ + +#define BIT_SHIFT_ACH4_TXBD_DESA_L 0 +#define BIT_MASK_ACH4_TXBD_DESA_L 0xffffffffL +#define BIT_ACH4_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_ACH4_TXBD_DESA_L) << BIT_SHIFT_ACH4_TXBD_DESA_L) +#define BITS_ACH4_TXBD_DESA_L \ + (BIT_MASK_ACH4_TXBD_DESA_L << BIT_SHIFT_ACH4_TXBD_DESA_L) +#define BIT_CLEAR_ACH4_TXBD_DESA_L(x) ((x) & (~BITS_ACH4_TXBD_DESA_L)) +#define BIT_GET_ACH4_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_ACH4_TXBD_DESA_L) & BIT_MASK_ACH4_TXBD_DESA_L) +#define BIT_SET_ACH4_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_ACH4_TXBD_DESA_L(x) | BIT_ACH4_TXBD_DESA_L(v)) + +/* 2 REG_ACH4_TXBD_DESA_H (Offset 0x13FC) */ + +#define BIT_SHIFT_ACH4_TXBD_DESA_H 0 +#define BIT_MASK_ACH4_TXBD_DESA_H 0xffffffffL +#define BIT_ACH4_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_ACH4_TXBD_DESA_H) << BIT_SHIFT_ACH4_TXBD_DESA_H) +#define BITS_ACH4_TXBD_DESA_H \ + (BIT_MASK_ACH4_TXBD_DESA_H << BIT_SHIFT_ACH4_TXBD_DESA_H) +#define BIT_CLEAR_ACH4_TXBD_DESA_H(x) ((x) & (~BITS_ACH4_TXBD_DESA_H)) +#define BIT_GET_ACH4_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_ACH4_TXBD_DESA_H) & BIT_MASK_ACH4_TXBD_DESA_H) +#define BIT_SET_ACH4_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_ACH4_TXBD_DESA_H(x) | BIT_ACH4_TXBD_DESA_H(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q0_Q1_INFO (Offset 0x1400) */ + +#define BIT_SHIFT_AC1_PKT_INFO 16 +#define BIT_MASK_AC1_PKT_INFO 0xfff +#define BIT_AC1_PKT_INFO(x) \ + (((x) & BIT_MASK_AC1_PKT_INFO) << BIT_SHIFT_AC1_PKT_INFO) +#define BITS_AC1_PKT_INFO (BIT_MASK_AC1_PKT_INFO << BIT_SHIFT_AC1_PKT_INFO) +#define BIT_CLEAR_AC1_PKT_INFO(x) ((x) & (~BITS_AC1_PKT_INFO)) +#define BIT_GET_AC1_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_AC1_PKT_INFO) & BIT_MASK_AC1_PKT_INFO) +#define BIT_SET_AC1_PKT_INFO(x, v) \ + (BIT_CLEAR_AC1_PKT_INFO(x) | BIT_AC1_PKT_INFO(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_OFFSET (Offset 0x1400) */ + +#define BIT_SHIFT_MU_RATETABLE_OFFSET 16 +#define BIT_MASK_MU_RATETABLE_OFFSET 0x1ff +#define BIT_MU_RATETABLE_OFFSET(x) \ + (((x) & BIT_MASK_MU_RATETABLE_OFFSET) << BIT_SHIFT_MU_RATETABLE_OFFSET) +#define BITS_MU_RATETABLE_OFFSET \ + (BIT_MASK_MU_RATETABLE_OFFSET << BIT_SHIFT_MU_RATETABLE_OFFSET) +#define BIT_CLEAR_MU_RATETABLE_OFFSET(x) ((x) & (~BITS_MU_RATETABLE_OFFSET)) +#define BIT_GET_MU_RATETABLE_OFFSET(x) \ + (((x) >> BIT_SHIFT_MU_RATETABLE_OFFSET) & BIT_MASK_MU_RATETABLE_OFFSET) +#define BIT_SET_MU_RATETABLE_OFFSET(x, v) \ + (BIT_CLEAR_MU_RATETABLE_OFFSET(x) | BIT_MU_RATETABLE_OFFSET(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q0_Q1_INFO (Offset 0x1400) */ + +#define BIT_SHIFT_AC0_PKT_INFO 0 +#define BIT_MASK_AC0_PKT_INFO 0xfff +#define BIT_AC0_PKT_INFO(x) \ + (((x) & BIT_MASK_AC0_PKT_INFO) << BIT_SHIFT_AC0_PKT_INFO) +#define BITS_AC0_PKT_INFO (BIT_MASK_AC0_PKT_INFO << BIT_SHIFT_AC0_PKT_INFO) +#define BIT_CLEAR_AC0_PKT_INFO(x) ((x) & (~BITS_AC0_PKT_INFO)) +#define BIT_GET_AC0_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_AC0_PKT_INFO) & BIT_MASK_AC0_PKT_INFO) +#define BIT_SET_AC0_PKT_INFO(x, v) \ + (BIT_CLEAR_AC0_PKT_INFO(x) | BIT_AC0_PKT_INFO(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_ARFR6 (Offset 0x1400) */ + +#define BIT_SHIFT_ARFRL6 0 +#define BIT_MASK_ARFRL6 0xffffffffL +#define BIT_ARFRL6(x) (((x) & BIT_MASK_ARFRL6) << BIT_SHIFT_ARFRL6) +#define BITS_ARFRL6 (BIT_MASK_ARFRL6 << BIT_SHIFT_ARFRL6) +#define BIT_CLEAR_ARFRL6(x) ((x) & (~BITS_ARFRL6)) +#define BIT_GET_ARFRL6(x) (((x) >> BIT_SHIFT_ARFRL6) & BIT_MASK_ARFRL6) +#define BIT_SET_ARFRL6(x, v) (BIT_CLEAR_ARFRL6(x) | BIT_ARFRL6(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_ARFR6 (Offset 0x1400) */ + +#define BIT_SHIFT_ARFR6_V1 0 +#define BIT_MASK_ARFR6_V1 0xffffffffffffffffL +#define BIT_ARFR6_V1(x) (((x) & BIT_MASK_ARFR6_V1) << BIT_SHIFT_ARFR6_V1) +#define BITS_ARFR6_V1 (BIT_MASK_ARFR6_V1 << BIT_SHIFT_ARFR6_V1) +#define BIT_CLEAR_ARFR6_V1(x) ((x) & (~BITS_ARFR6_V1)) +#define BIT_GET_ARFR6_V1(x) (((x) >> BIT_SHIFT_ARFR6_V1) & BIT_MASK_ARFR6_V1) +#define BIT_SET_ARFR6_V1(x, v) (BIT_CLEAR_ARFR6_V1(x) | BIT_ARFR6_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_OFFSET (Offset 0x1400) */ + +#define BIT_SHIFT_MU_SCORETABLE_OFFSET 0 +#define BIT_MASK_MU_SCORETABLE_OFFSET 0x1ff +#define BIT_MU_SCORETABLE_OFFSET(x) \ + (((x) & BIT_MASK_MU_SCORETABLE_OFFSET) \ + << BIT_SHIFT_MU_SCORETABLE_OFFSET) +#define BITS_MU_SCORETABLE_OFFSET \ + (BIT_MASK_MU_SCORETABLE_OFFSET << BIT_SHIFT_MU_SCORETABLE_OFFSET) +#define BIT_CLEAR_MU_SCORETABLE_OFFSET(x) ((x) & (~BITS_MU_SCORETABLE_OFFSET)) +#define BIT_GET_MU_SCORETABLE_OFFSET(x) \ + (((x) >> BIT_SHIFT_MU_SCORETABLE_OFFSET) & \ + BIT_MASK_MU_SCORETABLE_OFFSET) +#define BIT_SET_MU_SCORETABLE_OFFSET(x, v) \ + (BIT_CLEAR_MU_SCORETABLE_OFFSET(x) | BIT_MU_SCORETABLE_OFFSET(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q2_Q3_INFO (Offset 0x1404) */ + +#define BIT_SHIFT_AC3_PKT_INFO 16 +#define BIT_MASK_AC3_PKT_INFO 0xfff +#define BIT_AC3_PKT_INFO(x) \ + (((x) & BIT_MASK_AC3_PKT_INFO) << BIT_SHIFT_AC3_PKT_INFO) +#define BITS_AC3_PKT_INFO (BIT_MASK_AC3_PKT_INFO << BIT_SHIFT_AC3_PKT_INFO) +#define BIT_CLEAR_AC3_PKT_INFO(x) ((x) & (~BITS_AC3_PKT_INFO)) +#define BIT_GET_AC3_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_AC3_PKT_INFO) & BIT_MASK_AC3_PKT_INFO) +#define BIT_SET_AC3_PKT_INFO(x, v) \ + (BIT_CLEAR_AC3_PKT_INFO(x) | BIT_AC3_PKT_INFO(v)) + +#define BIT_SHIFT_AC2_PKT_INFO 0 +#define BIT_MASK_AC2_PKT_INFO 0xfff +#define BIT_AC2_PKT_INFO(x) \ + (((x) & BIT_MASK_AC2_PKT_INFO) << BIT_SHIFT_AC2_PKT_INFO) +#define BITS_AC2_PKT_INFO (BIT_MASK_AC2_PKT_INFO << BIT_SHIFT_AC2_PKT_INFO) +#define BIT_CLEAR_AC2_PKT_INFO(x) ((x) & (~BITS_AC2_PKT_INFO)) +#define BIT_GET_AC2_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_AC2_PKT_INFO) & BIT_MASK_AC2_PKT_INFO) +#define BIT_SET_AC2_PKT_INFO(x, v) \ + (BIT_CLEAR_AC2_PKT_INFO(x) | BIT_AC2_PKT_INFO(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_ARFRH6 (Offset 0x1404) */ + +#define BIT_SHIFT_ARFRH6 0 +#define BIT_MASK_ARFRH6 0xffffffffL +#define BIT_ARFRH6(x) (((x) & BIT_MASK_ARFRH6) << BIT_SHIFT_ARFRH6) +#define BITS_ARFRH6 (BIT_MASK_ARFRH6 << BIT_SHIFT_ARFRH6) +#define BIT_CLEAR_ARFRH6(x) ((x) & (~BITS_ARFRH6)) +#define BIT_GET_ARFRH6(x) (((x) >> BIT_SHIFT_ARFRH6) & BIT_MASK_ARFRH6) +#define BIT_SET_ARFRH6(x, v) (BIT_CLEAR_ARFRH6(x) | BIT_ARFRH6(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q4_Q5_INFO (Offset 0x1408) */ + +#define BIT_SHIFT_AC5_PKT_INFO 16 +#define BIT_MASK_AC5_PKT_INFO 0xfff +#define BIT_AC5_PKT_INFO(x) \ + (((x) & BIT_MASK_AC5_PKT_INFO) << BIT_SHIFT_AC5_PKT_INFO) +#define BITS_AC5_PKT_INFO (BIT_MASK_AC5_PKT_INFO << BIT_SHIFT_AC5_PKT_INFO) +#define BIT_CLEAR_AC5_PKT_INFO(x) ((x) & (~BITS_AC5_PKT_INFO)) +#define BIT_GET_AC5_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_AC5_PKT_INFO) & BIT_MASK_AC5_PKT_INFO) +#define BIT_SET_AC5_PKT_INFO(x, v) \ + (BIT_CLEAR_AC5_PKT_INFO(x) | BIT_AC5_PKT_INFO(v)) + +#define BIT_SHIFT_AC4_PKT_INFO 0 +#define BIT_MASK_AC4_PKT_INFO 0xfff +#define BIT_AC4_PKT_INFO(x) \ + (((x) & BIT_MASK_AC4_PKT_INFO) << BIT_SHIFT_AC4_PKT_INFO) +#define BITS_AC4_PKT_INFO (BIT_MASK_AC4_PKT_INFO << BIT_SHIFT_AC4_PKT_INFO) +#define BIT_CLEAR_AC4_PKT_INFO(x) ((x) & (~BITS_AC4_PKT_INFO)) +#define BIT_GET_AC4_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_AC4_PKT_INFO) & BIT_MASK_AC4_PKT_INFO) +#define BIT_SET_AC4_PKT_INFO(x, v) \ + (BIT_CLEAR_AC4_PKT_INFO(x) | BIT_AC4_PKT_INFO(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_ARFR7 (Offset 0x1408) */ + +#define BIT_SHIFT_ARFRL7 0 +#define BIT_MASK_ARFRL7 0xffffffffL +#define BIT_ARFRL7(x) (((x) & BIT_MASK_ARFRL7) << BIT_SHIFT_ARFRL7) +#define BITS_ARFRL7 (BIT_MASK_ARFRL7 << BIT_SHIFT_ARFRL7) +#define BIT_CLEAR_ARFRL7(x) ((x) & (~BITS_ARFRL7)) +#define BIT_GET_ARFRL7(x) (((x) >> BIT_SHIFT_ARFRL7) & BIT_MASK_ARFRL7) +#define BIT_SET_ARFRL7(x, v) (BIT_CLEAR_ARFRL7(x) | BIT_ARFRL7(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_ARFR7 (Offset 0x1408) */ + +#define BIT_SHIFT_ARFR7_V1 0 +#define BIT_MASK_ARFR7_V1 0xffffffffffffffffL +#define BIT_ARFR7_V1(x) (((x) & BIT_MASK_ARFR7_V1) << BIT_SHIFT_ARFR7_V1) +#define BITS_ARFR7_V1 (BIT_MASK_ARFR7_V1 << BIT_SHIFT_ARFR7_V1) +#define BIT_CLEAR_ARFR7_V1(x) ((x) & (~BITS_ARFR7_V1)) +#define BIT_GET_ARFR7_V1(x) (((x) >> BIT_SHIFT_ARFR7_V1) & BIT_MASK_ARFR7_V1) +#define BIT_SET_ARFR7_V1(x, v) (BIT_CLEAR_ARFR7_V1(x) | BIT_ARFR7_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_Q6_Q7_INFO (Offset 0x140C) */ + +#define BIT_SHIFT_AC7_PKT_INFO 16 +#define BIT_MASK_AC7_PKT_INFO 0xfff +#define BIT_AC7_PKT_INFO(x) \ + (((x) & BIT_MASK_AC7_PKT_INFO) << BIT_SHIFT_AC7_PKT_INFO) +#define BITS_AC7_PKT_INFO (BIT_MASK_AC7_PKT_INFO << BIT_SHIFT_AC7_PKT_INFO) +#define BIT_CLEAR_AC7_PKT_INFO(x) ((x) & (~BITS_AC7_PKT_INFO)) +#define BIT_GET_AC7_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_AC7_PKT_INFO) & BIT_MASK_AC7_PKT_INFO) +#define BIT_SET_AC7_PKT_INFO(x, v) \ + (BIT_CLEAR_AC7_PKT_INFO(x) | BIT_AC7_PKT_INFO(v)) + +#define BIT_SHIFT_AC6_PKT_INFO 0 +#define BIT_MASK_AC6_PKT_INFO 0xfff +#define BIT_AC6_PKT_INFO(x) \ + (((x) & BIT_MASK_AC6_PKT_INFO) << BIT_SHIFT_AC6_PKT_INFO) +#define BITS_AC6_PKT_INFO (BIT_MASK_AC6_PKT_INFO << BIT_SHIFT_AC6_PKT_INFO) +#define BIT_CLEAR_AC6_PKT_INFO(x) ((x) & (~BITS_AC6_PKT_INFO)) +#define BIT_GET_AC6_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_AC6_PKT_INFO) & BIT_MASK_AC6_PKT_INFO) +#define BIT_SET_AC6_PKT_INFO(x, v) \ + (BIT_CLEAR_AC6_PKT_INFO(x) | BIT_AC6_PKT_INFO(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_ARFRH7 (Offset 0x140C) */ + +#define BIT_SHIFT_ARFRH7 0 +#define BIT_MASK_ARFRH7 0xffffffffL +#define BIT_ARFRH7(x) (((x) & BIT_MASK_ARFRH7) << BIT_SHIFT_ARFRH7) +#define BITS_ARFRH7 (BIT_MASK_ARFRH7 << BIT_SHIFT_ARFRH7) +#define BIT_CLEAR_ARFRH7(x) ((x) & (~BITS_ARFRH7)) +#define BIT_GET_ARFRH7(x) (((x) >> BIT_SHIFT_ARFRH7) & BIT_MASK_ARFRH7) +#define BIT_SET_ARFRH7(x, v) (BIT_CLEAR_ARFRH7(x) | BIT_ARFRH7(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_HIQ_INFO (Offset 0x1410) */ + +#define BIT_SHIFT_HIQ_PKT_INFO 16 +#define BIT_MASK_HIQ_PKT_INFO 0xfff +#define BIT_HIQ_PKT_INFO(x) \ + (((x) & BIT_MASK_HIQ_PKT_INFO) << BIT_SHIFT_HIQ_PKT_INFO) +#define BITS_HIQ_PKT_INFO (BIT_MASK_HIQ_PKT_INFO << BIT_SHIFT_HIQ_PKT_INFO) +#define BIT_CLEAR_HIQ_PKT_INFO(x) ((x) & (~BITS_HIQ_PKT_INFO)) +#define BIT_GET_HIQ_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_HIQ_PKT_INFO) & BIT_MASK_HIQ_PKT_INFO) +#define BIT_SET_HIQ_PKT_INFO(x, v) \ + (BIT_CLEAR_HIQ_PKT_INFO(x) | BIT_HIQ_PKT_INFO(v)) + +#define BIT_SHIFT_MGQ_PKT_INFO 0 +#define BIT_MASK_MGQ_PKT_INFO 0xfff +#define BIT_MGQ_PKT_INFO(x) \ + (((x) & BIT_MASK_MGQ_PKT_INFO) << BIT_SHIFT_MGQ_PKT_INFO) +#define BITS_MGQ_PKT_INFO (BIT_MASK_MGQ_PKT_INFO << BIT_SHIFT_MGQ_PKT_INFO) +#define BIT_CLEAR_MGQ_PKT_INFO(x) ((x) & (~BITS_MGQ_PKT_INFO)) +#define BIT_GET_MGQ_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_MGQ_PKT_INFO) & BIT_MASK_MGQ_PKT_INFO) +#define BIT_SET_MGQ_PKT_INFO(x, v) \ + (BIT_CLEAR_MGQ_PKT_INFO(x) | BIT_MGQ_PKT_INFO(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_ARFR8 (Offset 0x1410) */ + +#define BIT_SHIFT_ARFRL8 0 +#define BIT_MASK_ARFRL8 0xffffffffL +#define BIT_ARFRL8(x) (((x) & BIT_MASK_ARFRL8) << BIT_SHIFT_ARFRL8) +#define BITS_ARFRL8 (BIT_MASK_ARFRL8 << BIT_SHIFT_ARFRL8) +#define BIT_CLEAR_ARFRL8(x) ((x) & (~BITS_ARFRL8)) +#define BIT_GET_ARFRL8(x) (((x) >> BIT_SHIFT_ARFRL8) & BIT_MASK_ARFRL8) +#define BIT_SET_ARFRL8(x, v) (BIT_CLEAR_ARFRL8(x) | BIT_ARFRL8(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_ARFR8 (Offset 0x1410) */ + +#define BIT_SHIFT_ARFR8_V1 0 +#define BIT_MASK_ARFR8_V1 0xffffffffffffffffL +#define BIT_ARFR8_V1(x) (((x) & BIT_MASK_ARFR8_V1) << BIT_SHIFT_ARFR8_V1) +#define BITS_ARFR8_V1 (BIT_MASK_ARFR8_V1 << BIT_SHIFT_ARFR8_V1) +#define BIT_CLEAR_ARFR8_V1(x) ((x) & (~BITS_ARFR8_V1)) +#define BIT_GET_ARFR8_V1(x) (((x) >> BIT_SHIFT_ARFR8_V1) & BIT_MASK_ARFR8_V1) +#define BIT_SET_ARFR8_V1(x, v) (BIT_CLEAR_ARFR8_V1(x) | BIT_ARFR8_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_CMDQ_BCNQ_INFO (Offset 0x1414) */ + +#define BIT_SHIFT_BCNQ_PKT_INFO_V1 16 +#define BIT_MASK_BCNQ_PKT_INFO_V1 0xfff +#define BIT_BCNQ_PKT_INFO_V1(x) \ + (((x) & BIT_MASK_BCNQ_PKT_INFO_V1) << BIT_SHIFT_BCNQ_PKT_INFO_V1) +#define BITS_BCNQ_PKT_INFO_V1 \ + (BIT_MASK_BCNQ_PKT_INFO_V1 << BIT_SHIFT_BCNQ_PKT_INFO_V1) +#define BIT_CLEAR_BCNQ_PKT_INFO_V1(x) ((x) & (~BITS_BCNQ_PKT_INFO_V1)) +#define BIT_GET_BCNQ_PKT_INFO_V1(x) \ + (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_V1) & BIT_MASK_BCNQ_PKT_INFO_V1) +#define BIT_SET_BCNQ_PKT_INFO_V1(x, v) \ + (BIT_CLEAR_BCNQ_PKT_INFO_V1(x) | BIT_BCNQ_PKT_INFO_V1(v)) + +#define BIT_SHIFT_BCNERR_PORT_SEL 16 +#define BIT_MASK_BCNERR_PORT_SEL 0x7 +#define BIT_BCNERR_PORT_SEL(x) \ + (((x) & BIT_MASK_BCNERR_PORT_SEL) << BIT_SHIFT_BCNERR_PORT_SEL) +#define BITS_BCNERR_PORT_SEL \ + (BIT_MASK_BCNERR_PORT_SEL << BIT_SHIFT_BCNERR_PORT_SEL) +#define BIT_CLEAR_BCNERR_PORT_SEL(x) ((x) & (~BITS_BCNERR_PORT_SEL)) +#define BIT_GET_BCNERR_PORT_SEL(x) \ + (((x) >> BIT_SHIFT_BCNERR_PORT_SEL) & BIT_MASK_BCNERR_PORT_SEL) +#define BIT_SET_BCNERR_PORT_SEL(x, v) \ + (BIT_CLEAR_BCNERR_PORT_SEL(x) | BIT_BCNERR_PORT_SEL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CMDQ_BCNQ_INFO (Offset 0x1414) */ + +#define BIT_SHIFT_CMDQ_PKT_INFO 16 +#define BIT_MASK_CMDQ_PKT_INFO 0xfff +#define BIT_CMDQ_PKT_INFO(x) \ + (((x) & BIT_MASK_CMDQ_PKT_INFO) << BIT_SHIFT_CMDQ_PKT_INFO) +#define BITS_CMDQ_PKT_INFO (BIT_MASK_CMDQ_PKT_INFO << BIT_SHIFT_CMDQ_PKT_INFO) +#define BIT_CLEAR_CMDQ_PKT_INFO(x) ((x) & (~BITS_CMDQ_PKT_INFO)) +#define BIT_GET_CMDQ_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_CMDQ_PKT_INFO) & BIT_MASK_CMDQ_PKT_INFO) +#define BIT_SET_CMDQ_PKT_INFO(x, v) \ + (BIT_CLEAR_CMDQ_PKT_INFO(x) | BIT_CMDQ_PKT_INFO(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/* 2 REG_CMDQ_BCNQ_INFO (Offset 0x1414) */ + +#define BIT_SHIFT_CMDQ_PKT_INFO_V1 0 +#define BIT_MASK_CMDQ_PKT_INFO_V1 0xfff +#define BIT_CMDQ_PKT_INFO_V1(x) \ + (((x) & BIT_MASK_CMDQ_PKT_INFO_V1) << BIT_SHIFT_CMDQ_PKT_INFO_V1) +#define BITS_CMDQ_PKT_INFO_V1 \ + (BIT_MASK_CMDQ_PKT_INFO_V1 << BIT_SHIFT_CMDQ_PKT_INFO_V1) +#define BIT_CLEAR_CMDQ_PKT_INFO_V1(x) ((x) & (~BITS_CMDQ_PKT_INFO_V1)) +#define BIT_GET_CMDQ_PKT_INFO_V1(x) \ + (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_V1) & BIT_MASK_CMDQ_PKT_INFO_V1) +#define BIT_SET_CMDQ_PKT_INFO_V1(x, v) \ + (BIT_CLEAR_CMDQ_PKT_INFO_V1(x) | BIT_CMDQ_PKT_INFO_V1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_ARFRH8 (Offset 0x1414) */ + +#define BIT_SHIFT_ARFRH8 0 +#define BIT_MASK_ARFRH8 0xffffffffL +#define BIT_ARFRH8(x) (((x) & BIT_MASK_ARFRH8) << BIT_SHIFT_ARFRH8) +#define BITS_ARFRH8 (BIT_MASK_ARFRH8 << BIT_SHIFT_ARFRH8) +#define BIT_CLEAR_ARFRH8(x) ((x) & (~BITS_ARFRH8)) +#define BIT_GET_ARFRH8(x) (((x) >> BIT_SHIFT_ARFRH8) & BIT_MASK_ARFRH8) +#define BIT_SET_ARFRH8(x, v) (BIT_CLEAR_ARFRH8(x) | BIT_ARFRH8(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CMDQ_BCNQ_INFO (Offset 0x1414) */ + +#define BIT_SHIFT_BCNQ_PKT_INFO 0 +#define BIT_MASK_BCNQ_PKT_INFO 0xfff +#define BIT_BCNQ_PKT_INFO(x) \ + (((x) & BIT_MASK_BCNQ_PKT_INFO) << BIT_SHIFT_BCNQ_PKT_INFO) +#define BITS_BCNQ_PKT_INFO (BIT_MASK_BCNQ_PKT_INFO << BIT_SHIFT_BCNQ_PKT_INFO) +#define BIT_CLEAR_BCNQ_PKT_INFO(x) ((x) & (~BITS_BCNQ_PKT_INFO)) +#define BIT_GET_BCNQ_PKT_INFO(x) \ + (((x) >> BIT_SHIFT_BCNQ_PKT_INFO) & BIT_MASK_BCNQ_PKT_INFO) +#define BIT_SET_BCNQ_PKT_INFO(x, v) \ + (BIT_CLEAR_BCNQ_PKT_INFO(x) | BIT_BCNQ_PKT_INFO(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_LOOPBACK_OPTION (Offset 0x1420) */ + +#define BIT_LOOPACK_FAST_EDCA_EN BIT(24) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_USEREG_SETTING (Offset 0x1420) */ + +#define BIT_NDPA_USEREG BIT(21) + +#define BIT_SHIFT_RETRY_USEREG 19 +#define BIT_MASK_RETRY_USEREG 0x3 +#define BIT_RETRY_USEREG(x) \ + (((x) & BIT_MASK_RETRY_USEREG) << BIT_SHIFT_RETRY_USEREG) +#define BITS_RETRY_USEREG (BIT_MASK_RETRY_USEREG << BIT_SHIFT_RETRY_USEREG) +#define BIT_CLEAR_RETRY_USEREG(x) ((x) & (~BITS_RETRY_USEREG)) +#define BIT_GET_RETRY_USEREG(x) \ + (((x) >> BIT_SHIFT_RETRY_USEREG) & BIT_MASK_RETRY_USEREG) +#define BIT_SET_RETRY_USEREG(x, v) \ + (BIT_CLEAR_RETRY_USEREG(x) | BIT_RETRY_USEREG(v)) + +#define BIT_SHIFT_TRYPKT_USEREG 17 +#define BIT_MASK_TRYPKT_USEREG 0x3 +#define BIT_TRYPKT_USEREG(x) \ + (((x) & BIT_MASK_TRYPKT_USEREG) << BIT_SHIFT_TRYPKT_USEREG) +#define BITS_TRYPKT_USEREG (BIT_MASK_TRYPKT_USEREG << BIT_SHIFT_TRYPKT_USEREG) +#define BIT_CLEAR_TRYPKT_USEREG(x) ((x) & (~BITS_TRYPKT_USEREG)) +#define BIT_GET_TRYPKT_USEREG(x) \ + (((x) >> BIT_SHIFT_TRYPKT_USEREG) & BIT_MASK_TRYPKT_USEREG) +#define BIT_SET_TRYPKT_USEREG(x, v) \ + (BIT_CLEAR_TRYPKT_USEREG(x) | BIT_TRYPKT_USEREG(v)) + +#define BIT_CTLPKT_USEREG BIT(16) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_AESIV_SETTING (Offset 0x1424) */ + +#define BIT_SHIFT_AESIV_OFFSET 0 +#define BIT_MASK_AESIV_OFFSET 0xfff +#define BIT_AESIV_OFFSET(x) \ + (((x) & BIT_MASK_AESIV_OFFSET) << BIT_SHIFT_AESIV_OFFSET) +#define BITS_AESIV_OFFSET (BIT_MASK_AESIV_OFFSET << BIT_SHIFT_AESIV_OFFSET) +#define BIT_CLEAR_AESIV_OFFSET(x) ((x) & (~BITS_AESIV_OFFSET)) +#define BIT_GET_AESIV_OFFSET(x) \ + (((x) >> BIT_SHIFT_AESIV_OFFSET) & BIT_MASK_AESIV_OFFSET) +#define BIT_SET_AESIV_OFFSET(x, v) \ + (BIT_CLEAR_AESIV_OFFSET(x) | BIT_AESIV_OFFSET(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BF0_TIME_SETTING (Offset 0x1428) */ + +#define BIT_BF0_TIMER_SET BIT(31) +#define BIT_BF0_TIMER_CLR BIT(30) +#define BIT_BF0_UPDATE_EN BIT(29) +#define BIT_BF0_TIMER_EN BIT(28) + +#define BIT_SHIFT_BF0_PRETIME_OVER 16 +#define BIT_MASK_BF0_PRETIME_OVER 0xfff +#define BIT_BF0_PRETIME_OVER(x) \ + (((x) & BIT_MASK_BF0_PRETIME_OVER) << BIT_SHIFT_BF0_PRETIME_OVER) +#define BITS_BF0_PRETIME_OVER \ + (BIT_MASK_BF0_PRETIME_OVER << BIT_SHIFT_BF0_PRETIME_OVER) +#define BIT_CLEAR_BF0_PRETIME_OVER(x) ((x) & (~BITS_BF0_PRETIME_OVER)) +#define BIT_GET_BF0_PRETIME_OVER(x) \ + (((x) >> BIT_SHIFT_BF0_PRETIME_OVER) & BIT_MASK_BF0_PRETIME_OVER) +#define BIT_SET_BF0_PRETIME_OVER(x, v) \ + (BIT_CLEAR_BF0_PRETIME_OVER(x) | BIT_BF0_PRETIME_OVER(v)) + +#define BIT_SHIFT_BF0_LIFETIME 0 +#define BIT_MASK_BF0_LIFETIME 0xffff +#define BIT_BF0_LIFETIME(x) \ + (((x) & BIT_MASK_BF0_LIFETIME) << BIT_SHIFT_BF0_LIFETIME) +#define BITS_BF0_LIFETIME (BIT_MASK_BF0_LIFETIME << BIT_SHIFT_BF0_LIFETIME) +#define BIT_CLEAR_BF0_LIFETIME(x) ((x) & (~BITS_BF0_LIFETIME)) +#define BIT_GET_BF0_LIFETIME(x) \ + (((x) >> BIT_SHIFT_BF0_LIFETIME) & BIT_MASK_BF0_LIFETIME) +#define BIT_SET_BF0_LIFETIME(x, v) \ + (BIT_CLEAR_BF0_LIFETIME(x) | BIT_BF0_LIFETIME(v)) + +/* 2 REG_BF1_TIME_SETTING (Offset 0x142C) */ + +#define BIT_BF1_TIMER_SET BIT(31) +#define BIT_BF1_TIMER_CLR BIT(30) +#define BIT_BF1_UPDATE_EN BIT(29) +#define BIT_BF1_TIMER_EN BIT(28) + +#define BIT_SHIFT_BF1_PRETIME_OVER 16 +#define BIT_MASK_BF1_PRETIME_OVER 0xfff +#define BIT_BF1_PRETIME_OVER(x) \ + (((x) & BIT_MASK_BF1_PRETIME_OVER) << BIT_SHIFT_BF1_PRETIME_OVER) +#define BITS_BF1_PRETIME_OVER \ + (BIT_MASK_BF1_PRETIME_OVER << BIT_SHIFT_BF1_PRETIME_OVER) +#define BIT_CLEAR_BF1_PRETIME_OVER(x) ((x) & (~BITS_BF1_PRETIME_OVER)) +#define BIT_GET_BF1_PRETIME_OVER(x) \ + (((x) >> BIT_SHIFT_BF1_PRETIME_OVER) & BIT_MASK_BF1_PRETIME_OVER) +#define BIT_SET_BF1_PRETIME_OVER(x, v) \ + (BIT_CLEAR_BF1_PRETIME_OVER(x) | BIT_BF1_PRETIME_OVER(v)) + +#define BIT_SHIFT_BF1_LIFETIME 0 +#define BIT_MASK_BF1_LIFETIME 0xffff +#define BIT_BF1_LIFETIME(x) \ + (((x) & BIT_MASK_BF1_LIFETIME) << BIT_SHIFT_BF1_LIFETIME) +#define BITS_BF1_LIFETIME (BIT_MASK_BF1_LIFETIME << BIT_SHIFT_BF1_LIFETIME) +#define BIT_CLEAR_BF1_LIFETIME(x) ((x) & (~BITS_BF1_LIFETIME)) +#define BIT_GET_BF1_LIFETIME(x) \ + (((x) >> BIT_SHIFT_BF1_LIFETIME) & BIT_MASK_BF1_LIFETIME) +#define BIT_SET_BF1_LIFETIME(x, v) \ + (BIT_CLEAR_BF1_LIFETIME(x) | BIT_BF1_LIFETIME(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BF_TIMEOUT_EN (Offset 0x1430) */ + +#define BIT_EN_VHT_LDPC BIT(9) +#define BIT_EN_HT_LDPC BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BF_TIMEOUT_EN (Offset 0x1430) */ + +#define BIT_BF1_TIMEOUT_EN BIT(1) +#define BIT_BF0_TIMEOUT_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID_RELEASE0 (Offset 0x1434) */ + +#define BIT_SHIFT_MACID31_0_RELEASE 0 +#define BIT_MASK_MACID31_0_RELEASE 0xffffffffL +#define BIT_MACID31_0_RELEASE(x) \ + (((x) & BIT_MASK_MACID31_0_RELEASE) << BIT_SHIFT_MACID31_0_RELEASE) +#define BITS_MACID31_0_RELEASE \ + (BIT_MASK_MACID31_0_RELEASE << BIT_SHIFT_MACID31_0_RELEASE) +#define BIT_CLEAR_MACID31_0_RELEASE(x) ((x) & (~BITS_MACID31_0_RELEASE)) +#define BIT_GET_MACID31_0_RELEASE(x) \ + (((x) >> BIT_SHIFT_MACID31_0_RELEASE) & BIT_MASK_MACID31_0_RELEASE) +#define BIT_SET_MACID31_0_RELEASE(x, v) \ + (BIT_CLEAR_MACID31_0_RELEASE(x) | BIT_MACID31_0_RELEASE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_RELEASE_INFO (Offset 0x1434) */ + +#define BIT_SHIFT_MACID_RELEASE_INFO 0 +#define BIT_MASK_MACID_RELEASE_INFO 0xffffffffL +#define BIT_MACID_RELEASE_INFO(x) \ + (((x) & BIT_MASK_MACID_RELEASE_INFO) << BIT_SHIFT_MACID_RELEASE_INFO) +#define BITS_MACID_RELEASE_INFO \ + (BIT_MASK_MACID_RELEASE_INFO << BIT_SHIFT_MACID_RELEASE_INFO) +#define BIT_CLEAR_MACID_RELEASE_INFO(x) ((x) & (~BITS_MACID_RELEASE_INFO)) +#define BIT_GET_MACID_RELEASE_INFO(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_INFO) & BIT_MASK_MACID_RELEASE_INFO) +#define BIT_SET_MACID_RELEASE_INFO(x, v) \ + (BIT_CLEAR_MACID_RELEASE_INFO(x) | BIT_MACID_RELEASE_INFO(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID_RELEASE1 (Offset 0x1438) */ + +#define BIT_SHIFT_MACID63_32_RELEASE 0 +#define BIT_MASK_MACID63_32_RELEASE 0xffffffffL +#define BIT_MACID63_32_RELEASE(x) \ + (((x) & BIT_MASK_MACID63_32_RELEASE) << BIT_SHIFT_MACID63_32_RELEASE) +#define BITS_MACID63_32_RELEASE \ + (BIT_MASK_MACID63_32_RELEASE << BIT_SHIFT_MACID63_32_RELEASE) +#define BIT_CLEAR_MACID63_32_RELEASE(x) ((x) & (~BITS_MACID63_32_RELEASE)) +#define BIT_GET_MACID63_32_RELEASE(x) \ + (((x) >> BIT_SHIFT_MACID63_32_RELEASE) & BIT_MASK_MACID63_32_RELEASE) +#define BIT_SET_MACID63_32_RELEASE(x, v) \ + (BIT_CLEAR_MACID63_32_RELEASE(x) | BIT_MACID63_32_RELEASE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_RELEASE_SUCCESS_INFO (Offset 0x1438) */ + +#define BIT_SHIFT_MACID_RELEASE_SUCCESS_INFO 0 +#define BIT_MASK_MACID_RELEASE_SUCCESS_INFO 0xffffffffL +#define BIT_MACID_RELEASE_SUCCESS_INFO(x) \ + (((x) & BIT_MASK_MACID_RELEASE_SUCCESS_INFO) \ + << BIT_SHIFT_MACID_RELEASE_SUCCESS_INFO) +#define BITS_MACID_RELEASE_SUCCESS_INFO \ + (BIT_MASK_MACID_RELEASE_SUCCESS_INFO \ + << BIT_SHIFT_MACID_RELEASE_SUCCESS_INFO) +#define BIT_CLEAR_MACID_RELEASE_SUCCESS_INFO(x) \ + ((x) & (~BITS_MACID_RELEASE_SUCCESS_INFO)) +#define BIT_GET_MACID_RELEASE_SUCCESS_INFO(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_SUCCESS_INFO) & \ + BIT_MASK_MACID_RELEASE_SUCCESS_INFO) +#define BIT_SET_MACID_RELEASE_SUCCESS_INFO(x, v) \ + (BIT_CLEAR_MACID_RELEASE_SUCCESS_INFO(x) | \ + BIT_MACID_RELEASE_SUCCESS_INFO(v)) + +/* 2 REG_MACID_RELEASE_CTRL (Offset 0x143C) */ + +#define BIT_SHIFT_MACID_RELEASE_SEL 24 +#define BIT_MASK_MACID_RELEASE_SEL 0x7 +#define BIT_MACID_RELEASE_SEL(x) \ + (((x) & BIT_MASK_MACID_RELEASE_SEL) << BIT_SHIFT_MACID_RELEASE_SEL) +#define BITS_MACID_RELEASE_SEL \ + (BIT_MASK_MACID_RELEASE_SEL << BIT_SHIFT_MACID_RELEASE_SEL) +#define BIT_CLEAR_MACID_RELEASE_SEL(x) ((x) & (~BITS_MACID_RELEASE_SEL)) +#define BIT_GET_MACID_RELEASE_SEL(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_SEL) & BIT_MASK_MACID_RELEASE_SEL) +#define BIT_SET_MACID_RELEASE_SEL(x, v) \ + (BIT_CLEAR_MACID_RELEASE_SEL(x) | BIT_MACID_RELEASE_SEL(v)) + +#define BIT_SHIFT_MACID_RELEASE_CLEAR_OFFSET 16 +#define BIT_MASK_MACID_RELEASE_CLEAR_OFFSET 0xff +#define BIT_MACID_RELEASE_CLEAR_OFFSET(x) \ + (((x) & BIT_MASK_MACID_RELEASE_CLEAR_OFFSET) \ + << BIT_SHIFT_MACID_RELEASE_CLEAR_OFFSET) +#define BITS_MACID_RELEASE_CLEAR_OFFSET \ + (BIT_MASK_MACID_RELEASE_CLEAR_OFFSET \ + << BIT_SHIFT_MACID_RELEASE_CLEAR_OFFSET) +#define BIT_CLEAR_MACID_RELEASE_CLEAR_OFFSET(x) \ + ((x) & (~BITS_MACID_RELEASE_CLEAR_OFFSET)) +#define BIT_GET_MACID_RELEASE_CLEAR_OFFSET(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_CLEAR_OFFSET) & \ + BIT_MASK_MACID_RELEASE_CLEAR_OFFSET) +#define BIT_SET_MACID_RELEASE_CLEAR_OFFSET(x, v) \ + (BIT_CLEAR_MACID_RELEASE_CLEAR_OFFSET(x) | \ + BIT_MACID_RELEASE_CLEAR_OFFSET(v)) + +#define BIT_MACID_RELEASE_VALUE BIT(8) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID_RELEASE2 (Offset 0x143C) */ + +#define BIT_SHIFT_MACID95_64_RELEASE 0 +#define BIT_MASK_MACID95_64_RELEASE 0xffffffffL +#define BIT_MACID95_64_RELEASE(x) \ + (((x) & BIT_MASK_MACID95_64_RELEASE) << BIT_SHIFT_MACID95_64_RELEASE) +#define BITS_MACID95_64_RELEASE \ + (BIT_MASK_MACID95_64_RELEASE << BIT_SHIFT_MACID95_64_RELEASE) +#define BIT_CLEAR_MACID95_64_RELEASE(x) ((x) & (~BITS_MACID95_64_RELEASE)) +#define BIT_GET_MACID95_64_RELEASE(x) \ + (((x) >> BIT_SHIFT_MACID95_64_RELEASE) & BIT_MASK_MACID95_64_RELEASE) +#define BIT_SET_MACID95_64_RELEASE(x, v) \ + (BIT_CLEAR_MACID95_64_RELEASE(x) | BIT_MACID95_64_RELEASE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_RELEASE_CTRL (Offset 0x143C) */ + +#define BIT_SHIFT_MACID_RELEASE_OFFSET 0 +#define BIT_MASK_MACID_RELEASE_OFFSET 0xff +#define BIT_MACID_RELEASE_OFFSET(x) \ + (((x) & BIT_MASK_MACID_RELEASE_OFFSET) \ + << BIT_SHIFT_MACID_RELEASE_OFFSET) +#define BITS_MACID_RELEASE_OFFSET \ + (BIT_MASK_MACID_RELEASE_OFFSET << BIT_SHIFT_MACID_RELEASE_OFFSET) +#define BIT_CLEAR_MACID_RELEASE_OFFSET(x) ((x) & (~BITS_MACID_RELEASE_OFFSET)) +#define BIT_GET_MACID_RELEASE_OFFSET(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_OFFSET) & \ + BIT_MASK_MACID_RELEASE_OFFSET) +#define BIT_SET_MACID_RELEASE_OFFSET(x, v) \ + (BIT_CLEAR_MACID_RELEASE_OFFSET(x) | BIT_MACID_RELEASE_OFFSET(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID_RELEASE3 (Offset 0x1440) */ + +#define BIT_SHIFT_MACID127_96_RELEASE 0 +#define BIT_MASK_MACID127_96_RELEASE 0xffffffffL +#define BIT_MACID127_96_RELEASE(x) \ + (((x) & BIT_MASK_MACID127_96_RELEASE) << BIT_SHIFT_MACID127_96_RELEASE) +#define BITS_MACID127_96_RELEASE \ + (BIT_MASK_MACID127_96_RELEASE << BIT_SHIFT_MACID127_96_RELEASE) +#define BIT_CLEAR_MACID127_96_RELEASE(x) ((x) & (~BITS_MACID127_96_RELEASE)) +#define BIT_GET_MACID127_96_RELEASE(x) \ + (((x) >> BIT_SHIFT_MACID127_96_RELEASE) & BIT_MASK_MACID127_96_RELEASE) +#define BIT_SET_MACID127_96_RELEASE(x, v) \ + (BIT_CLEAR_MACID127_96_RELEASE(x) | BIT_MACID127_96_RELEASE(v)) + +/* 2 REG_MACID_RELEASE_SETTING (Offset 0x1444) */ + +#define BIT_MACID_VALUE BIT(7) + +#define BIT_SHIFT_MACID_OFFSET 0 +#define BIT_MASK_MACID_OFFSET 0x7f +#define BIT_MACID_OFFSET(x) \ + (((x) & BIT_MASK_MACID_OFFSET) << BIT_SHIFT_MACID_OFFSET) +#define BITS_MACID_OFFSET (BIT_MASK_MACID_OFFSET << BIT_SHIFT_MACID_OFFSET) +#define BIT_CLEAR_MACID_OFFSET(x) ((x) & (~BITS_MACID_OFFSET)) +#define BIT_GET_MACID_OFFSET(x) \ + (((x) >> BIT_SHIFT_MACID_OFFSET) & BIT_MASK_MACID_OFFSET) +#define BIT_SET_MACID_OFFSET(x, v) \ + (BIT_CLEAR_MACID_OFFSET(x) | BIT_MACID_OFFSET(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FAST_EDCA_VOVI_SETTING (Offset 0x1448) */ + +#define BIT_SHIFT_VI_FAST_EDCA_TO 24 +#define BIT_MASK_VI_FAST_EDCA_TO 0xff +#define BIT_VI_FAST_EDCA_TO(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_TO) << BIT_SHIFT_VI_FAST_EDCA_TO) +#define BITS_VI_FAST_EDCA_TO \ + (BIT_MASK_VI_FAST_EDCA_TO << BIT_SHIFT_VI_FAST_EDCA_TO) +#define BIT_CLEAR_VI_FAST_EDCA_TO(x) ((x) & (~BITS_VI_FAST_EDCA_TO)) +#define BIT_GET_VI_FAST_EDCA_TO(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO) & BIT_MASK_VI_FAST_EDCA_TO) +#define BIT_SET_VI_FAST_EDCA_TO(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_TO(x) | BIT_VI_FAST_EDCA_TO(v)) + +#define BIT_VI_THRESHOLD_SEL BIT(23) + +#define BIT_SHIFT_VI_FAST_EDCA_PKT_TH 16 +#define BIT_MASK_VI_FAST_EDCA_PKT_TH 0x7f +#define BIT_VI_FAST_EDCA_PKT_TH(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH) << BIT_SHIFT_VI_FAST_EDCA_PKT_TH) +#define BITS_VI_FAST_EDCA_PKT_TH \ + (BIT_MASK_VI_FAST_EDCA_PKT_TH << BIT_SHIFT_VI_FAST_EDCA_PKT_TH) +#define BIT_CLEAR_VI_FAST_EDCA_PKT_TH(x) ((x) & (~BITS_VI_FAST_EDCA_PKT_TH)) +#define BIT_GET_VI_FAST_EDCA_PKT_TH(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH) & BIT_MASK_VI_FAST_EDCA_PKT_TH) +#define BIT_SET_VI_FAST_EDCA_PKT_TH(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_PKT_TH(x) | BIT_VI_FAST_EDCA_PKT_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FAST_EDCA_VOVI_SETTING (Offset 0x1448) */ + +#define BIT_SHIFT_VO_FAST_EDCA_TO 8 +#define BIT_MASK_VO_FAST_EDCA_TO 0xff +#define BIT_VO_FAST_EDCA_TO(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_TO) << BIT_SHIFT_VO_FAST_EDCA_TO) +#define BITS_VO_FAST_EDCA_TO \ + (BIT_MASK_VO_FAST_EDCA_TO << BIT_SHIFT_VO_FAST_EDCA_TO) +#define BIT_CLEAR_VO_FAST_EDCA_TO(x) ((x) & (~BITS_VO_FAST_EDCA_TO)) +#define BIT_GET_VO_FAST_EDCA_TO(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO) & BIT_MASK_VO_FAST_EDCA_TO) +#define BIT_SET_VO_FAST_EDCA_TO(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_TO(x) | BIT_VO_FAST_EDCA_TO(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FAST_EDCA_VOVI_SETTING (Offset 0x1448) */ + +#define BIT_VO_THRESHOLD_SEL BIT(7) + +#define BIT_SHIFT_VO_FAST_EDCA_PKT_TH 0 +#define BIT_MASK_VO_FAST_EDCA_PKT_TH 0x7f +#define BIT_VO_FAST_EDCA_PKT_TH(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH) << BIT_SHIFT_VO_FAST_EDCA_PKT_TH) +#define BITS_VO_FAST_EDCA_PKT_TH \ + (BIT_MASK_VO_FAST_EDCA_PKT_TH << BIT_SHIFT_VO_FAST_EDCA_PKT_TH) +#define BIT_CLEAR_VO_FAST_EDCA_PKT_TH(x) ((x) & (~BITS_VO_FAST_EDCA_PKT_TH)) +#define BIT_GET_VO_FAST_EDCA_PKT_TH(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH) & BIT_MASK_VO_FAST_EDCA_PKT_TH) +#define BIT_SET_VO_FAST_EDCA_PKT_TH(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_PKT_TH(x) | BIT_VO_FAST_EDCA_PKT_TH(v)) + +/* 2 REG_FAST_EDCA_BEBK_SETTING (Offset 0x144C) */ + +#define BIT_SHIFT_BK_FAST_EDCA_TO 24 +#define BIT_MASK_BK_FAST_EDCA_TO 0xff +#define BIT_BK_FAST_EDCA_TO(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_TO) << BIT_SHIFT_BK_FAST_EDCA_TO) +#define BITS_BK_FAST_EDCA_TO \ + (BIT_MASK_BK_FAST_EDCA_TO << BIT_SHIFT_BK_FAST_EDCA_TO) +#define BIT_CLEAR_BK_FAST_EDCA_TO(x) ((x) & (~BITS_BK_FAST_EDCA_TO)) +#define BIT_GET_BK_FAST_EDCA_TO(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO) & BIT_MASK_BK_FAST_EDCA_TO) +#define BIT_SET_BK_FAST_EDCA_TO(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_TO(x) | BIT_BK_FAST_EDCA_TO(v)) + +#define BIT_BK_THRESHOLD_SEL BIT(23) + +#define BIT_SHIFT_BK_FAST_EDCA_PKT_TH 16 +#define BIT_MASK_BK_FAST_EDCA_PKT_TH 0x7f +#define BIT_BK_FAST_EDCA_PKT_TH(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH) << BIT_SHIFT_BK_FAST_EDCA_PKT_TH) +#define BITS_BK_FAST_EDCA_PKT_TH \ + (BIT_MASK_BK_FAST_EDCA_PKT_TH << BIT_SHIFT_BK_FAST_EDCA_PKT_TH) +#define BIT_CLEAR_BK_FAST_EDCA_PKT_TH(x) ((x) & (~BITS_BK_FAST_EDCA_PKT_TH)) +#define BIT_GET_BK_FAST_EDCA_PKT_TH(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH) & BIT_MASK_BK_FAST_EDCA_PKT_TH) +#define BIT_SET_BK_FAST_EDCA_PKT_TH(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_PKT_TH(x) | BIT_BK_FAST_EDCA_PKT_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_FAST_EDCA_BEBK_SETTING (Offset 0x144C) */ + +#define BIT_SHIFT_BE_FAST_EDCA_TO 8 +#define BIT_MASK_BE_FAST_EDCA_TO 0xff +#define BIT_BE_FAST_EDCA_TO(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_TO) << BIT_SHIFT_BE_FAST_EDCA_TO) +#define BITS_BE_FAST_EDCA_TO \ + (BIT_MASK_BE_FAST_EDCA_TO << BIT_SHIFT_BE_FAST_EDCA_TO) +#define BIT_CLEAR_BE_FAST_EDCA_TO(x) ((x) & (~BITS_BE_FAST_EDCA_TO)) +#define BIT_GET_BE_FAST_EDCA_TO(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO) & BIT_MASK_BE_FAST_EDCA_TO) +#define BIT_SET_BE_FAST_EDCA_TO(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_TO(x) | BIT_BE_FAST_EDCA_TO(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_FAST_EDCA_BEBK_SETTING (Offset 0x144C) */ + +#define BIT_BE_THRESHOLD_SEL BIT(7) + +#define BIT_SHIFT_BE_FAST_EDCA_PKT_TH 0 +#define BIT_MASK_BE_FAST_EDCA_PKT_TH 0x7f +#define BIT_BE_FAST_EDCA_PKT_TH(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH) << BIT_SHIFT_BE_FAST_EDCA_PKT_TH) +#define BITS_BE_FAST_EDCA_PKT_TH \ + (BIT_MASK_BE_FAST_EDCA_PKT_TH << BIT_SHIFT_BE_FAST_EDCA_PKT_TH) +#define BIT_CLEAR_BE_FAST_EDCA_PKT_TH(x) ((x) & (~BITS_BE_FAST_EDCA_PKT_TH)) +#define BIT_GET_BE_FAST_EDCA_PKT_TH(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH) & BIT_MASK_BE_FAST_EDCA_PKT_TH) +#define BIT_SET_BE_FAST_EDCA_PKT_TH(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_PKT_TH(x) | BIT_BE_FAST_EDCA_PKT_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID_DROP0 (Offset 0x1450) */ + +#define BIT_SHIFT_MACID31_0_DROP 0 +#define BIT_MASK_MACID31_0_DROP 0xffffffffL +#define BIT_MACID31_0_DROP(x) \ + (((x) & BIT_MASK_MACID31_0_DROP) << BIT_SHIFT_MACID31_0_DROP) +#define BITS_MACID31_0_DROP \ + (BIT_MASK_MACID31_0_DROP << BIT_SHIFT_MACID31_0_DROP) +#define BIT_CLEAR_MACID31_0_DROP(x) ((x) & (~BITS_MACID31_0_DROP)) +#define BIT_GET_MACID31_0_DROP(x) \ + (((x) >> BIT_SHIFT_MACID31_0_DROP) & BIT_MASK_MACID31_0_DROP) +#define BIT_SET_MACID31_0_DROP(x, v) \ + (BIT_CLEAR_MACID31_0_DROP(x) | BIT_MACID31_0_DROP(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_DROP_INFO (Offset 0x1450) */ + +#define BIT_SHIFT_MACID_DROP_INFO 0 +#define BIT_MASK_MACID_DROP_INFO 0xffffffffL +#define BIT_MACID_DROP_INFO(x) \ + (((x) & BIT_MASK_MACID_DROP_INFO) << BIT_SHIFT_MACID_DROP_INFO) +#define BITS_MACID_DROP_INFO \ + (BIT_MASK_MACID_DROP_INFO << BIT_SHIFT_MACID_DROP_INFO) +#define BIT_CLEAR_MACID_DROP_INFO(x) ((x) & (~BITS_MACID_DROP_INFO)) +#define BIT_GET_MACID_DROP_INFO(x) \ + (((x) >> BIT_SHIFT_MACID_DROP_INFO) & BIT_MASK_MACID_DROP_INFO) +#define BIT_SET_MACID_DROP_INFO(x, v) \ + (BIT_CLEAR_MACID_DROP_INFO(x) | BIT_MACID_DROP_INFO(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID_DROP1 (Offset 0x1454) */ + +#define BIT_SHIFT_MACID63_32_DROP 0 +#define BIT_MASK_MACID63_32_DROP 0xffffffffL +#define BIT_MACID63_32_DROP(x) \ + (((x) & BIT_MASK_MACID63_32_DROP) << BIT_SHIFT_MACID63_32_DROP) +#define BITS_MACID63_32_DROP \ + (BIT_MASK_MACID63_32_DROP << BIT_SHIFT_MACID63_32_DROP) +#define BIT_CLEAR_MACID63_32_DROP(x) ((x) & (~BITS_MACID63_32_DROP)) +#define BIT_GET_MACID63_32_DROP(x) \ + (((x) >> BIT_SHIFT_MACID63_32_DROP) & BIT_MASK_MACID63_32_DROP) +#define BIT_SET_MACID63_32_DROP(x, v) \ + (BIT_CLEAR_MACID63_32_DROP(x) | BIT_MACID63_32_DROP(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_DROP_CTRL (Offset 0x1454) */ + +#define BIT_SHIFT_MACID_DROP_SEL 0 +#define BIT_MASK_MACID_DROP_SEL 0x7 +#define BIT_MACID_DROP_SEL(x) \ + (((x) & BIT_MASK_MACID_DROP_SEL) << BIT_SHIFT_MACID_DROP_SEL) +#define BITS_MACID_DROP_SEL \ + (BIT_MASK_MACID_DROP_SEL << BIT_SHIFT_MACID_DROP_SEL) +#define BIT_CLEAR_MACID_DROP_SEL(x) ((x) & (~BITS_MACID_DROP_SEL)) +#define BIT_GET_MACID_DROP_SEL(x) \ + (((x) >> BIT_SHIFT_MACID_DROP_SEL) & BIT_MASK_MACID_DROP_SEL) +#define BIT_SET_MACID_DROP_SEL(x, v) \ + (BIT_CLEAR_MACID_DROP_SEL(x) | BIT_MACID_DROP_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID_DROP2 (Offset 0x1458) */ + +#define BIT_SHIFT_MACID95_64_DROP 0 +#define BIT_MASK_MACID95_64_DROP 0xffffffffL +#define BIT_MACID95_64_DROP(x) \ + (((x) & BIT_MASK_MACID95_64_DROP) << BIT_SHIFT_MACID95_64_DROP) +#define BITS_MACID95_64_DROP \ + (BIT_MASK_MACID95_64_DROP << BIT_SHIFT_MACID95_64_DROP) +#define BIT_CLEAR_MACID95_64_DROP(x) ((x) & (~BITS_MACID95_64_DROP)) +#define BIT_GET_MACID95_64_DROP(x) \ + (((x) >> BIT_SHIFT_MACID95_64_DROP) & BIT_MASK_MACID95_64_DROP) +#define BIT_SET_MACID95_64_DROP(x, v) \ + (BIT_CLEAR_MACID95_64_DROP(x) | BIT_MACID95_64_DROP(v)) + +/* 2 REG_MACID_DROP3 (Offset 0x145C) */ + +#define BIT_SHIFT_MACID127_96_DROP 0 +#define BIT_MASK_MACID127_96_DROP 0xffffffffL +#define BIT_MACID127_96_DROP(x) \ + (((x) & BIT_MASK_MACID127_96_DROP) << BIT_SHIFT_MACID127_96_DROP) +#define BITS_MACID127_96_DROP \ + (BIT_MASK_MACID127_96_DROP << BIT_SHIFT_MACID127_96_DROP) +#define BIT_CLEAR_MACID127_96_DROP(x) ((x) & (~BITS_MACID127_96_DROP)) +#define BIT_GET_MACID127_96_DROP(x) \ + (((x) >> BIT_SHIFT_MACID127_96_DROP) & BIT_MASK_MACID127_96_DROP) +#define BIT_SET_MACID127_96_DROP(x, v) \ + (BIT_CLEAR_MACID127_96_DROP(x) | BIT_MACID127_96_DROP(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_1 (Offset 0x1464) */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_1 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_1(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1) +#define BITS_R_MACID_RELEASE_SUCCESS_1 \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_1 \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_1(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_1) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_1(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_1(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_3 (Offset 0x146C) */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_3 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_3(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3) +#define BITS_R_MACID_RELEASE_SUCCESS_3 \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_3 \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_3(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_3) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_3(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_3(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MGG_FIFO_CRTL (Offset 0x1470) */ + +#define BIT_R_MGG_FIFO_EN BIT(31) + +#define BIT_SHIFT_R_MGG_FIFO_PG_SIZE 28 +#define BIT_MASK_R_MGG_FIFO_PG_SIZE 0x7 +#define BIT_R_MGG_FIFO_PG_SIZE(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_PG_SIZE) << BIT_SHIFT_R_MGG_FIFO_PG_SIZE) +#define BITS_R_MGG_FIFO_PG_SIZE \ + (BIT_MASK_R_MGG_FIFO_PG_SIZE << BIT_SHIFT_R_MGG_FIFO_PG_SIZE) +#define BIT_CLEAR_R_MGG_FIFO_PG_SIZE(x) ((x) & (~BITS_R_MGG_FIFO_PG_SIZE)) +#define BIT_GET_R_MGG_FIFO_PG_SIZE(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_PG_SIZE) & BIT_MASK_R_MGG_FIFO_PG_SIZE) +#define BIT_SET_R_MGG_FIFO_PG_SIZE(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_PG_SIZE(x) | BIT_R_MGG_FIFO_PG_SIZE(v)) + +#define BIT_SHIFT_R_MGG_FIFO_START_PG 16 +#define BIT_MASK_R_MGG_FIFO_START_PG 0xfff +#define BIT_R_MGG_FIFO_START_PG(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_START_PG) << BIT_SHIFT_R_MGG_FIFO_START_PG) +#define BITS_R_MGG_FIFO_START_PG \ + (BIT_MASK_R_MGG_FIFO_START_PG << BIT_SHIFT_R_MGG_FIFO_START_PG) +#define BIT_CLEAR_R_MGG_FIFO_START_PG(x) ((x) & (~BITS_R_MGG_FIFO_START_PG)) +#define BIT_GET_R_MGG_FIFO_START_PG(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_START_PG) & BIT_MASK_R_MGG_FIFO_START_PG) +#define BIT_SET_R_MGG_FIFO_START_PG(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_START_PG(x) | BIT_R_MGG_FIFO_START_PG(v)) + +#define BIT_SHIFT_R_MGG_FIFO_SIZE 14 +#define BIT_MASK_R_MGG_FIFO_SIZE 0x3 +#define BIT_R_MGG_FIFO_SIZE(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_SIZE) << BIT_SHIFT_R_MGG_FIFO_SIZE) +#define BITS_R_MGG_FIFO_SIZE \ + (BIT_MASK_R_MGG_FIFO_SIZE << BIT_SHIFT_R_MGG_FIFO_SIZE) +#define BIT_CLEAR_R_MGG_FIFO_SIZE(x) ((x) & (~BITS_R_MGG_FIFO_SIZE)) +#define BIT_GET_R_MGG_FIFO_SIZE(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_SIZE) & BIT_MASK_R_MGG_FIFO_SIZE) +#define BIT_SET_R_MGG_FIFO_SIZE(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_SIZE(x) | BIT_R_MGG_FIFO_SIZE(v)) + +#define BIT_R_MGG_FIFO_PAUSE BIT(13) + +#define BIT_SHIFT_R_MGG_FIFO_RPTR 8 +#define BIT_MASK_R_MGG_FIFO_RPTR 0x1f +#define BIT_R_MGG_FIFO_RPTR(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_RPTR) << BIT_SHIFT_R_MGG_FIFO_RPTR) +#define BITS_R_MGG_FIFO_RPTR \ + (BIT_MASK_R_MGG_FIFO_RPTR << BIT_SHIFT_R_MGG_FIFO_RPTR) +#define BIT_CLEAR_R_MGG_FIFO_RPTR(x) ((x) & (~BITS_R_MGG_FIFO_RPTR)) +#define BIT_GET_R_MGG_FIFO_RPTR(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_RPTR) & BIT_MASK_R_MGG_FIFO_RPTR) +#define BIT_SET_R_MGG_FIFO_RPTR(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_RPTR(x) | BIT_R_MGG_FIFO_RPTR(v)) + +#define BIT_R_MGG_FIFO_OV BIT(7) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_FIFO_WRITE_POINTER (Offset 0x1470) */ + +#define BIT_MGQ_FIFO_OV BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MGG_FIFO_CRTL (Offset 0x1470) */ + +#define BIT_R_MGG_FIFO_WPTR_ERROR BIT(6) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_FIFO_WRITE_POINTER (Offset 0x1470) */ + +#define BIT_MGQ_FIFO_WPTR_ERROR BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MGG_FIFO_CRTL (Offset 0x1470) */ + +#define BIT_R_EN_CPU_LIFETIME BIT(5) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_FIFO_WRITE_POINTER (Offset 0x1470) */ + +#define BIT_EN_MGQ_FIFO_LIFETIME BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MGG_FIFO_CRTL (Offset 0x1470) */ + +#define BIT_SHIFT_R_MGG_FIFO_WPTR 0 +#define BIT_MASK_R_MGG_FIFO_WPTR 0x1f +#define BIT_R_MGG_FIFO_WPTR(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_WPTR) << BIT_SHIFT_R_MGG_FIFO_WPTR) +#define BITS_R_MGG_FIFO_WPTR \ + (BIT_MASK_R_MGG_FIFO_WPTR << BIT_SHIFT_R_MGG_FIFO_WPTR) +#define BIT_CLEAR_R_MGG_FIFO_WPTR(x) ((x) & (~BITS_R_MGG_FIFO_WPTR)) +#define BIT_GET_R_MGG_FIFO_WPTR(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_WPTR) & BIT_MASK_R_MGG_FIFO_WPTR) +#define BIT_SET_R_MGG_FIFO_WPTR(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_WPTR(x) | BIT_R_MGG_FIFO_WPTR(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_FIFO_WRITE_POINTER (Offset 0x1470) */ + +#define BIT_SHIFT_MGQ_FIFO_WPTR 0 +#define BIT_MASK_MGQ_FIFO_WPTR 0x1f +#define BIT_MGQ_FIFO_WPTR(x) \ + (((x) & BIT_MASK_MGQ_FIFO_WPTR) << BIT_SHIFT_MGQ_FIFO_WPTR) +#define BITS_MGQ_FIFO_WPTR (BIT_MASK_MGQ_FIFO_WPTR << BIT_SHIFT_MGQ_FIFO_WPTR) +#define BIT_CLEAR_MGQ_FIFO_WPTR(x) ((x) & (~BITS_MGQ_FIFO_WPTR)) +#define BIT_GET_MGQ_FIFO_WPTR(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_WPTR) & BIT_MASK_MGQ_FIFO_WPTR) +#define BIT_SET_MGQ_FIFO_WPTR(x, v) \ + (BIT_CLEAR_MGQ_FIFO_WPTR(x) | BIT_MGQ_FIFO_WPTR(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_FIFO_ENABLE (Offset 0x1472) */ + +#define BIT_MGQ_FIFO_EN BIT(15) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MGQ_FIFO_ENABLE (Offset 0x1472) */ + +#define BIT_MGQ_FIFO_EN_V1 BIT(15) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_FIFO_READ_POINTER (Offset 0x1472) */ + +#define BIT_SHIFT_MGQ_FIFO_SIZE 14 +#define BIT_MASK_MGQ_FIFO_SIZE 0x3 +#define BIT_MGQ_FIFO_SIZE(x) \ + (((x) & BIT_MASK_MGQ_FIFO_SIZE) << BIT_SHIFT_MGQ_FIFO_SIZE) +#define BITS_MGQ_FIFO_SIZE (BIT_MASK_MGQ_FIFO_SIZE << BIT_SHIFT_MGQ_FIFO_SIZE) +#define BIT_CLEAR_MGQ_FIFO_SIZE(x) ((x) & (~BITS_MGQ_FIFO_SIZE)) +#define BIT_GET_MGQ_FIFO_SIZE(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_SIZE) & BIT_MASK_MGQ_FIFO_SIZE) +#define BIT_SET_MGQ_FIFO_SIZE(x, v) \ + (BIT_CLEAR_MGQ_FIFO_SIZE(x) | BIT_MGQ_FIFO_SIZE(v)) + +#define BIT_MGQ_FIFO_PAUSE BIT(13) + +#define BIT_SHIFT_MGQ_FIFO_PG_SIZE 12 +#define BIT_MASK_MGQ_FIFO_PG_SIZE 0x7 +#define BIT_MGQ_FIFO_PG_SIZE(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PG_SIZE) << BIT_SHIFT_MGQ_FIFO_PG_SIZE) +#define BITS_MGQ_FIFO_PG_SIZE \ + (BIT_MASK_MGQ_FIFO_PG_SIZE << BIT_SHIFT_MGQ_FIFO_PG_SIZE) +#define BIT_CLEAR_MGQ_FIFO_PG_SIZE(x) ((x) & (~BITS_MGQ_FIFO_PG_SIZE)) +#define BIT_GET_MGQ_FIFO_PG_SIZE(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PG_SIZE) & BIT_MASK_MGQ_FIFO_PG_SIZE) +#define BIT_SET_MGQ_FIFO_PG_SIZE(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PG_SIZE(x) | BIT_MGQ_FIFO_PG_SIZE(v)) + +#define BIT_SHIFT_MGQ_FIFO_RPTR 8 +#define BIT_MASK_MGQ_FIFO_RPTR 0x1f +#define BIT_MGQ_FIFO_RPTR(x) \ + (((x) & BIT_MASK_MGQ_FIFO_RPTR) << BIT_SHIFT_MGQ_FIFO_RPTR) +#define BITS_MGQ_FIFO_RPTR (BIT_MASK_MGQ_FIFO_RPTR << BIT_SHIFT_MGQ_FIFO_RPTR) +#define BIT_CLEAR_MGQ_FIFO_RPTR(x) ((x) & (~BITS_MGQ_FIFO_RPTR)) +#define BIT_GET_MGQ_FIFO_RPTR(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_RPTR) & BIT_MASK_MGQ_FIFO_RPTR) +#define BIT_SET_MGQ_FIFO_RPTR(x, v) \ + (BIT_CLEAR_MGQ_FIFO_RPTR(x) | BIT_MGQ_FIFO_RPTR(v)) + +#define BIT_SHIFT_MGQ_FIFO_START_PG 0 +#define BIT_MASK_MGQ_FIFO_START_PG 0xfff +#define BIT_MGQ_FIFO_START_PG(x) \ + (((x) & BIT_MASK_MGQ_FIFO_START_PG) << BIT_SHIFT_MGQ_FIFO_START_PG) +#define BITS_MGQ_FIFO_START_PG \ + (BIT_MASK_MGQ_FIFO_START_PG << BIT_SHIFT_MGQ_FIFO_START_PG) +#define BIT_CLEAR_MGQ_FIFO_START_PG(x) ((x) & (~BITS_MGQ_FIFO_START_PG)) +#define BIT_GET_MGQ_FIFO_START_PG(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_START_PG) & BIT_MASK_MGQ_FIFO_START_PG) +#define BIT_SET_MGQ_FIFO_START_PG(x, v) \ + (BIT_CLEAR_MGQ_FIFO_START_PG(x) | BIT_MGQ_FIFO_START_PG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MGG_FIFO_INT (Offset 0x1474) */ + +#define BIT_SHIFT_R_MGG_FIFO_INT_FLAG 16 +#define BIT_MASK_R_MGG_FIFO_INT_FLAG 0xffff +#define BIT_R_MGG_FIFO_INT_FLAG(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_INT_FLAG) << BIT_SHIFT_R_MGG_FIFO_INT_FLAG) +#define BITS_R_MGG_FIFO_INT_FLAG \ + (BIT_MASK_R_MGG_FIFO_INT_FLAG << BIT_SHIFT_R_MGG_FIFO_INT_FLAG) +#define BIT_CLEAR_R_MGG_FIFO_INT_FLAG(x) ((x) & (~BITS_R_MGG_FIFO_INT_FLAG)) +#define BIT_GET_R_MGG_FIFO_INT_FLAG(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_INT_FLAG) & BIT_MASK_R_MGG_FIFO_INT_FLAG) +#define BIT_SET_R_MGG_FIFO_INT_FLAG(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_INT_FLAG(x) | BIT_R_MGG_FIFO_INT_FLAG(v)) + +#define BIT_SHIFT_R_MGG_FIFO_INT_MASK 0 +#define BIT_MASK_R_MGG_FIFO_INT_MASK 0xffff +#define BIT_R_MGG_FIFO_INT_MASK(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_INT_MASK) << BIT_SHIFT_R_MGG_FIFO_INT_MASK) +#define BITS_R_MGG_FIFO_INT_MASK \ + (BIT_MASK_R_MGG_FIFO_INT_MASK << BIT_SHIFT_R_MGG_FIFO_INT_MASK) +#define BIT_CLEAR_R_MGG_FIFO_INT_MASK(x) ((x) & (~BITS_R_MGG_FIFO_INT_MASK)) +#define BIT_GET_R_MGG_FIFO_INT_MASK(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_INT_MASK) & BIT_MASK_R_MGG_FIFO_INT_MASK) +#define BIT_SET_R_MGG_FIFO_INT_MASK(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_INT_MASK(x) | BIT_R_MGG_FIFO_INT_MASK(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_MASK (Offset 0x1474) */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_MASK 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_MASK 0xffff +#define BIT_MGQ_FIFO_REL_INT_MASK(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_MASK) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK) +#define BITS_MGQ_FIFO_REL_INT_MASK \ + (BIT_MASK_MGQ_FIFO_REL_INT_MASK << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_MASK(x) ((x) & (~BITS_MGQ_FIFO_REL_INT_MASK)) +#define BIT_GET_MGQ_FIFO_REL_INT_MASK(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_MASK) & \ + BIT_MASK_MGQ_FIFO_REL_INT_MASK) +#define BIT_SET_MGQ_FIFO_REL_INT_MASK(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_MASK(x) | BIT_MGQ_FIFO_REL_INT_MASK(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_FLAG (Offset 0x1476) */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_FLAG 0xffff +#define BIT_MGQ_FIFO_REL_INT_FLAG(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_FLAG) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG) +#define BITS_MGQ_FIFO_REL_INT_FLAG \ + (BIT_MASK_MGQ_FIFO_REL_INT_FLAG << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG(x) ((x) & (~BITS_MGQ_FIFO_REL_INT_FLAG)) +#define BIT_GET_MGQ_FIFO_REL_INT_FLAG(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG) & \ + BIT_MASK_MGQ_FIFO_REL_INT_FLAG) +#define BIT_SET_MGQ_FIFO_REL_INT_FLAG(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG(x) | BIT_MGQ_FIFO_REL_INT_FLAG(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MGG_FIFO_LIFETIME (Offset 0x1478) */ + +#define BIT_SHIFT_R_MGG_FIFO_LIFETIME 16 +#define BIT_MASK_R_MGG_FIFO_LIFETIME 0xffff +#define BIT_R_MGG_FIFO_LIFETIME(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_LIFETIME) << BIT_SHIFT_R_MGG_FIFO_LIFETIME) +#define BITS_R_MGG_FIFO_LIFETIME \ + (BIT_MASK_R_MGG_FIFO_LIFETIME << BIT_SHIFT_R_MGG_FIFO_LIFETIME) +#define BIT_CLEAR_R_MGG_FIFO_LIFETIME(x) ((x) & (~BITS_R_MGG_FIFO_LIFETIME)) +#define BIT_GET_R_MGG_FIFO_LIFETIME(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_LIFETIME) & BIT_MASK_R_MGG_FIFO_LIFETIME) +#define BIT_SET_R_MGG_FIFO_LIFETIME(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_LIFETIME(x) | BIT_R_MGG_FIFO_LIFETIME(v)) + +#define BIT_SHIFT_R_MGG_FIFO_VALID_MAP 0 +#define BIT_MASK_R_MGG_FIFO_VALID_MAP 0xffff +#define BIT_R_MGG_FIFO_VALID_MAP(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_VALID_MAP) \ + << BIT_SHIFT_R_MGG_FIFO_VALID_MAP) +#define BITS_R_MGG_FIFO_VALID_MAP \ + (BIT_MASK_R_MGG_FIFO_VALID_MAP << BIT_SHIFT_R_MGG_FIFO_VALID_MAP) +#define BIT_CLEAR_R_MGG_FIFO_VALID_MAP(x) ((x) & (~BITS_R_MGG_FIFO_VALID_MAP)) +#define BIT_GET_R_MGG_FIFO_VALID_MAP(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_VALID_MAP) & \ + BIT_MASK_R_MGG_FIFO_VALID_MAP) +#define BIT_SET_R_MGG_FIFO_VALID_MAP(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_VALID_MAP(x) | BIT_R_MGG_FIFO_VALID_MAP(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MGQ_FIFO_VALID_MAP (Offset 0x1478) */ + +#define BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP 0 +#define BIT_MASK_MGQ_FIFO_PKT_VALID_MAP 0xffff +#define BIT_MGQ_FIFO_PKT_VALID_MAP(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PKT_VALID_MAP) \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP) +#define BITS_MGQ_FIFO_PKT_VALID_MAP \ + (BIT_MASK_MGQ_FIFO_PKT_VALID_MAP << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP) +#define BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP(x) \ + ((x) & (~BITS_MGQ_FIFO_PKT_VALID_MAP)) +#define BIT_GET_MGQ_FIFO_PKT_VALID_MAP(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP) & \ + BIT_MASK_MGQ_FIFO_PKT_VALID_MAP) +#define BIT_SET_MGQ_FIFO_PKT_VALID_MAP(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP(x) | BIT_MGQ_FIFO_PKT_VALID_MAP(v)) + +/* 2 REG_MGQ_FIFO_LIFETIME (Offset 0x147A) */ + +#define BIT_RPT_VALID BIT(13) + +#define BIT_SHIFT_MGQ_FIFO_LIFETIME 0 +#define BIT_MASK_MGQ_FIFO_LIFETIME 0xffff +#define BIT_MGQ_FIFO_LIFETIME(x) \ + (((x) & BIT_MASK_MGQ_FIFO_LIFETIME) << BIT_SHIFT_MGQ_FIFO_LIFETIME) +#define BITS_MGQ_FIFO_LIFETIME \ + (BIT_MASK_MGQ_FIFO_LIFETIME << BIT_SHIFT_MGQ_FIFO_LIFETIME) +#define BIT_CLEAR_MGQ_FIFO_LIFETIME(x) ((x) & (~BITS_MGQ_FIFO_LIFETIME)) +#define BIT_GET_MGQ_FIFO_LIFETIME(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_LIFETIME) & BIT_MASK_MGQ_FIFO_LIFETIME) +#define BIT_SET_MGQ_FIFO_LIFETIME(x, v) \ + (BIT_CLEAR_MGQ_FIFO_LIFETIME(x) | BIT_MGQ_FIFO_LIFETIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET (Offset 0x147C) */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET 0x7f +#define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET) +#define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PKT_TRANS (Offset 0x1480) */ + +#define BIT_SHIFT_IE_DESC_OFFSET 16 +#define BIT_MASK_IE_DESC_OFFSET 0x1ff +#define BIT_IE_DESC_OFFSET(x) \ + (((x) & BIT_MASK_IE_DESC_OFFSET) << BIT_SHIFT_IE_DESC_OFFSET) +#define BITS_IE_DESC_OFFSET \ + (BIT_MASK_IE_DESC_OFFSET << BIT_SHIFT_IE_DESC_OFFSET) +#define BIT_CLEAR_IE_DESC_OFFSET(x) ((x) & (~BITS_IE_DESC_OFFSET)) +#define BIT_GET_IE_DESC_OFFSET(x) \ + (((x) >> BIT_SHIFT_IE_DESC_OFFSET) & BIT_MASK_IE_DESC_OFFSET) +#define BIT_SET_IE_DESC_OFFSET(x, v) \ + (BIT_CLEAR_IE_DESC_OFFSET(x) | BIT_IE_DESC_OFFSET(v)) + +#define BIT_DIS_FWCMD_PATH_ERRCHK BIT(13) +#define BIT_MAC_HDR_CONVERT_EN BIT(12) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_SHCUT_SETTING (Offset 0x1480) */ + +#define BIT_SHCUT_LLC_WR_LOCK BIT(11) +#define BIT_SHCUT_ENABLE_LLC_CONV BIT(10) +#define BIT_SHCUT_PARSE_DASA_2 BIT(9) +#define BIT_SHCUT_BYPASS_2 BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PKT_TRANS (Offset 0x1480) */ + +#define BIT_TXDESC_TRANS_EN BIT(8) +#define BIT_PKT_TRANS_ERRINT_EN BIT(7) + +#define BIT_SHIFT_PKT_TRANS_ERR_MACID_SEL 4 +#define BIT_MASK_PKT_TRANS_ERR_MACID_SEL 0x3 +#define BIT_PKT_TRANS_ERR_MACID_SEL(x) \ + (((x) & BIT_MASK_PKT_TRANS_ERR_MACID_SEL) \ + << BIT_SHIFT_PKT_TRANS_ERR_MACID_SEL) +#define BITS_PKT_TRANS_ERR_MACID_SEL \ + (BIT_MASK_PKT_TRANS_ERR_MACID_SEL << BIT_SHIFT_PKT_TRANS_ERR_MACID_SEL) +#define BIT_CLEAR_PKT_TRANS_ERR_MACID_SEL(x) \ + ((x) & (~BITS_PKT_TRANS_ERR_MACID_SEL)) +#define BIT_GET_PKT_TRANS_ERR_MACID_SEL(x) \ + (((x) >> BIT_SHIFT_PKT_TRANS_ERR_MACID_SEL) & \ + BIT_MASK_PKT_TRANS_ERR_MACID_SEL) +#define BIT_SET_PKT_TRANS_ERR_MACID_SEL(x, v) \ + (BIT_CLEAR_PKT_TRANS_ERR_MACID_SEL(x) | BIT_PKT_TRANS_ERR_MACID_SEL(v)) + +#define BIT_PKT_TRANS_IEINIT_ERR BIT(3) +#define BIT_PKT_TRANS_IENUM_ERR BIT(2) +#define BIT_PKT_TRANS_IECNT_ERR1 BIT(1) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_SHCUT_SETTING (Offset 0x1480) */ + +#define BIT_SHIFT_SHCUT_MACID_OFFSET 0 +#define BIT_MASK_SHCUT_MACID_OFFSET 0xff +#define BIT_SHCUT_MACID_OFFSET(x) \ + (((x) & BIT_MASK_SHCUT_MACID_OFFSET) << BIT_SHIFT_SHCUT_MACID_OFFSET) +#define BITS_SHCUT_MACID_OFFSET \ + (BIT_MASK_SHCUT_MACID_OFFSET << BIT_SHIFT_SHCUT_MACID_OFFSET) +#define BIT_CLEAR_SHCUT_MACID_OFFSET(x) ((x) & (~BITS_SHCUT_MACID_OFFSET)) +#define BIT_GET_SHCUT_MACID_OFFSET(x) \ + (((x) >> BIT_SHIFT_SHCUT_MACID_OFFSET) & BIT_MASK_SHCUT_MACID_OFFSET) +#define BIT_SET_SHCUT_MACID_OFFSET(x, v) \ + (BIT_CLEAR_SHCUT_MACID_OFFSET(x) | BIT_SHCUT_MACID_OFFSET(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PKT_TRANS (Offset 0x1480) */ + +#define BIT_PKT_TRANS_IECNT_ERR0 BIT(0) + +/* 2 REG_SHCUT_LLC_ETH_TYPE1 (Offset 0x1488) */ + +#define BIT_SHIFT_SHCUT_MHDR_OFFSET 16 +#define BIT_MASK_SHCUT_MHDR_OFFSET 0x1ff +#define BIT_SHCUT_MHDR_OFFSET(x) \ + (((x) & BIT_MASK_SHCUT_MHDR_OFFSET) << BIT_SHIFT_SHCUT_MHDR_OFFSET) +#define BITS_SHCUT_MHDR_OFFSET \ + (BIT_MASK_SHCUT_MHDR_OFFSET << BIT_SHIFT_SHCUT_MHDR_OFFSET) +#define BIT_CLEAR_SHCUT_MHDR_OFFSET(x) ((x) & (~BITS_SHCUT_MHDR_OFFSET)) +#define BIT_GET_SHCUT_MHDR_OFFSET(x) \ + (((x) >> BIT_SHIFT_SHCUT_MHDR_OFFSET) & BIT_MASK_SHCUT_MHDR_OFFSET) +#define BIT_SET_SHCUT_MHDR_OFFSET(x, v) \ + (BIT_CLEAR_SHCUT_MHDR_OFFSET(x) | BIT_SHCUT_MHDR_OFFSET(v)) + +#define BIT_SHIFT_PKT_TRANS_ERR_MACID 0 +#define BIT_MASK_PKT_TRANS_ERR_MACID 0xffffffffL +#define BIT_PKT_TRANS_ERR_MACID(x) \ + (((x) & BIT_MASK_PKT_TRANS_ERR_MACID) << BIT_SHIFT_PKT_TRANS_ERR_MACID) +#define BITS_PKT_TRANS_ERR_MACID \ + (BIT_MASK_PKT_TRANS_ERR_MACID << BIT_SHIFT_PKT_TRANS_ERR_MACID) +#define BIT_CLEAR_PKT_TRANS_ERR_MACID(x) ((x) & (~BITS_PKT_TRANS_ERR_MACID)) +#define BIT_GET_PKT_TRANS_ERR_MACID(x) \ + (((x) >> BIT_SHIFT_PKT_TRANS_ERR_MACID) & BIT_MASK_PKT_TRANS_ERR_MACID) +#define BIT_SET_PKT_TRANS_ERR_MACID(x, v) \ + (BIT_CLEAR_PKT_TRANS_ERR_MACID(x) | BIT_PKT_TRANS_ERR_MACID(v)) + +/* 2 REG_FWCMDQ_CTRL (Offset 0x14A0) */ + +#define BIT_FW_RELEASEPKT_POLLING BIT(31) + +#define BIT_SHIFT_FWCMDQ_RELEASE_HEAD 16 +#define BIT_MASK_FWCMDQ_RELEASE_HEAD 0xfff +#define BIT_FWCMDQ_RELEASE_HEAD(x) \ + (((x) & BIT_MASK_FWCMDQ_RELEASE_HEAD) << BIT_SHIFT_FWCMDQ_RELEASE_HEAD) +#define BITS_FWCMDQ_RELEASE_HEAD \ + (BIT_MASK_FWCMDQ_RELEASE_HEAD << BIT_SHIFT_FWCMDQ_RELEASE_HEAD) +#define BIT_CLEAR_FWCMDQ_RELEASE_HEAD(x) ((x) & (~BITS_FWCMDQ_RELEASE_HEAD)) +#define BIT_GET_FWCMDQ_RELEASE_HEAD(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_RELEASE_HEAD) & BIT_MASK_FWCMDQ_RELEASE_HEAD) +#define BIT_SET_FWCMDQ_RELEASE_HEAD(x, v) \ + (BIT_CLEAR_FWCMDQ_RELEASE_HEAD(x) | BIT_FWCMDQ_RELEASE_HEAD(v)) + +#define BIT_FW_GETPKTT_POLLING BIT(15) + +#define BIT_SHIFT_FWCMDQ_H 0 +#define BIT_MASK_FWCMDQ_H 0xfff +#define BIT_FWCMDQ_H(x) (((x) & BIT_MASK_FWCMDQ_H) << BIT_SHIFT_FWCMDQ_H) +#define BITS_FWCMDQ_H (BIT_MASK_FWCMDQ_H << BIT_SHIFT_FWCMDQ_H) +#define BIT_CLEAR_FWCMDQ_H(x) ((x) & (~BITS_FWCMDQ_H)) +#define BIT_GET_FWCMDQ_H(x) (((x) >> BIT_SHIFT_FWCMDQ_H) & BIT_MASK_FWCMDQ_H) +#define BIT_SET_FWCMDQ_H(x, v) (BIT_CLEAR_FWCMDQ_H(x) | BIT_FWCMDQ_H(v)) + +/* 2 REG_FWCMDQ_PAGE (Offset 0x14A4) */ + +#define BIT_SHIFT_FWCMDQ_TOTAL_PAGE 16 +#define BIT_MASK_FWCMDQ_TOTAL_PAGE 0xfff +#define BIT_FWCMDQ_TOTAL_PAGE(x) \ + (((x) & BIT_MASK_FWCMDQ_TOTAL_PAGE) << BIT_SHIFT_FWCMDQ_TOTAL_PAGE) +#define BITS_FWCMDQ_TOTAL_PAGE \ + (BIT_MASK_FWCMDQ_TOTAL_PAGE << BIT_SHIFT_FWCMDQ_TOTAL_PAGE) +#define BIT_CLEAR_FWCMDQ_TOTAL_PAGE(x) ((x) & (~BITS_FWCMDQ_TOTAL_PAGE)) +#define BIT_GET_FWCMDQ_TOTAL_PAGE(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_TOTAL_PAGE) & BIT_MASK_FWCMDQ_TOTAL_PAGE) +#define BIT_SET_FWCMDQ_TOTAL_PAGE(x, v) \ + (BIT_CLEAR_FWCMDQ_TOTAL_PAGE(x) | BIT_FWCMDQ_TOTAL_PAGE(v)) + +#define BIT_SHIFT_FWCMDQ_QUEUE_PAGE 0 +#define BIT_MASK_FWCMDQ_QUEUE_PAGE 0xfff +#define BIT_FWCMDQ_QUEUE_PAGE(x) \ + (((x) & BIT_MASK_FWCMDQ_QUEUE_PAGE) << BIT_SHIFT_FWCMDQ_QUEUE_PAGE) +#define BITS_FWCMDQ_QUEUE_PAGE \ + (BIT_MASK_FWCMDQ_QUEUE_PAGE << BIT_SHIFT_FWCMDQ_QUEUE_PAGE) +#define BIT_CLEAR_FWCMDQ_QUEUE_PAGE(x) ((x) & (~BITS_FWCMDQ_QUEUE_PAGE)) +#define BIT_GET_FWCMDQ_QUEUE_PAGE(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_QUEUE_PAGE) & BIT_MASK_FWCMDQ_QUEUE_PAGE) +#define BIT_SET_FWCMDQ_QUEUE_PAGE(x, v) \ + (BIT_CLEAR_FWCMDQ_QUEUE_PAGE(x) | BIT_FWCMDQ_QUEUE_PAGE(v)) + +/* 2 REG_FWCMDQ_INFO (Offset 0x14A8) */ + +#define BIT_FWCMD_READY BIT(31) +#define BIT_FWCMDQ_OVERFLOW BIT(30) +#define BIT_FWCMDQ_UNDERFLOW BIT(29) +#define BIT_FWCMDQ_RELEASE_MISS BIT(28) + +#define BIT_SHIFT_FWCMDQ_TOTAL_PKT 16 +#define BIT_MASK_FWCMDQ_TOTAL_PKT 0xfff +#define BIT_FWCMDQ_TOTAL_PKT(x) \ + (((x) & BIT_MASK_FWCMDQ_TOTAL_PKT) << BIT_SHIFT_FWCMDQ_TOTAL_PKT) +#define BITS_FWCMDQ_TOTAL_PKT \ + (BIT_MASK_FWCMDQ_TOTAL_PKT << BIT_SHIFT_FWCMDQ_TOTAL_PKT) +#define BIT_CLEAR_FWCMDQ_TOTAL_PKT(x) ((x) & (~BITS_FWCMDQ_TOTAL_PKT)) +#define BIT_GET_FWCMDQ_TOTAL_PKT(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_TOTAL_PKT) & BIT_MASK_FWCMDQ_TOTAL_PKT) +#define BIT_SET_FWCMDQ_TOTAL_PKT(x, v) \ + (BIT_CLEAR_FWCMDQ_TOTAL_PKT(x) | BIT_FWCMDQ_TOTAL_PKT(v)) + +#define BIT_SHIFT_FWCMDQ_QUEUE_PKT 0 +#define BIT_MASK_FWCMDQ_QUEUE_PKT 0xfff +#define BIT_FWCMDQ_QUEUE_PKT(x) \ + (((x) & BIT_MASK_FWCMDQ_QUEUE_PKT) << BIT_SHIFT_FWCMDQ_QUEUE_PKT) +#define BITS_FWCMDQ_QUEUE_PKT \ + (BIT_MASK_FWCMDQ_QUEUE_PKT << BIT_SHIFT_FWCMDQ_QUEUE_PKT) +#define BIT_CLEAR_FWCMDQ_QUEUE_PKT(x) ((x) & (~BITS_FWCMDQ_QUEUE_PKT)) +#define BIT_GET_FWCMDQ_QUEUE_PKT(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_QUEUE_PKT) & BIT_MASK_FWCMDQ_QUEUE_PKT) +#define BIT_SET_FWCMDQ_QUEUE_PKT(x, v) \ + (BIT_CLEAR_FWCMDQ_QUEUE_PKT(x) | BIT_FWCMDQ_QUEUE_PKT(v)) + +/* 2 REG_FWCMDQ_HOLD_PKTNUM (Offset 0x14AC) */ + +#define BIT_SHIFT_FWCMDQ_HOLD__PKTNUM 0 +#define BIT_MASK_FWCMDQ_HOLD__PKTNUM 0xfff +#define BIT_FWCMDQ_HOLD__PKTNUM(x) \ + (((x) & BIT_MASK_FWCMDQ_HOLD__PKTNUM) << BIT_SHIFT_FWCMDQ_HOLD__PKTNUM) +#define BITS_FWCMDQ_HOLD__PKTNUM \ + (BIT_MASK_FWCMDQ_HOLD__PKTNUM << BIT_SHIFT_FWCMDQ_HOLD__PKTNUM) +#define BIT_CLEAR_FWCMDQ_HOLD__PKTNUM(x) ((x) & (~BITS_FWCMDQ_HOLD__PKTNUM)) +#define BIT_GET_FWCMDQ_HOLD__PKTNUM(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_HOLD__PKTNUM) & BIT_MASK_FWCMDQ_HOLD__PKTNUM) +#define BIT_SET_FWCMDQ_HOLD__PKTNUM(x, v) \ + (BIT_CLEAR_FWCMDQ_HOLD__PKTNUM(x) | BIT_FWCMDQ_HOLD__PKTNUM(v)) + +/* 2 REG_MU_TX_CTRL (Offset 0x14C0) */ + +#define BIT_SEARCH_DONE_RDY BIT(31) +#define BIT_MU_EN BIT(30) +#define BIT_MU_SECONDARY_WAITMODE_EN BIT(29) +#define BIT_MU_BB_SCORE_EN BIT(28) +#define BIT_MU_SECONDARY_ANT_COUNT_EN BIT(27) +#define BIT_MUARB_SEARCH_ERR_EN BIT(26) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TX_CTL (Offset 0x14C0) */ + +#define BIT_R_MU_P1_WAIT_STATE_EN BIT(16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_TX_CTRL (Offset 0x14C0) */ + +#define BIT_SHIFT_DIS_SU_TXBF 16 +#define BIT_MASK_DIS_SU_TXBF 0x3f +#define BIT_DIS_SU_TXBF(x) \ + (((x) & BIT_MASK_DIS_SU_TXBF) << BIT_SHIFT_DIS_SU_TXBF) +#define BITS_DIS_SU_TXBF (BIT_MASK_DIS_SU_TXBF << BIT_SHIFT_DIS_SU_TXBF) +#define BIT_CLEAR_DIS_SU_TXBF(x) ((x) & (~BITS_DIS_SU_TXBF)) +#define BIT_GET_DIS_SU_TXBF(x) \ + (((x) >> BIT_SHIFT_DIS_SU_TXBF) & BIT_MASK_DIS_SU_TXBF) +#define BIT_SET_DIS_SU_TXBF(x, v) \ + (BIT_CLEAR_DIS_SU_TXBF(x) | BIT_DIS_SU_TXBF(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TX_CTL (Offset 0x14C0) */ + +#define BIT_SHIFT_R_MU_RL 12 +#define BIT_MASK_R_MU_RL 0xf +#define BIT_R_MU_RL(x) (((x) & BIT_MASK_R_MU_RL) << BIT_SHIFT_R_MU_RL) +#define BITS_R_MU_RL (BIT_MASK_R_MU_RL << BIT_SHIFT_R_MU_RL) +#define BIT_CLEAR_R_MU_RL(x) ((x) & (~BITS_R_MU_RL)) +#define BIT_GET_R_MU_RL(x) (((x) >> BIT_SHIFT_R_MU_RL) & BIT_MASK_R_MU_RL) +#define BIT_SET_R_MU_RL(x, v) (BIT_CLEAR_R_MU_RL(x) | BIT_R_MU_RL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_TX_CTRL (Offset 0x14C0) */ + +#define BIT_SHIFT_MU_RL 12 +#define BIT_MASK_MU_RL 0xf +#define BIT_MU_RL(x) (((x) & BIT_MASK_MU_RL) << BIT_SHIFT_MU_RL) +#define BITS_MU_RL (BIT_MASK_MU_RL << BIT_SHIFT_MU_RL) +#define BIT_CLEAR_MU_RL(x) ((x) & (~BITS_MU_RL)) +#define BIT_GET_MU_RL(x) (((x) >> BIT_SHIFT_MU_RL) & BIT_MASK_MU_RL) +#define BIT_SET_MU_RL(x, v) (BIT_CLEAR_MU_RL(x) | BIT_MU_RL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TX_CTL (Offset 0x14C0) */ + +#define BIT_R_FORCE_P1_RATEDOWN BIT(11) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TX_CTL (Offset 0x14C0) */ + +#define BIT_SHIFT_R_MU_TAB_SEL 8 +#define BIT_MASK_R_MU_TAB_SEL 0x7 +#define BIT_R_MU_TAB_SEL(x) \ + (((x) & BIT_MASK_R_MU_TAB_SEL) << BIT_SHIFT_R_MU_TAB_SEL) +#define BITS_R_MU_TAB_SEL (BIT_MASK_R_MU_TAB_SEL << BIT_SHIFT_R_MU_TAB_SEL) +#define BIT_CLEAR_R_MU_TAB_SEL(x) ((x) & (~BITS_R_MU_TAB_SEL)) +#define BIT_GET_R_MU_TAB_SEL(x) \ + (((x) >> BIT_SHIFT_R_MU_TAB_SEL) & BIT_MASK_R_MU_TAB_SEL) +#define BIT_SET_R_MU_TAB_SEL(x, v) \ + (BIT_CLEAR_R_MU_TAB_SEL(x) | BIT_R_MU_TAB_SEL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_TX_CTRL (Offset 0x14C0) */ + +#define BIT_SHIFT_MU_TAB_SEL 8 +#define BIT_MASK_MU_TAB_SEL 0xf +#define BIT_MU_TAB_SEL(x) (((x) & BIT_MASK_MU_TAB_SEL) << BIT_SHIFT_MU_TAB_SEL) +#define BITS_MU_TAB_SEL (BIT_MASK_MU_TAB_SEL << BIT_SHIFT_MU_TAB_SEL) +#define BIT_CLEAR_MU_TAB_SEL(x) ((x) & (~BITS_MU_TAB_SEL)) +#define BIT_GET_MU_TAB_SEL(x) \ + (((x) >> BIT_SHIFT_MU_TAB_SEL) & BIT_MASK_MU_TAB_SEL) +#define BIT_SET_MU_TAB_SEL(x, v) (BIT_CLEAR_MU_TAB_SEL(x) | BIT_MU_TAB_SEL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TX_CTL (Offset 0x14C0) */ + +#define BIT_R_EN_MU_MIMO BIT(7) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TX_CTL (Offset 0x14C0) */ + +#define BIT_R_EN_REVERS_GTAB BIT(6) + +#define BIT_SHIFT_R_MU_TABLE_VALID 0 +#define BIT_MASK_R_MU_TABLE_VALID 0x3f +#define BIT_R_MU_TABLE_VALID(x) \ + (((x) & BIT_MASK_R_MU_TABLE_VALID) << BIT_SHIFT_R_MU_TABLE_VALID) +#define BITS_R_MU_TABLE_VALID \ + (BIT_MASK_R_MU_TABLE_VALID << BIT_SHIFT_R_MU_TABLE_VALID) +#define BIT_CLEAR_R_MU_TABLE_VALID(x) ((x) & (~BITS_R_MU_TABLE_VALID)) +#define BIT_GET_R_MU_TABLE_VALID(x) \ + (((x) >> BIT_SHIFT_R_MU_TABLE_VALID) & BIT_MASK_R_MU_TABLE_VALID) +#define BIT_SET_R_MU_TABLE_VALID(x, v) \ + (BIT_CLEAR_R_MU_TABLE_VALID(x) | BIT_R_MU_TABLE_VALID(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_TX_CTRL (Offset 0x14C0) */ + +#define BIT_SHIFT_MU_TAB_VALID 0 +#define BIT_MASK_MU_TAB_VALID 0x3f +#define BIT_MU_TAB_VALID(x) \ + (((x) & BIT_MASK_MU_TAB_VALID) << BIT_SHIFT_MU_TAB_VALID) +#define BITS_MU_TAB_VALID (BIT_MASK_MU_TAB_VALID << BIT_SHIFT_MU_TAB_VALID) +#define BIT_CLEAR_MU_TAB_VALID(x) ((x) & (~BITS_MU_TAB_VALID)) +#define BIT_GET_MU_TAB_VALID(x) \ + (((x) >> BIT_SHIFT_MU_TAB_VALID) & BIT_MASK_MU_TAB_VALID) +#define BIT_SET_MU_TAB_VALID(x, v) \ + (BIT_CLEAR_MU_TAB_VALID(x) | BIT_MU_TAB_VALID(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_STA_GID_VLD (Offset 0x14C4) */ + +#define BIT_SHIFT_R_MU_STA_GTAB_VALID 0 +#define BIT_MASK_R_MU_STA_GTAB_VALID 0xffffffffL +#define BIT_R_MU_STA_GTAB_VALID(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_VALID) << BIT_SHIFT_R_MU_STA_GTAB_VALID) +#define BITS_R_MU_STA_GTAB_VALID \ + (BIT_MASK_R_MU_STA_GTAB_VALID << BIT_SHIFT_R_MU_STA_GTAB_VALID) +#define BIT_CLEAR_R_MU_STA_GTAB_VALID(x) ((x) & (~BITS_R_MU_STA_GTAB_VALID)) +#define BIT_GET_R_MU_STA_GTAB_VALID(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID) & BIT_MASK_R_MU_STA_GTAB_VALID) +#define BIT_SET_R_MU_STA_GTAB_VALID(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_VALID(x) | BIT_R_MU_STA_GTAB_VALID(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_STA_GID_VLD (Offset 0x14C4) */ + +#define BIT_SHIFT_MU_STA_GTAB_VALID 0 +#define BIT_MASK_MU_STA_GTAB_VALID 0xffffffffL +#define BIT_MU_STA_GTAB_VALID(x) \ + (((x) & BIT_MASK_MU_STA_GTAB_VALID) << BIT_SHIFT_MU_STA_GTAB_VALID) +#define BITS_MU_STA_GTAB_VALID \ + (BIT_MASK_MU_STA_GTAB_VALID << BIT_SHIFT_MU_STA_GTAB_VALID) +#define BIT_CLEAR_MU_STA_GTAB_VALID(x) ((x) & (~BITS_MU_STA_GTAB_VALID)) +#define BIT_GET_MU_STA_GTAB_VALID(x) \ + (((x) >> BIT_SHIFT_MU_STA_GTAB_VALID) & BIT_MASK_MU_STA_GTAB_VALID) +#define BIT_SET_MU_STA_GTAB_VALID(x, v) \ + (BIT_CLEAR_MU_STA_GTAB_VALID(x) | BIT_MU_STA_GTAB_VALID(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_STA_USER_POS_INFO (Offset 0x14C8) */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_L 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_L 0xffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_L(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_L) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L) +#define BITS_R_MU_STA_GTAB_POSITION_L \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_L \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_L(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_L)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_L(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_L) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_L) +#define BIT_SET_R_MU_STA_GTAB_POSITION_L(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_L(x) | \ + BIT_R_MU_STA_GTAB_POSITION_L(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_STA_USER_POS_INFO (Offset 0x14C8) */ + +#define BIT_SHIFT_MU_STA_GTAB_POSITION_L 0 +#define BIT_MASK_MU_STA_GTAB_POSITION_L 0xffffffffL +#define BIT_MU_STA_GTAB_POSITION_L(x) \ + (((x) & BIT_MASK_MU_STA_GTAB_POSITION_L) \ + << BIT_SHIFT_MU_STA_GTAB_POSITION_L) +#define BITS_MU_STA_GTAB_POSITION_L \ + (BIT_MASK_MU_STA_GTAB_POSITION_L << BIT_SHIFT_MU_STA_GTAB_POSITION_L) +#define BIT_CLEAR_MU_STA_GTAB_POSITION_L(x) \ + ((x) & (~BITS_MU_STA_GTAB_POSITION_L)) +#define BIT_GET_MU_STA_GTAB_POSITION_L(x) \ + (((x) >> BIT_SHIFT_MU_STA_GTAB_POSITION_L) & \ + BIT_MASK_MU_STA_GTAB_POSITION_L) +#define BIT_SET_MU_STA_GTAB_POSITION_L(x, v) \ + (BIT_CLEAR_MU_STA_GTAB_POSITION_L(x) | BIT_MU_STA_GTAB_POSITION_L(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_STA_USER_POS_INFO_H (Offset 0x14CC) */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_H 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_H 0xffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_H(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_H) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H) +#define BITS_R_MU_STA_GTAB_POSITION_H \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_H \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_H(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_H)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_H(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_H) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_H) +#define BIT_SET_R_MU_STA_GTAB_POSITION_H(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_H(x) | \ + BIT_R_MU_STA_GTAB_POSITION_H(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_STA_USER_POS_INFO_H (Offset 0x14CC) */ + +#define BIT_SHIFT_MU_STA_GTAB_POSITION_H 0 +#define BIT_MASK_MU_STA_GTAB_POSITION_H 0xffffffffL +#define BIT_MU_STA_GTAB_POSITION_H(x) \ + (((x) & BIT_MASK_MU_STA_GTAB_POSITION_H) \ + << BIT_SHIFT_MU_STA_GTAB_POSITION_H) +#define BITS_MU_STA_GTAB_POSITION_H \ + (BIT_MASK_MU_STA_GTAB_POSITION_H << BIT_SHIFT_MU_STA_GTAB_POSITION_H) +#define BIT_CLEAR_MU_STA_GTAB_POSITION_H(x) \ + ((x) & (~BITS_MU_STA_GTAB_POSITION_H)) +#define BIT_GET_MU_STA_GTAB_POSITION_H(x) \ + (((x) >> BIT_SHIFT_MU_STA_GTAB_POSITION_H) & \ + BIT_MASK_MU_STA_GTAB_POSITION_H) +#define BIT_SET_MU_STA_GTAB_POSITION_H(x, v) \ + (BIT_CLEAR_MU_STA_GTAB_POSITION_H(x) | BIT_MU_STA_GTAB_POSITION_H(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TRX_DBG_CNT (Offset 0x14D0) */ + +#define BIT_MU_DNGCNT_RST BIT(20) + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MU_TRX_DBG_CNT (Offset 0x14D0) */ + +#define BIT_SHIFT_MU_DBGCNT_SEL 16 +#define BIT_MASK_MU_DBGCNT_SEL 0xf +#define BIT_MU_DBGCNT_SEL(x) \ + (((x) & BIT_MASK_MU_DBGCNT_SEL) << BIT_SHIFT_MU_DBGCNT_SEL) +#define BITS_MU_DBGCNT_SEL (BIT_MASK_MU_DBGCNT_SEL << BIT_SHIFT_MU_DBGCNT_SEL) +#define BIT_CLEAR_MU_DBGCNT_SEL(x) ((x) & (~BITS_MU_DBGCNT_SEL)) +#define BIT_GET_MU_DBGCNT_SEL(x) \ + (((x) >> BIT_SHIFT_MU_DBGCNT_SEL) & BIT_MASK_MU_DBGCNT_SEL) +#define BIT_SET_MU_DBGCNT_SEL(x, v) \ + (BIT_CLEAR_MU_DBGCNT_SEL(x) | BIT_MU_DBGCNT_SEL(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_INFO_CTRL (Offset 0x14D0) */ + +#define BIT_CHNL_REF_RXNAV BIT(7) +#define BIT_CHNL_REF_VBON BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_CHNL_INFO_CTRL (Offset 0x14D0) */ + +#define BIT_CHNL_REF_EDCCA BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_INFO_CTRL (Offset 0x14D0) */ + +#define BIT_CHNL_REF_CCA BIT(4) +#define BIT_MACTX_ERR_4 BIT(4) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_INFO_CTRL (Offset 0x14D0) */ + +#define BIT_RST_CHNL_BUSY BIT(3) +#define BIT_RST_CHNL_IDLE BIT(2) +#define BIT_CHNL_INFO_RST BIT(1) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_INFO_CTRL (Offset 0x14D0) */ + +#define BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD 1 +#define BIT_MASK_VHTHT_MIMO_CTRL_FIELD 0xffffff +#define BIT_VHTHT_MIMO_CTRL_FIELD(x) \ + (((x) & BIT_MASK_VHTHT_MIMO_CTRL_FIELD) \ + << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD) +#define BITS_VHTHT_MIMO_CTRL_FIELD \ + (BIT_MASK_VHTHT_MIMO_CTRL_FIELD << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD) +#define BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD(x) ((x) & (~BITS_VHTHT_MIMO_CTRL_FIELD)) +#define BIT_GET_VHTHT_MIMO_CTRL_FIELD(x) \ + (((x) >> BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD) & \ + BIT_MASK_VHTHT_MIMO_CTRL_FIELD) +#define BIT_SET_VHTHT_MIMO_CTRL_FIELD(x, v) \ + (BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD(x) | BIT_VHTHT_MIMO_CTRL_FIELD(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_INFO_CTRL (Offset 0x14D0) */ + +#define BIT_ATM_AIRTIME_EN BIT(0) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_INFO_CTRL (Offset 0x14D0) */ + +#define BIT_CSI_INTERRUPT_STATUS BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TRX_DBG_CNT (Offset 0x14D0) */ + +#define BIT_SHIFT_MU_DNGCNT 0 +#define BIT_MASK_MU_DNGCNT 0xffff +#define BIT_MU_DNGCNT(x) (((x) & BIT_MASK_MU_DNGCNT) << BIT_SHIFT_MU_DNGCNT) +#define BITS_MU_DNGCNT (BIT_MASK_MU_DNGCNT << BIT_SHIFT_MU_DNGCNT) +#define BIT_CLEAR_MU_DNGCNT(x) ((x) & (~BITS_MU_DNGCNT)) +#define BIT_GET_MU_DNGCNT(x) (((x) >> BIT_SHIFT_MU_DNGCNT) & BIT_MASK_MU_DNGCNT) +#define BIT_SET_MU_DNGCNT(x, v) (BIT_CLEAR_MU_DNGCNT(x) | BIT_MU_DNGCNT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_BUSY_TIME (Offset 0x14D8) */ + +#define BIT_SHIFT_CHNL_BUSY_TIME 0 +#define BIT_MASK_CHNL_BUSY_TIME 0xffffffffL +#define BIT_CHNL_BUSY_TIME(x) \ + (((x) & BIT_MASK_CHNL_BUSY_TIME) << BIT_SHIFT_CHNL_BUSY_TIME) +#define BITS_CHNL_BUSY_TIME \ + (BIT_MASK_CHNL_BUSY_TIME << BIT_SHIFT_CHNL_BUSY_TIME) +#define BIT_CLEAR_CHNL_BUSY_TIME(x) ((x) & (~BITS_CHNL_BUSY_TIME)) +#define BIT_GET_CHNL_BUSY_TIME(x) \ + (((x) >> BIT_SHIFT_CHNL_BUSY_TIME) & BIT_MASK_CHNL_BUSY_TIME) +#define BIT_SET_CHNL_BUSY_TIME(x, v) \ + (BIT_CLEAR_CHNL_BUSY_TIME(x) | BIT_CHNL_BUSY_TIME(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_MU_TRX_DBG_CNT_V1 (Offset 0x14DC) */ + +#define BIT_FORCE_SND_STS_EN BIT(31) + +#define BIT_SHIFT_SND_STS_VALUE 24 +#define BIT_MASK_SND_STS_VALUE 0x3f +#define BIT_SND_STS_VALUE(x) \ + (((x) & BIT_MASK_SND_STS_VALUE) << BIT_SHIFT_SND_STS_VALUE) +#define BITS_SND_STS_VALUE (BIT_MASK_SND_STS_VALUE << BIT_SHIFT_SND_STS_VALUE) +#define BIT_CLEAR_SND_STS_VALUE(x) ((x) & (~BITS_SND_STS_VALUE)) +#define BIT_GET_SND_STS_VALUE(x) \ + (((x) >> BIT_SHIFT_SND_STS_VALUE) & BIT_MASK_SND_STS_VALUE) +#define BIT_SET_SND_STS_VALUE(x, v) \ + (BIT_CLEAR_SND_STS_VALUE(x) | BIT_SND_STS_VALUE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_TRX_DBG_CNT_V1 (Offset 0x14DC) */ + +#define BIT_SHIFT_MU_DNGCNT_SEL 16 +#define BIT_MASK_MU_DNGCNT_SEL 0xf +#define BIT_MU_DNGCNT_SEL(x) \ + (((x) & BIT_MASK_MU_DNGCNT_SEL) << BIT_SHIFT_MU_DNGCNT_SEL) +#define BITS_MU_DNGCNT_SEL (BIT_MASK_MU_DNGCNT_SEL << BIT_SHIFT_MU_DNGCNT_SEL) +#define BIT_CLEAR_MU_DNGCNT_SEL(x) ((x) & (~BITS_MU_DNGCNT_SEL)) +#define BIT_GET_MU_DNGCNT_SEL(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_SEL) & BIT_MASK_MU_DNGCNT_SEL) +#define BIT_SET_MU_DNGCNT_SEL(x, v) \ + (BIT_CLEAR_MU_DNGCNT_SEL(x) | BIT_MU_DNGCNT_SEL(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_SU_DURATION (Offset 0x14F0) */ + +#define BIT_SHIFT_SU_DURATION 0 +#define BIT_MASK_SU_DURATION 0xffff +#define BIT_SU_DURATION(x) \ + (((x) & BIT_MASK_SU_DURATION) << BIT_SHIFT_SU_DURATION) +#define BITS_SU_DURATION (BIT_MASK_SU_DURATION << BIT_SHIFT_SU_DURATION) +#define BIT_CLEAR_SU_DURATION(x) ((x) & (~BITS_SU_DURATION)) +#define BIT_GET_SU_DURATION(x) \ + (((x) >> BIT_SHIFT_SU_DURATION) & BIT_MASK_SU_DURATION) +#define BIT_SET_SU_DURATION(x, v) \ + (BIT_CLEAR_SU_DURATION(x) | BIT_SU_DURATION(v)) + +/* 2 REG_MU_DURATION (Offset 0x14F2) */ + +#define BIT_SHIFT_MU_DURATION 0 +#define BIT_MASK_MU_DURATION 0xffff +#define BIT_MU_DURATION(x) \ + (((x) & BIT_MASK_MU_DURATION) << BIT_SHIFT_MU_DURATION) +#define BITS_MU_DURATION (BIT_MASK_MU_DURATION << BIT_SHIFT_MU_DURATION) +#define BIT_CLEAR_MU_DURATION(x) ((x) & (~BITS_MU_DURATION)) +#define BIT_GET_MU_DURATION(x) \ + (((x) >> BIT_SHIFT_MU_DURATION) & BIT_MASK_MU_DURATION) +#define BIT_SET_MU_DURATION(x, v) \ + (BIT_CLEAR_MU_DURATION(x) | BIT_MU_DURATION(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_SWPS_CTRL (Offset 0x14F4) */ + +#define BIT_SHIFT_SWPS_PKT_TH_V1 16 +#define BIT_MASK_SWPS_PKT_TH_V1 0xffff +#define BIT_SWPS_PKT_TH_V1(x) \ + (((x) & BIT_MASK_SWPS_PKT_TH_V1) << BIT_SHIFT_SWPS_PKT_TH_V1) +#define BITS_SWPS_PKT_TH_V1 \ + (BIT_MASK_SWPS_PKT_TH_V1 << BIT_SHIFT_SWPS_PKT_TH_V1) +#define BIT_CLEAR_SWPS_PKT_TH_V1(x) ((x) & (~BITS_SWPS_PKT_TH_V1)) +#define BIT_GET_SWPS_PKT_TH_V1(x) \ + (((x) >> BIT_SHIFT_SWPS_PKT_TH_V1) & BIT_MASK_SWPS_PKT_TH_V1) +#define BIT_SET_SWPS_PKT_TH_V1(x, v) \ + (BIT_CLEAR_SWPS_PKT_TH_V1(x) | BIT_SWPS_PKT_TH_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_SWPS_CTRL (Offset 0x14F4) */ + +#define BIT_SHIFT_SWPS_RPT_LENGTH 8 +#define BIT_MASK_SWPS_RPT_LENGTH 0x7f +#define BIT_SWPS_RPT_LENGTH(x) \ + (((x) & BIT_MASK_SWPS_RPT_LENGTH) << BIT_SHIFT_SWPS_RPT_LENGTH) +#define BITS_SWPS_RPT_LENGTH \ + (BIT_MASK_SWPS_RPT_LENGTH << BIT_SHIFT_SWPS_RPT_LENGTH) +#define BIT_CLEAR_SWPS_RPT_LENGTH(x) ((x) & (~BITS_SWPS_RPT_LENGTH)) +#define BIT_GET_SWPS_RPT_LENGTH(x) \ + (((x) >> BIT_SHIFT_SWPS_RPT_LENGTH) & BIT_MASK_SWPS_RPT_LENGTH) +#define BIT_SET_SWPS_RPT_LENGTH(x, v) \ + (BIT_CLEAR_SWPS_RPT_LENGTH(x) | BIT_SWPS_RPT_LENGTH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_SWPS_CTRL (Offset 0x14F4) */ + +#define BIT_SHIFT_MACID_SWPS_EN_SEL 2 +#define BIT_MASK_MACID_SWPS_EN_SEL 0x3 +#define BIT_MACID_SWPS_EN_SEL(x) \ + (((x) & BIT_MASK_MACID_SWPS_EN_SEL) << BIT_SHIFT_MACID_SWPS_EN_SEL) +#define BITS_MACID_SWPS_EN_SEL \ + (BIT_MASK_MACID_SWPS_EN_SEL << BIT_SHIFT_MACID_SWPS_EN_SEL) +#define BIT_CLEAR_MACID_SWPS_EN_SEL(x) ((x) & (~BITS_MACID_SWPS_EN_SEL)) +#define BIT_GET_MACID_SWPS_EN_SEL(x) \ + (((x) >> BIT_SHIFT_MACID_SWPS_EN_SEL) & BIT_MASK_MACID_SWPS_EN_SEL) +#define BIT_SET_MACID_SWPS_EN_SEL(x, v) \ + (BIT_CLEAR_MACID_SWPS_EN_SEL(x) | BIT_MACID_SWPS_EN_SEL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_SWPS_CTRL (Offset 0x14F4) */ + +#define BIT_MACID_SWPS_EN_SEL_V1 BIT(2) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_SWPS_CTRL (Offset 0x14F4) */ + +#define BIT_SWPS_MANUALL_POLLING BIT(1) +#define BIT_SWPS_EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_HW_NDPA_RTY_LIMIT (Offset 0x14F4) */ + +#define BIT_SHIFT_HW_NDPA_RTY_LIMIT 0 +#define BIT_MASK_HW_NDPA_RTY_LIMIT 0xf +#define BIT_HW_NDPA_RTY_LIMIT(x) \ + (((x) & BIT_MASK_HW_NDPA_RTY_LIMIT) << BIT_SHIFT_HW_NDPA_RTY_LIMIT) +#define BITS_HW_NDPA_RTY_LIMIT \ + (BIT_MASK_HW_NDPA_RTY_LIMIT << BIT_SHIFT_HW_NDPA_RTY_LIMIT) +#define BIT_CLEAR_HW_NDPA_RTY_LIMIT(x) ((x) & (~BITS_HW_NDPA_RTY_LIMIT)) +#define BIT_GET_HW_NDPA_RTY_LIMIT(x) \ + (((x) >> BIT_SHIFT_HW_NDPA_RTY_LIMIT) & BIT_MASK_HW_NDPA_RTY_LIMIT) +#define BIT_SET_HW_NDPA_RTY_LIMIT(x, v) \ + (BIT_CLEAR_HW_NDPA_RTY_LIMIT(x) | BIT_HW_NDPA_RTY_LIMIT(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_MACID_SWPS_EN (Offset 0x14FC) */ + +#define BIT_SHIFT_MACID_SWPS_EN 0 +#define BIT_MASK_MACID_SWPS_EN 0xffffffffL +#define BIT_MACID_SWPS_EN(x) \ + (((x) & BIT_MASK_MACID_SWPS_EN) << BIT_SHIFT_MACID_SWPS_EN) +#define BITS_MACID_SWPS_EN (BIT_MASK_MACID_SWPS_EN << BIT_SHIFT_MACID_SWPS_EN) +#define BIT_CLEAR_MACID_SWPS_EN(x) ((x) & (~BITS_MACID_SWPS_EN)) +#define BIT_GET_MACID_SWPS_EN(x) \ + (((x) >> BIT_SHIFT_MACID_SWPS_EN) & BIT_MASK_MACID_SWPS_EN) +#define BIT_SET_MACID_SWPS_EN(x, v) \ + (BIT_CLEAR_MACID_SWPS_EN(x) | BIT_MACID_SWPS_EN(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PORT_CTRL_SEL (Offset 0x1500) */ + +#define BIT_SHIFT_BCN_TIMER_SEL_FWRD_V1 4 +#define BIT_MASK_BCN_TIMER_SEL_FWRD_V1 0x7 +#define BIT_BCN_TIMER_SEL_FWRD_V1(x) \ + (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_V1) \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_V1) +#define BITS_BCN_TIMER_SEL_FWRD_V1 \ + (BIT_MASK_BCN_TIMER_SEL_FWRD_V1 << BIT_SHIFT_BCN_TIMER_SEL_FWRD_V1) +#define BIT_CLEAR_BCN_TIMER_SEL_FWRD_V1(x) ((x) & (~BITS_BCN_TIMER_SEL_FWRD_V1)) +#define BIT_GET_BCN_TIMER_SEL_FWRD_V1(x) \ + (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_V1) & \ + BIT_MASK_BCN_TIMER_SEL_FWRD_V1) +#define BIT_SET_BCN_TIMER_SEL_FWRD_V1(x, v) \ + (BIT_CLEAR_BCN_TIMER_SEL_FWRD_V1(x) | BIT_BCN_TIMER_SEL_FWRD_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CPUMGQ_TX_TIMER (Offset 0x1500) */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_V1 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_V1 0xffffffffL +#define BIT_CPUMGQ_TX_TIMER_V1(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1) << BIT_SHIFT_CPUMGQ_TX_TIMER_V1) +#define BITS_CPUMGQ_TX_TIMER_V1 \ + (BIT_MASK_CPUMGQ_TX_TIMER_V1 << BIT_SHIFT_CPUMGQ_TX_TIMER_V1) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_V1(x) ((x) & (~BITS_CPUMGQ_TX_TIMER_V1)) +#define BIT_GET_CPUMGQ_TX_TIMER_V1(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1) & BIT_MASK_CPUMGQ_TX_TIMER_V1) +#define BIT_SET_CPUMGQ_TX_TIMER_V1(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_V1(x) | BIT_CPUMGQ_TX_TIMER_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_PORT_CTRL_SEL (Offset 0x1500) */ + +#define BIT_SHIFT_PORT_CTRL_SEL 0 +#define BIT_MASK_PORT_CTRL_SEL 0x7 +#define BIT_PORT_CTRL_SEL(x) \ + (((x) & BIT_MASK_PORT_CTRL_SEL) << BIT_SHIFT_PORT_CTRL_SEL) +#define BITS_PORT_CTRL_SEL (BIT_MASK_PORT_CTRL_SEL << BIT_SHIFT_PORT_CTRL_SEL) +#define BIT_CLEAR_PORT_CTRL_SEL(x) ((x) & (~BITS_PORT_CTRL_SEL)) +#define BIT_GET_PORT_CTRL_SEL(x) \ + (((x) >> BIT_SHIFT_PORT_CTRL_SEL) & BIT_MASK_PORT_CTRL_SEL) +#define BIT_SET_PORT_CTRL_SEL(x, v) \ + (BIT_CLEAR_PORT_CTRL_SEL(x) | BIT_PORT_CTRL_SEL(v)) + +/* 2 REG_PORT_CTRL_CFG (Offset 0x1501) */ + +#define BIT_BCNERR_CNT_EN_V1 BIT(11) +#define BIT_DIS_TRX_CAL_BCN_V1 BIT(10) +#define BIT_DIS_TX_CAL_TBTT_V1 BIT(9) +#define BIT_BCN_AGGRESSION_V1 BIT(8) +#define BIT_TSFTR_RST_V1 BIT(7) +#define BIT_EN_TXBCN_RPT_V1 BIT(5) +#define BIT_EN_PORT_FUNCTION BIT(3) +#define BIT_EN_RXBCN_RPT BIT(2) + +/* 2 REG_TBTT_PROHIBIT_CFG (Offset 0x1504) */ + +#define BIT_MASK_PROHIBIT BIT(23) + +#define BIT_SHIFT_TBTT_HOLD_TIME 8 +#define BIT_MASK_TBTT_HOLD_TIME 0xfff +#define BIT_TBTT_HOLD_TIME(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME) << BIT_SHIFT_TBTT_HOLD_TIME) +#define BITS_TBTT_HOLD_TIME \ + (BIT_MASK_TBTT_HOLD_TIME << BIT_SHIFT_TBTT_HOLD_TIME) +#define BIT_CLEAR_TBTT_HOLD_TIME(x) ((x) & (~BITS_TBTT_HOLD_TIME)) +#define BIT_GET_TBTT_HOLD_TIME(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME) & BIT_MASK_TBTT_HOLD_TIME) +#define BIT_SET_TBTT_HOLD_TIME(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME(x) | BIT_TBTT_HOLD_TIME(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PS_TIMER_A (Offset 0x1504) */ + +#define BIT_SHIFT_PS_TIMER_A_V1 0 +#define BIT_MASK_PS_TIMER_A_V1 0xffffffffL +#define BIT_PS_TIMER_A_V1(x) \ + (((x) & BIT_MASK_PS_TIMER_A_V1) << BIT_SHIFT_PS_TIMER_A_V1) +#define BITS_PS_TIMER_A_V1 (BIT_MASK_PS_TIMER_A_V1 << BIT_SHIFT_PS_TIMER_A_V1) +#define BIT_CLEAR_PS_TIMER_A_V1(x) ((x) & (~BITS_PS_TIMER_A_V1)) +#define BIT_GET_PS_TIMER_A_V1(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_V1) & BIT_MASK_PS_TIMER_A_V1) +#define BIT_SET_PS_TIMER_A_V1(x, v) \ + (BIT_CLEAR_PS_TIMER_A_V1(x) | BIT_PS_TIMER_A_V1(v)) + +/* 2 REG_PS_TIMER_B (Offset 0x1508) */ + +#define BIT_SHIFT_PS_TIMER_B_V1 0 +#define BIT_MASK_PS_TIMER_B_V1 0xffffffffL +#define BIT_PS_TIMER_B_V1(x) \ + (((x) & BIT_MASK_PS_TIMER_B_V1) << BIT_SHIFT_PS_TIMER_B_V1) +#define BITS_PS_TIMER_B_V1 (BIT_MASK_PS_TIMER_B_V1 << BIT_SHIFT_PS_TIMER_B_V1) +#define BIT_CLEAR_PS_TIMER_B_V1(x) ((x) & (~BITS_PS_TIMER_B_V1)) +#define BIT_GET_PS_TIMER_B_V1(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_V1) & BIT_MASK_PS_TIMER_B_V1) +#define BIT_SET_PS_TIMER_B_V1(x, v) \ + (BIT_CLEAR_PS_TIMER_B_V1(x) | BIT_PS_TIMER_B_V1(v)) + +/* 2 REG_PS_TIMER_C (Offset 0x150C) */ + +#define BIT_SHIFT_PS_TIMER_C_V1 0 +#define BIT_MASK_PS_TIMER_C_V1 0xffffffffL +#define BIT_PS_TIMER_C_V1(x) \ + (((x) & BIT_MASK_PS_TIMER_C_V1) << BIT_SHIFT_PS_TIMER_C_V1) +#define BITS_PS_TIMER_C_V1 (BIT_MASK_PS_TIMER_C_V1 << BIT_SHIFT_PS_TIMER_C_V1) +#define BIT_CLEAR_PS_TIMER_C_V1(x) ((x) & (~BITS_PS_TIMER_C_V1)) +#define BIT_GET_PS_TIMER_C_V1(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_V1) & BIT_MASK_PS_TIMER_C_V1) +#define BIT_SET_PS_TIMER_C_V1(x, v) \ + (BIT_CLEAR_PS_TIMER_C_V1(x) | BIT_PS_TIMER_C_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TSFTR_SYNC_OFFSET_CFG (Offset 0x150C) */ + +#define BIT_SHIFT_TSFTR_SNC_OFFSET_V1 0 +#define BIT_MASK_TSFTR_SNC_OFFSET_V1 0xffffff +#define BIT_TSFTR_SNC_OFFSET_V1(x) \ + (((x) & BIT_MASK_TSFTR_SNC_OFFSET_V1) << BIT_SHIFT_TSFTR_SNC_OFFSET_V1) +#define BITS_TSFTR_SNC_OFFSET_V1 \ + (BIT_MASK_TSFTR_SNC_OFFSET_V1 << BIT_SHIFT_TSFTR_SNC_OFFSET_V1) +#define BIT_CLEAR_TSFTR_SNC_OFFSET_V1(x) ((x) & (~BITS_TSFTR_SNC_OFFSET_V1)) +#define BIT_GET_TSFTR_SNC_OFFSET_V1(x) \ + (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_V1) & BIT_MASK_TSFTR_SNC_OFFSET_V1) +#define BIT_SET_TSFTR_SNC_OFFSET_V1(x, v) \ + (BIT_CLEAR_TSFTR_SNC_OFFSET_V1(x) | BIT_TSFTR_SNC_OFFSET_V1(v)) + +/* 2 REG_TSFTR_SYNC_CTRL_CFG (Offset 0x150F) */ + +#define BIT_SYNC_TSF_NOW_V1 BIT(5) +#define BIT_SYNC_TSF_ONCE BIT(4) +#define BIT_SYNC_TSF_AUTO BIT(3) + +#define BIT_SHIFT_SYNC_PORT_SEL 0 +#define BIT_MASK_SYNC_PORT_SEL 0x7 +#define BIT_SYNC_PORT_SEL(x) \ + (((x) & BIT_MASK_SYNC_PORT_SEL) << BIT_SHIFT_SYNC_PORT_SEL) +#define BITS_SYNC_PORT_SEL (BIT_MASK_SYNC_PORT_SEL << BIT_SHIFT_SYNC_PORT_SEL) +#define BIT_CLEAR_SYNC_PORT_SEL(x) ((x) & (~BITS_SYNC_PORT_SEL)) +#define BIT_GET_SYNC_PORT_SEL(x) \ + (((x) >> BIT_SHIFT_SYNC_PORT_SEL) & BIT_MASK_SYNC_PORT_SEL) +#define BIT_SET_SYNC_PORT_SEL(x, v) \ + (BIT_CLEAR_SYNC_PORT_SEL(x) | BIT_SYNC_PORT_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL (Offset 0x1510) */ + +#define BIT_CPUMGQ_TIMER_EN BIT(31) +#define BIT_CPUMGQ_TX_EN BIT(28) + +#define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL 24 +#define BIT_MASK_CPUMGQ_TIMER_TSF_SEL 0x7 +#define BIT_CPUMGQ_TIMER_TSF_SEL(x) \ + (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL) \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL) +#define BITS_CPUMGQ_TIMER_TSF_SEL \ + (BIT_MASK_CPUMGQ_TIMER_TSF_SEL << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL) +#define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL(x) ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL)) +#define BIT_GET_CPUMGQ_TIMER_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL) & \ + BIT_MASK_CPUMGQ_TIMER_TSF_SEL) +#define BIT_SET_CPUMGQ_TIMER_TSF_SEL(x, v) \ + (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL(x) | BIT_CPUMGQ_TIMER_TSF_SEL(v)) + +#define BIT_PS_TIMER_C_EN BIT(23) + +#define BIT_SHIFT_PS_TIMER_C_TSF_SEL 16 +#define BIT_MASK_PS_TIMER_C_TSF_SEL 0x7 +#define BIT_PS_TIMER_C_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL) << BIT_SHIFT_PS_TIMER_C_TSF_SEL) +#define BITS_PS_TIMER_C_TSF_SEL \ + (BIT_MASK_PS_TIMER_C_TSF_SEL << BIT_SHIFT_PS_TIMER_C_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_C_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_C_TSF_SEL)) +#define BIT_GET_PS_TIMER_C_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL) & BIT_MASK_PS_TIMER_C_TSF_SEL) +#define BIT_SET_PS_TIMER_C_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_C_TSF_SEL(x) | BIT_PS_TIMER_C_TSF_SEL(v)) + +#define BIT_PS_TIMER_B_EN BIT(15) + +#define BIT_SHIFT_PS_TIMER_B_TSF_SEL 8 +#define BIT_MASK_PS_TIMER_B_TSF_SEL 0x7 +#define BIT_PS_TIMER_B_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL) << BIT_SHIFT_PS_TIMER_B_TSF_SEL) +#define BITS_PS_TIMER_B_TSF_SEL \ + (BIT_MASK_PS_TIMER_B_TSF_SEL << BIT_SHIFT_PS_TIMER_B_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_B_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_B_TSF_SEL)) +#define BIT_GET_PS_TIMER_B_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL) & BIT_MASK_PS_TIMER_B_TSF_SEL) +#define BIT_SET_PS_TIMER_B_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_B_TSF_SEL(x) | BIT_PS_TIMER_B_TSF_SEL(v)) + +#define BIT_PS_TIMER_A_EN BIT(7) + +#define BIT_SHIFT_PS_TIMER_A_TSF_SEL 0 +#define BIT_MASK_PS_TIMER_A_TSF_SEL 0x7 +#define BIT_PS_TIMER_A_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL) << BIT_SHIFT_PS_TIMER_A_TSF_SEL) +#define BITS_PS_TIMER_A_TSF_SEL \ + (BIT_MASK_PS_TIMER_A_TSF_SEL << BIT_SHIFT_PS_TIMER_A_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_A_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_A_TSF_SEL)) +#define BIT_GET_PS_TIMER_A_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL) & BIT_MASK_PS_TIMER_A_TSF_SEL) +#define BIT_SET_PS_TIMER_A_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_A_TSF_SEL(x) | BIT_PS_TIMER_A_TSF_SEL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_SPACE_CFG (Offset 0x1510) */ + +#define BIT_SHIFT_BCN_SPACE 0 +#define BIT_MASK_BCN_SPACE 0xffff +#define BIT_BCN_SPACE(x) (((x) & BIT_MASK_BCN_SPACE) << BIT_SHIFT_BCN_SPACE) +#define BITS_BCN_SPACE (BIT_MASK_BCN_SPACE << BIT_SHIFT_BCN_SPACE) +#define BIT_CLEAR_BCN_SPACE(x) ((x) & (~BITS_BCN_SPACE)) +#define BIT_GET_BCN_SPACE(x) (((x) >> BIT_SHIFT_BCN_SPACE) & BIT_MASK_BCN_SPACE) +#define BIT_SET_BCN_SPACE(x, v) (BIT_CLEAR_BCN_SPACE(x) | BIT_BCN_SPACE(v)) + +/* 2 REG_EARLY_INT_ADJUST_CFG (Offset 0x1512) */ + +#define BIT_SHIFT_EARLY_INT_ADJUST 0 +#define BIT_MASK_EARLY_INT_ADJUST 0xffff +#define BIT_EARLY_INT_ADJUST(x) \ + (((x) & BIT_MASK_EARLY_INT_ADJUST) << BIT_SHIFT_EARLY_INT_ADJUST) +#define BITS_EARLY_INT_ADJUST \ + (BIT_MASK_EARLY_INT_ADJUST << BIT_SHIFT_EARLY_INT_ADJUST) +#define BIT_CLEAR_EARLY_INT_ADJUST(x) ((x) & (~BITS_EARLY_INT_ADJUST)) +#define BIT_GET_EARLY_INT_ADJUST(x) \ + (((x) >> BIT_SHIFT_EARLY_INT_ADJUST) & BIT_MASK_EARLY_INT_ADJUST) +#define BIT_SET_EARLY_INT_ADJUST(x, v) \ + (BIT_CLEAR_EARLY_INT_ADJUST(x) | BIT_EARLY_INT_ADJUST(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CPUMGQ_TX_TIMER_EARLY (Offset 0x1514) */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_EARLY 0xff +#define BIT_CPUMGQ_TX_TIMER_EARLY(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY) +#define BITS_CPUMGQ_TX_TIMER_EARLY \ + (BIT_MASK_CPUMGQ_TX_TIMER_EARLY << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY(x) ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY)) +#define BIT_GET_CPUMGQ_TX_TIMER_EARLY(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY) & \ + BIT_MASK_CPUMGQ_TX_TIMER_EARLY) +#define BIT_SET_CPUMGQ_TX_TIMER_EARLY(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY(x) | BIT_CPUMGQ_TX_TIMER_EARLY(v)) + +/* 2 REG_PS_TIMER_A_EARLY (Offset 0x1515) */ + +#define BIT_SHIFT_PS_TIMER_A_EARLY 0 +#define BIT_MASK_PS_TIMER_A_EARLY 0xff +#define BIT_PS_TIMER_A_EARLY(x) \ + (((x) & BIT_MASK_PS_TIMER_A_EARLY) << BIT_SHIFT_PS_TIMER_A_EARLY) +#define BITS_PS_TIMER_A_EARLY \ + (BIT_MASK_PS_TIMER_A_EARLY << BIT_SHIFT_PS_TIMER_A_EARLY) +#define BIT_CLEAR_PS_TIMER_A_EARLY(x) ((x) & (~BITS_PS_TIMER_A_EARLY)) +#define BIT_GET_PS_TIMER_A_EARLY(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY) & BIT_MASK_PS_TIMER_A_EARLY) +#define BIT_SET_PS_TIMER_A_EARLY(x, v) \ + (BIT_CLEAR_PS_TIMER_A_EARLY(x) | BIT_PS_TIMER_A_EARLY(v)) + +/* 2 REG_PS_TIMER_B_EARLY (Offset 0x1516) */ + +#define BIT_SHIFT_PS_TIMER_B_EARLY 0 +#define BIT_MASK_PS_TIMER_B_EARLY 0xff +#define BIT_PS_TIMER_B_EARLY(x) \ + (((x) & BIT_MASK_PS_TIMER_B_EARLY) << BIT_SHIFT_PS_TIMER_B_EARLY) +#define BITS_PS_TIMER_B_EARLY \ + (BIT_MASK_PS_TIMER_B_EARLY << BIT_SHIFT_PS_TIMER_B_EARLY) +#define BIT_CLEAR_PS_TIMER_B_EARLY(x) ((x) & (~BITS_PS_TIMER_B_EARLY)) +#define BIT_GET_PS_TIMER_B_EARLY(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY) & BIT_MASK_PS_TIMER_B_EARLY) +#define BIT_SET_PS_TIMER_B_EARLY(x, v) \ + (BIT_CLEAR_PS_TIMER_B_EARLY(x) | BIT_PS_TIMER_B_EARLY(v)) + +/* 2 REG_PS_TIMER_C_EARLY (Offset 0x1517) */ + +#define BIT_SHIFT_PS_TIMER_C_EARLY 0 +#define BIT_MASK_PS_TIMER_C_EARLY 0xff +#define BIT_PS_TIMER_C_EARLY(x) \ + (((x) & BIT_MASK_PS_TIMER_C_EARLY) << BIT_SHIFT_PS_TIMER_C_EARLY) +#define BITS_PS_TIMER_C_EARLY \ + (BIT_MASK_PS_TIMER_C_EARLY << BIT_SHIFT_PS_TIMER_C_EARLY) +#define BIT_CLEAR_PS_TIMER_C_EARLY(x) ((x) & (~BITS_PS_TIMER_C_EARLY)) +#define BIT_GET_PS_TIMER_C_EARLY(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY) & BIT_MASK_PS_TIMER_C_EARLY) +#define BIT_SET_PS_TIMER_C_EARLY(x, v) \ + (BIT_CLEAR_PS_TIMER_C_EARLY(x) | BIT_PS_TIMER_C_EARLY(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_CPUMGQ_PARAMETER (Offset 0x1518) */ + +#define BIT_STOP_CPUMGQ BIT(16) + +#define BIT_SHIFT_CPUMGQ_PARAMETER 0 +#define BIT_MASK_CPUMGQ_PARAMETER 0xffff +#define BIT_CPUMGQ_PARAMETER(x) \ + (((x) & BIT_MASK_CPUMGQ_PARAMETER) << BIT_SHIFT_CPUMGQ_PARAMETER) +#define BITS_CPUMGQ_PARAMETER \ + (BIT_MASK_CPUMGQ_PARAMETER << BIT_SHIFT_CPUMGQ_PARAMETER) +#define BIT_CLEAR_CPUMGQ_PARAMETER(x) ((x) & (~BITS_CPUMGQ_PARAMETER)) +#define BIT_GET_CPUMGQ_PARAMETER(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_PARAMETER) & BIT_MASK_CPUMGQ_PARAMETER) +#define BIT_SET_CPUMGQ_PARAMETER(x, v) \ + (BIT_CLEAR_CPUMGQ_PARAMETER(x) | BIT_CPUMGQ_PARAMETER(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SW_TBTT_TSF_INFO (Offset 0x151C) */ + +#define BIT_SHIFT_SW_TBTT_TSF_INFO 0 +#define BIT_MASK_SW_TBTT_TSF_INFO 0xffffffffL +#define BIT_SW_TBTT_TSF_INFO(x) \ + (((x) & BIT_MASK_SW_TBTT_TSF_INFO) << BIT_SHIFT_SW_TBTT_TSF_INFO) +#define BITS_SW_TBTT_TSF_INFO \ + (BIT_MASK_SW_TBTT_TSF_INFO << BIT_SHIFT_SW_TBTT_TSF_INFO) +#define BIT_CLEAR_SW_TBTT_TSF_INFO(x) ((x) & (~BITS_SW_TBTT_TSF_INFO)) +#define BIT_GET_SW_TBTT_TSF_INFO(x) \ + (((x) >> BIT_SHIFT_SW_TBTT_TSF_INFO) & BIT_MASK_SW_TBTT_TSF_INFO) +#define BIT_SET_SW_TBTT_TSF_INFO(x, v) \ + (BIT_CLEAR_SW_TBTT_TSF_INFO(x) | BIT_SW_TBTT_TSF_INFO(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_TSF_SYN_CTRL0 (Offset 0x1520) */ + +#define BIT_SHIFT_TSF_SYNC_INTERVAL_PORT0_V1 16 +#define BIT_MASK_TSF_SYNC_INTERVAL_PORT0_V1 0xffff +#define BIT_TSF_SYNC_INTERVAL_PORT0_V1(x) \ + (((x) & BIT_MASK_TSF_SYNC_INTERVAL_PORT0_V1) \ + << BIT_SHIFT_TSF_SYNC_INTERVAL_PORT0_V1) +#define BITS_TSF_SYNC_INTERVAL_PORT0_V1 \ + (BIT_MASK_TSF_SYNC_INTERVAL_PORT0_V1 \ + << BIT_SHIFT_TSF_SYNC_INTERVAL_PORT0_V1) +#define BIT_CLEAR_TSF_SYNC_INTERVAL_PORT0_V1(x) \ + ((x) & (~BITS_TSF_SYNC_INTERVAL_PORT0_V1)) +#define BIT_GET_TSF_SYNC_INTERVAL_PORT0_V1(x) \ + (((x) >> BIT_SHIFT_TSF_SYNC_INTERVAL_PORT0_V1) & \ + BIT_MASK_TSF_SYNC_INTERVAL_PORT0_V1) +#define BIT_SET_TSF_SYNC_INTERVAL_PORT0_V1(x, v) \ + (BIT_CLEAR_TSF_SYNC_INTERVAL_PORT0_V1(x) | \ + BIT_TSF_SYNC_INTERVAL_PORT0_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_SYNC_ADJ (Offset 0x1520) */ + +#define BIT_SHIFT_R_P0_TSFT_ADJ_VAL 16 +#define BIT_MASK_R_P0_TSFT_ADJ_VAL 0xffff +#define BIT_R_P0_TSFT_ADJ_VAL(x) \ + (((x) & BIT_MASK_R_P0_TSFT_ADJ_VAL) << BIT_SHIFT_R_P0_TSFT_ADJ_VAL) +#define BITS_R_P0_TSFT_ADJ_VAL \ + (BIT_MASK_R_P0_TSFT_ADJ_VAL << BIT_SHIFT_R_P0_TSFT_ADJ_VAL) +#define BIT_CLEAR_R_P0_TSFT_ADJ_VAL(x) ((x) & (~BITS_R_P0_TSFT_ADJ_VAL)) +#define BIT_GET_R_P0_TSFT_ADJ_VAL(x) \ + (((x) >> BIT_SHIFT_R_P0_TSFT_ADJ_VAL) & BIT_MASK_R_P0_TSFT_ADJ_VAL) +#define BIT_SET_R_P0_TSFT_ADJ_VAL(x, v) \ + (BIT_CLEAR_R_P0_TSFT_ADJ_VAL(x) | BIT_R_P0_TSFT_ADJ_VAL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_TSF_SYN_CTRL0 (Offset 0x1520) */ + +#define BIT_TSF_SYNC_SIGNAL_V1 BIT(8) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_SYNC_ADJ (Offset 0x1520) */ + +#define BIT_R_X_COMP_Y_OVER BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TSF_SYN_CTRL0 (Offset 0x1520) */ + +#define BIT_TSF_SYNC_COMPARE_POLLING BIT(7) +#define BIT_TSF_SYNC_POLLING BIT(6) + +#define BIT_SHIFT_TSF_SYNC_DUT 3 +#define BIT_MASK_TSF_SYNC_DUT 0x7 +#define BIT_TSF_SYNC_DUT(x) \ + (((x) & BIT_MASK_TSF_SYNC_DUT) << BIT_SHIFT_TSF_SYNC_DUT) +#define BITS_TSF_SYNC_DUT (BIT_MASK_TSF_SYNC_DUT << BIT_SHIFT_TSF_SYNC_DUT) +#define BIT_CLEAR_TSF_SYNC_DUT(x) ((x) & (~BITS_TSF_SYNC_DUT)) +#define BIT_GET_TSF_SYNC_DUT(x) \ + (((x) >> BIT_SHIFT_TSF_SYNC_DUT) & BIT_MASK_TSF_SYNC_DUT) +#define BIT_SET_TSF_SYNC_DUT(x, v) \ + (BIT_CLEAR_TSF_SYNC_DUT(x) | BIT_TSF_SYNC_DUT(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_SYNC_ADJ (Offset 0x1520) */ + +#define BIT_SHIFT_R_X_SYNC_SEL 3 +#define BIT_MASK_R_X_SYNC_SEL 0x7 +#define BIT_R_X_SYNC_SEL(x) \ + (((x) & BIT_MASK_R_X_SYNC_SEL) << BIT_SHIFT_R_X_SYNC_SEL) +#define BITS_R_X_SYNC_SEL (BIT_MASK_R_X_SYNC_SEL << BIT_SHIFT_R_X_SYNC_SEL) +#define BIT_CLEAR_R_X_SYNC_SEL(x) ((x) & (~BITS_R_X_SYNC_SEL)) +#define BIT_GET_R_X_SYNC_SEL(x) \ + (((x) >> BIT_SHIFT_R_X_SYNC_SEL) & BIT_MASK_R_X_SYNC_SEL) +#define BIT_SET_R_X_SYNC_SEL(x, v) \ + (BIT_CLEAR_R_X_SYNC_SEL(x) | BIT_R_X_SYNC_SEL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TSF_SYN_CTRL0 (Offset 0x1520) */ + +#define BIT_SHIFT_TSF_SYNC_SOURCE 0 +#define BIT_MASK_TSF_SYNC_SOURCE 0x7 +#define BIT_TSF_SYNC_SOURCE(x) \ + (((x) & BIT_MASK_TSF_SYNC_SOURCE) << BIT_SHIFT_TSF_SYNC_SOURCE) +#define BITS_TSF_SYNC_SOURCE \ + (BIT_MASK_TSF_SYNC_SOURCE << BIT_SHIFT_TSF_SYNC_SOURCE) +#define BIT_CLEAR_TSF_SYNC_SOURCE(x) ((x) & (~BITS_TSF_SYNC_SOURCE)) +#define BIT_GET_TSF_SYNC_SOURCE(x) \ + (((x) >> BIT_SHIFT_TSF_SYNC_SOURCE) & BIT_MASK_TSF_SYNC_SOURCE) +#define BIT_SET_TSF_SYNC_SOURCE(x, v) \ + (BIT_CLEAR_TSF_SYNC_SOURCE(x) | BIT_TSF_SYNC_SOURCE(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_SYNC_ADJ (Offset 0x1520) */ + +#define BIT_SHIFT_R_SYNC_Y_SEL 0 +#define BIT_MASK_R_SYNC_Y_SEL 0x7 +#define BIT_R_SYNC_Y_SEL(x) \ + (((x) & BIT_MASK_R_SYNC_Y_SEL) << BIT_SHIFT_R_SYNC_Y_SEL) +#define BITS_R_SYNC_Y_SEL (BIT_MASK_R_SYNC_Y_SEL << BIT_SHIFT_R_SYNC_Y_SEL) +#define BIT_CLEAR_R_SYNC_Y_SEL(x) ((x) & (~BITS_R_SYNC_Y_SEL)) +#define BIT_GET_R_SYNC_Y_SEL(x) \ + (((x) >> BIT_SHIFT_R_SYNC_Y_SEL) & BIT_MASK_R_SYNC_Y_SEL) +#define BIT_SET_R_SYNC_Y_SEL(x, v) \ + (BIT_CLEAR_R_SYNC_Y_SEL(x) | BIT_R_SYNC_Y_SEL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TSFTR_LOW (Offset 0x1520) */ + +#define BIT_SHIFT_TSF_TIMER_LOW 0 +#define BIT_MASK_TSF_TIMER_LOW 0xffffffffL +#define BIT_TSF_TIMER_LOW(x) \ + (((x) & BIT_MASK_TSF_TIMER_LOW) << BIT_SHIFT_TSF_TIMER_LOW) +#define BITS_TSF_TIMER_LOW (BIT_MASK_TSF_TIMER_LOW << BIT_SHIFT_TSF_TIMER_LOW) +#define BIT_CLEAR_TSF_TIMER_LOW(x) ((x) & (~BITS_TSF_TIMER_LOW)) +#define BIT_GET_TSF_TIMER_LOW(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_LOW) & BIT_MASK_TSF_TIMER_LOW) +#define BIT_SET_TSF_TIMER_LOW(x, v) \ + (BIT_CLEAR_TSF_TIMER_LOW(x) | BIT_TSF_TIMER_LOW(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_TSF_SYN_OFFSET0 (Offset 0x1522) */ + +#define BIT_SHIFT_TSF_SYNC_INTERVAL_PORT0 0 +#define BIT_MASK_TSF_SYNC_INTERVAL_PORT0 0xffff +#define BIT_TSF_SYNC_INTERVAL_PORT0(x) \ + (((x) & BIT_MASK_TSF_SYNC_INTERVAL_PORT0) \ + << BIT_SHIFT_TSF_SYNC_INTERVAL_PORT0) +#define BITS_TSF_SYNC_INTERVAL_PORT0 \ + (BIT_MASK_TSF_SYNC_INTERVAL_PORT0 << BIT_SHIFT_TSF_SYNC_INTERVAL_PORT0) +#define BIT_CLEAR_TSF_SYNC_INTERVAL_PORT0(x) \ + ((x) & (~BITS_TSF_SYNC_INTERVAL_PORT0)) +#define BIT_GET_TSF_SYNC_INTERVAL_PORT0(x) \ + (((x) >> BIT_SHIFT_TSF_SYNC_INTERVAL_PORT0) & \ + BIT_MASK_TSF_SYNC_INTERVAL_PORT0) +#define BIT_SET_TSF_SYNC_INTERVAL_PORT0(x, v) \ + (BIT_CLEAR_TSF_SYNC_INTERVAL_PORT0(x) | BIT_TSF_SYNC_INTERVAL_PORT0(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TSF_SYN_OFFSET1 (Offset 0x1524) */ + +#define BIT_SHIFT_TSF_SYNC_INTERVAL_CLI1 16 +#define BIT_MASK_TSF_SYNC_INTERVAL_CLI1 0xffff +#define BIT_TSF_SYNC_INTERVAL_CLI1(x) \ + (((x) & BIT_MASK_TSF_SYNC_INTERVAL_CLI1) \ + << BIT_SHIFT_TSF_SYNC_INTERVAL_CLI1) +#define BITS_TSF_SYNC_INTERVAL_CLI1 \ + (BIT_MASK_TSF_SYNC_INTERVAL_CLI1 << BIT_SHIFT_TSF_SYNC_INTERVAL_CLI1) +#define BIT_CLEAR_TSF_SYNC_INTERVAL_CLI1(x) \ + ((x) & (~BITS_TSF_SYNC_INTERVAL_CLI1)) +#define BIT_GET_TSF_SYNC_INTERVAL_CLI1(x) \ + (((x) >> BIT_SHIFT_TSF_SYNC_INTERVAL_CLI1) & \ + BIT_MASK_TSF_SYNC_INTERVAL_CLI1) +#define BIT_SET_TSF_SYNC_INTERVAL_CLI1(x, v) \ + (BIT_CLEAR_TSF_SYNC_INTERVAL_CLI1(x) | BIT_TSF_SYNC_INTERVAL_CLI1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_ADJ_VLAUE (Offset 0x1524) */ + +#define BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL 16 +#define BIT_MASK_R_CLI1_TSFT_ADJ_VAL 0xffff +#define BIT_R_CLI1_TSFT_ADJ_VAL(x) \ + (((x) & BIT_MASK_R_CLI1_TSFT_ADJ_VAL) << BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL) +#define BITS_R_CLI1_TSFT_ADJ_VAL \ + (BIT_MASK_R_CLI1_TSFT_ADJ_VAL << BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL) +#define BIT_CLEAR_R_CLI1_TSFT_ADJ_VAL(x) ((x) & (~BITS_R_CLI1_TSFT_ADJ_VAL)) +#define BIT_GET_R_CLI1_TSFT_ADJ_VAL(x) \ + (((x) >> BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL) & BIT_MASK_R_CLI1_TSFT_ADJ_VAL) +#define BIT_SET_R_CLI1_TSFT_ADJ_VAL(x, v) \ + (BIT_CLEAR_R_CLI1_TSFT_ADJ_VAL(x) | BIT_R_CLI1_TSFT_ADJ_VAL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TSF_SYN_OFFSET1 (Offset 0x1524) */ + +#define BIT_SHIFT_TSF_SYNC_INTERVAL_CLI0 0 +#define BIT_MASK_TSF_SYNC_INTERVAL_CLI0 0xffff +#define BIT_TSF_SYNC_INTERVAL_CLI0(x) \ + (((x) & BIT_MASK_TSF_SYNC_INTERVAL_CLI0) \ + << BIT_SHIFT_TSF_SYNC_INTERVAL_CLI0) +#define BITS_TSF_SYNC_INTERVAL_CLI0 \ + (BIT_MASK_TSF_SYNC_INTERVAL_CLI0 << BIT_SHIFT_TSF_SYNC_INTERVAL_CLI0) +#define BIT_CLEAR_TSF_SYNC_INTERVAL_CLI0(x) \ + ((x) & (~BITS_TSF_SYNC_INTERVAL_CLI0)) +#define BIT_GET_TSF_SYNC_INTERVAL_CLI0(x) \ + (((x) >> BIT_SHIFT_TSF_SYNC_INTERVAL_CLI0) & \ + BIT_MASK_TSF_SYNC_INTERVAL_CLI0) +#define BIT_SET_TSF_SYNC_INTERVAL_CLI0(x, v) \ + (BIT_CLEAR_TSF_SYNC_INTERVAL_CLI0(x) | BIT_TSF_SYNC_INTERVAL_CLI0(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_ADJ_VLAUE (Offset 0x1524) */ + +#define BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL 0 +#define BIT_MASK_R_CLI0_TSFT_ADJ_VAL 0xffff +#define BIT_R_CLI0_TSFT_ADJ_VAL(x) \ + (((x) & BIT_MASK_R_CLI0_TSFT_ADJ_VAL) << BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL) +#define BITS_R_CLI0_TSFT_ADJ_VAL \ + (BIT_MASK_R_CLI0_TSFT_ADJ_VAL << BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL) +#define BIT_CLEAR_R_CLI0_TSFT_ADJ_VAL(x) ((x) & (~BITS_R_CLI0_TSFT_ADJ_VAL)) +#define BIT_GET_R_CLI0_TSFT_ADJ_VAL(x) \ + (((x) >> BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL) & BIT_MASK_R_CLI0_TSFT_ADJ_VAL) +#define BIT_SET_R_CLI0_TSFT_ADJ_VAL(x, v) \ + (BIT_CLEAR_R_CLI0_TSFT_ADJ_VAL(x) | BIT_R_CLI0_TSFT_ADJ_VAL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TSFTR_HIGH (Offset 0x1524) */ + +#define BIT_SHIFT_TSF_TIMER_HIGH 0 +#define BIT_MASK_TSF_TIMER_HIGH 0xffffffffL +#define BIT_TSF_TIMER_HIGH(x) \ + (((x) & BIT_MASK_TSF_TIMER_HIGH) << BIT_SHIFT_TSF_TIMER_HIGH) +#define BITS_TSF_TIMER_HIGH \ + (BIT_MASK_TSF_TIMER_HIGH << BIT_SHIFT_TSF_TIMER_HIGH) +#define BIT_CLEAR_TSF_TIMER_HIGH(x) ((x) & (~BITS_TSF_TIMER_HIGH)) +#define BIT_GET_TSF_TIMER_HIGH(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_HIGH) & BIT_MASK_TSF_TIMER_HIGH) +#define BIT_SET_TSF_TIMER_HIGH(x, v) \ + (BIT_CLEAR_TSF_TIMER_HIGH(x) | BIT_TSF_TIMER_HIGH(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TSF_SYN_OFFSET2 (Offset 0x1528) */ + +#define BIT_SHIFT_TSF_SYNC_INTERVAL_CLI3 16 +#define BIT_MASK_TSF_SYNC_INTERVAL_CLI3 0xffff +#define BIT_TSF_SYNC_INTERVAL_CLI3(x) \ + (((x) & BIT_MASK_TSF_SYNC_INTERVAL_CLI3) \ + << BIT_SHIFT_TSF_SYNC_INTERVAL_CLI3) +#define BITS_TSF_SYNC_INTERVAL_CLI3 \ + (BIT_MASK_TSF_SYNC_INTERVAL_CLI3 << BIT_SHIFT_TSF_SYNC_INTERVAL_CLI3) +#define BIT_CLEAR_TSF_SYNC_INTERVAL_CLI3(x) \ + ((x) & (~BITS_TSF_SYNC_INTERVAL_CLI3)) +#define BIT_GET_TSF_SYNC_INTERVAL_CLI3(x) \ + (((x) >> BIT_SHIFT_TSF_SYNC_INTERVAL_CLI3) & \ + BIT_MASK_TSF_SYNC_INTERVAL_CLI3) +#define BIT_SET_TSF_SYNC_INTERVAL_CLI3(x, v) \ + (BIT_CLEAR_TSF_SYNC_INTERVAL_CLI3(x) | BIT_TSF_SYNC_INTERVAL_CLI3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_ADJ_VLAUE_2 (Offset 0x1528) */ + +#define BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL 16 +#define BIT_MASK_R_CLI3_TSFT_ADJ_VAL 0xffff +#define BIT_R_CLI3_TSFT_ADJ_VAL(x) \ + (((x) & BIT_MASK_R_CLI3_TSFT_ADJ_VAL) << BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL) +#define BITS_R_CLI3_TSFT_ADJ_VAL \ + (BIT_MASK_R_CLI3_TSFT_ADJ_VAL << BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL) +#define BIT_CLEAR_R_CLI3_TSFT_ADJ_VAL(x) ((x) & (~BITS_R_CLI3_TSFT_ADJ_VAL)) +#define BIT_GET_R_CLI3_TSFT_ADJ_VAL(x) \ + (((x) >> BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL) & BIT_MASK_R_CLI3_TSFT_ADJ_VAL) +#define BIT_SET_R_CLI3_TSFT_ADJ_VAL(x, v) \ + (BIT_CLEAR_R_CLI3_TSFT_ADJ_VAL(x) | BIT_R_CLI3_TSFT_ADJ_VAL(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_TSF_SYN_OFFSET2 (Offset 0x1528) */ + +#define BIT_WMAC_20MHZBW BIT(2) + +#define BIT_SHIFT_TSF_SYNC_INTERVAL_CLI2 0 +#define BIT_MASK_TSF_SYNC_INTERVAL_CLI2 0xffff +#define BIT_TSF_SYNC_INTERVAL_CLI2(x) \ + (((x) & BIT_MASK_TSF_SYNC_INTERVAL_CLI2) \ + << BIT_SHIFT_TSF_SYNC_INTERVAL_CLI2) +#define BITS_TSF_SYNC_INTERVAL_CLI2 \ + (BIT_MASK_TSF_SYNC_INTERVAL_CLI2 << BIT_SHIFT_TSF_SYNC_INTERVAL_CLI2) +#define BIT_CLEAR_TSF_SYNC_INTERVAL_CLI2(x) \ + ((x) & (~BITS_TSF_SYNC_INTERVAL_CLI2)) +#define BIT_GET_TSF_SYNC_INTERVAL_CLI2(x) \ + (((x) >> BIT_SHIFT_TSF_SYNC_INTERVAL_CLI2) & \ + BIT_MASK_TSF_SYNC_INTERVAL_CLI2) +#define BIT_SET_TSF_SYNC_INTERVAL_CLI2(x, v) \ + (BIT_CLEAR_TSF_SYNC_INTERVAL_CLI2(x) | BIT_TSF_SYNC_INTERVAL_CLI2(v)) + +#define BIT_WMAC_M11J BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TSF_ADJ_VLAUE_2 (Offset 0x1528) */ + +#define BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL 0 +#define BIT_MASK_R_CLI2_TSFT_ADJ_VAL 0xffff +#define BIT_R_CLI2_TSFT_ADJ_VAL(x) \ + (((x) & BIT_MASK_R_CLI2_TSFT_ADJ_VAL) << BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL) +#define BITS_R_CLI2_TSFT_ADJ_VAL \ + (BIT_MASK_R_CLI2_TSFT_ADJ_VAL << BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL) +#define BIT_CLEAR_R_CLI2_TSFT_ADJ_VAL(x) ((x) & (~BITS_R_CLI2_TSFT_ADJ_VAL)) +#define BIT_GET_R_CLI2_TSFT_ADJ_VAL(x) \ + (((x) >> BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL) & BIT_MASK_R_CLI2_TSFT_ADJ_VAL) +#define BIT_SET_R_CLI2_TSFT_ADJ_VAL(x, v) \ + (BIT_CLEAR_R_CLI2_TSFT_ADJ_VAL(x) | BIT_R_CLI2_TSFT_ADJ_VAL(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_BCN_ERR_CNT_MAC (Offset 0x1528) */ + +#define BIT_SHIFT_BCN_ERR_CNT_MAC 0 +#define BIT_MASK_BCN_ERR_CNT_MAC 0xff +#define BIT_BCN_ERR_CNT_MAC(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_MAC) << BIT_SHIFT_BCN_ERR_CNT_MAC) +#define BITS_BCN_ERR_CNT_MAC \ + (BIT_MASK_BCN_ERR_CNT_MAC << BIT_SHIFT_BCN_ERR_CNT_MAC) +#define BIT_CLEAR_BCN_ERR_CNT_MAC(x) ((x) & (~BITS_BCN_ERR_CNT_MAC)) +#define BIT_GET_BCN_ERR_CNT_MAC(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_MAC) & BIT_MASK_BCN_ERR_CNT_MAC) +#define BIT_SET_BCN_ERR_CNT_MAC(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_MAC(x) | BIT_BCN_ERR_CNT_MAC(v)) + +/* 2 REG_BCN_ERR_CNT_EDCCA (Offset 0x1529) */ + +#define BIT_SHIFT_BCN_ERR_CNT_EDCCA 0 +#define BIT_MASK_BCN_ERR_CNT_EDCCA 0xff +#define BIT_BCN_ERR_CNT_EDCCA(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_EDCCA) << BIT_SHIFT_BCN_ERR_CNT_EDCCA) +#define BITS_BCN_ERR_CNT_EDCCA \ + (BIT_MASK_BCN_ERR_CNT_EDCCA << BIT_SHIFT_BCN_ERR_CNT_EDCCA) +#define BIT_CLEAR_BCN_ERR_CNT_EDCCA(x) ((x) & (~BITS_BCN_ERR_CNT_EDCCA)) +#define BIT_GET_BCN_ERR_CNT_EDCCA(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_EDCCA) & BIT_MASK_BCN_ERR_CNT_EDCCA) +#define BIT_SET_BCN_ERR_CNT_EDCCA(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_EDCCA(x) | BIT_BCN_ERR_CNT_EDCCA(v)) + +/* 2 REG_BCN_ERR_CNT_CCA (Offset 0x152A) */ + +#define BIT_SHIFT_BCN_ERR_CNT_CCA 0 +#define BIT_MASK_BCN_ERR_CNT_CCA 0xff +#define BIT_BCN_ERR_CNT_CCA(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_CCA) << BIT_SHIFT_BCN_ERR_CNT_CCA) +#define BITS_BCN_ERR_CNT_CCA \ + (BIT_MASK_BCN_ERR_CNT_CCA << BIT_SHIFT_BCN_ERR_CNT_CCA) +#define BIT_CLEAR_BCN_ERR_CNT_CCA(x) ((x) & (~BITS_BCN_ERR_CNT_CCA)) +#define BIT_GET_BCN_ERR_CNT_CCA(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_CCA) & BIT_MASK_BCN_ERR_CNT_CCA) +#define BIT_SET_BCN_ERR_CNT_CCA(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_CCA(x) | BIT_BCN_ERR_CNT_CCA(v)) + +/* 2 REG_BCN_ERR_CNT_INVALID (Offset 0x152B) */ + +#define BIT_SHIFT_BCN_ERR_CNT_INVALID 0 +#define BIT_MASK_BCN_ERR_CNT_INVALID 0xff +#define BIT_BCN_ERR_CNT_INVALID(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_INVALID) << BIT_SHIFT_BCN_ERR_CNT_INVALID) +#define BITS_BCN_ERR_CNT_INVALID \ + (BIT_MASK_BCN_ERR_CNT_INVALID << BIT_SHIFT_BCN_ERR_CNT_INVALID) +#define BIT_CLEAR_BCN_ERR_CNT_INVALID(x) ((x) & (~BITS_BCN_ERR_CNT_INVALID)) +#define BIT_GET_BCN_ERR_CNT_INVALID(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_INVALID) & BIT_MASK_BCN_ERR_CNT_INVALID) +#define BIT_SET_BCN_ERR_CNT_INVALID(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_INVALID(x) | BIT_BCN_ERR_CNT_INVALID(v)) + +/* 2 REG_BCN_ERR_CNT_OTHERS (Offset 0x152C) */ + +#define BIT_SHIFT_BCN_ERR_CNT_OTHERS 0 +#define BIT_MASK_BCN_ERR_CNT_OTHERS 0xff +#define BIT_BCN_ERR_CNT_OTHERS(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_OTHERS) << BIT_SHIFT_BCN_ERR_CNT_OTHERS) +#define BITS_BCN_ERR_CNT_OTHERS \ + (BIT_MASK_BCN_ERR_CNT_OTHERS << BIT_SHIFT_BCN_ERR_CNT_OTHERS) +#define BIT_CLEAR_BCN_ERR_CNT_OTHERS(x) ((x) & (~BITS_BCN_ERR_CNT_OTHERS)) +#define BIT_GET_BCN_ERR_CNT_OTHERS(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_OTHERS) & BIT_MASK_BCN_ERR_CNT_OTHERS) +#define BIT_SET_BCN_ERR_CNT_OTHERS(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_OTHERS(x) | BIT_BCN_ERR_CNT_OTHERS(v)) + +/* 2 REG_RX_BCN_TIMER (Offset 0x152D) */ + +#define BIT_SHIFT_RX_BCN_TIMER 0 +#define BIT_MASK_RX_BCN_TIMER 0xffff +#define BIT_RX_BCN_TIMER(x) \ + (((x) & BIT_MASK_RX_BCN_TIMER) << BIT_SHIFT_RX_BCN_TIMER) +#define BITS_RX_BCN_TIMER (BIT_MASK_RX_BCN_TIMER << BIT_SHIFT_RX_BCN_TIMER) +#define BIT_CLEAR_RX_BCN_TIMER(x) ((x) & (~BITS_RX_BCN_TIMER)) +#define BIT_GET_RX_BCN_TIMER(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TIMER) & BIT_MASK_RX_BCN_TIMER) +#define BIT_SET_RX_BCN_TIMER(x, v) \ + (BIT_CLEAR_RX_BCN_TIMER(x) | BIT_RX_BCN_TIMER(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_TSF_SYN_COMPARE_VALUE_L (Offset 0x1530) */ + +#define BIT_SHIFT_TSF_SYN_COMPARE_VALUE_L 0 +#define BIT_MASK_TSF_SYN_COMPARE_VALUE_L 0xffffffffL +#define BIT_TSF_SYN_COMPARE_VALUE_L(x) \ + (((x) & BIT_MASK_TSF_SYN_COMPARE_VALUE_L) \ + << BIT_SHIFT_TSF_SYN_COMPARE_VALUE_L) +#define BITS_TSF_SYN_COMPARE_VALUE_L \ + (BIT_MASK_TSF_SYN_COMPARE_VALUE_L << BIT_SHIFT_TSF_SYN_COMPARE_VALUE_L) +#define BIT_CLEAR_TSF_SYN_COMPARE_VALUE_L(x) \ + ((x) & (~BITS_TSF_SYN_COMPARE_VALUE_L)) +#define BIT_GET_TSF_SYN_COMPARE_VALUE_L(x) \ + (((x) >> BIT_SHIFT_TSF_SYN_COMPARE_VALUE_L) & \ + BIT_MASK_TSF_SYN_COMPARE_VALUE_L) +#define BIT_SET_TSF_SYN_COMPARE_VALUE_L(x, v) \ + (BIT_CLEAR_TSF_SYN_COMPARE_VALUE_L(x) | BIT_TSF_SYN_COMPARE_VALUE_L(v)) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_TSF_SYN_COMPARE_VALUE (Offset 0x1530) */ + +#define BIT_SHIFT_TSF_SYN_COMPARE_VALUE 0 +#define BIT_MASK_TSF_SYN_COMPARE_VALUE 0xffffffffffffffffL +#define BIT_TSF_SYN_COMPARE_VALUE(x) \ + (((x) & BIT_MASK_TSF_SYN_COMPARE_VALUE) \ + << BIT_SHIFT_TSF_SYN_COMPARE_VALUE) +#define BITS_TSF_SYN_COMPARE_VALUE \ + (BIT_MASK_TSF_SYN_COMPARE_VALUE << BIT_SHIFT_TSF_SYN_COMPARE_VALUE) +#define BIT_CLEAR_TSF_SYN_COMPARE_VALUE(x) ((x) & (~BITS_TSF_SYN_COMPARE_VALUE)) +#define BIT_GET_TSF_SYN_COMPARE_VALUE(x) \ + (((x) >> BIT_SHIFT_TSF_SYN_COMPARE_VALUE) & \ + BIT_MASK_TSF_SYN_COMPARE_VALUE) +#define BIT_SET_TSF_SYN_COMPARE_VALUE(x, v) \ + (BIT_CLEAR_TSF_SYN_COMPARE_VALUE(x) | BIT_TSF_SYN_COMPARE_VALUE(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_TSF_SYN_COMPARE_VALUE_H (Offset 0x1534) */ + +#define BIT_SHIFT_TSF_SYN_COMPARE_VALUE_H 0 +#define BIT_MASK_TSF_SYN_COMPARE_VALUE_H 0xffffffffL +#define BIT_TSF_SYN_COMPARE_VALUE_H(x) \ + (((x) & BIT_MASK_TSF_SYN_COMPARE_VALUE_H) \ + << BIT_SHIFT_TSF_SYN_COMPARE_VALUE_H) +#define BITS_TSF_SYN_COMPARE_VALUE_H \ + (BIT_MASK_TSF_SYN_COMPARE_VALUE_H << BIT_SHIFT_TSF_SYN_COMPARE_VALUE_H) +#define BIT_CLEAR_TSF_SYN_COMPARE_VALUE_H(x) \ + ((x) & (~BITS_TSF_SYN_COMPARE_VALUE_H)) +#define BIT_GET_TSF_SYN_COMPARE_VALUE_H(x) \ + (((x) >> BIT_SHIFT_TSF_SYN_COMPARE_VALUE_H) & \ + BIT_MASK_TSF_SYN_COMPARE_VALUE_H) +#define BIT_SET_TSF_SYN_COMPARE_VALUE_H(x, v) \ + (BIT_CLEAR_TSF_SYN_COMPARE_VALUE_H(x) | BIT_TSF_SYN_COMPARE_VALUE_H(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_SUB_BCN_SPACE (Offset 0x1534) */ + +#define BIT_SHIFT_SUB_BCN_SPACE_V2 0 +#define BIT_MASK_SUB_BCN_SPACE_V2 0xff +#define BIT_SUB_BCN_SPACE_V2(x) \ + (((x) & BIT_MASK_SUB_BCN_SPACE_V2) << BIT_SHIFT_SUB_BCN_SPACE_V2) +#define BITS_SUB_BCN_SPACE_V2 \ + (BIT_MASK_SUB_BCN_SPACE_V2 << BIT_SHIFT_SUB_BCN_SPACE_V2) +#define BIT_CLEAR_SUB_BCN_SPACE_V2(x) ((x) & (~BITS_SUB_BCN_SPACE_V2)) +#define BIT_GET_SUB_BCN_SPACE_V2(x) \ + (((x) >> BIT_SHIFT_SUB_BCN_SPACE_V2) & BIT_MASK_SUB_BCN_SPACE_V2) +#define BIT_SET_SUB_BCN_SPACE_V2(x, v) \ + (BIT_CLEAR_SUB_BCN_SPACE_V2(x) | BIT_SUB_BCN_SPACE_V2(v)) + +/* 2 REG_MBID_NUM_V1 (Offset 0x1535) */ + +#define BIT_SHIFT_BCN_ERR_PORT_SEL 4 +#define BIT_MASK_BCN_ERR_PORT_SEL 0xf +#define BIT_BCN_ERR_PORT_SEL(x) \ + (((x) & BIT_MASK_BCN_ERR_PORT_SEL) << BIT_SHIFT_BCN_ERR_PORT_SEL) +#define BITS_BCN_ERR_PORT_SEL \ + (BIT_MASK_BCN_ERR_PORT_SEL << BIT_SHIFT_BCN_ERR_PORT_SEL) +#define BIT_CLEAR_BCN_ERR_PORT_SEL(x) ((x) & (~BITS_BCN_ERR_PORT_SEL)) +#define BIT_GET_BCN_ERR_PORT_SEL(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_PORT_SEL) & BIT_MASK_BCN_ERR_PORT_SEL) +#define BIT_SET_BCN_ERR_PORT_SEL(x, v) \ + (BIT_CLEAR_BCN_ERR_PORT_SEL(x) | BIT_BCN_ERR_PORT_SEL(v)) + +#define BIT_SHIFT_MBID_BCN_NUM_V1 0 +#define BIT_MASK_MBID_BCN_NUM_V1 0xf +#define BIT_MBID_BCN_NUM_V1(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM_V1) << BIT_SHIFT_MBID_BCN_NUM_V1) +#define BITS_MBID_BCN_NUM_V1 \ + (BIT_MASK_MBID_BCN_NUM_V1 << BIT_SHIFT_MBID_BCN_NUM_V1) +#define BIT_CLEAR_MBID_BCN_NUM_V1(x) ((x) & (~BITS_MBID_BCN_NUM_V1)) +#define BIT_GET_MBID_BCN_NUM_V1(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM_V1) & BIT_MASK_MBID_BCN_NUM_V1) +#define BIT_SET_MBID_BCN_NUM_V1(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM_V1(x) | BIT_MBID_BCN_NUM_V1(v)) + +/* 2 REG_MBSSID_CTRL_V1 (Offset 0x1536) */ + +#define BIT_MBID_BCNQ15_EN BIT(15) +#define BIT_MBID_BCNQ14_EN BIT(14) +#define BIT_MBID_BCNQ13_EN BIT(13) +#define BIT_MBID_BCNQ12_EN BIT(12) +#define BIT_MBID_BCNQ11_EN BIT(11) +#define BIT_MBID_BCNQ10_EN BIT(10) +#define BIT_MBID_BCNQ9_EN BIT(9) +#define BIT_MBID_BCNQ8_EN BIT(8) + +/* 2 REG_BW_CFG (Offset 0x1539) */ + +#define BIT_SLEEP_32K_EN BIT(3) +#define BIT_DIS_MARK_TSF_US_V1 BIT(2) + +/* 2 REG_ATIMWND_CFG (Offset 0x153A) */ + +#define BIT_SHIFT_ATIMWND_V1 0 +#define BIT_MASK_ATIMWND_V1 0xff +#define BIT_ATIMWND_V1(x) (((x) & BIT_MASK_ATIMWND_V1) << BIT_SHIFT_ATIMWND_V1) +#define BITS_ATIMWND_V1 (BIT_MASK_ATIMWND_V1 << BIT_SHIFT_ATIMWND_V1) +#define BIT_CLEAR_ATIMWND_V1(x) ((x) & (~BITS_ATIMWND_V1)) +#define BIT_GET_ATIMWND_V1(x) \ + (((x) >> BIT_SHIFT_ATIMWND_V1) & BIT_MASK_ATIMWND_V1) +#define BIT_SET_ATIMWND_V1(x, v) (BIT_CLEAR_ATIMWND_V1(x) | BIT_ATIMWND_V1(v)) + +/* 2 REG_DTIM_COUNTER_CFG (Offset 0x153B) */ + +#define BIT_SHIFT_DTIM_COUNT 0 +#define BIT_MASK_DTIM_COUNT 0xff +#define BIT_DTIM_COUNT(x) (((x) & BIT_MASK_DTIM_COUNT) << BIT_SHIFT_DTIM_COUNT) +#define BITS_DTIM_COUNT (BIT_MASK_DTIM_COUNT << BIT_SHIFT_DTIM_COUNT) +#define BIT_CLEAR_DTIM_COUNT(x) ((x) & (~BITS_DTIM_COUNT)) +#define BIT_GET_DTIM_COUNT(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT) & BIT_MASK_DTIM_COUNT) +#define BIT_SET_DTIM_COUNT(x, v) (BIT_CLEAR_DTIM_COUNT(x) | BIT_DTIM_COUNT(v)) + +/* 2 REG_ATIM_DTIM_CTRL_SEL (Offset 0x153C) */ + +#define BIT_DTIM_BYPASS_V1 BIT(7) + +#define BIT_SHIFT_ATIM_DTIM_SEL 0 +#define BIT_MASK_ATIM_DTIM_SEL 0x1f +#define BIT_ATIM_DTIM_SEL(x) \ + (((x) & BIT_MASK_ATIM_DTIM_SEL) << BIT_SHIFT_ATIM_DTIM_SEL) +#define BITS_ATIM_DTIM_SEL (BIT_MASK_ATIM_DTIM_SEL << BIT_SHIFT_ATIM_DTIM_SEL) +#define BIT_CLEAR_ATIM_DTIM_SEL(x) ((x) & (~BITS_ATIM_DTIM_SEL)) +#define BIT_GET_ATIM_DTIM_SEL(x) \ + (((x) >> BIT_SHIFT_ATIM_DTIM_SEL) & BIT_MASK_ATIM_DTIM_SEL) +#define BIT_SET_ATIM_DTIM_SEL(x, v) \ + (BIT_CLEAR_ATIM_DTIM_SEL(x) | BIT_ATIM_DTIM_SEL(v)) + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +/* 2 REG_ATIMUGT_V1 (Offset 0x153D) */ + +#define BIT_SHIFT_ATIM_URGENT 0 +#define BIT_MASK_ATIM_URGENT 0xff +#define BIT_ATIM_URGENT(x) \ + (((x) & BIT_MASK_ATIM_URGENT) << BIT_SHIFT_ATIM_URGENT) +#define BITS_ATIM_URGENT (BIT_MASK_ATIM_URGENT << BIT_SHIFT_ATIM_URGENT) +#define BIT_CLEAR_ATIM_URGENT(x) ((x) & (~BITS_ATIM_URGENT)) +#define BIT_GET_ATIM_URGENT(x) \ + (((x) >> BIT_SHIFT_ATIM_URGENT) & BIT_MASK_ATIM_URGENT) +#define BIT_SET_ATIM_URGENT(x, v) \ + (BIT_CLEAR_ATIM_URGENT(x) | BIT_ATIM_URGENT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DIS_ATIM_V1 (Offset 0x1540) */ + +#define BIT_DIS_ATIM_P4 BIT(19) +#define BIT_DIS_ATIM_P3 BIT(18) +#define BIT_DIS_ATIM_P2 BIT(17) +#define BIT_DIS_ATIM_P1 BIT(16) +#define BIT_DIS_ATIM_VAP15 BIT(15) +#define BIT_DIS_ATIM_VAP14 BIT(14) +#define BIT_DIS_ATIM_VAP13 BIT(13) +#define BIT_DIS_ATIM_VAP12 BIT(12) +#define BIT_DIS_ATIM_VAP11 BIT(11) +#define BIT_DIS_ATIM_VAP10 BIT(10) +#define BIT_DIS_ATIM_VAP9 BIT(9) +#define BIT_DIS_ATIM_VAP8 BIT(8) +#define BIT_DIS_ATIM_ROOT_P0 BIT(0) + +/* 2 REG_HIQ_NO_LMT_EN_V1 (Offset 0x1544) */ + +#define BIT_HIQ_NO_LMT_EN_P4 BIT(19) +#define BIT_HIQ_NO_LMT_EN_P3 BIT(18) +#define BIT_HIQ_NO_LMT_EN_P2 BIT(17) +#define BIT_HIQ_NO_LMT_EN_P1 BIT(16) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_HIQ_NO_LMT_EN_V1 (Offset 0x1544) */ + +#define BIT_HIQ_NO_LMT_EN_VAP15 BIT(15) +#define BIT_HIQ_NO_LMT_EN_VAP14 BIT(14) +#define BIT_HIQ_NO_LMT_EN_VAP13 BIT(13) +#define BIT_HIQ_NO_LMT_EN_VAP12 BIT(12) +#define BIT_HIQ_NO_LMT_EN_VAP11 BIT(11) +#define BIT_HIQ_NO_LMT_EN_VAP10 BIT(10) +#define BIT_HIQ_NO_LMT_EN_VAP9 BIT(9) +#define BIT_HIQ_NO_LMT_EN_VAP8 BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_HIQ_NO_LMT_EN_V1 (Offset 0x1544) */ + +#define BIT_HIQ_NO_LMT_EN_ROOT_P0 BIT(0) + +/* 2 REG_P2PPS_CTRL_V1 (Offset 0x1548) */ + +#define BIT_P2P_PWR_RST1_V2 BIT(15) +#define BIT_P2P_PWR_RST0_V2 BIT(14) +#define BIT_EN_TSFBIT32_RST_P2P_V1 BIT(13) + +#define BIT_SHIFT_NOA_UNIT0_SEL_V1 8 +#define BIT_MASK_NOA_UNIT0_SEL_V1 0x7 +#define BIT_NOA_UNIT0_SEL_V1(x) \ + (((x) & BIT_MASK_NOA_UNIT0_SEL_V1) << BIT_SHIFT_NOA_UNIT0_SEL_V1) +#define BITS_NOA_UNIT0_SEL_V1 \ + (BIT_MASK_NOA_UNIT0_SEL_V1 << BIT_SHIFT_NOA_UNIT0_SEL_V1) +#define BIT_CLEAR_NOA_UNIT0_SEL_V1(x) ((x) & (~BITS_NOA_UNIT0_SEL_V1)) +#define BIT_GET_NOA_UNIT0_SEL_V1(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_V1) & BIT_MASK_NOA_UNIT0_SEL_V1) +#define BIT_SET_NOA_UNIT0_SEL_V1(x, v) \ + (BIT_CLEAR_NOA_UNIT0_SEL_V1(x) | BIT_NOA_UNIT0_SEL_V1(v)) + +#define BIT_P2P_CTW_ALLSTASLEEP_V1 BIT(7) +#define BIT_P2P_OFF_DISTX_EN_V1 BIT(6) +#define BIT_PWR_MGT_EN_V1 BIT(5) +#define BIT_P2P_NOA1_EN_V1 BIT(2) +#define BIT_P2P_NOA0_EN_V1 BIT(1) + +/* 2 REG_P2PPS1_CTRL_V1 (Offset 0x154C) */ + +#define BIT_P2P1_PWR_RST1_V2 BIT(15) +#define BIT_P2P1_PWR_RST0_V2 BIT(14) +#define BIT_EN_TSFBIT32_RST_P2P1_V1 BIT(13) + +#define BIT_SHIFT_NOA_UNIT1_SEL_V1 8 +#define BIT_MASK_NOA_UNIT1_SEL_V1 0x7 +#define BIT_NOA_UNIT1_SEL_V1(x) \ + (((x) & BIT_MASK_NOA_UNIT1_SEL_V1) << BIT_SHIFT_NOA_UNIT1_SEL_V1) +#define BITS_NOA_UNIT1_SEL_V1 \ + (BIT_MASK_NOA_UNIT1_SEL_V1 << BIT_SHIFT_NOA_UNIT1_SEL_V1) +#define BIT_CLEAR_NOA_UNIT1_SEL_V1(x) ((x) & (~BITS_NOA_UNIT1_SEL_V1)) +#define BIT_GET_NOA_UNIT1_SEL_V1(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_V1) & BIT_MASK_NOA_UNIT1_SEL_V1) +#define BIT_SET_NOA_UNIT1_SEL_V1(x, v) \ + (BIT_CLEAR_NOA_UNIT1_SEL_V1(x) | BIT_NOA_UNIT1_SEL_V1(v)) + +#define BIT_P2P1_CTW_ALLSTASLEEP_V1 BIT(7) +#define BIT_P2P1_PWR_MGT_EN_V1 BIT(5) +#define BIT_P2P1_NOA1_EN_V1 BIT(2) +#define BIT_P2P1_NOA0_EN_V1 BIT(1) + +/* 2 REG_P2PPS1_SPEC_STATE_V1 (Offset 0x154E) */ + +#define BIT_P2P1_SPEC_POWER_STATEP BIT(7) +#define BIT_P2P1_SPEC_BEACON_AREA_ON BIT(5) + +/* 2 REG_P2PPS2_CTRL_V1 (Offset 0x1550) */ + +#define BIT_P2P2_PWR_RST1_V2 BIT(15) +#define BIT_P2P2_PWR_RST0_V2 BIT(14) +#define BIT_EN_TSFBIT32_RST_P2P2_V1 BIT(13) + +#define BIT_SHIFT_NOA_UNIT2_SEL_V1 8 +#define BIT_MASK_NOA_UNIT2_SEL_V1 0x7 +#define BIT_NOA_UNIT2_SEL_V1(x) \ + (((x) & BIT_MASK_NOA_UNIT2_SEL_V1) << BIT_SHIFT_NOA_UNIT2_SEL_V1) +#define BITS_NOA_UNIT2_SEL_V1 \ + (BIT_MASK_NOA_UNIT2_SEL_V1 << BIT_SHIFT_NOA_UNIT2_SEL_V1) +#define BIT_CLEAR_NOA_UNIT2_SEL_V1(x) ((x) & (~BITS_NOA_UNIT2_SEL_V1)) +#define BIT_GET_NOA_UNIT2_SEL_V1(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_V1) & BIT_MASK_NOA_UNIT2_SEL_V1) +#define BIT_SET_NOA_UNIT2_SEL_V1(x, v) \ + (BIT_CLEAR_NOA_UNIT2_SEL_V1(x) | BIT_NOA_UNIT2_SEL_V1(v)) + +#define BIT_P2P2_CTW_ALLSTASLEEP_V1 BIT(7) +#define BIT_P2P2_OFF_DISTX_EN_V1 BIT(6) +#define BIT_P2P2_PWR_MGT_EN_V1 BIT(5) +#define BIT_P2P2_NOA1_EN_V1 BIT(2) +#define BIT_P2P2_NOA0_EN_V1 BIT(1) + +/* 2 REG_P2PPS2_SPEC_STATE_V1 (Offset 0x1552) */ + +#define BIT_P2P2_SPEC_POWER_STATEP BIT(7) +#define BIT_P2P2_SPEC_BEACON_AREA_ON BIT(5) + +/* 2 REG_CHG_POWER_BCN_AREA (Offset 0x1556) */ + +#define BIT_CHG_POWER_BCN_AREA BIT(0) + +/* 2 REG_NOA_SEL (Offset 0x1557) */ + +#define BIT_SHIFT_NOA_SEL_V1 0 +#define BIT_MASK_NOA_SEL_V1 0x7 +#define BIT_NOA_SEL_V1(x) (((x) & BIT_MASK_NOA_SEL_V1) << BIT_SHIFT_NOA_SEL_V1) +#define BITS_NOA_SEL_V1 (BIT_MASK_NOA_SEL_V1 << BIT_SHIFT_NOA_SEL_V1) +#define BIT_CLEAR_NOA_SEL_V1(x) ((x) & (~BITS_NOA_SEL_V1)) +#define BIT_GET_NOA_SEL_V1(x) \ + (((x) >> BIT_SHIFT_NOA_SEL_V1) & BIT_MASK_NOA_SEL_V1) +#define BIT_SET_NOA_SEL_V1(x, v) (BIT_CLEAR_NOA_SEL_V1(x) | BIT_NOA_SEL_V1(v)) + +/* 2 REG_NOA_PARAM_3_V1 (Offset 0x1564) */ + +#define BIT_SHIFT_NOA_COUNT_V2 0 +#define BIT_MASK_NOA_COUNT_V2 0xffffffffL +#define BIT_NOA_COUNT_V2(x) \ + (((x) & BIT_MASK_NOA_COUNT_V2) << BIT_SHIFT_NOA_COUNT_V2) +#define BITS_NOA_COUNT_V2 (BIT_MASK_NOA_COUNT_V2 << BIT_SHIFT_NOA_COUNT_V2) +#define BIT_CLEAR_NOA_COUNT_V2(x) ((x) & (~BITS_NOA_COUNT_V2)) +#define BIT_GET_NOA_COUNT_V2(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_V2) & BIT_MASK_NOA_COUNT_V2) +#define BIT_SET_NOA_COUNT_V2(x, v) \ + (BIT_CLEAR_NOA_COUNT_V2(x) | BIT_NOA_COUNT_V2(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_P2PPS_HW_AUTO_PAUSE_CTRL (Offset 0x156C) */ + +#define BIT_P2PPS_NOA_STOP_TX_HANG BIT(31) +#define BIT_P2PPS_MACID_PAUSE_EN BIT(11) +#define BIT_P2PPS__MGQ_PAUSE BIT(10) +#define BIT_P2PPS__HIQ_PAUSE BIT(9) +#define BIT_P2PPS__BCNQ_PAUSE BIT(8) + +#define BIT_SHIFT_P2PPS_MACID_PAUSE 0 +#define BIT_MASK_P2PPS_MACID_PAUSE 0xff +#define BIT_P2PPS_MACID_PAUSE(x) \ + (((x) & BIT_MASK_P2PPS_MACID_PAUSE) << BIT_SHIFT_P2PPS_MACID_PAUSE) +#define BITS_P2PPS_MACID_PAUSE \ + (BIT_MASK_P2PPS_MACID_PAUSE << BIT_SHIFT_P2PPS_MACID_PAUSE) +#define BIT_CLEAR_P2PPS_MACID_PAUSE(x) ((x) & (~BITS_P2PPS_MACID_PAUSE)) +#define BIT_GET_P2PPS_MACID_PAUSE(x) \ + (((x) >> BIT_SHIFT_P2PPS_MACID_PAUSE) & BIT_MASK_P2PPS_MACID_PAUSE) +#define BIT_SET_P2PPS_MACID_PAUSE(x, v) \ + (BIT_CLEAR_P2PPS_MACID_PAUSE(x) | BIT_P2PPS_MACID_PAUSE(v)) + +/* 2 REG_P2PPS1_HW_AUTO_PAUSE_CTRL (Offset 0x1570) */ + +#define BIT_P2PPS1_NOA_STOP_TX_HANG BIT(31) +#define BIT_P2PPS1_MACID_PAUSE_EN BIT(11) +#define BIT_P2PPS1__MGQ_PAUSE BIT(10) +#define BIT_P2PPS1__HIQ_PAUSE BIT(9) +#define BIT_P2PPS1__BCNQ_PAUSE BIT(8) + +#define BIT_SHIFT_P2PPS1_MACID_PAUSE 0 +#define BIT_MASK_P2PPS1_MACID_PAUSE 0xff +#define BIT_P2PPS1_MACID_PAUSE(x) \ + (((x) & BIT_MASK_P2PPS1_MACID_PAUSE) << BIT_SHIFT_P2PPS1_MACID_PAUSE) +#define BITS_P2PPS1_MACID_PAUSE \ + (BIT_MASK_P2PPS1_MACID_PAUSE << BIT_SHIFT_P2PPS1_MACID_PAUSE) +#define BIT_CLEAR_P2PPS1_MACID_PAUSE(x) ((x) & (~BITS_P2PPS1_MACID_PAUSE)) +#define BIT_GET_P2PPS1_MACID_PAUSE(x) \ + (((x) >> BIT_SHIFT_P2PPS1_MACID_PAUSE) & BIT_MASK_P2PPS1_MACID_PAUSE) +#define BIT_SET_P2PPS1_MACID_PAUSE(x, v) \ + (BIT_CLEAR_P2PPS1_MACID_PAUSE(x) | BIT_P2PPS1_MACID_PAUSE(v)) + +/* 2 REG_P2PPS2_HW_AUTO_PAUSE_CTRL (Offset 0x1574) */ + +#define BIT_P2PPS2_NOA_STOP_TX_HANG BIT(31) +#define BIT_P2PPS2_MACID_PAUSE_EN BIT(11) +#define BIT_P2PPS2__MGQ_PAUSE BIT(10) +#define BIT_P2PPS2__HIQ_PAUSE BIT(9) +#define BIT_P2PPS2__BCNQ_PAUSE BIT(8) + +#define BIT_SHIFT_P2PPS2_MACID_PAUSE 0 +#define BIT_MASK_P2PPS2_MACID_PAUSE 0xff +#define BIT_P2PPS2_MACID_PAUSE(x) \ + (((x) & BIT_MASK_P2PPS2_MACID_PAUSE) << BIT_SHIFT_P2PPS2_MACID_PAUSE) +#define BITS_P2PPS2_MACID_PAUSE \ + (BIT_MASK_P2PPS2_MACID_PAUSE << BIT_SHIFT_P2PPS2_MACID_PAUSE) +#define BIT_CLEAR_P2PPS2_MACID_PAUSE(x) ((x) & (~BITS_P2PPS2_MACID_PAUSE)) +#define BIT_GET_P2PPS2_MACID_PAUSE(x) \ + (((x) >> BIT_SHIFT_P2PPS2_MACID_PAUSE) & BIT_MASK_P2PPS2_MACID_PAUSE) +#define BIT_SET_P2PPS2_MACID_PAUSE(x, v) \ + (BIT_CLEAR_P2PPS2_MACID_PAUSE(x) | BIT_P2PPS2_MACID_PAUSE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_RX_TBTT_SHIFT (Offset 0x1578) */ + +#define BIT_SHIFT_RX_TBTT_SHIFT_SEL 24 +#define BIT_MASK_RX_TBTT_SHIFT_SEL 0x7 +#define BIT_RX_TBTT_SHIFT_SEL(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_SEL) << BIT_SHIFT_RX_TBTT_SHIFT_SEL) +#define BITS_RX_TBTT_SHIFT_SEL \ + (BIT_MASK_RX_TBTT_SHIFT_SEL << BIT_SHIFT_RX_TBTT_SHIFT_SEL) +#define BIT_CLEAR_RX_TBTT_SHIFT_SEL(x) ((x) & (~BITS_RX_TBTT_SHIFT_SEL)) +#define BIT_GET_RX_TBTT_SHIFT_SEL(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_SEL) & BIT_MASK_RX_TBTT_SHIFT_SEL) +#define BIT_SET_RX_TBTT_SHIFT_SEL(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_SEL(x) | BIT_RX_TBTT_SHIFT_SEL(v)) + +#define BIT_RX_TBTT_SHIFT_RW_FLAG BIT(15) + +#define BIT_SHIFT_RX_TBTT_SHIFT_OFFSET 0 +#define BIT_MASK_RX_TBTT_SHIFT_OFFSET 0xfff +#define BIT_RX_TBTT_SHIFT_OFFSET(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_OFFSET) \ + << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET) +#define BITS_RX_TBTT_SHIFT_OFFSET \ + (BIT_MASK_RX_TBTT_SHIFT_OFFSET << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET) +#define BIT_CLEAR_RX_TBTT_SHIFT_OFFSET(x) ((x) & (~BITS_RX_TBTT_SHIFT_OFFSET)) +#define BIT_GET_RX_TBTT_SHIFT_OFFSET(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_OFFSET) & \ + BIT_MASK_RX_TBTT_SHIFT_OFFSET) +#define BIT_SET_RX_TBTT_SHIFT_OFFSET(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_OFFSET(x) | BIT_RX_TBTT_SHIFT_OFFSET(v)) + +/* 2 REG_FREERUN_CNT_LOW (Offset 0x1580) */ + +#define BIT_SHIFT_FREERUN_CNT_LOW 0 +#define BIT_MASK_FREERUN_CNT_LOW 0xffffffffL +#define BIT_FREERUN_CNT_LOW(x) \ + (((x) & BIT_MASK_FREERUN_CNT_LOW) << BIT_SHIFT_FREERUN_CNT_LOW) +#define BITS_FREERUN_CNT_LOW \ + (BIT_MASK_FREERUN_CNT_LOW << BIT_SHIFT_FREERUN_CNT_LOW) +#define BIT_CLEAR_FREERUN_CNT_LOW(x) ((x) & (~BITS_FREERUN_CNT_LOW)) +#define BIT_GET_FREERUN_CNT_LOW(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_LOW) & BIT_MASK_FREERUN_CNT_LOW) +#define BIT_SET_FREERUN_CNT_LOW(x, v) \ + (BIT_CLEAR_FREERUN_CNT_LOW(x) | BIT_FREERUN_CNT_LOW(v)) + +/* 2 REG_FREERUN_CNT_HIGH (Offset 0x1584) */ + +#define BIT_SHIFT_FREERUN_CNT_HIGH 0 +#define BIT_MASK_FREERUN_CNT_HIGH 0xffffffffL +#define BIT_FREERUN_CNT_HIGH(x) \ + (((x) & BIT_MASK_FREERUN_CNT_HIGH) << BIT_SHIFT_FREERUN_CNT_HIGH) +#define BITS_FREERUN_CNT_HIGH \ + (BIT_MASK_FREERUN_CNT_HIGH << BIT_SHIFT_FREERUN_CNT_HIGH) +#define BIT_CLEAR_FREERUN_CNT_HIGH(x) ((x) & (~BITS_FREERUN_CNT_HIGH)) +#define BIT_GET_FREERUN_CNT_HIGH(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_HIGH) & BIT_MASK_FREERUN_CNT_HIGH) +#define BIT_SET_FREERUN_CNT_HIGH(x, v) \ + (BIT_CLEAR_FREERUN_CNT_HIGH(x) | BIT_FREERUN_CNT_HIGH(v)) + +/* 2 REG_PS_TIMER_0 (Offset 0x158C) */ + +#define BIT_SHIFT_PS_TIMER_0 0 +#define BIT_MASK_PS_TIMER_0 0xffffffffL +#define BIT_PS_TIMER_0(x) (((x) & BIT_MASK_PS_TIMER_0) << BIT_SHIFT_PS_TIMER_0) +#define BITS_PS_TIMER_0 (BIT_MASK_PS_TIMER_0 << BIT_SHIFT_PS_TIMER_0) +#define BIT_CLEAR_PS_TIMER_0(x) ((x) & (~BITS_PS_TIMER_0)) +#define BIT_GET_PS_TIMER_0(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_0) & BIT_MASK_PS_TIMER_0) +#define BIT_SET_PS_TIMER_0(x, v) (BIT_CLEAR_PS_TIMER_0(x) | BIT_PS_TIMER_0(v)) + +/* 2 REG_PS_TIMER_1 (Offset 0x1590) */ + +#define BIT_SHIFT_PS_TIMER_1 0 +#define BIT_MASK_PS_TIMER_1 0xffffffffL +#define BIT_PS_TIMER_1(x) (((x) & BIT_MASK_PS_TIMER_1) << BIT_SHIFT_PS_TIMER_1) +#define BITS_PS_TIMER_1 (BIT_MASK_PS_TIMER_1 << BIT_SHIFT_PS_TIMER_1) +#define BIT_CLEAR_PS_TIMER_1(x) ((x) & (~BITS_PS_TIMER_1)) +#define BIT_GET_PS_TIMER_1(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_1) & BIT_MASK_PS_TIMER_1) +#define BIT_SET_PS_TIMER_1(x, v) (BIT_CLEAR_PS_TIMER_1(x) | BIT_PS_TIMER_1(v)) + +/* 2 REG_PS_TIMER_2 (Offset 0x1594) */ + +#define BIT_SHIFT_PS_TIMER_2 0 +#define BIT_MASK_PS_TIMER_2 0xffffffffL +#define BIT_PS_TIMER_2(x) (((x) & BIT_MASK_PS_TIMER_2) << BIT_SHIFT_PS_TIMER_2) +#define BITS_PS_TIMER_2 (BIT_MASK_PS_TIMER_2 << BIT_SHIFT_PS_TIMER_2) +#define BIT_CLEAR_PS_TIMER_2(x) ((x) & (~BITS_PS_TIMER_2)) +#define BIT_GET_PS_TIMER_2(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_2) & BIT_MASK_PS_TIMER_2) +#define BIT_SET_PS_TIMER_2(x, v) (BIT_CLEAR_PS_TIMER_2(x) | BIT_PS_TIMER_2(v)) + +/* 2 REG_PS_TIMER_3 (Offset 0x1598) */ + +#define BIT_SHIFT_PS_TIMER_3 0 +#define BIT_MASK_PS_TIMER_3 0xffffffffL +#define BIT_PS_TIMER_3(x) (((x) & BIT_MASK_PS_TIMER_3) << BIT_SHIFT_PS_TIMER_3) +#define BITS_PS_TIMER_3 (BIT_MASK_PS_TIMER_3 << BIT_SHIFT_PS_TIMER_3) +#define BIT_CLEAR_PS_TIMER_3(x) ((x) & (~BITS_PS_TIMER_3)) +#define BIT_GET_PS_TIMER_3(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_3) & BIT_MASK_PS_TIMER_3) +#define BIT_SET_PS_TIMER_3(x, v) (BIT_CLEAR_PS_TIMER_3(x) | BIT_PS_TIMER_3(v)) + +/* 2 REG_PS_TIMER_4 (Offset 0x159C) */ + +#define BIT_SHIFT_PS_TIMER_4 0 +#define BIT_MASK_PS_TIMER_4 0xffffffffL +#define BIT_PS_TIMER_4(x) (((x) & BIT_MASK_PS_TIMER_4) << BIT_SHIFT_PS_TIMER_4) +#define BITS_PS_TIMER_4 (BIT_MASK_PS_TIMER_4 << BIT_SHIFT_PS_TIMER_4) +#define BIT_CLEAR_PS_TIMER_4(x) ((x) & (~BITS_PS_TIMER_4)) +#define BIT_GET_PS_TIMER_4(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_4) & BIT_MASK_PS_TIMER_4) +#define BIT_SET_PS_TIMER_4(x, v) (BIT_CLEAR_PS_TIMER_4(x) | BIT_PS_TIMER_4(v)) + +/* 2 REG_PS_TIMER_5 (Offset 0x15A0) */ + +#define BIT_SHIFT_PS_TIMER_5 0 +#define BIT_MASK_PS_TIMER_5 0xffffffffL +#define BIT_PS_TIMER_5(x) (((x) & BIT_MASK_PS_TIMER_5) << BIT_SHIFT_PS_TIMER_5) +#define BITS_PS_TIMER_5 (BIT_MASK_PS_TIMER_5 << BIT_SHIFT_PS_TIMER_5) +#define BIT_CLEAR_PS_TIMER_5(x) ((x) & (~BITS_PS_TIMER_5)) +#define BIT_GET_PS_TIMER_5(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_5) & BIT_MASK_PS_TIMER_5) +#define BIT_SET_PS_TIMER_5(x, v) (BIT_CLEAR_PS_TIMER_5(x) | BIT_PS_TIMER_5(v)) + +/* 2 REG_PS_TIMER_01_CTRL (Offset 0x15A4) */ + +#define BIT_SHIFT_PS_TIMER_1_EARLY_TIME 24 +#define BIT_MASK_PS_TIMER_1_EARLY_TIME 0xff +#define BIT_PS_TIMER_1_EARLY_TIME(x) \ + (((x) & BIT_MASK_PS_TIMER_1_EARLY_TIME) \ + << BIT_SHIFT_PS_TIMER_1_EARLY_TIME) +#define BITS_PS_TIMER_1_EARLY_TIME \ + (BIT_MASK_PS_TIMER_1_EARLY_TIME << BIT_SHIFT_PS_TIMER_1_EARLY_TIME) +#define BIT_CLEAR_PS_TIMER_1_EARLY_TIME(x) ((x) & (~BITS_PS_TIMER_1_EARLY_TIME)) +#define BIT_GET_PS_TIMER_1_EARLY_TIME(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_1_EARLY_TIME) & \ + BIT_MASK_PS_TIMER_1_EARLY_TIME) +#define BIT_SET_PS_TIMER_1_EARLY_TIME(x, v) \ + (BIT_CLEAR_PS_TIMER_1_EARLY_TIME(x) | BIT_PS_TIMER_1_EARLY_TIME(v)) + +#define BIT_PS_TIMER_1_EN BIT(23) + +#define BIT_SHIFT_PS_TIMER_1_TSF_SEL 16 +#define BIT_MASK_PS_TIMER_1_TSF_SEL 0x7 +#define BIT_PS_TIMER_1_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_1_TSF_SEL) << BIT_SHIFT_PS_TIMER_1_TSF_SEL) +#define BITS_PS_TIMER_1_TSF_SEL \ + (BIT_MASK_PS_TIMER_1_TSF_SEL << BIT_SHIFT_PS_TIMER_1_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_1_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_1_TSF_SEL)) +#define BIT_GET_PS_TIMER_1_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_1_TSF_SEL) & BIT_MASK_PS_TIMER_1_TSF_SEL) +#define BIT_SET_PS_TIMER_1_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_1_TSF_SEL(x) | BIT_PS_TIMER_1_TSF_SEL(v)) + +#define BIT_SHIFT_PS_TIMER_0_EARLY_TIME 8 +#define BIT_MASK_PS_TIMER_0_EARLY_TIME 0xff +#define BIT_PS_TIMER_0_EARLY_TIME(x) \ + (((x) & BIT_MASK_PS_TIMER_0_EARLY_TIME) \ + << BIT_SHIFT_PS_TIMER_0_EARLY_TIME) +#define BITS_PS_TIMER_0_EARLY_TIME \ + (BIT_MASK_PS_TIMER_0_EARLY_TIME << BIT_SHIFT_PS_TIMER_0_EARLY_TIME) +#define BIT_CLEAR_PS_TIMER_0_EARLY_TIME(x) ((x) & (~BITS_PS_TIMER_0_EARLY_TIME)) +#define BIT_GET_PS_TIMER_0_EARLY_TIME(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_0_EARLY_TIME) & \ + BIT_MASK_PS_TIMER_0_EARLY_TIME) +#define BIT_SET_PS_TIMER_0_EARLY_TIME(x, v) \ + (BIT_CLEAR_PS_TIMER_0_EARLY_TIME(x) | BIT_PS_TIMER_0_EARLY_TIME(v)) + +#define BIT_PS_TIMER_0_EN BIT(7) + +#define BIT_SHIFT_PS_TIMER_0_TSF_SEL 0 +#define BIT_MASK_PS_TIMER_0_TSF_SEL 0x7 +#define BIT_PS_TIMER_0_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_0_TSF_SEL) << BIT_SHIFT_PS_TIMER_0_TSF_SEL) +#define BITS_PS_TIMER_0_TSF_SEL \ + (BIT_MASK_PS_TIMER_0_TSF_SEL << BIT_SHIFT_PS_TIMER_0_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_0_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_0_TSF_SEL)) +#define BIT_GET_PS_TIMER_0_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_0_TSF_SEL) & BIT_MASK_PS_TIMER_0_TSF_SEL) +#define BIT_SET_PS_TIMER_0_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_0_TSF_SEL(x) | BIT_PS_TIMER_0_TSF_SEL(v)) + +/* 2 REG_PS_TIMER_23_CTRL (Offset 0x15A8) */ + +#define BIT_SHIFT_PS_TIMER_3_EARLY_TIME 24 +#define BIT_MASK_PS_TIMER_3_EARLY_TIME 0xff +#define BIT_PS_TIMER_3_EARLY_TIME(x) \ + (((x) & BIT_MASK_PS_TIMER_3_EARLY_TIME) \ + << BIT_SHIFT_PS_TIMER_3_EARLY_TIME) +#define BITS_PS_TIMER_3_EARLY_TIME \ + (BIT_MASK_PS_TIMER_3_EARLY_TIME << BIT_SHIFT_PS_TIMER_3_EARLY_TIME) +#define BIT_CLEAR_PS_TIMER_3_EARLY_TIME(x) ((x) & (~BITS_PS_TIMER_3_EARLY_TIME)) +#define BIT_GET_PS_TIMER_3_EARLY_TIME(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_3_EARLY_TIME) & \ + BIT_MASK_PS_TIMER_3_EARLY_TIME) +#define BIT_SET_PS_TIMER_3_EARLY_TIME(x, v) \ + (BIT_CLEAR_PS_TIMER_3_EARLY_TIME(x) | BIT_PS_TIMER_3_EARLY_TIME(v)) + +#define BIT_PS_TIMER_3_EN BIT(23) + +#define BIT_SHIFT_PS_TIMER_3_TSF_SEL 16 +#define BIT_MASK_PS_TIMER_3_TSF_SEL 0x7 +#define BIT_PS_TIMER_3_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_3_TSF_SEL) << BIT_SHIFT_PS_TIMER_3_TSF_SEL) +#define BITS_PS_TIMER_3_TSF_SEL \ + (BIT_MASK_PS_TIMER_3_TSF_SEL << BIT_SHIFT_PS_TIMER_3_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_3_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_3_TSF_SEL)) +#define BIT_GET_PS_TIMER_3_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_3_TSF_SEL) & BIT_MASK_PS_TIMER_3_TSF_SEL) +#define BIT_SET_PS_TIMER_3_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_3_TSF_SEL(x) | BIT_PS_TIMER_3_TSF_SEL(v)) + +#define BIT_SHIFT_PS_TIMER_2_EARLY_TIME 8 +#define BIT_MASK_PS_TIMER_2_EARLY_TIME 0xff +#define BIT_PS_TIMER_2_EARLY_TIME(x) \ + (((x) & BIT_MASK_PS_TIMER_2_EARLY_TIME) \ + << BIT_SHIFT_PS_TIMER_2_EARLY_TIME) +#define BITS_PS_TIMER_2_EARLY_TIME \ + (BIT_MASK_PS_TIMER_2_EARLY_TIME << BIT_SHIFT_PS_TIMER_2_EARLY_TIME) +#define BIT_CLEAR_PS_TIMER_2_EARLY_TIME(x) ((x) & (~BITS_PS_TIMER_2_EARLY_TIME)) +#define BIT_GET_PS_TIMER_2_EARLY_TIME(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_2_EARLY_TIME) & \ + BIT_MASK_PS_TIMER_2_EARLY_TIME) +#define BIT_SET_PS_TIMER_2_EARLY_TIME(x, v) \ + (BIT_CLEAR_PS_TIMER_2_EARLY_TIME(x) | BIT_PS_TIMER_2_EARLY_TIME(v)) + +#define BIT_PS_TIMER_2_EN BIT(7) + +#define BIT_SHIFT_PS_TIMER_2_TSF_SEL 0 +#define BIT_MASK_PS_TIMER_2_TSF_SEL 0x7 +#define BIT_PS_TIMER_2_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_2_TSF_SEL) << BIT_SHIFT_PS_TIMER_2_TSF_SEL) +#define BITS_PS_TIMER_2_TSF_SEL \ + (BIT_MASK_PS_TIMER_2_TSF_SEL << BIT_SHIFT_PS_TIMER_2_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_2_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_2_TSF_SEL)) +#define BIT_GET_PS_TIMER_2_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_2_TSF_SEL) & BIT_MASK_PS_TIMER_2_TSF_SEL) +#define BIT_SET_PS_TIMER_2_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_2_TSF_SEL(x) | BIT_PS_TIMER_2_TSF_SEL(v)) + +/* 2 REG_PS_TIMER_45_CTRL (Offset 0x15AC) */ + +#define BIT_SHIFT_PS_TIMER_5_EARLY_TIME 24 +#define BIT_MASK_PS_TIMER_5_EARLY_TIME 0xff +#define BIT_PS_TIMER_5_EARLY_TIME(x) \ + (((x) & BIT_MASK_PS_TIMER_5_EARLY_TIME) \ + << BIT_SHIFT_PS_TIMER_5_EARLY_TIME) +#define BITS_PS_TIMER_5_EARLY_TIME \ + (BIT_MASK_PS_TIMER_5_EARLY_TIME << BIT_SHIFT_PS_TIMER_5_EARLY_TIME) +#define BIT_CLEAR_PS_TIMER_5_EARLY_TIME(x) ((x) & (~BITS_PS_TIMER_5_EARLY_TIME)) +#define BIT_GET_PS_TIMER_5_EARLY_TIME(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_5_EARLY_TIME) & \ + BIT_MASK_PS_TIMER_5_EARLY_TIME) +#define BIT_SET_PS_TIMER_5_EARLY_TIME(x, v) \ + (BIT_CLEAR_PS_TIMER_5_EARLY_TIME(x) | BIT_PS_TIMER_5_EARLY_TIME(v)) + +#define BIT_PS_TIMER_5_EN BIT(23) + +#define BIT_SHIFT_PS_TIMER_5_TSF_SEL 16 +#define BIT_MASK_PS_TIMER_5_TSF_SEL 0x7 +#define BIT_PS_TIMER_5_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_5_TSF_SEL) << BIT_SHIFT_PS_TIMER_5_TSF_SEL) +#define BITS_PS_TIMER_5_TSF_SEL \ + (BIT_MASK_PS_TIMER_5_TSF_SEL << BIT_SHIFT_PS_TIMER_5_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_5_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_5_TSF_SEL)) +#define BIT_GET_PS_TIMER_5_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_5_TSF_SEL) & BIT_MASK_PS_TIMER_5_TSF_SEL) +#define BIT_SET_PS_TIMER_5_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_5_TSF_SEL(x) | BIT_PS_TIMER_5_TSF_SEL(v)) + +#define BIT_SHIFT_PS_TIMER_4_EARLY_TIME 8 +#define BIT_MASK_PS_TIMER_4_EARLY_TIME 0xff +#define BIT_PS_TIMER_4_EARLY_TIME(x) \ + (((x) & BIT_MASK_PS_TIMER_4_EARLY_TIME) \ + << BIT_SHIFT_PS_TIMER_4_EARLY_TIME) +#define BITS_PS_TIMER_4_EARLY_TIME \ + (BIT_MASK_PS_TIMER_4_EARLY_TIME << BIT_SHIFT_PS_TIMER_4_EARLY_TIME) +#define BIT_CLEAR_PS_TIMER_4_EARLY_TIME(x) ((x) & (~BITS_PS_TIMER_4_EARLY_TIME)) +#define BIT_GET_PS_TIMER_4_EARLY_TIME(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_4_EARLY_TIME) & \ + BIT_MASK_PS_TIMER_4_EARLY_TIME) +#define BIT_SET_PS_TIMER_4_EARLY_TIME(x, v) \ + (BIT_CLEAR_PS_TIMER_4_EARLY_TIME(x) | BIT_PS_TIMER_4_EARLY_TIME(v)) + +#define BIT_PS_TIMER_4_EN BIT(7) + +#define BIT_SHIFT_PS_TIMER_4_TSF_SEL 0 +#define BIT_MASK_PS_TIMER_4_TSF_SEL 0x7 +#define BIT_PS_TIMER_4_TSF_SEL(x) \ + (((x) & BIT_MASK_PS_TIMER_4_TSF_SEL) << BIT_SHIFT_PS_TIMER_4_TSF_SEL) +#define BITS_PS_TIMER_4_TSF_SEL \ + (BIT_MASK_PS_TIMER_4_TSF_SEL << BIT_SHIFT_PS_TIMER_4_TSF_SEL) +#define BIT_CLEAR_PS_TIMER_4_TSF_SEL(x) ((x) & (~BITS_PS_TIMER_4_TSF_SEL)) +#define BIT_GET_PS_TIMER_4_TSF_SEL(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_4_TSF_SEL) & BIT_MASK_PS_TIMER_4_TSF_SEL) +#define BIT_SET_PS_TIMER_4_TSF_SEL(x, v) \ + (BIT_CLEAR_PS_TIMER_4_TSF_SEL(x) | BIT_PS_TIMER_4_TSF_SEL(v)) + +/* 2 REG_CPUMGQ_FREERUN_TIMER_CTRL (Offset 0x15B0) */ + +#define BIT_FREECNT_RST_V1 BIT(23) +#define BIT_EN_FREECNT_V1 BIT(16) + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_V1 8 +#define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_V1 0xff +#define BIT_CPUMGQ_TX_TIMER_EARLY_V1(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_V1) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_V1) +#define BITS_CPUMGQ_TX_TIMER_EARLY_V1 \ + (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_V1 \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_V1) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_V1(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_V1)) +#define BIT_GET_CPUMGQ_TX_TIMER_EARLY_V1(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_V1) & \ + BIT_MASK_CPUMGQ_TX_TIMER_EARLY_V1) +#define BIT_SET_CPUMGQ_TX_TIMER_EARLY_V1(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_V1(x) | \ + BIT_CPUMGQ_TX_TIMER_EARLY_V1(v)) + +#define BIT_CPUMGQ_TIMER_EN_V1 BIT(7) +#define BIT_CPUMGQ_DROP_BY_HOLDTIME BIT(5) +#define BIT_CPUMGQ_TX_EN_V1 BIT(4) + +#define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_V1 0 +#define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_V1 0x7 +#define BIT_CPUMGQ_TIMER_TSF_SEL_V1(x) \ + (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_V1) \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_V1) +#define BITS_CPUMGQ_TIMER_TSF_SEL_V1 \ + (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_V1 << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_V1) +#define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_V1(x) \ + ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_V1)) +#define BIT_GET_CPUMGQ_TIMER_TSF_SEL_V1(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_V1) & \ + BIT_MASK_CPUMGQ_TIMER_TSF_SEL_V1) +#define BIT_SET_CPUMGQ_TIMER_TSF_SEL_V1(x, v) \ + (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_V1(x) | BIT_CPUMGQ_TIMER_TSF_SEL_V1(v)) + +/* 2 REG_CPUMGQ_PROHIBIT (Offset 0x15B4) */ + +#define BIT_SHIFT_CPUMGQ_HOLD_TIME 8 +#define BIT_MASK_CPUMGQ_HOLD_TIME 0xfff +#define BIT_CPUMGQ_HOLD_TIME(x) \ + (((x) & BIT_MASK_CPUMGQ_HOLD_TIME) << BIT_SHIFT_CPUMGQ_HOLD_TIME) +#define BITS_CPUMGQ_HOLD_TIME \ + (BIT_MASK_CPUMGQ_HOLD_TIME << BIT_SHIFT_CPUMGQ_HOLD_TIME) +#define BIT_CLEAR_CPUMGQ_HOLD_TIME(x) ((x) & (~BITS_CPUMGQ_HOLD_TIME)) +#define BIT_GET_CPUMGQ_HOLD_TIME(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_HOLD_TIME) & BIT_MASK_CPUMGQ_HOLD_TIME) +#define BIT_SET_CPUMGQ_HOLD_TIME(x, v) \ + (BIT_CLEAR_CPUMGQ_HOLD_TIME(x) | BIT_CPUMGQ_HOLD_TIME(v)) + +#define BIT_SHIFT_CPUMGQ_PROHIBIT_SETUP 0 +#define BIT_MASK_CPUMGQ_PROHIBIT_SETUP 0xf +#define BIT_CPUMGQ_PROHIBIT_SETUP(x) \ + (((x) & BIT_MASK_CPUMGQ_PROHIBIT_SETUP) \ + << BIT_SHIFT_CPUMGQ_PROHIBIT_SETUP) +#define BITS_CPUMGQ_PROHIBIT_SETUP \ + (BIT_MASK_CPUMGQ_PROHIBIT_SETUP << BIT_SHIFT_CPUMGQ_PROHIBIT_SETUP) +#define BIT_CLEAR_CPUMGQ_PROHIBIT_SETUP(x) ((x) & (~BITS_CPUMGQ_PROHIBIT_SETUP)) +#define BIT_GET_CPUMGQ_PROHIBIT_SETUP(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_PROHIBIT_SETUP) & \ + BIT_MASK_CPUMGQ_PROHIBIT_SETUP) +#define BIT_SET_CPUMGQ_PROHIBIT_SETUP(x, v) \ + (BIT_CLEAR_CPUMGQ_PROHIBIT_SETUP(x) | BIT_CPUMGQ_PROHIBIT_SETUP(v)) + +/* 2 REG_TIMER_COMPARE (Offset 0x15C0) */ + +#define BIT_COMP_TRIGGER BIT(7) + +#define BIT_SHIFT_Y_COMP 4 +#define BIT_MASK_Y_COMP 0x7 +#define BIT_Y_COMP(x) (((x) & BIT_MASK_Y_COMP) << BIT_SHIFT_Y_COMP) +#define BITS_Y_COMP (BIT_MASK_Y_COMP << BIT_SHIFT_Y_COMP) +#define BIT_CLEAR_Y_COMP(x) ((x) & (~BITS_Y_COMP)) +#define BIT_GET_Y_COMP(x) (((x) >> BIT_SHIFT_Y_COMP) & BIT_MASK_Y_COMP) +#define BIT_SET_Y_COMP(x, v) (BIT_CLEAR_Y_COMP(x) | BIT_Y_COMP(v)) + +#define BIT_X_COMP_Y_OVERFLOW BIT(3) + +#define BIT_SHIFT_X_COMP 0 +#define BIT_MASK_X_COMP 0x7 +#define BIT_X_COMP(x) (((x) & BIT_MASK_X_COMP) << BIT_SHIFT_X_COMP) +#define BITS_X_COMP (BIT_MASK_X_COMP << BIT_SHIFT_X_COMP) +#define BIT_CLEAR_X_COMP(x) ((x) & (~BITS_X_COMP)) +#define BIT_GET_X_COMP(x) (((x) >> BIT_SHIFT_X_COMP) & BIT_MASK_X_COMP) +#define BIT_SET_X_COMP(x, v) (BIT_CLEAR_X_COMP(x) | BIT_X_COMP(v)) + +/* 2 REG_TIMER_COMPARE_VALUE_LOW (Offset 0x15C4) */ + +#define BIT_SHIFT_COMP_VALUE_LOW 0 +#define BIT_MASK_COMP_VALUE_LOW 0xffffffffL +#define BIT_COMP_VALUE_LOW(x) \ + (((x) & BIT_MASK_COMP_VALUE_LOW) << BIT_SHIFT_COMP_VALUE_LOW) +#define BITS_COMP_VALUE_LOW \ + (BIT_MASK_COMP_VALUE_LOW << BIT_SHIFT_COMP_VALUE_LOW) +#define BIT_CLEAR_COMP_VALUE_LOW(x) ((x) & (~BITS_COMP_VALUE_LOW)) +#define BIT_GET_COMP_VALUE_LOW(x) \ + (((x) >> BIT_SHIFT_COMP_VALUE_LOW) & BIT_MASK_COMP_VALUE_LOW) +#define BIT_SET_COMP_VALUE_LOW(x, v) \ + (BIT_CLEAR_COMP_VALUE_LOW(x) | BIT_COMP_VALUE_LOW(v)) + +/* 2 REG_TIMER_COMPARE_VALUE_HIGH (Offset 0x15C8) */ + +#define BIT_SHIFT_COMP_VALUE_HIGH 0 +#define BIT_MASK_COMP_VALUE_HIGH 0xffffffffL +#define BIT_COMP_VALUE_HIGH(x) \ + (((x) & BIT_MASK_COMP_VALUE_HIGH) << BIT_SHIFT_COMP_VALUE_HIGH) +#define BITS_COMP_VALUE_HIGH \ + (BIT_MASK_COMP_VALUE_HIGH << BIT_SHIFT_COMP_VALUE_HIGH) +#define BIT_CLEAR_COMP_VALUE_HIGH(x) ((x) & (~BITS_COMP_VALUE_HIGH)) +#define BIT_GET_COMP_VALUE_HIGH(x) \ + (((x) >> BIT_SHIFT_COMP_VALUE_HIGH) & BIT_MASK_COMP_VALUE_HIGH) +#define BIT_SET_COMP_VALUE_HIGH(x, v) \ + (BIT_CLEAR_COMP_VALUE_HIGH(x) | BIT_COMP_VALUE_HIGH(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_SCHEDULER_COUNTER (Offset 0x15D0) */ + +#define BIT_SHIFT_SCHEDULER_COUNTER 16 +#define BIT_MASK_SCHEDULER_COUNTER 0xffff +#define BIT_SCHEDULER_COUNTER(x) \ + (((x) & BIT_MASK_SCHEDULER_COUNTER) << BIT_SHIFT_SCHEDULER_COUNTER) +#define BITS_SCHEDULER_COUNTER \ + (BIT_MASK_SCHEDULER_COUNTER << BIT_SHIFT_SCHEDULER_COUNTER) +#define BIT_CLEAR_SCHEDULER_COUNTER(x) ((x) & (~BITS_SCHEDULER_COUNTER)) +#define BIT_GET_SCHEDULER_COUNTER(x) \ + (((x) >> BIT_SHIFT_SCHEDULER_COUNTER) & BIT_MASK_SCHEDULER_COUNTER) +#define BIT_SET_SCHEDULER_COUNTER(x, v) \ + (BIT_CLEAR_SCHEDULER_COUNTER(x) | BIT_SCHEDULER_COUNTER(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SCHEDULER_COUNTER (Offset 0x15D0) */ + +#define BIT_SHIFT__SCHEDULER_COUNTER 16 +#define BIT_MASK__SCHEDULER_COUNTER 0xffff +#define BIT__SCHEDULER_COUNTER(x) \ + (((x) & BIT_MASK__SCHEDULER_COUNTER) << BIT_SHIFT__SCHEDULER_COUNTER) +#define BITS__SCHEDULER_COUNTER \ + (BIT_MASK__SCHEDULER_COUNTER << BIT_SHIFT__SCHEDULER_COUNTER) +#define BIT_CLEAR__SCHEDULER_COUNTER(x) ((x) & (~BITS__SCHEDULER_COUNTER)) +#define BIT_GET__SCHEDULER_COUNTER(x) \ + (((x) >> BIT_SHIFT__SCHEDULER_COUNTER) & BIT_MASK__SCHEDULER_COUNTER) +#define BIT_SET__SCHEDULER_COUNTER(x, v) \ + (BIT_CLEAR__SCHEDULER_COUNTER(x) | BIT__SCHEDULER_COUNTER(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/* 2 REG_SCHEDULER_COUNTER (Offset 0x15D0) */ + +#define BIT_SCHEDULER_COUNTER_RST BIT(8) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SCHEDULER_COUNTER (Offset 0x15D0) */ + +#define BIT__SCHEDULER_COUNTER_RST BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_SCHEDULER_COUNTER (Offset 0x15D0) */ + +#define BIT_SHIFT_SCHEDULER_COUNTER_SEL 0 +#define BIT_MASK_SCHEDULER_COUNTER_SEL 0xff +#define BIT_SCHEDULER_COUNTER_SEL(x) \ + (((x) & BIT_MASK_SCHEDULER_COUNTER_SEL) \ + << BIT_SHIFT_SCHEDULER_COUNTER_SEL) +#define BITS_SCHEDULER_COUNTER_SEL \ + (BIT_MASK_SCHEDULER_COUNTER_SEL << BIT_SHIFT_SCHEDULER_COUNTER_SEL) +#define BIT_CLEAR_SCHEDULER_COUNTER_SEL(x) ((x) & (~BITS_SCHEDULER_COUNTER_SEL)) +#define BIT_GET_SCHEDULER_COUNTER_SEL(x) \ + (((x) >> BIT_SHIFT_SCHEDULER_COUNTER_SEL) & \ + BIT_MASK_SCHEDULER_COUNTER_SEL) +#define BIT_SET_SCHEDULER_COUNTER_SEL(x, v) \ + (BIT_CLEAR_SCHEDULER_COUNTER_SEL(x) | BIT_SCHEDULER_COUNTER_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_BCN_PSR_RPT2 (Offset 0x1600) */ + +#define BIT_SHIFT_DTIM_CNT2 24 +#define BIT_MASK_DTIM_CNT2 0xff +#define BIT_DTIM_CNT2(x) (((x) & BIT_MASK_DTIM_CNT2) << BIT_SHIFT_DTIM_CNT2) +#define BITS_DTIM_CNT2 (BIT_MASK_DTIM_CNT2 << BIT_SHIFT_DTIM_CNT2) +#define BIT_CLEAR_DTIM_CNT2(x) ((x) & (~BITS_DTIM_CNT2)) +#define BIT_GET_DTIM_CNT2(x) (((x) >> BIT_SHIFT_DTIM_CNT2) & BIT_MASK_DTIM_CNT2) +#define BIT_SET_DTIM_CNT2(x, v) (BIT_CLEAR_DTIM_CNT2(x) | BIT_DTIM_CNT2(v)) + +#define BIT_SHIFT_DTIM_PERIOD2 16 +#define BIT_MASK_DTIM_PERIOD2 0xff +#define BIT_DTIM_PERIOD2(x) \ + (((x) & BIT_MASK_DTIM_PERIOD2) << BIT_SHIFT_DTIM_PERIOD2) +#define BITS_DTIM_PERIOD2 (BIT_MASK_DTIM_PERIOD2 << BIT_SHIFT_DTIM_PERIOD2) +#define BIT_CLEAR_DTIM_PERIOD2(x) ((x) & (~BITS_DTIM_PERIOD2)) +#define BIT_GET_DTIM_PERIOD2(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD2) & BIT_MASK_DTIM_PERIOD2) +#define BIT_SET_DTIM_PERIOD2(x, v) \ + (BIT_CLEAR_DTIM_PERIOD2(x) | BIT_DTIM_PERIOD2(v)) + +#define BIT_DTIM2 BIT(15) +#define BIT_TIM2 BIT(14) + +#define BIT_SHIFT_PS_AID_2 0 +#define BIT_MASK_PS_AID_2 0x7ff +#define BIT_PS_AID_2(x) (((x) & BIT_MASK_PS_AID_2) << BIT_SHIFT_PS_AID_2) +#define BITS_PS_AID_2 (BIT_MASK_PS_AID_2 << BIT_SHIFT_PS_AID_2) +#define BIT_CLEAR_PS_AID_2(x) ((x) & (~BITS_PS_AID_2)) +#define BIT_GET_PS_AID_2(x) (((x) >> BIT_SHIFT_PS_AID_2) & BIT_MASK_PS_AID_2) +#define BIT_SET_PS_AID_2(x, v) (BIT_CLEAR_PS_AID_2(x) | BIT_PS_AID_2(v)) + +/* 2 REG_BCN_PSR_RPT3 (Offset 0x1604) */ + +#define BIT_SHIFT_DTIM_CNT3 24 +#define BIT_MASK_DTIM_CNT3 0xff +#define BIT_DTIM_CNT3(x) (((x) & BIT_MASK_DTIM_CNT3) << BIT_SHIFT_DTIM_CNT3) +#define BITS_DTIM_CNT3 (BIT_MASK_DTIM_CNT3 << BIT_SHIFT_DTIM_CNT3) +#define BIT_CLEAR_DTIM_CNT3(x) ((x) & (~BITS_DTIM_CNT3)) +#define BIT_GET_DTIM_CNT3(x) (((x) >> BIT_SHIFT_DTIM_CNT3) & BIT_MASK_DTIM_CNT3) +#define BIT_SET_DTIM_CNT3(x, v) (BIT_CLEAR_DTIM_CNT3(x) | BIT_DTIM_CNT3(v)) + +#define BIT_SHIFT_DTIM_PERIOD3 16 +#define BIT_MASK_DTIM_PERIOD3 0xff +#define BIT_DTIM_PERIOD3(x) \ + (((x) & BIT_MASK_DTIM_PERIOD3) << BIT_SHIFT_DTIM_PERIOD3) +#define BITS_DTIM_PERIOD3 (BIT_MASK_DTIM_PERIOD3 << BIT_SHIFT_DTIM_PERIOD3) +#define BIT_CLEAR_DTIM_PERIOD3(x) ((x) & (~BITS_DTIM_PERIOD3)) +#define BIT_GET_DTIM_PERIOD3(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD3) & BIT_MASK_DTIM_PERIOD3) +#define BIT_SET_DTIM_PERIOD3(x, v) \ + (BIT_CLEAR_DTIM_PERIOD3(x) | BIT_DTIM_PERIOD3(v)) + +#define BIT_DTIM3 BIT(15) +#define BIT_TIM3 BIT(14) + +#define BIT_SHIFT_PS_AID_3 0 +#define BIT_MASK_PS_AID_3 0x7ff +#define BIT_PS_AID_3(x) (((x) & BIT_MASK_PS_AID_3) << BIT_SHIFT_PS_AID_3) +#define BITS_PS_AID_3 (BIT_MASK_PS_AID_3 << BIT_SHIFT_PS_AID_3) +#define BIT_CLEAR_PS_AID_3(x) ((x) & (~BITS_PS_AID_3)) +#define BIT_GET_PS_AID_3(x) (((x) >> BIT_SHIFT_PS_AID_3) & BIT_MASK_PS_AID_3) +#define BIT_SET_PS_AID_3(x, v) (BIT_CLEAR_PS_AID_3(x) | BIT_PS_AID_3(v)) + +/* 2 REG_BCN_PSR_RPT4 (Offset 0x1608) */ + +#define BIT_SHIFT_DTIM_CNT4 24 +#define BIT_MASK_DTIM_CNT4 0xff +#define BIT_DTIM_CNT4(x) (((x) & BIT_MASK_DTIM_CNT4) << BIT_SHIFT_DTIM_CNT4) +#define BITS_DTIM_CNT4 (BIT_MASK_DTIM_CNT4 << BIT_SHIFT_DTIM_CNT4) +#define BIT_CLEAR_DTIM_CNT4(x) ((x) & (~BITS_DTIM_CNT4)) +#define BIT_GET_DTIM_CNT4(x) (((x) >> BIT_SHIFT_DTIM_CNT4) & BIT_MASK_DTIM_CNT4) +#define BIT_SET_DTIM_CNT4(x, v) (BIT_CLEAR_DTIM_CNT4(x) | BIT_DTIM_CNT4(v)) + +#define BIT_SHIFT_DTIM_PERIOD4 16 +#define BIT_MASK_DTIM_PERIOD4 0xff +#define BIT_DTIM_PERIOD4(x) \ + (((x) & BIT_MASK_DTIM_PERIOD4) << BIT_SHIFT_DTIM_PERIOD4) +#define BITS_DTIM_PERIOD4 (BIT_MASK_DTIM_PERIOD4 << BIT_SHIFT_DTIM_PERIOD4) +#define BIT_CLEAR_DTIM_PERIOD4(x) ((x) & (~BITS_DTIM_PERIOD4)) +#define BIT_GET_DTIM_PERIOD4(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD4) & BIT_MASK_DTIM_PERIOD4) +#define BIT_SET_DTIM_PERIOD4(x, v) \ + (BIT_CLEAR_DTIM_PERIOD4(x) | BIT_DTIM_PERIOD4(v)) + +#define BIT_DTIM4 BIT(15) +#define BIT_TIM4 BIT(14) + +#define BIT_SHIFT_PS_AID_4 0 +#define BIT_MASK_PS_AID_4 0x7ff +#define BIT_PS_AID_4(x) (((x) & BIT_MASK_PS_AID_4) << BIT_SHIFT_PS_AID_4) +#define BITS_PS_AID_4 (BIT_MASK_PS_AID_4 << BIT_SHIFT_PS_AID_4) +#define BIT_CLEAR_PS_AID_4(x) ((x) & (~BITS_PS_AID_4)) +#define BIT_GET_PS_AID_4(x) (((x) >> BIT_SHIFT_PS_AID_4) & BIT_MASK_PS_AID_4) +#define BIT_SET_PS_AID_4(x, v) (BIT_CLEAR_PS_AID_4(x) | BIT_PS_AID_4(v)) + +/* 2 REG_A1_ADDR_MASK (Offset 0x160C) */ + +#define BIT_SHIFT_A1_ADDR_MASK 0 +#define BIT_MASK_A1_ADDR_MASK 0xffffffffL +#define BIT_A1_ADDR_MASK(x) \ + (((x) & BIT_MASK_A1_ADDR_MASK) << BIT_SHIFT_A1_ADDR_MASK) +#define BITS_A1_ADDR_MASK (BIT_MASK_A1_ADDR_MASK << BIT_SHIFT_A1_ADDR_MASK) +#define BIT_CLEAR_A1_ADDR_MASK(x) ((x) & (~BITS_A1_ADDR_MASK)) +#define BIT_GET_A1_ADDR_MASK(x) \ + (((x) >> BIT_SHIFT_A1_ADDR_MASK) & BIT_MASK_A1_ADDR_MASK) +#define BIT_SET_A1_ADDR_MASK(x, v) \ + (BIT_CLEAR_A1_ADDR_MASK(x) | BIT_A1_ADDR_MASK(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_RXPSF_CTRL (Offset 0x1610) */ + +#define BIT_RXGCK_FIFOTHR_EN BIT(28) + +#define BIT_SHIFT_RXGCK_VHT_FIFOTHR 26 +#define BIT_MASK_RXGCK_VHT_FIFOTHR 0x3 +#define BIT_RXGCK_VHT_FIFOTHR(x) \ + (((x) & BIT_MASK_RXGCK_VHT_FIFOTHR) << BIT_SHIFT_RXGCK_VHT_FIFOTHR) +#define BITS_RXGCK_VHT_FIFOTHR \ + (BIT_MASK_RXGCK_VHT_FIFOTHR << BIT_SHIFT_RXGCK_VHT_FIFOTHR) +#define BIT_CLEAR_RXGCK_VHT_FIFOTHR(x) ((x) & (~BITS_RXGCK_VHT_FIFOTHR)) +#define BIT_GET_RXGCK_VHT_FIFOTHR(x) \ + (((x) >> BIT_SHIFT_RXGCK_VHT_FIFOTHR) & BIT_MASK_RXGCK_VHT_FIFOTHR) +#define BIT_SET_RXGCK_VHT_FIFOTHR(x, v) \ + (BIT_CLEAR_RXGCK_VHT_FIFOTHR(x) | BIT_RXGCK_VHT_FIFOTHR(v)) + +#define BIT_SHIFT_RXGCK_HT_FIFOTHR 24 +#define BIT_MASK_RXGCK_HT_FIFOTHR 0x3 +#define BIT_RXGCK_HT_FIFOTHR(x) \ + (((x) & BIT_MASK_RXGCK_HT_FIFOTHR) << BIT_SHIFT_RXGCK_HT_FIFOTHR) +#define BITS_RXGCK_HT_FIFOTHR \ + (BIT_MASK_RXGCK_HT_FIFOTHR << BIT_SHIFT_RXGCK_HT_FIFOTHR) +#define BIT_CLEAR_RXGCK_HT_FIFOTHR(x) ((x) & (~BITS_RXGCK_HT_FIFOTHR)) +#define BIT_GET_RXGCK_HT_FIFOTHR(x) \ + (((x) >> BIT_SHIFT_RXGCK_HT_FIFOTHR) & BIT_MASK_RXGCK_HT_FIFOTHR) +#define BIT_SET_RXGCK_HT_FIFOTHR(x, v) \ + (BIT_CLEAR_RXGCK_HT_FIFOTHR(x) | BIT_RXGCK_HT_FIFOTHR(v)) + +#define BIT_SHIFT_RXGCK_OFDM_FIFOTHR 22 +#define BIT_MASK_RXGCK_OFDM_FIFOTHR 0x3 +#define BIT_RXGCK_OFDM_FIFOTHR(x) \ + (((x) & BIT_MASK_RXGCK_OFDM_FIFOTHR) << BIT_SHIFT_RXGCK_OFDM_FIFOTHR) +#define BITS_RXGCK_OFDM_FIFOTHR \ + (BIT_MASK_RXGCK_OFDM_FIFOTHR << BIT_SHIFT_RXGCK_OFDM_FIFOTHR) +#define BIT_CLEAR_RXGCK_OFDM_FIFOTHR(x) ((x) & (~BITS_RXGCK_OFDM_FIFOTHR)) +#define BIT_GET_RXGCK_OFDM_FIFOTHR(x) \ + (((x) >> BIT_SHIFT_RXGCK_OFDM_FIFOTHR) & BIT_MASK_RXGCK_OFDM_FIFOTHR) +#define BIT_SET_RXGCK_OFDM_FIFOTHR(x, v) \ + (BIT_CLEAR_RXGCK_OFDM_FIFOTHR(x) | BIT_RXGCK_OFDM_FIFOTHR(v)) + +#define BIT_SHIFT_RXGCK_CCK_FIFOTHR 20 +#define BIT_MASK_RXGCK_CCK_FIFOTHR 0x3 +#define BIT_RXGCK_CCK_FIFOTHR(x) \ + (((x) & BIT_MASK_RXGCK_CCK_FIFOTHR) << BIT_SHIFT_RXGCK_CCK_FIFOTHR) +#define BITS_RXGCK_CCK_FIFOTHR \ + (BIT_MASK_RXGCK_CCK_FIFOTHR << BIT_SHIFT_RXGCK_CCK_FIFOTHR) +#define BIT_CLEAR_RXGCK_CCK_FIFOTHR(x) ((x) & (~BITS_RXGCK_CCK_FIFOTHR)) +#define BIT_GET_RXGCK_CCK_FIFOTHR(x) \ + (((x) >> BIT_SHIFT_RXGCK_CCK_FIFOTHR) & BIT_MASK_RXGCK_CCK_FIFOTHR) +#define BIT_SET_RXGCK_CCK_FIFOTHR(x, v) \ + (BIT_CLEAR_RXGCK_CCK_FIFOTHR(x) | BIT_RXGCK_CCK_FIFOTHR(v)) + +#define BIT_SHIFT_RXGCK_ENTRY_DELAY 17 +#define BIT_MASK_RXGCK_ENTRY_DELAY 0x7 +#define BIT_RXGCK_ENTRY_DELAY(x) \ + (((x) & BIT_MASK_RXGCK_ENTRY_DELAY) << BIT_SHIFT_RXGCK_ENTRY_DELAY) +#define BITS_RXGCK_ENTRY_DELAY \ + (BIT_MASK_RXGCK_ENTRY_DELAY << BIT_SHIFT_RXGCK_ENTRY_DELAY) +#define BIT_CLEAR_RXGCK_ENTRY_DELAY(x) ((x) & (~BITS_RXGCK_ENTRY_DELAY)) +#define BIT_GET_RXGCK_ENTRY_DELAY(x) \ + (((x) >> BIT_SHIFT_RXGCK_ENTRY_DELAY) & BIT_MASK_RXGCK_ENTRY_DELAY) +#define BIT_SET_RXGCK_ENTRY_DELAY(x, v) \ + (BIT_CLEAR_RXGCK_ENTRY_DELAY(x) | BIT_RXGCK_ENTRY_DELAY(v)) + +#define BIT_RXGCK_OFDMCCA_EN BIT(16) + +#define BIT_SHIFT_RXPSF_PKTLENTHR 13 +#define BIT_MASK_RXPSF_PKTLENTHR 0x7 +#define BIT_RXPSF_PKTLENTHR(x) \ + (((x) & BIT_MASK_RXPSF_PKTLENTHR) << BIT_SHIFT_RXPSF_PKTLENTHR) +#define BITS_RXPSF_PKTLENTHR \ + (BIT_MASK_RXPSF_PKTLENTHR << BIT_SHIFT_RXPSF_PKTLENTHR) +#define BIT_CLEAR_RXPSF_PKTLENTHR(x) ((x) & (~BITS_RXPSF_PKTLENTHR)) +#define BIT_GET_RXPSF_PKTLENTHR(x) \ + (((x) >> BIT_SHIFT_RXPSF_PKTLENTHR) & BIT_MASK_RXPSF_PKTLENTHR) +#define BIT_SET_RXPSF_PKTLENTHR(x, v) \ + (BIT_CLEAR_RXPSF_PKTLENTHR(x) | BIT_RXPSF_PKTLENTHR(v)) + +#define BIT_RXPSF_CTRLEN BIT(12) +#define BIT_RXPSF_VHTCHKEN BIT(11) +#define BIT_RXPSF_HTCHKEN BIT(10) +#define BIT_RXPSF_OFDMCHKEN BIT(9) +#define BIT_RXPSF_CCKCHKEN BIT(8) +#define BIT_RXPSF_OFDMRST BIT(7) +#define BIT_RXPSF_CCKRST BIT(6) +#define BIT_RXPSF_MHCHKEN BIT(5) +#define BIT_RXPSF_CONT_ERRCHKEN BIT(4) +#define BIT_RXPSF_ALL_ERRCHKEN BIT(3) + +#define BIT_SHIFT_RXPSF_ERRTHR 0 +#define BIT_MASK_RXPSF_ERRTHR 0x7 +#define BIT_RXPSF_ERRTHR(x) \ + (((x) & BIT_MASK_RXPSF_ERRTHR) << BIT_SHIFT_RXPSF_ERRTHR) +#define BITS_RXPSF_ERRTHR (BIT_MASK_RXPSF_ERRTHR << BIT_SHIFT_RXPSF_ERRTHR) +#define BIT_CLEAR_RXPSF_ERRTHR(x) ((x) & (~BITS_RXPSF_ERRTHR)) +#define BIT_GET_RXPSF_ERRTHR(x) \ + (((x) >> BIT_SHIFT_RXPSF_ERRTHR) & BIT_MASK_RXPSF_ERRTHR) +#define BIT_SET_RXPSF_ERRTHR(x, v) \ + (BIT_CLEAR_RXPSF_ERRTHR(x) | BIT_RXPSF_ERRTHR(v)) + +/* 2 REG_RXPSF_TYPE_CTRL (Offset 0x1614) */ + +#define BIT_RXPSF_DATA15EN BIT(31) +#define BIT_RXPSF_DATA14EN BIT(30) +#define BIT_RXPSF_DATA13EN BIT(29) +#define BIT_RXPSF_DATA12EN BIT(28) +#define BIT_RXPSF_DATA11EN BIT(27) +#define BIT_RXPSF_DATA10EN BIT(26) +#define BIT_RXPSF_DATA9EN BIT(25) +#define BIT_RXPSF_DATA8EN BIT(24) +#define BIT_RXPSF_DATA7EN BIT(23) +#define BIT_RXPSF_DATA6EN BIT(22) +#define BIT_RXPSF_DATA5EN BIT(21) +#define BIT_RXPSF_DATA4EN BIT(20) +#define BIT_RXPSF_DATA3EN BIT(19) +#define BIT_RXPSF_DATA2EN BIT(18) +#define BIT_RXPSF_DATA1EN BIT(17) +#define BIT_RXPSF_DATA0EN BIT(16) +#define BIT_RXPSF_MGT15EN BIT(15) +#define BIT_RXPSF_MGT14EN BIT(14) +#define BIT_RXPSF_MGT13EN BIT(13) +#define BIT_RXPSF_MGT12EN BIT(12) +#define BIT_RXPSF_MGT11EN BIT(11) +#define BIT_RXPSF_MGT10EN BIT(10) +#define BIT_RXPSF_MGT9EN BIT(9) +#define BIT_RXPSF_MGT8EN BIT(8) +#define BIT_RXPSF_MGT7EN BIT(7) +#define BIT_RXPSF_MGT6EN BIT(6) +#define BIT_RXPSF_MGT5EN BIT(5) +#define BIT_RXPSF_MGT4EN BIT(4) +#define BIT_RXPSF_MGT3EN BIT(3) +#define BIT_RXPSF_MGT2EN BIT(2) +#define BIT_RXPSF_MGT1EN BIT(1) +#define BIT_RXPSF_MGT0EN BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CAM_ACCESS_CTRL (Offset 0x1618) */ + +#define BIT_INDIRECT_ERR BIT(6) +#define BIT_DIRECT_ERR BIT(5) +#define BIT_DIR_ACCESS_EN_RX_BA BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CAM_ACCESS_CTRL (Offset 0x1618) */ + +#define BIT_DIR_ACCESS_EN_MBSSIDCAM BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CAM_ACCESS_CTRL (Offset 0x1618) */ + +#define BIT_DIR_ACCESS_EN_ADDRCAM BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_CAM_ACCESS_CTRL (Offset 0x1618) */ + +#define BIT_DIR_ACCESS_EN_KEY BIT(2) +#define BIT_DIR_ACCESS_EN_WOWLAN BIT(1) +#define BIT_DIR_ACCESS_EN_FW_FILTER BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CUT_AMSDU_CTRL (Offset 0x161C) */ + +#define BIT__CUT_AMSDU_CHKLEN_EN BIT(31) +#define BIT_EN_CUT_AMSDU BIT(30) + +#define BIT_SHIFT_CUT_AMSDU_CHKLEN_L_TH 16 +#define BIT_MASK_CUT_AMSDU_CHKLEN_L_TH 0xff +#define BIT_CUT_AMSDU_CHKLEN_L_TH(x) \ + (((x) & BIT_MASK_CUT_AMSDU_CHKLEN_L_TH) \ + << BIT_SHIFT_CUT_AMSDU_CHKLEN_L_TH) +#define BITS_CUT_AMSDU_CHKLEN_L_TH \ + (BIT_MASK_CUT_AMSDU_CHKLEN_L_TH << BIT_SHIFT_CUT_AMSDU_CHKLEN_L_TH) +#define BIT_CLEAR_CUT_AMSDU_CHKLEN_L_TH(x) ((x) & (~BITS_CUT_AMSDU_CHKLEN_L_TH)) +#define BIT_GET_CUT_AMSDU_CHKLEN_L_TH(x) \ + (((x) >> BIT_SHIFT_CUT_AMSDU_CHKLEN_L_TH) & \ + BIT_MASK_CUT_AMSDU_CHKLEN_L_TH) +#define BIT_SET_CUT_AMSDU_CHKLEN_L_TH(x, v) \ + (BIT_CLEAR_CUT_AMSDU_CHKLEN_L_TH(x) | BIT_CUT_AMSDU_CHKLEN_L_TH(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_HT_SND_REF_RATE (Offset 0x161C) */ + +#define BIT_SHIFT_WMAC_HT_CSI_RATE 0 +#define BIT_MASK_WMAC_HT_CSI_RATE 0x3f +#define BIT_WMAC_HT_CSI_RATE(x) \ + (((x) & BIT_MASK_WMAC_HT_CSI_RATE) << BIT_SHIFT_WMAC_HT_CSI_RATE) +#define BITS_WMAC_HT_CSI_RATE \ + (BIT_MASK_WMAC_HT_CSI_RATE << BIT_SHIFT_WMAC_HT_CSI_RATE) +#define BIT_CLEAR_WMAC_HT_CSI_RATE(x) ((x) & (~BITS_WMAC_HT_CSI_RATE)) +#define BIT_GET_WMAC_HT_CSI_RATE(x) \ + (((x) >> BIT_SHIFT_WMAC_HT_CSI_RATE) & BIT_MASK_WMAC_HT_CSI_RATE) +#define BIT_SET_WMAC_HT_CSI_RATE(x, v) \ + (BIT_CLEAR_WMAC_HT_CSI_RATE(x) | BIT_WMAC_HT_CSI_RATE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_CUT_AMSDU_CTRL (Offset 0x161C) */ + +#define BIT_SHIFT_CUT_AMSDU_CHKLEN_H_TH 0 +#define BIT_MASK_CUT_AMSDU_CHKLEN_H_TH 0xffff +#define BIT_CUT_AMSDU_CHKLEN_H_TH(x) \ + (((x) & BIT_MASK_CUT_AMSDU_CHKLEN_H_TH) \ + << BIT_SHIFT_CUT_AMSDU_CHKLEN_H_TH) +#define BITS_CUT_AMSDU_CHKLEN_H_TH \ + (BIT_MASK_CUT_AMSDU_CHKLEN_H_TH << BIT_SHIFT_CUT_AMSDU_CHKLEN_H_TH) +#define BIT_CLEAR_CUT_AMSDU_CHKLEN_H_TH(x) ((x) & (~BITS_CUT_AMSDU_CHKLEN_H_TH)) +#define BIT_GET_CUT_AMSDU_CHKLEN_H_TH(x) \ + (((x) >> BIT_SHIFT_CUT_AMSDU_CHKLEN_H_TH) & \ + BIT_MASK_CUT_AMSDU_CHKLEN_H_TH) +#define BIT_SET_CUT_AMSDU_CHKLEN_H_TH(x, v) \ + (BIT_CLEAR_CUT_AMSDU_CHKLEN_H_TH(x) | BIT_CUT_AMSDU_CHKLEN_H_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MACID2 (Offset 0x1620) */ + +#define BIT_SHIFT_MACID2 0 +#define BIT_MASK_MACID2 0xffffffffffffL +#define BIT_MACID2(x) (((x) & BIT_MASK_MACID2) << BIT_SHIFT_MACID2) +#define BITS_MACID2 (BIT_MASK_MACID2 << BIT_SHIFT_MACID2) +#define BIT_CLEAR_MACID2(x) ((x) & (~BITS_MACID2)) +#define BIT_GET_MACID2(x) (((x) >> BIT_SHIFT_MACID2) & BIT_MASK_MACID2) +#define BIT_SET_MACID2(x, v) (BIT_CLEAR_MACID2(x) | BIT_MACID2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID2 (Offset 0x1620) */ + +#define BIT_SHIFT_MACID2_V1 0 +#define BIT_MASK_MACID2_V1 0xffffffffL +#define BIT_MACID2_V1(x) (((x) & BIT_MASK_MACID2_V1) << BIT_SHIFT_MACID2_V1) +#define BITS_MACID2_V1 (BIT_MASK_MACID2_V1 << BIT_SHIFT_MACID2_V1) +#define BIT_CLEAR_MACID2_V1(x) ((x) & (~BITS_MACID2_V1)) +#define BIT_GET_MACID2_V1(x) (((x) >> BIT_SHIFT_MACID2_V1) & BIT_MASK_MACID2_V1) +#define BIT_SET_MACID2_V1(x, v) (BIT_CLEAR_MACID2_V1(x) | BIT_MACID2_V1(v)) + +/* 2 REG_MACID2_H (Offset 0x1624) */ + +#define BIT_SHIFT_MACID2_H_V1 0 +#define BIT_MASK_MACID2_H_V1 0xffff +#define BIT_MACID2_H_V1(x) \ + (((x) & BIT_MASK_MACID2_H_V1) << BIT_SHIFT_MACID2_H_V1) +#define BITS_MACID2_H_V1 (BIT_MASK_MACID2_H_V1 << BIT_SHIFT_MACID2_H_V1) +#define BIT_CLEAR_MACID2_H_V1(x) ((x) & (~BITS_MACID2_H_V1)) +#define BIT_GET_MACID2_H_V1(x) \ + (((x) >> BIT_SHIFT_MACID2_H_V1) & BIT_MASK_MACID2_H_V1) +#define BIT_SET_MACID2_H_V1(x, v) \ + (BIT_CLEAR_MACID2_H_V1(x) | BIT_MACID2_H_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_BSSID2 (Offset 0x1628) */ + +#define BIT_SHIFT_BSSID2 0 +#define BIT_MASK_BSSID2 0xffffffffffffL +#define BIT_BSSID2(x) (((x) & BIT_MASK_BSSID2) << BIT_SHIFT_BSSID2) +#define BITS_BSSID2 (BIT_MASK_BSSID2 << BIT_SHIFT_BSSID2) +#define BIT_CLEAR_BSSID2(x) ((x) & (~BITS_BSSID2)) +#define BIT_GET_BSSID2(x) (((x) >> BIT_SHIFT_BSSID2) & BIT_MASK_BSSID2) +#define BIT_SET_BSSID2(x, v) (BIT_CLEAR_BSSID2(x) | BIT_BSSID2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BSSID2 (Offset 0x1628) */ + +#define BIT_SHIFT_BSSID2_V1 0 +#define BIT_MASK_BSSID2_V1 0xffffffffL +#define BIT_BSSID2_V1(x) (((x) & BIT_MASK_BSSID2_V1) << BIT_SHIFT_BSSID2_V1) +#define BITS_BSSID2_V1 (BIT_MASK_BSSID2_V1 << BIT_SHIFT_BSSID2_V1) +#define BIT_CLEAR_BSSID2_V1(x) ((x) & (~BITS_BSSID2_V1)) +#define BIT_GET_BSSID2_V1(x) (((x) >> BIT_SHIFT_BSSID2_V1) & BIT_MASK_BSSID2_V1) +#define BIT_SET_BSSID2_V1(x, v) (BIT_CLEAR_BSSID2_V1(x) | BIT_BSSID2_V1(v)) + +/* 2 REG_BSSID2_H (Offset 0x162C) */ + +#define BIT_SHIFT_BSSID2_H_V1 0 +#define BIT_MASK_BSSID2_H_V1 0xffff +#define BIT_BSSID2_H_V1(x) \ + (((x) & BIT_MASK_BSSID2_H_V1) << BIT_SHIFT_BSSID2_H_V1) +#define BITS_BSSID2_H_V1 (BIT_MASK_BSSID2_H_V1 << BIT_SHIFT_BSSID2_H_V1) +#define BIT_CLEAR_BSSID2_H_V1(x) ((x) & (~BITS_BSSID2_H_V1)) +#define BIT_GET_BSSID2_H_V1(x) \ + (((x) >> BIT_SHIFT_BSSID2_H_V1) & BIT_MASK_BSSID2_H_V1) +#define BIT_SET_BSSID2_H_V1(x, v) \ + (BIT_CLEAR_BSSID2_H_V1(x) | BIT_BSSID2_H_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MACID3 (Offset 0x1630) */ + +#define BIT_SHIFT_MACID3 0 +#define BIT_MASK_MACID3 0xffffffffffffL +#define BIT_MACID3(x) (((x) & BIT_MASK_MACID3) << BIT_SHIFT_MACID3) +#define BITS_MACID3 (BIT_MASK_MACID3 << BIT_SHIFT_MACID3) +#define BIT_CLEAR_MACID3(x) ((x) & (~BITS_MACID3)) +#define BIT_GET_MACID3(x) (((x) >> BIT_SHIFT_MACID3) & BIT_MASK_MACID3) +#define BIT_SET_MACID3(x, v) (BIT_CLEAR_MACID3(x) | BIT_MACID3(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID3 (Offset 0x1630) */ + +#define BIT_SHIFT_MACID3_V1 0 +#define BIT_MASK_MACID3_V1 0xffffffffL +#define BIT_MACID3_V1(x) (((x) & BIT_MASK_MACID3_V1) << BIT_SHIFT_MACID3_V1) +#define BITS_MACID3_V1 (BIT_MASK_MACID3_V1 << BIT_SHIFT_MACID3_V1) +#define BIT_CLEAR_MACID3_V1(x) ((x) & (~BITS_MACID3_V1)) +#define BIT_GET_MACID3_V1(x) (((x) >> BIT_SHIFT_MACID3_V1) & BIT_MASK_MACID3_V1) +#define BIT_SET_MACID3_V1(x, v) (BIT_CLEAR_MACID3_V1(x) | BIT_MACID3_V1(v)) + +/* 2 REG_MACID3_H (Offset 0x1634) */ + +#define BIT_SHIFT_MACID3_H_V1 0 +#define BIT_MASK_MACID3_H_V1 0xffff +#define BIT_MACID3_H_V1(x) \ + (((x) & BIT_MASK_MACID3_H_V1) << BIT_SHIFT_MACID3_H_V1) +#define BITS_MACID3_H_V1 (BIT_MASK_MACID3_H_V1 << BIT_SHIFT_MACID3_H_V1) +#define BIT_CLEAR_MACID3_H_V1(x) ((x) & (~BITS_MACID3_H_V1)) +#define BIT_GET_MACID3_H_V1(x) \ + (((x) >> BIT_SHIFT_MACID3_H_V1) & BIT_MASK_MACID3_H_V1) +#define BIT_SET_MACID3_H_V1(x, v) \ + (BIT_CLEAR_MACID3_H_V1(x) | BIT_MACID3_H_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_BSSID3 (Offset 0x1638) */ + +#define BIT_SHIFT_BSSID3 0 +#define BIT_MASK_BSSID3 0xffffffffffffL +#define BIT_BSSID3(x) (((x) & BIT_MASK_BSSID3) << BIT_SHIFT_BSSID3) +#define BITS_BSSID3 (BIT_MASK_BSSID3 << BIT_SHIFT_BSSID3) +#define BIT_CLEAR_BSSID3(x) ((x) & (~BITS_BSSID3)) +#define BIT_GET_BSSID3(x) (((x) >> BIT_SHIFT_BSSID3) & BIT_MASK_BSSID3) +#define BIT_SET_BSSID3(x, v) (BIT_CLEAR_BSSID3(x) | BIT_BSSID3(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BSSID3 (Offset 0x1638) */ + +#define BIT_SHIFT_BSSID3_V1 0 +#define BIT_MASK_BSSID3_V1 0xffffffffL +#define BIT_BSSID3_V1(x) (((x) & BIT_MASK_BSSID3_V1) << BIT_SHIFT_BSSID3_V1) +#define BITS_BSSID3_V1 (BIT_MASK_BSSID3_V1 << BIT_SHIFT_BSSID3_V1) +#define BIT_CLEAR_BSSID3_V1(x) ((x) & (~BITS_BSSID3_V1)) +#define BIT_GET_BSSID3_V1(x) (((x) >> BIT_SHIFT_BSSID3_V1) & BIT_MASK_BSSID3_V1) +#define BIT_SET_BSSID3_V1(x, v) (BIT_CLEAR_BSSID3_V1(x) | BIT_BSSID3_V1(v)) + +/* 2 REG_BSSID3_H (Offset 0x163C) */ + +#define BIT_SHIFT_BSSID3_H_V1 0 +#define BIT_MASK_BSSID3_H_V1 0xffff +#define BIT_BSSID3_H_V1(x) \ + (((x) & BIT_MASK_BSSID3_H_V1) << BIT_SHIFT_BSSID3_H_V1) +#define BITS_BSSID3_H_V1 (BIT_MASK_BSSID3_H_V1 << BIT_SHIFT_BSSID3_H_V1) +#define BIT_CLEAR_BSSID3_H_V1(x) ((x) & (~BITS_BSSID3_H_V1)) +#define BIT_GET_BSSID3_H_V1(x) \ + (((x) >> BIT_SHIFT_BSSID3_H_V1) & BIT_MASK_BSSID3_H_V1) +#define BIT_SET_BSSID3_H_V1(x, v) \ + (BIT_CLEAR_BSSID3_H_V1(x) | BIT_BSSID3_H_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_MACID4 (Offset 0x1640) */ + +#define BIT_SHIFT_MACID4 0 +#define BIT_MASK_MACID4 0xffffffffffffL +#define BIT_MACID4(x) (((x) & BIT_MASK_MACID4) << BIT_SHIFT_MACID4) +#define BITS_MACID4 (BIT_MASK_MACID4 << BIT_SHIFT_MACID4) +#define BIT_CLEAR_MACID4(x) ((x) & (~BITS_MACID4)) +#define BIT_GET_MACID4(x) (((x) >> BIT_SHIFT_MACID4) & BIT_MASK_MACID4) +#define BIT_SET_MACID4(x, v) (BIT_CLEAR_MACID4(x) | BIT_MACID4(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MACID4 (Offset 0x1640) */ + +#define BIT_SHIFT_MACID4_V1 0 +#define BIT_MASK_MACID4_V1 0xffffffffL +#define BIT_MACID4_V1(x) (((x) & BIT_MASK_MACID4_V1) << BIT_SHIFT_MACID4_V1) +#define BITS_MACID4_V1 (BIT_MASK_MACID4_V1 << BIT_SHIFT_MACID4_V1) +#define BIT_CLEAR_MACID4_V1(x) ((x) & (~BITS_MACID4_V1)) +#define BIT_GET_MACID4_V1(x) (((x) >> BIT_SHIFT_MACID4_V1) & BIT_MASK_MACID4_V1) +#define BIT_SET_MACID4_V1(x, v) (BIT_CLEAR_MACID4_V1(x) | BIT_MACID4_V1(v)) + +/* 2 REG_MACID4_H (Offset 0x1644) */ + +#define BIT_SHIFT_MACID4_H_V1 0 +#define BIT_MASK_MACID4_H_V1 0xffff +#define BIT_MACID4_H_V1(x) \ + (((x) & BIT_MASK_MACID4_H_V1) << BIT_SHIFT_MACID4_H_V1) +#define BITS_MACID4_H_V1 (BIT_MASK_MACID4_H_V1 << BIT_SHIFT_MACID4_H_V1) +#define BIT_CLEAR_MACID4_H_V1(x) ((x) & (~BITS_MACID4_H_V1)) +#define BIT_GET_MACID4_H_V1(x) \ + (((x) >> BIT_SHIFT_MACID4_H_V1) & BIT_MASK_MACID4_H_V1) +#define BIT_SET_MACID4_H_V1(x, v) \ + (BIT_CLEAR_MACID4_H_V1(x) | BIT_MACID4_H_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_BSSID4 (Offset 0x1648) */ + +#define BIT_SHIFT_BSSID4 0 +#define BIT_MASK_BSSID4 0xffffffffffffL +#define BIT_BSSID4(x) (((x) & BIT_MASK_BSSID4) << BIT_SHIFT_BSSID4) +#define BITS_BSSID4 (BIT_MASK_BSSID4 << BIT_SHIFT_BSSID4) +#define BIT_CLEAR_BSSID4(x) ((x) & (~BITS_BSSID4)) +#define BIT_GET_BSSID4(x) (((x) >> BIT_SHIFT_BSSID4) & BIT_MASK_BSSID4) +#define BIT_SET_BSSID4(x, v) (BIT_CLEAR_BSSID4(x) | BIT_BSSID4(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_BSSID4 (Offset 0x1648) */ + +#define BIT_SHIFT_BSSID4_V1 0 +#define BIT_MASK_BSSID4_V1 0xffffffffL +#define BIT_BSSID4_V1(x) (((x) & BIT_MASK_BSSID4_V1) << BIT_SHIFT_BSSID4_V1) +#define BITS_BSSID4_V1 (BIT_MASK_BSSID4_V1 << BIT_SHIFT_BSSID4_V1) +#define BIT_CLEAR_BSSID4_V1(x) ((x) & (~BITS_BSSID4_V1)) +#define BIT_GET_BSSID4_V1(x) (((x) >> BIT_SHIFT_BSSID4_V1) & BIT_MASK_BSSID4_V1) +#define BIT_SET_BSSID4_V1(x, v) (BIT_CLEAR_BSSID4_V1(x) | BIT_BSSID4_V1(v)) + +/* 2 REG_BSSID4_H (Offset 0x164C) */ + +#define BIT_SHIFT_BSSID4_H_V1 0 +#define BIT_MASK_BSSID4_H_V1 0xffff +#define BIT_BSSID4_H_V1(x) \ + (((x) & BIT_MASK_BSSID4_H_V1) << BIT_SHIFT_BSSID4_H_V1) +#define BITS_BSSID4_H_V1 (BIT_MASK_BSSID4_H_V1 << BIT_SHIFT_BSSID4_H_V1) +#define BIT_CLEAR_BSSID4_H_V1(x) ((x) & (~BITS_BSSID4_H_V1)) +#define BIT_GET_BSSID4_H_V1(x) \ + (((x) >> BIT_SHIFT_BSSID4_H_V1) & BIT_MASK_BSSID4_H_V1) +#define BIT_SET_BSSID4_H_V1(x, v) \ + (BIT_CLEAR_BSSID4_H_V1(x) | BIT_BSSID4_H_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_NOA_REPORT (Offset 0x1650) */ + +#define BIT_SHIFT_NOA_RPT 0 +#define BIT_MASK_NOA_RPT 0xffffffffL +#define BIT_NOA_RPT(x) (((x) & BIT_MASK_NOA_RPT) << BIT_SHIFT_NOA_RPT) +#define BITS_NOA_RPT (BIT_MASK_NOA_RPT << BIT_SHIFT_NOA_RPT) +#define BIT_CLEAR_NOA_RPT(x) ((x) & (~BITS_NOA_RPT)) +#define BIT_GET_NOA_RPT(x) (((x) >> BIT_SHIFT_NOA_RPT) & BIT_MASK_NOA_RPT) +#define BIT_SET_NOA_RPT(x, v) (BIT_CLEAR_NOA_RPT(x) | BIT_NOA_RPT(v)) + +/* 2 REG_NOA_REPORT_1 (Offset 0x1654) */ + +#define BIT_SHIFT_NOA_RPT_1 0 +#define BIT_MASK_NOA_RPT_1 0xffffffffL +#define BIT_NOA_RPT_1(x) (((x) & BIT_MASK_NOA_RPT_1) << BIT_SHIFT_NOA_RPT_1) +#define BITS_NOA_RPT_1 (BIT_MASK_NOA_RPT_1 << BIT_SHIFT_NOA_RPT_1) +#define BIT_CLEAR_NOA_RPT_1(x) ((x) & (~BITS_NOA_RPT_1)) +#define BIT_GET_NOA_RPT_1(x) (((x) >> BIT_SHIFT_NOA_RPT_1) & BIT_MASK_NOA_RPT_1) +#define BIT_SET_NOA_RPT_1(x, v) (BIT_CLEAR_NOA_RPT_1(x) | BIT_NOA_RPT_1(v)) + +/* 2 REG_NOA_REPORT_2 (Offset 0x1658) */ + +#define BIT_SHIFT_NOA_RPT_2 0 +#define BIT_MASK_NOA_RPT_2 0xffffffffL +#define BIT_NOA_RPT_2(x) (((x) & BIT_MASK_NOA_RPT_2) << BIT_SHIFT_NOA_RPT_2) +#define BITS_NOA_RPT_2 (BIT_MASK_NOA_RPT_2 << BIT_SHIFT_NOA_RPT_2) +#define BIT_CLEAR_NOA_RPT_2(x) ((x) & (~BITS_NOA_RPT_2)) +#define BIT_GET_NOA_RPT_2(x) (((x) >> BIT_SHIFT_NOA_RPT_2) & BIT_MASK_NOA_RPT_2) +#define BIT_SET_NOA_RPT_2(x, v) (BIT_CLEAR_NOA_RPT_2(x) | BIT_NOA_RPT_2(v)) + +/* 2 REG_NOA_REPORT_3 (Offset 0x165C) */ + +#define BIT_SHIFT_NOA_RPT_3 0 +#define BIT_MASK_NOA_RPT_3 0xff +#define BIT_NOA_RPT_3(x) (((x) & BIT_MASK_NOA_RPT_3) << BIT_SHIFT_NOA_RPT_3) +#define BITS_NOA_RPT_3 (BIT_MASK_NOA_RPT_3 << BIT_SHIFT_NOA_RPT_3) +#define BIT_CLEAR_NOA_RPT_3(x) ((x) & (~BITS_NOA_RPT_3)) +#define BIT_GET_NOA_RPT_3(x) (((x) >> BIT_SHIFT_NOA_RPT_3) & BIT_MASK_NOA_RPT_3) +#define BIT_SET_NOA_RPT_3(x, v) (BIT_CLEAR_NOA_RPT_3(x) | BIT_NOA_RPT_3(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI3_WMAC_TCRPWRMGT_HWCTL_EN BIT(15) +#define BIT_CLI3_WMAC_TCRPWRMGT_HWDATA_EN BIT(14) +#define BIT_CLI3_WMAC_TCRPWRMGT_HWACT_EN BIT(13) +#define BIT_CLI3_PWR_ST_V1 BIT(12) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWCTL_EN BIT(11) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWDATA_EN BIT(10) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWACT_EN BIT(9) +#define BIT_CLI2_PWR_ST_V1 BIT(8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI3_PWRBIT_OW_EN BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI1_WMAC_TCRPWRMGT_HWCTL_EN BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI3_PWR_ST BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI1_WMAC_TCRPWRMGT_HWDATA_EN BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI2_PWRBIT_OW_EN BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI1_WMAC_TCRPWRMGT_HWACT_EN BIT(5) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI2_PWR_ST BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI1_PWR_ST_V1 BIT(4) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI1_PWRBIT_OW_EN BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI0_WMAC_TCRPWRMGT_HWCTL_EN BIT(3) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI1_PWR_ST BIT(2) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI0_WMAC_TCRPWRMGT_HWDATA_EN BIT(2) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI0_PWRBIT_OW_EN BIT(1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI0_WMAC_TCRPWRMGT_HWACT_EN BIT(1) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI0_PWR_ST BIT(0) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PWRBIT_SETTING (Offset 0x1660) */ + +#define BIT_CLI0_PWR_ST_V1 BIT(0) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_MACRX_HANG_TIMER_CONTROL (Offset 0x1661) */ + +#define BIT_TIMEOUT_COUNTER_EN BIT(7) +#define BIT_RESET_FIFO_CONTROL BIT(5) + +#define BIT_SHIFT_COUNT_TIMEOUT 0 +#define BIT_MASK_COUNT_TIMEOUT 0x1f +#define BIT_COUNT_TIMEOUT(x) \ + (((x) & BIT_MASK_COUNT_TIMEOUT) << BIT_SHIFT_COUNT_TIMEOUT) +#define BITS_COUNT_TIMEOUT (BIT_MASK_COUNT_TIMEOUT << BIT_SHIFT_COUNT_TIMEOUT) +#define BIT_CLEAR_COUNT_TIMEOUT(x) ((x) & (~BITS_COUNT_TIMEOUT)) +#define BIT_GET_COUNT_TIMEOUT(x) \ + (((x) >> BIT_SHIFT_COUNT_TIMEOUT) & BIT_MASK_COUNT_TIMEOUT) +#define BIT_SET_COUNT_TIMEOUT(x, v) \ + (BIT_CLEAR_COUNT_TIMEOUT(x) | BIT_COUNT_TIMEOUT(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_FIX_MSDU_TAIL_WR BIT(12) +#define BIT_FIX_MSDU_SHIFT BIT(11) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_WMAC_RXRST_NDP_TIMEOUT BIT(11) +#define BIT_WMAC_NDP_STANDBY_WAIT_RXEND BIT(10) +#define BIT_DUMMY_FCS_READY_MASK_EN BIT(9) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_RXFIFO_GNT_CUT BIT(8) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_DUMMY_RXD_FCS_ERROR_MASK_EN_V1 BIT(7) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_WMAC_EXT_DBG_SEL_V1 BIT(6) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_WMAC_FIX_FIRST_MPDU_WITH_PHYSTS BIT(5) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_RX_DMA_BYPASS_CHECK_DATABYPASS_CHECK_DATA BIT(4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_DUMMY_RXD_FCS_ERROR_MASK_EN BIT(4) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_RX_DMA_BYPASS_CHECK_MGTBIT_RX_DMA_BYPASS_CHECK_MGT BIT(3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_PATTERN_MATCH_FIX_EN BIT(3) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_GENERAL_OPTION (Offset 0x1664) */ + +#define BIT_TXSERV_FIELD_SEL BIT(2) +#define BIT_RXVHT_LEN_SEL BIT(1) +#define BIT_RXMIC_PROTECT_EN BIT(0) + +#define BIT_SHIFT_WMAC_MULBK_PAGE_SIZE 0 +#define BIT_MASK_WMAC_MULBK_PAGE_SIZE 0xff +#define BIT_WMAC_MULBK_PAGE_SIZE(x) \ + (((x) & BIT_MASK_WMAC_MULBK_PAGE_SIZE) \ + << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE) +#define BITS_WMAC_MULBK_PAGE_SIZE \ + (BIT_MASK_WMAC_MULBK_PAGE_SIZE << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE) +#define BIT_CLEAR_WMAC_MULBK_PAGE_SIZE(x) ((x) & (~BITS_WMAC_MULBK_PAGE_SIZE)) +#define BIT_GET_WMAC_MULBK_PAGE_SIZE(x) \ + (((x) >> BIT_SHIFT_WMAC_MULBK_PAGE_SIZE) & \ + BIT_MASK_WMAC_MULBK_PAGE_SIZE) +#define BIT_SET_WMAC_MULBK_PAGE_SIZE(x, v) \ + (BIT_CLEAR_WMAC_MULBK_PAGE_SIZE(x) | BIT_WMAC_MULBK_PAGE_SIZE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWPHYFF_RCR (Offset 0x1668) */ + +#define BIT_RCR2_AAMSDU BIT(25) +#define BIT_RCR2_CBSSID_BCN BIT(24) +#define BIT_RCR2_ACRC32 BIT(23) +#define BIT_RCR2_TA_BCN BIT(22) +#define BIT_RCR2_CBSSID_DATA BIT(21) +#define BIT_RCR2_ADD3 BIT(20) +#define BIT_RCR2_AB BIT(19) +#define BIT_RCR2_AM BIT(18) +#define BIT_RCR2_APM BIT(17) +#define BIT_RCR2_AAP BIT(16) +#define BIT_RCR1_AAMSDU BIT(9) +#define BIT_RCR1_CBSSID_BCN BIT(8) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/* 2 REG_RXAI_CTRL (Offset 0x1668) */ + +#define BIT_RXAI_INFO_RST BIT(7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWPHYFF_RCR (Offset 0x1668) */ + +#define BIT_RCR1_ACRC32 BIT(7) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/* 2 REG_RXAI_CTRL (Offset 0x1668) */ + +#define BIT_RXAI_PRTCT_REL BIT(6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWPHYFF_RCR (Offset 0x1668) */ + +#define BIT_RCR1_TA_BCN BIT(6) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/* 2 REG_RXAI_CTRL (Offset 0x1668) */ + +#define BIT_RXAI_PRTCT_VIO BIT(5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWPHYFF_RCR (Offset 0x1668) */ + +#define BIT_RCR1_CBSSID_DATA BIT(5) +#define BIT_RCR1_ADD3 BIT(4) +#define BIT_RCR1_AB BIT(3) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/* 2 REG_RXAI_CTRL (Offset 0x1668) */ + +#define BIT_RXAI_PRTCT_SEL BIT(2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWPHYFF_RCR (Offset 0x1668) */ + +#define BIT_RCR1_AM BIT(2) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/* 2 REG_RXAI_CTRL (Offset 0x1668) */ + +#define BIT_RXAI_AGG_CHKEN BIT(1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWPHYFF_RCR (Offset 0x1668) */ + +#define BIT_RCR1_APM BIT(1) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/* 2 REG_RXAI_CTRL (Offset 0x1668) */ + +#define BIT_RXAI_ADDR_CHKEN BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_FWPHYFF_RCR (Offset 0x1668) */ + +#define BIT_RCR1_AAP BIT(0) + +/* 2 REG_ADDRCAM_WRITE_CONTENT (Offset 0x166C) */ + +#define BIT_SHIFT_ADDRCAM_WDATA 0 +#define BIT_MASK_ADDRCAM_WDATA 0xffffffffL +#define BIT_ADDRCAM_WDATA(x) \ + (((x) & BIT_MASK_ADDRCAM_WDATA) << BIT_SHIFT_ADDRCAM_WDATA) +#define BITS_ADDRCAM_WDATA (BIT_MASK_ADDRCAM_WDATA << BIT_SHIFT_ADDRCAM_WDATA) +#define BIT_CLEAR_ADDRCAM_WDATA(x) ((x) & (~BITS_ADDRCAM_WDATA)) +#define BIT_GET_ADDRCAM_WDATA(x) \ + (((x) >> BIT_SHIFT_ADDRCAM_WDATA) & BIT_MASK_ADDRCAM_WDATA) +#define BIT_SET_ADDRCAM_WDATA(x, v) \ + (BIT_CLEAR_ADDRCAM_WDATA(x) | BIT_ADDRCAM_WDATA(v)) + +/* 2 REG_ADDRCAM_READ_CONTENT (Offset 0x1670) */ + +#define BIT_SHIFT_ADDRCAM_RDATA 0 +#define BIT_MASK_ADDRCAM_RDATA 0xffffffffL +#define BIT_ADDRCAM_RDATA(x) \ + (((x) & BIT_MASK_ADDRCAM_RDATA) << BIT_SHIFT_ADDRCAM_RDATA) +#define BITS_ADDRCAM_RDATA (BIT_MASK_ADDRCAM_RDATA << BIT_SHIFT_ADDRCAM_RDATA) +#define BIT_CLEAR_ADDRCAM_RDATA(x) ((x) & (~BITS_ADDRCAM_RDATA)) +#define BIT_GET_ADDRCAM_RDATA(x) \ + (((x) >> BIT_SHIFT_ADDRCAM_RDATA) & BIT_MASK_ADDRCAM_RDATA) +#define BIT_SET_ADDRCAM_RDATA(x, v) \ + (BIT_CLEAR_ADDRCAM_RDATA(x) | BIT_ADDRCAM_RDATA(v)) + +/* 2 REG_ADDRCAM_CFG (Offset 0x1674) */ + +#define BIT_ADDRCAM_POLL BIT(31) +#define BIT__ADDRCAM_WT_EN BIT(30) +#define BIT_CLRADDRCAM BIT(29) + +#define BIT_SHIFT__ADDRCAM_ADDR 8 +#define BIT_MASK__ADDRCAM_ADDR 0x3ff +#define BIT__ADDRCAM_ADDR(x) \ + (((x) & BIT_MASK__ADDRCAM_ADDR) << BIT_SHIFT__ADDRCAM_ADDR) +#define BITS__ADDRCAM_ADDR (BIT_MASK__ADDRCAM_ADDR << BIT_SHIFT__ADDRCAM_ADDR) +#define BIT_CLEAR__ADDRCAM_ADDR(x) ((x) & (~BITS__ADDRCAM_ADDR)) +#define BIT_GET__ADDRCAM_ADDR(x) \ + (((x) >> BIT_SHIFT__ADDRCAM_ADDR) & BIT_MASK__ADDRCAM_ADDR) +#define BIT_SET__ADDRCAM_ADDR(x, v) \ + (BIT_CLEAR__ADDRCAM_ADDR(x) | BIT__ADDRCAM_ADDR(v)) + +#define BIT_SHIFT_ADDRCAM_RANGE 0 +#define BIT_MASK_ADDRCAM_RANGE 0x7f +#define BIT_ADDRCAM_RANGE(x) \ + (((x) & BIT_MASK_ADDRCAM_RANGE) << BIT_SHIFT_ADDRCAM_RANGE) +#define BITS_ADDRCAM_RANGE (BIT_MASK_ADDRCAM_RANGE << BIT_SHIFT_ADDRCAM_RANGE) +#define BIT_CLEAR_ADDRCAM_RANGE(x) ((x) & (~BITS_ADDRCAM_RANGE)) +#define BIT_GET_ADDRCAM_RANGE(x) \ + (((x) >> BIT_SHIFT_ADDRCAM_RANGE) & BIT_MASK_ADDRCAM_RANGE) +#define BIT_SET_ADDRCAM_RANGE(x, v) \ + (BIT_CLEAR_ADDRCAM_RANGE(x) | BIT_ADDRCAM_RANGE(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CSI_RRSR (Offset 0x1678) */ + +#define BIT_CSI_LDPC_EN BIT(29) +#define BIT_CSI_STBC_EN BIT(28) + +#define BIT_SHIFT_CSI_RRSC_BITMAP 4 +#define BIT_MASK_CSI_RRSC_BITMAP 0xffffff +#define BIT_CSI_RRSC_BITMAP(x) \ + (((x) & BIT_MASK_CSI_RRSC_BITMAP) << BIT_SHIFT_CSI_RRSC_BITMAP) +#define BITS_CSI_RRSC_BITMAP \ + (BIT_MASK_CSI_RRSC_BITMAP << BIT_SHIFT_CSI_RRSC_BITMAP) +#define BIT_CLEAR_CSI_RRSC_BITMAP(x) ((x) & (~BITS_CSI_RRSC_BITMAP)) +#define BIT_GET_CSI_RRSC_BITMAP(x) \ + (((x) >> BIT_SHIFT_CSI_RRSC_BITMAP) & BIT_MASK_CSI_RRSC_BITMAP) +#define BIT_SET_CSI_RRSC_BITMAP(x, v) \ + (BIT_CLEAR_CSI_RRSC_BITMAP(x) | BIT_CSI_RRSC_BITMAP(v)) + +#define BIT_SHIFT_OFDM_LEN_TH 0 +#define BIT_MASK_OFDM_LEN_TH 0xf +#define BIT_OFDM_LEN_TH(x) \ + (((x) & BIT_MASK_OFDM_LEN_TH) << BIT_SHIFT_OFDM_LEN_TH) +#define BITS_OFDM_LEN_TH (BIT_MASK_OFDM_LEN_TH << BIT_SHIFT_OFDM_LEN_TH) +#define BIT_CLEAR_OFDM_LEN_TH(x) ((x) & (~BITS_OFDM_LEN_TH)) +#define BIT_GET_OFDM_LEN_TH(x) \ + (((x) >> BIT_SHIFT_OFDM_LEN_TH) & BIT_MASK_OFDM_LEN_TH) +#define BIT_SET_OFDM_LEN_TH(x, v) \ + (BIT_CLEAR_OFDM_LEN_TH(x) | BIT_OFDM_LEN_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_MU_BF_OPTION (Offset 0x167C) */ + +#define BIT_BIT_WMAC_TXMU_ACKPOLICY_EN BIT(6) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_MU_BF_OPTION (Offset 0x167C) */ + +#define BIT_WMAC_TXMU_ACKPOLICY_EN BIT(6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_PAUSE_BB_CLR_TH (Offset 0x167D) */ + +#define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH 0 +#define BIT_MASK_WMAC_PAUSE_BB_CLR_TH 0xff +#define BIT_WMAC_PAUSE_BB_CLR_TH(x) \ + (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH) \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH) +#define BITS_WMAC_PAUSE_BB_CLR_TH \ + (BIT_MASK_WMAC_PAUSE_BB_CLR_TH << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH) +#define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH(x) ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH)) +#define BIT_GET_WMAC_PAUSE_BB_CLR_TH(x) \ + (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH) & \ + BIT_MASK_WMAC_PAUSE_BB_CLR_TH) +#define BIT_SET_WMAC_PAUSE_BB_CLR_TH(x, v) \ + (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH(x) | BIT_WMAC_PAUSE_BB_CLR_TH(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_MU_ARB (Offset 0x167E) */ + +#define BIT_WMAC_ARB_HW_ADAPT_EN BIT(7) +#define BIT_WMAC_ARB_SW_EN BIT(6) + +#define BIT_SHIFT_WMAC_ARB_SW_STATE 0 +#define BIT_MASK_WMAC_ARB_SW_STATE 0x3f +#define BIT_WMAC_ARB_SW_STATE(x) \ + (((x) & BIT_MASK_WMAC_ARB_SW_STATE) << BIT_SHIFT_WMAC_ARB_SW_STATE) +#define BITS_WMAC_ARB_SW_STATE \ + (BIT_MASK_WMAC_ARB_SW_STATE << BIT_SHIFT_WMAC_ARB_SW_STATE) +#define BIT_CLEAR_WMAC_ARB_SW_STATE(x) ((x) & (~BITS_WMAC_ARB_SW_STATE)) +#define BIT_GET_WMAC_ARB_SW_STATE(x) \ + (((x) >> BIT_SHIFT_WMAC_ARB_SW_STATE) & BIT_MASK_WMAC_ARB_SW_STATE) +#define BIT_SET_WMAC_ARB_SW_STATE(x, v) \ + (BIT_CLEAR_WMAC_ARB_SW_STATE(x) | BIT_WMAC_ARB_SW_STATE(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WMAC_MU_OPTION (Offset 0x167F) */ + +#define BIT_NOCHK_BFPOLL_BMP BIT(7) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_MU_OPTION (Offset 0x167F) */ + +#define BIT_SHIFT_WMAC_MU_DBGSEL 5 +#define BIT_MASK_WMAC_MU_DBGSEL 0x3 +#define BIT_WMAC_MU_DBGSEL(x) \ + (((x) & BIT_MASK_WMAC_MU_DBGSEL) << BIT_SHIFT_WMAC_MU_DBGSEL) +#define BITS_WMAC_MU_DBGSEL \ + (BIT_MASK_WMAC_MU_DBGSEL << BIT_SHIFT_WMAC_MU_DBGSEL) +#define BIT_CLEAR_WMAC_MU_DBGSEL(x) ((x) & (~BITS_WMAC_MU_DBGSEL)) +#define BIT_GET_WMAC_MU_DBGSEL(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_DBGSEL) & BIT_MASK_WMAC_MU_DBGSEL) +#define BIT_SET_WMAC_MU_DBGSEL(x, v) \ + (BIT_CLEAR_WMAC_MU_DBGSEL(x) | BIT_WMAC_MU_DBGSEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_MU_OPTION (Offset 0x167F) */ + +#define BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT 0 +#define BIT_MASK_WMAC_MU_CPRD_TIMEOUT 0x1f +#define BIT_WMAC_MU_CPRD_TIMEOUT(x) \ + (((x) & BIT_MASK_WMAC_MU_CPRD_TIMEOUT) \ + << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT) +#define BITS_WMAC_MU_CPRD_TIMEOUT \ + (BIT_MASK_WMAC_MU_CPRD_TIMEOUT << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT) +#define BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT(x) ((x) & (~BITS_WMAC_MU_CPRD_TIMEOUT)) +#define BIT_GET_WMAC_MU_CPRD_TIMEOUT(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT) & \ + BIT_MASK_WMAC_MU_CPRD_TIMEOUT) +#define BIT_SET_WMAC_MU_CPRD_TIMEOUT(x, v) \ + (BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT(x) | BIT_WMAC_MU_CPRD_TIMEOUT(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_MU_BF_CTL (Offset 0x1680) */ + +#define BIT_WMAC_INVLD_BFPRT_CHK BIT(15) +#define BIT_WMAC_RETXBFRPTSEQ_UPD BIT(14) + +#define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL 12 +#define BIT_MASK_WMAC_MU_BFRPTSEG_SEL 0x3 +#define BIT_WMAC_MU_BFRPTSEG_SEL(x) \ + (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL) \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL) +#define BITS_WMAC_MU_BFRPTSEG_SEL \ + (BIT_MASK_WMAC_MU_BFRPTSEG_SEL << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL) +#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL(x) ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL)) +#define BIT_GET_WMAC_MU_BFRPTSEG_SEL(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL) & \ + BIT_MASK_WMAC_MU_BFRPTSEG_SEL) +#define BIT_SET_WMAC_MU_BFRPTSEG_SEL(x, v) \ + (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL(x) | BIT_WMAC_MU_BFRPTSEG_SEL(v)) + +#define BIT_SHIFT_WMAC_MU_BF_MYAID 0 +#define BIT_MASK_WMAC_MU_BF_MYAID 0xfff +#define BIT_WMAC_MU_BF_MYAID(x) \ + (((x) & BIT_MASK_WMAC_MU_BF_MYAID) << BIT_SHIFT_WMAC_MU_BF_MYAID) +#define BITS_WMAC_MU_BF_MYAID \ + (BIT_MASK_WMAC_MU_BF_MYAID << BIT_SHIFT_WMAC_MU_BF_MYAID) +#define BIT_CLEAR_WMAC_MU_BF_MYAID(x) ((x) & (~BITS_WMAC_MU_BF_MYAID)) +#define BIT_GET_WMAC_MU_BF_MYAID(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID) & BIT_MASK_WMAC_MU_BF_MYAID) +#define BIT_SET_WMAC_MU_BF_MYAID(x, v) \ + (BIT_CLEAR_WMAC_MU_BF_MYAID(x) | BIT_WMAC_MU_BF_MYAID(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_MU_BFRPT_PARA (Offset 0x1682) */ + +#define BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1 13 +#define BIT_MASK_BFRPT_PARA_USERID_SEL_V1 0x7 +#define BIT_BFRPT_PARA_USERID_SEL_V1(x) \ + (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_V1) \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1) +#define BITS_BFRPT_PARA_USERID_SEL_V1 \ + (BIT_MASK_BFRPT_PARA_USERID_SEL_V1 \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1) +#define BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1(x) \ + ((x) & (~BITS_BFRPT_PARA_USERID_SEL_V1)) +#define BIT_GET_BFRPT_PARA_USERID_SEL_V1(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1) & \ + BIT_MASK_BFRPT_PARA_USERID_SEL_V1) +#define BIT_SET_BFRPT_PARA_USERID_SEL_V1(x, v) \ + (BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1(x) | \ + BIT_BFRPT_PARA_USERID_SEL_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT) + +/* 2 REG_WMAC_MU_BFRPT_PARA (Offset 0x1682) */ + +#define BIT_SHIFT_BFRPT_PARA_USERID_SEL 12 +#define BIT_MASK_BFRPT_PARA_USERID_SEL 0x7 +#define BIT_BFRPT_PARA_USERID_SEL(x) \ + (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL) \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL) +#define BITS_BFRPT_PARA_USERID_SEL \ + (BIT_MASK_BFRPT_PARA_USERID_SEL << BIT_SHIFT_BFRPT_PARA_USERID_SEL) +#define BIT_CLEAR_BFRPT_PARA_USERID_SEL(x) ((x) & (~BITS_BFRPT_PARA_USERID_SEL)) +#define BIT_GET_BFRPT_PARA_USERID_SEL(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL) & \ + BIT_MASK_BFRPT_PARA_USERID_SEL) +#define BIT_SET_BFRPT_PARA_USERID_SEL(x, v) \ + (BIT_CLEAR_BFRPT_PARA_USERID_SEL(x) | BIT_BFRPT_PARA_USERID_SEL(v)) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_MU_BFRPT_PARA (Offset 0x1682) */ + +#define BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL 12 +#define BIT_MASK_BIT_BFRPT_PARA_USERID_SEL 0x7 +#define BIT_BIT_BFRPT_PARA_USERID_SEL(x) \ + (((x) & BIT_MASK_BIT_BFRPT_PARA_USERID_SEL) \ + << BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL) +#define BITS_BIT_BFRPT_PARA_USERID_SEL \ + (BIT_MASK_BIT_BFRPT_PARA_USERID_SEL \ + << BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL) +#define BIT_CLEAR_BIT_BFRPT_PARA_USERID_SEL(x) \ + ((x) & (~BITS_BIT_BFRPT_PARA_USERID_SEL)) +#define BIT_GET_BIT_BFRPT_PARA_USERID_SEL(x) \ + (((x) >> BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL) & \ + BIT_MASK_BIT_BFRPT_PARA_USERID_SEL) +#define BIT_SET_BIT_BFRPT_PARA_USERID_SEL(x, v) \ + (BIT_CLEAR_BIT_BFRPT_PARA_USERID_SEL(x) | \ + BIT_BIT_BFRPT_PARA_USERID_SEL(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_MU_BFRPT_PARA (Offset 0x1682) */ + +#define BIT_SHIFT_BFRPT_PARA 0 +#define BIT_MASK_BFRPT_PARA 0xfff +#define BIT_BFRPT_PARA(x) (((x) & BIT_MASK_BFRPT_PARA) << BIT_SHIFT_BFRPT_PARA) +#define BITS_BFRPT_PARA (BIT_MASK_BFRPT_PARA << BIT_SHIFT_BFRPT_PARA) +#define BIT_CLEAR_BFRPT_PARA(x) ((x) & (~BITS_BFRPT_PARA)) +#define BIT_GET_BFRPT_PARA(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA) & BIT_MASK_BFRPT_PARA) +#define BIT_SET_BFRPT_PARA(x, v) (BIT_CLEAR_BFRPT_PARA(x) | BIT_BFRPT_PARA(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_MU_BFRPT_PARA (Offset 0x1682) */ + +#define BIT_SHIFT_BFRPT_PARA_V1 0 +#define BIT_MASK_BFRPT_PARA_V1 0x1fff +#define BIT_BFRPT_PARA_V1(x) \ + (((x) & BIT_MASK_BFRPT_PARA_V1) << BIT_SHIFT_BFRPT_PARA_V1) +#define BITS_BFRPT_PARA_V1 (BIT_MASK_BFRPT_PARA_V1 << BIT_SHIFT_BFRPT_PARA_V1) +#define BIT_CLEAR_BFRPT_PARA_V1(x) ((x) & (~BITS_BFRPT_PARA_V1)) +#define BIT_GET_BFRPT_PARA_V1(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_V1) & BIT_MASK_BFRPT_PARA_V1) +#define BIT_SET_BFRPT_PARA_V1(x, v) \ + (BIT_CLEAR_BFRPT_PARA_V1(x) | BIT_BFRPT_PARA_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2 (Offset 0x1684) */ + +#define BIT_STATUS_BFEE2 BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2 (Offset 0x1684) */ + +#define BIT_WMAC_MU_BFEE2_EN BIT(9) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2 (Offset 0x1684) */ + +#define BIT_WMAC_MU_BFEE2_USER_EN BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2 (Offset 0x1684) */ + +#define BIT_SHIFT_WMAC_MU_BFEE2_AID 0 +#define BIT_MASK_WMAC_MU_BFEE2_AID 0x1ff +#define BIT_WMAC_MU_BFEE2_AID(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE2_AID) << BIT_SHIFT_WMAC_MU_BFEE2_AID) +#define BITS_WMAC_MU_BFEE2_AID \ + (BIT_MASK_WMAC_MU_BFEE2_AID << BIT_SHIFT_WMAC_MU_BFEE2_AID) +#define BIT_CLEAR_WMAC_MU_BFEE2_AID(x) ((x) & (~BITS_WMAC_MU_BFEE2_AID)) +#define BIT_GET_WMAC_MU_BFEE2_AID(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID) & BIT_MASK_WMAC_MU_BFEE2_AID) +#define BIT_SET_WMAC_MU_BFEE2_AID(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE2_AID(x) | BIT_WMAC_MU_BFEE2_AID(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3 (Offset 0x1686) */ + +#define BIT_STATUS_BFEE3 BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3 (Offset 0x1686) */ + +#define BIT_WMAC_MU_BFEE3_EN BIT(9) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3 (Offset 0x1686) */ + +#define BIT_WMAC_MU_BFEE3_USER_EN BIT(9) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3 (Offset 0x1686) */ + +#define BIT_SHIFT_WMAC_MU_BFEE3_AID 0 +#define BIT_MASK_WMAC_MU_BFEE3_AID 0x1ff +#define BIT_WMAC_MU_BFEE3_AID(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE3_AID) << BIT_SHIFT_WMAC_MU_BFEE3_AID) +#define BITS_WMAC_MU_BFEE3_AID \ + (BIT_MASK_WMAC_MU_BFEE3_AID << BIT_SHIFT_WMAC_MU_BFEE3_AID) +#define BIT_CLEAR_WMAC_MU_BFEE3_AID(x) ((x) & (~BITS_WMAC_MU_BFEE3_AID)) +#define BIT_GET_WMAC_MU_BFEE3_AID(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID) & BIT_MASK_WMAC_MU_BFEE3_AID) +#define BIT_SET_WMAC_MU_BFEE3_AID(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE3_AID(x) | BIT_WMAC_MU_BFEE3_AID(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4 (Offset 0x1688) */ + +#define BIT_STATUS_BFEE4 BIT(10) +#define BIT_WMAC_MU_BFEE4_EN BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE4_AID 0 +#define BIT_MASK_WMAC_MU_BFEE4_AID 0x1ff +#define BIT_WMAC_MU_BFEE4_AID(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE4_AID) << BIT_SHIFT_WMAC_MU_BFEE4_AID) +#define BITS_WMAC_MU_BFEE4_AID \ + (BIT_MASK_WMAC_MU_BFEE4_AID << BIT_SHIFT_WMAC_MU_BFEE4_AID) +#define BIT_CLEAR_WMAC_MU_BFEE4_AID(x) ((x) & (~BITS_WMAC_MU_BFEE4_AID)) +#define BIT_GET_WMAC_MU_BFEE4_AID(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID) & BIT_MASK_WMAC_MU_BFEE4_AID) +#define BIT_SET_WMAC_MU_BFEE4_AID(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE4_AID(x) | BIT_WMAC_MU_BFEE4_AID(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5 (Offset 0x168A) */ + +#define BIT_STATUS_BFEE5 BIT(10) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5 (Offset 0x168A) */ + +#define BIT_BIT_STATUS_BFEE5 BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5 (Offset 0x168A) */ + +#define BIT_WMAC_MU_BFEE5_EN BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE5_AID 0 +#define BIT_MASK_WMAC_MU_BFEE5_AID 0x1ff +#define BIT_WMAC_MU_BFEE5_AID(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE5_AID) << BIT_SHIFT_WMAC_MU_BFEE5_AID) +#define BITS_WMAC_MU_BFEE5_AID \ + (BIT_MASK_WMAC_MU_BFEE5_AID << BIT_SHIFT_WMAC_MU_BFEE5_AID) +#define BIT_CLEAR_WMAC_MU_BFEE5_AID(x) ((x) & (~BITS_WMAC_MU_BFEE5_AID)) +#define BIT_GET_WMAC_MU_BFEE5_AID(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID) & BIT_MASK_WMAC_MU_BFEE5_AID) +#define BIT_SET_WMAC_MU_BFEE5_AID(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE5_AID(x) | BIT_WMAC_MU_BFEE5_AID(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6 (Offset 0x168C) */ + +#define BIT_STATUS_BFEE6 BIT(10) +#define BIT_WMAC_MU_BFEE6_EN BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE6_AID 0 +#define BIT_MASK_WMAC_MU_BFEE6_AID 0x1ff +#define BIT_WMAC_MU_BFEE6_AID(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE6_AID) << BIT_SHIFT_WMAC_MU_BFEE6_AID) +#define BITS_WMAC_MU_BFEE6_AID \ + (BIT_MASK_WMAC_MU_BFEE6_AID << BIT_SHIFT_WMAC_MU_BFEE6_AID) +#define BIT_CLEAR_WMAC_MU_BFEE6_AID(x) ((x) & (~BITS_WMAC_MU_BFEE6_AID)) +#define BIT_GET_WMAC_MU_BFEE6_AID(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID) & BIT_MASK_WMAC_MU_BFEE6_AID) +#define BIT_SET_WMAC_MU_BFEE6_AID(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE6_AID(x) | BIT_WMAC_MU_BFEE6_AID(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7 (Offset 0x168E) */ + +#define BIT_BIT_STATUS_BFEE4 BIT(10) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7 (Offset 0x168E) */ + +#define BIT_STATUS_BFEE7 BIT(10) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7 (Offset 0x168E) */ + +#define BIT_WMAC_MU_BFEE7_EN BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE7_AID 0 +#define BIT_MASK_WMAC_MU_BFEE7_AID 0x1ff +#define BIT_WMAC_MU_BFEE7_AID(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE7_AID) << BIT_SHIFT_WMAC_MU_BFEE7_AID) +#define BITS_WMAC_MU_BFEE7_AID \ + (BIT_MASK_WMAC_MU_BFEE7_AID << BIT_SHIFT_WMAC_MU_BFEE7_AID) +#define BIT_CLEAR_WMAC_MU_BFEE7_AID(x) ((x) & (~BITS_WMAC_MU_BFEE7_AID)) +#define BIT_GET_WMAC_MU_BFEE7_AID(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID) & BIT_MASK_WMAC_MU_BFEE7_AID) +#define BIT_SET_WMAC_MU_BFEE7_AID(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE7_AID(x) | BIT_WMAC_MU_BFEE7_AID(v)) + +/* 2 REG_WMAC_BB_STOP_RX_COUNTER (Offset 0x1690) */ + +#define BIT_RST_ALL_COUNTER BIT(31) + +#define BIT_SHIFT_ABORT_RX_VBON_COUNTER 16 +#define BIT_MASK_ABORT_RX_VBON_COUNTER 0xff +#define BIT_ABORT_RX_VBON_COUNTER(x) \ + (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER) \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER) +#define BITS_ABORT_RX_VBON_COUNTER \ + (BIT_MASK_ABORT_RX_VBON_COUNTER << BIT_SHIFT_ABORT_RX_VBON_COUNTER) +#define BIT_CLEAR_ABORT_RX_VBON_COUNTER(x) ((x) & (~BITS_ABORT_RX_VBON_COUNTER)) +#define BIT_GET_ABORT_RX_VBON_COUNTER(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER) & \ + BIT_MASK_ABORT_RX_VBON_COUNTER) +#define BIT_SET_ABORT_RX_VBON_COUNTER(x, v) \ + (BIT_CLEAR_ABORT_RX_VBON_COUNTER(x) | BIT_ABORT_RX_VBON_COUNTER(v)) + +#define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER 8 +#define BIT_MASK_ABORT_RX_RDRDY_COUNTER 0xff +#define BIT_ABORT_RX_RDRDY_COUNTER(x) \ + (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER) \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER) +#define BITS_ABORT_RX_RDRDY_COUNTER \ + (BIT_MASK_ABORT_RX_RDRDY_COUNTER << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER) +#define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER(x) \ + ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER)) +#define BIT_GET_ABORT_RX_RDRDY_COUNTER(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER) & \ + BIT_MASK_ABORT_RX_RDRDY_COUNTER) +#define BIT_SET_ABORT_RX_RDRDY_COUNTER(x, v) \ + (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER(x) | BIT_ABORT_RX_RDRDY_COUNTER(v)) + +#define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER 0 +#define BIT_MASK_VBON_EARLY_FALLING_COUNTER 0xff +#define BIT_VBON_EARLY_FALLING_COUNTER(x) \ + (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER) \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER) +#define BITS_VBON_EARLY_FALLING_COUNTER \ + (BIT_MASK_VBON_EARLY_FALLING_COUNTER \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER) +#define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER(x) \ + ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER)) +#define BIT_GET_VBON_EARLY_FALLING_COUNTER(x) \ + (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER) & \ + BIT_MASK_VBON_EARLY_FALLING_COUNTER) +#define BIT_SET_VBON_EARLY_FALLING_COUNTER(x, v) \ + (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER(x) | \ + BIT_VBON_EARLY_FALLING_COUNTER(v)) + +/* 2 REG_WMAC_PLCP_MONITOR (Offset 0x1694) */ + +#define BIT_WMAC_PLCP_TRX_SEL BIT(31) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL 28 +#define BIT_MASK_WMAC_PLCP_RDSIG_SEL 0x7 +#define BIT_WMAC_PLCP_RDSIG_SEL(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL) << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL) +#define BITS_WMAC_PLCP_RDSIG_SEL \ + (BIT_MASK_WMAC_PLCP_RDSIG_SEL << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL)) +#define BIT_GET_WMAC_PLCP_RDSIG_SEL(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL) & BIT_MASK_WMAC_PLCP_RDSIG_SEL) +#define BIT_SET_WMAC_PLCP_RDSIG_SEL(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL(x) | BIT_WMAC_PLCP_RDSIG_SEL(v)) + +#define BIT_SHIFT_WMAC_RATE_IDX 24 +#define BIT_MASK_WMAC_RATE_IDX 0xf +#define BIT_WMAC_RATE_IDX(x) \ + (((x) & BIT_MASK_WMAC_RATE_IDX) << BIT_SHIFT_WMAC_RATE_IDX) +#define BITS_WMAC_RATE_IDX (BIT_MASK_WMAC_RATE_IDX << BIT_SHIFT_WMAC_RATE_IDX) +#define BIT_CLEAR_WMAC_RATE_IDX(x) ((x) & (~BITS_WMAC_RATE_IDX)) +#define BIT_GET_WMAC_RATE_IDX(x) \ + (((x) >> BIT_SHIFT_WMAC_RATE_IDX) & BIT_MASK_WMAC_RATE_IDX) +#define BIT_SET_WMAC_RATE_IDX(x, v) \ + (BIT_CLEAR_WMAC_RATE_IDX(x) | BIT_WMAC_RATE_IDX(v)) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG 0 +#define BIT_MASK_WMAC_PLCP_RDSIG 0xffffff +#define BIT_WMAC_PLCP_RDSIG(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG) << BIT_SHIFT_WMAC_PLCP_RDSIG) +#define BITS_WMAC_PLCP_RDSIG \ + (BIT_MASK_WMAC_PLCP_RDSIG << BIT_SHIFT_WMAC_PLCP_RDSIG) +#define BIT_CLEAR_WMAC_PLCP_RDSIG(x) ((x) & (~BITS_WMAC_PLCP_RDSIG)) +#define BIT_GET_WMAC_PLCP_RDSIG(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG) & BIT_MASK_WMAC_PLCP_RDSIG) +#define BIT_SET_WMAC_PLCP_RDSIG(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG(x) | BIT_WMAC_PLCP_RDSIG(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_PLCP_MONITOR_MUTX (Offset 0x1698) */ + +#define BIT_WMAC_MUTX_IDX BIT(24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_WMAC_DEBUG_PORT (Offset 0x1698) */ + +#define BIT_SHIFT_WMAC_DEBUG_PORT 0 +#define BIT_MASK_WMAC_DEBUG_PORT 0xffffffffL +#define BIT_WMAC_DEBUG_PORT(x) \ + (((x) & BIT_MASK_WMAC_DEBUG_PORT) << BIT_SHIFT_WMAC_DEBUG_PORT) +#define BITS_WMAC_DEBUG_PORT \ + (BIT_MASK_WMAC_DEBUG_PORT << BIT_SHIFT_WMAC_DEBUG_PORT) +#define BIT_CLEAR_WMAC_DEBUG_PORT(x) ((x) & (~BITS_WMAC_DEBUG_PORT)) +#define BIT_GET_WMAC_DEBUG_PORT(x) \ + (((x) >> BIT_SHIFT_WMAC_DEBUG_PORT) & BIT_MASK_WMAC_DEBUG_PORT) +#define BIT_SET_WMAC_DEBUG_PORT(x, v) \ + (BIT_CLEAR_WMAC_DEBUG_PORT(x) | BIT_WMAC_DEBUG_PORT(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WMAC_CSIDMA_CFG (Offset 0x169C) */ + +#define BIT_SHIFT_CSI_SEG_SIZE 16 +#define BIT_MASK_CSI_SEG_SIZE 0xfff +#define BIT_CSI_SEG_SIZE(x) \ + (((x) & BIT_MASK_CSI_SEG_SIZE) << BIT_SHIFT_CSI_SEG_SIZE) +#define BITS_CSI_SEG_SIZE (BIT_MASK_CSI_SEG_SIZE << BIT_SHIFT_CSI_SEG_SIZE) +#define BIT_CLEAR_CSI_SEG_SIZE(x) ((x) & (~BITS_CSI_SEG_SIZE)) +#define BIT_GET_CSI_SEG_SIZE(x) \ + (((x) >> BIT_SHIFT_CSI_SEG_SIZE) & BIT_MASK_CSI_SEG_SIZE) +#define BIT_SET_CSI_SEG_SIZE(x, v) \ + (BIT_CLEAR_CSI_SEG_SIZE(x) | BIT_CSI_SEG_SIZE(v)) + +#define BIT_SHIFT_CSI_START_PAGE 0 +#define BIT_MASK_CSI_START_PAGE 0xfff +#define BIT_CSI_START_PAGE(x) \ + (((x) & BIT_MASK_CSI_START_PAGE) << BIT_SHIFT_CSI_START_PAGE) +#define BITS_CSI_START_PAGE \ + (BIT_MASK_CSI_START_PAGE << BIT_SHIFT_CSI_START_PAGE) +#define BIT_CLEAR_CSI_START_PAGE(x) ((x) & (~BITS_CSI_START_PAGE)) +#define BIT_GET_CSI_START_PAGE(x) \ + (((x) >> BIT_SHIFT_CSI_START_PAGE) & BIT_MASK_CSI_START_PAGE) +#define BIT_SET_CSI_START_PAGE(x, v) \ + (BIT_CLEAR_CSI_START_PAGE(x) | BIT_CSI_START_PAGE(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_0 (Offset 0x16A0) */ + +#define BIT_SHIFT_TA0 0 +#define BIT_MASK_TA0 0xffffffffffffL +#define BIT_TA0(x) (((x) & BIT_MASK_TA0) << BIT_SHIFT_TA0) +#define BITS_TA0 (BIT_MASK_TA0 << BIT_SHIFT_TA0) +#define BIT_CLEAR_TA0(x) ((x) & (~BITS_TA0)) +#define BIT_GET_TA0(x) (((x) >> BIT_SHIFT_TA0) & BIT_MASK_TA0) +#define BIT_SET_TA0(x, v) (BIT_CLEAR_TA0(x) | BIT_TA0(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_0 (Offset 0x16A0) */ + +#define BIT_SHIFT_TA0_V1 0 +#define BIT_MASK_TA0_V1 0xffffffffL +#define BIT_TA0_V1(x) (((x) & BIT_MASK_TA0_V1) << BIT_SHIFT_TA0_V1) +#define BITS_TA0_V1 (BIT_MASK_TA0_V1 << BIT_SHIFT_TA0_V1) +#define BIT_CLEAR_TA0_V1(x) ((x) & (~BITS_TA0_V1)) +#define BIT_GET_TA0_V1(x) (((x) >> BIT_SHIFT_TA0_V1) & BIT_MASK_TA0_V1) +#define BIT_SET_TA0_V1(x, v) (BIT_CLEAR_TA0_V1(x) | BIT_TA0_V1(v)) + +/* 2 REG_TRANSMIT_ADDRSS_0_H (Offset 0x16A4) */ + +#define BIT_SHIFT_TA0_H_V1 0 +#define BIT_MASK_TA0_H_V1 0xffff +#define BIT_TA0_H_V1(x) (((x) & BIT_MASK_TA0_H_V1) << BIT_SHIFT_TA0_H_V1) +#define BITS_TA0_H_V1 (BIT_MASK_TA0_H_V1 << BIT_SHIFT_TA0_H_V1) +#define BIT_CLEAR_TA0_H_V1(x) ((x) & (~BITS_TA0_H_V1)) +#define BIT_GET_TA0_H_V1(x) (((x) >> BIT_SHIFT_TA0_H_V1) & BIT_MASK_TA0_H_V1) +#define BIT_SET_TA0_H_V1(x, v) (BIT_CLEAR_TA0_H_V1(x) | BIT_TA0_H_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_1 (Offset 0x16A8) */ + +#define BIT_SHIFT_TA1 0 +#define BIT_MASK_TA1 0xffffffffffffL +#define BIT_TA1(x) (((x) & BIT_MASK_TA1) << BIT_SHIFT_TA1) +#define BITS_TA1 (BIT_MASK_TA1 << BIT_SHIFT_TA1) +#define BIT_CLEAR_TA1(x) ((x) & (~BITS_TA1)) +#define BIT_GET_TA1(x) (((x) >> BIT_SHIFT_TA1) & BIT_MASK_TA1) +#define BIT_SET_TA1(x, v) (BIT_CLEAR_TA1(x) | BIT_TA1(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_1 (Offset 0x16A8) */ + +#define BIT_SHIFT_TA1_V1 0 +#define BIT_MASK_TA1_V1 0xffffffffL +#define BIT_TA1_V1(x) (((x) & BIT_MASK_TA1_V1) << BIT_SHIFT_TA1_V1) +#define BITS_TA1_V1 (BIT_MASK_TA1_V1 << BIT_SHIFT_TA1_V1) +#define BIT_CLEAR_TA1_V1(x) ((x) & (~BITS_TA1_V1)) +#define BIT_GET_TA1_V1(x) (((x) >> BIT_SHIFT_TA1_V1) & BIT_MASK_TA1_V1) +#define BIT_SET_TA1_V1(x, v) (BIT_CLEAR_TA1_V1(x) | BIT_TA1_V1(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_H (Offset 0x16AC) */ + +#define BIT_SHIFT_TA1_H_V1 0 +#define BIT_MASK_TA1_H_V1 0xffff +#define BIT_TA1_H_V1(x) (((x) & BIT_MASK_TA1_H_V1) << BIT_SHIFT_TA1_H_V1) +#define BITS_TA1_H_V1 (BIT_MASK_TA1_H_V1 << BIT_SHIFT_TA1_H_V1) +#define BIT_CLEAR_TA1_H_V1(x) ((x) & (~BITS_TA1_H_V1)) +#define BIT_GET_TA1_H_V1(x) (((x) >> BIT_SHIFT_TA1_H_V1) & BIT_MASK_TA1_H_V1) +#define BIT_SET_TA1_H_V1(x, v) (BIT_CLEAR_TA1_H_V1(x) | BIT_TA1_H_V1(v)) + +#define BIT_SHIFT_TA2_V1 0 +#define BIT_MASK_TA2_V1 0xffffffffL +#define BIT_TA2_V1(x) (((x) & BIT_MASK_TA2_V1) << BIT_SHIFT_TA2_V1) +#define BITS_TA2_V1 (BIT_MASK_TA2_V1 << BIT_SHIFT_TA2_V1) +#define BIT_CLEAR_TA2_V1(x) ((x) & (~BITS_TA2_V1)) +#define BIT_GET_TA2_V1(x) (((x) >> BIT_SHIFT_TA2_V1) & BIT_MASK_TA2_V1) +#define BIT_SET_TA2_V1(x, v) (BIT_CLEAR_TA2_V1(x) | BIT_TA2_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_2 (Offset 0x16B0) */ + +#define BIT_SHIFT_TA2 0 +#define BIT_MASK_TA2 0xffffffffffffL +#define BIT_TA2(x) (((x) & BIT_MASK_TA2) << BIT_SHIFT_TA2) +#define BITS_TA2 (BIT_MASK_TA2 << BIT_SHIFT_TA2) +#define BIT_CLEAR_TA2(x) ((x) & (~BITS_TA2)) +#define BIT_GET_TA2(x) (((x) >> BIT_SHIFT_TA2) & BIT_MASK_TA2) +#define BIT_SET_TA2(x, v) (BIT_CLEAR_TA2(x) | BIT_TA2(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_2_H (Offset 0x16B4) */ + +#define BIT_SHIFT_TA2_H_V1 0 +#define BIT_MASK_TA2_H_V1 0xffff +#define BIT_TA2_H_V1(x) (((x) & BIT_MASK_TA2_H_V1) << BIT_SHIFT_TA2_H_V1) +#define BITS_TA2_H_V1 (BIT_MASK_TA2_H_V1 << BIT_SHIFT_TA2_H_V1) +#define BIT_CLEAR_TA2_H_V1(x) ((x) & (~BITS_TA2_H_V1)) +#define BIT_GET_TA2_H_V1(x) (((x) >> BIT_SHIFT_TA2_H_V1) & BIT_MASK_TA2_H_V1) +#define BIT_SET_TA2_H_V1(x, v) (BIT_CLEAR_TA2_H_V1(x) | BIT_TA2_H_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_3 (Offset 0x16B8) */ + +#define BIT_SHIFT_TA3 0 +#define BIT_MASK_TA3 0xffffffffffffL +#define BIT_TA3(x) (((x) & BIT_MASK_TA3) << BIT_SHIFT_TA3) +#define BITS_TA3 (BIT_MASK_TA3 << BIT_SHIFT_TA3) +#define BIT_CLEAR_TA3(x) ((x) & (~BITS_TA3)) +#define BIT_GET_TA3(x) (((x) >> BIT_SHIFT_TA3) & BIT_MASK_TA3) +#define BIT_SET_TA3(x, v) (BIT_CLEAR_TA3(x) | BIT_TA3(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_3_H (Offset 0x16BC) */ + +#define BIT_SHIFT_TA3_H_V1 0 +#define BIT_MASK_TA3_H_V1 0xffff +#define BIT_TA3_H_V1(x) (((x) & BIT_MASK_TA3_H_V1) << BIT_SHIFT_TA3_H_V1) +#define BITS_TA3_H_V1 (BIT_MASK_TA3_H_V1 << BIT_SHIFT_TA3_H_V1) +#define BIT_CLEAR_TA3_H_V1(x) ((x) & (~BITS_TA3_H_V1)) +#define BIT_GET_TA3_H_V1(x) (((x) >> BIT_SHIFT_TA3_H_V1) & BIT_MASK_TA3_H_V1) +#define BIT_SET_TA3_H_V1(x, v) (BIT_CLEAR_TA3_H_V1(x) | BIT_TA3_H_V1(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_4 (Offset 0x16C0) */ + +#define BIT_R_WMAC_RX_SYNCFIFO_SYNC BIT(55) +#define BIT_R_WMAC_RXRST_DLY BIT(54) +#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP BIT(53) +#define BIT_R_WMAC_SRCH_TXRPT_UA1 BIT(52) + +#define BIT_SHIFT_TA4 0 +#define BIT_MASK_TA4 0xffffffffffffL +#define BIT_TA4(x) (((x) & BIT_MASK_TA4) << BIT_SHIFT_TA4) +#define BITS_TA4 (BIT_MASK_TA4 << BIT_SHIFT_TA4) +#define BIT_CLEAR_TA4(x) ((x) & (~BITS_TA4)) +#define BIT_GET_TA4(x) (((x) >> BIT_SHIFT_TA4) & BIT_MASK_TA4) +#define BIT_SET_TA4(x, v) (BIT_CLEAR_TA4(x) | BIT_TA4(v)) + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_TRANSMIT_ADDRSS_4 (Offset 0x16C0) */ + +#define BIT_SHIFT_TA4_V1 0 +#define BIT_MASK_TA4_V1 0xffffffffL +#define BIT_TA4_V1(x) (((x) & BIT_MASK_TA4_V1) << BIT_SHIFT_TA4_V1) +#define BITS_TA4_V1 (BIT_MASK_TA4_V1 << BIT_SHIFT_TA4_V1) +#define BIT_CLEAR_TA4_V1(x) ((x) & (~BITS_TA4_V1)) +#define BIT_GET_TA4_V1(x) (((x) >> BIT_SHIFT_TA4_V1) & BIT_MASK_TA4_V1) +#define BIT_SET_TA4_V1(x, v) (BIT_CLEAR_TA4_V1(x) | BIT_TA4_V1(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_H (Offset 0x16C4) */ + +#define BIT_SHIFT_TA4_H_V1 0 +#define BIT_MASK_TA4_H_V1 0xffff +#define BIT_TA4_H_V1(x) (((x) & BIT_MASK_TA4_H_V1) << BIT_SHIFT_TA4_H_V1) +#define BITS_TA4_H_V1 (BIT_MASK_TA4_H_V1 << BIT_SHIFT_TA4_H_V1) +#define BIT_CLEAR_TA4_H_V1(x) ((x) & (~BITS_TA4_H_V1)) +#define BIT_GET_TA4_H_V1(x) (((x) >> BIT_SHIFT_TA4_H_V1) & BIT_MASK_TA4_H_V1) +#define BIT_SET_TA4_H_V1(x, v) (BIT_CLEAR_TA4_H_V1(x) | BIT_TA4_H_V1(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/* 2 REG_SND_AID12 (Offset 0x16D0) */ + +#define BIT_SHIFT_USERID_SEL 12 +#define BIT_MASK_USERID_SEL 0x7 +#define BIT_USERID_SEL(x) (((x) & BIT_MASK_USERID_SEL) << BIT_SHIFT_USERID_SEL) +#define BITS_USERID_SEL (BIT_MASK_USERID_SEL << BIT_SHIFT_USERID_SEL) +#define BIT_CLEAR_USERID_SEL(x) ((x) & (~BITS_USERID_SEL)) +#define BIT_GET_USERID_SEL(x) \ + (((x) >> BIT_SHIFT_USERID_SEL) & BIT_MASK_USERID_SEL) +#define BIT_SET_USERID_SEL(x, v) (BIT_CLEAR_USERID_SEL(x) | BIT_USERID_SEL(v)) + +#define BIT_SHIFT_USERID_AID12 0 +#define BIT_MASK_USERID_AID12 0xfff +#define BIT_USERID_AID12(x) \ + (((x) & BIT_MASK_USERID_AID12) << BIT_SHIFT_USERID_AID12) +#define BITS_USERID_AID12 (BIT_MASK_USERID_AID12 << BIT_SHIFT_USERID_AID12) +#define BIT_CLEAR_USERID_AID12(x) ((x) & (~BITS_USERID_AID12)) +#define BIT_GET_USERID_AID12(x) \ + (((x) >> BIT_SHIFT_USERID_AID12) & BIT_MASK_USERID_AID12) +#define BIT_SET_USERID_AID12(x, v) \ + (BIT_CLEAR_USERID_AID12(x) | BIT_USERID_AID12(v)) + +/* 2 REG_SND_PKT_INFO (Offset 0x16D2) */ + +#define BIT_SND_FROM_DS BIT(7) +#define BIT_SND_TO_DS BIT(6) + +#define BIT_SHIFT_SND_TOKEN 0 +#define BIT_MASK_SND_TOKEN 0x3f +#define BIT_SND_TOKEN(x) (((x) & BIT_MASK_SND_TOKEN) << BIT_SHIFT_SND_TOKEN) +#define BITS_SND_TOKEN (BIT_MASK_SND_TOKEN << BIT_SHIFT_SND_TOKEN) +#define BIT_CLEAR_SND_TOKEN(x) ((x) & (~BITS_SND_TOKEN)) +#define BIT_GET_SND_TOKEN(x) (((x) >> BIT_SHIFT_SND_TOKEN) & BIT_MASK_SND_TOKEN) +#define BIT_SET_SND_TOKEN(x, v) (BIT_CLEAR_SND_TOKEN(x) | BIT_SND_TOKEN(v)) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1 (Offset 0x1700) */ + +#define BIT_LTECOEX_ACCESS_START_V1 BIT(31) +#define BIT_LTECOEX_WRITE_MODE_V1 BIT(30) +#define BIT_LTECOEX_READY_BIT_V1 BIT(29) + +#define BIT_SHIFT_WRITE_BYTE_EN_V1 16 +#define BIT_MASK_WRITE_BYTE_EN_V1 0xf +#define BIT_WRITE_BYTE_EN_V1(x) \ + (((x) & BIT_MASK_WRITE_BYTE_EN_V1) << BIT_SHIFT_WRITE_BYTE_EN_V1) +#define BITS_WRITE_BYTE_EN_V1 \ + (BIT_MASK_WRITE_BYTE_EN_V1 << BIT_SHIFT_WRITE_BYTE_EN_V1) +#define BIT_CLEAR_WRITE_BYTE_EN_V1(x) ((x) & (~BITS_WRITE_BYTE_EN_V1)) +#define BIT_GET_WRITE_BYTE_EN_V1(x) \ + (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1) & BIT_MASK_WRITE_BYTE_EN_V1) +#define BIT_SET_WRITE_BYTE_EN_V1(x, v) \ + (BIT_CLEAR_WRITE_BYTE_EN_V1(x) | BIT_WRITE_BYTE_EN_V1(v)) + +#define BIT_SHIFT_LTECOEX_REG_ADDR_V1 0 +#define BIT_MASK_LTECOEX_REG_ADDR_V1 0xffff +#define BIT_LTECOEX_REG_ADDR_V1(x) \ + (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1) << BIT_SHIFT_LTECOEX_REG_ADDR_V1) +#define BITS_LTECOEX_REG_ADDR_V1 \ + (BIT_MASK_LTECOEX_REG_ADDR_V1 << BIT_SHIFT_LTECOEX_REG_ADDR_V1) +#define BIT_CLEAR_LTECOEX_REG_ADDR_V1(x) ((x) & (~BITS_LTECOEX_REG_ADDR_V1)) +#define BIT_GET_LTECOEX_REG_ADDR_V1(x) \ + (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1) & BIT_MASK_LTECOEX_REG_ADDR_V1) +#define BIT_SET_LTECOEX_REG_ADDR_V1(x, v) \ + (BIT_CLEAR_LTECOEX_REG_ADDR_V1(x) | BIT_LTECOEX_REG_ADDR_V1(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1 (Offset 0x1704) */ + +#define BIT_SHIFT_LTECOEX_W_DATA_V1 0 +#define BIT_MASK_LTECOEX_W_DATA_V1 0xffffffffL +#define BIT_LTECOEX_W_DATA_V1(x) \ + (((x) & BIT_MASK_LTECOEX_W_DATA_V1) << BIT_SHIFT_LTECOEX_W_DATA_V1) +#define BITS_LTECOEX_W_DATA_V1 \ + (BIT_MASK_LTECOEX_W_DATA_V1 << BIT_SHIFT_LTECOEX_W_DATA_V1) +#define BIT_CLEAR_LTECOEX_W_DATA_V1(x) ((x) & (~BITS_LTECOEX_W_DATA_V1)) +#define BIT_GET_LTECOEX_W_DATA_V1(x) \ + (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1) & BIT_MASK_LTECOEX_W_DATA_V1) +#define BIT_SET_LTECOEX_W_DATA_V1(x, v) \ + (BIT_CLEAR_LTECOEX_W_DATA_V1(x) | BIT_LTECOEX_W_DATA_V1(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1 (Offset 0x1708) */ + +#define BIT_SHIFT_LTECOEX_R_DATA_V1 0 +#define BIT_MASK_LTECOEX_R_DATA_V1 0xffffffffL +#define BIT_LTECOEX_R_DATA_V1(x) \ + (((x) & BIT_MASK_LTECOEX_R_DATA_V1) << BIT_SHIFT_LTECOEX_R_DATA_V1) +#define BITS_LTECOEX_R_DATA_V1 \ + (BIT_MASK_LTECOEX_R_DATA_V1 << BIT_SHIFT_LTECOEX_R_DATA_V1) +#define BIT_CLEAR_LTECOEX_R_DATA_V1(x) ((x) & (~BITS_LTECOEX_R_DATA_V1)) +#define BIT_GET_LTECOEX_R_DATA_V1(x) \ + (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1) & BIT_MASK_LTECOEX_R_DATA_V1) +#define BIT_SET_LTECOEX_R_DATA_V1(x, v) \ + (BIT_CLEAR_LTECOEX_R_DATA_V1(x) | BIT_LTECOEX_R_DATA_V1(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_DMA_RQPN_INFO_0 (Offset 0x2200) */ + +#define BIT_SHIFT_CH0_AVAL_PG 16 +#define BIT_MASK_CH0_AVAL_PG 0xfff +#define BIT_CH0_AVAL_PG(x) \ + (((x) & BIT_MASK_CH0_AVAL_PG) << BIT_SHIFT_CH0_AVAL_PG) +#define BITS_CH0_AVAL_PG (BIT_MASK_CH0_AVAL_PG << BIT_SHIFT_CH0_AVAL_PG) +#define BIT_CLEAR_CH0_AVAL_PG(x) ((x) & (~BITS_CH0_AVAL_PG)) +#define BIT_GET_CH0_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH0_AVAL_PG) & BIT_MASK_CH0_AVAL_PG) +#define BIT_SET_CH0_AVAL_PG(x, v) \ + (BIT_CLEAR_CH0_AVAL_PG(x) | BIT_CH0_AVAL_PG(v)) + +#define BIT_SHIFT_CH0_RSVD_PG 0 +#define BIT_MASK_CH0_RSVD_PG 0xfff +#define BIT_CH0_RSVD_PG(x) \ + (((x) & BIT_MASK_CH0_RSVD_PG) << BIT_SHIFT_CH0_RSVD_PG) +#define BITS_CH0_RSVD_PG (BIT_MASK_CH0_RSVD_PG << BIT_SHIFT_CH0_RSVD_PG) +#define BIT_CLEAR_CH0_RSVD_PG(x) ((x) & (~BITS_CH0_RSVD_PG)) +#define BIT_GET_CH0_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH0_RSVD_PG) & BIT_MASK_CH0_RSVD_PG) +#define BIT_SET_CH0_RSVD_PG(x, v) \ + (BIT_CLEAR_CH0_RSVD_PG(x) | BIT_CH0_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_1 (Offset 0x2204) */ + +#define BIT_SHIFT_CH1_AVAL_PG 16 +#define BIT_MASK_CH1_AVAL_PG 0xfff +#define BIT_CH1_AVAL_PG(x) \ + (((x) & BIT_MASK_CH1_AVAL_PG) << BIT_SHIFT_CH1_AVAL_PG) +#define BITS_CH1_AVAL_PG (BIT_MASK_CH1_AVAL_PG << BIT_SHIFT_CH1_AVAL_PG) +#define BIT_CLEAR_CH1_AVAL_PG(x) ((x) & (~BITS_CH1_AVAL_PG)) +#define BIT_GET_CH1_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH1_AVAL_PG) & BIT_MASK_CH1_AVAL_PG) +#define BIT_SET_CH1_AVAL_PG(x, v) \ + (BIT_CLEAR_CH1_AVAL_PG(x) | BIT_CH1_AVAL_PG(v)) + +#define BIT_SHIFT_CH1_RSVD_PG 0 +#define BIT_MASK_CH1_RSVD_PG 0xfff +#define BIT_CH1_RSVD_PG(x) \ + (((x) & BIT_MASK_CH1_RSVD_PG) << BIT_SHIFT_CH1_RSVD_PG) +#define BITS_CH1_RSVD_PG (BIT_MASK_CH1_RSVD_PG << BIT_SHIFT_CH1_RSVD_PG) +#define BIT_CLEAR_CH1_RSVD_PG(x) ((x) & (~BITS_CH1_RSVD_PG)) +#define BIT_GET_CH1_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH1_RSVD_PG) & BIT_MASK_CH1_RSVD_PG) +#define BIT_SET_CH1_RSVD_PG(x, v) \ + (BIT_CLEAR_CH1_RSVD_PG(x) | BIT_CH1_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_2 (Offset 0x2208) */ + +#define BIT_SHIFT_CH2_AVAL_PG 16 +#define BIT_MASK_CH2_AVAL_PG 0xfff +#define BIT_CH2_AVAL_PG(x) \ + (((x) & BIT_MASK_CH2_AVAL_PG) << BIT_SHIFT_CH2_AVAL_PG) +#define BITS_CH2_AVAL_PG (BIT_MASK_CH2_AVAL_PG << BIT_SHIFT_CH2_AVAL_PG) +#define BIT_CLEAR_CH2_AVAL_PG(x) ((x) & (~BITS_CH2_AVAL_PG)) +#define BIT_GET_CH2_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH2_AVAL_PG) & BIT_MASK_CH2_AVAL_PG) +#define BIT_SET_CH2_AVAL_PG(x, v) \ + (BIT_CLEAR_CH2_AVAL_PG(x) | BIT_CH2_AVAL_PG(v)) + +#define BIT_SHIFT_CH2_RSVD_PG 0 +#define BIT_MASK_CH2_RSVD_PG 0xfff +#define BIT_CH2_RSVD_PG(x) \ + (((x) & BIT_MASK_CH2_RSVD_PG) << BIT_SHIFT_CH2_RSVD_PG) +#define BITS_CH2_RSVD_PG (BIT_MASK_CH2_RSVD_PG << BIT_SHIFT_CH2_RSVD_PG) +#define BIT_CLEAR_CH2_RSVD_PG(x) ((x) & (~BITS_CH2_RSVD_PG)) +#define BIT_GET_CH2_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH2_RSVD_PG) & BIT_MASK_CH2_RSVD_PG) +#define BIT_SET_CH2_RSVD_PG(x, v) \ + (BIT_CLEAR_CH2_RSVD_PG(x) | BIT_CH2_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_3 (Offset 0x220C) */ + +#define BIT_SHIFT_CH3_AVAL_PG 16 +#define BIT_MASK_CH3_AVAL_PG 0xfff +#define BIT_CH3_AVAL_PG(x) \ + (((x) & BIT_MASK_CH3_AVAL_PG) << BIT_SHIFT_CH3_AVAL_PG) +#define BITS_CH3_AVAL_PG (BIT_MASK_CH3_AVAL_PG << BIT_SHIFT_CH3_AVAL_PG) +#define BIT_CLEAR_CH3_AVAL_PG(x) ((x) & (~BITS_CH3_AVAL_PG)) +#define BIT_GET_CH3_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH3_AVAL_PG) & BIT_MASK_CH3_AVAL_PG) +#define BIT_SET_CH3_AVAL_PG(x, v) \ + (BIT_CLEAR_CH3_AVAL_PG(x) | BIT_CH3_AVAL_PG(v)) + +#define BIT_SHIFT_CH3_RSVD_PG 0 +#define BIT_MASK_CH3_RSVD_PG 0xfff +#define BIT_CH3_RSVD_PG(x) \ + (((x) & BIT_MASK_CH3_RSVD_PG) << BIT_SHIFT_CH3_RSVD_PG) +#define BITS_CH3_RSVD_PG (BIT_MASK_CH3_RSVD_PG << BIT_SHIFT_CH3_RSVD_PG) +#define BIT_CLEAR_CH3_RSVD_PG(x) ((x) & (~BITS_CH3_RSVD_PG)) +#define BIT_GET_CH3_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH3_RSVD_PG) & BIT_MASK_CH3_RSVD_PG) +#define BIT_SET_CH3_RSVD_PG(x, v) \ + (BIT_CLEAR_CH3_RSVD_PG(x) | BIT_CH3_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_4 (Offset 0x2210) */ + +#define BIT_SHIFT_CH4_AVAL_PG 16 +#define BIT_MASK_CH4_AVAL_PG 0xfff +#define BIT_CH4_AVAL_PG(x) \ + (((x) & BIT_MASK_CH4_AVAL_PG) << BIT_SHIFT_CH4_AVAL_PG) +#define BITS_CH4_AVAL_PG (BIT_MASK_CH4_AVAL_PG << BIT_SHIFT_CH4_AVAL_PG) +#define BIT_CLEAR_CH4_AVAL_PG(x) ((x) & (~BITS_CH4_AVAL_PG)) +#define BIT_GET_CH4_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH4_AVAL_PG) & BIT_MASK_CH4_AVAL_PG) +#define BIT_SET_CH4_AVAL_PG(x, v) \ + (BIT_CLEAR_CH4_AVAL_PG(x) | BIT_CH4_AVAL_PG(v)) + +#define BIT_SHIFT_CH4_RSVD_PG 0 +#define BIT_MASK_CH4_RSVD_PG 0xfff +#define BIT_CH4_RSVD_PG(x) \ + (((x) & BIT_MASK_CH4_RSVD_PG) << BIT_SHIFT_CH4_RSVD_PG) +#define BITS_CH4_RSVD_PG (BIT_MASK_CH4_RSVD_PG << BIT_SHIFT_CH4_RSVD_PG) +#define BIT_CLEAR_CH4_RSVD_PG(x) ((x) & (~BITS_CH4_RSVD_PG)) +#define BIT_GET_CH4_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH4_RSVD_PG) & BIT_MASK_CH4_RSVD_PG) +#define BIT_SET_CH4_RSVD_PG(x, v) \ + (BIT_CLEAR_CH4_RSVD_PG(x) | BIT_CH4_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_5 (Offset 0x2214) */ + +#define BIT_SHIFT_CH5_AVAL_PG 16 +#define BIT_MASK_CH5_AVAL_PG 0xfff +#define BIT_CH5_AVAL_PG(x) \ + (((x) & BIT_MASK_CH5_AVAL_PG) << BIT_SHIFT_CH5_AVAL_PG) +#define BITS_CH5_AVAL_PG (BIT_MASK_CH5_AVAL_PG << BIT_SHIFT_CH5_AVAL_PG) +#define BIT_CLEAR_CH5_AVAL_PG(x) ((x) & (~BITS_CH5_AVAL_PG)) +#define BIT_GET_CH5_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH5_AVAL_PG) & BIT_MASK_CH5_AVAL_PG) +#define BIT_SET_CH5_AVAL_PG(x, v) \ + (BIT_CLEAR_CH5_AVAL_PG(x) | BIT_CH5_AVAL_PG(v)) + +#define BIT_SHIFT_CH5_RSVD_PG 0 +#define BIT_MASK_CH5_RSVD_PG 0xfff +#define BIT_CH5_RSVD_PG(x) \ + (((x) & BIT_MASK_CH5_RSVD_PG) << BIT_SHIFT_CH5_RSVD_PG) +#define BITS_CH5_RSVD_PG (BIT_MASK_CH5_RSVD_PG << BIT_SHIFT_CH5_RSVD_PG) +#define BIT_CLEAR_CH5_RSVD_PG(x) ((x) & (~BITS_CH5_RSVD_PG)) +#define BIT_GET_CH5_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH5_RSVD_PG) & BIT_MASK_CH5_RSVD_PG) +#define BIT_SET_CH5_RSVD_PG(x, v) \ + (BIT_CLEAR_CH5_RSVD_PG(x) | BIT_CH5_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_6 (Offset 0x2218) */ + +#define BIT_SHIFT_CH6_AVAL_PG 16 +#define BIT_MASK_CH6_AVAL_PG 0xfff +#define BIT_CH6_AVAL_PG(x) \ + (((x) & BIT_MASK_CH6_AVAL_PG) << BIT_SHIFT_CH6_AVAL_PG) +#define BITS_CH6_AVAL_PG (BIT_MASK_CH6_AVAL_PG << BIT_SHIFT_CH6_AVAL_PG) +#define BIT_CLEAR_CH6_AVAL_PG(x) ((x) & (~BITS_CH6_AVAL_PG)) +#define BIT_GET_CH6_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH6_AVAL_PG) & BIT_MASK_CH6_AVAL_PG) +#define BIT_SET_CH6_AVAL_PG(x, v) \ + (BIT_CLEAR_CH6_AVAL_PG(x) | BIT_CH6_AVAL_PG(v)) + +#define BIT_SHIFT_CH6_RSVD_PG 0 +#define BIT_MASK_CH6_RSVD_PG 0xfff +#define BIT_CH6_RSVD_PG(x) \ + (((x) & BIT_MASK_CH6_RSVD_PG) << BIT_SHIFT_CH6_RSVD_PG) +#define BITS_CH6_RSVD_PG (BIT_MASK_CH6_RSVD_PG << BIT_SHIFT_CH6_RSVD_PG) +#define BIT_CLEAR_CH6_RSVD_PG(x) ((x) & (~BITS_CH6_RSVD_PG)) +#define BIT_GET_CH6_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH6_RSVD_PG) & BIT_MASK_CH6_RSVD_PG) +#define BIT_SET_CH6_RSVD_PG(x, v) \ + (BIT_CLEAR_CH6_RSVD_PG(x) | BIT_CH6_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_7 (Offset 0x221C) */ + +#define BIT_SHIFT_CH7_AVAL_PG 16 +#define BIT_MASK_CH7_AVAL_PG 0xfff +#define BIT_CH7_AVAL_PG(x) \ + (((x) & BIT_MASK_CH7_AVAL_PG) << BIT_SHIFT_CH7_AVAL_PG) +#define BITS_CH7_AVAL_PG (BIT_MASK_CH7_AVAL_PG << BIT_SHIFT_CH7_AVAL_PG) +#define BIT_CLEAR_CH7_AVAL_PG(x) ((x) & (~BITS_CH7_AVAL_PG)) +#define BIT_GET_CH7_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH7_AVAL_PG) & BIT_MASK_CH7_AVAL_PG) +#define BIT_SET_CH7_AVAL_PG(x, v) \ + (BIT_CLEAR_CH7_AVAL_PG(x) | BIT_CH7_AVAL_PG(v)) + +#define BIT_SHIFT_CH7_RSVD_PG 0 +#define BIT_MASK_CH7_RSVD_PG 0xfff +#define BIT_CH7_RSVD_PG(x) \ + (((x) & BIT_MASK_CH7_RSVD_PG) << BIT_SHIFT_CH7_RSVD_PG) +#define BITS_CH7_RSVD_PG (BIT_MASK_CH7_RSVD_PG << BIT_SHIFT_CH7_RSVD_PG) +#define BIT_CLEAR_CH7_RSVD_PG(x) ((x) & (~BITS_CH7_RSVD_PG)) +#define BIT_GET_CH7_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH7_RSVD_PG) & BIT_MASK_CH7_RSVD_PG) +#define BIT_SET_CH7_RSVD_PG(x, v) \ + (BIT_CLEAR_CH7_RSVD_PG(x) | BIT_CH7_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_8 (Offset 0x2220) */ + +#define BIT_SHIFT_CH8_AVAL_PG 16 +#define BIT_MASK_CH8_AVAL_PG 0xfff +#define BIT_CH8_AVAL_PG(x) \ + (((x) & BIT_MASK_CH8_AVAL_PG) << BIT_SHIFT_CH8_AVAL_PG) +#define BITS_CH8_AVAL_PG (BIT_MASK_CH8_AVAL_PG << BIT_SHIFT_CH8_AVAL_PG) +#define BIT_CLEAR_CH8_AVAL_PG(x) ((x) & (~BITS_CH8_AVAL_PG)) +#define BIT_GET_CH8_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH8_AVAL_PG) & BIT_MASK_CH8_AVAL_PG) +#define BIT_SET_CH8_AVAL_PG(x, v) \ + (BIT_CLEAR_CH8_AVAL_PG(x) | BIT_CH8_AVAL_PG(v)) + +#define BIT_SHIFT_CH8_RSVD_PG 0 +#define BIT_MASK_CH8_RSVD_PG 0xfff +#define BIT_CH8_RSVD_PG(x) \ + (((x) & BIT_MASK_CH8_RSVD_PG) << BIT_SHIFT_CH8_RSVD_PG) +#define BITS_CH8_RSVD_PG (BIT_MASK_CH8_RSVD_PG << BIT_SHIFT_CH8_RSVD_PG) +#define BIT_CLEAR_CH8_RSVD_PG(x) ((x) & (~BITS_CH8_RSVD_PG)) +#define BIT_GET_CH8_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH8_RSVD_PG) & BIT_MASK_CH8_RSVD_PG) +#define BIT_SET_CH8_RSVD_PG(x, v) \ + (BIT_CLEAR_CH8_RSVD_PG(x) | BIT_CH8_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_9 (Offset 0x2224) */ + +#define BIT_SHIFT_CH9_AVAL_PG 16 +#define BIT_MASK_CH9_AVAL_PG 0xfff +#define BIT_CH9_AVAL_PG(x) \ + (((x) & BIT_MASK_CH9_AVAL_PG) << BIT_SHIFT_CH9_AVAL_PG) +#define BITS_CH9_AVAL_PG (BIT_MASK_CH9_AVAL_PG << BIT_SHIFT_CH9_AVAL_PG) +#define BIT_CLEAR_CH9_AVAL_PG(x) ((x) & (~BITS_CH9_AVAL_PG)) +#define BIT_GET_CH9_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH9_AVAL_PG) & BIT_MASK_CH9_AVAL_PG) +#define BIT_SET_CH9_AVAL_PG(x, v) \ + (BIT_CLEAR_CH9_AVAL_PG(x) | BIT_CH9_AVAL_PG(v)) + +#define BIT_SHIFT_CH9_RSVD_PG 0 +#define BIT_MASK_CH9_RSVD_PG 0xfff +#define BIT_CH9_RSVD_PG(x) \ + (((x) & BIT_MASK_CH9_RSVD_PG) << BIT_SHIFT_CH9_RSVD_PG) +#define BITS_CH9_RSVD_PG (BIT_MASK_CH9_RSVD_PG << BIT_SHIFT_CH9_RSVD_PG) +#define BIT_CLEAR_CH9_RSVD_PG(x) ((x) & (~BITS_CH9_RSVD_PG)) +#define BIT_GET_CH9_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH9_RSVD_PG) & BIT_MASK_CH9_RSVD_PG) +#define BIT_SET_CH9_RSVD_PG(x, v) \ + (BIT_CLEAR_CH9_RSVD_PG(x) | BIT_CH9_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_10 (Offset 0x2228) */ + +#define BIT_SHIFT_CH10_AVAL_PG 16 +#define BIT_MASK_CH10_AVAL_PG 0xfff +#define BIT_CH10_AVAL_PG(x) \ + (((x) & BIT_MASK_CH10_AVAL_PG) << BIT_SHIFT_CH10_AVAL_PG) +#define BITS_CH10_AVAL_PG (BIT_MASK_CH10_AVAL_PG << BIT_SHIFT_CH10_AVAL_PG) +#define BIT_CLEAR_CH10_AVAL_PG(x) ((x) & (~BITS_CH10_AVAL_PG)) +#define BIT_GET_CH10_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH10_AVAL_PG) & BIT_MASK_CH10_AVAL_PG) +#define BIT_SET_CH10_AVAL_PG(x, v) \ + (BIT_CLEAR_CH10_AVAL_PG(x) | BIT_CH10_AVAL_PG(v)) + +#define BIT_SHIFT_CH10_RSVD_PG 0 +#define BIT_MASK_CH10_RSVD_PG 0xfff +#define BIT_CH10_RSVD_PG(x) \ + (((x) & BIT_MASK_CH10_RSVD_PG) << BIT_SHIFT_CH10_RSVD_PG) +#define BITS_CH10_RSVD_PG (BIT_MASK_CH10_RSVD_PG << BIT_SHIFT_CH10_RSVD_PG) +#define BIT_CLEAR_CH10_RSVD_PG(x) ((x) & (~BITS_CH10_RSVD_PG)) +#define BIT_GET_CH10_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH10_RSVD_PG) & BIT_MASK_CH10_RSVD_PG) +#define BIT_SET_CH10_RSVD_PG(x, v) \ + (BIT_CLEAR_CH10_RSVD_PG(x) | BIT_CH10_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_11 (Offset 0x222C) */ + +#define BIT_SHIFT_CH11_AVAL_PG 16 +#define BIT_MASK_CH11_AVAL_PG 0xfff +#define BIT_CH11_AVAL_PG(x) \ + (((x) & BIT_MASK_CH11_AVAL_PG) << BIT_SHIFT_CH11_AVAL_PG) +#define BITS_CH11_AVAL_PG (BIT_MASK_CH11_AVAL_PG << BIT_SHIFT_CH11_AVAL_PG) +#define BIT_CLEAR_CH11_AVAL_PG(x) ((x) & (~BITS_CH11_AVAL_PG)) +#define BIT_GET_CH11_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH11_AVAL_PG) & BIT_MASK_CH11_AVAL_PG) +#define BIT_SET_CH11_AVAL_PG(x, v) \ + (BIT_CLEAR_CH11_AVAL_PG(x) | BIT_CH11_AVAL_PG(v)) + +#define BIT_SHIFT_CH11_RSVD_PG 0 +#define BIT_MASK_CH11_RSVD_PG 0xfff +#define BIT_CH11_RSVD_PG(x) \ + (((x) & BIT_MASK_CH11_RSVD_PG) << BIT_SHIFT_CH11_RSVD_PG) +#define BITS_CH11_RSVD_PG (BIT_MASK_CH11_RSVD_PG << BIT_SHIFT_CH11_RSVD_PG) +#define BIT_CLEAR_CH11_RSVD_PG(x) ((x) & (~BITS_CH11_RSVD_PG)) +#define BIT_GET_CH11_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH11_RSVD_PG) & BIT_MASK_CH11_RSVD_PG) +#define BIT_SET_CH11_RSVD_PG(x, v) \ + (BIT_CLEAR_CH11_RSVD_PG(x) | BIT_CH11_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_12 (Offset 0x2230) */ + +#define BIT_SHIFT_CH12_AVAL_PG 16 +#define BIT_MASK_CH12_AVAL_PG 0xfff +#define BIT_CH12_AVAL_PG(x) \ + (((x) & BIT_MASK_CH12_AVAL_PG) << BIT_SHIFT_CH12_AVAL_PG) +#define BITS_CH12_AVAL_PG (BIT_MASK_CH12_AVAL_PG << BIT_SHIFT_CH12_AVAL_PG) +#define BIT_CLEAR_CH12_AVAL_PG(x) ((x) & (~BITS_CH12_AVAL_PG)) +#define BIT_GET_CH12_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH12_AVAL_PG) & BIT_MASK_CH12_AVAL_PG) +#define BIT_SET_CH12_AVAL_PG(x, v) \ + (BIT_CLEAR_CH12_AVAL_PG(x) | BIT_CH12_AVAL_PG(v)) + +#define BIT_SHIFT_CH12_RSVD_PG 0 +#define BIT_MASK_CH12_RSVD_PG 0xfff +#define BIT_CH12_RSVD_PG(x) \ + (((x) & BIT_MASK_CH12_RSVD_PG) << BIT_SHIFT_CH12_RSVD_PG) +#define BITS_CH12_RSVD_PG (BIT_MASK_CH12_RSVD_PG << BIT_SHIFT_CH12_RSVD_PG) +#define BIT_CLEAR_CH12_RSVD_PG(x) ((x) & (~BITS_CH12_RSVD_PG)) +#define BIT_GET_CH12_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH12_RSVD_PG) & BIT_MASK_CH12_RSVD_PG) +#define BIT_SET_CH12_RSVD_PG(x, v) \ + (BIT_CLEAR_CH12_RSVD_PG(x) | BIT_CH12_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_13 (Offset 0x2234) */ + +#define BIT_SHIFT_CH13_AVAL_PG 16 +#define BIT_MASK_CH13_AVAL_PG 0xfff +#define BIT_CH13_AVAL_PG(x) \ + (((x) & BIT_MASK_CH13_AVAL_PG) << BIT_SHIFT_CH13_AVAL_PG) +#define BITS_CH13_AVAL_PG (BIT_MASK_CH13_AVAL_PG << BIT_SHIFT_CH13_AVAL_PG) +#define BIT_CLEAR_CH13_AVAL_PG(x) ((x) & (~BITS_CH13_AVAL_PG)) +#define BIT_GET_CH13_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH13_AVAL_PG) & BIT_MASK_CH13_AVAL_PG) +#define BIT_SET_CH13_AVAL_PG(x, v) \ + (BIT_CLEAR_CH13_AVAL_PG(x) | BIT_CH13_AVAL_PG(v)) + +#define BIT_SHIFT_CH13_RSVD_PG 0 +#define BIT_MASK_CH13_RSVD_PG 0xfff +#define BIT_CH13_RSVD_PG(x) \ + (((x) & BIT_MASK_CH13_RSVD_PG) << BIT_SHIFT_CH13_RSVD_PG) +#define BITS_CH13_RSVD_PG (BIT_MASK_CH13_RSVD_PG << BIT_SHIFT_CH13_RSVD_PG) +#define BIT_CLEAR_CH13_RSVD_PG(x) ((x) & (~BITS_CH13_RSVD_PG)) +#define BIT_GET_CH13_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH13_RSVD_PG) & BIT_MASK_CH13_RSVD_PG) +#define BIT_SET_CH13_RSVD_PG(x, v) \ + (BIT_CLEAR_CH13_RSVD_PG(x) | BIT_CH13_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_14 (Offset 0x2238) */ + +#define BIT_SHIFT_CH14_AVAL_PG 16 +#define BIT_MASK_CH14_AVAL_PG 0xfff +#define BIT_CH14_AVAL_PG(x) \ + (((x) & BIT_MASK_CH14_AVAL_PG) << BIT_SHIFT_CH14_AVAL_PG) +#define BITS_CH14_AVAL_PG (BIT_MASK_CH14_AVAL_PG << BIT_SHIFT_CH14_AVAL_PG) +#define BIT_CLEAR_CH14_AVAL_PG(x) ((x) & (~BITS_CH14_AVAL_PG)) +#define BIT_GET_CH14_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH14_AVAL_PG) & BIT_MASK_CH14_AVAL_PG) +#define BIT_SET_CH14_AVAL_PG(x, v) \ + (BIT_CLEAR_CH14_AVAL_PG(x) | BIT_CH14_AVAL_PG(v)) + +#define BIT_SHIFT_CH14_RSVD_PG 0 +#define BIT_MASK_CH14_RSVD_PG 0xfff +#define BIT_CH14_RSVD_PG(x) \ + (((x) & BIT_MASK_CH14_RSVD_PG) << BIT_SHIFT_CH14_RSVD_PG) +#define BITS_CH14_RSVD_PG (BIT_MASK_CH14_RSVD_PG << BIT_SHIFT_CH14_RSVD_PG) +#define BIT_CLEAR_CH14_RSVD_PG(x) ((x) & (~BITS_CH14_RSVD_PG)) +#define BIT_GET_CH14_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH14_RSVD_PG) & BIT_MASK_CH14_RSVD_PG) +#define BIT_SET_CH14_RSVD_PG(x, v) \ + (BIT_CLEAR_CH14_RSVD_PG(x) | BIT_CH14_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_15 (Offset 0x223C) */ + +#define BIT_SHIFT_CH15_AVAL_PG 16 +#define BIT_MASK_CH15_AVAL_PG 0xfff +#define BIT_CH15_AVAL_PG(x) \ + (((x) & BIT_MASK_CH15_AVAL_PG) << BIT_SHIFT_CH15_AVAL_PG) +#define BITS_CH15_AVAL_PG (BIT_MASK_CH15_AVAL_PG << BIT_SHIFT_CH15_AVAL_PG) +#define BIT_CLEAR_CH15_AVAL_PG(x) ((x) & (~BITS_CH15_AVAL_PG)) +#define BIT_GET_CH15_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH15_AVAL_PG) & BIT_MASK_CH15_AVAL_PG) +#define BIT_SET_CH15_AVAL_PG(x, v) \ + (BIT_CLEAR_CH15_AVAL_PG(x) | BIT_CH15_AVAL_PG(v)) + +#define BIT_SHIFT_CH15_RSVD_PG 0 +#define BIT_MASK_CH15_RSVD_PG 0xfff +#define BIT_CH15_RSVD_PG(x) \ + (((x) & BIT_MASK_CH15_RSVD_PG) << BIT_SHIFT_CH15_RSVD_PG) +#define BITS_CH15_RSVD_PG (BIT_MASK_CH15_RSVD_PG << BIT_SHIFT_CH15_RSVD_PG) +#define BIT_CLEAR_CH15_RSVD_PG(x) ((x) & (~BITS_CH15_RSVD_PG)) +#define BIT_GET_CH15_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH15_RSVD_PG) & BIT_MASK_CH15_RSVD_PG) +#define BIT_SET_CH15_RSVD_PG(x, v) \ + (BIT_CLEAR_CH15_RSVD_PG(x) | BIT_CH15_RSVD_PG(v)) + +/* 2 REG_DMA_RQPN_INFO_16 (Offset 0x2240) */ + +#define BIT_SHIFT_CH16_AVAL_PG 16 +#define BIT_MASK_CH16_AVAL_PG 0xfff +#define BIT_CH16_AVAL_PG(x) \ + (((x) & BIT_MASK_CH16_AVAL_PG) << BIT_SHIFT_CH16_AVAL_PG) +#define BITS_CH16_AVAL_PG (BIT_MASK_CH16_AVAL_PG << BIT_SHIFT_CH16_AVAL_PG) +#define BIT_CLEAR_CH16_AVAL_PG(x) ((x) & (~BITS_CH16_AVAL_PG)) +#define BIT_GET_CH16_AVAL_PG(x) \ + (((x) >> BIT_SHIFT_CH16_AVAL_PG) & BIT_MASK_CH16_AVAL_PG) +#define BIT_SET_CH16_AVAL_PG(x, v) \ + (BIT_CLEAR_CH16_AVAL_PG(x) | BIT_CH16_AVAL_PG(v)) + +#define BIT_SHIFT_CH16_RSVD_PG 0 +#define BIT_MASK_CH16_RSVD_PG 0xfff +#define BIT_CH16_RSVD_PG(x) \ + (((x) & BIT_MASK_CH16_RSVD_PG) << BIT_SHIFT_CH16_RSVD_PG) +#define BITS_CH16_RSVD_PG (BIT_MASK_CH16_RSVD_PG << BIT_SHIFT_CH16_RSVD_PG) +#define BIT_CLEAR_CH16_RSVD_PG(x) ((x) & (~BITS_CH16_RSVD_PG)) +#define BIT_GET_CH16_RSVD_PG(x) \ + (((x) >> BIT_SHIFT_CH16_RSVD_PG) & BIT_MASK_CH16_RSVD_PG) +#define BIT_SET_CH16_RSVD_PG(x, v) \ + (BIT_CLEAR_CH16_RSVD_PG(x) | BIT_CH16_RSVD_PG(v)) + +/* 2 REG_HWAMSDU_CTL1 (Offset 0x2250) */ + +#define BIT_SHIFT_HWAMSDU_PKTNUM 8 +#define BIT_MASK_HWAMSDU_PKTNUM 0x3f +#define BIT_HWAMSDU_PKTNUM(x) \ + (((x) & BIT_MASK_HWAMSDU_PKTNUM) << BIT_SHIFT_HWAMSDU_PKTNUM) +#define BITS_HWAMSDU_PKTNUM \ + (BIT_MASK_HWAMSDU_PKTNUM << BIT_SHIFT_HWAMSDU_PKTNUM) +#define BIT_CLEAR_HWAMSDU_PKTNUM(x) ((x) & (~BITS_HWAMSDU_PKTNUM)) +#define BIT_GET_HWAMSDU_PKTNUM(x) \ + (((x) >> BIT_SHIFT_HWAMSDU_PKTNUM) & BIT_MASK_HWAMSDU_PKTNUM) +#define BIT_SET_HWAMSDU_PKTNUM(x, v) \ + (BIT_CLEAR_HWAMSDU_PKTNUM(x) | BIT_HWAMSDU_PKTNUM(v)) + +#define BIT_HWAMSDU_BUSY BIT(7) +#define BIT_SINGLE_AMSDU BIT(2) +#define BIT_HWAMSDU_PADDING_MODE BIT(1) +#define BIT_HWAMSDU_EN BIT(0) + +/* 2 REG_HWAMSDU_CTL2 (Offset 0x2254) */ + +#define BIT_SHIFT_HWAMSDU_AMSDU_TIMEOUT 16 +#define BIT_MASK_HWAMSDU_AMSDU_TIMEOUT 0xffff +#define BIT_HWAMSDU_AMSDU_TIMEOUT(x) \ + (((x) & BIT_MASK_HWAMSDU_AMSDU_TIMEOUT) \ + << BIT_SHIFT_HWAMSDU_AMSDU_TIMEOUT) +#define BITS_HWAMSDU_AMSDU_TIMEOUT \ + (BIT_MASK_HWAMSDU_AMSDU_TIMEOUT << BIT_SHIFT_HWAMSDU_AMSDU_TIMEOUT) +#define BIT_CLEAR_HWAMSDU_AMSDU_TIMEOUT(x) ((x) & (~BITS_HWAMSDU_AMSDU_TIMEOUT)) +#define BIT_GET_HWAMSDU_AMSDU_TIMEOUT(x) \ + (((x) >> BIT_SHIFT_HWAMSDU_AMSDU_TIMEOUT) & \ + BIT_MASK_HWAMSDU_AMSDU_TIMEOUT) +#define BIT_SET_HWAMSDU_AMSDU_TIMEOUT(x, v) \ + (BIT_CLEAR_HWAMSDU_AMSDU_TIMEOUT(x) | BIT_HWAMSDU_AMSDU_TIMEOUT(v)) + +#define BIT_SHIFT_HWAMSDU_MSDU_TIMEOUT 0 +#define BIT_MASK_HWAMSDU_MSDU_TIMEOUT 0xffff +#define BIT_HWAMSDU_MSDU_TIMEOUT(x) \ + (((x) & BIT_MASK_HWAMSDU_MSDU_TIMEOUT) \ + << BIT_SHIFT_HWAMSDU_MSDU_TIMEOUT) +#define BITS_HWAMSDU_MSDU_TIMEOUT \ + (BIT_MASK_HWAMSDU_MSDU_TIMEOUT << BIT_SHIFT_HWAMSDU_MSDU_TIMEOUT) +#define BIT_CLEAR_HWAMSDU_MSDU_TIMEOUT(x) ((x) & (~BITS_HWAMSDU_MSDU_TIMEOUT)) +#define BIT_GET_HWAMSDU_MSDU_TIMEOUT(x) \ + (((x) >> BIT_SHIFT_HWAMSDU_MSDU_TIMEOUT) & \ + BIT_MASK_HWAMSDU_MSDU_TIMEOUT) +#define BIT_SET_HWAMSDU_MSDU_TIMEOUT(x, v) \ + (BIT_CLEAR_HWAMSDU_MSDU_TIMEOUT(x) | BIT_HWAMSDU_MSDU_TIMEOUT(v)) + +/* 2 REG_HI8Q_TXBD_DESA_L (Offset 0x2300) */ + +#define BIT_SHIFT_HI8Q_TXBD_DESA_L 0 +#define BIT_MASK_HI8Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI8Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI8Q_TXBD_DESA_L) << BIT_SHIFT_HI8Q_TXBD_DESA_L) +#define BITS_HI8Q_TXBD_DESA_L \ + (BIT_MASK_HI8Q_TXBD_DESA_L << BIT_SHIFT_HI8Q_TXBD_DESA_L) +#define BIT_CLEAR_HI8Q_TXBD_DESA_L(x) ((x) & (~BITS_HI8Q_TXBD_DESA_L)) +#define BIT_GET_HI8Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI8Q_TXBD_DESA_L) & BIT_MASK_HI8Q_TXBD_DESA_L) +#define BIT_SET_HI8Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI8Q_TXBD_DESA_L(x) | BIT_HI8Q_TXBD_DESA_L(v)) + +/* 2 REG_HI8Q_TXBD_DESA_H (Offset 0x2304) */ + +#define BIT_SHIFT_HI8Q_TXBD_DESA_H 0 +#define BIT_MASK_HI8Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI8Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI8Q_TXBD_DESA_H) << BIT_SHIFT_HI8Q_TXBD_DESA_H) +#define BITS_HI8Q_TXBD_DESA_H \ + (BIT_MASK_HI8Q_TXBD_DESA_H << BIT_SHIFT_HI8Q_TXBD_DESA_H) +#define BIT_CLEAR_HI8Q_TXBD_DESA_H(x) ((x) & (~BITS_HI8Q_TXBD_DESA_H)) +#define BIT_GET_HI8Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI8Q_TXBD_DESA_H) & BIT_MASK_HI8Q_TXBD_DESA_H) +#define BIT_SET_HI8Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI8Q_TXBD_DESA_H(x) | BIT_HI8Q_TXBD_DESA_H(v)) + +/* 2 REG_HI9Q_TXBD_DESA_L (Offset 0x2308) */ + +#define BIT_SHIFT_HI9Q_TXBD_DESA_L 0 +#define BIT_MASK_HI9Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI9Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI9Q_TXBD_DESA_L) << BIT_SHIFT_HI9Q_TXBD_DESA_L) +#define BITS_HI9Q_TXBD_DESA_L \ + (BIT_MASK_HI9Q_TXBD_DESA_L << BIT_SHIFT_HI9Q_TXBD_DESA_L) +#define BIT_CLEAR_HI9Q_TXBD_DESA_L(x) ((x) & (~BITS_HI9Q_TXBD_DESA_L)) +#define BIT_GET_HI9Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI9Q_TXBD_DESA_L) & BIT_MASK_HI9Q_TXBD_DESA_L) +#define BIT_SET_HI9Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI9Q_TXBD_DESA_L(x) | BIT_HI9Q_TXBD_DESA_L(v)) + +/* 2 REG_HI9Q_TXBD_DESA_H (Offset 0x230C) */ + +#define BIT_SHIFT_HI9Q_TXBD_DESA_H 0 +#define BIT_MASK_HI9Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI9Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI9Q_TXBD_DESA_H) << BIT_SHIFT_HI9Q_TXBD_DESA_H) +#define BITS_HI9Q_TXBD_DESA_H \ + (BIT_MASK_HI9Q_TXBD_DESA_H << BIT_SHIFT_HI9Q_TXBD_DESA_H) +#define BIT_CLEAR_HI9Q_TXBD_DESA_H(x) ((x) & (~BITS_HI9Q_TXBD_DESA_H)) +#define BIT_GET_HI9Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI9Q_TXBD_DESA_H) & BIT_MASK_HI9Q_TXBD_DESA_H) +#define BIT_SET_HI9Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI9Q_TXBD_DESA_H(x) | BIT_HI9Q_TXBD_DESA_H(v)) + +/* 2 REG_HI10Q_TXBD_DESA_L (Offset 0x2310) */ + +#define BIT_SHIFT_HI10Q_TXBD_DESA_L 0 +#define BIT_MASK_HI10Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI10Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI10Q_TXBD_DESA_L) << BIT_SHIFT_HI10Q_TXBD_DESA_L) +#define BITS_HI10Q_TXBD_DESA_L \ + (BIT_MASK_HI10Q_TXBD_DESA_L << BIT_SHIFT_HI10Q_TXBD_DESA_L) +#define BIT_CLEAR_HI10Q_TXBD_DESA_L(x) ((x) & (~BITS_HI10Q_TXBD_DESA_L)) +#define BIT_GET_HI10Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI10Q_TXBD_DESA_L) & BIT_MASK_HI10Q_TXBD_DESA_L) +#define BIT_SET_HI10Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI10Q_TXBD_DESA_L(x) | BIT_HI10Q_TXBD_DESA_L(v)) + +/* 2 REG_HI10Q_TXBD_DESA_H (Offset 0x2314) */ + +#define BIT_SHIFT_HI10Q_TXBD_DESA_H 0 +#define BIT_MASK_HI10Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI10Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI10Q_TXBD_DESA_H) << BIT_SHIFT_HI10Q_TXBD_DESA_H) +#define BITS_HI10Q_TXBD_DESA_H \ + (BIT_MASK_HI10Q_TXBD_DESA_H << BIT_SHIFT_HI10Q_TXBD_DESA_H) +#define BIT_CLEAR_HI10Q_TXBD_DESA_H(x) ((x) & (~BITS_HI10Q_TXBD_DESA_H)) +#define BIT_GET_HI10Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI10Q_TXBD_DESA_H) & BIT_MASK_HI10Q_TXBD_DESA_H) +#define BIT_SET_HI10Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI10Q_TXBD_DESA_H(x) | BIT_HI10Q_TXBD_DESA_H(v)) + +/* 2 REG_HI11Q_TXBD_DESA_L (Offset 0x2318) */ + +#define BIT_SHIFT_HI11Q_TXBD_DESA_L 0 +#define BIT_MASK_HI11Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI11Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI11Q_TXBD_DESA_L) << BIT_SHIFT_HI11Q_TXBD_DESA_L) +#define BITS_HI11Q_TXBD_DESA_L \ + (BIT_MASK_HI11Q_TXBD_DESA_L << BIT_SHIFT_HI11Q_TXBD_DESA_L) +#define BIT_CLEAR_HI11Q_TXBD_DESA_L(x) ((x) & (~BITS_HI11Q_TXBD_DESA_L)) +#define BIT_GET_HI11Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI11Q_TXBD_DESA_L) & BIT_MASK_HI11Q_TXBD_DESA_L) +#define BIT_SET_HI11Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI11Q_TXBD_DESA_L(x) | BIT_HI11Q_TXBD_DESA_L(v)) + +/* 2 REG_HI11Q_TXBD_DESA_H (Offset 0x231C) */ + +#define BIT_SHIFT_HI11Q_TXBD_DESA_H 0 +#define BIT_MASK_HI11Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI11Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI11Q_TXBD_DESA_H) << BIT_SHIFT_HI11Q_TXBD_DESA_H) +#define BITS_HI11Q_TXBD_DESA_H \ + (BIT_MASK_HI11Q_TXBD_DESA_H << BIT_SHIFT_HI11Q_TXBD_DESA_H) +#define BIT_CLEAR_HI11Q_TXBD_DESA_H(x) ((x) & (~BITS_HI11Q_TXBD_DESA_H)) +#define BIT_GET_HI11Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI11Q_TXBD_DESA_H) & BIT_MASK_HI11Q_TXBD_DESA_H) +#define BIT_SET_HI11Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI11Q_TXBD_DESA_H(x) | BIT_HI11Q_TXBD_DESA_H(v)) + +/* 2 REG_HI12Q_TXBD_DESA_L (Offset 0x2320) */ + +#define BIT_SHIFT_HI12Q_TXBD_DESA_L 0 +#define BIT_MASK_HI12Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI12Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI12Q_TXBD_DESA_L) << BIT_SHIFT_HI12Q_TXBD_DESA_L) +#define BITS_HI12Q_TXBD_DESA_L \ + (BIT_MASK_HI12Q_TXBD_DESA_L << BIT_SHIFT_HI12Q_TXBD_DESA_L) +#define BIT_CLEAR_HI12Q_TXBD_DESA_L(x) ((x) & (~BITS_HI12Q_TXBD_DESA_L)) +#define BIT_GET_HI12Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI12Q_TXBD_DESA_L) & BIT_MASK_HI12Q_TXBD_DESA_L) +#define BIT_SET_HI12Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI12Q_TXBD_DESA_L(x) | BIT_HI12Q_TXBD_DESA_L(v)) + +/* 2 REG_HI12Q_TXBD_DESA_H (Offset 0x2324) */ + +#define BIT_SHIFT_HI12Q_TXBD_DESA_H 0 +#define BIT_MASK_HI12Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI12Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI12Q_TXBD_DESA_H) << BIT_SHIFT_HI12Q_TXBD_DESA_H) +#define BITS_HI12Q_TXBD_DESA_H \ + (BIT_MASK_HI12Q_TXBD_DESA_H << BIT_SHIFT_HI12Q_TXBD_DESA_H) +#define BIT_CLEAR_HI12Q_TXBD_DESA_H(x) ((x) & (~BITS_HI12Q_TXBD_DESA_H)) +#define BIT_GET_HI12Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI12Q_TXBD_DESA_H) & BIT_MASK_HI12Q_TXBD_DESA_H) +#define BIT_SET_HI12Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI12Q_TXBD_DESA_H(x) | BIT_HI12Q_TXBD_DESA_H(v)) + +/* 2 REG_HI13Q_TXBD_DESA_L (Offset 0x2328) */ + +#define BIT_SHIFT_HI13Q_TXBD_DESA_L 0 +#define BIT_MASK_HI13Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI13Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI13Q_TXBD_DESA_L) << BIT_SHIFT_HI13Q_TXBD_DESA_L) +#define BITS_HI13Q_TXBD_DESA_L \ + (BIT_MASK_HI13Q_TXBD_DESA_L << BIT_SHIFT_HI13Q_TXBD_DESA_L) +#define BIT_CLEAR_HI13Q_TXBD_DESA_L(x) ((x) & (~BITS_HI13Q_TXBD_DESA_L)) +#define BIT_GET_HI13Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI13Q_TXBD_DESA_L) & BIT_MASK_HI13Q_TXBD_DESA_L) +#define BIT_SET_HI13Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI13Q_TXBD_DESA_L(x) | BIT_HI13Q_TXBD_DESA_L(v)) + +/* 2 REG_HI13Q_TXBD_DESA_H (Offset 0x232C) */ + +#define BIT_SHIFT_HI13Q_TXBD_DESA_H 0 +#define BIT_MASK_HI13Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI13Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI13Q_TXBD_DESA_H) << BIT_SHIFT_HI13Q_TXBD_DESA_H) +#define BITS_HI13Q_TXBD_DESA_H \ + (BIT_MASK_HI13Q_TXBD_DESA_H << BIT_SHIFT_HI13Q_TXBD_DESA_H) +#define BIT_CLEAR_HI13Q_TXBD_DESA_H(x) ((x) & (~BITS_HI13Q_TXBD_DESA_H)) +#define BIT_GET_HI13Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI13Q_TXBD_DESA_H) & BIT_MASK_HI13Q_TXBD_DESA_H) +#define BIT_SET_HI13Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI13Q_TXBD_DESA_H(x) | BIT_HI13Q_TXBD_DESA_H(v)) + +/* 2 REG_HI14Q_TXBD_DESA_L (Offset 0x2330) */ + +#define BIT_SHIFT_HI14Q_TXBD_DESA_L 0 +#define BIT_MASK_HI14Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI14Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI14Q_TXBD_DESA_L) << BIT_SHIFT_HI14Q_TXBD_DESA_L) +#define BITS_HI14Q_TXBD_DESA_L \ + (BIT_MASK_HI14Q_TXBD_DESA_L << BIT_SHIFT_HI14Q_TXBD_DESA_L) +#define BIT_CLEAR_HI14Q_TXBD_DESA_L(x) ((x) & (~BITS_HI14Q_TXBD_DESA_L)) +#define BIT_GET_HI14Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI14Q_TXBD_DESA_L) & BIT_MASK_HI14Q_TXBD_DESA_L) +#define BIT_SET_HI14Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI14Q_TXBD_DESA_L(x) | BIT_HI14Q_TXBD_DESA_L(v)) + +/* 2 REG_HI14Q_TXBD_DESA_H (Offset 0x2334) */ + +#define BIT_SHIFT_HI14Q_TXBD_DESA_H 0 +#define BIT_MASK_HI14Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI14Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI14Q_TXBD_DESA_H) << BIT_SHIFT_HI14Q_TXBD_DESA_H) +#define BITS_HI14Q_TXBD_DESA_H \ + (BIT_MASK_HI14Q_TXBD_DESA_H << BIT_SHIFT_HI14Q_TXBD_DESA_H) +#define BIT_CLEAR_HI14Q_TXBD_DESA_H(x) ((x) & (~BITS_HI14Q_TXBD_DESA_H)) +#define BIT_GET_HI14Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI14Q_TXBD_DESA_H) & BIT_MASK_HI14Q_TXBD_DESA_H) +#define BIT_SET_HI14Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI14Q_TXBD_DESA_H(x) | BIT_HI14Q_TXBD_DESA_H(v)) + +/* 2 REG_HI15Q_TXBD_DESA_L (Offset 0x2338) */ + +#define BIT_SHIFT_HI15Q_TXBD_DESA_L 0 +#define BIT_MASK_HI15Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI15Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI15Q_TXBD_DESA_L) << BIT_SHIFT_HI15Q_TXBD_DESA_L) +#define BITS_HI15Q_TXBD_DESA_L \ + (BIT_MASK_HI15Q_TXBD_DESA_L << BIT_SHIFT_HI15Q_TXBD_DESA_L) +#define BIT_CLEAR_HI15Q_TXBD_DESA_L(x) ((x) & (~BITS_HI15Q_TXBD_DESA_L)) +#define BIT_GET_HI15Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI15Q_TXBD_DESA_L) & BIT_MASK_HI15Q_TXBD_DESA_L) +#define BIT_SET_HI15Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI15Q_TXBD_DESA_L(x) | BIT_HI15Q_TXBD_DESA_L(v)) + +/* 2 REG_HI15Q_TXBD_DESA_H (Offset 0x233C) */ + +#define BIT_SHIFT_HI15Q_TXBD_DESA_H 0 +#define BIT_MASK_HI15Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI15Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI15Q_TXBD_DESA_H) << BIT_SHIFT_HI15Q_TXBD_DESA_H) +#define BITS_HI15Q_TXBD_DESA_H \ + (BIT_MASK_HI15Q_TXBD_DESA_H << BIT_SHIFT_HI15Q_TXBD_DESA_H) +#define BIT_CLEAR_HI15Q_TXBD_DESA_H(x) ((x) & (~BITS_HI15Q_TXBD_DESA_H)) +#define BIT_GET_HI15Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI15Q_TXBD_DESA_H) & BIT_MASK_HI15Q_TXBD_DESA_H) +#define BIT_SET_HI15Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI15Q_TXBD_DESA_H(x) | BIT_HI15Q_TXBD_DESA_H(v)) + +/* 2 REG_HI16Q_TXBD_DESA_L (Offset 0x2340) */ + +#define BIT_SHIFT_HI16Q_TXBD_DESA_L 0 +#define BIT_MASK_HI16Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI16Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI16Q_TXBD_DESA_L) << BIT_SHIFT_HI16Q_TXBD_DESA_L) +#define BITS_HI16Q_TXBD_DESA_L \ + (BIT_MASK_HI16Q_TXBD_DESA_L << BIT_SHIFT_HI16Q_TXBD_DESA_L) +#define BIT_CLEAR_HI16Q_TXBD_DESA_L(x) ((x) & (~BITS_HI16Q_TXBD_DESA_L)) +#define BIT_GET_HI16Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI16Q_TXBD_DESA_L) & BIT_MASK_HI16Q_TXBD_DESA_L) +#define BIT_SET_HI16Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI16Q_TXBD_DESA_L(x) | BIT_HI16Q_TXBD_DESA_L(v)) + +/* 2 REG_HI16Q_TXBD_DESA_H (Offset 0x2344) */ + +#define BIT_SHIFT_HI16Q_TXBD_DESA_H 0 +#define BIT_MASK_HI16Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI16Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI16Q_TXBD_DESA_H) << BIT_SHIFT_HI16Q_TXBD_DESA_H) +#define BITS_HI16Q_TXBD_DESA_H \ + (BIT_MASK_HI16Q_TXBD_DESA_H << BIT_SHIFT_HI16Q_TXBD_DESA_H) +#define BIT_CLEAR_HI16Q_TXBD_DESA_H(x) ((x) & (~BITS_HI16Q_TXBD_DESA_H)) +#define BIT_GET_HI16Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI16Q_TXBD_DESA_H) & BIT_MASK_HI16Q_TXBD_DESA_H) +#define BIT_SET_HI16Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI16Q_TXBD_DESA_H(x) | BIT_HI16Q_TXBD_DESA_H(v)) + +/* 2 REG_HI17Q_TXBD_DESA_L (Offset 0x2348) */ + +#define BIT_SHIFT_HI17Q_TXBD_DESA_L 0 +#define BIT_MASK_HI17Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI17Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI17Q_TXBD_DESA_L) << BIT_SHIFT_HI17Q_TXBD_DESA_L) +#define BITS_HI17Q_TXBD_DESA_L \ + (BIT_MASK_HI17Q_TXBD_DESA_L << BIT_SHIFT_HI17Q_TXBD_DESA_L) +#define BIT_CLEAR_HI17Q_TXBD_DESA_L(x) ((x) & (~BITS_HI17Q_TXBD_DESA_L)) +#define BIT_GET_HI17Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI17Q_TXBD_DESA_L) & BIT_MASK_HI17Q_TXBD_DESA_L) +#define BIT_SET_HI17Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI17Q_TXBD_DESA_L(x) | BIT_HI17Q_TXBD_DESA_L(v)) + +/* 2 REG_HI17Q_TXBD_DESA_H (Offset 0x234C) */ + +#define BIT_SHIFT_HI17Q_TXBD_DESA_H 0 +#define BIT_MASK_HI17Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI17Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI17Q_TXBD_DESA_H) << BIT_SHIFT_HI17Q_TXBD_DESA_H) +#define BITS_HI17Q_TXBD_DESA_H \ + (BIT_MASK_HI17Q_TXBD_DESA_H << BIT_SHIFT_HI17Q_TXBD_DESA_H) +#define BIT_CLEAR_HI17Q_TXBD_DESA_H(x) ((x) & (~BITS_HI17Q_TXBD_DESA_H)) +#define BIT_GET_HI17Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI17Q_TXBD_DESA_H) & BIT_MASK_HI17Q_TXBD_DESA_H) +#define BIT_SET_HI17Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI17Q_TXBD_DESA_H(x) | BIT_HI17Q_TXBD_DESA_H(v)) + +/* 2 REG_HI18Q_TXBD_DESA_L (Offset 0x2350) */ + +#define BIT_SHIFT_HI18Q_TXBD_DESA_L 0 +#define BIT_MASK_HI18Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI18Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI18Q_TXBD_DESA_L) << BIT_SHIFT_HI18Q_TXBD_DESA_L) +#define BITS_HI18Q_TXBD_DESA_L \ + (BIT_MASK_HI18Q_TXBD_DESA_L << BIT_SHIFT_HI18Q_TXBD_DESA_L) +#define BIT_CLEAR_HI18Q_TXBD_DESA_L(x) ((x) & (~BITS_HI18Q_TXBD_DESA_L)) +#define BIT_GET_HI18Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI18Q_TXBD_DESA_L) & BIT_MASK_HI18Q_TXBD_DESA_L) +#define BIT_SET_HI18Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI18Q_TXBD_DESA_L(x) | BIT_HI18Q_TXBD_DESA_L(v)) + +/* 2 REG_HI18Q_TXBD_DESA_H (Offset 0x2354) */ + +#define BIT_SHIFT_HI18Q_TXBD_DESA_H 0 +#define BIT_MASK_HI18Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI18Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI18Q_TXBD_DESA_H) << BIT_SHIFT_HI18Q_TXBD_DESA_H) +#define BITS_HI18Q_TXBD_DESA_H \ + (BIT_MASK_HI18Q_TXBD_DESA_H << BIT_SHIFT_HI18Q_TXBD_DESA_H) +#define BIT_CLEAR_HI18Q_TXBD_DESA_H(x) ((x) & (~BITS_HI18Q_TXBD_DESA_H)) +#define BIT_GET_HI18Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI18Q_TXBD_DESA_H) & BIT_MASK_HI18Q_TXBD_DESA_H) +#define BIT_SET_HI18Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI18Q_TXBD_DESA_H(x) | BIT_HI18Q_TXBD_DESA_H(v)) + +/* 2 REG_HI19Q_TXBD_DESA_L (Offset 0x2358) */ + +#define BIT_SHIFT_HI19Q_TXBD_DESA_L 0 +#define BIT_MASK_HI19Q_TXBD_DESA_L 0xffffffffL +#define BIT_HI19Q_TXBD_DESA_L(x) \ + (((x) & BIT_MASK_HI19Q_TXBD_DESA_L) << BIT_SHIFT_HI19Q_TXBD_DESA_L) +#define BITS_HI19Q_TXBD_DESA_L \ + (BIT_MASK_HI19Q_TXBD_DESA_L << BIT_SHIFT_HI19Q_TXBD_DESA_L) +#define BIT_CLEAR_HI19Q_TXBD_DESA_L(x) ((x) & (~BITS_HI19Q_TXBD_DESA_L)) +#define BIT_GET_HI19Q_TXBD_DESA_L(x) \ + (((x) >> BIT_SHIFT_HI19Q_TXBD_DESA_L) & BIT_MASK_HI19Q_TXBD_DESA_L) +#define BIT_SET_HI19Q_TXBD_DESA_L(x, v) \ + (BIT_CLEAR_HI19Q_TXBD_DESA_L(x) | BIT_HI19Q_TXBD_DESA_L(v)) + +/* 2 REG_HI19Q_TXBD_DESA_H (Offset 0x235C) */ + +#define BIT_CLR_P0HI19Q_HW_IDX BIT(25) +#define BIT_CLR_P0HI18Q_HW_IDX BIT(24) +#define BIT_CLR_P0HI17Q_HW_IDX BIT(23) +#define BIT_CLR_P0HI16Q_HW_IDX BIT(22) +#define BIT_CLR_P0HI19Q_HOST_IDX BIT(9) +#define BIT_CLR_P0HI18Q_HOST_IDX BIT(8) +#define BIT_CLR_P0HI17Q_HOST_IDX BIT(7) +#define BIT_CLR_P0HI16Q_HOST_IDX BIT(6) + +#define BIT_SHIFT_HI19Q_TXBD_DESA_H 0 +#define BIT_MASK_HI19Q_TXBD_DESA_H 0xffffffffL +#define BIT_HI19Q_TXBD_DESA_H(x) \ + (((x) & BIT_MASK_HI19Q_TXBD_DESA_H) << BIT_SHIFT_HI19Q_TXBD_DESA_H) +#define BITS_HI19Q_TXBD_DESA_H \ + (BIT_MASK_HI19Q_TXBD_DESA_H << BIT_SHIFT_HI19Q_TXBD_DESA_H) +#define BIT_CLEAR_HI19Q_TXBD_DESA_H(x) ((x) & (~BITS_HI19Q_TXBD_DESA_H)) +#define BIT_GET_HI19Q_TXBD_DESA_H(x) \ + (((x) >> BIT_SHIFT_HI19Q_TXBD_DESA_H) & BIT_MASK_HI19Q_TXBD_DESA_H) +#define BIT_SET_HI19Q_TXBD_DESA_H(x, v) \ + (BIT_CLEAR_HI19Q_TXBD_DESA_H(x) | BIT_HI19Q_TXBD_DESA_H(v)) + +/* 2 REG_P0HI16Q_TXBD_IDX (Offset 0x2370) */ + +#define BIT_SHIFT_P0HI16Q_HW_IDX 16 +#define BIT_MASK_P0HI16Q_HW_IDX 0xfff +#define BIT_P0HI16Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI16Q_HW_IDX) << BIT_SHIFT_P0HI16Q_HW_IDX) +#define BITS_P0HI16Q_HW_IDX \ + (BIT_MASK_P0HI16Q_HW_IDX << BIT_SHIFT_P0HI16Q_HW_IDX) +#define BIT_CLEAR_P0HI16Q_HW_IDX(x) ((x) & (~BITS_P0HI16Q_HW_IDX)) +#define BIT_GET_P0HI16Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI16Q_HW_IDX) & BIT_MASK_P0HI16Q_HW_IDX) +#define BIT_SET_P0HI16Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI16Q_HW_IDX(x) | BIT_P0HI16Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI16Q_HOST_IDX 0 +#define BIT_MASK_P0HI16Q_HOST_IDX 0xfff +#define BIT_P0HI16Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI16Q_HOST_IDX) << BIT_SHIFT_P0HI16Q_HOST_IDX) +#define BITS_P0HI16Q_HOST_IDX \ + (BIT_MASK_P0HI16Q_HOST_IDX << BIT_SHIFT_P0HI16Q_HOST_IDX) +#define BIT_CLEAR_P0HI16Q_HOST_IDX(x) ((x) & (~BITS_P0HI16Q_HOST_IDX)) +#define BIT_GET_P0HI16Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI16Q_HOST_IDX) & BIT_MASK_P0HI16Q_HOST_IDX) +#define BIT_SET_P0HI16Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI16Q_HOST_IDX(x) | BIT_P0HI16Q_HOST_IDX(v)) + +/* 2 REG_P0HI17Q_TXBD_IDX (Offset 0x2374) */ + +#define BIT_SHIFT_P0HI17Q_HW_IDX 16 +#define BIT_MASK_P0HI17Q_HW_IDX 0xfff +#define BIT_P0HI17Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI17Q_HW_IDX) << BIT_SHIFT_P0HI17Q_HW_IDX) +#define BITS_P0HI17Q_HW_IDX \ + (BIT_MASK_P0HI17Q_HW_IDX << BIT_SHIFT_P0HI17Q_HW_IDX) +#define BIT_CLEAR_P0HI17Q_HW_IDX(x) ((x) & (~BITS_P0HI17Q_HW_IDX)) +#define BIT_GET_P0HI17Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI17Q_HW_IDX) & BIT_MASK_P0HI17Q_HW_IDX) +#define BIT_SET_P0HI17Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI17Q_HW_IDX(x) | BIT_P0HI17Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI17Q_HOST_IDX 0 +#define BIT_MASK_P0HI17Q_HOST_IDX 0xfff +#define BIT_P0HI17Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI17Q_HOST_IDX) << BIT_SHIFT_P0HI17Q_HOST_IDX) +#define BITS_P0HI17Q_HOST_IDX \ + (BIT_MASK_P0HI17Q_HOST_IDX << BIT_SHIFT_P0HI17Q_HOST_IDX) +#define BIT_CLEAR_P0HI17Q_HOST_IDX(x) ((x) & (~BITS_P0HI17Q_HOST_IDX)) +#define BIT_GET_P0HI17Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI17Q_HOST_IDX) & BIT_MASK_P0HI17Q_HOST_IDX) +#define BIT_SET_P0HI17Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI17Q_HOST_IDX(x) | BIT_P0HI17Q_HOST_IDX(v)) + +/* 2 REG_P0HI18Q_TXBD_IDX (Offset 0x2378) */ + +#define BIT_SHIFT_P0HI18Q_HW_IDX 16 +#define BIT_MASK_P0HI18Q_HW_IDX 0xfff +#define BIT_P0HI18Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI18Q_HW_IDX) << BIT_SHIFT_P0HI18Q_HW_IDX) +#define BITS_P0HI18Q_HW_IDX \ + (BIT_MASK_P0HI18Q_HW_IDX << BIT_SHIFT_P0HI18Q_HW_IDX) +#define BIT_CLEAR_P0HI18Q_HW_IDX(x) ((x) & (~BITS_P0HI18Q_HW_IDX)) +#define BIT_GET_P0HI18Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI18Q_HW_IDX) & BIT_MASK_P0HI18Q_HW_IDX) +#define BIT_SET_P0HI18Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI18Q_HW_IDX(x) | BIT_P0HI18Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI18Q_HOST_IDX 0 +#define BIT_MASK_P0HI18Q_HOST_IDX 0xfff +#define BIT_P0HI18Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI18Q_HOST_IDX) << BIT_SHIFT_P0HI18Q_HOST_IDX) +#define BITS_P0HI18Q_HOST_IDX \ + (BIT_MASK_P0HI18Q_HOST_IDX << BIT_SHIFT_P0HI18Q_HOST_IDX) +#define BIT_CLEAR_P0HI18Q_HOST_IDX(x) ((x) & (~BITS_P0HI18Q_HOST_IDX)) +#define BIT_GET_P0HI18Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI18Q_HOST_IDX) & BIT_MASK_P0HI18Q_HOST_IDX) +#define BIT_SET_P0HI18Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI18Q_HOST_IDX(x) | BIT_P0HI18Q_HOST_IDX(v)) + +/* 2 REG_P0HI19Q_TXBD_IDX (Offset 0x237C) */ + +#define BIT_SHIFT_P0HI19Q_HW_IDX 16 +#define BIT_MASK_P0HI19Q_HW_IDX 0xfff +#define BIT_P0HI19Q_HW_IDX(x) \ + (((x) & BIT_MASK_P0HI19Q_HW_IDX) << BIT_SHIFT_P0HI19Q_HW_IDX) +#define BITS_P0HI19Q_HW_IDX \ + (BIT_MASK_P0HI19Q_HW_IDX << BIT_SHIFT_P0HI19Q_HW_IDX) +#define BIT_CLEAR_P0HI19Q_HW_IDX(x) ((x) & (~BITS_P0HI19Q_HW_IDX)) +#define BIT_GET_P0HI19Q_HW_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI19Q_HW_IDX) & BIT_MASK_P0HI19Q_HW_IDX) +#define BIT_SET_P0HI19Q_HW_IDX(x, v) \ + (BIT_CLEAR_P0HI19Q_HW_IDX(x) | BIT_P0HI19Q_HW_IDX(v)) + +#define BIT_SHIFT_P0HI19Q_HOST_IDX 0 +#define BIT_MASK_P0HI19Q_HOST_IDX 0xfff +#define BIT_P0HI19Q_HOST_IDX(x) \ + (((x) & BIT_MASK_P0HI19Q_HOST_IDX) << BIT_SHIFT_P0HI19Q_HOST_IDX) +#define BITS_P0HI19Q_HOST_IDX \ + (BIT_MASK_P0HI19Q_HOST_IDX << BIT_SHIFT_P0HI19Q_HOST_IDX) +#define BIT_CLEAR_P0HI19Q_HOST_IDX(x) ((x) & (~BITS_P0HI19Q_HOST_IDX)) +#define BIT_GET_P0HI19Q_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_P0HI19Q_HOST_IDX) & BIT_MASK_P0HI19Q_HOST_IDX) +#define BIT_SET_P0HI19Q_HOST_IDX(x, v) \ + (BIT_CLEAR_P0HI19Q_HOST_IDX(x) | BIT_P0HI19Q_HOST_IDX(v)) + +/* 2 REG_P0HI16Q_HI17Q_TXBD_NUM (Offset 0x2380) */ + +#define BIT_P0HI17Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI17Q_DESC_MODE 28 +#define BIT_MASK_P0HI17Q_DESC_MODE 0x3 +#define BIT_P0HI17Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI17Q_DESC_MODE) << BIT_SHIFT_P0HI17Q_DESC_MODE) +#define BITS_P0HI17Q_DESC_MODE \ + (BIT_MASK_P0HI17Q_DESC_MODE << BIT_SHIFT_P0HI17Q_DESC_MODE) +#define BIT_CLEAR_P0HI17Q_DESC_MODE(x) ((x) & (~BITS_P0HI17Q_DESC_MODE)) +#define BIT_GET_P0HI17Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI17Q_DESC_MODE) & BIT_MASK_P0HI17Q_DESC_MODE) +#define BIT_SET_P0HI17Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI17Q_DESC_MODE(x) | BIT_P0HI17Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI17Q_DESC_NUM 16 +#define BIT_MASK_P0HI17Q_DESC_NUM 0xfff +#define BIT_P0HI17Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI17Q_DESC_NUM) << BIT_SHIFT_P0HI17Q_DESC_NUM) +#define BITS_P0HI17Q_DESC_NUM \ + (BIT_MASK_P0HI17Q_DESC_NUM << BIT_SHIFT_P0HI17Q_DESC_NUM) +#define BIT_CLEAR_P0HI17Q_DESC_NUM(x) ((x) & (~BITS_P0HI17Q_DESC_NUM)) +#define BIT_GET_P0HI17Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI17Q_DESC_NUM) & BIT_MASK_P0HI17Q_DESC_NUM) +#define BIT_SET_P0HI17Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI17Q_DESC_NUM(x) | BIT_P0HI17Q_DESC_NUM(v)) + +#define BIT_P0HI16Q_FLAG BIT(14) + +#define BIT_SHIFT_P0HI16Q_DESC_MODE 12 +#define BIT_MASK_P0HI16Q_DESC_MODE 0x3 +#define BIT_P0HI16Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI16Q_DESC_MODE) << BIT_SHIFT_P0HI16Q_DESC_MODE) +#define BITS_P0HI16Q_DESC_MODE \ + (BIT_MASK_P0HI16Q_DESC_MODE << BIT_SHIFT_P0HI16Q_DESC_MODE) +#define BIT_CLEAR_P0HI16Q_DESC_MODE(x) ((x) & (~BITS_P0HI16Q_DESC_MODE)) +#define BIT_GET_P0HI16Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI16Q_DESC_MODE) & BIT_MASK_P0HI16Q_DESC_MODE) +#define BIT_SET_P0HI16Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI16Q_DESC_MODE(x) | BIT_P0HI16Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI16Q_DESC_NUM 0 +#define BIT_MASK_P0HI16Q_DESC_NUM 0xfff +#define BIT_P0HI16Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI16Q_DESC_NUM) << BIT_SHIFT_P0HI16Q_DESC_NUM) +#define BITS_P0HI16Q_DESC_NUM \ + (BIT_MASK_P0HI16Q_DESC_NUM << BIT_SHIFT_P0HI16Q_DESC_NUM) +#define BIT_CLEAR_P0HI16Q_DESC_NUM(x) ((x) & (~BITS_P0HI16Q_DESC_NUM)) +#define BIT_GET_P0HI16Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI16Q_DESC_NUM) & BIT_MASK_P0HI16Q_DESC_NUM) +#define BIT_SET_P0HI16Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI16Q_DESC_NUM(x) | BIT_P0HI16Q_DESC_NUM(v)) + +/* 2 REG_P0HI18Q_HI19Q_TXBD_NUM (Offset 0x2384) */ + +#define BIT_P0HI19Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI19Q_DESC_MODE 28 +#define BIT_MASK_P0HI19Q_DESC_MODE 0x3 +#define BIT_P0HI19Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI19Q_DESC_MODE) << BIT_SHIFT_P0HI19Q_DESC_MODE) +#define BITS_P0HI19Q_DESC_MODE \ + (BIT_MASK_P0HI19Q_DESC_MODE << BIT_SHIFT_P0HI19Q_DESC_MODE) +#define BIT_CLEAR_P0HI19Q_DESC_MODE(x) ((x) & (~BITS_P0HI19Q_DESC_MODE)) +#define BIT_GET_P0HI19Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI19Q_DESC_MODE) & BIT_MASK_P0HI19Q_DESC_MODE) +#define BIT_SET_P0HI19Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI19Q_DESC_MODE(x) | BIT_P0HI19Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI19Q_DESC_NUM 16 +#define BIT_MASK_P0HI19Q_DESC_NUM 0xfff +#define BIT_P0HI19Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI19Q_DESC_NUM) << BIT_SHIFT_P0HI19Q_DESC_NUM) +#define BITS_P0HI19Q_DESC_NUM \ + (BIT_MASK_P0HI19Q_DESC_NUM << BIT_SHIFT_P0HI19Q_DESC_NUM) +#define BIT_CLEAR_P0HI19Q_DESC_NUM(x) ((x) & (~BITS_P0HI19Q_DESC_NUM)) +#define BIT_GET_P0HI19Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI19Q_DESC_NUM) & BIT_MASK_P0HI19Q_DESC_NUM) +#define BIT_SET_P0HI19Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI19Q_DESC_NUM(x) | BIT_P0HI19Q_DESC_NUM(v)) + +#define BIT_P0HI18Q_FLAG BIT(14) + +#define BIT_SHIFT_P0HI18Q_DESC_MODE 12 +#define BIT_MASK_P0HI18Q_DESC_MODE 0x3 +#define BIT_P0HI18Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI18Q_DESC_MODE) << BIT_SHIFT_P0HI18Q_DESC_MODE) +#define BITS_P0HI18Q_DESC_MODE \ + (BIT_MASK_P0HI18Q_DESC_MODE << BIT_SHIFT_P0HI18Q_DESC_MODE) +#define BIT_CLEAR_P0HI18Q_DESC_MODE(x) ((x) & (~BITS_P0HI18Q_DESC_MODE)) +#define BIT_GET_P0HI18Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI18Q_DESC_MODE) & BIT_MASK_P0HI18Q_DESC_MODE) +#define BIT_SET_P0HI18Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI18Q_DESC_MODE(x) | BIT_P0HI18Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI18Q_DESC_NUM 0 +#define BIT_MASK_P0HI18Q_DESC_NUM 0xfff +#define BIT_P0HI18Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI18Q_DESC_NUM) << BIT_SHIFT_P0HI18Q_DESC_NUM) +#define BITS_P0HI18Q_DESC_NUM \ + (BIT_MASK_P0HI18Q_DESC_NUM << BIT_SHIFT_P0HI18Q_DESC_NUM) +#define BIT_CLEAR_P0HI18Q_DESC_NUM(x) ((x) & (~BITS_P0HI18Q_DESC_NUM)) +#define BIT_GET_P0HI18Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI18Q_DESC_NUM) & BIT_MASK_P0HI18Q_DESC_NUM) +#define BIT_SET_P0HI18Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI18Q_DESC_NUM(x) | BIT_P0HI18Q_DESC_NUM(v)) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_PCIE_HISR1 (Offset 0x23BC) */ + +#define BIT_CPU_MGQ_EARLY_INT BIT(6) +#define BIT_PSTIMER_5 BIT(4) +#define BIT_PSTIMER_4 BIT(3) +#define BIT_PSTIMER_3 BIT(2) +#define BIT_BB_STOPRX_INT BIT(0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_P0HI8Q_HI9Q_TXBD_NUM (Offset 0x23C0) */ + +#define BIT_P0HI9Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI9Q_DESC_MODE 28 +#define BIT_MASK_P0HI9Q_DESC_MODE 0x3 +#define BIT_P0HI9Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI9Q_DESC_MODE) << BIT_SHIFT_P0HI9Q_DESC_MODE) +#define BITS_P0HI9Q_DESC_MODE \ + (BIT_MASK_P0HI9Q_DESC_MODE << BIT_SHIFT_P0HI9Q_DESC_MODE) +#define BIT_CLEAR_P0HI9Q_DESC_MODE(x) ((x) & (~BITS_P0HI9Q_DESC_MODE)) +#define BIT_GET_P0HI9Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI9Q_DESC_MODE) & BIT_MASK_P0HI9Q_DESC_MODE) +#define BIT_SET_P0HI9Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI9Q_DESC_MODE(x) | BIT_P0HI9Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI9Q_DESC_NUM 16 +#define BIT_MASK_P0HI9Q_DESC_NUM 0xfff +#define BIT_P0HI9Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI9Q_DESC_NUM) << BIT_SHIFT_P0HI9Q_DESC_NUM) +#define BITS_P0HI9Q_DESC_NUM \ + (BIT_MASK_P0HI9Q_DESC_NUM << BIT_SHIFT_P0HI9Q_DESC_NUM) +#define BIT_CLEAR_P0HI9Q_DESC_NUM(x) ((x) & (~BITS_P0HI9Q_DESC_NUM)) +#define BIT_GET_P0HI9Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI9Q_DESC_NUM) & BIT_MASK_P0HI9Q_DESC_NUM) +#define BIT_SET_P0HI9Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI9Q_DESC_NUM(x) | BIT_P0HI9Q_DESC_NUM(v)) + +#define BIT_P0HI8Q_FLAG BIT(14) + +#define BIT_SHIFT_P0HI8Q_DESC_MODE 12 +#define BIT_MASK_P0HI8Q_DESC_MODE 0x3 +#define BIT_P0HI8Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI8Q_DESC_MODE) << BIT_SHIFT_P0HI8Q_DESC_MODE) +#define BITS_P0HI8Q_DESC_MODE \ + (BIT_MASK_P0HI8Q_DESC_MODE << BIT_SHIFT_P0HI8Q_DESC_MODE) +#define BIT_CLEAR_P0HI8Q_DESC_MODE(x) ((x) & (~BITS_P0HI8Q_DESC_MODE)) +#define BIT_GET_P0HI8Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI8Q_DESC_MODE) & BIT_MASK_P0HI8Q_DESC_MODE) +#define BIT_SET_P0HI8Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI8Q_DESC_MODE(x) | BIT_P0HI8Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI8Q_DESC_NUM 0 +#define BIT_MASK_P0HI8Q_DESC_NUM 0xfff +#define BIT_P0HI8Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI8Q_DESC_NUM) << BIT_SHIFT_P0HI8Q_DESC_NUM) +#define BITS_P0HI8Q_DESC_NUM \ + (BIT_MASK_P0HI8Q_DESC_NUM << BIT_SHIFT_P0HI8Q_DESC_NUM) +#define BIT_CLEAR_P0HI8Q_DESC_NUM(x) ((x) & (~BITS_P0HI8Q_DESC_NUM)) +#define BIT_GET_P0HI8Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI8Q_DESC_NUM) & BIT_MASK_P0HI8Q_DESC_NUM) +#define BIT_SET_P0HI8Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI8Q_DESC_NUM(x) | BIT_P0HI8Q_DESC_NUM(v)) + +/* 2 REG_P0HI10Q_HI11Q_TXBD_NUM (Offset 0x23C4) */ + +#define BIT_P0HI11Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI11Q_DESC_MODE 28 +#define BIT_MASK_P0HI11Q_DESC_MODE 0x3 +#define BIT_P0HI11Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI11Q_DESC_MODE) << BIT_SHIFT_P0HI11Q_DESC_MODE) +#define BITS_P0HI11Q_DESC_MODE \ + (BIT_MASK_P0HI11Q_DESC_MODE << BIT_SHIFT_P0HI11Q_DESC_MODE) +#define BIT_CLEAR_P0HI11Q_DESC_MODE(x) ((x) & (~BITS_P0HI11Q_DESC_MODE)) +#define BIT_GET_P0HI11Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI11Q_DESC_MODE) & BIT_MASK_P0HI11Q_DESC_MODE) +#define BIT_SET_P0HI11Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI11Q_DESC_MODE(x) | BIT_P0HI11Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI11Q_DESC_NUM 16 +#define BIT_MASK_P0HI11Q_DESC_NUM 0xfff +#define BIT_P0HI11Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI11Q_DESC_NUM) << BIT_SHIFT_P0HI11Q_DESC_NUM) +#define BITS_P0HI11Q_DESC_NUM \ + (BIT_MASK_P0HI11Q_DESC_NUM << BIT_SHIFT_P0HI11Q_DESC_NUM) +#define BIT_CLEAR_P0HI11Q_DESC_NUM(x) ((x) & (~BITS_P0HI11Q_DESC_NUM)) +#define BIT_GET_P0HI11Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI11Q_DESC_NUM) & BIT_MASK_P0HI11Q_DESC_NUM) +#define BIT_SET_P0HI11Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI11Q_DESC_NUM(x) | BIT_P0HI11Q_DESC_NUM(v)) + +#define BIT_P0HI10Q_FLAG BIT(14) + +#define BIT_SHIFT_P0HI10Q_DESC_MODE 12 +#define BIT_MASK_P0HI10Q_DESC_MODE 0x3 +#define BIT_P0HI10Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI10Q_DESC_MODE) << BIT_SHIFT_P0HI10Q_DESC_MODE) +#define BITS_P0HI10Q_DESC_MODE \ + (BIT_MASK_P0HI10Q_DESC_MODE << BIT_SHIFT_P0HI10Q_DESC_MODE) +#define BIT_CLEAR_P0HI10Q_DESC_MODE(x) ((x) & (~BITS_P0HI10Q_DESC_MODE)) +#define BIT_GET_P0HI10Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI10Q_DESC_MODE) & BIT_MASK_P0HI10Q_DESC_MODE) +#define BIT_SET_P0HI10Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI10Q_DESC_MODE(x) | BIT_P0HI10Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI10Q_DESC_NUM 0 +#define BIT_MASK_P0HI10Q_DESC_NUM 0xfff +#define BIT_P0HI10Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI10Q_DESC_NUM) << BIT_SHIFT_P0HI10Q_DESC_NUM) +#define BITS_P0HI10Q_DESC_NUM \ + (BIT_MASK_P0HI10Q_DESC_NUM << BIT_SHIFT_P0HI10Q_DESC_NUM) +#define BIT_CLEAR_P0HI10Q_DESC_NUM(x) ((x) & (~BITS_P0HI10Q_DESC_NUM)) +#define BIT_GET_P0HI10Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI10Q_DESC_NUM) & BIT_MASK_P0HI10Q_DESC_NUM) +#define BIT_SET_P0HI10Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI10Q_DESC_NUM(x) | BIT_P0HI10Q_DESC_NUM(v)) + +/* 2 REG_P0HI12Q_HI13Q_TXBD_NUM (Offset 0x23C8) */ + +#define BIT_P0HI13Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI13Q_DESC_MODE 28 +#define BIT_MASK_P0HI13Q_DESC_MODE 0x3 +#define BIT_P0HI13Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI13Q_DESC_MODE) << BIT_SHIFT_P0HI13Q_DESC_MODE) +#define BITS_P0HI13Q_DESC_MODE \ + (BIT_MASK_P0HI13Q_DESC_MODE << BIT_SHIFT_P0HI13Q_DESC_MODE) +#define BIT_CLEAR_P0HI13Q_DESC_MODE(x) ((x) & (~BITS_P0HI13Q_DESC_MODE)) +#define BIT_GET_P0HI13Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI13Q_DESC_MODE) & BIT_MASK_P0HI13Q_DESC_MODE) +#define BIT_SET_P0HI13Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI13Q_DESC_MODE(x) | BIT_P0HI13Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI13Q_DESC_NUM 16 +#define BIT_MASK_P0HI13Q_DESC_NUM 0xfff +#define BIT_P0HI13Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI13Q_DESC_NUM) << BIT_SHIFT_P0HI13Q_DESC_NUM) +#define BITS_P0HI13Q_DESC_NUM \ + (BIT_MASK_P0HI13Q_DESC_NUM << BIT_SHIFT_P0HI13Q_DESC_NUM) +#define BIT_CLEAR_P0HI13Q_DESC_NUM(x) ((x) & (~BITS_P0HI13Q_DESC_NUM)) +#define BIT_GET_P0HI13Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI13Q_DESC_NUM) & BIT_MASK_P0HI13Q_DESC_NUM) +#define BIT_SET_P0HI13Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI13Q_DESC_NUM(x) | BIT_P0HI13Q_DESC_NUM(v)) + +#define BIT_P0HI12Q_FLAG BIT(14) + +#define BIT_SHIFT_P0HI12Q_DESC_MODE 12 +#define BIT_MASK_P0HI12Q_DESC_MODE 0x3 +#define BIT_P0HI12Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI12Q_DESC_MODE) << BIT_SHIFT_P0HI12Q_DESC_MODE) +#define BITS_P0HI12Q_DESC_MODE \ + (BIT_MASK_P0HI12Q_DESC_MODE << BIT_SHIFT_P0HI12Q_DESC_MODE) +#define BIT_CLEAR_P0HI12Q_DESC_MODE(x) ((x) & (~BITS_P0HI12Q_DESC_MODE)) +#define BIT_GET_P0HI12Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI12Q_DESC_MODE) & BIT_MASK_P0HI12Q_DESC_MODE) +#define BIT_SET_P0HI12Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI12Q_DESC_MODE(x) | BIT_P0HI12Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI12Q_DESC_NUM 0 +#define BIT_MASK_P0HI12Q_DESC_NUM 0xfff +#define BIT_P0HI12Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI12Q_DESC_NUM) << BIT_SHIFT_P0HI12Q_DESC_NUM) +#define BITS_P0HI12Q_DESC_NUM \ + (BIT_MASK_P0HI12Q_DESC_NUM << BIT_SHIFT_P0HI12Q_DESC_NUM) +#define BIT_CLEAR_P0HI12Q_DESC_NUM(x) ((x) & (~BITS_P0HI12Q_DESC_NUM)) +#define BIT_GET_P0HI12Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI12Q_DESC_NUM) & BIT_MASK_P0HI12Q_DESC_NUM) +#define BIT_SET_P0HI12Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI12Q_DESC_NUM(x) | BIT_P0HI12Q_DESC_NUM(v)) + +/* 2 REG_P0HI14Q_HI15Q_TXBD_NUM (Offset 0x23CC) */ + +#define BIT_P0HI15Q_FLAG BIT(30) + +#define BIT_SHIFT_P0HI15Q_DESC_MODE 28 +#define BIT_MASK_P0HI15Q_DESC_MODE 0x3 +#define BIT_P0HI15Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI15Q_DESC_MODE) << BIT_SHIFT_P0HI15Q_DESC_MODE) +#define BITS_P0HI15Q_DESC_MODE \ + (BIT_MASK_P0HI15Q_DESC_MODE << BIT_SHIFT_P0HI15Q_DESC_MODE) +#define BIT_CLEAR_P0HI15Q_DESC_MODE(x) ((x) & (~BITS_P0HI15Q_DESC_MODE)) +#define BIT_GET_P0HI15Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI15Q_DESC_MODE) & BIT_MASK_P0HI15Q_DESC_MODE) +#define BIT_SET_P0HI15Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI15Q_DESC_MODE(x) | BIT_P0HI15Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI15Q_DESC_NUM 16 +#define BIT_MASK_P0HI15Q_DESC_NUM 0xfff +#define BIT_P0HI15Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI15Q_DESC_NUM) << BIT_SHIFT_P0HI15Q_DESC_NUM) +#define BITS_P0HI15Q_DESC_NUM \ + (BIT_MASK_P0HI15Q_DESC_NUM << BIT_SHIFT_P0HI15Q_DESC_NUM) +#define BIT_CLEAR_P0HI15Q_DESC_NUM(x) ((x) & (~BITS_P0HI15Q_DESC_NUM)) +#define BIT_GET_P0HI15Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI15Q_DESC_NUM) & BIT_MASK_P0HI15Q_DESC_NUM) +#define BIT_SET_P0HI15Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI15Q_DESC_NUM(x) | BIT_P0HI15Q_DESC_NUM(v)) + +#define BIT_P0HI14Q_FLAG BIT(14) + +#define BIT_SHIFT_P0HI14Q_DESC_MODE 12 +#define BIT_MASK_P0HI14Q_DESC_MODE 0x3 +#define BIT_P0HI14Q_DESC_MODE(x) \ + (((x) & BIT_MASK_P0HI14Q_DESC_MODE) << BIT_SHIFT_P0HI14Q_DESC_MODE) +#define BITS_P0HI14Q_DESC_MODE \ + (BIT_MASK_P0HI14Q_DESC_MODE << BIT_SHIFT_P0HI14Q_DESC_MODE) +#define BIT_CLEAR_P0HI14Q_DESC_MODE(x) ((x) & (~BITS_P0HI14Q_DESC_MODE)) +#define BIT_GET_P0HI14Q_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_P0HI14Q_DESC_MODE) & BIT_MASK_P0HI14Q_DESC_MODE) +#define BIT_SET_P0HI14Q_DESC_MODE(x, v) \ + (BIT_CLEAR_P0HI14Q_DESC_MODE(x) | BIT_P0HI14Q_DESC_MODE(v)) + +#define BIT_SHIFT_P0HI14Q_DESC_NUM 0 +#define BIT_MASK_P0HI14Q_DESC_NUM 0xfff +#define BIT_P0HI14Q_DESC_NUM(x) \ + (((x) & BIT_MASK_P0HI14Q_DESC_NUM) << BIT_SHIFT_P0HI14Q_DESC_NUM) +#define BITS_P0HI14Q_DESC_NUM \ + (BIT_MASK_P0HI14Q_DESC_NUM << BIT_SHIFT_P0HI14Q_DESC_NUM) +#define BIT_CLEAR_P0HI14Q_DESC_NUM(x) ((x) & (~BITS_P0HI14Q_DESC_NUM)) +#define BIT_GET_P0HI14Q_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_P0HI14Q_DESC_NUM) & BIT_MASK_P0HI14Q_DESC_NUM) +#define BIT_SET_P0HI14Q_DESC_NUM(x, v) \ + (BIT_CLEAR_P0HI14Q_DESC_NUM(x) | BIT_P0HI14Q_DESC_NUM(v)) + +/* 2 REG_ACH6_ACH7_TXBD_NUM (Offset 0x23F0) */ + +#define BIT_PCIE_ACH7_FLAG BIT(30) + +#define BIT_SHIFT_ACH7_DESC_MODE 28 +#define BIT_MASK_ACH7_DESC_MODE 0x3 +#define BIT_ACH7_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH7_DESC_MODE) << BIT_SHIFT_ACH7_DESC_MODE) +#define BITS_ACH7_DESC_MODE \ + (BIT_MASK_ACH7_DESC_MODE << BIT_SHIFT_ACH7_DESC_MODE) +#define BIT_CLEAR_ACH7_DESC_MODE(x) ((x) & (~BITS_ACH7_DESC_MODE)) +#define BIT_GET_ACH7_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH7_DESC_MODE) & BIT_MASK_ACH7_DESC_MODE) +#define BIT_SET_ACH7_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH7_DESC_MODE(x) | BIT_ACH7_DESC_MODE(v)) + +#define BIT_SHIFT_ACH7_DESC_NUM 16 +#define BIT_MASK_ACH7_DESC_NUM 0xfff +#define BIT_ACH7_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH7_DESC_NUM) << BIT_SHIFT_ACH7_DESC_NUM) +#define BITS_ACH7_DESC_NUM (BIT_MASK_ACH7_DESC_NUM << BIT_SHIFT_ACH7_DESC_NUM) +#define BIT_CLEAR_ACH7_DESC_NUM(x) ((x) & (~BITS_ACH7_DESC_NUM)) +#define BIT_GET_ACH7_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH7_DESC_NUM) & BIT_MASK_ACH7_DESC_NUM) +#define BIT_SET_ACH7_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH7_DESC_NUM(x) | BIT_ACH7_DESC_NUM(v)) + +#define BIT_PCIE_ACH6_FLAG BIT(14) + +#define BIT_SHIFT_ACH6_DESC_MODE 12 +#define BIT_MASK_ACH6_DESC_MODE 0x3 +#define BIT_ACH6_DESC_MODE(x) \ + (((x) & BIT_MASK_ACH6_DESC_MODE) << BIT_SHIFT_ACH6_DESC_MODE) +#define BITS_ACH6_DESC_MODE \ + (BIT_MASK_ACH6_DESC_MODE << BIT_SHIFT_ACH6_DESC_MODE) +#define BIT_CLEAR_ACH6_DESC_MODE(x) ((x) & (~BITS_ACH6_DESC_MODE)) +#define BIT_GET_ACH6_DESC_MODE(x) \ + (((x) >> BIT_SHIFT_ACH6_DESC_MODE) & BIT_MASK_ACH6_DESC_MODE) +#define BIT_SET_ACH6_DESC_MODE(x, v) \ + (BIT_CLEAR_ACH6_DESC_MODE(x) | BIT_ACH6_DESC_MODE(v)) + +#define BIT_SHIFT_ACH6_DESC_NUM 0 +#define BIT_MASK_ACH6_DESC_NUM 0xfff +#define BIT_ACH6_DESC_NUM(x) \ + (((x) & BIT_MASK_ACH6_DESC_NUM) << BIT_SHIFT_ACH6_DESC_NUM) +#define BITS_ACH6_DESC_NUM (BIT_MASK_ACH6_DESC_NUM << BIT_SHIFT_ACH6_DESC_NUM) +#define BIT_CLEAR_ACH6_DESC_NUM(x) ((x) & (~BITS_ACH6_DESC_NUM)) +#define BIT_GET_ACH6_DESC_NUM(x) \ + (((x) >> BIT_SHIFT_ACH6_DESC_NUM) & BIT_MASK_ACH6_DESC_NUM) +#define BIT_SET_ACH6_DESC_NUM(x, v) \ + (BIT_CLEAR_ACH6_DESC_NUM(x) | BIT_ACH6_DESC_NUM(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_FAST_EDCA_VOVI_SETTING_V1 (Offset 0x2448) */ + +#define BIT_SHIFT_VO_FAST_EDCA_TO_V1 0 +#define BIT_MASK_VO_FAST_EDCA_TO_V1 0xffff +#define BIT_VO_FAST_EDCA_TO_V1(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_TO_V1) << BIT_SHIFT_VO_FAST_EDCA_TO_V1) +#define BITS_VO_FAST_EDCA_TO_V1 \ + (BIT_MASK_VO_FAST_EDCA_TO_V1 << BIT_SHIFT_VO_FAST_EDCA_TO_V1) +#define BIT_CLEAR_VO_FAST_EDCA_TO_V1(x) ((x) & (~BITS_VO_FAST_EDCA_TO_V1)) +#define BIT_GET_VO_FAST_EDCA_TO_V1(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_V1) & BIT_MASK_VO_FAST_EDCA_TO_V1) +#define BIT_SET_VO_FAST_EDCA_TO_V1(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_TO_V1(x) | BIT_VO_FAST_EDCA_TO_V1(v)) + +/* 2 REG_FAST_EDCA_BEBK_SETTING_V1 (Offset 0x244C) */ + +#define BIT_SHIFT_BE_FAST_EDCA_TO_V1 0 +#define BIT_MASK_BE_FAST_EDCA_TO_V1 0xffff +#define BIT_BE_FAST_EDCA_TO_V1(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_TO_V1) << BIT_SHIFT_BE_FAST_EDCA_TO_V1) +#define BITS_BE_FAST_EDCA_TO_V1 \ + (BIT_MASK_BE_FAST_EDCA_TO_V1 << BIT_SHIFT_BE_FAST_EDCA_TO_V1) +#define BIT_CLEAR_BE_FAST_EDCA_TO_V1(x) ((x) & (~BITS_BE_FAST_EDCA_TO_V1)) +#define BIT_GET_BE_FAST_EDCA_TO_V1(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_V1) & BIT_MASK_BE_FAST_EDCA_TO_V1) +#define BIT_SET_BE_FAST_EDCA_TO_V1(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_TO_V1(x) | BIT_BE_FAST_EDCA_TO_V1(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_0_V1 (Offset 0x2460) */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_0 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_0(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0) +#define BITS_R_MACID_RELEASE_SUCCESS_0 \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_0 \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_0(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_0) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_0(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_0(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_2_V1 (Offset 0x2468) */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_2 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_2(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2) +#define BITS_R_MACID_RELEASE_SUCCESS_2 \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_2 \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_2(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_2) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_2(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_2(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/* 2 REG_NAN_INFO0 (Offset 0x2480) */ + +#define BIT_SHIFT_NAN_INFO0 0 +#define BIT_MASK_NAN_INFO0 0xffffffffL +#define BIT_NAN_INFO0(x) (((x) & BIT_MASK_NAN_INFO0) << BIT_SHIFT_NAN_INFO0) +#define BITS_NAN_INFO0 (BIT_MASK_NAN_INFO0 << BIT_SHIFT_NAN_INFO0) +#define BIT_CLEAR_NAN_INFO0(x) ((x) & (~BITS_NAN_INFO0)) +#define BIT_GET_NAN_INFO0(x) (((x) >> BIT_SHIFT_NAN_INFO0) & BIT_MASK_NAN_INFO0) +#define BIT_SET_NAN_INFO0(x, v) (BIT_CLEAR_NAN_INFO0(x) | BIT_NAN_INFO0(v)) + +/* 2 REG_NAN_INFO1 (Offset 0x2484) */ + +#define BIT_SHIFT_NAN_INFO1 0 +#define BIT_MASK_NAN_INFO1 0xffffffffL +#define BIT_NAN_INFO1(x) (((x) & BIT_MASK_NAN_INFO1) << BIT_SHIFT_NAN_INFO1) +#define BITS_NAN_INFO1 (BIT_MASK_NAN_INFO1 << BIT_SHIFT_NAN_INFO1) +#define BIT_CLEAR_NAN_INFO1(x) ((x) & (~BITS_NAN_INFO1)) +#define BIT_GET_NAN_INFO1(x) (((x) >> BIT_SHIFT_NAN_INFO1) & BIT_MASK_NAN_INFO1) +#define BIT_SET_NAN_INFO1(x, v) (BIT_CLEAR_NAN_INFO1(x) | BIT_NAN_INFO1(v)) + +/* 2 REG_NAN_INFO2 (Offset 0x2488) */ + +#define BIT_SHIFT_NAN_INFO2 0 +#define BIT_MASK_NAN_INFO2 0xffffffffL +#define BIT_NAN_INFO2(x) (((x) & BIT_MASK_NAN_INFO2) << BIT_SHIFT_NAN_INFO2) +#define BITS_NAN_INFO2 (BIT_MASK_NAN_INFO2 << BIT_SHIFT_NAN_INFO2) +#define BIT_CLEAR_NAN_INFO2(x) ((x) & (~BITS_NAN_INFO2)) +#define BIT_GET_NAN_INFO2(x) (((x) >> BIT_SHIFT_NAN_INFO2) & BIT_MASK_NAN_INFO2) +#define BIT_SET_NAN_INFO2(x, v) (BIT_CLEAR_NAN_INFO2(x) | BIT_NAN_INFO2(v)) + +/* 2 REG_NAN_INFO3 (Offset 0x248C) */ + +#define BIT_SHIFT_NAN_INFO3 0 +#define BIT_MASK_NAN_INFO3 0xffffffffL +#define BIT_NAN_INFO3(x) (((x) & BIT_MASK_NAN_INFO3) << BIT_SHIFT_NAN_INFO3) +#define BITS_NAN_INFO3 (BIT_MASK_NAN_INFO3 << BIT_SHIFT_NAN_INFO3) +#define BIT_CLEAR_NAN_INFO3(x) ((x) & (~BITS_NAN_INFO3)) +#define BIT_GET_NAN_INFO3(x) (((x) >> BIT_SHIFT_NAN_INFO3) & BIT_MASK_NAN_INFO3) +#define BIT_SET_NAN_INFO3(x, v) (BIT_CLEAR_NAN_INFO3(x) | BIT_NAN_INFO3(v)) + +/* 2 REG_NAN_INFO4 (Offset 0x2490) */ + +#define BIT_SHIFT_NAN_INFO4 0 +#define BIT_MASK_NAN_INFO4 0xffffffffL +#define BIT_NAN_INFO4(x) (((x) & BIT_MASK_NAN_INFO4) << BIT_SHIFT_NAN_INFO4) +#define BITS_NAN_INFO4 (BIT_MASK_NAN_INFO4 << BIT_SHIFT_NAN_INFO4) +#define BIT_CLEAR_NAN_INFO4(x) ((x) & (~BITS_NAN_INFO4)) +#define BIT_GET_NAN_INFO4(x) (((x) >> BIT_SHIFT_NAN_INFO4) & BIT_MASK_NAN_INFO4) +#define BIT_SET_NAN_INFO4(x, v) (BIT_CLEAR_NAN_INFO4(x) | BIT_NAN_INFO4(v)) + +/* 2 REG_NAN_INFO5 (Offset 0x2494) */ + +#define BIT_SHIFT_NAN_INFO5 0 +#define BIT_MASK_NAN_INFO5 0xffffffffL +#define BIT_NAN_INFO5(x) (((x) & BIT_MASK_NAN_INFO5) << BIT_SHIFT_NAN_INFO5) +#define BITS_NAN_INFO5 (BIT_MASK_NAN_INFO5 << BIT_SHIFT_NAN_INFO5) +#define BIT_CLEAR_NAN_INFO5(x) ((x) & (~BITS_NAN_INFO5)) +#define BIT_GET_NAN_INFO5(x) (((x) >> BIT_SHIFT_NAN_INFO5) & BIT_MASK_NAN_INFO5) +#define BIT_SET_NAN_INFO5(x, v) (BIT_CLEAR_NAN_INFO5(x) | BIT_NAN_INFO5(v)) + +/* 2 REG_NAN_INFO6 (Offset 0x2498) */ + +#define BIT_SHIFT_NAN_INFO6 0 +#define BIT_MASK_NAN_INFO6 0xffffffffL +#define BIT_NAN_INFO6(x) (((x) & BIT_MASK_NAN_INFO6) << BIT_SHIFT_NAN_INFO6) +#define BITS_NAN_INFO6 (BIT_MASK_NAN_INFO6 << BIT_SHIFT_NAN_INFO6) +#define BIT_CLEAR_NAN_INFO6(x) ((x) & (~BITS_NAN_INFO6)) +#define BIT_GET_NAN_INFO6(x) (((x) >> BIT_SHIFT_NAN_INFO6) & BIT_MASK_NAN_INFO6) +#define BIT_SET_NAN_INFO6(x, v) (BIT_CLEAR_NAN_INFO6(x) | BIT_NAN_INFO6(v)) + +/* 2 REG_NAN_INFO7 (Offset 0x249C) */ + +#define BIT_SHIFT_NAN_INFO7 0 +#define BIT_MASK_NAN_INFO7 0xffffffffL +#define BIT_NAN_INFO7(x) (((x) & BIT_MASK_NAN_INFO7) << BIT_SHIFT_NAN_INFO7) +#define BITS_NAN_INFO7 (BIT_MASK_NAN_INFO7 << BIT_SHIFT_NAN_INFO7) +#define BIT_CLEAR_NAN_INFO7(x) ((x) & (~BITS_NAN_INFO7)) +#define BIT_GET_NAN_INFO7(x) (((x) >> BIT_SHIFT_NAN_INFO7) & BIT_MASK_NAN_INFO7) +#define BIT_SET_NAN_INFO7(x, v) (BIT_CLEAR_NAN_INFO7(x) | BIT_NAN_INFO7(v)) + +/* 2 REG_NAN_INFO8 (Offset 0x24A0) */ + +#define BIT_SHIFT_NAN_INFO8 0 +#define BIT_MASK_NAN_INFO8 0xffffffffL +#define BIT_NAN_INFO8(x) (((x) & BIT_MASK_NAN_INFO8) << BIT_SHIFT_NAN_INFO8) +#define BITS_NAN_INFO8 (BIT_MASK_NAN_INFO8 << BIT_SHIFT_NAN_INFO8) +#define BIT_CLEAR_NAN_INFO8(x) ((x) & (~BITS_NAN_INFO8)) +#define BIT_GET_NAN_INFO8(x) (((x) >> BIT_SHIFT_NAN_INFO8) & BIT_MASK_NAN_INFO8) +#define BIT_SET_NAN_INFO8(x, v) (BIT_CLEAR_NAN_INFO8(x) | BIT_NAN_INFO8(v)) + +/* 2 REG_NAN_INFO9 (Offset 0x24A4) */ + +#define BIT_SHIFT_NAN_INFO9 0 +#define BIT_MASK_NAN_INFO9 0xffffffffL +#define BIT_NAN_INFO9(x) (((x) & BIT_MASK_NAN_INFO9) << BIT_SHIFT_NAN_INFO9) +#define BITS_NAN_INFO9 (BIT_MASK_NAN_INFO9 << BIT_SHIFT_NAN_INFO9) +#define BIT_CLEAR_NAN_INFO9(x) ((x) & (~BITS_NAN_INFO9)) +#define BIT_GET_NAN_INFO9(x) (((x) >> BIT_SHIFT_NAN_INFO9) & BIT_MASK_NAN_INFO9) +#define BIT_SET_NAN_INFO9(x, v) (BIT_CLEAR_NAN_INFO9(x) | BIT_NAN_INFO9(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_INFO_CTRL_V1 (Offset 0x24D0) */ + +#define BIT_CHNL_REF_EDCA BIT(5) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +/* 2 REG_CHNL_IDLE_TIME_V1 (Offset 0x24D4) */ + +#define BIT_SHIFT_CHNL_IDLE_TIME 0 +#define BIT_MASK_CHNL_IDLE_TIME 0xffffffffL +#define BIT_CHNL_IDLE_TIME(x) \ + (((x) & BIT_MASK_CHNL_IDLE_TIME) << BIT_SHIFT_CHNL_IDLE_TIME) +#define BITS_CHNL_IDLE_TIME \ + (BIT_MASK_CHNL_IDLE_TIME << BIT_SHIFT_CHNL_IDLE_TIME) +#define BIT_CLEAR_CHNL_IDLE_TIME(x) ((x) & (~BITS_CHNL_IDLE_TIME)) +#define BIT_GET_CHNL_IDLE_TIME(x) \ + (((x) >> BIT_SHIFT_CHNL_IDLE_TIME) & BIT_MASK_CHNL_IDLE_TIME) +#define BIT_SET_CHNL_IDLE_TIME(x, v) \ + (BIT_CLEAR_CHNL_IDLE_TIME(x) | BIT_CHNL_IDLE_TIME(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +/* 2 REG_SWPS_PKT_TH_V1 (Offset 0x24F6) */ + +#define BIT_SHIFT_SWPS_PKT_TH 0 +#define BIT_MASK_SWPS_PKT_TH 0xffff +#define BIT_SWPS_PKT_TH(x) \ + (((x) & BIT_MASK_SWPS_PKT_TH) << BIT_SHIFT_SWPS_PKT_TH) +#define BITS_SWPS_PKT_TH (BIT_MASK_SWPS_PKT_TH << BIT_SHIFT_SWPS_PKT_TH) +#define BIT_CLEAR_SWPS_PKT_TH(x) ((x) & (~BITS_SWPS_PKT_TH)) +#define BIT_GET_SWPS_PKT_TH(x) \ + (((x) >> BIT_SHIFT_SWPS_PKT_TH) & BIT_MASK_SWPS_PKT_TH) +#define BIT_SET_SWPS_PKT_TH(x, v) \ + (BIT_CLEAR_SWPS_PKT_TH(x) | BIT_SWPS_PKT_TH(v)) + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814B_SUPPORT) + +/* 2 REG_SWPS_TIME_TH_V1 (Offset 0x24F8) */ + +#define BIT_SHIFT_SWPS_PSTIME_TH 16 +#define BIT_MASK_SWPS_PSTIME_TH 0xffff +#define BIT_SWPS_PSTIME_TH(x) \ + (((x) & BIT_MASK_SWPS_PSTIME_TH) << BIT_SHIFT_SWPS_PSTIME_TH) +#define BITS_SWPS_PSTIME_TH \ + (BIT_MASK_SWPS_PSTIME_TH << BIT_SHIFT_SWPS_PSTIME_TH) +#define BIT_CLEAR_SWPS_PSTIME_TH(x) ((x) & (~BITS_SWPS_PSTIME_TH)) +#define BIT_GET_SWPS_PSTIME_TH(x) \ + (((x) >> BIT_SHIFT_SWPS_PSTIME_TH) & BIT_MASK_SWPS_PSTIME_TH) +#define BIT_SET_SWPS_PSTIME_TH(x, v) \ + (BIT_CLEAR_SWPS_PSTIME_TH(x) | BIT_SWPS_PSTIME_TH(v)) + +#define BIT_SHIFT_SWPS_TIME_TH 0 +#define BIT_MASK_SWPS_TIME_TH 0xffff +#define BIT_SWPS_TIME_TH(x) \ + (((x) & BIT_MASK_SWPS_TIME_TH) << BIT_SHIFT_SWPS_TIME_TH) +#define BITS_SWPS_TIME_TH (BIT_MASK_SWPS_TIME_TH << BIT_SHIFT_SWPS_TIME_TH) +#define BIT_CLEAR_SWPS_TIME_TH(x) ((x) & (~BITS_SWPS_TIME_TH)) +#define BIT_GET_SWPS_TIME_TH(x) \ + (((x) >> BIT_SHIFT_SWPS_TIME_TH) & BIT_MASK_SWPS_TIME_TH) +#define BIT_SET_SWPS_TIME_TH(x, v) \ + (BIT_CLEAR_SWPS_TIME_TH(x) | BIT_SWPS_TIME_TH(v)) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/* 2 REG_TXPAGE_INT_CTRL_0 (Offset 0x3200) */ + +#define BIT_CH0_INT_EN BIT(31) + +#define BIT_SHIFT_CH0_HIGH_TH 16 +#define BIT_MASK_CH0_HIGH_TH 0xfff +#define BIT_CH0_HIGH_TH(x) \ + (((x) & BIT_MASK_CH0_HIGH_TH) << BIT_SHIFT_CH0_HIGH_TH) +#define BITS_CH0_HIGH_TH (BIT_MASK_CH0_HIGH_TH << BIT_SHIFT_CH0_HIGH_TH) +#define BIT_CLEAR_CH0_HIGH_TH(x) ((x) & (~BITS_CH0_HIGH_TH)) +#define BIT_GET_CH0_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH0_HIGH_TH) & BIT_MASK_CH0_HIGH_TH) +#define BIT_SET_CH0_HIGH_TH(x, v) \ + (BIT_CLEAR_CH0_HIGH_TH(x) | BIT_CH0_HIGH_TH(v)) + +#define BIT_SHIFT_CH0_LOW_TH 0 +#define BIT_MASK_CH0_LOW_TH 0xfff +#define BIT_CH0_LOW_TH(x) (((x) & BIT_MASK_CH0_LOW_TH) << BIT_SHIFT_CH0_LOW_TH) +#define BITS_CH0_LOW_TH (BIT_MASK_CH0_LOW_TH << BIT_SHIFT_CH0_LOW_TH) +#define BIT_CLEAR_CH0_LOW_TH(x) ((x) & (~BITS_CH0_LOW_TH)) +#define BIT_GET_CH0_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH0_LOW_TH) & BIT_MASK_CH0_LOW_TH) +#define BIT_SET_CH0_LOW_TH(x, v) (BIT_CLEAR_CH0_LOW_TH(x) | BIT_CH0_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_1 (Offset 0x3204) */ + +#define BIT_CH1_INT_EN BIT(31) + +#define BIT_SHIFT_CH1_HIGH_TH 16 +#define BIT_MASK_CH1_HIGH_TH 0xfff +#define BIT_CH1_HIGH_TH(x) \ + (((x) & BIT_MASK_CH1_HIGH_TH) << BIT_SHIFT_CH1_HIGH_TH) +#define BITS_CH1_HIGH_TH (BIT_MASK_CH1_HIGH_TH << BIT_SHIFT_CH1_HIGH_TH) +#define BIT_CLEAR_CH1_HIGH_TH(x) ((x) & (~BITS_CH1_HIGH_TH)) +#define BIT_GET_CH1_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH1_HIGH_TH) & BIT_MASK_CH1_HIGH_TH) +#define BIT_SET_CH1_HIGH_TH(x, v) \ + (BIT_CLEAR_CH1_HIGH_TH(x) | BIT_CH1_HIGH_TH(v)) + +#define BIT_SHIFT_CH1_LOW_TH 0 +#define BIT_MASK_CH1_LOW_TH 0xfff +#define BIT_CH1_LOW_TH(x) (((x) & BIT_MASK_CH1_LOW_TH) << BIT_SHIFT_CH1_LOW_TH) +#define BITS_CH1_LOW_TH (BIT_MASK_CH1_LOW_TH << BIT_SHIFT_CH1_LOW_TH) +#define BIT_CLEAR_CH1_LOW_TH(x) ((x) & (~BITS_CH1_LOW_TH)) +#define BIT_GET_CH1_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH1_LOW_TH) & BIT_MASK_CH1_LOW_TH) +#define BIT_SET_CH1_LOW_TH(x, v) (BIT_CLEAR_CH1_LOW_TH(x) | BIT_CH1_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_2 (Offset 0x3208) */ + +#define BIT_CH2_INT_EN BIT(31) + +#define BIT_SHIFT_CH2_HIGH_TH 16 +#define BIT_MASK_CH2_HIGH_TH 0xfff +#define BIT_CH2_HIGH_TH(x) \ + (((x) & BIT_MASK_CH2_HIGH_TH) << BIT_SHIFT_CH2_HIGH_TH) +#define BITS_CH2_HIGH_TH (BIT_MASK_CH2_HIGH_TH << BIT_SHIFT_CH2_HIGH_TH) +#define BIT_CLEAR_CH2_HIGH_TH(x) ((x) & (~BITS_CH2_HIGH_TH)) +#define BIT_GET_CH2_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH2_HIGH_TH) & BIT_MASK_CH2_HIGH_TH) +#define BIT_SET_CH2_HIGH_TH(x, v) \ + (BIT_CLEAR_CH2_HIGH_TH(x) | BIT_CH2_HIGH_TH(v)) + +#define BIT_SHIFT_CH2_LOW_TH 0 +#define BIT_MASK_CH2_LOW_TH 0xfff +#define BIT_CH2_LOW_TH(x) (((x) & BIT_MASK_CH2_LOW_TH) << BIT_SHIFT_CH2_LOW_TH) +#define BITS_CH2_LOW_TH (BIT_MASK_CH2_LOW_TH << BIT_SHIFT_CH2_LOW_TH) +#define BIT_CLEAR_CH2_LOW_TH(x) ((x) & (~BITS_CH2_LOW_TH)) +#define BIT_GET_CH2_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH2_LOW_TH) & BIT_MASK_CH2_LOW_TH) +#define BIT_SET_CH2_LOW_TH(x, v) (BIT_CLEAR_CH2_LOW_TH(x) | BIT_CH2_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_3 (Offset 0x320C) */ + +#define BIT_CH3_INT_EN BIT(31) + +#define BIT_SHIFT_CH3_HIGH_TH 16 +#define BIT_MASK_CH3_HIGH_TH 0xfff +#define BIT_CH3_HIGH_TH(x) \ + (((x) & BIT_MASK_CH3_HIGH_TH) << BIT_SHIFT_CH3_HIGH_TH) +#define BITS_CH3_HIGH_TH (BIT_MASK_CH3_HIGH_TH << BIT_SHIFT_CH3_HIGH_TH) +#define BIT_CLEAR_CH3_HIGH_TH(x) ((x) & (~BITS_CH3_HIGH_TH)) +#define BIT_GET_CH3_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH3_HIGH_TH) & BIT_MASK_CH3_HIGH_TH) +#define BIT_SET_CH3_HIGH_TH(x, v) \ + (BIT_CLEAR_CH3_HIGH_TH(x) | BIT_CH3_HIGH_TH(v)) + +#define BIT_SHIFT_CH3_LOW_TH 0 +#define BIT_MASK_CH3_LOW_TH 0xfff +#define BIT_CH3_LOW_TH(x) (((x) & BIT_MASK_CH3_LOW_TH) << BIT_SHIFT_CH3_LOW_TH) +#define BITS_CH3_LOW_TH (BIT_MASK_CH3_LOW_TH << BIT_SHIFT_CH3_LOW_TH) +#define BIT_CLEAR_CH3_LOW_TH(x) ((x) & (~BITS_CH3_LOW_TH)) +#define BIT_GET_CH3_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH3_LOW_TH) & BIT_MASK_CH3_LOW_TH) +#define BIT_SET_CH3_LOW_TH(x, v) (BIT_CLEAR_CH3_LOW_TH(x) | BIT_CH3_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_4 (Offset 0x3210) */ + +#define BIT_CH4_INT_EN BIT(31) + +#define BIT_SHIFT_CH4_HIGH_TH 16 +#define BIT_MASK_CH4_HIGH_TH 0xfff +#define BIT_CH4_HIGH_TH(x) \ + (((x) & BIT_MASK_CH4_HIGH_TH) << BIT_SHIFT_CH4_HIGH_TH) +#define BITS_CH4_HIGH_TH (BIT_MASK_CH4_HIGH_TH << BIT_SHIFT_CH4_HIGH_TH) +#define BIT_CLEAR_CH4_HIGH_TH(x) ((x) & (~BITS_CH4_HIGH_TH)) +#define BIT_GET_CH4_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH4_HIGH_TH) & BIT_MASK_CH4_HIGH_TH) +#define BIT_SET_CH4_HIGH_TH(x, v) \ + (BIT_CLEAR_CH4_HIGH_TH(x) | BIT_CH4_HIGH_TH(v)) + +#define BIT_SHIFT_CH4_LOW_TH 0 +#define BIT_MASK_CH4_LOW_TH 0xfff +#define BIT_CH4_LOW_TH(x) (((x) & BIT_MASK_CH4_LOW_TH) << BIT_SHIFT_CH4_LOW_TH) +#define BITS_CH4_LOW_TH (BIT_MASK_CH4_LOW_TH << BIT_SHIFT_CH4_LOW_TH) +#define BIT_CLEAR_CH4_LOW_TH(x) ((x) & (~BITS_CH4_LOW_TH)) +#define BIT_GET_CH4_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH4_LOW_TH) & BIT_MASK_CH4_LOW_TH) +#define BIT_SET_CH4_LOW_TH(x, v) (BIT_CLEAR_CH4_LOW_TH(x) | BIT_CH4_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_5 (Offset 0x3214) */ + +#define BIT_CH5_INT_EN BIT(31) + +#define BIT_SHIFT_CH5_HIGH_TH 16 +#define BIT_MASK_CH5_HIGH_TH 0xfff +#define BIT_CH5_HIGH_TH(x) \ + (((x) & BIT_MASK_CH5_HIGH_TH) << BIT_SHIFT_CH5_HIGH_TH) +#define BITS_CH5_HIGH_TH (BIT_MASK_CH5_HIGH_TH << BIT_SHIFT_CH5_HIGH_TH) +#define BIT_CLEAR_CH5_HIGH_TH(x) ((x) & (~BITS_CH5_HIGH_TH)) +#define BIT_GET_CH5_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH5_HIGH_TH) & BIT_MASK_CH5_HIGH_TH) +#define BIT_SET_CH5_HIGH_TH(x, v) \ + (BIT_CLEAR_CH5_HIGH_TH(x) | BIT_CH5_HIGH_TH(v)) + +#define BIT_SHIFT_CH5_LOW_TH 0 +#define BIT_MASK_CH5_LOW_TH 0xfff +#define BIT_CH5_LOW_TH(x) (((x) & BIT_MASK_CH5_LOW_TH) << BIT_SHIFT_CH5_LOW_TH) +#define BITS_CH5_LOW_TH (BIT_MASK_CH5_LOW_TH << BIT_SHIFT_CH5_LOW_TH) +#define BIT_CLEAR_CH5_LOW_TH(x) ((x) & (~BITS_CH5_LOW_TH)) +#define BIT_GET_CH5_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH5_LOW_TH) & BIT_MASK_CH5_LOW_TH) +#define BIT_SET_CH5_LOW_TH(x, v) (BIT_CLEAR_CH5_LOW_TH(x) | BIT_CH5_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_6 (Offset 0x3218) */ + +#define BIT_CH6_INT_EN BIT(31) + +#define BIT_SHIFT_CH6_HIGH_TH 16 +#define BIT_MASK_CH6_HIGH_TH 0xfff +#define BIT_CH6_HIGH_TH(x) \ + (((x) & BIT_MASK_CH6_HIGH_TH) << BIT_SHIFT_CH6_HIGH_TH) +#define BITS_CH6_HIGH_TH (BIT_MASK_CH6_HIGH_TH << BIT_SHIFT_CH6_HIGH_TH) +#define BIT_CLEAR_CH6_HIGH_TH(x) ((x) & (~BITS_CH6_HIGH_TH)) +#define BIT_GET_CH6_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH6_HIGH_TH) & BIT_MASK_CH6_HIGH_TH) +#define BIT_SET_CH6_HIGH_TH(x, v) \ + (BIT_CLEAR_CH6_HIGH_TH(x) | BIT_CH6_HIGH_TH(v)) + +#define BIT_SHIFT_CH6_LOW_TH 0 +#define BIT_MASK_CH6_LOW_TH 0xfff +#define BIT_CH6_LOW_TH(x) (((x) & BIT_MASK_CH6_LOW_TH) << BIT_SHIFT_CH6_LOW_TH) +#define BITS_CH6_LOW_TH (BIT_MASK_CH6_LOW_TH << BIT_SHIFT_CH6_LOW_TH) +#define BIT_CLEAR_CH6_LOW_TH(x) ((x) & (~BITS_CH6_LOW_TH)) +#define BIT_GET_CH6_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH6_LOW_TH) & BIT_MASK_CH6_LOW_TH) +#define BIT_SET_CH6_LOW_TH(x, v) (BIT_CLEAR_CH6_LOW_TH(x) | BIT_CH6_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_7 (Offset 0x321C) */ + +#define BIT_CH7_INT_EN BIT(31) + +#define BIT_SHIFT_CH7_HIGH_TH 16 +#define BIT_MASK_CH7_HIGH_TH 0xfff +#define BIT_CH7_HIGH_TH(x) \ + (((x) & BIT_MASK_CH7_HIGH_TH) << BIT_SHIFT_CH7_HIGH_TH) +#define BITS_CH7_HIGH_TH (BIT_MASK_CH7_HIGH_TH << BIT_SHIFT_CH7_HIGH_TH) +#define BIT_CLEAR_CH7_HIGH_TH(x) ((x) & (~BITS_CH7_HIGH_TH)) +#define BIT_GET_CH7_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH7_HIGH_TH) & BIT_MASK_CH7_HIGH_TH) +#define BIT_SET_CH7_HIGH_TH(x, v) \ + (BIT_CLEAR_CH7_HIGH_TH(x) | BIT_CH7_HIGH_TH(v)) + +#define BIT_SHIFT_CH7_LOW_TH 0 +#define BIT_MASK_CH7_LOW_TH 0xfff +#define BIT_CH7_LOW_TH(x) (((x) & BIT_MASK_CH7_LOW_TH) << BIT_SHIFT_CH7_LOW_TH) +#define BITS_CH7_LOW_TH (BIT_MASK_CH7_LOW_TH << BIT_SHIFT_CH7_LOW_TH) +#define BIT_CLEAR_CH7_LOW_TH(x) ((x) & (~BITS_CH7_LOW_TH)) +#define BIT_GET_CH7_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH7_LOW_TH) & BIT_MASK_CH7_LOW_TH) +#define BIT_SET_CH7_LOW_TH(x, v) (BIT_CLEAR_CH7_LOW_TH(x) | BIT_CH7_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_8 (Offset 0x3220) */ + +#define BIT_CH8_INT_EN BIT(31) + +#define BIT_SHIFT_CH8_HIGH_TH 16 +#define BIT_MASK_CH8_HIGH_TH 0xfff +#define BIT_CH8_HIGH_TH(x) \ + (((x) & BIT_MASK_CH8_HIGH_TH) << BIT_SHIFT_CH8_HIGH_TH) +#define BITS_CH8_HIGH_TH (BIT_MASK_CH8_HIGH_TH << BIT_SHIFT_CH8_HIGH_TH) +#define BIT_CLEAR_CH8_HIGH_TH(x) ((x) & (~BITS_CH8_HIGH_TH)) +#define BIT_GET_CH8_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH8_HIGH_TH) & BIT_MASK_CH8_HIGH_TH) +#define BIT_SET_CH8_HIGH_TH(x, v) \ + (BIT_CLEAR_CH8_HIGH_TH(x) | BIT_CH8_HIGH_TH(v)) + +#define BIT_SHIFT_CH8_LOW_TH 0 +#define BIT_MASK_CH8_LOW_TH 0xfff +#define BIT_CH8_LOW_TH(x) (((x) & BIT_MASK_CH8_LOW_TH) << BIT_SHIFT_CH8_LOW_TH) +#define BITS_CH8_LOW_TH (BIT_MASK_CH8_LOW_TH << BIT_SHIFT_CH8_LOW_TH) +#define BIT_CLEAR_CH8_LOW_TH(x) ((x) & (~BITS_CH8_LOW_TH)) +#define BIT_GET_CH8_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH8_LOW_TH) & BIT_MASK_CH8_LOW_TH) +#define BIT_SET_CH8_LOW_TH(x, v) (BIT_CLEAR_CH8_LOW_TH(x) | BIT_CH8_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_9 (Offset 0x3224) */ + +#define BIT_CH9_INT_EN BIT(31) + +#define BIT_SHIFT_CH9_HIGH_TH 16 +#define BIT_MASK_CH9_HIGH_TH 0xfff +#define BIT_CH9_HIGH_TH(x) \ + (((x) & BIT_MASK_CH9_HIGH_TH) << BIT_SHIFT_CH9_HIGH_TH) +#define BITS_CH9_HIGH_TH (BIT_MASK_CH9_HIGH_TH << BIT_SHIFT_CH9_HIGH_TH) +#define BIT_CLEAR_CH9_HIGH_TH(x) ((x) & (~BITS_CH9_HIGH_TH)) +#define BIT_GET_CH9_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH9_HIGH_TH) & BIT_MASK_CH9_HIGH_TH) +#define BIT_SET_CH9_HIGH_TH(x, v) \ + (BIT_CLEAR_CH9_HIGH_TH(x) | BIT_CH9_HIGH_TH(v)) + +#define BIT_SHIFT_CH9_LOW_TH 0 +#define BIT_MASK_CH9_LOW_TH 0xfff +#define BIT_CH9_LOW_TH(x) (((x) & BIT_MASK_CH9_LOW_TH) << BIT_SHIFT_CH9_LOW_TH) +#define BITS_CH9_LOW_TH (BIT_MASK_CH9_LOW_TH << BIT_SHIFT_CH9_LOW_TH) +#define BIT_CLEAR_CH9_LOW_TH(x) ((x) & (~BITS_CH9_LOW_TH)) +#define BIT_GET_CH9_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH9_LOW_TH) & BIT_MASK_CH9_LOW_TH) +#define BIT_SET_CH9_LOW_TH(x, v) (BIT_CLEAR_CH9_LOW_TH(x) | BIT_CH9_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_10 (Offset 0x3228) */ + +#define BIT_CH10_INT_EN BIT(31) + +#define BIT_SHIFT_CH10_HIGH_TH 16 +#define BIT_MASK_CH10_HIGH_TH 0xfff +#define BIT_CH10_HIGH_TH(x) \ + (((x) & BIT_MASK_CH10_HIGH_TH) << BIT_SHIFT_CH10_HIGH_TH) +#define BITS_CH10_HIGH_TH (BIT_MASK_CH10_HIGH_TH << BIT_SHIFT_CH10_HIGH_TH) +#define BIT_CLEAR_CH10_HIGH_TH(x) ((x) & (~BITS_CH10_HIGH_TH)) +#define BIT_GET_CH10_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH10_HIGH_TH) & BIT_MASK_CH10_HIGH_TH) +#define BIT_SET_CH10_HIGH_TH(x, v) \ + (BIT_CLEAR_CH10_HIGH_TH(x) | BIT_CH10_HIGH_TH(v)) + +#define BIT_SHIFT_CH10_LOW_TH 0 +#define BIT_MASK_CH10_LOW_TH 0xfff +#define BIT_CH10_LOW_TH(x) \ + (((x) & BIT_MASK_CH10_LOW_TH) << BIT_SHIFT_CH10_LOW_TH) +#define BITS_CH10_LOW_TH (BIT_MASK_CH10_LOW_TH << BIT_SHIFT_CH10_LOW_TH) +#define BIT_CLEAR_CH10_LOW_TH(x) ((x) & (~BITS_CH10_LOW_TH)) +#define BIT_GET_CH10_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH10_LOW_TH) & BIT_MASK_CH10_LOW_TH) +#define BIT_SET_CH10_LOW_TH(x, v) \ + (BIT_CLEAR_CH10_LOW_TH(x) | BIT_CH10_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_11 (Offset 0x322C) */ + +#define BIT_CH11_INT_EN BIT(31) + +#define BIT_SHIFT_CH11_HIGH_TH 16 +#define BIT_MASK_CH11_HIGH_TH 0xfff +#define BIT_CH11_HIGH_TH(x) \ + (((x) & BIT_MASK_CH11_HIGH_TH) << BIT_SHIFT_CH11_HIGH_TH) +#define BITS_CH11_HIGH_TH (BIT_MASK_CH11_HIGH_TH << BIT_SHIFT_CH11_HIGH_TH) +#define BIT_CLEAR_CH11_HIGH_TH(x) ((x) & (~BITS_CH11_HIGH_TH)) +#define BIT_GET_CH11_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH11_HIGH_TH) & BIT_MASK_CH11_HIGH_TH) +#define BIT_SET_CH11_HIGH_TH(x, v) \ + (BIT_CLEAR_CH11_HIGH_TH(x) | BIT_CH11_HIGH_TH(v)) + +#define BIT_SHIFT_CH11_LOW_TH 0 +#define BIT_MASK_CH11_LOW_TH 0xfff +#define BIT_CH11_LOW_TH(x) \ + (((x) & BIT_MASK_CH11_LOW_TH) << BIT_SHIFT_CH11_LOW_TH) +#define BITS_CH11_LOW_TH (BIT_MASK_CH11_LOW_TH << BIT_SHIFT_CH11_LOW_TH) +#define BIT_CLEAR_CH11_LOW_TH(x) ((x) & (~BITS_CH11_LOW_TH)) +#define BIT_GET_CH11_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH11_LOW_TH) & BIT_MASK_CH11_LOW_TH) +#define BIT_SET_CH11_LOW_TH(x, v) \ + (BIT_CLEAR_CH11_LOW_TH(x) | BIT_CH11_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_12 (Offset 0x3230) */ + +#define BIT_CH12_INT_EN BIT(31) + +#define BIT_SHIFT_CH12_HIGH_TH 16 +#define BIT_MASK_CH12_HIGH_TH 0xfff +#define BIT_CH12_HIGH_TH(x) \ + (((x) & BIT_MASK_CH12_HIGH_TH) << BIT_SHIFT_CH12_HIGH_TH) +#define BITS_CH12_HIGH_TH (BIT_MASK_CH12_HIGH_TH << BIT_SHIFT_CH12_HIGH_TH) +#define BIT_CLEAR_CH12_HIGH_TH(x) ((x) & (~BITS_CH12_HIGH_TH)) +#define BIT_GET_CH12_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH12_HIGH_TH) & BIT_MASK_CH12_HIGH_TH) +#define BIT_SET_CH12_HIGH_TH(x, v) \ + (BIT_CLEAR_CH12_HIGH_TH(x) | BIT_CH12_HIGH_TH(v)) + +#define BIT_SHIFT_CH12_LOW_TH 0 +#define BIT_MASK_CH12_LOW_TH 0xfff +#define BIT_CH12_LOW_TH(x) \ + (((x) & BIT_MASK_CH12_LOW_TH) << BIT_SHIFT_CH12_LOW_TH) +#define BITS_CH12_LOW_TH (BIT_MASK_CH12_LOW_TH << BIT_SHIFT_CH12_LOW_TH) +#define BIT_CLEAR_CH12_LOW_TH(x) ((x) & (~BITS_CH12_LOW_TH)) +#define BIT_GET_CH12_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH12_LOW_TH) & BIT_MASK_CH12_LOW_TH) +#define BIT_SET_CH12_LOW_TH(x, v) \ + (BIT_CLEAR_CH12_LOW_TH(x) | BIT_CH12_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_13 (Offset 0x3234) */ + +#define BIT_CH13_INT_EN BIT(31) + +#define BIT_SHIFT_CH13_HIGH_TH 16 +#define BIT_MASK_CH13_HIGH_TH 0xfff +#define BIT_CH13_HIGH_TH(x) \ + (((x) & BIT_MASK_CH13_HIGH_TH) << BIT_SHIFT_CH13_HIGH_TH) +#define BITS_CH13_HIGH_TH (BIT_MASK_CH13_HIGH_TH << BIT_SHIFT_CH13_HIGH_TH) +#define BIT_CLEAR_CH13_HIGH_TH(x) ((x) & (~BITS_CH13_HIGH_TH)) +#define BIT_GET_CH13_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH13_HIGH_TH) & BIT_MASK_CH13_HIGH_TH) +#define BIT_SET_CH13_HIGH_TH(x, v) \ + (BIT_CLEAR_CH13_HIGH_TH(x) | BIT_CH13_HIGH_TH(v)) + +#define BIT_SHIFT_CH13_LOW_TH 0 +#define BIT_MASK_CH13_LOW_TH 0xfff +#define BIT_CH13_LOW_TH(x) \ + (((x) & BIT_MASK_CH13_LOW_TH) << BIT_SHIFT_CH13_LOW_TH) +#define BITS_CH13_LOW_TH (BIT_MASK_CH13_LOW_TH << BIT_SHIFT_CH13_LOW_TH) +#define BIT_CLEAR_CH13_LOW_TH(x) ((x) & (~BITS_CH13_LOW_TH)) +#define BIT_GET_CH13_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH13_LOW_TH) & BIT_MASK_CH13_LOW_TH) +#define BIT_SET_CH13_LOW_TH(x, v) \ + (BIT_CLEAR_CH13_LOW_TH(x) | BIT_CH13_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_14 (Offset 0x3238) */ + +#define BIT_CH14_INT_EN BIT(31) + +#define BIT_SHIFT_CH14_HIGH_TH 16 +#define BIT_MASK_CH14_HIGH_TH 0xfff +#define BIT_CH14_HIGH_TH(x) \ + (((x) & BIT_MASK_CH14_HIGH_TH) << BIT_SHIFT_CH14_HIGH_TH) +#define BITS_CH14_HIGH_TH (BIT_MASK_CH14_HIGH_TH << BIT_SHIFT_CH14_HIGH_TH) +#define BIT_CLEAR_CH14_HIGH_TH(x) ((x) & (~BITS_CH14_HIGH_TH)) +#define BIT_GET_CH14_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH14_HIGH_TH) & BIT_MASK_CH14_HIGH_TH) +#define BIT_SET_CH14_HIGH_TH(x, v) \ + (BIT_CLEAR_CH14_HIGH_TH(x) | BIT_CH14_HIGH_TH(v)) + +#define BIT_SHIFT_CH14_LOW_TH 0 +#define BIT_MASK_CH14_LOW_TH 0xfff +#define BIT_CH14_LOW_TH(x) \ + (((x) & BIT_MASK_CH14_LOW_TH) << BIT_SHIFT_CH14_LOW_TH) +#define BITS_CH14_LOW_TH (BIT_MASK_CH14_LOW_TH << BIT_SHIFT_CH14_LOW_TH) +#define BIT_CLEAR_CH14_LOW_TH(x) ((x) & (~BITS_CH14_LOW_TH)) +#define BIT_GET_CH14_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH14_LOW_TH) & BIT_MASK_CH14_LOW_TH) +#define BIT_SET_CH14_LOW_TH(x, v) \ + (BIT_CLEAR_CH14_LOW_TH(x) | BIT_CH14_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_15 (Offset 0x323C) */ + +#define BIT_CH15_INT_EN BIT(31) + +#define BIT_SHIFT_CH15_HIGH_TH 16 +#define BIT_MASK_CH15_HIGH_TH 0xfff +#define BIT_CH15_HIGH_TH(x) \ + (((x) & BIT_MASK_CH15_HIGH_TH) << BIT_SHIFT_CH15_HIGH_TH) +#define BITS_CH15_HIGH_TH (BIT_MASK_CH15_HIGH_TH << BIT_SHIFT_CH15_HIGH_TH) +#define BIT_CLEAR_CH15_HIGH_TH(x) ((x) & (~BITS_CH15_HIGH_TH)) +#define BIT_GET_CH15_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH15_HIGH_TH) & BIT_MASK_CH15_HIGH_TH) +#define BIT_SET_CH15_HIGH_TH(x, v) \ + (BIT_CLEAR_CH15_HIGH_TH(x) | BIT_CH15_HIGH_TH(v)) + +#define BIT_SHIFT_CH15_LOW_TH 0 +#define BIT_MASK_CH15_LOW_TH 0xfff +#define BIT_CH15_LOW_TH(x) \ + (((x) & BIT_MASK_CH15_LOW_TH) << BIT_SHIFT_CH15_LOW_TH) +#define BITS_CH15_LOW_TH (BIT_MASK_CH15_LOW_TH << BIT_SHIFT_CH15_LOW_TH) +#define BIT_CLEAR_CH15_LOW_TH(x) ((x) & (~BITS_CH15_LOW_TH)) +#define BIT_GET_CH15_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH15_LOW_TH) & BIT_MASK_CH15_LOW_TH) +#define BIT_SET_CH15_LOW_TH(x, v) \ + (BIT_CLEAR_CH15_LOW_TH(x) | BIT_CH15_LOW_TH(v)) + +/* 2 REG_TXPAGE_INT_CTRL_16 (Offset 0x3240) */ + +#define BIT_CH16_INT_EN BIT(31) + +#define BIT_SHIFT_CH16_HIGH_TH 16 +#define BIT_MASK_CH16_HIGH_TH 0xfff +#define BIT_CH16_HIGH_TH(x) \ + (((x) & BIT_MASK_CH16_HIGH_TH) << BIT_SHIFT_CH16_HIGH_TH) +#define BITS_CH16_HIGH_TH (BIT_MASK_CH16_HIGH_TH << BIT_SHIFT_CH16_HIGH_TH) +#define BIT_CLEAR_CH16_HIGH_TH(x) ((x) & (~BITS_CH16_HIGH_TH)) +#define BIT_GET_CH16_HIGH_TH(x) \ + (((x) >> BIT_SHIFT_CH16_HIGH_TH) & BIT_MASK_CH16_HIGH_TH) +#define BIT_SET_CH16_HIGH_TH(x, v) \ + (BIT_CLEAR_CH16_HIGH_TH(x) | BIT_CH16_HIGH_TH(v)) + +#define BIT_SHIFT_CH16_LOW_TH 0 +#define BIT_MASK_CH16_LOW_TH 0xfff +#define BIT_CH16_LOW_TH(x) \ + (((x) & BIT_MASK_CH16_LOW_TH) << BIT_SHIFT_CH16_LOW_TH) +#define BITS_CH16_LOW_TH (BIT_MASK_CH16_LOW_TH << BIT_SHIFT_CH16_LOW_TH) +#define BIT_CLEAR_CH16_LOW_TH(x) ((x) & (~BITS_CH16_LOW_TH)) +#define BIT_GET_CH16_LOW_TH(x) \ + (((x) >> BIT_SHIFT_CH16_LOW_TH) & BIT_MASK_CH16_LOW_TH) +#define BIT_SET_CH16_LOW_TH(x, v) \ + (BIT_CLEAR_CH16_LOW_TH(x) | BIT_CH16_LOW_TH(v)) + +/* 2 REG_ACH4_TXBD_IDX (Offset 0x3340) */ + +#define BIT_SHIFT_ACH4_HW_IDX 16 +#define BIT_MASK_ACH4_HW_IDX 0xfff +#define BIT_ACH4_HW_IDX(x) \ + (((x) & BIT_MASK_ACH4_HW_IDX) << BIT_SHIFT_ACH4_HW_IDX) +#define BITS_ACH4_HW_IDX (BIT_MASK_ACH4_HW_IDX << BIT_SHIFT_ACH4_HW_IDX) +#define BIT_CLEAR_ACH4_HW_IDX(x) ((x) & (~BITS_ACH4_HW_IDX)) +#define BIT_GET_ACH4_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH4_HW_IDX) & BIT_MASK_ACH4_HW_IDX) +#define BIT_SET_ACH4_HW_IDX(x, v) \ + (BIT_CLEAR_ACH4_HW_IDX(x) | BIT_ACH4_HW_IDX(v)) + +#define BIT_SHIFT_ACH4_HOST_IDX 0 +#define BIT_MASK_ACH4_HOST_IDX 0xfff +#define BIT_ACH4_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH4_HOST_IDX) << BIT_SHIFT_ACH4_HOST_IDX) +#define BITS_ACH4_HOST_IDX (BIT_MASK_ACH4_HOST_IDX << BIT_SHIFT_ACH4_HOST_IDX) +#define BIT_CLEAR_ACH4_HOST_IDX(x) ((x) & (~BITS_ACH4_HOST_IDX)) +#define BIT_GET_ACH4_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH4_HOST_IDX) & BIT_MASK_ACH4_HOST_IDX) +#define BIT_SET_ACH4_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH4_HOST_IDX(x) | BIT_ACH4_HOST_IDX(v)) + +/* 2 REG_ACH5_TXBD_IDX (Offset 0x3344) */ + +#define BIT_SHIFT_ACH5_HW_IDX 16 +#define BIT_MASK_ACH5_HW_IDX 0xfff +#define BIT_ACH5_HW_IDX(x) \ + (((x) & BIT_MASK_ACH5_HW_IDX) << BIT_SHIFT_ACH5_HW_IDX) +#define BITS_ACH5_HW_IDX (BIT_MASK_ACH5_HW_IDX << BIT_SHIFT_ACH5_HW_IDX) +#define BIT_CLEAR_ACH5_HW_IDX(x) ((x) & (~BITS_ACH5_HW_IDX)) +#define BIT_GET_ACH5_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH5_HW_IDX) & BIT_MASK_ACH5_HW_IDX) +#define BIT_SET_ACH5_HW_IDX(x, v) \ + (BIT_CLEAR_ACH5_HW_IDX(x) | BIT_ACH5_HW_IDX(v)) + +#define BIT_SHIFT_ACH5_HOST_IDX 0 +#define BIT_MASK_ACH5_HOST_IDX 0xfff +#define BIT_ACH5_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH5_HOST_IDX) << BIT_SHIFT_ACH5_HOST_IDX) +#define BITS_ACH5_HOST_IDX (BIT_MASK_ACH5_HOST_IDX << BIT_SHIFT_ACH5_HOST_IDX) +#define BIT_CLEAR_ACH5_HOST_IDX(x) ((x) & (~BITS_ACH5_HOST_IDX)) +#define BIT_GET_ACH5_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH5_HOST_IDX) & BIT_MASK_ACH5_HOST_IDX) +#define BIT_SET_ACH5_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH5_HOST_IDX(x) | BIT_ACH5_HOST_IDX(v)) + +/* 2 REG_ACH6_TXBD_IDX (Offset 0x3348) */ + +#define BIT_SHIFT_ACH6_HW_IDX 16 +#define BIT_MASK_ACH6_HW_IDX 0xfff +#define BIT_ACH6_HW_IDX(x) \ + (((x) & BIT_MASK_ACH6_HW_IDX) << BIT_SHIFT_ACH6_HW_IDX) +#define BITS_ACH6_HW_IDX (BIT_MASK_ACH6_HW_IDX << BIT_SHIFT_ACH6_HW_IDX) +#define BIT_CLEAR_ACH6_HW_IDX(x) ((x) & (~BITS_ACH6_HW_IDX)) +#define BIT_GET_ACH6_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH6_HW_IDX) & BIT_MASK_ACH6_HW_IDX) +#define BIT_SET_ACH6_HW_IDX(x, v) \ + (BIT_CLEAR_ACH6_HW_IDX(x) | BIT_ACH6_HW_IDX(v)) + +#define BIT_SHIFT_ACH6_HOST_IDX 0 +#define BIT_MASK_ACH6_HOST_IDX 0xfff +#define BIT_ACH6_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH6_HOST_IDX) << BIT_SHIFT_ACH6_HOST_IDX) +#define BITS_ACH6_HOST_IDX (BIT_MASK_ACH6_HOST_IDX << BIT_SHIFT_ACH6_HOST_IDX) +#define BIT_CLEAR_ACH6_HOST_IDX(x) ((x) & (~BITS_ACH6_HOST_IDX)) +#define BIT_GET_ACH6_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH6_HOST_IDX) & BIT_MASK_ACH6_HOST_IDX) +#define BIT_SET_ACH6_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH6_HOST_IDX(x) | BIT_ACH6_HOST_IDX(v)) + +/* 2 REG_ACH7_TXBD_IDX (Offset 0x334C) */ + +#define BIT_SHIFT_ACH7_HW_IDX 16 +#define BIT_MASK_ACH7_HW_IDX 0xfff +#define BIT_ACH7_HW_IDX(x) \ + (((x) & BIT_MASK_ACH7_HW_IDX) << BIT_SHIFT_ACH7_HW_IDX) +#define BITS_ACH7_HW_IDX (BIT_MASK_ACH7_HW_IDX << BIT_SHIFT_ACH7_HW_IDX) +#define BIT_CLEAR_ACH7_HW_IDX(x) ((x) & (~BITS_ACH7_HW_IDX)) +#define BIT_GET_ACH7_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH7_HW_IDX) & BIT_MASK_ACH7_HW_IDX) +#define BIT_SET_ACH7_HW_IDX(x, v) \ + (BIT_CLEAR_ACH7_HW_IDX(x) | BIT_ACH7_HW_IDX(v)) + +#define BIT_SHIFT_ACH7_HOST_IDX 0 +#define BIT_MASK_ACH7_HOST_IDX 0xfff +#define BIT_ACH7_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH7_HOST_IDX) << BIT_SHIFT_ACH7_HOST_IDX) +#define BITS_ACH7_HOST_IDX (BIT_MASK_ACH7_HOST_IDX << BIT_SHIFT_ACH7_HOST_IDX) +#define BIT_CLEAR_ACH7_HOST_IDX(x) ((x) & (~BITS_ACH7_HOST_IDX)) +#define BIT_GET_ACH7_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH7_HOST_IDX) & BIT_MASK_ACH7_HOST_IDX) +#define BIT_SET_ACH7_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH7_HOST_IDX(x) | BIT_ACH7_HOST_IDX(v)) + +/* 2 REG_ACH8_TXBD_IDX (Offset 0x3350) */ + +#define BIT_SHIFT_ACH8_HW_IDX 16 +#define BIT_MASK_ACH8_HW_IDX 0xfff +#define BIT_ACH8_HW_IDX(x) \ + (((x) & BIT_MASK_ACH8_HW_IDX) << BIT_SHIFT_ACH8_HW_IDX) +#define BITS_ACH8_HW_IDX (BIT_MASK_ACH8_HW_IDX << BIT_SHIFT_ACH8_HW_IDX) +#define BIT_CLEAR_ACH8_HW_IDX(x) ((x) & (~BITS_ACH8_HW_IDX)) +#define BIT_GET_ACH8_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH8_HW_IDX) & BIT_MASK_ACH8_HW_IDX) +#define BIT_SET_ACH8_HW_IDX(x, v) \ + (BIT_CLEAR_ACH8_HW_IDX(x) | BIT_ACH8_HW_IDX(v)) + +#define BIT_SHIFT_ACH8_HOST_IDX 0 +#define BIT_MASK_ACH8_HOST_IDX 0xfff +#define BIT_ACH8_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH8_HOST_IDX) << BIT_SHIFT_ACH8_HOST_IDX) +#define BITS_ACH8_HOST_IDX (BIT_MASK_ACH8_HOST_IDX << BIT_SHIFT_ACH8_HOST_IDX) +#define BIT_CLEAR_ACH8_HOST_IDX(x) ((x) & (~BITS_ACH8_HOST_IDX)) +#define BIT_GET_ACH8_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH8_HOST_IDX) & BIT_MASK_ACH8_HOST_IDX) +#define BIT_SET_ACH8_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH8_HOST_IDX(x) | BIT_ACH8_HOST_IDX(v)) + +/* 2 REG_ACH9_TXBD_IDX (Offset 0x3354) */ + +#define BIT_SHIFT_ACH9_HW_IDX 16 +#define BIT_MASK_ACH9_HW_IDX 0xfff +#define BIT_ACH9_HW_IDX(x) \ + (((x) & BIT_MASK_ACH9_HW_IDX) << BIT_SHIFT_ACH9_HW_IDX) +#define BITS_ACH9_HW_IDX (BIT_MASK_ACH9_HW_IDX << BIT_SHIFT_ACH9_HW_IDX) +#define BIT_CLEAR_ACH9_HW_IDX(x) ((x) & (~BITS_ACH9_HW_IDX)) +#define BIT_GET_ACH9_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH9_HW_IDX) & BIT_MASK_ACH9_HW_IDX) +#define BIT_SET_ACH9_HW_IDX(x, v) \ + (BIT_CLEAR_ACH9_HW_IDX(x) | BIT_ACH9_HW_IDX(v)) + +#define BIT_SHIFT_ACH9_HOST_IDX 0 +#define BIT_MASK_ACH9_HOST_IDX 0xfff +#define BIT_ACH9_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH9_HOST_IDX) << BIT_SHIFT_ACH9_HOST_IDX) +#define BITS_ACH9_HOST_IDX (BIT_MASK_ACH9_HOST_IDX << BIT_SHIFT_ACH9_HOST_IDX) +#define BIT_CLEAR_ACH9_HOST_IDX(x) ((x) & (~BITS_ACH9_HOST_IDX)) +#define BIT_GET_ACH9_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH9_HOST_IDX) & BIT_MASK_ACH9_HOST_IDX) +#define BIT_SET_ACH9_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH9_HOST_IDX(x) | BIT_ACH9_HOST_IDX(v)) + +/* 2 REG_ACH10_TXBD_IDX (Offset 0x3358) */ + +#define BIT_SHIFT_ACH10_HW_IDX 16 +#define BIT_MASK_ACH10_HW_IDX 0xfff +#define BIT_ACH10_HW_IDX(x) \ + (((x) & BIT_MASK_ACH10_HW_IDX) << BIT_SHIFT_ACH10_HW_IDX) +#define BITS_ACH10_HW_IDX (BIT_MASK_ACH10_HW_IDX << BIT_SHIFT_ACH10_HW_IDX) +#define BIT_CLEAR_ACH10_HW_IDX(x) ((x) & (~BITS_ACH10_HW_IDX)) +#define BIT_GET_ACH10_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH10_HW_IDX) & BIT_MASK_ACH10_HW_IDX) +#define BIT_SET_ACH10_HW_IDX(x, v) \ + (BIT_CLEAR_ACH10_HW_IDX(x) | BIT_ACH10_HW_IDX(v)) + +#define BIT_SHIFT_ACH10_HOST_IDX 0 +#define BIT_MASK_ACH10_HOST_IDX 0xfff +#define BIT_ACH10_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH10_HOST_IDX) << BIT_SHIFT_ACH10_HOST_IDX) +#define BITS_ACH10_HOST_IDX \ + (BIT_MASK_ACH10_HOST_IDX << BIT_SHIFT_ACH10_HOST_IDX) +#define BIT_CLEAR_ACH10_HOST_IDX(x) ((x) & (~BITS_ACH10_HOST_IDX)) +#define BIT_GET_ACH10_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH10_HOST_IDX) & BIT_MASK_ACH10_HOST_IDX) +#define BIT_SET_ACH10_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH10_HOST_IDX(x) | BIT_ACH10_HOST_IDX(v)) + +/* 2 REG_ACH11_TXBD_IDX (Offset 0x335C) */ + +#define BIT_SHIFT_ACH11_HW_IDX 16 +#define BIT_MASK_ACH11_HW_IDX 0xfff +#define BIT_ACH11_HW_IDX(x) \ + (((x) & BIT_MASK_ACH11_HW_IDX) << BIT_SHIFT_ACH11_HW_IDX) +#define BITS_ACH11_HW_IDX (BIT_MASK_ACH11_HW_IDX << BIT_SHIFT_ACH11_HW_IDX) +#define BIT_CLEAR_ACH11_HW_IDX(x) ((x) & (~BITS_ACH11_HW_IDX)) +#define BIT_GET_ACH11_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH11_HW_IDX) & BIT_MASK_ACH11_HW_IDX) +#define BIT_SET_ACH11_HW_IDX(x, v) \ + (BIT_CLEAR_ACH11_HW_IDX(x) | BIT_ACH11_HW_IDX(v)) + +#define BIT_SHIFT_ACH11_HOST_IDX 0 +#define BIT_MASK_ACH11_HOST_IDX 0xfff +#define BIT_ACH11_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH11_HOST_IDX) << BIT_SHIFT_ACH11_HOST_IDX) +#define BITS_ACH11_HOST_IDX \ + (BIT_MASK_ACH11_HOST_IDX << BIT_SHIFT_ACH11_HOST_IDX) +#define BIT_CLEAR_ACH11_HOST_IDX(x) ((x) & (~BITS_ACH11_HOST_IDX)) +#define BIT_GET_ACH11_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH11_HOST_IDX) & BIT_MASK_ACH11_HOST_IDX) +#define BIT_SET_ACH11_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH11_HOST_IDX(x) | BIT_ACH11_HOST_IDX(v)) + +/* 2 REG_ACH12_TXBD_IDX (Offset 0x3360) */ + +#define BIT_SHIFT_ACH12_HW_IDX 16 +#define BIT_MASK_ACH12_HW_IDX 0xfff +#define BIT_ACH12_HW_IDX(x) \ + (((x) & BIT_MASK_ACH12_HW_IDX) << BIT_SHIFT_ACH12_HW_IDX) +#define BITS_ACH12_HW_IDX (BIT_MASK_ACH12_HW_IDX << BIT_SHIFT_ACH12_HW_IDX) +#define BIT_CLEAR_ACH12_HW_IDX(x) ((x) & (~BITS_ACH12_HW_IDX)) +#define BIT_GET_ACH12_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH12_HW_IDX) & BIT_MASK_ACH12_HW_IDX) +#define BIT_SET_ACH12_HW_IDX(x, v) \ + (BIT_CLEAR_ACH12_HW_IDX(x) | BIT_ACH12_HW_IDX(v)) + +#define BIT_SHIFT_ACH12_HOST_IDX 0 +#define BIT_MASK_ACH12_HOST_IDX 0xfff +#define BIT_ACH12_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH12_HOST_IDX) << BIT_SHIFT_ACH12_HOST_IDX) +#define BITS_ACH12_HOST_IDX \ + (BIT_MASK_ACH12_HOST_IDX << BIT_SHIFT_ACH12_HOST_IDX) +#define BIT_CLEAR_ACH12_HOST_IDX(x) ((x) & (~BITS_ACH12_HOST_IDX)) +#define BIT_GET_ACH12_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH12_HOST_IDX) & BIT_MASK_ACH12_HOST_IDX) +#define BIT_SET_ACH12_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH12_HOST_IDX(x) | BIT_ACH12_HOST_IDX(v)) + +/* 2 REG_ACH13_TXBD_IDX (Offset 0x3364) */ + +#define BIT_SHIFT_ACH13_HW_IDX 16 +#define BIT_MASK_ACH13_HW_IDX 0xfff +#define BIT_ACH13_HW_IDX(x) \ + (((x) & BIT_MASK_ACH13_HW_IDX) << BIT_SHIFT_ACH13_HW_IDX) +#define BITS_ACH13_HW_IDX (BIT_MASK_ACH13_HW_IDX << BIT_SHIFT_ACH13_HW_IDX) +#define BIT_CLEAR_ACH13_HW_IDX(x) ((x) & (~BITS_ACH13_HW_IDX)) +#define BIT_GET_ACH13_HW_IDX(x) \ + (((x) >> BIT_SHIFT_ACH13_HW_IDX) & BIT_MASK_ACH13_HW_IDX) +#define BIT_SET_ACH13_HW_IDX(x, v) \ + (BIT_CLEAR_ACH13_HW_IDX(x) | BIT_ACH13_HW_IDX(v)) + +#define BIT_SHIFT_ACH13_HOST_IDX 0 +#define BIT_MASK_ACH13_HOST_IDX 0xfff +#define BIT_ACH13_HOST_IDX(x) \ + (((x) & BIT_MASK_ACH13_HOST_IDX) << BIT_SHIFT_ACH13_HOST_IDX) +#define BITS_ACH13_HOST_IDX \ + (BIT_MASK_ACH13_HOST_IDX << BIT_SHIFT_ACH13_HOST_IDX) +#define BIT_CLEAR_ACH13_HOST_IDX(x) ((x) & (~BITS_ACH13_HOST_IDX)) +#define BIT_GET_ACH13_HOST_IDX(x) \ + (((x) >> BIT_SHIFT_ACH13_HOST_IDX) & BIT_MASK_ACH13_HOST_IDX) +#define BIT_SET_ACH13_HOST_IDX(x, v) \ + (BIT_CLEAR_ACH13_HOST_IDX(x) | BIT_ACH13_HOST_IDX(v)) + +/* 2 REG_AC_CHANNEL0_WEIGHT (Offset 0x3368) */ + +#define BIT_SHIFT_AC_CHANNEL0_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL0_WEIGHT 0xff +#define BIT_AC_CHANNEL0_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL0_WEIGHT) << BIT_SHIFT_AC_CHANNEL0_WEIGHT) +#define BITS_AC_CHANNEL0_WEIGHT \ + (BIT_MASK_AC_CHANNEL0_WEIGHT << BIT_SHIFT_AC_CHANNEL0_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL0_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL0_WEIGHT)) +#define BIT_GET_AC_CHANNEL0_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL0_WEIGHT) & BIT_MASK_AC_CHANNEL0_WEIGHT) +#define BIT_SET_AC_CHANNEL0_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL0_WEIGHT(x) | BIT_AC_CHANNEL0_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL1_WEIGHT (Offset 0x3369) */ + +#define BIT_SHIFT_AC_CHANNEL1_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL1_WEIGHT 0xff +#define BIT_AC_CHANNEL1_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL1_WEIGHT) << BIT_SHIFT_AC_CHANNEL1_WEIGHT) +#define BITS_AC_CHANNEL1_WEIGHT \ + (BIT_MASK_AC_CHANNEL1_WEIGHT << BIT_SHIFT_AC_CHANNEL1_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL1_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL1_WEIGHT)) +#define BIT_GET_AC_CHANNEL1_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL1_WEIGHT) & BIT_MASK_AC_CHANNEL1_WEIGHT) +#define BIT_SET_AC_CHANNEL1_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL1_WEIGHT(x) | BIT_AC_CHANNEL1_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL2_WEIGHT (Offset 0x336A) */ + +#define BIT_SHIFT_AC_CHANNEL2_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL2_WEIGHT 0xff +#define BIT_AC_CHANNEL2_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL2_WEIGHT) << BIT_SHIFT_AC_CHANNEL2_WEIGHT) +#define BITS_AC_CHANNEL2_WEIGHT \ + (BIT_MASK_AC_CHANNEL2_WEIGHT << BIT_SHIFT_AC_CHANNEL2_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL2_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL2_WEIGHT)) +#define BIT_GET_AC_CHANNEL2_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL2_WEIGHT) & BIT_MASK_AC_CHANNEL2_WEIGHT) +#define BIT_SET_AC_CHANNEL2_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL2_WEIGHT(x) | BIT_AC_CHANNEL2_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL3_WEIGHT (Offset 0x336B) */ + +#define BIT_SHIFT_AC_CHANNEL3_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL3_WEIGHT 0xff +#define BIT_AC_CHANNEL3_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL3_WEIGHT) << BIT_SHIFT_AC_CHANNEL3_WEIGHT) +#define BITS_AC_CHANNEL3_WEIGHT \ + (BIT_MASK_AC_CHANNEL3_WEIGHT << BIT_SHIFT_AC_CHANNEL3_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL3_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL3_WEIGHT)) +#define BIT_GET_AC_CHANNEL3_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL3_WEIGHT) & BIT_MASK_AC_CHANNEL3_WEIGHT) +#define BIT_SET_AC_CHANNEL3_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL3_WEIGHT(x) | BIT_AC_CHANNEL3_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL4_WEIGHT (Offset 0x336C) */ + +#define BIT_SHIFT_AC_CHANNEL4_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL4_WEIGHT 0xff +#define BIT_AC_CHANNEL4_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL4_WEIGHT) << BIT_SHIFT_AC_CHANNEL4_WEIGHT) +#define BITS_AC_CHANNEL4_WEIGHT \ + (BIT_MASK_AC_CHANNEL4_WEIGHT << BIT_SHIFT_AC_CHANNEL4_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL4_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL4_WEIGHT)) +#define BIT_GET_AC_CHANNEL4_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL4_WEIGHT) & BIT_MASK_AC_CHANNEL4_WEIGHT) +#define BIT_SET_AC_CHANNEL4_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL4_WEIGHT(x) | BIT_AC_CHANNEL4_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL5_WEIGHT (Offset 0x336D) */ + +#define BIT_SHIFT_AC_CHANNEL5_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL5_WEIGHT 0xff +#define BIT_AC_CHANNEL5_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL5_WEIGHT) << BIT_SHIFT_AC_CHANNEL5_WEIGHT) +#define BITS_AC_CHANNEL5_WEIGHT \ + (BIT_MASK_AC_CHANNEL5_WEIGHT << BIT_SHIFT_AC_CHANNEL5_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL5_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL5_WEIGHT)) +#define BIT_GET_AC_CHANNEL5_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL5_WEIGHT) & BIT_MASK_AC_CHANNEL5_WEIGHT) +#define BIT_SET_AC_CHANNEL5_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL5_WEIGHT(x) | BIT_AC_CHANNEL5_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL6_WEIGHT (Offset 0x336E) */ + +#define BIT_SHIFT_AC_CHANNEL6_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL6_WEIGHT 0xff +#define BIT_AC_CHANNEL6_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL6_WEIGHT) << BIT_SHIFT_AC_CHANNEL6_WEIGHT) +#define BITS_AC_CHANNEL6_WEIGHT \ + (BIT_MASK_AC_CHANNEL6_WEIGHT << BIT_SHIFT_AC_CHANNEL6_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL6_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL6_WEIGHT)) +#define BIT_GET_AC_CHANNEL6_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL6_WEIGHT) & BIT_MASK_AC_CHANNEL6_WEIGHT) +#define BIT_SET_AC_CHANNEL6_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL6_WEIGHT(x) | BIT_AC_CHANNEL6_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL7_WEIGHT (Offset 0x336F) */ + +#define BIT_SHIFT_AC_CHANNEL7_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL7_WEIGHT 0xff +#define BIT_AC_CHANNEL7_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL7_WEIGHT) << BIT_SHIFT_AC_CHANNEL7_WEIGHT) +#define BITS_AC_CHANNEL7_WEIGHT \ + (BIT_MASK_AC_CHANNEL7_WEIGHT << BIT_SHIFT_AC_CHANNEL7_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL7_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL7_WEIGHT)) +#define BIT_GET_AC_CHANNEL7_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL7_WEIGHT) & BIT_MASK_AC_CHANNEL7_WEIGHT) +#define BIT_SET_AC_CHANNEL7_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL7_WEIGHT(x) | BIT_AC_CHANNEL7_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL8_WEIGHT (Offset 0x3370) */ + +#define BIT_SHIFT_AC_CHANNEL8_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL8_WEIGHT 0xff +#define BIT_AC_CHANNEL8_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL8_WEIGHT) << BIT_SHIFT_AC_CHANNEL8_WEIGHT) +#define BITS_AC_CHANNEL8_WEIGHT \ + (BIT_MASK_AC_CHANNEL8_WEIGHT << BIT_SHIFT_AC_CHANNEL8_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL8_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL8_WEIGHT)) +#define BIT_GET_AC_CHANNEL8_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL8_WEIGHT) & BIT_MASK_AC_CHANNEL8_WEIGHT) +#define BIT_SET_AC_CHANNEL8_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL8_WEIGHT(x) | BIT_AC_CHANNEL8_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL9_WEIGHT (Offset 0x3371) */ + +#define BIT_SHIFT_AC_CHANNEL9_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL9_WEIGHT 0xff +#define BIT_AC_CHANNEL9_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL9_WEIGHT) << BIT_SHIFT_AC_CHANNEL9_WEIGHT) +#define BITS_AC_CHANNEL9_WEIGHT \ + (BIT_MASK_AC_CHANNEL9_WEIGHT << BIT_SHIFT_AC_CHANNEL9_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL9_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL9_WEIGHT)) +#define BIT_GET_AC_CHANNEL9_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL9_WEIGHT) & BIT_MASK_AC_CHANNEL9_WEIGHT) +#define BIT_SET_AC_CHANNEL9_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL9_WEIGHT(x) | BIT_AC_CHANNEL9_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL10_WEIGHT (Offset 0x3372) */ + +#define BIT_SHIFT_AC_CHANNEL10_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL10_WEIGHT 0xff +#define BIT_AC_CHANNEL10_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL10_WEIGHT) << BIT_SHIFT_AC_CHANNEL10_WEIGHT) +#define BITS_AC_CHANNEL10_WEIGHT \ + (BIT_MASK_AC_CHANNEL10_WEIGHT << BIT_SHIFT_AC_CHANNEL10_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL10_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL10_WEIGHT)) +#define BIT_GET_AC_CHANNEL10_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL10_WEIGHT) & BIT_MASK_AC_CHANNEL10_WEIGHT) +#define BIT_SET_AC_CHANNEL10_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL10_WEIGHT(x) | BIT_AC_CHANNEL10_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL11_WEIGHT (Offset 0x3373) */ + +#define BIT_SHIFT_AC_CHANNEL11_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL11_WEIGHT 0xff +#define BIT_AC_CHANNEL11_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL11_WEIGHT) << BIT_SHIFT_AC_CHANNEL11_WEIGHT) +#define BITS_AC_CHANNEL11_WEIGHT \ + (BIT_MASK_AC_CHANNEL11_WEIGHT << BIT_SHIFT_AC_CHANNEL11_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL11_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL11_WEIGHT)) +#define BIT_GET_AC_CHANNEL11_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL11_WEIGHT) & BIT_MASK_AC_CHANNEL11_WEIGHT) +#define BIT_SET_AC_CHANNEL11_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL11_WEIGHT(x) | BIT_AC_CHANNEL11_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL12_WEIGHT (Offset 0x3374) */ + +#define BIT_SHIFT_AC_CHANNEL12_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL12_WEIGHT 0xff +#define BIT_AC_CHANNEL12_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL12_WEIGHT) << BIT_SHIFT_AC_CHANNEL12_WEIGHT) +#define BITS_AC_CHANNEL12_WEIGHT \ + (BIT_MASK_AC_CHANNEL12_WEIGHT << BIT_SHIFT_AC_CHANNEL12_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL12_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL12_WEIGHT)) +#define BIT_GET_AC_CHANNEL12_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL12_WEIGHT) & BIT_MASK_AC_CHANNEL12_WEIGHT) +#define BIT_SET_AC_CHANNEL12_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL12_WEIGHT(x) | BIT_AC_CHANNEL12_WEIGHT(v)) + +/* 2 REG_AC_CHANNEL13_WEIGHT (Offset 0x3375) */ + +#define BIT_SHIFT_AC_CHANNEL13_WEIGHT 0 +#define BIT_MASK_AC_CHANNEL13_WEIGHT 0xff +#define BIT_AC_CHANNEL13_WEIGHT(x) \ + (((x) & BIT_MASK_AC_CHANNEL13_WEIGHT) << BIT_SHIFT_AC_CHANNEL13_WEIGHT) +#define BITS_AC_CHANNEL13_WEIGHT \ + (BIT_MASK_AC_CHANNEL13_WEIGHT << BIT_SHIFT_AC_CHANNEL13_WEIGHT) +#define BIT_CLEAR_AC_CHANNEL13_WEIGHT(x) ((x) & (~BITS_AC_CHANNEL13_WEIGHT)) +#define BIT_GET_AC_CHANNEL13_WEIGHT(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL13_WEIGHT) & BIT_MASK_AC_CHANNEL13_WEIGHT) +#define BIT_SET_AC_CHANNEL13_WEIGHT(x, v) \ + (BIT_CLEAR_AC_CHANNEL13_WEIGHT(x) | BIT_AC_CHANNEL13_WEIGHT(v)) + +#endif + +#endif /* __RTL_WLAN_BITDEF_H__ */ diff --git a/hal/halmac/halmac_bit_8197f.h b/hal/halmac/halmac_bit_8197f.h new file mode 100644 index 0000000..e60b395 --- /dev/null +++ b/hal/halmac/halmac_bit_8197f.h @@ -0,0 +1,17368 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_BIT_8197F_H +#define __INC_HALMAC_BIT_8197F_H + +#define CPU_OPT_WIDTH 0x1F + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SYS_ISO_CTRL_8197F */ +#define BIT_PWC_EV12V_8197F BIT(15) +#define BIT_PWC_EV25V_8197F BIT(14) +#define BIT_PA33V_EN_8197F BIT(13) +#define BIT_PA12V_EN_8197F BIT(12) +#define BIT_UA33V_EN_8197F BIT(11) +#define BIT_UA12V_EN_8197F BIT(10) +#define BIT_ISO_RFDIO_8197F BIT(9) +#define BIT_ISO_EB2CORE_8197F BIT(8) +#define BIT_ISO_DIOE_8197F BIT(7) +#define BIT_ISO_WLPON2PP_8197F BIT(6) +#define BIT_ISO_IP2MAC_WA2PP_8197F BIT(5) +#define BIT_ISO_PD2CORE_8197F BIT(4) +#define BIT_ISO_PA2PCIE_8197F BIT(3) +#define BIT_ISO_UD2CORE_8197F BIT(2) +#define BIT_ISO_UA2USB_8197F BIT(1) +#define BIT_ISO_WD2PP_8197F BIT(0) + +/* 2 REG_SYS_FUNC_EN_8197F */ +#define BIT_FEN_MREGEN_8197F BIT(15) +#define BIT_FEN_HWPDN_8197F BIT(14) +#define BIT_EN_25_1_8197F BIT(13) +#define BIT_FEN_ELDR_8197F BIT(12) +#define BIT_FEN_DCORE_8197F BIT(11) +#define BIT_FEN_CPUEN_8197F BIT(10) +#define BIT_FEN_DIOE_8197F BIT(9) +#define BIT_FEN_PCIED_8197F BIT(8) +#define BIT_FEN_PPLL_8197F BIT(7) +#define BIT_FEN_PCIEA_8197F BIT(6) +#define BIT_FEN_DIO_PCIE_8197F BIT(5) +#define BIT_FEN_USBD_8197F BIT(4) +#define BIT_FEN_UPLL_8197F BIT(3) +#define BIT_FEN_USBA_8197F BIT(2) +#define BIT_FEN_BB_GLB_RSTN_8197F BIT(1) +#define BIT_FEN_BBRSTB_8197F BIT(0) + +/* 2 REG_SYS_PW_CTRL_8197F */ +#define BIT_SOP_EABM_8197F BIT(31) +#define BIT_SOP_ACKF_8197F BIT(30) +#define BIT_SOP_ERCK_8197F BIT(29) +#define BIT_SOP_ESWR_8197F BIT(28) +#define BIT_SOP_PWMM_8197F BIT(27) +#define BIT_SOP_EECK_8197F BIT(26) +#define BIT_SOP_EXTL_8197F BIT(24) +#define BIT_SYM_OP_RING_12M_8197F BIT(22) +#define BIT_ROP_SWPR_8197F BIT(21) +#define BIT_DIS_HW_LPLDM_8197F BIT(20) +#define BIT_OPT_SWRST_WLMCU_8197F BIT(19) +#define BIT_RDY_SYSPWR_8197F BIT(17) +#define BIT_EN_WLON_8197F BIT(16) +#define BIT_APDM_HPDN_8197F BIT(15) +#define BIT_AFSM_PCIE_SUS_EN_8197F BIT(12) +#define BIT_AFSM_WLSUS_EN_8197F BIT(11) +#define BIT_APFM_SWLPS_8197F BIT(10) +#define BIT_APFM_OFFMAC_8197F BIT(9) +#define BIT_APFN_ONMAC_8197F BIT(8) +#define BIT_CHIP_PDN_EN_8197F BIT(7) +#define BIT_RDY_MACDIS_8197F BIT(6) +#define BIT_RING_CLK_12M_EN_8197F BIT(4) +#define BIT_PFM_WOWL_8197F BIT(3) +#define BIT_PFM_LDKP_8197F BIT(2) +#define BIT_WL_HCI_ALD_8197F BIT(1) +#define BIT_PFM_LDALL_8197F BIT(0) + +/* 2 REG_SYS_CLK_CTRL_8197F */ +#define BIT_LDO_DUMMY_8197F BIT(15) +#define BIT_CPU_CLK_EN_8197F BIT(14) +#define BIT_SYMREG_CLK_EN_8197F BIT(13) +#define BIT_HCI_CLK_EN_8197F BIT(12) +#define BIT_MAC_CLK_EN_8197F BIT(11) +#define BIT_SEC_CLK_EN_8197F BIT(10) +#define BIT_PHY_SSC_RSTB_8197F BIT(9) +#define BIT_EXT_32K_EN_8197F BIT(8) +#define BIT_WL_CLK_TEST_8197F BIT(7) +#define BIT_OP_SPS_PWM_EN_8197F BIT(6) +#define BIT_LOADER_CLK_EN_8197F BIT(5) +#define BIT_MACSLP_8197F BIT(4) +#define BIT_WAKEPAD_EN_8197F BIT(3) +#define BIT_ROMD16V_EN_8197F BIT(2) +#define BIT_CKANA12M_EN_8197F BIT(1) +#define BIT_CNTD16V_EN_8197F BIT(0) + +/* 2 REG_SYS_EEPROM_CTRL_8197F */ + +#define BIT_SHIFT_VPDIDX_8197F 8 +#define BIT_MASK_VPDIDX_8197F 0xff +#define BIT_VPDIDX_8197F(x) \ + (((x) & BIT_MASK_VPDIDX_8197F) << BIT_SHIFT_VPDIDX_8197F) +#define BITS_VPDIDX_8197F (BIT_MASK_VPDIDX_8197F << BIT_SHIFT_VPDIDX_8197F) +#define BIT_CLEAR_VPDIDX_8197F(x) ((x) & (~BITS_VPDIDX_8197F)) +#define BIT_GET_VPDIDX_8197F(x) \ + (((x) >> BIT_SHIFT_VPDIDX_8197F) & BIT_MASK_VPDIDX_8197F) +#define BIT_SET_VPDIDX_8197F(x, v) \ + (BIT_CLEAR_VPDIDX_8197F(x) | BIT_VPDIDX_8197F(v)) + +#define BIT_SHIFT_EEM1_0_8197F 6 +#define BIT_MASK_EEM1_0_8197F 0x3 +#define BIT_EEM1_0_8197F(x) \ + (((x) & BIT_MASK_EEM1_0_8197F) << BIT_SHIFT_EEM1_0_8197F) +#define BITS_EEM1_0_8197F (BIT_MASK_EEM1_0_8197F << BIT_SHIFT_EEM1_0_8197F) +#define BIT_CLEAR_EEM1_0_8197F(x) ((x) & (~BITS_EEM1_0_8197F)) +#define BIT_GET_EEM1_0_8197F(x) \ + (((x) >> BIT_SHIFT_EEM1_0_8197F) & BIT_MASK_EEM1_0_8197F) +#define BIT_SET_EEM1_0_8197F(x, v) \ + (BIT_CLEAR_EEM1_0_8197F(x) | BIT_EEM1_0_8197F(v)) + +#define BIT_AUTOLOAD_SUS_8197F BIT(5) +#define BIT_EERPOMSEL_8197F BIT(4) +#define BIT_EECS_V1_8197F BIT(3) +#define BIT_EESK_V1_8197F BIT(2) +#define BIT_EEDI_V1_8197F BIT(1) +#define BIT_EEDO_V1_8197F BIT(0) + +/* 2 REG_EE_VPD_8197F */ + +#define BIT_SHIFT_VPD_DATA_8197F 0 +#define BIT_MASK_VPD_DATA_8197F 0xffffffffL +#define BIT_VPD_DATA_8197F(x) \ + (((x) & BIT_MASK_VPD_DATA_8197F) << BIT_SHIFT_VPD_DATA_8197F) +#define BITS_VPD_DATA_8197F \ + (BIT_MASK_VPD_DATA_8197F << BIT_SHIFT_VPD_DATA_8197F) +#define BIT_CLEAR_VPD_DATA_8197F(x) ((x) & (~BITS_VPD_DATA_8197F)) +#define BIT_GET_VPD_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_VPD_DATA_8197F) & BIT_MASK_VPD_DATA_8197F) +#define BIT_SET_VPD_DATA_8197F(x, v) \ + (BIT_CLEAR_VPD_DATA_8197F(x) | BIT_VPD_DATA_8197F(v)) + +/* 2 REG_SYS_SWR_CTRL1_8197F */ +#define BIT_SW18_C2_BIT0_8197F BIT(31) + +#define BIT_SHIFT_SW18_C1_8197F 29 +#define BIT_MASK_SW18_C1_8197F 0x3 +#define BIT_SW18_C1_8197F(x) \ + (((x) & BIT_MASK_SW18_C1_8197F) << BIT_SHIFT_SW18_C1_8197F) +#define BITS_SW18_C1_8197F (BIT_MASK_SW18_C1_8197F << BIT_SHIFT_SW18_C1_8197F) +#define BIT_CLEAR_SW18_C1_8197F(x) ((x) & (~BITS_SW18_C1_8197F)) +#define BIT_GET_SW18_C1_8197F(x) \ + (((x) >> BIT_SHIFT_SW18_C1_8197F) & BIT_MASK_SW18_C1_8197F) +#define BIT_SET_SW18_C1_8197F(x, v) \ + (BIT_CLEAR_SW18_C1_8197F(x) | BIT_SW18_C1_8197F(v)) + +#define BIT_SHIFT_REG_FREQ_L_8197F 25 +#define BIT_MASK_REG_FREQ_L_8197F 0x7 +#define BIT_REG_FREQ_L_8197F(x) \ + (((x) & BIT_MASK_REG_FREQ_L_8197F) << BIT_SHIFT_REG_FREQ_L_8197F) +#define BITS_REG_FREQ_L_8197F \ + (BIT_MASK_REG_FREQ_L_8197F << BIT_SHIFT_REG_FREQ_L_8197F) +#define BIT_CLEAR_REG_FREQ_L_8197F(x) ((x) & (~BITS_REG_FREQ_L_8197F)) +#define BIT_GET_REG_FREQ_L_8197F(x) \ + (((x) >> BIT_SHIFT_REG_FREQ_L_8197F) & BIT_MASK_REG_FREQ_L_8197F) +#define BIT_SET_REG_FREQ_L_8197F(x, v) \ + (BIT_CLEAR_REG_FREQ_L_8197F(x) | BIT_REG_FREQ_L_8197F(v)) + +#define BIT_REG_EN_DUTY_8197F BIT(24) + +#define BIT_SHIFT_REG_MODE_8197F 22 +#define BIT_MASK_REG_MODE_8197F 0x3 +#define BIT_REG_MODE_8197F(x) \ + (((x) & BIT_MASK_REG_MODE_8197F) << BIT_SHIFT_REG_MODE_8197F) +#define BITS_REG_MODE_8197F \ + (BIT_MASK_REG_MODE_8197F << BIT_SHIFT_REG_MODE_8197F) +#define BIT_CLEAR_REG_MODE_8197F(x) ((x) & (~BITS_REG_MODE_8197F)) +#define BIT_GET_REG_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_REG_MODE_8197F) & BIT_MASK_REG_MODE_8197F) +#define BIT_SET_REG_MODE_8197F(x, v) \ + (BIT_CLEAR_REG_MODE_8197F(x) | BIT_REG_MODE_8197F(v)) + +#define BIT_REG_EN_SP_8197F BIT(21) +#define BIT_REG_AUTO_L_8197F BIT(20) +#define BIT_SW18_SELD_BIT0_8197F BIT(19) +#define BIT_SW18_POWOCP_8197F BIT(18) + +#define BIT_SHIFT_SW18_OCP_8197F 15 +#define BIT_MASK_SW18_OCP_8197F 0x7 +#define BIT_SW18_OCP_8197F(x) \ + (((x) & BIT_MASK_SW18_OCP_8197F) << BIT_SHIFT_SW18_OCP_8197F) +#define BITS_SW18_OCP_8197F \ + (BIT_MASK_SW18_OCP_8197F << BIT_SHIFT_SW18_OCP_8197F) +#define BIT_CLEAR_SW18_OCP_8197F(x) ((x) & (~BITS_SW18_OCP_8197F)) +#define BIT_GET_SW18_OCP_8197F(x) \ + (((x) >> BIT_SHIFT_SW18_OCP_8197F) & BIT_MASK_SW18_OCP_8197F) +#define BIT_SET_SW18_OCP_8197F(x, v) \ + (BIT_CLEAR_SW18_OCP_8197F(x) | BIT_SW18_OCP_8197F(v)) + +#define BIT_SHIFT_CF_L_BIT0_TO_1_8197F 13 +#define BIT_MASK_CF_L_BIT0_TO_1_8197F 0x3 +#define BIT_CF_L_BIT0_TO_1_8197F(x) \ + (((x) & BIT_MASK_CF_L_BIT0_TO_1_8197F) \ + << BIT_SHIFT_CF_L_BIT0_TO_1_8197F) +#define BITS_CF_L_BIT0_TO_1_8197F \ + (BIT_MASK_CF_L_BIT0_TO_1_8197F << BIT_SHIFT_CF_L_BIT0_TO_1_8197F) +#define BIT_CLEAR_CF_L_BIT0_TO_1_8197F(x) ((x) & (~BITS_CF_L_BIT0_TO_1_8197F)) +#define BIT_GET_CF_L_BIT0_TO_1_8197F(x) \ + (((x) >> BIT_SHIFT_CF_L_BIT0_TO_1_8197F) & \ + BIT_MASK_CF_L_BIT0_TO_1_8197F) +#define BIT_SET_CF_L_BIT0_TO_1_8197F(x, v) \ + (BIT_CLEAR_CF_L_BIT0_TO_1_8197F(x) | BIT_CF_L_BIT0_TO_1_8197F(v)) + +#define BIT_SW18_FPWM_8197F BIT(11) +#define BIT_SW18_SWEN_8197F BIT(9) +#define BIT_SW18_LDEN_8197F BIT(8) +#define BIT_MAC_ID_EN_8197F BIT(7) +#define BIT_WL_CTRL_XTAL_CADJ_8197F BIT(6) +#define BIT_AFE_BGEN_8197F BIT(0) + +/* 2 REG_SYS_SWR_CTRL2_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SYS_SWR_CTRL3_8197F */ +#define BIT_SPS18_OCP_DIS_8197F BIT(31) + +#define BIT_SHIFT_SPS18_OCP_TH_8197F 16 +#define BIT_MASK_SPS18_OCP_TH_8197F 0x7fff +#define BIT_SPS18_OCP_TH_8197F(x) \ + (((x) & BIT_MASK_SPS18_OCP_TH_8197F) << BIT_SHIFT_SPS18_OCP_TH_8197F) +#define BITS_SPS18_OCP_TH_8197F \ + (BIT_MASK_SPS18_OCP_TH_8197F << BIT_SHIFT_SPS18_OCP_TH_8197F) +#define BIT_CLEAR_SPS18_OCP_TH_8197F(x) ((x) & (~BITS_SPS18_OCP_TH_8197F)) +#define BIT_GET_SPS18_OCP_TH_8197F(x) \ + (((x) >> BIT_SHIFT_SPS18_OCP_TH_8197F) & BIT_MASK_SPS18_OCP_TH_8197F) +#define BIT_SET_SPS18_OCP_TH_8197F(x, v) \ + (BIT_CLEAR_SPS18_OCP_TH_8197F(x) | BIT_SPS18_OCP_TH_8197F(v)) + +#define BIT_SHIFT_OCP_WINDOW_8197F 0 +#define BIT_MASK_OCP_WINDOW_8197F 0xffff +#define BIT_OCP_WINDOW_8197F(x) \ + (((x) & BIT_MASK_OCP_WINDOW_8197F) << BIT_SHIFT_OCP_WINDOW_8197F) +#define BITS_OCP_WINDOW_8197F \ + (BIT_MASK_OCP_WINDOW_8197F << BIT_SHIFT_OCP_WINDOW_8197F) +#define BIT_CLEAR_OCP_WINDOW_8197F(x) ((x) & (~BITS_OCP_WINDOW_8197F)) +#define BIT_GET_OCP_WINDOW_8197F(x) \ + (((x) >> BIT_SHIFT_OCP_WINDOW_8197F) & BIT_MASK_OCP_WINDOW_8197F) +#define BIT_SET_OCP_WINDOW_8197F(x, v) \ + (BIT_CLEAR_OCP_WINDOW_8197F(x) | BIT_OCP_WINDOW_8197F(v)) + +/* 2 REG_RSV_CTRL_8197F */ +#define BIT_HREG_DBG_8197F BIT(23) +#define BIT_WLMCUIOIF_8197F BIT(8) +#define BIT_LOCK_ALL_EN_8197F BIT(7) +#define BIT_R_DIS_PRST_8197F BIT(6) +#define BIT_WLOCK_1C_B6_8197F BIT(5) +#define BIT_WLOCK_40_8197F BIT(4) +#define BIT_WLOCK_08_8197F BIT(3) +#define BIT_WLOCK_04_8197F BIT(2) +#define BIT_WLOCK_00_8197F BIT(1) +#define BIT_WLOCK_ALL_8197F BIT(0) + +/* 2 REG_RF0_CTRL_8197F */ +#define BIT_RF0_SDMRSTB_8197F BIT(2) +#define BIT_RF0_RSTB_8197F BIT(1) +#define BIT_RF0_EN_8197F BIT(0) + +/* 2 REG_AFE_LDO_CTRL_8197F */ + +#define BIT_SHIFT_LPLDH12_RSV_8197F 29 +#define BIT_MASK_LPLDH12_RSV_8197F 0x7 +#define BIT_LPLDH12_RSV_8197F(x) \ + (((x) & BIT_MASK_LPLDH12_RSV_8197F) << BIT_SHIFT_LPLDH12_RSV_8197F) +#define BITS_LPLDH12_RSV_8197F \ + (BIT_MASK_LPLDH12_RSV_8197F << BIT_SHIFT_LPLDH12_RSV_8197F) +#define BIT_CLEAR_LPLDH12_RSV_8197F(x) ((x) & (~BITS_LPLDH12_RSV_8197F)) +#define BIT_GET_LPLDH12_RSV_8197F(x) \ + (((x) >> BIT_SHIFT_LPLDH12_RSV_8197F) & BIT_MASK_LPLDH12_RSV_8197F) +#define BIT_SET_LPLDH12_RSV_8197F(x, v) \ + (BIT_CLEAR_LPLDH12_RSV_8197F(x) | BIT_LPLDH12_RSV_8197F(v)) + +#define BIT_LPLDH12_SLP_8197F BIT(28) + +#define BIT_SHIFT_LPLDH12_VADJ_8197F 24 +#define BIT_MASK_LPLDH12_VADJ_8197F 0xf +#define BIT_LPLDH12_VADJ_8197F(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_8197F) << BIT_SHIFT_LPLDH12_VADJ_8197F) +#define BITS_LPLDH12_VADJ_8197F \ + (BIT_MASK_LPLDH12_VADJ_8197F << BIT_SHIFT_LPLDH12_VADJ_8197F) +#define BIT_CLEAR_LPLDH12_VADJ_8197F(x) ((x) & (~BITS_LPLDH12_VADJ_8197F)) +#define BIT_GET_LPLDH12_VADJ_8197F(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_8197F) & BIT_MASK_LPLDH12_VADJ_8197F) +#define BIT_SET_LPLDH12_VADJ_8197F(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_8197F(x) | BIT_LPLDH12_VADJ_8197F(v)) + +#define BIT_LDH12_EN_8197F BIT(16) +#define BIT_POW_REGU_P1_8197F BIT(10) +#define BIT_LDOV12W_EN_8197F BIT(8) +#define BIT_EX_XTAL_DRV_DIGI_8197F BIT(7) +#define BIT_EX_XTAL_DRV_USB_8197F BIT(6) +#define BIT_EX_XTAL_DRV_AFE_8197F BIT(5) +#define BIT_EX_XTAL_DRV_RF2_8197F BIT(4) +#define BIT_EX_XTAL_DRV_RF1_8197F BIT(3) +#define BIT_POW_REGU_P0_8197F BIT(2) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_POW_PLL_LDO_8197F BIT(0) + +/* 2 REG_AFE_CTRL1_8197F */ +#define BIT_AGPIO_GPE_8197F BIT(31) + +#define BIT_SHIFT_XTAL_CAP_XI_8197F 25 +#define BIT_MASK_XTAL_CAP_XI_8197F 0x3f +#define BIT_XTAL_CAP_XI_8197F(x) \ + (((x) & BIT_MASK_XTAL_CAP_XI_8197F) << BIT_SHIFT_XTAL_CAP_XI_8197F) +#define BITS_XTAL_CAP_XI_8197F \ + (BIT_MASK_XTAL_CAP_XI_8197F << BIT_SHIFT_XTAL_CAP_XI_8197F) +#define BIT_CLEAR_XTAL_CAP_XI_8197F(x) ((x) & (~BITS_XTAL_CAP_XI_8197F)) +#define BIT_GET_XTAL_CAP_XI_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_CAP_XI_8197F) & BIT_MASK_XTAL_CAP_XI_8197F) +#define BIT_SET_XTAL_CAP_XI_8197F(x, v) \ + (BIT_CLEAR_XTAL_CAP_XI_8197F(x) | BIT_XTAL_CAP_XI_8197F(v)) + +#define BIT_SHIFT_XTAL_DRV_DIGI_8197F 23 +#define BIT_MASK_XTAL_DRV_DIGI_8197F 0x3 +#define BIT_XTAL_DRV_DIGI_8197F(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI_8197F) << BIT_SHIFT_XTAL_DRV_DIGI_8197F) +#define BITS_XTAL_DRV_DIGI_8197F \ + (BIT_MASK_XTAL_DRV_DIGI_8197F << BIT_SHIFT_XTAL_DRV_DIGI_8197F) +#define BIT_CLEAR_XTAL_DRV_DIGI_8197F(x) ((x) & (~BITS_XTAL_DRV_DIGI_8197F)) +#define BIT_GET_XTAL_DRV_DIGI_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_8197F) & BIT_MASK_XTAL_DRV_DIGI_8197F) +#define BIT_SET_XTAL_DRV_DIGI_8197F(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI_8197F(x) | BIT_XTAL_DRV_DIGI_8197F(v)) + +#define BIT_XTAL_DRV_USB_BIT1_8197F BIT(22) + +#define BIT_SHIFT_MAC_CLK_SEL_8197F 20 +#define BIT_MASK_MAC_CLK_SEL_8197F 0x3 +#define BIT_MAC_CLK_SEL_8197F(x) \ + (((x) & BIT_MASK_MAC_CLK_SEL_8197F) << BIT_SHIFT_MAC_CLK_SEL_8197F) +#define BITS_MAC_CLK_SEL_8197F \ + (BIT_MASK_MAC_CLK_SEL_8197F << BIT_SHIFT_MAC_CLK_SEL_8197F) +#define BIT_CLEAR_MAC_CLK_SEL_8197F(x) ((x) & (~BITS_MAC_CLK_SEL_8197F)) +#define BIT_GET_MAC_CLK_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_MAC_CLK_SEL_8197F) & BIT_MASK_MAC_CLK_SEL_8197F) +#define BIT_SET_MAC_CLK_SEL_8197F(x, v) \ + (BIT_CLEAR_MAC_CLK_SEL_8197F(x) | BIT_MAC_CLK_SEL_8197F(v)) + +#define BIT_XTAL_DRV_USB_BIT0_8197F BIT(19) + +#define BIT_SHIFT_XTAL_DRV_AFE_8197F 17 +#define BIT_MASK_XTAL_DRV_AFE_8197F 0x3 +#define BIT_XTAL_DRV_AFE_8197F(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE_8197F) << BIT_SHIFT_XTAL_DRV_AFE_8197F) +#define BITS_XTAL_DRV_AFE_8197F \ + (BIT_MASK_XTAL_DRV_AFE_8197F << BIT_SHIFT_XTAL_DRV_AFE_8197F) +#define BIT_CLEAR_XTAL_DRV_AFE_8197F(x) ((x) & (~BITS_XTAL_DRV_AFE_8197F)) +#define BIT_GET_XTAL_DRV_AFE_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE_8197F) & BIT_MASK_XTAL_DRV_AFE_8197F) +#define BIT_SET_XTAL_DRV_AFE_8197F(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE_8197F(x) | BIT_XTAL_DRV_AFE_8197F(v)) + +#define BIT_SHIFT_XTAL_DRV_RF2_8197F 15 +#define BIT_MASK_XTAL_DRV_RF2_8197F 0x3 +#define BIT_XTAL_DRV_RF2_8197F(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2_8197F) << BIT_SHIFT_XTAL_DRV_RF2_8197F) +#define BITS_XTAL_DRV_RF2_8197F \ + (BIT_MASK_XTAL_DRV_RF2_8197F << BIT_SHIFT_XTAL_DRV_RF2_8197F) +#define BIT_CLEAR_XTAL_DRV_RF2_8197F(x) ((x) & (~BITS_XTAL_DRV_RF2_8197F)) +#define BIT_GET_XTAL_DRV_RF2_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2_8197F) & BIT_MASK_XTAL_DRV_RF2_8197F) +#define BIT_SET_XTAL_DRV_RF2_8197F(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2_8197F(x) | BIT_XTAL_DRV_RF2_8197F(v)) + +#define BIT_SHIFT_XTAL_DRV_RF1_8197F 13 +#define BIT_MASK_XTAL_DRV_RF1_8197F 0x3 +#define BIT_XTAL_DRV_RF1_8197F(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF1_8197F) << BIT_SHIFT_XTAL_DRV_RF1_8197F) +#define BITS_XTAL_DRV_RF1_8197F \ + (BIT_MASK_XTAL_DRV_RF1_8197F << BIT_SHIFT_XTAL_DRV_RF1_8197F) +#define BIT_CLEAR_XTAL_DRV_RF1_8197F(x) ((x) & (~BITS_XTAL_DRV_RF1_8197F)) +#define BIT_GET_XTAL_DRV_RF1_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF1_8197F) & BIT_MASK_XTAL_DRV_RF1_8197F) +#define BIT_SET_XTAL_DRV_RF1_8197F(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF1_8197F(x) | BIT_XTAL_DRV_RF1_8197F(v)) + +#define BIT_XTAL_DELAY_DIGI_8197F BIT(12) +#define BIT_XTAL_DELAY_USB_8197F BIT(11) +#define BIT_XTAL_DELAY_AFE_8197F BIT(10) +#define BIT_XTAL_LP_V1_8197F BIT(9) +#define BIT_XTAL_GM_SEP_V1_8197F BIT(8) +#define BIT_XTAL_LDO_VREF_V1_8197F BIT(7) +#define BIT_XTAL_XQSEL_RF_8197F BIT(6) +#define BIT_XTAL_XQSEL_8197F BIT(5) + +#define BIT_SHIFT_XTAL_GMN_V1_8197F 3 +#define BIT_MASK_XTAL_GMN_V1_8197F 0x3 +#define BIT_XTAL_GMN_V1_8197F(x) \ + (((x) & BIT_MASK_XTAL_GMN_V1_8197F) << BIT_SHIFT_XTAL_GMN_V1_8197F) +#define BITS_XTAL_GMN_V1_8197F \ + (BIT_MASK_XTAL_GMN_V1_8197F << BIT_SHIFT_XTAL_GMN_V1_8197F) +#define BIT_CLEAR_XTAL_GMN_V1_8197F(x) ((x) & (~BITS_XTAL_GMN_V1_8197F)) +#define BIT_GET_XTAL_GMN_V1_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_V1_8197F) & BIT_MASK_XTAL_GMN_V1_8197F) +#define BIT_SET_XTAL_GMN_V1_8197F(x, v) \ + (BIT_CLEAR_XTAL_GMN_V1_8197F(x) | BIT_XTAL_GMN_V1_8197F(v)) + +#define BIT_SHIFT_XTAL_GMP_V1_8197F 1 +#define BIT_MASK_XTAL_GMP_V1_8197F 0x3 +#define BIT_XTAL_GMP_V1_8197F(x) \ + (((x) & BIT_MASK_XTAL_GMP_V1_8197F) << BIT_SHIFT_XTAL_GMP_V1_8197F) +#define BITS_XTAL_GMP_V1_8197F \ + (BIT_MASK_XTAL_GMP_V1_8197F << BIT_SHIFT_XTAL_GMP_V1_8197F) +#define BIT_CLEAR_XTAL_GMP_V1_8197F(x) ((x) & (~BITS_XTAL_GMP_V1_8197F)) +#define BIT_GET_XTAL_GMP_V1_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_V1_8197F) & BIT_MASK_XTAL_GMP_V1_8197F) +#define BIT_SET_XTAL_GMP_V1_8197F(x, v) \ + (BIT_CLEAR_XTAL_GMP_V1_8197F(x) | BIT_XTAL_GMP_V1_8197F(v)) + +#define BIT_XTAL_EN_8197F BIT(0) + +/* 2 REG_AFE_CTRL2_8197F */ + +#define BIT_SHIFT_RS_SET_V2_8197F 26 +#define BIT_MASK_RS_SET_V2_8197F 0x7 +#define BIT_RS_SET_V2_8197F(x) \ + (((x) & BIT_MASK_RS_SET_V2_8197F) << BIT_SHIFT_RS_SET_V2_8197F) +#define BITS_RS_SET_V2_8197F \ + (BIT_MASK_RS_SET_V2_8197F << BIT_SHIFT_RS_SET_V2_8197F) +#define BIT_CLEAR_RS_SET_V2_8197F(x) ((x) & (~BITS_RS_SET_V2_8197F)) +#define BIT_GET_RS_SET_V2_8197F(x) \ + (((x) >> BIT_SHIFT_RS_SET_V2_8197F) & BIT_MASK_RS_SET_V2_8197F) +#define BIT_SET_RS_SET_V2_8197F(x, v) \ + (BIT_CLEAR_RS_SET_V2_8197F(x) | BIT_RS_SET_V2_8197F(v)) + +#define BIT_SHIFT_CP_BIAS_V2_8197F 18 +#define BIT_MASK_CP_BIAS_V2_8197F 0x7 +#define BIT_CP_BIAS_V2_8197F(x) \ + (((x) & BIT_MASK_CP_BIAS_V2_8197F) << BIT_SHIFT_CP_BIAS_V2_8197F) +#define BITS_CP_BIAS_V2_8197F \ + (BIT_MASK_CP_BIAS_V2_8197F << BIT_SHIFT_CP_BIAS_V2_8197F) +#define BIT_CLEAR_CP_BIAS_V2_8197F(x) ((x) & (~BITS_CP_BIAS_V2_8197F)) +#define BIT_GET_CP_BIAS_V2_8197F(x) \ + (((x) >> BIT_SHIFT_CP_BIAS_V2_8197F) & BIT_MASK_CP_BIAS_V2_8197F) +#define BIT_SET_CP_BIAS_V2_8197F(x, v) \ + (BIT_CLEAR_CP_BIAS_V2_8197F(x) | BIT_CP_BIAS_V2_8197F(v)) + +#define BIT_FREF_SEL_8197F BIT(16) + +#define BIT_SHIFT_MCCO_V2_8197F 14 +#define BIT_MASK_MCCO_V2_8197F 0x3 +#define BIT_MCCO_V2_8197F(x) \ + (((x) & BIT_MASK_MCCO_V2_8197F) << BIT_SHIFT_MCCO_V2_8197F) +#define BITS_MCCO_V2_8197F (BIT_MASK_MCCO_V2_8197F << BIT_SHIFT_MCCO_V2_8197F) +#define BIT_CLEAR_MCCO_V2_8197F(x) ((x) & (~BITS_MCCO_V2_8197F)) +#define BIT_GET_MCCO_V2_8197F(x) \ + (((x) >> BIT_SHIFT_MCCO_V2_8197F) & BIT_MASK_MCCO_V2_8197F) +#define BIT_SET_MCCO_V2_8197F(x, v) \ + (BIT_CLEAR_MCCO_V2_8197F(x) | BIT_MCCO_V2_8197F(v)) + +#define BIT_SHIFT_CK320_EN_8197F 12 +#define BIT_MASK_CK320_EN_8197F 0x3 +#define BIT_CK320_EN_8197F(x) \ + (((x) & BIT_MASK_CK320_EN_8197F) << BIT_SHIFT_CK320_EN_8197F) +#define BITS_CK320_EN_8197F \ + (BIT_MASK_CK320_EN_8197F << BIT_SHIFT_CK320_EN_8197F) +#define BIT_CLEAR_CK320_EN_8197F(x) ((x) & (~BITS_CK320_EN_8197F)) +#define BIT_GET_CK320_EN_8197F(x) \ + (((x) >> BIT_SHIFT_CK320_EN_8197F) & BIT_MASK_CK320_EN_8197F) +#define BIT_SET_CK320_EN_8197F(x, v) \ + (BIT_CLEAR_CK320_EN_8197F(x) | BIT_CK320_EN_8197F(v)) + +#define BIT_AGPIO_GPO_8197F BIT(9) + +#define BIT_SHIFT_AGPIO_DRV_8197F 7 +#define BIT_MASK_AGPIO_DRV_8197F 0x3 +#define BIT_AGPIO_DRV_8197F(x) \ + (((x) & BIT_MASK_AGPIO_DRV_8197F) << BIT_SHIFT_AGPIO_DRV_8197F) +#define BITS_AGPIO_DRV_8197F \ + (BIT_MASK_AGPIO_DRV_8197F << BIT_SHIFT_AGPIO_DRV_8197F) +#define BIT_CLEAR_AGPIO_DRV_8197F(x) ((x) & (~BITS_AGPIO_DRV_8197F)) +#define BIT_GET_AGPIO_DRV_8197F(x) \ + (((x) >> BIT_SHIFT_AGPIO_DRV_8197F) & BIT_MASK_AGPIO_DRV_8197F) +#define BIT_SET_AGPIO_DRV_8197F(x, v) \ + (BIT_CLEAR_AGPIO_DRV_8197F(x) | BIT_AGPIO_DRV_8197F(v)) + +#define BIT_SHIFT_XTAL_CAP_XO_8197F 1 +#define BIT_MASK_XTAL_CAP_XO_8197F 0x3f +#define BIT_XTAL_CAP_XO_8197F(x) \ + (((x) & BIT_MASK_XTAL_CAP_XO_8197F) << BIT_SHIFT_XTAL_CAP_XO_8197F) +#define BITS_XTAL_CAP_XO_8197F \ + (BIT_MASK_XTAL_CAP_XO_8197F << BIT_SHIFT_XTAL_CAP_XO_8197F) +#define BIT_CLEAR_XTAL_CAP_XO_8197F(x) ((x) & (~BITS_XTAL_CAP_XO_8197F)) +#define BIT_GET_XTAL_CAP_XO_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_CAP_XO_8197F) & BIT_MASK_XTAL_CAP_XO_8197F) +#define BIT_SET_XTAL_CAP_XO_8197F(x, v) \ + (BIT_CLEAR_XTAL_CAP_XO_8197F(x) | BIT_XTAL_CAP_XO_8197F(v)) + +#define BIT_POW_PLL_8197F BIT(0) + +/* 2 REG_AFE_CTRL3_8197F */ + +#define BIT_SHIFT_PS_V2_8197F 7 +#define BIT_MASK_PS_V2_8197F 0x7 +#define BIT_PS_V2_8197F(x) \ + (((x) & BIT_MASK_PS_V2_8197F) << BIT_SHIFT_PS_V2_8197F) +#define BITS_PS_V2_8197F (BIT_MASK_PS_V2_8197F << BIT_SHIFT_PS_V2_8197F) +#define BIT_CLEAR_PS_V2_8197F(x) ((x) & (~BITS_PS_V2_8197F)) +#define BIT_GET_PS_V2_8197F(x) \ + (((x) >> BIT_SHIFT_PS_V2_8197F) & BIT_MASK_PS_V2_8197F) +#define BIT_SET_PS_V2_8197F(x, v) \ + (BIT_CLEAR_PS_V2_8197F(x) | BIT_PS_V2_8197F(v)) + +#define BIT_PSEN_8197F BIT(6) +#define BIT_DOGENB_8197F BIT(5) + +/* 2 REG_EFUSE_CTRL_8197F */ +#define BIT_EF_FLAG_8197F BIT(31) + +#define BIT_SHIFT_EF_PGPD_8197F 28 +#define BIT_MASK_EF_PGPD_8197F 0x7 +#define BIT_EF_PGPD_8197F(x) \ + (((x) & BIT_MASK_EF_PGPD_8197F) << BIT_SHIFT_EF_PGPD_8197F) +#define BITS_EF_PGPD_8197F (BIT_MASK_EF_PGPD_8197F << BIT_SHIFT_EF_PGPD_8197F) +#define BIT_CLEAR_EF_PGPD_8197F(x) ((x) & (~BITS_EF_PGPD_8197F)) +#define BIT_GET_EF_PGPD_8197F(x) \ + (((x) >> BIT_SHIFT_EF_PGPD_8197F) & BIT_MASK_EF_PGPD_8197F) +#define BIT_SET_EF_PGPD_8197F(x, v) \ + (BIT_CLEAR_EF_PGPD_8197F(x) | BIT_EF_PGPD_8197F(v)) + +#define BIT_SHIFT_EF_RDT_8197F 24 +#define BIT_MASK_EF_RDT_8197F 0xf +#define BIT_EF_RDT_8197F(x) \ + (((x) & BIT_MASK_EF_RDT_8197F) << BIT_SHIFT_EF_RDT_8197F) +#define BITS_EF_RDT_8197F (BIT_MASK_EF_RDT_8197F << BIT_SHIFT_EF_RDT_8197F) +#define BIT_CLEAR_EF_RDT_8197F(x) ((x) & (~BITS_EF_RDT_8197F)) +#define BIT_GET_EF_RDT_8197F(x) \ + (((x) >> BIT_SHIFT_EF_RDT_8197F) & BIT_MASK_EF_RDT_8197F) +#define BIT_SET_EF_RDT_8197F(x, v) \ + (BIT_CLEAR_EF_RDT_8197F(x) | BIT_EF_RDT_8197F(v)) + +#define BIT_SHIFT_EF_PGTS_8197F 20 +#define BIT_MASK_EF_PGTS_8197F 0xf +#define BIT_EF_PGTS_8197F(x) \ + (((x) & BIT_MASK_EF_PGTS_8197F) << BIT_SHIFT_EF_PGTS_8197F) +#define BITS_EF_PGTS_8197F (BIT_MASK_EF_PGTS_8197F << BIT_SHIFT_EF_PGTS_8197F) +#define BIT_CLEAR_EF_PGTS_8197F(x) ((x) & (~BITS_EF_PGTS_8197F)) +#define BIT_GET_EF_PGTS_8197F(x) \ + (((x) >> BIT_SHIFT_EF_PGTS_8197F) & BIT_MASK_EF_PGTS_8197F) +#define BIT_SET_EF_PGTS_8197F(x, v) \ + (BIT_CLEAR_EF_PGTS_8197F(x) | BIT_EF_PGTS_8197F(v)) + +#define BIT_EF_PDWN_8197F BIT(19) +#define BIT_EF_ALDEN_8197F BIT(18) + +#define BIT_SHIFT_EF_ADDR_8197F 8 +#define BIT_MASK_EF_ADDR_8197F 0x3ff +#define BIT_EF_ADDR_8197F(x) \ + (((x) & BIT_MASK_EF_ADDR_8197F) << BIT_SHIFT_EF_ADDR_8197F) +#define BITS_EF_ADDR_8197F (BIT_MASK_EF_ADDR_8197F << BIT_SHIFT_EF_ADDR_8197F) +#define BIT_CLEAR_EF_ADDR_8197F(x) ((x) & (~BITS_EF_ADDR_8197F)) +#define BIT_GET_EF_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_EF_ADDR_8197F) & BIT_MASK_EF_ADDR_8197F) +#define BIT_SET_EF_ADDR_8197F(x, v) \ + (BIT_CLEAR_EF_ADDR_8197F(x) | BIT_EF_ADDR_8197F(v)) + +#define BIT_SHIFT_EF_DATA_8197F 0 +#define BIT_MASK_EF_DATA_8197F 0xff +#define BIT_EF_DATA_8197F(x) \ + (((x) & BIT_MASK_EF_DATA_8197F) << BIT_SHIFT_EF_DATA_8197F) +#define BITS_EF_DATA_8197F (BIT_MASK_EF_DATA_8197F << BIT_SHIFT_EF_DATA_8197F) +#define BIT_CLEAR_EF_DATA_8197F(x) ((x) & (~BITS_EF_DATA_8197F)) +#define BIT_GET_EF_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_EF_DATA_8197F) & BIT_MASK_EF_DATA_8197F) +#define BIT_SET_EF_DATA_8197F(x, v) \ + (BIT_CLEAR_EF_DATA_8197F(x) | BIT_EF_DATA_8197F(v)) + +/* 2 REG_LDO_EFUSE_CTRL_8197F */ +#define BIT_LDOE25_EN_8197F BIT(31) + +#define BIT_SHIFT_LDOE25_V12ADJ_L_8197F 27 +#define BIT_MASK_LDOE25_V12ADJ_L_8197F 0xf +#define BIT_LDOE25_V12ADJ_L_8197F(x) \ + (((x) & BIT_MASK_LDOE25_V12ADJ_L_8197F) \ + << BIT_SHIFT_LDOE25_V12ADJ_L_8197F) +#define BITS_LDOE25_V12ADJ_L_8197F \ + (BIT_MASK_LDOE25_V12ADJ_L_8197F << BIT_SHIFT_LDOE25_V12ADJ_L_8197F) +#define BIT_CLEAR_LDOE25_V12ADJ_L_8197F(x) ((x) & (~BITS_LDOE25_V12ADJ_L_8197F)) +#define BIT_GET_LDOE25_V12ADJ_L_8197F(x) \ + (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_8197F) & \ + BIT_MASK_LDOE25_V12ADJ_L_8197F) +#define BIT_SET_LDOE25_V12ADJ_L_8197F(x, v) \ + (BIT_CLEAR_LDOE25_V12ADJ_L_8197F(x) | BIT_LDOE25_V12ADJ_L_8197F(v)) + +#define BIT_SHIFT_EF_SCAN_START_V1_8197F 16 +#define BIT_MASK_EF_SCAN_START_V1_8197F 0x3ff +#define BIT_EF_SCAN_START_V1_8197F(x) \ + (((x) & BIT_MASK_EF_SCAN_START_V1_8197F) \ + << BIT_SHIFT_EF_SCAN_START_V1_8197F) +#define BITS_EF_SCAN_START_V1_8197F \ + (BIT_MASK_EF_SCAN_START_V1_8197F << BIT_SHIFT_EF_SCAN_START_V1_8197F) +#define BIT_CLEAR_EF_SCAN_START_V1_8197F(x) \ + ((x) & (~BITS_EF_SCAN_START_V1_8197F)) +#define BIT_GET_EF_SCAN_START_V1_8197F(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_START_V1_8197F) & \ + BIT_MASK_EF_SCAN_START_V1_8197F) +#define BIT_SET_EF_SCAN_START_V1_8197F(x, v) \ + (BIT_CLEAR_EF_SCAN_START_V1_8197F(x) | BIT_EF_SCAN_START_V1_8197F(v)) + +#define BIT_SHIFT_EF_SCAN_END_8197F 12 +#define BIT_MASK_EF_SCAN_END_8197F 0xf +#define BIT_EF_SCAN_END_8197F(x) \ + (((x) & BIT_MASK_EF_SCAN_END_8197F) << BIT_SHIFT_EF_SCAN_END_8197F) +#define BITS_EF_SCAN_END_8197F \ + (BIT_MASK_EF_SCAN_END_8197F << BIT_SHIFT_EF_SCAN_END_8197F) +#define BIT_CLEAR_EF_SCAN_END_8197F(x) ((x) & (~BITS_EF_SCAN_END_8197F)) +#define BIT_GET_EF_SCAN_END_8197F(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_END_8197F) & BIT_MASK_EF_SCAN_END_8197F) +#define BIT_SET_EF_SCAN_END_8197F(x, v) \ + (BIT_CLEAR_EF_SCAN_END_8197F(x) | BIT_EF_SCAN_END_8197F(v)) + +#define BIT_SHIFT_EF_CELL_SEL_8197F 8 +#define BIT_MASK_EF_CELL_SEL_8197F 0x3 +#define BIT_EF_CELL_SEL_8197F(x) \ + (((x) & BIT_MASK_EF_CELL_SEL_8197F) << BIT_SHIFT_EF_CELL_SEL_8197F) +#define BITS_EF_CELL_SEL_8197F \ + (BIT_MASK_EF_CELL_SEL_8197F << BIT_SHIFT_EF_CELL_SEL_8197F) +#define BIT_CLEAR_EF_CELL_SEL_8197F(x) ((x) & (~BITS_EF_CELL_SEL_8197F)) +#define BIT_GET_EF_CELL_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_EF_CELL_SEL_8197F) & BIT_MASK_EF_CELL_SEL_8197F) +#define BIT_SET_EF_CELL_SEL_8197F(x, v) \ + (BIT_CLEAR_EF_CELL_SEL_8197F(x) | BIT_EF_CELL_SEL_8197F(v)) + +#define BIT_EF_TRPT_8197F BIT(7) + +#define BIT_SHIFT_EF_TTHD_8197F 0 +#define BIT_MASK_EF_TTHD_8197F 0x7f +#define BIT_EF_TTHD_8197F(x) \ + (((x) & BIT_MASK_EF_TTHD_8197F) << BIT_SHIFT_EF_TTHD_8197F) +#define BITS_EF_TTHD_8197F (BIT_MASK_EF_TTHD_8197F << BIT_SHIFT_EF_TTHD_8197F) +#define BIT_CLEAR_EF_TTHD_8197F(x) ((x) & (~BITS_EF_TTHD_8197F)) +#define BIT_GET_EF_TTHD_8197F(x) \ + (((x) >> BIT_SHIFT_EF_TTHD_8197F) & BIT_MASK_EF_TTHD_8197F) +#define BIT_SET_EF_TTHD_8197F(x, v) \ + (BIT_CLEAR_EF_TTHD_8197F(x) | BIT_EF_TTHD_8197F(v)) + +/* 2 REG_PWR_OPTION_CTRL_8197F */ + +#define BIT_SHIFT_DBG_SEL_V1_8197F 16 +#define BIT_MASK_DBG_SEL_V1_8197F 0xff +#define BIT_DBG_SEL_V1_8197F(x) \ + (((x) & BIT_MASK_DBG_SEL_V1_8197F) << BIT_SHIFT_DBG_SEL_V1_8197F) +#define BITS_DBG_SEL_V1_8197F \ + (BIT_MASK_DBG_SEL_V1_8197F << BIT_SHIFT_DBG_SEL_V1_8197F) +#define BIT_CLEAR_DBG_SEL_V1_8197F(x) ((x) & (~BITS_DBG_SEL_V1_8197F)) +#define BIT_GET_DBG_SEL_V1_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_V1_8197F) & BIT_MASK_DBG_SEL_V1_8197F) +#define BIT_SET_DBG_SEL_V1_8197F(x, v) \ + (BIT_CLEAR_DBG_SEL_V1_8197F(x) | BIT_DBG_SEL_V1_8197F(v)) + +#define BIT_SHIFT_DBG_SEL_BYTE_8197F 14 +#define BIT_MASK_DBG_SEL_BYTE_8197F 0x3 +#define BIT_DBG_SEL_BYTE_8197F(x) \ + (((x) & BIT_MASK_DBG_SEL_BYTE_8197F) << BIT_SHIFT_DBG_SEL_BYTE_8197F) +#define BITS_DBG_SEL_BYTE_8197F \ + (BIT_MASK_DBG_SEL_BYTE_8197F << BIT_SHIFT_DBG_SEL_BYTE_8197F) +#define BIT_CLEAR_DBG_SEL_BYTE_8197F(x) ((x) & (~BITS_DBG_SEL_BYTE_8197F)) +#define BIT_GET_DBG_SEL_BYTE_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_BYTE_8197F) & BIT_MASK_DBG_SEL_BYTE_8197F) +#define BIT_SET_DBG_SEL_BYTE_8197F(x, v) \ + (BIT_CLEAR_DBG_SEL_BYTE_8197F(x) | BIT_DBG_SEL_BYTE_8197F(v)) + +#define BIT_SHIFT_STD_L1_V1_8197F 12 +#define BIT_MASK_STD_L1_V1_8197F 0x3 +#define BIT_STD_L1_V1_8197F(x) \ + (((x) & BIT_MASK_STD_L1_V1_8197F) << BIT_SHIFT_STD_L1_V1_8197F) +#define BITS_STD_L1_V1_8197F \ + (BIT_MASK_STD_L1_V1_8197F << BIT_SHIFT_STD_L1_V1_8197F) +#define BIT_CLEAR_STD_L1_V1_8197F(x) ((x) & (~BITS_STD_L1_V1_8197F)) +#define BIT_GET_STD_L1_V1_8197F(x) \ + (((x) >> BIT_SHIFT_STD_L1_V1_8197F) & BIT_MASK_STD_L1_V1_8197F) +#define BIT_SET_STD_L1_V1_8197F(x, v) \ + (BIT_CLEAR_STD_L1_V1_8197F(x) | BIT_STD_L1_V1_8197F(v)) + +#define BIT_SYSON_DBG_PAD_E2_8197F BIT(11) +#define BIT_SYSON_LED_PAD_E2_8197F BIT(10) +#define BIT_SYSON_GPEE_PAD_E2_8197F BIT(9) +#define BIT_SYSON_PCI_PAD_E2_8197F BIT(8) +#define BIT_AUTO_SW_LDO_VOL_EN_8197F BIT(7) + +#define BIT_SHIFT_SYSON_SPS0WWV_WT_8197F 4 +#define BIT_MASK_SYSON_SPS0WWV_WT_8197F 0x3 +#define BIT_SYSON_SPS0WWV_WT_8197F(x) \ + (((x) & BIT_MASK_SYSON_SPS0WWV_WT_8197F) \ + << BIT_SHIFT_SYSON_SPS0WWV_WT_8197F) +#define BITS_SYSON_SPS0WWV_WT_8197F \ + (BIT_MASK_SYSON_SPS0WWV_WT_8197F << BIT_SHIFT_SYSON_SPS0WWV_WT_8197F) +#define BIT_CLEAR_SYSON_SPS0WWV_WT_8197F(x) \ + ((x) & (~BITS_SYSON_SPS0WWV_WT_8197F)) +#define BIT_GET_SYSON_SPS0WWV_WT_8197F(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT_8197F) & \ + BIT_MASK_SYSON_SPS0WWV_WT_8197F) +#define BIT_SET_SYSON_SPS0WWV_WT_8197F(x, v) \ + (BIT_CLEAR_SYSON_SPS0WWV_WT_8197F(x) | BIT_SYSON_SPS0WWV_WT_8197F(v)) + +#define BIT_SHIFT_SYSON_SPS0LDO_WT_8197F 2 +#define BIT_MASK_SYSON_SPS0LDO_WT_8197F 0x3 +#define BIT_SYSON_SPS0LDO_WT_8197F(x) \ + (((x) & BIT_MASK_SYSON_SPS0LDO_WT_8197F) \ + << BIT_SHIFT_SYSON_SPS0LDO_WT_8197F) +#define BITS_SYSON_SPS0LDO_WT_8197F \ + (BIT_MASK_SYSON_SPS0LDO_WT_8197F << BIT_SHIFT_SYSON_SPS0LDO_WT_8197F) +#define BIT_CLEAR_SYSON_SPS0LDO_WT_8197F(x) \ + ((x) & (~BITS_SYSON_SPS0LDO_WT_8197F)) +#define BIT_GET_SYSON_SPS0LDO_WT_8197F(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT_8197F) & \ + BIT_MASK_SYSON_SPS0LDO_WT_8197F) +#define BIT_SET_SYSON_SPS0LDO_WT_8197F(x, v) \ + (BIT_CLEAR_SYSON_SPS0LDO_WT_8197F(x) | BIT_SYSON_SPS0LDO_WT_8197F(v)) + +#define BIT_SHIFT_SYSON_RCLK_SCALE_8197F 0 +#define BIT_MASK_SYSON_RCLK_SCALE_8197F 0x3 +#define BIT_SYSON_RCLK_SCALE_8197F(x) \ + (((x) & BIT_MASK_SYSON_RCLK_SCALE_8197F) \ + << BIT_SHIFT_SYSON_RCLK_SCALE_8197F) +#define BITS_SYSON_RCLK_SCALE_8197F \ + (BIT_MASK_SYSON_RCLK_SCALE_8197F << BIT_SHIFT_SYSON_RCLK_SCALE_8197F) +#define BIT_CLEAR_SYSON_RCLK_SCALE_8197F(x) \ + ((x) & (~BITS_SYSON_RCLK_SCALE_8197F)) +#define BIT_GET_SYSON_RCLK_SCALE_8197F(x) \ + (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE_8197F) & \ + BIT_MASK_SYSON_RCLK_SCALE_8197F) +#define BIT_SET_SYSON_RCLK_SCALE_8197F(x, v) \ + (BIT_CLEAR_SYSON_RCLK_SCALE_8197F(x) | BIT_SYSON_RCLK_SCALE_8197F(v)) + +/* 2 REG_CAL_TIMER_8197F */ + +#define BIT_SHIFT_MATCH_CNT_8197F 8 +#define BIT_MASK_MATCH_CNT_8197F 0xff +#define BIT_MATCH_CNT_8197F(x) \ + (((x) & BIT_MASK_MATCH_CNT_8197F) << BIT_SHIFT_MATCH_CNT_8197F) +#define BITS_MATCH_CNT_8197F \ + (BIT_MASK_MATCH_CNT_8197F << BIT_SHIFT_MATCH_CNT_8197F) +#define BIT_CLEAR_MATCH_CNT_8197F(x) ((x) & (~BITS_MATCH_CNT_8197F)) +#define BIT_GET_MATCH_CNT_8197F(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8197F) & BIT_MASK_MATCH_CNT_8197F) +#define BIT_SET_MATCH_CNT_8197F(x, v) \ + (BIT_CLEAR_MATCH_CNT_8197F(x) | BIT_MATCH_CNT_8197F(v)) + +#define BIT_SHIFT_CAL_SCAL_8197F 0 +#define BIT_MASK_CAL_SCAL_8197F 0xff +#define BIT_CAL_SCAL_8197F(x) \ + (((x) & BIT_MASK_CAL_SCAL_8197F) << BIT_SHIFT_CAL_SCAL_8197F) +#define BITS_CAL_SCAL_8197F \ + (BIT_MASK_CAL_SCAL_8197F << BIT_SHIFT_CAL_SCAL_8197F) +#define BIT_CLEAR_CAL_SCAL_8197F(x) ((x) & (~BITS_CAL_SCAL_8197F)) +#define BIT_GET_CAL_SCAL_8197F(x) \ + (((x) >> BIT_SHIFT_CAL_SCAL_8197F) & BIT_MASK_CAL_SCAL_8197F) +#define BIT_SET_CAL_SCAL_8197F(x, v) \ + (BIT_CLEAR_CAL_SCAL_8197F(x) | BIT_CAL_SCAL_8197F(v)) + +/* 2 REG_ACLK_MON_8197F */ + +#define BIT_SHIFT_RCLK_MON_8197F 5 +#define BIT_MASK_RCLK_MON_8197F 0x7ff +#define BIT_RCLK_MON_8197F(x) \ + (((x) & BIT_MASK_RCLK_MON_8197F) << BIT_SHIFT_RCLK_MON_8197F) +#define BITS_RCLK_MON_8197F \ + (BIT_MASK_RCLK_MON_8197F << BIT_SHIFT_RCLK_MON_8197F) +#define BIT_CLEAR_RCLK_MON_8197F(x) ((x) & (~BITS_RCLK_MON_8197F)) +#define BIT_GET_RCLK_MON_8197F(x) \ + (((x) >> BIT_SHIFT_RCLK_MON_8197F) & BIT_MASK_RCLK_MON_8197F) +#define BIT_SET_RCLK_MON_8197F(x, v) \ + (BIT_CLEAR_RCLK_MON_8197F(x) | BIT_RCLK_MON_8197F(v)) + +#define BIT_CAL_EN_8197F BIT(4) + +#define BIT_SHIFT_DPSTU_8197F 2 +#define BIT_MASK_DPSTU_8197F 0x3 +#define BIT_DPSTU_8197F(x) \ + (((x) & BIT_MASK_DPSTU_8197F) << BIT_SHIFT_DPSTU_8197F) +#define BITS_DPSTU_8197F (BIT_MASK_DPSTU_8197F << BIT_SHIFT_DPSTU_8197F) +#define BIT_CLEAR_DPSTU_8197F(x) ((x) & (~BITS_DPSTU_8197F)) +#define BIT_GET_DPSTU_8197F(x) \ + (((x) >> BIT_SHIFT_DPSTU_8197F) & BIT_MASK_DPSTU_8197F) +#define BIT_SET_DPSTU_8197F(x, v) \ + (BIT_CLEAR_DPSTU_8197F(x) | BIT_DPSTU_8197F(v)) + +#define BIT_SUS_16X_8197F BIT(1) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_GPIO_MUXCFG_8197F */ +#define BIT_SIC_LOWEST_PRIORITY_8197F BIT(28) + +#define BIT_SHIFT_PIN_USECASE_8197F 24 +#define BIT_MASK_PIN_USECASE_8197F 0xf +#define BIT_PIN_USECASE_8197F(x) \ + (((x) & BIT_MASK_PIN_USECASE_8197F) << BIT_SHIFT_PIN_USECASE_8197F) +#define BITS_PIN_USECASE_8197F \ + (BIT_MASK_PIN_USECASE_8197F << BIT_SHIFT_PIN_USECASE_8197F) +#define BIT_CLEAR_PIN_USECASE_8197F(x) ((x) & (~BITS_PIN_USECASE_8197F)) +#define BIT_GET_PIN_USECASE_8197F(x) \ + (((x) >> BIT_SHIFT_PIN_USECASE_8197F) & BIT_MASK_PIN_USECASE_8197F) +#define BIT_SET_PIN_USECASE_8197F(x, v) \ + (BIT_CLEAR_PIN_USECASE_8197F(x) | BIT_PIN_USECASE_8197F(v)) + +#define BIT_FSPI_EN_8197F BIT(19) +#define BIT_WL_RTS_EXT_32K_SEL_8197F BIT(18) +#define BIT_WLGP_SPI_EN_8197F BIT(16) +#define BIT_SIC_LBK_8197F BIT(15) +#define BIT_ENHTP_8197F BIT(14) +#define BIT_WLPHY_DBG_EN_8197F BIT(13) +#define BIT_ENSIC_8197F BIT(12) +#define BIT_SIC_SWRST_8197F BIT(11) +#define BIT_PO_WIFI_PTA_PINS_8197F BIT(10) +#define BIT_BTCOEX_MBOX_EN_8197F BIT(9) +#define BIT_ENUART_8197F BIT(8) + +#define BIT_SHIFT_BTMODE_8197F 6 +#define BIT_MASK_BTMODE_8197F 0x3 +#define BIT_BTMODE_8197F(x) \ + (((x) & BIT_MASK_BTMODE_8197F) << BIT_SHIFT_BTMODE_8197F) +#define BITS_BTMODE_8197F (BIT_MASK_BTMODE_8197F << BIT_SHIFT_BTMODE_8197F) +#define BIT_CLEAR_BTMODE_8197F(x) ((x) & (~BITS_BTMODE_8197F)) +#define BIT_GET_BTMODE_8197F(x) \ + (((x) >> BIT_SHIFT_BTMODE_8197F) & BIT_MASK_BTMODE_8197F) +#define BIT_SET_BTMODE_8197F(x, v) \ + (BIT_CLEAR_BTMODE_8197F(x) | BIT_BTMODE_8197F(v)) + +#define BIT_ENBT_8197F BIT(5) +#define BIT_EROM_EN_8197F BIT(4) +#define BIT_WLRFE_6_7_EN_8197F BIT(3) +#define BIT_WLRFE_4_5_EN_8197F BIT(2) + +#define BIT_SHIFT_GPIOSEL_8197F 0 +#define BIT_MASK_GPIOSEL_8197F 0x3 +#define BIT_GPIOSEL_8197F(x) \ + (((x) & BIT_MASK_GPIOSEL_8197F) << BIT_SHIFT_GPIOSEL_8197F) +#define BITS_GPIOSEL_8197F (BIT_MASK_GPIOSEL_8197F << BIT_SHIFT_GPIOSEL_8197F) +#define BIT_CLEAR_GPIOSEL_8197F(x) ((x) & (~BITS_GPIOSEL_8197F)) +#define BIT_GET_GPIOSEL_8197F(x) \ + (((x) >> BIT_SHIFT_GPIOSEL_8197F) & BIT_MASK_GPIOSEL_8197F) +#define BIT_SET_GPIOSEL_8197F(x, v) \ + (BIT_CLEAR_GPIOSEL_8197F(x) | BIT_GPIOSEL_8197F(v)) + +/* 2 REG_GPIO_PIN_CTRL_8197F */ + +#define BIT_SHIFT_GPIO_MOD_7_TO_0_8197F 24 +#define BIT_MASK_GPIO_MOD_7_TO_0_8197F 0xff +#define BIT_GPIO_MOD_7_TO_0_8197F(x) \ + (((x) & BIT_MASK_GPIO_MOD_7_TO_0_8197F) \ + << BIT_SHIFT_GPIO_MOD_7_TO_0_8197F) +#define BITS_GPIO_MOD_7_TO_0_8197F \ + (BIT_MASK_GPIO_MOD_7_TO_0_8197F << BIT_SHIFT_GPIO_MOD_7_TO_0_8197F) +#define BIT_CLEAR_GPIO_MOD_7_TO_0_8197F(x) ((x) & (~BITS_GPIO_MOD_7_TO_0_8197F)) +#define BIT_GET_GPIO_MOD_7_TO_0_8197F(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0_8197F) & \ + BIT_MASK_GPIO_MOD_7_TO_0_8197F) +#define BIT_SET_GPIO_MOD_7_TO_0_8197F(x, v) \ + (BIT_CLEAR_GPIO_MOD_7_TO_0_8197F(x) | BIT_GPIO_MOD_7_TO_0_8197F(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8197F 16 +#define BIT_MASK_GPIO_IO_SEL_7_TO_0_8197F 0xff +#define BIT_GPIO_IO_SEL_7_TO_0_8197F(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0_8197F) \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8197F) +#define BITS_GPIO_IO_SEL_7_TO_0_8197F \ + (BIT_MASK_GPIO_IO_SEL_7_TO_0_8197F \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8197F) +#define BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8197F(x) \ + ((x) & (~BITS_GPIO_IO_SEL_7_TO_0_8197F)) +#define BIT_GET_GPIO_IO_SEL_7_TO_0_8197F(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8197F) & \ + BIT_MASK_GPIO_IO_SEL_7_TO_0_8197F) +#define BIT_SET_GPIO_IO_SEL_7_TO_0_8197F(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8197F(x) | \ + BIT_GPIO_IO_SEL_7_TO_0_8197F(v)) + +#define BIT_SHIFT_GPIO_OUT_7_TO_0_8197F 8 +#define BIT_MASK_GPIO_OUT_7_TO_0_8197F 0xff +#define BIT_GPIO_OUT_7_TO_0_8197F(x) \ + (((x) & BIT_MASK_GPIO_OUT_7_TO_0_8197F) \ + << BIT_SHIFT_GPIO_OUT_7_TO_0_8197F) +#define BITS_GPIO_OUT_7_TO_0_8197F \ + (BIT_MASK_GPIO_OUT_7_TO_0_8197F << BIT_SHIFT_GPIO_OUT_7_TO_0_8197F) +#define BIT_CLEAR_GPIO_OUT_7_TO_0_8197F(x) ((x) & (~BITS_GPIO_OUT_7_TO_0_8197F)) +#define BIT_GET_GPIO_OUT_7_TO_0_8197F(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0_8197F) & \ + BIT_MASK_GPIO_OUT_7_TO_0_8197F) +#define BIT_SET_GPIO_OUT_7_TO_0_8197F(x, v) \ + (BIT_CLEAR_GPIO_OUT_7_TO_0_8197F(x) | BIT_GPIO_OUT_7_TO_0_8197F(v)) + +#define BIT_SHIFT_GPIO_IN_7_TO_0_8197F 0 +#define BIT_MASK_GPIO_IN_7_TO_0_8197F 0xff +#define BIT_GPIO_IN_7_TO_0_8197F(x) \ + (((x) & BIT_MASK_GPIO_IN_7_TO_0_8197F) \ + << BIT_SHIFT_GPIO_IN_7_TO_0_8197F) +#define BITS_GPIO_IN_7_TO_0_8197F \ + (BIT_MASK_GPIO_IN_7_TO_0_8197F << BIT_SHIFT_GPIO_IN_7_TO_0_8197F) +#define BIT_CLEAR_GPIO_IN_7_TO_0_8197F(x) ((x) & (~BITS_GPIO_IN_7_TO_0_8197F)) +#define BIT_GET_GPIO_IN_7_TO_0_8197F(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0_8197F) & \ + BIT_MASK_GPIO_IN_7_TO_0_8197F) +#define BIT_SET_GPIO_IN_7_TO_0_8197F(x, v) \ + (BIT_CLEAR_GPIO_IN_7_TO_0_8197F(x) | BIT_GPIO_IN_7_TO_0_8197F(v)) + +/* 2 REG_GPIO_INTM_8197F */ + +#define BIT_SHIFT_MUXDBG_SEL_8197F 30 +#define BIT_MASK_MUXDBG_SEL_8197F 0x3 +#define BIT_MUXDBG_SEL_8197F(x) \ + (((x) & BIT_MASK_MUXDBG_SEL_8197F) << BIT_SHIFT_MUXDBG_SEL_8197F) +#define BITS_MUXDBG_SEL_8197F \ + (BIT_MASK_MUXDBG_SEL_8197F << BIT_SHIFT_MUXDBG_SEL_8197F) +#define BIT_CLEAR_MUXDBG_SEL_8197F(x) ((x) & (~BITS_MUXDBG_SEL_8197F)) +#define BIT_GET_MUXDBG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_MUXDBG_SEL_8197F) & BIT_MASK_MUXDBG_SEL_8197F) +#define BIT_SET_MUXDBG_SEL_8197F(x, v) \ + (BIT_CLEAR_MUXDBG_SEL_8197F(x) | BIT_MUXDBG_SEL_8197F(v)) + +#define BIT_EXTWOL_SEL_8197F BIT(17) +#define BIT_EXTWOL_EN_8197F BIT(16) +#define BIT_GPIOF_INT_MD_8197F BIT(15) +#define BIT_GPIOE_INT_MD_8197F BIT(14) +#define BIT_GPIOD_INT_MD_8197F BIT(13) +#define BIT_GPIOC_INT_MD_8197F BIT(12) +#define BIT_GPIOB_INT_MD_8197F BIT(11) +#define BIT_GPIOA_INT_MD_8197F BIT(10) +#define BIT_GPIO9_INT_MD_8197F BIT(9) +#define BIT_GPIO8_INT_MD_8197F BIT(8) +#define BIT_GPIO7_INT_MD_8197F BIT(7) +#define BIT_GPIO6_INT_MD_8197F BIT(6) +#define BIT_GPIO5_INT_MD_8197F BIT(5) +#define BIT_GPIO4_INT_MD_8197F BIT(4) +#define BIT_GPIO3_INT_MD_8197F BIT(3) +#define BIT_GPIO2_INT_MD_8197F BIT(2) +#define BIT_GPIO1_INT_MD_8197F BIT(1) +#define BIT_GPIO0_INT_MD_8197F BIT(0) + +/* 2 REG_LED_CFG_8197F */ +#define BIT_LNAON_SEL_EN_8197F BIT(26) +#define BIT_PAPE_SEL_EN_8197F BIT(25) +#define BIT_DPDT_WLBT_SEL_8197F BIT(24) +#define BIT_DPDT_SEL_EN_8197F BIT(23) +#define BIT_LED2DIS_V1_8197F BIT(22) +#define BIT_LED2EN_8197F BIT(21) +#define BIT_LED2PL_8197F BIT(20) +#define BIT_LED2SV_8197F BIT(19) + +#define BIT_SHIFT_LED2CM_8197F 16 +#define BIT_MASK_LED2CM_8197F 0x7 +#define BIT_LED2CM_8197F(x) \ + (((x) & BIT_MASK_LED2CM_8197F) << BIT_SHIFT_LED2CM_8197F) +#define BITS_LED2CM_8197F (BIT_MASK_LED2CM_8197F << BIT_SHIFT_LED2CM_8197F) +#define BIT_CLEAR_LED2CM_8197F(x) ((x) & (~BITS_LED2CM_8197F)) +#define BIT_GET_LED2CM_8197F(x) \ + (((x) >> BIT_SHIFT_LED2CM_8197F) & BIT_MASK_LED2CM_8197F) +#define BIT_SET_LED2CM_8197F(x, v) \ + (BIT_CLEAR_LED2CM_8197F(x) | BIT_LED2CM_8197F(v)) + +#define BIT_LED1DIS_8197F BIT(15) +#define BIT_LED1PL_8197F BIT(12) +#define BIT_LED1SV_8197F BIT(11) + +#define BIT_SHIFT_LED1CM_8197F 8 +#define BIT_MASK_LED1CM_8197F 0x7 +#define BIT_LED1CM_8197F(x) \ + (((x) & BIT_MASK_LED1CM_8197F) << BIT_SHIFT_LED1CM_8197F) +#define BITS_LED1CM_8197F (BIT_MASK_LED1CM_8197F << BIT_SHIFT_LED1CM_8197F) +#define BIT_CLEAR_LED1CM_8197F(x) ((x) & (~BITS_LED1CM_8197F)) +#define BIT_GET_LED1CM_8197F(x) \ + (((x) >> BIT_SHIFT_LED1CM_8197F) & BIT_MASK_LED1CM_8197F) +#define BIT_SET_LED1CM_8197F(x, v) \ + (BIT_CLEAR_LED1CM_8197F(x) | BIT_LED1CM_8197F(v)) + +#define BIT_LED0DIS_8197F BIT(7) + +#define BIT_SHIFT_AFE_LDO_SWR_CHECK_8197F 5 +#define BIT_MASK_AFE_LDO_SWR_CHECK_8197F 0x3 +#define BIT_AFE_LDO_SWR_CHECK_8197F(x) \ + (((x) & BIT_MASK_AFE_LDO_SWR_CHECK_8197F) \ + << BIT_SHIFT_AFE_LDO_SWR_CHECK_8197F) +#define BITS_AFE_LDO_SWR_CHECK_8197F \ + (BIT_MASK_AFE_LDO_SWR_CHECK_8197F << BIT_SHIFT_AFE_LDO_SWR_CHECK_8197F) +#define BIT_CLEAR_AFE_LDO_SWR_CHECK_8197F(x) \ + ((x) & (~BITS_AFE_LDO_SWR_CHECK_8197F)) +#define BIT_GET_AFE_LDO_SWR_CHECK_8197F(x) \ + (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK_8197F) & \ + BIT_MASK_AFE_LDO_SWR_CHECK_8197F) +#define BIT_SET_AFE_LDO_SWR_CHECK_8197F(x, v) \ + (BIT_CLEAR_AFE_LDO_SWR_CHECK_8197F(x) | BIT_AFE_LDO_SWR_CHECK_8197F(v)) + +#define BIT_LED0PL_8197F BIT(4) +#define BIT_LED0SV_8197F BIT(3) + +#define BIT_SHIFT_LED0CM_8197F 0 +#define BIT_MASK_LED0CM_8197F 0x7 +#define BIT_LED0CM_8197F(x) \ + (((x) & BIT_MASK_LED0CM_8197F) << BIT_SHIFT_LED0CM_8197F) +#define BITS_LED0CM_8197F (BIT_MASK_LED0CM_8197F << BIT_SHIFT_LED0CM_8197F) +#define BIT_CLEAR_LED0CM_8197F(x) ((x) & (~BITS_LED0CM_8197F)) +#define BIT_GET_LED0CM_8197F(x) \ + (((x) >> BIT_SHIFT_LED0CM_8197F) & BIT_MASK_LED0CM_8197F) +#define BIT_SET_LED0CM_8197F(x, v) \ + (BIT_CLEAR_LED0CM_8197F(x) | BIT_LED0CM_8197F(v)) + +/* 2 REG_FSIMR_8197F */ +#define BIT_FS_PDNINT_EN_8197F BIT(31) +#define BIT_FS_SPS_OCP_INT_EN_8197F BIT(29) +#define BIT_FS_PWMERR_INT_EN_8197F BIT(28) +#define BIT_FS_GPIOF_INT_EN_8197F BIT(27) +#define BIT_FS_GPIOE_INT_EN_8197F BIT(26) +#define BIT_FS_GPIOD_INT_EN_8197F BIT(25) +#define BIT_FS_GPIOC_INT_EN_8197F BIT(24) +#define BIT_FS_GPIOB_INT_EN_8197F BIT(23) +#define BIT_FS_GPIOA_INT_EN_8197F BIT(22) +#define BIT_FS_GPIO9_INT_EN_8197F BIT(21) +#define BIT_FS_GPIO8_INT_EN_8197F BIT(20) +#define BIT_FS_GPIO7_INT_EN_8197F BIT(19) +#define BIT_FS_GPIO6_INT_EN_8197F BIT(18) +#define BIT_FS_GPIO5_INT_EN_8197F BIT(17) +#define BIT_FS_GPIO4_INT_EN_8197F BIT(16) +#define BIT_FS_GPIO3_INT_EN_8197F BIT(15) +#define BIT_FS_GPIO2_INT_EN_8197F BIT(14) +#define BIT_FS_GPIO1_INT_EN_8197F BIT(13) +#define BIT_FS_GPIO0_INT_EN_8197F BIT(12) +#define BIT_FS_HCI_SUS_EN_8197F BIT(11) +#define BIT_FS_HCI_RES_EN_8197F BIT(10) +#define BIT_FS_HCI_RESET_EN_8197F BIT(9) +#define BIT_AXI_EXCEPT_FINT_EN_8197F BIT(8) +#define BIT_FS_BTON_STS_UPDATE_MSK_EN_8197F BIT(7) +#define BIT_ACT2RECOVERY_INT_EN_V1_8197F BIT(6) +#define BIT_FS_TRPC_TO_INT_EN_8197F BIT(5) +#define BIT_FS_RPC_O_T_INT_EN_8197F BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_MAK_8197F BIT(3) +#define BIT_FS_32K_ENTER_SETTING_MAK_8197F BIT(2) +#define BIT_FS_USB_LPMRSM_MSK_8197F BIT(1) +#define BIT_FS_USB_LPMINT_MSK_8197F BIT(0) + +/* 2 REG_FSISR_8197F */ +#define BIT_FS_PDNINT_8197F BIT(31) +#define BIT_FS_SPS_OCP_INT_8197F BIT(29) +#define BIT_FS_PWMERR_INT_8197F BIT(28) +#define BIT_FS_GPIOF_INT_8197F BIT(27) +#define BIT_FS_GPIOE_INT_8197F BIT(26) +#define BIT_FS_GPIOD_INT_8197F BIT(25) +#define BIT_FS_GPIOC_INT_8197F BIT(24) +#define BIT_FS_GPIOB_INT_8197F BIT(23) +#define BIT_FS_GPIOA_INT_8197F BIT(22) +#define BIT_FS_GPIO9_INT_8197F BIT(21) +#define BIT_FS_GPIO8_INT_8197F BIT(20) +#define BIT_FS_GPIO7_INT_8197F BIT(19) +#define BIT_FS_GPIO6_INT_8197F BIT(18) +#define BIT_FS_GPIO5_INT_8197F BIT(17) +#define BIT_FS_GPIO4_INT_8197F BIT(16) +#define BIT_FS_GPIO3_INT_8197F BIT(15) +#define BIT_FS_GPIO2_INT_8197F BIT(14) +#define BIT_FS_GPIO1_INT_8197F BIT(13) +#define BIT_FS_GPIO0_INT_8197F BIT(12) +#define BIT_FS_HCI_SUS_INT_8197F BIT(11) +#define BIT_FS_HCI_RES_INT_8197F BIT(10) +#define BIT_FS_HCI_RESET_INT_8197F BIT(9) +#define BIT_AXI_EXCEPT_FINT_8197F BIT(8) +#define BIT_FS_BTON_STS_UPDATE_INT_8197F BIT(7) +#define BIT_ACT2RECOVERY_INT_V1_8197F BIT(6) +#define BIT_FS_TRPC_TO_INT_INT_8197F BIT(5) +#define BIT_FS_RPC_O_T_INT_INT_8197F BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_INT_8197F BIT(3) +#define BIT_FS_32K_ENTER_SETTING_INT_8197F BIT(2) +#define BIT_FS_USB_LPMRSM_INT_8197F BIT(1) +#define BIT_FS_USB_LPMINT_INT_8197F BIT(0) + +/* 2 REG_HSIMR_8197F */ +#define BIT_GPIOF_INT_EN_8197F BIT(31) +#define BIT_GPIOE_INT_EN_8197F BIT(30) +#define BIT_GPIOD_INT_EN_8197F BIT(29) +#define BIT_GPIOC_INT_EN_8197F BIT(28) +#define BIT_GPIOB_INT_EN_8197F BIT(27) +#define BIT_GPIOA_INT_EN_8197F BIT(26) +#define BIT_GPIO9_INT_EN_8197F BIT(25) +#define BIT_GPIO8_INT_EN_8197F BIT(24) +#define BIT_GPIO7_INT_EN_8197F BIT(23) +#define BIT_GPIO6_INT_EN_8197F BIT(22) +#define BIT_GPIO5_INT_EN_8197F BIT(21) +#define BIT_GPIO4_INT_EN_8197F BIT(20) +#define BIT_GPIO3_INT_EN_8197F BIT(19) +#define BIT_GPIO2_INT_EN_8197F BIT(18) +#define BIT_GPIO1_INT_EN_8197F BIT(17) +#define BIT_GPIO0_INT_EN_8197F BIT(16) +#define BIT_AXI_EXCEPT_HINT_EN_8197F BIT(9) +#define BIT_PDNINT_EN_V2_8197F BIT(8) +#define BIT_PDNINT_EN_V1_8197F BIT(7) +#define BIT_RON_INT_EN_V1_8197F BIT(6) +#define BIT_SPS_OCP_INT_EN_V1_8197F BIT(5) +#define BIT_GPIO15_0_INT_EN_V1_8197F BIT(0) + +/* 2 REG_HSISR_8197F */ +#define BIT_GPIOF_INT_8197F BIT(31) +#define BIT_GPIOE_INT_8197F BIT(30) +#define BIT_GPIOD_INT_8197F BIT(29) +#define BIT_GPIOC_INT_8197F BIT(28) +#define BIT_GPIOB_INT_8197F BIT(27) +#define BIT_GPIOA_INT_8197F BIT(26) +#define BIT_GPIO9_INT_8197F BIT(25) +#define BIT_GPIO8_INT_8197F BIT(24) +#define BIT_GPIO7_INT_8197F BIT(23) +#define BIT_GPIO6_INT_8197F BIT(22) +#define BIT_GPIO5_INT_8197F BIT(21) +#define BIT_GPIO4_INT_8197F BIT(20) +#define BIT_GPIO3_INT_8197F BIT(19) +#define BIT_GPIO2_INT_8197F BIT(18) +#define BIT_GPIO1_INT_8197F BIT(17) +#define BIT_GPIO0_INT_8197F BIT(16) +#define BIT_AXI_EXCEPT_HINT_8197F BIT(8) +#define BIT_PDNINT_V1_8197F BIT(7) +#define BIT_RON_INT_V1_8197F BIT(6) +#define BIT_SPS_OCP_INT_V1_8197F BIT(5) +#define BIT_GPIO15_0_INT_V1_8197F BIT(0) + +/* 2 REG_GPIO_EXT_CTRL_8197F */ + +#define BIT_SHIFT_GPIO_MOD_15_TO_8_8197F 24 +#define BIT_MASK_GPIO_MOD_15_TO_8_8197F 0xff +#define BIT_GPIO_MOD_15_TO_8_8197F(x) \ + (((x) & BIT_MASK_GPIO_MOD_15_TO_8_8197F) \ + << BIT_SHIFT_GPIO_MOD_15_TO_8_8197F) +#define BITS_GPIO_MOD_15_TO_8_8197F \ + (BIT_MASK_GPIO_MOD_15_TO_8_8197F << BIT_SHIFT_GPIO_MOD_15_TO_8_8197F) +#define BIT_CLEAR_GPIO_MOD_15_TO_8_8197F(x) \ + ((x) & (~BITS_GPIO_MOD_15_TO_8_8197F)) +#define BIT_GET_GPIO_MOD_15_TO_8_8197F(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8_8197F) & \ + BIT_MASK_GPIO_MOD_15_TO_8_8197F) +#define BIT_SET_GPIO_MOD_15_TO_8_8197F(x, v) \ + (BIT_CLEAR_GPIO_MOD_15_TO_8_8197F(x) | BIT_GPIO_MOD_15_TO_8_8197F(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8197F 16 +#define BIT_MASK_GPIO_IO_SEL_15_TO_8_8197F 0xff +#define BIT_GPIO_IO_SEL_15_TO_8_8197F(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8_8197F) \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8197F) +#define BITS_GPIO_IO_SEL_15_TO_8_8197F \ + (BIT_MASK_GPIO_IO_SEL_15_TO_8_8197F \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8197F) +#define BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8197F(x) \ + ((x) & (~BITS_GPIO_IO_SEL_15_TO_8_8197F)) +#define BIT_GET_GPIO_IO_SEL_15_TO_8_8197F(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8197F) & \ + BIT_MASK_GPIO_IO_SEL_15_TO_8_8197F) +#define BIT_SET_GPIO_IO_SEL_15_TO_8_8197F(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8197F(x) | \ + BIT_GPIO_IO_SEL_15_TO_8_8197F(v)) + +#define BIT_SHIFT_GPIO_OUT_15_TO_8_8197F 8 +#define BIT_MASK_GPIO_OUT_15_TO_8_8197F 0xff +#define BIT_GPIO_OUT_15_TO_8_8197F(x) \ + (((x) & BIT_MASK_GPIO_OUT_15_TO_8_8197F) \ + << BIT_SHIFT_GPIO_OUT_15_TO_8_8197F) +#define BITS_GPIO_OUT_15_TO_8_8197F \ + (BIT_MASK_GPIO_OUT_15_TO_8_8197F << BIT_SHIFT_GPIO_OUT_15_TO_8_8197F) +#define BIT_CLEAR_GPIO_OUT_15_TO_8_8197F(x) \ + ((x) & (~BITS_GPIO_OUT_15_TO_8_8197F)) +#define BIT_GET_GPIO_OUT_15_TO_8_8197F(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8_8197F) & \ + BIT_MASK_GPIO_OUT_15_TO_8_8197F) +#define BIT_SET_GPIO_OUT_15_TO_8_8197F(x, v) \ + (BIT_CLEAR_GPIO_OUT_15_TO_8_8197F(x) | BIT_GPIO_OUT_15_TO_8_8197F(v)) + +#define BIT_SHIFT_GPIO_IN_15_TO_8_8197F 0 +#define BIT_MASK_GPIO_IN_15_TO_8_8197F 0xff +#define BIT_GPIO_IN_15_TO_8_8197F(x) \ + (((x) & BIT_MASK_GPIO_IN_15_TO_8_8197F) \ + << BIT_SHIFT_GPIO_IN_15_TO_8_8197F) +#define BITS_GPIO_IN_15_TO_8_8197F \ + (BIT_MASK_GPIO_IN_15_TO_8_8197F << BIT_SHIFT_GPIO_IN_15_TO_8_8197F) +#define BIT_CLEAR_GPIO_IN_15_TO_8_8197F(x) ((x) & (~BITS_GPIO_IN_15_TO_8_8197F)) +#define BIT_GET_GPIO_IN_15_TO_8_8197F(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8_8197F) & \ + BIT_MASK_GPIO_IN_15_TO_8_8197F) +#define BIT_SET_GPIO_IN_15_TO_8_8197F(x, v) \ + (BIT_CLEAR_GPIO_IN_15_TO_8_8197F(x) | BIT_GPIO_IN_15_TO_8_8197F(v)) + +/* 2 REG_PAD_CTRL1_8197F */ +#define BIT_PAPE_WLBT_SEL_8197F BIT(29) +#define BIT_LNAON_WLBT_SEL_8197F BIT(28) +#define BIT_BTGP_GPG3_FEN_8197F BIT(26) +#define BIT_BTGP_GPG2_FEN_8197F BIT(25) +#define BIT_BTGP_JTAG_EN_8197F BIT(24) +#define BIT_XTAL_CLK_EXTARNAL_EN_8197F BIT(23) +#define BIT_BTGP_UART0_EN_8197F BIT(22) +#define BIT_BTGP_UART1_EN_8197F BIT(21) +#define BIT_BTGP_SPI_EN_8197F BIT(20) +#define BIT_BTGP_GPIO_E2_8197F BIT(19) +#define BIT_BTGP_GPIO_EN_8197F BIT(18) + +#define BIT_SHIFT_BTGP_GPIO_SL_8197F 16 +#define BIT_MASK_BTGP_GPIO_SL_8197F 0x3 +#define BIT_BTGP_GPIO_SL_8197F(x) \ + (((x) & BIT_MASK_BTGP_GPIO_SL_8197F) << BIT_SHIFT_BTGP_GPIO_SL_8197F) +#define BITS_BTGP_GPIO_SL_8197F \ + (BIT_MASK_BTGP_GPIO_SL_8197F << BIT_SHIFT_BTGP_GPIO_SL_8197F) +#define BIT_CLEAR_BTGP_GPIO_SL_8197F(x) ((x) & (~BITS_BTGP_GPIO_SL_8197F)) +#define BIT_GET_BTGP_GPIO_SL_8197F(x) \ + (((x) >> BIT_SHIFT_BTGP_GPIO_SL_8197F) & BIT_MASK_BTGP_GPIO_SL_8197F) +#define BIT_SET_BTGP_GPIO_SL_8197F(x, v) \ + (BIT_CLEAR_BTGP_GPIO_SL_8197F(x) | BIT_BTGP_GPIO_SL_8197F(v)) + +#define BIT_PAD_SDIO_SR_8197F BIT(14) +#define BIT_GPIO14_OUTPUT_PL_8197F BIT(13) +#define BIT_HOST_WAKE_PAD_PULL_EN_8197F BIT(12) +#define BIT_HOST_WAKE_PAD_SL_8197F BIT(11) +#define BIT_PAD_LNAON_SR_8197F BIT(10) +#define BIT_PAD_LNAON_E2_8197F BIT(9) +#define BIT_SW_LNAON_G_SEL_DATA_8197F BIT(8) +#define BIT_SW_LNAON_A_SEL_DATA_8197F BIT(7) +#define BIT_PAD_PAPE_SR_8197F BIT(6) +#define BIT_PAD_PAPE_E2_8197F BIT(5) +#define BIT_SW_PAPE_G_SEL_DATA_8197F BIT(4) +#define BIT_SW_PAPE_A_SEL_DATA_8197F BIT(3) +#define BIT_PAD_DPDT_SR_8197F BIT(2) +#define BIT_PAD_DPDT_PAD_E2_8197F BIT(1) +#define BIT_SW_DPDT_SEL_DATA_8197F BIT(0) + +/* 2 REG_WL_BT_PWR_CTRL_8197F */ +#define BIT_ISO_BD2PP_8197F BIT(31) +#define BIT_LDOV12B_EN_8197F BIT(30) +#define BIT_CKEN_BTGPS_8197F BIT(29) +#define BIT_FEN_BTGPS_8197F BIT(28) +#define BIT_BTCPU_BOOTSEL_8197F BIT(27) +#define BIT_SPI_SPEEDUP_8197F BIT(26) +#define BIT_DEVWAKE_PAD_TYPE_SEL_8197F BIT(24) +#define BIT_CLKREQ_PAD_TYPE_SEL_8197F BIT(23) +#define BIT_ISO_BTPON2PP_8197F BIT(22) +#define BIT_BT_HWROF_EN_8197F BIT(19) +#define BIT_BT_FUNC_EN_8197F BIT(18) +#define BIT_BT_HWPDN_SL_8197F BIT(17) +#define BIT_BT_DISN_EN_8197F BIT(16) +#define BIT_BT_PDN_PULL_EN_8197F BIT(15) +#define BIT_WL_PDN_PULL_EN_8197F BIT(14) +#define BIT_EXTERNAL_REQUEST_PL_8197F BIT(13) +#define BIT_GPIO0_2_3_PULL_LOW_EN_8197F BIT(12) +#define BIT_ISO_BA2PP_8197F BIT(11) +#define BIT_BT_AFE_LDO_EN_8197F BIT(10) +#define BIT_BT_AFE_PLL_EN_8197F BIT(9) +#define BIT_BT_DIG_CLK_EN_8197F BIT(8) +#define BIT_WL_DRV_EXIST_IDX_8197F BIT(5) +#define BIT_DOP_EHPAD_8197F BIT(4) +#define BIT_WL_HWROF_EN_8197F BIT(3) +#define BIT_WL_FUNC_EN_8197F BIT(2) +#define BIT_WL_HWPDN_SL_8197F BIT(1) +#define BIT_WL_HWPDN_EN_8197F BIT(0) + +/* 2 REG_SDM_DEBUG_8197F */ + +#define BIT_SHIFT_WLCLK_PHASE_8197F 0 +#define BIT_MASK_WLCLK_PHASE_8197F 0x1f +#define BIT_WLCLK_PHASE_8197F(x) \ + (((x) & BIT_MASK_WLCLK_PHASE_8197F) << BIT_SHIFT_WLCLK_PHASE_8197F) +#define BITS_WLCLK_PHASE_8197F \ + (BIT_MASK_WLCLK_PHASE_8197F << BIT_SHIFT_WLCLK_PHASE_8197F) +#define BIT_CLEAR_WLCLK_PHASE_8197F(x) ((x) & (~BITS_WLCLK_PHASE_8197F)) +#define BIT_GET_WLCLK_PHASE_8197F(x) \ + (((x) >> BIT_SHIFT_WLCLK_PHASE_8197F) & BIT_MASK_WLCLK_PHASE_8197F) +#define BIT_SET_WLCLK_PHASE_8197F(x, v) \ + (BIT_CLEAR_WLCLK_PHASE_8197F(x) | BIT_WLCLK_PHASE_8197F(v)) + +/* 2 REG_SYS_SDIO_CTRL_8197F */ +#define BIT_DBG_GNT_WL_BT_8197F BIT(27) +#define BIT_LTE_MUX_CTRL_PATH_8197F BIT(26) +#define BIT_SDIO_INT_POLARITY_8197F BIT(19) +#define BIT_SDIO_INT_8197F BIT(18) +#define BIT_SDIO_OFF_EN_8197F BIT(17) +#define BIT_SDIO_ON_EN_8197F BIT(16) + +/* 2 REG_HCI_OPT_CTRL_8197F */ +#define BIT_USB_HOST_PWR_OFF_EN_8197F BIT(12) +#define BIT_SYM_LPS_BLOCK_EN_8197F BIT(11) +#define BIT_USB_LPM_ACT_EN_8197F BIT(10) +#define BIT_USB_LPM_NY_8197F BIT(9) +#define BIT_USB_SUS_DIS_8197F BIT(8) + +#define BIT_SHIFT_SDIO_PAD_E_8197F 5 +#define BIT_MASK_SDIO_PAD_E_8197F 0x7 +#define BIT_SDIO_PAD_E_8197F(x) \ + (((x) & BIT_MASK_SDIO_PAD_E_8197F) << BIT_SHIFT_SDIO_PAD_E_8197F) +#define BITS_SDIO_PAD_E_8197F \ + (BIT_MASK_SDIO_PAD_E_8197F << BIT_SHIFT_SDIO_PAD_E_8197F) +#define BIT_CLEAR_SDIO_PAD_E_8197F(x) ((x) & (~BITS_SDIO_PAD_E_8197F)) +#define BIT_GET_SDIO_PAD_E_8197F(x) \ + (((x) >> BIT_SHIFT_SDIO_PAD_E_8197F) & BIT_MASK_SDIO_PAD_E_8197F) +#define BIT_SET_SDIO_PAD_E_8197F(x, v) \ + (BIT_CLEAR_SDIO_PAD_E_8197F(x) | BIT_SDIO_PAD_E_8197F(v)) + +#define BIT_USB_LPPLL_EN_8197F BIT(4) +#define BIT_ROP_SW15_8197F BIT(2) +#define BIT_PCI_CKRDY_OPT_8197F BIT(1) +#define BIT_PCI_VAUX_EN_8197F BIT(0) + +/* 2 REG_AFE_CTRL4_8197F */ +#define BIT_RF1_SDMRSTB_8197F BIT(26) +#define BIT_RF1_RSTB_8197F BIT(25) +#define BIT_RF1_EN_8197F BIT(24) + +#define BIT_SHIFT_XTAL_LDO_8197F 20 +#define BIT_MASK_XTAL_LDO_8197F 0x7 +#define BIT_XTAL_LDO_8197F(x) \ + (((x) & BIT_MASK_XTAL_LDO_8197F) << BIT_SHIFT_XTAL_LDO_8197F) +#define BITS_XTAL_LDO_8197F \ + (BIT_MASK_XTAL_LDO_8197F << BIT_SHIFT_XTAL_LDO_8197F) +#define BIT_CLEAR_XTAL_LDO_8197F(x) ((x) & (~BITS_XTAL_LDO_8197F)) +#define BIT_GET_XTAL_LDO_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_8197F) & BIT_MASK_XTAL_LDO_8197F) +#define BIT_SET_XTAL_LDO_8197F(x, v) \ + (BIT_CLEAR_XTAL_LDO_8197F(x) | BIT_XTAL_LDO_8197F(v)) + +#define BIT_ADC_CK_SYNC_EN_8197F BIT(16) + +/* 2 REG_LDO_SWR_CTRL_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_MCUFW_CTRL_8197F */ + +#define BIT_SHIFT_RPWM_8197F 24 +#define BIT_MASK_RPWM_8197F 0xff +#define BIT_RPWM_8197F(x) (((x) & BIT_MASK_RPWM_8197F) << BIT_SHIFT_RPWM_8197F) +#define BITS_RPWM_8197F (BIT_MASK_RPWM_8197F << BIT_SHIFT_RPWM_8197F) +#define BIT_CLEAR_RPWM_8197F(x) ((x) & (~BITS_RPWM_8197F)) +#define BIT_GET_RPWM_8197F(x) \ + (((x) >> BIT_SHIFT_RPWM_8197F) & BIT_MASK_RPWM_8197F) +#define BIT_SET_RPWM_8197F(x, v) (BIT_CLEAR_RPWM_8197F(x) | BIT_RPWM_8197F(v)) + +#define BIT_CPRST_8197F BIT(23) +#define BIT_ANA_PORT_EN_8197F BIT(22) +#define BIT_MAC_PORT_EN_8197F BIT(21) +#define BIT_BOOT_FSPI_EN_8197F BIT(20) +#define BIT_ROM_DLEN_8197F BIT(19) + +#define BIT_SHIFT_ROM_PGE_8197F 16 +#define BIT_MASK_ROM_PGE_8197F 0x7 +#define BIT_ROM_PGE_8197F(x) \ + (((x) & BIT_MASK_ROM_PGE_8197F) << BIT_SHIFT_ROM_PGE_8197F) +#define BITS_ROM_PGE_8197F (BIT_MASK_ROM_PGE_8197F << BIT_SHIFT_ROM_PGE_8197F) +#define BIT_CLEAR_ROM_PGE_8197F(x) ((x) & (~BITS_ROM_PGE_8197F)) +#define BIT_GET_ROM_PGE_8197F(x) \ + (((x) >> BIT_SHIFT_ROM_PGE_8197F) & BIT_MASK_ROM_PGE_8197F) +#define BIT_SET_ROM_PGE_8197F(x, v) \ + (BIT_CLEAR_ROM_PGE_8197F(x) | BIT_ROM_PGE_8197F(v)) + +#define BIT_FW_INIT_RDY_8197F BIT(15) +#define BIT_FW_DW_RDY_8197F BIT(14) + +#define BIT_SHIFT_CPU_CLK_SEL_8197F 12 +#define BIT_MASK_CPU_CLK_SEL_8197F 0x3 +#define BIT_CPU_CLK_SEL_8197F(x) \ + (((x) & BIT_MASK_CPU_CLK_SEL_8197F) << BIT_SHIFT_CPU_CLK_SEL_8197F) +#define BITS_CPU_CLK_SEL_8197F \ + (BIT_MASK_CPU_CLK_SEL_8197F << BIT_SHIFT_CPU_CLK_SEL_8197F) +#define BIT_CLEAR_CPU_CLK_SEL_8197F(x) ((x) & (~BITS_CPU_CLK_SEL_8197F)) +#define BIT_GET_CPU_CLK_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_CPU_CLK_SEL_8197F) & BIT_MASK_CPU_CLK_SEL_8197F) +#define BIT_SET_CPU_CLK_SEL_8197F(x, v) \ + (BIT_CLEAR_CPU_CLK_SEL_8197F(x) | BIT_CPU_CLK_SEL_8197F(v)) + +#define BIT_CCLK_CHG_MASK_8197F BIT(11) +#define BIT_FW_INIT_RDY_V1_8197F BIT(10) +#define BIT_R_8051_SPD_8197F BIT(9) +#define BIT_MCU_CLK_EN_8197F BIT(8) +#define BIT_RAM_DL_SEL_8197F BIT(7) +#define BIT_WINTINI_RDY_8197F BIT(6) +#define BIT_RF_INIT_RDY_8197F BIT(5) +#define BIT_BB_INIT_RDY_8197F BIT(4) +#define BIT_MAC_INIT_RDY_8197F BIT(3) +#define BIT_MCU_FWDL_RDY_8197F BIT(1) +#define BIT_MCU_FWDL_EN_8197F BIT(0) + +/* 2 REG_MCU_TST_CFG_8197F */ + +#define BIT_SHIFT_LBKTST_8197F 0 +#define BIT_MASK_LBKTST_8197F 0xffff +#define BIT_LBKTST_8197F(x) \ + (((x) & BIT_MASK_LBKTST_8197F) << BIT_SHIFT_LBKTST_8197F) +#define BITS_LBKTST_8197F (BIT_MASK_LBKTST_8197F << BIT_SHIFT_LBKTST_8197F) +#define BIT_CLEAR_LBKTST_8197F(x) ((x) & (~BITS_LBKTST_8197F)) +#define BIT_GET_LBKTST_8197F(x) \ + (((x) >> BIT_SHIFT_LBKTST_8197F) & BIT_MASK_LBKTST_8197F) +#define BIT_SET_LBKTST_8197F(x, v) \ + (BIT_CLEAR_LBKTST_8197F(x) | BIT_LBKTST_8197F(v)) + +/* 2 REG_HMEBOX_E0_E1_8197F */ + +#define BIT_SHIFT_HOST_MSG_E1_8197F 16 +#define BIT_MASK_HOST_MSG_E1_8197F 0xffff +#define BIT_HOST_MSG_E1_8197F(x) \ + (((x) & BIT_MASK_HOST_MSG_E1_8197F) << BIT_SHIFT_HOST_MSG_E1_8197F) +#define BITS_HOST_MSG_E1_8197F \ + (BIT_MASK_HOST_MSG_E1_8197F << BIT_SHIFT_HOST_MSG_E1_8197F) +#define BIT_CLEAR_HOST_MSG_E1_8197F(x) ((x) & (~BITS_HOST_MSG_E1_8197F)) +#define BIT_GET_HOST_MSG_E1_8197F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E1_8197F) & BIT_MASK_HOST_MSG_E1_8197F) +#define BIT_SET_HOST_MSG_E1_8197F(x, v) \ + (BIT_CLEAR_HOST_MSG_E1_8197F(x) | BIT_HOST_MSG_E1_8197F(v)) + +#define BIT_SHIFT_HOST_MSG_E0_8197F 0 +#define BIT_MASK_HOST_MSG_E0_8197F 0xffff +#define BIT_HOST_MSG_E0_8197F(x) \ + (((x) & BIT_MASK_HOST_MSG_E0_8197F) << BIT_SHIFT_HOST_MSG_E0_8197F) +#define BITS_HOST_MSG_E0_8197F \ + (BIT_MASK_HOST_MSG_E0_8197F << BIT_SHIFT_HOST_MSG_E0_8197F) +#define BIT_CLEAR_HOST_MSG_E0_8197F(x) ((x) & (~BITS_HOST_MSG_E0_8197F)) +#define BIT_GET_HOST_MSG_E0_8197F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E0_8197F) & BIT_MASK_HOST_MSG_E0_8197F) +#define BIT_SET_HOST_MSG_E0_8197F(x, v) \ + (BIT_CLEAR_HOST_MSG_E0_8197F(x) | BIT_HOST_MSG_E0_8197F(v)) + +/* 2 REG_HMEBOX_E2_E3_8197F */ + +#define BIT_SHIFT_HOST_MSG_E3_8197F 16 +#define BIT_MASK_HOST_MSG_E3_8197F 0xffff +#define BIT_HOST_MSG_E3_8197F(x) \ + (((x) & BIT_MASK_HOST_MSG_E3_8197F) << BIT_SHIFT_HOST_MSG_E3_8197F) +#define BITS_HOST_MSG_E3_8197F \ + (BIT_MASK_HOST_MSG_E3_8197F << BIT_SHIFT_HOST_MSG_E3_8197F) +#define BIT_CLEAR_HOST_MSG_E3_8197F(x) ((x) & (~BITS_HOST_MSG_E3_8197F)) +#define BIT_GET_HOST_MSG_E3_8197F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E3_8197F) & BIT_MASK_HOST_MSG_E3_8197F) +#define BIT_SET_HOST_MSG_E3_8197F(x, v) \ + (BIT_CLEAR_HOST_MSG_E3_8197F(x) | BIT_HOST_MSG_E3_8197F(v)) + +#define BIT_SHIFT_HOST_MSG_E2_8197F 0 +#define BIT_MASK_HOST_MSG_E2_8197F 0xffff +#define BIT_HOST_MSG_E2_8197F(x) \ + (((x) & BIT_MASK_HOST_MSG_E2_8197F) << BIT_SHIFT_HOST_MSG_E2_8197F) +#define BITS_HOST_MSG_E2_8197F \ + (BIT_MASK_HOST_MSG_E2_8197F << BIT_SHIFT_HOST_MSG_E2_8197F) +#define BIT_CLEAR_HOST_MSG_E2_8197F(x) ((x) & (~BITS_HOST_MSG_E2_8197F)) +#define BIT_GET_HOST_MSG_E2_8197F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E2_8197F) & BIT_MASK_HOST_MSG_E2_8197F) +#define BIT_SET_HOST_MSG_E2_8197F(x, v) \ + (BIT_CLEAR_HOST_MSG_E2_8197F(x) | BIT_HOST_MSG_E2_8197F(v)) + +/* 2 REG_WLLPS_CTRL_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_AFE_CTRL5_8197F */ +#define BIT_BB_DBG_SEL_AFE_SDM_V3_8197F BIT(31) +#define BIT_ORDER_SDM_8197F BIT(30) +#define BIT_RFE_SEL_SDM_8197F BIT(29) + +#define BIT_SHIFT_REF_SEL_8197F 25 +#define BIT_MASK_REF_SEL_8197F 0xf +#define BIT_REF_SEL_8197F(x) \ + (((x) & BIT_MASK_REF_SEL_8197F) << BIT_SHIFT_REF_SEL_8197F) +#define BITS_REF_SEL_8197F (BIT_MASK_REF_SEL_8197F << BIT_SHIFT_REF_SEL_8197F) +#define BIT_CLEAR_REF_SEL_8197F(x) ((x) & (~BITS_REF_SEL_8197F)) +#define BIT_GET_REF_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_REF_SEL_8197F) & BIT_MASK_REF_SEL_8197F) +#define BIT_SET_REF_SEL_8197F(x, v) \ + (BIT_CLEAR_REF_SEL_8197F(x) | BIT_REF_SEL_8197F(v)) + +#define BIT_SHIFT_F0F_SDM_V2_8197F 12 +#define BIT_MASK_F0F_SDM_V2_8197F 0x1fff +#define BIT_F0F_SDM_V2_8197F(x) \ + (((x) & BIT_MASK_F0F_SDM_V2_8197F) << BIT_SHIFT_F0F_SDM_V2_8197F) +#define BITS_F0F_SDM_V2_8197F \ + (BIT_MASK_F0F_SDM_V2_8197F << BIT_SHIFT_F0F_SDM_V2_8197F) +#define BIT_CLEAR_F0F_SDM_V2_8197F(x) ((x) & (~BITS_F0F_SDM_V2_8197F)) +#define BIT_GET_F0F_SDM_V2_8197F(x) \ + (((x) >> BIT_SHIFT_F0F_SDM_V2_8197F) & BIT_MASK_F0F_SDM_V2_8197F) +#define BIT_SET_F0F_SDM_V2_8197F(x, v) \ + (BIT_CLEAR_F0F_SDM_V2_8197F(x) | BIT_F0F_SDM_V2_8197F(v)) + +#define BIT_SHIFT_F0N_SDM_V2_8197F 9 +#define BIT_MASK_F0N_SDM_V2_8197F 0x7 +#define BIT_F0N_SDM_V2_8197F(x) \ + (((x) & BIT_MASK_F0N_SDM_V2_8197F) << BIT_SHIFT_F0N_SDM_V2_8197F) +#define BITS_F0N_SDM_V2_8197F \ + (BIT_MASK_F0N_SDM_V2_8197F << BIT_SHIFT_F0N_SDM_V2_8197F) +#define BIT_CLEAR_F0N_SDM_V2_8197F(x) ((x) & (~BITS_F0N_SDM_V2_8197F)) +#define BIT_GET_F0N_SDM_V2_8197F(x) \ + (((x) >> BIT_SHIFT_F0N_SDM_V2_8197F) & BIT_MASK_F0N_SDM_V2_8197F) +#define BIT_SET_F0N_SDM_V2_8197F(x, v) \ + (BIT_CLEAR_F0N_SDM_V2_8197F(x) | BIT_F0N_SDM_V2_8197F(v)) + +#define BIT_SHIFT_DIVN_SDM_V2_8197F 3 +#define BIT_MASK_DIVN_SDM_V2_8197F 0x3f +#define BIT_DIVN_SDM_V2_8197F(x) \ + (((x) & BIT_MASK_DIVN_SDM_V2_8197F) << BIT_SHIFT_DIVN_SDM_V2_8197F) +#define BITS_DIVN_SDM_V2_8197F \ + (BIT_MASK_DIVN_SDM_V2_8197F << BIT_SHIFT_DIVN_SDM_V2_8197F) +#define BIT_CLEAR_DIVN_SDM_V2_8197F(x) ((x) & (~BITS_DIVN_SDM_V2_8197F)) +#define BIT_GET_DIVN_SDM_V2_8197F(x) \ + (((x) >> BIT_SHIFT_DIVN_SDM_V2_8197F) & BIT_MASK_DIVN_SDM_V2_8197F) +#define BIT_SET_DIVN_SDM_V2_8197F(x, v) \ + (BIT_CLEAR_DIVN_SDM_V2_8197F(x) | BIT_DIVN_SDM_V2_8197F(v)) + +#define BIT_SHIFT_DITHER_SDM_V2_8197F 0 +#define BIT_MASK_DITHER_SDM_V2_8197F 0x7 +#define BIT_DITHER_SDM_V2_8197F(x) \ + (((x) & BIT_MASK_DITHER_SDM_V2_8197F) << BIT_SHIFT_DITHER_SDM_V2_8197F) +#define BITS_DITHER_SDM_V2_8197F \ + (BIT_MASK_DITHER_SDM_V2_8197F << BIT_SHIFT_DITHER_SDM_V2_8197F) +#define BIT_CLEAR_DITHER_SDM_V2_8197F(x) ((x) & (~BITS_DITHER_SDM_V2_8197F)) +#define BIT_GET_DITHER_SDM_V2_8197F(x) \ + (((x) >> BIT_SHIFT_DITHER_SDM_V2_8197F) & BIT_MASK_DITHER_SDM_V2_8197F) +#define BIT_SET_DITHER_SDM_V2_8197F(x, v) \ + (BIT_CLEAR_DITHER_SDM_V2_8197F(x) | BIT_DITHER_SDM_V2_8197F(v)) + +/* 2 REG_GPIO_DEBOUNCE_CTRL_8197F */ +#define BIT_WLGP_DBC1EN_8197F BIT(15) + +#define BIT_SHIFT_WLGP_DBC1_8197F 8 +#define BIT_MASK_WLGP_DBC1_8197F 0xf +#define BIT_WLGP_DBC1_8197F(x) \ + (((x) & BIT_MASK_WLGP_DBC1_8197F) << BIT_SHIFT_WLGP_DBC1_8197F) +#define BITS_WLGP_DBC1_8197F \ + (BIT_MASK_WLGP_DBC1_8197F << BIT_SHIFT_WLGP_DBC1_8197F) +#define BIT_CLEAR_WLGP_DBC1_8197F(x) ((x) & (~BITS_WLGP_DBC1_8197F)) +#define BIT_GET_WLGP_DBC1_8197F(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC1_8197F) & BIT_MASK_WLGP_DBC1_8197F) +#define BIT_SET_WLGP_DBC1_8197F(x, v) \ + (BIT_CLEAR_WLGP_DBC1_8197F(x) | BIT_WLGP_DBC1_8197F(v)) + +#define BIT_WLGP_DBC0EN_8197F BIT(7) + +#define BIT_SHIFT_WLGP_DBC0_8197F 0 +#define BIT_MASK_WLGP_DBC0_8197F 0xf +#define BIT_WLGP_DBC0_8197F(x) \ + (((x) & BIT_MASK_WLGP_DBC0_8197F) << BIT_SHIFT_WLGP_DBC0_8197F) +#define BITS_WLGP_DBC0_8197F \ + (BIT_MASK_WLGP_DBC0_8197F << BIT_SHIFT_WLGP_DBC0_8197F) +#define BIT_CLEAR_WLGP_DBC0_8197F(x) ((x) & (~BITS_WLGP_DBC0_8197F)) +#define BIT_GET_WLGP_DBC0_8197F(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC0_8197F) & BIT_MASK_WLGP_DBC0_8197F) +#define BIT_SET_WLGP_DBC0_8197F(x, v) \ + (BIT_CLEAR_WLGP_DBC0_8197F(x) | BIT_WLGP_DBC0_8197F(v)) + +/* 2 REG_RPWM2_8197F */ + +#define BIT_SHIFT_RPWM2_8197F 16 +#define BIT_MASK_RPWM2_8197F 0xffff +#define BIT_RPWM2_8197F(x) \ + (((x) & BIT_MASK_RPWM2_8197F) << BIT_SHIFT_RPWM2_8197F) +#define BITS_RPWM2_8197F (BIT_MASK_RPWM2_8197F << BIT_SHIFT_RPWM2_8197F) +#define BIT_CLEAR_RPWM2_8197F(x) ((x) & (~BITS_RPWM2_8197F)) +#define BIT_GET_RPWM2_8197F(x) \ + (((x) >> BIT_SHIFT_RPWM2_8197F) & BIT_MASK_RPWM2_8197F) +#define BIT_SET_RPWM2_8197F(x, v) \ + (BIT_CLEAR_RPWM2_8197F(x) | BIT_RPWM2_8197F(v)) + +/* 2 REG_SYSON_FSM_MON_8197F */ + +#define BIT_SHIFT_FSM_MON_SEL_8197F 24 +#define BIT_MASK_FSM_MON_SEL_8197F 0x7 +#define BIT_FSM_MON_SEL_8197F(x) \ + (((x) & BIT_MASK_FSM_MON_SEL_8197F) << BIT_SHIFT_FSM_MON_SEL_8197F) +#define BITS_FSM_MON_SEL_8197F \ + (BIT_MASK_FSM_MON_SEL_8197F << BIT_SHIFT_FSM_MON_SEL_8197F) +#define BIT_CLEAR_FSM_MON_SEL_8197F(x) ((x) & (~BITS_FSM_MON_SEL_8197F)) +#define BIT_GET_FSM_MON_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_FSM_MON_SEL_8197F) & BIT_MASK_FSM_MON_SEL_8197F) +#define BIT_SET_FSM_MON_SEL_8197F(x, v) \ + (BIT_CLEAR_FSM_MON_SEL_8197F(x) | BIT_FSM_MON_SEL_8197F(v)) + +#define BIT_DOP_ELDO_8197F BIT(23) +#define BIT_FSM_MON_UPD_8197F BIT(15) + +#define BIT_SHIFT_FSM_PAR_8197F 0 +#define BIT_MASK_FSM_PAR_8197F 0x7fff +#define BIT_FSM_PAR_8197F(x) \ + (((x) & BIT_MASK_FSM_PAR_8197F) << BIT_SHIFT_FSM_PAR_8197F) +#define BITS_FSM_PAR_8197F (BIT_MASK_FSM_PAR_8197F << BIT_SHIFT_FSM_PAR_8197F) +#define BIT_CLEAR_FSM_PAR_8197F(x) ((x) & (~BITS_FSM_PAR_8197F)) +#define BIT_GET_FSM_PAR_8197F(x) \ + (((x) >> BIT_SHIFT_FSM_PAR_8197F) & BIT_MASK_FSM_PAR_8197F) +#define BIT_SET_FSM_PAR_8197F(x, v) \ + (BIT_CLEAR_FSM_PAR_8197F(x) | BIT_FSM_PAR_8197F(v)) + +/* 2 REG_AFE_CTRL6_8197F */ + +#define BIT_SHIFT_TSFT_SEL_V1_8197F 0 +#define BIT_MASK_TSFT_SEL_V1_8197F 0x7 +#define BIT_TSFT_SEL_V1_8197F(x) \ + (((x) & BIT_MASK_TSFT_SEL_V1_8197F) << BIT_SHIFT_TSFT_SEL_V1_8197F) +#define BITS_TSFT_SEL_V1_8197F \ + (BIT_MASK_TSFT_SEL_V1_8197F << BIT_SHIFT_TSFT_SEL_V1_8197F) +#define BIT_CLEAR_TSFT_SEL_V1_8197F(x) ((x) & (~BITS_TSFT_SEL_V1_8197F)) +#define BIT_GET_TSFT_SEL_V1_8197F(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_V1_8197F) & BIT_MASK_TSFT_SEL_V1_8197F) +#define BIT_SET_TSFT_SEL_V1_8197F(x, v) \ + (BIT_CLEAR_TSFT_SEL_V1_8197F(x) | BIT_TSFT_SEL_V1_8197F(v)) + +/* 2 REG_PMC_DBG_CTRL1_8197F */ +#define BIT_BT_INT_EN_8197F BIT(31) + +#define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8197F 16 +#define BIT_MASK_RD_WR_WIFI_BT_INFO_8197F 0x7fff +#define BIT_RD_WR_WIFI_BT_INFO_8197F(x) \ + (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8197F) \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8197F) +#define BITS_RD_WR_WIFI_BT_INFO_8197F \ + (BIT_MASK_RD_WR_WIFI_BT_INFO_8197F \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8197F) +#define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8197F(x) \ + ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8197F)) +#define BIT_GET_RD_WR_WIFI_BT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8197F) & \ + BIT_MASK_RD_WR_WIFI_BT_INFO_8197F) +#define BIT_SET_RD_WR_WIFI_BT_INFO_8197F(x, v) \ + (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8197F(x) | \ + BIT_RD_WR_WIFI_BT_INFO_8197F(v)) + +#define BIT_PMC_WR_OVF_8197F BIT(8) + +#define BIT_SHIFT_WLPMC_ERRINT_8197F 0 +#define BIT_MASK_WLPMC_ERRINT_8197F 0xff +#define BIT_WLPMC_ERRINT_8197F(x) \ + (((x) & BIT_MASK_WLPMC_ERRINT_8197F) << BIT_SHIFT_WLPMC_ERRINT_8197F) +#define BITS_WLPMC_ERRINT_8197F \ + (BIT_MASK_WLPMC_ERRINT_8197F << BIT_SHIFT_WLPMC_ERRINT_8197F) +#define BIT_CLEAR_WLPMC_ERRINT_8197F(x) ((x) & (~BITS_WLPMC_ERRINT_8197F)) +#define BIT_GET_WLPMC_ERRINT_8197F(x) \ + (((x) >> BIT_SHIFT_WLPMC_ERRINT_8197F) & BIT_MASK_WLPMC_ERRINT_8197F) +#define BIT_SET_WLPMC_ERRINT_8197F(x, v) \ + (BIT_CLEAR_WLPMC_ERRINT_8197F(x) | BIT_WLPMC_ERRINT_8197F(v)) + +/* 2 REG_AFE_CTRL7_8197F */ + +#define BIT_SHIFT_SEL_V_8197F 30 +#define BIT_MASK_SEL_V_8197F 0x3 +#define BIT_SEL_V_8197F(x) \ + (((x) & BIT_MASK_SEL_V_8197F) << BIT_SHIFT_SEL_V_8197F) +#define BITS_SEL_V_8197F (BIT_MASK_SEL_V_8197F << BIT_SHIFT_SEL_V_8197F) +#define BIT_CLEAR_SEL_V_8197F(x) ((x) & (~BITS_SEL_V_8197F)) +#define BIT_GET_SEL_V_8197F(x) \ + (((x) >> BIT_SHIFT_SEL_V_8197F) & BIT_MASK_SEL_V_8197F) +#define BIT_SET_SEL_V_8197F(x, v) \ + (BIT_CLEAR_SEL_V_8197F(x) | BIT_SEL_V_8197F(v)) + +#define BIT_SEL_LDO_PC_8197F BIT(29) + +#define BIT_SHIFT_CK_MON_SEL_V2_8197F 26 +#define BIT_MASK_CK_MON_SEL_V2_8197F 0x7 +#define BIT_CK_MON_SEL_V2_8197F(x) \ + (((x) & BIT_MASK_CK_MON_SEL_V2_8197F) << BIT_SHIFT_CK_MON_SEL_V2_8197F) +#define BITS_CK_MON_SEL_V2_8197F \ + (BIT_MASK_CK_MON_SEL_V2_8197F << BIT_SHIFT_CK_MON_SEL_V2_8197F) +#define BIT_CLEAR_CK_MON_SEL_V2_8197F(x) ((x) & (~BITS_CK_MON_SEL_V2_8197F)) +#define BIT_GET_CK_MON_SEL_V2_8197F(x) \ + (((x) >> BIT_SHIFT_CK_MON_SEL_V2_8197F) & BIT_MASK_CK_MON_SEL_V2_8197F) +#define BIT_SET_CK_MON_SEL_V2_8197F(x, v) \ + (BIT_CLEAR_CK_MON_SEL_V2_8197F(x) | BIT_CK_MON_SEL_V2_8197F(v)) + +#define BIT_CK_MON_EN_8197F BIT(25) +#define BIT_FREF_EDGE_8197F BIT(24) +#define BIT_CK320M_EN_8197F BIT(23) +#define BIT_CK_5M_EN_8197F BIT(22) +#define BIT_TESTEN_8197F BIT(21) + +/* 2 REG_HIMR0_8197F */ +#define BIT_TIMEOUT_INTERRUPT2_MASK_8197F BIT(31) +#define BIT_TIMEOUT_INTERRUTP1_MASK_8197F BIT(30) +#define BIT_PSTIMEOUT_MSK_8197F BIT(29) +#define BIT_GTINT4_MSK_8197F BIT(28) +#define BIT_GTINT3_MSK_8197F BIT(27) +#define BIT_TXBCN0ERR_MSK_8197F BIT(26) +#define BIT_TXBCN0OK_MSK_8197F BIT(25) +#define BIT_TSF_BIT32_TOGGLE_MSK_8197F BIT(24) +#define BIT_BCNDMAINT0_MSK_8197F BIT(20) +#define BIT_BCNDERR0_MSK_8197F BIT(16) +#define BIT_HSISR_IND_ON_INT_MSK_8197F BIT(15) +#define BIT_HISR3_IND_INT_MSK_8197F BIT(14) +#define BIT_HISR2_IND_INT_MSK_8197F BIT(13) +#define BIT_CTWEND_MSK_8197F BIT(12) +#define BIT_HISR1_IND_MSK_8197F BIT(11) +#define BIT_C2HCMD_MSK_8197F BIT(10) +#define BIT_CPWM2_MSK_8197F BIT(9) +#define BIT_CPWM_MSK_8197F BIT(8) +#define BIT_HIGHDOK_MSK_8197F BIT(7) +#define BIT_MGTDOK_MSK_8197F BIT(6) +#define BIT_BKDOK_MSK_8197F BIT(5) +#define BIT_BEDOK_MSK_8197F BIT(4) +#define BIT_VIDOK_MSK_8197F BIT(3) +#define BIT_VODOK_MSK_8197F BIT(2) +#define BIT_RDU_MSK_8197F BIT(1) +#define BIT_RXOK_MSK_8197F BIT(0) + +/* 2 REG_HISR0_8197F */ +#define BIT_PSTIMEOUT2_8197F BIT(31) +#define BIT_PSTIMEOUT1_8197F BIT(30) +#define BIT_PSTIMEOUT_8197F BIT(29) +#define BIT_GTINT4_8197F BIT(28) +#define BIT_GTINT3_8197F BIT(27) +#define BIT_TXBCN0ERR_8197F BIT(26) +#define BIT_TXBCN0OK_8197F BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8197F BIT(24) +#define BIT_BCNDMAINT0_8197F BIT(20) +#define BIT_BCNDERR0_8197F BIT(16) +#define BIT_HSISR_IND_ON_INT_8197F BIT(15) +#define BIT_HISR3_IND_INT_8197F BIT(14) +#define BIT_HISR2_IND_INT_8197F BIT(13) +#define BIT_CTWEND_8197F BIT(12) +#define BIT_HISR1_IND_INT_8197F BIT(11) +#define BIT_C2HCMD_8197F BIT(10) +#define BIT_CPWM2_8197F BIT(9) +#define BIT_CPWM_8197F BIT(8) +#define BIT_HIGHDOK_8197F BIT(7) +#define BIT_MGTDOK_8197F BIT(6) +#define BIT_BKDOK_8197F BIT(5) +#define BIT_BEDOK_8197F BIT(4) +#define BIT_VIDOK_8197F BIT(3) +#define BIT_VODOK_8197F BIT(2) +#define BIT_RDU_8197F BIT(1) +#define BIT_RXOK_8197F BIT(0) + +/* 2 REG_HIMR1_8197F */ +#define BIT_BTON_STS_UPDATE_MSK_8197F BIT(29) +#define BIT_MCU_ERR_MASK_8197F BIT(28) +#define BIT_BCNDMAINT7__MSK_8197F BIT(27) +#define BIT_BCNDMAINT6__MSK_8197F BIT(26) +#define BIT_BCNDMAINT5__MSK_8197F BIT(25) +#define BIT_BCNDMAINT4__MSK_8197F BIT(24) +#define BIT_BCNDMAINT3_MSK_8197F BIT(23) +#define BIT_BCNDMAINT2_MSK_8197F BIT(22) +#define BIT_BCNDMAINT1_MSK_8197F BIT(21) +#define BIT_BCNDERR7_MSK_8197F BIT(20) +#define BIT_BCNDERR6_MSK_8197F BIT(19) +#define BIT_BCNDERR5_MSK_8197F BIT(18) +#define BIT_BCNDERR4_MSK_8197F BIT(17) +#define BIT_BCNDERR3_MSK_8197F BIT(16) +#define BIT_BCNDERR2_MSK_8197F BIT(15) +#define BIT_BCNDERR1_MSK_8197F BIT(14) +#define BIT_ATIMEND_E_MSK_8197F BIT(13) +#define BIT_ATIMEND__MSK_8197F BIT(12) +#define BIT_TXERR_MSK_8197F BIT(11) +#define BIT_RXERR_MSK_8197F BIT(10) +#define BIT_TXFOVW_MSK_8197F BIT(9) +#define BIT_FOVW_MSK_8197F BIT(8) + +/* 2 REG_HISR1_8197F */ +#define BIT_BTON_STS_UPDATE_INT_8197F BIT(29) +#define BIT_MCU_ERR_8197F BIT(28) +#define BIT_BCNDMAINT7_8197F BIT(27) +#define BIT_BCNDMAINT6_8197F BIT(26) +#define BIT_BCNDMAINT5_8197F BIT(25) +#define BIT_BCNDMAINT4_8197F BIT(24) +#define BIT_BCNDMAINT3_8197F BIT(23) +#define BIT_BCNDMAINT2_8197F BIT(22) +#define BIT_BCNDMAINT1_8197F BIT(21) +#define BIT_BCNDERR7_8197F BIT(20) +#define BIT_BCNDERR6_8197F BIT(19) +#define BIT_BCNDERR5_8197F BIT(18) +#define BIT_BCNDERR4_8197F BIT(17) +#define BIT_BCNDERR3_8197F BIT(16) +#define BIT_BCNDERR2_8197F BIT(15) +#define BIT_BCNDERR1_8197F BIT(14) +#define BIT_ATIMEND_E_8197F BIT(13) +#define BIT_ATIMEND_8197F BIT(12) +#define BIT_TXERR_INT_8197F BIT(11) +#define BIT_RXERR_INT_8197F BIT(10) +#define BIT_TXFOVW_8197F BIT(9) +#define BIT_FOVW_8197F BIT(8) + +/* 2 REG_DBG_PORT_SEL_8197F */ + +#define BIT_SHIFT_DEBUG_ST_8197F 0 +#define BIT_MASK_DEBUG_ST_8197F 0xffffffffL +#define BIT_DEBUG_ST_8197F(x) \ + (((x) & BIT_MASK_DEBUG_ST_8197F) << BIT_SHIFT_DEBUG_ST_8197F) +#define BITS_DEBUG_ST_8197F \ + (BIT_MASK_DEBUG_ST_8197F << BIT_SHIFT_DEBUG_ST_8197F) +#define BIT_CLEAR_DEBUG_ST_8197F(x) ((x) & (~BITS_DEBUG_ST_8197F)) +#define BIT_GET_DEBUG_ST_8197F(x) \ + (((x) >> BIT_SHIFT_DEBUG_ST_8197F) & BIT_MASK_DEBUG_ST_8197F) +#define BIT_SET_DEBUG_ST_8197F(x, v) \ + (BIT_CLEAR_DEBUG_ST_8197F(x) | BIT_DEBUG_ST_8197F(v)) + +/* 2 REG_PAD_CTRL2_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_LD_B12V_EN_V1_8197F BIT(7) +#define BIT_EECS_IOSEL_V1_8197F BIT(6) +#define BIT_EECS_DATA_O_V1_8197F BIT(5) +#define BIT_EECS_DATA_I_V1_8197F BIT(4) +#define BIT_EESK_IOSEL_V1_8197F BIT(2) +#define BIT_EESK_DATA_O_V1_8197F BIT(1) +#define BIT_EESK_DATA_I_V1_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_PMC_DBG_CTRL2_8197F */ + +#define BIT_SHIFT_EFUSE_BURN_GNT_8197F 24 +#define BIT_MASK_EFUSE_BURN_GNT_8197F 0xff +#define BIT_EFUSE_BURN_GNT_8197F(x) \ + (((x) & BIT_MASK_EFUSE_BURN_GNT_8197F) \ + << BIT_SHIFT_EFUSE_BURN_GNT_8197F) +#define BITS_EFUSE_BURN_GNT_8197F \ + (BIT_MASK_EFUSE_BURN_GNT_8197F << BIT_SHIFT_EFUSE_BURN_GNT_8197F) +#define BIT_CLEAR_EFUSE_BURN_GNT_8197F(x) ((x) & (~BITS_EFUSE_BURN_GNT_8197F)) +#define BIT_GET_EFUSE_BURN_GNT_8197F(x) \ + (((x) >> BIT_SHIFT_EFUSE_BURN_GNT_8197F) & \ + BIT_MASK_EFUSE_BURN_GNT_8197F) +#define BIT_SET_EFUSE_BURN_GNT_8197F(x, v) \ + (BIT_CLEAR_EFUSE_BURN_GNT_8197F(x) | BIT_EFUSE_BURN_GNT_8197F(v)) + +#define BIT_STOP_WL_PMC_8197F BIT(9) +#define BIT_STOP_SYM_PMC_8197F BIT(8) +#define BIT_REG_RST_WLPMC_8197F BIT(5) +#define BIT_REG_RST_PD12N_8197F BIT(4) +#define BIT_SYSON_DIS_WLREG_WRMSK_8197F BIT(3) +#define BIT_SYSON_DIS_PMCREG_WRMSK_8197F BIT(2) + +#define BIT_SHIFT_SYSON_REG_ARB_8197F 0 +#define BIT_MASK_SYSON_REG_ARB_8197F 0x3 +#define BIT_SYSON_REG_ARB_8197F(x) \ + (((x) & BIT_MASK_SYSON_REG_ARB_8197F) << BIT_SHIFT_SYSON_REG_ARB_8197F) +#define BITS_SYSON_REG_ARB_8197F \ + (BIT_MASK_SYSON_REG_ARB_8197F << BIT_SHIFT_SYSON_REG_ARB_8197F) +#define BIT_CLEAR_SYSON_REG_ARB_8197F(x) ((x) & (~BITS_SYSON_REG_ARB_8197F)) +#define BIT_GET_SYSON_REG_ARB_8197F(x) \ + (((x) >> BIT_SHIFT_SYSON_REG_ARB_8197F) & BIT_MASK_SYSON_REG_ARB_8197F) +#define BIT_SET_SYSON_REG_ARB_8197F(x, v) \ + (BIT_CLEAR_SYSON_REG_ARB_8197F(x) | BIT_SYSON_REG_ARB_8197F(v)) + +/* 2 REG_BIST_CTRL_8197F */ +#define BIT_BIST_USB_DIS_8197F BIT(27) +#define BIT_BIST_PCI_DIS_8197F BIT(26) +#define BIT_BIST_BT_DIS_8197F BIT(25) +#define BIT_BIST_WL_DIS_8197F BIT(24) + +#define BIT_SHIFT_BIST_RPT_SEL_8197F 16 +#define BIT_MASK_BIST_RPT_SEL_8197F 0xf +#define BIT_BIST_RPT_SEL_8197F(x) \ + (((x) & BIT_MASK_BIST_RPT_SEL_8197F) << BIT_SHIFT_BIST_RPT_SEL_8197F) +#define BITS_BIST_RPT_SEL_8197F \ + (BIT_MASK_BIST_RPT_SEL_8197F << BIT_SHIFT_BIST_RPT_SEL_8197F) +#define BIT_CLEAR_BIST_RPT_SEL_8197F(x) ((x) & (~BITS_BIST_RPT_SEL_8197F)) +#define BIT_GET_BIST_RPT_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_BIST_RPT_SEL_8197F) & BIT_MASK_BIST_RPT_SEL_8197F) +#define BIT_SET_BIST_RPT_SEL_8197F(x, v) \ + (BIT_CLEAR_BIST_RPT_SEL_8197F(x) | BIT_BIST_RPT_SEL_8197F(v)) + +#define BIT_BIST_RESUME_PS_8197F BIT(4) +#define BIT_BIST_RESUME_8197F BIT(3) +#define BIT_BIST_NORMAL_8197F BIT(2) +#define BIT_BIST_RSTN_8197F BIT(1) +#define BIT_BIST_CLK_EN_8197F BIT(0) + +/* 2 REG_BIST_RPT_8197F */ + +#define BIT_SHIFT_MBIST_REPORT_8197F 0 +#define BIT_MASK_MBIST_REPORT_8197F 0xffffffffL +#define BIT_MBIST_REPORT_8197F(x) \ + (((x) & BIT_MASK_MBIST_REPORT_8197F) << BIT_SHIFT_MBIST_REPORT_8197F) +#define BITS_MBIST_REPORT_8197F \ + (BIT_MASK_MBIST_REPORT_8197F << BIT_SHIFT_MBIST_REPORT_8197F) +#define BIT_CLEAR_MBIST_REPORT_8197F(x) ((x) & (~BITS_MBIST_REPORT_8197F)) +#define BIT_GET_MBIST_REPORT_8197F(x) \ + (((x) >> BIT_SHIFT_MBIST_REPORT_8197F) & BIT_MASK_MBIST_REPORT_8197F) +#define BIT_SET_MBIST_REPORT_8197F(x, v) \ + (BIT_CLEAR_MBIST_REPORT_8197F(x) | BIT_MBIST_REPORT_8197F(v)) + +/* 2 REG_MEM_CTRL_8197F */ +#define BIT_UMEM_RME_8197F BIT(31) + +#define BIT_SHIFT_BT_SPRAM_8197F 28 +#define BIT_MASK_BT_SPRAM_8197F 0x3 +#define BIT_BT_SPRAM_8197F(x) \ + (((x) & BIT_MASK_BT_SPRAM_8197F) << BIT_SHIFT_BT_SPRAM_8197F) +#define BITS_BT_SPRAM_8197F \ + (BIT_MASK_BT_SPRAM_8197F << BIT_SHIFT_BT_SPRAM_8197F) +#define BIT_CLEAR_BT_SPRAM_8197F(x) ((x) & (~BITS_BT_SPRAM_8197F)) +#define BIT_GET_BT_SPRAM_8197F(x) \ + (((x) >> BIT_SHIFT_BT_SPRAM_8197F) & BIT_MASK_BT_SPRAM_8197F) +#define BIT_SET_BT_SPRAM_8197F(x, v) \ + (BIT_CLEAR_BT_SPRAM_8197F(x) | BIT_BT_SPRAM_8197F(v)) + +#define BIT_SHIFT_BT_ROM_8197F 24 +#define BIT_MASK_BT_ROM_8197F 0xf +#define BIT_BT_ROM_8197F(x) \ + (((x) & BIT_MASK_BT_ROM_8197F) << BIT_SHIFT_BT_ROM_8197F) +#define BITS_BT_ROM_8197F (BIT_MASK_BT_ROM_8197F << BIT_SHIFT_BT_ROM_8197F) +#define BIT_CLEAR_BT_ROM_8197F(x) ((x) & (~BITS_BT_ROM_8197F)) +#define BIT_GET_BT_ROM_8197F(x) \ + (((x) >> BIT_SHIFT_BT_ROM_8197F) & BIT_MASK_BT_ROM_8197F) +#define BIT_SET_BT_ROM_8197F(x, v) \ + (BIT_CLEAR_BT_ROM_8197F(x) | BIT_BT_ROM_8197F(v)) + +#define BIT_SHIFT_PCI_DPRAM_8197F 10 +#define BIT_MASK_PCI_DPRAM_8197F 0x3 +#define BIT_PCI_DPRAM_8197F(x) \ + (((x) & BIT_MASK_PCI_DPRAM_8197F) << BIT_SHIFT_PCI_DPRAM_8197F) +#define BITS_PCI_DPRAM_8197F \ + (BIT_MASK_PCI_DPRAM_8197F << BIT_SHIFT_PCI_DPRAM_8197F) +#define BIT_CLEAR_PCI_DPRAM_8197F(x) ((x) & (~BITS_PCI_DPRAM_8197F)) +#define BIT_GET_PCI_DPRAM_8197F(x) \ + (((x) >> BIT_SHIFT_PCI_DPRAM_8197F) & BIT_MASK_PCI_DPRAM_8197F) +#define BIT_SET_PCI_DPRAM_8197F(x, v) \ + (BIT_CLEAR_PCI_DPRAM_8197F(x) | BIT_PCI_DPRAM_8197F(v)) + +#define BIT_SHIFT_PCI_SPRAM_8197F 8 +#define BIT_MASK_PCI_SPRAM_8197F 0x3 +#define BIT_PCI_SPRAM_8197F(x) \ + (((x) & BIT_MASK_PCI_SPRAM_8197F) << BIT_SHIFT_PCI_SPRAM_8197F) +#define BITS_PCI_SPRAM_8197F \ + (BIT_MASK_PCI_SPRAM_8197F << BIT_SHIFT_PCI_SPRAM_8197F) +#define BIT_CLEAR_PCI_SPRAM_8197F(x) ((x) & (~BITS_PCI_SPRAM_8197F)) +#define BIT_GET_PCI_SPRAM_8197F(x) \ + (((x) >> BIT_SHIFT_PCI_SPRAM_8197F) & BIT_MASK_PCI_SPRAM_8197F) +#define BIT_SET_PCI_SPRAM_8197F(x, v) \ + (BIT_CLEAR_PCI_SPRAM_8197F(x) | BIT_PCI_SPRAM_8197F(v)) + +#define BIT_SHIFT_USB_SPRAM_8197F 6 +#define BIT_MASK_USB_SPRAM_8197F 0x3 +#define BIT_USB_SPRAM_8197F(x) \ + (((x) & BIT_MASK_USB_SPRAM_8197F) << BIT_SHIFT_USB_SPRAM_8197F) +#define BITS_USB_SPRAM_8197F \ + (BIT_MASK_USB_SPRAM_8197F << BIT_SHIFT_USB_SPRAM_8197F) +#define BIT_CLEAR_USB_SPRAM_8197F(x) ((x) & (~BITS_USB_SPRAM_8197F)) +#define BIT_GET_USB_SPRAM_8197F(x) \ + (((x) >> BIT_SHIFT_USB_SPRAM_8197F) & BIT_MASK_USB_SPRAM_8197F) +#define BIT_SET_USB_SPRAM_8197F(x, v) \ + (BIT_CLEAR_USB_SPRAM_8197F(x) | BIT_USB_SPRAM_8197F(v)) + +#define BIT_SHIFT_USB_SPRF_8197F 4 +#define BIT_MASK_USB_SPRF_8197F 0x3 +#define BIT_USB_SPRF_8197F(x) \ + (((x) & BIT_MASK_USB_SPRF_8197F) << BIT_SHIFT_USB_SPRF_8197F) +#define BITS_USB_SPRF_8197F \ + (BIT_MASK_USB_SPRF_8197F << BIT_SHIFT_USB_SPRF_8197F) +#define BIT_CLEAR_USB_SPRF_8197F(x) ((x) & (~BITS_USB_SPRF_8197F)) +#define BIT_GET_USB_SPRF_8197F(x) \ + (((x) >> BIT_SHIFT_USB_SPRF_8197F) & BIT_MASK_USB_SPRF_8197F) +#define BIT_SET_USB_SPRF_8197F(x, v) \ + (BIT_CLEAR_USB_SPRF_8197F(x) | BIT_USB_SPRF_8197F(v)) + +#define BIT_SHIFT_MCU_ROM_8197F 0 +#define BIT_MASK_MCU_ROM_8197F 0xf +#define BIT_MCU_ROM_8197F(x) \ + (((x) & BIT_MASK_MCU_ROM_8197F) << BIT_SHIFT_MCU_ROM_8197F) +#define BITS_MCU_ROM_8197F (BIT_MASK_MCU_ROM_8197F << BIT_SHIFT_MCU_ROM_8197F) +#define BIT_CLEAR_MCU_ROM_8197F(x) ((x) & (~BITS_MCU_ROM_8197F)) +#define BIT_GET_MCU_ROM_8197F(x) \ + (((x) >> BIT_SHIFT_MCU_ROM_8197F) & BIT_MASK_MCU_ROM_8197F) +#define BIT_SET_MCU_ROM_8197F(x, v) \ + (BIT_CLEAR_MCU_ROM_8197F(x) | BIT_MCU_ROM_8197F(v)) + +/* 2 REG_AFE_CTRL8_8197F */ + +#define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4_8197F 26 +#define BIT_MASK_BB_DBG_SEL_AFE_SDM_V4_8197F 0x7 +#define BIT_BB_DBG_SEL_AFE_SDM_V4_8197F(x) \ + (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_V4_8197F) \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4_8197F) +#define BITS_BB_DBG_SEL_AFE_SDM_V4_8197F \ + (BIT_MASK_BB_DBG_SEL_AFE_SDM_V4_8197F \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4_8197F) +#define BIT_CLEAR_BB_DBG_SEL_AFE_SDM_V4_8197F(x) \ + ((x) & (~BITS_BB_DBG_SEL_AFE_SDM_V4_8197F)) +#define BIT_GET_BB_DBG_SEL_AFE_SDM_V4_8197F(x) \ + (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4_8197F) & \ + BIT_MASK_BB_DBG_SEL_AFE_SDM_V4_8197F) +#define BIT_SET_BB_DBG_SEL_AFE_SDM_V4_8197F(x, v) \ + (BIT_CLEAR_BB_DBG_SEL_AFE_SDM_V4_8197F(x) | \ + BIT_BB_DBG_SEL_AFE_SDM_V4_8197F(v)) + +#define BIT_SYN_AGPIO_8197F BIT(20) + +#define BIT_SHIFT_XTAL_SEL_TOK_V2_8197F 0 +#define BIT_MASK_XTAL_SEL_TOK_V2_8197F 0x7 +#define BIT_XTAL_SEL_TOK_V2_8197F(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_V2_8197F) \ + << BIT_SHIFT_XTAL_SEL_TOK_V2_8197F) +#define BITS_XTAL_SEL_TOK_V2_8197F \ + (BIT_MASK_XTAL_SEL_TOK_V2_8197F << BIT_SHIFT_XTAL_SEL_TOK_V2_8197F) +#define BIT_CLEAR_XTAL_SEL_TOK_V2_8197F(x) ((x) & (~BITS_XTAL_SEL_TOK_V2_8197F)) +#define BIT_GET_XTAL_SEL_TOK_V2_8197F(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_V2_8197F) & \ + BIT_MASK_XTAL_SEL_TOK_V2_8197F) +#define BIT_SET_XTAL_SEL_TOK_V2_8197F(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_V2_8197F(x) | BIT_XTAL_SEL_TOK_V2_8197F(v)) + +/* 2 REG_USB_SIE_INTF_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_PCIE_MIO_INTF_8197F */ +#define BIT_PCIE_MIO_BYIOREG_8197F BIT(13) +#define BIT_PCIE_MIO_RE_8197F BIT(12) + +#define BIT_SHIFT_PCIE_MIO_WE_8197F 8 +#define BIT_MASK_PCIE_MIO_WE_8197F 0xf +#define BIT_PCIE_MIO_WE_8197F(x) \ + (((x) & BIT_MASK_PCIE_MIO_WE_8197F) << BIT_SHIFT_PCIE_MIO_WE_8197F) +#define BITS_PCIE_MIO_WE_8197F \ + (BIT_MASK_PCIE_MIO_WE_8197F << BIT_SHIFT_PCIE_MIO_WE_8197F) +#define BIT_CLEAR_PCIE_MIO_WE_8197F(x) ((x) & (~BITS_PCIE_MIO_WE_8197F)) +#define BIT_GET_PCIE_MIO_WE_8197F(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_WE_8197F) & BIT_MASK_PCIE_MIO_WE_8197F) +#define BIT_SET_PCIE_MIO_WE_8197F(x, v) \ + (BIT_CLEAR_PCIE_MIO_WE_8197F(x) | BIT_PCIE_MIO_WE_8197F(v)) + +#define BIT_SHIFT_PCIE_MIO_ADDR_8197F 0 +#define BIT_MASK_PCIE_MIO_ADDR_8197F 0xff +#define BIT_PCIE_MIO_ADDR_8197F(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_8197F) << BIT_SHIFT_PCIE_MIO_ADDR_8197F) +#define BITS_PCIE_MIO_ADDR_8197F \ + (BIT_MASK_PCIE_MIO_ADDR_8197F << BIT_SHIFT_PCIE_MIO_ADDR_8197F) +#define BIT_CLEAR_PCIE_MIO_ADDR_8197F(x) ((x) & (~BITS_PCIE_MIO_ADDR_8197F)) +#define BIT_GET_PCIE_MIO_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_8197F) & BIT_MASK_PCIE_MIO_ADDR_8197F) +#define BIT_SET_PCIE_MIO_ADDR_8197F(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_8197F(x) | BIT_PCIE_MIO_ADDR_8197F(v)) + +/* 2 REG_PCIE_MIO_INTD_8197F */ + +#define BIT_SHIFT_PCIE_MIO_DATA_8197F 0 +#define BIT_MASK_PCIE_MIO_DATA_8197F 0xffffffffL +#define BIT_PCIE_MIO_DATA_8197F(x) \ + (((x) & BIT_MASK_PCIE_MIO_DATA_8197F) << BIT_SHIFT_PCIE_MIO_DATA_8197F) +#define BITS_PCIE_MIO_DATA_8197F \ + (BIT_MASK_PCIE_MIO_DATA_8197F << BIT_SHIFT_PCIE_MIO_DATA_8197F) +#define BIT_CLEAR_PCIE_MIO_DATA_8197F(x) ((x) & (~BITS_PCIE_MIO_DATA_8197F)) +#define BIT_GET_PCIE_MIO_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_DATA_8197F) & BIT_MASK_PCIE_MIO_DATA_8197F) +#define BIT_SET_PCIE_MIO_DATA_8197F(x, v) \ + (BIT_CLEAR_PCIE_MIO_DATA_8197F(x) | BIT_PCIE_MIO_DATA_8197F(v)) + +/* 2 REG_WLRF1_8197F */ + +/* 2 REG_SYS_CFG1_8197F */ + +#define BIT_SHIFT_TRP_ICFG_8197F 28 +#define BIT_MASK_TRP_ICFG_8197F 0xf +#define BIT_TRP_ICFG_8197F(x) \ + (((x) & BIT_MASK_TRP_ICFG_8197F) << BIT_SHIFT_TRP_ICFG_8197F) +#define BITS_TRP_ICFG_8197F \ + (BIT_MASK_TRP_ICFG_8197F << BIT_SHIFT_TRP_ICFG_8197F) +#define BIT_CLEAR_TRP_ICFG_8197F(x) ((x) & (~BITS_TRP_ICFG_8197F)) +#define BIT_GET_TRP_ICFG_8197F(x) \ + (((x) >> BIT_SHIFT_TRP_ICFG_8197F) & BIT_MASK_TRP_ICFG_8197F) +#define BIT_SET_TRP_ICFG_8197F(x, v) \ + (BIT_CLEAR_TRP_ICFG_8197F(x) | BIT_TRP_ICFG_8197F(v)) + +#define BIT_RF_TYPE_ID_8197F BIT(27) +#define BIT_BD_HCI_SEL_8197F BIT(26) +#define BIT_BD_PKG_SEL_8197F BIT(25) +#define BIT_SPSLDO_SEL_8197F BIT(24) +#define BIT_RTL_ID_8197F BIT(23) +#define BIT_PAD_HWPD_IDN_8197F BIT(22) +#define BIT_TESTMODE_8197F BIT(20) + +#define BIT_SHIFT_VENDOR_ID_8197F 16 +#define BIT_MASK_VENDOR_ID_8197F 0xf +#define BIT_VENDOR_ID_8197F(x) \ + (((x) & BIT_MASK_VENDOR_ID_8197F) << BIT_SHIFT_VENDOR_ID_8197F) +#define BITS_VENDOR_ID_8197F \ + (BIT_MASK_VENDOR_ID_8197F << BIT_SHIFT_VENDOR_ID_8197F) +#define BIT_CLEAR_VENDOR_ID_8197F(x) ((x) & (~BITS_VENDOR_ID_8197F)) +#define BIT_GET_VENDOR_ID_8197F(x) \ + (((x) >> BIT_SHIFT_VENDOR_ID_8197F) & BIT_MASK_VENDOR_ID_8197F) +#define BIT_SET_VENDOR_ID_8197F(x, v) \ + (BIT_CLEAR_VENDOR_ID_8197F(x) | BIT_VENDOR_ID_8197F(v)) + +#define BIT_SHIFT_CHIP_VER_8197F 12 +#define BIT_MASK_CHIP_VER_8197F 0xf +#define BIT_CHIP_VER_8197F(x) \ + (((x) & BIT_MASK_CHIP_VER_8197F) << BIT_SHIFT_CHIP_VER_8197F) +#define BITS_CHIP_VER_8197F \ + (BIT_MASK_CHIP_VER_8197F << BIT_SHIFT_CHIP_VER_8197F) +#define BIT_CLEAR_CHIP_VER_8197F(x) ((x) & (~BITS_CHIP_VER_8197F)) +#define BIT_GET_CHIP_VER_8197F(x) \ + (((x) >> BIT_SHIFT_CHIP_VER_8197F) & BIT_MASK_CHIP_VER_8197F) +#define BIT_SET_CHIP_VER_8197F(x, v) \ + (BIT_CLEAR_CHIP_VER_8197F(x) | BIT_CHIP_VER_8197F(v)) + +#define BIT_BD_MAC1_8197F BIT(10) +#define BIT_BD_MAC2_8197F BIT(9) +#define BIT_SIC_IDLE_8197F BIT(8) +#define BIT_SW_OFFLOAD_EN_8197F BIT(7) +#define BIT_OCP_SHUTDN_8197F BIT(6) +#define BIT_V15_VLD_8197F BIT(5) +#define BIT_PCIRSTB_8197F BIT(4) +#define BIT_PCLK_VLD_8197F BIT(3) +#define BIT_UCLK_VLD_8197F BIT(2) +#define BIT_ACLK_VLD_8197F BIT(1) +#define BIT_XCLK_VLD_8197F BIT(0) + +/* 2 REG_SYS_STATUS1_8197F */ + +#define BIT_SHIFT_RF_RL_ID_8197F 28 +#define BIT_MASK_RF_RL_ID_8197F 0xf +#define BIT_RF_RL_ID_8197F(x) \ + (((x) & BIT_MASK_RF_RL_ID_8197F) << BIT_SHIFT_RF_RL_ID_8197F) +#define BITS_RF_RL_ID_8197F \ + (BIT_MASK_RF_RL_ID_8197F << BIT_SHIFT_RF_RL_ID_8197F) +#define BIT_CLEAR_RF_RL_ID_8197F(x) ((x) & (~BITS_RF_RL_ID_8197F)) +#define BIT_GET_RF_RL_ID_8197F(x) \ + (((x) >> BIT_SHIFT_RF_RL_ID_8197F) & BIT_MASK_RF_RL_ID_8197F) +#define BIT_SET_RF_RL_ID_8197F(x, v) \ + (BIT_CLEAR_RF_RL_ID_8197F(x) | BIT_RF_RL_ID_8197F(v)) + +#define BIT_HPHY_ICFG_8197F BIT(19) + +#define BIT_SHIFT_SEL_0XC0_8197F 16 +#define BIT_MASK_SEL_0XC0_8197F 0x3 +#define BIT_SEL_0XC0_8197F(x) \ + (((x) & BIT_MASK_SEL_0XC0_8197F) << BIT_SHIFT_SEL_0XC0_8197F) +#define BITS_SEL_0XC0_8197F \ + (BIT_MASK_SEL_0XC0_8197F << BIT_SHIFT_SEL_0XC0_8197F) +#define BIT_CLEAR_SEL_0XC0_8197F(x) ((x) & (~BITS_SEL_0XC0_8197F)) +#define BIT_GET_SEL_0XC0_8197F(x) \ + (((x) >> BIT_SHIFT_SEL_0XC0_8197F) & BIT_MASK_SEL_0XC0_8197F) +#define BIT_SET_SEL_0XC0_8197F(x, v) \ + (BIT_CLEAR_SEL_0XC0_8197F(x) | BIT_SEL_0XC0_8197F(v)) + +#define BIT_USB_OPERATION_MODE_8197F BIT(10) +#define BIT_BT_PDN_8197F BIT(9) +#define BIT_AUTO_WLPON_8197F BIT(8) +#define BIT_WL_MODE_8197F BIT(7) +#define BIT_PKG_SEL_HCI_8197F BIT(6) + +#define BIT_SHIFT_HCI_SEL_8197F 4 +#define BIT_MASK_HCI_SEL_8197F 0x3 +#define BIT_HCI_SEL_8197F(x) \ + (((x) & BIT_MASK_HCI_SEL_8197F) << BIT_SHIFT_HCI_SEL_8197F) +#define BITS_HCI_SEL_8197F (BIT_MASK_HCI_SEL_8197F << BIT_SHIFT_HCI_SEL_8197F) +#define BIT_CLEAR_HCI_SEL_8197F(x) ((x) & (~BITS_HCI_SEL_8197F)) +#define BIT_GET_HCI_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_8197F) & BIT_MASK_HCI_SEL_8197F) +#define BIT_SET_HCI_SEL_8197F(x, v) \ + (BIT_CLEAR_HCI_SEL_8197F(x) | BIT_HCI_SEL_8197F(v)) + +#define BIT_SHIFT_PAD_HCI_SEL_8197F 2 +#define BIT_MASK_PAD_HCI_SEL_8197F 0x3 +#define BIT_PAD_HCI_SEL_8197F(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL_8197F) << BIT_SHIFT_PAD_HCI_SEL_8197F) +#define BITS_PAD_HCI_SEL_8197F \ + (BIT_MASK_PAD_HCI_SEL_8197F << BIT_SHIFT_PAD_HCI_SEL_8197F) +#define BIT_CLEAR_PAD_HCI_SEL_8197F(x) ((x) & (~BITS_PAD_HCI_SEL_8197F)) +#define BIT_GET_PAD_HCI_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL_8197F) & BIT_MASK_PAD_HCI_SEL_8197F) +#define BIT_SET_PAD_HCI_SEL_8197F(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL_8197F(x) | BIT_PAD_HCI_SEL_8197F(v)) + +#define BIT_SHIFT_EFS_HCI_SEL_8197F 0 +#define BIT_MASK_EFS_HCI_SEL_8197F 0x3 +#define BIT_EFS_HCI_SEL_8197F(x) \ + (((x) & BIT_MASK_EFS_HCI_SEL_8197F) << BIT_SHIFT_EFS_HCI_SEL_8197F) +#define BITS_EFS_HCI_SEL_8197F \ + (BIT_MASK_EFS_HCI_SEL_8197F << BIT_SHIFT_EFS_HCI_SEL_8197F) +#define BIT_CLEAR_EFS_HCI_SEL_8197F(x) ((x) & (~BITS_EFS_HCI_SEL_8197F)) +#define BIT_GET_EFS_HCI_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_EFS_HCI_SEL_8197F) & BIT_MASK_EFS_HCI_SEL_8197F) +#define BIT_SET_EFS_HCI_SEL_8197F(x, v) \ + (BIT_CLEAR_EFS_HCI_SEL_8197F(x) | BIT_EFS_HCI_SEL_8197F(v)) + +/* 2 REG_SYS_STATUS2_8197F */ +#define BIT_SIO_ALDN_8197F BIT(19) +#define BIT_USB_ALDN_8197F BIT(18) +#define BIT_PCI_ALDN_8197F BIT(17) +#define BIT_SYS_ALDN_8197F BIT(16) + +#define BIT_SHIFT_EPVID1_8197F 8 +#define BIT_MASK_EPVID1_8197F 0xff +#define BIT_EPVID1_8197F(x) \ + (((x) & BIT_MASK_EPVID1_8197F) << BIT_SHIFT_EPVID1_8197F) +#define BITS_EPVID1_8197F (BIT_MASK_EPVID1_8197F << BIT_SHIFT_EPVID1_8197F) +#define BIT_CLEAR_EPVID1_8197F(x) ((x) & (~BITS_EPVID1_8197F)) +#define BIT_GET_EPVID1_8197F(x) \ + (((x) >> BIT_SHIFT_EPVID1_8197F) & BIT_MASK_EPVID1_8197F) +#define BIT_SET_EPVID1_8197F(x, v) \ + (BIT_CLEAR_EPVID1_8197F(x) | BIT_EPVID1_8197F(v)) + +#define BIT_SHIFT_EPVID0_8197F 0 +#define BIT_MASK_EPVID0_8197F 0xff +#define BIT_EPVID0_8197F(x) \ + (((x) & BIT_MASK_EPVID0_8197F) << BIT_SHIFT_EPVID0_8197F) +#define BITS_EPVID0_8197F (BIT_MASK_EPVID0_8197F << BIT_SHIFT_EPVID0_8197F) +#define BIT_CLEAR_EPVID0_8197F(x) ((x) & (~BITS_EPVID0_8197F)) +#define BIT_GET_EPVID0_8197F(x) \ + (((x) >> BIT_SHIFT_EPVID0_8197F) & BIT_MASK_EPVID0_8197F) +#define BIT_SET_EPVID0_8197F(x, v) \ + (BIT_CLEAR_EPVID0_8197F(x) | BIT_EPVID0_8197F(v)) + +/* 2 REG_SYS_CFG2_8197F */ + +#define BIT_SHIFT_HW_ID_8197F 0 +#define BIT_MASK_HW_ID_8197F 0xff +#define BIT_HW_ID_8197F(x) \ + (((x) & BIT_MASK_HW_ID_8197F) << BIT_SHIFT_HW_ID_8197F) +#define BITS_HW_ID_8197F (BIT_MASK_HW_ID_8197F << BIT_SHIFT_HW_ID_8197F) +#define BIT_CLEAR_HW_ID_8197F(x) ((x) & (~BITS_HW_ID_8197F)) +#define BIT_GET_HW_ID_8197F(x) \ + (((x) >> BIT_SHIFT_HW_ID_8197F) & BIT_MASK_HW_ID_8197F) +#define BIT_SET_HW_ID_8197F(x, v) \ + (BIT_CLEAR_HW_ID_8197F(x) | BIT_HW_ID_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SYS_CFG3_8197F */ + +/* 2 REG_SYS_CFG4_8197F */ + +/* 2 REG_CPU_DMEM_CON_8197F */ +#define BIT_ANA_PORT_IDLE_8197F BIT(18) +#define BIT_MAC_PORT_IDLE_8197F BIT(17) +#define BIT_WL_PLATFORM_RST_8197F BIT(16) +#define BIT_WL_SECURITY_CLK_8197F BIT(15) + +#define BIT_SHIFT_CPU_DMEM_CON_8197F 0 +#define BIT_MASK_CPU_DMEM_CON_8197F 0xff +#define BIT_CPU_DMEM_CON_8197F(x) \ + (((x) & BIT_MASK_CPU_DMEM_CON_8197F) << BIT_SHIFT_CPU_DMEM_CON_8197F) +#define BITS_CPU_DMEM_CON_8197F \ + (BIT_MASK_CPU_DMEM_CON_8197F << BIT_SHIFT_CPU_DMEM_CON_8197F) +#define BIT_CLEAR_CPU_DMEM_CON_8197F(x) ((x) & (~BITS_CPU_DMEM_CON_8197F)) +#define BIT_GET_CPU_DMEM_CON_8197F(x) \ + (((x) >> BIT_SHIFT_CPU_DMEM_CON_8197F) & BIT_MASK_CPU_DMEM_CON_8197F) +#define BIT_SET_CPU_DMEM_CON_8197F(x, v) \ + (BIT_CLEAR_CPU_DMEM_CON_8197F(x) | BIT_CPU_DMEM_CON_8197F(v)) + +/* 2 REG_HIMR2_8197F */ +#define BIT_BCNDMAINT_P4_MSK_8197F BIT(31) +#define BIT_BCNDMAINT_P3_MSK_8197F BIT(30) +#define BIT_BCNDMAINT_P2_MSK_8197F BIT(29) +#define BIT_BCNDMAINT_P1_MSK_8197F BIT(28) +#define BIT_ATIMEND7_MSK_8197F BIT(22) +#define BIT_ATIMEND6_MSK_8197F BIT(21) +#define BIT_ATIMEND5_MSK_8197F BIT(20) +#define BIT_ATIMEND4_MSK_8197F BIT(19) +#define BIT_ATIMEND3_MSK_8197F BIT(18) +#define BIT_ATIMEND2_MSK_8197F BIT(17) +#define BIT_ATIMEND1_MSK_8197F BIT(16) +#define BIT_TXBCN7OK_MSK_8197F BIT(14) +#define BIT_TXBCN6OK_MSK_8197F BIT(13) +#define BIT_TXBCN5OK_MSK_8197F BIT(12) +#define BIT_TXBCN4OK_MSK_8197F BIT(11) +#define BIT_TXBCN3OK_MSK_8197F BIT(10) +#define BIT_TXBCN2OK_MSK_8197F BIT(9) +#define BIT_TXBCN1OK_MSK_V1_8197F BIT(8) +#define BIT_TXBCN7ERR_MSK_8197F BIT(6) +#define BIT_TXBCN6ERR_MSK_8197F BIT(5) +#define BIT_TXBCN5ERR_MSK_8197F BIT(4) +#define BIT_TXBCN4ERR_MSK_8197F BIT(3) +#define BIT_TXBCN3ERR_MSK_8197F BIT(2) +#define BIT_TXBCN2ERR_MSK_8197F BIT(1) +#define BIT_TXBCN1ERR_MSK_V1_8197F BIT(0) + +/* 2 REG_HISR2_8197F */ +#define BIT_BCNDMAINT_P4_8197F BIT(31) +#define BIT_BCNDMAINT_P3_8197F BIT(30) +#define BIT_BCNDMAINT_P2_8197F BIT(29) +#define BIT_BCNDMAINT_P1_8197F BIT(28) +#define BIT_ATIMEND7_8197F BIT(22) +#define BIT_ATIMEND6_8197F BIT(21) +#define BIT_ATIMEND5_8197F BIT(20) +#define BIT_ATIMEND4_8197F BIT(19) +#define BIT_ATIMEND3_8197F BIT(18) +#define BIT_ATIMEND2_8197F BIT(17) +#define BIT_ATIMEND1_8197F BIT(16) +#define BIT_TXBCN7OK_8197F BIT(14) +#define BIT_TXBCN6OK_8197F BIT(13) +#define BIT_TXBCN5OK_8197F BIT(12) +#define BIT_TXBCN4OK_8197F BIT(11) +#define BIT_TXBCN3OK_8197F BIT(10) +#define BIT_TXBCN2OK_8197F BIT(9) +#define BIT_TXBCN1OK_8197F BIT(8) +#define BIT_TXBCN7ERR_8197F BIT(6) +#define BIT_TXBCN6ERR_8197F BIT(5) +#define BIT_TXBCN5ERR_8197F BIT(4) +#define BIT_TXBCN4ERR_8197F BIT(3) +#define BIT_TXBCN3ERR_8197F BIT(2) +#define BIT_TXBCN2ERR_8197F BIT(1) +#define BIT_TXBCN1ERR_8197F BIT(0) + +/* 2 REG_HIMR3_8197F */ +#define BIT_SETH2CDOK_MASK_8197F BIT(16) +#define BIT_H2C_CMD_FULL_MASK_8197F BIT(15) +#define BIT_PWR_INT_127_MASK_8197F BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK_8197F BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_MASK_8197F BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_MASK_8197F BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_MAS_8197F BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_MASK_8197F BIT(9) +#define BIT_PWR_INT_127_MASK_V1_8197F BIT(8) +#define BIT_PWR_INT_126TO96_MASK_8197F BIT(7) +#define BIT_PWR_INT_95TO64_MASK_8197F BIT(6) +#define BIT_PWR_INT_63TO32_MASK_8197F BIT(5) +#define BIT_PWR_INT_31TO0_MASK_8197F BIT(4) +#define BIT_DDMA0_LP_INT_MSK_8197F BIT(1) +#define BIT_DDMA0_HP_INT_MSK_8197F BIT(0) + +/* 2 REG_HISR3_8197F */ +#define BIT_SETH2CDOK_8197F BIT(16) +#define BIT_H2C_CMD_FULL_8197F BIT(15) +#define BIT_PWR_INT_127_8197F BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8197F BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8197F BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8197F BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8197F BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8197F BIT(9) +#define BIT_PWR_INT_127_V1_8197F BIT(8) +#define BIT_PWR_INT_126TO96_8197F BIT(7) +#define BIT_PWR_INT_95TO64_8197F BIT(6) +#define BIT_PWR_INT_63TO32_8197F BIT(5) +#define BIT_PWR_INT_31TO0_8197F BIT(4) +#define BIT_DDMA0_LP_INT_8197F BIT(1) +#define BIT_DDMA0_HP_INT_8197F BIT(0) + +/* 2 REG_SW_MDIO_8197F */ + +/* 2 REG_SW_FLUSH_8197F */ +#define BIT_FLUSH_HOLDN_EN_8197F BIT(25) +#define BIT_FLUSH_WR_EN_8197F BIT(24) +#define BIT_SW_FLASH_CONTROL_8197F BIT(23) +#define BIT_SW_FLASH_WEN_E_8197F BIT(19) +#define BIT_SW_FLASH_HOLDN_E_8197F BIT(18) +#define BIT_SW_FLASH_SO_E_8197F BIT(17) +#define BIT_SW_FLASH_SI_E_8197F BIT(16) +#define BIT_SW_FLASH_SK_O_8197F BIT(13) +#define BIT_SW_FLASH_CEN_O_8197F BIT(12) +#define BIT_SW_FLASH_WEN_O_8197F BIT(11) +#define BIT_SW_FLASH_HOLDN_O_8197F BIT(10) +#define BIT_SW_FLASH_SO_O_8197F BIT(9) +#define BIT_SW_FLASH_SI_O_8197F BIT(8) +#define BIT_SW_FLASH_WEN_I_8197F BIT(3) +#define BIT_SW_FLASH_HOLDN_I_8197F BIT(2) +#define BIT_SW_FLASH_SO_I_8197F BIT(1) +#define BIT_SW_FLASH_SI_I_8197F BIT(0) + +/* 2 REG_DBG_GPIO_BMUX_8197F */ + +#define BIT_SHIFT_DBG_GPIO_BMUX_7_8197F 21 +#define BIT_MASK_DBG_GPIO_BMUX_7_8197F 0x7 +#define BIT_DBG_GPIO_BMUX_7_8197F(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_7_8197F) \ + << BIT_SHIFT_DBG_GPIO_BMUX_7_8197F) +#define BITS_DBG_GPIO_BMUX_7_8197F \ + (BIT_MASK_DBG_GPIO_BMUX_7_8197F << BIT_SHIFT_DBG_GPIO_BMUX_7_8197F) +#define BIT_CLEAR_DBG_GPIO_BMUX_7_8197F(x) ((x) & (~BITS_DBG_GPIO_BMUX_7_8197F)) +#define BIT_GET_DBG_GPIO_BMUX_7_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_7_8197F) & \ + BIT_MASK_DBG_GPIO_BMUX_7_8197F) +#define BIT_SET_DBG_GPIO_BMUX_7_8197F(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_7_8197F(x) | BIT_DBG_GPIO_BMUX_7_8197F(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_6_8197F 18 +#define BIT_MASK_DBG_GPIO_BMUX_6_8197F 0x7 +#define BIT_DBG_GPIO_BMUX_6_8197F(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_6_8197F) \ + << BIT_SHIFT_DBG_GPIO_BMUX_6_8197F) +#define BITS_DBG_GPIO_BMUX_6_8197F \ + (BIT_MASK_DBG_GPIO_BMUX_6_8197F << BIT_SHIFT_DBG_GPIO_BMUX_6_8197F) +#define BIT_CLEAR_DBG_GPIO_BMUX_6_8197F(x) ((x) & (~BITS_DBG_GPIO_BMUX_6_8197F)) +#define BIT_GET_DBG_GPIO_BMUX_6_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_6_8197F) & \ + BIT_MASK_DBG_GPIO_BMUX_6_8197F) +#define BIT_SET_DBG_GPIO_BMUX_6_8197F(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_6_8197F(x) | BIT_DBG_GPIO_BMUX_6_8197F(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_5_8197F 15 +#define BIT_MASK_DBG_GPIO_BMUX_5_8197F 0x7 +#define BIT_DBG_GPIO_BMUX_5_8197F(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_5_8197F) \ + << BIT_SHIFT_DBG_GPIO_BMUX_5_8197F) +#define BITS_DBG_GPIO_BMUX_5_8197F \ + (BIT_MASK_DBG_GPIO_BMUX_5_8197F << BIT_SHIFT_DBG_GPIO_BMUX_5_8197F) +#define BIT_CLEAR_DBG_GPIO_BMUX_5_8197F(x) ((x) & (~BITS_DBG_GPIO_BMUX_5_8197F)) +#define BIT_GET_DBG_GPIO_BMUX_5_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_5_8197F) & \ + BIT_MASK_DBG_GPIO_BMUX_5_8197F) +#define BIT_SET_DBG_GPIO_BMUX_5_8197F(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_5_8197F(x) | BIT_DBG_GPIO_BMUX_5_8197F(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_4_8197F 12 +#define BIT_MASK_DBG_GPIO_BMUX_4_8197F 0x7 +#define BIT_DBG_GPIO_BMUX_4_8197F(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_4_8197F) \ + << BIT_SHIFT_DBG_GPIO_BMUX_4_8197F) +#define BITS_DBG_GPIO_BMUX_4_8197F \ + (BIT_MASK_DBG_GPIO_BMUX_4_8197F << BIT_SHIFT_DBG_GPIO_BMUX_4_8197F) +#define BIT_CLEAR_DBG_GPIO_BMUX_4_8197F(x) ((x) & (~BITS_DBG_GPIO_BMUX_4_8197F)) +#define BIT_GET_DBG_GPIO_BMUX_4_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_4_8197F) & \ + BIT_MASK_DBG_GPIO_BMUX_4_8197F) +#define BIT_SET_DBG_GPIO_BMUX_4_8197F(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_4_8197F(x) | BIT_DBG_GPIO_BMUX_4_8197F(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_3_8197F 9 +#define BIT_MASK_DBG_GPIO_BMUX_3_8197F 0x7 +#define BIT_DBG_GPIO_BMUX_3_8197F(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_3_8197F) \ + << BIT_SHIFT_DBG_GPIO_BMUX_3_8197F) +#define BITS_DBG_GPIO_BMUX_3_8197F \ + (BIT_MASK_DBG_GPIO_BMUX_3_8197F << BIT_SHIFT_DBG_GPIO_BMUX_3_8197F) +#define BIT_CLEAR_DBG_GPIO_BMUX_3_8197F(x) ((x) & (~BITS_DBG_GPIO_BMUX_3_8197F)) +#define BIT_GET_DBG_GPIO_BMUX_3_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_3_8197F) & \ + BIT_MASK_DBG_GPIO_BMUX_3_8197F) +#define BIT_SET_DBG_GPIO_BMUX_3_8197F(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_3_8197F(x) | BIT_DBG_GPIO_BMUX_3_8197F(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_2_8197F 6 +#define BIT_MASK_DBG_GPIO_BMUX_2_8197F 0x7 +#define BIT_DBG_GPIO_BMUX_2_8197F(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_2_8197F) \ + << BIT_SHIFT_DBG_GPIO_BMUX_2_8197F) +#define BITS_DBG_GPIO_BMUX_2_8197F \ + (BIT_MASK_DBG_GPIO_BMUX_2_8197F << BIT_SHIFT_DBG_GPIO_BMUX_2_8197F) +#define BIT_CLEAR_DBG_GPIO_BMUX_2_8197F(x) ((x) & (~BITS_DBG_GPIO_BMUX_2_8197F)) +#define BIT_GET_DBG_GPIO_BMUX_2_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_2_8197F) & \ + BIT_MASK_DBG_GPIO_BMUX_2_8197F) +#define BIT_SET_DBG_GPIO_BMUX_2_8197F(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_2_8197F(x) | BIT_DBG_GPIO_BMUX_2_8197F(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_1_8197F 3 +#define BIT_MASK_DBG_GPIO_BMUX_1_8197F 0x7 +#define BIT_DBG_GPIO_BMUX_1_8197F(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_1_8197F) \ + << BIT_SHIFT_DBG_GPIO_BMUX_1_8197F) +#define BITS_DBG_GPIO_BMUX_1_8197F \ + (BIT_MASK_DBG_GPIO_BMUX_1_8197F << BIT_SHIFT_DBG_GPIO_BMUX_1_8197F) +#define BIT_CLEAR_DBG_GPIO_BMUX_1_8197F(x) ((x) & (~BITS_DBG_GPIO_BMUX_1_8197F)) +#define BIT_GET_DBG_GPIO_BMUX_1_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_1_8197F) & \ + BIT_MASK_DBG_GPIO_BMUX_1_8197F) +#define BIT_SET_DBG_GPIO_BMUX_1_8197F(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_1_8197F(x) | BIT_DBG_GPIO_BMUX_1_8197F(v)) + +#define BIT_SHIFT_DBG_GPIO_BMUX_0_8197F 0 +#define BIT_MASK_DBG_GPIO_BMUX_0_8197F 0x7 +#define BIT_DBG_GPIO_BMUX_0_8197F(x) \ + (((x) & BIT_MASK_DBG_GPIO_BMUX_0_8197F) \ + << BIT_SHIFT_DBG_GPIO_BMUX_0_8197F) +#define BITS_DBG_GPIO_BMUX_0_8197F \ + (BIT_MASK_DBG_GPIO_BMUX_0_8197F << BIT_SHIFT_DBG_GPIO_BMUX_0_8197F) +#define BIT_CLEAR_DBG_GPIO_BMUX_0_8197F(x) ((x) & (~BITS_DBG_GPIO_BMUX_0_8197F)) +#define BIT_GET_DBG_GPIO_BMUX_0_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_0_8197F) & \ + BIT_MASK_DBG_GPIO_BMUX_0_8197F) +#define BIT_SET_DBG_GPIO_BMUX_0_8197F(x, v) \ + (BIT_CLEAR_DBG_GPIO_BMUX_0_8197F(x) | BIT_DBG_GPIO_BMUX_0_8197F(v)) + +/* 2 REG_FPGA_TAG_8197F (NO USE IN ASIC) */ + +#define BIT_SHIFT_FPGA_TAG_8197F 0 +#define BIT_MASK_FPGA_TAG_8197F 0xffffffffL +#define BIT_FPGA_TAG_8197F(x) \ + (((x) & BIT_MASK_FPGA_TAG_8197F) << BIT_SHIFT_FPGA_TAG_8197F) +#define BITS_FPGA_TAG_8197F \ + (BIT_MASK_FPGA_TAG_8197F << BIT_SHIFT_FPGA_TAG_8197F) +#define BIT_CLEAR_FPGA_TAG_8197F(x) ((x) & (~BITS_FPGA_TAG_8197F)) +#define BIT_GET_FPGA_TAG_8197F(x) \ + (((x) >> BIT_SHIFT_FPGA_TAG_8197F) & BIT_MASK_FPGA_TAG_8197F) +#define BIT_SET_FPGA_TAG_8197F(x, v) \ + (BIT_CLEAR_FPGA_TAG_8197F(x) | BIT_FPGA_TAG_8197F(v)) + +/* 2 REG_WL_DSS_CTRL0_8197F */ +#define BIT_WL_DSS_RSTN_8197F BIT(27) +#define BIT_WL_DSS_EN_CLK_8197F BIT(26) +#define BIT_WL_DSS_SPEED_EN_8197F BIT(25) + +#define BIT_SHIFT_WL_DSS_COUNT_OUT_8197F 0 +#define BIT_MASK_WL_DSS_COUNT_OUT_8197F 0xfffff +#define BIT_WL_DSS_COUNT_OUT_8197F(x) \ + (((x) & BIT_MASK_WL_DSS_COUNT_OUT_8197F) \ + << BIT_SHIFT_WL_DSS_COUNT_OUT_8197F) +#define BITS_WL_DSS_COUNT_OUT_8197F \ + (BIT_MASK_WL_DSS_COUNT_OUT_8197F << BIT_SHIFT_WL_DSS_COUNT_OUT_8197F) +#define BIT_CLEAR_WL_DSS_COUNT_OUT_8197F(x) \ + ((x) & (~BITS_WL_DSS_COUNT_OUT_8197F)) +#define BIT_GET_WL_DSS_COUNT_OUT_8197F(x) \ + (((x) >> BIT_SHIFT_WL_DSS_COUNT_OUT_8197F) & \ + BIT_MASK_WL_DSS_COUNT_OUT_8197F) +#define BIT_SET_WL_DSS_COUNT_OUT_8197F(x, v) \ + (BIT_CLEAR_WL_DSS_COUNT_OUT_8197F(x) | BIT_WL_DSS_COUNT_OUT_8197F(v)) + +/* 2 REG_WL_DSS_CTRL1_8197F */ +#define BIT_WL_DSS_RSTN_8197F BIT(27) +#define BIT_WL_DSS_EN_CLK_8197F BIT(26) +#define BIT_WL_DSS_SPEED_EN_8197F BIT(25) +#define BIT_WL_DSS_WIRE_SEL_8197F BIT(24) + +#define BIT_SHIFT_WL_DSS_RO_SEL_8197F 20 +#define BIT_MASK_WL_DSS_RO_SEL_8197F 0x7 +#define BIT_WL_DSS_RO_SEL_8197F(x) \ + (((x) & BIT_MASK_WL_DSS_RO_SEL_8197F) << BIT_SHIFT_WL_DSS_RO_SEL_8197F) +#define BITS_WL_DSS_RO_SEL_8197F \ + (BIT_MASK_WL_DSS_RO_SEL_8197F << BIT_SHIFT_WL_DSS_RO_SEL_8197F) +#define BIT_CLEAR_WL_DSS_RO_SEL_8197F(x) ((x) & (~BITS_WL_DSS_RO_SEL_8197F)) +#define BIT_GET_WL_DSS_RO_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_WL_DSS_RO_SEL_8197F) & BIT_MASK_WL_DSS_RO_SEL_8197F) +#define BIT_SET_WL_DSS_RO_SEL_8197F(x, v) \ + (BIT_CLEAR_WL_DSS_RO_SEL_8197F(x) | BIT_WL_DSS_RO_SEL_8197F(v)) + +#define BIT_SHIFT_WL_DSS_DATA_IN_8197F 0 +#define BIT_MASK_WL_DSS_DATA_IN_8197F 0xfffff +#define BIT_WL_DSS_DATA_IN_8197F(x) \ + (((x) & BIT_MASK_WL_DSS_DATA_IN_8197F) \ + << BIT_SHIFT_WL_DSS_DATA_IN_8197F) +#define BITS_WL_DSS_DATA_IN_8197F \ + (BIT_MASK_WL_DSS_DATA_IN_8197F << BIT_SHIFT_WL_DSS_DATA_IN_8197F) +#define BIT_CLEAR_WL_DSS_DATA_IN_8197F(x) ((x) & (~BITS_WL_DSS_DATA_IN_8197F)) +#define BIT_GET_WL_DSS_DATA_IN_8197F(x) \ + (((x) >> BIT_SHIFT_WL_DSS_DATA_IN_8197F) & \ + BIT_MASK_WL_DSS_DATA_IN_8197F) +#define BIT_SET_WL_DSS_DATA_IN_8197F(x, v) \ + (BIT_CLEAR_WL_DSS_DATA_IN_8197F(x) | BIT_WL_DSS_DATA_IN_8197F(v)) + +/* 2 REG_WL_DSS_STATUS1_8197F */ +#define BIT_WL_DSS_READY_8197F BIT(21) +#define BIT_WL_DSS_WSORT_GO_8197F BIT(20) + +#define BIT_SHIFT_WL_DSS_COUNT_OUT_8197F 0 +#define BIT_MASK_WL_DSS_COUNT_OUT_8197F 0xfffff +#define BIT_WL_DSS_COUNT_OUT_8197F(x) \ + (((x) & BIT_MASK_WL_DSS_COUNT_OUT_8197F) \ + << BIT_SHIFT_WL_DSS_COUNT_OUT_8197F) +#define BITS_WL_DSS_COUNT_OUT_8197F \ + (BIT_MASK_WL_DSS_COUNT_OUT_8197F << BIT_SHIFT_WL_DSS_COUNT_OUT_8197F) +#define BIT_CLEAR_WL_DSS_COUNT_OUT_8197F(x) \ + ((x) & (~BITS_WL_DSS_COUNT_OUT_8197F)) +#define BIT_GET_WL_DSS_COUNT_OUT_8197F(x) \ + (((x) >> BIT_SHIFT_WL_DSS_COUNT_OUT_8197F) & \ + BIT_MASK_WL_DSS_COUNT_OUT_8197F) +#define BIT_SET_WL_DSS_COUNT_OUT_8197F(x, v) \ + (BIT_CLEAR_WL_DSS_COUNT_OUT_8197F(x) | BIT_WL_DSS_COUNT_OUT_8197F(v)) + +/* 2 REG_FW_DBG0_8197F */ + +#define BIT_SHIFT_FW_DBG0_8197F 0 +#define BIT_MASK_FW_DBG0_8197F 0xffffffffL +#define BIT_FW_DBG0_8197F(x) \ + (((x) & BIT_MASK_FW_DBG0_8197F) << BIT_SHIFT_FW_DBG0_8197F) +#define BITS_FW_DBG0_8197F (BIT_MASK_FW_DBG0_8197F << BIT_SHIFT_FW_DBG0_8197F) +#define BIT_CLEAR_FW_DBG0_8197F(x) ((x) & (~BITS_FW_DBG0_8197F)) +#define BIT_GET_FW_DBG0_8197F(x) \ + (((x) >> BIT_SHIFT_FW_DBG0_8197F) & BIT_MASK_FW_DBG0_8197F) +#define BIT_SET_FW_DBG0_8197F(x, v) \ + (BIT_CLEAR_FW_DBG0_8197F(x) | BIT_FW_DBG0_8197F(v)) + +/* 2 REG_FW_DBG1_8197F */ + +#define BIT_SHIFT_FW_DBG1_8197F 0 +#define BIT_MASK_FW_DBG1_8197F 0xffffffffL +#define BIT_FW_DBG1_8197F(x) \ + (((x) & BIT_MASK_FW_DBG1_8197F) << BIT_SHIFT_FW_DBG1_8197F) +#define BITS_FW_DBG1_8197F (BIT_MASK_FW_DBG1_8197F << BIT_SHIFT_FW_DBG1_8197F) +#define BIT_CLEAR_FW_DBG1_8197F(x) ((x) & (~BITS_FW_DBG1_8197F)) +#define BIT_GET_FW_DBG1_8197F(x) \ + (((x) >> BIT_SHIFT_FW_DBG1_8197F) & BIT_MASK_FW_DBG1_8197F) +#define BIT_SET_FW_DBG1_8197F(x, v) \ + (BIT_CLEAR_FW_DBG1_8197F(x) | BIT_FW_DBG1_8197F(v)) + +/* 2 REG_FW_DBG2_8197F */ + +#define BIT_SHIFT_FW_DBG2_8197F 0 +#define BIT_MASK_FW_DBG2_8197F 0xffffffffL +#define BIT_FW_DBG2_8197F(x) \ + (((x) & BIT_MASK_FW_DBG2_8197F) << BIT_SHIFT_FW_DBG2_8197F) +#define BITS_FW_DBG2_8197F (BIT_MASK_FW_DBG2_8197F << BIT_SHIFT_FW_DBG2_8197F) +#define BIT_CLEAR_FW_DBG2_8197F(x) ((x) & (~BITS_FW_DBG2_8197F)) +#define BIT_GET_FW_DBG2_8197F(x) \ + (((x) >> BIT_SHIFT_FW_DBG2_8197F) & BIT_MASK_FW_DBG2_8197F) +#define BIT_SET_FW_DBG2_8197F(x, v) \ + (BIT_CLEAR_FW_DBG2_8197F(x) | BIT_FW_DBG2_8197F(v)) + +/* 2 REG_FW_DBG3_8197F */ + +#define BIT_SHIFT_FW_DBG3_8197F 0 +#define BIT_MASK_FW_DBG3_8197F 0xffffffffL +#define BIT_FW_DBG3_8197F(x) \ + (((x) & BIT_MASK_FW_DBG3_8197F) << BIT_SHIFT_FW_DBG3_8197F) +#define BITS_FW_DBG3_8197F (BIT_MASK_FW_DBG3_8197F << BIT_SHIFT_FW_DBG3_8197F) +#define BIT_CLEAR_FW_DBG3_8197F(x) ((x) & (~BITS_FW_DBG3_8197F)) +#define BIT_GET_FW_DBG3_8197F(x) \ + (((x) >> BIT_SHIFT_FW_DBG3_8197F) & BIT_MASK_FW_DBG3_8197F) +#define BIT_SET_FW_DBG3_8197F(x, v) \ + (BIT_CLEAR_FW_DBG3_8197F(x) | BIT_FW_DBG3_8197F(v)) + +/* 2 REG_FW_DBG4_8197F */ + +#define BIT_SHIFT_FW_DBG4_8197F 0 +#define BIT_MASK_FW_DBG4_8197F 0xffffffffL +#define BIT_FW_DBG4_8197F(x) \ + (((x) & BIT_MASK_FW_DBG4_8197F) << BIT_SHIFT_FW_DBG4_8197F) +#define BITS_FW_DBG4_8197F (BIT_MASK_FW_DBG4_8197F << BIT_SHIFT_FW_DBG4_8197F) +#define BIT_CLEAR_FW_DBG4_8197F(x) ((x) & (~BITS_FW_DBG4_8197F)) +#define BIT_GET_FW_DBG4_8197F(x) \ + (((x) >> BIT_SHIFT_FW_DBG4_8197F) & BIT_MASK_FW_DBG4_8197F) +#define BIT_SET_FW_DBG4_8197F(x, v) \ + (BIT_CLEAR_FW_DBG4_8197F(x) | BIT_FW_DBG4_8197F(v)) + +/* 2 REG_FW_DBG5_8197F */ + +#define BIT_SHIFT_FW_DBG5_8197F 0 +#define BIT_MASK_FW_DBG5_8197F 0xffffffffL +#define BIT_FW_DBG5_8197F(x) \ + (((x) & BIT_MASK_FW_DBG5_8197F) << BIT_SHIFT_FW_DBG5_8197F) +#define BITS_FW_DBG5_8197F (BIT_MASK_FW_DBG5_8197F << BIT_SHIFT_FW_DBG5_8197F) +#define BIT_CLEAR_FW_DBG5_8197F(x) ((x) & (~BITS_FW_DBG5_8197F)) +#define BIT_GET_FW_DBG5_8197F(x) \ + (((x) >> BIT_SHIFT_FW_DBG5_8197F) & BIT_MASK_FW_DBG5_8197F) +#define BIT_SET_FW_DBG5_8197F(x, v) \ + (BIT_CLEAR_FW_DBG5_8197F(x) | BIT_FW_DBG5_8197F(v)) + +/* 2 REG_FW_DBG6_8197F */ + +#define BIT_SHIFT_FW_DBG6_8197F 0 +#define BIT_MASK_FW_DBG6_8197F 0xffffffffL +#define BIT_FW_DBG6_8197F(x) \ + (((x) & BIT_MASK_FW_DBG6_8197F) << BIT_SHIFT_FW_DBG6_8197F) +#define BITS_FW_DBG6_8197F (BIT_MASK_FW_DBG6_8197F << BIT_SHIFT_FW_DBG6_8197F) +#define BIT_CLEAR_FW_DBG6_8197F(x) ((x) & (~BITS_FW_DBG6_8197F)) +#define BIT_GET_FW_DBG6_8197F(x) \ + (((x) >> BIT_SHIFT_FW_DBG6_8197F) & BIT_MASK_FW_DBG6_8197F) +#define BIT_SET_FW_DBG6_8197F(x, v) \ + (BIT_CLEAR_FW_DBG6_8197F(x) | BIT_FW_DBG6_8197F(v)) + +/* 2 REG_FW_DBG7_8197F */ + +#define BIT_SHIFT_FW_DBG7_8197F 0 +#define BIT_MASK_FW_DBG7_8197F 0xffffffffL +#define BIT_FW_DBG7_8197F(x) \ + (((x) & BIT_MASK_FW_DBG7_8197F) << BIT_SHIFT_FW_DBG7_8197F) +#define BITS_FW_DBG7_8197F (BIT_MASK_FW_DBG7_8197F << BIT_SHIFT_FW_DBG7_8197F) +#define BIT_CLEAR_FW_DBG7_8197F(x) ((x) & (~BITS_FW_DBG7_8197F)) +#define BIT_GET_FW_DBG7_8197F(x) \ + (((x) >> BIT_SHIFT_FW_DBG7_8197F) & BIT_MASK_FW_DBG7_8197F) +#define BIT_SET_FW_DBG7_8197F(x, v) \ + (BIT_CLEAR_FW_DBG7_8197F(x) | BIT_FW_DBG7_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_CR_8197F (ENABLE FUNCTION REGISTER) */ +#define BIT_MACIO_TIMEOUT_EN_8197F BIT(29) + +#define BIT_SHIFT_LBMODE_8197F 24 +#define BIT_MASK_LBMODE_8197F 0x1f +#define BIT_LBMODE_8197F(x) \ + (((x) & BIT_MASK_LBMODE_8197F) << BIT_SHIFT_LBMODE_8197F) +#define BITS_LBMODE_8197F (BIT_MASK_LBMODE_8197F << BIT_SHIFT_LBMODE_8197F) +#define BIT_CLEAR_LBMODE_8197F(x) ((x) & (~BITS_LBMODE_8197F)) +#define BIT_GET_LBMODE_8197F(x) \ + (((x) >> BIT_SHIFT_LBMODE_8197F) & BIT_MASK_LBMODE_8197F) +#define BIT_SET_LBMODE_8197F(x, v) \ + (BIT_CLEAR_LBMODE_8197F(x) | BIT_LBMODE_8197F(v)) + +#define BIT_SHIFT_NETYPE1_8197F 18 +#define BIT_MASK_NETYPE1_8197F 0x3 +#define BIT_NETYPE1_8197F(x) \ + (((x) & BIT_MASK_NETYPE1_8197F) << BIT_SHIFT_NETYPE1_8197F) +#define BITS_NETYPE1_8197F (BIT_MASK_NETYPE1_8197F << BIT_SHIFT_NETYPE1_8197F) +#define BIT_CLEAR_NETYPE1_8197F(x) ((x) & (~BITS_NETYPE1_8197F)) +#define BIT_GET_NETYPE1_8197F(x) \ + (((x) >> BIT_SHIFT_NETYPE1_8197F) & BIT_MASK_NETYPE1_8197F) +#define BIT_SET_NETYPE1_8197F(x, v) \ + (BIT_CLEAR_NETYPE1_8197F(x) | BIT_NETYPE1_8197F(v)) + +#define BIT_SHIFT_NETYPE0_8197F 16 +#define BIT_MASK_NETYPE0_8197F 0x3 +#define BIT_NETYPE0_8197F(x) \ + (((x) & BIT_MASK_NETYPE0_8197F) << BIT_SHIFT_NETYPE0_8197F) +#define BITS_NETYPE0_8197F (BIT_MASK_NETYPE0_8197F << BIT_SHIFT_NETYPE0_8197F) +#define BIT_CLEAR_NETYPE0_8197F(x) ((x) & (~BITS_NETYPE0_8197F)) +#define BIT_GET_NETYPE0_8197F(x) \ + (((x) >> BIT_SHIFT_NETYPE0_8197F) & BIT_MASK_NETYPE0_8197F) +#define BIT_SET_NETYPE0_8197F(x, v) \ + (BIT_CLEAR_NETYPE0_8197F(x) | BIT_NETYPE0_8197F(v)) + +#define BIT_STAT_FUNC_RST_8197F BIT(13) +#define BIT_I2C_MAILBOX_EN_8197F BIT(12) +#define BIT_SHCUT_EN_8197F BIT(11) +#define BIT_32K_CAL_TMR_EN_8197F BIT(10) +#define BIT_MAC_SEC_EN_8197F BIT(9) +#define BIT_ENSWBCN_8197F BIT(8) +#define BIT_MACRXEN_8197F BIT(7) +#define BIT_MACTXEN_8197F BIT(6) +#define BIT_SCHEDULE_EN_8197F BIT(5) +#define BIT_PROTOCOL_EN_8197F BIT(4) +#define BIT_RXDMA_EN_8197F BIT(3) +#define BIT_TXDMA_EN_8197F BIT(2) +#define BIT_HCI_RXDMA_EN_8197F BIT(1) +#define BIT_HCI_TXDMA_EN_8197F BIT(0) + +/* 2 REG_TSF_CLK_STATE_8197F */ +#define BIT_TSF_CLK_STABLE_8197F BIT(15) + +/* 2 REG_TXDMA_PQ_MAP_8197F */ + +#define BIT_SHIFT_TXDMA_HIQ_MAP_8197F 14 +#define BIT_MASK_TXDMA_HIQ_MAP_8197F 0x3 +#define BIT_TXDMA_HIQ_MAP_8197F(x) \ + (((x) & BIT_MASK_TXDMA_HIQ_MAP_8197F) << BIT_SHIFT_TXDMA_HIQ_MAP_8197F) +#define BITS_TXDMA_HIQ_MAP_8197F \ + (BIT_MASK_TXDMA_HIQ_MAP_8197F << BIT_SHIFT_TXDMA_HIQ_MAP_8197F) +#define BIT_CLEAR_TXDMA_HIQ_MAP_8197F(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8197F)) +#define BIT_GET_TXDMA_HIQ_MAP_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8197F) & BIT_MASK_TXDMA_HIQ_MAP_8197F) +#define BIT_SET_TXDMA_HIQ_MAP_8197F(x, v) \ + (BIT_CLEAR_TXDMA_HIQ_MAP_8197F(x) | BIT_TXDMA_HIQ_MAP_8197F(v)) + +#define BIT_SHIFT_TXDMA_MGQ_MAP_8197F 12 +#define BIT_MASK_TXDMA_MGQ_MAP_8197F 0x3 +#define BIT_TXDMA_MGQ_MAP_8197F(x) \ + (((x) & BIT_MASK_TXDMA_MGQ_MAP_8197F) << BIT_SHIFT_TXDMA_MGQ_MAP_8197F) +#define BITS_TXDMA_MGQ_MAP_8197F \ + (BIT_MASK_TXDMA_MGQ_MAP_8197F << BIT_SHIFT_TXDMA_MGQ_MAP_8197F) +#define BIT_CLEAR_TXDMA_MGQ_MAP_8197F(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8197F)) +#define BIT_GET_TXDMA_MGQ_MAP_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8197F) & BIT_MASK_TXDMA_MGQ_MAP_8197F) +#define BIT_SET_TXDMA_MGQ_MAP_8197F(x, v) \ + (BIT_CLEAR_TXDMA_MGQ_MAP_8197F(x) | BIT_TXDMA_MGQ_MAP_8197F(v)) + +#define BIT_SHIFT_TXDMA_BKQ_MAP_8197F 10 +#define BIT_MASK_TXDMA_BKQ_MAP_8197F 0x3 +#define BIT_TXDMA_BKQ_MAP_8197F(x) \ + (((x) & BIT_MASK_TXDMA_BKQ_MAP_8197F) << BIT_SHIFT_TXDMA_BKQ_MAP_8197F) +#define BITS_TXDMA_BKQ_MAP_8197F \ + (BIT_MASK_TXDMA_BKQ_MAP_8197F << BIT_SHIFT_TXDMA_BKQ_MAP_8197F) +#define BIT_CLEAR_TXDMA_BKQ_MAP_8197F(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8197F)) +#define BIT_GET_TXDMA_BKQ_MAP_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8197F) & BIT_MASK_TXDMA_BKQ_MAP_8197F) +#define BIT_SET_TXDMA_BKQ_MAP_8197F(x, v) \ + (BIT_CLEAR_TXDMA_BKQ_MAP_8197F(x) | BIT_TXDMA_BKQ_MAP_8197F(v)) + +#define BIT_SHIFT_TXDMA_BEQ_MAP_8197F 8 +#define BIT_MASK_TXDMA_BEQ_MAP_8197F 0x3 +#define BIT_TXDMA_BEQ_MAP_8197F(x) \ + (((x) & BIT_MASK_TXDMA_BEQ_MAP_8197F) << BIT_SHIFT_TXDMA_BEQ_MAP_8197F) +#define BITS_TXDMA_BEQ_MAP_8197F \ + (BIT_MASK_TXDMA_BEQ_MAP_8197F << BIT_SHIFT_TXDMA_BEQ_MAP_8197F) +#define BIT_CLEAR_TXDMA_BEQ_MAP_8197F(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8197F)) +#define BIT_GET_TXDMA_BEQ_MAP_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8197F) & BIT_MASK_TXDMA_BEQ_MAP_8197F) +#define BIT_SET_TXDMA_BEQ_MAP_8197F(x, v) \ + (BIT_CLEAR_TXDMA_BEQ_MAP_8197F(x) | BIT_TXDMA_BEQ_MAP_8197F(v)) + +#define BIT_SHIFT_TXDMA_VIQ_MAP_8197F 6 +#define BIT_MASK_TXDMA_VIQ_MAP_8197F 0x3 +#define BIT_TXDMA_VIQ_MAP_8197F(x) \ + (((x) & BIT_MASK_TXDMA_VIQ_MAP_8197F) << BIT_SHIFT_TXDMA_VIQ_MAP_8197F) +#define BITS_TXDMA_VIQ_MAP_8197F \ + (BIT_MASK_TXDMA_VIQ_MAP_8197F << BIT_SHIFT_TXDMA_VIQ_MAP_8197F) +#define BIT_CLEAR_TXDMA_VIQ_MAP_8197F(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8197F)) +#define BIT_GET_TXDMA_VIQ_MAP_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8197F) & BIT_MASK_TXDMA_VIQ_MAP_8197F) +#define BIT_SET_TXDMA_VIQ_MAP_8197F(x, v) \ + (BIT_CLEAR_TXDMA_VIQ_MAP_8197F(x) | BIT_TXDMA_VIQ_MAP_8197F(v)) + +#define BIT_SHIFT_TXDMA_VOQ_MAP_8197F 4 +#define BIT_MASK_TXDMA_VOQ_MAP_8197F 0x3 +#define BIT_TXDMA_VOQ_MAP_8197F(x) \ + (((x) & BIT_MASK_TXDMA_VOQ_MAP_8197F) << BIT_SHIFT_TXDMA_VOQ_MAP_8197F) +#define BITS_TXDMA_VOQ_MAP_8197F \ + (BIT_MASK_TXDMA_VOQ_MAP_8197F << BIT_SHIFT_TXDMA_VOQ_MAP_8197F) +#define BIT_CLEAR_TXDMA_VOQ_MAP_8197F(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8197F)) +#define BIT_GET_TXDMA_VOQ_MAP_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8197F) & BIT_MASK_TXDMA_VOQ_MAP_8197F) +#define BIT_SET_TXDMA_VOQ_MAP_8197F(x, v) \ + (BIT_CLEAR_TXDMA_VOQ_MAP_8197F(x) | BIT_TXDMA_VOQ_MAP_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_RXDMA_AGG_EN_8197F BIT(2) +#define BIT_RXSHFT_EN_8197F BIT(1) +#define BIT_RXDMA_ARBBW_EN_8197F BIT(0) + +/* 2 REG_TRXFF_BNDY_8197F */ + +#define BIT_SHIFT_RXFFOVFL_RSV_V2_8197F 8 +#define BIT_MASK_RXFFOVFL_RSV_V2_8197F 0xf +#define BIT_RXFFOVFL_RSV_V2_8197F(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV_V2_8197F) \ + << BIT_SHIFT_RXFFOVFL_RSV_V2_8197F) +#define BITS_RXFFOVFL_RSV_V2_8197F \ + (BIT_MASK_RXFFOVFL_RSV_V2_8197F << BIT_SHIFT_RXFFOVFL_RSV_V2_8197F) +#define BIT_CLEAR_RXFFOVFL_RSV_V2_8197F(x) ((x) & (~BITS_RXFFOVFL_RSV_V2_8197F)) +#define BIT_GET_RXFFOVFL_RSV_V2_8197F(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2_8197F) & \ + BIT_MASK_RXFFOVFL_RSV_V2_8197F) +#define BIT_SET_RXFFOVFL_RSV_V2_8197F(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV_V2_8197F(x) | BIT_RXFFOVFL_RSV_V2_8197F(v)) + +#define BIT_SHIFT_TXPKTBUF_PGBNDY_8197F 0 +#define BIT_MASK_TXPKTBUF_PGBNDY_8197F 0xff +#define BIT_TXPKTBUF_PGBNDY_8197F(x) \ + (((x) & BIT_MASK_TXPKTBUF_PGBNDY_8197F) \ + << BIT_SHIFT_TXPKTBUF_PGBNDY_8197F) +#define BITS_TXPKTBUF_PGBNDY_8197F \ + (BIT_MASK_TXPKTBUF_PGBNDY_8197F << BIT_SHIFT_TXPKTBUF_PGBNDY_8197F) +#define BIT_CLEAR_TXPKTBUF_PGBNDY_8197F(x) ((x) & (~BITS_TXPKTBUF_PGBNDY_8197F)) +#define BIT_GET_TXPKTBUF_PGBNDY_8197F(x) \ + (((x) >> BIT_SHIFT_TXPKTBUF_PGBNDY_8197F) & \ + BIT_MASK_TXPKTBUF_PGBNDY_8197F) +#define BIT_SET_TXPKTBUF_PGBNDY_8197F(x, v) \ + (BIT_CLEAR_TXPKTBUF_PGBNDY_8197F(x) | BIT_TXPKTBUF_PGBNDY_8197F(v)) + +/* 2 REG_PTA_I2C_MBOX_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_I2C_M_STATUS_8197F 8 +#define BIT_MASK_I2C_M_STATUS_8197F 0xf +#define BIT_I2C_M_STATUS_8197F(x) \ + (((x) & BIT_MASK_I2C_M_STATUS_8197F) << BIT_SHIFT_I2C_M_STATUS_8197F) +#define BITS_I2C_M_STATUS_8197F \ + (BIT_MASK_I2C_M_STATUS_8197F << BIT_SHIFT_I2C_M_STATUS_8197F) +#define BIT_CLEAR_I2C_M_STATUS_8197F(x) ((x) & (~BITS_I2C_M_STATUS_8197F)) +#define BIT_GET_I2C_M_STATUS_8197F(x) \ + (((x) >> BIT_SHIFT_I2C_M_STATUS_8197F) & BIT_MASK_I2C_M_STATUS_8197F) +#define BIT_SET_I2C_M_STATUS_8197F(x, v) \ + (BIT_CLEAR_I2C_M_STATUS_8197F(x) | BIT_I2C_M_STATUS_8197F(v)) + +#define BIT_SHIFT_I2C_M_BUS_GNT_FW_8197F 4 +#define BIT_MASK_I2C_M_BUS_GNT_FW_8197F 0x7 +#define BIT_I2C_M_BUS_GNT_FW_8197F(x) \ + (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8197F) \ + << BIT_SHIFT_I2C_M_BUS_GNT_FW_8197F) +#define BITS_I2C_M_BUS_GNT_FW_8197F \ + (BIT_MASK_I2C_M_BUS_GNT_FW_8197F << BIT_SHIFT_I2C_M_BUS_GNT_FW_8197F) +#define BIT_CLEAR_I2C_M_BUS_GNT_FW_8197F(x) \ + ((x) & (~BITS_I2C_M_BUS_GNT_FW_8197F)) +#define BIT_GET_I2C_M_BUS_GNT_FW_8197F(x) \ + (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8197F) & \ + BIT_MASK_I2C_M_BUS_GNT_FW_8197F) +#define BIT_SET_I2C_M_BUS_GNT_FW_8197F(x, v) \ + (BIT_CLEAR_I2C_M_BUS_GNT_FW_8197F(x) | BIT_I2C_M_BUS_GNT_FW_8197F(v)) + +#define BIT_I2C_M_GNT_FW_8197F BIT(3) + +#define BIT_SHIFT_I2C_M_SPEED_8197F 1 +#define BIT_MASK_I2C_M_SPEED_8197F 0x3 +#define BIT_I2C_M_SPEED_8197F(x) \ + (((x) & BIT_MASK_I2C_M_SPEED_8197F) << BIT_SHIFT_I2C_M_SPEED_8197F) +#define BITS_I2C_M_SPEED_8197F \ + (BIT_MASK_I2C_M_SPEED_8197F << BIT_SHIFT_I2C_M_SPEED_8197F) +#define BIT_CLEAR_I2C_M_SPEED_8197F(x) ((x) & (~BITS_I2C_M_SPEED_8197F)) +#define BIT_GET_I2C_M_SPEED_8197F(x) \ + (((x) >> BIT_SHIFT_I2C_M_SPEED_8197F) & BIT_MASK_I2C_M_SPEED_8197F) +#define BIT_SET_I2C_M_SPEED_8197F(x, v) \ + (BIT_CLEAR_I2C_M_SPEED_8197F(x) | BIT_I2C_M_SPEED_8197F(v)) + +#define BIT_I2C_M_UNLOCK_8197F BIT(0) + +/* 2 REG_RXFF_BNDY_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_RXFF0_BNDY_V2_8197F 0 +#define BIT_MASK_RXFF0_BNDY_V2_8197F 0x3ffff +#define BIT_RXFF0_BNDY_V2_8197F(x) \ + (((x) & BIT_MASK_RXFF0_BNDY_V2_8197F) << BIT_SHIFT_RXFF0_BNDY_V2_8197F) +#define BITS_RXFF0_BNDY_V2_8197F \ + (BIT_MASK_RXFF0_BNDY_V2_8197F << BIT_SHIFT_RXFF0_BNDY_V2_8197F) +#define BIT_CLEAR_RXFF0_BNDY_V2_8197F(x) ((x) & (~BITS_RXFF0_BNDY_V2_8197F)) +#define BIT_GET_RXFF0_BNDY_V2_8197F(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY_V2_8197F) & BIT_MASK_RXFF0_BNDY_V2_8197F) +#define BIT_SET_RXFF0_BNDY_V2_8197F(x, v) \ + (BIT_CLEAR_RXFF0_BNDY_V2_8197F(x) | BIT_RXFF0_BNDY_V2_8197F(v)) + +/* 2 REG_FE1IMR_8197F */ +#define BIT_BB_STOP_RX_INT_EN_8197F BIT(29) +#define BIT_FS_RXDMA2_DONE_INT_EN_8197F BIT(28) +#define BIT_FS_RXDONE3_INT_EN_8197F BIT(27) +#define BIT_FS_RXDONE2_INT_EN_8197F BIT(26) +#define BIT_FS_RX_BCN_P4_INT_EN_8197F BIT(25) +#define BIT_FS_RX_BCN_P3_INT_EN_8197F BIT(24) +#define BIT_FS_RX_BCN_P2_INT_EN_8197F BIT(23) +#define BIT_FS_RX_BCN_P1_INT_EN_8197F BIT(22) +#define BIT_FS_RX_BCN_P0_INT_EN_8197F BIT(21) +#define BIT_FS_RX_UMD0_INT_EN_8197F BIT(20) +#define BIT_FS_RX_UMD1_INT_EN_8197F BIT(19) +#define BIT_FS_RX_BMD0_INT_EN_8197F BIT(18) +#define BIT_FS_RX_BMD1_INT_EN_8197F BIT(17) +#define BIT_FS_RXDONE_INT_EN_8197F BIT(16) +#define BIT_FS_WWLAN_INT_EN_8197F BIT(15) +#define BIT_FS_SOUND_DONE_INT_EN_8197F BIT(14) +#define BIT_FS_LP_STBY_INT_EN_8197F BIT(13) +#define BIT_FS_TRL_MTR_INT_EN_8197F BIT(12) +#define BIT_FS_BF1_PRETO_INT_EN_8197F BIT(11) +#define BIT_FS_BF0_PRETO_INT_EN_8197F BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8197F BIT(9) +#define BIT_FS_LTE_COEX_EN_8197F BIT(6) +#define BIT_FS_WLACTOFF_INT_EN_8197F BIT(5) +#define BIT_FS_WLACTON_INT_EN_8197F BIT(4) +#define BIT_FS_BTCMD_INT_EN_8197F BIT(3) +#define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8197F BIT(2) +#define BIT_FS_TRPC_TO_INT_EN_V1_8197F BIT(1) +#define BIT_FS_RPC_O_T_INT_EN_V1_8197F BIT(0) + +/* 2 REG_FE1ISR_8197F */ +#define BIT_BB_STOP_RX_INT_8197F BIT(29) +#define BIT_FS_RXDMA2_DONE_INT_8197F BIT(28) +#define BIT_FS_RXDONE3_INT_8197F BIT(27) +#define BIT_FS_RXDONE2_INT_8197F BIT(26) +#define BIT_FS_RX_BCN_P4_INT_8197F BIT(25) +#define BIT_FS_RX_BCN_P3_INT_8197F BIT(24) +#define BIT_FS_RX_BCN_P2_INT_8197F BIT(23) +#define BIT_FS_RX_BCN_P1_INT_8197F BIT(22) +#define BIT_FS_RX_BCN_P0_INT_8197F BIT(21) +#define BIT_FS_RX_UMD0_INT_8197F BIT(20) +#define BIT_FS_RX_UMD1_INT_8197F BIT(19) +#define BIT_FS_RX_BMD0_INT_8197F BIT(18) +#define BIT_FS_RX_BMD1_INT_8197F BIT(17) +#define BIT_FS_RXDONE_INT_8197F BIT(16) +#define BIT_FS_WWLAN_INT_8197F BIT(15) +#define BIT_FS_SOUND_DONE_INT_8197F BIT(14) +#define BIT_FS_LP_STBY_INT_8197F BIT(13) +#define BIT_FS_TRL_MTR_INT_8197F BIT(12) +#define BIT_FS_BF1_PRETO_INT_8197F BIT(11) +#define BIT_FS_BF0_PRETO_INT_8197F BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_8197F BIT(9) +#define BIT_FS_LTE_COEX_INT_8197F BIT(6) +#define BIT_FS_WLACTOFF_INT_8197F BIT(5) +#define BIT_FS_WLACTON_INT_8197F BIT(4) +#define BIT_FS_BCN_RX_INT_INT_8197F BIT(3) +#define BIT_FS_MAILBOX_TO_I2C_INT_8197F BIT(2) +#define BIT_FS_TRPC_TO_INT_8197F BIT(1) +#define BIT_FS_RPC_O_T_INT_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_CPWM_8197F */ +#define BIT_CPWM_TOGGLING_8197F BIT(31) + +#define BIT_SHIFT_CPWM_MOD_8197F 24 +#define BIT_MASK_CPWM_MOD_8197F 0x7f +#define BIT_CPWM_MOD_8197F(x) \ + (((x) & BIT_MASK_CPWM_MOD_8197F) << BIT_SHIFT_CPWM_MOD_8197F) +#define BITS_CPWM_MOD_8197F \ + (BIT_MASK_CPWM_MOD_8197F << BIT_SHIFT_CPWM_MOD_8197F) +#define BIT_CLEAR_CPWM_MOD_8197F(x) ((x) & (~BITS_CPWM_MOD_8197F)) +#define BIT_GET_CPWM_MOD_8197F(x) \ + (((x) >> BIT_SHIFT_CPWM_MOD_8197F) & BIT_MASK_CPWM_MOD_8197F) +#define BIT_SET_CPWM_MOD_8197F(x, v) \ + (BIT_CLEAR_CPWM_MOD_8197F(x) | BIT_CPWM_MOD_8197F(v)) + +/* 2 REG_FWIMR_8197F */ +#define BIT_FS_TXBCNOK_MB7_INT_EN_8197F BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_EN_8197F BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_EN_8197F BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_EN_8197F BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_EN_8197F BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_EN_8197F BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_EN_8197F BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_EN_8197F BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_EN_8197F BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_EN_8197F BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_EN_8197F BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_EN_8197F BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_EN_8197F BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_EN_8197F BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_EN_8197F BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_EN_8197F BIT(16) +#define BIT_CPUMGN_POLLED_PKT_DONE_INT_EN_8197F BIT(15) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN_8197F BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_EN_8197F BIT(12) +#define BIT_FS_DDMA1_LP_INT_ENBIT_CPUMGN_POLLED_PKT_BUSY_ERR_INT_EN_8197F \ + BIT(11) +#define BIT_FS_DDMA1_HP_INT_EN_8197F BIT(10) +#define BIT_FS_DDMA0_LP_INT_EN_8197F BIT(9) +#define BIT_FS_DDMA0_HP_INT_EN_8197F BIT(8) +#define BIT_FS_TRXRPT_INT_EN_8197F BIT(7) +#define BIT_FS_C2H_W_READY_INT_EN_8197F BIT(6) +#define BIT_FS_HRCV_INT_EN_8197F BIT(5) +#define BIT_FS_H2CCMD_INT_EN_8197F BIT(4) +#define BIT_FS_TXPKTIN_INT_EN_8197F BIT(3) +#define BIT_FS_ERRORHDL_INT_EN_8197F BIT(2) +#define BIT_FS_TXCCX_INT_EN_8197F BIT(1) +#define BIT_FS_TXCLOSE_INT_EN_8197F BIT(0) + +/* 2 REG_FWISR_8197F */ +#define BIT_FS_TXBCNOK_MB7_INT_8197F BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_8197F BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_8197F BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_8197F BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_8197F BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_8197F BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_8197F BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_8197F BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_8197F BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_8197F BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_8197F BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_8197F BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_8197F BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_8197F BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_8197F BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_8197F BIT(16) +#define BIT_CPUMGN_POLLED_PKT_DONE_INT_8197F BIT(15) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_8197F BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_8197F BIT(12) +#define BIT_FS_DDMA1_LP_INTBIT_CPUMGN_POLLED_PKT_BUSY_ERR_INT_8197F BIT(11) +#define BIT_FS_DDMA1_HP_INT_8197F BIT(10) +#define BIT_FS_DDMA0_LP_INT_8197F BIT(9) +#define BIT_FS_DDMA0_HP_INT_8197F BIT(8) +#define BIT_FS_TRXRPT_INT_8197F BIT(7) +#define BIT_FS_C2H_W_READY_INT_8197F BIT(6) +#define BIT_FS_HRCV_INT_8197F BIT(5) +#define BIT_FS_H2CCMD_INT_8197F BIT(4) +#define BIT_FS_TXPKTIN_INT_8197F BIT(3) +#define BIT_FS_ERRORHDL_INT_8197F BIT(2) +#define BIT_FS_TXCCX_INT_8197F BIT(1) +#define BIT_FS_TXCLOSE_INT_8197F BIT(0) + +/* 2 REG_FTIMR_8197F */ +#define BIT_PS_TIMER_C_EARLY_INT_EN_8197F BIT(23) +#define BIT_PS_TIMER_B_EARLY_INT_EN_8197F BIT(22) +#define BIT_PS_TIMER_A_EARLY_INT_EN_8197F BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN_8197F BIT(20) +#define BIT_PS_TIMER_C_INT_EN_8197F BIT(19) +#define BIT_PS_TIMER_B_INT_EN_8197F BIT(18) +#define BIT_PS_TIMER_A_INT_EN_8197F BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_EN_8197F BIT(16) +#define BIT_FS_PS_TIMEOUT2_EN_8197F BIT(15) +#define BIT_FS_PS_TIMEOUT1_EN_8197F BIT(14) +#define BIT_FS_PS_TIMEOUT0_EN_8197F BIT(13) +#define BIT_FS_GTINT8_EN_8197F BIT(8) +#define BIT_FS_GTINT7_EN_8197F BIT(7) +#define BIT_FS_GTINT6_EN_8197F BIT(6) +#define BIT_FS_GTINT5_EN_8197F BIT(5) +#define BIT_FS_GTINT4_EN_8197F BIT(4) +#define BIT_FS_GTINT3_EN_8197F BIT(3) +#define BIT_FS_GTINT2_EN_8197F BIT(2) +#define BIT_FS_GTINT1_EN_8197F BIT(1) +#define BIT_FS_GTINT0_EN_8197F BIT(0) + +/* 2 REG_FTISR_8197F */ +#define BIT_PS_TIMER_C_EARLY__INT_8197F BIT(23) +#define BIT_PS_TIMER_B_EARLY__INT_8197F BIT(22) +#define BIT_PS_TIMER_A_EARLY__INT_8197F BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_8197F BIT(20) +#define BIT_PS_TIMER_C_INT_8197F BIT(19) +#define BIT_PS_TIMER_B_INT_8197F BIT(18) +#define BIT_PS_TIMER_A_INT_8197F BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_8197F BIT(16) +#define BIT_FS_PS_TIMEOUT2_INT_8197F BIT(15) +#define BIT_FS_PS_TIMEOUT1_INT_8197F BIT(14) +#define BIT_FS_PS_TIMEOUT0_INT_8197F BIT(13) +#define BIT_FS_GTINT8_INT_8197F BIT(8) +#define BIT_FS_GTINT7_INT_8197F BIT(7) +#define BIT_FS_GTINT6_INT_8197F BIT(6) +#define BIT_FS_GTINT5_INT_8197F BIT(5) +#define BIT_FS_GTINT4_INT_8197F BIT(4) +#define BIT_FS_GTINT3_INT_8197F BIT(3) +#define BIT_FS_GTINT2_INT_8197F BIT(2) +#define BIT_FS_GTINT1_INT_8197F BIT(1) +#define BIT_FS_GTINT0_INT_8197F BIT(0) + +/* 2 REG_PKTBUF_DBG_CTRL_8197F */ + +#define BIT_SHIFT_PKTBUF_WRITE_EN_8197F 24 +#define BIT_MASK_PKTBUF_WRITE_EN_8197F 0xff +#define BIT_PKTBUF_WRITE_EN_8197F(x) \ + (((x) & BIT_MASK_PKTBUF_WRITE_EN_8197F) \ + << BIT_SHIFT_PKTBUF_WRITE_EN_8197F) +#define BITS_PKTBUF_WRITE_EN_8197F \ + (BIT_MASK_PKTBUF_WRITE_EN_8197F << BIT_SHIFT_PKTBUF_WRITE_EN_8197F) +#define BIT_CLEAR_PKTBUF_WRITE_EN_8197F(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8197F)) +#define BIT_GET_PKTBUF_WRITE_EN_8197F(x) \ + (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8197F) & \ + BIT_MASK_PKTBUF_WRITE_EN_8197F) +#define BIT_SET_PKTBUF_WRITE_EN_8197F(x, v) \ + (BIT_CLEAR_PKTBUF_WRITE_EN_8197F(x) | BIT_PKTBUF_WRITE_EN_8197F(v)) + +#define BIT_TXRPTBUF_DBG_8197F BIT(23) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_TXPKTBUF_DBG_V2_8197F BIT(20) +#define BIT_RXPKTBUF_DBG_8197F BIT(16) + +#define BIT_SHIFT_PKTBUF_DBG_ADDR_8197F 0 +#define BIT_MASK_PKTBUF_DBG_ADDR_8197F 0x1fff +#define BIT_PKTBUF_DBG_ADDR_8197F(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_ADDR_8197F) \ + << BIT_SHIFT_PKTBUF_DBG_ADDR_8197F) +#define BITS_PKTBUF_DBG_ADDR_8197F \ + (BIT_MASK_PKTBUF_DBG_ADDR_8197F << BIT_SHIFT_PKTBUF_DBG_ADDR_8197F) +#define BIT_CLEAR_PKTBUF_DBG_ADDR_8197F(x) ((x) & (~BITS_PKTBUF_DBG_ADDR_8197F)) +#define BIT_GET_PKTBUF_DBG_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR_8197F) & \ + BIT_MASK_PKTBUF_DBG_ADDR_8197F) +#define BIT_SET_PKTBUF_DBG_ADDR_8197F(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_ADDR_8197F(x) | BIT_PKTBUF_DBG_ADDR_8197F(v)) + +/* 2 REG_PKTBUF_DBG_DATA_L_8197F */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_L_8197F 0 +#define BIT_MASK_PKTBUF_DBG_DATA_L_8197F 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_L_8197F(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8197F) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_L_8197F) +#define BITS_PKTBUF_DBG_DATA_L_8197F \ + (BIT_MASK_PKTBUF_DBG_DATA_L_8197F << BIT_SHIFT_PKTBUF_DBG_DATA_L_8197F) +#define BIT_CLEAR_PKTBUF_DBG_DATA_L_8197F(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_L_8197F)) +#define BIT_GET_PKTBUF_DBG_DATA_L_8197F(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8197F) & \ + BIT_MASK_PKTBUF_DBG_DATA_L_8197F) +#define BIT_SET_PKTBUF_DBG_DATA_L_8197F(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_L_8197F(x) | BIT_PKTBUF_DBG_DATA_L_8197F(v)) + +/* 2 REG_PKTBUF_DBG_DATA_H_8197F */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_H_8197F 0 +#define BIT_MASK_PKTBUF_DBG_DATA_H_8197F 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_H_8197F(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8197F) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_H_8197F) +#define BITS_PKTBUF_DBG_DATA_H_8197F \ + (BIT_MASK_PKTBUF_DBG_DATA_H_8197F << BIT_SHIFT_PKTBUF_DBG_DATA_H_8197F) +#define BIT_CLEAR_PKTBUF_DBG_DATA_H_8197F(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_H_8197F)) +#define BIT_GET_PKTBUF_DBG_DATA_H_8197F(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8197F) & \ + BIT_MASK_PKTBUF_DBG_DATA_H_8197F) +#define BIT_SET_PKTBUF_DBG_DATA_H_8197F(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_H_8197F(x) | BIT_PKTBUF_DBG_DATA_H_8197F(v)) + +/* 2 REG_CPWM2_8197F */ + +#define BIT_SHIFT_L0S_TO_RCVY_NUM_8197F 16 +#define BIT_MASK_L0S_TO_RCVY_NUM_8197F 0xff +#define BIT_L0S_TO_RCVY_NUM_8197F(x) \ + (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8197F) \ + << BIT_SHIFT_L0S_TO_RCVY_NUM_8197F) +#define BITS_L0S_TO_RCVY_NUM_8197F \ + (BIT_MASK_L0S_TO_RCVY_NUM_8197F << BIT_SHIFT_L0S_TO_RCVY_NUM_8197F) +#define BIT_CLEAR_L0S_TO_RCVY_NUM_8197F(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8197F)) +#define BIT_GET_L0S_TO_RCVY_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8197F) & \ + BIT_MASK_L0S_TO_RCVY_NUM_8197F) +#define BIT_SET_L0S_TO_RCVY_NUM_8197F(x, v) \ + (BIT_CLEAR_L0S_TO_RCVY_NUM_8197F(x) | BIT_L0S_TO_RCVY_NUM_8197F(v)) + +#define BIT_CPWM2_TOGGLING_8197F BIT(15) + +#define BIT_SHIFT_CPWM2_MOD_8197F 0 +#define BIT_MASK_CPWM2_MOD_8197F 0x7fff +#define BIT_CPWM2_MOD_8197F(x) \ + (((x) & BIT_MASK_CPWM2_MOD_8197F) << BIT_SHIFT_CPWM2_MOD_8197F) +#define BITS_CPWM2_MOD_8197F \ + (BIT_MASK_CPWM2_MOD_8197F << BIT_SHIFT_CPWM2_MOD_8197F) +#define BIT_CLEAR_CPWM2_MOD_8197F(x) ((x) & (~BITS_CPWM2_MOD_8197F)) +#define BIT_GET_CPWM2_MOD_8197F(x) \ + (((x) >> BIT_SHIFT_CPWM2_MOD_8197F) & BIT_MASK_CPWM2_MOD_8197F) +#define BIT_SET_CPWM2_MOD_8197F(x, v) \ + (BIT_CLEAR_CPWM2_MOD_8197F(x) | BIT_CPWM2_MOD_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_TC0_CTRL_8197F */ +#define BIT_TC0INT_EN_8197F BIT(26) +#define BIT_TC0MODE_8197F BIT(25) +#define BIT_TC0EN_8197F BIT(24) + +#define BIT_SHIFT_TC0DATA_8197F 0 +#define BIT_MASK_TC0DATA_8197F 0xffffff +#define BIT_TC0DATA_8197F(x) \ + (((x) & BIT_MASK_TC0DATA_8197F) << BIT_SHIFT_TC0DATA_8197F) +#define BITS_TC0DATA_8197F (BIT_MASK_TC0DATA_8197F << BIT_SHIFT_TC0DATA_8197F) +#define BIT_CLEAR_TC0DATA_8197F(x) ((x) & (~BITS_TC0DATA_8197F)) +#define BIT_GET_TC0DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC0DATA_8197F) & BIT_MASK_TC0DATA_8197F) +#define BIT_SET_TC0DATA_8197F(x, v) \ + (BIT_CLEAR_TC0DATA_8197F(x) | BIT_TC0DATA_8197F(v)) + +/* 2 REG_TC1_CTRL_8197F */ +#define BIT_TC1INT_EN_8197F BIT(26) +#define BIT_TC1MODE_8197F BIT(25) +#define BIT_TC1EN_8197F BIT(24) + +#define BIT_SHIFT_TC1DATA_8197F 0 +#define BIT_MASK_TC1DATA_8197F 0xffffff +#define BIT_TC1DATA_8197F(x) \ + (((x) & BIT_MASK_TC1DATA_8197F) << BIT_SHIFT_TC1DATA_8197F) +#define BITS_TC1DATA_8197F (BIT_MASK_TC1DATA_8197F << BIT_SHIFT_TC1DATA_8197F) +#define BIT_CLEAR_TC1DATA_8197F(x) ((x) & (~BITS_TC1DATA_8197F)) +#define BIT_GET_TC1DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC1DATA_8197F) & BIT_MASK_TC1DATA_8197F) +#define BIT_SET_TC1DATA_8197F(x, v) \ + (BIT_CLEAR_TC1DATA_8197F(x) | BIT_TC1DATA_8197F(v)) + +/* 2 REG_TC2_CTRL_8197F */ +#define BIT_TC2INT_EN_8197F BIT(26) +#define BIT_TC2MODE_8197F BIT(25) +#define BIT_TC2EN_8197F BIT(24) + +#define BIT_SHIFT_TC2DATA_8197F 0 +#define BIT_MASK_TC2DATA_8197F 0xffffff +#define BIT_TC2DATA_8197F(x) \ + (((x) & BIT_MASK_TC2DATA_8197F) << BIT_SHIFT_TC2DATA_8197F) +#define BITS_TC2DATA_8197F (BIT_MASK_TC2DATA_8197F << BIT_SHIFT_TC2DATA_8197F) +#define BIT_CLEAR_TC2DATA_8197F(x) ((x) & (~BITS_TC2DATA_8197F)) +#define BIT_GET_TC2DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC2DATA_8197F) & BIT_MASK_TC2DATA_8197F) +#define BIT_SET_TC2DATA_8197F(x, v) \ + (BIT_CLEAR_TC2DATA_8197F(x) | BIT_TC2DATA_8197F(v)) + +/* 2 REG_TC3_CTRL_8197F */ +#define BIT_TC3INT_EN_8197F BIT(26) +#define BIT_TC3MODE_8197F BIT(25) +#define BIT_TC3EN_8197F BIT(24) + +#define BIT_SHIFT_TC3DATA_8197F 0 +#define BIT_MASK_TC3DATA_8197F 0xffffff +#define BIT_TC3DATA_8197F(x) \ + (((x) & BIT_MASK_TC3DATA_8197F) << BIT_SHIFT_TC3DATA_8197F) +#define BITS_TC3DATA_8197F (BIT_MASK_TC3DATA_8197F << BIT_SHIFT_TC3DATA_8197F) +#define BIT_CLEAR_TC3DATA_8197F(x) ((x) & (~BITS_TC3DATA_8197F)) +#define BIT_GET_TC3DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC3DATA_8197F) & BIT_MASK_TC3DATA_8197F) +#define BIT_SET_TC3DATA_8197F(x, v) \ + (BIT_CLEAR_TC3DATA_8197F(x) | BIT_TC3DATA_8197F(v)) + +/* 2 REG_TC4_CTRL_8197F */ +#define BIT_TC4INT_EN_8197F BIT(26) +#define BIT_TC4MODE_8197F BIT(25) +#define BIT_TC4EN_8197F BIT(24) + +#define BIT_SHIFT_TC4DATA_8197F 0 +#define BIT_MASK_TC4DATA_8197F 0xffffff +#define BIT_TC4DATA_8197F(x) \ + (((x) & BIT_MASK_TC4DATA_8197F) << BIT_SHIFT_TC4DATA_8197F) +#define BITS_TC4DATA_8197F (BIT_MASK_TC4DATA_8197F << BIT_SHIFT_TC4DATA_8197F) +#define BIT_CLEAR_TC4DATA_8197F(x) ((x) & (~BITS_TC4DATA_8197F)) +#define BIT_GET_TC4DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC4DATA_8197F) & BIT_MASK_TC4DATA_8197F) +#define BIT_SET_TC4DATA_8197F(x, v) \ + (BIT_CLEAR_TC4DATA_8197F(x) | BIT_TC4DATA_8197F(v)) + +/* 2 REG_TCUNIT_BASE_8197F */ + +#define BIT_SHIFT_TCUNIT_BASE_8197F 0 +#define BIT_MASK_TCUNIT_BASE_8197F 0x3fff +#define BIT_TCUNIT_BASE_8197F(x) \ + (((x) & BIT_MASK_TCUNIT_BASE_8197F) << BIT_SHIFT_TCUNIT_BASE_8197F) +#define BITS_TCUNIT_BASE_8197F \ + (BIT_MASK_TCUNIT_BASE_8197F << BIT_SHIFT_TCUNIT_BASE_8197F) +#define BIT_CLEAR_TCUNIT_BASE_8197F(x) ((x) & (~BITS_TCUNIT_BASE_8197F)) +#define BIT_GET_TCUNIT_BASE_8197F(x) \ + (((x) >> BIT_SHIFT_TCUNIT_BASE_8197F) & BIT_MASK_TCUNIT_BASE_8197F) +#define BIT_SET_TCUNIT_BASE_8197F(x, v) \ + (BIT_CLEAR_TCUNIT_BASE_8197F(x) | BIT_TCUNIT_BASE_8197F(v)) + +/* 2 REG_TC5_CTRL_8197F */ +#define BIT_TC5INT_EN_8197F BIT(26) +#define BIT_TC5MODE_8197F BIT(25) +#define BIT_TC5EN_8197F BIT(24) + +#define BIT_SHIFT_TC5DATA_8197F 0 +#define BIT_MASK_TC5DATA_8197F 0xffffff +#define BIT_TC5DATA_8197F(x) \ + (((x) & BIT_MASK_TC5DATA_8197F) << BIT_SHIFT_TC5DATA_8197F) +#define BITS_TC5DATA_8197F (BIT_MASK_TC5DATA_8197F << BIT_SHIFT_TC5DATA_8197F) +#define BIT_CLEAR_TC5DATA_8197F(x) ((x) & (~BITS_TC5DATA_8197F)) +#define BIT_GET_TC5DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC5DATA_8197F) & BIT_MASK_TC5DATA_8197F) +#define BIT_SET_TC5DATA_8197F(x, v) \ + (BIT_CLEAR_TC5DATA_8197F(x) | BIT_TC5DATA_8197F(v)) + +/* 2 REG_TC6_CTRL_8197F */ +#define BIT_TC6INT_EN_8197F BIT(26) +#define BIT_TC6MODE_8197F BIT(25) +#define BIT_TC6EN_8197F BIT(24) + +#define BIT_SHIFT_TC6DATA_8197F 0 +#define BIT_MASK_TC6DATA_8197F 0xffffff +#define BIT_TC6DATA_8197F(x) \ + (((x) & BIT_MASK_TC6DATA_8197F) << BIT_SHIFT_TC6DATA_8197F) +#define BITS_TC6DATA_8197F (BIT_MASK_TC6DATA_8197F << BIT_SHIFT_TC6DATA_8197F) +#define BIT_CLEAR_TC6DATA_8197F(x) ((x) & (~BITS_TC6DATA_8197F)) +#define BIT_GET_TC6DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC6DATA_8197F) & BIT_MASK_TC6DATA_8197F) +#define BIT_SET_TC6DATA_8197F(x, v) \ + (BIT_CLEAR_TC6DATA_8197F(x) | BIT_TC6DATA_8197F(v)) + +/* 2 REG_MBIST_FAIL_8197F */ + +#define BIT_SHIFT_8051_MBIST_FAIL_8197F 26 +#define BIT_MASK_8051_MBIST_FAIL_8197F 0x7 +#define BIT_8051_MBIST_FAIL_8197F(x) \ + (((x) & BIT_MASK_8051_MBIST_FAIL_8197F) \ + << BIT_SHIFT_8051_MBIST_FAIL_8197F) +#define BITS_8051_MBIST_FAIL_8197F \ + (BIT_MASK_8051_MBIST_FAIL_8197F << BIT_SHIFT_8051_MBIST_FAIL_8197F) +#define BIT_CLEAR_8051_MBIST_FAIL_8197F(x) ((x) & (~BITS_8051_MBIST_FAIL_8197F)) +#define BIT_GET_8051_MBIST_FAIL_8197F(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_FAIL_8197F) & \ + BIT_MASK_8051_MBIST_FAIL_8197F) +#define BIT_SET_8051_MBIST_FAIL_8197F(x, v) \ + (BIT_CLEAR_8051_MBIST_FAIL_8197F(x) | BIT_8051_MBIST_FAIL_8197F(v)) + +#define BIT_SHIFT_USB_MBIST_FAIL_8197F 24 +#define BIT_MASK_USB_MBIST_FAIL_8197F 0x3 +#define BIT_USB_MBIST_FAIL_8197F(x) \ + (((x) & BIT_MASK_USB_MBIST_FAIL_8197F) \ + << BIT_SHIFT_USB_MBIST_FAIL_8197F) +#define BITS_USB_MBIST_FAIL_8197F \ + (BIT_MASK_USB_MBIST_FAIL_8197F << BIT_SHIFT_USB_MBIST_FAIL_8197F) +#define BIT_CLEAR_USB_MBIST_FAIL_8197F(x) ((x) & (~BITS_USB_MBIST_FAIL_8197F)) +#define BIT_GET_USB_MBIST_FAIL_8197F(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_FAIL_8197F) & \ + BIT_MASK_USB_MBIST_FAIL_8197F) +#define BIT_SET_USB_MBIST_FAIL_8197F(x, v) \ + (BIT_CLEAR_USB_MBIST_FAIL_8197F(x) | BIT_USB_MBIST_FAIL_8197F(v)) + +#define BIT_SHIFT_PCIE_MBIST_FAIL_8197F 16 +#define BIT_MASK_PCIE_MBIST_FAIL_8197F 0x3f +#define BIT_PCIE_MBIST_FAIL_8197F(x) \ + (((x) & BIT_MASK_PCIE_MBIST_FAIL_8197F) \ + << BIT_SHIFT_PCIE_MBIST_FAIL_8197F) +#define BITS_PCIE_MBIST_FAIL_8197F \ + (BIT_MASK_PCIE_MBIST_FAIL_8197F << BIT_SHIFT_PCIE_MBIST_FAIL_8197F) +#define BIT_CLEAR_PCIE_MBIST_FAIL_8197F(x) ((x) & (~BITS_PCIE_MBIST_FAIL_8197F)) +#define BIT_GET_PCIE_MBIST_FAIL_8197F(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_FAIL_8197F) & \ + BIT_MASK_PCIE_MBIST_FAIL_8197F) +#define BIT_SET_PCIE_MBIST_FAIL_8197F(x, v) \ + (BIT_CLEAR_PCIE_MBIST_FAIL_8197F(x) | BIT_PCIE_MBIST_FAIL_8197F(v)) + +#define BIT_SHIFT_MAC_MBIST_FAIL_DRF_8197F 0 +#define BIT_MASK_MAC_MBIST_FAIL_DRF_8197F 0x3ffff +#define BIT_MAC_MBIST_FAIL_DRF_8197F(x) \ + (((x) & BIT_MASK_MAC_MBIST_FAIL_DRF_8197F) \ + << BIT_SHIFT_MAC_MBIST_FAIL_DRF_8197F) +#define BITS_MAC_MBIST_FAIL_DRF_8197F \ + (BIT_MASK_MAC_MBIST_FAIL_DRF_8197F \ + << BIT_SHIFT_MAC_MBIST_FAIL_DRF_8197F) +#define BIT_CLEAR_MAC_MBIST_FAIL_DRF_8197F(x) \ + ((x) & (~BITS_MAC_MBIST_FAIL_DRF_8197F)) +#define BIT_GET_MAC_MBIST_FAIL_DRF_8197F(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_FAIL_DRF_8197F) & \ + BIT_MASK_MAC_MBIST_FAIL_DRF_8197F) +#define BIT_SET_MAC_MBIST_FAIL_DRF_8197F(x, v) \ + (BIT_CLEAR_MAC_MBIST_FAIL_DRF_8197F(x) | \ + BIT_MAC_MBIST_FAIL_DRF_8197F(v)) + +/* 2 REG_MBIST_START_PAUSE_8197F */ + +#define BIT_SHIFT_8051_MBIST_START_PAUSE_8197F 26 +#define BIT_MASK_8051_MBIST_START_PAUSE_8197F 0x7 +#define BIT_8051_MBIST_START_PAUSE_8197F(x) \ + (((x) & BIT_MASK_8051_MBIST_START_PAUSE_8197F) \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_8197F) +#define BITS_8051_MBIST_START_PAUSE_8197F \ + (BIT_MASK_8051_MBIST_START_PAUSE_8197F \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_8197F) +#define BIT_CLEAR_8051_MBIST_START_PAUSE_8197F(x) \ + ((x) & (~BITS_8051_MBIST_START_PAUSE_8197F)) +#define BIT_GET_8051_MBIST_START_PAUSE_8197F(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE_8197F) & \ + BIT_MASK_8051_MBIST_START_PAUSE_8197F) +#define BIT_SET_8051_MBIST_START_PAUSE_8197F(x, v) \ + (BIT_CLEAR_8051_MBIST_START_PAUSE_8197F(x) | \ + BIT_8051_MBIST_START_PAUSE_8197F(v)) + +#define BIT_SHIFT_USB_MBIST_START_PAUSE_8197F 24 +#define BIT_MASK_USB_MBIST_START_PAUSE_8197F 0x3 +#define BIT_USB_MBIST_START_PAUSE_8197F(x) \ + (((x) & BIT_MASK_USB_MBIST_START_PAUSE_8197F) \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_8197F) +#define BITS_USB_MBIST_START_PAUSE_8197F \ + (BIT_MASK_USB_MBIST_START_PAUSE_8197F \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_8197F) +#define BIT_CLEAR_USB_MBIST_START_PAUSE_8197F(x) \ + ((x) & (~BITS_USB_MBIST_START_PAUSE_8197F)) +#define BIT_GET_USB_MBIST_START_PAUSE_8197F(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_8197F) & \ + BIT_MASK_USB_MBIST_START_PAUSE_8197F) +#define BIT_SET_USB_MBIST_START_PAUSE_8197F(x, v) \ + (BIT_CLEAR_USB_MBIST_START_PAUSE_8197F(x) | \ + BIT_USB_MBIST_START_PAUSE_8197F(v)) + +#define BIT_SHIFT_PCIE_MBIST_START_PAUSE_8197F 16 +#define BIT_MASK_PCIE_MBIST_START_PAUSE_8197F 0x3f +#define BIT_PCIE_MBIST_START_PAUSE_8197F(x) \ + (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_8197F) \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_8197F) +#define BITS_PCIE_MBIST_START_PAUSE_8197F \ + (BIT_MASK_PCIE_MBIST_START_PAUSE_8197F \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_8197F) +#define BIT_CLEAR_PCIE_MBIST_START_PAUSE_8197F(x) \ + ((x) & (~BITS_PCIE_MBIST_START_PAUSE_8197F)) +#define BIT_GET_PCIE_MBIST_START_PAUSE_8197F(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_8197F) & \ + BIT_MASK_PCIE_MBIST_START_PAUSE_8197F) +#define BIT_SET_PCIE_MBIST_START_PAUSE_8197F(x, v) \ + (BIT_CLEAR_PCIE_MBIST_START_PAUSE_8197F(x) | \ + BIT_PCIE_MBIST_START_PAUSE_8197F(v)) + +#define BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8197F 0 +#define BIT_MASK_MAC_MBIST_START_PAUSE_V1_8197F 0x3ffff +#define BIT_MAC_MBIST_START_PAUSE_V1_8197F(x) \ + (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V1_8197F) \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8197F) +#define BITS_MAC_MBIST_START_PAUSE_V1_8197F \ + (BIT_MASK_MAC_MBIST_START_PAUSE_V1_8197F \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8197F) +#define BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8197F(x) \ + ((x) & (~BITS_MAC_MBIST_START_PAUSE_V1_8197F)) +#define BIT_GET_MAC_MBIST_START_PAUSE_V1_8197F(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8197F) & \ + BIT_MASK_MAC_MBIST_START_PAUSE_V1_8197F) +#define BIT_SET_MAC_MBIST_START_PAUSE_V1_8197F(x, v) \ + (BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8197F(x) | \ + BIT_MAC_MBIST_START_PAUSE_V1_8197F(v)) + +/* 2 REG_MBIST_DONE_8197F */ + +#define BIT_SHIFT_8051_MBIST_DONE_8197F 26 +#define BIT_MASK_8051_MBIST_DONE_8197F 0x7 +#define BIT_8051_MBIST_DONE_8197F(x) \ + (((x) & BIT_MASK_8051_MBIST_DONE_8197F) \ + << BIT_SHIFT_8051_MBIST_DONE_8197F) +#define BITS_8051_MBIST_DONE_8197F \ + (BIT_MASK_8051_MBIST_DONE_8197F << BIT_SHIFT_8051_MBIST_DONE_8197F) +#define BIT_CLEAR_8051_MBIST_DONE_8197F(x) ((x) & (~BITS_8051_MBIST_DONE_8197F)) +#define BIT_GET_8051_MBIST_DONE_8197F(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DONE_8197F) & \ + BIT_MASK_8051_MBIST_DONE_8197F) +#define BIT_SET_8051_MBIST_DONE_8197F(x, v) \ + (BIT_CLEAR_8051_MBIST_DONE_8197F(x) | BIT_8051_MBIST_DONE_8197F(v)) + +#define BIT_SHIFT_USB_MBIST_DONE_8197F 24 +#define BIT_MASK_USB_MBIST_DONE_8197F 0x3 +#define BIT_USB_MBIST_DONE_8197F(x) \ + (((x) & BIT_MASK_USB_MBIST_DONE_8197F) \ + << BIT_SHIFT_USB_MBIST_DONE_8197F) +#define BITS_USB_MBIST_DONE_8197F \ + (BIT_MASK_USB_MBIST_DONE_8197F << BIT_SHIFT_USB_MBIST_DONE_8197F) +#define BIT_CLEAR_USB_MBIST_DONE_8197F(x) ((x) & (~BITS_USB_MBIST_DONE_8197F)) +#define BIT_GET_USB_MBIST_DONE_8197F(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DONE_8197F) & \ + BIT_MASK_USB_MBIST_DONE_8197F) +#define BIT_SET_USB_MBIST_DONE_8197F(x, v) \ + (BIT_CLEAR_USB_MBIST_DONE_8197F(x) | BIT_USB_MBIST_DONE_8197F(v)) + +#define BIT_SHIFT_PCIE_MBIST_DONE_8197F 16 +#define BIT_MASK_PCIE_MBIST_DONE_8197F 0x3f +#define BIT_PCIE_MBIST_DONE_8197F(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DONE_8197F) \ + << BIT_SHIFT_PCIE_MBIST_DONE_8197F) +#define BITS_PCIE_MBIST_DONE_8197F \ + (BIT_MASK_PCIE_MBIST_DONE_8197F << BIT_SHIFT_PCIE_MBIST_DONE_8197F) +#define BIT_CLEAR_PCIE_MBIST_DONE_8197F(x) ((x) & (~BITS_PCIE_MBIST_DONE_8197F)) +#define BIT_GET_PCIE_MBIST_DONE_8197F(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_8197F) & \ + BIT_MASK_PCIE_MBIST_DONE_8197F) +#define BIT_SET_PCIE_MBIST_DONE_8197F(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DONE_8197F(x) | BIT_PCIE_MBIST_DONE_8197F(v)) + +#define BIT_SHIFT_MAC_MBIST_DONE_V1_8197F 0 +#define BIT_MASK_MAC_MBIST_DONE_V1_8197F 0x3ffff +#define BIT_MAC_MBIST_DONE_V1_8197F(x) \ + (((x) & BIT_MASK_MAC_MBIST_DONE_V1_8197F) \ + << BIT_SHIFT_MAC_MBIST_DONE_V1_8197F) +#define BITS_MAC_MBIST_DONE_V1_8197F \ + (BIT_MASK_MAC_MBIST_DONE_V1_8197F << BIT_SHIFT_MAC_MBIST_DONE_V1_8197F) +#define BIT_CLEAR_MAC_MBIST_DONE_V1_8197F(x) \ + ((x) & (~BITS_MAC_MBIST_DONE_V1_8197F)) +#define BIT_GET_MAC_MBIST_DONE_V1_8197F(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V1_8197F) & \ + BIT_MASK_MAC_MBIST_DONE_V1_8197F) +#define BIT_SET_MAC_MBIST_DONE_V1_8197F(x, v) \ + (BIT_CLEAR_MAC_MBIST_DONE_V1_8197F(x) | BIT_MAC_MBIST_DONE_V1_8197F(v)) + +/* 2 REG_MBIST_FAIL_NRML_8197F */ + +#define BIT_SHIFT_MBIST_FAIL_NRML_V1_8197F 0 +#define BIT_MASK_MBIST_FAIL_NRML_V1_8197F 0x3ffff +#define BIT_MBIST_FAIL_NRML_V1_8197F(x) \ + (((x) & BIT_MASK_MBIST_FAIL_NRML_V1_8197F) \ + << BIT_SHIFT_MBIST_FAIL_NRML_V1_8197F) +#define BITS_MBIST_FAIL_NRML_V1_8197F \ + (BIT_MASK_MBIST_FAIL_NRML_V1_8197F \ + << BIT_SHIFT_MBIST_FAIL_NRML_V1_8197F) +#define BIT_CLEAR_MBIST_FAIL_NRML_V1_8197F(x) \ + ((x) & (~BITS_MBIST_FAIL_NRML_V1_8197F)) +#define BIT_GET_MBIST_FAIL_NRML_V1_8197F(x) \ + (((x) >> BIT_SHIFT_MBIST_FAIL_NRML_V1_8197F) & \ + BIT_MASK_MBIST_FAIL_NRML_V1_8197F) +#define BIT_SET_MBIST_FAIL_NRML_V1_8197F(x, v) \ + (BIT_CLEAR_MBIST_FAIL_NRML_V1_8197F(x) | \ + BIT_MBIST_FAIL_NRML_V1_8197F(v)) + +/* 2 REG_AES_DECRPT_DATA_8197F */ + +#define BIT_SHIFT_IPS_CFG_ADDR_8197F 0 +#define BIT_MASK_IPS_CFG_ADDR_8197F 0xff +#define BIT_IPS_CFG_ADDR_8197F(x) \ + (((x) & BIT_MASK_IPS_CFG_ADDR_8197F) << BIT_SHIFT_IPS_CFG_ADDR_8197F) +#define BITS_IPS_CFG_ADDR_8197F \ + (BIT_MASK_IPS_CFG_ADDR_8197F << BIT_SHIFT_IPS_CFG_ADDR_8197F) +#define BIT_CLEAR_IPS_CFG_ADDR_8197F(x) ((x) & (~BITS_IPS_CFG_ADDR_8197F)) +#define BIT_GET_IPS_CFG_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8197F) & BIT_MASK_IPS_CFG_ADDR_8197F) +#define BIT_SET_IPS_CFG_ADDR_8197F(x, v) \ + (BIT_CLEAR_IPS_CFG_ADDR_8197F(x) | BIT_IPS_CFG_ADDR_8197F(v)) + +/* 2 REG_AES_DECRPT_CFG_8197F */ + +#define BIT_SHIFT_IPS_CFG_DATA_8197F 0 +#define BIT_MASK_IPS_CFG_DATA_8197F 0xffffffffL +#define BIT_IPS_CFG_DATA_8197F(x) \ + (((x) & BIT_MASK_IPS_CFG_DATA_8197F) << BIT_SHIFT_IPS_CFG_DATA_8197F) +#define BITS_IPS_CFG_DATA_8197F \ + (BIT_MASK_IPS_CFG_DATA_8197F << BIT_SHIFT_IPS_CFG_DATA_8197F) +#define BIT_CLEAR_IPS_CFG_DATA_8197F(x) ((x) & (~BITS_IPS_CFG_DATA_8197F)) +#define BIT_GET_IPS_CFG_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_DATA_8197F) & BIT_MASK_IPS_CFG_DATA_8197F) +#define BIT_SET_IPS_CFG_DATA_8197F(x, v) \ + (BIT_CLEAR_IPS_CFG_DATA_8197F(x) | BIT_IPS_CFG_DATA_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_MACCLKFRQ_8197F */ + +#define BIT_SHIFT_MACCLK_FREQ_LOW32_8197F 0 +#define BIT_MASK_MACCLK_FREQ_LOW32_8197F 0xffffffffL +#define BIT_MACCLK_FREQ_LOW32_8197F(x) \ + (((x) & BIT_MASK_MACCLK_FREQ_LOW32_8197F) \ + << BIT_SHIFT_MACCLK_FREQ_LOW32_8197F) +#define BITS_MACCLK_FREQ_LOW32_8197F \ + (BIT_MASK_MACCLK_FREQ_LOW32_8197F << BIT_SHIFT_MACCLK_FREQ_LOW32_8197F) +#define BIT_CLEAR_MACCLK_FREQ_LOW32_8197F(x) \ + ((x) & (~BITS_MACCLK_FREQ_LOW32_8197F)) +#define BIT_GET_MACCLK_FREQ_LOW32_8197F(x) \ + (((x) >> BIT_SHIFT_MACCLK_FREQ_LOW32_8197F) & \ + BIT_MASK_MACCLK_FREQ_LOW32_8197F) +#define BIT_SET_MACCLK_FREQ_LOW32_8197F(x, v) \ + (BIT_CLEAR_MACCLK_FREQ_LOW32_8197F(x) | BIT_MACCLK_FREQ_LOW32_8197F(v)) + +/* 2 REG_TMETER_8197F */ + +#define BIT_SHIFT_MACCLK_FREQ_HIGH10_8197F 0 +#define BIT_MASK_MACCLK_FREQ_HIGH10_8197F 0x3ff +#define BIT_MACCLK_FREQ_HIGH10_8197F(x) \ + (((x) & BIT_MASK_MACCLK_FREQ_HIGH10_8197F) \ + << BIT_SHIFT_MACCLK_FREQ_HIGH10_8197F) +#define BITS_MACCLK_FREQ_HIGH10_8197F \ + (BIT_MASK_MACCLK_FREQ_HIGH10_8197F \ + << BIT_SHIFT_MACCLK_FREQ_HIGH10_8197F) +#define BIT_CLEAR_MACCLK_FREQ_HIGH10_8197F(x) \ + ((x) & (~BITS_MACCLK_FREQ_HIGH10_8197F)) +#define BIT_GET_MACCLK_FREQ_HIGH10_8197F(x) \ + (((x) >> BIT_SHIFT_MACCLK_FREQ_HIGH10_8197F) & \ + BIT_MASK_MACCLK_FREQ_HIGH10_8197F) +#define BIT_SET_MACCLK_FREQ_HIGH10_8197F(x, v) \ + (BIT_CLEAR_MACCLK_FREQ_HIGH10_8197F(x) | \ + BIT_MACCLK_FREQ_HIGH10_8197F(v)) + +/* 2 REG_OSC_32K_CTRL_8197F */ +#define BIT_32K_CLK_OUT_RDY_8197F BIT(12) + +#define BIT_SHIFT_MONITOR_CYCLE_LOG2_8197F 8 +#define BIT_MASK_MONITOR_CYCLE_LOG2_8197F 0xf +#define BIT_MONITOR_CYCLE_LOG2_8197F(x) \ + (((x) & BIT_MASK_MONITOR_CYCLE_LOG2_8197F) \ + << BIT_SHIFT_MONITOR_CYCLE_LOG2_8197F) +#define BITS_MONITOR_CYCLE_LOG2_8197F \ + (BIT_MASK_MONITOR_CYCLE_LOG2_8197F \ + << BIT_SHIFT_MONITOR_CYCLE_LOG2_8197F) +#define BIT_CLEAR_MONITOR_CYCLE_LOG2_8197F(x) \ + ((x) & (~BITS_MONITOR_CYCLE_LOG2_8197F)) +#define BIT_GET_MONITOR_CYCLE_LOG2_8197F(x) \ + (((x) >> BIT_SHIFT_MONITOR_CYCLE_LOG2_8197F) & \ + BIT_MASK_MONITOR_CYCLE_LOG2_8197F) +#define BIT_SET_MONITOR_CYCLE_LOG2_8197F(x, v) \ + (BIT_CLEAR_MONITOR_CYCLE_LOG2_8197F(x) | \ + BIT_MONITOR_CYCLE_LOG2_8197F(v)) + +/* 2 REG_32K_CAL_REG1_8197F */ + +#define BIT_SHIFT_FREQVALUE_UNREGCLK_8197F 8 +#define BIT_MASK_FREQVALUE_UNREGCLK_8197F 0xffffff +#define BIT_FREQVALUE_UNREGCLK_8197F(x) \ + (((x) & BIT_MASK_FREQVALUE_UNREGCLK_8197F) \ + << BIT_SHIFT_FREQVALUE_UNREGCLK_8197F) +#define BITS_FREQVALUE_UNREGCLK_8197F \ + (BIT_MASK_FREQVALUE_UNREGCLK_8197F \ + << BIT_SHIFT_FREQVALUE_UNREGCLK_8197F) +#define BIT_CLEAR_FREQVALUE_UNREGCLK_8197F(x) \ + ((x) & (~BITS_FREQVALUE_UNREGCLK_8197F)) +#define BIT_GET_FREQVALUE_UNREGCLK_8197F(x) \ + (((x) >> BIT_SHIFT_FREQVALUE_UNREGCLK_8197F) & \ + BIT_MASK_FREQVALUE_UNREGCLK_8197F) +#define BIT_SET_FREQVALUE_UNREGCLK_8197F(x, v) \ + (BIT_CLEAR_FREQVALUE_UNREGCLK_8197F(x) | \ + BIT_FREQVALUE_UNREGCLK_8197F(v)) + +#define BIT_CAL32K_DBGMOD_8197F BIT(7) + +#define BIT_SHIFT_NCO_THRS_8197F 0 +#define BIT_MASK_NCO_THRS_8197F 0x7f +#define BIT_NCO_THRS_8197F(x) \ + (((x) & BIT_MASK_NCO_THRS_8197F) << BIT_SHIFT_NCO_THRS_8197F) +#define BITS_NCO_THRS_8197F \ + (BIT_MASK_NCO_THRS_8197F << BIT_SHIFT_NCO_THRS_8197F) +#define BIT_CLEAR_NCO_THRS_8197F(x) ((x) & (~BITS_NCO_THRS_8197F)) +#define BIT_GET_NCO_THRS_8197F(x) \ + (((x) >> BIT_SHIFT_NCO_THRS_8197F) & BIT_MASK_NCO_THRS_8197F) +#define BIT_SET_NCO_THRS_8197F(x, v) \ + (BIT_CLEAR_NCO_THRS_8197F(x) | BIT_NCO_THRS_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_C2HEVT_8197F */ + +#define BIT_SHIFT_C2HEVT_MSG_8197F 0 +#define BIT_MASK_C2HEVT_MSG_8197F 0xffffffffffffffffffffffffffffffffL +#define BIT_C2HEVT_MSG_8197F(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_8197F) << BIT_SHIFT_C2HEVT_MSG_8197F) +#define BITS_C2HEVT_MSG_8197F \ + (BIT_MASK_C2HEVT_MSG_8197F << BIT_SHIFT_C2HEVT_MSG_8197F) +#define BIT_CLEAR_C2HEVT_MSG_8197F(x) ((x) & (~BITS_C2HEVT_MSG_8197F)) +#define BIT_GET_C2HEVT_MSG_8197F(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_8197F) & BIT_MASK_C2HEVT_MSG_8197F) +#define BIT_SET_C2HEVT_MSG_8197F(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_8197F(x) | BIT_C2HEVT_MSG_8197F(v)) + +/* 2 REG_SW_DEFINED_PAGE1_8197F */ + +#define BIT_SHIFT_SW_DEFINED_PAGE1_8197F 0 +#define BIT_MASK_SW_DEFINED_PAGE1_8197F 0xffffffffffffffffL +#define BIT_SW_DEFINED_PAGE1_8197F(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE1_8197F) \ + << BIT_SHIFT_SW_DEFINED_PAGE1_8197F) +#define BITS_SW_DEFINED_PAGE1_8197F \ + (BIT_MASK_SW_DEFINED_PAGE1_8197F << BIT_SHIFT_SW_DEFINED_PAGE1_8197F) +#define BIT_CLEAR_SW_DEFINED_PAGE1_8197F(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE1_8197F)) +#define BIT_GET_SW_DEFINED_PAGE1_8197F(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_8197F) & \ + BIT_MASK_SW_DEFINED_PAGE1_8197F) +#define BIT_SET_SW_DEFINED_PAGE1_8197F(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE1_8197F(x) | BIT_SW_DEFINED_PAGE1_8197F(v)) + +/* 2 REG_MCUTST_I_8197F */ + +#define BIT_SHIFT_MCUDMSG_I_8197F 0 +#define BIT_MASK_MCUDMSG_I_8197F 0xffffffffL +#define BIT_MCUDMSG_I_8197F(x) \ + (((x) & BIT_MASK_MCUDMSG_I_8197F) << BIT_SHIFT_MCUDMSG_I_8197F) +#define BITS_MCUDMSG_I_8197F \ + (BIT_MASK_MCUDMSG_I_8197F << BIT_SHIFT_MCUDMSG_I_8197F) +#define BIT_CLEAR_MCUDMSG_I_8197F(x) ((x) & (~BITS_MCUDMSG_I_8197F)) +#define BIT_GET_MCUDMSG_I_8197F(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_I_8197F) & BIT_MASK_MCUDMSG_I_8197F) +#define BIT_SET_MCUDMSG_I_8197F(x, v) \ + (BIT_CLEAR_MCUDMSG_I_8197F(x) | BIT_MCUDMSG_I_8197F(v)) + +/* 2 REG_MCUTST_II_8197F */ + +#define BIT_SHIFT_MCUDMSG_II_8197F 0 +#define BIT_MASK_MCUDMSG_II_8197F 0xffffffffL +#define BIT_MCUDMSG_II_8197F(x) \ + (((x) & BIT_MASK_MCUDMSG_II_8197F) << BIT_SHIFT_MCUDMSG_II_8197F) +#define BITS_MCUDMSG_II_8197F \ + (BIT_MASK_MCUDMSG_II_8197F << BIT_SHIFT_MCUDMSG_II_8197F) +#define BIT_CLEAR_MCUDMSG_II_8197F(x) ((x) & (~BITS_MCUDMSG_II_8197F)) +#define BIT_GET_MCUDMSG_II_8197F(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_II_8197F) & BIT_MASK_MCUDMSG_II_8197F) +#define BIT_SET_MCUDMSG_II_8197F(x, v) \ + (BIT_CLEAR_MCUDMSG_II_8197F(x) | BIT_MCUDMSG_II_8197F(v)) + +/* 2 REG_FMETHR_8197F */ +#define BIT_FMSG_INT_8197F BIT(31) + +#define BIT_SHIFT_FW_MSG_8197F 0 +#define BIT_MASK_FW_MSG_8197F 0xffffffffL +#define BIT_FW_MSG_8197F(x) \ + (((x) & BIT_MASK_FW_MSG_8197F) << BIT_SHIFT_FW_MSG_8197F) +#define BITS_FW_MSG_8197F (BIT_MASK_FW_MSG_8197F << BIT_SHIFT_FW_MSG_8197F) +#define BIT_CLEAR_FW_MSG_8197F(x) ((x) & (~BITS_FW_MSG_8197F)) +#define BIT_GET_FW_MSG_8197F(x) \ + (((x) >> BIT_SHIFT_FW_MSG_8197F) & BIT_MASK_FW_MSG_8197F) +#define BIT_SET_FW_MSG_8197F(x, v) \ + (BIT_CLEAR_FW_MSG_8197F(x) | BIT_FW_MSG_8197F(v)) + +/* 2 REG_HMETFR_8197F */ + +#define BIT_SHIFT_HRCV_MSG_8197F 24 +#define BIT_MASK_HRCV_MSG_8197F 0xff +#define BIT_HRCV_MSG_8197F(x) \ + (((x) & BIT_MASK_HRCV_MSG_8197F) << BIT_SHIFT_HRCV_MSG_8197F) +#define BITS_HRCV_MSG_8197F \ + (BIT_MASK_HRCV_MSG_8197F << BIT_SHIFT_HRCV_MSG_8197F) +#define BIT_CLEAR_HRCV_MSG_8197F(x) ((x) & (~BITS_HRCV_MSG_8197F)) +#define BIT_GET_HRCV_MSG_8197F(x) \ + (((x) >> BIT_SHIFT_HRCV_MSG_8197F) & BIT_MASK_HRCV_MSG_8197F) +#define BIT_SET_HRCV_MSG_8197F(x, v) \ + (BIT_CLEAR_HRCV_MSG_8197F(x) | BIT_HRCV_MSG_8197F(v)) + +#define BIT_INT_BOX3_8197F BIT(3) +#define BIT_INT_BOX2_8197F BIT(2) +#define BIT_INT_BOX1_8197F BIT(1) +#define BIT_INT_BOX0_8197F BIT(0) + +/* 2 REG_HMEBOX0_8197F */ + +#define BIT_SHIFT_HOST_MSG_0_8197F 0 +#define BIT_MASK_HOST_MSG_0_8197F 0xffffffffL +#define BIT_HOST_MSG_0_8197F(x) \ + (((x) & BIT_MASK_HOST_MSG_0_8197F) << BIT_SHIFT_HOST_MSG_0_8197F) +#define BITS_HOST_MSG_0_8197F \ + (BIT_MASK_HOST_MSG_0_8197F << BIT_SHIFT_HOST_MSG_0_8197F) +#define BIT_CLEAR_HOST_MSG_0_8197F(x) ((x) & (~BITS_HOST_MSG_0_8197F)) +#define BIT_GET_HOST_MSG_0_8197F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_0_8197F) & BIT_MASK_HOST_MSG_0_8197F) +#define BIT_SET_HOST_MSG_0_8197F(x, v) \ + (BIT_CLEAR_HOST_MSG_0_8197F(x) | BIT_HOST_MSG_0_8197F(v)) + +/* 2 REG_HMEBOX1_8197F */ + +#define BIT_SHIFT_HOST_MSG_1_8197F 0 +#define BIT_MASK_HOST_MSG_1_8197F 0xffffffffL +#define BIT_HOST_MSG_1_8197F(x) \ + (((x) & BIT_MASK_HOST_MSG_1_8197F) << BIT_SHIFT_HOST_MSG_1_8197F) +#define BITS_HOST_MSG_1_8197F \ + (BIT_MASK_HOST_MSG_1_8197F << BIT_SHIFT_HOST_MSG_1_8197F) +#define BIT_CLEAR_HOST_MSG_1_8197F(x) ((x) & (~BITS_HOST_MSG_1_8197F)) +#define BIT_GET_HOST_MSG_1_8197F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_1_8197F) & BIT_MASK_HOST_MSG_1_8197F) +#define BIT_SET_HOST_MSG_1_8197F(x, v) \ + (BIT_CLEAR_HOST_MSG_1_8197F(x) | BIT_HOST_MSG_1_8197F(v)) + +/* 2 REG_HMEBOX2_8197F */ + +#define BIT_SHIFT_HOST_MSG_2_8197F 0 +#define BIT_MASK_HOST_MSG_2_8197F 0xffffffffL +#define BIT_HOST_MSG_2_8197F(x) \ + (((x) & BIT_MASK_HOST_MSG_2_8197F) << BIT_SHIFT_HOST_MSG_2_8197F) +#define BITS_HOST_MSG_2_8197F \ + (BIT_MASK_HOST_MSG_2_8197F << BIT_SHIFT_HOST_MSG_2_8197F) +#define BIT_CLEAR_HOST_MSG_2_8197F(x) ((x) & (~BITS_HOST_MSG_2_8197F)) +#define BIT_GET_HOST_MSG_2_8197F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_2_8197F) & BIT_MASK_HOST_MSG_2_8197F) +#define BIT_SET_HOST_MSG_2_8197F(x, v) \ + (BIT_CLEAR_HOST_MSG_2_8197F(x) | BIT_HOST_MSG_2_8197F(v)) + +/* 2 REG_HMEBOX3_8197F */ + +#define BIT_SHIFT_HOST_MSG_3_8197F 0 +#define BIT_MASK_HOST_MSG_3_8197F 0xffffffffL +#define BIT_HOST_MSG_3_8197F(x) \ + (((x) & BIT_MASK_HOST_MSG_3_8197F) << BIT_SHIFT_HOST_MSG_3_8197F) +#define BITS_HOST_MSG_3_8197F \ + (BIT_MASK_HOST_MSG_3_8197F << BIT_SHIFT_HOST_MSG_3_8197F) +#define BIT_CLEAR_HOST_MSG_3_8197F(x) ((x) & (~BITS_HOST_MSG_3_8197F)) +#define BIT_GET_HOST_MSG_3_8197F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_3_8197F) & BIT_MASK_HOST_MSG_3_8197F) +#define BIT_SET_HOST_MSG_3_8197F(x, v) \ + (BIT_CLEAR_HOST_MSG_3_8197F(x) | BIT_HOST_MSG_3_8197F(v)) + +/* 2 REG_LLT_INIT_8197F */ + +#define BIT_SHIFT_LLTE_RWM_8197F 30 +#define BIT_MASK_LLTE_RWM_8197F 0x3 +#define BIT_LLTE_RWM_8197F(x) \ + (((x) & BIT_MASK_LLTE_RWM_8197F) << BIT_SHIFT_LLTE_RWM_8197F) +#define BITS_LLTE_RWM_8197F \ + (BIT_MASK_LLTE_RWM_8197F << BIT_SHIFT_LLTE_RWM_8197F) +#define BIT_CLEAR_LLTE_RWM_8197F(x) ((x) & (~BITS_LLTE_RWM_8197F)) +#define BIT_GET_LLTE_RWM_8197F(x) \ + (((x) >> BIT_SHIFT_LLTE_RWM_8197F) & BIT_MASK_LLTE_RWM_8197F) +#define BIT_SET_LLTE_RWM_8197F(x, v) \ + (BIT_CLEAR_LLTE_RWM_8197F(x) | BIT_LLTE_RWM_8197F(v)) + +#define BIT_SHIFT_LLTINI_PDATA_V1_8197F 16 +#define BIT_MASK_LLTINI_PDATA_V1_8197F 0xfff +#define BIT_LLTINI_PDATA_V1_8197F(x) \ + (((x) & BIT_MASK_LLTINI_PDATA_V1_8197F) \ + << BIT_SHIFT_LLTINI_PDATA_V1_8197F) +#define BITS_LLTINI_PDATA_V1_8197F \ + (BIT_MASK_LLTINI_PDATA_V1_8197F << BIT_SHIFT_LLTINI_PDATA_V1_8197F) +#define BIT_CLEAR_LLTINI_PDATA_V1_8197F(x) ((x) & (~BITS_LLTINI_PDATA_V1_8197F)) +#define BIT_GET_LLTINI_PDATA_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LLTINI_PDATA_V1_8197F) & \ + BIT_MASK_LLTINI_PDATA_V1_8197F) +#define BIT_SET_LLTINI_PDATA_V1_8197F(x, v) \ + (BIT_CLEAR_LLTINI_PDATA_V1_8197F(x) | BIT_LLTINI_PDATA_V1_8197F(v)) + +#define BIT_SHIFT_LLTINI_HDATA_V1_8197F 0 +#define BIT_MASK_LLTINI_HDATA_V1_8197F 0xfff +#define BIT_LLTINI_HDATA_V1_8197F(x) \ + (((x) & BIT_MASK_LLTINI_HDATA_V1_8197F) \ + << BIT_SHIFT_LLTINI_HDATA_V1_8197F) +#define BITS_LLTINI_HDATA_V1_8197F \ + (BIT_MASK_LLTINI_HDATA_V1_8197F << BIT_SHIFT_LLTINI_HDATA_V1_8197F) +#define BIT_CLEAR_LLTINI_HDATA_V1_8197F(x) ((x) & (~BITS_LLTINI_HDATA_V1_8197F)) +#define BIT_GET_LLTINI_HDATA_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LLTINI_HDATA_V1_8197F) & \ + BIT_MASK_LLTINI_HDATA_V1_8197F) +#define BIT_SET_LLTINI_HDATA_V1_8197F(x, v) \ + (BIT_CLEAR_LLTINI_HDATA_V1_8197F(x) | BIT_LLTINI_HDATA_V1_8197F(v)) + +/* 2 REG_LLT_INIT_ADDR_8197F */ + +#define BIT_SHIFT_LLTINI_ADDR_V1_8197F 0 +#define BIT_MASK_LLTINI_ADDR_V1_8197F 0xfff +#define BIT_LLTINI_ADDR_V1_8197F(x) \ + (((x) & BIT_MASK_LLTINI_ADDR_V1_8197F) \ + << BIT_SHIFT_LLTINI_ADDR_V1_8197F) +#define BITS_LLTINI_ADDR_V1_8197F \ + (BIT_MASK_LLTINI_ADDR_V1_8197F << BIT_SHIFT_LLTINI_ADDR_V1_8197F) +#define BIT_CLEAR_LLTINI_ADDR_V1_8197F(x) ((x) & (~BITS_LLTINI_ADDR_V1_8197F)) +#define BIT_GET_LLTINI_ADDR_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LLTINI_ADDR_V1_8197F) & \ + BIT_MASK_LLTINI_ADDR_V1_8197F) +#define BIT_SET_LLTINI_ADDR_V1_8197F(x, v) \ + (BIT_CLEAR_LLTINI_ADDR_V1_8197F(x) | BIT_LLTINI_ADDR_V1_8197F(v)) + +/* 2 REG_BB_ACCESS_CTRL_8197F */ + +#define BIT_SHIFT_BB_WRITE_READ_8197F 30 +#define BIT_MASK_BB_WRITE_READ_8197F 0x3 +#define BIT_BB_WRITE_READ_8197F(x) \ + (((x) & BIT_MASK_BB_WRITE_READ_8197F) << BIT_SHIFT_BB_WRITE_READ_8197F) +#define BITS_BB_WRITE_READ_8197F \ + (BIT_MASK_BB_WRITE_READ_8197F << BIT_SHIFT_BB_WRITE_READ_8197F) +#define BIT_CLEAR_BB_WRITE_READ_8197F(x) ((x) & (~BITS_BB_WRITE_READ_8197F)) +#define BIT_GET_BB_WRITE_READ_8197F(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_READ_8197F) & BIT_MASK_BB_WRITE_READ_8197F) +#define BIT_SET_BB_WRITE_READ_8197F(x, v) \ + (BIT_CLEAR_BB_WRITE_READ_8197F(x) | BIT_BB_WRITE_READ_8197F(v)) + +#define BIT_SHIFT_BB_WRITE_EN_V1_8197F 16 +#define BIT_MASK_BB_WRITE_EN_V1_8197F 0xf +#define BIT_BB_WRITE_EN_V1_8197F(x) \ + (((x) & BIT_MASK_BB_WRITE_EN_V1_8197F) \ + << BIT_SHIFT_BB_WRITE_EN_V1_8197F) +#define BITS_BB_WRITE_EN_V1_8197F \ + (BIT_MASK_BB_WRITE_EN_V1_8197F << BIT_SHIFT_BB_WRITE_EN_V1_8197F) +#define BIT_CLEAR_BB_WRITE_EN_V1_8197F(x) ((x) & (~BITS_BB_WRITE_EN_V1_8197F)) +#define BIT_GET_BB_WRITE_EN_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_EN_V1_8197F) & \ + BIT_MASK_BB_WRITE_EN_V1_8197F) +#define BIT_SET_BB_WRITE_EN_V1_8197F(x, v) \ + (BIT_CLEAR_BB_WRITE_EN_V1_8197F(x) | BIT_BB_WRITE_EN_V1_8197F(v)) + +#define BIT_SHIFT_BB_ADDR_V1_8197F 2 +#define BIT_MASK_BB_ADDR_V1_8197F 0xfff +#define BIT_BB_ADDR_V1_8197F(x) \ + (((x) & BIT_MASK_BB_ADDR_V1_8197F) << BIT_SHIFT_BB_ADDR_V1_8197F) +#define BITS_BB_ADDR_V1_8197F \ + (BIT_MASK_BB_ADDR_V1_8197F << BIT_SHIFT_BB_ADDR_V1_8197F) +#define BIT_CLEAR_BB_ADDR_V1_8197F(x) ((x) & (~BITS_BB_ADDR_V1_8197F)) +#define BIT_GET_BB_ADDR_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BB_ADDR_V1_8197F) & BIT_MASK_BB_ADDR_V1_8197F) +#define BIT_SET_BB_ADDR_V1_8197F(x, v) \ + (BIT_CLEAR_BB_ADDR_V1_8197F(x) | BIT_BB_ADDR_V1_8197F(v)) + +#define BIT_BB_ERRACC_8197F BIT(0) + +/* 2 REG_BB_ACCESS_DATA_8197F */ + +#define BIT_SHIFT_BB_DATA_8197F 0 +#define BIT_MASK_BB_DATA_8197F 0xffffffffL +#define BIT_BB_DATA_8197F(x) \ + (((x) & BIT_MASK_BB_DATA_8197F) << BIT_SHIFT_BB_DATA_8197F) +#define BITS_BB_DATA_8197F (BIT_MASK_BB_DATA_8197F << BIT_SHIFT_BB_DATA_8197F) +#define BIT_CLEAR_BB_DATA_8197F(x) ((x) & (~BITS_BB_DATA_8197F)) +#define BIT_GET_BB_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_BB_DATA_8197F) & BIT_MASK_BB_DATA_8197F) +#define BIT_SET_BB_DATA_8197F(x, v) \ + (BIT_CLEAR_BB_DATA_8197F(x) | BIT_BB_DATA_8197F(v)) + +/* 2 REG_HMEBOX_E0_8197F */ + +#define BIT_SHIFT_HMEBOX_E0_8197F 0 +#define BIT_MASK_HMEBOX_E0_8197F 0xffffffffL +#define BIT_HMEBOX_E0_8197F(x) \ + (((x) & BIT_MASK_HMEBOX_E0_8197F) << BIT_SHIFT_HMEBOX_E0_8197F) +#define BITS_HMEBOX_E0_8197F \ + (BIT_MASK_HMEBOX_E0_8197F << BIT_SHIFT_HMEBOX_E0_8197F) +#define BIT_CLEAR_HMEBOX_E0_8197F(x) ((x) & (~BITS_HMEBOX_E0_8197F)) +#define BIT_GET_HMEBOX_E0_8197F(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E0_8197F) & BIT_MASK_HMEBOX_E0_8197F) +#define BIT_SET_HMEBOX_E0_8197F(x, v) \ + (BIT_CLEAR_HMEBOX_E0_8197F(x) | BIT_HMEBOX_E0_8197F(v)) + +/* 2 REG_HMEBOX_E1_8197F */ + +#define BIT_SHIFT_HMEBOX_E1_8197F 0 +#define BIT_MASK_HMEBOX_E1_8197F 0xffffffffL +#define BIT_HMEBOX_E1_8197F(x) \ + (((x) & BIT_MASK_HMEBOX_E1_8197F) << BIT_SHIFT_HMEBOX_E1_8197F) +#define BITS_HMEBOX_E1_8197F \ + (BIT_MASK_HMEBOX_E1_8197F << BIT_SHIFT_HMEBOX_E1_8197F) +#define BIT_CLEAR_HMEBOX_E1_8197F(x) ((x) & (~BITS_HMEBOX_E1_8197F)) +#define BIT_GET_HMEBOX_E1_8197F(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E1_8197F) & BIT_MASK_HMEBOX_E1_8197F) +#define BIT_SET_HMEBOX_E1_8197F(x, v) \ + (BIT_CLEAR_HMEBOX_E1_8197F(x) | BIT_HMEBOX_E1_8197F(v)) + +/* 2 REG_HMEBOX_E2_8197F */ + +#define BIT_SHIFT_HMEBOX_E2_8197F 0 +#define BIT_MASK_HMEBOX_E2_8197F 0xffffffffL +#define BIT_HMEBOX_E2_8197F(x) \ + (((x) & BIT_MASK_HMEBOX_E2_8197F) << BIT_SHIFT_HMEBOX_E2_8197F) +#define BITS_HMEBOX_E2_8197F \ + (BIT_MASK_HMEBOX_E2_8197F << BIT_SHIFT_HMEBOX_E2_8197F) +#define BIT_CLEAR_HMEBOX_E2_8197F(x) ((x) & (~BITS_HMEBOX_E2_8197F)) +#define BIT_GET_HMEBOX_E2_8197F(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E2_8197F) & BIT_MASK_HMEBOX_E2_8197F) +#define BIT_SET_HMEBOX_E2_8197F(x, v) \ + (BIT_CLEAR_HMEBOX_E2_8197F(x) | BIT_HMEBOX_E2_8197F(v)) + +/* 2 REG_HMEBOX_E3_8197F */ + +#define BIT_SHIFT_HMEBOX_E3_8197F 0 +#define BIT_MASK_HMEBOX_E3_8197F 0xffffffffL +#define BIT_HMEBOX_E3_8197F(x) \ + (((x) & BIT_MASK_HMEBOX_E3_8197F) << BIT_SHIFT_HMEBOX_E3_8197F) +#define BITS_HMEBOX_E3_8197F \ + (BIT_MASK_HMEBOX_E3_8197F << BIT_SHIFT_HMEBOX_E3_8197F) +#define BIT_CLEAR_HMEBOX_E3_8197F(x) ((x) & (~BITS_HMEBOX_E3_8197F)) +#define BIT_GET_HMEBOX_E3_8197F(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E3_8197F) & BIT_MASK_HMEBOX_E3_8197F) +#define BIT_SET_HMEBOX_E3_8197F(x, v) \ + (BIT_CLEAR_HMEBOX_E3_8197F(x) | BIT_HMEBOX_E3_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_CR_EXT_8197F */ + +#define BIT_SHIFT_PHY_REQ_DELAY_8197F 24 +#define BIT_MASK_PHY_REQ_DELAY_8197F 0xf +#define BIT_PHY_REQ_DELAY_8197F(x) \ + (((x) & BIT_MASK_PHY_REQ_DELAY_8197F) << BIT_SHIFT_PHY_REQ_DELAY_8197F) +#define BITS_PHY_REQ_DELAY_8197F \ + (BIT_MASK_PHY_REQ_DELAY_8197F << BIT_SHIFT_PHY_REQ_DELAY_8197F) +#define BIT_CLEAR_PHY_REQ_DELAY_8197F(x) ((x) & (~BITS_PHY_REQ_DELAY_8197F)) +#define BIT_GET_PHY_REQ_DELAY_8197F(x) \ + (((x) >> BIT_SHIFT_PHY_REQ_DELAY_8197F) & BIT_MASK_PHY_REQ_DELAY_8197F) +#define BIT_SET_PHY_REQ_DELAY_8197F(x, v) \ + (BIT_CLEAR_PHY_REQ_DELAY_8197F(x) | BIT_PHY_REQ_DELAY_8197F(v)) + +#define BIT_SPD_DOWN_8197F BIT(16) + +#define BIT_SHIFT_NETYPE4_8197F 4 +#define BIT_MASK_NETYPE4_8197F 0x3 +#define BIT_NETYPE4_8197F(x) \ + (((x) & BIT_MASK_NETYPE4_8197F) << BIT_SHIFT_NETYPE4_8197F) +#define BITS_NETYPE4_8197F (BIT_MASK_NETYPE4_8197F << BIT_SHIFT_NETYPE4_8197F) +#define BIT_CLEAR_NETYPE4_8197F(x) ((x) & (~BITS_NETYPE4_8197F)) +#define BIT_GET_NETYPE4_8197F(x) \ + (((x) >> BIT_SHIFT_NETYPE4_8197F) & BIT_MASK_NETYPE4_8197F) +#define BIT_SET_NETYPE4_8197F(x, v) \ + (BIT_CLEAR_NETYPE4_8197F(x) | BIT_NETYPE4_8197F(v)) + +#define BIT_SHIFT_NETYPE3_8197F 2 +#define BIT_MASK_NETYPE3_8197F 0x3 +#define BIT_NETYPE3_8197F(x) \ + (((x) & BIT_MASK_NETYPE3_8197F) << BIT_SHIFT_NETYPE3_8197F) +#define BITS_NETYPE3_8197F (BIT_MASK_NETYPE3_8197F << BIT_SHIFT_NETYPE3_8197F) +#define BIT_CLEAR_NETYPE3_8197F(x) ((x) & (~BITS_NETYPE3_8197F)) +#define BIT_GET_NETYPE3_8197F(x) \ + (((x) >> BIT_SHIFT_NETYPE3_8197F) & BIT_MASK_NETYPE3_8197F) +#define BIT_SET_NETYPE3_8197F(x, v) \ + (BIT_CLEAR_NETYPE3_8197F(x) | BIT_NETYPE3_8197F(v)) + +#define BIT_SHIFT_NETYPE2_8197F 0 +#define BIT_MASK_NETYPE2_8197F 0x3 +#define BIT_NETYPE2_8197F(x) \ + (((x) & BIT_MASK_NETYPE2_8197F) << BIT_SHIFT_NETYPE2_8197F) +#define BITS_NETYPE2_8197F (BIT_MASK_NETYPE2_8197F << BIT_SHIFT_NETYPE2_8197F) +#define BIT_CLEAR_NETYPE2_8197F(x) ((x) & (~BITS_NETYPE2_8197F)) +#define BIT_GET_NETYPE2_8197F(x) \ + (((x) >> BIT_SHIFT_NETYPE2_8197F) & BIT_MASK_NETYPE2_8197F) +#define BIT_SET_NETYPE2_8197F(x, v) \ + (BIT_CLEAR_NETYPE2_8197F(x) | BIT_NETYPE2_8197F(v)) + +/* 2 REG_FWFF_8197F */ + +#define BIT_SHIFT_PKTNUM_TH_8197F 24 +#define BIT_MASK_PKTNUM_TH_8197F 0xff +#define BIT_PKTNUM_TH_8197F(x) \ + (((x) & BIT_MASK_PKTNUM_TH_8197F) << BIT_SHIFT_PKTNUM_TH_8197F) +#define BITS_PKTNUM_TH_8197F \ + (BIT_MASK_PKTNUM_TH_8197F << BIT_SHIFT_PKTNUM_TH_8197F) +#define BIT_CLEAR_PKTNUM_TH_8197F(x) ((x) & (~BITS_PKTNUM_TH_8197F)) +#define BIT_GET_PKTNUM_TH_8197F(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_8197F) & BIT_MASK_PKTNUM_TH_8197F) +#define BIT_SET_PKTNUM_TH_8197F(x, v) \ + (BIT_CLEAR_PKTNUM_TH_8197F(x) | BIT_PKTNUM_TH_8197F(v)) + +#define BIT_SHIFT_TIMER_TH_8197F 16 +#define BIT_MASK_TIMER_TH_8197F 0xff +#define BIT_TIMER_TH_8197F(x) \ + (((x) & BIT_MASK_TIMER_TH_8197F) << BIT_SHIFT_TIMER_TH_8197F) +#define BITS_TIMER_TH_8197F \ + (BIT_MASK_TIMER_TH_8197F << BIT_SHIFT_TIMER_TH_8197F) +#define BIT_CLEAR_TIMER_TH_8197F(x) ((x) & (~BITS_TIMER_TH_8197F)) +#define BIT_GET_TIMER_TH_8197F(x) \ + (((x) >> BIT_SHIFT_TIMER_TH_8197F) & BIT_MASK_TIMER_TH_8197F) +#define BIT_SET_TIMER_TH_8197F(x, v) \ + (BIT_CLEAR_TIMER_TH_8197F(x) | BIT_TIMER_TH_8197F(v)) + +#define BIT_SHIFT_RXPKT1ENADDR_8197F 0 +#define BIT_MASK_RXPKT1ENADDR_8197F 0xffff +#define BIT_RXPKT1ENADDR_8197F(x) \ + (((x) & BIT_MASK_RXPKT1ENADDR_8197F) << BIT_SHIFT_RXPKT1ENADDR_8197F) +#define BITS_RXPKT1ENADDR_8197F \ + (BIT_MASK_RXPKT1ENADDR_8197F << BIT_SHIFT_RXPKT1ENADDR_8197F) +#define BIT_CLEAR_RXPKT1ENADDR_8197F(x) ((x) & (~BITS_RXPKT1ENADDR_8197F)) +#define BIT_GET_RXPKT1ENADDR_8197F(x) \ + (((x) >> BIT_SHIFT_RXPKT1ENADDR_8197F) & BIT_MASK_RXPKT1ENADDR_8197F) +#define BIT_SET_RXPKT1ENADDR_8197F(x, v) \ + (BIT_CLEAR_RXPKT1ENADDR_8197F(x) | BIT_RXPKT1ENADDR_8197F(v)) + +/* 2 REG_RXFF_PTR_V1_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_RXFF0_RDPTR_V2_8197F 0 +#define BIT_MASK_RXFF0_RDPTR_V2_8197F 0x3ffff +#define BIT_RXFF0_RDPTR_V2_8197F(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR_V2_8197F) \ + << BIT_SHIFT_RXFF0_RDPTR_V2_8197F) +#define BITS_RXFF0_RDPTR_V2_8197F \ + (BIT_MASK_RXFF0_RDPTR_V2_8197F << BIT_SHIFT_RXFF0_RDPTR_V2_8197F) +#define BIT_CLEAR_RXFF0_RDPTR_V2_8197F(x) ((x) & (~BITS_RXFF0_RDPTR_V2_8197F)) +#define BIT_GET_RXFF0_RDPTR_V2_8197F(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2_8197F) & \ + BIT_MASK_RXFF0_RDPTR_V2_8197F) +#define BIT_SET_RXFF0_RDPTR_V2_8197F(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR_V2_8197F(x) | BIT_RXFF0_RDPTR_V2_8197F(v)) + +/* 2 REG_RXFF_WTR_V1_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_RXFF0_WTPTR_V2_8197F 0 +#define BIT_MASK_RXFF0_WTPTR_V2_8197F 0x3ffff +#define BIT_RXFF0_WTPTR_V2_8197F(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR_V2_8197F) \ + << BIT_SHIFT_RXFF0_WTPTR_V2_8197F) +#define BITS_RXFF0_WTPTR_V2_8197F \ + (BIT_MASK_RXFF0_WTPTR_V2_8197F << BIT_SHIFT_RXFF0_WTPTR_V2_8197F) +#define BIT_CLEAR_RXFF0_WTPTR_V2_8197F(x) ((x) & (~BITS_RXFF0_WTPTR_V2_8197F)) +#define BIT_GET_RXFF0_WTPTR_V2_8197F(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2_8197F) & \ + BIT_MASK_RXFF0_WTPTR_V2_8197F) +#define BIT_SET_RXFF0_WTPTR_V2_8197F(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR_V2_8197F(x) | BIT_RXFF0_WTPTR_V2_8197F(v)) + +/* 2 REG_FE2IMR_8197F */ +#define BIT_FS_TXSC_DESC_DONE_INT_EN_8197F BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_EN_8197F BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_EN_8197F BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_EN_8197F BIT(25) +#define BIT_FS_TXSC_VODONE_INT_EN_8197F BIT(24) +#define BIT_FS_ATIM_MB7_INT_EN_8197F BIT(23) +#define BIT_FS_ATIM_MB6_INT_EN_8197F BIT(22) +#define BIT_FS_ATIM_MB5_INT_EN_8197F BIT(21) +#define BIT_FS_ATIM_MB4_INT_EN_8197F BIT(20) +#define BIT_FS_ATIM_MB3_INT_EN_8197F BIT(19) +#define BIT_FS_ATIM_MB2_INT_EN_8197F BIT(18) +#define BIT_FS_ATIM_MB1_INT_EN_8197F BIT(17) +#define BIT_FS_ATIM_MB0_INT_EN_8197F BIT(16) +#define BIT_FS_TBTT4INT_EN_8197F BIT(11) +#define BIT_FS_TBTT3INT_EN_8197F BIT(10) +#define BIT_FS_TBTT2INT_EN_8197F BIT(9) +#define BIT_FS_TBTT1INT_EN_8197F BIT(8) +#define BIT_FS_TBTT0_MB7INT_EN_8197F BIT(7) +#define BIT_FS_TBTT0_MB6INT_EN_8197F BIT(6) +#define BIT_FS_TBTT0_MB5INT_EN_8197F BIT(5) +#define BIT_FS_TBTT0_MB4INT_EN_8197F BIT(4) +#define BIT_FS_TBTT0_MB3INT_EN_8197F BIT(3) +#define BIT_FS_TBTT0_MB2INT_EN_8197F BIT(2) +#define BIT_FS_TBTT0_MB1INT_EN_8197F BIT(1) +#define BIT_FS_TBTT0_INT_EN_8197F BIT(0) + +/* 2 REG_FE2ISR_8197F */ +#define BIT_FS_TXSC_DESC_DONE_INT_8197F BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_8197F BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_8197F BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_8197F BIT(25) +#define BIT_FS_TXSC_VODONE_INT_8197F BIT(24) +#define BIT_FS_ATIM_MB7_INT_8197F BIT(23) +#define BIT_FS_ATIM_MB6_INT_8197F BIT(22) +#define BIT_FS_ATIM_MB5_INT_8197F BIT(21) +#define BIT_FS_ATIM_MB4_INT_8197F BIT(20) +#define BIT_FS_ATIM_MB3_INT_8197F BIT(19) +#define BIT_FS_ATIM_MB2_INT_8197F BIT(18) +#define BIT_FS_ATIM_MB1_INT_8197F BIT(17) +#define BIT_FS_ATIM_MB0_INT_8197F BIT(16) +#define BIT_FS_TBTT4INT_8197F BIT(11) +#define BIT_FS_TBTT3INT_8197F BIT(10) +#define BIT_FS_TBTT2INT_8197F BIT(9) +#define BIT_FS_TBTT1INT_8197F BIT(8) +#define BIT_FS_TBTT0_MB7INT_8197F BIT(7) +#define BIT_FS_TBTT0_MB6INT_8197F BIT(6) +#define BIT_FS_TBTT0_MB5INT_8197F BIT(5) +#define BIT_FS_TBTT0_MB4INT_8197F BIT(4) +#define BIT_FS_TBTT0_MB3INT_8197F BIT(3) +#define BIT_FS_TBTT0_MB2INT_8197F BIT(2) +#define BIT_FS_TBTT0_MB1INT_8197F BIT(1) +#define BIT_FS_TBTT0_INT_8197F BIT(0) + +/* 2 REG_FE3IMR_8197F */ +#define BIT_FS_BCNELY4_AGGR_INT_EN_8197F BIT(31) +#define BIT_FS_BCNELY3_AGGR_INT_EN_8197F BIT(30) +#define BIT_FS_BCNELY2_AGGR_INT_EN_8197F BIT(29) +#define BIT_FS_BCNELY1_AGGR_INT_EN_8197F BIT(28) +#define BIT_FS_BCNDMA4_INT_EN_8197F BIT(27) +#define BIT_FS_BCNDMA3_INT_EN_8197F BIT(26) +#define BIT_FS_BCNDMA2_INT_EN_8197F BIT(25) +#define BIT_FS_BCNDMA1_INT_EN_8197F BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_EN_8197F BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_EN_8197F BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_EN_8197F BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_EN_8197F BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_EN_8197F BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_EN_8197F BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_EN_8197F BIT(17) +#define BIT_FS_BCNDMA0_INT_EN_8197F BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT__EN_8197F BIT(15) +#define BIT_FS_BCNERLY4_INT_EN_8197F BIT(11) +#define BIT_FS_BCNERLY3_INT_EN_8197F BIT(10) +#define BIT_FS_BCNERLY2_INT_EN_8197F BIT(9) +#define BIT_FS_BCNERLY1_INT_EN_8197F BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_EN_8197F BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_EN_8197F BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_EN_8197F BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_EN_8197F BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_EN_8197F BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_EN_8197F BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_EN_8197F BIT(1) +#define BIT_FS_BCNERLY0_INT_EN_8197F BIT(0) + +/* 2 REG_FE3ISR_8197F */ +#define BIT_FS_BCNELY4_AGGR_INT_8197F BIT(31) +#define BIT_FS_BCNELY3_AGGR_INT_8197F BIT(30) +#define BIT_FS_BCNELY2_AGGR_INT_8197F BIT(29) +#define BIT_FS_BCNELY1_AGGR_INT_8197F BIT(28) +#define BIT_FS_BCNDMA4_INT_8197F BIT(27) +#define BIT_FS_BCNDMA3_INT_8197F BIT(26) +#define BIT_FS_BCNDMA2_INT_8197F BIT(25) +#define BIT_FS_BCNDMA1_INT_8197F BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_8197F BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_8197F BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_8197F BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_8197F BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_8197F BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_8197F BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_8197F BIT(17) +#define BIT_FS_BCNDMA0_INT_8197F BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT_8197F BIT(15) +#define BIT_FS_BCNERLY4_INT_8197F BIT(11) +#define BIT_FS_BCNERLY3_INT_8197F BIT(10) +#define BIT_FS_BCNERLY2_INT_8197F BIT(9) +#define BIT_FS_BCNERLY1_INT_8197F BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_8197F BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_8197F BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_8197F BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_8197F BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_8197F BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_8197F BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_8197F BIT(1) +#define BIT_FS_BCNERLY0_INT_8197F BIT(0) + +/* 2 REG_FE4IMR_8197F */ +#define BIT_PORT4_PKTIN_INT_EN_8197F BIT(19) +#define BIT_PORT3_PKTIN_INT_EN_8197F BIT(18) +#define BIT_PORT2_PKTIN_INT_EN_8197F BIT(17) +#define BIT_PORT1_PKTIN_INT_EN_8197F BIT(16) +#define BIT_PORT4_RXUCMD0_OK_INT_EN_8197F BIT(15) +#define BIT_PORT4_RXUCMD1_OK_INT_EN_8197F BIT(14) +#define BIT_PORT4_RXBCMD0_OK_INT_EN_8197F BIT(13) +#define BIT_PORT4_RXBCMD1_OK_INT_EN_8197F BIT(12) +#define BIT_PORT3_RXUCMD0_OK_INT_EN_8197F BIT(11) +#define BIT_PORT3_RXUCMD1_OK_INT_EN_8197F BIT(10) +#define BIT_PORT3_RXBCMD0_OK_INT_EN_8197F BIT(9) +#define BIT_PORT3_RXBCMD1_OK_INT_EN_8197F BIT(8) +#define BIT_PORT2_RXUCMD0_OK_INT_EN_8197F BIT(7) +#define BIT_PORT2_RXUCMD1_OK_INT_EN_8197F BIT(6) +#define BIT_PORT2_RXBCMD0_OK_INT_EN_8197F BIT(5) +#define BIT_PORT2_RXBCMD1_OK_INT_EN_8197F BIT(4) +#define BIT_PORT1_RXUCMD0_OK_INT_EN_8197F BIT(3) +#define BIT_PORT1_RXUCMD1_OK_INT_EN_8197F BIT(2) +#define BIT_PORT1_RXBCMD0_OK_INT_EN_8197F BIT(1) +#define BIT_PORT1_RXBCMD1_OK_INT_EN_8197F BIT(0) + +/* 2 REG_FE4ISR_8197F */ +#define BIT_PORT4_PKTIN_INT_8197F BIT(19) +#define BIT_PORT3_PKTIN_INT_8197F BIT(18) +#define BIT_PORT2_PKTIN_INT_8197F BIT(17) +#define BIT_PORT1_PKTIN_INT_8197F BIT(16) +#define BIT_PORT4_RXUCMD0_OK_INT_8197F BIT(15) +#define BIT_PORT4_RXUCMD1_OK_INT_8197F BIT(14) +#define BIT_PORT4_RXBCMD0_OK_INT_8197F BIT(13) +#define BIT_PORT4_RXBCMD1_OK_INT_8197F BIT(12) +#define BIT_PORT3_RXUCMD0_OK_INT_8197F BIT(11) +#define BIT_PORT3_RXUCMD1_OK_INT_8197F BIT(10) +#define BIT_PORT3_RXBCMD0_OK_INT_8197F BIT(9) +#define BIT_PORT3_RXBCMD1_OK_INT_8197F BIT(8) +#define BIT_PORT2_RXUCMD0_OK_INT_8197F BIT(7) +#define BIT_PORT2_RXUCMD1_OK_INT_8197F BIT(6) +#define BIT_PORT2_RXBCMD0_OK_INT_8197F BIT(5) +#define BIT_PORT2_RXBCMD1_OK_INT_8197F BIT(4) +#define BIT_PORT1_RXUCMD0_OK_INT_8197F BIT(3) +#define BIT_PORT1_RXUCMD1_OK_INT_8197F BIT(2) +#define BIT_PORT1_RXBCMD0_OK_INT_8197F BIT(1) +#define BIT_PORT1_RXBCMD1_OK_INT_8197F BIT(0) + +/* 2 REG_FT1IMR_8197F */ +#define BIT__FT2ISR__IND_MSK_8197F BIT(30) +#define BIT_FTM_PTT_INT_EN_8197F BIT(29) +#define BIT_RXFTMREQ_INT_EN_8197F BIT(28) +#define BIT_RXFTM_INT_EN_8197F BIT(27) +#define BIT_TXFTM_INT_EN_8197F BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_EN_8197F BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_EN_8197F BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_EN_8197F BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_EN_8197F BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_EN_8197F BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_EN_8197F BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_EN_8197F BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_EN_8197F BIT(18) +#define BIT_FS_CTWEND2_INT_EN_8197F BIT(17) +#define BIT_FS_CTWEND1_INT_EN_8197F BIT(16) +#define BIT_FS_CTWEND0_INT_EN_8197F BIT(15) +#define BIT_FS_TX_NULL1_INT_EN_8197F BIT(14) +#define BIT_FS_TX_NULL0_INT_EN_8197F BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_EN_8197F BIT(12) +#define BIT_FS_P2P_RFON2_INT_EN_8197F BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_EN_8197F BIT(10) +#define BIT_FS_P2P_RFON1_INT_EN_8197F BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_EN_8197F BIT(8) +#define BIT_FS_P2P_RFON0_INT_EN_8197F BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_EN_8197F BIT(6) +#define BIT_FS_RX_UAPSDMD1_EN_8197F BIT(5) +#define BIT_FS_RX_UAPSDMD0_EN_8197F BIT(4) +#define BIT_FS_TRIGGER_PKT_EN_8197F BIT(3) +#define BIT_FS_EOSP_INT_EN_8197F BIT(2) +#define BIT_FS_RPWM2_INT_EN_8197F BIT(1) +#define BIT_FS_RPWM_INT_EN_8197F BIT(0) + +/* 2 REG_FT1ISR_8197F */ +#define BIT__FT2ISR__IND_INT_8197F BIT(30) +#define BIT_FTM_PTT_INT_8197F BIT(29) +#define BIT_RXFTMREQ_INT_8197F BIT(28) +#define BIT_RXFTM_INT_8197F BIT(27) +#define BIT_TXFTM_INT_8197F BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_8197F BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_8197F BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_8197F BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_8197F BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_8197F BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_8197F BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_8197F BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_8197F BIT(18) +#define BIT_FS_CTWEND2_INT_8197F BIT(17) +#define BIT_FS_CTWEND1_INT_8197F BIT(16) +#define BIT_FS_CTWEND0_INT_8197F BIT(15) +#define BIT_FS_TX_NULL1_INT_8197F BIT(14) +#define BIT_FS_TX_NULL0_INT_8197F BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_INT_8197F BIT(12) +#define BIT_FS_P2P_RFON2_INT_8197F BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_8197F BIT(10) +#define BIT_FS_P2P_RFON1_INT_8197F BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_8197F BIT(8) +#define BIT_FS_P2P_RFON0_INT_8197F BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_8197F BIT(6) +#define BIT_FS_RX_UAPSDMD1_INT_8197F BIT(5) +#define BIT_FS_RX_UAPSDMD0_INT_8197F BIT(4) +#define BIT_FS_TRIGGER_PKT_INT_8197F BIT(3) +#define BIT_FS_EOSP_INT_8197F BIT(2) +#define BIT_FS_RPWM2_INT_8197F BIT(1) +#define BIT_FS_RPWM_INT_8197F BIT(0) + +/* 2 REG_SPWR0_8197F */ + +#define BIT_SHIFT_MID_31TO0_8197F 0 +#define BIT_MASK_MID_31TO0_8197F 0xffffffffL +#define BIT_MID_31TO0_8197F(x) \ + (((x) & BIT_MASK_MID_31TO0_8197F) << BIT_SHIFT_MID_31TO0_8197F) +#define BITS_MID_31TO0_8197F \ + (BIT_MASK_MID_31TO0_8197F << BIT_SHIFT_MID_31TO0_8197F) +#define BIT_CLEAR_MID_31TO0_8197F(x) ((x) & (~BITS_MID_31TO0_8197F)) +#define BIT_GET_MID_31TO0_8197F(x) \ + (((x) >> BIT_SHIFT_MID_31TO0_8197F) & BIT_MASK_MID_31TO0_8197F) +#define BIT_SET_MID_31TO0_8197F(x, v) \ + (BIT_CLEAR_MID_31TO0_8197F(x) | BIT_MID_31TO0_8197F(v)) + +/* 2 REG_SPWR1_8197F */ + +#define BIT_SHIFT_MID_63TO32_8197F 0 +#define BIT_MASK_MID_63TO32_8197F 0xffffffffL +#define BIT_MID_63TO32_8197F(x) \ + (((x) & BIT_MASK_MID_63TO32_8197F) << BIT_SHIFT_MID_63TO32_8197F) +#define BITS_MID_63TO32_8197F \ + (BIT_MASK_MID_63TO32_8197F << BIT_SHIFT_MID_63TO32_8197F) +#define BIT_CLEAR_MID_63TO32_8197F(x) ((x) & (~BITS_MID_63TO32_8197F)) +#define BIT_GET_MID_63TO32_8197F(x) \ + (((x) >> BIT_SHIFT_MID_63TO32_8197F) & BIT_MASK_MID_63TO32_8197F) +#define BIT_SET_MID_63TO32_8197F(x, v) \ + (BIT_CLEAR_MID_63TO32_8197F(x) | BIT_MID_63TO32_8197F(v)) + +/* 2 REG_SPWR2_8197F */ + +#define BIT_SHIFT_MID_95O64_8197F 0 +#define BIT_MASK_MID_95O64_8197F 0xffffffffL +#define BIT_MID_95O64_8197F(x) \ + (((x) & BIT_MASK_MID_95O64_8197F) << BIT_SHIFT_MID_95O64_8197F) +#define BITS_MID_95O64_8197F \ + (BIT_MASK_MID_95O64_8197F << BIT_SHIFT_MID_95O64_8197F) +#define BIT_CLEAR_MID_95O64_8197F(x) ((x) & (~BITS_MID_95O64_8197F)) +#define BIT_GET_MID_95O64_8197F(x) \ + (((x) >> BIT_SHIFT_MID_95O64_8197F) & BIT_MASK_MID_95O64_8197F) +#define BIT_SET_MID_95O64_8197F(x, v) \ + (BIT_CLEAR_MID_95O64_8197F(x) | BIT_MID_95O64_8197F(v)) + +/* 2 REG_SPWR3_8197F */ + +#define BIT_SHIFT_MID_127TO96_8197F 0 +#define BIT_MASK_MID_127TO96_8197F 0xffffffffL +#define BIT_MID_127TO96_8197F(x) \ + (((x) & BIT_MASK_MID_127TO96_8197F) << BIT_SHIFT_MID_127TO96_8197F) +#define BITS_MID_127TO96_8197F \ + (BIT_MASK_MID_127TO96_8197F << BIT_SHIFT_MID_127TO96_8197F) +#define BIT_CLEAR_MID_127TO96_8197F(x) ((x) & (~BITS_MID_127TO96_8197F)) +#define BIT_GET_MID_127TO96_8197F(x) \ + (((x) >> BIT_SHIFT_MID_127TO96_8197F) & BIT_MASK_MID_127TO96_8197F) +#define BIT_SET_MID_127TO96_8197F(x, v) \ + (BIT_CLEAR_MID_127TO96_8197F(x) | BIT_MID_127TO96_8197F(v)) + +/* 2 REG_POWSEQ_8197F */ + +#define BIT_SHIFT_SEQNUM_MID_8197F 16 +#define BIT_MASK_SEQNUM_MID_8197F 0xffff +#define BIT_SEQNUM_MID_8197F(x) \ + (((x) & BIT_MASK_SEQNUM_MID_8197F) << BIT_SHIFT_SEQNUM_MID_8197F) +#define BITS_SEQNUM_MID_8197F \ + (BIT_MASK_SEQNUM_MID_8197F << BIT_SHIFT_SEQNUM_MID_8197F) +#define BIT_CLEAR_SEQNUM_MID_8197F(x) ((x) & (~BITS_SEQNUM_MID_8197F)) +#define BIT_GET_SEQNUM_MID_8197F(x) \ + (((x) >> BIT_SHIFT_SEQNUM_MID_8197F) & BIT_MASK_SEQNUM_MID_8197F) +#define BIT_SET_SEQNUM_MID_8197F(x, v) \ + (BIT_CLEAR_SEQNUM_MID_8197F(x) | BIT_SEQNUM_MID_8197F(v)) + +#define BIT_SHIFT_REF_MID_8197F 0 +#define BIT_MASK_REF_MID_8197F 0x7f +#define BIT_REF_MID_8197F(x) \ + (((x) & BIT_MASK_REF_MID_8197F) << BIT_SHIFT_REF_MID_8197F) +#define BITS_REF_MID_8197F (BIT_MASK_REF_MID_8197F << BIT_SHIFT_REF_MID_8197F) +#define BIT_CLEAR_REF_MID_8197F(x) ((x) & (~BITS_REF_MID_8197F)) +#define BIT_GET_REF_MID_8197F(x) \ + (((x) >> BIT_SHIFT_REF_MID_8197F) & BIT_MASK_REF_MID_8197F) +#define BIT_SET_REF_MID_8197F(x, v) \ + (BIT_CLEAR_REF_MID_8197F(x) | BIT_REF_MID_8197F(v)) + +/* 2 REG_TC7_CTRL_V1_8197F */ +#define BIT_TC7INT_EN_8197F BIT(26) +#define BIT_TC7MODE_8197F BIT(25) +#define BIT_TC7EN_8197F BIT(24) + +#define BIT_SHIFT_TC7DATA_8197F 0 +#define BIT_MASK_TC7DATA_8197F 0xffffff +#define BIT_TC7DATA_8197F(x) \ + (((x) & BIT_MASK_TC7DATA_8197F) << BIT_SHIFT_TC7DATA_8197F) +#define BITS_TC7DATA_8197F (BIT_MASK_TC7DATA_8197F << BIT_SHIFT_TC7DATA_8197F) +#define BIT_CLEAR_TC7DATA_8197F(x) ((x) & (~BITS_TC7DATA_8197F)) +#define BIT_GET_TC7DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC7DATA_8197F) & BIT_MASK_TC7DATA_8197F) +#define BIT_SET_TC7DATA_8197F(x, v) \ + (BIT_CLEAR_TC7DATA_8197F(x) | BIT_TC7DATA_8197F(v)) + +/* 2 REG_TC8_CTRL_V1_8197F */ +#define BIT_TC8INT_EN_8197F BIT(26) +#define BIT_TC8MODE_8197F BIT(25) +#define BIT_TC8EN_8197F BIT(24) + +#define BIT_SHIFT_TC8DATA_8197F 0 +#define BIT_MASK_TC8DATA_8197F 0xffffff +#define BIT_TC8DATA_8197F(x) \ + (((x) & BIT_MASK_TC8DATA_8197F) << BIT_SHIFT_TC8DATA_8197F) +#define BITS_TC8DATA_8197F (BIT_MASK_TC8DATA_8197F << BIT_SHIFT_TC8DATA_8197F) +#define BIT_CLEAR_TC8DATA_8197F(x) ((x) & (~BITS_TC8DATA_8197F)) +#define BIT_GET_TC8DATA_8197F(x) \ + (((x) >> BIT_SHIFT_TC8DATA_8197F) & BIT_MASK_TC8DATA_8197F) +#define BIT_SET_TC8DATA_8197F(x, v) \ + (BIT_CLEAR_TC8DATA_8197F(x) | BIT_TC8DATA_8197F(v)) + +/* 2 REG_RXBCN_TBTT_INTERVAL_PORT0TO3_8197F */ + +/* 2 REG_RXBCN_TBTT_INTERVAL_PORT4_8197F */ + +/* 2 REG_EXT_QUEUE_REG_8197F */ + +#define BIT_SHIFT_PCIE_PRIORITY_SEL_8197F 0 +#define BIT_MASK_PCIE_PRIORITY_SEL_8197F 0x3 +#define BIT_PCIE_PRIORITY_SEL_8197F(x) \ + (((x) & BIT_MASK_PCIE_PRIORITY_SEL_8197F) \ + << BIT_SHIFT_PCIE_PRIORITY_SEL_8197F) +#define BITS_PCIE_PRIORITY_SEL_8197F \ + (BIT_MASK_PCIE_PRIORITY_SEL_8197F << BIT_SHIFT_PCIE_PRIORITY_SEL_8197F) +#define BIT_CLEAR_PCIE_PRIORITY_SEL_8197F(x) \ + ((x) & (~BITS_PCIE_PRIORITY_SEL_8197F)) +#define BIT_GET_PCIE_PRIORITY_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_PCIE_PRIORITY_SEL_8197F) & \ + BIT_MASK_PCIE_PRIORITY_SEL_8197F) +#define BIT_SET_PCIE_PRIORITY_SEL_8197F(x, v) \ + (BIT_CLEAR_PCIE_PRIORITY_SEL_8197F(x) | BIT_PCIE_PRIORITY_SEL_8197F(v)) + +/* 2 REG_COUNTER_CONTROL_8197F */ + +#define BIT_SHIFT_COUNTER_BASE_8197F 16 +#define BIT_MASK_COUNTER_BASE_8197F 0x1fff +#define BIT_COUNTER_BASE_8197F(x) \ + (((x) & BIT_MASK_COUNTER_BASE_8197F) << BIT_SHIFT_COUNTER_BASE_8197F) +#define BITS_COUNTER_BASE_8197F \ + (BIT_MASK_COUNTER_BASE_8197F << BIT_SHIFT_COUNTER_BASE_8197F) +#define BIT_CLEAR_COUNTER_BASE_8197F(x) ((x) & (~BITS_COUNTER_BASE_8197F)) +#define BIT_GET_COUNTER_BASE_8197F(x) \ + (((x) >> BIT_SHIFT_COUNTER_BASE_8197F) & BIT_MASK_COUNTER_BASE_8197F) +#define BIT_SET_COUNTER_BASE_8197F(x, v) \ + (BIT_CLEAR_COUNTER_BASE_8197F(x) | BIT_COUNTER_BASE_8197F(v)) + +#define BIT_EN_RTS_REQ_8197F BIT(9) +#define BIT_EN_EDCA_REQ_8197F BIT(8) +#define BIT_EN_PTCL_REQ_8197F BIT(7) +#define BIT_EN_SCH_REQ_8197F BIT(6) +#define BIT_EN_USB_CNT_8197F BIT(5) +#define BIT_EN_PCIE_CNT_8197F BIT(4) +#define BIT_RQPN_CNT_8197F BIT(3) +#define BIT_RDE_CNT_8197F BIT(2) +#define BIT_TDE_CNT_8197F BIT(1) +#define BIT_DIS_CNT_8197F BIT(0) + +/* 2 REG_COUNTER_TH_8197F */ +#define BIT_CNT_ALL_MACID_8197F BIT(31) + +#define BIT_SHIFT_CNT_MACID_8197F 24 +#define BIT_MASK_CNT_MACID_8197F 0x7f +#define BIT_CNT_MACID_8197F(x) \ + (((x) & BIT_MASK_CNT_MACID_8197F) << BIT_SHIFT_CNT_MACID_8197F) +#define BITS_CNT_MACID_8197F \ + (BIT_MASK_CNT_MACID_8197F << BIT_SHIFT_CNT_MACID_8197F) +#define BIT_CLEAR_CNT_MACID_8197F(x) ((x) & (~BITS_CNT_MACID_8197F)) +#define BIT_GET_CNT_MACID_8197F(x) \ + (((x) >> BIT_SHIFT_CNT_MACID_8197F) & BIT_MASK_CNT_MACID_8197F) +#define BIT_SET_CNT_MACID_8197F(x, v) \ + (BIT_CLEAR_CNT_MACID_8197F(x) | BIT_CNT_MACID_8197F(v)) + +#define BIT_SHIFT_AGG_VALUE2_8197F 16 +#define BIT_MASK_AGG_VALUE2_8197F 0x7f +#define BIT_AGG_VALUE2_8197F(x) \ + (((x) & BIT_MASK_AGG_VALUE2_8197F) << BIT_SHIFT_AGG_VALUE2_8197F) +#define BITS_AGG_VALUE2_8197F \ + (BIT_MASK_AGG_VALUE2_8197F << BIT_SHIFT_AGG_VALUE2_8197F) +#define BIT_CLEAR_AGG_VALUE2_8197F(x) ((x) & (~BITS_AGG_VALUE2_8197F)) +#define BIT_GET_AGG_VALUE2_8197F(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE2_8197F) & BIT_MASK_AGG_VALUE2_8197F) +#define BIT_SET_AGG_VALUE2_8197F(x, v) \ + (BIT_CLEAR_AGG_VALUE2_8197F(x) | BIT_AGG_VALUE2_8197F(v)) + +#define BIT_SHIFT_AGG_VALUE1_8197F 8 +#define BIT_MASK_AGG_VALUE1_8197F 0x7f +#define BIT_AGG_VALUE1_8197F(x) \ + (((x) & BIT_MASK_AGG_VALUE1_8197F) << BIT_SHIFT_AGG_VALUE1_8197F) +#define BITS_AGG_VALUE1_8197F \ + (BIT_MASK_AGG_VALUE1_8197F << BIT_SHIFT_AGG_VALUE1_8197F) +#define BIT_CLEAR_AGG_VALUE1_8197F(x) ((x) & (~BITS_AGG_VALUE1_8197F)) +#define BIT_GET_AGG_VALUE1_8197F(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE1_8197F) & BIT_MASK_AGG_VALUE1_8197F) +#define BIT_SET_AGG_VALUE1_8197F(x, v) \ + (BIT_CLEAR_AGG_VALUE1_8197F(x) | BIT_AGG_VALUE1_8197F(v)) + +#define BIT_SHIFT_AGG_VALUE0_8197F 0 +#define BIT_MASK_AGG_VALUE0_8197F 0x7f +#define BIT_AGG_VALUE0_8197F(x) \ + (((x) & BIT_MASK_AGG_VALUE0_8197F) << BIT_SHIFT_AGG_VALUE0_8197F) +#define BITS_AGG_VALUE0_8197F \ + (BIT_MASK_AGG_VALUE0_8197F << BIT_SHIFT_AGG_VALUE0_8197F) +#define BIT_CLEAR_AGG_VALUE0_8197F(x) ((x) & (~BITS_AGG_VALUE0_8197F)) +#define BIT_GET_AGG_VALUE0_8197F(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE0_8197F) & BIT_MASK_AGG_VALUE0_8197F) +#define BIT_SET_AGG_VALUE0_8197F(x, v) \ + (BIT_CLEAR_AGG_VALUE0_8197F(x) | BIT_AGG_VALUE0_8197F(v)) + +/* 2 REG_COUNTER_SET_8197F */ +#define BIT_RTS_RST_8197F BIT(24) +#define BIT_PTCL_RST_8197F BIT(23) +#define BIT_SCH_RST_8197F BIT(22) +#define BIT_EDCA_RST_8197F BIT(21) +#define BIT_RQPN_RST_8197F BIT(20) +#define BIT_USB_RST_8197F BIT(19) +#define BIT_PCIE_RST_8197F BIT(18) +#define BIT_RXDMA_RST_8197F BIT(17) +#define BIT_TXDMA_RST_8197F BIT(16) +#define BIT_EN_RTS_START_8197F BIT(8) +#define BIT_EN_PTCL_START_8197F BIT(7) +#define BIT_EN_SCH_START_8197F BIT(6) +#define BIT_EN_EDCA_START_8197F BIT(5) +#define BIT_EN_RQPN_START_8197F BIT(4) +#define BIT_EN_USB_START_8197F BIT(3) +#define BIT_EN_PCIE_START_8197F BIT(2) +#define BIT_EN_RXDMA_START_8197F BIT(1) +#define BIT_EN_TXDMA_START_8197F BIT(0) + +/* 2 REG_COUNTER_OVERFLOW_8197F */ +#define BIT_RTS_OVF_8197F BIT(8) +#define BIT_PTCL_OVF_8197F BIT(7) +#define BIT_SCH_OVF_8197F BIT(6) +#define BIT_EDCA_OVF_8197F BIT(5) +#define BIT_RQPN_OVF_8197F BIT(4) +#define BIT_USB_OVF_8197F BIT(3) +#define BIT_PCIE_OVF_8197F BIT(2) +#define BIT_RXDMA_OVF_8197F BIT(1) +#define BIT_TXDMA_OVF_8197F BIT(0) + +/* 2 REG_TDE_LEN_TH_8197F */ + +#define BIT_SHIFT_TXDMA_LEN_TH0_8197F 16 +#define BIT_MASK_TXDMA_LEN_TH0_8197F 0xffff +#define BIT_TXDMA_LEN_TH0_8197F(x) \ + (((x) & BIT_MASK_TXDMA_LEN_TH0_8197F) << BIT_SHIFT_TXDMA_LEN_TH0_8197F) +#define BITS_TXDMA_LEN_TH0_8197F \ + (BIT_MASK_TXDMA_LEN_TH0_8197F << BIT_SHIFT_TXDMA_LEN_TH0_8197F) +#define BIT_CLEAR_TXDMA_LEN_TH0_8197F(x) ((x) & (~BITS_TXDMA_LEN_TH0_8197F)) +#define BIT_GET_TXDMA_LEN_TH0_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_LEN_TH0_8197F) & BIT_MASK_TXDMA_LEN_TH0_8197F) +#define BIT_SET_TXDMA_LEN_TH0_8197F(x, v) \ + (BIT_CLEAR_TXDMA_LEN_TH0_8197F(x) | BIT_TXDMA_LEN_TH0_8197F(v)) + +#define BIT_SHIFT_TXDMA_LEN_TH1_8197F 0 +#define BIT_MASK_TXDMA_LEN_TH1_8197F 0xffff +#define BIT_TXDMA_LEN_TH1_8197F(x) \ + (((x) & BIT_MASK_TXDMA_LEN_TH1_8197F) << BIT_SHIFT_TXDMA_LEN_TH1_8197F) +#define BITS_TXDMA_LEN_TH1_8197F \ + (BIT_MASK_TXDMA_LEN_TH1_8197F << BIT_SHIFT_TXDMA_LEN_TH1_8197F) +#define BIT_CLEAR_TXDMA_LEN_TH1_8197F(x) ((x) & (~BITS_TXDMA_LEN_TH1_8197F)) +#define BIT_GET_TXDMA_LEN_TH1_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_LEN_TH1_8197F) & BIT_MASK_TXDMA_LEN_TH1_8197F) +#define BIT_SET_TXDMA_LEN_TH1_8197F(x, v) \ + (BIT_CLEAR_TXDMA_LEN_TH1_8197F(x) | BIT_TXDMA_LEN_TH1_8197F(v)) + +/* 2 REG_RDE_LEN_TH_8197F */ + +#define BIT_SHIFT_RXDMA_LEN_TH0_8197F 16 +#define BIT_MASK_RXDMA_LEN_TH0_8197F 0xffff +#define BIT_RXDMA_LEN_TH0_8197F(x) \ + (((x) & BIT_MASK_RXDMA_LEN_TH0_8197F) << BIT_SHIFT_RXDMA_LEN_TH0_8197F) +#define BITS_RXDMA_LEN_TH0_8197F \ + (BIT_MASK_RXDMA_LEN_TH0_8197F << BIT_SHIFT_RXDMA_LEN_TH0_8197F) +#define BIT_CLEAR_RXDMA_LEN_TH0_8197F(x) ((x) & (~BITS_RXDMA_LEN_TH0_8197F)) +#define BIT_GET_RXDMA_LEN_TH0_8197F(x) \ + (((x) >> BIT_SHIFT_RXDMA_LEN_TH0_8197F) & BIT_MASK_RXDMA_LEN_TH0_8197F) +#define BIT_SET_RXDMA_LEN_TH0_8197F(x, v) \ + (BIT_CLEAR_RXDMA_LEN_TH0_8197F(x) | BIT_RXDMA_LEN_TH0_8197F(v)) + +#define BIT_SHIFT_RXDMA_LEN_TH1_8197F 0 +#define BIT_MASK_RXDMA_LEN_TH1_8197F 0xffff +#define BIT_RXDMA_LEN_TH1_8197F(x) \ + (((x) & BIT_MASK_RXDMA_LEN_TH1_8197F) << BIT_SHIFT_RXDMA_LEN_TH1_8197F) +#define BITS_RXDMA_LEN_TH1_8197F \ + (BIT_MASK_RXDMA_LEN_TH1_8197F << BIT_SHIFT_RXDMA_LEN_TH1_8197F) +#define BIT_CLEAR_RXDMA_LEN_TH1_8197F(x) ((x) & (~BITS_RXDMA_LEN_TH1_8197F)) +#define BIT_GET_RXDMA_LEN_TH1_8197F(x) \ + (((x) >> BIT_SHIFT_RXDMA_LEN_TH1_8197F) & BIT_MASK_RXDMA_LEN_TH1_8197F) +#define BIT_SET_RXDMA_LEN_TH1_8197F(x, v) \ + (BIT_CLEAR_RXDMA_LEN_TH1_8197F(x) | BIT_RXDMA_LEN_TH1_8197F(v)) + +/* 2 REG_PCIE_EXEC_TIME_8197F */ + +#define BIT_SHIFT_COUNTER_INTERVAL_SEL_8197F 16 +#define BIT_MASK_COUNTER_INTERVAL_SEL_8197F 0x3 +#define BIT_COUNTER_INTERVAL_SEL_8197F(x) \ + (((x) & BIT_MASK_COUNTER_INTERVAL_SEL_8197F) \ + << BIT_SHIFT_COUNTER_INTERVAL_SEL_8197F) +#define BITS_COUNTER_INTERVAL_SEL_8197F \ + (BIT_MASK_COUNTER_INTERVAL_SEL_8197F \ + << BIT_SHIFT_COUNTER_INTERVAL_SEL_8197F) +#define BIT_CLEAR_COUNTER_INTERVAL_SEL_8197F(x) \ + ((x) & (~BITS_COUNTER_INTERVAL_SEL_8197F)) +#define BIT_GET_COUNTER_INTERVAL_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_COUNTER_INTERVAL_SEL_8197F) & \ + BIT_MASK_COUNTER_INTERVAL_SEL_8197F) +#define BIT_SET_COUNTER_INTERVAL_SEL_8197F(x, v) \ + (BIT_CLEAR_COUNTER_INTERVAL_SEL_8197F(x) | \ + BIT_COUNTER_INTERVAL_SEL_8197F(v)) + +#define BIT_SHIFT_PCIE_TRANS_DATA_TH1_8197F 0 +#define BIT_MASK_PCIE_TRANS_DATA_TH1_8197F 0xffff +#define BIT_PCIE_TRANS_DATA_TH1_8197F(x) \ + (((x) & BIT_MASK_PCIE_TRANS_DATA_TH1_8197F) \ + << BIT_SHIFT_PCIE_TRANS_DATA_TH1_8197F) +#define BITS_PCIE_TRANS_DATA_TH1_8197F \ + (BIT_MASK_PCIE_TRANS_DATA_TH1_8197F \ + << BIT_SHIFT_PCIE_TRANS_DATA_TH1_8197F) +#define BIT_CLEAR_PCIE_TRANS_DATA_TH1_8197F(x) \ + ((x) & (~BITS_PCIE_TRANS_DATA_TH1_8197F)) +#define BIT_GET_PCIE_TRANS_DATA_TH1_8197F(x) \ + (((x) >> BIT_SHIFT_PCIE_TRANS_DATA_TH1_8197F) & \ + BIT_MASK_PCIE_TRANS_DATA_TH1_8197F) +#define BIT_SET_PCIE_TRANS_DATA_TH1_8197F(x, v) \ + (BIT_CLEAR_PCIE_TRANS_DATA_TH1_8197F(x) | \ + BIT_PCIE_TRANS_DATA_TH1_8197F(v)) + +/* 2 REG_FT2IMR_8197F */ +#define BIT_PORT4_RX_UCMD1_UAPSD0_OK_INT_EN_8197F BIT(31) +#define BIT_PORT4_RX_UCMD0_UAPSD0_OK_INT_EN_8197F BIT(30) +#define BIT_PORT4_TRIPKT_OK_INT_EN_8197F BIT(29) +#define BIT_PORT4_RX_EOSP_OK_INT_EN_8197F BIT(28) +#define BIT_PORT3_RX_UCMD1_UAPSD0_OK_INT_EN_8197F BIT(27) +#define BIT_PORT3_RX_UCMD0_UAPSD0_OK_INT_EN_8197F BIT(26) +#define BIT_PORT3_TRIPKT_OK_INT_EN_8197F BIT(25) +#define BIT_PORT3_RX_EOSP_OK_INT_EN_8197F BIT(24) +#define BIT_PORT2_RX_UCMD1_UAPSD0_OK_INT_EN_8197F BIT(23) +#define BIT_PORT2_RX_UCMD0_UAPSD0_OK_INT_EN_8197F BIT(22) +#define BIT_PORT2_TRIPKT_OK_INT_EN_8197F BIT(21) +#define BIT_PORT2_RX_EOSP_OK_INT_EN_8197F BIT(20) +#define BIT_PORT1_RX_UCMD1_UAPSD0_OK_INT_EN_8197F BIT(19) +#define BIT_PORT1_RX_UCMD0_UAPSD0_OK_INT_EN_8197F BIT(18) +#define BIT_PORT1_TRIPKT_OK_INT_EN_8197F BIT(17) +#define BIT_PORT1_RX_EOSP_OK_INT_EN_8197F BIT(16) +#define BIT_NOA2_TSFT_BIT32_TOGGLE_INT_EN_8197F BIT(9) +#define BIT_NOA1_TSFT_BIT32_TOGGLE_INT_EN_8197F BIT(8) +#define BIT_PORT4_TX_NULL1_DONE_INT_EN_8197F BIT(7) +#define BIT_PORT4_TX_NULL0_DONE_INT_EN_8197F BIT(6) +#define BIT_PORT3_TX_NULL1_DONE_INT_EN_8197F BIT(5) +#define BIT_PORT3_TX_NULL0_DONE_INT_EN_8197F BIT(4) +#define BIT_PORT2_TX_NULL1_DONE_INT_EN_8197F BIT(3) +#define BIT_PORT2_TX_NULL0_DONE_INT_EN_8197F BIT(2) +#define BIT_PORT1_TX_NULL1_DONE_INT_EN_8197F BIT(1) +#define BIT_PORT1_TX_NULL0_DONE_INT_EN_8197F BIT(0) + +/* 2 REG_FT2ISR_8197F */ +#define BIT_PORT4_RX_UCMD1_UAPSD0_OK_INT_8197F BIT(31) +#define BIT_PORT4_RX_UCMD0_UAPSD0_OK_INT_8197F BIT(30) +#define BIT_PORT4_TRIPKT_OK_INT_8197F BIT(29) +#define BIT_PORT4_RX_EOSP_OK_INT_8197F BIT(28) +#define BIT_PORT3_RX_UCMD1_UAPSD0_OK_INT_8197F BIT(27) +#define BIT_PORT3_RX_UCMD0_UAPSD0_OK_INT_8197F BIT(26) +#define BIT_PORT3_TRIPKT_OK_INT_8197F BIT(25) +#define BIT_PORT3_RX_EOSP_OK_INT_8197F BIT(24) +#define BIT_PORT2_RX_UCMD1_UAPSD0_OK_INT_8197F BIT(23) +#define BIT_PORT2_RX_UCMD0_UAPSD0_OK_INT_8197F BIT(22) +#define BIT_PORT2_TRIPKT_OK_INT_8197F BIT(21) +#define BIT_PORT2_RX_EOSP_OK_INT_8197F BIT(20) +#define BIT_PORT1_RX_UCMD1_UAPSD0_OK_INT_8197F BIT(19) +#define BIT_PORT1_RX_UCMD0_UAPSD0_OK_INT_8197F BIT(18) +#define BIT_PORT1_TRIPKT_OK_INT_8197F BIT(17) +#define BIT_PORT1_RX_EOSP_OK_INT_8197F BIT(16) +#define BIT_NOA2_TSFT_BIT32_TOGGLE_INT_8197F BIT(9) +#define BIT_NOA1_TSFT_BIT32_TOGGLE_INT_8197F BIT(8) +#define BIT_PORT4_TX_NULL1_DONE_INT_8197F BIT(7) +#define BIT_PORT4_TX_NULL0_DONE_INT_8197F BIT(6) +#define BIT_PORT3_TX_NULL1_DONE_INT_8197F BIT(5) +#define BIT_PORT3_TX_NULL0_DONE_INT_8197F BIT(4) +#define BIT_PORT2_TX_NULL1_DONE_INT_8197F BIT(3) +#define BIT_PORT2_TX_NULL0_DONE_INT_8197F BIT(2) +#define BIT_PORT1_TX_NULL1_DONE_INT_8197F BIT(1) +#define BIT_PORT1_TX_NULL0_DONE_INT_8197F BIT(0) + +/* 2 REG_MSG2_8197F */ + +#define BIT_SHIFT_FW_MSG2_8197F 0 +#define BIT_MASK_FW_MSG2_8197F 0xffffffffL +#define BIT_FW_MSG2_8197F(x) \ + (((x) & BIT_MASK_FW_MSG2_8197F) << BIT_SHIFT_FW_MSG2_8197F) +#define BITS_FW_MSG2_8197F (BIT_MASK_FW_MSG2_8197F << BIT_SHIFT_FW_MSG2_8197F) +#define BIT_CLEAR_FW_MSG2_8197F(x) ((x) & (~BITS_FW_MSG2_8197F)) +#define BIT_GET_FW_MSG2_8197F(x) \ + (((x) >> BIT_SHIFT_FW_MSG2_8197F) & BIT_MASK_FW_MSG2_8197F) +#define BIT_SET_FW_MSG2_8197F(x, v) \ + (BIT_CLEAR_FW_MSG2_8197F(x) | BIT_FW_MSG2_8197F(v)) + +/* 2 REG_MSG3_8197F */ + +#define BIT_SHIFT_FW_MSG3_8197F 0 +#define BIT_MASK_FW_MSG3_8197F 0xffffffffL +#define BIT_FW_MSG3_8197F(x) \ + (((x) & BIT_MASK_FW_MSG3_8197F) << BIT_SHIFT_FW_MSG3_8197F) +#define BITS_FW_MSG3_8197F (BIT_MASK_FW_MSG3_8197F << BIT_SHIFT_FW_MSG3_8197F) +#define BIT_CLEAR_FW_MSG3_8197F(x) ((x) & (~BITS_FW_MSG3_8197F)) +#define BIT_GET_FW_MSG3_8197F(x) \ + (((x) >> BIT_SHIFT_FW_MSG3_8197F) & BIT_MASK_FW_MSG3_8197F) +#define BIT_SET_FW_MSG3_8197F(x, v) \ + (BIT_CLEAR_FW_MSG3_8197F(x) | BIT_FW_MSG3_8197F(v)) + +/* 2 REG_MSG4_8197F */ + +#define BIT_SHIFT_FW_MSG4_8197F 0 +#define BIT_MASK_FW_MSG4_8197F 0xffffffffL +#define BIT_FW_MSG4_8197F(x) \ + (((x) & BIT_MASK_FW_MSG4_8197F) << BIT_SHIFT_FW_MSG4_8197F) +#define BITS_FW_MSG4_8197F (BIT_MASK_FW_MSG4_8197F << BIT_SHIFT_FW_MSG4_8197F) +#define BIT_CLEAR_FW_MSG4_8197F(x) ((x) & (~BITS_FW_MSG4_8197F)) +#define BIT_GET_FW_MSG4_8197F(x) \ + (((x) >> BIT_SHIFT_FW_MSG4_8197F) & BIT_MASK_FW_MSG4_8197F) +#define BIT_SET_FW_MSG4_8197F(x, v) \ + (BIT_CLEAR_FW_MSG4_8197F(x) | BIT_FW_MSG4_8197F(v)) + +/* 2 REG_MSG5_8197F */ + +#define BIT_SHIFT_FW_MSG5_8197F 0 +#define BIT_MASK_FW_MSG5_8197F 0xffffffffL +#define BIT_FW_MSG5_8197F(x) \ + (((x) & BIT_MASK_FW_MSG5_8197F) << BIT_SHIFT_FW_MSG5_8197F) +#define BITS_FW_MSG5_8197F (BIT_MASK_FW_MSG5_8197F << BIT_SHIFT_FW_MSG5_8197F) +#define BIT_CLEAR_FW_MSG5_8197F(x) ((x) & (~BITS_FW_MSG5_8197F)) +#define BIT_GET_FW_MSG5_8197F(x) \ + (((x) >> BIT_SHIFT_FW_MSG5_8197F) & BIT_MASK_FW_MSG5_8197F) +#define BIT_SET_FW_MSG5_8197F(x, v) \ + (BIT_CLEAR_FW_MSG5_8197F(x) | BIT_FW_MSG5_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_FIFOPAGE_CTRL_1_8197F */ + +#define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8197F 16 +#define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8197F 0xff +#define BIT_TX_OQT_HE_FREE_SPACE_V1_8197F(x) \ + (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8197F) \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8197F) +#define BITS_TX_OQT_HE_FREE_SPACE_V1_8197F \ + (BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8197F \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8197F) +#define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8197F(x) \ + ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_V1_8197F)) +#define BIT_GET_TX_OQT_HE_FREE_SPACE_V1_8197F(x) \ + (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8197F) & \ + BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8197F) +#define BIT_SET_TX_OQT_HE_FREE_SPACE_V1_8197F(x, v) \ + (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8197F(x) | \ + BIT_TX_OQT_HE_FREE_SPACE_V1_8197F(v)) + +#define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8197F 0 +#define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8197F 0xff +#define BIT_TX_OQT_NL_FREE_SPACE_V1_8197F(x) \ + (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8197F) \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8197F) +#define BITS_TX_OQT_NL_FREE_SPACE_V1_8197F \ + (BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8197F \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8197F) +#define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8197F(x) \ + ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_V1_8197F)) +#define BIT_GET_TX_OQT_NL_FREE_SPACE_V1_8197F(x) \ + (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8197F) & \ + BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8197F) +#define BIT_SET_TX_OQT_NL_FREE_SPACE_V1_8197F(x, v) \ + (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8197F(x) | \ + BIT_TX_OQT_NL_FREE_SPACE_V1_8197F(v)) + +/* 2 REG_FIFOPAGE_CTRL_2_8197F */ +#define BIT_BCN_VALID_1_V1_8197F BIT(31) + +#define BIT_SHIFT_BCN_HEAD_1_V1_8197F 16 +#define BIT_MASK_BCN_HEAD_1_V1_8197F 0xfff +#define BIT_BCN_HEAD_1_V1_8197F(x) \ + (((x) & BIT_MASK_BCN_HEAD_1_V1_8197F) << BIT_SHIFT_BCN_HEAD_1_V1_8197F) +#define BITS_BCN_HEAD_1_V1_8197F \ + (BIT_MASK_BCN_HEAD_1_V1_8197F << BIT_SHIFT_BCN_HEAD_1_V1_8197F) +#define BIT_CLEAR_BCN_HEAD_1_V1_8197F(x) ((x) & (~BITS_BCN_HEAD_1_V1_8197F)) +#define BIT_GET_BCN_HEAD_1_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_1_V1_8197F) & BIT_MASK_BCN_HEAD_1_V1_8197F) +#define BIT_SET_BCN_HEAD_1_V1_8197F(x, v) \ + (BIT_CLEAR_BCN_HEAD_1_V1_8197F(x) | BIT_BCN_HEAD_1_V1_8197F(v)) + +#define BIT_BCN_VALID_V1_8197F BIT(15) + +#define BIT_SHIFT_BCN_HEAD_V1_8197F 0 +#define BIT_MASK_BCN_HEAD_V1_8197F 0xfff +#define BIT_BCN_HEAD_V1_8197F(x) \ + (((x) & BIT_MASK_BCN_HEAD_V1_8197F) << BIT_SHIFT_BCN_HEAD_V1_8197F) +#define BITS_BCN_HEAD_V1_8197F \ + (BIT_MASK_BCN_HEAD_V1_8197F << BIT_SHIFT_BCN_HEAD_V1_8197F) +#define BIT_CLEAR_BCN_HEAD_V1_8197F(x) ((x) & (~BITS_BCN_HEAD_V1_8197F)) +#define BIT_GET_BCN_HEAD_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_V1_8197F) & BIT_MASK_BCN_HEAD_V1_8197F) +#define BIT_SET_BCN_HEAD_V1_8197F(x, v) \ + (BIT_CLEAR_BCN_HEAD_V1_8197F(x) | BIT_BCN_HEAD_V1_8197F(v)) + +/* 2 REG_AUTO_LLT_V1_8197F */ + +#define BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F 24 +#define BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F 0xff +#define BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F) \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F) +#define BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F \ + (BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F) +#define BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F(x) \ + ((x) & (~BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F)) +#define BIT_GET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F) & \ + BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F) +#define BIT_SET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F(x) | \ + BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8197F(v)) + +#define BIT_SHIFT_LLT_FREE_PAGE_V1_8197F 8 +#define BIT_MASK_LLT_FREE_PAGE_V1_8197F 0xffff +#define BIT_LLT_FREE_PAGE_V1_8197F(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE_V1_8197F) \ + << BIT_SHIFT_LLT_FREE_PAGE_V1_8197F) +#define BITS_LLT_FREE_PAGE_V1_8197F \ + (BIT_MASK_LLT_FREE_PAGE_V1_8197F << BIT_SHIFT_LLT_FREE_PAGE_V1_8197F) +#define BIT_CLEAR_LLT_FREE_PAGE_V1_8197F(x) \ + ((x) & (~BITS_LLT_FREE_PAGE_V1_8197F)) +#define BIT_GET_LLT_FREE_PAGE_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V1_8197F) & \ + BIT_MASK_LLT_FREE_PAGE_V1_8197F) +#define BIT_SET_LLT_FREE_PAGE_V1_8197F(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE_V1_8197F(x) | BIT_LLT_FREE_PAGE_V1_8197F(v)) + +#define BIT_SHIFT_BLK_DESC_NUM_8197F 4 +#define BIT_MASK_BLK_DESC_NUM_8197F 0xf +#define BIT_BLK_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_BLK_DESC_NUM_8197F) << BIT_SHIFT_BLK_DESC_NUM_8197F) +#define BITS_BLK_DESC_NUM_8197F \ + (BIT_MASK_BLK_DESC_NUM_8197F << BIT_SHIFT_BLK_DESC_NUM_8197F) +#define BIT_CLEAR_BLK_DESC_NUM_8197F(x) ((x) & (~BITS_BLK_DESC_NUM_8197F)) +#define BIT_GET_BLK_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_BLK_DESC_NUM_8197F) & BIT_MASK_BLK_DESC_NUM_8197F) +#define BIT_SET_BLK_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_BLK_DESC_NUM_8197F(x) | BIT_BLK_DESC_NUM_8197F(v)) + +#define BIT_R_BCN_HEAD_SEL_8197F BIT(3) +#define BIT_R_EN_BCN_SW_HEAD_SEL_8197F BIT(2) +#define BIT_LLT_DBG_SEL_8197F BIT(1) +#define BIT_AUTO_INIT_LLT_V1_8197F BIT(0) + +/* 2 REG_TXDMA_OFFSET_CHK_8197F */ +#define BIT_EM_CHKSUM_FIN_8197F BIT(31) +#define BIT_EMN_PCIE_DMA_MOD_8197F BIT(30) +#define BIT_EN_TXQUE_CLR_8197F BIT(29) +#define BIT_EN_PCIE_FIFO_MODE_8197F BIT(28) + +#define BIT_SHIFT_PG_UNDER_TH_V1_8197F 16 +#define BIT_MASK_PG_UNDER_TH_V1_8197F 0xfff +#define BIT_PG_UNDER_TH_V1_8197F(x) \ + (((x) & BIT_MASK_PG_UNDER_TH_V1_8197F) \ + << BIT_SHIFT_PG_UNDER_TH_V1_8197F) +#define BITS_PG_UNDER_TH_V1_8197F \ + (BIT_MASK_PG_UNDER_TH_V1_8197F << BIT_SHIFT_PG_UNDER_TH_V1_8197F) +#define BIT_CLEAR_PG_UNDER_TH_V1_8197F(x) ((x) & (~BITS_PG_UNDER_TH_V1_8197F)) +#define BIT_GET_PG_UNDER_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH_V1_8197F) & \ + BIT_MASK_PG_UNDER_TH_V1_8197F) +#define BIT_SET_PG_UNDER_TH_V1_8197F(x, v) \ + (BIT_CLEAR_PG_UNDER_TH_V1_8197F(x) | BIT_PG_UNDER_TH_V1_8197F(v)) + +#define BIT_EN_RESET_RESTORE_H2C_8197F BIT(15) +#define BIT_SDIO_TDE_FINISH_8197F BIT(14) +#define BIT_SDIO_TXDESC_CHKSUM_EN_8197F BIT(13) +#define BIT_RST_RDPTR_8197F BIT(12) +#define BIT_RST_WRPTR_8197F BIT(11) +#define BIT_CHK_PG_TH_EN_8197F BIT(10) +#define BIT_DROP_DATA_EN_8197F BIT(9) +#define BIT_CHECK_OFFSET_EN_8197F BIT(8) + +#define BIT_SHIFT_CHECK_OFFSET_8197F 0 +#define BIT_MASK_CHECK_OFFSET_8197F 0xff +#define BIT_CHECK_OFFSET_8197F(x) \ + (((x) & BIT_MASK_CHECK_OFFSET_8197F) << BIT_SHIFT_CHECK_OFFSET_8197F) +#define BITS_CHECK_OFFSET_8197F \ + (BIT_MASK_CHECK_OFFSET_8197F << BIT_SHIFT_CHECK_OFFSET_8197F) +#define BIT_CLEAR_CHECK_OFFSET_8197F(x) ((x) & (~BITS_CHECK_OFFSET_8197F)) +#define BIT_GET_CHECK_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_CHECK_OFFSET_8197F) & BIT_MASK_CHECK_OFFSET_8197F) +#define BIT_SET_CHECK_OFFSET_8197F(x, v) \ + (BIT_CLEAR_CHECK_OFFSET_8197F(x) | BIT_CHECK_OFFSET_8197F(v)) + +/* 2 REG_TXDMA_STATUS_8197F */ +#define BIT_HI_OQT_UDN_8197F BIT(17) +#define BIT_HI_OQT_OVF_8197F BIT(16) +#define BIT_PAYLOAD_CHKSUM_ERR_8197F BIT(15) +#define BIT_PAYLOAD_UDN_8197F BIT(14) +#define BIT_PAYLOAD_OVF_8197F BIT(13) +#define BIT_DSC_CHKSUM_FAIL_8197F BIT(12) +#define BIT_UNKNOWN_QSEL_8197F BIT(11) +#define BIT_EP_QSEL_DIFF_8197F BIT(10) +#define BIT_TX_OFFS_UNMATCH_8197F BIT(9) +#define BIT_TXOQT_UDN_8197F BIT(8) +#define BIT_TXOQT_OVF_8197F BIT(7) +#define BIT_TXDMA_SFF_UDN_8197F BIT(6) +#define BIT_TXDMA_SFF_OVF_8197F BIT(5) +#define BIT_LLT_NULL_PG_8197F BIT(4) +#define BIT_PAGE_UDN_8197F BIT(3) +#define BIT_PAGE_OVF_8197F BIT(2) +#define BIT_TXFF_PG_UDN_8197F BIT(1) +#define BIT_TXFF_PG_OVF_8197F BIT(0) + +/* 2 REG_TX_DMA_DBG_8197F */ + +/* 2 REG_TQPNT1_8197F */ + +#define BIT_SHIFT_HPQ_HIGH_TH_V1_8197F 16 +#define BIT_MASK_HPQ_HIGH_TH_V1_8197F 0xfff +#define BIT_HPQ_HIGH_TH_V1_8197F(x) \ + (((x) & BIT_MASK_HPQ_HIGH_TH_V1_8197F) \ + << BIT_SHIFT_HPQ_HIGH_TH_V1_8197F) +#define BITS_HPQ_HIGH_TH_V1_8197F \ + (BIT_MASK_HPQ_HIGH_TH_V1_8197F << BIT_SHIFT_HPQ_HIGH_TH_V1_8197F) +#define BIT_CLEAR_HPQ_HIGH_TH_V1_8197F(x) ((x) & (~BITS_HPQ_HIGH_TH_V1_8197F)) +#define BIT_GET_HPQ_HIGH_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1_8197F) & \ + BIT_MASK_HPQ_HIGH_TH_V1_8197F) +#define BIT_SET_HPQ_HIGH_TH_V1_8197F(x, v) \ + (BIT_CLEAR_HPQ_HIGH_TH_V1_8197F(x) | BIT_HPQ_HIGH_TH_V1_8197F(v)) + +#define BIT_SHIFT_HPQ_LOW_TH_V1_8197F 0 +#define BIT_MASK_HPQ_LOW_TH_V1_8197F 0xfff +#define BIT_HPQ_LOW_TH_V1_8197F(x) \ + (((x) & BIT_MASK_HPQ_LOW_TH_V1_8197F) << BIT_SHIFT_HPQ_LOW_TH_V1_8197F) +#define BITS_HPQ_LOW_TH_V1_8197F \ + (BIT_MASK_HPQ_LOW_TH_V1_8197F << BIT_SHIFT_HPQ_LOW_TH_V1_8197F) +#define BIT_CLEAR_HPQ_LOW_TH_V1_8197F(x) ((x) & (~BITS_HPQ_LOW_TH_V1_8197F)) +#define BIT_GET_HPQ_LOW_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1_8197F) & BIT_MASK_HPQ_LOW_TH_V1_8197F) +#define BIT_SET_HPQ_LOW_TH_V1_8197F(x, v) \ + (BIT_CLEAR_HPQ_LOW_TH_V1_8197F(x) | BIT_HPQ_LOW_TH_V1_8197F(v)) + +/* 2 REG_TQPNT2_8197F */ + +#define BIT_SHIFT_NPQ_HIGH_TH_V1_8197F 16 +#define BIT_MASK_NPQ_HIGH_TH_V1_8197F 0xfff +#define BIT_NPQ_HIGH_TH_V1_8197F(x) \ + (((x) & BIT_MASK_NPQ_HIGH_TH_V1_8197F) \ + << BIT_SHIFT_NPQ_HIGH_TH_V1_8197F) +#define BITS_NPQ_HIGH_TH_V1_8197F \ + (BIT_MASK_NPQ_HIGH_TH_V1_8197F << BIT_SHIFT_NPQ_HIGH_TH_V1_8197F) +#define BIT_CLEAR_NPQ_HIGH_TH_V1_8197F(x) ((x) & (~BITS_NPQ_HIGH_TH_V1_8197F)) +#define BIT_GET_NPQ_HIGH_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1_8197F) & \ + BIT_MASK_NPQ_HIGH_TH_V1_8197F) +#define BIT_SET_NPQ_HIGH_TH_V1_8197F(x, v) \ + (BIT_CLEAR_NPQ_HIGH_TH_V1_8197F(x) | BIT_NPQ_HIGH_TH_V1_8197F(v)) + +#define BIT_SHIFT_NPQ_LOW_TH_V1_8197F 0 +#define BIT_MASK_NPQ_LOW_TH_V1_8197F 0xfff +#define BIT_NPQ_LOW_TH_V1_8197F(x) \ + (((x) & BIT_MASK_NPQ_LOW_TH_V1_8197F) << BIT_SHIFT_NPQ_LOW_TH_V1_8197F) +#define BITS_NPQ_LOW_TH_V1_8197F \ + (BIT_MASK_NPQ_LOW_TH_V1_8197F << BIT_SHIFT_NPQ_LOW_TH_V1_8197F) +#define BIT_CLEAR_NPQ_LOW_TH_V1_8197F(x) ((x) & (~BITS_NPQ_LOW_TH_V1_8197F)) +#define BIT_GET_NPQ_LOW_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1_8197F) & BIT_MASK_NPQ_LOW_TH_V1_8197F) +#define BIT_SET_NPQ_LOW_TH_V1_8197F(x, v) \ + (BIT_CLEAR_NPQ_LOW_TH_V1_8197F(x) | BIT_NPQ_LOW_TH_V1_8197F(v)) + +/* 2 REG_TQPNT3_8197F */ + +#define BIT_SHIFT_LPQ_HIGH_TH_V1_8197F 16 +#define BIT_MASK_LPQ_HIGH_TH_V1_8197F 0xfff +#define BIT_LPQ_HIGH_TH_V1_8197F(x) \ + (((x) & BIT_MASK_LPQ_HIGH_TH_V1_8197F) \ + << BIT_SHIFT_LPQ_HIGH_TH_V1_8197F) +#define BITS_LPQ_HIGH_TH_V1_8197F \ + (BIT_MASK_LPQ_HIGH_TH_V1_8197F << BIT_SHIFT_LPQ_HIGH_TH_V1_8197F) +#define BIT_CLEAR_LPQ_HIGH_TH_V1_8197F(x) ((x) & (~BITS_LPQ_HIGH_TH_V1_8197F)) +#define BIT_GET_LPQ_HIGH_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1_8197F) & \ + BIT_MASK_LPQ_HIGH_TH_V1_8197F) +#define BIT_SET_LPQ_HIGH_TH_V1_8197F(x, v) \ + (BIT_CLEAR_LPQ_HIGH_TH_V1_8197F(x) | BIT_LPQ_HIGH_TH_V1_8197F(v)) + +#define BIT_SHIFT_LPQ_LOW_TH_V1_8197F 0 +#define BIT_MASK_LPQ_LOW_TH_V1_8197F 0xfff +#define BIT_LPQ_LOW_TH_V1_8197F(x) \ + (((x) & BIT_MASK_LPQ_LOW_TH_V1_8197F) << BIT_SHIFT_LPQ_LOW_TH_V1_8197F) +#define BITS_LPQ_LOW_TH_V1_8197F \ + (BIT_MASK_LPQ_LOW_TH_V1_8197F << BIT_SHIFT_LPQ_LOW_TH_V1_8197F) +#define BIT_CLEAR_LPQ_LOW_TH_V1_8197F(x) ((x) & (~BITS_LPQ_LOW_TH_V1_8197F)) +#define BIT_GET_LPQ_LOW_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1_8197F) & BIT_MASK_LPQ_LOW_TH_V1_8197F) +#define BIT_SET_LPQ_LOW_TH_V1_8197F(x, v) \ + (BIT_CLEAR_LPQ_LOW_TH_V1_8197F(x) | BIT_LPQ_LOW_TH_V1_8197F(v)) + +/* 2 REG_TQPNT4_8197F */ + +#define BIT_SHIFT_EXQ_HIGH_TH_V1_8197F 16 +#define BIT_MASK_EXQ_HIGH_TH_V1_8197F 0xfff +#define BIT_EXQ_HIGH_TH_V1_8197F(x) \ + (((x) & BIT_MASK_EXQ_HIGH_TH_V1_8197F) \ + << BIT_SHIFT_EXQ_HIGH_TH_V1_8197F) +#define BITS_EXQ_HIGH_TH_V1_8197F \ + (BIT_MASK_EXQ_HIGH_TH_V1_8197F << BIT_SHIFT_EXQ_HIGH_TH_V1_8197F) +#define BIT_CLEAR_EXQ_HIGH_TH_V1_8197F(x) ((x) & (~BITS_EXQ_HIGH_TH_V1_8197F)) +#define BIT_GET_EXQ_HIGH_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1_8197F) & \ + BIT_MASK_EXQ_HIGH_TH_V1_8197F) +#define BIT_SET_EXQ_HIGH_TH_V1_8197F(x, v) \ + (BIT_CLEAR_EXQ_HIGH_TH_V1_8197F(x) | BIT_EXQ_HIGH_TH_V1_8197F(v)) + +#define BIT_SHIFT_EXQ_LOW_TH_V1_8197F 0 +#define BIT_MASK_EXQ_LOW_TH_V1_8197F 0xfff +#define BIT_EXQ_LOW_TH_V1_8197F(x) \ + (((x) & BIT_MASK_EXQ_LOW_TH_V1_8197F) << BIT_SHIFT_EXQ_LOW_TH_V1_8197F) +#define BITS_EXQ_LOW_TH_V1_8197F \ + (BIT_MASK_EXQ_LOW_TH_V1_8197F << BIT_SHIFT_EXQ_LOW_TH_V1_8197F) +#define BIT_CLEAR_EXQ_LOW_TH_V1_8197F(x) ((x) & (~BITS_EXQ_LOW_TH_V1_8197F)) +#define BIT_GET_EXQ_LOW_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1_8197F) & BIT_MASK_EXQ_LOW_TH_V1_8197F) +#define BIT_SET_EXQ_LOW_TH_V1_8197F(x, v) \ + (BIT_CLEAR_EXQ_LOW_TH_V1_8197F(x) | BIT_EXQ_LOW_TH_V1_8197F(v)) + +/* 2 REG_RQPN_CTRL_1_8197F */ + +#define BIT_SHIFT_TXPKTNUM_H_8197F 16 +#define BIT_MASK_TXPKTNUM_H_8197F 0xffff +#define BIT_TXPKTNUM_H_8197F(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_8197F) << BIT_SHIFT_TXPKTNUM_H_8197F) +#define BITS_TXPKTNUM_H_8197F \ + (BIT_MASK_TXPKTNUM_H_8197F << BIT_SHIFT_TXPKTNUM_H_8197F) +#define BIT_CLEAR_TXPKTNUM_H_8197F(x) ((x) & (~BITS_TXPKTNUM_H_8197F)) +#define BIT_GET_TXPKTNUM_H_8197F(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_8197F) & BIT_MASK_TXPKTNUM_H_8197F) +#define BIT_SET_TXPKTNUM_H_8197F(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_8197F(x) | BIT_TXPKTNUM_H_8197F(v)) + +#define BIT_SHIFT_TXPKTNUM_H_V1_8197F 0 +#define BIT_MASK_TXPKTNUM_H_V1_8197F 0xffff +#define BIT_TXPKTNUM_H_V1_8197F(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_V1_8197F) << BIT_SHIFT_TXPKTNUM_H_V1_8197F) +#define BITS_TXPKTNUM_H_V1_8197F \ + (BIT_MASK_TXPKTNUM_H_V1_8197F << BIT_SHIFT_TXPKTNUM_H_V1_8197F) +#define BIT_CLEAR_TXPKTNUM_H_V1_8197F(x) ((x) & (~BITS_TXPKTNUM_H_V1_8197F)) +#define BIT_GET_TXPKTNUM_H_V1_8197F(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_V1_8197F) & BIT_MASK_TXPKTNUM_H_V1_8197F) +#define BIT_SET_TXPKTNUM_H_V1_8197F(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_V1_8197F(x) | BIT_TXPKTNUM_H_V1_8197F(v)) + +/* 2 REG_RQPN_CTRL_2_8197F */ +#define BIT_LD_RQPN_8197F BIT(31) +#define BIT_EXQ_PUBLIC_DIS_V1_8197F BIT(19) +#define BIT_NPQ_PUBLIC_DIS_V1_8197F BIT(18) +#define BIT_LPQ_PUBLIC_DIS_V1_8197F BIT(17) +#define BIT_HPQ_PUBLIC_DIS_V1_8197F BIT(16) + +/* 2 REG_FIFOPAGE_INFO_1_8197F */ + +#define BIT_SHIFT_HPQ_AVAL_PG_V1_8197F 16 +#define BIT_MASK_HPQ_AVAL_PG_V1_8197F 0xfff +#define BIT_HPQ_AVAL_PG_V1_8197F(x) \ + (((x) & BIT_MASK_HPQ_AVAL_PG_V1_8197F) \ + << BIT_SHIFT_HPQ_AVAL_PG_V1_8197F) +#define BITS_HPQ_AVAL_PG_V1_8197F \ + (BIT_MASK_HPQ_AVAL_PG_V1_8197F << BIT_SHIFT_HPQ_AVAL_PG_V1_8197F) +#define BIT_CLEAR_HPQ_AVAL_PG_V1_8197F(x) ((x) & (~BITS_HPQ_AVAL_PG_V1_8197F)) +#define BIT_GET_HPQ_AVAL_PG_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1_8197F) & \ + BIT_MASK_HPQ_AVAL_PG_V1_8197F) +#define BIT_SET_HPQ_AVAL_PG_V1_8197F(x, v) \ + (BIT_CLEAR_HPQ_AVAL_PG_V1_8197F(x) | BIT_HPQ_AVAL_PG_V1_8197F(v)) + +#define BIT_SHIFT_HPQ_V1_8197F 0 +#define BIT_MASK_HPQ_V1_8197F 0xfff +#define BIT_HPQ_V1_8197F(x) \ + (((x) & BIT_MASK_HPQ_V1_8197F) << BIT_SHIFT_HPQ_V1_8197F) +#define BITS_HPQ_V1_8197F (BIT_MASK_HPQ_V1_8197F << BIT_SHIFT_HPQ_V1_8197F) +#define BIT_CLEAR_HPQ_V1_8197F(x) ((x) & (~BITS_HPQ_V1_8197F)) +#define BIT_GET_HPQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HPQ_V1_8197F) & BIT_MASK_HPQ_V1_8197F) +#define BIT_SET_HPQ_V1_8197F(x, v) \ + (BIT_CLEAR_HPQ_V1_8197F(x) | BIT_HPQ_V1_8197F(v)) + +/* 2 REG_FIFOPAGE_INFO_2_8197F */ + +#define BIT_SHIFT_LPQ_AVAL_PG_V1_8197F 16 +#define BIT_MASK_LPQ_AVAL_PG_V1_8197F 0xfff +#define BIT_LPQ_AVAL_PG_V1_8197F(x) \ + (((x) & BIT_MASK_LPQ_AVAL_PG_V1_8197F) \ + << BIT_SHIFT_LPQ_AVAL_PG_V1_8197F) +#define BITS_LPQ_AVAL_PG_V1_8197F \ + (BIT_MASK_LPQ_AVAL_PG_V1_8197F << BIT_SHIFT_LPQ_AVAL_PG_V1_8197F) +#define BIT_CLEAR_LPQ_AVAL_PG_V1_8197F(x) ((x) & (~BITS_LPQ_AVAL_PG_V1_8197F)) +#define BIT_GET_LPQ_AVAL_PG_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1_8197F) & \ + BIT_MASK_LPQ_AVAL_PG_V1_8197F) +#define BIT_SET_LPQ_AVAL_PG_V1_8197F(x, v) \ + (BIT_CLEAR_LPQ_AVAL_PG_V1_8197F(x) | BIT_LPQ_AVAL_PG_V1_8197F(v)) + +#define BIT_SHIFT_LPQ_V1_8197F 0 +#define BIT_MASK_LPQ_V1_8197F 0xfff +#define BIT_LPQ_V1_8197F(x) \ + (((x) & BIT_MASK_LPQ_V1_8197F) << BIT_SHIFT_LPQ_V1_8197F) +#define BITS_LPQ_V1_8197F (BIT_MASK_LPQ_V1_8197F << BIT_SHIFT_LPQ_V1_8197F) +#define BIT_CLEAR_LPQ_V1_8197F(x) ((x) & (~BITS_LPQ_V1_8197F)) +#define BIT_GET_LPQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LPQ_V1_8197F) & BIT_MASK_LPQ_V1_8197F) +#define BIT_SET_LPQ_V1_8197F(x, v) \ + (BIT_CLEAR_LPQ_V1_8197F(x) | BIT_LPQ_V1_8197F(v)) + +/* 2 REG_FIFOPAGE_INFO_3_8197F */ + +#define BIT_SHIFT_NPQ_AVAL_PG_V1_8197F 16 +#define BIT_MASK_NPQ_AVAL_PG_V1_8197F 0xfff +#define BIT_NPQ_AVAL_PG_V1_8197F(x) \ + (((x) & BIT_MASK_NPQ_AVAL_PG_V1_8197F) \ + << BIT_SHIFT_NPQ_AVAL_PG_V1_8197F) +#define BITS_NPQ_AVAL_PG_V1_8197F \ + (BIT_MASK_NPQ_AVAL_PG_V1_8197F << BIT_SHIFT_NPQ_AVAL_PG_V1_8197F) +#define BIT_CLEAR_NPQ_AVAL_PG_V1_8197F(x) ((x) & (~BITS_NPQ_AVAL_PG_V1_8197F)) +#define BIT_GET_NPQ_AVAL_PG_V1_8197F(x) \ + (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1_8197F) & \ + BIT_MASK_NPQ_AVAL_PG_V1_8197F) +#define BIT_SET_NPQ_AVAL_PG_V1_8197F(x, v) \ + (BIT_CLEAR_NPQ_AVAL_PG_V1_8197F(x) | BIT_NPQ_AVAL_PG_V1_8197F(v)) + +#define BIT_SHIFT_NPQ_V1_8197F 0 +#define BIT_MASK_NPQ_V1_8197F 0xfff +#define BIT_NPQ_V1_8197F(x) \ + (((x) & BIT_MASK_NPQ_V1_8197F) << BIT_SHIFT_NPQ_V1_8197F) +#define BITS_NPQ_V1_8197F (BIT_MASK_NPQ_V1_8197F << BIT_SHIFT_NPQ_V1_8197F) +#define BIT_CLEAR_NPQ_V1_8197F(x) ((x) & (~BITS_NPQ_V1_8197F)) +#define BIT_GET_NPQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_NPQ_V1_8197F) & BIT_MASK_NPQ_V1_8197F) +#define BIT_SET_NPQ_V1_8197F(x, v) \ + (BIT_CLEAR_NPQ_V1_8197F(x) | BIT_NPQ_V1_8197F(v)) + +/* 2 REG_FIFOPAGE_INFO_4_8197F */ + +#define BIT_SHIFT_EXQ_AVAL_PG_V1_8197F 16 +#define BIT_MASK_EXQ_AVAL_PG_V1_8197F 0xfff +#define BIT_EXQ_AVAL_PG_V1_8197F(x) \ + (((x) & BIT_MASK_EXQ_AVAL_PG_V1_8197F) \ + << BIT_SHIFT_EXQ_AVAL_PG_V1_8197F) +#define BITS_EXQ_AVAL_PG_V1_8197F \ + (BIT_MASK_EXQ_AVAL_PG_V1_8197F << BIT_SHIFT_EXQ_AVAL_PG_V1_8197F) +#define BIT_CLEAR_EXQ_AVAL_PG_V1_8197F(x) ((x) & (~BITS_EXQ_AVAL_PG_V1_8197F)) +#define BIT_GET_EXQ_AVAL_PG_V1_8197F(x) \ + (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1_8197F) & \ + BIT_MASK_EXQ_AVAL_PG_V1_8197F) +#define BIT_SET_EXQ_AVAL_PG_V1_8197F(x, v) \ + (BIT_CLEAR_EXQ_AVAL_PG_V1_8197F(x) | BIT_EXQ_AVAL_PG_V1_8197F(v)) + +#define BIT_SHIFT_EXQ_V1_8197F 0 +#define BIT_MASK_EXQ_V1_8197F 0xfff +#define BIT_EXQ_V1_8197F(x) \ + (((x) & BIT_MASK_EXQ_V1_8197F) << BIT_SHIFT_EXQ_V1_8197F) +#define BITS_EXQ_V1_8197F (BIT_MASK_EXQ_V1_8197F << BIT_SHIFT_EXQ_V1_8197F) +#define BIT_CLEAR_EXQ_V1_8197F(x) ((x) & (~BITS_EXQ_V1_8197F)) +#define BIT_GET_EXQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_EXQ_V1_8197F) & BIT_MASK_EXQ_V1_8197F) +#define BIT_SET_EXQ_V1_8197F(x, v) \ + (BIT_CLEAR_EXQ_V1_8197F(x) | BIT_EXQ_V1_8197F(v)) + +/* 2 REG_FIFOPAGE_INFO_5_8197F */ + +#define BIT_SHIFT_PUBQ_AVAL_PG_V1_8197F 16 +#define BIT_MASK_PUBQ_AVAL_PG_V1_8197F 0xfff +#define BIT_PUBQ_AVAL_PG_V1_8197F(x) \ + (((x) & BIT_MASK_PUBQ_AVAL_PG_V1_8197F) \ + << BIT_SHIFT_PUBQ_AVAL_PG_V1_8197F) +#define BITS_PUBQ_AVAL_PG_V1_8197F \ + (BIT_MASK_PUBQ_AVAL_PG_V1_8197F << BIT_SHIFT_PUBQ_AVAL_PG_V1_8197F) +#define BIT_CLEAR_PUBQ_AVAL_PG_V1_8197F(x) ((x) & (~BITS_PUBQ_AVAL_PG_V1_8197F)) +#define BIT_GET_PUBQ_AVAL_PG_V1_8197F(x) \ + (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1_8197F) & \ + BIT_MASK_PUBQ_AVAL_PG_V1_8197F) +#define BIT_SET_PUBQ_AVAL_PG_V1_8197F(x, v) \ + (BIT_CLEAR_PUBQ_AVAL_PG_V1_8197F(x) | BIT_PUBQ_AVAL_PG_V1_8197F(v)) + +#define BIT_SHIFT_PUBQ_V1_8197F 0 +#define BIT_MASK_PUBQ_V1_8197F 0xfff +#define BIT_PUBQ_V1_8197F(x) \ + (((x) & BIT_MASK_PUBQ_V1_8197F) << BIT_SHIFT_PUBQ_V1_8197F) +#define BITS_PUBQ_V1_8197F (BIT_MASK_PUBQ_V1_8197F << BIT_SHIFT_PUBQ_V1_8197F) +#define BIT_CLEAR_PUBQ_V1_8197F(x) ((x) & (~BITS_PUBQ_V1_8197F)) +#define BIT_GET_PUBQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_PUBQ_V1_8197F) & BIT_MASK_PUBQ_V1_8197F) +#define BIT_SET_PUBQ_V1_8197F(x, v) \ + (BIT_CLEAR_PUBQ_V1_8197F(x) | BIT_PUBQ_V1_8197F(v)) + +/* 2 REG_H2C_HEAD_8197F */ + +#define BIT_SHIFT_H2C_HEAD_8197F 0 +#define BIT_MASK_H2C_HEAD_8197F 0x3ffff +#define BIT_H2C_HEAD_8197F(x) \ + (((x) & BIT_MASK_H2C_HEAD_8197F) << BIT_SHIFT_H2C_HEAD_8197F) +#define BITS_H2C_HEAD_8197F \ + (BIT_MASK_H2C_HEAD_8197F << BIT_SHIFT_H2C_HEAD_8197F) +#define BIT_CLEAR_H2C_HEAD_8197F(x) ((x) & (~BITS_H2C_HEAD_8197F)) +#define BIT_GET_H2C_HEAD_8197F(x) \ + (((x) >> BIT_SHIFT_H2C_HEAD_8197F) & BIT_MASK_H2C_HEAD_8197F) +#define BIT_SET_H2C_HEAD_8197F(x, v) \ + (BIT_CLEAR_H2C_HEAD_8197F(x) | BIT_H2C_HEAD_8197F(v)) + +/* 2 REG_H2C_TAIL_8197F */ + +#define BIT_SHIFT_H2C_TAIL_8197F 0 +#define BIT_MASK_H2C_TAIL_8197F 0x3ffff +#define BIT_H2C_TAIL_8197F(x) \ + (((x) & BIT_MASK_H2C_TAIL_8197F) << BIT_SHIFT_H2C_TAIL_8197F) +#define BITS_H2C_TAIL_8197F \ + (BIT_MASK_H2C_TAIL_8197F << BIT_SHIFT_H2C_TAIL_8197F) +#define BIT_CLEAR_H2C_TAIL_8197F(x) ((x) & (~BITS_H2C_TAIL_8197F)) +#define BIT_GET_H2C_TAIL_8197F(x) \ + (((x) >> BIT_SHIFT_H2C_TAIL_8197F) & BIT_MASK_H2C_TAIL_8197F) +#define BIT_SET_H2C_TAIL_8197F(x, v) \ + (BIT_CLEAR_H2C_TAIL_8197F(x) | BIT_H2C_TAIL_8197F(v)) + +/* 2 REG_H2C_READ_ADDR_8197F */ + +#define BIT_SHIFT_H2C_READ_ADDR_8197F 0 +#define BIT_MASK_H2C_READ_ADDR_8197F 0x3ffff +#define BIT_H2C_READ_ADDR_8197F(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR_8197F) << BIT_SHIFT_H2C_READ_ADDR_8197F) +#define BITS_H2C_READ_ADDR_8197F \ + (BIT_MASK_H2C_READ_ADDR_8197F << BIT_SHIFT_H2C_READ_ADDR_8197F) +#define BIT_CLEAR_H2C_READ_ADDR_8197F(x) ((x) & (~BITS_H2C_READ_ADDR_8197F)) +#define BIT_GET_H2C_READ_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR_8197F) & BIT_MASK_H2C_READ_ADDR_8197F) +#define BIT_SET_H2C_READ_ADDR_8197F(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR_8197F(x) | BIT_H2C_READ_ADDR_8197F(v)) + +/* 2 REG_H2C_WR_ADDR_8197F */ + +#define BIT_SHIFT_H2C_WR_ADDR_8197F 0 +#define BIT_MASK_H2C_WR_ADDR_8197F 0x3ffff +#define BIT_H2C_WR_ADDR_8197F(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR_8197F) << BIT_SHIFT_H2C_WR_ADDR_8197F) +#define BITS_H2C_WR_ADDR_8197F \ + (BIT_MASK_H2C_WR_ADDR_8197F << BIT_SHIFT_H2C_WR_ADDR_8197F) +#define BIT_CLEAR_H2C_WR_ADDR_8197F(x) ((x) & (~BITS_H2C_WR_ADDR_8197F)) +#define BIT_GET_H2C_WR_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR_8197F) & BIT_MASK_H2C_WR_ADDR_8197F) +#define BIT_SET_H2C_WR_ADDR_8197F(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR_8197F(x) | BIT_H2C_WR_ADDR_8197F(v)) + +/* 2 REG_H2C_INFO_8197F */ +#define BIT_EXQ_EN_PUBLIC_LIMIT_8197F BIT(11) +#define BIT_NPQ_EN_PUBLIC_LIMIT_8197F BIT(10) +#define BIT_LPQ_EN_PUBLIC_LIMIT_8197F BIT(9) +#define BIT_HPQ_EN_PUBLIC_LIMIT_8197F BIT(8) +#define BIT_H2C_SPACE_VLD_8197F BIT(3) +#define BIT_H2C_WR_ADDR_RST_8197F BIT(2) + +#define BIT_SHIFT_H2C_LEN_SEL_8197F 0 +#define BIT_MASK_H2C_LEN_SEL_8197F 0x3 +#define BIT_H2C_LEN_SEL_8197F(x) \ + (((x) & BIT_MASK_H2C_LEN_SEL_8197F) << BIT_SHIFT_H2C_LEN_SEL_8197F) +#define BITS_H2C_LEN_SEL_8197F \ + (BIT_MASK_H2C_LEN_SEL_8197F << BIT_SHIFT_H2C_LEN_SEL_8197F) +#define BIT_CLEAR_H2C_LEN_SEL_8197F(x) ((x) & (~BITS_H2C_LEN_SEL_8197F)) +#define BIT_GET_H2C_LEN_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_H2C_LEN_SEL_8197F) & BIT_MASK_H2C_LEN_SEL_8197F) +#define BIT_SET_H2C_LEN_SEL_8197F(x, v) \ + (BIT_CLEAR_H2C_LEN_SEL_8197F(x) | BIT_H2C_LEN_SEL_8197F(v)) + +#define BIT_SHIFT_VI_PUB_LIMIT_8197F 16 +#define BIT_MASK_VI_PUB_LIMIT_8197F 0xfff +#define BIT_VI_PUB_LIMIT_8197F(x) \ + (((x) & BIT_MASK_VI_PUB_LIMIT_8197F) << BIT_SHIFT_VI_PUB_LIMIT_8197F) +#define BITS_VI_PUB_LIMIT_8197F \ + (BIT_MASK_VI_PUB_LIMIT_8197F << BIT_SHIFT_VI_PUB_LIMIT_8197F) +#define BIT_CLEAR_VI_PUB_LIMIT_8197F(x) ((x) & (~BITS_VI_PUB_LIMIT_8197F)) +#define BIT_GET_VI_PUB_LIMIT_8197F(x) \ + (((x) >> BIT_SHIFT_VI_PUB_LIMIT_8197F) & BIT_MASK_VI_PUB_LIMIT_8197F) +#define BIT_SET_VI_PUB_LIMIT_8197F(x, v) \ + (BIT_CLEAR_VI_PUB_LIMIT_8197F(x) | BIT_VI_PUB_LIMIT_8197F(v)) + +#define BIT_SHIFT_VO_PUB_LIMIT_8197F 0 +#define BIT_MASK_VO_PUB_LIMIT_8197F 0xfff +#define BIT_VO_PUB_LIMIT_8197F(x) \ + (((x) & BIT_MASK_VO_PUB_LIMIT_8197F) << BIT_SHIFT_VO_PUB_LIMIT_8197F) +#define BITS_VO_PUB_LIMIT_8197F \ + (BIT_MASK_VO_PUB_LIMIT_8197F << BIT_SHIFT_VO_PUB_LIMIT_8197F) +#define BIT_CLEAR_VO_PUB_LIMIT_8197F(x) ((x) & (~BITS_VO_PUB_LIMIT_8197F)) +#define BIT_GET_VO_PUB_LIMIT_8197F(x) \ + (((x) >> BIT_SHIFT_VO_PUB_LIMIT_8197F) & BIT_MASK_VO_PUB_LIMIT_8197F) +#define BIT_SET_VO_PUB_LIMIT_8197F(x, v) \ + (BIT_CLEAR_VO_PUB_LIMIT_8197F(x) | BIT_VO_PUB_LIMIT_8197F(v)) + +#define BIT_SHIFT_BK_PUB_LIMIT_8197F 16 +#define BIT_MASK_BK_PUB_LIMIT_8197F 0xfff +#define BIT_BK_PUB_LIMIT_8197F(x) \ + (((x) & BIT_MASK_BK_PUB_LIMIT_8197F) << BIT_SHIFT_BK_PUB_LIMIT_8197F) +#define BITS_BK_PUB_LIMIT_8197F \ + (BIT_MASK_BK_PUB_LIMIT_8197F << BIT_SHIFT_BK_PUB_LIMIT_8197F) +#define BIT_CLEAR_BK_PUB_LIMIT_8197F(x) ((x) & (~BITS_BK_PUB_LIMIT_8197F)) +#define BIT_GET_BK_PUB_LIMIT_8197F(x) \ + (((x) >> BIT_SHIFT_BK_PUB_LIMIT_8197F) & BIT_MASK_BK_PUB_LIMIT_8197F) +#define BIT_SET_BK_PUB_LIMIT_8197F(x, v) \ + (BIT_CLEAR_BK_PUB_LIMIT_8197F(x) | BIT_BK_PUB_LIMIT_8197F(v)) + +#define BIT_SHIFT_BE_PUB_LIMIT_8197F 0 +#define BIT_MASK_BE_PUB_LIMIT_8197F 0xfff +#define BIT_BE_PUB_LIMIT_8197F(x) \ + (((x) & BIT_MASK_BE_PUB_LIMIT_8197F) << BIT_SHIFT_BE_PUB_LIMIT_8197F) +#define BITS_BE_PUB_LIMIT_8197F \ + (BIT_MASK_BE_PUB_LIMIT_8197F << BIT_SHIFT_BE_PUB_LIMIT_8197F) +#define BIT_CLEAR_BE_PUB_LIMIT_8197F(x) ((x) & (~BITS_BE_PUB_LIMIT_8197F)) +#define BIT_GET_BE_PUB_LIMIT_8197F(x) \ + (((x) >> BIT_SHIFT_BE_PUB_LIMIT_8197F) & BIT_MASK_BE_PUB_LIMIT_8197F) +#define BIT_SET_BE_PUB_LIMIT_8197F(x, v) \ + (BIT_CLEAR_BE_PUB_LIMIT_8197F(x) | BIT_BE_PUB_LIMIT_8197F(v)) + +/* 2 REG_RXDMA_AGG_PG_TH_8197F */ +#define BIT_DMA_STORE_MODE_8197F BIT(31) +#define BIT_EN_FW_ADD_8197F BIT(30) +#define BIT_EN_PRE_CALC_8197F BIT(29) +#define BIT_RXAGG_SW_EN_8197F BIT(28) + +#define BIT_SHIFT_PKT_NUM_WOL_8197F 16 +#define BIT_MASK_PKT_NUM_WOL_8197F 0xff +#define BIT_PKT_NUM_WOL_8197F(x) \ + (((x) & BIT_MASK_PKT_NUM_WOL_8197F) << BIT_SHIFT_PKT_NUM_WOL_8197F) +#define BITS_PKT_NUM_WOL_8197F \ + (BIT_MASK_PKT_NUM_WOL_8197F << BIT_SHIFT_PKT_NUM_WOL_8197F) +#define BIT_CLEAR_PKT_NUM_WOL_8197F(x) ((x) & (~BITS_PKT_NUM_WOL_8197F)) +#define BIT_GET_PKT_NUM_WOL_8197F(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_WOL_8197F) & BIT_MASK_PKT_NUM_WOL_8197F) +#define BIT_SET_PKT_NUM_WOL_8197F(x, v) \ + (BIT_CLEAR_PKT_NUM_WOL_8197F(x) | BIT_PKT_NUM_WOL_8197F(v)) + +#define BIT_SHIFT_DMA_AGG_TO_V1_8197F 8 +#define BIT_MASK_DMA_AGG_TO_V1_8197F 0xff +#define BIT_DMA_AGG_TO_V1_8197F(x) \ + (((x) & BIT_MASK_DMA_AGG_TO_V1_8197F) << BIT_SHIFT_DMA_AGG_TO_V1_8197F) +#define BITS_DMA_AGG_TO_V1_8197F \ + (BIT_MASK_DMA_AGG_TO_V1_8197F << BIT_SHIFT_DMA_AGG_TO_V1_8197F) +#define BIT_CLEAR_DMA_AGG_TO_V1_8197F(x) ((x) & (~BITS_DMA_AGG_TO_V1_8197F)) +#define BIT_GET_DMA_AGG_TO_V1_8197F(x) \ + (((x) >> BIT_SHIFT_DMA_AGG_TO_V1_8197F) & BIT_MASK_DMA_AGG_TO_V1_8197F) +#define BIT_SET_DMA_AGG_TO_V1_8197F(x, v) \ + (BIT_CLEAR_DMA_AGG_TO_V1_8197F(x) | BIT_DMA_AGG_TO_V1_8197F(v)) + +#define BIT_SHIFT_RXDMA_AGG_PG_TH_8197F 0 +#define BIT_MASK_RXDMA_AGG_PG_TH_8197F 0xff +#define BIT_RXDMA_AGG_PG_TH_8197F(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8197F) \ + << BIT_SHIFT_RXDMA_AGG_PG_TH_8197F) +#define BITS_RXDMA_AGG_PG_TH_8197F \ + (BIT_MASK_RXDMA_AGG_PG_TH_8197F << BIT_SHIFT_RXDMA_AGG_PG_TH_8197F) +#define BIT_CLEAR_RXDMA_AGG_PG_TH_8197F(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8197F)) +#define BIT_GET_RXDMA_AGG_PG_TH_8197F(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8197F) & \ + BIT_MASK_RXDMA_AGG_PG_TH_8197F) +#define BIT_SET_RXDMA_AGG_PG_TH_8197F(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH_8197F(x) | BIT_RXDMA_AGG_PG_TH_8197F(v)) + +/* 2 REG_RXPKT_NUM_8197F */ + +#define BIT_SHIFT_RXPKT_NUM_8197F 24 +#define BIT_MASK_RXPKT_NUM_8197F 0xff +#define BIT_RXPKT_NUM_8197F(x) \ + (((x) & BIT_MASK_RXPKT_NUM_8197F) << BIT_SHIFT_RXPKT_NUM_8197F) +#define BITS_RXPKT_NUM_8197F \ + (BIT_MASK_RXPKT_NUM_8197F << BIT_SHIFT_RXPKT_NUM_8197F) +#define BIT_CLEAR_RXPKT_NUM_8197F(x) ((x) & (~BITS_RXPKT_NUM_8197F)) +#define BIT_GET_RXPKT_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_8197F) & BIT_MASK_RXPKT_NUM_8197F) +#define BIT_SET_RXPKT_NUM_8197F(x, v) \ + (BIT_CLEAR_RXPKT_NUM_8197F(x) | BIT_RXPKT_NUM_8197F(v)) + +#define BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8197F 20 +#define BIT_MASK_FW_UPD_RDPTR19_TO_16_8197F 0xf +#define BIT_FW_UPD_RDPTR19_TO_16_8197F(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16_8197F) \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8197F) +#define BITS_FW_UPD_RDPTR19_TO_16_8197F \ + (BIT_MASK_FW_UPD_RDPTR19_TO_16_8197F \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8197F) +#define BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8197F(x) \ + ((x) & (~BITS_FW_UPD_RDPTR19_TO_16_8197F)) +#define BIT_GET_FW_UPD_RDPTR19_TO_16_8197F(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8197F) & \ + BIT_MASK_FW_UPD_RDPTR19_TO_16_8197F) +#define BIT_SET_FW_UPD_RDPTR19_TO_16_8197F(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8197F(x) | \ + BIT_FW_UPD_RDPTR19_TO_16_8197F(v)) + +#define BIT_RXDMA_REQ_8197F BIT(19) +#define BIT_RW_RELEASE_EN_8197F BIT(18) +#define BIT_RXDMA_IDLE_8197F BIT(17) +#define BIT_RXPKT_RELEASE_POLL_8197F BIT(16) + +#define BIT_SHIFT_FW_UPD_RDPTR_8197F 0 +#define BIT_MASK_FW_UPD_RDPTR_8197F 0xffff +#define BIT_FW_UPD_RDPTR_8197F(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR_8197F) << BIT_SHIFT_FW_UPD_RDPTR_8197F) +#define BITS_FW_UPD_RDPTR_8197F \ + (BIT_MASK_FW_UPD_RDPTR_8197F << BIT_SHIFT_FW_UPD_RDPTR_8197F) +#define BIT_CLEAR_FW_UPD_RDPTR_8197F(x) ((x) & (~BITS_FW_UPD_RDPTR_8197F)) +#define BIT_GET_FW_UPD_RDPTR_8197F(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR_8197F) & BIT_MASK_FW_UPD_RDPTR_8197F) +#define BIT_SET_FW_UPD_RDPTR_8197F(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR_8197F(x) | BIT_FW_UPD_RDPTR_8197F(v)) + +/* 2 REG_RXDMA_STATUS_8197F */ +#define BIT_FC2H_PKT_OVERFLOW_8197F BIT(8) +#define BIT_C2H_PKT_OVF_8197F BIT(7) +#define BIT_AGG_CONFGI_ISSUE_8197F BIT(6) +#define BIT_FW_POLL_ISSUE_8197F BIT(5) +#define BIT_RX_DATA_UDN_8197F BIT(4) +#define BIT_RX_SFF_UDN_8197F BIT(3) +#define BIT_RX_SFF_OVF_8197F BIT(2) +#define BIT_RXPKT_OVF_8197F BIT(0) + +/* 2 REG_RXDMA_DPR_8197F */ + +#define BIT_SHIFT_RDE_DEBUG_8197F 0 +#define BIT_MASK_RDE_DEBUG_8197F 0xffffffffL +#define BIT_RDE_DEBUG_8197F(x) \ + (((x) & BIT_MASK_RDE_DEBUG_8197F) << BIT_SHIFT_RDE_DEBUG_8197F) +#define BITS_RDE_DEBUG_8197F \ + (BIT_MASK_RDE_DEBUG_8197F << BIT_SHIFT_RDE_DEBUG_8197F) +#define BIT_CLEAR_RDE_DEBUG_8197F(x) ((x) & (~BITS_RDE_DEBUG_8197F)) +#define BIT_GET_RDE_DEBUG_8197F(x) \ + (((x) >> BIT_SHIFT_RDE_DEBUG_8197F) & BIT_MASK_RDE_DEBUG_8197F) +#define BIT_SET_RDE_DEBUG_8197F(x, v) \ + (BIT_CLEAR_RDE_DEBUG_8197F(x) | BIT_RDE_DEBUG_8197F(v)) + +/* 2 REG_RXDMA_MODE_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_EN_SPD_8197F BIT(6) + +#define BIT_SHIFT_BURST_SIZE_8197F 4 +#define BIT_MASK_BURST_SIZE_8197F 0x3 +#define BIT_BURST_SIZE_8197F(x) \ + (((x) & BIT_MASK_BURST_SIZE_8197F) << BIT_SHIFT_BURST_SIZE_8197F) +#define BITS_BURST_SIZE_8197F \ + (BIT_MASK_BURST_SIZE_8197F << BIT_SHIFT_BURST_SIZE_8197F) +#define BIT_CLEAR_BURST_SIZE_8197F(x) ((x) & (~BITS_BURST_SIZE_8197F)) +#define BIT_GET_BURST_SIZE_8197F(x) \ + (((x) >> BIT_SHIFT_BURST_SIZE_8197F) & BIT_MASK_BURST_SIZE_8197F) +#define BIT_SET_BURST_SIZE_8197F(x, v) \ + (BIT_CLEAR_BURST_SIZE_8197F(x) | BIT_BURST_SIZE_8197F(v)) + +#define BIT_SHIFT_BURST_CNT_8197F 2 +#define BIT_MASK_BURST_CNT_8197F 0x3 +#define BIT_BURST_CNT_8197F(x) \ + (((x) & BIT_MASK_BURST_CNT_8197F) << BIT_SHIFT_BURST_CNT_8197F) +#define BITS_BURST_CNT_8197F \ + (BIT_MASK_BURST_CNT_8197F << BIT_SHIFT_BURST_CNT_8197F) +#define BIT_CLEAR_BURST_CNT_8197F(x) ((x) & (~BITS_BURST_CNT_8197F)) +#define BIT_GET_BURST_CNT_8197F(x) \ + (((x) >> BIT_SHIFT_BURST_CNT_8197F) & BIT_MASK_BURST_CNT_8197F) +#define BIT_SET_BURST_CNT_8197F(x, v) \ + (BIT_CLEAR_BURST_CNT_8197F(x) | BIT_BURST_CNT_8197F(v)) + +#define BIT_DMA_MODE_8197F BIT(1) + +/* 2 REG_C2H_PKT_8197F */ + +#define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8197F 24 +#define BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8197F 0xf +#define BIT_R_C2H_STR_ADDR_16_TO_19_8197F(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8197F) \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8197F) +#define BITS_R_C2H_STR_ADDR_16_TO_19_8197F \ + (BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8197F \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8197F) +#define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8197F(x) \ + ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19_8197F)) +#define BIT_GET_R_C2H_STR_ADDR_16_TO_19_8197F(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8197F) & \ + BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8197F) +#define BIT_SET_R_C2H_STR_ADDR_16_TO_19_8197F(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8197F(x) | \ + BIT_R_C2H_STR_ADDR_16_TO_19_8197F(v)) + +#define BIT_R_C2H_PKT_REQ_8197F BIT(16) + +#define BIT_SHIFT_R_C2H_STR_ADDR_8197F 0 +#define BIT_MASK_R_C2H_STR_ADDR_8197F 0xffff +#define BIT_R_C2H_STR_ADDR_8197F(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_8197F) \ + << BIT_SHIFT_R_C2H_STR_ADDR_8197F) +#define BITS_R_C2H_STR_ADDR_8197F \ + (BIT_MASK_R_C2H_STR_ADDR_8197F << BIT_SHIFT_R_C2H_STR_ADDR_8197F) +#define BIT_CLEAR_R_C2H_STR_ADDR_8197F(x) ((x) & (~BITS_R_C2H_STR_ADDR_8197F)) +#define BIT_GET_R_C2H_STR_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8197F) & \ + BIT_MASK_R_C2H_STR_ADDR_8197F) +#define BIT_SET_R_C2H_STR_ADDR_8197F(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_8197F(x) | BIT_R_C2H_STR_ADDR_8197F(v)) + +/* 2 REG_FWFF_C2H_8197F */ + +#define BIT_SHIFT_C2H_DMA_ADDR_8197F 0 +#define BIT_MASK_C2H_DMA_ADDR_8197F 0x3ffff +#define BIT_C2H_DMA_ADDR_8197F(x) \ + (((x) & BIT_MASK_C2H_DMA_ADDR_8197F) << BIT_SHIFT_C2H_DMA_ADDR_8197F) +#define BITS_C2H_DMA_ADDR_8197F \ + (BIT_MASK_C2H_DMA_ADDR_8197F << BIT_SHIFT_C2H_DMA_ADDR_8197F) +#define BIT_CLEAR_C2H_DMA_ADDR_8197F(x) ((x) & (~BITS_C2H_DMA_ADDR_8197F)) +#define BIT_GET_C2H_DMA_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_C2H_DMA_ADDR_8197F) & BIT_MASK_C2H_DMA_ADDR_8197F) +#define BIT_SET_C2H_DMA_ADDR_8197F(x, v) \ + (BIT_CLEAR_C2H_DMA_ADDR_8197F(x) | BIT_C2H_DMA_ADDR_8197F(v)) + +/* 2 REG_FWFF_CTRL_8197F */ +#define BIT_FWFF_DMAPKT_REQ_8197F BIT(31) + +#define BIT_SHIFT_FWFF_DMA_PKT_NUM_8197F 16 +#define BIT_MASK_FWFF_DMA_PKT_NUM_8197F 0xff +#define BIT_FWFF_DMA_PKT_NUM_8197F(x) \ + (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_8197F) \ + << BIT_SHIFT_FWFF_DMA_PKT_NUM_8197F) +#define BITS_FWFF_DMA_PKT_NUM_8197F \ + (BIT_MASK_FWFF_DMA_PKT_NUM_8197F << BIT_SHIFT_FWFF_DMA_PKT_NUM_8197F) +#define BIT_CLEAR_FWFF_DMA_PKT_NUM_8197F(x) \ + ((x) & (~BITS_FWFF_DMA_PKT_NUM_8197F)) +#define BIT_GET_FWFF_DMA_PKT_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_8197F) & \ + BIT_MASK_FWFF_DMA_PKT_NUM_8197F) +#define BIT_SET_FWFF_DMA_PKT_NUM_8197F(x, v) \ + (BIT_CLEAR_FWFF_DMA_PKT_NUM_8197F(x) | BIT_FWFF_DMA_PKT_NUM_8197F(v)) + +#define BIT_SHIFT_FWFF_STR_ADDR_8197F 0 +#define BIT_MASK_FWFF_STR_ADDR_8197F 0xffff +#define BIT_FWFF_STR_ADDR_8197F(x) \ + (((x) & BIT_MASK_FWFF_STR_ADDR_8197F) << BIT_SHIFT_FWFF_STR_ADDR_8197F) +#define BITS_FWFF_STR_ADDR_8197F \ + (BIT_MASK_FWFF_STR_ADDR_8197F << BIT_SHIFT_FWFF_STR_ADDR_8197F) +#define BIT_CLEAR_FWFF_STR_ADDR_8197F(x) ((x) & (~BITS_FWFF_STR_ADDR_8197F)) +#define BIT_GET_FWFF_STR_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_FWFF_STR_ADDR_8197F) & BIT_MASK_FWFF_STR_ADDR_8197F) +#define BIT_SET_FWFF_STR_ADDR_8197F(x, v) \ + (BIT_CLEAR_FWFF_STR_ADDR_8197F(x) | BIT_FWFF_STR_ADDR_8197F(v)) + +/* 2 REG_FWFF_PKT_INFO_8197F */ + +#define BIT_SHIFT_FWFF_PKT_QUEUED_8197F 16 +#define BIT_MASK_FWFF_PKT_QUEUED_8197F 0xff +#define BIT_FWFF_PKT_QUEUED_8197F(x) \ + (((x) & BIT_MASK_FWFF_PKT_QUEUED_8197F) \ + << BIT_SHIFT_FWFF_PKT_QUEUED_8197F) +#define BITS_FWFF_PKT_QUEUED_8197F \ + (BIT_MASK_FWFF_PKT_QUEUED_8197F << BIT_SHIFT_FWFF_PKT_QUEUED_8197F) +#define BIT_CLEAR_FWFF_PKT_QUEUED_8197F(x) ((x) & (~BITS_FWFF_PKT_QUEUED_8197F)) +#define BIT_GET_FWFF_PKT_QUEUED_8197F(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_8197F) & \ + BIT_MASK_FWFF_PKT_QUEUED_8197F) +#define BIT_SET_FWFF_PKT_QUEUED_8197F(x, v) \ + (BIT_CLEAR_FWFF_PKT_QUEUED_8197F(x) | BIT_FWFF_PKT_QUEUED_8197F(v)) + +#define BIT_SHIFT_FWFF_PKT_STR_ADDR_8197F 0 +#define BIT_MASK_FWFF_PKT_STR_ADDR_8197F 0xffff +#define BIT_FWFF_PKT_STR_ADDR_8197F(x) \ + (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_8197F) \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_8197F) +#define BITS_FWFF_PKT_STR_ADDR_8197F \ + (BIT_MASK_FWFF_PKT_STR_ADDR_8197F << BIT_SHIFT_FWFF_PKT_STR_ADDR_8197F) +#define BIT_CLEAR_FWFF_PKT_STR_ADDR_8197F(x) \ + ((x) & (~BITS_FWFF_PKT_STR_ADDR_8197F)) +#define BIT_GET_FWFF_PKT_STR_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_8197F) & \ + BIT_MASK_FWFF_PKT_STR_ADDR_8197F) +#define BIT_SET_FWFF_PKT_STR_ADDR_8197F(x, v) \ + (BIT_CLEAR_FWFF_PKT_STR_ADDR_8197F(x) | BIT_FWFF_PKT_STR_ADDR_8197F(v)) + +/* 2 REG_FC2H_INFO_8197F */ +#define BIT_FC2H_PKT_REQ_8197F BIT(16) + +#define BIT_SHIFT_FC2H_STR_ADDR_8197F 0 +#define BIT_MASK_FC2H_STR_ADDR_8197F 0xffff +#define BIT_FC2H_STR_ADDR_8197F(x) \ + (((x) & BIT_MASK_FC2H_STR_ADDR_8197F) << BIT_SHIFT_FC2H_STR_ADDR_8197F) +#define BITS_FC2H_STR_ADDR_8197F \ + (BIT_MASK_FC2H_STR_ADDR_8197F << BIT_SHIFT_FC2H_STR_ADDR_8197F) +#define BIT_CLEAR_FC2H_STR_ADDR_8197F(x) ((x) & (~BITS_FC2H_STR_ADDR_8197F)) +#define BIT_GET_FC2H_STR_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_FC2H_STR_ADDR_8197F) & BIT_MASK_FC2H_STR_ADDR_8197F) +#define BIT_SET_FC2H_STR_ADDR_8197F(x, v) \ + (BIT_CLEAR_FC2H_STR_ADDR_8197F(x) | BIT_FC2H_STR_ADDR_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_DDMA_CH0SA_8197F */ + +#define BIT_SHIFT_DDMACH0_SA_8197F 0 +#define BIT_MASK_DDMACH0_SA_8197F 0xffffffffL +#define BIT_DDMACH0_SA_8197F(x) \ + (((x) & BIT_MASK_DDMACH0_SA_8197F) << BIT_SHIFT_DDMACH0_SA_8197F) +#define BITS_DDMACH0_SA_8197F \ + (BIT_MASK_DDMACH0_SA_8197F << BIT_SHIFT_DDMACH0_SA_8197F) +#define BIT_CLEAR_DDMACH0_SA_8197F(x) ((x) & (~BITS_DDMACH0_SA_8197F)) +#define BIT_GET_DDMACH0_SA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH0_SA_8197F) & BIT_MASK_DDMACH0_SA_8197F) +#define BIT_SET_DDMACH0_SA_8197F(x, v) \ + (BIT_CLEAR_DDMACH0_SA_8197F(x) | BIT_DDMACH0_SA_8197F(v)) + +/* 2 REG_DDMA_CH0DA_8197F */ + +#define BIT_SHIFT_DDMACH0_DA_8197F 0 +#define BIT_MASK_DDMACH0_DA_8197F 0xffffffffL +#define BIT_DDMACH0_DA_8197F(x) \ + (((x) & BIT_MASK_DDMACH0_DA_8197F) << BIT_SHIFT_DDMACH0_DA_8197F) +#define BITS_DDMACH0_DA_8197F \ + (BIT_MASK_DDMACH0_DA_8197F << BIT_SHIFT_DDMACH0_DA_8197F) +#define BIT_CLEAR_DDMACH0_DA_8197F(x) ((x) & (~BITS_DDMACH0_DA_8197F)) +#define BIT_GET_DDMACH0_DA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DA_8197F) & BIT_MASK_DDMACH0_DA_8197F) +#define BIT_SET_DDMACH0_DA_8197F(x, v) \ + (BIT_CLEAR_DDMACH0_DA_8197F(x) | BIT_DDMACH0_DA_8197F(v)) + +/* 2 REG_DDMA_CH0CTRL_8197F */ +#define BIT_DDMACH0_OWN_8197F BIT(31) +#define BIT_DDMACH0_CHKSUM_EN_8197F BIT(29) +#define BIT_DDMACH0_DA_W_DISABLE_8197F BIT(28) +#define BIT_DDMACH0_CHKSUM_STS_8197F BIT(27) +#define BIT_DDMACH0_DDMA_MODE_8197F BIT(26) +#define BIT_DDMACH0_RESET_CHKSUM_STS_8197F BIT(25) +#define BIT_DDMACH0_CHKSUM_CONT_8197F BIT(24) + +#define BIT_SHIFT_DDMACH0_DLEN_8197F 0 +#define BIT_MASK_DDMACH0_DLEN_8197F 0x3ffff +#define BIT_DDMACH0_DLEN_8197F(x) \ + (((x) & BIT_MASK_DDMACH0_DLEN_8197F) << BIT_SHIFT_DDMACH0_DLEN_8197F) +#define BITS_DDMACH0_DLEN_8197F \ + (BIT_MASK_DDMACH0_DLEN_8197F << BIT_SHIFT_DDMACH0_DLEN_8197F) +#define BIT_CLEAR_DDMACH0_DLEN_8197F(x) ((x) & (~BITS_DDMACH0_DLEN_8197F)) +#define BIT_GET_DDMACH0_DLEN_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DLEN_8197F) & BIT_MASK_DDMACH0_DLEN_8197F) +#define BIT_SET_DDMACH0_DLEN_8197F(x, v) \ + (BIT_CLEAR_DDMACH0_DLEN_8197F(x) | BIT_DDMACH0_DLEN_8197F(v)) + +/* 2 REG_DDMA_CH1SA_8197F */ + +#define BIT_SHIFT_DDMACH1_SA_8197F 0 +#define BIT_MASK_DDMACH1_SA_8197F 0xffffffffL +#define BIT_DDMACH1_SA_8197F(x) \ + (((x) & BIT_MASK_DDMACH1_SA_8197F) << BIT_SHIFT_DDMACH1_SA_8197F) +#define BITS_DDMACH1_SA_8197F \ + (BIT_MASK_DDMACH1_SA_8197F << BIT_SHIFT_DDMACH1_SA_8197F) +#define BIT_CLEAR_DDMACH1_SA_8197F(x) ((x) & (~BITS_DDMACH1_SA_8197F)) +#define BIT_GET_DDMACH1_SA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH1_SA_8197F) & BIT_MASK_DDMACH1_SA_8197F) +#define BIT_SET_DDMACH1_SA_8197F(x, v) \ + (BIT_CLEAR_DDMACH1_SA_8197F(x) | BIT_DDMACH1_SA_8197F(v)) + +/* 2 REG_DDMA_CH1DA_8197F */ + +#define BIT_SHIFT_DDMACH1_DA_8197F 0 +#define BIT_MASK_DDMACH1_DA_8197F 0xffffffffL +#define BIT_DDMACH1_DA_8197F(x) \ + (((x) & BIT_MASK_DDMACH1_DA_8197F) << BIT_SHIFT_DDMACH1_DA_8197F) +#define BITS_DDMACH1_DA_8197F \ + (BIT_MASK_DDMACH1_DA_8197F << BIT_SHIFT_DDMACH1_DA_8197F) +#define BIT_CLEAR_DDMACH1_DA_8197F(x) ((x) & (~BITS_DDMACH1_DA_8197F)) +#define BIT_GET_DDMACH1_DA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DA_8197F) & BIT_MASK_DDMACH1_DA_8197F) +#define BIT_SET_DDMACH1_DA_8197F(x, v) \ + (BIT_CLEAR_DDMACH1_DA_8197F(x) | BIT_DDMACH1_DA_8197F(v)) + +/* 2 REG_DDMA_CH1CTRL_8197F */ +#define BIT_DDMACH1_OWN_8197F BIT(31) +#define BIT_DDMACH1_CHKSUM_EN_8197F BIT(29) +#define BIT_DDMACH1_DA_W_DISABLE_8197F BIT(28) +#define BIT_DDMACH1_CHKSUM_STS_8197F BIT(27) +#define BIT_DDMACH1_DDMA_MODE_8197F BIT(26) +#define BIT_DDMACH1_RESET_CHKSUM_STS_8197F BIT(25) +#define BIT_DDMACH1_CHKSUM_CONT_8197F BIT(24) + +#define BIT_SHIFT_DDMACH1_DLEN_8197F 0 +#define BIT_MASK_DDMACH1_DLEN_8197F 0x3ffff +#define BIT_DDMACH1_DLEN_8197F(x) \ + (((x) & BIT_MASK_DDMACH1_DLEN_8197F) << BIT_SHIFT_DDMACH1_DLEN_8197F) +#define BITS_DDMACH1_DLEN_8197F \ + (BIT_MASK_DDMACH1_DLEN_8197F << BIT_SHIFT_DDMACH1_DLEN_8197F) +#define BIT_CLEAR_DDMACH1_DLEN_8197F(x) ((x) & (~BITS_DDMACH1_DLEN_8197F)) +#define BIT_GET_DDMACH1_DLEN_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DLEN_8197F) & BIT_MASK_DDMACH1_DLEN_8197F) +#define BIT_SET_DDMACH1_DLEN_8197F(x, v) \ + (BIT_CLEAR_DDMACH1_DLEN_8197F(x) | BIT_DDMACH1_DLEN_8197F(v)) + +/* 2 REG_DDMA_CH2SA_8197F */ + +#define BIT_SHIFT_DDMACH2_SA_8197F 0 +#define BIT_MASK_DDMACH2_SA_8197F 0xffffffffL +#define BIT_DDMACH2_SA_8197F(x) \ + (((x) & BIT_MASK_DDMACH2_SA_8197F) << BIT_SHIFT_DDMACH2_SA_8197F) +#define BITS_DDMACH2_SA_8197F \ + (BIT_MASK_DDMACH2_SA_8197F << BIT_SHIFT_DDMACH2_SA_8197F) +#define BIT_CLEAR_DDMACH2_SA_8197F(x) ((x) & (~BITS_DDMACH2_SA_8197F)) +#define BIT_GET_DDMACH2_SA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH2_SA_8197F) & BIT_MASK_DDMACH2_SA_8197F) +#define BIT_SET_DDMACH2_SA_8197F(x, v) \ + (BIT_CLEAR_DDMACH2_SA_8197F(x) | BIT_DDMACH2_SA_8197F(v)) + +/* 2 REG_DDMA_CH2DA_8197F */ + +#define BIT_SHIFT_DDMACH2_DA_8197F 0 +#define BIT_MASK_DDMACH2_DA_8197F 0xffffffffL +#define BIT_DDMACH2_DA_8197F(x) \ + (((x) & BIT_MASK_DDMACH2_DA_8197F) << BIT_SHIFT_DDMACH2_DA_8197F) +#define BITS_DDMACH2_DA_8197F \ + (BIT_MASK_DDMACH2_DA_8197F << BIT_SHIFT_DDMACH2_DA_8197F) +#define BIT_CLEAR_DDMACH2_DA_8197F(x) ((x) & (~BITS_DDMACH2_DA_8197F)) +#define BIT_GET_DDMACH2_DA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DA_8197F) & BIT_MASK_DDMACH2_DA_8197F) +#define BIT_SET_DDMACH2_DA_8197F(x, v) \ + (BIT_CLEAR_DDMACH2_DA_8197F(x) | BIT_DDMACH2_DA_8197F(v)) + +/* 2 REG_DDMA_CH2CTRL_8197F */ +#define BIT_DDMACH2_OWN_8197F BIT(31) +#define BIT_DDMACH2_CHKSUM_EN_8197F BIT(29) +#define BIT_DDMACH2_DA_W_DISABLE_8197F BIT(28) +#define BIT_DDMACH2_CHKSUM_STS_8197F BIT(27) +#define BIT_DDMACH2_DDMA_MODE_8197F BIT(26) +#define BIT_DDMACH2_RESET_CHKSUM_STS_8197F BIT(25) +#define BIT_DDMACH2_CHKSUM_CONT_8197F BIT(24) + +#define BIT_SHIFT_DDMACH2_DLEN_8197F 0 +#define BIT_MASK_DDMACH2_DLEN_8197F 0x3ffff +#define BIT_DDMACH2_DLEN_8197F(x) \ + (((x) & BIT_MASK_DDMACH2_DLEN_8197F) << BIT_SHIFT_DDMACH2_DLEN_8197F) +#define BITS_DDMACH2_DLEN_8197F \ + (BIT_MASK_DDMACH2_DLEN_8197F << BIT_SHIFT_DDMACH2_DLEN_8197F) +#define BIT_CLEAR_DDMACH2_DLEN_8197F(x) ((x) & (~BITS_DDMACH2_DLEN_8197F)) +#define BIT_GET_DDMACH2_DLEN_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DLEN_8197F) & BIT_MASK_DDMACH2_DLEN_8197F) +#define BIT_SET_DDMACH2_DLEN_8197F(x, v) \ + (BIT_CLEAR_DDMACH2_DLEN_8197F(x) | BIT_DDMACH2_DLEN_8197F(v)) + +/* 2 REG_DDMA_CH3SA_8197F */ + +#define BIT_SHIFT_DDMACH3_SA_8197F 0 +#define BIT_MASK_DDMACH3_SA_8197F 0xffffffffL +#define BIT_DDMACH3_SA_8197F(x) \ + (((x) & BIT_MASK_DDMACH3_SA_8197F) << BIT_SHIFT_DDMACH3_SA_8197F) +#define BITS_DDMACH3_SA_8197F \ + (BIT_MASK_DDMACH3_SA_8197F << BIT_SHIFT_DDMACH3_SA_8197F) +#define BIT_CLEAR_DDMACH3_SA_8197F(x) ((x) & (~BITS_DDMACH3_SA_8197F)) +#define BIT_GET_DDMACH3_SA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH3_SA_8197F) & BIT_MASK_DDMACH3_SA_8197F) +#define BIT_SET_DDMACH3_SA_8197F(x, v) \ + (BIT_CLEAR_DDMACH3_SA_8197F(x) | BIT_DDMACH3_SA_8197F(v)) + +/* 2 REG_DDMA_CH3DA_8197F */ + +#define BIT_SHIFT_DDMACH3_DA_8197F 0 +#define BIT_MASK_DDMACH3_DA_8197F 0xffffffffL +#define BIT_DDMACH3_DA_8197F(x) \ + (((x) & BIT_MASK_DDMACH3_DA_8197F) << BIT_SHIFT_DDMACH3_DA_8197F) +#define BITS_DDMACH3_DA_8197F \ + (BIT_MASK_DDMACH3_DA_8197F << BIT_SHIFT_DDMACH3_DA_8197F) +#define BIT_CLEAR_DDMACH3_DA_8197F(x) ((x) & (~BITS_DDMACH3_DA_8197F)) +#define BIT_GET_DDMACH3_DA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DA_8197F) & BIT_MASK_DDMACH3_DA_8197F) +#define BIT_SET_DDMACH3_DA_8197F(x, v) \ + (BIT_CLEAR_DDMACH3_DA_8197F(x) | BIT_DDMACH3_DA_8197F(v)) + +/* 2 REG_DDMA_CH3CTRL_8197F */ +#define BIT_DDMACH3_OWN_8197F BIT(31) +#define BIT_DDMACH3_CHKSUM_EN_8197F BIT(29) +#define BIT_DDMACH3_DA_W_DISABLE_8197F BIT(28) +#define BIT_DDMACH3_CHKSUM_STS_8197F BIT(27) +#define BIT_DDMACH3_DDMA_MODE_8197F BIT(26) +#define BIT_DDMACH3_RESET_CHKSUM_STS_8197F BIT(25) +#define BIT_DDMACH3_CHKSUM_CONT_8197F BIT(24) + +#define BIT_SHIFT_DDMACH3_DLEN_8197F 0 +#define BIT_MASK_DDMACH3_DLEN_8197F 0x3ffff +#define BIT_DDMACH3_DLEN_8197F(x) \ + (((x) & BIT_MASK_DDMACH3_DLEN_8197F) << BIT_SHIFT_DDMACH3_DLEN_8197F) +#define BITS_DDMACH3_DLEN_8197F \ + (BIT_MASK_DDMACH3_DLEN_8197F << BIT_SHIFT_DDMACH3_DLEN_8197F) +#define BIT_CLEAR_DDMACH3_DLEN_8197F(x) ((x) & (~BITS_DDMACH3_DLEN_8197F)) +#define BIT_GET_DDMACH3_DLEN_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DLEN_8197F) & BIT_MASK_DDMACH3_DLEN_8197F) +#define BIT_SET_DDMACH3_DLEN_8197F(x, v) \ + (BIT_CLEAR_DDMACH3_DLEN_8197F(x) | BIT_DDMACH3_DLEN_8197F(v)) + +/* 2 REG_DDMA_CH4SA_8197F */ + +#define BIT_SHIFT_DDMACH4_SA_8197F 0 +#define BIT_MASK_DDMACH4_SA_8197F 0xffffffffL +#define BIT_DDMACH4_SA_8197F(x) \ + (((x) & BIT_MASK_DDMACH4_SA_8197F) << BIT_SHIFT_DDMACH4_SA_8197F) +#define BITS_DDMACH4_SA_8197F \ + (BIT_MASK_DDMACH4_SA_8197F << BIT_SHIFT_DDMACH4_SA_8197F) +#define BIT_CLEAR_DDMACH4_SA_8197F(x) ((x) & (~BITS_DDMACH4_SA_8197F)) +#define BIT_GET_DDMACH4_SA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH4_SA_8197F) & BIT_MASK_DDMACH4_SA_8197F) +#define BIT_SET_DDMACH4_SA_8197F(x, v) \ + (BIT_CLEAR_DDMACH4_SA_8197F(x) | BIT_DDMACH4_SA_8197F(v)) + +/* 2 REG_DDMA_CH4DA_8197F */ + +#define BIT_SHIFT_DDMACH4_DA_8197F 0 +#define BIT_MASK_DDMACH4_DA_8197F 0xffffffffL +#define BIT_DDMACH4_DA_8197F(x) \ + (((x) & BIT_MASK_DDMACH4_DA_8197F) << BIT_SHIFT_DDMACH4_DA_8197F) +#define BITS_DDMACH4_DA_8197F \ + (BIT_MASK_DDMACH4_DA_8197F << BIT_SHIFT_DDMACH4_DA_8197F) +#define BIT_CLEAR_DDMACH4_DA_8197F(x) ((x) & (~BITS_DDMACH4_DA_8197F)) +#define BIT_GET_DDMACH4_DA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DA_8197F) & BIT_MASK_DDMACH4_DA_8197F) +#define BIT_SET_DDMACH4_DA_8197F(x, v) \ + (BIT_CLEAR_DDMACH4_DA_8197F(x) | BIT_DDMACH4_DA_8197F(v)) + +/* 2 REG_DDMA_CH4CTRL_8197F */ +#define BIT_DDMACH4_OWN_8197F BIT(31) +#define BIT_DDMACH4_CHKSUM_EN_8197F BIT(29) +#define BIT_DDMACH4_DA_W_DISABLE_8197F BIT(28) +#define BIT_DDMACH4_CHKSUM_STS_8197F BIT(27) +#define BIT_DDMACH4_DDMA_MODE_8197F BIT(26) +#define BIT_DDMACH4_RESET_CHKSUM_STS_8197F BIT(25) +#define BIT_DDMACH4_CHKSUM_CONT_8197F BIT(24) + +#define BIT_SHIFT_DDMACH4_DLEN_8197F 0 +#define BIT_MASK_DDMACH4_DLEN_8197F 0x3ffff +#define BIT_DDMACH4_DLEN_8197F(x) \ + (((x) & BIT_MASK_DDMACH4_DLEN_8197F) << BIT_SHIFT_DDMACH4_DLEN_8197F) +#define BITS_DDMACH4_DLEN_8197F \ + (BIT_MASK_DDMACH4_DLEN_8197F << BIT_SHIFT_DDMACH4_DLEN_8197F) +#define BIT_CLEAR_DDMACH4_DLEN_8197F(x) ((x) & (~BITS_DDMACH4_DLEN_8197F)) +#define BIT_GET_DDMACH4_DLEN_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DLEN_8197F) & BIT_MASK_DDMACH4_DLEN_8197F) +#define BIT_SET_DDMACH4_DLEN_8197F(x, v) \ + (BIT_CLEAR_DDMACH4_DLEN_8197F(x) | BIT_DDMACH4_DLEN_8197F(v)) + +/* 2 REG_DDMA_CH5SA_8197F */ + +#define BIT_SHIFT_DDMACH5_SA_8197F 0 +#define BIT_MASK_DDMACH5_SA_8197F 0xffffffffL +#define BIT_DDMACH5_SA_8197F(x) \ + (((x) & BIT_MASK_DDMACH5_SA_8197F) << BIT_SHIFT_DDMACH5_SA_8197F) +#define BITS_DDMACH5_SA_8197F \ + (BIT_MASK_DDMACH5_SA_8197F << BIT_SHIFT_DDMACH5_SA_8197F) +#define BIT_CLEAR_DDMACH5_SA_8197F(x) ((x) & (~BITS_DDMACH5_SA_8197F)) +#define BIT_GET_DDMACH5_SA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH5_SA_8197F) & BIT_MASK_DDMACH5_SA_8197F) +#define BIT_SET_DDMACH5_SA_8197F(x, v) \ + (BIT_CLEAR_DDMACH5_SA_8197F(x) | BIT_DDMACH5_SA_8197F(v)) + +/* 2 REG_DDMA_CH5DA_8197F */ + +#define BIT_SHIFT_DDMACH5_DA_8197F 0 +#define BIT_MASK_DDMACH5_DA_8197F 0xffffffffL +#define BIT_DDMACH5_DA_8197F(x) \ + (((x) & BIT_MASK_DDMACH5_DA_8197F) << BIT_SHIFT_DDMACH5_DA_8197F) +#define BITS_DDMACH5_DA_8197F \ + (BIT_MASK_DDMACH5_DA_8197F << BIT_SHIFT_DDMACH5_DA_8197F) +#define BIT_CLEAR_DDMACH5_DA_8197F(x) ((x) & (~BITS_DDMACH5_DA_8197F)) +#define BIT_GET_DDMACH5_DA_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DA_8197F) & BIT_MASK_DDMACH5_DA_8197F) +#define BIT_SET_DDMACH5_DA_8197F(x, v) \ + (BIT_CLEAR_DDMACH5_DA_8197F(x) | BIT_DDMACH5_DA_8197F(v)) + +/* 2 REG_REG_DDMA_CH5CTRL_8197F */ +#define BIT_DDMACH5_OWN_8197F BIT(31) +#define BIT_DDMACH5_CHKSUM_EN_8197F BIT(29) +#define BIT_DDMACH5_DA_W_DISABLE_8197F BIT(28) +#define BIT_DDMACH5_CHKSUM_STS_8197F BIT(27) +#define BIT_DDMACH5_DDMA_MODE_8197F BIT(26) +#define BIT_DDMACH5_RESET_CHKSUM_STS_8197F BIT(25) +#define BIT_DDMACH5_CHKSUM_CONT_8197F BIT(24) + +#define BIT_SHIFT_DDMACH5_DLEN_8197F 0 +#define BIT_MASK_DDMACH5_DLEN_8197F 0x3ffff +#define BIT_DDMACH5_DLEN_8197F(x) \ + (((x) & BIT_MASK_DDMACH5_DLEN_8197F) << BIT_SHIFT_DDMACH5_DLEN_8197F) +#define BITS_DDMACH5_DLEN_8197F \ + (BIT_MASK_DDMACH5_DLEN_8197F << BIT_SHIFT_DDMACH5_DLEN_8197F) +#define BIT_CLEAR_DDMACH5_DLEN_8197F(x) ((x) & (~BITS_DDMACH5_DLEN_8197F)) +#define BIT_GET_DDMACH5_DLEN_8197F(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DLEN_8197F) & BIT_MASK_DDMACH5_DLEN_8197F) +#define BIT_SET_DDMACH5_DLEN_8197F(x, v) \ + (BIT_CLEAR_DDMACH5_DLEN_8197F(x) | BIT_DDMACH5_DLEN_8197F(v)) + +/* 2 REG_DDMA_INT_MSK_8197F */ +#define BIT_DDMACH5_MSK_8197F BIT(5) +#define BIT_DDMACH4_MSK_8197F BIT(4) +#define BIT_DDMACH3_MSK_8197F BIT(3) +#define BIT_DDMACH2_MSK_8197F BIT(2) +#define BIT_DDMACH1_MSK_8197F BIT(1) +#define BIT_DDMACH0_MSK_8197F BIT(0) + +/* 2 REG_DDMA_CHSTATUS_8197F */ +#define BIT_DDMACH5_BUSY_8197F BIT(5) +#define BIT_DDMACH4_BUSY_8197F BIT(4) +#define BIT_DDMACH3_BUSY_8197F BIT(3) +#define BIT_DDMACH2_BUSY_8197F BIT(2) +#define BIT_DDMACH1_BUSY_8197F BIT(1) +#define BIT_DDMACH0_BUSY_8197F BIT(0) + +/* 2 REG_DDMA_CHKSUM_8197F */ + +#define BIT_SHIFT_IDDMA0_CHKSUM_8197F 0 +#define BIT_MASK_IDDMA0_CHKSUM_8197F 0xffff +#define BIT_IDDMA0_CHKSUM_8197F(x) \ + (((x) & BIT_MASK_IDDMA0_CHKSUM_8197F) << BIT_SHIFT_IDDMA0_CHKSUM_8197F) +#define BITS_IDDMA0_CHKSUM_8197F \ + (BIT_MASK_IDDMA0_CHKSUM_8197F << BIT_SHIFT_IDDMA0_CHKSUM_8197F) +#define BIT_CLEAR_IDDMA0_CHKSUM_8197F(x) ((x) & (~BITS_IDDMA0_CHKSUM_8197F)) +#define BIT_GET_IDDMA0_CHKSUM_8197F(x) \ + (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8197F) & BIT_MASK_IDDMA0_CHKSUM_8197F) +#define BIT_SET_IDDMA0_CHKSUM_8197F(x, v) \ + (BIT_CLEAR_IDDMA0_CHKSUM_8197F(x) | BIT_IDDMA0_CHKSUM_8197F(v)) + +/* 2 REG_DDMA_MONITOR_8197F */ +#define BIT_IDDMA0_PERMU_UNDERFLOW_8197F BIT(14) +#define BIT_IDDMA0_FIFO_UNDERFLOW_8197F BIT(13) +#define BIT_IDDMA0_FIFO_OVERFLOW_8197F BIT(12) +#define BIT_CH5_ERR_8197F BIT(5) +#define BIT_CH4_ERR_8197F BIT(4) +#define BIT_CH3_ERR_8197F BIT(3) +#define BIT_CH2_ERR_8197F BIT(2) +#define BIT_CH1_ERR_8197F BIT(1) +#define BIT_CH0_ERR_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_HCI_CTRL_8197F */ +#define BIT_HCIIO_PERSTB_SEL_8197F BIT(31) + +#define BIT_SHIFT_HCI_MAX_RXDMA_8197F 28 +#define BIT_MASK_HCI_MAX_RXDMA_8197F 0x7 +#define BIT_HCI_MAX_RXDMA_8197F(x) \ + (((x) & BIT_MASK_HCI_MAX_RXDMA_8197F) << BIT_SHIFT_HCI_MAX_RXDMA_8197F) +#define BITS_HCI_MAX_RXDMA_8197F \ + (BIT_MASK_HCI_MAX_RXDMA_8197F << BIT_SHIFT_HCI_MAX_RXDMA_8197F) +#define BIT_CLEAR_HCI_MAX_RXDMA_8197F(x) ((x) & (~BITS_HCI_MAX_RXDMA_8197F)) +#define BIT_GET_HCI_MAX_RXDMA_8197F(x) \ + (((x) >> BIT_SHIFT_HCI_MAX_RXDMA_8197F) & BIT_MASK_HCI_MAX_RXDMA_8197F) +#define BIT_SET_HCI_MAX_RXDMA_8197F(x, v) \ + (BIT_CLEAR_HCI_MAX_RXDMA_8197F(x) | BIT_HCI_MAX_RXDMA_8197F(v)) + +#define BIT_MULRW_8197F BIT(27) + +#define BIT_SHIFT_HCI_MAX_TXDMA_8197F 24 +#define BIT_MASK_HCI_MAX_TXDMA_8197F 0x7 +#define BIT_HCI_MAX_TXDMA_8197F(x) \ + (((x) & BIT_MASK_HCI_MAX_TXDMA_8197F) << BIT_SHIFT_HCI_MAX_TXDMA_8197F) +#define BITS_HCI_MAX_TXDMA_8197F \ + (BIT_MASK_HCI_MAX_TXDMA_8197F << BIT_SHIFT_HCI_MAX_TXDMA_8197F) +#define BIT_CLEAR_HCI_MAX_TXDMA_8197F(x) ((x) & (~BITS_HCI_MAX_TXDMA_8197F)) +#define BIT_GET_HCI_MAX_TXDMA_8197F(x) \ + (((x) >> BIT_SHIFT_HCI_MAX_TXDMA_8197F) & BIT_MASK_HCI_MAX_TXDMA_8197F) +#define BIT_SET_HCI_MAX_TXDMA_8197F(x, v) \ + (BIT_CLEAR_HCI_MAX_TXDMA_8197F(x) | BIT_HCI_MAX_TXDMA_8197F(v)) + +#define BIT_EN_CPL_TIMEOUT_PS_8197F BIT(22) +#define BIT_REG_TXDMA_FAIL_PS_8197F BIT(21) +#define BIT_HCI_RST_TRXDMA_INTF_8197F BIT(20) +#define BIT_EN_HWENTR_L1_8197F BIT(19) +#define BIT_EN_ADV_CLKGATE_8197F BIT(18) +#define BIT_HCI_EN_SWENT_L23_8197F BIT(17) +#define BIT_HCI_EN_HWEXT_L1_8197F BIT(16) +#define BIT_RX_CLOSE_EN_8197F BIT(15) +#define BIT_STOP_BCNQ_8197F BIT(14) +#define BIT_STOP_MGQ_8197F BIT(13) +#define BIT_STOP_VOQ_8197F BIT(12) +#define BIT_STOP_VIQ_8197F BIT(11) +#define BIT_STOP_BEQ_8197F BIT(10) +#define BIT_STOP_BKQ_8197F BIT(9) +#define BIT_STOP_RXQ_8197F BIT(8) +#define BIT_STOP_HI7Q_8197F BIT(7) +#define BIT_STOP_HI6Q_8197F BIT(6) +#define BIT_STOP_HI5Q_8197F BIT(5) +#define BIT_STOP_HI4Q_8197F BIT(4) +#define BIT_STOP_HI3Q_8197F BIT(3) +#define BIT_STOP_HI2Q_8197F BIT(2) +#define BIT_STOP_HI1Q_8197F BIT(1) +#define BIT_STOP_HI0Q_8197F BIT(0) + +/* 2 REG_INT_MIG_8197F */ + +#define BIT_SHIFT_TXTTIMER_MATCH_NUM_8197F 28 +#define BIT_MASK_TXTTIMER_MATCH_NUM_8197F 0xf +#define BIT_TXTTIMER_MATCH_NUM_8197F(x) \ + (((x) & BIT_MASK_TXTTIMER_MATCH_NUM_8197F) \ + << BIT_SHIFT_TXTTIMER_MATCH_NUM_8197F) +#define BITS_TXTTIMER_MATCH_NUM_8197F \ + (BIT_MASK_TXTTIMER_MATCH_NUM_8197F \ + << BIT_SHIFT_TXTTIMER_MATCH_NUM_8197F) +#define BIT_CLEAR_TXTTIMER_MATCH_NUM_8197F(x) \ + ((x) & (~BITS_TXTTIMER_MATCH_NUM_8197F)) +#define BIT_GET_TXTTIMER_MATCH_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_TXTTIMER_MATCH_NUM_8197F) & \ + BIT_MASK_TXTTIMER_MATCH_NUM_8197F) +#define BIT_SET_TXTTIMER_MATCH_NUM_8197F(x, v) \ + (BIT_CLEAR_TXTTIMER_MATCH_NUM_8197F(x) | \ + BIT_TXTTIMER_MATCH_NUM_8197F(v)) + +#define BIT_SHIFT_TXPKT_NUM_MATCH_8197F 24 +#define BIT_MASK_TXPKT_NUM_MATCH_8197F 0xf +#define BIT_TXPKT_NUM_MATCH_8197F(x) \ + (((x) & BIT_MASK_TXPKT_NUM_MATCH_8197F) \ + << BIT_SHIFT_TXPKT_NUM_MATCH_8197F) +#define BITS_TXPKT_NUM_MATCH_8197F \ + (BIT_MASK_TXPKT_NUM_MATCH_8197F << BIT_SHIFT_TXPKT_NUM_MATCH_8197F) +#define BIT_CLEAR_TXPKT_NUM_MATCH_8197F(x) ((x) & (~BITS_TXPKT_NUM_MATCH_8197F)) +#define BIT_GET_TXPKT_NUM_MATCH_8197F(x) \ + (((x) >> BIT_SHIFT_TXPKT_NUM_MATCH_8197F) & \ + BIT_MASK_TXPKT_NUM_MATCH_8197F) +#define BIT_SET_TXPKT_NUM_MATCH_8197F(x, v) \ + (BIT_CLEAR_TXPKT_NUM_MATCH_8197F(x) | BIT_TXPKT_NUM_MATCH_8197F(v)) + +#define BIT_SHIFT_RXTTIMER_MATCH_NUM_8197F 20 +#define BIT_MASK_RXTTIMER_MATCH_NUM_8197F 0xf +#define BIT_RXTTIMER_MATCH_NUM_8197F(x) \ + (((x) & BIT_MASK_RXTTIMER_MATCH_NUM_8197F) \ + << BIT_SHIFT_RXTTIMER_MATCH_NUM_8197F) +#define BITS_RXTTIMER_MATCH_NUM_8197F \ + (BIT_MASK_RXTTIMER_MATCH_NUM_8197F \ + << BIT_SHIFT_RXTTIMER_MATCH_NUM_8197F) +#define BIT_CLEAR_RXTTIMER_MATCH_NUM_8197F(x) \ + ((x) & (~BITS_RXTTIMER_MATCH_NUM_8197F)) +#define BIT_GET_RXTTIMER_MATCH_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_RXTTIMER_MATCH_NUM_8197F) & \ + BIT_MASK_RXTTIMER_MATCH_NUM_8197F) +#define BIT_SET_RXTTIMER_MATCH_NUM_8197F(x, v) \ + (BIT_CLEAR_RXTTIMER_MATCH_NUM_8197F(x) | \ + BIT_RXTTIMER_MATCH_NUM_8197F(v)) + +#define BIT_SHIFT_RXPKT_NUM_MATCH_8197F 16 +#define BIT_MASK_RXPKT_NUM_MATCH_8197F 0xf +#define BIT_RXPKT_NUM_MATCH_8197F(x) \ + (((x) & BIT_MASK_RXPKT_NUM_MATCH_8197F) \ + << BIT_SHIFT_RXPKT_NUM_MATCH_8197F) +#define BITS_RXPKT_NUM_MATCH_8197F \ + (BIT_MASK_RXPKT_NUM_MATCH_8197F << BIT_SHIFT_RXPKT_NUM_MATCH_8197F) +#define BIT_CLEAR_RXPKT_NUM_MATCH_8197F(x) ((x) & (~BITS_RXPKT_NUM_MATCH_8197F)) +#define BIT_GET_RXPKT_NUM_MATCH_8197F(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_MATCH_8197F) & \ + BIT_MASK_RXPKT_NUM_MATCH_8197F) +#define BIT_SET_RXPKT_NUM_MATCH_8197F(x, v) \ + (BIT_CLEAR_RXPKT_NUM_MATCH_8197F(x) | BIT_RXPKT_NUM_MATCH_8197F(v)) + +#define BIT_SHIFT_MIGRATE_TIMER_8197F 0 +#define BIT_MASK_MIGRATE_TIMER_8197F 0xffff +#define BIT_MIGRATE_TIMER_8197F(x) \ + (((x) & BIT_MASK_MIGRATE_TIMER_8197F) << BIT_SHIFT_MIGRATE_TIMER_8197F) +#define BITS_MIGRATE_TIMER_8197F \ + (BIT_MASK_MIGRATE_TIMER_8197F << BIT_SHIFT_MIGRATE_TIMER_8197F) +#define BIT_CLEAR_MIGRATE_TIMER_8197F(x) ((x) & (~BITS_MIGRATE_TIMER_8197F)) +#define BIT_GET_MIGRATE_TIMER_8197F(x) \ + (((x) >> BIT_SHIFT_MIGRATE_TIMER_8197F) & BIT_MASK_MIGRATE_TIMER_8197F) +#define BIT_SET_MIGRATE_TIMER_8197F(x, v) \ + (BIT_CLEAR_MIGRATE_TIMER_8197F(x) | BIT_MIGRATE_TIMER_8197F(v)) + +/* 2 REG_BCNQ_TXBD_DESA_8197F */ + +#define BIT_SHIFT_BCNQ_TXBD_DESA_8197F 0 +#define BIT_MASK_BCNQ_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_BCNQ_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_BCNQ_TXBD_DESA_8197F) \ + << BIT_SHIFT_BCNQ_TXBD_DESA_8197F) +#define BITS_BCNQ_TXBD_DESA_8197F \ + (BIT_MASK_BCNQ_TXBD_DESA_8197F << BIT_SHIFT_BCNQ_TXBD_DESA_8197F) +#define BIT_CLEAR_BCNQ_TXBD_DESA_8197F(x) ((x) & (~BITS_BCNQ_TXBD_DESA_8197F)) +#define BIT_GET_BCNQ_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA_8197F) & \ + BIT_MASK_BCNQ_TXBD_DESA_8197F) +#define BIT_SET_BCNQ_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_BCNQ_TXBD_DESA_8197F(x) | BIT_BCNQ_TXBD_DESA_8197F(v)) + +/* 2 REG_MGQ_TXBD_DESA_8197F */ + +#define BIT_SHIFT_MGQ_TXBD_DESA_8197F 0 +#define BIT_MASK_MGQ_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_MGQ_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_MGQ_TXBD_DESA_8197F) << BIT_SHIFT_MGQ_TXBD_DESA_8197F) +#define BITS_MGQ_TXBD_DESA_8197F \ + (BIT_MASK_MGQ_TXBD_DESA_8197F << BIT_SHIFT_MGQ_TXBD_DESA_8197F) +#define BIT_CLEAR_MGQ_TXBD_DESA_8197F(x) ((x) & (~BITS_MGQ_TXBD_DESA_8197F)) +#define BIT_GET_MGQ_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_MGQ_TXBD_DESA_8197F) & BIT_MASK_MGQ_TXBD_DESA_8197F) +#define BIT_SET_MGQ_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_MGQ_TXBD_DESA_8197F(x) | BIT_MGQ_TXBD_DESA_8197F(v)) + +/* 2 REG_VOQ_TXBD_DESA_8197F */ + +#define BIT_SHIFT_VOQ_TXBD_DESA_8197F 0 +#define BIT_MASK_VOQ_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_VOQ_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_VOQ_TXBD_DESA_8197F) << BIT_SHIFT_VOQ_TXBD_DESA_8197F) +#define BITS_VOQ_TXBD_DESA_8197F \ + (BIT_MASK_VOQ_TXBD_DESA_8197F << BIT_SHIFT_VOQ_TXBD_DESA_8197F) +#define BIT_CLEAR_VOQ_TXBD_DESA_8197F(x) ((x) & (~BITS_VOQ_TXBD_DESA_8197F)) +#define BIT_GET_VOQ_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_VOQ_TXBD_DESA_8197F) & BIT_MASK_VOQ_TXBD_DESA_8197F) +#define BIT_SET_VOQ_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_VOQ_TXBD_DESA_8197F(x) | BIT_VOQ_TXBD_DESA_8197F(v)) + +/* 2 REG_VIQ_TXBD_DESA_8197F */ + +#define BIT_SHIFT_VIQ_TXBD_DESA_8197F 0 +#define BIT_MASK_VIQ_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_VIQ_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_VIQ_TXBD_DESA_8197F) << BIT_SHIFT_VIQ_TXBD_DESA_8197F) +#define BITS_VIQ_TXBD_DESA_8197F \ + (BIT_MASK_VIQ_TXBD_DESA_8197F << BIT_SHIFT_VIQ_TXBD_DESA_8197F) +#define BIT_CLEAR_VIQ_TXBD_DESA_8197F(x) ((x) & (~BITS_VIQ_TXBD_DESA_8197F)) +#define BIT_GET_VIQ_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_VIQ_TXBD_DESA_8197F) & BIT_MASK_VIQ_TXBD_DESA_8197F) +#define BIT_SET_VIQ_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_VIQ_TXBD_DESA_8197F(x) | BIT_VIQ_TXBD_DESA_8197F(v)) + +/* 2 REG_BEQ_TXBD_DESA_8197F */ + +#define BIT_SHIFT_BEQ_TXBD_DESA_8197F 0 +#define BIT_MASK_BEQ_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_BEQ_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_BEQ_TXBD_DESA_8197F) << BIT_SHIFT_BEQ_TXBD_DESA_8197F) +#define BITS_BEQ_TXBD_DESA_8197F \ + (BIT_MASK_BEQ_TXBD_DESA_8197F << BIT_SHIFT_BEQ_TXBD_DESA_8197F) +#define BIT_CLEAR_BEQ_TXBD_DESA_8197F(x) ((x) & (~BITS_BEQ_TXBD_DESA_8197F)) +#define BIT_GET_BEQ_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_BEQ_TXBD_DESA_8197F) & BIT_MASK_BEQ_TXBD_DESA_8197F) +#define BIT_SET_BEQ_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_BEQ_TXBD_DESA_8197F(x) | BIT_BEQ_TXBD_DESA_8197F(v)) + +/* 2 REG_BKQ_TXBD_DESA_8197F */ + +#define BIT_SHIFT_BKQ_TXBD_DESA_8197F 0 +#define BIT_MASK_BKQ_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_BKQ_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_BKQ_TXBD_DESA_8197F) << BIT_SHIFT_BKQ_TXBD_DESA_8197F) +#define BITS_BKQ_TXBD_DESA_8197F \ + (BIT_MASK_BKQ_TXBD_DESA_8197F << BIT_SHIFT_BKQ_TXBD_DESA_8197F) +#define BIT_CLEAR_BKQ_TXBD_DESA_8197F(x) ((x) & (~BITS_BKQ_TXBD_DESA_8197F)) +#define BIT_GET_BKQ_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_BKQ_TXBD_DESA_8197F) & BIT_MASK_BKQ_TXBD_DESA_8197F) +#define BIT_SET_BKQ_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_BKQ_TXBD_DESA_8197F(x) | BIT_BKQ_TXBD_DESA_8197F(v)) + +/* 2 REG_RXQ_RXBD_DESA_8197F */ + +#define BIT_SHIFT_RXQ_RXBD_DESA_8197F 0 +#define BIT_MASK_RXQ_RXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_RXQ_RXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_RXQ_RXBD_DESA_8197F) << BIT_SHIFT_RXQ_RXBD_DESA_8197F) +#define BITS_RXQ_RXBD_DESA_8197F \ + (BIT_MASK_RXQ_RXBD_DESA_8197F << BIT_SHIFT_RXQ_RXBD_DESA_8197F) +#define BIT_CLEAR_RXQ_RXBD_DESA_8197F(x) ((x) & (~BITS_RXQ_RXBD_DESA_8197F)) +#define BIT_GET_RXQ_RXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_RXQ_RXBD_DESA_8197F) & BIT_MASK_RXQ_RXBD_DESA_8197F) +#define BIT_SET_RXQ_RXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_RXQ_RXBD_DESA_8197F(x) | BIT_RXQ_RXBD_DESA_8197F(v)) + +/* 2 REG_HI0Q_TXBD_DESA_8197F */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_8197F 0 +#define BIT_MASK_HI0Q_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_HI0Q_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_8197F) \ + << BIT_SHIFT_HI0Q_TXBD_DESA_8197F) +#define BITS_HI0Q_TXBD_DESA_8197F \ + (BIT_MASK_HI0Q_TXBD_DESA_8197F << BIT_SHIFT_HI0Q_TXBD_DESA_8197F) +#define BIT_CLEAR_HI0Q_TXBD_DESA_8197F(x) ((x) & (~BITS_HI0Q_TXBD_DESA_8197F)) +#define BIT_GET_HI0Q_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_8197F) & \ + BIT_MASK_HI0Q_TXBD_DESA_8197F) +#define BIT_SET_HI0Q_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_8197F(x) | BIT_HI0Q_TXBD_DESA_8197F(v)) + +/* 2 REG_HI1Q_TXBD_DESA_8197F */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_8197F 0 +#define BIT_MASK_HI1Q_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_HI1Q_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_8197F) \ + << BIT_SHIFT_HI1Q_TXBD_DESA_8197F) +#define BITS_HI1Q_TXBD_DESA_8197F \ + (BIT_MASK_HI1Q_TXBD_DESA_8197F << BIT_SHIFT_HI1Q_TXBD_DESA_8197F) +#define BIT_CLEAR_HI1Q_TXBD_DESA_8197F(x) ((x) & (~BITS_HI1Q_TXBD_DESA_8197F)) +#define BIT_GET_HI1Q_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_8197F) & \ + BIT_MASK_HI1Q_TXBD_DESA_8197F) +#define BIT_SET_HI1Q_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_8197F(x) | BIT_HI1Q_TXBD_DESA_8197F(v)) + +/* 2 REG_HI2Q_TXBD_DESA_8197F */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_8197F 0 +#define BIT_MASK_HI2Q_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_HI2Q_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_8197F) \ + << BIT_SHIFT_HI2Q_TXBD_DESA_8197F) +#define BITS_HI2Q_TXBD_DESA_8197F \ + (BIT_MASK_HI2Q_TXBD_DESA_8197F << BIT_SHIFT_HI2Q_TXBD_DESA_8197F) +#define BIT_CLEAR_HI2Q_TXBD_DESA_8197F(x) ((x) & (~BITS_HI2Q_TXBD_DESA_8197F)) +#define BIT_GET_HI2Q_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_8197F) & \ + BIT_MASK_HI2Q_TXBD_DESA_8197F) +#define BIT_SET_HI2Q_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_8197F(x) | BIT_HI2Q_TXBD_DESA_8197F(v)) + +/* 2 REG_HI3Q_TXBD_DESA_8197F */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_8197F 0 +#define BIT_MASK_HI3Q_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_HI3Q_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_8197F) \ + << BIT_SHIFT_HI3Q_TXBD_DESA_8197F) +#define BITS_HI3Q_TXBD_DESA_8197F \ + (BIT_MASK_HI3Q_TXBD_DESA_8197F << BIT_SHIFT_HI3Q_TXBD_DESA_8197F) +#define BIT_CLEAR_HI3Q_TXBD_DESA_8197F(x) ((x) & (~BITS_HI3Q_TXBD_DESA_8197F)) +#define BIT_GET_HI3Q_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_8197F) & \ + BIT_MASK_HI3Q_TXBD_DESA_8197F) +#define BIT_SET_HI3Q_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_8197F(x) | BIT_HI3Q_TXBD_DESA_8197F(v)) + +/* 2 REG_HI4Q_TXBD_DESA_8197F */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_8197F 0 +#define BIT_MASK_HI4Q_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_HI4Q_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_8197F) \ + << BIT_SHIFT_HI4Q_TXBD_DESA_8197F) +#define BITS_HI4Q_TXBD_DESA_8197F \ + (BIT_MASK_HI4Q_TXBD_DESA_8197F << BIT_SHIFT_HI4Q_TXBD_DESA_8197F) +#define BIT_CLEAR_HI4Q_TXBD_DESA_8197F(x) ((x) & (~BITS_HI4Q_TXBD_DESA_8197F)) +#define BIT_GET_HI4Q_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_8197F) & \ + BIT_MASK_HI4Q_TXBD_DESA_8197F) +#define BIT_SET_HI4Q_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_8197F(x) | BIT_HI4Q_TXBD_DESA_8197F(v)) + +/* 2 REG_HI5Q_TXBD_DESA_8197F */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_8197F 0 +#define BIT_MASK_HI5Q_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_HI5Q_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_8197F) \ + << BIT_SHIFT_HI5Q_TXBD_DESA_8197F) +#define BITS_HI5Q_TXBD_DESA_8197F \ + (BIT_MASK_HI5Q_TXBD_DESA_8197F << BIT_SHIFT_HI5Q_TXBD_DESA_8197F) +#define BIT_CLEAR_HI5Q_TXBD_DESA_8197F(x) ((x) & (~BITS_HI5Q_TXBD_DESA_8197F)) +#define BIT_GET_HI5Q_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_8197F) & \ + BIT_MASK_HI5Q_TXBD_DESA_8197F) +#define BIT_SET_HI5Q_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_8197F(x) | BIT_HI5Q_TXBD_DESA_8197F(v)) + +/* 2 REG_HI6Q_TXBD_DESA_8197F */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_8197F 0 +#define BIT_MASK_HI6Q_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_HI6Q_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_8197F) \ + << BIT_SHIFT_HI6Q_TXBD_DESA_8197F) +#define BITS_HI6Q_TXBD_DESA_8197F \ + (BIT_MASK_HI6Q_TXBD_DESA_8197F << BIT_SHIFT_HI6Q_TXBD_DESA_8197F) +#define BIT_CLEAR_HI6Q_TXBD_DESA_8197F(x) ((x) & (~BITS_HI6Q_TXBD_DESA_8197F)) +#define BIT_GET_HI6Q_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_8197F) & \ + BIT_MASK_HI6Q_TXBD_DESA_8197F) +#define BIT_SET_HI6Q_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_8197F(x) | BIT_HI6Q_TXBD_DESA_8197F(v)) + +/* 2 REG_HI7Q_TXBD_DESA_8197F */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_8197F 0 +#define BIT_MASK_HI7Q_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_HI7Q_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_8197F) \ + << BIT_SHIFT_HI7Q_TXBD_DESA_8197F) +#define BITS_HI7Q_TXBD_DESA_8197F \ + (BIT_MASK_HI7Q_TXBD_DESA_8197F << BIT_SHIFT_HI7Q_TXBD_DESA_8197F) +#define BIT_CLEAR_HI7Q_TXBD_DESA_8197F(x) ((x) & (~BITS_HI7Q_TXBD_DESA_8197F)) +#define BIT_GET_HI7Q_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_8197F) & \ + BIT_MASK_HI7Q_TXBD_DESA_8197F) +#define BIT_SET_HI7Q_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_8197F(x) | BIT_HI7Q_TXBD_DESA_8197F(v)) + +/* 2 REG_MGQ_TXBD_NUM_8197F */ +#define BIT_HCI_MGQ_FLAG_8197F BIT(14) + +#define BIT_SHIFT_MGQ_DESC_MODE_8197F 12 +#define BIT_MASK_MGQ_DESC_MODE_8197F 0x3 +#define BIT_MGQ_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_MGQ_DESC_MODE_8197F) << BIT_SHIFT_MGQ_DESC_MODE_8197F) +#define BITS_MGQ_DESC_MODE_8197F \ + (BIT_MASK_MGQ_DESC_MODE_8197F << BIT_SHIFT_MGQ_DESC_MODE_8197F) +#define BIT_CLEAR_MGQ_DESC_MODE_8197F(x) ((x) & (~BITS_MGQ_DESC_MODE_8197F)) +#define BIT_GET_MGQ_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_MODE_8197F) & BIT_MASK_MGQ_DESC_MODE_8197F) +#define BIT_SET_MGQ_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_MGQ_DESC_MODE_8197F(x) | BIT_MGQ_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_MGQ_DESC_NUM_8197F 0 +#define BIT_MASK_MGQ_DESC_NUM_8197F 0xfff +#define BIT_MGQ_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_MGQ_DESC_NUM_8197F) << BIT_SHIFT_MGQ_DESC_NUM_8197F) +#define BITS_MGQ_DESC_NUM_8197F \ + (BIT_MASK_MGQ_DESC_NUM_8197F << BIT_SHIFT_MGQ_DESC_NUM_8197F) +#define BIT_CLEAR_MGQ_DESC_NUM_8197F(x) ((x) & (~BITS_MGQ_DESC_NUM_8197F)) +#define BIT_GET_MGQ_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_NUM_8197F) & BIT_MASK_MGQ_DESC_NUM_8197F) +#define BIT_SET_MGQ_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_MGQ_DESC_NUM_8197F(x) | BIT_MGQ_DESC_NUM_8197F(v)) + +/* 2 REG_RX_RXBD_NUM_8197F */ +#define BIT_SYS_32_64_8197F BIT(15) + +#define BIT_SHIFT_BCNQ_DESC_MODE_8197F 13 +#define BIT_MASK_BCNQ_DESC_MODE_8197F 0x3 +#define BIT_BCNQ_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_BCNQ_DESC_MODE_8197F) \ + << BIT_SHIFT_BCNQ_DESC_MODE_8197F) +#define BITS_BCNQ_DESC_MODE_8197F \ + (BIT_MASK_BCNQ_DESC_MODE_8197F << BIT_SHIFT_BCNQ_DESC_MODE_8197F) +#define BIT_CLEAR_BCNQ_DESC_MODE_8197F(x) ((x) & (~BITS_BCNQ_DESC_MODE_8197F)) +#define BIT_GET_BCNQ_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_BCNQ_DESC_MODE_8197F) & \ + BIT_MASK_BCNQ_DESC_MODE_8197F) +#define BIT_SET_BCNQ_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_BCNQ_DESC_MODE_8197F(x) | BIT_BCNQ_DESC_MODE_8197F(v)) + +#define BIT_HCI_BCNQ_FLAG_8197F BIT(12) + +#define BIT_SHIFT_RXQ_DESC_NUM_8197F 0 +#define BIT_MASK_RXQ_DESC_NUM_8197F 0xfff +#define BIT_RXQ_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_RXQ_DESC_NUM_8197F) << BIT_SHIFT_RXQ_DESC_NUM_8197F) +#define BITS_RXQ_DESC_NUM_8197F \ + (BIT_MASK_RXQ_DESC_NUM_8197F << BIT_SHIFT_RXQ_DESC_NUM_8197F) +#define BIT_CLEAR_RXQ_DESC_NUM_8197F(x) ((x) & (~BITS_RXQ_DESC_NUM_8197F)) +#define BIT_GET_RXQ_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_RXQ_DESC_NUM_8197F) & BIT_MASK_RXQ_DESC_NUM_8197F) +#define BIT_SET_RXQ_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_RXQ_DESC_NUM_8197F(x) | BIT_RXQ_DESC_NUM_8197F(v)) + +/* 2 REG_VOQ_TXBD_NUM_8197F */ +#define BIT_HCI_VOQ_FLAG_8197F BIT(14) + +#define BIT_SHIFT_VOQ_DESC_MODE_8197F 12 +#define BIT_MASK_VOQ_DESC_MODE_8197F 0x3 +#define BIT_VOQ_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_VOQ_DESC_MODE_8197F) << BIT_SHIFT_VOQ_DESC_MODE_8197F) +#define BITS_VOQ_DESC_MODE_8197F \ + (BIT_MASK_VOQ_DESC_MODE_8197F << BIT_SHIFT_VOQ_DESC_MODE_8197F) +#define BIT_CLEAR_VOQ_DESC_MODE_8197F(x) ((x) & (~BITS_VOQ_DESC_MODE_8197F)) +#define BIT_GET_VOQ_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_MODE_8197F) & BIT_MASK_VOQ_DESC_MODE_8197F) +#define BIT_SET_VOQ_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_VOQ_DESC_MODE_8197F(x) | BIT_VOQ_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_VOQ_DESC_NUM_8197F 0 +#define BIT_MASK_VOQ_DESC_NUM_8197F 0xfff +#define BIT_VOQ_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_VOQ_DESC_NUM_8197F) << BIT_SHIFT_VOQ_DESC_NUM_8197F) +#define BITS_VOQ_DESC_NUM_8197F \ + (BIT_MASK_VOQ_DESC_NUM_8197F << BIT_SHIFT_VOQ_DESC_NUM_8197F) +#define BIT_CLEAR_VOQ_DESC_NUM_8197F(x) ((x) & (~BITS_VOQ_DESC_NUM_8197F)) +#define BIT_GET_VOQ_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_NUM_8197F) & BIT_MASK_VOQ_DESC_NUM_8197F) +#define BIT_SET_VOQ_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_VOQ_DESC_NUM_8197F(x) | BIT_VOQ_DESC_NUM_8197F(v)) + +/* 2 REG_VIQ_TXBD_NUM_8197F */ +#define BIT_HCI_VIQ_FLAG_8197F BIT(14) + +#define BIT_SHIFT_VIQ_DESC_MODE_8197F 12 +#define BIT_MASK_VIQ_DESC_MODE_8197F 0x3 +#define BIT_VIQ_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_VIQ_DESC_MODE_8197F) << BIT_SHIFT_VIQ_DESC_MODE_8197F) +#define BITS_VIQ_DESC_MODE_8197F \ + (BIT_MASK_VIQ_DESC_MODE_8197F << BIT_SHIFT_VIQ_DESC_MODE_8197F) +#define BIT_CLEAR_VIQ_DESC_MODE_8197F(x) ((x) & (~BITS_VIQ_DESC_MODE_8197F)) +#define BIT_GET_VIQ_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_MODE_8197F) & BIT_MASK_VIQ_DESC_MODE_8197F) +#define BIT_SET_VIQ_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_VIQ_DESC_MODE_8197F(x) | BIT_VIQ_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_VIQ_DESC_NUM_8197F 0 +#define BIT_MASK_VIQ_DESC_NUM_8197F 0xfff +#define BIT_VIQ_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_VIQ_DESC_NUM_8197F) << BIT_SHIFT_VIQ_DESC_NUM_8197F) +#define BITS_VIQ_DESC_NUM_8197F \ + (BIT_MASK_VIQ_DESC_NUM_8197F << BIT_SHIFT_VIQ_DESC_NUM_8197F) +#define BIT_CLEAR_VIQ_DESC_NUM_8197F(x) ((x) & (~BITS_VIQ_DESC_NUM_8197F)) +#define BIT_GET_VIQ_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_NUM_8197F) & BIT_MASK_VIQ_DESC_NUM_8197F) +#define BIT_SET_VIQ_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_VIQ_DESC_NUM_8197F(x) | BIT_VIQ_DESC_NUM_8197F(v)) + +/* 2 REG_BEQ_TXBD_NUM_8197F */ +#define BIT_HCI_BEQ_FLAG_8197F BIT(14) + +#define BIT_SHIFT_BEQ_DESC_MODE_8197F 12 +#define BIT_MASK_BEQ_DESC_MODE_8197F 0x3 +#define BIT_BEQ_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_BEQ_DESC_MODE_8197F) << BIT_SHIFT_BEQ_DESC_MODE_8197F) +#define BITS_BEQ_DESC_MODE_8197F \ + (BIT_MASK_BEQ_DESC_MODE_8197F << BIT_SHIFT_BEQ_DESC_MODE_8197F) +#define BIT_CLEAR_BEQ_DESC_MODE_8197F(x) ((x) & (~BITS_BEQ_DESC_MODE_8197F)) +#define BIT_GET_BEQ_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_MODE_8197F) & BIT_MASK_BEQ_DESC_MODE_8197F) +#define BIT_SET_BEQ_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_BEQ_DESC_MODE_8197F(x) | BIT_BEQ_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_BEQ_DESC_NUM_8197F 0 +#define BIT_MASK_BEQ_DESC_NUM_8197F 0xfff +#define BIT_BEQ_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_BEQ_DESC_NUM_8197F) << BIT_SHIFT_BEQ_DESC_NUM_8197F) +#define BITS_BEQ_DESC_NUM_8197F \ + (BIT_MASK_BEQ_DESC_NUM_8197F << BIT_SHIFT_BEQ_DESC_NUM_8197F) +#define BIT_CLEAR_BEQ_DESC_NUM_8197F(x) ((x) & (~BITS_BEQ_DESC_NUM_8197F)) +#define BIT_GET_BEQ_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_NUM_8197F) & BIT_MASK_BEQ_DESC_NUM_8197F) +#define BIT_SET_BEQ_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_BEQ_DESC_NUM_8197F(x) | BIT_BEQ_DESC_NUM_8197F(v)) + +/* 2 REG_BKQ_TXBD_NUM_8197F */ +#define BIT_HCI_BKQ_FLAG_8197F BIT(14) + +#define BIT_SHIFT_BKQ_DESC_MODE_8197F 12 +#define BIT_MASK_BKQ_DESC_MODE_8197F 0x3 +#define BIT_BKQ_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_BKQ_DESC_MODE_8197F) << BIT_SHIFT_BKQ_DESC_MODE_8197F) +#define BITS_BKQ_DESC_MODE_8197F \ + (BIT_MASK_BKQ_DESC_MODE_8197F << BIT_SHIFT_BKQ_DESC_MODE_8197F) +#define BIT_CLEAR_BKQ_DESC_MODE_8197F(x) ((x) & (~BITS_BKQ_DESC_MODE_8197F)) +#define BIT_GET_BKQ_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_MODE_8197F) & BIT_MASK_BKQ_DESC_MODE_8197F) +#define BIT_SET_BKQ_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_BKQ_DESC_MODE_8197F(x) | BIT_BKQ_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_BKQ_DESC_NUM_8197F 0 +#define BIT_MASK_BKQ_DESC_NUM_8197F 0xfff +#define BIT_BKQ_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_BKQ_DESC_NUM_8197F) << BIT_SHIFT_BKQ_DESC_NUM_8197F) +#define BITS_BKQ_DESC_NUM_8197F \ + (BIT_MASK_BKQ_DESC_NUM_8197F << BIT_SHIFT_BKQ_DESC_NUM_8197F) +#define BIT_CLEAR_BKQ_DESC_NUM_8197F(x) ((x) & (~BITS_BKQ_DESC_NUM_8197F)) +#define BIT_GET_BKQ_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_NUM_8197F) & BIT_MASK_BKQ_DESC_NUM_8197F) +#define BIT_SET_BKQ_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_BKQ_DESC_NUM_8197F(x) | BIT_BKQ_DESC_NUM_8197F(v)) + +/* 2 REG_HI0Q_TXBD_NUM_8197F */ +#define BIT_HI0Q_FLAG_8197F BIT(14) + +#define BIT_SHIFT_HI0Q_DESC_MODE_8197F 12 +#define BIT_MASK_HI0Q_DESC_MODE_8197F 0x3 +#define BIT_HI0Q_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_HI0Q_DESC_MODE_8197F) \ + << BIT_SHIFT_HI0Q_DESC_MODE_8197F) +#define BITS_HI0Q_DESC_MODE_8197F \ + (BIT_MASK_HI0Q_DESC_MODE_8197F << BIT_SHIFT_HI0Q_DESC_MODE_8197F) +#define BIT_CLEAR_HI0Q_DESC_MODE_8197F(x) ((x) & (~BITS_HI0Q_DESC_MODE_8197F)) +#define BIT_GET_HI0Q_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_MODE_8197F) & \ + BIT_MASK_HI0Q_DESC_MODE_8197F) +#define BIT_SET_HI0Q_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_HI0Q_DESC_MODE_8197F(x) | BIT_HI0Q_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_HI0Q_DESC_NUM_8197F 0 +#define BIT_MASK_HI0Q_DESC_NUM_8197F 0xfff +#define BIT_HI0Q_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_HI0Q_DESC_NUM_8197F) << BIT_SHIFT_HI0Q_DESC_NUM_8197F) +#define BITS_HI0Q_DESC_NUM_8197F \ + (BIT_MASK_HI0Q_DESC_NUM_8197F << BIT_SHIFT_HI0Q_DESC_NUM_8197F) +#define BIT_CLEAR_HI0Q_DESC_NUM_8197F(x) ((x) & (~BITS_HI0Q_DESC_NUM_8197F)) +#define BIT_GET_HI0Q_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_NUM_8197F) & BIT_MASK_HI0Q_DESC_NUM_8197F) +#define BIT_SET_HI0Q_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_HI0Q_DESC_NUM_8197F(x) | BIT_HI0Q_DESC_NUM_8197F(v)) + +/* 2 REG_HI1Q_TXBD_NUM_8197F */ +#define BIT_HI1Q_FLAG_8197F BIT(14) + +#define BIT_SHIFT_HI1Q_DESC_MODE_8197F 12 +#define BIT_MASK_HI1Q_DESC_MODE_8197F 0x3 +#define BIT_HI1Q_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_HI1Q_DESC_MODE_8197F) \ + << BIT_SHIFT_HI1Q_DESC_MODE_8197F) +#define BITS_HI1Q_DESC_MODE_8197F \ + (BIT_MASK_HI1Q_DESC_MODE_8197F << BIT_SHIFT_HI1Q_DESC_MODE_8197F) +#define BIT_CLEAR_HI1Q_DESC_MODE_8197F(x) ((x) & (~BITS_HI1Q_DESC_MODE_8197F)) +#define BIT_GET_HI1Q_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_MODE_8197F) & \ + BIT_MASK_HI1Q_DESC_MODE_8197F) +#define BIT_SET_HI1Q_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_HI1Q_DESC_MODE_8197F(x) | BIT_HI1Q_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_HI1Q_DESC_NUM_8197F 0 +#define BIT_MASK_HI1Q_DESC_NUM_8197F 0xfff +#define BIT_HI1Q_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_HI1Q_DESC_NUM_8197F) << BIT_SHIFT_HI1Q_DESC_NUM_8197F) +#define BITS_HI1Q_DESC_NUM_8197F \ + (BIT_MASK_HI1Q_DESC_NUM_8197F << BIT_SHIFT_HI1Q_DESC_NUM_8197F) +#define BIT_CLEAR_HI1Q_DESC_NUM_8197F(x) ((x) & (~BITS_HI1Q_DESC_NUM_8197F)) +#define BIT_GET_HI1Q_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_NUM_8197F) & BIT_MASK_HI1Q_DESC_NUM_8197F) +#define BIT_SET_HI1Q_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_HI1Q_DESC_NUM_8197F(x) | BIT_HI1Q_DESC_NUM_8197F(v)) + +/* 2 REG_HI2Q_TXBD_NUM_8197F */ +#define BIT_HI2Q_FLAG_8197F BIT(14) + +#define BIT_SHIFT_HI2Q_DESC_MODE_8197F 12 +#define BIT_MASK_HI2Q_DESC_MODE_8197F 0x3 +#define BIT_HI2Q_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_HI2Q_DESC_MODE_8197F) \ + << BIT_SHIFT_HI2Q_DESC_MODE_8197F) +#define BITS_HI2Q_DESC_MODE_8197F \ + (BIT_MASK_HI2Q_DESC_MODE_8197F << BIT_SHIFT_HI2Q_DESC_MODE_8197F) +#define BIT_CLEAR_HI2Q_DESC_MODE_8197F(x) ((x) & (~BITS_HI2Q_DESC_MODE_8197F)) +#define BIT_GET_HI2Q_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_MODE_8197F) & \ + BIT_MASK_HI2Q_DESC_MODE_8197F) +#define BIT_SET_HI2Q_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_HI2Q_DESC_MODE_8197F(x) | BIT_HI2Q_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_HI2Q_DESC_NUM_8197F 0 +#define BIT_MASK_HI2Q_DESC_NUM_8197F 0xfff +#define BIT_HI2Q_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_HI2Q_DESC_NUM_8197F) << BIT_SHIFT_HI2Q_DESC_NUM_8197F) +#define BITS_HI2Q_DESC_NUM_8197F \ + (BIT_MASK_HI2Q_DESC_NUM_8197F << BIT_SHIFT_HI2Q_DESC_NUM_8197F) +#define BIT_CLEAR_HI2Q_DESC_NUM_8197F(x) ((x) & (~BITS_HI2Q_DESC_NUM_8197F)) +#define BIT_GET_HI2Q_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_NUM_8197F) & BIT_MASK_HI2Q_DESC_NUM_8197F) +#define BIT_SET_HI2Q_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_HI2Q_DESC_NUM_8197F(x) | BIT_HI2Q_DESC_NUM_8197F(v)) + +/* 2 REG_HI3Q_TXBD_NUM_8197F */ +#define BIT_HI3Q_FLAG_8197F BIT(14) + +#define BIT_SHIFT_HI3Q_DESC_MODE_8197F 12 +#define BIT_MASK_HI3Q_DESC_MODE_8197F 0x3 +#define BIT_HI3Q_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_HI3Q_DESC_MODE_8197F) \ + << BIT_SHIFT_HI3Q_DESC_MODE_8197F) +#define BITS_HI3Q_DESC_MODE_8197F \ + (BIT_MASK_HI3Q_DESC_MODE_8197F << BIT_SHIFT_HI3Q_DESC_MODE_8197F) +#define BIT_CLEAR_HI3Q_DESC_MODE_8197F(x) ((x) & (~BITS_HI3Q_DESC_MODE_8197F)) +#define BIT_GET_HI3Q_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_MODE_8197F) & \ + BIT_MASK_HI3Q_DESC_MODE_8197F) +#define BIT_SET_HI3Q_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_HI3Q_DESC_MODE_8197F(x) | BIT_HI3Q_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_HI3Q_DESC_NUM_8197F 0 +#define BIT_MASK_HI3Q_DESC_NUM_8197F 0xfff +#define BIT_HI3Q_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_HI3Q_DESC_NUM_8197F) << BIT_SHIFT_HI3Q_DESC_NUM_8197F) +#define BITS_HI3Q_DESC_NUM_8197F \ + (BIT_MASK_HI3Q_DESC_NUM_8197F << BIT_SHIFT_HI3Q_DESC_NUM_8197F) +#define BIT_CLEAR_HI3Q_DESC_NUM_8197F(x) ((x) & (~BITS_HI3Q_DESC_NUM_8197F)) +#define BIT_GET_HI3Q_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_NUM_8197F) & BIT_MASK_HI3Q_DESC_NUM_8197F) +#define BIT_SET_HI3Q_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_HI3Q_DESC_NUM_8197F(x) | BIT_HI3Q_DESC_NUM_8197F(v)) + +/* 2 REG_HI4Q_TXBD_NUM_8197F */ +#define BIT_HI4Q_FLAG_8197F BIT(14) + +#define BIT_SHIFT_HI4Q_DESC_MODE_8197F 12 +#define BIT_MASK_HI4Q_DESC_MODE_8197F 0x3 +#define BIT_HI4Q_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_HI4Q_DESC_MODE_8197F) \ + << BIT_SHIFT_HI4Q_DESC_MODE_8197F) +#define BITS_HI4Q_DESC_MODE_8197F \ + (BIT_MASK_HI4Q_DESC_MODE_8197F << BIT_SHIFT_HI4Q_DESC_MODE_8197F) +#define BIT_CLEAR_HI4Q_DESC_MODE_8197F(x) ((x) & (~BITS_HI4Q_DESC_MODE_8197F)) +#define BIT_GET_HI4Q_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_MODE_8197F) & \ + BIT_MASK_HI4Q_DESC_MODE_8197F) +#define BIT_SET_HI4Q_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_HI4Q_DESC_MODE_8197F(x) | BIT_HI4Q_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_HI4Q_DESC_NUM_8197F 0 +#define BIT_MASK_HI4Q_DESC_NUM_8197F 0xfff +#define BIT_HI4Q_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_HI4Q_DESC_NUM_8197F) << BIT_SHIFT_HI4Q_DESC_NUM_8197F) +#define BITS_HI4Q_DESC_NUM_8197F \ + (BIT_MASK_HI4Q_DESC_NUM_8197F << BIT_SHIFT_HI4Q_DESC_NUM_8197F) +#define BIT_CLEAR_HI4Q_DESC_NUM_8197F(x) ((x) & (~BITS_HI4Q_DESC_NUM_8197F)) +#define BIT_GET_HI4Q_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_NUM_8197F) & BIT_MASK_HI4Q_DESC_NUM_8197F) +#define BIT_SET_HI4Q_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_HI4Q_DESC_NUM_8197F(x) | BIT_HI4Q_DESC_NUM_8197F(v)) + +/* 2 REG_HI5Q_TXBD_NUM_8197F */ +#define BIT_HI5Q_FLAG_8197F BIT(14) + +#define BIT_SHIFT_HI5Q_DESC_MODE_8197F 12 +#define BIT_MASK_HI5Q_DESC_MODE_8197F 0x3 +#define BIT_HI5Q_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_HI5Q_DESC_MODE_8197F) \ + << BIT_SHIFT_HI5Q_DESC_MODE_8197F) +#define BITS_HI5Q_DESC_MODE_8197F \ + (BIT_MASK_HI5Q_DESC_MODE_8197F << BIT_SHIFT_HI5Q_DESC_MODE_8197F) +#define BIT_CLEAR_HI5Q_DESC_MODE_8197F(x) ((x) & (~BITS_HI5Q_DESC_MODE_8197F)) +#define BIT_GET_HI5Q_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_MODE_8197F) & \ + BIT_MASK_HI5Q_DESC_MODE_8197F) +#define BIT_SET_HI5Q_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_HI5Q_DESC_MODE_8197F(x) | BIT_HI5Q_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_HI5Q_DESC_NUM_8197F 0 +#define BIT_MASK_HI5Q_DESC_NUM_8197F 0xfff +#define BIT_HI5Q_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_HI5Q_DESC_NUM_8197F) << BIT_SHIFT_HI5Q_DESC_NUM_8197F) +#define BITS_HI5Q_DESC_NUM_8197F \ + (BIT_MASK_HI5Q_DESC_NUM_8197F << BIT_SHIFT_HI5Q_DESC_NUM_8197F) +#define BIT_CLEAR_HI5Q_DESC_NUM_8197F(x) ((x) & (~BITS_HI5Q_DESC_NUM_8197F)) +#define BIT_GET_HI5Q_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_NUM_8197F) & BIT_MASK_HI5Q_DESC_NUM_8197F) +#define BIT_SET_HI5Q_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_HI5Q_DESC_NUM_8197F(x) | BIT_HI5Q_DESC_NUM_8197F(v)) + +/* 2 REG_HI6Q_TXBD_NUM_8197F */ +#define BIT_HI6Q_FLAG_8197F BIT(14) + +#define BIT_SHIFT_HI6Q_DESC_MODE_8197F 12 +#define BIT_MASK_HI6Q_DESC_MODE_8197F 0x3 +#define BIT_HI6Q_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_HI6Q_DESC_MODE_8197F) \ + << BIT_SHIFT_HI6Q_DESC_MODE_8197F) +#define BITS_HI6Q_DESC_MODE_8197F \ + (BIT_MASK_HI6Q_DESC_MODE_8197F << BIT_SHIFT_HI6Q_DESC_MODE_8197F) +#define BIT_CLEAR_HI6Q_DESC_MODE_8197F(x) ((x) & (~BITS_HI6Q_DESC_MODE_8197F)) +#define BIT_GET_HI6Q_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_MODE_8197F) & \ + BIT_MASK_HI6Q_DESC_MODE_8197F) +#define BIT_SET_HI6Q_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_HI6Q_DESC_MODE_8197F(x) | BIT_HI6Q_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_HI6Q_DESC_NUM_8197F 0 +#define BIT_MASK_HI6Q_DESC_NUM_8197F 0xfff +#define BIT_HI6Q_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_HI6Q_DESC_NUM_8197F) << BIT_SHIFT_HI6Q_DESC_NUM_8197F) +#define BITS_HI6Q_DESC_NUM_8197F \ + (BIT_MASK_HI6Q_DESC_NUM_8197F << BIT_SHIFT_HI6Q_DESC_NUM_8197F) +#define BIT_CLEAR_HI6Q_DESC_NUM_8197F(x) ((x) & (~BITS_HI6Q_DESC_NUM_8197F)) +#define BIT_GET_HI6Q_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_NUM_8197F) & BIT_MASK_HI6Q_DESC_NUM_8197F) +#define BIT_SET_HI6Q_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_HI6Q_DESC_NUM_8197F(x) | BIT_HI6Q_DESC_NUM_8197F(v)) + +/* 2 REG_HI7Q_TXBD_NUM_8197F */ +#define BIT_HI7Q_FLAG_8197F BIT(14) + +#define BIT_SHIFT_HI7Q_DESC_MODE_8197F 12 +#define BIT_MASK_HI7Q_DESC_MODE_8197F 0x3 +#define BIT_HI7Q_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_HI7Q_DESC_MODE_8197F) \ + << BIT_SHIFT_HI7Q_DESC_MODE_8197F) +#define BITS_HI7Q_DESC_MODE_8197F \ + (BIT_MASK_HI7Q_DESC_MODE_8197F << BIT_SHIFT_HI7Q_DESC_MODE_8197F) +#define BIT_CLEAR_HI7Q_DESC_MODE_8197F(x) ((x) & (~BITS_HI7Q_DESC_MODE_8197F)) +#define BIT_GET_HI7Q_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_MODE_8197F) & \ + BIT_MASK_HI7Q_DESC_MODE_8197F) +#define BIT_SET_HI7Q_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_HI7Q_DESC_MODE_8197F(x) | BIT_HI7Q_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_HI7Q_DESC_NUM_8197F 0 +#define BIT_MASK_HI7Q_DESC_NUM_8197F 0xfff +#define BIT_HI7Q_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_HI7Q_DESC_NUM_8197F) << BIT_SHIFT_HI7Q_DESC_NUM_8197F) +#define BITS_HI7Q_DESC_NUM_8197F \ + (BIT_MASK_HI7Q_DESC_NUM_8197F << BIT_SHIFT_HI7Q_DESC_NUM_8197F) +#define BIT_CLEAR_HI7Q_DESC_NUM_8197F(x) ((x) & (~BITS_HI7Q_DESC_NUM_8197F)) +#define BIT_GET_HI7Q_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_NUM_8197F) & BIT_MASK_HI7Q_DESC_NUM_8197F) +#define BIT_SET_HI7Q_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_HI7Q_DESC_NUM_8197F(x) | BIT_HI7Q_DESC_NUM_8197F(v)) + +/* 2 REG_TSFTIMER_HCI_8197F */ + +#define BIT_SHIFT_TSFT2_HCI_8197F 16 +#define BIT_MASK_TSFT2_HCI_8197F 0xffff +#define BIT_TSFT2_HCI_8197F(x) \ + (((x) & BIT_MASK_TSFT2_HCI_8197F) << BIT_SHIFT_TSFT2_HCI_8197F) +#define BITS_TSFT2_HCI_8197F \ + (BIT_MASK_TSFT2_HCI_8197F << BIT_SHIFT_TSFT2_HCI_8197F) +#define BIT_CLEAR_TSFT2_HCI_8197F(x) ((x) & (~BITS_TSFT2_HCI_8197F)) +#define BIT_GET_TSFT2_HCI_8197F(x) \ + (((x) >> BIT_SHIFT_TSFT2_HCI_8197F) & BIT_MASK_TSFT2_HCI_8197F) +#define BIT_SET_TSFT2_HCI_8197F(x, v) \ + (BIT_CLEAR_TSFT2_HCI_8197F(x) | BIT_TSFT2_HCI_8197F(v)) + +#define BIT_SHIFT_TSFT1_HCI_8197F 0 +#define BIT_MASK_TSFT1_HCI_8197F 0xffff +#define BIT_TSFT1_HCI_8197F(x) \ + (((x) & BIT_MASK_TSFT1_HCI_8197F) << BIT_SHIFT_TSFT1_HCI_8197F) +#define BITS_TSFT1_HCI_8197F \ + (BIT_MASK_TSFT1_HCI_8197F << BIT_SHIFT_TSFT1_HCI_8197F) +#define BIT_CLEAR_TSFT1_HCI_8197F(x) ((x) & (~BITS_TSFT1_HCI_8197F)) +#define BIT_GET_TSFT1_HCI_8197F(x) \ + (((x) >> BIT_SHIFT_TSFT1_HCI_8197F) & BIT_MASK_TSFT1_HCI_8197F) +#define BIT_SET_TSFT1_HCI_8197F(x, v) \ + (BIT_CLEAR_TSFT1_HCI_8197F(x) | BIT_TSFT1_HCI_8197F(v)) + +/* 2 REG_BD_RWPTR_CLR_8197F */ +#define BIT_CLR_HI7Q_HW_IDX_8197F BIT(29) +#define BIT_CLR_HI6Q_HW_IDX_8197F BIT(28) +#define BIT_CLR_HI5Q_HW_IDX_8197F BIT(27) +#define BIT_CLR_HI4Q_HW_IDX_8197F BIT(26) +#define BIT_CLR_HI3Q_HW_IDX_8197F BIT(25) +#define BIT_CLR_HI2Q_HW_IDX_8197F BIT(24) +#define BIT_CLR_HI1Q_HW_IDX_8197F BIT(23) +#define BIT_CLR_HI0Q_HW_IDX_8197F BIT(22) +#define BIT_CLR_BKQ_HW_IDX_8197F BIT(21) +#define BIT_CLR_BEQ_HW_IDX_8197F BIT(20) +#define BIT_CLR_VIQ_HW_IDX_8197F BIT(19) +#define BIT_CLR_VOQ_HW_IDX_8197F BIT(18) +#define BIT_CLR_MGQ_HW_IDX_8197F BIT(17) +#define BIT_CLR_RXQ_HW_IDX_8197F BIT(16) +#define BIT_CLR_HI7Q_HOST_IDX_8197F BIT(13) +#define BIT_CLR_HI6Q_HOST_IDX_8197F BIT(12) +#define BIT_CLR_HI5Q_HOST_IDX_8197F BIT(11) +#define BIT_CLR_HI4Q_HOST_IDX_8197F BIT(10) +#define BIT_CLR_HI3Q_HOST_IDX_8197F BIT(9) +#define BIT_CLR_HI2Q_HOST_IDX_8197F BIT(8) +#define BIT_CLR_HI1Q_HOST_IDX_8197F BIT(7) +#define BIT_CLR_HI0Q_HOST_IDX_8197F BIT(6) +#define BIT_CLR_BKQ_HOST_IDX_8197F BIT(5) +#define BIT_CLR_BEQ_HOST_IDX_8197F BIT(4) +#define BIT_CLR_VIQ_HOST_IDX_8197F BIT(3) +#define BIT_CLR_VOQ_HOST_IDX_8197F BIT(2) +#define BIT_CLR_MGQ_HOST_IDX_8197F BIT(1) +#define BIT_CLR_RXQ_HOST_IDX_8197F BIT(0) + +/* 2 REG_VOQ_TXBD_IDX_8197F */ + +#define BIT_SHIFT_VOQ_HW_IDX_8197F 16 +#define BIT_MASK_VOQ_HW_IDX_8197F 0xfff +#define BIT_VOQ_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_VOQ_HW_IDX_8197F) << BIT_SHIFT_VOQ_HW_IDX_8197F) +#define BITS_VOQ_HW_IDX_8197F \ + (BIT_MASK_VOQ_HW_IDX_8197F << BIT_SHIFT_VOQ_HW_IDX_8197F) +#define BIT_CLEAR_VOQ_HW_IDX_8197F(x) ((x) & (~BITS_VOQ_HW_IDX_8197F)) +#define BIT_GET_VOQ_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_VOQ_HW_IDX_8197F) & BIT_MASK_VOQ_HW_IDX_8197F) +#define BIT_SET_VOQ_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_VOQ_HW_IDX_8197F(x) | BIT_VOQ_HW_IDX_8197F(v)) + +#define BIT_SHIFT_VOQ_HOST_IDX_8197F 0 +#define BIT_MASK_VOQ_HOST_IDX_8197F 0xfff +#define BIT_VOQ_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_VOQ_HOST_IDX_8197F) << BIT_SHIFT_VOQ_HOST_IDX_8197F) +#define BITS_VOQ_HOST_IDX_8197F \ + (BIT_MASK_VOQ_HOST_IDX_8197F << BIT_SHIFT_VOQ_HOST_IDX_8197F) +#define BIT_CLEAR_VOQ_HOST_IDX_8197F(x) ((x) & (~BITS_VOQ_HOST_IDX_8197F)) +#define BIT_GET_VOQ_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_VOQ_HOST_IDX_8197F) & BIT_MASK_VOQ_HOST_IDX_8197F) +#define BIT_SET_VOQ_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_VOQ_HOST_IDX_8197F(x) | BIT_VOQ_HOST_IDX_8197F(v)) + +/* 2 REG_VIQ_TXBD_IDX_8197F */ + +#define BIT_SHIFT_VIQ_HW_IDX_8197F 16 +#define BIT_MASK_VIQ_HW_IDX_8197F 0xfff +#define BIT_VIQ_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_VIQ_HW_IDX_8197F) << BIT_SHIFT_VIQ_HW_IDX_8197F) +#define BITS_VIQ_HW_IDX_8197F \ + (BIT_MASK_VIQ_HW_IDX_8197F << BIT_SHIFT_VIQ_HW_IDX_8197F) +#define BIT_CLEAR_VIQ_HW_IDX_8197F(x) ((x) & (~BITS_VIQ_HW_IDX_8197F)) +#define BIT_GET_VIQ_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_VIQ_HW_IDX_8197F) & BIT_MASK_VIQ_HW_IDX_8197F) +#define BIT_SET_VIQ_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_VIQ_HW_IDX_8197F(x) | BIT_VIQ_HW_IDX_8197F(v)) + +#define BIT_SHIFT_VIQ_HOST_IDX_8197F 0 +#define BIT_MASK_VIQ_HOST_IDX_8197F 0xfff +#define BIT_VIQ_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_VIQ_HOST_IDX_8197F) << BIT_SHIFT_VIQ_HOST_IDX_8197F) +#define BITS_VIQ_HOST_IDX_8197F \ + (BIT_MASK_VIQ_HOST_IDX_8197F << BIT_SHIFT_VIQ_HOST_IDX_8197F) +#define BIT_CLEAR_VIQ_HOST_IDX_8197F(x) ((x) & (~BITS_VIQ_HOST_IDX_8197F)) +#define BIT_GET_VIQ_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_VIQ_HOST_IDX_8197F) & BIT_MASK_VIQ_HOST_IDX_8197F) +#define BIT_SET_VIQ_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_VIQ_HOST_IDX_8197F(x) | BIT_VIQ_HOST_IDX_8197F(v)) + +/* 2 REG_BEQ_TXBD_IDX_8197F */ + +#define BIT_SHIFT_BEQ_HW_IDX_8197F 16 +#define BIT_MASK_BEQ_HW_IDX_8197F 0xfff +#define BIT_BEQ_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_BEQ_HW_IDX_8197F) << BIT_SHIFT_BEQ_HW_IDX_8197F) +#define BITS_BEQ_HW_IDX_8197F \ + (BIT_MASK_BEQ_HW_IDX_8197F << BIT_SHIFT_BEQ_HW_IDX_8197F) +#define BIT_CLEAR_BEQ_HW_IDX_8197F(x) ((x) & (~BITS_BEQ_HW_IDX_8197F)) +#define BIT_GET_BEQ_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_BEQ_HW_IDX_8197F) & BIT_MASK_BEQ_HW_IDX_8197F) +#define BIT_SET_BEQ_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_BEQ_HW_IDX_8197F(x) | BIT_BEQ_HW_IDX_8197F(v)) + +#define BIT_SHIFT_BEQ_HOST_IDX_8197F 0 +#define BIT_MASK_BEQ_HOST_IDX_8197F 0xfff +#define BIT_BEQ_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_BEQ_HOST_IDX_8197F) << BIT_SHIFT_BEQ_HOST_IDX_8197F) +#define BITS_BEQ_HOST_IDX_8197F \ + (BIT_MASK_BEQ_HOST_IDX_8197F << BIT_SHIFT_BEQ_HOST_IDX_8197F) +#define BIT_CLEAR_BEQ_HOST_IDX_8197F(x) ((x) & (~BITS_BEQ_HOST_IDX_8197F)) +#define BIT_GET_BEQ_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_BEQ_HOST_IDX_8197F) & BIT_MASK_BEQ_HOST_IDX_8197F) +#define BIT_SET_BEQ_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_BEQ_HOST_IDX_8197F(x) | BIT_BEQ_HOST_IDX_8197F(v)) + +/* 2 REG_BKQ_TXBD_IDX_8197F */ + +#define BIT_SHIFT_BKQ_HW_IDX_8197F 16 +#define BIT_MASK_BKQ_HW_IDX_8197F 0xfff +#define BIT_BKQ_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_BKQ_HW_IDX_8197F) << BIT_SHIFT_BKQ_HW_IDX_8197F) +#define BITS_BKQ_HW_IDX_8197F \ + (BIT_MASK_BKQ_HW_IDX_8197F << BIT_SHIFT_BKQ_HW_IDX_8197F) +#define BIT_CLEAR_BKQ_HW_IDX_8197F(x) ((x) & (~BITS_BKQ_HW_IDX_8197F)) +#define BIT_GET_BKQ_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_BKQ_HW_IDX_8197F) & BIT_MASK_BKQ_HW_IDX_8197F) +#define BIT_SET_BKQ_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_BKQ_HW_IDX_8197F(x) | BIT_BKQ_HW_IDX_8197F(v)) + +#define BIT_SHIFT_BKQ_HOST_IDX_8197F 0 +#define BIT_MASK_BKQ_HOST_IDX_8197F 0xfff +#define BIT_BKQ_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_BKQ_HOST_IDX_8197F) << BIT_SHIFT_BKQ_HOST_IDX_8197F) +#define BITS_BKQ_HOST_IDX_8197F \ + (BIT_MASK_BKQ_HOST_IDX_8197F << BIT_SHIFT_BKQ_HOST_IDX_8197F) +#define BIT_CLEAR_BKQ_HOST_IDX_8197F(x) ((x) & (~BITS_BKQ_HOST_IDX_8197F)) +#define BIT_GET_BKQ_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_BKQ_HOST_IDX_8197F) & BIT_MASK_BKQ_HOST_IDX_8197F) +#define BIT_SET_BKQ_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_BKQ_HOST_IDX_8197F(x) | BIT_BKQ_HOST_IDX_8197F(v)) + +/* 2 REG_MGQ_TXBD_IDX_8197F */ + +#define BIT_SHIFT_MGQ_HW_IDX_8197F 16 +#define BIT_MASK_MGQ_HW_IDX_8197F 0xfff +#define BIT_MGQ_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_MGQ_HW_IDX_8197F) << BIT_SHIFT_MGQ_HW_IDX_8197F) +#define BITS_MGQ_HW_IDX_8197F \ + (BIT_MASK_MGQ_HW_IDX_8197F << BIT_SHIFT_MGQ_HW_IDX_8197F) +#define BIT_CLEAR_MGQ_HW_IDX_8197F(x) ((x) & (~BITS_MGQ_HW_IDX_8197F)) +#define BIT_GET_MGQ_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_MGQ_HW_IDX_8197F) & BIT_MASK_MGQ_HW_IDX_8197F) +#define BIT_SET_MGQ_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_MGQ_HW_IDX_8197F(x) | BIT_MGQ_HW_IDX_8197F(v)) + +#define BIT_SHIFT_MGQ_HOST_IDX_8197F 0 +#define BIT_MASK_MGQ_HOST_IDX_8197F 0xfff +#define BIT_MGQ_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_MGQ_HOST_IDX_8197F) << BIT_SHIFT_MGQ_HOST_IDX_8197F) +#define BITS_MGQ_HOST_IDX_8197F \ + (BIT_MASK_MGQ_HOST_IDX_8197F << BIT_SHIFT_MGQ_HOST_IDX_8197F) +#define BIT_CLEAR_MGQ_HOST_IDX_8197F(x) ((x) & (~BITS_MGQ_HOST_IDX_8197F)) +#define BIT_GET_MGQ_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_MGQ_HOST_IDX_8197F) & BIT_MASK_MGQ_HOST_IDX_8197F) +#define BIT_SET_MGQ_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_MGQ_HOST_IDX_8197F(x) | BIT_MGQ_HOST_IDX_8197F(v)) + +/* 2 REG_RXQ_RXBD_IDX_8197F */ + +#define BIT_SHIFT_RXQ_HW_IDX_8197F 16 +#define BIT_MASK_RXQ_HW_IDX_8197F 0xfff +#define BIT_RXQ_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_RXQ_HW_IDX_8197F) << BIT_SHIFT_RXQ_HW_IDX_8197F) +#define BITS_RXQ_HW_IDX_8197F \ + (BIT_MASK_RXQ_HW_IDX_8197F << BIT_SHIFT_RXQ_HW_IDX_8197F) +#define BIT_CLEAR_RXQ_HW_IDX_8197F(x) ((x) & (~BITS_RXQ_HW_IDX_8197F)) +#define BIT_GET_RXQ_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RXQ_HW_IDX_8197F) & BIT_MASK_RXQ_HW_IDX_8197F) +#define BIT_SET_RXQ_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_RXQ_HW_IDX_8197F(x) | BIT_RXQ_HW_IDX_8197F(v)) + +#define BIT_SHIFT_RXQ_HOST_IDX_8197F 0 +#define BIT_MASK_RXQ_HOST_IDX_8197F 0xfff +#define BIT_RXQ_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_RXQ_HOST_IDX_8197F) << BIT_SHIFT_RXQ_HOST_IDX_8197F) +#define BITS_RXQ_HOST_IDX_8197F \ + (BIT_MASK_RXQ_HOST_IDX_8197F << BIT_SHIFT_RXQ_HOST_IDX_8197F) +#define BIT_CLEAR_RXQ_HOST_IDX_8197F(x) ((x) & (~BITS_RXQ_HOST_IDX_8197F)) +#define BIT_GET_RXQ_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RXQ_HOST_IDX_8197F) & BIT_MASK_RXQ_HOST_IDX_8197F) +#define BIT_SET_RXQ_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_RXQ_HOST_IDX_8197F(x) | BIT_RXQ_HOST_IDX_8197F(v)) + +/* 2 REG_HI0Q_TXBD_IDX_8197F */ + +#define BIT_SHIFT_HI0Q_HW_IDX_8197F 16 +#define BIT_MASK_HI0Q_HW_IDX_8197F 0xfff +#define BIT_HI0Q_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_HI0Q_HW_IDX_8197F) << BIT_SHIFT_HI0Q_HW_IDX_8197F) +#define BITS_HI0Q_HW_IDX_8197F \ + (BIT_MASK_HI0Q_HW_IDX_8197F << BIT_SHIFT_HI0Q_HW_IDX_8197F) +#define BIT_CLEAR_HI0Q_HW_IDX_8197F(x) ((x) & (~BITS_HI0Q_HW_IDX_8197F)) +#define BIT_GET_HI0Q_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI0Q_HW_IDX_8197F) & BIT_MASK_HI0Q_HW_IDX_8197F) +#define BIT_SET_HI0Q_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_HI0Q_HW_IDX_8197F(x) | BIT_HI0Q_HW_IDX_8197F(v)) + +#define BIT_SHIFT_HI0Q_HOST_IDX_8197F 0 +#define BIT_MASK_HI0Q_HOST_IDX_8197F 0xfff +#define BIT_HI0Q_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_HI0Q_HOST_IDX_8197F) << BIT_SHIFT_HI0Q_HOST_IDX_8197F) +#define BITS_HI0Q_HOST_IDX_8197F \ + (BIT_MASK_HI0Q_HOST_IDX_8197F << BIT_SHIFT_HI0Q_HOST_IDX_8197F) +#define BIT_CLEAR_HI0Q_HOST_IDX_8197F(x) ((x) & (~BITS_HI0Q_HOST_IDX_8197F)) +#define BIT_GET_HI0Q_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI0Q_HOST_IDX_8197F) & BIT_MASK_HI0Q_HOST_IDX_8197F) +#define BIT_SET_HI0Q_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_HI0Q_HOST_IDX_8197F(x) | BIT_HI0Q_HOST_IDX_8197F(v)) + +/* 2 REG_HI1Q_TXBD_IDX_8197F */ + +#define BIT_SHIFT_HI1Q_HW_IDX_8197F 16 +#define BIT_MASK_HI1Q_HW_IDX_8197F 0xfff +#define BIT_HI1Q_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_HI1Q_HW_IDX_8197F) << BIT_SHIFT_HI1Q_HW_IDX_8197F) +#define BITS_HI1Q_HW_IDX_8197F \ + (BIT_MASK_HI1Q_HW_IDX_8197F << BIT_SHIFT_HI1Q_HW_IDX_8197F) +#define BIT_CLEAR_HI1Q_HW_IDX_8197F(x) ((x) & (~BITS_HI1Q_HW_IDX_8197F)) +#define BIT_GET_HI1Q_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI1Q_HW_IDX_8197F) & BIT_MASK_HI1Q_HW_IDX_8197F) +#define BIT_SET_HI1Q_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_HI1Q_HW_IDX_8197F(x) | BIT_HI1Q_HW_IDX_8197F(v)) + +#define BIT_SHIFT_HI1Q_HOST_IDX_8197F 0 +#define BIT_MASK_HI1Q_HOST_IDX_8197F 0xfff +#define BIT_HI1Q_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_HI1Q_HOST_IDX_8197F) << BIT_SHIFT_HI1Q_HOST_IDX_8197F) +#define BITS_HI1Q_HOST_IDX_8197F \ + (BIT_MASK_HI1Q_HOST_IDX_8197F << BIT_SHIFT_HI1Q_HOST_IDX_8197F) +#define BIT_CLEAR_HI1Q_HOST_IDX_8197F(x) ((x) & (~BITS_HI1Q_HOST_IDX_8197F)) +#define BIT_GET_HI1Q_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI1Q_HOST_IDX_8197F) & BIT_MASK_HI1Q_HOST_IDX_8197F) +#define BIT_SET_HI1Q_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_HI1Q_HOST_IDX_8197F(x) | BIT_HI1Q_HOST_IDX_8197F(v)) + +/* 2 REG_HI2Q_TXBD_IDX_8197F */ + +#define BIT_SHIFT_HI2Q_HW_IDX_8197F 16 +#define BIT_MASK_HI2Q_HW_IDX_8197F 0xfff +#define BIT_HI2Q_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_HI2Q_HW_IDX_8197F) << BIT_SHIFT_HI2Q_HW_IDX_8197F) +#define BITS_HI2Q_HW_IDX_8197F \ + (BIT_MASK_HI2Q_HW_IDX_8197F << BIT_SHIFT_HI2Q_HW_IDX_8197F) +#define BIT_CLEAR_HI2Q_HW_IDX_8197F(x) ((x) & (~BITS_HI2Q_HW_IDX_8197F)) +#define BIT_GET_HI2Q_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI2Q_HW_IDX_8197F) & BIT_MASK_HI2Q_HW_IDX_8197F) +#define BIT_SET_HI2Q_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_HI2Q_HW_IDX_8197F(x) | BIT_HI2Q_HW_IDX_8197F(v)) + +#define BIT_SHIFT_HI2Q_HOST_IDX_8197F 0 +#define BIT_MASK_HI2Q_HOST_IDX_8197F 0xfff +#define BIT_HI2Q_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_HI2Q_HOST_IDX_8197F) << BIT_SHIFT_HI2Q_HOST_IDX_8197F) +#define BITS_HI2Q_HOST_IDX_8197F \ + (BIT_MASK_HI2Q_HOST_IDX_8197F << BIT_SHIFT_HI2Q_HOST_IDX_8197F) +#define BIT_CLEAR_HI2Q_HOST_IDX_8197F(x) ((x) & (~BITS_HI2Q_HOST_IDX_8197F)) +#define BIT_GET_HI2Q_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI2Q_HOST_IDX_8197F) & BIT_MASK_HI2Q_HOST_IDX_8197F) +#define BIT_SET_HI2Q_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_HI2Q_HOST_IDX_8197F(x) | BIT_HI2Q_HOST_IDX_8197F(v)) + +/* 2 REG_HI3Q_TXBD_IDX_8197F */ + +#define BIT_SHIFT_HI3Q_HW_IDX_8197F 16 +#define BIT_MASK_HI3Q_HW_IDX_8197F 0xfff +#define BIT_HI3Q_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_HI3Q_HW_IDX_8197F) << BIT_SHIFT_HI3Q_HW_IDX_8197F) +#define BITS_HI3Q_HW_IDX_8197F \ + (BIT_MASK_HI3Q_HW_IDX_8197F << BIT_SHIFT_HI3Q_HW_IDX_8197F) +#define BIT_CLEAR_HI3Q_HW_IDX_8197F(x) ((x) & (~BITS_HI3Q_HW_IDX_8197F)) +#define BIT_GET_HI3Q_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI3Q_HW_IDX_8197F) & BIT_MASK_HI3Q_HW_IDX_8197F) +#define BIT_SET_HI3Q_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_HI3Q_HW_IDX_8197F(x) | BIT_HI3Q_HW_IDX_8197F(v)) + +#define BIT_SHIFT_HI3Q_HOST_IDX_8197F 0 +#define BIT_MASK_HI3Q_HOST_IDX_8197F 0xfff +#define BIT_HI3Q_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_HI3Q_HOST_IDX_8197F) << BIT_SHIFT_HI3Q_HOST_IDX_8197F) +#define BITS_HI3Q_HOST_IDX_8197F \ + (BIT_MASK_HI3Q_HOST_IDX_8197F << BIT_SHIFT_HI3Q_HOST_IDX_8197F) +#define BIT_CLEAR_HI3Q_HOST_IDX_8197F(x) ((x) & (~BITS_HI3Q_HOST_IDX_8197F)) +#define BIT_GET_HI3Q_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI3Q_HOST_IDX_8197F) & BIT_MASK_HI3Q_HOST_IDX_8197F) +#define BIT_SET_HI3Q_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_HI3Q_HOST_IDX_8197F(x) | BIT_HI3Q_HOST_IDX_8197F(v)) + +/* 2 REG_HI4Q_TXBD_IDX_8197F */ + +#define BIT_SHIFT_HI4Q_HW_IDX_8197F 16 +#define BIT_MASK_HI4Q_HW_IDX_8197F 0xfff +#define BIT_HI4Q_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_HI4Q_HW_IDX_8197F) << BIT_SHIFT_HI4Q_HW_IDX_8197F) +#define BITS_HI4Q_HW_IDX_8197F \ + (BIT_MASK_HI4Q_HW_IDX_8197F << BIT_SHIFT_HI4Q_HW_IDX_8197F) +#define BIT_CLEAR_HI4Q_HW_IDX_8197F(x) ((x) & (~BITS_HI4Q_HW_IDX_8197F)) +#define BIT_GET_HI4Q_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI4Q_HW_IDX_8197F) & BIT_MASK_HI4Q_HW_IDX_8197F) +#define BIT_SET_HI4Q_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_HI4Q_HW_IDX_8197F(x) | BIT_HI4Q_HW_IDX_8197F(v)) + +#define BIT_SHIFT_HI4Q_HOST_IDX_8197F 0 +#define BIT_MASK_HI4Q_HOST_IDX_8197F 0xfff +#define BIT_HI4Q_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_HI4Q_HOST_IDX_8197F) << BIT_SHIFT_HI4Q_HOST_IDX_8197F) +#define BITS_HI4Q_HOST_IDX_8197F \ + (BIT_MASK_HI4Q_HOST_IDX_8197F << BIT_SHIFT_HI4Q_HOST_IDX_8197F) +#define BIT_CLEAR_HI4Q_HOST_IDX_8197F(x) ((x) & (~BITS_HI4Q_HOST_IDX_8197F)) +#define BIT_GET_HI4Q_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI4Q_HOST_IDX_8197F) & BIT_MASK_HI4Q_HOST_IDX_8197F) +#define BIT_SET_HI4Q_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_HI4Q_HOST_IDX_8197F(x) | BIT_HI4Q_HOST_IDX_8197F(v)) + +/* 2 REG_HI5Q_TXBD_IDX_8197F */ + +#define BIT_SHIFT_HI5Q_HW_IDX_8197F 16 +#define BIT_MASK_HI5Q_HW_IDX_8197F 0xfff +#define BIT_HI5Q_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_HI5Q_HW_IDX_8197F) << BIT_SHIFT_HI5Q_HW_IDX_8197F) +#define BITS_HI5Q_HW_IDX_8197F \ + (BIT_MASK_HI5Q_HW_IDX_8197F << BIT_SHIFT_HI5Q_HW_IDX_8197F) +#define BIT_CLEAR_HI5Q_HW_IDX_8197F(x) ((x) & (~BITS_HI5Q_HW_IDX_8197F)) +#define BIT_GET_HI5Q_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI5Q_HW_IDX_8197F) & BIT_MASK_HI5Q_HW_IDX_8197F) +#define BIT_SET_HI5Q_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_HI5Q_HW_IDX_8197F(x) | BIT_HI5Q_HW_IDX_8197F(v)) + +#define BIT_SHIFT_HI5Q_HOST_IDX_8197F 0 +#define BIT_MASK_HI5Q_HOST_IDX_8197F 0xfff +#define BIT_HI5Q_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_HI5Q_HOST_IDX_8197F) << BIT_SHIFT_HI5Q_HOST_IDX_8197F) +#define BITS_HI5Q_HOST_IDX_8197F \ + (BIT_MASK_HI5Q_HOST_IDX_8197F << BIT_SHIFT_HI5Q_HOST_IDX_8197F) +#define BIT_CLEAR_HI5Q_HOST_IDX_8197F(x) ((x) & (~BITS_HI5Q_HOST_IDX_8197F)) +#define BIT_GET_HI5Q_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI5Q_HOST_IDX_8197F) & BIT_MASK_HI5Q_HOST_IDX_8197F) +#define BIT_SET_HI5Q_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_HI5Q_HOST_IDX_8197F(x) | BIT_HI5Q_HOST_IDX_8197F(v)) + +/* 2 REG_HI6Q_TXBD_IDX_8197F */ + +#define BIT_SHIFT_HI6Q_HW_IDX_8197F 16 +#define BIT_MASK_HI6Q_HW_IDX_8197F 0xfff +#define BIT_HI6Q_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_HI6Q_HW_IDX_8197F) << BIT_SHIFT_HI6Q_HW_IDX_8197F) +#define BITS_HI6Q_HW_IDX_8197F \ + (BIT_MASK_HI6Q_HW_IDX_8197F << BIT_SHIFT_HI6Q_HW_IDX_8197F) +#define BIT_CLEAR_HI6Q_HW_IDX_8197F(x) ((x) & (~BITS_HI6Q_HW_IDX_8197F)) +#define BIT_GET_HI6Q_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI6Q_HW_IDX_8197F) & BIT_MASK_HI6Q_HW_IDX_8197F) +#define BIT_SET_HI6Q_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_HI6Q_HW_IDX_8197F(x) | BIT_HI6Q_HW_IDX_8197F(v)) + +#define BIT_SHIFT_HI6Q_HOST_IDX_8197F 0 +#define BIT_MASK_HI6Q_HOST_IDX_8197F 0xfff +#define BIT_HI6Q_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_HI6Q_HOST_IDX_8197F) << BIT_SHIFT_HI6Q_HOST_IDX_8197F) +#define BITS_HI6Q_HOST_IDX_8197F \ + (BIT_MASK_HI6Q_HOST_IDX_8197F << BIT_SHIFT_HI6Q_HOST_IDX_8197F) +#define BIT_CLEAR_HI6Q_HOST_IDX_8197F(x) ((x) & (~BITS_HI6Q_HOST_IDX_8197F)) +#define BIT_GET_HI6Q_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI6Q_HOST_IDX_8197F) & BIT_MASK_HI6Q_HOST_IDX_8197F) +#define BIT_SET_HI6Q_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_HI6Q_HOST_IDX_8197F(x) | BIT_HI6Q_HOST_IDX_8197F(v)) + +/* 2 REG_HI7Q_TXBD_IDX_8197F */ + +#define BIT_SHIFT_HI7Q_HW_IDX_8197F 16 +#define BIT_MASK_HI7Q_HW_IDX_8197F 0xfff +#define BIT_HI7Q_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_HI7Q_HW_IDX_8197F) << BIT_SHIFT_HI7Q_HW_IDX_8197F) +#define BITS_HI7Q_HW_IDX_8197F \ + (BIT_MASK_HI7Q_HW_IDX_8197F << BIT_SHIFT_HI7Q_HW_IDX_8197F) +#define BIT_CLEAR_HI7Q_HW_IDX_8197F(x) ((x) & (~BITS_HI7Q_HW_IDX_8197F)) +#define BIT_GET_HI7Q_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI7Q_HW_IDX_8197F) & BIT_MASK_HI7Q_HW_IDX_8197F) +#define BIT_SET_HI7Q_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_HI7Q_HW_IDX_8197F(x) | BIT_HI7Q_HW_IDX_8197F(v)) + +#define BIT_SHIFT_HI7Q_HOST_IDX_8197F 0 +#define BIT_MASK_HI7Q_HOST_IDX_8197F 0xfff +#define BIT_HI7Q_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_HI7Q_HOST_IDX_8197F) << BIT_SHIFT_HI7Q_HOST_IDX_8197F) +#define BITS_HI7Q_HOST_IDX_8197F \ + (BIT_MASK_HI7Q_HOST_IDX_8197F << BIT_SHIFT_HI7Q_HOST_IDX_8197F) +#define BIT_CLEAR_HI7Q_HOST_IDX_8197F(x) ((x) & (~BITS_HI7Q_HOST_IDX_8197F)) +#define BIT_GET_HI7Q_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HI7Q_HOST_IDX_8197F) & BIT_MASK_HI7Q_HOST_IDX_8197F) +#define BIT_SET_HI7Q_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_HI7Q_HOST_IDX_8197F(x) | BIT_HI7Q_HOST_IDX_8197F(v)) + +/* 2 REG_DBG_SEL_V1_8197F */ + +#define BIT_SHIFT_DBG_SEL_8197F 0 +#define BIT_MASK_DBG_SEL_8197F 0xff +#define BIT_DBG_SEL_8197F(x) \ + (((x) & BIT_MASK_DBG_SEL_8197F) << BIT_SHIFT_DBG_SEL_8197F) +#define BITS_DBG_SEL_8197F (BIT_MASK_DBG_SEL_8197F << BIT_SHIFT_DBG_SEL_8197F) +#define BIT_CLEAR_DBG_SEL_8197F(x) ((x) & (~BITS_DBG_SEL_8197F)) +#define BIT_GET_DBG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_8197F) & BIT_MASK_DBG_SEL_8197F) +#define BIT_SET_DBG_SEL_8197F(x, v) \ + (BIT_CLEAR_DBG_SEL_8197F(x) | BIT_DBG_SEL_8197F(v)) + +/* 2 REG_HCI_HRPWM1_V1_8197F */ + +#define BIT_SHIFT_HCI_HRPWM_8197F 0 +#define BIT_MASK_HCI_HRPWM_8197F 0xff +#define BIT_HCI_HRPWM_8197F(x) \ + (((x) & BIT_MASK_HCI_HRPWM_8197F) << BIT_SHIFT_HCI_HRPWM_8197F) +#define BITS_HCI_HRPWM_8197F \ + (BIT_MASK_HCI_HRPWM_8197F << BIT_SHIFT_HCI_HRPWM_8197F) +#define BIT_CLEAR_HCI_HRPWM_8197F(x) ((x) & (~BITS_HCI_HRPWM_8197F)) +#define BIT_GET_HCI_HRPWM_8197F(x) \ + (((x) >> BIT_SHIFT_HCI_HRPWM_8197F) & BIT_MASK_HCI_HRPWM_8197F) +#define BIT_SET_HCI_HRPWM_8197F(x, v) \ + (BIT_CLEAR_HCI_HRPWM_8197F(x) | BIT_HCI_HRPWM_8197F(v)) + +/* 2 REG_HCI_HCPWM1_V1_8197F */ + +#define BIT_SHIFT_HCI_HCPWM_8197F 0 +#define BIT_MASK_HCI_HCPWM_8197F 0xff +#define BIT_HCI_HCPWM_8197F(x) \ + (((x) & BIT_MASK_HCI_HCPWM_8197F) << BIT_SHIFT_HCI_HCPWM_8197F) +#define BITS_HCI_HCPWM_8197F \ + (BIT_MASK_HCI_HCPWM_8197F << BIT_SHIFT_HCI_HCPWM_8197F) +#define BIT_CLEAR_HCI_HCPWM_8197F(x) ((x) & (~BITS_HCI_HCPWM_8197F)) +#define BIT_GET_HCI_HCPWM_8197F(x) \ + (((x) >> BIT_SHIFT_HCI_HCPWM_8197F) & BIT_MASK_HCI_HCPWM_8197F) +#define BIT_SET_HCI_HCPWM_8197F(x, v) \ + (BIT_CLEAR_HCI_HCPWM_8197F(x) | BIT_HCI_HCPWM_8197F(v)) + +/* 2 REG_HCI_CTRL2_8197F */ +#define BIT_DIS_TXDMA_PRE_8197F BIT(7) +#define BIT_DIS_RXDMA_PRE_8197F BIT(6) + +#define BIT_SHIFT_HPS_CLKR_HCI_8197F 4 +#define BIT_MASK_HPS_CLKR_HCI_8197F 0x3 +#define BIT_HPS_CLKR_HCI_8197F(x) \ + (((x) & BIT_MASK_HPS_CLKR_HCI_8197F) << BIT_SHIFT_HPS_CLKR_HCI_8197F) +#define BITS_HPS_CLKR_HCI_8197F \ + (BIT_MASK_HPS_CLKR_HCI_8197F << BIT_SHIFT_HPS_CLKR_HCI_8197F) +#define BIT_CLEAR_HPS_CLKR_HCI_8197F(x) ((x) & (~BITS_HPS_CLKR_HCI_8197F)) +#define BIT_GET_HPS_CLKR_HCI_8197F(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_HCI_8197F) & BIT_MASK_HPS_CLKR_HCI_8197F) +#define BIT_SET_HPS_CLKR_HCI_8197F(x, v) \ + (BIT_CLEAR_HPS_CLKR_HCI_8197F(x) | BIT_HPS_CLKR_HCI_8197F(v)) + +#define BIT_HCI_INT_8197F BIT(3) +#define BIT_TXFLAG_EXIT_L1_EN_8197F BIT(2) +#define BIT_EN_RXDMA_ALIGN_V1_8197F BIT(1) +#define BIT_EN_TXDMA_ALIGN_V1_8197F BIT(0) + +/* 2 REG_HCI_HRPWM2_V1_8197F */ + +#define BIT_SHIFT_HCI_HRPWM2_8197F 0 +#define BIT_MASK_HCI_HRPWM2_8197F 0xffff +#define BIT_HCI_HRPWM2_8197F(x) \ + (((x) & BIT_MASK_HCI_HRPWM2_8197F) << BIT_SHIFT_HCI_HRPWM2_8197F) +#define BITS_HCI_HRPWM2_8197F \ + (BIT_MASK_HCI_HRPWM2_8197F << BIT_SHIFT_HCI_HRPWM2_8197F) +#define BIT_CLEAR_HCI_HRPWM2_8197F(x) ((x) & (~BITS_HCI_HRPWM2_8197F)) +#define BIT_GET_HCI_HRPWM2_8197F(x) \ + (((x) >> BIT_SHIFT_HCI_HRPWM2_8197F) & BIT_MASK_HCI_HRPWM2_8197F) +#define BIT_SET_HCI_HRPWM2_8197F(x, v) \ + (BIT_CLEAR_HCI_HRPWM2_8197F(x) | BIT_HCI_HRPWM2_8197F(v)) + +/* 2 REG_HCI_HCPWM2_V1_8197F */ + +#define BIT_SHIFT_HCI_HCPWM2_8197F 0 +#define BIT_MASK_HCI_HCPWM2_8197F 0xffff +#define BIT_HCI_HCPWM2_8197F(x) \ + (((x) & BIT_MASK_HCI_HCPWM2_8197F) << BIT_SHIFT_HCI_HCPWM2_8197F) +#define BITS_HCI_HCPWM2_8197F \ + (BIT_MASK_HCI_HCPWM2_8197F << BIT_SHIFT_HCI_HCPWM2_8197F) +#define BIT_CLEAR_HCI_HCPWM2_8197F(x) ((x) & (~BITS_HCI_HCPWM2_8197F)) +#define BIT_GET_HCI_HCPWM2_8197F(x) \ + (((x) >> BIT_SHIFT_HCI_HCPWM2_8197F) & BIT_MASK_HCI_HCPWM2_8197F) +#define BIT_SET_HCI_HCPWM2_8197F(x, v) \ + (BIT_CLEAR_HCI_HCPWM2_8197F(x) | BIT_HCI_HCPWM2_8197F(v)) + +/* 2 REG_HCI_H2C_MSG_V1_8197F */ + +#define BIT_SHIFT_DRV2FW_INFO_8197F 0 +#define BIT_MASK_DRV2FW_INFO_8197F 0xffffffffL +#define BIT_DRV2FW_INFO_8197F(x) \ + (((x) & BIT_MASK_DRV2FW_INFO_8197F) << BIT_SHIFT_DRV2FW_INFO_8197F) +#define BITS_DRV2FW_INFO_8197F \ + (BIT_MASK_DRV2FW_INFO_8197F << BIT_SHIFT_DRV2FW_INFO_8197F) +#define BIT_CLEAR_DRV2FW_INFO_8197F(x) ((x) & (~BITS_DRV2FW_INFO_8197F)) +#define BIT_GET_DRV2FW_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_DRV2FW_INFO_8197F) & BIT_MASK_DRV2FW_INFO_8197F) +#define BIT_SET_DRV2FW_INFO_8197F(x, v) \ + (BIT_CLEAR_DRV2FW_INFO_8197F(x) | BIT_DRV2FW_INFO_8197F(v)) + +/* 2 REG_HCI_C2H_MSG_V1_8197F */ + +#define BIT_SHIFT_HCI_C2H_MSG_8197F 0 +#define BIT_MASK_HCI_C2H_MSG_8197F 0xffffffffL +#define BIT_HCI_C2H_MSG_8197F(x) \ + (((x) & BIT_MASK_HCI_C2H_MSG_8197F) << BIT_SHIFT_HCI_C2H_MSG_8197F) +#define BITS_HCI_C2H_MSG_8197F \ + (BIT_MASK_HCI_C2H_MSG_8197F << BIT_SHIFT_HCI_C2H_MSG_8197F) +#define BIT_CLEAR_HCI_C2H_MSG_8197F(x) ((x) & (~BITS_HCI_C2H_MSG_8197F)) +#define BIT_GET_HCI_C2H_MSG_8197F(x) \ + (((x) >> BIT_SHIFT_HCI_C2H_MSG_8197F) & BIT_MASK_HCI_C2H_MSG_8197F) +#define BIT_SET_HCI_C2H_MSG_8197F(x, v) \ + (BIT_CLEAR_HCI_C2H_MSG_8197F(x) | BIT_HCI_C2H_MSG_8197F(v)) + +/* 2 REG_DBI_WDATA_V1_8197F */ + +#define BIT_SHIFT_DBI_WDATA_8197F 0 +#define BIT_MASK_DBI_WDATA_8197F 0xffffffffL +#define BIT_DBI_WDATA_8197F(x) \ + (((x) & BIT_MASK_DBI_WDATA_8197F) << BIT_SHIFT_DBI_WDATA_8197F) +#define BITS_DBI_WDATA_8197F \ + (BIT_MASK_DBI_WDATA_8197F << BIT_SHIFT_DBI_WDATA_8197F) +#define BIT_CLEAR_DBI_WDATA_8197F(x) ((x) & (~BITS_DBI_WDATA_8197F)) +#define BIT_GET_DBI_WDATA_8197F(x) \ + (((x) >> BIT_SHIFT_DBI_WDATA_8197F) & BIT_MASK_DBI_WDATA_8197F) +#define BIT_SET_DBI_WDATA_8197F(x, v) \ + (BIT_CLEAR_DBI_WDATA_8197F(x) | BIT_DBI_WDATA_8197F(v)) + +/* 2 REG_DBI_RDATA_V1_8197F */ + +#define BIT_SHIFT_DBI_RDATA_8197F 0 +#define BIT_MASK_DBI_RDATA_8197F 0xffffffffL +#define BIT_DBI_RDATA_8197F(x) \ + (((x) & BIT_MASK_DBI_RDATA_8197F) << BIT_SHIFT_DBI_RDATA_8197F) +#define BITS_DBI_RDATA_8197F \ + (BIT_MASK_DBI_RDATA_8197F << BIT_SHIFT_DBI_RDATA_8197F) +#define BIT_CLEAR_DBI_RDATA_8197F(x) ((x) & (~BITS_DBI_RDATA_8197F)) +#define BIT_GET_DBI_RDATA_8197F(x) \ + (((x) >> BIT_SHIFT_DBI_RDATA_8197F) & BIT_MASK_DBI_RDATA_8197F) +#define BIT_SET_DBI_RDATA_8197F(x, v) \ + (BIT_CLEAR_DBI_RDATA_8197F(x) | BIT_DBI_RDATA_8197F(v)) + +/* 2 REG_STUCK_FLAG_V1_8197F */ +#define BIT_EN_STUCK_DBG_8197F BIT(26) +#define BIT_RX_STUCK_8197F BIT(25) +#define BIT_TX_STUCK_8197F BIT(24) +#define BIT_DBI_RFLAG_8197F BIT(17) +#define BIT_DBI_WFLAG_8197F BIT(16) + +#define BIT_SHIFT_DBI_WREN_8197F 12 +#define BIT_MASK_DBI_WREN_8197F 0xf +#define BIT_DBI_WREN_8197F(x) \ + (((x) & BIT_MASK_DBI_WREN_8197F) << BIT_SHIFT_DBI_WREN_8197F) +#define BITS_DBI_WREN_8197F \ + (BIT_MASK_DBI_WREN_8197F << BIT_SHIFT_DBI_WREN_8197F) +#define BIT_CLEAR_DBI_WREN_8197F(x) ((x) & (~BITS_DBI_WREN_8197F)) +#define BIT_GET_DBI_WREN_8197F(x) \ + (((x) >> BIT_SHIFT_DBI_WREN_8197F) & BIT_MASK_DBI_WREN_8197F) +#define BIT_SET_DBI_WREN_8197F(x, v) \ + (BIT_CLEAR_DBI_WREN_8197F(x) | BIT_DBI_WREN_8197F(v)) + +#define BIT_SHIFT_DBI_ADDR_8197F 0 +#define BIT_MASK_DBI_ADDR_8197F 0xfff +#define BIT_DBI_ADDR_8197F(x) \ + (((x) & BIT_MASK_DBI_ADDR_8197F) << BIT_SHIFT_DBI_ADDR_8197F) +#define BITS_DBI_ADDR_8197F \ + (BIT_MASK_DBI_ADDR_8197F << BIT_SHIFT_DBI_ADDR_8197F) +#define BIT_CLEAR_DBI_ADDR_8197F(x) ((x) & (~BITS_DBI_ADDR_8197F)) +#define BIT_GET_DBI_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_DBI_ADDR_8197F) & BIT_MASK_DBI_ADDR_8197F) +#define BIT_SET_DBI_ADDR_8197F(x, v) \ + (BIT_CLEAR_DBI_ADDR_8197F(x) | BIT_DBI_ADDR_8197F(v)) + +/* 2 REG_MDIO_V1_8197F */ + +#define BIT_SHIFT_MDIO_RDATA_8197F 16 +#define BIT_MASK_MDIO_RDATA_8197F 0xffff +#define BIT_MDIO_RDATA_8197F(x) \ + (((x) & BIT_MASK_MDIO_RDATA_8197F) << BIT_SHIFT_MDIO_RDATA_8197F) +#define BITS_MDIO_RDATA_8197F \ + (BIT_MASK_MDIO_RDATA_8197F << BIT_SHIFT_MDIO_RDATA_8197F) +#define BIT_CLEAR_MDIO_RDATA_8197F(x) ((x) & (~BITS_MDIO_RDATA_8197F)) +#define BIT_GET_MDIO_RDATA_8197F(x) \ + (((x) >> BIT_SHIFT_MDIO_RDATA_8197F) & BIT_MASK_MDIO_RDATA_8197F) +#define BIT_SET_MDIO_RDATA_8197F(x, v) \ + (BIT_CLEAR_MDIO_RDATA_8197F(x) | BIT_MDIO_RDATA_8197F(v)) + +#define BIT_SHIFT_MDIO_WDATA_8197F 0 +#define BIT_MASK_MDIO_WDATA_8197F 0xffff +#define BIT_MDIO_WDATA_8197F(x) \ + (((x) & BIT_MASK_MDIO_WDATA_8197F) << BIT_SHIFT_MDIO_WDATA_8197F) +#define BITS_MDIO_WDATA_8197F \ + (BIT_MASK_MDIO_WDATA_8197F << BIT_SHIFT_MDIO_WDATA_8197F) +#define BIT_CLEAR_MDIO_WDATA_8197F(x) ((x) & (~BITS_MDIO_WDATA_8197F)) +#define BIT_GET_MDIO_WDATA_8197F(x) \ + (((x) >> BIT_SHIFT_MDIO_WDATA_8197F) & BIT_MASK_MDIO_WDATA_8197F) +#define BIT_SET_MDIO_WDATA_8197F(x, v) \ + (BIT_CLEAR_MDIO_WDATA_8197F(x) | BIT_MDIO_WDATA_8197F(v)) + +/* 2 REG_WDT_CFG_8197F */ + +#define BIT_SHIFT_MDIO_PHY_ADDR_8197F 24 +#define BIT_MASK_MDIO_PHY_ADDR_8197F 0x1f +#define BIT_MDIO_PHY_ADDR_8197F(x) \ + (((x) & BIT_MASK_MDIO_PHY_ADDR_8197F) << BIT_SHIFT_MDIO_PHY_ADDR_8197F) +#define BITS_MDIO_PHY_ADDR_8197F \ + (BIT_MASK_MDIO_PHY_ADDR_8197F << BIT_SHIFT_MDIO_PHY_ADDR_8197F) +#define BIT_CLEAR_MDIO_PHY_ADDR_8197F(x) ((x) & (~BITS_MDIO_PHY_ADDR_8197F)) +#define BIT_GET_MDIO_PHY_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_MDIO_PHY_ADDR_8197F) & BIT_MASK_MDIO_PHY_ADDR_8197F) +#define BIT_SET_MDIO_PHY_ADDR_8197F(x, v) \ + (BIT_CLEAR_MDIO_PHY_ADDR_8197F(x) | BIT_MDIO_PHY_ADDR_8197F(v)) + +#define BIT_SHIFT_WATCH_DOG_RECORD_V1_8197F 10 +#define BIT_MASK_WATCH_DOG_RECORD_V1_8197F 0x3fff +#define BIT_WATCH_DOG_RECORD_V1_8197F(x) \ + (((x) & BIT_MASK_WATCH_DOG_RECORD_V1_8197F) \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8197F) +#define BITS_WATCH_DOG_RECORD_V1_8197F \ + (BIT_MASK_WATCH_DOG_RECORD_V1_8197F \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8197F) +#define BIT_CLEAR_WATCH_DOG_RECORD_V1_8197F(x) \ + ((x) & (~BITS_WATCH_DOG_RECORD_V1_8197F)) +#define BIT_GET_WATCH_DOG_RECORD_V1_8197F(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1_8197F) & \ + BIT_MASK_WATCH_DOG_RECORD_V1_8197F) +#define BIT_SET_WATCH_DOG_RECORD_V1_8197F(x, v) \ + (BIT_CLEAR_WATCH_DOG_RECORD_V1_8197F(x) | \ + BIT_WATCH_DOG_RECORD_V1_8197F(v)) + +#define BIT_R_IO_TIMEOUT_FLAG_V1_8197F BIT(9) +#define BIT_EN_WATCH_DOG_V1_8197F BIT(8) +#define BIT_ECRC_EN_V1_8197F BIT(7) +#define BIT_MDIO_RFLAG_V1_8197F BIT(6) +#define BIT_MDIO_WFLAG_V1_8197F BIT(5) + +#define BIT_SHIFT_MDIO_REG_ADDR_8197F 0 +#define BIT_MASK_MDIO_REG_ADDR_8197F 0x1f +#define BIT_MDIO_REG_ADDR_8197F(x) \ + (((x) & BIT_MASK_MDIO_REG_ADDR_8197F) << BIT_SHIFT_MDIO_REG_ADDR_8197F) +#define BITS_MDIO_REG_ADDR_8197F \ + (BIT_MASK_MDIO_REG_ADDR_8197F << BIT_SHIFT_MDIO_REG_ADDR_8197F) +#define BIT_CLEAR_MDIO_REG_ADDR_8197F(x) ((x) & (~BITS_MDIO_REG_ADDR_8197F)) +#define BIT_GET_MDIO_REG_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_MDIO_REG_ADDR_8197F) & BIT_MASK_MDIO_REG_ADDR_8197F) +#define BIT_SET_MDIO_REG_ADDR_8197F(x, v) \ + (BIT_CLEAR_MDIO_REG_ADDR_8197F(x) | BIT_MDIO_REG_ADDR_8197F(v)) + +/* 2 REG_HCI_MIX_CFG_8197F */ +#define BIT_RXRST_BACKDOOR_8197F BIT(31) +#define BIT_TXRST_BACKDOOR_8197F BIT(30) +#define BIT_RXIDX_RSTB_8197F BIT(29) +#define BIT_TXIDX_RSTB_8197F BIT(28) +#define BIT_DROP_NEXT_RXPKT_8197F BIT(27) +#define BIT_SHORT_CORE_RST_SEL_8197F BIT(26) +#define BIT_EXCEPT_RESUME_EN_8197F BIT(25) +#define BIT_EXCEPT_RESUME_FLAG_8197F BIT(24) +#define BIT_ALIGN_MTU_8197F BIT(23) +#define BIT_HOST_GEN2_SUPPORT_8197F BIT(20) + +#define BIT_SHIFT_TXDMA_ERR_FLAG_8197F 16 +#define BIT_MASK_TXDMA_ERR_FLAG_8197F 0xf +#define BIT_TXDMA_ERR_FLAG_8197F(x) \ + (((x) & BIT_MASK_TXDMA_ERR_FLAG_8197F) \ + << BIT_SHIFT_TXDMA_ERR_FLAG_8197F) +#define BITS_TXDMA_ERR_FLAG_8197F \ + (BIT_MASK_TXDMA_ERR_FLAG_8197F << BIT_SHIFT_TXDMA_ERR_FLAG_8197F) +#define BIT_CLEAR_TXDMA_ERR_FLAG_8197F(x) ((x) & (~BITS_TXDMA_ERR_FLAG_8197F)) +#define BIT_GET_TXDMA_ERR_FLAG_8197F(x) \ + (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_8197F) & \ + BIT_MASK_TXDMA_ERR_FLAG_8197F) +#define BIT_SET_TXDMA_ERR_FLAG_8197F(x, v) \ + (BIT_CLEAR_TXDMA_ERR_FLAG_8197F(x) | BIT_TXDMA_ERR_FLAG_8197F(v)) + +#define BIT_SHIFT_EARLY_MODE_SEL_8197F 12 +#define BIT_MASK_EARLY_MODE_SEL_8197F 0xf +#define BIT_EARLY_MODE_SEL_8197F(x) \ + (((x) & BIT_MASK_EARLY_MODE_SEL_8197F) \ + << BIT_SHIFT_EARLY_MODE_SEL_8197F) +#define BITS_EARLY_MODE_SEL_8197F \ + (BIT_MASK_EARLY_MODE_SEL_8197F << BIT_SHIFT_EARLY_MODE_SEL_8197F) +#define BIT_CLEAR_EARLY_MODE_SEL_8197F(x) ((x) & (~BITS_EARLY_MODE_SEL_8197F)) +#define BIT_GET_EARLY_MODE_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_EARLY_MODE_SEL_8197F) & \ + BIT_MASK_EARLY_MODE_SEL_8197F) +#define BIT_SET_EARLY_MODE_SEL_8197F(x, v) \ + (BIT_CLEAR_EARLY_MODE_SEL_8197F(x) | BIT_EARLY_MODE_SEL_8197F(v)) + +#define BIT_EPHY_RX50_EN_8197F BIT(11) + +#define BIT_SHIFT_MSI_TIMEOUT_ID_V1_8197F 8 +#define BIT_MASK_MSI_TIMEOUT_ID_V1_8197F 0x7 +#define BIT_MSI_TIMEOUT_ID_V1_8197F(x) \ + (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1_8197F) \ + << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8197F) +#define BITS_MSI_TIMEOUT_ID_V1_8197F \ + (BIT_MASK_MSI_TIMEOUT_ID_V1_8197F << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8197F) +#define BIT_CLEAR_MSI_TIMEOUT_ID_V1_8197F(x) \ + ((x) & (~BITS_MSI_TIMEOUT_ID_V1_8197F)) +#define BIT_GET_MSI_TIMEOUT_ID_V1_8197F(x) \ + (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1_8197F) & \ + BIT_MASK_MSI_TIMEOUT_ID_V1_8197F) +#define BIT_SET_MSI_TIMEOUT_ID_V1_8197F(x, v) \ + (BIT_CLEAR_MSI_TIMEOUT_ID_V1_8197F(x) | BIT_MSI_TIMEOUT_ID_V1_8197F(v)) + +#define BIT_RADDR_RD_8197F BIT(7) +#define BIT_EN_MUL_TAG_8197F BIT(6) +#define BIT_EN_EARLY_MODE_8197F BIT(5) +#define BIT_L0S_LINK_OFF_8197F BIT(4) +#define BIT_ACT_LINK_OFF_8197F BIT(3) + +/* 2 REG_STC_INT_CS_8197F(HCI STATE CHANGE INTERRUPT CONTROL AND STATUS) */ +#define BIT_STC_INT_EN_8197F BIT(31) + +#define BIT_SHIFT_STC_INT_FLAG_8197F 16 +#define BIT_MASK_STC_INT_FLAG_8197F 0xff +#define BIT_STC_INT_FLAG_8197F(x) \ + (((x) & BIT_MASK_STC_INT_FLAG_8197F) << BIT_SHIFT_STC_INT_FLAG_8197F) +#define BITS_STC_INT_FLAG_8197F \ + (BIT_MASK_STC_INT_FLAG_8197F << BIT_SHIFT_STC_INT_FLAG_8197F) +#define BIT_CLEAR_STC_INT_FLAG_8197F(x) ((x) & (~BITS_STC_INT_FLAG_8197F)) +#define BIT_GET_STC_INT_FLAG_8197F(x) \ + (((x) >> BIT_SHIFT_STC_INT_FLAG_8197F) & BIT_MASK_STC_INT_FLAG_8197F) +#define BIT_SET_STC_INT_FLAG_8197F(x, v) \ + (BIT_CLEAR_STC_INT_FLAG_8197F(x) | BIT_STC_INT_FLAG_8197F(v)) + +#define BIT_SHIFT_STC_INT_IDX_8197F 8 +#define BIT_MASK_STC_INT_IDX_8197F 0x7 +#define BIT_STC_INT_IDX_8197F(x) \ + (((x) & BIT_MASK_STC_INT_IDX_8197F) << BIT_SHIFT_STC_INT_IDX_8197F) +#define BITS_STC_INT_IDX_8197F \ + (BIT_MASK_STC_INT_IDX_8197F << BIT_SHIFT_STC_INT_IDX_8197F) +#define BIT_CLEAR_STC_INT_IDX_8197F(x) ((x) & (~BITS_STC_INT_IDX_8197F)) +#define BIT_GET_STC_INT_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_STC_INT_IDX_8197F) & BIT_MASK_STC_INT_IDX_8197F) +#define BIT_SET_STC_INT_IDX_8197F(x, v) \ + (BIT_CLEAR_STC_INT_IDX_8197F(x) | BIT_STC_INT_IDX_8197F(v)) + +#define BIT_SHIFT_STC_INT_REALTIME_CS_8197F 0 +#define BIT_MASK_STC_INT_REALTIME_CS_8197F 0x3f +#define BIT_STC_INT_REALTIME_CS_8197F(x) \ + (((x) & BIT_MASK_STC_INT_REALTIME_CS_8197F) \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8197F) +#define BITS_STC_INT_REALTIME_CS_8197F \ + (BIT_MASK_STC_INT_REALTIME_CS_8197F \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8197F) +#define BIT_CLEAR_STC_INT_REALTIME_CS_8197F(x) \ + ((x) & (~BITS_STC_INT_REALTIME_CS_8197F)) +#define BIT_GET_STC_INT_REALTIME_CS_8197F(x) \ + (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS_8197F) & \ + BIT_MASK_STC_INT_REALTIME_CS_8197F) +#define BIT_SET_STC_INT_REALTIME_CS_8197F(x, v) \ + (BIT_CLEAR_STC_INT_REALTIME_CS_8197F(x) | \ + BIT_STC_INT_REALTIME_CS_8197F(v)) + +/* 2 REG_ST_INT_CFG_8197F(HCI STATE CHANGE INTERRUPT CONFIGURATION) */ +#define BIT_STC_INT_GRP_EN_8197F BIT(31) + +#define BIT_SHIFT_STC_INT_EXPECT_LS_8197F 8 +#define BIT_MASK_STC_INT_EXPECT_LS_8197F 0x3f +#define BIT_STC_INT_EXPECT_LS_8197F(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_LS_8197F) \ + << BIT_SHIFT_STC_INT_EXPECT_LS_8197F) +#define BITS_STC_INT_EXPECT_LS_8197F \ + (BIT_MASK_STC_INT_EXPECT_LS_8197F << BIT_SHIFT_STC_INT_EXPECT_LS_8197F) +#define BIT_CLEAR_STC_INT_EXPECT_LS_8197F(x) \ + ((x) & (~BITS_STC_INT_EXPECT_LS_8197F)) +#define BIT_GET_STC_INT_EXPECT_LS_8197F(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS_8197F) & \ + BIT_MASK_STC_INT_EXPECT_LS_8197F) +#define BIT_SET_STC_INT_EXPECT_LS_8197F(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_LS_8197F(x) | BIT_STC_INT_EXPECT_LS_8197F(v)) + +#define BIT_SHIFT_STC_INT_EXPECT_CS_8197F 0 +#define BIT_MASK_STC_INT_EXPECT_CS_8197F 0x3f +#define BIT_STC_INT_EXPECT_CS_8197F(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_CS_8197F) \ + << BIT_SHIFT_STC_INT_EXPECT_CS_8197F) +#define BITS_STC_INT_EXPECT_CS_8197F \ + (BIT_MASK_STC_INT_EXPECT_CS_8197F << BIT_SHIFT_STC_INT_EXPECT_CS_8197F) +#define BIT_CLEAR_STC_INT_EXPECT_CS_8197F(x) \ + ((x) & (~BITS_STC_INT_EXPECT_CS_8197F)) +#define BIT_GET_STC_INT_EXPECT_CS_8197F(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS_8197F) & \ + BIT_MASK_STC_INT_EXPECT_CS_8197F) +#define BIT_SET_STC_INT_EXPECT_CS_8197F(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_CS_8197F(x) | BIT_STC_INT_EXPECT_CS_8197F(v)) + +/* 2 REG_CMU_DLY_CTRL_8197F(HCI PHY CLOCK MGT UNIT DELAY CONTROL ) */ +#define BIT_CMU_DLY_EN_8197F BIT(31) +#define BIT_CMU_DLY_MODE_8197F BIT(30) + +#define BIT_SHIFT_CMU_DLY_PRE_DIV_8197F 0 +#define BIT_MASK_CMU_DLY_PRE_DIV_8197F 0xff +#define BIT_CMU_DLY_PRE_DIV_8197F(x) \ + (((x) & BIT_MASK_CMU_DLY_PRE_DIV_8197F) \ + << BIT_SHIFT_CMU_DLY_PRE_DIV_8197F) +#define BITS_CMU_DLY_PRE_DIV_8197F \ + (BIT_MASK_CMU_DLY_PRE_DIV_8197F << BIT_SHIFT_CMU_DLY_PRE_DIV_8197F) +#define BIT_CLEAR_CMU_DLY_PRE_DIV_8197F(x) ((x) & (~BITS_CMU_DLY_PRE_DIV_8197F)) +#define BIT_GET_CMU_DLY_PRE_DIV_8197F(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_PRE_DIV_8197F) & \ + BIT_MASK_CMU_DLY_PRE_DIV_8197F) +#define BIT_SET_CMU_DLY_PRE_DIV_8197F(x, v) \ + (BIT_CLEAR_CMU_DLY_PRE_DIV_8197F(x) | BIT_CMU_DLY_PRE_DIV_8197F(v)) + +/* 2 REG_CMU_DLY_CFG_8197F(HCI PHY CLOCK MGT UNIT DELAY CONFIGURATION ) */ + +#define BIT_SHIFT_CMU_DLY_LTR_A2I_8197F 24 +#define BIT_MASK_CMU_DLY_LTR_A2I_8197F 0xff +#define BIT_CMU_DLY_LTR_A2I_8197F(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_A2I_8197F) \ + << BIT_SHIFT_CMU_DLY_LTR_A2I_8197F) +#define BITS_CMU_DLY_LTR_A2I_8197F \ + (BIT_MASK_CMU_DLY_LTR_A2I_8197F << BIT_SHIFT_CMU_DLY_LTR_A2I_8197F) +#define BIT_CLEAR_CMU_DLY_LTR_A2I_8197F(x) ((x) & (~BITS_CMU_DLY_LTR_A2I_8197F)) +#define BIT_GET_CMU_DLY_LTR_A2I_8197F(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_A2I_8197F) & \ + BIT_MASK_CMU_DLY_LTR_A2I_8197F) +#define BIT_SET_CMU_DLY_LTR_A2I_8197F(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_A2I_8197F(x) | BIT_CMU_DLY_LTR_A2I_8197F(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_I2A_8197F 16 +#define BIT_MASK_CMU_DLY_LTR_I2A_8197F 0xff +#define BIT_CMU_DLY_LTR_I2A_8197F(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_I2A_8197F) \ + << BIT_SHIFT_CMU_DLY_LTR_I2A_8197F) +#define BITS_CMU_DLY_LTR_I2A_8197F \ + (BIT_MASK_CMU_DLY_LTR_I2A_8197F << BIT_SHIFT_CMU_DLY_LTR_I2A_8197F) +#define BIT_CLEAR_CMU_DLY_LTR_I2A_8197F(x) ((x) & (~BITS_CMU_DLY_LTR_I2A_8197F)) +#define BIT_GET_CMU_DLY_LTR_I2A_8197F(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_I2A_8197F) & \ + BIT_MASK_CMU_DLY_LTR_I2A_8197F) +#define BIT_SET_CMU_DLY_LTR_I2A_8197F(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_I2A_8197F(x) | BIT_CMU_DLY_LTR_I2A_8197F(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_IDLE_8197F 8 +#define BIT_MASK_CMU_DLY_LTR_IDLE_8197F 0xff +#define BIT_CMU_DLY_LTR_IDLE_8197F(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_IDLE_8197F) \ + << BIT_SHIFT_CMU_DLY_LTR_IDLE_8197F) +#define BITS_CMU_DLY_LTR_IDLE_8197F \ + (BIT_MASK_CMU_DLY_LTR_IDLE_8197F << BIT_SHIFT_CMU_DLY_LTR_IDLE_8197F) +#define BIT_CLEAR_CMU_DLY_LTR_IDLE_8197F(x) \ + ((x) & (~BITS_CMU_DLY_LTR_IDLE_8197F)) +#define BIT_GET_CMU_DLY_LTR_IDLE_8197F(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_IDLE_8197F) & \ + BIT_MASK_CMU_DLY_LTR_IDLE_8197F) +#define BIT_SET_CMU_DLY_LTR_IDLE_8197F(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_IDLE_8197F(x) | BIT_CMU_DLY_LTR_IDLE_8197F(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_ACT_8197F 0 +#define BIT_MASK_CMU_DLY_LTR_ACT_8197F 0xff +#define BIT_CMU_DLY_LTR_ACT_8197F(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_ACT_8197F) \ + << BIT_SHIFT_CMU_DLY_LTR_ACT_8197F) +#define BITS_CMU_DLY_LTR_ACT_8197F \ + (BIT_MASK_CMU_DLY_LTR_ACT_8197F << BIT_SHIFT_CMU_DLY_LTR_ACT_8197F) +#define BIT_CLEAR_CMU_DLY_LTR_ACT_8197F(x) ((x) & (~BITS_CMU_DLY_LTR_ACT_8197F)) +#define BIT_GET_CMU_DLY_LTR_ACT_8197F(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_ACT_8197F) & \ + BIT_MASK_CMU_DLY_LTR_ACT_8197F) +#define BIT_SET_CMU_DLY_LTR_ACT_8197F(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_ACT_8197F(x) | BIT_CMU_DLY_LTR_ACT_8197F(v)) + +/* 2 REG_H2CQ_TXBD_DESA_8197F */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_8197F 0 +#define BIT_MASK_H2CQ_TXBD_DESA_8197F 0xffffffffffffffffL +#define BIT_H2CQ_TXBD_DESA_8197F(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_8197F) \ + << BIT_SHIFT_H2CQ_TXBD_DESA_8197F) +#define BITS_H2CQ_TXBD_DESA_8197F \ + (BIT_MASK_H2CQ_TXBD_DESA_8197F << BIT_SHIFT_H2CQ_TXBD_DESA_8197F) +#define BIT_CLEAR_H2CQ_TXBD_DESA_8197F(x) ((x) & (~BITS_H2CQ_TXBD_DESA_8197F)) +#define BIT_GET_H2CQ_TXBD_DESA_8197F(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_8197F) & \ + BIT_MASK_H2CQ_TXBD_DESA_8197F) +#define BIT_SET_H2CQ_TXBD_DESA_8197F(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_8197F(x) | BIT_H2CQ_TXBD_DESA_8197F(v)) + +/* 2 REG_H2CQ_TXBD_NUM_8197F */ +#define BIT_HCI_H2CQ_FLAG_8197F BIT(14) + +#define BIT_SHIFT_H2CQ_DESC_MODE_8197F 12 +#define BIT_MASK_H2CQ_DESC_MODE_8197F 0x3 +#define BIT_H2CQ_DESC_MODE_8197F(x) \ + (((x) & BIT_MASK_H2CQ_DESC_MODE_8197F) \ + << BIT_SHIFT_H2CQ_DESC_MODE_8197F) +#define BITS_H2CQ_DESC_MODE_8197F \ + (BIT_MASK_H2CQ_DESC_MODE_8197F << BIT_SHIFT_H2CQ_DESC_MODE_8197F) +#define BIT_CLEAR_H2CQ_DESC_MODE_8197F(x) ((x) & (~BITS_H2CQ_DESC_MODE_8197F)) +#define BIT_GET_H2CQ_DESC_MODE_8197F(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8197F) & \ + BIT_MASK_H2CQ_DESC_MODE_8197F) +#define BIT_SET_H2CQ_DESC_MODE_8197F(x, v) \ + (BIT_CLEAR_H2CQ_DESC_MODE_8197F(x) | BIT_H2CQ_DESC_MODE_8197F(v)) + +#define BIT_SHIFT_H2CQ_DESC_NUM_8197F 0 +#define BIT_MASK_H2CQ_DESC_NUM_8197F 0xfff +#define BIT_H2CQ_DESC_NUM_8197F(x) \ + (((x) & BIT_MASK_H2CQ_DESC_NUM_8197F) << BIT_SHIFT_H2CQ_DESC_NUM_8197F) +#define BITS_H2CQ_DESC_NUM_8197F \ + (BIT_MASK_H2CQ_DESC_NUM_8197F << BIT_SHIFT_H2CQ_DESC_NUM_8197F) +#define BIT_CLEAR_H2CQ_DESC_NUM_8197F(x) ((x) & (~BITS_H2CQ_DESC_NUM_8197F)) +#define BIT_GET_H2CQ_DESC_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_NUM_8197F) & BIT_MASK_H2CQ_DESC_NUM_8197F) +#define BIT_SET_H2CQ_DESC_NUM_8197F(x, v) \ + (BIT_CLEAR_H2CQ_DESC_NUM_8197F(x) | BIT_H2CQ_DESC_NUM_8197F(v)) + +/* 2 REG_H2CQ_TXBD_IDX_8197F */ + +#define BIT_SHIFT_H2CQ_HW_IDX_8197F 16 +#define BIT_MASK_H2CQ_HW_IDX_8197F 0xfff +#define BIT_H2CQ_HW_IDX_8197F(x) \ + (((x) & BIT_MASK_H2CQ_HW_IDX_8197F) << BIT_SHIFT_H2CQ_HW_IDX_8197F) +#define BITS_H2CQ_HW_IDX_8197F \ + (BIT_MASK_H2CQ_HW_IDX_8197F << BIT_SHIFT_H2CQ_HW_IDX_8197F) +#define BIT_CLEAR_H2CQ_HW_IDX_8197F(x) ((x) & (~BITS_H2CQ_HW_IDX_8197F)) +#define BIT_GET_H2CQ_HW_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8197F) & BIT_MASK_H2CQ_HW_IDX_8197F) +#define BIT_SET_H2CQ_HW_IDX_8197F(x, v) \ + (BIT_CLEAR_H2CQ_HW_IDX_8197F(x) | BIT_H2CQ_HW_IDX_8197F(v)) + +#define BIT_SHIFT_H2CQ_HOST_IDX_8197F 0 +#define BIT_MASK_H2CQ_HOST_IDX_8197F 0xfff +#define BIT_H2CQ_HOST_IDX_8197F(x) \ + (((x) & BIT_MASK_H2CQ_HOST_IDX_8197F) << BIT_SHIFT_H2CQ_HOST_IDX_8197F) +#define BITS_H2CQ_HOST_IDX_8197F \ + (BIT_MASK_H2CQ_HOST_IDX_8197F << BIT_SHIFT_H2CQ_HOST_IDX_8197F) +#define BIT_CLEAR_H2CQ_HOST_IDX_8197F(x) ((x) & (~BITS_H2CQ_HOST_IDX_8197F)) +#define BIT_GET_H2CQ_HOST_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8197F) & BIT_MASK_H2CQ_HOST_IDX_8197F) +#define BIT_SET_H2CQ_HOST_IDX_8197F(x, v) \ + (BIT_CLEAR_H2CQ_HOST_IDX_8197F(x) | BIT_H2CQ_HOST_IDX_8197F(v)) + +/* 2 REG_H2CQ_CSR_8197F[31:0] (H2CQ CONTROL AND STATUS) */ +#define BIT_H2CQ_FULL_8197F BIT(31) +#define BIT_CLR_H2CQ_HOST_IDX_8197F BIT(16) +#define BIT_CLR_H2CQ_HW_IDX_8197F BIT(8) +#define BIT_STOP_H2CQ_8197F BIT(0) + +/* 2 REG_AXI_EXCEPT_CS_8197F[31:0] (AXI EXCEPTION CONTROL AND STATUS) */ +#define BIT_AXI_RXDMA_TIMEOUT_RE_8197F BIT(21) +#define BIT_AXI_TXDMA_TIMEOUT_RE_8197F BIT(20) +#define BIT_AXI_DECERR_W_RE_8197F BIT(19) +#define BIT_AXI_DECERR_R_RE_8197F BIT(18) +#define BIT_AXI_SLVERR_W_RE_8197F BIT(17) +#define BIT_AXI_SLVERR_R_RE_8197F BIT(16) +#define BIT_AXI_RXDMA_TIMEOUT_IE_8197F BIT(13) +#define BIT_AXI_TXDMA_TIMEOUT_IE_8197F BIT(12) +#define BIT_AXI_DECERR_W_IE_8197F BIT(11) +#define BIT_AXI_DECERR_R_IE_8197F BIT(10) +#define BIT_AXI_SLVERR_W_IE_8197F BIT(9) +#define BIT_AXI_SLVERR_R_IE_8197F BIT(8) +#define BIT_AXI_RXDMA_TIMEOUT_FLAG_8197F BIT(5) +#define BIT_AXI_TXDMA_TIMEOUT_FLAG_8197F BIT(4) +#define BIT_AXI_DECERR_W_FLAG_8197F BIT(3) +#define BIT_AXI_DECERR_R_FLAG_8197F BIT(2) +#define BIT_AXI_SLVERR_W_FLAG_8197F BIT(1) +#define BIT_AXI_SLVERR_R_FLAG_8197F BIT(0) + +/* 2 REG_AXI_EXCEPT_TIME_8197F[31:0] (AXI EXCEPTION TIME CONTROL) */ + +#define BIT_SHIFT_AXI_RECOVERY_TIME_8197F 24 +#define BIT_MASK_AXI_RECOVERY_TIME_8197F 0xff +#define BIT_AXI_RECOVERY_TIME_8197F(x) \ + (((x) & BIT_MASK_AXI_RECOVERY_TIME_8197F) \ + << BIT_SHIFT_AXI_RECOVERY_TIME_8197F) +#define BITS_AXI_RECOVERY_TIME_8197F \ + (BIT_MASK_AXI_RECOVERY_TIME_8197F << BIT_SHIFT_AXI_RECOVERY_TIME_8197F) +#define BIT_CLEAR_AXI_RECOVERY_TIME_8197F(x) \ + ((x) & (~BITS_AXI_RECOVERY_TIME_8197F)) +#define BIT_GET_AXI_RECOVERY_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_AXI_RECOVERY_TIME_8197F) & \ + BIT_MASK_AXI_RECOVERY_TIME_8197F) +#define BIT_SET_AXI_RECOVERY_TIME_8197F(x, v) \ + (BIT_CLEAR_AXI_RECOVERY_TIME_8197F(x) | BIT_AXI_RECOVERY_TIME_8197F(v)) + +#define BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL_8197F 12 +#define BIT_MASK_AXI_RXDMA_TIMEOUT_VAL_8197F 0xfff +#define BIT_AXI_RXDMA_TIMEOUT_VAL_8197F(x) \ + (((x) & BIT_MASK_AXI_RXDMA_TIMEOUT_VAL_8197F) \ + << BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL_8197F) +#define BITS_AXI_RXDMA_TIMEOUT_VAL_8197F \ + (BIT_MASK_AXI_RXDMA_TIMEOUT_VAL_8197F \ + << BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL_8197F) +#define BIT_CLEAR_AXI_RXDMA_TIMEOUT_VAL_8197F(x) \ + ((x) & (~BITS_AXI_RXDMA_TIMEOUT_VAL_8197F)) +#define BIT_GET_AXI_RXDMA_TIMEOUT_VAL_8197F(x) \ + (((x) >> BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL_8197F) & \ + BIT_MASK_AXI_RXDMA_TIMEOUT_VAL_8197F) +#define BIT_SET_AXI_RXDMA_TIMEOUT_VAL_8197F(x, v) \ + (BIT_CLEAR_AXI_RXDMA_TIMEOUT_VAL_8197F(x) | \ + BIT_AXI_RXDMA_TIMEOUT_VAL_8197F(v)) + +#define BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL_8197F 0 +#define BIT_MASK_AXI_TXDMA_TIMEOUT_VAL_8197F 0xfff +#define BIT_AXI_TXDMA_TIMEOUT_VAL_8197F(x) \ + (((x) & BIT_MASK_AXI_TXDMA_TIMEOUT_VAL_8197F) \ + << BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL_8197F) +#define BITS_AXI_TXDMA_TIMEOUT_VAL_8197F \ + (BIT_MASK_AXI_TXDMA_TIMEOUT_VAL_8197F \ + << BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL_8197F) +#define BIT_CLEAR_AXI_TXDMA_TIMEOUT_VAL_8197F(x) \ + ((x) & (~BITS_AXI_TXDMA_TIMEOUT_VAL_8197F)) +#define BIT_GET_AXI_TXDMA_TIMEOUT_VAL_8197F(x) \ + (((x) >> BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL_8197F) & \ + BIT_MASK_AXI_TXDMA_TIMEOUT_VAL_8197F) +#define BIT_SET_AXI_TXDMA_TIMEOUT_VAL_8197F(x, v) \ + (BIT_CLEAR_AXI_TXDMA_TIMEOUT_VAL_8197F(x) | \ + BIT_AXI_TXDMA_TIMEOUT_VAL_8197F(v)) + +/* 2 REG_Q0_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_Q0_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_Q0_V1_8197F 0x7f +#define BIT_QUEUEMACID_Q0_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q0_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_Q0_V1_8197F) +#define BITS_QUEUEMACID_Q0_V1_8197F \ + (BIT_MASK_QUEUEMACID_Q0_V1_8197F << BIT_SHIFT_QUEUEMACID_Q0_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_Q0_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_Q0_V1_8197F)) +#define BIT_GET_QUEUEMACID_Q0_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1_8197F) & \ + BIT_MASK_QUEUEMACID_Q0_V1_8197F) +#define BIT_SET_QUEUEMACID_Q0_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q0_V1_8197F(x) | BIT_QUEUEMACID_Q0_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_Q0_V1_8197F 23 +#define BIT_MASK_QUEUEAC_Q0_V1_8197F 0x3 +#define BIT_QUEUEAC_Q0_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q0_V1_8197F) << BIT_SHIFT_QUEUEAC_Q0_V1_8197F) +#define BITS_QUEUEAC_Q0_V1_8197F \ + (BIT_MASK_QUEUEAC_Q0_V1_8197F << BIT_SHIFT_QUEUEAC_Q0_V1_8197F) +#define BIT_CLEAR_QUEUEAC_Q0_V1_8197F(x) ((x) & (~BITS_QUEUEAC_Q0_V1_8197F)) +#define BIT_GET_QUEUEAC_Q0_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1_8197F) & BIT_MASK_QUEUEAC_Q0_V1_8197F) +#define BIT_SET_QUEUEAC_Q0_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q0_V1_8197F(x) | BIT_QUEUEAC_Q0_V1_8197F(v)) + +#define BIT_TIDEMPTY_Q0_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q0_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_Q0_V2_8197F 0x7ff +#define BIT_TAIL_PKT_Q0_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q0_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_Q0_V2_8197F) +#define BITS_TAIL_PKT_Q0_V2_8197F \ + (BIT_MASK_TAIL_PKT_Q0_V2_8197F << BIT_SHIFT_TAIL_PKT_Q0_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_Q0_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_Q0_V2_8197F)) +#define BIT_GET_TAIL_PKT_Q0_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2_8197F) & \ + BIT_MASK_TAIL_PKT_Q0_V2_8197F) +#define BIT_SET_TAIL_PKT_Q0_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q0_V2_8197F(x) | BIT_TAIL_PKT_Q0_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q0_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_Q0_V1_8197F 0x7ff +#define BIT_HEAD_PKT_Q0_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q0_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_Q0_V1_8197F) +#define BITS_HEAD_PKT_Q0_V1_8197F \ + (BIT_MASK_HEAD_PKT_Q0_V1_8197F << BIT_SHIFT_HEAD_PKT_Q0_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_Q0_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_Q0_V1_8197F)) +#define BIT_GET_HEAD_PKT_Q0_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1_8197F) & \ + BIT_MASK_HEAD_PKT_Q0_V1_8197F) +#define BIT_SET_HEAD_PKT_Q0_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q0_V1_8197F(x) | BIT_HEAD_PKT_Q0_V1_8197F(v)) + +/* 2 REG_Q1_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_Q1_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_Q1_V1_8197F 0x7f +#define BIT_QUEUEMACID_Q1_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q1_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_Q1_V1_8197F) +#define BITS_QUEUEMACID_Q1_V1_8197F \ + (BIT_MASK_QUEUEMACID_Q1_V1_8197F << BIT_SHIFT_QUEUEMACID_Q1_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_Q1_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_Q1_V1_8197F)) +#define BIT_GET_QUEUEMACID_Q1_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1_8197F) & \ + BIT_MASK_QUEUEMACID_Q1_V1_8197F) +#define BIT_SET_QUEUEMACID_Q1_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q1_V1_8197F(x) | BIT_QUEUEMACID_Q1_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_Q1_V1_8197F 23 +#define BIT_MASK_QUEUEAC_Q1_V1_8197F 0x3 +#define BIT_QUEUEAC_Q1_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q1_V1_8197F) << BIT_SHIFT_QUEUEAC_Q1_V1_8197F) +#define BITS_QUEUEAC_Q1_V1_8197F \ + (BIT_MASK_QUEUEAC_Q1_V1_8197F << BIT_SHIFT_QUEUEAC_Q1_V1_8197F) +#define BIT_CLEAR_QUEUEAC_Q1_V1_8197F(x) ((x) & (~BITS_QUEUEAC_Q1_V1_8197F)) +#define BIT_GET_QUEUEAC_Q1_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1_8197F) & BIT_MASK_QUEUEAC_Q1_V1_8197F) +#define BIT_SET_QUEUEAC_Q1_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q1_V1_8197F(x) | BIT_QUEUEAC_Q1_V1_8197F(v)) + +#define BIT_TIDEMPTY_Q1_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q1_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_Q1_V2_8197F 0x7ff +#define BIT_TAIL_PKT_Q1_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q1_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_Q1_V2_8197F) +#define BITS_TAIL_PKT_Q1_V2_8197F \ + (BIT_MASK_TAIL_PKT_Q1_V2_8197F << BIT_SHIFT_TAIL_PKT_Q1_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_Q1_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_Q1_V2_8197F)) +#define BIT_GET_TAIL_PKT_Q1_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2_8197F) & \ + BIT_MASK_TAIL_PKT_Q1_V2_8197F) +#define BIT_SET_TAIL_PKT_Q1_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q1_V2_8197F(x) | BIT_TAIL_PKT_Q1_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q1_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_Q1_V1_8197F 0x7ff +#define BIT_HEAD_PKT_Q1_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q1_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_Q1_V1_8197F) +#define BITS_HEAD_PKT_Q1_V1_8197F \ + (BIT_MASK_HEAD_PKT_Q1_V1_8197F << BIT_SHIFT_HEAD_PKT_Q1_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_Q1_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_Q1_V1_8197F)) +#define BIT_GET_HEAD_PKT_Q1_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1_8197F) & \ + BIT_MASK_HEAD_PKT_Q1_V1_8197F) +#define BIT_SET_HEAD_PKT_Q1_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q1_V1_8197F(x) | BIT_HEAD_PKT_Q1_V1_8197F(v)) + +/* 2 REG_Q2_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_Q2_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_Q2_V1_8197F 0x7f +#define BIT_QUEUEMACID_Q2_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q2_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_Q2_V1_8197F) +#define BITS_QUEUEMACID_Q2_V1_8197F \ + (BIT_MASK_QUEUEMACID_Q2_V1_8197F << BIT_SHIFT_QUEUEMACID_Q2_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_Q2_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_Q2_V1_8197F)) +#define BIT_GET_QUEUEMACID_Q2_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1_8197F) & \ + BIT_MASK_QUEUEMACID_Q2_V1_8197F) +#define BIT_SET_QUEUEMACID_Q2_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q2_V1_8197F(x) | BIT_QUEUEMACID_Q2_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_Q2_V1_8197F 23 +#define BIT_MASK_QUEUEAC_Q2_V1_8197F 0x3 +#define BIT_QUEUEAC_Q2_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q2_V1_8197F) << BIT_SHIFT_QUEUEAC_Q2_V1_8197F) +#define BITS_QUEUEAC_Q2_V1_8197F \ + (BIT_MASK_QUEUEAC_Q2_V1_8197F << BIT_SHIFT_QUEUEAC_Q2_V1_8197F) +#define BIT_CLEAR_QUEUEAC_Q2_V1_8197F(x) ((x) & (~BITS_QUEUEAC_Q2_V1_8197F)) +#define BIT_GET_QUEUEAC_Q2_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1_8197F) & BIT_MASK_QUEUEAC_Q2_V1_8197F) +#define BIT_SET_QUEUEAC_Q2_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q2_V1_8197F(x) | BIT_QUEUEAC_Q2_V1_8197F(v)) + +#define BIT_TIDEMPTY_Q2_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q2_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_Q2_V2_8197F 0x7ff +#define BIT_TAIL_PKT_Q2_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q2_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_Q2_V2_8197F) +#define BITS_TAIL_PKT_Q2_V2_8197F \ + (BIT_MASK_TAIL_PKT_Q2_V2_8197F << BIT_SHIFT_TAIL_PKT_Q2_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_Q2_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_Q2_V2_8197F)) +#define BIT_GET_TAIL_PKT_Q2_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2_8197F) & \ + BIT_MASK_TAIL_PKT_Q2_V2_8197F) +#define BIT_SET_TAIL_PKT_Q2_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q2_V2_8197F(x) | BIT_TAIL_PKT_Q2_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q2_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_Q2_V1_8197F 0x7ff +#define BIT_HEAD_PKT_Q2_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q2_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_Q2_V1_8197F) +#define BITS_HEAD_PKT_Q2_V1_8197F \ + (BIT_MASK_HEAD_PKT_Q2_V1_8197F << BIT_SHIFT_HEAD_PKT_Q2_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_Q2_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_Q2_V1_8197F)) +#define BIT_GET_HEAD_PKT_Q2_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1_8197F) & \ + BIT_MASK_HEAD_PKT_Q2_V1_8197F) +#define BIT_SET_HEAD_PKT_Q2_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q2_V1_8197F(x) | BIT_HEAD_PKT_Q2_V1_8197F(v)) + +/* 2 REG_Q3_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_Q3_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_Q3_V1_8197F 0x7f +#define BIT_QUEUEMACID_Q3_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q3_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_Q3_V1_8197F) +#define BITS_QUEUEMACID_Q3_V1_8197F \ + (BIT_MASK_QUEUEMACID_Q3_V1_8197F << BIT_SHIFT_QUEUEMACID_Q3_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_Q3_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_Q3_V1_8197F)) +#define BIT_GET_QUEUEMACID_Q3_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1_8197F) & \ + BIT_MASK_QUEUEMACID_Q3_V1_8197F) +#define BIT_SET_QUEUEMACID_Q3_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q3_V1_8197F(x) | BIT_QUEUEMACID_Q3_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_Q3_V1_8197F 23 +#define BIT_MASK_QUEUEAC_Q3_V1_8197F 0x3 +#define BIT_QUEUEAC_Q3_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q3_V1_8197F) << BIT_SHIFT_QUEUEAC_Q3_V1_8197F) +#define BITS_QUEUEAC_Q3_V1_8197F \ + (BIT_MASK_QUEUEAC_Q3_V1_8197F << BIT_SHIFT_QUEUEAC_Q3_V1_8197F) +#define BIT_CLEAR_QUEUEAC_Q3_V1_8197F(x) ((x) & (~BITS_QUEUEAC_Q3_V1_8197F)) +#define BIT_GET_QUEUEAC_Q3_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1_8197F) & BIT_MASK_QUEUEAC_Q3_V1_8197F) +#define BIT_SET_QUEUEAC_Q3_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q3_V1_8197F(x) | BIT_QUEUEAC_Q3_V1_8197F(v)) + +#define BIT_TIDEMPTY_Q3_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q3_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_Q3_V2_8197F 0x7ff +#define BIT_TAIL_PKT_Q3_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q3_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_Q3_V2_8197F) +#define BITS_TAIL_PKT_Q3_V2_8197F \ + (BIT_MASK_TAIL_PKT_Q3_V2_8197F << BIT_SHIFT_TAIL_PKT_Q3_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_Q3_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_Q3_V2_8197F)) +#define BIT_GET_TAIL_PKT_Q3_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2_8197F) & \ + BIT_MASK_TAIL_PKT_Q3_V2_8197F) +#define BIT_SET_TAIL_PKT_Q3_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q3_V2_8197F(x) | BIT_TAIL_PKT_Q3_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q3_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_Q3_V1_8197F 0x7ff +#define BIT_HEAD_PKT_Q3_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q3_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_Q3_V1_8197F) +#define BITS_HEAD_PKT_Q3_V1_8197F \ + (BIT_MASK_HEAD_PKT_Q3_V1_8197F << BIT_SHIFT_HEAD_PKT_Q3_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_Q3_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_Q3_V1_8197F)) +#define BIT_GET_HEAD_PKT_Q3_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1_8197F) & \ + BIT_MASK_HEAD_PKT_Q3_V1_8197F) +#define BIT_SET_HEAD_PKT_Q3_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q3_V1_8197F(x) | BIT_HEAD_PKT_Q3_V1_8197F(v)) + +/* 2 REG_MGQ_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_MGQ_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_MGQ_V1_8197F 0x7f +#define BIT_QUEUEMACID_MGQ_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_MGQ_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_MGQ_V1_8197F) +#define BITS_QUEUEMACID_MGQ_V1_8197F \ + (BIT_MASK_QUEUEMACID_MGQ_V1_8197F << BIT_SHIFT_QUEUEMACID_MGQ_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_MGQ_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_MGQ_V1_8197F)) +#define BIT_GET_QUEUEMACID_MGQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1_8197F) & \ + BIT_MASK_QUEUEMACID_MGQ_V1_8197F) +#define BIT_SET_QUEUEMACID_MGQ_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_MGQ_V1_8197F(x) | BIT_QUEUEMACID_MGQ_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_MGQ_V1_8197F 23 +#define BIT_MASK_QUEUEAC_MGQ_V1_8197F 0x3 +#define BIT_QUEUEAC_MGQ_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_MGQ_V1_8197F) \ + << BIT_SHIFT_QUEUEAC_MGQ_V1_8197F) +#define BITS_QUEUEAC_MGQ_V1_8197F \ + (BIT_MASK_QUEUEAC_MGQ_V1_8197F << BIT_SHIFT_QUEUEAC_MGQ_V1_8197F) +#define BIT_CLEAR_QUEUEAC_MGQ_V1_8197F(x) ((x) & (~BITS_QUEUEAC_MGQ_V1_8197F)) +#define BIT_GET_QUEUEAC_MGQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1_8197F) & \ + BIT_MASK_QUEUEAC_MGQ_V1_8197F) +#define BIT_SET_QUEUEAC_MGQ_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_MGQ_V1_8197F(x) | BIT_QUEUEAC_MGQ_V1_8197F(v)) + +#define BIT_TIDEMPTY_MGQ_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_MGQ_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_MGQ_V2_8197F 0x7ff +#define BIT_TAIL_PKT_MGQ_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_MGQ_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_MGQ_V2_8197F) +#define BITS_TAIL_PKT_MGQ_V2_8197F \ + (BIT_MASK_TAIL_PKT_MGQ_V2_8197F << BIT_SHIFT_TAIL_PKT_MGQ_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_MGQ_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_MGQ_V2_8197F)) +#define BIT_GET_TAIL_PKT_MGQ_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2_8197F) & \ + BIT_MASK_TAIL_PKT_MGQ_V2_8197F) +#define BIT_SET_TAIL_PKT_MGQ_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_MGQ_V2_8197F(x) | BIT_TAIL_PKT_MGQ_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_MGQ_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_MGQ_V1_8197F 0x7ff +#define BIT_HEAD_PKT_MGQ_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_MGQ_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_MGQ_V1_8197F) +#define BITS_HEAD_PKT_MGQ_V1_8197F \ + (BIT_MASK_HEAD_PKT_MGQ_V1_8197F << BIT_SHIFT_HEAD_PKT_MGQ_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_MGQ_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_MGQ_V1_8197F)) +#define BIT_GET_HEAD_PKT_MGQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1_8197F) & \ + BIT_MASK_HEAD_PKT_MGQ_V1_8197F) +#define BIT_SET_HEAD_PKT_MGQ_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_MGQ_V1_8197F(x) | BIT_HEAD_PKT_MGQ_V1_8197F(v)) + +/* 2 REG_HIQ_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_HIQ_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_HIQ_V1_8197F 0x7f +#define BIT_QUEUEMACID_HIQ_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_HIQ_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_HIQ_V1_8197F) +#define BITS_QUEUEMACID_HIQ_V1_8197F \ + (BIT_MASK_QUEUEMACID_HIQ_V1_8197F << BIT_SHIFT_QUEUEMACID_HIQ_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_HIQ_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_HIQ_V1_8197F)) +#define BIT_GET_QUEUEMACID_HIQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1_8197F) & \ + BIT_MASK_QUEUEMACID_HIQ_V1_8197F) +#define BIT_SET_QUEUEMACID_HIQ_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_HIQ_V1_8197F(x) | BIT_QUEUEMACID_HIQ_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_HIQ_V1_8197F 23 +#define BIT_MASK_QUEUEAC_HIQ_V1_8197F 0x3 +#define BIT_QUEUEAC_HIQ_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_HIQ_V1_8197F) \ + << BIT_SHIFT_QUEUEAC_HIQ_V1_8197F) +#define BITS_QUEUEAC_HIQ_V1_8197F \ + (BIT_MASK_QUEUEAC_HIQ_V1_8197F << BIT_SHIFT_QUEUEAC_HIQ_V1_8197F) +#define BIT_CLEAR_QUEUEAC_HIQ_V1_8197F(x) ((x) & (~BITS_QUEUEAC_HIQ_V1_8197F)) +#define BIT_GET_QUEUEAC_HIQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1_8197F) & \ + BIT_MASK_QUEUEAC_HIQ_V1_8197F) +#define BIT_SET_QUEUEAC_HIQ_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_HIQ_V1_8197F(x) | BIT_QUEUEAC_HIQ_V1_8197F(v)) + +#define BIT_TIDEMPTY_HIQ_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_HIQ_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_HIQ_V2_8197F 0x7ff +#define BIT_TAIL_PKT_HIQ_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_HIQ_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_HIQ_V2_8197F) +#define BITS_TAIL_PKT_HIQ_V2_8197F \ + (BIT_MASK_TAIL_PKT_HIQ_V2_8197F << BIT_SHIFT_TAIL_PKT_HIQ_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_HIQ_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_HIQ_V2_8197F)) +#define BIT_GET_TAIL_PKT_HIQ_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2_8197F) & \ + BIT_MASK_TAIL_PKT_HIQ_V2_8197F) +#define BIT_SET_TAIL_PKT_HIQ_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_HIQ_V2_8197F(x) | BIT_TAIL_PKT_HIQ_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_HIQ_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_HIQ_V1_8197F 0x7ff +#define BIT_HEAD_PKT_HIQ_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_HIQ_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_HIQ_V1_8197F) +#define BITS_HEAD_PKT_HIQ_V1_8197F \ + (BIT_MASK_HEAD_PKT_HIQ_V1_8197F << BIT_SHIFT_HEAD_PKT_HIQ_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_HIQ_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_HIQ_V1_8197F)) +#define BIT_GET_HEAD_PKT_HIQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1_8197F) & \ + BIT_MASK_HEAD_PKT_HIQ_V1_8197F) +#define BIT_SET_HEAD_PKT_HIQ_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_HIQ_V1_8197F(x) | BIT_HEAD_PKT_HIQ_V1_8197F(v)) + +/* 2 REG_BCNQ_INFO_8197F */ + +#define BIT_SHIFT_BCNQ_HEAD_PG_V1_8197F 0 +#define BIT_MASK_BCNQ_HEAD_PG_V1_8197F 0xfff +#define BIT_BCNQ_HEAD_PG_V1_8197F(x) \ + (((x) & BIT_MASK_BCNQ_HEAD_PG_V1_8197F) \ + << BIT_SHIFT_BCNQ_HEAD_PG_V1_8197F) +#define BITS_BCNQ_HEAD_PG_V1_8197F \ + (BIT_MASK_BCNQ_HEAD_PG_V1_8197F << BIT_SHIFT_BCNQ_HEAD_PG_V1_8197F) +#define BIT_CLEAR_BCNQ_HEAD_PG_V1_8197F(x) ((x) & (~BITS_BCNQ_HEAD_PG_V1_8197F)) +#define BIT_GET_BCNQ_HEAD_PG_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1_8197F) & \ + BIT_MASK_BCNQ_HEAD_PG_V1_8197F) +#define BIT_SET_BCNQ_HEAD_PG_V1_8197F(x, v) \ + (BIT_CLEAR_BCNQ_HEAD_PG_V1_8197F(x) | BIT_BCNQ_HEAD_PG_V1_8197F(v)) + +/* 2 REG_TXPKT_EMPTY_8197F */ +#define BIT_BCNQ_EMPTY_8197F BIT(11) +#define BIT_HQQ_EMPTY_8197F BIT(10) +#define BIT_MQQ_EMPTY_8197F BIT(9) +#define BIT_MGQ_CPU_EMPTY_8197F BIT(8) +#define BIT_AC7Q_EMPTY_8197F BIT(7) +#define BIT_AC6Q_EMPTY_8197F BIT(6) +#define BIT_AC5Q_EMPTY_8197F BIT(5) +#define BIT_AC4Q_EMPTY_8197F BIT(4) +#define BIT_AC3Q_EMPTY_8197F BIT(3) +#define BIT_AC2Q_EMPTY_8197F BIT(2) +#define BIT_AC1Q_EMPTY_8197F BIT(1) +#define BIT_AC0Q_EMPTY_8197F BIT(0) + +/* 2 REG_CPU_MGQ_INFO_8197F */ +#define BIT_BCN1_POLL_8197F BIT(30) +#define BIT_CPUMGT_POLL_8197F BIT(29) +#define BIT_BCN_POLL_8197F BIT(28) +#define BIT_CPUMGQ_FW_NUM_V1_8197F BIT(12) + +#define BIT_SHIFT_FW_FREE_TAIL_V1_8197F 0 +#define BIT_MASK_FW_FREE_TAIL_V1_8197F 0xfff +#define BIT_FW_FREE_TAIL_V1_8197F(x) \ + (((x) & BIT_MASK_FW_FREE_TAIL_V1_8197F) \ + << BIT_SHIFT_FW_FREE_TAIL_V1_8197F) +#define BITS_FW_FREE_TAIL_V1_8197F \ + (BIT_MASK_FW_FREE_TAIL_V1_8197F << BIT_SHIFT_FW_FREE_TAIL_V1_8197F) +#define BIT_CLEAR_FW_FREE_TAIL_V1_8197F(x) ((x) & (~BITS_FW_FREE_TAIL_V1_8197F)) +#define BIT_GET_FW_FREE_TAIL_V1_8197F(x) \ + (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1_8197F) & \ + BIT_MASK_FW_FREE_TAIL_V1_8197F) +#define BIT_SET_FW_FREE_TAIL_V1_8197F(x, v) \ + (BIT_CLEAR_FW_FREE_TAIL_V1_8197F(x) | BIT_FW_FREE_TAIL_V1_8197F(v)) + +/* 2 REG_FWHW_TXQ_CTRL_8197F */ +#define BIT_RTS_LIMIT_IN_OFDM_8197F BIT(23) +#define BIT_EN_BCNQ_DL_8197F BIT(22) +#define BIT_EN_RD_RESP_NAV_BK_8197F BIT(21) +#define BIT_EN_WR_FREE_TAIL_8197F BIT(20) + +#define BIT_SHIFT_EN_QUEUE_RPT_8197F 8 +#define BIT_MASK_EN_QUEUE_RPT_8197F 0xff +#define BIT_EN_QUEUE_RPT_8197F(x) \ + (((x) & BIT_MASK_EN_QUEUE_RPT_8197F) << BIT_SHIFT_EN_QUEUE_RPT_8197F) +#define BITS_EN_QUEUE_RPT_8197F \ + (BIT_MASK_EN_QUEUE_RPT_8197F << BIT_SHIFT_EN_QUEUE_RPT_8197F) +#define BIT_CLEAR_EN_QUEUE_RPT_8197F(x) ((x) & (~BITS_EN_QUEUE_RPT_8197F)) +#define BIT_GET_EN_QUEUE_RPT_8197F(x) \ + (((x) >> BIT_SHIFT_EN_QUEUE_RPT_8197F) & BIT_MASK_EN_QUEUE_RPT_8197F) +#define BIT_SET_EN_QUEUE_RPT_8197F(x, v) \ + (BIT_CLEAR_EN_QUEUE_RPT_8197F(x) | BIT_EN_QUEUE_RPT_8197F(v)) + +#define BIT_EN_RTY_BK_8197F BIT(7) +#define BIT_EN_USE_INI_RAT_8197F BIT(6) +#define BIT_EN_RTS_NAV_BK_8197F BIT(5) +#define BIT_DIS_SSN_CHECK_8197F BIT(4) +#define BIT_MACID_MATCH_RTS_8197F BIT(3) +#define BIT_EN_BCN_TRXRPT_V1_8197F BIT(2) +#define BIT_R_EN_FTMRPT_8197F BIT(1) +#define BIT_R_BMC_NAV_PROTECT_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT__R_EN_RTY_BK_COD_8197F BIT(2) + +#define BIT_SHIFT__R_DATA_FALLBACK_SEL_8197F 0 +#define BIT_MASK__R_DATA_FALLBACK_SEL_8197F 0x3 +#define BIT__R_DATA_FALLBACK_SEL_8197F(x) \ + (((x) & BIT_MASK__R_DATA_FALLBACK_SEL_8197F) \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8197F) +#define BITS__R_DATA_FALLBACK_SEL_8197F \ + (BIT_MASK__R_DATA_FALLBACK_SEL_8197F \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8197F) +#define BIT_CLEAR__R_DATA_FALLBACK_SEL_8197F(x) \ + ((x) & (~BITS__R_DATA_FALLBACK_SEL_8197F)) +#define BIT_GET__R_DATA_FALLBACK_SEL_8197F(x) \ + (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL_8197F) & \ + BIT_MASK__R_DATA_FALLBACK_SEL_8197F) +#define BIT_SET__R_DATA_FALLBACK_SEL_8197F(x, v) \ + (BIT_CLEAR__R_DATA_FALLBACK_SEL_8197F(x) | \ + BIT__R_DATA_FALLBACK_SEL_8197F(v)) + +/* 2 REG_BCNQ_BDNY_V1_8197F */ + +#define BIT_SHIFT_BCNQ_PGBNDY_V1_8197F 0 +#define BIT_MASK_BCNQ_PGBNDY_V1_8197F 0xfff +#define BIT_BCNQ_PGBNDY_V1_8197F(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_V1_8197F) \ + << BIT_SHIFT_BCNQ_PGBNDY_V1_8197F) +#define BITS_BCNQ_PGBNDY_V1_8197F \ + (BIT_MASK_BCNQ_PGBNDY_V1_8197F << BIT_SHIFT_BCNQ_PGBNDY_V1_8197F) +#define BIT_CLEAR_BCNQ_PGBNDY_V1_8197F(x) ((x) & (~BITS_BCNQ_PGBNDY_V1_8197F)) +#define BIT_GET_BCNQ_PGBNDY_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1_8197F) & \ + BIT_MASK_BCNQ_PGBNDY_V1_8197F) +#define BIT_SET_BCNQ_PGBNDY_V1_8197F(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_V1_8197F(x) | BIT_BCNQ_PGBNDY_V1_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_LIFETIME_EN_8197F */ +#define BIT_BT_INT_CPU_8197F BIT(7) +#define BIT_BT_INT_PTA_8197F BIT(6) +#define BIT_EN_CTRL_RTYBIT_8197F BIT(4) +#define BIT_LIFETIME_BK_EN_8197F BIT(3) +#define BIT_LIFETIME_BE_EN_8197F BIT(2) +#define BIT_LIFETIME_VI_EN_8197F BIT(1) +#define BIT_LIFETIME_VO_EN_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SPEC_SIFS_8197F */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8197F 8 +#define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8197F 0xff +#define BIT_SPEC_SIFS_OFDM_PTCL_8197F(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8197F) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8197F) +#define BITS_SPEC_SIFS_OFDM_PTCL_8197F \ + (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8197F \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8197F) +#define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8197F(x) \ + ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8197F)) +#define BIT_GET_SPEC_SIFS_OFDM_PTCL_8197F(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8197F) & \ + BIT_MASK_SPEC_SIFS_OFDM_PTCL_8197F) +#define BIT_SET_SPEC_SIFS_OFDM_PTCL_8197F(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8197F(x) | \ + BIT_SPEC_SIFS_OFDM_PTCL_8197F(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8197F 0 +#define BIT_MASK_SPEC_SIFS_CCK_PTCL_8197F 0xff +#define BIT_SPEC_SIFS_CCK_PTCL_8197F(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8197F) \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8197F) +#define BITS_SPEC_SIFS_CCK_PTCL_8197F \ + (BIT_MASK_SPEC_SIFS_CCK_PTCL_8197F \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8197F) +#define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8197F(x) \ + ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8197F)) +#define BIT_GET_SPEC_SIFS_CCK_PTCL_8197F(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8197F) & \ + BIT_MASK_SPEC_SIFS_CCK_PTCL_8197F) +#define BIT_SET_SPEC_SIFS_CCK_PTCL_8197F(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8197F(x) | \ + BIT_SPEC_SIFS_CCK_PTCL_8197F(v)) + +/* 2 REG_RETRY_LIMIT_8197F */ + +#define BIT_SHIFT_SRL_8197F 8 +#define BIT_MASK_SRL_8197F 0x3f +#define BIT_SRL_8197F(x) (((x) & BIT_MASK_SRL_8197F) << BIT_SHIFT_SRL_8197F) +#define BITS_SRL_8197F (BIT_MASK_SRL_8197F << BIT_SHIFT_SRL_8197F) +#define BIT_CLEAR_SRL_8197F(x) ((x) & (~BITS_SRL_8197F)) +#define BIT_GET_SRL_8197F(x) (((x) >> BIT_SHIFT_SRL_8197F) & BIT_MASK_SRL_8197F) +#define BIT_SET_SRL_8197F(x, v) (BIT_CLEAR_SRL_8197F(x) | BIT_SRL_8197F(v)) + +#define BIT_SHIFT_LRL_8197F 0 +#define BIT_MASK_LRL_8197F 0x3f +#define BIT_LRL_8197F(x) (((x) & BIT_MASK_LRL_8197F) << BIT_SHIFT_LRL_8197F) +#define BITS_LRL_8197F (BIT_MASK_LRL_8197F << BIT_SHIFT_LRL_8197F) +#define BIT_CLEAR_LRL_8197F(x) ((x) & (~BITS_LRL_8197F)) +#define BIT_GET_LRL_8197F(x) (((x) >> BIT_SHIFT_LRL_8197F) & BIT_MASK_LRL_8197F) +#define BIT_SET_LRL_8197F(x, v) (BIT_CLEAR_LRL_8197F(x) | BIT_LRL_8197F(v)) + +/* 2 REG_TXBF_CTRL_8197F */ +#define BIT_R_ENABLE_NDPA_8197F BIT(31) +#define BIT_USE_NDPA_PARAMETER_8197F BIT(30) +#define BIT_R_PROP_TXBF_8197F BIT(29) +#define BIT_R_EN_NDPA_INT_8197F BIT(28) +#define BIT_R_TXBF1_80M_8197F BIT(27) +#define BIT_R_TXBF1_40M_8197F BIT(26) +#define BIT_R_TXBF1_20M_8197F BIT(25) + +#define BIT_SHIFT_R_TXBF1_AID_8197F 16 +#define BIT_MASK_R_TXBF1_AID_8197F 0x1ff +#define BIT_R_TXBF1_AID_8197F(x) \ + (((x) & BIT_MASK_R_TXBF1_AID_8197F) << BIT_SHIFT_R_TXBF1_AID_8197F) +#define BITS_R_TXBF1_AID_8197F \ + (BIT_MASK_R_TXBF1_AID_8197F << BIT_SHIFT_R_TXBF1_AID_8197F) +#define BIT_CLEAR_R_TXBF1_AID_8197F(x) ((x) & (~BITS_R_TXBF1_AID_8197F)) +#define BIT_GET_R_TXBF1_AID_8197F(x) \ + (((x) >> BIT_SHIFT_R_TXBF1_AID_8197F) & BIT_MASK_R_TXBF1_AID_8197F) +#define BIT_SET_R_TXBF1_AID_8197F(x, v) \ + (BIT_CLEAR_R_TXBF1_AID_8197F(x) | BIT_R_TXBF1_AID_8197F(v)) + +#define BIT_DIS_NDP_BFEN_8197F BIT(15) +#define BIT_R_TXBCN_NOBLOCK_NDP_8197F BIT(14) +#define BIT_R_TXBF0_80M_8197F BIT(11) +#define BIT_R_TXBF0_40M_8197F BIT(10) +#define BIT_R_TXBF0_20M_8197F BIT(9) + +#define BIT_SHIFT_R_TXBF0_AID_8197F 0 +#define BIT_MASK_R_TXBF0_AID_8197F 0x1ff +#define BIT_R_TXBF0_AID_8197F(x) \ + (((x) & BIT_MASK_R_TXBF0_AID_8197F) << BIT_SHIFT_R_TXBF0_AID_8197F) +#define BITS_R_TXBF0_AID_8197F \ + (BIT_MASK_R_TXBF0_AID_8197F << BIT_SHIFT_R_TXBF0_AID_8197F) +#define BIT_CLEAR_R_TXBF0_AID_8197F(x) ((x) & (~BITS_R_TXBF0_AID_8197F)) +#define BIT_GET_R_TXBF0_AID_8197F(x) \ + (((x) >> BIT_SHIFT_R_TXBF0_AID_8197F) & BIT_MASK_R_TXBF0_AID_8197F) +#define BIT_SET_R_TXBF0_AID_8197F(x, v) \ + (BIT_CLEAR_R_TXBF0_AID_8197F(x) | BIT_R_TXBF0_AID_8197F(v)) + +/* 2 REG_DARFRC_8197F */ + +#define BIT_SHIFT_DARF_RC8_V2_8197F (56 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC8_V2_8197F 0x3f +#define BIT_DARF_RC8_V2_8197F(x) \ + (((x) & BIT_MASK_DARF_RC8_V2_8197F) << BIT_SHIFT_DARF_RC8_V2_8197F) +#define BITS_DARF_RC8_V2_8197F \ + (BIT_MASK_DARF_RC8_V2_8197F << BIT_SHIFT_DARF_RC8_V2_8197F) +#define BIT_CLEAR_DARF_RC8_V2_8197F(x) ((x) & (~BITS_DARF_RC8_V2_8197F)) +#define BIT_GET_DARF_RC8_V2_8197F(x) \ + (((x) >> BIT_SHIFT_DARF_RC8_V2_8197F) & BIT_MASK_DARF_RC8_V2_8197F) +#define BIT_SET_DARF_RC8_V2_8197F(x, v) \ + (BIT_CLEAR_DARF_RC8_V2_8197F(x) | BIT_DARF_RC8_V2_8197F(v)) + +#define BIT_SHIFT_DARF_RC7_V2_8197F (48 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC7_V2_8197F 0x3f +#define BIT_DARF_RC7_V2_8197F(x) \ + (((x) & BIT_MASK_DARF_RC7_V2_8197F) << BIT_SHIFT_DARF_RC7_V2_8197F) +#define BITS_DARF_RC7_V2_8197F \ + (BIT_MASK_DARF_RC7_V2_8197F << BIT_SHIFT_DARF_RC7_V2_8197F) +#define BIT_CLEAR_DARF_RC7_V2_8197F(x) ((x) & (~BITS_DARF_RC7_V2_8197F)) +#define BIT_GET_DARF_RC7_V2_8197F(x) \ + (((x) >> BIT_SHIFT_DARF_RC7_V2_8197F) & BIT_MASK_DARF_RC7_V2_8197F) +#define BIT_SET_DARF_RC7_V2_8197F(x, v) \ + (BIT_CLEAR_DARF_RC7_V2_8197F(x) | BIT_DARF_RC7_V2_8197F(v)) + +#define BIT_SHIFT_DARF_RC6_V2_8197F (40 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC6_V2_8197F 0x3f +#define BIT_DARF_RC6_V2_8197F(x) \ + (((x) & BIT_MASK_DARF_RC6_V2_8197F) << BIT_SHIFT_DARF_RC6_V2_8197F) +#define BITS_DARF_RC6_V2_8197F \ + (BIT_MASK_DARF_RC6_V2_8197F << BIT_SHIFT_DARF_RC6_V2_8197F) +#define BIT_CLEAR_DARF_RC6_V2_8197F(x) ((x) & (~BITS_DARF_RC6_V2_8197F)) +#define BIT_GET_DARF_RC6_V2_8197F(x) \ + (((x) >> BIT_SHIFT_DARF_RC6_V2_8197F) & BIT_MASK_DARF_RC6_V2_8197F) +#define BIT_SET_DARF_RC6_V2_8197F(x, v) \ + (BIT_CLEAR_DARF_RC6_V2_8197F(x) | BIT_DARF_RC6_V2_8197F(v)) + +#define BIT_SHIFT_DARF_RC5_V2_8197F (32 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC5_V2_8197F 0x3f +#define BIT_DARF_RC5_V2_8197F(x) \ + (((x) & BIT_MASK_DARF_RC5_V2_8197F) << BIT_SHIFT_DARF_RC5_V2_8197F) +#define BITS_DARF_RC5_V2_8197F \ + (BIT_MASK_DARF_RC5_V2_8197F << BIT_SHIFT_DARF_RC5_V2_8197F) +#define BIT_CLEAR_DARF_RC5_V2_8197F(x) ((x) & (~BITS_DARF_RC5_V2_8197F)) +#define BIT_GET_DARF_RC5_V2_8197F(x) \ + (((x) >> BIT_SHIFT_DARF_RC5_V2_8197F) & BIT_MASK_DARF_RC5_V2_8197F) +#define BIT_SET_DARF_RC5_V2_8197F(x, v) \ + (BIT_CLEAR_DARF_RC5_V2_8197F(x) | BIT_DARF_RC5_V2_8197F(v)) + +#define BIT_SHIFT_DARF_RC4_V1_8197F 24 +#define BIT_MASK_DARF_RC4_V1_8197F 0x3f +#define BIT_DARF_RC4_V1_8197F(x) \ + (((x) & BIT_MASK_DARF_RC4_V1_8197F) << BIT_SHIFT_DARF_RC4_V1_8197F) +#define BITS_DARF_RC4_V1_8197F \ + (BIT_MASK_DARF_RC4_V1_8197F << BIT_SHIFT_DARF_RC4_V1_8197F) +#define BIT_CLEAR_DARF_RC4_V1_8197F(x) ((x) & (~BITS_DARF_RC4_V1_8197F)) +#define BIT_GET_DARF_RC4_V1_8197F(x) \ + (((x) >> BIT_SHIFT_DARF_RC4_V1_8197F) & BIT_MASK_DARF_RC4_V1_8197F) +#define BIT_SET_DARF_RC4_V1_8197F(x, v) \ + (BIT_CLEAR_DARF_RC4_V1_8197F(x) | BIT_DARF_RC4_V1_8197F(v)) + +#define BIT_SHIFT_DARF_RC3_V1_8197F 16 +#define BIT_MASK_DARF_RC3_V1_8197F 0x3f +#define BIT_DARF_RC3_V1_8197F(x) \ + (((x) & BIT_MASK_DARF_RC3_V1_8197F) << BIT_SHIFT_DARF_RC3_V1_8197F) +#define BITS_DARF_RC3_V1_8197F \ + (BIT_MASK_DARF_RC3_V1_8197F << BIT_SHIFT_DARF_RC3_V1_8197F) +#define BIT_CLEAR_DARF_RC3_V1_8197F(x) ((x) & (~BITS_DARF_RC3_V1_8197F)) +#define BIT_GET_DARF_RC3_V1_8197F(x) \ + (((x) >> BIT_SHIFT_DARF_RC3_V1_8197F) & BIT_MASK_DARF_RC3_V1_8197F) +#define BIT_SET_DARF_RC3_V1_8197F(x, v) \ + (BIT_CLEAR_DARF_RC3_V1_8197F(x) | BIT_DARF_RC3_V1_8197F(v)) + +#define BIT_SHIFT_DARF_RC2_V1_8197F 8 +#define BIT_MASK_DARF_RC2_V1_8197F 0x3f +#define BIT_DARF_RC2_V1_8197F(x) \ + (((x) & BIT_MASK_DARF_RC2_V1_8197F) << BIT_SHIFT_DARF_RC2_V1_8197F) +#define BITS_DARF_RC2_V1_8197F \ + (BIT_MASK_DARF_RC2_V1_8197F << BIT_SHIFT_DARF_RC2_V1_8197F) +#define BIT_CLEAR_DARF_RC2_V1_8197F(x) ((x) & (~BITS_DARF_RC2_V1_8197F)) +#define BIT_GET_DARF_RC2_V1_8197F(x) \ + (((x) >> BIT_SHIFT_DARF_RC2_V1_8197F) & BIT_MASK_DARF_RC2_V1_8197F) +#define BIT_SET_DARF_RC2_V1_8197F(x, v) \ + (BIT_CLEAR_DARF_RC2_V1_8197F(x) | BIT_DARF_RC2_V1_8197F(v)) + +#define BIT_SHIFT_DARF_RC1_V1_8197F 0 +#define BIT_MASK_DARF_RC1_V1_8197F 0x3f +#define BIT_DARF_RC1_V1_8197F(x) \ + (((x) & BIT_MASK_DARF_RC1_V1_8197F) << BIT_SHIFT_DARF_RC1_V1_8197F) +#define BITS_DARF_RC1_V1_8197F \ + (BIT_MASK_DARF_RC1_V1_8197F << BIT_SHIFT_DARF_RC1_V1_8197F) +#define BIT_CLEAR_DARF_RC1_V1_8197F(x) ((x) & (~BITS_DARF_RC1_V1_8197F)) +#define BIT_GET_DARF_RC1_V1_8197F(x) \ + (((x) >> BIT_SHIFT_DARF_RC1_V1_8197F) & BIT_MASK_DARF_RC1_V1_8197F) +#define BIT_SET_DARF_RC1_V1_8197F(x, v) \ + (BIT_CLEAR_DARF_RC1_V1_8197F(x) | BIT_DARF_RC1_V1_8197F(v)) + +/* 2 REG_RARFRC_8197F */ + +#define BIT_SHIFT_RARF_RC8_8197F (56 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC8_8197F 0x1f +#define BIT_RARF_RC8_8197F(x) \ + (((x) & BIT_MASK_RARF_RC8_8197F) << BIT_SHIFT_RARF_RC8_8197F) +#define BITS_RARF_RC8_8197F \ + (BIT_MASK_RARF_RC8_8197F << BIT_SHIFT_RARF_RC8_8197F) +#define BIT_CLEAR_RARF_RC8_8197F(x) ((x) & (~BITS_RARF_RC8_8197F)) +#define BIT_GET_RARF_RC8_8197F(x) \ + (((x) >> BIT_SHIFT_RARF_RC8_8197F) & BIT_MASK_RARF_RC8_8197F) +#define BIT_SET_RARF_RC8_8197F(x, v) \ + (BIT_CLEAR_RARF_RC8_8197F(x) | BIT_RARF_RC8_8197F(v)) + +#define BIT_SHIFT_RARF_RC7_8197F (48 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC7_8197F 0x1f +#define BIT_RARF_RC7_8197F(x) \ + (((x) & BIT_MASK_RARF_RC7_8197F) << BIT_SHIFT_RARF_RC7_8197F) +#define BITS_RARF_RC7_8197F \ + (BIT_MASK_RARF_RC7_8197F << BIT_SHIFT_RARF_RC7_8197F) +#define BIT_CLEAR_RARF_RC7_8197F(x) ((x) & (~BITS_RARF_RC7_8197F)) +#define BIT_GET_RARF_RC7_8197F(x) \ + (((x) >> BIT_SHIFT_RARF_RC7_8197F) & BIT_MASK_RARF_RC7_8197F) +#define BIT_SET_RARF_RC7_8197F(x, v) \ + (BIT_CLEAR_RARF_RC7_8197F(x) | BIT_RARF_RC7_8197F(v)) + +#define BIT_SHIFT_RARF_RC6_8197F (40 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC6_8197F 0x1f +#define BIT_RARF_RC6_8197F(x) \ + (((x) & BIT_MASK_RARF_RC6_8197F) << BIT_SHIFT_RARF_RC6_8197F) +#define BITS_RARF_RC6_8197F \ + (BIT_MASK_RARF_RC6_8197F << BIT_SHIFT_RARF_RC6_8197F) +#define BIT_CLEAR_RARF_RC6_8197F(x) ((x) & (~BITS_RARF_RC6_8197F)) +#define BIT_GET_RARF_RC6_8197F(x) \ + (((x) >> BIT_SHIFT_RARF_RC6_8197F) & BIT_MASK_RARF_RC6_8197F) +#define BIT_SET_RARF_RC6_8197F(x, v) \ + (BIT_CLEAR_RARF_RC6_8197F(x) | BIT_RARF_RC6_8197F(v)) + +#define BIT_SHIFT_RARF_RC5_8197F (32 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC5_8197F 0x1f +#define BIT_RARF_RC5_8197F(x) \ + (((x) & BIT_MASK_RARF_RC5_8197F) << BIT_SHIFT_RARF_RC5_8197F) +#define BITS_RARF_RC5_8197F \ + (BIT_MASK_RARF_RC5_8197F << BIT_SHIFT_RARF_RC5_8197F) +#define BIT_CLEAR_RARF_RC5_8197F(x) ((x) & (~BITS_RARF_RC5_8197F)) +#define BIT_GET_RARF_RC5_8197F(x) \ + (((x) >> BIT_SHIFT_RARF_RC5_8197F) & BIT_MASK_RARF_RC5_8197F) +#define BIT_SET_RARF_RC5_8197F(x, v) \ + (BIT_CLEAR_RARF_RC5_8197F(x) | BIT_RARF_RC5_8197F(v)) + +#define BIT_SHIFT_RARF_RC4_8197F 24 +#define BIT_MASK_RARF_RC4_8197F 0x1f +#define BIT_RARF_RC4_8197F(x) \ + (((x) & BIT_MASK_RARF_RC4_8197F) << BIT_SHIFT_RARF_RC4_8197F) +#define BITS_RARF_RC4_8197F \ + (BIT_MASK_RARF_RC4_8197F << BIT_SHIFT_RARF_RC4_8197F) +#define BIT_CLEAR_RARF_RC4_8197F(x) ((x) & (~BITS_RARF_RC4_8197F)) +#define BIT_GET_RARF_RC4_8197F(x) \ + (((x) >> BIT_SHIFT_RARF_RC4_8197F) & BIT_MASK_RARF_RC4_8197F) +#define BIT_SET_RARF_RC4_8197F(x, v) \ + (BIT_CLEAR_RARF_RC4_8197F(x) | BIT_RARF_RC4_8197F(v)) + +#define BIT_SHIFT_RARF_RC3_8197F 16 +#define BIT_MASK_RARF_RC3_8197F 0x1f +#define BIT_RARF_RC3_8197F(x) \ + (((x) & BIT_MASK_RARF_RC3_8197F) << BIT_SHIFT_RARF_RC3_8197F) +#define BITS_RARF_RC3_8197F \ + (BIT_MASK_RARF_RC3_8197F << BIT_SHIFT_RARF_RC3_8197F) +#define BIT_CLEAR_RARF_RC3_8197F(x) ((x) & (~BITS_RARF_RC3_8197F)) +#define BIT_GET_RARF_RC3_8197F(x) \ + (((x) >> BIT_SHIFT_RARF_RC3_8197F) & BIT_MASK_RARF_RC3_8197F) +#define BIT_SET_RARF_RC3_8197F(x, v) \ + (BIT_CLEAR_RARF_RC3_8197F(x) | BIT_RARF_RC3_8197F(v)) + +#define BIT_SHIFT_RARF_RC2_8197F 8 +#define BIT_MASK_RARF_RC2_8197F 0x1f +#define BIT_RARF_RC2_8197F(x) \ + (((x) & BIT_MASK_RARF_RC2_8197F) << BIT_SHIFT_RARF_RC2_8197F) +#define BITS_RARF_RC2_8197F \ + (BIT_MASK_RARF_RC2_8197F << BIT_SHIFT_RARF_RC2_8197F) +#define BIT_CLEAR_RARF_RC2_8197F(x) ((x) & (~BITS_RARF_RC2_8197F)) +#define BIT_GET_RARF_RC2_8197F(x) \ + (((x) >> BIT_SHIFT_RARF_RC2_8197F) & BIT_MASK_RARF_RC2_8197F) +#define BIT_SET_RARF_RC2_8197F(x, v) \ + (BIT_CLEAR_RARF_RC2_8197F(x) | BIT_RARF_RC2_8197F(v)) + +#define BIT_SHIFT_RARF_RC1_8197F 0 +#define BIT_MASK_RARF_RC1_8197F 0x1f +#define BIT_RARF_RC1_8197F(x) \ + (((x) & BIT_MASK_RARF_RC1_8197F) << BIT_SHIFT_RARF_RC1_8197F) +#define BITS_RARF_RC1_8197F \ + (BIT_MASK_RARF_RC1_8197F << BIT_SHIFT_RARF_RC1_8197F) +#define BIT_CLEAR_RARF_RC1_8197F(x) ((x) & (~BITS_RARF_RC1_8197F)) +#define BIT_GET_RARF_RC1_8197F(x) \ + (((x) >> BIT_SHIFT_RARF_RC1_8197F) & BIT_MASK_RARF_RC1_8197F) +#define BIT_SET_RARF_RC1_8197F(x, v) \ + (BIT_CLEAR_RARF_RC1_8197F(x) | BIT_RARF_RC1_8197F(v)) + +/* 2 REG_RRSR_8197F */ +#define BIT_EN_VHTBW_FALL_8197F BIT(31) +#define BIT_EN_HTBW_FALL_8197F BIT(30) + +#define BIT_SHIFT_RRSR_RSC_8197F 21 +#define BIT_MASK_RRSR_RSC_8197F 0x3 +#define BIT_RRSR_RSC_8197F(x) \ + (((x) & BIT_MASK_RRSR_RSC_8197F) << BIT_SHIFT_RRSR_RSC_8197F) +#define BITS_RRSR_RSC_8197F \ + (BIT_MASK_RRSR_RSC_8197F << BIT_SHIFT_RRSR_RSC_8197F) +#define BIT_CLEAR_RRSR_RSC_8197F(x) ((x) & (~BITS_RRSR_RSC_8197F)) +#define BIT_GET_RRSR_RSC_8197F(x) \ + (((x) >> BIT_SHIFT_RRSR_RSC_8197F) & BIT_MASK_RRSR_RSC_8197F) +#define BIT_SET_RRSR_RSC_8197F(x, v) \ + (BIT_CLEAR_RRSR_RSC_8197F(x) | BIT_RRSR_RSC_8197F(v)) + +#define BIT_RRSR_BW_8197F BIT(20) + +#define BIT_SHIFT_RRSC_BITMAP_8197F 0 +#define BIT_MASK_RRSC_BITMAP_8197F 0xfffff +#define BIT_RRSC_BITMAP_8197F(x) \ + (((x) & BIT_MASK_RRSC_BITMAP_8197F) << BIT_SHIFT_RRSC_BITMAP_8197F) +#define BITS_RRSC_BITMAP_8197F \ + (BIT_MASK_RRSC_BITMAP_8197F << BIT_SHIFT_RRSC_BITMAP_8197F) +#define BIT_CLEAR_RRSC_BITMAP_8197F(x) ((x) & (~BITS_RRSC_BITMAP_8197F)) +#define BIT_GET_RRSC_BITMAP_8197F(x) \ + (((x) >> BIT_SHIFT_RRSC_BITMAP_8197F) & BIT_MASK_RRSC_BITMAP_8197F) +#define BIT_SET_RRSC_BITMAP_8197F(x, v) \ + (BIT_CLEAR_RRSC_BITMAP_8197F(x) | BIT_RRSC_BITMAP_8197F(v)) + +/* 2 REG_ARFR0_8197F */ + +#define BIT_SHIFT_ARFR0_V1_8197F 0 +#define BIT_MASK_ARFR0_V1_8197F 0xffffffffffffffffL +#define BIT_ARFR0_V1_8197F(x) \ + (((x) & BIT_MASK_ARFR0_V1_8197F) << BIT_SHIFT_ARFR0_V1_8197F) +#define BITS_ARFR0_V1_8197F \ + (BIT_MASK_ARFR0_V1_8197F << BIT_SHIFT_ARFR0_V1_8197F) +#define BIT_CLEAR_ARFR0_V1_8197F(x) ((x) & (~BITS_ARFR0_V1_8197F)) +#define BIT_GET_ARFR0_V1_8197F(x) \ + (((x) >> BIT_SHIFT_ARFR0_V1_8197F) & BIT_MASK_ARFR0_V1_8197F) +#define BIT_SET_ARFR0_V1_8197F(x, v) \ + (BIT_CLEAR_ARFR0_V1_8197F(x) | BIT_ARFR0_V1_8197F(v)) + +/* 2 REG_ARFR1_V1_8197F */ + +#define BIT_SHIFT_ARFR1_V1_8197F 0 +#define BIT_MASK_ARFR1_V1_8197F 0xffffffffffffffffL +#define BIT_ARFR1_V1_8197F(x) \ + (((x) & BIT_MASK_ARFR1_V1_8197F) << BIT_SHIFT_ARFR1_V1_8197F) +#define BITS_ARFR1_V1_8197F \ + (BIT_MASK_ARFR1_V1_8197F << BIT_SHIFT_ARFR1_V1_8197F) +#define BIT_CLEAR_ARFR1_V1_8197F(x) ((x) & (~BITS_ARFR1_V1_8197F)) +#define BIT_GET_ARFR1_V1_8197F(x) \ + (((x) >> BIT_SHIFT_ARFR1_V1_8197F) & BIT_MASK_ARFR1_V1_8197F) +#define BIT_SET_ARFR1_V1_8197F(x, v) \ + (BIT_CLEAR_ARFR1_V1_8197F(x) | BIT_ARFR1_V1_8197F(v)) + +/* 2 REG_CCK_CHECK_8197F */ +#define BIT_CHECK_CCK_EN_8197F BIT(7) +#define BIT_EN_BCN_PKT_REL_8197F BIT(6) +#define BIT_BCN_PORT_SEL_8197F BIT(5) +#define BIT_MOREDATA_BYPASS_8197F BIT(4) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_8197F BIT(3) +#define BIT_R_EN_SET_MOREDATA_8197F BIT(2) +#define BIT__R_DIS_CLEAR_MACID_RELEASE_8197F BIT(1) +#define BIT__R_MACID_RELEASE_EN_8197F BIT(0) + +/* 2 REG_AMPDU_MAX_TIME_V1_8197F */ + +#define BIT_SHIFT_AMPDU_MAX_TIME_8197F 0 +#define BIT_MASK_AMPDU_MAX_TIME_8197F 0xff +#define BIT_AMPDU_MAX_TIME_8197F(x) \ + (((x) & BIT_MASK_AMPDU_MAX_TIME_8197F) \ + << BIT_SHIFT_AMPDU_MAX_TIME_8197F) +#define BITS_AMPDU_MAX_TIME_8197F \ + (BIT_MASK_AMPDU_MAX_TIME_8197F << BIT_SHIFT_AMPDU_MAX_TIME_8197F) +#define BIT_CLEAR_AMPDU_MAX_TIME_8197F(x) ((x) & (~BITS_AMPDU_MAX_TIME_8197F)) +#define BIT_GET_AMPDU_MAX_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8197F) & \ + BIT_MASK_AMPDU_MAX_TIME_8197F) +#define BIT_SET_AMPDU_MAX_TIME_8197F(x, v) \ + (BIT_CLEAR_AMPDU_MAX_TIME_8197F(x) | BIT_AMPDU_MAX_TIME_8197F(v)) + +/* 2 REG_BCNQ1_BDNY_V1_8197F */ + +#define BIT_SHIFT_BCNQ1_PGBNDY_V1_8197F 0 +#define BIT_MASK_BCNQ1_PGBNDY_V1_8197F 0xfff +#define BIT_BCNQ1_PGBNDY_V1_8197F(x) \ + (((x) & BIT_MASK_BCNQ1_PGBNDY_V1_8197F) \ + << BIT_SHIFT_BCNQ1_PGBNDY_V1_8197F) +#define BITS_BCNQ1_PGBNDY_V1_8197F \ + (BIT_MASK_BCNQ1_PGBNDY_V1_8197F << BIT_SHIFT_BCNQ1_PGBNDY_V1_8197F) +#define BIT_CLEAR_BCNQ1_PGBNDY_V1_8197F(x) ((x) & (~BITS_BCNQ1_PGBNDY_V1_8197F)) +#define BIT_GET_BCNQ1_PGBNDY_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1_8197F) & \ + BIT_MASK_BCNQ1_PGBNDY_V1_8197F) +#define BIT_SET_BCNQ1_PGBNDY_V1_8197F(x, v) \ + (BIT_CLEAR_BCNQ1_PGBNDY_V1_8197F(x) | BIT_BCNQ1_PGBNDY_V1_8197F(v)) + +/* 2 REG_AMPDU_MAX_LENGTH_8197F */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_8197F 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_8197F 0xffffffffL +#define BIT_AMPDU_MAX_LENGTH_8197F(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_8197F) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_8197F) +#define BITS_AMPDU_MAX_LENGTH_8197F \ + (BIT_MASK_AMPDU_MAX_LENGTH_8197F << BIT_SHIFT_AMPDU_MAX_LENGTH_8197F) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_8197F(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_8197F)) +#define BIT_GET_AMPDU_MAX_LENGTH_8197F(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_8197F) & \ + BIT_MASK_AMPDU_MAX_LENGTH_8197F) +#define BIT_SET_AMPDU_MAX_LENGTH_8197F(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_8197F(x) | BIT_AMPDU_MAX_LENGTH_8197F(v)) + +/* 2 REG_ACQ_STOP_8197F */ +#define BIT_AC7Q_STOP_8197F BIT(7) +#define BIT_AC6Q_STOP_8197F BIT(6) +#define BIT_AC5Q_STOP_8197F BIT(5) +#define BIT_AC4Q_STOP_8197F BIT(4) +#define BIT_AC3Q_STOP_8197F BIT(3) +#define BIT_AC2Q_STOP_8197F BIT(2) +#define BIT_AC1Q_STOP_8197F BIT(1) +#define BIT_AC0Q_STOP_8197F BIT(0) + +/* 2 REG_NDPA_RATE_8197F */ + +#define BIT_SHIFT_R_NDPA_RATE_V1_8197F 0 +#define BIT_MASK_R_NDPA_RATE_V1_8197F 0xff +#define BIT_R_NDPA_RATE_V1_8197F(x) \ + (((x) & BIT_MASK_R_NDPA_RATE_V1_8197F) \ + << BIT_SHIFT_R_NDPA_RATE_V1_8197F) +#define BITS_R_NDPA_RATE_V1_8197F \ + (BIT_MASK_R_NDPA_RATE_V1_8197F << BIT_SHIFT_R_NDPA_RATE_V1_8197F) +#define BIT_CLEAR_R_NDPA_RATE_V1_8197F(x) ((x) & (~BITS_R_NDPA_RATE_V1_8197F)) +#define BIT_GET_R_NDPA_RATE_V1_8197F(x) \ + (((x) >> BIT_SHIFT_R_NDPA_RATE_V1_8197F) & \ + BIT_MASK_R_NDPA_RATE_V1_8197F) +#define BIT_SET_R_NDPA_RATE_V1_8197F(x, v) \ + (BIT_CLEAR_R_NDPA_RATE_V1_8197F(x) | BIT_R_NDPA_RATE_V1_8197F(v)) + +/* 2 REG_TX_HANG_CTRL_8197F */ +#define BIT_R_EN_GNT_BT_AWAKE_8197F BIT(3) +#define BIT_EN_EOF_V1_8197F BIT(2) +#define BIT_DIS_OQT_BLOCK_8197F BIT(1) +#define BIT_SEARCH_QUEUE_EN_8197F BIT(0) + +/* 2 REG_NDPA_OPT_CTRL_8197F */ +#define BIT_R_DIS_MACID_RELEASE_RTY_8197F BIT(5) + +#define BIT_SHIFT_BW_SIGTA_8197F 3 +#define BIT_MASK_BW_SIGTA_8197F 0x3 +#define BIT_BW_SIGTA_8197F(x) \ + (((x) & BIT_MASK_BW_SIGTA_8197F) << BIT_SHIFT_BW_SIGTA_8197F) +#define BITS_BW_SIGTA_8197F \ + (BIT_MASK_BW_SIGTA_8197F << BIT_SHIFT_BW_SIGTA_8197F) +#define BIT_CLEAR_BW_SIGTA_8197F(x) ((x) & (~BITS_BW_SIGTA_8197F)) +#define BIT_GET_BW_SIGTA_8197F(x) \ + (((x) >> BIT_SHIFT_BW_SIGTA_8197F) & BIT_MASK_BW_SIGTA_8197F) +#define BIT_SET_BW_SIGTA_8197F(x, v) \ + (BIT_CLEAR_BW_SIGTA_8197F(x) | BIT_BW_SIGTA_8197F(v)) + +#define BIT_EN_BAR_SIGTA_8197F BIT(2) + +#define BIT_SHIFT_R_NDPA_BW_8197F 0 +#define BIT_MASK_R_NDPA_BW_8197F 0x3 +#define BIT_R_NDPA_BW_8197F(x) \ + (((x) & BIT_MASK_R_NDPA_BW_8197F) << BIT_SHIFT_R_NDPA_BW_8197F) +#define BITS_R_NDPA_BW_8197F \ + (BIT_MASK_R_NDPA_BW_8197F << BIT_SHIFT_R_NDPA_BW_8197F) +#define BIT_CLEAR_R_NDPA_BW_8197F(x) ((x) & (~BITS_R_NDPA_BW_8197F)) +#define BIT_GET_R_NDPA_BW_8197F(x) \ + (((x) >> BIT_SHIFT_R_NDPA_BW_8197F) & BIT_MASK_R_NDPA_BW_8197F) +#define BIT_SET_R_NDPA_BW_8197F(x, v) \ + (BIT_CLEAR_R_NDPA_BW_8197F(x) | BIT_R_NDPA_BW_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_RD_RESP_PKT_TH_8197F */ + +#define BIT_SHIFT_RD_RESP_PKT_TH_V1_8197F 0 +#define BIT_MASK_RD_RESP_PKT_TH_V1_8197F 0x3f +#define BIT_RD_RESP_PKT_TH_V1_8197F(x) \ + (((x) & BIT_MASK_RD_RESP_PKT_TH_V1_8197F) \ + << BIT_SHIFT_RD_RESP_PKT_TH_V1_8197F) +#define BITS_RD_RESP_PKT_TH_V1_8197F \ + (BIT_MASK_RD_RESP_PKT_TH_V1_8197F << BIT_SHIFT_RD_RESP_PKT_TH_V1_8197F) +#define BIT_CLEAR_RD_RESP_PKT_TH_V1_8197F(x) \ + ((x) & (~BITS_RD_RESP_PKT_TH_V1_8197F)) +#define BIT_GET_RD_RESP_PKT_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1_8197F) & \ + BIT_MASK_RD_RESP_PKT_TH_V1_8197F) +#define BIT_SET_RD_RESP_PKT_TH_V1_8197F(x, v) \ + (BIT_CLEAR_RD_RESP_PKT_TH_V1_8197F(x) | BIT_RD_RESP_PKT_TH_V1_8197F(v)) + +/* 2 REG_CMDQ_INFO_8197F */ + +#define BIT_SHIFT_PKT_NUM_8197F 23 +#define BIT_MASK_PKT_NUM_8197F 0x1ff +#define BIT_PKT_NUM_8197F(x) \ + (((x) & BIT_MASK_PKT_NUM_8197F) << BIT_SHIFT_PKT_NUM_8197F) +#define BITS_PKT_NUM_8197F (BIT_MASK_PKT_NUM_8197F << BIT_SHIFT_PKT_NUM_8197F) +#define BIT_CLEAR_PKT_NUM_8197F(x) ((x) & (~BITS_PKT_NUM_8197F)) +#define BIT_GET_PKT_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_8197F) & BIT_MASK_PKT_NUM_8197F) +#define BIT_SET_PKT_NUM_8197F(x, v) \ + (BIT_CLEAR_PKT_NUM_8197F(x) | BIT_PKT_NUM_8197F(v)) + +#define BIT_TIDEMPTY_CMDQ_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_CMDQ_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_CMDQ_V2_8197F 0x7ff +#define BIT_TAIL_PKT_CMDQ_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_CMDQ_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_CMDQ_V2_8197F) +#define BITS_TAIL_PKT_CMDQ_V2_8197F \ + (BIT_MASK_TAIL_PKT_CMDQ_V2_8197F << BIT_SHIFT_TAIL_PKT_CMDQ_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_CMDQ_V2_8197F(x) \ + ((x) & (~BITS_TAIL_PKT_CMDQ_V2_8197F)) +#define BIT_GET_TAIL_PKT_CMDQ_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_CMDQ_V2_8197F) & \ + BIT_MASK_TAIL_PKT_CMDQ_V2_8197F) +#define BIT_SET_TAIL_PKT_CMDQ_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_CMDQ_V2_8197F(x) | BIT_TAIL_PKT_CMDQ_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_CMDQ_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_CMDQ_V1_8197F 0x7ff +#define BIT_HEAD_PKT_CMDQ_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8197F) +#define BITS_HEAD_PKT_CMDQ_V1_8197F \ + (BIT_MASK_HEAD_PKT_CMDQ_V1_8197F << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_CMDQ_V1_8197F(x) \ + ((x) & (~BITS_HEAD_PKT_CMDQ_V1_8197F)) +#define BIT_GET_HEAD_PKT_CMDQ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1_8197F) & \ + BIT_MASK_HEAD_PKT_CMDQ_V1_8197F) +#define BIT_SET_HEAD_PKT_CMDQ_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_CMDQ_V1_8197F(x) | BIT_HEAD_PKT_CMDQ_V1_8197F(v)) + +/* 2 REG_Q4_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_Q4_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_Q4_V1_8197F 0x7f +#define BIT_QUEUEMACID_Q4_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q4_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_Q4_V1_8197F) +#define BITS_QUEUEMACID_Q4_V1_8197F \ + (BIT_MASK_QUEUEMACID_Q4_V1_8197F << BIT_SHIFT_QUEUEMACID_Q4_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_Q4_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_Q4_V1_8197F)) +#define BIT_GET_QUEUEMACID_Q4_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1_8197F) & \ + BIT_MASK_QUEUEMACID_Q4_V1_8197F) +#define BIT_SET_QUEUEMACID_Q4_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q4_V1_8197F(x) | BIT_QUEUEMACID_Q4_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_Q4_V1_8197F 23 +#define BIT_MASK_QUEUEAC_Q4_V1_8197F 0x3 +#define BIT_QUEUEAC_Q4_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q4_V1_8197F) << BIT_SHIFT_QUEUEAC_Q4_V1_8197F) +#define BITS_QUEUEAC_Q4_V1_8197F \ + (BIT_MASK_QUEUEAC_Q4_V1_8197F << BIT_SHIFT_QUEUEAC_Q4_V1_8197F) +#define BIT_CLEAR_QUEUEAC_Q4_V1_8197F(x) ((x) & (~BITS_QUEUEAC_Q4_V1_8197F)) +#define BIT_GET_QUEUEAC_Q4_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1_8197F) & BIT_MASK_QUEUEAC_Q4_V1_8197F) +#define BIT_SET_QUEUEAC_Q4_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q4_V1_8197F(x) | BIT_QUEUEAC_Q4_V1_8197F(v)) + +#define BIT_TIDEMPTY_Q4_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q4_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_Q4_V2_8197F 0x7ff +#define BIT_TAIL_PKT_Q4_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_Q4_V2_8197F) +#define BITS_TAIL_PKT_Q4_V2_8197F \ + (BIT_MASK_TAIL_PKT_Q4_V2_8197F << BIT_SHIFT_TAIL_PKT_Q4_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_Q4_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8197F)) +#define BIT_GET_TAIL_PKT_Q4_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8197F) & \ + BIT_MASK_TAIL_PKT_Q4_V2_8197F) +#define BIT_SET_TAIL_PKT_Q4_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2_8197F(x) | BIT_TAIL_PKT_Q4_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q4_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_Q4_V1_8197F 0x7ff +#define BIT_HEAD_PKT_Q4_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q4_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_Q4_V1_8197F) +#define BITS_HEAD_PKT_Q4_V1_8197F \ + (BIT_MASK_HEAD_PKT_Q4_V1_8197F << BIT_SHIFT_HEAD_PKT_Q4_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_Q4_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_Q4_V1_8197F)) +#define BIT_GET_HEAD_PKT_Q4_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1_8197F) & \ + BIT_MASK_HEAD_PKT_Q4_V1_8197F) +#define BIT_SET_HEAD_PKT_Q4_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q4_V1_8197F(x) | BIT_HEAD_PKT_Q4_V1_8197F(v)) + +/* 2 REG_Q5_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_Q5_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_Q5_V1_8197F 0x7f +#define BIT_QUEUEMACID_Q5_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q5_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_Q5_V1_8197F) +#define BITS_QUEUEMACID_Q5_V1_8197F \ + (BIT_MASK_QUEUEMACID_Q5_V1_8197F << BIT_SHIFT_QUEUEMACID_Q5_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_Q5_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_Q5_V1_8197F)) +#define BIT_GET_QUEUEMACID_Q5_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1_8197F) & \ + BIT_MASK_QUEUEMACID_Q5_V1_8197F) +#define BIT_SET_QUEUEMACID_Q5_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q5_V1_8197F(x) | BIT_QUEUEMACID_Q5_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_Q5_V1_8197F 23 +#define BIT_MASK_QUEUEAC_Q5_V1_8197F 0x3 +#define BIT_QUEUEAC_Q5_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q5_V1_8197F) << BIT_SHIFT_QUEUEAC_Q5_V1_8197F) +#define BITS_QUEUEAC_Q5_V1_8197F \ + (BIT_MASK_QUEUEAC_Q5_V1_8197F << BIT_SHIFT_QUEUEAC_Q5_V1_8197F) +#define BIT_CLEAR_QUEUEAC_Q5_V1_8197F(x) ((x) & (~BITS_QUEUEAC_Q5_V1_8197F)) +#define BIT_GET_QUEUEAC_Q5_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1_8197F) & BIT_MASK_QUEUEAC_Q5_V1_8197F) +#define BIT_SET_QUEUEAC_Q5_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q5_V1_8197F(x) | BIT_QUEUEAC_Q5_V1_8197F(v)) + +#define BIT_TIDEMPTY_Q5_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q5_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_Q5_V2_8197F 0x7ff +#define BIT_TAIL_PKT_Q5_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q5_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_Q5_V2_8197F) +#define BITS_TAIL_PKT_Q5_V2_8197F \ + (BIT_MASK_TAIL_PKT_Q5_V2_8197F << BIT_SHIFT_TAIL_PKT_Q5_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_Q5_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_Q5_V2_8197F)) +#define BIT_GET_TAIL_PKT_Q5_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2_8197F) & \ + BIT_MASK_TAIL_PKT_Q5_V2_8197F) +#define BIT_SET_TAIL_PKT_Q5_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q5_V2_8197F(x) | BIT_TAIL_PKT_Q5_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q5_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_Q5_V1_8197F 0x7ff +#define BIT_HEAD_PKT_Q5_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q5_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_Q5_V1_8197F) +#define BITS_HEAD_PKT_Q5_V1_8197F \ + (BIT_MASK_HEAD_PKT_Q5_V1_8197F << BIT_SHIFT_HEAD_PKT_Q5_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_Q5_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_Q5_V1_8197F)) +#define BIT_GET_HEAD_PKT_Q5_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1_8197F) & \ + BIT_MASK_HEAD_PKT_Q5_V1_8197F) +#define BIT_SET_HEAD_PKT_Q5_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q5_V1_8197F(x) | BIT_HEAD_PKT_Q5_V1_8197F(v)) + +/* 2 REG_Q6_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_Q6_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_Q6_V1_8197F 0x7f +#define BIT_QUEUEMACID_Q6_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q6_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_Q6_V1_8197F) +#define BITS_QUEUEMACID_Q6_V1_8197F \ + (BIT_MASK_QUEUEMACID_Q6_V1_8197F << BIT_SHIFT_QUEUEMACID_Q6_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_Q6_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_Q6_V1_8197F)) +#define BIT_GET_QUEUEMACID_Q6_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1_8197F) & \ + BIT_MASK_QUEUEMACID_Q6_V1_8197F) +#define BIT_SET_QUEUEMACID_Q6_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q6_V1_8197F(x) | BIT_QUEUEMACID_Q6_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_Q6_V1_8197F 23 +#define BIT_MASK_QUEUEAC_Q6_V1_8197F 0x3 +#define BIT_QUEUEAC_Q6_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q6_V1_8197F) << BIT_SHIFT_QUEUEAC_Q6_V1_8197F) +#define BITS_QUEUEAC_Q6_V1_8197F \ + (BIT_MASK_QUEUEAC_Q6_V1_8197F << BIT_SHIFT_QUEUEAC_Q6_V1_8197F) +#define BIT_CLEAR_QUEUEAC_Q6_V1_8197F(x) ((x) & (~BITS_QUEUEAC_Q6_V1_8197F)) +#define BIT_GET_QUEUEAC_Q6_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1_8197F) & BIT_MASK_QUEUEAC_Q6_V1_8197F) +#define BIT_SET_QUEUEAC_Q6_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q6_V1_8197F(x) | BIT_QUEUEAC_Q6_V1_8197F(v)) + +#define BIT_TIDEMPTY_Q6_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q6_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_Q6_V2_8197F 0x7ff +#define BIT_TAIL_PKT_Q6_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q6_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_Q6_V2_8197F) +#define BITS_TAIL_PKT_Q6_V2_8197F \ + (BIT_MASK_TAIL_PKT_Q6_V2_8197F << BIT_SHIFT_TAIL_PKT_Q6_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_Q6_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_Q6_V2_8197F)) +#define BIT_GET_TAIL_PKT_Q6_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2_8197F) & \ + BIT_MASK_TAIL_PKT_Q6_V2_8197F) +#define BIT_SET_TAIL_PKT_Q6_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q6_V2_8197F(x) | BIT_TAIL_PKT_Q6_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q6_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_Q6_V1_8197F 0x7ff +#define BIT_HEAD_PKT_Q6_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q6_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_Q6_V1_8197F) +#define BITS_HEAD_PKT_Q6_V1_8197F \ + (BIT_MASK_HEAD_PKT_Q6_V1_8197F << BIT_SHIFT_HEAD_PKT_Q6_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_Q6_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_Q6_V1_8197F)) +#define BIT_GET_HEAD_PKT_Q6_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1_8197F) & \ + BIT_MASK_HEAD_PKT_Q6_V1_8197F) +#define BIT_SET_HEAD_PKT_Q6_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q6_V1_8197F(x) | BIT_HEAD_PKT_Q6_V1_8197F(v)) + +/* 2 REG_Q7_INFO_8197F */ + +#define BIT_SHIFT_QUEUEMACID_Q7_V1_8197F 25 +#define BIT_MASK_QUEUEMACID_Q7_V1_8197F 0x7f +#define BIT_QUEUEMACID_Q7_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q7_V1_8197F) \ + << BIT_SHIFT_QUEUEMACID_Q7_V1_8197F) +#define BITS_QUEUEMACID_Q7_V1_8197F \ + (BIT_MASK_QUEUEMACID_Q7_V1_8197F << BIT_SHIFT_QUEUEMACID_Q7_V1_8197F) +#define BIT_CLEAR_QUEUEMACID_Q7_V1_8197F(x) \ + ((x) & (~BITS_QUEUEMACID_Q7_V1_8197F)) +#define BIT_GET_QUEUEMACID_Q7_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1_8197F) & \ + BIT_MASK_QUEUEMACID_Q7_V1_8197F) +#define BIT_SET_QUEUEMACID_Q7_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q7_V1_8197F(x) | BIT_QUEUEMACID_Q7_V1_8197F(v)) + +#define BIT_SHIFT_QUEUEAC_Q7_V1_8197F 23 +#define BIT_MASK_QUEUEAC_Q7_V1_8197F 0x3 +#define BIT_QUEUEAC_Q7_V1_8197F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q7_V1_8197F) << BIT_SHIFT_QUEUEAC_Q7_V1_8197F) +#define BITS_QUEUEAC_Q7_V1_8197F \ + (BIT_MASK_QUEUEAC_Q7_V1_8197F << BIT_SHIFT_QUEUEAC_Q7_V1_8197F) +#define BIT_CLEAR_QUEUEAC_Q7_V1_8197F(x) ((x) & (~BITS_QUEUEAC_Q7_V1_8197F)) +#define BIT_GET_QUEUEAC_Q7_V1_8197F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1_8197F) & BIT_MASK_QUEUEAC_Q7_V1_8197F) +#define BIT_SET_QUEUEAC_Q7_V1_8197F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q7_V1_8197F(x) | BIT_QUEUEAC_Q7_V1_8197F(v)) + +#define BIT_TIDEMPTY_Q7_V1_8197F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q7_V2_8197F 11 +#define BIT_MASK_TAIL_PKT_Q7_V2_8197F 0x7ff +#define BIT_TAIL_PKT_Q7_V2_8197F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q7_V2_8197F) \ + << BIT_SHIFT_TAIL_PKT_Q7_V2_8197F) +#define BITS_TAIL_PKT_Q7_V2_8197F \ + (BIT_MASK_TAIL_PKT_Q7_V2_8197F << BIT_SHIFT_TAIL_PKT_Q7_V2_8197F) +#define BIT_CLEAR_TAIL_PKT_Q7_V2_8197F(x) ((x) & (~BITS_TAIL_PKT_Q7_V2_8197F)) +#define BIT_GET_TAIL_PKT_Q7_V2_8197F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2_8197F) & \ + BIT_MASK_TAIL_PKT_Q7_V2_8197F) +#define BIT_SET_TAIL_PKT_Q7_V2_8197F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q7_V2_8197F(x) | BIT_TAIL_PKT_Q7_V2_8197F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q7_V1_8197F 0 +#define BIT_MASK_HEAD_PKT_Q7_V1_8197F 0x7ff +#define BIT_HEAD_PKT_Q7_V1_8197F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q7_V1_8197F) \ + << BIT_SHIFT_HEAD_PKT_Q7_V1_8197F) +#define BITS_HEAD_PKT_Q7_V1_8197F \ + (BIT_MASK_HEAD_PKT_Q7_V1_8197F << BIT_SHIFT_HEAD_PKT_Q7_V1_8197F) +#define BIT_CLEAR_HEAD_PKT_Q7_V1_8197F(x) ((x) & (~BITS_HEAD_PKT_Q7_V1_8197F)) +#define BIT_GET_HEAD_PKT_Q7_V1_8197F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1_8197F) & \ + BIT_MASK_HEAD_PKT_Q7_V1_8197F) +#define BIT_SET_HEAD_PKT_Q7_V1_8197F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q7_V1_8197F(x) | BIT_HEAD_PKT_Q7_V1_8197F(v)) + +/* 2 REG_WMAC_LBK_BUF_HD_V1_8197F */ + +#define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8197F 0 +#define BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8197F 0xfff +#define BIT_WMAC_LBK_BUF_HEAD_V1_8197F(x) \ + (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8197F) \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8197F) +#define BITS_WMAC_LBK_BUF_HEAD_V1_8197F \ + (BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8197F \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8197F) +#define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8197F(x) \ + ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1_8197F)) +#define BIT_GET_WMAC_LBK_BUF_HEAD_V1_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8197F) & \ + BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8197F) +#define BIT_SET_WMAC_LBK_BUF_HEAD_V1_8197F(x, v) \ + (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8197F(x) | \ + BIT_WMAC_LBK_BUF_HEAD_V1_8197F(v)) + +/* 2 REG_MGQ_BDNY_V1_8197F */ + +#define BIT_SHIFT_MGQ_PGBNDY_V1_8197F 0 +#define BIT_MASK_MGQ_PGBNDY_V1_8197F 0xfff +#define BIT_MGQ_PGBNDY_V1_8197F(x) \ + (((x) & BIT_MASK_MGQ_PGBNDY_V1_8197F) << BIT_SHIFT_MGQ_PGBNDY_V1_8197F) +#define BITS_MGQ_PGBNDY_V1_8197F \ + (BIT_MASK_MGQ_PGBNDY_V1_8197F << BIT_SHIFT_MGQ_PGBNDY_V1_8197F) +#define BIT_CLEAR_MGQ_PGBNDY_V1_8197F(x) ((x) & (~BITS_MGQ_PGBNDY_V1_8197F)) +#define BIT_GET_MGQ_PGBNDY_V1_8197F(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1_8197F) & BIT_MASK_MGQ_PGBNDY_V1_8197F) +#define BIT_SET_MGQ_PGBNDY_V1_8197F(x, v) \ + (BIT_CLEAR_MGQ_PGBNDY_V1_8197F(x) | BIT_MGQ_PGBNDY_V1_8197F(v)) + +/* 2 REG_TXRPT_CTRL_8197F */ + +#define BIT_SHIFT_TRXRPT_TIMER_TH_8197F 24 +#define BIT_MASK_TRXRPT_TIMER_TH_8197F 0xff +#define BIT_TRXRPT_TIMER_TH_8197F(x) \ + (((x) & BIT_MASK_TRXRPT_TIMER_TH_8197F) \ + << BIT_SHIFT_TRXRPT_TIMER_TH_8197F) +#define BITS_TRXRPT_TIMER_TH_8197F \ + (BIT_MASK_TRXRPT_TIMER_TH_8197F << BIT_SHIFT_TRXRPT_TIMER_TH_8197F) +#define BIT_CLEAR_TRXRPT_TIMER_TH_8197F(x) ((x) & (~BITS_TRXRPT_TIMER_TH_8197F)) +#define BIT_GET_TRXRPT_TIMER_TH_8197F(x) \ + (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH_8197F) & \ + BIT_MASK_TRXRPT_TIMER_TH_8197F) +#define BIT_SET_TRXRPT_TIMER_TH_8197F(x, v) \ + (BIT_CLEAR_TRXRPT_TIMER_TH_8197F(x) | BIT_TRXRPT_TIMER_TH_8197F(v)) + +#define BIT_SHIFT_TRXRPT_LEN_TH_8197F 16 +#define BIT_MASK_TRXRPT_LEN_TH_8197F 0xff +#define BIT_TRXRPT_LEN_TH_8197F(x) \ + (((x) & BIT_MASK_TRXRPT_LEN_TH_8197F) << BIT_SHIFT_TRXRPT_LEN_TH_8197F) +#define BITS_TRXRPT_LEN_TH_8197F \ + (BIT_MASK_TRXRPT_LEN_TH_8197F << BIT_SHIFT_TRXRPT_LEN_TH_8197F) +#define BIT_CLEAR_TRXRPT_LEN_TH_8197F(x) ((x) & (~BITS_TRXRPT_LEN_TH_8197F)) +#define BIT_GET_TRXRPT_LEN_TH_8197F(x) \ + (((x) >> BIT_SHIFT_TRXRPT_LEN_TH_8197F) & BIT_MASK_TRXRPT_LEN_TH_8197F) +#define BIT_SET_TRXRPT_LEN_TH_8197F(x, v) \ + (BIT_CLEAR_TRXRPT_LEN_TH_8197F(x) | BIT_TRXRPT_LEN_TH_8197F(v)) + +#define BIT_SHIFT_TRXRPT_READ_PTR_8197F 8 +#define BIT_MASK_TRXRPT_READ_PTR_8197F 0xff +#define BIT_TRXRPT_READ_PTR_8197F(x) \ + (((x) & BIT_MASK_TRXRPT_READ_PTR_8197F) \ + << BIT_SHIFT_TRXRPT_READ_PTR_8197F) +#define BITS_TRXRPT_READ_PTR_8197F \ + (BIT_MASK_TRXRPT_READ_PTR_8197F << BIT_SHIFT_TRXRPT_READ_PTR_8197F) +#define BIT_CLEAR_TRXRPT_READ_PTR_8197F(x) ((x) & (~BITS_TRXRPT_READ_PTR_8197F)) +#define BIT_GET_TRXRPT_READ_PTR_8197F(x) \ + (((x) >> BIT_SHIFT_TRXRPT_READ_PTR_8197F) & \ + BIT_MASK_TRXRPT_READ_PTR_8197F) +#define BIT_SET_TRXRPT_READ_PTR_8197F(x, v) \ + (BIT_CLEAR_TRXRPT_READ_PTR_8197F(x) | BIT_TRXRPT_READ_PTR_8197F(v)) + +#define BIT_SHIFT_TRXRPT_WRITE_PTR_8197F 0 +#define BIT_MASK_TRXRPT_WRITE_PTR_8197F 0xff +#define BIT_TRXRPT_WRITE_PTR_8197F(x) \ + (((x) & BIT_MASK_TRXRPT_WRITE_PTR_8197F) \ + << BIT_SHIFT_TRXRPT_WRITE_PTR_8197F) +#define BITS_TRXRPT_WRITE_PTR_8197F \ + (BIT_MASK_TRXRPT_WRITE_PTR_8197F << BIT_SHIFT_TRXRPT_WRITE_PTR_8197F) +#define BIT_CLEAR_TRXRPT_WRITE_PTR_8197F(x) \ + ((x) & (~BITS_TRXRPT_WRITE_PTR_8197F)) +#define BIT_GET_TRXRPT_WRITE_PTR_8197F(x) \ + (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR_8197F) & \ + BIT_MASK_TRXRPT_WRITE_PTR_8197F) +#define BIT_SET_TRXRPT_WRITE_PTR_8197F(x, v) \ + (BIT_CLEAR_TRXRPT_WRITE_PTR_8197F(x) | BIT_TRXRPT_WRITE_PTR_8197F(v)) + +/* 2 REG_INIRTS_RATE_SEL_8197F */ +#define BIT_LEAG_RTS_BW_DUP_8197F BIT(5) + +/* 2 REG_BASIC_CFEND_RATE_8197F */ + +#define BIT_SHIFT_BASIC_CFEND_RATE_8197F 0 +#define BIT_MASK_BASIC_CFEND_RATE_8197F 0x1f +#define BIT_BASIC_CFEND_RATE_8197F(x) \ + (((x) & BIT_MASK_BASIC_CFEND_RATE_8197F) \ + << BIT_SHIFT_BASIC_CFEND_RATE_8197F) +#define BITS_BASIC_CFEND_RATE_8197F \ + (BIT_MASK_BASIC_CFEND_RATE_8197F << BIT_SHIFT_BASIC_CFEND_RATE_8197F) +#define BIT_CLEAR_BASIC_CFEND_RATE_8197F(x) \ + ((x) & (~BITS_BASIC_CFEND_RATE_8197F)) +#define BIT_GET_BASIC_CFEND_RATE_8197F(x) \ + (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8197F) & \ + BIT_MASK_BASIC_CFEND_RATE_8197F) +#define BIT_SET_BASIC_CFEND_RATE_8197F(x, v) \ + (BIT_CLEAR_BASIC_CFEND_RATE_8197F(x) | BIT_BASIC_CFEND_RATE_8197F(v)) + +/* 2 REG_STBC_CFEND_RATE_8197F */ + +#define BIT_SHIFT_STBC_CFEND_RATE_8197F 0 +#define BIT_MASK_STBC_CFEND_RATE_8197F 0x1f +#define BIT_STBC_CFEND_RATE_8197F(x) \ + (((x) & BIT_MASK_STBC_CFEND_RATE_8197F) \ + << BIT_SHIFT_STBC_CFEND_RATE_8197F) +#define BITS_STBC_CFEND_RATE_8197F \ + (BIT_MASK_STBC_CFEND_RATE_8197F << BIT_SHIFT_STBC_CFEND_RATE_8197F) +#define BIT_CLEAR_STBC_CFEND_RATE_8197F(x) ((x) & (~BITS_STBC_CFEND_RATE_8197F)) +#define BIT_GET_STBC_CFEND_RATE_8197F(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8197F) & \ + BIT_MASK_STBC_CFEND_RATE_8197F) +#define BIT_SET_STBC_CFEND_RATE_8197F(x, v) \ + (BIT_CLEAR_STBC_CFEND_RATE_8197F(x) | BIT_STBC_CFEND_RATE_8197F(v)) + +/* 2 REG_DATA_SC_8197F */ + +#define BIT_SHIFT_TXSC_40M_8197F 4 +#define BIT_MASK_TXSC_40M_8197F 0xf +#define BIT_TXSC_40M_8197F(x) \ + (((x) & BIT_MASK_TXSC_40M_8197F) << BIT_SHIFT_TXSC_40M_8197F) +#define BITS_TXSC_40M_8197F \ + (BIT_MASK_TXSC_40M_8197F << BIT_SHIFT_TXSC_40M_8197F) +#define BIT_CLEAR_TXSC_40M_8197F(x) ((x) & (~BITS_TXSC_40M_8197F)) +#define BIT_GET_TXSC_40M_8197F(x) \ + (((x) >> BIT_SHIFT_TXSC_40M_8197F) & BIT_MASK_TXSC_40M_8197F) +#define BIT_SET_TXSC_40M_8197F(x, v) \ + (BIT_CLEAR_TXSC_40M_8197F(x) | BIT_TXSC_40M_8197F(v)) + +#define BIT_SHIFT_TXSC_20M_8197F 0 +#define BIT_MASK_TXSC_20M_8197F 0xf +#define BIT_TXSC_20M_8197F(x) \ + (((x) & BIT_MASK_TXSC_20M_8197F) << BIT_SHIFT_TXSC_20M_8197F) +#define BITS_TXSC_20M_8197F \ + (BIT_MASK_TXSC_20M_8197F << BIT_SHIFT_TXSC_20M_8197F) +#define BIT_CLEAR_TXSC_20M_8197F(x) ((x) & (~BITS_TXSC_20M_8197F)) +#define BIT_GET_TXSC_20M_8197F(x) \ + (((x) >> BIT_SHIFT_TXSC_20M_8197F) & BIT_MASK_TXSC_20M_8197F) +#define BIT_SET_TXSC_20M_8197F(x, v) \ + (BIT_CLEAR_TXSC_20M_8197F(x) | BIT_TXSC_20M_8197F(v)) + +/* 2 REG_MACID_SLEEP3_8197F */ + +#define BIT_SHIFT_MACID127_96_PKTSLEEP_8197F 0 +#define BIT_MASK_MACID127_96_PKTSLEEP_8197F 0xffffffffL +#define BIT_MACID127_96_PKTSLEEP_8197F(x) \ + (((x) & BIT_MASK_MACID127_96_PKTSLEEP_8197F) \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8197F) +#define BITS_MACID127_96_PKTSLEEP_8197F \ + (BIT_MASK_MACID127_96_PKTSLEEP_8197F \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8197F) +#define BIT_CLEAR_MACID127_96_PKTSLEEP_8197F(x) \ + ((x) & (~BITS_MACID127_96_PKTSLEEP_8197F)) +#define BIT_GET_MACID127_96_PKTSLEEP_8197F(x) \ + (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP_8197F) & \ + BIT_MASK_MACID127_96_PKTSLEEP_8197F) +#define BIT_SET_MACID127_96_PKTSLEEP_8197F(x, v) \ + (BIT_CLEAR_MACID127_96_PKTSLEEP_8197F(x) | \ + BIT_MACID127_96_PKTSLEEP_8197F(v)) + +/* 2 REG_MACID_SLEEP1_8197F */ + +#define BIT_SHIFT_MACID63_32_PKTSLEEP_8197F 0 +#define BIT_MASK_MACID63_32_PKTSLEEP_8197F 0xffffffffL +#define BIT_MACID63_32_PKTSLEEP_8197F(x) \ + (((x) & BIT_MASK_MACID63_32_PKTSLEEP_8197F) \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8197F) +#define BITS_MACID63_32_PKTSLEEP_8197F \ + (BIT_MASK_MACID63_32_PKTSLEEP_8197F \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8197F) +#define BIT_CLEAR_MACID63_32_PKTSLEEP_8197F(x) \ + ((x) & (~BITS_MACID63_32_PKTSLEEP_8197F)) +#define BIT_GET_MACID63_32_PKTSLEEP_8197F(x) \ + (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP_8197F) & \ + BIT_MASK_MACID63_32_PKTSLEEP_8197F) +#define BIT_SET_MACID63_32_PKTSLEEP_8197F(x, v) \ + (BIT_CLEAR_MACID63_32_PKTSLEEP_8197F(x) | \ + BIT_MACID63_32_PKTSLEEP_8197F(v)) + +/* 2 REG_ARFR2_V1_8197F */ + +#define BIT_SHIFT_ARFR2_V1_8197F 0 +#define BIT_MASK_ARFR2_V1_8197F 0xffffffffffffffffL +#define BIT_ARFR2_V1_8197F(x) \ + (((x) & BIT_MASK_ARFR2_V1_8197F) << BIT_SHIFT_ARFR2_V1_8197F) +#define BITS_ARFR2_V1_8197F \ + (BIT_MASK_ARFR2_V1_8197F << BIT_SHIFT_ARFR2_V1_8197F) +#define BIT_CLEAR_ARFR2_V1_8197F(x) ((x) & (~BITS_ARFR2_V1_8197F)) +#define BIT_GET_ARFR2_V1_8197F(x) \ + (((x) >> BIT_SHIFT_ARFR2_V1_8197F) & BIT_MASK_ARFR2_V1_8197F) +#define BIT_SET_ARFR2_V1_8197F(x, v) \ + (BIT_CLEAR_ARFR2_V1_8197F(x) | BIT_ARFR2_V1_8197F(v)) + +/* 2 REG_ARFR3_V1_8197F */ + +#define BIT_SHIFT_ARFR3_V1_8197F 0 +#define BIT_MASK_ARFR3_V1_8197F 0xffffffffffffffffL +#define BIT_ARFR3_V1_8197F(x) \ + (((x) & BIT_MASK_ARFR3_V1_8197F) << BIT_SHIFT_ARFR3_V1_8197F) +#define BITS_ARFR3_V1_8197F \ + (BIT_MASK_ARFR3_V1_8197F << BIT_SHIFT_ARFR3_V1_8197F) +#define BIT_CLEAR_ARFR3_V1_8197F(x) ((x) & (~BITS_ARFR3_V1_8197F)) +#define BIT_GET_ARFR3_V1_8197F(x) \ + (((x) >> BIT_SHIFT_ARFR3_V1_8197F) & BIT_MASK_ARFR3_V1_8197F) +#define BIT_SET_ARFR3_V1_8197F(x, v) \ + (BIT_CLEAR_ARFR3_V1_8197F(x) | BIT_ARFR3_V1_8197F(v)) + +/* 2 REG_ARFR4_8197F */ + +#define BIT_SHIFT_ARFR4_8197F 0 +#define BIT_MASK_ARFR4_8197F 0xffffffffffffffffL +#define BIT_ARFR4_8197F(x) \ + (((x) & BIT_MASK_ARFR4_8197F) << BIT_SHIFT_ARFR4_8197F) +#define BITS_ARFR4_8197F (BIT_MASK_ARFR4_8197F << BIT_SHIFT_ARFR4_8197F) +#define BIT_CLEAR_ARFR4_8197F(x) ((x) & (~BITS_ARFR4_8197F)) +#define BIT_GET_ARFR4_8197F(x) \ + (((x) >> BIT_SHIFT_ARFR4_8197F) & BIT_MASK_ARFR4_8197F) +#define BIT_SET_ARFR4_8197F(x, v) \ + (BIT_CLEAR_ARFR4_8197F(x) | BIT_ARFR4_8197F(v)) + +/* 2 REG_ARFR5_8197F */ + +#define BIT_SHIFT_ARFR5_8197F 0 +#define BIT_MASK_ARFR5_8197F 0xffffffffffffffffL +#define BIT_ARFR5_8197F(x) \ + (((x) & BIT_MASK_ARFR5_8197F) << BIT_SHIFT_ARFR5_8197F) +#define BITS_ARFR5_8197F (BIT_MASK_ARFR5_8197F << BIT_SHIFT_ARFR5_8197F) +#define BIT_CLEAR_ARFR5_8197F(x) ((x) & (~BITS_ARFR5_8197F)) +#define BIT_GET_ARFR5_8197F(x) \ + (((x) >> BIT_SHIFT_ARFR5_8197F) & BIT_MASK_ARFR5_8197F) +#define BIT_SET_ARFR5_8197F(x, v) \ + (BIT_CLEAR_ARFR5_8197F(x) | BIT_ARFR5_8197F(v)) + +/* 2 REG_TXRPT_START_OFFSET_8197F */ +#define BIT_SHCUT_PARSE_DASA_8197F BIT(25) +#define BIT_SHCUT_BYPASS_8197F BIT(24) +#define BIT__R_RPTFIFO_1K_8197F BIT(16) + +#define BIT_SHIFT_MACID_CTRL_OFFSET_8197F 8 +#define BIT_MASK_MACID_CTRL_OFFSET_8197F 0xff +#define BIT_MACID_CTRL_OFFSET_8197F(x) \ + (((x) & BIT_MASK_MACID_CTRL_OFFSET_8197F) \ + << BIT_SHIFT_MACID_CTRL_OFFSET_8197F) +#define BITS_MACID_CTRL_OFFSET_8197F \ + (BIT_MASK_MACID_CTRL_OFFSET_8197F << BIT_SHIFT_MACID_CTRL_OFFSET_8197F) +#define BIT_CLEAR_MACID_CTRL_OFFSET_8197F(x) \ + ((x) & (~BITS_MACID_CTRL_OFFSET_8197F)) +#define BIT_GET_MACID_CTRL_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_8197F) & \ + BIT_MASK_MACID_CTRL_OFFSET_8197F) +#define BIT_SET_MACID_CTRL_OFFSET_8197F(x, v) \ + (BIT_CLEAR_MACID_CTRL_OFFSET_8197F(x) | BIT_MACID_CTRL_OFFSET_8197F(v)) + +#define BIT_SHIFT_AMPDU_TXRPT_OFFSET_8197F 0 +#define BIT_MASK_AMPDU_TXRPT_OFFSET_8197F 0xff +#define BIT_AMPDU_TXRPT_OFFSET_8197F(x) \ + (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_8197F) \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8197F) +#define BITS_AMPDU_TXRPT_OFFSET_8197F \ + (BIT_MASK_AMPDU_TXRPT_OFFSET_8197F \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8197F) +#define BIT_CLEAR_AMPDU_TXRPT_OFFSET_8197F(x) \ + ((x) & (~BITS_AMPDU_TXRPT_OFFSET_8197F)) +#define BIT_GET_AMPDU_TXRPT_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_8197F) & \ + BIT_MASK_AMPDU_TXRPT_OFFSET_8197F) +#define BIT_SET_AMPDU_TXRPT_OFFSET_8197F(x, v) \ + (BIT_CLEAR_AMPDU_TXRPT_OFFSET_8197F(x) | \ + BIT_AMPDU_TXRPT_OFFSET_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_POWER_STAGE1_8197F */ +#define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8197F BIT(31) +#define BIT_PTA_WL_PRI_MASK_BCNQ_8197F BIT(30) +#define BIT_PTA_WL_PRI_MASK_HIQ_8197F BIT(29) +#define BIT_PTA_WL_PRI_MASK_MGQ_8197F BIT(28) +#define BIT_PTA_WL_PRI_MASK_BK_8197F BIT(27) +#define BIT_PTA_WL_PRI_MASK_BE_8197F BIT(26) +#define BIT_PTA_WL_PRI_MASK_VI_8197F BIT(25) +#define BIT_PTA_WL_PRI_MASK_VO_8197F BIT(24) + +#define BIT_SHIFT_POWER_STAGE1_8197F 0 +#define BIT_MASK_POWER_STAGE1_8197F 0xffffff +#define BIT_POWER_STAGE1_8197F(x) \ + (((x) & BIT_MASK_POWER_STAGE1_8197F) << BIT_SHIFT_POWER_STAGE1_8197F) +#define BITS_POWER_STAGE1_8197F \ + (BIT_MASK_POWER_STAGE1_8197F << BIT_SHIFT_POWER_STAGE1_8197F) +#define BIT_CLEAR_POWER_STAGE1_8197F(x) ((x) & (~BITS_POWER_STAGE1_8197F)) +#define BIT_GET_POWER_STAGE1_8197F(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE1_8197F) & BIT_MASK_POWER_STAGE1_8197F) +#define BIT_SET_POWER_STAGE1_8197F(x, v) \ + (BIT_CLEAR_POWER_STAGE1_8197F(x) | BIT_POWER_STAGE1_8197F(v)) + +/* 2 REG_POWER_STAGE2_8197F */ +#define BIT__R_CTRL_PKT_POW_ADJ_8197F BIT(24) + +#define BIT_SHIFT_POWER_STAGE2_8197F 0 +#define BIT_MASK_POWER_STAGE2_8197F 0xffffff +#define BIT_POWER_STAGE2_8197F(x) \ + (((x) & BIT_MASK_POWER_STAGE2_8197F) << BIT_SHIFT_POWER_STAGE2_8197F) +#define BITS_POWER_STAGE2_8197F \ + (BIT_MASK_POWER_STAGE2_8197F << BIT_SHIFT_POWER_STAGE2_8197F) +#define BIT_CLEAR_POWER_STAGE2_8197F(x) ((x) & (~BITS_POWER_STAGE2_8197F)) +#define BIT_GET_POWER_STAGE2_8197F(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE2_8197F) & BIT_MASK_POWER_STAGE2_8197F) +#define BIT_SET_POWER_STAGE2_8197F(x, v) \ + (BIT_CLEAR_POWER_STAGE2_8197F(x) | BIT_POWER_STAGE2_8197F(v)) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8197F */ + +#define BIT_SHIFT_PAD_NUM_THRES_8197F 24 +#define BIT_MASK_PAD_NUM_THRES_8197F 0x3f +#define BIT_PAD_NUM_THRES_8197F(x) \ + (((x) & BIT_MASK_PAD_NUM_THRES_8197F) << BIT_SHIFT_PAD_NUM_THRES_8197F) +#define BITS_PAD_NUM_THRES_8197F \ + (BIT_MASK_PAD_NUM_THRES_8197F << BIT_SHIFT_PAD_NUM_THRES_8197F) +#define BIT_CLEAR_PAD_NUM_THRES_8197F(x) ((x) & (~BITS_PAD_NUM_THRES_8197F)) +#define BIT_GET_PAD_NUM_THRES_8197F(x) \ + (((x) >> BIT_SHIFT_PAD_NUM_THRES_8197F) & BIT_MASK_PAD_NUM_THRES_8197F) +#define BIT_SET_PAD_NUM_THRES_8197F(x, v) \ + (BIT_CLEAR_PAD_NUM_THRES_8197F(x) | BIT_PAD_NUM_THRES_8197F(v)) + +#define BIT_R_DMA_THIS_QUEUE_BK_8197F BIT(23) +#define BIT_R_DMA_THIS_QUEUE_BE_8197F BIT(22) +#define BIT_R_DMA_THIS_QUEUE_VI_8197F BIT(21) +#define BIT_R_DMA_THIS_QUEUE_VO_8197F BIT(20) + +#define BIT_SHIFT_R_TOTAL_LEN_TH_8197F 8 +#define BIT_MASK_R_TOTAL_LEN_TH_8197F 0xfff +#define BIT_R_TOTAL_LEN_TH_8197F(x) \ + (((x) & BIT_MASK_R_TOTAL_LEN_TH_8197F) \ + << BIT_SHIFT_R_TOTAL_LEN_TH_8197F) +#define BITS_R_TOTAL_LEN_TH_8197F \ + (BIT_MASK_R_TOTAL_LEN_TH_8197F << BIT_SHIFT_R_TOTAL_LEN_TH_8197F) +#define BIT_CLEAR_R_TOTAL_LEN_TH_8197F(x) ((x) & (~BITS_R_TOTAL_LEN_TH_8197F)) +#define BIT_GET_R_TOTAL_LEN_TH_8197F(x) \ + (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH_8197F) & \ + BIT_MASK_R_TOTAL_LEN_TH_8197F) +#define BIT_SET_R_TOTAL_LEN_TH_8197F(x, v) \ + (BIT_CLEAR_R_TOTAL_LEN_TH_8197F(x) | BIT_R_TOTAL_LEN_TH_8197F(v)) + +#define BIT_EN_NEW_EARLY_8197F BIT(7) +#define BIT_PRE_TX_CMD_8197F BIT(6) + +#define BIT_SHIFT_NUM_SCL_EN_8197F 4 +#define BIT_MASK_NUM_SCL_EN_8197F 0x3 +#define BIT_NUM_SCL_EN_8197F(x) \ + (((x) & BIT_MASK_NUM_SCL_EN_8197F) << BIT_SHIFT_NUM_SCL_EN_8197F) +#define BITS_NUM_SCL_EN_8197F \ + (BIT_MASK_NUM_SCL_EN_8197F << BIT_SHIFT_NUM_SCL_EN_8197F) +#define BIT_CLEAR_NUM_SCL_EN_8197F(x) ((x) & (~BITS_NUM_SCL_EN_8197F)) +#define BIT_GET_NUM_SCL_EN_8197F(x) \ + (((x) >> BIT_SHIFT_NUM_SCL_EN_8197F) & BIT_MASK_NUM_SCL_EN_8197F) +#define BIT_SET_NUM_SCL_EN_8197F(x, v) \ + (BIT_CLEAR_NUM_SCL_EN_8197F(x) | BIT_NUM_SCL_EN_8197F(v)) + +#define BIT_BK_EN_8197F BIT(3) +#define BIT_BE_EN_8197F BIT(2) +#define BIT_VI_EN_8197F BIT(1) +#define BIT_VO_EN_8197F BIT(0) + +/* 2 REG_PKT_LIFE_TIME_8197F */ + +#define BIT_SHIFT_PKT_LIFTIME_BEBK_8197F 16 +#define BIT_MASK_PKT_LIFTIME_BEBK_8197F 0xffff +#define BIT_PKT_LIFTIME_BEBK_8197F(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8197F) \ + << BIT_SHIFT_PKT_LIFTIME_BEBK_8197F) +#define BITS_PKT_LIFTIME_BEBK_8197F \ + (BIT_MASK_PKT_LIFTIME_BEBK_8197F << BIT_SHIFT_PKT_LIFTIME_BEBK_8197F) +#define BIT_CLEAR_PKT_LIFTIME_BEBK_8197F(x) \ + ((x) & (~BITS_PKT_LIFTIME_BEBK_8197F)) +#define BIT_GET_PKT_LIFTIME_BEBK_8197F(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8197F) & \ + BIT_MASK_PKT_LIFTIME_BEBK_8197F) +#define BIT_SET_PKT_LIFTIME_BEBK_8197F(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_BEBK_8197F(x) | BIT_PKT_LIFTIME_BEBK_8197F(v)) + +#define BIT_SHIFT_PKT_LIFTIME_VOVI_8197F 0 +#define BIT_MASK_PKT_LIFTIME_VOVI_8197F 0xffff +#define BIT_PKT_LIFTIME_VOVI_8197F(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8197F) \ + << BIT_SHIFT_PKT_LIFTIME_VOVI_8197F) +#define BITS_PKT_LIFTIME_VOVI_8197F \ + (BIT_MASK_PKT_LIFTIME_VOVI_8197F << BIT_SHIFT_PKT_LIFTIME_VOVI_8197F) +#define BIT_CLEAR_PKT_LIFTIME_VOVI_8197F(x) \ + ((x) & (~BITS_PKT_LIFTIME_VOVI_8197F)) +#define BIT_GET_PKT_LIFTIME_VOVI_8197F(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8197F) & \ + BIT_MASK_PKT_LIFTIME_VOVI_8197F) +#define BIT_SET_PKT_LIFTIME_VOVI_8197F(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_VOVI_8197F(x) | BIT_PKT_LIFTIME_VOVI_8197F(v)) + +/* 2 REG_STBC_SETTING_8197F */ + +#define BIT_SHIFT_CDEND_TXTIME_L_8197F 4 +#define BIT_MASK_CDEND_TXTIME_L_8197F 0xf +#define BIT_CDEND_TXTIME_L_8197F(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_L_8197F) \ + << BIT_SHIFT_CDEND_TXTIME_L_8197F) +#define BITS_CDEND_TXTIME_L_8197F \ + (BIT_MASK_CDEND_TXTIME_L_8197F << BIT_SHIFT_CDEND_TXTIME_L_8197F) +#define BIT_CLEAR_CDEND_TXTIME_L_8197F(x) ((x) & (~BITS_CDEND_TXTIME_L_8197F)) +#define BIT_GET_CDEND_TXTIME_L_8197F(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8197F) & \ + BIT_MASK_CDEND_TXTIME_L_8197F) +#define BIT_SET_CDEND_TXTIME_L_8197F(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_L_8197F(x) | BIT_CDEND_TXTIME_L_8197F(v)) + +#define BIT_SHIFT_NESS_8197F 2 +#define BIT_MASK_NESS_8197F 0x3 +#define BIT_NESS_8197F(x) (((x) & BIT_MASK_NESS_8197F) << BIT_SHIFT_NESS_8197F) +#define BITS_NESS_8197F (BIT_MASK_NESS_8197F << BIT_SHIFT_NESS_8197F) +#define BIT_CLEAR_NESS_8197F(x) ((x) & (~BITS_NESS_8197F)) +#define BIT_GET_NESS_8197F(x) \ + (((x) >> BIT_SHIFT_NESS_8197F) & BIT_MASK_NESS_8197F) +#define BIT_SET_NESS_8197F(x, v) (BIT_CLEAR_NESS_8197F(x) | BIT_NESS_8197F(v)) + +#define BIT_SHIFT_STBC_CFEND_8197F 0 +#define BIT_MASK_STBC_CFEND_8197F 0x3 +#define BIT_STBC_CFEND_8197F(x) \ + (((x) & BIT_MASK_STBC_CFEND_8197F) << BIT_SHIFT_STBC_CFEND_8197F) +#define BITS_STBC_CFEND_8197F \ + (BIT_MASK_STBC_CFEND_8197F << BIT_SHIFT_STBC_CFEND_8197F) +#define BIT_CLEAR_STBC_CFEND_8197F(x) ((x) & (~BITS_STBC_CFEND_8197F)) +#define BIT_GET_STBC_CFEND_8197F(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_8197F) & BIT_MASK_STBC_CFEND_8197F) +#define BIT_SET_STBC_CFEND_8197F(x, v) \ + (BIT_CLEAR_STBC_CFEND_8197F(x) | BIT_STBC_CFEND_8197F(v)) + +/* 2 REG_STBC_SETTING2_8197F */ + +#define BIT_SHIFT_CDEND_TXTIME_H_8197F 0 +#define BIT_MASK_CDEND_TXTIME_H_8197F 0x1f +#define BIT_CDEND_TXTIME_H_8197F(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_H_8197F) \ + << BIT_SHIFT_CDEND_TXTIME_H_8197F) +#define BITS_CDEND_TXTIME_H_8197F \ + (BIT_MASK_CDEND_TXTIME_H_8197F << BIT_SHIFT_CDEND_TXTIME_H_8197F) +#define BIT_CLEAR_CDEND_TXTIME_H_8197F(x) ((x) & (~BITS_CDEND_TXTIME_H_8197F)) +#define BIT_GET_CDEND_TXTIME_H_8197F(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8197F) & \ + BIT_MASK_CDEND_TXTIME_H_8197F) +#define BIT_SET_CDEND_TXTIME_H_8197F(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_H_8197F(x) | BIT_CDEND_TXTIME_H_8197F(v)) + +/* 2 REG_QUEUE_CTRL_8197F */ +#define BIT_PTA_EDCCA_EN_8197F BIT(5) +#define BIT_PTA_WL_TX_EN_8197F BIT(4) +#define BIT_R_USE_DATA_BW_8197F BIT(3) +#define BIT_TRI_PKT_INT_MODE1_8197F BIT(2) +#define BIT_TRI_PKT_INT_MODE0_8197F BIT(1) +#define BIT_ACQ_MODE_SEL_8197F BIT(0) + +/* 2 REG_SINGLE_AMPDU_CTRL_8197F */ +#define BIT_EN_SINGLE_APMDU_8197F BIT(7) + +/* 2 REG_PROT_MODE_CTRL_8197F */ + +#define BIT_SHIFT_RTS_MAX_AGG_NUM_8197F 24 +#define BIT_MASK_RTS_MAX_AGG_NUM_8197F 0x3f +#define BIT_RTS_MAX_AGG_NUM_8197F(x) \ + (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8197F) \ + << BIT_SHIFT_RTS_MAX_AGG_NUM_8197F) +#define BITS_RTS_MAX_AGG_NUM_8197F \ + (BIT_MASK_RTS_MAX_AGG_NUM_8197F << BIT_SHIFT_RTS_MAX_AGG_NUM_8197F) +#define BIT_CLEAR_RTS_MAX_AGG_NUM_8197F(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8197F)) +#define BIT_GET_RTS_MAX_AGG_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8197F) & \ + BIT_MASK_RTS_MAX_AGG_NUM_8197F) +#define BIT_SET_RTS_MAX_AGG_NUM_8197F(x, v) \ + (BIT_CLEAR_RTS_MAX_AGG_NUM_8197F(x) | BIT_RTS_MAX_AGG_NUM_8197F(v)) + +#define BIT_SHIFT_MAX_AGG_NUM_8197F 16 +#define BIT_MASK_MAX_AGG_NUM_8197F 0x3f +#define BIT_MAX_AGG_NUM_8197F(x) \ + (((x) & BIT_MASK_MAX_AGG_NUM_8197F) << BIT_SHIFT_MAX_AGG_NUM_8197F) +#define BITS_MAX_AGG_NUM_8197F \ + (BIT_MASK_MAX_AGG_NUM_8197F << BIT_SHIFT_MAX_AGG_NUM_8197F) +#define BIT_CLEAR_MAX_AGG_NUM_8197F(x) ((x) & (~BITS_MAX_AGG_NUM_8197F)) +#define BIT_GET_MAX_AGG_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_MAX_AGG_NUM_8197F) & BIT_MASK_MAX_AGG_NUM_8197F) +#define BIT_SET_MAX_AGG_NUM_8197F(x, v) \ + (BIT_CLEAR_MAX_AGG_NUM_8197F(x) | BIT_MAX_AGG_NUM_8197F(v)) + +#define BIT_SHIFT_RTS_TXTIME_TH_8197F 8 +#define BIT_MASK_RTS_TXTIME_TH_8197F 0xff +#define BIT_RTS_TXTIME_TH_8197F(x) \ + (((x) & BIT_MASK_RTS_TXTIME_TH_8197F) << BIT_SHIFT_RTS_TXTIME_TH_8197F) +#define BITS_RTS_TXTIME_TH_8197F \ + (BIT_MASK_RTS_TXTIME_TH_8197F << BIT_SHIFT_RTS_TXTIME_TH_8197F) +#define BIT_CLEAR_RTS_TXTIME_TH_8197F(x) ((x) & (~BITS_RTS_TXTIME_TH_8197F)) +#define BIT_GET_RTS_TXTIME_TH_8197F(x) \ + (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8197F) & BIT_MASK_RTS_TXTIME_TH_8197F) +#define BIT_SET_RTS_TXTIME_TH_8197F(x, v) \ + (BIT_CLEAR_RTS_TXTIME_TH_8197F(x) | BIT_RTS_TXTIME_TH_8197F(v)) + +#define BIT_SHIFT_RTS_LEN_TH_8197F 0 +#define BIT_MASK_RTS_LEN_TH_8197F 0xff +#define BIT_RTS_LEN_TH_8197F(x) \ + (((x) & BIT_MASK_RTS_LEN_TH_8197F) << BIT_SHIFT_RTS_LEN_TH_8197F) +#define BITS_RTS_LEN_TH_8197F \ + (BIT_MASK_RTS_LEN_TH_8197F << BIT_SHIFT_RTS_LEN_TH_8197F) +#define BIT_CLEAR_RTS_LEN_TH_8197F(x) ((x) & (~BITS_RTS_LEN_TH_8197F)) +#define BIT_GET_RTS_LEN_TH_8197F(x) \ + (((x) >> BIT_SHIFT_RTS_LEN_TH_8197F) & BIT_MASK_RTS_LEN_TH_8197F) +#define BIT_SET_RTS_LEN_TH_8197F(x, v) \ + (BIT_CLEAR_RTS_LEN_TH_8197F(x) | BIT_RTS_LEN_TH_8197F(v)) + +/* 2 REG_BAR_MODE_CTRL_8197F */ + +#define BIT_SHIFT_BAR_RTY_LMT_8197F 16 +#define BIT_MASK_BAR_RTY_LMT_8197F 0x3 +#define BIT_BAR_RTY_LMT_8197F(x) \ + (((x) & BIT_MASK_BAR_RTY_LMT_8197F) << BIT_SHIFT_BAR_RTY_LMT_8197F) +#define BITS_BAR_RTY_LMT_8197F \ + (BIT_MASK_BAR_RTY_LMT_8197F << BIT_SHIFT_BAR_RTY_LMT_8197F) +#define BIT_CLEAR_BAR_RTY_LMT_8197F(x) ((x) & (~BITS_BAR_RTY_LMT_8197F)) +#define BIT_GET_BAR_RTY_LMT_8197F(x) \ + (((x) >> BIT_SHIFT_BAR_RTY_LMT_8197F) & BIT_MASK_BAR_RTY_LMT_8197F) +#define BIT_SET_BAR_RTY_LMT_8197F(x, v) \ + (BIT_CLEAR_BAR_RTY_LMT_8197F(x) | BIT_BAR_RTY_LMT_8197F(v)) + +#define BIT_SHIFT_BAR_PKT_TXTIME_TH_8197F 8 +#define BIT_MASK_BAR_PKT_TXTIME_TH_8197F 0xff +#define BIT_BAR_PKT_TXTIME_TH_8197F(x) \ + (((x) & BIT_MASK_BAR_PKT_TXTIME_TH_8197F) \ + << BIT_SHIFT_BAR_PKT_TXTIME_TH_8197F) +#define BITS_BAR_PKT_TXTIME_TH_8197F \ + (BIT_MASK_BAR_PKT_TXTIME_TH_8197F << BIT_SHIFT_BAR_PKT_TXTIME_TH_8197F) +#define BIT_CLEAR_BAR_PKT_TXTIME_TH_8197F(x) \ + ((x) & (~BITS_BAR_PKT_TXTIME_TH_8197F)) +#define BIT_GET_BAR_PKT_TXTIME_TH_8197F(x) \ + (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH_8197F) & \ + BIT_MASK_BAR_PKT_TXTIME_TH_8197F) +#define BIT_SET_BAR_PKT_TXTIME_TH_8197F(x, v) \ + (BIT_CLEAR_BAR_PKT_TXTIME_TH_8197F(x) | BIT_BAR_PKT_TXTIME_TH_8197F(v)) + +#define BIT_BAR_EN_V1_8197F BIT(6) + +#define BIT_SHIFT_BAR_PKTNUM_TH_V1_8197F 0 +#define BIT_MASK_BAR_PKTNUM_TH_V1_8197F 0x3f +#define BIT_BAR_PKTNUM_TH_V1_8197F(x) \ + (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8197F) \ + << BIT_SHIFT_BAR_PKTNUM_TH_V1_8197F) +#define BITS_BAR_PKTNUM_TH_V1_8197F \ + (BIT_MASK_BAR_PKTNUM_TH_V1_8197F << BIT_SHIFT_BAR_PKTNUM_TH_V1_8197F) +#define BIT_CLEAR_BAR_PKTNUM_TH_V1_8197F(x) \ + ((x) & (~BITS_BAR_PKTNUM_TH_V1_8197F)) +#define BIT_GET_BAR_PKTNUM_TH_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8197F) & \ + BIT_MASK_BAR_PKTNUM_TH_V1_8197F) +#define BIT_SET_BAR_PKTNUM_TH_V1_8197F(x, v) \ + (BIT_CLEAR_BAR_PKTNUM_TH_V1_8197F(x) | BIT_BAR_PKTNUM_TH_V1_8197F(v)) + +/* 2 REG_RA_TRY_RATE_AGG_LMT_8197F */ + +#define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8197F 0 +#define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8197F 0x3f +#define BIT_RA_TRY_RATE_AGG_LMT_V1_8197F(x) \ + (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8197F) \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8197F) +#define BITS_RA_TRY_RATE_AGG_LMT_V1_8197F \ + (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8197F \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8197F) +#define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8197F(x) \ + ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1_8197F)) +#define BIT_GET_RA_TRY_RATE_AGG_LMT_V1_8197F(x) \ + (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8197F) & \ + BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8197F) +#define BIT_SET_RA_TRY_RATE_AGG_LMT_V1_8197F(x, v) \ + (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8197F(x) | \ + BIT_RA_TRY_RATE_AGG_LMT_V1_8197F(v)) + +/* 2 REG_MACID_SLEEP2_8197F */ + +#define BIT_SHIFT_MACID95_64PKTSLEEP_8197F 0 +#define BIT_MASK_MACID95_64PKTSLEEP_8197F 0xffffffffL +#define BIT_MACID95_64PKTSLEEP_8197F(x) \ + (((x) & BIT_MASK_MACID95_64PKTSLEEP_8197F) \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8197F) +#define BITS_MACID95_64PKTSLEEP_8197F \ + (BIT_MASK_MACID95_64PKTSLEEP_8197F \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8197F) +#define BIT_CLEAR_MACID95_64PKTSLEEP_8197F(x) \ + ((x) & (~BITS_MACID95_64PKTSLEEP_8197F)) +#define BIT_GET_MACID95_64PKTSLEEP_8197F(x) \ + (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP_8197F) & \ + BIT_MASK_MACID95_64PKTSLEEP_8197F) +#define BIT_SET_MACID95_64PKTSLEEP_8197F(x, v) \ + (BIT_CLEAR_MACID95_64PKTSLEEP_8197F(x) | \ + BIT_MACID95_64PKTSLEEP_8197F(v)) + +/* 2 REG_MACID_SLEEP_8197F */ + +#define BIT_SHIFT_MACID31_0_PKTSLEEP_8197F 0 +#define BIT_MASK_MACID31_0_PKTSLEEP_8197F 0xffffffffL +#define BIT_MACID31_0_PKTSLEEP_8197F(x) \ + (((x) & BIT_MASK_MACID31_0_PKTSLEEP_8197F) \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8197F) +#define BITS_MACID31_0_PKTSLEEP_8197F \ + (BIT_MASK_MACID31_0_PKTSLEEP_8197F \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8197F) +#define BIT_CLEAR_MACID31_0_PKTSLEEP_8197F(x) \ + ((x) & (~BITS_MACID31_0_PKTSLEEP_8197F)) +#define BIT_GET_MACID31_0_PKTSLEEP_8197F(x) \ + (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP_8197F) & \ + BIT_MASK_MACID31_0_PKTSLEEP_8197F) +#define BIT_SET_MACID31_0_PKTSLEEP_8197F(x, v) \ + (BIT_CLEAR_MACID31_0_PKTSLEEP_8197F(x) | \ + BIT_MACID31_0_PKTSLEEP_8197F(v)) + +/* 2 REG_HW_SEQ0_8197F */ + +#define BIT_SHIFT_HW_SSN_SEQ0_8197F 0 +#define BIT_MASK_HW_SSN_SEQ0_8197F 0xfff +#define BIT_HW_SSN_SEQ0_8197F(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ0_8197F) << BIT_SHIFT_HW_SSN_SEQ0_8197F) +#define BITS_HW_SSN_SEQ0_8197F \ + (BIT_MASK_HW_SSN_SEQ0_8197F << BIT_SHIFT_HW_SSN_SEQ0_8197F) +#define BIT_CLEAR_HW_SSN_SEQ0_8197F(x) ((x) & (~BITS_HW_SSN_SEQ0_8197F)) +#define BIT_GET_HW_SSN_SEQ0_8197F(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8197F) & BIT_MASK_HW_SSN_SEQ0_8197F) +#define BIT_SET_HW_SSN_SEQ0_8197F(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ0_8197F(x) | BIT_HW_SSN_SEQ0_8197F(v)) + +/* 2 REG_HW_SEQ1_8197F */ + +#define BIT_SHIFT_HW_SSN_SEQ1_8197F 0 +#define BIT_MASK_HW_SSN_SEQ1_8197F 0xfff +#define BIT_HW_SSN_SEQ1_8197F(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ1_8197F) << BIT_SHIFT_HW_SSN_SEQ1_8197F) +#define BITS_HW_SSN_SEQ1_8197F \ + (BIT_MASK_HW_SSN_SEQ1_8197F << BIT_SHIFT_HW_SSN_SEQ1_8197F) +#define BIT_CLEAR_HW_SSN_SEQ1_8197F(x) ((x) & (~BITS_HW_SSN_SEQ1_8197F)) +#define BIT_GET_HW_SSN_SEQ1_8197F(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8197F) & BIT_MASK_HW_SSN_SEQ1_8197F) +#define BIT_SET_HW_SSN_SEQ1_8197F(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ1_8197F(x) | BIT_HW_SSN_SEQ1_8197F(v)) + +/* 2 REG_HW_SEQ2_8197F */ + +#define BIT_SHIFT_HW_SSN_SEQ2_8197F 0 +#define BIT_MASK_HW_SSN_SEQ2_8197F 0xfff +#define BIT_HW_SSN_SEQ2_8197F(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ2_8197F) << BIT_SHIFT_HW_SSN_SEQ2_8197F) +#define BITS_HW_SSN_SEQ2_8197F \ + (BIT_MASK_HW_SSN_SEQ2_8197F << BIT_SHIFT_HW_SSN_SEQ2_8197F) +#define BIT_CLEAR_HW_SSN_SEQ2_8197F(x) ((x) & (~BITS_HW_SSN_SEQ2_8197F)) +#define BIT_GET_HW_SSN_SEQ2_8197F(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8197F) & BIT_MASK_HW_SSN_SEQ2_8197F) +#define BIT_SET_HW_SSN_SEQ2_8197F(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ2_8197F(x) | BIT_HW_SSN_SEQ2_8197F(v)) + +/* 2 REG_HW_SEQ3_8197F */ + +#define BIT_SHIFT_CSI_HWSSN_SEL_8197F 12 +#define BIT_MASK_CSI_HWSSN_SEL_8197F 0x3 +#define BIT_CSI_HWSSN_SEL_8197F(x) \ + (((x) & BIT_MASK_CSI_HWSSN_SEL_8197F) << BIT_SHIFT_CSI_HWSSN_SEL_8197F) +#define BITS_CSI_HWSSN_SEL_8197F \ + (BIT_MASK_CSI_HWSSN_SEL_8197F << BIT_SHIFT_CSI_HWSSN_SEL_8197F) +#define BIT_CLEAR_CSI_HWSSN_SEL_8197F(x) ((x) & (~BITS_CSI_HWSSN_SEL_8197F)) +#define BIT_GET_CSI_HWSSN_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_CSI_HWSSN_SEL_8197F) & BIT_MASK_CSI_HWSSN_SEL_8197F) +#define BIT_SET_CSI_HWSSN_SEL_8197F(x, v) \ + (BIT_CLEAR_CSI_HWSSN_SEL_8197F(x) | BIT_CSI_HWSSN_SEL_8197F(v)) + +#define BIT_SHIFT_HW_SSN_SEQ3_8197F 0 +#define BIT_MASK_HW_SSN_SEQ3_8197F 0xfff +#define BIT_HW_SSN_SEQ3_8197F(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ3_8197F) << BIT_SHIFT_HW_SSN_SEQ3_8197F) +#define BITS_HW_SSN_SEQ3_8197F \ + (BIT_MASK_HW_SSN_SEQ3_8197F << BIT_SHIFT_HW_SSN_SEQ3_8197F) +#define BIT_CLEAR_HW_SSN_SEQ3_8197F(x) ((x) & (~BITS_HW_SSN_SEQ3_8197F)) +#define BIT_GET_HW_SSN_SEQ3_8197F(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8197F) & BIT_MASK_HW_SSN_SEQ3_8197F) +#define BIT_SET_HW_SSN_SEQ3_8197F(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ3_8197F(x) | BIT_HW_SSN_SEQ3_8197F(v)) + +/* 2 REG_NULL_PKT_STATUS_V1_8197F */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V1_8197F 2 +#define BIT_MASK_PTCL_TOTAL_PG_V1_8197F 0x1fff +#define BIT_PTCL_TOTAL_PG_V1_8197F(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V1_8197F) \ + << BIT_SHIFT_PTCL_TOTAL_PG_V1_8197F) +#define BITS_PTCL_TOTAL_PG_V1_8197F \ + (BIT_MASK_PTCL_TOTAL_PG_V1_8197F << BIT_SHIFT_PTCL_TOTAL_PG_V1_8197F) +#define BIT_CLEAR_PTCL_TOTAL_PG_V1_8197F(x) \ + ((x) & (~BITS_PTCL_TOTAL_PG_V1_8197F)) +#define BIT_GET_PTCL_TOTAL_PG_V1_8197F(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V1_8197F) & \ + BIT_MASK_PTCL_TOTAL_PG_V1_8197F) +#define BIT_SET_PTCL_TOTAL_PG_V1_8197F(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V1_8197F(x) | BIT_PTCL_TOTAL_PG_V1_8197F(v)) + +#define BIT_TX_NULL_1_8197F BIT(1) +#define BIT_TX_NULL_0_8197F BIT(0) + +/* 2 REG_PTCL_ERR_STATUS_8197F */ +#define BIT_PTCL_RATE_TABLE_INVALID_8197F BIT(7) +#define BIT_FTM_T2R_ERROR_8197F BIT(6) +#define BIT_PTCL_ERR0_8197F BIT(5) +#define BIT_PTCL_ERR1_8197F BIT(4) +#define BIT_PTCL_ERR2_8197F BIT(3) +#define BIT_PTCL_ERR3_8197F BIT(2) +#define BIT_PTCL_ERR4_8197F BIT(1) +#define BIT_PTCL_ERR5_8197F BIT(0) + +/* 2 REG_NULL_PKT_STATUS_EXTEND_8197F */ +#define BIT_CLI3_TX_NULL_1_8197F BIT(7) +#define BIT_CLI3_TX_NULL_0_8197F BIT(6) +#define BIT_CLI2_TX_NULL_1_8197F BIT(5) +#define BIT_CLI2_TX_NULL_0_8197F BIT(4) +#define BIT_CLI1_TX_NULL_1_8197F BIT(3) +#define BIT_CLI1_TX_NULL_0_8197F BIT(2) +#define BIT_CLI0_TX_NULL_1_8197F BIT(1) +#define BIT_CLI0_TX_NULL_0_8197F BIT(0) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN_8197F */ +#define BIT_VIDEO_JUST_DROP_8197F BIT(1) +#define BIT_VIDEO_ENHANCEMENT_FUN_EN_8197F BIT(0) + +/* 2 REG_BT_POLLUTE_PKT_CNT_8197F */ + +#define BIT_SHIFT_BT_POLLUTE_PKT_CNT_8197F 0 +#define BIT_MASK_BT_POLLUTE_PKT_CNT_8197F 0xffff +#define BIT_BT_POLLUTE_PKT_CNT_8197F(x) \ + (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT_8197F) \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8197F) +#define BITS_BT_POLLUTE_PKT_CNT_8197F \ + (BIT_MASK_BT_POLLUTE_PKT_CNT_8197F \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8197F) +#define BIT_CLEAR_BT_POLLUTE_PKT_CNT_8197F(x) \ + ((x) & (~BITS_BT_POLLUTE_PKT_CNT_8197F)) +#define BIT_GET_BT_POLLUTE_PKT_CNT_8197F(x) \ + (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT_8197F) & \ + BIT_MASK_BT_POLLUTE_PKT_CNT_8197F) +#define BIT_SET_BT_POLLUTE_PKT_CNT_8197F(x, v) \ + (BIT_CLEAR_BT_POLLUTE_PKT_CNT_8197F(x) | \ + BIT_BT_POLLUTE_PKT_CNT_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_PTCL_DBG_8197F */ + +#define BIT_SHIFT_PTCL_DBG_8197F 0 +#define BIT_MASK_PTCL_DBG_8197F 0xffffffffL +#define BIT_PTCL_DBG_8197F(x) \ + (((x) & BIT_MASK_PTCL_DBG_8197F) << BIT_SHIFT_PTCL_DBG_8197F) +#define BITS_PTCL_DBG_8197F \ + (BIT_MASK_PTCL_DBG_8197F << BIT_SHIFT_PTCL_DBG_8197F) +#define BIT_CLEAR_PTCL_DBG_8197F(x) ((x) & (~BITS_PTCL_DBG_8197F)) +#define BIT_GET_PTCL_DBG_8197F(x) \ + (((x) >> BIT_SHIFT_PTCL_DBG_8197F) & BIT_MASK_PTCL_DBG_8197F) +#define BIT_SET_PTCL_DBG_8197F(x, v) \ + (BIT_CLEAR_PTCL_DBG_8197F(x) | BIT_PTCL_DBG_8197F(v)) + +/* 2 REG_TXOP_EXTRA_CTRL_8197F */ +#define BIT_TXOP_EFFICIENCY_EN_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_CPUMGQ_TIMER_CTRL2_8197F */ + +#define BIT_SHIFT_TRI_HEAD_ADDR_8197F 16 +#define BIT_MASK_TRI_HEAD_ADDR_8197F 0xfff +#define BIT_TRI_HEAD_ADDR_8197F(x) \ + (((x) & BIT_MASK_TRI_HEAD_ADDR_8197F) << BIT_SHIFT_TRI_HEAD_ADDR_8197F) +#define BITS_TRI_HEAD_ADDR_8197F \ + (BIT_MASK_TRI_HEAD_ADDR_8197F << BIT_SHIFT_TRI_HEAD_ADDR_8197F) +#define BIT_CLEAR_TRI_HEAD_ADDR_8197F(x) ((x) & (~BITS_TRI_HEAD_ADDR_8197F)) +#define BIT_GET_TRI_HEAD_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_TRI_HEAD_ADDR_8197F) & BIT_MASK_TRI_HEAD_ADDR_8197F) +#define BIT_SET_TRI_HEAD_ADDR_8197F(x, v) \ + (BIT_CLEAR_TRI_HEAD_ADDR_8197F(x) | BIT_TRI_HEAD_ADDR_8197F(v)) + +#define BIT_DROP_TH_EN_8197F BIT(8) + +#define BIT_SHIFT_DROP_TH_8197F 0 +#define BIT_MASK_DROP_TH_8197F 0xff +#define BIT_DROP_TH_8197F(x) \ + (((x) & BIT_MASK_DROP_TH_8197F) << BIT_SHIFT_DROP_TH_8197F) +#define BITS_DROP_TH_8197F (BIT_MASK_DROP_TH_8197F << BIT_SHIFT_DROP_TH_8197F) +#define BIT_CLEAR_DROP_TH_8197F(x) ((x) & (~BITS_DROP_TH_8197F)) +#define BIT_GET_DROP_TH_8197F(x) \ + (((x) >> BIT_SHIFT_DROP_TH_8197F) & BIT_MASK_DROP_TH_8197F) +#define BIT_SET_DROP_TH_8197F(x, v) \ + (BIT_CLEAR_DROP_TH_8197F(x) | BIT_DROP_TH_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_DUMMY_PAGE4_8197F */ +#define BIT_MOREDATA_CTRL2_EN_V2_8197F BIT(19) +#define BIT_MOREDATA_CTRL1_EN_V2_8197F BIT(18) +#define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_8197F BIT(16) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_Q0_Q1_INFO_8197F */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8197F BIT(31) + +#define BIT_SHIFT_GTAB_ID_8197F 28 +#define BIT_MASK_GTAB_ID_8197F 0x7 +#define BIT_GTAB_ID_8197F(x) \ + (((x) & BIT_MASK_GTAB_ID_8197F) << BIT_SHIFT_GTAB_ID_8197F) +#define BITS_GTAB_ID_8197F (BIT_MASK_GTAB_ID_8197F << BIT_SHIFT_GTAB_ID_8197F) +#define BIT_CLEAR_GTAB_ID_8197F(x) ((x) & (~BITS_GTAB_ID_8197F)) +#define BIT_GET_GTAB_ID_8197F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8197F) & BIT_MASK_GTAB_ID_8197F) +#define BIT_SET_GTAB_ID_8197F(x, v) \ + (BIT_CLEAR_GTAB_ID_8197F(x) | BIT_GTAB_ID_8197F(v)) + +#define BIT_SHIFT_AC1_PKT_INFO_8197F 16 +#define BIT_MASK_AC1_PKT_INFO_8197F 0xfff +#define BIT_AC1_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_AC1_PKT_INFO_8197F) << BIT_SHIFT_AC1_PKT_INFO_8197F) +#define BITS_AC1_PKT_INFO_8197F \ + (BIT_MASK_AC1_PKT_INFO_8197F << BIT_SHIFT_AC1_PKT_INFO_8197F) +#define BIT_CLEAR_AC1_PKT_INFO_8197F(x) ((x) & (~BITS_AC1_PKT_INFO_8197F)) +#define BIT_GET_AC1_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_AC1_PKT_INFO_8197F) & BIT_MASK_AC1_PKT_INFO_8197F) +#define BIT_SET_AC1_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_AC1_PKT_INFO_8197F(x) | BIT_AC1_PKT_INFO_8197F(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8197F BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8197F 12 +#define BIT_MASK_GTAB_ID_V1_8197F 0x7 +#define BIT_GTAB_ID_V1_8197F(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8197F) << BIT_SHIFT_GTAB_ID_V1_8197F) +#define BITS_GTAB_ID_V1_8197F \ + (BIT_MASK_GTAB_ID_V1_8197F << BIT_SHIFT_GTAB_ID_V1_8197F) +#define BIT_CLEAR_GTAB_ID_V1_8197F(x) ((x) & (~BITS_GTAB_ID_V1_8197F)) +#define BIT_GET_GTAB_ID_V1_8197F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8197F) & BIT_MASK_GTAB_ID_V1_8197F) +#define BIT_SET_GTAB_ID_V1_8197F(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8197F(x) | BIT_GTAB_ID_V1_8197F(v)) + +#define BIT_SHIFT_AC0_PKT_INFO_8197F 0 +#define BIT_MASK_AC0_PKT_INFO_8197F 0xfff +#define BIT_AC0_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_AC0_PKT_INFO_8197F) << BIT_SHIFT_AC0_PKT_INFO_8197F) +#define BITS_AC0_PKT_INFO_8197F \ + (BIT_MASK_AC0_PKT_INFO_8197F << BIT_SHIFT_AC0_PKT_INFO_8197F) +#define BIT_CLEAR_AC0_PKT_INFO_8197F(x) ((x) & (~BITS_AC0_PKT_INFO_8197F)) +#define BIT_GET_AC0_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_AC0_PKT_INFO_8197F) & BIT_MASK_AC0_PKT_INFO_8197F) +#define BIT_SET_AC0_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_AC0_PKT_INFO_8197F(x) | BIT_AC0_PKT_INFO_8197F(v)) + +/* 2 REG_Q2_Q3_INFO_8197F */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8197F BIT(31) + +#define BIT_SHIFT_GTAB_ID_8197F 28 +#define BIT_MASK_GTAB_ID_8197F 0x7 +#define BIT_GTAB_ID_8197F(x) \ + (((x) & BIT_MASK_GTAB_ID_8197F) << BIT_SHIFT_GTAB_ID_8197F) +#define BITS_GTAB_ID_8197F (BIT_MASK_GTAB_ID_8197F << BIT_SHIFT_GTAB_ID_8197F) +#define BIT_CLEAR_GTAB_ID_8197F(x) ((x) & (~BITS_GTAB_ID_8197F)) +#define BIT_GET_GTAB_ID_8197F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8197F) & BIT_MASK_GTAB_ID_8197F) +#define BIT_SET_GTAB_ID_8197F(x, v) \ + (BIT_CLEAR_GTAB_ID_8197F(x) | BIT_GTAB_ID_8197F(v)) + +#define BIT_SHIFT_AC3_PKT_INFO_8197F 16 +#define BIT_MASK_AC3_PKT_INFO_8197F 0xfff +#define BIT_AC3_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_AC3_PKT_INFO_8197F) << BIT_SHIFT_AC3_PKT_INFO_8197F) +#define BITS_AC3_PKT_INFO_8197F \ + (BIT_MASK_AC3_PKT_INFO_8197F << BIT_SHIFT_AC3_PKT_INFO_8197F) +#define BIT_CLEAR_AC3_PKT_INFO_8197F(x) ((x) & (~BITS_AC3_PKT_INFO_8197F)) +#define BIT_GET_AC3_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_AC3_PKT_INFO_8197F) & BIT_MASK_AC3_PKT_INFO_8197F) +#define BIT_SET_AC3_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_AC3_PKT_INFO_8197F(x) | BIT_AC3_PKT_INFO_8197F(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8197F BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8197F 12 +#define BIT_MASK_GTAB_ID_V1_8197F 0x7 +#define BIT_GTAB_ID_V1_8197F(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8197F) << BIT_SHIFT_GTAB_ID_V1_8197F) +#define BITS_GTAB_ID_V1_8197F \ + (BIT_MASK_GTAB_ID_V1_8197F << BIT_SHIFT_GTAB_ID_V1_8197F) +#define BIT_CLEAR_GTAB_ID_V1_8197F(x) ((x) & (~BITS_GTAB_ID_V1_8197F)) +#define BIT_GET_GTAB_ID_V1_8197F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8197F) & BIT_MASK_GTAB_ID_V1_8197F) +#define BIT_SET_GTAB_ID_V1_8197F(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8197F(x) | BIT_GTAB_ID_V1_8197F(v)) + +#define BIT_SHIFT_AC2_PKT_INFO_8197F 0 +#define BIT_MASK_AC2_PKT_INFO_8197F 0xfff +#define BIT_AC2_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_AC2_PKT_INFO_8197F) << BIT_SHIFT_AC2_PKT_INFO_8197F) +#define BITS_AC2_PKT_INFO_8197F \ + (BIT_MASK_AC2_PKT_INFO_8197F << BIT_SHIFT_AC2_PKT_INFO_8197F) +#define BIT_CLEAR_AC2_PKT_INFO_8197F(x) ((x) & (~BITS_AC2_PKT_INFO_8197F)) +#define BIT_GET_AC2_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_AC2_PKT_INFO_8197F) & BIT_MASK_AC2_PKT_INFO_8197F) +#define BIT_SET_AC2_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_AC2_PKT_INFO_8197F(x) | BIT_AC2_PKT_INFO_8197F(v)) + +/* 2 REG_Q4_Q5_INFO_8197F */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8197F BIT(31) + +#define BIT_SHIFT_GTAB_ID_8197F 28 +#define BIT_MASK_GTAB_ID_8197F 0x7 +#define BIT_GTAB_ID_8197F(x) \ + (((x) & BIT_MASK_GTAB_ID_8197F) << BIT_SHIFT_GTAB_ID_8197F) +#define BITS_GTAB_ID_8197F (BIT_MASK_GTAB_ID_8197F << BIT_SHIFT_GTAB_ID_8197F) +#define BIT_CLEAR_GTAB_ID_8197F(x) ((x) & (~BITS_GTAB_ID_8197F)) +#define BIT_GET_GTAB_ID_8197F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8197F) & BIT_MASK_GTAB_ID_8197F) +#define BIT_SET_GTAB_ID_8197F(x, v) \ + (BIT_CLEAR_GTAB_ID_8197F(x) | BIT_GTAB_ID_8197F(v)) + +#define BIT_SHIFT_AC5_PKT_INFO_8197F 16 +#define BIT_MASK_AC5_PKT_INFO_8197F 0xfff +#define BIT_AC5_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_AC5_PKT_INFO_8197F) << BIT_SHIFT_AC5_PKT_INFO_8197F) +#define BITS_AC5_PKT_INFO_8197F \ + (BIT_MASK_AC5_PKT_INFO_8197F << BIT_SHIFT_AC5_PKT_INFO_8197F) +#define BIT_CLEAR_AC5_PKT_INFO_8197F(x) ((x) & (~BITS_AC5_PKT_INFO_8197F)) +#define BIT_GET_AC5_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_AC5_PKT_INFO_8197F) & BIT_MASK_AC5_PKT_INFO_8197F) +#define BIT_SET_AC5_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_AC5_PKT_INFO_8197F(x) | BIT_AC5_PKT_INFO_8197F(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8197F BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8197F 12 +#define BIT_MASK_GTAB_ID_V1_8197F 0x7 +#define BIT_GTAB_ID_V1_8197F(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8197F) << BIT_SHIFT_GTAB_ID_V1_8197F) +#define BITS_GTAB_ID_V1_8197F \ + (BIT_MASK_GTAB_ID_V1_8197F << BIT_SHIFT_GTAB_ID_V1_8197F) +#define BIT_CLEAR_GTAB_ID_V1_8197F(x) ((x) & (~BITS_GTAB_ID_V1_8197F)) +#define BIT_GET_GTAB_ID_V1_8197F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8197F) & BIT_MASK_GTAB_ID_V1_8197F) +#define BIT_SET_GTAB_ID_V1_8197F(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8197F(x) | BIT_GTAB_ID_V1_8197F(v)) + +#define BIT_SHIFT_AC4_PKT_INFO_8197F 0 +#define BIT_MASK_AC4_PKT_INFO_8197F 0xfff +#define BIT_AC4_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_AC4_PKT_INFO_8197F) << BIT_SHIFT_AC4_PKT_INFO_8197F) +#define BITS_AC4_PKT_INFO_8197F \ + (BIT_MASK_AC4_PKT_INFO_8197F << BIT_SHIFT_AC4_PKT_INFO_8197F) +#define BIT_CLEAR_AC4_PKT_INFO_8197F(x) ((x) & (~BITS_AC4_PKT_INFO_8197F)) +#define BIT_GET_AC4_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_AC4_PKT_INFO_8197F) & BIT_MASK_AC4_PKT_INFO_8197F) +#define BIT_SET_AC4_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_AC4_PKT_INFO_8197F(x) | BIT_AC4_PKT_INFO_8197F(v)) + +/* 2 REG_Q6_Q7_INFO_8197F */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8197F BIT(31) + +#define BIT_SHIFT_GTAB_ID_8197F 28 +#define BIT_MASK_GTAB_ID_8197F 0x7 +#define BIT_GTAB_ID_8197F(x) \ + (((x) & BIT_MASK_GTAB_ID_8197F) << BIT_SHIFT_GTAB_ID_8197F) +#define BITS_GTAB_ID_8197F (BIT_MASK_GTAB_ID_8197F << BIT_SHIFT_GTAB_ID_8197F) +#define BIT_CLEAR_GTAB_ID_8197F(x) ((x) & (~BITS_GTAB_ID_8197F)) +#define BIT_GET_GTAB_ID_8197F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8197F) & BIT_MASK_GTAB_ID_8197F) +#define BIT_SET_GTAB_ID_8197F(x, v) \ + (BIT_CLEAR_GTAB_ID_8197F(x) | BIT_GTAB_ID_8197F(v)) + +#define BIT_SHIFT_AC7_PKT_INFO_8197F 16 +#define BIT_MASK_AC7_PKT_INFO_8197F 0xfff +#define BIT_AC7_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_AC7_PKT_INFO_8197F) << BIT_SHIFT_AC7_PKT_INFO_8197F) +#define BITS_AC7_PKT_INFO_8197F \ + (BIT_MASK_AC7_PKT_INFO_8197F << BIT_SHIFT_AC7_PKT_INFO_8197F) +#define BIT_CLEAR_AC7_PKT_INFO_8197F(x) ((x) & (~BITS_AC7_PKT_INFO_8197F)) +#define BIT_GET_AC7_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_AC7_PKT_INFO_8197F) & BIT_MASK_AC7_PKT_INFO_8197F) +#define BIT_SET_AC7_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_AC7_PKT_INFO_8197F(x) | BIT_AC7_PKT_INFO_8197F(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8197F BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8197F 12 +#define BIT_MASK_GTAB_ID_V1_8197F 0x7 +#define BIT_GTAB_ID_V1_8197F(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8197F) << BIT_SHIFT_GTAB_ID_V1_8197F) +#define BITS_GTAB_ID_V1_8197F \ + (BIT_MASK_GTAB_ID_V1_8197F << BIT_SHIFT_GTAB_ID_V1_8197F) +#define BIT_CLEAR_GTAB_ID_V1_8197F(x) ((x) & (~BITS_GTAB_ID_V1_8197F)) +#define BIT_GET_GTAB_ID_V1_8197F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8197F) & BIT_MASK_GTAB_ID_V1_8197F) +#define BIT_SET_GTAB_ID_V1_8197F(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8197F(x) | BIT_GTAB_ID_V1_8197F(v)) + +#define BIT_SHIFT_AC6_PKT_INFO_8197F 0 +#define BIT_MASK_AC6_PKT_INFO_8197F 0xfff +#define BIT_AC6_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_AC6_PKT_INFO_8197F) << BIT_SHIFT_AC6_PKT_INFO_8197F) +#define BITS_AC6_PKT_INFO_8197F \ + (BIT_MASK_AC6_PKT_INFO_8197F << BIT_SHIFT_AC6_PKT_INFO_8197F) +#define BIT_CLEAR_AC6_PKT_INFO_8197F(x) ((x) & (~BITS_AC6_PKT_INFO_8197F)) +#define BIT_GET_AC6_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_AC6_PKT_INFO_8197F) & BIT_MASK_AC6_PKT_INFO_8197F) +#define BIT_SET_AC6_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_AC6_PKT_INFO_8197F(x) | BIT_AC6_PKT_INFO_8197F(v)) + +/* 2 REG_MGQ_HIQ_INFO_8197F */ + +#define BIT_SHIFT_HIQ_PKT_INFO_8197F 16 +#define BIT_MASK_HIQ_PKT_INFO_8197F 0xfff +#define BIT_HIQ_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_HIQ_PKT_INFO_8197F) << BIT_SHIFT_HIQ_PKT_INFO_8197F) +#define BITS_HIQ_PKT_INFO_8197F \ + (BIT_MASK_HIQ_PKT_INFO_8197F << BIT_SHIFT_HIQ_PKT_INFO_8197F) +#define BIT_CLEAR_HIQ_PKT_INFO_8197F(x) ((x) & (~BITS_HIQ_PKT_INFO_8197F)) +#define BIT_GET_HIQ_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_HIQ_PKT_INFO_8197F) & BIT_MASK_HIQ_PKT_INFO_8197F) +#define BIT_SET_HIQ_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_HIQ_PKT_INFO_8197F(x) | BIT_HIQ_PKT_INFO_8197F(v)) + +#define BIT_SHIFT_MGQ_PKT_INFO_8197F 0 +#define BIT_MASK_MGQ_PKT_INFO_8197F 0xfff +#define BIT_MGQ_PKT_INFO_8197F(x) \ + (((x) & BIT_MASK_MGQ_PKT_INFO_8197F) << BIT_SHIFT_MGQ_PKT_INFO_8197F) +#define BITS_MGQ_PKT_INFO_8197F \ + (BIT_MASK_MGQ_PKT_INFO_8197F << BIT_SHIFT_MGQ_PKT_INFO_8197F) +#define BIT_CLEAR_MGQ_PKT_INFO_8197F(x) ((x) & (~BITS_MGQ_PKT_INFO_8197F)) +#define BIT_GET_MGQ_PKT_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_MGQ_PKT_INFO_8197F) & BIT_MASK_MGQ_PKT_INFO_8197F) +#define BIT_SET_MGQ_PKT_INFO_8197F(x, v) \ + (BIT_CLEAR_MGQ_PKT_INFO_8197F(x) | BIT_MGQ_PKT_INFO_8197F(v)) + +/* 2 REG_CMDQ_BCNQ_INFO_8197F */ + +#define BIT_SHIFT_BCNQ_PKT_INFO_V1_8197F 16 +#define BIT_MASK_BCNQ_PKT_INFO_V1_8197F 0xfff +#define BIT_BCNQ_PKT_INFO_V1_8197F(x) \ + (((x) & BIT_MASK_BCNQ_PKT_INFO_V1_8197F) \ + << BIT_SHIFT_BCNQ_PKT_INFO_V1_8197F) +#define BITS_BCNQ_PKT_INFO_V1_8197F \ + (BIT_MASK_BCNQ_PKT_INFO_V1_8197F << BIT_SHIFT_BCNQ_PKT_INFO_V1_8197F) +#define BIT_CLEAR_BCNQ_PKT_INFO_V1_8197F(x) \ + ((x) & (~BITS_BCNQ_PKT_INFO_V1_8197F)) +#define BIT_GET_BCNQ_PKT_INFO_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_V1_8197F) & \ + BIT_MASK_BCNQ_PKT_INFO_V1_8197F) +#define BIT_SET_BCNQ_PKT_INFO_V1_8197F(x, v) \ + (BIT_CLEAR_BCNQ_PKT_INFO_V1_8197F(x) | BIT_BCNQ_PKT_INFO_V1_8197F(v)) + +#define BIT_SHIFT_CMDQ_PKT_INFO_V1_8197F 0 +#define BIT_MASK_CMDQ_PKT_INFO_V1_8197F 0xfff +#define BIT_CMDQ_PKT_INFO_V1_8197F(x) \ + (((x) & BIT_MASK_CMDQ_PKT_INFO_V1_8197F) \ + << BIT_SHIFT_CMDQ_PKT_INFO_V1_8197F) +#define BITS_CMDQ_PKT_INFO_V1_8197F \ + (BIT_MASK_CMDQ_PKT_INFO_V1_8197F << BIT_SHIFT_CMDQ_PKT_INFO_V1_8197F) +#define BIT_CLEAR_CMDQ_PKT_INFO_V1_8197F(x) \ + ((x) & (~BITS_CMDQ_PKT_INFO_V1_8197F)) +#define BIT_GET_CMDQ_PKT_INFO_V1_8197F(x) \ + (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_V1_8197F) & \ + BIT_MASK_CMDQ_PKT_INFO_V1_8197F) +#define BIT_SET_CMDQ_PKT_INFO_V1_8197F(x, v) \ + (BIT_CLEAR_CMDQ_PKT_INFO_V1_8197F(x) | BIT_CMDQ_PKT_INFO_V1_8197F(v)) + +/* 2 REG_USEREG_SETTING_8197F */ +#define BIT_NDPA_USEREG_8197F BIT(21) + +#define BIT_SHIFT_RETRY_USEREG_8197F 19 +#define BIT_MASK_RETRY_USEREG_8197F 0x3 +#define BIT_RETRY_USEREG_8197F(x) \ + (((x) & BIT_MASK_RETRY_USEREG_8197F) << BIT_SHIFT_RETRY_USEREG_8197F) +#define BITS_RETRY_USEREG_8197F \ + (BIT_MASK_RETRY_USEREG_8197F << BIT_SHIFT_RETRY_USEREG_8197F) +#define BIT_CLEAR_RETRY_USEREG_8197F(x) ((x) & (~BITS_RETRY_USEREG_8197F)) +#define BIT_GET_RETRY_USEREG_8197F(x) \ + (((x) >> BIT_SHIFT_RETRY_USEREG_8197F) & BIT_MASK_RETRY_USEREG_8197F) +#define BIT_SET_RETRY_USEREG_8197F(x, v) \ + (BIT_CLEAR_RETRY_USEREG_8197F(x) | BIT_RETRY_USEREG_8197F(v)) + +#define BIT_SHIFT_TRYPKT_USEREG_8197F 17 +#define BIT_MASK_TRYPKT_USEREG_8197F 0x3 +#define BIT_TRYPKT_USEREG_8197F(x) \ + (((x) & BIT_MASK_TRYPKT_USEREG_8197F) << BIT_SHIFT_TRYPKT_USEREG_8197F) +#define BITS_TRYPKT_USEREG_8197F \ + (BIT_MASK_TRYPKT_USEREG_8197F << BIT_SHIFT_TRYPKT_USEREG_8197F) +#define BIT_CLEAR_TRYPKT_USEREG_8197F(x) ((x) & (~BITS_TRYPKT_USEREG_8197F)) +#define BIT_GET_TRYPKT_USEREG_8197F(x) \ + (((x) >> BIT_SHIFT_TRYPKT_USEREG_8197F) & BIT_MASK_TRYPKT_USEREG_8197F) +#define BIT_SET_TRYPKT_USEREG_8197F(x, v) \ + (BIT_CLEAR_TRYPKT_USEREG_8197F(x) | BIT_TRYPKT_USEREG_8197F(v)) + +#define BIT_CTLPKT_USEREG_8197F BIT(16) + +/* 2 REG_AESIV_SETTING_8197F */ + +#define BIT_SHIFT_AESIV_OFFSET_8197F 0 +#define BIT_MASK_AESIV_OFFSET_8197F 0xfff +#define BIT_AESIV_OFFSET_8197F(x) \ + (((x) & BIT_MASK_AESIV_OFFSET_8197F) << BIT_SHIFT_AESIV_OFFSET_8197F) +#define BITS_AESIV_OFFSET_8197F \ + (BIT_MASK_AESIV_OFFSET_8197F << BIT_SHIFT_AESIV_OFFSET_8197F) +#define BIT_CLEAR_AESIV_OFFSET_8197F(x) ((x) & (~BITS_AESIV_OFFSET_8197F)) +#define BIT_GET_AESIV_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_AESIV_OFFSET_8197F) & BIT_MASK_AESIV_OFFSET_8197F) +#define BIT_SET_AESIV_OFFSET_8197F(x, v) \ + (BIT_CLEAR_AESIV_OFFSET_8197F(x) | BIT_AESIV_OFFSET_8197F(v)) + +/* 2 REG_BF0_TIME_SETTING_8197F */ +#define BIT_BF0_TIMER_SET_8197F BIT(31) +#define BIT_BF0_TIMER_CLR_8197F BIT(30) +#define BIT_BF0_UPDATE_EN_8197F BIT(29) +#define BIT_BF0_TIMER_EN_8197F BIT(28) + +#define BIT_SHIFT_BF0_PRETIME_OVER_8197F 16 +#define BIT_MASK_BF0_PRETIME_OVER_8197F 0xfff +#define BIT_BF0_PRETIME_OVER_8197F(x) \ + (((x) & BIT_MASK_BF0_PRETIME_OVER_8197F) \ + << BIT_SHIFT_BF0_PRETIME_OVER_8197F) +#define BITS_BF0_PRETIME_OVER_8197F \ + (BIT_MASK_BF0_PRETIME_OVER_8197F << BIT_SHIFT_BF0_PRETIME_OVER_8197F) +#define BIT_CLEAR_BF0_PRETIME_OVER_8197F(x) \ + ((x) & (~BITS_BF0_PRETIME_OVER_8197F)) +#define BIT_GET_BF0_PRETIME_OVER_8197F(x) \ + (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8197F) & \ + BIT_MASK_BF0_PRETIME_OVER_8197F) +#define BIT_SET_BF0_PRETIME_OVER_8197F(x, v) \ + (BIT_CLEAR_BF0_PRETIME_OVER_8197F(x) | BIT_BF0_PRETIME_OVER_8197F(v)) + +#define BIT_SHIFT_BF0_LIFETIME_8197F 0 +#define BIT_MASK_BF0_LIFETIME_8197F 0xffff +#define BIT_BF0_LIFETIME_8197F(x) \ + (((x) & BIT_MASK_BF0_LIFETIME_8197F) << BIT_SHIFT_BF0_LIFETIME_8197F) +#define BITS_BF0_LIFETIME_8197F \ + (BIT_MASK_BF0_LIFETIME_8197F << BIT_SHIFT_BF0_LIFETIME_8197F) +#define BIT_CLEAR_BF0_LIFETIME_8197F(x) ((x) & (~BITS_BF0_LIFETIME_8197F)) +#define BIT_GET_BF0_LIFETIME_8197F(x) \ + (((x) >> BIT_SHIFT_BF0_LIFETIME_8197F) & BIT_MASK_BF0_LIFETIME_8197F) +#define BIT_SET_BF0_LIFETIME_8197F(x, v) \ + (BIT_CLEAR_BF0_LIFETIME_8197F(x) | BIT_BF0_LIFETIME_8197F(v)) + +/* 2 REG_BF1_TIME_SETTING_8197F */ +#define BIT_BF1_TIMER_SET_8197F BIT(31) +#define BIT_BF1_TIMER_CLR_8197F BIT(30) +#define BIT_BF1_UPDATE_EN_8197F BIT(29) +#define BIT_BF1_TIMER_EN_8197F BIT(28) + +#define BIT_SHIFT_BF1_PRETIME_OVER_8197F 16 +#define BIT_MASK_BF1_PRETIME_OVER_8197F 0xfff +#define BIT_BF1_PRETIME_OVER_8197F(x) \ + (((x) & BIT_MASK_BF1_PRETIME_OVER_8197F) \ + << BIT_SHIFT_BF1_PRETIME_OVER_8197F) +#define BITS_BF1_PRETIME_OVER_8197F \ + (BIT_MASK_BF1_PRETIME_OVER_8197F << BIT_SHIFT_BF1_PRETIME_OVER_8197F) +#define BIT_CLEAR_BF1_PRETIME_OVER_8197F(x) \ + ((x) & (~BITS_BF1_PRETIME_OVER_8197F)) +#define BIT_GET_BF1_PRETIME_OVER_8197F(x) \ + (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8197F) & \ + BIT_MASK_BF1_PRETIME_OVER_8197F) +#define BIT_SET_BF1_PRETIME_OVER_8197F(x, v) \ + (BIT_CLEAR_BF1_PRETIME_OVER_8197F(x) | BIT_BF1_PRETIME_OVER_8197F(v)) + +#define BIT_SHIFT_BF1_LIFETIME_8197F 0 +#define BIT_MASK_BF1_LIFETIME_8197F 0xffff +#define BIT_BF1_LIFETIME_8197F(x) \ + (((x) & BIT_MASK_BF1_LIFETIME_8197F) << BIT_SHIFT_BF1_LIFETIME_8197F) +#define BITS_BF1_LIFETIME_8197F \ + (BIT_MASK_BF1_LIFETIME_8197F << BIT_SHIFT_BF1_LIFETIME_8197F) +#define BIT_CLEAR_BF1_LIFETIME_8197F(x) ((x) & (~BITS_BF1_LIFETIME_8197F)) +#define BIT_GET_BF1_LIFETIME_8197F(x) \ + (((x) >> BIT_SHIFT_BF1_LIFETIME_8197F) & BIT_MASK_BF1_LIFETIME_8197F) +#define BIT_SET_BF1_LIFETIME_8197F(x, v) \ + (BIT_CLEAR_BF1_LIFETIME_8197F(x) | BIT_BF1_LIFETIME_8197F(v)) + +/* 2 REG_BF_TIMEOUT_EN_8197F */ +#define BIT_EN_VHT_LDPC_8197F BIT(9) +#define BIT_EN_HT_LDPC_8197F BIT(8) +#define BIT_BF1_TIMEOUT_EN_8197F BIT(1) +#define BIT_BF0_TIMEOUT_EN_8197F BIT(0) + +/* 2 REG_MACID_RELEASE0_8197F */ + +#define BIT_SHIFT_MACID31_0_RELEASE_8197F 0 +#define BIT_MASK_MACID31_0_RELEASE_8197F 0xffffffffL +#define BIT_MACID31_0_RELEASE_8197F(x) \ + (((x) & BIT_MASK_MACID31_0_RELEASE_8197F) \ + << BIT_SHIFT_MACID31_0_RELEASE_8197F) +#define BITS_MACID31_0_RELEASE_8197F \ + (BIT_MASK_MACID31_0_RELEASE_8197F << BIT_SHIFT_MACID31_0_RELEASE_8197F) +#define BIT_CLEAR_MACID31_0_RELEASE_8197F(x) \ + ((x) & (~BITS_MACID31_0_RELEASE_8197F)) +#define BIT_GET_MACID31_0_RELEASE_8197F(x) \ + (((x) >> BIT_SHIFT_MACID31_0_RELEASE_8197F) & \ + BIT_MASK_MACID31_0_RELEASE_8197F) +#define BIT_SET_MACID31_0_RELEASE_8197F(x, v) \ + (BIT_CLEAR_MACID31_0_RELEASE_8197F(x) | BIT_MACID31_0_RELEASE_8197F(v)) + +/* 2 REG_MACID_RELEASE1_8197F */ + +#define BIT_SHIFT_MACID63_32_RELEASE_8197F 0 +#define BIT_MASK_MACID63_32_RELEASE_8197F 0xffffffffL +#define BIT_MACID63_32_RELEASE_8197F(x) \ + (((x) & BIT_MASK_MACID63_32_RELEASE_8197F) \ + << BIT_SHIFT_MACID63_32_RELEASE_8197F) +#define BITS_MACID63_32_RELEASE_8197F \ + (BIT_MASK_MACID63_32_RELEASE_8197F \ + << BIT_SHIFT_MACID63_32_RELEASE_8197F) +#define BIT_CLEAR_MACID63_32_RELEASE_8197F(x) \ + ((x) & (~BITS_MACID63_32_RELEASE_8197F)) +#define BIT_GET_MACID63_32_RELEASE_8197F(x) \ + (((x) >> BIT_SHIFT_MACID63_32_RELEASE_8197F) & \ + BIT_MASK_MACID63_32_RELEASE_8197F) +#define BIT_SET_MACID63_32_RELEASE_8197F(x, v) \ + (BIT_CLEAR_MACID63_32_RELEASE_8197F(x) | \ + BIT_MACID63_32_RELEASE_8197F(v)) + +/* 2 REG_MACID_RELEASE2_8197F */ + +#define BIT_SHIFT_MACID95_64_RELEASE_8197F 0 +#define BIT_MASK_MACID95_64_RELEASE_8197F 0xffffffffL +#define BIT_MACID95_64_RELEASE_8197F(x) \ + (((x) & BIT_MASK_MACID95_64_RELEASE_8197F) \ + << BIT_SHIFT_MACID95_64_RELEASE_8197F) +#define BITS_MACID95_64_RELEASE_8197F \ + (BIT_MASK_MACID95_64_RELEASE_8197F \ + << BIT_SHIFT_MACID95_64_RELEASE_8197F) +#define BIT_CLEAR_MACID95_64_RELEASE_8197F(x) \ + ((x) & (~BITS_MACID95_64_RELEASE_8197F)) +#define BIT_GET_MACID95_64_RELEASE_8197F(x) \ + (((x) >> BIT_SHIFT_MACID95_64_RELEASE_8197F) & \ + BIT_MASK_MACID95_64_RELEASE_8197F) +#define BIT_SET_MACID95_64_RELEASE_8197F(x, v) \ + (BIT_CLEAR_MACID95_64_RELEASE_8197F(x) | \ + BIT_MACID95_64_RELEASE_8197F(v)) + +/* 2 REG_MACID_RELEASE3_8197F */ + +#define BIT_SHIFT_MACID127_96_RELEASE_8197F 0 +#define BIT_MASK_MACID127_96_RELEASE_8197F 0xffffffffL +#define BIT_MACID127_96_RELEASE_8197F(x) \ + (((x) & BIT_MASK_MACID127_96_RELEASE_8197F) \ + << BIT_SHIFT_MACID127_96_RELEASE_8197F) +#define BITS_MACID127_96_RELEASE_8197F \ + (BIT_MASK_MACID127_96_RELEASE_8197F \ + << BIT_SHIFT_MACID127_96_RELEASE_8197F) +#define BIT_CLEAR_MACID127_96_RELEASE_8197F(x) \ + ((x) & (~BITS_MACID127_96_RELEASE_8197F)) +#define BIT_GET_MACID127_96_RELEASE_8197F(x) \ + (((x) >> BIT_SHIFT_MACID127_96_RELEASE_8197F) & \ + BIT_MASK_MACID127_96_RELEASE_8197F) +#define BIT_SET_MACID127_96_RELEASE_8197F(x, v) \ + (BIT_CLEAR_MACID127_96_RELEASE_8197F(x) | \ + BIT_MACID127_96_RELEASE_8197F(v)) + +/* 2 REG_MACID_RELEASE_SETTING_8197F */ +#define BIT_MACID_VALUE_8197F BIT(7) + +#define BIT_SHIFT_MACID_OFFSET_8197F 0 +#define BIT_MASK_MACID_OFFSET_8197F 0x7f +#define BIT_MACID_OFFSET_8197F(x) \ + (((x) & BIT_MASK_MACID_OFFSET_8197F) << BIT_SHIFT_MACID_OFFSET_8197F) +#define BITS_MACID_OFFSET_8197F \ + (BIT_MASK_MACID_OFFSET_8197F << BIT_SHIFT_MACID_OFFSET_8197F) +#define BIT_CLEAR_MACID_OFFSET_8197F(x) ((x) & (~BITS_MACID_OFFSET_8197F)) +#define BIT_GET_MACID_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_MACID_OFFSET_8197F) & BIT_MASK_MACID_OFFSET_8197F) +#define BIT_SET_MACID_OFFSET_8197F(x, v) \ + (BIT_CLEAR_MACID_OFFSET_8197F(x) | BIT_MACID_OFFSET_8197F(v)) + +/* 2 REG_FAST_EDCA_VOVI_SETTING_8197F */ + +#define BIT_SHIFT_VI_FAST_EDCA_TO_8197F 24 +#define BIT_MASK_VI_FAST_EDCA_TO_8197F 0xff +#define BIT_VI_FAST_EDCA_TO_8197F(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_TO_8197F) \ + << BIT_SHIFT_VI_FAST_EDCA_TO_8197F) +#define BITS_VI_FAST_EDCA_TO_8197F \ + (BIT_MASK_VI_FAST_EDCA_TO_8197F << BIT_SHIFT_VI_FAST_EDCA_TO_8197F) +#define BIT_CLEAR_VI_FAST_EDCA_TO_8197F(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8197F)) +#define BIT_GET_VI_FAST_EDCA_TO_8197F(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8197F) & \ + BIT_MASK_VI_FAST_EDCA_TO_8197F) +#define BIT_SET_VI_FAST_EDCA_TO_8197F(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_TO_8197F(x) | BIT_VI_FAST_EDCA_TO_8197F(v)) + +#define BIT_VI_THRESHOLD_SEL_8197F BIT(23) + +#define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8197F 16 +#define BIT_MASK_VI_FAST_EDCA_PKT_TH_8197F 0x7f +#define BIT_VI_FAST_EDCA_PKT_TH_8197F(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8197F) \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8197F) +#define BITS_VI_FAST_EDCA_PKT_TH_8197F \ + (BIT_MASK_VI_FAST_EDCA_PKT_TH_8197F \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8197F) +#define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8197F(x) \ + ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8197F)) +#define BIT_GET_VI_FAST_EDCA_PKT_TH_8197F(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8197F) & \ + BIT_MASK_VI_FAST_EDCA_PKT_TH_8197F) +#define BIT_SET_VI_FAST_EDCA_PKT_TH_8197F(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8197F(x) | \ + BIT_VI_FAST_EDCA_PKT_TH_8197F(v)) + +#define BIT_SHIFT_VO_FAST_EDCA_TO_8197F 8 +#define BIT_MASK_VO_FAST_EDCA_TO_8197F 0xff +#define BIT_VO_FAST_EDCA_TO_8197F(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_TO_8197F) \ + << BIT_SHIFT_VO_FAST_EDCA_TO_8197F) +#define BITS_VO_FAST_EDCA_TO_8197F \ + (BIT_MASK_VO_FAST_EDCA_TO_8197F << BIT_SHIFT_VO_FAST_EDCA_TO_8197F) +#define BIT_CLEAR_VO_FAST_EDCA_TO_8197F(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8197F)) +#define BIT_GET_VO_FAST_EDCA_TO_8197F(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8197F) & \ + BIT_MASK_VO_FAST_EDCA_TO_8197F) +#define BIT_SET_VO_FAST_EDCA_TO_8197F(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_TO_8197F(x) | BIT_VO_FAST_EDCA_TO_8197F(v)) + +#define BIT_VO_THRESHOLD_SEL_8197F BIT(7) + +#define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8197F 0 +#define BIT_MASK_VO_FAST_EDCA_PKT_TH_8197F 0x7f +#define BIT_VO_FAST_EDCA_PKT_TH_8197F(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8197F) \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8197F) +#define BITS_VO_FAST_EDCA_PKT_TH_8197F \ + (BIT_MASK_VO_FAST_EDCA_PKT_TH_8197F \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8197F) +#define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8197F(x) \ + ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8197F)) +#define BIT_GET_VO_FAST_EDCA_PKT_TH_8197F(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8197F) & \ + BIT_MASK_VO_FAST_EDCA_PKT_TH_8197F) +#define BIT_SET_VO_FAST_EDCA_PKT_TH_8197F(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8197F(x) | \ + BIT_VO_FAST_EDCA_PKT_TH_8197F(v)) + +/* 2 REG_FAST_EDCA_BEBK_SETTING_8197F */ + +#define BIT_SHIFT_BK_FAST_EDCA_TO_8197F 24 +#define BIT_MASK_BK_FAST_EDCA_TO_8197F 0xff +#define BIT_BK_FAST_EDCA_TO_8197F(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_TO_8197F) \ + << BIT_SHIFT_BK_FAST_EDCA_TO_8197F) +#define BITS_BK_FAST_EDCA_TO_8197F \ + (BIT_MASK_BK_FAST_EDCA_TO_8197F << BIT_SHIFT_BK_FAST_EDCA_TO_8197F) +#define BIT_CLEAR_BK_FAST_EDCA_TO_8197F(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8197F)) +#define BIT_GET_BK_FAST_EDCA_TO_8197F(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8197F) & \ + BIT_MASK_BK_FAST_EDCA_TO_8197F) +#define BIT_SET_BK_FAST_EDCA_TO_8197F(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_TO_8197F(x) | BIT_BK_FAST_EDCA_TO_8197F(v)) + +#define BIT_BK_THRESHOLD_SEL_8197F BIT(23) + +#define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8197F 16 +#define BIT_MASK_BK_FAST_EDCA_PKT_TH_8197F 0x7f +#define BIT_BK_FAST_EDCA_PKT_TH_8197F(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8197F) \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8197F) +#define BITS_BK_FAST_EDCA_PKT_TH_8197F \ + (BIT_MASK_BK_FAST_EDCA_PKT_TH_8197F \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8197F) +#define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8197F(x) \ + ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8197F)) +#define BIT_GET_BK_FAST_EDCA_PKT_TH_8197F(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8197F) & \ + BIT_MASK_BK_FAST_EDCA_PKT_TH_8197F) +#define BIT_SET_BK_FAST_EDCA_PKT_TH_8197F(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8197F(x) | \ + BIT_BK_FAST_EDCA_PKT_TH_8197F(v)) + +#define BIT_SHIFT_BE_FAST_EDCA_TO_8197F 8 +#define BIT_MASK_BE_FAST_EDCA_TO_8197F 0xff +#define BIT_BE_FAST_EDCA_TO_8197F(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_TO_8197F) \ + << BIT_SHIFT_BE_FAST_EDCA_TO_8197F) +#define BITS_BE_FAST_EDCA_TO_8197F \ + (BIT_MASK_BE_FAST_EDCA_TO_8197F << BIT_SHIFT_BE_FAST_EDCA_TO_8197F) +#define BIT_CLEAR_BE_FAST_EDCA_TO_8197F(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8197F)) +#define BIT_GET_BE_FAST_EDCA_TO_8197F(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8197F) & \ + BIT_MASK_BE_FAST_EDCA_TO_8197F) +#define BIT_SET_BE_FAST_EDCA_TO_8197F(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_TO_8197F(x) | BIT_BE_FAST_EDCA_TO_8197F(v)) + +#define BIT_BE_THRESHOLD_SEL_8197F BIT(7) + +#define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8197F 0 +#define BIT_MASK_BE_FAST_EDCA_PKT_TH_8197F 0x7f +#define BIT_BE_FAST_EDCA_PKT_TH_8197F(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8197F) \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8197F) +#define BITS_BE_FAST_EDCA_PKT_TH_8197F \ + (BIT_MASK_BE_FAST_EDCA_PKT_TH_8197F \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8197F) +#define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8197F(x) \ + ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8197F)) +#define BIT_GET_BE_FAST_EDCA_PKT_TH_8197F(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8197F) & \ + BIT_MASK_BE_FAST_EDCA_PKT_TH_8197F) +#define BIT_SET_BE_FAST_EDCA_PKT_TH_8197F(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8197F(x) | \ + BIT_BE_FAST_EDCA_PKT_TH_8197F(v)) + +/* 2 REG_MACID_DROP0_8197F */ + +#define BIT_SHIFT_MACID31_0_DROP_8197F 0 +#define BIT_MASK_MACID31_0_DROP_8197F 0xffffffffL +#define BIT_MACID31_0_DROP_8197F(x) \ + (((x) & BIT_MASK_MACID31_0_DROP_8197F) \ + << BIT_SHIFT_MACID31_0_DROP_8197F) +#define BITS_MACID31_0_DROP_8197F \ + (BIT_MASK_MACID31_0_DROP_8197F << BIT_SHIFT_MACID31_0_DROP_8197F) +#define BIT_CLEAR_MACID31_0_DROP_8197F(x) ((x) & (~BITS_MACID31_0_DROP_8197F)) +#define BIT_GET_MACID31_0_DROP_8197F(x) \ + (((x) >> BIT_SHIFT_MACID31_0_DROP_8197F) & \ + BIT_MASK_MACID31_0_DROP_8197F) +#define BIT_SET_MACID31_0_DROP_8197F(x, v) \ + (BIT_CLEAR_MACID31_0_DROP_8197F(x) | BIT_MACID31_0_DROP_8197F(v)) + +/* 2 REG_MACID_DROP1_8197F */ + +#define BIT_SHIFT_MACID63_32_DROP_8197F 0 +#define BIT_MASK_MACID63_32_DROP_8197F 0xffffffffL +#define BIT_MACID63_32_DROP_8197F(x) \ + (((x) & BIT_MASK_MACID63_32_DROP_8197F) \ + << BIT_SHIFT_MACID63_32_DROP_8197F) +#define BITS_MACID63_32_DROP_8197F \ + (BIT_MASK_MACID63_32_DROP_8197F << BIT_SHIFT_MACID63_32_DROP_8197F) +#define BIT_CLEAR_MACID63_32_DROP_8197F(x) ((x) & (~BITS_MACID63_32_DROP_8197F)) +#define BIT_GET_MACID63_32_DROP_8197F(x) \ + (((x) >> BIT_SHIFT_MACID63_32_DROP_8197F) & \ + BIT_MASK_MACID63_32_DROP_8197F) +#define BIT_SET_MACID63_32_DROP_8197F(x, v) \ + (BIT_CLEAR_MACID63_32_DROP_8197F(x) | BIT_MACID63_32_DROP_8197F(v)) + +/* 2 REG_MACID_DROP2_8197F */ + +#define BIT_SHIFT_MACID95_64_DROP_8197F 0 +#define BIT_MASK_MACID95_64_DROP_8197F 0xffffffffL +#define BIT_MACID95_64_DROP_8197F(x) \ + (((x) & BIT_MASK_MACID95_64_DROP_8197F) \ + << BIT_SHIFT_MACID95_64_DROP_8197F) +#define BITS_MACID95_64_DROP_8197F \ + (BIT_MASK_MACID95_64_DROP_8197F << BIT_SHIFT_MACID95_64_DROP_8197F) +#define BIT_CLEAR_MACID95_64_DROP_8197F(x) ((x) & (~BITS_MACID95_64_DROP_8197F)) +#define BIT_GET_MACID95_64_DROP_8197F(x) \ + (((x) >> BIT_SHIFT_MACID95_64_DROP_8197F) & \ + BIT_MASK_MACID95_64_DROP_8197F) +#define BIT_SET_MACID95_64_DROP_8197F(x, v) \ + (BIT_CLEAR_MACID95_64_DROP_8197F(x) | BIT_MACID95_64_DROP_8197F(v)) + +/* 2 REG_MACID_DROP3_8197F */ + +#define BIT_SHIFT_MACID127_96_DROP_8197F 0 +#define BIT_MASK_MACID127_96_DROP_8197F 0xffffffffL +#define BIT_MACID127_96_DROP_8197F(x) \ + (((x) & BIT_MASK_MACID127_96_DROP_8197F) \ + << BIT_SHIFT_MACID127_96_DROP_8197F) +#define BITS_MACID127_96_DROP_8197F \ + (BIT_MASK_MACID127_96_DROP_8197F << BIT_SHIFT_MACID127_96_DROP_8197F) +#define BIT_CLEAR_MACID127_96_DROP_8197F(x) \ + ((x) & (~BITS_MACID127_96_DROP_8197F)) +#define BIT_GET_MACID127_96_DROP_8197F(x) \ + (((x) >> BIT_SHIFT_MACID127_96_DROP_8197F) & \ + BIT_MASK_MACID127_96_DROP_8197F) +#define BIT_SET_MACID127_96_DROP_8197F(x, v) \ + (BIT_CLEAR_MACID127_96_DROP_8197F(x) | BIT_MACID127_96_DROP_8197F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_0_8197F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8197F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8197F 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_0_8197F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8197F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8197F) +#define BITS_R_MACID_RELEASE_SUCCESS_0_8197F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8197F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8197F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8197F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0_8197F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_0_8197F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8197F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8197F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_0_8197F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8197F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_0_8197F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_1_8197F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8197F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8197F 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_1_8197F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8197F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8197F) +#define BITS_R_MACID_RELEASE_SUCCESS_1_8197F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8197F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8197F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8197F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1_8197F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_1_8197F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8197F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8197F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_1_8197F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8197F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_1_8197F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_2_8197F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8197F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8197F 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_2_8197F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8197F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8197F) +#define BITS_R_MACID_RELEASE_SUCCESS_2_8197F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8197F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8197F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8197F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2_8197F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_2_8197F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8197F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8197F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_2_8197F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8197F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_2_8197F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_3_8197F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8197F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8197F 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_3_8197F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8197F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8197F) +#define BITS_R_MACID_RELEASE_SUCCESS_3_8197F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8197F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8197F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8197F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3_8197F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_3_8197F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8197F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8197F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_3_8197F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8197F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_3_8197F(v)) + +/* 2 REG_MGG_FIFO_CRTL_8197F */ +#define BIT_R_MGG_FIFO_EN_8197F BIT(31) + +#define BIT_SHIFT_R_MGG_FIFO_PG_SIZE_8197F 28 +#define BIT_MASK_R_MGG_FIFO_PG_SIZE_8197F 0x7 +#define BIT_R_MGG_FIFO_PG_SIZE_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_PG_SIZE_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_PG_SIZE_8197F) +#define BITS_R_MGG_FIFO_PG_SIZE_8197F \ + (BIT_MASK_R_MGG_FIFO_PG_SIZE_8197F \ + << BIT_SHIFT_R_MGG_FIFO_PG_SIZE_8197F) +#define BIT_CLEAR_R_MGG_FIFO_PG_SIZE_8197F(x) \ + ((x) & (~BITS_R_MGG_FIFO_PG_SIZE_8197F)) +#define BIT_GET_R_MGG_FIFO_PG_SIZE_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_PG_SIZE_8197F) & \ + BIT_MASK_R_MGG_FIFO_PG_SIZE_8197F) +#define BIT_SET_R_MGG_FIFO_PG_SIZE_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_PG_SIZE_8197F(x) | \ + BIT_R_MGG_FIFO_PG_SIZE_8197F(v)) + +#define BIT_SHIFT_R_MGG_FIFO_START_PG_8197F 16 +#define BIT_MASK_R_MGG_FIFO_START_PG_8197F 0xfff +#define BIT_R_MGG_FIFO_START_PG_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_START_PG_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_START_PG_8197F) +#define BITS_R_MGG_FIFO_START_PG_8197F \ + (BIT_MASK_R_MGG_FIFO_START_PG_8197F \ + << BIT_SHIFT_R_MGG_FIFO_START_PG_8197F) +#define BIT_CLEAR_R_MGG_FIFO_START_PG_8197F(x) \ + ((x) & (~BITS_R_MGG_FIFO_START_PG_8197F)) +#define BIT_GET_R_MGG_FIFO_START_PG_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_START_PG_8197F) & \ + BIT_MASK_R_MGG_FIFO_START_PG_8197F) +#define BIT_SET_R_MGG_FIFO_START_PG_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_START_PG_8197F(x) | \ + BIT_R_MGG_FIFO_START_PG_8197F(v)) + +#define BIT_SHIFT_R_MGG_FIFO_SIZE_8197F 14 +#define BIT_MASK_R_MGG_FIFO_SIZE_8197F 0x3 +#define BIT_R_MGG_FIFO_SIZE_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_SIZE_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_SIZE_8197F) +#define BITS_R_MGG_FIFO_SIZE_8197F \ + (BIT_MASK_R_MGG_FIFO_SIZE_8197F << BIT_SHIFT_R_MGG_FIFO_SIZE_8197F) +#define BIT_CLEAR_R_MGG_FIFO_SIZE_8197F(x) ((x) & (~BITS_R_MGG_FIFO_SIZE_8197F)) +#define BIT_GET_R_MGG_FIFO_SIZE_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_SIZE_8197F) & \ + BIT_MASK_R_MGG_FIFO_SIZE_8197F) +#define BIT_SET_R_MGG_FIFO_SIZE_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_SIZE_8197F(x) | BIT_R_MGG_FIFO_SIZE_8197F(v)) + +#define BIT_R_MGG_FIFO_PAUSE_8197F BIT(13) + +#define BIT_SHIFT_R_MGG_FIFO_RPTR_8197F 8 +#define BIT_MASK_R_MGG_FIFO_RPTR_8197F 0x1f +#define BIT_R_MGG_FIFO_RPTR_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_RPTR_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_RPTR_8197F) +#define BITS_R_MGG_FIFO_RPTR_8197F \ + (BIT_MASK_R_MGG_FIFO_RPTR_8197F << BIT_SHIFT_R_MGG_FIFO_RPTR_8197F) +#define BIT_CLEAR_R_MGG_FIFO_RPTR_8197F(x) ((x) & (~BITS_R_MGG_FIFO_RPTR_8197F)) +#define BIT_GET_R_MGG_FIFO_RPTR_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_RPTR_8197F) & \ + BIT_MASK_R_MGG_FIFO_RPTR_8197F) +#define BIT_SET_R_MGG_FIFO_RPTR_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_RPTR_8197F(x) | BIT_R_MGG_FIFO_RPTR_8197F(v)) + +#define BIT_R_MGG_FIFO_OV_8197F BIT(7) +#define BIT_R_MGG_FIFO_WPTR_ERROR_8197F BIT(6) +#define BIT_R_EN_CPU_LIFETIME_8197F BIT(5) + +#define BIT_SHIFT_R_MGG_FIFO_WPTR_8197F 0 +#define BIT_MASK_R_MGG_FIFO_WPTR_8197F 0x1f +#define BIT_R_MGG_FIFO_WPTR_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_WPTR_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_WPTR_8197F) +#define BITS_R_MGG_FIFO_WPTR_8197F \ + (BIT_MASK_R_MGG_FIFO_WPTR_8197F << BIT_SHIFT_R_MGG_FIFO_WPTR_8197F) +#define BIT_CLEAR_R_MGG_FIFO_WPTR_8197F(x) ((x) & (~BITS_R_MGG_FIFO_WPTR_8197F)) +#define BIT_GET_R_MGG_FIFO_WPTR_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_WPTR_8197F) & \ + BIT_MASK_R_MGG_FIFO_WPTR_8197F) +#define BIT_SET_R_MGG_FIFO_WPTR_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_WPTR_8197F(x) | BIT_R_MGG_FIFO_WPTR_8197F(v)) + +/* 2 REG_MGG_FIFO_INT_8197F */ + +#define BIT_SHIFT_R_MGG_FIFO_INT_FLAG_8197F 16 +#define BIT_MASK_R_MGG_FIFO_INT_FLAG_8197F 0xffff +#define BIT_R_MGG_FIFO_INT_FLAG_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_INT_FLAG_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_INT_FLAG_8197F) +#define BITS_R_MGG_FIFO_INT_FLAG_8197F \ + (BIT_MASK_R_MGG_FIFO_INT_FLAG_8197F \ + << BIT_SHIFT_R_MGG_FIFO_INT_FLAG_8197F) +#define BIT_CLEAR_R_MGG_FIFO_INT_FLAG_8197F(x) \ + ((x) & (~BITS_R_MGG_FIFO_INT_FLAG_8197F)) +#define BIT_GET_R_MGG_FIFO_INT_FLAG_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_INT_FLAG_8197F) & \ + BIT_MASK_R_MGG_FIFO_INT_FLAG_8197F) +#define BIT_SET_R_MGG_FIFO_INT_FLAG_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_INT_FLAG_8197F(x) | \ + BIT_R_MGG_FIFO_INT_FLAG_8197F(v)) + +#define BIT_SHIFT_R_MGG_FIFO_INT_MASK_8197F 0 +#define BIT_MASK_R_MGG_FIFO_INT_MASK_8197F 0xffff +#define BIT_R_MGG_FIFO_INT_MASK_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_INT_MASK_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_INT_MASK_8197F) +#define BITS_R_MGG_FIFO_INT_MASK_8197F \ + (BIT_MASK_R_MGG_FIFO_INT_MASK_8197F \ + << BIT_SHIFT_R_MGG_FIFO_INT_MASK_8197F) +#define BIT_CLEAR_R_MGG_FIFO_INT_MASK_8197F(x) \ + ((x) & (~BITS_R_MGG_FIFO_INT_MASK_8197F)) +#define BIT_GET_R_MGG_FIFO_INT_MASK_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_INT_MASK_8197F) & \ + BIT_MASK_R_MGG_FIFO_INT_MASK_8197F) +#define BIT_SET_R_MGG_FIFO_INT_MASK_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_INT_MASK_8197F(x) | \ + BIT_R_MGG_FIFO_INT_MASK_8197F(v)) + +/* 2 REG_MGG_FIFO_LIFETIME_8197F */ + +#define BIT_SHIFT_R_MGG_FIFO_LIFETIME_8197F 16 +#define BIT_MASK_R_MGG_FIFO_LIFETIME_8197F 0xffff +#define BIT_R_MGG_FIFO_LIFETIME_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_LIFETIME_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_LIFETIME_8197F) +#define BITS_R_MGG_FIFO_LIFETIME_8197F \ + (BIT_MASK_R_MGG_FIFO_LIFETIME_8197F \ + << BIT_SHIFT_R_MGG_FIFO_LIFETIME_8197F) +#define BIT_CLEAR_R_MGG_FIFO_LIFETIME_8197F(x) \ + ((x) & (~BITS_R_MGG_FIFO_LIFETIME_8197F)) +#define BIT_GET_R_MGG_FIFO_LIFETIME_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_LIFETIME_8197F) & \ + BIT_MASK_R_MGG_FIFO_LIFETIME_8197F) +#define BIT_SET_R_MGG_FIFO_LIFETIME_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_LIFETIME_8197F(x) | \ + BIT_R_MGG_FIFO_LIFETIME_8197F(v)) + +#define BIT_SHIFT_R_MGG_FIFO_VALID_MAP_8197F 0 +#define BIT_MASK_R_MGG_FIFO_VALID_MAP_8197F 0xffff +#define BIT_R_MGG_FIFO_VALID_MAP_8197F(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_VALID_MAP_8197F) \ + << BIT_SHIFT_R_MGG_FIFO_VALID_MAP_8197F) +#define BITS_R_MGG_FIFO_VALID_MAP_8197F \ + (BIT_MASK_R_MGG_FIFO_VALID_MAP_8197F \ + << BIT_SHIFT_R_MGG_FIFO_VALID_MAP_8197F) +#define BIT_CLEAR_R_MGG_FIFO_VALID_MAP_8197F(x) \ + ((x) & (~BITS_R_MGG_FIFO_VALID_MAP_8197F)) +#define BIT_GET_R_MGG_FIFO_VALID_MAP_8197F(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_VALID_MAP_8197F) & \ + BIT_MASK_R_MGG_FIFO_VALID_MAP_8197F) +#define BIT_SET_R_MGG_FIFO_VALID_MAP_8197F(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_VALID_MAP_8197F(x) | \ + BIT_R_MGG_FIFO_VALID_MAP_8197F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F 0x7f +#define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F) +#define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F(v)) + +/* 2 REG_SHCUT_SETTING_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE0_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE1_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SHCUT_LLC_OUI0_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SHCUT_LLC_OUI1_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SHCUT_LLC_OUI2_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_SHCUT_LLC_OUI3_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_CHNL_INFO_CTRL_8197F */ +#define BIT_CHNL_REF_RXNAV_8197F BIT(7) +#define BIT_CHNL_REF_VBON_8197F BIT(6) +#define BIT_CHNL_REF_EDCCA_8197F BIT(5) +#define BIT_RST_CHNL_BUSY_8197F BIT(3) +#define BIT_RST_CHNL_IDLE_8197F BIT(2) +#define BIT_CHNL_INFO_RST_8197F BIT(1) +#define BIT_ATM_AIRTIME_EN_8197F BIT(0) + +/* 2 REG_CHNL_IDLE_TIME_8197F */ + +#define BIT_SHIFT_CHNL_IDLE_TIME_8197F 0 +#define BIT_MASK_CHNL_IDLE_TIME_8197F 0xffffffffL +#define BIT_CHNL_IDLE_TIME_8197F(x) \ + (((x) & BIT_MASK_CHNL_IDLE_TIME_8197F) \ + << BIT_SHIFT_CHNL_IDLE_TIME_8197F) +#define BITS_CHNL_IDLE_TIME_8197F \ + (BIT_MASK_CHNL_IDLE_TIME_8197F << BIT_SHIFT_CHNL_IDLE_TIME_8197F) +#define BIT_CLEAR_CHNL_IDLE_TIME_8197F(x) ((x) & (~BITS_CHNL_IDLE_TIME_8197F)) +#define BIT_GET_CHNL_IDLE_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_CHNL_IDLE_TIME_8197F) & \ + BIT_MASK_CHNL_IDLE_TIME_8197F) +#define BIT_SET_CHNL_IDLE_TIME_8197F(x, v) \ + (BIT_CLEAR_CHNL_IDLE_TIME_8197F(x) | BIT_CHNL_IDLE_TIME_8197F(v)) + +/* 2 REG_CHNL_BUSY_TIME_8197F */ + +#define BIT_SHIFT_CHNL_BUSY_TIME_8197F 0 +#define BIT_MASK_CHNL_BUSY_TIME_8197F 0xffffffffL +#define BIT_CHNL_BUSY_TIME_8197F(x) \ + (((x) & BIT_MASK_CHNL_BUSY_TIME_8197F) \ + << BIT_SHIFT_CHNL_BUSY_TIME_8197F) +#define BITS_CHNL_BUSY_TIME_8197F \ + (BIT_MASK_CHNL_BUSY_TIME_8197F << BIT_SHIFT_CHNL_BUSY_TIME_8197F) +#define BIT_CLEAR_CHNL_BUSY_TIME_8197F(x) ((x) & (~BITS_CHNL_BUSY_TIME_8197F)) +#define BIT_GET_CHNL_BUSY_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_CHNL_BUSY_TIME_8197F) & \ + BIT_MASK_CHNL_BUSY_TIME_8197F) +#define BIT_SET_CHNL_BUSY_TIME_8197F(x, v) \ + (BIT_CLEAR_CHNL_BUSY_TIME_8197F(x) | BIT_CHNL_BUSY_TIME_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_EDCA_VO_PARAM_8197F */ + +#define BIT_SHIFT_TXOPLIMIT_8197F 16 +#define BIT_MASK_TXOPLIMIT_8197F 0x7ff +#define BIT_TXOPLIMIT_8197F(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8197F) << BIT_SHIFT_TXOPLIMIT_8197F) +#define BITS_TXOPLIMIT_8197F \ + (BIT_MASK_TXOPLIMIT_8197F << BIT_SHIFT_TXOPLIMIT_8197F) +#define BIT_CLEAR_TXOPLIMIT_8197F(x) ((x) & (~BITS_TXOPLIMIT_8197F)) +#define BIT_GET_TXOPLIMIT_8197F(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8197F) & BIT_MASK_TXOPLIMIT_8197F) +#define BIT_SET_TXOPLIMIT_8197F(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8197F(x) | BIT_TXOPLIMIT_8197F(v)) + +#define BIT_SHIFT_CW_8197F 8 +#define BIT_MASK_CW_8197F 0xff +#define BIT_CW_8197F(x) (((x) & BIT_MASK_CW_8197F) << BIT_SHIFT_CW_8197F) +#define BITS_CW_8197F (BIT_MASK_CW_8197F << BIT_SHIFT_CW_8197F) +#define BIT_CLEAR_CW_8197F(x) ((x) & (~BITS_CW_8197F)) +#define BIT_GET_CW_8197F(x) (((x) >> BIT_SHIFT_CW_8197F) & BIT_MASK_CW_8197F) +#define BIT_SET_CW_8197F(x, v) (BIT_CLEAR_CW_8197F(x) | BIT_CW_8197F(v)) + +#define BIT_SHIFT_AIFS_8197F 0 +#define BIT_MASK_AIFS_8197F 0xff +#define BIT_AIFS_8197F(x) (((x) & BIT_MASK_AIFS_8197F) << BIT_SHIFT_AIFS_8197F) +#define BITS_AIFS_8197F (BIT_MASK_AIFS_8197F << BIT_SHIFT_AIFS_8197F) +#define BIT_CLEAR_AIFS_8197F(x) ((x) & (~BITS_AIFS_8197F)) +#define BIT_GET_AIFS_8197F(x) \ + (((x) >> BIT_SHIFT_AIFS_8197F) & BIT_MASK_AIFS_8197F) +#define BIT_SET_AIFS_8197F(x, v) (BIT_CLEAR_AIFS_8197F(x) | BIT_AIFS_8197F(v)) + +/* 2 REG_EDCA_VI_PARAM_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_TXOPLIMIT_8197F 16 +#define BIT_MASK_TXOPLIMIT_8197F 0x7ff +#define BIT_TXOPLIMIT_8197F(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8197F) << BIT_SHIFT_TXOPLIMIT_8197F) +#define BITS_TXOPLIMIT_8197F \ + (BIT_MASK_TXOPLIMIT_8197F << BIT_SHIFT_TXOPLIMIT_8197F) +#define BIT_CLEAR_TXOPLIMIT_8197F(x) ((x) & (~BITS_TXOPLIMIT_8197F)) +#define BIT_GET_TXOPLIMIT_8197F(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8197F) & BIT_MASK_TXOPLIMIT_8197F) +#define BIT_SET_TXOPLIMIT_8197F(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8197F(x) | BIT_TXOPLIMIT_8197F(v)) + +#define BIT_SHIFT_CW_8197F 8 +#define BIT_MASK_CW_8197F 0xff +#define BIT_CW_8197F(x) (((x) & BIT_MASK_CW_8197F) << BIT_SHIFT_CW_8197F) +#define BITS_CW_8197F (BIT_MASK_CW_8197F << BIT_SHIFT_CW_8197F) +#define BIT_CLEAR_CW_8197F(x) ((x) & (~BITS_CW_8197F)) +#define BIT_GET_CW_8197F(x) (((x) >> BIT_SHIFT_CW_8197F) & BIT_MASK_CW_8197F) +#define BIT_SET_CW_8197F(x, v) (BIT_CLEAR_CW_8197F(x) | BIT_CW_8197F(v)) + +#define BIT_SHIFT_AIFS_8197F 0 +#define BIT_MASK_AIFS_8197F 0xff +#define BIT_AIFS_8197F(x) (((x) & BIT_MASK_AIFS_8197F) << BIT_SHIFT_AIFS_8197F) +#define BITS_AIFS_8197F (BIT_MASK_AIFS_8197F << BIT_SHIFT_AIFS_8197F) +#define BIT_CLEAR_AIFS_8197F(x) ((x) & (~BITS_AIFS_8197F)) +#define BIT_GET_AIFS_8197F(x) \ + (((x) >> BIT_SHIFT_AIFS_8197F) & BIT_MASK_AIFS_8197F) +#define BIT_SET_AIFS_8197F(x, v) (BIT_CLEAR_AIFS_8197F(x) | BIT_AIFS_8197F(v)) + +/* 2 REG_EDCA_BE_PARAM_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_TXOPLIMIT_8197F 16 +#define BIT_MASK_TXOPLIMIT_8197F 0x7ff +#define BIT_TXOPLIMIT_8197F(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8197F) << BIT_SHIFT_TXOPLIMIT_8197F) +#define BITS_TXOPLIMIT_8197F \ + (BIT_MASK_TXOPLIMIT_8197F << BIT_SHIFT_TXOPLIMIT_8197F) +#define BIT_CLEAR_TXOPLIMIT_8197F(x) ((x) & (~BITS_TXOPLIMIT_8197F)) +#define BIT_GET_TXOPLIMIT_8197F(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8197F) & BIT_MASK_TXOPLIMIT_8197F) +#define BIT_SET_TXOPLIMIT_8197F(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8197F(x) | BIT_TXOPLIMIT_8197F(v)) + +#define BIT_SHIFT_CW_8197F 8 +#define BIT_MASK_CW_8197F 0xff +#define BIT_CW_8197F(x) (((x) & BIT_MASK_CW_8197F) << BIT_SHIFT_CW_8197F) +#define BITS_CW_8197F (BIT_MASK_CW_8197F << BIT_SHIFT_CW_8197F) +#define BIT_CLEAR_CW_8197F(x) ((x) & (~BITS_CW_8197F)) +#define BIT_GET_CW_8197F(x) (((x) >> BIT_SHIFT_CW_8197F) & BIT_MASK_CW_8197F) +#define BIT_SET_CW_8197F(x, v) (BIT_CLEAR_CW_8197F(x) | BIT_CW_8197F(v)) + +#define BIT_SHIFT_AIFS_8197F 0 +#define BIT_MASK_AIFS_8197F 0xff +#define BIT_AIFS_8197F(x) (((x) & BIT_MASK_AIFS_8197F) << BIT_SHIFT_AIFS_8197F) +#define BITS_AIFS_8197F (BIT_MASK_AIFS_8197F << BIT_SHIFT_AIFS_8197F) +#define BIT_CLEAR_AIFS_8197F(x) ((x) & (~BITS_AIFS_8197F)) +#define BIT_GET_AIFS_8197F(x) \ + (((x) >> BIT_SHIFT_AIFS_8197F) & BIT_MASK_AIFS_8197F) +#define BIT_SET_AIFS_8197F(x, v) (BIT_CLEAR_AIFS_8197F(x) | BIT_AIFS_8197F(v)) + +/* 2 REG_EDCA_BK_PARAM_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_TXOPLIMIT_8197F 16 +#define BIT_MASK_TXOPLIMIT_8197F 0x7ff +#define BIT_TXOPLIMIT_8197F(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8197F) << BIT_SHIFT_TXOPLIMIT_8197F) +#define BITS_TXOPLIMIT_8197F \ + (BIT_MASK_TXOPLIMIT_8197F << BIT_SHIFT_TXOPLIMIT_8197F) +#define BIT_CLEAR_TXOPLIMIT_8197F(x) ((x) & (~BITS_TXOPLIMIT_8197F)) +#define BIT_GET_TXOPLIMIT_8197F(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8197F) & BIT_MASK_TXOPLIMIT_8197F) +#define BIT_SET_TXOPLIMIT_8197F(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8197F(x) | BIT_TXOPLIMIT_8197F(v)) + +#define BIT_SHIFT_CW_8197F 8 +#define BIT_MASK_CW_8197F 0xff +#define BIT_CW_8197F(x) (((x) & BIT_MASK_CW_8197F) << BIT_SHIFT_CW_8197F) +#define BITS_CW_8197F (BIT_MASK_CW_8197F << BIT_SHIFT_CW_8197F) +#define BIT_CLEAR_CW_8197F(x) ((x) & (~BITS_CW_8197F)) +#define BIT_GET_CW_8197F(x) (((x) >> BIT_SHIFT_CW_8197F) & BIT_MASK_CW_8197F) +#define BIT_SET_CW_8197F(x, v) (BIT_CLEAR_CW_8197F(x) | BIT_CW_8197F(v)) + +#define BIT_SHIFT_AIFS_8197F 0 +#define BIT_MASK_AIFS_8197F 0xff +#define BIT_AIFS_8197F(x) (((x) & BIT_MASK_AIFS_8197F) << BIT_SHIFT_AIFS_8197F) +#define BITS_AIFS_8197F (BIT_MASK_AIFS_8197F << BIT_SHIFT_AIFS_8197F) +#define BIT_CLEAR_AIFS_8197F(x) ((x) & (~BITS_AIFS_8197F)) +#define BIT_GET_AIFS_8197F(x) \ + (((x) >> BIT_SHIFT_AIFS_8197F) & BIT_MASK_AIFS_8197F) +#define BIT_SET_AIFS_8197F(x, v) (BIT_CLEAR_AIFS_8197F(x) | BIT_AIFS_8197F(v)) + +/* 2 REG_BCNTCFG_8197F */ + +#define BIT_SHIFT_BCNCW_MAX_8197F 12 +#define BIT_MASK_BCNCW_MAX_8197F 0xf +#define BIT_BCNCW_MAX_8197F(x) \ + (((x) & BIT_MASK_BCNCW_MAX_8197F) << BIT_SHIFT_BCNCW_MAX_8197F) +#define BITS_BCNCW_MAX_8197F \ + (BIT_MASK_BCNCW_MAX_8197F << BIT_SHIFT_BCNCW_MAX_8197F) +#define BIT_CLEAR_BCNCW_MAX_8197F(x) ((x) & (~BITS_BCNCW_MAX_8197F)) +#define BIT_GET_BCNCW_MAX_8197F(x) \ + (((x) >> BIT_SHIFT_BCNCW_MAX_8197F) & BIT_MASK_BCNCW_MAX_8197F) +#define BIT_SET_BCNCW_MAX_8197F(x, v) \ + (BIT_CLEAR_BCNCW_MAX_8197F(x) | BIT_BCNCW_MAX_8197F(v)) + +#define BIT_SHIFT_BCNCW_MIN_8197F 8 +#define BIT_MASK_BCNCW_MIN_8197F 0xf +#define BIT_BCNCW_MIN_8197F(x) \ + (((x) & BIT_MASK_BCNCW_MIN_8197F) << BIT_SHIFT_BCNCW_MIN_8197F) +#define BITS_BCNCW_MIN_8197F \ + (BIT_MASK_BCNCW_MIN_8197F << BIT_SHIFT_BCNCW_MIN_8197F) +#define BIT_CLEAR_BCNCW_MIN_8197F(x) ((x) & (~BITS_BCNCW_MIN_8197F)) +#define BIT_GET_BCNCW_MIN_8197F(x) \ + (((x) >> BIT_SHIFT_BCNCW_MIN_8197F) & BIT_MASK_BCNCW_MIN_8197F) +#define BIT_SET_BCNCW_MIN_8197F(x, v) \ + (BIT_CLEAR_BCNCW_MIN_8197F(x) | BIT_BCNCW_MIN_8197F(v)) + +#define BIT_SHIFT_BCNIFS_8197F 0 +#define BIT_MASK_BCNIFS_8197F 0xff +#define BIT_BCNIFS_8197F(x) \ + (((x) & BIT_MASK_BCNIFS_8197F) << BIT_SHIFT_BCNIFS_8197F) +#define BITS_BCNIFS_8197F (BIT_MASK_BCNIFS_8197F << BIT_SHIFT_BCNIFS_8197F) +#define BIT_CLEAR_BCNIFS_8197F(x) ((x) & (~BITS_BCNIFS_8197F)) +#define BIT_GET_BCNIFS_8197F(x) \ + (((x) >> BIT_SHIFT_BCNIFS_8197F) & BIT_MASK_BCNIFS_8197F) +#define BIT_SET_BCNIFS_8197F(x, v) \ + (BIT_CLEAR_BCNIFS_8197F(x) | BIT_BCNIFS_8197F(v)) + +/* 2 REG_PIFS_8197F */ + +#define BIT_SHIFT_PIFS_8197F 0 +#define BIT_MASK_PIFS_8197F 0xff +#define BIT_PIFS_8197F(x) (((x) & BIT_MASK_PIFS_8197F) << BIT_SHIFT_PIFS_8197F) +#define BITS_PIFS_8197F (BIT_MASK_PIFS_8197F << BIT_SHIFT_PIFS_8197F) +#define BIT_CLEAR_PIFS_8197F(x) ((x) & (~BITS_PIFS_8197F)) +#define BIT_GET_PIFS_8197F(x) \ + (((x) >> BIT_SHIFT_PIFS_8197F) & BIT_MASK_PIFS_8197F) +#define BIT_SET_PIFS_8197F(x, v) (BIT_CLEAR_PIFS_8197F(x) | BIT_PIFS_8197F(v)) + +/* 2 REG_RDG_PIFS_8197F */ + +#define BIT_SHIFT_RDG_PIFS_8197F 0 +#define BIT_MASK_RDG_PIFS_8197F 0xff +#define BIT_RDG_PIFS_8197F(x) \ + (((x) & BIT_MASK_RDG_PIFS_8197F) << BIT_SHIFT_RDG_PIFS_8197F) +#define BITS_RDG_PIFS_8197F \ + (BIT_MASK_RDG_PIFS_8197F << BIT_SHIFT_RDG_PIFS_8197F) +#define BIT_CLEAR_RDG_PIFS_8197F(x) ((x) & (~BITS_RDG_PIFS_8197F)) +#define BIT_GET_RDG_PIFS_8197F(x) \ + (((x) >> BIT_SHIFT_RDG_PIFS_8197F) & BIT_MASK_RDG_PIFS_8197F) +#define BIT_SET_RDG_PIFS_8197F(x, v) \ + (BIT_CLEAR_RDG_PIFS_8197F(x) | BIT_RDG_PIFS_8197F(v)) + +/* 2 REG_SIFS_8197F */ + +#define BIT_SHIFT_SIFS_OFDM_TRX_8197F 24 +#define BIT_MASK_SIFS_OFDM_TRX_8197F 0xff +#define BIT_SIFS_OFDM_TRX_8197F(x) \ + (((x) & BIT_MASK_SIFS_OFDM_TRX_8197F) << BIT_SHIFT_SIFS_OFDM_TRX_8197F) +#define BITS_SIFS_OFDM_TRX_8197F \ + (BIT_MASK_SIFS_OFDM_TRX_8197F << BIT_SHIFT_SIFS_OFDM_TRX_8197F) +#define BIT_CLEAR_SIFS_OFDM_TRX_8197F(x) ((x) & (~BITS_SIFS_OFDM_TRX_8197F)) +#define BIT_GET_SIFS_OFDM_TRX_8197F(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8197F) & BIT_MASK_SIFS_OFDM_TRX_8197F) +#define BIT_SET_SIFS_OFDM_TRX_8197F(x, v) \ + (BIT_CLEAR_SIFS_OFDM_TRX_8197F(x) | BIT_SIFS_OFDM_TRX_8197F(v)) + +#define BIT_SHIFT_SIFS_CCK_TRX_8197F 16 +#define BIT_MASK_SIFS_CCK_TRX_8197F 0xff +#define BIT_SIFS_CCK_TRX_8197F(x) \ + (((x) & BIT_MASK_SIFS_CCK_TRX_8197F) << BIT_SHIFT_SIFS_CCK_TRX_8197F) +#define BITS_SIFS_CCK_TRX_8197F \ + (BIT_MASK_SIFS_CCK_TRX_8197F << BIT_SHIFT_SIFS_CCK_TRX_8197F) +#define BIT_CLEAR_SIFS_CCK_TRX_8197F(x) ((x) & (~BITS_SIFS_CCK_TRX_8197F)) +#define BIT_GET_SIFS_CCK_TRX_8197F(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8197F) & BIT_MASK_SIFS_CCK_TRX_8197F) +#define BIT_SET_SIFS_CCK_TRX_8197F(x, v) \ + (BIT_CLEAR_SIFS_CCK_TRX_8197F(x) | BIT_SIFS_CCK_TRX_8197F(v)) + +#define BIT_SHIFT_SIFS_OFDM_CTX_8197F 8 +#define BIT_MASK_SIFS_OFDM_CTX_8197F 0xff +#define BIT_SIFS_OFDM_CTX_8197F(x) \ + (((x) & BIT_MASK_SIFS_OFDM_CTX_8197F) << BIT_SHIFT_SIFS_OFDM_CTX_8197F) +#define BITS_SIFS_OFDM_CTX_8197F \ + (BIT_MASK_SIFS_OFDM_CTX_8197F << BIT_SHIFT_SIFS_OFDM_CTX_8197F) +#define BIT_CLEAR_SIFS_OFDM_CTX_8197F(x) ((x) & (~BITS_SIFS_OFDM_CTX_8197F)) +#define BIT_GET_SIFS_OFDM_CTX_8197F(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8197F) & BIT_MASK_SIFS_OFDM_CTX_8197F) +#define BIT_SET_SIFS_OFDM_CTX_8197F(x, v) \ + (BIT_CLEAR_SIFS_OFDM_CTX_8197F(x) | BIT_SIFS_OFDM_CTX_8197F(v)) + +#define BIT_SHIFT_SIFS_CCK_CTX_8197F 0 +#define BIT_MASK_SIFS_CCK_CTX_8197F 0xff +#define BIT_SIFS_CCK_CTX_8197F(x) \ + (((x) & BIT_MASK_SIFS_CCK_CTX_8197F) << BIT_SHIFT_SIFS_CCK_CTX_8197F) +#define BITS_SIFS_CCK_CTX_8197F \ + (BIT_MASK_SIFS_CCK_CTX_8197F << BIT_SHIFT_SIFS_CCK_CTX_8197F) +#define BIT_CLEAR_SIFS_CCK_CTX_8197F(x) ((x) & (~BITS_SIFS_CCK_CTX_8197F)) +#define BIT_GET_SIFS_CCK_CTX_8197F(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8197F) & BIT_MASK_SIFS_CCK_CTX_8197F) +#define BIT_SET_SIFS_CCK_CTX_8197F(x, v) \ + (BIT_CLEAR_SIFS_CCK_CTX_8197F(x) | BIT_SIFS_CCK_CTX_8197F(v)) + +/* 2 REG_TSFTR_SYN_OFFSET_8197F */ + +#define BIT_SHIFT_TSFTR_SNC_OFFSET_8197F 0 +#define BIT_MASK_TSFTR_SNC_OFFSET_8197F 0xffff +#define BIT_TSFTR_SNC_OFFSET_8197F(x) \ + (((x) & BIT_MASK_TSFTR_SNC_OFFSET_8197F) \ + << BIT_SHIFT_TSFTR_SNC_OFFSET_8197F) +#define BITS_TSFTR_SNC_OFFSET_8197F \ + (BIT_MASK_TSFTR_SNC_OFFSET_8197F << BIT_SHIFT_TSFTR_SNC_OFFSET_8197F) +#define BIT_CLEAR_TSFTR_SNC_OFFSET_8197F(x) \ + ((x) & (~BITS_TSFTR_SNC_OFFSET_8197F)) +#define BIT_GET_TSFTR_SNC_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_8197F) & \ + BIT_MASK_TSFTR_SNC_OFFSET_8197F) +#define BIT_SET_TSFTR_SNC_OFFSET_8197F(x, v) \ + (BIT_CLEAR_TSFTR_SNC_OFFSET_8197F(x) | BIT_TSFTR_SNC_OFFSET_8197F(v)) + +/* 2 REG_AGGR_BREAK_TIME_8197F */ + +#define BIT_SHIFT_AGGR_BK_TIME_8197F 0 +#define BIT_MASK_AGGR_BK_TIME_8197F 0xff +#define BIT_AGGR_BK_TIME_8197F(x) \ + (((x) & BIT_MASK_AGGR_BK_TIME_8197F) << BIT_SHIFT_AGGR_BK_TIME_8197F) +#define BITS_AGGR_BK_TIME_8197F \ + (BIT_MASK_AGGR_BK_TIME_8197F << BIT_SHIFT_AGGR_BK_TIME_8197F) +#define BIT_CLEAR_AGGR_BK_TIME_8197F(x) ((x) & (~BITS_AGGR_BK_TIME_8197F)) +#define BIT_GET_AGGR_BK_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_AGGR_BK_TIME_8197F) & BIT_MASK_AGGR_BK_TIME_8197F) +#define BIT_SET_AGGR_BK_TIME_8197F(x, v) \ + (BIT_CLEAR_AGGR_BK_TIME_8197F(x) | BIT_AGGR_BK_TIME_8197F(v)) + +/* 2 REG_SLOT_8197F */ + +#define BIT_SHIFT_SLOT_8197F 0 +#define BIT_MASK_SLOT_8197F 0xff +#define BIT_SLOT_8197F(x) (((x) & BIT_MASK_SLOT_8197F) << BIT_SHIFT_SLOT_8197F) +#define BITS_SLOT_8197F (BIT_MASK_SLOT_8197F << BIT_SHIFT_SLOT_8197F) +#define BIT_CLEAR_SLOT_8197F(x) ((x) & (~BITS_SLOT_8197F)) +#define BIT_GET_SLOT_8197F(x) \ + (((x) >> BIT_SHIFT_SLOT_8197F) & BIT_MASK_SLOT_8197F) +#define BIT_SET_SLOT_8197F(x, v) (BIT_CLEAR_SLOT_8197F(x) | BIT_SLOT_8197F(v)) + +/* 2 REG_TX_PTCL_CTRL_8197F */ +#define BIT_DIS_EDCCA_8197F BIT(15) +#define BIT_DIS_CCA_8197F BIT(14) +#define BIT_LSIG_TXOP_TXCMD_NAV_8197F BIT(13) +#define BIT_SIFS_BK_EN_8197F BIT(12) + +#define BIT_SHIFT_TXQ_NAV_MSK_8197F 8 +#define BIT_MASK_TXQ_NAV_MSK_8197F 0xf +#define BIT_TXQ_NAV_MSK_8197F(x) \ + (((x) & BIT_MASK_TXQ_NAV_MSK_8197F) << BIT_SHIFT_TXQ_NAV_MSK_8197F) +#define BITS_TXQ_NAV_MSK_8197F \ + (BIT_MASK_TXQ_NAV_MSK_8197F << BIT_SHIFT_TXQ_NAV_MSK_8197F) +#define BIT_CLEAR_TXQ_NAV_MSK_8197F(x) ((x) & (~BITS_TXQ_NAV_MSK_8197F)) +#define BIT_GET_TXQ_NAV_MSK_8197F(x) \ + (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8197F) & BIT_MASK_TXQ_NAV_MSK_8197F) +#define BIT_SET_TXQ_NAV_MSK_8197F(x, v) \ + (BIT_CLEAR_TXQ_NAV_MSK_8197F(x) | BIT_TXQ_NAV_MSK_8197F(v)) + +#define BIT_DIS_CW_8197F BIT(7) +#define BIT_NAV_END_TXOP_8197F BIT(6) +#define BIT_RDG_END_TXOP_8197F BIT(5) +#define BIT_AC_INBCN_HOLD_8197F BIT(4) +#define BIT_MGTQ_TXOP_EN_8197F BIT(3) +#define BIT_MGTQ_RTSMF_EN_8197F BIT(2) +#define BIT_HIQ_RTSMF_EN_8197F BIT(1) +#define BIT_BCN_RTSMF_EN_8197F BIT(0) + +/* 2 REG_TXPAUSE_8197F */ +#define BIT_STOP_BCN_HI_MGT_8197F BIT(7) +#define BIT_MAC_STOPBCNQ_8197F BIT(6) +#define BIT_MAC_STOPHIQ_8197F BIT(5) +#define BIT_MAC_STOPMGQ_8197F BIT(4) +#define BIT_MAC_STOPBK_8197F BIT(3) +#define BIT_MAC_STOPBE_8197F BIT(2) +#define BIT_MAC_STOPVI_8197F BIT(1) +#define BIT_MAC_STOPVO_8197F BIT(0) + +/* 2 REG_DIS_TXREQ_CLR_8197F */ +#define BIT_DIS_BT_CCA_8197F BIT(7) +#define BIT_DIS_TXREQ_CLR_CPUMGQ_8197F BIT(6) +#define BIT_DIS_TXREQ_CLR_HI_8197F BIT(5) +#define BIT_DIS_TXREQ_CLR_MGQ_8197F BIT(4) +#define BIT_DIS_TXREQ_CLR_VO_8197F BIT(3) +#define BIT_DIS_TXREQ_CLR_VI_8197F BIT(2) +#define BIT_DIS_TXREQ_CLR_BE_8197F BIT(1) +#define BIT_DIS_TXREQ_CLR_BK_8197F BIT(0) + +/* 2 REG_RD_CTRL_8197F */ +#define BIT_EN_CLR_TXREQ_INCCA_8197F BIT(15) +#define BIT_DIS_TX_OVER_BCNQ_8197F BIT(14) +#define BIT_EN_BCNERR_INCCA_8197F BIT(13) +#define BIT_EN_BCNERR_INEDCCA_8197F BIT(12) +#define BIT_EDCCA_MSK_CNTDOWN_EN_8197F BIT(11) +#define BIT_DIS_TXOP_CFE_8197F BIT(10) +#define BIT_DIS_LSIG_CFE_8197F BIT(9) +#define BIT_DIS_STBC_CFE_8197F BIT(8) +#define BIT_BKQ_RD_INIT_EN_8197F BIT(7) +#define BIT_BEQ_RD_INIT_EN_8197F BIT(6) +#define BIT_VIQ_RD_INIT_EN_8197F BIT(5) +#define BIT_VOQ_RD_INIT_EN_8197F BIT(4) +#define BIT_BKQ_RD_RESP_EN_8197F BIT(3) +#define BIT_BEQ_RD_RESP_EN_8197F BIT(2) +#define BIT_VIQ_RD_RESP_EN_8197F BIT(1) +#define BIT_VOQ_RD_RESP_EN_8197F BIT(0) + +/* 2 REG_MBSSID_CTRL_8197F */ +#define BIT_MBID_BCNQ7_EN_8197F BIT(7) +#define BIT_MBID_BCNQ6_EN_8197F BIT(6) +#define BIT_MBID_BCNQ5_EN_8197F BIT(5) +#define BIT_MBID_BCNQ4_EN_8197F BIT(4) +#define BIT_MBID_BCNQ3_EN_8197F BIT(3) +#define BIT_MBID_BCNQ2_EN_8197F BIT(2) +#define BIT_MBID_BCNQ1_EN_8197F BIT(1) +#define BIT_MBID_BCNQ0_EN_8197F BIT(0) + +/* 2 REG_P2PPS_CTRL_8197F */ +#define BIT_P2P_CTW_ALLSTASLEEP_8197F BIT(7) +#define BIT_P2P_OFF_DISTX_EN_8197F BIT(6) +#define BIT_PWR_MGT_EN_8197F BIT(5) +#define BIT_P2P_NOA1_EN_8197F BIT(2) +#define BIT_P2P_NOA0_EN_8197F BIT(1) + +/* 2 REG_PKT_LIFETIME_CTRL_8197F */ +#define BIT_EN_TBTT_AREA_FOR_BB_8197F BIT(23) +#define BIT_EN_BKF_CLR_TXREQ_8197F BIT(22) +#define BIT_EN_TSFBIT32_RST_P2P_8197F BIT(21) +#define BIT_EN_BCN_TX_BTCCA_8197F BIT(20) +#define BIT_DIS_PKT_TX_ATIM_8197F BIT(19) +#define BIT_DIS_BCN_DIS_CTN_8197F BIT(18) +#define BIT_EN_NAVEND_RST_TXOP_8197F BIT(17) +#define BIT_EN_FILTER_CCA_8197F BIT(16) + +#define BIT_SHIFT_CCA_FILTER_THRS_8197F 8 +#define BIT_MASK_CCA_FILTER_THRS_8197F 0xff +#define BIT_CCA_FILTER_THRS_8197F(x) \ + (((x) & BIT_MASK_CCA_FILTER_THRS_8197F) \ + << BIT_SHIFT_CCA_FILTER_THRS_8197F) +#define BITS_CCA_FILTER_THRS_8197F \ + (BIT_MASK_CCA_FILTER_THRS_8197F << BIT_SHIFT_CCA_FILTER_THRS_8197F) +#define BIT_CLEAR_CCA_FILTER_THRS_8197F(x) ((x) & (~BITS_CCA_FILTER_THRS_8197F)) +#define BIT_GET_CCA_FILTER_THRS_8197F(x) \ + (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8197F) & \ + BIT_MASK_CCA_FILTER_THRS_8197F) +#define BIT_SET_CCA_FILTER_THRS_8197F(x, v) \ + (BIT_CLEAR_CCA_FILTER_THRS_8197F(x) | BIT_CCA_FILTER_THRS_8197F(v)) + +#define BIT_SHIFT_EDCCA_THRS_8197F 0 +#define BIT_MASK_EDCCA_THRS_8197F 0xff +#define BIT_EDCCA_THRS_8197F(x) \ + (((x) & BIT_MASK_EDCCA_THRS_8197F) << BIT_SHIFT_EDCCA_THRS_8197F) +#define BITS_EDCCA_THRS_8197F \ + (BIT_MASK_EDCCA_THRS_8197F << BIT_SHIFT_EDCCA_THRS_8197F) +#define BIT_CLEAR_EDCCA_THRS_8197F(x) ((x) & (~BITS_EDCCA_THRS_8197F)) +#define BIT_GET_EDCCA_THRS_8197F(x) \ + (((x) >> BIT_SHIFT_EDCCA_THRS_8197F) & BIT_MASK_EDCCA_THRS_8197F) +#define BIT_SET_EDCCA_THRS_8197F(x, v) \ + (BIT_CLEAR_EDCCA_THRS_8197F(x) | BIT_EDCCA_THRS_8197F(v)) + +/* 2 REG_P2PPS_SPEC_STATE_8197F */ +#define BIT_SPEC_POWER_STATE_8197F BIT(7) +#define BIT_SPEC_CTWINDOW_ON_8197F BIT(6) +#define BIT_SPEC_BEACON_AREA_ON_8197F BIT(5) +#define BIT_SPEC_CTWIN_EARLY_DISTX_8197F BIT(4) +#define BIT_SPEC_NOA1_OFF_PERIOD_8197F BIT(3) +#define BIT_SPEC_FORCE_DOZE1_8197F BIT(2) +#define BIT_SPEC_NOA0_OFF_PERIOD_8197F BIT(1) +#define BIT_SPEC_FORCE_DOZE0_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_P2PON_DIS_TXTIME_8197F 0 +#define BIT_MASK_P2PON_DIS_TXTIME_8197F 0xff +#define BIT_P2PON_DIS_TXTIME_8197F(x) \ + (((x) & BIT_MASK_P2PON_DIS_TXTIME_8197F) \ + << BIT_SHIFT_P2PON_DIS_TXTIME_8197F) +#define BITS_P2PON_DIS_TXTIME_8197F \ + (BIT_MASK_P2PON_DIS_TXTIME_8197F << BIT_SHIFT_P2PON_DIS_TXTIME_8197F) +#define BIT_CLEAR_P2PON_DIS_TXTIME_8197F(x) \ + ((x) & (~BITS_P2PON_DIS_TXTIME_8197F)) +#define BIT_GET_P2PON_DIS_TXTIME_8197F(x) \ + (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8197F) & \ + BIT_MASK_P2PON_DIS_TXTIME_8197F) +#define BIT_SET_P2PON_DIS_TXTIME_8197F(x, v) \ + (BIT_CLEAR_P2PON_DIS_TXTIME_8197F(x) | BIT_P2PON_DIS_TXTIME_8197F(v)) + +/* 2 REG_QUEUE_INCOL_THR_8197F */ + +#define BIT_SHIFT_BK_QUEUE_THR_8197F 24 +#define BIT_MASK_BK_QUEUE_THR_8197F 0xff +#define BIT_BK_QUEUE_THR_8197F(x) \ + (((x) & BIT_MASK_BK_QUEUE_THR_8197F) << BIT_SHIFT_BK_QUEUE_THR_8197F) +#define BITS_BK_QUEUE_THR_8197F \ + (BIT_MASK_BK_QUEUE_THR_8197F << BIT_SHIFT_BK_QUEUE_THR_8197F) +#define BIT_CLEAR_BK_QUEUE_THR_8197F(x) ((x) & (~BITS_BK_QUEUE_THR_8197F)) +#define BIT_GET_BK_QUEUE_THR_8197F(x) \ + (((x) >> BIT_SHIFT_BK_QUEUE_THR_8197F) & BIT_MASK_BK_QUEUE_THR_8197F) +#define BIT_SET_BK_QUEUE_THR_8197F(x, v) \ + (BIT_CLEAR_BK_QUEUE_THR_8197F(x) | BIT_BK_QUEUE_THR_8197F(v)) + +#define BIT_SHIFT_BE_QUEUE_THR_8197F 16 +#define BIT_MASK_BE_QUEUE_THR_8197F 0xff +#define BIT_BE_QUEUE_THR_8197F(x) \ + (((x) & BIT_MASK_BE_QUEUE_THR_8197F) << BIT_SHIFT_BE_QUEUE_THR_8197F) +#define BITS_BE_QUEUE_THR_8197F \ + (BIT_MASK_BE_QUEUE_THR_8197F << BIT_SHIFT_BE_QUEUE_THR_8197F) +#define BIT_CLEAR_BE_QUEUE_THR_8197F(x) ((x) & (~BITS_BE_QUEUE_THR_8197F)) +#define BIT_GET_BE_QUEUE_THR_8197F(x) \ + (((x) >> BIT_SHIFT_BE_QUEUE_THR_8197F) & BIT_MASK_BE_QUEUE_THR_8197F) +#define BIT_SET_BE_QUEUE_THR_8197F(x, v) \ + (BIT_CLEAR_BE_QUEUE_THR_8197F(x) | BIT_BE_QUEUE_THR_8197F(v)) + +#define BIT_SHIFT_VI_QUEUE_THR_8197F 8 +#define BIT_MASK_VI_QUEUE_THR_8197F 0xff +#define BIT_VI_QUEUE_THR_8197F(x) \ + (((x) & BIT_MASK_VI_QUEUE_THR_8197F) << BIT_SHIFT_VI_QUEUE_THR_8197F) +#define BITS_VI_QUEUE_THR_8197F \ + (BIT_MASK_VI_QUEUE_THR_8197F << BIT_SHIFT_VI_QUEUE_THR_8197F) +#define BIT_CLEAR_VI_QUEUE_THR_8197F(x) ((x) & (~BITS_VI_QUEUE_THR_8197F)) +#define BIT_GET_VI_QUEUE_THR_8197F(x) \ + (((x) >> BIT_SHIFT_VI_QUEUE_THR_8197F) & BIT_MASK_VI_QUEUE_THR_8197F) +#define BIT_SET_VI_QUEUE_THR_8197F(x, v) \ + (BIT_CLEAR_VI_QUEUE_THR_8197F(x) | BIT_VI_QUEUE_THR_8197F(v)) + +#define BIT_SHIFT_VO_QUEUE_THR_8197F 0 +#define BIT_MASK_VO_QUEUE_THR_8197F 0xff +#define BIT_VO_QUEUE_THR_8197F(x) \ + (((x) & BIT_MASK_VO_QUEUE_THR_8197F) << BIT_SHIFT_VO_QUEUE_THR_8197F) +#define BITS_VO_QUEUE_THR_8197F \ + (BIT_MASK_VO_QUEUE_THR_8197F << BIT_SHIFT_VO_QUEUE_THR_8197F) +#define BIT_CLEAR_VO_QUEUE_THR_8197F(x) ((x) & (~BITS_VO_QUEUE_THR_8197F)) +#define BIT_GET_VO_QUEUE_THR_8197F(x) \ + (((x) >> BIT_SHIFT_VO_QUEUE_THR_8197F) & BIT_MASK_VO_QUEUE_THR_8197F) +#define BIT_SET_VO_QUEUE_THR_8197F(x, v) \ + (BIT_CLEAR_VO_QUEUE_THR_8197F(x) | BIT_VO_QUEUE_THR_8197F(v)) + +/* 2 REG_QUEUE_INCOL_EN_8197F */ +#define BIT_QUEUE_INCOL_EN_8197F BIT(16) + +#define BIT_SHIFT_BK_TRIGGER_NUM_V1_8197F 12 +#define BIT_MASK_BK_TRIGGER_NUM_V1_8197F 0xf +#define BIT_BK_TRIGGER_NUM_V1_8197F(x) \ + (((x) & BIT_MASK_BK_TRIGGER_NUM_V1_8197F) \ + << BIT_SHIFT_BK_TRIGGER_NUM_V1_8197F) +#define BITS_BK_TRIGGER_NUM_V1_8197F \ + (BIT_MASK_BK_TRIGGER_NUM_V1_8197F << BIT_SHIFT_BK_TRIGGER_NUM_V1_8197F) +#define BIT_CLEAR_BK_TRIGGER_NUM_V1_8197F(x) \ + ((x) & (~BITS_BK_TRIGGER_NUM_V1_8197F)) +#define BIT_GET_BK_TRIGGER_NUM_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BK_TRIGGER_NUM_V1_8197F) & \ + BIT_MASK_BK_TRIGGER_NUM_V1_8197F) +#define BIT_SET_BK_TRIGGER_NUM_V1_8197F(x, v) \ + (BIT_CLEAR_BK_TRIGGER_NUM_V1_8197F(x) | BIT_BK_TRIGGER_NUM_V1_8197F(v)) + +#define BIT_SHIFT_BE_TRIGGER_NUM_V1_8197F 8 +#define BIT_MASK_BE_TRIGGER_NUM_V1_8197F 0xf +#define BIT_BE_TRIGGER_NUM_V1_8197F(x) \ + (((x) & BIT_MASK_BE_TRIGGER_NUM_V1_8197F) \ + << BIT_SHIFT_BE_TRIGGER_NUM_V1_8197F) +#define BITS_BE_TRIGGER_NUM_V1_8197F \ + (BIT_MASK_BE_TRIGGER_NUM_V1_8197F << BIT_SHIFT_BE_TRIGGER_NUM_V1_8197F) +#define BIT_CLEAR_BE_TRIGGER_NUM_V1_8197F(x) \ + ((x) & (~BITS_BE_TRIGGER_NUM_V1_8197F)) +#define BIT_GET_BE_TRIGGER_NUM_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BE_TRIGGER_NUM_V1_8197F) & \ + BIT_MASK_BE_TRIGGER_NUM_V1_8197F) +#define BIT_SET_BE_TRIGGER_NUM_V1_8197F(x, v) \ + (BIT_CLEAR_BE_TRIGGER_NUM_V1_8197F(x) | BIT_BE_TRIGGER_NUM_V1_8197F(v)) + +#define BIT_SHIFT_VI_TRIGGER_NUM_8197F 4 +#define BIT_MASK_VI_TRIGGER_NUM_8197F 0xf +#define BIT_VI_TRIGGER_NUM_8197F(x) \ + (((x) & BIT_MASK_VI_TRIGGER_NUM_8197F) \ + << BIT_SHIFT_VI_TRIGGER_NUM_8197F) +#define BITS_VI_TRIGGER_NUM_8197F \ + (BIT_MASK_VI_TRIGGER_NUM_8197F << BIT_SHIFT_VI_TRIGGER_NUM_8197F) +#define BIT_CLEAR_VI_TRIGGER_NUM_8197F(x) ((x) & (~BITS_VI_TRIGGER_NUM_8197F)) +#define BIT_GET_VI_TRIGGER_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_VI_TRIGGER_NUM_8197F) & \ + BIT_MASK_VI_TRIGGER_NUM_8197F) +#define BIT_SET_VI_TRIGGER_NUM_8197F(x, v) \ + (BIT_CLEAR_VI_TRIGGER_NUM_8197F(x) | BIT_VI_TRIGGER_NUM_8197F(v)) + +#define BIT_SHIFT_VO_TRIGGER_NUM_8197F 0 +#define BIT_MASK_VO_TRIGGER_NUM_8197F 0xf +#define BIT_VO_TRIGGER_NUM_8197F(x) \ + (((x) & BIT_MASK_VO_TRIGGER_NUM_8197F) \ + << BIT_SHIFT_VO_TRIGGER_NUM_8197F) +#define BITS_VO_TRIGGER_NUM_8197F \ + (BIT_MASK_VO_TRIGGER_NUM_8197F << BIT_SHIFT_VO_TRIGGER_NUM_8197F) +#define BIT_CLEAR_VO_TRIGGER_NUM_8197F(x) ((x) & (~BITS_VO_TRIGGER_NUM_8197F)) +#define BIT_GET_VO_TRIGGER_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_VO_TRIGGER_NUM_8197F) & \ + BIT_MASK_VO_TRIGGER_NUM_8197F) +#define BIT_SET_VO_TRIGGER_NUM_8197F(x, v) \ + (BIT_CLEAR_VO_TRIGGER_NUM_8197F(x) | BIT_VO_TRIGGER_NUM_8197F(v)) + +/* 2 REG_TBTT_PROHIBIT_8197F */ + +#define BIT_SHIFT_TBTT_HOLD_TIME_AP_8197F 8 +#define BIT_MASK_TBTT_HOLD_TIME_AP_8197F 0xfff +#define BIT_TBTT_HOLD_TIME_AP_8197F(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME_AP_8197F) \ + << BIT_SHIFT_TBTT_HOLD_TIME_AP_8197F) +#define BITS_TBTT_HOLD_TIME_AP_8197F \ + (BIT_MASK_TBTT_HOLD_TIME_AP_8197F << BIT_SHIFT_TBTT_HOLD_TIME_AP_8197F) +#define BIT_CLEAR_TBTT_HOLD_TIME_AP_8197F(x) \ + ((x) & (~BITS_TBTT_HOLD_TIME_AP_8197F)) +#define BIT_GET_TBTT_HOLD_TIME_AP_8197F(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP_8197F) & \ + BIT_MASK_TBTT_HOLD_TIME_AP_8197F) +#define BIT_SET_TBTT_HOLD_TIME_AP_8197F(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME_AP_8197F(x) | BIT_TBTT_HOLD_TIME_AP_8197F(v)) + +#define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8197F 0 +#define BIT_MASK_TBTT_PROHIBIT_SETUP_8197F 0xf +#define BIT_TBTT_PROHIBIT_SETUP_8197F(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8197F) \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8197F) +#define BITS_TBTT_PROHIBIT_SETUP_8197F \ + (BIT_MASK_TBTT_PROHIBIT_SETUP_8197F \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8197F) +#define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8197F(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8197F)) +#define BIT_GET_TBTT_PROHIBIT_SETUP_8197F(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8197F) & \ + BIT_MASK_TBTT_PROHIBIT_SETUP_8197F) +#define BIT_SET_TBTT_PROHIBIT_SETUP_8197F(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8197F(x) | \ + BIT_TBTT_PROHIBIT_SETUP_8197F(v)) + +/* 2 REG_P2PPS_STATE_8197F */ +#define BIT_POWER_STATE_8197F BIT(7) +#define BIT_CTWINDOW_ON_8197F BIT(6) +#define BIT_BEACON_AREA_ON_8197F BIT(5) +#define BIT_CTWIN_EARLY_DISTX_8197F BIT(4) +#define BIT_NOA1_OFF_PERIOD_8197F BIT(3) +#define BIT_FORCE_DOZE1_8197F BIT(2) +#define BIT_NOA0_OFF_PERIOD_8197F BIT(1) +#define BIT_FORCE_DOZE0_8197F BIT(0) + +/* 2 REG_RD_NAV_NXT_8197F */ + +#define BIT_SHIFT_RD_NAV_PROT_NXT_8197F 0 +#define BIT_MASK_RD_NAV_PROT_NXT_8197F 0xffff +#define BIT_RD_NAV_PROT_NXT_8197F(x) \ + (((x) & BIT_MASK_RD_NAV_PROT_NXT_8197F) \ + << BIT_SHIFT_RD_NAV_PROT_NXT_8197F) +#define BITS_RD_NAV_PROT_NXT_8197F \ + (BIT_MASK_RD_NAV_PROT_NXT_8197F << BIT_SHIFT_RD_NAV_PROT_NXT_8197F) +#define BIT_CLEAR_RD_NAV_PROT_NXT_8197F(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8197F)) +#define BIT_GET_RD_NAV_PROT_NXT_8197F(x) \ + (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8197F) & \ + BIT_MASK_RD_NAV_PROT_NXT_8197F) +#define BIT_SET_RD_NAV_PROT_NXT_8197F(x, v) \ + (BIT_CLEAR_RD_NAV_PROT_NXT_8197F(x) | BIT_RD_NAV_PROT_NXT_8197F(v)) + +/* 2 REG_NAV_PROT_LEN_8197F */ + +#define BIT_SHIFT_NAV_PROT_LEN_8197F 0 +#define BIT_MASK_NAV_PROT_LEN_8197F 0xffff +#define BIT_NAV_PROT_LEN_8197F(x) \ + (((x) & BIT_MASK_NAV_PROT_LEN_8197F) << BIT_SHIFT_NAV_PROT_LEN_8197F) +#define BITS_NAV_PROT_LEN_8197F \ + (BIT_MASK_NAV_PROT_LEN_8197F << BIT_SHIFT_NAV_PROT_LEN_8197F) +#define BIT_CLEAR_NAV_PROT_LEN_8197F(x) ((x) & (~BITS_NAV_PROT_LEN_8197F)) +#define BIT_GET_NAV_PROT_LEN_8197F(x) \ + (((x) >> BIT_SHIFT_NAV_PROT_LEN_8197F) & BIT_MASK_NAV_PROT_LEN_8197F) +#define BIT_SET_NAV_PROT_LEN_8197F(x, v) \ + (BIT_CLEAR_NAV_PROT_LEN_8197F(x) | BIT_NAV_PROT_LEN_8197F(v)) + +/* 2 REG_FTM_CTRL_8197F */ + +#define BIT_SHIFT_FTM_TSF_R2T_PORT_8197F 22 +#define BIT_MASK_FTM_TSF_R2T_PORT_8197F 0x7 +#define BIT_FTM_TSF_R2T_PORT_8197F(x) \ + (((x) & BIT_MASK_FTM_TSF_R2T_PORT_8197F) \ + << BIT_SHIFT_FTM_TSF_R2T_PORT_8197F) +#define BITS_FTM_TSF_R2T_PORT_8197F \ + (BIT_MASK_FTM_TSF_R2T_PORT_8197F << BIT_SHIFT_FTM_TSF_R2T_PORT_8197F) +#define BIT_CLEAR_FTM_TSF_R2T_PORT_8197F(x) \ + ((x) & (~BITS_FTM_TSF_R2T_PORT_8197F)) +#define BIT_GET_FTM_TSF_R2T_PORT_8197F(x) \ + (((x) >> BIT_SHIFT_FTM_TSF_R2T_PORT_8197F) & \ + BIT_MASK_FTM_TSF_R2T_PORT_8197F) +#define BIT_SET_FTM_TSF_R2T_PORT_8197F(x, v) \ + (BIT_CLEAR_FTM_TSF_R2T_PORT_8197F(x) | BIT_FTM_TSF_R2T_PORT_8197F(v)) + +#define BIT_SHIFT_FTM_TSF_T2R_PORT_8197F 19 +#define BIT_MASK_FTM_TSF_T2R_PORT_8197F 0x7 +#define BIT_FTM_TSF_T2R_PORT_8197F(x) \ + (((x) & BIT_MASK_FTM_TSF_T2R_PORT_8197F) \ + << BIT_SHIFT_FTM_TSF_T2R_PORT_8197F) +#define BITS_FTM_TSF_T2R_PORT_8197F \ + (BIT_MASK_FTM_TSF_T2R_PORT_8197F << BIT_SHIFT_FTM_TSF_T2R_PORT_8197F) +#define BIT_CLEAR_FTM_TSF_T2R_PORT_8197F(x) \ + ((x) & (~BITS_FTM_TSF_T2R_PORT_8197F)) +#define BIT_GET_FTM_TSF_T2R_PORT_8197F(x) \ + (((x) >> BIT_SHIFT_FTM_TSF_T2R_PORT_8197F) & \ + BIT_MASK_FTM_TSF_T2R_PORT_8197F) +#define BIT_SET_FTM_TSF_T2R_PORT_8197F(x, v) \ + (BIT_CLEAR_FTM_TSF_T2R_PORT_8197F(x) | BIT_FTM_TSF_T2R_PORT_8197F(v)) + +#define BIT_SHIFT_FTM_PTT_PORT_8197F 16 +#define BIT_MASK_FTM_PTT_PORT_8197F 0x7 +#define BIT_FTM_PTT_PORT_8197F(x) \ + (((x) & BIT_MASK_FTM_PTT_PORT_8197F) << BIT_SHIFT_FTM_PTT_PORT_8197F) +#define BITS_FTM_PTT_PORT_8197F \ + (BIT_MASK_FTM_PTT_PORT_8197F << BIT_SHIFT_FTM_PTT_PORT_8197F) +#define BIT_CLEAR_FTM_PTT_PORT_8197F(x) ((x) & (~BITS_FTM_PTT_PORT_8197F)) +#define BIT_GET_FTM_PTT_PORT_8197F(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_PORT_8197F) & BIT_MASK_FTM_PTT_PORT_8197F) +#define BIT_SET_FTM_PTT_PORT_8197F(x, v) \ + (BIT_CLEAR_FTM_PTT_PORT_8197F(x) | BIT_FTM_PTT_PORT_8197F(v)) + +#define BIT_SHIFT_FTM_PTT_8197F 0 +#define BIT_MASK_FTM_PTT_8197F 0xffff +#define BIT_FTM_PTT_8197F(x) \ + (((x) & BIT_MASK_FTM_PTT_8197F) << BIT_SHIFT_FTM_PTT_8197F) +#define BITS_FTM_PTT_8197F (BIT_MASK_FTM_PTT_8197F << BIT_SHIFT_FTM_PTT_8197F) +#define BIT_CLEAR_FTM_PTT_8197F(x) ((x) & (~BITS_FTM_PTT_8197F)) +#define BIT_GET_FTM_PTT_8197F(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_8197F) & BIT_MASK_FTM_PTT_8197F) +#define BIT_SET_FTM_PTT_8197F(x, v) \ + (BIT_CLEAR_FTM_PTT_8197F(x) | BIT_FTM_PTT_8197F(v)) + +/* 2 REG_FTM_TSF_CNT_8197F */ + +#define BIT_SHIFT_FTM_TSF_R2T_8197F 16 +#define BIT_MASK_FTM_TSF_R2T_8197F 0xffff +#define BIT_FTM_TSF_R2T_8197F(x) \ + (((x) & BIT_MASK_FTM_TSF_R2T_8197F) << BIT_SHIFT_FTM_TSF_R2T_8197F) +#define BITS_FTM_TSF_R2T_8197F \ + (BIT_MASK_FTM_TSF_R2T_8197F << BIT_SHIFT_FTM_TSF_R2T_8197F) +#define BIT_CLEAR_FTM_TSF_R2T_8197F(x) ((x) & (~BITS_FTM_TSF_R2T_8197F)) +#define BIT_GET_FTM_TSF_R2T_8197F(x) \ + (((x) >> BIT_SHIFT_FTM_TSF_R2T_8197F) & BIT_MASK_FTM_TSF_R2T_8197F) +#define BIT_SET_FTM_TSF_R2T_8197F(x, v) \ + (BIT_CLEAR_FTM_TSF_R2T_8197F(x) | BIT_FTM_TSF_R2T_8197F(v)) + +#define BIT_SHIFT_FTM_TSF_T2R_8197F 0 +#define BIT_MASK_FTM_TSF_T2R_8197F 0xffff +#define BIT_FTM_TSF_T2R_8197F(x) \ + (((x) & BIT_MASK_FTM_TSF_T2R_8197F) << BIT_SHIFT_FTM_TSF_T2R_8197F) +#define BITS_FTM_TSF_T2R_8197F \ + (BIT_MASK_FTM_TSF_T2R_8197F << BIT_SHIFT_FTM_TSF_T2R_8197F) +#define BIT_CLEAR_FTM_TSF_T2R_8197F(x) ((x) & (~BITS_FTM_TSF_T2R_8197F)) +#define BIT_GET_FTM_TSF_T2R_8197F(x) \ + (((x) >> BIT_SHIFT_FTM_TSF_T2R_8197F) & BIT_MASK_FTM_TSF_T2R_8197F) +#define BIT_SET_FTM_TSF_T2R_8197F(x, v) \ + (BIT_CLEAR_FTM_TSF_T2R_8197F(x) | BIT_FTM_TSF_T2R_8197F(v)) + +/* 2 REG_BCN_CTRL_8197F */ +#define BIT_DIS_RX_BSSID_FIT_8197F BIT(6) +#define BIT_P0_EN_TXBCN_RPT_8197F BIT(5) +#define BIT_DIS_TSF_UDT_8197F BIT(4) +#define BIT_EN_BCN_FUNCTION_8197F BIT(3) +#define BIT_P0_EN_RXBCN_RPT_8197F BIT(2) +#define BIT_EN_P2P_CTWINDOW_8197F BIT(1) +#define BIT_EN_P2P_BCNQ_AREA_8197F BIT(0) + +/* 2 REG_BCN_CTRL_CLINT0_8197F */ +#define BIT_CLI0_DIS_RX_BSSID_FIT_8197F BIT(6) +#define BIT_CLI0_DIS_TSF_UDT_8197F BIT(4) +#define BIT_CLI0_EN_BCN_FUNCTION_8197F BIT(3) +#define BIT_CLI0_EN_RXBCN_RPT_8197F BIT(2) +#define BIT_CLI0_ENP2P_CTWINDOW_8197F BIT(1) +#define BIT_CLI0_ENP2P_BCNQ_AREA_8197F BIT(0) + +/* 2 REG_MBID_NUM_8197F */ +#define BIT_EN_PRE_DL_BEACON_8197F BIT(3) + +#define BIT_SHIFT_MBID_BCN_NUM_8197F 0 +#define BIT_MASK_MBID_BCN_NUM_8197F 0x7 +#define BIT_MBID_BCN_NUM_8197F(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM_8197F) << BIT_SHIFT_MBID_BCN_NUM_8197F) +#define BITS_MBID_BCN_NUM_8197F \ + (BIT_MASK_MBID_BCN_NUM_8197F << BIT_SHIFT_MBID_BCN_NUM_8197F) +#define BIT_CLEAR_MBID_BCN_NUM_8197F(x) ((x) & (~BITS_MBID_BCN_NUM_8197F)) +#define BIT_GET_MBID_BCN_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM_8197F) & BIT_MASK_MBID_BCN_NUM_8197F) +#define BIT_SET_MBID_BCN_NUM_8197F(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM_8197F(x) | BIT_MBID_BCN_NUM_8197F(v)) + +/* 2 REG_DUAL_TSF_RST_8197F */ +#define BIT_FREECNT_RST_8197F BIT(5) +#define BIT_TSFTR_CLI3_RST_8197F BIT(4) +#define BIT_TSFTR_CLI2_RST_8197F BIT(3) +#define BIT_TSFTR_CLI1_RST_8197F BIT(2) +#define BIT_TSFTR_CLI0_RST_8197F BIT(1) +#define BIT_TSFTR_RST_8197F BIT(0) + +/* 2 REG_MBSSID_BCN_SPACE_8197F */ + +#define BIT_SHIFT_BCN_TIMER_SEL_FWRD_8197F 28 +#define BIT_MASK_BCN_TIMER_SEL_FWRD_8197F 0x7 +#define BIT_BCN_TIMER_SEL_FWRD_8197F(x) \ + (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_8197F) \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8197F) +#define BITS_BCN_TIMER_SEL_FWRD_8197F \ + (BIT_MASK_BCN_TIMER_SEL_FWRD_8197F \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8197F) +#define BIT_CLEAR_BCN_TIMER_SEL_FWRD_8197F(x) \ + ((x) & (~BITS_BCN_TIMER_SEL_FWRD_8197F)) +#define BIT_GET_BCN_TIMER_SEL_FWRD_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_8197F) & \ + BIT_MASK_BCN_TIMER_SEL_FWRD_8197F) +#define BIT_SET_BCN_TIMER_SEL_FWRD_8197F(x, v) \ + (BIT_CLEAR_BCN_TIMER_SEL_FWRD_8197F(x) | \ + BIT_BCN_TIMER_SEL_FWRD_8197F(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT0_8197F 16 +#define BIT_MASK_BCN_SPACE_CLINT0_8197F 0xfff +#define BIT_BCN_SPACE_CLINT0_8197F(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT0_8197F) \ + << BIT_SHIFT_BCN_SPACE_CLINT0_8197F) +#define BITS_BCN_SPACE_CLINT0_8197F \ + (BIT_MASK_BCN_SPACE_CLINT0_8197F << BIT_SHIFT_BCN_SPACE_CLINT0_8197F) +#define BIT_CLEAR_BCN_SPACE_CLINT0_8197F(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT0_8197F)) +#define BIT_GET_BCN_SPACE_CLINT0_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0_8197F) & \ + BIT_MASK_BCN_SPACE_CLINT0_8197F) +#define BIT_SET_BCN_SPACE_CLINT0_8197F(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT0_8197F(x) | BIT_BCN_SPACE_CLINT0_8197F(v)) + +#define BIT_SHIFT_BCN_SPACE0_8197F 0 +#define BIT_MASK_BCN_SPACE0_8197F 0xffff +#define BIT_BCN_SPACE0_8197F(x) \ + (((x) & BIT_MASK_BCN_SPACE0_8197F) << BIT_SHIFT_BCN_SPACE0_8197F) +#define BITS_BCN_SPACE0_8197F \ + (BIT_MASK_BCN_SPACE0_8197F << BIT_SHIFT_BCN_SPACE0_8197F) +#define BIT_CLEAR_BCN_SPACE0_8197F(x) ((x) & (~BITS_BCN_SPACE0_8197F)) +#define BIT_GET_BCN_SPACE0_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE0_8197F) & BIT_MASK_BCN_SPACE0_8197F) +#define BIT_SET_BCN_SPACE0_8197F(x, v) \ + (BIT_CLEAR_BCN_SPACE0_8197F(x) | BIT_BCN_SPACE0_8197F(v)) + +/* 2 REG_DRVERLYINT_8197F */ + +#define BIT_SHIFT_DRVERLYITV_8197F 0 +#define BIT_MASK_DRVERLYITV_8197F 0xff +#define BIT_DRVERLYITV_8197F(x) \ + (((x) & BIT_MASK_DRVERLYITV_8197F) << BIT_SHIFT_DRVERLYITV_8197F) +#define BITS_DRVERLYITV_8197F \ + (BIT_MASK_DRVERLYITV_8197F << BIT_SHIFT_DRVERLYITV_8197F) +#define BIT_CLEAR_DRVERLYITV_8197F(x) ((x) & (~BITS_DRVERLYITV_8197F)) +#define BIT_GET_DRVERLYITV_8197F(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV_8197F) & BIT_MASK_DRVERLYITV_8197F) +#define BIT_SET_DRVERLYITV_8197F(x, v) \ + (BIT_CLEAR_DRVERLYITV_8197F(x) | BIT_DRVERLYITV_8197F(v)) + +/* 2 REG_BCNDMATIM_8197F */ + +#define BIT_SHIFT_BCNDMATIM_8197F 0 +#define BIT_MASK_BCNDMATIM_8197F 0xff +#define BIT_BCNDMATIM_8197F(x) \ + (((x) & BIT_MASK_BCNDMATIM_8197F) << BIT_SHIFT_BCNDMATIM_8197F) +#define BITS_BCNDMATIM_8197F \ + (BIT_MASK_BCNDMATIM_8197F << BIT_SHIFT_BCNDMATIM_8197F) +#define BIT_CLEAR_BCNDMATIM_8197F(x) ((x) & (~BITS_BCNDMATIM_8197F)) +#define BIT_GET_BCNDMATIM_8197F(x) \ + (((x) >> BIT_SHIFT_BCNDMATIM_8197F) & BIT_MASK_BCNDMATIM_8197F) +#define BIT_SET_BCNDMATIM_8197F(x, v) \ + (BIT_CLEAR_BCNDMATIM_8197F(x) | BIT_BCNDMATIM_8197F(v)) + +/* 2 REG_ATIMWND_8197F */ + +#define BIT_SHIFT_ATIMWND0_8197F 0 +#define BIT_MASK_ATIMWND0_8197F 0xffff +#define BIT_ATIMWND0_8197F(x) \ + (((x) & BIT_MASK_ATIMWND0_8197F) << BIT_SHIFT_ATIMWND0_8197F) +#define BITS_ATIMWND0_8197F \ + (BIT_MASK_ATIMWND0_8197F << BIT_SHIFT_ATIMWND0_8197F) +#define BIT_CLEAR_ATIMWND0_8197F(x) ((x) & (~BITS_ATIMWND0_8197F)) +#define BIT_GET_ATIMWND0_8197F(x) \ + (((x) >> BIT_SHIFT_ATIMWND0_8197F) & BIT_MASK_ATIMWND0_8197F) +#define BIT_SET_ATIMWND0_8197F(x, v) \ + (BIT_CLEAR_ATIMWND0_8197F(x) | BIT_ATIMWND0_8197F(v)) + +/* 2 REG_USTIME_TSF_8197F */ + +#define BIT_SHIFT_USTIME_TSF_V1_8197F 0 +#define BIT_MASK_USTIME_TSF_V1_8197F 0xff +#define BIT_USTIME_TSF_V1_8197F(x) \ + (((x) & BIT_MASK_USTIME_TSF_V1_8197F) << BIT_SHIFT_USTIME_TSF_V1_8197F) +#define BITS_USTIME_TSF_V1_8197F \ + (BIT_MASK_USTIME_TSF_V1_8197F << BIT_SHIFT_USTIME_TSF_V1_8197F) +#define BIT_CLEAR_USTIME_TSF_V1_8197F(x) ((x) & (~BITS_USTIME_TSF_V1_8197F)) +#define BIT_GET_USTIME_TSF_V1_8197F(x) \ + (((x) >> BIT_SHIFT_USTIME_TSF_V1_8197F) & BIT_MASK_USTIME_TSF_V1_8197F) +#define BIT_SET_USTIME_TSF_V1_8197F(x, v) \ + (BIT_CLEAR_USTIME_TSF_V1_8197F(x) | BIT_USTIME_TSF_V1_8197F(v)) + +/* 2 REG_BCN_MAX_ERR_8197F */ + +#define BIT_SHIFT_BCN_MAX_ERR_8197F 0 +#define BIT_MASK_BCN_MAX_ERR_8197F 0xff +#define BIT_BCN_MAX_ERR_8197F(x) \ + (((x) & BIT_MASK_BCN_MAX_ERR_8197F) << BIT_SHIFT_BCN_MAX_ERR_8197F) +#define BITS_BCN_MAX_ERR_8197F \ + (BIT_MASK_BCN_MAX_ERR_8197F << BIT_SHIFT_BCN_MAX_ERR_8197F) +#define BIT_CLEAR_BCN_MAX_ERR_8197F(x) ((x) & (~BITS_BCN_MAX_ERR_8197F)) +#define BIT_GET_BCN_MAX_ERR_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_MAX_ERR_8197F) & BIT_MASK_BCN_MAX_ERR_8197F) +#define BIT_SET_BCN_MAX_ERR_8197F(x, v) \ + (BIT_CLEAR_BCN_MAX_ERR_8197F(x) | BIT_BCN_MAX_ERR_8197F(v)) + +/* 2 REG_RXTSF_OFFSET_CCK_8197F */ + +#define BIT_SHIFT_CCK_RXTSF_OFFSET_8197F 0 +#define BIT_MASK_CCK_RXTSF_OFFSET_8197F 0xff +#define BIT_CCK_RXTSF_OFFSET_8197F(x) \ + (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8197F) \ + << BIT_SHIFT_CCK_RXTSF_OFFSET_8197F) +#define BITS_CCK_RXTSF_OFFSET_8197F \ + (BIT_MASK_CCK_RXTSF_OFFSET_8197F << BIT_SHIFT_CCK_RXTSF_OFFSET_8197F) +#define BIT_CLEAR_CCK_RXTSF_OFFSET_8197F(x) \ + ((x) & (~BITS_CCK_RXTSF_OFFSET_8197F)) +#define BIT_GET_CCK_RXTSF_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8197F) & \ + BIT_MASK_CCK_RXTSF_OFFSET_8197F) +#define BIT_SET_CCK_RXTSF_OFFSET_8197F(x, v) \ + (BIT_CLEAR_CCK_RXTSF_OFFSET_8197F(x) | BIT_CCK_RXTSF_OFFSET_8197F(v)) + +/* 2 REG_RXTSF_OFFSET_OFDM_8197F */ + +#define BIT_SHIFT_OFDM_RXTSF_OFFSET_8197F 0 +#define BIT_MASK_OFDM_RXTSF_OFFSET_8197F 0xff +#define BIT_OFDM_RXTSF_OFFSET_8197F(x) \ + (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8197F) \ + << BIT_SHIFT_OFDM_RXTSF_OFFSET_8197F) +#define BITS_OFDM_RXTSF_OFFSET_8197F \ + (BIT_MASK_OFDM_RXTSF_OFFSET_8197F << BIT_SHIFT_OFDM_RXTSF_OFFSET_8197F) +#define BIT_CLEAR_OFDM_RXTSF_OFFSET_8197F(x) \ + ((x) & (~BITS_OFDM_RXTSF_OFFSET_8197F)) +#define BIT_GET_OFDM_RXTSF_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8197F) & \ + BIT_MASK_OFDM_RXTSF_OFFSET_8197F) +#define BIT_SET_OFDM_RXTSF_OFFSET_8197F(x, v) \ + (BIT_CLEAR_OFDM_RXTSF_OFFSET_8197F(x) | BIT_OFDM_RXTSF_OFFSET_8197F(v)) + +/* 2 REG_TSFTR_8197F */ + +#define BIT_SHIFT_TSF_TIMER_8197F 0 +#define BIT_MASK_TSF_TIMER_8197F 0xffffffffffffffffL +#define BIT_TSF_TIMER_8197F(x) \ + (((x) & BIT_MASK_TSF_TIMER_8197F) << BIT_SHIFT_TSF_TIMER_8197F) +#define BITS_TSF_TIMER_8197F \ + (BIT_MASK_TSF_TIMER_8197F << BIT_SHIFT_TSF_TIMER_8197F) +#define BIT_CLEAR_TSF_TIMER_8197F(x) ((x) & (~BITS_TSF_TIMER_8197F)) +#define BIT_GET_TSF_TIMER_8197F(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_8197F) & BIT_MASK_TSF_TIMER_8197F) +#define BIT_SET_TSF_TIMER_8197F(x, v) \ + (BIT_CLEAR_TSF_TIMER_8197F(x) | BIT_TSF_TIMER_8197F(v)) + +/* 2 REG_FREERUN_CNT_8197F */ + +#define BIT_SHIFT_FREERUN_CNT_8197F 0 +#define BIT_MASK_FREERUN_CNT_8197F 0xffffffffffffffffL +#define BIT_FREERUN_CNT_8197F(x) \ + (((x) & BIT_MASK_FREERUN_CNT_8197F) << BIT_SHIFT_FREERUN_CNT_8197F) +#define BITS_FREERUN_CNT_8197F \ + (BIT_MASK_FREERUN_CNT_8197F << BIT_SHIFT_FREERUN_CNT_8197F) +#define BIT_CLEAR_FREERUN_CNT_8197F(x) ((x) & (~BITS_FREERUN_CNT_8197F)) +#define BIT_GET_FREERUN_CNT_8197F(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_8197F) & BIT_MASK_FREERUN_CNT_8197F) +#define BIT_SET_FREERUN_CNT_8197F(x, v) \ + (BIT_CLEAR_FREERUN_CNT_8197F(x) | BIT_FREERUN_CNT_8197F(v)) + +/* 2 REG_ATIMWND1_8197F */ + +#define BIT_SHIFT_ATIMWND1_V1_8197F 0 +#define BIT_MASK_ATIMWND1_V1_8197F 0xff +#define BIT_ATIMWND1_V1_8197F(x) \ + (((x) & BIT_MASK_ATIMWND1_V1_8197F) << BIT_SHIFT_ATIMWND1_V1_8197F) +#define BITS_ATIMWND1_V1_8197F \ + (BIT_MASK_ATIMWND1_V1_8197F << BIT_SHIFT_ATIMWND1_V1_8197F) +#define BIT_CLEAR_ATIMWND1_V1_8197F(x) ((x) & (~BITS_ATIMWND1_V1_8197F)) +#define BIT_GET_ATIMWND1_V1_8197F(x) \ + (((x) >> BIT_SHIFT_ATIMWND1_V1_8197F) & BIT_MASK_ATIMWND1_V1_8197F) +#define BIT_SET_ATIMWND1_V1_8197F(x, v) \ + (BIT_CLEAR_ATIMWND1_V1_8197F(x) | BIT_ATIMWND1_V1_8197F(v)) + +/* 2 REG_TBTT_PROHIBIT_INFRA_8197F */ + +#define BIT_SHIFT_TBTT_PROHIBIT_INFRA_8197F 0 +#define BIT_MASK_TBTT_PROHIBIT_INFRA_8197F 0xff +#define BIT_TBTT_PROHIBIT_INFRA_8197F(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA_8197F) \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8197F) +#define BITS_TBTT_PROHIBIT_INFRA_8197F \ + (BIT_MASK_TBTT_PROHIBIT_INFRA_8197F \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8197F) +#define BIT_CLEAR_TBTT_PROHIBIT_INFRA_8197F(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_INFRA_8197F)) +#define BIT_GET_TBTT_PROHIBIT_INFRA_8197F(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA_8197F) & \ + BIT_MASK_TBTT_PROHIBIT_INFRA_8197F) +#define BIT_SET_TBTT_PROHIBIT_INFRA_8197F(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_INFRA_8197F(x) | \ + BIT_TBTT_PROHIBIT_INFRA_8197F(v)) + +/* 2 REG_CTWND_8197F */ + +#define BIT_SHIFT_CTWND_8197F 0 +#define BIT_MASK_CTWND_8197F 0xff +#define BIT_CTWND_8197F(x) \ + (((x) & BIT_MASK_CTWND_8197F) << BIT_SHIFT_CTWND_8197F) +#define BITS_CTWND_8197F (BIT_MASK_CTWND_8197F << BIT_SHIFT_CTWND_8197F) +#define BIT_CLEAR_CTWND_8197F(x) ((x) & (~BITS_CTWND_8197F)) +#define BIT_GET_CTWND_8197F(x) \ + (((x) >> BIT_SHIFT_CTWND_8197F) & BIT_MASK_CTWND_8197F) +#define BIT_SET_CTWND_8197F(x, v) \ + (BIT_CLEAR_CTWND_8197F(x) | BIT_CTWND_8197F(v)) + +/* 2 REG_BCNIVLCUNT_8197F */ + +#define BIT_SHIFT_BCNIVLCUNT_8197F 0 +#define BIT_MASK_BCNIVLCUNT_8197F 0x7f +#define BIT_BCNIVLCUNT_8197F(x) \ + (((x) & BIT_MASK_BCNIVLCUNT_8197F) << BIT_SHIFT_BCNIVLCUNT_8197F) +#define BITS_BCNIVLCUNT_8197F \ + (BIT_MASK_BCNIVLCUNT_8197F << BIT_SHIFT_BCNIVLCUNT_8197F) +#define BIT_CLEAR_BCNIVLCUNT_8197F(x) ((x) & (~BITS_BCNIVLCUNT_8197F)) +#define BIT_GET_BCNIVLCUNT_8197F(x) \ + (((x) >> BIT_SHIFT_BCNIVLCUNT_8197F) & BIT_MASK_BCNIVLCUNT_8197F) +#define BIT_SET_BCNIVLCUNT_8197F(x, v) \ + (BIT_CLEAR_BCNIVLCUNT_8197F(x) | BIT_BCNIVLCUNT_8197F(v)) + +/* 2 REG_BCNDROPCTRL_8197F */ +#define BIT_BEACON_DROP_EN_8197F BIT(7) + +#define BIT_SHIFT_BEACON_DROP_IVL_8197F 0 +#define BIT_MASK_BEACON_DROP_IVL_8197F 0x7f +#define BIT_BEACON_DROP_IVL_8197F(x) \ + (((x) & BIT_MASK_BEACON_DROP_IVL_8197F) \ + << BIT_SHIFT_BEACON_DROP_IVL_8197F) +#define BITS_BEACON_DROP_IVL_8197F \ + (BIT_MASK_BEACON_DROP_IVL_8197F << BIT_SHIFT_BEACON_DROP_IVL_8197F) +#define BIT_CLEAR_BEACON_DROP_IVL_8197F(x) ((x) & (~BITS_BEACON_DROP_IVL_8197F)) +#define BIT_GET_BEACON_DROP_IVL_8197F(x) \ + (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8197F) & \ + BIT_MASK_BEACON_DROP_IVL_8197F) +#define BIT_SET_BEACON_DROP_IVL_8197F(x, v) \ + (BIT_CLEAR_BEACON_DROP_IVL_8197F(x) | BIT_BEACON_DROP_IVL_8197F(v)) + +/* 2 REG_HGQ_TIMEOUT_PERIOD_8197F */ + +#define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8197F 0 +#define BIT_MASK_HGQ_TIMEOUT_PERIOD_8197F 0xff +#define BIT_HGQ_TIMEOUT_PERIOD_8197F(x) \ + (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8197F) \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8197F) +#define BITS_HGQ_TIMEOUT_PERIOD_8197F \ + (BIT_MASK_HGQ_TIMEOUT_PERIOD_8197F \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8197F) +#define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8197F(x) \ + ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8197F)) +#define BIT_GET_HGQ_TIMEOUT_PERIOD_8197F(x) \ + (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8197F) & \ + BIT_MASK_HGQ_TIMEOUT_PERIOD_8197F) +#define BIT_SET_HGQ_TIMEOUT_PERIOD_8197F(x, v) \ + (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8197F(x) | \ + BIT_HGQ_TIMEOUT_PERIOD_8197F(v)) + +/* 2 REG_TXCMD_TIMEOUT_PERIOD_8197F */ + +#define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8197F 0 +#define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8197F 0xff +#define BIT_TXCMD_TIMEOUT_PERIOD_8197F(x) \ + (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8197F) \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8197F) +#define BITS_TXCMD_TIMEOUT_PERIOD_8197F \ + (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8197F \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8197F) +#define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8197F(x) \ + ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8197F)) +#define BIT_GET_TXCMD_TIMEOUT_PERIOD_8197F(x) \ + (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8197F) & \ + BIT_MASK_TXCMD_TIMEOUT_PERIOD_8197F) +#define BIT_SET_TXCMD_TIMEOUT_PERIOD_8197F(x, v) \ + (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8197F(x) | \ + BIT_TXCMD_TIMEOUT_PERIOD_8197F(v)) + +/* 2 REG_MISC_CTRL_8197F */ +#define BIT_DIS_MARK_TSF_US_8197F BIT(7) +#define BIT_EN_TSFAUTO_SYNC_8197F BIT(6) +#define BIT_DIS_TRX_CAL_BCN_8197F BIT(5) +#define BIT_DIS_TX_CAL_TBTT_8197F BIT(4) +#define BIT_EN_FREECNT_8197F BIT(3) +#define BIT_BCN_AGGRESSION_8197F BIT(2) + +#define BIT_SHIFT_DIS_SECONDARY_CCA_8197F 0 +#define BIT_MASK_DIS_SECONDARY_CCA_8197F 0x3 +#define BIT_DIS_SECONDARY_CCA_8197F(x) \ + (((x) & BIT_MASK_DIS_SECONDARY_CCA_8197F) \ + << BIT_SHIFT_DIS_SECONDARY_CCA_8197F) +#define BITS_DIS_SECONDARY_CCA_8197F \ + (BIT_MASK_DIS_SECONDARY_CCA_8197F << BIT_SHIFT_DIS_SECONDARY_CCA_8197F) +#define BIT_CLEAR_DIS_SECONDARY_CCA_8197F(x) \ + ((x) & (~BITS_DIS_SECONDARY_CCA_8197F)) +#define BIT_GET_DIS_SECONDARY_CCA_8197F(x) \ + (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA_8197F) & \ + BIT_MASK_DIS_SECONDARY_CCA_8197F) +#define BIT_SET_DIS_SECONDARY_CCA_8197F(x, v) \ + (BIT_CLEAR_DIS_SECONDARY_CCA_8197F(x) | BIT_DIS_SECONDARY_CCA_8197F(v)) + +/* 2 REG_BCN_CTRL_CLINT1_8197F */ +#define BIT_CLI1_DIS_RX_BSSID_FIT_8197F BIT(6) +#define BIT_CLI1_DIS_TSF_UDT_8197F BIT(4) +#define BIT_CLI1_EN_BCN_FUNCTION_8197F BIT(3) +#define BIT_CLI1_EN_RXBCN_RPT_8197F BIT(2) +#define BIT_CLI1_ENP2P_CTWINDOW_8197F BIT(1) +#define BIT_CLI1_ENP2P_BCNQ_AREA_8197F BIT(0) + +/* 2 REG_BCN_CTRL_CLINT2_8197F */ +#define BIT_CLI2_DIS_RX_BSSID_FIT_8197F BIT(6) +#define BIT_CLI2_DIS_TSF_UDT_8197F BIT(4) +#define BIT_CLI2_EN_BCN_FUNCTION_8197F BIT(3) +#define BIT_CLI2_EN_RXBCN_RPT_8197F BIT(2) +#define BIT_CLI2_ENP2P_CTWINDOW_8197F BIT(1) +#define BIT_CLI2_ENP2P_BCNQ_AREA_8197F BIT(0) + +/* 2 REG_BCN_CTRL_CLINT3_8197F */ +#define BIT_CLI3_DIS_RX_BSSID_FIT_8197F BIT(6) +#define BIT_CLI3_DIS_TSF_UDT_8197F BIT(4) +#define BIT_CLI3_EN_BCN_FUNCTION_8197F BIT(3) +#define BIT_CLI3_EN_RXBCN_RPT_8197F BIT(2) +#define BIT_CLI3_ENP2P_CTWINDOW_8197F BIT(1) +#define BIT_CLI3_ENP2P_BCNQ_AREA_8197F BIT(0) + +/* 2 REG_EXTEND_CTRL_8197F */ +#define BIT_EN_TSFBIT32_RST_P2P2_8197F BIT(5) +#define BIT_EN_TSFBIT32_RST_P2P1_8197F BIT(4) + +#define BIT_SHIFT_PORT_SEL_8197F 0 +#define BIT_MASK_PORT_SEL_8197F 0x7 +#define BIT_PORT_SEL_8197F(x) \ + (((x) & BIT_MASK_PORT_SEL_8197F) << BIT_SHIFT_PORT_SEL_8197F) +#define BITS_PORT_SEL_8197F \ + (BIT_MASK_PORT_SEL_8197F << BIT_SHIFT_PORT_SEL_8197F) +#define BIT_CLEAR_PORT_SEL_8197F(x) ((x) & (~BITS_PORT_SEL_8197F)) +#define BIT_GET_PORT_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_PORT_SEL_8197F) & BIT_MASK_PORT_SEL_8197F) +#define BIT_SET_PORT_SEL_8197F(x, v) \ + (BIT_CLEAR_PORT_SEL_8197F(x) | BIT_PORT_SEL_8197F(v)) + +/* 2 REG_P2PPS1_SPEC_STATE_8197F */ +#define BIT_P2P1_SPEC_POWER_STATE_8197F BIT(7) +#define BIT_P2P1_SPEC_CTWINDOW_ON_8197F BIT(6) +#define BIT_P2P1_SPEC_BCN_AREA_ON_8197F BIT(5) +#define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX_8197F BIT(4) +#define BIT_P2P1_SPEC_NOA1_OFF_PERIOD_8197F BIT(3) +#define BIT_P2P1_SPEC_FORCE_DOZE1_8197F BIT(2) +#define BIT_P2P1_SPEC_NOA0_OFF_PERIOD_8197F BIT(1) +#define BIT_P2P1_SPEC_FORCE_DOZE0_8197F BIT(0) + +/* 2 REG_P2PPS1_STATE_8197F */ +#define BIT_P2P1_POWER_STATE_8197F BIT(7) +#define BIT_P2P1_CTWINDOW_ON_8197F BIT(6) +#define BIT_P2P1_BEACON_AREA_ON_8197F BIT(5) +#define BIT_P2P1_CTWIN_EARLY_DISTX_8197F BIT(4) +#define BIT_P2P1_NOA1_OFF_PERIOD_8197F BIT(3) +#define BIT_P2P1_FORCE_DOZE1_8197F BIT(2) +#define BIT_P2P1_NOA0_OFF_PERIOD_8197F BIT(1) +#define BIT_P2P1_FORCE_DOZE0_8197F BIT(0) + +/* 2 REG_P2PPS2_SPEC_STATE_8197F */ +#define BIT_P2P2_SPEC_POWER_STATE_8197F BIT(7) +#define BIT_P2P2_SPEC_CTWINDOW_ON_8197F BIT(6) +#define BIT_P2P2_SPEC_BCN_AREA_ON_8197F BIT(5) +#define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX_8197F BIT(4) +#define BIT_P2P2_SPEC_NOA1_OFF_PERIOD_8197F BIT(3) +#define BIT_P2P2_SPEC_FORCE_DOZE1_8197F BIT(2) +#define BIT_P2P2_SPEC_NOA0_OFF_PERIOD_8197F BIT(1) +#define BIT_P2P2_SPEC_FORCE_DOZE0_8197F BIT(0) + +/* 2 REG_P2PPS2_STATE_8197F */ +#define BIT_P2P2_POWER_STATE_8197F BIT(7) +#define BIT_P2P2_CTWINDOW_ON_8197F BIT(6) +#define BIT_P2P2_BEACON_AREA_ON_8197F BIT(5) +#define BIT_P2P2_CTWIN_EARLY_DISTX_8197F BIT(4) +#define BIT_P2P2_NOA1_OFF_PERIOD_8197F BIT(3) +#define BIT_P2P2_FORCE_DOZE1_8197F BIT(2) +#define BIT_P2P2_NOA0_OFF_PERIOD_8197F BIT(1) +#define BIT_P2P2_FORCE_DOZE0_8197F BIT(0) + +/* 2 REG_PS_TIMER0_8197F */ + +#define BIT_SHIFT_PSTIMER0_INT_8197F 5 +#define BIT_MASK_PSTIMER0_INT_8197F 0x7ffffff +#define BIT_PSTIMER0_INT_8197F(x) \ + (((x) & BIT_MASK_PSTIMER0_INT_8197F) << BIT_SHIFT_PSTIMER0_INT_8197F) +#define BITS_PSTIMER0_INT_8197F \ + (BIT_MASK_PSTIMER0_INT_8197F << BIT_SHIFT_PSTIMER0_INT_8197F) +#define BIT_CLEAR_PSTIMER0_INT_8197F(x) ((x) & (~BITS_PSTIMER0_INT_8197F)) +#define BIT_GET_PSTIMER0_INT_8197F(x) \ + (((x) >> BIT_SHIFT_PSTIMER0_INT_8197F) & BIT_MASK_PSTIMER0_INT_8197F) +#define BIT_SET_PSTIMER0_INT_8197F(x, v) \ + (BIT_CLEAR_PSTIMER0_INT_8197F(x) | BIT_PSTIMER0_INT_8197F(v)) + +/* 2 REG_PS_TIMER1_8197F */ + +#define BIT_SHIFT_PSTIMER1_INT_8197F 5 +#define BIT_MASK_PSTIMER1_INT_8197F 0x7ffffff +#define BIT_PSTIMER1_INT_8197F(x) \ + (((x) & BIT_MASK_PSTIMER1_INT_8197F) << BIT_SHIFT_PSTIMER1_INT_8197F) +#define BITS_PSTIMER1_INT_8197F \ + (BIT_MASK_PSTIMER1_INT_8197F << BIT_SHIFT_PSTIMER1_INT_8197F) +#define BIT_CLEAR_PSTIMER1_INT_8197F(x) ((x) & (~BITS_PSTIMER1_INT_8197F)) +#define BIT_GET_PSTIMER1_INT_8197F(x) \ + (((x) >> BIT_SHIFT_PSTIMER1_INT_8197F) & BIT_MASK_PSTIMER1_INT_8197F) +#define BIT_SET_PSTIMER1_INT_8197F(x, v) \ + (BIT_CLEAR_PSTIMER1_INT_8197F(x) | BIT_PSTIMER1_INT_8197F(v)) + +/* 2 REG_PS_TIMER2_8197F */ + +#define BIT_SHIFT_PSTIMER2_INT_8197F 5 +#define BIT_MASK_PSTIMER2_INT_8197F 0x7ffffff +#define BIT_PSTIMER2_INT_8197F(x) \ + (((x) & BIT_MASK_PSTIMER2_INT_8197F) << BIT_SHIFT_PSTIMER2_INT_8197F) +#define BITS_PSTIMER2_INT_8197F \ + (BIT_MASK_PSTIMER2_INT_8197F << BIT_SHIFT_PSTIMER2_INT_8197F) +#define BIT_CLEAR_PSTIMER2_INT_8197F(x) ((x) & (~BITS_PSTIMER2_INT_8197F)) +#define BIT_GET_PSTIMER2_INT_8197F(x) \ + (((x) >> BIT_SHIFT_PSTIMER2_INT_8197F) & BIT_MASK_PSTIMER2_INT_8197F) +#define BIT_SET_PSTIMER2_INT_8197F(x, v) \ + (BIT_CLEAR_PSTIMER2_INT_8197F(x) | BIT_PSTIMER2_INT_8197F(v)) + +/* 2 REG_TBTT_CTN_AREA_8197F */ + +#define BIT_SHIFT_TBTT_CTN_AREA_8197F 0 +#define BIT_MASK_TBTT_CTN_AREA_8197F 0xff +#define BIT_TBTT_CTN_AREA_8197F(x) \ + (((x) & BIT_MASK_TBTT_CTN_AREA_8197F) << BIT_SHIFT_TBTT_CTN_AREA_8197F) +#define BITS_TBTT_CTN_AREA_8197F \ + (BIT_MASK_TBTT_CTN_AREA_8197F << BIT_SHIFT_TBTT_CTN_AREA_8197F) +#define BIT_CLEAR_TBTT_CTN_AREA_8197F(x) ((x) & (~BITS_TBTT_CTN_AREA_8197F)) +#define BIT_GET_TBTT_CTN_AREA_8197F(x) \ + (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8197F) & BIT_MASK_TBTT_CTN_AREA_8197F) +#define BIT_SET_TBTT_CTN_AREA_8197F(x, v) \ + (BIT_CLEAR_TBTT_CTN_AREA_8197F(x) | BIT_TBTT_CTN_AREA_8197F(v)) + +/* 2 REG_FORCE_BCN_IFS_8197F */ + +#define BIT_SHIFT_FORCE_BCN_IFS_8197F 0 +#define BIT_MASK_FORCE_BCN_IFS_8197F 0xff +#define BIT_FORCE_BCN_IFS_8197F(x) \ + (((x) & BIT_MASK_FORCE_BCN_IFS_8197F) << BIT_SHIFT_FORCE_BCN_IFS_8197F) +#define BITS_FORCE_BCN_IFS_8197F \ + (BIT_MASK_FORCE_BCN_IFS_8197F << BIT_SHIFT_FORCE_BCN_IFS_8197F) +#define BIT_CLEAR_FORCE_BCN_IFS_8197F(x) ((x) & (~BITS_FORCE_BCN_IFS_8197F)) +#define BIT_GET_FORCE_BCN_IFS_8197F(x) \ + (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8197F) & BIT_MASK_FORCE_BCN_IFS_8197F) +#define BIT_SET_FORCE_BCN_IFS_8197F(x, v) \ + (BIT_CLEAR_FORCE_BCN_IFS_8197F(x) | BIT_FORCE_BCN_IFS_8197F(v)) + +/* 2 REG_TXOP_MIN_8197F */ +#define BIT_NAV_BLK_HGQ_8197F BIT(15) +#define BIT_NAV_BLK_MGQ_8197F BIT(14) + +#define BIT_SHIFT_TXOP_MIN_8197F 0 +#define BIT_MASK_TXOP_MIN_8197F 0x3fff +#define BIT_TXOP_MIN_8197F(x) \ + (((x) & BIT_MASK_TXOP_MIN_8197F) << BIT_SHIFT_TXOP_MIN_8197F) +#define BITS_TXOP_MIN_8197F \ + (BIT_MASK_TXOP_MIN_8197F << BIT_SHIFT_TXOP_MIN_8197F) +#define BIT_CLEAR_TXOP_MIN_8197F(x) ((x) & (~BITS_TXOP_MIN_8197F)) +#define BIT_GET_TXOP_MIN_8197F(x) \ + (((x) >> BIT_SHIFT_TXOP_MIN_8197F) & BIT_MASK_TXOP_MIN_8197F) +#define BIT_SET_TXOP_MIN_8197F(x, v) \ + (BIT_CLEAR_TXOP_MIN_8197F(x) | BIT_TXOP_MIN_8197F(v)) + +/* 2 REG_PRE_BKF_TIME_8197F */ + +#define BIT_SHIFT_PRE_BKF_TIME_8197F 0 +#define BIT_MASK_PRE_BKF_TIME_8197F 0xff +#define BIT_PRE_BKF_TIME_8197F(x) \ + (((x) & BIT_MASK_PRE_BKF_TIME_8197F) << BIT_SHIFT_PRE_BKF_TIME_8197F) +#define BITS_PRE_BKF_TIME_8197F \ + (BIT_MASK_PRE_BKF_TIME_8197F << BIT_SHIFT_PRE_BKF_TIME_8197F) +#define BIT_CLEAR_PRE_BKF_TIME_8197F(x) ((x) & (~BITS_PRE_BKF_TIME_8197F)) +#define BIT_GET_PRE_BKF_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_PRE_BKF_TIME_8197F) & BIT_MASK_PRE_BKF_TIME_8197F) +#define BIT_SET_PRE_BKF_TIME_8197F(x, v) \ + (BIT_CLEAR_PRE_BKF_TIME_8197F(x) | BIT_PRE_BKF_TIME_8197F(v)) + +/* 2 REG_CROSS_TXOP_CTRL_8197F */ +#define BIT_DTIM_BYPASS_8197F BIT(2) +#define BIT_RTS_NAV_TXOP_8197F BIT(1) +#define BIT_NOT_CROSS_TXOP_8197F BIT(0) + +/* 2 REG_TBTT_INT_SHIFT_CLI0_8197F */ +#define BIT_TBTT_INT_SHIFT_DIR_CLI0_8197F BIT(7) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI0_8197F 0 +#define BIT_MASK_TBTT_INT_SHIFT_CLI0_8197F 0x7f +#define BIT_TBTT_INT_SHIFT_CLI0_8197F(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI0_8197F) \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI0_8197F) +#define BITS_TBTT_INT_SHIFT_CLI0_8197F \ + (BIT_MASK_TBTT_INT_SHIFT_CLI0_8197F \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI0_8197F) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI0_8197F(x) \ + ((x) & (~BITS_TBTT_INT_SHIFT_CLI0_8197F)) +#define BIT_GET_TBTT_INT_SHIFT_CLI0_8197F(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI0_8197F) & \ + BIT_MASK_TBTT_INT_SHIFT_CLI0_8197F) +#define BIT_SET_TBTT_INT_SHIFT_CLI0_8197F(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI0_8197F(x) | \ + BIT_TBTT_INT_SHIFT_CLI0_8197F(v)) + +/* 2 REG_TBTT_INT_SHIFT_CLI1_8197F */ +#define BIT_TBTT_INT_SHIFT_DIR_CLI1_8197F BIT(7) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI1_8197F 0 +#define BIT_MASK_TBTT_INT_SHIFT_CLI1_8197F 0x7f +#define BIT_TBTT_INT_SHIFT_CLI1_8197F(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI1_8197F) \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI1_8197F) +#define BITS_TBTT_INT_SHIFT_CLI1_8197F \ + (BIT_MASK_TBTT_INT_SHIFT_CLI1_8197F \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI1_8197F) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI1_8197F(x) \ + ((x) & (~BITS_TBTT_INT_SHIFT_CLI1_8197F)) +#define BIT_GET_TBTT_INT_SHIFT_CLI1_8197F(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI1_8197F) & \ + BIT_MASK_TBTT_INT_SHIFT_CLI1_8197F) +#define BIT_SET_TBTT_INT_SHIFT_CLI1_8197F(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI1_8197F(x) | \ + BIT_TBTT_INT_SHIFT_CLI1_8197F(v)) + +/* 2 REG_TBTT_INT_SHIFT_CLI2_8197F */ +#define BIT_TBTT_INT_SHIFT_DIR_CLI2_8197F BIT(7) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI2_8197F 0 +#define BIT_MASK_TBTT_INT_SHIFT_CLI2_8197F 0x7f +#define BIT_TBTT_INT_SHIFT_CLI2_8197F(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI2_8197F) \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI2_8197F) +#define BITS_TBTT_INT_SHIFT_CLI2_8197F \ + (BIT_MASK_TBTT_INT_SHIFT_CLI2_8197F \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI2_8197F) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI2_8197F(x) \ + ((x) & (~BITS_TBTT_INT_SHIFT_CLI2_8197F)) +#define BIT_GET_TBTT_INT_SHIFT_CLI2_8197F(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI2_8197F) & \ + BIT_MASK_TBTT_INT_SHIFT_CLI2_8197F) +#define BIT_SET_TBTT_INT_SHIFT_CLI2_8197F(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI2_8197F(x) | \ + BIT_TBTT_INT_SHIFT_CLI2_8197F(v)) + +/* 2 REG_TBTT_INT_SHIFT_CLI3_8197F */ +#define BIT_TBTT_INT_SHIFT_DIR_CLI3_8197F BIT(7) + +#define BIT_SHIFT_TBTT_INT_SHIFT_CLI3_8197F 0 +#define BIT_MASK_TBTT_INT_SHIFT_CLI3_8197F 0x7f +#define BIT_TBTT_INT_SHIFT_CLI3_8197F(x) \ + (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI3_8197F) \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI3_8197F) +#define BITS_TBTT_INT_SHIFT_CLI3_8197F \ + (BIT_MASK_TBTT_INT_SHIFT_CLI3_8197F \ + << BIT_SHIFT_TBTT_INT_SHIFT_CLI3_8197F) +#define BIT_CLEAR_TBTT_INT_SHIFT_CLI3_8197F(x) \ + ((x) & (~BITS_TBTT_INT_SHIFT_CLI3_8197F)) +#define BIT_GET_TBTT_INT_SHIFT_CLI3_8197F(x) \ + (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI3_8197F) & \ + BIT_MASK_TBTT_INT_SHIFT_CLI3_8197F) +#define BIT_SET_TBTT_INT_SHIFT_CLI3_8197F(x, v) \ + (BIT_CLEAR_TBTT_INT_SHIFT_CLI3_8197F(x) | \ + BIT_TBTT_INT_SHIFT_CLI3_8197F(v)) + +/* 2 REG_TBTT_INT_SHIFT_ENABLE_8197F */ +#define BIT_EN_TBTT_RTY_8197F BIT(1) +#define BIT_TBTT_INT_SHIFT_ENABLE_8197F BIT(0) + +/* 2 REG_ATIMWND2_8197F */ + +#define BIT_SHIFT_ATIMWND2_8197F 0 +#define BIT_MASK_ATIMWND2_8197F 0xff +#define BIT_ATIMWND2_8197F(x) \ + (((x) & BIT_MASK_ATIMWND2_8197F) << BIT_SHIFT_ATIMWND2_8197F) +#define BITS_ATIMWND2_8197F \ + (BIT_MASK_ATIMWND2_8197F << BIT_SHIFT_ATIMWND2_8197F) +#define BIT_CLEAR_ATIMWND2_8197F(x) ((x) & (~BITS_ATIMWND2_8197F)) +#define BIT_GET_ATIMWND2_8197F(x) \ + (((x) >> BIT_SHIFT_ATIMWND2_8197F) & BIT_MASK_ATIMWND2_8197F) +#define BIT_SET_ATIMWND2_8197F(x, v) \ + (BIT_CLEAR_ATIMWND2_8197F(x) | BIT_ATIMWND2_8197F(v)) + +/* 2 REG_ATIMWND3_8197F */ + +#define BIT_SHIFT_ATIMWND3_8197F 0 +#define BIT_MASK_ATIMWND3_8197F 0xff +#define BIT_ATIMWND3_8197F(x) \ + (((x) & BIT_MASK_ATIMWND3_8197F) << BIT_SHIFT_ATIMWND3_8197F) +#define BITS_ATIMWND3_8197F \ + (BIT_MASK_ATIMWND3_8197F << BIT_SHIFT_ATIMWND3_8197F) +#define BIT_CLEAR_ATIMWND3_8197F(x) ((x) & (~BITS_ATIMWND3_8197F)) +#define BIT_GET_ATIMWND3_8197F(x) \ + (((x) >> BIT_SHIFT_ATIMWND3_8197F) & BIT_MASK_ATIMWND3_8197F) +#define BIT_SET_ATIMWND3_8197F(x, v) \ + (BIT_CLEAR_ATIMWND3_8197F(x) | BIT_ATIMWND3_8197F(v)) + +/* 2 REG_ATIMWND4_8197F */ + +#define BIT_SHIFT_ATIMWND4_8197F 0 +#define BIT_MASK_ATIMWND4_8197F 0xff +#define BIT_ATIMWND4_8197F(x) \ + (((x) & BIT_MASK_ATIMWND4_8197F) << BIT_SHIFT_ATIMWND4_8197F) +#define BITS_ATIMWND4_8197F \ + (BIT_MASK_ATIMWND4_8197F << BIT_SHIFT_ATIMWND4_8197F) +#define BIT_CLEAR_ATIMWND4_8197F(x) ((x) & (~BITS_ATIMWND4_8197F)) +#define BIT_GET_ATIMWND4_8197F(x) \ + (((x) >> BIT_SHIFT_ATIMWND4_8197F) & BIT_MASK_ATIMWND4_8197F) +#define BIT_SET_ATIMWND4_8197F(x, v) \ + (BIT_CLEAR_ATIMWND4_8197F(x) | BIT_ATIMWND4_8197F(v)) + +/* 2 REG_ATIMWND5_8197F */ + +#define BIT_SHIFT_ATIMWND5_8197F 0 +#define BIT_MASK_ATIMWND5_8197F 0xff +#define BIT_ATIMWND5_8197F(x) \ + (((x) & BIT_MASK_ATIMWND5_8197F) << BIT_SHIFT_ATIMWND5_8197F) +#define BITS_ATIMWND5_8197F \ + (BIT_MASK_ATIMWND5_8197F << BIT_SHIFT_ATIMWND5_8197F) +#define BIT_CLEAR_ATIMWND5_8197F(x) ((x) & (~BITS_ATIMWND5_8197F)) +#define BIT_GET_ATIMWND5_8197F(x) \ + (((x) >> BIT_SHIFT_ATIMWND5_8197F) & BIT_MASK_ATIMWND5_8197F) +#define BIT_SET_ATIMWND5_8197F(x, v) \ + (BIT_CLEAR_ATIMWND5_8197F(x) | BIT_ATIMWND5_8197F(v)) + +/* 2 REG_ATIMWND6_8197F */ + +#define BIT_SHIFT_ATIMWND6_8197F 0 +#define BIT_MASK_ATIMWND6_8197F 0xff +#define BIT_ATIMWND6_8197F(x) \ + (((x) & BIT_MASK_ATIMWND6_8197F) << BIT_SHIFT_ATIMWND6_8197F) +#define BITS_ATIMWND6_8197F \ + (BIT_MASK_ATIMWND6_8197F << BIT_SHIFT_ATIMWND6_8197F) +#define BIT_CLEAR_ATIMWND6_8197F(x) ((x) & (~BITS_ATIMWND6_8197F)) +#define BIT_GET_ATIMWND6_8197F(x) \ + (((x) >> BIT_SHIFT_ATIMWND6_8197F) & BIT_MASK_ATIMWND6_8197F) +#define BIT_SET_ATIMWND6_8197F(x, v) \ + (BIT_CLEAR_ATIMWND6_8197F(x) | BIT_ATIMWND6_8197F(v)) + +/* 2 REG_ATIMWND7_8197F */ + +#define BIT_SHIFT_ATIMWND7_8197F 0 +#define BIT_MASK_ATIMWND7_8197F 0xff +#define BIT_ATIMWND7_8197F(x) \ + (((x) & BIT_MASK_ATIMWND7_8197F) << BIT_SHIFT_ATIMWND7_8197F) +#define BITS_ATIMWND7_8197F \ + (BIT_MASK_ATIMWND7_8197F << BIT_SHIFT_ATIMWND7_8197F) +#define BIT_CLEAR_ATIMWND7_8197F(x) ((x) & (~BITS_ATIMWND7_8197F)) +#define BIT_GET_ATIMWND7_8197F(x) \ + (((x) >> BIT_SHIFT_ATIMWND7_8197F) & BIT_MASK_ATIMWND7_8197F) +#define BIT_SET_ATIMWND7_8197F(x, v) \ + (BIT_CLEAR_ATIMWND7_8197F(x) | BIT_ATIMWND7_8197F(v)) + +/* 2 REG_ATIMUGT_8197F */ + +#define BIT_SHIFT_ATIM_URGENT_8197F 0 +#define BIT_MASK_ATIM_URGENT_8197F 0xff +#define BIT_ATIM_URGENT_8197F(x) \ + (((x) & BIT_MASK_ATIM_URGENT_8197F) << BIT_SHIFT_ATIM_URGENT_8197F) +#define BITS_ATIM_URGENT_8197F \ + (BIT_MASK_ATIM_URGENT_8197F << BIT_SHIFT_ATIM_URGENT_8197F) +#define BIT_CLEAR_ATIM_URGENT_8197F(x) ((x) & (~BITS_ATIM_URGENT_8197F)) +#define BIT_GET_ATIM_URGENT_8197F(x) \ + (((x) >> BIT_SHIFT_ATIM_URGENT_8197F) & BIT_MASK_ATIM_URGENT_8197F) +#define BIT_SET_ATIM_URGENT_8197F(x, v) \ + (BIT_CLEAR_ATIM_URGENT_8197F(x) | BIT_ATIM_URGENT_8197F(v)) + +/* 2 REG_HIQ_NO_LMT_EN_8197F */ +#define BIT_HIQ_NO_LMT_EN_VAP7_8197F BIT(7) +#define BIT_HIQ_NO_LMT_EN_VAP6_8197F BIT(6) +#define BIT_HIQ_NO_LMT_EN_VAP5_8197F BIT(5) +#define BIT_HIQ_NO_LMT_EN_VAP4_8197F BIT(4) +#define BIT_HIQ_NO_LMT_EN_VAP3_8197F BIT(3) +#define BIT_HIQ_NO_LMT_EN_VAP2_8197F BIT(2) +#define BIT_HIQ_NO_LMT_EN_VAP1_8197F BIT(1) +#define BIT_HIQ_NO_LMT_EN_ROOT_8197F BIT(0) + +/* 2 REG_DTIM_COUNTER_ROOT_8197F */ + +#define BIT_SHIFT_DTIM_COUNT_ROOT_8197F 0 +#define BIT_MASK_DTIM_COUNT_ROOT_8197F 0xff +#define BIT_DTIM_COUNT_ROOT_8197F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_ROOT_8197F) \ + << BIT_SHIFT_DTIM_COUNT_ROOT_8197F) +#define BITS_DTIM_COUNT_ROOT_8197F \ + (BIT_MASK_DTIM_COUNT_ROOT_8197F << BIT_SHIFT_DTIM_COUNT_ROOT_8197F) +#define BIT_CLEAR_DTIM_COUNT_ROOT_8197F(x) ((x) & (~BITS_DTIM_COUNT_ROOT_8197F)) +#define BIT_GET_DTIM_COUNT_ROOT_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT_8197F) & \ + BIT_MASK_DTIM_COUNT_ROOT_8197F) +#define BIT_SET_DTIM_COUNT_ROOT_8197F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_ROOT_8197F(x) | BIT_DTIM_COUNT_ROOT_8197F(v)) + +/* 2 REG_DTIM_COUNTER_VAP1_8197F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP1_8197F 0 +#define BIT_MASK_DTIM_COUNT_VAP1_8197F 0xff +#define BIT_DTIM_COUNT_VAP1_8197F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP1_8197F) \ + << BIT_SHIFT_DTIM_COUNT_VAP1_8197F) +#define BITS_DTIM_COUNT_VAP1_8197F \ + (BIT_MASK_DTIM_COUNT_VAP1_8197F << BIT_SHIFT_DTIM_COUNT_VAP1_8197F) +#define BIT_CLEAR_DTIM_COUNT_VAP1_8197F(x) ((x) & (~BITS_DTIM_COUNT_VAP1_8197F)) +#define BIT_GET_DTIM_COUNT_VAP1_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1_8197F) & \ + BIT_MASK_DTIM_COUNT_VAP1_8197F) +#define BIT_SET_DTIM_COUNT_VAP1_8197F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP1_8197F(x) | BIT_DTIM_COUNT_VAP1_8197F(v)) + +/* 2 REG_DTIM_COUNTER_VAP2_8197F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP2_8197F 0 +#define BIT_MASK_DTIM_COUNT_VAP2_8197F 0xff +#define BIT_DTIM_COUNT_VAP2_8197F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP2_8197F) \ + << BIT_SHIFT_DTIM_COUNT_VAP2_8197F) +#define BITS_DTIM_COUNT_VAP2_8197F \ + (BIT_MASK_DTIM_COUNT_VAP2_8197F << BIT_SHIFT_DTIM_COUNT_VAP2_8197F) +#define BIT_CLEAR_DTIM_COUNT_VAP2_8197F(x) ((x) & (~BITS_DTIM_COUNT_VAP2_8197F)) +#define BIT_GET_DTIM_COUNT_VAP2_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2_8197F) & \ + BIT_MASK_DTIM_COUNT_VAP2_8197F) +#define BIT_SET_DTIM_COUNT_VAP2_8197F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP2_8197F(x) | BIT_DTIM_COUNT_VAP2_8197F(v)) + +/* 2 REG_DTIM_COUNTER_VAP3_8197F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP3_8197F 0 +#define BIT_MASK_DTIM_COUNT_VAP3_8197F 0xff +#define BIT_DTIM_COUNT_VAP3_8197F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP3_8197F) \ + << BIT_SHIFT_DTIM_COUNT_VAP3_8197F) +#define BITS_DTIM_COUNT_VAP3_8197F \ + (BIT_MASK_DTIM_COUNT_VAP3_8197F << BIT_SHIFT_DTIM_COUNT_VAP3_8197F) +#define BIT_CLEAR_DTIM_COUNT_VAP3_8197F(x) ((x) & (~BITS_DTIM_COUNT_VAP3_8197F)) +#define BIT_GET_DTIM_COUNT_VAP3_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3_8197F) & \ + BIT_MASK_DTIM_COUNT_VAP3_8197F) +#define BIT_SET_DTIM_COUNT_VAP3_8197F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP3_8197F(x) | BIT_DTIM_COUNT_VAP3_8197F(v)) + +/* 2 REG_DTIM_COUNTER_VAP4_8197F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP4_8197F 0 +#define BIT_MASK_DTIM_COUNT_VAP4_8197F 0xff +#define BIT_DTIM_COUNT_VAP4_8197F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP4_8197F) \ + << BIT_SHIFT_DTIM_COUNT_VAP4_8197F) +#define BITS_DTIM_COUNT_VAP4_8197F \ + (BIT_MASK_DTIM_COUNT_VAP4_8197F << BIT_SHIFT_DTIM_COUNT_VAP4_8197F) +#define BIT_CLEAR_DTIM_COUNT_VAP4_8197F(x) ((x) & (~BITS_DTIM_COUNT_VAP4_8197F)) +#define BIT_GET_DTIM_COUNT_VAP4_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4_8197F) & \ + BIT_MASK_DTIM_COUNT_VAP4_8197F) +#define BIT_SET_DTIM_COUNT_VAP4_8197F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP4_8197F(x) | BIT_DTIM_COUNT_VAP4_8197F(v)) + +/* 2 REG_DTIM_COUNTER_VAP5_8197F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP5_8197F 0 +#define BIT_MASK_DTIM_COUNT_VAP5_8197F 0xff +#define BIT_DTIM_COUNT_VAP5_8197F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP5_8197F) \ + << BIT_SHIFT_DTIM_COUNT_VAP5_8197F) +#define BITS_DTIM_COUNT_VAP5_8197F \ + (BIT_MASK_DTIM_COUNT_VAP5_8197F << BIT_SHIFT_DTIM_COUNT_VAP5_8197F) +#define BIT_CLEAR_DTIM_COUNT_VAP5_8197F(x) ((x) & (~BITS_DTIM_COUNT_VAP5_8197F)) +#define BIT_GET_DTIM_COUNT_VAP5_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5_8197F) & \ + BIT_MASK_DTIM_COUNT_VAP5_8197F) +#define BIT_SET_DTIM_COUNT_VAP5_8197F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP5_8197F(x) | BIT_DTIM_COUNT_VAP5_8197F(v)) + +/* 2 REG_DTIM_COUNTER_VAP6_8197F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP6_8197F 0 +#define BIT_MASK_DTIM_COUNT_VAP6_8197F 0xff +#define BIT_DTIM_COUNT_VAP6_8197F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP6_8197F) \ + << BIT_SHIFT_DTIM_COUNT_VAP6_8197F) +#define BITS_DTIM_COUNT_VAP6_8197F \ + (BIT_MASK_DTIM_COUNT_VAP6_8197F << BIT_SHIFT_DTIM_COUNT_VAP6_8197F) +#define BIT_CLEAR_DTIM_COUNT_VAP6_8197F(x) ((x) & (~BITS_DTIM_COUNT_VAP6_8197F)) +#define BIT_GET_DTIM_COUNT_VAP6_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6_8197F) & \ + BIT_MASK_DTIM_COUNT_VAP6_8197F) +#define BIT_SET_DTIM_COUNT_VAP6_8197F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP6_8197F(x) | BIT_DTIM_COUNT_VAP6_8197F(v)) + +/* 2 REG_DTIM_COUNTER_VAP7_8197F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP7_8197F 0 +#define BIT_MASK_DTIM_COUNT_VAP7_8197F 0xff +#define BIT_DTIM_COUNT_VAP7_8197F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP7_8197F) \ + << BIT_SHIFT_DTIM_COUNT_VAP7_8197F) +#define BITS_DTIM_COUNT_VAP7_8197F \ + (BIT_MASK_DTIM_COUNT_VAP7_8197F << BIT_SHIFT_DTIM_COUNT_VAP7_8197F) +#define BIT_CLEAR_DTIM_COUNT_VAP7_8197F(x) ((x) & (~BITS_DTIM_COUNT_VAP7_8197F)) +#define BIT_GET_DTIM_COUNT_VAP7_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7_8197F) & \ + BIT_MASK_DTIM_COUNT_VAP7_8197F) +#define BIT_SET_DTIM_COUNT_VAP7_8197F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP7_8197F(x) | BIT_DTIM_COUNT_VAP7_8197F(v)) + +/* 2 REG_DIS_ATIM_8197F */ +#define BIT_DIS_ATIM_VAP7_8197F BIT(7) +#define BIT_DIS_ATIM_VAP6_8197F BIT(6) +#define BIT_DIS_ATIM_VAP5_8197F BIT(5) +#define BIT_DIS_ATIM_VAP4_8197F BIT(4) +#define BIT_DIS_ATIM_VAP3_8197F BIT(3) +#define BIT_DIS_ATIM_VAP2_8197F BIT(2) +#define BIT_DIS_ATIM_VAP1_8197F BIT(1) +#define BIT_DIS_ATIM_ROOT_8197F BIT(0) + +/* 2 REG_EARLY_128US_8197F */ + +#define BIT_SHIFT_TSFT_SEL_TIMER1_8197F 3 +#define BIT_MASK_TSFT_SEL_TIMER1_8197F 0x7 +#define BIT_TSFT_SEL_TIMER1_8197F(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER1_8197F) \ + << BIT_SHIFT_TSFT_SEL_TIMER1_8197F) +#define BITS_TSFT_SEL_TIMER1_8197F \ + (BIT_MASK_TSFT_SEL_TIMER1_8197F << BIT_SHIFT_TSFT_SEL_TIMER1_8197F) +#define BIT_CLEAR_TSFT_SEL_TIMER1_8197F(x) ((x) & (~BITS_TSFT_SEL_TIMER1_8197F)) +#define BIT_GET_TSFT_SEL_TIMER1_8197F(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1_8197F) & \ + BIT_MASK_TSFT_SEL_TIMER1_8197F) +#define BIT_SET_TSFT_SEL_TIMER1_8197F(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER1_8197F(x) | BIT_TSFT_SEL_TIMER1_8197F(v)) + +#define BIT_SHIFT_EARLY_128US_8197F 0 +#define BIT_MASK_EARLY_128US_8197F 0x7 +#define BIT_EARLY_128US_8197F(x) \ + (((x) & BIT_MASK_EARLY_128US_8197F) << BIT_SHIFT_EARLY_128US_8197F) +#define BITS_EARLY_128US_8197F \ + (BIT_MASK_EARLY_128US_8197F << BIT_SHIFT_EARLY_128US_8197F) +#define BIT_CLEAR_EARLY_128US_8197F(x) ((x) & (~BITS_EARLY_128US_8197F)) +#define BIT_GET_EARLY_128US_8197F(x) \ + (((x) >> BIT_SHIFT_EARLY_128US_8197F) & BIT_MASK_EARLY_128US_8197F) +#define BIT_SET_EARLY_128US_8197F(x, v) \ + (BIT_CLEAR_EARLY_128US_8197F(x) | BIT_EARLY_128US_8197F(v)) + +/* 2 REG_P2PPS1_CTRL_8197F */ +#define BIT_P2P1_CTW_ALLSTASLEEP_8197F BIT(7) +#define BIT_P2P1_OFF_DISTX_EN_8197F BIT(6) +#define BIT_P2P1_PWR_MGT_EN_8197F BIT(5) +#define BIT_P2P1_NOA1_EN_8197F BIT(2) +#define BIT_P2P1_NOA0_EN_8197F BIT(1) + +/* 2 REG_P2PPS2_CTRL_8197F */ +#define BIT_P2P2_CTW_ALLSTASLEEP_8197F BIT(7) +#define BIT_P2P2_OFF_DISTX_EN_8197F BIT(6) +#define BIT_P2P2_PWR_MGT_EN_8197F BIT(5) +#define BIT_P2P2_NOA1_EN_8197F BIT(2) +#define BIT_P2P2_NOA0_EN_8197F BIT(1) + +/* 2 REG_TIMER0_SRC_SEL_8197F */ + +#define BIT_SHIFT_SYNC_CLI_SEL_8197F 4 +#define BIT_MASK_SYNC_CLI_SEL_8197F 0x7 +#define BIT_SYNC_CLI_SEL_8197F(x) \ + (((x) & BIT_MASK_SYNC_CLI_SEL_8197F) << BIT_SHIFT_SYNC_CLI_SEL_8197F) +#define BITS_SYNC_CLI_SEL_8197F \ + (BIT_MASK_SYNC_CLI_SEL_8197F << BIT_SHIFT_SYNC_CLI_SEL_8197F) +#define BIT_CLEAR_SYNC_CLI_SEL_8197F(x) ((x) & (~BITS_SYNC_CLI_SEL_8197F)) +#define BIT_GET_SYNC_CLI_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_SYNC_CLI_SEL_8197F) & BIT_MASK_SYNC_CLI_SEL_8197F) +#define BIT_SET_SYNC_CLI_SEL_8197F(x, v) \ + (BIT_CLEAR_SYNC_CLI_SEL_8197F(x) | BIT_SYNC_CLI_SEL_8197F(v)) + +#define BIT_SHIFT_TSFT_SEL_TIMER0_8197F 0 +#define BIT_MASK_TSFT_SEL_TIMER0_8197F 0x7 +#define BIT_TSFT_SEL_TIMER0_8197F(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER0_8197F) \ + << BIT_SHIFT_TSFT_SEL_TIMER0_8197F) +#define BITS_TSFT_SEL_TIMER0_8197F \ + (BIT_MASK_TSFT_SEL_TIMER0_8197F << BIT_SHIFT_TSFT_SEL_TIMER0_8197F) +#define BIT_CLEAR_TSFT_SEL_TIMER0_8197F(x) ((x) & (~BITS_TSFT_SEL_TIMER0_8197F)) +#define BIT_GET_TSFT_SEL_TIMER0_8197F(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0_8197F) & \ + BIT_MASK_TSFT_SEL_TIMER0_8197F) +#define BIT_SET_TSFT_SEL_TIMER0_8197F(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER0_8197F(x) | BIT_TSFT_SEL_TIMER0_8197F(v)) + +/* 2 REG_NOA_UNIT_SEL_8197F */ + +#define BIT_SHIFT_NOA_UNIT2_SEL_8197F 8 +#define BIT_MASK_NOA_UNIT2_SEL_8197F 0x7 +#define BIT_NOA_UNIT2_SEL_8197F(x) \ + (((x) & BIT_MASK_NOA_UNIT2_SEL_8197F) << BIT_SHIFT_NOA_UNIT2_SEL_8197F) +#define BITS_NOA_UNIT2_SEL_8197F \ + (BIT_MASK_NOA_UNIT2_SEL_8197F << BIT_SHIFT_NOA_UNIT2_SEL_8197F) +#define BIT_CLEAR_NOA_UNIT2_SEL_8197F(x) ((x) & (~BITS_NOA_UNIT2_SEL_8197F)) +#define BIT_GET_NOA_UNIT2_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_8197F) & BIT_MASK_NOA_UNIT2_SEL_8197F) +#define BIT_SET_NOA_UNIT2_SEL_8197F(x, v) \ + (BIT_CLEAR_NOA_UNIT2_SEL_8197F(x) | BIT_NOA_UNIT2_SEL_8197F(v)) + +#define BIT_SHIFT_NOA_UNIT1_SEL_8197F 4 +#define BIT_MASK_NOA_UNIT1_SEL_8197F 0x7 +#define BIT_NOA_UNIT1_SEL_8197F(x) \ + (((x) & BIT_MASK_NOA_UNIT1_SEL_8197F) << BIT_SHIFT_NOA_UNIT1_SEL_8197F) +#define BITS_NOA_UNIT1_SEL_8197F \ + (BIT_MASK_NOA_UNIT1_SEL_8197F << BIT_SHIFT_NOA_UNIT1_SEL_8197F) +#define BIT_CLEAR_NOA_UNIT1_SEL_8197F(x) ((x) & (~BITS_NOA_UNIT1_SEL_8197F)) +#define BIT_GET_NOA_UNIT1_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_8197F) & BIT_MASK_NOA_UNIT1_SEL_8197F) +#define BIT_SET_NOA_UNIT1_SEL_8197F(x, v) \ + (BIT_CLEAR_NOA_UNIT1_SEL_8197F(x) | BIT_NOA_UNIT1_SEL_8197F(v)) + +#define BIT_SHIFT_NOA_UNIT0_SEL_8197F 0 +#define BIT_MASK_NOA_UNIT0_SEL_8197F 0x7 +#define BIT_NOA_UNIT0_SEL_8197F(x) \ + (((x) & BIT_MASK_NOA_UNIT0_SEL_8197F) << BIT_SHIFT_NOA_UNIT0_SEL_8197F) +#define BITS_NOA_UNIT0_SEL_8197F \ + (BIT_MASK_NOA_UNIT0_SEL_8197F << BIT_SHIFT_NOA_UNIT0_SEL_8197F) +#define BIT_CLEAR_NOA_UNIT0_SEL_8197F(x) ((x) & (~BITS_NOA_UNIT0_SEL_8197F)) +#define BIT_GET_NOA_UNIT0_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_8197F) & BIT_MASK_NOA_UNIT0_SEL_8197F) +#define BIT_SET_NOA_UNIT0_SEL_8197F(x, v) \ + (BIT_CLEAR_NOA_UNIT0_SEL_8197F(x) | BIT_NOA_UNIT0_SEL_8197F(v)) + +/* 2 REG_P2POFF_DIS_TXTIME_8197F */ + +#define BIT_SHIFT_P2POFF_DIS_TXTIME_8197F 0 +#define BIT_MASK_P2POFF_DIS_TXTIME_8197F 0xff +#define BIT_P2POFF_DIS_TXTIME_8197F(x) \ + (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8197F) \ + << BIT_SHIFT_P2POFF_DIS_TXTIME_8197F) +#define BITS_P2POFF_DIS_TXTIME_8197F \ + (BIT_MASK_P2POFF_DIS_TXTIME_8197F << BIT_SHIFT_P2POFF_DIS_TXTIME_8197F) +#define BIT_CLEAR_P2POFF_DIS_TXTIME_8197F(x) \ + ((x) & (~BITS_P2POFF_DIS_TXTIME_8197F)) +#define BIT_GET_P2POFF_DIS_TXTIME_8197F(x) \ + (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8197F) & \ + BIT_MASK_P2POFF_DIS_TXTIME_8197F) +#define BIT_SET_P2POFF_DIS_TXTIME_8197F(x, v) \ + (BIT_CLEAR_P2POFF_DIS_TXTIME_8197F(x) | BIT_P2POFF_DIS_TXTIME_8197F(v)) + +/* 2 REG_MBSSID_BCN_SPACE2_8197F */ + +#define BIT_SHIFT_BCN_SPACE_CLINT2_8197F 16 +#define BIT_MASK_BCN_SPACE_CLINT2_8197F 0xfff +#define BIT_BCN_SPACE_CLINT2_8197F(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT2_8197F) \ + << BIT_SHIFT_BCN_SPACE_CLINT2_8197F) +#define BITS_BCN_SPACE_CLINT2_8197F \ + (BIT_MASK_BCN_SPACE_CLINT2_8197F << BIT_SHIFT_BCN_SPACE_CLINT2_8197F) +#define BIT_CLEAR_BCN_SPACE_CLINT2_8197F(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT2_8197F)) +#define BIT_GET_BCN_SPACE_CLINT2_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2_8197F) & \ + BIT_MASK_BCN_SPACE_CLINT2_8197F) +#define BIT_SET_BCN_SPACE_CLINT2_8197F(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT2_8197F(x) | BIT_BCN_SPACE_CLINT2_8197F(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT1_8197F 0 +#define BIT_MASK_BCN_SPACE_CLINT1_8197F 0xfff +#define BIT_BCN_SPACE_CLINT1_8197F(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT1_8197F) \ + << BIT_SHIFT_BCN_SPACE_CLINT1_8197F) +#define BITS_BCN_SPACE_CLINT1_8197F \ + (BIT_MASK_BCN_SPACE_CLINT1_8197F << BIT_SHIFT_BCN_SPACE_CLINT1_8197F) +#define BIT_CLEAR_BCN_SPACE_CLINT1_8197F(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT1_8197F)) +#define BIT_GET_BCN_SPACE_CLINT1_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1_8197F) & \ + BIT_MASK_BCN_SPACE_CLINT1_8197F) +#define BIT_SET_BCN_SPACE_CLINT1_8197F(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT1_8197F(x) | BIT_BCN_SPACE_CLINT1_8197F(v)) + +/* 2 REG_MBSSID_BCN_SPACE3_8197F */ + +#define BIT_SHIFT_SUB_BCN_SPACE_8197F 16 +#define BIT_MASK_SUB_BCN_SPACE_8197F 0xff +#define BIT_SUB_BCN_SPACE_8197F(x) \ + (((x) & BIT_MASK_SUB_BCN_SPACE_8197F) << BIT_SHIFT_SUB_BCN_SPACE_8197F) +#define BITS_SUB_BCN_SPACE_8197F \ + (BIT_MASK_SUB_BCN_SPACE_8197F << BIT_SHIFT_SUB_BCN_SPACE_8197F) +#define BIT_CLEAR_SUB_BCN_SPACE_8197F(x) ((x) & (~BITS_SUB_BCN_SPACE_8197F)) +#define BIT_GET_SUB_BCN_SPACE_8197F(x) \ + (((x) >> BIT_SHIFT_SUB_BCN_SPACE_8197F) & BIT_MASK_SUB_BCN_SPACE_8197F) +#define BIT_SET_SUB_BCN_SPACE_8197F(x, v) \ + (BIT_CLEAR_SUB_BCN_SPACE_8197F(x) | BIT_SUB_BCN_SPACE_8197F(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT3_8197F 0 +#define BIT_MASK_BCN_SPACE_CLINT3_8197F 0xfff +#define BIT_BCN_SPACE_CLINT3_8197F(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT3_8197F) \ + << BIT_SHIFT_BCN_SPACE_CLINT3_8197F) +#define BITS_BCN_SPACE_CLINT3_8197F \ + (BIT_MASK_BCN_SPACE_CLINT3_8197F << BIT_SHIFT_BCN_SPACE_CLINT3_8197F) +#define BIT_CLEAR_BCN_SPACE_CLINT3_8197F(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT3_8197F)) +#define BIT_GET_BCN_SPACE_CLINT3_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3_8197F) & \ + BIT_MASK_BCN_SPACE_CLINT3_8197F) +#define BIT_SET_BCN_SPACE_CLINT3_8197F(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT3_8197F(x) | BIT_BCN_SPACE_CLINT3_8197F(v)) + +/* 2 REG_ACMHWCTRL_8197F */ +#define BIT_BEQ_ACM_STATUS_8197F BIT(7) +#define BIT_VIQ_ACM_STATUS_8197F BIT(6) +#define BIT_VOQ_ACM_STATUS_8197F BIT(5) +#define BIT_BEQ_ACM_EN_8197F BIT(3) +#define BIT_VIQ_ACM_EN_8197F BIT(2) +#define BIT_VOQ_ACM_EN_8197F BIT(1) +#define BIT_ACMHWEN_8197F BIT(0) + +/* 2 REG_ACMRSTCTRL_8197F */ +#define BIT_BE_ACM_RESET_USED_TIME_8197F BIT(2) +#define BIT_VI_ACM_RESET_USED_TIME_8197F BIT(1) +#define BIT_VO_ACM_RESET_USED_TIME_8197F BIT(0) + +/* 2 REG_ACMAVG_8197F */ + +#define BIT_SHIFT_AVGPERIOD_8197F 0 +#define BIT_MASK_AVGPERIOD_8197F 0xffff +#define BIT_AVGPERIOD_8197F(x) \ + (((x) & BIT_MASK_AVGPERIOD_8197F) << BIT_SHIFT_AVGPERIOD_8197F) +#define BITS_AVGPERIOD_8197F \ + (BIT_MASK_AVGPERIOD_8197F << BIT_SHIFT_AVGPERIOD_8197F) +#define BIT_CLEAR_AVGPERIOD_8197F(x) ((x) & (~BITS_AVGPERIOD_8197F)) +#define BIT_GET_AVGPERIOD_8197F(x) \ + (((x) >> BIT_SHIFT_AVGPERIOD_8197F) & BIT_MASK_AVGPERIOD_8197F) +#define BIT_SET_AVGPERIOD_8197F(x, v) \ + (BIT_CLEAR_AVGPERIOD_8197F(x) | BIT_AVGPERIOD_8197F(v)) + +/* 2 REG_VO_ADMTIME_8197F */ + +#define BIT_SHIFT_VO_ADMITTED_TIME_8197F 0 +#define BIT_MASK_VO_ADMITTED_TIME_8197F 0xffff +#define BIT_VO_ADMITTED_TIME_8197F(x) \ + (((x) & BIT_MASK_VO_ADMITTED_TIME_8197F) \ + << BIT_SHIFT_VO_ADMITTED_TIME_8197F) +#define BITS_VO_ADMITTED_TIME_8197F \ + (BIT_MASK_VO_ADMITTED_TIME_8197F << BIT_SHIFT_VO_ADMITTED_TIME_8197F) +#define BIT_CLEAR_VO_ADMITTED_TIME_8197F(x) \ + ((x) & (~BITS_VO_ADMITTED_TIME_8197F)) +#define BIT_GET_VO_ADMITTED_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8197F) & \ + BIT_MASK_VO_ADMITTED_TIME_8197F) +#define BIT_SET_VO_ADMITTED_TIME_8197F(x, v) \ + (BIT_CLEAR_VO_ADMITTED_TIME_8197F(x) | BIT_VO_ADMITTED_TIME_8197F(v)) + +/* 2 REG_VI_ADMTIME_8197F */ + +#define BIT_SHIFT_VI_ADMITTED_TIME_8197F 0 +#define BIT_MASK_VI_ADMITTED_TIME_8197F 0xffff +#define BIT_VI_ADMITTED_TIME_8197F(x) \ + (((x) & BIT_MASK_VI_ADMITTED_TIME_8197F) \ + << BIT_SHIFT_VI_ADMITTED_TIME_8197F) +#define BITS_VI_ADMITTED_TIME_8197F \ + (BIT_MASK_VI_ADMITTED_TIME_8197F << BIT_SHIFT_VI_ADMITTED_TIME_8197F) +#define BIT_CLEAR_VI_ADMITTED_TIME_8197F(x) \ + ((x) & (~BITS_VI_ADMITTED_TIME_8197F)) +#define BIT_GET_VI_ADMITTED_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8197F) & \ + BIT_MASK_VI_ADMITTED_TIME_8197F) +#define BIT_SET_VI_ADMITTED_TIME_8197F(x, v) \ + (BIT_CLEAR_VI_ADMITTED_TIME_8197F(x) | BIT_VI_ADMITTED_TIME_8197F(v)) + +/* 2 REG_BE_ADMTIME_8197F */ + +#define BIT_SHIFT_BE_ADMITTED_TIME_8197F 0 +#define BIT_MASK_BE_ADMITTED_TIME_8197F 0xffff +#define BIT_BE_ADMITTED_TIME_8197F(x) \ + (((x) & BIT_MASK_BE_ADMITTED_TIME_8197F) \ + << BIT_SHIFT_BE_ADMITTED_TIME_8197F) +#define BITS_BE_ADMITTED_TIME_8197F \ + (BIT_MASK_BE_ADMITTED_TIME_8197F << BIT_SHIFT_BE_ADMITTED_TIME_8197F) +#define BIT_CLEAR_BE_ADMITTED_TIME_8197F(x) \ + ((x) & (~BITS_BE_ADMITTED_TIME_8197F)) +#define BIT_GET_BE_ADMITTED_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8197F) & \ + BIT_MASK_BE_ADMITTED_TIME_8197F) +#define BIT_SET_BE_ADMITTED_TIME_8197F(x, v) \ + (BIT_CLEAR_BE_ADMITTED_TIME_8197F(x) | BIT_BE_ADMITTED_TIME_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_CHANGE_POW_BCN_AREA_8197F BIT(9) + +/* 2 REG_EDCA_RANDOM_GEN_8197F */ + +#define BIT_SHIFT_RANDOM_GEN_8197F 0 +#define BIT_MASK_RANDOM_GEN_8197F 0xffffff +#define BIT_RANDOM_GEN_8197F(x) \ + (((x) & BIT_MASK_RANDOM_GEN_8197F) << BIT_SHIFT_RANDOM_GEN_8197F) +#define BITS_RANDOM_GEN_8197F \ + (BIT_MASK_RANDOM_GEN_8197F << BIT_SHIFT_RANDOM_GEN_8197F) +#define BIT_CLEAR_RANDOM_GEN_8197F(x) ((x) & (~BITS_RANDOM_GEN_8197F)) +#define BIT_GET_RANDOM_GEN_8197F(x) \ + (((x) >> BIT_SHIFT_RANDOM_GEN_8197F) & BIT_MASK_RANDOM_GEN_8197F) +#define BIT_SET_RANDOM_GEN_8197F(x, v) \ + (BIT_CLEAR_RANDOM_GEN_8197F(x) | BIT_RANDOM_GEN_8197F(v)) + +/* 2 REG_TXCMD_NOA_SEL_8197F */ + +#define BIT_SHIFT_NOA_SEL_V2_8197F 4 +#define BIT_MASK_NOA_SEL_V2_8197F 0x7 +#define BIT_NOA_SEL_V2_8197F(x) \ + (((x) & BIT_MASK_NOA_SEL_V2_8197F) << BIT_SHIFT_NOA_SEL_V2_8197F) +#define BITS_NOA_SEL_V2_8197F \ + (BIT_MASK_NOA_SEL_V2_8197F << BIT_SHIFT_NOA_SEL_V2_8197F) +#define BIT_CLEAR_NOA_SEL_V2_8197F(x) ((x) & (~BITS_NOA_SEL_V2_8197F)) +#define BIT_GET_NOA_SEL_V2_8197F(x) \ + (((x) >> BIT_SHIFT_NOA_SEL_V2_8197F) & BIT_MASK_NOA_SEL_V2_8197F) +#define BIT_SET_NOA_SEL_V2_8197F(x, v) \ + (BIT_CLEAR_NOA_SEL_V2_8197F(x) | BIT_NOA_SEL_V2_8197F(v)) + +#define BIT_SHIFT_TXCMD_SEG_SEL_8197F 0 +#define BIT_MASK_TXCMD_SEG_SEL_8197F 0xf +#define BIT_TXCMD_SEG_SEL_8197F(x) \ + (((x) & BIT_MASK_TXCMD_SEG_SEL_8197F) << BIT_SHIFT_TXCMD_SEG_SEL_8197F) +#define BITS_TXCMD_SEG_SEL_8197F \ + (BIT_MASK_TXCMD_SEG_SEL_8197F << BIT_SHIFT_TXCMD_SEG_SEL_8197F) +#define BIT_CLEAR_TXCMD_SEG_SEL_8197F(x) ((x) & (~BITS_TXCMD_SEG_SEL_8197F)) +#define BIT_GET_TXCMD_SEG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8197F) & BIT_MASK_TXCMD_SEG_SEL_8197F) +#define BIT_SET_TXCMD_SEG_SEL_8197F(x, v) \ + (BIT_CLEAR_TXCMD_SEG_SEL_8197F(x) | BIT_TXCMD_SEG_SEL_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_BCNERR_CNT_EN_8197F BIT(20) + +#define BIT_SHIFT_BCNERR_PORT_SEL_8197F 16 +#define BIT_MASK_BCNERR_PORT_SEL_8197F 0x7 +#define BIT_BCNERR_PORT_SEL_8197F(x) \ + (((x) & BIT_MASK_BCNERR_PORT_SEL_8197F) \ + << BIT_SHIFT_BCNERR_PORT_SEL_8197F) +#define BITS_BCNERR_PORT_SEL_8197F \ + (BIT_MASK_BCNERR_PORT_SEL_8197F << BIT_SHIFT_BCNERR_PORT_SEL_8197F) +#define BIT_CLEAR_BCNERR_PORT_SEL_8197F(x) ((x) & (~BITS_BCNERR_PORT_SEL_8197F)) +#define BIT_GET_BCNERR_PORT_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_BCNERR_PORT_SEL_8197F) & \ + BIT_MASK_BCNERR_PORT_SEL_8197F) +#define BIT_SET_BCNERR_PORT_SEL_8197F(x, v) \ + (BIT_CLEAR_BCNERR_PORT_SEL_8197F(x) | BIT_BCNERR_PORT_SEL_8197F(v)) + +#define BIT_SHIFT_TXPAUSE1_8197F 8 +#define BIT_MASK_TXPAUSE1_8197F 0xff +#define BIT_TXPAUSE1_8197F(x) \ + (((x) & BIT_MASK_TXPAUSE1_8197F) << BIT_SHIFT_TXPAUSE1_8197F) +#define BITS_TXPAUSE1_8197F \ + (BIT_MASK_TXPAUSE1_8197F << BIT_SHIFT_TXPAUSE1_8197F) +#define BIT_CLEAR_TXPAUSE1_8197F(x) ((x) & (~BITS_TXPAUSE1_8197F)) +#define BIT_GET_TXPAUSE1_8197F(x) \ + (((x) >> BIT_SHIFT_TXPAUSE1_8197F) & BIT_MASK_TXPAUSE1_8197F) +#define BIT_SET_TXPAUSE1_8197F(x, v) \ + (BIT_CLEAR_TXPAUSE1_8197F(x) | BIT_TXPAUSE1_8197F(v)) + +#define BIT_SHIFT_BW_CFG_8197F 0 +#define BIT_MASK_BW_CFG_8197F 0x3 +#define BIT_BW_CFG_8197F(x) \ + (((x) & BIT_MASK_BW_CFG_8197F) << BIT_SHIFT_BW_CFG_8197F) +#define BITS_BW_CFG_8197F (BIT_MASK_BW_CFG_8197F << BIT_SHIFT_BW_CFG_8197F) +#define BIT_CLEAR_BW_CFG_8197F(x) ((x) & (~BITS_BW_CFG_8197F)) +#define BIT_GET_BW_CFG_8197F(x) \ + (((x) >> BIT_SHIFT_BW_CFG_8197F) & BIT_MASK_BW_CFG_8197F) +#define BIT_SET_BW_CFG_8197F(x, v) \ + (BIT_CLEAR_BW_CFG_8197F(x) | BIT_BW_CFG_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_RXBCN_TIMER_8197F 16 +#define BIT_MASK_RXBCN_TIMER_8197F 0xffff +#define BIT_RXBCN_TIMER_8197F(x) \ + (((x) & BIT_MASK_RXBCN_TIMER_8197F) << BIT_SHIFT_RXBCN_TIMER_8197F) +#define BITS_RXBCN_TIMER_8197F \ + (BIT_MASK_RXBCN_TIMER_8197F << BIT_SHIFT_RXBCN_TIMER_8197F) +#define BIT_CLEAR_RXBCN_TIMER_8197F(x) ((x) & (~BITS_RXBCN_TIMER_8197F)) +#define BIT_GET_RXBCN_TIMER_8197F(x) \ + (((x) >> BIT_SHIFT_RXBCN_TIMER_8197F) & BIT_MASK_RXBCN_TIMER_8197F) +#define BIT_SET_RXBCN_TIMER_8197F(x, v) \ + (BIT_CLEAR_RXBCN_TIMER_8197F(x) | BIT_RXBCN_TIMER_8197F(v)) + +#define BIT_SHIFT_BCN_ELY_ADJ_8197F 0 +#define BIT_MASK_BCN_ELY_ADJ_8197F 0xffff +#define BIT_BCN_ELY_ADJ_8197F(x) \ + (((x) & BIT_MASK_BCN_ELY_ADJ_8197F) << BIT_SHIFT_BCN_ELY_ADJ_8197F) +#define BITS_BCN_ELY_ADJ_8197F \ + (BIT_MASK_BCN_ELY_ADJ_8197F << BIT_SHIFT_BCN_ELY_ADJ_8197F) +#define BIT_CLEAR_BCN_ELY_ADJ_8197F(x) ((x) & (~BITS_BCN_ELY_ADJ_8197F)) +#define BIT_GET_BCN_ELY_ADJ_8197F(x) \ + (((x) >> BIT_SHIFT_BCN_ELY_ADJ_8197F) & BIT_MASK_BCN_ELY_ADJ_8197F) +#define BIT_SET_BCN_ELY_ADJ_8197F(x, v) \ + (BIT_CLEAR_BCN_ELY_ADJ_8197F(x) | BIT_BCN_ELY_ADJ_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_BCNERR_CNT_OTHERS_8197F 24 +#define BIT_MASK_BCNERR_CNT_OTHERS_8197F 0xff +#define BIT_BCNERR_CNT_OTHERS_8197F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_OTHERS_8197F) \ + << BIT_SHIFT_BCNERR_CNT_OTHERS_8197F) +#define BITS_BCNERR_CNT_OTHERS_8197F \ + (BIT_MASK_BCNERR_CNT_OTHERS_8197F << BIT_SHIFT_BCNERR_CNT_OTHERS_8197F) +#define BIT_CLEAR_BCNERR_CNT_OTHERS_8197F(x) \ + ((x) & (~BITS_BCNERR_CNT_OTHERS_8197F)) +#define BIT_GET_BCNERR_CNT_OTHERS_8197F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_OTHERS_8197F) & \ + BIT_MASK_BCNERR_CNT_OTHERS_8197F) +#define BIT_SET_BCNERR_CNT_OTHERS_8197F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_OTHERS_8197F(x) | BIT_BCNERR_CNT_OTHERS_8197F(v)) + +#define BIT_SHIFT_BCNERR_CNT_INVALID_8197F 16 +#define BIT_MASK_BCNERR_CNT_INVALID_8197F 0xff +#define BIT_BCNERR_CNT_INVALID_8197F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_INVALID_8197F) \ + << BIT_SHIFT_BCNERR_CNT_INVALID_8197F) +#define BITS_BCNERR_CNT_INVALID_8197F \ + (BIT_MASK_BCNERR_CNT_INVALID_8197F \ + << BIT_SHIFT_BCNERR_CNT_INVALID_8197F) +#define BIT_CLEAR_BCNERR_CNT_INVALID_8197F(x) \ + ((x) & (~BITS_BCNERR_CNT_INVALID_8197F)) +#define BIT_GET_BCNERR_CNT_INVALID_8197F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_INVALID_8197F) & \ + BIT_MASK_BCNERR_CNT_INVALID_8197F) +#define BIT_SET_BCNERR_CNT_INVALID_8197F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_INVALID_8197F(x) | \ + BIT_BCNERR_CNT_INVALID_8197F(v)) + +#define BIT_SHIFT_BCNERR_CNT_MAC_8197F 8 +#define BIT_MASK_BCNERR_CNT_MAC_8197F 0xff +#define BIT_BCNERR_CNT_MAC_8197F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_MAC_8197F) \ + << BIT_SHIFT_BCNERR_CNT_MAC_8197F) +#define BITS_BCNERR_CNT_MAC_8197F \ + (BIT_MASK_BCNERR_CNT_MAC_8197F << BIT_SHIFT_BCNERR_CNT_MAC_8197F) +#define BIT_CLEAR_BCNERR_CNT_MAC_8197F(x) ((x) & (~BITS_BCNERR_CNT_MAC_8197F)) +#define BIT_GET_BCNERR_CNT_MAC_8197F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_MAC_8197F) & \ + BIT_MASK_BCNERR_CNT_MAC_8197F) +#define BIT_SET_BCNERR_CNT_MAC_8197F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_MAC_8197F(x) | BIT_BCNERR_CNT_MAC_8197F(v)) + +#define BIT_SHIFT_BCNERR_CNT_CCA_8197F 0 +#define BIT_MASK_BCNERR_CNT_CCA_8197F 0xff +#define BIT_BCNERR_CNT_CCA_8197F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_CCA_8197F) \ + << BIT_SHIFT_BCNERR_CNT_CCA_8197F) +#define BITS_BCNERR_CNT_CCA_8197F \ + (BIT_MASK_BCNERR_CNT_CCA_8197F << BIT_SHIFT_BCNERR_CNT_CCA_8197F) +#define BIT_CLEAR_BCNERR_CNT_CCA_8197F(x) ((x) & (~BITS_BCNERR_CNT_CCA_8197F)) +#define BIT_GET_BCNERR_CNT_CCA_8197F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_CCA_8197F) & \ + BIT_MASK_BCNERR_CNT_CCA_8197F) +#define BIT_SET_BCNERR_CNT_CCA_8197F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_CCA_8197F(x) | BIT_BCNERR_CNT_CCA_8197F(v)) + +/* 2 REG_NOA_PARAM_8197F */ + +#define BIT_SHIFT_NOA_COUNT_8197F (96 & CPU_OPT_WIDTH) +#define BIT_MASK_NOA_COUNT_8197F 0xff +#define BIT_NOA_COUNT_8197F(x) \ + (((x) & BIT_MASK_NOA_COUNT_8197F) << BIT_SHIFT_NOA_COUNT_8197F) +#define BITS_NOA_COUNT_8197F \ + (BIT_MASK_NOA_COUNT_8197F << BIT_SHIFT_NOA_COUNT_8197F) +#define BIT_CLEAR_NOA_COUNT_8197F(x) ((x) & (~BITS_NOA_COUNT_8197F)) +#define BIT_GET_NOA_COUNT_8197F(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_8197F) & BIT_MASK_NOA_COUNT_8197F) +#define BIT_SET_NOA_COUNT_8197F(x, v) \ + (BIT_CLEAR_NOA_COUNT_8197F(x) | BIT_NOA_COUNT_8197F(v)) + +#define BIT_SHIFT_NOA_START_TIME_8197F (64 & CPU_OPT_WIDTH) +#define BIT_MASK_NOA_START_TIME_8197F 0xffffffffL +#define BIT_NOA_START_TIME_8197F(x) \ + (((x) & BIT_MASK_NOA_START_TIME_8197F) \ + << BIT_SHIFT_NOA_START_TIME_8197F) +#define BITS_NOA_START_TIME_8197F \ + (BIT_MASK_NOA_START_TIME_8197F << BIT_SHIFT_NOA_START_TIME_8197F) +#define BIT_CLEAR_NOA_START_TIME_8197F(x) ((x) & (~BITS_NOA_START_TIME_8197F)) +#define BIT_GET_NOA_START_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_NOA_START_TIME_8197F) & \ + BIT_MASK_NOA_START_TIME_8197F) +#define BIT_SET_NOA_START_TIME_8197F(x, v) \ + (BIT_CLEAR_NOA_START_TIME_8197F(x) | BIT_NOA_START_TIME_8197F(v)) + +#define BIT_SHIFT_NOA_INTERVAL_8197F (32 & CPU_OPT_WIDTH) +#define BIT_MASK_NOA_INTERVAL_8197F 0xffffffffL +#define BIT_NOA_INTERVAL_8197F(x) \ + (((x) & BIT_MASK_NOA_INTERVAL_8197F) << BIT_SHIFT_NOA_INTERVAL_8197F) +#define BITS_NOA_INTERVAL_8197F \ + (BIT_MASK_NOA_INTERVAL_8197F << BIT_SHIFT_NOA_INTERVAL_8197F) +#define BIT_CLEAR_NOA_INTERVAL_8197F(x) ((x) & (~BITS_NOA_INTERVAL_8197F)) +#define BIT_GET_NOA_INTERVAL_8197F(x) \ + (((x) >> BIT_SHIFT_NOA_INTERVAL_8197F) & BIT_MASK_NOA_INTERVAL_8197F) +#define BIT_SET_NOA_INTERVAL_8197F(x, v) \ + (BIT_CLEAR_NOA_INTERVAL_8197F(x) | BIT_NOA_INTERVAL_8197F(v)) + +#define BIT_SHIFT_NOA_DURATION_8197F 0 +#define BIT_MASK_NOA_DURATION_8197F 0xffffffffL +#define BIT_NOA_DURATION_8197F(x) \ + (((x) & BIT_MASK_NOA_DURATION_8197F) << BIT_SHIFT_NOA_DURATION_8197F) +#define BITS_NOA_DURATION_8197F \ + (BIT_MASK_NOA_DURATION_8197F << BIT_SHIFT_NOA_DURATION_8197F) +#define BIT_CLEAR_NOA_DURATION_8197F(x) ((x) & (~BITS_NOA_DURATION_8197F)) +#define BIT_GET_NOA_DURATION_8197F(x) \ + (((x) >> BIT_SHIFT_NOA_DURATION_8197F) & BIT_MASK_NOA_DURATION_8197F) +#define BIT_SET_NOA_DURATION_8197F(x, v) \ + (BIT_CLEAR_NOA_DURATION_8197F(x) | BIT_NOA_DURATION_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_P2P_RST_8197F */ +#define BIT_P2P2_PWR_RST1_8197F BIT(5) +#define BIT_P2P2_PWR_RST0_8197F BIT(4) +#define BIT_P2P1_PWR_RST1_8197F BIT(3) +#define BIT_P2P1_PWR_RST0_8197F BIT(2) +#define BIT_P2P_PWR_RST1_V1_8197F BIT(1) +#define BIT_P2P_PWR_RST0_V1_8197F BIT(0) + +/* 2 REG_SCHEDULER_RST_8197F */ +#define BIT_SYNC_TSF_NOW_8197F BIT(2) +#define BIT_SYNC_CLI_8197F BIT(1) +#define BIT_SCHEDULER_RST_V1_8197F BIT(0) + +/* 2 REG_SCH_TXCMD_8197F */ + +#define BIT_SHIFT_SCH_TXCMD_8197F 0 +#define BIT_MASK_SCH_TXCMD_8197F 0xffffffffL +#define BIT_SCH_TXCMD_8197F(x) \ + (((x) & BIT_MASK_SCH_TXCMD_8197F) << BIT_SHIFT_SCH_TXCMD_8197F) +#define BITS_SCH_TXCMD_8197F \ + (BIT_MASK_SCH_TXCMD_8197F << BIT_SHIFT_SCH_TXCMD_8197F) +#define BIT_CLEAR_SCH_TXCMD_8197F(x) ((x) & (~BITS_SCH_TXCMD_8197F)) +#define BIT_GET_SCH_TXCMD_8197F(x) \ + (((x) >> BIT_SHIFT_SCH_TXCMD_8197F) & BIT_MASK_SCH_TXCMD_8197F) +#define BIT_SET_SCH_TXCMD_8197F(x, v) \ + (BIT_CLEAR_SCH_TXCMD_8197F(x) | BIT_SCH_TXCMD_8197F(v)) + +/* 2 REG_PAGE5_DUMMY_8197F */ + +/* 2 REG_CPUMGQ_TX_TIMER_8197F */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8197F 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_V1_8197F 0xffffffffL +#define BIT_CPUMGQ_TX_TIMER_V1_8197F(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1_8197F) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8197F) +#define BITS_CPUMGQ_TX_TIMER_V1_8197F \ + (BIT_MASK_CPUMGQ_TX_TIMER_V1_8197F \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8197F) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8197F(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_V1_8197F)) +#define BIT_GET_CPUMGQ_TX_TIMER_V1_8197F(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8197F) & \ + BIT_MASK_CPUMGQ_TX_TIMER_V1_8197F) +#define BIT_SET_CPUMGQ_TX_TIMER_V1_8197F(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8197F(x) | \ + BIT_CPUMGQ_TX_TIMER_V1_8197F(v)) + +/* 2 REG_PS_TIMER_A_8197F */ + +#define BIT_SHIFT_PS_TIMER_A_V1_8197F 0 +#define BIT_MASK_PS_TIMER_A_V1_8197F 0xffffffffL +#define BIT_PS_TIMER_A_V1_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_A_V1_8197F) << BIT_SHIFT_PS_TIMER_A_V1_8197F) +#define BITS_PS_TIMER_A_V1_8197F \ + (BIT_MASK_PS_TIMER_A_V1_8197F << BIT_SHIFT_PS_TIMER_A_V1_8197F) +#define BIT_CLEAR_PS_TIMER_A_V1_8197F(x) ((x) & (~BITS_PS_TIMER_A_V1_8197F)) +#define BIT_GET_PS_TIMER_A_V1_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_V1_8197F) & BIT_MASK_PS_TIMER_A_V1_8197F) +#define BIT_SET_PS_TIMER_A_V1_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_A_V1_8197F(x) | BIT_PS_TIMER_A_V1_8197F(v)) + +/* 2 REG_PS_TIMER_B_8197F */ + +#define BIT_SHIFT_PS_TIMER_B_V1_8197F 0 +#define BIT_MASK_PS_TIMER_B_V1_8197F 0xffffffffL +#define BIT_PS_TIMER_B_V1_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_B_V1_8197F) << BIT_SHIFT_PS_TIMER_B_V1_8197F) +#define BITS_PS_TIMER_B_V1_8197F \ + (BIT_MASK_PS_TIMER_B_V1_8197F << BIT_SHIFT_PS_TIMER_B_V1_8197F) +#define BIT_CLEAR_PS_TIMER_B_V1_8197F(x) ((x) & (~BITS_PS_TIMER_B_V1_8197F)) +#define BIT_GET_PS_TIMER_B_V1_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_V1_8197F) & BIT_MASK_PS_TIMER_B_V1_8197F) +#define BIT_SET_PS_TIMER_B_V1_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_B_V1_8197F(x) | BIT_PS_TIMER_B_V1_8197F(v)) + +/* 2 REG_PS_TIMER_C_8197F */ + +#define BIT_SHIFT_PS_TIMER_C_V1_8197F 0 +#define BIT_MASK_PS_TIMER_C_V1_8197F 0xffffffffL +#define BIT_PS_TIMER_C_V1_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_C_V1_8197F) << BIT_SHIFT_PS_TIMER_C_V1_8197F) +#define BITS_PS_TIMER_C_V1_8197F \ + (BIT_MASK_PS_TIMER_C_V1_8197F << BIT_SHIFT_PS_TIMER_C_V1_8197F) +#define BIT_CLEAR_PS_TIMER_C_V1_8197F(x) ((x) & (~BITS_PS_TIMER_C_V1_8197F)) +#define BIT_GET_PS_TIMER_C_V1_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_V1_8197F) & BIT_MASK_PS_TIMER_C_V1_8197F) +#define BIT_SET_PS_TIMER_C_V1_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_C_V1_8197F(x) | BIT_PS_TIMER_C_V1_8197F(v)) + +/* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8197F */ +#define BIT_CPUMGQ_TIMER_EN_8197F BIT(31) +#define BIT_CPUMGQ_TX_EN_8197F BIT(28) + +#define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8197F 24 +#define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8197F 0x7 +#define BIT_CPUMGQ_TIMER_TSF_SEL_8197F(x) \ + (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8197F) \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8197F) +#define BITS_CPUMGQ_TIMER_TSF_SEL_8197F \ + (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8197F \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8197F) +#define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8197F(x) \ + ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_8197F)) +#define BIT_GET_CPUMGQ_TIMER_TSF_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8197F) & \ + BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8197F) +#define BIT_SET_CPUMGQ_TIMER_TSF_SEL_8197F(x, v) \ + (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8197F(x) | \ + BIT_CPUMGQ_TIMER_TSF_SEL_8197F(v)) + +#define BIT_PS_TIMER_C_EN_8197F BIT(23) + +#define BIT_SHIFT_PS_TIMER_C_TSF_SEL_8197F 16 +#define BIT_MASK_PS_TIMER_C_TSF_SEL_8197F 0x7 +#define BIT_PS_TIMER_C_TSF_SEL_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL_8197F) \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8197F) +#define BITS_PS_TIMER_C_TSF_SEL_8197F \ + (BIT_MASK_PS_TIMER_C_TSF_SEL_8197F \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8197F) +#define BIT_CLEAR_PS_TIMER_C_TSF_SEL_8197F(x) \ + ((x) & (~BITS_PS_TIMER_C_TSF_SEL_8197F)) +#define BIT_GET_PS_TIMER_C_TSF_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL_8197F) & \ + BIT_MASK_PS_TIMER_C_TSF_SEL_8197F) +#define BIT_SET_PS_TIMER_C_TSF_SEL_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_C_TSF_SEL_8197F(x) | \ + BIT_PS_TIMER_C_TSF_SEL_8197F(v)) + +#define BIT_PS_TIMER_B_EN_8197F BIT(15) + +#define BIT_SHIFT_PS_TIMER_B_TSF_SEL_8197F 8 +#define BIT_MASK_PS_TIMER_B_TSF_SEL_8197F 0x7 +#define BIT_PS_TIMER_B_TSF_SEL_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_8197F) \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8197F) +#define BITS_PS_TIMER_B_TSF_SEL_8197F \ + (BIT_MASK_PS_TIMER_B_TSF_SEL_8197F \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8197F) +#define BIT_CLEAR_PS_TIMER_B_TSF_SEL_8197F(x) \ + ((x) & (~BITS_PS_TIMER_B_TSF_SEL_8197F)) +#define BIT_GET_PS_TIMER_B_TSF_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_8197F) & \ + BIT_MASK_PS_TIMER_B_TSF_SEL_8197F) +#define BIT_SET_PS_TIMER_B_TSF_SEL_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_B_TSF_SEL_8197F(x) | \ + BIT_PS_TIMER_B_TSF_SEL_8197F(v)) + +#define BIT_PS_TIMER_A_EN_8197F BIT(7) + +#define BIT_SHIFT_PS_TIMER_A_TSF_SEL_8197F 0 +#define BIT_MASK_PS_TIMER_A_TSF_SEL_8197F 0x7 +#define BIT_PS_TIMER_A_TSF_SEL_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_8197F) \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8197F) +#define BITS_PS_TIMER_A_TSF_SEL_8197F \ + (BIT_MASK_PS_TIMER_A_TSF_SEL_8197F \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8197F) +#define BIT_CLEAR_PS_TIMER_A_TSF_SEL_8197F(x) \ + ((x) & (~BITS_PS_TIMER_A_TSF_SEL_8197F)) +#define BIT_GET_PS_TIMER_A_TSF_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_8197F) & \ + BIT_MASK_PS_TIMER_A_TSF_SEL_8197F) +#define BIT_SET_PS_TIMER_A_TSF_SEL_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_A_TSF_SEL_8197F(x) | \ + BIT_PS_TIMER_A_TSF_SEL_8197F(v)) + +/* 2 REG_CPUMGQ_TX_TIMER_EARLY_8197F */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8197F 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8197F 0xff +#define BIT_CPUMGQ_TX_TIMER_EARLY_8197F(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8197F) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8197F) +#define BITS_CPUMGQ_TX_TIMER_EARLY_8197F \ + (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8197F \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8197F) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8197F(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_8197F)) +#define BIT_GET_CPUMGQ_TX_TIMER_EARLY_8197F(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8197F) & \ + BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8197F) +#define BIT_SET_CPUMGQ_TX_TIMER_EARLY_8197F(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8197F(x) | \ + BIT_CPUMGQ_TX_TIMER_EARLY_8197F(v)) + +/* 2 REG_PS_TIMER_A_EARLY_8197F */ + +#define BIT_SHIFT_PS_TIMER_A_EARLY_8197F 0 +#define BIT_MASK_PS_TIMER_A_EARLY_8197F 0xff +#define BIT_PS_TIMER_A_EARLY_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_A_EARLY_8197F) \ + << BIT_SHIFT_PS_TIMER_A_EARLY_8197F) +#define BITS_PS_TIMER_A_EARLY_8197F \ + (BIT_MASK_PS_TIMER_A_EARLY_8197F << BIT_SHIFT_PS_TIMER_A_EARLY_8197F) +#define BIT_CLEAR_PS_TIMER_A_EARLY_8197F(x) \ + ((x) & (~BITS_PS_TIMER_A_EARLY_8197F)) +#define BIT_GET_PS_TIMER_A_EARLY_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY_8197F) & \ + BIT_MASK_PS_TIMER_A_EARLY_8197F) +#define BIT_SET_PS_TIMER_A_EARLY_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_A_EARLY_8197F(x) | BIT_PS_TIMER_A_EARLY_8197F(v)) + +/* 2 REG_PS_TIMER_B_EARLY_8197F */ + +#define BIT_SHIFT_PS_TIMER_B_EARLY_8197F 0 +#define BIT_MASK_PS_TIMER_B_EARLY_8197F 0xff +#define BIT_PS_TIMER_B_EARLY_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_B_EARLY_8197F) \ + << BIT_SHIFT_PS_TIMER_B_EARLY_8197F) +#define BITS_PS_TIMER_B_EARLY_8197F \ + (BIT_MASK_PS_TIMER_B_EARLY_8197F << BIT_SHIFT_PS_TIMER_B_EARLY_8197F) +#define BIT_CLEAR_PS_TIMER_B_EARLY_8197F(x) \ + ((x) & (~BITS_PS_TIMER_B_EARLY_8197F)) +#define BIT_GET_PS_TIMER_B_EARLY_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY_8197F) & \ + BIT_MASK_PS_TIMER_B_EARLY_8197F) +#define BIT_SET_PS_TIMER_B_EARLY_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_B_EARLY_8197F(x) | BIT_PS_TIMER_B_EARLY_8197F(v)) + +/* 2 REG_PS_TIMER_C_EARLY_8197F */ + +#define BIT_SHIFT_PS_TIMER_C_EARLY_8197F 0 +#define BIT_MASK_PS_TIMER_C_EARLY_8197F 0xff +#define BIT_PS_TIMER_C_EARLY_8197F(x) \ + (((x) & BIT_MASK_PS_TIMER_C_EARLY_8197F) \ + << BIT_SHIFT_PS_TIMER_C_EARLY_8197F) +#define BITS_PS_TIMER_C_EARLY_8197F \ + (BIT_MASK_PS_TIMER_C_EARLY_8197F << BIT_SHIFT_PS_TIMER_C_EARLY_8197F) +#define BIT_CLEAR_PS_TIMER_C_EARLY_8197F(x) \ + ((x) & (~BITS_PS_TIMER_C_EARLY_8197F)) +#define BIT_GET_PS_TIMER_C_EARLY_8197F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY_8197F) & \ + BIT_MASK_PS_TIMER_C_EARLY_8197F) +#define BIT_SET_PS_TIMER_C_EARLY_8197F(x, v) \ + (BIT_CLEAR_PS_TIMER_C_EARLY_8197F(x) | BIT_PS_TIMER_C_EARLY_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_STOP_CPUMGQ_8197F BIT(16) + +#define BIT_SHIFT_CPUMGQ_PARAMETER_8197F 0 +#define BIT_MASK_CPUMGQ_PARAMETER_8197F 0xffff +#define BIT_CPUMGQ_PARAMETER_8197F(x) \ + (((x) & BIT_MASK_CPUMGQ_PARAMETER_8197F) \ + << BIT_SHIFT_CPUMGQ_PARAMETER_8197F) +#define BITS_CPUMGQ_PARAMETER_8197F \ + (BIT_MASK_CPUMGQ_PARAMETER_8197F << BIT_SHIFT_CPUMGQ_PARAMETER_8197F) +#define BIT_CLEAR_CPUMGQ_PARAMETER_8197F(x) \ + ((x) & (~BITS_CPUMGQ_PARAMETER_8197F)) +#define BIT_GET_CPUMGQ_PARAMETER_8197F(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_PARAMETER_8197F) & \ + BIT_MASK_CPUMGQ_PARAMETER_8197F) +#define BIT_SET_CPUMGQ_PARAMETER_8197F(x, v) \ + (BIT_CLEAR_CPUMGQ_PARAMETER_8197F(x) | BIT_CPUMGQ_PARAMETER_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_BWOPMODE_8197F (BW OPERATION MODE REGISTER) */ + +/* 2 REG_WMAC_FWPKT_CR_8197F */ +#define BIT_FWEN_8197F BIT(7) +#define BIT_PHYSTS_PKT_CTRL_8197F BIT(6) +#define BIT_APPHDR_MIDSRCH_FAIL_8197F BIT(4) +#define BIT_FWPARSING_EN_8197F BIT(3) + +#define BIT_SHIFT_APPEND_MHDR_LEN_8197F 0 +#define BIT_MASK_APPEND_MHDR_LEN_8197F 0x7 +#define BIT_APPEND_MHDR_LEN_8197F(x) \ + (((x) & BIT_MASK_APPEND_MHDR_LEN_8197F) \ + << BIT_SHIFT_APPEND_MHDR_LEN_8197F) +#define BITS_APPEND_MHDR_LEN_8197F \ + (BIT_MASK_APPEND_MHDR_LEN_8197F << BIT_SHIFT_APPEND_MHDR_LEN_8197F) +#define BIT_CLEAR_APPEND_MHDR_LEN_8197F(x) ((x) & (~BITS_APPEND_MHDR_LEN_8197F)) +#define BIT_GET_APPEND_MHDR_LEN_8197F(x) \ + (((x) >> BIT_SHIFT_APPEND_MHDR_LEN_8197F) & \ + BIT_MASK_APPEND_MHDR_LEN_8197F) +#define BIT_SET_APPEND_MHDR_LEN_8197F(x, v) \ + (BIT_CLEAR_APPEND_MHDR_LEN_8197F(x) | BIT_APPEND_MHDR_LEN_8197F(v)) + +/* 2 REG_WMAC_CR_8197F (WMAC CR AND APSD CONTROL REGISTER) */ +#define BIT_APSDOFF_8197F BIT(6) +#define BIT_IC_MACPHY_M_8197F BIT(0) + +/* 2 REG_TCR_8197F (TRANSMISSION CONFIGURATION REGISTER) */ +#define BIT_WMAC_EN_RTS_ADDR_8197F BIT(31) +#define BIT_WMAC_DISABLE_CCK_8197F BIT(30) +#define BIT_WMAC_RAW_LEN_8197F BIT(29) +#define BIT_WMAC_NOTX_IN_RXNDP_8197F BIT(28) +#define BIT_WMAC_EN_EOF_8197F BIT(27) +#define BIT_WMAC_BF_SEL_8197F BIT(26) +#define BIT_WMAC_ANTMODE_SEL_8197F BIT(25) +#define BIT_WMAC_TCRPWRMGT_HWCTL_8197F BIT(24) +#define BIT_WMAC_SMOOTH_VAL_8197F BIT(23) +#define BIT_UNDERFLOWEN_CMPLEN_SEL_8197F BIT(21) +#define BIT_FETCH_MPDU_AFTER_WSEC_RDY_8197F BIT(20) +#define BIT_WMAC_TCR_EN_20MST_8197F BIT(19) +#define BIT_WMAC_DIS_SIGTA_8197F BIT(18) +#define BIT_WMAC_DIS_A2B0_8197F BIT(17) +#define BIT_WMAC_MSK_SIGBCRC_8197F BIT(16) +#define BIT_WMAC_TCR_ERRSTEN_3_8197F BIT(15) +#define BIT_WMAC_TCR_ERRSTEN_2_8197F BIT(14) +#define BIT_WMAC_TCR_ERRSTEN_1_8197F BIT(13) +#define BIT_WMAC_TCR_ERRSTEN_0_8197F BIT(12) +#define BIT_WMAC_TCR_TXSK_PERPKT_8197F BIT(11) +#define BIT_ICV_8197F BIT(10) +#define BIT_CFEND_FORMAT_8197F BIT(9) +#define BIT_CRC_8197F BIT(8) +#define BIT_PWRBIT_OW_EN_8197F BIT(7) +#define BIT_PWR_ST_8197F BIT(6) +#define BIT_WMAC_TCR_UPD_TIMIE_8197F BIT(5) +#define BIT_WMAC_TCR_UPD_HGQMD_8197F BIT(4) +#define BIT_VHTSIGA1_TXPS_8197F BIT(3) +#define BIT_PAD_SEL_8197F BIT(2) +#define BIT_DIS_GCLK_8197F BIT(1) + +/* 2 REG_RCR_8197F (RECEIVE CONFIGURATION REGISTER) */ +#define BIT_APP_FCS_8197F BIT(31) +#define BIT_APP_MIC_8197F BIT(30) +#define BIT_APP_ICV_8197F BIT(29) +#define BIT_APP_PHYSTS_8197F BIT(28) +#define BIT_APP_BASSN_8197F BIT(27) +#define BIT_VHT_DACK_8197F BIT(26) +#define BIT_TCPOFLD_EN_8197F BIT(25) +#define BIT_ENMBID_8197F BIT(24) +#define BIT_LSIGEN_8197F BIT(23) +#define BIT_MFBEN_8197F BIT(22) +#define BIT_DISCHKPPDLLEN_8197F BIT(21) +#define BIT_PKTCTL_DLEN_8197F BIT(20) +#define BIT_TIM_PARSER_EN_8197F BIT(18) +#define BIT_BC_MD_EN_8197F BIT(17) +#define BIT_UC_MD_EN_8197F BIT(16) +#define BIT_RXSK_PERPKT_8197F BIT(15) +#define BIT_HTC_LOC_CTRL_8197F BIT(14) +#define BIT_TA_BCN_8197F BIT(11) +#define BIT_DISDECMYPKT_8197F BIT(10) +#define BIT_AICV_8197F BIT(9) +#define BIT_ACRC32_8197F BIT(8) +#define BIT_CBSSID_BCN_8197F BIT(7) +#define BIT_CBSSID_DATA_8197F BIT(6) +#define BIT_APWRMGT_8197F BIT(5) +#define BIT_ADD3_8197F BIT(4) +#define BIT_AB_8197F BIT(3) +#define BIT_AM_8197F BIT(2) +#define BIT_APM_8197F BIT(1) +#define BIT_AAP_8197F BIT(0) + +/* 2 REG_RX_DRVINFO_SZ_8197F (RX DRIVER INFO SIZE REGISTER) */ +#define BIT_APP_PHYSTS_PER_SUBMPDU_8197F BIT(7) +#define BIT_APP_MH_SHIFT_VAL_8197F BIT(6) +#define BIT_WMAC_ENSHIFT_8197F BIT(5) + +#define BIT_SHIFT_DRVINFO_SZ_V1_8197F 0 +#define BIT_MASK_DRVINFO_SZ_V1_8197F 0xf +#define BIT_DRVINFO_SZ_V1_8197F(x) \ + (((x) & BIT_MASK_DRVINFO_SZ_V1_8197F) << BIT_SHIFT_DRVINFO_SZ_V1_8197F) +#define BITS_DRVINFO_SZ_V1_8197F \ + (BIT_MASK_DRVINFO_SZ_V1_8197F << BIT_SHIFT_DRVINFO_SZ_V1_8197F) +#define BIT_CLEAR_DRVINFO_SZ_V1_8197F(x) ((x) & (~BITS_DRVINFO_SZ_V1_8197F)) +#define BIT_GET_DRVINFO_SZ_V1_8197F(x) \ + (((x) >> BIT_SHIFT_DRVINFO_SZ_V1_8197F) & BIT_MASK_DRVINFO_SZ_V1_8197F) +#define BIT_SET_DRVINFO_SZ_V1_8197F(x, v) \ + (BIT_CLEAR_DRVINFO_SZ_V1_8197F(x) | BIT_DRVINFO_SZ_V1_8197F(v)) + +/* 2 REG_RX_DLK_TIME_8197F (RX DEADLOCK TIME REGISTER) */ + +#define BIT_SHIFT_RX_DLK_TIME_8197F 0 +#define BIT_MASK_RX_DLK_TIME_8197F 0xff +#define BIT_RX_DLK_TIME_8197F(x) \ + (((x) & BIT_MASK_RX_DLK_TIME_8197F) << BIT_SHIFT_RX_DLK_TIME_8197F) +#define BITS_RX_DLK_TIME_8197F \ + (BIT_MASK_RX_DLK_TIME_8197F << BIT_SHIFT_RX_DLK_TIME_8197F) +#define BIT_CLEAR_RX_DLK_TIME_8197F(x) ((x) & (~BITS_RX_DLK_TIME_8197F)) +#define BIT_GET_RX_DLK_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_RX_DLK_TIME_8197F) & BIT_MASK_RX_DLK_TIME_8197F) +#define BIT_SET_RX_DLK_TIME_8197F(x, v) \ + (BIT_CLEAR_RX_DLK_TIME_8197F(x) | BIT_RX_DLK_TIME_8197F(v)) + +/* 2 REG_RX_PKT_LIMIT_8197F (RX PACKET LENGTH LIMIT REGISTER) */ + +#define BIT_SHIFT_RXPKTLMT_8197F 0 +#define BIT_MASK_RXPKTLMT_8197F 0x3f +#define BIT_RXPKTLMT_8197F(x) \ + (((x) & BIT_MASK_RXPKTLMT_8197F) << BIT_SHIFT_RXPKTLMT_8197F) +#define BITS_RXPKTLMT_8197F \ + (BIT_MASK_RXPKTLMT_8197F << BIT_SHIFT_RXPKTLMT_8197F) +#define BIT_CLEAR_RXPKTLMT_8197F(x) ((x) & (~BITS_RXPKTLMT_8197F)) +#define BIT_GET_RXPKTLMT_8197F(x) \ + (((x) >> BIT_SHIFT_RXPKTLMT_8197F) & BIT_MASK_RXPKTLMT_8197F) +#define BIT_SET_RXPKTLMT_8197F(x, v) \ + (BIT_CLEAR_RXPKTLMT_8197F(x) | BIT_RXPKTLMT_8197F(v)) + +/* 2 REG_MACID_8197F (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_8197F 0 +#define BIT_MASK_MACID_8197F 0xffffffffffffL +#define BIT_MACID_8197F(x) \ + (((x) & BIT_MASK_MACID_8197F) << BIT_SHIFT_MACID_8197F) +#define BITS_MACID_8197F (BIT_MASK_MACID_8197F << BIT_SHIFT_MACID_8197F) +#define BIT_CLEAR_MACID_8197F(x) ((x) & (~BITS_MACID_8197F)) +#define BIT_GET_MACID_8197F(x) \ + (((x) >> BIT_SHIFT_MACID_8197F) & BIT_MASK_MACID_8197F) +#define BIT_SET_MACID_8197F(x, v) \ + (BIT_CLEAR_MACID_8197F(x) | BIT_MACID_8197F(v)) + +/* 2 REG_BSSID_8197F (BSSID REGISTER) */ + +#define BIT_SHIFT_BSSID_8197F 0 +#define BIT_MASK_BSSID_8197F 0xffffffffffffL +#define BIT_BSSID_8197F(x) \ + (((x) & BIT_MASK_BSSID_8197F) << BIT_SHIFT_BSSID_8197F) +#define BITS_BSSID_8197F (BIT_MASK_BSSID_8197F << BIT_SHIFT_BSSID_8197F) +#define BIT_CLEAR_BSSID_8197F(x) ((x) & (~BITS_BSSID_8197F)) +#define BIT_GET_BSSID_8197F(x) \ + (((x) >> BIT_SHIFT_BSSID_8197F) & BIT_MASK_BSSID_8197F) +#define BIT_SET_BSSID_8197F(x, v) \ + (BIT_CLEAR_BSSID_8197F(x) | BIT_BSSID_8197F(v)) + +/* 2 REG_MAR_8197F (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_8197F 0 +#define BIT_MASK_MAR_8197F 0xffffffffffffffffL +#define BIT_MAR_8197F(x) (((x) & BIT_MASK_MAR_8197F) << BIT_SHIFT_MAR_8197F) +#define BITS_MAR_8197F (BIT_MASK_MAR_8197F << BIT_SHIFT_MAR_8197F) +#define BIT_CLEAR_MAR_8197F(x) ((x) & (~BITS_MAR_8197F)) +#define BIT_GET_MAR_8197F(x) (((x) >> BIT_SHIFT_MAR_8197F) & BIT_MASK_MAR_8197F) +#define BIT_SET_MAR_8197F(x, v) (BIT_CLEAR_MAR_8197F(x) | BIT_MAR_8197F(v)) + +/* 2 REG_MBIDCAMCFG_1_8197F (MBSSID CAM CONFIGURATION REGISTER) */ + +#define BIT_SHIFT_MBIDCAM_RWDATA_L_8197F 0 +#define BIT_MASK_MBIDCAM_RWDATA_L_8197F 0xffffffffL +#define BIT_MBIDCAM_RWDATA_L_8197F(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_L_8197F) \ + << BIT_SHIFT_MBIDCAM_RWDATA_L_8197F) +#define BITS_MBIDCAM_RWDATA_L_8197F \ + (BIT_MASK_MBIDCAM_RWDATA_L_8197F << BIT_SHIFT_MBIDCAM_RWDATA_L_8197F) +#define BIT_CLEAR_MBIDCAM_RWDATA_L_8197F(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_L_8197F)) +#define BIT_GET_MBIDCAM_RWDATA_L_8197F(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L_8197F) & \ + BIT_MASK_MBIDCAM_RWDATA_L_8197F) +#define BIT_SET_MBIDCAM_RWDATA_L_8197F(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_L_8197F(x) | BIT_MBIDCAM_RWDATA_L_8197F(v)) + +/* 2 REG_MBIDCAMCFG_2_8197F (MBSSID CAM CONFIGURATION REGISTER) */ +#define BIT_MBIDCAM_POLL_8197F BIT(31) +#define BIT_MBIDCAM_WT_EN_8197F BIT(30) + +#define BIT_SHIFT_MBIDCAM_ADDR_V1_8197F 24 +#define BIT_MASK_MBIDCAM_ADDR_V1_8197F 0x3f +#define BIT_MBIDCAM_ADDR_V1_8197F(x) \ + (((x) & BIT_MASK_MBIDCAM_ADDR_V1_8197F) \ + << BIT_SHIFT_MBIDCAM_ADDR_V1_8197F) +#define BITS_MBIDCAM_ADDR_V1_8197F \ + (BIT_MASK_MBIDCAM_ADDR_V1_8197F << BIT_SHIFT_MBIDCAM_ADDR_V1_8197F) +#define BIT_CLEAR_MBIDCAM_ADDR_V1_8197F(x) ((x) & (~BITS_MBIDCAM_ADDR_V1_8197F)) +#define BIT_GET_MBIDCAM_ADDR_V1_8197F(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_ADDR_V1_8197F) & \ + BIT_MASK_MBIDCAM_ADDR_V1_8197F) +#define BIT_SET_MBIDCAM_ADDR_V1_8197F(x, v) \ + (BIT_CLEAR_MBIDCAM_ADDR_V1_8197F(x) | BIT_MBIDCAM_ADDR_V1_8197F(v)) + +#define BIT_MBIDCAM_VALID_8197F BIT(23) +#define BIT_LSIC_TXOP_EN_8197F BIT(17) +#define BIT_REPEAT_MODE_EN_8197F BIT(16) + +#define BIT_SHIFT_MBIDCAM_RWDATA_H_8197F 0 +#define BIT_MASK_MBIDCAM_RWDATA_H_8197F 0xffff +#define BIT_MBIDCAM_RWDATA_H_8197F(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_H_8197F) \ + << BIT_SHIFT_MBIDCAM_RWDATA_H_8197F) +#define BITS_MBIDCAM_RWDATA_H_8197F \ + (BIT_MASK_MBIDCAM_RWDATA_H_8197F << BIT_SHIFT_MBIDCAM_RWDATA_H_8197F) +#define BIT_CLEAR_MBIDCAM_RWDATA_H_8197F(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_H_8197F)) +#define BIT_GET_MBIDCAM_RWDATA_H_8197F(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H_8197F) & \ + BIT_MASK_MBIDCAM_RWDATA_H_8197F) +#define BIT_SET_MBIDCAM_RWDATA_H_8197F(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_H_8197F(x) | BIT_MBIDCAM_RWDATA_H_8197F(v)) + +/* 2 REG_ZLD_NUM_8197F */ + +#define BIT_SHIFT_ZLD_NUM_8197F 0 +#define BIT_MASK_ZLD_NUM_8197F 0xff +#define BIT_ZLD_NUM_8197F(x) \ + (((x) & BIT_MASK_ZLD_NUM_8197F) << BIT_SHIFT_ZLD_NUM_8197F) +#define BITS_ZLD_NUM_8197F (BIT_MASK_ZLD_NUM_8197F << BIT_SHIFT_ZLD_NUM_8197F) +#define BIT_CLEAR_ZLD_NUM_8197F(x) ((x) & (~BITS_ZLD_NUM_8197F)) +#define BIT_GET_ZLD_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_ZLD_NUM_8197F) & BIT_MASK_ZLD_NUM_8197F) +#define BIT_SET_ZLD_NUM_8197F(x, v) \ + (BIT_CLEAR_ZLD_NUM_8197F(x) | BIT_ZLD_NUM_8197F(v)) + +/* 2 REG_UDF_THSD_8197F */ + +#define BIT_SHIFT_UDF_THSD_8197F 0 +#define BIT_MASK_UDF_THSD_8197F 0xff +#define BIT_UDF_THSD_8197F(x) \ + (((x) & BIT_MASK_UDF_THSD_8197F) << BIT_SHIFT_UDF_THSD_8197F) +#define BITS_UDF_THSD_8197F \ + (BIT_MASK_UDF_THSD_8197F << BIT_SHIFT_UDF_THSD_8197F) +#define BIT_CLEAR_UDF_THSD_8197F(x) ((x) & (~BITS_UDF_THSD_8197F)) +#define BIT_GET_UDF_THSD_8197F(x) \ + (((x) >> BIT_SHIFT_UDF_THSD_8197F) & BIT_MASK_UDF_THSD_8197F) +#define BIT_SET_UDF_THSD_8197F(x, v) \ + (BIT_CLEAR_UDF_THSD_8197F(x) | BIT_UDF_THSD_8197F(v)) + +/* 2 REG_WMAC_TCR_TSFT_OFS_8197F */ + +#define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8197F 0 +#define BIT_MASK_WMAC_TCR_TSFT_OFS_8197F 0xffff +#define BIT_WMAC_TCR_TSFT_OFS_8197F(x) \ + (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8197F) \ + << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8197F) +#define BITS_WMAC_TCR_TSFT_OFS_8197F \ + (BIT_MASK_WMAC_TCR_TSFT_OFS_8197F << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8197F) +#define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8197F(x) \ + ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8197F)) +#define BIT_GET_WMAC_TCR_TSFT_OFS_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8197F) & \ + BIT_MASK_WMAC_TCR_TSFT_OFS_8197F) +#define BIT_SET_WMAC_TCR_TSFT_OFS_8197F(x, v) \ + (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8197F(x) | BIT_WMAC_TCR_TSFT_OFS_8197F(v)) + +/* 2 REG_MCU_TEST_2_V1_8197F */ + +#define BIT_SHIFT_MCU_RSVD_2_V1_8197F 0 +#define BIT_MASK_MCU_RSVD_2_V1_8197F 0xffff +#define BIT_MCU_RSVD_2_V1_8197F(x) \ + (((x) & BIT_MASK_MCU_RSVD_2_V1_8197F) << BIT_SHIFT_MCU_RSVD_2_V1_8197F) +#define BITS_MCU_RSVD_2_V1_8197F \ + (BIT_MASK_MCU_RSVD_2_V1_8197F << BIT_SHIFT_MCU_RSVD_2_V1_8197F) +#define BIT_CLEAR_MCU_RSVD_2_V1_8197F(x) ((x) & (~BITS_MCU_RSVD_2_V1_8197F)) +#define BIT_GET_MCU_RSVD_2_V1_8197F(x) \ + (((x) >> BIT_SHIFT_MCU_RSVD_2_V1_8197F) & BIT_MASK_MCU_RSVD_2_V1_8197F) +#define BIT_SET_MCU_RSVD_2_V1_8197F(x, v) \ + (BIT_CLEAR_MCU_RSVD_2_V1_8197F(x) | BIT_MCU_RSVD_2_V1_8197F(v)) + +/* 2 REG_WMAC_TXTIMEOUT_8197F */ + +#define BIT_SHIFT_WMAC_TXTIMEOUT_8197F 0 +#define BIT_MASK_WMAC_TXTIMEOUT_8197F 0xff +#define BIT_WMAC_TXTIMEOUT_8197F(x) \ + (((x) & BIT_MASK_WMAC_TXTIMEOUT_8197F) \ + << BIT_SHIFT_WMAC_TXTIMEOUT_8197F) +#define BITS_WMAC_TXTIMEOUT_8197F \ + (BIT_MASK_WMAC_TXTIMEOUT_8197F << BIT_SHIFT_WMAC_TXTIMEOUT_8197F) +#define BIT_CLEAR_WMAC_TXTIMEOUT_8197F(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8197F)) +#define BIT_GET_WMAC_TXTIMEOUT_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8197F) & \ + BIT_MASK_WMAC_TXTIMEOUT_8197F) +#define BIT_SET_WMAC_TXTIMEOUT_8197F(x, v) \ + (BIT_CLEAR_WMAC_TXTIMEOUT_8197F(x) | BIT_WMAC_TXTIMEOUT_8197F(v)) + +/* 2 REG_STMP_THSD_8197F */ + +#define BIT_SHIFT_STMP_THSD_8197F 0 +#define BIT_MASK_STMP_THSD_8197F 0xff +#define BIT_STMP_THSD_8197F(x) \ + (((x) & BIT_MASK_STMP_THSD_8197F) << BIT_SHIFT_STMP_THSD_8197F) +#define BITS_STMP_THSD_8197F \ + (BIT_MASK_STMP_THSD_8197F << BIT_SHIFT_STMP_THSD_8197F) +#define BIT_CLEAR_STMP_THSD_8197F(x) ((x) & (~BITS_STMP_THSD_8197F)) +#define BIT_GET_STMP_THSD_8197F(x) \ + (((x) >> BIT_SHIFT_STMP_THSD_8197F) & BIT_MASK_STMP_THSD_8197F) +#define BIT_SET_STMP_THSD_8197F(x, v) \ + (BIT_CLEAR_STMP_THSD_8197F(x) | BIT_STMP_THSD_8197F(v)) + +/* 2 REG_MAC_SPEC_SIFS_8197F (SPECIFICATION SIFS REGISTER) */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_8197F 8 +#define BIT_MASK_SPEC_SIFS_OFDM_8197F 0xff +#define BIT_SPEC_SIFS_OFDM_8197F(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_8197F) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_8197F) +#define BITS_SPEC_SIFS_OFDM_8197F \ + (BIT_MASK_SPEC_SIFS_OFDM_8197F << BIT_SHIFT_SPEC_SIFS_OFDM_8197F) +#define BIT_CLEAR_SPEC_SIFS_OFDM_8197F(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8197F)) +#define BIT_GET_SPEC_SIFS_OFDM_8197F(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8197F) & \ + BIT_MASK_SPEC_SIFS_OFDM_8197F) +#define BIT_SET_SPEC_SIFS_OFDM_8197F(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_8197F(x) | BIT_SPEC_SIFS_OFDM_8197F(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_8197F 0 +#define BIT_MASK_SPEC_SIFS_CCK_8197F 0xff +#define BIT_SPEC_SIFS_CCK_8197F(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_8197F) << BIT_SHIFT_SPEC_SIFS_CCK_8197F) +#define BITS_SPEC_SIFS_CCK_8197F \ + (BIT_MASK_SPEC_SIFS_CCK_8197F << BIT_SHIFT_SPEC_SIFS_CCK_8197F) +#define BIT_CLEAR_SPEC_SIFS_CCK_8197F(x) ((x) & (~BITS_SPEC_SIFS_CCK_8197F)) +#define BIT_GET_SPEC_SIFS_CCK_8197F(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8197F) & BIT_MASK_SPEC_SIFS_CCK_8197F) +#define BIT_SET_SPEC_SIFS_CCK_8197F(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_8197F(x) | BIT_SPEC_SIFS_CCK_8197F(v)) + +/* 2 REG_USTIME_EDCA_8197F (US TIME TUNING FOR EDCA REGISTER) */ + +#define BIT_SHIFT_USTIME_EDCA_8197F 0 +#define BIT_MASK_USTIME_EDCA_8197F 0xff +#define BIT_USTIME_EDCA_8197F(x) \ + (((x) & BIT_MASK_USTIME_EDCA_8197F) << BIT_SHIFT_USTIME_EDCA_8197F) +#define BITS_USTIME_EDCA_8197F \ + (BIT_MASK_USTIME_EDCA_8197F << BIT_SHIFT_USTIME_EDCA_8197F) +#define BIT_CLEAR_USTIME_EDCA_8197F(x) ((x) & (~BITS_USTIME_EDCA_8197F)) +#define BIT_GET_USTIME_EDCA_8197F(x) \ + (((x) >> BIT_SHIFT_USTIME_EDCA_8197F) & BIT_MASK_USTIME_EDCA_8197F) +#define BIT_SET_USTIME_EDCA_8197F(x, v) \ + (BIT_CLEAR_USTIME_EDCA_8197F(x) | BIT_USTIME_EDCA_8197F(v)) + +/* 2 REG_RESP_SIFS_OFDM_8197F (RESPONSE SIFS FOR OFDM REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_OFDM_8197F 8 +#define BIT_MASK_SIFS_R2T_OFDM_8197F 0xff +#define BIT_SIFS_R2T_OFDM_8197F(x) \ + (((x) & BIT_MASK_SIFS_R2T_OFDM_8197F) << BIT_SHIFT_SIFS_R2T_OFDM_8197F) +#define BITS_SIFS_R2T_OFDM_8197F \ + (BIT_MASK_SIFS_R2T_OFDM_8197F << BIT_SHIFT_SIFS_R2T_OFDM_8197F) +#define BIT_CLEAR_SIFS_R2T_OFDM_8197F(x) ((x) & (~BITS_SIFS_R2T_OFDM_8197F)) +#define BIT_GET_SIFS_R2T_OFDM_8197F(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_OFDM_8197F) & BIT_MASK_SIFS_R2T_OFDM_8197F) +#define BIT_SET_SIFS_R2T_OFDM_8197F(x, v) \ + (BIT_CLEAR_SIFS_R2T_OFDM_8197F(x) | BIT_SIFS_R2T_OFDM_8197F(v)) + +#define BIT_SHIFT_SIFS_T2T_OFDM_8197F 0 +#define BIT_MASK_SIFS_T2T_OFDM_8197F 0xff +#define BIT_SIFS_T2T_OFDM_8197F(x) \ + (((x) & BIT_MASK_SIFS_T2T_OFDM_8197F) << BIT_SHIFT_SIFS_T2T_OFDM_8197F) +#define BITS_SIFS_T2T_OFDM_8197F \ + (BIT_MASK_SIFS_T2T_OFDM_8197F << BIT_SHIFT_SIFS_T2T_OFDM_8197F) +#define BIT_CLEAR_SIFS_T2T_OFDM_8197F(x) ((x) & (~BITS_SIFS_T2T_OFDM_8197F)) +#define BIT_GET_SIFS_T2T_OFDM_8197F(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_OFDM_8197F) & BIT_MASK_SIFS_T2T_OFDM_8197F) +#define BIT_SET_SIFS_T2T_OFDM_8197F(x, v) \ + (BIT_CLEAR_SIFS_T2T_OFDM_8197F(x) | BIT_SIFS_T2T_OFDM_8197F(v)) + +/* 2 REG_RESP_SIFS_CCK_8197F (RESPONSE SIFS FOR CCK REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_CCK_8197F 8 +#define BIT_MASK_SIFS_R2T_CCK_8197F 0xff +#define BIT_SIFS_R2T_CCK_8197F(x) \ + (((x) & BIT_MASK_SIFS_R2T_CCK_8197F) << BIT_SHIFT_SIFS_R2T_CCK_8197F) +#define BITS_SIFS_R2T_CCK_8197F \ + (BIT_MASK_SIFS_R2T_CCK_8197F << BIT_SHIFT_SIFS_R2T_CCK_8197F) +#define BIT_CLEAR_SIFS_R2T_CCK_8197F(x) ((x) & (~BITS_SIFS_R2T_CCK_8197F)) +#define BIT_GET_SIFS_R2T_CCK_8197F(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_CCK_8197F) & BIT_MASK_SIFS_R2T_CCK_8197F) +#define BIT_SET_SIFS_R2T_CCK_8197F(x, v) \ + (BIT_CLEAR_SIFS_R2T_CCK_8197F(x) | BIT_SIFS_R2T_CCK_8197F(v)) + +#define BIT_SHIFT_SIFS_T2T_CCK_8197F 0 +#define BIT_MASK_SIFS_T2T_CCK_8197F 0xff +#define BIT_SIFS_T2T_CCK_8197F(x) \ + (((x) & BIT_MASK_SIFS_T2T_CCK_8197F) << BIT_SHIFT_SIFS_T2T_CCK_8197F) +#define BITS_SIFS_T2T_CCK_8197F \ + (BIT_MASK_SIFS_T2T_CCK_8197F << BIT_SHIFT_SIFS_T2T_CCK_8197F) +#define BIT_CLEAR_SIFS_T2T_CCK_8197F(x) ((x) & (~BITS_SIFS_T2T_CCK_8197F)) +#define BIT_GET_SIFS_T2T_CCK_8197F(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_CCK_8197F) & BIT_MASK_SIFS_T2T_CCK_8197F) +#define BIT_SET_SIFS_T2T_CCK_8197F(x, v) \ + (BIT_CLEAR_SIFS_T2T_CCK_8197F(x) | BIT_SIFS_T2T_CCK_8197F(v)) + +/* 2 REG_EIFS_8197F (EIFS REGISTER) */ + +#define BIT_SHIFT_EIFS_8197F 0 +#define BIT_MASK_EIFS_8197F 0xffff +#define BIT_EIFS_8197F(x) (((x) & BIT_MASK_EIFS_8197F) << BIT_SHIFT_EIFS_8197F) +#define BITS_EIFS_8197F (BIT_MASK_EIFS_8197F << BIT_SHIFT_EIFS_8197F) +#define BIT_CLEAR_EIFS_8197F(x) ((x) & (~BITS_EIFS_8197F)) +#define BIT_GET_EIFS_8197F(x) \ + (((x) >> BIT_SHIFT_EIFS_8197F) & BIT_MASK_EIFS_8197F) +#define BIT_SET_EIFS_8197F(x, v) (BIT_CLEAR_EIFS_8197F(x) | BIT_EIFS_8197F(v)) + +/* 2 REG_CTS2TO_8197F (CTS2 TIMEOUT REGISTER) */ + +#define BIT_SHIFT_CTS2TO_8197F 0 +#define BIT_MASK_CTS2TO_8197F 0xff +#define BIT_CTS2TO_8197F(x) \ + (((x) & BIT_MASK_CTS2TO_8197F) << BIT_SHIFT_CTS2TO_8197F) +#define BITS_CTS2TO_8197F (BIT_MASK_CTS2TO_8197F << BIT_SHIFT_CTS2TO_8197F) +#define BIT_CLEAR_CTS2TO_8197F(x) ((x) & (~BITS_CTS2TO_8197F)) +#define BIT_GET_CTS2TO_8197F(x) \ + (((x) >> BIT_SHIFT_CTS2TO_8197F) & BIT_MASK_CTS2TO_8197F) +#define BIT_SET_CTS2TO_8197F(x, v) \ + (BIT_CLEAR_CTS2TO_8197F(x) | BIT_CTS2TO_8197F(v)) + +/* 2 REG_ACKTO_8197F (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_ACKTO_8197F 0 +#define BIT_MASK_ACKTO_8197F 0xff +#define BIT_ACKTO_8197F(x) \ + (((x) & BIT_MASK_ACKTO_8197F) << BIT_SHIFT_ACKTO_8197F) +#define BITS_ACKTO_8197F (BIT_MASK_ACKTO_8197F << BIT_SHIFT_ACKTO_8197F) +#define BIT_CLEAR_ACKTO_8197F(x) ((x) & (~BITS_ACKTO_8197F)) +#define BIT_GET_ACKTO_8197F(x) \ + (((x) >> BIT_SHIFT_ACKTO_8197F) & BIT_MASK_ACKTO_8197F) +#define BIT_SET_ACKTO_8197F(x, v) \ + (BIT_CLEAR_ACKTO_8197F(x) | BIT_ACKTO_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NAV_CTRL_8197F (NAV CONTROL REGISTER) */ + +#define BIT_SHIFT_NAV_UPPER_8197F 16 +#define BIT_MASK_NAV_UPPER_8197F 0xff +#define BIT_NAV_UPPER_8197F(x) \ + (((x) & BIT_MASK_NAV_UPPER_8197F) << BIT_SHIFT_NAV_UPPER_8197F) +#define BITS_NAV_UPPER_8197F \ + (BIT_MASK_NAV_UPPER_8197F << BIT_SHIFT_NAV_UPPER_8197F) +#define BIT_CLEAR_NAV_UPPER_8197F(x) ((x) & (~BITS_NAV_UPPER_8197F)) +#define BIT_GET_NAV_UPPER_8197F(x) \ + (((x) >> BIT_SHIFT_NAV_UPPER_8197F) & BIT_MASK_NAV_UPPER_8197F) +#define BIT_SET_NAV_UPPER_8197F(x, v) \ + (BIT_CLEAR_NAV_UPPER_8197F(x) | BIT_NAV_UPPER_8197F(v)) + +#define BIT_SHIFT_RXMYRTS_NAV_8197F 8 +#define BIT_MASK_RXMYRTS_NAV_8197F 0xf +#define BIT_RXMYRTS_NAV_8197F(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_8197F) << BIT_SHIFT_RXMYRTS_NAV_8197F) +#define BITS_RXMYRTS_NAV_8197F \ + (BIT_MASK_RXMYRTS_NAV_8197F << BIT_SHIFT_RXMYRTS_NAV_8197F) +#define BIT_CLEAR_RXMYRTS_NAV_8197F(x) ((x) & (~BITS_RXMYRTS_NAV_8197F)) +#define BIT_GET_RXMYRTS_NAV_8197F(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_8197F) & BIT_MASK_RXMYRTS_NAV_8197F) +#define BIT_SET_RXMYRTS_NAV_8197F(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_8197F(x) | BIT_RXMYRTS_NAV_8197F(v)) + +#define BIT_SHIFT_RTSRST_8197F 0 +#define BIT_MASK_RTSRST_8197F 0xff +#define BIT_RTSRST_8197F(x) \ + (((x) & BIT_MASK_RTSRST_8197F) << BIT_SHIFT_RTSRST_8197F) +#define BITS_RTSRST_8197F (BIT_MASK_RTSRST_8197F << BIT_SHIFT_RTSRST_8197F) +#define BIT_CLEAR_RTSRST_8197F(x) ((x) & (~BITS_RTSRST_8197F)) +#define BIT_GET_RTSRST_8197F(x) \ + (((x) >> BIT_SHIFT_RTSRST_8197F) & BIT_MASK_RTSRST_8197F) +#define BIT_SET_RTSRST_8197F(x, v) \ + (BIT_CLEAR_RTSRST_8197F(x) | BIT_RTSRST_8197F(v)) + +/* 2 REG_BACAMCMD_8197F (BLOCK ACK CAM COMMAND REGISTER) */ +#define BIT_BACAM_POLL_8197F BIT(31) +#define BIT_BACAM_RST_8197F BIT(17) +#define BIT_BACAM_RW_8197F BIT(16) + +#define BIT_SHIFT_TXSBM_8197F 14 +#define BIT_MASK_TXSBM_8197F 0x3 +#define BIT_TXSBM_8197F(x) \ + (((x) & BIT_MASK_TXSBM_8197F) << BIT_SHIFT_TXSBM_8197F) +#define BITS_TXSBM_8197F (BIT_MASK_TXSBM_8197F << BIT_SHIFT_TXSBM_8197F) +#define BIT_CLEAR_TXSBM_8197F(x) ((x) & (~BITS_TXSBM_8197F)) +#define BIT_GET_TXSBM_8197F(x) \ + (((x) >> BIT_SHIFT_TXSBM_8197F) & BIT_MASK_TXSBM_8197F) +#define BIT_SET_TXSBM_8197F(x, v) \ + (BIT_CLEAR_TXSBM_8197F(x) | BIT_TXSBM_8197F(v)) + +#define BIT_SHIFT_BACAM_ADDR_8197F 0 +#define BIT_MASK_BACAM_ADDR_8197F 0x3f +#define BIT_BACAM_ADDR_8197F(x) \ + (((x) & BIT_MASK_BACAM_ADDR_8197F) << BIT_SHIFT_BACAM_ADDR_8197F) +#define BITS_BACAM_ADDR_8197F \ + (BIT_MASK_BACAM_ADDR_8197F << BIT_SHIFT_BACAM_ADDR_8197F) +#define BIT_CLEAR_BACAM_ADDR_8197F(x) ((x) & (~BITS_BACAM_ADDR_8197F)) +#define BIT_GET_BACAM_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_BACAM_ADDR_8197F) & BIT_MASK_BACAM_ADDR_8197F) +#define BIT_SET_BACAM_ADDR_8197F(x, v) \ + (BIT_CLEAR_BACAM_ADDR_8197F(x) | BIT_BACAM_ADDR_8197F(v)) + +/* 2 REG_BACAMCONTENT_8197F (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_H_8197F (32 & CPU_OPT_WIDTH) +#define BIT_MASK_BA_CONTENT_H_8197F 0xffffffffL +#define BIT_BA_CONTENT_H_8197F(x) \ + (((x) & BIT_MASK_BA_CONTENT_H_8197F) << BIT_SHIFT_BA_CONTENT_H_8197F) +#define BITS_BA_CONTENT_H_8197F \ + (BIT_MASK_BA_CONTENT_H_8197F << BIT_SHIFT_BA_CONTENT_H_8197F) +#define BIT_CLEAR_BA_CONTENT_H_8197F(x) ((x) & (~BITS_BA_CONTENT_H_8197F)) +#define BIT_GET_BA_CONTENT_H_8197F(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_H_8197F) & BIT_MASK_BA_CONTENT_H_8197F) +#define BIT_SET_BA_CONTENT_H_8197F(x, v) \ + (BIT_CLEAR_BA_CONTENT_H_8197F(x) | BIT_BA_CONTENT_H_8197F(v)) + +#define BIT_SHIFT_BA_CONTENT_L_8197F 0 +#define BIT_MASK_BA_CONTENT_L_8197F 0xffffffffL +#define BIT_BA_CONTENT_L_8197F(x) \ + (((x) & BIT_MASK_BA_CONTENT_L_8197F) << BIT_SHIFT_BA_CONTENT_L_8197F) +#define BITS_BA_CONTENT_L_8197F \ + (BIT_MASK_BA_CONTENT_L_8197F << BIT_SHIFT_BA_CONTENT_L_8197F) +#define BIT_CLEAR_BA_CONTENT_L_8197F(x) ((x) & (~BITS_BA_CONTENT_L_8197F)) +#define BIT_GET_BA_CONTENT_L_8197F(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_L_8197F) & BIT_MASK_BA_CONTENT_L_8197F) +#define BIT_SET_BA_CONTENT_L_8197F(x, v) \ + (BIT_CLEAR_BA_CONTENT_L_8197F(x) | BIT_BA_CONTENT_L_8197F(v)) + +/* 2 REG_WMAC_BITMAP_CTL_8197F */ +#define BIT_BITMAP_VO_8197F BIT(7) +#define BIT_BITMAP_VI_8197F BIT(6) +#define BIT_BITMAP_BE_8197F BIT(5) +#define BIT_BITMAP_BK_8197F BIT(4) + +#define BIT_SHIFT_BITMAP_CONDITION_8197F 2 +#define BIT_MASK_BITMAP_CONDITION_8197F 0x3 +#define BIT_BITMAP_CONDITION_8197F(x) \ + (((x) & BIT_MASK_BITMAP_CONDITION_8197F) \ + << BIT_SHIFT_BITMAP_CONDITION_8197F) +#define BITS_BITMAP_CONDITION_8197F \ + (BIT_MASK_BITMAP_CONDITION_8197F << BIT_SHIFT_BITMAP_CONDITION_8197F) +#define BIT_CLEAR_BITMAP_CONDITION_8197F(x) \ + ((x) & (~BITS_BITMAP_CONDITION_8197F)) +#define BIT_GET_BITMAP_CONDITION_8197F(x) \ + (((x) >> BIT_SHIFT_BITMAP_CONDITION_8197F) & \ + BIT_MASK_BITMAP_CONDITION_8197F) +#define BIT_SET_BITMAP_CONDITION_8197F(x, v) \ + (BIT_CLEAR_BITMAP_CONDITION_8197F(x) | BIT_BITMAP_CONDITION_8197F(v)) + +#define BIT_BITMAP_SSNBK_COUNTER_CLR_8197F BIT(1) +#define BIT_BITMAP_FORCE_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_RXPKT_TYPE_8197F 2 +#define BIT_MASK_RXPKT_TYPE_8197F 0x3f +#define BIT_RXPKT_TYPE_8197F(x) \ + (((x) & BIT_MASK_RXPKT_TYPE_8197F) << BIT_SHIFT_RXPKT_TYPE_8197F) +#define BITS_RXPKT_TYPE_8197F \ + (BIT_MASK_RXPKT_TYPE_8197F << BIT_SHIFT_RXPKT_TYPE_8197F) +#define BIT_CLEAR_RXPKT_TYPE_8197F(x) ((x) & (~BITS_RXPKT_TYPE_8197F)) +#define BIT_GET_RXPKT_TYPE_8197F(x) \ + (((x) >> BIT_SHIFT_RXPKT_TYPE_8197F) & BIT_MASK_RXPKT_TYPE_8197F) +#define BIT_SET_RXPKT_TYPE_8197F(x, v) \ + (BIT_CLEAR_RXPKT_TYPE_8197F(x) | BIT_RXPKT_TYPE_8197F(v)) + +#define BIT_TXACT_IND_8197F BIT(1) +#define BIT_RXACT_IND_8197F BIT(0) + +/* 2 REG_WMAC_BACAM_RPMEN_8197F */ + +#define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8197F 2 +#define BIT_MASK_BITMAP_SSNBK_COUNTER_8197F 0x3f +#define BIT_BITMAP_SSNBK_COUNTER_8197F(x) \ + (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8197F) \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8197F) +#define BITS_BITMAP_SSNBK_COUNTER_8197F \ + (BIT_MASK_BITMAP_SSNBK_COUNTER_8197F \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8197F) +#define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8197F(x) \ + ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8197F)) +#define BIT_GET_BITMAP_SSNBK_COUNTER_8197F(x) \ + (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8197F) & \ + BIT_MASK_BITMAP_SSNBK_COUNTER_8197F) +#define BIT_SET_BITMAP_SSNBK_COUNTER_8197F(x, v) \ + (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8197F(x) | \ + BIT_BITMAP_SSNBK_COUNTER_8197F(v)) + +#define BIT_BITMAP_EN_8197F BIT(1) +#define BIT_WMAC_BACAM_RPMEN_8197F BIT(0) + +/* 2 REG_LBDLY_8197F (LOOPBACK DELAY REGISTER) */ + +#define BIT_SHIFT_LBDLY_8197F 0 +#define BIT_MASK_LBDLY_8197F 0x1f +#define BIT_LBDLY_8197F(x) \ + (((x) & BIT_MASK_LBDLY_8197F) << BIT_SHIFT_LBDLY_8197F) +#define BITS_LBDLY_8197F (BIT_MASK_LBDLY_8197F << BIT_SHIFT_LBDLY_8197F) +#define BIT_CLEAR_LBDLY_8197F(x) ((x) & (~BITS_LBDLY_8197F)) +#define BIT_GET_LBDLY_8197F(x) \ + (((x) >> BIT_SHIFT_LBDLY_8197F) & BIT_MASK_LBDLY_8197F) +#define BIT_SET_LBDLY_8197F(x, v) \ + (BIT_CLEAR_LBDLY_8197F(x) | BIT_LBDLY_8197F(v)) + +/* 2 REG_RXERR_RPT_8197F (RX ERROR REPORT REGISTER) */ + +#define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8197F 28 +#define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8197F 0xf +#define BIT_RXERR_RPT_SEL_V1_3_0_8197F(x) \ + (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8197F) \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8197F) +#define BITS_RXERR_RPT_SEL_V1_3_0_8197F \ + (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8197F \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8197F) +#define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8197F(x) \ + ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8197F)) +#define BIT_GET_RXERR_RPT_SEL_V1_3_0_8197F(x) \ + (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8197F) & \ + BIT_MASK_RXERR_RPT_SEL_V1_3_0_8197F) +#define BIT_SET_RXERR_RPT_SEL_V1_3_0_8197F(x, v) \ + (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8197F(x) | \ + BIT_RXERR_RPT_SEL_V1_3_0_8197F(v)) + +#define BIT_RXERR_RPT_RST_8197F BIT(27) +#define BIT_RXERR_RPT_SEL_V1_4_8197F BIT(26) + +#define BIT_SHIFT_UD_SELECT_BSSID_2_1_8197F 24 +#define BIT_MASK_UD_SELECT_BSSID_2_1_8197F 0x3 +#define BIT_UD_SELECT_BSSID_2_1_8197F(x) \ + (((x) & BIT_MASK_UD_SELECT_BSSID_2_1_8197F) \ + << BIT_SHIFT_UD_SELECT_BSSID_2_1_8197F) +#define BITS_UD_SELECT_BSSID_2_1_8197F \ + (BIT_MASK_UD_SELECT_BSSID_2_1_8197F \ + << BIT_SHIFT_UD_SELECT_BSSID_2_1_8197F) +#define BIT_CLEAR_UD_SELECT_BSSID_2_1_8197F(x) \ + ((x) & (~BITS_UD_SELECT_BSSID_2_1_8197F)) +#define BIT_GET_UD_SELECT_BSSID_2_1_8197F(x) \ + (((x) >> BIT_SHIFT_UD_SELECT_BSSID_2_1_8197F) & \ + BIT_MASK_UD_SELECT_BSSID_2_1_8197F) +#define BIT_SET_UD_SELECT_BSSID_2_1_8197F(x, v) \ + (BIT_CLEAR_UD_SELECT_BSSID_2_1_8197F(x) | \ + BIT_UD_SELECT_BSSID_2_1_8197F(v)) + +#define BIT_W1S_8197F BIT(23) +#define BIT_UD_SELECT_BSSID_0_8197F BIT(22) + +#define BIT_SHIFT_UD_SUB_TYPE_8197F 18 +#define BIT_MASK_UD_SUB_TYPE_8197F 0xf +#define BIT_UD_SUB_TYPE_8197F(x) \ + (((x) & BIT_MASK_UD_SUB_TYPE_8197F) << BIT_SHIFT_UD_SUB_TYPE_8197F) +#define BITS_UD_SUB_TYPE_8197F \ + (BIT_MASK_UD_SUB_TYPE_8197F << BIT_SHIFT_UD_SUB_TYPE_8197F) +#define BIT_CLEAR_UD_SUB_TYPE_8197F(x) ((x) & (~BITS_UD_SUB_TYPE_8197F)) +#define BIT_GET_UD_SUB_TYPE_8197F(x) \ + (((x) >> BIT_SHIFT_UD_SUB_TYPE_8197F) & BIT_MASK_UD_SUB_TYPE_8197F) +#define BIT_SET_UD_SUB_TYPE_8197F(x, v) \ + (BIT_CLEAR_UD_SUB_TYPE_8197F(x) | BIT_UD_SUB_TYPE_8197F(v)) + +#define BIT_SHIFT_UD_TYPE_8197F 16 +#define BIT_MASK_UD_TYPE_8197F 0x3 +#define BIT_UD_TYPE_8197F(x) \ + (((x) & BIT_MASK_UD_TYPE_8197F) << BIT_SHIFT_UD_TYPE_8197F) +#define BITS_UD_TYPE_8197F (BIT_MASK_UD_TYPE_8197F << BIT_SHIFT_UD_TYPE_8197F) +#define BIT_CLEAR_UD_TYPE_8197F(x) ((x) & (~BITS_UD_TYPE_8197F)) +#define BIT_GET_UD_TYPE_8197F(x) \ + (((x) >> BIT_SHIFT_UD_TYPE_8197F) & BIT_MASK_UD_TYPE_8197F) +#define BIT_SET_UD_TYPE_8197F(x, v) \ + (BIT_CLEAR_UD_TYPE_8197F(x) | BIT_UD_TYPE_8197F(v)) + +#define BIT_SHIFT_RPT_COUNTER_8197F 0 +#define BIT_MASK_RPT_COUNTER_8197F 0xffff +#define BIT_RPT_COUNTER_8197F(x) \ + (((x) & BIT_MASK_RPT_COUNTER_8197F) << BIT_SHIFT_RPT_COUNTER_8197F) +#define BITS_RPT_COUNTER_8197F \ + (BIT_MASK_RPT_COUNTER_8197F << BIT_SHIFT_RPT_COUNTER_8197F) +#define BIT_CLEAR_RPT_COUNTER_8197F(x) ((x) & (~BITS_RPT_COUNTER_8197F)) +#define BIT_GET_RPT_COUNTER_8197F(x) \ + (((x) >> BIT_SHIFT_RPT_COUNTER_8197F) & BIT_MASK_RPT_COUNTER_8197F) +#define BIT_SET_RPT_COUNTER_8197F(x, v) \ + (BIT_CLEAR_RPT_COUNTER_8197F(x) | BIT_RPT_COUNTER_8197F(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_8197F (WMAC TX/RX PROTOCOL CONTROL REGISTER) */ + +#define BIT_SHIFT_ACKBA_TYPSEL_8197F (60 & CPU_OPT_WIDTH) +#define BIT_MASK_ACKBA_TYPSEL_8197F 0xf +#define BIT_ACKBA_TYPSEL_8197F(x) \ + (((x) & BIT_MASK_ACKBA_TYPSEL_8197F) << BIT_SHIFT_ACKBA_TYPSEL_8197F) +#define BITS_ACKBA_TYPSEL_8197F \ + (BIT_MASK_ACKBA_TYPSEL_8197F << BIT_SHIFT_ACKBA_TYPSEL_8197F) +#define BIT_CLEAR_ACKBA_TYPSEL_8197F(x) ((x) & (~BITS_ACKBA_TYPSEL_8197F)) +#define BIT_GET_ACKBA_TYPSEL_8197F(x) \ + (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8197F) & BIT_MASK_ACKBA_TYPSEL_8197F) +#define BIT_SET_ACKBA_TYPSEL_8197F(x, v) \ + (BIT_CLEAR_ACKBA_TYPSEL_8197F(x) | BIT_ACKBA_TYPSEL_8197F(v)) + +#define BIT_SHIFT_ACKBA_ACKPCHK_8197F (56 & CPU_OPT_WIDTH) +#define BIT_MASK_ACKBA_ACKPCHK_8197F 0xf +#define BIT_ACKBA_ACKPCHK_8197F(x) \ + (((x) & BIT_MASK_ACKBA_ACKPCHK_8197F) << BIT_SHIFT_ACKBA_ACKPCHK_8197F) +#define BITS_ACKBA_ACKPCHK_8197F \ + (BIT_MASK_ACKBA_ACKPCHK_8197F << BIT_SHIFT_ACKBA_ACKPCHK_8197F) +#define BIT_CLEAR_ACKBA_ACKPCHK_8197F(x) ((x) & (~BITS_ACKBA_ACKPCHK_8197F)) +#define BIT_GET_ACKBA_ACKPCHK_8197F(x) \ + (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8197F) & BIT_MASK_ACKBA_ACKPCHK_8197F) +#define BIT_SET_ACKBA_ACKPCHK_8197F(x, v) \ + (BIT_CLEAR_ACKBA_ACKPCHK_8197F(x) | BIT_ACKBA_ACKPCHK_8197F(v)) + +#define BIT_SHIFT_ACKBAR_TYPESEL_8197F (48 & CPU_OPT_WIDTH) +#define BIT_MASK_ACKBAR_TYPESEL_8197F 0xff +#define BIT_ACKBAR_TYPESEL_8197F(x) \ + (((x) & BIT_MASK_ACKBAR_TYPESEL_8197F) \ + << BIT_SHIFT_ACKBAR_TYPESEL_8197F) +#define BITS_ACKBAR_TYPESEL_8197F \ + (BIT_MASK_ACKBAR_TYPESEL_8197F << BIT_SHIFT_ACKBAR_TYPESEL_8197F) +#define BIT_CLEAR_ACKBAR_TYPESEL_8197F(x) ((x) & (~BITS_ACKBAR_TYPESEL_8197F)) +#define BIT_GET_ACKBAR_TYPESEL_8197F(x) \ + (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8197F) & \ + BIT_MASK_ACKBAR_TYPESEL_8197F) +#define BIT_SET_ACKBAR_TYPESEL_8197F(x, v) \ + (BIT_CLEAR_ACKBAR_TYPESEL_8197F(x) | BIT_ACKBAR_TYPESEL_8197F(v)) + +#define BIT_SHIFT_ACKBAR_ACKPCHK_8197F (44 & CPU_OPT_WIDTH) +#define BIT_MASK_ACKBAR_ACKPCHK_8197F 0xf +#define BIT_ACKBAR_ACKPCHK_8197F(x) \ + (((x) & BIT_MASK_ACKBAR_ACKPCHK_8197F) \ + << BIT_SHIFT_ACKBAR_ACKPCHK_8197F) +#define BITS_ACKBAR_ACKPCHK_8197F \ + (BIT_MASK_ACKBAR_ACKPCHK_8197F << BIT_SHIFT_ACKBAR_ACKPCHK_8197F) +#define BIT_CLEAR_ACKBAR_ACKPCHK_8197F(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8197F)) +#define BIT_GET_ACKBAR_ACKPCHK_8197F(x) \ + (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8197F) & \ + BIT_MASK_ACKBAR_ACKPCHK_8197F) +#define BIT_SET_ACKBAR_ACKPCHK_8197F(x, v) \ + (BIT_CLEAR_ACKBAR_ACKPCHK_8197F(x) | BIT_ACKBAR_ACKPCHK_8197F(v)) + +#define BIT_RXBA_IGNOREA2_8197F BIT(42) +#define BIT_EN_SAVE_ALL_TXOPADDR_8197F BIT(41) +#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_8197F BIT(40) +#define BIT_DIS_TXBA_AMPDUFCSERR_8197F BIT(39) +#define BIT_DIS_TXBA_RXBARINFULL_8197F BIT(38) +#define BIT_DIS_TXCFE_INFULL_8197F BIT(37) +#define BIT_DIS_TXCTS_INFULL_8197F BIT(36) +#define BIT_EN_TXACKBA_IN_TX_RDG_8197F BIT(35) +#define BIT_EN_TXACKBA_IN_TXOP_8197F BIT(34) +#define BIT_EN_TXCTS_IN_RXNAV_8197F BIT(33) +#define BIT_EN_TXCTS_INTXOP_8197F BIT(32) +#define BIT_BLK_EDCA_BBSLP_8197F BIT(31) +#define BIT_BLK_EDCA_BBSBY_8197F BIT(30) +#define BIT_ACKTO_BLOCK_SCH_EN_8197F BIT(27) +#define BIT_EIFS_BLOCK_SCH_EN_8197F BIT(26) +#define BIT_PLCPCHK_RST_EIFS_8197F BIT(25) +#define BIT_CCA_RST_EIFS_8197F BIT(24) +#define BIT_DIS_UPD_MYRXPKTNAV_8197F BIT(23) +#define BIT_EARLY_TXBA_8197F BIT(22) + +#define BIT_SHIFT_RESP_CHNBUSY_8197F 20 +#define BIT_MASK_RESP_CHNBUSY_8197F 0x3 +#define BIT_RESP_CHNBUSY_8197F(x) \ + (((x) & BIT_MASK_RESP_CHNBUSY_8197F) << BIT_SHIFT_RESP_CHNBUSY_8197F) +#define BITS_RESP_CHNBUSY_8197F \ + (BIT_MASK_RESP_CHNBUSY_8197F << BIT_SHIFT_RESP_CHNBUSY_8197F) +#define BIT_CLEAR_RESP_CHNBUSY_8197F(x) ((x) & (~BITS_RESP_CHNBUSY_8197F)) +#define BIT_GET_RESP_CHNBUSY_8197F(x) \ + (((x) >> BIT_SHIFT_RESP_CHNBUSY_8197F) & BIT_MASK_RESP_CHNBUSY_8197F) +#define BIT_SET_RESP_CHNBUSY_8197F(x, v) \ + (BIT_CLEAR_RESP_CHNBUSY_8197F(x) | BIT_RESP_CHNBUSY_8197F(v)) + +#define BIT_RESP_DCTS_EN_8197F BIT(19) +#define BIT_RESP_DCFE_EN_8197F BIT(18) +#define BIT_RESP_SPLCPEN_8197F BIT(17) +#define BIT_RESP_SGIEN_8197F BIT(16) +#define BIT_RESP_LDPC_EN_8197F BIT(15) +#define BIT_DIS_RESP_ACKINCCA_8197F BIT(14) +#define BIT_DIS_RESP_CTSINCCA_8197F BIT(13) + +#define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8197F 10 +#define BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8197F 0x7 +#define BIT_R_WMAC_SECOND_CCA_TIMER_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8197F) \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8197F) +#define BITS_R_WMAC_SECOND_CCA_TIMER_8197F \ + (BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8197F \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8197F) +#define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8197F(x) \ + ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER_8197F)) +#define BIT_GET_R_WMAC_SECOND_CCA_TIMER_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8197F) & \ + BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8197F) +#define BIT_SET_R_WMAC_SECOND_CCA_TIMER_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8197F(x) | \ + BIT_R_WMAC_SECOND_CCA_TIMER_8197F(v)) + +#define BIT_SHIFT_RFMOD_8197F 7 +#define BIT_MASK_RFMOD_8197F 0x3 +#define BIT_RFMOD_8197F(x) \ + (((x) & BIT_MASK_RFMOD_8197F) << BIT_SHIFT_RFMOD_8197F) +#define BITS_RFMOD_8197F (BIT_MASK_RFMOD_8197F << BIT_SHIFT_RFMOD_8197F) +#define BIT_CLEAR_RFMOD_8197F(x) ((x) & (~BITS_RFMOD_8197F)) +#define BIT_GET_RFMOD_8197F(x) \ + (((x) >> BIT_SHIFT_RFMOD_8197F) & BIT_MASK_RFMOD_8197F) +#define BIT_SET_RFMOD_8197F(x, v) \ + (BIT_CLEAR_RFMOD_8197F(x) | BIT_RFMOD_8197F(v)) + +#define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8197F 5 +#define BIT_MASK_RESP_CTS_DYNBW_SEL_8197F 0x3 +#define BIT_RESP_CTS_DYNBW_SEL_8197F(x) \ + (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8197F) \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8197F) +#define BITS_RESP_CTS_DYNBW_SEL_8197F \ + (BIT_MASK_RESP_CTS_DYNBW_SEL_8197F \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8197F) +#define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8197F(x) \ + ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8197F)) +#define BIT_GET_RESP_CTS_DYNBW_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8197F) & \ + BIT_MASK_RESP_CTS_DYNBW_SEL_8197F) +#define BIT_SET_RESP_CTS_DYNBW_SEL_8197F(x, v) \ + (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8197F(x) | \ + BIT_RESP_CTS_DYNBW_SEL_8197F(v)) + +#define BIT_DLY_TX_WAIT_RXANTSEL_8197F BIT(4) +#define BIT_TXRESP_BY_RXANTSEL_8197F BIT(3) + +#define BIT_SHIFT_ORIG_DCTS_CHK_8197F 0 +#define BIT_MASK_ORIG_DCTS_CHK_8197F 0x3 +#define BIT_ORIG_DCTS_CHK_8197F(x) \ + (((x) & BIT_MASK_ORIG_DCTS_CHK_8197F) << BIT_SHIFT_ORIG_DCTS_CHK_8197F) +#define BITS_ORIG_DCTS_CHK_8197F \ + (BIT_MASK_ORIG_DCTS_CHK_8197F << BIT_SHIFT_ORIG_DCTS_CHK_8197F) +#define BIT_CLEAR_ORIG_DCTS_CHK_8197F(x) ((x) & (~BITS_ORIG_DCTS_CHK_8197F)) +#define BIT_GET_ORIG_DCTS_CHK_8197F(x) \ + (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8197F) & BIT_MASK_ORIG_DCTS_CHK_8197F) +#define BIT_SET_ORIG_DCTS_CHK_8197F(x, v) \ + (BIT_CLEAR_ORIG_DCTS_CHK_8197F(x) | BIT_ORIG_DCTS_CHK_8197F(v)) + +/* 2 REG_CAMCMD_8197F (CAM COMMAND REGISTER) */ +#define BIT_SECCAM_POLLING_8197F BIT(31) +#define BIT_SECCAM_CLR_8197F BIT(30) +#define BIT_MFBCAM_CLR_8197F BIT(29) +#define BIT_SECCAM_WE_8197F BIT(16) + +#define BIT_SHIFT_SECCAM_ADDR_V2_8197F 0 +#define BIT_MASK_SECCAM_ADDR_V2_8197F 0x3ff +#define BIT_SECCAM_ADDR_V2_8197F(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V2_8197F) \ + << BIT_SHIFT_SECCAM_ADDR_V2_8197F) +#define BITS_SECCAM_ADDR_V2_8197F \ + (BIT_MASK_SECCAM_ADDR_V2_8197F << BIT_SHIFT_SECCAM_ADDR_V2_8197F) +#define BIT_CLEAR_SECCAM_ADDR_V2_8197F(x) ((x) & (~BITS_SECCAM_ADDR_V2_8197F)) +#define BIT_GET_SECCAM_ADDR_V2_8197F(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V2_8197F) & \ + BIT_MASK_SECCAM_ADDR_V2_8197F) +#define BIT_SET_SECCAM_ADDR_V2_8197F(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V2_8197F(x) | BIT_SECCAM_ADDR_V2_8197F(v)) + +/* 2 REG_CAMWRITE_8197F (CAM WRITE REGISTER) */ + +#define BIT_SHIFT_CAMW_DATA_8197F 0 +#define BIT_MASK_CAMW_DATA_8197F 0xffffffffL +#define BIT_CAMW_DATA_8197F(x) \ + (((x) & BIT_MASK_CAMW_DATA_8197F) << BIT_SHIFT_CAMW_DATA_8197F) +#define BITS_CAMW_DATA_8197F \ + (BIT_MASK_CAMW_DATA_8197F << BIT_SHIFT_CAMW_DATA_8197F) +#define BIT_CLEAR_CAMW_DATA_8197F(x) ((x) & (~BITS_CAMW_DATA_8197F)) +#define BIT_GET_CAMW_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_CAMW_DATA_8197F) & BIT_MASK_CAMW_DATA_8197F) +#define BIT_SET_CAMW_DATA_8197F(x, v) \ + (BIT_CLEAR_CAMW_DATA_8197F(x) | BIT_CAMW_DATA_8197F(v)) + +/* 2 REG_CAMREAD_8197F (CAM READ REGISTER) */ + +#define BIT_SHIFT_CAMR_DATA_8197F 0 +#define BIT_MASK_CAMR_DATA_8197F 0xffffffffL +#define BIT_CAMR_DATA_8197F(x) \ + (((x) & BIT_MASK_CAMR_DATA_8197F) << BIT_SHIFT_CAMR_DATA_8197F) +#define BITS_CAMR_DATA_8197F \ + (BIT_MASK_CAMR_DATA_8197F << BIT_SHIFT_CAMR_DATA_8197F) +#define BIT_CLEAR_CAMR_DATA_8197F(x) ((x) & (~BITS_CAMR_DATA_8197F)) +#define BIT_GET_CAMR_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_CAMR_DATA_8197F) & BIT_MASK_CAMR_DATA_8197F) +#define BIT_SET_CAMR_DATA_8197F(x, v) \ + (BIT_CLEAR_CAMR_DATA_8197F(x) | BIT_CAMR_DATA_8197F(v)) + +/* 2 REG_CAMDBG_8197F (CAM DEBUG REGISTER) */ +#define BIT_SECCAM_INFO_8197F BIT(31) +#define BIT_SEC_KEYFOUND_8197F BIT(15) + +#define BIT_SHIFT_CAMDBG_SEC_TYPE_8197F 12 +#define BIT_MASK_CAMDBG_SEC_TYPE_8197F 0x7 +#define BIT_CAMDBG_SEC_TYPE_8197F(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_TYPE_8197F) \ + << BIT_SHIFT_CAMDBG_SEC_TYPE_8197F) +#define BITS_CAMDBG_SEC_TYPE_8197F \ + (BIT_MASK_CAMDBG_SEC_TYPE_8197F << BIT_SHIFT_CAMDBG_SEC_TYPE_8197F) +#define BIT_CLEAR_CAMDBG_SEC_TYPE_8197F(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_8197F)) +#define BIT_GET_CAMDBG_SEC_TYPE_8197F(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_8197F) & \ + BIT_MASK_CAMDBG_SEC_TYPE_8197F) +#define BIT_SET_CAMDBG_SEC_TYPE_8197F(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_TYPE_8197F(x) | BIT_CAMDBG_SEC_TYPE_8197F(v)) + +#define BIT_CAMDBG_EXT_SEC_TYPE_8197F BIT(11) + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8197F 5 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX_8197F 0x1f +#define BIT_CAMDBG_MIC_KEY_IDX_8197F(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_8197F) \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8197F) +#define BITS_CAMDBG_MIC_KEY_IDX_8197F \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX_8197F \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8197F) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8197F(x) \ + ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_8197F)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8197F) & \ + BIT_MASK_CAMDBG_MIC_KEY_IDX_8197F) +#define BIT_SET_CAMDBG_MIC_KEY_IDX_8197F(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8197F(x) | \ + BIT_CAMDBG_MIC_KEY_IDX_8197F(v)) + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8197F 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX_8197F 0x1f +#define BIT_CAMDBG_SEC_KEY_IDX_8197F(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_8197F) \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8197F) +#define BITS_CAMDBG_SEC_KEY_IDX_8197F \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX_8197F \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8197F) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8197F(x) \ + ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_8197F)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8197F) & \ + BIT_MASK_CAMDBG_SEC_KEY_IDX_8197F) +#define BIT_SET_CAMDBG_SEC_KEY_IDX_8197F(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8197F(x) | \ + BIT_CAMDBG_SEC_KEY_IDX_8197F(v)) + +/* 2 REG_RXFILTER_ACTION_1_8197F */ + +#define BIT_SHIFT_RXFILTER_ACTION_1_8197F 0 +#define BIT_MASK_RXFILTER_ACTION_1_8197F 0xff +#define BIT_RXFILTER_ACTION_1_8197F(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_1_8197F) \ + << BIT_SHIFT_RXFILTER_ACTION_1_8197F) +#define BITS_RXFILTER_ACTION_1_8197F \ + (BIT_MASK_RXFILTER_ACTION_1_8197F << BIT_SHIFT_RXFILTER_ACTION_1_8197F) +#define BIT_CLEAR_RXFILTER_ACTION_1_8197F(x) \ + ((x) & (~BITS_RXFILTER_ACTION_1_8197F)) +#define BIT_GET_RXFILTER_ACTION_1_8197F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8197F) & \ + BIT_MASK_RXFILTER_ACTION_1_8197F) +#define BIT_SET_RXFILTER_ACTION_1_8197F(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_1_8197F(x) | BIT_RXFILTER_ACTION_1_8197F(v)) + +/* 2 REG_RXFILTER_CATEGORY_1_8197F */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_1_8197F 0 +#define BIT_MASK_RXFILTER_CATEGORY_1_8197F 0xff +#define BIT_RXFILTER_CATEGORY_1_8197F(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8197F) \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8197F) +#define BITS_RXFILTER_CATEGORY_1_8197F \ + (BIT_MASK_RXFILTER_CATEGORY_1_8197F \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8197F) +#define BIT_CLEAR_RXFILTER_CATEGORY_1_8197F(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_1_8197F)) +#define BIT_GET_RXFILTER_CATEGORY_1_8197F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8197F) & \ + BIT_MASK_RXFILTER_CATEGORY_1_8197F) +#define BIT_SET_RXFILTER_CATEGORY_1_8197F(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_1_8197F(x) | \ + BIT_RXFILTER_CATEGORY_1_8197F(v)) + +/* 2 REG_SECCFG_8197F (SECURITY CONFIGURATION REGISTER) */ +#define BIT_DIS_GCLK_WAPI_8197F BIT(15) +#define BIT_DIS_GCLK_AES_8197F BIT(14) +#define BIT_DIS_GCLK_TKIP_8197F BIT(13) +#define BIT_AES_SEL_QC_1_8197F BIT(12) +#define BIT_AES_SEL_QC_0_8197F BIT(11) +#define BIT_WMAC_CKECK_BMC_8197F BIT(9) +#define BIT_CHK_KEYID_8197F BIT(8) +#define BIT_RXBCUSEDK_8197F BIT(7) +#define BIT_TXBCUSEDK_8197F BIT(6) +#define BIT_NOSKMC_8197F BIT(5) +#define BIT_SKBYA2_8197F BIT(4) +#define BIT_RXDEC_8197F BIT(3) +#define BIT_TXENC_8197F BIT(2) +#define BIT_RXUHUSEDK_8197F BIT(1) +#define BIT_TXUHUSEDK_8197F BIT(0) + +/* 2 REG_RXFILTER_ACTION_3_8197F */ + +#define BIT_SHIFT_RXFILTER_ACTION_3_8197F 0 +#define BIT_MASK_RXFILTER_ACTION_3_8197F 0xff +#define BIT_RXFILTER_ACTION_3_8197F(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_3_8197F) \ + << BIT_SHIFT_RXFILTER_ACTION_3_8197F) +#define BITS_RXFILTER_ACTION_3_8197F \ + (BIT_MASK_RXFILTER_ACTION_3_8197F << BIT_SHIFT_RXFILTER_ACTION_3_8197F) +#define BIT_CLEAR_RXFILTER_ACTION_3_8197F(x) \ + ((x) & (~BITS_RXFILTER_ACTION_3_8197F)) +#define BIT_GET_RXFILTER_ACTION_3_8197F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8197F) & \ + BIT_MASK_RXFILTER_ACTION_3_8197F) +#define BIT_SET_RXFILTER_ACTION_3_8197F(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_3_8197F(x) | BIT_RXFILTER_ACTION_3_8197F(v)) + +/* 2 REG_RXFILTER_CATEGORY_3_8197F */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_3_8197F 0 +#define BIT_MASK_RXFILTER_CATEGORY_3_8197F 0xff +#define BIT_RXFILTER_CATEGORY_3_8197F(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8197F) \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8197F) +#define BITS_RXFILTER_CATEGORY_3_8197F \ + (BIT_MASK_RXFILTER_CATEGORY_3_8197F \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8197F) +#define BIT_CLEAR_RXFILTER_CATEGORY_3_8197F(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_3_8197F)) +#define BIT_GET_RXFILTER_CATEGORY_3_8197F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8197F) & \ + BIT_MASK_RXFILTER_CATEGORY_3_8197F) +#define BIT_SET_RXFILTER_CATEGORY_3_8197F(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_3_8197F(x) | \ + BIT_RXFILTER_CATEGORY_3_8197F(v)) + +/* 2 REG_RXFILTER_ACTION_2_8197F */ + +#define BIT_SHIFT_RXFILTER_ACTION_2_8197F 0 +#define BIT_MASK_RXFILTER_ACTION_2_8197F 0xff +#define BIT_RXFILTER_ACTION_2_8197F(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_2_8197F) \ + << BIT_SHIFT_RXFILTER_ACTION_2_8197F) +#define BITS_RXFILTER_ACTION_2_8197F \ + (BIT_MASK_RXFILTER_ACTION_2_8197F << BIT_SHIFT_RXFILTER_ACTION_2_8197F) +#define BIT_CLEAR_RXFILTER_ACTION_2_8197F(x) \ + ((x) & (~BITS_RXFILTER_ACTION_2_8197F)) +#define BIT_GET_RXFILTER_ACTION_2_8197F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8197F) & \ + BIT_MASK_RXFILTER_ACTION_2_8197F) +#define BIT_SET_RXFILTER_ACTION_2_8197F(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_2_8197F(x) | BIT_RXFILTER_ACTION_2_8197F(v)) + +/* 2 REG_RXFILTER_CATEGORY_2_8197F */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_2_8197F 0 +#define BIT_MASK_RXFILTER_CATEGORY_2_8197F 0xff +#define BIT_RXFILTER_CATEGORY_2_8197F(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8197F) \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8197F) +#define BITS_RXFILTER_CATEGORY_2_8197F \ + (BIT_MASK_RXFILTER_CATEGORY_2_8197F \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8197F) +#define BIT_CLEAR_RXFILTER_CATEGORY_2_8197F(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_2_8197F)) +#define BIT_GET_RXFILTER_CATEGORY_2_8197F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8197F) & \ + BIT_MASK_RXFILTER_CATEGORY_2_8197F) +#define BIT_SET_RXFILTER_CATEGORY_2_8197F(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_2_8197F(x) | \ + BIT_RXFILTER_CATEGORY_2_8197F(v)) + +/* 2 REG_RXFLTMAP4_8197F (RX FILTER MAP GROUP 4) */ +#define BIT_CTRLFLT15EN_FW_8197F BIT(15) +#define BIT_CTRLFLT14EN_FW_8197F BIT(14) +#define BIT_CTRLFLT13EN_FW_8197F BIT(13) +#define BIT_CTRLFLT12EN_FW_8197F BIT(12) +#define BIT_CTRLFLT11EN_FW_8197F BIT(11) +#define BIT_CTRLFLT10EN_FW_8197F BIT(10) +#define BIT_CTRLFLT9EN_FW_8197F BIT(9) +#define BIT_CTRLFLT8EN_FW_8197F BIT(8) +#define BIT_CTRLFLT7EN_FW_8197F BIT(7) +#define BIT_CTRLFLT6EN_FW_8197F BIT(6) +#define BIT_CTRLFLT5EN_FW_8197F BIT(5) +#define BIT_CTRLFLT4EN_FW_8197F BIT(4) +#define BIT_CTRLFLT3EN_FW_8197F BIT(3) +#define BIT_CTRLFLT2EN_FW_8197F BIT(2) +#define BIT_CTRLFLT1EN_FW_8197F BIT(1) +#define BIT_CTRLFLT0EN_FW_8197F BIT(0) + +/* 2 REG_RXFLTMAP3_8197F (RX FILTER MAP GROUP 3) */ +#define BIT_MGTFLT15EN_FW_8197F BIT(15) +#define BIT_MGTFLT14EN_FW_8197F BIT(14) +#define BIT_MGTFLT13EN_FW_8197F BIT(13) +#define BIT_MGTFLT12EN_FW_8197F BIT(12) +#define BIT_MGTFLT11EN_FW_8197F BIT(11) +#define BIT_MGTFLT10EN_FW_8197F BIT(10) +#define BIT_MGTFLT9EN_FW_8197F BIT(9) +#define BIT_MGTFLT8EN_FW_8197F BIT(8) +#define BIT_MGTFLT7EN_FW_8197F BIT(7) +#define BIT_MGTFLT6EN_FW_8197F BIT(6) +#define BIT_MGTFLT5EN_FW_8197F BIT(5) +#define BIT_MGTFLT4EN_FW_8197F BIT(4) +#define BIT_MGTFLT3EN_FW_8197F BIT(3) +#define BIT_MGTFLT2EN_FW_8197F BIT(2) +#define BIT_MGTFLT1EN_FW_8197F BIT(1) +#define BIT_MGTFLT0EN_FW_8197F BIT(0) + +/* 2 REG_RXFLTMAP6_8197F (RX FILTER MAP GROUP 3) */ +#define BIT_ACTIONFLT15EN_FW_8197F BIT(15) +#define BIT_ACTIONFLT14EN_FW_8197F BIT(14) +#define BIT_ACTIONFLT13EN_FW_8197F BIT(13) +#define BIT_ACTIONFLT12EN_FW_8197F BIT(12) +#define BIT_ACTIONFLT11EN_FW_8197F BIT(11) +#define BIT_ACTIONFLT10EN_FW_8197F BIT(10) +#define BIT_ACTIONFLT9EN_FW_8197F BIT(9) +#define BIT_ACTIONFLT8EN_FW_8197F BIT(8) +#define BIT_ACTIONFLT7EN_FW_8197F BIT(7) +#define BIT_ACTIONFLT6EN_FW_8197F BIT(6) +#define BIT_ACTIONFLT5EN_FW_8197F BIT(5) +#define BIT_ACTIONFLT4EN_FW_8197F BIT(4) +#define BIT_ACTIONFLT3EN_FW_8197F BIT(3) +#define BIT_ACTIONFLT2EN_FW_8197F BIT(2) +#define BIT_ACTIONFLT1EN_FW_8197F BIT(1) +#define BIT_ACTIONFLT0EN_FW_8197F BIT(0) + +/* 2 REG_RXFLTMAP5_8197F (RX FILTER MAP GROUP 3) */ +#define BIT_DATAFLT15EN_FW_8197F BIT(15) +#define BIT_DATAFLT14EN_FW_8197F BIT(14) +#define BIT_DATAFLT13EN_FW_8197F BIT(13) +#define BIT_DATAFLT12EN_FW_8197F BIT(12) +#define BIT_DATAFLT11EN_FW_8197F BIT(11) +#define BIT_DATAFLT10EN_FW_8197F BIT(10) +#define BIT_DATAFLT9EN_FW_8197F BIT(9) +#define BIT_DATAFLT8EN_FW_8197F BIT(8) +#define BIT_DATAFLT7EN_FW_8197F BIT(7) +#define BIT_DATAFLT6EN_FW_8197F BIT(6) +#define BIT_DATAFLT5EN_FW_8197F BIT(5) +#define BIT_DATAFLT4EN_FW_8197F BIT(4) +#define BIT_DATAFLT3EN_FW_8197F BIT(3) +#define BIT_DATAFLT2EN_FW_8197F BIT(2) +#define BIT_DATAFLT1EN_FW_8197F BIT(1) +#define BIT_DATAFLT0EN_FW_8197F BIT(0) + +/* 2 REG_WMMPS_UAPSD_TID_8197F (WMM POWER SAVE UAPSD TID REGISTER) */ +#define BIT_WMMPS_UAPSD_TID7_8197F BIT(7) +#define BIT_WMMPS_UAPSD_TID6_8197F BIT(6) +#define BIT_WMMPS_UAPSD_TID5_8197F BIT(5) +#define BIT_WMMPS_UAPSD_TID4_8197F BIT(4) +#define BIT_WMMPS_UAPSD_TID3_8197F BIT(3) +#define BIT_WMMPS_UAPSD_TID2_8197F BIT(2) +#define BIT_WMMPS_UAPSD_TID1_8197F BIT(1) +#define BIT_WMMPS_UAPSD_TID0_8197F BIT(0) + +/* 2 REG_PS_RX_INFO_8197F (POWER SAVE RX INFORMATION REGISTER) */ + +#define BIT_SHIFT_PORTSEL__PS_RX_INFO_8197F 5 +#define BIT_MASK_PORTSEL__PS_RX_INFO_8197F 0x7 +#define BIT_PORTSEL__PS_RX_INFO_8197F(x) \ + (((x) & BIT_MASK_PORTSEL__PS_RX_INFO_8197F) \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8197F) +#define BITS_PORTSEL__PS_RX_INFO_8197F \ + (BIT_MASK_PORTSEL__PS_RX_INFO_8197F \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8197F) +#define BIT_CLEAR_PORTSEL__PS_RX_INFO_8197F(x) \ + ((x) & (~BITS_PORTSEL__PS_RX_INFO_8197F)) +#define BIT_GET_PORTSEL__PS_RX_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO_8197F) & \ + BIT_MASK_PORTSEL__PS_RX_INFO_8197F) +#define BIT_SET_PORTSEL__PS_RX_INFO_8197F(x, v) \ + (BIT_CLEAR_PORTSEL__PS_RX_INFO_8197F(x) | \ + BIT_PORTSEL__PS_RX_INFO_8197F(v)) + +#define BIT_RXCTRLIN0_8197F BIT(4) +#define BIT_RXMGTIN0_8197F BIT(3) +#define BIT_RXDATAIN2_8197F BIT(2) +#define BIT_RXDATAIN1_8197F BIT(1) +#define BIT_RXDATAIN0_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_CHK_TSF_TA_8197F BIT(2) +#define BIT_CHK_TSF_CBSSID_8197F BIT(1) +#define BIT_CHK_TSF_EN_8197F BIT(0) + +/* 2 REG_WOW_CTRL_8197F (WAKE ON WLAN CONTROL REGISTER) */ + +#define BIT_SHIFT_PSF_BSSIDSEL_B2B1_8197F 6 +#define BIT_MASK_PSF_BSSIDSEL_B2B1_8197F 0x3 +#define BIT_PSF_BSSIDSEL_B2B1_8197F(x) \ + (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1_8197F) \ + << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8197F) +#define BITS_PSF_BSSIDSEL_B2B1_8197F \ + (BIT_MASK_PSF_BSSIDSEL_B2B1_8197F << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8197F) +#define BIT_CLEAR_PSF_BSSIDSEL_B2B1_8197F(x) \ + ((x) & (~BITS_PSF_BSSIDSEL_B2B1_8197F)) +#define BIT_GET_PSF_BSSIDSEL_B2B1_8197F(x) \ + (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1_8197F) & \ + BIT_MASK_PSF_BSSIDSEL_B2B1_8197F) +#define BIT_SET_PSF_BSSIDSEL_B2B1_8197F(x, v) \ + (BIT_CLEAR_PSF_BSSIDSEL_B2B1_8197F(x) | BIT_PSF_BSSIDSEL_B2B1_8197F(v)) + +#define BIT_WOWHCI_8197F BIT(5) +#define BIT_PSF_BSSIDSEL_B0_8197F BIT(4) +#define BIT_UWF_8197F BIT(3) +#define BIT_MAGIC_8197F BIT(2) +#define BIT_WOWEN_8197F BIT(1) +#define BIT_FORCE_WAKEUP_8197F BIT(0) + +/* 2 REG_LPNAV_CTRL_8197F (LOW POWER NAV CONTROL REGISTER) */ +#define BIT_LPNAV_EN_8197F BIT(31) + +#define BIT_SHIFT_LPNAV_EARLY_8197F 16 +#define BIT_MASK_LPNAV_EARLY_8197F 0x7fff +#define BIT_LPNAV_EARLY_8197F(x) \ + (((x) & BIT_MASK_LPNAV_EARLY_8197F) << BIT_SHIFT_LPNAV_EARLY_8197F) +#define BITS_LPNAV_EARLY_8197F \ + (BIT_MASK_LPNAV_EARLY_8197F << BIT_SHIFT_LPNAV_EARLY_8197F) +#define BIT_CLEAR_LPNAV_EARLY_8197F(x) ((x) & (~BITS_LPNAV_EARLY_8197F)) +#define BIT_GET_LPNAV_EARLY_8197F(x) \ + (((x) >> BIT_SHIFT_LPNAV_EARLY_8197F) & BIT_MASK_LPNAV_EARLY_8197F) +#define BIT_SET_LPNAV_EARLY_8197F(x, v) \ + (BIT_CLEAR_LPNAV_EARLY_8197F(x) | BIT_LPNAV_EARLY_8197F(v)) + +#define BIT_SHIFT_LPNAV_TH_8197F 0 +#define BIT_MASK_LPNAV_TH_8197F 0xffff +#define BIT_LPNAV_TH_8197F(x) \ + (((x) & BIT_MASK_LPNAV_TH_8197F) << BIT_SHIFT_LPNAV_TH_8197F) +#define BITS_LPNAV_TH_8197F \ + (BIT_MASK_LPNAV_TH_8197F << BIT_SHIFT_LPNAV_TH_8197F) +#define BIT_CLEAR_LPNAV_TH_8197F(x) ((x) & (~BITS_LPNAV_TH_8197F)) +#define BIT_GET_LPNAV_TH_8197F(x) \ + (((x) >> BIT_SHIFT_LPNAV_TH_8197F) & BIT_MASK_LPNAV_TH_8197F) +#define BIT_SET_LPNAV_TH_8197F(x, v) \ + (BIT_CLEAR_LPNAV_TH_8197F(x) | BIT_LPNAV_TH_8197F(v)) + +/* 2 REG_WKFMCAM_CMD_8197F (WAKEUP FRAME CAM COMMAND REGISTER) */ +#define BIT_WKFCAM_POLLING_V1_8197F BIT(31) +#define BIT_WKFCAM_CLR_V1_8197F BIT(30) +#define BIT_WKFCAM_WE_8197F BIT(16) + +#define BIT_SHIFT_WKFCAM_ADDR_V2_8197F 8 +#define BIT_MASK_WKFCAM_ADDR_V2_8197F 0xff +#define BIT_WKFCAM_ADDR_V2_8197F(x) \ + (((x) & BIT_MASK_WKFCAM_ADDR_V2_8197F) \ + << BIT_SHIFT_WKFCAM_ADDR_V2_8197F) +#define BITS_WKFCAM_ADDR_V2_8197F \ + (BIT_MASK_WKFCAM_ADDR_V2_8197F << BIT_SHIFT_WKFCAM_ADDR_V2_8197F) +#define BIT_CLEAR_WKFCAM_ADDR_V2_8197F(x) ((x) & (~BITS_WKFCAM_ADDR_V2_8197F)) +#define BIT_GET_WKFCAM_ADDR_V2_8197F(x) \ + (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2_8197F) & \ + BIT_MASK_WKFCAM_ADDR_V2_8197F) +#define BIT_SET_WKFCAM_ADDR_V2_8197F(x, v) \ + (BIT_CLEAR_WKFCAM_ADDR_V2_8197F(x) | BIT_WKFCAM_ADDR_V2_8197F(v)) + +#define BIT_SHIFT_WKFCAM_CAM_NUM_V1_8197F 0 +#define BIT_MASK_WKFCAM_CAM_NUM_V1_8197F 0xff +#define BIT_WKFCAM_CAM_NUM_V1_8197F(x) \ + (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1_8197F) \ + << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8197F) +#define BITS_WKFCAM_CAM_NUM_V1_8197F \ + (BIT_MASK_WKFCAM_CAM_NUM_V1_8197F << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8197F) +#define BIT_CLEAR_WKFCAM_CAM_NUM_V1_8197F(x) \ + ((x) & (~BITS_WKFCAM_CAM_NUM_V1_8197F)) +#define BIT_GET_WKFCAM_CAM_NUM_V1_8197F(x) \ + (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1_8197F) & \ + BIT_MASK_WKFCAM_CAM_NUM_V1_8197F) +#define BIT_SET_WKFCAM_CAM_NUM_V1_8197F(x, v) \ + (BIT_CLEAR_WKFCAM_CAM_NUM_V1_8197F(x) | BIT_WKFCAM_CAM_NUM_V1_8197F(v)) + +/* 2 REG_WKFMCAM_RWD_8197F (WAKEUP FRAME READ/WRITE DATA) */ + +#define BIT_SHIFT_WKFMCAM_RWD_8197F 0 +#define BIT_MASK_WKFMCAM_RWD_8197F 0xffffffffL +#define BIT_WKFMCAM_RWD_8197F(x) \ + (((x) & BIT_MASK_WKFMCAM_RWD_8197F) << BIT_SHIFT_WKFMCAM_RWD_8197F) +#define BITS_WKFMCAM_RWD_8197F \ + (BIT_MASK_WKFMCAM_RWD_8197F << BIT_SHIFT_WKFMCAM_RWD_8197F) +#define BIT_CLEAR_WKFMCAM_RWD_8197F(x) ((x) & (~BITS_WKFMCAM_RWD_8197F)) +#define BIT_GET_WKFMCAM_RWD_8197F(x) \ + (((x) >> BIT_SHIFT_WKFMCAM_RWD_8197F) & BIT_MASK_WKFMCAM_RWD_8197F) +#define BIT_SET_WKFMCAM_RWD_8197F(x, v) \ + (BIT_CLEAR_WKFMCAM_RWD_8197F(x) | BIT_WKFMCAM_RWD_8197F(v)) + +/* 2 REG_RXFLTMAP1_8197F (RX FILTER MAP GROUP 1) */ +#define BIT_CTRLFLT15EN_8197F BIT(15) +#define BIT_CTRLFLT14EN_8197F BIT(14) +#define BIT_CTRLFLT13EN_8197F BIT(13) +#define BIT_CTRLFLT12EN_8197F BIT(12) +#define BIT_CTRLFLT11EN_8197F BIT(11) +#define BIT_CTRLFLT10EN_8197F BIT(10) +#define BIT_CTRLFLT9EN_8197F BIT(9) +#define BIT_CTRLFLT8EN_8197F BIT(8) +#define BIT_CTRLFLT7EN_8197F BIT(7) +#define BIT_CTRLFLT6EN_8197F BIT(6) +#define BIT_CTRLFLT5EN_8197F BIT(5) +#define BIT_CTRLFLT4EN_8197F BIT(4) +#define BIT_CTRLFLT3EN_8197F BIT(3) +#define BIT_CTRLFLT2EN_8197F BIT(2) +#define BIT_CTRLFLT1EN_8197F BIT(1) +#define BIT_CTRLFLT0EN_8197F BIT(0) + +/* 2 REG_RXFLTMAP0_8197F (RX FILTER MAP GROUP 0) */ +#define BIT_MGTFLT15EN_8197F BIT(15) +#define BIT_MGTFLT14EN_8197F BIT(14) +#define BIT_MGTFLT13EN_8197F BIT(13) +#define BIT_MGTFLT12EN_8197F BIT(12) +#define BIT_MGTFLT11EN_8197F BIT(11) +#define BIT_MGTFLT10EN_8197F BIT(10) +#define BIT_MGTFLT9EN_8197F BIT(9) +#define BIT_MGTFLT8EN_8197F BIT(8) +#define BIT_MGTFLT7EN_8197F BIT(7) +#define BIT_MGTFLT6EN_8197F BIT(6) +#define BIT_MGTFLT5EN_8197F BIT(5) +#define BIT_MGTFLT4EN_8197F BIT(4) +#define BIT_MGTFLT3EN_8197F BIT(3) +#define BIT_MGTFLT2EN_8197F BIT(2) +#define BIT_MGTFLT1EN_8197F BIT(1) +#define BIT_MGTFLT0EN_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_RXFLTMAP_8197F (RX FILTER MAP GROUP 2) */ +#define BIT_DATAFLT15EN_8197F BIT(15) +#define BIT_DATAFLT14EN_8197F BIT(14) +#define BIT_DATAFLT13EN_8197F BIT(13) +#define BIT_DATAFLT12EN_8197F BIT(12) +#define BIT_DATAFLT11EN_8197F BIT(11) +#define BIT_DATAFLT10EN_8197F BIT(10) +#define BIT_DATAFLT9EN_8197F BIT(9) +#define BIT_DATAFLT8EN_8197F BIT(8) +#define BIT_DATAFLT7EN_8197F BIT(7) +#define BIT_DATAFLT6EN_8197F BIT(6) +#define BIT_DATAFLT5EN_8197F BIT(5) +#define BIT_DATAFLT4EN_8197F BIT(4) +#define BIT_DATAFLT3EN_8197F BIT(3) +#define BIT_DATAFLT2EN_8197F BIT(2) +#define BIT_DATAFLT1EN_8197F BIT(1) +#define BIT_DATAFLT0EN_8197F BIT(0) + +/* 2 REG_BCN_PSR_RPT_8197F (BEACON PARSER REPORT REGISTER) */ + +#define BIT_SHIFT_DTIM_CNT_8197F 24 +#define BIT_MASK_DTIM_CNT_8197F 0xff +#define BIT_DTIM_CNT_8197F(x) \ + (((x) & BIT_MASK_DTIM_CNT_8197F) << BIT_SHIFT_DTIM_CNT_8197F) +#define BITS_DTIM_CNT_8197F \ + (BIT_MASK_DTIM_CNT_8197F << BIT_SHIFT_DTIM_CNT_8197F) +#define BIT_CLEAR_DTIM_CNT_8197F(x) ((x) & (~BITS_DTIM_CNT_8197F)) +#define BIT_GET_DTIM_CNT_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT_8197F) & BIT_MASK_DTIM_CNT_8197F) +#define BIT_SET_DTIM_CNT_8197F(x, v) \ + (BIT_CLEAR_DTIM_CNT_8197F(x) | BIT_DTIM_CNT_8197F(v)) + +#define BIT_SHIFT_DTIM_PERIOD_8197F 16 +#define BIT_MASK_DTIM_PERIOD_8197F 0xff +#define BIT_DTIM_PERIOD_8197F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD_8197F) << BIT_SHIFT_DTIM_PERIOD_8197F) +#define BITS_DTIM_PERIOD_8197F \ + (BIT_MASK_DTIM_PERIOD_8197F << BIT_SHIFT_DTIM_PERIOD_8197F) +#define BIT_CLEAR_DTIM_PERIOD_8197F(x) ((x) & (~BITS_DTIM_PERIOD_8197F)) +#define BIT_GET_DTIM_PERIOD_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD_8197F) & BIT_MASK_DTIM_PERIOD_8197F) +#define BIT_SET_DTIM_PERIOD_8197F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD_8197F(x) | BIT_DTIM_PERIOD_8197F(v)) + +#define BIT_DTIM_8197F BIT(15) +#define BIT_TIM_8197F BIT(14) + +#define BIT_SHIFT_PS_AID_0_8197F 0 +#define BIT_MASK_PS_AID_0_8197F 0x7ff +#define BIT_PS_AID_0_8197F(x) \ + (((x) & BIT_MASK_PS_AID_0_8197F) << BIT_SHIFT_PS_AID_0_8197F) +#define BITS_PS_AID_0_8197F \ + (BIT_MASK_PS_AID_0_8197F << BIT_SHIFT_PS_AID_0_8197F) +#define BIT_CLEAR_PS_AID_0_8197F(x) ((x) & (~BITS_PS_AID_0_8197F)) +#define BIT_GET_PS_AID_0_8197F(x) \ + (((x) >> BIT_SHIFT_PS_AID_0_8197F) & BIT_MASK_PS_AID_0_8197F) +#define BIT_SET_PS_AID_0_8197F(x, v) \ + (BIT_CLEAR_PS_AID_0_8197F(x) | BIT_PS_AID_0_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_FLC_RPCT_V1_8197F BIT(7) +#define BIT_MODE_8197F BIT(6) + +#define BIT_SHIFT_TRPCD_8197F 0 +#define BIT_MASK_TRPCD_8197F 0x3f +#define BIT_TRPCD_8197F(x) \ + (((x) & BIT_MASK_TRPCD_8197F) << BIT_SHIFT_TRPCD_8197F) +#define BITS_TRPCD_8197F (BIT_MASK_TRPCD_8197F << BIT_SHIFT_TRPCD_8197F) +#define BIT_CLEAR_TRPCD_8197F(x) ((x) & (~BITS_TRPCD_8197F)) +#define BIT_GET_TRPCD_8197F(x) \ + (((x) >> BIT_SHIFT_TRPCD_8197F) & BIT_MASK_TRPCD_8197F) +#define BIT_SET_TRPCD_8197F(x, v) \ + (BIT_CLEAR_TRPCD_8197F(x) | BIT_TRPCD_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_CMF_8197F BIT(2) +#define BIT_CCF_8197F BIT(1) +#define BIT_CDF_8197F BIT(0) + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_FLC_RPCT_8197F 0 +#define BIT_MASK_FLC_RPCT_8197F 0xff +#define BIT_FLC_RPCT_8197F(x) \ + (((x) & BIT_MASK_FLC_RPCT_8197F) << BIT_SHIFT_FLC_RPCT_8197F) +#define BITS_FLC_RPCT_8197F \ + (BIT_MASK_FLC_RPCT_8197F << BIT_SHIFT_FLC_RPCT_8197F) +#define BIT_CLEAR_FLC_RPCT_8197F(x) ((x) & (~BITS_FLC_RPCT_8197F)) +#define BIT_GET_FLC_RPCT_8197F(x) \ + (((x) >> BIT_SHIFT_FLC_RPCT_8197F) & BIT_MASK_FLC_RPCT_8197F) +#define BIT_SET_FLC_RPCT_8197F(x, v) \ + (BIT_CLEAR_FLC_RPCT_8197F(x) | BIT_FLC_RPCT_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +#define BIT_SHIFT_FLC_RPC_8197F 0 +#define BIT_MASK_FLC_RPC_8197F 0xff +#define BIT_FLC_RPC_8197F(x) \ + (((x) & BIT_MASK_FLC_RPC_8197F) << BIT_SHIFT_FLC_RPC_8197F) +#define BITS_FLC_RPC_8197F (BIT_MASK_FLC_RPC_8197F << BIT_SHIFT_FLC_RPC_8197F) +#define BIT_CLEAR_FLC_RPC_8197F(x) ((x) & (~BITS_FLC_RPC_8197F)) +#define BIT_GET_FLC_RPC_8197F(x) \ + (((x) >> BIT_SHIFT_FLC_RPC_8197F) & BIT_MASK_FLC_RPC_8197F) +#define BIT_SET_FLC_RPC_8197F(x, v) \ + (BIT_CLEAR_FLC_RPC_8197F(x) | BIT_FLC_RPC_8197F(v)) + +/* 2 REG_RXPKTMON_CTRL_8197F */ + +#define BIT_SHIFT_RXBKQPKT_SEQ_8197F 20 +#define BIT_MASK_RXBKQPKT_SEQ_8197F 0xf +#define BIT_RXBKQPKT_SEQ_8197F(x) \ + (((x) & BIT_MASK_RXBKQPKT_SEQ_8197F) << BIT_SHIFT_RXBKQPKT_SEQ_8197F) +#define BITS_RXBKQPKT_SEQ_8197F \ + (BIT_MASK_RXBKQPKT_SEQ_8197F << BIT_SHIFT_RXBKQPKT_SEQ_8197F) +#define BIT_CLEAR_RXBKQPKT_SEQ_8197F(x) ((x) & (~BITS_RXBKQPKT_SEQ_8197F)) +#define BIT_GET_RXBKQPKT_SEQ_8197F(x) \ + (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8197F) & BIT_MASK_RXBKQPKT_SEQ_8197F) +#define BIT_SET_RXBKQPKT_SEQ_8197F(x, v) \ + (BIT_CLEAR_RXBKQPKT_SEQ_8197F(x) | BIT_RXBKQPKT_SEQ_8197F(v)) + +#define BIT_SHIFT_RXBEQPKT_SEQ_8197F 16 +#define BIT_MASK_RXBEQPKT_SEQ_8197F 0xf +#define BIT_RXBEQPKT_SEQ_8197F(x) \ + (((x) & BIT_MASK_RXBEQPKT_SEQ_8197F) << BIT_SHIFT_RXBEQPKT_SEQ_8197F) +#define BITS_RXBEQPKT_SEQ_8197F \ + (BIT_MASK_RXBEQPKT_SEQ_8197F << BIT_SHIFT_RXBEQPKT_SEQ_8197F) +#define BIT_CLEAR_RXBEQPKT_SEQ_8197F(x) ((x) & (~BITS_RXBEQPKT_SEQ_8197F)) +#define BIT_GET_RXBEQPKT_SEQ_8197F(x) \ + (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8197F) & BIT_MASK_RXBEQPKT_SEQ_8197F) +#define BIT_SET_RXBEQPKT_SEQ_8197F(x, v) \ + (BIT_CLEAR_RXBEQPKT_SEQ_8197F(x) | BIT_RXBEQPKT_SEQ_8197F(v)) + +#define BIT_SHIFT_RXVIQPKT_SEQ_8197F 12 +#define BIT_MASK_RXVIQPKT_SEQ_8197F 0xf +#define BIT_RXVIQPKT_SEQ_8197F(x) \ + (((x) & BIT_MASK_RXVIQPKT_SEQ_8197F) << BIT_SHIFT_RXVIQPKT_SEQ_8197F) +#define BITS_RXVIQPKT_SEQ_8197F \ + (BIT_MASK_RXVIQPKT_SEQ_8197F << BIT_SHIFT_RXVIQPKT_SEQ_8197F) +#define BIT_CLEAR_RXVIQPKT_SEQ_8197F(x) ((x) & (~BITS_RXVIQPKT_SEQ_8197F)) +#define BIT_GET_RXVIQPKT_SEQ_8197F(x) \ + (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8197F) & BIT_MASK_RXVIQPKT_SEQ_8197F) +#define BIT_SET_RXVIQPKT_SEQ_8197F(x, v) \ + (BIT_CLEAR_RXVIQPKT_SEQ_8197F(x) | BIT_RXVIQPKT_SEQ_8197F(v)) + +#define BIT_SHIFT_RXVOQPKT_SEQ_8197F 8 +#define BIT_MASK_RXVOQPKT_SEQ_8197F 0xf +#define BIT_RXVOQPKT_SEQ_8197F(x) \ + (((x) & BIT_MASK_RXVOQPKT_SEQ_8197F) << BIT_SHIFT_RXVOQPKT_SEQ_8197F) +#define BITS_RXVOQPKT_SEQ_8197F \ + (BIT_MASK_RXVOQPKT_SEQ_8197F << BIT_SHIFT_RXVOQPKT_SEQ_8197F) +#define BIT_CLEAR_RXVOQPKT_SEQ_8197F(x) ((x) & (~BITS_RXVOQPKT_SEQ_8197F)) +#define BIT_GET_RXVOQPKT_SEQ_8197F(x) \ + (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8197F) & BIT_MASK_RXVOQPKT_SEQ_8197F) +#define BIT_SET_RXVOQPKT_SEQ_8197F(x, v) \ + (BIT_CLEAR_RXVOQPKT_SEQ_8197F(x) | BIT_RXVOQPKT_SEQ_8197F(v)) + +#define BIT_RXBKQPKT_ERR_8197F BIT(7) +#define BIT_RXBEQPKT_ERR_8197F BIT(6) +#define BIT_RXVIQPKT_ERR_8197F BIT(5) +#define BIT_RXVOQPKT_ERR_8197F BIT(4) +#define BIT_RXDMA_MON_EN_8197F BIT(2) +#define BIT_RXPKT_MON_RST_8197F BIT(1) +#define BIT_RXPKT_MON_EN_8197F BIT(0) + +/* 2 REG_STATE_MON_8197F */ + +#define BIT_SHIFT_STATE_SEL_8197F 24 +#define BIT_MASK_STATE_SEL_8197F 0x1f +#define BIT_STATE_SEL_8197F(x) \ + (((x) & BIT_MASK_STATE_SEL_8197F) << BIT_SHIFT_STATE_SEL_8197F) +#define BITS_STATE_SEL_8197F \ + (BIT_MASK_STATE_SEL_8197F << BIT_SHIFT_STATE_SEL_8197F) +#define BIT_CLEAR_STATE_SEL_8197F(x) ((x) & (~BITS_STATE_SEL_8197F)) +#define BIT_GET_STATE_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_STATE_SEL_8197F) & BIT_MASK_STATE_SEL_8197F) +#define BIT_SET_STATE_SEL_8197F(x, v) \ + (BIT_CLEAR_STATE_SEL_8197F(x) | BIT_STATE_SEL_8197F(v)) + +#define BIT_SHIFT_STATE_INFO_8197F 8 +#define BIT_MASK_STATE_INFO_8197F 0xff +#define BIT_STATE_INFO_8197F(x) \ + (((x) & BIT_MASK_STATE_INFO_8197F) << BIT_SHIFT_STATE_INFO_8197F) +#define BITS_STATE_INFO_8197F \ + (BIT_MASK_STATE_INFO_8197F << BIT_SHIFT_STATE_INFO_8197F) +#define BIT_CLEAR_STATE_INFO_8197F(x) ((x) & (~BITS_STATE_INFO_8197F)) +#define BIT_GET_STATE_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_STATE_INFO_8197F) & BIT_MASK_STATE_INFO_8197F) +#define BIT_SET_STATE_INFO_8197F(x, v) \ + (BIT_CLEAR_STATE_INFO_8197F(x) | BIT_STATE_INFO_8197F(v)) + +#define BIT_UPD_NXT_STATE_8197F BIT(7) + +#define BIT_SHIFT_CUR_STATE_8197F 0 +#define BIT_MASK_CUR_STATE_8197F 0x7f +#define BIT_CUR_STATE_8197F(x) \ + (((x) & BIT_MASK_CUR_STATE_8197F) << BIT_SHIFT_CUR_STATE_8197F) +#define BITS_CUR_STATE_8197F \ + (BIT_MASK_CUR_STATE_8197F << BIT_SHIFT_CUR_STATE_8197F) +#define BIT_CLEAR_CUR_STATE_8197F(x) ((x) & (~BITS_CUR_STATE_8197F)) +#define BIT_GET_CUR_STATE_8197F(x) \ + (((x) >> BIT_SHIFT_CUR_STATE_8197F) & BIT_MASK_CUR_STATE_8197F) +#define BIT_SET_CUR_STATE_8197F(x, v) \ + (BIT_CLEAR_CUR_STATE_8197F(x) | BIT_CUR_STATE_8197F(v)) + +/* 2 REG_ERROR_MON_8197F */ +#define BIT_MACRX_ERR_1_8197F BIT(17) +#define BIT_MACRX_ERR_0_8197F BIT(16) +#define BIT_MACTX_ERR_3_8197F BIT(3) +#define BIT_MACTX_ERR_2_8197F BIT(2) +#define BIT_MACTX_ERR_1_8197F BIT(1) +#define BIT_MACTX_ERR_0_8197F BIT(0) + +/* 2 REG_SEARCH_MACID_8197F */ +#define BIT_EN_TXRPTBUF_CLK_8197F BIT(31) + +#define BIT_SHIFT_INFO_INDEX_OFFSET_8197F 16 +#define BIT_MASK_INFO_INDEX_OFFSET_8197F 0x1fff +#define BIT_INFO_INDEX_OFFSET_8197F(x) \ + (((x) & BIT_MASK_INFO_INDEX_OFFSET_8197F) \ + << BIT_SHIFT_INFO_INDEX_OFFSET_8197F) +#define BITS_INFO_INDEX_OFFSET_8197F \ + (BIT_MASK_INFO_INDEX_OFFSET_8197F << BIT_SHIFT_INFO_INDEX_OFFSET_8197F) +#define BIT_CLEAR_INFO_INDEX_OFFSET_8197F(x) \ + ((x) & (~BITS_INFO_INDEX_OFFSET_8197F)) +#define BIT_GET_INFO_INDEX_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET_8197F) & \ + BIT_MASK_INFO_INDEX_OFFSET_8197F) +#define BIT_SET_INFO_INDEX_OFFSET_8197F(x, v) \ + (BIT_CLEAR_INFO_INDEX_OFFSET_8197F(x) | BIT_INFO_INDEX_OFFSET_8197F(v)) + +#define BIT_DIS_INFOSRCH_8197F BIT(14) +#define BIT_DISABLE_B0_8197F BIT(13) + +#define BIT_SHIFT_INFO_ADDR_OFFSET_8197F 0 +#define BIT_MASK_INFO_ADDR_OFFSET_8197F 0x1fff +#define BIT_INFO_ADDR_OFFSET_8197F(x) \ + (((x) & BIT_MASK_INFO_ADDR_OFFSET_8197F) \ + << BIT_SHIFT_INFO_ADDR_OFFSET_8197F) +#define BITS_INFO_ADDR_OFFSET_8197F \ + (BIT_MASK_INFO_ADDR_OFFSET_8197F << BIT_SHIFT_INFO_ADDR_OFFSET_8197F) +#define BIT_CLEAR_INFO_ADDR_OFFSET_8197F(x) \ + ((x) & (~BITS_INFO_ADDR_OFFSET_8197F)) +#define BIT_GET_INFO_ADDR_OFFSET_8197F(x) \ + (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8197F) & \ + BIT_MASK_INFO_ADDR_OFFSET_8197F) +#define BIT_SET_INFO_ADDR_OFFSET_8197F(x, v) \ + (BIT_CLEAR_INFO_ADDR_OFFSET_8197F(x) | BIT_INFO_ADDR_OFFSET_8197F(v)) + +/* 2 REG_BT_COEX_TABLE_8197F (BT-COEXISTENCE CONTROL REGISTER) */ +#define BIT_PRI_MASK_RX_RESP_8197F BIT(126) +#define BIT_PRI_MASK_RXOFDM_8197F BIT(125) +#define BIT_PRI_MASK_RXCCK_8197F BIT(124) + +#define BIT_SHIFT_PRI_MASK_TXAC_8197F (117 & CPU_OPT_WIDTH) +#define BIT_MASK_PRI_MASK_TXAC_8197F 0x7f +#define BIT_PRI_MASK_TXAC_8197F(x) \ + (((x) & BIT_MASK_PRI_MASK_TXAC_8197F) << BIT_SHIFT_PRI_MASK_TXAC_8197F) +#define BITS_PRI_MASK_TXAC_8197F \ + (BIT_MASK_PRI_MASK_TXAC_8197F << BIT_SHIFT_PRI_MASK_TXAC_8197F) +#define BIT_CLEAR_PRI_MASK_TXAC_8197F(x) ((x) & (~BITS_PRI_MASK_TXAC_8197F)) +#define BIT_GET_PRI_MASK_TXAC_8197F(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8197F) & BIT_MASK_PRI_MASK_TXAC_8197F) +#define BIT_SET_PRI_MASK_TXAC_8197F(x, v) \ + (BIT_CLEAR_PRI_MASK_TXAC_8197F(x) | BIT_PRI_MASK_TXAC_8197F(v)) + +#define BIT_SHIFT_PRI_MASK_NAV_8197F (109 & CPU_OPT_WIDTH) +#define BIT_MASK_PRI_MASK_NAV_8197F 0xff +#define BIT_PRI_MASK_NAV_8197F(x) \ + (((x) & BIT_MASK_PRI_MASK_NAV_8197F) << BIT_SHIFT_PRI_MASK_NAV_8197F) +#define BITS_PRI_MASK_NAV_8197F \ + (BIT_MASK_PRI_MASK_NAV_8197F << BIT_SHIFT_PRI_MASK_NAV_8197F) +#define BIT_CLEAR_PRI_MASK_NAV_8197F(x) ((x) & (~BITS_PRI_MASK_NAV_8197F)) +#define BIT_GET_PRI_MASK_NAV_8197F(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NAV_8197F) & BIT_MASK_PRI_MASK_NAV_8197F) +#define BIT_SET_PRI_MASK_NAV_8197F(x, v) \ + (BIT_CLEAR_PRI_MASK_NAV_8197F(x) | BIT_PRI_MASK_NAV_8197F(v)) + +#define BIT_PRI_MASK_CCK_8197F BIT(108) +#define BIT_PRI_MASK_OFDM_8197F BIT(107) +#define BIT_PRI_MASK_RTY_8197F BIT(106) + +#define BIT_SHIFT_PRI_MASK_NUM_8197F (102 & CPU_OPT_WIDTH) +#define BIT_MASK_PRI_MASK_NUM_8197F 0xf +#define BIT_PRI_MASK_NUM_8197F(x) \ + (((x) & BIT_MASK_PRI_MASK_NUM_8197F) << BIT_SHIFT_PRI_MASK_NUM_8197F) +#define BITS_PRI_MASK_NUM_8197F \ + (BIT_MASK_PRI_MASK_NUM_8197F << BIT_SHIFT_PRI_MASK_NUM_8197F) +#define BIT_CLEAR_PRI_MASK_NUM_8197F(x) ((x) & (~BITS_PRI_MASK_NUM_8197F)) +#define BIT_GET_PRI_MASK_NUM_8197F(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NUM_8197F) & BIT_MASK_PRI_MASK_NUM_8197F) +#define BIT_SET_PRI_MASK_NUM_8197F(x, v) \ + (BIT_CLEAR_PRI_MASK_NUM_8197F(x) | BIT_PRI_MASK_NUM_8197F(v)) + +#define BIT_SHIFT_PRI_MASK_TYPE_8197F (98 & CPU_OPT_WIDTH) +#define BIT_MASK_PRI_MASK_TYPE_8197F 0xf +#define BIT_PRI_MASK_TYPE_8197F(x) \ + (((x) & BIT_MASK_PRI_MASK_TYPE_8197F) << BIT_SHIFT_PRI_MASK_TYPE_8197F) +#define BITS_PRI_MASK_TYPE_8197F \ + (BIT_MASK_PRI_MASK_TYPE_8197F << BIT_SHIFT_PRI_MASK_TYPE_8197F) +#define BIT_CLEAR_PRI_MASK_TYPE_8197F(x) ((x) & (~BITS_PRI_MASK_TYPE_8197F)) +#define BIT_GET_PRI_MASK_TYPE_8197F(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8197F) & BIT_MASK_PRI_MASK_TYPE_8197F) +#define BIT_SET_PRI_MASK_TYPE_8197F(x, v) \ + (BIT_CLEAR_PRI_MASK_TYPE_8197F(x) | BIT_PRI_MASK_TYPE_8197F(v)) + +#define BIT_OOB_8197F BIT(97) +#define BIT_ANT_SEL_8197F BIT(96) + +#define BIT_SHIFT_BREAK_TABLE_2_8197F (80 & CPU_OPT_WIDTH) +#define BIT_MASK_BREAK_TABLE_2_8197F 0xffff +#define BIT_BREAK_TABLE_2_8197F(x) \ + (((x) & BIT_MASK_BREAK_TABLE_2_8197F) << BIT_SHIFT_BREAK_TABLE_2_8197F) +#define BITS_BREAK_TABLE_2_8197F \ + (BIT_MASK_BREAK_TABLE_2_8197F << BIT_SHIFT_BREAK_TABLE_2_8197F) +#define BIT_CLEAR_BREAK_TABLE_2_8197F(x) ((x) & (~BITS_BREAK_TABLE_2_8197F)) +#define BIT_GET_BREAK_TABLE_2_8197F(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_2_8197F) & BIT_MASK_BREAK_TABLE_2_8197F) +#define BIT_SET_BREAK_TABLE_2_8197F(x, v) \ + (BIT_CLEAR_BREAK_TABLE_2_8197F(x) | BIT_BREAK_TABLE_2_8197F(v)) + +#define BIT_SHIFT_BREAK_TABLE_1_8197F (64 & CPU_OPT_WIDTH) +#define BIT_MASK_BREAK_TABLE_1_8197F 0xffff +#define BIT_BREAK_TABLE_1_8197F(x) \ + (((x) & BIT_MASK_BREAK_TABLE_1_8197F) << BIT_SHIFT_BREAK_TABLE_1_8197F) +#define BITS_BREAK_TABLE_1_8197F \ + (BIT_MASK_BREAK_TABLE_1_8197F << BIT_SHIFT_BREAK_TABLE_1_8197F) +#define BIT_CLEAR_BREAK_TABLE_1_8197F(x) ((x) & (~BITS_BREAK_TABLE_1_8197F)) +#define BIT_GET_BREAK_TABLE_1_8197F(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_1_8197F) & BIT_MASK_BREAK_TABLE_1_8197F) +#define BIT_SET_BREAK_TABLE_1_8197F(x, v) \ + (BIT_CLEAR_BREAK_TABLE_1_8197F(x) | BIT_BREAK_TABLE_1_8197F(v)) + +#define BIT_SHIFT_COEX_TABLE_2_8197F (32 & CPU_OPT_WIDTH) +#define BIT_MASK_COEX_TABLE_2_8197F 0xffffffffL +#define BIT_COEX_TABLE_2_8197F(x) \ + (((x) & BIT_MASK_COEX_TABLE_2_8197F) << BIT_SHIFT_COEX_TABLE_2_8197F) +#define BITS_COEX_TABLE_2_8197F \ + (BIT_MASK_COEX_TABLE_2_8197F << BIT_SHIFT_COEX_TABLE_2_8197F) +#define BIT_CLEAR_COEX_TABLE_2_8197F(x) ((x) & (~BITS_COEX_TABLE_2_8197F)) +#define BIT_GET_COEX_TABLE_2_8197F(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_2_8197F) & BIT_MASK_COEX_TABLE_2_8197F) +#define BIT_SET_COEX_TABLE_2_8197F(x, v) \ + (BIT_CLEAR_COEX_TABLE_2_8197F(x) | BIT_COEX_TABLE_2_8197F(v)) + +#define BIT_SHIFT_COEX_TABLE_1_8197F 0 +#define BIT_MASK_COEX_TABLE_1_8197F 0xffffffffL +#define BIT_COEX_TABLE_1_8197F(x) \ + (((x) & BIT_MASK_COEX_TABLE_1_8197F) << BIT_SHIFT_COEX_TABLE_1_8197F) +#define BITS_COEX_TABLE_1_8197F \ + (BIT_MASK_COEX_TABLE_1_8197F << BIT_SHIFT_COEX_TABLE_1_8197F) +#define BIT_CLEAR_COEX_TABLE_1_8197F(x) ((x) & (~BITS_COEX_TABLE_1_8197F)) +#define BIT_GET_COEX_TABLE_1_8197F(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_1_8197F) & BIT_MASK_COEX_TABLE_1_8197F) +#define BIT_SET_COEX_TABLE_1_8197F(x, v) \ + (BIT_CLEAR_COEX_TABLE_1_8197F(x) | BIT_COEX_TABLE_1_8197F(v)) + +/* 2 REG_RXCMD_0_8197F */ +#define BIT_RXCMD_EN_8197F BIT(31) + +#define BIT_SHIFT_RXCMD_INFO_8197F 0 +#define BIT_MASK_RXCMD_INFO_8197F 0x7fffffffL +#define BIT_RXCMD_INFO_8197F(x) \ + (((x) & BIT_MASK_RXCMD_INFO_8197F) << BIT_SHIFT_RXCMD_INFO_8197F) +#define BITS_RXCMD_INFO_8197F \ + (BIT_MASK_RXCMD_INFO_8197F << BIT_SHIFT_RXCMD_INFO_8197F) +#define BIT_CLEAR_RXCMD_INFO_8197F(x) ((x) & (~BITS_RXCMD_INFO_8197F)) +#define BIT_GET_RXCMD_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_RXCMD_INFO_8197F) & BIT_MASK_RXCMD_INFO_8197F) +#define BIT_SET_RXCMD_INFO_8197F(x, v) \ + (BIT_CLEAR_RXCMD_INFO_8197F(x) | BIT_RXCMD_INFO_8197F(v)) + +/* 2 REG_RXCMD_1_8197F */ + +#define BIT_SHIFT_RXCMD_PRD_8197F 0 +#define BIT_MASK_RXCMD_PRD_8197F 0xffff +#define BIT_RXCMD_PRD_8197F(x) \ + (((x) & BIT_MASK_RXCMD_PRD_8197F) << BIT_SHIFT_RXCMD_PRD_8197F) +#define BITS_RXCMD_PRD_8197F \ + (BIT_MASK_RXCMD_PRD_8197F << BIT_SHIFT_RXCMD_PRD_8197F) +#define BIT_CLEAR_RXCMD_PRD_8197F(x) ((x) & (~BITS_RXCMD_PRD_8197F)) +#define BIT_GET_RXCMD_PRD_8197F(x) \ + (((x) >> BIT_SHIFT_RXCMD_PRD_8197F) & BIT_MASK_RXCMD_PRD_8197F) +#define BIT_SET_RXCMD_PRD_8197F(x, v) \ + (BIT_CLEAR_RXCMD_PRD_8197F(x) | BIT_RXCMD_PRD_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_WMAC_RESP_TXINFO_8197F (RESPONSE TXINFO REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_MFB_8197F 25 +#define BIT_MASK_WMAC_RESP_MFB_8197F 0x7f +#define BIT_WMAC_RESP_MFB_8197F(x) \ + (((x) & BIT_MASK_WMAC_RESP_MFB_8197F) << BIT_SHIFT_WMAC_RESP_MFB_8197F) +#define BITS_WMAC_RESP_MFB_8197F \ + (BIT_MASK_WMAC_RESP_MFB_8197F << BIT_SHIFT_WMAC_RESP_MFB_8197F) +#define BIT_CLEAR_WMAC_RESP_MFB_8197F(x) ((x) & (~BITS_WMAC_RESP_MFB_8197F)) +#define BIT_GET_WMAC_RESP_MFB_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_MFB_8197F) & BIT_MASK_WMAC_RESP_MFB_8197F) +#define BIT_SET_WMAC_RESP_MFB_8197F(x, v) \ + (BIT_CLEAR_WMAC_RESP_MFB_8197F(x) | BIT_WMAC_RESP_MFB_8197F(v)) + +#define BIT_SHIFT_WMAC_ANTINF_SEL_8197F 23 +#define BIT_MASK_WMAC_ANTINF_SEL_8197F 0x3 +#define BIT_WMAC_ANTINF_SEL_8197F(x) \ + (((x) & BIT_MASK_WMAC_ANTINF_SEL_8197F) \ + << BIT_SHIFT_WMAC_ANTINF_SEL_8197F) +#define BITS_WMAC_ANTINF_SEL_8197F \ + (BIT_MASK_WMAC_ANTINF_SEL_8197F << BIT_SHIFT_WMAC_ANTINF_SEL_8197F) +#define BIT_CLEAR_WMAC_ANTINF_SEL_8197F(x) ((x) & (~BITS_WMAC_ANTINF_SEL_8197F)) +#define BIT_GET_WMAC_ANTINF_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL_8197F) & \ + BIT_MASK_WMAC_ANTINF_SEL_8197F) +#define BIT_SET_WMAC_ANTINF_SEL_8197F(x, v) \ + (BIT_CLEAR_WMAC_ANTINF_SEL_8197F(x) | BIT_WMAC_ANTINF_SEL_8197F(v)) + +#define BIT_SHIFT_WMAC_ANTSEL_SEL_8197F 21 +#define BIT_MASK_WMAC_ANTSEL_SEL_8197F 0x3 +#define BIT_WMAC_ANTSEL_SEL_8197F(x) \ + (((x) & BIT_MASK_WMAC_ANTSEL_SEL_8197F) \ + << BIT_SHIFT_WMAC_ANTSEL_SEL_8197F) +#define BITS_WMAC_ANTSEL_SEL_8197F \ + (BIT_MASK_WMAC_ANTSEL_SEL_8197F << BIT_SHIFT_WMAC_ANTSEL_SEL_8197F) +#define BIT_CLEAR_WMAC_ANTSEL_SEL_8197F(x) ((x) & (~BITS_WMAC_ANTSEL_SEL_8197F)) +#define BIT_GET_WMAC_ANTSEL_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL_8197F) & \ + BIT_MASK_WMAC_ANTSEL_SEL_8197F) +#define BIT_SET_WMAC_ANTSEL_SEL_8197F(x, v) \ + (BIT_CLEAR_WMAC_ANTSEL_SEL_8197F(x) | BIT_WMAC_ANTSEL_SEL_8197F(v)) + +#define BIT_SHIFT_R_WMAC_RESP_TXPOWER_8197F 18 +#define BIT_MASK_R_WMAC_RESP_TXPOWER_8197F 0x7 +#define BIT_R_WMAC_RESP_TXPOWER_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_RESP_TXPOWER_8197F) \ + << BIT_SHIFT_R_WMAC_RESP_TXPOWER_8197F) +#define BITS_R_WMAC_RESP_TXPOWER_8197F \ + (BIT_MASK_R_WMAC_RESP_TXPOWER_8197F \ + << BIT_SHIFT_R_WMAC_RESP_TXPOWER_8197F) +#define BIT_CLEAR_R_WMAC_RESP_TXPOWER_8197F(x) \ + ((x) & (~BITS_R_WMAC_RESP_TXPOWER_8197F)) +#define BIT_GET_R_WMAC_RESP_TXPOWER_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RESP_TXPOWER_8197F) & \ + BIT_MASK_R_WMAC_RESP_TXPOWER_8197F) +#define BIT_SET_R_WMAC_RESP_TXPOWER_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_RESP_TXPOWER_8197F(x) | \ + BIT_R_WMAC_RESP_TXPOWER_8197F(v)) + +#define BIT_SHIFT_WMAC_RESP_TXANT_8197F 0 +#define BIT_MASK_WMAC_RESP_TXANT_8197F 0x3ffff +#define BIT_WMAC_RESP_TXANT_8197F(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXANT_8197F) \ + << BIT_SHIFT_WMAC_RESP_TXANT_8197F) +#define BITS_WMAC_RESP_TXANT_8197F \ + (BIT_MASK_WMAC_RESP_TXANT_8197F << BIT_SHIFT_WMAC_RESP_TXANT_8197F) +#define BIT_CLEAR_WMAC_RESP_TXANT_8197F(x) ((x) & (~BITS_WMAC_RESP_TXANT_8197F)) +#define BIT_GET_WMAC_RESP_TXANT_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_8197F) & \ + BIT_MASK_WMAC_RESP_TXANT_8197F) +#define BIT_SET_WMAC_RESP_TXANT_8197F(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXANT_8197F(x) | BIT_WMAC_RESP_TXANT_8197F(v)) + +/* 2 REG_BBPSF_CTRL_8197F */ +#define BIT_CTL_IDLE_CLR_CSI_RPT_8197F BIT(31) +#define BIT_WMAC_USE_NDPARATE_8197F BIT(30) + +#define BIT_SHIFT_WMAC_CSI_RATE_8197F 24 +#define BIT_MASK_WMAC_CSI_RATE_8197F 0x3f +#define BIT_WMAC_CSI_RATE_8197F(x) \ + (((x) & BIT_MASK_WMAC_CSI_RATE_8197F) << BIT_SHIFT_WMAC_CSI_RATE_8197F) +#define BITS_WMAC_CSI_RATE_8197F \ + (BIT_MASK_WMAC_CSI_RATE_8197F << BIT_SHIFT_WMAC_CSI_RATE_8197F) +#define BIT_CLEAR_WMAC_CSI_RATE_8197F(x) ((x) & (~BITS_WMAC_CSI_RATE_8197F)) +#define BIT_GET_WMAC_CSI_RATE_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RATE_8197F) & BIT_MASK_WMAC_CSI_RATE_8197F) +#define BIT_SET_WMAC_CSI_RATE_8197F(x, v) \ + (BIT_CLEAR_WMAC_CSI_RATE_8197F(x) | BIT_WMAC_CSI_RATE_8197F(v)) + +#define BIT_SHIFT_WMAC_RESP_TXRATE_8197F 16 +#define BIT_MASK_WMAC_RESP_TXRATE_8197F 0xff +#define BIT_WMAC_RESP_TXRATE_8197F(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXRATE_8197F) \ + << BIT_SHIFT_WMAC_RESP_TXRATE_8197F) +#define BITS_WMAC_RESP_TXRATE_8197F \ + (BIT_MASK_WMAC_RESP_TXRATE_8197F << BIT_SHIFT_WMAC_RESP_TXRATE_8197F) +#define BIT_CLEAR_WMAC_RESP_TXRATE_8197F(x) \ + ((x) & (~BITS_WMAC_RESP_TXRATE_8197F)) +#define BIT_GET_WMAC_RESP_TXRATE_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE_8197F) & \ + BIT_MASK_WMAC_RESP_TXRATE_8197F) +#define BIT_SET_WMAC_RESP_TXRATE_8197F(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXRATE_8197F(x) | BIT_WMAC_RESP_TXRATE_8197F(v)) + +#define BIT_BBPSF_MPDUCHKEN_8197F BIT(5) +#define BIT_BBPSF_MHCHKEN_8197F BIT(4) +#define BIT_BBPSF_ERRCHKEN_8197F BIT(3) + +#define BIT_SHIFT_BBPSF_ERRTHR_8197F 0 +#define BIT_MASK_BBPSF_ERRTHR_8197F 0x7 +#define BIT_BBPSF_ERRTHR_8197F(x) \ + (((x) & BIT_MASK_BBPSF_ERRTHR_8197F) << BIT_SHIFT_BBPSF_ERRTHR_8197F) +#define BITS_BBPSF_ERRTHR_8197F \ + (BIT_MASK_BBPSF_ERRTHR_8197F << BIT_SHIFT_BBPSF_ERRTHR_8197F) +#define BIT_CLEAR_BBPSF_ERRTHR_8197F(x) ((x) & (~BITS_BBPSF_ERRTHR_8197F)) +#define BIT_GET_BBPSF_ERRTHR_8197F(x) \ + (((x) >> BIT_SHIFT_BBPSF_ERRTHR_8197F) & BIT_MASK_BBPSF_ERRTHR_8197F) +#define BIT_SET_BBPSF_ERRTHR_8197F(x, v) \ + (BIT_CLEAR_BBPSF_ERRTHR_8197F(x) | BIT_BBPSF_ERRTHR_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_P2P_RX_BCN_NOA_8197F (P2P RX BEACON NOA REGISTER) */ +#define BIT_NOA_PARSER_EN_8197F BIT(15) + +#define BIT_SHIFT_BSSID_SEL_V1_8197F 12 +#define BIT_MASK_BSSID_SEL_V1_8197F 0x7 +#define BIT_BSSID_SEL_V1_8197F(x) \ + (((x) & BIT_MASK_BSSID_SEL_V1_8197F) << BIT_SHIFT_BSSID_SEL_V1_8197F) +#define BITS_BSSID_SEL_V1_8197F \ + (BIT_MASK_BSSID_SEL_V1_8197F << BIT_SHIFT_BSSID_SEL_V1_8197F) +#define BIT_CLEAR_BSSID_SEL_V1_8197F(x) ((x) & (~BITS_BSSID_SEL_V1_8197F)) +#define BIT_GET_BSSID_SEL_V1_8197F(x) \ + (((x) >> BIT_SHIFT_BSSID_SEL_V1_8197F) & BIT_MASK_BSSID_SEL_V1_8197F) +#define BIT_SET_BSSID_SEL_V1_8197F(x, v) \ + (BIT_CLEAR_BSSID_SEL_V1_8197F(x) | BIT_BSSID_SEL_V1_8197F(v)) + +#define BIT_SHIFT_P2P_OUI_TYPE_8197F 0 +#define BIT_MASK_P2P_OUI_TYPE_8197F 0xff +#define BIT_P2P_OUI_TYPE_8197F(x) \ + (((x) & BIT_MASK_P2P_OUI_TYPE_8197F) << BIT_SHIFT_P2P_OUI_TYPE_8197F) +#define BITS_P2P_OUI_TYPE_8197F \ + (BIT_MASK_P2P_OUI_TYPE_8197F << BIT_SHIFT_P2P_OUI_TYPE_8197F) +#define BIT_CLEAR_P2P_OUI_TYPE_8197F(x) ((x) & (~BITS_P2P_OUI_TYPE_8197F)) +#define BIT_GET_P2P_OUI_TYPE_8197F(x) \ + (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8197F) & BIT_MASK_P2P_OUI_TYPE_8197F) +#define BIT_SET_P2P_OUI_TYPE_8197F(x, v) \ + (BIT_CLEAR_P2P_OUI_TYPE_8197F(x) | BIT_P2P_OUI_TYPE_8197F(v)) + +/* 2 REG_ASSOCIATED_BFMER0_INFO_8197F (ASSOCIATED BEAMFORMER0 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID0_8197F (48 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_TXCSI_AID0_8197F 0x1ff +#define BIT_R_WMAC_TXCSI_AID0_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8197F) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID0_8197F) +#define BITS_R_WMAC_TXCSI_AID0_8197F \ + (BIT_MASK_R_WMAC_TXCSI_AID0_8197F << BIT_SHIFT_R_WMAC_TXCSI_AID0_8197F) +#define BIT_CLEAR_R_WMAC_TXCSI_AID0_8197F(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID0_8197F)) +#define BIT_GET_R_WMAC_TXCSI_AID0_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8197F) & \ + BIT_MASK_R_WMAC_TXCSI_AID0_8197F) +#define BIT_SET_R_WMAC_TXCSI_AID0_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID0_8197F(x) | BIT_R_WMAC_TXCSI_AID0_8197F(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_8197F 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_8197F 0xffffffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R0_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_8197F) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_8197F) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_8197F \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_8197F \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_8197F) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_8197F(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_8197F)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_8197F) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_8197F) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_8197F(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_8197F(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_8197F (ASSOCIATED BEAMFORMER1 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID1_8197F (48 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_TXCSI_AID1_8197F 0x1ff +#define BIT_R_WMAC_TXCSI_AID1_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8197F) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID1_8197F) +#define BITS_R_WMAC_TXCSI_AID1_8197F \ + (BIT_MASK_R_WMAC_TXCSI_AID1_8197F << BIT_SHIFT_R_WMAC_TXCSI_AID1_8197F) +#define BIT_CLEAR_R_WMAC_TXCSI_AID1_8197F(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID1_8197F)) +#define BIT_GET_R_WMAC_TXCSI_AID1_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8197F) & \ + BIT_MASK_R_WMAC_TXCSI_AID1_8197F) +#define BIT_SET_R_WMAC_TXCSI_AID1_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID1_8197F(x) | BIT_R_WMAC_TXCSI_AID1_8197F(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_8197F 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_8197F 0xffffffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_8197F) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_8197F) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_8197F \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_8197F \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_8197F) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_8197F(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_8197F)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_8197F) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_8197F) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_8197F(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_TX_CSI_RPT_PARAM_BW20_8197F (TX CSI REPORT PARAMETER_BW20 REGISTER) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8197F 16 +#define BIT_MASK_R_WMAC_BFINFO_20M_1_8197F 0xfff +#define BIT_R_WMAC_BFINFO_20M_1_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8197F) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8197F) +#define BITS_R_WMAC_BFINFO_20M_1_8197F \ + (BIT_MASK_R_WMAC_BFINFO_20M_1_8197F \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8197F) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8197F(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8197F)) +#define BIT_GET_R_WMAC_BFINFO_20M_1_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8197F) & \ + BIT_MASK_R_WMAC_BFINFO_20M_1_8197F) +#define BIT_SET_R_WMAC_BFINFO_20M_1_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8197F(x) | \ + BIT_R_WMAC_BFINFO_20M_1_8197F(v)) + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8197F 0 +#define BIT_MASK_R_WMAC_BFINFO_20M_0_8197F 0xfff +#define BIT_R_WMAC_BFINFO_20M_0_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8197F) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8197F) +#define BITS_R_WMAC_BFINFO_20M_0_8197F \ + (BIT_MASK_R_WMAC_BFINFO_20M_0_8197F \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8197F) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8197F(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8197F)) +#define BIT_GET_R_WMAC_BFINFO_20M_0_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8197F) & \ + BIT_MASK_R_WMAC_BFINFO_20M_0_8197F) +#define BIT_SET_R_WMAC_BFINFO_20M_0_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8197F(x) | \ + BIT_R_WMAC_BFINFO_20M_0_8197F(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40_8197F (TX CSI REPORT PARAMETER_BW40 REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_ANTCD_8197F 0 +#define BIT_MASK_WMAC_RESP_ANTCD_8197F 0xf +#define BIT_WMAC_RESP_ANTCD_8197F(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTCD_8197F) \ + << BIT_SHIFT_WMAC_RESP_ANTCD_8197F) +#define BITS_WMAC_RESP_ANTCD_8197F \ + (BIT_MASK_WMAC_RESP_ANTCD_8197F << BIT_SHIFT_WMAC_RESP_ANTCD_8197F) +#define BIT_CLEAR_WMAC_RESP_ANTCD_8197F(x) ((x) & (~BITS_WMAC_RESP_ANTCD_8197F)) +#define BIT_GET_WMAC_RESP_ANTCD_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTCD_8197F) & \ + BIT_MASK_WMAC_RESP_ANTCD_8197F) +#define BIT_SET_WMAC_RESP_ANTCD_8197F(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTCD_8197F(x) | BIT_WMAC_RESP_ANTCD_8197F(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW80_8197F (TX CSI REPORT PARAMETER_BW80 REGISTER) */ + +/* 2 REG_BCN_PSR_RPT2_8197F (BEACON PARSER REPORT REGISTER2) */ + +#define BIT_SHIFT_DTIM_CNT2_8197F 24 +#define BIT_MASK_DTIM_CNT2_8197F 0xff +#define BIT_DTIM_CNT2_8197F(x) \ + (((x) & BIT_MASK_DTIM_CNT2_8197F) << BIT_SHIFT_DTIM_CNT2_8197F) +#define BITS_DTIM_CNT2_8197F \ + (BIT_MASK_DTIM_CNT2_8197F << BIT_SHIFT_DTIM_CNT2_8197F) +#define BIT_CLEAR_DTIM_CNT2_8197F(x) ((x) & (~BITS_DTIM_CNT2_8197F)) +#define BIT_GET_DTIM_CNT2_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT2_8197F) & BIT_MASK_DTIM_CNT2_8197F) +#define BIT_SET_DTIM_CNT2_8197F(x, v) \ + (BIT_CLEAR_DTIM_CNT2_8197F(x) | BIT_DTIM_CNT2_8197F(v)) + +#define BIT_SHIFT_DTIM_PERIOD2_8197F 16 +#define BIT_MASK_DTIM_PERIOD2_8197F 0xff +#define BIT_DTIM_PERIOD2_8197F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD2_8197F) << BIT_SHIFT_DTIM_PERIOD2_8197F) +#define BITS_DTIM_PERIOD2_8197F \ + (BIT_MASK_DTIM_PERIOD2_8197F << BIT_SHIFT_DTIM_PERIOD2_8197F) +#define BIT_CLEAR_DTIM_PERIOD2_8197F(x) ((x) & (~BITS_DTIM_PERIOD2_8197F)) +#define BIT_GET_DTIM_PERIOD2_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD2_8197F) & BIT_MASK_DTIM_PERIOD2_8197F) +#define BIT_SET_DTIM_PERIOD2_8197F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD2_8197F(x) | BIT_DTIM_PERIOD2_8197F(v)) + +#define BIT_DTIM2_8197F BIT(15) +#define BIT_TIM2_8197F BIT(14) + +#define BIT_SHIFT_PS_AID_2_8197F 0 +#define BIT_MASK_PS_AID_2_8197F 0x7ff +#define BIT_PS_AID_2_8197F(x) \ + (((x) & BIT_MASK_PS_AID_2_8197F) << BIT_SHIFT_PS_AID_2_8197F) +#define BITS_PS_AID_2_8197F \ + (BIT_MASK_PS_AID_2_8197F << BIT_SHIFT_PS_AID_2_8197F) +#define BIT_CLEAR_PS_AID_2_8197F(x) ((x) & (~BITS_PS_AID_2_8197F)) +#define BIT_GET_PS_AID_2_8197F(x) \ + (((x) >> BIT_SHIFT_PS_AID_2_8197F) & BIT_MASK_PS_AID_2_8197F) +#define BIT_SET_PS_AID_2_8197F(x, v) \ + (BIT_CLEAR_PS_AID_2_8197F(x) | BIT_PS_AID_2_8197F(v)) + +/* 2 REG_BCN_PSR_RPT3_8197F (BEACON PARSER REPORT REGISTER3) */ + +#define BIT_SHIFT_DTIM_CNT3_8197F 24 +#define BIT_MASK_DTIM_CNT3_8197F 0xff +#define BIT_DTIM_CNT3_8197F(x) \ + (((x) & BIT_MASK_DTIM_CNT3_8197F) << BIT_SHIFT_DTIM_CNT3_8197F) +#define BITS_DTIM_CNT3_8197F \ + (BIT_MASK_DTIM_CNT3_8197F << BIT_SHIFT_DTIM_CNT3_8197F) +#define BIT_CLEAR_DTIM_CNT3_8197F(x) ((x) & (~BITS_DTIM_CNT3_8197F)) +#define BIT_GET_DTIM_CNT3_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT3_8197F) & BIT_MASK_DTIM_CNT3_8197F) +#define BIT_SET_DTIM_CNT3_8197F(x, v) \ + (BIT_CLEAR_DTIM_CNT3_8197F(x) | BIT_DTIM_CNT3_8197F(v)) + +#define BIT_SHIFT_DTIM_PERIOD3_8197F 16 +#define BIT_MASK_DTIM_PERIOD3_8197F 0xff +#define BIT_DTIM_PERIOD3_8197F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD3_8197F) << BIT_SHIFT_DTIM_PERIOD3_8197F) +#define BITS_DTIM_PERIOD3_8197F \ + (BIT_MASK_DTIM_PERIOD3_8197F << BIT_SHIFT_DTIM_PERIOD3_8197F) +#define BIT_CLEAR_DTIM_PERIOD3_8197F(x) ((x) & (~BITS_DTIM_PERIOD3_8197F)) +#define BIT_GET_DTIM_PERIOD3_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD3_8197F) & BIT_MASK_DTIM_PERIOD3_8197F) +#define BIT_SET_DTIM_PERIOD3_8197F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD3_8197F(x) | BIT_DTIM_PERIOD3_8197F(v)) + +#define BIT_DTIM3_8197F BIT(15) +#define BIT_TIM3_8197F BIT(14) + +#define BIT_SHIFT_PS_AID_3_8197F 0 +#define BIT_MASK_PS_AID_3_8197F 0x7ff +#define BIT_PS_AID_3_8197F(x) \ + (((x) & BIT_MASK_PS_AID_3_8197F) << BIT_SHIFT_PS_AID_3_8197F) +#define BITS_PS_AID_3_8197F \ + (BIT_MASK_PS_AID_3_8197F << BIT_SHIFT_PS_AID_3_8197F) +#define BIT_CLEAR_PS_AID_3_8197F(x) ((x) & (~BITS_PS_AID_3_8197F)) +#define BIT_GET_PS_AID_3_8197F(x) \ + (((x) >> BIT_SHIFT_PS_AID_3_8197F) & BIT_MASK_PS_AID_3_8197F) +#define BIT_SET_PS_AID_3_8197F(x, v) \ + (BIT_CLEAR_PS_AID_3_8197F(x) | BIT_PS_AID_3_8197F(v)) + +/* 2 REG_BCN_PSR_RPT4_8197F (BEACON PARSER REPORT REGISTER4) */ + +#define BIT_SHIFT_DTIM_CNT4_8197F 24 +#define BIT_MASK_DTIM_CNT4_8197F 0xff +#define BIT_DTIM_CNT4_8197F(x) \ + (((x) & BIT_MASK_DTIM_CNT4_8197F) << BIT_SHIFT_DTIM_CNT4_8197F) +#define BITS_DTIM_CNT4_8197F \ + (BIT_MASK_DTIM_CNT4_8197F << BIT_SHIFT_DTIM_CNT4_8197F) +#define BIT_CLEAR_DTIM_CNT4_8197F(x) ((x) & (~BITS_DTIM_CNT4_8197F)) +#define BIT_GET_DTIM_CNT4_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT4_8197F) & BIT_MASK_DTIM_CNT4_8197F) +#define BIT_SET_DTIM_CNT4_8197F(x, v) \ + (BIT_CLEAR_DTIM_CNT4_8197F(x) | BIT_DTIM_CNT4_8197F(v)) + +#define BIT_SHIFT_DTIM_PERIOD4_8197F 16 +#define BIT_MASK_DTIM_PERIOD4_8197F 0xff +#define BIT_DTIM_PERIOD4_8197F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD4_8197F) << BIT_SHIFT_DTIM_PERIOD4_8197F) +#define BITS_DTIM_PERIOD4_8197F \ + (BIT_MASK_DTIM_PERIOD4_8197F << BIT_SHIFT_DTIM_PERIOD4_8197F) +#define BIT_CLEAR_DTIM_PERIOD4_8197F(x) ((x) & (~BITS_DTIM_PERIOD4_8197F)) +#define BIT_GET_DTIM_PERIOD4_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD4_8197F) & BIT_MASK_DTIM_PERIOD4_8197F) +#define BIT_SET_DTIM_PERIOD4_8197F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD4_8197F(x) | BIT_DTIM_PERIOD4_8197F(v)) + +#define BIT_DTIM4_8197F BIT(15) +#define BIT_TIM4_8197F BIT(14) + +#define BIT_SHIFT_PS_AID_4_8197F 0 +#define BIT_MASK_PS_AID_4_8197F 0x7ff +#define BIT_PS_AID_4_8197F(x) \ + (((x) & BIT_MASK_PS_AID_4_8197F) << BIT_SHIFT_PS_AID_4_8197F) +#define BITS_PS_AID_4_8197F \ + (BIT_MASK_PS_AID_4_8197F << BIT_SHIFT_PS_AID_4_8197F) +#define BIT_CLEAR_PS_AID_4_8197F(x) ((x) & (~BITS_PS_AID_4_8197F)) +#define BIT_GET_PS_AID_4_8197F(x) \ + (((x) >> BIT_SHIFT_PS_AID_4_8197F) & BIT_MASK_PS_AID_4_8197F) +#define BIT_SET_PS_AID_4_8197F(x, v) \ + (BIT_CLEAR_PS_AID_4_8197F(x) | BIT_PS_AID_4_8197F(v)) + +/* 2 REG_A1_ADDR_MASK_8197F (A1 ADDR MASK REGISTER) */ + +#define BIT_SHIFT_A1_ADDR_MASK_8197F 0 +#define BIT_MASK_A1_ADDR_MASK_8197F 0xffffffffL +#define BIT_A1_ADDR_MASK_8197F(x) \ + (((x) & BIT_MASK_A1_ADDR_MASK_8197F) << BIT_SHIFT_A1_ADDR_MASK_8197F) +#define BITS_A1_ADDR_MASK_8197F \ + (BIT_MASK_A1_ADDR_MASK_8197F << BIT_SHIFT_A1_ADDR_MASK_8197F) +#define BIT_CLEAR_A1_ADDR_MASK_8197F(x) ((x) & (~BITS_A1_ADDR_MASK_8197F)) +#define BIT_GET_A1_ADDR_MASK_8197F(x) \ + (((x) >> BIT_SHIFT_A1_ADDR_MASK_8197F) & BIT_MASK_A1_ADDR_MASK_8197F) +#define BIT_SET_A1_ADDR_MASK_8197F(x, v) \ + (BIT_CLEAR_A1_ADDR_MASK_8197F(x) | BIT_A1_ADDR_MASK_8197F(v)) + +/* 2 REG_MACID2_8197F (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_8197F 0 +#define BIT_MASK_MACID2_8197F 0xffffffffffffL +#define BIT_MACID2_8197F(x) \ + (((x) & BIT_MASK_MACID2_8197F) << BIT_SHIFT_MACID2_8197F) +#define BITS_MACID2_8197F (BIT_MASK_MACID2_8197F << BIT_SHIFT_MACID2_8197F) +#define BIT_CLEAR_MACID2_8197F(x) ((x) & (~BITS_MACID2_8197F)) +#define BIT_GET_MACID2_8197F(x) \ + (((x) >> BIT_SHIFT_MACID2_8197F) & BIT_MASK_MACID2_8197F) +#define BIT_SET_MACID2_8197F(x, v) \ + (BIT_CLEAR_MACID2_8197F(x) | BIT_MACID2_8197F(v)) + +/* 2 REG_BSSID2_8197F (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_8197F 0 +#define BIT_MASK_BSSID2_8197F 0xffffffffffffL +#define BIT_BSSID2_8197F(x) \ + (((x) & BIT_MASK_BSSID2_8197F) << BIT_SHIFT_BSSID2_8197F) +#define BITS_BSSID2_8197F (BIT_MASK_BSSID2_8197F << BIT_SHIFT_BSSID2_8197F) +#define BIT_CLEAR_BSSID2_8197F(x) ((x) & (~BITS_BSSID2_8197F)) +#define BIT_GET_BSSID2_8197F(x) \ + (((x) >> BIT_SHIFT_BSSID2_8197F) & BIT_MASK_BSSID2_8197F) +#define BIT_SET_BSSID2_8197F(x, v) \ + (BIT_CLEAR_BSSID2_8197F(x) | BIT_BSSID2_8197F(v)) + +/* 2 REG_MACID3_8197F (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_8197F 0 +#define BIT_MASK_MACID3_8197F 0xffffffffffffL +#define BIT_MACID3_8197F(x) \ + (((x) & BIT_MASK_MACID3_8197F) << BIT_SHIFT_MACID3_8197F) +#define BITS_MACID3_8197F (BIT_MASK_MACID3_8197F << BIT_SHIFT_MACID3_8197F) +#define BIT_CLEAR_MACID3_8197F(x) ((x) & (~BITS_MACID3_8197F)) +#define BIT_GET_MACID3_8197F(x) \ + (((x) >> BIT_SHIFT_MACID3_8197F) & BIT_MASK_MACID3_8197F) +#define BIT_SET_MACID3_8197F(x, v) \ + (BIT_CLEAR_MACID3_8197F(x) | BIT_MACID3_8197F(v)) + +/* 2 REG_BSSID3_8197F (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_8197F 0 +#define BIT_MASK_BSSID3_8197F 0xffffffffffffL +#define BIT_BSSID3_8197F(x) \ + (((x) & BIT_MASK_BSSID3_8197F) << BIT_SHIFT_BSSID3_8197F) +#define BITS_BSSID3_8197F (BIT_MASK_BSSID3_8197F << BIT_SHIFT_BSSID3_8197F) +#define BIT_CLEAR_BSSID3_8197F(x) ((x) & (~BITS_BSSID3_8197F)) +#define BIT_GET_BSSID3_8197F(x) \ + (((x) >> BIT_SHIFT_BSSID3_8197F) & BIT_MASK_BSSID3_8197F) +#define BIT_SET_BSSID3_8197F(x, v) \ + (BIT_CLEAR_BSSID3_8197F(x) | BIT_BSSID3_8197F(v)) + +/* 2 REG_MACID4_8197F (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_8197F 0 +#define BIT_MASK_MACID4_8197F 0xffffffffffffL +#define BIT_MACID4_8197F(x) \ + (((x) & BIT_MASK_MACID4_8197F) << BIT_SHIFT_MACID4_8197F) +#define BITS_MACID4_8197F (BIT_MASK_MACID4_8197F << BIT_SHIFT_MACID4_8197F) +#define BIT_CLEAR_MACID4_8197F(x) ((x) & (~BITS_MACID4_8197F)) +#define BIT_GET_MACID4_8197F(x) \ + (((x) >> BIT_SHIFT_MACID4_8197F) & BIT_MASK_MACID4_8197F) +#define BIT_SET_MACID4_8197F(x, v) \ + (BIT_CLEAR_MACID4_8197F(x) | BIT_MACID4_8197F(v)) + +/* 2 REG_BSSID4_8197F (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_8197F 0 +#define BIT_MASK_BSSID4_8197F 0xffffffffffffL +#define BIT_BSSID4_8197F(x) \ + (((x) & BIT_MASK_BSSID4_8197F) << BIT_SHIFT_BSSID4_8197F) +#define BITS_BSSID4_8197F (BIT_MASK_BSSID4_8197F << BIT_SHIFT_BSSID4_8197F) +#define BIT_CLEAR_BSSID4_8197F(x) ((x) & (~BITS_BSSID4_8197F)) +#define BIT_GET_BSSID4_8197F(x) \ + (((x) >> BIT_SHIFT_BSSID4_8197F) & BIT_MASK_BSSID4_8197F) +#define BIT_SET_BSSID4_8197F(x, v) \ + (BIT_CLEAR_BSSID4_8197F(x) | BIT_BSSID4_8197F(v)) + +/* 2 REG_NOA_REPORT_8197F */ + +/* 2 REG_PWRBIT_SETTING_8197F */ +#define BIT_CLI3_PWRBIT_OW_EN_8197F BIT(7) +#define BIT_CLI3_PWR_ST_8197F BIT(6) +#define BIT_CLI2_PWRBIT_OW_EN_8197F BIT(5) +#define BIT_CLI2_PWR_ST_8197F BIT(4) +#define BIT_CLI1_PWRBIT_OW_EN_8197F BIT(3) +#define BIT_CLI1_PWR_ST_8197F BIT(2) +#define BIT_CLI0_PWRBIT_OW_EN_8197F BIT(1) +#define BIT_CLI0_PWR_ST_8197F BIT(0) + +/* 2 REG_WMAC_MU_BF_OPTION_8197F */ +#define BIT_WMAC_RESP_NONSTA1_DIS_8197F BIT(7) +#define BIT_BIT_WMAC_TXMU_ACKPOLICY_EN_8197F BIT(6) + +#define BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8197F 4 +#define BIT_MASK_WMAC_TXMU_ACKPOLICY_8197F 0x3 +#define BIT_WMAC_TXMU_ACKPOLICY_8197F(x) \ + (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY_8197F) \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8197F) +#define BITS_WMAC_TXMU_ACKPOLICY_8197F \ + (BIT_MASK_WMAC_TXMU_ACKPOLICY_8197F \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8197F) +#define BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8197F(x) \ + ((x) & (~BITS_WMAC_TXMU_ACKPOLICY_8197F)) +#define BIT_GET_WMAC_TXMU_ACKPOLICY_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8197F) & \ + BIT_MASK_WMAC_TXMU_ACKPOLICY_8197F) +#define BIT_SET_WMAC_TXMU_ACKPOLICY_8197F(x, v) \ + (BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8197F(x) | \ + BIT_WMAC_TXMU_ACKPOLICY_8197F(v)) + +#define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8197F 1 +#define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8197F 0x7 +#define BIT_WMAC_MU_BFEE_PORT_SEL_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8197F) \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8197F) +#define BITS_WMAC_MU_BFEE_PORT_SEL_8197F \ + (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8197F \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8197F) +#define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8197F)) +#define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8197F) & \ + BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8197F) +#define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8197F(x) | \ + BIT_WMAC_MU_BFEE_PORT_SEL_8197F(v)) + +#define BIT_WMAC_MU_BFEE_DIS_8197F BIT(0) + +/* 2 REG_WMAC_PAUSE_BB_CLR_TH_8197F */ + +#define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8197F 0 +#define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8197F 0xff +#define BIT_WMAC_PAUSE_BB_CLR_TH_8197F(x) \ + (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8197F) \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8197F) +#define BITS_WMAC_PAUSE_BB_CLR_TH_8197F \ + (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8197F \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8197F) +#define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8197F(x) \ + ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8197F)) +#define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8197F) & \ + BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8197F) +#define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8197F(x, v) \ + (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8197F(x) | \ + BIT_WMAC_PAUSE_BB_CLR_TH_8197F(v)) + +/* 2 REG_WMAC_MU_ARB_8197F */ +#define BIT_WMAC_ARB_HW_ADAPT_EN_8197F BIT(7) +#define BIT_WMAC_ARB_SW_EN_8197F BIT(6) + +#define BIT_SHIFT_WMAC_ARB_SW_STATE_8197F 0 +#define BIT_MASK_WMAC_ARB_SW_STATE_8197F 0x3f +#define BIT_WMAC_ARB_SW_STATE_8197F(x) \ + (((x) & BIT_MASK_WMAC_ARB_SW_STATE_8197F) \ + << BIT_SHIFT_WMAC_ARB_SW_STATE_8197F) +#define BITS_WMAC_ARB_SW_STATE_8197F \ + (BIT_MASK_WMAC_ARB_SW_STATE_8197F << BIT_SHIFT_WMAC_ARB_SW_STATE_8197F) +#define BIT_CLEAR_WMAC_ARB_SW_STATE_8197F(x) \ + ((x) & (~BITS_WMAC_ARB_SW_STATE_8197F)) +#define BIT_GET_WMAC_ARB_SW_STATE_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_ARB_SW_STATE_8197F) & \ + BIT_MASK_WMAC_ARB_SW_STATE_8197F) +#define BIT_SET_WMAC_ARB_SW_STATE_8197F(x, v) \ + (BIT_CLEAR_WMAC_ARB_SW_STATE_8197F(x) | BIT_WMAC_ARB_SW_STATE_8197F(v)) + +/* 2 REG_WMAC_MU_OPTION_8197F */ + +#define BIT_SHIFT_WMAC_MU_DBGSEL_8197F 5 +#define BIT_MASK_WMAC_MU_DBGSEL_8197F 0x3 +#define BIT_WMAC_MU_DBGSEL_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_DBGSEL_8197F) \ + << BIT_SHIFT_WMAC_MU_DBGSEL_8197F) +#define BITS_WMAC_MU_DBGSEL_8197F \ + (BIT_MASK_WMAC_MU_DBGSEL_8197F << BIT_SHIFT_WMAC_MU_DBGSEL_8197F) +#define BIT_CLEAR_WMAC_MU_DBGSEL_8197F(x) ((x) & (~BITS_WMAC_MU_DBGSEL_8197F)) +#define BIT_GET_WMAC_MU_DBGSEL_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_DBGSEL_8197F) & \ + BIT_MASK_WMAC_MU_DBGSEL_8197F) +#define BIT_SET_WMAC_MU_DBGSEL_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_DBGSEL_8197F(x) | BIT_WMAC_MU_DBGSEL_8197F(v)) + +#define BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8197F 0 +#define BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8197F 0x1f +#define BIT_WMAC_MU_CPRD_TIMEOUT_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8197F) \ + << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8197F) +#define BITS_WMAC_MU_CPRD_TIMEOUT_8197F \ + (BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8197F \ + << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8197F) +#define BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT_8197F(x) \ + ((x) & (~BITS_WMAC_MU_CPRD_TIMEOUT_8197F)) +#define BIT_GET_WMAC_MU_CPRD_TIMEOUT_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8197F) & \ + BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8197F) +#define BIT_SET_WMAC_MU_CPRD_TIMEOUT_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT_8197F(x) | \ + BIT_WMAC_MU_CPRD_TIMEOUT_8197F(v)) + +/* 2 REG_WMAC_MU_BF_CTL_8197F */ +#define BIT_WMAC_INVLD_BFPRT_CHK_8197F BIT(15) +#define BIT_WMAC_RETXBFRPTSEQ_UPD_8197F BIT(14) + +#define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8197F 12 +#define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8197F 0x3 +#define BIT_WMAC_MU_BFRPTSEG_SEL_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8197F) \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8197F) +#define BITS_WMAC_MU_BFRPTSEG_SEL_8197F \ + (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8197F \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8197F) +#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8197F)) +#define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8197F) & \ + BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8197F) +#define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8197F(x) | \ + BIT_WMAC_MU_BFRPTSEG_SEL_8197F(v)) + +#define BIT_SHIFT_WMAC_MU_BF_MYAID_8197F 0 +#define BIT_MASK_WMAC_MU_BF_MYAID_8197F 0xfff +#define BIT_WMAC_MU_BF_MYAID_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8197F) \ + << BIT_SHIFT_WMAC_MU_BF_MYAID_8197F) +#define BITS_WMAC_MU_BF_MYAID_8197F \ + (BIT_MASK_WMAC_MU_BF_MYAID_8197F << BIT_SHIFT_WMAC_MU_BF_MYAID_8197F) +#define BIT_CLEAR_WMAC_MU_BF_MYAID_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BF_MYAID_8197F)) +#define BIT_GET_WMAC_MU_BF_MYAID_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8197F) & \ + BIT_MASK_WMAC_MU_BF_MYAID_8197F) +#define BIT_SET_WMAC_MU_BF_MYAID_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BF_MYAID_8197F(x) | BIT_WMAC_MU_BF_MYAID_8197F(v)) + +/* 2 REG_WMAC_MU_BFRPT_PARA_8197F */ + +#define BIT_SHIFT_BFRPT_PARA_USERID_SEL_8197F 12 +#define BIT_MASK_BFRPT_PARA_USERID_SEL_8197F 0x7 +#define BIT_BFRPT_PARA_USERID_SEL_8197F(x) \ + (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_8197F) \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_8197F) +#define BITS_BFRPT_PARA_USERID_SEL_8197F \ + (BIT_MASK_BFRPT_PARA_USERID_SEL_8197F \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_8197F) +#define BIT_CLEAR_BFRPT_PARA_USERID_SEL_8197F(x) \ + ((x) & (~BITS_BFRPT_PARA_USERID_SEL_8197F)) +#define BIT_GET_BFRPT_PARA_USERID_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_8197F) & \ + BIT_MASK_BFRPT_PARA_USERID_SEL_8197F) +#define BIT_SET_BFRPT_PARA_USERID_SEL_8197F(x, v) \ + (BIT_CLEAR_BFRPT_PARA_USERID_SEL_8197F(x) | \ + BIT_BFRPT_PARA_USERID_SEL_8197F(v)) + +#define BIT_SHIFT_BFRPT_PARA_8197F 0 +#define BIT_MASK_BFRPT_PARA_8197F 0xfff +#define BIT_BFRPT_PARA_8197F(x) \ + (((x) & BIT_MASK_BFRPT_PARA_8197F) << BIT_SHIFT_BFRPT_PARA_8197F) +#define BITS_BFRPT_PARA_8197F \ + (BIT_MASK_BFRPT_PARA_8197F << BIT_SHIFT_BFRPT_PARA_8197F) +#define BIT_CLEAR_BFRPT_PARA_8197F(x) ((x) & (~BITS_BFRPT_PARA_8197F)) +#define BIT_GET_BFRPT_PARA_8197F(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_8197F) & BIT_MASK_BFRPT_PARA_8197F) +#define BIT_SET_BFRPT_PARA_8197F(x, v) \ + (BIT_CLEAR_BFRPT_PARA_8197F(x) | BIT_BFRPT_PARA_8197F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8197F */ +#define BIT_STATUS_BFEE2_8197F BIT(10) +#define BIT_WMAC_MU_BFEE2_EN_8197F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE2_AID_8197F 0 +#define BIT_MASK_WMAC_MU_BFEE2_AID_8197F 0x1ff +#define BIT_WMAC_MU_BFEE2_AID_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8197F) \ + << BIT_SHIFT_WMAC_MU_BFEE2_AID_8197F) +#define BITS_WMAC_MU_BFEE2_AID_8197F \ + (BIT_MASK_WMAC_MU_BFEE2_AID_8197F << BIT_SHIFT_WMAC_MU_BFEE2_AID_8197F) +#define BIT_CLEAR_WMAC_MU_BFEE2_AID_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE2_AID_8197F)) +#define BIT_GET_WMAC_MU_BFEE2_AID_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8197F) & \ + BIT_MASK_WMAC_MU_BFEE2_AID_8197F) +#define BIT_SET_WMAC_MU_BFEE2_AID_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE2_AID_8197F(x) | BIT_WMAC_MU_BFEE2_AID_8197F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8197F */ +#define BIT_STATUS_BFEE3_8197F BIT(10) +#define BIT_WMAC_MU_BFEE3_EN_8197F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE3_AID_8197F 0 +#define BIT_MASK_WMAC_MU_BFEE3_AID_8197F 0x1ff +#define BIT_WMAC_MU_BFEE3_AID_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8197F) \ + << BIT_SHIFT_WMAC_MU_BFEE3_AID_8197F) +#define BITS_WMAC_MU_BFEE3_AID_8197F \ + (BIT_MASK_WMAC_MU_BFEE3_AID_8197F << BIT_SHIFT_WMAC_MU_BFEE3_AID_8197F) +#define BIT_CLEAR_WMAC_MU_BFEE3_AID_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE3_AID_8197F)) +#define BIT_GET_WMAC_MU_BFEE3_AID_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8197F) & \ + BIT_MASK_WMAC_MU_BFEE3_AID_8197F) +#define BIT_SET_WMAC_MU_BFEE3_AID_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE3_AID_8197F(x) | BIT_WMAC_MU_BFEE3_AID_8197F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8197F */ +#define BIT_STATUS_BFEE4_8197F BIT(10) +#define BIT_WMAC_MU_BFEE4_EN_8197F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE4_AID_8197F 0 +#define BIT_MASK_WMAC_MU_BFEE4_AID_8197F 0x1ff +#define BIT_WMAC_MU_BFEE4_AID_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8197F) \ + << BIT_SHIFT_WMAC_MU_BFEE4_AID_8197F) +#define BITS_WMAC_MU_BFEE4_AID_8197F \ + (BIT_MASK_WMAC_MU_BFEE4_AID_8197F << BIT_SHIFT_WMAC_MU_BFEE4_AID_8197F) +#define BIT_CLEAR_WMAC_MU_BFEE4_AID_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE4_AID_8197F)) +#define BIT_GET_WMAC_MU_BFEE4_AID_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8197F) & \ + BIT_MASK_WMAC_MU_BFEE4_AID_8197F) +#define BIT_SET_WMAC_MU_BFEE4_AID_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE4_AID_8197F(x) | BIT_WMAC_MU_BFEE4_AID_8197F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8197F */ +#define BIT_STATUS_BFEE5_8197F BIT(10) +#define BIT_WMAC_MU_BFEE5_EN_8197F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE5_AID_8197F 0 +#define BIT_MASK_WMAC_MU_BFEE5_AID_8197F 0x1ff +#define BIT_WMAC_MU_BFEE5_AID_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8197F) \ + << BIT_SHIFT_WMAC_MU_BFEE5_AID_8197F) +#define BITS_WMAC_MU_BFEE5_AID_8197F \ + (BIT_MASK_WMAC_MU_BFEE5_AID_8197F << BIT_SHIFT_WMAC_MU_BFEE5_AID_8197F) +#define BIT_CLEAR_WMAC_MU_BFEE5_AID_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE5_AID_8197F)) +#define BIT_GET_WMAC_MU_BFEE5_AID_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8197F) & \ + BIT_MASK_WMAC_MU_BFEE5_AID_8197F) +#define BIT_SET_WMAC_MU_BFEE5_AID_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE5_AID_8197F(x) | BIT_WMAC_MU_BFEE5_AID_8197F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8197F */ +#define BIT_STATUS_BFEE6_8197F BIT(10) +#define BIT_WMAC_MU_BFEE6_EN_8197F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE6_AID_8197F 0 +#define BIT_MASK_WMAC_MU_BFEE6_AID_8197F 0x1ff +#define BIT_WMAC_MU_BFEE6_AID_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8197F) \ + << BIT_SHIFT_WMAC_MU_BFEE6_AID_8197F) +#define BITS_WMAC_MU_BFEE6_AID_8197F \ + (BIT_MASK_WMAC_MU_BFEE6_AID_8197F << BIT_SHIFT_WMAC_MU_BFEE6_AID_8197F) +#define BIT_CLEAR_WMAC_MU_BFEE6_AID_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE6_AID_8197F)) +#define BIT_GET_WMAC_MU_BFEE6_AID_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8197F) & \ + BIT_MASK_WMAC_MU_BFEE6_AID_8197F) +#define BIT_SET_WMAC_MU_BFEE6_AID_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE6_AID_8197F(x) | BIT_WMAC_MU_BFEE6_AID_8197F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8197F */ +#define BIT_BIT_STATUS_BFEE4_8197F BIT(10) +#define BIT_WMAC_MU_BFEE7_EN_8197F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE7_AID_8197F 0 +#define BIT_MASK_WMAC_MU_BFEE7_AID_8197F 0x1ff +#define BIT_WMAC_MU_BFEE7_AID_8197F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8197F) \ + << BIT_SHIFT_WMAC_MU_BFEE7_AID_8197F) +#define BITS_WMAC_MU_BFEE7_AID_8197F \ + (BIT_MASK_WMAC_MU_BFEE7_AID_8197F << BIT_SHIFT_WMAC_MU_BFEE7_AID_8197F) +#define BIT_CLEAR_WMAC_MU_BFEE7_AID_8197F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE7_AID_8197F)) +#define BIT_GET_WMAC_MU_BFEE7_AID_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8197F) & \ + BIT_MASK_WMAC_MU_BFEE7_AID_8197F) +#define BIT_SET_WMAC_MU_BFEE7_AID_8197F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE7_AID_8197F(x) | BIT_WMAC_MU_BFEE7_AID_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_RST_ALL_COUNTER_8197F BIT(31) + +#define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8197F 16 +#define BIT_MASK_ABORT_RX_VBON_COUNTER_8197F 0xff +#define BIT_ABORT_RX_VBON_COUNTER_8197F(x) \ + (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8197F) \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8197F) +#define BITS_ABORT_RX_VBON_COUNTER_8197F \ + (BIT_MASK_ABORT_RX_VBON_COUNTER_8197F \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8197F) +#define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8197F(x) \ + ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8197F)) +#define BIT_GET_ABORT_RX_VBON_COUNTER_8197F(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8197F) & \ + BIT_MASK_ABORT_RX_VBON_COUNTER_8197F) +#define BIT_SET_ABORT_RX_VBON_COUNTER_8197F(x, v) \ + (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8197F(x) | \ + BIT_ABORT_RX_VBON_COUNTER_8197F(v)) + +#define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8197F 8 +#define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8197F 0xff +#define BIT_ABORT_RX_RDRDY_COUNTER_8197F(x) \ + (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8197F) \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8197F) +#define BITS_ABORT_RX_RDRDY_COUNTER_8197F \ + (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8197F \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8197F) +#define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8197F(x) \ + ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8197F)) +#define BIT_GET_ABORT_RX_RDRDY_COUNTER_8197F(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8197F) & \ + BIT_MASK_ABORT_RX_RDRDY_COUNTER_8197F) +#define BIT_SET_ABORT_RX_RDRDY_COUNTER_8197F(x, v) \ + (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8197F(x) | \ + BIT_ABORT_RX_RDRDY_COUNTER_8197F(v)) + +#define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8197F 0 +#define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8197F 0xff +#define BIT_VBON_EARLY_FALLING_COUNTER_8197F(x) \ + (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8197F) \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8197F) +#define BITS_VBON_EARLY_FALLING_COUNTER_8197F \ + (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8197F \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8197F) +#define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8197F(x) \ + ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8197F)) +#define BIT_GET_VBON_EARLY_FALLING_COUNTER_8197F(x) \ + (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8197F) & \ + BIT_MASK_VBON_EARLY_FALLING_COUNTER_8197F) +#define BIT_SET_VBON_EARLY_FALLING_COUNTER_8197F(x, v) \ + (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8197F(x) | \ + BIT_VBON_EARLY_FALLING_COUNTER_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ +#define BIT_WMAC_PLCP_TRX_SEL_8197F BIT(31) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8197F 28 +#define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8197F 0x7 +#define BIT_WMAC_PLCP_RDSIG_SEL_8197F(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8197F) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8197F) +#define BITS_WMAC_PLCP_RDSIG_SEL_8197F \ + (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8197F \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8197F) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8197F(x) \ + ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8197F)) +#define BIT_GET_WMAC_PLCP_RDSIG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8197F) & \ + BIT_MASK_WMAC_PLCP_RDSIG_SEL_8197F) +#define BIT_SET_WMAC_PLCP_RDSIG_SEL_8197F(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8197F(x) | \ + BIT_WMAC_PLCP_RDSIG_SEL_8197F(v)) + +#define BIT_SHIFT_WMAC_RATE_IDX_8197F 24 +#define BIT_MASK_WMAC_RATE_IDX_8197F 0xf +#define BIT_WMAC_RATE_IDX_8197F(x) \ + (((x) & BIT_MASK_WMAC_RATE_IDX_8197F) << BIT_SHIFT_WMAC_RATE_IDX_8197F) +#define BITS_WMAC_RATE_IDX_8197F \ + (BIT_MASK_WMAC_RATE_IDX_8197F << BIT_SHIFT_WMAC_RATE_IDX_8197F) +#define BIT_CLEAR_WMAC_RATE_IDX_8197F(x) ((x) & (~BITS_WMAC_RATE_IDX_8197F)) +#define BIT_GET_WMAC_RATE_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8197F) & BIT_MASK_WMAC_RATE_IDX_8197F) +#define BIT_SET_WMAC_RATE_IDX_8197F(x, v) \ + (BIT_CLEAR_WMAC_RATE_IDX_8197F(x) | BIT_WMAC_RATE_IDX_8197F(v)) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8197F 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8197F 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8197F(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8197F) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8197F) +#define BITS_WMAC_PLCP_RDSIG_8197F \ + (BIT_MASK_WMAC_PLCP_RDSIG_8197F << BIT_SHIFT_WMAC_PLCP_RDSIG_8197F) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8197F(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8197F)) +#define BIT_GET_WMAC_PLCP_RDSIG_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8197F) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8197F) +#define BIT_SET_WMAC_PLCP_RDSIG_8197F(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8197F(x) | BIT_WMAC_PLCP_RDSIG_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_TRANSMIT_ADDRSS_0_8197F (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_8197F 0 +#define BIT_MASK_TA0_8197F 0xffffffffffffL +#define BIT_TA0_8197F(x) (((x) & BIT_MASK_TA0_8197F) << BIT_SHIFT_TA0_8197F) +#define BITS_TA0_8197F (BIT_MASK_TA0_8197F << BIT_SHIFT_TA0_8197F) +#define BIT_CLEAR_TA0_8197F(x) ((x) & (~BITS_TA0_8197F)) +#define BIT_GET_TA0_8197F(x) (((x) >> BIT_SHIFT_TA0_8197F) & BIT_MASK_TA0_8197F) +#define BIT_SET_TA0_8197F(x, v) (BIT_CLEAR_TA0_8197F(x) | BIT_TA0_8197F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_8197F (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_8197F 0 +#define BIT_MASK_TA1_8197F 0xffffffffffffL +#define BIT_TA1_8197F(x) (((x) & BIT_MASK_TA1_8197F) << BIT_SHIFT_TA1_8197F) +#define BITS_TA1_8197F (BIT_MASK_TA1_8197F << BIT_SHIFT_TA1_8197F) +#define BIT_CLEAR_TA1_8197F(x) ((x) & (~BITS_TA1_8197F)) +#define BIT_GET_TA1_8197F(x) (((x) >> BIT_SHIFT_TA1_8197F) & BIT_MASK_TA1_8197F) +#define BIT_SET_TA1_8197F(x, v) (BIT_CLEAR_TA1_8197F(x) | BIT_TA1_8197F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_8197F (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_8197F 0 +#define BIT_MASK_TA2_8197F 0xffffffffffffL +#define BIT_TA2_8197F(x) (((x) & BIT_MASK_TA2_8197F) << BIT_SHIFT_TA2_8197F) +#define BITS_TA2_8197F (BIT_MASK_TA2_8197F << BIT_SHIFT_TA2_8197F) +#define BIT_CLEAR_TA2_8197F(x) ((x) & (~BITS_TA2_8197F)) +#define BIT_GET_TA2_8197F(x) (((x) >> BIT_SHIFT_TA2_8197F) & BIT_MASK_TA2_8197F) +#define BIT_SET_TA2_8197F(x, v) (BIT_CLEAR_TA2_8197F(x) | BIT_TA2_8197F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_8197F (TA3 REGISTER) */ + +#define BIT_SHIFT_TA3_8197F 0 +#define BIT_MASK_TA3_8197F 0xffffffffffffL +#define BIT_TA3_8197F(x) (((x) & BIT_MASK_TA3_8197F) << BIT_SHIFT_TA3_8197F) +#define BITS_TA3_8197F (BIT_MASK_TA3_8197F << BIT_SHIFT_TA3_8197F) +#define BIT_CLEAR_TA3_8197F(x) ((x) & (~BITS_TA3_8197F)) +#define BIT_GET_TA3_8197F(x) (((x) >> BIT_SHIFT_TA3_8197F) & BIT_MASK_TA3_8197F) +#define BIT_SET_TA3_8197F(x, v) (BIT_CLEAR_TA3_8197F(x) | BIT_TA3_8197F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_8197F (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_8197F 0 +#define BIT_MASK_TA4_8197F 0xffffffffffffL +#define BIT_TA4_8197F(x) (((x) & BIT_MASK_TA4_8197F) << BIT_SHIFT_TA4_8197F) +#define BITS_TA4_8197F (BIT_MASK_TA4_8197F << BIT_SHIFT_TA4_8197F) +#define BIT_CLEAR_TA4_8197F(x) ((x) & (~BITS_TA4_8197F)) +#define BIT_GET_TA4_8197F(x) (((x) >> BIT_SHIFT_TA4_8197F) & BIT_MASK_TA4_8197F) +#define BIT_SET_TA4_8197F(x, v) (BIT_CLEAR_TA4_8197F(x) | BIT_TA4_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_MACID1_8197F */ + +#define BIT_SHIFT_MACID1_8197F 0 +#define BIT_MASK_MACID1_8197F 0xffffffffffffL +#define BIT_MACID1_8197F(x) \ + (((x) & BIT_MASK_MACID1_8197F) << BIT_SHIFT_MACID1_8197F) +#define BITS_MACID1_8197F (BIT_MASK_MACID1_8197F << BIT_SHIFT_MACID1_8197F) +#define BIT_CLEAR_MACID1_8197F(x) ((x) & (~BITS_MACID1_8197F)) +#define BIT_GET_MACID1_8197F(x) \ + (((x) >> BIT_SHIFT_MACID1_8197F) & BIT_MASK_MACID1_8197F) +#define BIT_SET_MACID1_8197F(x, v) \ + (BIT_CLEAR_MACID1_8197F(x) | BIT_MACID1_8197F(v)) + +/* 2 REG_BSSID1_8197F */ + +#define BIT_SHIFT_BSSID1_8197F 0 +#define BIT_MASK_BSSID1_8197F 0xffffffffffffL +#define BIT_BSSID1_8197F(x) \ + (((x) & BIT_MASK_BSSID1_8197F) << BIT_SHIFT_BSSID1_8197F) +#define BITS_BSSID1_8197F (BIT_MASK_BSSID1_8197F << BIT_SHIFT_BSSID1_8197F) +#define BIT_CLEAR_BSSID1_8197F(x) ((x) & (~BITS_BSSID1_8197F)) +#define BIT_GET_BSSID1_8197F(x) \ + (((x) >> BIT_SHIFT_BSSID1_8197F) & BIT_MASK_BSSID1_8197F) +#define BIT_SET_BSSID1_8197F(x, v) \ + (BIT_CLEAR_BSSID1_8197F(x) | BIT_BSSID1_8197F(v)) + +/* 2 REG_BCN_PSR_RPT1_8197F */ + +#define BIT_SHIFT_DTIM_CNT1_8197F 24 +#define BIT_MASK_DTIM_CNT1_8197F 0xff +#define BIT_DTIM_CNT1_8197F(x) \ + (((x) & BIT_MASK_DTIM_CNT1_8197F) << BIT_SHIFT_DTIM_CNT1_8197F) +#define BITS_DTIM_CNT1_8197F \ + (BIT_MASK_DTIM_CNT1_8197F << BIT_SHIFT_DTIM_CNT1_8197F) +#define BIT_CLEAR_DTIM_CNT1_8197F(x) ((x) & (~BITS_DTIM_CNT1_8197F)) +#define BIT_GET_DTIM_CNT1_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT1_8197F) & BIT_MASK_DTIM_CNT1_8197F) +#define BIT_SET_DTIM_CNT1_8197F(x, v) \ + (BIT_CLEAR_DTIM_CNT1_8197F(x) | BIT_DTIM_CNT1_8197F(v)) + +#define BIT_SHIFT_DTIM_PERIOD1_8197F 16 +#define BIT_MASK_DTIM_PERIOD1_8197F 0xff +#define BIT_DTIM_PERIOD1_8197F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD1_8197F) << BIT_SHIFT_DTIM_PERIOD1_8197F) +#define BITS_DTIM_PERIOD1_8197F \ + (BIT_MASK_DTIM_PERIOD1_8197F << BIT_SHIFT_DTIM_PERIOD1_8197F) +#define BIT_CLEAR_DTIM_PERIOD1_8197F(x) ((x) & (~BITS_DTIM_PERIOD1_8197F)) +#define BIT_GET_DTIM_PERIOD1_8197F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD1_8197F) & BIT_MASK_DTIM_PERIOD1_8197F) +#define BIT_SET_DTIM_PERIOD1_8197F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD1_8197F(x) | BIT_DTIM_PERIOD1_8197F(v)) + +#define BIT_DTIM1_8197F BIT(15) +#define BIT_TIM1_8197F BIT(14) + +#define BIT_SHIFT_PS_AID_1_8197F 0 +#define BIT_MASK_PS_AID_1_8197F 0x7ff +#define BIT_PS_AID_1_8197F(x) \ + (((x) & BIT_MASK_PS_AID_1_8197F) << BIT_SHIFT_PS_AID_1_8197F) +#define BITS_PS_AID_1_8197F \ + (BIT_MASK_PS_AID_1_8197F << BIT_SHIFT_PS_AID_1_8197F) +#define BIT_CLEAR_PS_AID_1_8197F(x) ((x) & (~BITS_PS_AID_1_8197F)) +#define BIT_GET_PS_AID_1_8197F(x) \ + (((x) >> BIT_SHIFT_PS_AID_1_8197F) & BIT_MASK_PS_AID_1_8197F) +#define BIT_SET_PS_AID_1_8197F(x, v) \ + (BIT_CLEAR_PS_AID_1_8197F(x) | BIT_PS_AID_1_8197F(v)) + +/* 2 REG_ASSOCIATED_BFMEE_SEL_8197F */ +#define BIT_TXUSER_ID1_8197F BIT(25) + +#define BIT_SHIFT_AID1_8197F 16 +#define BIT_MASK_AID1_8197F 0x1ff +#define BIT_AID1_8197F(x) (((x) & BIT_MASK_AID1_8197F) << BIT_SHIFT_AID1_8197F) +#define BITS_AID1_8197F (BIT_MASK_AID1_8197F << BIT_SHIFT_AID1_8197F) +#define BIT_CLEAR_AID1_8197F(x) ((x) & (~BITS_AID1_8197F)) +#define BIT_GET_AID1_8197F(x) \ + (((x) >> BIT_SHIFT_AID1_8197F) & BIT_MASK_AID1_8197F) +#define BIT_SET_AID1_8197F(x, v) (BIT_CLEAR_AID1_8197F(x) | BIT_AID1_8197F(v)) + +#define BIT_TXUSER_ID0_8197F BIT(9) + +#define BIT_SHIFT_AID0_8197F 0 +#define BIT_MASK_AID0_8197F 0x1ff +#define BIT_AID0_8197F(x) (((x) & BIT_MASK_AID0_8197F) << BIT_SHIFT_AID0_8197F) +#define BITS_AID0_8197F (BIT_MASK_AID0_8197F << BIT_SHIFT_AID0_8197F) +#define BIT_CLEAR_AID0_8197F(x) ((x) & (~BITS_AID0_8197F)) +#define BIT_GET_AID0_8197F(x) \ + (((x) >> BIT_SHIFT_AID0_8197F) & BIT_MASK_AID0_8197F) +#define BIT_SET_AID0_8197F(x, v) (BIT_CLEAR_AID0_8197F(x) | BIT_AID0_8197F(v)) + +/* 2 REG_SND_PTCL_CTRL_8197F */ + +#define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8197F 24 +#define BIT_MASK_NDP_RX_STANDBY_TIMER_8197F 0xff +#define BIT_NDP_RX_STANDBY_TIMER_8197F(x) \ + (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8197F) \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8197F) +#define BITS_NDP_RX_STANDBY_TIMER_8197F \ + (BIT_MASK_NDP_RX_STANDBY_TIMER_8197F \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8197F) +#define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8197F(x) \ + ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8197F)) +#define BIT_GET_NDP_RX_STANDBY_TIMER_8197F(x) \ + (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8197F) & \ + BIT_MASK_NDP_RX_STANDBY_TIMER_8197F) +#define BIT_SET_NDP_RX_STANDBY_TIMER_8197F(x, v) \ + (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8197F(x) | \ + BIT_NDP_RX_STANDBY_TIMER_8197F(v)) + +#define BIT_SHIFT_CSI_RPT_OFFSET_HT_8197F 16 +#define BIT_MASK_CSI_RPT_OFFSET_HT_8197F 0xff +#define BIT_CSI_RPT_OFFSET_HT_8197F(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_8197F) \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_8197F) +#define BITS_CSI_RPT_OFFSET_HT_8197F \ + (BIT_MASK_CSI_RPT_OFFSET_HT_8197F << BIT_SHIFT_CSI_RPT_OFFSET_HT_8197F) +#define BIT_CLEAR_CSI_RPT_OFFSET_HT_8197F(x) \ + ((x) & (~BITS_CSI_RPT_OFFSET_HT_8197F)) +#define BIT_GET_CSI_RPT_OFFSET_HT_8197F(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_8197F) & \ + BIT_MASK_CSI_RPT_OFFSET_HT_8197F) +#define BIT_SET_CSI_RPT_OFFSET_HT_8197F(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_HT_8197F(x) | BIT_CSI_RPT_OFFSET_HT_8197F(v)) + +#define BIT_SHIFT_CSI_RPT_OFFSET_VHT_8197F 8 +#define BIT_MASK_CSI_RPT_OFFSET_VHT_8197F 0xff +#define BIT_CSI_RPT_OFFSET_VHT_8197F(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_VHT_8197F) \ + << BIT_SHIFT_CSI_RPT_OFFSET_VHT_8197F) +#define BITS_CSI_RPT_OFFSET_VHT_8197F \ + (BIT_MASK_CSI_RPT_OFFSET_VHT_8197F \ + << BIT_SHIFT_CSI_RPT_OFFSET_VHT_8197F) +#define BIT_CLEAR_CSI_RPT_OFFSET_VHT_8197F(x) \ + ((x) & (~BITS_CSI_RPT_OFFSET_VHT_8197F)) +#define BIT_GET_CSI_RPT_OFFSET_VHT_8197F(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_VHT_8197F) & \ + BIT_MASK_CSI_RPT_OFFSET_VHT_8197F) +#define BIT_SET_CSI_RPT_OFFSET_VHT_8197F(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_VHT_8197F(x) | \ + BIT_CSI_RPT_OFFSET_VHT_8197F(v)) + +#define BIT_R_WMAC_USE_NSTS_8197F BIT(7) +#define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8197F BIT(6) +#define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8197F BIT(5) +#define BIT_R_WMAC_BFPARAM_SEL_8197F BIT(4) +#define BIT_R_WMAC_CSISEQ_SEL_8197F BIT(3) +#define BIT_R_WMAC_CSI_WITHHTC_EN_8197F BIT(2) +#define BIT_R_WMAC_HT_NDPA_EN_8197F BIT(1) +#define BIT_R_WMAC_VHT_NDPA_EN_8197F BIT(0) + +/* 2 REG_RX_CSI_RPT_INFO_8197F */ + +/* 2 REG_NS_ARP_CTRL_8197F */ +#define BIT_R_WMAC_NSARP_RSPEN_8197F BIT(15) +#define BIT_R_WMAC_NSARP_RARP_8197F BIT(9) +#define BIT_R_WMAC_NSARP_RIPV6_8197F BIT(8) + +#define BIT_SHIFT_R_WMAC_NSARP_MODEN_8197F 6 +#define BIT_MASK_R_WMAC_NSARP_MODEN_8197F 0x3 +#define BIT_R_WMAC_NSARP_MODEN_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_MODEN_8197F) \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8197F) +#define BITS_R_WMAC_NSARP_MODEN_8197F \ + (BIT_MASK_R_WMAC_NSARP_MODEN_8197F \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8197F) +#define BIT_CLEAR_R_WMAC_NSARP_MODEN_8197F(x) \ + ((x) & (~BITS_R_WMAC_NSARP_MODEN_8197F)) +#define BIT_GET_R_WMAC_NSARP_MODEN_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN_8197F) & \ + BIT_MASK_R_WMAC_NSARP_MODEN_8197F) +#define BIT_SET_R_WMAC_NSARP_MODEN_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_MODEN_8197F(x) | \ + BIT_R_WMAC_NSARP_MODEN_8197F(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8197F 4 +#define BIT_MASK_R_WMAC_NSARP_RSPFTP_8197F 0x3 +#define BIT_R_WMAC_NSARP_RSPFTP_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP_8197F) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8197F) +#define BITS_R_WMAC_NSARP_RSPFTP_8197F \ + (BIT_MASK_R_WMAC_NSARP_RSPFTP_8197F \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8197F) +#define BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8197F(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPFTP_8197F)) +#define BIT_GET_R_WMAC_NSARP_RSPFTP_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8197F) & \ + BIT_MASK_R_WMAC_NSARP_RSPFTP_8197F) +#define BIT_SET_R_WMAC_NSARP_RSPFTP_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8197F(x) | \ + BIT_R_WMAC_NSARP_RSPFTP_8197F(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8197F 0 +#define BIT_MASK_R_WMAC_NSARP_RSPSEC_8197F 0xf +#define BIT_R_WMAC_NSARP_RSPSEC_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC_8197F) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8197F) +#define BITS_R_WMAC_NSARP_RSPSEC_8197F \ + (BIT_MASK_R_WMAC_NSARP_RSPSEC_8197F \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8197F) +#define BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8197F(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPSEC_8197F)) +#define BIT_GET_R_WMAC_NSARP_RSPSEC_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8197F) & \ + BIT_MASK_R_WMAC_NSARP_RSPSEC_8197F) +#define BIT_SET_R_WMAC_NSARP_RSPSEC_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8197F(x) | \ + BIT_R_WMAC_NSARP_RSPSEC_8197F(v)) + +/* 2 REG_NS_ARP_INFO_8197F */ + +/* 2 REG_BEAMFORMING_INFO_NSARP_V1_8197F */ + +/* 2 REG_BEAMFORMING_INFO_NSARP_8197F */ + +/* 2 REG_NOT_VALID_8197F */ + +/* 2 REG_RSVD_0X740_8197F */ + +/* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG_8197F */ + +#define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8197F 4 +#define BIT_MASK_R_WMAC_CTX_SUBTYPE_8197F 0xf +#define BIT_R_WMAC_CTX_SUBTYPE_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8197F) \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8197F) +#define BITS_R_WMAC_CTX_SUBTYPE_8197F \ + (BIT_MASK_R_WMAC_CTX_SUBTYPE_8197F \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8197F) +#define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8197F(x) \ + ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8197F)) +#define BIT_GET_R_WMAC_CTX_SUBTYPE_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8197F) & \ + BIT_MASK_R_WMAC_CTX_SUBTYPE_8197F) +#define BIT_SET_R_WMAC_CTX_SUBTYPE_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8197F(x) | \ + BIT_R_WMAC_CTX_SUBTYPE_8197F(v)) + +#define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8197F 0 +#define BIT_MASK_R_WMAC_RTX_SUBTYPE_8197F 0xf +#define BIT_R_WMAC_RTX_SUBTYPE_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8197F) \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8197F) +#define BITS_R_WMAC_RTX_SUBTYPE_8197F \ + (BIT_MASK_R_WMAC_RTX_SUBTYPE_8197F \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8197F) +#define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8197F(x) \ + ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8197F)) +#define BIT_GET_R_WMAC_RTX_SUBTYPE_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8197F) & \ + BIT_MASK_R_WMAC_RTX_SUBTYPE_8197F) +#define BIT_SET_R_WMAC_RTX_SUBTYPE_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8197F(x) | \ + BIT_R_WMAC_RTX_SUBTYPE_8197F(v)) + +/* 2 REG_WMAC_SWAES_CFG_8197F */ + +/* 2 REG_BT_COEX_V2_8197F */ +#define BIT_GNT_BT_POLARITY_8197F BIT(12) +#define BIT_GNT_BT_BYPASS_PRIORITY_8197F BIT(8) + +#define BIT_SHIFT_TIMER_8197F 0 +#define BIT_MASK_TIMER_8197F 0xff +#define BIT_TIMER_8197F(x) \ + (((x) & BIT_MASK_TIMER_8197F) << BIT_SHIFT_TIMER_8197F) +#define BITS_TIMER_8197F (BIT_MASK_TIMER_8197F << BIT_SHIFT_TIMER_8197F) +#define BIT_CLEAR_TIMER_8197F(x) ((x) & (~BITS_TIMER_8197F)) +#define BIT_GET_TIMER_8197F(x) \ + (((x) >> BIT_SHIFT_TIMER_8197F) & BIT_MASK_TIMER_8197F) +#define BIT_SET_TIMER_8197F(x, v) \ + (BIT_CLEAR_TIMER_8197F(x) | BIT_TIMER_8197F(v)) + +/* 2 REG_BT_COEX_8197F */ +#define BIT_R_GNT_BT_RFC_SW_8197F BIT(12) +#define BIT_R_GNT_BT_RFC_SW_EN_8197F BIT(11) +#define BIT_R_GNT_BT_BB_SW_8197F BIT(10) +#define BIT_R_GNT_BT_BB_SW_EN_8197F BIT(9) +#define BIT_R_BT_CNT_THREN_8197F BIT(8) + +#define BIT_SHIFT_R_BT_CNT_THR_8197F 0 +#define BIT_MASK_R_BT_CNT_THR_8197F 0xff +#define BIT_R_BT_CNT_THR_8197F(x) \ + (((x) & BIT_MASK_R_BT_CNT_THR_8197F) << BIT_SHIFT_R_BT_CNT_THR_8197F) +#define BITS_R_BT_CNT_THR_8197F \ + (BIT_MASK_R_BT_CNT_THR_8197F << BIT_SHIFT_R_BT_CNT_THR_8197F) +#define BIT_CLEAR_R_BT_CNT_THR_8197F(x) ((x) & (~BITS_R_BT_CNT_THR_8197F)) +#define BIT_GET_R_BT_CNT_THR_8197F(x) \ + (((x) >> BIT_SHIFT_R_BT_CNT_THR_8197F) & BIT_MASK_R_BT_CNT_THR_8197F) +#define BIT_SET_R_BT_CNT_THR_8197F(x, v) \ + (BIT_CLEAR_R_BT_CNT_THR_8197F(x) | BIT_R_BT_CNT_THR_8197F(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_8197F */ +#define BIT_WLRX_TER_BY_CTL_8197F BIT(43) +#define BIT_WLRX_TER_BY_AD_8197F BIT(42) +#define BIT_ANT_DIVERSITY_SEL_8197F BIT(41) +#define BIT_ANTSEL_FOR_BT_CTRL_EN_8197F BIT(40) +#define BIT_WLACT_LOW_GNTWL_EN_8197F BIT(34) +#define BIT_WLACT_HIGH_GNTBT_EN_8197F BIT(33) + +#define BIT_SHIFT_RXMYRTS_NAV_V1_8197F 8 +#define BIT_MASK_RXMYRTS_NAV_V1_8197F 0xff +#define BIT_RXMYRTS_NAV_V1_8197F(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_V1_8197F) \ + << BIT_SHIFT_RXMYRTS_NAV_V1_8197F) +#define BITS_RXMYRTS_NAV_V1_8197F \ + (BIT_MASK_RXMYRTS_NAV_V1_8197F << BIT_SHIFT_RXMYRTS_NAV_V1_8197F) +#define BIT_CLEAR_RXMYRTS_NAV_V1_8197F(x) ((x) & (~BITS_RXMYRTS_NAV_V1_8197F)) +#define BIT_GET_RXMYRTS_NAV_V1_8197F(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1_8197F) & \ + BIT_MASK_RXMYRTS_NAV_V1_8197F) +#define BIT_SET_RXMYRTS_NAV_V1_8197F(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_V1_8197F(x) | BIT_RXMYRTS_NAV_V1_8197F(v)) + +#define BIT_SHIFT_RTSRST_V1_8197F 0 +#define BIT_MASK_RTSRST_V1_8197F 0xff +#define BIT_RTSRST_V1_8197F(x) \ + (((x) & BIT_MASK_RTSRST_V1_8197F) << BIT_SHIFT_RTSRST_V1_8197F) +#define BITS_RTSRST_V1_8197F \ + (BIT_MASK_RTSRST_V1_8197F << BIT_SHIFT_RTSRST_V1_8197F) +#define BIT_CLEAR_RTSRST_V1_8197F(x) ((x) & (~BITS_RTSRST_V1_8197F)) +#define BIT_GET_RTSRST_V1_8197F(x) \ + (((x) >> BIT_SHIFT_RTSRST_V1_8197F) & BIT_MASK_RTSRST_V1_8197F) +#define BIT_SET_RTSRST_V1_8197F(x, v) \ + (BIT_CLEAR_RTSRST_V1_8197F(x) | BIT_RTSRST_V1_8197F(v)) + +/* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8197F */ + +#define BIT_SHIFT_BT_STAT_DELAY_8197F 12 +#define BIT_MASK_BT_STAT_DELAY_8197F 0xf +#define BIT_BT_STAT_DELAY_8197F(x) \ + (((x) & BIT_MASK_BT_STAT_DELAY_8197F) << BIT_SHIFT_BT_STAT_DELAY_8197F) +#define BITS_BT_STAT_DELAY_8197F \ + (BIT_MASK_BT_STAT_DELAY_8197F << BIT_SHIFT_BT_STAT_DELAY_8197F) +#define BIT_CLEAR_BT_STAT_DELAY_8197F(x) ((x) & (~BITS_BT_STAT_DELAY_8197F)) +#define BIT_GET_BT_STAT_DELAY_8197F(x) \ + (((x) >> BIT_SHIFT_BT_STAT_DELAY_8197F) & BIT_MASK_BT_STAT_DELAY_8197F) +#define BIT_SET_BT_STAT_DELAY_8197F(x, v) \ + (BIT_CLEAR_BT_STAT_DELAY_8197F(x) | BIT_BT_STAT_DELAY_8197F(v)) + +#define BIT_SHIFT_BT_TRX_INIT_DETECT_8197F 8 +#define BIT_MASK_BT_TRX_INIT_DETECT_8197F 0xf +#define BIT_BT_TRX_INIT_DETECT_8197F(x) \ + (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8197F) \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8197F) +#define BITS_BT_TRX_INIT_DETECT_8197F \ + (BIT_MASK_BT_TRX_INIT_DETECT_8197F \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8197F) +#define BIT_CLEAR_BT_TRX_INIT_DETECT_8197F(x) \ + ((x) & (~BITS_BT_TRX_INIT_DETECT_8197F)) +#define BIT_GET_BT_TRX_INIT_DETECT_8197F(x) \ + (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8197F) & \ + BIT_MASK_BT_TRX_INIT_DETECT_8197F) +#define BIT_SET_BT_TRX_INIT_DETECT_8197F(x, v) \ + (BIT_CLEAR_BT_TRX_INIT_DETECT_8197F(x) | \ + BIT_BT_TRX_INIT_DETECT_8197F(v)) + +#define BIT_SHIFT_BT_PRI_DETECT_TO_8197F 4 +#define BIT_MASK_BT_PRI_DETECT_TO_8197F 0xf +#define BIT_BT_PRI_DETECT_TO_8197F(x) \ + (((x) & BIT_MASK_BT_PRI_DETECT_TO_8197F) \ + << BIT_SHIFT_BT_PRI_DETECT_TO_8197F) +#define BITS_BT_PRI_DETECT_TO_8197F \ + (BIT_MASK_BT_PRI_DETECT_TO_8197F << BIT_SHIFT_BT_PRI_DETECT_TO_8197F) +#define BIT_CLEAR_BT_PRI_DETECT_TO_8197F(x) \ + ((x) & (~BITS_BT_PRI_DETECT_TO_8197F)) +#define BIT_GET_BT_PRI_DETECT_TO_8197F(x) \ + (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8197F) & \ + BIT_MASK_BT_PRI_DETECT_TO_8197F) +#define BIT_SET_BT_PRI_DETECT_TO_8197F(x, v) \ + (BIT_CLEAR_BT_PRI_DETECT_TO_8197F(x) | BIT_BT_PRI_DETECT_TO_8197F(v)) + +#define BIT_R_GRANTALL_WLMASK_8197F BIT(3) +#define BIT_STATIS_BT_EN_8197F BIT(2) +#define BIT_WL_ACT_MASK_ENABLE_8197F BIT(1) +#define BIT_ENHANCED_BT_8197F BIT(0) + +/* 2 REG_BT_ACT_STATISTICS_8197F */ + +#define BIT_SHIFT_STATIS_BT_LO_RX_8197F (48 & CPU_OPT_WIDTH) +#define BIT_MASK_STATIS_BT_LO_RX_8197F 0xffff +#define BIT_STATIS_BT_LO_RX_8197F(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_RX_8197F) \ + << BIT_SHIFT_STATIS_BT_LO_RX_8197F) +#define BITS_STATIS_BT_LO_RX_8197F \ + (BIT_MASK_STATIS_BT_LO_RX_8197F << BIT_SHIFT_STATIS_BT_LO_RX_8197F) +#define BIT_CLEAR_STATIS_BT_LO_RX_8197F(x) ((x) & (~BITS_STATIS_BT_LO_RX_8197F)) +#define BIT_GET_STATIS_BT_LO_RX_8197F(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_8197F) & \ + BIT_MASK_STATIS_BT_LO_RX_8197F) +#define BIT_SET_STATIS_BT_LO_RX_8197F(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_RX_8197F(x) | BIT_STATIS_BT_LO_RX_8197F(v)) + +#define BIT_SHIFT_STATIS_BT_LO_TX_8197F (32 & CPU_OPT_WIDTH) +#define BIT_MASK_STATIS_BT_LO_TX_8197F 0xffff +#define BIT_STATIS_BT_LO_TX_8197F(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_TX_8197F) \ + << BIT_SHIFT_STATIS_BT_LO_TX_8197F) +#define BITS_STATIS_BT_LO_TX_8197F \ + (BIT_MASK_STATIS_BT_LO_TX_8197F << BIT_SHIFT_STATIS_BT_LO_TX_8197F) +#define BIT_CLEAR_STATIS_BT_LO_TX_8197F(x) ((x) & (~BITS_STATIS_BT_LO_TX_8197F)) +#define BIT_GET_STATIS_BT_LO_TX_8197F(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_8197F) & \ + BIT_MASK_STATIS_BT_LO_TX_8197F) +#define BIT_SET_STATIS_BT_LO_TX_8197F(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_TX_8197F(x) | BIT_STATIS_BT_LO_TX_8197F(v)) + +#define BIT_SHIFT_STATIS_BT_HI_RX_8197F 16 +#define BIT_MASK_STATIS_BT_HI_RX_8197F 0xffff +#define BIT_STATIS_BT_HI_RX_8197F(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_RX_8197F) \ + << BIT_SHIFT_STATIS_BT_HI_RX_8197F) +#define BITS_STATIS_BT_HI_RX_8197F \ + (BIT_MASK_STATIS_BT_HI_RX_8197F << BIT_SHIFT_STATIS_BT_HI_RX_8197F) +#define BIT_CLEAR_STATIS_BT_HI_RX_8197F(x) ((x) & (~BITS_STATIS_BT_HI_RX_8197F)) +#define BIT_GET_STATIS_BT_HI_RX_8197F(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_RX_8197F) & \ + BIT_MASK_STATIS_BT_HI_RX_8197F) +#define BIT_SET_STATIS_BT_HI_RX_8197F(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_RX_8197F(x) | BIT_STATIS_BT_HI_RX_8197F(v)) + +#define BIT_SHIFT_STATIS_BT_HI_TX_8197F 0 +#define BIT_MASK_STATIS_BT_HI_TX_8197F 0xffff +#define BIT_STATIS_BT_HI_TX_8197F(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_TX_8197F) \ + << BIT_SHIFT_STATIS_BT_HI_TX_8197F) +#define BITS_STATIS_BT_HI_TX_8197F \ + (BIT_MASK_STATIS_BT_HI_TX_8197F << BIT_SHIFT_STATIS_BT_HI_TX_8197F) +#define BIT_CLEAR_STATIS_BT_HI_TX_8197F(x) ((x) & (~BITS_STATIS_BT_HI_TX_8197F)) +#define BIT_GET_STATIS_BT_HI_TX_8197F(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_TX_8197F) & \ + BIT_MASK_STATIS_BT_HI_TX_8197F) +#define BIT_SET_STATIS_BT_HI_TX_8197F(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_TX_8197F(x) | BIT_STATIS_BT_HI_TX_8197F(v)) + +/* 2 REG_BT_STATISTICS_CONTROL_REGISTER_8197F */ + +#define BIT_SHIFT_R_BT_CMD_RPT_8197F 16 +#define BIT_MASK_R_BT_CMD_RPT_8197F 0xffff +#define BIT_R_BT_CMD_RPT_8197F(x) \ + (((x) & BIT_MASK_R_BT_CMD_RPT_8197F) << BIT_SHIFT_R_BT_CMD_RPT_8197F) +#define BITS_R_BT_CMD_RPT_8197F \ + (BIT_MASK_R_BT_CMD_RPT_8197F << BIT_SHIFT_R_BT_CMD_RPT_8197F) +#define BIT_CLEAR_R_BT_CMD_RPT_8197F(x) ((x) & (~BITS_R_BT_CMD_RPT_8197F)) +#define BIT_GET_R_BT_CMD_RPT_8197F(x) \ + (((x) >> BIT_SHIFT_R_BT_CMD_RPT_8197F) & BIT_MASK_R_BT_CMD_RPT_8197F) +#define BIT_SET_R_BT_CMD_RPT_8197F(x, v) \ + (BIT_CLEAR_R_BT_CMD_RPT_8197F(x) | BIT_R_BT_CMD_RPT_8197F(v)) + +#define BIT_SHIFT_R_RPT_FROM_BT_8197F 8 +#define BIT_MASK_R_RPT_FROM_BT_8197F 0xff +#define BIT_R_RPT_FROM_BT_8197F(x) \ + (((x) & BIT_MASK_R_RPT_FROM_BT_8197F) << BIT_SHIFT_R_RPT_FROM_BT_8197F) +#define BITS_R_RPT_FROM_BT_8197F \ + (BIT_MASK_R_RPT_FROM_BT_8197F << BIT_SHIFT_R_RPT_FROM_BT_8197F) +#define BIT_CLEAR_R_RPT_FROM_BT_8197F(x) ((x) & (~BITS_R_RPT_FROM_BT_8197F)) +#define BIT_GET_R_RPT_FROM_BT_8197F(x) \ + (((x) >> BIT_SHIFT_R_RPT_FROM_BT_8197F) & BIT_MASK_R_RPT_FROM_BT_8197F) +#define BIT_SET_R_RPT_FROM_BT_8197F(x, v) \ + (BIT_CLEAR_R_RPT_FROM_BT_8197F(x) | BIT_R_RPT_FROM_BT_8197F(v)) + +#define BIT_SHIFT_BT_HID_ISR_SET_8197F 6 +#define BIT_MASK_BT_HID_ISR_SET_8197F 0x3 +#define BIT_BT_HID_ISR_SET_8197F(x) \ + (((x) & BIT_MASK_BT_HID_ISR_SET_8197F) \ + << BIT_SHIFT_BT_HID_ISR_SET_8197F) +#define BITS_BT_HID_ISR_SET_8197F \ + (BIT_MASK_BT_HID_ISR_SET_8197F << BIT_SHIFT_BT_HID_ISR_SET_8197F) +#define BIT_CLEAR_BT_HID_ISR_SET_8197F(x) ((x) & (~BITS_BT_HID_ISR_SET_8197F)) +#define BIT_GET_BT_HID_ISR_SET_8197F(x) \ + (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8197F) & \ + BIT_MASK_BT_HID_ISR_SET_8197F) +#define BIT_SET_BT_HID_ISR_SET_8197F(x, v) \ + (BIT_CLEAR_BT_HID_ISR_SET_8197F(x) | BIT_BT_HID_ISR_SET_8197F(v)) + +#define BIT_TDMA_BT_START_NOTIFY_8197F BIT(5) +#define BIT_ENABLE_TDMA_FW_MODE_8197F BIT(4) +#define BIT_ENABLE_PTA_TDMA_MODE_8197F BIT(3) +#define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8197F BIT(2) +#define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8197F BIT(1) +#define BIT_RTK_BT_ENABLE_8197F BIT(0) + +/* 2 REG_BT_STATUS_REPORT_REGISTER_8197F */ + +#define BIT_SHIFT_BT_PROFILE_8197F 24 +#define BIT_MASK_BT_PROFILE_8197F 0xff +#define BIT_BT_PROFILE_8197F(x) \ + (((x) & BIT_MASK_BT_PROFILE_8197F) << BIT_SHIFT_BT_PROFILE_8197F) +#define BITS_BT_PROFILE_8197F \ + (BIT_MASK_BT_PROFILE_8197F << BIT_SHIFT_BT_PROFILE_8197F) +#define BIT_CLEAR_BT_PROFILE_8197F(x) ((x) & (~BITS_BT_PROFILE_8197F)) +#define BIT_GET_BT_PROFILE_8197F(x) \ + (((x) >> BIT_SHIFT_BT_PROFILE_8197F) & BIT_MASK_BT_PROFILE_8197F) +#define BIT_SET_BT_PROFILE_8197F(x, v) \ + (BIT_CLEAR_BT_PROFILE_8197F(x) | BIT_BT_PROFILE_8197F(v)) + +#define BIT_SHIFT_BT_POWER_8197F 16 +#define BIT_MASK_BT_POWER_8197F 0xff +#define BIT_BT_POWER_8197F(x) \ + (((x) & BIT_MASK_BT_POWER_8197F) << BIT_SHIFT_BT_POWER_8197F) +#define BITS_BT_POWER_8197F \ + (BIT_MASK_BT_POWER_8197F << BIT_SHIFT_BT_POWER_8197F) +#define BIT_CLEAR_BT_POWER_8197F(x) ((x) & (~BITS_BT_POWER_8197F)) +#define BIT_GET_BT_POWER_8197F(x) \ + (((x) >> BIT_SHIFT_BT_POWER_8197F) & BIT_MASK_BT_POWER_8197F) +#define BIT_SET_BT_POWER_8197F(x, v) \ + (BIT_CLEAR_BT_POWER_8197F(x) | BIT_BT_POWER_8197F(v)) + +#define BIT_SHIFT_BT_PREDECT_STATUS_8197F 8 +#define BIT_MASK_BT_PREDECT_STATUS_8197F 0xff +#define BIT_BT_PREDECT_STATUS_8197F(x) \ + (((x) & BIT_MASK_BT_PREDECT_STATUS_8197F) \ + << BIT_SHIFT_BT_PREDECT_STATUS_8197F) +#define BITS_BT_PREDECT_STATUS_8197F \ + (BIT_MASK_BT_PREDECT_STATUS_8197F << BIT_SHIFT_BT_PREDECT_STATUS_8197F) +#define BIT_CLEAR_BT_PREDECT_STATUS_8197F(x) \ + ((x) & (~BITS_BT_PREDECT_STATUS_8197F)) +#define BIT_GET_BT_PREDECT_STATUS_8197F(x) \ + (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8197F) & \ + BIT_MASK_BT_PREDECT_STATUS_8197F) +#define BIT_SET_BT_PREDECT_STATUS_8197F(x, v) \ + (BIT_CLEAR_BT_PREDECT_STATUS_8197F(x) | BIT_BT_PREDECT_STATUS_8197F(v)) + +#define BIT_SHIFT_BT_CMD_INFO_8197F 0 +#define BIT_MASK_BT_CMD_INFO_8197F 0xff +#define BIT_BT_CMD_INFO_8197F(x) \ + (((x) & BIT_MASK_BT_CMD_INFO_8197F) << BIT_SHIFT_BT_CMD_INFO_8197F) +#define BITS_BT_CMD_INFO_8197F \ + (BIT_MASK_BT_CMD_INFO_8197F << BIT_SHIFT_BT_CMD_INFO_8197F) +#define BIT_CLEAR_BT_CMD_INFO_8197F(x) ((x) & (~BITS_BT_CMD_INFO_8197F)) +#define BIT_GET_BT_CMD_INFO_8197F(x) \ + (((x) >> BIT_SHIFT_BT_CMD_INFO_8197F) & BIT_MASK_BT_CMD_INFO_8197F) +#define BIT_SET_BT_CMD_INFO_8197F(x, v) \ + (BIT_CLEAR_BT_CMD_INFO_8197F(x) | BIT_BT_CMD_INFO_8197F(v)) + +/* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8197F */ +#define BIT_EN_MAC_NULL_PKT_NOTIFY_8197F BIT(31) +#define BIT_EN_WLAN_RPT_AND_BT_QUERY_8197F BIT(30) +#define BIT_EN_BT_STSTUS_RPT_8197F BIT(29) +#define BIT_EN_BT_POWER_8197F BIT(28) +#define BIT_EN_BT_CHANNEL_8197F BIT(27) +#define BIT_EN_BT_SLOT_CHANGE_8197F BIT(26) +#define BIT_EN_BT_PROFILE_OR_HID_8197F BIT(25) +#define BIT_WLAN_RPT_NOTIFY_8197F BIT(24) + +#define BIT_SHIFT_WLAN_RPT_DATA_8197F 16 +#define BIT_MASK_WLAN_RPT_DATA_8197F 0xff +#define BIT_WLAN_RPT_DATA_8197F(x) \ + (((x) & BIT_MASK_WLAN_RPT_DATA_8197F) << BIT_SHIFT_WLAN_RPT_DATA_8197F) +#define BITS_WLAN_RPT_DATA_8197F \ + (BIT_MASK_WLAN_RPT_DATA_8197F << BIT_SHIFT_WLAN_RPT_DATA_8197F) +#define BIT_CLEAR_WLAN_RPT_DATA_8197F(x) ((x) & (~BITS_WLAN_RPT_DATA_8197F)) +#define BIT_GET_WLAN_RPT_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8197F) & BIT_MASK_WLAN_RPT_DATA_8197F) +#define BIT_SET_WLAN_RPT_DATA_8197F(x, v) \ + (BIT_CLEAR_WLAN_RPT_DATA_8197F(x) | BIT_WLAN_RPT_DATA_8197F(v)) + +#define BIT_SHIFT_CMD_ID_8197F 8 +#define BIT_MASK_CMD_ID_8197F 0xff +#define BIT_CMD_ID_8197F(x) \ + (((x) & BIT_MASK_CMD_ID_8197F) << BIT_SHIFT_CMD_ID_8197F) +#define BITS_CMD_ID_8197F (BIT_MASK_CMD_ID_8197F << BIT_SHIFT_CMD_ID_8197F) +#define BIT_CLEAR_CMD_ID_8197F(x) ((x) & (~BITS_CMD_ID_8197F)) +#define BIT_GET_CMD_ID_8197F(x) \ + (((x) >> BIT_SHIFT_CMD_ID_8197F) & BIT_MASK_CMD_ID_8197F) +#define BIT_SET_CMD_ID_8197F(x, v) \ + (BIT_CLEAR_CMD_ID_8197F(x) | BIT_CMD_ID_8197F(v)) + +#define BIT_SHIFT_BT_DATA_8197F 0 +#define BIT_MASK_BT_DATA_8197F 0xff +#define BIT_BT_DATA_8197F(x) \ + (((x) & BIT_MASK_BT_DATA_8197F) << BIT_SHIFT_BT_DATA_8197F) +#define BITS_BT_DATA_8197F (BIT_MASK_BT_DATA_8197F << BIT_SHIFT_BT_DATA_8197F) +#define BIT_CLEAR_BT_DATA_8197F(x) ((x) & (~BITS_BT_DATA_8197F)) +#define BIT_GET_BT_DATA_8197F(x) \ + (((x) >> BIT_SHIFT_BT_DATA_8197F) & BIT_MASK_BT_DATA_8197F) +#define BIT_SET_BT_DATA_8197F(x, v) \ + (BIT_CLEAR_BT_DATA_8197F(x) | BIT_BT_DATA_8197F(v)) + +/* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8197F */ + +#define BIT_SHIFT_WLAN_RPT_TO_8197F 0 +#define BIT_MASK_WLAN_RPT_TO_8197F 0xff +#define BIT_WLAN_RPT_TO_8197F(x) \ + (((x) & BIT_MASK_WLAN_RPT_TO_8197F) << BIT_SHIFT_WLAN_RPT_TO_8197F) +#define BITS_WLAN_RPT_TO_8197F \ + (BIT_MASK_WLAN_RPT_TO_8197F << BIT_SHIFT_WLAN_RPT_TO_8197F) +#define BIT_CLEAR_WLAN_RPT_TO_8197F(x) ((x) & (~BITS_WLAN_RPT_TO_8197F)) +#define BIT_GET_WLAN_RPT_TO_8197F(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_TO_8197F) & BIT_MASK_WLAN_RPT_TO_8197F) +#define BIT_SET_WLAN_RPT_TO_8197F(x, v) \ + (BIT_CLEAR_WLAN_RPT_TO_8197F(x) | BIT_WLAN_RPT_TO_8197F(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8197F */ + +#define BIT_SHIFT_ISOLATION_CHK_8197F 1 +#define BIT_MASK_ISOLATION_CHK_8197F 0x7fffffffffffffffffffL +#define BIT_ISOLATION_CHK_8197F(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_8197F) << BIT_SHIFT_ISOLATION_CHK_8197F) +#define BITS_ISOLATION_CHK_8197F \ + (BIT_MASK_ISOLATION_CHK_8197F << BIT_SHIFT_ISOLATION_CHK_8197F) +#define BIT_CLEAR_ISOLATION_CHK_8197F(x) ((x) & (~BITS_ISOLATION_CHK_8197F)) +#define BIT_GET_ISOLATION_CHK_8197F(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_8197F) & BIT_MASK_ISOLATION_CHK_8197F) +#define BIT_SET_ISOLATION_CHK_8197F(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_8197F(x) | BIT_ISOLATION_CHK_8197F(v)) + +#define BIT_ISOLATION_EN_8197F BIT(0) + +/* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8197F */ +#define BIT_BT_HID_ISR_8197F BIT(7) +#define BIT_BT_QUERY_ISR_8197F BIT(6) +#define BIT_MAC_NULL_PKT_NOTIFY_ISR_8197F BIT(5) +#define BIT_WLAN_RPT_ISR_8197F BIT(4) +#define BIT_BT_POWER_ISR_8197F BIT(3) +#define BIT_BT_CHANNEL_ISR_8197F BIT(2) +#define BIT_BT_SLOT_CHANGE_ISR_8197F BIT(1) +#define BIT_BT_PROFILE_ISR_8197F BIT(0) + +/* 2 REG_BT_TDMA_TIME_REGISTER_8197F */ + +#define BIT_SHIFT_BT_TIME_8197F 6 +#define BIT_MASK_BT_TIME_8197F 0x3ffffff +#define BIT_BT_TIME_8197F(x) \ + (((x) & BIT_MASK_BT_TIME_8197F) << BIT_SHIFT_BT_TIME_8197F) +#define BITS_BT_TIME_8197F (BIT_MASK_BT_TIME_8197F << BIT_SHIFT_BT_TIME_8197F) +#define BIT_CLEAR_BT_TIME_8197F(x) ((x) & (~BITS_BT_TIME_8197F)) +#define BIT_GET_BT_TIME_8197F(x) \ + (((x) >> BIT_SHIFT_BT_TIME_8197F) & BIT_MASK_BT_TIME_8197F) +#define BIT_SET_BT_TIME_8197F(x, v) \ + (BIT_CLEAR_BT_TIME_8197F(x) | BIT_BT_TIME_8197F(v)) + +#define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8197F 0 +#define BIT_MASK_BT_RPT_SAMPLE_RATE_8197F 0x3f +#define BIT_BT_RPT_SAMPLE_RATE_8197F(x) \ + (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8197F) \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8197F) +#define BITS_BT_RPT_SAMPLE_RATE_8197F \ + (BIT_MASK_BT_RPT_SAMPLE_RATE_8197F \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8197F) +#define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8197F(x) \ + ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8197F)) +#define BIT_GET_BT_RPT_SAMPLE_RATE_8197F(x) \ + (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8197F) & \ + BIT_MASK_BT_RPT_SAMPLE_RATE_8197F) +#define BIT_SET_BT_RPT_SAMPLE_RATE_8197F(x, v) \ + (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8197F(x) | \ + BIT_BT_RPT_SAMPLE_RATE_8197F(v)) + +/* 2 REG_BT_ACT_REGISTER_8197F */ + +#define BIT_SHIFT_BT_EISR_EN_8197F 16 +#define BIT_MASK_BT_EISR_EN_8197F 0xff +#define BIT_BT_EISR_EN_8197F(x) \ + (((x) & BIT_MASK_BT_EISR_EN_8197F) << BIT_SHIFT_BT_EISR_EN_8197F) +#define BITS_BT_EISR_EN_8197F \ + (BIT_MASK_BT_EISR_EN_8197F << BIT_SHIFT_BT_EISR_EN_8197F) +#define BIT_CLEAR_BT_EISR_EN_8197F(x) ((x) & (~BITS_BT_EISR_EN_8197F)) +#define BIT_GET_BT_EISR_EN_8197F(x) \ + (((x) >> BIT_SHIFT_BT_EISR_EN_8197F) & BIT_MASK_BT_EISR_EN_8197F) +#define BIT_SET_BT_EISR_EN_8197F(x, v) \ + (BIT_CLEAR_BT_EISR_EN_8197F(x) | BIT_BT_EISR_EN_8197F(v)) + +#define BIT_BT_ACT_FALLING_ISR_8197F BIT(10) +#define BIT_BT_ACT_RISING_ISR_8197F BIT(9) +#define BIT_TDMA_TO_ISR_8197F BIT(8) + +#define BIT_SHIFT_BT_CH_8197F 0 +#define BIT_MASK_BT_CH_8197F 0xff +#define BIT_BT_CH_8197F(x) \ + (((x) & BIT_MASK_BT_CH_8197F) << BIT_SHIFT_BT_CH_8197F) +#define BITS_BT_CH_8197F (BIT_MASK_BT_CH_8197F << BIT_SHIFT_BT_CH_8197F) +#define BIT_CLEAR_BT_CH_8197F(x) ((x) & (~BITS_BT_CH_8197F)) +#define BIT_GET_BT_CH_8197F(x) \ + (((x) >> BIT_SHIFT_BT_CH_8197F) & BIT_MASK_BT_CH_8197F) +#define BIT_SET_BT_CH_8197F(x, v) \ + (BIT_CLEAR_BT_CH_8197F(x) | BIT_BT_CH_8197F(v)) + +/* 2 REG_OBFF_CTRL_BASIC_8197F */ +#define BIT_OBFF_EN_V1_8197F BIT(31) + +#define BIT_SHIFT_OBFF_STATE_V1_8197F 28 +#define BIT_MASK_OBFF_STATE_V1_8197F 0x3 +#define BIT_OBFF_STATE_V1_8197F(x) \ + (((x) & BIT_MASK_OBFF_STATE_V1_8197F) << BIT_SHIFT_OBFF_STATE_V1_8197F) +#define BITS_OBFF_STATE_V1_8197F \ + (BIT_MASK_OBFF_STATE_V1_8197F << BIT_SHIFT_OBFF_STATE_V1_8197F) +#define BIT_CLEAR_OBFF_STATE_V1_8197F(x) ((x) & (~BITS_OBFF_STATE_V1_8197F)) +#define BIT_GET_OBFF_STATE_V1_8197F(x) \ + (((x) >> BIT_SHIFT_OBFF_STATE_V1_8197F) & BIT_MASK_OBFF_STATE_V1_8197F) +#define BIT_SET_OBFF_STATE_V1_8197F(x, v) \ + (BIT_CLEAR_OBFF_STATE_V1_8197F(x) | BIT_OBFF_STATE_V1_8197F(v)) + +#define BIT_OBFF_ACT_RXDMA_EN_8197F BIT(27) +#define BIT_OBFF_BLOCK_INT_EN_8197F BIT(26) +#define BIT_OBFF_AUTOACT_EN_8197F BIT(25) +#define BIT_OBFF_AUTOIDLE_EN_8197F BIT(24) + +#define BIT_SHIFT_WAKE_MAX_PLS_8197F 20 +#define BIT_MASK_WAKE_MAX_PLS_8197F 0x7 +#define BIT_WAKE_MAX_PLS_8197F(x) \ + (((x) & BIT_MASK_WAKE_MAX_PLS_8197F) << BIT_SHIFT_WAKE_MAX_PLS_8197F) +#define BITS_WAKE_MAX_PLS_8197F \ + (BIT_MASK_WAKE_MAX_PLS_8197F << BIT_SHIFT_WAKE_MAX_PLS_8197F) +#define BIT_CLEAR_WAKE_MAX_PLS_8197F(x) ((x) & (~BITS_WAKE_MAX_PLS_8197F)) +#define BIT_GET_WAKE_MAX_PLS_8197F(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_PLS_8197F) & BIT_MASK_WAKE_MAX_PLS_8197F) +#define BIT_SET_WAKE_MAX_PLS_8197F(x, v) \ + (BIT_CLEAR_WAKE_MAX_PLS_8197F(x) | BIT_WAKE_MAX_PLS_8197F(v)) + +#define BIT_SHIFT_WAKE_MIN_PLS_8197F 16 +#define BIT_MASK_WAKE_MIN_PLS_8197F 0x7 +#define BIT_WAKE_MIN_PLS_8197F(x) \ + (((x) & BIT_MASK_WAKE_MIN_PLS_8197F) << BIT_SHIFT_WAKE_MIN_PLS_8197F) +#define BITS_WAKE_MIN_PLS_8197F \ + (BIT_MASK_WAKE_MIN_PLS_8197F << BIT_SHIFT_WAKE_MIN_PLS_8197F) +#define BIT_CLEAR_WAKE_MIN_PLS_8197F(x) ((x) & (~BITS_WAKE_MIN_PLS_8197F)) +#define BIT_GET_WAKE_MIN_PLS_8197F(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_PLS_8197F) & BIT_MASK_WAKE_MIN_PLS_8197F) +#define BIT_SET_WAKE_MIN_PLS_8197F(x, v) \ + (BIT_CLEAR_WAKE_MIN_PLS_8197F(x) | BIT_WAKE_MIN_PLS_8197F(v)) + +#define BIT_SHIFT_WAKE_MAX_F2F_8197F 12 +#define BIT_MASK_WAKE_MAX_F2F_8197F 0x7 +#define BIT_WAKE_MAX_F2F_8197F(x) \ + (((x) & BIT_MASK_WAKE_MAX_F2F_8197F) << BIT_SHIFT_WAKE_MAX_F2F_8197F) +#define BITS_WAKE_MAX_F2F_8197F \ + (BIT_MASK_WAKE_MAX_F2F_8197F << BIT_SHIFT_WAKE_MAX_F2F_8197F) +#define BIT_CLEAR_WAKE_MAX_F2F_8197F(x) ((x) & (~BITS_WAKE_MAX_F2F_8197F)) +#define BIT_GET_WAKE_MAX_F2F_8197F(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_F2F_8197F) & BIT_MASK_WAKE_MAX_F2F_8197F) +#define BIT_SET_WAKE_MAX_F2F_8197F(x, v) \ + (BIT_CLEAR_WAKE_MAX_F2F_8197F(x) | BIT_WAKE_MAX_F2F_8197F(v)) + +#define BIT_SHIFT_WAKE_MIN_F2F_8197F 8 +#define BIT_MASK_WAKE_MIN_F2F_8197F 0x7 +#define BIT_WAKE_MIN_F2F_8197F(x) \ + (((x) & BIT_MASK_WAKE_MIN_F2F_8197F) << BIT_SHIFT_WAKE_MIN_F2F_8197F) +#define BITS_WAKE_MIN_F2F_8197F \ + (BIT_MASK_WAKE_MIN_F2F_8197F << BIT_SHIFT_WAKE_MIN_F2F_8197F) +#define BIT_CLEAR_WAKE_MIN_F2F_8197F(x) ((x) & (~BITS_WAKE_MIN_F2F_8197F)) +#define BIT_GET_WAKE_MIN_F2F_8197F(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_F2F_8197F) & BIT_MASK_WAKE_MIN_F2F_8197F) +#define BIT_SET_WAKE_MIN_F2F_8197F(x, v) \ + (BIT_CLEAR_WAKE_MIN_F2F_8197F(x) | BIT_WAKE_MIN_F2F_8197F(v)) + +#define BIT_APP_CPU_ACT_V1_8197F BIT(3) +#define BIT_APP_OBFF_V1_8197F BIT(2) +#define BIT_APP_IDLE_V1_8197F BIT(1) +#define BIT_APP_INIT_V1_8197F BIT(0) + +/* 2 REG_OBFF_CTRL2_TIMER_8197F */ + +#define BIT_SHIFT_RX_HIGH_TIMER_IDX_8197F 24 +#define BIT_MASK_RX_HIGH_TIMER_IDX_8197F 0x7 +#define BIT_RX_HIGH_TIMER_IDX_8197F(x) \ + (((x) & BIT_MASK_RX_HIGH_TIMER_IDX_8197F) \ + << BIT_SHIFT_RX_HIGH_TIMER_IDX_8197F) +#define BITS_RX_HIGH_TIMER_IDX_8197F \ + (BIT_MASK_RX_HIGH_TIMER_IDX_8197F << BIT_SHIFT_RX_HIGH_TIMER_IDX_8197F) +#define BIT_CLEAR_RX_HIGH_TIMER_IDX_8197F(x) \ + ((x) & (~BITS_RX_HIGH_TIMER_IDX_8197F)) +#define BIT_GET_RX_HIGH_TIMER_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX_8197F) & \ + BIT_MASK_RX_HIGH_TIMER_IDX_8197F) +#define BIT_SET_RX_HIGH_TIMER_IDX_8197F(x, v) \ + (BIT_CLEAR_RX_HIGH_TIMER_IDX_8197F(x) | BIT_RX_HIGH_TIMER_IDX_8197F(v)) + +#define BIT_SHIFT_RX_MED_TIMER_IDX_8197F 16 +#define BIT_MASK_RX_MED_TIMER_IDX_8197F 0x7 +#define BIT_RX_MED_TIMER_IDX_8197F(x) \ + (((x) & BIT_MASK_RX_MED_TIMER_IDX_8197F) \ + << BIT_SHIFT_RX_MED_TIMER_IDX_8197F) +#define BITS_RX_MED_TIMER_IDX_8197F \ + (BIT_MASK_RX_MED_TIMER_IDX_8197F << BIT_SHIFT_RX_MED_TIMER_IDX_8197F) +#define BIT_CLEAR_RX_MED_TIMER_IDX_8197F(x) \ + ((x) & (~BITS_RX_MED_TIMER_IDX_8197F)) +#define BIT_GET_RX_MED_TIMER_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX_8197F) & \ + BIT_MASK_RX_MED_TIMER_IDX_8197F) +#define BIT_SET_RX_MED_TIMER_IDX_8197F(x, v) \ + (BIT_CLEAR_RX_MED_TIMER_IDX_8197F(x) | BIT_RX_MED_TIMER_IDX_8197F(v)) + +#define BIT_SHIFT_RX_LOW_TIMER_IDX_8197F 8 +#define BIT_MASK_RX_LOW_TIMER_IDX_8197F 0x7 +#define BIT_RX_LOW_TIMER_IDX_8197F(x) \ + (((x) & BIT_MASK_RX_LOW_TIMER_IDX_8197F) \ + << BIT_SHIFT_RX_LOW_TIMER_IDX_8197F) +#define BITS_RX_LOW_TIMER_IDX_8197F \ + (BIT_MASK_RX_LOW_TIMER_IDX_8197F << BIT_SHIFT_RX_LOW_TIMER_IDX_8197F) +#define BIT_CLEAR_RX_LOW_TIMER_IDX_8197F(x) \ + ((x) & (~BITS_RX_LOW_TIMER_IDX_8197F)) +#define BIT_GET_RX_LOW_TIMER_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX_8197F) & \ + BIT_MASK_RX_LOW_TIMER_IDX_8197F) +#define BIT_SET_RX_LOW_TIMER_IDX_8197F(x, v) \ + (BIT_CLEAR_RX_LOW_TIMER_IDX_8197F(x) | BIT_RX_LOW_TIMER_IDX_8197F(v)) + +#define BIT_SHIFT_OBFF_INT_TIMER_IDX_8197F 0 +#define BIT_MASK_OBFF_INT_TIMER_IDX_8197F 0x7 +#define BIT_OBFF_INT_TIMER_IDX_8197F(x) \ + (((x) & BIT_MASK_OBFF_INT_TIMER_IDX_8197F) \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8197F) +#define BITS_OBFF_INT_TIMER_IDX_8197F \ + (BIT_MASK_OBFF_INT_TIMER_IDX_8197F \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8197F) +#define BIT_CLEAR_OBFF_INT_TIMER_IDX_8197F(x) \ + ((x) & (~BITS_OBFF_INT_TIMER_IDX_8197F)) +#define BIT_GET_OBFF_INT_TIMER_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX_8197F) & \ + BIT_MASK_OBFF_INT_TIMER_IDX_8197F) +#define BIT_SET_OBFF_INT_TIMER_IDX_8197F(x, v) \ + (BIT_CLEAR_OBFF_INT_TIMER_IDX_8197F(x) | \ + BIT_OBFF_INT_TIMER_IDX_8197F(v)) + +/* 2 REG_LTR_CTRL_BASIC_8197F */ +#define BIT_LTR_EN_V1_8197F BIT(31) +#define BIT_LTR_HW_EN_V1_8197F BIT(30) +#define BIT_LRT_ACT_CTS_EN_8197F BIT(29) +#define BIT_LTR_ACT_RXPKT_EN_8197F BIT(28) +#define BIT_LTR_ACT_RXDMA_EN_8197F BIT(27) +#define BIT_LTR_IDLE_NO_SNOOP_8197F BIT(26) +#define BIT_SPDUP_MGTPKT_8197F BIT(25) +#define BIT_RX_AGG_EN_8197F BIT(24) +#define BIT_APP_LTR_ACT_8197F BIT(23) +#define BIT_APP_LTR_IDLE_8197F BIT(22) + +#define BIT_SHIFT_HIGH_RATE_TRIG_SEL_8197F 20 +#define BIT_MASK_HIGH_RATE_TRIG_SEL_8197F 0x3 +#define BIT_HIGH_RATE_TRIG_SEL_8197F(x) \ + (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL_8197F) \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8197F) +#define BITS_HIGH_RATE_TRIG_SEL_8197F \ + (BIT_MASK_HIGH_RATE_TRIG_SEL_8197F \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8197F) +#define BIT_CLEAR_HIGH_RATE_TRIG_SEL_8197F(x) \ + ((x) & (~BITS_HIGH_RATE_TRIG_SEL_8197F)) +#define BIT_GET_HIGH_RATE_TRIG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL_8197F) & \ + BIT_MASK_HIGH_RATE_TRIG_SEL_8197F) +#define BIT_SET_HIGH_RATE_TRIG_SEL_8197F(x, v) \ + (BIT_CLEAR_HIGH_RATE_TRIG_SEL_8197F(x) | \ + BIT_HIGH_RATE_TRIG_SEL_8197F(v)) + +#define BIT_SHIFT_MED_RATE_TRIG_SEL_8197F 18 +#define BIT_MASK_MED_RATE_TRIG_SEL_8197F 0x3 +#define BIT_MED_RATE_TRIG_SEL_8197F(x) \ + (((x) & BIT_MASK_MED_RATE_TRIG_SEL_8197F) \ + << BIT_SHIFT_MED_RATE_TRIG_SEL_8197F) +#define BITS_MED_RATE_TRIG_SEL_8197F \ + (BIT_MASK_MED_RATE_TRIG_SEL_8197F << BIT_SHIFT_MED_RATE_TRIG_SEL_8197F) +#define BIT_CLEAR_MED_RATE_TRIG_SEL_8197F(x) \ + ((x) & (~BITS_MED_RATE_TRIG_SEL_8197F)) +#define BIT_GET_MED_RATE_TRIG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL_8197F) & \ + BIT_MASK_MED_RATE_TRIG_SEL_8197F) +#define BIT_SET_MED_RATE_TRIG_SEL_8197F(x, v) \ + (BIT_CLEAR_MED_RATE_TRIG_SEL_8197F(x) | BIT_MED_RATE_TRIG_SEL_8197F(v)) + +#define BIT_SHIFT_LOW_RATE_TRIG_SEL_8197F 16 +#define BIT_MASK_LOW_RATE_TRIG_SEL_8197F 0x3 +#define BIT_LOW_RATE_TRIG_SEL_8197F(x) \ + (((x) & BIT_MASK_LOW_RATE_TRIG_SEL_8197F) \ + << BIT_SHIFT_LOW_RATE_TRIG_SEL_8197F) +#define BITS_LOW_RATE_TRIG_SEL_8197F \ + (BIT_MASK_LOW_RATE_TRIG_SEL_8197F << BIT_SHIFT_LOW_RATE_TRIG_SEL_8197F) +#define BIT_CLEAR_LOW_RATE_TRIG_SEL_8197F(x) \ + ((x) & (~BITS_LOW_RATE_TRIG_SEL_8197F)) +#define BIT_GET_LOW_RATE_TRIG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL_8197F) & \ + BIT_MASK_LOW_RATE_TRIG_SEL_8197F) +#define BIT_SET_LOW_RATE_TRIG_SEL_8197F(x, v) \ + (BIT_CLEAR_LOW_RATE_TRIG_SEL_8197F(x) | BIT_LOW_RATE_TRIG_SEL_8197F(v)) + +#define BIT_SHIFT_HIGH_RATE_BD_IDX_8197F 8 +#define BIT_MASK_HIGH_RATE_BD_IDX_8197F 0x7f +#define BIT_HIGH_RATE_BD_IDX_8197F(x) \ + (((x) & BIT_MASK_HIGH_RATE_BD_IDX_8197F) \ + << BIT_SHIFT_HIGH_RATE_BD_IDX_8197F) +#define BITS_HIGH_RATE_BD_IDX_8197F \ + (BIT_MASK_HIGH_RATE_BD_IDX_8197F << BIT_SHIFT_HIGH_RATE_BD_IDX_8197F) +#define BIT_CLEAR_HIGH_RATE_BD_IDX_8197F(x) \ + ((x) & (~BITS_HIGH_RATE_BD_IDX_8197F)) +#define BIT_GET_HIGH_RATE_BD_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX_8197F) & \ + BIT_MASK_HIGH_RATE_BD_IDX_8197F) +#define BIT_SET_HIGH_RATE_BD_IDX_8197F(x, v) \ + (BIT_CLEAR_HIGH_RATE_BD_IDX_8197F(x) | BIT_HIGH_RATE_BD_IDX_8197F(v)) + +#define BIT_SHIFT_LOW_RATE_BD_IDX_8197F 0 +#define BIT_MASK_LOW_RATE_BD_IDX_8197F 0x7f +#define BIT_LOW_RATE_BD_IDX_8197F(x) \ + (((x) & BIT_MASK_LOW_RATE_BD_IDX_8197F) \ + << BIT_SHIFT_LOW_RATE_BD_IDX_8197F) +#define BITS_LOW_RATE_BD_IDX_8197F \ + (BIT_MASK_LOW_RATE_BD_IDX_8197F << BIT_SHIFT_LOW_RATE_BD_IDX_8197F) +#define BIT_CLEAR_LOW_RATE_BD_IDX_8197F(x) ((x) & (~BITS_LOW_RATE_BD_IDX_8197F)) +#define BIT_GET_LOW_RATE_BD_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX_8197F) & \ + BIT_MASK_LOW_RATE_BD_IDX_8197F) +#define BIT_SET_LOW_RATE_BD_IDX_8197F(x, v) \ + (BIT_CLEAR_LOW_RATE_BD_IDX_8197F(x) | BIT_LOW_RATE_BD_IDX_8197F(v)) + +/* 2 REG_LTR_CTRL2_TIMER_THRESHOLD_8197F */ + +#define BIT_SHIFT_RX_EMPTY_TIMER_IDX_8197F 24 +#define BIT_MASK_RX_EMPTY_TIMER_IDX_8197F 0x7 +#define BIT_RX_EMPTY_TIMER_IDX_8197F(x) \ + (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX_8197F) \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8197F) +#define BITS_RX_EMPTY_TIMER_IDX_8197F \ + (BIT_MASK_RX_EMPTY_TIMER_IDX_8197F \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8197F) +#define BIT_CLEAR_RX_EMPTY_TIMER_IDX_8197F(x) \ + ((x) & (~BITS_RX_EMPTY_TIMER_IDX_8197F)) +#define BIT_GET_RX_EMPTY_TIMER_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX_8197F) & \ + BIT_MASK_RX_EMPTY_TIMER_IDX_8197F) +#define BIT_SET_RX_EMPTY_TIMER_IDX_8197F(x, v) \ + (BIT_CLEAR_RX_EMPTY_TIMER_IDX_8197F(x) | \ + BIT_RX_EMPTY_TIMER_IDX_8197F(v)) + +#define BIT_SHIFT_RX_AFULL_TH_IDX_8197F 20 +#define BIT_MASK_RX_AFULL_TH_IDX_8197F 0x7 +#define BIT_RX_AFULL_TH_IDX_8197F(x) \ + (((x) & BIT_MASK_RX_AFULL_TH_IDX_8197F) \ + << BIT_SHIFT_RX_AFULL_TH_IDX_8197F) +#define BITS_RX_AFULL_TH_IDX_8197F \ + (BIT_MASK_RX_AFULL_TH_IDX_8197F << BIT_SHIFT_RX_AFULL_TH_IDX_8197F) +#define BIT_CLEAR_RX_AFULL_TH_IDX_8197F(x) ((x) & (~BITS_RX_AFULL_TH_IDX_8197F)) +#define BIT_GET_RX_AFULL_TH_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX_8197F) & \ + BIT_MASK_RX_AFULL_TH_IDX_8197F) +#define BIT_SET_RX_AFULL_TH_IDX_8197F(x, v) \ + (BIT_CLEAR_RX_AFULL_TH_IDX_8197F(x) | BIT_RX_AFULL_TH_IDX_8197F(v)) + +#define BIT_SHIFT_RX_HIGH_TH_IDX_8197F 16 +#define BIT_MASK_RX_HIGH_TH_IDX_8197F 0x7 +#define BIT_RX_HIGH_TH_IDX_8197F(x) \ + (((x) & BIT_MASK_RX_HIGH_TH_IDX_8197F) \ + << BIT_SHIFT_RX_HIGH_TH_IDX_8197F) +#define BITS_RX_HIGH_TH_IDX_8197F \ + (BIT_MASK_RX_HIGH_TH_IDX_8197F << BIT_SHIFT_RX_HIGH_TH_IDX_8197F) +#define BIT_CLEAR_RX_HIGH_TH_IDX_8197F(x) ((x) & (~BITS_RX_HIGH_TH_IDX_8197F)) +#define BIT_GET_RX_HIGH_TH_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX_8197F) & \ + BIT_MASK_RX_HIGH_TH_IDX_8197F) +#define BIT_SET_RX_HIGH_TH_IDX_8197F(x, v) \ + (BIT_CLEAR_RX_HIGH_TH_IDX_8197F(x) | BIT_RX_HIGH_TH_IDX_8197F(v)) + +#define BIT_SHIFT_RX_MED_TH_IDX_8197F 12 +#define BIT_MASK_RX_MED_TH_IDX_8197F 0x7 +#define BIT_RX_MED_TH_IDX_8197F(x) \ + (((x) & BIT_MASK_RX_MED_TH_IDX_8197F) << BIT_SHIFT_RX_MED_TH_IDX_8197F) +#define BITS_RX_MED_TH_IDX_8197F \ + (BIT_MASK_RX_MED_TH_IDX_8197F << BIT_SHIFT_RX_MED_TH_IDX_8197F) +#define BIT_CLEAR_RX_MED_TH_IDX_8197F(x) ((x) & (~BITS_RX_MED_TH_IDX_8197F)) +#define BIT_GET_RX_MED_TH_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RX_MED_TH_IDX_8197F) & BIT_MASK_RX_MED_TH_IDX_8197F) +#define BIT_SET_RX_MED_TH_IDX_8197F(x, v) \ + (BIT_CLEAR_RX_MED_TH_IDX_8197F(x) | BIT_RX_MED_TH_IDX_8197F(v)) + +#define BIT_SHIFT_RX_LOW_TH_IDX_8197F 8 +#define BIT_MASK_RX_LOW_TH_IDX_8197F 0x7 +#define BIT_RX_LOW_TH_IDX_8197F(x) \ + (((x) & BIT_MASK_RX_LOW_TH_IDX_8197F) << BIT_SHIFT_RX_LOW_TH_IDX_8197F) +#define BITS_RX_LOW_TH_IDX_8197F \ + (BIT_MASK_RX_LOW_TH_IDX_8197F << BIT_SHIFT_RX_LOW_TH_IDX_8197F) +#define BIT_CLEAR_RX_LOW_TH_IDX_8197F(x) ((x) & (~BITS_RX_LOW_TH_IDX_8197F)) +#define BIT_GET_RX_LOW_TH_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TH_IDX_8197F) & BIT_MASK_RX_LOW_TH_IDX_8197F) +#define BIT_SET_RX_LOW_TH_IDX_8197F(x, v) \ + (BIT_CLEAR_RX_LOW_TH_IDX_8197F(x) | BIT_RX_LOW_TH_IDX_8197F(v)) + +#define BIT_SHIFT_LTR_SPACE_IDX_8197F 4 +#define BIT_MASK_LTR_SPACE_IDX_8197F 0x3 +#define BIT_LTR_SPACE_IDX_8197F(x) \ + (((x) & BIT_MASK_LTR_SPACE_IDX_8197F) << BIT_SHIFT_LTR_SPACE_IDX_8197F) +#define BITS_LTR_SPACE_IDX_8197F \ + (BIT_MASK_LTR_SPACE_IDX_8197F << BIT_SHIFT_LTR_SPACE_IDX_8197F) +#define BIT_CLEAR_LTR_SPACE_IDX_8197F(x) ((x) & (~BITS_LTR_SPACE_IDX_8197F)) +#define BIT_GET_LTR_SPACE_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_LTR_SPACE_IDX_8197F) & BIT_MASK_LTR_SPACE_IDX_8197F) +#define BIT_SET_LTR_SPACE_IDX_8197F(x, v) \ + (BIT_CLEAR_LTR_SPACE_IDX_8197F(x) | BIT_LTR_SPACE_IDX_8197F(v)) + +#define BIT_SHIFT_LTR_IDLE_TIMER_IDX_8197F 0 +#define BIT_MASK_LTR_IDLE_TIMER_IDX_8197F 0x7 +#define BIT_LTR_IDLE_TIMER_IDX_8197F(x) \ + (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX_8197F) \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8197F) +#define BITS_LTR_IDLE_TIMER_IDX_8197F \ + (BIT_MASK_LTR_IDLE_TIMER_IDX_8197F \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8197F) +#define BIT_CLEAR_LTR_IDLE_TIMER_IDX_8197F(x) \ + ((x) & (~BITS_LTR_IDLE_TIMER_IDX_8197F)) +#define BIT_GET_LTR_IDLE_TIMER_IDX_8197F(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX_8197F) & \ + BIT_MASK_LTR_IDLE_TIMER_IDX_8197F) +#define BIT_SET_LTR_IDLE_TIMER_IDX_8197F(x, v) \ + (BIT_CLEAR_LTR_IDLE_TIMER_IDX_8197F(x) | \ + BIT_LTR_IDLE_TIMER_IDX_8197F(v)) + +/* 2 REG_LTR_IDLE_LATENCY_V1_8197F */ + +#define BIT_SHIFT_LTR_IDLE_L_8197F 0 +#define BIT_MASK_LTR_IDLE_L_8197F 0xffffffffL +#define BIT_LTR_IDLE_L_8197F(x) \ + (((x) & BIT_MASK_LTR_IDLE_L_8197F) << BIT_SHIFT_LTR_IDLE_L_8197F) +#define BITS_LTR_IDLE_L_8197F \ + (BIT_MASK_LTR_IDLE_L_8197F << BIT_SHIFT_LTR_IDLE_L_8197F) +#define BIT_CLEAR_LTR_IDLE_L_8197F(x) ((x) & (~BITS_LTR_IDLE_L_8197F)) +#define BIT_GET_LTR_IDLE_L_8197F(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_L_8197F) & BIT_MASK_LTR_IDLE_L_8197F) +#define BIT_SET_LTR_IDLE_L_8197F(x, v) \ + (BIT_CLEAR_LTR_IDLE_L_8197F(x) | BIT_LTR_IDLE_L_8197F(v)) + +/* 2 REG_LTR_ACTIVE_LATENCY_V1_8197F */ + +#define BIT_SHIFT_LTR_ACT_L_8197F 0 +#define BIT_MASK_LTR_ACT_L_8197F 0xffffffffL +#define BIT_LTR_ACT_L_8197F(x) \ + (((x) & BIT_MASK_LTR_ACT_L_8197F) << BIT_SHIFT_LTR_ACT_L_8197F) +#define BITS_LTR_ACT_L_8197F \ + (BIT_MASK_LTR_ACT_L_8197F << BIT_SHIFT_LTR_ACT_L_8197F) +#define BIT_CLEAR_LTR_ACT_L_8197F(x) ((x) & (~BITS_LTR_ACT_L_8197F)) +#define BIT_GET_LTR_ACT_L_8197F(x) \ + (((x) >> BIT_SHIFT_LTR_ACT_L_8197F) & BIT_MASK_LTR_ACT_L_8197F) +#define BIT_SET_LTR_ACT_L_8197F(x, v) \ + (BIT_CLEAR_LTR_ACT_L_8197F(x) | BIT_LTR_ACT_L_8197F(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_8197F */ +#define BIT_APPEND_MACID_IN_RESP_EN_8197F BIT(50) +#define BIT_ADDR2_MATCH_EN_8197F BIT(49) +#define BIT_ANTTRN_EN_8197F BIT(48) + +#define BIT_SHIFT_TRAIN_STA_ADDR_8197F 0 +#define BIT_MASK_TRAIN_STA_ADDR_8197F 0xffffffffffffL +#define BIT_TRAIN_STA_ADDR_8197F(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_8197F) \ + << BIT_SHIFT_TRAIN_STA_ADDR_8197F) +#define BITS_TRAIN_STA_ADDR_8197F \ + (BIT_MASK_TRAIN_STA_ADDR_8197F << BIT_SHIFT_TRAIN_STA_ADDR_8197F) +#define BIT_CLEAR_TRAIN_STA_ADDR_8197F(x) ((x) & (~BITS_TRAIN_STA_ADDR_8197F)) +#define BIT_GET_TRAIN_STA_ADDR_8197F(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_8197F) & \ + BIT_MASK_TRAIN_STA_ADDR_8197F) +#define BIT_SET_TRAIN_STA_ADDR_8197F(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_8197F(x) | BIT_TRAIN_STA_ADDR_8197F(v)) + +/* 2 REG_RSVD_0X7B4_8197F */ + +/* 2 REG_WMAC_PKTCNT_RWD_8197F */ + +#define BIT_SHIFT_PKTCNT_BSSIDMAP_8197F 4 +#define BIT_MASK_PKTCNT_BSSIDMAP_8197F 0xf +#define BIT_PKTCNT_BSSIDMAP_8197F(x) \ + (((x) & BIT_MASK_PKTCNT_BSSIDMAP_8197F) \ + << BIT_SHIFT_PKTCNT_BSSIDMAP_8197F) +#define BITS_PKTCNT_BSSIDMAP_8197F \ + (BIT_MASK_PKTCNT_BSSIDMAP_8197F << BIT_SHIFT_PKTCNT_BSSIDMAP_8197F) +#define BIT_CLEAR_PKTCNT_BSSIDMAP_8197F(x) ((x) & (~BITS_PKTCNT_BSSIDMAP_8197F)) +#define BIT_GET_PKTCNT_BSSIDMAP_8197F(x) \ + (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP_8197F) & \ + BIT_MASK_PKTCNT_BSSIDMAP_8197F) +#define BIT_SET_PKTCNT_BSSIDMAP_8197F(x, v) \ + (BIT_CLEAR_PKTCNT_BSSIDMAP_8197F(x) | BIT_PKTCNT_BSSIDMAP_8197F(v)) + +#define BIT_PKTCNT_CNTRST_8197F BIT(1) +#define BIT_PKTCNT_CNTEN_8197F BIT(0) + +/* 2 REG_WMAC_PKTCNT_CTRL_8197F */ +#define BIT_WMAC_PKTCNT_TRST_8197F BIT(9) +#define BIT_WMAC_PKTCNT_FEN_8197F BIT(8) + +#define BIT_SHIFT_WMAC_PKTCNT_CFGAD_8197F 0 +#define BIT_MASK_WMAC_PKTCNT_CFGAD_8197F 0xff +#define BIT_WMAC_PKTCNT_CFGAD_8197F(x) \ + (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD_8197F) \ + << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8197F) +#define BITS_WMAC_PKTCNT_CFGAD_8197F \ + (BIT_MASK_WMAC_PKTCNT_CFGAD_8197F << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8197F) +#define BIT_CLEAR_WMAC_PKTCNT_CFGAD_8197F(x) \ + ((x) & (~BITS_WMAC_PKTCNT_CFGAD_8197F)) +#define BIT_GET_WMAC_PKTCNT_CFGAD_8197F(x) \ + (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD_8197F) & \ + BIT_MASK_WMAC_PKTCNT_CFGAD_8197F) +#define BIT_SET_WMAC_PKTCNT_CFGAD_8197F(x, v) \ + (BIT_CLEAR_WMAC_PKTCNT_CFGAD_8197F(x) | BIT_WMAC_PKTCNT_CFGAD_8197F(v)) + +/* 2 REG_IQ_DUMP_8197F */ + +#define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_8197F (64 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_MATCH_REF_MAC_8197F 0xffffffffL +#define BIT_R_WMAC_MATCH_REF_MAC_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_8197F) \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_8197F) +#define BITS_R_WMAC_MATCH_REF_MAC_8197F \ + (BIT_MASK_R_WMAC_MATCH_REF_MAC_8197F \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_8197F) +#define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_8197F(x) \ + ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_8197F)) +#define BIT_GET_R_WMAC_MATCH_REF_MAC_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_8197F) & \ + BIT_MASK_R_WMAC_MATCH_REF_MAC_8197F) +#define BIT_SET_R_WMAC_MATCH_REF_MAC_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_8197F(x) | \ + BIT_R_WMAC_MATCH_REF_MAC_8197F(v)) + +#define BIT_SHIFT_R_WMAC_MASK_LA_MAC_8197F (32 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_MASK_LA_MAC_8197F 0xffffffffL +#define BIT_R_WMAC_MASK_LA_MAC_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_8197F) \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_8197F) +#define BITS_R_WMAC_MASK_LA_MAC_8197F \ + (BIT_MASK_R_WMAC_MASK_LA_MAC_8197F \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_8197F) +#define BIT_CLEAR_R_WMAC_MASK_LA_MAC_8197F(x) \ + ((x) & (~BITS_R_WMAC_MASK_LA_MAC_8197F)) +#define BIT_GET_R_WMAC_MASK_LA_MAC_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_8197F) & \ + BIT_MASK_R_WMAC_MASK_LA_MAC_8197F) +#define BIT_SET_R_WMAC_MASK_LA_MAC_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_MASK_LA_MAC_8197F(x) | \ + BIT_R_WMAC_MASK_LA_MAC_8197F(v)) + +#define BIT_SHIFT_DUMP_OK_ADDR_V1_8197F 15 +#define BIT_MASK_DUMP_OK_ADDR_V1_8197F 0x1ffff +#define BIT_DUMP_OK_ADDR_V1_8197F(x) \ + (((x) & BIT_MASK_DUMP_OK_ADDR_V1_8197F) \ + << BIT_SHIFT_DUMP_OK_ADDR_V1_8197F) +#define BITS_DUMP_OK_ADDR_V1_8197F \ + (BIT_MASK_DUMP_OK_ADDR_V1_8197F << BIT_SHIFT_DUMP_OK_ADDR_V1_8197F) +#define BIT_CLEAR_DUMP_OK_ADDR_V1_8197F(x) ((x) & (~BITS_DUMP_OK_ADDR_V1_8197F)) +#define BIT_GET_DUMP_OK_ADDR_V1_8197F(x) \ + (((x) >> BIT_SHIFT_DUMP_OK_ADDR_V1_8197F) & \ + BIT_MASK_DUMP_OK_ADDR_V1_8197F) +#define BIT_SET_DUMP_OK_ADDR_V1_8197F(x, v) \ + (BIT_CLEAR_DUMP_OK_ADDR_V1_8197F(x) | BIT_DUMP_OK_ADDR_V1_8197F(v)) + +#define BIT_SHIFT_R_TRIG_TIME_SEL_8197F 8 +#define BIT_MASK_R_TRIG_TIME_SEL_8197F 0x7f +#define BIT_R_TRIG_TIME_SEL_8197F(x) \ + (((x) & BIT_MASK_R_TRIG_TIME_SEL_8197F) \ + << BIT_SHIFT_R_TRIG_TIME_SEL_8197F) +#define BITS_R_TRIG_TIME_SEL_8197F \ + (BIT_MASK_R_TRIG_TIME_SEL_8197F << BIT_SHIFT_R_TRIG_TIME_SEL_8197F) +#define BIT_CLEAR_R_TRIG_TIME_SEL_8197F(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8197F)) +#define BIT_GET_R_TRIG_TIME_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8197F) & \ + BIT_MASK_R_TRIG_TIME_SEL_8197F) +#define BIT_SET_R_TRIG_TIME_SEL_8197F(x, v) \ + (BIT_CLEAR_R_TRIG_TIME_SEL_8197F(x) | BIT_R_TRIG_TIME_SEL_8197F(v)) + +#define BIT_SHIFT_R_MAC_TRIG_SEL_8197F 6 +#define BIT_MASK_R_MAC_TRIG_SEL_8197F 0x3 +#define BIT_R_MAC_TRIG_SEL_8197F(x) \ + (((x) & BIT_MASK_R_MAC_TRIG_SEL_8197F) \ + << BIT_SHIFT_R_MAC_TRIG_SEL_8197F) +#define BITS_R_MAC_TRIG_SEL_8197F \ + (BIT_MASK_R_MAC_TRIG_SEL_8197F << BIT_SHIFT_R_MAC_TRIG_SEL_8197F) +#define BIT_CLEAR_R_MAC_TRIG_SEL_8197F(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8197F)) +#define BIT_GET_R_MAC_TRIG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8197F) & \ + BIT_MASK_R_MAC_TRIG_SEL_8197F) +#define BIT_SET_R_MAC_TRIG_SEL_8197F(x, v) \ + (BIT_CLEAR_R_MAC_TRIG_SEL_8197F(x) | BIT_R_MAC_TRIG_SEL_8197F(v)) + +#define BIT_MAC_TRIG_REG_8197F BIT(5) + +#define BIT_SHIFT_R_LEVEL_PULSE_SEL_8197F 3 +#define BIT_MASK_R_LEVEL_PULSE_SEL_8197F 0x3 +#define BIT_R_LEVEL_PULSE_SEL_8197F(x) \ + (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8197F) \ + << BIT_SHIFT_R_LEVEL_PULSE_SEL_8197F) +#define BITS_R_LEVEL_PULSE_SEL_8197F \ + (BIT_MASK_R_LEVEL_PULSE_SEL_8197F << BIT_SHIFT_R_LEVEL_PULSE_SEL_8197F) +#define BIT_CLEAR_R_LEVEL_PULSE_SEL_8197F(x) \ + ((x) & (~BITS_R_LEVEL_PULSE_SEL_8197F)) +#define BIT_GET_R_LEVEL_PULSE_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8197F) & \ + BIT_MASK_R_LEVEL_PULSE_SEL_8197F) +#define BIT_SET_R_LEVEL_PULSE_SEL_8197F(x, v) \ + (BIT_CLEAR_R_LEVEL_PULSE_SEL_8197F(x) | BIT_R_LEVEL_PULSE_SEL_8197F(v)) + +#define BIT_EN_LA_MAC_8197F BIT(2) +#define BIT_R_EN_IQDUMP_8197F BIT(1) +#define BIT_R_IQDATA_DUMP_8197F BIT(0) + +/* 2 REG_WMAC_FTM_CTL_8197F */ +#define BIT_RXFTM_TXACK_SC_8197F BIT(6) +#define BIT_RXFTM_TXACK_BW_8197F BIT(5) +#define BIT_RXFTM_EN_8197F BIT(3) +#define BIT_RXFTMREQ_BYDRV_8197F BIT(2) +#define BIT_RXFTMREQ_EN_8197F BIT(1) +#define BIT_FTM_EN_8197F BIT(0) + +/* 2 REG_IQ_DUMP_EXT_8197F */ + +#define BIT_SHIFT_R_TIME_UNIT_SEL_8197F 0 +#define BIT_MASK_R_TIME_UNIT_SEL_8197F 0x7 +#define BIT_R_TIME_UNIT_SEL_8197F(x) \ + (((x) & BIT_MASK_R_TIME_UNIT_SEL_8197F) \ + << BIT_SHIFT_R_TIME_UNIT_SEL_8197F) +#define BITS_R_TIME_UNIT_SEL_8197F \ + (BIT_MASK_R_TIME_UNIT_SEL_8197F << BIT_SHIFT_R_TIME_UNIT_SEL_8197F) +#define BIT_CLEAR_R_TIME_UNIT_SEL_8197F(x) ((x) & (~BITS_R_TIME_UNIT_SEL_8197F)) +#define BIT_GET_R_TIME_UNIT_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_R_TIME_UNIT_SEL_8197F) & \ + BIT_MASK_R_TIME_UNIT_SEL_8197F) +#define BIT_SET_R_TIME_UNIT_SEL_8197F(x, v) \ + (BIT_CLEAR_R_TIME_UNIT_SEL_8197F(x) | BIT_R_TIME_UNIT_SEL_8197F(v)) + +/* 2 REG_OFDM_CCK_LEN_MASK_8197F */ + +#define BIT_SHIFT_R_WMAC_RX_FIL_LEN_8197F (64 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_RX_FIL_LEN_8197F 0xffff +#define BIT_R_WMAC_RX_FIL_LEN_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_8197F) \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_8197F) +#define BITS_R_WMAC_RX_FIL_LEN_8197F \ + (BIT_MASK_R_WMAC_RX_FIL_LEN_8197F << BIT_SHIFT_R_WMAC_RX_FIL_LEN_8197F) +#define BIT_CLEAR_R_WMAC_RX_FIL_LEN_8197F(x) \ + ((x) & (~BITS_R_WMAC_RX_FIL_LEN_8197F)) +#define BIT_GET_R_WMAC_RX_FIL_LEN_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_8197F) & \ + BIT_MASK_R_WMAC_RX_FIL_LEN_8197F) +#define BIT_SET_R_WMAC_RX_FIL_LEN_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_RX_FIL_LEN_8197F(x) | BIT_R_WMAC_RX_FIL_LEN_8197F(v)) + +#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_8197F (56 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_8197F 0xff +#define BIT_R_WMAC_RXFIFO_FULL_TH_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_8197F) \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_8197F) +#define BITS_R_WMAC_RXFIFO_FULL_TH_8197F \ + (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_8197F \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_8197F) +#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_8197F(x) \ + ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_8197F)) +#define BIT_GET_R_WMAC_RXFIFO_FULL_TH_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_8197F) & \ + BIT_MASK_R_WMAC_RXFIFO_FULL_TH_8197F) +#define BIT_SET_R_WMAC_RXFIFO_FULL_TH_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_8197F(x) | \ + BIT_R_WMAC_RXFIFO_FULL_TH_8197F(v)) + +#define BIT_R_WMAC_RX_SYNCFIFO_SYNC_8197F BIT(55) +#define BIT_R_WMAC_RXRST_DLY_8197F BIT(54) +#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_8197F BIT(53) +#define BIT_R_WMAC_SRCH_TXRPT_UA1_8197F BIT(52) +#define BIT_R_WMAC_SRCH_TXRPT_TYPE_8197F BIT(51) +#define BIT_R_WMAC_NDP_RST_8197F BIT(50) +#define BIT_R_WMAC_POWINT_EN_8197F BIT(49) +#define BIT_R_WMAC_SRCH_TXRPT_PERPKT_8197F BIT(48) +#define BIT_R_WMAC_SRCH_TXRPT_MID_8197F BIT(47) +#define BIT_R_WMAC_PFIN_TOEN_8197F BIT(46) +#define BIT_R_WMAC_FIL_SECERR_8197F BIT(45) +#define BIT_R_WMAC_FIL_CTLPKTLEN_8197F BIT(44) +#define BIT_R_WMAC_FIL_FCTYPE_8197F BIT(43) +#define BIT_R_WMAC_FIL_FCPROVER_8197F BIT(42) +#define BIT_R_WMAC_PHYSTS_SNIF_8197F BIT(41) +#define BIT_R_WMAC_PHYSTS_PLCP_8197F BIT(40) +#define BIT_R_MAC_TCR_VBONF_RD_8197F BIT(39) +#define BIT_R_WMAC_TCR_MPAR_NDP_8197F BIT(38) +#define BIT_R_WMAC_NDP_FILTER_8197F BIT(37) +#define BIT_R_WMAC_RXLEN_SEL_8197F BIT(36) +#define BIT_R_WMAC_RXLEN_SEL1_8197F BIT(35) +#define BIT_R_OFDM_FILTER_8197F BIT(34) +#define BIT_R_WMAC_CHK_OFDM_LEN_8197F BIT(33) +#define BIT_R_WMAC_CHK_CCK_LEN_8197F BIT(32) + +#define BIT_SHIFT_R_OFDM_LEN_8197F 26 +#define BIT_MASK_R_OFDM_LEN_8197F 0x3f +#define BIT_R_OFDM_LEN_8197F(x) \ + (((x) & BIT_MASK_R_OFDM_LEN_8197F) << BIT_SHIFT_R_OFDM_LEN_8197F) +#define BITS_R_OFDM_LEN_8197F \ + (BIT_MASK_R_OFDM_LEN_8197F << BIT_SHIFT_R_OFDM_LEN_8197F) +#define BIT_CLEAR_R_OFDM_LEN_8197F(x) ((x) & (~BITS_R_OFDM_LEN_8197F)) +#define BIT_GET_R_OFDM_LEN_8197F(x) \ + (((x) >> BIT_SHIFT_R_OFDM_LEN_8197F) & BIT_MASK_R_OFDM_LEN_8197F) +#define BIT_SET_R_OFDM_LEN_8197F(x, v) \ + (BIT_CLEAR_R_OFDM_LEN_8197F(x) | BIT_R_OFDM_LEN_8197F(v)) + +#define BIT_SHIFT_R_CCK_LEN_8197F 0 +#define BIT_MASK_R_CCK_LEN_8197F 0xffff +#define BIT_R_CCK_LEN_8197F(x) \ + (((x) & BIT_MASK_R_CCK_LEN_8197F) << BIT_SHIFT_R_CCK_LEN_8197F) +#define BITS_R_CCK_LEN_8197F \ + (BIT_MASK_R_CCK_LEN_8197F << BIT_SHIFT_R_CCK_LEN_8197F) +#define BIT_CLEAR_R_CCK_LEN_8197F(x) ((x) & (~BITS_R_CCK_LEN_8197F)) +#define BIT_GET_R_CCK_LEN_8197F(x) \ + (((x) >> BIT_SHIFT_R_CCK_LEN_8197F) & BIT_MASK_R_CCK_LEN_8197F) +#define BIT_SET_R_CCK_LEN_8197F(x, v) \ + (BIT_CLEAR_R_CCK_LEN_8197F(x) | BIT_R_CCK_LEN_8197F(v)) + +/* 2 REG_RX_FILTER_FUNCTION_8197F */ +#define BIT_R_WMAC_RXHANG_EN_8197F BIT(15) +#define BIT_R_WMAC_MHRDDY_LATCH_8197F BIT(14) +#define BIT_R_MHRDDY_CLR_8197F BIT(13) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8197F BIT(12) +#define BIT_R_WMAC_DIS_VHT_PLCP_CHK_MU_8197F BIT(11) +#define BIT_R_CHK_DELIMIT_LEN_8197F BIT(10) +#define BIT_R_REAPTER_ADDR_MATCH_8197F BIT(9) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8197F BIT(8) +#define BIT_R_LATCH_MACHRDY_8197F BIT(7) +#define BIT_R_WMAC_RXFIL_REND_8197F BIT(6) +#define BIT_R_WMAC_MPDURDY_CLR_8197F BIT(5) +#define BIT_R_WMAC_CLRRXSEC_8197F BIT(4) +#define BIT_R_WMAC_RXFIL_RDEL_8197F BIT(3) +#define BIT_R_WMAC_RXFIL_FCSE_8197F BIT(2) +#define BIT_R_WMAC_RXFIL_MESH_DEL_8197F BIT(1) +#define BIT_R_WMAC_RXFIL_MASKM_8197F BIT(0) + +/* 2 REG_NDP_SIG_8197F */ + +#define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8197F 0 +#define BIT_MASK_R_WMAC_TXNDP_SIGB_8197F 0x1fffff +#define BIT_R_WMAC_TXNDP_SIGB_8197F(x) \ + (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8197F) \ + << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8197F) +#define BITS_R_WMAC_TXNDP_SIGB_8197F \ + (BIT_MASK_R_WMAC_TXNDP_SIGB_8197F << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8197F) +#define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8197F(x) \ + ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8197F)) +#define BIT_GET_R_WMAC_TXNDP_SIGB_8197F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8197F) & \ + BIT_MASK_R_WMAC_TXNDP_SIGB_8197F) +#define BIT_SET_R_WMAC_TXNDP_SIGB_8197F(x, v) \ + (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8197F(x) | BIT_R_WMAC_TXNDP_SIGB_8197F(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_8197F */ + +#define BIT_SHIFT_R_MAC_DEBUG_8197F (32 & CPU_OPT_WIDTH) +#define BIT_MASK_R_MAC_DEBUG_8197F 0xffffffffL +#define BIT_R_MAC_DEBUG_8197F(x) \ + (((x) & BIT_MASK_R_MAC_DEBUG_8197F) << BIT_SHIFT_R_MAC_DEBUG_8197F) +#define BITS_R_MAC_DEBUG_8197F \ + (BIT_MASK_R_MAC_DEBUG_8197F << BIT_SHIFT_R_MAC_DEBUG_8197F) +#define BIT_CLEAR_R_MAC_DEBUG_8197F(x) ((x) & (~BITS_R_MAC_DEBUG_8197F)) +#define BIT_GET_R_MAC_DEBUG_8197F(x) \ + (((x) >> BIT_SHIFT_R_MAC_DEBUG_8197F) & BIT_MASK_R_MAC_DEBUG_8197F) +#define BIT_SET_R_MAC_DEBUG_8197F(x, v) \ + (BIT_CLEAR_R_MAC_DEBUG_8197F(x) | BIT_R_MAC_DEBUG_8197F(v)) + +#define BIT_SHIFT_R_MAC_DBG_SHIFT_8197F 8 +#define BIT_MASK_R_MAC_DBG_SHIFT_8197F 0x7 +#define BIT_R_MAC_DBG_SHIFT_8197F(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SHIFT_8197F) \ + << BIT_SHIFT_R_MAC_DBG_SHIFT_8197F) +#define BITS_R_MAC_DBG_SHIFT_8197F \ + (BIT_MASK_R_MAC_DBG_SHIFT_8197F << BIT_SHIFT_R_MAC_DBG_SHIFT_8197F) +#define BIT_CLEAR_R_MAC_DBG_SHIFT_8197F(x) ((x) & (~BITS_R_MAC_DBG_SHIFT_8197F)) +#define BIT_GET_R_MAC_DBG_SHIFT_8197F(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT_8197F) & \ + BIT_MASK_R_MAC_DBG_SHIFT_8197F) +#define BIT_SET_R_MAC_DBG_SHIFT_8197F(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SHIFT_8197F(x) | BIT_R_MAC_DBG_SHIFT_8197F(v)) + +#define BIT_SHIFT_R_MAC_DBG_SEL_8197F 0 +#define BIT_MASK_R_MAC_DBG_SEL_8197F 0x3 +#define BIT_R_MAC_DBG_SEL_8197F(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SEL_8197F) << BIT_SHIFT_R_MAC_DBG_SEL_8197F) +#define BITS_R_MAC_DBG_SEL_8197F \ + (BIT_MASK_R_MAC_DBG_SEL_8197F << BIT_SHIFT_R_MAC_DBG_SEL_8197F) +#define BIT_CLEAR_R_MAC_DBG_SEL_8197F(x) ((x) & (~BITS_R_MAC_DBG_SEL_8197F)) +#define BIT_GET_R_MAC_DBG_SEL_8197F(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SEL_8197F) & BIT_MASK_R_MAC_DBG_SEL_8197F) +#define BIT_SET_R_MAC_DBG_SEL_8197F(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SEL_8197F(x) | BIT_R_MAC_DBG_SEL_8197F(v)) + +/* 2 REG_SEC_OPT_V2_8197F */ +#define BIT_MASK_IV_8197F BIT(18) +#define BIT_EIVL_ENDIAN_8197F BIT(17) +#define BIT_EIVH_ENDIAN_8197F BIT(16) + +#define BIT_SHIFT_BT_TIME_CNT_8197F 0 +#define BIT_MASK_BT_TIME_CNT_8197F 0xff +#define BIT_BT_TIME_CNT_8197F(x) \ + (((x) & BIT_MASK_BT_TIME_CNT_8197F) << BIT_SHIFT_BT_TIME_CNT_8197F) +#define BITS_BT_TIME_CNT_8197F \ + (BIT_MASK_BT_TIME_CNT_8197F << BIT_SHIFT_BT_TIME_CNT_8197F) +#define BIT_CLEAR_BT_TIME_CNT_8197F(x) ((x) & (~BITS_BT_TIME_CNT_8197F)) +#define BIT_GET_BT_TIME_CNT_8197F(x) \ + (((x) >> BIT_SHIFT_BT_TIME_CNT_8197F) & BIT_MASK_BT_TIME_CNT_8197F) +#define BIT_SET_BT_TIME_CNT_8197F(x, v) \ + (BIT_CLEAR_BT_TIME_CNT_8197F(x) | BIT_BT_TIME_CNT_8197F(v)) + +/* 2 REG_RTS_ADDRESS_0_8197F */ + +/* 2 REG_RTS_ADDRESS_1_8197F */ + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8197F */ +#define BIT_LTECOEX_ACCESS_START_V1_8197F BIT(31) +#define BIT_LTECOEX_WRITE_MODE_V1_8197F BIT(30) +#define BIT_LTECOEX_READY_BIT_V1_8197F BIT(29) + +#define BIT_SHIFT_WRITE_BYTE_EN_V1_8197F 16 +#define BIT_MASK_WRITE_BYTE_EN_V1_8197F 0xf +#define BIT_WRITE_BYTE_EN_V1_8197F(x) \ + (((x) & BIT_MASK_WRITE_BYTE_EN_V1_8197F) \ + << BIT_SHIFT_WRITE_BYTE_EN_V1_8197F) +#define BITS_WRITE_BYTE_EN_V1_8197F \ + (BIT_MASK_WRITE_BYTE_EN_V1_8197F << BIT_SHIFT_WRITE_BYTE_EN_V1_8197F) +#define BIT_CLEAR_WRITE_BYTE_EN_V1_8197F(x) \ + ((x) & (~BITS_WRITE_BYTE_EN_V1_8197F)) +#define BIT_GET_WRITE_BYTE_EN_V1_8197F(x) \ + (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1_8197F) & \ + BIT_MASK_WRITE_BYTE_EN_V1_8197F) +#define BIT_SET_WRITE_BYTE_EN_V1_8197F(x, v) \ + (BIT_CLEAR_WRITE_BYTE_EN_V1_8197F(x) | BIT_WRITE_BYTE_EN_V1_8197F(v)) + +#define BIT_SHIFT_LTECOEX_REG_ADDR_V1_8197F 0 +#define BIT_MASK_LTECOEX_REG_ADDR_V1_8197F 0xffff +#define BIT_LTECOEX_REG_ADDR_V1_8197F(x) \ + (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1_8197F) \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8197F) +#define BITS_LTECOEX_REG_ADDR_V1_8197F \ + (BIT_MASK_LTECOEX_REG_ADDR_V1_8197F \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8197F) +#define BIT_CLEAR_LTECOEX_REG_ADDR_V1_8197F(x) \ + ((x) & (~BITS_LTECOEX_REG_ADDR_V1_8197F)) +#define BIT_GET_LTECOEX_REG_ADDR_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1_8197F) & \ + BIT_MASK_LTECOEX_REG_ADDR_V1_8197F) +#define BIT_SET_LTECOEX_REG_ADDR_V1_8197F(x, v) \ + (BIT_CLEAR_LTECOEX_REG_ADDR_V1_8197F(x) | \ + BIT_LTECOEX_REG_ADDR_V1_8197F(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8197F */ + +#define BIT_SHIFT_LTECOEX_W_DATA_V1_8197F 0 +#define BIT_MASK_LTECOEX_W_DATA_V1_8197F 0xffffffffL +#define BIT_LTECOEX_W_DATA_V1_8197F(x) \ + (((x) & BIT_MASK_LTECOEX_W_DATA_V1_8197F) \ + << BIT_SHIFT_LTECOEX_W_DATA_V1_8197F) +#define BITS_LTECOEX_W_DATA_V1_8197F \ + (BIT_MASK_LTECOEX_W_DATA_V1_8197F << BIT_SHIFT_LTECOEX_W_DATA_V1_8197F) +#define BIT_CLEAR_LTECOEX_W_DATA_V1_8197F(x) \ + ((x) & (~BITS_LTECOEX_W_DATA_V1_8197F)) +#define BIT_GET_LTECOEX_W_DATA_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1_8197F) & \ + BIT_MASK_LTECOEX_W_DATA_V1_8197F) +#define BIT_SET_LTECOEX_W_DATA_V1_8197F(x, v) \ + (BIT_CLEAR_LTECOEX_W_DATA_V1_8197F(x) | BIT_LTECOEX_W_DATA_V1_8197F(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8197F */ + +#define BIT_SHIFT_LTECOEX_R_DATA_V1_8197F 0 +#define BIT_MASK_LTECOEX_R_DATA_V1_8197F 0xffffffffL +#define BIT_LTECOEX_R_DATA_V1_8197F(x) \ + (((x) & BIT_MASK_LTECOEX_R_DATA_V1_8197F) \ + << BIT_SHIFT_LTECOEX_R_DATA_V1_8197F) +#define BITS_LTECOEX_R_DATA_V1_8197F \ + (BIT_MASK_LTECOEX_R_DATA_V1_8197F << BIT_SHIFT_LTECOEX_R_DATA_V1_8197F) +#define BIT_CLEAR_LTECOEX_R_DATA_V1_8197F(x) \ + ((x) & (~BITS_LTECOEX_R_DATA_V1_8197F)) +#define BIT_GET_LTECOEX_R_DATA_V1_8197F(x) \ + (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1_8197F) & \ + BIT_MASK_LTECOEX_R_DATA_V1_8197F) +#define BIT_SET_LTECOEX_R_DATA_V1_8197F(x, v) \ + (BIT_CLEAR_LTECOEX_R_DATA_V1_8197F(x) | BIT_LTECOEX_R_DATA_V1_8197F(v)) + +/* 2 REG_NOT_VALID_8197F */ + +#endif diff --git a/hal/halmac/halmac_bit_8812f.h b/hal/halmac/halmac_bit_8812f.h new file mode 100644 index 0000000..a2cb34b --- /dev/null +++ b/hal/halmac/halmac_bit_8812f.h @@ -0,0 +1,22057 @@ +/****************************************************************************** + * + * Copyright(c) 2018 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_BIT_8812F_H +#define __INC_HALMAC_BIT_8812F_H + +#define CPU_OPT_WIDTH 0x1F + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SYS_ISO_CTRL_8812F */ +#define BIT_PWC_EV12V_8812F BIT(15) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_PA33V_EN_8812F BIT(13) +#define BIT_PA12V_EN_8812F BIT(12) +#define BIT_UA33V_EN_8812F BIT(11) +#define BIT_UA12V_EN_8812F BIT(10) +#define BIT_ISO_RFDIO_8812F BIT(9) +#define BIT_ISO_EB2CORE_8812F BIT(8) +#define BIT_ISO_DIOE_8812F BIT(7) +#define BIT_ISO_WLPON2PP_8812F BIT(6) +#define BIT_ISO_IP2MAC_WA2PP_8812F BIT(5) +#define BIT_ISO_PD2CORE_8812F BIT(4) +#define BIT_ISO_PA2PCIE_8812F BIT(3) +#define BIT_ISO_UD2CORE_8812F BIT(2) +#define BIT_ISO_UA2USB_8812F BIT(1) +#define BIT_ISO_WD2PP_8812F BIT(0) + +/* 2 REG_SYS_FUNC_EN_8812F */ +#define BIT_FEN_MREGEN_8812F BIT(15) +#define BIT_FEN_HWPDN_8812F BIT(14) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_FEN_ELDR_8812F BIT(12) +#define BIT_FEN_DCORE_8812F BIT(11) +#define BIT_FEN_CPUEN_8812F BIT(10) +#define BIT_FEN_DIOE_8812F BIT(9) +#define BIT_FEN_PCIED_8812F BIT(8) +#define BIT_FEN_PPLL_8812F BIT(7) +#define BIT_FEN_PCIEA_8812F BIT(6) +#define BIT_FEN_DIO_PCIE_8812F BIT(5) +#define BIT_FEN_USBD_8812F BIT(4) +#define BIT_FEN_UPLL_8812F BIT(3) +#define BIT_FEN_USBA_8812F BIT(2) +#define BIT_FEN_BB_GLB_RSTN_8812F BIT(1) +#define BIT_FEN_BBRSTB_8812F BIT(0) + +/* 2 REG_SYS_PW_CTRL_8812F */ +#define BIT_SOP_EABM_8812F BIT(31) +#define BIT_SOP_ACKF_8812F BIT(30) +#define BIT_SOP_ERCK_8812F BIT(29) +#define BIT_SOP_ESWR_8812F BIT(28) +#define BIT_SOP_PWMM_8812F BIT(27) +#define BIT_SOP_EECK_8812F BIT(26) +#define BIT_SOP_ANA_CLK_DIVISION_2_8812F BIT(25) +#define BIT_SOP_EXTL_8812F BIT(24) +#define BIT_SYM_OP_RING_12M_8812F BIT(22) +#define BIT_ROP_SWPR_8812F BIT(21) +#define BIT_DIS_HW_LPLDM_8812F BIT(20) +#define BIT_OPT_SWRST_WLMCU_8812F BIT(19) +#define BIT_RDY_SYSPWR_8812F BIT(17) +#define BIT_EN_WLON_8812F BIT(16) +#define BIT_APDM_HPDN_8812F BIT(15) +#define BIT_AFSM_PCIE_SUS_EN_8812F BIT(12) +#define BIT_AFSM_WLSUS_EN_8812F BIT(11) +#define BIT_APFM_SWLPS_8812F BIT(10) +#define BIT_APFM_OFFMAC_8812F BIT(9) +#define BIT_APFN_ONMAC_8812F BIT(8) +#define BIT_CHIP_PDN_EN_8812F BIT(7) +#define BIT_RDY_MACDIS_8812F BIT(6) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_PFM_WOWL_8812F BIT(3) +#define BIT_PFM_LDKP_8812F BIT(2) +#define BIT_WL_HCI_ALD_8812F BIT(1) +#define BIT_PFM_LDALL_8812F BIT(0) + +/* 2 REG_SYS_CLK_CTRL_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_CPU_CLK_EN_8812F BIT(14) +#define BIT_SYMREG_CLK_EN_8812F BIT(13) +#define BIT_HCI_CLK_EN_8812F BIT(12) +#define BIT_MAC_CLK_EN_8812F BIT(11) +#define BIT_SEC_CLK_EN_8812F BIT(10) +#define BIT_PHY_SSC_RSTB_8812F BIT(9) +#define BIT_EXT_32K_EN_8812F BIT(8) +#define BIT_WL_CLK_TEST_8812F BIT(7) +#define BIT_OP_SPS_PWM_EN_8812F BIT(6) +#define BIT_LOADER_CLK_EN_8812F BIT(5) +#define BIT_MACSLP_8812F BIT(4) +#define BIT_WAKEPAD_EN_8812F BIT(3) +#define BIT_ROMD16V_EN_8812F BIT(2) +#define BIT_ANA_CLK_DIVISION_2_8812F BIT(1) +#define BIT_CNTD16V_EN_8812F BIT(0) + +/* 2 REG_SYS_EEPROM_CTRL_8812F */ + +#define BIT_SHIFT_VPDIDX_8812F 8 +#define BIT_MASK_VPDIDX_8812F 0xff +#define BIT_VPDIDX_8812F(x) \ + (((x) & BIT_MASK_VPDIDX_8812F) << BIT_SHIFT_VPDIDX_8812F) +#define BITS_VPDIDX_8812F (BIT_MASK_VPDIDX_8812F << BIT_SHIFT_VPDIDX_8812F) +#define BIT_CLEAR_VPDIDX_8812F(x) ((x) & (~BITS_VPDIDX_8812F)) +#define BIT_GET_VPDIDX_8812F(x) \ + (((x) >> BIT_SHIFT_VPDIDX_8812F) & BIT_MASK_VPDIDX_8812F) +#define BIT_SET_VPDIDX_8812F(x, v) \ + (BIT_CLEAR_VPDIDX_8812F(x) | BIT_VPDIDX_8812F(v)) + +#define BIT_SHIFT_EEM1_0_8812F 6 +#define BIT_MASK_EEM1_0_8812F 0x3 +#define BIT_EEM1_0_8812F(x) \ + (((x) & BIT_MASK_EEM1_0_8812F) << BIT_SHIFT_EEM1_0_8812F) +#define BITS_EEM1_0_8812F (BIT_MASK_EEM1_0_8812F << BIT_SHIFT_EEM1_0_8812F) +#define BIT_CLEAR_EEM1_0_8812F(x) ((x) & (~BITS_EEM1_0_8812F)) +#define BIT_GET_EEM1_0_8812F(x) \ + (((x) >> BIT_SHIFT_EEM1_0_8812F) & BIT_MASK_EEM1_0_8812F) +#define BIT_SET_EEM1_0_8812F(x, v) \ + (BIT_CLEAR_EEM1_0_8812F(x) | BIT_EEM1_0_8812F(v)) + +#define BIT_AUTOLOAD_SUS_8812F BIT(5) +#define BIT_EERPOMSEL_8812F BIT(4) +#define BIT_EECS_V1_8812F BIT(3) +#define BIT_EESK_V1_8812F BIT(2) +#define BIT_EEDI_V1_8812F BIT(1) +#define BIT_EEDO_V1_8812F BIT(0) + +/* 2 REG_EE_VPD_8812F */ + +#define BIT_SHIFT_VPD_DATA_8812F 0 +#define BIT_MASK_VPD_DATA_8812F 0xffffffffL +#define BIT_VPD_DATA_8812F(x) \ + (((x) & BIT_MASK_VPD_DATA_8812F) << BIT_SHIFT_VPD_DATA_8812F) +#define BITS_VPD_DATA_8812F \ + (BIT_MASK_VPD_DATA_8812F << BIT_SHIFT_VPD_DATA_8812F) +#define BIT_CLEAR_VPD_DATA_8812F(x) ((x) & (~BITS_VPD_DATA_8812F)) +#define BIT_GET_VPD_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_VPD_DATA_8812F) & BIT_MASK_VPD_DATA_8812F) +#define BIT_SET_VPD_DATA_8812F(x, v) \ + (BIT_CLEAR_VPD_DATA_8812F(x) | BIT_VPD_DATA_8812F(v)) + +/* 2 REG_SYS_SWR_CTRL1_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_HW_AUTO_CTRL_EXT_SWR_8812F BIT(9) +#define BIT_USE_INTERNAL_SWR_AND_LDO_8812F BIT(8) +#define BIT_MAC_ID_EN_8812F BIT(7) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SYS_SWR_CTRL2_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_SW18_SEL_8812F BIT(13) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_SW18_SD_8812F BIT(10) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SYS_SWR_CTRL3_8812F */ +#define BIT_SPS18_OCP_DIS_8812F BIT(31) + +#define BIT_SHIFT_SPS18_OCP_TH_8812F 16 +#define BIT_MASK_SPS18_OCP_TH_8812F 0x7fff +#define BIT_SPS18_OCP_TH_8812F(x) \ + (((x) & BIT_MASK_SPS18_OCP_TH_8812F) << BIT_SHIFT_SPS18_OCP_TH_8812F) +#define BITS_SPS18_OCP_TH_8812F \ + (BIT_MASK_SPS18_OCP_TH_8812F << BIT_SHIFT_SPS18_OCP_TH_8812F) +#define BIT_CLEAR_SPS18_OCP_TH_8812F(x) ((x) & (~BITS_SPS18_OCP_TH_8812F)) +#define BIT_GET_SPS18_OCP_TH_8812F(x) \ + (((x) >> BIT_SHIFT_SPS18_OCP_TH_8812F) & BIT_MASK_SPS18_OCP_TH_8812F) +#define BIT_SET_SPS18_OCP_TH_8812F(x, v) \ + (BIT_CLEAR_SPS18_OCP_TH_8812F(x) | BIT_SPS18_OCP_TH_8812F(v)) + +#define BIT_SHIFT_OCP_WINDOW_8812F 0 +#define BIT_MASK_OCP_WINDOW_8812F 0xffff +#define BIT_OCP_WINDOW_8812F(x) \ + (((x) & BIT_MASK_OCP_WINDOW_8812F) << BIT_SHIFT_OCP_WINDOW_8812F) +#define BITS_OCP_WINDOW_8812F \ + (BIT_MASK_OCP_WINDOW_8812F << BIT_SHIFT_OCP_WINDOW_8812F) +#define BIT_CLEAR_OCP_WINDOW_8812F(x) ((x) & (~BITS_OCP_WINDOW_8812F)) +#define BIT_GET_OCP_WINDOW_8812F(x) \ + (((x) >> BIT_SHIFT_OCP_WINDOW_8812F) & BIT_MASK_OCP_WINDOW_8812F) +#define BIT_SET_OCP_WINDOW_8812F(x, v) \ + (BIT_CLEAR_OCP_WINDOW_8812F(x) | BIT_OCP_WINDOW_8812F(v)) + +/* 2 REG_RSV_CTRL_8812F */ +#define BIT_HREG_DBG_8812F BIT(23) +#define BIT_WLMCUIOIF_8812F BIT(8) +#define BIT_LOCK_ALL_EN_8812F BIT(7) +#define BIT_R_DIS_PRST_8812F BIT(6) +#define BIT_WLOCK_1C_B6_8812F BIT(5) +#define BIT_WLOCK_40_8812F BIT(4) +#define BIT_WLOCK_08_8812F BIT(3) +#define BIT_WLOCK_04_8812F BIT(2) +#define BIT_WLOCK_00_8812F BIT(1) +#define BIT_WLOCK_ALL_8812F BIT(0) + +/* 2 REG_RF_CTRL_8812F */ +#define BIT_RF_SDMRSTB_8812F BIT(2) +#define BIT_RF_RSTB_8812F BIT(1) +#define BIT_RF_EN_8812F BIT(0) + +/* 2 REG_AFE_LDO_CTRL_8812F */ +#define BIT_R_SYM_WLPON_EMEM1_EN_8812F BIT(31) +#define BIT_R_SYM_WLPON_EMEM0_EN_8812F BIT(30) +#define BIT_R_SYM_WLPOFF_P4EN_8812F BIT(28) +#define BIT_R_SYM_WLPOFF_P3EN_8812F BIT(27) +#define BIT_R_SYM_WLPOFF_P2EN_8812F BIT(26) +#define BIT_R_SYM_WLPOFF_P1EN_8812F BIT(25) +#define BIT_R_SYM_WLPOFF_EN_8812F BIT(24) +#define BIT_R_SYM_WLPON_P3EN_8812F BIT(21) +#define BIT_R_SYM_WLPON_P2EN_8812F BIT(20) +#define BIT_R_SYM_WLPON_P1EN_8812F BIT(19) +#define BIT_R_SYM_WLPON_EN_8812F BIT(18) +#define BIT_R_SYM_LDOV12D_STBY_8812F BIT(16) +#define BIT_BB_POWER_CUT_CTRL_BY_BB_8812F BIT(15) +#define BIT_R_SYM_WLBBOFF1_P4_EN_8812F BIT(9) +#define BIT_R_SYM_WLBBOFF1_P3_EN_8812F BIT(8) +#define BIT_R_SYM_WLBBOFF1_P2_EN_8812F BIT(7) +#define BIT_R_SYM_WLBBOFF1_P1_EN_8812F BIT(6) +#define BIT_R_SYM_WLBBOFF_P4_EN_8812F BIT(4) +#define BIT_R_SYM_WLBBOFF_P3_EN_8812F BIT(3) +#define BIT_R_SYM_WLBBOFF_P2_EN_8812F BIT(2) +#define BIT_R_SYM_WLBBOFF_P1_EN_8812F BIT(1) +#define BIT_R_SYM_WLBBOFF_EN_8812F BIT(0) + +/* 2 REG_AFE_CTRL1_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_MAC_CLK_SEL_8812F 20 +#define BIT_MASK_MAC_CLK_SEL_8812F 0x3 +#define BIT_MAC_CLK_SEL_8812F(x) \ + (((x) & BIT_MASK_MAC_CLK_SEL_8812F) << BIT_SHIFT_MAC_CLK_SEL_8812F) +#define BITS_MAC_CLK_SEL_8812F \ + (BIT_MASK_MAC_CLK_SEL_8812F << BIT_SHIFT_MAC_CLK_SEL_8812F) +#define BIT_CLEAR_MAC_CLK_SEL_8812F(x) ((x) & (~BITS_MAC_CLK_SEL_8812F)) +#define BIT_GET_MAC_CLK_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_MAC_CLK_SEL_8812F) & BIT_MASK_MAC_CLK_SEL_8812F) +#define BIT_SET_MAC_CLK_SEL_8812F(x, v) \ + (BIT_CLEAR_MAC_CLK_SEL_8812F(x) | BIT_MAC_CLK_SEL_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_ANAPARSW_POW_MAC_8812F */ +#define BIT_POW_LDO15_8812F BIT(2) +#define BIT_POW_SW_8812F BIT(1) +#define BIT_POW_LDO14_8812F BIT(0) + +/* 2 REG_ANAPARLDO_POW_MAC_8812F */ +#define BIT_LDOE25_POW_L_8812F BIT(0) + +/* 2 REG_ANAPAR_POW_MAC_8812F */ +#define BIT_DUMMY_V4_8812F BIT(7) +#define BIT_DUMMY_V3_8812F BIT(6) +#define BIT_DUMMY_V2_8812F BIT(5) +#define BIT_DUMMY_V1_8812F BIT(4) +#define BIT_POW_PC_LDO_PORT1_8812F BIT(3) +#define BIT_POW_PC_LDO_PORT0_8812F BIT(2) +#define BIT_POW_PLL_V1_8812F BIT(1) +#define BIT_POW_POWER_CUT_POW_LDO_8812F BIT(0) + +/* 2 REG_ANAPAR_POW_XTAL_8812F */ +#define BIT_POW_XTAL_8812F BIT(1) +#define BIT_POW_BG_8812F BIT(0) + +/* 2 REG_ANAPARLDO_MAC_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_REG_STANDBY_L_8812F BIT(19) +#define BIT_PD_REGU_L_8812F BIT(18) +#define BIT_EN_PC_BT_L_8812F BIT(17) + +#define BIT_SHIFT_REG_LDOADJ_L_8812F 13 +#define BIT_MASK_REG_LDOADJ_L_8812F 0xf +#define BIT_REG_LDOADJ_L_8812F(x) \ + (((x) & BIT_MASK_REG_LDOADJ_L_8812F) << BIT_SHIFT_REG_LDOADJ_L_8812F) +#define BITS_REG_LDOADJ_L_8812F \ + (BIT_MASK_REG_LDOADJ_L_8812F << BIT_SHIFT_REG_LDOADJ_L_8812F) +#define BIT_CLEAR_REG_LDOADJ_L_8812F(x) ((x) & (~BITS_REG_LDOADJ_L_8812F)) +#define BIT_GET_REG_LDOADJ_L_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LDOADJ_L_8812F) & BIT_MASK_REG_LDOADJ_L_8812F) +#define BIT_SET_REG_LDOADJ_L_8812F(x, v) \ + (BIT_CLEAR_REG_LDOADJ_L_8812F(x) | BIT_REG_LDOADJ_L_8812F(v)) + +#define BIT_CK12M_EN_8812F BIT(11) +#define BIT_CK12M_SEL_8812F BIT(10) +#define BIT_EN_25_L_8812F BIT(9) +#define BIT_EN_SLEEP_8812F BIT(8) + +#define BIT_SHIFT_LDOH12_V12ADJ_L_8812F 4 +#define BIT_MASK_LDOH12_V12ADJ_L_8812F 0xf +#define BIT_LDOH12_V12ADJ_L_8812F(x) \ + (((x) & BIT_MASK_LDOH12_V12ADJ_L_8812F) \ + << BIT_SHIFT_LDOH12_V12ADJ_L_8812F) +#define BITS_LDOH12_V12ADJ_L_8812F \ + (BIT_MASK_LDOH12_V12ADJ_L_8812F << BIT_SHIFT_LDOH12_V12ADJ_L_8812F) +#define BIT_CLEAR_LDOH12_V12ADJ_L_8812F(x) ((x) & (~BITS_LDOH12_V12ADJ_L_8812F)) +#define BIT_GET_LDOH12_V12ADJ_L_8812F(x) \ + (((x) >> BIT_SHIFT_LDOH12_V12ADJ_L_8812F) & \ + BIT_MASK_LDOH12_V12ADJ_L_8812F) +#define BIT_SET_LDOH12_V12ADJ_L_8812F(x, v) \ + (BIT_CLEAR_LDOH12_V12ADJ_L_8812F(x) | BIT_LDOH12_V12ADJ_L_8812F(v)) + +#define BIT_SHIFT_LDOE25_V12ADJ_L_V1_8812F 0 +#define BIT_MASK_LDOE25_V12ADJ_L_V1_8812F 0xf +#define BIT_LDOE25_V12ADJ_L_V1_8812F(x) \ + (((x) & BIT_MASK_LDOE25_V12ADJ_L_V1_8812F) \ + << BIT_SHIFT_LDOE25_V12ADJ_L_V1_8812F) +#define BITS_LDOE25_V12ADJ_L_V1_8812F \ + (BIT_MASK_LDOE25_V12ADJ_L_V1_8812F \ + << BIT_SHIFT_LDOE25_V12ADJ_L_V1_8812F) +#define BIT_CLEAR_LDOE25_V12ADJ_L_V1_8812F(x) \ + ((x) & (~BITS_LDOE25_V12ADJ_L_V1_8812F)) +#define BIT_GET_LDOE25_V12ADJ_L_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_V1_8812F) & \ + BIT_MASK_LDOE25_V12ADJ_L_V1_8812F) +#define BIT_SET_LDOE25_V12ADJ_L_V1_8812F(x, v) \ + (BIT_CLEAR_LDOE25_V12ADJ_L_V1_8812F(x) | \ + BIT_LDOE25_V12ADJ_L_V1_8812F(v)) + +/* 2 REG_EFUSE_CTRL_8812F */ +#define BIT_EF_FLAG_8812F BIT(31) + +#define BIT_SHIFT_EF_PGPD_8812F 28 +#define BIT_MASK_EF_PGPD_8812F 0x7 +#define BIT_EF_PGPD_8812F(x) \ + (((x) & BIT_MASK_EF_PGPD_8812F) << BIT_SHIFT_EF_PGPD_8812F) +#define BITS_EF_PGPD_8812F (BIT_MASK_EF_PGPD_8812F << BIT_SHIFT_EF_PGPD_8812F) +#define BIT_CLEAR_EF_PGPD_8812F(x) ((x) & (~BITS_EF_PGPD_8812F)) +#define BIT_GET_EF_PGPD_8812F(x) \ + (((x) >> BIT_SHIFT_EF_PGPD_8812F) & BIT_MASK_EF_PGPD_8812F) +#define BIT_SET_EF_PGPD_8812F(x, v) \ + (BIT_CLEAR_EF_PGPD_8812F(x) | BIT_EF_PGPD_8812F(v)) + +#define BIT_SHIFT_EF_RDT_8812F 24 +#define BIT_MASK_EF_RDT_8812F 0xf +#define BIT_EF_RDT_8812F(x) \ + (((x) & BIT_MASK_EF_RDT_8812F) << BIT_SHIFT_EF_RDT_8812F) +#define BITS_EF_RDT_8812F (BIT_MASK_EF_RDT_8812F << BIT_SHIFT_EF_RDT_8812F) +#define BIT_CLEAR_EF_RDT_8812F(x) ((x) & (~BITS_EF_RDT_8812F)) +#define BIT_GET_EF_RDT_8812F(x) \ + (((x) >> BIT_SHIFT_EF_RDT_8812F) & BIT_MASK_EF_RDT_8812F) +#define BIT_SET_EF_RDT_8812F(x, v) \ + (BIT_CLEAR_EF_RDT_8812F(x) | BIT_EF_RDT_8812F(v)) + +#define BIT_SHIFT_EF_PGTS_8812F 20 +#define BIT_MASK_EF_PGTS_8812F 0xf +#define BIT_EF_PGTS_8812F(x) \ + (((x) & BIT_MASK_EF_PGTS_8812F) << BIT_SHIFT_EF_PGTS_8812F) +#define BITS_EF_PGTS_8812F (BIT_MASK_EF_PGTS_8812F << BIT_SHIFT_EF_PGTS_8812F) +#define BIT_CLEAR_EF_PGTS_8812F(x) ((x) & (~BITS_EF_PGTS_8812F)) +#define BIT_GET_EF_PGTS_8812F(x) \ + (((x) >> BIT_SHIFT_EF_PGTS_8812F) & BIT_MASK_EF_PGTS_8812F) +#define BIT_SET_EF_PGTS_8812F(x, v) \ + (BIT_CLEAR_EF_PGTS_8812F(x) | BIT_EF_PGTS_8812F(v)) + +#define BIT_EF_PDWN_8812F BIT(19) +#define BIT_EF_ALDEN_8812F BIT(18) + +#define BIT_SHIFT_EF_ADDR_8812F 8 +#define BIT_MASK_EF_ADDR_8812F 0x3ff +#define BIT_EF_ADDR_8812F(x) \ + (((x) & BIT_MASK_EF_ADDR_8812F) << BIT_SHIFT_EF_ADDR_8812F) +#define BITS_EF_ADDR_8812F (BIT_MASK_EF_ADDR_8812F << BIT_SHIFT_EF_ADDR_8812F) +#define BIT_CLEAR_EF_ADDR_8812F(x) ((x) & (~BITS_EF_ADDR_8812F)) +#define BIT_GET_EF_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_EF_ADDR_8812F) & BIT_MASK_EF_ADDR_8812F) +#define BIT_SET_EF_ADDR_8812F(x, v) \ + (BIT_CLEAR_EF_ADDR_8812F(x) | BIT_EF_ADDR_8812F(v)) + +#define BIT_SHIFT_EF_DATA_8812F 0 +#define BIT_MASK_EF_DATA_8812F 0xff +#define BIT_EF_DATA_8812F(x) \ + (((x) & BIT_MASK_EF_DATA_8812F) << BIT_SHIFT_EF_DATA_8812F) +#define BITS_EF_DATA_8812F (BIT_MASK_EF_DATA_8812F << BIT_SHIFT_EF_DATA_8812F) +#define BIT_CLEAR_EF_DATA_8812F(x) ((x) & (~BITS_EF_DATA_8812F)) +#define BIT_GET_EF_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_EF_DATA_8812F) & BIT_MASK_EF_DATA_8812F) +#define BIT_SET_EF_DATA_8812F(x, v) \ + (BIT_CLEAR_EF_DATA_8812F(x) | BIT_EF_DATA_8812F(v)) + +/* 2 REG_LDO_EFUSE_CTRL_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_EF_CRES_SEL_8812F BIT(26) + +#define BIT_SHIFT_EF_SCAN_START_V1_8812F 16 +#define BIT_MASK_EF_SCAN_START_V1_8812F 0x3ff +#define BIT_EF_SCAN_START_V1_8812F(x) \ + (((x) & BIT_MASK_EF_SCAN_START_V1_8812F) \ + << BIT_SHIFT_EF_SCAN_START_V1_8812F) +#define BITS_EF_SCAN_START_V1_8812F \ + (BIT_MASK_EF_SCAN_START_V1_8812F << BIT_SHIFT_EF_SCAN_START_V1_8812F) +#define BIT_CLEAR_EF_SCAN_START_V1_8812F(x) \ + ((x) & (~BITS_EF_SCAN_START_V1_8812F)) +#define BIT_GET_EF_SCAN_START_V1_8812F(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_START_V1_8812F) & \ + BIT_MASK_EF_SCAN_START_V1_8812F) +#define BIT_SET_EF_SCAN_START_V1_8812F(x, v) \ + (BIT_CLEAR_EF_SCAN_START_V1_8812F(x) | BIT_EF_SCAN_START_V1_8812F(v)) + +#define BIT_SHIFT_EF_SCAN_END_8812F 12 +#define BIT_MASK_EF_SCAN_END_8812F 0xf +#define BIT_EF_SCAN_END_8812F(x) \ + (((x) & BIT_MASK_EF_SCAN_END_8812F) << BIT_SHIFT_EF_SCAN_END_8812F) +#define BITS_EF_SCAN_END_8812F \ + (BIT_MASK_EF_SCAN_END_8812F << BIT_SHIFT_EF_SCAN_END_8812F) +#define BIT_CLEAR_EF_SCAN_END_8812F(x) ((x) & (~BITS_EF_SCAN_END_8812F)) +#define BIT_GET_EF_SCAN_END_8812F(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_END_8812F) & BIT_MASK_EF_SCAN_END_8812F) +#define BIT_SET_EF_SCAN_END_8812F(x, v) \ + (BIT_CLEAR_EF_SCAN_END_8812F(x) | BIT_EF_SCAN_END_8812F(v)) + +#define BIT_EF_PD_DIS_8812F BIT(11) + +#define BIT_SHIFT_EF_CELL_SEL_8812F 8 +#define BIT_MASK_EF_CELL_SEL_8812F 0x3 +#define BIT_EF_CELL_SEL_8812F(x) \ + (((x) & BIT_MASK_EF_CELL_SEL_8812F) << BIT_SHIFT_EF_CELL_SEL_8812F) +#define BITS_EF_CELL_SEL_8812F \ + (BIT_MASK_EF_CELL_SEL_8812F << BIT_SHIFT_EF_CELL_SEL_8812F) +#define BIT_CLEAR_EF_CELL_SEL_8812F(x) ((x) & (~BITS_EF_CELL_SEL_8812F)) +#define BIT_GET_EF_CELL_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_EF_CELL_SEL_8812F) & BIT_MASK_EF_CELL_SEL_8812F) +#define BIT_SET_EF_CELL_SEL_8812F(x, v) \ + (BIT_CLEAR_EF_CELL_SEL_8812F(x) | BIT_EF_CELL_SEL_8812F(v)) + +#define BIT_EF_TRPT_8812F BIT(7) + +#define BIT_SHIFT_EF_TTHD_8812F 0 +#define BIT_MASK_EF_TTHD_8812F 0x7f +#define BIT_EF_TTHD_8812F(x) \ + (((x) & BIT_MASK_EF_TTHD_8812F) << BIT_SHIFT_EF_TTHD_8812F) +#define BITS_EF_TTHD_8812F (BIT_MASK_EF_TTHD_8812F << BIT_SHIFT_EF_TTHD_8812F) +#define BIT_CLEAR_EF_TTHD_8812F(x) ((x) & (~BITS_EF_TTHD_8812F)) +#define BIT_GET_EF_TTHD_8812F(x) \ + (((x) >> BIT_SHIFT_EF_TTHD_8812F) & BIT_MASK_EF_TTHD_8812F) +#define BIT_SET_EF_TTHD_8812F(x, v) \ + (BIT_CLEAR_EF_TTHD_8812F(x) | BIT_EF_TTHD_8812F(v)) + +/* 2 REG_PWR_OPTION_CTRL_8812F */ + +#define BIT_SHIFT_DBG_SEL_V1_8812F 16 +#define BIT_MASK_DBG_SEL_V1_8812F 0xff +#define BIT_DBG_SEL_V1_8812F(x) \ + (((x) & BIT_MASK_DBG_SEL_V1_8812F) << BIT_SHIFT_DBG_SEL_V1_8812F) +#define BITS_DBG_SEL_V1_8812F \ + (BIT_MASK_DBG_SEL_V1_8812F << BIT_SHIFT_DBG_SEL_V1_8812F) +#define BIT_CLEAR_DBG_SEL_V1_8812F(x) ((x) & (~BITS_DBG_SEL_V1_8812F)) +#define BIT_GET_DBG_SEL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_V1_8812F) & BIT_MASK_DBG_SEL_V1_8812F) +#define BIT_SET_DBG_SEL_V1_8812F(x, v) \ + (BIT_CLEAR_DBG_SEL_V1_8812F(x) | BIT_DBG_SEL_V1_8812F(v)) + +#define BIT_SHIFT_DBG_SEL_BYTE_8812F 14 +#define BIT_MASK_DBG_SEL_BYTE_8812F 0x3 +#define BIT_DBG_SEL_BYTE_8812F(x) \ + (((x) & BIT_MASK_DBG_SEL_BYTE_8812F) << BIT_SHIFT_DBG_SEL_BYTE_8812F) +#define BITS_DBG_SEL_BYTE_8812F \ + (BIT_MASK_DBG_SEL_BYTE_8812F << BIT_SHIFT_DBG_SEL_BYTE_8812F) +#define BIT_CLEAR_DBG_SEL_BYTE_8812F(x) ((x) & (~BITS_DBG_SEL_BYTE_8812F)) +#define BIT_GET_DBG_SEL_BYTE_8812F(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_BYTE_8812F) & BIT_MASK_DBG_SEL_BYTE_8812F) +#define BIT_SET_DBG_SEL_BYTE_8812F(x, v) \ + (BIT_CLEAR_DBG_SEL_BYTE_8812F(x) | BIT_DBG_SEL_BYTE_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_SYSON_DBG_PAD_E2_8812F BIT(11) +#define BIT_SYSON_LED_PAD_E2_8812F BIT(10) +#define BIT_SYSON_GPEE_PAD_E2_8812F BIT(9) +#define BIT_SYSON_PCI_PAD_E2_8812F BIT(8) +#define BIT_AUTO_SW_LDO_VOL_EN_8812F BIT(7) + +#define BIT_SHIFT_SYSON_SPS0WWV_WT_8812F 4 +#define BIT_MASK_SYSON_SPS0WWV_WT_8812F 0x3 +#define BIT_SYSON_SPS0WWV_WT_8812F(x) \ + (((x) & BIT_MASK_SYSON_SPS0WWV_WT_8812F) \ + << BIT_SHIFT_SYSON_SPS0WWV_WT_8812F) +#define BITS_SYSON_SPS0WWV_WT_8812F \ + (BIT_MASK_SYSON_SPS0WWV_WT_8812F << BIT_SHIFT_SYSON_SPS0WWV_WT_8812F) +#define BIT_CLEAR_SYSON_SPS0WWV_WT_8812F(x) \ + ((x) & (~BITS_SYSON_SPS0WWV_WT_8812F)) +#define BIT_GET_SYSON_SPS0WWV_WT_8812F(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT_8812F) & \ + BIT_MASK_SYSON_SPS0WWV_WT_8812F) +#define BIT_SET_SYSON_SPS0WWV_WT_8812F(x, v) \ + (BIT_CLEAR_SYSON_SPS0WWV_WT_8812F(x) | BIT_SYSON_SPS0WWV_WT_8812F(v)) + +#define BIT_SHIFT_SYSON_SPS0LDO_WT_8812F 2 +#define BIT_MASK_SYSON_SPS0LDO_WT_8812F 0x3 +#define BIT_SYSON_SPS0LDO_WT_8812F(x) \ + (((x) & BIT_MASK_SYSON_SPS0LDO_WT_8812F) \ + << BIT_SHIFT_SYSON_SPS0LDO_WT_8812F) +#define BITS_SYSON_SPS0LDO_WT_8812F \ + (BIT_MASK_SYSON_SPS0LDO_WT_8812F << BIT_SHIFT_SYSON_SPS0LDO_WT_8812F) +#define BIT_CLEAR_SYSON_SPS0LDO_WT_8812F(x) \ + ((x) & (~BITS_SYSON_SPS0LDO_WT_8812F)) +#define BIT_GET_SYSON_SPS0LDO_WT_8812F(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT_8812F) & \ + BIT_MASK_SYSON_SPS0LDO_WT_8812F) +#define BIT_SET_SYSON_SPS0LDO_WT_8812F(x, v) \ + (BIT_CLEAR_SYSON_SPS0LDO_WT_8812F(x) | BIT_SYSON_SPS0LDO_WT_8812F(v)) + +#define BIT_SHIFT_SYSON_RCLK_SCALE_8812F 0 +#define BIT_MASK_SYSON_RCLK_SCALE_8812F 0x3 +#define BIT_SYSON_RCLK_SCALE_8812F(x) \ + (((x) & BIT_MASK_SYSON_RCLK_SCALE_8812F) \ + << BIT_SHIFT_SYSON_RCLK_SCALE_8812F) +#define BITS_SYSON_RCLK_SCALE_8812F \ + (BIT_MASK_SYSON_RCLK_SCALE_8812F << BIT_SHIFT_SYSON_RCLK_SCALE_8812F) +#define BIT_CLEAR_SYSON_RCLK_SCALE_8812F(x) \ + ((x) & (~BITS_SYSON_RCLK_SCALE_8812F)) +#define BIT_GET_SYSON_RCLK_SCALE_8812F(x) \ + (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE_8812F) & \ + BIT_MASK_SYSON_RCLK_SCALE_8812F) +#define BIT_SET_SYSON_RCLK_SCALE_8812F(x, v) \ + (BIT_CLEAR_SYSON_RCLK_SCALE_8812F(x) | BIT_SYSON_RCLK_SCALE_8812F(v)) + +/* 2 REG_CAL_TIMER_8812F */ + +#define BIT_SHIFT_MATCH_CNT_8812F 8 +#define BIT_MASK_MATCH_CNT_8812F 0xff +#define BIT_MATCH_CNT_8812F(x) \ + (((x) & BIT_MASK_MATCH_CNT_8812F) << BIT_SHIFT_MATCH_CNT_8812F) +#define BITS_MATCH_CNT_8812F \ + (BIT_MASK_MATCH_CNT_8812F << BIT_SHIFT_MATCH_CNT_8812F) +#define BIT_CLEAR_MATCH_CNT_8812F(x) ((x) & (~BITS_MATCH_CNT_8812F)) +#define BIT_GET_MATCH_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8812F) & BIT_MASK_MATCH_CNT_8812F) +#define BIT_SET_MATCH_CNT_8812F(x, v) \ + (BIT_CLEAR_MATCH_CNT_8812F(x) | BIT_MATCH_CNT_8812F(v)) + +#define BIT_SHIFT_CAL_SCAL_8812F 0 +#define BIT_MASK_CAL_SCAL_8812F 0xff +#define BIT_CAL_SCAL_8812F(x) \ + (((x) & BIT_MASK_CAL_SCAL_8812F) << BIT_SHIFT_CAL_SCAL_8812F) +#define BITS_CAL_SCAL_8812F \ + (BIT_MASK_CAL_SCAL_8812F << BIT_SHIFT_CAL_SCAL_8812F) +#define BIT_CLEAR_CAL_SCAL_8812F(x) ((x) & (~BITS_CAL_SCAL_8812F)) +#define BIT_GET_CAL_SCAL_8812F(x) \ + (((x) >> BIT_SHIFT_CAL_SCAL_8812F) & BIT_MASK_CAL_SCAL_8812F) +#define BIT_SET_CAL_SCAL_8812F(x, v) \ + (BIT_CLEAR_CAL_SCAL_8812F(x) | BIT_CAL_SCAL_8812F(v)) + +/* 2 REG_ACLK_MON_8812F */ + +#define BIT_SHIFT_RCLK_MON_8812F 5 +#define BIT_MASK_RCLK_MON_8812F 0x7ff +#define BIT_RCLK_MON_8812F(x) \ + (((x) & BIT_MASK_RCLK_MON_8812F) << BIT_SHIFT_RCLK_MON_8812F) +#define BITS_RCLK_MON_8812F \ + (BIT_MASK_RCLK_MON_8812F << BIT_SHIFT_RCLK_MON_8812F) +#define BIT_CLEAR_RCLK_MON_8812F(x) ((x) & (~BITS_RCLK_MON_8812F)) +#define BIT_GET_RCLK_MON_8812F(x) \ + (((x) >> BIT_SHIFT_RCLK_MON_8812F) & BIT_MASK_RCLK_MON_8812F) +#define BIT_SET_RCLK_MON_8812F(x, v) \ + (BIT_CLEAR_RCLK_MON_8812F(x) | BIT_RCLK_MON_8812F(v)) + +#define BIT_CAL_EN_8812F BIT(4) + +#define BIT_SHIFT_DPSTU_8812F 2 +#define BIT_MASK_DPSTU_8812F 0x3 +#define BIT_DPSTU_8812F(x) \ + (((x) & BIT_MASK_DPSTU_8812F) << BIT_SHIFT_DPSTU_8812F) +#define BITS_DPSTU_8812F (BIT_MASK_DPSTU_8812F << BIT_SHIFT_DPSTU_8812F) +#define BIT_CLEAR_DPSTU_8812F(x) ((x) & (~BITS_DPSTU_8812F)) +#define BIT_GET_DPSTU_8812F(x) \ + (((x) >> BIT_SHIFT_DPSTU_8812F) & BIT_MASK_DPSTU_8812F) +#define BIT_SET_DPSTU_8812F(x, v) \ + (BIT_CLEAR_DPSTU_8812F(x) | BIT_DPSTU_8812F(v)) + +#define BIT_SUS_16X_8812F BIT(1) + +/* 2 REG_GPIO_MUXCFG_2_8812F */ +#define BIT_SOUT_GPIO8_8812F BIT(7) +#define BIT_SOUT_GPIO5_8812F BIT(6) +#define BIT_RFE_CTRL_5_GPIO14_V1_8812F BIT(5) +#define BIT_RFE_CTRL_10_GPIO13_V1_8812F BIT(4) +#define BIT_RFE_CTRL_11_GPIO4_V1_8812F BIT(3) +#define BIT_RFE_CTRL_5_GPIO14_8812F BIT(2) +#define BIT_RFE_CTRL_10_GPIO13_8812F BIT(1) +#define BIT_RFE_CTRL_11_GPIO4_8812F BIT(0) + +/* 2 REG_GPIO_MUXCFG_8812F */ +#define BIT_RFE_CTRL_3_GPIO12_8812F BIT(31) +#define BIT_BT_RFE_CTRL_5_GPIO12_8812F BIT(30) +#define BIT_S0_TRSW_GPIO12_8812F BIT(29) +#define BIT_RFE_CTRL_9_GPIO13_8812F BIT(28) +#define BIT_RFE_CTRL_9_GPIO12_8812F BIT(27) +#define BIT_RFE_CTRL_8_GPIO4_8812F BIT(26) +#define BIT_BT_RFE_CTRL_1_GPIO13_8812F BIT(25) +#define BIT_BT_RFE_CTRL_1_GPIO12_8812F BIT(24) +#define BIT_BT_RFE_CTRL_0_GPIO4_8812F BIT(23) +#define BIT_ANTSW_GPIO13_8812F BIT(22) +#define BIT_ANTSW_GPIO12_8812F BIT(21) +#define BIT_ANTSWB_GPIO4_8812F BIT(20) +#define BIT_FSPI_EN_8812F BIT(19) +#define BIT_WL_RTS_EXT_32K_SEL_8812F BIT(18) +#define BIT_WLBT_DPDT_SEL_EN_8812F BIT(17) +#define BIT_WLBT_LNAON_SEL_EN_8812F BIT(16) +#define BIT_SIC_LBK_8812F BIT(15) +#define BIT_ENHTP_8812F BIT(14) +#define BIT_BT_AOD_GPIO3_8812F BIT(13) +#define BIT_ENSIC_8812F BIT(12) +#define BIT_SIC_SWRST_8812F BIT(11) +#define BIT_PO_WIFI_PTA_PINS_8812F BIT(10) +#define BIT_PO_BT_PTA_PINS_8812F BIT(9) +#define BIT_ENUART_8812F BIT(8) + +#define BIT_SHIFT_BTMODE_8812F 6 +#define BIT_MASK_BTMODE_8812F 0x3 +#define BIT_BTMODE_8812F(x) \ + (((x) & BIT_MASK_BTMODE_8812F) << BIT_SHIFT_BTMODE_8812F) +#define BITS_BTMODE_8812F (BIT_MASK_BTMODE_8812F << BIT_SHIFT_BTMODE_8812F) +#define BIT_CLEAR_BTMODE_8812F(x) ((x) & (~BITS_BTMODE_8812F)) +#define BIT_GET_BTMODE_8812F(x) \ + (((x) >> BIT_SHIFT_BTMODE_8812F) & BIT_MASK_BTMODE_8812F) +#define BIT_SET_BTMODE_8812F(x, v) \ + (BIT_CLEAR_BTMODE_8812F(x) | BIT_BTMODE_8812F(v)) + +#define BIT_ENBT_8812F BIT(5) +#define BIT_EROM_EN_8812F BIT(4) +#define BIT_WLRFE_6_7_EN_8812F BIT(3) +#define BIT_WLRFE_4_5_EN_8812F BIT(2) + +#define BIT_SHIFT_GPIOSEL_8812F 0 +#define BIT_MASK_GPIOSEL_8812F 0x3 +#define BIT_GPIOSEL_8812F(x) \ + (((x) & BIT_MASK_GPIOSEL_8812F) << BIT_SHIFT_GPIOSEL_8812F) +#define BITS_GPIOSEL_8812F (BIT_MASK_GPIOSEL_8812F << BIT_SHIFT_GPIOSEL_8812F) +#define BIT_CLEAR_GPIOSEL_8812F(x) ((x) & (~BITS_GPIOSEL_8812F)) +#define BIT_GET_GPIOSEL_8812F(x) \ + (((x) >> BIT_SHIFT_GPIOSEL_8812F) & BIT_MASK_GPIOSEL_8812F) +#define BIT_SET_GPIOSEL_8812F(x, v) \ + (BIT_CLEAR_GPIOSEL_8812F(x) | BIT_GPIOSEL_8812F(v)) + +/* 2 REG_GPIO_PIN_CTRL_8812F */ + +#define BIT_SHIFT_GPIO_MOD_7_TO_0_8812F 24 +#define BIT_MASK_GPIO_MOD_7_TO_0_8812F 0xff +#define BIT_GPIO_MOD_7_TO_0_8812F(x) \ + (((x) & BIT_MASK_GPIO_MOD_7_TO_0_8812F) \ + << BIT_SHIFT_GPIO_MOD_7_TO_0_8812F) +#define BITS_GPIO_MOD_7_TO_0_8812F \ + (BIT_MASK_GPIO_MOD_7_TO_0_8812F << BIT_SHIFT_GPIO_MOD_7_TO_0_8812F) +#define BIT_CLEAR_GPIO_MOD_7_TO_0_8812F(x) ((x) & (~BITS_GPIO_MOD_7_TO_0_8812F)) +#define BIT_GET_GPIO_MOD_7_TO_0_8812F(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0_8812F) & \ + BIT_MASK_GPIO_MOD_7_TO_0_8812F) +#define BIT_SET_GPIO_MOD_7_TO_0_8812F(x, v) \ + (BIT_CLEAR_GPIO_MOD_7_TO_0_8812F(x) | BIT_GPIO_MOD_7_TO_0_8812F(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8812F 16 +#define BIT_MASK_GPIO_IO_SEL_7_TO_0_8812F 0xff +#define BIT_GPIO_IO_SEL_7_TO_0_8812F(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0_8812F) \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8812F) +#define BITS_GPIO_IO_SEL_7_TO_0_8812F \ + (BIT_MASK_GPIO_IO_SEL_7_TO_0_8812F \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8812F) +#define BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8812F(x) \ + ((x) & (~BITS_GPIO_IO_SEL_7_TO_0_8812F)) +#define BIT_GET_GPIO_IO_SEL_7_TO_0_8812F(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8812F) & \ + BIT_MASK_GPIO_IO_SEL_7_TO_0_8812F) +#define BIT_SET_GPIO_IO_SEL_7_TO_0_8812F(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8812F(x) | \ + BIT_GPIO_IO_SEL_7_TO_0_8812F(v)) + +#define BIT_SHIFT_GPIO_OUT_7_TO_0_8812F 8 +#define BIT_MASK_GPIO_OUT_7_TO_0_8812F 0xff +#define BIT_GPIO_OUT_7_TO_0_8812F(x) \ + (((x) & BIT_MASK_GPIO_OUT_7_TO_0_8812F) \ + << BIT_SHIFT_GPIO_OUT_7_TO_0_8812F) +#define BITS_GPIO_OUT_7_TO_0_8812F \ + (BIT_MASK_GPIO_OUT_7_TO_0_8812F << BIT_SHIFT_GPIO_OUT_7_TO_0_8812F) +#define BIT_CLEAR_GPIO_OUT_7_TO_0_8812F(x) ((x) & (~BITS_GPIO_OUT_7_TO_0_8812F)) +#define BIT_GET_GPIO_OUT_7_TO_0_8812F(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0_8812F) & \ + BIT_MASK_GPIO_OUT_7_TO_0_8812F) +#define BIT_SET_GPIO_OUT_7_TO_0_8812F(x, v) \ + (BIT_CLEAR_GPIO_OUT_7_TO_0_8812F(x) | BIT_GPIO_OUT_7_TO_0_8812F(v)) + +#define BIT_SHIFT_GPIO_IN_7_TO_0_8812F 0 +#define BIT_MASK_GPIO_IN_7_TO_0_8812F 0xff +#define BIT_GPIO_IN_7_TO_0_8812F(x) \ + (((x) & BIT_MASK_GPIO_IN_7_TO_0_8812F) \ + << BIT_SHIFT_GPIO_IN_7_TO_0_8812F) +#define BITS_GPIO_IN_7_TO_0_8812F \ + (BIT_MASK_GPIO_IN_7_TO_0_8812F << BIT_SHIFT_GPIO_IN_7_TO_0_8812F) +#define BIT_CLEAR_GPIO_IN_7_TO_0_8812F(x) ((x) & (~BITS_GPIO_IN_7_TO_0_8812F)) +#define BIT_GET_GPIO_IN_7_TO_0_8812F(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0_8812F) & \ + BIT_MASK_GPIO_IN_7_TO_0_8812F) +#define BIT_SET_GPIO_IN_7_TO_0_8812F(x, v) \ + (BIT_CLEAR_GPIO_IN_7_TO_0_8812F(x) | BIT_GPIO_IN_7_TO_0_8812F(v)) + +/* 2 REG_GPIO_INTM_8812F */ + +#define BIT_SHIFT_MUXDBG_SEL_8812F 30 +#define BIT_MASK_MUXDBG_SEL_8812F 0x3 +#define BIT_MUXDBG_SEL_8812F(x) \ + (((x) & BIT_MASK_MUXDBG_SEL_8812F) << BIT_SHIFT_MUXDBG_SEL_8812F) +#define BITS_MUXDBG_SEL_8812F \ + (BIT_MASK_MUXDBG_SEL_8812F << BIT_SHIFT_MUXDBG_SEL_8812F) +#define BIT_CLEAR_MUXDBG_SEL_8812F(x) ((x) & (~BITS_MUXDBG_SEL_8812F)) +#define BIT_GET_MUXDBG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_MUXDBG_SEL_8812F) & BIT_MASK_MUXDBG_SEL_8812F) +#define BIT_SET_MUXDBG_SEL_8812F(x, v) \ + (BIT_CLEAR_MUXDBG_SEL_8812F(x) | BIT_MUXDBG_SEL_8812F(v)) + +#define BIT_EXTWOL_SEL_8812F BIT(17) +#define BIT_EXTWOL_EN_8812F BIT(16) +#define BIT_GPIOF_INT_MD_8812F BIT(15) +#define BIT_GPIOE_INT_MD_8812F BIT(14) +#define BIT_GPIOD_INT_MD_8812F BIT(13) +#define BIT_GPIOF_INT_MD_8812F BIT(15) +#define BIT_GPIOE_INT_MD_8812F BIT(14) +#define BIT_GPIOD_INT_MD_8812F BIT(13) +#define BIT_GPIOC_INT_MD_8812F BIT(12) +#define BIT_GPIOB_INT_MD_8812F BIT(11) +#define BIT_GPIOA_INT_MD_8812F BIT(10) +#define BIT_GPIO9_INT_MD_8812F BIT(9) +#define BIT_GPIO8_INT_MD_8812F BIT(8) +#define BIT_GPIO7_INT_MD_8812F BIT(7) +#define BIT_GPIO6_INT_MD_8812F BIT(6) +#define BIT_GPIO5_INT_MD_8812F BIT(5) +#define BIT_GPIO4_INT_MD_8812F BIT(4) +#define BIT_GPIO3_INT_MD_8812F BIT(3) +#define BIT_GPIO2_INT_MD_8812F BIT(2) +#define BIT_GPIO1_INT_MD_8812F BIT(1) +#define BIT_GPIO0_INT_MD_8812F BIT(0) + +/* 2 REG_LED_CFG_8812F */ +#define BIT_MAILBOX_1WIRE_GPIO_CFG_8812F BIT(31) +#define BIT_BT_RF_GPIO_CFG_8812F BIT(30) +#define BIT_BT_SDIO_INT_GPIO_CFG_8812F BIT(29) +#define BIT_MAILBOX_3WIRE_GPIO_CFG_8812F BIT(28) +#define BIT_WLBT_PAPE_SEL_EN_8812F BIT(27) +#define BIT_LNAON_SEL_EN_8812F BIT(26) +#define BIT_PAPE_SEL_EN_8812F BIT(25) +#define BIT_DPDT_WLBT_SEL_8812F BIT(24) +#define BIT_DPDT_SEL_EN_8812F BIT(23) +#define BIT_GPIO13_14_WL_CTRL_EN_8812F BIT(22) +#define BIT_LED2DIS_8812F BIT(21) +#define BIT_LED2PL_8812F BIT(20) +#define BIT_LED2SV_8812F BIT(19) + +#define BIT_SHIFT_LED2CM_8812F 16 +#define BIT_MASK_LED2CM_8812F 0x7 +#define BIT_LED2CM_8812F(x) \ + (((x) & BIT_MASK_LED2CM_8812F) << BIT_SHIFT_LED2CM_8812F) +#define BITS_LED2CM_8812F (BIT_MASK_LED2CM_8812F << BIT_SHIFT_LED2CM_8812F) +#define BIT_CLEAR_LED2CM_8812F(x) ((x) & (~BITS_LED2CM_8812F)) +#define BIT_GET_LED2CM_8812F(x) \ + (((x) >> BIT_SHIFT_LED2CM_8812F) & BIT_MASK_LED2CM_8812F) +#define BIT_SET_LED2CM_8812F(x, v) \ + (BIT_CLEAR_LED2CM_8812F(x) | BIT_LED2CM_8812F(v)) + +#define BIT_LED1DIS_8812F BIT(15) +#define BIT_LED1PL_8812F BIT(12) +#define BIT_LED1SV_8812F BIT(11) + +#define BIT_SHIFT_LED1CM_8812F 8 +#define BIT_MASK_LED1CM_8812F 0x7 +#define BIT_LED1CM_8812F(x) \ + (((x) & BIT_MASK_LED1CM_8812F) << BIT_SHIFT_LED1CM_8812F) +#define BITS_LED1CM_8812F (BIT_MASK_LED1CM_8812F << BIT_SHIFT_LED1CM_8812F) +#define BIT_CLEAR_LED1CM_8812F(x) ((x) & (~BITS_LED1CM_8812F)) +#define BIT_GET_LED1CM_8812F(x) \ + (((x) >> BIT_SHIFT_LED1CM_8812F) & BIT_MASK_LED1CM_8812F) +#define BIT_SET_LED1CM_8812F(x, v) \ + (BIT_CLEAR_LED1CM_8812F(x) | BIT_LED1CM_8812F(v)) + +#define BIT_LED0DIS_8812F BIT(7) + +#define BIT_SHIFT_AFE_LDO_SWR_CHECK_8812F 5 +#define BIT_MASK_AFE_LDO_SWR_CHECK_8812F 0x3 +#define BIT_AFE_LDO_SWR_CHECK_8812F(x) \ + (((x) & BIT_MASK_AFE_LDO_SWR_CHECK_8812F) \ + << BIT_SHIFT_AFE_LDO_SWR_CHECK_8812F) +#define BITS_AFE_LDO_SWR_CHECK_8812F \ + (BIT_MASK_AFE_LDO_SWR_CHECK_8812F << BIT_SHIFT_AFE_LDO_SWR_CHECK_8812F) +#define BIT_CLEAR_AFE_LDO_SWR_CHECK_8812F(x) \ + ((x) & (~BITS_AFE_LDO_SWR_CHECK_8812F)) +#define BIT_GET_AFE_LDO_SWR_CHECK_8812F(x) \ + (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK_8812F) & \ + BIT_MASK_AFE_LDO_SWR_CHECK_8812F) +#define BIT_SET_AFE_LDO_SWR_CHECK_8812F(x, v) \ + (BIT_CLEAR_AFE_LDO_SWR_CHECK_8812F(x) | BIT_AFE_LDO_SWR_CHECK_8812F(v)) + +#define BIT_LED0PL_8812F BIT(4) +#define BIT_LED0SV_8812F BIT(3) + +#define BIT_SHIFT_LED0CM_8812F 0 +#define BIT_MASK_LED0CM_8812F 0x7 +#define BIT_LED0CM_8812F(x) \ + (((x) & BIT_MASK_LED0CM_8812F) << BIT_SHIFT_LED0CM_8812F) +#define BITS_LED0CM_8812F (BIT_MASK_LED0CM_8812F << BIT_SHIFT_LED0CM_8812F) +#define BIT_CLEAR_LED0CM_8812F(x) ((x) & (~BITS_LED0CM_8812F)) +#define BIT_GET_LED0CM_8812F(x) \ + (((x) >> BIT_SHIFT_LED0CM_8812F) & BIT_MASK_LED0CM_8812F) +#define BIT_SET_LED0CM_8812F(x, v) \ + (BIT_CLEAR_LED0CM_8812F(x) | BIT_LED0CM_8812F(v)) + +/* 2 REG_FSIMR_8812F */ +#define BIT_FS_PDNINT_EN_8812F BIT(31) +#define BIT_FS_SPS_OCP_INT_EN_8812F BIT(29) +#define BIT_FS_PWMERR_INT_EN_8812F BIT(28) +#define BIT_FS_GPIOF_INT_EN_8812F BIT(27) +#define BIT_FS_GPIOE_INT_EN_8812F BIT(26) +#define BIT_FS_GPIOD_INT_EN_8812F BIT(25) +#define BIT_FS_GPIOC_INT_EN_8812F BIT(24) +#define BIT_FS_GPIOB_INT_EN_8812F BIT(23) +#define BIT_FS_GPIOA_INT_EN_8812F BIT(22) +#define BIT_FS_GPIO9_INT_EN_8812F BIT(21) +#define BIT_FS_GPIO8_INT_EN_8812F BIT(20) +#define BIT_FS_GPIO7_INT_EN_8812F BIT(19) +#define BIT_FS_GPIO6_INT_EN_8812F BIT(18) +#define BIT_FS_GPIO5_INT_EN_8812F BIT(17) +#define BIT_FS_GPIO4_INT_EN_8812F BIT(16) +#define BIT_FS_GPIO3_INT_EN_8812F BIT(15) +#define BIT_FS_GPIO2_INT_EN_8812F BIT(14) +#define BIT_FS_GPIO1_INT_EN_8812F BIT(13) +#define BIT_FS_GPIO0_INT_EN_8812F BIT(12) +#define BIT_FS_HCI_SUS_EN_8812F BIT(11) +#define BIT_FS_HCI_RES_EN_8812F BIT(10) +#define BIT_FS_HCI_RESET_EN_8812F BIT(9) +#define BIT_USB_SCSI_CMD_EN_8812F BIT(8) +#define BIT_FS_BTON_STS_UPDATE_MSK_EN_8812F BIT(7) +#define BIT_ACT2RECOVERY_INT_EN_V1_8812F BIT(6) +#define BIT_GEN1GEN2_SWITCH_8812F BIT(5) +#define BIT_HCI_TXDMA_REQ_HIMR_8812F BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_MAK_8812F BIT(3) +#define BIT_FS_32K_ENTER_SETTING_MAK_8812F BIT(2) +#define BIT_FS_USB_LPMRSM_MSK_8812F BIT(1) +#define BIT_FS_USB_LPMINT_MSK_8812F BIT(0) + +/* 2 REG_FSISR_8812F */ +#define BIT_FS_PDNINT_8812F BIT(31) +#define BIT_FS_SPS_OCP_INT_8812F BIT(29) +#define BIT_FS_PWMERR_INT_8812F BIT(28) +#define BIT_FS_GPIOF_INT_8812F BIT(27) +#define BIT_FS_GPIOE_INT_8812F BIT(26) +#define BIT_FS_GPIOD_INT_8812F BIT(25) +#define BIT_FS_GPIOC_INT_8812F BIT(24) +#define BIT_FS_GPIOB_INT_8812F BIT(23) +#define BIT_FS_GPIOA_INT_8812F BIT(22) +#define BIT_FS_GPIO9_INT_8812F BIT(21) +#define BIT_FS_GPIO8_INT_8812F BIT(20) +#define BIT_FS_GPIO7_INT_8812F BIT(19) +#define BIT_FS_GPIO6_INT_8812F BIT(18) +#define BIT_FS_GPIO5_INT_8812F BIT(17) +#define BIT_FS_GPIO4_INT_8812F BIT(16) +#define BIT_FS_GPIO3_INT_8812F BIT(15) +#define BIT_FS_GPIO2_INT_8812F BIT(14) +#define BIT_FS_GPIO1_INT_8812F BIT(13) +#define BIT_FS_GPIO0_INT_8812F BIT(12) +#define BIT_FS_HCI_SUS_INT_8812F BIT(11) +#define BIT_FS_HCI_RES_INT_8812F BIT(10) +#define BIT_FS_HCI_RESET_INT_8812F BIT(9) +#define BIT_USB_SCSI_CMD_INT_8812F BIT(8) +#define BIT_ACT2RECOVERY_8812F BIT(6) +#define BIT_GEN1GEN2_SWITCH_8812F BIT(5) +#define BIT_HCI_TXDMA_REQ_HISR_8812F BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_INT_8812F BIT(3) +#define BIT_FS_32K_ENTER_SETTING_INT_8812F BIT(2) +#define BIT_FS_USB_LPMRSM_INT_8812F BIT(1) +#define BIT_FS_USB_LPMINT_INT_8812F BIT(0) + +/* 2 REG_HSIMR_8812F */ +#define BIT_GPIOF_INT_EN_8812F BIT(31) +#define BIT_GPIOE_INT_EN_8812F BIT(30) +#define BIT_GPIOD_INT_EN_8812F BIT(29) +#define BIT_GPIOC_INT_EN_8812F BIT(28) +#define BIT_GPIOB_INT_EN_8812F BIT(27) +#define BIT_GPIOA_INT_EN_8812F BIT(26) +#define BIT_GPIO9_INT_EN_8812F BIT(25) +#define BIT_GPIO8_INT_EN_8812F BIT(24) +#define BIT_GPIO7_INT_EN_8812F BIT(23) +#define BIT_GPIO6_INT_EN_8812F BIT(22) +#define BIT_GPIO5_INT_EN_8812F BIT(21) +#define BIT_GPIO4_INT_EN_8812F BIT(20) +#define BIT_GPIO3_INT_EN_8812F BIT(19) +#define BIT_GPIO2_INT_EN_V1_8812F BIT(18) +#define BIT_GPIO1_INT_EN_8812F BIT(17) +#define BIT_GPIO0_INT_EN_8812F BIT(16) +#define BIT_PDNINT_EN_8812F BIT(7) +#define BIT_RON_INT_EN_8812F BIT(6) +#define BIT_SPS_OCP_INT_EN_8812F BIT(5) +#define BIT_GPIO15_0_INT_EN_8812F BIT(0) + +/* 2 REG_HSISR_8812F */ +#define BIT_GPIOF_INT_8812F BIT(31) +#define BIT_GPIOE_INT_8812F BIT(30) +#define BIT_GPIOD_INT_8812F BIT(29) +#define BIT_GPIOC_INT_8812F BIT(28) +#define BIT_GPIOB_INT_8812F BIT(27) +#define BIT_GPIOA_INT_8812F BIT(26) +#define BIT_GPIO9_INT_8812F BIT(25) +#define BIT_GPIO8_INT_8812F BIT(24) +#define BIT_GPIO7_INT_8812F BIT(23) +#define BIT_GPIO6_INT_8812F BIT(22) +#define BIT_GPIO5_INT_8812F BIT(21) +#define BIT_GPIO4_INT_8812F BIT(20) +#define BIT_GPIO3_INT_8812F BIT(19) +#define BIT_GPIO2_INT_V1_8812F BIT(18) +#define BIT_GPIO1_INT_8812F BIT(17) +#define BIT_GPIO0_INT_8812F BIT(16) +#define BIT_PDNINT_8812F BIT(7) +#define BIT_RON_INT_8812F BIT(6) +#define BIT_SPS_OCP_INT_8812F BIT(5) +#define BIT_GPIO15_0_INT_8812F BIT(0) + +/* 2 REG_GPIO_EXT_CTRL_8812F */ + +#define BIT_SHIFT_GPIO_MOD_15_TO_8_8812F 24 +#define BIT_MASK_GPIO_MOD_15_TO_8_8812F 0xff +#define BIT_GPIO_MOD_15_TO_8_8812F(x) \ + (((x) & BIT_MASK_GPIO_MOD_15_TO_8_8812F) \ + << BIT_SHIFT_GPIO_MOD_15_TO_8_8812F) +#define BITS_GPIO_MOD_15_TO_8_8812F \ + (BIT_MASK_GPIO_MOD_15_TO_8_8812F << BIT_SHIFT_GPIO_MOD_15_TO_8_8812F) +#define BIT_CLEAR_GPIO_MOD_15_TO_8_8812F(x) \ + ((x) & (~BITS_GPIO_MOD_15_TO_8_8812F)) +#define BIT_GET_GPIO_MOD_15_TO_8_8812F(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8_8812F) & \ + BIT_MASK_GPIO_MOD_15_TO_8_8812F) +#define BIT_SET_GPIO_MOD_15_TO_8_8812F(x, v) \ + (BIT_CLEAR_GPIO_MOD_15_TO_8_8812F(x) | BIT_GPIO_MOD_15_TO_8_8812F(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8812F 16 +#define BIT_MASK_GPIO_IO_SEL_15_TO_8_8812F 0xff +#define BIT_GPIO_IO_SEL_15_TO_8_8812F(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8_8812F) \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8812F) +#define BITS_GPIO_IO_SEL_15_TO_8_8812F \ + (BIT_MASK_GPIO_IO_SEL_15_TO_8_8812F \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8812F) +#define BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8812F(x) \ + ((x) & (~BITS_GPIO_IO_SEL_15_TO_8_8812F)) +#define BIT_GET_GPIO_IO_SEL_15_TO_8_8812F(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8812F) & \ + BIT_MASK_GPIO_IO_SEL_15_TO_8_8812F) +#define BIT_SET_GPIO_IO_SEL_15_TO_8_8812F(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8812F(x) | \ + BIT_GPIO_IO_SEL_15_TO_8_8812F(v)) + +#define BIT_SHIFT_GPIO_OUT_15_TO_8_8812F 8 +#define BIT_MASK_GPIO_OUT_15_TO_8_8812F 0xff +#define BIT_GPIO_OUT_15_TO_8_8812F(x) \ + (((x) & BIT_MASK_GPIO_OUT_15_TO_8_8812F) \ + << BIT_SHIFT_GPIO_OUT_15_TO_8_8812F) +#define BITS_GPIO_OUT_15_TO_8_8812F \ + (BIT_MASK_GPIO_OUT_15_TO_8_8812F << BIT_SHIFT_GPIO_OUT_15_TO_8_8812F) +#define BIT_CLEAR_GPIO_OUT_15_TO_8_8812F(x) \ + ((x) & (~BITS_GPIO_OUT_15_TO_8_8812F)) +#define BIT_GET_GPIO_OUT_15_TO_8_8812F(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8_8812F) & \ + BIT_MASK_GPIO_OUT_15_TO_8_8812F) +#define BIT_SET_GPIO_OUT_15_TO_8_8812F(x, v) \ + (BIT_CLEAR_GPIO_OUT_15_TO_8_8812F(x) | BIT_GPIO_OUT_15_TO_8_8812F(v)) + +#define BIT_SHIFT_GPIO_IN_15_TO_8_8812F 0 +#define BIT_MASK_GPIO_IN_15_TO_8_8812F 0xff +#define BIT_GPIO_IN_15_TO_8_8812F(x) \ + (((x) & BIT_MASK_GPIO_IN_15_TO_8_8812F) \ + << BIT_SHIFT_GPIO_IN_15_TO_8_8812F) +#define BITS_GPIO_IN_15_TO_8_8812F \ + (BIT_MASK_GPIO_IN_15_TO_8_8812F << BIT_SHIFT_GPIO_IN_15_TO_8_8812F) +#define BIT_CLEAR_GPIO_IN_15_TO_8_8812F(x) ((x) & (~BITS_GPIO_IN_15_TO_8_8812F)) +#define BIT_GET_GPIO_IN_15_TO_8_8812F(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8_8812F) & \ + BIT_MASK_GPIO_IN_15_TO_8_8812F) +#define BIT_SET_GPIO_IN_15_TO_8_8812F(x, v) \ + (BIT_CLEAR_GPIO_IN_15_TO_8_8812F(x) | BIT_GPIO_IN_15_TO_8_8812F(v)) + +/* 2 REG_PAD_CTRL1_8812F */ +#define BIT_PAPE_WLBT_SEL_8812F BIT(29) +#define BIT_LNAON_WLBT_SEL_8812F BIT(28) +#define BIT_BT_BQB_GPIO_SEL_8812F BIT(27) +#define BIT_BTGP_GPG3_FEN_8812F BIT(26) +#define BIT_BTGP_GPG2_FEN_8812F BIT(25) +#define BIT_BTGP_JTAG_EN_8812F BIT(24) +#define BIT_XTAL_CLK_EXTARNAL_EN_8812F BIT(23) +#define BIT_BTGP_UART0_EN_8812F BIT(22) +#define BIT_BTGP_UART1_EN_8812F BIT(21) +#define BIT_BTGP_SPI_EN_8812F BIT(20) +#define BIT_BTGP_GPIO_E2_8812F BIT(19) +#define BIT_BTGP_GPIO_EN_8812F BIT(18) + +#define BIT_SHIFT_BTGP_GPIO_SL_8812F 16 +#define BIT_MASK_BTGP_GPIO_SL_8812F 0x3 +#define BIT_BTGP_GPIO_SL_8812F(x) \ + (((x) & BIT_MASK_BTGP_GPIO_SL_8812F) << BIT_SHIFT_BTGP_GPIO_SL_8812F) +#define BITS_BTGP_GPIO_SL_8812F \ + (BIT_MASK_BTGP_GPIO_SL_8812F << BIT_SHIFT_BTGP_GPIO_SL_8812F) +#define BIT_CLEAR_BTGP_GPIO_SL_8812F(x) ((x) & (~BITS_BTGP_GPIO_SL_8812F)) +#define BIT_GET_BTGP_GPIO_SL_8812F(x) \ + (((x) >> BIT_SHIFT_BTGP_GPIO_SL_8812F) & BIT_MASK_BTGP_GPIO_SL_8812F) +#define BIT_SET_BTGP_GPIO_SL_8812F(x, v) \ + (BIT_CLEAR_BTGP_GPIO_SL_8812F(x) | BIT_BTGP_GPIO_SL_8812F(v)) + +#define BIT_PAD_SDIO_SR_8812F BIT(14) +#define BIT_GPIO14_OUTPUT_PL_8812F BIT(13) +#define BIT_HOST_WAKE_PAD_PULL_EN_8812F BIT(12) +#define BIT_HOST_WAKE_PAD_SL_8812F BIT(11) +#define BIT_PAD_LNAON_SR_8812F BIT(10) +#define BIT_PAD_LNAON_E2_8812F BIT(9) +#define BIT_SW_LNAON_G_SEL_DATA_8812F BIT(8) +#define BIT_SW_LNAON_A_SEL_DATA_8812F BIT(7) +#define BIT_PAD_PAPE_SR_8812F BIT(6) +#define BIT_PAD_PAPE_E2_8812F BIT(5) +#define BIT_SW_PAPE_G_SEL_DATA_8812F BIT(4) +#define BIT_SW_PAPE_A_SEL_DATA_8812F BIT(3) +#define BIT_PAD_DPDT_SR_8812F BIT(2) +#define BIT_PAD_DPDT_PAD_E2_8812F BIT(1) +#define BIT_SW_DPDT_SEL_DATA_8812F BIT(0) + +/* 2 REG_WL_BT_PWR_CTRL_8812F */ +#define BIT_ISO_BD2PP_8812F BIT(31) +#define BIT_LDOV12B_EN_8812F BIT(30) +#define BIT_CKEN_BTGPS_8812F BIT(29) +#define BIT_FEN_BTGPS_8812F BIT(28) +#define BIT_BTCPU_BOOTSEL_8812F BIT(27) +#define BIT_SPI_SPEEDUP_8812F BIT(26) +#define BIT_BT_LDO_MODE_8812F BIT(25) +#define BIT_DEVWAKE_PAD_TYPE_SEL_8812F BIT(24) +#define BIT_CLKREQ_PAD_TYPE_SEL_8812F BIT(23) +#define BIT_ISO_BTPON2PP_8812F BIT(22) +#define BIT_BT_HWROF_EN_8812F BIT(19) +#define BIT_BT_FUNC_EN_8812F BIT(18) +#define BIT_BT_HWPDN_SL_8812F BIT(17) +#define BIT_BT_DISN_EN_8812F BIT(16) +#define BIT_BT_PDN_PULL_EN_8812F BIT(15) +#define BIT_WL_PDN_PULL_EN_8812F BIT(14) +#define BIT_EXTERNAL_REQUEST_PL_8812F BIT(13) +#define BIT_GPIO0_2_3_PULL_LOW_EN_8812F BIT(12) +#define BIT_ISO_BA2PP_8812F BIT(11) +#define BIT_BT_AFE_LDO_EN_8812F BIT(10) +#define BIT_BT_AFE_PLL_EN_8812F BIT(9) +#define BIT_BT_DIG_CLK_EN_8812F BIT(8) +#define BIT_WLAN_32K_SEL_8812F BIT(6) +#define BIT_WL_DRV_EXIST_IDX_8812F BIT(5) +#define BIT_DOP_EHPAD_8812F BIT(4) +#define BIT_WL_HWROF_EN_8812F BIT(3) +#define BIT_WL_FUNC_EN_8812F BIT(2) +#define BIT_WL_HWPDN_SL_8812F BIT(1) +#define BIT_WL_HWPDN_EN_8812F BIT(0) + +/* 2 REG_SDM_DEBUG_8812F */ +#define BIT_GPIO_IE_V18_8812F BIT(10) +#define BIT_PCIE_IE_V18_8812F BIT(9) +#define BIT_UART_IE_V18_8812F BIT(8) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_WLCLK_PHASE_8812F 0 +#define BIT_MASK_WLCLK_PHASE_8812F 0x1f +#define BIT_WLCLK_PHASE_8812F(x) \ + (((x) & BIT_MASK_WLCLK_PHASE_8812F) << BIT_SHIFT_WLCLK_PHASE_8812F) +#define BITS_WLCLK_PHASE_8812F \ + (BIT_MASK_WLCLK_PHASE_8812F << BIT_SHIFT_WLCLK_PHASE_8812F) +#define BIT_CLEAR_WLCLK_PHASE_8812F(x) ((x) & (~BITS_WLCLK_PHASE_8812F)) +#define BIT_GET_WLCLK_PHASE_8812F(x) \ + (((x) >> BIT_SHIFT_WLCLK_PHASE_8812F) & BIT_MASK_WLCLK_PHASE_8812F) +#define BIT_SET_WLCLK_PHASE_8812F(x, v) \ + (BIT_CLEAR_WLCLK_PHASE_8812F(x) | BIT_WLCLK_PHASE_8812F(v)) + +/* 2 REG_SYS_SDIO_CTRL_8812F */ +#define BIT_DBG_GNT_WL_BT_8812F BIT(27) +#define BIT_LTE_MUX_CTRL_PATH_8812F BIT(26) +#define BIT_LTE_COEX_UART_8812F BIT(25) +#define BIT_3W_LTE_WL_GPIO_8812F BIT(24) +#define BIT_SDIO_INT_POLARITY_8812F BIT(19) +#define BIT_SDIO_INT_8812F BIT(18) +#define BIT_SDIO_OFF_EN_8812F BIT(17) +#define BIT_SDIO_ON_EN_8812F BIT(16) +#define BIT_PCIE_FORCE_PWR_NGAT_8812F BIT(13) +#define BIT_PCIE_CALIB_EN_V1_8812F BIT(12) +#define BIT_PAGE3_AUXCLK_GATE_8812F BIT(11) +#define BIT_PCIE_WAIT_TIMEOUT_EVENT_8812F BIT(10) +#define BIT_PCIE_WAIT_TIME_8812F BIT(9) +#define BIT_MPCIE_REFCLK_XTAL_SEL_8812F BIT(8) +#define BIT_BT_CTRL_USB_PWR_BACKDOOR_8812F BIT(5) +#define BIT_USB_D_STATE_HOLD_8812F BIT(4) +#define BIT_REG_FORCE_DP_8812F BIT(3) +#define BIT_REG_DP_MODE_8812F BIT(2) +#define BIT_RES_USB_MASS_STORAGE_DESC_8812F BIT(1) +#define BIT_USB_WAIT_TIME_8812F BIT(0) + +/* 2 REG_HCI_OPT_CTRL_8812F */ + +#define BIT_SHIFT_TSFT_SEL_8812F 29 +#define BIT_MASK_TSFT_SEL_8812F 0x7 +#define BIT_TSFT_SEL_8812F(x) \ + (((x) & BIT_MASK_TSFT_SEL_8812F) << BIT_SHIFT_TSFT_SEL_8812F) +#define BITS_TSFT_SEL_8812F \ + (BIT_MASK_TSFT_SEL_8812F << BIT_SHIFT_TSFT_SEL_8812F) +#define BIT_CLEAR_TSFT_SEL_8812F(x) ((x) & (~BITS_TSFT_SEL_8812F)) +#define BIT_GET_TSFT_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_8812F) & BIT_MASK_TSFT_SEL_8812F) +#define BIT_SET_TSFT_SEL_8812F(x, v) \ + (BIT_CLEAR_TSFT_SEL_8812F(x) | BIT_TSFT_SEL_8812F(v)) + +#define BIT_SDIO_PAD_E5_8812F BIT(18) +#define BIT_USB_HOST_PWR_OFF_EN_8812F BIT(12) +#define BIT_SYM_LPS_BLOCK_EN_8812F BIT(11) +#define BIT_USB_LPM_ACT_EN_8812F BIT(10) +#define BIT_USB_LPM_NY_8812F BIT(9) +#define BIT_USB_SUS_DIS_8812F BIT(8) + +#define BIT_SHIFT_SDIO_PAD_E_8812F 5 +#define BIT_MASK_SDIO_PAD_E_8812F 0x7 +#define BIT_SDIO_PAD_E_8812F(x) \ + (((x) & BIT_MASK_SDIO_PAD_E_8812F) << BIT_SHIFT_SDIO_PAD_E_8812F) +#define BITS_SDIO_PAD_E_8812F \ + (BIT_MASK_SDIO_PAD_E_8812F << BIT_SHIFT_SDIO_PAD_E_8812F) +#define BIT_CLEAR_SDIO_PAD_E_8812F(x) ((x) & (~BITS_SDIO_PAD_E_8812F)) +#define BIT_GET_SDIO_PAD_E_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_PAD_E_8812F) & BIT_MASK_SDIO_PAD_E_8812F) +#define BIT_SET_SDIO_PAD_E_8812F(x, v) \ + (BIT_CLEAR_SDIO_PAD_E_8812F(x) | BIT_SDIO_PAD_E_8812F(v)) + +#define BIT_USB_LPPLL_EN_8812F BIT(4) +#define BIT_USB1_1_USB2_0_DECISION_8812F BIT(3) +#define BIT_ROP_SW15_8812F BIT(2) +#define BIT_PCI_CKRDY_OPT_8812F BIT(1) +#define BIT_PCI_VAUX_EN_8812F BIT(0) + +/* 2 REG_HCI_BG_CTRL_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_IBX_EN_VALUE_8812F BIT(9) +#define BIT_IB_EN_VALUE_8812F BIT(8) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_FORCED_IB_EN_8812F BIT(4) +#define BIT_EN_REGBG_8812F BIT(3) +#define BIT_REG_BG_LPF_8812F BIT(2) + +#define BIT_SHIFT_REG_BG_8812F 0 +#define BIT_MASK_REG_BG_8812F 0x3 +#define BIT_REG_BG_8812F(x) \ + (((x) & BIT_MASK_REG_BG_8812F) << BIT_SHIFT_REG_BG_8812F) +#define BITS_REG_BG_8812F (BIT_MASK_REG_BG_8812F << BIT_SHIFT_REG_BG_8812F) +#define BIT_CLEAR_REG_BG_8812F(x) ((x) & (~BITS_REG_BG_8812F)) +#define BIT_GET_REG_BG_8812F(x) \ + (((x) >> BIT_SHIFT_REG_BG_8812F) & BIT_MASK_REG_BG_8812F) +#define BIT_SET_REG_BG_8812F(x, v) \ + (BIT_CLEAR_REG_BG_8812F(x) | BIT_REG_BG_8812F(v)) + +/* 2 REG_HCI_LDO_CTRL_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_EN_LW_PWR_8812F BIT(6) +#define BIT_EN_REGU_8812F BIT(5) +#define BIT_EN_PC_8812F BIT(4) + +#define BIT_SHIFT_REG_VADJ_8812F 0 +#define BIT_MASK_REG_VADJ_8812F 0xf +#define BIT_REG_VADJ_8812F(x) \ + (((x) & BIT_MASK_REG_VADJ_8812F) << BIT_SHIFT_REG_VADJ_8812F) +#define BITS_REG_VADJ_8812F \ + (BIT_MASK_REG_VADJ_8812F << BIT_SHIFT_REG_VADJ_8812F) +#define BIT_CLEAR_REG_VADJ_8812F(x) ((x) & (~BITS_REG_VADJ_8812F)) +#define BIT_GET_REG_VADJ_8812F(x) \ + (((x) >> BIT_SHIFT_REG_VADJ_8812F) & BIT_MASK_REG_VADJ_8812F) +#define BIT_SET_REG_VADJ_8812F(x, v) \ + (BIT_CLEAR_REG_VADJ_8812F(x) | BIT_REG_VADJ_8812F(v)) + +/* 2 REG_LDO_SWR_CTRL_8812F */ +#define BIT_EXT_SWR_CTRL_EN_8812F BIT(31) +#define BIT_ZCD_HW_AUTO_EN_8812F BIT(27) +#define BIT_ZCD_REGSEL_8812F BIT(26) + +#define BIT_SHIFT_AUTO_ZCD_IN_CODE_8812F 21 +#define BIT_MASK_AUTO_ZCD_IN_CODE_8812F 0x1f +#define BIT_AUTO_ZCD_IN_CODE_8812F(x) \ + (((x) & BIT_MASK_AUTO_ZCD_IN_CODE_8812F) \ + << BIT_SHIFT_AUTO_ZCD_IN_CODE_8812F) +#define BITS_AUTO_ZCD_IN_CODE_8812F \ + (BIT_MASK_AUTO_ZCD_IN_CODE_8812F << BIT_SHIFT_AUTO_ZCD_IN_CODE_8812F) +#define BIT_CLEAR_AUTO_ZCD_IN_CODE_8812F(x) \ + ((x) & (~BITS_AUTO_ZCD_IN_CODE_8812F)) +#define BIT_GET_AUTO_ZCD_IN_CODE_8812F(x) \ + (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE_8812F) & \ + BIT_MASK_AUTO_ZCD_IN_CODE_8812F) +#define BIT_SET_AUTO_ZCD_IN_CODE_8812F(x, v) \ + (BIT_CLEAR_AUTO_ZCD_IN_CODE_8812F(x) | BIT_AUTO_ZCD_IN_CODE_8812F(v)) + +#define BIT_SHIFT_ZCD_CODE_IN_L_8812F 16 +#define BIT_MASK_ZCD_CODE_IN_L_8812F 0x1f +#define BIT_ZCD_CODE_IN_L_8812F(x) \ + (((x) & BIT_MASK_ZCD_CODE_IN_L_8812F) << BIT_SHIFT_ZCD_CODE_IN_L_8812F) +#define BITS_ZCD_CODE_IN_L_8812F \ + (BIT_MASK_ZCD_CODE_IN_L_8812F << BIT_SHIFT_ZCD_CODE_IN_L_8812F) +#define BIT_CLEAR_ZCD_CODE_IN_L_8812F(x) ((x) & (~BITS_ZCD_CODE_IN_L_8812F)) +#define BIT_GET_ZCD_CODE_IN_L_8812F(x) \ + (((x) >> BIT_SHIFT_ZCD_CODE_IN_L_8812F) & BIT_MASK_ZCD_CODE_IN_L_8812F) +#define BIT_SET_ZCD_CODE_IN_L_8812F(x, v) \ + (BIT_CLEAR_ZCD_CODE_IN_L_8812F(x) | BIT_ZCD_CODE_IN_L_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_MCUFW_CTRL_8812F */ + +#define BIT_SHIFT_RPWM_8812F 24 +#define BIT_MASK_RPWM_8812F 0xff +#define BIT_RPWM_8812F(x) (((x) & BIT_MASK_RPWM_8812F) << BIT_SHIFT_RPWM_8812F) +#define BITS_RPWM_8812F (BIT_MASK_RPWM_8812F << BIT_SHIFT_RPWM_8812F) +#define BIT_CLEAR_RPWM_8812F(x) ((x) & (~BITS_RPWM_8812F)) +#define BIT_GET_RPWM_8812F(x) \ + (((x) >> BIT_SHIFT_RPWM_8812F) & BIT_MASK_RPWM_8812F) +#define BIT_SET_RPWM_8812F(x, v) (BIT_CLEAR_RPWM_8812F(x) | BIT_RPWM_8812F(v)) + +#define BIT_ANA_PORT_EN_8812F BIT(22) +#define BIT_MAC_PORT_EN_8812F BIT(21) +#define BIT_BOOT_FSPI_EN_8812F BIT(20) +#define BIT_ROM_DLEN_8812F BIT(19) + +#define BIT_SHIFT_ROM_PGE_8812F 16 +#define BIT_MASK_ROM_PGE_8812F 0x7 +#define BIT_ROM_PGE_8812F(x) \ + (((x) & BIT_MASK_ROM_PGE_8812F) << BIT_SHIFT_ROM_PGE_8812F) +#define BITS_ROM_PGE_8812F (BIT_MASK_ROM_PGE_8812F << BIT_SHIFT_ROM_PGE_8812F) +#define BIT_CLEAR_ROM_PGE_8812F(x) ((x) & (~BITS_ROM_PGE_8812F)) +#define BIT_GET_ROM_PGE_8812F(x) \ + (((x) >> BIT_SHIFT_ROM_PGE_8812F) & BIT_MASK_ROM_PGE_8812F) +#define BIT_SET_ROM_PGE_8812F(x, v) \ + (BIT_CLEAR_ROM_PGE_8812F(x) | BIT_ROM_PGE_8812F(v)) + +#define BIT_FW_INIT_RDY_8812F BIT(15) +#define BIT_FW_DW_RDY_8812F BIT(14) + +#define BIT_SHIFT_CPU_CLK_SEL_8812F 12 +#define BIT_MASK_CPU_CLK_SEL_8812F 0x3 +#define BIT_CPU_CLK_SEL_8812F(x) \ + (((x) & BIT_MASK_CPU_CLK_SEL_8812F) << BIT_SHIFT_CPU_CLK_SEL_8812F) +#define BITS_CPU_CLK_SEL_8812F \ + (BIT_MASK_CPU_CLK_SEL_8812F << BIT_SHIFT_CPU_CLK_SEL_8812F) +#define BIT_CLEAR_CPU_CLK_SEL_8812F(x) ((x) & (~BITS_CPU_CLK_SEL_8812F)) +#define BIT_GET_CPU_CLK_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_CPU_CLK_SEL_8812F) & BIT_MASK_CPU_CLK_SEL_8812F) +#define BIT_SET_CPU_CLK_SEL_8812F(x, v) \ + (BIT_CLEAR_CPU_CLK_SEL_8812F(x) | BIT_CPU_CLK_SEL_8812F(v)) + +#define BIT_CCLK_CHG_MASK_8812F BIT(11) +#define BIT_EMEM__TXBUF_CHKSUM_OK_8812F BIT(10) +#define BIT_EMEM_TXBUF_DW_RDY_8812F BIT(9) +#define BIT_EMEM_CHKSUM_OK_8812F BIT(8) +#define BIT_EMEM_DW_OK_8812F BIT(7) +#define BIT_DMEM_CHKSUM_OK_8812F BIT(6) +#define BIT_DMEM_DW_OK_8812F BIT(5) +#define BIT_IMEM_CHKSUM_OK_8812F BIT(4) +#define BIT_IMEM_DW_OK_8812F BIT(3) +#define BIT_IMEM_BOOT_LOAD_CHKSUM_OK_8812F BIT(2) +#define BIT_IMEM_BOOT_LOAD_DW_OK_8812F BIT(1) +#define BIT_MCUFWDL_EN_8812F BIT(0) + +/* 2 REG_MCU_TST_CFG_8812F */ + +#define BIT_SHIFT_LBKTST_8812F 0 +#define BIT_MASK_LBKTST_8812F 0xffff +#define BIT_LBKTST_8812F(x) \ + (((x) & BIT_MASK_LBKTST_8812F) << BIT_SHIFT_LBKTST_8812F) +#define BITS_LBKTST_8812F (BIT_MASK_LBKTST_8812F << BIT_SHIFT_LBKTST_8812F) +#define BIT_CLEAR_LBKTST_8812F(x) ((x) & (~BITS_LBKTST_8812F)) +#define BIT_GET_LBKTST_8812F(x) \ + (((x) >> BIT_SHIFT_LBKTST_8812F) & BIT_MASK_LBKTST_8812F) +#define BIT_SET_LBKTST_8812F(x, v) \ + (BIT_CLEAR_LBKTST_8812F(x) | BIT_LBKTST_8812F(v)) + +/* 2 REG_HMEBOX_E0_E1_8812F */ + +#define BIT_SHIFT_HOST_MSG_E1_8812F 16 +#define BIT_MASK_HOST_MSG_E1_8812F 0xffff +#define BIT_HOST_MSG_E1_8812F(x) \ + (((x) & BIT_MASK_HOST_MSG_E1_8812F) << BIT_SHIFT_HOST_MSG_E1_8812F) +#define BITS_HOST_MSG_E1_8812F \ + (BIT_MASK_HOST_MSG_E1_8812F << BIT_SHIFT_HOST_MSG_E1_8812F) +#define BIT_CLEAR_HOST_MSG_E1_8812F(x) ((x) & (~BITS_HOST_MSG_E1_8812F)) +#define BIT_GET_HOST_MSG_E1_8812F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E1_8812F) & BIT_MASK_HOST_MSG_E1_8812F) +#define BIT_SET_HOST_MSG_E1_8812F(x, v) \ + (BIT_CLEAR_HOST_MSG_E1_8812F(x) | BIT_HOST_MSG_E1_8812F(v)) + +#define BIT_SHIFT_HOST_MSG_E0_8812F 0 +#define BIT_MASK_HOST_MSG_E0_8812F 0xffff +#define BIT_HOST_MSG_E0_8812F(x) \ + (((x) & BIT_MASK_HOST_MSG_E0_8812F) << BIT_SHIFT_HOST_MSG_E0_8812F) +#define BITS_HOST_MSG_E0_8812F \ + (BIT_MASK_HOST_MSG_E0_8812F << BIT_SHIFT_HOST_MSG_E0_8812F) +#define BIT_CLEAR_HOST_MSG_E0_8812F(x) ((x) & (~BITS_HOST_MSG_E0_8812F)) +#define BIT_GET_HOST_MSG_E0_8812F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E0_8812F) & BIT_MASK_HOST_MSG_E0_8812F) +#define BIT_SET_HOST_MSG_E0_8812F(x, v) \ + (BIT_CLEAR_HOST_MSG_E0_8812F(x) | BIT_HOST_MSG_E0_8812F(v)) + +/* 2 REG_HMEBOX_E2_E3_8812F */ + +#define BIT_SHIFT_HOST_MSG_E3_8812F 16 +#define BIT_MASK_HOST_MSG_E3_8812F 0xffff +#define BIT_HOST_MSG_E3_8812F(x) \ + (((x) & BIT_MASK_HOST_MSG_E3_8812F) << BIT_SHIFT_HOST_MSG_E3_8812F) +#define BITS_HOST_MSG_E3_8812F \ + (BIT_MASK_HOST_MSG_E3_8812F << BIT_SHIFT_HOST_MSG_E3_8812F) +#define BIT_CLEAR_HOST_MSG_E3_8812F(x) ((x) & (~BITS_HOST_MSG_E3_8812F)) +#define BIT_GET_HOST_MSG_E3_8812F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E3_8812F) & BIT_MASK_HOST_MSG_E3_8812F) +#define BIT_SET_HOST_MSG_E3_8812F(x, v) \ + (BIT_CLEAR_HOST_MSG_E3_8812F(x) | BIT_HOST_MSG_E3_8812F(v)) + +#define BIT_SHIFT_HOST_MSG_E2_8812F 0 +#define BIT_MASK_HOST_MSG_E2_8812F 0xffff +#define BIT_HOST_MSG_E2_8812F(x) \ + (((x) & BIT_MASK_HOST_MSG_E2_8812F) << BIT_SHIFT_HOST_MSG_E2_8812F) +#define BITS_HOST_MSG_E2_8812F \ + (BIT_MASK_HOST_MSG_E2_8812F << BIT_SHIFT_HOST_MSG_E2_8812F) +#define BIT_CLEAR_HOST_MSG_E2_8812F(x) ((x) & (~BITS_HOST_MSG_E2_8812F)) +#define BIT_GET_HOST_MSG_E2_8812F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E2_8812F) & BIT_MASK_HOST_MSG_E2_8812F) +#define BIT_SET_HOST_MSG_E2_8812F(x, v) \ + (BIT_CLEAR_HOST_MSG_E2_8812F(x) | BIT_HOST_MSG_E2_8812F(v)) + +/* 2 REG_WLLPS_CTRL_8812F */ +#define BIT_WLLPSOP_EABM_8812F BIT(31) +#define BIT_WLLPSOP_ACKF_8812F BIT(30) +#define BIT_WLLPSOP_DLDM_8812F BIT(29) +#define BIT_WLLPSOP_ESWR_8812F BIT(28) +#define BIT_WLLPSOP_PWMM_8812F BIT(27) +#define BIT_WLLPSOP_EECK_8812F BIT(26) +#define BIT_WLLPSOP_WLMACOFF_8812F BIT(25) +#define BIT_WLLPSOP_EXTAL_8812F BIT(24) +#define BIT_WL_SYNPON_VOLTSPDN_8812F BIT(23) +#define BIT_WLLPSOP_WLBBOFF_8812F BIT(22) +#define BIT_WLLPSOP_WLMEM_DS_8812F BIT(21) +#define BIT_WLLPSOP_LDO_WAIT_TIME_8812F BIT(20) +#define BIT_WLLPSOP_ANA_CLK_DIVISION_2_8812F BIT(19) +#define BIT_AFE_BCN_8812F BIT(18) + +#define BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8812F 12 +#define BIT_MASK_LPLDH12_VADJ_STEP_DN_8812F 0xf +#define BIT_LPLDH12_VADJ_STEP_DN_8812F(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN_8812F) \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8812F) +#define BITS_LPLDH12_VADJ_STEP_DN_8812F \ + (BIT_MASK_LPLDH12_VADJ_STEP_DN_8812F \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8812F) +#define BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8812F(x) \ + ((x) & (~BITS_LPLDH12_VADJ_STEP_DN_8812F)) +#define BIT_GET_LPLDH12_VADJ_STEP_DN_8812F(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8812F) & \ + BIT_MASK_LPLDH12_VADJ_STEP_DN_8812F) +#define BIT_SET_LPLDH12_VADJ_STEP_DN_8812F(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8812F(x) | \ + BIT_LPLDH12_VADJ_STEP_DN_8812F(v)) + +#define BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8812F 8 +#define BIT_MASK_V15ADJ_L1_STEP_DN_V1_8812F 0xf +#define BIT_V15ADJ_L1_STEP_DN_V1_8812F(x) \ + (((x) & BIT_MASK_V15ADJ_L1_STEP_DN_V1_8812F) \ + << BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8812F) +#define BITS_V15ADJ_L1_STEP_DN_V1_8812F \ + (BIT_MASK_V15ADJ_L1_STEP_DN_V1_8812F \ + << BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8812F) +#define BIT_CLEAR_V15ADJ_L1_STEP_DN_V1_8812F(x) \ + ((x) & (~BITS_V15ADJ_L1_STEP_DN_V1_8812F)) +#define BIT_GET_V15ADJ_L1_STEP_DN_V1_8812F(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8812F) & \ + BIT_MASK_V15ADJ_L1_STEP_DN_V1_8812F) +#define BIT_SET_V15ADJ_L1_STEP_DN_V1_8812F(x, v) \ + (BIT_CLEAR_V15ADJ_L1_STEP_DN_V1_8812F(x) | \ + BIT_V15ADJ_L1_STEP_DN_V1_8812F(v)) + +#define BIT_FORCE_LEAVE_LPS_8812F BIT(3) +#define BIT_SW_AFE_MODE_8812F BIT(2) +#define BIT_REGU_32K_CLK_EN_8812F BIT(1) +#define BIT_WL_LPS_EN_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_GPIO_DEBOUNCE_CTRL_8812F */ +#define BIT_WLGP_DBC1EN_8812F BIT(15) + +#define BIT_SHIFT_WLGP_DBC1_8812F 8 +#define BIT_MASK_WLGP_DBC1_8812F 0xf +#define BIT_WLGP_DBC1_8812F(x) \ + (((x) & BIT_MASK_WLGP_DBC1_8812F) << BIT_SHIFT_WLGP_DBC1_8812F) +#define BITS_WLGP_DBC1_8812F \ + (BIT_MASK_WLGP_DBC1_8812F << BIT_SHIFT_WLGP_DBC1_8812F) +#define BIT_CLEAR_WLGP_DBC1_8812F(x) ((x) & (~BITS_WLGP_DBC1_8812F)) +#define BIT_GET_WLGP_DBC1_8812F(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC1_8812F) & BIT_MASK_WLGP_DBC1_8812F) +#define BIT_SET_WLGP_DBC1_8812F(x, v) \ + (BIT_CLEAR_WLGP_DBC1_8812F(x) | BIT_WLGP_DBC1_8812F(v)) + +#define BIT_WLGP_DBC0EN_8812F BIT(7) + +#define BIT_SHIFT_WLGP_DBC0_8812F 0 +#define BIT_MASK_WLGP_DBC0_8812F 0xf +#define BIT_WLGP_DBC0_8812F(x) \ + (((x) & BIT_MASK_WLGP_DBC0_8812F) << BIT_SHIFT_WLGP_DBC0_8812F) +#define BITS_WLGP_DBC0_8812F \ + (BIT_MASK_WLGP_DBC0_8812F << BIT_SHIFT_WLGP_DBC0_8812F) +#define BIT_CLEAR_WLGP_DBC0_8812F(x) ((x) & (~BITS_WLGP_DBC0_8812F)) +#define BIT_GET_WLGP_DBC0_8812F(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC0_8812F) & BIT_MASK_WLGP_DBC0_8812F) +#define BIT_SET_WLGP_DBC0_8812F(x, v) \ + (BIT_CLEAR_WLGP_DBC0_8812F(x) | BIT_WLGP_DBC0_8812F(v)) + +/* 2 REG_RPWM2_8812F */ + +#define BIT_SHIFT_RPWM2_8812F 16 +#define BIT_MASK_RPWM2_8812F 0xffff +#define BIT_RPWM2_8812F(x) \ + (((x) & BIT_MASK_RPWM2_8812F) << BIT_SHIFT_RPWM2_8812F) +#define BITS_RPWM2_8812F (BIT_MASK_RPWM2_8812F << BIT_SHIFT_RPWM2_8812F) +#define BIT_CLEAR_RPWM2_8812F(x) ((x) & (~BITS_RPWM2_8812F)) +#define BIT_GET_RPWM2_8812F(x) \ + (((x) >> BIT_SHIFT_RPWM2_8812F) & BIT_MASK_RPWM2_8812F) +#define BIT_SET_RPWM2_8812F(x, v) \ + (BIT_CLEAR_RPWM2_8812F(x) | BIT_RPWM2_8812F(v)) + +/* 2 REG_SYSON_FSM_MON_8812F */ + +#define BIT_SHIFT_FSM_MON_SEL_8812F 24 +#define BIT_MASK_FSM_MON_SEL_8812F 0x7 +#define BIT_FSM_MON_SEL_8812F(x) \ + (((x) & BIT_MASK_FSM_MON_SEL_8812F) << BIT_SHIFT_FSM_MON_SEL_8812F) +#define BITS_FSM_MON_SEL_8812F \ + (BIT_MASK_FSM_MON_SEL_8812F << BIT_SHIFT_FSM_MON_SEL_8812F) +#define BIT_CLEAR_FSM_MON_SEL_8812F(x) ((x) & (~BITS_FSM_MON_SEL_8812F)) +#define BIT_GET_FSM_MON_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_FSM_MON_SEL_8812F) & BIT_MASK_FSM_MON_SEL_8812F) +#define BIT_SET_FSM_MON_SEL_8812F(x, v) \ + (BIT_CLEAR_FSM_MON_SEL_8812F(x) | BIT_FSM_MON_SEL_8812F(v)) + +#define BIT_DOP_ELDO_8812F BIT(23) +#define BIT_FSM_MON_UPD_8812F BIT(15) + +#define BIT_SHIFT_FSM_PAR_8812F 0 +#define BIT_MASK_FSM_PAR_8812F 0x7fff +#define BIT_FSM_PAR_8812F(x) \ + (((x) & BIT_MASK_FSM_PAR_8812F) << BIT_SHIFT_FSM_PAR_8812F) +#define BITS_FSM_PAR_8812F (BIT_MASK_FSM_PAR_8812F << BIT_SHIFT_FSM_PAR_8812F) +#define BIT_CLEAR_FSM_PAR_8812F(x) ((x) & (~BITS_FSM_PAR_8812F)) +#define BIT_GET_FSM_PAR_8812F(x) \ + (((x) >> BIT_SHIFT_FSM_PAR_8812F) & BIT_MASK_FSM_PAR_8812F) +#define BIT_SET_FSM_PAR_8812F(x, v) \ + (BIT_CLEAR_FSM_PAR_8812F(x) | BIT_FSM_PAR_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_PMC_DBG_CTRL1_8812F */ +#define BIT_BT_INT_EN_8812F BIT(31) + +#define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8812F 16 +#define BIT_MASK_RD_WR_WIFI_BT_INFO_8812F 0x7fff +#define BIT_RD_WR_WIFI_BT_INFO_8812F(x) \ + (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8812F) \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8812F) +#define BITS_RD_WR_WIFI_BT_INFO_8812F \ + (BIT_MASK_RD_WR_WIFI_BT_INFO_8812F \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8812F) +#define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8812F(x) \ + ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8812F)) +#define BIT_GET_RD_WR_WIFI_BT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8812F) & \ + BIT_MASK_RD_WR_WIFI_BT_INFO_8812F) +#define BIT_SET_RD_WR_WIFI_BT_INFO_8812F(x, v) \ + (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8812F(x) | \ + BIT_RD_WR_WIFI_BT_INFO_8812F(v)) + +#define BIT_PMC_WR_OVF_8812F BIT(8) + +#define BIT_SHIFT_WLPMC_ERRINT_8812F 0 +#define BIT_MASK_WLPMC_ERRINT_8812F 0xff +#define BIT_WLPMC_ERRINT_8812F(x) \ + (((x) & BIT_MASK_WLPMC_ERRINT_8812F) << BIT_SHIFT_WLPMC_ERRINT_8812F) +#define BITS_WLPMC_ERRINT_8812F \ + (BIT_MASK_WLPMC_ERRINT_8812F << BIT_SHIFT_WLPMC_ERRINT_8812F) +#define BIT_CLEAR_WLPMC_ERRINT_8812F(x) ((x) & (~BITS_WLPMC_ERRINT_8812F)) +#define BIT_GET_WLPMC_ERRINT_8812F(x) \ + (((x) >> BIT_SHIFT_WLPMC_ERRINT_8812F) & BIT_MASK_WLPMC_ERRINT_8812F) +#define BIT_SET_WLPMC_ERRINT_8812F(x, v) \ + (BIT_CLEAR_WLPMC_ERRINT_8812F(x) | BIT_WLPMC_ERRINT_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_HIMR0_8812F */ +#define BIT_TIMEOUT_INTERRUPT2_MASK_8812F BIT(31) +#define BIT_TIMEOUT_INTERRUTP1_MASK_8812F BIT(30) +#define BIT_PSTIMEOUT_MSK_8812F BIT(29) +#define BIT_GTINT4_MSK_8812F BIT(28) +#define BIT_GTINT3_MSK_8812F BIT(27) +#define BIT_TXBCN0ERR_MSK_8812F BIT(26) +#define BIT_TXBCN0OK_MSK_8812F BIT(25) +#define BIT_TSF_BIT32_TOGGLE_MSK_8812F BIT(24) +#define BIT_BCNDMAINT0_MSK_8812F BIT(20) +#define BIT_BCNDERR0_MSK_8812F BIT(16) +#define BIT_HSISR_IND_ON_INT_MSK_8812F BIT(15) +#define BIT_BCNDMAINT_E_MSK_8812F BIT(14) +#define BIT_CTWEND_MSK_8812F BIT(12) +#define BIT_HISR1_IND_MSK_8812F BIT(11) +#define BIT_C2HCMD_MSK_8812F BIT(10) +#define BIT_CPWM2_MSK_8812F BIT(9) +#define BIT_CPWM_MSK_8812F BIT(8) +#define BIT_HIGHDOK_MSK_8812F BIT(7) +#define BIT_MGTDOK_MSK_8812F BIT(6) +#define BIT_BKDOK_MSK_8812F BIT(5) +#define BIT_BEDOK_MSK_8812F BIT(4) +#define BIT_VIDOK_MSK_8812F BIT(3) +#define BIT_VODOK_MSK_8812F BIT(2) +#define BIT_RDU_MSK_8812F BIT(1) +#define BIT_RXOK_MSK_8812F BIT(0) + +/* 2 REG_HISR0_8812F */ +#define BIT_PSTIMEOUT2_8812F BIT(31) +#define BIT_PSTIMEOUT1_8812F BIT(30) +#define BIT_PSTIMEOUT_8812F BIT(29) +#define BIT_GTINT4_8812F BIT(28) +#define BIT_GTINT3_8812F BIT(27) +#define BIT_TXBCN0ERR_8812F BIT(26) +#define BIT_TXBCN0OK_8812F BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8812F BIT(24) +#define BIT_BCNDMAINT0_8812F BIT(20) +#define BIT_BCNDERR0_8812F BIT(16) +#define BIT_HSISR_IND_ON_INT_8812F BIT(15) +#define BIT_BCNDMAINT_E_8812F BIT(14) +#define BIT_CTWEND_8812F BIT(12) +#define BIT_HISR1_IND_INT_8812F BIT(11) +#define BIT_C2HCMD_8812F BIT(10) +#define BIT_CPWM2_8812F BIT(9) +#define BIT_CPWM_8812F BIT(8) +#define BIT_HIGHDOK_8812F BIT(7) +#define BIT_MGTDOK_8812F BIT(6) +#define BIT_BKDOK_8812F BIT(5) +#define BIT_BEDOK_8812F BIT(4) +#define BIT_VIDOK_8812F BIT(3) +#define BIT_VODOK_8812F BIT(2) +#define BIT_RDU_8812F BIT(1) +#define BIT_RXOK_8812F BIT(0) + +/* 2 REG_HIMR1_8812F */ +#define BIT_TXFIFO_TH_INT_8812F BIT(30) +#define BIT_BTON_STS_UPDATE_MASK_8812F BIT(29) +#define BIT_MCU_ERR_MASK_8812F BIT(28) +#define BIT_BCNDMAINT7__MSK_8812F BIT(27) +#define BIT_BCNDMAINT6__MSK_8812F BIT(26) +#define BIT_BCNDMAINT5__MSK_8812F BIT(25) +#define BIT_BCNDMAINT4__MSK_8812F BIT(24) +#define BIT_BCNDMAINT3_MSK_8812F BIT(23) +#define BIT_BCNDMAINT2_MSK_8812F BIT(22) +#define BIT_BCNDMAINT1_MSK_8812F BIT(21) +#define BIT_BCNDERR7_MSK_8812F BIT(20) +#define BIT_BCNDERR6_MSK_8812F BIT(19) +#define BIT_BCNDERR5_MSK_8812F BIT(18) +#define BIT_BCNDERR4_MSK_8812F BIT(17) +#define BIT_BCNDERR3_MSK_8812F BIT(16) +#define BIT_BCNDERR2_MSK_8812F BIT(15) +#define BIT_BCNDERR1_MSK_8812F BIT(14) +#define BIT_ATIMEND_E_MSK_8812F BIT(13) +#define BIT_ATIMEND__MSK_8812F BIT(12) +#define BIT_TXERR_MSK_8812F BIT(11) +#define BIT_RXERR_MSK_8812F BIT(10) +#define BIT_TXFOVW_MSK_8812F BIT(9) +#define BIT_FOVW_MSK_8812F BIT(8) +#define BIT_CPU_MGQ_TXDONE_MSK_8812F BIT(5) +#define BIT_PS_TIMER_C_MSK_8812F BIT(4) +#define BIT_PS_TIMER_B_MSK_8812F BIT(3) +#define BIT_PS_TIMER_A_MSK_8812F BIT(2) +#define BIT_CPUMGQ_TX_TIMER_MSK_8812F BIT(1) + +/* 2 REG_HISR1_8812F */ +#define BIT_TXFIFO_TH_INT_8812F BIT(30) +#define BIT_BTON_STS_UPDATE_INT_8812F BIT(29) +#define BIT_MCU_ERR_8812F BIT(28) +#define BIT_BCNDMAINT7_8812F BIT(27) +#define BIT_BCNDMAINT6_8812F BIT(26) +#define BIT_BCNDMAINT5_8812F BIT(25) +#define BIT_BCNDMAINT4_8812F BIT(24) +#define BIT_BCNDMAINT3_8812F BIT(23) +#define BIT_BCNDMAINT2_8812F BIT(22) +#define BIT_BCNDMAINT1_8812F BIT(21) +#define BIT_BCNDERR7_8812F BIT(20) +#define BIT_BCNDERR6_8812F BIT(19) +#define BIT_BCNDERR5_8812F BIT(18) +#define BIT_BCNDERR4_8812F BIT(17) +#define BIT_BCNDERR3_8812F BIT(16) +#define BIT_BCNDERR2_8812F BIT(15) +#define BIT_BCNDERR1_8812F BIT(14) +#define BIT_ATIMEND_E_8812F BIT(13) +#define BIT_ATIMEND_8812F BIT(12) +#define BIT_TXERR_INT_8812F BIT(11) +#define BIT_RXERR_INT_8812F BIT(10) +#define BIT_TXFOVW_8812F BIT(9) +#define BIT_FOVW_8812F BIT(8) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_CPU_MGQ_TXDONE_8812F BIT(5) +#define BIT_PS_TIMER_C_8812F BIT(4) +#define BIT_PS_TIMER_B_8812F BIT(3) +#define BIT_PS_TIMER_A_8812F BIT(2) +#define BIT_CPUMGQ_TX_TIMER_8812F BIT(1) + +/* 2 REG_DBG_PORT_SEL_8812F */ + +#define BIT_SHIFT_DEBUG_ST_8812F 0 +#define BIT_MASK_DEBUG_ST_8812F 0xffffffffL +#define BIT_DEBUG_ST_8812F(x) \ + (((x) & BIT_MASK_DEBUG_ST_8812F) << BIT_SHIFT_DEBUG_ST_8812F) +#define BITS_DEBUG_ST_8812F \ + (BIT_MASK_DEBUG_ST_8812F << BIT_SHIFT_DEBUG_ST_8812F) +#define BIT_CLEAR_DEBUG_ST_8812F(x) ((x) & (~BITS_DEBUG_ST_8812F)) +#define BIT_GET_DEBUG_ST_8812F(x) \ + (((x) >> BIT_SHIFT_DEBUG_ST_8812F) & BIT_MASK_DEBUG_ST_8812F) +#define BIT_SET_DEBUG_ST_8812F(x, v) \ + (BIT_CLEAR_DEBUG_ST_8812F(x) | BIT_DEBUG_ST_8812F(v)) + +/* 2 REG_PAD_CTRL2_8812F */ +#define BIT_USB3_USB2_TRANSITION_8812F BIT(20) + +#define BIT_SHIFT_USB23_SW_MODE_V1_8812F 18 +#define BIT_MASK_USB23_SW_MODE_V1_8812F 0x3 +#define BIT_USB23_SW_MODE_V1_8812F(x) \ + (((x) & BIT_MASK_USB23_SW_MODE_V1_8812F) \ + << BIT_SHIFT_USB23_SW_MODE_V1_8812F) +#define BITS_USB23_SW_MODE_V1_8812F \ + (BIT_MASK_USB23_SW_MODE_V1_8812F << BIT_SHIFT_USB23_SW_MODE_V1_8812F) +#define BIT_CLEAR_USB23_SW_MODE_V1_8812F(x) \ + ((x) & (~BITS_USB23_SW_MODE_V1_8812F)) +#define BIT_GET_USB23_SW_MODE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_USB23_SW_MODE_V1_8812F) & \ + BIT_MASK_USB23_SW_MODE_V1_8812F) +#define BIT_SET_USB23_SW_MODE_V1_8812F(x, v) \ + (BIT_CLEAR_USB23_SW_MODE_V1_8812F(x) | BIT_USB23_SW_MODE_V1_8812F(v)) + +#define BIT_NO_PDN_CHIPOFF_V1_8812F BIT(17) +#define BIT_RSM_EN_V1_8812F BIT(16) + +#define BIT_SHIFT_MATCH_CNT_8812F 8 +#define BIT_MASK_MATCH_CNT_8812F 0xff +#define BIT_MATCH_CNT_8812F(x) \ + (((x) & BIT_MASK_MATCH_CNT_8812F) << BIT_SHIFT_MATCH_CNT_8812F) +#define BITS_MATCH_CNT_8812F \ + (BIT_MASK_MATCH_CNT_8812F << BIT_SHIFT_MATCH_CNT_8812F) +#define BIT_CLEAR_MATCH_CNT_8812F(x) ((x) & (~BITS_MATCH_CNT_8812F)) +#define BIT_GET_MATCH_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8812F) & BIT_MASK_MATCH_CNT_8812F) +#define BIT_SET_MATCH_CNT_8812F(x, v) \ + (BIT_CLEAR_MATCH_CNT_8812F(x) | BIT_MATCH_CNT_8812F(v)) + +#define BIT_LD_B12V_EN_8812F BIT(7) +#define BIT_EECS_IOSEL_V1_8812F BIT(6) +#define BIT_EECS_DATA_O_V1_8812F BIT(5) +#define BIT_EECS_DATA_I_V1_8812F BIT(4) +#define BIT_EESK_IOSEL_V1_8812F BIT(2) +#define BIT_EESK_DATA_O_V1_8812F BIT(1) +#define BIT_EESK_DATA_I_V1_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_PMC_DBG_CTRL2_8812F */ + +#define BIT_SHIFT_EFUSE_BURN_GNT_8812F 24 +#define BIT_MASK_EFUSE_BURN_GNT_8812F 0xff +#define BIT_EFUSE_BURN_GNT_8812F(x) \ + (((x) & BIT_MASK_EFUSE_BURN_GNT_8812F) \ + << BIT_SHIFT_EFUSE_BURN_GNT_8812F) +#define BITS_EFUSE_BURN_GNT_8812F \ + (BIT_MASK_EFUSE_BURN_GNT_8812F << BIT_SHIFT_EFUSE_BURN_GNT_8812F) +#define BIT_CLEAR_EFUSE_BURN_GNT_8812F(x) ((x) & (~BITS_EFUSE_BURN_GNT_8812F)) +#define BIT_GET_EFUSE_BURN_GNT_8812F(x) \ + (((x) >> BIT_SHIFT_EFUSE_BURN_GNT_8812F) & \ + BIT_MASK_EFUSE_BURN_GNT_8812F) +#define BIT_SET_EFUSE_BURN_GNT_8812F(x, v) \ + (BIT_CLEAR_EFUSE_BURN_GNT_8812F(x) | BIT_EFUSE_BURN_GNT_8812F(v)) + +#define BIT_STOP_WL_PMC_8812F BIT(9) +#define BIT_STOP_SYM_PMC_8812F BIT(8) +#define BIT_BT_ACCESS_WL_PAGE0_8812F BIT(6) +#define BIT_REG_RST_WLPMC_8812F BIT(5) +#define BIT_REG_RST_PD12N_8812F BIT(4) +#define BIT_SYSON_DIS_WLREG_WRMSK_8812F BIT(3) +#define BIT_SYSON_DIS_PMCREG_WRMSK_8812F BIT(2) + +#define BIT_SHIFT_SYSON_REG_ARB_8812F 0 +#define BIT_MASK_SYSON_REG_ARB_8812F 0x3 +#define BIT_SYSON_REG_ARB_8812F(x) \ + (((x) & BIT_MASK_SYSON_REG_ARB_8812F) << BIT_SHIFT_SYSON_REG_ARB_8812F) +#define BITS_SYSON_REG_ARB_8812F \ + (BIT_MASK_SYSON_REG_ARB_8812F << BIT_SHIFT_SYSON_REG_ARB_8812F) +#define BIT_CLEAR_SYSON_REG_ARB_8812F(x) ((x) & (~BITS_SYSON_REG_ARB_8812F)) +#define BIT_GET_SYSON_REG_ARB_8812F(x) \ + (((x) >> BIT_SHIFT_SYSON_REG_ARB_8812F) & BIT_MASK_SYSON_REG_ARB_8812F) +#define BIT_SET_SYSON_REG_ARB_8812F(x, v) \ + (BIT_CLEAR_SYSON_REG_ARB_8812F(x) | BIT_SYSON_REG_ARB_8812F(v)) + +/* 2 REG_BIST_CTRL_8812F */ +#define BIT_BIST_USB_DIS_8812F BIT(27) +#define BIT_BIST_PCI_DIS_8812F BIT(26) +#define BIT_BIST_BT_DIS_8812F BIT(25) +#define BIT_BIST_WL_DIS_8812F BIT(24) + +#define BIT_SHIFT_BIST_RPT_SEL_8812F 16 +#define BIT_MASK_BIST_RPT_SEL_8812F 0xf +#define BIT_BIST_RPT_SEL_8812F(x) \ + (((x) & BIT_MASK_BIST_RPT_SEL_8812F) << BIT_SHIFT_BIST_RPT_SEL_8812F) +#define BITS_BIST_RPT_SEL_8812F \ + (BIT_MASK_BIST_RPT_SEL_8812F << BIT_SHIFT_BIST_RPT_SEL_8812F) +#define BIT_CLEAR_BIST_RPT_SEL_8812F(x) ((x) & (~BITS_BIST_RPT_SEL_8812F)) +#define BIT_GET_BIST_RPT_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_BIST_RPT_SEL_8812F) & BIT_MASK_BIST_RPT_SEL_8812F) +#define BIT_SET_BIST_RPT_SEL_8812F(x, v) \ + (BIT_CLEAR_BIST_RPT_SEL_8812F(x) | BIT_BIST_RPT_SEL_8812F(v)) + +#define BIT_BIST_RESUME_PS_8812F BIT(4) +#define BIT_BIST_RESUME_8812F BIT(3) +#define BIT_BIST_NORMAL_8812F BIT(2) +#define BIT_BIST_RSTN_8812F BIT(1) +#define BIT_BIST_CLK_EN_8812F BIT(0) + +/* 2 REG_BIST_RPT_8812F */ + +#define BIT_SHIFT_MBIST_REPORT_8812F 0 +#define BIT_MASK_MBIST_REPORT_8812F 0xffffffffL +#define BIT_MBIST_REPORT_8812F(x) \ + (((x) & BIT_MASK_MBIST_REPORT_8812F) << BIT_SHIFT_MBIST_REPORT_8812F) +#define BITS_MBIST_REPORT_8812F \ + (BIT_MASK_MBIST_REPORT_8812F << BIT_SHIFT_MBIST_REPORT_8812F) +#define BIT_CLEAR_MBIST_REPORT_8812F(x) ((x) & (~BITS_MBIST_REPORT_8812F)) +#define BIT_GET_MBIST_REPORT_8812F(x) \ + (((x) >> BIT_SHIFT_MBIST_REPORT_8812F) & BIT_MASK_MBIST_REPORT_8812F) +#define BIT_SET_MBIST_REPORT_8812F(x, v) \ + (BIT_CLEAR_MBIST_REPORT_8812F(x) | BIT_MBIST_REPORT_8812F(v)) + +/* 2 REG_MEM_CTRL_8812F */ +#define BIT_UMEM_RME_8812F BIT(31) + +#define BIT_SHIFT_BT_SPRAM_8812F 28 +#define BIT_MASK_BT_SPRAM_8812F 0x3 +#define BIT_BT_SPRAM_8812F(x) \ + (((x) & BIT_MASK_BT_SPRAM_8812F) << BIT_SHIFT_BT_SPRAM_8812F) +#define BITS_BT_SPRAM_8812F \ + (BIT_MASK_BT_SPRAM_8812F << BIT_SHIFT_BT_SPRAM_8812F) +#define BIT_CLEAR_BT_SPRAM_8812F(x) ((x) & (~BITS_BT_SPRAM_8812F)) +#define BIT_GET_BT_SPRAM_8812F(x) \ + (((x) >> BIT_SHIFT_BT_SPRAM_8812F) & BIT_MASK_BT_SPRAM_8812F) +#define BIT_SET_BT_SPRAM_8812F(x, v) \ + (BIT_CLEAR_BT_SPRAM_8812F(x) | BIT_BT_SPRAM_8812F(v)) + +#define BIT_SHIFT_BT_ROM_8812F 24 +#define BIT_MASK_BT_ROM_8812F 0xf +#define BIT_BT_ROM_8812F(x) \ + (((x) & BIT_MASK_BT_ROM_8812F) << BIT_SHIFT_BT_ROM_8812F) +#define BITS_BT_ROM_8812F (BIT_MASK_BT_ROM_8812F << BIT_SHIFT_BT_ROM_8812F) +#define BIT_CLEAR_BT_ROM_8812F(x) ((x) & (~BITS_BT_ROM_8812F)) +#define BIT_GET_BT_ROM_8812F(x) \ + (((x) >> BIT_SHIFT_BT_ROM_8812F) & BIT_MASK_BT_ROM_8812F) +#define BIT_SET_BT_ROM_8812F(x, v) \ + (BIT_CLEAR_BT_ROM_8812F(x) | BIT_BT_ROM_8812F(v)) + +#define BIT_SHIFT_PCI_DPRAM_8812F 10 +#define BIT_MASK_PCI_DPRAM_8812F 0x3 +#define BIT_PCI_DPRAM_8812F(x) \ + (((x) & BIT_MASK_PCI_DPRAM_8812F) << BIT_SHIFT_PCI_DPRAM_8812F) +#define BITS_PCI_DPRAM_8812F \ + (BIT_MASK_PCI_DPRAM_8812F << BIT_SHIFT_PCI_DPRAM_8812F) +#define BIT_CLEAR_PCI_DPRAM_8812F(x) ((x) & (~BITS_PCI_DPRAM_8812F)) +#define BIT_GET_PCI_DPRAM_8812F(x) \ + (((x) >> BIT_SHIFT_PCI_DPRAM_8812F) & BIT_MASK_PCI_DPRAM_8812F) +#define BIT_SET_PCI_DPRAM_8812F(x, v) \ + (BIT_CLEAR_PCI_DPRAM_8812F(x) | BIT_PCI_DPRAM_8812F(v)) + +#define BIT_SHIFT_PCI_SPRAM_8812F 8 +#define BIT_MASK_PCI_SPRAM_8812F 0x3 +#define BIT_PCI_SPRAM_8812F(x) \ + (((x) & BIT_MASK_PCI_SPRAM_8812F) << BIT_SHIFT_PCI_SPRAM_8812F) +#define BITS_PCI_SPRAM_8812F \ + (BIT_MASK_PCI_SPRAM_8812F << BIT_SHIFT_PCI_SPRAM_8812F) +#define BIT_CLEAR_PCI_SPRAM_8812F(x) ((x) & (~BITS_PCI_SPRAM_8812F)) +#define BIT_GET_PCI_SPRAM_8812F(x) \ + (((x) >> BIT_SHIFT_PCI_SPRAM_8812F) & BIT_MASK_PCI_SPRAM_8812F) +#define BIT_SET_PCI_SPRAM_8812F(x, v) \ + (BIT_CLEAR_PCI_SPRAM_8812F(x) | BIT_PCI_SPRAM_8812F(v)) + +#define BIT_SHIFT_USB_SPRAM_8812F 6 +#define BIT_MASK_USB_SPRAM_8812F 0x3 +#define BIT_USB_SPRAM_8812F(x) \ + (((x) & BIT_MASK_USB_SPRAM_8812F) << BIT_SHIFT_USB_SPRAM_8812F) +#define BITS_USB_SPRAM_8812F \ + (BIT_MASK_USB_SPRAM_8812F << BIT_SHIFT_USB_SPRAM_8812F) +#define BIT_CLEAR_USB_SPRAM_8812F(x) ((x) & (~BITS_USB_SPRAM_8812F)) +#define BIT_GET_USB_SPRAM_8812F(x) \ + (((x) >> BIT_SHIFT_USB_SPRAM_8812F) & BIT_MASK_USB_SPRAM_8812F) +#define BIT_SET_USB_SPRAM_8812F(x, v) \ + (BIT_CLEAR_USB_SPRAM_8812F(x) | BIT_USB_SPRAM_8812F(v)) + +#define BIT_SHIFT_USB_SPRF_8812F 4 +#define BIT_MASK_USB_SPRF_8812F 0x3 +#define BIT_USB_SPRF_8812F(x) \ + (((x) & BIT_MASK_USB_SPRF_8812F) << BIT_SHIFT_USB_SPRF_8812F) +#define BITS_USB_SPRF_8812F \ + (BIT_MASK_USB_SPRF_8812F << BIT_SHIFT_USB_SPRF_8812F) +#define BIT_CLEAR_USB_SPRF_8812F(x) ((x) & (~BITS_USB_SPRF_8812F)) +#define BIT_GET_USB_SPRF_8812F(x) \ + (((x) >> BIT_SHIFT_USB_SPRF_8812F) & BIT_MASK_USB_SPRF_8812F) +#define BIT_SET_USB_SPRF_8812F(x, v) \ + (BIT_CLEAR_USB_SPRF_8812F(x) | BIT_USB_SPRF_8812F(v)) + +#define BIT_SHIFT_MCU_ROM_8812F 0 +#define BIT_MASK_MCU_ROM_8812F 0xf +#define BIT_MCU_ROM_8812F(x) \ + (((x) & BIT_MASK_MCU_ROM_8812F) << BIT_SHIFT_MCU_ROM_8812F) +#define BITS_MCU_ROM_8812F (BIT_MASK_MCU_ROM_8812F << BIT_SHIFT_MCU_ROM_8812F) +#define BIT_CLEAR_MCU_ROM_8812F(x) ((x) & (~BITS_MCU_ROM_8812F)) +#define BIT_GET_MCU_ROM_8812F(x) \ + (((x) >> BIT_SHIFT_MCU_ROM_8812F) & BIT_MASK_MCU_ROM_8812F) +#define BIT_SET_MCU_ROM_8812F(x, v) \ + (BIT_CLEAR_MCU_ROM_8812F(x) | BIT_MCU_ROM_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_USB_SIE_INTF_8812F */ +#define BIT_RD_SEL_8812F BIT(31) +#define BIT_USB_SIE_INTF_WE_V1_8812F BIT(30) +#define BIT_USB_SIE_INTF_BYIOREG_V1_8812F BIT(29) +#define BIT_USB_SIE_SELECT_8812F BIT(28) + +#define BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8812F 16 +#define BIT_MASK_USB_SIE_INTF_ADDR_V1_8812F 0x1ff +#define BIT_USB_SIE_INTF_ADDR_V1_8812F(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1_8812F) \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8812F) +#define BITS_USB_SIE_INTF_ADDR_V1_8812F \ + (BIT_MASK_USB_SIE_INTF_ADDR_V1_8812F \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8812F) +#define BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8812F(x) \ + ((x) & (~BITS_USB_SIE_INTF_ADDR_V1_8812F)) +#define BIT_GET_USB_SIE_INTF_ADDR_V1_8812F(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8812F) & \ + BIT_MASK_USB_SIE_INTF_ADDR_V1_8812F) +#define BIT_SET_USB_SIE_INTF_ADDR_V1_8812F(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8812F(x) | \ + BIT_USB_SIE_INTF_ADDR_V1_8812F(v)) + +#define BIT_SHIFT_USB_SIE_INTF_RD_8812F 8 +#define BIT_MASK_USB_SIE_INTF_RD_8812F 0xff +#define BIT_USB_SIE_INTF_RD_8812F(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_RD_8812F) \ + << BIT_SHIFT_USB_SIE_INTF_RD_8812F) +#define BITS_USB_SIE_INTF_RD_8812F \ + (BIT_MASK_USB_SIE_INTF_RD_8812F << BIT_SHIFT_USB_SIE_INTF_RD_8812F) +#define BIT_CLEAR_USB_SIE_INTF_RD_8812F(x) ((x) & (~BITS_USB_SIE_INTF_RD_8812F)) +#define BIT_GET_USB_SIE_INTF_RD_8812F(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_RD_8812F) & \ + BIT_MASK_USB_SIE_INTF_RD_8812F) +#define BIT_SET_USB_SIE_INTF_RD_8812F(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_RD_8812F(x) | BIT_USB_SIE_INTF_RD_8812F(v)) + +#define BIT_SHIFT_USB_SIE_INTF_WD_8812F 0 +#define BIT_MASK_USB_SIE_INTF_WD_8812F 0xff +#define BIT_USB_SIE_INTF_WD_8812F(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_WD_8812F) \ + << BIT_SHIFT_USB_SIE_INTF_WD_8812F) +#define BITS_USB_SIE_INTF_WD_8812F \ + (BIT_MASK_USB_SIE_INTF_WD_8812F << BIT_SHIFT_USB_SIE_INTF_WD_8812F) +#define BIT_CLEAR_USB_SIE_INTF_WD_8812F(x) ((x) & (~BITS_USB_SIE_INTF_WD_8812F)) +#define BIT_GET_USB_SIE_INTF_WD_8812F(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_WD_8812F) & \ + BIT_MASK_USB_SIE_INTF_WD_8812F) +#define BIT_SET_USB_SIE_INTF_WD_8812F(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_WD_8812F(x) | BIT_USB_SIE_INTF_WD_8812F(v)) + +/* 2 REG_PCIE_MIO_INTF_8812F */ + +#define BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8812F 16 +#define BIT_MASK_PCIE_MIO_ADDR_PAGE_8812F 0x3 +#define BIT_PCIE_MIO_ADDR_PAGE_8812F(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_PAGE_8812F) \ + << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8812F) +#define BITS_PCIE_MIO_ADDR_PAGE_8812F \ + (BIT_MASK_PCIE_MIO_ADDR_PAGE_8812F \ + << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8812F) +#define BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8812F(x) \ + ((x) & (~BITS_PCIE_MIO_ADDR_PAGE_8812F)) +#define BIT_GET_PCIE_MIO_ADDR_PAGE_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8812F) & \ + BIT_MASK_PCIE_MIO_ADDR_PAGE_8812F) +#define BIT_SET_PCIE_MIO_ADDR_PAGE_8812F(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8812F(x) | \ + BIT_PCIE_MIO_ADDR_PAGE_8812F(v)) + +#define BIT_PCIE_MIO_BYIOREG_8812F BIT(13) +#define BIT_PCIE_MIO_RE_8812F BIT(12) + +#define BIT_SHIFT_PCIE_MIO_WE_8812F 8 +#define BIT_MASK_PCIE_MIO_WE_8812F 0xf +#define BIT_PCIE_MIO_WE_8812F(x) \ + (((x) & BIT_MASK_PCIE_MIO_WE_8812F) << BIT_SHIFT_PCIE_MIO_WE_8812F) +#define BITS_PCIE_MIO_WE_8812F \ + (BIT_MASK_PCIE_MIO_WE_8812F << BIT_SHIFT_PCIE_MIO_WE_8812F) +#define BIT_CLEAR_PCIE_MIO_WE_8812F(x) ((x) & (~BITS_PCIE_MIO_WE_8812F)) +#define BIT_GET_PCIE_MIO_WE_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_WE_8812F) & BIT_MASK_PCIE_MIO_WE_8812F) +#define BIT_SET_PCIE_MIO_WE_8812F(x, v) \ + (BIT_CLEAR_PCIE_MIO_WE_8812F(x) | BIT_PCIE_MIO_WE_8812F(v)) + +#define BIT_SHIFT_PCIE_MIO_ADDR_8812F 0 +#define BIT_MASK_PCIE_MIO_ADDR_8812F 0xff +#define BIT_PCIE_MIO_ADDR_8812F(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_8812F) << BIT_SHIFT_PCIE_MIO_ADDR_8812F) +#define BITS_PCIE_MIO_ADDR_8812F \ + (BIT_MASK_PCIE_MIO_ADDR_8812F << BIT_SHIFT_PCIE_MIO_ADDR_8812F) +#define BIT_CLEAR_PCIE_MIO_ADDR_8812F(x) ((x) & (~BITS_PCIE_MIO_ADDR_8812F)) +#define BIT_GET_PCIE_MIO_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_8812F) & BIT_MASK_PCIE_MIO_ADDR_8812F) +#define BIT_SET_PCIE_MIO_ADDR_8812F(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_8812F(x) | BIT_PCIE_MIO_ADDR_8812F(v)) + +/* 2 REG_PCIE_MIO_INTD_8812F */ + +#define BIT_SHIFT_PCIE_MIO_DATA_8812F 0 +#define BIT_MASK_PCIE_MIO_DATA_8812F 0xffffffffL +#define BIT_PCIE_MIO_DATA_8812F(x) \ + (((x) & BIT_MASK_PCIE_MIO_DATA_8812F) << BIT_SHIFT_PCIE_MIO_DATA_8812F) +#define BITS_PCIE_MIO_DATA_8812F \ + (BIT_MASK_PCIE_MIO_DATA_8812F << BIT_SHIFT_PCIE_MIO_DATA_8812F) +#define BIT_CLEAR_PCIE_MIO_DATA_8812F(x) ((x) & (~BITS_PCIE_MIO_DATA_8812F)) +#define BIT_GET_PCIE_MIO_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_DATA_8812F) & BIT_MASK_PCIE_MIO_DATA_8812F) +#define BIT_SET_PCIE_MIO_DATA_8812F(x, v) \ + (BIT_CLEAR_PCIE_MIO_DATA_8812F(x) | BIT_PCIE_MIO_DATA_8812F(v)) + +/* 2 REG_WLRF1_8812F */ + +#define BIT_SHIFT_WLRF1_CTRL_8812F 24 +#define BIT_MASK_WLRF1_CTRL_8812F 0xff +#define BIT_WLRF1_CTRL_8812F(x) \ + (((x) & BIT_MASK_WLRF1_CTRL_8812F) << BIT_SHIFT_WLRF1_CTRL_8812F) +#define BITS_WLRF1_CTRL_8812F \ + (BIT_MASK_WLRF1_CTRL_8812F << BIT_SHIFT_WLRF1_CTRL_8812F) +#define BIT_CLEAR_WLRF1_CTRL_8812F(x) ((x) & (~BITS_WLRF1_CTRL_8812F)) +#define BIT_GET_WLRF1_CTRL_8812F(x) \ + (((x) >> BIT_SHIFT_WLRF1_CTRL_8812F) & BIT_MASK_WLRF1_CTRL_8812F) +#define BIT_SET_WLRF1_CTRL_8812F(x, v) \ + (BIT_CLEAR_WLRF1_CTRL_8812F(x) | BIT_WLRF1_CTRL_8812F(v)) + +/* 2 REG_SYS_CFG1_8812F */ + +#define BIT_SHIFT_TRP_ICFG_8812F 28 +#define BIT_MASK_TRP_ICFG_8812F 0xf +#define BIT_TRP_ICFG_8812F(x) \ + (((x) & BIT_MASK_TRP_ICFG_8812F) << BIT_SHIFT_TRP_ICFG_8812F) +#define BITS_TRP_ICFG_8812F \ + (BIT_MASK_TRP_ICFG_8812F << BIT_SHIFT_TRP_ICFG_8812F) +#define BIT_CLEAR_TRP_ICFG_8812F(x) ((x) & (~BITS_TRP_ICFG_8812F)) +#define BIT_GET_TRP_ICFG_8812F(x) \ + (((x) >> BIT_SHIFT_TRP_ICFG_8812F) & BIT_MASK_TRP_ICFG_8812F) +#define BIT_SET_TRP_ICFG_8812F(x, v) \ + (BIT_CLEAR_TRP_ICFG_8812F(x) | BIT_TRP_ICFG_8812F(v)) + +#define BIT_RF_TYPE_ID_8812F BIT(27) +#define BIT_BD_HCI_SEL_8812F BIT(26) +#define BIT_BD_PKG_SEL_8812F BIT(25) +#define BIT_INTERNAL_EXTERNAL_SWR_8812F BIT(24) +#define BIT_RTL_ID_8812F BIT(23) +#define BIT_PAD_HWPD_IDN_8812F BIT(22) +#define BIT_TESTMODE_8812F BIT(20) + +#define BIT_SHIFT_VENDOR_ID_8812F 16 +#define BIT_MASK_VENDOR_ID_8812F 0xf +#define BIT_VENDOR_ID_8812F(x) \ + (((x) & BIT_MASK_VENDOR_ID_8812F) << BIT_SHIFT_VENDOR_ID_8812F) +#define BITS_VENDOR_ID_8812F \ + (BIT_MASK_VENDOR_ID_8812F << BIT_SHIFT_VENDOR_ID_8812F) +#define BIT_CLEAR_VENDOR_ID_8812F(x) ((x) & (~BITS_VENDOR_ID_8812F)) +#define BIT_GET_VENDOR_ID_8812F(x) \ + (((x) >> BIT_SHIFT_VENDOR_ID_8812F) & BIT_MASK_VENDOR_ID_8812F) +#define BIT_SET_VENDOR_ID_8812F(x, v) \ + (BIT_CLEAR_VENDOR_ID_8812F(x) | BIT_VENDOR_ID_8812F(v)) + +#define BIT_SHIFT_CHIP_VER_8812F 12 +#define BIT_MASK_CHIP_VER_8812F 0xf +#define BIT_CHIP_VER_8812F(x) \ + (((x) & BIT_MASK_CHIP_VER_8812F) << BIT_SHIFT_CHIP_VER_8812F) +#define BITS_CHIP_VER_8812F \ + (BIT_MASK_CHIP_VER_8812F << BIT_SHIFT_CHIP_VER_8812F) +#define BIT_CLEAR_CHIP_VER_8812F(x) ((x) & (~BITS_CHIP_VER_8812F)) +#define BIT_GET_CHIP_VER_8812F(x) \ + (((x) >> BIT_SHIFT_CHIP_VER_8812F) & BIT_MASK_CHIP_VER_8812F) +#define BIT_SET_CHIP_VER_8812F(x, v) \ + (BIT_CLEAR_CHIP_VER_8812F(x) | BIT_CHIP_VER_8812F(v)) + +#define BIT_BD_MAC3_8812F BIT(11) +#define BIT_BD_MAC1_8812F BIT(10) +#define BIT_BD_MAC2_8812F BIT(9) +#define BIT_SIC_IDLE_8812F BIT(8) +#define BIT_SW_OFFLOAD_EN_8812F BIT(7) +#define BIT_OCP_SHUTDN_8812F BIT(6) +#define BIT_V15_VLD_8812F BIT(5) +#define BIT_PCIRSTB_8812F BIT(4) +#define BIT_PCLK_VLD_8812F BIT(3) +#define BIT_UCLK_VLD_8812F BIT(2) +#define BIT_ACLK_VLD_8812F BIT(1) +#define BIT_XCLK_VLD_8812F BIT(0) + +/* 2 REG_SYS_STATUS1_8812F */ + +#define BIT_SHIFT_RF_RL_ID_8812F 28 +#define BIT_MASK_RF_RL_ID_8812F 0xf +#define BIT_RF_RL_ID_8812F(x) \ + (((x) & BIT_MASK_RF_RL_ID_8812F) << BIT_SHIFT_RF_RL_ID_8812F) +#define BITS_RF_RL_ID_8812F \ + (BIT_MASK_RF_RL_ID_8812F << BIT_SHIFT_RF_RL_ID_8812F) +#define BIT_CLEAR_RF_RL_ID_8812F(x) ((x) & (~BITS_RF_RL_ID_8812F)) +#define BIT_GET_RF_RL_ID_8812F(x) \ + (((x) >> BIT_SHIFT_RF_RL_ID_8812F) & BIT_MASK_RF_RL_ID_8812F) +#define BIT_SET_RF_RL_ID_8812F(x, v) \ + (BIT_CLEAR_RF_RL_ID_8812F(x) | BIT_RF_RL_ID_8812F(v)) + +#define BIT_HPHY_ICFG_8812F BIT(19) + +#define BIT_SHIFT_SEL_0XC0_8812F 16 +#define BIT_MASK_SEL_0XC0_8812F 0x3 +#define BIT_SEL_0XC0_8812F(x) \ + (((x) & BIT_MASK_SEL_0XC0_8812F) << BIT_SHIFT_SEL_0XC0_8812F) +#define BITS_SEL_0XC0_8812F \ + (BIT_MASK_SEL_0XC0_8812F << BIT_SHIFT_SEL_0XC0_8812F) +#define BIT_CLEAR_SEL_0XC0_8812F(x) ((x) & (~BITS_SEL_0XC0_8812F)) +#define BIT_GET_SEL_0XC0_8812F(x) \ + (((x) >> BIT_SHIFT_SEL_0XC0_8812F) & BIT_MASK_SEL_0XC0_8812F) +#define BIT_SET_SEL_0XC0_8812F(x, v) \ + (BIT_CLEAR_SEL_0XC0_8812F(x) | BIT_SEL_0XC0_8812F(v)) + +#define BIT_SHIFT_HCI_SEL_V4_8812F 12 +#define BIT_MASK_HCI_SEL_V4_8812F 0x3 +#define BIT_HCI_SEL_V4_8812F(x) \ + (((x) & BIT_MASK_HCI_SEL_V4_8812F) << BIT_SHIFT_HCI_SEL_V4_8812F) +#define BITS_HCI_SEL_V4_8812F \ + (BIT_MASK_HCI_SEL_V4_8812F << BIT_SHIFT_HCI_SEL_V4_8812F) +#define BIT_CLEAR_HCI_SEL_V4_8812F(x) ((x) & (~BITS_HCI_SEL_V4_8812F)) +#define BIT_GET_HCI_SEL_V4_8812F(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_V4_8812F) & BIT_MASK_HCI_SEL_V4_8812F) +#define BIT_SET_HCI_SEL_V4_8812F(x, v) \ + (BIT_CLEAR_HCI_SEL_V4_8812F(x) | BIT_HCI_SEL_V4_8812F(v)) + +#define BIT_USB_OPERATION_MODE_8812F BIT(10) +#define BIT_BT_PDN_8812F BIT(9) +#define BIT_AUTO_WLPON_8812F BIT(8) +#define BIT_WL_MODE_8812F BIT(7) +#define BIT_PKG_SEL_HCI_8812F BIT(6) + +#define BIT_SHIFT_PAD_HCI_SEL_V2_8812F 3 +#define BIT_MASK_PAD_HCI_SEL_V2_8812F 0x3 +#define BIT_PAD_HCI_SEL_V2_8812F(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL_V2_8812F) \ + << BIT_SHIFT_PAD_HCI_SEL_V2_8812F) +#define BITS_PAD_HCI_SEL_V2_8812F \ + (BIT_MASK_PAD_HCI_SEL_V2_8812F << BIT_SHIFT_PAD_HCI_SEL_V2_8812F) +#define BIT_CLEAR_PAD_HCI_SEL_V2_8812F(x) ((x) & (~BITS_PAD_HCI_SEL_V2_8812F)) +#define BIT_GET_PAD_HCI_SEL_V2_8812F(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL_V2_8812F) & \ + BIT_MASK_PAD_HCI_SEL_V2_8812F) +#define BIT_SET_PAD_HCI_SEL_V2_8812F(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL_V2_8812F(x) | BIT_PAD_HCI_SEL_V2_8812F(v)) + +#define BIT_SHIFT_EFS_HCI_SEL_V1_8812F 0 +#define BIT_MASK_EFS_HCI_SEL_V1_8812F 0x7 +#define BIT_EFS_HCI_SEL_V1_8812F(x) \ + (((x) & BIT_MASK_EFS_HCI_SEL_V1_8812F) \ + << BIT_SHIFT_EFS_HCI_SEL_V1_8812F) +#define BITS_EFS_HCI_SEL_V1_8812F \ + (BIT_MASK_EFS_HCI_SEL_V1_8812F << BIT_SHIFT_EFS_HCI_SEL_V1_8812F) +#define BIT_CLEAR_EFS_HCI_SEL_V1_8812F(x) ((x) & (~BITS_EFS_HCI_SEL_V1_8812F)) +#define BIT_GET_EFS_HCI_SEL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_EFS_HCI_SEL_V1_8812F) & \ + BIT_MASK_EFS_HCI_SEL_V1_8812F) +#define BIT_SET_EFS_HCI_SEL_V1_8812F(x, v) \ + (BIT_CLEAR_EFS_HCI_SEL_V1_8812F(x) | BIT_EFS_HCI_SEL_V1_8812F(v)) + +/* 2 REG_SYS_STATUS2_8812F */ +#define BIT_HIOE_ON_TIMEOUT_8812F BIT(23) +#define BIT_SIC_ON_TIMEOUT_8812F BIT(22) +#define BIT_CPU_ON_TIMEOUT_8812F BIT(21) +#define BIT_HCI_ON_TIMEOUT_8812F BIT(20) +#define BIT_SIO_ALDN_8812F BIT(19) +#define BIT_USB_ALDN_8812F BIT(18) +#define BIT_PCI_ALDN_8812F BIT(17) +#define BIT_SYS_ALDN_8812F BIT(16) + +#define BIT_SHIFT_EPVID1_8812F 8 +#define BIT_MASK_EPVID1_8812F 0xff +#define BIT_EPVID1_8812F(x) \ + (((x) & BIT_MASK_EPVID1_8812F) << BIT_SHIFT_EPVID1_8812F) +#define BITS_EPVID1_8812F (BIT_MASK_EPVID1_8812F << BIT_SHIFT_EPVID1_8812F) +#define BIT_CLEAR_EPVID1_8812F(x) ((x) & (~BITS_EPVID1_8812F)) +#define BIT_GET_EPVID1_8812F(x) \ + (((x) >> BIT_SHIFT_EPVID1_8812F) & BIT_MASK_EPVID1_8812F) +#define BIT_SET_EPVID1_8812F(x, v) \ + (BIT_CLEAR_EPVID1_8812F(x) | BIT_EPVID1_8812F(v)) + +#define BIT_SHIFT_EPVID0_8812F 0 +#define BIT_MASK_EPVID0_8812F 0xff +#define BIT_EPVID0_8812F(x) \ + (((x) & BIT_MASK_EPVID0_8812F) << BIT_SHIFT_EPVID0_8812F) +#define BITS_EPVID0_8812F (BIT_MASK_EPVID0_8812F << BIT_SHIFT_EPVID0_8812F) +#define BIT_CLEAR_EPVID0_8812F(x) ((x) & (~BITS_EPVID0_8812F)) +#define BIT_GET_EPVID0_8812F(x) \ + (((x) >> BIT_SHIFT_EPVID0_8812F) & BIT_MASK_EPVID0_8812F) +#define BIT_SET_EPVID0_8812F(x, v) \ + (BIT_CLEAR_EPVID0_8812F(x) | BIT_EPVID0_8812F(v)) + +/* 2 REG_SYS_CFG2_8812F */ +#define BIT_HCI_SEL_EMBEDDED_8812F BIT(8) + +#define BIT_SHIFT_HW_ID_8812F 0 +#define BIT_MASK_HW_ID_8812F 0xff +#define BIT_HW_ID_8812F(x) \ + (((x) & BIT_MASK_HW_ID_8812F) << BIT_SHIFT_HW_ID_8812F) +#define BITS_HW_ID_8812F (BIT_MASK_HW_ID_8812F << BIT_SHIFT_HW_ID_8812F) +#define BIT_CLEAR_HW_ID_8812F(x) ((x) & (~BITS_HW_ID_8812F)) +#define BIT_GET_HW_ID_8812F(x) \ + (((x) >> BIT_SHIFT_HW_ID_8812F) & BIT_MASK_HW_ID_8812F) +#define BIT_SET_HW_ID_8812F(x, v) \ + (BIT_CLEAR_HW_ID_8812F(x) | BIT_HW_ID_8812F(v)) + +/* 2 REG_SYS_CFG3_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_ANAPARSW_MAC_0_8812F */ +#define BIT_OCP_L_8812F BIT(31) +#define BIT_POWOCP_L_8812F BIT(30) + +#define BIT_SHIFT_CF_L_V2_8812F 28 +#define BIT_MASK_CF_L_V2_8812F 0x3 +#define BIT_CF_L_V2_8812F(x) \ + (((x) & BIT_MASK_CF_L_V2_8812F) << BIT_SHIFT_CF_L_V2_8812F) +#define BITS_CF_L_V2_8812F (BIT_MASK_CF_L_V2_8812F << BIT_SHIFT_CF_L_V2_8812F) +#define BIT_CLEAR_CF_L_V2_8812F(x) ((x) & (~BITS_CF_L_V2_8812F)) +#define BIT_GET_CF_L_V2_8812F(x) \ + (((x) >> BIT_SHIFT_CF_L_V2_8812F) & BIT_MASK_CF_L_V2_8812F) +#define BIT_SET_CF_L_V2_8812F(x, v) \ + (BIT_CLEAR_CF_L_V2_8812F(x) | BIT_CF_L_V2_8812F(v)) + +#define BIT_SHIFT_CFC_L_V2_8812F 26 +#define BIT_MASK_CFC_L_V2_8812F 0x3 +#define BIT_CFC_L_V2_8812F(x) \ + (((x) & BIT_MASK_CFC_L_V2_8812F) << BIT_SHIFT_CFC_L_V2_8812F) +#define BITS_CFC_L_V2_8812F \ + (BIT_MASK_CFC_L_V2_8812F << BIT_SHIFT_CFC_L_V2_8812F) +#define BIT_CLEAR_CFC_L_V2_8812F(x) ((x) & (~BITS_CFC_L_V2_8812F)) +#define BIT_GET_CFC_L_V2_8812F(x) \ + (((x) >> BIT_SHIFT_CFC_L_V2_8812F) & BIT_MASK_CFC_L_V2_8812F) +#define BIT_SET_CFC_L_V2_8812F(x, v) \ + (BIT_CLEAR_CFC_L_V2_8812F(x) | BIT_CFC_L_V2_8812F(v)) + +#define BIT_SHIFT_R3_L_V2_8812F 24 +#define BIT_MASK_R3_L_V2_8812F 0x3 +#define BIT_R3_L_V2_8812F(x) \ + (((x) & BIT_MASK_R3_L_V2_8812F) << BIT_SHIFT_R3_L_V2_8812F) +#define BITS_R3_L_V2_8812F (BIT_MASK_R3_L_V2_8812F << BIT_SHIFT_R3_L_V2_8812F) +#define BIT_CLEAR_R3_L_V2_8812F(x) ((x) & (~BITS_R3_L_V2_8812F)) +#define BIT_GET_R3_L_V2_8812F(x) \ + (((x) >> BIT_SHIFT_R3_L_V2_8812F) & BIT_MASK_R3_L_V2_8812F) +#define BIT_SET_R3_L_V2_8812F(x, v) \ + (BIT_CLEAR_R3_L_V2_8812F(x) | BIT_R3_L_V2_8812F(v)) + +#define BIT_SHIFT_R2_L_8812F 22 +#define BIT_MASK_R2_L_8812F 0x3 +#define BIT_R2_L_8812F(x) (((x) & BIT_MASK_R2_L_8812F) << BIT_SHIFT_R2_L_8812F) +#define BITS_R2_L_8812F (BIT_MASK_R2_L_8812F << BIT_SHIFT_R2_L_8812F) +#define BIT_CLEAR_R2_L_8812F(x) ((x) & (~BITS_R2_L_8812F)) +#define BIT_GET_R2_L_8812F(x) \ + (((x) >> BIT_SHIFT_R2_L_8812F) & BIT_MASK_R2_L_8812F) +#define BIT_SET_R2_L_8812F(x, v) (BIT_CLEAR_R2_L_8812F(x) | BIT_R2_L_8812F(v)) + +#define BIT_SHIFT_R1_L_8812F 20 +#define BIT_MASK_R1_L_8812F 0x3 +#define BIT_R1_L_8812F(x) (((x) & BIT_MASK_R1_L_8812F) << BIT_SHIFT_R1_L_8812F) +#define BITS_R1_L_8812F (BIT_MASK_R1_L_8812F << BIT_SHIFT_R1_L_8812F) +#define BIT_CLEAR_R1_L_8812F(x) ((x) & (~BITS_R1_L_8812F)) +#define BIT_GET_R1_L_8812F(x) \ + (((x) >> BIT_SHIFT_R1_L_8812F) & BIT_MASK_R1_L_8812F) +#define BIT_SET_R1_L_8812F(x, v) (BIT_CLEAR_R1_L_8812F(x) | BIT_R1_L_8812F(v)) + +#define BIT_SHIFT_C3_L_8812F 18 +#define BIT_MASK_C3_L_8812F 0x3 +#define BIT_C3_L_8812F(x) (((x) & BIT_MASK_C3_L_8812F) << BIT_SHIFT_C3_L_8812F) +#define BITS_C3_L_8812F (BIT_MASK_C3_L_8812F << BIT_SHIFT_C3_L_8812F) +#define BIT_CLEAR_C3_L_8812F(x) ((x) & (~BITS_C3_L_8812F)) +#define BIT_GET_C3_L_8812F(x) \ + (((x) >> BIT_SHIFT_C3_L_8812F) & BIT_MASK_C3_L_8812F) +#define BIT_SET_C3_L_8812F(x, v) (BIT_CLEAR_C3_L_8812F(x) | BIT_C3_L_8812F(v)) + +#define BIT_SHIFT_C2_L_8812F 16 +#define BIT_MASK_C2_L_8812F 0x3 +#define BIT_C2_L_8812F(x) (((x) & BIT_MASK_C2_L_8812F) << BIT_SHIFT_C2_L_8812F) +#define BITS_C2_L_8812F (BIT_MASK_C2_L_8812F << BIT_SHIFT_C2_L_8812F) +#define BIT_CLEAR_C2_L_8812F(x) ((x) & (~BITS_C2_L_8812F)) +#define BIT_GET_C2_L_8812F(x) \ + (((x) >> BIT_SHIFT_C2_L_8812F) & BIT_MASK_C2_L_8812F) +#define BIT_SET_C2_L_8812F(x, v) (BIT_CLEAR_C2_L_8812F(x) | BIT_C2_L_8812F(v)) + +#define BIT_SHIFT_C1_L_V2_8812F 14 +#define BIT_MASK_C1_L_V2_8812F 0x3 +#define BIT_C1_L_V2_8812F(x) \ + (((x) & BIT_MASK_C1_L_V2_8812F) << BIT_SHIFT_C1_L_V2_8812F) +#define BITS_C1_L_V2_8812F (BIT_MASK_C1_L_V2_8812F << BIT_SHIFT_C1_L_V2_8812F) +#define BIT_CLEAR_C1_L_V2_8812F(x) ((x) & (~BITS_C1_L_V2_8812F)) +#define BIT_GET_C1_L_V2_8812F(x) \ + (((x) >> BIT_SHIFT_C1_L_V2_8812F) & BIT_MASK_C1_L_V2_8812F) +#define BIT_SET_C1_L_V2_8812F(x, v) \ + (BIT_CLEAR_C1_L_V2_8812F(x) | BIT_C1_L_V2_8812F(v)) + +#define BIT_REG_OCPS_L_V2_8812F BIT(13) +#define BIT_REG_PWM_L_8812F BIT(12) + +#define BIT_SHIFT_V15ADJ_L_8812F 9 +#define BIT_MASK_V15ADJ_L_8812F 0x7 +#define BIT_V15ADJ_L_8812F(x) \ + (((x) & BIT_MASK_V15ADJ_L_8812F) << BIT_SHIFT_V15ADJ_L_8812F) +#define BITS_V15ADJ_L_8812F \ + (BIT_MASK_V15ADJ_L_8812F << BIT_SHIFT_V15ADJ_L_8812F) +#define BIT_CLEAR_V15ADJ_L_8812F(x) ((x) & (~BITS_V15ADJ_L_8812F)) +#define BIT_GET_V15ADJ_L_8812F(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L_8812F) & BIT_MASK_V15ADJ_L_8812F) +#define BIT_SET_V15ADJ_L_8812F(x, v) \ + (BIT_CLEAR_V15ADJ_L_8812F(x) | BIT_V15ADJ_L_8812F(v)) + +#define BIT_SHIFT_IN_L_8812F 6 +#define BIT_MASK_IN_L_8812F 0x7 +#define BIT_IN_L_8812F(x) (((x) & BIT_MASK_IN_L_8812F) << BIT_SHIFT_IN_L_8812F) +#define BITS_IN_L_8812F (BIT_MASK_IN_L_8812F << BIT_SHIFT_IN_L_8812F) +#define BIT_CLEAR_IN_L_8812F(x) ((x) & (~BITS_IN_L_8812F)) +#define BIT_GET_IN_L_8812F(x) \ + (((x) >> BIT_SHIFT_IN_L_8812F) & BIT_MASK_IN_L_8812F) +#define BIT_SET_IN_L_8812F(x, v) (BIT_CLEAR_IN_L_8812F(x) | BIT_IN_L_8812F(v)) + +#define BIT_SHIFT_STD_L_8812F 4 +#define BIT_MASK_STD_L_8812F 0x3 +#define BIT_STD_L_8812F(x) \ + (((x) & BIT_MASK_STD_L_8812F) << BIT_SHIFT_STD_L_8812F) +#define BITS_STD_L_8812F (BIT_MASK_STD_L_8812F << BIT_SHIFT_STD_L_8812F) +#define BIT_CLEAR_STD_L_8812F(x) ((x) & (~BITS_STD_L_8812F)) +#define BIT_GET_STD_L_8812F(x) \ + (((x) >> BIT_SHIFT_STD_L_8812F) & BIT_MASK_STD_L_8812F) +#define BIT_SET_STD_L_8812F(x, v) \ + (BIT_CLEAR_STD_L_8812F(x) | BIT_STD_L_8812F(v)) + +#define BIT_SHIFT_VOL_L_8812F 0 +#define BIT_MASK_VOL_L_8812F 0xf +#define BIT_VOL_L_8812F(x) \ + (((x) & BIT_MASK_VOL_L_8812F) << BIT_SHIFT_VOL_L_8812F) +#define BITS_VOL_L_8812F (BIT_MASK_VOL_L_8812F << BIT_SHIFT_VOL_L_8812F) +#define BIT_CLEAR_VOL_L_8812F(x) ((x) & (~BITS_VOL_L_8812F)) +#define BIT_GET_VOL_L_8812F(x) \ + (((x) >> BIT_SHIFT_VOL_L_8812F) & BIT_MASK_VOL_L_8812F) +#define BIT_SET_VOL_L_8812F(x, v) \ + (BIT_CLEAR_VOL_L_8812F(x) | BIT_VOL_L_8812F(v)) + +/* 2 REG_ANAPARSW_MAC_1_8812F */ + +#define BIT_SHIFT_OCP_L_PFM_8812F 29 +#define BIT_MASK_OCP_L_PFM_8812F 0x7 +#define BIT_OCP_L_PFM_8812F(x) \ + (((x) & BIT_MASK_OCP_L_PFM_8812F) << BIT_SHIFT_OCP_L_PFM_8812F) +#define BITS_OCP_L_PFM_8812F \ + (BIT_MASK_OCP_L_PFM_8812F << BIT_SHIFT_OCP_L_PFM_8812F) +#define BIT_CLEAR_OCP_L_PFM_8812F(x) ((x) & (~BITS_OCP_L_PFM_8812F)) +#define BIT_GET_OCP_L_PFM_8812F(x) \ + (((x) >> BIT_SHIFT_OCP_L_PFM_8812F) & BIT_MASK_OCP_L_PFM_8812F) +#define BIT_SET_OCP_L_PFM_8812F(x, v) \ + (BIT_CLEAR_OCP_L_PFM_8812F(x) | BIT_OCP_L_PFM_8812F(v)) + +#define BIT_SHIFT_CFC_L_PFM_8812F 27 +#define BIT_MASK_CFC_L_PFM_8812F 0x3 +#define BIT_CFC_L_PFM_8812F(x) \ + (((x) & BIT_MASK_CFC_L_PFM_8812F) << BIT_SHIFT_CFC_L_PFM_8812F) +#define BITS_CFC_L_PFM_8812F \ + (BIT_MASK_CFC_L_PFM_8812F << BIT_SHIFT_CFC_L_PFM_8812F) +#define BIT_CLEAR_CFC_L_PFM_8812F(x) ((x) & (~BITS_CFC_L_PFM_8812F)) +#define BIT_GET_CFC_L_PFM_8812F(x) \ + (((x) >> BIT_SHIFT_CFC_L_PFM_8812F) & BIT_MASK_CFC_L_PFM_8812F) +#define BIT_SET_CFC_L_PFM_8812F(x, v) \ + (BIT_CLEAR_CFC_L_PFM_8812F(x) | BIT_CFC_L_PFM_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_REG_FREQ_L_V1_8812F 20 +#define BIT_MASK_REG_FREQ_L_V1_8812F 0x7 +#define BIT_REG_FREQ_L_V1_8812F(x) \ + (((x) & BIT_MASK_REG_FREQ_L_V1_8812F) << BIT_SHIFT_REG_FREQ_L_V1_8812F) +#define BITS_REG_FREQ_L_V1_8812F \ + (BIT_MASK_REG_FREQ_L_V1_8812F << BIT_SHIFT_REG_FREQ_L_V1_8812F) +#define BIT_CLEAR_REG_FREQ_L_V1_8812F(x) ((x) & (~BITS_REG_FREQ_L_V1_8812F)) +#define BIT_GET_REG_FREQ_L_V1_8812F(x) \ + (((x) >> BIT_SHIFT_REG_FREQ_L_V1_8812F) & BIT_MASK_REG_FREQ_L_V1_8812F) +#define BIT_SET_REG_FREQ_L_V1_8812F(x, v) \ + (BIT_CLEAR_REG_FREQ_L_V1_8812F(x) | BIT_REG_FREQ_L_V1_8812F(v)) + +#define BIT_EN_DUTY_8812F BIT(19) + +#define BIT_SHIFT_REG_MODE_V2_8812F 17 +#define BIT_MASK_REG_MODE_V2_8812F 0x3 +#define BIT_REG_MODE_V2_8812F(x) \ + (((x) & BIT_MASK_REG_MODE_V2_8812F) << BIT_SHIFT_REG_MODE_V2_8812F) +#define BITS_REG_MODE_V2_8812F \ + (BIT_MASK_REG_MODE_V2_8812F << BIT_SHIFT_REG_MODE_V2_8812F) +#define BIT_CLEAR_REG_MODE_V2_8812F(x) ((x) & (~BITS_REG_MODE_V2_8812F)) +#define BIT_GET_REG_MODE_V2_8812F(x) \ + (((x) >> BIT_SHIFT_REG_MODE_V2_8812F) & BIT_MASK_REG_MODE_V2_8812F) +#define BIT_SET_REG_MODE_V2_8812F(x, v) \ + (BIT_CLEAR_REG_MODE_V2_8812F(x) | BIT_REG_MODE_V2_8812F(v)) + +#define BIT_EN_SP_8812F BIT(16) +#define BIT_REG_AUTO_L_V2_8812F BIT(15) +#define BIT_REG_LDOF_L_V2_8812F BIT(14) +#define BIT_REG_TYPE_L_V2_8812F BIT(13) +#define BIT_VO15_V1P05_H_8812F BIT(12) +#define BIT_ARENB_L_V2_8812F BIT(11) + +#define BIT_SHIFT_TBOX_L1_V2_8812F 9 +#define BIT_MASK_TBOX_L1_V2_8812F 0x3 +#define BIT_TBOX_L1_V2_8812F(x) \ + (((x) & BIT_MASK_TBOX_L1_V2_8812F) << BIT_SHIFT_TBOX_L1_V2_8812F) +#define BITS_TBOX_L1_V2_8812F \ + (BIT_MASK_TBOX_L1_V2_8812F << BIT_SHIFT_TBOX_L1_V2_8812F) +#define BIT_CLEAR_TBOX_L1_V2_8812F(x) ((x) & (~BITS_TBOX_L1_V2_8812F)) +#define BIT_GET_TBOX_L1_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TBOX_L1_V2_8812F) & BIT_MASK_TBOX_L1_V2_8812F) +#define BIT_SET_TBOX_L1_V2_8812F(x, v) \ + (BIT_CLEAR_TBOX_L1_V2_8812F(x) | BIT_TBOX_L1_V2_8812F(v)) + +#define BIT_SHIFT_REG_DELAY_L_8812F 7 +#define BIT_MASK_REG_DELAY_L_8812F 0x3 +#define BIT_REG_DELAY_L_8812F(x) \ + (((x) & BIT_MASK_REG_DELAY_L_8812F) << BIT_SHIFT_REG_DELAY_L_8812F) +#define BITS_REG_DELAY_L_8812F \ + (BIT_MASK_REG_DELAY_L_8812F << BIT_SHIFT_REG_DELAY_L_8812F) +#define BIT_CLEAR_REG_DELAY_L_8812F(x) ((x) & (~BITS_REG_DELAY_L_8812F)) +#define BIT_GET_REG_DELAY_L_8812F(x) \ + (((x) >> BIT_SHIFT_REG_DELAY_L_8812F) & BIT_MASK_REG_DELAY_L_8812F) +#define BIT_SET_REG_DELAY_L_8812F(x, v) \ + (BIT_CLEAR_REG_DELAY_L_8812F(x) | BIT_REG_DELAY_L_8812F(v)) + +#define BIT_REG_CLAMP_D_L_8812F BIT(6) +#define BIT_REG_BYPASS_L_V2_8812F BIT(5) +#define BIT_REG_AUTOZCD_L_8812F BIT(4) +#define BIT_POW_ZCD_L_V2_8812F BIT(3) +#define BIT_REG_HALF_L_8812F BIT(2) + +#define BIT_SHIFT_OCP_L_V2_8812F 0 +#define BIT_MASK_OCP_L_V2_8812F 0x3 +#define BIT_OCP_L_V2_8812F(x) \ + (((x) & BIT_MASK_OCP_L_V2_8812F) << BIT_SHIFT_OCP_L_V2_8812F) +#define BITS_OCP_L_V2_8812F \ + (BIT_MASK_OCP_L_V2_8812F << BIT_SHIFT_OCP_L_V2_8812F) +#define BIT_CLEAR_OCP_L_V2_8812F(x) ((x) & (~BITS_OCP_L_V2_8812F)) +#define BIT_GET_OCP_L_V2_8812F(x) \ + (((x) >> BIT_SHIFT_OCP_L_V2_8812F) & BIT_MASK_OCP_L_V2_8812F) +#define BIT_SET_OCP_L_V2_8812F(x, v) \ + (BIT_CLEAR_OCP_L_V2_8812F(x) | BIT_OCP_L_V2_8812F(v)) + +/* 2 REG_ANAPAR_MAC_0_8812F */ + +#define BIT_SHIFT_REG_LPF_R3_8812F 29 +#define BIT_MASK_REG_LPF_R3_8812F 0x7 +#define BIT_REG_LPF_R3_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_R3_8812F) << BIT_SHIFT_REG_LPF_R3_8812F) +#define BITS_REG_LPF_R3_8812F \ + (BIT_MASK_REG_LPF_R3_8812F << BIT_SHIFT_REG_LPF_R3_8812F) +#define BIT_CLEAR_REG_LPF_R3_8812F(x) ((x) & (~BITS_REG_LPF_R3_8812F)) +#define BIT_GET_REG_LPF_R3_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3_8812F) & BIT_MASK_REG_LPF_R3_8812F) +#define BIT_SET_REG_LPF_R3_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_R3_8812F(x) | BIT_REG_LPF_R3_8812F(v)) + +#define BIT_SHIFT_REG_LPF_R2_8812F 24 +#define BIT_MASK_REG_LPF_R2_8812F 0x1f +#define BIT_REG_LPF_R2_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_R2_8812F) << BIT_SHIFT_REG_LPF_R2_8812F) +#define BITS_REG_LPF_R2_8812F \ + (BIT_MASK_REG_LPF_R2_8812F << BIT_SHIFT_REG_LPF_R2_8812F) +#define BIT_CLEAR_REG_LPF_R2_8812F(x) ((x) & (~BITS_REG_LPF_R2_8812F)) +#define BIT_GET_REG_LPF_R2_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R2_8812F) & BIT_MASK_REG_LPF_R2_8812F) +#define BIT_SET_REG_LPF_R2_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_R2_8812F(x) | BIT_REG_LPF_R2_8812F(v)) + +#define BIT_SHIFT_REG_LPF_C3_8812F 21 +#define BIT_MASK_REG_LPF_C3_8812F 0x7 +#define BIT_REG_LPF_C3_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_C3_8812F) << BIT_SHIFT_REG_LPF_C3_8812F) +#define BITS_REG_LPF_C3_8812F \ + (BIT_MASK_REG_LPF_C3_8812F << BIT_SHIFT_REG_LPF_C3_8812F) +#define BIT_CLEAR_REG_LPF_C3_8812F(x) ((x) & (~BITS_REG_LPF_C3_8812F)) +#define BIT_GET_REG_LPF_C3_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C3_8812F) & BIT_MASK_REG_LPF_C3_8812F) +#define BIT_SET_REG_LPF_C3_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_C3_8812F(x) | BIT_REG_LPF_C3_8812F(v)) + +#define BIT_SHIFT_REG_LPF_C2_8812F 18 +#define BIT_MASK_REG_LPF_C2_8812F 0x7 +#define BIT_REG_LPF_C2_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_C2_8812F) << BIT_SHIFT_REG_LPF_C2_8812F) +#define BITS_REG_LPF_C2_8812F \ + (BIT_MASK_REG_LPF_C2_8812F << BIT_SHIFT_REG_LPF_C2_8812F) +#define BIT_CLEAR_REG_LPF_C2_8812F(x) ((x) & (~BITS_REG_LPF_C2_8812F)) +#define BIT_GET_REG_LPF_C2_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C2_8812F) & BIT_MASK_REG_LPF_C2_8812F) +#define BIT_SET_REG_LPF_C2_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_C2_8812F(x) | BIT_REG_LPF_C2_8812F(v)) + +#define BIT_SHIFT_REG_LPF_C1_8812F 15 +#define BIT_MASK_REG_LPF_C1_8812F 0x7 +#define BIT_REG_LPF_C1_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_C1_8812F) << BIT_SHIFT_REG_LPF_C1_8812F) +#define BITS_REG_LPF_C1_8812F \ + (BIT_MASK_REG_LPF_C1_8812F << BIT_SHIFT_REG_LPF_C1_8812F) +#define BIT_CLEAR_REG_LPF_C1_8812F(x) ((x) & (~BITS_REG_LPF_C1_8812F)) +#define BIT_GET_REG_LPF_C1_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C1_8812F) & BIT_MASK_REG_LPF_C1_8812F) +#define BIT_SET_REG_LPF_C1_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_C1_8812F(x) | BIT_REG_LPF_C1_8812F(v)) + +#define BIT_SHIFT_REG_LDO_SEL_V1_8812F 13 +#define BIT_MASK_REG_LDO_SEL_V1_8812F 0x3 +#define BIT_REG_LDO_SEL_V1_8812F(x) \ + (((x) & BIT_MASK_REG_LDO_SEL_V1_8812F) \ + << BIT_SHIFT_REG_LDO_SEL_V1_8812F) +#define BITS_REG_LDO_SEL_V1_8812F \ + (BIT_MASK_REG_LDO_SEL_V1_8812F << BIT_SHIFT_REG_LDO_SEL_V1_8812F) +#define BIT_CLEAR_REG_LDO_SEL_V1_8812F(x) ((x) & (~BITS_REG_LDO_SEL_V1_8812F)) +#define BIT_GET_REG_LDO_SEL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LDO_SEL_V1_8812F) & \ + BIT_MASK_REG_LDO_SEL_V1_8812F) +#define BIT_SET_REG_LDO_SEL_V1_8812F(x, v) \ + (BIT_CLEAR_REG_LDO_SEL_V1_8812F(x) | BIT_REG_LDO_SEL_V1_8812F(v)) + +#define BIT_REG_CP_ICPX2_8812F BIT(12) + +#define BIT_SHIFT_REG_CP_ICP_SEL_FAST_8812F 9 +#define BIT_MASK_REG_CP_ICP_SEL_FAST_8812F 0x7 +#define BIT_REG_CP_ICP_SEL_FAST_8812F(x) \ + (((x) & BIT_MASK_REG_CP_ICP_SEL_FAST_8812F) \ + << BIT_SHIFT_REG_CP_ICP_SEL_FAST_8812F) +#define BITS_REG_CP_ICP_SEL_FAST_8812F \ + (BIT_MASK_REG_CP_ICP_SEL_FAST_8812F \ + << BIT_SHIFT_REG_CP_ICP_SEL_FAST_8812F) +#define BIT_CLEAR_REG_CP_ICP_SEL_FAST_8812F(x) \ + ((x) & (~BITS_REG_CP_ICP_SEL_FAST_8812F)) +#define BIT_GET_REG_CP_ICP_SEL_FAST_8812F(x) \ + (((x) >> BIT_SHIFT_REG_CP_ICP_SEL_FAST_8812F) & \ + BIT_MASK_REG_CP_ICP_SEL_FAST_8812F) +#define BIT_SET_REG_CP_ICP_SEL_FAST_8812F(x, v) \ + (BIT_CLEAR_REG_CP_ICP_SEL_FAST_8812F(x) | \ + BIT_REG_CP_ICP_SEL_FAST_8812F(v)) + +#define BIT_SHIFT_REG_CP_ICP_SEL_8812F 6 +#define BIT_MASK_REG_CP_ICP_SEL_8812F 0x7 +#define BIT_REG_CP_ICP_SEL_8812F(x) \ + (((x) & BIT_MASK_REG_CP_ICP_SEL_8812F) \ + << BIT_SHIFT_REG_CP_ICP_SEL_8812F) +#define BITS_REG_CP_ICP_SEL_8812F \ + (BIT_MASK_REG_CP_ICP_SEL_8812F << BIT_SHIFT_REG_CP_ICP_SEL_8812F) +#define BIT_CLEAR_REG_CP_ICP_SEL_8812F(x) ((x) & (~BITS_REG_CP_ICP_SEL_8812F)) +#define BIT_GET_REG_CP_ICP_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_REG_CP_ICP_SEL_8812F) & \ + BIT_MASK_REG_CP_ICP_SEL_8812F) +#define BIT_SET_REG_CP_ICP_SEL_8812F(x, v) \ + (BIT_CLEAR_REG_CP_ICP_SEL_8812F(x) | BIT_REG_CP_ICP_SEL_8812F(v)) + +#define BIT_SHIFT_REG_IB_PI_8812F 4 +#define BIT_MASK_REG_IB_PI_8812F 0x3 +#define BIT_REG_IB_PI_8812F(x) \ + (((x) & BIT_MASK_REG_IB_PI_8812F) << BIT_SHIFT_REG_IB_PI_8812F) +#define BITS_REG_IB_PI_8812F \ + (BIT_MASK_REG_IB_PI_8812F << BIT_SHIFT_REG_IB_PI_8812F) +#define BIT_CLEAR_REG_IB_PI_8812F(x) ((x) & (~BITS_REG_IB_PI_8812F)) +#define BIT_GET_REG_IB_PI_8812F(x) \ + (((x) >> BIT_SHIFT_REG_IB_PI_8812F) & BIT_MASK_REG_IB_PI_8812F) +#define BIT_SET_REG_IB_PI_8812F(x, v) \ + (BIT_CLEAR_REG_IB_PI_8812F(x) | BIT_REG_IB_PI_8812F(v)) + +#define BIT_LDO2PWRCUT_8812F BIT(3) +#define BIT_VPULSE_LDO_8812F BIT(2) + +#define BIT_SHIFT_LDO_VSEL_8812F 0 +#define BIT_MASK_LDO_VSEL_8812F 0x3 +#define BIT_LDO_VSEL_8812F(x) \ + (((x) & BIT_MASK_LDO_VSEL_8812F) << BIT_SHIFT_LDO_VSEL_8812F) +#define BITS_LDO_VSEL_8812F \ + (BIT_MASK_LDO_VSEL_8812F << BIT_SHIFT_LDO_VSEL_8812F) +#define BIT_CLEAR_LDO_VSEL_8812F(x) ((x) & (~BITS_LDO_VSEL_8812F)) +#define BIT_GET_LDO_VSEL_8812F(x) \ + (((x) >> BIT_SHIFT_LDO_VSEL_8812F) & BIT_MASK_LDO_VSEL_8812F) +#define BIT_SET_LDO_VSEL_8812F(x, v) \ + (BIT_CLEAR_LDO_VSEL_8812F(x) | BIT_LDO_VSEL_8812F(v)) + +/* 2 REG_ANAPAR_MAC_1_8812F */ + +#define BIT_SHIFT_REG_CK_MON_SEL_8812F 29 +#define BIT_MASK_REG_CK_MON_SEL_8812F 0x7 +#define BIT_REG_CK_MON_SEL_8812F(x) \ + (((x) & BIT_MASK_REG_CK_MON_SEL_8812F) \ + << BIT_SHIFT_REG_CK_MON_SEL_8812F) +#define BITS_REG_CK_MON_SEL_8812F \ + (BIT_MASK_REG_CK_MON_SEL_8812F << BIT_SHIFT_REG_CK_MON_SEL_8812F) +#define BIT_CLEAR_REG_CK_MON_SEL_8812F(x) ((x) & (~BITS_REG_CK_MON_SEL_8812F)) +#define BIT_GET_REG_CK_MON_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_REG_CK_MON_SEL_8812F) & \ + BIT_MASK_REG_CK_MON_SEL_8812F) +#define BIT_SET_REG_CK_MON_SEL_8812F(x, v) \ + (BIT_CLEAR_REG_CK_MON_SEL_8812F(x) | BIT_REG_CK_MON_SEL_8812F(v)) + +#define BIT_REG_CK_MON_EN_8812F BIT(28) +#define BIT_REG_XTAL_FREQ_SEL_8812F BIT(27) +#define BIT_REG_XTAL_EDGE_SEL_8812F BIT(26) +#define BIT_REG_VCO_KVCO_8812F BIT(25) +#define BIT_REG_SDM_EDGE_SEL_8812F BIT(24) +#define BIT_REG_SDM_CK_SEL_8812F BIT(23) +#define BIT_REG_SDM_CK_GATED_8812F BIT(22) +#define BIT_REG_PFD_RESET_GATED_8812F BIT(21) + +#define BIT_SHIFT_REG_LPF_R3_FAST_8812F 16 +#define BIT_MASK_REG_LPF_R3_FAST_8812F 0x1f +#define BIT_REG_LPF_R3_FAST_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_R3_FAST_8812F) \ + << BIT_SHIFT_REG_LPF_R3_FAST_8812F) +#define BITS_REG_LPF_R3_FAST_8812F \ + (BIT_MASK_REG_LPF_R3_FAST_8812F << BIT_SHIFT_REG_LPF_R3_FAST_8812F) +#define BIT_CLEAR_REG_LPF_R3_FAST_8812F(x) ((x) & (~BITS_REG_LPF_R3_FAST_8812F)) +#define BIT_GET_REG_LPF_R3_FAST_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3_FAST_8812F) & \ + BIT_MASK_REG_LPF_R3_FAST_8812F) +#define BIT_SET_REG_LPF_R3_FAST_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_R3_FAST_8812F(x) | BIT_REG_LPF_R3_FAST_8812F(v)) + +#define BIT_SHIFT_REG_LPF_R2_FAST_8812F 11 +#define BIT_MASK_REG_LPF_R2_FAST_8812F 0x1f +#define BIT_REG_LPF_R2_FAST_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_R2_FAST_8812F) \ + << BIT_SHIFT_REG_LPF_R2_FAST_8812F) +#define BITS_REG_LPF_R2_FAST_8812F \ + (BIT_MASK_REG_LPF_R2_FAST_8812F << BIT_SHIFT_REG_LPF_R2_FAST_8812F) +#define BIT_CLEAR_REG_LPF_R2_FAST_8812F(x) ((x) & (~BITS_REG_LPF_R2_FAST_8812F)) +#define BIT_GET_REG_LPF_R2_FAST_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R2_FAST_8812F) & \ + BIT_MASK_REG_LPF_R2_FAST_8812F) +#define BIT_SET_REG_LPF_R2_FAST_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_R2_FAST_8812F(x) | BIT_REG_LPF_R2_FAST_8812F(v)) + +#define BIT_SHIFT_REG_LPF_C3_FAST_8812F 8 +#define BIT_MASK_REG_LPF_C3_FAST_8812F 0x7 +#define BIT_REG_LPF_C3_FAST_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_C3_FAST_8812F) \ + << BIT_SHIFT_REG_LPF_C3_FAST_8812F) +#define BITS_REG_LPF_C3_FAST_8812F \ + (BIT_MASK_REG_LPF_C3_FAST_8812F << BIT_SHIFT_REG_LPF_C3_FAST_8812F) +#define BIT_CLEAR_REG_LPF_C3_FAST_8812F(x) ((x) & (~BITS_REG_LPF_C3_FAST_8812F)) +#define BIT_GET_REG_LPF_C3_FAST_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C3_FAST_8812F) & \ + BIT_MASK_REG_LPF_C3_FAST_8812F) +#define BIT_SET_REG_LPF_C3_FAST_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_C3_FAST_8812F(x) | BIT_REG_LPF_C3_FAST_8812F(v)) + +#define BIT_SHIFT_REG_LPF_C2_FAST_8812F 5 +#define BIT_MASK_REG_LPF_C2_FAST_8812F 0x7 +#define BIT_REG_LPF_C2_FAST_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_C2_FAST_8812F) \ + << BIT_SHIFT_REG_LPF_C2_FAST_8812F) +#define BITS_REG_LPF_C2_FAST_8812F \ + (BIT_MASK_REG_LPF_C2_FAST_8812F << BIT_SHIFT_REG_LPF_C2_FAST_8812F) +#define BIT_CLEAR_REG_LPF_C2_FAST_8812F(x) ((x) & (~BITS_REG_LPF_C2_FAST_8812F)) +#define BIT_GET_REG_LPF_C2_FAST_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C2_FAST_8812F) & \ + BIT_MASK_REG_LPF_C2_FAST_8812F) +#define BIT_SET_REG_LPF_C2_FAST_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_C2_FAST_8812F(x) | BIT_REG_LPF_C2_FAST_8812F(v)) + +#define BIT_SHIFT_REG_LPF_C1_FAST_8812F 2 +#define BIT_MASK_REG_LPF_C1_FAST_8812F 0x7 +#define BIT_REG_LPF_C1_FAST_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_C1_FAST_8812F) \ + << BIT_SHIFT_REG_LPF_C1_FAST_8812F) +#define BITS_REG_LPF_C1_FAST_8812F \ + (BIT_MASK_REG_LPF_C1_FAST_8812F << BIT_SHIFT_REG_LPF_C1_FAST_8812F) +#define BIT_CLEAR_REG_LPF_C1_FAST_8812F(x) ((x) & (~BITS_REG_LPF_C1_FAST_8812F)) +#define BIT_GET_REG_LPF_C1_FAST_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C1_FAST_8812F) & \ + BIT_MASK_REG_LPF_C1_FAST_8812F) +#define BIT_SET_REG_LPF_C1_FAST_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_C1_FAST_8812F(x) | BIT_REG_LPF_C1_FAST_8812F(v)) + +#define BIT_SHIFT_REG_LPF_R3_V1_8812F 0 +#define BIT_MASK_REG_LPF_R3_V1_8812F 0x3 +#define BIT_REG_LPF_R3_V1_8812F(x) \ + (((x) & BIT_MASK_REG_LPF_R3_V1_8812F) << BIT_SHIFT_REG_LPF_R3_V1_8812F) +#define BITS_REG_LPF_R3_V1_8812F \ + (BIT_MASK_REG_LPF_R3_V1_8812F << BIT_SHIFT_REG_LPF_R3_V1_8812F) +#define BIT_CLEAR_REG_LPF_R3_V1_8812F(x) ((x) & (~BITS_REG_LPF_R3_V1_8812F)) +#define BIT_GET_REG_LPF_R3_V1_8812F(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3_V1_8812F) & BIT_MASK_REG_LPF_R3_V1_8812F) +#define BIT_SET_REG_LPF_R3_V1_8812F(x, v) \ + (BIT_CLEAR_REG_LPF_R3_V1_8812F(x) | BIT_REG_LPF_R3_V1_8812F(v)) + +/* 2 REG_ANAPAR_MAC_2_8812F */ + +#define BIT_SHIFT_AGPIO_DRV_V1_8812F 30 +#define BIT_MASK_AGPIO_DRV_V1_8812F 0x3 +#define BIT_AGPIO_DRV_V1_8812F(x) \ + (((x) & BIT_MASK_AGPIO_DRV_V1_8812F) << BIT_SHIFT_AGPIO_DRV_V1_8812F) +#define BITS_AGPIO_DRV_V1_8812F \ + (BIT_MASK_AGPIO_DRV_V1_8812F << BIT_SHIFT_AGPIO_DRV_V1_8812F) +#define BIT_CLEAR_AGPIO_DRV_V1_8812F(x) ((x) & (~BITS_AGPIO_DRV_V1_8812F)) +#define BIT_GET_AGPIO_DRV_V1_8812F(x) \ + (((x) >> BIT_SHIFT_AGPIO_DRV_V1_8812F) & BIT_MASK_AGPIO_DRV_V1_8812F) +#define BIT_SET_AGPIO_DRV_V1_8812F(x, v) \ + (BIT_CLEAR_AGPIO_DRV_V1_8812F(x) | BIT_AGPIO_DRV_V1_8812F(v)) + +#define BIT_AGPIO_GPO_V1_8812F BIT(29) +#define BIT_AGPIO_GPE_V1_8812F BIT(28) +#define BIT_SEL_CLK_8812F BIT(27) + +#define BIT_SHIFT_LS_XTAL_SEL_8812F 23 +#define BIT_MASK_LS_XTAL_SEL_8812F 0xf +#define BIT_LS_XTAL_SEL_8812F(x) \ + (((x) & BIT_MASK_LS_XTAL_SEL_8812F) << BIT_SHIFT_LS_XTAL_SEL_8812F) +#define BITS_LS_XTAL_SEL_8812F \ + (BIT_MASK_LS_XTAL_SEL_8812F << BIT_SHIFT_LS_XTAL_SEL_8812F) +#define BIT_CLEAR_LS_XTAL_SEL_8812F(x) ((x) & (~BITS_LS_XTAL_SEL_8812F)) +#define BIT_GET_LS_XTAL_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_LS_XTAL_SEL_8812F) & BIT_MASK_LS_XTAL_SEL_8812F) +#define BIT_SET_LS_XTAL_SEL_8812F(x, v) \ + (BIT_CLEAR_LS_XTAL_SEL_8812F(x) | BIT_LS_XTAL_SEL_8812F(v)) + +#define BIT_LS_SDM_ORDER_V1_8812F BIT(22) +#define BIT_LS_DELAY_PH_8812F BIT(21) +#define BIT_DIVIDER_SEL_8812F BIT(20) + +#define BIT_SHIFT_PCODE_8812F 15 +#define BIT_MASK_PCODE_8812F 0x1f +#define BIT_PCODE_8812F(x) \ + (((x) & BIT_MASK_PCODE_8812F) << BIT_SHIFT_PCODE_8812F) +#define BITS_PCODE_8812F (BIT_MASK_PCODE_8812F << BIT_SHIFT_PCODE_8812F) +#define BIT_CLEAR_PCODE_8812F(x) ((x) & (~BITS_PCODE_8812F)) +#define BIT_GET_PCODE_8812F(x) \ + (((x) >> BIT_SHIFT_PCODE_8812F) & BIT_MASK_PCODE_8812F) +#define BIT_SET_PCODE_8812F(x, v) \ + (BIT_CLEAR_PCODE_8812F(x) | BIT_PCODE_8812F(v)) + +#define BIT_SHIFT_NCODE_8812F 7 +#define BIT_MASK_NCODE_8812F 0xff +#define BIT_NCODE_8812F(x) \ + (((x) & BIT_MASK_NCODE_8812F) << BIT_SHIFT_NCODE_8812F) +#define BITS_NCODE_8812F (BIT_MASK_NCODE_8812F << BIT_SHIFT_NCODE_8812F) +#define BIT_CLEAR_NCODE_8812F(x) ((x) & (~BITS_NCODE_8812F)) +#define BIT_GET_NCODE_8812F(x) \ + (((x) >> BIT_SHIFT_NCODE_8812F) & BIT_MASK_NCODE_8812F) +#define BIT_SET_NCODE_8812F(x, v) \ + (BIT_CLEAR_NCODE_8812F(x) | BIT_NCODE_8812F(v)) + +#define BIT_REG_BEACON_8812F BIT(6) +#define BIT_REG_MBIASE_8812F BIT(5) + +#define BIT_SHIFT_REG_FAST_SEL_8812F 3 +#define BIT_MASK_REG_FAST_SEL_8812F 0x3 +#define BIT_REG_FAST_SEL_8812F(x) \ + (((x) & BIT_MASK_REG_FAST_SEL_8812F) << BIT_SHIFT_REG_FAST_SEL_8812F) +#define BITS_REG_FAST_SEL_8812F \ + (BIT_MASK_REG_FAST_SEL_8812F << BIT_SHIFT_REG_FAST_SEL_8812F) +#define BIT_CLEAR_REG_FAST_SEL_8812F(x) ((x) & (~BITS_REG_FAST_SEL_8812F)) +#define BIT_GET_REG_FAST_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_REG_FAST_SEL_8812F) & BIT_MASK_REG_FAST_SEL_8812F) +#define BIT_SET_REG_FAST_SEL_8812F(x, v) \ + (BIT_CLEAR_REG_FAST_SEL_8812F(x) | BIT_REG_FAST_SEL_8812F(v)) + +#define BIT_REG_CK960M_EN_8812F BIT(2) +#define BIT_REG_CK320M_EN_8812F BIT(1) +#define BIT_REG_CK_5M_EN_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_ANAPAR_XTAL_0_8812F */ +#define BIT_XTAL_SC_LPS_8812F BIT(31) + +#define BIT_SHIFT_XTAL_SC_INIT_8812F 24 +#define BIT_MASK_XTAL_SC_INIT_8812F 0x7f +#define BIT_XTAL_SC_INIT_8812F(x) \ + (((x) & BIT_MASK_XTAL_SC_INIT_8812F) << BIT_SHIFT_XTAL_SC_INIT_8812F) +#define BITS_XTAL_SC_INIT_8812F \ + (BIT_MASK_XTAL_SC_INIT_8812F << BIT_SHIFT_XTAL_SC_INIT_8812F) +#define BIT_CLEAR_XTAL_SC_INIT_8812F(x) ((x) & (~BITS_XTAL_SC_INIT_8812F)) +#define BIT_GET_XTAL_SC_INIT_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_INIT_8812F) & BIT_MASK_XTAL_SC_INIT_8812F) +#define BIT_SET_XTAL_SC_INIT_8812F(x, v) \ + (BIT_CLEAR_XTAL_SC_INIT_8812F(x) | BIT_XTAL_SC_INIT_8812F(v)) + +#define BIT_SHIFT_XTAL_SC_XO_8812F 17 +#define BIT_MASK_XTAL_SC_XO_8812F 0x7f +#define BIT_XTAL_SC_XO_8812F(x) \ + (((x) & BIT_MASK_XTAL_SC_XO_8812F) << BIT_SHIFT_XTAL_SC_XO_8812F) +#define BITS_XTAL_SC_XO_8812F \ + (BIT_MASK_XTAL_SC_XO_8812F << BIT_SHIFT_XTAL_SC_XO_8812F) +#define BIT_CLEAR_XTAL_SC_XO_8812F(x) ((x) & (~BITS_XTAL_SC_XO_8812F)) +#define BIT_GET_XTAL_SC_XO_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XO_8812F) & BIT_MASK_XTAL_SC_XO_8812F) +#define BIT_SET_XTAL_SC_XO_8812F(x, v) \ + (BIT_CLEAR_XTAL_SC_XO_8812F(x) | BIT_XTAL_SC_XO_8812F(v)) + +#define BIT_SHIFT_XTAL_SC_XI_8812F 10 +#define BIT_MASK_XTAL_SC_XI_8812F 0x7f +#define BIT_XTAL_SC_XI_8812F(x) \ + (((x) & BIT_MASK_XTAL_SC_XI_8812F) << BIT_SHIFT_XTAL_SC_XI_8812F) +#define BITS_XTAL_SC_XI_8812F \ + (BIT_MASK_XTAL_SC_XI_8812F << BIT_SHIFT_XTAL_SC_XI_8812F) +#define BIT_CLEAR_XTAL_SC_XI_8812F(x) ((x) & (~BITS_XTAL_SC_XI_8812F)) +#define BIT_GET_XTAL_SC_XI_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XI_8812F) & BIT_MASK_XTAL_SC_XI_8812F) +#define BIT_SET_XTAL_SC_XI_8812F(x, v) \ + (BIT_CLEAR_XTAL_SC_XI_8812F(x) | BIT_XTAL_SC_XI_8812F(v)) + +#define BIT_SHIFT_XTAL_GMN_V3_8812F 5 +#define BIT_MASK_XTAL_GMN_V3_8812F 0x1f +#define BIT_XTAL_GMN_V3_8812F(x) \ + (((x) & BIT_MASK_XTAL_GMN_V3_8812F) << BIT_SHIFT_XTAL_GMN_V3_8812F) +#define BITS_XTAL_GMN_V3_8812F \ + (BIT_MASK_XTAL_GMN_V3_8812F << BIT_SHIFT_XTAL_GMN_V3_8812F) +#define BIT_CLEAR_XTAL_GMN_V3_8812F(x) ((x) & (~BITS_XTAL_GMN_V3_8812F)) +#define BIT_GET_XTAL_GMN_V3_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_V3_8812F) & BIT_MASK_XTAL_GMN_V3_8812F) +#define BIT_SET_XTAL_GMN_V3_8812F(x, v) \ + (BIT_CLEAR_XTAL_GMN_V3_8812F(x) | BIT_XTAL_GMN_V3_8812F(v)) + +#define BIT_SHIFT_XTAL_GMP_V3_8812F 0 +#define BIT_MASK_XTAL_GMP_V3_8812F 0x1f +#define BIT_XTAL_GMP_V3_8812F(x) \ + (((x) & BIT_MASK_XTAL_GMP_V3_8812F) << BIT_SHIFT_XTAL_GMP_V3_8812F) +#define BITS_XTAL_GMP_V3_8812F \ + (BIT_MASK_XTAL_GMP_V3_8812F << BIT_SHIFT_XTAL_GMP_V3_8812F) +#define BIT_CLEAR_XTAL_GMP_V3_8812F(x) ((x) & (~BITS_XTAL_GMP_V3_8812F)) +#define BIT_GET_XTAL_GMP_V3_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_V3_8812F) & BIT_MASK_XTAL_GMP_V3_8812F) +#define BIT_SET_XTAL_GMP_V3_8812F(x, v) \ + (BIT_CLEAR_XTAL_GMP_V3_8812F(x) | BIT_XTAL_GMP_V3_8812F(v)) + +/* 2 REG_ANAPAR_XTAL_1_8812F */ +#define BIT_XTAL_SEL_TOK_V1_8812F BIT(31) +#define BIT_XTAL_DELAY_DIGI_V2_8812F BIT(30) +#define BIT_XTAL_DELAY_USB_V2_8812F BIT(29) +#define BIT_XTAL_DELAY_AFE_V2_8812F BIT(28) + +#define BIT_SHIFT_XTAL_DRV_DIGI_V2_8812F 26 +#define BIT_MASK_XTAL_DRV_DIGI_V2_8812F 0x3 +#define BIT_XTAL_DRV_DIGI_V2_8812F(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI_V2_8812F) \ + << BIT_SHIFT_XTAL_DRV_DIGI_V2_8812F) +#define BITS_XTAL_DRV_DIGI_V2_8812F \ + (BIT_MASK_XTAL_DRV_DIGI_V2_8812F << BIT_SHIFT_XTAL_DRV_DIGI_V2_8812F) +#define BIT_CLEAR_XTAL_DRV_DIGI_V2_8812F(x) \ + ((x) & (~BITS_XTAL_DRV_DIGI_V2_8812F)) +#define BIT_GET_XTAL_DRV_DIGI_V2_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_V2_8812F) & \ + BIT_MASK_XTAL_DRV_DIGI_V2_8812F) +#define BIT_SET_XTAL_DRV_DIGI_V2_8812F(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI_V2_8812F(x) | BIT_XTAL_DRV_DIGI_V2_8812F(v)) + +#define BIT_EN_XTAL_DRV_LPS_8812F BIT(25) +#define BIT_EN_XTAL_DRV_DIGI_V2_8812F BIT(24) + +#define BIT_SHIFT_XTAL_DRV_USB_8812F 22 +#define BIT_MASK_XTAL_DRV_USB_8812F 0x3 +#define BIT_XTAL_DRV_USB_8812F(x) \ + (((x) & BIT_MASK_XTAL_DRV_USB_8812F) << BIT_SHIFT_XTAL_DRV_USB_8812F) +#define BITS_XTAL_DRV_USB_8812F \ + (BIT_MASK_XTAL_DRV_USB_8812F << BIT_SHIFT_XTAL_DRV_USB_8812F) +#define BIT_CLEAR_XTAL_DRV_USB_8812F(x) ((x) & (~BITS_XTAL_DRV_USB_8812F)) +#define BIT_GET_XTAL_DRV_USB_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_USB_8812F) & BIT_MASK_XTAL_DRV_USB_8812F) +#define BIT_SET_XTAL_DRV_USB_8812F(x, v) \ + (BIT_CLEAR_XTAL_DRV_USB_8812F(x) | BIT_XTAL_DRV_USB_8812F(v)) + +#define BIT_EN_XTAL_DRV_USB_8812F BIT(21) + +#define BIT_SHIFT_XTAL_DRV_AFE_V2_8812F 19 +#define BIT_MASK_XTAL_DRV_AFE_V2_8812F 0x3 +#define BIT_XTAL_DRV_AFE_V2_8812F(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE_V2_8812F) \ + << BIT_SHIFT_XTAL_DRV_AFE_V2_8812F) +#define BITS_XTAL_DRV_AFE_V2_8812F \ + (BIT_MASK_XTAL_DRV_AFE_V2_8812F << BIT_SHIFT_XTAL_DRV_AFE_V2_8812F) +#define BIT_CLEAR_XTAL_DRV_AFE_V2_8812F(x) ((x) & (~BITS_XTAL_DRV_AFE_V2_8812F)) +#define BIT_GET_XTAL_DRV_AFE_V2_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE_V2_8812F) & \ + BIT_MASK_XTAL_DRV_AFE_V2_8812F) +#define BIT_SET_XTAL_DRV_AFE_V2_8812F(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE_V2_8812F(x) | BIT_XTAL_DRV_AFE_V2_8812F(v)) + +#define BIT_EN_XTAL_DRV_AFE_8812F BIT(18) + +#define BIT_SHIFT_XTAL_DRV_RF2_V2_8812F 16 +#define BIT_MASK_XTAL_DRV_RF2_V2_8812F 0x3 +#define BIT_XTAL_DRV_RF2_V2_8812F(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2_V2_8812F) \ + << BIT_SHIFT_XTAL_DRV_RF2_V2_8812F) +#define BITS_XTAL_DRV_RF2_V2_8812F \ + (BIT_MASK_XTAL_DRV_RF2_V2_8812F << BIT_SHIFT_XTAL_DRV_RF2_V2_8812F) +#define BIT_CLEAR_XTAL_DRV_RF2_V2_8812F(x) ((x) & (~BITS_XTAL_DRV_RF2_V2_8812F)) +#define BIT_GET_XTAL_DRV_RF2_V2_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2_V2_8812F) & \ + BIT_MASK_XTAL_DRV_RF2_V2_8812F) +#define BIT_SET_XTAL_DRV_RF2_V2_8812F(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2_V2_8812F(x) | BIT_XTAL_DRV_RF2_V2_8812F(v)) + +#define BIT_EN_XTAL_DRV_RF2_8812F BIT(15) + +#define BIT_SHIFT_XTAL_DRV_RF1_8812F 13 +#define BIT_MASK_XTAL_DRV_RF1_8812F 0x3 +#define BIT_XTAL_DRV_RF1_8812F(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF1_8812F) << BIT_SHIFT_XTAL_DRV_RF1_8812F) +#define BITS_XTAL_DRV_RF1_8812F \ + (BIT_MASK_XTAL_DRV_RF1_8812F << BIT_SHIFT_XTAL_DRV_RF1_8812F) +#define BIT_CLEAR_XTAL_DRV_RF1_8812F(x) ((x) & (~BITS_XTAL_DRV_RF1_8812F)) +#define BIT_GET_XTAL_DRV_RF1_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF1_8812F) & BIT_MASK_XTAL_DRV_RF1_8812F) +#define BIT_SET_XTAL_DRV_RF1_8812F(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF1_8812F(x) | BIT_XTAL_DRV_RF1_8812F(v)) + +#define BIT_EN_XTAL_DRV_RF1_8812F BIT(12) +#define BIT_XTAL_DRV_RF_LATCH_V4_8812F BIT(11) +#define BIT_XTAL_GM_SEP_V3_8812F BIT(10) +#define BIT_XQSEL_RF_AWAKE_V3_8812F BIT(9) +#define BIT_XQSEL_RF_INITIAL_V3_8812F BIT(8) +#define BIT_XQSEL_V2_8812F BIT(7) +#define BIT_GATED_XTAL_OK0_V2_8812F BIT(6) + +#define BIT_SHIFT_XTAL_SC_LPS_V2_8812F 0 +#define BIT_MASK_XTAL_SC_LPS_V2_8812F 0x3f +#define BIT_XTAL_SC_LPS_V2_8812F(x) \ + (((x) & BIT_MASK_XTAL_SC_LPS_V2_8812F) \ + << BIT_SHIFT_XTAL_SC_LPS_V2_8812F) +#define BITS_XTAL_SC_LPS_V2_8812F \ + (BIT_MASK_XTAL_SC_LPS_V2_8812F << BIT_SHIFT_XTAL_SC_LPS_V2_8812F) +#define BIT_CLEAR_XTAL_SC_LPS_V2_8812F(x) ((x) & (~BITS_XTAL_SC_LPS_V2_8812F)) +#define BIT_GET_XTAL_SC_LPS_V2_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_LPS_V2_8812F) & \ + BIT_MASK_XTAL_SC_LPS_V2_8812F) +#define BIT_SET_XTAL_SC_LPS_V2_8812F(x, v) \ + (BIT_CLEAR_XTAL_SC_LPS_V2_8812F(x) | BIT_XTAL_SC_LPS_V2_8812F(v)) + +/* 2 REG_ANAPAR_XTAL_2_8812F */ +#define BIT_XTAL_AAC_CAP_8812F BIT(31) + +#define BIT_SHIFT_XTAL_PDSW_8812F 29 +#define BIT_MASK_XTAL_PDSW_8812F 0x3 +#define BIT_XTAL_PDSW_8812F(x) \ + (((x) & BIT_MASK_XTAL_PDSW_8812F) << BIT_SHIFT_XTAL_PDSW_8812F) +#define BITS_XTAL_PDSW_8812F \ + (BIT_MASK_XTAL_PDSW_8812F << BIT_SHIFT_XTAL_PDSW_8812F) +#define BIT_CLEAR_XTAL_PDSW_8812F(x) ((x) & (~BITS_XTAL_PDSW_8812F)) +#define BIT_GET_XTAL_PDSW_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_PDSW_8812F) & BIT_MASK_XTAL_PDSW_8812F) +#define BIT_SET_XTAL_PDSW_8812F(x, v) \ + (BIT_CLEAR_XTAL_PDSW_8812F(x) | BIT_XTAL_PDSW_8812F(v)) + +#define BIT_SHIFT_XTAL_LPS_BUF_VB_8812F 27 +#define BIT_MASK_XTAL_LPS_BUF_VB_8812F 0x3 +#define BIT_XTAL_LPS_BUF_VB_8812F(x) \ + (((x) & BIT_MASK_XTAL_LPS_BUF_VB_8812F) \ + << BIT_SHIFT_XTAL_LPS_BUF_VB_8812F) +#define BITS_XTAL_LPS_BUF_VB_8812F \ + (BIT_MASK_XTAL_LPS_BUF_VB_8812F << BIT_SHIFT_XTAL_LPS_BUF_VB_8812F) +#define BIT_CLEAR_XTAL_LPS_BUF_VB_8812F(x) ((x) & (~BITS_XTAL_LPS_BUF_VB_8812F)) +#define BIT_GET_XTAL_LPS_BUF_VB_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_LPS_BUF_VB_8812F) & \ + BIT_MASK_XTAL_LPS_BUF_VB_8812F) +#define BIT_SET_XTAL_LPS_BUF_VB_8812F(x, v) \ + (BIT_CLEAR_XTAL_LPS_BUF_VB_8812F(x) | BIT_XTAL_LPS_BUF_VB_8812F(v)) + +#define BIT_XTAL_PDCK_MANU_8812F BIT(26) +#define BIT_XTAL_PDCK_OK_MANU_8812F BIT(25) + +#define BIT_SHIFT_XTAL_VREF_SEL_8812F 20 +#define BIT_MASK_XTAL_VREF_SEL_8812F 0x1f +#define BIT_XTAL_VREF_SEL_8812F(x) \ + (((x) & BIT_MASK_XTAL_VREF_SEL_8812F) << BIT_SHIFT_XTAL_VREF_SEL_8812F) +#define BITS_XTAL_VREF_SEL_8812F \ + (BIT_MASK_XTAL_VREF_SEL_8812F << BIT_SHIFT_XTAL_VREF_SEL_8812F) +#define BIT_CLEAR_XTAL_VREF_SEL_8812F(x) ((x) & (~BITS_XTAL_VREF_SEL_8812F)) +#define BIT_GET_XTAL_VREF_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_VREF_SEL_8812F) & BIT_MASK_XTAL_VREF_SEL_8812F) +#define BIT_SET_XTAL_VREF_SEL_8812F(x, v) \ + (BIT_CLEAR_XTAL_VREF_SEL_8812F(x) | BIT_XTAL_VREF_SEL_8812F(v)) + +#define BIT_EN_XTAL_PDCK_VREF_8812F BIT(19) +#define BIT_XTAL_SEL_PWR_V1_8812F BIT(18) +#define BIT_XTAL_LPS_DIVISOR_8812F BIT(17) +#define BIT_XTAL_CKDIGI_SEL_8812F BIT(16) +#define BIT_EN_XTAL_LPS_CLK_8812F BIT(15) +#define BIT_EN_XTAL_SCHMITT_8812F BIT(14) +#define BIT_XTAL_PK_SEL_OFFSET_8812F BIT(13) + +#define BIT_SHIFT_XTAL_MANU_PK_SEL_8812F 11 +#define BIT_MASK_XTAL_MANU_PK_SEL_8812F 0x3 +#define BIT_XTAL_MANU_PK_SEL_8812F(x) \ + (((x) & BIT_MASK_XTAL_MANU_PK_SEL_8812F) \ + << BIT_SHIFT_XTAL_MANU_PK_SEL_8812F) +#define BITS_XTAL_MANU_PK_SEL_8812F \ + (BIT_MASK_XTAL_MANU_PK_SEL_8812F << BIT_SHIFT_XTAL_MANU_PK_SEL_8812F) +#define BIT_CLEAR_XTAL_MANU_PK_SEL_8812F(x) \ + ((x) & (~BITS_XTAL_MANU_PK_SEL_8812F)) +#define BIT_GET_XTAL_MANU_PK_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_MANU_PK_SEL_8812F) & \ + BIT_MASK_XTAL_MANU_PK_SEL_8812F) +#define BIT_SET_XTAL_MANU_PK_SEL_8812F(x, v) \ + (BIT_CLEAR_XTAL_MANU_PK_SEL_8812F(x) | BIT_XTAL_MANU_PK_SEL_8812F(v)) + +#define BIT_XTAL_AACK_PK_MANU_8812F BIT(10) +#define BIT_EN_XTAL_AAC_PKDET_V1_8812F BIT(9) +#define BIT_EN_XTAL_AAC_GM_V1_8812F BIT(8) +#define BIT_XTAL_LDO_OPVB_SEL_8812F BIT(7) +#define BIT_XTAL_LDO_NC_8812F BIT(6) + +#define BIT_SHIFT_XTAL_LDO_VREF_V2_8812F 3 +#define BIT_MASK_XTAL_LDO_VREF_V2_8812F 0x7 +#define BIT_XTAL_LDO_VREF_V2_8812F(x) \ + (((x) & BIT_MASK_XTAL_LDO_VREF_V2_8812F) \ + << BIT_SHIFT_XTAL_LDO_VREF_V2_8812F) +#define BITS_XTAL_LDO_VREF_V2_8812F \ + (BIT_MASK_XTAL_LDO_VREF_V2_8812F << BIT_SHIFT_XTAL_LDO_VREF_V2_8812F) +#define BIT_CLEAR_XTAL_LDO_VREF_V2_8812F(x) \ + ((x) & (~BITS_XTAL_LDO_VREF_V2_8812F)) +#define BIT_GET_XTAL_LDO_VREF_V2_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_VREF_V2_8812F) & \ + BIT_MASK_XTAL_LDO_VREF_V2_8812F) +#define BIT_SET_XTAL_LDO_VREF_V2_8812F(x, v) \ + (BIT_CLEAR_XTAL_LDO_VREF_V2_8812F(x) | BIT_XTAL_LDO_VREF_V2_8812F(v)) + +#define BIT_XTAL_LPMODE_V1_8812F BIT(2) + +#define BIT_SHIFT_XTAL_SEL_TOK_V3_8812F 0 +#define BIT_MASK_XTAL_SEL_TOK_V3_8812F 0x3 +#define BIT_XTAL_SEL_TOK_V3_8812F(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_V3_8812F) \ + << BIT_SHIFT_XTAL_SEL_TOK_V3_8812F) +#define BITS_XTAL_SEL_TOK_V3_8812F \ + (BIT_MASK_XTAL_SEL_TOK_V3_8812F << BIT_SHIFT_XTAL_SEL_TOK_V3_8812F) +#define BIT_CLEAR_XTAL_SEL_TOK_V3_8812F(x) ((x) & (~BITS_XTAL_SEL_TOK_V3_8812F)) +#define BIT_GET_XTAL_SEL_TOK_V3_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_V3_8812F) & \ + BIT_MASK_XTAL_SEL_TOK_V3_8812F) +#define BIT_SET_XTAL_SEL_TOK_V3_8812F(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_V3_8812F(x) | BIT_XTAL_SEL_TOK_V3_8812F(v)) + +/* 2 REG_ANAPAR_XTAL_3_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_XTAL_DUMMY_V1_8812F 7 +#define BIT_MASK_XTAL_DUMMY_V1_8812F 0x3f +#define BIT_XTAL_DUMMY_V1_8812F(x) \ + (((x) & BIT_MASK_XTAL_DUMMY_V1_8812F) << BIT_SHIFT_XTAL_DUMMY_V1_8812F) +#define BITS_XTAL_DUMMY_V1_8812F \ + (BIT_MASK_XTAL_DUMMY_V1_8812F << BIT_SHIFT_XTAL_DUMMY_V1_8812F) +#define BIT_CLEAR_XTAL_DUMMY_V1_8812F(x) ((x) & (~BITS_XTAL_DUMMY_V1_8812F)) +#define BIT_GET_XTAL_DUMMY_V1_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_DUMMY_V1_8812F) & BIT_MASK_XTAL_DUMMY_V1_8812F) +#define BIT_SET_XTAL_DUMMY_V1_8812F(x, v) \ + (BIT_CLEAR_XTAL_DUMMY_V1_8812F(x) | BIT_XTAL_DUMMY_V1_8812F(v)) + +#define BIT_XTAL_EN_LNBUF_8812F BIT(6) +#define BIT_XTAL__AAC_TIE_MID_8812F BIT(5) + +#define BIT_SHIFT_XTAL_AAC_OPCUR_8812F 3 +#define BIT_MASK_XTAL_AAC_OPCUR_8812F 0x3 +#define BIT_XTAL_AAC_OPCUR_8812F(x) \ + (((x) & BIT_MASK_XTAL_AAC_OPCUR_8812F) \ + << BIT_SHIFT_XTAL_AAC_OPCUR_8812F) +#define BITS_XTAL_AAC_OPCUR_8812F \ + (BIT_MASK_XTAL_AAC_OPCUR_8812F << BIT_SHIFT_XTAL_AAC_OPCUR_8812F) +#define BIT_CLEAR_XTAL_AAC_OPCUR_8812F(x) ((x) & (~BITS_XTAL_AAC_OPCUR_8812F)) +#define BIT_GET_XTAL_AAC_OPCUR_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_AAC_OPCUR_8812F) & \ + BIT_MASK_XTAL_AAC_OPCUR_8812F) +#define BIT_SET_XTAL_AAC_OPCUR_8812F(x, v) \ + (BIT_CLEAR_XTAL_AAC_OPCUR_8812F(x) | BIT_XTAL_AAC_OPCUR_8812F(v)) + +#define BIT_SHIFT_XTAL_AAC_IOFFSET_8812F 1 +#define BIT_MASK_XTAL_AAC_IOFFSET_8812F 0x3 +#define BIT_XTAL_AAC_IOFFSET_8812F(x) \ + (((x) & BIT_MASK_XTAL_AAC_IOFFSET_8812F) \ + << BIT_SHIFT_XTAL_AAC_IOFFSET_8812F) +#define BITS_XTAL_AAC_IOFFSET_8812F \ + (BIT_MASK_XTAL_AAC_IOFFSET_8812F << BIT_SHIFT_XTAL_AAC_IOFFSET_8812F) +#define BIT_CLEAR_XTAL_AAC_IOFFSET_8812F(x) \ + ((x) & (~BITS_XTAL_AAC_IOFFSET_8812F)) +#define BIT_GET_XTAL_AAC_IOFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_AAC_IOFFSET_8812F) & \ + BIT_MASK_XTAL_AAC_IOFFSET_8812F) +#define BIT_SET_XTAL_AAC_IOFFSET_8812F(x, v) \ + (BIT_CLEAR_XTAL_AAC_IOFFSET_8812F(x) | BIT_XTAL_AAC_IOFFSET_8812F(v)) + +#define BIT_XTAL_AAC_CAP_V1_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_ANAPAR_XTAL_AACK_0_8812F */ +#define BIT_XAAC_LPOW_8812F BIT(31) + +#define BIT_SHIFT_AAC_MODE_8812F 29 +#define BIT_MASK_AAC_MODE_8812F 0x3 +#define BIT_AAC_MODE_8812F(x) \ + (((x) & BIT_MASK_AAC_MODE_8812F) << BIT_SHIFT_AAC_MODE_8812F) +#define BITS_AAC_MODE_8812F \ + (BIT_MASK_AAC_MODE_8812F << BIT_SHIFT_AAC_MODE_8812F) +#define BIT_CLEAR_AAC_MODE_8812F(x) ((x) & (~BITS_AAC_MODE_8812F)) +#define BIT_GET_AAC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_AAC_MODE_8812F) & BIT_MASK_AAC_MODE_8812F) +#define BIT_SET_AAC_MODE_8812F(x, v) \ + (BIT_CLEAR_AAC_MODE_8812F(x) | BIT_AAC_MODE_8812F(v)) + +#define BIT_EN_XTAL_AAC_TRIG_8812F BIT(28) +#define BIT_EN_XTAL_AAC_8812F BIT(27) +#define BIT_EN_XTAL_AAC_DIGI_8812F BIT(26) + +#define BIT_SHIFT_GM_MANUAL_8812F 21 +#define BIT_MASK_GM_MANUAL_8812F 0x1f +#define BIT_GM_MANUAL_8812F(x) \ + (((x) & BIT_MASK_GM_MANUAL_8812F) << BIT_SHIFT_GM_MANUAL_8812F) +#define BITS_GM_MANUAL_8812F \ + (BIT_MASK_GM_MANUAL_8812F << BIT_SHIFT_GM_MANUAL_8812F) +#define BIT_CLEAR_GM_MANUAL_8812F(x) ((x) & (~BITS_GM_MANUAL_8812F)) +#define BIT_GET_GM_MANUAL_8812F(x) \ + (((x) >> BIT_SHIFT_GM_MANUAL_8812F) & BIT_MASK_GM_MANUAL_8812F) +#define BIT_SET_GM_MANUAL_8812F(x, v) \ + (BIT_CLEAR_GM_MANUAL_8812F(x) | BIT_GM_MANUAL_8812F(v)) + +#define BIT_SHIFT_GM_STUP_8812F 16 +#define BIT_MASK_GM_STUP_8812F 0x1f +#define BIT_GM_STUP_8812F(x) \ + (((x) & BIT_MASK_GM_STUP_8812F) << BIT_SHIFT_GM_STUP_8812F) +#define BITS_GM_STUP_8812F (BIT_MASK_GM_STUP_8812F << BIT_SHIFT_GM_STUP_8812F) +#define BIT_CLEAR_GM_STUP_8812F(x) ((x) & (~BITS_GM_STUP_8812F)) +#define BIT_GET_GM_STUP_8812F(x) \ + (((x) >> BIT_SHIFT_GM_STUP_8812F) & BIT_MASK_GM_STUP_8812F) +#define BIT_SET_GM_STUP_8812F(x, v) \ + (BIT_CLEAR_GM_STUP_8812F(x) | BIT_GM_STUP_8812F(v)) + +#define BIT_SHIFT_XTAL_CK_SET_8812F 13 +#define BIT_MASK_XTAL_CK_SET_8812F 0x7 +#define BIT_XTAL_CK_SET_8812F(x) \ + (((x) & BIT_MASK_XTAL_CK_SET_8812F) << BIT_SHIFT_XTAL_CK_SET_8812F) +#define BITS_XTAL_CK_SET_8812F \ + (BIT_MASK_XTAL_CK_SET_8812F << BIT_SHIFT_XTAL_CK_SET_8812F) +#define BIT_CLEAR_XTAL_CK_SET_8812F(x) ((x) & (~BITS_XTAL_CK_SET_8812F)) +#define BIT_GET_XTAL_CK_SET_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_CK_SET_8812F) & BIT_MASK_XTAL_CK_SET_8812F) +#define BIT_SET_XTAL_CK_SET_8812F(x, v) \ + (BIT_CLEAR_XTAL_CK_SET_8812F(x) | BIT_XTAL_CK_SET_8812F(v)) + +#define BIT_SHIFT_GM_INIT_8812F 8 +#define BIT_MASK_GM_INIT_8812F 0x1f +#define BIT_GM_INIT_8812F(x) \ + (((x) & BIT_MASK_GM_INIT_8812F) << BIT_SHIFT_GM_INIT_8812F) +#define BITS_GM_INIT_8812F (BIT_MASK_GM_INIT_8812F << BIT_SHIFT_GM_INIT_8812F) +#define BIT_CLEAR_GM_INIT_8812F(x) ((x) & (~BITS_GM_INIT_8812F)) +#define BIT_GET_GM_INIT_8812F(x) \ + (((x) >> BIT_SHIFT_GM_INIT_8812F) & BIT_MASK_GM_INIT_8812F) +#define BIT_SET_GM_INIT_8812F(x, v) \ + (BIT_CLEAR_GM_INIT_8812F(x) | BIT_GM_INIT_8812F(v)) + +#define BIT_GM_STEP_8812F BIT(7) + +#define BIT_SHIFT_XAAC_GM_OFFSET_8812F 2 +#define BIT_MASK_XAAC_GM_OFFSET_8812F 0x1f +#define BIT_XAAC_GM_OFFSET_8812F(x) \ + (((x) & BIT_MASK_XAAC_GM_OFFSET_8812F) \ + << BIT_SHIFT_XAAC_GM_OFFSET_8812F) +#define BITS_XAAC_GM_OFFSET_8812F \ + (BIT_MASK_XAAC_GM_OFFSET_8812F << BIT_SHIFT_XAAC_GM_OFFSET_8812F) +#define BIT_CLEAR_XAAC_GM_OFFSET_8812F(x) ((x) & (~BITS_XAAC_GM_OFFSET_8812F)) +#define BIT_GET_XAAC_GM_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_XAAC_GM_OFFSET_8812F) & \ + BIT_MASK_XAAC_GM_OFFSET_8812F) +#define BIT_SET_XAAC_GM_OFFSET_8812F(x, v) \ + (BIT_CLEAR_XAAC_GM_OFFSET_8812F(x) | BIT_XAAC_GM_OFFSET_8812F(v)) + +#define BIT_OFFSET_PLUS_8812F BIT(1) +#define BIT_RESET_N_8812F BIT(0) + +/* 2 REG_ANAPAR_XTAL_AACK_1_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_PK_END_AR_8812F 3 +#define BIT_MASK_PK_END_AR_8812F 0x3 +#define BIT_PK_END_AR_8812F(x) \ + (((x) & BIT_MASK_PK_END_AR_8812F) << BIT_SHIFT_PK_END_AR_8812F) +#define BITS_PK_END_AR_8812F \ + (BIT_MASK_PK_END_AR_8812F << BIT_SHIFT_PK_END_AR_8812F) +#define BIT_CLEAR_PK_END_AR_8812F(x) ((x) & (~BITS_PK_END_AR_8812F)) +#define BIT_GET_PK_END_AR_8812F(x) \ + (((x) >> BIT_SHIFT_PK_END_AR_8812F) & BIT_MASK_PK_END_AR_8812F) +#define BIT_SET_PK_END_AR_8812F(x, v) \ + (BIT_CLEAR_PK_END_AR_8812F(x) | BIT_PK_END_AR_8812F(v)) + +#define BIT_SHIFT_PK_START_AR_8812F 1 +#define BIT_MASK_PK_START_AR_8812F 0x3 +#define BIT_PK_START_AR_8812F(x) \ + (((x) & BIT_MASK_PK_START_AR_8812F) << BIT_SHIFT_PK_START_AR_8812F) +#define BITS_PK_START_AR_8812F \ + (BIT_MASK_PK_START_AR_8812F << BIT_SHIFT_PK_START_AR_8812F) +#define BIT_CLEAR_PK_START_AR_8812F(x) ((x) & (~BITS_PK_START_AR_8812F)) +#define BIT_GET_PK_START_AR_8812F(x) \ + (((x) >> BIT_SHIFT_PK_START_AR_8812F) & BIT_MASK_PK_START_AR_8812F) +#define BIT_SET_PK_START_AR_8812F(x, v) \ + (BIT_CLEAR_PK_START_AR_8812F(x) | BIT_PK_START_AR_8812F(v)) + +#define BIT_XAAC_LUT_MANUAL_EN_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_ANAPAR_XTAL_MODE_DECODER_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_XTAL_LDO_LPS_8812F 21 +#define BIT_MASK_XTAL_LDO_LPS_8812F 0x7 +#define BIT_XTAL_LDO_LPS_8812F(x) \ + (((x) & BIT_MASK_XTAL_LDO_LPS_8812F) << BIT_SHIFT_XTAL_LDO_LPS_8812F) +#define BITS_XTAL_LDO_LPS_8812F \ + (BIT_MASK_XTAL_LDO_LPS_8812F << BIT_SHIFT_XTAL_LDO_LPS_8812F) +#define BIT_CLEAR_XTAL_LDO_LPS_8812F(x) ((x) & (~BITS_XTAL_LDO_LPS_8812F)) +#define BIT_GET_XTAL_LDO_LPS_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_LPS_8812F) & BIT_MASK_XTAL_LDO_LPS_8812F) +#define BIT_SET_XTAL_LDO_LPS_8812F(x, v) \ + (BIT_CLEAR_XTAL_LDO_LPS_8812F(x) | BIT_XTAL_LDO_LPS_8812F(v)) + +#define BIT_SHIFT_XTAL_WAIT_CYC_8812F 15 +#define BIT_MASK_XTAL_WAIT_CYC_8812F 0x3f +#define BIT_XTAL_WAIT_CYC_8812F(x) \ + (((x) & BIT_MASK_XTAL_WAIT_CYC_8812F) << BIT_SHIFT_XTAL_WAIT_CYC_8812F) +#define BITS_XTAL_WAIT_CYC_8812F \ + (BIT_MASK_XTAL_WAIT_CYC_8812F << BIT_SHIFT_XTAL_WAIT_CYC_8812F) +#define BIT_CLEAR_XTAL_WAIT_CYC_8812F(x) ((x) & (~BITS_XTAL_WAIT_CYC_8812F)) +#define BIT_GET_XTAL_WAIT_CYC_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_WAIT_CYC_8812F) & BIT_MASK_XTAL_WAIT_CYC_8812F) +#define BIT_SET_XTAL_WAIT_CYC_8812F(x, v) \ + (BIT_CLEAR_XTAL_WAIT_CYC_8812F(x) | BIT_XTAL_WAIT_CYC_8812F(v)) + +#define BIT_SHIFT_XTAL_LDO_OK_8812F 12 +#define BIT_MASK_XTAL_LDO_OK_8812F 0x7 +#define BIT_XTAL_LDO_OK_8812F(x) \ + (((x) & BIT_MASK_XTAL_LDO_OK_8812F) << BIT_SHIFT_XTAL_LDO_OK_8812F) +#define BITS_XTAL_LDO_OK_8812F \ + (BIT_MASK_XTAL_LDO_OK_8812F << BIT_SHIFT_XTAL_LDO_OK_8812F) +#define BIT_CLEAR_XTAL_LDO_OK_8812F(x) ((x) & (~BITS_XTAL_LDO_OK_8812F)) +#define BIT_GET_XTAL_LDO_OK_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_OK_8812F) & BIT_MASK_XTAL_LDO_OK_8812F) +#define BIT_SET_XTAL_LDO_OK_8812F(x, v) \ + (BIT_CLEAR_XTAL_LDO_OK_8812F(x) | BIT_XTAL_LDO_OK_8812F(v)) + +#define BIT_XTAL_MD_LPOW_8812F BIT(11) + +#define BIT_SHIFT_XTAL_OV_RATIO_8812F 9 +#define BIT_MASK_XTAL_OV_RATIO_8812F 0x3 +#define BIT_XTAL_OV_RATIO_8812F(x) \ + (((x) & BIT_MASK_XTAL_OV_RATIO_8812F) << BIT_SHIFT_XTAL_OV_RATIO_8812F) +#define BITS_XTAL_OV_RATIO_8812F \ + (BIT_MASK_XTAL_OV_RATIO_8812F << BIT_SHIFT_XTAL_OV_RATIO_8812F) +#define BIT_CLEAR_XTAL_OV_RATIO_8812F(x) ((x) & (~BITS_XTAL_OV_RATIO_8812F)) +#define BIT_GET_XTAL_OV_RATIO_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_OV_RATIO_8812F) & BIT_MASK_XTAL_OV_RATIO_8812F) +#define BIT_SET_XTAL_OV_RATIO_8812F(x, v) \ + (BIT_CLEAR_XTAL_OV_RATIO_8812F(x) | BIT_XTAL_OV_RATIO_8812F(v)) + +#define BIT_SHIFT_XTAL_OV_UNIT_8812F 6 +#define BIT_MASK_XTAL_OV_UNIT_8812F 0x7 +#define BIT_XTAL_OV_UNIT_8812F(x) \ + (((x) & BIT_MASK_XTAL_OV_UNIT_8812F) << BIT_SHIFT_XTAL_OV_UNIT_8812F) +#define BITS_XTAL_OV_UNIT_8812F \ + (BIT_MASK_XTAL_OV_UNIT_8812F << BIT_SHIFT_XTAL_OV_UNIT_8812F) +#define BIT_CLEAR_XTAL_OV_UNIT_8812F(x) ((x) & (~BITS_XTAL_OV_UNIT_8812F)) +#define BIT_GET_XTAL_OV_UNIT_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_OV_UNIT_8812F) & BIT_MASK_XTAL_OV_UNIT_8812F) +#define BIT_SET_XTAL_OV_UNIT_8812F(x, v) \ + (BIT_CLEAR_XTAL_OV_UNIT_8812F(x) | BIT_XTAL_OV_UNIT_8812F(v)) + +#define BIT_SHIFT_XTAL_MODE_MANUAL_8812F 4 +#define BIT_MASK_XTAL_MODE_MANUAL_8812F 0x3 +#define BIT_XTAL_MODE_MANUAL_8812F(x) \ + (((x) & BIT_MASK_XTAL_MODE_MANUAL_8812F) \ + << BIT_SHIFT_XTAL_MODE_MANUAL_8812F) +#define BITS_XTAL_MODE_MANUAL_8812F \ + (BIT_MASK_XTAL_MODE_MANUAL_8812F << BIT_SHIFT_XTAL_MODE_MANUAL_8812F) +#define BIT_CLEAR_XTAL_MODE_MANUAL_8812F(x) \ + ((x) & (~BITS_XTAL_MODE_MANUAL_8812F)) +#define BIT_GET_XTAL_MODE_MANUAL_8812F(x) \ + (((x) >> BIT_SHIFT_XTAL_MODE_MANUAL_8812F) & \ + BIT_MASK_XTAL_MODE_MANUAL_8812F) +#define BIT_SET_XTAL_MODE_MANUAL_8812F(x, v) \ + (BIT_CLEAR_XTAL_MODE_MANUAL_8812F(x) | BIT_XTAL_MODE_MANUAL_8812F(v)) + +#define BIT_XTAL_MANU_SEL_8812F BIT(3) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_XTAL_MODE_8812F BIT(1) +#define BIT_RESET_N_DECODER_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SYS_CFG5_8812F */ +#define BIT_LPS_STATUS_8812F BIT(3) +#define BIT_HCI_TXDMA_BUSY_8812F BIT(2) +#define BIT_HCI_TXDMA_ALLOW_8812F BIT(1) +#define BIT_FW_CTRL_HCI_TXDMA_EN_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_REGU_32K_1_8812F */ +#define BIT_OUT_SEL_8812F BIT(26) + +#define BIT_SHIFT_FREQ_SEL_8812F 24 +#define BIT_MASK_FREQ_SEL_8812F 0x3 +#define BIT_FREQ_SEL_8812F(x) \ + (((x) & BIT_MASK_FREQ_SEL_8812F) << BIT_SHIFT_FREQ_SEL_8812F) +#define BITS_FREQ_SEL_8812F \ + (BIT_MASK_FREQ_SEL_8812F << BIT_SHIFT_FREQ_SEL_8812F) +#define BIT_CLEAR_FREQ_SEL_8812F(x) ((x) & (~BITS_FREQ_SEL_8812F)) +#define BIT_GET_FREQ_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_FREQ_SEL_8812F) & BIT_MASK_FREQ_SEL_8812F) +#define BIT_SET_FREQ_SEL_8812F(x, v) \ + (BIT_CLEAR_FREQ_SEL_8812F(x) | BIT_FREQ_SEL_8812F(v)) + +#define BIT_SHIFT_CLKGEN0_8812F 16 +#define BIT_MASK_CLKGEN0_8812F 0xff +#define BIT_CLKGEN0_8812F(x) \ + (((x) & BIT_MASK_CLKGEN0_8812F) << BIT_SHIFT_CLKGEN0_8812F) +#define BITS_CLKGEN0_8812F (BIT_MASK_CLKGEN0_8812F << BIT_SHIFT_CLKGEN0_8812F) +#define BIT_CLEAR_CLKGEN0_8812F(x) ((x) & (~BITS_CLKGEN0_8812F)) +#define BIT_GET_CLKGEN0_8812F(x) \ + (((x) >> BIT_SHIFT_CLKGEN0_8812F) & BIT_MASK_CLKGEN0_8812F) +#define BIT_SET_CLKGEN0_8812F(x, v) \ + (BIT_CLEAR_CLKGEN0_8812F(x) | BIT_CLKGEN0_8812F(v)) + +#define BIT_SHIFT_TEMP_COMP_8812F 12 +#define BIT_MASK_TEMP_COMP_8812F 0xf +#define BIT_TEMP_COMP_8812F(x) \ + (((x) & BIT_MASK_TEMP_COMP_8812F) << BIT_SHIFT_TEMP_COMP_8812F) +#define BITS_TEMP_COMP_8812F \ + (BIT_MASK_TEMP_COMP_8812F << BIT_SHIFT_TEMP_COMP_8812F) +#define BIT_CLEAR_TEMP_COMP_8812F(x) ((x) & (~BITS_TEMP_COMP_8812F)) +#define BIT_GET_TEMP_COMP_8812F(x) \ + (((x) >> BIT_SHIFT_TEMP_COMP_8812F) & BIT_MASK_TEMP_COMP_8812F) +#define BIT_SET_TEMP_COMP_8812F(x, v) \ + (BIT_CLEAR_TEMP_COMP_8812F(x) | BIT_TEMP_COMP_8812F(v)) + +#define BIT_SHIFT_LDO_V18ADJ_8812F 8 +#define BIT_MASK_LDO_V18ADJ_8812F 0xf +#define BIT_LDO_V18ADJ_8812F(x) \ + (((x) & BIT_MASK_LDO_V18ADJ_8812F) << BIT_SHIFT_LDO_V18ADJ_8812F) +#define BITS_LDO_V18ADJ_8812F \ + (BIT_MASK_LDO_V18ADJ_8812F << BIT_SHIFT_LDO_V18ADJ_8812F) +#define BIT_CLEAR_LDO_V18ADJ_8812F(x) ((x) & (~BITS_LDO_V18ADJ_8812F)) +#define BIT_GET_LDO_V18ADJ_8812F(x) \ + (((x) >> BIT_SHIFT_LDO_V18ADJ_8812F) & BIT_MASK_LDO_V18ADJ_8812F) +#define BIT_SET_LDO_V18ADJ_8812F(x, v) \ + (BIT_CLEAR_LDO_V18ADJ_8812F(x) | BIT_LDO_V18ADJ_8812F(v)) + +#define BIT_SHIFT_COMP_LOAD_CUR_8812F 5 +#define BIT_MASK_COMP_LOAD_CUR_8812F 0x3 +#define BIT_COMP_LOAD_CUR_8812F(x) \ + (((x) & BIT_MASK_COMP_LOAD_CUR_8812F) << BIT_SHIFT_COMP_LOAD_CUR_8812F) +#define BITS_COMP_LOAD_CUR_8812F \ + (BIT_MASK_COMP_LOAD_CUR_8812F << BIT_SHIFT_COMP_LOAD_CUR_8812F) +#define BIT_CLEAR_COMP_LOAD_CUR_8812F(x) ((x) & (~BITS_COMP_LOAD_CUR_8812F)) +#define BIT_GET_COMP_LOAD_CUR_8812F(x) \ + (((x) >> BIT_SHIFT_COMP_LOAD_CUR_8812F) & BIT_MASK_COMP_LOAD_CUR_8812F) +#define BIT_SET_COMP_LOAD_CUR_8812F(x, v) \ + (BIT_CLEAR_COMP_LOAD_CUR_8812F(x) | BIT_COMP_LOAD_CUR_8812F(v)) + +#define BIT_SHIFT_COMP_LATCH_CUR_8812F 3 +#define BIT_MASK_COMP_LATCH_CUR_8812F 0x3 +#define BIT_COMP_LATCH_CUR_8812F(x) \ + (((x) & BIT_MASK_COMP_LATCH_CUR_8812F) \ + << BIT_SHIFT_COMP_LATCH_CUR_8812F) +#define BITS_COMP_LATCH_CUR_8812F \ + (BIT_MASK_COMP_LATCH_CUR_8812F << BIT_SHIFT_COMP_LATCH_CUR_8812F) +#define BIT_CLEAR_COMP_LATCH_CUR_8812F(x) ((x) & (~BITS_COMP_LATCH_CUR_8812F)) +#define BIT_GET_COMP_LATCH_CUR_8812F(x) \ + (((x) >> BIT_SHIFT_COMP_LATCH_CUR_8812F) & \ + BIT_MASK_COMP_LATCH_CUR_8812F) +#define BIT_SET_COMP_LATCH_CUR_8812F(x, v) \ + (BIT_CLEAR_COMP_LATCH_CUR_8812F(x) | BIT_COMP_LATCH_CUR_8812F(v)) + +#define BIT_SHIFT_COMP_GM_CUR_8812F 1 +#define BIT_MASK_COMP_GM_CUR_8812F 0x3 +#define BIT_COMP_GM_CUR_8812F(x) \ + (((x) & BIT_MASK_COMP_GM_CUR_8812F) << BIT_SHIFT_COMP_GM_CUR_8812F) +#define BITS_COMP_GM_CUR_8812F \ + (BIT_MASK_COMP_GM_CUR_8812F << BIT_SHIFT_COMP_GM_CUR_8812F) +#define BIT_CLEAR_COMP_GM_CUR_8812F(x) ((x) & (~BITS_COMP_GM_CUR_8812F)) +#define BIT_GET_COMP_GM_CUR_8812F(x) \ + (((x) >> BIT_SHIFT_COMP_GM_CUR_8812F) & BIT_MASK_COMP_GM_CUR_8812F) +#define BIT_SET_COMP_GM_CUR_8812F(x, v) \ + (BIT_CLEAR_COMP_GM_CUR_8812F(x) | BIT_COMP_GM_CUR_8812F(v)) + +/* 2 REG_REGU_32K_2_8812F */ +#define BIT_SEL_RCAL_SOURCE_8812F BIT(16) + +#define BIT_SHIFT_RCAL_8812F 0 +#define BIT_MASK_RCAL_8812F 0x3f +#define BIT_RCAL_8812F(x) (((x) & BIT_MASK_RCAL_8812F) << BIT_SHIFT_RCAL_8812F) +#define BITS_RCAL_8812F (BIT_MASK_RCAL_8812F << BIT_SHIFT_RCAL_8812F) +#define BIT_CLEAR_RCAL_8812F(x) ((x) & (~BITS_RCAL_8812F)) +#define BIT_GET_RCAL_8812F(x) \ + (((x) >> BIT_SHIFT_RCAL_8812F) & BIT_MASK_RCAL_8812F) +#define BIT_SET_RCAL_8812F(x, v) (BIT_CLEAR_RCAL_8812F(x) | BIT_RCAL_8812F(v)) + +/* 2 REG_CPU_DMEM_CON_8812F */ +#define BIT_WDT_AUTO_MODE_8812F BIT(22) +#define BIT_WDT_PLATFORM_EN_8812F BIT(21) +#define BIT_WDT_CPU_EN_8812F BIT(20) +#define BIT_WDT_OPT_IOWRAPPER_8812F BIT(19) +#define BIT_ANA_PORT_IDLE_8812F BIT(18) +#define BIT_MAC_PORT_IDLE_8812F BIT(17) +#define BIT_WL_PLATFORM_RST_8812F BIT(16) +#define BIT_WL_SECURITY_CLK_8812F BIT(15) +#define BIT_DDMA_EN_8812F BIT(8) + +#define BIT_SHIFT_CPU_DMEM_CON_8812F 0 +#define BIT_MASK_CPU_DMEM_CON_8812F 0xff +#define BIT_CPU_DMEM_CON_8812F(x) \ + (((x) & BIT_MASK_CPU_DMEM_CON_8812F) << BIT_SHIFT_CPU_DMEM_CON_8812F) +#define BITS_CPU_DMEM_CON_8812F \ + (BIT_MASK_CPU_DMEM_CON_8812F << BIT_SHIFT_CPU_DMEM_CON_8812F) +#define BIT_CLEAR_CPU_DMEM_CON_8812F(x) ((x) & (~BITS_CPU_DMEM_CON_8812F)) +#define BIT_GET_CPU_DMEM_CON_8812F(x) \ + (((x) >> BIT_SHIFT_CPU_DMEM_CON_8812F) & BIT_MASK_CPU_DMEM_CON_8812F) +#define BIT_SET_CPU_DMEM_CON_8812F(x, v) \ + (BIT_CLEAR_CPU_DMEM_CON_8812F(x) | BIT_CPU_DMEM_CON_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_BOOT_REASON_8812F */ + +#define BIT_SHIFT_BOOT_REASON_V1_8812F 0 +#define BIT_MASK_BOOT_REASON_V1_8812F 0x7 +#define BIT_BOOT_REASON_V1_8812F(x) \ + (((x) & BIT_MASK_BOOT_REASON_V1_8812F) \ + << BIT_SHIFT_BOOT_REASON_V1_8812F) +#define BITS_BOOT_REASON_V1_8812F \ + (BIT_MASK_BOOT_REASON_V1_8812F << BIT_SHIFT_BOOT_REASON_V1_8812F) +#define BIT_CLEAR_BOOT_REASON_V1_8812F(x) ((x) & (~BITS_BOOT_REASON_V1_8812F)) +#define BIT_GET_BOOT_REASON_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BOOT_REASON_V1_8812F) & \ + BIT_MASK_BOOT_REASON_V1_8812F) +#define BIT_SET_BOOT_REASON_V1_8812F(x, v) \ + (BIT_CLEAR_BOOT_REASON_V1_8812F(x) | BIT_BOOT_REASON_V1_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_HIMR2_8812F */ +#define BIT_BCNDMAINT_P4_MSK_8812F BIT(31) +#define BIT_BCNDMAINT_P3_MSK_8812F BIT(30) +#define BIT_BCNDMAINT_P2_MSK_8812F BIT(29) +#define BIT_BCNDMAINT_P1_MSK_8812F BIT(28) +#define BIT_ATIMEND7_MSK_8812F BIT(22) +#define BIT_ATIMEND6_MSK_8812F BIT(21) +#define BIT_ATIMEND5_MSK_8812F BIT(20) +#define BIT_ATIMEND4_MSK_8812F BIT(19) +#define BIT_ATIMEND3_MSK_8812F BIT(18) +#define BIT_ATIMEND2_MSK_8812F BIT(17) +#define BIT_ATIMEND1_MSK_8812F BIT(16) +#define BIT_TXBCN7OK_MSK_8812F BIT(14) +#define BIT_TXBCN6OK_MSK_8812F BIT(13) +#define BIT_TXBCN5OK_MSK_8812F BIT(12) +#define BIT_TXBCN4OK_MSK_8812F BIT(11) +#define BIT_TXBCN3OK_MSK_8812F BIT(10) +#define BIT_TXBCN2OK_MSK_8812F BIT(9) +#define BIT_TXBCN1OK_MSK_V1_8812F BIT(8) +#define BIT_TXBCN7ERR_MSK_8812F BIT(6) +#define BIT_TXBCN6ERR_MSK_8812F BIT(5) +#define BIT_TXBCN5ERR_MSK_8812F BIT(4) +#define BIT_TXBCN4ERR_MSK_8812F BIT(3) +#define BIT_TXBCN3ERR_MSK_8812F BIT(2) +#define BIT_TXBCN2ERR_MSK_8812F BIT(1) +#define BIT_TXBCN1ERR_MSK_V1_8812F BIT(0) + +/* 2 REG_HISR2_8812F */ +#define BIT_BCNDMAINT_P4_8812F BIT(31) +#define BIT_BCNDMAINT_P3_8812F BIT(30) +#define BIT_BCNDMAINT_P2_8812F BIT(29) +#define BIT_BCNDMAINT_P1_8812F BIT(28) +#define BIT_ATIMEND7_8812F BIT(22) +#define BIT_ATIMEND6_8812F BIT(21) +#define BIT_ATIMEND5_8812F BIT(20) +#define BIT_ATIMEND4_8812F BIT(19) +#define BIT_ATIMEND3_8812F BIT(18) +#define BIT_ATIMEND2_8812F BIT(17) +#define BIT_ATIMEND1_8812F BIT(16) +#define BIT_TXBCN7OK_8812F BIT(14) +#define BIT_TXBCN6OK_8812F BIT(13) +#define BIT_TXBCN5OK_8812F BIT(12) +#define BIT_TXBCN4OK_8812F BIT(11) +#define BIT_TXBCN3OK_8812F BIT(10) +#define BIT_TXBCN2OK_8812F BIT(9) +#define BIT_TXBCN1OK_8812F BIT(8) +#define BIT_TXBCN7ERR_8812F BIT(6) +#define BIT_TXBCN6ERR_8812F BIT(5) +#define BIT_TXBCN5ERR_8812F BIT(4) +#define BIT_TXBCN4ERR_8812F BIT(3) +#define BIT_TXBCN3ERR_8812F BIT(2) +#define BIT_TXBCN2ERR_8812F BIT(1) +#define BIT_TXBCN1ERR_8812F BIT(0) + +/* 2 REG_HIMR3_8812F */ +#define BIT_WDT_PLATFORM_INT_MSK_8812F BIT(18) +#define BIT_WDT_CPU_INT_MSK_8812F BIT(17) +#define BIT_SETH2CDOK_MASK_8812F BIT(16) +#define BIT_H2C_CMD_FULL_MASK_8812F BIT(15) +#define BIT_PWR_INT_127_MASK_8812F BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK_8812F BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_MASK_8812F BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_MASK_8812F BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_MAS_8812F BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_MASK_8812F BIT(9) +#define BIT_PWR_INT_127_MASK_V1_8812F BIT(8) +#define BIT_PWR_INT_126TO96_MASK_8812F BIT(7) +#define BIT_PWR_INT_95TO64_MASK_8812F BIT(6) +#define BIT_PWR_INT_63TO32_MASK_8812F BIT(5) +#define BIT_PWR_INT_31TO0_MASK_8812F BIT(4) +#define BIT_RX_DMA_STUCK_MSK_8812F BIT(3) +#define BIT_TX_DMA_STUCK_MSK_8812F BIT(2) +#define BIT_DDMA0_LP_INT_MSK_8812F BIT(1) +#define BIT_DDMA0_HP_INT_MSK_8812F BIT(0) + +/* 2 REG_HISR3_8812F */ +#define BIT_WDT_PLATFORM_INT_8812F BIT(18) +#define BIT_WDT_CPU_INT_8812F BIT(17) +#define BIT_SETH2CDOK_8812F BIT(16) +#define BIT_H2C_CMD_FULL_8812F BIT(15) +#define BIT_PWR_INT_127_8812F BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8812F BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8812F BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8812F BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8812F BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8812F BIT(9) +#define BIT_PWR_INT_127_V1_8812F BIT(8) +#define BIT_PWR_INT_126TO96_8812F BIT(7) +#define BIT_PWR_INT_95TO64_8812F BIT(6) +#define BIT_PWR_INT_63TO32_8812F BIT(5) +#define BIT_PWR_INT_31TO0_8812F BIT(4) +#define BIT_RX_DMA_STUCK_8812F BIT(3) +#define BIT_TX_DMA_STUCK_8812F BIT(2) +#define BIT_DDMA0_LP_INT_8812F BIT(1) +#define BIT_DDMA0_HP_INT_8812F BIT(0) + +/* 2 REG_SW_MDIO_8812F */ +#define BIT_DIS_TIMEOUT_IO_8812F BIT(24) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_H2C_PKT_READADDR_8812F */ + +#define BIT_SHIFT_H2C_PKT_READADDR_8812F 0 +#define BIT_MASK_H2C_PKT_READADDR_8812F 0x3ffff +#define BIT_H2C_PKT_READADDR_8812F(x) \ + (((x) & BIT_MASK_H2C_PKT_READADDR_8812F) \ + << BIT_SHIFT_H2C_PKT_READADDR_8812F) +#define BITS_H2C_PKT_READADDR_8812F \ + (BIT_MASK_H2C_PKT_READADDR_8812F << BIT_SHIFT_H2C_PKT_READADDR_8812F) +#define BIT_CLEAR_H2C_PKT_READADDR_8812F(x) \ + ((x) & (~BITS_H2C_PKT_READADDR_8812F)) +#define BIT_GET_H2C_PKT_READADDR_8812F(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_READADDR_8812F) & \ + BIT_MASK_H2C_PKT_READADDR_8812F) +#define BIT_SET_H2C_PKT_READADDR_8812F(x, v) \ + (BIT_CLEAR_H2C_PKT_READADDR_8812F(x) | BIT_H2C_PKT_READADDR_8812F(v)) + +/* 2 REG_H2C_PKT_WRITEADDR_8812F */ + +#define BIT_SHIFT_H2C_PKT_WRITEADDR_8812F 0 +#define BIT_MASK_H2C_PKT_WRITEADDR_8812F 0x3ffff +#define BIT_H2C_PKT_WRITEADDR_8812F(x) \ + (((x) & BIT_MASK_H2C_PKT_WRITEADDR_8812F) \ + << BIT_SHIFT_H2C_PKT_WRITEADDR_8812F) +#define BITS_H2C_PKT_WRITEADDR_8812F \ + (BIT_MASK_H2C_PKT_WRITEADDR_8812F << BIT_SHIFT_H2C_PKT_WRITEADDR_8812F) +#define BIT_CLEAR_H2C_PKT_WRITEADDR_8812F(x) \ + ((x) & (~BITS_H2C_PKT_WRITEADDR_8812F)) +#define BIT_GET_H2C_PKT_WRITEADDR_8812F(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR_8812F) & \ + BIT_MASK_H2C_PKT_WRITEADDR_8812F) +#define BIT_SET_H2C_PKT_WRITEADDR_8812F(x, v) \ + (BIT_CLEAR_H2C_PKT_WRITEADDR_8812F(x) | BIT_H2C_PKT_WRITEADDR_8812F(v)) + +/* 2 REG_MEM_PWR_CRTL_8812F */ +#define BIT_MEM_BB_SD_8812F BIT(17) +#define BIT_MEM_BB_DS_8812F BIT(16) +#define BIT_MEM_BT_DS_8812F BIT(10) +#define BIT_MEM_SDIO_LS_8812F BIT(9) +#define BIT_MEM_SDIO_DS_8812F BIT(8) +#define BIT_MEM_USB_LS_8812F BIT(7) +#define BIT_MEM_USB_DS_8812F BIT(6) +#define BIT_MEM_PCI_LS_8812F BIT(5) +#define BIT_MEM_PCI_DS_8812F BIT(4) +#define BIT_MEM_WLMAC_LS_8812F BIT(3) +#define BIT_MEM_WLMAC_DS_8812F BIT(2) +#define BIT_MEM_WLMCU_LS_8812F BIT(1) +#define BIT_MEM_WLMCU_DS_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_FW_DBG6_8812F */ + +#define BIT_SHIFT_FW_DBG6_8812F 0 +#define BIT_MASK_FW_DBG6_8812F 0xffffffffL +#define BIT_FW_DBG6_8812F(x) \ + (((x) & BIT_MASK_FW_DBG6_8812F) << BIT_SHIFT_FW_DBG6_8812F) +#define BITS_FW_DBG6_8812F (BIT_MASK_FW_DBG6_8812F << BIT_SHIFT_FW_DBG6_8812F) +#define BIT_CLEAR_FW_DBG6_8812F(x) ((x) & (~BITS_FW_DBG6_8812F)) +#define BIT_GET_FW_DBG6_8812F(x) \ + (((x) >> BIT_SHIFT_FW_DBG6_8812F) & BIT_MASK_FW_DBG6_8812F) +#define BIT_SET_FW_DBG6_8812F(x, v) \ + (BIT_CLEAR_FW_DBG6_8812F(x) | BIT_FW_DBG6_8812F(v)) + +/* 2 REG_FW_DBG7_8812F */ + +#define BIT_SHIFT_FW_DBG7_8812F 0 +#define BIT_MASK_FW_DBG7_8812F 0xffffffffL +#define BIT_FW_DBG7_8812F(x) \ + (((x) & BIT_MASK_FW_DBG7_8812F) << BIT_SHIFT_FW_DBG7_8812F) +#define BITS_FW_DBG7_8812F (BIT_MASK_FW_DBG7_8812F << BIT_SHIFT_FW_DBG7_8812F) +#define BIT_CLEAR_FW_DBG7_8812F(x) ((x) & (~BITS_FW_DBG7_8812F)) +#define BIT_GET_FW_DBG7_8812F(x) \ + (((x) >> BIT_SHIFT_FW_DBG7_8812F) & BIT_MASK_FW_DBG7_8812F) +#define BIT_SET_FW_DBG7_8812F(x, v) \ + (BIT_CLEAR_FW_DBG7_8812F(x) | BIT_FW_DBG7_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_CR_8812F */ + +#define BIT_SHIFT_LBMODE_8812F 24 +#define BIT_MASK_LBMODE_8812F 0x1f +#define BIT_LBMODE_8812F(x) \ + (((x) & BIT_MASK_LBMODE_8812F) << BIT_SHIFT_LBMODE_8812F) +#define BITS_LBMODE_8812F (BIT_MASK_LBMODE_8812F << BIT_SHIFT_LBMODE_8812F) +#define BIT_CLEAR_LBMODE_8812F(x) ((x) & (~BITS_LBMODE_8812F)) +#define BIT_GET_LBMODE_8812F(x) \ + (((x) >> BIT_SHIFT_LBMODE_8812F) & BIT_MASK_LBMODE_8812F) +#define BIT_SET_LBMODE_8812F(x, v) \ + (BIT_CLEAR_LBMODE_8812F(x) | BIT_LBMODE_8812F(v)) + +#define BIT_SHIFT_NETYPE1_8812F 18 +#define BIT_MASK_NETYPE1_8812F 0x3 +#define BIT_NETYPE1_8812F(x) \ + (((x) & BIT_MASK_NETYPE1_8812F) << BIT_SHIFT_NETYPE1_8812F) +#define BITS_NETYPE1_8812F (BIT_MASK_NETYPE1_8812F << BIT_SHIFT_NETYPE1_8812F) +#define BIT_CLEAR_NETYPE1_8812F(x) ((x) & (~BITS_NETYPE1_8812F)) +#define BIT_GET_NETYPE1_8812F(x) \ + (((x) >> BIT_SHIFT_NETYPE1_8812F) & BIT_MASK_NETYPE1_8812F) +#define BIT_SET_NETYPE1_8812F(x, v) \ + (BIT_CLEAR_NETYPE1_8812F(x) | BIT_NETYPE1_8812F(v)) + +#define BIT_SHIFT_NETYPE0_8812F 16 +#define BIT_MASK_NETYPE0_8812F 0x3 +#define BIT_NETYPE0_8812F(x) \ + (((x) & BIT_MASK_NETYPE0_8812F) << BIT_SHIFT_NETYPE0_8812F) +#define BITS_NETYPE0_8812F (BIT_MASK_NETYPE0_8812F << BIT_SHIFT_NETYPE0_8812F) +#define BIT_CLEAR_NETYPE0_8812F(x) ((x) & (~BITS_NETYPE0_8812F)) +#define BIT_GET_NETYPE0_8812F(x) \ + (((x) >> BIT_SHIFT_NETYPE0_8812F) & BIT_MASK_NETYPE0_8812F) +#define BIT_SET_NETYPE0_8812F(x, v) \ + (BIT_CLEAR_NETYPE0_8812F(x) | BIT_NETYPE0_8812F(v)) + +#define BIT_COUNTER_STS_EN_8812F BIT(13) +#define BIT_I2C_MAILBOX_EN_8812F BIT(12) +#define BIT_SHCUT_EN_8812F BIT(11) +#define BIT_32K_CAL_TMR_EN_8812F BIT(10) +#define BIT_MAC_SEC_EN_8812F BIT(9) +#define BIT_ENSWBCN_8812F BIT(8) +#define BIT_MACRXEN_8812F BIT(7) +#define BIT_MACTXEN_8812F BIT(6) +#define BIT_SCHEDULE_EN_8812F BIT(5) +#define BIT_PROTOCOL_EN_8812F BIT(4) +#define BIT_RXDMA_EN_8812F BIT(3) +#define BIT_TXDMA_EN_8812F BIT(2) +#define BIT_HCI_RXDMA_EN_8812F BIT(1) +#define BIT_HCI_TXDMA_EN_8812F BIT(0) + +/* 2 REG_PG_SIZE_8812F */ + +#define BIT_SHIFT_DBG_FIFO_SEL_8812F 16 +#define BIT_MASK_DBG_FIFO_SEL_8812F 0xff +#define BIT_DBG_FIFO_SEL_8812F(x) \ + (((x) & BIT_MASK_DBG_FIFO_SEL_8812F) << BIT_SHIFT_DBG_FIFO_SEL_8812F) +#define BITS_DBG_FIFO_SEL_8812F \ + (BIT_MASK_DBG_FIFO_SEL_8812F << BIT_SHIFT_DBG_FIFO_SEL_8812F) +#define BIT_CLEAR_DBG_FIFO_SEL_8812F(x) ((x) & (~BITS_DBG_FIFO_SEL_8812F)) +#define BIT_GET_DBG_FIFO_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_DBG_FIFO_SEL_8812F) & BIT_MASK_DBG_FIFO_SEL_8812F) +#define BIT_SET_DBG_FIFO_SEL_8812F(x, v) \ + (BIT_CLEAR_DBG_FIFO_SEL_8812F(x) | BIT_DBG_FIFO_SEL_8812F(v)) + +/* 2 REG_PKT_BUFF_ACCESS_CTRL_8812F */ + +#define BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8812F 0 +#define BIT_MASK_PKT_BUFF_ACCESS_CTRL_8812F 0xff +#define BIT_PKT_BUFF_ACCESS_CTRL_8812F(x) \ + (((x) & BIT_MASK_PKT_BUFF_ACCESS_CTRL_8812F) \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8812F) +#define BITS_PKT_BUFF_ACCESS_CTRL_8812F \ + (BIT_MASK_PKT_BUFF_ACCESS_CTRL_8812F \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8812F) +#define BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8812F(x) \ + ((x) & (~BITS_PKT_BUFF_ACCESS_CTRL_8812F)) +#define BIT_GET_PKT_BUFF_ACCESS_CTRL_8812F(x) \ + (((x) >> BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8812F) & \ + BIT_MASK_PKT_BUFF_ACCESS_CTRL_8812F) +#define BIT_SET_PKT_BUFF_ACCESS_CTRL_8812F(x, v) \ + (BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8812F(x) | \ + BIT_PKT_BUFF_ACCESS_CTRL_8812F(v)) + +/* 2 REG_TSF_CLK_STATE_8812F */ +#define BIT_TSF_CLK_STABLE_8812F BIT(15) + +/* 2 REG_TXDMA_PQ_MAP_8812F */ +#define BIT_CSI_BW_EN_8812F BIT(31) + +#define BIT_SHIFT_TXDMA_H2C_MAP_8812F 16 +#define BIT_MASK_TXDMA_H2C_MAP_8812F 0x3 +#define BIT_TXDMA_H2C_MAP_8812F(x) \ + (((x) & BIT_MASK_TXDMA_H2C_MAP_8812F) << BIT_SHIFT_TXDMA_H2C_MAP_8812F) +#define BITS_TXDMA_H2C_MAP_8812F \ + (BIT_MASK_TXDMA_H2C_MAP_8812F << BIT_SHIFT_TXDMA_H2C_MAP_8812F) +#define BIT_CLEAR_TXDMA_H2C_MAP_8812F(x) ((x) & (~BITS_TXDMA_H2C_MAP_8812F)) +#define BIT_GET_TXDMA_H2C_MAP_8812F(x) \ + (((x) >> BIT_SHIFT_TXDMA_H2C_MAP_8812F) & BIT_MASK_TXDMA_H2C_MAP_8812F) +#define BIT_SET_TXDMA_H2C_MAP_8812F(x, v) \ + (BIT_CLEAR_TXDMA_H2C_MAP_8812F(x) | BIT_TXDMA_H2C_MAP_8812F(v)) + +#define BIT_SHIFT_TXDMA_HIQ_MAP_8812F 14 +#define BIT_MASK_TXDMA_HIQ_MAP_8812F 0x3 +#define BIT_TXDMA_HIQ_MAP_8812F(x) \ + (((x) & BIT_MASK_TXDMA_HIQ_MAP_8812F) << BIT_SHIFT_TXDMA_HIQ_MAP_8812F) +#define BITS_TXDMA_HIQ_MAP_8812F \ + (BIT_MASK_TXDMA_HIQ_MAP_8812F << BIT_SHIFT_TXDMA_HIQ_MAP_8812F) +#define BIT_CLEAR_TXDMA_HIQ_MAP_8812F(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8812F)) +#define BIT_GET_TXDMA_HIQ_MAP_8812F(x) \ + (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8812F) & BIT_MASK_TXDMA_HIQ_MAP_8812F) +#define BIT_SET_TXDMA_HIQ_MAP_8812F(x, v) \ + (BIT_CLEAR_TXDMA_HIQ_MAP_8812F(x) | BIT_TXDMA_HIQ_MAP_8812F(v)) + +#define BIT_SHIFT_TXDMA_MGQ_MAP_8812F 12 +#define BIT_MASK_TXDMA_MGQ_MAP_8812F 0x3 +#define BIT_TXDMA_MGQ_MAP_8812F(x) \ + (((x) & BIT_MASK_TXDMA_MGQ_MAP_8812F) << BIT_SHIFT_TXDMA_MGQ_MAP_8812F) +#define BITS_TXDMA_MGQ_MAP_8812F \ + (BIT_MASK_TXDMA_MGQ_MAP_8812F << BIT_SHIFT_TXDMA_MGQ_MAP_8812F) +#define BIT_CLEAR_TXDMA_MGQ_MAP_8812F(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8812F)) +#define BIT_GET_TXDMA_MGQ_MAP_8812F(x) \ + (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8812F) & BIT_MASK_TXDMA_MGQ_MAP_8812F) +#define BIT_SET_TXDMA_MGQ_MAP_8812F(x, v) \ + (BIT_CLEAR_TXDMA_MGQ_MAP_8812F(x) | BIT_TXDMA_MGQ_MAP_8812F(v)) + +#define BIT_SHIFT_TXDMA_BKQ_MAP_8812F 10 +#define BIT_MASK_TXDMA_BKQ_MAP_8812F 0x3 +#define BIT_TXDMA_BKQ_MAP_8812F(x) \ + (((x) & BIT_MASK_TXDMA_BKQ_MAP_8812F) << BIT_SHIFT_TXDMA_BKQ_MAP_8812F) +#define BITS_TXDMA_BKQ_MAP_8812F \ + (BIT_MASK_TXDMA_BKQ_MAP_8812F << BIT_SHIFT_TXDMA_BKQ_MAP_8812F) +#define BIT_CLEAR_TXDMA_BKQ_MAP_8812F(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8812F)) +#define BIT_GET_TXDMA_BKQ_MAP_8812F(x) \ + (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8812F) & BIT_MASK_TXDMA_BKQ_MAP_8812F) +#define BIT_SET_TXDMA_BKQ_MAP_8812F(x, v) \ + (BIT_CLEAR_TXDMA_BKQ_MAP_8812F(x) | BIT_TXDMA_BKQ_MAP_8812F(v)) + +#define BIT_SHIFT_TXDMA_BEQ_MAP_8812F 8 +#define BIT_MASK_TXDMA_BEQ_MAP_8812F 0x3 +#define BIT_TXDMA_BEQ_MAP_8812F(x) \ + (((x) & BIT_MASK_TXDMA_BEQ_MAP_8812F) << BIT_SHIFT_TXDMA_BEQ_MAP_8812F) +#define BITS_TXDMA_BEQ_MAP_8812F \ + (BIT_MASK_TXDMA_BEQ_MAP_8812F << BIT_SHIFT_TXDMA_BEQ_MAP_8812F) +#define BIT_CLEAR_TXDMA_BEQ_MAP_8812F(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8812F)) +#define BIT_GET_TXDMA_BEQ_MAP_8812F(x) \ + (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8812F) & BIT_MASK_TXDMA_BEQ_MAP_8812F) +#define BIT_SET_TXDMA_BEQ_MAP_8812F(x, v) \ + (BIT_CLEAR_TXDMA_BEQ_MAP_8812F(x) | BIT_TXDMA_BEQ_MAP_8812F(v)) + +#define BIT_SHIFT_TXDMA_VIQ_MAP_8812F 6 +#define BIT_MASK_TXDMA_VIQ_MAP_8812F 0x3 +#define BIT_TXDMA_VIQ_MAP_8812F(x) \ + (((x) & BIT_MASK_TXDMA_VIQ_MAP_8812F) << BIT_SHIFT_TXDMA_VIQ_MAP_8812F) +#define BITS_TXDMA_VIQ_MAP_8812F \ + (BIT_MASK_TXDMA_VIQ_MAP_8812F << BIT_SHIFT_TXDMA_VIQ_MAP_8812F) +#define BIT_CLEAR_TXDMA_VIQ_MAP_8812F(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8812F)) +#define BIT_GET_TXDMA_VIQ_MAP_8812F(x) \ + (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8812F) & BIT_MASK_TXDMA_VIQ_MAP_8812F) +#define BIT_SET_TXDMA_VIQ_MAP_8812F(x, v) \ + (BIT_CLEAR_TXDMA_VIQ_MAP_8812F(x) | BIT_TXDMA_VIQ_MAP_8812F(v)) + +#define BIT_SHIFT_TXDMA_VOQ_MAP_8812F 4 +#define BIT_MASK_TXDMA_VOQ_MAP_8812F 0x3 +#define BIT_TXDMA_VOQ_MAP_8812F(x) \ + (((x) & BIT_MASK_TXDMA_VOQ_MAP_8812F) << BIT_SHIFT_TXDMA_VOQ_MAP_8812F) +#define BITS_TXDMA_VOQ_MAP_8812F \ + (BIT_MASK_TXDMA_VOQ_MAP_8812F << BIT_SHIFT_TXDMA_VOQ_MAP_8812F) +#define BIT_CLEAR_TXDMA_VOQ_MAP_8812F(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8812F)) +#define BIT_GET_TXDMA_VOQ_MAP_8812F(x) \ + (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8812F) & BIT_MASK_TXDMA_VOQ_MAP_8812F) +#define BIT_SET_TXDMA_VOQ_MAP_8812F(x, v) \ + (BIT_CLEAR_TXDMA_VOQ_MAP_8812F(x) | BIT_TXDMA_VOQ_MAP_8812F(v)) + +#define BIT_TXDMA_BW_EN_8812F BIT(3) +#define BIT_RXDMA_AGG_EN_8812F BIT(2) +#define BIT_RXSHFT_EN_8812F BIT(1) +#define BIT_RXDMA_ARBBW_EN_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_TRXFF_BNDY_8812F */ + +#define BIT_SHIFT_FWFFOVFL_RSV_8812F 16 +#define BIT_MASK_FWFFOVFL_RSV_8812F 0xf +#define BIT_FWFFOVFL_RSV_8812F(x) \ + (((x) & BIT_MASK_FWFFOVFL_RSV_8812F) << BIT_SHIFT_FWFFOVFL_RSV_8812F) +#define BITS_FWFFOVFL_RSV_8812F \ + (BIT_MASK_FWFFOVFL_RSV_8812F << BIT_SHIFT_FWFFOVFL_RSV_8812F) +#define BIT_CLEAR_FWFFOVFL_RSV_8812F(x) ((x) & (~BITS_FWFFOVFL_RSV_8812F)) +#define BIT_GET_FWFFOVFL_RSV_8812F(x) \ + (((x) >> BIT_SHIFT_FWFFOVFL_RSV_8812F) & BIT_MASK_FWFFOVFL_RSV_8812F) +#define BIT_SET_FWFFOVFL_RSV_8812F(x, v) \ + (BIT_CLEAR_FWFFOVFL_RSV_8812F(x) | BIT_FWFFOVFL_RSV_8812F(v)) + +#define BIT_SHIFT_RXFFOVFL_RSV_V2_8812F 8 +#define BIT_MASK_RXFFOVFL_RSV_V2_8812F 0xf +#define BIT_RXFFOVFL_RSV_V2_8812F(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV_V2_8812F) \ + << BIT_SHIFT_RXFFOVFL_RSV_V2_8812F) +#define BITS_RXFFOVFL_RSV_V2_8812F \ + (BIT_MASK_RXFFOVFL_RSV_V2_8812F << BIT_SHIFT_RXFFOVFL_RSV_V2_8812F) +#define BIT_CLEAR_RXFFOVFL_RSV_V2_8812F(x) ((x) & (~BITS_RXFFOVFL_RSV_V2_8812F)) +#define BIT_GET_RXFFOVFL_RSV_V2_8812F(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2_8812F) & \ + BIT_MASK_RXFFOVFL_RSV_V2_8812F) +#define BIT_SET_RXFFOVFL_RSV_V2_8812F(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV_V2_8812F(x) | BIT_RXFFOVFL_RSV_V2_8812F(v)) + +/* 2 REG_PTA_I2C_MBOX_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_I2C_M_STATUS_8812F 8 +#define BIT_MASK_I2C_M_STATUS_8812F 0xf +#define BIT_I2C_M_STATUS_8812F(x) \ + (((x) & BIT_MASK_I2C_M_STATUS_8812F) << BIT_SHIFT_I2C_M_STATUS_8812F) +#define BITS_I2C_M_STATUS_8812F \ + (BIT_MASK_I2C_M_STATUS_8812F << BIT_SHIFT_I2C_M_STATUS_8812F) +#define BIT_CLEAR_I2C_M_STATUS_8812F(x) ((x) & (~BITS_I2C_M_STATUS_8812F)) +#define BIT_GET_I2C_M_STATUS_8812F(x) \ + (((x) >> BIT_SHIFT_I2C_M_STATUS_8812F) & BIT_MASK_I2C_M_STATUS_8812F) +#define BIT_SET_I2C_M_STATUS_8812F(x, v) \ + (BIT_CLEAR_I2C_M_STATUS_8812F(x) | BIT_I2C_M_STATUS_8812F(v)) + +#define BIT_SHIFT_I2C_M_BUS_GNT_FW_8812F 4 +#define BIT_MASK_I2C_M_BUS_GNT_FW_8812F 0x7 +#define BIT_I2C_M_BUS_GNT_FW_8812F(x) \ + (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8812F) \ + << BIT_SHIFT_I2C_M_BUS_GNT_FW_8812F) +#define BITS_I2C_M_BUS_GNT_FW_8812F \ + (BIT_MASK_I2C_M_BUS_GNT_FW_8812F << BIT_SHIFT_I2C_M_BUS_GNT_FW_8812F) +#define BIT_CLEAR_I2C_M_BUS_GNT_FW_8812F(x) \ + ((x) & (~BITS_I2C_M_BUS_GNT_FW_8812F)) +#define BIT_GET_I2C_M_BUS_GNT_FW_8812F(x) \ + (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8812F) & \ + BIT_MASK_I2C_M_BUS_GNT_FW_8812F) +#define BIT_SET_I2C_M_BUS_GNT_FW_8812F(x, v) \ + (BIT_CLEAR_I2C_M_BUS_GNT_FW_8812F(x) | BIT_I2C_M_BUS_GNT_FW_8812F(v)) + +#define BIT_I2C_M_GNT_FW_8812F BIT(3) + +#define BIT_SHIFT_I2C_M_SPEED_8812F 1 +#define BIT_MASK_I2C_M_SPEED_8812F 0x3 +#define BIT_I2C_M_SPEED_8812F(x) \ + (((x) & BIT_MASK_I2C_M_SPEED_8812F) << BIT_SHIFT_I2C_M_SPEED_8812F) +#define BITS_I2C_M_SPEED_8812F \ + (BIT_MASK_I2C_M_SPEED_8812F << BIT_SHIFT_I2C_M_SPEED_8812F) +#define BIT_CLEAR_I2C_M_SPEED_8812F(x) ((x) & (~BITS_I2C_M_SPEED_8812F)) +#define BIT_GET_I2C_M_SPEED_8812F(x) \ + (((x) >> BIT_SHIFT_I2C_M_SPEED_8812F) & BIT_MASK_I2C_M_SPEED_8812F) +#define BIT_SET_I2C_M_SPEED_8812F(x, v) \ + (BIT_CLEAR_I2C_M_SPEED_8812F(x) | BIT_I2C_M_SPEED_8812F(v)) + +#define BIT_I2C_M_UNLOCK_8812F BIT(0) + +/* 2 REG_RXFF_BNDY_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_RXFF0_BNDY_V2_8812F 0 +#define BIT_MASK_RXFF0_BNDY_V2_8812F 0x3ffff +#define BIT_RXFF0_BNDY_V2_8812F(x) \ + (((x) & BIT_MASK_RXFF0_BNDY_V2_8812F) << BIT_SHIFT_RXFF0_BNDY_V2_8812F) +#define BITS_RXFF0_BNDY_V2_8812F \ + (BIT_MASK_RXFF0_BNDY_V2_8812F << BIT_SHIFT_RXFF0_BNDY_V2_8812F) +#define BIT_CLEAR_RXFF0_BNDY_V2_8812F(x) ((x) & (~BITS_RXFF0_BNDY_V2_8812F)) +#define BIT_GET_RXFF0_BNDY_V2_8812F(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY_V2_8812F) & BIT_MASK_RXFF0_BNDY_V2_8812F) +#define BIT_SET_RXFF0_BNDY_V2_8812F(x, v) \ + (BIT_CLEAR_RXFF0_BNDY_V2_8812F(x) | BIT_RXFF0_BNDY_V2_8812F(v)) + +/* 2 REG_FE1IMR_8812F */ +#define BIT_FS_SW_PLL_LEAVE_32K_INT_EN_8812F BIT(31) +#define BIT_FS_FWFF_FULL_INT_EN_8812F BIT(30) +#define BIT_FS_BB_STOP_RX_INT_EN_8812F BIT(29) +#define BIT_FS_RXDMA2_DONE_INT_EN_8812F BIT(28) +#define BIT_FS_RXDONE2_INT_EN_8812F BIT(26) +#define BIT_FS_RX_BCN_P4_INT_EN_8812F BIT(25) +#define BIT_FS_RX_BCN_P3_INT_EN_8812F BIT(24) +#define BIT_FS_RX_BCN_P2_INT_EN_8812F BIT(23) +#define BIT_FS_RX_BCN_P1_INT_EN_8812F BIT(22) +#define BIT_FS_RX_BCN_P0_INT_EN_8812F BIT(21) +#define BIT_FS_RX_UMD0_INT_EN_8812F BIT(20) +#define BIT_FS_RX_UMD1_INT_EN_8812F BIT(19) +#define BIT_FS_RX_BMD0_INT_EN_8812F BIT(18) +#define BIT_FS_RX_BMD1_INT_EN_8812F BIT(17) +#define BIT_FS_RXDONE_INT_EN_8812F BIT(16) +#define BIT_FS_WWLAN_INT_EN_8812F BIT(15) +#define BIT_FS_SOUND_DONE_INT_EN_8812F BIT(14) +#define BIT_FS_BF1_PRETO_INT_EN_8812F BIT(11) +#define BIT_FS_BF0_PRETO_INT_EN_8812F BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8812F BIT(9) +#define BIT_FS_PRETX_ERRHLD_INT_EN_8812F BIT(8) +#define BIT_FS_LTE_COEX_EN_8812F BIT(6) +#define BIT_FS_WLACTOFF_INT_EN_8812F BIT(5) +#define BIT_FS_WLACTON_INT_EN_8812F BIT(4) +#define BIT_FS_BTCMD_INT_EN_8812F BIT(3) +#define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8812F BIT(2) +#define BIT_FS_TRPC_TO_INT_EN_V1_8812F BIT(1) +#define BIT_FS_RPC_O_T_INT_EN_V1_8812F BIT(0) + +/* 2 REG_FE1ISR_8812F */ +#define BIT_FS_SW_PLL_LEAVE_32K_INT_8812F BIT(31) +#define BIT_FS_FS_FWFF_FULL_INT_8812F BIT(30) +#define BIT_FS_BB_STOP_RX_INT_8812F BIT(29) +#define BIT_FS_RXDMA2_DONE_INT_8812F BIT(28) +#define BIT_FS_RXDONE2_INT_8812F BIT(26) +#define BIT_FS_RX_BCN_P4_INT_8812F BIT(25) +#define BIT_FS_RX_BCN_P3_INT_8812F BIT(24) +#define BIT_FS_RX_BCN_P2_INT_8812F BIT(23) +#define BIT_FS_RX_BCN_P1_INT_8812F BIT(22) +#define BIT_FS_RX_BCN_P0_INT_8812F BIT(21) +#define BIT_FS_RX_UMD0_INT_8812F BIT(20) +#define BIT_FS_RX_UMD1_INT_8812F BIT(19) +#define BIT_FS_RX_BMD0_INT_8812F BIT(18) +#define BIT_FS_RX_BMD1_INT_8812F BIT(17) +#define BIT_FS_RXDONE_INT_8812F BIT(16) +#define BIT_FS_WWLAN_INT_8812F BIT(15) +#define BIT_FS_SOUND_DONE_INT_8812F BIT(14) +#define BIT_FS_BF1_PRETO_INT_8812F BIT(11) +#define BIT_FS_BF0_PRETO_INT_8812F BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_8812F BIT(9) +#define BIT_FS_PRETX_ERRHLD_INT_8812F BIT(8) +#define BIT_FS_LTE_COEX_INT_8812F BIT(6) +#define BIT_FS_WLACTOFF_INT_8812F BIT(5) +#define BIT_FS_WLACTON_INT_8812F BIT(4) +#define BIT_FS_BCN_RX_INT_INT_8812F BIT(3) +#define BIT_FS_MAILBOX_TO_I2C_INT_8812F BIT(2) +#define BIT_FS_TRPC_TO_INT_8812F BIT(1) +#define BIT_FS_RPC_O_T_INT_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_CPWM_8812F */ +#define BIT_CPWM_TOGGLING_8812F BIT(31) + +#define BIT_SHIFT_CPWM_MOD_8812F 24 +#define BIT_MASK_CPWM_MOD_8812F 0x7f +#define BIT_CPWM_MOD_8812F(x) \ + (((x) & BIT_MASK_CPWM_MOD_8812F) << BIT_SHIFT_CPWM_MOD_8812F) +#define BITS_CPWM_MOD_8812F \ + (BIT_MASK_CPWM_MOD_8812F << BIT_SHIFT_CPWM_MOD_8812F) +#define BIT_CLEAR_CPWM_MOD_8812F(x) ((x) & (~BITS_CPWM_MOD_8812F)) +#define BIT_GET_CPWM_MOD_8812F(x) \ + (((x) >> BIT_SHIFT_CPWM_MOD_8812F) & BIT_MASK_CPWM_MOD_8812F) +#define BIT_SET_CPWM_MOD_8812F(x, v) \ + (BIT_CLEAR_CPWM_MOD_8812F(x) | BIT_CPWM_MOD_8812F(v)) + +/* 2 REG_FWIMR_8812F */ +#define BIT_FS_TXBCNOK_MB7_INT_EN_8812F BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_EN_8812F BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_EN_8812F BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_EN_8812F BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_EN_8812F BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_EN_8812F BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_EN_8812F BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_EN_8812F BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_EN_8812F BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_EN_8812F BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_EN_8812F BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_EN_8812F BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_EN_8812F BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_EN_8812F BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_EN_8812F BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_EN_8812F BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_EN_8812F BIT(15) +#define BIT_SIFS_OVERSPEC_INT_EN_8812F BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN_8812F BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_EN_8812F BIT(12) +#define BIT_FS_CPUMGQ_ERR_INT_EN_8812F BIT(11) +#define BIT_FS_DDMA0_LP_INT_EN_8812F BIT(9) +#define BIT_FS_DDMA0_HP_INT_EN_8812F BIT(8) +#define BIT_FS_TRXRPT_INT_EN_8812F BIT(7) +#define BIT_FS_C2H_W_READY_INT_EN_8812F BIT(6) +#define BIT_FS_HRCV_INT_EN_8812F BIT(5) +#define BIT_FS_H2CCMD_INT_EN_8812F BIT(4) +#define BIT_FS_TXPKTIN_INT_EN_8812F BIT(3) +#define BIT_FS_ERRORHDL_INT_EN_8812F BIT(2) +#define BIT_FS_TXCCX_INT_EN_8812F BIT(1) +#define BIT_FS_TXCLOSE_INT_EN_8812F BIT(0) + +/* 2 REG_FWISR_8812F */ +#define BIT_FS_TXBCNOK_MB7_INT_8812F BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_8812F BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_8812F BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_8812F BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_8812F BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_8812F BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_8812F BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_8812F BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_8812F BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_8812F BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_8812F BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_8812F BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_8812F BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_8812F BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_8812F BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_8812F BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_8812F BIT(15) +#define BIT_SIFS_OVERSPEC_INT_8812F BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_8812F BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_8812F BIT(12) +#define BIT_FS_CPUMGQ_ERR_INT_8812F BIT(11) +#define BIT_FS_DDMA0_LP_INT_8812F BIT(9) +#define BIT_FS_DDMA0_HP_INT_8812F BIT(8) +#define BIT_FS_TRXRPT_INT_8812F BIT(7) +#define BIT_FS_C2H_W_READY_INT_8812F BIT(6) +#define BIT_FS_HRCV_INT_8812F BIT(5) +#define BIT_FS_H2CCMD_INT_8812F BIT(4) +#define BIT_FS_TXPKTIN_INT_8812F BIT(3) +#define BIT_FS_ERRORHDL_INT_8812F BIT(2) +#define BIT_FS_TXCCX_INT_8812F BIT(1) +#define BIT_FS_TXCLOSE_INT_8812F BIT(0) + +/* 2 REG_FTIMR_8812F */ +#define BIT_PS_TIMER_C_EARLY_INT_EN_8812F BIT(23) +#define BIT_PS_TIMER_B_EARLY_INT_EN_8812F BIT(22) +#define BIT_PS_TIMER_A_EARLY_INT_EN_8812F BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN_8812F BIT(20) +#define BIT_PS_TIMER_C_INT_EN_8812F BIT(19) +#define BIT_PS_TIMER_B_INT_EN_8812F BIT(18) +#define BIT_PS_TIMER_A_INT_EN_8812F BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_EN_8812F BIT(16) +#define BIT_FS_PS_TIMEOUT2_EN_8812F BIT(15) +#define BIT_FS_PS_TIMEOUT1_EN_8812F BIT(14) +#define BIT_FS_PS_TIMEOUT0_EN_8812F BIT(13) +#define BIT_FS_GTINT8_EN_8812F BIT(8) +#define BIT_FS_GTINT7_EN_8812F BIT(7) +#define BIT_FS_GTINT6_EN_8812F BIT(6) +#define BIT_FS_GTINT5_EN_8812F BIT(5) +#define BIT_FS_GTINT4_EN_8812F BIT(4) +#define BIT_FS_GTINT3_EN_8812F BIT(3) +#define BIT_FS_GTINT2_EN_8812F BIT(2) +#define BIT_FS_GTINT1_EN_8812F BIT(1) +#define BIT_FS_GTINT0_EN_8812F BIT(0) + +/* 2 REG_FTISR_8812F */ +#define BIT_PS_TIMER_C_EARLY__INT_8812F BIT(23) +#define BIT_PS_TIMER_B_EARLY__INT_8812F BIT(22) +#define BIT_PS_TIMER_A_EARLY__INT_8812F BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_8812F BIT(20) +#define BIT_PS_TIMER_C_INT_8812F BIT(19) +#define BIT_PS_TIMER_B_INT_8812F BIT(18) +#define BIT_PS_TIMER_A_INT_8812F BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_8812F BIT(16) +#define BIT_FS_PS_TIMEOUT2_INT_8812F BIT(15) +#define BIT_FS_PS_TIMEOUT1_INT_8812F BIT(14) +#define BIT_FS_PS_TIMEOUT0_INT_8812F BIT(13) +#define BIT_FS_GTINT8_INT_8812F BIT(8) +#define BIT_FS_GTINT7_INT_8812F BIT(7) +#define BIT_FS_GTINT6_INT_8812F BIT(6) +#define BIT_FS_GTINT5_INT_8812F BIT(5) +#define BIT_FS_GTINT4_INT_8812F BIT(4) +#define BIT_FS_GTINT3_INT_8812F BIT(3) +#define BIT_FS_GTINT2_INT_8812F BIT(2) +#define BIT_FS_GTINT1_INT_8812F BIT(1) +#define BIT_FS_GTINT0_INT_8812F BIT(0) + +/* 2 REG_PKTBUF_DBG_CTRL_8812F */ + +#define BIT_SHIFT_PKTBUF_WRITE_EN_8812F 24 +#define BIT_MASK_PKTBUF_WRITE_EN_8812F 0xff +#define BIT_PKTBUF_WRITE_EN_8812F(x) \ + (((x) & BIT_MASK_PKTBUF_WRITE_EN_8812F) \ + << BIT_SHIFT_PKTBUF_WRITE_EN_8812F) +#define BITS_PKTBUF_WRITE_EN_8812F \ + (BIT_MASK_PKTBUF_WRITE_EN_8812F << BIT_SHIFT_PKTBUF_WRITE_EN_8812F) +#define BIT_CLEAR_PKTBUF_WRITE_EN_8812F(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8812F)) +#define BIT_GET_PKTBUF_WRITE_EN_8812F(x) \ + (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8812F) & \ + BIT_MASK_PKTBUF_WRITE_EN_8812F) +#define BIT_SET_PKTBUF_WRITE_EN_8812F(x, v) \ + (BIT_CLEAR_PKTBUF_WRITE_EN_8812F(x) | BIT_PKTBUF_WRITE_EN_8812F(v)) + +#define BIT_TXRPTBUF_DBG_8812F BIT(23) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_TXPKTBUF_DBG_V2_8812F BIT(20) +#define BIT_RXPKTBUF_DBG_8812F BIT(16) + +#define BIT_SHIFT_PKTBUF_DBG_ADDR_8812F 0 +#define BIT_MASK_PKTBUF_DBG_ADDR_8812F 0x1fff +#define BIT_PKTBUF_DBG_ADDR_8812F(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_ADDR_8812F) \ + << BIT_SHIFT_PKTBUF_DBG_ADDR_8812F) +#define BITS_PKTBUF_DBG_ADDR_8812F \ + (BIT_MASK_PKTBUF_DBG_ADDR_8812F << BIT_SHIFT_PKTBUF_DBG_ADDR_8812F) +#define BIT_CLEAR_PKTBUF_DBG_ADDR_8812F(x) ((x) & (~BITS_PKTBUF_DBG_ADDR_8812F)) +#define BIT_GET_PKTBUF_DBG_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR_8812F) & \ + BIT_MASK_PKTBUF_DBG_ADDR_8812F) +#define BIT_SET_PKTBUF_DBG_ADDR_8812F(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_ADDR_8812F(x) | BIT_PKTBUF_DBG_ADDR_8812F(v)) + +/* 2 REG_PKTBUF_DBG_DATA_L_8812F */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_L_8812F 0 +#define BIT_MASK_PKTBUF_DBG_DATA_L_8812F 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_L_8812F(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8812F) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_L_8812F) +#define BITS_PKTBUF_DBG_DATA_L_8812F \ + (BIT_MASK_PKTBUF_DBG_DATA_L_8812F << BIT_SHIFT_PKTBUF_DBG_DATA_L_8812F) +#define BIT_CLEAR_PKTBUF_DBG_DATA_L_8812F(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_L_8812F)) +#define BIT_GET_PKTBUF_DBG_DATA_L_8812F(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8812F) & \ + BIT_MASK_PKTBUF_DBG_DATA_L_8812F) +#define BIT_SET_PKTBUF_DBG_DATA_L_8812F(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_L_8812F(x) | BIT_PKTBUF_DBG_DATA_L_8812F(v)) + +/* 2 REG_PKTBUF_DBG_DATA_H_8812F */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_H_8812F 0 +#define BIT_MASK_PKTBUF_DBG_DATA_H_8812F 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_H_8812F(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8812F) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_H_8812F) +#define BITS_PKTBUF_DBG_DATA_H_8812F \ + (BIT_MASK_PKTBUF_DBG_DATA_H_8812F << BIT_SHIFT_PKTBUF_DBG_DATA_H_8812F) +#define BIT_CLEAR_PKTBUF_DBG_DATA_H_8812F(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_H_8812F)) +#define BIT_GET_PKTBUF_DBG_DATA_H_8812F(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8812F) & \ + BIT_MASK_PKTBUF_DBG_DATA_H_8812F) +#define BIT_SET_PKTBUF_DBG_DATA_H_8812F(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_H_8812F(x) | BIT_PKTBUF_DBG_DATA_H_8812F(v)) + +/* 2 REG_CPWM2_8812F */ + +#define BIT_SHIFT_L0S_TO_RCVY_NUM_8812F 16 +#define BIT_MASK_L0S_TO_RCVY_NUM_8812F 0xff +#define BIT_L0S_TO_RCVY_NUM_8812F(x) \ + (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8812F) \ + << BIT_SHIFT_L0S_TO_RCVY_NUM_8812F) +#define BITS_L0S_TO_RCVY_NUM_8812F \ + (BIT_MASK_L0S_TO_RCVY_NUM_8812F << BIT_SHIFT_L0S_TO_RCVY_NUM_8812F) +#define BIT_CLEAR_L0S_TO_RCVY_NUM_8812F(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8812F)) +#define BIT_GET_L0S_TO_RCVY_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8812F) & \ + BIT_MASK_L0S_TO_RCVY_NUM_8812F) +#define BIT_SET_L0S_TO_RCVY_NUM_8812F(x, v) \ + (BIT_CLEAR_L0S_TO_RCVY_NUM_8812F(x) | BIT_L0S_TO_RCVY_NUM_8812F(v)) + +#define BIT_CPWM2_TOGGLING_8812F BIT(15) + +#define BIT_SHIFT_CPWM2_MOD_8812F 0 +#define BIT_MASK_CPWM2_MOD_8812F 0x7fff +#define BIT_CPWM2_MOD_8812F(x) \ + (((x) & BIT_MASK_CPWM2_MOD_8812F) << BIT_SHIFT_CPWM2_MOD_8812F) +#define BITS_CPWM2_MOD_8812F \ + (BIT_MASK_CPWM2_MOD_8812F << BIT_SHIFT_CPWM2_MOD_8812F) +#define BIT_CLEAR_CPWM2_MOD_8812F(x) ((x) & (~BITS_CPWM2_MOD_8812F)) +#define BIT_GET_CPWM2_MOD_8812F(x) \ + (((x) >> BIT_SHIFT_CPWM2_MOD_8812F) & BIT_MASK_CPWM2_MOD_8812F) +#define BIT_SET_CPWM2_MOD_8812F(x, v) \ + (BIT_CLEAR_CPWM2_MOD_8812F(x) | BIT_CPWM2_MOD_8812F(v)) + +/* 2 REG_TC0_CTRL_8812F */ +#define BIT_TC0INT_EN_8812F BIT(26) +#define BIT_TC0MODE_8812F BIT(25) +#define BIT_TC0EN_8812F BIT(24) + +#define BIT_SHIFT_TC0DATA_8812F 0 +#define BIT_MASK_TC0DATA_8812F 0xffffff +#define BIT_TC0DATA_8812F(x) \ + (((x) & BIT_MASK_TC0DATA_8812F) << BIT_SHIFT_TC0DATA_8812F) +#define BITS_TC0DATA_8812F (BIT_MASK_TC0DATA_8812F << BIT_SHIFT_TC0DATA_8812F) +#define BIT_CLEAR_TC0DATA_8812F(x) ((x) & (~BITS_TC0DATA_8812F)) +#define BIT_GET_TC0DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC0DATA_8812F) & BIT_MASK_TC0DATA_8812F) +#define BIT_SET_TC0DATA_8812F(x, v) \ + (BIT_CLEAR_TC0DATA_8812F(x) | BIT_TC0DATA_8812F(v)) + +/* 2 REG_TC1_CTRL_8812F */ +#define BIT_TC1INT_EN_8812F BIT(26) +#define BIT_TC1MODE_8812F BIT(25) +#define BIT_TC1EN_8812F BIT(24) + +#define BIT_SHIFT_TC1DATA_8812F 0 +#define BIT_MASK_TC1DATA_8812F 0xffffff +#define BIT_TC1DATA_8812F(x) \ + (((x) & BIT_MASK_TC1DATA_8812F) << BIT_SHIFT_TC1DATA_8812F) +#define BITS_TC1DATA_8812F (BIT_MASK_TC1DATA_8812F << BIT_SHIFT_TC1DATA_8812F) +#define BIT_CLEAR_TC1DATA_8812F(x) ((x) & (~BITS_TC1DATA_8812F)) +#define BIT_GET_TC1DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC1DATA_8812F) & BIT_MASK_TC1DATA_8812F) +#define BIT_SET_TC1DATA_8812F(x, v) \ + (BIT_CLEAR_TC1DATA_8812F(x) | BIT_TC1DATA_8812F(v)) + +/* 2 REG_TC2_CTRL_8812F */ +#define BIT_TC2INT_EN_8812F BIT(26) +#define BIT_TC2MODE_8812F BIT(25) +#define BIT_TC2EN_8812F BIT(24) + +#define BIT_SHIFT_TC2DATA_8812F 0 +#define BIT_MASK_TC2DATA_8812F 0xffffff +#define BIT_TC2DATA_8812F(x) \ + (((x) & BIT_MASK_TC2DATA_8812F) << BIT_SHIFT_TC2DATA_8812F) +#define BITS_TC2DATA_8812F (BIT_MASK_TC2DATA_8812F << BIT_SHIFT_TC2DATA_8812F) +#define BIT_CLEAR_TC2DATA_8812F(x) ((x) & (~BITS_TC2DATA_8812F)) +#define BIT_GET_TC2DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC2DATA_8812F) & BIT_MASK_TC2DATA_8812F) +#define BIT_SET_TC2DATA_8812F(x, v) \ + (BIT_CLEAR_TC2DATA_8812F(x) | BIT_TC2DATA_8812F(v)) + +/* 2 REG_TC3_CTRL_8812F */ +#define BIT_TC3INT_EN_8812F BIT(26) +#define BIT_TC3MODE_8812F BIT(25) +#define BIT_TC3EN_8812F BIT(24) + +#define BIT_SHIFT_TC3DATA_8812F 0 +#define BIT_MASK_TC3DATA_8812F 0xffffff +#define BIT_TC3DATA_8812F(x) \ + (((x) & BIT_MASK_TC3DATA_8812F) << BIT_SHIFT_TC3DATA_8812F) +#define BITS_TC3DATA_8812F (BIT_MASK_TC3DATA_8812F << BIT_SHIFT_TC3DATA_8812F) +#define BIT_CLEAR_TC3DATA_8812F(x) ((x) & (~BITS_TC3DATA_8812F)) +#define BIT_GET_TC3DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC3DATA_8812F) & BIT_MASK_TC3DATA_8812F) +#define BIT_SET_TC3DATA_8812F(x, v) \ + (BIT_CLEAR_TC3DATA_8812F(x) | BIT_TC3DATA_8812F(v)) + +/* 2 REG_TC4_CTRL_8812F */ +#define BIT_TC4INT_EN_8812F BIT(26) +#define BIT_TC4MODE_8812F BIT(25) +#define BIT_TC4EN_8812F BIT(24) + +#define BIT_SHIFT_TC4DATA_8812F 0 +#define BIT_MASK_TC4DATA_8812F 0xffffff +#define BIT_TC4DATA_8812F(x) \ + (((x) & BIT_MASK_TC4DATA_8812F) << BIT_SHIFT_TC4DATA_8812F) +#define BITS_TC4DATA_8812F (BIT_MASK_TC4DATA_8812F << BIT_SHIFT_TC4DATA_8812F) +#define BIT_CLEAR_TC4DATA_8812F(x) ((x) & (~BITS_TC4DATA_8812F)) +#define BIT_GET_TC4DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC4DATA_8812F) & BIT_MASK_TC4DATA_8812F) +#define BIT_SET_TC4DATA_8812F(x, v) \ + (BIT_CLEAR_TC4DATA_8812F(x) | BIT_TC4DATA_8812F(v)) + +/* 2 REG_TCUNIT_BASE_8812F */ + +#define BIT_SHIFT_TCUNIT_BASE_8812F 0 +#define BIT_MASK_TCUNIT_BASE_8812F 0x3fff +#define BIT_TCUNIT_BASE_8812F(x) \ + (((x) & BIT_MASK_TCUNIT_BASE_8812F) << BIT_SHIFT_TCUNIT_BASE_8812F) +#define BITS_TCUNIT_BASE_8812F \ + (BIT_MASK_TCUNIT_BASE_8812F << BIT_SHIFT_TCUNIT_BASE_8812F) +#define BIT_CLEAR_TCUNIT_BASE_8812F(x) ((x) & (~BITS_TCUNIT_BASE_8812F)) +#define BIT_GET_TCUNIT_BASE_8812F(x) \ + (((x) >> BIT_SHIFT_TCUNIT_BASE_8812F) & BIT_MASK_TCUNIT_BASE_8812F) +#define BIT_SET_TCUNIT_BASE_8812F(x, v) \ + (BIT_CLEAR_TCUNIT_BASE_8812F(x) | BIT_TCUNIT_BASE_8812F(v)) + +/* 2 REG_TC5_CTRL_8812F */ +#define BIT_TC5INT_EN_8812F BIT(26) +#define BIT_TC5MODE_8812F BIT(25) +#define BIT_TC5EN_8812F BIT(24) + +#define BIT_SHIFT_TC5DATA_8812F 0 +#define BIT_MASK_TC5DATA_8812F 0xffffff +#define BIT_TC5DATA_8812F(x) \ + (((x) & BIT_MASK_TC5DATA_8812F) << BIT_SHIFT_TC5DATA_8812F) +#define BITS_TC5DATA_8812F (BIT_MASK_TC5DATA_8812F << BIT_SHIFT_TC5DATA_8812F) +#define BIT_CLEAR_TC5DATA_8812F(x) ((x) & (~BITS_TC5DATA_8812F)) +#define BIT_GET_TC5DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC5DATA_8812F) & BIT_MASK_TC5DATA_8812F) +#define BIT_SET_TC5DATA_8812F(x, v) \ + (BIT_CLEAR_TC5DATA_8812F(x) | BIT_TC5DATA_8812F(v)) + +/* 2 REG_TC6_CTRL_8812F */ +#define BIT_TC6INT_EN_8812F BIT(26) +#define BIT_TC6MODE_8812F BIT(25) +#define BIT_TC6EN_8812F BIT(24) + +#define BIT_SHIFT_TC6DATA_8812F 0 +#define BIT_MASK_TC6DATA_8812F 0xffffff +#define BIT_TC6DATA_8812F(x) \ + (((x) & BIT_MASK_TC6DATA_8812F) << BIT_SHIFT_TC6DATA_8812F) +#define BITS_TC6DATA_8812F (BIT_MASK_TC6DATA_8812F << BIT_SHIFT_TC6DATA_8812F) +#define BIT_CLEAR_TC6DATA_8812F(x) ((x) & (~BITS_TC6DATA_8812F)) +#define BIT_GET_TC6DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC6DATA_8812F) & BIT_MASK_TC6DATA_8812F) +#define BIT_SET_TC6DATA_8812F(x, v) \ + (BIT_CLEAR_TC6DATA_8812F(x) | BIT_TC6DATA_8812F(v)) + +/* 2 REG_MBIST_DRF_FAIL_8812F */ + +#define BIT_SHIFT_8051_MBIST_DRF_FAIL_8812F 26 +#define BIT_MASK_8051_MBIST_DRF_FAIL_8812F 0x3f +#define BIT_8051_MBIST_DRF_FAIL_8812F(x) \ + (((x) & BIT_MASK_8051_MBIST_DRF_FAIL_8812F) \ + << BIT_SHIFT_8051_MBIST_DRF_FAIL_8812F) +#define BITS_8051_MBIST_DRF_FAIL_8812F \ + (BIT_MASK_8051_MBIST_DRF_FAIL_8812F \ + << BIT_SHIFT_8051_MBIST_DRF_FAIL_8812F) +#define BIT_CLEAR_8051_MBIST_DRF_FAIL_8812F(x) \ + ((x) & (~BITS_8051_MBIST_DRF_FAIL_8812F)) +#define BIT_GET_8051_MBIST_DRF_FAIL_8812F(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DRF_FAIL_8812F) & \ + BIT_MASK_8051_MBIST_DRF_FAIL_8812F) +#define BIT_SET_8051_MBIST_DRF_FAIL_8812F(x, v) \ + (BIT_CLEAR_8051_MBIST_DRF_FAIL_8812F(x) | \ + BIT_8051_MBIST_DRF_FAIL_8812F(v)) + +#define BIT_SHIFT_USB_MBIST_DRF_FAIL_8812F 24 +#define BIT_MASK_USB_MBIST_DRF_FAIL_8812F 0x3 +#define BIT_USB_MBIST_DRF_FAIL_8812F(x) \ + (((x) & BIT_MASK_USB_MBIST_DRF_FAIL_8812F) \ + << BIT_SHIFT_USB_MBIST_DRF_FAIL_8812F) +#define BITS_USB_MBIST_DRF_FAIL_8812F \ + (BIT_MASK_USB_MBIST_DRF_FAIL_8812F \ + << BIT_SHIFT_USB_MBIST_DRF_FAIL_8812F) +#define BIT_CLEAR_USB_MBIST_DRF_FAIL_8812F(x) \ + ((x) & (~BITS_USB_MBIST_DRF_FAIL_8812F)) +#define BIT_GET_USB_MBIST_DRF_FAIL_8812F(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DRF_FAIL_8812F) & \ + BIT_MASK_USB_MBIST_DRF_FAIL_8812F) +#define BIT_SET_USB_MBIST_DRF_FAIL_8812F(x, v) \ + (BIT_CLEAR_USB_MBIST_DRF_FAIL_8812F(x) | \ + BIT_USB_MBIST_DRF_FAIL_8812F(v)) + +#define BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8812F 18 +#define BIT_MASK_PCIE_MBIST_DRF_FAIL_8812F 0x3f +#define BIT_PCIE_MBIST_DRF_FAIL_8812F(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DRF_FAIL_8812F) \ + << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8812F) +#define BITS_PCIE_MBIST_DRF_FAIL_8812F \ + (BIT_MASK_PCIE_MBIST_DRF_FAIL_8812F \ + << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8812F) +#define BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8812F(x) \ + ((x) & (~BITS_PCIE_MBIST_DRF_FAIL_8812F)) +#define BIT_GET_PCIE_MBIST_DRF_FAIL_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8812F) & \ + BIT_MASK_PCIE_MBIST_DRF_FAIL_8812F) +#define BIT_SET_PCIE_MBIST_DRF_FAIL_8812F(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8812F(x) | \ + BIT_PCIE_MBIST_DRF_FAIL_8812F(v)) + +#define BIT_SHIFT_MAC_MBIST_DRF_FAIL_8812F 0 +#define BIT_MASK_MAC_MBIST_DRF_FAIL_8812F 0x3ffff +#define BIT_MAC_MBIST_DRF_FAIL_8812F(x) \ + (((x) & BIT_MASK_MAC_MBIST_DRF_FAIL_8812F) \ + << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8812F) +#define BITS_MAC_MBIST_DRF_FAIL_8812F \ + (BIT_MASK_MAC_MBIST_DRF_FAIL_8812F \ + << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8812F) +#define BIT_CLEAR_MAC_MBIST_DRF_FAIL_8812F(x) \ + ((x) & (~BITS_MAC_MBIST_DRF_FAIL_8812F)) +#define BIT_GET_MAC_MBIST_DRF_FAIL_8812F(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DRF_FAIL_8812F) & \ + BIT_MASK_MAC_MBIST_DRF_FAIL_8812F) +#define BIT_SET_MAC_MBIST_DRF_FAIL_8812F(x, v) \ + (BIT_CLEAR_MAC_MBIST_DRF_FAIL_8812F(x) | \ + BIT_MAC_MBIST_DRF_FAIL_8812F(v)) + +/* 2 REG_MBIST_START_PAUSE_8812F */ + +#define BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8812F 26 +#define BIT_MASK_8051_MBIST_START_PAUSE_V1_8812F 0x3f +#define BIT_8051_MBIST_START_PAUSE_V1_8812F(x) \ + (((x) & BIT_MASK_8051_MBIST_START_PAUSE_V1_8812F) \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8812F) +#define BITS_8051_MBIST_START_PAUSE_V1_8812F \ + (BIT_MASK_8051_MBIST_START_PAUSE_V1_8812F \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8812F) +#define BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8812F(x) \ + ((x) & (~BITS_8051_MBIST_START_PAUSE_V1_8812F)) +#define BIT_GET_8051_MBIST_START_PAUSE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8812F) & \ + BIT_MASK_8051_MBIST_START_PAUSE_V1_8812F) +#define BIT_SET_8051_MBIST_START_PAUSE_V1_8812F(x, v) \ + (BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8812F(x) | \ + BIT_8051_MBIST_START_PAUSE_V1_8812F(v)) + +#define BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8812F 24 +#define BIT_MASK_USB_MBIST_START_PAUSE_V1_8812F 0x3 +#define BIT_USB_MBIST_START_PAUSE_V1_8812F(x) \ + (((x) & BIT_MASK_USB_MBIST_START_PAUSE_V1_8812F) \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8812F) +#define BITS_USB_MBIST_START_PAUSE_V1_8812F \ + (BIT_MASK_USB_MBIST_START_PAUSE_V1_8812F \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8812F) +#define BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8812F(x) \ + ((x) & (~BITS_USB_MBIST_START_PAUSE_V1_8812F)) +#define BIT_GET_USB_MBIST_START_PAUSE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8812F) & \ + BIT_MASK_USB_MBIST_START_PAUSE_V1_8812F) +#define BIT_SET_USB_MBIST_START_PAUSE_V1_8812F(x, v) \ + (BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8812F(x) | \ + BIT_USB_MBIST_START_PAUSE_V1_8812F(v)) + +#define BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8812F 18 +#define BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8812F 0x3f +#define BIT_PCIE_MBIST_START_PAUSE_V1_8812F(x) \ + (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8812F) \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8812F) +#define BITS_PCIE_MBIST_START_PAUSE_V1_8812F \ + (BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8812F \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8812F) +#define BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8812F(x) \ + ((x) & (~BITS_PCIE_MBIST_START_PAUSE_V1_8812F)) +#define BIT_GET_PCIE_MBIST_START_PAUSE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8812F) & \ + BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8812F) +#define BIT_SET_PCIE_MBIST_START_PAUSE_V1_8812F(x, v) \ + (BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8812F(x) | \ + BIT_PCIE_MBIST_START_PAUSE_V1_8812F(v)) + +#define BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8812F 0 +#define BIT_MASK_MAC_MBIST_START_PAUSE_V1_8812F 0x3ffff +#define BIT_MAC_MBIST_START_PAUSE_V1_8812F(x) \ + (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V1_8812F) \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8812F) +#define BITS_MAC_MBIST_START_PAUSE_V1_8812F \ + (BIT_MASK_MAC_MBIST_START_PAUSE_V1_8812F \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8812F) +#define BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8812F(x) \ + ((x) & (~BITS_MAC_MBIST_START_PAUSE_V1_8812F)) +#define BIT_GET_MAC_MBIST_START_PAUSE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8812F) & \ + BIT_MASK_MAC_MBIST_START_PAUSE_V1_8812F) +#define BIT_SET_MAC_MBIST_START_PAUSE_V1_8812F(x, v) \ + (BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8812F(x) | \ + BIT_MAC_MBIST_START_PAUSE_V1_8812F(v)) + +/* 2 REG_MBIST_DONE_8812F */ + +#define BIT_SHIFT_8051_MBIST_DONE_V1_8812F 26 +#define BIT_MASK_8051_MBIST_DONE_V1_8812F 0x3f +#define BIT_8051_MBIST_DONE_V1_8812F(x) \ + (((x) & BIT_MASK_8051_MBIST_DONE_V1_8812F) \ + << BIT_SHIFT_8051_MBIST_DONE_V1_8812F) +#define BITS_8051_MBIST_DONE_V1_8812F \ + (BIT_MASK_8051_MBIST_DONE_V1_8812F \ + << BIT_SHIFT_8051_MBIST_DONE_V1_8812F) +#define BIT_CLEAR_8051_MBIST_DONE_V1_8812F(x) \ + ((x) & (~BITS_8051_MBIST_DONE_V1_8812F)) +#define BIT_GET_8051_MBIST_DONE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DONE_V1_8812F) & \ + BIT_MASK_8051_MBIST_DONE_V1_8812F) +#define BIT_SET_8051_MBIST_DONE_V1_8812F(x, v) \ + (BIT_CLEAR_8051_MBIST_DONE_V1_8812F(x) | \ + BIT_8051_MBIST_DONE_V1_8812F(v)) + +#define BIT_SHIFT_USB_MBIST_DONE_V1_8812F 24 +#define BIT_MASK_USB_MBIST_DONE_V1_8812F 0x3 +#define BIT_USB_MBIST_DONE_V1_8812F(x) \ + (((x) & BIT_MASK_USB_MBIST_DONE_V1_8812F) \ + << BIT_SHIFT_USB_MBIST_DONE_V1_8812F) +#define BITS_USB_MBIST_DONE_V1_8812F \ + (BIT_MASK_USB_MBIST_DONE_V1_8812F << BIT_SHIFT_USB_MBIST_DONE_V1_8812F) +#define BIT_CLEAR_USB_MBIST_DONE_V1_8812F(x) \ + ((x) & (~BITS_USB_MBIST_DONE_V1_8812F)) +#define BIT_GET_USB_MBIST_DONE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DONE_V1_8812F) & \ + BIT_MASK_USB_MBIST_DONE_V1_8812F) +#define BIT_SET_USB_MBIST_DONE_V1_8812F(x, v) \ + (BIT_CLEAR_USB_MBIST_DONE_V1_8812F(x) | BIT_USB_MBIST_DONE_V1_8812F(v)) + +#define BIT_SHIFT_PCIE_MBIST_DONE_V1_8812F 18 +#define BIT_MASK_PCIE_MBIST_DONE_V1_8812F 0x3f +#define BIT_PCIE_MBIST_DONE_V1_8812F(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DONE_V1_8812F) \ + << BIT_SHIFT_PCIE_MBIST_DONE_V1_8812F) +#define BITS_PCIE_MBIST_DONE_V1_8812F \ + (BIT_MASK_PCIE_MBIST_DONE_V1_8812F \ + << BIT_SHIFT_PCIE_MBIST_DONE_V1_8812F) +#define BIT_CLEAR_PCIE_MBIST_DONE_V1_8812F(x) \ + ((x) & (~BITS_PCIE_MBIST_DONE_V1_8812F)) +#define BIT_GET_PCIE_MBIST_DONE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_V1_8812F) & \ + BIT_MASK_PCIE_MBIST_DONE_V1_8812F) +#define BIT_SET_PCIE_MBIST_DONE_V1_8812F(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DONE_V1_8812F(x) | \ + BIT_PCIE_MBIST_DONE_V1_8812F(v)) + +#define BIT_SHIFT_MAC_MBIST_DONE_V1_8812F 0 +#define BIT_MASK_MAC_MBIST_DONE_V1_8812F 0x3ffff +#define BIT_MAC_MBIST_DONE_V1_8812F(x) \ + (((x) & BIT_MASK_MAC_MBIST_DONE_V1_8812F) \ + << BIT_SHIFT_MAC_MBIST_DONE_V1_8812F) +#define BITS_MAC_MBIST_DONE_V1_8812F \ + (BIT_MASK_MAC_MBIST_DONE_V1_8812F << BIT_SHIFT_MAC_MBIST_DONE_V1_8812F) +#define BIT_CLEAR_MAC_MBIST_DONE_V1_8812F(x) \ + ((x) & (~BITS_MAC_MBIST_DONE_V1_8812F)) +#define BIT_GET_MAC_MBIST_DONE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V1_8812F) & \ + BIT_MASK_MAC_MBIST_DONE_V1_8812F) +#define BIT_SET_MAC_MBIST_DONE_V1_8812F(x, v) \ + (BIT_CLEAR_MAC_MBIST_DONE_V1_8812F(x) | BIT_MAC_MBIST_DONE_V1_8812F(v)) + +/* 2 REG_MBIST_READ_BIST_RPT_8812F */ + +#define BIT_SHIFT_MBIST_READ_BIST_RPT_8812F 0 +#define BIT_MASK_MBIST_READ_BIST_RPT_8812F 0xffffffffL +#define BIT_MBIST_READ_BIST_RPT_8812F(x) \ + (((x) & BIT_MASK_MBIST_READ_BIST_RPT_8812F) \ + << BIT_SHIFT_MBIST_READ_BIST_RPT_8812F) +#define BITS_MBIST_READ_BIST_RPT_8812F \ + (BIT_MASK_MBIST_READ_BIST_RPT_8812F \ + << BIT_SHIFT_MBIST_READ_BIST_RPT_8812F) +#define BIT_CLEAR_MBIST_READ_BIST_RPT_8812F(x) \ + ((x) & (~BITS_MBIST_READ_BIST_RPT_8812F)) +#define BIT_GET_MBIST_READ_BIST_RPT_8812F(x) \ + (((x) >> BIT_SHIFT_MBIST_READ_BIST_RPT_8812F) & \ + BIT_MASK_MBIST_READ_BIST_RPT_8812F) +#define BIT_SET_MBIST_READ_BIST_RPT_8812F(x, v) \ + (BIT_CLEAR_MBIST_READ_BIST_RPT_8812F(x) | \ + BIT_MBIST_READ_BIST_RPT_8812F(v)) + +/* 2 REG_AES_DECRPT_DATA_8812F */ + +#define BIT_SHIFT_IPS_CFG_ADDR_8812F 0 +#define BIT_MASK_IPS_CFG_ADDR_8812F 0xff +#define BIT_IPS_CFG_ADDR_8812F(x) \ + (((x) & BIT_MASK_IPS_CFG_ADDR_8812F) << BIT_SHIFT_IPS_CFG_ADDR_8812F) +#define BITS_IPS_CFG_ADDR_8812F \ + (BIT_MASK_IPS_CFG_ADDR_8812F << BIT_SHIFT_IPS_CFG_ADDR_8812F) +#define BIT_CLEAR_IPS_CFG_ADDR_8812F(x) ((x) & (~BITS_IPS_CFG_ADDR_8812F)) +#define BIT_GET_IPS_CFG_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8812F) & BIT_MASK_IPS_CFG_ADDR_8812F) +#define BIT_SET_IPS_CFG_ADDR_8812F(x, v) \ + (BIT_CLEAR_IPS_CFG_ADDR_8812F(x) | BIT_IPS_CFG_ADDR_8812F(v)) + +/* 2 REG_AES_DECRPT_CFG_8812F */ + +#define BIT_SHIFT_IPS_CFG_DATA_8812F 0 +#define BIT_MASK_IPS_CFG_DATA_8812F 0xffffffffL +#define BIT_IPS_CFG_DATA_8812F(x) \ + (((x) & BIT_MASK_IPS_CFG_DATA_8812F) << BIT_SHIFT_IPS_CFG_DATA_8812F) +#define BITS_IPS_CFG_DATA_8812F \ + (BIT_MASK_IPS_CFG_DATA_8812F << BIT_SHIFT_IPS_CFG_DATA_8812F) +#define BIT_CLEAR_IPS_CFG_DATA_8812F(x) ((x) & (~BITS_IPS_CFG_DATA_8812F)) +#define BIT_GET_IPS_CFG_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_DATA_8812F) & BIT_MASK_IPS_CFG_DATA_8812F) +#define BIT_SET_IPS_CFG_DATA_8812F(x, v) \ + (BIT_CLEAR_IPS_CFG_DATA_8812F(x) | BIT_IPS_CFG_DATA_8812F(v)) + +/* 2 REG_HIOE_CTRL_8812F */ +#define BIT_HIOE_CFG_FILE_LOC_SEL_8812F BIT(31) +#define BIT_HIOE_WRITE_REQ_8812F BIT(30) +#define BIT_HIOE_READ_REQ_8812F BIT(29) +#define BIT_INST_FORMAT_ERR_8812F BIT(25) +#define BIT_OP_TIMEOUT_ERR_8812F BIT(24) + +#define BIT_SHIFT_HIOE_OP_TIMEOUT_8812F 16 +#define BIT_MASK_HIOE_OP_TIMEOUT_8812F 0xff +#define BIT_HIOE_OP_TIMEOUT_8812F(x) \ + (((x) & BIT_MASK_HIOE_OP_TIMEOUT_8812F) \ + << BIT_SHIFT_HIOE_OP_TIMEOUT_8812F) +#define BITS_HIOE_OP_TIMEOUT_8812F \ + (BIT_MASK_HIOE_OP_TIMEOUT_8812F << BIT_SHIFT_HIOE_OP_TIMEOUT_8812F) +#define BIT_CLEAR_HIOE_OP_TIMEOUT_8812F(x) ((x) & (~BITS_HIOE_OP_TIMEOUT_8812F)) +#define BIT_GET_HIOE_OP_TIMEOUT_8812F(x) \ + (((x) >> BIT_SHIFT_HIOE_OP_TIMEOUT_8812F) & \ + BIT_MASK_HIOE_OP_TIMEOUT_8812F) +#define BIT_SET_HIOE_OP_TIMEOUT_8812F(x, v) \ + (BIT_CLEAR_HIOE_OP_TIMEOUT_8812F(x) | BIT_HIOE_OP_TIMEOUT_8812F(v)) + +#define BIT_SHIFT_BITDATA_CHECKSUM_8812F 0 +#define BIT_MASK_BITDATA_CHECKSUM_8812F 0xffff +#define BIT_BITDATA_CHECKSUM_8812F(x) \ + (((x) & BIT_MASK_BITDATA_CHECKSUM_8812F) \ + << BIT_SHIFT_BITDATA_CHECKSUM_8812F) +#define BITS_BITDATA_CHECKSUM_8812F \ + (BIT_MASK_BITDATA_CHECKSUM_8812F << BIT_SHIFT_BITDATA_CHECKSUM_8812F) +#define BIT_CLEAR_BITDATA_CHECKSUM_8812F(x) \ + ((x) & (~BITS_BITDATA_CHECKSUM_8812F)) +#define BIT_GET_BITDATA_CHECKSUM_8812F(x) \ + (((x) >> BIT_SHIFT_BITDATA_CHECKSUM_8812F) & \ + BIT_MASK_BITDATA_CHECKSUM_8812F) +#define BIT_SET_BITDATA_CHECKSUM_8812F(x, v) \ + (BIT_CLEAR_BITDATA_CHECKSUM_8812F(x) | BIT_BITDATA_CHECKSUM_8812F(v)) + +/* 2 REG_HIOE_CFG_FILE_8812F */ + +#define BIT_SHIFT_TXBF_END_ADDR_8812F 16 +#define BIT_MASK_TXBF_END_ADDR_8812F 0xffff +#define BIT_TXBF_END_ADDR_8812F(x) \ + (((x) & BIT_MASK_TXBF_END_ADDR_8812F) << BIT_SHIFT_TXBF_END_ADDR_8812F) +#define BITS_TXBF_END_ADDR_8812F \ + (BIT_MASK_TXBF_END_ADDR_8812F << BIT_SHIFT_TXBF_END_ADDR_8812F) +#define BIT_CLEAR_TXBF_END_ADDR_8812F(x) ((x) & (~BITS_TXBF_END_ADDR_8812F)) +#define BIT_GET_TXBF_END_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_TXBF_END_ADDR_8812F) & BIT_MASK_TXBF_END_ADDR_8812F) +#define BIT_SET_TXBF_END_ADDR_8812F(x, v) \ + (BIT_CLEAR_TXBF_END_ADDR_8812F(x) | BIT_TXBF_END_ADDR_8812F(v)) + +#define BIT_SHIFT_TXBF_STR_ADDR_8812F 0 +#define BIT_MASK_TXBF_STR_ADDR_8812F 0xffff +#define BIT_TXBF_STR_ADDR_8812F(x) \ + (((x) & BIT_MASK_TXBF_STR_ADDR_8812F) << BIT_SHIFT_TXBF_STR_ADDR_8812F) +#define BITS_TXBF_STR_ADDR_8812F \ + (BIT_MASK_TXBF_STR_ADDR_8812F << BIT_SHIFT_TXBF_STR_ADDR_8812F) +#define BIT_CLEAR_TXBF_STR_ADDR_8812F(x) ((x) & (~BITS_TXBF_STR_ADDR_8812F)) +#define BIT_GET_TXBF_STR_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_TXBF_STR_ADDR_8812F) & BIT_MASK_TXBF_STR_ADDR_8812F) +#define BIT_SET_TXBF_STR_ADDR_8812F(x, v) \ + (BIT_CLEAR_TXBF_STR_ADDR_8812F(x) | BIT_TXBF_STR_ADDR_8812F(v)) + +/* 2 REG_TMETER_8812F */ +#define BIT_TEMP_VALID_8812F BIT(31) + +#define BIT_SHIFT_TEMP_VALUE_8812F 24 +#define BIT_MASK_TEMP_VALUE_8812F 0x3f +#define BIT_TEMP_VALUE_8812F(x) \ + (((x) & BIT_MASK_TEMP_VALUE_8812F) << BIT_SHIFT_TEMP_VALUE_8812F) +#define BITS_TEMP_VALUE_8812F \ + (BIT_MASK_TEMP_VALUE_8812F << BIT_SHIFT_TEMP_VALUE_8812F) +#define BIT_CLEAR_TEMP_VALUE_8812F(x) ((x) & (~BITS_TEMP_VALUE_8812F)) +#define BIT_GET_TEMP_VALUE_8812F(x) \ + (((x) >> BIT_SHIFT_TEMP_VALUE_8812F) & BIT_MASK_TEMP_VALUE_8812F) +#define BIT_SET_TEMP_VALUE_8812F(x, v) \ + (BIT_CLEAR_TEMP_VALUE_8812F(x) | BIT_TEMP_VALUE_8812F(v)) + +#define BIT_SHIFT_REG_TMETER_TIMER_8812F 8 +#define BIT_MASK_REG_TMETER_TIMER_8812F 0xfff +#define BIT_REG_TMETER_TIMER_8812F(x) \ + (((x) & BIT_MASK_REG_TMETER_TIMER_8812F) \ + << BIT_SHIFT_REG_TMETER_TIMER_8812F) +#define BITS_REG_TMETER_TIMER_8812F \ + (BIT_MASK_REG_TMETER_TIMER_8812F << BIT_SHIFT_REG_TMETER_TIMER_8812F) +#define BIT_CLEAR_REG_TMETER_TIMER_8812F(x) \ + ((x) & (~BITS_REG_TMETER_TIMER_8812F)) +#define BIT_GET_REG_TMETER_TIMER_8812F(x) \ + (((x) >> BIT_SHIFT_REG_TMETER_TIMER_8812F) & \ + BIT_MASK_REG_TMETER_TIMER_8812F) +#define BIT_SET_REG_TMETER_TIMER_8812F(x, v) \ + (BIT_CLEAR_REG_TMETER_TIMER_8812F(x) | BIT_REG_TMETER_TIMER_8812F(v)) + +#define BIT_SHIFT_REG_TEMP_DELTA_8812F 2 +#define BIT_MASK_REG_TEMP_DELTA_8812F 0x3f +#define BIT_REG_TEMP_DELTA_8812F(x) \ + (((x) & BIT_MASK_REG_TEMP_DELTA_8812F) \ + << BIT_SHIFT_REG_TEMP_DELTA_8812F) +#define BITS_REG_TEMP_DELTA_8812F \ + (BIT_MASK_REG_TEMP_DELTA_8812F << BIT_SHIFT_REG_TEMP_DELTA_8812F) +#define BIT_CLEAR_REG_TEMP_DELTA_8812F(x) ((x) & (~BITS_REG_TEMP_DELTA_8812F)) +#define BIT_GET_REG_TEMP_DELTA_8812F(x) \ + (((x) >> BIT_SHIFT_REG_TEMP_DELTA_8812F) & \ + BIT_MASK_REG_TEMP_DELTA_8812F) +#define BIT_SET_REG_TEMP_DELTA_8812F(x, v) \ + (BIT_CLEAR_REG_TEMP_DELTA_8812F(x) | BIT_REG_TEMP_DELTA_8812F(v)) + +#define BIT_REG_TMETER_EN_8812F BIT(0) + +/* 2 REG_OSC_32K_CTRL_8812F */ + +#define BIT_SHIFT_OSC_32K_CLKGEN_0_8812F 16 +#define BIT_MASK_OSC_32K_CLKGEN_0_8812F 0xffff +#define BIT_OSC_32K_CLKGEN_0_8812F(x) \ + (((x) & BIT_MASK_OSC_32K_CLKGEN_0_8812F) \ + << BIT_SHIFT_OSC_32K_CLKGEN_0_8812F) +#define BITS_OSC_32K_CLKGEN_0_8812F \ + (BIT_MASK_OSC_32K_CLKGEN_0_8812F << BIT_SHIFT_OSC_32K_CLKGEN_0_8812F) +#define BIT_CLEAR_OSC_32K_CLKGEN_0_8812F(x) \ + ((x) & (~BITS_OSC_32K_CLKGEN_0_8812F)) +#define BIT_GET_OSC_32K_CLKGEN_0_8812F(x) \ + (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0_8812F) & \ + BIT_MASK_OSC_32K_CLKGEN_0_8812F) +#define BIT_SET_OSC_32K_CLKGEN_0_8812F(x, v) \ + (BIT_CLEAR_OSC_32K_CLKGEN_0_8812F(x) | BIT_OSC_32K_CLKGEN_0_8812F(v)) + +#define BIT_SHIFT_OSC_32K_RES_COMP_8812F 4 +#define BIT_MASK_OSC_32K_RES_COMP_8812F 0x3 +#define BIT_OSC_32K_RES_COMP_8812F(x) \ + (((x) & BIT_MASK_OSC_32K_RES_COMP_8812F) \ + << BIT_SHIFT_OSC_32K_RES_COMP_8812F) +#define BITS_OSC_32K_RES_COMP_8812F \ + (BIT_MASK_OSC_32K_RES_COMP_8812F << BIT_SHIFT_OSC_32K_RES_COMP_8812F) +#define BIT_CLEAR_OSC_32K_RES_COMP_8812F(x) \ + ((x) & (~BITS_OSC_32K_RES_COMP_8812F)) +#define BIT_GET_OSC_32K_RES_COMP_8812F(x) \ + (((x) >> BIT_SHIFT_OSC_32K_RES_COMP_8812F) & \ + BIT_MASK_OSC_32K_RES_COMP_8812F) +#define BIT_SET_OSC_32K_RES_COMP_8812F(x, v) \ + (BIT_CLEAR_OSC_32K_RES_COMP_8812F(x) | BIT_OSC_32K_RES_COMP_8812F(v)) + +#define BIT_OSC_32K_OUT_SEL_8812F BIT(3) +#define BIT_ISO_WL_2_OSC_32K_8812F BIT(1) +#define BIT_POW_CKGEN_8812F BIT(0) + +/* 2 REG_32K_CAL_REG1_8812F */ +#define BIT_CAL_32K_REG_WR_8812F BIT(31) +#define BIT_CAL_32K_DBG_SEL_8812F BIT(22) + +#define BIT_SHIFT_CAL_32K_REG_ADDR_8812F 16 +#define BIT_MASK_CAL_32K_REG_ADDR_8812F 0x3f +#define BIT_CAL_32K_REG_ADDR_8812F(x) \ + (((x) & BIT_MASK_CAL_32K_REG_ADDR_8812F) \ + << BIT_SHIFT_CAL_32K_REG_ADDR_8812F) +#define BITS_CAL_32K_REG_ADDR_8812F \ + (BIT_MASK_CAL_32K_REG_ADDR_8812F << BIT_SHIFT_CAL_32K_REG_ADDR_8812F) +#define BIT_CLEAR_CAL_32K_REG_ADDR_8812F(x) \ + ((x) & (~BITS_CAL_32K_REG_ADDR_8812F)) +#define BIT_GET_CAL_32K_REG_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR_8812F) & \ + BIT_MASK_CAL_32K_REG_ADDR_8812F) +#define BIT_SET_CAL_32K_REG_ADDR_8812F(x, v) \ + (BIT_CLEAR_CAL_32K_REG_ADDR_8812F(x) | BIT_CAL_32K_REG_ADDR_8812F(v)) + +#define BIT_SHIFT_CAL_32K_REG_DATA_8812F 0 +#define BIT_MASK_CAL_32K_REG_DATA_8812F 0xffff +#define BIT_CAL_32K_REG_DATA_8812F(x) \ + (((x) & BIT_MASK_CAL_32K_REG_DATA_8812F) \ + << BIT_SHIFT_CAL_32K_REG_DATA_8812F) +#define BITS_CAL_32K_REG_DATA_8812F \ + (BIT_MASK_CAL_32K_REG_DATA_8812F << BIT_SHIFT_CAL_32K_REG_DATA_8812F) +#define BIT_CLEAR_CAL_32K_REG_DATA_8812F(x) \ + ((x) & (~BITS_CAL_32K_REG_DATA_8812F)) +#define BIT_GET_CAL_32K_REG_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_DATA_8812F) & \ + BIT_MASK_CAL_32K_REG_DATA_8812F) +#define BIT_SET_CAL_32K_REG_DATA_8812F(x, v) \ + (BIT_CLEAR_CAL_32K_REG_DATA_8812F(x) | BIT_CAL_32K_REG_DATA_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_C2HEVT_8812F */ + +#define BIT_SHIFT_C2HEVT_MSG_V1_8812F 0 +#define BIT_MASK_C2HEVT_MSG_V1_8812F 0xffffffffL +#define BIT_C2HEVT_MSG_V1_8812F(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_V1_8812F) << BIT_SHIFT_C2HEVT_MSG_V1_8812F) +#define BITS_C2HEVT_MSG_V1_8812F \ + (BIT_MASK_C2HEVT_MSG_V1_8812F << BIT_SHIFT_C2HEVT_MSG_V1_8812F) +#define BIT_CLEAR_C2HEVT_MSG_V1_8812F(x) ((x) & (~BITS_C2HEVT_MSG_V1_8812F)) +#define BIT_GET_C2HEVT_MSG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_V1_8812F) & BIT_MASK_C2HEVT_MSG_V1_8812F) +#define BIT_SET_C2HEVT_MSG_V1_8812F(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_V1_8812F(x) | BIT_C2HEVT_MSG_V1_8812F(v)) + +/* 2 REG_C2HEVT_1_8812F */ + +#define BIT_SHIFT_C2HEVT_MSG_1_8812F 0 +#define BIT_MASK_C2HEVT_MSG_1_8812F 0xffffffffL +#define BIT_C2HEVT_MSG_1_8812F(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_1_8812F) << BIT_SHIFT_C2HEVT_MSG_1_8812F) +#define BITS_C2HEVT_MSG_1_8812F \ + (BIT_MASK_C2HEVT_MSG_1_8812F << BIT_SHIFT_C2HEVT_MSG_1_8812F) +#define BIT_CLEAR_C2HEVT_MSG_1_8812F(x) ((x) & (~BITS_C2HEVT_MSG_1_8812F)) +#define BIT_GET_C2HEVT_MSG_1_8812F(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_1_8812F) & BIT_MASK_C2HEVT_MSG_1_8812F) +#define BIT_SET_C2HEVT_MSG_1_8812F(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_1_8812F(x) | BIT_C2HEVT_MSG_1_8812F(v)) + +/* 2 REG_C2HEVT_2_8812F */ + +#define BIT_SHIFT_C2HEVT_MSG_2_8812F 0 +#define BIT_MASK_C2HEVT_MSG_2_8812F 0xffffffffL +#define BIT_C2HEVT_MSG_2_8812F(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_2_8812F) << BIT_SHIFT_C2HEVT_MSG_2_8812F) +#define BITS_C2HEVT_MSG_2_8812F \ + (BIT_MASK_C2HEVT_MSG_2_8812F << BIT_SHIFT_C2HEVT_MSG_2_8812F) +#define BIT_CLEAR_C2HEVT_MSG_2_8812F(x) ((x) & (~BITS_C2HEVT_MSG_2_8812F)) +#define BIT_GET_C2HEVT_MSG_2_8812F(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_2_8812F) & BIT_MASK_C2HEVT_MSG_2_8812F) +#define BIT_SET_C2HEVT_MSG_2_8812F(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_2_8812F(x) | BIT_C2HEVT_MSG_2_8812F(v)) + +/* 2 REG_C2HEVT_3_8812F */ + +#define BIT_SHIFT_C2HEVT_MSG_3_8812F 0 +#define BIT_MASK_C2HEVT_MSG_3_8812F 0xffffffffL +#define BIT_C2HEVT_MSG_3_8812F(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_3_8812F) << BIT_SHIFT_C2HEVT_MSG_3_8812F) +#define BITS_C2HEVT_MSG_3_8812F \ + (BIT_MASK_C2HEVT_MSG_3_8812F << BIT_SHIFT_C2HEVT_MSG_3_8812F) +#define BIT_CLEAR_C2HEVT_MSG_3_8812F(x) ((x) & (~BITS_C2HEVT_MSG_3_8812F)) +#define BIT_GET_C2HEVT_MSG_3_8812F(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_3_8812F) & BIT_MASK_C2HEVT_MSG_3_8812F) +#define BIT_SET_C2HEVT_MSG_3_8812F(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_3_8812F(x) | BIT_C2HEVT_MSG_3_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SW_DEFINED_PAGE1_8812F */ + +#define BIT_SHIFT_SW_DEFINED_PAGE1_V1_8812F 0 +#define BIT_MASK_SW_DEFINED_PAGE1_V1_8812F 0xffffffffL +#define BIT_SW_DEFINED_PAGE1_V1_8812F(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1_8812F) \ + << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8812F) +#define BITS_SW_DEFINED_PAGE1_V1_8812F \ + (BIT_MASK_SW_DEFINED_PAGE1_V1_8812F \ + << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8812F) +#define BIT_CLEAR_SW_DEFINED_PAGE1_V1_8812F(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE1_V1_8812F)) +#define BIT_GET_SW_DEFINED_PAGE1_V1_8812F(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1_8812F) & \ + BIT_MASK_SW_DEFINED_PAGE1_V1_8812F) +#define BIT_SET_SW_DEFINED_PAGE1_V1_8812F(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE1_V1_8812F(x) | \ + BIT_SW_DEFINED_PAGE1_V1_8812F(v)) + +/* 2 REG_SW_DEFINED_PAGE2_8812F */ + +#define BIT_SHIFT_SW_DEFINED_PAGE2_8812F 0 +#define BIT_MASK_SW_DEFINED_PAGE2_8812F 0xffffffffL +#define BIT_SW_DEFINED_PAGE2_8812F(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE2_8812F) \ + << BIT_SHIFT_SW_DEFINED_PAGE2_8812F) +#define BITS_SW_DEFINED_PAGE2_8812F \ + (BIT_MASK_SW_DEFINED_PAGE2_8812F << BIT_SHIFT_SW_DEFINED_PAGE2_8812F) +#define BIT_CLEAR_SW_DEFINED_PAGE2_8812F(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE2_8812F)) +#define BIT_GET_SW_DEFINED_PAGE2_8812F(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2_8812F) & \ + BIT_MASK_SW_DEFINED_PAGE2_8812F) +#define BIT_SET_SW_DEFINED_PAGE2_8812F(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE2_8812F(x) | BIT_SW_DEFINED_PAGE2_8812F(v)) + +/* 2 REG_MCUTST_I_8812F */ + +#define BIT_SHIFT_MCUDMSG_I_8812F 0 +#define BIT_MASK_MCUDMSG_I_8812F 0xffffffffL +#define BIT_MCUDMSG_I_8812F(x) \ + (((x) & BIT_MASK_MCUDMSG_I_8812F) << BIT_SHIFT_MCUDMSG_I_8812F) +#define BITS_MCUDMSG_I_8812F \ + (BIT_MASK_MCUDMSG_I_8812F << BIT_SHIFT_MCUDMSG_I_8812F) +#define BIT_CLEAR_MCUDMSG_I_8812F(x) ((x) & (~BITS_MCUDMSG_I_8812F)) +#define BIT_GET_MCUDMSG_I_8812F(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_I_8812F) & BIT_MASK_MCUDMSG_I_8812F) +#define BIT_SET_MCUDMSG_I_8812F(x, v) \ + (BIT_CLEAR_MCUDMSG_I_8812F(x) | BIT_MCUDMSG_I_8812F(v)) + +/* 2 REG_MCUTST_II_8812F */ + +#define BIT_SHIFT_MCUDMSG_II_8812F 0 +#define BIT_MASK_MCUDMSG_II_8812F 0xffffffffL +#define BIT_MCUDMSG_II_8812F(x) \ + (((x) & BIT_MASK_MCUDMSG_II_8812F) << BIT_SHIFT_MCUDMSG_II_8812F) +#define BITS_MCUDMSG_II_8812F \ + (BIT_MASK_MCUDMSG_II_8812F << BIT_SHIFT_MCUDMSG_II_8812F) +#define BIT_CLEAR_MCUDMSG_II_8812F(x) ((x) & (~BITS_MCUDMSG_II_8812F)) +#define BIT_GET_MCUDMSG_II_8812F(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_II_8812F) & BIT_MASK_MCUDMSG_II_8812F) +#define BIT_SET_MCUDMSG_II_8812F(x, v) \ + (BIT_CLEAR_MCUDMSG_II_8812F(x) | BIT_MCUDMSG_II_8812F(v)) + +/* 2 REG_FMETHR_8812F */ +#define BIT_FMSG_INT_8812F BIT(31) + +#define BIT_SHIFT_FW_MSG_8812F 0 +#define BIT_MASK_FW_MSG_8812F 0xffffffffL +#define BIT_FW_MSG_8812F(x) \ + (((x) & BIT_MASK_FW_MSG_8812F) << BIT_SHIFT_FW_MSG_8812F) +#define BITS_FW_MSG_8812F (BIT_MASK_FW_MSG_8812F << BIT_SHIFT_FW_MSG_8812F) +#define BIT_CLEAR_FW_MSG_8812F(x) ((x) & (~BITS_FW_MSG_8812F)) +#define BIT_GET_FW_MSG_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG_8812F) & BIT_MASK_FW_MSG_8812F) +#define BIT_SET_FW_MSG_8812F(x, v) \ + (BIT_CLEAR_FW_MSG_8812F(x) | BIT_FW_MSG_8812F(v)) + +/* 2 REG_HMETFR_8812F */ + +#define BIT_SHIFT_HRCV_MSG_8812F 24 +#define BIT_MASK_HRCV_MSG_8812F 0xff +#define BIT_HRCV_MSG_8812F(x) \ + (((x) & BIT_MASK_HRCV_MSG_8812F) << BIT_SHIFT_HRCV_MSG_8812F) +#define BITS_HRCV_MSG_8812F \ + (BIT_MASK_HRCV_MSG_8812F << BIT_SHIFT_HRCV_MSG_8812F) +#define BIT_CLEAR_HRCV_MSG_8812F(x) ((x) & (~BITS_HRCV_MSG_8812F)) +#define BIT_GET_HRCV_MSG_8812F(x) \ + (((x) >> BIT_SHIFT_HRCV_MSG_8812F) & BIT_MASK_HRCV_MSG_8812F) +#define BIT_SET_HRCV_MSG_8812F(x, v) \ + (BIT_CLEAR_HRCV_MSG_8812F(x) | BIT_HRCV_MSG_8812F(v)) + +#define BIT_INT_BOX3_8812F BIT(3) +#define BIT_INT_BOX2_8812F BIT(2) +#define BIT_INT_BOX1_8812F BIT(1) +#define BIT_INT_BOX0_8812F BIT(0) + +/* 2 REG_HMEBOX0_8812F */ + +#define BIT_SHIFT_HOST_MSG_0_8812F 0 +#define BIT_MASK_HOST_MSG_0_8812F 0xffffffffL +#define BIT_HOST_MSG_0_8812F(x) \ + (((x) & BIT_MASK_HOST_MSG_0_8812F) << BIT_SHIFT_HOST_MSG_0_8812F) +#define BITS_HOST_MSG_0_8812F \ + (BIT_MASK_HOST_MSG_0_8812F << BIT_SHIFT_HOST_MSG_0_8812F) +#define BIT_CLEAR_HOST_MSG_0_8812F(x) ((x) & (~BITS_HOST_MSG_0_8812F)) +#define BIT_GET_HOST_MSG_0_8812F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_0_8812F) & BIT_MASK_HOST_MSG_0_8812F) +#define BIT_SET_HOST_MSG_0_8812F(x, v) \ + (BIT_CLEAR_HOST_MSG_0_8812F(x) | BIT_HOST_MSG_0_8812F(v)) + +/* 2 REG_HMEBOX1_8812F */ + +#define BIT_SHIFT_HOST_MSG_1_8812F 0 +#define BIT_MASK_HOST_MSG_1_8812F 0xffffffffL +#define BIT_HOST_MSG_1_8812F(x) \ + (((x) & BIT_MASK_HOST_MSG_1_8812F) << BIT_SHIFT_HOST_MSG_1_8812F) +#define BITS_HOST_MSG_1_8812F \ + (BIT_MASK_HOST_MSG_1_8812F << BIT_SHIFT_HOST_MSG_1_8812F) +#define BIT_CLEAR_HOST_MSG_1_8812F(x) ((x) & (~BITS_HOST_MSG_1_8812F)) +#define BIT_GET_HOST_MSG_1_8812F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_1_8812F) & BIT_MASK_HOST_MSG_1_8812F) +#define BIT_SET_HOST_MSG_1_8812F(x, v) \ + (BIT_CLEAR_HOST_MSG_1_8812F(x) | BIT_HOST_MSG_1_8812F(v)) + +/* 2 REG_HMEBOX2_8812F */ + +#define BIT_SHIFT_HOST_MSG_2_8812F 0 +#define BIT_MASK_HOST_MSG_2_8812F 0xffffffffL +#define BIT_HOST_MSG_2_8812F(x) \ + (((x) & BIT_MASK_HOST_MSG_2_8812F) << BIT_SHIFT_HOST_MSG_2_8812F) +#define BITS_HOST_MSG_2_8812F \ + (BIT_MASK_HOST_MSG_2_8812F << BIT_SHIFT_HOST_MSG_2_8812F) +#define BIT_CLEAR_HOST_MSG_2_8812F(x) ((x) & (~BITS_HOST_MSG_2_8812F)) +#define BIT_GET_HOST_MSG_2_8812F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_2_8812F) & BIT_MASK_HOST_MSG_2_8812F) +#define BIT_SET_HOST_MSG_2_8812F(x, v) \ + (BIT_CLEAR_HOST_MSG_2_8812F(x) | BIT_HOST_MSG_2_8812F(v)) + +/* 2 REG_HMEBOX3_8812F */ + +#define BIT_SHIFT_HOST_MSG_3_8812F 0 +#define BIT_MASK_HOST_MSG_3_8812F 0xffffffffL +#define BIT_HOST_MSG_3_8812F(x) \ + (((x) & BIT_MASK_HOST_MSG_3_8812F) << BIT_SHIFT_HOST_MSG_3_8812F) +#define BITS_HOST_MSG_3_8812F \ + (BIT_MASK_HOST_MSG_3_8812F << BIT_SHIFT_HOST_MSG_3_8812F) +#define BIT_CLEAR_HOST_MSG_3_8812F(x) ((x) & (~BITS_HOST_MSG_3_8812F)) +#define BIT_GET_HOST_MSG_3_8812F(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_3_8812F) & BIT_MASK_HOST_MSG_3_8812F) +#define BIT_SET_HOST_MSG_3_8812F(x, v) \ + (BIT_CLEAR_HOST_MSG_3_8812F(x) | BIT_HOST_MSG_3_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_BB_ACCESS_CTRL_8812F */ + +#define BIT_SHIFT_BB_WRITE_READ_8812F 30 +#define BIT_MASK_BB_WRITE_READ_8812F 0x3 +#define BIT_BB_WRITE_READ_8812F(x) \ + (((x) & BIT_MASK_BB_WRITE_READ_8812F) << BIT_SHIFT_BB_WRITE_READ_8812F) +#define BITS_BB_WRITE_READ_8812F \ + (BIT_MASK_BB_WRITE_READ_8812F << BIT_SHIFT_BB_WRITE_READ_8812F) +#define BIT_CLEAR_BB_WRITE_READ_8812F(x) ((x) & (~BITS_BB_WRITE_READ_8812F)) +#define BIT_GET_BB_WRITE_READ_8812F(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_READ_8812F) & BIT_MASK_BB_WRITE_READ_8812F) +#define BIT_SET_BB_WRITE_READ_8812F(x, v) \ + (BIT_CLEAR_BB_WRITE_READ_8812F(x) | BIT_BB_WRITE_READ_8812F(v)) + +#define BIT_SHIFT_BB_WRITE_EN_8812F 12 +#define BIT_MASK_BB_WRITE_EN_8812F 0xf +#define BIT_BB_WRITE_EN_8812F(x) \ + (((x) & BIT_MASK_BB_WRITE_EN_8812F) << BIT_SHIFT_BB_WRITE_EN_8812F) +#define BITS_BB_WRITE_EN_8812F \ + (BIT_MASK_BB_WRITE_EN_8812F << BIT_SHIFT_BB_WRITE_EN_8812F) +#define BIT_CLEAR_BB_WRITE_EN_8812F(x) ((x) & (~BITS_BB_WRITE_EN_8812F)) +#define BIT_GET_BB_WRITE_EN_8812F(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_EN_8812F) & BIT_MASK_BB_WRITE_EN_8812F) +#define BIT_SET_BB_WRITE_EN_8812F(x, v) \ + (BIT_CLEAR_BB_WRITE_EN_8812F(x) | BIT_BB_WRITE_EN_8812F(v)) + +#define BIT_SHIFT_BB_ADDR_8812F 2 +#define BIT_MASK_BB_ADDR_8812F 0x1ff +#define BIT_BB_ADDR_8812F(x) \ + (((x) & BIT_MASK_BB_ADDR_8812F) << BIT_SHIFT_BB_ADDR_8812F) +#define BITS_BB_ADDR_8812F (BIT_MASK_BB_ADDR_8812F << BIT_SHIFT_BB_ADDR_8812F) +#define BIT_CLEAR_BB_ADDR_8812F(x) ((x) & (~BITS_BB_ADDR_8812F)) +#define BIT_GET_BB_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_BB_ADDR_8812F) & BIT_MASK_BB_ADDR_8812F) +#define BIT_SET_BB_ADDR_8812F(x, v) \ + (BIT_CLEAR_BB_ADDR_8812F(x) | BIT_BB_ADDR_8812F(v)) + +#define BIT_BB_ERRACC_8812F BIT(0) + +/* 2 REG_BB_ACCESS_DATA_8812F */ + +#define BIT_SHIFT_BB_DATA_8812F 0 +#define BIT_MASK_BB_DATA_8812F 0xffffffffL +#define BIT_BB_DATA_8812F(x) \ + (((x) & BIT_MASK_BB_DATA_8812F) << BIT_SHIFT_BB_DATA_8812F) +#define BITS_BB_DATA_8812F (BIT_MASK_BB_DATA_8812F << BIT_SHIFT_BB_DATA_8812F) +#define BIT_CLEAR_BB_DATA_8812F(x) ((x) & (~BITS_BB_DATA_8812F)) +#define BIT_GET_BB_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_BB_DATA_8812F) & BIT_MASK_BB_DATA_8812F) +#define BIT_SET_BB_DATA_8812F(x, v) \ + (BIT_CLEAR_BB_DATA_8812F(x) | BIT_BB_DATA_8812F(v)) + +/* 2 REG_HMEBOX_E0_8812F */ + +#define BIT_SHIFT_HMEBOX_E0_8812F 0 +#define BIT_MASK_HMEBOX_E0_8812F 0xffffffffL +#define BIT_HMEBOX_E0_8812F(x) \ + (((x) & BIT_MASK_HMEBOX_E0_8812F) << BIT_SHIFT_HMEBOX_E0_8812F) +#define BITS_HMEBOX_E0_8812F \ + (BIT_MASK_HMEBOX_E0_8812F << BIT_SHIFT_HMEBOX_E0_8812F) +#define BIT_CLEAR_HMEBOX_E0_8812F(x) ((x) & (~BITS_HMEBOX_E0_8812F)) +#define BIT_GET_HMEBOX_E0_8812F(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E0_8812F) & BIT_MASK_HMEBOX_E0_8812F) +#define BIT_SET_HMEBOX_E0_8812F(x, v) \ + (BIT_CLEAR_HMEBOX_E0_8812F(x) | BIT_HMEBOX_E0_8812F(v)) + +/* 2 REG_HMEBOX_E1_8812F */ + +#define BIT_SHIFT_HMEBOX_E1_8812F 0 +#define BIT_MASK_HMEBOX_E1_8812F 0xffffffffL +#define BIT_HMEBOX_E1_8812F(x) \ + (((x) & BIT_MASK_HMEBOX_E1_8812F) << BIT_SHIFT_HMEBOX_E1_8812F) +#define BITS_HMEBOX_E1_8812F \ + (BIT_MASK_HMEBOX_E1_8812F << BIT_SHIFT_HMEBOX_E1_8812F) +#define BIT_CLEAR_HMEBOX_E1_8812F(x) ((x) & (~BITS_HMEBOX_E1_8812F)) +#define BIT_GET_HMEBOX_E1_8812F(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E1_8812F) & BIT_MASK_HMEBOX_E1_8812F) +#define BIT_SET_HMEBOX_E1_8812F(x, v) \ + (BIT_CLEAR_HMEBOX_E1_8812F(x) | BIT_HMEBOX_E1_8812F(v)) + +/* 2 REG_HMEBOX_E2_8812F */ + +#define BIT_SHIFT_HMEBOX_E2_8812F 0 +#define BIT_MASK_HMEBOX_E2_8812F 0xffffffffL +#define BIT_HMEBOX_E2_8812F(x) \ + (((x) & BIT_MASK_HMEBOX_E2_8812F) << BIT_SHIFT_HMEBOX_E2_8812F) +#define BITS_HMEBOX_E2_8812F \ + (BIT_MASK_HMEBOX_E2_8812F << BIT_SHIFT_HMEBOX_E2_8812F) +#define BIT_CLEAR_HMEBOX_E2_8812F(x) ((x) & (~BITS_HMEBOX_E2_8812F)) +#define BIT_GET_HMEBOX_E2_8812F(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E2_8812F) & BIT_MASK_HMEBOX_E2_8812F) +#define BIT_SET_HMEBOX_E2_8812F(x, v) \ + (BIT_CLEAR_HMEBOX_E2_8812F(x) | BIT_HMEBOX_E2_8812F(v)) + +/* 2 REG_HMEBOX_E3_8812F */ + +#define BIT_SHIFT_HMEBOX_E3_8812F 0 +#define BIT_MASK_HMEBOX_E3_8812F 0xffffffffL +#define BIT_HMEBOX_E3_8812F(x) \ + (((x) & BIT_MASK_HMEBOX_E3_8812F) << BIT_SHIFT_HMEBOX_E3_8812F) +#define BITS_HMEBOX_E3_8812F \ + (BIT_MASK_HMEBOX_E3_8812F << BIT_SHIFT_HMEBOX_E3_8812F) +#define BIT_CLEAR_HMEBOX_E3_8812F(x) ((x) & (~BITS_HMEBOX_E3_8812F)) +#define BIT_GET_HMEBOX_E3_8812F(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E3_8812F) & BIT_MASK_HMEBOX_E3_8812F) +#define BIT_SET_HMEBOX_E3_8812F(x, v) \ + (BIT_CLEAR_HMEBOX_E3_8812F(x) | BIT_HMEBOX_E3_8812F(v)) + +/* 2 REG_CR_EXT_8812F */ + +#define BIT_SHIFT_PHY_REQ_DELAY_8812F 24 +#define BIT_MASK_PHY_REQ_DELAY_8812F 0xf +#define BIT_PHY_REQ_DELAY_8812F(x) \ + (((x) & BIT_MASK_PHY_REQ_DELAY_8812F) << BIT_SHIFT_PHY_REQ_DELAY_8812F) +#define BITS_PHY_REQ_DELAY_8812F \ + (BIT_MASK_PHY_REQ_DELAY_8812F << BIT_SHIFT_PHY_REQ_DELAY_8812F) +#define BIT_CLEAR_PHY_REQ_DELAY_8812F(x) ((x) & (~BITS_PHY_REQ_DELAY_8812F)) +#define BIT_GET_PHY_REQ_DELAY_8812F(x) \ + (((x) >> BIT_SHIFT_PHY_REQ_DELAY_8812F) & BIT_MASK_PHY_REQ_DELAY_8812F) +#define BIT_SET_PHY_REQ_DELAY_8812F(x, v) \ + (BIT_CLEAR_PHY_REQ_DELAY_8812F(x) | BIT_PHY_REQ_DELAY_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_SPD_DOWN_8812F BIT(16) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_NETYPE4_8812F 4 +#define BIT_MASK_NETYPE4_8812F 0x3 +#define BIT_NETYPE4_8812F(x) \ + (((x) & BIT_MASK_NETYPE4_8812F) << BIT_SHIFT_NETYPE4_8812F) +#define BITS_NETYPE4_8812F (BIT_MASK_NETYPE4_8812F << BIT_SHIFT_NETYPE4_8812F) +#define BIT_CLEAR_NETYPE4_8812F(x) ((x) & (~BITS_NETYPE4_8812F)) +#define BIT_GET_NETYPE4_8812F(x) \ + (((x) >> BIT_SHIFT_NETYPE4_8812F) & BIT_MASK_NETYPE4_8812F) +#define BIT_SET_NETYPE4_8812F(x, v) \ + (BIT_CLEAR_NETYPE4_8812F(x) | BIT_NETYPE4_8812F(v)) + +#define BIT_SHIFT_NETYPE3_8812F 2 +#define BIT_MASK_NETYPE3_8812F 0x3 +#define BIT_NETYPE3_8812F(x) \ + (((x) & BIT_MASK_NETYPE3_8812F) << BIT_SHIFT_NETYPE3_8812F) +#define BITS_NETYPE3_8812F (BIT_MASK_NETYPE3_8812F << BIT_SHIFT_NETYPE3_8812F) +#define BIT_CLEAR_NETYPE3_8812F(x) ((x) & (~BITS_NETYPE3_8812F)) +#define BIT_GET_NETYPE3_8812F(x) \ + (((x) >> BIT_SHIFT_NETYPE3_8812F) & BIT_MASK_NETYPE3_8812F) +#define BIT_SET_NETYPE3_8812F(x, v) \ + (BIT_CLEAR_NETYPE3_8812F(x) | BIT_NETYPE3_8812F(v)) + +#define BIT_SHIFT_NETYPE2_8812F 0 +#define BIT_MASK_NETYPE2_8812F 0x3 +#define BIT_NETYPE2_8812F(x) \ + (((x) & BIT_MASK_NETYPE2_8812F) << BIT_SHIFT_NETYPE2_8812F) +#define BITS_NETYPE2_8812F (BIT_MASK_NETYPE2_8812F << BIT_SHIFT_NETYPE2_8812F) +#define BIT_CLEAR_NETYPE2_8812F(x) ((x) & (~BITS_NETYPE2_8812F)) +#define BIT_GET_NETYPE2_8812F(x) \ + (((x) >> BIT_SHIFT_NETYPE2_8812F) & BIT_MASK_NETYPE2_8812F) +#define BIT_SET_NETYPE2_8812F(x, v) \ + (BIT_CLEAR_NETYPE2_8812F(x) | BIT_NETYPE2_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_FWFF_8812F */ + +#define BIT_SHIFT_PKTNUM_TH_V1_8812F 24 +#define BIT_MASK_PKTNUM_TH_V1_8812F 0xff +#define BIT_PKTNUM_TH_V1_8812F(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V1_8812F) << BIT_SHIFT_PKTNUM_TH_V1_8812F) +#define BITS_PKTNUM_TH_V1_8812F \ + (BIT_MASK_PKTNUM_TH_V1_8812F << BIT_SHIFT_PKTNUM_TH_V1_8812F) +#define BIT_CLEAR_PKTNUM_TH_V1_8812F(x) ((x) & (~BITS_PKTNUM_TH_V1_8812F)) +#define BIT_GET_PKTNUM_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V1_8812F) & BIT_MASK_PKTNUM_TH_V1_8812F) +#define BIT_SET_PKTNUM_TH_V1_8812F(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V1_8812F(x) | BIT_PKTNUM_TH_V1_8812F(v)) + +#define BIT_SHIFT_TIMER_TH_8812F 16 +#define BIT_MASK_TIMER_TH_8812F 0xff +#define BIT_TIMER_TH_8812F(x) \ + (((x) & BIT_MASK_TIMER_TH_8812F) << BIT_SHIFT_TIMER_TH_8812F) +#define BITS_TIMER_TH_8812F \ + (BIT_MASK_TIMER_TH_8812F << BIT_SHIFT_TIMER_TH_8812F) +#define BIT_CLEAR_TIMER_TH_8812F(x) ((x) & (~BITS_TIMER_TH_8812F)) +#define BIT_GET_TIMER_TH_8812F(x) \ + (((x) >> BIT_SHIFT_TIMER_TH_8812F) & BIT_MASK_TIMER_TH_8812F) +#define BIT_SET_TIMER_TH_8812F(x, v) \ + (BIT_CLEAR_TIMER_TH_8812F(x) | BIT_TIMER_TH_8812F(v)) + +#define BIT_SHIFT_RXPKT1ENADDR_8812F 0 +#define BIT_MASK_RXPKT1ENADDR_8812F 0xffff +#define BIT_RXPKT1ENADDR_8812F(x) \ + (((x) & BIT_MASK_RXPKT1ENADDR_8812F) << BIT_SHIFT_RXPKT1ENADDR_8812F) +#define BITS_RXPKT1ENADDR_8812F \ + (BIT_MASK_RXPKT1ENADDR_8812F << BIT_SHIFT_RXPKT1ENADDR_8812F) +#define BIT_CLEAR_RXPKT1ENADDR_8812F(x) ((x) & (~BITS_RXPKT1ENADDR_8812F)) +#define BIT_GET_RXPKT1ENADDR_8812F(x) \ + (((x) >> BIT_SHIFT_RXPKT1ENADDR_8812F) & BIT_MASK_RXPKT1ENADDR_8812F) +#define BIT_SET_RXPKT1ENADDR_8812F(x, v) \ + (BIT_CLEAR_RXPKT1ENADDR_8812F(x) | BIT_RXPKT1ENADDR_8812F(v)) + +/* 2 REG_RXFF_PTR_V1_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_RXFF0_RDPTR_V2_8812F 0 +#define BIT_MASK_RXFF0_RDPTR_V2_8812F 0x3ffff +#define BIT_RXFF0_RDPTR_V2_8812F(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR_V2_8812F) \ + << BIT_SHIFT_RXFF0_RDPTR_V2_8812F) +#define BITS_RXFF0_RDPTR_V2_8812F \ + (BIT_MASK_RXFF0_RDPTR_V2_8812F << BIT_SHIFT_RXFF0_RDPTR_V2_8812F) +#define BIT_CLEAR_RXFF0_RDPTR_V2_8812F(x) ((x) & (~BITS_RXFF0_RDPTR_V2_8812F)) +#define BIT_GET_RXFF0_RDPTR_V2_8812F(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2_8812F) & \ + BIT_MASK_RXFF0_RDPTR_V2_8812F) +#define BIT_SET_RXFF0_RDPTR_V2_8812F(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR_V2_8812F(x) | BIT_RXFF0_RDPTR_V2_8812F(v)) + +/* 2 REG_RXFF_WTR_V1_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_RXFF0_WTPTR_V2_8812F 0 +#define BIT_MASK_RXFF0_WTPTR_V2_8812F 0x3ffff +#define BIT_RXFF0_WTPTR_V2_8812F(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR_V2_8812F) \ + << BIT_SHIFT_RXFF0_WTPTR_V2_8812F) +#define BITS_RXFF0_WTPTR_V2_8812F \ + (BIT_MASK_RXFF0_WTPTR_V2_8812F << BIT_SHIFT_RXFF0_WTPTR_V2_8812F) +#define BIT_CLEAR_RXFF0_WTPTR_V2_8812F(x) ((x) & (~BITS_RXFF0_WTPTR_V2_8812F)) +#define BIT_GET_RXFF0_WTPTR_V2_8812F(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2_8812F) & \ + BIT_MASK_RXFF0_WTPTR_V2_8812F) +#define BIT_SET_RXFF0_WTPTR_V2_8812F(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR_V2_8812F(x) | BIT_RXFF0_WTPTR_V2_8812F(v)) + +/* 2 REG_FE2IMR_8812F */ +#define BIT__FE4ISR__IND_MSK_8812F BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_EN_8812F BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_EN_8812F BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_EN_8812F BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_EN_8812F BIT(25) +#define BIT_FS_TXSC_VODONE_INT_EN_8812F BIT(24) +#define BIT_FS_ATIM_MB7_INT_EN_8812F BIT(23) +#define BIT_FS_ATIM_MB6_INT_EN_8812F BIT(22) +#define BIT_FS_ATIM_MB5_INT_EN_8812F BIT(21) +#define BIT_FS_ATIM_MB4_INT_EN_8812F BIT(20) +#define BIT_FS_ATIM_MB3_INT_EN_8812F BIT(19) +#define BIT_FS_ATIM_MB2_INT_EN_8812F BIT(18) +#define BIT_FS_ATIM_MB1_INT_EN_8812F BIT(17) +#define BIT_FS_ATIM_MB0_INT_EN_8812F BIT(16) +#define BIT_FS_TBTT4INT_EN_8812F BIT(11) +#define BIT_FS_TBTT3INT_EN_8812F BIT(10) +#define BIT_FS_TBTT2INT_EN_8812F BIT(9) +#define BIT_FS_TBTT1INT_EN_8812F BIT(8) +#define BIT_FS_TBTT0_MB7INT_EN_8812F BIT(7) +#define BIT_FS_TBTT0_MB6INT_EN_8812F BIT(6) +#define BIT_FS_TBTT0_MB5INT_EN_8812F BIT(5) +#define BIT_FS_TBTT0_MB4INT_EN_8812F BIT(4) +#define BIT_FS_TBTT0_MB3INT_EN_8812F BIT(3) +#define BIT_FS_TBTT0_MB2INT_EN_8812F BIT(2) +#define BIT_FS_TBTT0_MB1INT_EN_8812F BIT(1) +#define BIT_FS_TBTT0_INT_EN_8812F BIT(0) + +/* 2 REG_FE2ISR_8812F */ +#define BIT__FE4ISR__IND_INT_8812F BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_8812F BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_8812F BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_8812F BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_8812F BIT(25) +#define BIT_FS_TXSC_VODONE_INT_8812F BIT(24) +#define BIT_FS_ATIM_MB7_INT_8812F BIT(23) +#define BIT_FS_ATIM_MB6_INT_8812F BIT(22) +#define BIT_FS_ATIM_MB5_INT_8812F BIT(21) +#define BIT_FS_ATIM_MB4_INT_8812F BIT(20) +#define BIT_FS_ATIM_MB3_INT_8812F BIT(19) +#define BIT_FS_ATIM_MB2_INT_8812F BIT(18) +#define BIT_FS_ATIM_MB1_INT_8812F BIT(17) +#define BIT_FS_ATIM_MB0_INT_8812F BIT(16) +#define BIT_FS_TBTT4INT_8812F BIT(11) +#define BIT_FS_TBTT3INT_8812F BIT(10) +#define BIT_FS_TBTT2INT_8812F BIT(9) +#define BIT_FS_TBTT1INT_8812F BIT(8) +#define BIT_FS_TBTT0_MB7INT_8812F BIT(7) +#define BIT_FS_TBTT0_MB6INT_8812F BIT(6) +#define BIT_FS_TBTT0_MB5INT_8812F BIT(5) +#define BIT_FS_TBTT0_MB4INT_8812F BIT(4) +#define BIT_FS_TBTT0_MB3INT_8812F BIT(3) +#define BIT_FS_TBTT0_MB2INT_8812F BIT(2) +#define BIT_FS_TBTT0_MB1INT_8812F BIT(1) +#define BIT_FS_TBTT0_INT_8812F BIT(0) + +/* 2 REG_FE3IMR_8812F */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN_8812F BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN_8812F BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN_8812F BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN_8812F BIT(28) +#define BIT_FS_BCNDMA4_INT_EN_8812F BIT(27) +#define BIT_FS_BCNDMA3_INT_EN_8812F BIT(26) +#define BIT_FS_BCNDMA2_INT_EN_8812F BIT(25) +#define BIT_FS_BCNDMA1_INT_EN_8812F BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_EN_8812F BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_EN_8812F BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_EN_8812F BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_EN_8812F BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_EN_8812F BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_EN_8812F BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_EN_8812F BIT(17) +#define BIT_FS_BCNDMA0_INT_EN_8812F BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT__EN_8812F BIT(15) +#define BIT_FS_BCNERLY4_INT_EN_8812F BIT(11) +#define BIT_FS_BCNERLY3_INT_EN_8812F BIT(10) +#define BIT_FS_BCNERLY2_INT_EN_8812F BIT(9) +#define BIT_FS_BCNERLY1_INT_EN_8812F BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_EN_8812F BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_EN_8812F BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_EN_8812F BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_EN_8812F BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_EN_8812F BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_EN_8812F BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_EN_8812F BIT(1) +#define BIT_FS_BCNERLY0_INT_EN_8812F BIT(0) + +/* 2 REG_FE3ISR_8812F */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT_8812F BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT_8812F BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT_8812F BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT_8812F BIT(28) +#define BIT_FS_BCNDMA4_INT_8812F BIT(27) +#define BIT_FS_BCNDMA3_INT_8812F BIT(26) +#define BIT_FS_BCNDMA2_INT_8812F BIT(25) +#define BIT_FS_BCNDMA1_INT_8812F BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_8812F BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_8812F BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_8812F BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_8812F BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_8812F BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_8812F BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_8812F BIT(17) +#define BIT_FS_BCNDMA0_INT_8812F BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT_8812F BIT(15) +#define BIT_FS_BCNERLY4_INT_8812F BIT(11) +#define BIT_FS_BCNERLY3_INT_8812F BIT(10) +#define BIT_FS_BCNERLY2_INT_8812F BIT(9) +#define BIT_FS_BCNERLY1_INT_8812F BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_8812F BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_8812F BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_8812F BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_8812F BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_8812F BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_8812F BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_8812F BIT(1) +#define BIT_FS_BCNERLY0_INT_8812F BIT(0) + +/* 2 REG_FE4IMR_8812F */ +#define BIT_FS_CLI3_TXPKTIN_INT_EN_8812F BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_EN_8812F BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_EN_8812F BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_EN_8812F BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_EN_8812F BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_EN_8812F BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_EN_8812F BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_EN_8812F BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_EN_8812F BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_EN_8812F BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_EN_8812F BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_EN_8812F BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_EN_8812F BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_EN_8812F BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_EN_8812F BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_EN_8812F BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_EN_8812F BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_EN_8812F BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_EN_8812F BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_EN_8812F BIT(0) + +/* 2 REG_FE4ISR_8812F */ +#define BIT_FS_CLI3_TXPKTIN_INT_8812F BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_8812F BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_8812F BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_8812F BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_8812F BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_8812F BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_8812F BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_8812F BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_8812F BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_8812F BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_8812F BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_8812F BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_8812F BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_8812F BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_8812F BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_8812F BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_8812F BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_8812F BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_8812F BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_8812F BIT(0) + +/* 2 REG_FT1IMR_8812F */ +#define BIT__FT2ISR__IND_MSK_8812F BIT(30) +#define BIT_FTM_PTT_INT_EN_8812F BIT(29) +#define BIT_RXFTMREQ_INT_EN_8812F BIT(28) +#define BIT_RXFTM_INT_EN_8812F BIT(27) +#define BIT_TXFTM_INT_EN_8812F BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_EN_8812F BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_EN_8812F BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_EN_8812F BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_EN_8812F BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_EN_8812F BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_EN_8812F BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_EN_8812F BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_EN_8812F BIT(18) +#define BIT_FS_CTWEND2_INT_EN_8812F BIT(17) +#define BIT_FS_CTWEND1_INT_EN_8812F BIT(16) +#define BIT_FS_CTWEND0_INT_EN_8812F BIT(15) +#define BIT_FS_TX_NULL1_INT_EN_8812F BIT(14) +#define BIT_FS_TX_NULL0_INT_EN_8812F BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_EN_8812F BIT(12) +#define BIT_FS_P2P_RFON2_INT_EN_8812F BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_EN_8812F BIT(10) +#define BIT_FS_P2P_RFON1_INT_EN_8812F BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_EN_8812F BIT(8) +#define BIT_FS_P2P_RFON0_INT_EN_8812F BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_EN_8812F BIT(6) +#define BIT_FS_RX_UAPSDMD1_EN_8812F BIT(5) +#define BIT_FS_RX_UAPSDMD0_EN_8812F BIT(4) +#define BIT_FS_TRIGGER_PKT_EN_8812F BIT(3) +#define BIT_FS_EOSP_INT_EN_8812F BIT(2) +#define BIT_FS_RPWM2_INT_EN_8812F BIT(1) +#define BIT_FS_RPWM_INT_EN_8812F BIT(0) + +/* 2 REG_FT1ISR_8812F */ +#define BIT__FT2ISR__IND_INT_8812F BIT(30) +#define BIT_FTM_PTT_INT_8812F BIT(29) +#define BIT_RXFTMREQ_INT_8812F BIT(28) +#define BIT_RXFTM_INT_8812F BIT(27) +#define BIT_TXFTM_INT_8812F BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_8812F BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_8812F BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_8812F BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_8812F BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_8812F BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_8812F BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_8812F BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_8812F BIT(18) +#define BIT_FS_CTWEND2_INT_8812F BIT(17) +#define BIT_FS_CTWEND1_INT_8812F BIT(16) +#define BIT_FS_CTWEND0_INT_8812F BIT(15) +#define BIT_FS_TX_NULL1_INT_8812F BIT(14) +#define BIT_FS_TX_NULL0_INT_8812F BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_INT_8812F BIT(12) +#define BIT_FS_P2P_RFON2_INT_8812F BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_8812F BIT(10) +#define BIT_FS_P2P_RFON1_INT_8812F BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_8812F BIT(8) +#define BIT_FS_P2P_RFON0_INT_8812F BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_8812F BIT(6) +#define BIT_FS_RX_UAPSDMD1_INT_8812F BIT(5) +#define BIT_FS_RX_UAPSDMD0_INT_8812F BIT(4) +#define BIT_FS_TRIGGER_PKT_INT_8812F BIT(3) +#define BIT_FS_EOSP_INT_8812F BIT(2) +#define BIT_FS_RPWM2_INT_8812F BIT(1) +#define BIT_FS_RPWM_INT_8812F BIT(0) + +/* 2 REG_SPWR0_8812F */ + +#define BIT_SHIFT_MID_31TO0_8812F 0 +#define BIT_MASK_MID_31TO0_8812F 0xffffffffL +#define BIT_MID_31TO0_8812F(x) \ + (((x) & BIT_MASK_MID_31TO0_8812F) << BIT_SHIFT_MID_31TO0_8812F) +#define BITS_MID_31TO0_8812F \ + (BIT_MASK_MID_31TO0_8812F << BIT_SHIFT_MID_31TO0_8812F) +#define BIT_CLEAR_MID_31TO0_8812F(x) ((x) & (~BITS_MID_31TO0_8812F)) +#define BIT_GET_MID_31TO0_8812F(x) \ + (((x) >> BIT_SHIFT_MID_31TO0_8812F) & BIT_MASK_MID_31TO0_8812F) +#define BIT_SET_MID_31TO0_8812F(x, v) \ + (BIT_CLEAR_MID_31TO0_8812F(x) | BIT_MID_31TO0_8812F(v)) + +/* 2 REG_SPWR1_8812F */ + +#define BIT_SHIFT_MID_63TO32_8812F 0 +#define BIT_MASK_MID_63TO32_8812F 0xffffffffL +#define BIT_MID_63TO32_8812F(x) \ + (((x) & BIT_MASK_MID_63TO32_8812F) << BIT_SHIFT_MID_63TO32_8812F) +#define BITS_MID_63TO32_8812F \ + (BIT_MASK_MID_63TO32_8812F << BIT_SHIFT_MID_63TO32_8812F) +#define BIT_CLEAR_MID_63TO32_8812F(x) ((x) & (~BITS_MID_63TO32_8812F)) +#define BIT_GET_MID_63TO32_8812F(x) \ + (((x) >> BIT_SHIFT_MID_63TO32_8812F) & BIT_MASK_MID_63TO32_8812F) +#define BIT_SET_MID_63TO32_8812F(x, v) \ + (BIT_CLEAR_MID_63TO32_8812F(x) | BIT_MID_63TO32_8812F(v)) + +/* 2 REG_SPWR2_8812F */ + +#define BIT_SHIFT_MID_95O64_8812F 0 +#define BIT_MASK_MID_95O64_8812F 0xffffffffL +#define BIT_MID_95O64_8812F(x) \ + (((x) & BIT_MASK_MID_95O64_8812F) << BIT_SHIFT_MID_95O64_8812F) +#define BITS_MID_95O64_8812F \ + (BIT_MASK_MID_95O64_8812F << BIT_SHIFT_MID_95O64_8812F) +#define BIT_CLEAR_MID_95O64_8812F(x) ((x) & (~BITS_MID_95O64_8812F)) +#define BIT_GET_MID_95O64_8812F(x) \ + (((x) >> BIT_SHIFT_MID_95O64_8812F) & BIT_MASK_MID_95O64_8812F) +#define BIT_SET_MID_95O64_8812F(x, v) \ + (BIT_CLEAR_MID_95O64_8812F(x) | BIT_MID_95O64_8812F(v)) + +/* 2 REG_SPWR3_8812F */ + +#define BIT_SHIFT_MID_127TO96_8812F 0 +#define BIT_MASK_MID_127TO96_8812F 0xffffffffL +#define BIT_MID_127TO96_8812F(x) \ + (((x) & BIT_MASK_MID_127TO96_8812F) << BIT_SHIFT_MID_127TO96_8812F) +#define BITS_MID_127TO96_8812F \ + (BIT_MASK_MID_127TO96_8812F << BIT_SHIFT_MID_127TO96_8812F) +#define BIT_CLEAR_MID_127TO96_8812F(x) ((x) & (~BITS_MID_127TO96_8812F)) +#define BIT_GET_MID_127TO96_8812F(x) \ + (((x) >> BIT_SHIFT_MID_127TO96_8812F) & BIT_MASK_MID_127TO96_8812F) +#define BIT_SET_MID_127TO96_8812F(x, v) \ + (BIT_CLEAR_MID_127TO96_8812F(x) | BIT_MID_127TO96_8812F(v)) + +/* 2 REG_POWSEQ_8812F */ + +#define BIT_SHIFT_SEQNUM_MID_8812F 16 +#define BIT_MASK_SEQNUM_MID_8812F 0xffff +#define BIT_SEQNUM_MID_8812F(x) \ + (((x) & BIT_MASK_SEQNUM_MID_8812F) << BIT_SHIFT_SEQNUM_MID_8812F) +#define BITS_SEQNUM_MID_8812F \ + (BIT_MASK_SEQNUM_MID_8812F << BIT_SHIFT_SEQNUM_MID_8812F) +#define BIT_CLEAR_SEQNUM_MID_8812F(x) ((x) & (~BITS_SEQNUM_MID_8812F)) +#define BIT_GET_SEQNUM_MID_8812F(x) \ + (((x) >> BIT_SHIFT_SEQNUM_MID_8812F) & BIT_MASK_SEQNUM_MID_8812F) +#define BIT_SET_SEQNUM_MID_8812F(x, v) \ + (BIT_CLEAR_SEQNUM_MID_8812F(x) | BIT_SEQNUM_MID_8812F(v)) + +#define BIT_SHIFT_REF_MID_8812F 0 +#define BIT_MASK_REF_MID_8812F 0x7f +#define BIT_REF_MID_8812F(x) \ + (((x) & BIT_MASK_REF_MID_8812F) << BIT_SHIFT_REF_MID_8812F) +#define BITS_REF_MID_8812F (BIT_MASK_REF_MID_8812F << BIT_SHIFT_REF_MID_8812F) +#define BIT_CLEAR_REF_MID_8812F(x) ((x) & (~BITS_REF_MID_8812F)) +#define BIT_GET_REF_MID_8812F(x) \ + (((x) >> BIT_SHIFT_REF_MID_8812F) & BIT_MASK_REF_MID_8812F) +#define BIT_SET_REF_MID_8812F(x, v) \ + (BIT_CLEAR_REF_MID_8812F(x) | BIT_REF_MID_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_TC7_CTRL_V1_8812F */ +#define BIT_TC7INT_EN_8812F BIT(26) +#define BIT_TC7MODE_8812F BIT(25) +#define BIT_TC7EN_8812F BIT(24) + +#define BIT_SHIFT_TC7DATA_8812F 0 +#define BIT_MASK_TC7DATA_8812F 0xffffff +#define BIT_TC7DATA_8812F(x) \ + (((x) & BIT_MASK_TC7DATA_8812F) << BIT_SHIFT_TC7DATA_8812F) +#define BITS_TC7DATA_8812F (BIT_MASK_TC7DATA_8812F << BIT_SHIFT_TC7DATA_8812F) +#define BIT_CLEAR_TC7DATA_8812F(x) ((x) & (~BITS_TC7DATA_8812F)) +#define BIT_GET_TC7DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC7DATA_8812F) & BIT_MASK_TC7DATA_8812F) +#define BIT_SET_TC7DATA_8812F(x, v) \ + (BIT_CLEAR_TC7DATA_8812F(x) | BIT_TC7DATA_8812F(v)) + +/* 2 REG_TC8_CTRL_V1_8812F */ +#define BIT_TC8INT_EN_8812F BIT(26) +#define BIT_TC8MODE_8812F BIT(25) +#define BIT_TC8EN_8812F BIT(24) + +#define BIT_SHIFT_TC8DATA_8812F 0 +#define BIT_MASK_TC8DATA_8812F 0xffffff +#define BIT_TC8DATA_8812F(x) \ + (((x) & BIT_MASK_TC8DATA_8812F) << BIT_SHIFT_TC8DATA_8812F) +#define BITS_TC8DATA_8812F (BIT_MASK_TC8DATA_8812F << BIT_SHIFT_TC8DATA_8812F) +#define BIT_CLEAR_TC8DATA_8812F(x) ((x) & (~BITS_TC8DATA_8812F)) +#define BIT_GET_TC8DATA_8812F(x) \ + (((x) >> BIT_SHIFT_TC8DATA_8812F) & BIT_MASK_TC8DATA_8812F) +#define BIT_SET_TC8DATA_8812F(x, v) \ + (BIT_CLEAR_TC8DATA_8812F(x) | BIT_TC8DATA_8812F(v)) + +/* 2 REG_RX_BCN_TBTT_ITVL0_8812F */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8812F 24 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8812F 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT2_8812F(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8812F) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8812F) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT2_8812F \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8812F \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8812F) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8812F(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT2_8812F)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT2_8812F(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8812F) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8812F) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT2_8812F(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8812F(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT2_8812F(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8812F 16 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8812F 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT1_8812F(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8812F) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8812F) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT1_8812F \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8812F \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8812F) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8812F(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT1_8812F)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT1_8812F(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8812F) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8812F) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT1_8812F(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8812F(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT1_8812F(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8812F 8 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8812F 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT0_8812F(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8812F) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8812F) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT0_8812F \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8812F \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8812F) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8812F(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT0_8812F)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT0_8812F(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8812F) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8812F) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT0_8812F(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8812F(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT0_8812F(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8812F 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8812F 0xff +#define BIT_RX_BCN_TBTT_ITVL_PORT0_8812F(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8812F) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8812F) +#define BITS_RX_BCN_TBTT_ITVL_PORT0_8812F \ + (BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8812F \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8812F) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8812F(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_PORT0_8812F)) +#define BIT_GET_RX_BCN_TBTT_ITVL_PORT0_8812F(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8812F) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8812F) +#define BIT_SET_RX_BCN_TBTT_ITVL_PORT0_8812F(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8812F(x) | \ + BIT_RX_BCN_TBTT_ITVL_PORT0_8812F(v)) + +/* 2 REG_RX_BCN_TBTT_ITVL1_8812F */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8812F 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8812F 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT3_8812F(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8812F) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8812F) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT3_8812F \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8812F \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8812F) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8812F(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT3_8812F)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT3_8812F(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8812F) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8812F) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT3_8812F(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8812F(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT3_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_IO_WRAP_ERR_FLAG_8812F */ +#define BIT_IO_WRAP_ERR_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SPEED_SENSOR_8812F */ +#define BIT_DSS_1_RST_N_8812F BIT(31) +#define BIT_DSS_1_SPEED_EN_8812F BIT(30) +#define BIT_DSS_1_WIRE_SEL_8812F BIT(29) +#define BIT_DSS_ENCLK_8812F BIT(28) + +#define BIT_SHIFT_DSS_1_RO_SEL_8812F 24 +#define BIT_MASK_DSS_1_RO_SEL_8812F 0x7 +#define BIT_DSS_1_RO_SEL_8812F(x) \ + (((x) & BIT_MASK_DSS_1_RO_SEL_8812F) << BIT_SHIFT_DSS_1_RO_SEL_8812F) +#define BITS_DSS_1_RO_SEL_8812F \ + (BIT_MASK_DSS_1_RO_SEL_8812F << BIT_SHIFT_DSS_1_RO_SEL_8812F) +#define BIT_CLEAR_DSS_1_RO_SEL_8812F(x) ((x) & (~BITS_DSS_1_RO_SEL_8812F)) +#define BIT_GET_DSS_1_RO_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_1_RO_SEL_8812F) & BIT_MASK_DSS_1_RO_SEL_8812F) +#define BIT_SET_DSS_1_RO_SEL_8812F(x, v) \ + (BIT_CLEAR_DSS_1_RO_SEL_8812F(x) | BIT_DSS_1_RO_SEL_8812F(v)) + +#define BIT_SHIFT_DSS_1_DATA_IN_8812F 0 +#define BIT_MASK_DSS_1_DATA_IN_8812F 0xfffff +#define BIT_DSS_1_DATA_IN_8812F(x) \ + (((x) & BIT_MASK_DSS_1_DATA_IN_8812F) << BIT_SHIFT_DSS_1_DATA_IN_8812F) +#define BITS_DSS_1_DATA_IN_8812F \ + (BIT_MASK_DSS_1_DATA_IN_8812F << BIT_SHIFT_DSS_1_DATA_IN_8812F) +#define BIT_CLEAR_DSS_1_DATA_IN_8812F(x) ((x) & (~BITS_DSS_1_DATA_IN_8812F)) +#define BIT_GET_DSS_1_DATA_IN_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_1_DATA_IN_8812F) & BIT_MASK_DSS_1_DATA_IN_8812F) +#define BIT_SET_DSS_1_DATA_IN_8812F(x, v) \ + (BIT_CLEAR_DSS_1_DATA_IN_8812F(x) | BIT_DSS_1_DATA_IN_8812F(v)) + +/* 2 REG_SPEED_SENSOR1_8812F */ +#define BIT_DSS_1_READY_8812F BIT(31) +#define BIT_DSS_1_WSORT_GO_8812F BIT(30) + +#define BIT_SHIFT_DSS_1_COUNT_OUT_8812F 0 +#define BIT_MASK_DSS_1_COUNT_OUT_8812F 0xfffff +#define BIT_DSS_1_COUNT_OUT_8812F(x) \ + (((x) & BIT_MASK_DSS_1_COUNT_OUT_8812F) \ + << BIT_SHIFT_DSS_1_COUNT_OUT_8812F) +#define BITS_DSS_1_COUNT_OUT_8812F \ + (BIT_MASK_DSS_1_COUNT_OUT_8812F << BIT_SHIFT_DSS_1_COUNT_OUT_8812F) +#define BIT_CLEAR_DSS_1_COUNT_OUT_8812F(x) ((x) & (~BITS_DSS_1_COUNT_OUT_8812F)) +#define BIT_GET_DSS_1_COUNT_OUT_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_1_COUNT_OUT_8812F) & \ + BIT_MASK_DSS_1_COUNT_OUT_8812F) +#define BIT_SET_DSS_1_COUNT_OUT_8812F(x, v) \ + (BIT_CLEAR_DSS_1_COUNT_OUT_8812F(x) | BIT_DSS_1_COUNT_OUT_8812F(v)) + +/* 2 REG_SPEED_SENSOR2_8812F */ +#define BIT_DSS_2_RST_N_8812F BIT(31) +#define BIT_DSS_2_SPEED_EN_8812F BIT(30) +#define BIT_DSS_2_WIRE_SEL_8812F BIT(29) +#define BIT_DSS_ENCLK_8812F BIT(28) + +#define BIT_SHIFT_DSS_2_RO_SEL_8812F 24 +#define BIT_MASK_DSS_2_RO_SEL_8812F 0x7 +#define BIT_DSS_2_RO_SEL_8812F(x) \ + (((x) & BIT_MASK_DSS_2_RO_SEL_8812F) << BIT_SHIFT_DSS_2_RO_SEL_8812F) +#define BITS_DSS_2_RO_SEL_8812F \ + (BIT_MASK_DSS_2_RO_SEL_8812F << BIT_SHIFT_DSS_2_RO_SEL_8812F) +#define BIT_CLEAR_DSS_2_RO_SEL_8812F(x) ((x) & (~BITS_DSS_2_RO_SEL_8812F)) +#define BIT_GET_DSS_2_RO_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_2_RO_SEL_8812F) & BIT_MASK_DSS_2_RO_SEL_8812F) +#define BIT_SET_DSS_2_RO_SEL_8812F(x, v) \ + (BIT_CLEAR_DSS_2_RO_SEL_8812F(x) | BIT_DSS_2_RO_SEL_8812F(v)) + +#define BIT_SHIFT_DSS_2_DATA_IN_8812F 0 +#define BIT_MASK_DSS_2_DATA_IN_8812F 0xfffff +#define BIT_DSS_2_DATA_IN_8812F(x) \ + (((x) & BIT_MASK_DSS_2_DATA_IN_8812F) << BIT_SHIFT_DSS_2_DATA_IN_8812F) +#define BITS_DSS_2_DATA_IN_8812F \ + (BIT_MASK_DSS_2_DATA_IN_8812F << BIT_SHIFT_DSS_2_DATA_IN_8812F) +#define BIT_CLEAR_DSS_2_DATA_IN_8812F(x) ((x) & (~BITS_DSS_2_DATA_IN_8812F)) +#define BIT_GET_DSS_2_DATA_IN_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_2_DATA_IN_8812F) & BIT_MASK_DSS_2_DATA_IN_8812F) +#define BIT_SET_DSS_2_DATA_IN_8812F(x, v) \ + (BIT_CLEAR_DSS_2_DATA_IN_8812F(x) | BIT_DSS_2_DATA_IN_8812F(v)) + +/* 2 REG_SPEED_SENSOR3_8812F */ +#define BIT_DSS_2_READY_8812F BIT(31) +#define BIT_DSS_2_WSORT_GO_8812F BIT(30) + +#define BIT_SHIFT_DSS_2_COUNT_OUT_8812F 0 +#define BIT_MASK_DSS_2_COUNT_OUT_8812F 0xfffff +#define BIT_DSS_2_COUNT_OUT_8812F(x) \ + (((x) & BIT_MASK_DSS_2_COUNT_OUT_8812F) \ + << BIT_SHIFT_DSS_2_COUNT_OUT_8812F) +#define BITS_DSS_2_COUNT_OUT_8812F \ + (BIT_MASK_DSS_2_COUNT_OUT_8812F << BIT_SHIFT_DSS_2_COUNT_OUT_8812F) +#define BIT_CLEAR_DSS_2_COUNT_OUT_8812F(x) ((x) & (~BITS_DSS_2_COUNT_OUT_8812F)) +#define BIT_GET_DSS_2_COUNT_OUT_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_2_COUNT_OUT_8812F) & \ + BIT_MASK_DSS_2_COUNT_OUT_8812F) +#define BIT_SET_DSS_2_COUNT_OUT_8812F(x, v) \ + (BIT_CLEAR_DSS_2_COUNT_OUT_8812F(x) | BIT_DSS_2_COUNT_OUT_8812F(v)) + +/* 2 REG_SPEED_SENSOR4_8812F */ +#define BIT_DSS_3_RST_N_8812F BIT(31) +#define BIT_DSS_3_SPEED_EN_8812F BIT(30) +#define BIT_DSS_3_WIRE_SEL_8812F BIT(29) +#define BIT_DSS_ENCLK_8812F BIT(28) + +#define BIT_SHIFT_DSS_3_RO_SEL_8812F 24 +#define BIT_MASK_DSS_3_RO_SEL_8812F 0x7 +#define BIT_DSS_3_RO_SEL_8812F(x) \ + (((x) & BIT_MASK_DSS_3_RO_SEL_8812F) << BIT_SHIFT_DSS_3_RO_SEL_8812F) +#define BITS_DSS_3_RO_SEL_8812F \ + (BIT_MASK_DSS_3_RO_SEL_8812F << BIT_SHIFT_DSS_3_RO_SEL_8812F) +#define BIT_CLEAR_DSS_3_RO_SEL_8812F(x) ((x) & (~BITS_DSS_3_RO_SEL_8812F)) +#define BIT_GET_DSS_3_RO_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_3_RO_SEL_8812F) & BIT_MASK_DSS_3_RO_SEL_8812F) +#define BIT_SET_DSS_3_RO_SEL_8812F(x, v) \ + (BIT_CLEAR_DSS_3_RO_SEL_8812F(x) | BIT_DSS_3_RO_SEL_8812F(v)) + +#define BIT_SHIFT_DSS_3_DATA_IN_8812F 0 +#define BIT_MASK_DSS_3_DATA_IN_8812F 0xfffff +#define BIT_DSS_3_DATA_IN_8812F(x) \ + (((x) & BIT_MASK_DSS_3_DATA_IN_8812F) << BIT_SHIFT_DSS_3_DATA_IN_8812F) +#define BITS_DSS_3_DATA_IN_8812F \ + (BIT_MASK_DSS_3_DATA_IN_8812F << BIT_SHIFT_DSS_3_DATA_IN_8812F) +#define BIT_CLEAR_DSS_3_DATA_IN_8812F(x) ((x) & (~BITS_DSS_3_DATA_IN_8812F)) +#define BIT_GET_DSS_3_DATA_IN_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_3_DATA_IN_8812F) & BIT_MASK_DSS_3_DATA_IN_8812F) +#define BIT_SET_DSS_3_DATA_IN_8812F(x, v) \ + (BIT_CLEAR_DSS_3_DATA_IN_8812F(x) | BIT_DSS_3_DATA_IN_8812F(v)) + +/* 2 REG_SPEED_SENSOR5_8812F */ +#define BIT_DSS_3_READY_8812F BIT(31) +#define BIT_DSS_3_WSORT_GO_8812F BIT(30) + +#define BIT_SHIFT_DSS_3_COUNT_OUT_8812F 0 +#define BIT_MASK_DSS_3_COUNT_OUT_8812F 0xfffff +#define BIT_DSS_3_COUNT_OUT_8812F(x) \ + (((x) & BIT_MASK_DSS_3_COUNT_OUT_8812F) \ + << BIT_SHIFT_DSS_3_COUNT_OUT_8812F) +#define BITS_DSS_3_COUNT_OUT_8812F \ + (BIT_MASK_DSS_3_COUNT_OUT_8812F << BIT_SHIFT_DSS_3_COUNT_OUT_8812F) +#define BIT_CLEAR_DSS_3_COUNT_OUT_8812F(x) ((x) & (~BITS_DSS_3_COUNT_OUT_8812F)) +#define BIT_GET_DSS_3_COUNT_OUT_8812F(x) \ + (((x) >> BIT_SHIFT_DSS_3_COUNT_OUT_8812F) & \ + BIT_MASK_DSS_3_COUNT_OUT_8812F) +#define BIT_SET_DSS_3_COUNT_OUT_8812F(x, v) \ + (BIT_CLEAR_DSS_3_COUNT_OUT_8812F(x) | BIT_DSS_3_COUNT_OUT_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_COUNTER_CTRL_8812F */ + +#define BIT_SHIFT_COUNTER_BASE_8812F 16 +#define BIT_MASK_COUNTER_BASE_8812F 0x1fff +#define BIT_COUNTER_BASE_8812F(x) \ + (((x) & BIT_MASK_COUNTER_BASE_8812F) << BIT_SHIFT_COUNTER_BASE_8812F) +#define BITS_COUNTER_BASE_8812F \ + (BIT_MASK_COUNTER_BASE_8812F << BIT_SHIFT_COUNTER_BASE_8812F) +#define BIT_CLEAR_COUNTER_BASE_8812F(x) ((x) & (~BITS_COUNTER_BASE_8812F)) +#define BIT_GET_COUNTER_BASE_8812F(x) \ + (((x) >> BIT_SHIFT_COUNTER_BASE_8812F) & BIT_MASK_COUNTER_BASE_8812F) +#define BIT_SET_COUNTER_BASE_8812F(x, v) \ + (BIT_CLEAR_COUNTER_BASE_8812F(x) | BIT_COUNTER_BASE_8812F(v)) + +#define BIT_EN_RTS_REQ_8812F BIT(9) +#define BIT_EN_EDCA_REQ_8812F BIT(8) +#define BIT_EN_PTCL_REQ_8812F BIT(7) +#define BIT_EN_SCH_REQ_8812F BIT(6) +#define BIT_USB_COUNT_EN_8812F BIT(5) +#define BIT_PCIE_COUNT_EN_8812F BIT(4) +#define BIT_RQPN_COUNT_EN_8812F BIT(3) +#define BIT_RDE_COUNT_EN_8812F BIT(2) +#define BIT_TDE_COUNT_EN_8812F BIT(1) +#define BIT_DISABLE_COUNTER_8812F BIT(0) + +/* 2 REG_COUNTER_THRESHOLD_8812F */ +#define BIT_SEL_ALL_MACID_8812F BIT(31) + +#define BIT_SHIFT_COUNTER_MACID_8812F 24 +#define BIT_MASK_COUNTER_MACID_8812F 0x7f +#define BIT_COUNTER_MACID_8812F(x) \ + (((x) & BIT_MASK_COUNTER_MACID_8812F) << BIT_SHIFT_COUNTER_MACID_8812F) +#define BITS_COUNTER_MACID_8812F \ + (BIT_MASK_COUNTER_MACID_8812F << BIT_SHIFT_COUNTER_MACID_8812F) +#define BIT_CLEAR_COUNTER_MACID_8812F(x) ((x) & (~BITS_COUNTER_MACID_8812F)) +#define BIT_GET_COUNTER_MACID_8812F(x) \ + (((x) >> BIT_SHIFT_COUNTER_MACID_8812F) & BIT_MASK_COUNTER_MACID_8812F) +#define BIT_SET_COUNTER_MACID_8812F(x, v) \ + (BIT_CLEAR_COUNTER_MACID_8812F(x) | BIT_COUNTER_MACID_8812F(v)) + +#define BIT_SHIFT_AGG_VALUE2_8812F 16 +#define BIT_MASK_AGG_VALUE2_8812F 0x7f +#define BIT_AGG_VALUE2_8812F(x) \ + (((x) & BIT_MASK_AGG_VALUE2_8812F) << BIT_SHIFT_AGG_VALUE2_8812F) +#define BITS_AGG_VALUE2_8812F \ + (BIT_MASK_AGG_VALUE2_8812F << BIT_SHIFT_AGG_VALUE2_8812F) +#define BIT_CLEAR_AGG_VALUE2_8812F(x) ((x) & (~BITS_AGG_VALUE2_8812F)) +#define BIT_GET_AGG_VALUE2_8812F(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE2_8812F) & BIT_MASK_AGG_VALUE2_8812F) +#define BIT_SET_AGG_VALUE2_8812F(x, v) \ + (BIT_CLEAR_AGG_VALUE2_8812F(x) | BIT_AGG_VALUE2_8812F(v)) + +#define BIT_SHIFT_AGG_VALUE1_8812F 8 +#define BIT_MASK_AGG_VALUE1_8812F 0x7f +#define BIT_AGG_VALUE1_8812F(x) \ + (((x) & BIT_MASK_AGG_VALUE1_8812F) << BIT_SHIFT_AGG_VALUE1_8812F) +#define BITS_AGG_VALUE1_8812F \ + (BIT_MASK_AGG_VALUE1_8812F << BIT_SHIFT_AGG_VALUE1_8812F) +#define BIT_CLEAR_AGG_VALUE1_8812F(x) ((x) & (~BITS_AGG_VALUE1_8812F)) +#define BIT_GET_AGG_VALUE1_8812F(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE1_8812F) & BIT_MASK_AGG_VALUE1_8812F) +#define BIT_SET_AGG_VALUE1_8812F(x, v) \ + (BIT_CLEAR_AGG_VALUE1_8812F(x) | BIT_AGG_VALUE1_8812F(v)) + +#define BIT_SHIFT_AGG_VALUE0_8812F 0 +#define BIT_MASK_AGG_VALUE0_8812F 0x7f +#define BIT_AGG_VALUE0_8812F(x) \ + (((x) & BIT_MASK_AGG_VALUE0_8812F) << BIT_SHIFT_AGG_VALUE0_8812F) +#define BITS_AGG_VALUE0_8812F \ + (BIT_MASK_AGG_VALUE0_8812F << BIT_SHIFT_AGG_VALUE0_8812F) +#define BIT_CLEAR_AGG_VALUE0_8812F(x) ((x) & (~BITS_AGG_VALUE0_8812F)) +#define BIT_GET_AGG_VALUE0_8812F(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE0_8812F) & BIT_MASK_AGG_VALUE0_8812F) +#define BIT_SET_AGG_VALUE0_8812F(x, v) \ + (BIT_CLEAR_AGG_VALUE0_8812F(x) | BIT_AGG_VALUE0_8812F(v)) + +/* 2 REG_COUNTER_SET_8812F */ + +#define BIT_SHIFT_REQUEST_RESET_8812F 16 +#define BIT_MASK_REQUEST_RESET_8812F 0xffff +#define BIT_REQUEST_RESET_8812F(x) \ + (((x) & BIT_MASK_REQUEST_RESET_8812F) << BIT_SHIFT_REQUEST_RESET_8812F) +#define BITS_REQUEST_RESET_8812F \ + (BIT_MASK_REQUEST_RESET_8812F << BIT_SHIFT_REQUEST_RESET_8812F) +#define BIT_CLEAR_REQUEST_RESET_8812F(x) ((x) & (~BITS_REQUEST_RESET_8812F)) +#define BIT_GET_REQUEST_RESET_8812F(x) \ + (((x) >> BIT_SHIFT_REQUEST_RESET_8812F) & BIT_MASK_REQUEST_RESET_8812F) +#define BIT_SET_REQUEST_RESET_8812F(x, v) \ + (BIT_CLEAR_REQUEST_RESET_8812F(x) | BIT_REQUEST_RESET_8812F(v)) + +#define BIT_SHIFT_REQUEST_START_8812F 0 +#define BIT_MASK_REQUEST_START_8812F 0xffff +#define BIT_REQUEST_START_8812F(x) \ + (((x) & BIT_MASK_REQUEST_START_8812F) << BIT_SHIFT_REQUEST_START_8812F) +#define BITS_REQUEST_START_8812F \ + (BIT_MASK_REQUEST_START_8812F << BIT_SHIFT_REQUEST_START_8812F) +#define BIT_CLEAR_REQUEST_START_8812F(x) ((x) & (~BITS_REQUEST_START_8812F)) +#define BIT_GET_REQUEST_START_8812F(x) \ + (((x) >> BIT_SHIFT_REQUEST_START_8812F) & BIT_MASK_REQUEST_START_8812F) +#define BIT_SET_REQUEST_START_8812F(x, v) \ + (BIT_CLEAR_REQUEST_START_8812F(x) | BIT_REQUEST_START_8812F(v)) + +/* 2 REG_COUNTER_OVERFLOW_8812F */ + +#define BIT_SHIFT_CNT_OVF_REG_8812F 0 +#define BIT_MASK_CNT_OVF_REG_8812F 0xffff +#define BIT_CNT_OVF_REG_8812F(x) \ + (((x) & BIT_MASK_CNT_OVF_REG_8812F) << BIT_SHIFT_CNT_OVF_REG_8812F) +#define BITS_CNT_OVF_REG_8812F \ + (BIT_MASK_CNT_OVF_REG_8812F << BIT_SHIFT_CNT_OVF_REG_8812F) +#define BIT_CLEAR_CNT_OVF_REG_8812F(x) ((x) & (~BITS_CNT_OVF_REG_8812F)) +#define BIT_GET_CNT_OVF_REG_8812F(x) \ + (((x) >> BIT_SHIFT_CNT_OVF_REG_8812F) & BIT_MASK_CNT_OVF_REG_8812F) +#define BIT_SET_CNT_OVF_REG_8812F(x, v) \ + (BIT_CLEAR_CNT_OVF_REG_8812F(x) | BIT_CNT_OVF_REG_8812F(v)) + +/* 2 REG_TXDMA_LEN_THRESHOLD_8812F */ + +#define BIT_SHIFT_TDE_LEN_TH1_8812F 16 +#define BIT_MASK_TDE_LEN_TH1_8812F 0xffff +#define BIT_TDE_LEN_TH1_8812F(x) \ + (((x) & BIT_MASK_TDE_LEN_TH1_8812F) << BIT_SHIFT_TDE_LEN_TH1_8812F) +#define BITS_TDE_LEN_TH1_8812F \ + (BIT_MASK_TDE_LEN_TH1_8812F << BIT_SHIFT_TDE_LEN_TH1_8812F) +#define BIT_CLEAR_TDE_LEN_TH1_8812F(x) ((x) & (~BITS_TDE_LEN_TH1_8812F)) +#define BIT_GET_TDE_LEN_TH1_8812F(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH1_8812F) & BIT_MASK_TDE_LEN_TH1_8812F) +#define BIT_SET_TDE_LEN_TH1_8812F(x, v) \ + (BIT_CLEAR_TDE_LEN_TH1_8812F(x) | BIT_TDE_LEN_TH1_8812F(v)) + +#define BIT_SHIFT_TDE_LEN_TH0_8812F 0 +#define BIT_MASK_TDE_LEN_TH0_8812F 0xffff +#define BIT_TDE_LEN_TH0_8812F(x) \ + (((x) & BIT_MASK_TDE_LEN_TH0_8812F) << BIT_SHIFT_TDE_LEN_TH0_8812F) +#define BITS_TDE_LEN_TH0_8812F \ + (BIT_MASK_TDE_LEN_TH0_8812F << BIT_SHIFT_TDE_LEN_TH0_8812F) +#define BIT_CLEAR_TDE_LEN_TH0_8812F(x) ((x) & (~BITS_TDE_LEN_TH0_8812F)) +#define BIT_GET_TDE_LEN_TH0_8812F(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH0_8812F) & BIT_MASK_TDE_LEN_TH0_8812F) +#define BIT_SET_TDE_LEN_TH0_8812F(x, v) \ + (BIT_CLEAR_TDE_LEN_TH0_8812F(x) | BIT_TDE_LEN_TH0_8812F(v)) + +/* 2 REG_RXDMA_LEN_THRESHOLD_8812F */ + +#define BIT_SHIFT_RDE_LEN_TH1_8812F 16 +#define BIT_MASK_RDE_LEN_TH1_8812F 0xffff +#define BIT_RDE_LEN_TH1_8812F(x) \ + (((x) & BIT_MASK_RDE_LEN_TH1_8812F) << BIT_SHIFT_RDE_LEN_TH1_8812F) +#define BITS_RDE_LEN_TH1_8812F \ + (BIT_MASK_RDE_LEN_TH1_8812F << BIT_SHIFT_RDE_LEN_TH1_8812F) +#define BIT_CLEAR_RDE_LEN_TH1_8812F(x) ((x) & (~BITS_RDE_LEN_TH1_8812F)) +#define BIT_GET_RDE_LEN_TH1_8812F(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH1_8812F) & BIT_MASK_RDE_LEN_TH1_8812F) +#define BIT_SET_RDE_LEN_TH1_8812F(x, v) \ + (BIT_CLEAR_RDE_LEN_TH1_8812F(x) | BIT_RDE_LEN_TH1_8812F(v)) + +#define BIT_SHIFT_RDE_LEN_TH0_8812F 0 +#define BIT_MASK_RDE_LEN_TH0_8812F 0xffff +#define BIT_RDE_LEN_TH0_8812F(x) \ + (((x) & BIT_MASK_RDE_LEN_TH0_8812F) << BIT_SHIFT_RDE_LEN_TH0_8812F) +#define BITS_RDE_LEN_TH0_8812F \ + (BIT_MASK_RDE_LEN_TH0_8812F << BIT_SHIFT_RDE_LEN_TH0_8812F) +#define BIT_CLEAR_RDE_LEN_TH0_8812F(x) ((x) & (~BITS_RDE_LEN_TH0_8812F)) +#define BIT_GET_RDE_LEN_TH0_8812F(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH0_8812F) & BIT_MASK_RDE_LEN_TH0_8812F) +#define BIT_SET_RDE_LEN_TH0_8812F(x, v) \ + (BIT_CLEAR_RDE_LEN_TH0_8812F(x) | BIT_RDE_LEN_TH0_8812F(v)) + +/* 2 REG_PCIE_EXEC_TIME_THRESHOLD_8812F */ + +#define BIT_SHIFT_COUNT_INT_SEL_8812F 16 +#define BIT_MASK_COUNT_INT_SEL_8812F 0x3 +#define BIT_COUNT_INT_SEL_8812F(x) \ + (((x) & BIT_MASK_COUNT_INT_SEL_8812F) << BIT_SHIFT_COUNT_INT_SEL_8812F) +#define BITS_COUNT_INT_SEL_8812F \ + (BIT_MASK_COUNT_INT_SEL_8812F << BIT_SHIFT_COUNT_INT_SEL_8812F) +#define BIT_CLEAR_COUNT_INT_SEL_8812F(x) ((x) & (~BITS_COUNT_INT_SEL_8812F)) +#define BIT_GET_COUNT_INT_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_COUNT_INT_SEL_8812F) & BIT_MASK_COUNT_INT_SEL_8812F) +#define BIT_SET_COUNT_INT_SEL_8812F(x, v) \ + (BIT_CLEAR_COUNT_INT_SEL_8812F(x) | BIT_COUNT_INT_SEL_8812F(v)) + +#define BIT_SHIFT_EXEC_TIME_TH_8812F 0 +#define BIT_MASK_EXEC_TIME_TH_8812F 0xffff +#define BIT_EXEC_TIME_TH_8812F(x) \ + (((x) & BIT_MASK_EXEC_TIME_TH_8812F) << BIT_SHIFT_EXEC_TIME_TH_8812F) +#define BITS_EXEC_TIME_TH_8812F \ + (BIT_MASK_EXEC_TIME_TH_8812F << BIT_SHIFT_EXEC_TIME_TH_8812F) +#define BIT_CLEAR_EXEC_TIME_TH_8812F(x) ((x) & (~BITS_EXEC_TIME_TH_8812F)) +#define BIT_GET_EXEC_TIME_TH_8812F(x) \ + (((x) >> BIT_SHIFT_EXEC_TIME_TH_8812F) & BIT_MASK_EXEC_TIME_TH_8812F) +#define BIT_SET_EXEC_TIME_TH_8812F(x, v) \ + (BIT_CLEAR_EXEC_TIME_TH_8812F(x) | BIT_EXEC_TIME_TH_8812F(v)) + +/* 2 REG_FT2IMR_8812F */ +#define BIT_FS_CLI3_RX_UAPSDMD1_EN_8812F BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_EN_8812F BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_EN_8812F BIT(29) +#define BIT_FS_CLI3_EOSP_INT_EN_8812F BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_EN_8812F BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_EN_8812F BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_EN_8812F BIT(25) +#define BIT_FS_CLI2_EOSP_INT_EN_8812F BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_EN_8812F BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_EN_8812F BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_EN_8812F BIT(21) +#define BIT_FS_CLI1_EOSP_INT_EN_8812F BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_EN_8812F BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_EN_8812F BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_EN_8812F BIT(17) +#define BIT_FS_CLI0_EOSP_INT_EN_8812F BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN_8812F BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN_8812F BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_EN_8812F BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_EN_8812F BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_EN_8812F BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_EN_8812F BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_EN_8812F BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_EN_8812F BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_EN_8812F BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_EN_8812F BIT(0) + +/* 2 REG_FT2ISR_8812F */ +#define BIT_FS_CLI3_RX_UAPSDMD1_INT_8812F BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_INT_8812F BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_INT_8812F BIT(29) +#define BIT_FS_CLI3_EOSP_INT_8812F BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_INT_8812F BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_INT_8812F BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_INT_8812F BIT(25) +#define BIT_FS_CLI2_EOSP_INT_8812F BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_INT_8812F BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_INT_8812F BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_INT_8812F BIT(21) +#define BIT_FS_CLI1_EOSP_INT_8812F BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_INT_8812F BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_INT_8812F BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_INT_8812F BIT(17) +#define BIT_FS_CLI0_EOSP_INT_8812F BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT_8812F BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT_8812F BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_8812F BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_8812F BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_8812F BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_8812F BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_8812F BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_8812F BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_8812F BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_MSG2_8812F */ + +#define BIT_SHIFT_FW_MSG2_8812F 0 +#define BIT_MASK_FW_MSG2_8812F 0xffffffffL +#define BIT_FW_MSG2_8812F(x) \ + (((x) & BIT_MASK_FW_MSG2_8812F) << BIT_SHIFT_FW_MSG2_8812F) +#define BITS_FW_MSG2_8812F (BIT_MASK_FW_MSG2_8812F << BIT_SHIFT_FW_MSG2_8812F) +#define BIT_CLEAR_FW_MSG2_8812F(x) ((x) & (~BITS_FW_MSG2_8812F)) +#define BIT_GET_FW_MSG2_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG2_8812F) & BIT_MASK_FW_MSG2_8812F) +#define BIT_SET_FW_MSG2_8812F(x, v) \ + (BIT_CLEAR_FW_MSG2_8812F(x) | BIT_FW_MSG2_8812F(v)) + +/* 2 REG_MSG3_8812F */ + +#define BIT_SHIFT_FW_MSG3_8812F 0 +#define BIT_MASK_FW_MSG3_8812F 0xffffffffL +#define BIT_FW_MSG3_8812F(x) \ + (((x) & BIT_MASK_FW_MSG3_8812F) << BIT_SHIFT_FW_MSG3_8812F) +#define BITS_FW_MSG3_8812F (BIT_MASK_FW_MSG3_8812F << BIT_SHIFT_FW_MSG3_8812F) +#define BIT_CLEAR_FW_MSG3_8812F(x) ((x) & (~BITS_FW_MSG3_8812F)) +#define BIT_GET_FW_MSG3_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG3_8812F) & BIT_MASK_FW_MSG3_8812F) +#define BIT_SET_FW_MSG3_8812F(x, v) \ + (BIT_CLEAR_FW_MSG3_8812F(x) | BIT_FW_MSG3_8812F(v)) + +/* 2 REG_MSG4_8812F */ + +#define BIT_SHIFT_FW_MSG4_8812F 0 +#define BIT_MASK_FW_MSG4_8812F 0xffffffffL +#define BIT_FW_MSG4_8812F(x) \ + (((x) & BIT_MASK_FW_MSG4_8812F) << BIT_SHIFT_FW_MSG4_8812F) +#define BITS_FW_MSG4_8812F (BIT_MASK_FW_MSG4_8812F << BIT_SHIFT_FW_MSG4_8812F) +#define BIT_CLEAR_FW_MSG4_8812F(x) ((x) & (~BITS_FW_MSG4_8812F)) +#define BIT_GET_FW_MSG4_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG4_8812F) & BIT_MASK_FW_MSG4_8812F) +#define BIT_SET_FW_MSG4_8812F(x, v) \ + (BIT_CLEAR_FW_MSG4_8812F(x) | BIT_FW_MSG4_8812F(v)) + +/* 2 REG_MSG5_8812F */ + +#define BIT_SHIFT_FW_MSG5_8812F 0 +#define BIT_MASK_FW_MSG5_8812F 0xffffffffL +#define BIT_FW_MSG5_8812F(x) \ + (((x) & BIT_MASK_FW_MSG5_8812F) << BIT_SHIFT_FW_MSG5_8812F) +#define BITS_FW_MSG5_8812F (BIT_MASK_FW_MSG5_8812F << BIT_SHIFT_FW_MSG5_8812F) +#define BIT_CLEAR_FW_MSG5_8812F(x) ((x) & (~BITS_FW_MSG5_8812F)) +#define BIT_GET_FW_MSG5_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG5_8812F) & BIT_MASK_FW_MSG5_8812F) +#define BIT_SET_FW_MSG5_8812F(x, v) \ + (BIT_CLEAR_FW_MSG5_8812F(x) | BIT_FW_MSG5_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_FIFOPAGE_CTRL_1_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8812F 16 +#define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8812F 0xff +#define BIT_TX_OQT_HE_FREE_SPACE_V1_8812F(x) \ + (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8812F) \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8812F) +#define BITS_TX_OQT_HE_FREE_SPACE_V1_8812F \ + (BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8812F \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8812F) +#define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8812F(x) \ + ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_V1_8812F)) +#define BIT_GET_TX_OQT_HE_FREE_SPACE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8812F) & \ + BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8812F) +#define BIT_SET_TX_OQT_HE_FREE_SPACE_V1_8812F(x, v) \ + (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8812F(x) | \ + BIT_TX_OQT_HE_FREE_SPACE_V1_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8812F 0 +#define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8812F 0xff +#define BIT_TX_OQT_NL_FREE_SPACE_V1_8812F(x) \ + (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8812F) \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8812F) +#define BITS_TX_OQT_NL_FREE_SPACE_V1_8812F \ + (BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8812F \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8812F) +#define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8812F(x) \ + ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_V1_8812F)) +#define BIT_GET_TX_OQT_NL_FREE_SPACE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8812F) & \ + BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8812F) +#define BIT_SET_TX_OQT_NL_FREE_SPACE_V1_8812F(x, v) \ + (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8812F(x) | \ + BIT_TX_OQT_NL_FREE_SPACE_V1_8812F(v)) + +/* 2 REG_FIFOPAGE_CTRL_2_8812F */ +#define BIT_BCN_VALID_1_V1_8812F BIT(31) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_BCN_HEAD_1_V1_8812F 16 +#define BIT_MASK_BCN_HEAD_1_V1_8812F 0xfff +#define BIT_BCN_HEAD_1_V1_8812F(x) \ + (((x) & BIT_MASK_BCN_HEAD_1_V1_8812F) << BIT_SHIFT_BCN_HEAD_1_V1_8812F) +#define BITS_BCN_HEAD_1_V1_8812F \ + (BIT_MASK_BCN_HEAD_1_V1_8812F << BIT_SHIFT_BCN_HEAD_1_V1_8812F) +#define BIT_CLEAR_BCN_HEAD_1_V1_8812F(x) ((x) & (~BITS_BCN_HEAD_1_V1_8812F)) +#define BIT_GET_BCN_HEAD_1_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_1_V1_8812F) & BIT_MASK_BCN_HEAD_1_V1_8812F) +#define BIT_SET_BCN_HEAD_1_V1_8812F(x, v) \ + (BIT_CLEAR_BCN_HEAD_1_V1_8812F(x) | BIT_BCN_HEAD_1_V1_8812F(v)) + +#define BIT_BCN_VALID_V1_8812F BIT(15) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_BCN_HEAD_V1_8812F 0 +#define BIT_MASK_BCN_HEAD_V1_8812F 0xfff +#define BIT_BCN_HEAD_V1_8812F(x) \ + (((x) & BIT_MASK_BCN_HEAD_V1_8812F) << BIT_SHIFT_BCN_HEAD_V1_8812F) +#define BITS_BCN_HEAD_V1_8812F \ + (BIT_MASK_BCN_HEAD_V1_8812F << BIT_SHIFT_BCN_HEAD_V1_8812F) +#define BIT_CLEAR_BCN_HEAD_V1_8812F(x) ((x) & (~BITS_BCN_HEAD_V1_8812F)) +#define BIT_GET_BCN_HEAD_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_V1_8812F) & BIT_MASK_BCN_HEAD_V1_8812F) +#define BIT_SET_BCN_HEAD_V1_8812F(x, v) \ + (BIT_CLEAR_BCN_HEAD_V1_8812F(x) | BIT_BCN_HEAD_V1_8812F(v)) + +/* 2 REG_AUTO_LLT_V1_8812F */ + +#define BIT_SHIFT_MAX_TX_PKT_V1_8812F 24 +#define BIT_MASK_MAX_TX_PKT_V1_8812F 0xff +#define BIT_MAX_TX_PKT_V1_8812F(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_V1_8812F) << BIT_SHIFT_MAX_TX_PKT_V1_8812F) +#define BITS_MAX_TX_PKT_V1_8812F \ + (BIT_MASK_MAX_TX_PKT_V1_8812F << BIT_SHIFT_MAX_TX_PKT_V1_8812F) +#define BIT_CLEAR_MAX_TX_PKT_V1_8812F(x) ((x) & (~BITS_MAX_TX_PKT_V1_8812F)) +#define BIT_GET_MAX_TX_PKT_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_V1_8812F) & BIT_MASK_MAX_TX_PKT_V1_8812F) +#define BIT_SET_MAX_TX_PKT_V1_8812F(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_V1_8812F(x) | BIT_MAX_TX_PKT_V1_8812F(v)) + +#define BIT_TDE_ERROR_STOP_V1_8812F BIT(23) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_LLT_FREE_PAGE_V2_8812F 8 +#define BIT_MASK_LLT_FREE_PAGE_V2_8812F 0xfff +#define BIT_LLT_FREE_PAGE_V2_8812F(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE_V2_8812F) \ + << BIT_SHIFT_LLT_FREE_PAGE_V2_8812F) +#define BITS_LLT_FREE_PAGE_V2_8812F \ + (BIT_MASK_LLT_FREE_PAGE_V2_8812F << BIT_SHIFT_LLT_FREE_PAGE_V2_8812F) +#define BIT_CLEAR_LLT_FREE_PAGE_V2_8812F(x) \ + ((x) & (~BITS_LLT_FREE_PAGE_V2_8812F)) +#define BIT_GET_LLT_FREE_PAGE_V2_8812F(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V2_8812F) & \ + BIT_MASK_LLT_FREE_PAGE_V2_8812F) +#define BIT_SET_LLT_FREE_PAGE_V2_8812F(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE_V2_8812F(x) | BIT_LLT_FREE_PAGE_V2_8812F(v)) + +#define BIT_SHIFT_BLK_DESC_NUM_8812F 4 +#define BIT_MASK_BLK_DESC_NUM_8812F 0xf +#define BIT_BLK_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_BLK_DESC_NUM_8812F) << BIT_SHIFT_BLK_DESC_NUM_8812F) +#define BITS_BLK_DESC_NUM_8812F \ + (BIT_MASK_BLK_DESC_NUM_8812F << BIT_SHIFT_BLK_DESC_NUM_8812F) +#define BIT_CLEAR_BLK_DESC_NUM_8812F(x) ((x) & (~BITS_BLK_DESC_NUM_8812F)) +#define BIT_GET_BLK_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_BLK_DESC_NUM_8812F) & BIT_MASK_BLK_DESC_NUM_8812F) +#define BIT_SET_BLK_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_BLK_DESC_NUM_8812F(x) | BIT_BLK_DESC_NUM_8812F(v)) + +#define BIT_R_BCN_HEAD_SEL_8812F BIT(3) +#define BIT_R_EN_BCN_SW_HEAD_SEL_8812F BIT(2) +#define BIT_LLT_DBG_SEL_8812F BIT(1) +#define BIT_AUTO_INIT_LLT_V1_8812F BIT(0) + +/* 2 REG_TXDMA_OFFSET_CHK_8812F */ +#define BIT_EM_CHKSUM_FIN_8812F BIT(31) +#define BIT_EMN_PCIE_DMA_MOD_8812F BIT(30) +#define BIT_EN_TXQUE_CLR_8812F BIT(29) +#define BIT_EN_PCIE_FIFO_MODE_8812F BIT(28) + +#define BIT_SHIFT_PG_UNDER_TH_V1_8812F 16 +#define BIT_MASK_PG_UNDER_TH_V1_8812F 0xfff +#define BIT_PG_UNDER_TH_V1_8812F(x) \ + (((x) & BIT_MASK_PG_UNDER_TH_V1_8812F) \ + << BIT_SHIFT_PG_UNDER_TH_V1_8812F) +#define BITS_PG_UNDER_TH_V1_8812F \ + (BIT_MASK_PG_UNDER_TH_V1_8812F << BIT_SHIFT_PG_UNDER_TH_V1_8812F) +#define BIT_CLEAR_PG_UNDER_TH_V1_8812F(x) ((x) & (~BITS_PG_UNDER_TH_V1_8812F)) +#define BIT_GET_PG_UNDER_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH_V1_8812F) & \ + BIT_MASK_PG_UNDER_TH_V1_8812F) +#define BIT_SET_PG_UNDER_TH_V1_8812F(x, v) \ + (BIT_CLEAR_PG_UNDER_TH_V1_8812F(x) | BIT_PG_UNDER_TH_V1_8812F(v)) + +#define BIT_R_EN_RESET_RESTORE_H2C_8812F BIT(15) +#define BIT_SDIO_TDE_FINISH_8812F BIT(14) +#define BIT_SDIO_TXDESC_CHKSUM_EN_8812F BIT(13) +#define BIT_RST_RDPTR_8812F BIT(12) +#define BIT_RST_WRPTR_8812F BIT(11) +#define BIT_CHK_PG_TH_EN_8812F BIT(10) +#define BIT_DROP_DATA_EN_8812F BIT(9) +#define BIT_CHECK_OFFSET_EN_8812F BIT(8) + +#define BIT_SHIFT_CHECK_OFFSET_8812F 0 +#define BIT_MASK_CHECK_OFFSET_8812F 0xff +#define BIT_CHECK_OFFSET_8812F(x) \ + (((x) & BIT_MASK_CHECK_OFFSET_8812F) << BIT_SHIFT_CHECK_OFFSET_8812F) +#define BITS_CHECK_OFFSET_8812F \ + (BIT_MASK_CHECK_OFFSET_8812F << BIT_SHIFT_CHECK_OFFSET_8812F) +#define BIT_CLEAR_CHECK_OFFSET_8812F(x) ((x) & (~BITS_CHECK_OFFSET_8812F)) +#define BIT_GET_CHECK_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_CHECK_OFFSET_8812F) & BIT_MASK_CHECK_OFFSET_8812F) +#define BIT_SET_CHECK_OFFSET_8812F(x, v) \ + (BIT_CLEAR_CHECK_OFFSET_8812F(x) | BIT_CHECK_OFFSET_8812F(v)) + +/* 2 REG_TXDMA_STATUS_8812F */ +#define BIT_TXPKTBUF_REQ_ERR_8812F BIT(18) +#define BIT_HI_OQT_UDN_8812F BIT(17) +#define BIT_HI_OQT_OVF_8812F BIT(16) +#define BIT_PAYLOAD_CHKSUM_ERR_8812F BIT(15) +#define BIT_PAYLOAD_UDN_8812F BIT(14) +#define BIT_PAYLOAD_OVF_8812F BIT(13) +#define BIT_DSC_CHKSUM_FAIL_8812F BIT(12) +#define BIT_UNKNOWN_QSEL_8812F BIT(11) +#define BIT_EP_QSEL_DIFF_8812F BIT(10) +#define BIT_TX_OFFS_UNMATCH_8812F BIT(9) +#define BIT_TXOQT_UDN_8812F BIT(8) +#define BIT_TXOQT_OVF_8812F BIT(7) +#define BIT_TXDMA_SFF_UDN_8812F BIT(6) +#define BIT_TXDMA_SFF_OVF_8812F BIT(5) +#define BIT_LLT_NULL_PG_8812F BIT(4) +#define BIT_PAGE_UDN_8812F BIT(3) +#define BIT_PAGE_OVF_8812F BIT(2) +#define BIT_TXFF_PG_UDN_8812F BIT(1) +#define BIT_TXFF_PG_OVF_8812F BIT(0) + +/* 2 REG_TX_DMA_DBG_8812F */ + +/* 2 REG_TQPNT1_8812F */ +#define BIT_HPQ_INT_EN_8812F BIT(31) + +#define BIT_SHIFT_HPQ_HIGH_TH_V1_8812F 16 +#define BIT_MASK_HPQ_HIGH_TH_V1_8812F 0xfff +#define BIT_HPQ_HIGH_TH_V1_8812F(x) \ + (((x) & BIT_MASK_HPQ_HIGH_TH_V1_8812F) \ + << BIT_SHIFT_HPQ_HIGH_TH_V1_8812F) +#define BITS_HPQ_HIGH_TH_V1_8812F \ + (BIT_MASK_HPQ_HIGH_TH_V1_8812F << BIT_SHIFT_HPQ_HIGH_TH_V1_8812F) +#define BIT_CLEAR_HPQ_HIGH_TH_V1_8812F(x) ((x) & (~BITS_HPQ_HIGH_TH_V1_8812F)) +#define BIT_GET_HPQ_HIGH_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1_8812F) & \ + BIT_MASK_HPQ_HIGH_TH_V1_8812F) +#define BIT_SET_HPQ_HIGH_TH_V1_8812F(x, v) \ + (BIT_CLEAR_HPQ_HIGH_TH_V1_8812F(x) | BIT_HPQ_HIGH_TH_V1_8812F(v)) + +#define BIT_SHIFT_HPQ_LOW_TH_V1_8812F 0 +#define BIT_MASK_HPQ_LOW_TH_V1_8812F 0xfff +#define BIT_HPQ_LOW_TH_V1_8812F(x) \ + (((x) & BIT_MASK_HPQ_LOW_TH_V1_8812F) << BIT_SHIFT_HPQ_LOW_TH_V1_8812F) +#define BITS_HPQ_LOW_TH_V1_8812F \ + (BIT_MASK_HPQ_LOW_TH_V1_8812F << BIT_SHIFT_HPQ_LOW_TH_V1_8812F) +#define BIT_CLEAR_HPQ_LOW_TH_V1_8812F(x) ((x) & (~BITS_HPQ_LOW_TH_V1_8812F)) +#define BIT_GET_HPQ_LOW_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1_8812F) & BIT_MASK_HPQ_LOW_TH_V1_8812F) +#define BIT_SET_HPQ_LOW_TH_V1_8812F(x, v) \ + (BIT_CLEAR_HPQ_LOW_TH_V1_8812F(x) | BIT_HPQ_LOW_TH_V1_8812F(v)) + +/* 2 REG_TQPNT2_8812F */ +#define BIT_NPQ_INT_EN_8812F BIT(31) + +#define BIT_SHIFT_NPQ_HIGH_TH_V1_8812F 16 +#define BIT_MASK_NPQ_HIGH_TH_V1_8812F 0xfff +#define BIT_NPQ_HIGH_TH_V1_8812F(x) \ + (((x) & BIT_MASK_NPQ_HIGH_TH_V1_8812F) \ + << BIT_SHIFT_NPQ_HIGH_TH_V1_8812F) +#define BITS_NPQ_HIGH_TH_V1_8812F \ + (BIT_MASK_NPQ_HIGH_TH_V1_8812F << BIT_SHIFT_NPQ_HIGH_TH_V1_8812F) +#define BIT_CLEAR_NPQ_HIGH_TH_V1_8812F(x) ((x) & (~BITS_NPQ_HIGH_TH_V1_8812F)) +#define BIT_GET_NPQ_HIGH_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1_8812F) & \ + BIT_MASK_NPQ_HIGH_TH_V1_8812F) +#define BIT_SET_NPQ_HIGH_TH_V1_8812F(x, v) \ + (BIT_CLEAR_NPQ_HIGH_TH_V1_8812F(x) | BIT_NPQ_HIGH_TH_V1_8812F(v)) + +#define BIT_SHIFT_NPQ_LOW_TH_V1_8812F 0 +#define BIT_MASK_NPQ_LOW_TH_V1_8812F 0xfff +#define BIT_NPQ_LOW_TH_V1_8812F(x) \ + (((x) & BIT_MASK_NPQ_LOW_TH_V1_8812F) << BIT_SHIFT_NPQ_LOW_TH_V1_8812F) +#define BITS_NPQ_LOW_TH_V1_8812F \ + (BIT_MASK_NPQ_LOW_TH_V1_8812F << BIT_SHIFT_NPQ_LOW_TH_V1_8812F) +#define BIT_CLEAR_NPQ_LOW_TH_V1_8812F(x) ((x) & (~BITS_NPQ_LOW_TH_V1_8812F)) +#define BIT_GET_NPQ_LOW_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1_8812F) & BIT_MASK_NPQ_LOW_TH_V1_8812F) +#define BIT_SET_NPQ_LOW_TH_V1_8812F(x, v) \ + (BIT_CLEAR_NPQ_LOW_TH_V1_8812F(x) | BIT_NPQ_LOW_TH_V1_8812F(v)) + +/* 2 REG_TQPNT3_8812F */ +#define BIT_LPQ_INT_EN_8812F BIT(31) + +#define BIT_SHIFT_LPQ_HIGH_TH_V1_8812F 16 +#define BIT_MASK_LPQ_HIGH_TH_V1_8812F 0xfff +#define BIT_LPQ_HIGH_TH_V1_8812F(x) \ + (((x) & BIT_MASK_LPQ_HIGH_TH_V1_8812F) \ + << BIT_SHIFT_LPQ_HIGH_TH_V1_8812F) +#define BITS_LPQ_HIGH_TH_V1_8812F \ + (BIT_MASK_LPQ_HIGH_TH_V1_8812F << BIT_SHIFT_LPQ_HIGH_TH_V1_8812F) +#define BIT_CLEAR_LPQ_HIGH_TH_V1_8812F(x) ((x) & (~BITS_LPQ_HIGH_TH_V1_8812F)) +#define BIT_GET_LPQ_HIGH_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1_8812F) & \ + BIT_MASK_LPQ_HIGH_TH_V1_8812F) +#define BIT_SET_LPQ_HIGH_TH_V1_8812F(x, v) \ + (BIT_CLEAR_LPQ_HIGH_TH_V1_8812F(x) | BIT_LPQ_HIGH_TH_V1_8812F(v)) + +#define BIT_SHIFT_LPQ_LOW_TH_V1_8812F 0 +#define BIT_MASK_LPQ_LOW_TH_V1_8812F 0xfff +#define BIT_LPQ_LOW_TH_V1_8812F(x) \ + (((x) & BIT_MASK_LPQ_LOW_TH_V1_8812F) << BIT_SHIFT_LPQ_LOW_TH_V1_8812F) +#define BITS_LPQ_LOW_TH_V1_8812F \ + (BIT_MASK_LPQ_LOW_TH_V1_8812F << BIT_SHIFT_LPQ_LOW_TH_V1_8812F) +#define BIT_CLEAR_LPQ_LOW_TH_V1_8812F(x) ((x) & (~BITS_LPQ_LOW_TH_V1_8812F)) +#define BIT_GET_LPQ_LOW_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1_8812F) & BIT_MASK_LPQ_LOW_TH_V1_8812F) +#define BIT_SET_LPQ_LOW_TH_V1_8812F(x, v) \ + (BIT_CLEAR_LPQ_LOW_TH_V1_8812F(x) | BIT_LPQ_LOW_TH_V1_8812F(v)) + +/* 2 REG_TQPNT4_8812F */ +#define BIT_EXQ_INT_EN_8812F BIT(31) + +#define BIT_SHIFT_EXQ_HIGH_TH_V1_8812F 16 +#define BIT_MASK_EXQ_HIGH_TH_V1_8812F 0xfff +#define BIT_EXQ_HIGH_TH_V1_8812F(x) \ + (((x) & BIT_MASK_EXQ_HIGH_TH_V1_8812F) \ + << BIT_SHIFT_EXQ_HIGH_TH_V1_8812F) +#define BITS_EXQ_HIGH_TH_V1_8812F \ + (BIT_MASK_EXQ_HIGH_TH_V1_8812F << BIT_SHIFT_EXQ_HIGH_TH_V1_8812F) +#define BIT_CLEAR_EXQ_HIGH_TH_V1_8812F(x) ((x) & (~BITS_EXQ_HIGH_TH_V1_8812F)) +#define BIT_GET_EXQ_HIGH_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1_8812F) & \ + BIT_MASK_EXQ_HIGH_TH_V1_8812F) +#define BIT_SET_EXQ_HIGH_TH_V1_8812F(x, v) \ + (BIT_CLEAR_EXQ_HIGH_TH_V1_8812F(x) | BIT_EXQ_HIGH_TH_V1_8812F(v)) + +#define BIT_SHIFT_EXQ_LOW_TH_V1_8812F 0 +#define BIT_MASK_EXQ_LOW_TH_V1_8812F 0xfff +#define BIT_EXQ_LOW_TH_V1_8812F(x) \ + (((x) & BIT_MASK_EXQ_LOW_TH_V1_8812F) << BIT_SHIFT_EXQ_LOW_TH_V1_8812F) +#define BITS_EXQ_LOW_TH_V1_8812F \ + (BIT_MASK_EXQ_LOW_TH_V1_8812F << BIT_SHIFT_EXQ_LOW_TH_V1_8812F) +#define BIT_CLEAR_EXQ_LOW_TH_V1_8812F(x) ((x) & (~BITS_EXQ_LOW_TH_V1_8812F)) +#define BIT_GET_EXQ_LOW_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1_8812F) & BIT_MASK_EXQ_LOW_TH_V1_8812F) +#define BIT_SET_EXQ_LOW_TH_V1_8812F(x, v) \ + (BIT_CLEAR_EXQ_LOW_TH_V1_8812F(x) | BIT_EXQ_LOW_TH_V1_8812F(v)) + +/* 2 REG_RQPN_CTRL_1_8812F */ + +#define BIT_SHIFT_TXPKTNUM_H_V2_8812F 16 +#define BIT_MASK_TXPKTNUM_H_V2_8812F 0xfff +#define BIT_TXPKTNUM_H_V2_8812F(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_V2_8812F) << BIT_SHIFT_TXPKTNUM_H_V2_8812F) +#define BITS_TXPKTNUM_H_V2_8812F \ + (BIT_MASK_TXPKTNUM_H_V2_8812F << BIT_SHIFT_TXPKTNUM_H_V2_8812F) +#define BIT_CLEAR_TXPKTNUM_H_V2_8812F(x) ((x) & (~BITS_TXPKTNUM_H_V2_8812F)) +#define BIT_GET_TXPKTNUM_H_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_V2_8812F) & BIT_MASK_TXPKTNUM_H_V2_8812F) +#define BIT_SET_TXPKTNUM_H_V2_8812F(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_V2_8812F(x) | BIT_TXPKTNUM_H_V2_8812F(v)) + +#define BIT_SHIFT_TXPKTNUM_V3_8812F 0 +#define BIT_MASK_TXPKTNUM_V3_8812F 0xfff +#define BIT_TXPKTNUM_V3_8812F(x) \ + (((x) & BIT_MASK_TXPKTNUM_V3_8812F) << BIT_SHIFT_TXPKTNUM_V3_8812F) +#define BITS_TXPKTNUM_V3_8812F \ + (BIT_MASK_TXPKTNUM_V3_8812F << BIT_SHIFT_TXPKTNUM_V3_8812F) +#define BIT_CLEAR_TXPKTNUM_V3_8812F(x) ((x) & (~BITS_TXPKTNUM_V3_8812F)) +#define BIT_GET_TXPKTNUM_V3_8812F(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_V3_8812F) & BIT_MASK_TXPKTNUM_V3_8812F) +#define BIT_SET_TXPKTNUM_V3_8812F(x, v) \ + (BIT_CLEAR_TXPKTNUM_V3_8812F(x) | BIT_TXPKTNUM_V3_8812F(v)) + +/* 2 REG_RQPN_CTRL_2_8812F */ +#define BIT_LD_RQPN_8812F BIT(31) +#define BIT_EXQ_PUBLIC_DIS_V1_8812F BIT(19) +#define BIT_NPQ_PUBLIC_DIS_V1_8812F BIT(18) +#define BIT_LPQ_PUBLIC_DIS_V1_8812F BIT(17) +#define BIT_HPQ_PUBLIC_DIS_V1_8812F BIT(16) +#define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN_8812F BIT(15) + +#define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8812F 0 +#define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8812F 0xfff +#define BIT_SDIO_TXAGG_ALIGN_SIZE_8812F(x) \ + (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8812F) \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8812F) +#define BITS_SDIO_TXAGG_ALIGN_SIZE_8812F \ + (BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8812F \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8812F) +#define BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8812F(x) \ + ((x) & (~BITS_SDIO_TXAGG_ALIGN_SIZE_8812F)) +#define BIT_GET_SDIO_TXAGG_ALIGN_SIZE_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8812F) & \ + BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8812F) +#define BIT_SET_SDIO_TXAGG_ALIGN_SIZE_8812F(x, v) \ + (BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8812F(x) | \ + BIT_SDIO_TXAGG_ALIGN_SIZE_8812F(v)) + +/* 2 REG_FIFOPAGE_INFO_1_8812F */ + +#define BIT_SHIFT_HPQ_AVAL_PG_V1_8812F 16 +#define BIT_MASK_HPQ_AVAL_PG_V1_8812F 0xfff +#define BIT_HPQ_AVAL_PG_V1_8812F(x) \ + (((x) & BIT_MASK_HPQ_AVAL_PG_V1_8812F) \ + << BIT_SHIFT_HPQ_AVAL_PG_V1_8812F) +#define BITS_HPQ_AVAL_PG_V1_8812F \ + (BIT_MASK_HPQ_AVAL_PG_V1_8812F << BIT_SHIFT_HPQ_AVAL_PG_V1_8812F) +#define BIT_CLEAR_HPQ_AVAL_PG_V1_8812F(x) ((x) & (~BITS_HPQ_AVAL_PG_V1_8812F)) +#define BIT_GET_HPQ_AVAL_PG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1_8812F) & \ + BIT_MASK_HPQ_AVAL_PG_V1_8812F) +#define BIT_SET_HPQ_AVAL_PG_V1_8812F(x, v) \ + (BIT_CLEAR_HPQ_AVAL_PG_V1_8812F(x) | BIT_HPQ_AVAL_PG_V1_8812F(v)) + +#define BIT_SHIFT_HPQ_V1_8812F 0 +#define BIT_MASK_HPQ_V1_8812F 0xfff +#define BIT_HPQ_V1_8812F(x) \ + (((x) & BIT_MASK_HPQ_V1_8812F) << BIT_SHIFT_HPQ_V1_8812F) +#define BITS_HPQ_V1_8812F (BIT_MASK_HPQ_V1_8812F << BIT_SHIFT_HPQ_V1_8812F) +#define BIT_CLEAR_HPQ_V1_8812F(x) ((x) & (~BITS_HPQ_V1_8812F)) +#define BIT_GET_HPQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HPQ_V1_8812F) & BIT_MASK_HPQ_V1_8812F) +#define BIT_SET_HPQ_V1_8812F(x, v) \ + (BIT_CLEAR_HPQ_V1_8812F(x) | BIT_HPQ_V1_8812F(v)) + +/* 2 REG_FIFOPAGE_INFO_2_8812F */ + +#define BIT_SHIFT_LPQ_AVAL_PG_V1_8812F 16 +#define BIT_MASK_LPQ_AVAL_PG_V1_8812F 0xfff +#define BIT_LPQ_AVAL_PG_V1_8812F(x) \ + (((x) & BIT_MASK_LPQ_AVAL_PG_V1_8812F) \ + << BIT_SHIFT_LPQ_AVAL_PG_V1_8812F) +#define BITS_LPQ_AVAL_PG_V1_8812F \ + (BIT_MASK_LPQ_AVAL_PG_V1_8812F << BIT_SHIFT_LPQ_AVAL_PG_V1_8812F) +#define BIT_CLEAR_LPQ_AVAL_PG_V1_8812F(x) ((x) & (~BITS_LPQ_AVAL_PG_V1_8812F)) +#define BIT_GET_LPQ_AVAL_PG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1_8812F) & \ + BIT_MASK_LPQ_AVAL_PG_V1_8812F) +#define BIT_SET_LPQ_AVAL_PG_V1_8812F(x, v) \ + (BIT_CLEAR_LPQ_AVAL_PG_V1_8812F(x) | BIT_LPQ_AVAL_PG_V1_8812F(v)) + +#define BIT_SHIFT_LPQ_V1_8812F 0 +#define BIT_MASK_LPQ_V1_8812F 0xfff +#define BIT_LPQ_V1_8812F(x) \ + (((x) & BIT_MASK_LPQ_V1_8812F) << BIT_SHIFT_LPQ_V1_8812F) +#define BITS_LPQ_V1_8812F (BIT_MASK_LPQ_V1_8812F << BIT_SHIFT_LPQ_V1_8812F) +#define BIT_CLEAR_LPQ_V1_8812F(x) ((x) & (~BITS_LPQ_V1_8812F)) +#define BIT_GET_LPQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LPQ_V1_8812F) & BIT_MASK_LPQ_V1_8812F) +#define BIT_SET_LPQ_V1_8812F(x, v) \ + (BIT_CLEAR_LPQ_V1_8812F(x) | BIT_LPQ_V1_8812F(v)) + +/* 2 REG_FIFOPAGE_INFO_3_8812F */ + +#define BIT_SHIFT_NPQ_AVAL_PG_V1_8812F 16 +#define BIT_MASK_NPQ_AVAL_PG_V1_8812F 0xfff +#define BIT_NPQ_AVAL_PG_V1_8812F(x) \ + (((x) & BIT_MASK_NPQ_AVAL_PG_V1_8812F) \ + << BIT_SHIFT_NPQ_AVAL_PG_V1_8812F) +#define BITS_NPQ_AVAL_PG_V1_8812F \ + (BIT_MASK_NPQ_AVAL_PG_V1_8812F << BIT_SHIFT_NPQ_AVAL_PG_V1_8812F) +#define BIT_CLEAR_NPQ_AVAL_PG_V1_8812F(x) ((x) & (~BITS_NPQ_AVAL_PG_V1_8812F)) +#define BIT_GET_NPQ_AVAL_PG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1_8812F) & \ + BIT_MASK_NPQ_AVAL_PG_V1_8812F) +#define BIT_SET_NPQ_AVAL_PG_V1_8812F(x, v) \ + (BIT_CLEAR_NPQ_AVAL_PG_V1_8812F(x) | BIT_NPQ_AVAL_PG_V1_8812F(v)) + +#define BIT_SHIFT_NPQ_V1_8812F 0 +#define BIT_MASK_NPQ_V1_8812F 0xfff +#define BIT_NPQ_V1_8812F(x) \ + (((x) & BIT_MASK_NPQ_V1_8812F) << BIT_SHIFT_NPQ_V1_8812F) +#define BITS_NPQ_V1_8812F (BIT_MASK_NPQ_V1_8812F << BIT_SHIFT_NPQ_V1_8812F) +#define BIT_CLEAR_NPQ_V1_8812F(x) ((x) & (~BITS_NPQ_V1_8812F)) +#define BIT_GET_NPQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NPQ_V1_8812F) & BIT_MASK_NPQ_V1_8812F) +#define BIT_SET_NPQ_V1_8812F(x, v) \ + (BIT_CLEAR_NPQ_V1_8812F(x) | BIT_NPQ_V1_8812F(v)) + +/* 2 REG_FIFOPAGE_INFO_4_8812F */ + +#define BIT_SHIFT_EXQ_AVAL_PG_V1_8812F 16 +#define BIT_MASK_EXQ_AVAL_PG_V1_8812F 0xfff +#define BIT_EXQ_AVAL_PG_V1_8812F(x) \ + (((x) & BIT_MASK_EXQ_AVAL_PG_V1_8812F) \ + << BIT_SHIFT_EXQ_AVAL_PG_V1_8812F) +#define BITS_EXQ_AVAL_PG_V1_8812F \ + (BIT_MASK_EXQ_AVAL_PG_V1_8812F << BIT_SHIFT_EXQ_AVAL_PG_V1_8812F) +#define BIT_CLEAR_EXQ_AVAL_PG_V1_8812F(x) ((x) & (~BITS_EXQ_AVAL_PG_V1_8812F)) +#define BIT_GET_EXQ_AVAL_PG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1_8812F) & \ + BIT_MASK_EXQ_AVAL_PG_V1_8812F) +#define BIT_SET_EXQ_AVAL_PG_V1_8812F(x, v) \ + (BIT_CLEAR_EXQ_AVAL_PG_V1_8812F(x) | BIT_EXQ_AVAL_PG_V1_8812F(v)) + +#define BIT_SHIFT_EXQ_V1_8812F 0 +#define BIT_MASK_EXQ_V1_8812F 0xfff +#define BIT_EXQ_V1_8812F(x) \ + (((x) & BIT_MASK_EXQ_V1_8812F) << BIT_SHIFT_EXQ_V1_8812F) +#define BITS_EXQ_V1_8812F (BIT_MASK_EXQ_V1_8812F << BIT_SHIFT_EXQ_V1_8812F) +#define BIT_CLEAR_EXQ_V1_8812F(x) ((x) & (~BITS_EXQ_V1_8812F)) +#define BIT_GET_EXQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_EXQ_V1_8812F) & BIT_MASK_EXQ_V1_8812F) +#define BIT_SET_EXQ_V1_8812F(x, v) \ + (BIT_CLEAR_EXQ_V1_8812F(x) | BIT_EXQ_V1_8812F(v)) + +/* 2 REG_FIFOPAGE_INFO_5_8812F */ + +#define BIT_SHIFT_PUBQ_AVAL_PG_V1_8812F 16 +#define BIT_MASK_PUBQ_AVAL_PG_V1_8812F 0xfff +#define BIT_PUBQ_AVAL_PG_V1_8812F(x) \ + (((x) & BIT_MASK_PUBQ_AVAL_PG_V1_8812F) \ + << BIT_SHIFT_PUBQ_AVAL_PG_V1_8812F) +#define BITS_PUBQ_AVAL_PG_V1_8812F \ + (BIT_MASK_PUBQ_AVAL_PG_V1_8812F << BIT_SHIFT_PUBQ_AVAL_PG_V1_8812F) +#define BIT_CLEAR_PUBQ_AVAL_PG_V1_8812F(x) ((x) & (~BITS_PUBQ_AVAL_PG_V1_8812F)) +#define BIT_GET_PUBQ_AVAL_PG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1_8812F) & \ + BIT_MASK_PUBQ_AVAL_PG_V1_8812F) +#define BIT_SET_PUBQ_AVAL_PG_V1_8812F(x, v) \ + (BIT_CLEAR_PUBQ_AVAL_PG_V1_8812F(x) | BIT_PUBQ_AVAL_PG_V1_8812F(v)) + +#define BIT_SHIFT_PUBQ_V1_8812F 0 +#define BIT_MASK_PUBQ_V1_8812F 0xfff +#define BIT_PUBQ_V1_8812F(x) \ + (((x) & BIT_MASK_PUBQ_V1_8812F) << BIT_SHIFT_PUBQ_V1_8812F) +#define BITS_PUBQ_V1_8812F (BIT_MASK_PUBQ_V1_8812F << BIT_SHIFT_PUBQ_V1_8812F) +#define BIT_CLEAR_PUBQ_V1_8812F(x) ((x) & (~BITS_PUBQ_V1_8812F)) +#define BIT_GET_PUBQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PUBQ_V1_8812F) & BIT_MASK_PUBQ_V1_8812F) +#define BIT_SET_PUBQ_V1_8812F(x, v) \ + (BIT_CLEAR_PUBQ_V1_8812F(x) | BIT_PUBQ_V1_8812F(v)) + +/* 2 REG_H2C_HEAD_8812F */ + +#define BIT_SHIFT_H2C_HEAD_8812F 0 +#define BIT_MASK_H2C_HEAD_8812F 0x3ffff +#define BIT_H2C_HEAD_8812F(x) \ + (((x) & BIT_MASK_H2C_HEAD_8812F) << BIT_SHIFT_H2C_HEAD_8812F) +#define BITS_H2C_HEAD_8812F \ + (BIT_MASK_H2C_HEAD_8812F << BIT_SHIFT_H2C_HEAD_8812F) +#define BIT_CLEAR_H2C_HEAD_8812F(x) ((x) & (~BITS_H2C_HEAD_8812F)) +#define BIT_GET_H2C_HEAD_8812F(x) \ + (((x) >> BIT_SHIFT_H2C_HEAD_8812F) & BIT_MASK_H2C_HEAD_8812F) +#define BIT_SET_H2C_HEAD_8812F(x, v) \ + (BIT_CLEAR_H2C_HEAD_8812F(x) | BIT_H2C_HEAD_8812F(v)) + +/* 2 REG_H2C_TAIL_8812F */ + +#define BIT_SHIFT_H2C_TAIL_8812F 0 +#define BIT_MASK_H2C_TAIL_8812F 0x3ffff +#define BIT_H2C_TAIL_8812F(x) \ + (((x) & BIT_MASK_H2C_TAIL_8812F) << BIT_SHIFT_H2C_TAIL_8812F) +#define BITS_H2C_TAIL_8812F \ + (BIT_MASK_H2C_TAIL_8812F << BIT_SHIFT_H2C_TAIL_8812F) +#define BIT_CLEAR_H2C_TAIL_8812F(x) ((x) & (~BITS_H2C_TAIL_8812F)) +#define BIT_GET_H2C_TAIL_8812F(x) \ + (((x) >> BIT_SHIFT_H2C_TAIL_8812F) & BIT_MASK_H2C_TAIL_8812F) +#define BIT_SET_H2C_TAIL_8812F(x, v) \ + (BIT_CLEAR_H2C_TAIL_8812F(x) | BIT_H2C_TAIL_8812F(v)) + +/* 2 REG_H2C_READ_ADDR_8812F */ + +#define BIT_SHIFT_H2C_READ_ADDR_8812F 0 +#define BIT_MASK_H2C_READ_ADDR_8812F 0x3ffff +#define BIT_H2C_READ_ADDR_8812F(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR_8812F) << BIT_SHIFT_H2C_READ_ADDR_8812F) +#define BITS_H2C_READ_ADDR_8812F \ + (BIT_MASK_H2C_READ_ADDR_8812F << BIT_SHIFT_H2C_READ_ADDR_8812F) +#define BIT_CLEAR_H2C_READ_ADDR_8812F(x) ((x) & (~BITS_H2C_READ_ADDR_8812F)) +#define BIT_GET_H2C_READ_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR_8812F) & BIT_MASK_H2C_READ_ADDR_8812F) +#define BIT_SET_H2C_READ_ADDR_8812F(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR_8812F(x) | BIT_H2C_READ_ADDR_8812F(v)) + +/* 2 REG_H2C_WR_ADDR_8812F */ + +#define BIT_SHIFT_H2C_WR_ADDR_8812F 0 +#define BIT_MASK_H2C_WR_ADDR_8812F 0x3ffff +#define BIT_H2C_WR_ADDR_8812F(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR_8812F) << BIT_SHIFT_H2C_WR_ADDR_8812F) +#define BITS_H2C_WR_ADDR_8812F \ + (BIT_MASK_H2C_WR_ADDR_8812F << BIT_SHIFT_H2C_WR_ADDR_8812F) +#define BIT_CLEAR_H2C_WR_ADDR_8812F(x) ((x) & (~BITS_H2C_WR_ADDR_8812F)) +#define BIT_GET_H2C_WR_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR_8812F) & BIT_MASK_H2C_WR_ADDR_8812F) +#define BIT_SET_H2C_WR_ADDR_8812F(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR_8812F(x) | BIT_H2C_WR_ADDR_8812F(v)) + +/* 2 REG_H2C_INFO_8812F */ +#define BIT_H2C_SPACE_VLD_8812F BIT(3) +#define BIT_H2C_WR_ADDR_RST_8812F BIT(2) + +#define BIT_SHIFT_H2C_LEN_SEL_8812F 0 +#define BIT_MASK_H2C_LEN_SEL_8812F 0x3 +#define BIT_H2C_LEN_SEL_8812F(x) \ + (((x) & BIT_MASK_H2C_LEN_SEL_8812F) << BIT_SHIFT_H2C_LEN_SEL_8812F) +#define BITS_H2C_LEN_SEL_8812F \ + (BIT_MASK_H2C_LEN_SEL_8812F << BIT_SHIFT_H2C_LEN_SEL_8812F) +#define BIT_CLEAR_H2C_LEN_SEL_8812F(x) ((x) & (~BITS_H2C_LEN_SEL_8812F)) +#define BIT_GET_H2C_LEN_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_H2C_LEN_SEL_8812F) & BIT_MASK_H2C_LEN_SEL_8812F) +#define BIT_SET_H2C_LEN_SEL_8812F(x, v) \ + (BIT_CLEAR_H2C_LEN_SEL_8812F(x) | BIT_H2C_LEN_SEL_8812F(v)) + +/* 2 REG_PGSUB_CNT_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_RST_PGSUB_CNT_8812F BIT(1) +#define BIT_PGSUB_CNT_EN_8812F BIT(0) + +/* 2 REG_PGSUB_H_8812F */ + +#define BIT_SHIFT_HPQ_PGSUB_CNT_8812F 0 +#define BIT_MASK_HPQ_PGSUB_CNT_8812F 0xffffffffL +#define BIT_HPQ_PGSUB_CNT_8812F(x) \ + (((x) & BIT_MASK_HPQ_PGSUB_CNT_8812F) << BIT_SHIFT_HPQ_PGSUB_CNT_8812F) +#define BITS_HPQ_PGSUB_CNT_8812F \ + (BIT_MASK_HPQ_PGSUB_CNT_8812F << BIT_SHIFT_HPQ_PGSUB_CNT_8812F) +#define BIT_CLEAR_HPQ_PGSUB_CNT_8812F(x) ((x) & (~BITS_HPQ_PGSUB_CNT_8812F)) +#define BIT_GET_HPQ_PGSUB_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_HPQ_PGSUB_CNT_8812F) & BIT_MASK_HPQ_PGSUB_CNT_8812F) +#define BIT_SET_HPQ_PGSUB_CNT_8812F(x, v) \ + (BIT_CLEAR_HPQ_PGSUB_CNT_8812F(x) | BIT_HPQ_PGSUB_CNT_8812F(v)) + +/* 2 REG_PGSUB_N_8812F */ + +#define BIT_SHIFT_NPQ_PGSUB_CNT_8812F 0 +#define BIT_MASK_NPQ_PGSUB_CNT_8812F 0xffffffffL +#define BIT_NPQ_PGSUB_CNT_8812F(x) \ + (((x) & BIT_MASK_NPQ_PGSUB_CNT_8812F) << BIT_SHIFT_NPQ_PGSUB_CNT_8812F) +#define BITS_NPQ_PGSUB_CNT_8812F \ + (BIT_MASK_NPQ_PGSUB_CNT_8812F << BIT_SHIFT_NPQ_PGSUB_CNT_8812F) +#define BIT_CLEAR_NPQ_PGSUB_CNT_8812F(x) ((x) & (~BITS_NPQ_PGSUB_CNT_8812F)) +#define BIT_GET_NPQ_PGSUB_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_NPQ_PGSUB_CNT_8812F) & BIT_MASK_NPQ_PGSUB_CNT_8812F) +#define BIT_SET_NPQ_PGSUB_CNT_8812F(x, v) \ + (BIT_CLEAR_NPQ_PGSUB_CNT_8812F(x) | BIT_NPQ_PGSUB_CNT_8812F(v)) + +/* 2 REG_PGSUB_L_8812F */ + +#define BIT_SHIFT_LPQ_PGSUB_CNT_8812F 0 +#define BIT_MASK_LPQ_PGSUB_CNT_8812F 0xffffffffL +#define BIT_LPQ_PGSUB_CNT_8812F(x) \ + (((x) & BIT_MASK_LPQ_PGSUB_CNT_8812F) << BIT_SHIFT_LPQ_PGSUB_CNT_8812F) +#define BITS_LPQ_PGSUB_CNT_8812F \ + (BIT_MASK_LPQ_PGSUB_CNT_8812F << BIT_SHIFT_LPQ_PGSUB_CNT_8812F) +#define BIT_CLEAR_LPQ_PGSUB_CNT_8812F(x) ((x) & (~BITS_LPQ_PGSUB_CNT_8812F)) +#define BIT_GET_LPQ_PGSUB_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_LPQ_PGSUB_CNT_8812F) & BIT_MASK_LPQ_PGSUB_CNT_8812F) +#define BIT_SET_LPQ_PGSUB_CNT_8812F(x, v) \ + (BIT_CLEAR_LPQ_PGSUB_CNT_8812F(x) | BIT_LPQ_PGSUB_CNT_8812F(v)) + +/* 2 REG_PGSUB_E_8812F */ + +#define BIT_SHIFT_EPQ_PGSUB_CNT_8812F 0 +#define BIT_MASK_EPQ_PGSUB_CNT_8812F 0xffffffffL +#define BIT_EPQ_PGSUB_CNT_8812F(x) \ + (((x) & BIT_MASK_EPQ_PGSUB_CNT_8812F) << BIT_SHIFT_EPQ_PGSUB_CNT_8812F) +#define BITS_EPQ_PGSUB_CNT_8812F \ + (BIT_MASK_EPQ_PGSUB_CNT_8812F << BIT_SHIFT_EPQ_PGSUB_CNT_8812F) +#define BIT_CLEAR_EPQ_PGSUB_CNT_8812F(x) ((x) & (~BITS_EPQ_PGSUB_CNT_8812F)) +#define BIT_GET_EPQ_PGSUB_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_EPQ_PGSUB_CNT_8812F) & BIT_MASK_EPQ_PGSUB_CNT_8812F) +#define BIT_SET_EPQ_PGSUB_CNT_8812F(x, v) \ + (BIT_CLEAR_EPQ_PGSUB_CNT_8812F(x) | BIT_EPQ_PGSUB_CNT_8812F(v)) + +/* 2 REG_RXDMA_AGG_PG_TH_8812F */ +#define BIT_USB_RXDMA_AGG_EN_8812F BIT(31) +#define BIT_EN_FW_ADD_8812F BIT(30) +#define BIT_EN_PRE_CALC_8812F BIT(29) +#define BIT_RXAGG_SW_EN_8812F BIT(28) +#define BIT_RXAGG_SW_TRIG_8812F BIT(27) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_DMA_AGG_TO_V1_8812F 8 +#define BIT_MASK_DMA_AGG_TO_V1_8812F 0xff +#define BIT_DMA_AGG_TO_V1_8812F(x) \ + (((x) & BIT_MASK_DMA_AGG_TO_V1_8812F) << BIT_SHIFT_DMA_AGG_TO_V1_8812F) +#define BITS_DMA_AGG_TO_V1_8812F \ + (BIT_MASK_DMA_AGG_TO_V1_8812F << BIT_SHIFT_DMA_AGG_TO_V1_8812F) +#define BIT_CLEAR_DMA_AGG_TO_V1_8812F(x) ((x) & (~BITS_DMA_AGG_TO_V1_8812F)) +#define BIT_GET_DMA_AGG_TO_V1_8812F(x) \ + (((x) >> BIT_SHIFT_DMA_AGG_TO_V1_8812F) & BIT_MASK_DMA_AGG_TO_V1_8812F) +#define BIT_SET_DMA_AGG_TO_V1_8812F(x, v) \ + (BIT_CLEAR_DMA_AGG_TO_V1_8812F(x) | BIT_DMA_AGG_TO_V1_8812F(v)) + +#define BIT_SHIFT_RXDMA_AGG_PG_TH_8812F 0 +#define BIT_MASK_RXDMA_AGG_PG_TH_8812F 0xff +#define BIT_RXDMA_AGG_PG_TH_8812F(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8812F) \ + << BIT_SHIFT_RXDMA_AGG_PG_TH_8812F) +#define BITS_RXDMA_AGG_PG_TH_8812F \ + (BIT_MASK_RXDMA_AGG_PG_TH_8812F << BIT_SHIFT_RXDMA_AGG_PG_TH_8812F) +#define BIT_CLEAR_RXDMA_AGG_PG_TH_8812F(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8812F)) +#define BIT_GET_RXDMA_AGG_PG_TH_8812F(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8812F) & \ + BIT_MASK_RXDMA_AGG_PG_TH_8812F) +#define BIT_SET_RXDMA_AGG_PG_TH_8812F(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH_8812F(x) | BIT_RXDMA_AGG_PG_TH_8812F(v)) + +/* 2 REG_RXPKT_NUM_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8812F 20 +#define BIT_MASK_FW_UPD_RDPTR19_TO_16_8812F 0xf +#define BIT_FW_UPD_RDPTR19_TO_16_8812F(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16_8812F) \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8812F) +#define BITS_FW_UPD_RDPTR19_TO_16_8812F \ + (BIT_MASK_FW_UPD_RDPTR19_TO_16_8812F \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8812F) +#define BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8812F(x) \ + ((x) & (~BITS_FW_UPD_RDPTR19_TO_16_8812F)) +#define BIT_GET_FW_UPD_RDPTR19_TO_16_8812F(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8812F) & \ + BIT_MASK_FW_UPD_RDPTR19_TO_16_8812F) +#define BIT_SET_FW_UPD_RDPTR19_TO_16_8812F(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8812F(x) | \ + BIT_FW_UPD_RDPTR19_TO_16_8812F(v)) + +#define BIT_RXDMA_REQ_8812F BIT(19) +#define BIT_RW_RELEASE_EN_8812F BIT(18) +#define BIT_RXDMA_IDLE_8812F BIT(17) +#define BIT_RXPKT_RELEASE_POLL_8812F BIT(16) + +#define BIT_SHIFT_FW_UPD_RDPTR_8812F 0 +#define BIT_MASK_FW_UPD_RDPTR_8812F 0xffff +#define BIT_FW_UPD_RDPTR_8812F(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR_8812F) << BIT_SHIFT_FW_UPD_RDPTR_8812F) +#define BITS_FW_UPD_RDPTR_8812F \ + (BIT_MASK_FW_UPD_RDPTR_8812F << BIT_SHIFT_FW_UPD_RDPTR_8812F) +#define BIT_CLEAR_FW_UPD_RDPTR_8812F(x) ((x) & (~BITS_FW_UPD_RDPTR_8812F)) +#define BIT_GET_FW_UPD_RDPTR_8812F(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR_8812F) & BIT_MASK_FW_UPD_RDPTR_8812F) +#define BIT_SET_FW_UPD_RDPTR_8812F(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR_8812F(x) | BIT_FW_UPD_RDPTR_8812F(v)) + +/* 2 REG_RXDMA_STATUS_8812F */ +#define BIT_C2H_PKT_OVF_8812F BIT(7) +#define BIT_AGG_CONFGI_ISSUE_8812F BIT(6) +#define BIT_FW_POLL_ISSUE_8812F BIT(5) +#define BIT_RX_DATA_UDN_8812F BIT(4) +#define BIT_RX_SFF_UDN_8812F BIT(3) +#define BIT_RX_SFF_OVF_8812F BIT(2) +#define BIT_RXPKT_OVF_8812F BIT(0) + +/* 2 REG_RXDMA_DPR_8812F */ + +#define BIT_SHIFT_RDE_DEBUG_8812F 0 +#define BIT_MASK_RDE_DEBUG_8812F 0xffffffffL +#define BIT_RDE_DEBUG_8812F(x) \ + (((x) & BIT_MASK_RDE_DEBUG_8812F) << BIT_SHIFT_RDE_DEBUG_8812F) +#define BITS_RDE_DEBUG_8812F \ + (BIT_MASK_RDE_DEBUG_8812F << BIT_SHIFT_RDE_DEBUG_8812F) +#define BIT_CLEAR_RDE_DEBUG_8812F(x) ((x) & (~BITS_RDE_DEBUG_8812F)) +#define BIT_GET_RDE_DEBUG_8812F(x) \ + (((x) >> BIT_SHIFT_RDE_DEBUG_8812F) & BIT_MASK_RDE_DEBUG_8812F) +#define BIT_SET_RDE_DEBUG_8812F(x, v) \ + (BIT_CLEAR_RDE_DEBUG_8812F(x) | BIT_RDE_DEBUG_8812F(v)) + +/* 2 REG_RXDMA_MODE_8812F */ + +#define BIT_SHIFT_PKTNUM_TH_V2_8812F 24 +#define BIT_MASK_PKTNUM_TH_V2_8812F 0x1f +#define BIT_PKTNUM_TH_V2_8812F(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V2_8812F) << BIT_SHIFT_PKTNUM_TH_V2_8812F) +#define BITS_PKTNUM_TH_V2_8812F \ + (BIT_MASK_PKTNUM_TH_V2_8812F << BIT_SHIFT_PKTNUM_TH_V2_8812F) +#define BIT_CLEAR_PKTNUM_TH_V2_8812F(x) ((x) & (~BITS_PKTNUM_TH_V2_8812F)) +#define BIT_GET_PKTNUM_TH_V2_8812F(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V2_8812F) & BIT_MASK_PKTNUM_TH_V2_8812F) +#define BIT_SET_PKTNUM_TH_V2_8812F(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V2_8812F(x) | BIT_PKTNUM_TH_V2_8812F(v)) + +#define BIT_TXBA_BREAK_USBAGG_8812F BIT(23) + +#define BIT_SHIFT_PKTLEN_PARA_8812F 16 +#define BIT_MASK_PKTLEN_PARA_8812F 0x7 +#define BIT_PKTLEN_PARA_8812F(x) \ + (((x) & BIT_MASK_PKTLEN_PARA_8812F) << BIT_SHIFT_PKTLEN_PARA_8812F) +#define BITS_PKTLEN_PARA_8812F \ + (BIT_MASK_PKTLEN_PARA_8812F << BIT_SHIFT_PKTLEN_PARA_8812F) +#define BIT_CLEAR_PKTLEN_PARA_8812F(x) ((x) & (~BITS_PKTLEN_PARA_8812F)) +#define BIT_GET_PKTLEN_PARA_8812F(x) \ + (((x) >> BIT_SHIFT_PKTLEN_PARA_8812F) & BIT_MASK_PKTLEN_PARA_8812F) +#define BIT_SET_PKTLEN_PARA_8812F(x, v) \ + (BIT_CLEAR_PKTLEN_PARA_8812F(x) | BIT_PKTLEN_PARA_8812F(v)) + +#define BIT_RX_DBG_SEL_8812F BIT(7) +#define BIT_EN_SPD_8812F BIT(6) + +#define BIT_SHIFT_BURST_SIZE_8812F 4 +#define BIT_MASK_BURST_SIZE_8812F 0x3 +#define BIT_BURST_SIZE_8812F(x) \ + (((x) & BIT_MASK_BURST_SIZE_8812F) << BIT_SHIFT_BURST_SIZE_8812F) +#define BITS_BURST_SIZE_8812F \ + (BIT_MASK_BURST_SIZE_8812F << BIT_SHIFT_BURST_SIZE_8812F) +#define BIT_CLEAR_BURST_SIZE_8812F(x) ((x) & (~BITS_BURST_SIZE_8812F)) +#define BIT_GET_BURST_SIZE_8812F(x) \ + (((x) >> BIT_SHIFT_BURST_SIZE_8812F) & BIT_MASK_BURST_SIZE_8812F) +#define BIT_SET_BURST_SIZE_8812F(x, v) \ + (BIT_CLEAR_BURST_SIZE_8812F(x) | BIT_BURST_SIZE_8812F(v)) + +#define BIT_SHIFT_BURST_CNT_8812F 2 +#define BIT_MASK_BURST_CNT_8812F 0x3 +#define BIT_BURST_CNT_8812F(x) \ + (((x) & BIT_MASK_BURST_CNT_8812F) << BIT_SHIFT_BURST_CNT_8812F) +#define BITS_BURST_CNT_8812F \ + (BIT_MASK_BURST_CNT_8812F << BIT_SHIFT_BURST_CNT_8812F) +#define BIT_CLEAR_BURST_CNT_8812F(x) ((x) & (~BITS_BURST_CNT_8812F)) +#define BIT_GET_BURST_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_BURST_CNT_8812F) & BIT_MASK_BURST_CNT_8812F) +#define BIT_SET_BURST_CNT_8812F(x, v) \ + (BIT_CLEAR_BURST_CNT_8812F(x) | BIT_BURST_CNT_8812F(v)) + +#define BIT_DMA_MODE_8812F BIT(1) + +/* 2 REG_C2H_PKT_8812F */ + +#define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8812F 24 +#define BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8812F 0xf +#define BIT_R_C2H_STR_ADDR_16_TO_19_8812F(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8812F) \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8812F) +#define BITS_R_C2H_STR_ADDR_16_TO_19_8812F \ + (BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8812F \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8812F) +#define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8812F(x) \ + ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19_8812F)) +#define BIT_GET_R_C2H_STR_ADDR_16_TO_19_8812F(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8812F) & \ + BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8812F) +#define BIT_SET_R_C2H_STR_ADDR_16_TO_19_8812F(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8812F(x) | \ + BIT_R_C2H_STR_ADDR_16_TO_19_8812F(v)) + +#define BIT_R_C2H_PKT_REQ_8812F BIT(16) + +#define BIT_SHIFT_R_C2H_STR_ADDR_8812F 0 +#define BIT_MASK_R_C2H_STR_ADDR_8812F 0xffff +#define BIT_R_C2H_STR_ADDR_8812F(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_8812F) \ + << BIT_SHIFT_R_C2H_STR_ADDR_8812F) +#define BITS_R_C2H_STR_ADDR_8812F \ + (BIT_MASK_R_C2H_STR_ADDR_8812F << BIT_SHIFT_R_C2H_STR_ADDR_8812F) +#define BIT_CLEAR_R_C2H_STR_ADDR_8812F(x) ((x) & (~BITS_R_C2H_STR_ADDR_8812F)) +#define BIT_GET_R_C2H_STR_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8812F) & \ + BIT_MASK_R_C2H_STR_ADDR_8812F) +#define BIT_SET_R_C2H_STR_ADDR_8812F(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_8812F(x) | BIT_R_C2H_STR_ADDR_8812F(v)) + +/* 2 REG_FWFF_C2H_8812F */ + +#define BIT_SHIFT_C2H_DMA_ADDR_8812F 0 +#define BIT_MASK_C2H_DMA_ADDR_8812F 0x3ffff +#define BIT_C2H_DMA_ADDR_8812F(x) \ + (((x) & BIT_MASK_C2H_DMA_ADDR_8812F) << BIT_SHIFT_C2H_DMA_ADDR_8812F) +#define BITS_C2H_DMA_ADDR_8812F \ + (BIT_MASK_C2H_DMA_ADDR_8812F << BIT_SHIFT_C2H_DMA_ADDR_8812F) +#define BIT_CLEAR_C2H_DMA_ADDR_8812F(x) ((x) & (~BITS_C2H_DMA_ADDR_8812F)) +#define BIT_GET_C2H_DMA_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_C2H_DMA_ADDR_8812F) & BIT_MASK_C2H_DMA_ADDR_8812F) +#define BIT_SET_C2H_DMA_ADDR_8812F(x, v) \ + (BIT_CLEAR_C2H_DMA_ADDR_8812F(x) | BIT_C2H_DMA_ADDR_8812F(v)) + +/* 2 REG_FWFF_CTRL_8812F */ +#define BIT_FWFF_DMAPKT_REQ_8812F BIT(31) + +#define BIT_SHIFT_FWFF_DMA_PKT_NUM_8812F 16 +#define BIT_MASK_FWFF_DMA_PKT_NUM_8812F 0xff +#define BIT_FWFF_DMA_PKT_NUM_8812F(x) \ + (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_8812F) \ + << BIT_SHIFT_FWFF_DMA_PKT_NUM_8812F) +#define BITS_FWFF_DMA_PKT_NUM_8812F \ + (BIT_MASK_FWFF_DMA_PKT_NUM_8812F << BIT_SHIFT_FWFF_DMA_PKT_NUM_8812F) +#define BIT_CLEAR_FWFF_DMA_PKT_NUM_8812F(x) \ + ((x) & (~BITS_FWFF_DMA_PKT_NUM_8812F)) +#define BIT_GET_FWFF_DMA_PKT_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_8812F) & \ + BIT_MASK_FWFF_DMA_PKT_NUM_8812F) +#define BIT_SET_FWFF_DMA_PKT_NUM_8812F(x, v) \ + (BIT_CLEAR_FWFF_DMA_PKT_NUM_8812F(x) | BIT_FWFF_DMA_PKT_NUM_8812F(v)) + +#define BIT_SHIFT_FWFF_STR_ADDR_8812F 0 +#define BIT_MASK_FWFF_STR_ADDR_8812F 0xffff +#define BIT_FWFF_STR_ADDR_8812F(x) \ + (((x) & BIT_MASK_FWFF_STR_ADDR_8812F) << BIT_SHIFT_FWFF_STR_ADDR_8812F) +#define BITS_FWFF_STR_ADDR_8812F \ + (BIT_MASK_FWFF_STR_ADDR_8812F << BIT_SHIFT_FWFF_STR_ADDR_8812F) +#define BIT_CLEAR_FWFF_STR_ADDR_8812F(x) ((x) & (~BITS_FWFF_STR_ADDR_8812F)) +#define BIT_GET_FWFF_STR_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_FWFF_STR_ADDR_8812F) & BIT_MASK_FWFF_STR_ADDR_8812F) +#define BIT_SET_FWFF_STR_ADDR_8812F(x, v) \ + (BIT_CLEAR_FWFF_STR_ADDR_8812F(x) | BIT_FWFF_STR_ADDR_8812F(v)) + +/* 2 REG_FWFF_PKT_INFO_8812F */ + +#define BIT_SHIFT_FWFF_PKT_QUEUED_8812F 16 +#define BIT_MASK_FWFF_PKT_QUEUED_8812F 0xff +#define BIT_FWFF_PKT_QUEUED_8812F(x) \ + (((x) & BIT_MASK_FWFF_PKT_QUEUED_8812F) \ + << BIT_SHIFT_FWFF_PKT_QUEUED_8812F) +#define BITS_FWFF_PKT_QUEUED_8812F \ + (BIT_MASK_FWFF_PKT_QUEUED_8812F << BIT_SHIFT_FWFF_PKT_QUEUED_8812F) +#define BIT_CLEAR_FWFF_PKT_QUEUED_8812F(x) ((x) & (~BITS_FWFF_PKT_QUEUED_8812F)) +#define BIT_GET_FWFF_PKT_QUEUED_8812F(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_8812F) & \ + BIT_MASK_FWFF_PKT_QUEUED_8812F) +#define BIT_SET_FWFF_PKT_QUEUED_8812F(x, v) \ + (BIT_CLEAR_FWFF_PKT_QUEUED_8812F(x) | BIT_FWFF_PKT_QUEUED_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8812F 0 +#define BIT_MASK_FWFF_PKT_STR_ADDR_V2_8812F 0x3fff +#define BIT_FWFF_PKT_STR_ADDR_V2_8812F(x) \ + (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_V2_8812F) \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8812F) +#define BITS_FWFF_PKT_STR_ADDR_V2_8812F \ + (BIT_MASK_FWFF_PKT_STR_ADDR_V2_8812F \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8812F) +#define BIT_CLEAR_FWFF_PKT_STR_ADDR_V2_8812F(x) \ + ((x) & (~BITS_FWFF_PKT_STR_ADDR_V2_8812F)) +#define BIT_GET_FWFF_PKT_STR_ADDR_V2_8812F(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8812F) & \ + BIT_MASK_FWFF_PKT_STR_ADDR_V2_8812F) +#define BIT_SET_FWFF_PKT_STR_ADDR_V2_8812F(x, v) \ + (BIT_CLEAR_FWFF_PKT_STR_ADDR_V2_8812F(x) | \ + BIT_FWFF_PKT_STR_ADDR_V2_8812F(v)) + +/* 2 REG_RXPKTNUM_8812F */ + +#define BIT_SHIFT_PKT_NUM_WOL_V1_8812F 16 +#define BIT_MASK_PKT_NUM_WOL_V1_8812F 0xffff +#define BIT_PKT_NUM_WOL_V1_8812F(x) \ + (((x) & BIT_MASK_PKT_NUM_WOL_V1_8812F) \ + << BIT_SHIFT_PKT_NUM_WOL_V1_8812F) +#define BITS_PKT_NUM_WOL_V1_8812F \ + (BIT_MASK_PKT_NUM_WOL_V1_8812F << BIT_SHIFT_PKT_NUM_WOL_V1_8812F) +#define BIT_CLEAR_PKT_NUM_WOL_V1_8812F(x) ((x) & (~BITS_PKT_NUM_WOL_V1_8812F)) +#define BIT_GET_PKT_NUM_WOL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_WOL_V1_8812F) & \ + BIT_MASK_PKT_NUM_WOL_V1_8812F) +#define BIT_SET_PKT_NUM_WOL_V1_8812F(x, v) \ + (BIT_CLEAR_PKT_NUM_WOL_V1_8812F(x) | BIT_PKT_NUM_WOL_V1_8812F(v)) + +#define BIT_SHIFT_RXPKT_NUM_V1_8812F 0 +#define BIT_MASK_RXPKT_NUM_V1_8812F 0xffff +#define BIT_RXPKT_NUM_V1_8812F(x) \ + (((x) & BIT_MASK_RXPKT_NUM_V1_8812F) << BIT_SHIFT_RXPKT_NUM_V1_8812F) +#define BITS_RXPKT_NUM_V1_8812F \ + (BIT_MASK_RXPKT_NUM_V1_8812F << BIT_SHIFT_RXPKT_NUM_V1_8812F) +#define BIT_CLEAR_RXPKT_NUM_V1_8812F(x) ((x) & (~BITS_RXPKT_NUM_V1_8812F)) +#define BIT_GET_RXPKT_NUM_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_V1_8812F) & BIT_MASK_RXPKT_NUM_V1_8812F) +#define BIT_SET_RXPKT_NUM_V1_8812F(x, v) \ + (BIT_CLEAR_RXPKT_NUM_V1_8812F(x) | BIT_RXPKT_NUM_V1_8812F(v)) + +/* 2 REG_RXPKTNUM_TH_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_RXPKT_NUM_TH_8812F 0 +#define BIT_MASK_RXPKT_NUM_TH_8812F 0xff +#define BIT_RXPKT_NUM_TH_8812F(x) \ + (((x) & BIT_MASK_RXPKT_NUM_TH_8812F) << BIT_SHIFT_RXPKT_NUM_TH_8812F) +#define BITS_RXPKT_NUM_TH_8812F \ + (BIT_MASK_RXPKT_NUM_TH_8812F << BIT_SHIFT_RXPKT_NUM_TH_8812F) +#define BIT_CLEAR_RXPKT_NUM_TH_8812F(x) ((x) & (~BITS_RXPKT_NUM_TH_8812F)) +#define BIT_GET_RXPKT_NUM_TH_8812F(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_TH_8812F) & BIT_MASK_RXPKT_NUM_TH_8812F) +#define BIT_SET_RXPKT_NUM_TH_8812F(x, v) \ + (BIT_CLEAR_RXPKT_NUM_TH_8812F(x) | BIT_RXPKT_NUM_TH_8812F(v)) + +/* 2 REG_FW_MSG1_8812F */ + +#define BIT_SHIFT_FW_MSG_REG1_8812F 0 +#define BIT_MASK_FW_MSG_REG1_8812F 0xffffffffL +#define BIT_FW_MSG_REG1_8812F(x) \ + (((x) & BIT_MASK_FW_MSG_REG1_8812F) << BIT_SHIFT_FW_MSG_REG1_8812F) +#define BITS_FW_MSG_REG1_8812F \ + (BIT_MASK_FW_MSG_REG1_8812F << BIT_SHIFT_FW_MSG_REG1_8812F) +#define BIT_CLEAR_FW_MSG_REG1_8812F(x) ((x) & (~BITS_FW_MSG_REG1_8812F)) +#define BIT_GET_FW_MSG_REG1_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG1_8812F) & BIT_MASK_FW_MSG_REG1_8812F) +#define BIT_SET_FW_MSG_REG1_8812F(x, v) \ + (BIT_CLEAR_FW_MSG_REG1_8812F(x) | BIT_FW_MSG_REG1_8812F(v)) + +/* 2 REG_FW_MSG2_8812F */ + +#define BIT_SHIFT_FW_MSG_REG2_8812F 0 +#define BIT_MASK_FW_MSG_REG2_8812F 0xffffffffL +#define BIT_FW_MSG_REG2_8812F(x) \ + (((x) & BIT_MASK_FW_MSG_REG2_8812F) << BIT_SHIFT_FW_MSG_REG2_8812F) +#define BITS_FW_MSG_REG2_8812F \ + (BIT_MASK_FW_MSG_REG2_8812F << BIT_SHIFT_FW_MSG_REG2_8812F) +#define BIT_CLEAR_FW_MSG_REG2_8812F(x) ((x) & (~BITS_FW_MSG_REG2_8812F)) +#define BIT_GET_FW_MSG_REG2_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG2_8812F) & BIT_MASK_FW_MSG_REG2_8812F) +#define BIT_SET_FW_MSG_REG2_8812F(x, v) \ + (BIT_CLEAR_FW_MSG_REG2_8812F(x) | BIT_FW_MSG_REG2_8812F(v)) + +/* 2 REG_FW_MSG3_8812F */ + +#define BIT_SHIFT_FW_MSG_REG3_8812F 0 +#define BIT_MASK_FW_MSG_REG3_8812F 0xffffffffL +#define BIT_FW_MSG_REG3_8812F(x) \ + (((x) & BIT_MASK_FW_MSG_REG3_8812F) << BIT_SHIFT_FW_MSG_REG3_8812F) +#define BITS_FW_MSG_REG3_8812F \ + (BIT_MASK_FW_MSG_REG3_8812F << BIT_SHIFT_FW_MSG_REG3_8812F) +#define BIT_CLEAR_FW_MSG_REG3_8812F(x) ((x) & (~BITS_FW_MSG_REG3_8812F)) +#define BIT_GET_FW_MSG_REG3_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG3_8812F) & BIT_MASK_FW_MSG_REG3_8812F) +#define BIT_SET_FW_MSG_REG3_8812F(x, v) \ + (BIT_CLEAR_FW_MSG_REG3_8812F(x) | BIT_FW_MSG_REG3_8812F(v)) + +/* 2 REG_FW_MSG4_8812F */ + +#define BIT_SHIFT_FW_MSG_REG4_8812F 0 +#define BIT_MASK_FW_MSG_REG4_8812F 0xffffffffL +#define BIT_FW_MSG_REG4_8812F(x) \ + (((x) & BIT_MASK_FW_MSG_REG4_8812F) << BIT_SHIFT_FW_MSG_REG4_8812F) +#define BITS_FW_MSG_REG4_8812F \ + (BIT_MASK_FW_MSG_REG4_8812F << BIT_SHIFT_FW_MSG_REG4_8812F) +#define BIT_CLEAR_FW_MSG_REG4_8812F(x) ((x) & (~BITS_FW_MSG_REG4_8812F)) +#define BIT_GET_FW_MSG_REG4_8812F(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG4_8812F) & BIT_MASK_FW_MSG_REG4_8812F) +#define BIT_SET_FW_MSG_REG4_8812F(x, v) \ + (BIT_CLEAR_FW_MSG_REG4_8812F(x) | BIT_FW_MSG_REG4_8812F(v)) + +/* 2 REG_DDMA_CH0SA_8812F */ + +#define BIT_SHIFT_DDMACH0_SA_8812F 0 +#define BIT_MASK_DDMACH0_SA_8812F 0xffffffffL +#define BIT_DDMACH0_SA_8812F(x) \ + (((x) & BIT_MASK_DDMACH0_SA_8812F) << BIT_SHIFT_DDMACH0_SA_8812F) +#define BITS_DDMACH0_SA_8812F \ + (BIT_MASK_DDMACH0_SA_8812F << BIT_SHIFT_DDMACH0_SA_8812F) +#define BIT_CLEAR_DDMACH0_SA_8812F(x) ((x) & (~BITS_DDMACH0_SA_8812F)) +#define BIT_GET_DDMACH0_SA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH0_SA_8812F) & BIT_MASK_DDMACH0_SA_8812F) +#define BIT_SET_DDMACH0_SA_8812F(x, v) \ + (BIT_CLEAR_DDMACH0_SA_8812F(x) | BIT_DDMACH0_SA_8812F(v)) + +/* 2 REG_DDMA_CH0DA_8812F */ + +#define BIT_SHIFT_DDMACH0_DA_8812F 0 +#define BIT_MASK_DDMACH0_DA_8812F 0xffffffffL +#define BIT_DDMACH0_DA_8812F(x) \ + (((x) & BIT_MASK_DDMACH0_DA_8812F) << BIT_SHIFT_DDMACH0_DA_8812F) +#define BITS_DDMACH0_DA_8812F \ + (BIT_MASK_DDMACH0_DA_8812F << BIT_SHIFT_DDMACH0_DA_8812F) +#define BIT_CLEAR_DDMACH0_DA_8812F(x) ((x) & (~BITS_DDMACH0_DA_8812F)) +#define BIT_GET_DDMACH0_DA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DA_8812F) & BIT_MASK_DDMACH0_DA_8812F) +#define BIT_SET_DDMACH0_DA_8812F(x, v) \ + (BIT_CLEAR_DDMACH0_DA_8812F(x) | BIT_DDMACH0_DA_8812F(v)) + +/* 2 REG_DDMA_CH0CTRL_8812F */ +#define BIT_DDMACH0_OWN_8812F BIT(31) +#define BIT_DDMACH0_IDMEM_ERR_8812F BIT(30) +#define BIT_DDMACH0_CHKSUM_EN_8812F BIT(29) +#define BIT_DDMACH0_DA_W_DISABLE_8812F BIT(28) +#define BIT_DDMACH0_CHKSUM_STS_8812F BIT(27) +#define BIT_DDMACH0_DDMA_MODE_8812F BIT(26) +#define BIT_DDMACH0_RESET_CHKSUM_STS_8812F BIT(25) +#define BIT_DDMACH0_CHKSUM_CONT_8812F BIT(24) + +#define BIT_SHIFT_DDMACH0_DLEN_8812F 0 +#define BIT_MASK_DDMACH0_DLEN_8812F 0x3ffff +#define BIT_DDMACH0_DLEN_8812F(x) \ + (((x) & BIT_MASK_DDMACH0_DLEN_8812F) << BIT_SHIFT_DDMACH0_DLEN_8812F) +#define BITS_DDMACH0_DLEN_8812F \ + (BIT_MASK_DDMACH0_DLEN_8812F << BIT_SHIFT_DDMACH0_DLEN_8812F) +#define BIT_CLEAR_DDMACH0_DLEN_8812F(x) ((x) & (~BITS_DDMACH0_DLEN_8812F)) +#define BIT_GET_DDMACH0_DLEN_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DLEN_8812F) & BIT_MASK_DDMACH0_DLEN_8812F) +#define BIT_SET_DDMACH0_DLEN_8812F(x, v) \ + (BIT_CLEAR_DDMACH0_DLEN_8812F(x) | BIT_DDMACH0_DLEN_8812F(v)) + +/* 2 REG_DDMA_CH1SA_8812F */ + +#define BIT_SHIFT_DDMACH1_SA_8812F 0 +#define BIT_MASK_DDMACH1_SA_8812F 0xffffffffL +#define BIT_DDMACH1_SA_8812F(x) \ + (((x) & BIT_MASK_DDMACH1_SA_8812F) << BIT_SHIFT_DDMACH1_SA_8812F) +#define BITS_DDMACH1_SA_8812F \ + (BIT_MASK_DDMACH1_SA_8812F << BIT_SHIFT_DDMACH1_SA_8812F) +#define BIT_CLEAR_DDMACH1_SA_8812F(x) ((x) & (~BITS_DDMACH1_SA_8812F)) +#define BIT_GET_DDMACH1_SA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH1_SA_8812F) & BIT_MASK_DDMACH1_SA_8812F) +#define BIT_SET_DDMACH1_SA_8812F(x, v) \ + (BIT_CLEAR_DDMACH1_SA_8812F(x) | BIT_DDMACH1_SA_8812F(v)) + +/* 2 REG_DDMA_CH1DA_8812F */ + +#define BIT_SHIFT_DDMACH1_DA_8812F 0 +#define BIT_MASK_DDMACH1_DA_8812F 0xffffffffL +#define BIT_DDMACH1_DA_8812F(x) \ + (((x) & BIT_MASK_DDMACH1_DA_8812F) << BIT_SHIFT_DDMACH1_DA_8812F) +#define BITS_DDMACH1_DA_8812F \ + (BIT_MASK_DDMACH1_DA_8812F << BIT_SHIFT_DDMACH1_DA_8812F) +#define BIT_CLEAR_DDMACH1_DA_8812F(x) ((x) & (~BITS_DDMACH1_DA_8812F)) +#define BIT_GET_DDMACH1_DA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DA_8812F) & BIT_MASK_DDMACH1_DA_8812F) +#define BIT_SET_DDMACH1_DA_8812F(x, v) \ + (BIT_CLEAR_DDMACH1_DA_8812F(x) | BIT_DDMACH1_DA_8812F(v)) + +/* 2 REG_DDMA_CH1CTRL_8812F */ +#define BIT_DDMACH1_OWN_8812F BIT(31) +#define BIT_DDMACH1_IDMEM_ERR_8812F BIT(30) +#define BIT_DDMACH1_CHKSUM_EN_8812F BIT(29) +#define BIT_DDMACH1_DA_W_DISABLE_8812F BIT(28) +#define BIT_DDMACH1_CHKSUM_STS_8812F BIT(27) +#define BIT_DDMACH1_DDMA_MODE_8812F BIT(26) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_DDMACH1_DLEN_8812F 0 +#define BIT_MASK_DDMACH1_DLEN_8812F 0x3ffff +#define BIT_DDMACH1_DLEN_8812F(x) \ + (((x) & BIT_MASK_DDMACH1_DLEN_8812F) << BIT_SHIFT_DDMACH1_DLEN_8812F) +#define BITS_DDMACH1_DLEN_8812F \ + (BIT_MASK_DDMACH1_DLEN_8812F << BIT_SHIFT_DDMACH1_DLEN_8812F) +#define BIT_CLEAR_DDMACH1_DLEN_8812F(x) ((x) & (~BITS_DDMACH1_DLEN_8812F)) +#define BIT_GET_DDMACH1_DLEN_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DLEN_8812F) & BIT_MASK_DDMACH1_DLEN_8812F) +#define BIT_SET_DDMACH1_DLEN_8812F(x, v) \ + (BIT_CLEAR_DDMACH1_DLEN_8812F(x) | BIT_DDMACH1_DLEN_8812F(v)) + +/* 2 REG_DDMA_CH2SA_8812F */ + +#define BIT_SHIFT_DDMACH2_SA_8812F 0 +#define BIT_MASK_DDMACH2_SA_8812F 0xffffffffL +#define BIT_DDMACH2_SA_8812F(x) \ + (((x) & BIT_MASK_DDMACH2_SA_8812F) << BIT_SHIFT_DDMACH2_SA_8812F) +#define BITS_DDMACH2_SA_8812F \ + (BIT_MASK_DDMACH2_SA_8812F << BIT_SHIFT_DDMACH2_SA_8812F) +#define BIT_CLEAR_DDMACH2_SA_8812F(x) ((x) & (~BITS_DDMACH2_SA_8812F)) +#define BIT_GET_DDMACH2_SA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH2_SA_8812F) & BIT_MASK_DDMACH2_SA_8812F) +#define BIT_SET_DDMACH2_SA_8812F(x, v) \ + (BIT_CLEAR_DDMACH2_SA_8812F(x) | BIT_DDMACH2_SA_8812F(v)) + +/* 2 REG_DDMA_CH2DA_8812F */ + +#define BIT_SHIFT_DDMACH2_DA_8812F 0 +#define BIT_MASK_DDMACH2_DA_8812F 0xffffffffL +#define BIT_DDMACH2_DA_8812F(x) \ + (((x) & BIT_MASK_DDMACH2_DA_8812F) << BIT_SHIFT_DDMACH2_DA_8812F) +#define BITS_DDMACH2_DA_8812F \ + (BIT_MASK_DDMACH2_DA_8812F << BIT_SHIFT_DDMACH2_DA_8812F) +#define BIT_CLEAR_DDMACH2_DA_8812F(x) ((x) & (~BITS_DDMACH2_DA_8812F)) +#define BIT_GET_DDMACH2_DA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DA_8812F) & BIT_MASK_DDMACH2_DA_8812F) +#define BIT_SET_DDMACH2_DA_8812F(x, v) \ + (BIT_CLEAR_DDMACH2_DA_8812F(x) | BIT_DDMACH2_DA_8812F(v)) + +/* 2 REG_DDMA_CH2CTRL_8812F */ +#define BIT_DDMACH2_OWN_8812F BIT(31) +#define BIT_DDMACH2_IDMEM_ERR_8812F BIT(30) +#define BIT_DDMACH2_CHKSUM_EN_8812F BIT(29) +#define BIT_DDMACH2_DA_W_DISABLE_8812F BIT(28) +#define BIT_DDMACH2_CHKSUM_STS_8812F BIT(27) +#define BIT_DDMACH2_DDMA_MODE_8812F BIT(26) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_DDMACH2_DLEN_8812F 0 +#define BIT_MASK_DDMACH2_DLEN_8812F 0x3ffff +#define BIT_DDMACH2_DLEN_8812F(x) \ + (((x) & BIT_MASK_DDMACH2_DLEN_8812F) << BIT_SHIFT_DDMACH2_DLEN_8812F) +#define BITS_DDMACH2_DLEN_8812F \ + (BIT_MASK_DDMACH2_DLEN_8812F << BIT_SHIFT_DDMACH2_DLEN_8812F) +#define BIT_CLEAR_DDMACH2_DLEN_8812F(x) ((x) & (~BITS_DDMACH2_DLEN_8812F)) +#define BIT_GET_DDMACH2_DLEN_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DLEN_8812F) & BIT_MASK_DDMACH2_DLEN_8812F) +#define BIT_SET_DDMACH2_DLEN_8812F(x, v) \ + (BIT_CLEAR_DDMACH2_DLEN_8812F(x) | BIT_DDMACH2_DLEN_8812F(v)) + +/* 2 REG_DDMA_CH3SA_8812F */ + +#define BIT_SHIFT_DDMACH3_SA_8812F 0 +#define BIT_MASK_DDMACH3_SA_8812F 0xffffffffL +#define BIT_DDMACH3_SA_8812F(x) \ + (((x) & BIT_MASK_DDMACH3_SA_8812F) << BIT_SHIFT_DDMACH3_SA_8812F) +#define BITS_DDMACH3_SA_8812F \ + (BIT_MASK_DDMACH3_SA_8812F << BIT_SHIFT_DDMACH3_SA_8812F) +#define BIT_CLEAR_DDMACH3_SA_8812F(x) ((x) & (~BITS_DDMACH3_SA_8812F)) +#define BIT_GET_DDMACH3_SA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH3_SA_8812F) & BIT_MASK_DDMACH3_SA_8812F) +#define BIT_SET_DDMACH3_SA_8812F(x, v) \ + (BIT_CLEAR_DDMACH3_SA_8812F(x) | BIT_DDMACH3_SA_8812F(v)) + +/* 2 REG_DDMA_CH3DA_8812F */ + +#define BIT_SHIFT_DDMACH3_DA_8812F 0 +#define BIT_MASK_DDMACH3_DA_8812F 0xffffffffL +#define BIT_DDMACH3_DA_8812F(x) \ + (((x) & BIT_MASK_DDMACH3_DA_8812F) << BIT_SHIFT_DDMACH3_DA_8812F) +#define BITS_DDMACH3_DA_8812F \ + (BIT_MASK_DDMACH3_DA_8812F << BIT_SHIFT_DDMACH3_DA_8812F) +#define BIT_CLEAR_DDMACH3_DA_8812F(x) ((x) & (~BITS_DDMACH3_DA_8812F)) +#define BIT_GET_DDMACH3_DA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DA_8812F) & BIT_MASK_DDMACH3_DA_8812F) +#define BIT_SET_DDMACH3_DA_8812F(x, v) \ + (BIT_CLEAR_DDMACH3_DA_8812F(x) | BIT_DDMACH3_DA_8812F(v)) + +/* 2 REG_DDMA_CH3CTRL_8812F */ +#define BIT_DDMACH3_OWN_8812F BIT(31) +#define BIT_DDMACH3_IDMEM_ERR_8812F BIT(30) +#define BIT_DDMACH3_CHKSUM_EN_8812F BIT(29) +#define BIT_DDMACH3_DA_W_DISABLE_8812F BIT(28) +#define BIT_DDMACH3_CHKSUM_STS_8812F BIT(27) +#define BIT_DDMACH3_DDMA_MODE_8812F BIT(26) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_DDMACH3_DLEN_8812F 0 +#define BIT_MASK_DDMACH3_DLEN_8812F 0x3ffff +#define BIT_DDMACH3_DLEN_8812F(x) \ + (((x) & BIT_MASK_DDMACH3_DLEN_8812F) << BIT_SHIFT_DDMACH3_DLEN_8812F) +#define BITS_DDMACH3_DLEN_8812F \ + (BIT_MASK_DDMACH3_DLEN_8812F << BIT_SHIFT_DDMACH3_DLEN_8812F) +#define BIT_CLEAR_DDMACH3_DLEN_8812F(x) ((x) & (~BITS_DDMACH3_DLEN_8812F)) +#define BIT_GET_DDMACH3_DLEN_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DLEN_8812F) & BIT_MASK_DDMACH3_DLEN_8812F) +#define BIT_SET_DDMACH3_DLEN_8812F(x, v) \ + (BIT_CLEAR_DDMACH3_DLEN_8812F(x) | BIT_DDMACH3_DLEN_8812F(v)) + +/* 2 REG_DDMA_CH4SA_8812F */ + +#define BIT_SHIFT_DDMACH4_SA_8812F 0 +#define BIT_MASK_DDMACH4_SA_8812F 0xffffffffL +#define BIT_DDMACH4_SA_8812F(x) \ + (((x) & BIT_MASK_DDMACH4_SA_8812F) << BIT_SHIFT_DDMACH4_SA_8812F) +#define BITS_DDMACH4_SA_8812F \ + (BIT_MASK_DDMACH4_SA_8812F << BIT_SHIFT_DDMACH4_SA_8812F) +#define BIT_CLEAR_DDMACH4_SA_8812F(x) ((x) & (~BITS_DDMACH4_SA_8812F)) +#define BIT_GET_DDMACH4_SA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH4_SA_8812F) & BIT_MASK_DDMACH4_SA_8812F) +#define BIT_SET_DDMACH4_SA_8812F(x, v) \ + (BIT_CLEAR_DDMACH4_SA_8812F(x) | BIT_DDMACH4_SA_8812F(v)) + +/* 2 REG_DDMA_CH4DA_8812F */ + +#define BIT_SHIFT_DDMACH4_DA_8812F 0 +#define BIT_MASK_DDMACH4_DA_8812F 0xffffffffL +#define BIT_DDMACH4_DA_8812F(x) \ + (((x) & BIT_MASK_DDMACH4_DA_8812F) << BIT_SHIFT_DDMACH4_DA_8812F) +#define BITS_DDMACH4_DA_8812F \ + (BIT_MASK_DDMACH4_DA_8812F << BIT_SHIFT_DDMACH4_DA_8812F) +#define BIT_CLEAR_DDMACH4_DA_8812F(x) ((x) & (~BITS_DDMACH4_DA_8812F)) +#define BIT_GET_DDMACH4_DA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DA_8812F) & BIT_MASK_DDMACH4_DA_8812F) +#define BIT_SET_DDMACH4_DA_8812F(x, v) \ + (BIT_CLEAR_DDMACH4_DA_8812F(x) | BIT_DDMACH4_DA_8812F(v)) + +/* 2 REG_DDMA_CH4CTRL_8812F */ +#define BIT_DDMACH4_OWN_8812F BIT(31) +#define BIT_DDMACH4_IDMEM_ERR_8812F BIT(30) +#define BIT_DDMACH4_CHKSUM_EN_8812F BIT(29) +#define BIT_DDMACH4_DA_W_DISABLE_8812F BIT(28) +#define BIT_DDMACH4_CHKSUM_STS_8812F BIT(27) +#define BIT_DDMACH4_DDMA_MODE_8812F BIT(26) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_DDMACH4_DLEN_8812F 0 +#define BIT_MASK_DDMACH4_DLEN_8812F 0x3ffff +#define BIT_DDMACH4_DLEN_8812F(x) \ + (((x) & BIT_MASK_DDMACH4_DLEN_8812F) << BIT_SHIFT_DDMACH4_DLEN_8812F) +#define BITS_DDMACH4_DLEN_8812F \ + (BIT_MASK_DDMACH4_DLEN_8812F << BIT_SHIFT_DDMACH4_DLEN_8812F) +#define BIT_CLEAR_DDMACH4_DLEN_8812F(x) ((x) & (~BITS_DDMACH4_DLEN_8812F)) +#define BIT_GET_DDMACH4_DLEN_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DLEN_8812F) & BIT_MASK_DDMACH4_DLEN_8812F) +#define BIT_SET_DDMACH4_DLEN_8812F(x, v) \ + (BIT_CLEAR_DDMACH4_DLEN_8812F(x) | BIT_DDMACH4_DLEN_8812F(v)) + +/* 2 REG_DDMA_CH5SA_8812F */ + +#define BIT_SHIFT_DDMACH5_SA_8812F 0 +#define BIT_MASK_DDMACH5_SA_8812F 0xffffffffL +#define BIT_DDMACH5_SA_8812F(x) \ + (((x) & BIT_MASK_DDMACH5_SA_8812F) << BIT_SHIFT_DDMACH5_SA_8812F) +#define BITS_DDMACH5_SA_8812F \ + (BIT_MASK_DDMACH5_SA_8812F << BIT_SHIFT_DDMACH5_SA_8812F) +#define BIT_CLEAR_DDMACH5_SA_8812F(x) ((x) & (~BITS_DDMACH5_SA_8812F)) +#define BIT_GET_DDMACH5_SA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH5_SA_8812F) & BIT_MASK_DDMACH5_SA_8812F) +#define BIT_SET_DDMACH5_SA_8812F(x, v) \ + (BIT_CLEAR_DDMACH5_SA_8812F(x) | BIT_DDMACH5_SA_8812F(v)) + +/* 2 REG_DDMA_CH5DA_8812F */ + +#define BIT_SHIFT_DDMACH5_DA_8812F 0 +#define BIT_MASK_DDMACH5_DA_8812F 0xffffffffL +#define BIT_DDMACH5_DA_8812F(x) \ + (((x) & BIT_MASK_DDMACH5_DA_8812F) << BIT_SHIFT_DDMACH5_DA_8812F) +#define BITS_DDMACH5_DA_8812F \ + (BIT_MASK_DDMACH5_DA_8812F << BIT_SHIFT_DDMACH5_DA_8812F) +#define BIT_CLEAR_DDMACH5_DA_8812F(x) ((x) & (~BITS_DDMACH5_DA_8812F)) +#define BIT_GET_DDMACH5_DA_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DA_8812F) & BIT_MASK_DDMACH5_DA_8812F) +#define BIT_SET_DDMACH5_DA_8812F(x, v) \ + (BIT_CLEAR_DDMACH5_DA_8812F(x) | BIT_DDMACH5_DA_8812F(v)) + +/* 2 REG_DDMA_CH5CTRL_8812F */ +#define BIT_DDMACH5_OWN_8812F BIT(31) +#define BIT_DDMACH5_IDMEM_ERR_8812F BIT(30) +#define BIT_DDMACH5_CHKSUM_EN_8812F BIT(29) +#define BIT_DDMACH5_DA_W_DISABLE_8812F BIT(28) +#define BIT_DDMACH5_CHKSUM_STS_8812F BIT(27) +#define BIT_DDMACH5_DDMA_MODE_8812F BIT(26) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_DDMACH5_DLEN_8812F 0 +#define BIT_MASK_DDMACH5_DLEN_8812F 0x3ffff +#define BIT_DDMACH5_DLEN_8812F(x) \ + (((x) & BIT_MASK_DDMACH5_DLEN_8812F) << BIT_SHIFT_DDMACH5_DLEN_8812F) +#define BITS_DDMACH5_DLEN_8812F \ + (BIT_MASK_DDMACH5_DLEN_8812F << BIT_SHIFT_DDMACH5_DLEN_8812F) +#define BIT_CLEAR_DDMACH5_DLEN_8812F(x) ((x) & (~BITS_DDMACH5_DLEN_8812F)) +#define BIT_GET_DDMACH5_DLEN_8812F(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DLEN_8812F) & BIT_MASK_DDMACH5_DLEN_8812F) +#define BIT_SET_DDMACH5_DLEN_8812F(x, v) \ + (BIT_CLEAR_DDMACH5_DLEN_8812F(x) | BIT_DDMACH5_DLEN_8812F(v)) + +/* 2 REG_DDMA_INT_MSK_8812F */ +#define BIT_DDMACH5_MSK_8812F BIT(5) +#define BIT_DDMACH4_MSK_8812F BIT(4) +#define BIT_DDMACH3_MSK_8812F BIT(3) +#define BIT_DDMACH2_MSK_8812F BIT(2) +#define BIT_DDMACH1_MSK_8812F BIT(1) +#define BIT_DDMACH0_MSK_8812F BIT(0) + +/* 2 REG_DDMA_CHSTATUS_8812F */ +#define BIT_DDMACH5_BUSY_8812F BIT(5) +#define BIT_DDMACH4_BUSY_8812F BIT(4) +#define BIT_DDMACH3_BUSY_8812F BIT(3) +#define BIT_DDMACH2_BUSY_8812F BIT(2) +#define BIT_DDMACH1_BUSY_8812F BIT(1) +#define BIT_DDMACH0_BUSY_8812F BIT(0) + +/* 2 REG_DDMA_CHKSUM_8812F */ + +#define BIT_SHIFT_IDDMA0_CHKSUM_8812F 0 +#define BIT_MASK_IDDMA0_CHKSUM_8812F 0xffff +#define BIT_IDDMA0_CHKSUM_8812F(x) \ + (((x) & BIT_MASK_IDDMA0_CHKSUM_8812F) << BIT_SHIFT_IDDMA0_CHKSUM_8812F) +#define BITS_IDDMA0_CHKSUM_8812F \ + (BIT_MASK_IDDMA0_CHKSUM_8812F << BIT_SHIFT_IDDMA0_CHKSUM_8812F) +#define BIT_CLEAR_IDDMA0_CHKSUM_8812F(x) ((x) & (~BITS_IDDMA0_CHKSUM_8812F)) +#define BIT_GET_IDDMA0_CHKSUM_8812F(x) \ + (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8812F) & BIT_MASK_IDDMA0_CHKSUM_8812F) +#define BIT_SET_IDDMA0_CHKSUM_8812F(x, v) \ + (BIT_CLEAR_IDDMA0_CHKSUM_8812F(x) | BIT_IDDMA0_CHKSUM_8812F(v)) + +/* 2 REG_DDMA_MONITOR_8812F */ +#define BIT_IDDMA0_PERMU_UNDERFLOW_8812F BIT(14) +#define BIT_IDDMA0_FIFO_UNDERFLOW_8812F BIT(13) +#define BIT_IDDMA0_FIFO_OVERFLOW_8812F BIT(12) +#define BIT_CH5_ERR_8812F BIT(5) +#define BIT_CH4_ERR_8812F BIT(4) +#define BIT_CH3_ERR_8812F BIT(3) +#define BIT_CH2_ERR_8812F BIT(2) +#define BIT_CH1_ERR_8812F BIT(1) +#define BIT_CH0_ERR_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_PCIE_CTRL_8812F */ +#define BIT_PCIEIO_PERSTB_SEL_8812F BIT(31) + +#define BIT_SHIFT_PCIE_MAX_RXDMA_8812F 28 +#define BIT_MASK_PCIE_MAX_RXDMA_8812F 0x7 +#define BIT_PCIE_MAX_RXDMA_8812F(x) \ + (((x) & BIT_MASK_PCIE_MAX_RXDMA_8812F) \ + << BIT_SHIFT_PCIE_MAX_RXDMA_8812F) +#define BITS_PCIE_MAX_RXDMA_8812F \ + (BIT_MASK_PCIE_MAX_RXDMA_8812F << BIT_SHIFT_PCIE_MAX_RXDMA_8812F) +#define BIT_CLEAR_PCIE_MAX_RXDMA_8812F(x) ((x) & (~BITS_PCIE_MAX_RXDMA_8812F)) +#define BIT_GET_PCIE_MAX_RXDMA_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA_8812F) & \ + BIT_MASK_PCIE_MAX_RXDMA_8812F) +#define BIT_SET_PCIE_MAX_RXDMA_8812F(x, v) \ + (BIT_CLEAR_PCIE_MAX_RXDMA_8812F(x) | BIT_PCIE_MAX_RXDMA_8812F(v)) + +#define BIT_SHIFT_PCIE_MAX_TXDMA_8812F 24 +#define BIT_MASK_PCIE_MAX_TXDMA_8812F 0x7 +#define BIT_PCIE_MAX_TXDMA_8812F(x) \ + (((x) & BIT_MASK_PCIE_MAX_TXDMA_8812F) \ + << BIT_SHIFT_PCIE_MAX_TXDMA_8812F) +#define BITS_PCIE_MAX_TXDMA_8812F \ + (BIT_MASK_PCIE_MAX_TXDMA_8812F << BIT_SHIFT_PCIE_MAX_TXDMA_8812F) +#define BIT_CLEAR_PCIE_MAX_TXDMA_8812F(x) ((x) & (~BITS_PCIE_MAX_TXDMA_8812F)) +#define BIT_GET_PCIE_MAX_TXDMA_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA_8812F) & \ + BIT_MASK_PCIE_MAX_TXDMA_8812F) +#define BIT_SET_PCIE_MAX_TXDMA_8812F(x, v) \ + (BIT_CLEAR_PCIE_MAX_TXDMA_8812F(x) | BIT_PCIE_MAX_TXDMA_8812F(v)) + +#define BIT_EN_CPL_TIMEOUT_PS_8812F BIT(22) +#define BIT_REG_TXDMA_FAIL_PS_8812F BIT(21) +#define BIT_PCIE_RST_TRXDMA_INTF_8812F BIT(20) +#define BIT_EN_HWENTR_L1_8812F BIT(19) +#define BIT_EN_ADV_CLKGATE_8812F BIT(18) +#define BIT_PCIE_EN_SWENT_L23_8812F BIT(17) +#define BIT_PCIE_EN_HWEXT_L1_8812F BIT(16) +#define BIT_RX_CLOSE_EN_8812F BIT(15) +#define BIT_STOP_BCNQ_8812F BIT(14) +#define BIT_STOP_MGQ_8812F BIT(13) +#define BIT_STOP_VOQ_8812F BIT(12) +#define BIT_STOP_VIQ_8812F BIT(11) +#define BIT_STOP_BEQ_8812F BIT(10) +#define BIT_STOP_BKQ_8812F BIT(9) +#define BIT_STOP_RXQ_8812F BIT(8) +#define BIT_STOP_HI7Q_8812F BIT(7) +#define BIT_STOP_HI6Q_8812F BIT(6) +#define BIT_STOP_HI5Q_8812F BIT(5) +#define BIT_STOP_HI4Q_8812F BIT(4) +#define BIT_STOP_HI3Q_8812F BIT(3) +#define BIT_STOP_HI2Q_8812F BIT(2) +#define BIT_STOP_HI1Q_8812F BIT(1) +#define BIT_STOP_HI0Q_8812F BIT(0) + +/* 2 REG_INT_MIG_8812F */ + +#define BIT_SHIFT_TRXCOUNTER_MATCH_8812F 24 +#define BIT_MASK_TRXCOUNTER_MATCH_8812F 0xff +#define BIT_TRXCOUNTER_MATCH_8812F(x) \ + (((x) & BIT_MASK_TRXCOUNTER_MATCH_8812F) \ + << BIT_SHIFT_TRXCOUNTER_MATCH_8812F) +#define BITS_TRXCOUNTER_MATCH_8812F \ + (BIT_MASK_TRXCOUNTER_MATCH_8812F << BIT_SHIFT_TRXCOUNTER_MATCH_8812F) +#define BIT_CLEAR_TRXCOUNTER_MATCH_8812F(x) \ + ((x) & (~BITS_TRXCOUNTER_MATCH_8812F)) +#define BIT_GET_TRXCOUNTER_MATCH_8812F(x) \ + (((x) >> BIT_SHIFT_TRXCOUNTER_MATCH_8812F) & \ + BIT_MASK_TRXCOUNTER_MATCH_8812F) +#define BIT_SET_TRXCOUNTER_MATCH_8812F(x, v) \ + (BIT_CLEAR_TRXCOUNTER_MATCH_8812F(x) | BIT_TRXCOUNTER_MATCH_8812F(v)) + +#define BIT_SHIFT_TRXTIMER_MATCH_8812F 16 +#define BIT_MASK_TRXTIMER_MATCH_8812F 0xff +#define BIT_TRXTIMER_MATCH_8812F(x) \ + (((x) & BIT_MASK_TRXTIMER_MATCH_8812F) \ + << BIT_SHIFT_TRXTIMER_MATCH_8812F) +#define BITS_TRXTIMER_MATCH_8812F \ + (BIT_MASK_TRXTIMER_MATCH_8812F << BIT_SHIFT_TRXTIMER_MATCH_8812F) +#define BIT_CLEAR_TRXTIMER_MATCH_8812F(x) ((x) & (~BITS_TRXTIMER_MATCH_8812F)) +#define BIT_GET_TRXTIMER_MATCH_8812F(x) \ + (((x) >> BIT_SHIFT_TRXTIMER_MATCH_8812F) & \ + BIT_MASK_TRXTIMER_MATCH_8812F) +#define BIT_SET_TRXTIMER_MATCH_8812F(x, v) \ + (BIT_CLEAR_TRXTIMER_MATCH_8812F(x) | BIT_TRXTIMER_MATCH_8812F(v)) + +#define BIT_SHIFT_TRXTIMER_UNIT_8812F 0 +#define BIT_MASK_TRXTIMER_UNIT_8812F 0x3 +#define BIT_TRXTIMER_UNIT_8812F(x) \ + (((x) & BIT_MASK_TRXTIMER_UNIT_8812F) << BIT_SHIFT_TRXTIMER_UNIT_8812F) +#define BITS_TRXTIMER_UNIT_8812F \ + (BIT_MASK_TRXTIMER_UNIT_8812F << BIT_SHIFT_TRXTIMER_UNIT_8812F) +#define BIT_CLEAR_TRXTIMER_UNIT_8812F(x) ((x) & (~BITS_TRXTIMER_UNIT_8812F)) +#define BIT_GET_TRXTIMER_UNIT_8812F(x) \ + (((x) >> BIT_SHIFT_TRXTIMER_UNIT_8812F) & BIT_MASK_TRXTIMER_UNIT_8812F) +#define BIT_SET_TRXTIMER_UNIT_8812F(x, v) \ + (BIT_CLEAR_TRXTIMER_UNIT_8812F(x) | BIT_TRXTIMER_UNIT_8812F(v)) + +/* 2 REG_BCNQ_TXBD_DESA_8812F */ + +#define BIT_SHIFT_BCNQ_TXBD_DESA_8812F 0 +#define BIT_MASK_BCNQ_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_BCNQ_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_BCNQ_TXBD_DESA_8812F) \ + << BIT_SHIFT_BCNQ_TXBD_DESA_8812F) +#define BITS_BCNQ_TXBD_DESA_8812F \ + (BIT_MASK_BCNQ_TXBD_DESA_8812F << BIT_SHIFT_BCNQ_TXBD_DESA_8812F) +#define BIT_CLEAR_BCNQ_TXBD_DESA_8812F(x) ((x) & (~BITS_BCNQ_TXBD_DESA_8812F)) +#define BIT_GET_BCNQ_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA_8812F) & \ + BIT_MASK_BCNQ_TXBD_DESA_8812F) +#define BIT_SET_BCNQ_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_BCNQ_TXBD_DESA_8812F(x) | BIT_BCNQ_TXBD_DESA_8812F(v)) + +/* 2 REG_MGQ_TXBD_DESA_8812F */ + +#define BIT_SHIFT_MGQ_TXBD_DESA_8812F 0 +#define BIT_MASK_MGQ_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_MGQ_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_MGQ_TXBD_DESA_8812F) << BIT_SHIFT_MGQ_TXBD_DESA_8812F) +#define BITS_MGQ_TXBD_DESA_8812F \ + (BIT_MASK_MGQ_TXBD_DESA_8812F << BIT_SHIFT_MGQ_TXBD_DESA_8812F) +#define BIT_CLEAR_MGQ_TXBD_DESA_8812F(x) ((x) & (~BITS_MGQ_TXBD_DESA_8812F)) +#define BIT_GET_MGQ_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_TXBD_DESA_8812F) & BIT_MASK_MGQ_TXBD_DESA_8812F) +#define BIT_SET_MGQ_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_MGQ_TXBD_DESA_8812F(x) | BIT_MGQ_TXBD_DESA_8812F(v)) + +/* 2 REG_VOQ_TXBD_DESA_8812F */ + +#define BIT_SHIFT_VOQ_TXBD_DESA_8812F 0 +#define BIT_MASK_VOQ_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_VOQ_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_VOQ_TXBD_DESA_8812F) << BIT_SHIFT_VOQ_TXBD_DESA_8812F) +#define BITS_VOQ_TXBD_DESA_8812F \ + (BIT_MASK_VOQ_TXBD_DESA_8812F << BIT_SHIFT_VOQ_TXBD_DESA_8812F) +#define BIT_CLEAR_VOQ_TXBD_DESA_8812F(x) ((x) & (~BITS_VOQ_TXBD_DESA_8812F)) +#define BIT_GET_VOQ_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_VOQ_TXBD_DESA_8812F) & BIT_MASK_VOQ_TXBD_DESA_8812F) +#define BIT_SET_VOQ_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_VOQ_TXBD_DESA_8812F(x) | BIT_VOQ_TXBD_DESA_8812F(v)) + +/* 2 REG_VIQ_TXBD_DESA_8812F */ + +#define BIT_SHIFT_VIQ_TXBD_DESA_8812F 0 +#define BIT_MASK_VIQ_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_VIQ_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_VIQ_TXBD_DESA_8812F) << BIT_SHIFT_VIQ_TXBD_DESA_8812F) +#define BITS_VIQ_TXBD_DESA_8812F \ + (BIT_MASK_VIQ_TXBD_DESA_8812F << BIT_SHIFT_VIQ_TXBD_DESA_8812F) +#define BIT_CLEAR_VIQ_TXBD_DESA_8812F(x) ((x) & (~BITS_VIQ_TXBD_DESA_8812F)) +#define BIT_GET_VIQ_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_VIQ_TXBD_DESA_8812F) & BIT_MASK_VIQ_TXBD_DESA_8812F) +#define BIT_SET_VIQ_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_VIQ_TXBD_DESA_8812F(x) | BIT_VIQ_TXBD_DESA_8812F(v)) + +/* 2 REG_BEQ_TXBD_DESA_8812F */ + +#define BIT_SHIFT_BEQ_TXBD_DESA_8812F 0 +#define BIT_MASK_BEQ_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_BEQ_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_BEQ_TXBD_DESA_8812F) << BIT_SHIFT_BEQ_TXBD_DESA_8812F) +#define BITS_BEQ_TXBD_DESA_8812F \ + (BIT_MASK_BEQ_TXBD_DESA_8812F << BIT_SHIFT_BEQ_TXBD_DESA_8812F) +#define BIT_CLEAR_BEQ_TXBD_DESA_8812F(x) ((x) & (~BITS_BEQ_TXBD_DESA_8812F)) +#define BIT_GET_BEQ_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_BEQ_TXBD_DESA_8812F) & BIT_MASK_BEQ_TXBD_DESA_8812F) +#define BIT_SET_BEQ_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_BEQ_TXBD_DESA_8812F(x) | BIT_BEQ_TXBD_DESA_8812F(v)) + +/* 2 REG_BKQ_TXBD_DESA_8812F */ + +#define BIT_SHIFT_BKQ_TXBD_DESA_8812F 0 +#define BIT_MASK_BKQ_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_BKQ_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_BKQ_TXBD_DESA_8812F) << BIT_SHIFT_BKQ_TXBD_DESA_8812F) +#define BITS_BKQ_TXBD_DESA_8812F \ + (BIT_MASK_BKQ_TXBD_DESA_8812F << BIT_SHIFT_BKQ_TXBD_DESA_8812F) +#define BIT_CLEAR_BKQ_TXBD_DESA_8812F(x) ((x) & (~BITS_BKQ_TXBD_DESA_8812F)) +#define BIT_GET_BKQ_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_BKQ_TXBD_DESA_8812F) & BIT_MASK_BKQ_TXBD_DESA_8812F) +#define BIT_SET_BKQ_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_BKQ_TXBD_DESA_8812F(x) | BIT_BKQ_TXBD_DESA_8812F(v)) + +/* 2 REG_RXQ_RXBD_DESA_8812F */ + +#define BIT_SHIFT_RXQ_RXBD_DESA_8812F 0 +#define BIT_MASK_RXQ_RXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_RXQ_RXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_RXQ_RXBD_DESA_8812F) << BIT_SHIFT_RXQ_RXBD_DESA_8812F) +#define BITS_RXQ_RXBD_DESA_8812F \ + (BIT_MASK_RXQ_RXBD_DESA_8812F << BIT_SHIFT_RXQ_RXBD_DESA_8812F) +#define BIT_CLEAR_RXQ_RXBD_DESA_8812F(x) ((x) & (~BITS_RXQ_RXBD_DESA_8812F)) +#define BIT_GET_RXQ_RXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_RXQ_RXBD_DESA_8812F) & BIT_MASK_RXQ_RXBD_DESA_8812F) +#define BIT_SET_RXQ_RXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_RXQ_RXBD_DESA_8812F(x) | BIT_RXQ_RXBD_DESA_8812F(v)) + +/* 2 REG_HI0Q_TXBD_DESA_8812F */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_8812F 0 +#define BIT_MASK_HI0Q_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_HI0Q_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_8812F) \ + << BIT_SHIFT_HI0Q_TXBD_DESA_8812F) +#define BITS_HI0Q_TXBD_DESA_8812F \ + (BIT_MASK_HI0Q_TXBD_DESA_8812F << BIT_SHIFT_HI0Q_TXBD_DESA_8812F) +#define BIT_CLEAR_HI0Q_TXBD_DESA_8812F(x) ((x) & (~BITS_HI0Q_TXBD_DESA_8812F)) +#define BIT_GET_HI0Q_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_8812F) & \ + BIT_MASK_HI0Q_TXBD_DESA_8812F) +#define BIT_SET_HI0Q_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_8812F(x) | BIT_HI0Q_TXBD_DESA_8812F(v)) + +/* 2 REG_HI1Q_TXBD_DESA_8812F */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_8812F 0 +#define BIT_MASK_HI1Q_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_HI1Q_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_8812F) \ + << BIT_SHIFT_HI1Q_TXBD_DESA_8812F) +#define BITS_HI1Q_TXBD_DESA_8812F \ + (BIT_MASK_HI1Q_TXBD_DESA_8812F << BIT_SHIFT_HI1Q_TXBD_DESA_8812F) +#define BIT_CLEAR_HI1Q_TXBD_DESA_8812F(x) ((x) & (~BITS_HI1Q_TXBD_DESA_8812F)) +#define BIT_GET_HI1Q_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_8812F) & \ + BIT_MASK_HI1Q_TXBD_DESA_8812F) +#define BIT_SET_HI1Q_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_8812F(x) | BIT_HI1Q_TXBD_DESA_8812F(v)) + +/* 2 REG_HI2Q_TXBD_DESA_8812F */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_8812F 0 +#define BIT_MASK_HI2Q_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_HI2Q_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_8812F) \ + << BIT_SHIFT_HI2Q_TXBD_DESA_8812F) +#define BITS_HI2Q_TXBD_DESA_8812F \ + (BIT_MASK_HI2Q_TXBD_DESA_8812F << BIT_SHIFT_HI2Q_TXBD_DESA_8812F) +#define BIT_CLEAR_HI2Q_TXBD_DESA_8812F(x) ((x) & (~BITS_HI2Q_TXBD_DESA_8812F)) +#define BIT_GET_HI2Q_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_8812F) & \ + BIT_MASK_HI2Q_TXBD_DESA_8812F) +#define BIT_SET_HI2Q_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_8812F(x) | BIT_HI2Q_TXBD_DESA_8812F(v)) + +/* 2 REG_HI3Q_TXBD_DESA_8812F */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_8812F 0 +#define BIT_MASK_HI3Q_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_HI3Q_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_8812F) \ + << BIT_SHIFT_HI3Q_TXBD_DESA_8812F) +#define BITS_HI3Q_TXBD_DESA_8812F \ + (BIT_MASK_HI3Q_TXBD_DESA_8812F << BIT_SHIFT_HI3Q_TXBD_DESA_8812F) +#define BIT_CLEAR_HI3Q_TXBD_DESA_8812F(x) ((x) & (~BITS_HI3Q_TXBD_DESA_8812F)) +#define BIT_GET_HI3Q_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_8812F) & \ + BIT_MASK_HI3Q_TXBD_DESA_8812F) +#define BIT_SET_HI3Q_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_8812F(x) | BIT_HI3Q_TXBD_DESA_8812F(v)) + +/* 2 REG_HI4Q_TXBD_DESA_8812F */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_8812F 0 +#define BIT_MASK_HI4Q_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_HI4Q_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_8812F) \ + << BIT_SHIFT_HI4Q_TXBD_DESA_8812F) +#define BITS_HI4Q_TXBD_DESA_8812F \ + (BIT_MASK_HI4Q_TXBD_DESA_8812F << BIT_SHIFT_HI4Q_TXBD_DESA_8812F) +#define BIT_CLEAR_HI4Q_TXBD_DESA_8812F(x) ((x) & (~BITS_HI4Q_TXBD_DESA_8812F)) +#define BIT_GET_HI4Q_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_8812F) & \ + BIT_MASK_HI4Q_TXBD_DESA_8812F) +#define BIT_SET_HI4Q_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_8812F(x) | BIT_HI4Q_TXBD_DESA_8812F(v)) + +/* 2 REG_HI5Q_TXBD_DESA_8812F */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_8812F 0 +#define BIT_MASK_HI5Q_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_HI5Q_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_8812F) \ + << BIT_SHIFT_HI5Q_TXBD_DESA_8812F) +#define BITS_HI5Q_TXBD_DESA_8812F \ + (BIT_MASK_HI5Q_TXBD_DESA_8812F << BIT_SHIFT_HI5Q_TXBD_DESA_8812F) +#define BIT_CLEAR_HI5Q_TXBD_DESA_8812F(x) ((x) & (~BITS_HI5Q_TXBD_DESA_8812F)) +#define BIT_GET_HI5Q_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_8812F) & \ + BIT_MASK_HI5Q_TXBD_DESA_8812F) +#define BIT_SET_HI5Q_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_8812F(x) | BIT_HI5Q_TXBD_DESA_8812F(v)) + +/* 2 REG_HI6Q_TXBD_DESA_8812F */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_8812F 0 +#define BIT_MASK_HI6Q_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_HI6Q_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_8812F) \ + << BIT_SHIFT_HI6Q_TXBD_DESA_8812F) +#define BITS_HI6Q_TXBD_DESA_8812F \ + (BIT_MASK_HI6Q_TXBD_DESA_8812F << BIT_SHIFT_HI6Q_TXBD_DESA_8812F) +#define BIT_CLEAR_HI6Q_TXBD_DESA_8812F(x) ((x) & (~BITS_HI6Q_TXBD_DESA_8812F)) +#define BIT_GET_HI6Q_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_8812F) & \ + BIT_MASK_HI6Q_TXBD_DESA_8812F) +#define BIT_SET_HI6Q_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_8812F(x) | BIT_HI6Q_TXBD_DESA_8812F(v)) + +/* 2 REG_HI7Q_TXBD_DESA_8812F */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_8812F 0 +#define BIT_MASK_HI7Q_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_HI7Q_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_8812F) \ + << BIT_SHIFT_HI7Q_TXBD_DESA_8812F) +#define BITS_HI7Q_TXBD_DESA_8812F \ + (BIT_MASK_HI7Q_TXBD_DESA_8812F << BIT_SHIFT_HI7Q_TXBD_DESA_8812F) +#define BIT_CLEAR_HI7Q_TXBD_DESA_8812F(x) ((x) & (~BITS_HI7Q_TXBD_DESA_8812F)) +#define BIT_GET_HI7Q_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_8812F) & \ + BIT_MASK_HI7Q_TXBD_DESA_8812F) +#define BIT_SET_HI7Q_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_8812F(x) | BIT_HI7Q_TXBD_DESA_8812F(v)) + +/* 2 REG_MGQ_TXBD_NUM_8812F */ +#define BIT_PCIE_MGQ_FLAG_8812F BIT(14) + +#define BIT_SHIFT_MGQ_DESC_MODE_8812F 12 +#define BIT_MASK_MGQ_DESC_MODE_8812F 0x3 +#define BIT_MGQ_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_MGQ_DESC_MODE_8812F) << BIT_SHIFT_MGQ_DESC_MODE_8812F) +#define BITS_MGQ_DESC_MODE_8812F \ + (BIT_MASK_MGQ_DESC_MODE_8812F << BIT_SHIFT_MGQ_DESC_MODE_8812F) +#define BIT_CLEAR_MGQ_DESC_MODE_8812F(x) ((x) & (~BITS_MGQ_DESC_MODE_8812F)) +#define BIT_GET_MGQ_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_MODE_8812F) & BIT_MASK_MGQ_DESC_MODE_8812F) +#define BIT_SET_MGQ_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_MGQ_DESC_MODE_8812F(x) | BIT_MGQ_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_MGQ_DESC_NUM_8812F 0 +#define BIT_MASK_MGQ_DESC_NUM_8812F 0xfff +#define BIT_MGQ_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_MGQ_DESC_NUM_8812F) << BIT_SHIFT_MGQ_DESC_NUM_8812F) +#define BITS_MGQ_DESC_NUM_8812F \ + (BIT_MASK_MGQ_DESC_NUM_8812F << BIT_SHIFT_MGQ_DESC_NUM_8812F) +#define BIT_CLEAR_MGQ_DESC_NUM_8812F(x) ((x) & (~BITS_MGQ_DESC_NUM_8812F)) +#define BIT_GET_MGQ_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_NUM_8812F) & BIT_MASK_MGQ_DESC_NUM_8812F) +#define BIT_SET_MGQ_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_MGQ_DESC_NUM_8812F(x) | BIT_MGQ_DESC_NUM_8812F(v)) + +/* 2 REG_RX_RXBD_NUM_8812F */ +#define BIT_SYS_32_64_8812F BIT(15) + +#define BIT_SHIFT_BCNQ_DESC_MODE_8812F 13 +#define BIT_MASK_BCNQ_DESC_MODE_8812F 0x3 +#define BIT_BCNQ_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_BCNQ_DESC_MODE_8812F) \ + << BIT_SHIFT_BCNQ_DESC_MODE_8812F) +#define BITS_BCNQ_DESC_MODE_8812F \ + (BIT_MASK_BCNQ_DESC_MODE_8812F << BIT_SHIFT_BCNQ_DESC_MODE_8812F) +#define BIT_CLEAR_BCNQ_DESC_MODE_8812F(x) ((x) & (~BITS_BCNQ_DESC_MODE_8812F)) +#define BIT_GET_BCNQ_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_BCNQ_DESC_MODE_8812F) & \ + BIT_MASK_BCNQ_DESC_MODE_8812F) +#define BIT_SET_BCNQ_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_BCNQ_DESC_MODE_8812F(x) | BIT_BCNQ_DESC_MODE_8812F(v)) + +#define BIT_PCIE_BCNQ_FLAG_8812F BIT(12) + +#define BIT_SHIFT_RXQ_DESC_NUM_8812F 0 +#define BIT_MASK_RXQ_DESC_NUM_8812F 0xfff +#define BIT_RXQ_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_RXQ_DESC_NUM_8812F) << BIT_SHIFT_RXQ_DESC_NUM_8812F) +#define BITS_RXQ_DESC_NUM_8812F \ + (BIT_MASK_RXQ_DESC_NUM_8812F << BIT_SHIFT_RXQ_DESC_NUM_8812F) +#define BIT_CLEAR_RXQ_DESC_NUM_8812F(x) ((x) & (~BITS_RXQ_DESC_NUM_8812F)) +#define BIT_GET_RXQ_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_RXQ_DESC_NUM_8812F) & BIT_MASK_RXQ_DESC_NUM_8812F) +#define BIT_SET_RXQ_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_RXQ_DESC_NUM_8812F(x) | BIT_RXQ_DESC_NUM_8812F(v)) + +/* 2 REG_VOQ_TXBD_NUM_8812F */ +#define BIT_PCIE_VOQ_FLAG_8812F BIT(14) + +#define BIT_SHIFT_VOQ_DESC_MODE_8812F 12 +#define BIT_MASK_VOQ_DESC_MODE_8812F 0x3 +#define BIT_VOQ_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_VOQ_DESC_MODE_8812F) << BIT_SHIFT_VOQ_DESC_MODE_8812F) +#define BITS_VOQ_DESC_MODE_8812F \ + (BIT_MASK_VOQ_DESC_MODE_8812F << BIT_SHIFT_VOQ_DESC_MODE_8812F) +#define BIT_CLEAR_VOQ_DESC_MODE_8812F(x) ((x) & (~BITS_VOQ_DESC_MODE_8812F)) +#define BIT_GET_VOQ_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_MODE_8812F) & BIT_MASK_VOQ_DESC_MODE_8812F) +#define BIT_SET_VOQ_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_VOQ_DESC_MODE_8812F(x) | BIT_VOQ_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_VOQ_DESC_NUM_8812F 0 +#define BIT_MASK_VOQ_DESC_NUM_8812F 0xfff +#define BIT_VOQ_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_VOQ_DESC_NUM_8812F) << BIT_SHIFT_VOQ_DESC_NUM_8812F) +#define BITS_VOQ_DESC_NUM_8812F \ + (BIT_MASK_VOQ_DESC_NUM_8812F << BIT_SHIFT_VOQ_DESC_NUM_8812F) +#define BIT_CLEAR_VOQ_DESC_NUM_8812F(x) ((x) & (~BITS_VOQ_DESC_NUM_8812F)) +#define BIT_GET_VOQ_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_NUM_8812F) & BIT_MASK_VOQ_DESC_NUM_8812F) +#define BIT_SET_VOQ_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_VOQ_DESC_NUM_8812F(x) | BIT_VOQ_DESC_NUM_8812F(v)) + +/* 2 REG_VIQ_TXBD_NUM_8812F */ +#define BIT_PCIE_VIQ_FLAG_8812F BIT(14) + +#define BIT_SHIFT_VIQ_DESC_MODE_8812F 12 +#define BIT_MASK_VIQ_DESC_MODE_8812F 0x3 +#define BIT_VIQ_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_VIQ_DESC_MODE_8812F) << BIT_SHIFT_VIQ_DESC_MODE_8812F) +#define BITS_VIQ_DESC_MODE_8812F \ + (BIT_MASK_VIQ_DESC_MODE_8812F << BIT_SHIFT_VIQ_DESC_MODE_8812F) +#define BIT_CLEAR_VIQ_DESC_MODE_8812F(x) ((x) & (~BITS_VIQ_DESC_MODE_8812F)) +#define BIT_GET_VIQ_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_MODE_8812F) & BIT_MASK_VIQ_DESC_MODE_8812F) +#define BIT_SET_VIQ_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_VIQ_DESC_MODE_8812F(x) | BIT_VIQ_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_VIQ_DESC_NUM_8812F 0 +#define BIT_MASK_VIQ_DESC_NUM_8812F 0xfff +#define BIT_VIQ_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_VIQ_DESC_NUM_8812F) << BIT_SHIFT_VIQ_DESC_NUM_8812F) +#define BITS_VIQ_DESC_NUM_8812F \ + (BIT_MASK_VIQ_DESC_NUM_8812F << BIT_SHIFT_VIQ_DESC_NUM_8812F) +#define BIT_CLEAR_VIQ_DESC_NUM_8812F(x) ((x) & (~BITS_VIQ_DESC_NUM_8812F)) +#define BIT_GET_VIQ_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_NUM_8812F) & BIT_MASK_VIQ_DESC_NUM_8812F) +#define BIT_SET_VIQ_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_VIQ_DESC_NUM_8812F(x) | BIT_VIQ_DESC_NUM_8812F(v)) + +/* 2 REG_BEQ_TXBD_NUM_8812F */ +#define BIT_PCIE_BEQ_FLAG_8812F BIT(14) + +#define BIT_SHIFT_BEQ_DESC_MODE_8812F 12 +#define BIT_MASK_BEQ_DESC_MODE_8812F 0x3 +#define BIT_BEQ_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_BEQ_DESC_MODE_8812F) << BIT_SHIFT_BEQ_DESC_MODE_8812F) +#define BITS_BEQ_DESC_MODE_8812F \ + (BIT_MASK_BEQ_DESC_MODE_8812F << BIT_SHIFT_BEQ_DESC_MODE_8812F) +#define BIT_CLEAR_BEQ_DESC_MODE_8812F(x) ((x) & (~BITS_BEQ_DESC_MODE_8812F)) +#define BIT_GET_BEQ_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_MODE_8812F) & BIT_MASK_BEQ_DESC_MODE_8812F) +#define BIT_SET_BEQ_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_BEQ_DESC_MODE_8812F(x) | BIT_BEQ_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_BEQ_DESC_NUM_8812F 0 +#define BIT_MASK_BEQ_DESC_NUM_8812F 0xfff +#define BIT_BEQ_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_BEQ_DESC_NUM_8812F) << BIT_SHIFT_BEQ_DESC_NUM_8812F) +#define BITS_BEQ_DESC_NUM_8812F \ + (BIT_MASK_BEQ_DESC_NUM_8812F << BIT_SHIFT_BEQ_DESC_NUM_8812F) +#define BIT_CLEAR_BEQ_DESC_NUM_8812F(x) ((x) & (~BITS_BEQ_DESC_NUM_8812F)) +#define BIT_GET_BEQ_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_NUM_8812F) & BIT_MASK_BEQ_DESC_NUM_8812F) +#define BIT_SET_BEQ_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_BEQ_DESC_NUM_8812F(x) | BIT_BEQ_DESC_NUM_8812F(v)) + +/* 2 REG_BKQ_TXBD_NUM_8812F */ +#define BIT_PCIE_BKQ_FLAG_8812F BIT(14) + +#define BIT_SHIFT_BKQ_DESC_MODE_8812F 12 +#define BIT_MASK_BKQ_DESC_MODE_8812F 0x3 +#define BIT_BKQ_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_BKQ_DESC_MODE_8812F) << BIT_SHIFT_BKQ_DESC_MODE_8812F) +#define BITS_BKQ_DESC_MODE_8812F \ + (BIT_MASK_BKQ_DESC_MODE_8812F << BIT_SHIFT_BKQ_DESC_MODE_8812F) +#define BIT_CLEAR_BKQ_DESC_MODE_8812F(x) ((x) & (~BITS_BKQ_DESC_MODE_8812F)) +#define BIT_GET_BKQ_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_MODE_8812F) & BIT_MASK_BKQ_DESC_MODE_8812F) +#define BIT_SET_BKQ_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_BKQ_DESC_MODE_8812F(x) | BIT_BKQ_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_BKQ_DESC_NUM_8812F 0 +#define BIT_MASK_BKQ_DESC_NUM_8812F 0xfff +#define BIT_BKQ_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_BKQ_DESC_NUM_8812F) << BIT_SHIFT_BKQ_DESC_NUM_8812F) +#define BITS_BKQ_DESC_NUM_8812F \ + (BIT_MASK_BKQ_DESC_NUM_8812F << BIT_SHIFT_BKQ_DESC_NUM_8812F) +#define BIT_CLEAR_BKQ_DESC_NUM_8812F(x) ((x) & (~BITS_BKQ_DESC_NUM_8812F)) +#define BIT_GET_BKQ_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_NUM_8812F) & BIT_MASK_BKQ_DESC_NUM_8812F) +#define BIT_SET_BKQ_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_BKQ_DESC_NUM_8812F(x) | BIT_BKQ_DESC_NUM_8812F(v)) + +/* 2 REG_HI0Q_TXBD_NUM_8812F */ +#define BIT_HI0Q_FLAG_8812F BIT(14) + +#define BIT_SHIFT_HI0Q_DESC_MODE_8812F 12 +#define BIT_MASK_HI0Q_DESC_MODE_8812F 0x3 +#define BIT_HI0Q_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_HI0Q_DESC_MODE_8812F) \ + << BIT_SHIFT_HI0Q_DESC_MODE_8812F) +#define BITS_HI0Q_DESC_MODE_8812F \ + (BIT_MASK_HI0Q_DESC_MODE_8812F << BIT_SHIFT_HI0Q_DESC_MODE_8812F) +#define BIT_CLEAR_HI0Q_DESC_MODE_8812F(x) ((x) & (~BITS_HI0Q_DESC_MODE_8812F)) +#define BIT_GET_HI0Q_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_MODE_8812F) & \ + BIT_MASK_HI0Q_DESC_MODE_8812F) +#define BIT_SET_HI0Q_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_HI0Q_DESC_MODE_8812F(x) | BIT_HI0Q_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_HI0Q_DESC_NUM_8812F 0 +#define BIT_MASK_HI0Q_DESC_NUM_8812F 0xfff +#define BIT_HI0Q_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_HI0Q_DESC_NUM_8812F) << BIT_SHIFT_HI0Q_DESC_NUM_8812F) +#define BITS_HI0Q_DESC_NUM_8812F \ + (BIT_MASK_HI0Q_DESC_NUM_8812F << BIT_SHIFT_HI0Q_DESC_NUM_8812F) +#define BIT_CLEAR_HI0Q_DESC_NUM_8812F(x) ((x) & (~BITS_HI0Q_DESC_NUM_8812F)) +#define BIT_GET_HI0Q_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_NUM_8812F) & BIT_MASK_HI0Q_DESC_NUM_8812F) +#define BIT_SET_HI0Q_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_HI0Q_DESC_NUM_8812F(x) | BIT_HI0Q_DESC_NUM_8812F(v)) + +/* 2 REG_HI1Q_TXBD_NUM_8812F */ +#define BIT_HI1Q_FLAG_8812F BIT(14) + +#define BIT_SHIFT_HI1Q_DESC_MODE_8812F 12 +#define BIT_MASK_HI1Q_DESC_MODE_8812F 0x3 +#define BIT_HI1Q_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_HI1Q_DESC_MODE_8812F) \ + << BIT_SHIFT_HI1Q_DESC_MODE_8812F) +#define BITS_HI1Q_DESC_MODE_8812F \ + (BIT_MASK_HI1Q_DESC_MODE_8812F << BIT_SHIFT_HI1Q_DESC_MODE_8812F) +#define BIT_CLEAR_HI1Q_DESC_MODE_8812F(x) ((x) & (~BITS_HI1Q_DESC_MODE_8812F)) +#define BIT_GET_HI1Q_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_MODE_8812F) & \ + BIT_MASK_HI1Q_DESC_MODE_8812F) +#define BIT_SET_HI1Q_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_HI1Q_DESC_MODE_8812F(x) | BIT_HI1Q_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_HI1Q_DESC_NUM_8812F 0 +#define BIT_MASK_HI1Q_DESC_NUM_8812F 0xfff +#define BIT_HI1Q_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_HI1Q_DESC_NUM_8812F) << BIT_SHIFT_HI1Q_DESC_NUM_8812F) +#define BITS_HI1Q_DESC_NUM_8812F \ + (BIT_MASK_HI1Q_DESC_NUM_8812F << BIT_SHIFT_HI1Q_DESC_NUM_8812F) +#define BIT_CLEAR_HI1Q_DESC_NUM_8812F(x) ((x) & (~BITS_HI1Q_DESC_NUM_8812F)) +#define BIT_GET_HI1Q_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_NUM_8812F) & BIT_MASK_HI1Q_DESC_NUM_8812F) +#define BIT_SET_HI1Q_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_HI1Q_DESC_NUM_8812F(x) | BIT_HI1Q_DESC_NUM_8812F(v)) + +/* 2 REG_HI2Q_TXBD_NUM_8812F */ +#define BIT_HI2Q_FLAG_8812F BIT(14) + +#define BIT_SHIFT_HI2Q_DESC_MODE_8812F 12 +#define BIT_MASK_HI2Q_DESC_MODE_8812F 0x3 +#define BIT_HI2Q_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_HI2Q_DESC_MODE_8812F) \ + << BIT_SHIFT_HI2Q_DESC_MODE_8812F) +#define BITS_HI2Q_DESC_MODE_8812F \ + (BIT_MASK_HI2Q_DESC_MODE_8812F << BIT_SHIFT_HI2Q_DESC_MODE_8812F) +#define BIT_CLEAR_HI2Q_DESC_MODE_8812F(x) ((x) & (~BITS_HI2Q_DESC_MODE_8812F)) +#define BIT_GET_HI2Q_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_MODE_8812F) & \ + BIT_MASK_HI2Q_DESC_MODE_8812F) +#define BIT_SET_HI2Q_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_HI2Q_DESC_MODE_8812F(x) | BIT_HI2Q_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_HI2Q_DESC_NUM_8812F 0 +#define BIT_MASK_HI2Q_DESC_NUM_8812F 0xfff +#define BIT_HI2Q_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_HI2Q_DESC_NUM_8812F) << BIT_SHIFT_HI2Q_DESC_NUM_8812F) +#define BITS_HI2Q_DESC_NUM_8812F \ + (BIT_MASK_HI2Q_DESC_NUM_8812F << BIT_SHIFT_HI2Q_DESC_NUM_8812F) +#define BIT_CLEAR_HI2Q_DESC_NUM_8812F(x) ((x) & (~BITS_HI2Q_DESC_NUM_8812F)) +#define BIT_GET_HI2Q_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_NUM_8812F) & BIT_MASK_HI2Q_DESC_NUM_8812F) +#define BIT_SET_HI2Q_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_HI2Q_DESC_NUM_8812F(x) | BIT_HI2Q_DESC_NUM_8812F(v)) + +/* 2 REG_HI3Q_TXBD_NUM_8812F */ +#define BIT_HI3Q_FLAG_8812F BIT(14) + +#define BIT_SHIFT_HI3Q_DESC_MODE_8812F 12 +#define BIT_MASK_HI3Q_DESC_MODE_8812F 0x3 +#define BIT_HI3Q_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_HI3Q_DESC_MODE_8812F) \ + << BIT_SHIFT_HI3Q_DESC_MODE_8812F) +#define BITS_HI3Q_DESC_MODE_8812F \ + (BIT_MASK_HI3Q_DESC_MODE_8812F << BIT_SHIFT_HI3Q_DESC_MODE_8812F) +#define BIT_CLEAR_HI3Q_DESC_MODE_8812F(x) ((x) & (~BITS_HI3Q_DESC_MODE_8812F)) +#define BIT_GET_HI3Q_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_MODE_8812F) & \ + BIT_MASK_HI3Q_DESC_MODE_8812F) +#define BIT_SET_HI3Q_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_HI3Q_DESC_MODE_8812F(x) | BIT_HI3Q_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_HI3Q_DESC_NUM_8812F 0 +#define BIT_MASK_HI3Q_DESC_NUM_8812F 0xfff +#define BIT_HI3Q_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_HI3Q_DESC_NUM_8812F) << BIT_SHIFT_HI3Q_DESC_NUM_8812F) +#define BITS_HI3Q_DESC_NUM_8812F \ + (BIT_MASK_HI3Q_DESC_NUM_8812F << BIT_SHIFT_HI3Q_DESC_NUM_8812F) +#define BIT_CLEAR_HI3Q_DESC_NUM_8812F(x) ((x) & (~BITS_HI3Q_DESC_NUM_8812F)) +#define BIT_GET_HI3Q_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_NUM_8812F) & BIT_MASK_HI3Q_DESC_NUM_8812F) +#define BIT_SET_HI3Q_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_HI3Q_DESC_NUM_8812F(x) | BIT_HI3Q_DESC_NUM_8812F(v)) + +/* 2 REG_HI4Q_TXBD_NUM_8812F */ +#define BIT_HI4Q_FLAG_8812F BIT(14) + +#define BIT_SHIFT_HI4Q_DESC_MODE_8812F 12 +#define BIT_MASK_HI4Q_DESC_MODE_8812F 0x3 +#define BIT_HI4Q_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_HI4Q_DESC_MODE_8812F) \ + << BIT_SHIFT_HI4Q_DESC_MODE_8812F) +#define BITS_HI4Q_DESC_MODE_8812F \ + (BIT_MASK_HI4Q_DESC_MODE_8812F << BIT_SHIFT_HI4Q_DESC_MODE_8812F) +#define BIT_CLEAR_HI4Q_DESC_MODE_8812F(x) ((x) & (~BITS_HI4Q_DESC_MODE_8812F)) +#define BIT_GET_HI4Q_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_MODE_8812F) & \ + BIT_MASK_HI4Q_DESC_MODE_8812F) +#define BIT_SET_HI4Q_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_HI4Q_DESC_MODE_8812F(x) | BIT_HI4Q_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_HI4Q_DESC_NUM_8812F 0 +#define BIT_MASK_HI4Q_DESC_NUM_8812F 0xfff +#define BIT_HI4Q_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_HI4Q_DESC_NUM_8812F) << BIT_SHIFT_HI4Q_DESC_NUM_8812F) +#define BITS_HI4Q_DESC_NUM_8812F \ + (BIT_MASK_HI4Q_DESC_NUM_8812F << BIT_SHIFT_HI4Q_DESC_NUM_8812F) +#define BIT_CLEAR_HI4Q_DESC_NUM_8812F(x) ((x) & (~BITS_HI4Q_DESC_NUM_8812F)) +#define BIT_GET_HI4Q_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_NUM_8812F) & BIT_MASK_HI4Q_DESC_NUM_8812F) +#define BIT_SET_HI4Q_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_HI4Q_DESC_NUM_8812F(x) | BIT_HI4Q_DESC_NUM_8812F(v)) + +/* 2 REG_HI5Q_TXBD_NUM_8812F */ +#define BIT_HI5Q_FLAG_8812F BIT(14) + +#define BIT_SHIFT_HI5Q_DESC_MODE_8812F 12 +#define BIT_MASK_HI5Q_DESC_MODE_8812F 0x3 +#define BIT_HI5Q_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_HI5Q_DESC_MODE_8812F) \ + << BIT_SHIFT_HI5Q_DESC_MODE_8812F) +#define BITS_HI5Q_DESC_MODE_8812F \ + (BIT_MASK_HI5Q_DESC_MODE_8812F << BIT_SHIFT_HI5Q_DESC_MODE_8812F) +#define BIT_CLEAR_HI5Q_DESC_MODE_8812F(x) ((x) & (~BITS_HI5Q_DESC_MODE_8812F)) +#define BIT_GET_HI5Q_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_MODE_8812F) & \ + BIT_MASK_HI5Q_DESC_MODE_8812F) +#define BIT_SET_HI5Q_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_HI5Q_DESC_MODE_8812F(x) | BIT_HI5Q_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_HI5Q_DESC_NUM_8812F 0 +#define BIT_MASK_HI5Q_DESC_NUM_8812F 0xfff +#define BIT_HI5Q_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_HI5Q_DESC_NUM_8812F) << BIT_SHIFT_HI5Q_DESC_NUM_8812F) +#define BITS_HI5Q_DESC_NUM_8812F \ + (BIT_MASK_HI5Q_DESC_NUM_8812F << BIT_SHIFT_HI5Q_DESC_NUM_8812F) +#define BIT_CLEAR_HI5Q_DESC_NUM_8812F(x) ((x) & (~BITS_HI5Q_DESC_NUM_8812F)) +#define BIT_GET_HI5Q_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_NUM_8812F) & BIT_MASK_HI5Q_DESC_NUM_8812F) +#define BIT_SET_HI5Q_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_HI5Q_DESC_NUM_8812F(x) | BIT_HI5Q_DESC_NUM_8812F(v)) + +/* 2 REG_HI6Q_TXBD_NUM_8812F */ +#define BIT_HI6Q_FLAG_8812F BIT(14) + +#define BIT_SHIFT_HI6Q_DESC_MODE_8812F 12 +#define BIT_MASK_HI6Q_DESC_MODE_8812F 0x3 +#define BIT_HI6Q_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_HI6Q_DESC_MODE_8812F) \ + << BIT_SHIFT_HI6Q_DESC_MODE_8812F) +#define BITS_HI6Q_DESC_MODE_8812F \ + (BIT_MASK_HI6Q_DESC_MODE_8812F << BIT_SHIFT_HI6Q_DESC_MODE_8812F) +#define BIT_CLEAR_HI6Q_DESC_MODE_8812F(x) ((x) & (~BITS_HI6Q_DESC_MODE_8812F)) +#define BIT_GET_HI6Q_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_MODE_8812F) & \ + BIT_MASK_HI6Q_DESC_MODE_8812F) +#define BIT_SET_HI6Q_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_HI6Q_DESC_MODE_8812F(x) | BIT_HI6Q_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_HI6Q_DESC_NUM_8812F 0 +#define BIT_MASK_HI6Q_DESC_NUM_8812F 0xfff +#define BIT_HI6Q_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_HI6Q_DESC_NUM_8812F) << BIT_SHIFT_HI6Q_DESC_NUM_8812F) +#define BITS_HI6Q_DESC_NUM_8812F \ + (BIT_MASK_HI6Q_DESC_NUM_8812F << BIT_SHIFT_HI6Q_DESC_NUM_8812F) +#define BIT_CLEAR_HI6Q_DESC_NUM_8812F(x) ((x) & (~BITS_HI6Q_DESC_NUM_8812F)) +#define BIT_GET_HI6Q_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_NUM_8812F) & BIT_MASK_HI6Q_DESC_NUM_8812F) +#define BIT_SET_HI6Q_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_HI6Q_DESC_NUM_8812F(x) | BIT_HI6Q_DESC_NUM_8812F(v)) + +/* 2 REG_HI7Q_TXBD_NUM_8812F */ +#define BIT_HI7Q_FLAG_8812F BIT(14) + +#define BIT_SHIFT_HI7Q_DESC_MODE_8812F 12 +#define BIT_MASK_HI7Q_DESC_MODE_8812F 0x3 +#define BIT_HI7Q_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_HI7Q_DESC_MODE_8812F) \ + << BIT_SHIFT_HI7Q_DESC_MODE_8812F) +#define BITS_HI7Q_DESC_MODE_8812F \ + (BIT_MASK_HI7Q_DESC_MODE_8812F << BIT_SHIFT_HI7Q_DESC_MODE_8812F) +#define BIT_CLEAR_HI7Q_DESC_MODE_8812F(x) ((x) & (~BITS_HI7Q_DESC_MODE_8812F)) +#define BIT_GET_HI7Q_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_MODE_8812F) & \ + BIT_MASK_HI7Q_DESC_MODE_8812F) +#define BIT_SET_HI7Q_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_HI7Q_DESC_MODE_8812F(x) | BIT_HI7Q_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_HI7Q_DESC_NUM_8812F 0 +#define BIT_MASK_HI7Q_DESC_NUM_8812F 0xfff +#define BIT_HI7Q_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_HI7Q_DESC_NUM_8812F) << BIT_SHIFT_HI7Q_DESC_NUM_8812F) +#define BITS_HI7Q_DESC_NUM_8812F \ + (BIT_MASK_HI7Q_DESC_NUM_8812F << BIT_SHIFT_HI7Q_DESC_NUM_8812F) +#define BIT_CLEAR_HI7Q_DESC_NUM_8812F(x) ((x) & (~BITS_HI7Q_DESC_NUM_8812F)) +#define BIT_GET_HI7Q_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_NUM_8812F) & BIT_MASK_HI7Q_DESC_NUM_8812F) +#define BIT_SET_HI7Q_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_HI7Q_DESC_NUM_8812F(x) | BIT_HI7Q_DESC_NUM_8812F(v)) + +/* 2 REG_TSFTIMER_HCI_8812F */ + +#define BIT_SHIFT_TSFT2_HCI_8812F 16 +#define BIT_MASK_TSFT2_HCI_8812F 0xffff +#define BIT_TSFT2_HCI_8812F(x) \ + (((x) & BIT_MASK_TSFT2_HCI_8812F) << BIT_SHIFT_TSFT2_HCI_8812F) +#define BITS_TSFT2_HCI_8812F \ + (BIT_MASK_TSFT2_HCI_8812F << BIT_SHIFT_TSFT2_HCI_8812F) +#define BIT_CLEAR_TSFT2_HCI_8812F(x) ((x) & (~BITS_TSFT2_HCI_8812F)) +#define BIT_GET_TSFT2_HCI_8812F(x) \ + (((x) >> BIT_SHIFT_TSFT2_HCI_8812F) & BIT_MASK_TSFT2_HCI_8812F) +#define BIT_SET_TSFT2_HCI_8812F(x, v) \ + (BIT_CLEAR_TSFT2_HCI_8812F(x) | BIT_TSFT2_HCI_8812F(v)) + +#define BIT_SHIFT_TSFT1_HCI_8812F 0 +#define BIT_MASK_TSFT1_HCI_8812F 0xffff +#define BIT_TSFT1_HCI_8812F(x) \ + (((x) & BIT_MASK_TSFT1_HCI_8812F) << BIT_SHIFT_TSFT1_HCI_8812F) +#define BITS_TSFT1_HCI_8812F \ + (BIT_MASK_TSFT1_HCI_8812F << BIT_SHIFT_TSFT1_HCI_8812F) +#define BIT_CLEAR_TSFT1_HCI_8812F(x) ((x) & (~BITS_TSFT1_HCI_8812F)) +#define BIT_GET_TSFT1_HCI_8812F(x) \ + (((x) >> BIT_SHIFT_TSFT1_HCI_8812F) & BIT_MASK_TSFT1_HCI_8812F) +#define BIT_SET_TSFT1_HCI_8812F(x, v) \ + (BIT_CLEAR_TSFT1_HCI_8812F(x) | BIT_TSFT1_HCI_8812F(v)) + +/* 2 REG_BD_RWPTR_CLR_8812F */ +#define BIT_CLR_HI7Q_HW_IDX_8812F BIT(29) +#define BIT_CLR_HI6Q_HW_IDX_8812F BIT(28) +#define BIT_CLR_HI5Q_HW_IDX_8812F BIT(27) +#define BIT_CLR_HI4Q_HW_IDX_8812F BIT(26) +#define BIT_CLR_HI3Q_HW_IDX_8812F BIT(25) +#define BIT_CLR_HI2Q_HW_IDX_8812F BIT(24) +#define BIT_CLR_HI1Q_HW_IDX_8812F BIT(23) +#define BIT_CLR_HI0Q_HW_IDX_8812F BIT(22) +#define BIT_CLR_BKQ_HW_IDX_8812F BIT(21) +#define BIT_CLR_BEQ_HW_IDX_8812F BIT(20) +#define BIT_CLR_VIQ_HW_IDX_8812F BIT(19) +#define BIT_CLR_VOQ_HW_IDX_8812F BIT(18) +#define BIT_CLR_MGQ_HW_IDX_8812F BIT(17) +#define BIT_CLR_RXQ_HW_IDX_8812F BIT(16) +#define BIT_CLR_HI7Q_HOST_IDX_8812F BIT(13) +#define BIT_CLR_HI6Q_HOST_IDX_8812F BIT(12) +#define BIT_CLR_HI5Q_HOST_IDX_8812F BIT(11) +#define BIT_CLR_HI4Q_HOST_IDX_8812F BIT(10) +#define BIT_CLR_HI3Q_HOST_IDX_8812F BIT(9) +#define BIT_CLR_HI2Q_HOST_IDX_8812F BIT(8) +#define BIT_CLR_HI1Q_HOST_IDX_8812F BIT(7) +#define BIT_CLR_HI0Q_HOST_IDX_8812F BIT(6) +#define BIT_CLR_BKQ_HOST_IDX_8812F BIT(5) +#define BIT_CLR_BEQ_HOST_IDX_8812F BIT(4) +#define BIT_CLR_VIQ_HOST_IDX_8812F BIT(3) +#define BIT_CLR_VOQ_HOST_IDX_8812F BIT(2) +#define BIT_CLR_MGQ_HOST_IDX_8812F BIT(1) +#define BIT_CLR_RXQ_HOST_IDX_8812F BIT(0) + +/* 2 REG_VOQ_TXBD_IDX_8812F */ + +#define BIT_SHIFT_VOQ_HW_IDX_8812F 16 +#define BIT_MASK_VOQ_HW_IDX_8812F 0xfff +#define BIT_VOQ_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_VOQ_HW_IDX_8812F) << BIT_SHIFT_VOQ_HW_IDX_8812F) +#define BITS_VOQ_HW_IDX_8812F \ + (BIT_MASK_VOQ_HW_IDX_8812F << BIT_SHIFT_VOQ_HW_IDX_8812F) +#define BIT_CLEAR_VOQ_HW_IDX_8812F(x) ((x) & (~BITS_VOQ_HW_IDX_8812F)) +#define BIT_GET_VOQ_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_VOQ_HW_IDX_8812F) & BIT_MASK_VOQ_HW_IDX_8812F) +#define BIT_SET_VOQ_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_VOQ_HW_IDX_8812F(x) | BIT_VOQ_HW_IDX_8812F(v)) + +#define BIT_SHIFT_VOQ_HOST_IDX_8812F 0 +#define BIT_MASK_VOQ_HOST_IDX_8812F 0xfff +#define BIT_VOQ_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_VOQ_HOST_IDX_8812F) << BIT_SHIFT_VOQ_HOST_IDX_8812F) +#define BITS_VOQ_HOST_IDX_8812F \ + (BIT_MASK_VOQ_HOST_IDX_8812F << BIT_SHIFT_VOQ_HOST_IDX_8812F) +#define BIT_CLEAR_VOQ_HOST_IDX_8812F(x) ((x) & (~BITS_VOQ_HOST_IDX_8812F)) +#define BIT_GET_VOQ_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_VOQ_HOST_IDX_8812F) & BIT_MASK_VOQ_HOST_IDX_8812F) +#define BIT_SET_VOQ_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_VOQ_HOST_IDX_8812F(x) | BIT_VOQ_HOST_IDX_8812F(v)) + +/* 2 REG_VIQ_TXBD_IDX_8812F */ + +#define BIT_SHIFT_VIQ_HW_IDX_8812F 16 +#define BIT_MASK_VIQ_HW_IDX_8812F 0xfff +#define BIT_VIQ_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_VIQ_HW_IDX_8812F) << BIT_SHIFT_VIQ_HW_IDX_8812F) +#define BITS_VIQ_HW_IDX_8812F \ + (BIT_MASK_VIQ_HW_IDX_8812F << BIT_SHIFT_VIQ_HW_IDX_8812F) +#define BIT_CLEAR_VIQ_HW_IDX_8812F(x) ((x) & (~BITS_VIQ_HW_IDX_8812F)) +#define BIT_GET_VIQ_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_VIQ_HW_IDX_8812F) & BIT_MASK_VIQ_HW_IDX_8812F) +#define BIT_SET_VIQ_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_VIQ_HW_IDX_8812F(x) | BIT_VIQ_HW_IDX_8812F(v)) + +#define BIT_SHIFT_VIQ_HOST_IDX_8812F 0 +#define BIT_MASK_VIQ_HOST_IDX_8812F 0xfff +#define BIT_VIQ_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_VIQ_HOST_IDX_8812F) << BIT_SHIFT_VIQ_HOST_IDX_8812F) +#define BITS_VIQ_HOST_IDX_8812F \ + (BIT_MASK_VIQ_HOST_IDX_8812F << BIT_SHIFT_VIQ_HOST_IDX_8812F) +#define BIT_CLEAR_VIQ_HOST_IDX_8812F(x) ((x) & (~BITS_VIQ_HOST_IDX_8812F)) +#define BIT_GET_VIQ_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_VIQ_HOST_IDX_8812F) & BIT_MASK_VIQ_HOST_IDX_8812F) +#define BIT_SET_VIQ_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_VIQ_HOST_IDX_8812F(x) | BIT_VIQ_HOST_IDX_8812F(v)) + +/* 2 REG_BEQ_TXBD_IDX_8812F */ + +#define BIT_SHIFT_BEQ_HW_IDX_8812F 16 +#define BIT_MASK_BEQ_HW_IDX_8812F 0xfff +#define BIT_BEQ_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_BEQ_HW_IDX_8812F) << BIT_SHIFT_BEQ_HW_IDX_8812F) +#define BITS_BEQ_HW_IDX_8812F \ + (BIT_MASK_BEQ_HW_IDX_8812F << BIT_SHIFT_BEQ_HW_IDX_8812F) +#define BIT_CLEAR_BEQ_HW_IDX_8812F(x) ((x) & (~BITS_BEQ_HW_IDX_8812F)) +#define BIT_GET_BEQ_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_BEQ_HW_IDX_8812F) & BIT_MASK_BEQ_HW_IDX_8812F) +#define BIT_SET_BEQ_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_BEQ_HW_IDX_8812F(x) | BIT_BEQ_HW_IDX_8812F(v)) + +#define BIT_SHIFT_BEQ_HOST_IDX_8812F 0 +#define BIT_MASK_BEQ_HOST_IDX_8812F 0xfff +#define BIT_BEQ_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_BEQ_HOST_IDX_8812F) << BIT_SHIFT_BEQ_HOST_IDX_8812F) +#define BITS_BEQ_HOST_IDX_8812F \ + (BIT_MASK_BEQ_HOST_IDX_8812F << BIT_SHIFT_BEQ_HOST_IDX_8812F) +#define BIT_CLEAR_BEQ_HOST_IDX_8812F(x) ((x) & (~BITS_BEQ_HOST_IDX_8812F)) +#define BIT_GET_BEQ_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_BEQ_HOST_IDX_8812F) & BIT_MASK_BEQ_HOST_IDX_8812F) +#define BIT_SET_BEQ_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_BEQ_HOST_IDX_8812F(x) | BIT_BEQ_HOST_IDX_8812F(v)) + +/* 2 REG_BKQ_TXBD_IDX_8812F */ + +#define BIT_SHIFT_BKQ_HW_IDX_8812F 16 +#define BIT_MASK_BKQ_HW_IDX_8812F 0xfff +#define BIT_BKQ_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_BKQ_HW_IDX_8812F) << BIT_SHIFT_BKQ_HW_IDX_8812F) +#define BITS_BKQ_HW_IDX_8812F \ + (BIT_MASK_BKQ_HW_IDX_8812F << BIT_SHIFT_BKQ_HW_IDX_8812F) +#define BIT_CLEAR_BKQ_HW_IDX_8812F(x) ((x) & (~BITS_BKQ_HW_IDX_8812F)) +#define BIT_GET_BKQ_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_BKQ_HW_IDX_8812F) & BIT_MASK_BKQ_HW_IDX_8812F) +#define BIT_SET_BKQ_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_BKQ_HW_IDX_8812F(x) | BIT_BKQ_HW_IDX_8812F(v)) + +#define BIT_SHIFT_BKQ_HOST_IDX_8812F 0 +#define BIT_MASK_BKQ_HOST_IDX_8812F 0xfff +#define BIT_BKQ_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_BKQ_HOST_IDX_8812F) << BIT_SHIFT_BKQ_HOST_IDX_8812F) +#define BITS_BKQ_HOST_IDX_8812F \ + (BIT_MASK_BKQ_HOST_IDX_8812F << BIT_SHIFT_BKQ_HOST_IDX_8812F) +#define BIT_CLEAR_BKQ_HOST_IDX_8812F(x) ((x) & (~BITS_BKQ_HOST_IDX_8812F)) +#define BIT_GET_BKQ_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_BKQ_HOST_IDX_8812F) & BIT_MASK_BKQ_HOST_IDX_8812F) +#define BIT_SET_BKQ_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_BKQ_HOST_IDX_8812F(x) | BIT_BKQ_HOST_IDX_8812F(v)) + +/* 2 REG_MGQ_TXBD_IDX_8812F */ + +#define BIT_SHIFT_MGQ_HW_IDX_8812F 16 +#define BIT_MASK_MGQ_HW_IDX_8812F 0xfff +#define BIT_MGQ_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_MGQ_HW_IDX_8812F) << BIT_SHIFT_MGQ_HW_IDX_8812F) +#define BITS_MGQ_HW_IDX_8812F \ + (BIT_MASK_MGQ_HW_IDX_8812F << BIT_SHIFT_MGQ_HW_IDX_8812F) +#define BIT_CLEAR_MGQ_HW_IDX_8812F(x) ((x) & (~BITS_MGQ_HW_IDX_8812F)) +#define BIT_GET_MGQ_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_HW_IDX_8812F) & BIT_MASK_MGQ_HW_IDX_8812F) +#define BIT_SET_MGQ_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_MGQ_HW_IDX_8812F(x) | BIT_MGQ_HW_IDX_8812F(v)) + +#define BIT_SHIFT_MGQ_HOST_IDX_8812F 0 +#define BIT_MASK_MGQ_HOST_IDX_8812F 0xfff +#define BIT_MGQ_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_MGQ_HOST_IDX_8812F) << BIT_SHIFT_MGQ_HOST_IDX_8812F) +#define BITS_MGQ_HOST_IDX_8812F \ + (BIT_MASK_MGQ_HOST_IDX_8812F << BIT_SHIFT_MGQ_HOST_IDX_8812F) +#define BIT_CLEAR_MGQ_HOST_IDX_8812F(x) ((x) & (~BITS_MGQ_HOST_IDX_8812F)) +#define BIT_GET_MGQ_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_HOST_IDX_8812F) & BIT_MASK_MGQ_HOST_IDX_8812F) +#define BIT_SET_MGQ_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_MGQ_HOST_IDX_8812F(x) | BIT_MGQ_HOST_IDX_8812F(v)) + +/* 2 REG_RXQ_RXBD_IDX_8812F */ + +#define BIT_SHIFT_RXQ_HW_IDX_8812F 16 +#define BIT_MASK_RXQ_HW_IDX_8812F 0xfff +#define BIT_RXQ_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_RXQ_HW_IDX_8812F) << BIT_SHIFT_RXQ_HW_IDX_8812F) +#define BITS_RXQ_HW_IDX_8812F \ + (BIT_MASK_RXQ_HW_IDX_8812F << BIT_SHIFT_RXQ_HW_IDX_8812F) +#define BIT_CLEAR_RXQ_HW_IDX_8812F(x) ((x) & (~BITS_RXQ_HW_IDX_8812F)) +#define BIT_GET_RXQ_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RXQ_HW_IDX_8812F) & BIT_MASK_RXQ_HW_IDX_8812F) +#define BIT_SET_RXQ_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_RXQ_HW_IDX_8812F(x) | BIT_RXQ_HW_IDX_8812F(v)) + +#define BIT_SHIFT_RXQ_HOST_IDX_8812F 0 +#define BIT_MASK_RXQ_HOST_IDX_8812F 0xfff +#define BIT_RXQ_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_RXQ_HOST_IDX_8812F) << BIT_SHIFT_RXQ_HOST_IDX_8812F) +#define BITS_RXQ_HOST_IDX_8812F \ + (BIT_MASK_RXQ_HOST_IDX_8812F << BIT_SHIFT_RXQ_HOST_IDX_8812F) +#define BIT_CLEAR_RXQ_HOST_IDX_8812F(x) ((x) & (~BITS_RXQ_HOST_IDX_8812F)) +#define BIT_GET_RXQ_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RXQ_HOST_IDX_8812F) & BIT_MASK_RXQ_HOST_IDX_8812F) +#define BIT_SET_RXQ_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_RXQ_HOST_IDX_8812F(x) | BIT_RXQ_HOST_IDX_8812F(v)) + +/* 2 REG_HI0Q_TXBD_IDX_8812F */ + +#define BIT_SHIFT_HI0Q_HW_IDX_8812F 16 +#define BIT_MASK_HI0Q_HW_IDX_8812F 0xfff +#define BIT_HI0Q_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_HI0Q_HW_IDX_8812F) << BIT_SHIFT_HI0Q_HW_IDX_8812F) +#define BITS_HI0Q_HW_IDX_8812F \ + (BIT_MASK_HI0Q_HW_IDX_8812F << BIT_SHIFT_HI0Q_HW_IDX_8812F) +#define BIT_CLEAR_HI0Q_HW_IDX_8812F(x) ((x) & (~BITS_HI0Q_HW_IDX_8812F)) +#define BIT_GET_HI0Q_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI0Q_HW_IDX_8812F) & BIT_MASK_HI0Q_HW_IDX_8812F) +#define BIT_SET_HI0Q_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_HI0Q_HW_IDX_8812F(x) | BIT_HI0Q_HW_IDX_8812F(v)) + +#define BIT_SHIFT_HI0Q_HOST_IDX_8812F 0 +#define BIT_MASK_HI0Q_HOST_IDX_8812F 0xfff +#define BIT_HI0Q_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_HI0Q_HOST_IDX_8812F) << BIT_SHIFT_HI0Q_HOST_IDX_8812F) +#define BITS_HI0Q_HOST_IDX_8812F \ + (BIT_MASK_HI0Q_HOST_IDX_8812F << BIT_SHIFT_HI0Q_HOST_IDX_8812F) +#define BIT_CLEAR_HI0Q_HOST_IDX_8812F(x) ((x) & (~BITS_HI0Q_HOST_IDX_8812F)) +#define BIT_GET_HI0Q_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI0Q_HOST_IDX_8812F) & BIT_MASK_HI0Q_HOST_IDX_8812F) +#define BIT_SET_HI0Q_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_HI0Q_HOST_IDX_8812F(x) | BIT_HI0Q_HOST_IDX_8812F(v)) + +/* 2 REG_HI1Q_TXBD_IDX_8812F */ + +#define BIT_SHIFT_HI1Q_HW_IDX_8812F 16 +#define BIT_MASK_HI1Q_HW_IDX_8812F 0xfff +#define BIT_HI1Q_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_HI1Q_HW_IDX_8812F) << BIT_SHIFT_HI1Q_HW_IDX_8812F) +#define BITS_HI1Q_HW_IDX_8812F \ + (BIT_MASK_HI1Q_HW_IDX_8812F << BIT_SHIFT_HI1Q_HW_IDX_8812F) +#define BIT_CLEAR_HI1Q_HW_IDX_8812F(x) ((x) & (~BITS_HI1Q_HW_IDX_8812F)) +#define BIT_GET_HI1Q_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI1Q_HW_IDX_8812F) & BIT_MASK_HI1Q_HW_IDX_8812F) +#define BIT_SET_HI1Q_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_HI1Q_HW_IDX_8812F(x) | BIT_HI1Q_HW_IDX_8812F(v)) + +#define BIT_SHIFT_HI1Q_HOST_IDX_8812F 0 +#define BIT_MASK_HI1Q_HOST_IDX_8812F 0xfff +#define BIT_HI1Q_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_HI1Q_HOST_IDX_8812F) << BIT_SHIFT_HI1Q_HOST_IDX_8812F) +#define BITS_HI1Q_HOST_IDX_8812F \ + (BIT_MASK_HI1Q_HOST_IDX_8812F << BIT_SHIFT_HI1Q_HOST_IDX_8812F) +#define BIT_CLEAR_HI1Q_HOST_IDX_8812F(x) ((x) & (~BITS_HI1Q_HOST_IDX_8812F)) +#define BIT_GET_HI1Q_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI1Q_HOST_IDX_8812F) & BIT_MASK_HI1Q_HOST_IDX_8812F) +#define BIT_SET_HI1Q_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_HI1Q_HOST_IDX_8812F(x) | BIT_HI1Q_HOST_IDX_8812F(v)) + +/* 2 REG_HI2Q_TXBD_IDX_8812F */ + +#define BIT_SHIFT_HI2Q_HW_IDX_8812F 16 +#define BIT_MASK_HI2Q_HW_IDX_8812F 0xfff +#define BIT_HI2Q_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_HI2Q_HW_IDX_8812F) << BIT_SHIFT_HI2Q_HW_IDX_8812F) +#define BITS_HI2Q_HW_IDX_8812F \ + (BIT_MASK_HI2Q_HW_IDX_8812F << BIT_SHIFT_HI2Q_HW_IDX_8812F) +#define BIT_CLEAR_HI2Q_HW_IDX_8812F(x) ((x) & (~BITS_HI2Q_HW_IDX_8812F)) +#define BIT_GET_HI2Q_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI2Q_HW_IDX_8812F) & BIT_MASK_HI2Q_HW_IDX_8812F) +#define BIT_SET_HI2Q_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_HI2Q_HW_IDX_8812F(x) | BIT_HI2Q_HW_IDX_8812F(v)) + +#define BIT_SHIFT_HI2Q_HOST_IDX_8812F 0 +#define BIT_MASK_HI2Q_HOST_IDX_8812F 0xfff +#define BIT_HI2Q_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_HI2Q_HOST_IDX_8812F) << BIT_SHIFT_HI2Q_HOST_IDX_8812F) +#define BITS_HI2Q_HOST_IDX_8812F \ + (BIT_MASK_HI2Q_HOST_IDX_8812F << BIT_SHIFT_HI2Q_HOST_IDX_8812F) +#define BIT_CLEAR_HI2Q_HOST_IDX_8812F(x) ((x) & (~BITS_HI2Q_HOST_IDX_8812F)) +#define BIT_GET_HI2Q_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI2Q_HOST_IDX_8812F) & BIT_MASK_HI2Q_HOST_IDX_8812F) +#define BIT_SET_HI2Q_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_HI2Q_HOST_IDX_8812F(x) | BIT_HI2Q_HOST_IDX_8812F(v)) + +/* 2 REG_HI3Q_TXBD_IDX_8812F */ + +#define BIT_SHIFT_HI3Q_HW_IDX_8812F 16 +#define BIT_MASK_HI3Q_HW_IDX_8812F 0xfff +#define BIT_HI3Q_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_HI3Q_HW_IDX_8812F) << BIT_SHIFT_HI3Q_HW_IDX_8812F) +#define BITS_HI3Q_HW_IDX_8812F \ + (BIT_MASK_HI3Q_HW_IDX_8812F << BIT_SHIFT_HI3Q_HW_IDX_8812F) +#define BIT_CLEAR_HI3Q_HW_IDX_8812F(x) ((x) & (~BITS_HI3Q_HW_IDX_8812F)) +#define BIT_GET_HI3Q_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI3Q_HW_IDX_8812F) & BIT_MASK_HI3Q_HW_IDX_8812F) +#define BIT_SET_HI3Q_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_HI3Q_HW_IDX_8812F(x) | BIT_HI3Q_HW_IDX_8812F(v)) + +#define BIT_SHIFT_HI3Q_HOST_IDX_8812F 0 +#define BIT_MASK_HI3Q_HOST_IDX_8812F 0xfff +#define BIT_HI3Q_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_HI3Q_HOST_IDX_8812F) << BIT_SHIFT_HI3Q_HOST_IDX_8812F) +#define BITS_HI3Q_HOST_IDX_8812F \ + (BIT_MASK_HI3Q_HOST_IDX_8812F << BIT_SHIFT_HI3Q_HOST_IDX_8812F) +#define BIT_CLEAR_HI3Q_HOST_IDX_8812F(x) ((x) & (~BITS_HI3Q_HOST_IDX_8812F)) +#define BIT_GET_HI3Q_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI3Q_HOST_IDX_8812F) & BIT_MASK_HI3Q_HOST_IDX_8812F) +#define BIT_SET_HI3Q_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_HI3Q_HOST_IDX_8812F(x) | BIT_HI3Q_HOST_IDX_8812F(v)) + +/* 2 REG_HI4Q_TXBD_IDX_8812F */ + +#define BIT_SHIFT_HI4Q_HW_IDX_8812F 16 +#define BIT_MASK_HI4Q_HW_IDX_8812F 0xfff +#define BIT_HI4Q_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_HI4Q_HW_IDX_8812F) << BIT_SHIFT_HI4Q_HW_IDX_8812F) +#define BITS_HI4Q_HW_IDX_8812F \ + (BIT_MASK_HI4Q_HW_IDX_8812F << BIT_SHIFT_HI4Q_HW_IDX_8812F) +#define BIT_CLEAR_HI4Q_HW_IDX_8812F(x) ((x) & (~BITS_HI4Q_HW_IDX_8812F)) +#define BIT_GET_HI4Q_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI4Q_HW_IDX_8812F) & BIT_MASK_HI4Q_HW_IDX_8812F) +#define BIT_SET_HI4Q_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_HI4Q_HW_IDX_8812F(x) | BIT_HI4Q_HW_IDX_8812F(v)) + +#define BIT_SHIFT_HI4Q_HOST_IDX_8812F 0 +#define BIT_MASK_HI4Q_HOST_IDX_8812F 0xfff +#define BIT_HI4Q_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_HI4Q_HOST_IDX_8812F) << BIT_SHIFT_HI4Q_HOST_IDX_8812F) +#define BITS_HI4Q_HOST_IDX_8812F \ + (BIT_MASK_HI4Q_HOST_IDX_8812F << BIT_SHIFT_HI4Q_HOST_IDX_8812F) +#define BIT_CLEAR_HI4Q_HOST_IDX_8812F(x) ((x) & (~BITS_HI4Q_HOST_IDX_8812F)) +#define BIT_GET_HI4Q_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI4Q_HOST_IDX_8812F) & BIT_MASK_HI4Q_HOST_IDX_8812F) +#define BIT_SET_HI4Q_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_HI4Q_HOST_IDX_8812F(x) | BIT_HI4Q_HOST_IDX_8812F(v)) + +/* 2 REG_HI5Q_TXBD_IDX_8812F */ + +#define BIT_SHIFT_HI5Q_HW_IDX_8812F 16 +#define BIT_MASK_HI5Q_HW_IDX_8812F 0xfff +#define BIT_HI5Q_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_HI5Q_HW_IDX_8812F) << BIT_SHIFT_HI5Q_HW_IDX_8812F) +#define BITS_HI5Q_HW_IDX_8812F \ + (BIT_MASK_HI5Q_HW_IDX_8812F << BIT_SHIFT_HI5Q_HW_IDX_8812F) +#define BIT_CLEAR_HI5Q_HW_IDX_8812F(x) ((x) & (~BITS_HI5Q_HW_IDX_8812F)) +#define BIT_GET_HI5Q_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI5Q_HW_IDX_8812F) & BIT_MASK_HI5Q_HW_IDX_8812F) +#define BIT_SET_HI5Q_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_HI5Q_HW_IDX_8812F(x) | BIT_HI5Q_HW_IDX_8812F(v)) + +#define BIT_SHIFT_HI5Q_HOST_IDX_8812F 0 +#define BIT_MASK_HI5Q_HOST_IDX_8812F 0xfff +#define BIT_HI5Q_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_HI5Q_HOST_IDX_8812F) << BIT_SHIFT_HI5Q_HOST_IDX_8812F) +#define BITS_HI5Q_HOST_IDX_8812F \ + (BIT_MASK_HI5Q_HOST_IDX_8812F << BIT_SHIFT_HI5Q_HOST_IDX_8812F) +#define BIT_CLEAR_HI5Q_HOST_IDX_8812F(x) ((x) & (~BITS_HI5Q_HOST_IDX_8812F)) +#define BIT_GET_HI5Q_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI5Q_HOST_IDX_8812F) & BIT_MASK_HI5Q_HOST_IDX_8812F) +#define BIT_SET_HI5Q_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_HI5Q_HOST_IDX_8812F(x) | BIT_HI5Q_HOST_IDX_8812F(v)) + +/* 2 REG_HI6Q_TXBD_IDX_8812F */ + +#define BIT_SHIFT_HI6Q_HW_IDX_8812F 16 +#define BIT_MASK_HI6Q_HW_IDX_8812F 0xfff +#define BIT_HI6Q_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_HI6Q_HW_IDX_8812F) << BIT_SHIFT_HI6Q_HW_IDX_8812F) +#define BITS_HI6Q_HW_IDX_8812F \ + (BIT_MASK_HI6Q_HW_IDX_8812F << BIT_SHIFT_HI6Q_HW_IDX_8812F) +#define BIT_CLEAR_HI6Q_HW_IDX_8812F(x) ((x) & (~BITS_HI6Q_HW_IDX_8812F)) +#define BIT_GET_HI6Q_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI6Q_HW_IDX_8812F) & BIT_MASK_HI6Q_HW_IDX_8812F) +#define BIT_SET_HI6Q_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_HI6Q_HW_IDX_8812F(x) | BIT_HI6Q_HW_IDX_8812F(v)) + +#define BIT_SHIFT_HI6Q_HOST_IDX_8812F 0 +#define BIT_MASK_HI6Q_HOST_IDX_8812F 0xfff +#define BIT_HI6Q_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_HI6Q_HOST_IDX_8812F) << BIT_SHIFT_HI6Q_HOST_IDX_8812F) +#define BITS_HI6Q_HOST_IDX_8812F \ + (BIT_MASK_HI6Q_HOST_IDX_8812F << BIT_SHIFT_HI6Q_HOST_IDX_8812F) +#define BIT_CLEAR_HI6Q_HOST_IDX_8812F(x) ((x) & (~BITS_HI6Q_HOST_IDX_8812F)) +#define BIT_GET_HI6Q_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI6Q_HOST_IDX_8812F) & BIT_MASK_HI6Q_HOST_IDX_8812F) +#define BIT_SET_HI6Q_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_HI6Q_HOST_IDX_8812F(x) | BIT_HI6Q_HOST_IDX_8812F(v)) + +/* 2 REG_HI7Q_TXBD_IDX_8812F */ + +#define BIT_SHIFT_HI7Q_HW_IDX_8812F 16 +#define BIT_MASK_HI7Q_HW_IDX_8812F 0xfff +#define BIT_HI7Q_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_HI7Q_HW_IDX_8812F) << BIT_SHIFT_HI7Q_HW_IDX_8812F) +#define BITS_HI7Q_HW_IDX_8812F \ + (BIT_MASK_HI7Q_HW_IDX_8812F << BIT_SHIFT_HI7Q_HW_IDX_8812F) +#define BIT_CLEAR_HI7Q_HW_IDX_8812F(x) ((x) & (~BITS_HI7Q_HW_IDX_8812F)) +#define BIT_GET_HI7Q_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI7Q_HW_IDX_8812F) & BIT_MASK_HI7Q_HW_IDX_8812F) +#define BIT_SET_HI7Q_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_HI7Q_HW_IDX_8812F(x) | BIT_HI7Q_HW_IDX_8812F(v)) + +#define BIT_SHIFT_HI7Q_HOST_IDX_8812F 0 +#define BIT_MASK_HI7Q_HOST_IDX_8812F 0xfff +#define BIT_HI7Q_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_HI7Q_HOST_IDX_8812F) << BIT_SHIFT_HI7Q_HOST_IDX_8812F) +#define BITS_HI7Q_HOST_IDX_8812F \ + (BIT_MASK_HI7Q_HOST_IDX_8812F << BIT_SHIFT_HI7Q_HOST_IDX_8812F) +#define BIT_CLEAR_HI7Q_HOST_IDX_8812F(x) ((x) & (~BITS_HI7Q_HOST_IDX_8812F)) +#define BIT_GET_HI7Q_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HI7Q_HOST_IDX_8812F) & BIT_MASK_HI7Q_HOST_IDX_8812F) +#define BIT_SET_HI7Q_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_HI7Q_HOST_IDX_8812F(x) | BIT_HI7Q_HOST_IDX_8812F(v)) + +/* 2 REG_DBG_SEL_V1_8812F */ + +#define BIT_SHIFT_DBG_SEL_8812F 0 +#define BIT_MASK_DBG_SEL_8812F 0xff +#define BIT_DBG_SEL_8812F(x) \ + (((x) & BIT_MASK_DBG_SEL_8812F) << BIT_SHIFT_DBG_SEL_8812F) +#define BITS_DBG_SEL_8812F (BIT_MASK_DBG_SEL_8812F << BIT_SHIFT_DBG_SEL_8812F) +#define BIT_CLEAR_DBG_SEL_8812F(x) ((x) & (~BITS_DBG_SEL_8812F)) +#define BIT_GET_DBG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_8812F) & BIT_MASK_DBG_SEL_8812F) +#define BIT_SET_DBG_SEL_8812F(x, v) \ + (BIT_CLEAR_DBG_SEL_8812F(x) | BIT_DBG_SEL_8812F(v)) + +/* 2 REG_PCIE_HRPWM1_V1_8812F */ + +#define BIT_SHIFT_PCIE_HRPWM_8812F 0 +#define BIT_MASK_PCIE_HRPWM_8812F 0xff +#define BIT_PCIE_HRPWM_8812F(x) \ + (((x) & BIT_MASK_PCIE_HRPWM_8812F) << BIT_SHIFT_PCIE_HRPWM_8812F) +#define BITS_PCIE_HRPWM_8812F \ + (BIT_MASK_PCIE_HRPWM_8812F << BIT_SHIFT_PCIE_HRPWM_8812F) +#define BIT_CLEAR_PCIE_HRPWM_8812F(x) ((x) & (~BITS_PCIE_HRPWM_8812F)) +#define BIT_GET_PCIE_HRPWM_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM_8812F) & BIT_MASK_PCIE_HRPWM_8812F) +#define BIT_SET_PCIE_HRPWM_8812F(x, v) \ + (BIT_CLEAR_PCIE_HRPWM_8812F(x) | BIT_PCIE_HRPWM_8812F(v)) + +/* 2 REG_PCIE_HCPWM1_V1_8812F */ + +#define BIT_SHIFT_PCIE_HCPWM_8812F 0 +#define BIT_MASK_PCIE_HCPWM_8812F 0xff +#define BIT_PCIE_HCPWM_8812F(x) \ + (((x) & BIT_MASK_PCIE_HCPWM_8812F) << BIT_SHIFT_PCIE_HCPWM_8812F) +#define BITS_PCIE_HCPWM_8812F \ + (BIT_MASK_PCIE_HCPWM_8812F << BIT_SHIFT_PCIE_HCPWM_8812F) +#define BIT_CLEAR_PCIE_HCPWM_8812F(x) ((x) & (~BITS_PCIE_HCPWM_8812F)) +#define BIT_GET_PCIE_HCPWM_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM_8812F) & BIT_MASK_PCIE_HCPWM_8812F) +#define BIT_SET_PCIE_HCPWM_8812F(x, v) \ + (BIT_CLEAR_PCIE_HCPWM_8812F(x) | BIT_PCIE_HCPWM_8812F(v)) + +/* 2 REG_PCIE_CTRL2_8812F */ +#define BIT_DIS_TXDMA_PRE_8812F BIT(7) +#define BIT_DIS_RXDMA_PRE_8812F BIT(6) + +#define BIT_SHIFT_HPS_CLKR_PCIE_8812F 4 +#define BIT_MASK_HPS_CLKR_PCIE_8812F 0x3 +#define BIT_HPS_CLKR_PCIE_8812F(x) \ + (((x) & BIT_MASK_HPS_CLKR_PCIE_8812F) << BIT_SHIFT_HPS_CLKR_PCIE_8812F) +#define BITS_HPS_CLKR_PCIE_8812F \ + (BIT_MASK_HPS_CLKR_PCIE_8812F << BIT_SHIFT_HPS_CLKR_PCIE_8812F) +#define BIT_CLEAR_HPS_CLKR_PCIE_8812F(x) ((x) & (~BITS_HPS_CLKR_PCIE_8812F)) +#define BIT_GET_HPS_CLKR_PCIE_8812F(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_PCIE_8812F) & BIT_MASK_HPS_CLKR_PCIE_8812F) +#define BIT_SET_HPS_CLKR_PCIE_8812F(x, v) \ + (BIT_CLEAR_HPS_CLKR_PCIE_8812F(x) | BIT_HPS_CLKR_PCIE_8812F(v)) + +#define BIT_PCIE_INT_8812F BIT(3) +#define BIT_TXFLAG_EXIT_L1_EN_8812F BIT(2) +#define BIT_EN_RXDMA_ALIGN_8812F BIT(1) +#define BIT_EN_TXDMA_ALIGN_8812F BIT(0) + +/* 2 REG_PCIE_HRPWM2_V1_8812F */ + +#define BIT_SHIFT_PCIE_HRPWM2_8812F 0 +#define BIT_MASK_PCIE_HRPWM2_8812F 0xffff +#define BIT_PCIE_HRPWM2_8812F(x) \ + (((x) & BIT_MASK_PCIE_HRPWM2_8812F) << BIT_SHIFT_PCIE_HRPWM2_8812F) +#define BITS_PCIE_HRPWM2_8812F \ + (BIT_MASK_PCIE_HRPWM2_8812F << BIT_SHIFT_PCIE_HRPWM2_8812F) +#define BIT_CLEAR_PCIE_HRPWM2_8812F(x) ((x) & (~BITS_PCIE_HRPWM2_8812F)) +#define BIT_GET_PCIE_HRPWM2_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM2_8812F) & BIT_MASK_PCIE_HRPWM2_8812F) +#define BIT_SET_PCIE_HRPWM2_8812F(x, v) \ + (BIT_CLEAR_PCIE_HRPWM2_8812F(x) | BIT_PCIE_HRPWM2_8812F(v)) + +/* 2 REG_PCIE_HCPWM2_V1_8812F */ + +#define BIT_SHIFT_PCIE_HCPWM2_8812F 0 +#define BIT_MASK_PCIE_HCPWM2_8812F 0xffff +#define BIT_PCIE_HCPWM2_8812F(x) \ + (((x) & BIT_MASK_PCIE_HCPWM2_8812F) << BIT_SHIFT_PCIE_HCPWM2_8812F) +#define BITS_PCIE_HCPWM2_8812F \ + (BIT_MASK_PCIE_HCPWM2_8812F << BIT_SHIFT_PCIE_HCPWM2_8812F) +#define BIT_CLEAR_PCIE_HCPWM2_8812F(x) ((x) & (~BITS_PCIE_HCPWM2_8812F)) +#define BIT_GET_PCIE_HCPWM2_8812F(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM2_8812F) & BIT_MASK_PCIE_HCPWM2_8812F) +#define BIT_SET_PCIE_HCPWM2_8812F(x, v) \ + (BIT_CLEAR_PCIE_HCPWM2_8812F(x) | BIT_PCIE_HCPWM2_8812F(v)) + +/* 2 REG_PCIE_H2C_MSG_V1_8812F */ + +#define BIT_SHIFT_DRV2FW_INFO_8812F 0 +#define BIT_MASK_DRV2FW_INFO_8812F 0xffffffffL +#define BIT_DRV2FW_INFO_8812F(x) \ + (((x) & BIT_MASK_DRV2FW_INFO_8812F) << BIT_SHIFT_DRV2FW_INFO_8812F) +#define BITS_DRV2FW_INFO_8812F \ + (BIT_MASK_DRV2FW_INFO_8812F << BIT_SHIFT_DRV2FW_INFO_8812F) +#define BIT_CLEAR_DRV2FW_INFO_8812F(x) ((x) & (~BITS_DRV2FW_INFO_8812F)) +#define BIT_GET_DRV2FW_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_DRV2FW_INFO_8812F) & BIT_MASK_DRV2FW_INFO_8812F) +#define BIT_SET_DRV2FW_INFO_8812F(x, v) \ + (BIT_CLEAR_DRV2FW_INFO_8812F(x) | BIT_DRV2FW_INFO_8812F(v)) + +/* 2 REG_PCIE_C2H_MSG_V1_8812F */ + +#define BIT_SHIFT_HCI_PCIE_C2H_MSG_8812F 0 +#define BIT_MASK_HCI_PCIE_C2H_MSG_8812F 0xffffffffL +#define BIT_HCI_PCIE_C2H_MSG_8812F(x) \ + (((x) & BIT_MASK_HCI_PCIE_C2H_MSG_8812F) \ + << BIT_SHIFT_HCI_PCIE_C2H_MSG_8812F) +#define BITS_HCI_PCIE_C2H_MSG_8812F \ + (BIT_MASK_HCI_PCIE_C2H_MSG_8812F << BIT_SHIFT_HCI_PCIE_C2H_MSG_8812F) +#define BIT_CLEAR_HCI_PCIE_C2H_MSG_8812F(x) \ + ((x) & (~BITS_HCI_PCIE_C2H_MSG_8812F)) +#define BIT_GET_HCI_PCIE_C2H_MSG_8812F(x) \ + (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG_8812F) & \ + BIT_MASK_HCI_PCIE_C2H_MSG_8812F) +#define BIT_SET_HCI_PCIE_C2H_MSG_8812F(x, v) \ + (BIT_CLEAR_HCI_PCIE_C2H_MSG_8812F(x) | BIT_HCI_PCIE_C2H_MSG_8812F(v)) + +/* 2 REG_DBI_WDATA_V1_8812F */ + +#define BIT_SHIFT_DBI_WDATA_8812F 0 +#define BIT_MASK_DBI_WDATA_8812F 0xffffffffL +#define BIT_DBI_WDATA_8812F(x) \ + (((x) & BIT_MASK_DBI_WDATA_8812F) << BIT_SHIFT_DBI_WDATA_8812F) +#define BITS_DBI_WDATA_8812F \ + (BIT_MASK_DBI_WDATA_8812F << BIT_SHIFT_DBI_WDATA_8812F) +#define BIT_CLEAR_DBI_WDATA_8812F(x) ((x) & (~BITS_DBI_WDATA_8812F)) +#define BIT_GET_DBI_WDATA_8812F(x) \ + (((x) >> BIT_SHIFT_DBI_WDATA_8812F) & BIT_MASK_DBI_WDATA_8812F) +#define BIT_SET_DBI_WDATA_8812F(x, v) \ + (BIT_CLEAR_DBI_WDATA_8812F(x) | BIT_DBI_WDATA_8812F(v)) + +/* 2 REG_DBI_RDATA_V1_8812F */ + +#define BIT_SHIFT_DBI_RDATA_8812F 0 +#define BIT_MASK_DBI_RDATA_8812F 0xffffffffL +#define BIT_DBI_RDATA_8812F(x) \ + (((x) & BIT_MASK_DBI_RDATA_8812F) << BIT_SHIFT_DBI_RDATA_8812F) +#define BITS_DBI_RDATA_8812F \ + (BIT_MASK_DBI_RDATA_8812F << BIT_SHIFT_DBI_RDATA_8812F) +#define BIT_CLEAR_DBI_RDATA_8812F(x) ((x) & (~BITS_DBI_RDATA_8812F)) +#define BIT_GET_DBI_RDATA_8812F(x) \ + (((x) >> BIT_SHIFT_DBI_RDATA_8812F) & BIT_MASK_DBI_RDATA_8812F) +#define BIT_SET_DBI_RDATA_8812F(x, v) \ + (BIT_CLEAR_DBI_RDATA_8812F(x) | BIT_DBI_RDATA_8812F(v)) + +/* 2 REG_DBI_FLAG_V1_8812F */ +#define BIT_EN_STUCK_DBG_8812F BIT(26) +#define BIT_RX_STUCK_8812F BIT(25) +#define BIT_TX_STUCK_8812F BIT(24) +#define BIT_DBI_RFLAG_8812F BIT(17) +#define BIT_DBI_WFLAG_8812F BIT(16) + +#define BIT_SHIFT_DBI_WREN_8812F 12 +#define BIT_MASK_DBI_WREN_8812F 0xf +#define BIT_DBI_WREN_8812F(x) \ + (((x) & BIT_MASK_DBI_WREN_8812F) << BIT_SHIFT_DBI_WREN_8812F) +#define BITS_DBI_WREN_8812F \ + (BIT_MASK_DBI_WREN_8812F << BIT_SHIFT_DBI_WREN_8812F) +#define BIT_CLEAR_DBI_WREN_8812F(x) ((x) & (~BITS_DBI_WREN_8812F)) +#define BIT_GET_DBI_WREN_8812F(x) \ + (((x) >> BIT_SHIFT_DBI_WREN_8812F) & BIT_MASK_DBI_WREN_8812F) +#define BIT_SET_DBI_WREN_8812F(x, v) \ + (BIT_CLEAR_DBI_WREN_8812F(x) | BIT_DBI_WREN_8812F(v)) + +#define BIT_SHIFT_DBI_ADDR_8812F 0 +#define BIT_MASK_DBI_ADDR_8812F 0xfff +#define BIT_DBI_ADDR_8812F(x) \ + (((x) & BIT_MASK_DBI_ADDR_8812F) << BIT_SHIFT_DBI_ADDR_8812F) +#define BITS_DBI_ADDR_8812F \ + (BIT_MASK_DBI_ADDR_8812F << BIT_SHIFT_DBI_ADDR_8812F) +#define BIT_CLEAR_DBI_ADDR_8812F(x) ((x) & (~BITS_DBI_ADDR_8812F)) +#define BIT_GET_DBI_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_DBI_ADDR_8812F) & BIT_MASK_DBI_ADDR_8812F) +#define BIT_SET_DBI_ADDR_8812F(x, v) \ + (BIT_CLEAR_DBI_ADDR_8812F(x) | BIT_DBI_ADDR_8812F(v)) + +/* 2 REG_MDIO_V1_8812F */ + +#define BIT_SHIFT_MDIO_RDATA_8812F 16 +#define BIT_MASK_MDIO_RDATA_8812F 0xffff +#define BIT_MDIO_RDATA_8812F(x) \ + (((x) & BIT_MASK_MDIO_RDATA_8812F) << BIT_SHIFT_MDIO_RDATA_8812F) +#define BITS_MDIO_RDATA_8812F \ + (BIT_MASK_MDIO_RDATA_8812F << BIT_SHIFT_MDIO_RDATA_8812F) +#define BIT_CLEAR_MDIO_RDATA_8812F(x) ((x) & (~BITS_MDIO_RDATA_8812F)) +#define BIT_GET_MDIO_RDATA_8812F(x) \ + (((x) >> BIT_SHIFT_MDIO_RDATA_8812F) & BIT_MASK_MDIO_RDATA_8812F) +#define BIT_SET_MDIO_RDATA_8812F(x, v) \ + (BIT_CLEAR_MDIO_RDATA_8812F(x) | BIT_MDIO_RDATA_8812F(v)) + +#define BIT_SHIFT_MDIO_WDATA_8812F 0 +#define BIT_MASK_MDIO_WDATA_8812F 0xffff +#define BIT_MDIO_WDATA_8812F(x) \ + (((x) & BIT_MASK_MDIO_WDATA_8812F) << BIT_SHIFT_MDIO_WDATA_8812F) +#define BITS_MDIO_WDATA_8812F \ + (BIT_MASK_MDIO_WDATA_8812F << BIT_SHIFT_MDIO_WDATA_8812F) +#define BIT_CLEAR_MDIO_WDATA_8812F(x) ((x) & (~BITS_MDIO_WDATA_8812F)) +#define BIT_GET_MDIO_WDATA_8812F(x) \ + (((x) >> BIT_SHIFT_MDIO_WDATA_8812F) & BIT_MASK_MDIO_WDATA_8812F) +#define BIT_SET_MDIO_WDATA_8812F(x, v) \ + (BIT_CLEAR_MDIO_WDATA_8812F(x) | BIT_MDIO_WDATA_8812F(v)) + +/* 2 REG_PCIE_MIX_CFG_8812F */ + +#define BIT_SHIFT_MDIO_PHY_ADDR_8812F 24 +#define BIT_MASK_MDIO_PHY_ADDR_8812F 0x1f +#define BIT_MDIO_PHY_ADDR_8812F(x) \ + (((x) & BIT_MASK_MDIO_PHY_ADDR_8812F) << BIT_SHIFT_MDIO_PHY_ADDR_8812F) +#define BITS_MDIO_PHY_ADDR_8812F \ + (BIT_MASK_MDIO_PHY_ADDR_8812F << BIT_SHIFT_MDIO_PHY_ADDR_8812F) +#define BIT_CLEAR_MDIO_PHY_ADDR_8812F(x) ((x) & (~BITS_MDIO_PHY_ADDR_8812F)) +#define BIT_GET_MDIO_PHY_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_MDIO_PHY_ADDR_8812F) & BIT_MASK_MDIO_PHY_ADDR_8812F) +#define BIT_SET_MDIO_PHY_ADDR_8812F(x, v) \ + (BIT_CLEAR_MDIO_PHY_ADDR_8812F(x) | BIT_MDIO_PHY_ADDR_8812F(v)) + +#define BIT_SHIFT_WATCH_DOG_RECORD_V1_8812F 10 +#define BIT_MASK_WATCH_DOG_RECORD_V1_8812F 0x3fff +#define BIT_WATCH_DOG_RECORD_V1_8812F(x) \ + (((x) & BIT_MASK_WATCH_DOG_RECORD_V1_8812F) \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8812F) +#define BITS_WATCH_DOG_RECORD_V1_8812F \ + (BIT_MASK_WATCH_DOG_RECORD_V1_8812F \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8812F) +#define BIT_CLEAR_WATCH_DOG_RECORD_V1_8812F(x) \ + ((x) & (~BITS_WATCH_DOG_RECORD_V1_8812F)) +#define BIT_GET_WATCH_DOG_RECORD_V1_8812F(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1_8812F) & \ + BIT_MASK_WATCH_DOG_RECORD_V1_8812F) +#define BIT_SET_WATCH_DOG_RECORD_V1_8812F(x, v) \ + (BIT_CLEAR_WATCH_DOG_RECORD_V1_8812F(x) | \ + BIT_WATCH_DOG_RECORD_V1_8812F(v)) + +#define BIT_R_IO_TIMEOUT_FLAG_V1_8812F BIT(9) +#define BIT_EN_WATCH_DOG_8812F BIT(8) +#define BIT_ECRC_EN_V1_8812F BIT(7) +#define BIT_MDIO_RFLAG_V1_8812F BIT(6) +#define BIT_MDIO_WFLAG_V1_8812F BIT(5) + +#define BIT_SHIFT_MDIO_REG_ADDR_V1_8812F 0 +#define BIT_MASK_MDIO_REG_ADDR_V1_8812F 0x1f +#define BIT_MDIO_REG_ADDR_V1_8812F(x) \ + (((x) & BIT_MASK_MDIO_REG_ADDR_V1_8812F) \ + << BIT_SHIFT_MDIO_REG_ADDR_V1_8812F) +#define BITS_MDIO_REG_ADDR_V1_8812F \ + (BIT_MASK_MDIO_REG_ADDR_V1_8812F << BIT_SHIFT_MDIO_REG_ADDR_V1_8812F) +#define BIT_CLEAR_MDIO_REG_ADDR_V1_8812F(x) \ + ((x) & (~BITS_MDIO_REG_ADDR_V1_8812F)) +#define BIT_GET_MDIO_REG_ADDR_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MDIO_REG_ADDR_V1_8812F) & \ + BIT_MASK_MDIO_REG_ADDR_V1_8812F) +#define BIT_SET_MDIO_REG_ADDR_V1_8812F(x, v) \ + (BIT_CLEAR_MDIO_REG_ADDR_V1_8812F(x) | BIT_MDIO_REG_ADDR_V1_8812F(v)) + +/* 2 REG_HCI_MIX_CFG_8812F */ + +#define BIT_SHIFT_WATCH_DOG_TIMER_8812F 28 +#define BIT_MASK_WATCH_DOG_TIMER_8812F 0xf +#define BIT_WATCH_DOG_TIMER_8812F(x) \ + (((x) & BIT_MASK_WATCH_DOG_TIMER_8812F) \ + << BIT_SHIFT_WATCH_DOG_TIMER_8812F) +#define BITS_WATCH_DOG_TIMER_8812F \ + (BIT_MASK_WATCH_DOG_TIMER_8812F << BIT_SHIFT_WATCH_DOG_TIMER_8812F) +#define BIT_CLEAR_WATCH_DOG_TIMER_8812F(x) ((x) & (~BITS_WATCH_DOG_TIMER_8812F)) +#define BIT_GET_WATCH_DOG_TIMER_8812F(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_TIMER_8812F) & \ + BIT_MASK_WATCH_DOG_TIMER_8812F) +#define BIT_SET_WATCH_DOG_TIMER_8812F(x, v) \ + (BIT_CLEAR_WATCH_DOG_TIMER_8812F(x) | BIT_WATCH_DOG_TIMER_8812F(v)) + +#define BIT_EN_ALIGN_MTU_8812F BIT(23) + +#define BIT_SHIFT_LATENCY_CONTROL_8812F 21 +#define BIT_MASK_LATENCY_CONTROL_8812F 0x3 +#define BIT_LATENCY_CONTROL_8812F(x) \ + (((x) & BIT_MASK_LATENCY_CONTROL_8812F) \ + << BIT_SHIFT_LATENCY_CONTROL_8812F) +#define BITS_LATENCY_CONTROL_8812F \ + (BIT_MASK_LATENCY_CONTROL_8812F << BIT_SHIFT_LATENCY_CONTROL_8812F) +#define BIT_CLEAR_LATENCY_CONTROL_8812F(x) ((x) & (~BITS_LATENCY_CONTROL_8812F)) +#define BIT_GET_LATENCY_CONTROL_8812F(x) \ + (((x) >> BIT_SHIFT_LATENCY_CONTROL_8812F) & \ + BIT_MASK_LATENCY_CONTROL_8812F) +#define BIT_SET_LATENCY_CONTROL_8812F(x, v) \ + (BIT_CLEAR_LATENCY_CONTROL_8812F(x) | BIT_LATENCY_CONTROL_8812F(v)) + +#define BIT_HOST_GEN2_SUPPORT_8812F BIT(20) + +#define BIT_SHIFT_TXDMA_ERR_FLAG_V1_8812F 15 +#define BIT_MASK_TXDMA_ERR_FLAG_V1_8812F 0x1f +#define BIT_TXDMA_ERR_FLAG_V1_8812F(x) \ + (((x) & BIT_MASK_TXDMA_ERR_FLAG_V1_8812F) \ + << BIT_SHIFT_TXDMA_ERR_FLAG_V1_8812F) +#define BITS_TXDMA_ERR_FLAG_V1_8812F \ + (BIT_MASK_TXDMA_ERR_FLAG_V1_8812F << BIT_SHIFT_TXDMA_ERR_FLAG_V1_8812F) +#define BIT_CLEAR_TXDMA_ERR_FLAG_V1_8812F(x) \ + ((x) & (~BITS_TXDMA_ERR_FLAG_V1_8812F)) +#define BIT_GET_TXDMA_ERR_FLAG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_V1_8812F) & \ + BIT_MASK_TXDMA_ERR_FLAG_V1_8812F) +#define BIT_SET_TXDMA_ERR_FLAG_V1_8812F(x, v) \ + (BIT_CLEAR_TXDMA_ERR_FLAG_V1_8812F(x) | BIT_TXDMA_ERR_FLAG_V1_8812F(v)) + +#define BIT_EPHY_RX50_EN_8812F BIT(11) + +#define BIT_SHIFT_MSI_TIMEOUT_ID_V1_8812F 8 +#define BIT_MASK_MSI_TIMEOUT_ID_V1_8812F 0x7 +#define BIT_MSI_TIMEOUT_ID_V1_8812F(x) \ + (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1_8812F) \ + << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8812F) +#define BITS_MSI_TIMEOUT_ID_V1_8812F \ + (BIT_MASK_MSI_TIMEOUT_ID_V1_8812F << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8812F) +#define BIT_CLEAR_MSI_TIMEOUT_ID_V1_8812F(x) \ + ((x) & (~BITS_MSI_TIMEOUT_ID_V1_8812F)) +#define BIT_GET_MSI_TIMEOUT_ID_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1_8812F) & \ + BIT_MASK_MSI_TIMEOUT_ID_V1_8812F) +#define BIT_SET_MSI_TIMEOUT_ID_V1_8812F(x, v) \ + (BIT_CLEAR_MSI_TIMEOUT_ID_V1_8812F(x) | BIT_MSI_TIMEOUT_ID_V1_8812F(v)) + +#define BIT_RADDR_RD_8812F BIT(7) +#define BIT_L1OFF_PWR_OFF_EN_8812F BIT(6) +#define BIT_L0S_LINK_OFF_8812F BIT(4) +#define BIT_ACT_LINK_OFF_8812F BIT(3) +#define BIT_EN_SLOW_MAC_TX_8812F BIT(2) +#define BIT_EN_SLOW_MAC_RX_8812F BIT(1) +#define BIT_EN_SLOW_MAC_HW_8812F BIT(0) + +/* 2 REG_STC_INT_CS_8812F(PCIE STATE CHANGE INTERRUPT CONTROL AND STATUS) */ +#define BIT_STC_INT_EN_8812F BIT(31) + +#define BIT_SHIFT_STC_INT_FLAG_8812F 16 +#define BIT_MASK_STC_INT_FLAG_8812F 0xff +#define BIT_STC_INT_FLAG_8812F(x) \ + (((x) & BIT_MASK_STC_INT_FLAG_8812F) << BIT_SHIFT_STC_INT_FLAG_8812F) +#define BITS_STC_INT_FLAG_8812F \ + (BIT_MASK_STC_INT_FLAG_8812F << BIT_SHIFT_STC_INT_FLAG_8812F) +#define BIT_CLEAR_STC_INT_FLAG_8812F(x) ((x) & (~BITS_STC_INT_FLAG_8812F)) +#define BIT_GET_STC_INT_FLAG_8812F(x) \ + (((x) >> BIT_SHIFT_STC_INT_FLAG_8812F) & BIT_MASK_STC_INT_FLAG_8812F) +#define BIT_SET_STC_INT_FLAG_8812F(x, v) \ + (BIT_CLEAR_STC_INT_FLAG_8812F(x) | BIT_STC_INT_FLAG_8812F(v)) + +#define BIT_SHIFT_STC_INT_IDX_8812F 8 +#define BIT_MASK_STC_INT_IDX_8812F 0x7 +#define BIT_STC_INT_IDX_8812F(x) \ + (((x) & BIT_MASK_STC_INT_IDX_8812F) << BIT_SHIFT_STC_INT_IDX_8812F) +#define BITS_STC_INT_IDX_8812F \ + (BIT_MASK_STC_INT_IDX_8812F << BIT_SHIFT_STC_INT_IDX_8812F) +#define BIT_CLEAR_STC_INT_IDX_8812F(x) ((x) & (~BITS_STC_INT_IDX_8812F)) +#define BIT_GET_STC_INT_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_STC_INT_IDX_8812F) & BIT_MASK_STC_INT_IDX_8812F) +#define BIT_SET_STC_INT_IDX_8812F(x, v) \ + (BIT_CLEAR_STC_INT_IDX_8812F(x) | BIT_STC_INT_IDX_8812F(v)) + +#define BIT_SHIFT_STC_INT_REALTIME_CS_8812F 0 +#define BIT_MASK_STC_INT_REALTIME_CS_8812F 0x3f +#define BIT_STC_INT_REALTIME_CS_8812F(x) \ + (((x) & BIT_MASK_STC_INT_REALTIME_CS_8812F) \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8812F) +#define BITS_STC_INT_REALTIME_CS_8812F \ + (BIT_MASK_STC_INT_REALTIME_CS_8812F \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8812F) +#define BIT_CLEAR_STC_INT_REALTIME_CS_8812F(x) \ + ((x) & (~BITS_STC_INT_REALTIME_CS_8812F)) +#define BIT_GET_STC_INT_REALTIME_CS_8812F(x) \ + (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS_8812F) & \ + BIT_MASK_STC_INT_REALTIME_CS_8812F) +#define BIT_SET_STC_INT_REALTIME_CS_8812F(x, v) \ + (BIT_CLEAR_STC_INT_REALTIME_CS_8812F(x) | \ + BIT_STC_INT_REALTIME_CS_8812F(v)) + +#define BIT_STC_INT_GRP_EN_8812F BIT(31) + +#define BIT_SHIFT_STC_INT_EXPECT_LS_8812F 8 +#define BIT_MASK_STC_INT_EXPECT_LS_8812F 0x3f +#define BIT_STC_INT_EXPECT_LS_8812F(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_LS_8812F) \ + << BIT_SHIFT_STC_INT_EXPECT_LS_8812F) +#define BITS_STC_INT_EXPECT_LS_8812F \ + (BIT_MASK_STC_INT_EXPECT_LS_8812F << BIT_SHIFT_STC_INT_EXPECT_LS_8812F) +#define BIT_CLEAR_STC_INT_EXPECT_LS_8812F(x) \ + ((x) & (~BITS_STC_INT_EXPECT_LS_8812F)) +#define BIT_GET_STC_INT_EXPECT_LS_8812F(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS_8812F) & \ + BIT_MASK_STC_INT_EXPECT_LS_8812F) +#define BIT_SET_STC_INT_EXPECT_LS_8812F(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_LS_8812F(x) | BIT_STC_INT_EXPECT_LS_8812F(v)) + +#define BIT_SHIFT_STC_INT_EXPECT_CS_8812F 0 +#define BIT_MASK_STC_INT_EXPECT_CS_8812F 0x3f +#define BIT_STC_INT_EXPECT_CS_8812F(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_CS_8812F) \ + << BIT_SHIFT_STC_INT_EXPECT_CS_8812F) +#define BITS_STC_INT_EXPECT_CS_8812F \ + (BIT_MASK_STC_INT_EXPECT_CS_8812F << BIT_SHIFT_STC_INT_EXPECT_CS_8812F) +#define BIT_CLEAR_STC_INT_EXPECT_CS_8812F(x) \ + ((x) & (~BITS_STC_INT_EXPECT_CS_8812F)) +#define BIT_GET_STC_INT_EXPECT_CS_8812F(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS_8812F) & \ + BIT_MASK_STC_INT_EXPECT_CS_8812F) +#define BIT_SET_STC_INT_EXPECT_CS_8812F(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_CS_8812F(x) | BIT_STC_INT_EXPECT_CS_8812F(v)) + +/* 2 REG_H2CQ_TXBD_DESA_8812F */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_8812F 0 +#define BIT_MASK_H2CQ_TXBD_DESA_8812F 0xffffffffffffffffL +#define BIT_H2CQ_TXBD_DESA_8812F(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_8812F) \ + << BIT_SHIFT_H2CQ_TXBD_DESA_8812F) +#define BITS_H2CQ_TXBD_DESA_8812F \ + (BIT_MASK_H2CQ_TXBD_DESA_8812F << BIT_SHIFT_H2CQ_TXBD_DESA_8812F) +#define BIT_CLEAR_H2CQ_TXBD_DESA_8812F(x) ((x) & (~BITS_H2CQ_TXBD_DESA_8812F)) +#define BIT_GET_H2CQ_TXBD_DESA_8812F(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_8812F) & \ + BIT_MASK_H2CQ_TXBD_DESA_8812F) +#define BIT_SET_H2CQ_TXBD_DESA_8812F(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_8812F(x) | BIT_H2CQ_TXBD_DESA_8812F(v)) + +/* 2 REG_H2CQ_TXBD_NUM_8812F */ +#define BIT_PCIE_H2CQ_FLAG_8812F BIT(14) + +#define BIT_SHIFT_H2CQ_DESC_MODE_8812F 12 +#define BIT_MASK_H2CQ_DESC_MODE_8812F 0x3 +#define BIT_H2CQ_DESC_MODE_8812F(x) \ + (((x) & BIT_MASK_H2CQ_DESC_MODE_8812F) \ + << BIT_SHIFT_H2CQ_DESC_MODE_8812F) +#define BITS_H2CQ_DESC_MODE_8812F \ + (BIT_MASK_H2CQ_DESC_MODE_8812F << BIT_SHIFT_H2CQ_DESC_MODE_8812F) +#define BIT_CLEAR_H2CQ_DESC_MODE_8812F(x) ((x) & (~BITS_H2CQ_DESC_MODE_8812F)) +#define BIT_GET_H2CQ_DESC_MODE_8812F(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8812F) & \ + BIT_MASK_H2CQ_DESC_MODE_8812F) +#define BIT_SET_H2CQ_DESC_MODE_8812F(x, v) \ + (BIT_CLEAR_H2CQ_DESC_MODE_8812F(x) | BIT_H2CQ_DESC_MODE_8812F(v)) + +#define BIT_SHIFT_H2CQ_DESC_NUM_8812F 0 +#define BIT_MASK_H2CQ_DESC_NUM_8812F 0xfff +#define BIT_H2CQ_DESC_NUM_8812F(x) \ + (((x) & BIT_MASK_H2CQ_DESC_NUM_8812F) << BIT_SHIFT_H2CQ_DESC_NUM_8812F) +#define BITS_H2CQ_DESC_NUM_8812F \ + (BIT_MASK_H2CQ_DESC_NUM_8812F << BIT_SHIFT_H2CQ_DESC_NUM_8812F) +#define BIT_CLEAR_H2CQ_DESC_NUM_8812F(x) ((x) & (~BITS_H2CQ_DESC_NUM_8812F)) +#define BIT_GET_H2CQ_DESC_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_NUM_8812F) & BIT_MASK_H2CQ_DESC_NUM_8812F) +#define BIT_SET_H2CQ_DESC_NUM_8812F(x, v) \ + (BIT_CLEAR_H2CQ_DESC_NUM_8812F(x) | BIT_H2CQ_DESC_NUM_8812F(v)) + +/* 2 REG_H2CQ_TXBD_IDX_8812F */ + +#define BIT_SHIFT_H2CQ_HW_IDX_8812F 16 +#define BIT_MASK_H2CQ_HW_IDX_8812F 0xfff +#define BIT_H2CQ_HW_IDX_8812F(x) \ + (((x) & BIT_MASK_H2CQ_HW_IDX_8812F) << BIT_SHIFT_H2CQ_HW_IDX_8812F) +#define BITS_H2CQ_HW_IDX_8812F \ + (BIT_MASK_H2CQ_HW_IDX_8812F << BIT_SHIFT_H2CQ_HW_IDX_8812F) +#define BIT_CLEAR_H2CQ_HW_IDX_8812F(x) ((x) & (~BITS_H2CQ_HW_IDX_8812F)) +#define BIT_GET_H2CQ_HW_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8812F) & BIT_MASK_H2CQ_HW_IDX_8812F) +#define BIT_SET_H2CQ_HW_IDX_8812F(x, v) \ + (BIT_CLEAR_H2CQ_HW_IDX_8812F(x) | BIT_H2CQ_HW_IDX_8812F(v)) + +#define BIT_SHIFT_H2CQ_HOST_IDX_8812F 0 +#define BIT_MASK_H2CQ_HOST_IDX_8812F 0xfff +#define BIT_H2CQ_HOST_IDX_8812F(x) \ + (((x) & BIT_MASK_H2CQ_HOST_IDX_8812F) << BIT_SHIFT_H2CQ_HOST_IDX_8812F) +#define BITS_H2CQ_HOST_IDX_8812F \ + (BIT_MASK_H2CQ_HOST_IDX_8812F << BIT_SHIFT_H2CQ_HOST_IDX_8812F) +#define BIT_CLEAR_H2CQ_HOST_IDX_8812F(x) ((x) & (~BITS_H2CQ_HOST_IDX_8812F)) +#define BIT_GET_H2CQ_HOST_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8812F) & BIT_MASK_H2CQ_HOST_IDX_8812F) +#define BIT_SET_H2CQ_HOST_IDX_8812F(x, v) \ + (BIT_CLEAR_H2CQ_HOST_IDX_8812F(x) | BIT_H2CQ_HOST_IDX_8812F(v)) + +/* 2 REG_H2CQ_CSR_8812F[31:0] (H2CQ CONTROL AND STATUS) */ +#define BIT_H2CQ_FULL_8812F BIT(31) +#define BIT_CLR_H2CQ_HOST_IDX_8812F BIT(16) +#define BIT_CLR_H2CQ_HW_IDX_8812F BIT(8) +#define BIT_STOP_H2CQ_8812F BIT(0) + +/* 2 REG_CHANGE_PCIE_SPEED_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_RXDMA_ERR_CNT_8812F 8 +#define BIT_MASK_RXDMA_ERR_CNT_8812F 0xff +#define BIT_RXDMA_ERR_CNT_8812F(x) \ + (((x) & BIT_MASK_RXDMA_ERR_CNT_8812F) << BIT_SHIFT_RXDMA_ERR_CNT_8812F) +#define BITS_RXDMA_ERR_CNT_8812F \ + (BIT_MASK_RXDMA_ERR_CNT_8812F << BIT_SHIFT_RXDMA_ERR_CNT_8812F) +#define BIT_CLEAR_RXDMA_ERR_CNT_8812F(x) ((x) & (~BITS_RXDMA_ERR_CNT_8812F)) +#define BIT_GET_RXDMA_ERR_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_RXDMA_ERR_CNT_8812F) & BIT_MASK_RXDMA_ERR_CNT_8812F) +#define BIT_SET_RXDMA_ERR_CNT_8812F(x, v) \ + (BIT_CLEAR_RXDMA_ERR_CNT_8812F(x) | BIT_RXDMA_ERR_CNT_8812F(v)) + +#define BIT_TXDMA_ERR_HANDLE_REQ_8812F BIT(7) +#define BIT_TXDMA_ERROR_PS_8812F BIT(6) +#define BIT_EN_TXDMA_STUCK_ERR_HANDLE_8812F BIT(5) +#define BIT_EN_TXDMA_RTN_ERR_HANDLE_8812F BIT(4) +#define BIT_RXDMA_ERR_HANDLE_REQ_8812F BIT(3) +#define BIT_RXDMA_ERROR_PS_8812F BIT(2) +#define BIT_EN_RXDMA_STUCK_ERR_HANDLE_8812F BIT(1) +#define BIT_EN_RXDMA_RTN_ERR_HANDLE_8812F BIT(0) + +/* 2 REG_DEBUG_STATE1_8812F */ + +#define BIT_SHIFT_DEBUG_STATE1_8812F 0 +#define BIT_MASK_DEBUG_STATE1_8812F 0xffffffffL +#define BIT_DEBUG_STATE1_8812F(x) \ + (((x) & BIT_MASK_DEBUG_STATE1_8812F) << BIT_SHIFT_DEBUG_STATE1_8812F) +#define BITS_DEBUG_STATE1_8812F \ + (BIT_MASK_DEBUG_STATE1_8812F << BIT_SHIFT_DEBUG_STATE1_8812F) +#define BIT_CLEAR_DEBUG_STATE1_8812F(x) ((x) & (~BITS_DEBUG_STATE1_8812F)) +#define BIT_GET_DEBUG_STATE1_8812F(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE1_8812F) & BIT_MASK_DEBUG_STATE1_8812F) +#define BIT_SET_DEBUG_STATE1_8812F(x, v) \ + (BIT_CLEAR_DEBUG_STATE1_8812F(x) | BIT_DEBUG_STATE1_8812F(v)) + +/* 2 REG_DEBUG_STATE2_8812F */ + +#define BIT_SHIFT_DEBUG_STATE2_8812F 0 +#define BIT_MASK_DEBUG_STATE2_8812F 0xffffffffL +#define BIT_DEBUG_STATE2_8812F(x) \ + (((x) & BIT_MASK_DEBUG_STATE2_8812F) << BIT_SHIFT_DEBUG_STATE2_8812F) +#define BITS_DEBUG_STATE2_8812F \ + (BIT_MASK_DEBUG_STATE2_8812F << BIT_SHIFT_DEBUG_STATE2_8812F) +#define BIT_CLEAR_DEBUG_STATE2_8812F(x) ((x) & (~BITS_DEBUG_STATE2_8812F)) +#define BIT_GET_DEBUG_STATE2_8812F(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE2_8812F) & BIT_MASK_DEBUG_STATE2_8812F) +#define BIT_SET_DEBUG_STATE2_8812F(x, v) \ + (BIT_CLEAR_DEBUG_STATE2_8812F(x) | BIT_DEBUG_STATE2_8812F(v)) + +/* 2 REG_DEBUG_STATE3_8812F */ + +#define BIT_SHIFT_DEBUG_STATE3_8812F 0 +#define BIT_MASK_DEBUG_STATE3_8812F 0xffffffffL +#define BIT_DEBUG_STATE3_8812F(x) \ + (((x) & BIT_MASK_DEBUG_STATE3_8812F) << BIT_SHIFT_DEBUG_STATE3_8812F) +#define BITS_DEBUG_STATE3_8812F \ + (BIT_MASK_DEBUG_STATE3_8812F << BIT_SHIFT_DEBUG_STATE3_8812F) +#define BIT_CLEAR_DEBUG_STATE3_8812F(x) ((x) & (~BITS_DEBUG_STATE3_8812F)) +#define BIT_GET_DEBUG_STATE3_8812F(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE3_8812F) & BIT_MASK_DEBUG_STATE3_8812F) +#define BIT_SET_DEBUG_STATE3_8812F(x, v) \ + (BIT_CLEAR_DEBUG_STATE3_8812F(x) | BIT_DEBUG_STATE3_8812F(v)) + +/* 2 REG_CHNL_DMA_CFG_V1_8812F */ +#define BIT_TXHCI_EN_V1_8812F BIT(26) +#define BIT_TXHCI_IDLE_V1_8812F BIT(25) +#define BIT_DMA_PRI_EN_V1_8812F BIT(24) + +/* 2 REG_PCIE_HISR0_V1_8812F */ +#define BIT_PSTIMER_2_8812F BIT(31) +#define BIT_PSTIMER_1_8812F BIT(30) +#define BIT_PSTIMER_0_8812F BIT(29) +#define BIT_GTINT4_8812F BIT(28) +#define BIT_GTINT3_8812F BIT(27) +#define BIT_TXBCN0ERR_8812F BIT(26) +#define BIT_TXBCN0OK_8812F BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8812F BIT(24) +#define BIT_TXDMA_START_INT_8812F BIT(23) +#define BIT_TXDMA_STOP_INT_8812F BIT(22) +#define BIT_HISR7_IND_8812F BIT(21) +#define BIT_BCNDMAINT0_8812F BIT(20) +#define BIT_HISR6_IND_8812F BIT(19) +#define BIT_HISR5_IND_8812F BIT(18) +#define BIT_HISR4_IND_8812F BIT(17) +#define BIT_BCNDERR0_8812F BIT(16) +#define BIT_HSISR_IND_ON_INT_8812F BIT(15) +#define BIT_HISR3_IND_8812F BIT(14) +#define BIT_HISR2_IND_8812F BIT(13) +#define BIT_HISR1_IND_8812F BIT(11) +#define BIT_C2HCMD_8812F BIT(10) +#define BIT_CPWM2_8812F BIT(9) +#define BIT_CPWM_8812F BIT(8) +#define BIT_TXDMAOK_CHANNEL15_8812F BIT(7) +#define BIT_TXDMAOK_CHANNEL14_8812F BIT(6) +#define BIT_TXDMAOK_CHANNEL3_8812F BIT(5) +#define BIT_TXDMAOK_CHANNEL2_8812F BIT(4) +#define BIT_TXDMAOK_CHANNEL1_8812F BIT(3) +#define BIT_TXDMAOK_CHANNEL0_8812F BIT(2) +#define BIT_RDU_8812F BIT(1) +#define BIT_RXOK_8812F BIT(0) + +/* 2 REG_PCIE_HISR1_V1_8812F */ +#define BIT_PRE_TX_ERR_INT_8812F BIT(31) +#define BIT_TXFIFO_TH_INT_8812F BIT(30) +#define BIT_BTON_STS_UPDATE_INT_8812F BIT(29) +#define BIT_BCNDMAINT7_8812F BIT(27) +#define BIT_BCNDMAINT6_8812F BIT(26) +#define BIT_BCNDMAINT5_8812F BIT(25) +#define BIT_BCNDMAINT4_8812F BIT(24) +#define BIT_BCNDMAINT3_8812F BIT(23) +#define BIT_BCNDMAINT2_8812F BIT(22) +#define BIT_BCNDMAINT1_8812F BIT(21) +#define BIT_BCNDERR7_8812F BIT(20) +#define BIT_BCNDERR6_8812F BIT(19) +#define BIT_BCNDERR5_8812F BIT(18) +#define BIT_BCNDERR4_8812F BIT(17) +#define BIT_BCNDERR3_8812F BIT(16) +#define BIT_BCNDERR2_8812F BIT(15) +#define BIT_BCNDERR1_8812F BIT(14) +#define BIT_ATIMEND_8812F BIT(12) +#define BIT_TXERR_INT_8812F BIT(11) +#define BIT_RXERR_INT_8812F BIT(10) +#define BIT_TXFOVW_8812F BIT(9) +#define BIT_FOVW_8812F BIT(8) +#define BIT_CPU_MGQ_EARLY_INT_8812F BIT(6) +#define BIT_CPU_MGQ_TXDONE_8812F BIT(5) +#define BIT_PSTIMER_5_8812F BIT(4) +#define BIT_PSTIMER_4_8812F BIT(3) +#define BIT_PSTIMER_3_8812F BIT(2) +#define BIT_CPUMGQ_TX_TIMER_8812F BIT(1) +#define BIT_BB_STOPRX_INT_8812F BIT(0) + +/* 2 REG_PCIE_HISR2_V1_8812F */ +#define BIT_BCNDMAINT_P4_8812F BIT(31) +#define BIT_BCNDMAINT_P3_8812F BIT(30) +#define BIT_BCNDMAINT_P2_8812F BIT(29) +#define BIT_BCNDMAINT_P1_8812F BIT(28) +#define BIT_SCH_PHY_TXOP_SIFS_INT_8812F BIT(23) +#define BIT_ATIMEND7_8812F BIT(22) +#define BIT_ATIMEND6_8812F BIT(21) +#define BIT_ATIMEND5_8812F BIT(20) +#define BIT_ATIMEND4_8812F BIT(19) +#define BIT_ATIMEND3_8812F BIT(18) +#define BIT_ATIMEND2_8812F BIT(17) +#define BIT_ATIMEND1_8812F BIT(16) +#define BIT_TXBCN7OK_8812F BIT(14) +#define BIT_TXBCN6OK_8812F BIT(13) +#define BIT_TXBCN5OK_8812F BIT(12) +#define BIT_TXBCN4OK_8812F BIT(11) +#define BIT_TXBCN3OK_8812F BIT(10) +#define BIT_TXBCN2OK_8812F BIT(9) +#define BIT_TXBCN1OK_8812F BIT(8) +#define BIT_TXBCN7ERR_8812F BIT(6) +#define BIT_TXBCN6ERR_8812F BIT(5) +#define BIT_TXBCN5ERR_8812F BIT(4) +#define BIT_TXBCN4ERR_8812F BIT(3) +#define BIT_TXBCN3ERR_8812F BIT(2) +#define BIT_TXBCN2ERR_8812F BIT(1) +#define BIT_TXBCN1ERR_8812F BIT(0) + +/* 2 REG_PCIE_HISR3_V1_8812F */ +#define BIT_GTINT12_8812F BIT(24) +#define BIT_GTINT11_8812F BIT(23) +#define BIT_GTINT10_8812F BIT(22) +#define BIT_GTINT9_8812F BIT(21) +#define BIT_RX_DESC_BUF_FULL_8812F BIT(20) +#define BIT_CPHY_LDO_OCP_DET_INT_8812F BIT(19) +#define BIT_WDT_PLATFORM_INT_8812F BIT(18) +#define BIT_WDT_CPU_INT_8812F BIT(17) +#define BIT_SETH2CDOK_8812F BIT(16) +#define BIT_H2C_CMD_FULL_8812F BIT(15) +#define BIT_PKT_TRANS_ERR_8812F BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8812F BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8812F BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8812F BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8812F BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8812F BIT(9) +#define BIT_SEARCH_FAIL_8812F BIT(8) +#define BIT_PWR_INT_127TO96_8812F BIT(7) +#define BIT_PWR_INT_95TO64_8812F BIT(6) +#define BIT_PWR_INT_63TO32_8812F BIT(5) +#define BIT_PWR_INT_31TO0_8812F BIT(4) +#define BIT_RX_DMA_STUCK_8812F BIT(3) +#define BIT_TX_DMA_STUCK_8812F BIT(2) +#define BIT_DDMA0_LP_INT_8812F BIT(1) +#define BIT_DDMA0_HP_INT_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_Q0_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_Q0_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_Q0_V1_8812F 0x7f +#define BIT_QUEUEMACID_Q0_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q0_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_Q0_V1_8812F) +#define BITS_QUEUEMACID_Q0_V1_8812F \ + (BIT_MASK_QUEUEMACID_Q0_V1_8812F << BIT_SHIFT_QUEUEMACID_Q0_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_Q0_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_Q0_V1_8812F)) +#define BIT_GET_QUEUEMACID_Q0_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1_8812F) & \ + BIT_MASK_QUEUEMACID_Q0_V1_8812F) +#define BIT_SET_QUEUEMACID_Q0_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q0_V1_8812F(x) | BIT_QUEUEMACID_Q0_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_Q0_V1_8812F 23 +#define BIT_MASK_QUEUEAC_Q0_V1_8812F 0x3 +#define BIT_QUEUEAC_Q0_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q0_V1_8812F) << BIT_SHIFT_QUEUEAC_Q0_V1_8812F) +#define BITS_QUEUEAC_Q0_V1_8812F \ + (BIT_MASK_QUEUEAC_Q0_V1_8812F << BIT_SHIFT_QUEUEAC_Q0_V1_8812F) +#define BIT_CLEAR_QUEUEAC_Q0_V1_8812F(x) ((x) & (~BITS_QUEUEAC_Q0_V1_8812F)) +#define BIT_GET_QUEUEAC_Q0_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1_8812F) & BIT_MASK_QUEUEAC_Q0_V1_8812F) +#define BIT_SET_QUEUEAC_Q0_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q0_V1_8812F(x) | BIT_QUEUEAC_Q0_V1_8812F(v)) + +#define BIT_TIDEMPTY_Q0_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q0_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q0_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q0_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q0_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q0_V2_8812F) +#define BITS_TAIL_PKT_Q0_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q0_V2_8812F << BIT_SHIFT_TAIL_PKT_Q0_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q0_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q0_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q0_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q0_V2_8812F) +#define BIT_SET_TAIL_PKT_Q0_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q0_V2_8812F(x) | BIT_TAIL_PKT_Q0_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q0_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_Q0_V1_8812F 0x7ff +#define BIT_HEAD_PKT_Q0_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q0_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_Q0_V1_8812F) +#define BITS_HEAD_PKT_Q0_V1_8812F \ + (BIT_MASK_HEAD_PKT_Q0_V1_8812F << BIT_SHIFT_HEAD_PKT_Q0_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_Q0_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_Q0_V1_8812F)) +#define BIT_GET_HEAD_PKT_Q0_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1_8812F) & \ + BIT_MASK_HEAD_PKT_Q0_V1_8812F) +#define BIT_SET_HEAD_PKT_Q0_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q0_V1_8812F(x) | BIT_HEAD_PKT_Q0_V1_8812F(v)) + +/* 2 REG_Q1_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_Q1_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_Q1_V1_8812F 0x7f +#define BIT_QUEUEMACID_Q1_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q1_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_Q1_V1_8812F) +#define BITS_QUEUEMACID_Q1_V1_8812F \ + (BIT_MASK_QUEUEMACID_Q1_V1_8812F << BIT_SHIFT_QUEUEMACID_Q1_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_Q1_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_Q1_V1_8812F)) +#define BIT_GET_QUEUEMACID_Q1_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1_8812F) & \ + BIT_MASK_QUEUEMACID_Q1_V1_8812F) +#define BIT_SET_QUEUEMACID_Q1_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q1_V1_8812F(x) | BIT_QUEUEMACID_Q1_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_Q1_V1_8812F 23 +#define BIT_MASK_QUEUEAC_Q1_V1_8812F 0x3 +#define BIT_QUEUEAC_Q1_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q1_V1_8812F) << BIT_SHIFT_QUEUEAC_Q1_V1_8812F) +#define BITS_QUEUEAC_Q1_V1_8812F \ + (BIT_MASK_QUEUEAC_Q1_V1_8812F << BIT_SHIFT_QUEUEAC_Q1_V1_8812F) +#define BIT_CLEAR_QUEUEAC_Q1_V1_8812F(x) ((x) & (~BITS_QUEUEAC_Q1_V1_8812F)) +#define BIT_GET_QUEUEAC_Q1_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1_8812F) & BIT_MASK_QUEUEAC_Q1_V1_8812F) +#define BIT_SET_QUEUEAC_Q1_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q1_V1_8812F(x) | BIT_QUEUEAC_Q1_V1_8812F(v)) + +#define BIT_TIDEMPTY_Q1_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q1_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q1_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q1_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q1_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q1_V2_8812F) +#define BITS_TAIL_PKT_Q1_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q1_V2_8812F << BIT_SHIFT_TAIL_PKT_Q1_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q1_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q1_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q1_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q1_V2_8812F) +#define BIT_SET_TAIL_PKT_Q1_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q1_V2_8812F(x) | BIT_TAIL_PKT_Q1_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q1_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_Q1_V1_8812F 0x7ff +#define BIT_HEAD_PKT_Q1_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q1_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_Q1_V1_8812F) +#define BITS_HEAD_PKT_Q1_V1_8812F \ + (BIT_MASK_HEAD_PKT_Q1_V1_8812F << BIT_SHIFT_HEAD_PKT_Q1_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_Q1_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_Q1_V1_8812F)) +#define BIT_GET_HEAD_PKT_Q1_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1_8812F) & \ + BIT_MASK_HEAD_PKT_Q1_V1_8812F) +#define BIT_SET_HEAD_PKT_Q1_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q1_V1_8812F(x) | BIT_HEAD_PKT_Q1_V1_8812F(v)) + +/* 2 REG_Q2_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_Q2_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_Q2_V1_8812F 0x7f +#define BIT_QUEUEMACID_Q2_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q2_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_Q2_V1_8812F) +#define BITS_QUEUEMACID_Q2_V1_8812F \ + (BIT_MASK_QUEUEMACID_Q2_V1_8812F << BIT_SHIFT_QUEUEMACID_Q2_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_Q2_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_Q2_V1_8812F)) +#define BIT_GET_QUEUEMACID_Q2_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1_8812F) & \ + BIT_MASK_QUEUEMACID_Q2_V1_8812F) +#define BIT_SET_QUEUEMACID_Q2_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q2_V1_8812F(x) | BIT_QUEUEMACID_Q2_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_Q2_V1_8812F 23 +#define BIT_MASK_QUEUEAC_Q2_V1_8812F 0x3 +#define BIT_QUEUEAC_Q2_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q2_V1_8812F) << BIT_SHIFT_QUEUEAC_Q2_V1_8812F) +#define BITS_QUEUEAC_Q2_V1_8812F \ + (BIT_MASK_QUEUEAC_Q2_V1_8812F << BIT_SHIFT_QUEUEAC_Q2_V1_8812F) +#define BIT_CLEAR_QUEUEAC_Q2_V1_8812F(x) ((x) & (~BITS_QUEUEAC_Q2_V1_8812F)) +#define BIT_GET_QUEUEAC_Q2_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1_8812F) & BIT_MASK_QUEUEAC_Q2_V1_8812F) +#define BIT_SET_QUEUEAC_Q2_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q2_V1_8812F(x) | BIT_QUEUEAC_Q2_V1_8812F(v)) + +#define BIT_TIDEMPTY_Q2_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q2_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q2_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q2_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q2_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q2_V2_8812F) +#define BITS_TAIL_PKT_Q2_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q2_V2_8812F << BIT_SHIFT_TAIL_PKT_Q2_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q2_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q2_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q2_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q2_V2_8812F) +#define BIT_SET_TAIL_PKT_Q2_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q2_V2_8812F(x) | BIT_TAIL_PKT_Q2_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q2_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_Q2_V1_8812F 0x7ff +#define BIT_HEAD_PKT_Q2_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q2_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_Q2_V1_8812F) +#define BITS_HEAD_PKT_Q2_V1_8812F \ + (BIT_MASK_HEAD_PKT_Q2_V1_8812F << BIT_SHIFT_HEAD_PKT_Q2_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_Q2_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_Q2_V1_8812F)) +#define BIT_GET_HEAD_PKT_Q2_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1_8812F) & \ + BIT_MASK_HEAD_PKT_Q2_V1_8812F) +#define BIT_SET_HEAD_PKT_Q2_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q2_V1_8812F(x) | BIT_HEAD_PKT_Q2_V1_8812F(v)) + +/* 2 REG_Q3_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_Q3_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_Q3_V1_8812F 0x7f +#define BIT_QUEUEMACID_Q3_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q3_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_Q3_V1_8812F) +#define BITS_QUEUEMACID_Q3_V1_8812F \ + (BIT_MASK_QUEUEMACID_Q3_V1_8812F << BIT_SHIFT_QUEUEMACID_Q3_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_Q3_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_Q3_V1_8812F)) +#define BIT_GET_QUEUEMACID_Q3_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1_8812F) & \ + BIT_MASK_QUEUEMACID_Q3_V1_8812F) +#define BIT_SET_QUEUEMACID_Q3_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q3_V1_8812F(x) | BIT_QUEUEMACID_Q3_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_Q3_V1_8812F 23 +#define BIT_MASK_QUEUEAC_Q3_V1_8812F 0x3 +#define BIT_QUEUEAC_Q3_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q3_V1_8812F) << BIT_SHIFT_QUEUEAC_Q3_V1_8812F) +#define BITS_QUEUEAC_Q3_V1_8812F \ + (BIT_MASK_QUEUEAC_Q3_V1_8812F << BIT_SHIFT_QUEUEAC_Q3_V1_8812F) +#define BIT_CLEAR_QUEUEAC_Q3_V1_8812F(x) ((x) & (~BITS_QUEUEAC_Q3_V1_8812F)) +#define BIT_GET_QUEUEAC_Q3_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1_8812F) & BIT_MASK_QUEUEAC_Q3_V1_8812F) +#define BIT_SET_QUEUEAC_Q3_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q3_V1_8812F(x) | BIT_QUEUEAC_Q3_V1_8812F(v)) + +#define BIT_TIDEMPTY_Q3_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q3_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q3_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q3_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q3_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q3_V2_8812F) +#define BITS_TAIL_PKT_Q3_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q3_V2_8812F << BIT_SHIFT_TAIL_PKT_Q3_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q3_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q3_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q3_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q3_V2_8812F) +#define BIT_SET_TAIL_PKT_Q3_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q3_V2_8812F(x) | BIT_TAIL_PKT_Q3_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q3_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_Q3_V1_8812F 0x7ff +#define BIT_HEAD_PKT_Q3_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q3_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_Q3_V1_8812F) +#define BITS_HEAD_PKT_Q3_V1_8812F \ + (BIT_MASK_HEAD_PKT_Q3_V1_8812F << BIT_SHIFT_HEAD_PKT_Q3_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_Q3_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_Q3_V1_8812F)) +#define BIT_GET_HEAD_PKT_Q3_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1_8812F) & \ + BIT_MASK_HEAD_PKT_Q3_V1_8812F) +#define BIT_SET_HEAD_PKT_Q3_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q3_V1_8812F(x) | BIT_HEAD_PKT_Q3_V1_8812F(v)) + +/* 2 REG_MGQ_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_MGQ_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_MGQ_V1_8812F 0x7f +#define BIT_QUEUEMACID_MGQ_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_MGQ_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_MGQ_V1_8812F) +#define BITS_QUEUEMACID_MGQ_V1_8812F \ + (BIT_MASK_QUEUEMACID_MGQ_V1_8812F << BIT_SHIFT_QUEUEMACID_MGQ_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_MGQ_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_MGQ_V1_8812F)) +#define BIT_GET_QUEUEMACID_MGQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1_8812F) & \ + BIT_MASK_QUEUEMACID_MGQ_V1_8812F) +#define BIT_SET_QUEUEMACID_MGQ_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_MGQ_V1_8812F(x) | BIT_QUEUEMACID_MGQ_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_MGQ_V1_8812F 23 +#define BIT_MASK_QUEUEAC_MGQ_V1_8812F 0x3 +#define BIT_QUEUEAC_MGQ_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_MGQ_V1_8812F) \ + << BIT_SHIFT_QUEUEAC_MGQ_V1_8812F) +#define BITS_QUEUEAC_MGQ_V1_8812F \ + (BIT_MASK_QUEUEAC_MGQ_V1_8812F << BIT_SHIFT_QUEUEAC_MGQ_V1_8812F) +#define BIT_CLEAR_QUEUEAC_MGQ_V1_8812F(x) ((x) & (~BITS_QUEUEAC_MGQ_V1_8812F)) +#define BIT_GET_QUEUEAC_MGQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1_8812F) & \ + BIT_MASK_QUEUEAC_MGQ_V1_8812F) +#define BIT_SET_QUEUEAC_MGQ_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_MGQ_V1_8812F(x) | BIT_QUEUEAC_MGQ_V1_8812F(v)) + +#define BIT_TIDEMPTY_MGQ_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_MGQ_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_MGQ_V2_8812F 0x7ff +#define BIT_TAIL_PKT_MGQ_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_MGQ_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_MGQ_V2_8812F) +#define BITS_TAIL_PKT_MGQ_V2_8812F \ + (BIT_MASK_TAIL_PKT_MGQ_V2_8812F << BIT_SHIFT_TAIL_PKT_MGQ_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_MGQ_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_MGQ_V2_8812F)) +#define BIT_GET_TAIL_PKT_MGQ_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2_8812F) & \ + BIT_MASK_TAIL_PKT_MGQ_V2_8812F) +#define BIT_SET_TAIL_PKT_MGQ_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_MGQ_V2_8812F(x) | BIT_TAIL_PKT_MGQ_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_MGQ_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_MGQ_V1_8812F 0x7ff +#define BIT_HEAD_PKT_MGQ_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_MGQ_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_MGQ_V1_8812F) +#define BITS_HEAD_PKT_MGQ_V1_8812F \ + (BIT_MASK_HEAD_PKT_MGQ_V1_8812F << BIT_SHIFT_HEAD_PKT_MGQ_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_MGQ_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_MGQ_V1_8812F)) +#define BIT_GET_HEAD_PKT_MGQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1_8812F) & \ + BIT_MASK_HEAD_PKT_MGQ_V1_8812F) +#define BIT_SET_HEAD_PKT_MGQ_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_MGQ_V1_8812F(x) | BIT_HEAD_PKT_MGQ_V1_8812F(v)) + +/* 2 REG_HIQ_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_HIQ_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_HIQ_V1_8812F 0x7f +#define BIT_QUEUEMACID_HIQ_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_HIQ_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_HIQ_V1_8812F) +#define BITS_QUEUEMACID_HIQ_V1_8812F \ + (BIT_MASK_QUEUEMACID_HIQ_V1_8812F << BIT_SHIFT_QUEUEMACID_HIQ_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_HIQ_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_HIQ_V1_8812F)) +#define BIT_GET_QUEUEMACID_HIQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1_8812F) & \ + BIT_MASK_QUEUEMACID_HIQ_V1_8812F) +#define BIT_SET_QUEUEMACID_HIQ_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_HIQ_V1_8812F(x) | BIT_QUEUEMACID_HIQ_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_HIQ_V1_8812F 23 +#define BIT_MASK_QUEUEAC_HIQ_V1_8812F 0x3 +#define BIT_QUEUEAC_HIQ_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_HIQ_V1_8812F) \ + << BIT_SHIFT_QUEUEAC_HIQ_V1_8812F) +#define BITS_QUEUEAC_HIQ_V1_8812F \ + (BIT_MASK_QUEUEAC_HIQ_V1_8812F << BIT_SHIFT_QUEUEAC_HIQ_V1_8812F) +#define BIT_CLEAR_QUEUEAC_HIQ_V1_8812F(x) ((x) & (~BITS_QUEUEAC_HIQ_V1_8812F)) +#define BIT_GET_QUEUEAC_HIQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1_8812F) & \ + BIT_MASK_QUEUEAC_HIQ_V1_8812F) +#define BIT_SET_QUEUEAC_HIQ_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_HIQ_V1_8812F(x) | BIT_QUEUEAC_HIQ_V1_8812F(v)) + +#define BIT_TIDEMPTY_HIQ_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_HIQ_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_HIQ_V2_8812F 0x7ff +#define BIT_TAIL_PKT_HIQ_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_HIQ_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_HIQ_V2_8812F) +#define BITS_TAIL_PKT_HIQ_V2_8812F \ + (BIT_MASK_TAIL_PKT_HIQ_V2_8812F << BIT_SHIFT_TAIL_PKT_HIQ_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_HIQ_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_HIQ_V2_8812F)) +#define BIT_GET_TAIL_PKT_HIQ_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2_8812F) & \ + BIT_MASK_TAIL_PKT_HIQ_V2_8812F) +#define BIT_SET_TAIL_PKT_HIQ_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_HIQ_V2_8812F(x) | BIT_TAIL_PKT_HIQ_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_HIQ_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_HIQ_V1_8812F 0x7ff +#define BIT_HEAD_PKT_HIQ_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_HIQ_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_HIQ_V1_8812F) +#define BITS_HEAD_PKT_HIQ_V1_8812F \ + (BIT_MASK_HEAD_PKT_HIQ_V1_8812F << BIT_SHIFT_HEAD_PKT_HIQ_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_HIQ_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_HIQ_V1_8812F)) +#define BIT_GET_HEAD_PKT_HIQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1_8812F) & \ + BIT_MASK_HEAD_PKT_HIQ_V1_8812F) +#define BIT_SET_HEAD_PKT_HIQ_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_HIQ_V1_8812F(x) | BIT_HEAD_PKT_HIQ_V1_8812F(v)) + +/* 2 REG_BCNQ_INFO_8812F */ + +#define BIT_SHIFT_BCNQ_HEAD_PG_V1_8812F 0 +#define BIT_MASK_BCNQ_HEAD_PG_V1_8812F 0xfff +#define BIT_BCNQ_HEAD_PG_V1_8812F(x) \ + (((x) & BIT_MASK_BCNQ_HEAD_PG_V1_8812F) \ + << BIT_SHIFT_BCNQ_HEAD_PG_V1_8812F) +#define BITS_BCNQ_HEAD_PG_V1_8812F \ + (BIT_MASK_BCNQ_HEAD_PG_V1_8812F << BIT_SHIFT_BCNQ_HEAD_PG_V1_8812F) +#define BIT_CLEAR_BCNQ_HEAD_PG_V1_8812F(x) ((x) & (~BITS_BCNQ_HEAD_PG_V1_8812F)) +#define BIT_GET_BCNQ_HEAD_PG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1_8812F) & \ + BIT_MASK_BCNQ_HEAD_PG_V1_8812F) +#define BIT_SET_BCNQ_HEAD_PG_V1_8812F(x, v) \ + (BIT_CLEAR_BCNQ_HEAD_PG_V1_8812F(x) | BIT_BCNQ_HEAD_PG_V1_8812F(v)) + +/* 2 REG_TXPKT_EMPTY_8812F */ +#define BIT_BCNQ_EMPTY_8812F BIT(11) +#define BIT_HQQ_EMPTY_8812F BIT(10) +#define BIT_MQQ_EMPTY_8812F BIT(9) +#define BIT_MGQ_CPU_EMPTY_8812F BIT(8) +#define BIT_AC7Q_EMPTY_8812F BIT(7) +#define BIT_AC6Q_EMPTY_8812F BIT(6) +#define BIT_AC5Q_EMPTY_8812F BIT(5) +#define BIT_AC4Q_EMPTY_8812F BIT(4) +#define BIT_AC3Q_EMPTY_8812F BIT(3) +#define BIT_AC2Q_EMPTY_8812F BIT(2) +#define BIT_AC1Q_EMPTY_8812F BIT(1) +#define BIT_AC0Q_EMPTY_8812F BIT(0) + +/* 2 REG_CPU_MGQ_INFO_8812F */ +#define BIT_BCN1_POLL_8812F BIT(30) +#define BIT_CPUMGT_POLL_8812F BIT(29) +#define BIT_BCN_POLL_8812F BIT(28) +#define BIT_CPUMGQ_FW_NUM_V1_8812F BIT(12) + +#define BIT_SHIFT_FW_FREE_TAIL_V1_8812F 0 +#define BIT_MASK_FW_FREE_TAIL_V1_8812F 0xfff +#define BIT_FW_FREE_TAIL_V1_8812F(x) \ + (((x) & BIT_MASK_FW_FREE_TAIL_V1_8812F) \ + << BIT_SHIFT_FW_FREE_TAIL_V1_8812F) +#define BITS_FW_FREE_TAIL_V1_8812F \ + (BIT_MASK_FW_FREE_TAIL_V1_8812F << BIT_SHIFT_FW_FREE_TAIL_V1_8812F) +#define BIT_CLEAR_FW_FREE_TAIL_V1_8812F(x) ((x) & (~BITS_FW_FREE_TAIL_V1_8812F)) +#define BIT_GET_FW_FREE_TAIL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1_8812F) & \ + BIT_MASK_FW_FREE_TAIL_V1_8812F) +#define BIT_SET_FW_FREE_TAIL_V1_8812F(x, v) \ + (BIT_CLEAR_FW_FREE_TAIL_V1_8812F(x) | BIT_FW_FREE_TAIL_V1_8812F(v)) + +/* 2 REG_FWHW_TXQ_CTRL_8812F */ +#define BIT_RTS_LIMIT_IN_OFDM_8812F BIT(23) +#define BIT_EN_BCNQ_DL_8812F BIT(22) +#define BIT_EN_RD_RESP_NAV_BK_8812F BIT(21) +#define BIT_EN_WR_FREE_TAIL_8812F BIT(20) +#define BIT_NOTXRPT_USERATE_EN_8812F BIT(19) +#define BIT_DIS_TXFAIL_RPT_8812F BIT(18) +#define BIT_FTM_TIMEOUT_BYPASS_8812F BIT(16) + +#define BIT_SHIFT_EN_QUEUE_RPT_8812F 8 +#define BIT_MASK_EN_QUEUE_RPT_8812F 0xff +#define BIT_EN_QUEUE_RPT_8812F(x) \ + (((x) & BIT_MASK_EN_QUEUE_RPT_8812F) << BIT_SHIFT_EN_QUEUE_RPT_8812F) +#define BITS_EN_QUEUE_RPT_8812F \ + (BIT_MASK_EN_QUEUE_RPT_8812F << BIT_SHIFT_EN_QUEUE_RPT_8812F) +#define BIT_CLEAR_EN_QUEUE_RPT_8812F(x) ((x) & (~BITS_EN_QUEUE_RPT_8812F)) +#define BIT_GET_EN_QUEUE_RPT_8812F(x) \ + (((x) >> BIT_SHIFT_EN_QUEUE_RPT_8812F) & BIT_MASK_EN_QUEUE_RPT_8812F) +#define BIT_SET_EN_QUEUE_RPT_8812F(x, v) \ + (BIT_CLEAR_EN_QUEUE_RPT_8812F(x) | BIT_EN_QUEUE_RPT_8812F(v)) + +#define BIT_EN_RTY_BK_8812F BIT(7) +#define BIT_EN_USE_INI_RAT_8812F BIT(6) +#define BIT_EN_RTS_NAV_BK_8812F BIT(5) +#define BIT_DIS_SSN_CHECK_8812F BIT(4) +#define BIT_MACID_MATCH_RTS_8812F BIT(3) +#define BIT_EN_BCN_TRXRPT_V1_8812F BIT(2) +#define BIT_R_EN_FTMRPT_V1_8812F BIT(1) +#define BIT_R_BMC_NAV_PROTECT_8812F BIT(0) + +/* 2 REG_DATAFB_SEL_8812F */ +#define BIT_BROADCAST_RTY_EN_8812F BIT(3) +#define BIT_EN_RTY_BK_COD_8812F BIT(2) + +#define BIT_SHIFT__R_DATA_FALLBACK_SEL_8812F 0 +#define BIT_MASK__R_DATA_FALLBACK_SEL_8812F 0x3 +#define BIT__R_DATA_FALLBACK_SEL_8812F(x) \ + (((x) & BIT_MASK__R_DATA_FALLBACK_SEL_8812F) \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8812F) +#define BITS__R_DATA_FALLBACK_SEL_8812F \ + (BIT_MASK__R_DATA_FALLBACK_SEL_8812F \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8812F) +#define BIT_CLEAR__R_DATA_FALLBACK_SEL_8812F(x) \ + ((x) & (~BITS__R_DATA_FALLBACK_SEL_8812F)) +#define BIT_GET__R_DATA_FALLBACK_SEL_8812F(x) \ + (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL_8812F) & \ + BIT_MASK__R_DATA_FALLBACK_SEL_8812F) +#define BIT_SET__R_DATA_FALLBACK_SEL_8812F(x, v) \ + (BIT_CLEAR__R_DATA_FALLBACK_SEL_8812F(x) | \ + BIT__R_DATA_FALLBACK_SEL_8812F(v)) + +/* 2 REG_BCNQ_BDNY_V1_8812F */ + +#define BIT_SHIFT_BCNQ_PGBNDY_V1_8812F 0 +#define BIT_MASK_BCNQ_PGBNDY_V1_8812F 0xfff +#define BIT_BCNQ_PGBNDY_V1_8812F(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_V1_8812F) \ + << BIT_SHIFT_BCNQ_PGBNDY_V1_8812F) +#define BITS_BCNQ_PGBNDY_V1_8812F \ + (BIT_MASK_BCNQ_PGBNDY_V1_8812F << BIT_SHIFT_BCNQ_PGBNDY_V1_8812F) +#define BIT_CLEAR_BCNQ_PGBNDY_V1_8812F(x) ((x) & (~BITS_BCNQ_PGBNDY_V1_8812F)) +#define BIT_GET_BCNQ_PGBNDY_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1_8812F) & \ + BIT_MASK_BCNQ_PGBNDY_V1_8812F) +#define BIT_SET_BCNQ_PGBNDY_V1_8812F(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_V1_8812F(x) | BIT_BCNQ_PGBNDY_V1_8812F(v)) + +/* 2 REG_LIFETIME_EN_8812F */ +#define BIT_BT_INT_CPU_8812F BIT(7) +#define BIT_BT_INT_PTA_8812F BIT(6) +#define BIT_BA_PARSER_EN_8812F BIT(5) +#define BIT_EN_CTRL_RTYBIT_8812F BIT(4) +#define BIT_LIFETIME_BK_EN_8812F BIT(3) +#define BIT_LIFETIME_BE_EN_8812F BIT(2) +#define BIT_LIFETIME_VI_EN_8812F BIT(1) +#define BIT_LIFETIME_VO_EN_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SPEC_SIFS_8812F */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8812F 8 +#define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8812F 0xff +#define BIT_SPEC_SIFS_OFDM_PTCL_8812F(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8812F) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8812F) +#define BITS_SPEC_SIFS_OFDM_PTCL_8812F \ + (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8812F \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8812F) +#define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8812F(x) \ + ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8812F)) +#define BIT_GET_SPEC_SIFS_OFDM_PTCL_8812F(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8812F) & \ + BIT_MASK_SPEC_SIFS_OFDM_PTCL_8812F) +#define BIT_SET_SPEC_SIFS_OFDM_PTCL_8812F(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8812F(x) | \ + BIT_SPEC_SIFS_OFDM_PTCL_8812F(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8812F 0 +#define BIT_MASK_SPEC_SIFS_CCK_PTCL_8812F 0xff +#define BIT_SPEC_SIFS_CCK_PTCL_8812F(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8812F) \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8812F) +#define BITS_SPEC_SIFS_CCK_PTCL_8812F \ + (BIT_MASK_SPEC_SIFS_CCK_PTCL_8812F \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8812F) +#define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8812F(x) \ + ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8812F)) +#define BIT_GET_SPEC_SIFS_CCK_PTCL_8812F(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8812F) & \ + BIT_MASK_SPEC_SIFS_CCK_PTCL_8812F) +#define BIT_SET_SPEC_SIFS_CCK_PTCL_8812F(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8812F(x) | \ + BIT_SPEC_SIFS_CCK_PTCL_8812F(v)) + +/* 2 REG_RETRY_LIMIT_8812F */ + +#define BIT_SHIFT_SRL_8812F 8 +#define BIT_MASK_SRL_8812F 0x3f +#define BIT_SRL_8812F(x) (((x) & BIT_MASK_SRL_8812F) << BIT_SHIFT_SRL_8812F) +#define BITS_SRL_8812F (BIT_MASK_SRL_8812F << BIT_SHIFT_SRL_8812F) +#define BIT_CLEAR_SRL_8812F(x) ((x) & (~BITS_SRL_8812F)) +#define BIT_GET_SRL_8812F(x) (((x) >> BIT_SHIFT_SRL_8812F) & BIT_MASK_SRL_8812F) +#define BIT_SET_SRL_8812F(x, v) (BIT_CLEAR_SRL_8812F(x) | BIT_SRL_8812F(v)) + +#define BIT_SHIFT_LRL_8812F 0 +#define BIT_MASK_LRL_8812F 0x3f +#define BIT_LRL_8812F(x) (((x) & BIT_MASK_LRL_8812F) << BIT_SHIFT_LRL_8812F) +#define BITS_LRL_8812F (BIT_MASK_LRL_8812F << BIT_SHIFT_LRL_8812F) +#define BIT_CLEAR_LRL_8812F(x) ((x) & (~BITS_LRL_8812F)) +#define BIT_GET_LRL_8812F(x) (((x) >> BIT_SHIFT_LRL_8812F) & BIT_MASK_LRL_8812F) +#define BIT_SET_LRL_8812F(x, v) (BIT_CLEAR_LRL_8812F(x) | BIT_LRL_8812F(v)) + +/* 2 REG_TXBF_CTRL_8812F */ +#define BIT_R_ENABLE_NDPA_8812F BIT(31) +#define BIT_USE_NDPA_PARAMETER_8812F BIT(30) +#define BIT_R_PROP_TXBF_8812F BIT(29) +#define BIT_R_EN_NDPA_INT_8812F BIT(28) +#define BIT_R_TXBF1_80M_8812F BIT(27) +#define BIT_R_TXBF1_40M_8812F BIT(26) +#define BIT_R_TXBF1_20M_8812F BIT(25) + +#define BIT_SHIFT_R_TXBF1_AID_8812F 16 +#define BIT_MASK_R_TXBF1_AID_8812F 0x1ff +#define BIT_R_TXBF1_AID_8812F(x) \ + (((x) & BIT_MASK_R_TXBF1_AID_8812F) << BIT_SHIFT_R_TXBF1_AID_8812F) +#define BITS_R_TXBF1_AID_8812F \ + (BIT_MASK_R_TXBF1_AID_8812F << BIT_SHIFT_R_TXBF1_AID_8812F) +#define BIT_CLEAR_R_TXBF1_AID_8812F(x) ((x) & (~BITS_R_TXBF1_AID_8812F)) +#define BIT_GET_R_TXBF1_AID_8812F(x) \ + (((x) >> BIT_SHIFT_R_TXBF1_AID_8812F) & BIT_MASK_R_TXBF1_AID_8812F) +#define BIT_SET_R_TXBF1_AID_8812F(x, v) \ + (BIT_CLEAR_R_TXBF1_AID_8812F(x) | BIT_R_TXBF1_AID_8812F(v)) + +#define BIT_DIS_NDP_BFEN_8812F BIT(15) +#define BIT_R_TXBCN_NOBLOCK_NDP_8812F BIT(14) +#define BIT_R_TXBF0_80M_8812F BIT(11) +#define BIT_R_TXBF0_40M_8812F BIT(10) +#define BIT_R_TXBF0_20M_8812F BIT(9) + +#define BIT_SHIFT_R_TXBF0_AID_8812F 0 +#define BIT_MASK_R_TXBF0_AID_8812F 0x1ff +#define BIT_R_TXBF0_AID_8812F(x) \ + (((x) & BIT_MASK_R_TXBF0_AID_8812F) << BIT_SHIFT_R_TXBF0_AID_8812F) +#define BITS_R_TXBF0_AID_8812F \ + (BIT_MASK_R_TXBF0_AID_8812F << BIT_SHIFT_R_TXBF0_AID_8812F) +#define BIT_CLEAR_R_TXBF0_AID_8812F(x) ((x) & (~BITS_R_TXBF0_AID_8812F)) +#define BIT_GET_R_TXBF0_AID_8812F(x) \ + (((x) >> BIT_SHIFT_R_TXBF0_AID_8812F) & BIT_MASK_R_TXBF0_AID_8812F) +#define BIT_SET_R_TXBF0_AID_8812F(x, v) \ + (BIT_CLEAR_R_TXBF0_AID_8812F(x) | BIT_R_TXBF0_AID_8812F(v)) + +/* 2 REG_DARFRC_8812F */ + +#define BIT_SHIFT_DARF_RC4_8812F 24 +#define BIT_MASK_DARF_RC4_8812F 0x1f +#define BIT_DARF_RC4_8812F(x) \ + (((x) & BIT_MASK_DARF_RC4_8812F) << BIT_SHIFT_DARF_RC4_8812F) +#define BITS_DARF_RC4_8812F \ + (BIT_MASK_DARF_RC4_8812F << BIT_SHIFT_DARF_RC4_8812F) +#define BIT_CLEAR_DARF_RC4_8812F(x) ((x) & (~BITS_DARF_RC4_8812F)) +#define BIT_GET_DARF_RC4_8812F(x) \ + (((x) >> BIT_SHIFT_DARF_RC4_8812F) & BIT_MASK_DARF_RC4_8812F) +#define BIT_SET_DARF_RC4_8812F(x, v) \ + (BIT_CLEAR_DARF_RC4_8812F(x) | BIT_DARF_RC4_8812F(v)) + +#define BIT_SHIFT_DARF_RC3_8812F 16 +#define BIT_MASK_DARF_RC3_8812F 0x1f +#define BIT_DARF_RC3_8812F(x) \ + (((x) & BIT_MASK_DARF_RC3_8812F) << BIT_SHIFT_DARF_RC3_8812F) +#define BITS_DARF_RC3_8812F \ + (BIT_MASK_DARF_RC3_8812F << BIT_SHIFT_DARF_RC3_8812F) +#define BIT_CLEAR_DARF_RC3_8812F(x) ((x) & (~BITS_DARF_RC3_8812F)) +#define BIT_GET_DARF_RC3_8812F(x) \ + (((x) >> BIT_SHIFT_DARF_RC3_8812F) & BIT_MASK_DARF_RC3_8812F) +#define BIT_SET_DARF_RC3_8812F(x, v) \ + (BIT_CLEAR_DARF_RC3_8812F(x) | BIT_DARF_RC3_8812F(v)) + +#define BIT_SHIFT_DARF_RC2_8812F 8 +#define BIT_MASK_DARF_RC2_8812F 0x1f +#define BIT_DARF_RC2_8812F(x) \ + (((x) & BIT_MASK_DARF_RC2_8812F) << BIT_SHIFT_DARF_RC2_8812F) +#define BITS_DARF_RC2_8812F \ + (BIT_MASK_DARF_RC2_8812F << BIT_SHIFT_DARF_RC2_8812F) +#define BIT_CLEAR_DARF_RC2_8812F(x) ((x) & (~BITS_DARF_RC2_8812F)) +#define BIT_GET_DARF_RC2_8812F(x) \ + (((x) >> BIT_SHIFT_DARF_RC2_8812F) & BIT_MASK_DARF_RC2_8812F) +#define BIT_SET_DARF_RC2_8812F(x, v) \ + (BIT_CLEAR_DARF_RC2_8812F(x) | BIT_DARF_RC2_8812F(v)) + +#define BIT_SHIFT_DARF_RC1_8812F 0 +#define BIT_MASK_DARF_RC1_8812F 0x1f +#define BIT_DARF_RC1_8812F(x) \ + (((x) & BIT_MASK_DARF_RC1_8812F) << BIT_SHIFT_DARF_RC1_8812F) +#define BITS_DARF_RC1_8812F \ + (BIT_MASK_DARF_RC1_8812F << BIT_SHIFT_DARF_RC1_8812F) +#define BIT_CLEAR_DARF_RC1_8812F(x) ((x) & (~BITS_DARF_RC1_8812F)) +#define BIT_GET_DARF_RC1_8812F(x) \ + (((x) >> BIT_SHIFT_DARF_RC1_8812F) & BIT_MASK_DARF_RC1_8812F) +#define BIT_SET_DARF_RC1_8812F(x, v) \ + (BIT_CLEAR_DARF_RC1_8812F(x) | BIT_DARF_RC1_8812F(v)) + +/* 2 REG_DARFRCH_8812F */ + +#define BIT_SHIFT_DARF_RC8_V1_8812F 24 +#define BIT_MASK_DARF_RC8_V1_8812F 0x1f +#define BIT_DARF_RC8_V1_8812F(x) \ + (((x) & BIT_MASK_DARF_RC8_V1_8812F) << BIT_SHIFT_DARF_RC8_V1_8812F) +#define BITS_DARF_RC8_V1_8812F \ + (BIT_MASK_DARF_RC8_V1_8812F << BIT_SHIFT_DARF_RC8_V1_8812F) +#define BIT_CLEAR_DARF_RC8_V1_8812F(x) ((x) & (~BITS_DARF_RC8_V1_8812F)) +#define BIT_GET_DARF_RC8_V1_8812F(x) \ + (((x) >> BIT_SHIFT_DARF_RC8_V1_8812F) & BIT_MASK_DARF_RC8_V1_8812F) +#define BIT_SET_DARF_RC8_V1_8812F(x, v) \ + (BIT_CLEAR_DARF_RC8_V1_8812F(x) | BIT_DARF_RC8_V1_8812F(v)) + +#define BIT_SHIFT_DARF_RC7_V1_8812F 16 +#define BIT_MASK_DARF_RC7_V1_8812F 0x1f +#define BIT_DARF_RC7_V1_8812F(x) \ + (((x) & BIT_MASK_DARF_RC7_V1_8812F) << BIT_SHIFT_DARF_RC7_V1_8812F) +#define BITS_DARF_RC7_V1_8812F \ + (BIT_MASK_DARF_RC7_V1_8812F << BIT_SHIFT_DARF_RC7_V1_8812F) +#define BIT_CLEAR_DARF_RC7_V1_8812F(x) ((x) & (~BITS_DARF_RC7_V1_8812F)) +#define BIT_GET_DARF_RC7_V1_8812F(x) \ + (((x) >> BIT_SHIFT_DARF_RC7_V1_8812F) & BIT_MASK_DARF_RC7_V1_8812F) +#define BIT_SET_DARF_RC7_V1_8812F(x, v) \ + (BIT_CLEAR_DARF_RC7_V1_8812F(x) | BIT_DARF_RC7_V1_8812F(v)) + +#define BIT_SHIFT_DARF_RC6_V1_8812F 8 +#define BIT_MASK_DARF_RC6_V1_8812F 0x1f +#define BIT_DARF_RC6_V1_8812F(x) \ + (((x) & BIT_MASK_DARF_RC6_V1_8812F) << BIT_SHIFT_DARF_RC6_V1_8812F) +#define BITS_DARF_RC6_V1_8812F \ + (BIT_MASK_DARF_RC6_V1_8812F << BIT_SHIFT_DARF_RC6_V1_8812F) +#define BIT_CLEAR_DARF_RC6_V1_8812F(x) ((x) & (~BITS_DARF_RC6_V1_8812F)) +#define BIT_GET_DARF_RC6_V1_8812F(x) \ + (((x) >> BIT_SHIFT_DARF_RC6_V1_8812F) & BIT_MASK_DARF_RC6_V1_8812F) +#define BIT_SET_DARF_RC6_V1_8812F(x, v) \ + (BIT_CLEAR_DARF_RC6_V1_8812F(x) | BIT_DARF_RC6_V1_8812F(v)) + +#define BIT_SHIFT_DARF_RC5_V1_8812F 0 +#define BIT_MASK_DARF_RC5_V1_8812F 0x1f +#define BIT_DARF_RC5_V1_8812F(x) \ + (((x) & BIT_MASK_DARF_RC5_V1_8812F) << BIT_SHIFT_DARF_RC5_V1_8812F) +#define BITS_DARF_RC5_V1_8812F \ + (BIT_MASK_DARF_RC5_V1_8812F << BIT_SHIFT_DARF_RC5_V1_8812F) +#define BIT_CLEAR_DARF_RC5_V1_8812F(x) ((x) & (~BITS_DARF_RC5_V1_8812F)) +#define BIT_GET_DARF_RC5_V1_8812F(x) \ + (((x) >> BIT_SHIFT_DARF_RC5_V1_8812F) & BIT_MASK_DARF_RC5_V1_8812F) +#define BIT_SET_DARF_RC5_V1_8812F(x, v) \ + (BIT_CLEAR_DARF_RC5_V1_8812F(x) | BIT_DARF_RC5_V1_8812F(v)) + +/* 2 REG_RARFRC_8812F */ + +#define BIT_SHIFT_RARF_RC4_8812F 24 +#define BIT_MASK_RARF_RC4_8812F 0x1f +#define BIT_RARF_RC4_8812F(x) \ + (((x) & BIT_MASK_RARF_RC4_8812F) << BIT_SHIFT_RARF_RC4_8812F) +#define BITS_RARF_RC4_8812F \ + (BIT_MASK_RARF_RC4_8812F << BIT_SHIFT_RARF_RC4_8812F) +#define BIT_CLEAR_RARF_RC4_8812F(x) ((x) & (~BITS_RARF_RC4_8812F)) +#define BIT_GET_RARF_RC4_8812F(x) \ + (((x) >> BIT_SHIFT_RARF_RC4_8812F) & BIT_MASK_RARF_RC4_8812F) +#define BIT_SET_RARF_RC4_8812F(x, v) \ + (BIT_CLEAR_RARF_RC4_8812F(x) | BIT_RARF_RC4_8812F(v)) + +#define BIT_SHIFT_RARF_RC3_8812F 16 +#define BIT_MASK_RARF_RC3_8812F 0x1f +#define BIT_RARF_RC3_8812F(x) \ + (((x) & BIT_MASK_RARF_RC3_8812F) << BIT_SHIFT_RARF_RC3_8812F) +#define BITS_RARF_RC3_8812F \ + (BIT_MASK_RARF_RC3_8812F << BIT_SHIFT_RARF_RC3_8812F) +#define BIT_CLEAR_RARF_RC3_8812F(x) ((x) & (~BITS_RARF_RC3_8812F)) +#define BIT_GET_RARF_RC3_8812F(x) \ + (((x) >> BIT_SHIFT_RARF_RC3_8812F) & BIT_MASK_RARF_RC3_8812F) +#define BIT_SET_RARF_RC3_8812F(x, v) \ + (BIT_CLEAR_RARF_RC3_8812F(x) | BIT_RARF_RC3_8812F(v)) + +#define BIT_SHIFT_RARF_RC2_8812F 8 +#define BIT_MASK_RARF_RC2_8812F 0x1f +#define BIT_RARF_RC2_8812F(x) \ + (((x) & BIT_MASK_RARF_RC2_8812F) << BIT_SHIFT_RARF_RC2_8812F) +#define BITS_RARF_RC2_8812F \ + (BIT_MASK_RARF_RC2_8812F << BIT_SHIFT_RARF_RC2_8812F) +#define BIT_CLEAR_RARF_RC2_8812F(x) ((x) & (~BITS_RARF_RC2_8812F)) +#define BIT_GET_RARF_RC2_8812F(x) \ + (((x) >> BIT_SHIFT_RARF_RC2_8812F) & BIT_MASK_RARF_RC2_8812F) +#define BIT_SET_RARF_RC2_8812F(x, v) \ + (BIT_CLEAR_RARF_RC2_8812F(x) | BIT_RARF_RC2_8812F(v)) + +#define BIT_SHIFT_RARF_RC1_8812F 0 +#define BIT_MASK_RARF_RC1_8812F 0x1f +#define BIT_RARF_RC1_8812F(x) \ + (((x) & BIT_MASK_RARF_RC1_8812F) << BIT_SHIFT_RARF_RC1_8812F) +#define BITS_RARF_RC1_8812F \ + (BIT_MASK_RARF_RC1_8812F << BIT_SHIFT_RARF_RC1_8812F) +#define BIT_CLEAR_RARF_RC1_8812F(x) ((x) & (~BITS_RARF_RC1_8812F)) +#define BIT_GET_RARF_RC1_8812F(x) \ + (((x) >> BIT_SHIFT_RARF_RC1_8812F) & BIT_MASK_RARF_RC1_8812F) +#define BIT_SET_RARF_RC1_8812F(x, v) \ + (BIT_CLEAR_RARF_RC1_8812F(x) | BIT_RARF_RC1_8812F(v)) + +/* 2 REG_RARFRCH_8812F */ + +#define BIT_SHIFT_RARF_RC8_V1_8812F 24 +#define BIT_MASK_RARF_RC8_V1_8812F 0x1f +#define BIT_RARF_RC8_V1_8812F(x) \ + (((x) & BIT_MASK_RARF_RC8_V1_8812F) << BIT_SHIFT_RARF_RC8_V1_8812F) +#define BITS_RARF_RC8_V1_8812F \ + (BIT_MASK_RARF_RC8_V1_8812F << BIT_SHIFT_RARF_RC8_V1_8812F) +#define BIT_CLEAR_RARF_RC8_V1_8812F(x) ((x) & (~BITS_RARF_RC8_V1_8812F)) +#define BIT_GET_RARF_RC8_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RARF_RC8_V1_8812F) & BIT_MASK_RARF_RC8_V1_8812F) +#define BIT_SET_RARF_RC8_V1_8812F(x, v) \ + (BIT_CLEAR_RARF_RC8_V1_8812F(x) | BIT_RARF_RC8_V1_8812F(v)) + +#define BIT_SHIFT_RARF_RC7_V1_8812F 16 +#define BIT_MASK_RARF_RC7_V1_8812F 0x1f +#define BIT_RARF_RC7_V1_8812F(x) \ + (((x) & BIT_MASK_RARF_RC7_V1_8812F) << BIT_SHIFT_RARF_RC7_V1_8812F) +#define BITS_RARF_RC7_V1_8812F \ + (BIT_MASK_RARF_RC7_V1_8812F << BIT_SHIFT_RARF_RC7_V1_8812F) +#define BIT_CLEAR_RARF_RC7_V1_8812F(x) ((x) & (~BITS_RARF_RC7_V1_8812F)) +#define BIT_GET_RARF_RC7_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RARF_RC7_V1_8812F) & BIT_MASK_RARF_RC7_V1_8812F) +#define BIT_SET_RARF_RC7_V1_8812F(x, v) \ + (BIT_CLEAR_RARF_RC7_V1_8812F(x) | BIT_RARF_RC7_V1_8812F(v)) + +#define BIT_SHIFT_RARF_RC6_V1_8812F 8 +#define BIT_MASK_RARF_RC6_V1_8812F 0x1f +#define BIT_RARF_RC6_V1_8812F(x) \ + (((x) & BIT_MASK_RARF_RC6_V1_8812F) << BIT_SHIFT_RARF_RC6_V1_8812F) +#define BITS_RARF_RC6_V1_8812F \ + (BIT_MASK_RARF_RC6_V1_8812F << BIT_SHIFT_RARF_RC6_V1_8812F) +#define BIT_CLEAR_RARF_RC6_V1_8812F(x) ((x) & (~BITS_RARF_RC6_V1_8812F)) +#define BIT_GET_RARF_RC6_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RARF_RC6_V1_8812F) & BIT_MASK_RARF_RC6_V1_8812F) +#define BIT_SET_RARF_RC6_V1_8812F(x, v) \ + (BIT_CLEAR_RARF_RC6_V1_8812F(x) | BIT_RARF_RC6_V1_8812F(v)) + +#define BIT_SHIFT_RARF_RC5_V1_8812F 0 +#define BIT_MASK_RARF_RC5_V1_8812F 0x1f +#define BIT_RARF_RC5_V1_8812F(x) \ + (((x) & BIT_MASK_RARF_RC5_V1_8812F) << BIT_SHIFT_RARF_RC5_V1_8812F) +#define BITS_RARF_RC5_V1_8812F \ + (BIT_MASK_RARF_RC5_V1_8812F << BIT_SHIFT_RARF_RC5_V1_8812F) +#define BIT_CLEAR_RARF_RC5_V1_8812F(x) ((x) & (~BITS_RARF_RC5_V1_8812F)) +#define BIT_GET_RARF_RC5_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RARF_RC5_V1_8812F) & BIT_MASK_RARF_RC5_V1_8812F) +#define BIT_SET_RARF_RC5_V1_8812F(x, v) \ + (BIT_CLEAR_RARF_RC5_V1_8812F(x) | BIT_RARF_RC5_V1_8812F(v)) + +/* 2 REG_RRSR_8812F */ + +#define BIT_SHIFT_RRSR_RSC_8812F 21 +#define BIT_MASK_RRSR_RSC_8812F 0x3 +#define BIT_RRSR_RSC_8812F(x) \ + (((x) & BIT_MASK_RRSR_RSC_8812F) << BIT_SHIFT_RRSR_RSC_8812F) +#define BITS_RRSR_RSC_8812F \ + (BIT_MASK_RRSR_RSC_8812F << BIT_SHIFT_RRSR_RSC_8812F) +#define BIT_CLEAR_RRSR_RSC_8812F(x) ((x) & (~BITS_RRSR_RSC_8812F)) +#define BIT_GET_RRSR_RSC_8812F(x) \ + (((x) >> BIT_SHIFT_RRSR_RSC_8812F) & BIT_MASK_RRSR_RSC_8812F) +#define BIT_SET_RRSR_RSC_8812F(x, v) \ + (BIT_CLEAR_RRSR_RSC_8812F(x) | BIT_RRSR_RSC_8812F(v)) + +#define BIT_SHIFT_RRSC_BITMAP_8812F 0 +#define BIT_MASK_RRSC_BITMAP_8812F 0xfffff +#define BIT_RRSC_BITMAP_8812F(x) \ + (((x) & BIT_MASK_RRSC_BITMAP_8812F) << BIT_SHIFT_RRSC_BITMAP_8812F) +#define BITS_RRSC_BITMAP_8812F \ + (BIT_MASK_RRSC_BITMAP_8812F << BIT_SHIFT_RRSC_BITMAP_8812F) +#define BIT_CLEAR_RRSC_BITMAP_8812F(x) ((x) & (~BITS_RRSC_BITMAP_8812F)) +#define BIT_GET_RRSC_BITMAP_8812F(x) \ + (((x) >> BIT_SHIFT_RRSC_BITMAP_8812F) & BIT_MASK_RRSC_BITMAP_8812F) +#define BIT_SET_RRSC_BITMAP_8812F(x, v) \ + (BIT_CLEAR_RRSC_BITMAP_8812F(x) | BIT_RRSC_BITMAP_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_ARFR0_8812F */ + +#define BIT_SHIFT_ARFRL0_8812F 0 +#define BIT_MASK_ARFRL0_8812F 0xffffffffL +#define BIT_ARFRL0_8812F(x) \ + (((x) & BIT_MASK_ARFRL0_8812F) << BIT_SHIFT_ARFRL0_8812F) +#define BITS_ARFRL0_8812F (BIT_MASK_ARFRL0_8812F << BIT_SHIFT_ARFRL0_8812F) +#define BIT_CLEAR_ARFRL0_8812F(x) ((x) & (~BITS_ARFRL0_8812F)) +#define BIT_GET_ARFRL0_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRL0_8812F) & BIT_MASK_ARFRL0_8812F) +#define BIT_SET_ARFRL0_8812F(x, v) \ + (BIT_CLEAR_ARFRL0_8812F(x) | BIT_ARFRL0_8812F(v)) + +/* 2 REG_ARFRH0_8812F */ + +#define BIT_SHIFT_ARFRH0_8812F 0 +#define BIT_MASK_ARFRH0_8812F 0xffffffffL +#define BIT_ARFRH0_8812F(x) \ + (((x) & BIT_MASK_ARFRH0_8812F) << BIT_SHIFT_ARFRH0_8812F) +#define BITS_ARFRH0_8812F (BIT_MASK_ARFRH0_8812F << BIT_SHIFT_ARFRH0_8812F) +#define BIT_CLEAR_ARFRH0_8812F(x) ((x) & (~BITS_ARFRH0_8812F)) +#define BIT_GET_ARFRH0_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRH0_8812F) & BIT_MASK_ARFRH0_8812F) +#define BIT_SET_ARFRH0_8812F(x, v) \ + (BIT_CLEAR_ARFRH0_8812F(x) | BIT_ARFRH0_8812F(v)) + +/* 2 REG_ARFR1_V1_8812F */ + +#define BIT_SHIFT_ARFRL1_8812F 0 +#define BIT_MASK_ARFRL1_8812F 0xffffffffL +#define BIT_ARFRL1_8812F(x) \ + (((x) & BIT_MASK_ARFRL1_8812F) << BIT_SHIFT_ARFRL1_8812F) +#define BITS_ARFRL1_8812F (BIT_MASK_ARFRL1_8812F << BIT_SHIFT_ARFRL1_8812F) +#define BIT_CLEAR_ARFRL1_8812F(x) ((x) & (~BITS_ARFRL1_8812F)) +#define BIT_GET_ARFRL1_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRL1_8812F) & BIT_MASK_ARFRL1_8812F) +#define BIT_SET_ARFRL1_8812F(x, v) \ + (BIT_CLEAR_ARFRL1_8812F(x) | BIT_ARFRL1_8812F(v)) + +/* 2 REG_ARFRH1_V1_8812F */ + +#define BIT_SHIFT_ARFRH1_8812F 0 +#define BIT_MASK_ARFRH1_8812F 0xffffffffL +#define BIT_ARFRH1_8812F(x) \ + (((x) & BIT_MASK_ARFRH1_8812F) << BIT_SHIFT_ARFRH1_8812F) +#define BITS_ARFRH1_8812F (BIT_MASK_ARFRH1_8812F << BIT_SHIFT_ARFRH1_8812F) +#define BIT_CLEAR_ARFRH1_8812F(x) ((x) & (~BITS_ARFRH1_8812F)) +#define BIT_GET_ARFRH1_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRH1_8812F) & BIT_MASK_ARFRH1_8812F) +#define BIT_SET_ARFRH1_8812F(x, v) \ + (BIT_CLEAR_ARFRH1_8812F(x) | BIT_ARFRH1_8812F(v)) + +/* 2 REG_CCK_CHECK_8812F */ +#define BIT_CHECK_CCK_EN_8812F BIT(7) +#define BIT_EN_BCN_PKT_REL_8812F BIT(6) +#define BIT_BCN_PORT_SEL_8812F BIT(5) +#define BIT_MOREDATA_BYPASS_8812F BIT(4) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_8812F BIT(3) +#define BIT_R_EN_SET_MOREDATA_8812F BIT(2) +#define BIT__R_DIS_CLEAR_MACID_RELEASE_8812F BIT(1) +#define BIT__R_MACID_RELEASE_EN_8812F BIT(0) + +/* 2 REG_AMPDU_MAX_TIME_V1_8812F */ + +#define BIT_SHIFT_AMPDU_MAX_TIME_8812F 0 +#define BIT_MASK_AMPDU_MAX_TIME_8812F 0xff +#define BIT_AMPDU_MAX_TIME_8812F(x) \ + (((x) & BIT_MASK_AMPDU_MAX_TIME_8812F) \ + << BIT_SHIFT_AMPDU_MAX_TIME_8812F) +#define BITS_AMPDU_MAX_TIME_8812F \ + (BIT_MASK_AMPDU_MAX_TIME_8812F << BIT_SHIFT_AMPDU_MAX_TIME_8812F) +#define BIT_CLEAR_AMPDU_MAX_TIME_8812F(x) ((x) & (~BITS_AMPDU_MAX_TIME_8812F)) +#define BIT_GET_AMPDU_MAX_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8812F) & \ + BIT_MASK_AMPDU_MAX_TIME_8812F) +#define BIT_SET_AMPDU_MAX_TIME_8812F(x, v) \ + (BIT_CLEAR_AMPDU_MAX_TIME_8812F(x) | BIT_AMPDU_MAX_TIME_8812F(v)) + +/* 2 REG_BCNQ1_BDNY_V1_8812F */ + +#define BIT_SHIFT_BCNQ1_PGBNDY_V1_8812F 0 +#define BIT_MASK_BCNQ1_PGBNDY_V1_8812F 0xfff +#define BIT_BCNQ1_PGBNDY_V1_8812F(x) \ + (((x) & BIT_MASK_BCNQ1_PGBNDY_V1_8812F) \ + << BIT_SHIFT_BCNQ1_PGBNDY_V1_8812F) +#define BITS_BCNQ1_PGBNDY_V1_8812F \ + (BIT_MASK_BCNQ1_PGBNDY_V1_8812F << BIT_SHIFT_BCNQ1_PGBNDY_V1_8812F) +#define BIT_CLEAR_BCNQ1_PGBNDY_V1_8812F(x) ((x) & (~BITS_BCNQ1_PGBNDY_V1_8812F)) +#define BIT_GET_BCNQ1_PGBNDY_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1_8812F) & \ + BIT_MASK_BCNQ1_PGBNDY_V1_8812F) +#define BIT_SET_BCNQ1_PGBNDY_V1_8812F(x, v) \ + (BIT_CLEAR_BCNQ1_PGBNDY_V1_8812F(x) | BIT_BCNQ1_PGBNDY_V1_8812F(v)) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_AMPDU_MAX_LENGTH_HT_8812F */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8812F 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_HT_8812F 0xffff +#define BIT_AMPDU_MAX_LENGTH_HT_8812F(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_HT_8812F) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8812F) +#define BITS_AMPDU_MAX_LENGTH_HT_8812F \ + (BIT_MASK_AMPDU_MAX_LENGTH_HT_8812F \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8812F) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_HT_8812F(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_HT_8812F)) +#define BIT_GET_AMPDU_MAX_LENGTH_HT_8812F(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8812F) & \ + BIT_MASK_AMPDU_MAX_LENGTH_HT_8812F) +#define BIT_SET_AMPDU_MAX_LENGTH_HT_8812F(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_HT_8812F(x) | \ + BIT_AMPDU_MAX_LENGTH_HT_8812F(v)) + +/* 2 REG_ACQ_STOP_8812F */ +#define BIT_AC7Q_STOP_8812F BIT(7) +#define BIT_AC6Q_STOP_8812F BIT(6) +#define BIT_AC5Q_STOP_8812F BIT(5) +#define BIT_AC4Q_STOP_8812F BIT(4) +#define BIT_AC3Q_STOP_8812F BIT(3) +#define BIT_AC2Q_STOP_8812F BIT(2) +#define BIT_AC1Q_STOP_8812F BIT(1) +#define BIT_AC0Q_STOP_8812F BIT(0) + +/* 2 REG_NDPA_RATE_8812F */ + +#define BIT_SHIFT_R_NDPA_RATE_V1_8812F 0 +#define BIT_MASK_R_NDPA_RATE_V1_8812F 0xff +#define BIT_R_NDPA_RATE_V1_8812F(x) \ + (((x) & BIT_MASK_R_NDPA_RATE_V1_8812F) \ + << BIT_SHIFT_R_NDPA_RATE_V1_8812F) +#define BITS_R_NDPA_RATE_V1_8812F \ + (BIT_MASK_R_NDPA_RATE_V1_8812F << BIT_SHIFT_R_NDPA_RATE_V1_8812F) +#define BIT_CLEAR_R_NDPA_RATE_V1_8812F(x) ((x) & (~BITS_R_NDPA_RATE_V1_8812F)) +#define BIT_GET_R_NDPA_RATE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_R_NDPA_RATE_V1_8812F) & \ + BIT_MASK_R_NDPA_RATE_V1_8812F) +#define BIT_SET_R_NDPA_RATE_V1_8812F(x, v) \ + (BIT_CLEAR_R_NDPA_RATE_V1_8812F(x) | BIT_R_NDPA_RATE_V1_8812F(v)) + +/* 2 REG_TX_HANG_CTRL_8812F */ +#define BIT_R_EN_GNT_BT_AWAKE_8812F BIT(3) +#define BIT_EN_EOF_V1_8812F BIT(2) +#define BIT_DIS_OQT_BLOCK_8812F BIT(1) +#define BIT_SEARCH_QUEUE_EN_8812F BIT(0) + +/* 2 REG_NDPA_OPT_CTRL_8812F */ +#define BIT_R_DIS_MACID_RELEASE_RTY_8812F BIT(5) + +#define BIT_SHIFT_BW_SIGTA_8812F 3 +#define BIT_MASK_BW_SIGTA_8812F 0x3 +#define BIT_BW_SIGTA_8812F(x) \ + (((x) & BIT_MASK_BW_SIGTA_8812F) << BIT_SHIFT_BW_SIGTA_8812F) +#define BITS_BW_SIGTA_8812F \ + (BIT_MASK_BW_SIGTA_8812F << BIT_SHIFT_BW_SIGTA_8812F) +#define BIT_CLEAR_BW_SIGTA_8812F(x) ((x) & (~BITS_BW_SIGTA_8812F)) +#define BIT_GET_BW_SIGTA_8812F(x) \ + (((x) >> BIT_SHIFT_BW_SIGTA_8812F) & BIT_MASK_BW_SIGTA_8812F) +#define BIT_SET_BW_SIGTA_8812F(x, v) \ + (BIT_CLEAR_BW_SIGTA_8812F(x) | BIT_BW_SIGTA_8812F(v)) + +#define BIT_EN_BAR_SIGTA_8812F BIT(2) + +#define BIT_SHIFT_R_NDPA_BW_8812F 0 +#define BIT_MASK_R_NDPA_BW_8812F 0x3 +#define BIT_R_NDPA_BW_8812F(x) \ + (((x) & BIT_MASK_R_NDPA_BW_8812F) << BIT_SHIFT_R_NDPA_BW_8812F) +#define BITS_R_NDPA_BW_8812F \ + (BIT_MASK_R_NDPA_BW_8812F << BIT_SHIFT_R_NDPA_BW_8812F) +#define BIT_CLEAR_R_NDPA_BW_8812F(x) ((x) & (~BITS_R_NDPA_BW_8812F)) +#define BIT_GET_R_NDPA_BW_8812F(x) \ + (((x) >> BIT_SHIFT_R_NDPA_BW_8812F) & BIT_MASK_R_NDPA_BW_8812F) +#define BIT_SET_R_NDPA_BW_8812F(x, v) \ + (BIT_CLEAR_R_NDPA_BW_8812F(x) | BIT_R_NDPA_BW_8812F(v)) + +/* 2 REG_AMPDU_MAX_LENGTH_VHT_8812F */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8812F 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8812F 0xfffff +#define BIT_AMPDU_MAX_LENGTH_VHT_V1_8812F(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8812F) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8812F) +#define BITS_AMPDU_MAX_LENGTH_VHT_V1_8812F \ + (BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8812F \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8812F) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_V1_8812F(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_VHT_V1_8812F)) +#define BIT_GET_AMPDU_MAX_LENGTH_VHT_V1_8812F(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8812F) & \ + BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8812F) +#define BIT_SET_AMPDU_MAX_LENGTH_VHT_V1_8812F(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_V1_8812F(x) | \ + BIT_AMPDU_MAX_LENGTH_VHT_V1_8812F(v)) + +/* 2 REG_RD_RESP_PKT_TH_8812F */ + +#define BIT_SHIFT_RD_RESP_PKT_TH_V1_8812F 0 +#define BIT_MASK_RD_RESP_PKT_TH_V1_8812F 0x3f +#define BIT_RD_RESP_PKT_TH_V1_8812F(x) \ + (((x) & BIT_MASK_RD_RESP_PKT_TH_V1_8812F) \ + << BIT_SHIFT_RD_RESP_PKT_TH_V1_8812F) +#define BITS_RD_RESP_PKT_TH_V1_8812F \ + (BIT_MASK_RD_RESP_PKT_TH_V1_8812F << BIT_SHIFT_RD_RESP_PKT_TH_V1_8812F) +#define BIT_CLEAR_RD_RESP_PKT_TH_V1_8812F(x) \ + ((x) & (~BITS_RD_RESP_PKT_TH_V1_8812F)) +#define BIT_GET_RD_RESP_PKT_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1_8812F) & \ + BIT_MASK_RD_RESP_PKT_TH_V1_8812F) +#define BIT_SET_RD_RESP_PKT_TH_V1_8812F(x, v) \ + (BIT_CLEAR_RD_RESP_PKT_TH_V1_8812F(x) | BIT_RD_RESP_PKT_TH_V1_8812F(v)) + +/* 2 REG_CMDQ_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_CMDQ_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_CMDQ_V1_8812F 0x7f +#define BIT_QUEUEMACID_CMDQ_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_CMDQ_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8812F) +#define BITS_QUEUEMACID_CMDQ_V1_8812F \ + (BIT_MASK_QUEUEMACID_CMDQ_V1_8812F \ + << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_CMDQ_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_CMDQ_V1_8812F)) +#define BIT_GET_QUEUEMACID_CMDQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_CMDQ_V1_8812F) & \ + BIT_MASK_QUEUEMACID_CMDQ_V1_8812F) +#define BIT_SET_QUEUEMACID_CMDQ_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_CMDQ_V1_8812F(x) | \ + BIT_QUEUEMACID_CMDQ_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_CMDQ_V1_8812F 23 +#define BIT_MASK_QUEUEAC_CMDQ_V1_8812F 0x3 +#define BIT_QUEUEAC_CMDQ_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_CMDQ_V1_8812F) \ + << BIT_SHIFT_QUEUEAC_CMDQ_V1_8812F) +#define BITS_QUEUEAC_CMDQ_V1_8812F \ + (BIT_MASK_QUEUEAC_CMDQ_V1_8812F << BIT_SHIFT_QUEUEAC_CMDQ_V1_8812F) +#define BIT_CLEAR_QUEUEAC_CMDQ_V1_8812F(x) ((x) & (~BITS_QUEUEAC_CMDQ_V1_8812F)) +#define BIT_GET_QUEUEAC_CMDQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_CMDQ_V1_8812F) & \ + BIT_MASK_QUEUEAC_CMDQ_V1_8812F) +#define BIT_SET_QUEUEAC_CMDQ_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_CMDQ_V1_8812F(x) | BIT_QUEUEAC_CMDQ_V1_8812F(v)) + +#define BIT_TIDEMPTY_CMDQ_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q4_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q4_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q4_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q4_V2_8812F) +#define BITS_TAIL_PKT_Q4_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q4_V2_8812F << BIT_SHIFT_TAIL_PKT_Q4_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q4_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q4_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q4_V2_8812F) +#define BIT_SET_TAIL_PKT_Q4_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2_8812F(x) | BIT_TAIL_PKT_Q4_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_CMDQ_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_CMDQ_V1_8812F 0x7ff +#define BIT_HEAD_PKT_CMDQ_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8812F) +#define BITS_HEAD_PKT_CMDQ_V1_8812F \ + (BIT_MASK_HEAD_PKT_CMDQ_V1_8812F << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_CMDQ_V1_8812F(x) \ + ((x) & (~BITS_HEAD_PKT_CMDQ_V1_8812F)) +#define BIT_GET_HEAD_PKT_CMDQ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1_8812F) & \ + BIT_MASK_HEAD_PKT_CMDQ_V1_8812F) +#define BIT_SET_HEAD_PKT_CMDQ_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_CMDQ_V1_8812F(x) | BIT_HEAD_PKT_CMDQ_V1_8812F(v)) + +/* 2 REG_Q4_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_Q4_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_Q4_V1_8812F 0x7f +#define BIT_QUEUEMACID_Q4_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q4_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_Q4_V1_8812F) +#define BITS_QUEUEMACID_Q4_V1_8812F \ + (BIT_MASK_QUEUEMACID_Q4_V1_8812F << BIT_SHIFT_QUEUEMACID_Q4_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_Q4_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_Q4_V1_8812F)) +#define BIT_GET_QUEUEMACID_Q4_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1_8812F) & \ + BIT_MASK_QUEUEMACID_Q4_V1_8812F) +#define BIT_SET_QUEUEMACID_Q4_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q4_V1_8812F(x) | BIT_QUEUEMACID_Q4_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_Q4_V1_8812F 23 +#define BIT_MASK_QUEUEAC_Q4_V1_8812F 0x3 +#define BIT_QUEUEAC_Q4_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q4_V1_8812F) << BIT_SHIFT_QUEUEAC_Q4_V1_8812F) +#define BITS_QUEUEAC_Q4_V1_8812F \ + (BIT_MASK_QUEUEAC_Q4_V1_8812F << BIT_SHIFT_QUEUEAC_Q4_V1_8812F) +#define BIT_CLEAR_QUEUEAC_Q4_V1_8812F(x) ((x) & (~BITS_QUEUEAC_Q4_V1_8812F)) +#define BIT_GET_QUEUEAC_Q4_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1_8812F) & BIT_MASK_QUEUEAC_Q4_V1_8812F) +#define BIT_SET_QUEUEAC_Q4_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q4_V1_8812F(x) | BIT_QUEUEAC_Q4_V1_8812F(v)) + +#define BIT_TIDEMPTY_Q4_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q4_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q4_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q4_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q4_V2_8812F) +#define BITS_TAIL_PKT_Q4_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q4_V2_8812F << BIT_SHIFT_TAIL_PKT_Q4_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q4_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q4_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q4_V2_8812F) +#define BIT_SET_TAIL_PKT_Q4_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2_8812F(x) | BIT_TAIL_PKT_Q4_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q4_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_Q4_V1_8812F 0x7ff +#define BIT_HEAD_PKT_Q4_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q4_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_Q4_V1_8812F) +#define BITS_HEAD_PKT_Q4_V1_8812F \ + (BIT_MASK_HEAD_PKT_Q4_V1_8812F << BIT_SHIFT_HEAD_PKT_Q4_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_Q4_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_Q4_V1_8812F)) +#define BIT_GET_HEAD_PKT_Q4_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1_8812F) & \ + BIT_MASK_HEAD_PKT_Q4_V1_8812F) +#define BIT_SET_HEAD_PKT_Q4_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q4_V1_8812F(x) | BIT_HEAD_PKT_Q4_V1_8812F(v)) + +/* 2 REG_Q5_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_Q5_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_Q5_V1_8812F 0x7f +#define BIT_QUEUEMACID_Q5_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q5_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_Q5_V1_8812F) +#define BITS_QUEUEMACID_Q5_V1_8812F \ + (BIT_MASK_QUEUEMACID_Q5_V1_8812F << BIT_SHIFT_QUEUEMACID_Q5_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_Q5_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_Q5_V1_8812F)) +#define BIT_GET_QUEUEMACID_Q5_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1_8812F) & \ + BIT_MASK_QUEUEMACID_Q5_V1_8812F) +#define BIT_SET_QUEUEMACID_Q5_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q5_V1_8812F(x) | BIT_QUEUEMACID_Q5_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_Q5_V1_8812F 23 +#define BIT_MASK_QUEUEAC_Q5_V1_8812F 0x3 +#define BIT_QUEUEAC_Q5_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q5_V1_8812F) << BIT_SHIFT_QUEUEAC_Q5_V1_8812F) +#define BITS_QUEUEAC_Q5_V1_8812F \ + (BIT_MASK_QUEUEAC_Q5_V1_8812F << BIT_SHIFT_QUEUEAC_Q5_V1_8812F) +#define BIT_CLEAR_QUEUEAC_Q5_V1_8812F(x) ((x) & (~BITS_QUEUEAC_Q5_V1_8812F)) +#define BIT_GET_QUEUEAC_Q5_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1_8812F) & BIT_MASK_QUEUEAC_Q5_V1_8812F) +#define BIT_SET_QUEUEAC_Q5_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q5_V1_8812F(x) | BIT_QUEUEAC_Q5_V1_8812F(v)) + +#define BIT_TIDEMPTY_Q5_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q5_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q5_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q5_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q5_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q5_V2_8812F) +#define BITS_TAIL_PKT_Q5_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q5_V2_8812F << BIT_SHIFT_TAIL_PKT_Q5_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q5_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q5_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q5_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q5_V2_8812F) +#define BIT_SET_TAIL_PKT_Q5_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q5_V2_8812F(x) | BIT_TAIL_PKT_Q5_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q5_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_Q5_V1_8812F 0x7ff +#define BIT_HEAD_PKT_Q5_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q5_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_Q5_V1_8812F) +#define BITS_HEAD_PKT_Q5_V1_8812F \ + (BIT_MASK_HEAD_PKT_Q5_V1_8812F << BIT_SHIFT_HEAD_PKT_Q5_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_Q5_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_Q5_V1_8812F)) +#define BIT_GET_HEAD_PKT_Q5_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1_8812F) & \ + BIT_MASK_HEAD_PKT_Q5_V1_8812F) +#define BIT_SET_HEAD_PKT_Q5_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q5_V1_8812F(x) | BIT_HEAD_PKT_Q5_V1_8812F(v)) + +/* 2 REG_Q6_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_Q6_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_Q6_V1_8812F 0x7f +#define BIT_QUEUEMACID_Q6_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q6_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_Q6_V1_8812F) +#define BITS_QUEUEMACID_Q6_V1_8812F \ + (BIT_MASK_QUEUEMACID_Q6_V1_8812F << BIT_SHIFT_QUEUEMACID_Q6_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_Q6_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_Q6_V1_8812F)) +#define BIT_GET_QUEUEMACID_Q6_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1_8812F) & \ + BIT_MASK_QUEUEMACID_Q6_V1_8812F) +#define BIT_SET_QUEUEMACID_Q6_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q6_V1_8812F(x) | BIT_QUEUEMACID_Q6_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_Q6_V1_8812F 23 +#define BIT_MASK_QUEUEAC_Q6_V1_8812F 0x3 +#define BIT_QUEUEAC_Q6_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q6_V1_8812F) << BIT_SHIFT_QUEUEAC_Q6_V1_8812F) +#define BITS_QUEUEAC_Q6_V1_8812F \ + (BIT_MASK_QUEUEAC_Q6_V1_8812F << BIT_SHIFT_QUEUEAC_Q6_V1_8812F) +#define BIT_CLEAR_QUEUEAC_Q6_V1_8812F(x) ((x) & (~BITS_QUEUEAC_Q6_V1_8812F)) +#define BIT_GET_QUEUEAC_Q6_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1_8812F) & BIT_MASK_QUEUEAC_Q6_V1_8812F) +#define BIT_SET_QUEUEAC_Q6_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q6_V1_8812F(x) | BIT_QUEUEAC_Q6_V1_8812F(v)) + +#define BIT_TIDEMPTY_Q6_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q6_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q6_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q6_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q6_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q6_V2_8812F) +#define BITS_TAIL_PKT_Q6_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q6_V2_8812F << BIT_SHIFT_TAIL_PKT_Q6_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q6_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q6_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q6_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q6_V2_8812F) +#define BIT_SET_TAIL_PKT_Q6_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q6_V2_8812F(x) | BIT_TAIL_PKT_Q6_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q6_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_Q6_V1_8812F 0x7ff +#define BIT_HEAD_PKT_Q6_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q6_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_Q6_V1_8812F) +#define BITS_HEAD_PKT_Q6_V1_8812F \ + (BIT_MASK_HEAD_PKT_Q6_V1_8812F << BIT_SHIFT_HEAD_PKT_Q6_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_Q6_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_Q6_V1_8812F)) +#define BIT_GET_HEAD_PKT_Q6_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1_8812F) & \ + BIT_MASK_HEAD_PKT_Q6_V1_8812F) +#define BIT_SET_HEAD_PKT_Q6_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q6_V1_8812F(x) | BIT_HEAD_PKT_Q6_V1_8812F(v)) + +/* 2 REG_Q7_INFO_8812F */ + +#define BIT_SHIFT_QUEUEMACID_Q7_V1_8812F 25 +#define BIT_MASK_QUEUEMACID_Q7_V1_8812F 0x7f +#define BIT_QUEUEMACID_Q7_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q7_V1_8812F) \ + << BIT_SHIFT_QUEUEMACID_Q7_V1_8812F) +#define BITS_QUEUEMACID_Q7_V1_8812F \ + (BIT_MASK_QUEUEMACID_Q7_V1_8812F << BIT_SHIFT_QUEUEMACID_Q7_V1_8812F) +#define BIT_CLEAR_QUEUEMACID_Q7_V1_8812F(x) \ + ((x) & (~BITS_QUEUEMACID_Q7_V1_8812F)) +#define BIT_GET_QUEUEMACID_Q7_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1_8812F) & \ + BIT_MASK_QUEUEMACID_Q7_V1_8812F) +#define BIT_SET_QUEUEMACID_Q7_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q7_V1_8812F(x) | BIT_QUEUEMACID_Q7_V1_8812F(v)) + +#define BIT_SHIFT_QUEUEAC_Q7_V1_8812F 23 +#define BIT_MASK_QUEUEAC_Q7_V1_8812F 0x3 +#define BIT_QUEUEAC_Q7_V1_8812F(x) \ + (((x) & BIT_MASK_QUEUEAC_Q7_V1_8812F) << BIT_SHIFT_QUEUEAC_Q7_V1_8812F) +#define BITS_QUEUEAC_Q7_V1_8812F \ + (BIT_MASK_QUEUEAC_Q7_V1_8812F << BIT_SHIFT_QUEUEAC_Q7_V1_8812F) +#define BIT_CLEAR_QUEUEAC_Q7_V1_8812F(x) ((x) & (~BITS_QUEUEAC_Q7_V1_8812F)) +#define BIT_GET_QUEUEAC_Q7_V1_8812F(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1_8812F) & BIT_MASK_QUEUEAC_Q7_V1_8812F) +#define BIT_SET_QUEUEAC_Q7_V1_8812F(x, v) \ + (BIT_CLEAR_QUEUEAC_Q7_V1_8812F(x) | BIT_QUEUEAC_Q7_V1_8812F(v)) + +#define BIT_TIDEMPTY_Q7_V1_8812F BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q7_V2_8812F 11 +#define BIT_MASK_TAIL_PKT_Q7_V2_8812F 0x7ff +#define BIT_TAIL_PKT_Q7_V2_8812F(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q7_V2_8812F) \ + << BIT_SHIFT_TAIL_PKT_Q7_V2_8812F) +#define BITS_TAIL_PKT_Q7_V2_8812F \ + (BIT_MASK_TAIL_PKT_Q7_V2_8812F << BIT_SHIFT_TAIL_PKT_Q7_V2_8812F) +#define BIT_CLEAR_TAIL_PKT_Q7_V2_8812F(x) ((x) & (~BITS_TAIL_PKT_Q7_V2_8812F)) +#define BIT_GET_TAIL_PKT_Q7_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2_8812F) & \ + BIT_MASK_TAIL_PKT_Q7_V2_8812F) +#define BIT_SET_TAIL_PKT_Q7_V2_8812F(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q7_V2_8812F(x) | BIT_TAIL_PKT_Q7_V2_8812F(v)) + +#define BIT_SHIFT_HEAD_PKT_Q7_V1_8812F 0 +#define BIT_MASK_HEAD_PKT_Q7_V1_8812F 0x7ff +#define BIT_HEAD_PKT_Q7_V1_8812F(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q7_V1_8812F) \ + << BIT_SHIFT_HEAD_PKT_Q7_V1_8812F) +#define BITS_HEAD_PKT_Q7_V1_8812F \ + (BIT_MASK_HEAD_PKT_Q7_V1_8812F << BIT_SHIFT_HEAD_PKT_Q7_V1_8812F) +#define BIT_CLEAR_HEAD_PKT_Q7_V1_8812F(x) ((x) & (~BITS_HEAD_PKT_Q7_V1_8812F)) +#define BIT_GET_HEAD_PKT_Q7_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1_8812F) & \ + BIT_MASK_HEAD_PKT_Q7_V1_8812F) +#define BIT_SET_HEAD_PKT_Q7_V1_8812F(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q7_V1_8812F(x) | BIT_HEAD_PKT_Q7_V1_8812F(v)) + +/* 2 REG_WMAC_LBK_BUF_HD_V1_8812F */ + +#define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8812F 0 +#define BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8812F 0xfff +#define BIT_WMAC_LBK_BUF_HEAD_V1_8812F(x) \ + (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8812F) \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8812F) +#define BITS_WMAC_LBK_BUF_HEAD_V1_8812F \ + (BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8812F \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8812F) +#define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8812F(x) \ + ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1_8812F)) +#define BIT_GET_WMAC_LBK_BUF_HEAD_V1_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8812F) & \ + BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8812F) +#define BIT_SET_WMAC_LBK_BUF_HEAD_V1_8812F(x, v) \ + (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8812F(x) | \ + BIT_WMAC_LBK_BUF_HEAD_V1_8812F(v)) + +/* 2 REG_MGQ_BDNY_V1_8812F */ + +#define BIT_SHIFT_MGQ_PGBNDY_V1_8812F 0 +#define BIT_MASK_MGQ_PGBNDY_V1_8812F 0xfff +#define BIT_MGQ_PGBNDY_V1_8812F(x) \ + (((x) & BIT_MASK_MGQ_PGBNDY_V1_8812F) << BIT_SHIFT_MGQ_PGBNDY_V1_8812F) +#define BITS_MGQ_PGBNDY_V1_8812F \ + (BIT_MASK_MGQ_PGBNDY_V1_8812F << BIT_SHIFT_MGQ_PGBNDY_V1_8812F) +#define BIT_CLEAR_MGQ_PGBNDY_V1_8812F(x) ((x) & (~BITS_MGQ_PGBNDY_V1_8812F)) +#define BIT_GET_MGQ_PGBNDY_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1_8812F) & BIT_MASK_MGQ_PGBNDY_V1_8812F) +#define BIT_SET_MGQ_PGBNDY_V1_8812F(x, v) \ + (BIT_CLEAR_MGQ_PGBNDY_V1_8812F(x) | BIT_MGQ_PGBNDY_V1_8812F(v)) + +/* 2 REG_TXRPT_CTRL_8812F */ + +#define BIT_SHIFT_TRXRPT_TIMER_TH_8812F 24 +#define BIT_MASK_TRXRPT_TIMER_TH_8812F 0xff +#define BIT_TRXRPT_TIMER_TH_8812F(x) \ + (((x) & BIT_MASK_TRXRPT_TIMER_TH_8812F) \ + << BIT_SHIFT_TRXRPT_TIMER_TH_8812F) +#define BITS_TRXRPT_TIMER_TH_8812F \ + (BIT_MASK_TRXRPT_TIMER_TH_8812F << BIT_SHIFT_TRXRPT_TIMER_TH_8812F) +#define BIT_CLEAR_TRXRPT_TIMER_TH_8812F(x) ((x) & (~BITS_TRXRPT_TIMER_TH_8812F)) +#define BIT_GET_TRXRPT_TIMER_TH_8812F(x) \ + (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH_8812F) & \ + BIT_MASK_TRXRPT_TIMER_TH_8812F) +#define BIT_SET_TRXRPT_TIMER_TH_8812F(x, v) \ + (BIT_CLEAR_TRXRPT_TIMER_TH_8812F(x) | BIT_TRXRPT_TIMER_TH_8812F(v)) + +#define BIT_SHIFT_TRXRPT_LEN_TH_8812F 16 +#define BIT_MASK_TRXRPT_LEN_TH_8812F 0xff +#define BIT_TRXRPT_LEN_TH_8812F(x) \ + (((x) & BIT_MASK_TRXRPT_LEN_TH_8812F) << BIT_SHIFT_TRXRPT_LEN_TH_8812F) +#define BITS_TRXRPT_LEN_TH_8812F \ + (BIT_MASK_TRXRPT_LEN_TH_8812F << BIT_SHIFT_TRXRPT_LEN_TH_8812F) +#define BIT_CLEAR_TRXRPT_LEN_TH_8812F(x) ((x) & (~BITS_TRXRPT_LEN_TH_8812F)) +#define BIT_GET_TRXRPT_LEN_TH_8812F(x) \ + (((x) >> BIT_SHIFT_TRXRPT_LEN_TH_8812F) & BIT_MASK_TRXRPT_LEN_TH_8812F) +#define BIT_SET_TRXRPT_LEN_TH_8812F(x, v) \ + (BIT_CLEAR_TRXRPT_LEN_TH_8812F(x) | BIT_TRXRPT_LEN_TH_8812F(v)) + +#define BIT_SHIFT_TRXRPT_READ_PTR_8812F 8 +#define BIT_MASK_TRXRPT_READ_PTR_8812F 0xff +#define BIT_TRXRPT_READ_PTR_8812F(x) \ + (((x) & BIT_MASK_TRXRPT_READ_PTR_8812F) \ + << BIT_SHIFT_TRXRPT_READ_PTR_8812F) +#define BITS_TRXRPT_READ_PTR_8812F \ + (BIT_MASK_TRXRPT_READ_PTR_8812F << BIT_SHIFT_TRXRPT_READ_PTR_8812F) +#define BIT_CLEAR_TRXRPT_READ_PTR_8812F(x) ((x) & (~BITS_TRXRPT_READ_PTR_8812F)) +#define BIT_GET_TRXRPT_READ_PTR_8812F(x) \ + (((x) >> BIT_SHIFT_TRXRPT_READ_PTR_8812F) & \ + BIT_MASK_TRXRPT_READ_PTR_8812F) +#define BIT_SET_TRXRPT_READ_PTR_8812F(x, v) \ + (BIT_CLEAR_TRXRPT_READ_PTR_8812F(x) | BIT_TRXRPT_READ_PTR_8812F(v)) + +#define BIT_SHIFT_TRXRPT_WRITE_PTR_8812F 0 +#define BIT_MASK_TRXRPT_WRITE_PTR_8812F 0xff +#define BIT_TRXRPT_WRITE_PTR_8812F(x) \ + (((x) & BIT_MASK_TRXRPT_WRITE_PTR_8812F) \ + << BIT_SHIFT_TRXRPT_WRITE_PTR_8812F) +#define BITS_TRXRPT_WRITE_PTR_8812F \ + (BIT_MASK_TRXRPT_WRITE_PTR_8812F << BIT_SHIFT_TRXRPT_WRITE_PTR_8812F) +#define BIT_CLEAR_TRXRPT_WRITE_PTR_8812F(x) \ + ((x) & (~BITS_TRXRPT_WRITE_PTR_8812F)) +#define BIT_GET_TRXRPT_WRITE_PTR_8812F(x) \ + (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR_8812F) & \ + BIT_MASK_TRXRPT_WRITE_PTR_8812F) +#define BIT_SET_TRXRPT_WRITE_PTR_8812F(x, v) \ + (BIT_CLEAR_TRXRPT_WRITE_PTR_8812F(x) | BIT_TRXRPT_WRITE_PTR_8812F(v)) + +/* 2 REG_INIRTS_RATE_SEL_8812F */ +#define BIT_LEAG_RTS_BW_DUP_8812F BIT(5) + +/* 2 REG_BASIC_CFEND_RATE_8812F */ + +#define BIT_SHIFT_BASIC_CFEND_RATE_8812F 0 +#define BIT_MASK_BASIC_CFEND_RATE_8812F 0x1f +#define BIT_BASIC_CFEND_RATE_8812F(x) \ + (((x) & BIT_MASK_BASIC_CFEND_RATE_8812F) \ + << BIT_SHIFT_BASIC_CFEND_RATE_8812F) +#define BITS_BASIC_CFEND_RATE_8812F \ + (BIT_MASK_BASIC_CFEND_RATE_8812F << BIT_SHIFT_BASIC_CFEND_RATE_8812F) +#define BIT_CLEAR_BASIC_CFEND_RATE_8812F(x) \ + ((x) & (~BITS_BASIC_CFEND_RATE_8812F)) +#define BIT_GET_BASIC_CFEND_RATE_8812F(x) \ + (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8812F) & \ + BIT_MASK_BASIC_CFEND_RATE_8812F) +#define BIT_SET_BASIC_CFEND_RATE_8812F(x, v) \ + (BIT_CLEAR_BASIC_CFEND_RATE_8812F(x) | BIT_BASIC_CFEND_RATE_8812F(v)) + +/* 2 REG_STBC_CFEND_RATE_8812F */ + +#define BIT_SHIFT_STBC_CFEND_RATE_8812F 0 +#define BIT_MASK_STBC_CFEND_RATE_8812F 0x1f +#define BIT_STBC_CFEND_RATE_8812F(x) \ + (((x) & BIT_MASK_STBC_CFEND_RATE_8812F) \ + << BIT_SHIFT_STBC_CFEND_RATE_8812F) +#define BITS_STBC_CFEND_RATE_8812F \ + (BIT_MASK_STBC_CFEND_RATE_8812F << BIT_SHIFT_STBC_CFEND_RATE_8812F) +#define BIT_CLEAR_STBC_CFEND_RATE_8812F(x) ((x) & (~BITS_STBC_CFEND_RATE_8812F)) +#define BIT_GET_STBC_CFEND_RATE_8812F(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8812F) & \ + BIT_MASK_STBC_CFEND_RATE_8812F) +#define BIT_SET_STBC_CFEND_RATE_8812F(x, v) \ + (BIT_CLEAR_STBC_CFEND_RATE_8812F(x) | BIT_STBC_CFEND_RATE_8812F(v)) + +/* 2 REG_DATA_SC_8812F */ + +#define BIT_SHIFT_TXSC_40M_8812F 4 +#define BIT_MASK_TXSC_40M_8812F 0xf +#define BIT_TXSC_40M_8812F(x) \ + (((x) & BIT_MASK_TXSC_40M_8812F) << BIT_SHIFT_TXSC_40M_8812F) +#define BITS_TXSC_40M_8812F \ + (BIT_MASK_TXSC_40M_8812F << BIT_SHIFT_TXSC_40M_8812F) +#define BIT_CLEAR_TXSC_40M_8812F(x) ((x) & (~BITS_TXSC_40M_8812F)) +#define BIT_GET_TXSC_40M_8812F(x) \ + (((x) >> BIT_SHIFT_TXSC_40M_8812F) & BIT_MASK_TXSC_40M_8812F) +#define BIT_SET_TXSC_40M_8812F(x, v) \ + (BIT_CLEAR_TXSC_40M_8812F(x) | BIT_TXSC_40M_8812F(v)) + +#define BIT_SHIFT_TXSC_20M_8812F 0 +#define BIT_MASK_TXSC_20M_8812F 0xf +#define BIT_TXSC_20M_8812F(x) \ + (((x) & BIT_MASK_TXSC_20M_8812F) << BIT_SHIFT_TXSC_20M_8812F) +#define BITS_TXSC_20M_8812F \ + (BIT_MASK_TXSC_20M_8812F << BIT_SHIFT_TXSC_20M_8812F) +#define BIT_CLEAR_TXSC_20M_8812F(x) ((x) & (~BITS_TXSC_20M_8812F)) +#define BIT_GET_TXSC_20M_8812F(x) \ + (((x) >> BIT_SHIFT_TXSC_20M_8812F) & BIT_MASK_TXSC_20M_8812F) +#define BIT_SET_TXSC_20M_8812F(x, v) \ + (BIT_CLEAR_TXSC_20M_8812F(x) | BIT_TXSC_20M_8812F(v)) + +/* 2 REG_MACID_SLEEP3_8812F */ + +#define BIT_SHIFT_MACID127_96_PKTSLEEP_8812F 0 +#define BIT_MASK_MACID127_96_PKTSLEEP_8812F 0xffffffffL +#define BIT_MACID127_96_PKTSLEEP_8812F(x) \ + (((x) & BIT_MASK_MACID127_96_PKTSLEEP_8812F) \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8812F) +#define BITS_MACID127_96_PKTSLEEP_8812F \ + (BIT_MASK_MACID127_96_PKTSLEEP_8812F \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8812F) +#define BIT_CLEAR_MACID127_96_PKTSLEEP_8812F(x) \ + ((x) & (~BITS_MACID127_96_PKTSLEEP_8812F)) +#define BIT_GET_MACID127_96_PKTSLEEP_8812F(x) \ + (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP_8812F) & \ + BIT_MASK_MACID127_96_PKTSLEEP_8812F) +#define BIT_SET_MACID127_96_PKTSLEEP_8812F(x, v) \ + (BIT_CLEAR_MACID127_96_PKTSLEEP_8812F(x) | \ + BIT_MACID127_96_PKTSLEEP_8812F(v)) + +/* 2 REG_MACID_SLEEP1_8812F */ + +#define BIT_SHIFT_MACID63_32_PKTSLEEP_8812F 0 +#define BIT_MASK_MACID63_32_PKTSLEEP_8812F 0xffffffffL +#define BIT_MACID63_32_PKTSLEEP_8812F(x) \ + (((x) & BIT_MASK_MACID63_32_PKTSLEEP_8812F) \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8812F) +#define BITS_MACID63_32_PKTSLEEP_8812F \ + (BIT_MASK_MACID63_32_PKTSLEEP_8812F \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8812F) +#define BIT_CLEAR_MACID63_32_PKTSLEEP_8812F(x) \ + ((x) & (~BITS_MACID63_32_PKTSLEEP_8812F)) +#define BIT_GET_MACID63_32_PKTSLEEP_8812F(x) \ + (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP_8812F) & \ + BIT_MASK_MACID63_32_PKTSLEEP_8812F) +#define BIT_SET_MACID63_32_PKTSLEEP_8812F(x, v) \ + (BIT_CLEAR_MACID63_32_PKTSLEEP_8812F(x) | \ + BIT_MACID63_32_PKTSLEEP_8812F(v)) + +/* 2 REG_ARFR2_V1_8812F */ + +#define BIT_SHIFT_ARFRL2_8812F 0 +#define BIT_MASK_ARFRL2_8812F 0xffffffffL +#define BIT_ARFRL2_8812F(x) \ + (((x) & BIT_MASK_ARFRL2_8812F) << BIT_SHIFT_ARFRL2_8812F) +#define BITS_ARFRL2_8812F (BIT_MASK_ARFRL2_8812F << BIT_SHIFT_ARFRL2_8812F) +#define BIT_CLEAR_ARFRL2_8812F(x) ((x) & (~BITS_ARFRL2_8812F)) +#define BIT_GET_ARFRL2_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRL2_8812F) & BIT_MASK_ARFRL2_8812F) +#define BIT_SET_ARFRL2_8812F(x, v) \ + (BIT_CLEAR_ARFRL2_8812F(x) | BIT_ARFRL2_8812F(v)) + +/* 2 REG_ARFRH2_V1_8812F */ + +#define BIT_SHIFT_ARFRH2_8812F 0 +#define BIT_MASK_ARFRH2_8812F 0xffffffffL +#define BIT_ARFRH2_8812F(x) \ + (((x) & BIT_MASK_ARFRH2_8812F) << BIT_SHIFT_ARFRH2_8812F) +#define BITS_ARFRH2_8812F (BIT_MASK_ARFRH2_8812F << BIT_SHIFT_ARFRH2_8812F) +#define BIT_CLEAR_ARFRH2_8812F(x) ((x) & (~BITS_ARFRH2_8812F)) +#define BIT_GET_ARFRH2_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRH2_8812F) & BIT_MASK_ARFRH2_8812F) +#define BIT_SET_ARFRH2_8812F(x, v) \ + (BIT_CLEAR_ARFRH2_8812F(x) | BIT_ARFRH2_8812F(v)) + +/* 2 REG_ARFR3_V1_8812F */ + +#define BIT_SHIFT_ARFRL3_8812F 0 +#define BIT_MASK_ARFRL3_8812F 0xffffffffL +#define BIT_ARFRL3_8812F(x) \ + (((x) & BIT_MASK_ARFRL3_8812F) << BIT_SHIFT_ARFRL3_8812F) +#define BITS_ARFRL3_8812F (BIT_MASK_ARFRL3_8812F << BIT_SHIFT_ARFRL3_8812F) +#define BIT_CLEAR_ARFRL3_8812F(x) ((x) & (~BITS_ARFRL3_8812F)) +#define BIT_GET_ARFRL3_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRL3_8812F) & BIT_MASK_ARFRL3_8812F) +#define BIT_SET_ARFRL3_8812F(x, v) \ + (BIT_CLEAR_ARFRL3_8812F(x) | BIT_ARFRL3_8812F(v)) + +/* 2 REG_ARFRH3_V1_8812F */ + +#define BIT_SHIFT_ARFRH3_8812F 0 +#define BIT_MASK_ARFRH3_8812F 0xffffffffL +#define BIT_ARFRH3_8812F(x) \ + (((x) & BIT_MASK_ARFRH3_8812F) << BIT_SHIFT_ARFRH3_8812F) +#define BITS_ARFRH3_8812F (BIT_MASK_ARFRH3_8812F << BIT_SHIFT_ARFRH3_8812F) +#define BIT_CLEAR_ARFRH3_8812F(x) ((x) & (~BITS_ARFRH3_8812F)) +#define BIT_GET_ARFRH3_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRH3_8812F) & BIT_MASK_ARFRH3_8812F) +#define BIT_SET_ARFRH3_8812F(x, v) \ + (BIT_CLEAR_ARFRH3_8812F(x) | BIT_ARFRH3_8812F(v)) + +/* 2 REG_ARFR4_8812F */ + +#define BIT_SHIFT_ARFRL4_8812F 0 +#define BIT_MASK_ARFRL4_8812F 0xffffffffL +#define BIT_ARFRL4_8812F(x) \ + (((x) & BIT_MASK_ARFRL4_8812F) << BIT_SHIFT_ARFRL4_8812F) +#define BITS_ARFRL4_8812F (BIT_MASK_ARFRL4_8812F << BIT_SHIFT_ARFRL4_8812F) +#define BIT_CLEAR_ARFRL4_8812F(x) ((x) & (~BITS_ARFRL4_8812F)) +#define BIT_GET_ARFRL4_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRL4_8812F) & BIT_MASK_ARFRL4_8812F) +#define BIT_SET_ARFRL4_8812F(x, v) \ + (BIT_CLEAR_ARFRL4_8812F(x) | BIT_ARFRL4_8812F(v)) + +/* 2 REG_ARFRH4_8812F */ + +#define BIT_SHIFT_ARFRH4_8812F 0 +#define BIT_MASK_ARFRH4_8812F 0xffffffffL +#define BIT_ARFRH4_8812F(x) \ + (((x) & BIT_MASK_ARFRH4_8812F) << BIT_SHIFT_ARFRH4_8812F) +#define BITS_ARFRH4_8812F (BIT_MASK_ARFRH4_8812F << BIT_SHIFT_ARFRH4_8812F) +#define BIT_CLEAR_ARFRH4_8812F(x) ((x) & (~BITS_ARFRH4_8812F)) +#define BIT_GET_ARFRH4_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRH4_8812F) & BIT_MASK_ARFRH4_8812F) +#define BIT_SET_ARFRH4_8812F(x, v) \ + (BIT_CLEAR_ARFRH4_8812F(x) | BIT_ARFRH4_8812F(v)) + +/* 2 REG_ARFR5_8812F */ + +#define BIT_SHIFT_ARFRL5_8812F 0 +#define BIT_MASK_ARFRL5_8812F 0xffffffffL +#define BIT_ARFRL5_8812F(x) \ + (((x) & BIT_MASK_ARFRL5_8812F) << BIT_SHIFT_ARFRL5_8812F) +#define BITS_ARFRL5_8812F (BIT_MASK_ARFRL5_8812F << BIT_SHIFT_ARFRL5_8812F) +#define BIT_CLEAR_ARFRL5_8812F(x) ((x) & (~BITS_ARFRL5_8812F)) +#define BIT_GET_ARFRL5_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRL5_8812F) & BIT_MASK_ARFRL5_8812F) +#define BIT_SET_ARFRL5_8812F(x, v) \ + (BIT_CLEAR_ARFRL5_8812F(x) | BIT_ARFRL5_8812F(v)) + +/* 2 REG_ARFRH5_8812F */ + +#define BIT_SHIFT_ARFRH5_8812F 0 +#define BIT_MASK_ARFRH5_8812F 0xffffffffL +#define BIT_ARFRH5_8812F(x) \ + (((x) & BIT_MASK_ARFRH5_8812F) << BIT_SHIFT_ARFRH5_8812F) +#define BITS_ARFRH5_8812F (BIT_MASK_ARFRH5_8812F << BIT_SHIFT_ARFRH5_8812F) +#define BIT_CLEAR_ARFRH5_8812F(x) ((x) & (~BITS_ARFRH5_8812F)) +#define BIT_GET_ARFRH5_8812F(x) \ + (((x) >> BIT_SHIFT_ARFRH5_8812F) & BIT_MASK_ARFRH5_8812F) +#define BIT_SET_ARFRH5_8812F(x, v) \ + (BIT_CLEAR_ARFRH5_8812F(x) | BIT_ARFRH5_8812F(v)) + +/* 2 REG_TXRPT_START_OFFSET_8812F */ + +#define BIT_SHIFT_MACID_MURATE_OFFSET_8812F 24 +#define BIT_MASK_MACID_MURATE_OFFSET_8812F 0xff +#define BIT_MACID_MURATE_OFFSET_8812F(x) \ + (((x) & BIT_MASK_MACID_MURATE_OFFSET_8812F) \ + << BIT_SHIFT_MACID_MURATE_OFFSET_8812F) +#define BITS_MACID_MURATE_OFFSET_8812F \ + (BIT_MASK_MACID_MURATE_OFFSET_8812F \ + << BIT_SHIFT_MACID_MURATE_OFFSET_8812F) +#define BIT_CLEAR_MACID_MURATE_OFFSET_8812F(x) \ + ((x) & (~BITS_MACID_MURATE_OFFSET_8812F)) +#define BIT_GET_MACID_MURATE_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_MACID_MURATE_OFFSET_8812F) & \ + BIT_MASK_MACID_MURATE_OFFSET_8812F) +#define BIT_SET_MACID_MURATE_OFFSET_8812F(x, v) \ + (BIT_CLEAR_MACID_MURATE_OFFSET_8812F(x) | \ + BIT_MACID_MURATE_OFFSET_8812F(v)) + +#define BIT_SHIFT_TXRPT_MISS_COUNT_8812F 17 +#define BIT_MASK_TXRPT_MISS_COUNT_8812F 0x7 +#define BIT_TXRPT_MISS_COUNT_8812F(x) \ + (((x) & BIT_MASK_TXRPT_MISS_COUNT_8812F) \ + << BIT_SHIFT_TXRPT_MISS_COUNT_8812F) +#define BITS_TXRPT_MISS_COUNT_8812F \ + (BIT_MASK_TXRPT_MISS_COUNT_8812F << BIT_SHIFT_TXRPT_MISS_COUNT_8812F) +#define BIT_CLEAR_TXRPT_MISS_COUNT_8812F(x) \ + ((x) & (~BITS_TXRPT_MISS_COUNT_8812F)) +#define BIT_GET_TXRPT_MISS_COUNT_8812F(x) \ + (((x) >> BIT_SHIFT_TXRPT_MISS_COUNT_8812F) & \ + BIT_MASK_TXRPT_MISS_COUNT_8812F) +#define BIT_SET_TXRPT_MISS_COUNT_8812F(x, v) \ + (BIT_CLEAR_TXRPT_MISS_COUNT_8812F(x) | BIT_TXRPT_MISS_COUNT_8812F(v)) + +#define BIT_RPTFIFO_SIZE_OPT_8812F BIT(16) + +#define BIT_SHIFT_MACID_CTRL_OFFSET_8812F 8 +#define BIT_MASK_MACID_CTRL_OFFSET_8812F 0xff +#define BIT_MACID_CTRL_OFFSET_8812F(x) \ + (((x) & BIT_MASK_MACID_CTRL_OFFSET_8812F) \ + << BIT_SHIFT_MACID_CTRL_OFFSET_8812F) +#define BITS_MACID_CTRL_OFFSET_8812F \ + (BIT_MASK_MACID_CTRL_OFFSET_8812F << BIT_SHIFT_MACID_CTRL_OFFSET_8812F) +#define BIT_CLEAR_MACID_CTRL_OFFSET_8812F(x) \ + ((x) & (~BITS_MACID_CTRL_OFFSET_8812F)) +#define BIT_GET_MACID_CTRL_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_8812F) & \ + BIT_MASK_MACID_CTRL_OFFSET_8812F) +#define BIT_SET_MACID_CTRL_OFFSET_8812F(x, v) \ + (BIT_CLEAR_MACID_CTRL_OFFSET_8812F(x) | BIT_MACID_CTRL_OFFSET_8812F(v)) + +#define BIT_SHIFT_AMPDU_TXRPT_OFFSET_8812F 0 +#define BIT_MASK_AMPDU_TXRPT_OFFSET_8812F 0xff +#define BIT_AMPDU_TXRPT_OFFSET_8812F(x) \ + (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_8812F) \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8812F) +#define BITS_AMPDU_TXRPT_OFFSET_8812F \ + (BIT_MASK_AMPDU_TXRPT_OFFSET_8812F \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8812F) +#define BIT_CLEAR_AMPDU_TXRPT_OFFSET_8812F(x) \ + ((x) & (~BITS_AMPDU_TXRPT_OFFSET_8812F)) +#define BIT_GET_AMPDU_TXRPT_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_8812F) & \ + BIT_MASK_AMPDU_TXRPT_OFFSET_8812F) +#define BIT_SET_AMPDU_TXRPT_OFFSET_8812F(x, v) \ + (BIT_CLEAR_AMPDU_TXRPT_OFFSET_8812F(x) | \ + BIT_AMPDU_TXRPT_OFFSET_8812F(v)) + +/* 2 REG_RRSR_CTS_8812F */ + +#define BIT_SHIFT_RRCTSSR_RSC_8812F 21 +#define BIT_MASK_RRCTSSR_RSC_8812F 0x3 +#define BIT_RRCTSSR_RSC_8812F(x) \ + (((x) & BIT_MASK_RRCTSSR_RSC_8812F) << BIT_SHIFT_RRCTSSR_RSC_8812F) +#define BITS_RRCTSSR_RSC_8812F \ + (BIT_MASK_RRCTSSR_RSC_8812F << BIT_SHIFT_RRCTSSR_RSC_8812F) +#define BIT_CLEAR_RRCTSSR_RSC_8812F(x) ((x) & (~BITS_RRCTSSR_RSC_8812F)) +#define BIT_GET_RRCTSSR_RSC_8812F(x) \ + (((x) >> BIT_SHIFT_RRCTSSR_RSC_8812F) & BIT_MASK_RRCTSSR_RSC_8812F) +#define BIT_SET_RRCTSSR_RSC_8812F(x, v) \ + (BIT_CLEAR_RRCTSSR_RSC_8812F(x) | BIT_RRCTSSR_RSC_8812F(v)) + +#define BIT_SHIFT_RRCTSSC_BITMAP_8812F 0 +#define BIT_MASK_RRCTSSC_BITMAP_8812F 0xfffff +#define BIT_RRCTSSC_BITMAP_8812F(x) \ + (((x) & BIT_MASK_RRCTSSC_BITMAP_8812F) \ + << BIT_SHIFT_RRCTSSC_BITMAP_8812F) +#define BITS_RRCTSSC_BITMAP_8812F \ + (BIT_MASK_RRCTSSC_BITMAP_8812F << BIT_SHIFT_RRCTSSC_BITMAP_8812F) +#define BIT_CLEAR_RRCTSSC_BITMAP_8812F(x) ((x) & (~BITS_RRCTSSC_BITMAP_8812F)) +#define BIT_GET_RRCTSSC_BITMAP_8812F(x) \ + (((x) >> BIT_SHIFT_RRCTSSC_BITMAP_8812F) & \ + BIT_MASK_RRCTSSC_BITMAP_8812F) +#define BIT_SET_RRCTSSC_BITMAP_8812F(x, v) \ + (BIT_CLEAR_RRCTSSC_BITMAP_8812F(x) | BIT_RRCTSSC_BITMAP_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_POWER_STAGE1_8812F */ +#define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8812F BIT(31) +#define BIT_PTA_WL_PRI_MASK_BCNQ_8812F BIT(30) +#define BIT_PTA_WL_PRI_MASK_HIQ_8812F BIT(29) +#define BIT_PTA_WL_PRI_MASK_MGQ_8812F BIT(28) +#define BIT_PTA_WL_PRI_MASK_BK_8812F BIT(27) +#define BIT_PTA_WL_PRI_MASK_BE_8812F BIT(26) +#define BIT_PTA_WL_PRI_MASK_VI_8812F BIT(25) +#define BIT_PTA_WL_PRI_MASK_VO_8812F BIT(24) + +#define BIT_SHIFT_POWER_STAGE1_8812F 0 +#define BIT_MASK_POWER_STAGE1_8812F 0xffffff +#define BIT_POWER_STAGE1_8812F(x) \ + (((x) & BIT_MASK_POWER_STAGE1_8812F) << BIT_SHIFT_POWER_STAGE1_8812F) +#define BITS_POWER_STAGE1_8812F \ + (BIT_MASK_POWER_STAGE1_8812F << BIT_SHIFT_POWER_STAGE1_8812F) +#define BIT_CLEAR_POWER_STAGE1_8812F(x) ((x) & (~BITS_POWER_STAGE1_8812F)) +#define BIT_GET_POWER_STAGE1_8812F(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE1_8812F) & BIT_MASK_POWER_STAGE1_8812F) +#define BIT_SET_POWER_STAGE1_8812F(x, v) \ + (BIT_CLEAR_POWER_STAGE1_8812F(x) | BIT_POWER_STAGE1_8812F(v)) + +/* 2 REG_POWER_STAGE2_8812F */ +#define BIT__R_CTRL_PKT_POW_ADJ_8812F BIT(24) + +#define BIT_SHIFT_POWER_STAGE2_8812F 0 +#define BIT_MASK_POWER_STAGE2_8812F 0xffffff +#define BIT_POWER_STAGE2_8812F(x) \ + (((x) & BIT_MASK_POWER_STAGE2_8812F) << BIT_SHIFT_POWER_STAGE2_8812F) +#define BITS_POWER_STAGE2_8812F \ + (BIT_MASK_POWER_STAGE2_8812F << BIT_SHIFT_POWER_STAGE2_8812F) +#define BIT_CLEAR_POWER_STAGE2_8812F(x) ((x) & (~BITS_POWER_STAGE2_8812F)) +#define BIT_GET_POWER_STAGE2_8812F(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE2_8812F) & BIT_MASK_POWER_STAGE2_8812F) +#define BIT_SET_POWER_STAGE2_8812F(x, v) \ + (BIT_CLEAR_POWER_STAGE2_8812F(x) | BIT_POWER_STAGE2_8812F(v)) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8812F */ + +#define BIT_SHIFT_PAD_NUM_THRES_8812F 24 +#define BIT_MASK_PAD_NUM_THRES_8812F 0x3f +#define BIT_PAD_NUM_THRES_8812F(x) \ + (((x) & BIT_MASK_PAD_NUM_THRES_8812F) << BIT_SHIFT_PAD_NUM_THRES_8812F) +#define BITS_PAD_NUM_THRES_8812F \ + (BIT_MASK_PAD_NUM_THRES_8812F << BIT_SHIFT_PAD_NUM_THRES_8812F) +#define BIT_CLEAR_PAD_NUM_THRES_8812F(x) ((x) & (~BITS_PAD_NUM_THRES_8812F)) +#define BIT_GET_PAD_NUM_THRES_8812F(x) \ + (((x) >> BIT_SHIFT_PAD_NUM_THRES_8812F) & BIT_MASK_PAD_NUM_THRES_8812F) +#define BIT_SET_PAD_NUM_THRES_8812F(x, v) \ + (BIT_CLEAR_PAD_NUM_THRES_8812F(x) | BIT_PAD_NUM_THRES_8812F(v)) + +#define BIT_R_DMA_THIS_QUEUE_BK_8812F BIT(23) +#define BIT_R_DMA_THIS_QUEUE_BE_8812F BIT(22) +#define BIT_R_DMA_THIS_QUEUE_VI_8812F BIT(21) +#define BIT_R_DMA_THIS_QUEUE_VO_8812F BIT(20) + +#define BIT_SHIFT_R_TOTAL_LEN_TH_8812F 8 +#define BIT_MASK_R_TOTAL_LEN_TH_8812F 0xfff +#define BIT_R_TOTAL_LEN_TH_8812F(x) \ + (((x) & BIT_MASK_R_TOTAL_LEN_TH_8812F) \ + << BIT_SHIFT_R_TOTAL_LEN_TH_8812F) +#define BITS_R_TOTAL_LEN_TH_8812F \ + (BIT_MASK_R_TOTAL_LEN_TH_8812F << BIT_SHIFT_R_TOTAL_LEN_TH_8812F) +#define BIT_CLEAR_R_TOTAL_LEN_TH_8812F(x) ((x) & (~BITS_R_TOTAL_LEN_TH_8812F)) +#define BIT_GET_R_TOTAL_LEN_TH_8812F(x) \ + (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH_8812F) & \ + BIT_MASK_R_TOTAL_LEN_TH_8812F) +#define BIT_SET_R_TOTAL_LEN_TH_8812F(x, v) \ + (BIT_CLEAR_R_TOTAL_LEN_TH_8812F(x) | BIT_R_TOTAL_LEN_TH_8812F(v)) + +#define BIT_EN_NEW_EARLY_8812F BIT(7) +#define BIT_PRE_TX_CMD_8812F BIT(6) + +#define BIT_SHIFT_NUM_SCL_EN_8812F 4 +#define BIT_MASK_NUM_SCL_EN_8812F 0x3 +#define BIT_NUM_SCL_EN_8812F(x) \ + (((x) & BIT_MASK_NUM_SCL_EN_8812F) << BIT_SHIFT_NUM_SCL_EN_8812F) +#define BITS_NUM_SCL_EN_8812F \ + (BIT_MASK_NUM_SCL_EN_8812F << BIT_SHIFT_NUM_SCL_EN_8812F) +#define BIT_CLEAR_NUM_SCL_EN_8812F(x) ((x) & (~BITS_NUM_SCL_EN_8812F)) +#define BIT_GET_NUM_SCL_EN_8812F(x) \ + (((x) >> BIT_SHIFT_NUM_SCL_EN_8812F) & BIT_MASK_NUM_SCL_EN_8812F) +#define BIT_SET_NUM_SCL_EN_8812F(x, v) \ + (BIT_CLEAR_NUM_SCL_EN_8812F(x) | BIT_NUM_SCL_EN_8812F(v)) + +#define BIT_BK_EN_8812F BIT(3) +#define BIT_BE_EN_8812F BIT(2) +#define BIT_VI_EN_8812F BIT(1) +#define BIT_VO_EN_8812F BIT(0) + +/* 2 REG_PKT_LIFE_TIME_8812F */ + +#define BIT_SHIFT_PKT_LIFTIME_BEBK_8812F 16 +#define BIT_MASK_PKT_LIFTIME_BEBK_8812F 0xffff +#define BIT_PKT_LIFTIME_BEBK_8812F(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8812F) \ + << BIT_SHIFT_PKT_LIFTIME_BEBK_8812F) +#define BITS_PKT_LIFTIME_BEBK_8812F \ + (BIT_MASK_PKT_LIFTIME_BEBK_8812F << BIT_SHIFT_PKT_LIFTIME_BEBK_8812F) +#define BIT_CLEAR_PKT_LIFTIME_BEBK_8812F(x) \ + ((x) & (~BITS_PKT_LIFTIME_BEBK_8812F)) +#define BIT_GET_PKT_LIFTIME_BEBK_8812F(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8812F) & \ + BIT_MASK_PKT_LIFTIME_BEBK_8812F) +#define BIT_SET_PKT_LIFTIME_BEBK_8812F(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_BEBK_8812F(x) | BIT_PKT_LIFTIME_BEBK_8812F(v)) + +#define BIT_SHIFT_PKT_LIFTIME_VOVI_8812F 0 +#define BIT_MASK_PKT_LIFTIME_VOVI_8812F 0xffff +#define BIT_PKT_LIFTIME_VOVI_8812F(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8812F) \ + << BIT_SHIFT_PKT_LIFTIME_VOVI_8812F) +#define BITS_PKT_LIFTIME_VOVI_8812F \ + (BIT_MASK_PKT_LIFTIME_VOVI_8812F << BIT_SHIFT_PKT_LIFTIME_VOVI_8812F) +#define BIT_CLEAR_PKT_LIFTIME_VOVI_8812F(x) \ + ((x) & (~BITS_PKT_LIFTIME_VOVI_8812F)) +#define BIT_GET_PKT_LIFTIME_VOVI_8812F(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8812F) & \ + BIT_MASK_PKT_LIFTIME_VOVI_8812F) +#define BIT_SET_PKT_LIFTIME_VOVI_8812F(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_VOVI_8812F(x) | BIT_PKT_LIFTIME_VOVI_8812F(v)) + +/* 2 REG_STBC_SETTING_8812F */ + +#define BIT_SHIFT_CDEND_TXTIME_L_8812F 4 +#define BIT_MASK_CDEND_TXTIME_L_8812F 0xf +#define BIT_CDEND_TXTIME_L_8812F(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_L_8812F) \ + << BIT_SHIFT_CDEND_TXTIME_L_8812F) +#define BITS_CDEND_TXTIME_L_8812F \ + (BIT_MASK_CDEND_TXTIME_L_8812F << BIT_SHIFT_CDEND_TXTIME_L_8812F) +#define BIT_CLEAR_CDEND_TXTIME_L_8812F(x) ((x) & (~BITS_CDEND_TXTIME_L_8812F)) +#define BIT_GET_CDEND_TXTIME_L_8812F(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8812F) & \ + BIT_MASK_CDEND_TXTIME_L_8812F) +#define BIT_SET_CDEND_TXTIME_L_8812F(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_L_8812F(x) | BIT_CDEND_TXTIME_L_8812F(v)) + +#define BIT_SHIFT_NESS_8812F 2 +#define BIT_MASK_NESS_8812F 0x3 +#define BIT_NESS_8812F(x) (((x) & BIT_MASK_NESS_8812F) << BIT_SHIFT_NESS_8812F) +#define BITS_NESS_8812F (BIT_MASK_NESS_8812F << BIT_SHIFT_NESS_8812F) +#define BIT_CLEAR_NESS_8812F(x) ((x) & (~BITS_NESS_8812F)) +#define BIT_GET_NESS_8812F(x) \ + (((x) >> BIT_SHIFT_NESS_8812F) & BIT_MASK_NESS_8812F) +#define BIT_SET_NESS_8812F(x, v) (BIT_CLEAR_NESS_8812F(x) | BIT_NESS_8812F(v)) + +#define BIT_SHIFT_STBC_CFEND_8812F 0 +#define BIT_MASK_STBC_CFEND_8812F 0x3 +#define BIT_STBC_CFEND_8812F(x) \ + (((x) & BIT_MASK_STBC_CFEND_8812F) << BIT_SHIFT_STBC_CFEND_8812F) +#define BITS_STBC_CFEND_8812F \ + (BIT_MASK_STBC_CFEND_8812F << BIT_SHIFT_STBC_CFEND_8812F) +#define BIT_CLEAR_STBC_CFEND_8812F(x) ((x) & (~BITS_STBC_CFEND_8812F)) +#define BIT_GET_STBC_CFEND_8812F(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_8812F) & BIT_MASK_STBC_CFEND_8812F) +#define BIT_SET_STBC_CFEND_8812F(x, v) \ + (BIT_CLEAR_STBC_CFEND_8812F(x) | BIT_STBC_CFEND_8812F(v)) + +/* 2 REG_STBC_SETTING2_8812F */ + +#define BIT_SHIFT_CDEND_TXTIME_H_8812F 0 +#define BIT_MASK_CDEND_TXTIME_H_8812F 0x1f +#define BIT_CDEND_TXTIME_H_8812F(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_H_8812F) \ + << BIT_SHIFT_CDEND_TXTIME_H_8812F) +#define BITS_CDEND_TXTIME_H_8812F \ + (BIT_MASK_CDEND_TXTIME_H_8812F << BIT_SHIFT_CDEND_TXTIME_H_8812F) +#define BIT_CLEAR_CDEND_TXTIME_H_8812F(x) ((x) & (~BITS_CDEND_TXTIME_H_8812F)) +#define BIT_GET_CDEND_TXTIME_H_8812F(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8812F) & \ + BIT_MASK_CDEND_TXTIME_H_8812F) +#define BIT_SET_CDEND_TXTIME_H_8812F(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_H_8812F(x) | BIT_CDEND_TXTIME_H_8812F(v)) + +/* 2 REG_QUEUE_CTRL_8812F */ +#define BIT_FORCE_RND_PRI_8812F BIT(6) +#define BIT_PTA_EDCCA_EN_8812F BIT(5) +#define BIT_PTA_WL_TX_EN_8812F BIT(4) +#define BIT_R_USE_DATA_BW_8812F BIT(3) +#define BIT_TRI_PKT_INT_MODE1_8812F BIT(2) +#define BIT_TRI_PKT_INT_MODE0_8812F BIT(1) +#define BIT_ACQ_MODE_SEL_8812F BIT(0) + +/* 2 REG_SINGLE_AMPDU_CTRL_8812F */ +#define BIT_EN_SINGLE_APMDU_8812F BIT(7) + +#define BIT_SHIFT_SNDTX_MAXTIME_8812F 0 +#define BIT_MASK_SNDTX_MAXTIME_8812F 0x7f +#define BIT_SNDTX_MAXTIME_8812F(x) \ + (((x) & BIT_MASK_SNDTX_MAXTIME_8812F) << BIT_SHIFT_SNDTX_MAXTIME_8812F) +#define BITS_SNDTX_MAXTIME_8812F \ + (BIT_MASK_SNDTX_MAXTIME_8812F << BIT_SHIFT_SNDTX_MAXTIME_8812F) +#define BIT_CLEAR_SNDTX_MAXTIME_8812F(x) ((x) & (~BITS_SNDTX_MAXTIME_8812F)) +#define BIT_GET_SNDTX_MAXTIME_8812F(x) \ + (((x) >> BIT_SHIFT_SNDTX_MAXTIME_8812F) & BIT_MASK_SNDTX_MAXTIME_8812F) +#define BIT_SET_SNDTX_MAXTIME_8812F(x, v) \ + (BIT_CLEAR_SNDTX_MAXTIME_8812F(x) | BIT_SNDTX_MAXTIME_8812F(v)) + +/* 2 REG_PROT_MODE_CTRL_8812F */ +#define BIT_SND_SIFS_TXDATA_8812F BIT(31) +#define BIT_TX_SND_MATCH_MACID_8812F BIT(30) + +#define BIT_SHIFT_RTS_MAX_AGG_NUM_8812F 24 +#define BIT_MASK_RTS_MAX_AGG_NUM_8812F 0x3f +#define BIT_RTS_MAX_AGG_NUM_8812F(x) \ + (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8812F) \ + << BIT_SHIFT_RTS_MAX_AGG_NUM_8812F) +#define BITS_RTS_MAX_AGG_NUM_8812F \ + (BIT_MASK_RTS_MAX_AGG_NUM_8812F << BIT_SHIFT_RTS_MAX_AGG_NUM_8812F) +#define BIT_CLEAR_RTS_MAX_AGG_NUM_8812F(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8812F)) +#define BIT_GET_RTS_MAX_AGG_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8812F) & \ + BIT_MASK_RTS_MAX_AGG_NUM_8812F) +#define BIT_SET_RTS_MAX_AGG_NUM_8812F(x, v) \ + (BIT_CLEAR_RTS_MAX_AGG_NUM_8812F(x) | BIT_RTS_MAX_AGG_NUM_8812F(v)) + +#define BIT_SHIFT_MAX_AGG_NUM_8812F 16 +#define BIT_MASK_MAX_AGG_NUM_8812F 0x3f +#define BIT_MAX_AGG_NUM_8812F(x) \ + (((x) & BIT_MASK_MAX_AGG_NUM_8812F) << BIT_SHIFT_MAX_AGG_NUM_8812F) +#define BITS_MAX_AGG_NUM_8812F \ + (BIT_MASK_MAX_AGG_NUM_8812F << BIT_SHIFT_MAX_AGG_NUM_8812F) +#define BIT_CLEAR_MAX_AGG_NUM_8812F(x) ((x) & (~BITS_MAX_AGG_NUM_8812F)) +#define BIT_GET_MAX_AGG_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_AGG_NUM_8812F) & BIT_MASK_MAX_AGG_NUM_8812F) +#define BIT_SET_MAX_AGG_NUM_8812F(x, v) \ + (BIT_CLEAR_MAX_AGG_NUM_8812F(x) | BIT_MAX_AGG_NUM_8812F(v)) + +#define BIT_SHIFT_RTS_TXTIME_TH_8812F 8 +#define BIT_MASK_RTS_TXTIME_TH_8812F 0xff +#define BIT_RTS_TXTIME_TH_8812F(x) \ + (((x) & BIT_MASK_RTS_TXTIME_TH_8812F) << BIT_SHIFT_RTS_TXTIME_TH_8812F) +#define BITS_RTS_TXTIME_TH_8812F \ + (BIT_MASK_RTS_TXTIME_TH_8812F << BIT_SHIFT_RTS_TXTIME_TH_8812F) +#define BIT_CLEAR_RTS_TXTIME_TH_8812F(x) ((x) & (~BITS_RTS_TXTIME_TH_8812F)) +#define BIT_GET_RTS_TXTIME_TH_8812F(x) \ + (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8812F) & BIT_MASK_RTS_TXTIME_TH_8812F) +#define BIT_SET_RTS_TXTIME_TH_8812F(x, v) \ + (BIT_CLEAR_RTS_TXTIME_TH_8812F(x) | BIT_RTS_TXTIME_TH_8812F(v)) + +#define BIT_SHIFT_RTS_LEN_TH_8812F 0 +#define BIT_MASK_RTS_LEN_TH_8812F 0xff +#define BIT_RTS_LEN_TH_8812F(x) \ + (((x) & BIT_MASK_RTS_LEN_TH_8812F) << BIT_SHIFT_RTS_LEN_TH_8812F) +#define BITS_RTS_LEN_TH_8812F \ + (BIT_MASK_RTS_LEN_TH_8812F << BIT_SHIFT_RTS_LEN_TH_8812F) +#define BIT_CLEAR_RTS_LEN_TH_8812F(x) ((x) & (~BITS_RTS_LEN_TH_8812F)) +#define BIT_GET_RTS_LEN_TH_8812F(x) \ + (((x) >> BIT_SHIFT_RTS_LEN_TH_8812F) & BIT_MASK_RTS_LEN_TH_8812F) +#define BIT_SET_RTS_LEN_TH_8812F(x, v) \ + (BIT_CLEAR_RTS_LEN_TH_8812F(x) | BIT_RTS_LEN_TH_8812F(v)) + +/* 2 REG_BAR_MODE_CTRL_8812F */ + +#define BIT_SHIFT_BAR_RTY_LMT_8812F 16 +#define BIT_MASK_BAR_RTY_LMT_8812F 0x3 +#define BIT_BAR_RTY_LMT_8812F(x) \ + (((x) & BIT_MASK_BAR_RTY_LMT_8812F) << BIT_SHIFT_BAR_RTY_LMT_8812F) +#define BITS_BAR_RTY_LMT_8812F \ + (BIT_MASK_BAR_RTY_LMT_8812F << BIT_SHIFT_BAR_RTY_LMT_8812F) +#define BIT_CLEAR_BAR_RTY_LMT_8812F(x) ((x) & (~BITS_BAR_RTY_LMT_8812F)) +#define BIT_GET_BAR_RTY_LMT_8812F(x) \ + (((x) >> BIT_SHIFT_BAR_RTY_LMT_8812F) & BIT_MASK_BAR_RTY_LMT_8812F) +#define BIT_SET_BAR_RTY_LMT_8812F(x, v) \ + (BIT_CLEAR_BAR_RTY_LMT_8812F(x) | BIT_BAR_RTY_LMT_8812F(v)) + +#define BIT_SHIFT_BAR_PKT_TXTIME_TH_8812F 8 +#define BIT_MASK_BAR_PKT_TXTIME_TH_8812F 0xff +#define BIT_BAR_PKT_TXTIME_TH_8812F(x) \ + (((x) & BIT_MASK_BAR_PKT_TXTIME_TH_8812F) \ + << BIT_SHIFT_BAR_PKT_TXTIME_TH_8812F) +#define BITS_BAR_PKT_TXTIME_TH_8812F \ + (BIT_MASK_BAR_PKT_TXTIME_TH_8812F << BIT_SHIFT_BAR_PKT_TXTIME_TH_8812F) +#define BIT_CLEAR_BAR_PKT_TXTIME_TH_8812F(x) \ + ((x) & (~BITS_BAR_PKT_TXTIME_TH_8812F)) +#define BIT_GET_BAR_PKT_TXTIME_TH_8812F(x) \ + (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH_8812F) & \ + BIT_MASK_BAR_PKT_TXTIME_TH_8812F) +#define BIT_SET_BAR_PKT_TXTIME_TH_8812F(x, v) \ + (BIT_CLEAR_BAR_PKT_TXTIME_TH_8812F(x) | BIT_BAR_PKT_TXTIME_TH_8812F(v)) + +#define BIT_BAR_EN_V1_8812F BIT(6) + +#define BIT_SHIFT_BAR_PKTNUM_TH_V1_8812F 0 +#define BIT_MASK_BAR_PKTNUM_TH_V1_8812F 0x3f +#define BIT_BAR_PKTNUM_TH_V1_8812F(x) \ + (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8812F) \ + << BIT_SHIFT_BAR_PKTNUM_TH_V1_8812F) +#define BITS_BAR_PKTNUM_TH_V1_8812F \ + (BIT_MASK_BAR_PKTNUM_TH_V1_8812F << BIT_SHIFT_BAR_PKTNUM_TH_V1_8812F) +#define BIT_CLEAR_BAR_PKTNUM_TH_V1_8812F(x) \ + ((x) & (~BITS_BAR_PKTNUM_TH_V1_8812F)) +#define BIT_GET_BAR_PKTNUM_TH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8812F) & \ + BIT_MASK_BAR_PKTNUM_TH_V1_8812F) +#define BIT_SET_BAR_PKTNUM_TH_V1_8812F(x, v) \ + (BIT_CLEAR_BAR_PKTNUM_TH_V1_8812F(x) | BIT_BAR_PKTNUM_TH_V1_8812F(v)) + +/* 2 REG_RA_TRY_RATE_AGG_LMT_8812F */ + +#define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8812F 0 +#define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8812F 0x3f +#define BIT_RA_TRY_RATE_AGG_LMT_V1_8812F(x) \ + (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8812F) \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8812F) +#define BITS_RA_TRY_RATE_AGG_LMT_V1_8812F \ + (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8812F \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8812F) +#define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8812F(x) \ + ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1_8812F)) +#define BIT_GET_RA_TRY_RATE_AGG_LMT_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8812F) & \ + BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8812F) +#define BIT_SET_RA_TRY_RATE_AGG_LMT_V1_8812F(x, v) \ + (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8812F(x) | \ + BIT_RA_TRY_RATE_AGG_LMT_V1_8812F(v)) + +/* 2 REG_MACID_SLEEP2_8812F */ + +#define BIT_SHIFT_MACID95_64PKTSLEEP_8812F 0 +#define BIT_MASK_MACID95_64PKTSLEEP_8812F 0xffffffffL +#define BIT_MACID95_64PKTSLEEP_8812F(x) \ + (((x) & BIT_MASK_MACID95_64PKTSLEEP_8812F) \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8812F) +#define BITS_MACID95_64PKTSLEEP_8812F \ + (BIT_MASK_MACID95_64PKTSLEEP_8812F \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8812F) +#define BIT_CLEAR_MACID95_64PKTSLEEP_8812F(x) \ + ((x) & (~BITS_MACID95_64PKTSLEEP_8812F)) +#define BIT_GET_MACID95_64PKTSLEEP_8812F(x) \ + (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP_8812F) & \ + BIT_MASK_MACID95_64PKTSLEEP_8812F) +#define BIT_SET_MACID95_64PKTSLEEP_8812F(x, v) \ + (BIT_CLEAR_MACID95_64PKTSLEEP_8812F(x) | \ + BIT_MACID95_64PKTSLEEP_8812F(v)) + +/* 2 REG_MACID_SLEEP_8812F */ + +#define BIT_SHIFT_MACID31_0_PKTSLEEP_8812F 0 +#define BIT_MASK_MACID31_0_PKTSLEEP_8812F 0xffffffffL +#define BIT_MACID31_0_PKTSLEEP_8812F(x) \ + (((x) & BIT_MASK_MACID31_0_PKTSLEEP_8812F) \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8812F) +#define BITS_MACID31_0_PKTSLEEP_8812F \ + (BIT_MASK_MACID31_0_PKTSLEEP_8812F \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8812F) +#define BIT_CLEAR_MACID31_0_PKTSLEEP_8812F(x) \ + ((x) & (~BITS_MACID31_0_PKTSLEEP_8812F)) +#define BIT_GET_MACID31_0_PKTSLEEP_8812F(x) \ + (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP_8812F) & \ + BIT_MASK_MACID31_0_PKTSLEEP_8812F) +#define BIT_SET_MACID31_0_PKTSLEEP_8812F(x, v) \ + (BIT_CLEAR_MACID31_0_PKTSLEEP_8812F(x) | \ + BIT_MACID31_0_PKTSLEEP_8812F(v)) + +/* 2 REG_HW_SEQ0_8812F */ + +#define BIT_SHIFT_HW_SSN_SEQ0_8812F 0 +#define BIT_MASK_HW_SSN_SEQ0_8812F 0xfff +#define BIT_HW_SSN_SEQ0_8812F(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ0_8812F) << BIT_SHIFT_HW_SSN_SEQ0_8812F) +#define BITS_HW_SSN_SEQ0_8812F \ + (BIT_MASK_HW_SSN_SEQ0_8812F << BIT_SHIFT_HW_SSN_SEQ0_8812F) +#define BIT_CLEAR_HW_SSN_SEQ0_8812F(x) ((x) & (~BITS_HW_SSN_SEQ0_8812F)) +#define BIT_GET_HW_SSN_SEQ0_8812F(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8812F) & BIT_MASK_HW_SSN_SEQ0_8812F) +#define BIT_SET_HW_SSN_SEQ0_8812F(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ0_8812F(x) | BIT_HW_SSN_SEQ0_8812F(v)) + +/* 2 REG_HW_SEQ1_8812F */ + +#define BIT_SHIFT_HW_SSN_SEQ1_8812F 0 +#define BIT_MASK_HW_SSN_SEQ1_8812F 0xfff +#define BIT_HW_SSN_SEQ1_8812F(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ1_8812F) << BIT_SHIFT_HW_SSN_SEQ1_8812F) +#define BITS_HW_SSN_SEQ1_8812F \ + (BIT_MASK_HW_SSN_SEQ1_8812F << BIT_SHIFT_HW_SSN_SEQ1_8812F) +#define BIT_CLEAR_HW_SSN_SEQ1_8812F(x) ((x) & (~BITS_HW_SSN_SEQ1_8812F)) +#define BIT_GET_HW_SSN_SEQ1_8812F(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8812F) & BIT_MASK_HW_SSN_SEQ1_8812F) +#define BIT_SET_HW_SSN_SEQ1_8812F(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ1_8812F(x) | BIT_HW_SSN_SEQ1_8812F(v)) + +/* 2 REG_HW_SEQ2_8812F */ + +#define BIT_SHIFT_HW_SSN_SEQ2_8812F 0 +#define BIT_MASK_HW_SSN_SEQ2_8812F 0xfff +#define BIT_HW_SSN_SEQ2_8812F(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ2_8812F) << BIT_SHIFT_HW_SSN_SEQ2_8812F) +#define BITS_HW_SSN_SEQ2_8812F \ + (BIT_MASK_HW_SSN_SEQ2_8812F << BIT_SHIFT_HW_SSN_SEQ2_8812F) +#define BIT_CLEAR_HW_SSN_SEQ2_8812F(x) ((x) & (~BITS_HW_SSN_SEQ2_8812F)) +#define BIT_GET_HW_SSN_SEQ2_8812F(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8812F) & BIT_MASK_HW_SSN_SEQ2_8812F) +#define BIT_SET_HW_SSN_SEQ2_8812F(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ2_8812F(x) | BIT_HW_SSN_SEQ2_8812F(v)) + +/* 2 REG_HW_SEQ3_8812F */ + +#define BIT_SHIFT_CSI_HWSEQ_SEL_8812F 12 +#define BIT_MASK_CSI_HWSEQ_SEL_8812F 0x3 +#define BIT_CSI_HWSEQ_SEL_8812F(x) \ + (((x) & BIT_MASK_CSI_HWSEQ_SEL_8812F) << BIT_SHIFT_CSI_HWSEQ_SEL_8812F) +#define BITS_CSI_HWSEQ_SEL_8812F \ + (BIT_MASK_CSI_HWSEQ_SEL_8812F << BIT_SHIFT_CSI_HWSEQ_SEL_8812F) +#define BIT_CLEAR_CSI_HWSEQ_SEL_8812F(x) ((x) & (~BITS_CSI_HWSEQ_SEL_8812F)) +#define BIT_GET_CSI_HWSEQ_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_CSI_HWSEQ_SEL_8812F) & BIT_MASK_CSI_HWSEQ_SEL_8812F) +#define BIT_SET_CSI_HWSEQ_SEL_8812F(x, v) \ + (BIT_CLEAR_CSI_HWSEQ_SEL_8812F(x) | BIT_CSI_HWSEQ_SEL_8812F(v)) + +#define BIT_SHIFT_HW_SSN_SEQ3_8812F 0 +#define BIT_MASK_HW_SSN_SEQ3_8812F 0xfff +#define BIT_HW_SSN_SEQ3_8812F(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ3_8812F) << BIT_SHIFT_HW_SSN_SEQ3_8812F) +#define BITS_HW_SSN_SEQ3_8812F \ + (BIT_MASK_HW_SSN_SEQ3_8812F << BIT_SHIFT_HW_SSN_SEQ3_8812F) +#define BIT_CLEAR_HW_SSN_SEQ3_8812F(x) ((x) & (~BITS_HW_SSN_SEQ3_8812F)) +#define BIT_GET_HW_SSN_SEQ3_8812F(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8812F) & BIT_MASK_HW_SSN_SEQ3_8812F) +#define BIT_SET_HW_SSN_SEQ3_8812F(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ3_8812F(x) | BIT_HW_SSN_SEQ3_8812F(v)) + +/* 2 REG_NULL_PKT_STATUS_V1_8812F */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V2_8812F 2 +#define BIT_MASK_PTCL_TOTAL_PG_V2_8812F 0x3fff +#define BIT_PTCL_TOTAL_PG_V2_8812F(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V2_8812F) \ + << BIT_SHIFT_PTCL_TOTAL_PG_V2_8812F) +#define BITS_PTCL_TOTAL_PG_V2_8812F \ + (BIT_MASK_PTCL_TOTAL_PG_V2_8812F << BIT_SHIFT_PTCL_TOTAL_PG_V2_8812F) +#define BIT_CLEAR_PTCL_TOTAL_PG_V2_8812F(x) \ + ((x) & (~BITS_PTCL_TOTAL_PG_V2_8812F)) +#define BIT_GET_PTCL_TOTAL_PG_V2_8812F(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V2_8812F) & \ + BIT_MASK_PTCL_TOTAL_PG_V2_8812F) +#define BIT_SET_PTCL_TOTAL_PG_V2_8812F(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V2_8812F(x) | BIT_PTCL_TOTAL_PG_V2_8812F(v)) + +#define BIT_TX_NULL_1_8812F BIT(1) +#define BIT_TX_NULL_0_8812F BIT(0) + +/* 2 REG_PTCL_ERR_STATUS_8812F */ +#define BIT_PTCL_RATE_TABLE_INVALID_8812F BIT(7) +#define BIT_FTM_T2R_ERROR_8812F BIT(6) +#define BIT_PTCL_ERR0_8812F BIT(5) +#define BIT_PTCL_ERR1_8812F BIT(4) +#define BIT_PTCL_ERR2_8812F BIT(3) +#define BIT_PTCL_ERR3_8812F BIT(2) +#define BIT_PTCL_ERR4_8812F BIT(1) +#define BIT_PTCL_ERR5_8812F BIT(0) + +/* 2 REG_NULL_PKT_STATUS_EXTEND_8812F */ +#define BIT_CLI3_TX_NULL_1_8812F BIT(7) +#define BIT_CLI3_TX_NULL_0_8812F BIT(6) +#define BIT_CLI2_TX_NULL_1_8812F BIT(5) +#define BIT_CLI2_TX_NULL_0_8812F BIT(4) +#define BIT_CLI1_TX_NULL_1_8812F BIT(3) +#define BIT_CLI1_TX_NULL_0_8812F BIT(2) +#define BIT_CLI0_TX_NULL_1_8812F BIT(1) +#define BIT_CLI0_TX_NULL_0_8812F BIT(0) + +/* 2 REG_HQMGQ_DROP_8812F */ +#define BIT_HIQ_DROP_8812F BIT(7) +#define BIT_MGQ_DROP_8812F BIT(6) +#define BIT_CLR_HGQ_REQ_BLOCK_8812F BIT(5) + +/* 2 REG_PRECNT_CTRL_8812F */ + +#define BIT_SHIFT_COLLISION_DETECT_TIME_8812F 12 +#define BIT_MASK_COLLISION_DETECT_TIME_8812F 0xf +#define BIT_COLLISION_DETECT_TIME_8812F(x) \ + (((x) & BIT_MASK_COLLISION_DETECT_TIME_8812F) \ + << BIT_SHIFT_COLLISION_DETECT_TIME_8812F) +#define BITS_COLLISION_DETECT_TIME_8812F \ + (BIT_MASK_COLLISION_DETECT_TIME_8812F \ + << BIT_SHIFT_COLLISION_DETECT_TIME_8812F) +#define BIT_CLEAR_COLLISION_DETECT_TIME_8812F(x) \ + ((x) & (~BITS_COLLISION_DETECT_TIME_8812F)) +#define BIT_GET_COLLISION_DETECT_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_COLLISION_DETECT_TIME_8812F) & \ + BIT_MASK_COLLISION_DETECT_TIME_8812F) +#define BIT_SET_COLLISION_DETECT_TIME_8812F(x, v) \ + (BIT_CLEAR_COLLISION_DETECT_TIME_8812F(x) | \ + BIT_COLLISION_DETECT_TIME_8812F(v)) + +#define BIT_EN_PRECNT_8812F BIT(11) + +#define BIT_SHIFT_PRECNT_TH_8812F 0 +#define BIT_MASK_PRECNT_TH_8812F 0x7ff +#define BIT_PRECNT_TH_8812F(x) \ + (((x) & BIT_MASK_PRECNT_TH_8812F) << BIT_SHIFT_PRECNT_TH_8812F) +#define BITS_PRECNT_TH_8812F \ + (BIT_MASK_PRECNT_TH_8812F << BIT_SHIFT_PRECNT_TH_8812F) +#define BIT_CLEAR_PRECNT_TH_8812F(x) ((x) & (~BITS_PRECNT_TH_8812F)) +#define BIT_GET_PRECNT_TH_8812F(x) \ + (((x) >> BIT_SHIFT_PRECNT_TH_8812F) & BIT_MASK_PRECNT_TH_8812F) +#define BIT_SET_PRECNT_TH_8812F(x, v) \ + (BIT_CLEAR_PRECNT_TH_8812F(x) | BIT_PRECNT_TH_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_BT_POLLUTE_PKT_CNT_8812F */ + +#define BIT_SHIFT_BT_POLLUTE_PKT_CNT_8812F 0 +#define BIT_MASK_BT_POLLUTE_PKT_CNT_8812F 0xffff +#define BIT_BT_POLLUTE_PKT_CNT_8812F(x) \ + (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT_8812F) \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8812F) +#define BITS_BT_POLLUTE_PKT_CNT_8812F \ + (BIT_MASK_BT_POLLUTE_PKT_CNT_8812F \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8812F) +#define BIT_CLEAR_BT_POLLUTE_PKT_CNT_8812F(x) \ + ((x) & (~BITS_BT_POLLUTE_PKT_CNT_8812F)) +#define BIT_GET_BT_POLLUTE_PKT_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT_8812F) & \ + BIT_MASK_BT_POLLUTE_PKT_CNT_8812F) +#define BIT_SET_BT_POLLUTE_PKT_CNT_8812F(x, v) \ + (BIT_CLEAR_BT_POLLUTE_PKT_CNT_8812F(x) | \ + BIT_BT_POLLUTE_PKT_CNT_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_PTCL_DBG_8812F */ + +#define BIT_SHIFT_PTCL_DBG_8812F 0 +#define BIT_MASK_PTCL_DBG_8812F 0xffffffffL +#define BIT_PTCL_DBG_8812F(x) \ + (((x) & BIT_MASK_PTCL_DBG_8812F) << BIT_SHIFT_PTCL_DBG_8812F) +#define BITS_PTCL_DBG_8812F \ + (BIT_MASK_PTCL_DBG_8812F << BIT_SHIFT_PTCL_DBG_8812F) +#define BIT_CLEAR_PTCL_DBG_8812F(x) ((x) & (~BITS_PTCL_DBG_8812F)) +#define BIT_GET_PTCL_DBG_8812F(x) \ + (((x) >> BIT_SHIFT_PTCL_DBG_8812F) & BIT_MASK_PTCL_DBG_8812F) +#define BIT_SET_PTCL_DBG_8812F(x, v) \ + (BIT_CLEAR_PTCL_DBG_8812F(x) | BIT_PTCL_DBG_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_CPUMGQ_TIMER_CTRL2_8812F */ + +#define BIT_SHIFT_TRI_HEAD_ADDR_8812F 16 +#define BIT_MASK_TRI_HEAD_ADDR_8812F 0xfff +#define BIT_TRI_HEAD_ADDR_8812F(x) \ + (((x) & BIT_MASK_TRI_HEAD_ADDR_8812F) << BIT_SHIFT_TRI_HEAD_ADDR_8812F) +#define BITS_TRI_HEAD_ADDR_8812F \ + (BIT_MASK_TRI_HEAD_ADDR_8812F << BIT_SHIFT_TRI_HEAD_ADDR_8812F) +#define BIT_CLEAR_TRI_HEAD_ADDR_8812F(x) ((x) & (~BITS_TRI_HEAD_ADDR_8812F)) +#define BIT_GET_TRI_HEAD_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_TRI_HEAD_ADDR_8812F) & BIT_MASK_TRI_HEAD_ADDR_8812F) +#define BIT_SET_TRI_HEAD_ADDR_8812F(x, v) \ + (BIT_CLEAR_TRI_HEAD_ADDR_8812F(x) | BIT_TRI_HEAD_ADDR_8812F(v)) + +#define BIT_DROP_TH_EN_8812F BIT(8) + +#define BIT_SHIFT_DROP_TH_8812F 0 +#define BIT_MASK_DROP_TH_8812F 0xff +#define BIT_DROP_TH_8812F(x) \ + (((x) & BIT_MASK_DROP_TH_8812F) << BIT_SHIFT_DROP_TH_8812F) +#define BITS_DROP_TH_8812F (BIT_MASK_DROP_TH_8812F << BIT_SHIFT_DROP_TH_8812F) +#define BIT_CLEAR_DROP_TH_8812F(x) ((x) & (~BITS_DROP_TH_8812F)) +#define BIT_GET_DROP_TH_8812F(x) \ + (((x) >> BIT_SHIFT_DROP_TH_8812F) & BIT_MASK_DROP_TH_8812F) +#define BIT_SET_DROP_TH_8812F(x, v) \ + (BIT_CLEAR_DROP_TH_8812F(x) | BIT_DROP_TH_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_DUMMY_PAGE4_V1_8812F */ + +/* 2 REG_MOREDATA_8812F */ +#define BIT_MOREDATA_CTRL2_EN_V1_8812F BIT(3) +#define BIT_MOREDATA_CTRL1_EN_V1_8812F BIT(2) +#define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1_8812F BIT(0) + +/* 2 REG_Q0_Q1_INFO_8812F */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8812F BIT(31) + +#define BIT_SHIFT_GTAB_ID_8812F 28 +#define BIT_MASK_GTAB_ID_8812F 0x7 +#define BIT_GTAB_ID_8812F(x) \ + (((x) & BIT_MASK_GTAB_ID_8812F) << BIT_SHIFT_GTAB_ID_8812F) +#define BITS_GTAB_ID_8812F (BIT_MASK_GTAB_ID_8812F << BIT_SHIFT_GTAB_ID_8812F) +#define BIT_CLEAR_GTAB_ID_8812F(x) ((x) & (~BITS_GTAB_ID_8812F)) +#define BIT_GET_GTAB_ID_8812F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8812F) & BIT_MASK_GTAB_ID_8812F) +#define BIT_SET_GTAB_ID_8812F(x, v) \ + (BIT_CLEAR_GTAB_ID_8812F(x) | BIT_GTAB_ID_8812F(v)) + +#define BIT_SHIFT_AC1_PKT_INFO_8812F 16 +#define BIT_MASK_AC1_PKT_INFO_8812F 0xfff +#define BIT_AC1_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_AC1_PKT_INFO_8812F) << BIT_SHIFT_AC1_PKT_INFO_8812F) +#define BITS_AC1_PKT_INFO_8812F \ + (BIT_MASK_AC1_PKT_INFO_8812F << BIT_SHIFT_AC1_PKT_INFO_8812F) +#define BIT_CLEAR_AC1_PKT_INFO_8812F(x) ((x) & (~BITS_AC1_PKT_INFO_8812F)) +#define BIT_GET_AC1_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_AC1_PKT_INFO_8812F) & BIT_MASK_AC1_PKT_INFO_8812F) +#define BIT_SET_AC1_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_AC1_PKT_INFO_8812F(x) | BIT_AC1_PKT_INFO_8812F(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8812F BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8812F 12 +#define BIT_MASK_GTAB_ID_V1_8812F 0x7 +#define BIT_GTAB_ID_V1_8812F(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8812F) << BIT_SHIFT_GTAB_ID_V1_8812F) +#define BITS_GTAB_ID_V1_8812F \ + (BIT_MASK_GTAB_ID_V1_8812F << BIT_SHIFT_GTAB_ID_V1_8812F) +#define BIT_CLEAR_GTAB_ID_V1_8812F(x) ((x) & (~BITS_GTAB_ID_V1_8812F)) +#define BIT_GET_GTAB_ID_V1_8812F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8812F) & BIT_MASK_GTAB_ID_V1_8812F) +#define BIT_SET_GTAB_ID_V1_8812F(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8812F(x) | BIT_GTAB_ID_V1_8812F(v)) + +#define BIT_SHIFT_AC0_PKT_INFO_8812F 0 +#define BIT_MASK_AC0_PKT_INFO_8812F 0xfff +#define BIT_AC0_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_AC0_PKT_INFO_8812F) << BIT_SHIFT_AC0_PKT_INFO_8812F) +#define BITS_AC0_PKT_INFO_8812F \ + (BIT_MASK_AC0_PKT_INFO_8812F << BIT_SHIFT_AC0_PKT_INFO_8812F) +#define BIT_CLEAR_AC0_PKT_INFO_8812F(x) ((x) & (~BITS_AC0_PKT_INFO_8812F)) +#define BIT_GET_AC0_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_AC0_PKT_INFO_8812F) & BIT_MASK_AC0_PKT_INFO_8812F) +#define BIT_SET_AC0_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_AC0_PKT_INFO_8812F(x) | BIT_AC0_PKT_INFO_8812F(v)) + +/* 2 REG_Q2_Q3_INFO_8812F */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8812F BIT(31) + +#define BIT_SHIFT_GTAB_ID_8812F 28 +#define BIT_MASK_GTAB_ID_8812F 0x7 +#define BIT_GTAB_ID_8812F(x) \ + (((x) & BIT_MASK_GTAB_ID_8812F) << BIT_SHIFT_GTAB_ID_8812F) +#define BITS_GTAB_ID_8812F (BIT_MASK_GTAB_ID_8812F << BIT_SHIFT_GTAB_ID_8812F) +#define BIT_CLEAR_GTAB_ID_8812F(x) ((x) & (~BITS_GTAB_ID_8812F)) +#define BIT_GET_GTAB_ID_8812F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8812F) & BIT_MASK_GTAB_ID_8812F) +#define BIT_SET_GTAB_ID_8812F(x, v) \ + (BIT_CLEAR_GTAB_ID_8812F(x) | BIT_GTAB_ID_8812F(v)) + +#define BIT_SHIFT_AC3_PKT_INFO_8812F 16 +#define BIT_MASK_AC3_PKT_INFO_8812F 0xfff +#define BIT_AC3_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_AC3_PKT_INFO_8812F) << BIT_SHIFT_AC3_PKT_INFO_8812F) +#define BITS_AC3_PKT_INFO_8812F \ + (BIT_MASK_AC3_PKT_INFO_8812F << BIT_SHIFT_AC3_PKT_INFO_8812F) +#define BIT_CLEAR_AC3_PKT_INFO_8812F(x) ((x) & (~BITS_AC3_PKT_INFO_8812F)) +#define BIT_GET_AC3_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_AC3_PKT_INFO_8812F) & BIT_MASK_AC3_PKT_INFO_8812F) +#define BIT_SET_AC3_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_AC3_PKT_INFO_8812F(x) | BIT_AC3_PKT_INFO_8812F(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8812F BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8812F 12 +#define BIT_MASK_GTAB_ID_V1_8812F 0x7 +#define BIT_GTAB_ID_V1_8812F(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8812F) << BIT_SHIFT_GTAB_ID_V1_8812F) +#define BITS_GTAB_ID_V1_8812F \ + (BIT_MASK_GTAB_ID_V1_8812F << BIT_SHIFT_GTAB_ID_V1_8812F) +#define BIT_CLEAR_GTAB_ID_V1_8812F(x) ((x) & (~BITS_GTAB_ID_V1_8812F)) +#define BIT_GET_GTAB_ID_V1_8812F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8812F) & BIT_MASK_GTAB_ID_V1_8812F) +#define BIT_SET_GTAB_ID_V1_8812F(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8812F(x) | BIT_GTAB_ID_V1_8812F(v)) + +#define BIT_SHIFT_AC2_PKT_INFO_8812F 0 +#define BIT_MASK_AC2_PKT_INFO_8812F 0xfff +#define BIT_AC2_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_AC2_PKT_INFO_8812F) << BIT_SHIFT_AC2_PKT_INFO_8812F) +#define BITS_AC2_PKT_INFO_8812F \ + (BIT_MASK_AC2_PKT_INFO_8812F << BIT_SHIFT_AC2_PKT_INFO_8812F) +#define BIT_CLEAR_AC2_PKT_INFO_8812F(x) ((x) & (~BITS_AC2_PKT_INFO_8812F)) +#define BIT_GET_AC2_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_AC2_PKT_INFO_8812F) & BIT_MASK_AC2_PKT_INFO_8812F) +#define BIT_SET_AC2_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_AC2_PKT_INFO_8812F(x) | BIT_AC2_PKT_INFO_8812F(v)) + +/* 2 REG_Q4_Q5_INFO_8812F */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8812F BIT(31) + +#define BIT_SHIFT_GTAB_ID_8812F 28 +#define BIT_MASK_GTAB_ID_8812F 0x7 +#define BIT_GTAB_ID_8812F(x) \ + (((x) & BIT_MASK_GTAB_ID_8812F) << BIT_SHIFT_GTAB_ID_8812F) +#define BITS_GTAB_ID_8812F (BIT_MASK_GTAB_ID_8812F << BIT_SHIFT_GTAB_ID_8812F) +#define BIT_CLEAR_GTAB_ID_8812F(x) ((x) & (~BITS_GTAB_ID_8812F)) +#define BIT_GET_GTAB_ID_8812F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8812F) & BIT_MASK_GTAB_ID_8812F) +#define BIT_SET_GTAB_ID_8812F(x, v) \ + (BIT_CLEAR_GTAB_ID_8812F(x) | BIT_GTAB_ID_8812F(v)) + +#define BIT_SHIFT_AC5_PKT_INFO_8812F 16 +#define BIT_MASK_AC5_PKT_INFO_8812F 0xfff +#define BIT_AC5_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_AC5_PKT_INFO_8812F) << BIT_SHIFT_AC5_PKT_INFO_8812F) +#define BITS_AC5_PKT_INFO_8812F \ + (BIT_MASK_AC5_PKT_INFO_8812F << BIT_SHIFT_AC5_PKT_INFO_8812F) +#define BIT_CLEAR_AC5_PKT_INFO_8812F(x) ((x) & (~BITS_AC5_PKT_INFO_8812F)) +#define BIT_GET_AC5_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_AC5_PKT_INFO_8812F) & BIT_MASK_AC5_PKT_INFO_8812F) +#define BIT_SET_AC5_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_AC5_PKT_INFO_8812F(x) | BIT_AC5_PKT_INFO_8812F(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8812F BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8812F 12 +#define BIT_MASK_GTAB_ID_V1_8812F 0x7 +#define BIT_GTAB_ID_V1_8812F(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8812F) << BIT_SHIFT_GTAB_ID_V1_8812F) +#define BITS_GTAB_ID_V1_8812F \ + (BIT_MASK_GTAB_ID_V1_8812F << BIT_SHIFT_GTAB_ID_V1_8812F) +#define BIT_CLEAR_GTAB_ID_V1_8812F(x) ((x) & (~BITS_GTAB_ID_V1_8812F)) +#define BIT_GET_GTAB_ID_V1_8812F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8812F) & BIT_MASK_GTAB_ID_V1_8812F) +#define BIT_SET_GTAB_ID_V1_8812F(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8812F(x) | BIT_GTAB_ID_V1_8812F(v)) + +#define BIT_SHIFT_AC4_PKT_INFO_8812F 0 +#define BIT_MASK_AC4_PKT_INFO_8812F 0xfff +#define BIT_AC4_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_AC4_PKT_INFO_8812F) << BIT_SHIFT_AC4_PKT_INFO_8812F) +#define BITS_AC4_PKT_INFO_8812F \ + (BIT_MASK_AC4_PKT_INFO_8812F << BIT_SHIFT_AC4_PKT_INFO_8812F) +#define BIT_CLEAR_AC4_PKT_INFO_8812F(x) ((x) & (~BITS_AC4_PKT_INFO_8812F)) +#define BIT_GET_AC4_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_AC4_PKT_INFO_8812F) & BIT_MASK_AC4_PKT_INFO_8812F) +#define BIT_SET_AC4_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_AC4_PKT_INFO_8812F(x) | BIT_AC4_PKT_INFO_8812F(v)) + +/* 2 REG_Q6_Q7_INFO_8812F */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8812F BIT(31) + +#define BIT_SHIFT_GTAB_ID_8812F 28 +#define BIT_MASK_GTAB_ID_8812F 0x7 +#define BIT_GTAB_ID_8812F(x) \ + (((x) & BIT_MASK_GTAB_ID_8812F) << BIT_SHIFT_GTAB_ID_8812F) +#define BITS_GTAB_ID_8812F (BIT_MASK_GTAB_ID_8812F << BIT_SHIFT_GTAB_ID_8812F) +#define BIT_CLEAR_GTAB_ID_8812F(x) ((x) & (~BITS_GTAB_ID_8812F)) +#define BIT_GET_GTAB_ID_8812F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8812F) & BIT_MASK_GTAB_ID_8812F) +#define BIT_SET_GTAB_ID_8812F(x, v) \ + (BIT_CLEAR_GTAB_ID_8812F(x) | BIT_GTAB_ID_8812F(v)) + +#define BIT_SHIFT_AC7_PKT_INFO_8812F 16 +#define BIT_MASK_AC7_PKT_INFO_8812F 0xfff +#define BIT_AC7_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_AC7_PKT_INFO_8812F) << BIT_SHIFT_AC7_PKT_INFO_8812F) +#define BITS_AC7_PKT_INFO_8812F \ + (BIT_MASK_AC7_PKT_INFO_8812F << BIT_SHIFT_AC7_PKT_INFO_8812F) +#define BIT_CLEAR_AC7_PKT_INFO_8812F(x) ((x) & (~BITS_AC7_PKT_INFO_8812F)) +#define BIT_GET_AC7_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_AC7_PKT_INFO_8812F) & BIT_MASK_AC7_PKT_INFO_8812F) +#define BIT_SET_AC7_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_AC7_PKT_INFO_8812F(x) | BIT_AC7_PKT_INFO_8812F(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8812F BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8812F 12 +#define BIT_MASK_GTAB_ID_V1_8812F 0x7 +#define BIT_GTAB_ID_V1_8812F(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8812F) << BIT_SHIFT_GTAB_ID_V1_8812F) +#define BITS_GTAB_ID_V1_8812F \ + (BIT_MASK_GTAB_ID_V1_8812F << BIT_SHIFT_GTAB_ID_V1_8812F) +#define BIT_CLEAR_GTAB_ID_V1_8812F(x) ((x) & (~BITS_GTAB_ID_V1_8812F)) +#define BIT_GET_GTAB_ID_V1_8812F(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8812F) & BIT_MASK_GTAB_ID_V1_8812F) +#define BIT_SET_GTAB_ID_V1_8812F(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8812F(x) | BIT_GTAB_ID_V1_8812F(v)) + +#define BIT_SHIFT_AC6_PKT_INFO_8812F 0 +#define BIT_MASK_AC6_PKT_INFO_8812F 0xfff +#define BIT_AC6_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_AC6_PKT_INFO_8812F) << BIT_SHIFT_AC6_PKT_INFO_8812F) +#define BITS_AC6_PKT_INFO_8812F \ + (BIT_MASK_AC6_PKT_INFO_8812F << BIT_SHIFT_AC6_PKT_INFO_8812F) +#define BIT_CLEAR_AC6_PKT_INFO_8812F(x) ((x) & (~BITS_AC6_PKT_INFO_8812F)) +#define BIT_GET_AC6_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_AC6_PKT_INFO_8812F) & BIT_MASK_AC6_PKT_INFO_8812F) +#define BIT_SET_AC6_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_AC6_PKT_INFO_8812F(x) | BIT_AC6_PKT_INFO_8812F(v)) + +/* 2 REG_MGQ_HIQ_INFO_8812F */ + +#define BIT_SHIFT_HIQ_PKT_INFO_8812F 16 +#define BIT_MASK_HIQ_PKT_INFO_8812F 0xfff +#define BIT_HIQ_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_HIQ_PKT_INFO_8812F) << BIT_SHIFT_HIQ_PKT_INFO_8812F) +#define BITS_HIQ_PKT_INFO_8812F \ + (BIT_MASK_HIQ_PKT_INFO_8812F << BIT_SHIFT_HIQ_PKT_INFO_8812F) +#define BIT_CLEAR_HIQ_PKT_INFO_8812F(x) ((x) & (~BITS_HIQ_PKT_INFO_8812F)) +#define BIT_GET_HIQ_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_HIQ_PKT_INFO_8812F) & BIT_MASK_HIQ_PKT_INFO_8812F) +#define BIT_SET_HIQ_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_HIQ_PKT_INFO_8812F(x) | BIT_HIQ_PKT_INFO_8812F(v)) + +#define BIT_SHIFT_MGQ_PKT_INFO_8812F 0 +#define BIT_MASK_MGQ_PKT_INFO_8812F 0xfff +#define BIT_MGQ_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_MGQ_PKT_INFO_8812F) << BIT_SHIFT_MGQ_PKT_INFO_8812F) +#define BITS_MGQ_PKT_INFO_8812F \ + (BIT_MASK_MGQ_PKT_INFO_8812F << BIT_SHIFT_MGQ_PKT_INFO_8812F) +#define BIT_CLEAR_MGQ_PKT_INFO_8812F(x) ((x) & (~BITS_MGQ_PKT_INFO_8812F)) +#define BIT_GET_MGQ_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_PKT_INFO_8812F) & BIT_MASK_MGQ_PKT_INFO_8812F) +#define BIT_SET_MGQ_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_MGQ_PKT_INFO_8812F(x) | BIT_MGQ_PKT_INFO_8812F(v)) + +/* 2 REG_CMDQ_BCNQ_INFO_8812F */ + +#define BIT_SHIFT_CMDQ_PKT_INFO_8812F 16 +#define BIT_MASK_CMDQ_PKT_INFO_8812F 0xfff +#define BIT_CMDQ_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_CMDQ_PKT_INFO_8812F) << BIT_SHIFT_CMDQ_PKT_INFO_8812F) +#define BITS_CMDQ_PKT_INFO_8812F \ + (BIT_MASK_CMDQ_PKT_INFO_8812F << BIT_SHIFT_CMDQ_PKT_INFO_8812F) +#define BIT_CLEAR_CMDQ_PKT_INFO_8812F(x) ((x) & (~BITS_CMDQ_PKT_INFO_8812F)) +#define BIT_GET_CMDQ_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_8812F) & BIT_MASK_CMDQ_PKT_INFO_8812F) +#define BIT_SET_CMDQ_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_CMDQ_PKT_INFO_8812F(x) | BIT_CMDQ_PKT_INFO_8812F(v)) + +#define BIT_SHIFT_BCNQ_PKT_INFO_8812F 0 +#define BIT_MASK_BCNQ_PKT_INFO_8812F 0xfff +#define BIT_BCNQ_PKT_INFO_8812F(x) \ + (((x) & BIT_MASK_BCNQ_PKT_INFO_8812F) << BIT_SHIFT_BCNQ_PKT_INFO_8812F) +#define BITS_BCNQ_PKT_INFO_8812F \ + (BIT_MASK_BCNQ_PKT_INFO_8812F << BIT_SHIFT_BCNQ_PKT_INFO_8812F) +#define BIT_CLEAR_BCNQ_PKT_INFO_8812F(x) ((x) & (~BITS_BCNQ_PKT_INFO_8812F)) +#define BIT_GET_BCNQ_PKT_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_8812F) & BIT_MASK_BCNQ_PKT_INFO_8812F) +#define BIT_SET_BCNQ_PKT_INFO_8812F(x, v) \ + (BIT_CLEAR_BCNQ_PKT_INFO_8812F(x) | BIT_BCNQ_PKT_INFO_8812F(v)) + +/* 2 REG_LOOPBACK_OPTION_8812F */ +#define BIT_LOOPACK_FAST_EDCA_EN_8812F BIT(24) + +/* 2 REG_AESIV_SETTING_8812F */ + +#define BIT_SHIFT_AESIV_OFFSET_8812F 0 +#define BIT_MASK_AESIV_OFFSET_8812F 0xfff +#define BIT_AESIV_OFFSET_8812F(x) \ + (((x) & BIT_MASK_AESIV_OFFSET_8812F) << BIT_SHIFT_AESIV_OFFSET_8812F) +#define BITS_AESIV_OFFSET_8812F \ + (BIT_MASK_AESIV_OFFSET_8812F << BIT_SHIFT_AESIV_OFFSET_8812F) +#define BIT_CLEAR_AESIV_OFFSET_8812F(x) ((x) & (~BITS_AESIV_OFFSET_8812F)) +#define BIT_GET_AESIV_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_AESIV_OFFSET_8812F) & BIT_MASK_AESIV_OFFSET_8812F) +#define BIT_SET_AESIV_OFFSET_8812F(x, v) \ + (BIT_CLEAR_AESIV_OFFSET_8812F(x) | BIT_AESIV_OFFSET_8812F(v)) + +/* 2 REG_BF0_TIME_SETTING_8812F */ +#define BIT_BF0_TIMER_SET_8812F BIT(31) +#define BIT_BF0_TIMER_CLR_8812F BIT(30) +#define BIT_BF0_UPDATE_EN_8812F BIT(29) +#define BIT_BF0_TIMER_EN_8812F BIT(28) + +#define BIT_SHIFT_BF0_PRETIME_OVER_8812F 16 +#define BIT_MASK_BF0_PRETIME_OVER_8812F 0xfff +#define BIT_BF0_PRETIME_OVER_8812F(x) \ + (((x) & BIT_MASK_BF0_PRETIME_OVER_8812F) \ + << BIT_SHIFT_BF0_PRETIME_OVER_8812F) +#define BITS_BF0_PRETIME_OVER_8812F \ + (BIT_MASK_BF0_PRETIME_OVER_8812F << BIT_SHIFT_BF0_PRETIME_OVER_8812F) +#define BIT_CLEAR_BF0_PRETIME_OVER_8812F(x) \ + ((x) & (~BITS_BF0_PRETIME_OVER_8812F)) +#define BIT_GET_BF0_PRETIME_OVER_8812F(x) \ + (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8812F) & \ + BIT_MASK_BF0_PRETIME_OVER_8812F) +#define BIT_SET_BF0_PRETIME_OVER_8812F(x, v) \ + (BIT_CLEAR_BF0_PRETIME_OVER_8812F(x) | BIT_BF0_PRETIME_OVER_8812F(v)) + +#define BIT_SHIFT_BF0_LIFETIME_8812F 0 +#define BIT_MASK_BF0_LIFETIME_8812F 0xffff +#define BIT_BF0_LIFETIME_8812F(x) \ + (((x) & BIT_MASK_BF0_LIFETIME_8812F) << BIT_SHIFT_BF0_LIFETIME_8812F) +#define BITS_BF0_LIFETIME_8812F \ + (BIT_MASK_BF0_LIFETIME_8812F << BIT_SHIFT_BF0_LIFETIME_8812F) +#define BIT_CLEAR_BF0_LIFETIME_8812F(x) ((x) & (~BITS_BF0_LIFETIME_8812F)) +#define BIT_GET_BF0_LIFETIME_8812F(x) \ + (((x) >> BIT_SHIFT_BF0_LIFETIME_8812F) & BIT_MASK_BF0_LIFETIME_8812F) +#define BIT_SET_BF0_LIFETIME_8812F(x, v) \ + (BIT_CLEAR_BF0_LIFETIME_8812F(x) | BIT_BF0_LIFETIME_8812F(v)) + +/* 2 REG_BF1_TIME_SETTING_8812F */ +#define BIT_BF1_TIMER_SET_8812F BIT(31) +#define BIT_BF1_TIMER_CLR_8812F BIT(30) +#define BIT_BF1_UPDATE_EN_8812F BIT(29) +#define BIT_BF1_TIMER_EN_8812F BIT(28) + +#define BIT_SHIFT_BF1_PRETIME_OVER_8812F 16 +#define BIT_MASK_BF1_PRETIME_OVER_8812F 0xfff +#define BIT_BF1_PRETIME_OVER_8812F(x) \ + (((x) & BIT_MASK_BF1_PRETIME_OVER_8812F) \ + << BIT_SHIFT_BF1_PRETIME_OVER_8812F) +#define BITS_BF1_PRETIME_OVER_8812F \ + (BIT_MASK_BF1_PRETIME_OVER_8812F << BIT_SHIFT_BF1_PRETIME_OVER_8812F) +#define BIT_CLEAR_BF1_PRETIME_OVER_8812F(x) \ + ((x) & (~BITS_BF1_PRETIME_OVER_8812F)) +#define BIT_GET_BF1_PRETIME_OVER_8812F(x) \ + (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8812F) & \ + BIT_MASK_BF1_PRETIME_OVER_8812F) +#define BIT_SET_BF1_PRETIME_OVER_8812F(x, v) \ + (BIT_CLEAR_BF1_PRETIME_OVER_8812F(x) | BIT_BF1_PRETIME_OVER_8812F(v)) + +#define BIT_SHIFT_BF1_LIFETIME_8812F 0 +#define BIT_MASK_BF1_LIFETIME_8812F 0xffff +#define BIT_BF1_LIFETIME_8812F(x) \ + (((x) & BIT_MASK_BF1_LIFETIME_8812F) << BIT_SHIFT_BF1_LIFETIME_8812F) +#define BITS_BF1_LIFETIME_8812F \ + (BIT_MASK_BF1_LIFETIME_8812F << BIT_SHIFT_BF1_LIFETIME_8812F) +#define BIT_CLEAR_BF1_LIFETIME_8812F(x) ((x) & (~BITS_BF1_LIFETIME_8812F)) +#define BIT_GET_BF1_LIFETIME_8812F(x) \ + (((x) >> BIT_SHIFT_BF1_LIFETIME_8812F) & BIT_MASK_BF1_LIFETIME_8812F) +#define BIT_SET_BF1_LIFETIME_8812F(x, v) \ + (BIT_CLEAR_BF1_LIFETIME_8812F(x) | BIT_BF1_LIFETIME_8812F(v)) + +/* 2 REG_BF_TIMEOUT_EN_8812F */ +#define BIT_EN_VHT_LDPC_8812F BIT(9) +#define BIT_EN_HT_LDPC_8812F BIT(8) +#define BIT_BF1_TIMEOUT_EN_8812F BIT(1) +#define BIT_BF0_TIMEOUT_EN_8812F BIT(0) + +/* 2 REG_MACID_RELEASE0_8812F */ + +#define BIT_SHIFT_MACID31_0_RELEASE_8812F 0 +#define BIT_MASK_MACID31_0_RELEASE_8812F 0xffffffffL +#define BIT_MACID31_0_RELEASE_8812F(x) \ + (((x) & BIT_MASK_MACID31_0_RELEASE_8812F) \ + << BIT_SHIFT_MACID31_0_RELEASE_8812F) +#define BITS_MACID31_0_RELEASE_8812F \ + (BIT_MASK_MACID31_0_RELEASE_8812F << BIT_SHIFT_MACID31_0_RELEASE_8812F) +#define BIT_CLEAR_MACID31_0_RELEASE_8812F(x) \ + ((x) & (~BITS_MACID31_0_RELEASE_8812F)) +#define BIT_GET_MACID31_0_RELEASE_8812F(x) \ + (((x) >> BIT_SHIFT_MACID31_0_RELEASE_8812F) & \ + BIT_MASK_MACID31_0_RELEASE_8812F) +#define BIT_SET_MACID31_0_RELEASE_8812F(x, v) \ + (BIT_CLEAR_MACID31_0_RELEASE_8812F(x) | BIT_MACID31_0_RELEASE_8812F(v)) + +/* 2 REG_MACID_RELEASE1_8812F */ + +#define BIT_SHIFT_MACID63_32_RELEASE_8812F 0 +#define BIT_MASK_MACID63_32_RELEASE_8812F 0xffffffffL +#define BIT_MACID63_32_RELEASE_8812F(x) \ + (((x) & BIT_MASK_MACID63_32_RELEASE_8812F) \ + << BIT_SHIFT_MACID63_32_RELEASE_8812F) +#define BITS_MACID63_32_RELEASE_8812F \ + (BIT_MASK_MACID63_32_RELEASE_8812F \ + << BIT_SHIFT_MACID63_32_RELEASE_8812F) +#define BIT_CLEAR_MACID63_32_RELEASE_8812F(x) \ + ((x) & (~BITS_MACID63_32_RELEASE_8812F)) +#define BIT_GET_MACID63_32_RELEASE_8812F(x) \ + (((x) >> BIT_SHIFT_MACID63_32_RELEASE_8812F) & \ + BIT_MASK_MACID63_32_RELEASE_8812F) +#define BIT_SET_MACID63_32_RELEASE_8812F(x, v) \ + (BIT_CLEAR_MACID63_32_RELEASE_8812F(x) | \ + BIT_MACID63_32_RELEASE_8812F(v)) + +/* 2 REG_MACID_RELEASE2_8812F */ + +#define BIT_SHIFT_MACID95_64_RELEASE_8812F 0 +#define BIT_MASK_MACID95_64_RELEASE_8812F 0xffffffffL +#define BIT_MACID95_64_RELEASE_8812F(x) \ + (((x) & BIT_MASK_MACID95_64_RELEASE_8812F) \ + << BIT_SHIFT_MACID95_64_RELEASE_8812F) +#define BITS_MACID95_64_RELEASE_8812F \ + (BIT_MASK_MACID95_64_RELEASE_8812F \ + << BIT_SHIFT_MACID95_64_RELEASE_8812F) +#define BIT_CLEAR_MACID95_64_RELEASE_8812F(x) \ + ((x) & (~BITS_MACID95_64_RELEASE_8812F)) +#define BIT_GET_MACID95_64_RELEASE_8812F(x) \ + (((x) >> BIT_SHIFT_MACID95_64_RELEASE_8812F) & \ + BIT_MASK_MACID95_64_RELEASE_8812F) +#define BIT_SET_MACID95_64_RELEASE_8812F(x, v) \ + (BIT_CLEAR_MACID95_64_RELEASE_8812F(x) | \ + BIT_MACID95_64_RELEASE_8812F(v)) + +/* 2 REG_MACID_RELEASE3_8812F */ + +#define BIT_SHIFT_MACID127_96_RELEASE_8812F 0 +#define BIT_MASK_MACID127_96_RELEASE_8812F 0xffffffffL +#define BIT_MACID127_96_RELEASE_8812F(x) \ + (((x) & BIT_MASK_MACID127_96_RELEASE_8812F) \ + << BIT_SHIFT_MACID127_96_RELEASE_8812F) +#define BITS_MACID127_96_RELEASE_8812F \ + (BIT_MASK_MACID127_96_RELEASE_8812F \ + << BIT_SHIFT_MACID127_96_RELEASE_8812F) +#define BIT_CLEAR_MACID127_96_RELEASE_8812F(x) \ + ((x) & (~BITS_MACID127_96_RELEASE_8812F)) +#define BIT_GET_MACID127_96_RELEASE_8812F(x) \ + (((x) >> BIT_SHIFT_MACID127_96_RELEASE_8812F) & \ + BIT_MASK_MACID127_96_RELEASE_8812F) +#define BIT_SET_MACID127_96_RELEASE_8812F(x, v) \ + (BIT_CLEAR_MACID127_96_RELEASE_8812F(x) | \ + BIT_MACID127_96_RELEASE_8812F(v)) + +/* 2 REG_MACID_RELEASE_SETTING_8812F */ +#define BIT_MACID_VALUE_8812F BIT(7) + +#define BIT_SHIFT_MACID_OFFSET_8812F 0 +#define BIT_MASK_MACID_OFFSET_8812F 0x7f +#define BIT_MACID_OFFSET_8812F(x) \ + (((x) & BIT_MASK_MACID_OFFSET_8812F) << BIT_SHIFT_MACID_OFFSET_8812F) +#define BITS_MACID_OFFSET_8812F \ + (BIT_MASK_MACID_OFFSET_8812F << BIT_SHIFT_MACID_OFFSET_8812F) +#define BIT_CLEAR_MACID_OFFSET_8812F(x) ((x) & (~BITS_MACID_OFFSET_8812F)) +#define BIT_GET_MACID_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_MACID_OFFSET_8812F) & BIT_MASK_MACID_OFFSET_8812F) +#define BIT_SET_MACID_OFFSET_8812F(x, v) \ + (BIT_CLEAR_MACID_OFFSET_8812F(x) | BIT_MACID_OFFSET_8812F(v)) + +/* 2 REG_FAST_EDCA_VOVI_SETTING_8812F */ + +#define BIT_SHIFT_VI_FAST_EDCA_TO_8812F 24 +#define BIT_MASK_VI_FAST_EDCA_TO_8812F 0xff +#define BIT_VI_FAST_EDCA_TO_8812F(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_TO_8812F) \ + << BIT_SHIFT_VI_FAST_EDCA_TO_8812F) +#define BITS_VI_FAST_EDCA_TO_8812F \ + (BIT_MASK_VI_FAST_EDCA_TO_8812F << BIT_SHIFT_VI_FAST_EDCA_TO_8812F) +#define BIT_CLEAR_VI_FAST_EDCA_TO_8812F(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8812F)) +#define BIT_GET_VI_FAST_EDCA_TO_8812F(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8812F) & \ + BIT_MASK_VI_FAST_EDCA_TO_8812F) +#define BIT_SET_VI_FAST_EDCA_TO_8812F(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_TO_8812F(x) | BIT_VI_FAST_EDCA_TO_8812F(v)) + +#define BIT_VI_THRESHOLD_SEL_8812F BIT(23) + +#define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8812F 16 +#define BIT_MASK_VI_FAST_EDCA_PKT_TH_8812F 0x7f +#define BIT_VI_FAST_EDCA_PKT_TH_8812F(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8812F) \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8812F) +#define BITS_VI_FAST_EDCA_PKT_TH_8812F \ + (BIT_MASK_VI_FAST_EDCA_PKT_TH_8812F \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8812F) +#define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8812F(x) \ + ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8812F)) +#define BIT_GET_VI_FAST_EDCA_PKT_TH_8812F(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8812F) & \ + BIT_MASK_VI_FAST_EDCA_PKT_TH_8812F) +#define BIT_SET_VI_FAST_EDCA_PKT_TH_8812F(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8812F(x) | \ + BIT_VI_FAST_EDCA_PKT_TH_8812F(v)) + +#define BIT_SHIFT_VO_FAST_EDCA_TO_8812F 8 +#define BIT_MASK_VO_FAST_EDCA_TO_8812F 0xff +#define BIT_VO_FAST_EDCA_TO_8812F(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_TO_8812F) \ + << BIT_SHIFT_VO_FAST_EDCA_TO_8812F) +#define BITS_VO_FAST_EDCA_TO_8812F \ + (BIT_MASK_VO_FAST_EDCA_TO_8812F << BIT_SHIFT_VO_FAST_EDCA_TO_8812F) +#define BIT_CLEAR_VO_FAST_EDCA_TO_8812F(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8812F)) +#define BIT_GET_VO_FAST_EDCA_TO_8812F(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8812F) & \ + BIT_MASK_VO_FAST_EDCA_TO_8812F) +#define BIT_SET_VO_FAST_EDCA_TO_8812F(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_TO_8812F(x) | BIT_VO_FAST_EDCA_TO_8812F(v)) + +#define BIT_VO_THRESHOLD_SEL_8812F BIT(7) + +#define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8812F 0 +#define BIT_MASK_VO_FAST_EDCA_PKT_TH_8812F 0x7f +#define BIT_VO_FAST_EDCA_PKT_TH_8812F(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8812F) \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8812F) +#define BITS_VO_FAST_EDCA_PKT_TH_8812F \ + (BIT_MASK_VO_FAST_EDCA_PKT_TH_8812F \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8812F) +#define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8812F(x) \ + ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8812F)) +#define BIT_GET_VO_FAST_EDCA_PKT_TH_8812F(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8812F) & \ + BIT_MASK_VO_FAST_EDCA_PKT_TH_8812F) +#define BIT_SET_VO_FAST_EDCA_PKT_TH_8812F(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8812F(x) | \ + BIT_VO_FAST_EDCA_PKT_TH_8812F(v)) + +/* 2 REG_FAST_EDCA_BEBK_SETTING_8812F */ + +#define BIT_SHIFT_BK_FAST_EDCA_TO_8812F 24 +#define BIT_MASK_BK_FAST_EDCA_TO_8812F 0xff +#define BIT_BK_FAST_EDCA_TO_8812F(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_TO_8812F) \ + << BIT_SHIFT_BK_FAST_EDCA_TO_8812F) +#define BITS_BK_FAST_EDCA_TO_8812F \ + (BIT_MASK_BK_FAST_EDCA_TO_8812F << BIT_SHIFT_BK_FAST_EDCA_TO_8812F) +#define BIT_CLEAR_BK_FAST_EDCA_TO_8812F(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8812F)) +#define BIT_GET_BK_FAST_EDCA_TO_8812F(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8812F) & \ + BIT_MASK_BK_FAST_EDCA_TO_8812F) +#define BIT_SET_BK_FAST_EDCA_TO_8812F(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_TO_8812F(x) | BIT_BK_FAST_EDCA_TO_8812F(v)) + +#define BIT_BK_THRESHOLD_SEL_8812F BIT(23) + +#define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8812F 16 +#define BIT_MASK_BK_FAST_EDCA_PKT_TH_8812F 0x7f +#define BIT_BK_FAST_EDCA_PKT_TH_8812F(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8812F) \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8812F) +#define BITS_BK_FAST_EDCA_PKT_TH_8812F \ + (BIT_MASK_BK_FAST_EDCA_PKT_TH_8812F \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8812F) +#define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8812F(x) \ + ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8812F)) +#define BIT_GET_BK_FAST_EDCA_PKT_TH_8812F(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8812F) & \ + BIT_MASK_BK_FAST_EDCA_PKT_TH_8812F) +#define BIT_SET_BK_FAST_EDCA_PKT_TH_8812F(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8812F(x) | \ + BIT_BK_FAST_EDCA_PKT_TH_8812F(v)) + +#define BIT_SHIFT_BE_FAST_EDCA_TO_8812F 8 +#define BIT_MASK_BE_FAST_EDCA_TO_8812F 0xff +#define BIT_BE_FAST_EDCA_TO_8812F(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_TO_8812F) \ + << BIT_SHIFT_BE_FAST_EDCA_TO_8812F) +#define BITS_BE_FAST_EDCA_TO_8812F \ + (BIT_MASK_BE_FAST_EDCA_TO_8812F << BIT_SHIFT_BE_FAST_EDCA_TO_8812F) +#define BIT_CLEAR_BE_FAST_EDCA_TO_8812F(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8812F)) +#define BIT_GET_BE_FAST_EDCA_TO_8812F(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8812F) & \ + BIT_MASK_BE_FAST_EDCA_TO_8812F) +#define BIT_SET_BE_FAST_EDCA_TO_8812F(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_TO_8812F(x) | BIT_BE_FAST_EDCA_TO_8812F(v)) + +#define BIT_BE_THRESHOLD_SEL_8812F BIT(7) + +#define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8812F 0 +#define BIT_MASK_BE_FAST_EDCA_PKT_TH_8812F 0x7f +#define BIT_BE_FAST_EDCA_PKT_TH_8812F(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8812F) \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8812F) +#define BITS_BE_FAST_EDCA_PKT_TH_8812F \ + (BIT_MASK_BE_FAST_EDCA_PKT_TH_8812F \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8812F) +#define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8812F(x) \ + ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8812F)) +#define BIT_GET_BE_FAST_EDCA_PKT_TH_8812F(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8812F) & \ + BIT_MASK_BE_FAST_EDCA_PKT_TH_8812F) +#define BIT_SET_BE_FAST_EDCA_PKT_TH_8812F(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8812F(x) | \ + BIT_BE_FAST_EDCA_PKT_TH_8812F(v)) + +/* 2 REG_MACID_DROP0_8812F */ + +#define BIT_SHIFT_MACID31_0_DROP_8812F 0 +#define BIT_MASK_MACID31_0_DROP_8812F 0xffffffffL +#define BIT_MACID31_0_DROP_8812F(x) \ + (((x) & BIT_MASK_MACID31_0_DROP_8812F) \ + << BIT_SHIFT_MACID31_0_DROP_8812F) +#define BITS_MACID31_0_DROP_8812F \ + (BIT_MASK_MACID31_0_DROP_8812F << BIT_SHIFT_MACID31_0_DROP_8812F) +#define BIT_CLEAR_MACID31_0_DROP_8812F(x) ((x) & (~BITS_MACID31_0_DROP_8812F)) +#define BIT_GET_MACID31_0_DROP_8812F(x) \ + (((x) >> BIT_SHIFT_MACID31_0_DROP_8812F) & \ + BIT_MASK_MACID31_0_DROP_8812F) +#define BIT_SET_MACID31_0_DROP_8812F(x, v) \ + (BIT_CLEAR_MACID31_0_DROP_8812F(x) | BIT_MACID31_0_DROP_8812F(v)) + +/* 2 REG_MACID_DROP1_8812F */ + +#define BIT_SHIFT_MACID63_32_DROP_8812F 0 +#define BIT_MASK_MACID63_32_DROP_8812F 0xffffffffL +#define BIT_MACID63_32_DROP_8812F(x) \ + (((x) & BIT_MASK_MACID63_32_DROP_8812F) \ + << BIT_SHIFT_MACID63_32_DROP_8812F) +#define BITS_MACID63_32_DROP_8812F \ + (BIT_MASK_MACID63_32_DROP_8812F << BIT_SHIFT_MACID63_32_DROP_8812F) +#define BIT_CLEAR_MACID63_32_DROP_8812F(x) ((x) & (~BITS_MACID63_32_DROP_8812F)) +#define BIT_GET_MACID63_32_DROP_8812F(x) \ + (((x) >> BIT_SHIFT_MACID63_32_DROP_8812F) & \ + BIT_MASK_MACID63_32_DROP_8812F) +#define BIT_SET_MACID63_32_DROP_8812F(x, v) \ + (BIT_CLEAR_MACID63_32_DROP_8812F(x) | BIT_MACID63_32_DROP_8812F(v)) + +/* 2 REG_MACID_DROP2_8812F */ + +#define BIT_SHIFT_MACID95_64_DROP_8812F 0 +#define BIT_MASK_MACID95_64_DROP_8812F 0xffffffffL +#define BIT_MACID95_64_DROP_8812F(x) \ + (((x) & BIT_MASK_MACID95_64_DROP_8812F) \ + << BIT_SHIFT_MACID95_64_DROP_8812F) +#define BITS_MACID95_64_DROP_8812F \ + (BIT_MASK_MACID95_64_DROP_8812F << BIT_SHIFT_MACID95_64_DROP_8812F) +#define BIT_CLEAR_MACID95_64_DROP_8812F(x) ((x) & (~BITS_MACID95_64_DROP_8812F)) +#define BIT_GET_MACID95_64_DROP_8812F(x) \ + (((x) >> BIT_SHIFT_MACID95_64_DROP_8812F) & \ + BIT_MASK_MACID95_64_DROP_8812F) +#define BIT_SET_MACID95_64_DROP_8812F(x, v) \ + (BIT_CLEAR_MACID95_64_DROP_8812F(x) | BIT_MACID95_64_DROP_8812F(v)) + +/* 2 REG_MACID_DROP3_8812F */ + +#define BIT_SHIFT_MACID127_96_DROP_8812F 0 +#define BIT_MASK_MACID127_96_DROP_8812F 0xffffffffL +#define BIT_MACID127_96_DROP_8812F(x) \ + (((x) & BIT_MASK_MACID127_96_DROP_8812F) \ + << BIT_SHIFT_MACID127_96_DROP_8812F) +#define BITS_MACID127_96_DROP_8812F \ + (BIT_MASK_MACID127_96_DROP_8812F << BIT_SHIFT_MACID127_96_DROP_8812F) +#define BIT_CLEAR_MACID127_96_DROP_8812F(x) \ + ((x) & (~BITS_MACID127_96_DROP_8812F)) +#define BIT_GET_MACID127_96_DROP_8812F(x) \ + (((x) >> BIT_SHIFT_MACID127_96_DROP_8812F) & \ + BIT_MASK_MACID127_96_DROP_8812F) +#define BIT_SET_MACID127_96_DROP_8812F(x, v) \ + (BIT_CLEAR_MACID127_96_DROP_8812F(x) | BIT_MACID127_96_DROP_8812F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_0_8812F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8812F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8812F 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_0_8812F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8812F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8812F) +#define BITS_R_MACID_RELEASE_SUCCESS_0_8812F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8812F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8812F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8812F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0_8812F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_0_8812F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8812F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8812F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_0_8812F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8812F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_0_8812F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_1_8812F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8812F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8812F 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_1_8812F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8812F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8812F) +#define BITS_R_MACID_RELEASE_SUCCESS_1_8812F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8812F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8812F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8812F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1_8812F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_1_8812F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8812F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8812F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_1_8812F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8812F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_1_8812F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_2_8812F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8812F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8812F 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_2_8812F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8812F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8812F) +#define BITS_R_MACID_RELEASE_SUCCESS_2_8812F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8812F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8812F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8812F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2_8812F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_2_8812F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8812F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8812F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_2_8812F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8812F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_2_8812F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_3_8812F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8812F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8812F 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_3_8812F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8812F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8812F) +#define BITS_R_MACID_RELEASE_SUCCESS_3_8812F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8812F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8812F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8812F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3_8812F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_3_8812F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8812F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8812F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_3_8812F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8812F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_3_8812F(v)) + +/* 2 REG_MGQ_FIFO_WRITE_POINTER_8812F */ +#define BIT_MGQ_FIFO_OV_8812F BIT(7) +#define BIT_MGQ_FIFO_WPTR_ERROR_8812F BIT(6) +#define BIT_EN_MGQ_FIFO_LIFETIME_8812F BIT(5) + +#define BIT_SHIFT_MGQ_FIFO_WPTR_8812F 0 +#define BIT_MASK_MGQ_FIFO_WPTR_8812F 0x1f +#define BIT_MGQ_FIFO_WPTR_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_WPTR_8812F) << BIT_SHIFT_MGQ_FIFO_WPTR_8812F) +#define BITS_MGQ_FIFO_WPTR_8812F \ + (BIT_MASK_MGQ_FIFO_WPTR_8812F << BIT_SHIFT_MGQ_FIFO_WPTR_8812F) +#define BIT_CLEAR_MGQ_FIFO_WPTR_8812F(x) ((x) & (~BITS_MGQ_FIFO_WPTR_8812F)) +#define BIT_GET_MGQ_FIFO_WPTR_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_WPTR_8812F) & BIT_MASK_MGQ_FIFO_WPTR_8812F) +#define BIT_SET_MGQ_FIFO_WPTR_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_WPTR_8812F(x) | BIT_MGQ_FIFO_WPTR_8812F(v)) + +/* 2 REG_MGQ_FIFO_READ_POINTER_8812F */ + +#define BIT_SHIFT_MGQ_FIFO_SIZE_8812F 14 +#define BIT_MASK_MGQ_FIFO_SIZE_8812F 0x3 +#define BIT_MGQ_FIFO_SIZE_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_SIZE_8812F) << BIT_SHIFT_MGQ_FIFO_SIZE_8812F) +#define BITS_MGQ_FIFO_SIZE_8812F \ + (BIT_MASK_MGQ_FIFO_SIZE_8812F << BIT_SHIFT_MGQ_FIFO_SIZE_8812F) +#define BIT_CLEAR_MGQ_FIFO_SIZE_8812F(x) ((x) & (~BITS_MGQ_FIFO_SIZE_8812F)) +#define BIT_GET_MGQ_FIFO_SIZE_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_SIZE_8812F) & BIT_MASK_MGQ_FIFO_SIZE_8812F) +#define BIT_SET_MGQ_FIFO_SIZE_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_SIZE_8812F(x) | BIT_MGQ_FIFO_SIZE_8812F(v)) + +#define BIT_MGQ_FIFO_PAUSE_8812F BIT(13) + +#define BIT_SHIFT_MGQ_FIFO_RPTR_8812F 8 +#define BIT_MASK_MGQ_FIFO_RPTR_8812F 0x1f +#define BIT_MGQ_FIFO_RPTR_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_RPTR_8812F) << BIT_SHIFT_MGQ_FIFO_RPTR_8812F) +#define BITS_MGQ_FIFO_RPTR_8812F \ + (BIT_MASK_MGQ_FIFO_RPTR_8812F << BIT_SHIFT_MGQ_FIFO_RPTR_8812F) +#define BIT_CLEAR_MGQ_FIFO_RPTR_8812F(x) ((x) & (~BITS_MGQ_FIFO_RPTR_8812F)) +#define BIT_GET_MGQ_FIFO_RPTR_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_RPTR_8812F) & BIT_MASK_MGQ_FIFO_RPTR_8812F) +#define BIT_SET_MGQ_FIFO_RPTR_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_RPTR_8812F(x) | BIT_MGQ_FIFO_RPTR_8812F(v)) + +/* 2 REG_MGQ_FIFO_ENABLE_8812F */ +#define BIT_MGQ_FIFO_EN_8812F BIT(15) + +#define BIT_SHIFT_MGQ_FIFO_PG_SIZE_8812F 12 +#define BIT_MASK_MGQ_FIFO_PG_SIZE_8812F 0x7 +#define BIT_MGQ_FIFO_PG_SIZE_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PG_SIZE_8812F) \ + << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8812F) +#define BITS_MGQ_FIFO_PG_SIZE_8812F \ + (BIT_MASK_MGQ_FIFO_PG_SIZE_8812F << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8812F) +#define BIT_CLEAR_MGQ_FIFO_PG_SIZE_8812F(x) \ + ((x) & (~BITS_MGQ_FIFO_PG_SIZE_8812F)) +#define BIT_GET_MGQ_FIFO_PG_SIZE_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PG_SIZE_8812F) & \ + BIT_MASK_MGQ_FIFO_PG_SIZE_8812F) +#define BIT_SET_MGQ_FIFO_PG_SIZE_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PG_SIZE_8812F(x) | BIT_MGQ_FIFO_PG_SIZE_8812F(v)) + +#define BIT_SHIFT_MGQ_FIFO_START_PG_8812F 0 +#define BIT_MASK_MGQ_FIFO_START_PG_8812F 0xfff +#define BIT_MGQ_FIFO_START_PG_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_START_PG_8812F) \ + << BIT_SHIFT_MGQ_FIFO_START_PG_8812F) +#define BITS_MGQ_FIFO_START_PG_8812F \ + (BIT_MASK_MGQ_FIFO_START_PG_8812F << BIT_SHIFT_MGQ_FIFO_START_PG_8812F) +#define BIT_CLEAR_MGQ_FIFO_START_PG_8812F(x) \ + ((x) & (~BITS_MGQ_FIFO_START_PG_8812F)) +#define BIT_GET_MGQ_FIFO_START_PG_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_START_PG_8812F) & \ + BIT_MASK_MGQ_FIFO_START_PG_8812F) +#define BIT_SET_MGQ_FIFO_START_PG_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_START_PG_8812F(x) | BIT_MGQ_FIFO_START_PG_8812F(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_MASK_8812F */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8812F 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_MASK_8812F 0xffff +#define BIT_MGQ_FIFO_REL_INT_MASK_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_MASK_8812F) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8812F) +#define BITS_MGQ_FIFO_REL_INT_MASK_8812F \ + (BIT_MASK_MGQ_FIFO_REL_INT_MASK_8812F \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8812F) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8812F(x) \ + ((x) & (~BITS_MGQ_FIFO_REL_INT_MASK_8812F)) +#define BIT_GET_MGQ_FIFO_REL_INT_MASK_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8812F) & \ + BIT_MASK_MGQ_FIFO_REL_INT_MASK_8812F) +#define BIT_SET_MGQ_FIFO_REL_INT_MASK_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8812F(x) | \ + BIT_MGQ_FIFO_REL_INT_MASK_8812F(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_FLAG_8812F */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8812F 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8812F 0xffff +#define BIT_MGQ_FIFO_REL_INT_FLAG_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8812F) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8812F) +#define BITS_MGQ_FIFO_REL_INT_FLAG_8812F \ + (BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8812F \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8812F) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8812F(x) \ + ((x) & (~BITS_MGQ_FIFO_REL_INT_FLAG_8812F)) +#define BIT_GET_MGQ_FIFO_REL_INT_FLAG_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8812F) & \ + BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8812F) +#define BIT_SET_MGQ_FIFO_REL_INT_FLAG_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8812F(x) | \ + BIT_MGQ_FIFO_REL_INT_FLAG_8812F(v)) + +/* 2 REG_MGQ_FIFO_VALID_MAP_8812F */ + +#define BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8812F 0 +#define BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8812F 0xffff +#define BIT_MGQ_FIFO_PKT_VALID_MAP_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8812F) \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8812F) +#define BITS_MGQ_FIFO_PKT_VALID_MAP_8812F \ + (BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8812F \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8812F) +#define BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8812F(x) \ + ((x) & (~BITS_MGQ_FIFO_PKT_VALID_MAP_8812F)) +#define BIT_GET_MGQ_FIFO_PKT_VALID_MAP_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8812F) & \ + BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8812F) +#define BIT_SET_MGQ_FIFO_PKT_VALID_MAP_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8812F(x) | \ + BIT_MGQ_FIFO_PKT_VALID_MAP_8812F(v)) + +/* 2 REG_MGQ_FIFO_LIFETIME_8812F */ + +#define BIT_SHIFT_MGQ_FIFO_LIFETIME_8812F 0 +#define BIT_MASK_MGQ_FIFO_LIFETIME_8812F 0xffff +#define BIT_MGQ_FIFO_LIFETIME_8812F(x) \ + (((x) & BIT_MASK_MGQ_FIFO_LIFETIME_8812F) \ + << BIT_SHIFT_MGQ_FIFO_LIFETIME_8812F) +#define BITS_MGQ_FIFO_LIFETIME_8812F \ + (BIT_MASK_MGQ_FIFO_LIFETIME_8812F << BIT_SHIFT_MGQ_FIFO_LIFETIME_8812F) +#define BIT_CLEAR_MGQ_FIFO_LIFETIME_8812F(x) \ + ((x) & (~BITS_MGQ_FIFO_LIFETIME_8812F)) +#define BIT_GET_MGQ_FIFO_LIFETIME_8812F(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_LIFETIME_8812F) & \ + BIT_MASK_MGQ_FIFO_LIFETIME_8812F) +#define BIT_SET_MGQ_FIFO_LIFETIME_8812F(x, v) \ + (BIT_CLEAR_MGQ_FIFO_LIFETIME_8812F(x) | BIT_MGQ_FIFO_LIFETIME_8812F(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F 0x7f +#define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F) +#define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F(v)) + +/* 2 REG_SHCUT_SETTING_8812F */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE0_8812F */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE1_8812F */ + +/* 2 REG_SHCUT_LLC_OUI0_8812F */ + +/* 2 REG_SHCUT_LLC_OUI1_8812F */ + +/* 2 REG_SHCUT_LLC_OUI2_8812F */ + +/* 2 REG_MU_TX_CTL_8812F */ +#define BIT_R_MU_P1_WAIT_STATE_EN_8812F BIT(16) + +#define BIT_SHIFT_R_MU_RL_8812F 12 +#define BIT_MASK_R_MU_RL_8812F 0xf +#define BIT_R_MU_RL_8812F(x) \ + (((x) & BIT_MASK_R_MU_RL_8812F) << BIT_SHIFT_R_MU_RL_8812F) +#define BITS_R_MU_RL_8812F (BIT_MASK_R_MU_RL_8812F << BIT_SHIFT_R_MU_RL_8812F) +#define BIT_CLEAR_R_MU_RL_8812F(x) ((x) & (~BITS_R_MU_RL_8812F)) +#define BIT_GET_R_MU_RL_8812F(x) \ + (((x) >> BIT_SHIFT_R_MU_RL_8812F) & BIT_MASK_R_MU_RL_8812F) +#define BIT_SET_R_MU_RL_8812F(x, v) \ + (BIT_CLEAR_R_MU_RL_8812F(x) | BIT_R_MU_RL_8812F(v)) + +#define BIT_R_FORCE_P1_RATEDOWN_8812F BIT(11) + +#define BIT_SHIFT_R_MU_TAB_SEL_8812F 8 +#define BIT_MASK_R_MU_TAB_SEL_8812F 0x7 +#define BIT_R_MU_TAB_SEL_8812F(x) \ + (((x) & BIT_MASK_R_MU_TAB_SEL_8812F) << BIT_SHIFT_R_MU_TAB_SEL_8812F) +#define BITS_R_MU_TAB_SEL_8812F \ + (BIT_MASK_R_MU_TAB_SEL_8812F << BIT_SHIFT_R_MU_TAB_SEL_8812F) +#define BIT_CLEAR_R_MU_TAB_SEL_8812F(x) ((x) & (~BITS_R_MU_TAB_SEL_8812F)) +#define BIT_GET_R_MU_TAB_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_R_MU_TAB_SEL_8812F) & BIT_MASK_R_MU_TAB_SEL_8812F) +#define BIT_SET_R_MU_TAB_SEL_8812F(x, v) \ + (BIT_CLEAR_R_MU_TAB_SEL_8812F(x) | BIT_R_MU_TAB_SEL_8812F(v)) + +#define BIT_R_EN_MU_MIMO_8812F BIT(7) +#define BIT_R_EN_REVERS_GTAB_8812F BIT(6) + +#define BIT_SHIFT_R_MU_TABLE_VALID_8812F 0 +#define BIT_MASK_R_MU_TABLE_VALID_8812F 0x3f +#define BIT_R_MU_TABLE_VALID_8812F(x) \ + (((x) & BIT_MASK_R_MU_TABLE_VALID_8812F) \ + << BIT_SHIFT_R_MU_TABLE_VALID_8812F) +#define BITS_R_MU_TABLE_VALID_8812F \ + (BIT_MASK_R_MU_TABLE_VALID_8812F << BIT_SHIFT_R_MU_TABLE_VALID_8812F) +#define BIT_CLEAR_R_MU_TABLE_VALID_8812F(x) \ + ((x) & (~BITS_R_MU_TABLE_VALID_8812F)) +#define BIT_GET_R_MU_TABLE_VALID_8812F(x) \ + (((x) >> BIT_SHIFT_R_MU_TABLE_VALID_8812F) & \ + BIT_MASK_R_MU_TABLE_VALID_8812F) +#define BIT_SET_R_MU_TABLE_VALID_8812F(x, v) \ + (BIT_CLEAR_R_MU_TABLE_VALID_8812F(x) | BIT_R_MU_TABLE_VALID_8812F(v)) + +/* 2 REG_MU_STA_GID_VLD_8812F */ + +#define BIT_SHIFT_R_MU_STA_GTAB_VALID_8812F 0 +#define BIT_MASK_R_MU_STA_GTAB_VALID_8812F 0xffffffffL +#define BIT_R_MU_STA_GTAB_VALID_8812F(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8812F) \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8812F) +#define BITS_R_MU_STA_GTAB_VALID_8812F \ + (BIT_MASK_R_MU_STA_GTAB_VALID_8812F \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8812F) +#define BIT_CLEAR_R_MU_STA_GTAB_VALID_8812F(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_VALID_8812F)) +#define BIT_GET_R_MU_STA_GTAB_VALID_8812F(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8812F) & \ + BIT_MASK_R_MU_STA_GTAB_VALID_8812F) +#define BIT_SET_R_MU_STA_GTAB_VALID_8812F(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_VALID_8812F(x) | \ + BIT_R_MU_STA_GTAB_VALID_8812F(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_8812F */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8812F 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_L_8812F 0xffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_L_8812F(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_L_8812F) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8812F) +#define BITS_R_MU_STA_GTAB_POSITION_L_8812F \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_L_8812F \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8812F) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8812F(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_L_8812F)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_L_8812F(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8812F) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_L_8812F) +#define BIT_SET_R_MU_STA_GTAB_POSITION_L_8812F(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8812F(x) | \ + BIT_R_MU_STA_GTAB_POSITION_L_8812F(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_H_8812F */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8812F 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_H_8812F 0xffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_H_8812F(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_H_8812F) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8812F) +#define BITS_R_MU_STA_GTAB_POSITION_H_8812F \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_H_8812F \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8812F) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8812F(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_H_8812F)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_H_8812F(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8812F) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_H_8812F) +#define BIT_SET_R_MU_STA_GTAB_POSITION_H_8812F(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8812F(x) | \ + BIT_R_MU_STA_GTAB_POSITION_H_8812F(v)) + +/* 2 REG_CHNL_INFO_CTRL_8812F */ +#define BIT_CHNL_REF_RXNAV_8812F BIT(7) +#define BIT_CHNL_REF_VBON_8812F BIT(6) +#define BIT_CHNL_REF_EDCA_8812F BIT(5) +#define BIT_CHNL_REF_CCA_8812F BIT(4) +#define BIT_RST_CHNL_BUSY_8812F BIT(3) +#define BIT_RST_CHNL_IDLE_8812F BIT(2) +#define BIT_CHNL_INFO_RST_8812F BIT(1) +#define BIT_ATM_AIRTIME_EN_8812F BIT(0) + +/* 2 REG_CHNL_IDLE_TIME_8812F */ + +#define BIT_SHIFT_CHNL_IDLE_TIME_8812F 0 +#define BIT_MASK_CHNL_IDLE_TIME_8812F 0xffffffffL +#define BIT_CHNL_IDLE_TIME_8812F(x) \ + (((x) & BIT_MASK_CHNL_IDLE_TIME_8812F) \ + << BIT_SHIFT_CHNL_IDLE_TIME_8812F) +#define BITS_CHNL_IDLE_TIME_8812F \ + (BIT_MASK_CHNL_IDLE_TIME_8812F << BIT_SHIFT_CHNL_IDLE_TIME_8812F) +#define BIT_CLEAR_CHNL_IDLE_TIME_8812F(x) ((x) & (~BITS_CHNL_IDLE_TIME_8812F)) +#define BIT_GET_CHNL_IDLE_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_CHNL_IDLE_TIME_8812F) & \ + BIT_MASK_CHNL_IDLE_TIME_8812F) +#define BIT_SET_CHNL_IDLE_TIME_8812F(x, v) \ + (BIT_CLEAR_CHNL_IDLE_TIME_8812F(x) | BIT_CHNL_IDLE_TIME_8812F(v)) + +/* 2 REG_CHNL_BUSY_TIME_8812F */ + +#define BIT_SHIFT_CHNL_BUSY_TIME_8812F 0 +#define BIT_MASK_CHNL_BUSY_TIME_8812F 0xffffffffL +#define BIT_CHNL_BUSY_TIME_8812F(x) \ + (((x) & BIT_MASK_CHNL_BUSY_TIME_8812F) \ + << BIT_SHIFT_CHNL_BUSY_TIME_8812F) +#define BITS_CHNL_BUSY_TIME_8812F \ + (BIT_MASK_CHNL_BUSY_TIME_8812F << BIT_SHIFT_CHNL_BUSY_TIME_8812F) +#define BIT_CLEAR_CHNL_BUSY_TIME_8812F(x) ((x) & (~BITS_CHNL_BUSY_TIME_8812F)) +#define BIT_GET_CHNL_BUSY_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_CHNL_BUSY_TIME_8812F) & \ + BIT_MASK_CHNL_BUSY_TIME_8812F) +#define BIT_SET_CHNL_BUSY_TIME_8812F(x, v) \ + (BIT_CLEAR_CHNL_BUSY_TIME_8812F(x) | BIT_CHNL_BUSY_TIME_8812F(v)) + +/* 2 REG_MU_TRX_DBG_CNT_V1_8812F */ +#define BIT_MU_DNGCNT_RST_8812F BIT(20) + +#define BIT_SHIFT_MU_DNGCNT_SEL_8812F 16 +#define BIT_MASK_MU_DNGCNT_SEL_8812F 0xf +#define BIT_MU_DNGCNT_SEL_8812F(x) \ + (((x) & BIT_MASK_MU_DNGCNT_SEL_8812F) << BIT_SHIFT_MU_DNGCNT_SEL_8812F) +#define BITS_MU_DNGCNT_SEL_8812F \ + (BIT_MASK_MU_DNGCNT_SEL_8812F << BIT_SHIFT_MU_DNGCNT_SEL_8812F) +#define BIT_CLEAR_MU_DNGCNT_SEL_8812F(x) ((x) & (~BITS_MU_DNGCNT_SEL_8812F)) +#define BIT_GET_MU_DNGCNT_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_SEL_8812F) & BIT_MASK_MU_DNGCNT_SEL_8812F) +#define BIT_SET_MU_DNGCNT_SEL_8812F(x, v) \ + (BIT_CLEAR_MU_DNGCNT_SEL_8812F(x) | BIT_MU_DNGCNT_SEL_8812F(v)) + +#define BIT_SHIFT_MU_DNGCNT_8812F 0 +#define BIT_MASK_MU_DNGCNT_8812F 0xffff +#define BIT_MU_DNGCNT_8812F(x) \ + (((x) & BIT_MASK_MU_DNGCNT_8812F) << BIT_SHIFT_MU_DNGCNT_8812F) +#define BITS_MU_DNGCNT_8812F \ + (BIT_MASK_MU_DNGCNT_8812F << BIT_SHIFT_MU_DNGCNT_8812F) +#define BIT_CLEAR_MU_DNGCNT_8812F(x) ((x) & (~BITS_MU_DNGCNT_8812F)) +#define BIT_GET_MU_DNGCNT_8812F(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_8812F) & BIT_MASK_MU_DNGCNT_8812F) +#define BIT_SET_MU_DNGCNT_8812F(x, v) \ + (BIT_CLEAR_MU_DNGCNT_8812F(x) | BIT_MU_DNGCNT_8812F(v)) + +/* 2 REG_SU_DURATION_8812F */ + +#define BIT_SHIFT_SU_DURATION_8812F 0 +#define BIT_MASK_SU_DURATION_8812F 0xffff +#define BIT_SU_DURATION_8812F(x) \ + (((x) & BIT_MASK_SU_DURATION_8812F) << BIT_SHIFT_SU_DURATION_8812F) +#define BITS_SU_DURATION_8812F \ + (BIT_MASK_SU_DURATION_8812F << BIT_SHIFT_SU_DURATION_8812F) +#define BIT_CLEAR_SU_DURATION_8812F(x) ((x) & (~BITS_SU_DURATION_8812F)) +#define BIT_GET_SU_DURATION_8812F(x) \ + (((x) >> BIT_SHIFT_SU_DURATION_8812F) & BIT_MASK_SU_DURATION_8812F) +#define BIT_SET_SU_DURATION_8812F(x, v) \ + (BIT_CLEAR_SU_DURATION_8812F(x) | BIT_SU_DURATION_8812F(v)) + +/* 2 REG_MU_DURATION_8812F */ + +#define BIT_SHIFT_MU_DURATION_8812F 0 +#define BIT_MASK_MU_DURATION_8812F 0xffff +#define BIT_MU_DURATION_8812F(x) \ + (((x) & BIT_MASK_MU_DURATION_8812F) << BIT_SHIFT_MU_DURATION_8812F) +#define BITS_MU_DURATION_8812F \ + (BIT_MASK_MU_DURATION_8812F << BIT_SHIFT_MU_DURATION_8812F) +#define BIT_CLEAR_MU_DURATION_8812F(x) ((x) & (~BITS_MU_DURATION_8812F)) +#define BIT_GET_MU_DURATION_8812F(x) \ + (((x) >> BIT_SHIFT_MU_DURATION_8812F) & BIT_MASK_MU_DURATION_8812F) +#define BIT_SET_MU_DURATION_8812F(x, v) \ + (BIT_CLEAR_MU_DURATION_8812F(x) | BIT_MU_DURATION_8812F(v)) + +/* 2 REG_HW_NDPA_RTY_LIMIT_8812F */ + +#define BIT_SHIFT_HW_NDPA_RTY_LIMIT_8812F 0 +#define BIT_MASK_HW_NDPA_RTY_LIMIT_8812F 0xf +#define BIT_HW_NDPA_RTY_LIMIT_8812F(x) \ + (((x) & BIT_MASK_HW_NDPA_RTY_LIMIT_8812F) \ + << BIT_SHIFT_HW_NDPA_RTY_LIMIT_8812F) +#define BITS_HW_NDPA_RTY_LIMIT_8812F \ + (BIT_MASK_HW_NDPA_RTY_LIMIT_8812F << BIT_SHIFT_HW_NDPA_RTY_LIMIT_8812F) +#define BIT_CLEAR_HW_NDPA_RTY_LIMIT_8812F(x) \ + ((x) & (~BITS_HW_NDPA_RTY_LIMIT_8812F)) +#define BIT_GET_HW_NDPA_RTY_LIMIT_8812F(x) \ + (((x) >> BIT_SHIFT_HW_NDPA_RTY_LIMIT_8812F) & \ + BIT_MASK_HW_NDPA_RTY_LIMIT_8812F) +#define BIT_SET_HW_NDPA_RTY_LIMIT_8812F(x, v) \ + (BIT_CLEAR_HW_NDPA_RTY_LIMIT_8812F(x) | BIT_HW_NDPA_RTY_LIMIT_8812F(v)) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_EDCA_VO_PARAM_8812F */ + +#define BIT_SHIFT_TXOPLIMIT_8812F 16 +#define BIT_MASK_TXOPLIMIT_8812F 0x7ff +#define BIT_TXOPLIMIT_8812F(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8812F) << BIT_SHIFT_TXOPLIMIT_8812F) +#define BITS_TXOPLIMIT_8812F \ + (BIT_MASK_TXOPLIMIT_8812F << BIT_SHIFT_TXOPLIMIT_8812F) +#define BIT_CLEAR_TXOPLIMIT_8812F(x) ((x) & (~BITS_TXOPLIMIT_8812F)) +#define BIT_GET_TXOPLIMIT_8812F(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8812F) & BIT_MASK_TXOPLIMIT_8812F) +#define BIT_SET_TXOPLIMIT_8812F(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8812F(x) | BIT_TXOPLIMIT_8812F(v)) + +#define BIT_SHIFT_CW_8812F 8 +#define BIT_MASK_CW_8812F 0xff +#define BIT_CW_8812F(x) (((x) & BIT_MASK_CW_8812F) << BIT_SHIFT_CW_8812F) +#define BITS_CW_8812F (BIT_MASK_CW_8812F << BIT_SHIFT_CW_8812F) +#define BIT_CLEAR_CW_8812F(x) ((x) & (~BITS_CW_8812F)) +#define BIT_GET_CW_8812F(x) (((x) >> BIT_SHIFT_CW_8812F) & BIT_MASK_CW_8812F) +#define BIT_SET_CW_8812F(x, v) (BIT_CLEAR_CW_8812F(x) | BIT_CW_8812F(v)) + +#define BIT_SHIFT_AIFS_8812F 0 +#define BIT_MASK_AIFS_8812F 0xff +#define BIT_AIFS_8812F(x) (((x) & BIT_MASK_AIFS_8812F) << BIT_SHIFT_AIFS_8812F) +#define BITS_AIFS_8812F (BIT_MASK_AIFS_8812F << BIT_SHIFT_AIFS_8812F) +#define BIT_CLEAR_AIFS_8812F(x) ((x) & (~BITS_AIFS_8812F)) +#define BIT_GET_AIFS_8812F(x) \ + (((x) >> BIT_SHIFT_AIFS_8812F) & BIT_MASK_AIFS_8812F) +#define BIT_SET_AIFS_8812F(x, v) (BIT_CLEAR_AIFS_8812F(x) | BIT_AIFS_8812F(v)) + +/* 2 REG_EDCA_VI_PARAM_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_TXOPLIMIT_8812F 16 +#define BIT_MASK_TXOPLIMIT_8812F 0x7ff +#define BIT_TXOPLIMIT_8812F(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8812F) << BIT_SHIFT_TXOPLIMIT_8812F) +#define BITS_TXOPLIMIT_8812F \ + (BIT_MASK_TXOPLIMIT_8812F << BIT_SHIFT_TXOPLIMIT_8812F) +#define BIT_CLEAR_TXOPLIMIT_8812F(x) ((x) & (~BITS_TXOPLIMIT_8812F)) +#define BIT_GET_TXOPLIMIT_8812F(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8812F) & BIT_MASK_TXOPLIMIT_8812F) +#define BIT_SET_TXOPLIMIT_8812F(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8812F(x) | BIT_TXOPLIMIT_8812F(v)) + +#define BIT_SHIFT_CW_8812F 8 +#define BIT_MASK_CW_8812F 0xff +#define BIT_CW_8812F(x) (((x) & BIT_MASK_CW_8812F) << BIT_SHIFT_CW_8812F) +#define BITS_CW_8812F (BIT_MASK_CW_8812F << BIT_SHIFT_CW_8812F) +#define BIT_CLEAR_CW_8812F(x) ((x) & (~BITS_CW_8812F)) +#define BIT_GET_CW_8812F(x) (((x) >> BIT_SHIFT_CW_8812F) & BIT_MASK_CW_8812F) +#define BIT_SET_CW_8812F(x, v) (BIT_CLEAR_CW_8812F(x) | BIT_CW_8812F(v)) + +#define BIT_SHIFT_AIFS_8812F 0 +#define BIT_MASK_AIFS_8812F 0xff +#define BIT_AIFS_8812F(x) (((x) & BIT_MASK_AIFS_8812F) << BIT_SHIFT_AIFS_8812F) +#define BITS_AIFS_8812F (BIT_MASK_AIFS_8812F << BIT_SHIFT_AIFS_8812F) +#define BIT_CLEAR_AIFS_8812F(x) ((x) & (~BITS_AIFS_8812F)) +#define BIT_GET_AIFS_8812F(x) \ + (((x) >> BIT_SHIFT_AIFS_8812F) & BIT_MASK_AIFS_8812F) +#define BIT_SET_AIFS_8812F(x, v) (BIT_CLEAR_AIFS_8812F(x) | BIT_AIFS_8812F(v)) + +/* 2 REG_EDCA_BE_PARAM_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_TXOPLIMIT_8812F 16 +#define BIT_MASK_TXOPLIMIT_8812F 0x7ff +#define BIT_TXOPLIMIT_8812F(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8812F) << BIT_SHIFT_TXOPLIMIT_8812F) +#define BITS_TXOPLIMIT_8812F \ + (BIT_MASK_TXOPLIMIT_8812F << BIT_SHIFT_TXOPLIMIT_8812F) +#define BIT_CLEAR_TXOPLIMIT_8812F(x) ((x) & (~BITS_TXOPLIMIT_8812F)) +#define BIT_GET_TXOPLIMIT_8812F(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8812F) & BIT_MASK_TXOPLIMIT_8812F) +#define BIT_SET_TXOPLIMIT_8812F(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8812F(x) | BIT_TXOPLIMIT_8812F(v)) + +#define BIT_SHIFT_CW_8812F 8 +#define BIT_MASK_CW_8812F 0xff +#define BIT_CW_8812F(x) (((x) & BIT_MASK_CW_8812F) << BIT_SHIFT_CW_8812F) +#define BITS_CW_8812F (BIT_MASK_CW_8812F << BIT_SHIFT_CW_8812F) +#define BIT_CLEAR_CW_8812F(x) ((x) & (~BITS_CW_8812F)) +#define BIT_GET_CW_8812F(x) (((x) >> BIT_SHIFT_CW_8812F) & BIT_MASK_CW_8812F) +#define BIT_SET_CW_8812F(x, v) (BIT_CLEAR_CW_8812F(x) | BIT_CW_8812F(v)) + +#define BIT_SHIFT_AIFS_8812F 0 +#define BIT_MASK_AIFS_8812F 0xff +#define BIT_AIFS_8812F(x) (((x) & BIT_MASK_AIFS_8812F) << BIT_SHIFT_AIFS_8812F) +#define BITS_AIFS_8812F (BIT_MASK_AIFS_8812F << BIT_SHIFT_AIFS_8812F) +#define BIT_CLEAR_AIFS_8812F(x) ((x) & (~BITS_AIFS_8812F)) +#define BIT_GET_AIFS_8812F(x) \ + (((x) >> BIT_SHIFT_AIFS_8812F) & BIT_MASK_AIFS_8812F) +#define BIT_SET_AIFS_8812F(x, v) (BIT_CLEAR_AIFS_8812F(x) | BIT_AIFS_8812F(v)) + +/* 2 REG_EDCA_BK_PARAM_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_TXOPLIMIT_8812F 16 +#define BIT_MASK_TXOPLIMIT_8812F 0x7ff +#define BIT_TXOPLIMIT_8812F(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8812F) << BIT_SHIFT_TXOPLIMIT_8812F) +#define BITS_TXOPLIMIT_8812F \ + (BIT_MASK_TXOPLIMIT_8812F << BIT_SHIFT_TXOPLIMIT_8812F) +#define BIT_CLEAR_TXOPLIMIT_8812F(x) ((x) & (~BITS_TXOPLIMIT_8812F)) +#define BIT_GET_TXOPLIMIT_8812F(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8812F) & BIT_MASK_TXOPLIMIT_8812F) +#define BIT_SET_TXOPLIMIT_8812F(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8812F(x) | BIT_TXOPLIMIT_8812F(v)) + +#define BIT_SHIFT_CW_8812F 8 +#define BIT_MASK_CW_8812F 0xff +#define BIT_CW_8812F(x) (((x) & BIT_MASK_CW_8812F) << BIT_SHIFT_CW_8812F) +#define BITS_CW_8812F (BIT_MASK_CW_8812F << BIT_SHIFT_CW_8812F) +#define BIT_CLEAR_CW_8812F(x) ((x) & (~BITS_CW_8812F)) +#define BIT_GET_CW_8812F(x) (((x) >> BIT_SHIFT_CW_8812F) & BIT_MASK_CW_8812F) +#define BIT_SET_CW_8812F(x, v) (BIT_CLEAR_CW_8812F(x) | BIT_CW_8812F(v)) + +#define BIT_SHIFT_AIFS_8812F 0 +#define BIT_MASK_AIFS_8812F 0xff +#define BIT_AIFS_8812F(x) (((x) & BIT_MASK_AIFS_8812F) << BIT_SHIFT_AIFS_8812F) +#define BITS_AIFS_8812F (BIT_MASK_AIFS_8812F << BIT_SHIFT_AIFS_8812F) +#define BIT_CLEAR_AIFS_8812F(x) ((x) & (~BITS_AIFS_8812F)) +#define BIT_GET_AIFS_8812F(x) \ + (((x) >> BIT_SHIFT_AIFS_8812F) & BIT_MASK_AIFS_8812F) +#define BIT_SET_AIFS_8812F(x, v) (BIT_CLEAR_AIFS_8812F(x) | BIT_AIFS_8812F(v)) + +/* 2 REG_BCNTCFG_8812F */ + +#define BIT_SHIFT_BCNCW_MAX_8812F 12 +#define BIT_MASK_BCNCW_MAX_8812F 0xf +#define BIT_BCNCW_MAX_8812F(x) \ + (((x) & BIT_MASK_BCNCW_MAX_8812F) << BIT_SHIFT_BCNCW_MAX_8812F) +#define BITS_BCNCW_MAX_8812F \ + (BIT_MASK_BCNCW_MAX_8812F << BIT_SHIFT_BCNCW_MAX_8812F) +#define BIT_CLEAR_BCNCW_MAX_8812F(x) ((x) & (~BITS_BCNCW_MAX_8812F)) +#define BIT_GET_BCNCW_MAX_8812F(x) \ + (((x) >> BIT_SHIFT_BCNCW_MAX_8812F) & BIT_MASK_BCNCW_MAX_8812F) +#define BIT_SET_BCNCW_MAX_8812F(x, v) \ + (BIT_CLEAR_BCNCW_MAX_8812F(x) | BIT_BCNCW_MAX_8812F(v)) + +#define BIT_SHIFT_BCNCW_MIN_8812F 8 +#define BIT_MASK_BCNCW_MIN_8812F 0xf +#define BIT_BCNCW_MIN_8812F(x) \ + (((x) & BIT_MASK_BCNCW_MIN_8812F) << BIT_SHIFT_BCNCW_MIN_8812F) +#define BITS_BCNCW_MIN_8812F \ + (BIT_MASK_BCNCW_MIN_8812F << BIT_SHIFT_BCNCW_MIN_8812F) +#define BIT_CLEAR_BCNCW_MIN_8812F(x) ((x) & (~BITS_BCNCW_MIN_8812F)) +#define BIT_GET_BCNCW_MIN_8812F(x) \ + (((x) >> BIT_SHIFT_BCNCW_MIN_8812F) & BIT_MASK_BCNCW_MIN_8812F) +#define BIT_SET_BCNCW_MIN_8812F(x, v) \ + (BIT_CLEAR_BCNCW_MIN_8812F(x) | BIT_BCNCW_MIN_8812F(v)) + +#define BIT_SHIFT_BCNIFS_8812F 0 +#define BIT_MASK_BCNIFS_8812F 0xff +#define BIT_BCNIFS_8812F(x) \ + (((x) & BIT_MASK_BCNIFS_8812F) << BIT_SHIFT_BCNIFS_8812F) +#define BITS_BCNIFS_8812F (BIT_MASK_BCNIFS_8812F << BIT_SHIFT_BCNIFS_8812F) +#define BIT_CLEAR_BCNIFS_8812F(x) ((x) & (~BITS_BCNIFS_8812F)) +#define BIT_GET_BCNIFS_8812F(x) \ + (((x) >> BIT_SHIFT_BCNIFS_8812F) & BIT_MASK_BCNIFS_8812F) +#define BIT_SET_BCNIFS_8812F(x, v) \ + (BIT_CLEAR_BCNIFS_8812F(x) | BIT_BCNIFS_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_PIFS_8812F */ + +#define BIT_SHIFT_PIFS_8812F 0 +#define BIT_MASK_PIFS_8812F 0xff +#define BIT_PIFS_8812F(x) (((x) & BIT_MASK_PIFS_8812F) << BIT_SHIFT_PIFS_8812F) +#define BITS_PIFS_8812F (BIT_MASK_PIFS_8812F << BIT_SHIFT_PIFS_8812F) +#define BIT_CLEAR_PIFS_8812F(x) ((x) & (~BITS_PIFS_8812F)) +#define BIT_GET_PIFS_8812F(x) \ + (((x) >> BIT_SHIFT_PIFS_8812F) & BIT_MASK_PIFS_8812F) +#define BIT_SET_PIFS_8812F(x, v) (BIT_CLEAR_PIFS_8812F(x) | BIT_PIFS_8812F(v)) + +/* 2 REG_RDG_PIFS_8812F */ + +#define BIT_SHIFT_RDG_PIFS_8812F 0 +#define BIT_MASK_RDG_PIFS_8812F 0xff +#define BIT_RDG_PIFS_8812F(x) \ + (((x) & BIT_MASK_RDG_PIFS_8812F) << BIT_SHIFT_RDG_PIFS_8812F) +#define BITS_RDG_PIFS_8812F \ + (BIT_MASK_RDG_PIFS_8812F << BIT_SHIFT_RDG_PIFS_8812F) +#define BIT_CLEAR_RDG_PIFS_8812F(x) ((x) & (~BITS_RDG_PIFS_8812F)) +#define BIT_GET_RDG_PIFS_8812F(x) \ + (((x) >> BIT_SHIFT_RDG_PIFS_8812F) & BIT_MASK_RDG_PIFS_8812F) +#define BIT_SET_RDG_PIFS_8812F(x, v) \ + (BIT_CLEAR_RDG_PIFS_8812F(x) | BIT_RDG_PIFS_8812F(v)) + +/* 2 REG_SIFS_8812F */ + +#define BIT_SHIFT_SIFS_OFDM_TRX_8812F 24 +#define BIT_MASK_SIFS_OFDM_TRX_8812F 0xff +#define BIT_SIFS_OFDM_TRX_8812F(x) \ + (((x) & BIT_MASK_SIFS_OFDM_TRX_8812F) << BIT_SHIFT_SIFS_OFDM_TRX_8812F) +#define BITS_SIFS_OFDM_TRX_8812F \ + (BIT_MASK_SIFS_OFDM_TRX_8812F << BIT_SHIFT_SIFS_OFDM_TRX_8812F) +#define BIT_CLEAR_SIFS_OFDM_TRX_8812F(x) ((x) & (~BITS_SIFS_OFDM_TRX_8812F)) +#define BIT_GET_SIFS_OFDM_TRX_8812F(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8812F) & BIT_MASK_SIFS_OFDM_TRX_8812F) +#define BIT_SET_SIFS_OFDM_TRX_8812F(x, v) \ + (BIT_CLEAR_SIFS_OFDM_TRX_8812F(x) | BIT_SIFS_OFDM_TRX_8812F(v)) + +#define BIT_SHIFT_SIFS_CCK_TRX_8812F 16 +#define BIT_MASK_SIFS_CCK_TRX_8812F 0xff +#define BIT_SIFS_CCK_TRX_8812F(x) \ + (((x) & BIT_MASK_SIFS_CCK_TRX_8812F) << BIT_SHIFT_SIFS_CCK_TRX_8812F) +#define BITS_SIFS_CCK_TRX_8812F \ + (BIT_MASK_SIFS_CCK_TRX_8812F << BIT_SHIFT_SIFS_CCK_TRX_8812F) +#define BIT_CLEAR_SIFS_CCK_TRX_8812F(x) ((x) & (~BITS_SIFS_CCK_TRX_8812F)) +#define BIT_GET_SIFS_CCK_TRX_8812F(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8812F) & BIT_MASK_SIFS_CCK_TRX_8812F) +#define BIT_SET_SIFS_CCK_TRX_8812F(x, v) \ + (BIT_CLEAR_SIFS_CCK_TRX_8812F(x) | BIT_SIFS_CCK_TRX_8812F(v)) + +#define BIT_SHIFT_SIFS_OFDM_CTX_8812F 8 +#define BIT_MASK_SIFS_OFDM_CTX_8812F 0xff +#define BIT_SIFS_OFDM_CTX_8812F(x) \ + (((x) & BIT_MASK_SIFS_OFDM_CTX_8812F) << BIT_SHIFT_SIFS_OFDM_CTX_8812F) +#define BITS_SIFS_OFDM_CTX_8812F \ + (BIT_MASK_SIFS_OFDM_CTX_8812F << BIT_SHIFT_SIFS_OFDM_CTX_8812F) +#define BIT_CLEAR_SIFS_OFDM_CTX_8812F(x) ((x) & (~BITS_SIFS_OFDM_CTX_8812F)) +#define BIT_GET_SIFS_OFDM_CTX_8812F(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8812F) & BIT_MASK_SIFS_OFDM_CTX_8812F) +#define BIT_SET_SIFS_OFDM_CTX_8812F(x, v) \ + (BIT_CLEAR_SIFS_OFDM_CTX_8812F(x) | BIT_SIFS_OFDM_CTX_8812F(v)) + +#define BIT_SHIFT_SIFS_CCK_CTX_8812F 0 +#define BIT_MASK_SIFS_CCK_CTX_8812F 0xff +#define BIT_SIFS_CCK_CTX_8812F(x) \ + (((x) & BIT_MASK_SIFS_CCK_CTX_8812F) << BIT_SHIFT_SIFS_CCK_CTX_8812F) +#define BITS_SIFS_CCK_CTX_8812F \ + (BIT_MASK_SIFS_CCK_CTX_8812F << BIT_SHIFT_SIFS_CCK_CTX_8812F) +#define BIT_CLEAR_SIFS_CCK_CTX_8812F(x) ((x) & (~BITS_SIFS_CCK_CTX_8812F)) +#define BIT_GET_SIFS_CCK_CTX_8812F(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8812F) & BIT_MASK_SIFS_CCK_CTX_8812F) +#define BIT_SET_SIFS_CCK_CTX_8812F(x, v) \ + (BIT_CLEAR_SIFS_CCK_CTX_8812F(x) | BIT_SIFS_CCK_CTX_8812F(v)) + +/* 2 REG_TSFTR_SYN_OFFSET_8812F */ + +#define BIT_SHIFT_TSFTR_SNC_OFFSET_8812F 0 +#define BIT_MASK_TSFTR_SNC_OFFSET_8812F 0xffff +#define BIT_TSFTR_SNC_OFFSET_8812F(x) \ + (((x) & BIT_MASK_TSFTR_SNC_OFFSET_8812F) \ + << BIT_SHIFT_TSFTR_SNC_OFFSET_8812F) +#define BITS_TSFTR_SNC_OFFSET_8812F \ + (BIT_MASK_TSFTR_SNC_OFFSET_8812F << BIT_SHIFT_TSFTR_SNC_OFFSET_8812F) +#define BIT_CLEAR_TSFTR_SNC_OFFSET_8812F(x) \ + ((x) & (~BITS_TSFTR_SNC_OFFSET_8812F)) +#define BIT_GET_TSFTR_SNC_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_8812F) & \ + BIT_MASK_TSFTR_SNC_OFFSET_8812F) +#define BIT_SET_TSFTR_SNC_OFFSET_8812F(x, v) \ + (BIT_CLEAR_TSFTR_SNC_OFFSET_8812F(x) | BIT_TSFTR_SNC_OFFSET_8812F(v)) + +/* 2 REG_AGGR_BREAK_TIME_8812F */ + +#define BIT_SHIFT_AGGR_BK_TIME_8812F 0 +#define BIT_MASK_AGGR_BK_TIME_8812F 0xff +#define BIT_AGGR_BK_TIME_8812F(x) \ + (((x) & BIT_MASK_AGGR_BK_TIME_8812F) << BIT_SHIFT_AGGR_BK_TIME_8812F) +#define BITS_AGGR_BK_TIME_8812F \ + (BIT_MASK_AGGR_BK_TIME_8812F << BIT_SHIFT_AGGR_BK_TIME_8812F) +#define BIT_CLEAR_AGGR_BK_TIME_8812F(x) ((x) & (~BITS_AGGR_BK_TIME_8812F)) +#define BIT_GET_AGGR_BK_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_AGGR_BK_TIME_8812F) & BIT_MASK_AGGR_BK_TIME_8812F) +#define BIT_SET_AGGR_BK_TIME_8812F(x, v) \ + (BIT_CLEAR_AGGR_BK_TIME_8812F(x) | BIT_AGGR_BK_TIME_8812F(v)) + +/* 2 REG_SLOT_8812F */ + +#define BIT_SHIFT_SLOT_8812F 0 +#define BIT_MASK_SLOT_8812F 0xff +#define BIT_SLOT_8812F(x) (((x) & BIT_MASK_SLOT_8812F) << BIT_SHIFT_SLOT_8812F) +#define BITS_SLOT_8812F (BIT_MASK_SLOT_8812F << BIT_SHIFT_SLOT_8812F) +#define BIT_CLEAR_SLOT_8812F(x) ((x) & (~BITS_SLOT_8812F)) +#define BIT_GET_SLOT_8812F(x) \ + (((x) >> BIT_SHIFT_SLOT_8812F) & BIT_MASK_SLOT_8812F) +#define BIT_SET_SLOT_8812F(x, v) (BIT_CLEAR_SLOT_8812F(x) | BIT_SLOT_8812F(v)) + +/* 2 REG_NOA_ON_ERLY_TIME_8812F */ + +#define BIT_SHIFT__NOA_ON_ERLY_TIME_8812F 0 +#define BIT_MASK__NOA_ON_ERLY_TIME_8812F 0xff +#define BIT__NOA_ON_ERLY_TIME_8812F(x) \ + (((x) & BIT_MASK__NOA_ON_ERLY_TIME_8812F) \ + << BIT_SHIFT__NOA_ON_ERLY_TIME_8812F) +#define BITS__NOA_ON_ERLY_TIME_8812F \ + (BIT_MASK__NOA_ON_ERLY_TIME_8812F << BIT_SHIFT__NOA_ON_ERLY_TIME_8812F) +#define BIT_CLEAR__NOA_ON_ERLY_TIME_8812F(x) \ + ((x) & (~BITS__NOA_ON_ERLY_TIME_8812F)) +#define BIT_GET__NOA_ON_ERLY_TIME_8812F(x) \ + (((x) >> BIT_SHIFT__NOA_ON_ERLY_TIME_8812F) & \ + BIT_MASK__NOA_ON_ERLY_TIME_8812F) +#define BIT_SET__NOA_ON_ERLY_TIME_8812F(x, v) \ + (BIT_CLEAR__NOA_ON_ERLY_TIME_8812F(x) | BIT__NOA_ON_ERLY_TIME_8812F(v)) + +/* 2 REG_NOA_OFF_ERLY_TIME_8812F */ + +#define BIT_SHIFT__NOA_OFF_ERLY_TIME_8812F 0 +#define BIT_MASK__NOA_OFF_ERLY_TIME_8812F 0xff +#define BIT__NOA_OFF_ERLY_TIME_8812F(x) \ + (((x) & BIT_MASK__NOA_OFF_ERLY_TIME_8812F) \ + << BIT_SHIFT__NOA_OFF_ERLY_TIME_8812F) +#define BITS__NOA_OFF_ERLY_TIME_8812F \ + (BIT_MASK__NOA_OFF_ERLY_TIME_8812F \ + << BIT_SHIFT__NOA_OFF_ERLY_TIME_8812F) +#define BIT_CLEAR__NOA_OFF_ERLY_TIME_8812F(x) \ + ((x) & (~BITS__NOA_OFF_ERLY_TIME_8812F)) +#define BIT_GET__NOA_OFF_ERLY_TIME_8812F(x) \ + (((x) >> BIT_SHIFT__NOA_OFF_ERLY_TIME_8812F) & \ + BIT_MASK__NOA_OFF_ERLY_TIME_8812F) +#define BIT_SET__NOA_OFF_ERLY_TIME_8812F(x, v) \ + (BIT_CLEAR__NOA_OFF_ERLY_TIME_8812F(x) | \ + BIT__NOA_OFF_ERLY_TIME_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_TX_PTCL_CTRL_8812F */ +#define BIT_DIS_EDCCA_8812F BIT(15) +#define BIT_DIS_CCA_8812F BIT(14) +#define BIT_LSIG_TXOP_TXCMD_NAV_8812F BIT(13) +#define BIT_SIFS_BK_EN_8812F BIT(12) + +#define BIT_SHIFT_TXQ_NAV_MSK_8812F 8 +#define BIT_MASK_TXQ_NAV_MSK_8812F 0xf +#define BIT_TXQ_NAV_MSK_8812F(x) \ + (((x) & BIT_MASK_TXQ_NAV_MSK_8812F) << BIT_SHIFT_TXQ_NAV_MSK_8812F) +#define BITS_TXQ_NAV_MSK_8812F \ + (BIT_MASK_TXQ_NAV_MSK_8812F << BIT_SHIFT_TXQ_NAV_MSK_8812F) +#define BIT_CLEAR_TXQ_NAV_MSK_8812F(x) ((x) & (~BITS_TXQ_NAV_MSK_8812F)) +#define BIT_GET_TXQ_NAV_MSK_8812F(x) \ + (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8812F) & BIT_MASK_TXQ_NAV_MSK_8812F) +#define BIT_SET_TXQ_NAV_MSK_8812F(x, v) \ + (BIT_CLEAR_TXQ_NAV_MSK_8812F(x) | BIT_TXQ_NAV_MSK_8812F(v)) + +#define BIT_DIS_CW_8812F BIT(7) +#define BIT_NAV_END_TXOP_8812F BIT(6) +#define BIT_RDG_END_TXOP_8812F BIT(5) +#define BIT_AC_INBCN_HOLD_8812F BIT(4) +#define BIT_MGTQ_TXOP_EN_8812F BIT(3) +#define BIT_MGTQ_RTSMF_EN_8812F BIT(2) +#define BIT_HIQ_RTSMF_EN_8812F BIT(1) +#define BIT_BCN_RTSMF_EN_8812F BIT(0) + +/* 2 REG_TXPAUSE_8812F */ +#define BIT_STOP_BCN_HI_MGT_8812F BIT(7) +#define BIT_MAC_STOPBCNQ_8812F BIT(6) +#define BIT_MAC_STOPHIQ_8812F BIT(5) +#define BIT_MAC_STOPMGQ_8812F BIT(4) +#define BIT_MAC_STOPBK_8812F BIT(3) +#define BIT_MAC_STOPBE_8812F BIT(2) +#define BIT_MAC_STOPVI_8812F BIT(1) +#define BIT_MAC_STOPVO_8812F BIT(0) + +/* 2 REG_DIS_TXREQ_CLR_8812F */ +#define BIT_DIS_BT_CCA_8812F BIT(7) +#define BIT_DIS_TXREQ_CLR_HI_8812F BIT(5) +#define BIT_DIS_TXREQ_CLR_MGQ_8812F BIT(4) +#define BIT_DIS_TXREQ_CLR_VO_8812F BIT(3) +#define BIT_DIS_TXREQ_CLR_VI_8812F BIT(2) +#define BIT_DIS_TXREQ_CLR_BE_8812F BIT(1) +#define BIT_DIS_TXREQ_CLR_BK_8812F BIT(0) + +/* 2 REG_RD_CTRL_8812F */ +#define BIT_EN_CLR_TXREQ_INCCA_8812F BIT(15) +#define BIT_DIS_TX_OVER_BCNQ_8812F BIT(14) +#define BIT_EN_BCNERR_INCCCA_8812F BIT(13) +#define BIT_EDCCA_MSK_CNTDOWN_EN_8812F BIT(11) +#define BIT_DIS_TXOP_CFE_8812F BIT(10) +#define BIT_DIS_LSIG_CFE_8812F BIT(9) +#define BIT_DIS_STBC_CFE_8812F BIT(8) +#define BIT_BKQ_RD_INIT_EN_8812F BIT(7) +#define BIT_BEQ_RD_INIT_EN_8812F BIT(6) +#define BIT_VIQ_RD_INIT_EN_8812F BIT(5) +#define BIT_VOQ_RD_INIT_EN_8812F BIT(4) +#define BIT_BKQ_RD_RESP_EN_8812F BIT(3) +#define BIT_BEQ_RD_RESP_EN_8812F BIT(2) +#define BIT_VIQ_RD_RESP_EN_8812F BIT(1) +#define BIT_VOQ_RD_RESP_EN_8812F BIT(0) + +/* 2 REG_MBSSID_CTRL_8812F */ +#define BIT_MBID_BCNQ7_EN_8812F BIT(7) +#define BIT_MBID_BCNQ6_EN_8812F BIT(6) +#define BIT_MBID_BCNQ5_EN_8812F BIT(5) +#define BIT_MBID_BCNQ4_EN_8812F BIT(4) +#define BIT_MBID_BCNQ3_EN_8812F BIT(3) +#define BIT_MBID_BCNQ2_EN_8812F BIT(2) +#define BIT_MBID_BCNQ1_EN_8812F BIT(1) +#define BIT_MBID_BCNQ0_EN_8812F BIT(0) + +/* 2 REG_P2PPS_CTRL_8812F */ +#define BIT_P2P_CTW_ALLSTASLEEP_8812F BIT(7) +#define BIT_P2P_OFF_DISTX_EN_8812F BIT(6) +#define BIT_PWR_MGT_EN_8812F BIT(5) +#define BIT_P2P_NOA1_EN_8812F BIT(2) +#define BIT_P2P_NOA0_EN_8812F BIT(1) + +/* 2 REG_PKT_LIFETIME_CTRL_8812F */ +#define BIT_EN_P2P_CTWND1_8812F BIT(23) +#define BIT_EN_BKF_CLR_TXREQ_8812F BIT(22) +#define BIT_EN_TSFBIT32_RST_P2P_8812F BIT(21) +#define BIT_EN_BCN_TX_BTCCA_8812F BIT(20) +#define BIT_DIS_PKT_TX_ATIM_8812F BIT(19) +#define BIT_DIS_BCN_DIS_CTN_8812F BIT(18) +#define BIT_EN_NAVEND_RST_TXOP_8812F BIT(17) +#define BIT_EN_FILTER_CCA_8812F BIT(16) + +#define BIT_SHIFT_CCA_FILTER_THRS_8812F 8 +#define BIT_MASK_CCA_FILTER_THRS_8812F 0xff +#define BIT_CCA_FILTER_THRS_8812F(x) \ + (((x) & BIT_MASK_CCA_FILTER_THRS_8812F) \ + << BIT_SHIFT_CCA_FILTER_THRS_8812F) +#define BITS_CCA_FILTER_THRS_8812F \ + (BIT_MASK_CCA_FILTER_THRS_8812F << BIT_SHIFT_CCA_FILTER_THRS_8812F) +#define BIT_CLEAR_CCA_FILTER_THRS_8812F(x) ((x) & (~BITS_CCA_FILTER_THRS_8812F)) +#define BIT_GET_CCA_FILTER_THRS_8812F(x) \ + (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8812F) & \ + BIT_MASK_CCA_FILTER_THRS_8812F) +#define BIT_SET_CCA_FILTER_THRS_8812F(x, v) \ + (BIT_CLEAR_CCA_FILTER_THRS_8812F(x) | BIT_CCA_FILTER_THRS_8812F(v)) + +#define BIT_SHIFT_EDCCA_THRS_8812F 0 +#define BIT_MASK_EDCCA_THRS_8812F 0xff +#define BIT_EDCCA_THRS_8812F(x) \ + (((x) & BIT_MASK_EDCCA_THRS_8812F) << BIT_SHIFT_EDCCA_THRS_8812F) +#define BITS_EDCCA_THRS_8812F \ + (BIT_MASK_EDCCA_THRS_8812F << BIT_SHIFT_EDCCA_THRS_8812F) +#define BIT_CLEAR_EDCCA_THRS_8812F(x) ((x) & (~BITS_EDCCA_THRS_8812F)) +#define BIT_GET_EDCCA_THRS_8812F(x) \ + (((x) >> BIT_SHIFT_EDCCA_THRS_8812F) & BIT_MASK_EDCCA_THRS_8812F) +#define BIT_SET_EDCCA_THRS_8812F(x, v) \ + (BIT_CLEAR_EDCCA_THRS_8812F(x) | BIT_EDCCA_THRS_8812F(v)) + +/* 2 REG_P2PPS_SPEC_STATE_8812F */ +#define BIT_SPEC_POWER_STATE_8812F BIT(7) +#define BIT_SPEC_CTWINDOW_ON_8812F BIT(6) +#define BIT_SPEC_BEACON_AREA_ON_8812F BIT(5) +#define BIT_SPEC_CTWIN_EARLY_DISTX_8812F BIT(4) +#define BIT_SPEC_NOA1_OFF_PERIOD_8812F BIT(3) +#define BIT_SPEC_FORCE_DOZE1_8812F BIT(2) +#define BIT_SPEC_NOA0_OFF_PERIOD_8812F BIT(1) +#define BIT_SPEC_FORCE_DOZE0_8812F BIT(0) + +/* 2 REG_TXOP_LIMIT_CTRL_8812F */ + +#define BIT_SHIFT_TXOP_TBTT_CNT_8812F 24 +#define BIT_MASK_TXOP_TBTT_CNT_8812F 0xff +#define BIT_TXOP_TBTT_CNT_8812F(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_8812F) << BIT_SHIFT_TXOP_TBTT_CNT_8812F) +#define BITS_TXOP_TBTT_CNT_8812F \ + (BIT_MASK_TXOP_TBTT_CNT_8812F << BIT_SHIFT_TXOP_TBTT_CNT_8812F) +#define BIT_CLEAR_TXOP_TBTT_CNT_8812F(x) ((x) & (~BITS_TXOP_TBTT_CNT_8812F)) +#define BIT_GET_TXOP_TBTT_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_8812F) & BIT_MASK_TXOP_TBTT_CNT_8812F) +#define BIT_SET_TXOP_TBTT_CNT_8812F(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_8812F(x) | BIT_TXOP_TBTT_CNT_8812F(v)) + +#define BIT_SHIFT_TXOP_TBTT_CNT_SEL_8812F 20 +#define BIT_MASK_TXOP_TBTT_CNT_SEL_8812F 0xf +#define BIT_TXOP_TBTT_CNT_SEL_8812F(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_SEL_8812F) \ + << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8812F) +#define BITS_TXOP_TBTT_CNT_SEL_8812F \ + (BIT_MASK_TXOP_TBTT_CNT_SEL_8812F << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8812F) +#define BIT_CLEAR_TXOP_TBTT_CNT_SEL_8812F(x) \ + ((x) & (~BITS_TXOP_TBTT_CNT_SEL_8812F)) +#define BIT_GET_TXOP_TBTT_CNT_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_SEL_8812F) & \ + BIT_MASK_TXOP_TBTT_CNT_SEL_8812F) +#define BIT_SET_TXOP_TBTT_CNT_SEL_8812F(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_SEL_8812F(x) | BIT_TXOP_TBTT_CNT_SEL_8812F(v)) + +#define BIT_SHIFT_TXOP_LMT_EN_8812F 16 +#define BIT_MASK_TXOP_LMT_EN_8812F 0xf +#define BIT_TXOP_LMT_EN_8812F(x) \ + (((x) & BIT_MASK_TXOP_LMT_EN_8812F) << BIT_SHIFT_TXOP_LMT_EN_8812F) +#define BITS_TXOP_LMT_EN_8812F \ + (BIT_MASK_TXOP_LMT_EN_8812F << BIT_SHIFT_TXOP_LMT_EN_8812F) +#define BIT_CLEAR_TXOP_LMT_EN_8812F(x) ((x) & (~BITS_TXOP_LMT_EN_8812F)) +#define BIT_GET_TXOP_LMT_EN_8812F(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_EN_8812F) & BIT_MASK_TXOP_LMT_EN_8812F) +#define BIT_SET_TXOP_LMT_EN_8812F(x, v) \ + (BIT_CLEAR_TXOP_LMT_EN_8812F(x) | BIT_TXOP_LMT_EN_8812F(v)) + +#define BIT_SHIFT_TXOP_LMT_TX_TIME_8812F 8 +#define BIT_MASK_TXOP_LMT_TX_TIME_8812F 0xff +#define BIT_TXOP_LMT_TX_TIME_8812F(x) \ + (((x) & BIT_MASK_TXOP_LMT_TX_TIME_8812F) \ + << BIT_SHIFT_TXOP_LMT_TX_TIME_8812F) +#define BITS_TXOP_LMT_TX_TIME_8812F \ + (BIT_MASK_TXOP_LMT_TX_TIME_8812F << BIT_SHIFT_TXOP_LMT_TX_TIME_8812F) +#define BIT_CLEAR_TXOP_LMT_TX_TIME_8812F(x) \ + ((x) & (~BITS_TXOP_LMT_TX_TIME_8812F)) +#define BIT_GET_TXOP_LMT_TX_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_TX_TIME_8812F) & \ + BIT_MASK_TXOP_LMT_TX_TIME_8812F) +#define BIT_SET_TXOP_LMT_TX_TIME_8812F(x, v) \ + (BIT_CLEAR_TXOP_LMT_TX_TIME_8812F(x) | BIT_TXOP_LMT_TX_TIME_8812F(v)) + +#define BIT_TXOP_CNT_TRIGGER_RESET_8812F BIT(7) + +#define BIT_SHIFT_TXOP_LMT_PKT_NUM_8812F 0 +#define BIT_MASK_TXOP_LMT_PKT_NUM_8812F 0x3f +#define BIT_TXOP_LMT_PKT_NUM_8812F(x) \ + (((x) & BIT_MASK_TXOP_LMT_PKT_NUM_8812F) \ + << BIT_SHIFT_TXOP_LMT_PKT_NUM_8812F) +#define BITS_TXOP_LMT_PKT_NUM_8812F \ + (BIT_MASK_TXOP_LMT_PKT_NUM_8812F << BIT_SHIFT_TXOP_LMT_PKT_NUM_8812F) +#define BIT_CLEAR_TXOP_LMT_PKT_NUM_8812F(x) \ + ((x) & (~BITS_TXOP_LMT_PKT_NUM_8812F)) +#define BIT_GET_TXOP_LMT_PKT_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_PKT_NUM_8812F) & \ + BIT_MASK_TXOP_LMT_PKT_NUM_8812F) +#define BIT_SET_TXOP_LMT_PKT_NUM_8812F(x, v) \ + (BIT_CLEAR_TXOP_LMT_PKT_NUM_8812F(x) | BIT_TXOP_LMT_PKT_NUM_8812F(v)) + +/* 2 REG_BAR_TX_CTRL_8812F */ + +/* 2 REG_P2PON_DIS_TXTIME_8812F */ + +#define BIT_SHIFT_P2PON_DIS_TXTIME_8812F 0 +#define BIT_MASK_P2PON_DIS_TXTIME_8812F 0xff +#define BIT_P2PON_DIS_TXTIME_8812F(x) \ + (((x) & BIT_MASK_P2PON_DIS_TXTIME_8812F) \ + << BIT_SHIFT_P2PON_DIS_TXTIME_8812F) +#define BITS_P2PON_DIS_TXTIME_8812F \ + (BIT_MASK_P2PON_DIS_TXTIME_8812F << BIT_SHIFT_P2PON_DIS_TXTIME_8812F) +#define BIT_CLEAR_P2PON_DIS_TXTIME_8812F(x) \ + ((x) & (~BITS_P2PON_DIS_TXTIME_8812F)) +#define BIT_GET_P2PON_DIS_TXTIME_8812F(x) \ + (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8812F) & \ + BIT_MASK_P2PON_DIS_TXTIME_8812F) +#define BIT_SET_P2PON_DIS_TXTIME_8812F(x, v) \ + (BIT_CLEAR_P2PON_DIS_TXTIME_8812F(x) | BIT_P2PON_DIS_TXTIME_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_CCA_TXEN_CNT_8812F */ +#define BIT_ENABLE_STOP_UPDATE_NAV_8812F BIT(21) +#define BIT_ENABLE_GEN_RANDON_SLOT_TX_8812F BIT(20) +#define BIT_ENABLE_RANDOM_SHIFT_TX_8812F BIT(19) +#define BIT_ENABLE_EDCA_REF_FUNCTION_8812F BIT(18) +#define BIT_CCA_TXEN_CNT_SWITCH_8812F BIT(17) +#define BIT_CCA_TXEN_CNT_EN_8812F BIT(16) + +#define BIT_SHIFT_CCA_TXEN_BIG_CNT_8812F 8 +#define BIT_MASK_CCA_TXEN_BIG_CNT_8812F 0xff +#define BIT_CCA_TXEN_BIG_CNT_8812F(x) \ + (((x) & BIT_MASK_CCA_TXEN_BIG_CNT_8812F) \ + << BIT_SHIFT_CCA_TXEN_BIG_CNT_8812F) +#define BITS_CCA_TXEN_BIG_CNT_8812F \ + (BIT_MASK_CCA_TXEN_BIG_CNT_8812F << BIT_SHIFT_CCA_TXEN_BIG_CNT_8812F) +#define BIT_CLEAR_CCA_TXEN_BIG_CNT_8812F(x) \ + ((x) & (~BITS_CCA_TXEN_BIG_CNT_8812F)) +#define BIT_GET_CCA_TXEN_BIG_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_CCA_TXEN_BIG_CNT_8812F) & \ + BIT_MASK_CCA_TXEN_BIG_CNT_8812F) +#define BIT_SET_CCA_TXEN_BIG_CNT_8812F(x, v) \ + (BIT_CLEAR_CCA_TXEN_BIG_CNT_8812F(x) | BIT_CCA_TXEN_BIG_CNT_8812F(v)) + +#define BIT_SHIFT_CCA_TXEN_SMALL_CNT_8812F 0 +#define BIT_MASK_CCA_TXEN_SMALL_CNT_8812F 0xff +#define BIT_CCA_TXEN_SMALL_CNT_8812F(x) \ + (((x) & BIT_MASK_CCA_TXEN_SMALL_CNT_8812F) \ + << BIT_SHIFT_CCA_TXEN_SMALL_CNT_8812F) +#define BITS_CCA_TXEN_SMALL_CNT_8812F \ + (BIT_MASK_CCA_TXEN_SMALL_CNT_8812F \ + << BIT_SHIFT_CCA_TXEN_SMALL_CNT_8812F) +#define BIT_CLEAR_CCA_TXEN_SMALL_CNT_8812F(x) \ + ((x) & (~BITS_CCA_TXEN_SMALL_CNT_8812F)) +#define BIT_GET_CCA_TXEN_SMALL_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_CCA_TXEN_SMALL_CNT_8812F) & \ + BIT_MASK_CCA_TXEN_SMALL_CNT_8812F) +#define BIT_SET_CCA_TXEN_SMALL_CNT_8812F(x, v) \ + (BIT_CLEAR_CCA_TXEN_SMALL_CNT_8812F(x) | \ + BIT_CCA_TXEN_SMALL_CNT_8812F(v)) + +/* 2 REG_MAX_INTER_COLLISION_8812F */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_BK_8812F 24 +#define BIT_MASK_MAX_INTER_COLLISION_BK_8812F 0xff +#define BIT_MAX_INTER_COLLISION_BK_8812F(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_BK_8812F) \ + << BIT_SHIFT_MAX_INTER_COLLISION_BK_8812F) +#define BITS_MAX_INTER_COLLISION_BK_8812F \ + (BIT_MASK_MAX_INTER_COLLISION_BK_8812F \ + << BIT_SHIFT_MAX_INTER_COLLISION_BK_8812F) +#define BIT_CLEAR_MAX_INTER_COLLISION_BK_8812F(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_BK_8812F)) +#define BIT_GET_MAX_INTER_COLLISION_BK_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BK_8812F) & \ + BIT_MASK_MAX_INTER_COLLISION_BK_8812F) +#define BIT_SET_MAX_INTER_COLLISION_BK_8812F(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_BK_8812F(x) | \ + BIT_MAX_INTER_COLLISION_BK_8812F(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_BE_8812F 16 +#define BIT_MASK_MAX_INTER_COLLISION_BE_8812F 0xff +#define BIT_MAX_INTER_COLLISION_BE_8812F(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_BE_8812F) \ + << BIT_SHIFT_MAX_INTER_COLLISION_BE_8812F) +#define BITS_MAX_INTER_COLLISION_BE_8812F \ + (BIT_MASK_MAX_INTER_COLLISION_BE_8812F \ + << BIT_SHIFT_MAX_INTER_COLLISION_BE_8812F) +#define BIT_CLEAR_MAX_INTER_COLLISION_BE_8812F(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_BE_8812F)) +#define BIT_GET_MAX_INTER_COLLISION_BE_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BE_8812F) & \ + BIT_MASK_MAX_INTER_COLLISION_BE_8812F) +#define BIT_SET_MAX_INTER_COLLISION_BE_8812F(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_BE_8812F(x) | \ + BIT_MAX_INTER_COLLISION_BE_8812F(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_VI_8812F 8 +#define BIT_MASK_MAX_INTER_COLLISION_VI_8812F 0xff +#define BIT_MAX_INTER_COLLISION_VI_8812F(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_VI_8812F) \ + << BIT_SHIFT_MAX_INTER_COLLISION_VI_8812F) +#define BITS_MAX_INTER_COLLISION_VI_8812F \ + (BIT_MASK_MAX_INTER_COLLISION_VI_8812F \ + << BIT_SHIFT_MAX_INTER_COLLISION_VI_8812F) +#define BIT_CLEAR_MAX_INTER_COLLISION_VI_8812F(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_VI_8812F)) +#define BIT_GET_MAX_INTER_COLLISION_VI_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VI_8812F) & \ + BIT_MASK_MAX_INTER_COLLISION_VI_8812F) +#define BIT_SET_MAX_INTER_COLLISION_VI_8812F(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_VI_8812F(x) | \ + BIT_MAX_INTER_COLLISION_VI_8812F(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_VO_8812F 0 +#define BIT_MASK_MAX_INTER_COLLISION_VO_8812F 0xff +#define BIT_MAX_INTER_COLLISION_VO_8812F(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_VO_8812F) \ + << BIT_SHIFT_MAX_INTER_COLLISION_VO_8812F) +#define BITS_MAX_INTER_COLLISION_VO_8812F \ + (BIT_MASK_MAX_INTER_COLLISION_VO_8812F \ + << BIT_SHIFT_MAX_INTER_COLLISION_VO_8812F) +#define BIT_CLEAR_MAX_INTER_COLLISION_VO_8812F(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_VO_8812F)) +#define BIT_GET_MAX_INTER_COLLISION_VO_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VO_8812F) & \ + BIT_MASK_MAX_INTER_COLLISION_VO_8812F) +#define BIT_SET_MAX_INTER_COLLISION_VO_8812F(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_VO_8812F(x) | \ + BIT_MAX_INTER_COLLISION_VO_8812F(v)) + +/* 2 REG_MAX_INTER_COLLISION_CNT_8812F */ +#define BIT_MAX_INTER_COLLISION_EN_8812F BIT(16) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8812F 12 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8812F 0xf +#define BIT_MAX_INTER_COLLISION_CNT_BK_8812F(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8812F) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8812F) +#define BITS_MAX_INTER_COLLISION_CNT_BK_8812F \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8812F \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8812F) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK_8812F(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BK_8812F)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_BK_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8812F) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8812F) +#define BIT_SET_MAX_INTER_COLLISION_CNT_BK_8812F(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK_8812F(x) | \ + BIT_MAX_INTER_COLLISION_CNT_BK_8812F(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8812F 8 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8812F 0xf +#define BIT_MAX_INTER_COLLISION_CNT_BE_8812F(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8812F) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8812F) +#define BITS_MAX_INTER_COLLISION_CNT_BE_8812F \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8812F \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8812F) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE_8812F(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BE_8812F)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_BE_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8812F) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8812F) +#define BIT_SET_MAX_INTER_COLLISION_CNT_BE_8812F(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE_8812F(x) | \ + BIT_MAX_INTER_COLLISION_CNT_BE_8812F(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8812F 4 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8812F 0xf +#define BIT_MAX_INTER_COLLISION_CNT_VI_8812F(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8812F) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8812F) +#define BITS_MAX_INTER_COLLISION_CNT_VI_8812F \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8812F \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8812F) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI_8812F(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VI_8812F)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_VI_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8812F) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8812F) +#define BIT_SET_MAX_INTER_COLLISION_CNT_VI_8812F(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI_8812F(x) | \ + BIT_MAX_INTER_COLLISION_CNT_VI_8812F(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8812F 0 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8812F 0xf +#define BIT_MAX_INTER_COLLISION_CNT_VO_8812F(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8812F) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8812F) +#define BITS_MAX_INTER_COLLISION_CNT_VO_8812F \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8812F \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8812F) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO_8812F(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VO_8812F)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_VO_8812F(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8812F) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8812F) +#define BIT_SET_MAX_INTER_COLLISION_CNT_VO_8812F(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO_8812F(x) | \ + BIT_MAX_INTER_COLLISION_CNT_VO_8812F(v)) + +/* 2 REG_TBTT_PROHIBIT_8812F */ + +#define BIT_SHIFT_TBTT_HOLD_TIME_AP_8812F 8 +#define BIT_MASK_TBTT_HOLD_TIME_AP_8812F 0xfff +#define BIT_TBTT_HOLD_TIME_AP_8812F(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME_AP_8812F) \ + << BIT_SHIFT_TBTT_HOLD_TIME_AP_8812F) +#define BITS_TBTT_HOLD_TIME_AP_8812F \ + (BIT_MASK_TBTT_HOLD_TIME_AP_8812F << BIT_SHIFT_TBTT_HOLD_TIME_AP_8812F) +#define BIT_CLEAR_TBTT_HOLD_TIME_AP_8812F(x) \ + ((x) & (~BITS_TBTT_HOLD_TIME_AP_8812F)) +#define BIT_GET_TBTT_HOLD_TIME_AP_8812F(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP_8812F) & \ + BIT_MASK_TBTT_HOLD_TIME_AP_8812F) +#define BIT_SET_TBTT_HOLD_TIME_AP_8812F(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME_AP_8812F(x) | BIT_TBTT_HOLD_TIME_AP_8812F(v)) + +#define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8812F 0 +#define BIT_MASK_TBTT_PROHIBIT_SETUP_8812F 0xf +#define BIT_TBTT_PROHIBIT_SETUP_8812F(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8812F) \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8812F) +#define BITS_TBTT_PROHIBIT_SETUP_8812F \ + (BIT_MASK_TBTT_PROHIBIT_SETUP_8812F \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8812F) +#define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8812F(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8812F)) +#define BIT_GET_TBTT_PROHIBIT_SETUP_8812F(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8812F) & \ + BIT_MASK_TBTT_PROHIBIT_SETUP_8812F) +#define BIT_SET_TBTT_PROHIBIT_SETUP_8812F(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8812F(x) | \ + BIT_TBTT_PROHIBIT_SETUP_8812F(v)) + +/* 2 REG_P2PPS_STATE_8812F */ +#define BIT_POWER_STATE_8812F BIT(7) +#define BIT_CTWINDOW_ON_8812F BIT(6) +#define BIT_BEACON_AREA_ON_8812F BIT(5) +#define BIT_CTWIN_EARLY_DISTX_8812F BIT(4) +#define BIT_NOA1_OFF_PERIOD_8812F BIT(3) +#define BIT_FORCE_DOZE1_8812F BIT(2) +#define BIT_NOA0_OFF_PERIOD_8812F BIT(1) +#define BIT_FORCE_DOZE0_8812F BIT(0) + +/* 2 REG_RD_NAV_NXT_8812F */ + +#define BIT_SHIFT_RD_NAV_PROT_NXT_8812F 0 +#define BIT_MASK_RD_NAV_PROT_NXT_8812F 0xffff +#define BIT_RD_NAV_PROT_NXT_8812F(x) \ + (((x) & BIT_MASK_RD_NAV_PROT_NXT_8812F) \ + << BIT_SHIFT_RD_NAV_PROT_NXT_8812F) +#define BITS_RD_NAV_PROT_NXT_8812F \ + (BIT_MASK_RD_NAV_PROT_NXT_8812F << BIT_SHIFT_RD_NAV_PROT_NXT_8812F) +#define BIT_CLEAR_RD_NAV_PROT_NXT_8812F(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8812F)) +#define BIT_GET_RD_NAV_PROT_NXT_8812F(x) \ + (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8812F) & \ + BIT_MASK_RD_NAV_PROT_NXT_8812F) +#define BIT_SET_RD_NAV_PROT_NXT_8812F(x, v) \ + (BIT_CLEAR_RD_NAV_PROT_NXT_8812F(x) | BIT_RD_NAV_PROT_NXT_8812F(v)) + +/* 2 REG_NAV_PROT_LEN_8812F */ + +#define BIT_SHIFT_NAV_PROT_LEN_8812F 0 +#define BIT_MASK_NAV_PROT_LEN_8812F 0xffff +#define BIT_NAV_PROT_LEN_8812F(x) \ + (((x) & BIT_MASK_NAV_PROT_LEN_8812F) << BIT_SHIFT_NAV_PROT_LEN_8812F) +#define BITS_NAV_PROT_LEN_8812F \ + (BIT_MASK_NAV_PROT_LEN_8812F << BIT_SHIFT_NAV_PROT_LEN_8812F) +#define BIT_CLEAR_NAV_PROT_LEN_8812F(x) ((x) & (~BITS_NAV_PROT_LEN_8812F)) +#define BIT_GET_NAV_PROT_LEN_8812F(x) \ + (((x) >> BIT_SHIFT_NAV_PROT_LEN_8812F) & BIT_MASK_NAV_PROT_LEN_8812F) +#define BIT_SET_NAV_PROT_LEN_8812F(x, v) \ + (BIT_CLEAR_NAV_PROT_LEN_8812F(x) | BIT_NAV_PROT_LEN_8812F(v)) + +/* 2 REG_FTM_PTT_8812F */ + +#define BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8812F 22 +#define BIT_MASK_FTM_PTT_TSF_R2T_SEL_8812F 0x7 +#define BIT_FTM_PTT_TSF_R2T_SEL_8812F(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_R2T_SEL_8812F) \ + << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8812F) +#define BITS_FTM_PTT_TSF_R2T_SEL_8812F \ + (BIT_MASK_FTM_PTT_TSF_R2T_SEL_8812F \ + << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8812F) +#define BIT_CLEAR_FTM_PTT_TSF_R2T_SEL_8812F(x) \ + ((x) & (~BITS_FTM_PTT_TSF_R2T_SEL_8812F)) +#define BIT_GET_FTM_PTT_TSF_R2T_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8812F) & \ + BIT_MASK_FTM_PTT_TSF_R2T_SEL_8812F) +#define BIT_SET_FTM_PTT_TSF_R2T_SEL_8812F(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_R2T_SEL_8812F(x) | \ + BIT_FTM_PTT_TSF_R2T_SEL_8812F(v)) + +#define BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8812F 19 +#define BIT_MASK_FTM_PTT_TSF_T2R_SEL_8812F 0x7 +#define BIT_FTM_PTT_TSF_T2R_SEL_8812F(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_T2R_SEL_8812F) \ + << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8812F) +#define BITS_FTM_PTT_TSF_T2R_SEL_8812F \ + (BIT_MASK_FTM_PTT_TSF_T2R_SEL_8812F \ + << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8812F) +#define BIT_CLEAR_FTM_PTT_TSF_T2R_SEL_8812F(x) \ + ((x) & (~BITS_FTM_PTT_TSF_T2R_SEL_8812F)) +#define BIT_GET_FTM_PTT_TSF_T2R_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8812F) & \ + BIT_MASK_FTM_PTT_TSF_T2R_SEL_8812F) +#define BIT_SET_FTM_PTT_TSF_T2R_SEL_8812F(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_T2R_SEL_8812F(x) | \ + BIT_FTM_PTT_TSF_T2R_SEL_8812F(v)) + +#define BIT_SHIFT_FTM_PTT_TSF_SEL_8812F 16 +#define BIT_MASK_FTM_PTT_TSF_SEL_8812F 0x7 +#define BIT_FTM_PTT_TSF_SEL_8812F(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_SEL_8812F) \ + << BIT_SHIFT_FTM_PTT_TSF_SEL_8812F) +#define BITS_FTM_PTT_TSF_SEL_8812F \ + (BIT_MASK_FTM_PTT_TSF_SEL_8812F << BIT_SHIFT_FTM_PTT_TSF_SEL_8812F) +#define BIT_CLEAR_FTM_PTT_TSF_SEL_8812F(x) ((x) & (~BITS_FTM_PTT_TSF_SEL_8812F)) +#define BIT_GET_FTM_PTT_TSF_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_SEL_8812F) & \ + BIT_MASK_FTM_PTT_TSF_SEL_8812F) +#define BIT_SET_FTM_PTT_TSF_SEL_8812F(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_SEL_8812F(x) | BIT_FTM_PTT_TSF_SEL_8812F(v)) + +#define BIT_SHIFT_FTM_PTT_VALUE_8812F 0 +#define BIT_MASK_FTM_PTT_VALUE_8812F 0xffff +#define BIT_FTM_PTT_VALUE_8812F(x) \ + (((x) & BIT_MASK_FTM_PTT_VALUE_8812F) << BIT_SHIFT_FTM_PTT_VALUE_8812F) +#define BITS_FTM_PTT_VALUE_8812F \ + (BIT_MASK_FTM_PTT_VALUE_8812F << BIT_SHIFT_FTM_PTT_VALUE_8812F) +#define BIT_CLEAR_FTM_PTT_VALUE_8812F(x) ((x) & (~BITS_FTM_PTT_VALUE_8812F)) +#define BIT_GET_FTM_PTT_VALUE_8812F(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_VALUE_8812F) & BIT_MASK_FTM_PTT_VALUE_8812F) +#define BIT_SET_FTM_PTT_VALUE_8812F(x, v) \ + (BIT_CLEAR_FTM_PTT_VALUE_8812F(x) | BIT_FTM_PTT_VALUE_8812F(v)) + +/* 2 REG_FTM_TSF_8812F */ + +#define BIT_SHIFT_FTM_T2_TSF_8812F 16 +#define BIT_MASK_FTM_T2_TSF_8812F 0xffff +#define BIT_FTM_T2_TSF_8812F(x) \ + (((x) & BIT_MASK_FTM_T2_TSF_8812F) << BIT_SHIFT_FTM_T2_TSF_8812F) +#define BITS_FTM_T2_TSF_8812F \ + (BIT_MASK_FTM_T2_TSF_8812F << BIT_SHIFT_FTM_T2_TSF_8812F) +#define BIT_CLEAR_FTM_T2_TSF_8812F(x) ((x) & (~BITS_FTM_T2_TSF_8812F)) +#define BIT_GET_FTM_T2_TSF_8812F(x) \ + (((x) >> BIT_SHIFT_FTM_T2_TSF_8812F) & BIT_MASK_FTM_T2_TSF_8812F) +#define BIT_SET_FTM_T2_TSF_8812F(x, v) \ + (BIT_CLEAR_FTM_T2_TSF_8812F(x) | BIT_FTM_T2_TSF_8812F(v)) + +#define BIT_SHIFT_FTM_T1_TSF_8812F 0 +#define BIT_MASK_FTM_T1_TSF_8812F 0xffff +#define BIT_FTM_T1_TSF_8812F(x) \ + (((x) & BIT_MASK_FTM_T1_TSF_8812F) << BIT_SHIFT_FTM_T1_TSF_8812F) +#define BITS_FTM_T1_TSF_8812F \ + (BIT_MASK_FTM_T1_TSF_8812F << BIT_SHIFT_FTM_T1_TSF_8812F) +#define BIT_CLEAR_FTM_T1_TSF_8812F(x) ((x) & (~BITS_FTM_T1_TSF_8812F)) +#define BIT_GET_FTM_T1_TSF_8812F(x) \ + (((x) >> BIT_SHIFT_FTM_T1_TSF_8812F) & BIT_MASK_FTM_T1_TSF_8812F) +#define BIT_SET_FTM_T1_TSF_8812F(x, v) \ + (BIT_CLEAR_FTM_T1_TSF_8812F(x) | BIT_FTM_T1_TSF_8812F(v)) + +/* 2 REG_BCN_CTRL_8812F */ +#define BIT_DIS_RX_BSSID_FIT_8812F BIT(6) +#define BIT_P0_EN_TXBCN_RPT_8812F BIT(5) +#define BIT_DIS_TSF_UDT_8812F BIT(4) +#define BIT_EN_BCN_FUNCTION_8812F BIT(3) +#define BIT_P0_EN_RXBCN_RPT_8812F BIT(2) +#define BIT_EN_P2P_CTWINDOW_8812F BIT(1) +#define BIT_EN_P2P_BCNQ_AREA_8812F BIT(0) + +/* 2 REG_BCN_CTRL_CLINT0_8812F */ +#define BIT_CLI0_DIS_RX_BSSID_FIT_8812F BIT(6) +#define BIT_CLI0_DIS_TSF_UDT_8812F BIT(4) +#define BIT_CLI0_EN_BCN_FUNCTION_8812F BIT(3) +#define BIT_CLI0_EN_RXBCN_RPT_8812F BIT(2) +#define BIT_CLI0_ENP2P_CTWINDOW_8812F BIT(1) +#define BIT_CLI0_ENP2P_BCNQ_AREA_8812F BIT(0) + +/* 2 REG_MBID_NUM_8812F */ +#define BIT_EN_PRE_DL_BEACON_8812F BIT(3) + +#define BIT_SHIFT_MBID_BCN_NUM_8812F 0 +#define BIT_MASK_MBID_BCN_NUM_8812F 0x7 +#define BIT_MBID_BCN_NUM_8812F(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM_8812F) << BIT_SHIFT_MBID_BCN_NUM_8812F) +#define BITS_MBID_BCN_NUM_8812F \ + (BIT_MASK_MBID_BCN_NUM_8812F << BIT_SHIFT_MBID_BCN_NUM_8812F) +#define BIT_CLEAR_MBID_BCN_NUM_8812F(x) ((x) & (~BITS_MBID_BCN_NUM_8812F)) +#define BIT_GET_MBID_BCN_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM_8812F) & BIT_MASK_MBID_BCN_NUM_8812F) +#define BIT_SET_MBID_BCN_NUM_8812F(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM_8812F(x) | BIT_MBID_BCN_NUM_8812F(v)) + +/* 2 REG_DUAL_TSF_RST_8812F */ +#define BIT_FREECNT_RST_8812F BIT(5) +#define BIT_TSFTR_CLI3_RST_8812F BIT(4) +#define BIT_TSFTR_CLI2_RST_8812F BIT(3) +#define BIT_TSFTR_CLI1_RST_8812F BIT(2) +#define BIT_TSFTR_CLI0_RST_8812F BIT(1) +#define BIT_TSFTR_RST_8812F BIT(0) + +/* 2 REG_MBSSID_BCN_SPACE_8812F */ + +#define BIT_SHIFT_BCN_TIMER_SEL_FWRD_8812F 28 +#define BIT_MASK_BCN_TIMER_SEL_FWRD_8812F 0x7 +#define BIT_BCN_TIMER_SEL_FWRD_8812F(x) \ + (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_8812F) \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8812F) +#define BITS_BCN_TIMER_SEL_FWRD_8812F \ + (BIT_MASK_BCN_TIMER_SEL_FWRD_8812F \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8812F) +#define BIT_CLEAR_BCN_TIMER_SEL_FWRD_8812F(x) \ + ((x) & (~BITS_BCN_TIMER_SEL_FWRD_8812F)) +#define BIT_GET_BCN_TIMER_SEL_FWRD_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_8812F) & \ + BIT_MASK_BCN_TIMER_SEL_FWRD_8812F) +#define BIT_SET_BCN_TIMER_SEL_FWRD_8812F(x, v) \ + (BIT_CLEAR_BCN_TIMER_SEL_FWRD_8812F(x) | \ + BIT_BCN_TIMER_SEL_FWRD_8812F(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT0_8812F 16 +#define BIT_MASK_BCN_SPACE_CLINT0_8812F 0xfff +#define BIT_BCN_SPACE_CLINT0_8812F(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT0_8812F) \ + << BIT_SHIFT_BCN_SPACE_CLINT0_8812F) +#define BITS_BCN_SPACE_CLINT0_8812F \ + (BIT_MASK_BCN_SPACE_CLINT0_8812F << BIT_SHIFT_BCN_SPACE_CLINT0_8812F) +#define BIT_CLEAR_BCN_SPACE_CLINT0_8812F(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT0_8812F)) +#define BIT_GET_BCN_SPACE_CLINT0_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0_8812F) & \ + BIT_MASK_BCN_SPACE_CLINT0_8812F) +#define BIT_SET_BCN_SPACE_CLINT0_8812F(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT0_8812F(x) | BIT_BCN_SPACE_CLINT0_8812F(v)) + +#define BIT_SHIFT_BCN_SPACE0_8812F 0 +#define BIT_MASK_BCN_SPACE0_8812F 0xffff +#define BIT_BCN_SPACE0_8812F(x) \ + (((x) & BIT_MASK_BCN_SPACE0_8812F) << BIT_SHIFT_BCN_SPACE0_8812F) +#define BITS_BCN_SPACE0_8812F \ + (BIT_MASK_BCN_SPACE0_8812F << BIT_SHIFT_BCN_SPACE0_8812F) +#define BIT_CLEAR_BCN_SPACE0_8812F(x) ((x) & (~BITS_BCN_SPACE0_8812F)) +#define BIT_GET_BCN_SPACE0_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE0_8812F) & BIT_MASK_BCN_SPACE0_8812F) +#define BIT_SET_BCN_SPACE0_8812F(x, v) \ + (BIT_CLEAR_BCN_SPACE0_8812F(x) | BIT_BCN_SPACE0_8812F(v)) + +/* 2 REG_DRVERLYINT_8812F */ + +#define BIT_SHIFT_DRVERLYITV_8812F 0 +#define BIT_MASK_DRVERLYITV_8812F 0xff +#define BIT_DRVERLYITV_8812F(x) \ + (((x) & BIT_MASK_DRVERLYITV_8812F) << BIT_SHIFT_DRVERLYITV_8812F) +#define BITS_DRVERLYITV_8812F \ + (BIT_MASK_DRVERLYITV_8812F << BIT_SHIFT_DRVERLYITV_8812F) +#define BIT_CLEAR_DRVERLYITV_8812F(x) ((x) & (~BITS_DRVERLYITV_8812F)) +#define BIT_GET_DRVERLYITV_8812F(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV_8812F) & BIT_MASK_DRVERLYITV_8812F) +#define BIT_SET_DRVERLYITV_8812F(x, v) \ + (BIT_CLEAR_DRVERLYITV_8812F(x) | BIT_DRVERLYITV_8812F(v)) + +/* 2 REG_BCNDMATIM_8812F */ + +#define BIT_SHIFT_BCNDMATIM_8812F 0 +#define BIT_MASK_BCNDMATIM_8812F 0xff +#define BIT_BCNDMATIM_8812F(x) \ + (((x) & BIT_MASK_BCNDMATIM_8812F) << BIT_SHIFT_BCNDMATIM_8812F) +#define BITS_BCNDMATIM_8812F \ + (BIT_MASK_BCNDMATIM_8812F << BIT_SHIFT_BCNDMATIM_8812F) +#define BIT_CLEAR_BCNDMATIM_8812F(x) ((x) & (~BITS_BCNDMATIM_8812F)) +#define BIT_GET_BCNDMATIM_8812F(x) \ + (((x) >> BIT_SHIFT_BCNDMATIM_8812F) & BIT_MASK_BCNDMATIM_8812F) +#define BIT_SET_BCNDMATIM_8812F(x, v) \ + (BIT_CLEAR_BCNDMATIM_8812F(x) | BIT_BCNDMATIM_8812F(v)) + +/* 2 REG_ATIMWND_8812F */ + +#define BIT_SHIFT_ATIMWND0_8812F 0 +#define BIT_MASK_ATIMWND0_8812F 0xffff +#define BIT_ATIMWND0_8812F(x) \ + (((x) & BIT_MASK_ATIMWND0_8812F) << BIT_SHIFT_ATIMWND0_8812F) +#define BITS_ATIMWND0_8812F \ + (BIT_MASK_ATIMWND0_8812F << BIT_SHIFT_ATIMWND0_8812F) +#define BIT_CLEAR_ATIMWND0_8812F(x) ((x) & (~BITS_ATIMWND0_8812F)) +#define BIT_GET_ATIMWND0_8812F(x) \ + (((x) >> BIT_SHIFT_ATIMWND0_8812F) & BIT_MASK_ATIMWND0_8812F) +#define BIT_SET_ATIMWND0_8812F(x, v) \ + (BIT_CLEAR_ATIMWND0_8812F(x) | BIT_ATIMWND0_8812F(v)) + +/* 2 REG_USTIME_TSF_8812F */ + +#define BIT_SHIFT_USTIME_TSF_V1_8812F 0 +#define BIT_MASK_USTIME_TSF_V1_8812F 0xff +#define BIT_USTIME_TSF_V1_8812F(x) \ + (((x) & BIT_MASK_USTIME_TSF_V1_8812F) << BIT_SHIFT_USTIME_TSF_V1_8812F) +#define BITS_USTIME_TSF_V1_8812F \ + (BIT_MASK_USTIME_TSF_V1_8812F << BIT_SHIFT_USTIME_TSF_V1_8812F) +#define BIT_CLEAR_USTIME_TSF_V1_8812F(x) ((x) & (~BITS_USTIME_TSF_V1_8812F)) +#define BIT_GET_USTIME_TSF_V1_8812F(x) \ + (((x) >> BIT_SHIFT_USTIME_TSF_V1_8812F) & BIT_MASK_USTIME_TSF_V1_8812F) +#define BIT_SET_USTIME_TSF_V1_8812F(x, v) \ + (BIT_CLEAR_USTIME_TSF_V1_8812F(x) | BIT_USTIME_TSF_V1_8812F(v)) + +/* 2 REG_BCN_MAX_ERR_8812F */ + +#define BIT_SHIFT_BCN_MAX_ERR_8812F 0 +#define BIT_MASK_BCN_MAX_ERR_8812F 0xff +#define BIT_BCN_MAX_ERR_8812F(x) \ + (((x) & BIT_MASK_BCN_MAX_ERR_8812F) << BIT_SHIFT_BCN_MAX_ERR_8812F) +#define BITS_BCN_MAX_ERR_8812F \ + (BIT_MASK_BCN_MAX_ERR_8812F << BIT_SHIFT_BCN_MAX_ERR_8812F) +#define BIT_CLEAR_BCN_MAX_ERR_8812F(x) ((x) & (~BITS_BCN_MAX_ERR_8812F)) +#define BIT_GET_BCN_MAX_ERR_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_MAX_ERR_8812F) & BIT_MASK_BCN_MAX_ERR_8812F) +#define BIT_SET_BCN_MAX_ERR_8812F(x, v) \ + (BIT_CLEAR_BCN_MAX_ERR_8812F(x) | BIT_BCN_MAX_ERR_8812F(v)) + +/* 2 REG_RXTSF_OFFSET_CCK_8812F */ + +#define BIT_SHIFT_CCK_RXTSF_OFFSET_8812F 0 +#define BIT_MASK_CCK_RXTSF_OFFSET_8812F 0xff +#define BIT_CCK_RXTSF_OFFSET_8812F(x) \ + (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8812F) \ + << BIT_SHIFT_CCK_RXTSF_OFFSET_8812F) +#define BITS_CCK_RXTSF_OFFSET_8812F \ + (BIT_MASK_CCK_RXTSF_OFFSET_8812F << BIT_SHIFT_CCK_RXTSF_OFFSET_8812F) +#define BIT_CLEAR_CCK_RXTSF_OFFSET_8812F(x) \ + ((x) & (~BITS_CCK_RXTSF_OFFSET_8812F)) +#define BIT_GET_CCK_RXTSF_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8812F) & \ + BIT_MASK_CCK_RXTSF_OFFSET_8812F) +#define BIT_SET_CCK_RXTSF_OFFSET_8812F(x, v) \ + (BIT_CLEAR_CCK_RXTSF_OFFSET_8812F(x) | BIT_CCK_RXTSF_OFFSET_8812F(v)) + +/* 2 REG_RXTSF_OFFSET_OFDM_8812F */ + +#define BIT_SHIFT_OFDM_RXTSF_OFFSET_8812F 0 +#define BIT_MASK_OFDM_RXTSF_OFFSET_8812F 0xff +#define BIT_OFDM_RXTSF_OFFSET_8812F(x) \ + (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8812F) \ + << BIT_SHIFT_OFDM_RXTSF_OFFSET_8812F) +#define BITS_OFDM_RXTSF_OFFSET_8812F \ + (BIT_MASK_OFDM_RXTSF_OFFSET_8812F << BIT_SHIFT_OFDM_RXTSF_OFFSET_8812F) +#define BIT_CLEAR_OFDM_RXTSF_OFFSET_8812F(x) \ + ((x) & (~BITS_OFDM_RXTSF_OFFSET_8812F)) +#define BIT_GET_OFDM_RXTSF_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8812F) & \ + BIT_MASK_OFDM_RXTSF_OFFSET_8812F) +#define BIT_SET_OFDM_RXTSF_OFFSET_8812F(x, v) \ + (BIT_CLEAR_OFDM_RXTSF_OFFSET_8812F(x) | BIT_OFDM_RXTSF_OFFSET_8812F(v)) + +/* 2 REG_TSFTR_8812F */ + +#define BIT_SHIFT_TSF_TIMER_V1_8812F 0 +#define BIT_MASK_TSF_TIMER_V1_8812F 0xffffffffL +#define BIT_TSF_TIMER_V1_8812F(x) \ + (((x) & BIT_MASK_TSF_TIMER_V1_8812F) << BIT_SHIFT_TSF_TIMER_V1_8812F) +#define BITS_TSF_TIMER_V1_8812F \ + (BIT_MASK_TSF_TIMER_V1_8812F << BIT_SHIFT_TSF_TIMER_V1_8812F) +#define BIT_CLEAR_TSF_TIMER_V1_8812F(x) ((x) & (~BITS_TSF_TIMER_V1_8812F)) +#define BIT_GET_TSF_TIMER_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_V1_8812F) & BIT_MASK_TSF_TIMER_V1_8812F) +#define BIT_SET_TSF_TIMER_V1_8812F(x, v) \ + (BIT_CLEAR_TSF_TIMER_V1_8812F(x) | BIT_TSF_TIMER_V1_8812F(v)) + +/* 2 REG_TSFTR_1_8812F */ + +#define BIT_SHIFT_TSF_TIMER_V2_8812F 0 +#define BIT_MASK_TSF_TIMER_V2_8812F 0xffffffffL +#define BIT_TSF_TIMER_V2_8812F(x) \ + (((x) & BIT_MASK_TSF_TIMER_V2_8812F) << BIT_SHIFT_TSF_TIMER_V2_8812F) +#define BITS_TSF_TIMER_V2_8812F \ + (BIT_MASK_TSF_TIMER_V2_8812F << BIT_SHIFT_TSF_TIMER_V2_8812F) +#define BIT_CLEAR_TSF_TIMER_V2_8812F(x) ((x) & (~BITS_TSF_TIMER_V2_8812F)) +#define BIT_GET_TSF_TIMER_V2_8812F(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_V2_8812F) & BIT_MASK_TSF_TIMER_V2_8812F) +#define BIT_SET_TSF_TIMER_V2_8812F(x, v) \ + (BIT_CLEAR_TSF_TIMER_V2_8812F(x) | BIT_TSF_TIMER_V2_8812F(v)) + +/* 2 REG_FREERUN_CNT_8812F */ + +#define BIT_SHIFT_FREERUN_CNT_V1_8812F 0 +#define BIT_MASK_FREERUN_CNT_V1_8812F 0xffffffffL +#define BIT_FREERUN_CNT_V1_8812F(x) \ + (((x) & BIT_MASK_FREERUN_CNT_V1_8812F) \ + << BIT_SHIFT_FREERUN_CNT_V1_8812F) +#define BITS_FREERUN_CNT_V1_8812F \ + (BIT_MASK_FREERUN_CNT_V1_8812F << BIT_SHIFT_FREERUN_CNT_V1_8812F) +#define BIT_CLEAR_FREERUN_CNT_V1_8812F(x) ((x) & (~BITS_FREERUN_CNT_V1_8812F)) +#define BIT_GET_FREERUN_CNT_V1_8812F(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_V1_8812F) & \ + BIT_MASK_FREERUN_CNT_V1_8812F) +#define BIT_SET_FREERUN_CNT_V1_8812F(x, v) \ + (BIT_CLEAR_FREERUN_CNT_V1_8812F(x) | BIT_FREERUN_CNT_V1_8812F(v)) + +/* 2 REG_FREERUN_CNT_1_8812F */ + +#define BIT_SHIFT_FREERUN_CNT_V2_8812F 0 +#define BIT_MASK_FREERUN_CNT_V2_8812F 0xffffffffL +#define BIT_FREERUN_CNT_V2_8812F(x) \ + (((x) & BIT_MASK_FREERUN_CNT_V2_8812F) \ + << BIT_SHIFT_FREERUN_CNT_V2_8812F) +#define BITS_FREERUN_CNT_V2_8812F \ + (BIT_MASK_FREERUN_CNT_V2_8812F << BIT_SHIFT_FREERUN_CNT_V2_8812F) +#define BIT_CLEAR_FREERUN_CNT_V2_8812F(x) ((x) & (~BITS_FREERUN_CNT_V2_8812F)) +#define BIT_GET_FREERUN_CNT_V2_8812F(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_V2_8812F) & \ + BIT_MASK_FREERUN_CNT_V2_8812F) +#define BIT_SET_FREERUN_CNT_V2_8812F(x, v) \ + (BIT_CLEAR_FREERUN_CNT_V2_8812F(x) | BIT_FREERUN_CNT_V2_8812F(v)) + +/* 2 REG_ATIMWND1_V1_8812F */ + +#define BIT_SHIFT_ATIMWND1_V1_8812F 0 +#define BIT_MASK_ATIMWND1_V1_8812F 0xff +#define BIT_ATIMWND1_V1_8812F(x) \ + (((x) & BIT_MASK_ATIMWND1_V1_8812F) << BIT_SHIFT_ATIMWND1_V1_8812F) +#define BITS_ATIMWND1_V1_8812F \ + (BIT_MASK_ATIMWND1_V1_8812F << BIT_SHIFT_ATIMWND1_V1_8812F) +#define BIT_CLEAR_ATIMWND1_V1_8812F(x) ((x) & (~BITS_ATIMWND1_V1_8812F)) +#define BIT_GET_ATIMWND1_V1_8812F(x) \ + (((x) >> BIT_SHIFT_ATIMWND1_V1_8812F) & BIT_MASK_ATIMWND1_V1_8812F) +#define BIT_SET_ATIMWND1_V1_8812F(x, v) \ + (BIT_CLEAR_ATIMWND1_V1_8812F(x) | BIT_ATIMWND1_V1_8812F(v)) + +/* 2 REG_TBTT_PROHIBIT_INFRA_8812F */ + +#define BIT_SHIFT_TBTT_PROHIBIT_INFRA_8812F 0 +#define BIT_MASK_TBTT_PROHIBIT_INFRA_8812F 0xff +#define BIT_TBTT_PROHIBIT_INFRA_8812F(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA_8812F) \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8812F) +#define BITS_TBTT_PROHIBIT_INFRA_8812F \ + (BIT_MASK_TBTT_PROHIBIT_INFRA_8812F \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8812F) +#define BIT_CLEAR_TBTT_PROHIBIT_INFRA_8812F(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_INFRA_8812F)) +#define BIT_GET_TBTT_PROHIBIT_INFRA_8812F(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA_8812F) & \ + BIT_MASK_TBTT_PROHIBIT_INFRA_8812F) +#define BIT_SET_TBTT_PROHIBIT_INFRA_8812F(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_INFRA_8812F(x) | \ + BIT_TBTT_PROHIBIT_INFRA_8812F(v)) + +/* 2 REG_CTWND_8812F */ + +#define BIT_SHIFT_CTWND_8812F 0 +#define BIT_MASK_CTWND_8812F 0xff +#define BIT_CTWND_8812F(x) \ + (((x) & BIT_MASK_CTWND_8812F) << BIT_SHIFT_CTWND_8812F) +#define BITS_CTWND_8812F (BIT_MASK_CTWND_8812F << BIT_SHIFT_CTWND_8812F) +#define BIT_CLEAR_CTWND_8812F(x) ((x) & (~BITS_CTWND_8812F)) +#define BIT_GET_CTWND_8812F(x) \ + (((x) >> BIT_SHIFT_CTWND_8812F) & BIT_MASK_CTWND_8812F) +#define BIT_SET_CTWND_8812F(x, v) \ + (BIT_CLEAR_CTWND_8812F(x) | BIT_CTWND_8812F(v)) + +/* 2 REG_BCNIVLCUNT_8812F */ + +#define BIT_SHIFT_BCNIVLCUNT_8812F 0 +#define BIT_MASK_BCNIVLCUNT_8812F 0x7f +#define BIT_BCNIVLCUNT_8812F(x) \ + (((x) & BIT_MASK_BCNIVLCUNT_8812F) << BIT_SHIFT_BCNIVLCUNT_8812F) +#define BITS_BCNIVLCUNT_8812F \ + (BIT_MASK_BCNIVLCUNT_8812F << BIT_SHIFT_BCNIVLCUNT_8812F) +#define BIT_CLEAR_BCNIVLCUNT_8812F(x) ((x) & (~BITS_BCNIVLCUNT_8812F)) +#define BIT_GET_BCNIVLCUNT_8812F(x) \ + (((x) >> BIT_SHIFT_BCNIVLCUNT_8812F) & BIT_MASK_BCNIVLCUNT_8812F) +#define BIT_SET_BCNIVLCUNT_8812F(x, v) \ + (BIT_CLEAR_BCNIVLCUNT_8812F(x) | BIT_BCNIVLCUNT_8812F(v)) + +/* 2 REG_BCNDROPCTRL_8812F */ +#define BIT_BEACON_DROP_EN_8812F BIT(7) + +#define BIT_SHIFT_BEACON_DROP_IVL_8812F 0 +#define BIT_MASK_BEACON_DROP_IVL_8812F 0x7f +#define BIT_BEACON_DROP_IVL_8812F(x) \ + (((x) & BIT_MASK_BEACON_DROP_IVL_8812F) \ + << BIT_SHIFT_BEACON_DROP_IVL_8812F) +#define BITS_BEACON_DROP_IVL_8812F \ + (BIT_MASK_BEACON_DROP_IVL_8812F << BIT_SHIFT_BEACON_DROP_IVL_8812F) +#define BIT_CLEAR_BEACON_DROP_IVL_8812F(x) ((x) & (~BITS_BEACON_DROP_IVL_8812F)) +#define BIT_GET_BEACON_DROP_IVL_8812F(x) \ + (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8812F) & \ + BIT_MASK_BEACON_DROP_IVL_8812F) +#define BIT_SET_BEACON_DROP_IVL_8812F(x, v) \ + (BIT_CLEAR_BEACON_DROP_IVL_8812F(x) | BIT_BEACON_DROP_IVL_8812F(v)) + +/* 2 REG_HGQ_TIMEOUT_PERIOD_8812F */ + +#define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8812F 0 +#define BIT_MASK_HGQ_TIMEOUT_PERIOD_8812F 0xff +#define BIT_HGQ_TIMEOUT_PERIOD_8812F(x) \ + (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8812F) \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8812F) +#define BITS_HGQ_TIMEOUT_PERIOD_8812F \ + (BIT_MASK_HGQ_TIMEOUT_PERIOD_8812F \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8812F) +#define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8812F(x) \ + ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8812F)) +#define BIT_GET_HGQ_TIMEOUT_PERIOD_8812F(x) \ + (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8812F) & \ + BIT_MASK_HGQ_TIMEOUT_PERIOD_8812F) +#define BIT_SET_HGQ_TIMEOUT_PERIOD_8812F(x, v) \ + (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8812F(x) | \ + BIT_HGQ_TIMEOUT_PERIOD_8812F(v)) + +/* 2 REG_TXCMD_TIMEOUT_PERIOD_8812F */ + +#define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8812F 0 +#define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8812F 0xff +#define BIT_TXCMD_TIMEOUT_PERIOD_8812F(x) \ + (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8812F) \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8812F) +#define BITS_TXCMD_TIMEOUT_PERIOD_8812F \ + (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8812F \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8812F) +#define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8812F(x) \ + ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8812F)) +#define BIT_GET_TXCMD_TIMEOUT_PERIOD_8812F(x) \ + (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8812F) & \ + BIT_MASK_TXCMD_TIMEOUT_PERIOD_8812F) +#define BIT_SET_TXCMD_TIMEOUT_PERIOD_8812F(x, v) \ + (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8812F(x) | \ + BIT_TXCMD_TIMEOUT_PERIOD_8812F(v)) + +/* 2 REG_MISC_CTRL_8812F */ +#define BIT_DIS_MARK_TSF_US_V2_8812F BIT(7) +#define BIT_AUTO_SYNC_BY_TBTT_8812F BIT(6) +#define BIT_DIS_TRX_CAL_BCN_8812F BIT(5) +#define BIT_DIS_TX_CAL_TBTT_8812F BIT(4) +#define BIT_EN_FREECNT_8812F BIT(3) +#define BIT_BCN_AGGRESSION_8812F BIT(2) + +#define BIT_SHIFT_DIS_SECONDARY_CCA_8812F 0 +#define BIT_MASK_DIS_SECONDARY_CCA_8812F 0x3 +#define BIT_DIS_SECONDARY_CCA_8812F(x) \ + (((x) & BIT_MASK_DIS_SECONDARY_CCA_8812F) \ + << BIT_SHIFT_DIS_SECONDARY_CCA_8812F) +#define BITS_DIS_SECONDARY_CCA_8812F \ + (BIT_MASK_DIS_SECONDARY_CCA_8812F << BIT_SHIFT_DIS_SECONDARY_CCA_8812F) +#define BIT_CLEAR_DIS_SECONDARY_CCA_8812F(x) \ + ((x) & (~BITS_DIS_SECONDARY_CCA_8812F)) +#define BIT_GET_DIS_SECONDARY_CCA_8812F(x) \ + (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA_8812F) & \ + BIT_MASK_DIS_SECONDARY_CCA_8812F) +#define BIT_SET_DIS_SECONDARY_CCA_8812F(x, v) \ + (BIT_CLEAR_DIS_SECONDARY_CCA_8812F(x) | BIT_DIS_SECONDARY_CCA_8812F(v)) + +/* 2 REG_BCN_CTRL_CLINT1_8812F */ +#define BIT_CLI1_DIS_RX_BSSID_FIT_8812F BIT(6) +#define BIT_CLI1_DIS_TSF_UDT_8812F BIT(4) +#define BIT_CLI1_EN_BCN_FUNCTION_8812F BIT(3) +#define BIT_CLI1_EN_RXBCN_RPT_8812F BIT(2) +#define BIT_CLI1_ENP2P_CTWINDOW_8812F BIT(1) +#define BIT_CLI1_ENP2P_BCNQ_AREA_8812F BIT(0) + +/* 2 REG_BCN_CTRL_CLINT2_8812F */ +#define BIT_CLI2_DIS_RX_BSSID_FIT_8812F BIT(6) +#define BIT_CLI2_DIS_TSF_UDT_8812F BIT(4) +#define BIT_CLI2_EN_BCN_FUNCTION_8812F BIT(3) +#define BIT_CLI2_EN_RXBCN_RPT_8812F BIT(2) +#define BIT_CLI2_ENP2P_CTWINDOW_8812F BIT(1) +#define BIT_CLI2_ENP2P_BCNQ_AREA_8812F BIT(0) + +/* 2 REG_BCN_CTRL_CLINT3_8812F */ +#define BIT_CLI3_DIS_RX_BSSID_FIT_8812F BIT(6) +#define BIT_CLI3_DIS_TSF_UDT_8812F BIT(4) +#define BIT_CLI3_EN_BCN_FUNCTION_8812F BIT(3) +#define BIT_CLI3_EN_RXBCN_RPT_8812F BIT(2) +#define BIT_CLI3_ENP2P_CTWINDOW_8812F BIT(1) +#define BIT_CLI3_ENP2P_BCNQ_AREA_8812F BIT(0) + +/* 2 REG_EXTEND_CTRL_8812F */ +#define BIT_EN_TSFBIT32_RST_P2P2_8812F BIT(5) +#define BIT_EN_TSFBIT32_RST_P2P1_8812F BIT(4) + +#define BIT_SHIFT_PORT_SEL_8812F 0 +#define BIT_MASK_PORT_SEL_8812F 0x7 +#define BIT_PORT_SEL_8812F(x) \ + (((x) & BIT_MASK_PORT_SEL_8812F) << BIT_SHIFT_PORT_SEL_8812F) +#define BITS_PORT_SEL_8812F \ + (BIT_MASK_PORT_SEL_8812F << BIT_SHIFT_PORT_SEL_8812F) +#define BIT_CLEAR_PORT_SEL_8812F(x) ((x) & (~BITS_PORT_SEL_8812F)) +#define BIT_GET_PORT_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_PORT_SEL_8812F) & BIT_MASK_PORT_SEL_8812F) +#define BIT_SET_PORT_SEL_8812F(x, v) \ + (BIT_CLEAR_PORT_SEL_8812F(x) | BIT_PORT_SEL_8812F(v)) + +/* 2 REG_P2PPS1_SPEC_STATE_8812F */ +#define BIT_P2P1_SPEC_POWER_STATE_8812F BIT(7) +#define BIT_P2P1_SPEC_CTWINDOW_ON_8812F BIT(6) +#define BIT_P2P1_SPEC_BCN_AREA_ON_8812F BIT(5) +#define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX_8812F BIT(4) +#define BIT_P2P1_SPEC_NOA1_OFF_PERIOD_8812F BIT(3) +#define BIT_P2P1_SPEC_FORCE_DOZE1_8812F BIT(2) +#define BIT_P2P1_SPEC_NOA0_OFF_PERIOD_8812F BIT(1) +#define BIT_P2P1_SPEC_FORCE_DOZE0_8812F BIT(0) + +/* 2 REG_P2PPS1_STATE_8812F */ +#define BIT_P2P1_POWER_STATE_8812F BIT(7) +#define BIT_P2P1_CTWINDOW_ON_8812F BIT(6) +#define BIT_P2P1_BEACON_AREA_ON_8812F BIT(5) +#define BIT_P2P1_CTWIN_EARLY_DISTX_8812F BIT(4) +#define BIT_P2P1_NOA1_OFF_PERIOD_8812F BIT(3) +#define BIT_P2P1_FORCE_DOZE1_8812F BIT(2) +#define BIT_P2P1_NOA0_OFF_PERIOD_8812F BIT(1) +#define BIT_P2P1_FORCE_DOZE0_8812F BIT(0) + +/* 2 REG_P2PPS2_SPEC_STATE_8812F */ +#define BIT_P2P2_SPEC_POWER_STATE_8812F BIT(7) +#define BIT_P2P2_SPEC_CTWINDOW_ON_8812F BIT(6) +#define BIT_P2P2_SPEC_BCN_AREA_ON_8812F BIT(5) +#define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX_8812F BIT(4) +#define BIT_P2P2_SPEC_NOA1_OFF_PERIOD_8812F BIT(3) +#define BIT_P2P2_SPEC_FORCE_DOZE1_8812F BIT(2) +#define BIT_P2P2_SPEC_NOA0_OFF_PERIOD_8812F BIT(1) +#define BIT_P2P2_SPEC_FORCE_DOZE0_8812F BIT(0) + +/* 2 REG_P2PPS2_STATE_8812F */ +#define BIT_P2P2_POWER_STATE_8812F BIT(7) +#define BIT_P2P2_CTWINDOW_ON_8812F BIT(6) +#define BIT_P2P2_BEACON_AREA_ON_8812F BIT(5) +#define BIT_P2P2_CTWIN_EARLY_DISTX_8812F BIT(4) +#define BIT_P2P2_NOA1_OFF_PERIOD_8812F BIT(3) +#define BIT_P2P2_FORCE_DOZE1_8812F BIT(2) +#define BIT_P2P2_NOA0_OFF_PERIOD_8812F BIT(1) +#define BIT_P2P2_FORCE_DOZE0_8812F BIT(0) + +/* 2 REG_PS_TIMER0_8812F */ + +#define BIT_SHIFT_PSTIMER0_INT_8812F 5 +#define BIT_MASK_PSTIMER0_INT_8812F 0x7ffffff +#define BIT_PSTIMER0_INT_8812F(x) \ + (((x) & BIT_MASK_PSTIMER0_INT_8812F) << BIT_SHIFT_PSTIMER0_INT_8812F) +#define BITS_PSTIMER0_INT_8812F \ + (BIT_MASK_PSTIMER0_INT_8812F << BIT_SHIFT_PSTIMER0_INT_8812F) +#define BIT_CLEAR_PSTIMER0_INT_8812F(x) ((x) & (~BITS_PSTIMER0_INT_8812F)) +#define BIT_GET_PSTIMER0_INT_8812F(x) \ + (((x) >> BIT_SHIFT_PSTIMER0_INT_8812F) & BIT_MASK_PSTIMER0_INT_8812F) +#define BIT_SET_PSTIMER0_INT_8812F(x, v) \ + (BIT_CLEAR_PSTIMER0_INT_8812F(x) | BIT_PSTIMER0_INT_8812F(v)) + +/* 2 REG_PS_TIMER1_8812F */ + +#define BIT_SHIFT_PSTIMER1_INT_8812F 5 +#define BIT_MASK_PSTIMER1_INT_8812F 0x7ffffff +#define BIT_PSTIMER1_INT_8812F(x) \ + (((x) & BIT_MASK_PSTIMER1_INT_8812F) << BIT_SHIFT_PSTIMER1_INT_8812F) +#define BITS_PSTIMER1_INT_8812F \ + (BIT_MASK_PSTIMER1_INT_8812F << BIT_SHIFT_PSTIMER1_INT_8812F) +#define BIT_CLEAR_PSTIMER1_INT_8812F(x) ((x) & (~BITS_PSTIMER1_INT_8812F)) +#define BIT_GET_PSTIMER1_INT_8812F(x) \ + (((x) >> BIT_SHIFT_PSTIMER1_INT_8812F) & BIT_MASK_PSTIMER1_INT_8812F) +#define BIT_SET_PSTIMER1_INT_8812F(x, v) \ + (BIT_CLEAR_PSTIMER1_INT_8812F(x) | BIT_PSTIMER1_INT_8812F(v)) + +/* 2 REG_PS_TIMER2_8812F */ + +#define BIT_SHIFT_PSTIMER2_INT_8812F 5 +#define BIT_MASK_PSTIMER2_INT_8812F 0x7ffffff +#define BIT_PSTIMER2_INT_8812F(x) \ + (((x) & BIT_MASK_PSTIMER2_INT_8812F) << BIT_SHIFT_PSTIMER2_INT_8812F) +#define BITS_PSTIMER2_INT_8812F \ + (BIT_MASK_PSTIMER2_INT_8812F << BIT_SHIFT_PSTIMER2_INT_8812F) +#define BIT_CLEAR_PSTIMER2_INT_8812F(x) ((x) & (~BITS_PSTIMER2_INT_8812F)) +#define BIT_GET_PSTIMER2_INT_8812F(x) \ + (((x) >> BIT_SHIFT_PSTIMER2_INT_8812F) & BIT_MASK_PSTIMER2_INT_8812F) +#define BIT_SET_PSTIMER2_INT_8812F(x, v) \ + (BIT_CLEAR_PSTIMER2_INT_8812F(x) | BIT_PSTIMER2_INT_8812F(v)) + +/* 2 REG_TBTT_CTN_AREA_8812F */ + +#define BIT_SHIFT_TBTT_CTN_AREA_8812F 0 +#define BIT_MASK_TBTT_CTN_AREA_8812F 0xff +#define BIT_TBTT_CTN_AREA_8812F(x) \ + (((x) & BIT_MASK_TBTT_CTN_AREA_8812F) << BIT_SHIFT_TBTT_CTN_AREA_8812F) +#define BITS_TBTT_CTN_AREA_8812F \ + (BIT_MASK_TBTT_CTN_AREA_8812F << BIT_SHIFT_TBTT_CTN_AREA_8812F) +#define BIT_CLEAR_TBTT_CTN_AREA_8812F(x) ((x) & (~BITS_TBTT_CTN_AREA_8812F)) +#define BIT_GET_TBTT_CTN_AREA_8812F(x) \ + (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8812F) & BIT_MASK_TBTT_CTN_AREA_8812F) +#define BIT_SET_TBTT_CTN_AREA_8812F(x, v) \ + (BIT_CLEAR_TBTT_CTN_AREA_8812F(x) | BIT_TBTT_CTN_AREA_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_FORCE_BCN_IFS_8812F */ + +#define BIT_SHIFT_FORCE_BCN_IFS_8812F 0 +#define BIT_MASK_FORCE_BCN_IFS_8812F 0xff +#define BIT_FORCE_BCN_IFS_8812F(x) \ + (((x) & BIT_MASK_FORCE_BCN_IFS_8812F) << BIT_SHIFT_FORCE_BCN_IFS_8812F) +#define BITS_FORCE_BCN_IFS_8812F \ + (BIT_MASK_FORCE_BCN_IFS_8812F << BIT_SHIFT_FORCE_BCN_IFS_8812F) +#define BIT_CLEAR_FORCE_BCN_IFS_8812F(x) ((x) & (~BITS_FORCE_BCN_IFS_8812F)) +#define BIT_GET_FORCE_BCN_IFS_8812F(x) \ + (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8812F) & BIT_MASK_FORCE_BCN_IFS_8812F) +#define BIT_SET_FORCE_BCN_IFS_8812F(x, v) \ + (BIT_CLEAR_FORCE_BCN_IFS_8812F(x) | BIT_FORCE_BCN_IFS_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_TXOP_MIN_8812F */ +#define BIT_HIQ_NAV_BREAK_EN_8812F BIT(15) +#define BIT_MGQ_NAV_BREAK_EN_8812F BIT(14) + +#define BIT_SHIFT_TXOP_MIN_8812F 0 +#define BIT_MASK_TXOP_MIN_8812F 0x3fff +#define BIT_TXOP_MIN_8812F(x) \ + (((x) & BIT_MASK_TXOP_MIN_8812F) << BIT_SHIFT_TXOP_MIN_8812F) +#define BITS_TXOP_MIN_8812F \ + (BIT_MASK_TXOP_MIN_8812F << BIT_SHIFT_TXOP_MIN_8812F) +#define BIT_CLEAR_TXOP_MIN_8812F(x) ((x) & (~BITS_TXOP_MIN_8812F)) +#define BIT_GET_TXOP_MIN_8812F(x) \ + (((x) >> BIT_SHIFT_TXOP_MIN_8812F) & BIT_MASK_TXOP_MIN_8812F) +#define BIT_SET_TXOP_MIN_8812F(x, v) \ + (BIT_CLEAR_TXOP_MIN_8812F(x) | BIT_TXOP_MIN_8812F(v)) + +/* 2 REG_PRE_BKF_TIME_8812F */ + +#define BIT_SHIFT_PRE_BKF_TIME_8812F 0 +#define BIT_MASK_PRE_BKF_TIME_8812F 0xff +#define BIT_PRE_BKF_TIME_8812F(x) \ + (((x) & BIT_MASK_PRE_BKF_TIME_8812F) << BIT_SHIFT_PRE_BKF_TIME_8812F) +#define BITS_PRE_BKF_TIME_8812F \ + (BIT_MASK_PRE_BKF_TIME_8812F << BIT_SHIFT_PRE_BKF_TIME_8812F) +#define BIT_CLEAR_PRE_BKF_TIME_8812F(x) ((x) & (~BITS_PRE_BKF_TIME_8812F)) +#define BIT_GET_PRE_BKF_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_PRE_BKF_TIME_8812F) & BIT_MASK_PRE_BKF_TIME_8812F) +#define BIT_SET_PRE_BKF_TIME_8812F(x, v) \ + (BIT_CLEAR_PRE_BKF_TIME_8812F(x) | BIT_PRE_BKF_TIME_8812F(v)) + +/* 2 REG_CROSS_TXOP_CTRL_8812F */ +#define BIT_TXFAIL_BREACK_TXOP_EN_8812F BIT(3) +#define BIT_DTIM_BYPASS_8812F BIT(2) +#define BIT_RTS_NAV_TXOP_8812F BIT(1) +#define BIT_NOT_CROSS_TXOP_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_RX_TBTT_SHIFT_V1_8812F */ +#define BIT_RX_TBTT_SHIFT_RW_FLAG_V1_8812F BIT(31) + +#define BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8812F 16 +#define BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8812F 0xfff +#define BIT_RX_TBTT_SHIFT_OFFSET_V1_8812F(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8812F) \ + << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8812F) +#define BITS_RX_TBTT_SHIFT_OFFSET_V1_8812F \ + (BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8812F \ + << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8812F) +#define BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_V1_8812F(x) \ + ((x) & (~BITS_RX_TBTT_SHIFT_OFFSET_V1_8812F)) +#define BIT_GET_RX_TBTT_SHIFT_OFFSET_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8812F) & \ + BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8812F) +#define BIT_SET_RX_TBTT_SHIFT_OFFSET_V1_8812F(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_V1_8812F(x) | \ + BIT_RX_TBTT_SHIFT_OFFSET_V1_8812F(v)) + +#define BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8812F 8 +#define BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8812F 0x7 +#define BIT_RX_TBTT_SHIFT_SEL_V1_8812F(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8812F) \ + << BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8812F) +#define BITS_RX_TBTT_SHIFT_SEL_V1_8812F \ + (BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8812F \ + << BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8812F) +#define BIT_CLEAR_RX_TBTT_SHIFT_SEL_V1_8812F(x) \ + ((x) & (~BITS_RX_TBTT_SHIFT_SEL_V1_8812F)) +#define BIT_GET_RX_TBTT_SHIFT_SEL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8812F) & \ + BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8812F) +#define BIT_SET_RX_TBTT_SHIFT_SEL_V1_8812F(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_SEL_V1_8812F(x) | \ + BIT_RX_TBTT_SHIFT_SEL_V1_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_ATIMWND2_8812F */ + +#define BIT_SHIFT_ATIMWND2_8812F 0 +#define BIT_MASK_ATIMWND2_8812F 0xff +#define BIT_ATIMWND2_8812F(x) \ + (((x) & BIT_MASK_ATIMWND2_8812F) << BIT_SHIFT_ATIMWND2_8812F) +#define BITS_ATIMWND2_8812F \ + (BIT_MASK_ATIMWND2_8812F << BIT_SHIFT_ATIMWND2_8812F) +#define BIT_CLEAR_ATIMWND2_8812F(x) ((x) & (~BITS_ATIMWND2_8812F)) +#define BIT_GET_ATIMWND2_8812F(x) \ + (((x) >> BIT_SHIFT_ATIMWND2_8812F) & BIT_MASK_ATIMWND2_8812F) +#define BIT_SET_ATIMWND2_8812F(x, v) \ + (BIT_CLEAR_ATIMWND2_8812F(x) | BIT_ATIMWND2_8812F(v)) + +/* 2 REG_ATIMWND3_8812F */ + +#define BIT_SHIFT_ATIMWND3_8812F 0 +#define BIT_MASK_ATIMWND3_8812F 0xff +#define BIT_ATIMWND3_8812F(x) \ + (((x) & BIT_MASK_ATIMWND3_8812F) << BIT_SHIFT_ATIMWND3_8812F) +#define BITS_ATIMWND3_8812F \ + (BIT_MASK_ATIMWND3_8812F << BIT_SHIFT_ATIMWND3_8812F) +#define BIT_CLEAR_ATIMWND3_8812F(x) ((x) & (~BITS_ATIMWND3_8812F)) +#define BIT_GET_ATIMWND3_8812F(x) \ + (((x) >> BIT_SHIFT_ATIMWND3_8812F) & BIT_MASK_ATIMWND3_8812F) +#define BIT_SET_ATIMWND3_8812F(x, v) \ + (BIT_CLEAR_ATIMWND3_8812F(x) | BIT_ATIMWND3_8812F(v)) + +/* 2 REG_ATIMWND4_8812F */ + +#define BIT_SHIFT_ATIMWND4_8812F 0 +#define BIT_MASK_ATIMWND4_8812F 0xff +#define BIT_ATIMWND4_8812F(x) \ + (((x) & BIT_MASK_ATIMWND4_8812F) << BIT_SHIFT_ATIMWND4_8812F) +#define BITS_ATIMWND4_8812F \ + (BIT_MASK_ATIMWND4_8812F << BIT_SHIFT_ATIMWND4_8812F) +#define BIT_CLEAR_ATIMWND4_8812F(x) ((x) & (~BITS_ATIMWND4_8812F)) +#define BIT_GET_ATIMWND4_8812F(x) \ + (((x) >> BIT_SHIFT_ATIMWND4_8812F) & BIT_MASK_ATIMWND4_8812F) +#define BIT_SET_ATIMWND4_8812F(x, v) \ + (BIT_CLEAR_ATIMWND4_8812F(x) | BIT_ATIMWND4_8812F(v)) + +/* 2 REG_ATIMWND5_8812F */ + +#define BIT_SHIFT_ATIMWND5_8812F 0 +#define BIT_MASK_ATIMWND5_8812F 0xff +#define BIT_ATIMWND5_8812F(x) \ + (((x) & BIT_MASK_ATIMWND5_8812F) << BIT_SHIFT_ATIMWND5_8812F) +#define BITS_ATIMWND5_8812F \ + (BIT_MASK_ATIMWND5_8812F << BIT_SHIFT_ATIMWND5_8812F) +#define BIT_CLEAR_ATIMWND5_8812F(x) ((x) & (~BITS_ATIMWND5_8812F)) +#define BIT_GET_ATIMWND5_8812F(x) \ + (((x) >> BIT_SHIFT_ATIMWND5_8812F) & BIT_MASK_ATIMWND5_8812F) +#define BIT_SET_ATIMWND5_8812F(x, v) \ + (BIT_CLEAR_ATIMWND5_8812F(x) | BIT_ATIMWND5_8812F(v)) + +/* 2 REG_ATIMWND6_8812F */ + +#define BIT_SHIFT_ATIMWND6_8812F 0 +#define BIT_MASK_ATIMWND6_8812F 0xff +#define BIT_ATIMWND6_8812F(x) \ + (((x) & BIT_MASK_ATIMWND6_8812F) << BIT_SHIFT_ATIMWND6_8812F) +#define BITS_ATIMWND6_8812F \ + (BIT_MASK_ATIMWND6_8812F << BIT_SHIFT_ATIMWND6_8812F) +#define BIT_CLEAR_ATIMWND6_8812F(x) ((x) & (~BITS_ATIMWND6_8812F)) +#define BIT_GET_ATIMWND6_8812F(x) \ + (((x) >> BIT_SHIFT_ATIMWND6_8812F) & BIT_MASK_ATIMWND6_8812F) +#define BIT_SET_ATIMWND6_8812F(x, v) \ + (BIT_CLEAR_ATIMWND6_8812F(x) | BIT_ATIMWND6_8812F(v)) + +/* 2 REG_ATIMWND7_8812F */ + +#define BIT_SHIFT_ATIMWND7_8812F 0 +#define BIT_MASK_ATIMWND7_8812F 0xff +#define BIT_ATIMWND7_8812F(x) \ + (((x) & BIT_MASK_ATIMWND7_8812F) << BIT_SHIFT_ATIMWND7_8812F) +#define BITS_ATIMWND7_8812F \ + (BIT_MASK_ATIMWND7_8812F << BIT_SHIFT_ATIMWND7_8812F) +#define BIT_CLEAR_ATIMWND7_8812F(x) ((x) & (~BITS_ATIMWND7_8812F)) +#define BIT_GET_ATIMWND7_8812F(x) \ + (((x) >> BIT_SHIFT_ATIMWND7_8812F) & BIT_MASK_ATIMWND7_8812F) +#define BIT_SET_ATIMWND7_8812F(x, v) \ + (BIT_CLEAR_ATIMWND7_8812F(x) | BIT_ATIMWND7_8812F(v)) + +/* 2 REG_ATIMUGT_8812F */ + +#define BIT_SHIFT_ATIM_URGENT_8812F 0 +#define BIT_MASK_ATIM_URGENT_8812F 0xff +#define BIT_ATIM_URGENT_8812F(x) \ + (((x) & BIT_MASK_ATIM_URGENT_8812F) << BIT_SHIFT_ATIM_URGENT_8812F) +#define BITS_ATIM_URGENT_8812F \ + (BIT_MASK_ATIM_URGENT_8812F << BIT_SHIFT_ATIM_URGENT_8812F) +#define BIT_CLEAR_ATIM_URGENT_8812F(x) ((x) & (~BITS_ATIM_URGENT_8812F)) +#define BIT_GET_ATIM_URGENT_8812F(x) \ + (((x) >> BIT_SHIFT_ATIM_URGENT_8812F) & BIT_MASK_ATIM_URGENT_8812F) +#define BIT_SET_ATIM_URGENT_8812F(x, v) \ + (BIT_CLEAR_ATIM_URGENT_8812F(x) | BIT_ATIM_URGENT_8812F(v)) + +/* 2 REG_HIQ_NO_LMT_EN_8812F */ +#define BIT_HIQ_NO_LMT_EN_VAP7_8812F BIT(7) +#define BIT_HIQ_NO_LMT_EN_VAP6_8812F BIT(6) +#define BIT_HIQ_NO_LMT_EN_VAP5_8812F BIT(5) +#define BIT_HIQ_NO_LMT_EN_VAP4_8812F BIT(4) +#define BIT_HIQ_NO_LMT_EN_VAP3_8812F BIT(3) +#define BIT_HIQ_NO_LMT_EN_VAP2_8812F BIT(2) +#define BIT_HIQ_NO_LMT_EN_VAP1_8812F BIT(1) +#define BIT_HIQ_NO_LMT_EN_ROOT_8812F BIT(0) + +/* 2 REG_DTIM_COUNTER_ROOT_8812F */ + +#define BIT_SHIFT_DTIM_COUNT_ROOT_8812F 0 +#define BIT_MASK_DTIM_COUNT_ROOT_8812F 0xff +#define BIT_DTIM_COUNT_ROOT_8812F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_ROOT_8812F) \ + << BIT_SHIFT_DTIM_COUNT_ROOT_8812F) +#define BITS_DTIM_COUNT_ROOT_8812F \ + (BIT_MASK_DTIM_COUNT_ROOT_8812F << BIT_SHIFT_DTIM_COUNT_ROOT_8812F) +#define BIT_CLEAR_DTIM_COUNT_ROOT_8812F(x) ((x) & (~BITS_DTIM_COUNT_ROOT_8812F)) +#define BIT_GET_DTIM_COUNT_ROOT_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT_8812F) & \ + BIT_MASK_DTIM_COUNT_ROOT_8812F) +#define BIT_SET_DTIM_COUNT_ROOT_8812F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_ROOT_8812F(x) | BIT_DTIM_COUNT_ROOT_8812F(v)) + +/* 2 REG_DTIM_COUNTER_VAP1_8812F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP1_8812F 0 +#define BIT_MASK_DTIM_COUNT_VAP1_8812F 0xff +#define BIT_DTIM_COUNT_VAP1_8812F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP1_8812F) \ + << BIT_SHIFT_DTIM_COUNT_VAP1_8812F) +#define BITS_DTIM_COUNT_VAP1_8812F \ + (BIT_MASK_DTIM_COUNT_VAP1_8812F << BIT_SHIFT_DTIM_COUNT_VAP1_8812F) +#define BIT_CLEAR_DTIM_COUNT_VAP1_8812F(x) ((x) & (~BITS_DTIM_COUNT_VAP1_8812F)) +#define BIT_GET_DTIM_COUNT_VAP1_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1_8812F) & \ + BIT_MASK_DTIM_COUNT_VAP1_8812F) +#define BIT_SET_DTIM_COUNT_VAP1_8812F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP1_8812F(x) | BIT_DTIM_COUNT_VAP1_8812F(v)) + +/* 2 REG_DTIM_COUNTER_VAP2_8812F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP2_8812F 0 +#define BIT_MASK_DTIM_COUNT_VAP2_8812F 0xff +#define BIT_DTIM_COUNT_VAP2_8812F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP2_8812F) \ + << BIT_SHIFT_DTIM_COUNT_VAP2_8812F) +#define BITS_DTIM_COUNT_VAP2_8812F \ + (BIT_MASK_DTIM_COUNT_VAP2_8812F << BIT_SHIFT_DTIM_COUNT_VAP2_8812F) +#define BIT_CLEAR_DTIM_COUNT_VAP2_8812F(x) ((x) & (~BITS_DTIM_COUNT_VAP2_8812F)) +#define BIT_GET_DTIM_COUNT_VAP2_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2_8812F) & \ + BIT_MASK_DTIM_COUNT_VAP2_8812F) +#define BIT_SET_DTIM_COUNT_VAP2_8812F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP2_8812F(x) | BIT_DTIM_COUNT_VAP2_8812F(v)) + +/* 2 REG_DTIM_COUNTER_VAP3_8812F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP3_8812F 0 +#define BIT_MASK_DTIM_COUNT_VAP3_8812F 0xff +#define BIT_DTIM_COUNT_VAP3_8812F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP3_8812F) \ + << BIT_SHIFT_DTIM_COUNT_VAP3_8812F) +#define BITS_DTIM_COUNT_VAP3_8812F \ + (BIT_MASK_DTIM_COUNT_VAP3_8812F << BIT_SHIFT_DTIM_COUNT_VAP3_8812F) +#define BIT_CLEAR_DTIM_COUNT_VAP3_8812F(x) ((x) & (~BITS_DTIM_COUNT_VAP3_8812F)) +#define BIT_GET_DTIM_COUNT_VAP3_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3_8812F) & \ + BIT_MASK_DTIM_COUNT_VAP3_8812F) +#define BIT_SET_DTIM_COUNT_VAP3_8812F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP3_8812F(x) | BIT_DTIM_COUNT_VAP3_8812F(v)) + +/* 2 REG_DTIM_COUNTER_VAP4_8812F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP4_8812F 0 +#define BIT_MASK_DTIM_COUNT_VAP4_8812F 0xff +#define BIT_DTIM_COUNT_VAP4_8812F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP4_8812F) \ + << BIT_SHIFT_DTIM_COUNT_VAP4_8812F) +#define BITS_DTIM_COUNT_VAP4_8812F \ + (BIT_MASK_DTIM_COUNT_VAP4_8812F << BIT_SHIFT_DTIM_COUNT_VAP4_8812F) +#define BIT_CLEAR_DTIM_COUNT_VAP4_8812F(x) ((x) & (~BITS_DTIM_COUNT_VAP4_8812F)) +#define BIT_GET_DTIM_COUNT_VAP4_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4_8812F) & \ + BIT_MASK_DTIM_COUNT_VAP4_8812F) +#define BIT_SET_DTIM_COUNT_VAP4_8812F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP4_8812F(x) | BIT_DTIM_COUNT_VAP4_8812F(v)) + +/* 2 REG_DTIM_COUNTER_VAP5_8812F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP5_8812F 0 +#define BIT_MASK_DTIM_COUNT_VAP5_8812F 0xff +#define BIT_DTIM_COUNT_VAP5_8812F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP5_8812F) \ + << BIT_SHIFT_DTIM_COUNT_VAP5_8812F) +#define BITS_DTIM_COUNT_VAP5_8812F \ + (BIT_MASK_DTIM_COUNT_VAP5_8812F << BIT_SHIFT_DTIM_COUNT_VAP5_8812F) +#define BIT_CLEAR_DTIM_COUNT_VAP5_8812F(x) ((x) & (~BITS_DTIM_COUNT_VAP5_8812F)) +#define BIT_GET_DTIM_COUNT_VAP5_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5_8812F) & \ + BIT_MASK_DTIM_COUNT_VAP5_8812F) +#define BIT_SET_DTIM_COUNT_VAP5_8812F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP5_8812F(x) | BIT_DTIM_COUNT_VAP5_8812F(v)) + +/* 2 REG_DTIM_COUNTER_VAP6_8812F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP6_8812F 0 +#define BIT_MASK_DTIM_COUNT_VAP6_8812F 0xff +#define BIT_DTIM_COUNT_VAP6_8812F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP6_8812F) \ + << BIT_SHIFT_DTIM_COUNT_VAP6_8812F) +#define BITS_DTIM_COUNT_VAP6_8812F \ + (BIT_MASK_DTIM_COUNT_VAP6_8812F << BIT_SHIFT_DTIM_COUNT_VAP6_8812F) +#define BIT_CLEAR_DTIM_COUNT_VAP6_8812F(x) ((x) & (~BITS_DTIM_COUNT_VAP6_8812F)) +#define BIT_GET_DTIM_COUNT_VAP6_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6_8812F) & \ + BIT_MASK_DTIM_COUNT_VAP6_8812F) +#define BIT_SET_DTIM_COUNT_VAP6_8812F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP6_8812F(x) | BIT_DTIM_COUNT_VAP6_8812F(v)) + +/* 2 REG_DTIM_COUNTER_VAP7_8812F */ + +#define BIT_SHIFT_DTIM_COUNT_VAP7_8812F 0 +#define BIT_MASK_DTIM_COUNT_VAP7_8812F 0xff +#define BIT_DTIM_COUNT_VAP7_8812F(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP7_8812F) \ + << BIT_SHIFT_DTIM_COUNT_VAP7_8812F) +#define BITS_DTIM_COUNT_VAP7_8812F \ + (BIT_MASK_DTIM_COUNT_VAP7_8812F << BIT_SHIFT_DTIM_COUNT_VAP7_8812F) +#define BIT_CLEAR_DTIM_COUNT_VAP7_8812F(x) ((x) & (~BITS_DTIM_COUNT_VAP7_8812F)) +#define BIT_GET_DTIM_COUNT_VAP7_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7_8812F) & \ + BIT_MASK_DTIM_COUNT_VAP7_8812F) +#define BIT_SET_DTIM_COUNT_VAP7_8812F(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP7_8812F(x) | BIT_DTIM_COUNT_VAP7_8812F(v)) + +/* 2 REG_DIS_ATIM_8812F */ +#define BIT_DIS_ATIM_VAP7_8812F BIT(7) +#define BIT_DIS_ATIM_VAP6_8812F BIT(6) +#define BIT_DIS_ATIM_VAP5_8812F BIT(5) +#define BIT_DIS_ATIM_VAP4_8812F BIT(4) +#define BIT_DIS_ATIM_VAP3_8812F BIT(3) +#define BIT_DIS_ATIM_VAP2_8812F BIT(2) +#define BIT_DIS_ATIM_VAP1_8812F BIT(1) +#define BIT_DIS_ATIM_ROOT_8812F BIT(0) + +/* 2 REG_EARLY_128US_8812F */ + +#define BIT_SHIFT_TSFT_SEL_TIMER1_8812F 3 +#define BIT_MASK_TSFT_SEL_TIMER1_8812F 0x7 +#define BIT_TSFT_SEL_TIMER1_8812F(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER1_8812F) \ + << BIT_SHIFT_TSFT_SEL_TIMER1_8812F) +#define BITS_TSFT_SEL_TIMER1_8812F \ + (BIT_MASK_TSFT_SEL_TIMER1_8812F << BIT_SHIFT_TSFT_SEL_TIMER1_8812F) +#define BIT_CLEAR_TSFT_SEL_TIMER1_8812F(x) ((x) & (~BITS_TSFT_SEL_TIMER1_8812F)) +#define BIT_GET_TSFT_SEL_TIMER1_8812F(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1_8812F) & \ + BIT_MASK_TSFT_SEL_TIMER1_8812F) +#define BIT_SET_TSFT_SEL_TIMER1_8812F(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER1_8812F(x) | BIT_TSFT_SEL_TIMER1_8812F(v)) + +#define BIT_SHIFT_EARLY_128US_8812F 0 +#define BIT_MASK_EARLY_128US_8812F 0x7 +#define BIT_EARLY_128US_8812F(x) \ + (((x) & BIT_MASK_EARLY_128US_8812F) << BIT_SHIFT_EARLY_128US_8812F) +#define BITS_EARLY_128US_8812F \ + (BIT_MASK_EARLY_128US_8812F << BIT_SHIFT_EARLY_128US_8812F) +#define BIT_CLEAR_EARLY_128US_8812F(x) ((x) & (~BITS_EARLY_128US_8812F)) +#define BIT_GET_EARLY_128US_8812F(x) \ + (((x) >> BIT_SHIFT_EARLY_128US_8812F) & BIT_MASK_EARLY_128US_8812F) +#define BIT_SET_EARLY_128US_8812F(x, v) \ + (BIT_CLEAR_EARLY_128US_8812F(x) | BIT_EARLY_128US_8812F(v)) + +/* 2 REG_P2PPS1_CTRL_8812F */ +#define BIT_P2P1_CTW_ALLSTASLEEP_8812F BIT(7) +#define BIT_P2P1_OFF_DISTX_EN_8812F BIT(6) +#define BIT_P2P1_PWR_MGT_EN_8812F BIT(5) +#define BIT_P2P1_NOA1_EN_8812F BIT(2) +#define BIT_P2P1_NOA0_EN_8812F BIT(1) + +/* 2 REG_P2PPS2_CTRL_8812F */ +#define BIT_P2P2_CTW_ALLSTASLEEP_8812F BIT(7) +#define BIT_P2P2_OFF_DISTX_EN_8812F BIT(6) +#define BIT_P2P2_PWR_MGT_EN_8812F BIT(5) +#define BIT_P2P2_NOA1_EN_8812F BIT(2) +#define BIT_P2P2_NOA0_EN_8812F BIT(1) + +/* 2 REG_TIMER0_SRC_SEL_8812F */ + +#define BIT_SHIFT_SYNC_CLI_SEL_8812F 4 +#define BIT_MASK_SYNC_CLI_SEL_8812F 0x7 +#define BIT_SYNC_CLI_SEL_8812F(x) \ + (((x) & BIT_MASK_SYNC_CLI_SEL_8812F) << BIT_SHIFT_SYNC_CLI_SEL_8812F) +#define BITS_SYNC_CLI_SEL_8812F \ + (BIT_MASK_SYNC_CLI_SEL_8812F << BIT_SHIFT_SYNC_CLI_SEL_8812F) +#define BIT_CLEAR_SYNC_CLI_SEL_8812F(x) ((x) & (~BITS_SYNC_CLI_SEL_8812F)) +#define BIT_GET_SYNC_CLI_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_SYNC_CLI_SEL_8812F) & BIT_MASK_SYNC_CLI_SEL_8812F) +#define BIT_SET_SYNC_CLI_SEL_8812F(x, v) \ + (BIT_CLEAR_SYNC_CLI_SEL_8812F(x) | BIT_SYNC_CLI_SEL_8812F(v)) + +#define BIT_SHIFT_TSFT_SEL_TIMER0_8812F 0 +#define BIT_MASK_TSFT_SEL_TIMER0_8812F 0x7 +#define BIT_TSFT_SEL_TIMER0_8812F(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER0_8812F) \ + << BIT_SHIFT_TSFT_SEL_TIMER0_8812F) +#define BITS_TSFT_SEL_TIMER0_8812F \ + (BIT_MASK_TSFT_SEL_TIMER0_8812F << BIT_SHIFT_TSFT_SEL_TIMER0_8812F) +#define BIT_CLEAR_TSFT_SEL_TIMER0_8812F(x) ((x) & (~BITS_TSFT_SEL_TIMER0_8812F)) +#define BIT_GET_TSFT_SEL_TIMER0_8812F(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0_8812F) & \ + BIT_MASK_TSFT_SEL_TIMER0_8812F) +#define BIT_SET_TSFT_SEL_TIMER0_8812F(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER0_8812F(x) | BIT_TSFT_SEL_TIMER0_8812F(v)) + +/* 2 REG_NOA_UNIT_SEL_8812F */ + +#define BIT_SHIFT_NOA_UNIT2_SEL_8812F 8 +#define BIT_MASK_NOA_UNIT2_SEL_8812F 0x7 +#define BIT_NOA_UNIT2_SEL_8812F(x) \ + (((x) & BIT_MASK_NOA_UNIT2_SEL_8812F) << BIT_SHIFT_NOA_UNIT2_SEL_8812F) +#define BITS_NOA_UNIT2_SEL_8812F \ + (BIT_MASK_NOA_UNIT2_SEL_8812F << BIT_SHIFT_NOA_UNIT2_SEL_8812F) +#define BIT_CLEAR_NOA_UNIT2_SEL_8812F(x) ((x) & (~BITS_NOA_UNIT2_SEL_8812F)) +#define BIT_GET_NOA_UNIT2_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_8812F) & BIT_MASK_NOA_UNIT2_SEL_8812F) +#define BIT_SET_NOA_UNIT2_SEL_8812F(x, v) \ + (BIT_CLEAR_NOA_UNIT2_SEL_8812F(x) | BIT_NOA_UNIT2_SEL_8812F(v)) + +#define BIT_SHIFT_NOA_UNIT1_SEL_8812F 4 +#define BIT_MASK_NOA_UNIT1_SEL_8812F 0x7 +#define BIT_NOA_UNIT1_SEL_8812F(x) \ + (((x) & BIT_MASK_NOA_UNIT1_SEL_8812F) << BIT_SHIFT_NOA_UNIT1_SEL_8812F) +#define BITS_NOA_UNIT1_SEL_8812F \ + (BIT_MASK_NOA_UNIT1_SEL_8812F << BIT_SHIFT_NOA_UNIT1_SEL_8812F) +#define BIT_CLEAR_NOA_UNIT1_SEL_8812F(x) ((x) & (~BITS_NOA_UNIT1_SEL_8812F)) +#define BIT_GET_NOA_UNIT1_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_8812F) & BIT_MASK_NOA_UNIT1_SEL_8812F) +#define BIT_SET_NOA_UNIT1_SEL_8812F(x, v) \ + (BIT_CLEAR_NOA_UNIT1_SEL_8812F(x) | BIT_NOA_UNIT1_SEL_8812F(v)) + +#define BIT_SHIFT_NOA_UNIT0_SEL_8812F 0 +#define BIT_MASK_NOA_UNIT0_SEL_8812F 0x7 +#define BIT_NOA_UNIT0_SEL_8812F(x) \ + (((x) & BIT_MASK_NOA_UNIT0_SEL_8812F) << BIT_SHIFT_NOA_UNIT0_SEL_8812F) +#define BITS_NOA_UNIT0_SEL_8812F \ + (BIT_MASK_NOA_UNIT0_SEL_8812F << BIT_SHIFT_NOA_UNIT0_SEL_8812F) +#define BIT_CLEAR_NOA_UNIT0_SEL_8812F(x) ((x) & (~BITS_NOA_UNIT0_SEL_8812F)) +#define BIT_GET_NOA_UNIT0_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_8812F) & BIT_MASK_NOA_UNIT0_SEL_8812F) +#define BIT_SET_NOA_UNIT0_SEL_8812F(x, v) \ + (BIT_CLEAR_NOA_UNIT0_SEL_8812F(x) | BIT_NOA_UNIT0_SEL_8812F(v)) + +/* 2 REG_P2POFF_DIS_TXTIME_8812F */ + +#define BIT_SHIFT_P2POFF_DIS_TXTIME_8812F 0 +#define BIT_MASK_P2POFF_DIS_TXTIME_8812F 0xff +#define BIT_P2POFF_DIS_TXTIME_8812F(x) \ + (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8812F) \ + << BIT_SHIFT_P2POFF_DIS_TXTIME_8812F) +#define BITS_P2POFF_DIS_TXTIME_8812F \ + (BIT_MASK_P2POFF_DIS_TXTIME_8812F << BIT_SHIFT_P2POFF_DIS_TXTIME_8812F) +#define BIT_CLEAR_P2POFF_DIS_TXTIME_8812F(x) \ + ((x) & (~BITS_P2POFF_DIS_TXTIME_8812F)) +#define BIT_GET_P2POFF_DIS_TXTIME_8812F(x) \ + (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8812F) & \ + BIT_MASK_P2POFF_DIS_TXTIME_8812F) +#define BIT_SET_P2POFF_DIS_TXTIME_8812F(x, v) \ + (BIT_CLEAR_P2POFF_DIS_TXTIME_8812F(x) | BIT_P2POFF_DIS_TXTIME_8812F(v)) + +/* 2 REG_MBSSID_BCN_SPACE2_8812F */ + +#define BIT_SHIFT_BCN_SPACE_CLINT2_8812F 16 +#define BIT_MASK_BCN_SPACE_CLINT2_8812F 0xfff +#define BIT_BCN_SPACE_CLINT2_8812F(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT2_8812F) \ + << BIT_SHIFT_BCN_SPACE_CLINT2_8812F) +#define BITS_BCN_SPACE_CLINT2_8812F \ + (BIT_MASK_BCN_SPACE_CLINT2_8812F << BIT_SHIFT_BCN_SPACE_CLINT2_8812F) +#define BIT_CLEAR_BCN_SPACE_CLINT2_8812F(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT2_8812F)) +#define BIT_GET_BCN_SPACE_CLINT2_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2_8812F) & \ + BIT_MASK_BCN_SPACE_CLINT2_8812F) +#define BIT_SET_BCN_SPACE_CLINT2_8812F(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT2_8812F(x) | BIT_BCN_SPACE_CLINT2_8812F(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT1_8812F 0 +#define BIT_MASK_BCN_SPACE_CLINT1_8812F 0xfff +#define BIT_BCN_SPACE_CLINT1_8812F(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT1_8812F) \ + << BIT_SHIFT_BCN_SPACE_CLINT1_8812F) +#define BITS_BCN_SPACE_CLINT1_8812F \ + (BIT_MASK_BCN_SPACE_CLINT1_8812F << BIT_SHIFT_BCN_SPACE_CLINT1_8812F) +#define BIT_CLEAR_BCN_SPACE_CLINT1_8812F(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT1_8812F)) +#define BIT_GET_BCN_SPACE_CLINT1_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1_8812F) & \ + BIT_MASK_BCN_SPACE_CLINT1_8812F) +#define BIT_SET_BCN_SPACE_CLINT1_8812F(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT1_8812F(x) | BIT_BCN_SPACE_CLINT1_8812F(v)) + +/* 2 REG_MBSSID_BCN_SPACE3_8812F */ + +#define BIT_SHIFT_SUB_BCN_SPACE_8812F 16 +#define BIT_MASK_SUB_BCN_SPACE_8812F 0xff +#define BIT_SUB_BCN_SPACE_8812F(x) \ + (((x) & BIT_MASK_SUB_BCN_SPACE_8812F) << BIT_SHIFT_SUB_BCN_SPACE_8812F) +#define BITS_SUB_BCN_SPACE_8812F \ + (BIT_MASK_SUB_BCN_SPACE_8812F << BIT_SHIFT_SUB_BCN_SPACE_8812F) +#define BIT_CLEAR_SUB_BCN_SPACE_8812F(x) ((x) & (~BITS_SUB_BCN_SPACE_8812F)) +#define BIT_GET_SUB_BCN_SPACE_8812F(x) \ + (((x) >> BIT_SHIFT_SUB_BCN_SPACE_8812F) & BIT_MASK_SUB_BCN_SPACE_8812F) +#define BIT_SET_SUB_BCN_SPACE_8812F(x, v) \ + (BIT_CLEAR_SUB_BCN_SPACE_8812F(x) | BIT_SUB_BCN_SPACE_8812F(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT3_8812F 0 +#define BIT_MASK_BCN_SPACE_CLINT3_8812F 0xfff +#define BIT_BCN_SPACE_CLINT3_8812F(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT3_8812F) \ + << BIT_SHIFT_BCN_SPACE_CLINT3_8812F) +#define BITS_BCN_SPACE_CLINT3_8812F \ + (BIT_MASK_BCN_SPACE_CLINT3_8812F << BIT_SHIFT_BCN_SPACE_CLINT3_8812F) +#define BIT_CLEAR_BCN_SPACE_CLINT3_8812F(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT3_8812F)) +#define BIT_GET_BCN_SPACE_CLINT3_8812F(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3_8812F) & \ + BIT_MASK_BCN_SPACE_CLINT3_8812F) +#define BIT_SET_BCN_SPACE_CLINT3_8812F(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT3_8812F(x) | BIT_BCN_SPACE_CLINT3_8812F(v)) + +/* 2 REG_ACMHWCTRL_8812F */ +#define BIT_BEQ_ACM_STATUS_8812F BIT(7) +#define BIT_VIQ_ACM_STATUS_8812F BIT(6) +#define BIT_VOQ_ACM_STATUS_8812F BIT(5) +#define BIT_BEQ_ACM_EN_8812F BIT(3) +#define BIT_VIQ_ACM_EN_8812F BIT(2) +#define BIT_VOQ_ACM_EN_8812F BIT(1) +#define BIT_ACMHWEN_8812F BIT(0) + +/* 2 REG_ACMRSTCTRL_8812F */ +#define BIT_BE_ACM_RESET_USED_TIME_8812F BIT(2) +#define BIT_VI_ACM_RESET_USED_TIME_8812F BIT(1) +#define BIT_VO_ACM_RESET_USED_TIME_8812F BIT(0) + +/* 2 REG_ACMAVG_8812F */ + +#define BIT_SHIFT_AVGPERIOD_8812F 0 +#define BIT_MASK_AVGPERIOD_8812F 0xffff +#define BIT_AVGPERIOD_8812F(x) \ + (((x) & BIT_MASK_AVGPERIOD_8812F) << BIT_SHIFT_AVGPERIOD_8812F) +#define BITS_AVGPERIOD_8812F \ + (BIT_MASK_AVGPERIOD_8812F << BIT_SHIFT_AVGPERIOD_8812F) +#define BIT_CLEAR_AVGPERIOD_8812F(x) ((x) & (~BITS_AVGPERIOD_8812F)) +#define BIT_GET_AVGPERIOD_8812F(x) \ + (((x) >> BIT_SHIFT_AVGPERIOD_8812F) & BIT_MASK_AVGPERIOD_8812F) +#define BIT_SET_AVGPERIOD_8812F(x, v) \ + (BIT_CLEAR_AVGPERIOD_8812F(x) | BIT_AVGPERIOD_8812F(v)) + +/* 2 REG_VO_ADMTIME_8812F */ + +#define BIT_SHIFT_VO_ADMITTED_TIME_8812F 0 +#define BIT_MASK_VO_ADMITTED_TIME_8812F 0xffff +#define BIT_VO_ADMITTED_TIME_8812F(x) \ + (((x) & BIT_MASK_VO_ADMITTED_TIME_8812F) \ + << BIT_SHIFT_VO_ADMITTED_TIME_8812F) +#define BITS_VO_ADMITTED_TIME_8812F \ + (BIT_MASK_VO_ADMITTED_TIME_8812F << BIT_SHIFT_VO_ADMITTED_TIME_8812F) +#define BIT_CLEAR_VO_ADMITTED_TIME_8812F(x) \ + ((x) & (~BITS_VO_ADMITTED_TIME_8812F)) +#define BIT_GET_VO_ADMITTED_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8812F) & \ + BIT_MASK_VO_ADMITTED_TIME_8812F) +#define BIT_SET_VO_ADMITTED_TIME_8812F(x, v) \ + (BIT_CLEAR_VO_ADMITTED_TIME_8812F(x) | BIT_VO_ADMITTED_TIME_8812F(v)) + +/* 2 REG_VI_ADMTIME_8812F */ + +#define BIT_SHIFT_VI_ADMITTED_TIME_8812F 0 +#define BIT_MASK_VI_ADMITTED_TIME_8812F 0xffff +#define BIT_VI_ADMITTED_TIME_8812F(x) \ + (((x) & BIT_MASK_VI_ADMITTED_TIME_8812F) \ + << BIT_SHIFT_VI_ADMITTED_TIME_8812F) +#define BITS_VI_ADMITTED_TIME_8812F \ + (BIT_MASK_VI_ADMITTED_TIME_8812F << BIT_SHIFT_VI_ADMITTED_TIME_8812F) +#define BIT_CLEAR_VI_ADMITTED_TIME_8812F(x) \ + ((x) & (~BITS_VI_ADMITTED_TIME_8812F)) +#define BIT_GET_VI_ADMITTED_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8812F) & \ + BIT_MASK_VI_ADMITTED_TIME_8812F) +#define BIT_SET_VI_ADMITTED_TIME_8812F(x, v) \ + (BIT_CLEAR_VI_ADMITTED_TIME_8812F(x) | BIT_VI_ADMITTED_TIME_8812F(v)) + +/* 2 REG_BE_ADMTIME_8812F */ + +#define BIT_SHIFT_BE_ADMITTED_TIME_8812F 0 +#define BIT_MASK_BE_ADMITTED_TIME_8812F 0xffff +#define BIT_BE_ADMITTED_TIME_8812F(x) \ + (((x) & BIT_MASK_BE_ADMITTED_TIME_8812F) \ + << BIT_SHIFT_BE_ADMITTED_TIME_8812F) +#define BITS_BE_ADMITTED_TIME_8812F \ + (BIT_MASK_BE_ADMITTED_TIME_8812F << BIT_SHIFT_BE_ADMITTED_TIME_8812F) +#define BIT_CLEAR_BE_ADMITTED_TIME_8812F(x) \ + ((x) & (~BITS_BE_ADMITTED_TIME_8812F)) +#define BIT_GET_BE_ADMITTED_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8812F) & \ + BIT_MASK_BE_ADMITTED_TIME_8812F) +#define BIT_SET_BE_ADMITTED_TIME_8812F(x, v) \ + (BIT_CLEAR_BE_ADMITTED_TIME_8812F(x) | BIT_BE_ADMITTED_TIME_8812F(v)) + +/* 2 REG_MAC_HEADER_NAV_OFFSET_8812F */ + +#define BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8812F 0 +#define BIT_MASK_MAC_HEADER_NAV_OFFSET_8812F 0xff +#define BIT_MAC_HEADER_NAV_OFFSET_8812F(x) \ + (((x) & BIT_MASK_MAC_HEADER_NAV_OFFSET_8812F) \ + << BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8812F) +#define BITS_MAC_HEADER_NAV_OFFSET_8812F \ + (BIT_MASK_MAC_HEADER_NAV_OFFSET_8812F \ + << BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8812F) +#define BIT_CLEAR_MAC_HEADER_NAV_OFFSET_8812F(x) \ + ((x) & (~BITS_MAC_HEADER_NAV_OFFSET_8812F)) +#define BIT_GET_MAC_HEADER_NAV_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8812F) & \ + BIT_MASK_MAC_HEADER_NAV_OFFSET_8812F) +#define BIT_SET_MAC_HEADER_NAV_OFFSET_8812F(x, v) \ + (BIT_CLEAR_MAC_HEADER_NAV_OFFSET_8812F(x) | \ + BIT_MAC_HEADER_NAV_OFFSET_8812F(v)) + +/* 2 REG_DIS_NDPA_NAV_CHECK_8812F */ +#define BIT_CHG_POWER_BCN_AREA_V1_8812F BIT(1) +#define BIT_DIS_NDPA_NAV_CHECK_8812F BIT(0) + +/* 2 REG_EDCA_RANDOM_GEN_8812F */ + +#define BIT_SHIFT_RANDOM_GEN_8812F 0 +#define BIT_MASK_RANDOM_GEN_8812F 0xffffff +#define BIT_RANDOM_GEN_8812F(x) \ + (((x) & BIT_MASK_RANDOM_GEN_8812F) << BIT_SHIFT_RANDOM_GEN_8812F) +#define BITS_RANDOM_GEN_8812F \ + (BIT_MASK_RANDOM_GEN_8812F << BIT_SHIFT_RANDOM_GEN_8812F) +#define BIT_CLEAR_RANDOM_GEN_8812F(x) ((x) & (~BITS_RANDOM_GEN_8812F)) +#define BIT_GET_RANDOM_GEN_8812F(x) \ + (((x) >> BIT_SHIFT_RANDOM_GEN_8812F) & BIT_MASK_RANDOM_GEN_8812F) +#define BIT_SET_RANDOM_GEN_8812F(x, v) \ + (BIT_CLEAR_RANDOM_GEN_8812F(x) | BIT_RANDOM_GEN_8812F(v)) + +/* 2 REG_TXCMD_NOA_SEL_8812F */ + +#define BIT_SHIFT_NOA_SEL_V2_8812F 4 +#define BIT_MASK_NOA_SEL_V2_8812F 0x7 +#define BIT_NOA_SEL_V2_8812F(x) \ + (((x) & BIT_MASK_NOA_SEL_V2_8812F) << BIT_SHIFT_NOA_SEL_V2_8812F) +#define BITS_NOA_SEL_V2_8812F \ + (BIT_MASK_NOA_SEL_V2_8812F << BIT_SHIFT_NOA_SEL_V2_8812F) +#define BIT_CLEAR_NOA_SEL_V2_8812F(x) ((x) & (~BITS_NOA_SEL_V2_8812F)) +#define BIT_GET_NOA_SEL_V2_8812F(x) \ + (((x) >> BIT_SHIFT_NOA_SEL_V2_8812F) & BIT_MASK_NOA_SEL_V2_8812F) +#define BIT_SET_NOA_SEL_V2_8812F(x, v) \ + (BIT_CLEAR_NOA_SEL_V2_8812F(x) | BIT_NOA_SEL_V2_8812F(v)) + +#define BIT_SHIFT_TXCMD_SEG_SEL_8812F 0 +#define BIT_MASK_TXCMD_SEG_SEL_8812F 0xf +#define BIT_TXCMD_SEG_SEL_8812F(x) \ + (((x) & BIT_MASK_TXCMD_SEG_SEL_8812F) << BIT_SHIFT_TXCMD_SEG_SEL_8812F) +#define BITS_TXCMD_SEG_SEL_8812F \ + (BIT_MASK_TXCMD_SEG_SEL_8812F << BIT_SHIFT_TXCMD_SEG_SEL_8812F) +#define BIT_CLEAR_TXCMD_SEG_SEL_8812F(x) ((x) & (~BITS_TXCMD_SEG_SEL_8812F)) +#define BIT_GET_TXCMD_SEG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8812F) & BIT_MASK_TXCMD_SEG_SEL_8812F) +#define BIT_SET_TXCMD_SEG_SEL_8812F(x, v) \ + (BIT_CLEAR_TXCMD_SEG_SEL_8812F(x) | BIT_TXCMD_SEG_SEL_8812F(v)) + +/* 2 REG_32K_CLK_SEL_8812F */ +#define BIT_R_BCNERR_CNT_EN_8812F BIT(20) + +#define BIT_SHIFT_R_BCNERR_PORT_SEL_8812F 16 +#define BIT_MASK_R_BCNERR_PORT_SEL_8812F 0x7 +#define BIT_R_BCNERR_PORT_SEL_8812F(x) \ + (((x) & BIT_MASK_R_BCNERR_PORT_SEL_8812F) \ + << BIT_SHIFT_R_BCNERR_PORT_SEL_8812F) +#define BITS_R_BCNERR_PORT_SEL_8812F \ + (BIT_MASK_R_BCNERR_PORT_SEL_8812F << BIT_SHIFT_R_BCNERR_PORT_SEL_8812F) +#define BIT_CLEAR_R_BCNERR_PORT_SEL_8812F(x) \ + ((x) & (~BITS_R_BCNERR_PORT_SEL_8812F)) +#define BIT_GET_R_BCNERR_PORT_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_R_BCNERR_PORT_SEL_8812F) & \ + BIT_MASK_R_BCNERR_PORT_SEL_8812F) +#define BIT_SET_R_BCNERR_PORT_SEL_8812F(x, v) \ + (BIT_CLEAR_R_BCNERR_PORT_SEL_8812F(x) | BIT_R_BCNERR_PORT_SEL_8812F(v)) + +#define BIT_SHIFT_R_TXPAUSE1_8812F 8 +#define BIT_MASK_R_TXPAUSE1_8812F 0xff +#define BIT_R_TXPAUSE1_8812F(x) \ + (((x) & BIT_MASK_R_TXPAUSE1_8812F) << BIT_SHIFT_R_TXPAUSE1_8812F) +#define BITS_R_TXPAUSE1_8812F \ + (BIT_MASK_R_TXPAUSE1_8812F << BIT_SHIFT_R_TXPAUSE1_8812F) +#define BIT_CLEAR_R_TXPAUSE1_8812F(x) ((x) & (~BITS_R_TXPAUSE1_8812F)) +#define BIT_GET_R_TXPAUSE1_8812F(x) \ + (((x) >> BIT_SHIFT_R_TXPAUSE1_8812F) & BIT_MASK_R_TXPAUSE1_8812F) +#define BIT_SET_R_TXPAUSE1_8812F(x, v) \ + (BIT_CLEAR_R_TXPAUSE1_8812F(x) | BIT_R_TXPAUSE1_8812F(v)) + +#define BIT_SLEEP_32K_EN_V1_8812F BIT(2) + +#define BIT_SHIFT_BW_CFG_8812F 0 +#define BIT_MASK_BW_CFG_8812F 0x3 +#define BIT_BW_CFG_8812F(x) \ + (((x) & BIT_MASK_BW_CFG_8812F) << BIT_SHIFT_BW_CFG_8812F) +#define BITS_BW_CFG_8812F (BIT_MASK_BW_CFG_8812F << BIT_SHIFT_BW_CFG_8812F) +#define BIT_CLEAR_BW_CFG_8812F(x) ((x) & (~BITS_BW_CFG_8812F)) +#define BIT_GET_BW_CFG_8812F(x) \ + (((x) >> BIT_SHIFT_BW_CFG_8812F) & BIT_MASK_BW_CFG_8812F) +#define BIT_SET_BW_CFG_8812F(x, v) \ + (BIT_CLEAR_BW_CFG_8812F(x) | BIT_BW_CFG_8812F(v)) + +/* 2 REG_EARLYINT_ADJUST_8812F */ + +#define BIT_SHIFT_RXBCN_TIMER_8812F 16 +#define BIT_MASK_RXBCN_TIMER_8812F 0xffff +#define BIT_RXBCN_TIMER_8812F(x) \ + (((x) & BIT_MASK_RXBCN_TIMER_8812F) << BIT_SHIFT_RXBCN_TIMER_8812F) +#define BITS_RXBCN_TIMER_8812F \ + (BIT_MASK_RXBCN_TIMER_8812F << BIT_SHIFT_RXBCN_TIMER_8812F) +#define BIT_CLEAR_RXBCN_TIMER_8812F(x) ((x) & (~BITS_RXBCN_TIMER_8812F)) +#define BIT_GET_RXBCN_TIMER_8812F(x) \ + (((x) >> BIT_SHIFT_RXBCN_TIMER_8812F) & BIT_MASK_RXBCN_TIMER_8812F) +#define BIT_SET_RXBCN_TIMER_8812F(x, v) \ + (BIT_CLEAR_RXBCN_TIMER_8812F(x) | BIT_RXBCN_TIMER_8812F(v)) + +#define BIT_SHIFT_R_ERLYINTADJ_8812F 0 +#define BIT_MASK_R_ERLYINTADJ_8812F 0xffff +#define BIT_R_ERLYINTADJ_8812F(x) \ + (((x) & BIT_MASK_R_ERLYINTADJ_8812F) << BIT_SHIFT_R_ERLYINTADJ_8812F) +#define BITS_R_ERLYINTADJ_8812F \ + (BIT_MASK_R_ERLYINTADJ_8812F << BIT_SHIFT_R_ERLYINTADJ_8812F) +#define BIT_CLEAR_R_ERLYINTADJ_8812F(x) ((x) & (~BITS_R_ERLYINTADJ_8812F)) +#define BIT_GET_R_ERLYINTADJ_8812F(x) \ + (((x) >> BIT_SHIFT_R_ERLYINTADJ_8812F) & BIT_MASK_R_ERLYINTADJ_8812F) +#define BIT_SET_R_ERLYINTADJ_8812F(x, v) \ + (BIT_CLEAR_R_ERLYINTADJ_8812F(x) | BIT_R_ERLYINTADJ_8812F(v)) + +/* 2 REG_BCNERR_CNT_8812F */ + +#define BIT_SHIFT_BCNERR_CNT_OTHERS_8812F 24 +#define BIT_MASK_BCNERR_CNT_OTHERS_8812F 0xff +#define BIT_BCNERR_CNT_OTHERS_8812F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_OTHERS_8812F) \ + << BIT_SHIFT_BCNERR_CNT_OTHERS_8812F) +#define BITS_BCNERR_CNT_OTHERS_8812F \ + (BIT_MASK_BCNERR_CNT_OTHERS_8812F << BIT_SHIFT_BCNERR_CNT_OTHERS_8812F) +#define BIT_CLEAR_BCNERR_CNT_OTHERS_8812F(x) \ + ((x) & (~BITS_BCNERR_CNT_OTHERS_8812F)) +#define BIT_GET_BCNERR_CNT_OTHERS_8812F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_OTHERS_8812F) & \ + BIT_MASK_BCNERR_CNT_OTHERS_8812F) +#define BIT_SET_BCNERR_CNT_OTHERS_8812F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_OTHERS_8812F(x) | BIT_BCNERR_CNT_OTHERS_8812F(v)) + +#define BIT_SHIFT_BCNERR_CNT_INVALID_8812F 16 +#define BIT_MASK_BCNERR_CNT_INVALID_8812F 0xff +#define BIT_BCNERR_CNT_INVALID_8812F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_INVALID_8812F) \ + << BIT_SHIFT_BCNERR_CNT_INVALID_8812F) +#define BITS_BCNERR_CNT_INVALID_8812F \ + (BIT_MASK_BCNERR_CNT_INVALID_8812F \ + << BIT_SHIFT_BCNERR_CNT_INVALID_8812F) +#define BIT_CLEAR_BCNERR_CNT_INVALID_8812F(x) \ + ((x) & (~BITS_BCNERR_CNT_INVALID_8812F)) +#define BIT_GET_BCNERR_CNT_INVALID_8812F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_INVALID_8812F) & \ + BIT_MASK_BCNERR_CNT_INVALID_8812F) +#define BIT_SET_BCNERR_CNT_INVALID_8812F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_INVALID_8812F(x) | \ + BIT_BCNERR_CNT_INVALID_8812F(v)) + +#define BIT_SHIFT_BCNERR_CNT_MAC_8812F 8 +#define BIT_MASK_BCNERR_CNT_MAC_8812F 0xff +#define BIT_BCNERR_CNT_MAC_8812F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_MAC_8812F) \ + << BIT_SHIFT_BCNERR_CNT_MAC_8812F) +#define BITS_BCNERR_CNT_MAC_8812F \ + (BIT_MASK_BCNERR_CNT_MAC_8812F << BIT_SHIFT_BCNERR_CNT_MAC_8812F) +#define BIT_CLEAR_BCNERR_CNT_MAC_8812F(x) ((x) & (~BITS_BCNERR_CNT_MAC_8812F)) +#define BIT_GET_BCNERR_CNT_MAC_8812F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_MAC_8812F) & \ + BIT_MASK_BCNERR_CNT_MAC_8812F) +#define BIT_SET_BCNERR_CNT_MAC_8812F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_MAC_8812F(x) | BIT_BCNERR_CNT_MAC_8812F(v)) + +#define BIT_SHIFT_BCNERR_CNT_CCA_8812F 0 +#define BIT_MASK_BCNERR_CNT_CCA_8812F 0xff +#define BIT_BCNERR_CNT_CCA_8812F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_CCA_8812F) \ + << BIT_SHIFT_BCNERR_CNT_CCA_8812F) +#define BITS_BCNERR_CNT_CCA_8812F \ + (BIT_MASK_BCNERR_CNT_CCA_8812F << BIT_SHIFT_BCNERR_CNT_CCA_8812F) +#define BIT_CLEAR_BCNERR_CNT_CCA_8812F(x) ((x) & (~BITS_BCNERR_CNT_CCA_8812F)) +#define BIT_GET_BCNERR_CNT_CCA_8812F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_CCA_8812F) & \ + BIT_MASK_BCNERR_CNT_CCA_8812F) +#define BIT_SET_BCNERR_CNT_CCA_8812F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_CCA_8812F(x) | BIT_BCNERR_CNT_CCA_8812F(v)) + +/* 2 REG_BCNERR_CNT_2_8812F */ + +#define BIT_SHIFT_BCNERR_CNT_EDCCA_8812F 0 +#define BIT_MASK_BCNERR_CNT_EDCCA_8812F 0xff +#define BIT_BCNERR_CNT_EDCCA_8812F(x) \ + (((x) & BIT_MASK_BCNERR_CNT_EDCCA_8812F) \ + << BIT_SHIFT_BCNERR_CNT_EDCCA_8812F) +#define BITS_BCNERR_CNT_EDCCA_8812F \ + (BIT_MASK_BCNERR_CNT_EDCCA_8812F << BIT_SHIFT_BCNERR_CNT_EDCCA_8812F) +#define BIT_CLEAR_BCNERR_CNT_EDCCA_8812F(x) \ + ((x) & (~BITS_BCNERR_CNT_EDCCA_8812F)) +#define BIT_GET_BCNERR_CNT_EDCCA_8812F(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_EDCCA_8812F) & \ + BIT_MASK_BCNERR_CNT_EDCCA_8812F) +#define BIT_SET_BCNERR_CNT_EDCCA_8812F(x, v) \ + (BIT_CLEAR_BCNERR_CNT_EDCCA_8812F(x) | BIT_BCNERR_CNT_EDCCA_8812F(v)) + +/* 2 REG_NOA_PARAM_8812F */ + +#define BIT_SHIFT_NOA_DURATION_V1_8812F 0 +#define BIT_MASK_NOA_DURATION_V1_8812F 0xffffffffL +#define BIT_NOA_DURATION_V1_8812F(x) \ + (((x) & BIT_MASK_NOA_DURATION_V1_8812F) \ + << BIT_SHIFT_NOA_DURATION_V1_8812F) +#define BITS_NOA_DURATION_V1_8812F \ + (BIT_MASK_NOA_DURATION_V1_8812F << BIT_SHIFT_NOA_DURATION_V1_8812F) +#define BIT_CLEAR_NOA_DURATION_V1_8812F(x) ((x) & (~BITS_NOA_DURATION_V1_8812F)) +#define BIT_GET_NOA_DURATION_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NOA_DURATION_V1_8812F) & \ + BIT_MASK_NOA_DURATION_V1_8812F) +#define BIT_SET_NOA_DURATION_V1_8812F(x, v) \ + (BIT_CLEAR_NOA_DURATION_V1_8812F(x) | BIT_NOA_DURATION_V1_8812F(v)) + +/* 2 REG_NOA_PARAM_1_8812F */ + +#define BIT_SHIFT_NOA_INTERVAL_V1_8812F 0 +#define BIT_MASK_NOA_INTERVAL_V1_8812F 0xffffffffL +#define BIT_NOA_INTERVAL_V1_8812F(x) \ + (((x) & BIT_MASK_NOA_INTERVAL_V1_8812F) \ + << BIT_SHIFT_NOA_INTERVAL_V1_8812F) +#define BITS_NOA_INTERVAL_V1_8812F \ + (BIT_MASK_NOA_INTERVAL_V1_8812F << BIT_SHIFT_NOA_INTERVAL_V1_8812F) +#define BIT_CLEAR_NOA_INTERVAL_V1_8812F(x) ((x) & (~BITS_NOA_INTERVAL_V1_8812F)) +#define BIT_GET_NOA_INTERVAL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NOA_INTERVAL_V1_8812F) & \ + BIT_MASK_NOA_INTERVAL_V1_8812F) +#define BIT_SET_NOA_INTERVAL_V1_8812F(x, v) \ + (BIT_CLEAR_NOA_INTERVAL_V1_8812F(x) | BIT_NOA_INTERVAL_V1_8812F(v)) + +/* 2 REG_NOA_PARAM_2_8812F */ + +#define BIT_SHIFT_NOA_START_TIME_V1_8812F 0 +#define BIT_MASK_NOA_START_TIME_V1_8812F 0xffffffffL +#define BIT_NOA_START_TIME_V1_8812F(x) \ + (((x) & BIT_MASK_NOA_START_TIME_V1_8812F) \ + << BIT_SHIFT_NOA_START_TIME_V1_8812F) +#define BITS_NOA_START_TIME_V1_8812F \ + (BIT_MASK_NOA_START_TIME_V1_8812F << BIT_SHIFT_NOA_START_TIME_V1_8812F) +#define BIT_CLEAR_NOA_START_TIME_V1_8812F(x) \ + ((x) & (~BITS_NOA_START_TIME_V1_8812F)) +#define BIT_GET_NOA_START_TIME_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NOA_START_TIME_V1_8812F) & \ + BIT_MASK_NOA_START_TIME_V1_8812F) +#define BIT_SET_NOA_START_TIME_V1_8812F(x, v) \ + (BIT_CLEAR_NOA_START_TIME_V1_8812F(x) | BIT_NOA_START_TIME_V1_8812F(v)) + +/* 2 REG_NOA_PARAM_3_8812F */ + +#define BIT_SHIFT_NOA_COUNT_V1_8812F 0 +#define BIT_MASK_NOA_COUNT_V1_8812F 0xffffffffL +#define BIT_NOA_COUNT_V1_8812F(x) \ + (((x) & BIT_MASK_NOA_COUNT_V1_8812F) << BIT_SHIFT_NOA_COUNT_V1_8812F) +#define BITS_NOA_COUNT_V1_8812F \ + (BIT_MASK_NOA_COUNT_V1_8812F << BIT_SHIFT_NOA_COUNT_V1_8812F) +#define BIT_CLEAR_NOA_COUNT_V1_8812F(x) ((x) & (~BITS_NOA_COUNT_V1_8812F)) +#define BIT_GET_NOA_COUNT_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_V1_8812F) & BIT_MASK_NOA_COUNT_V1_8812F) +#define BIT_SET_NOA_COUNT_V1_8812F(x, v) \ + (BIT_CLEAR_NOA_COUNT_V1_8812F(x) | BIT_NOA_COUNT_V1_8812F(v)) + +/* 2 REG_P2P_RST_8812F */ +#define BIT_P2P2_PWR_RST1_8812F BIT(5) +#define BIT_P2P2_PWR_RST0_8812F BIT(4) +#define BIT_P2P1_PWR_RST1_8812F BIT(3) +#define BIT_P2P1_PWR_RST0_8812F BIT(2) +#define BIT_P2P_PWR_RST1_V1_8812F BIT(1) +#define BIT_P2P_PWR_RST0_V1_8812F BIT(0) + +/* 2 REG_SCHEDULER_RST_8812F */ +#define BIT_SYNC_CLI_ONCE_RIGHT_NOW_8812F BIT(2) +#define BIT_SYNC_CLI_ONCE_BY_TBTT_8812F BIT(1) +#define BIT_SCHEDULER_RST_V1_8812F BIT(0) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SCH_DBG_VALUE_8812F */ + +#define BIT_SHIFT_SCH_DBG_VALUE_8812F 0 +#define BIT_MASK_SCH_DBG_VALUE_8812F 0xffffffffL +#define BIT_SCH_DBG_VALUE_8812F(x) \ + (((x) & BIT_MASK_SCH_DBG_VALUE_8812F) << BIT_SHIFT_SCH_DBG_VALUE_8812F) +#define BITS_SCH_DBG_VALUE_8812F \ + (BIT_MASK_SCH_DBG_VALUE_8812F << BIT_SHIFT_SCH_DBG_VALUE_8812F) +#define BIT_CLEAR_SCH_DBG_VALUE_8812F(x) ((x) & (~BITS_SCH_DBG_VALUE_8812F)) +#define BIT_GET_SCH_DBG_VALUE_8812F(x) \ + (((x) >> BIT_SHIFT_SCH_DBG_VALUE_8812F) & BIT_MASK_SCH_DBG_VALUE_8812F) +#define BIT_SET_SCH_DBG_VALUE_8812F(x, v) \ + (BIT_CLEAR_SCH_DBG_VALUE_8812F(x) | BIT_SCH_DBG_VALUE_8812F(v)) + +/* 2 REG_SCH_TXCMD_8812F */ + +#define BIT_SHIFT_SCH_TXCMD_8812F 0 +#define BIT_MASK_SCH_TXCMD_8812F 0xffffffffL +#define BIT_SCH_TXCMD_8812F(x) \ + (((x) & BIT_MASK_SCH_TXCMD_8812F) << BIT_SHIFT_SCH_TXCMD_8812F) +#define BITS_SCH_TXCMD_8812F \ + (BIT_MASK_SCH_TXCMD_8812F << BIT_SHIFT_SCH_TXCMD_8812F) +#define BIT_CLEAR_SCH_TXCMD_8812F(x) ((x) & (~BITS_SCH_TXCMD_8812F)) +#define BIT_GET_SCH_TXCMD_8812F(x) \ + (((x) >> BIT_SHIFT_SCH_TXCMD_8812F) & BIT_MASK_SCH_TXCMD_8812F) +#define BIT_SET_SCH_TXCMD_8812F(x, v) \ + (BIT_CLEAR_SCH_TXCMD_8812F(x) | BIT_SCH_TXCMD_8812F(v)) + +/* 2 REG_PAGE5_DUMMY_8812F */ + +/* 2 REG_CPUMGQ_TX_TIMER_8812F */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8812F 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_V1_8812F 0xffffffffL +#define BIT_CPUMGQ_TX_TIMER_V1_8812F(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1_8812F) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8812F) +#define BITS_CPUMGQ_TX_TIMER_V1_8812F \ + (BIT_MASK_CPUMGQ_TX_TIMER_V1_8812F \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8812F) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8812F(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_V1_8812F)) +#define BIT_GET_CPUMGQ_TX_TIMER_V1_8812F(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8812F) & \ + BIT_MASK_CPUMGQ_TX_TIMER_V1_8812F) +#define BIT_SET_CPUMGQ_TX_TIMER_V1_8812F(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8812F(x) | \ + BIT_CPUMGQ_TX_TIMER_V1_8812F(v)) + +/* 2 REG_PS_TIMER_A_8812F */ + +#define BIT_SHIFT_PS_TIMER_A_V1_8812F 0 +#define BIT_MASK_PS_TIMER_A_V1_8812F 0xffffffffL +#define BIT_PS_TIMER_A_V1_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_A_V1_8812F) << BIT_SHIFT_PS_TIMER_A_V1_8812F) +#define BITS_PS_TIMER_A_V1_8812F \ + (BIT_MASK_PS_TIMER_A_V1_8812F << BIT_SHIFT_PS_TIMER_A_V1_8812F) +#define BIT_CLEAR_PS_TIMER_A_V1_8812F(x) ((x) & (~BITS_PS_TIMER_A_V1_8812F)) +#define BIT_GET_PS_TIMER_A_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_V1_8812F) & BIT_MASK_PS_TIMER_A_V1_8812F) +#define BIT_SET_PS_TIMER_A_V1_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_A_V1_8812F(x) | BIT_PS_TIMER_A_V1_8812F(v)) + +/* 2 REG_PS_TIMER_B_8812F */ + +#define BIT_SHIFT_PS_TIMER_B_V1_8812F 0 +#define BIT_MASK_PS_TIMER_B_V1_8812F 0xffffffffL +#define BIT_PS_TIMER_B_V1_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_B_V1_8812F) << BIT_SHIFT_PS_TIMER_B_V1_8812F) +#define BITS_PS_TIMER_B_V1_8812F \ + (BIT_MASK_PS_TIMER_B_V1_8812F << BIT_SHIFT_PS_TIMER_B_V1_8812F) +#define BIT_CLEAR_PS_TIMER_B_V1_8812F(x) ((x) & (~BITS_PS_TIMER_B_V1_8812F)) +#define BIT_GET_PS_TIMER_B_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_V1_8812F) & BIT_MASK_PS_TIMER_B_V1_8812F) +#define BIT_SET_PS_TIMER_B_V1_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_B_V1_8812F(x) | BIT_PS_TIMER_B_V1_8812F(v)) + +/* 2 REG_PS_TIMER_C_8812F */ + +#define BIT_SHIFT_PS_TIMER_C_V1_8812F 0 +#define BIT_MASK_PS_TIMER_C_V1_8812F 0xffffffffL +#define BIT_PS_TIMER_C_V1_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_C_V1_8812F) << BIT_SHIFT_PS_TIMER_C_V1_8812F) +#define BITS_PS_TIMER_C_V1_8812F \ + (BIT_MASK_PS_TIMER_C_V1_8812F << BIT_SHIFT_PS_TIMER_C_V1_8812F) +#define BIT_CLEAR_PS_TIMER_C_V1_8812F(x) ((x) & (~BITS_PS_TIMER_C_V1_8812F)) +#define BIT_GET_PS_TIMER_C_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_V1_8812F) & BIT_MASK_PS_TIMER_C_V1_8812F) +#define BIT_SET_PS_TIMER_C_V1_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_C_V1_8812F(x) | BIT_PS_TIMER_C_V1_8812F(v)) + +/* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8812F */ +#define BIT_CPUMGQ_TIMER_EN_8812F BIT(31) +#define BIT_CPUMGQ_TX_EN_8812F BIT(28) + +#define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8812F 24 +#define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8812F 0x7 +#define BIT_CPUMGQ_TIMER_TSF_SEL_8812F(x) \ + (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8812F) \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8812F) +#define BITS_CPUMGQ_TIMER_TSF_SEL_8812F \ + (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8812F \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8812F) +#define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8812F(x) \ + ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_8812F)) +#define BIT_GET_CPUMGQ_TIMER_TSF_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8812F) & \ + BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8812F) +#define BIT_SET_CPUMGQ_TIMER_TSF_SEL_8812F(x, v) \ + (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8812F(x) | \ + BIT_CPUMGQ_TIMER_TSF_SEL_8812F(v)) + +#define BIT_PS_TIMER_C_EN_8812F BIT(23) + +#define BIT_SHIFT_PS_TIMER_C_TSF_SEL_8812F 16 +#define BIT_MASK_PS_TIMER_C_TSF_SEL_8812F 0x7 +#define BIT_PS_TIMER_C_TSF_SEL_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL_8812F) \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8812F) +#define BITS_PS_TIMER_C_TSF_SEL_8812F \ + (BIT_MASK_PS_TIMER_C_TSF_SEL_8812F \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8812F) +#define BIT_CLEAR_PS_TIMER_C_TSF_SEL_8812F(x) \ + ((x) & (~BITS_PS_TIMER_C_TSF_SEL_8812F)) +#define BIT_GET_PS_TIMER_C_TSF_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL_8812F) & \ + BIT_MASK_PS_TIMER_C_TSF_SEL_8812F) +#define BIT_SET_PS_TIMER_C_TSF_SEL_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_C_TSF_SEL_8812F(x) | \ + BIT_PS_TIMER_C_TSF_SEL_8812F(v)) + +#define BIT_PS_TIMER_B_EN_8812F BIT(15) + +#define BIT_SHIFT_PS_TIMER_B_TSF_SEL_8812F 8 +#define BIT_MASK_PS_TIMER_B_TSF_SEL_8812F 0x7 +#define BIT_PS_TIMER_B_TSF_SEL_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_8812F) \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8812F) +#define BITS_PS_TIMER_B_TSF_SEL_8812F \ + (BIT_MASK_PS_TIMER_B_TSF_SEL_8812F \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8812F) +#define BIT_CLEAR_PS_TIMER_B_TSF_SEL_8812F(x) \ + ((x) & (~BITS_PS_TIMER_B_TSF_SEL_8812F)) +#define BIT_GET_PS_TIMER_B_TSF_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_8812F) & \ + BIT_MASK_PS_TIMER_B_TSF_SEL_8812F) +#define BIT_SET_PS_TIMER_B_TSF_SEL_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_B_TSF_SEL_8812F(x) | \ + BIT_PS_TIMER_B_TSF_SEL_8812F(v)) + +#define BIT_PS_TIMER_A_EN_8812F BIT(7) + +#define BIT_SHIFT_PS_TIMER_A_TSF_SEL_8812F 0 +#define BIT_MASK_PS_TIMER_A_TSF_SEL_8812F 0x7 +#define BIT_PS_TIMER_A_TSF_SEL_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_8812F) \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8812F) +#define BITS_PS_TIMER_A_TSF_SEL_8812F \ + (BIT_MASK_PS_TIMER_A_TSF_SEL_8812F \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8812F) +#define BIT_CLEAR_PS_TIMER_A_TSF_SEL_8812F(x) \ + ((x) & (~BITS_PS_TIMER_A_TSF_SEL_8812F)) +#define BIT_GET_PS_TIMER_A_TSF_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_8812F) & \ + BIT_MASK_PS_TIMER_A_TSF_SEL_8812F) +#define BIT_SET_PS_TIMER_A_TSF_SEL_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_A_TSF_SEL_8812F(x) | \ + BIT_PS_TIMER_A_TSF_SEL_8812F(v)) + +/* 2 REG_CPUMGQ_TX_TIMER_EARLY_8812F */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8812F 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8812F 0xff +#define BIT_CPUMGQ_TX_TIMER_EARLY_8812F(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8812F) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8812F) +#define BITS_CPUMGQ_TX_TIMER_EARLY_8812F \ + (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8812F \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8812F) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8812F(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_8812F)) +#define BIT_GET_CPUMGQ_TX_TIMER_EARLY_8812F(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8812F) & \ + BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8812F) +#define BIT_SET_CPUMGQ_TX_TIMER_EARLY_8812F(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8812F(x) | \ + BIT_CPUMGQ_TX_TIMER_EARLY_8812F(v)) + +/* 2 REG_PS_TIMER_A_EARLY_8812F */ + +#define BIT_SHIFT_PS_TIMER_A_EARLY_8812F 0 +#define BIT_MASK_PS_TIMER_A_EARLY_8812F 0xff +#define BIT_PS_TIMER_A_EARLY_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_A_EARLY_8812F) \ + << BIT_SHIFT_PS_TIMER_A_EARLY_8812F) +#define BITS_PS_TIMER_A_EARLY_8812F \ + (BIT_MASK_PS_TIMER_A_EARLY_8812F << BIT_SHIFT_PS_TIMER_A_EARLY_8812F) +#define BIT_CLEAR_PS_TIMER_A_EARLY_8812F(x) \ + ((x) & (~BITS_PS_TIMER_A_EARLY_8812F)) +#define BIT_GET_PS_TIMER_A_EARLY_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY_8812F) & \ + BIT_MASK_PS_TIMER_A_EARLY_8812F) +#define BIT_SET_PS_TIMER_A_EARLY_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_A_EARLY_8812F(x) | BIT_PS_TIMER_A_EARLY_8812F(v)) + +/* 2 REG_PS_TIMER_B_EARLY_8812F */ + +#define BIT_SHIFT_PS_TIMER_B_EARLY_8812F 0 +#define BIT_MASK_PS_TIMER_B_EARLY_8812F 0xff +#define BIT_PS_TIMER_B_EARLY_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_B_EARLY_8812F) \ + << BIT_SHIFT_PS_TIMER_B_EARLY_8812F) +#define BITS_PS_TIMER_B_EARLY_8812F \ + (BIT_MASK_PS_TIMER_B_EARLY_8812F << BIT_SHIFT_PS_TIMER_B_EARLY_8812F) +#define BIT_CLEAR_PS_TIMER_B_EARLY_8812F(x) \ + ((x) & (~BITS_PS_TIMER_B_EARLY_8812F)) +#define BIT_GET_PS_TIMER_B_EARLY_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY_8812F) & \ + BIT_MASK_PS_TIMER_B_EARLY_8812F) +#define BIT_SET_PS_TIMER_B_EARLY_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_B_EARLY_8812F(x) | BIT_PS_TIMER_B_EARLY_8812F(v)) + +/* 2 REG_PS_TIMER_C_EARLY_8812F */ + +#define BIT_SHIFT_PS_TIMER_C_EARLY_8812F 0 +#define BIT_MASK_PS_TIMER_C_EARLY_8812F 0xff +#define BIT_PS_TIMER_C_EARLY_8812F(x) \ + (((x) & BIT_MASK_PS_TIMER_C_EARLY_8812F) \ + << BIT_SHIFT_PS_TIMER_C_EARLY_8812F) +#define BITS_PS_TIMER_C_EARLY_8812F \ + (BIT_MASK_PS_TIMER_C_EARLY_8812F << BIT_SHIFT_PS_TIMER_C_EARLY_8812F) +#define BIT_CLEAR_PS_TIMER_C_EARLY_8812F(x) \ + ((x) & (~BITS_PS_TIMER_C_EARLY_8812F)) +#define BIT_GET_PS_TIMER_C_EARLY_8812F(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY_8812F) & \ + BIT_MASK_PS_TIMER_C_EARLY_8812F) +#define BIT_SET_PS_TIMER_C_EARLY_8812F(x, v) \ + (BIT_CLEAR_PS_TIMER_C_EARLY_8812F(x) | BIT_PS_TIMER_C_EARLY_8812F(v)) + +/* 2 REG_CPUMGQ_PARAMETER_8812F */ + +/* 2 REG_NOT_VALID_8812F */ +#define BIT_MAC_STOP_CPUMGQ_8812F BIT(16) + +#define BIT_SHIFT_CW_8812F 8 +#define BIT_MASK_CW_8812F 0xff +#define BIT_CW_8812F(x) (((x) & BIT_MASK_CW_8812F) << BIT_SHIFT_CW_8812F) +#define BITS_CW_8812F (BIT_MASK_CW_8812F << BIT_SHIFT_CW_8812F) +#define BIT_CLEAR_CW_8812F(x) ((x) & (~BITS_CW_8812F)) +#define BIT_GET_CW_8812F(x) (((x) >> BIT_SHIFT_CW_8812F) & BIT_MASK_CW_8812F) +#define BIT_SET_CW_8812F(x, v) (BIT_CLEAR_CW_8812F(x) | BIT_CW_8812F(v)) + +#define BIT_SHIFT_AIFS_8812F 0 +#define BIT_MASK_AIFS_8812F 0xff +#define BIT_AIFS_8812F(x) (((x) & BIT_MASK_AIFS_8812F) << BIT_SHIFT_AIFS_8812F) +#define BITS_AIFS_8812F (BIT_MASK_AIFS_8812F << BIT_SHIFT_AIFS_8812F) +#define BIT_CLEAR_AIFS_8812F(x) ((x) & (~BITS_AIFS_8812F)) +#define BIT_GET_AIFS_8812F(x) \ + (((x) >> BIT_SHIFT_AIFS_8812F) & BIT_MASK_AIFS_8812F) +#define BIT_SET_AIFS_8812F(x, v) (BIT_CLEAR_AIFS_8812F(x) | BIT_AIFS_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_TSF_SYNC_ADJ_8812F */ + +#define BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8812F 16 +#define BIT_MASK_R_P0_TSFT_ADJ_VAL_8812F 0xffff +#define BIT_R_P0_TSFT_ADJ_VAL_8812F(x) \ + (((x) & BIT_MASK_R_P0_TSFT_ADJ_VAL_8812F) \ + << BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8812F) +#define BITS_R_P0_TSFT_ADJ_VAL_8812F \ + (BIT_MASK_R_P0_TSFT_ADJ_VAL_8812F << BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8812F) +#define BIT_CLEAR_R_P0_TSFT_ADJ_VAL_8812F(x) \ + ((x) & (~BITS_R_P0_TSFT_ADJ_VAL_8812F)) +#define BIT_GET_R_P0_TSFT_ADJ_VAL_8812F(x) \ + (((x) >> BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8812F) & \ + BIT_MASK_R_P0_TSFT_ADJ_VAL_8812F) +#define BIT_SET_R_P0_TSFT_ADJ_VAL_8812F(x, v) \ + (BIT_CLEAR_R_P0_TSFT_ADJ_VAL_8812F(x) | BIT_R_P0_TSFT_ADJ_VAL_8812F(v)) + +#define BIT_R_X_COMP_Y_OVER_8812F BIT(8) + +#define BIT_SHIFT_R_X_SYNC_SEL_8812F 3 +#define BIT_MASK_R_X_SYNC_SEL_8812F 0x7 +#define BIT_R_X_SYNC_SEL_8812F(x) \ + (((x) & BIT_MASK_R_X_SYNC_SEL_8812F) << BIT_SHIFT_R_X_SYNC_SEL_8812F) +#define BITS_R_X_SYNC_SEL_8812F \ + (BIT_MASK_R_X_SYNC_SEL_8812F << BIT_SHIFT_R_X_SYNC_SEL_8812F) +#define BIT_CLEAR_R_X_SYNC_SEL_8812F(x) ((x) & (~BITS_R_X_SYNC_SEL_8812F)) +#define BIT_GET_R_X_SYNC_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_R_X_SYNC_SEL_8812F) & BIT_MASK_R_X_SYNC_SEL_8812F) +#define BIT_SET_R_X_SYNC_SEL_8812F(x, v) \ + (BIT_CLEAR_R_X_SYNC_SEL_8812F(x) | BIT_R_X_SYNC_SEL_8812F(v)) + +#define BIT_SHIFT_R_SYNC_Y_SEL_8812F 0 +#define BIT_MASK_R_SYNC_Y_SEL_8812F 0x7 +#define BIT_R_SYNC_Y_SEL_8812F(x) \ + (((x) & BIT_MASK_R_SYNC_Y_SEL_8812F) << BIT_SHIFT_R_SYNC_Y_SEL_8812F) +#define BITS_R_SYNC_Y_SEL_8812F \ + (BIT_MASK_R_SYNC_Y_SEL_8812F << BIT_SHIFT_R_SYNC_Y_SEL_8812F) +#define BIT_CLEAR_R_SYNC_Y_SEL_8812F(x) ((x) & (~BITS_R_SYNC_Y_SEL_8812F)) +#define BIT_GET_R_SYNC_Y_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_R_SYNC_Y_SEL_8812F) & BIT_MASK_R_SYNC_Y_SEL_8812F) +#define BIT_SET_R_SYNC_Y_SEL_8812F(x, v) \ + (BIT_CLEAR_R_SYNC_Y_SEL_8812F(x) | BIT_R_SYNC_Y_SEL_8812F(v)) + +/* 2 REG_TSF_ADJ_VLAUE_8812F */ + +#define BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8812F 16 +#define BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8812F 0xffff +#define BIT_R_CLI1_TSFT_ADJ_VAL_8812F(x) \ + (((x) & BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8812F) \ + << BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8812F) +#define BITS_R_CLI1_TSFT_ADJ_VAL_8812F \ + (BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8812F \ + << BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8812F) +#define BIT_CLEAR_R_CLI1_TSFT_ADJ_VAL_8812F(x) \ + ((x) & (~BITS_R_CLI1_TSFT_ADJ_VAL_8812F)) +#define BIT_GET_R_CLI1_TSFT_ADJ_VAL_8812F(x) \ + (((x) >> BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8812F) & \ + BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8812F) +#define BIT_SET_R_CLI1_TSFT_ADJ_VAL_8812F(x, v) \ + (BIT_CLEAR_R_CLI1_TSFT_ADJ_VAL_8812F(x) | \ + BIT_R_CLI1_TSFT_ADJ_VAL_8812F(v)) + +#define BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8812F 0 +#define BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8812F 0xffff +#define BIT_R_CLI0_TSFT_ADJ_VAL_8812F(x) \ + (((x) & BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8812F) \ + << BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8812F) +#define BITS_R_CLI0_TSFT_ADJ_VAL_8812F \ + (BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8812F \ + << BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8812F) +#define BIT_CLEAR_R_CLI0_TSFT_ADJ_VAL_8812F(x) \ + ((x) & (~BITS_R_CLI0_TSFT_ADJ_VAL_8812F)) +#define BIT_GET_R_CLI0_TSFT_ADJ_VAL_8812F(x) \ + (((x) >> BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8812F) & \ + BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8812F) +#define BIT_SET_R_CLI0_TSFT_ADJ_VAL_8812F(x, v) \ + (BIT_CLEAR_R_CLI0_TSFT_ADJ_VAL_8812F(x) | \ + BIT_R_CLI0_TSFT_ADJ_VAL_8812F(v)) + +/* 2 REG_TSF_ADJ_VLAUE_2_8812F */ + +#define BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8812F 16 +#define BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8812F 0xffff +#define BIT_R_CLI3_TSFT_ADJ_VAL_8812F(x) \ + (((x) & BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8812F) \ + << BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8812F) +#define BITS_R_CLI3_TSFT_ADJ_VAL_8812F \ + (BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8812F \ + << BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8812F) +#define BIT_CLEAR_R_CLI3_TSFT_ADJ_VAL_8812F(x) \ + ((x) & (~BITS_R_CLI3_TSFT_ADJ_VAL_8812F)) +#define BIT_GET_R_CLI3_TSFT_ADJ_VAL_8812F(x) \ + (((x) >> BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8812F) & \ + BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8812F) +#define BIT_SET_R_CLI3_TSFT_ADJ_VAL_8812F(x, v) \ + (BIT_CLEAR_R_CLI3_TSFT_ADJ_VAL_8812F(x) | \ + BIT_R_CLI3_TSFT_ADJ_VAL_8812F(v)) + +#define BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8812F 0 +#define BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8812F 0xffff +#define BIT_R_CLI2_TSFT_ADJ_VAL_8812F(x) \ + (((x) & BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8812F) \ + << BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8812F) +#define BITS_R_CLI2_TSFT_ADJ_VAL_8812F \ + (BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8812F \ + << BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8812F) +#define BIT_CLEAR_R_CLI2_TSFT_ADJ_VAL_8812F(x) \ + ((x) & (~BITS_R_CLI2_TSFT_ADJ_VAL_8812F)) +#define BIT_GET_R_CLI2_TSFT_ADJ_VAL_8812F(x) \ + (((x) >> BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8812F) & \ + BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8812F) +#define BIT_SET_R_CLI2_TSFT_ADJ_VAL_8812F(x, v) \ + (BIT_CLEAR_R_CLI2_TSFT_ADJ_VAL_8812F(x) | \ + BIT_R_CLI2_TSFT_ADJ_VAL_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_P2PPS_HW_AUTO_PAUSE_CTRL_8812F */ +#define BIT_P2PPS_NOA_STOP_TX_HANG_8812F BIT(31) +#define BIT_P2PPS_MACID_PAUSE_EN_8812F BIT(11) +#define BIT_P2PPS__MGQ_PAUSE_8812F BIT(10) +#define BIT_P2PPS__HIQ_PAUSE_8812F BIT(9) +#define BIT_P2PPS__BCNQ_PAUSE_8812F BIT(8) + +#define BIT_SHIFT_P2PPS_MACID_PAUSE_8812F 0 +#define BIT_MASK_P2PPS_MACID_PAUSE_8812F 0xff +#define BIT_P2PPS_MACID_PAUSE_8812F(x) \ + (((x) & BIT_MASK_P2PPS_MACID_PAUSE_8812F) \ + << BIT_SHIFT_P2PPS_MACID_PAUSE_8812F) +#define BITS_P2PPS_MACID_PAUSE_8812F \ + (BIT_MASK_P2PPS_MACID_PAUSE_8812F << BIT_SHIFT_P2PPS_MACID_PAUSE_8812F) +#define BIT_CLEAR_P2PPS_MACID_PAUSE_8812F(x) \ + ((x) & (~BITS_P2PPS_MACID_PAUSE_8812F)) +#define BIT_GET_P2PPS_MACID_PAUSE_8812F(x) \ + (((x) >> BIT_SHIFT_P2PPS_MACID_PAUSE_8812F) & \ + BIT_MASK_P2PPS_MACID_PAUSE_8812F) +#define BIT_SET_P2PPS_MACID_PAUSE_8812F(x, v) \ + (BIT_CLEAR_P2PPS_MACID_PAUSE_8812F(x) | BIT_P2PPS_MACID_PAUSE_8812F(v)) + +/* 2 REG_P2PPS1_HW_AUTO_PAUSE_CTRL_8812F */ +#define BIT_P2PPS1_NOA_STOP_TX_HANG_8812F BIT(31) +#define BIT_P2PPS1_MACID_PAUSE_EN_8812F BIT(11) +#define BIT_P2PPS1__MGQ_PAUSE_8812F BIT(10) +#define BIT_P2PPS1__HIQ_PAUSE_8812F BIT(9) +#define BIT_P2PPS1__BCNQ_PAUSE_8812F BIT(8) + +#define BIT_SHIFT_P2PPS1_MACID_PAUSE_8812F 0 +#define BIT_MASK_P2PPS1_MACID_PAUSE_8812F 0xff +#define BIT_P2PPS1_MACID_PAUSE_8812F(x) \ + (((x) & BIT_MASK_P2PPS1_MACID_PAUSE_8812F) \ + << BIT_SHIFT_P2PPS1_MACID_PAUSE_8812F) +#define BITS_P2PPS1_MACID_PAUSE_8812F \ + (BIT_MASK_P2PPS1_MACID_PAUSE_8812F \ + << BIT_SHIFT_P2PPS1_MACID_PAUSE_8812F) +#define BIT_CLEAR_P2PPS1_MACID_PAUSE_8812F(x) \ + ((x) & (~BITS_P2PPS1_MACID_PAUSE_8812F)) +#define BIT_GET_P2PPS1_MACID_PAUSE_8812F(x) \ + (((x) >> BIT_SHIFT_P2PPS1_MACID_PAUSE_8812F) & \ + BIT_MASK_P2PPS1_MACID_PAUSE_8812F) +#define BIT_SET_P2PPS1_MACID_PAUSE_8812F(x, v) \ + (BIT_CLEAR_P2PPS1_MACID_PAUSE_8812F(x) | \ + BIT_P2PPS1_MACID_PAUSE_8812F(v)) + +/* 2 REG_P2PPS2_HW_AUTO_PAUSE_CTRL_8812F */ +#define BIT_P2PPS2_NOA_STOP_TX_HANG_8812F BIT(31) +#define BIT_P2PPS2_MACID_PAUSE_EN_8812F BIT(11) +#define BIT_P2PPS2__MGQ_PAUSE_8812F BIT(10) +#define BIT_P2PPS2__HIQ_PAUSE_8812F BIT(9) +#define BIT_P2PPS2__BCNQ_PAUSE_8812F BIT(8) + +#define BIT_SHIFT_P2PPS2_MACID_PAUSE_8812F 0 +#define BIT_MASK_P2PPS2_MACID_PAUSE_8812F 0xff +#define BIT_P2PPS2_MACID_PAUSE_8812F(x) \ + (((x) & BIT_MASK_P2PPS2_MACID_PAUSE_8812F) \ + << BIT_SHIFT_P2PPS2_MACID_PAUSE_8812F) +#define BITS_P2PPS2_MACID_PAUSE_8812F \ + (BIT_MASK_P2PPS2_MACID_PAUSE_8812F \ + << BIT_SHIFT_P2PPS2_MACID_PAUSE_8812F) +#define BIT_CLEAR_P2PPS2_MACID_PAUSE_8812F(x) \ + ((x) & (~BITS_P2PPS2_MACID_PAUSE_8812F)) +#define BIT_GET_P2PPS2_MACID_PAUSE_8812F(x) \ + (((x) >> BIT_SHIFT_P2PPS2_MACID_PAUSE_8812F) & \ + BIT_MASK_P2PPS2_MACID_PAUSE_8812F) +#define BIT_SET_P2PPS2_MACID_PAUSE_8812F(x, v) \ + (BIT_CLEAR_P2PPS2_MACID_PAUSE_8812F(x) | \ + BIT_P2PPS2_MACID_PAUSE_8812F(v)) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_WMAC_CR_8812F (WMAC CR AND APSD CONTROL REGISTER) */ +#define BIT_IC_MACPHY_M_8812F BIT(0) + +/* 2 REG_WMAC_FWPKT_CR_8812F */ +#define BIT_FWEN_8812F BIT(7) +#define BIT_PHYSTS_PKT_CTRL_8812F BIT(6) +#define BIT_APPHDR_MIDSRCH_FAIL_8812F BIT(4) +#define BIT_FWPARSING_EN_8812F BIT(3) + +#define BIT_SHIFT_APPEND_MHDR_LEN_8812F 0 +#define BIT_MASK_APPEND_MHDR_LEN_8812F 0x7 +#define BIT_APPEND_MHDR_LEN_8812F(x) \ + (((x) & BIT_MASK_APPEND_MHDR_LEN_8812F) \ + << BIT_SHIFT_APPEND_MHDR_LEN_8812F) +#define BITS_APPEND_MHDR_LEN_8812F \ + (BIT_MASK_APPEND_MHDR_LEN_8812F << BIT_SHIFT_APPEND_MHDR_LEN_8812F) +#define BIT_CLEAR_APPEND_MHDR_LEN_8812F(x) ((x) & (~BITS_APPEND_MHDR_LEN_8812F)) +#define BIT_GET_APPEND_MHDR_LEN_8812F(x) \ + (((x) >> BIT_SHIFT_APPEND_MHDR_LEN_8812F) & \ + BIT_MASK_APPEND_MHDR_LEN_8812F) +#define BIT_SET_APPEND_MHDR_LEN_8812F(x, v) \ + (BIT_CLEAR_APPEND_MHDR_LEN_8812F(x) | BIT_APPEND_MHDR_LEN_8812F(v)) + +/* 2 REG_FW_STS_FILTER_8812F */ +#define BIT_DATA_FW_STS_FILTER_8812F BIT(2) +#define BIT_CTRL_FW_STS_FILTER_8812F BIT(1) +#define BIT_MGNT_FW_STS_FILTER_8812F BIT(0) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_TCR_8812F (TRANSMISSION CONFIGURATION REGISTER) */ +#define BIT_WMAC_EN_RTS_ADDR_8812F BIT(31) +#define BIT_WMAC_DISABLE_CCK_8812F BIT(30) +#define BIT_WMAC_RAW_LEN_8812F BIT(29) +#define BIT_WMAC_NOTX_IN_RXNDP_8812F BIT(28) +#define BIT_WMAC_EN_EOF_8812F BIT(27) +#define BIT_WMAC_BF_SEL_8812F BIT(26) +#define BIT_WMAC_ANTMODE_SEL_8812F BIT(25) +#define BIT_WMAC_TCRPWRMGT_HWCTL_8812F BIT(24) +#define BIT_WMAC_SMOOTH_VAL_8812F BIT(23) +#define BIT_WMAC_EN_SCRAM_INC_8812F BIT(22) +#define BIT_UNDERFLOWEN_CMPLEN_SEL_8812F BIT(21) +#define BIT_FETCH_MPDU_AFTER_WSEC_RDY_8812F BIT(20) +#define BIT_WMAC_TCR_EN_20MST_8812F BIT(19) +#define BIT_WMAC_DIS_SIGTA_8812F BIT(18) +#define BIT_WMAC_DIS_A2B0_8812F BIT(17) +#define BIT_WMAC_MSK_SIGBCRC_8812F BIT(16) +#define BIT_WMAC_TCR_ERRSTEN_3_8812F BIT(15) +#define BIT_WMAC_TCR_ERRSTEN_2_8812F BIT(14) +#define BIT_WMAC_TCR_ERRSTEN_1_8812F BIT(13) +#define BIT_WMAC_TCR_ERRSTEN_0_8812F BIT(12) +#define BIT_WMAC_TCR_TXSK_PERPKT_8812F BIT(11) +#define BIT_ICV_8812F BIT(10) +#define BIT_CFEND_FORMAT_8812F BIT(9) +#define BIT_CRC_8812F BIT(8) +#define BIT_WMAC_TCRPWRMGT_HWDATA_EN_8812F BIT(7) +#define BIT_PWR_ST_8812F BIT(6) +#define BIT_WMAC_TCR_UPD_TIMIE_8812F BIT(5) +#define BIT_WMAC_TCR_UPD_HGQMD_8812F BIT(4) +#define BIT_VHTSIGA1_TXPS_8812F BIT(3) +#define BIT_PAD_SEL_8812F BIT(2) +#define BIT_DIS_GCLK_8812F BIT(1) +#define BIT_WMAC_TCRPWRMGT_HWACT_EN_8812F BIT(0) + +/* 2 REG_RCR_8812F (RECEIVE CONFIGURATION REGISTER) */ +#define BIT_APP_FCS_8812F BIT(31) +#define BIT_APP_MIC_8812F BIT(30) +#define BIT_APP_ICV_8812F BIT(29) +#define BIT_APP_PHYSTS_8812F BIT(28) +#define BIT_APP_BASSN_8812F BIT(27) +#define BIT_VHT_DACK_8812F BIT(26) +#define BIT_TCPOFLD_EN_8812F BIT(25) +#define BIT_ENMBID_8812F BIT(24) +#define BIT_LSIGEN_8812F BIT(23) +#define BIT_MFBEN_8812F BIT(22) +#define BIT_DISCHKPPDLLEN_8812F BIT(21) +#define BIT_PKTCTL_DLEN_8812F BIT(20) +#define BIT_DISGCLK_8812F BIT(19) +#define BIT_TIM_PARSER_EN_8812F BIT(18) +#define BIT_BC_MD_EN_8812F BIT(17) +#define BIT_UC_MD_EN_8812F BIT(16) +#define BIT_RXSK_PERPKT_8812F BIT(15) +#define BIT_HTC_LOC_CTRL_8812F BIT(14) +#define BIT_ACK_WITH_CBSSID_DATA_OPTION_8812F BIT(13) +#define BIT_RPFM_CAM_ENABLE_8812F BIT(12) +#define BIT_TA_BCN_8812F BIT(11) +#define BIT_DISDECMYPKT_8812F BIT(10) +#define BIT_AICV_8812F BIT(9) +#define BIT_ACRC32_8812F BIT(8) +#define BIT_CBSSID_BCN_8812F BIT(7) +#define BIT_CBSSID_DATA_8812F BIT(6) +#define BIT_APWRMGT_8812F BIT(5) +#define BIT_ADD3_8812F BIT(4) +#define BIT_AB_8812F BIT(3) +#define BIT_AM_8812F BIT(2) +#define BIT_APM_8812F BIT(1) +#define BIT_AAP_8812F BIT(0) + +/* 2 REG_RX_PKT_LIMIT_8812F (RX PACKET LENGTH LIMIT REGISTER) */ + +#define BIT_SHIFT_RXPKTLMT_8812F 0 +#define BIT_MASK_RXPKTLMT_8812F 0x3f +#define BIT_RXPKTLMT_8812F(x) \ + (((x) & BIT_MASK_RXPKTLMT_8812F) << BIT_SHIFT_RXPKTLMT_8812F) +#define BITS_RXPKTLMT_8812F \ + (BIT_MASK_RXPKTLMT_8812F << BIT_SHIFT_RXPKTLMT_8812F) +#define BIT_CLEAR_RXPKTLMT_8812F(x) ((x) & (~BITS_RXPKTLMT_8812F)) +#define BIT_GET_RXPKTLMT_8812F(x) \ + (((x) >> BIT_SHIFT_RXPKTLMT_8812F) & BIT_MASK_RXPKTLMT_8812F) +#define BIT_SET_RXPKTLMT_8812F(x, v) \ + (BIT_CLEAR_RXPKTLMT_8812F(x) | BIT_RXPKTLMT_8812F(v)) + +/* 2 REG_RX_DLK_TIME_8812F (RX DEADLOCK TIME REGISTER) */ + +#define BIT_SHIFT_RX_DLK_TIME_8812F 0 +#define BIT_MASK_RX_DLK_TIME_8812F 0xff +#define BIT_RX_DLK_TIME_8812F(x) \ + (((x) & BIT_MASK_RX_DLK_TIME_8812F) << BIT_SHIFT_RX_DLK_TIME_8812F) +#define BITS_RX_DLK_TIME_8812F \ + (BIT_MASK_RX_DLK_TIME_8812F << BIT_SHIFT_RX_DLK_TIME_8812F) +#define BIT_CLEAR_RX_DLK_TIME_8812F(x) ((x) & (~BITS_RX_DLK_TIME_8812F)) +#define BIT_GET_RX_DLK_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_RX_DLK_TIME_8812F) & BIT_MASK_RX_DLK_TIME_8812F) +#define BIT_SET_RX_DLK_TIME_8812F(x, v) \ + (BIT_CLEAR_RX_DLK_TIME_8812F(x) | BIT_RX_DLK_TIME_8812F(v)) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RX_DRVINFO_SZ_8812F (RX DRIVER INFO SIZE REGISTER) */ +#define BIT_PHYSTS_PER_PKT_MODE_8812F BIT(7) + +#define BIT_SHIFT_DRVINFO_SZ_V1_8812F 0 +#define BIT_MASK_DRVINFO_SZ_V1_8812F 0xf +#define BIT_DRVINFO_SZ_V1_8812F(x) \ + (((x) & BIT_MASK_DRVINFO_SZ_V1_8812F) << BIT_SHIFT_DRVINFO_SZ_V1_8812F) +#define BITS_DRVINFO_SZ_V1_8812F \ + (BIT_MASK_DRVINFO_SZ_V1_8812F << BIT_SHIFT_DRVINFO_SZ_V1_8812F) +#define BIT_CLEAR_DRVINFO_SZ_V1_8812F(x) ((x) & (~BITS_DRVINFO_SZ_V1_8812F)) +#define BIT_GET_DRVINFO_SZ_V1_8812F(x) \ + (((x) >> BIT_SHIFT_DRVINFO_SZ_V1_8812F) & BIT_MASK_DRVINFO_SZ_V1_8812F) +#define BIT_SET_DRVINFO_SZ_V1_8812F(x, v) \ + (BIT_CLEAR_DRVINFO_SZ_V1_8812F(x) | BIT_DRVINFO_SZ_V1_8812F(v)) + +/* 2 REG_MACID_8812F (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_V1_8812F 0 +#define BIT_MASK_MACID_V1_8812F 0xffffffffL +#define BIT_MACID_V1_8812F(x) \ + (((x) & BIT_MASK_MACID_V1_8812F) << BIT_SHIFT_MACID_V1_8812F) +#define BITS_MACID_V1_8812F \ + (BIT_MASK_MACID_V1_8812F << BIT_SHIFT_MACID_V1_8812F) +#define BIT_CLEAR_MACID_V1_8812F(x) ((x) & (~BITS_MACID_V1_8812F)) +#define BIT_GET_MACID_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID_V1_8812F) & BIT_MASK_MACID_V1_8812F) +#define BIT_SET_MACID_V1_8812F(x, v) \ + (BIT_CLEAR_MACID_V1_8812F(x) | BIT_MACID_V1_8812F(v)) + +/* 2 REG_MACID_H_8812F (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_H_V1_8812F 0 +#define BIT_MASK_MACID_H_V1_8812F 0xffff +#define BIT_MACID_H_V1_8812F(x) \ + (((x) & BIT_MASK_MACID_H_V1_8812F) << BIT_SHIFT_MACID_H_V1_8812F) +#define BITS_MACID_H_V1_8812F \ + (BIT_MASK_MACID_H_V1_8812F << BIT_SHIFT_MACID_H_V1_8812F) +#define BIT_CLEAR_MACID_H_V1_8812F(x) ((x) & (~BITS_MACID_H_V1_8812F)) +#define BIT_GET_MACID_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID_H_V1_8812F) & BIT_MASK_MACID_H_V1_8812F) +#define BIT_SET_MACID_H_V1_8812F(x, v) \ + (BIT_CLEAR_MACID_H_V1_8812F(x) | BIT_MACID_H_V1_8812F(v)) + +/* 2 REG_BSSID_8812F (BSSID REGISTER) */ + +#define BIT_SHIFT_BSSID_V1_8812F 0 +#define BIT_MASK_BSSID_V1_8812F 0xffffffffL +#define BIT_BSSID_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID_V1_8812F) << BIT_SHIFT_BSSID_V1_8812F) +#define BITS_BSSID_V1_8812F \ + (BIT_MASK_BSSID_V1_8812F << BIT_SHIFT_BSSID_V1_8812F) +#define BIT_CLEAR_BSSID_V1_8812F(x) ((x) & (~BITS_BSSID_V1_8812F)) +#define BIT_GET_BSSID_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID_V1_8812F) & BIT_MASK_BSSID_V1_8812F) +#define BIT_SET_BSSID_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID_V1_8812F(x) | BIT_BSSID_V1_8812F(v)) + +/* 2 REG_BSSID_H_8812F (BSSID REGISTER) */ + +/* 2 REG_NOT_VALID_8812F */ + +#define BIT_SHIFT_BSSID_H_V1_8812F 0 +#define BIT_MASK_BSSID_H_V1_8812F 0xffff +#define BIT_BSSID_H_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID_H_V1_8812F) << BIT_SHIFT_BSSID_H_V1_8812F) +#define BITS_BSSID_H_V1_8812F \ + (BIT_MASK_BSSID_H_V1_8812F << BIT_SHIFT_BSSID_H_V1_8812F) +#define BIT_CLEAR_BSSID_H_V1_8812F(x) ((x) & (~BITS_BSSID_H_V1_8812F)) +#define BIT_GET_BSSID_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID_H_V1_8812F) & BIT_MASK_BSSID_H_V1_8812F) +#define BIT_SET_BSSID_H_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID_H_V1_8812F(x) | BIT_BSSID_H_V1_8812F(v)) + +/* 2 REG_MAR_8812F (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_V1_8812F 0 +#define BIT_MASK_MAR_V1_8812F 0xffffffffL +#define BIT_MAR_V1_8812F(x) \ + (((x) & BIT_MASK_MAR_V1_8812F) << BIT_SHIFT_MAR_V1_8812F) +#define BITS_MAR_V1_8812F (BIT_MASK_MAR_V1_8812F << BIT_SHIFT_MAR_V1_8812F) +#define BIT_CLEAR_MAR_V1_8812F(x) ((x) & (~BITS_MAR_V1_8812F)) +#define BIT_GET_MAR_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MAR_V1_8812F) & BIT_MASK_MAR_V1_8812F) +#define BIT_SET_MAR_V1_8812F(x, v) \ + (BIT_CLEAR_MAR_V1_8812F(x) | BIT_MAR_V1_8812F(v)) + +/* 2 REG_MAR_H_8812F (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_H_V1_8812F 0 +#define BIT_MASK_MAR_H_V1_8812F 0xffffffffL +#define BIT_MAR_H_V1_8812F(x) \ + (((x) & BIT_MASK_MAR_H_V1_8812F) << BIT_SHIFT_MAR_H_V1_8812F) +#define BITS_MAR_H_V1_8812F \ + (BIT_MASK_MAR_H_V1_8812F << BIT_SHIFT_MAR_H_V1_8812F) +#define BIT_CLEAR_MAR_H_V1_8812F(x) ((x) & (~BITS_MAR_H_V1_8812F)) +#define BIT_GET_MAR_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MAR_H_V1_8812F) & BIT_MASK_MAR_H_V1_8812F) +#define BIT_SET_MAR_H_V1_8812F(x, v) \ + (BIT_CLEAR_MAR_H_V1_8812F(x) | BIT_MAR_H_V1_8812F(v)) + +/* 2 REG_MBIDCAMCFG_1_8812F (MBSSID CAM CONFIGURATION REGISTER) */ + +#define BIT_SHIFT_MBIDCAM_RWDATA_L_8812F 0 +#define BIT_MASK_MBIDCAM_RWDATA_L_8812F 0xffffffffL +#define BIT_MBIDCAM_RWDATA_L_8812F(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_L_8812F) \ + << BIT_SHIFT_MBIDCAM_RWDATA_L_8812F) +#define BITS_MBIDCAM_RWDATA_L_8812F \ + (BIT_MASK_MBIDCAM_RWDATA_L_8812F << BIT_SHIFT_MBIDCAM_RWDATA_L_8812F) +#define BIT_CLEAR_MBIDCAM_RWDATA_L_8812F(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_L_8812F)) +#define BIT_GET_MBIDCAM_RWDATA_L_8812F(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L_8812F) & \ + BIT_MASK_MBIDCAM_RWDATA_L_8812F) +#define BIT_SET_MBIDCAM_RWDATA_L_8812F(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_L_8812F(x) | BIT_MBIDCAM_RWDATA_L_8812F(v)) + +/* 2 REG_MBIDCAMCFG_2_8812F (MBSSID CAM CONFIGURATION REGISTER) */ +#define BIT_MBIDCAM_POLL_8812F BIT(31) +#define BIT_MBIDCAM_WT_EN_8812F BIT(30) + +#define BIT_SHIFT_MBIDCAM_ADDR_V1_8812F 24 +#define BIT_MASK_MBIDCAM_ADDR_V1_8812F 0x3f +#define BIT_MBIDCAM_ADDR_V1_8812F(x) \ + (((x) & BIT_MASK_MBIDCAM_ADDR_V1_8812F) \ + << BIT_SHIFT_MBIDCAM_ADDR_V1_8812F) +#define BITS_MBIDCAM_ADDR_V1_8812F \ + (BIT_MASK_MBIDCAM_ADDR_V1_8812F << BIT_SHIFT_MBIDCAM_ADDR_V1_8812F) +#define BIT_CLEAR_MBIDCAM_ADDR_V1_8812F(x) ((x) & (~BITS_MBIDCAM_ADDR_V1_8812F)) +#define BIT_GET_MBIDCAM_ADDR_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_ADDR_V1_8812F) & \ + BIT_MASK_MBIDCAM_ADDR_V1_8812F) +#define BIT_SET_MBIDCAM_ADDR_V1_8812F(x, v) \ + (BIT_CLEAR_MBIDCAM_ADDR_V1_8812F(x) | BIT_MBIDCAM_ADDR_V1_8812F(v)) + +#define BIT_MBIDCAM_VALID_8812F BIT(23) +#define BIT_LSIC_TXOP_EN_8812F BIT(17) +#define BIT_CTS_EN_8812F BIT(16) + +#define BIT_SHIFT_MBIDCAM_RWDATA_H_8812F 0 +#define BIT_MASK_MBIDCAM_RWDATA_H_8812F 0xffff +#define BIT_MBIDCAM_RWDATA_H_8812F(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_H_8812F) \ + << BIT_SHIFT_MBIDCAM_RWDATA_H_8812F) +#define BITS_MBIDCAM_RWDATA_H_8812F \ + (BIT_MASK_MBIDCAM_RWDATA_H_8812F << BIT_SHIFT_MBIDCAM_RWDATA_H_8812F) +#define BIT_CLEAR_MBIDCAM_RWDATA_H_8812F(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_H_8812F)) +#define BIT_GET_MBIDCAM_RWDATA_H_8812F(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H_8812F) & \ + BIT_MASK_MBIDCAM_RWDATA_H_8812F) +#define BIT_SET_MBIDCAM_RWDATA_H_8812F(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_H_8812F(x) | BIT_MBIDCAM_RWDATA_H_8812F(v)) + +/* 2 REG_WMAC_TCR_TSFT_OFS_8812F */ + +#define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8812F 0 +#define BIT_MASK_WMAC_TCR_TSFT_OFS_8812F 0xffff +#define BIT_WMAC_TCR_TSFT_OFS_8812F(x) \ + (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8812F) \ + << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8812F) +#define BITS_WMAC_TCR_TSFT_OFS_8812F \ + (BIT_MASK_WMAC_TCR_TSFT_OFS_8812F << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8812F) +#define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8812F(x) \ + ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8812F)) +#define BIT_GET_WMAC_TCR_TSFT_OFS_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8812F) & \ + BIT_MASK_WMAC_TCR_TSFT_OFS_8812F) +#define BIT_SET_WMAC_TCR_TSFT_OFS_8812F(x, v) \ + (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8812F(x) | BIT_WMAC_TCR_TSFT_OFS_8812F(v)) + +/* 2 REG_UDF_THSD_8812F */ +#define BIT_UDF_THSD_V1_8812F BIT(7) + +#define BIT_SHIFT_UDF_THSD_VALUE_8812F 0 +#define BIT_MASK_UDF_THSD_VALUE_8812F 0x7f +#define BIT_UDF_THSD_VALUE_8812F(x) \ + (((x) & BIT_MASK_UDF_THSD_VALUE_8812F) \ + << BIT_SHIFT_UDF_THSD_VALUE_8812F) +#define BITS_UDF_THSD_VALUE_8812F \ + (BIT_MASK_UDF_THSD_VALUE_8812F << BIT_SHIFT_UDF_THSD_VALUE_8812F) +#define BIT_CLEAR_UDF_THSD_VALUE_8812F(x) ((x) & (~BITS_UDF_THSD_VALUE_8812F)) +#define BIT_GET_UDF_THSD_VALUE_8812F(x) \ + (((x) >> BIT_SHIFT_UDF_THSD_VALUE_8812F) & \ + BIT_MASK_UDF_THSD_VALUE_8812F) +#define BIT_SET_UDF_THSD_VALUE_8812F(x, v) \ + (BIT_CLEAR_UDF_THSD_VALUE_8812F(x) | BIT_UDF_THSD_VALUE_8812F(v)) + +/* 2 REG_ZLD_NUM_8812F */ + +#define BIT_SHIFT_ZLD_NUM_8812F 0 +#define BIT_MASK_ZLD_NUM_8812F 0xff +#define BIT_ZLD_NUM_8812F(x) \ + (((x) & BIT_MASK_ZLD_NUM_8812F) << BIT_SHIFT_ZLD_NUM_8812F) +#define BITS_ZLD_NUM_8812F (BIT_MASK_ZLD_NUM_8812F << BIT_SHIFT_ZLD_NUM_8812F) +#define BIT_CLEAR_ZLD_NUM_8812F(x) ((x) & (~BITS_ZLD_NUM_8812F)) +#define BIT_GET_ZLD_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_ZLD_NUM_8812F) & BIT_MASK_ZLD_NUM_8812F) +#define BIT_SET_ZLD_NUM_8812F(x, v) \ + (BIT_CLEAR_ZLD_NUM_8812F(x) | BIT_ZLD_NUM_8812F(v)) + +/* 2 REG_STMP_THSD_8812F */ + +#define BIT_SHIFT_STMP_THSD_8812F 0 +#define BIT_MASK_STMP_THSD_8812F 0xff +#define BIT_STMP_THSD_8812F(x) \ + (((x) & BIT_MASK_STMP_THSD_8812F) << BIT_SHIFT_STMP_THSD_8812F) +#define BITS_STMP_THSD_8812F \ + (BIT_MASK_STMP_THSD_8812F << BIT_SHIFT_STMP_THSD_8812F) +#define BIT_CLEAR_STMP_THSD_8812F(x) ((x) & (~BITS_STMP_THSD_8812F)) +#define BIT_GET_STMP_THSD_8812F(x) \ + (((x) >> BIT_SHIFT_STMP_THSD_8812F) & BIT_MASK_STMP_THSD_8812F) +#define BIT_SET_STMP_THSD_8812F(x, v) \ + (BIT_CLEAR_STMP_THSD_8812F(x) | BIT_STMP_THSD_8812F(v)) + +/* 2 REG_WMAC_TXTIMEOUT_8812F */ + +#define BIT_SHIFT_WMAC_TXTIMEOUT_8812F 0 +#define BIT_MASK_WMAC_TXTIMEOUT_8812F 0xff +#define BIT_WMAC_TXTIMEOUT_8812F(x) \ + (((x) & BIT_MASK_WMAC_TXTIMEOUT_8812F) \ + << BIT_SHIFT_WMAC_TXTIMEOUT_8812F) +#define BITS_WMAC_TXTIMEOUT_8812F \ + (BIT_MASK_WMAC_TXTIMEOUT_8812F << BIT_SHIFT_WMAC_TXTIMEOUT_8812F) +#define BIT_CLEAR_WMAC_TXTIMEOUT_8812F(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8812F)) +#define BIT_GET_WMAC_TXTIMEOUT_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8812F) & \ + BIT_MASK_WMAC_TXTIMEOUT_8812F) +#define BIT_SET_WMAC_TXTIMEOUT_8812F(x, v) \ + (BIT_CLEAR_WMAC_TXTIMEOUT_8812F(x) | BIT_WMAC_TXTIMEOUT_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_USTIME_EDCA_8812F (US TIME TUNING FOR EDCA REGISTER) */ + +#define BIT_SHIFT_USTIME_EDCA_8812F 0 +#define BIT_MASK_USTIME_EDCA_8812F 0xff +#define BIT_USTIME_EDCA_8812F(x) \ + (((x) & BIT_MASK_USTIME_EDCA_8812F) << BIT_SHIFT_USTIME_EDCA_8812F) +#define BITS_USTIME_EDCA_8812F \ + (BIT_MASK_USTIME_EDCA_8812F << BIT_SHIFT_USTIME_EDCA_8812F) +#define BIT_CLEAR_USTIME_EDCA_8812F(x) ((x) & (~BITS_USTIME_EDCA_8812F)) +#define BIT_GET_USTIME_EDCA_8812F(x) \ + (((x) >> BIT_SHIFT_USTIME_EDCA_8812F) & BIT_MASK_USTIME_EDCA_8812F) +#define BIT_SET_USTIME_EDCA_8812F(x, v) \ + (BIT_CLEAR_USTIME_EDCA_8812F(x) | BIT_USTIME_EDCA_8812F(v)) + +/* 2 REG_ACKTO_CCK_8812F (ACK TIMEOUT REGISTER FOR CCK RATE) */ + +#define BIT_SHIFT_ACKTO_CCK_8812F 0 +#define BIT_MASK_ACKTO_CCK_8812F 0xff +#define BIT_ACKTO_CCK_8812F(x) \ + (((x) & BIT_MASK_ACKTO_CCK_8812F) << BIT_SHIFT_ACKTO_CCK_8812F) +#define BITS_ACKTO_CCK_8812F \ + (BIT_MASK_ACKTO_CCK_8812F << BIT_SHIFT_ACKTO_CCK_8812F) +#define BIT_CLEAR_ACKTO_CCK_8812F(x) ((x) & (~BITS_ACKTO_CCK_8812F)) +#define BIT_GET_ACKTO_CCK_8812F(x) \ + (((x) >> BIT_SHIFT_ACKTO_CCK_8812F) & BIT_MASK_ACKTO_CCK_8812F) +#define BIT_SET_ACKTO_CCK_8812F(x, v) \ + (BIT_CLEAR_ACKTO_CCK_8812F(x) | BIT_ACKTO_CCK_8812F(v)) + +/* 2 REG_MAC_SPEC_SIFS_8812F (SPECIFICATION SIFS REGISTER) */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_8812F 8 +#define BIT_MASK_SPEC_SIFS_OFDM_8812F 0xff +#define BIT_SPEC_SIFS_OFDM_8812F(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_8812F) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_8812F) +#define BITS_SPEC_SIFS_OFDM_8812F \ + (BIT_MASK_SPEC_SIFS_OFDM_8812F << BIT_SHIFT_SPEC_SIFS_OFDM_8812F) +#define BIT_CLEAR_SPEC_SIFS_OFDM_8812F(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8812F)) +#define BIT_GET_SPEC_SIFS_OFDM_8812F(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8812F) & \ + BIT_MASK_SPEC_SIFS_OFDM_8812F) +#define BIT_SET_SPEC_SIFS_OFDM_8812F(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_8812F(x) | BIT_SPEC_SIFS_OFDM_8812F(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_8812F 0 +#define BIT_MASK_SPEC_SIFS_CCK_8812F 0xff +#define BIT_SPEC_SIFS_CCK_8812F(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_8812F) << BIT_SHIFT_SPEC_SIFS_CCK_8812F) +#define BITS_SPEC_SIFS_CCK_8812F \ + (BIT_MASK_SPEC_SIFS_CCK_8812F << BIT_SHIFT_SPEC_SIFS_CCK_8812F) +#define BIT_CLEAR_SPEC_SIFS_CCK_8812F(x) ((x) & (~BITS_SPEC_SIFS_CCK_8812F)) +#define BIT_GET_SPEC_SIFS_CCK_8812F(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8812F) & BIT_MASK_SPEC_SIFS_CCK_8812F) +#define BIT_SET_SPEC_SIFS_CCK_8812F(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_8812F(x) | BIT_SPEC_SIFS_CCK_8812F(v)) + +/* 2 REG_RESP_SIFS_CCK_8812F (RESPONSE SIFS FOR CCK REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_CCK_8812F 8 +#define BIT_MASK_SIFS_R2T_CCK_8812F 0xff +#define BIT_SIFS_R2T_CCK_8812F(x) \ + (((x) & BIT_MASK_SIFS_R2T_CCK_8812F) << BIT_SHIFT_SIFS_R2T_CCK_8812F) +#define BITS_SIFS_R2T_CCK_8812F \ + (BIT_MASK_SIFS_R2T_CCK_8812F << BIT_SHIFT_SIFS_R2T_CCK_8812F) +#define BIT_CLEAR_SIFS_R2T_CCK_8812F(x) ((x) & (~BITS_SIFS_R2T_CCK_8812F)) +#define BIT_GET_SIFS_R2T_CCK_8812F(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_CCK_8812F) & BIT_MASK_SIFS_R2T_CCK_8812F) +#define BIT_SET_SIFS_R2T_CCK_8812F(x, v) \ + (BIT_CLEAR_SIFS_R2T_CCK_8812F(x) | BIT_SIFS_R2T_CCK_8812F(v)) + +#define BIT_SHIFT_SIFS_T2T_CCK_8812F 0 +#define BIT_MASK_SIFS_T2T_CCK_8812F 0xff +#define BIT_SIFS_T2T_CCK_8812F(x) \ + (((x) & BIT_MASK_SIFS_T2T_CCK_8812F) << BIT_SHIFT_SIFS_T2T_CCK_8812F) +#define BITS_SIFS_T2T_CCK_8812F \ + (BIT_MASK_SIFS_T2T_CCK_8812F << BIT_SHIFT_SIFS_T2T_CCK_8812F) +#define BIT_CLEAR_SIFS_T2T_CCK_8812F(x) ((x) & (~BITS_SIFS_T2T_CCK_8812F)) +#define BIT_GET_SIFS_T2T_CCK_8812F(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_CCK_8812F) & BIT_MASK_SIFS_T2T_CCK_8812F) +#define BIT_SET_SIFS_T2T_CCK_8812F(x, v) \ + (BIT_CLEAR_SIFS_T2T_CCK_8812F(x) | BIT_SIFS_T2T_CCK_8812F(v)) + +/* 2 REG_RESP_SIFS_OFDM_8812F (RESPONSE SIFS FOR OFDM REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_OFDM_8812F 8 +#define BIT_MASK_SIFS_R2T_OFDM_8812F 0xff +#define BIT_SIFS_R2T_OFDM_8812F(x) \ + (((x) & BIT_MASK_SIFS_R2T_OFDM_8812F) << BIT_SHIFT_SIFS_R2T_OFDM_8812F) +#define BITS_SIFS_R2T_OFDM_8812F \ + (BIT_MASK_SIFS_R2T_OFDM_8812F << BIT_SHIFT_SIFS_R2T_OFDM_8812F) +#define BIT_CLEAR_SIFS_R2T_OFDM_8812F(x) ((x) & (~BITS_SIFS_R2T_OFDM_8812F)) +#define BIT_GET_SIFS_R2T_OFDM_8812F(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_OFDM_8812F) & BIT_MASK_SIFS_R2T_OFDM_8812F) +#define BIT_SET_SIFS_R2T_OFDM_8812F(x, v) \ + (BIT_CLEAR_SIFS_R2T_OFDM_8812F(x) | BIT_SIFS_R2T_OFDM_8812F(v)) + +#define BIT_SHIFT_SIFS_T2T_OFDM_8812F 0 +#define BIT_MASK_SIFS_T2T_OFDM_8812F 0xff +#define BIT_SIFS_T2T_OFDM_8812F(x) \ + (((x) & BIT_MASK_SIFS_T2T_OFDM_8812F) << BIT_SHIFT_SIFS_T2T_OFDM_8812F) +#define BITS_SIFS_T2T_OFDM_8812F \ + (BIT_MASK_SIFS_T2T_OFDM_8812F << BIT_SHIFT_SIFS_T2T_OFDM_8812F) +#define BIT_CLEAR_SIFS_T2T_OFDM_8812F(x) ((x) & (~BITS_SIFS_T2T_OFDM_8812F)) +#define BIT_GET_SIFS_T2T_OFDM_8812F(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_OFDM_8812F) & BIT_MASK_SIFS_T2T_OFDM_8812F) +#define BIT_SET_SIFS_T2T_OFDM_8812F(x, v) \ + (BIT_CLEAR_SIFS_T2T_OFDM_8812F(x) | BIT_SIFS_T2T_OFDM_8812F(v)) + +/* 2 REG_ACKTO_8812F (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_ACKTO_8812F 0 +#define BIT_MASK_ACKTO_8812F 0xff +#define BIT_ACKTO_8812F(x) \ + (((x) & BIT_MASK_ACKTO_8812F) << BIT_SHIFT_ACKTO_8812F) +#define BITS_ACKTO_8812F (BIT_MASK_ACKTO_8812F << BIT_SHIFT_ACKTO_8812F) +#define BIT_CLEAR_ACKTO_8812F(x) ((x) & (~BITS_ACKTO_8812F)) +#define BIT_GET_ACKTO_8812F(x) \ + (((x) >> BIT_SHIFT_ACKTO_8812F) & BIT_MASK_ACKTO_8812F) +#define BIT_SET_ACKTO_8812F(x, v) \ + (BIT_CLEAR_ACKTO_8812F(x) | BIT_ACKTO_8812F(v)) + +/* 2 REG_CTS2TO_8812F (CTS2 TIMEOUT REGISTER) */ + +#define BIT_SHIFT_CTS2TO_8812F 0 +#define BIT_MASK_CTS2TO_8812F 0xff +#define BIT_CTS2TO_8812F(x) \ + (((x) & BIT_MASK_CTS2TO_8812F) << BIT_SHIFT_CTS2TO_8812F) +#define BITS_CTS2TO_8812F (BIT_MASK_CTS2TO_8812F << BIT_SHIFT_CTS2TO_8812F) +#define BIT_CLEAR_CTS2TO_8812F(x) ((x) & (~BITS_CTS2TO_8812F)) +#define BIT_GET_CTS2TO_8812F(x) \ + (((x) >> BIT_SHIFT_CTS2TO_8812F) & BIT_MASK_CTS2TO_8812F) +#define BIT_SET_CTS2TO_8812F(x, v) \ + (BIT_CLEAR_CTS2TO_8812F(x) | BIT_CTS2TO_8812F(v)) + +/* 2 REG_EIFS_8812F (EIFS REGISTER) */ + +#define BIT_SHIFT_EIFS_8812F 0 +#define BIT_MASK_EIFS_8812F 0xffff +#define BIT_EIFS_8812F(x) (((x) & BIT_MASK_EIFS_8812F) << BIT_SHIFT_EIFS_8812F) +#define BITS_EIFS_8812F (BIT_MASK_EIFS_8812F << BIT_SHIFT_EIFS_8812F) +#define BIT_CLEAR_EIFS_8812F(x) ((x) & (~BITS_EIFS_8812F)) +#define BIT_GET_EIFS_8812F(x) \ + (((x) >> BIT_SHIFT_EIFS_8812F) & BIT_MASK_EIFS_8812F) +#define BIT_SET_EIFS_8812F(x, v) (BIT_CLEAR_EIFS_8812F(x) | BIT_EIFS_8812F(v)) + +/* 2 REG_RPFM_MAP0_8812F */ +#define BIT_MGT_RPFM15EN_8812F BIT(15) +#define BIT_MGT_RPFM14EN_8812F BIT(14) +#define BIT_MGT_RPFM13EN_8812F BIT(13) +#define BIT_MGT_RPFM12EN_8812F BIT(12) +#define BIT_MGT_RPFM11EN_8812F BIT(11) +#define BIT_MGT_RPFM10EN_8812F BIT(10) +#define BIT_MGT_RPFM9EN_8812F BIT(9) +#define BIT_MGT_RPFM8EN_8812F BIT(8) +#define BIT_MGT_RPFM7EN_8812F BIT(7) +#define BIT_MGT_RPFM6EN_8812F BIT(6) +#define BIT_MGT_RPFM5EN_8812F BIT(5) +#define BIT_MGT_RPFM4EN_8812F BIT(4) +#define BIT_MGT_RPFM3EN_8812F BIT(3) +#define BIT_MGT_RPFM2EN_8812F BIT(2) +#define BIT_MGT_RPFM1EN_8812F BIT(1) +#define BIT_MGT_RPFM0EN_8812F BIT(0) + +/* 2 REG_RPFM_MAP1_V1_8812F */ +#define BIT_DATA_RPFM15EN_8812F BIT(15) +#define BIT_DATA_RPFM14EN_8812F BIT(14) +#define BIT_DATA_RPFM13EN_8812F BIT(13) +#define BIT_DATA_RPFM12EN_8812F BIT(12) +#define BIT_DATA_RPFM11EN_8812F BIT(11) +#define BIT_DATA_RPFM10EN_8812F BIT(10) +#define BIT_DATA_RPFM9EN_8812F BIT(9) +#define BIT_DATA_RPFM8EN_8812F BIT(8) +#define BIT_DATA_RPFM7EN_8812F BIT(7) +#define BIT_DATA_RPFM6EN_8812F BIT(6) +#define BIT_DATA_RPFM5EN_8812F BIT(5) +#define BIT_DATA_RPFM4EN_8812F BIT(4) +#define BIT_DATA_RPFM3EN_8812F BIT(3) +#define BIT_DATA_RPFM2EN_8812F BIT(2) +#define BIT_DATA_RPFM1EN_8812F BIT(1) +#define BIT_DATA_RPFM0EN_8812F BIT(0) + +/* 2 REG_RPFM_CAM_CMD_8812F (RX PAYLOAD FRAME MASK CAM COMMAND REGISTER) */ +#define BIT_RPFM_CAM_POLLING_8812F BIT(31) +#define BIT_RPFM_CAM_CLR_8812F BIT(30) +#define BIT_RPFM_CAM_WE_8812F BIT(16) + +#define BIT_SHIFT_RPFM_CAM_ADDR_8812F 0 +#define BIT_MASK_RPFM_CAM_ADDR_8812F 0x7f +#define BIT_RPFM_CAM_ADDR_8812F(x) \ + (((x) & BIT_MASK_RPFM_CAM_ADDR_8812F) << BIT_SHIFT_RPFM_CAM_ADDR_8812F) +#define BITS_RPFM_CAM_ADDR_8812F \ + (BIT_MASK_RPFM_CAM_ADDR_8812F << BIT_SHIFT_RPFM_CAM_ADDR_8812F) +#define BIT_CLEAR_RPFM_CAM_ADDR_8812F(x) ((x) & (~BITS_RPFM_CAM_ADDR_8812F)) +#define BIT_GET_RPFM_CAM_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_ADDR_8812F) & BIT_MASK_RPFM_CAM_ADDR_8812F) +#define BIT_SET_RPFM_CAM_ADDR_8812F(x, v) \ + (BIT_CLEAR_RPFM_CAM_ADDR_8812F(x) | BIT_RPFM_CAM_ADDR_8812F(v)) + +/* 2 REG_RPFM_CAM_RWD_8812F (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_RPFM_CAM_RWD_8812F 0 +#define BIT_MASK_RPFM_CAM_RWD_8812F 0xffffffffL +#define BIT_RPFM_CAM_RWD_8812F(x) \ + (((x) & BIT_MASK_RPFM_CAM_RWD_8812F) << BIT_SHIFT_RPFM_CAM_RWD_8812F) +#define BITS_RPFM_CAM_RWD_8812F \ + (BIT_MASK_RPFM_CAM_RWD_8812F << BIT_SHIFT_RPFM_CAM_RWD_8812F) +#define BIT_CLEAR_RPFM_CAM_RWD_8812F(x) ((x) & (~BITS_RPFM_CAM_RWD_8812F)) +#define BIT_GET_RPFM_CAM_RWD_8812F(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_RWD_8812F) & BIT_MASK_RPFM_CAM_RWD_8812F) +#define BIT_SET_RPFM_CAM_RWD_8812F(x, v) \ + (BIT_CLEAR_RPFM_CAM_RWD_8812F(x) | BIT_RPFM_CAM_RWD_8812F(v)) + +/* 2 REG_NAV_CTRL_8812F (NAV CONTROL REGISTER) */ + +#define BIT_SHIFT_NAV_UPPER_8812F 16 +#define BIT_MASK_NAV_UPPER_8812F 0xff +#define BIT_NAV_UPPER_8812F(x) \ + (((x) & BIT_MASK_NAV_UPPER_8812F) << BIT_SHIFT_NAV_UPPER_8812F) +#define BITS_NAV_UPPER_8812F \ + (BIT_MASK_NAV_UPPER_8812F << BIT_SHIFT_NAV_UPPER_8812F) +#define BIT_CLEAR_NAV_UPPER_8812F(x) ((x) & (~BITS_NAV_UPPER_8812F)) +#define BIT_GET_NAV_UPPER_8812F(x) \ + (((x) >> BIT_SHIFT_NAV_UPPER_8812F) & BIT_MASK_NAV_UPPER_8812F) +#define BIT_SET_NAV_UPPER_8812F(x, v) \ + (BIT_CLEAR_NAV_UPPER_8812F(x) | BIT_NAV_UPPER_8812F(v)) + +#define BIT_SHIFT_RXMYRTS_NAV_8812F 8 +#define BIT_MASK_RXMYRTS_NAV_8812F 0xf +#define BIT_RXMYRTS_NAV_8812F(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_8812F) << BIT_SHIFT_RXMYRTS_NAV_8812F) +#define BITS_RXMYRTS_NAV_8812F \ + (BIT_MASK_RXMYRTS_NAV_8812F << BIT_SHIFT_RXMYRTS_NAV_8812F) +#define BIT_CLEAR_RXMYRTS_NAV_8812F(x) ((x) & (~BITS_RXMYRTS_NAV_8812F)) +#define BIT_GET_RXMYRTS_NAV_8812F(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_8812F) & BIT_MASK_RXMYRTS_NAV_8812F) +#define BIT_SET_RXMYRTS_NAV_8812F(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_8812F(x) | BIT_RXMYRTS_NAV_8812F(v)) + +#define BIT_SHIFT_RTSRST_8812F 0 +#define BIT_MASK_RTSRST_8812F 0xff +#define BIT_RTSRST_8812F(x) \ + (((x) & BIT_MASK_RTSRST_8812F) << BIT_SHIFT_RTSRST_8812F) +#define BITS_RTSRST_8812F (BIT_MASK_RTSRST_8812F << BIT_SHIFT_RTSRST_8812F) +#define BIT_CLEAR_RTSRST_8812F(x) ((x) & (~BITS_RTSRST_8812F)) +#define BIT_GET_RTSRST_8812F(x) \ + (((x) >> BIT_SHIFT_RTSRST_8812F) & BIT_MASK_RTSRST_8812F) +#define BIT_SET_RTSRST_8812F(x, v) \ + (BIT_CLEAR_RTSRST_8812F(x) | BIT_RTSRST_8812F(v)) + +/* 2 REG_BACAMCMD_8812F (BLOCK ACK CAM COMMAND REGISTER) */ +#define BIT_BACAM_POLL_8812F BIT(31) +#define BIT_BACAM_RST_8812F BIT(17) +#define BIT_BACAM_RW_8812F BIT(16) + +#define BIT_SHIFT_TXSBM_8812F 14 +#define BIT_MASK_TXSBM_8812F 0x3 +#define BIT_TXSBM_8812F(x) \ + (((x) & BIT_MASK_TXSBM_8812F) << BIT_SHIFT_TXSBM_8812F) +#define BITS_TXSBM_8812F (BIT_MASK_TXSBM_8812F << BIT_SHIFT_TXSBM_8812F) +#define BIT_CLEAR_TXSBM_8812F(x) ((x) & (~BITS_TXSBM_8812F)) +#define BIT_GET_TXSBM_8812F(x) \ + (((x) >> BIT_SHIFT_TXSBM_8812F) & BIT_MASK_TXSBM_8812F) +#define BIT_SET_TXSBM_8812F(x, v) \ + (BIT_CLEAR_TXSBM_8812F(x) | BIT_TXSBM_8812F(v)) + +#define BIT_SHIFT_BACAM_ADDR_8812F 0 +#define BIT_MASK_BACAM_ADDR_8812F 0x3f +#define BIT_BACAM_ADDR_8812F(x) \ + (((x) & BIT_MASK_BACAM_ADDR_8812F) << BIT_SHIFT_BACAM_ADDR_8812F) +#define BITS_BACAM_ADDR_8812F \ + (BIT_MASK_BACAM_ADDR_8812F << BIT_SHIFT_BACAM_ADDR_8812F) +#define BIT_CLEAR_BACAM_ADDR_8812F(x) ((x) & (~BITS_BACAM_ADDR_8812F)) +#define BIT_GET_BACAM_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_BACAM_ADDR_8812F) & BIT_MASK_BACAM_ADDR_8812F) +#define BIT_SET_BACAM_ADDR_8812F(x, v) \ + (BIT_CLEAR_BACAM_ADDR_8812F(x) | BIT_BACAM_ADDR_8812F(v)) + +/* 2 REG_BACAMCONTENT_8812F (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_L_8812F 0 +#define BIT_MASK_BA_CONTENT_L_8812F 0xffffffffL +#define BIT_BA_CONTENT_L_8812F(x) \ + (((x) & BIT_MASK_BA_CONTENT_L_8812F) << BIT_SHIFT_BA_CONTENT_L_8812F) +#define BITS_BA_CONTENT_L_8812F \ + (BIT_MASK_BA_CONTENT_L_8812F << BIT_SHIFT_BA_CONTENT_L_8812F) +#define BIT_CLEAR_BA_CONTENT_L_8812F(x) ((x) & (~BITS_BA_CONTENT_L_8812F)) +#define BIT_GET_BA_CONTENT_L_8812F(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_L_8812F) & BIT_MASK_BA_CONTENT_L_8812F) +#define BIT_SET_BA_CONTENT_L_8812F(x, v) \ + (BIT_CLEAR_BA_CONTENT_L_8812F(x) | BIT_BA_CONTENT_L_8812F(v)) + +/* 2 REG_BACAMCONTENT_H_8812F (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_H_8812F 0 +#define BIT_MASK_BA_CONTENT_H_8812F 0xffffffffL +#define BIT_BA_CONTENT_H_8812F(x) \ + (((x) & BIT_MASK_BA_CONTENT_H_8812F) << BIT_SHIFT_BA_CONTENT_H_8812F) +#define BITS_BA_CONTENT_H_8812F \ + (BIT_MASK_BA_CONTENT_H_8812F << BIT_SHIFT_BA_CONTENT_H_8812F) +#define BIT_CLEAR_BA_CONTENT_H_8812F(x) ((x) & (~BITS_BA_CONTENT_H_8812F)) +#define BIT_GET_BA_CONTENT_H_8812F(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_H_8812F) & BIT_MASK_BA_CONTENT_H_8812F) +#define BIT_SET_BA_CONTENT_H_8812F(x, v) \ + (BIT_CLEAR_BA_CONTENT_H_8812F(x) | BIT_BA_CONTENT_H_8812F(v)) + +/* 2 REG_LBDLY_8812F (LOOPBACK DELAY REGISTER) */ + +#define BIT_SHIFT_LBDLY_8812F 0 +#define BIT_MASK_LBDLY_8812F 0x1f +#define BIT_LBDLY_8812F(x) \ + (((x) & BIT_MASK_LBDLY_8812F) << BIT_SHIFT_LBDLY_8812F) +#define BITS_LBDLY_8812F (BIT_MASK_LBDLY_8812F << BIT_SHIFT_LBDLY_8812F) +#define BIT_CLEAR_LBDLY_8812F(x) ((x) & (~BITS_LBDLY_8812F)) +#define BIT_GET_LBDLY_8812F(x) \ + (((x) >> BIT_SHIFT_LBDLY_8812F) & BIT_MASK_LBDLY_8812F) +#define BIT_SET_LBDLY_8812F(x, v) \ + (BIT_CLEAR_LBDLY_8812F(x) | BIT_LBDLY_8812F(v)) + +/* 2 REG_WMAC_BACAM_RPMEN_8812F */ + +#define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8812F 2 +#define BIT_MASK_BITMAP_SSNBK_COUNTER_8812F 0x3f +#define BIT_BITMAP_SSNBK_COUNTER_8812F(x) \ + (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8812F) \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8812F) +#define BITS_BITMAP_SSNBK_COUNTER_8812F \ + (BIT_MASK_BITMAP_SSNBK_COUNTER_8812F \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8812F) +#define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8812F(x) \ + ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8812F)) +#define BIT_GET_BITMAP_SSNBK_COUNTER_8812F(x) \ + (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8812F) & \ + BIT_MASK_BITMAP_SSNBK_COUNTER_8812F) +#define BIT_SET_BITMAP_SSNBK_COUNTER_8812F(x, v) \ + (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8812F(x) | \ + BIT_BITMAP_SSNBK_COUNTER_8812F(v)) + +#define BIT_BITMAP_EN_8812F BIT(1) +#define BIT_WMAC_BACAM_RPMEN_8812F BIT(0) + +/* 2 REG_TX_RX_8812F STATUS */ + +#define BIT_SHIFT_RXPKT_TYPE_8812F 2 +#define BIT_MASK_RXPKT_TYPE_8812F 0x3f +#define BIT_RXPKT_TYPE_8812F(x) \ + (((x) & BIT_MASK_RXPKT_TYPE_8812F) << BIT_SHIFT_RXPKT_TYPE_8812F) +#define BITS_RXPKT_TYPE_8812F \ + (BIT_MASK_RXPKT_TYPE_8812F << BIT_SHIFT_RXPKT_TYPE_8812F) +#define BIT_CLEAR_RXPKT_TYPE_8812F(x) ((x) & (~BITS_RXPKT_TYPE_8812F)) +#define BIT_GET_RXPKT_TYPE_8812F(x) \ + (((x) >> BIT_SHIFT_RXPKT_TYPE_8812F) & BIT_MASK_RXPKT_TYPE_8812F) +#define BIT_SET_RXPKT_TYPE_8812F(x, v) \ + (BIT_CLEAR_RXPKT_TYPE_8812F(x) | BIT_RXPKT_TYPE_8812F(v)) + +#define BIT_TXACT_IND_8812F BIT(1) +#define BIT_RXACT_IND_8812F BIT(0) + +/* 2 REG_WMAC_BITMAP_CTL_8812F */ +#define BIT_BITMAP_VO_8812F BIT(7) +#define BIT_BITMAP_VI_8812F BIT(6) +#define BIT_BITMAP_BE_8812F BIT(5) +#define BIT_BITMAP_BK_8812F BIT(4) + +#define BIT_SHIFT_BITMAP_CONDITION_8812F 2 +#define BIT_MASK_BITMAP_CONDITION_8812F 0x3 +#define BIT_BITMAP_CONDITION_8812F(x) \ + (((x) & BIT_MASK_BITMAP_CONDITION_8812F) \ + << BIT_SHIFT_BITMAP_CONDITION_8812F) +#define BITS_BITMAP_CONDITION_8812F \ + (BIT_MASK_BITMAP_CONDITION_8812F << BIT_SHIFT_BITMAP_CONDITION_8812F) +#define BIT_CLEAR_BITMAP_CONDITION_8812F(x) \ + ((x) & (~BITS_BITMAP_CONDITION_8812F)) +#define BIT_GET_BITMAP_CONDITION_8812F(x) \ + (((x) >> BIT_SHIFT_BITMAP_CONDITION_8812F) & \ + BIT_MASK_BITMAP_CONDITION_8812F) +#define BIT_SET_BITMAP_CONDITION_8812F(x, v) \ + (BIT_CLEAR_BITMAP_CONDITION_8812F(x) | BIT_BITMAP_CONDITION_8812F(v)) + +#define BIT_BITMAP_SSNBK_COUNTER_CLR_8812F BIT(1) +#define BIT_BITMAP_FORCE_8812F BIT(0) + +/* 2 REG_RXERR_RPT_8812F (RX ERROR REPORT REGISTER) */ + +#define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8812F 28 +#define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8812F 0xf +#define BIT_RXERR_RPT_SEL_V1_3_0_8812F(x) \ + (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8812F) \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8812F) +#define BITS_RXERR_RPT_SEL_V1_3_0_8812F \ + (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8812F \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8812F) +#define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8812F(x) \ + ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8812F)) +#define BIT_GET_RXERR_RPT_SEL_V1_3_0_8812F(x) \ + (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8812F) & \ + BIT_MASK_RXERR_RPT_SEL_V1_3_0_8812F) +#define BIT_SET_RXERR_RPT_SEL_V1_3_0_8812F(x, v) \ + (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8812F(x) | \ + BIT_RXERR_RPT_SEL_V1_3_0_8812F(v)) + +#define BIT_RXERR_RPT_RST_8812F BIT(27) +#define BIT_RXERR_RPT_SEL_V1_4_8812F BIT(26) + +#define BIT_SHIFT_UD_SELECT_BSSID_2_1_8812F 24 +#define BIT_MASK_UD_SELECT_BSSID_2_1_8812F 0x3 +#define BIT_UD_SELECT_BSSID_2_1_8812F(x) \ + (((x) & BIT_MASK_UD_SELECT_BSSID_2_1_8812F) \ + << BIT_SHIFT_UD_SELECT_BSSID_2_1_8812F) +#define BITS_UD_SELECT_BSSID_2_1_8812F \ + (BIT_MASK_UD_SELECT_BSSID_2_1_8812F \ + << BIT_SHIFT_UD_SELECT_BSSID_2_1_8812F) +#define BIT_CLEAR_UD_SELECT_BSSID_2_1_8812F(x) \ + ((x) & (~BITS_UD_SELECT_BSSID_2_1_8812F)) +#define BIT_GET_UD_SELECT_BSSID_2_1_8812F(x) \ + (((x) >> BIT_SHIFT_UD_SELECT_BSSID_2_1_8812F) & \ + BIT_MASK_UD_SELECT_BSSID_2_1_8812F) +#define BIT_SET_UD_SELECT_BSSID_2_1_8812F(x, v) \ + (BIT_CLEAR_UD_SELECT_BSSID_2_1_8812F(x) | \ + BIT_UD_SELECT_BSSID_2_1_8812F(v)) + +#define BIT_W1S_8812F BIT(23) +#define BIT_UD_SELECT_BSSID_0_8812F BIT(22) + +#define BIT_SHIFT_UD_SUB_TYPE_8812F 18 +#define BIT_MASK_UD_SUB_TYPE_8812F 0xf +#define BIT_UD_SUB_TYPE_8812F(x) \ + (((x) & BIT_MASK_UD_SUB_TYPE_8812F) << BIT_SHIFT_UD_SUB_TYPE_8812F) +#define BITS_UD_SUB_TYPE_8812F \ + (BIT_MASK_UD_SUB_TYPE_8812F << BIT_SHIFT_UD_SUB_TYPE_8812F) +#define BIT_CLEAR_UD_SUB_TYPE_8812F(x) ((x) & (~BITS_UD_SUB_TYPE_8812F)) +#define BIT_GET_UD_SUB_TYPE_8812F(x) \ + (((x) >> BIT_SHIFT_UD_SUB_TYPE_8812F) & BIT_MASK_UD_SUB_TYPE_8812F) +#define BIT_SET_UD_SUB_TYPE_8812F(x, v) \ + (BIT_CLEAR_UD_SUB_TYPE_8812F(x) | BIT_UD_SUB_TYPE_8812F(v)) + +#define BIT_SHIFT_UD_TYPE_8812F 16 +#define BIT_MASK_UD_TYPE_8812F 0x3 +#define BIT_UD_TYPE_8812F(x) \ + (((x) & BIT_MASK_UD_TYPE_8812F) << BIT_SHIFT_UD_TYPE_8812F) +#define BITS_UD_TYPE_8812F (BIT_MASK_UD_TYPE_8812F << BIT_SHIFT_UD_TYPE_8812F) +#define BIT_CLEAR_UD_TYPE_8812F(x) ((x) & (~BITS_UD_TYPE_8812F)) +#define BIT_GET_UD_TYPE_8812F(x) \ + (((x) >> BIT_SHIFT_UD_TYPE_8812F) & BIT_MASK_UD_TYPE_8812F) +#define BIT_SET_UD_TYPE_8812F(x, v) \ + (BIT_CLEAR_UD_TYPE_8812F(x) | BIT_UD_TYPE_8812F(v)) + +#define BIT_SHIFT_RPT_COUNTER_8812F 0 +#define BIT_MASK_RPT_COUNTER_8812F 0xffff +#define BIT_RPT_COUNTER_8812F(x) \ + (((x) & BIT_MASK_RPT_COUNTER_8812F) << BIT_SHIFT_RPT_COUNTER_8812F) +#define BITS_RPT_COUNTER_8812F \ + (BIT_MASK_RPT_COUNTER_8812F << BIT_SHIFT_RPT_COUNTER_8812F) +#define BIT_CLEAR_RPT_COUNTER_8812F(x) ((x) & (~BITS_RPT_COUNTER_8812F)) +#define BIT_GET_RPT_COUNTER_8812F(x) \ + (((x) >> BIT_SHIFT_RPT_COUNTER_8812F) & BIT_MASK_RPT_COUNTER_8812F) +#define BIT_SET_RPT_COUNTER_8812F(x, v) \ + (BIT_CLEAR_RPT_COUNTER_8812F(x) | BIT_RPT_COUNTER_8812F(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_8812F (WMAC TX/RX PROTOCOL CONTROL REGISTER) */ +#define BIT_ACKTO_BLOCK_SCH_EN_8812F BIT(27) +#define BIT_EIFS_BLOCK_SCH_EN_8812F BIT(26) +#define BIT_PLCPCHK_RST_EIFS_8812F BIT(25) +#define BIT_CCA_RST_EIFS_8812F BIT(24) +#define BIT_DIS_UPD_MYRXPKTNAV_8812F BIT(23) +#define BIT_EARLY_TXBA_8812F BIT(22) + +#define BIT_SHIFT_RESP_CHNBUSY_8812F 20 +#define BIT_MASK_RESP_CHNBUSY_8812F 0x3 +#define BIT_RESP_CHNBUSY_8812F(x) \ + (((x) & BIT_MASK_RESP_CHNBUSY_8812F) << BIT_SHIFT_RESP_CHNBUSY_8812F) +#define BITS_RESP_CHNBUSY_8812F \ + (BIT_MASK_RESP_CHNBUSY_8812F << BIT_SHIFT_RESP_CHNBUSY_8812F) +#define BIT_CLEAR_RESP_CHNBUSY_8812F(x) ((x) & (~BITS_RESP_CHNBUSY_8812F)) +#define BIT_GET_RESP_CHNBUSY_8812F(x) \ + (((x) >> BIT_SHIFT_RESP_CHNBUSY_8812F) & BIT_MASK_RESP_CHNBUSY_8812F) +#define BIT_SET_RESP_CHNBUSY_8812F(x, v) \ + (BIT_CLEAR_RESP_CHNBUSY_8812F(x) | BIT_RESP_CHNBUSY_8812F(v)) + +#define BIT_RESP_DCTS_EN_8812F BIT(19) +#define BIT_RESP_DCFE_EN_8812F BIT(18) +#define BIT_RESP_SPLCPEN_8812F BIT(17) +#define BIT_RESP_SGIEN_8812F BIT(16) +#define BIT_RESP_LDPC_EN_8812F BIT(15) +#define BIT_DIS_RESP_ACKINCCA_8812F BIT(14) +#define BIT_DIS_RESP_CTSINCCA_8812F BIT(13) + +#define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8812F 10 +#define BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8812F 0x7 +#define BIT_R_WMAC_SECOND_CCA_TIMER_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8812F) \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8812F) +#define BITS_R_WMAC_SECOND_CCA_TIMER_8812F \ + (BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8812F \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8812F) +#define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8812F(x) \ + ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER_8812F)) +#define BIT_GET_R_WMAC_SECOND_CCA_TIMER_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8812F) & \ + BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8812F) +#define BIT_SET_R_WMAC_SECOND_CCA_TIMER_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8812F(x) | \ + BIT_R_WMAC_SECOND_CCA_TIMER_8812F(v)) + +#define BIT_SHIFT_RFMOD_8812F 7 +#define BIT_MASK_RFMOD_8812F 0x3 +#define BIT_RFMOD_8812F(x) \ + (((x) & BIT_MASK_RFMOD_8812F) << BIT_SHIFT_RFMOD_8812F) +#define BITS_RFMOD_8812F (BIT_MASK_RFMOD_8812F << BIT_SHIFT_RFMOD_8812F) +#define BIT_CLEAR_RFMOD_8812F(x) ((x) & (~BITS_RFMOD_8812F)) +#define BIT_GET_RFMOD_8812F(x) \ + (((x) >> BIT_SHIFT_RFMOD_8812F) & BIT_MASK_RFMOD_8812F) +#define BIT_SET_RFMOD_8812F(x, v) \ + (BIT_CLEAR_RFMOD_8812F(x) | BIT_RFMOD_8812F(v)) + +#define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8812F 5 +#define BIT_MASK_RESP_CTS_DYNBW_SEL_8812F 0x3 +#define BIT_RESP_CTS_DYNBW_SEL_8812F(x) \ + (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8812F) \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8812F) +#define BITS_RESP_CTS_DYNBW_SEL_8812F \ + (BIT_MASK_RESP_CTS_DYNBW_SEL_8812F \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8812F) +#define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8812F(x) \ + ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8812F)) +#define BIT_GET_RESP_CTS_DYNBW_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8812F) & \ + BIT_MASK_RESP_CTS_DYNBW_SEL_8812F) +#define BIT_SET_RESP_CTS_DYNBW_SEL_8812F(x, v) \ + (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8812F(x) | \ + BIT_RESP_CTS_DYNBW_SEL_8812F(v)) + +#define BIT_DLY_TX_WAIT_RXANTSEL_8812F BIT(4) +#define BIT_TXRESP_BY_RXANTSEL_8812F BIT(3) + +#define BIT_SHIFT_ORIG_DCTS_CHK_8812F 0 +#define BIT_MASK_ORIG_DCTS_CHK_8812F 0x3 +#define BIT_ORIG_DCTS_CHK_8812F(x) \ + (((x) & BIT_MASK_ORIG_DCTS_CHK_8812F) << BIT_SHIFT_ORIG_DCTS_CHK_8812F) +#define BITS_ORIG_DCTS_CHK_8812F \ + (BIT_MASK_ORIG_DCTS_CHK_8812F << BIT_SHIFT_ORIG_DCTS_CHK_8812F) +#define BIT_CLEAR_ORIG_DCTS_CHK_8812F(x) ((x) & (~BITS_ORIG_DCTS_CHK_8812F)) +#define BIT_GET_ORIG_DCTS_CHK_8812F(x) \ + (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8812F) & BIT_MASK_ORIG_DCTS_CHK_8812F) +#define BIT_SET_ORIG_DCTS_CHK_8812F(x, v) \ + (BIT_CLEAR_ORIG_DCTS_CHK_8812F(x) | BIT_ORIG_DCTS_CHK_8812F(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_H_8812F */ + +#define BIT_SHIFT_ACKBA_TYPSEL_8812F 28 +#define BIT_MASK_ACKBA_TYPSEL_8812F 0xf +#define BIT_ACKBA_TYPSEL_8812F(x) \ + (((x) & BIT_MASK_ACKBA_TYPSEL_8812F) << BIT_SHIFT_ACKBA_TYPSEL_8812F) +#define BITS_ACKBA_TYPSEL_8812F \ + (BIT_MASK_ACKBA_TYPSEL_8812F << BIT_SHIFT_ACKBA_TYPSEL_8812F) +#define BIT_CLEAR_ACKBA_TYPSEL_8812F(x) ((x) & (~BITS_ACKBA_TYPSEL_8812F)) +#define BIT_GET_ACKBA_TYPSEL_8812F(x) \ + (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8812F) & BIT_MASK_ACKBA_TYPSEL_8812F) +#define BIT_SET_ACKBA_TYPSEL_8812F(x, v) \ + (BIT_CLEAR_ACKBA_TYPSEL_8812F(x) | BIT_ACKBA_TYPSEL_8812F(v)) + +#define BIT_SHIFT_ACKBA_ACKPCHK_8812F 24 +#define BIT_MASK_ACKBA_ACKPCHK_8812F 0xf +#define BIT_ACKBA_ACKPCHK_8812F(x) \ + (((x) & BIT_MASK_ACKBA_ACKPCHK_8812F) << BIT_SHIFT_ACKBA_ACKPCHK_8812F) +#define BITS_ACKBA_ACKPCHK_8812F \ + (BIT_MASK_ACKBA_ACKPCHK_8812F << BIT_SHIFT_ACKBA_ACKPCHK_8812F) +#define BIT_CLEAR_ACKBA_ACKPCHK_8812F(x) ((x) & (~BITS_ACKBA_ACKPCHK_8812F)) +#define BIT_GET_ACKBA_ACKPCHK_8812F(x) \ + (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8812F) & BIT_MASK_ACKBA_ACKPCHK_8812F) +#define BIT_SET_ACKBA_ACKPCHK_8812F(x, v) \ + (BIT_CLEAR_ACKBA_ACKPCHK_8812F(x) | BIT_ACKBA_ACKPCHK_8812F(v)) + +#define BIT_SHIFT_ACKBAR_TYPESEL_8812F 16 +#define BIT_MASK_ACKBAR_TYPESEL_8812F 0xff +#define BIT_ACKBAR_TYPESEL_8812F(x) \ + (((x) & BIT_MASK_ACKBAR_TYPESEL_8812F) \ + << BIT_SHIFT_ACKBAR_TYPESEL_8812F) +#define BITS_ACKBAR_TYPESEL_8812F \ + (BIT_MASK_ACKBAR_TYPESEL_8812F << BIT_SHIFT_ACKBAR_TYPESEL_8812F) +#define BIT_CLEAR_ACKBAR_TYPESEL_8812F(x) ((x) & (~BITS_ACKBAR_TYPESEL_8812F)) +#define BIT_GET_ACKBAR_TYPESEL_8812F(x) \ + (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8812F) & \ + BIT_MASK_ACKBAR_TYPESEL_8812F) +#define BIT_SET_ACKBAR_TYPESEL_8812F(x, v) \ + (BIT_CLEAR_ACKBAR_TYPESEL_8812F(x) | BIT_ACKBAR_TYPESEL_8812F(v)) + +#define BIT_SHIFT_ACKBAR_ACKPCHK_8812F 12 +#define BIT_MASK_ACKBAR_ACKPCHK_8812F 0xf +#define BIT_ACKBAR_ACKPCHK_8812F(x) \ + (((x) & BIT_MASK_ACKBAR_ACKPCHK_8812F) \ + << BIT_SHIFT_ACKBAR_ACKPCHK_8812F) +#define BITS_ACKBAR_ACKPCHK_8812F \ + (BIT_MASK_ACKBAR_ACKPCHK_8812F << BIT_SHIFT_ACKBAR_ACKPCHK_8812F) +#define BIT_CLEAR_ACKBAR_ACKPCHK_8812F(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8812F)) +#define BIT_GET_ACKBAR_ACKPCHK_8812F(x) \ + (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8812F) & \ + BIT_MASK_ACKBAR_ACKPCHK_8812F) +#define BIT_SET_ACKBAR_ACKPCHK_8812F(x, v) \ + (BIT_CLEAR_ACKBAR_ACKPCHK_8812F(x) | BIT_ACKBAR_ACKPCHK_8812F(v)) + +#define BIT_RXBA_IGNOREA2_V1_8812F BIT(10) +#define BIT_EN_SAVE_ALL_TXOPADDR_V1_8812F BIT(9) +#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_V1_8812F BIT(8) +#define BIT_DIS_TXBA_AMPDUFCSERR_V1_8812F BIT(7) +#define BIT_DIS_TXBA_RXBARINFULL_V1_8812F BIT(6) +#define BIT_DIS_TXCFE_INFULL_V1_8812F BIT(5) +#define BIT_DIS_TXCTS_INFULL_V1_8812F BIT(4) +#define BIT_EN_TXACKBA_IN_TX_RDG_V1_8812F BIT(3) +#define BIT_EN_TXACKBA_IN_TXOP_V1_8812F BIT(2) +#define BIT_EN_TXCTS_IN_RXNAV_V1_8812F BIT(1) +#define BIT_EN_TXCTS_INTXOP_V1_8812F BIT(0) + +/* 2 REG_CAMCMD_8812F (CAM COMMAND REGISTER) */ +#define BIT_SECCAM_POLLING_8812F BIT(31) +#define BIT_SECCAM_CLR_8812F BIT(30) +#define BIT_SECCAM_WE_8812F BIT(16) + +#define BIT_SHIFT_SECCAM_ADDR_V2_8812F 0 +#define BIT_MASK_SECCAM_ADDR_V2_8812F 0x3ff +#define BIT_SECCAM_ADDR_V2_8812F(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V2_8812F) \ + << BIT_SHIFT_SECCAM_ADDR_V2_8812F) +#define BITS_SECCAM_ADDR_V2_8812F \ + (BIT_MASK_SECCAM_ADDR_V2_8812F << BIT_SHIFT_SECCAM_ADDR_V2_8812F) +#define BIT_CLEAR_SECCAM_ADDR_V2_8812F(x) ((x) & (~BITS_SECCAM_ADDR_V2_8812F)) +#define BIT_GET_SECCAM_ADDR_V2_8812F(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V2_8812F) & \ + BIT_MASK_SECCAM_ADDR_V2_8812F) +#define BIT_SET_SECCAM_ADDR_V2_8812F(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V2_8812F(x) | BIT_SECCAM_ADDR_V2_8812F(v)) + +/* 2 REG_CAMWRITE_8812F (CAM WRITE REGISTER) */ + +#define BIT_SHIFT_CAMW_DATA_8812F 0 +#define BIT_MASK_CAMW_DATA_8812F 0xffffffffL +#define BIT_CAMW_DATA_8812F(x) \ + (((x) & BIT_MASK_CAMW_DATA_8812F) << BIT_SHIFT_CAMW_DATA_8812F) +#define BITS_CAMW_DATA_8812F \ + (BIT_MASK_CAMW_DATA_8812F << BIT_SHIFT_CAMW_DATA_8812F) +#define BIT_CLEAR_CAMW_DATA_8812F(x) ((x) & (~BITS_CAMW_DATA_8812F)) +#define BIT_GET_CAMW_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_CAMW_DATA_8812F) & BIT_MASK_CAMW_DATA_8812F) +#define BIT_SET_CAMW_DATA_8812F(x, v) \ + (BIT_CLEAR_CAMW_DATA_8812F(x) | BIT_CAMW_DATA_8812F(v)) + +/* 2 REG_CAMREAD_8812F (CAM READ REGISTER) */ + +#define BIT_SHIFT_CAMR_DATA_8812F 0 +#define BIT_MASK_CAMR_DATA_8812F 0xffffffffL +#define BIT_CAMR_DATA_8812F(x) \ + (((x) & BIT_MASK_CAMR_DATA_8812F) << BIT_SHIFT_CAMR_DATA_8812F) +#define BITS_CAMR_DATA_8812F \ + (BIT_MASK_CAMR_DATA_8812F << BIT_SHIFT_CAMR_DATA_8812F) +#define BIT_CLEAR_CAMR_DATA_8812F(x) ((x) & (~BITS_CAMR_DATA_8812F)) +#define BIT_GET_CAMR_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_CAMR_DATA_8812F) & BIT_MASK_CAMR_DATA_8812F) +#define BIT_SET_CAMR_DATA_8812F(x, v) \ + (BIT_CLEAR_CAMR_DATA_8812F(x) | BIT_CAMR_DATA_8812F(v)) + +/* 2 REG_CAMDBG_8812F (CAM DEBUG REGISTER) */ +#define BIT_SECCAM_INFO_8812F BIT(31) +#define BIT_SEC_KEYFOUND_8812F BIT(15) + +#define BIT_SHIFT_CAMDBG_SEC_TYPE_8812F 12 +#define BIT_MASK_CAMDBG_SEC_TYPE_8812F 0x7 +#define BIT_CAMDBG_SEC_TYPE_8812F(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_TYPE_8812F) \ + << BIT_SHIFT_CAMDBG_SEC_TYPE_8812F) +#define BITS_CAMDBG_SEC_TYPE_8812F \ + (BIT_MASK_CAMDBG_SEC_TYPE_8812F << BIT_SHIFT_CAMDBG_SEC_TYPE_8812F) +#define BIT_CLEAR_CAMDBG_SEC_TYPE_8812F(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_8812F)) +#define BIT_GET_CAMDBG_SEC_TYPE_8812F(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_8812F) & \ + BIT_MASK_CAMDBG_SEC_TYPE_8812F) +#define BIT_SET_CAMDBG_SEC_TYPE_8812F(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_TYPE_8812F(x) | BIT_CAMDBG_SEC_TYPE_8812F(v)) + +#define BIT_CAMDBG_EXT_SECTYPE_8812F BIT(11) + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8812F 5 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX_8812F 0x1f +#define BIT_CAMDBG_MIC_KEY_IDX_8812F(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_8812F) \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8812F) +#define BITS_CAMDBG_MIC_KEY_IDX_8812F \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX_8812F \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8812F) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8812F(x) \ + ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_8812F)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8812F) & \ + BIT_MASK_CAMDBG_MIC_KEY_IDX_8812F) +#define BIT_SET_CAMDBG_MIC_KEY_IDX_8812F(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8812F(x) | \ + BIT_CAMDBG_MIC_KEY_IDX_8812F(v)) + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8812F 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX_8812F 0x1f +#define BIT_CAMDBG_SEC_KEY_IDX_8812F(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_8812F) \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8812F) +#define BITS_CAMDBG_SEC_KEY_IDX_8812F \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX_8812F \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8812F) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8812F(x) \ + ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_8812F)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8812F) & \ + BIT_MASK_CAMDBG_SEC_KEY_IDX_8812F) +#define BIT_SET_CAMDBG_SEC_KEY_IDX_8812F(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8812F(x) | \ + BIT_CAMDBG_SEC_KEY_IDX_8812F(v)) + +/* 2 REG_SECCFG_8812F (SECURITY CONFIGURATION REGISTER) */ +#define BIT_DIS_GCLK_WAPI_8812F BIT(15) +#define BIT_DIS_GCLK_AES_8812F BIT(14) +#define BIT_DIS_GCLK_TKIP_8812F BIT(13) +#define BIT_AES_SEL_QC_1_8812F BIT(12) +#define BIT_AES_SEL_QC_0_8812F BIT(11) +#define BIT_CHK_BMC_8812F BIT(9) +#define BIT_CHK_KEYID_8812F BIT(8) +#define BIT_RXBCUSEDK_8812F BIT(7) +#define BIT_TXBCUSEDK_8812F BIT(6) +#define BIT_NOSKMC_8812F BIT(5) +#define BIT_SKBYA2_8812F BIT(4) +#define BIT_RXDEC_8812F BIT(3) +#define BIT_TXENC_8812F BIT(2) +#define BIT_RXUHUSEDK_8812F BIT(1) +#define BIT_TXUHUSEDK_8812F BIT(0) + +/* 2 REG_RXFILTER_CATEGORY_1_8812F */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_1_8812F 0 +#define BIT_MASK_RXFILTER_CATEGORY_1_8812F 0xff +#define BIT_RXFILTER_CATEGORY_1_8812F(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8812F) \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8812F) +#define BITS_RXFILTER_CATEGORY_1_8812F \ + (BIT_MASK_RXFILTER_CATEGORY_1_8812F \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8812F) +#define BIT_CLEAR_RXFILTER_CATEGORY_1_8812F(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_1_8812F)) +#define BIT_GET_RXFILTER_CATEGORY_1_8812F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8812F) & \ + BIT_MASK_RXFILTER_CATEGORY_1_8812F) +#define BIT_SET_RXFILTER_CATEGORY_1_8812F(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_1_8812F(x) | \ + BIT_RXFILTER_CATEGORY_1_8812F(v)) + +/* 2 REG_RXFILTER_ACTION_1_8812F */ + +#define BIT_SHIFT_RXFILTER_ACTION_1_8812F 0 +#define BIT_MASK_RXFILTER_ACTION_1_8812F 0xff +#define BIT_RXFILTER_ACTION_1_8812F(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_1_8812F) \ + << BIT_SHIFT_RXFILTER_ACTION_1_8812F) +#define BITS_RXFILTER_ACTION_1_8812F \ + (BIT_MASK_RXFILTER_ACTION_1_8812F << BIT_SHIFT_RXFILTER_ACTION_1_8812F) +#define BIT_CLEAR_RXFILTER_ACTION_1_8812F(x) \ + ((x) & (~BITS_RXFILTER_ACTION_1_8812F)) +#define BIT_GET_RXFILTER_ACTION_1_8812F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8812F) & \ + BIT_MASK_RXFILTER_ACTION_1_8812F) +#define BIT_SET_RXFILTER_ACTION_1_8812F(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_1_8812F(x) | BIT_RXFILTER_ACTION_1_8812F(v)) + +/* 2 REG_RXFILTER_CATEGORY_2_8812F */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_2_8812F 0 +#define BIT_MASK_RXFILTER_CATEGORY_2_8812F 0xff +#define BIT_RXFILTER_CATEGORY_2_8812F(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8812F) \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8812F) +#define BITS_RXFILTER_CATEGORY_2_8812F \ + (BIT_MASK_RXFILTER_CATEGORY_2_8812F \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8812F) +#define BIT_CLEAR_RXFILTER_CATEGORY_2_8812F(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_2_8812F)) +#define BIT_GET_RXFILTER_CATEGORY_2_8812F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8812F) & \ + BIT_MASK_RXFILTER_CATEGORY_2_8812F) +#define BIT_SET_RXFILTER_CATEGORY_2_8812F(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_2_8812F(x) | \ + BIT_RXFILTER_CATEGORY_2_8812F(v)) + +/* 2 REG_RXFILTER_ACTION_2_8812F */ + +#define BIT_SHIFT_RXFILTER_ACTION_2_8812F 0 +#define BIT_MASK_RXFILTER_ACTION_2_8812F 0xff +#define BIT_RXFILTER_ACTION_2_8812F(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_2_8812F) \ + << BIT_SHIFT_RXFILTER_ACTION_2_8812F) +#define BITS_RXFILTER_ACTION_2_8812F \ + (BIT_MASK_RXFILTER_ACTION_2_8812F << BIT_SHIFT_RXFILTER_ACTION_2_8812F) +#define BIT_CLEAR_RXFILTER_ACTION_2_8812F(x) \ + ((x) & (~BITS_RXFILTER_ACTION_2_8812F)) +#define BIT_GET_RXFILTER_ACTION_2_8812F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8812F) & \ + BIT_MASK_RXFILTER_ACTION_2_8812F) +#define BIT_SET_RXFILTER_ACTION_2_8812F(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_2_8812F(x) | BIT_RXFILTER_ACTION_2_8812F(v)) + +/* 2 REG_RXFILTER_CATEGORY_3_8812F */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_3_8812F 0 +#define BIT_MASK_RXFILTER_CATEGORY_3_8812F 0xff +#define BIT_RXFILTER_CATEGORY_3_8812F(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8812F) \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8812F) +#define BITS_RXFILTER_CATEGORY_3_8812F \ + (BIT_MASK_RXFILTER_CATEGORY_3_8812F \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8812F) +#define BIT_CLEAR_RXFILTER_CATEGORY_3_8812F(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_3_8812F)) +#define BIT_GET_RXFILTER_CATEGORY_3_8812F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8812F) & \ + BIT_MASK_RXFILTER_CATEGORY_3_8812F) +#define BIT_SET_RXFILTER_CATEGORY_3_8812F(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_3_8812F(x) | \ + BIT_RXFILTER_CATEGORY_3_8812F(v)) + +/* 2 REG_RXFILTER_ACTION_3_8812F */ + +#define BIT_SHIFT_RXFILTER_ACTION_3_8812F 0 +#define BIT_MASK_RXFILTER_ACTION_3_8812F 0xff +#define BIT_RXFILTER_ACTION_3_8812F(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_3_8812F) \ + << BIT_SHIFT_RXFILTER_ACTION_3_8812F) +#define BITS_RXFILTER_ACTION_3_8812F \ + (BIT_MASK_RXFILTER_ACTION_3_8812F << BIT_SHIFT_RXFILTER_ACTION_3_8812F) +#define BIT_CLEAR_RXFILTER_ACTION_3_8812F(x) \ + ((x) & (~BITS_RXFILTER_ACTION_3_8812F)) +#define BIT_GET_RXFILTER_ACTION_3_8812F(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8812F) & \ + BIT_MASK_RXFILTER_ACTION_3_8812F) +#define BIT_SET_RXFILTER_ACTION_3_8812F(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_3_8812F(x) | BIT_RXFILTER_ACTION_3_8812F(v)) + +/* 2 REG_RXFLTMAP3_8812F (RX FILTER MAP GROUP 3) */ +#define BIT_MGTFLT15EN_FW_8812F BIT(15) +#define BIT_MGTFLT14EN_FW_8812F BIT(14) +#define BIT_MGTFLT13EN_FW_8812F BIT(13) +#define BIT_MGTFLT12EN_FW_8812F BIT(12) +#define BIT_MGTFLT11EN_FW_8812F BIT(11) +#define BIT_MGTFLT10EN_FW_8812F BIT(10) +#define BIT_MGTFLT9EN_FW_8812F BIT(9) +#define BIT_MGTFLT8EN_FW_8812F BIT(8) +#define BIT_MGTFLT7EN_FW_8812F BIT(7) +#define BIT_MGTFLT6EN_FW_8812F BIT(6) +#define BIT_MGTFLT5EN_FW_8812F BIT(5) +#define BIT_MGTFLT4EN_FW_8812F BIT(4) +#define BIT_MGTFLT3EN_FW_8812F BIT(3) +#define BIT_MGTFLT2EN_FW_8812F BIT(2) +#define BIT_MGTFLT1EN_FW_8812F BIT(1) +#define BIT_MGTFLT0EN_FW_8812F BIT(0) + +/* 2 REG_RXFLTMAP4_8812F (RX FILTER MAP GROUP 4) */ +#define BIT_CTRLFLT15EN_FW_8812F BIT(15) +#define BIT_CTRLFLT14EN_FW_8812F BIT(14) +#define BIT_CTRLFLT13EN_FW_8812F BIT(13) +#define BIT_CTRLFLT12EN_FW_8812F BIT(12) +#define BIT_CTRLFLT11EN_FW_8812F BIT(11) +#define BIT_CTRLFLT10EN_FW_8812F BIT(10) +#define BIT_CTRLFLT9EN_FW_8812F BIT(9) +#define BIT_CTRLFLT8EN_FW_8812F BIT(8) +#define BIT_CTRLFLT7EN_FW_8812F BIT(7) +#define BIT_CTRLFLT6EN_FW_8812F BIT(6) +#define BIT_CTRLFLT5EN_FW_8812F BIT(5) +#define BIT_CTRLFLT4EN_FW_8812F BIT(4) +#define BIT_CTRLFLT3EN_FW_8812F BIT(3) +#define BIT_CTRLFLT2EN_FW_8812F BIT(2) +#define BIT_CTRLFLT1EN_FW_8812F BIT(1) +#define BIT_CTRLFLT0EN_FW_8812F BIT(0) + +/* 2 REG_RXFLTMAP5_8812F (RX FILTER MAP GROUP 5) */ +#define BIT_DATAFLT15EN_FW_8812F BIT(15) +#define BIT_DATAFLT14EN_FW_8812F BIT(14) +#define BIT_DATAFLT13EN_FW_8812F BIT(13) +#define BIT_DATAFLT12EN_FW_8812F BIT(12) +#define BIT_DATAFLT11EN_FW_8812F BIT(11) +#define BIT_DATAFLT10EN_FW_8812F BIT(10) +#define BIT_DATAFLT9EN_FW_8812F BIT(9) +#define BIT_DATAFLT8EN_FW_8812F BIT(8) +#define BIT_DATAFLT7EN_FW_8812F BIT(7) +#define BIT_DATAFLT6EN_FW_8812F BIT(6) +#define BIT_DATAFLT5EN_FW_8812F BIT(5) +#define BIT_DATAFLT4EN_FW_8812F BIT(4) +#define BIT_DATAFLT3EN_FW_8812F BIT(3) +#define BIT_DATAFLT2EN_FW_8812F BIT(2) +#define BIT_DATAFLT1EN_FW_8812F BIT(1) +#define BIT_DATAFLT0EN_FW_8812F BIT(0) + +/* 2 REG_RXFLTMAP6_8812F (RX FILTER MAP GROUP 6) */ +#define BIT_ACTIONFLT15EN_FW_8812F BIT(15) +#define BIT_ACTIONFLT14EN_FW_8812F BIT(14) +#define BIT_ACTIONFLT13EN_FW_8812F BIT(13) +#define BIT_ACTIONFLT12EN_FW_8812F BIT(12) +#define BIT_ACTIONFLT11EN_FW_8812F BIT(11) +#define BIT_ACTIONFLT10EN_FW_8812F BIT(10) +#define BIT_ACTIONFLT9EN_FW_8812F BIT(9) +#define BIT_ACTIONFLT8EN_FW_8812F BIT(8) +#define BIT_ACTIONFLT7EN_FW_8812F BIT(7) +#define BIT_ACTIONFLT6EN_FW_8812F BIT(6) +#define BIT_ACTIONFLT5EN_FW_8812F BIT(5) +#define BIT_ACTIONFLT4EN_FW_8812F BIT(4) +#define BIT_ACTIONFLT3EN_FW_8812F BIT(3) +#define BIT_ACTIONFLT2EN_FW_8812F BIT(2) +#define BIT_ACTIONFLT1EN_FW_8812F BIT(1) +#define BIT_ACTIONFLT0EN_FW_8812F BIT(0) + +/* 2 REG_WOW_CTRL_8812F (WAKE ON WLAN CONTROL REGISTER) */ + +#define BIT_SHIFT_PSF_BSSIDSEL_B2B1_8812F 6 +#define BIT_MASK_PSF_BSSIDSEL_B2B1_8812F 0x3 +#define BIT_PSF_BSSIDSEL_B2B1_8812F(x) \ + (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1_8812F) \ + << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8812F) +#define BITS_PSF_BSSIDSEL_B2B1_8812F \ + (BIT_MASK_PSF_BSSIDSEL_B2B1_8812F << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8812F) +#define BIT_CLEAR_PSF_BSSIDSEL_B2B1_8812F(x) \ + ((x) & (~BITS_PSF_BSSIDSEL_B2B1_8812F)) +#define BIT_GET_PSF_BSSIDSEL_B2B1_8812F(x) \ + (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1_8812F) & \ + BIT_MASK_PSF_BSSIDSEL_B2B1_8812F) +#define BIT_SET_PSF_BSSIDSEL_B2B1_8812F(x, v) \ + (BIT_CLEAR_PSF_BSSIDSEL_B2B1_8812F(x) | BIT_PSF_BSSIDSEL_B2B1_8812F(v)) + +#define BIT_WOWHCI_8812F BIT(5) +#define BIT_PSF_BSSIDSEL_B0_8812F BIT(4) +#define BIT_UWF_8812F BIT(3) +#define BIT_MAGIC_8812F BIT(2) +#define BIT_WOWEN_8812F BIT(1) +#define BIT_FORCE_WAKEUP_8812F BIT(0) + +/* 2 REG_NAN_RX_TSF_FILTER_8812F(NAN_RX_TSF_ADDRESS_FILTER) */ +#define BIT_CHK_TSF_TA_8812F BIT(2) +#define BIT_CHK_TSF_CBSSID_8812F BIT(1) +#define BIT_CHK_TSF_EN_8812F BIT(0) + +/* 2 REG_PS_RX_INFO_8812F (POWER SAVE RX INFORMATION REGISTER) */ + +#define BIT_SHIFT_PORTSEL__PS_RX_INFO_8812F 5 +#define BIT_MASK_PORTSEL__PS_RX_INFO_8812F 0x7 +#define BIT_PORTSEL__PS_RX_INFO_8812F(x) \ + (((x) & BIT_MASK_PORTSEL__PS_RX_INFO_8812F) \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8812F) +#define BITS_PORTSEL__PS_RX_INFO_8812F \ + (BIT_MASK_PORTSEL__PS_RX_INFO_8812F \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8812F) +#define BIT_CLEAR_PORTSEL__PS_RX_INFO_8812F(x) \ + ((x) & (~BITS_PORTSEL__PS_RX_INFO_8812F)) +#define BIT_GET_PORTSEL__PS_RX_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO_8812F) & \ + BIT_MASK_PORTSEL__PS_RX_INFO_8812F) +#define BIT_SET_PORTSEL__PS_RX_INFO_8812F(x, v) \ + (BIT_CLEAR_PORTSEL__PS_RX_INFO_8812F(x) | \ + BIT_PORTSEL__PS_RX_INFO_8812F(v)) + +#define BIT_RXCTRLIN0_8812F BIT(4) +#define BIT_RXMGTIN0_8812F BIT(3) +#define BIT_RXDATAIN2_8812F BIT(2) +#define BIT_RXDATAIN1_8812F BIT(1) +#define BIT_RXDATAIN0_8812F BIT(0) + +/* 2 REG_WMMPS_UAPSD_TID_8812F (WMM POWER SAVE UAPSD TID REGISTER) */ +#define BIT_WMMPS_UAPSD_TID7_8812F BIT(7) +#define BIT_WMMPS_UAPSD_TID6_8812F BIT(6) +#define BIT_WMMPS_UAPSD_TID5_8812F BIT(5) +#define BIT_WMMPS_UAPSD_TID4_8812F BIT(4) +#define BIT_WMMPS_UAPSD_TID3_8812F BIT(3) +#define BIT_WMMPS_UAPSD_TID2_8812F BIT(2) +#define BIT_WMMPS_UAPSD_TID1_8812F BIT(1) +#define BIT_WMMPS_UAPSD_TID0_8812F BIT(0) + +/* 2 REG_LPNAV_CTRL_8812F (LOW POWER NAV CONTROL REGISTER) */ + +/* 2 REG_WKFMCAM_CMD_8812F (WAKEUP FRAME CAM COMMAND REGISTER) */ +#define BIT_WKFCAM_POLLING_V1_8812F BIT(31) +#define BIT_WKFCAM_CLR_V1_8812F BIT(30) +#define BIT_WKFCAM_WE_8812F BIT(16) + +#define BIT_SHIFT_WKFCAM_ADDR_V2_8812F 8 +#define BIT_MASK_WKFCAM_ADDR_V2_8812F 0xff +#define BIT_WKFCAM_ADDR_V2_8812F(x) \ + (((x) & BIT_MASK_WKFCAM_ADDR_V2_8812F) \ + << BIT_SHIFT_WKFCAM_ADDR_V2_8812F) +#define BITS_WKFCAM_ADDR_V2_8812F \ + (BIT_MASK_WKFCAM_ADDR_V2_8812F << BIT_SHIFT_WKFCAM_ADDR_V2_8812F) +#define BIT_CLEAR_WKFCAM_ADDR_V2_8812F(x) ((x) & (~BITS_WKFCAM_ADDR_V2_8812F)) +#define BIT_GET_WKFCAM_ADDR_V2_8812F(x) \ + (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2_8812F) & \ + BIT_MASK_WKFCAM_ADDR_V2_8812F) +#define BIT_SET_WKFCAM_ADDR_V2_8812F(x, v) \ + (BIT_CLEAR_WKFCAM_ADDR_V2_8812F(x) | BIT_WKFCAM_ADDR_V2_8812F(v)) + +#define BIT_SHIFT_WKFCAM_CAM_NUM_V1_8812F 0 +#define BIT_MASK_WKFCAM_CAM_NUM_V1_8812F 0xff +#define BIT_WKFCAM_CAM_NUM_V1_8812F(x) \ + (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1_8812F) \ + << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8812F) +#define BITS_WKFCAM_CAM_NUM_V1_8812F \ + (BIT_MASK_WKFCAM_CAM_NUM_V1_8812F << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8812F) +#define BIT_CLEAR_WKFCAM_CAM_NUM_V1_8812F(x) \ + ((x) & (~BITS_WKFCAM_CAM_NUM_V1_8812F)) +#define BIT_GET_WKFCAM_CAM_NUM_V1_8812F(x) \ + (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1_8812F) & \ + BIT_MASK_WKFCAM_CAM_NUM_V1_8812F) +#define BIT_SET_WKFCAM_CAM_NUM_V1_8812F(x, v) \ + (BIT_CLEAR_WKFCAM_CAM_NUM_V1_8812F(x) | BIT_WKFCAM_CAM_NUM_V1_8812F(v)) + +/* 2 REG_WKFMCAM_RWD_8812F (WAKEUP FRAME READ/WRITE DATA) */ + +#define BIT_SHIFT_WKFMCAM_RWD_8812F 0 +#define BIT_MASK_WKFMCAM_RWD_8812F 0xffffffffL +#define BIT_WKFMCAM_RWD_8812F(x) \ + (((x) & BIT_MASK_WKFMCAM_RWD_8812F) << BIT_SHIFT_WKFMCAM_RWD_8812F) +#define BITS_WKFMCAM_RWD_8812F \ + (BIT_MASK_WKFMCAM_RWD_8812F << BIT_SHIFT_WKFMCAM_RWD_8812F) +#define BIT_CLEAR_WKFMCAM_RWD_8812F(x) ((x) & (~BITS_WKFMCAM_RWD_8812F)) +#define BIT_GET_WKFMCAM_RWD_8812F(x) \ + (((x) >> BIT_SHIFT_WKFMCAM_RWD_8812F) & BIT_MASK_WKFMCAM_RWD_8812F) +#define BIT_SET_WKFMCAM_RWD_8812F(x, v) \ + (BIT_CLEAR_WKFMCAM_RWD_8812F(x) | BIT_WKFMCAM_RWD_8812F(v)) + +/* 2 REG_RXFLTMAP0_8812F (RX FILTER MAP GROUP 0) */ +#define BIT_MGTFLT15EN_8812F BIT(15) +#define BIT_MGTFLT14EN_8812F BIT(14) +#define BIT_MGTFLT13EN_8812F BIT(13) +#define BIT_MGTFLT12EN_8812F BIT(12) +#define BIT_MGTFLT11EN_8812F BIT(11) +#define BIT_MGTFLT10EN_8812F BIT(10) +#define BIT_MGTFLT9EN_8812F BIT(9) +#define BIT_MGTFLT8EN_8812F BIT(8) +#define BIT_MGTFLT7EN_8812F BIT(7) +#define BIT_MGTFLT6EN_8812F BIT(6) +#define BIT_MGTFLT5EN_8812F BIT(5) +#define BIT_MGTFLT4EN_8812F BIT(4) +#define BIT_MGTFLT3EN_8812F BIT(3) +#define BIT_MGTFLT2EN_8812F BIT(2) +#define BIT_MGTFLT1EN_8812F BIT(1) +#define BIT_MGTFLT0EN_8812F BIT(0) + +/* 2 REG_RXFLTMAP1_8812F (RX FILTER MAP GROUP 1) */ +#define BIT_CTRLFLT15EN_8812F BIT(15) +#define BIT_CTRLFLT14EN_8812F BIT(14) +#define BIT_CTRLFLT13EN_8812F BIT(13) +#define BIT_CTRLFLT12EN_8812F BIT(12) +#define BIT_CTRLFLT11EN_8812F BIT(11) +#define BIT_CTRLFLT10EN_8812F BIT(10) +#define BIT_CTRLFLT9EN_8812F BIT(9) +#define BIT_CTRLFLT8EN_8812F BIT(8) +#define BIT_CTRLFLT7EN_8812F BIT(7) +#define BIT_CTRLFLT6EN_8812F BIT(6) +#define BIT_CTRLFLT5EN_8812F BIT(5) +#define BIT_CTRLFLT4EN_8812F BIT(4) +#define BIT_CTRLFLT3EN_8812F BIT(3) +#define BIT_CTRLFLT2EN_8812F BIT(2) +#define BIT_CTRLFLT1EN_8812F BIT(1) +#define BIT_CTRLFLT0EN_8812F BIT(0) + +/* 2 REG_RXFLTMAP2_8812F (RX FILTER MAP GROUP 2) */ +#define BIT_DATAFLT15EN_8812F BIT(15) +#define BIT_DATAFLT14EN_8812F BIT(14) +#define BIT_DATAFLT13EN_8812F BIT(13) +#define BIT_DATAFLT12EN_8812F BIT(12) +#define BIT_DATAFLT11EN_8812F BIT(11) +#define BIT_DATAFLT10EN_8812F BIT(10) +#define BIT_DATAFLT9EN_8812F BIT(9) +#define BIT_DATAFLT8EN_8812F BIT(8) +#define BIT_DATAFLT7EN_8812F BIT(7) +#define BIT_DATAFLT6EN_8812F BIT(6) +#define BIT_DATAFLT5EN_8812F BIT(5) +#define BIT_DATAFLT4EN_8812F BIT(4) +#define BIT_DATAFLT3EN_8812F BIT(3) +#define BIT_DATAFLT2EN_8812F BIT(2) +#define BIT_DATAFLT1EN_8812F BIT(1) +#define BIT_DATAFLT0EN_8812F BIT(0) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_BCN_PSR_RPT_8812F (BEACON PARSER REPORT REGISTER) */ + +#define BIT_SHIFT_DTIM_CNT_8812F 24 +#define BIT_MASK_DTIM_CNT_8812F 0xff +#define BIT_DTIM_CNT_8812F(x) \ + (((x) & BIT_MASK_DTIM_CNT_8812F) << BIT_SHIFT_DTIM_CNT_8812F) +#define BITS_DTIM_CNT_8812F \ + (BIT_MASK_DTIM_CNT_8812F << BIT_SHIFT_DTIM_CNT_8812F) +#define BIT_CLEAR_DTIM_CNT_8812F(x) ((x) & (~BITS_DTIM_CNT_8812F)) +#define BIT_GET_DTIM_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT_8812F) & BIT_MASK_DTIM_CNT_8812F) +#define BIT_SET_DTIM_CNT_8812F(x, v) \ + (BIT_CLEAR_DTIM_CNT_8812F(x) | BIT_DTIM_CNT_8812F(v)) + +#define BIT_SHIFT_DTIM_PERIOD_8812F 16 +#define BIT_MASK_DTIM_PERIOD_8812F 0xff +#define BIT_DTIM_PERIOD_8812F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD_8812F) << BIT_SHIFT_DTIM_PERIOD_8812F) +#define BITS_DTIM_PERIOD_8812F \ + (BIT_MASK_DTIM_PERIOD_8812F << BIT_SHIFT_DTIM_PERIOD_8812F) +#define BIT_CLEAR_DTIM_PERIOD_8812F(x) ((x) & (~BITS_DTIM_PERIOD_8812F)) +#define BIT_GET_DTIM_PERIOD_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD_8812F) & BIT_MASK_DTIM_PERIOD_8812F) +#define BIT_SET_DTIM_PERIOD_8812F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD_8812F(x) | BIT_DTIM_PERIOD_8812F(v)) + +#define BIT_DTIM_8812F BIT(15) +#define BIT_TIM_8812F BIT(14) +#define BIT_RPT_VALID_8812F BIT(13) + +#define BIT_SHIFT_PS_AID_0_8812F 0 +#define BIT_MASK_PS_AID_0_8812F 0x7ff +#define BIT_PS_AID_0_8812F(x) \ + (((x) & BIT_MASK_PS_AID_0_8812F) << BIT_SHIFT_PS_AID_0_8812F) +#define BITS_PS_AID_0_8812F \ + (BIT_MASK_PS_AID_0_8812F << BIT_SHIFT_PS_AID_0_8812F) +#define BIT_CLEAR_PS_AID_0_8812F(x) ((x) & (~BITS_PS_AID_0_8812F)) +#define BIT_GET_PS_AID_0_8812F(x) \ + (((x) >> BIT_SHIFT_PS_AID_0_8812F) & BIT_MASK_PS_AID_0_8812F) +#define BIT_SET_PS_AID_0_8812F(x, v) \ + (BIT_CLEAR_PS_AID_0_8812F(x) | BIT_PS_AID_0_8812F(v)) + +/* 2 REG_FLC_RPC_8812F (FW LPS CONDITION -- RX PKT COUNTER) */ + +#define BIT_SHIFT_FLC_RPC_8812F 0 +#define BIT_MASK_FLC_RPC_8812F 0xff +#define BIT_FLC_RPC_8812F(x) \ + (((x) & BIT_MASK_FLC_RPC_8812F) << BIT_SHIFT_FLC_RPC_8812F) +#define BITS_FLC_RPC_8812F (BIT_MASK_FLC_RPC_8812F << BIT_SHIFT_FLC_RPC_8812F) +#define BIT_CLEAR_FLC_RPC_8812F(x) ((x) & (~BITS_FLC_RPC_8812F)) +#define BIT_GET_FLC_RPC_8812F(x) \ + (((x) >> BIT_SHIFT_FLC_RPC_8812F) & BIT_MASK_FLC_RPC_8812F) +#define BIT_SET_FLC_RPC_8812F(x, v) \ + (BIT_CLEAR_FLC_RPC_8812F(x) | BIT_FLC_RPC_8812F(v)) + +/* 2 REG_FLC_RPCT_8812F (FLC_RPC THRESHOLD) */ + +#define BIT_SHIFT_FLC_RPCT_8812F 0 +#define BIT_MASK_FLC_RPCT_8812F 0xff +#define BIT_FLC_RPCT_8812F(x) \ + (((x) & BIT_MASK_FLC_RPCT_8812F) << BIT_SHIFT_FLC_RPCT_8812F) +#define BITS_FLC_RPCT_8812F \ + (BIT_MASK_FLC_RPCT_8812F << BIT_SHIFT_FLC_RPCT_8812F) +#define BIT_CLEAR_FLC_RPCT_8812F(x) ((x) & (~BITS_FLC_RPCT_8812F)) +#define BIT_GET_FLC_RPCT_8812F(x) \ + (((x) >> BIT_SHIFT_FLC_RPCT_8812F) & BIT_MASK_FLC_RPCT_8812F) +#define BIT_SET_FLC_RPCT_8812F(x, v) \ + (BIT_CLEAR_FLC_RPCT_8812F(x) | BIT_FLC_RPCT_8812F(v)) + +/* 2 REG_FLC_PTS_8812F (PKT TYPE SELECTION OF FLC_RPC T) */ +#define BIT_CMF_8812F BIT(2) +#define BIT_CCF_8812F BIT(1) +#define BIT_CDF_8812F BIT(0) + +/* 2 REG_FLC_TRPC_8812F (TIMER OF FLC_RPC) */ +#define BIT_FLC_RPCT_V1_8812F BIT(7) +#define BIT_MODE_8812F BIT(6) + +#define BIT_SHIFT_TRPCD_8812F 0 +#define BIT_MASK_TRPCD_8812F 0x3f +#define BIT_TRPCD_8812F(x) \ + (((x) & BIT_MASK_TRPCD_8812F) << BIT_SHIFT_TRPCD_8812F) +#define BITS_TRPCD_8812F (BIT_MASK_TRPCD_8812F << BIT_SHIFT_TRPCD_8812F) +#define BIT_CLEAR_TRPCD_8812F(x) ((x) & (~BITS_TRPCD_8812F)) +#define BIT_GET_TRPCD_8812F(x) \ + (((x) >> BIT_SHIFT_TRPCD_8812F) & BIT_MASK_TRPCD_8812F) +#define BIT_SET_TRPCD_8812F(x, v) \ + (BIT_CLEAR_TRPCD_8812F(x) | BIT_TRPCD_8812F(v)) + +/* 2 REG_RXPKTMON_CTRL_8812F */ + +#define BIT_SHIFT_RXBKQPKT_SEQ_8812F 20 +#define BIT_MASK_RXBKQPKT_SEQ_8812F 0xf +#define BIT_RXBKQPKT_SEQ_8812F(x) \ + (((x) & BIT_MASK_RXBKQPKT_SEQ_8812F) << BIT_SHIFT_RXBKQPKT_SEQ_8812F) +#define BITS_RXBKQPKT_SEQ_8812F \ + (BIT_MASK_RXBKQPKT_SEQ_8812F << BIT_SHIFT_RXBKQPKT_SEQ_8812F) +#define BIT_CLEAR_RXBKQPKT_SEQ_8812F(x) ((x) & (~BITS_RXBKQPKT_SEQ_8812F)) +#define BIT_GET_RXBKQPKT_SEQ_8812F(x) \ + (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8812F) & BIT_MASK_RXBKQPKT_SEQ_8812F) +#define BIT_SET_RXBKQPKT_SEQ_8812F(x, v) \ + (BIT_CLEAR_RXBKQPKT_SEQ_8812F(x) | BIT_RXBKQPKT_SEQ_8812F(v)) + +#define BIT_SHIFT_RXBEQPKT_SEQ_8812F 16 +#define BIT_MASK_RXBEQPKT_SEQ_8812F 0xf +#define BIT_RXBEQPKT_SEQ_8812F(x) \ + (((x) & BIT_MASK_RXBEQPKT_SEQ_8812F) << BIT_SHIFT_RXBEQPKT_SEQ_8812F) +#define BITS_RXBEQPKT_SEQ_8812F \ + (BIT_MASK_RXBEQPKT_SEQ_8812F << BIT_SHIFT_RXBEQPKT_SEQ_8812F) +#define BIT_CLEAR_RXBEQPKT_SEQ_8812F(x) ((x) & (~BITS_RXBEQPKT_SEQ_8812F)) +#define BIT_GET_RXBEQPKT_SEQ_8812F(x) \ + (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8812F) & BIT_MASK_RXBEQPKT_SEQ_8812F) +#define BIT_SET_RXBEQPKT_SEQ_8812F(x, v) \ + (BIT_CLEAR_RXBEQPKT_SEQ_8812F(x) | BIT_RXBEQPKT_SEQ_8812F(v)) + +#define BIT_SHIFT_RXVIQPKT_SEQ_8812F 12 +#define BIT_MASK_RXVIQPKT_SEQ_8812F 0xf +#define BIT_RXVIQPKT_SEQ_8812F(x) \ + (((x) & BIT_MASK_RXVIQPKT_SEQ_8812F) << BIT_SHIFT_RXVIQPKT_SEQ_8812F) +#define BITS_RXVIQPKT_SEQ_8812F \ + (BIT_MASK_RXVIQPKT_SEQ_8812F << BIT_SHIFT_RXVIQPKT_SEQ_8812F) +#define BIT_CLEAR_RXVIQPKT_SEQ_8812F(x) ((x) & (~BITS_RXVIQPKT_SEQ_8812F)) +#define BIT_GET_RXVIQPKT_SEQ_8812F(x) \ + (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8812F) & BIT_MASK_RXVIQPKT_SEQ_8812F) +#define BIT_SET_RXVIQPKT_SEQ_8812F(x, v) \ + (BIT_CLEAR_RXVIQPKT_SEQ_8812F(x) | BIT_RXVIQPKT_SEQ_8812F(v)) + +#define BIT_SHIFT_RXVOQPKT_SEQ_8812F 8 +#define BIT_MASK_RXVOQPKT_SEQ_8812F 0xf +#define BIT_RXVOQPKT_SEQ_8812F(x) \ + (((x) & BIT_MASK_RXVOQPKT_SEQ_8812F) << BIT_SHIFT_RXVOQPKT_SEQ_8812F) +#define BITS_RXVOQPKT_SEQ_8812F \ + (BIT_MASK_RXVOQPKT_SEQ_8812F << BIT_SHIFT_RXVOQPKT_SEQ_8812F) +#define BIT_CLEAR_RXVOQPKT_SEQ_8812F(x) ((x) & (~BITS_RXVOQPKT_SEQ_8812F)) +#define BIT_GET_RXVOQPKT_SEQ_8812F(x) \ + (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8812F) & BIT_MASK_RXVOQPKT_SEQ_8812F) +#define BIT_SET_RXVOQPKT_SEQ_8812F(x, v) \ + (BIT_CLEAR_RXVOQPKT_SEQ_8812F(x) | BIT_RXVOQPKT_SEQ_8812F(v)) + +#define BIT_RXBKQPKT_ERR_8812F BIT(7) +#define BIT_RXBEQPKT_ERR_8812F BIT(6) +#define BIT_RXVIQPKT_ERR_8812F BIT(5) +#define BIT_RXVOQPKT_ERR_8812F BIT(4) +#define BIT_RXDMA_MON_EN_8812F BIT(2) +#define BIT_RXPKT_MON_RST_8812F BIT(1) +#define BIT_RXPKT_MON_EN_8812F BIT(0) + +/* 2 REG_STATE_MON_8812F */ + +#define BIT_SHIFT_STATE_SEL_8812F 24 +#define BIT_MASK_STATE_SEL_8812F 0x1f +#define BIT_STATE_SEL_8812F(x) \ + (((x) & BIT_MASK_STATE_SEL_8812F) << BIT_SHIFT_STATE_SEL_8812F) +#define BITS_STATE_SEL_8812F \ + (BIT_MASK_STATE_SEL_8812F << BIT_SHIFT_STATE_SEL_8812F) +#define BIT_CLEAR_STATE_SEL_8812F(x) ((x) & (~BITS_STATE_SEL_8812F)) +#define BIT_GET_STATE_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_STATE_SEL_8812F) & BIT_MASK_STATE_SEL_8812F) +#define BIT_SET_STATE_SEL_8812F(x, v) \ + (BIT_CLEAR_STATE_SEL_8812F(x) | BIT_STATE_SEL_8812F(v)) + +#define BIT_SHIFT_STATE_INFO_8812F 8 +#define BIT_MASK_STATE_INFO_8812F 0xff +#define BIT_STATE_INFO_8812F(x) \ + (((x) & BIT_MASK_STATE_INFO_8812F) << BIT_SHIFT_STATE_INFO_8812F) +#define BITS_STATE_INFO_8812F \ + (BIT_MASK_STATE_INFO_8812F << BIT_SHIFT_STATE_INFO_8812F) +#define BIT_CLEAR_STATE_INFO_8812F(x) ((x) & (~BITS_STATE_INFO_8812F)) +#define BIT_GET_STATE_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_STATE_INFO_8812F) & BIT_MASK_STATE_INFO_8812F) +#define BIT_SET_STATE_INFO_8812F(x, v) \ + (BIT_CLEAR_STATE_INFO_8812F(x) | BIT_STATE_INFO_8812F(v)) + +#define BIT_UPD_NXT_STATE_8812F BIT(7) + +#define BIT_SHIFT_CUR_STATE_8812F 0 +#define BIT_MASK_CUR_STATE_8812F 0x7f +#define BIT_CUR_STATE_8812F(x) \ + (((x) & BIT_MASK_CUR_STATE_8812F) << BIT_SHIFT_CUR_STATE_8812F) +#define BITS_CUR_STATE_8812F \ + (BIT_MASK_CUR_STATE_8812F << BIT_SHIFT_CUR_STATE_8812F) +#define BIT_CLEAR_CUR_STATE_8812F(x) ((x) & (~BITS_CUR_STATE_8812F)) +#define BIT_GET_CUR_STATE_8812F(x) \ + (((x) >> BIT_SHIFT_CUR_STATE_8812F) & BIT_MASK_CUR_STATE_8812F) +#define BIT_SET_CUR_STATE_8812F(x, v) \ + (BIT_CLEAR_CUR_STATE_8812F(x) | BIT_CUR_STATE_8812F(v)) + +/* 2 REG_ERROR_MON_8812F */ +#define BIT_CSIRPT_LEN_BB_MORE_THAN_MAC_8812F BIT(23) +#define BIT_CSI_CHKSUM_ERROR_8812F BIT(22) +#define BIT_MACRX_ERR_4_8812F BIT(20) +#define BIT_MACRX_ERR_3_8812F BIT(19) +#define BIT_MACRX_ERR_2_8812F BIT(18) +#define BIT_MACRX_ERR_1_8812F BIT(17) +#define BIT_MACRX_ERR_0_8812F BIT(16) +#define BIT_WMAC_PRETX_ERRHDL_EN_8812F BIT(15) +#define BIT_MACTX_ERR_5_8812F BIT(5) +#define BIT_MACTX_ERR_4_8812F BIT(4) +#define BIT_MACTX_ERR_3_8812F BIT(3) +#define BIT_MACTX_ERR_2_8812F BIT(2) +#define BIT_MACTX_ERR_1_8812F BIT(1) +#define BIT_MACTX_ERR_0_8812F BIT(0) + +/* 2 REG_SEARCH_MACID_8812F */ +#define BIT_EN_TXRPTBUF_CLK_8812F BIT(31) + +#define BIT_SHIFT_INFO_INDEX_OFFSET_8812F 16 +#define BIT_MASK_INFO_INDEX_OFFSET_8812F 0x1fff +#define BIT_INFO_INDEX_OFFSET_8812F(x) \ + (((x) & BIT_MASK_INFO_INDEX_OFFSET_8812F) \ + << BIT_SHIFT_INFO_INDEX_OFFSET_8812F) +#define BITS_INFO_INDEX_OFFSET_8812F \ + (BIT_MASK_INFO_INDEX_OFFSET_8812F << BIT_SHIFT_INFO_INDEX_OFFSET_8812F) +#define BIT_CLEAR_INFO_INDEX_OFFSET_8812F(x) \ + ((x) & (~BITS_INFO_INDEX_OFFSET_8812F)) +#define BIT_GET_INFO_INDEX_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET_8812F) & \ + BIT_MASK_INFO_INDEX_OFFSET_8812F) +#define BIT_SET_INFO_INDEX_OFFSET_8812F(x, v) \ + (BIT_CLEAR_INFO_INDEX_OFFSET_8812F(x) | BIT_INFO_INDEX_OFFSET_8812F(v)) + +#define BIT_WMAC_SRCH_FIFOFULL_8812F BIT(15) +#define BIT_DIS_INFOSRCH_8812F BIT(14) + +#define BIT_SHIFT_INFO_ADDR_OFFSET_8812F 0 +#define BIT_MASK_INFO_ADDR_OFFSET_8812F 0x1fff +#define BIT_INFO_ADDR_OFFSET_8812F(x) \ + (((x) & BIT_MASK_INFO_ADDR_OFFSET_8812F) \ + << BIT_SHIFT_INFO_ADDR_OFFSET_8812F) +#define BITS_INFO_ADDR_OFFSET_8812F \ + (BIT_MASK_INFO_ADDR_OFFSET_8812F << BIT_SHIFT_INFO_ADDR_OFFSET_8812F) +#define BIT_CLEAR_INFO_ADDR_OFFSET_8812F(x) \ + ((x) & (~BITS_INFO_ADDR_OFFSET_8812F)) +#define BIT_GET_INFO_ADDR_OFFSET_8812F(x) \ + (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8812F) & \ + BIT_MASK_INFO_ADDR_OFFSET_8812F) +#define BIT_SET_INFO_ADDR_OFFSET_8812F(x, v) \ + (BIT_CLEAR_INFO_ADDR_OFFSET_8812F(x) | BIT_INFO_ADDR_OFFSET_8812F(v)) + +/* 2 REG_BT_COEX_TABLE_8812F (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_COEX_TABLE_1_8812F 0 +#define BIT_MASK_COEX_TABLE_1_8812F 0xffffffffL +#define BIT_COEX_TABLE_1_8812F(x) \ + (((x) & BIT_MASK_COEX_TABLE_1_8812F) << BIT_SHIFT_COEX_TABLE_1_8812F) +#define BITS_COEX_TABLE_1_8812F \ + (BIT_MASK_COEX_TABLE_1_8812F << BIT_SHIFT_COEX_TABLE_1_8812F) +#define BIT_CLEAR_COEX_TABLE_1_8812F(x) ((x) & (~BITS_COEX_TABLE_1_8812F)) +#define BIT_GET_COEX_TABLE_1_8812F(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_1_8812F) & BIT_MASK_COEX_TABLE_1_8812F) +#define BIT_SET_COEX_TABLE_1_8812F(x, v) \ + (BIT_CLEAR_COEX_TABLE_1_8812F(x) | BIT_COEX_TABLE_1_8812F(v)) + +/* 2 REG_BT_COEX_TABLE2_8812F (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_COEX_TABLE_2_8812F 0 +#define BIT_MASK_COEX_TABLE_2_8812F 0xffffffffL +#define BIT_COEX_TABLE_2_8812F(x) \ + (((x) & BIT_MASK_COEX_TABLE_2_8812F) << BIT_SHIFT_COEX_TABLE_2_8812F) +#define BITS_COEX_TABLE_2_8812F \ + (BIT_MASK_COEX_TABLE_2_8812F << BIT_SHIFT_COEX_TABLE_2_8812F) +#define BIT_CLEAR_COEX_TABLE_2_8812F(x) ((x) & (~BITS_COEX_TABLE_2_8812F)) +#define BIT_GET_COEX_TABLE_2_8812F(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_2_8812F) & BIT_MASK_COEX_TABLE_2_8812F) +#define BIT_SET_COEX_TABLE_2_8812F(x, v) \ + (BIT_CLEAR_COEX_TABLE_2_8812F(x) | BIT_COEX_TABLE_2_8812F(v)) + +/* 2 REG_BT_COEX_BREAK_TABLE_8812F (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_BREAK_TABLE_2_8812F 16 +#define BIT_MASK_BREAK_TABLE_2_8812F 0xffff +#define BIT_BREAK_TABLE_2_8812F(x) \ + (((x) & BIT_MASK_BREAK_TABLE_2_8812F) << BIT_SHIFT_BREAK_TABLE_2_8812F) +#define BITS_BREAK_TABLE_2_8812F \ + (BIT_MASK_BREAK_TABLE_2_8812F << BIT_SHIFT_BREAK_TABLE_2_8812F) +#define BIT_CLEAR_BREAK_TABLE_2_8812F(x) ((x) & (~BITS_BREAK_TABLE_2_8812F)) +#define BIT_GET_BREAK_TABLE_2_8812F(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_2_8812F) & BIT_MASK_BREAK_TABLE_2_8812F) +#define BIT_SET_BREAK_TABLE_2_8812F(x, v) \ + (BIT_CLEAR_BREAK_TABLE_2_8812F(x) | BIT_BREAK_TABLE_2_8812F(v)) + +#define BIT_SHIFT_BREAK_TABLE_1_8812F 0 +#define BIT_MASK_BREAK_TABLE_1_8812F 0xffff +#define BIT_BREAK_TABLE_1_8812F(x) \ + (((x) & BIT_MASK_BREAK_TABLE_1_8812F) << BIT_SHIFT_BREAK_TABLE_1_8812F) +#define BITS_BREAK_TABLE_1_8812F \ + (BIT_MASK_BREAK_TABLE_1_8812F << BIT_SHIFT_BREAK_TABLE_1_8812F) +#define BIT_CLEAR_BREAK_TABLE_1_8812F(x) ((x) & (~BITS_BREAK_TABLE_1_8812F)) +#define BIT_GET_BREAK_TABLE_1_8812F(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_1_8812F) & BIT_MASK_BREAK_TABLE_1_8812F) +#define BIT_SET_BREAK_TABLE_1_8812F(x, v) \ + (BIT_CLEAR_BREAK_TABLE_1_8812F(x) | BIT_BREAK_TABLE_1_8812F(v)) + +/* 2 REG_BT_COEX_TABLE_H_8812F (BT-COEXISTENCE CONTROL REGISTER) */ +#define BIT_PRI_MASK_RX_RESP_V1_8812F BIT(30) +#define BIT_PRI_MASK_RXOFDM_V1_8812F BIT(29) +#define BIT_PRI_MASK_RXCCK_V1_8812F BIT(28) + +#define BIT_SHIFT_PRI_MASK_TXAC_8812F 21 +#define BIT_MASK_PRI_MASK_TXAC_8812F 0x7f +#define BIT_PRI_MASK_TXAC_8812F(x) \ + (((x) & BIT_MASK_PRI_MASK_TXAC_8812F) << BIT_SHIFT_PRI_MASK_TXAC_8812F) +#define BITS_PRI_MASK_TXAC_8812F \ + (BIT_MASK_PRI_MASK_TXAC_8812F << BIT_SHIFT_PRI_MASK_TXAC_8812F) +#define BIT_CLEAR_PRI_MASK_TXAC_8812F(x) ((x) & (~BITS_PRI_MASK_TXAC_8812F)) +#define BIT_GET_PRI_MASK_TXAC_8812F(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8812F) & BIT_MASK_PRI_MASK_TXAC_8812F) +#define BIT_SET_PRI_MASK_TXAC_8812F(x, v) \ + (BIT_CLEAR_PRI_MASK_TXAC_8812F(x) | BIT_PRI_MASK_TXAC_8812F(v)) + +#define BIT_SHIFT_PRI_MASK_NAV_8812F 13 +#define BIT_MASK_PRI_MASK_NAV_8812F 0xff +#define BIT_PRI_MASK_NAV_8812F(x) \ + (((x) & BIT_MASK_PRI_MASK_NAV_8812F) << BIT_SHIFT_PRI_MASK_NAV_8812F) +#define BITS_PRI_MASK_NAV_8812F \ + (BIT_MASK_PRI_MASK_NAV_8812F << BIT_SHIFT_PRI_MASK_NAV_8812F) +#define BIT_CLEAR_PRI_MASK_NAV_8812F(x) ((x) & (~BITS_PRI_MASK_NAV_8812F)) +#define BIT_GET_PRI_MASK_NAV_8812F(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NAV_8812F) & BIT_MASK_PRI_MASK_NAV_8812F) +#define BIT_SET_PRI_MASK_NAV_8812F(x, v) \ + (BIT_CLEAR_PRI_MASK_NAV_8812F(x) | BIT_PRI_MASK_NAV_8812F(v)) + +#define BIT_PRI_MASK_CCK_V1_8812F BIT(12) +#define BIT_PRI_MASK_OFDM_V1_8812F BIT(11) +#define BIT_PRI_MASK_RTY_V1_8812F BIT(10) + +#define BIT_SHIFT_PRI_MASK_NUM_8812F 6 +#define BIT_MASK_PRI_MASK_NUM_8812F 0xf +#define BIT_PRI_MASK_NUM_8812F(x) \ + (((x) & BIT_MASK_PRI_MASK_NUM_8812F) << BIT_SHIFT_PRI_MASK_NUM_8812F) +#define BITS_PRI_MASK_NUM_8812F \ + (BIT_MASK_PRI_MASK_NUM_8812F << BIT_SHIFT_PRI_MASK_NUM_8812F) +#define BIT_CLEAR_PRI_MASK_NUM_8812F(x) ((x) & (~BITS_PRI_MASK_NUM_8812F)) +#define BIT_GET_PRI_MASK_NUM_8812F(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NUM_8812F) & BIT_MASK_PRI_MASK_NUM_8812F) +#define BIT_SET_PRI_MASK_NUM_8812F(x, v) \ + (BIT_CLEAR_PRI_MASK_NUM_8812F(x) | BIT_PRI_MASK_NUM_8812F(v)) + +#define BIT_SHIFT_PRI_MASK_TYPE_8812F 2 +#define BIT_MASK_PRI_MASK_TYPE_8812F 0xf +#define BIT_PRI_MASK_TYPE_8812F(x) \ + (((x) & BIT_MASK_PRI_MASK_TYPE_8812F) << BIT_SHIFT_PRI_MASK_TYPE_8812F) +#define BITS_PRI_MASK_TYPE_8812F \ + (BIT_MASK_PRI_MASK_TYPE_8812F << BIT_SHIFT_PRI_MASK_TYPE_8812F) +#define BIT_CLEAR_PRI_MASK_TYPE_8812F(x) ((x) & (~BITS_PRI_MASK_TYPE_8812F)) +#define BIT_GET_PRI_MASK_TYPE_8812F(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8812F) & BIT_MASK_PRI_MASK_TYPE_8812F) +#define BIT_SET_PRI_MASK_TYPE_8812F(x, v) \ + (BIT_CLEAR_PRI_MASK_TYPE_8812F(x) | BIT_PRI_MASK_TYPE_8812F(v)) + +#define BIT_OOB_V1_8812F BIT(1) +#define BIT_ANT_SEL_V1_8812F BIT(0) + +/* 2 REG_RXCMD_0_8812F */ +#define BIT_RXCMD_EN_8812F BIT(31) + +#define BIT_SHIFT_RXCMD_INFO_8812F 0 +#define BIT_MASK_RXCMD_INFO_8812F 0x7fffffffL +#define BIT_RXCMD_INFO_8812F(x) \ + (((x) & BIT_MASK_RXCMD_INFO_8812F) << BIT_SHIFT_RXCMD_INFO_8812F) +#define BITS_RXCMD_INFO_8812F \ + (BIT_MASK_RXCMD_INFO_8812F << BIT_SHIFT_RXCMD_INFO_8812F) +#define BIT_CLEAR_RXCMD_INFO_8812F(x) ((x) & (~BITS_RXCMD_INFO_8812F)) +#define BIT_GET_RXCMD_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_RXCMD_INFO_8812F) & BIT_MASK_RXCMD_INFO_8812F) +#define BIT_SET_RXCMD_INFO_8812F(x, v) \ + (BIT_CLEAR_RXCMD_INFO_8812F(x) | BIT_RXCMD_INFO_8812F(v)) + +/* 2 REG_RXCMD_1_8812F */ + +#define BIT_SHIFT_RXCMD_PRD_8812F 0 +#define BIT_MASK_RXCMD_PRD_8812F 0xffff +#define BIT_RXCMD_PRD_8812F(x) \ + (((x) & BIT_MASK_RXCMD_PRD_8812F) << BIT_SHIFT_RXCMD_PRD_8812F) +#define BITS_RXCMD_PRD_8812F \ + (BIT_MASK_RXCMD_PRD_8812F << BIT_SHIFT_RXCMD_PRD_8812F) +#define BIT_CLEAR_RXCMD_PRD_8812F(x) ((x) & (~BITS_RXCMD_PRD_8812F)) +#define BIT_GET_RXCMD_PRD_8812F(x) \ + (((x) >> BIT_SHIFT_RXCMD_PRD_8812F) & BIT_MASK_RXCMD_PRD_8812F) +#define BIT_SET_RXCMD_PRD_8812F(x, v) \ + (BIT_CLEAR_RXCMD_PRD_8812F(x) | BIT_RXCMD_PRD_8812F(v)) + +/* 2 REG_WMAC_RESP_TXINFO_8812F (RESPONSE TXINFO REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_MFB_8812F 25 +#define BIT_MASK_WMAC_RESP_MFB_8812F 0x7f +#define BIT_WMAC_RESP_MFB_8812F(x) \ + (((x) & BIT_MASK_WMAC_RESP_MFB_8812F) << BIT_SHIFT_WMAC_RESP_MFB_8812F) +#define BITS_WMAC_RESP_MFB_8812F \ + (BIT_MASK_WMAC_RESP_MFB_8812F << BIT_SHIFT_WMAC_RESP_MFB_8812F) +#define BIT_CLEAR_WMAC_RESP_MFB_8812F(x) ((x) & (~BITS_WMAC_RESP_MFB_8812F)) +#define BIT_GET_WMAC_RESP_MFB_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_MFB_8812F) & BIT_MASK_WMAC_RESP_MFB_8812F) +#define BIT_SET_WMAC_RESP_MFB_8812F(x, v) \ + (BIT_CLEAR_WMAC_RESP_MFB_8812F(x) | BIT_WMAC_RESP_MFB_8812F(v)) + +#define BIT_SHIFT_WMAC_ANTINF_SEL_8812F 23 +#define BIT_MASK_WMAC_ANTINF_SEL_8812F 0x3 +#define BIT_WMAC_ANTINF_SEL_8812F(x) \ + (((x) & BIT_MASK_WMAC_ANTINF_SEL_8812F) \ + << BIT_SHIFT_WMAC_ANTINF_SEL_8812F) +#define BITS_WMAC_ANTINF_SEL_8812F \ + (BIT_MASK_WMAC_ANTINF_SEL_8812F << BIT_SHIFT_WMAC_ANTINF_SEL_8812F) +#define BIT_CLEAR_WMAC_ANTINF_SEL_8812F(x) ((x) & (~BITS_WMAC_ANTINF_SEL_8812F)) +#define BIT_GET_WMAC_ANTINF_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL_8812F) & \ + BIT_MASK_WMAC_ANTINF_SEL_8812F) +#define BIT_SET_WMAC_ANTINF_SEL_8812F(x, v) \ + (BIT_CLEAR_WMAC_ANTINF_SEL_8812F(x) | BIT_WMAC_ANTINF_SEL_8812F(v)) + +#define BIT_SHIFT_WMAC_ANTSEL_SEL_8812F 21 +#define BIT_MASK_WMAC_ANTSEL_SEL_8812F 0x3 +#define BIT_WMAC_ANTSEL_SEL_8812F(x) \ + (((x) & BIT_MASK_WMAC_ANTSEL_SEL_8812F) \ + << BIT_SHIFT_WMAC_ANTSEL_SEL_8812F) +#define BITS_WMAC_ANTSEL_SEL_8812F \ + (BIT_MASK_WMAC_ANTSEL_SEL_8812F << BIT_SHIFT_WMAC_ANTSEL_SEL_8812F) +#define BIT_CLEAR_WMAC_ANTSEL_SEL_8812F(x) ((x) & (~BITS_WMAC_ANTSEL_SEL_8812F)) +#define BIT_GET_WMAC_ANTSEL_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL_8812F) & \ + BIT_MASK_WMAC_ANTSEL_SEL_8812F) +#define BIT_SET_WMAC_ANTSEL_SEL_8812F(x, v) \ + (BIT_CLEAR_WMAC_ANTSEL_SEL_8812F(x) | BIT_WMAC_ANTSEL_SEL_8812F(v)) + +#define BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F 18 +#define BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F 0x3 +#define BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F) \ + << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F) +#define BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F \ + (BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F \ + << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F) +#define BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F(x) \ + ((x) & (~BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F)) +#define BIT_GET_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F) & \ + BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F) +#define BIT_SET_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F(x) | \ + BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8812F(v)) + +#define BIT_SHIFT_WMAC_RESP_TXANT_V1_8812F 6 +#define BIT_MASK_WMAC_RESP_TXANT_V1_8812F 0xfff +#define BIT_WMAC_RESP_TXANT_V1_8812F(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXANT_V1_8812F) \ + << BIT_SHIFT_WMAC_RESP_TXANT_V1_8812F) +#define BITS_WMAC_RESP_TXANT_V1_8812F \ + (BIT_MASK_WMAC_RESP_TXANT_V1_8812F \ + << BIT_SHIFT_WMAC_RESP_TXANT_V1_8812F) +#define BIT_CLEAR_WMAC_RESP_TXANT_V1_8812F(x) \ + ((x) & (~BITS_WMAC_RESP_TXANT_V1_8812F)) +#define BIT_GET_WMAC_RESP_TXANT_V1_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_V1_8812F) & \ + BIT_MASK_WMAC_RESP_TXANT_V1_8812F) +#define BIT_SET_WMAC_RESP_TXANT_V1_8812F(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXANT_V1_8812F(x) | \ + BIT_WMAC_RESP_TXANT_V1_8812F(v)) + +/* 2 REG_BBPSF_CTRL_8812F */ +#define BIT_CTL_IDLE_CLR_CSI_RPT_8812F BIT(31) +#define BIT_WMAC_USE_NDPARATE_8812F BIT(30) + +#define BIT_SHIFT_WMAC_CSI_RATE_8812F 24 +#define BIT_MASK_WMAC_CSI_RATE_8812F 0x3f +#define BIT_WMAC_CSI_RATE_8812F(x) \ + (((x) & BIT_MASK_WMAC_CSI_RATE_8812F) << BIT_SHIFT_WMAC_CSI_RATE_8812F) +#define BITS_WMAC_CSI_RATE_8812F \ + (BIT_MASK_WMAC_CSI_RATE_8812F << BIT_SHIFT_WMAC_CSI_RATE_8812F) +#define BIT_CLEAR_WMAC_CSI_RATE_8812F(x) ((x) & (~BITS_WMAC_CSI_RATE_8812F)) +#define BIT_GET_WMAC_CSI_RATE_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RATE_8812F) & BIT_MASK_WMAC_CSI_RATE_8812F) +#define BIT_SET_WMAC_CSI_RATE_8812F(x, v) \ + (BIT_CLEAR_WMAC_CSI_RATE_8812F(x) | BIT_WMAC_CSI_RATE_8812F(v)) + +#define BIT_SHIFT_WMAC_RESP_TXRATE_8812F 16 +#define BIT_MASK_WMAC_RESP_TXRATE_8812F 0xff +#define BIT_WMAC_RESP_TXRATE_8812F(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXRATE_8812F) \ + << BIT_SHIFT_WMAC_RESP_TXRATE_8812F) +#define BITS_WMAC_RESP_TXRATE_8812F \ + (BIT_MASK_WMAC_RESP_TXRATE_8812F << BIT_SHIFT_WMAC_RESP_TXRATE_8812F) +#define BIT_CLEAR_WMAC_RESP_TXRATE_8812F(x) \ + ((x) & (~BITS_WMAC_RESP_TXRATE_8812F)) +#define BIT_GET_WMAC_RESP_TXRATE_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE_8812F) & \ + BIT_MASK_WMAC_RESP_TXRATE_8812F) +#define BIT_SET_WMAC_RESP_TXRATE_8812F(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXRATE_8812F(x) | BIT_WMAC_RESP_TXRATE_8812F(v)) + +#define BIT_SHIFT_CSI_RSC_8812F 13 +#define BIT_MASK_CSI_RSC_8812F 0x3 +#define BIT_CSI_RSC_8812F(x) \ + (((x) & BIT_MASK_CSI_RSC_8812F) << BIT_SHIFT_CSI_RSC_8812F) +#define BITS_CSI_RSC_8812F (BIT_MASK_CSI_RSC_8812F << BIT_SHIFT_CSI_RSC_8812F) +#define BIT_CLEAR_CSI_RSC_8812F(x) ((x) & (~BITS_CSI_RSC_8812F)) +#define BIT_GET_CSI_RSC_8812F(x) \ + (((x) >> BIT_SHIFT_CSI_RSC_8812F) & BIT_MASK_CSI_RSC_8812F) +#define BIT_SET_CSI_RSC_8812F(x, v) \ + (BIT_CLEAR_CSI_RSC_8812F(x) | BIT_CSI_RSC_8812F(v)) + +#define BIT_CSI_GID_SEL_8812F BIT(12) +#define BIT_NDPVLD_PROTECT_RDRDY_DIS_8812F BIT(9) +#define BIT_RDCSI_EMPTY_APPZERO_8812F BIT(8) +#define BIT_CSI_RATE_FB_EN_8812F BIT(7) +#define BIT_RXFIFO_WRPTR_WO_CHKSUM_8812F BIT(6) + +/* 2 REG_P2P_RX_BCN_NOA_8812F (P2P RX BEACON NOA REGISTER) */ +#define BIT_NOA_PARSER_EN_8812F BIT(15) + +#define BIT_SHIFT_BSSID_SEL_V1_8812F 12 +#define BIT_MASK_BSSID_SEL_V1_8812F 0x7 +#define BIT_BSSID_SEL_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID_SEL_V1_8812F) << BIT_SHIFT_BSSID_SEL_V1_8812F) +#define BITS_BSSID_SEL_V1_8812F \ + (BIT_MASK_BSSID_SEL_V1_8812F << BIT_SHIFT_BSSID_SEL_V1_8812F) +#define BIT_CLEAR_BSSID_SEL_V1_8812F(x) ((x) & (~BITS_BSSID_SEL_V1_8812F)) +#define BIT_GET_BSSID_SEL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID_SEL_V1_8812F) & BIT_MASK_BSSID_SEL_V1_8812F) +#define BIT_SET_BSSID_SEL_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID_SEL_V1_8812F(x) | BIT_BSSID_SEL_V1_8812F(v)) + +#define BIT_SHIFT_P2P_OUI_TYPE_8812F 0 +#define BIT_MASK_P2P_OUI_TYPE_8812F 0xff +#define BIT_P2P_OUI_TYPE_8812F(x) \ + (((x) & BIT_MASK_P2P_OUI_TYPE_8812F) << BIT_SHIFT_P2P_OUI_TYPE_8812F) +#define BITS_P2P_OUI_TYPE_8812F \ + (BIT_MASK_P2P_OUI_TYPE_8812F << BIT_SHIFT_P2P_OUI_TYPE_8812F) +#define BIT_CLEAR_P2P_OUI_TYPE_8812F(x) ((x) & (~BITS_P2P_OUI_TYPE_8812F)) +#define BIT_GET_P2P_OUI_TYPE_8812F(x) \ + (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8812F) & BIT_MASK_P2P_OUI_TYPE_8812F) +#define BIT_SET_P2P_OUI_TYPE_8812F(x, v) \ + (BIT_CLEAR_P2P_OUI_TYPE_8812F(x) | BIT_P2P_OUI_TYPE_8812F(v)) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_ASSOCIATED_BFMER0_INFO_8812F (ASSOCIATED BEAMFORMER0 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8812F 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8812F 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8812F) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8812F) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8812F \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8812F \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8812F) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8812F(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8812F)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_V1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8812F) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8812F) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_V1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8812F(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8812F(v)) + +/* 2 REG_ASSOCIATED_BFMER0_INFO_H_8812F */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID0_8812F 16 +#define BIT_MASK_R_WMAC_TXCSI_AID0_8812F 0x1ff +#define BIT_R_WMAC_TXCSI_AID0_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8812F) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID0_8812F) +#define BITS_R_WMAC_TXCSI_AID0_8812F \ + (BIT_MASK_R_WMAC_TXCSI_AID0_8812F << BIT_SHIFT_R_WMAC_TXCSI_AID0_8812F) +#define BIT_CLEAR_R_WMAC_TXCSI_AID0_8812F(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID0_8812F)) +#define BIT_GET_R_WMAC_TXCSI_AID0_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8812F) & \ + BIT_MASK_R_WMAC_TXCSI_AID0_8812F) +#define BIT_SET_R_WMAC_TXCSI_AID0_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID0_8812F(x) | BIT_R_WMAC_TXCSI_AID0_8812F(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8812F(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_8812F */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8812F 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8812F 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8812F) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8812F) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8812F \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8812F \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8812F) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8812F(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8812F)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_V1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8812F) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8812F) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_V1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8812F(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8812F(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_H_8812F */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID1_8812F 16 +#define BIT_MASK_R_WMAC_TXCSI_AID1_8812F 0x1ff +#define BIT_R_WMAC_TXCSI_AID1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8812F) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID1_8812F) +#define BITS_R_WMAC_TXCSI_AID1_8812F \ + (BIT_MASK_R_WMAC_TXCSI_AID1_8812F << BIT_SHIFT_R_WMAC_TXCSI_AID1_8812F) +#define BIT_CLEAR_R_WMAC_TXCSI_AID1_8812F(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID1_8812F)) +#define BIT_GET_R_WMAC_TXCSI_AID1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8812F) & \ + BIT_MASK_R_WMAC_TXCSI_AID1_8812F) +#define BIT_SET_R_WMAC_TXCSI_AID1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID1_8812F(x) | BIT_R_WMAC_TXCSI_AID1_8812F(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8812F(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW20_8812F (TX CSI REPORT PARAMETER REGISTER) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8812F 16 +#define BIT_MASK_R_WMAC_BFINFO_20M_1_8812F 0xfff +#define BIT_R_WMAC_BFINFO_20M_1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8812F) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8812F) +#define BITS_R_WMAC_BFINFO_20M_1_8812F \ + (BIT_MASK_R_WMAC_BFINFO_20M_1_8812F \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8812F) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8812F(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8812F)) +#define BIT_GET_R_WMAC_BFINFO_20M_1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8812F) & \ + BIT_MASK_R_WMAC_BFINFO_20M_1_8812F) +#define BIT_SET_R_WMAC_BFINFO_20M_1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8812F(x) | \ + BIT_R_WMAC_BFINFO_20M_1_8812F(v)) + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8812F 0 +#define BIT_MASK_R_WMAC_BFINFO_20M_0_8812F 0xfff +#define BIT_R_WMAC_BFINFO_20M_0_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8812F) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8812F) +#define BITS_R_WMAC_BFINFO_20M_0_8812F \ + (BIT_MASK_R_WMAC_BFINFO_20M_0_8812F \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8812F) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8812F(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8812F)) +#define BIT_GET_R_WMAC_BFINFO_20M_0_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8812F) & \ + BIT_MASK_R_WMAC_BFINFO_20M_0_8812F) +#define BIT_SET_R_WMAC_BFINFO_20M_0_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8812F(x) | \ + BIT_R_WMAC_BFINFO_20M_0_8812F(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40_8812F (TX CSI REPORT PARAMETER_BW40 REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_ANTD_8812F 12 +#define BIT_MASK_WMAC_RESP_ANTD_8812F 0xf +#define BIT_WMAC_RESP_ANTD_8812F(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTD_8812F) \ + << BIT_SHIFT_WMAC_RESP_ANTD_8812F) +#define BITS_WMAC_RESP_ANTD_8812F \ + (BIT_MASK_WMAC_RESP_ANTD_8812F << BIT_SHIFT_WMAC_RESP_ANTD_8812F) +#define BIT_CLEAR_WMAC_RESP_ANTD_8812F(x) ((x) & (~BITS_WMAC_RESP_ANTD_8812F)) +#define BIT_GET_WMAC_RESP_ANTD_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTD_8812F) & \ + BIT_MASK_WMAC_RESP_ANTD_8812F) +#define BIT_SET_WMAC_RESP_ANTD_8812F(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTD_8812F(x) | BIT_WMAC_RESP_ANTD_8812F(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTC_8812F 8 +#define BIT_MASK_WMAC_RESP_ANTC_8812F 0xf +#define BIT_WMAC_RESP_ANTC_8812F(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTC_8812F) \ + << BIT_SHIFT_WMAC_RESP_ANTC_8812F) +#define BITS_WMAC_RESP_ANTC_8812F \ + (BIT_MASK_WMAC_RESP_ANTC_8812F << BIT_SHIFT_WMAC_RESP_ANTC_8812F) +#define BIT_CLEAR_WMAC_RESP_ANTC_8812F(x) ((x) & (~BITS_WMAC_RESP_ANTC_8812F)) +#define BIT_GET_WMAC_RESP_ANTC_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTC_8812F) & \ + BIT_MASK_WMAC_RESP_ANTC_8812F) +#define BIT_SET_WMAC_RESP_ANTC_8812F(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTC_8812F(x) | BIT_WMAC_RESP_ANTC_8812F(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTB_8812F 4 +#define BIT_MASK_WMAC_RESP_ANTB_8812F 0xf +#define BIT_WMAC_RESP_ANTB_8812F(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTB_8812F) \ + << BIT_SHIFT_WMAC_RESP_ANTB_8812F) +#define BITS_WMAC_RESP_ANTB_8812F \ + (BIT_MASK_WMAC_RESP_ANTB_8812F << BIT_SHIFT_WMAC_RESP_ANTB_8812F) +#define BIT_CLEAR_WMAC_RESP_ANTB_8812F(x) ((x) & (~BITS_WMAC_RESP_ANTB_8812F)) +#define BIT_GET_WMAC_RESP_ANTB_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTB_8812F) & \ + BIT_MASK_WMAC_RESP_ANTB_8812F) +#define BIT_SET_WMAC_RESP_ANTB_8812F(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTB_8812F(x) | BIT_WMAC_RESP_ANTB_8812F(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTA_8812F 0 +#define BIT_MASK_WMAC_RESP_ANTA_8812F 0xf +#define BIT_WMAC_RESP_ANTA_8812F(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTA_8812F) \ + << BIT_SHIFT_WMAC_RESP_ANTA_8812F) +#define BITS_WMAC_RESP_ANTA_8812F \ + (BIT_MASK_WMAC_RESP_ANTA_8812F << BIT_SHIFT_WMAC_RESP_ANTA_8812F) +#define BIT_CLEAR_WMAC_RESP_ANTA_8812F(x) ((x) & (~BITS_WMAC_RESP_ANTA_8812F)) +#define BIT_GET_WMAC_RESP_ANTA_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTA_8812F) & \ + BIT_MASK_WMAC_RESP_ANTA_8812F) +#define BIT_SET_WMAC_RESP_ANTA_8812F(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTA_8812F(x) | BIT_WMAC_RESP_ANTA_8812F(v)) + +/* 2 REG_CSI_PTR_8812F */ + +#define BIT_SHIFT_CSI_RADDR_LATCH_V2_8812F 16 +#define BIT_MASK_CSI_RADDR_LATCH_V2_8812F 0xffff +#define BIT_CSI_RADDR_LATCH_V2_8812F(x) \ + (((x) & BIT_MASK_CSI_RADDR_LATCH_V2_8812F) \ + << BIT_SHIFT_CSI_RADDR_LATCH_V2_8812F) +#define BITS_CSI_RADDR_LATCH_V2_8812F \ + (BIT_MASK_CSI_RADDR_LATCH_V2_8812F \ + << BIT_SHIFT_CSI_RADDR_LATCH_V2_8812F) +#define BIT_CLEAR_CSI_RADDR_LATCH_V2_8812F(x) \ + ((x) & (~BITS_CSI_RADDR_LATCH_V2_8812F)) +#define BIT_GET_CSI_RADDR_LATCH_V2_8812F(x) \ + (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_V2_8812F) & \ + BIT_MASK_CSI_RADDR_LATCH_V2_8812F) +#define BIT_SET_CSI_RADDR_LATCH_V2_8812F(x, v) \ + (BIT_CLEAR_CSI_RADDR_LATCH_V2_8812F(x) | \ + BIT_CSI_RADDR_LATCH_V2_8812F(v)) + +#define BIT_SHIFT_CSI_WADDR_LATCH_V2_8812F 0 +#define BIT_MASK_CSI_WADDR_LATCH_V2_8812F 0xffff +#define BIT_CSI_WADDR_LATCH_V2_8812F(x) \ + (((x) & BIT_MASK_CSI_WADDR_LATCH_V2_8812F) \ + << BIT_SHIFT_CSI_WADDR_LATCH_V2_8812F) +#define BITS_CSI_WADDR_LATCH_V2_8812F \ + (BIT_MASK_CSI_WADDR_LATCH_V2_8812F \ + << BIT_SHIFT_CSI_WADDR_LATCH_V2_8812F) +#define BIT_CLEAR_CSI_WADDR_LATCH_V2_8812F(x) \ + ((x) & (~BITS_CSI_WADDR_LATCH_V2_8812F)) +#define BIT_GET_CSI_WADDR_LATCH_V2_8812F(x) \ + (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_V2_8812F) & \ + BIT_MASK_CSI_WADDR_LATCH_V2_8812F) +#define BIT_SET_CSI_WADDR_LATCH_V2_8812F(x, v) \ + (BIT_CLEAR_CSI_WADDR_LATCH_V2_8812F(x) | \ + BIT_CSI_WADDR_LATCH_V2_8812F(v)) + +/* 2 REG_BCN_PSR_RPT2_8812F (BEACON PARSER REPORT REGISTER2) */ + +#define BIT_SHIFT_DTIM_CNT2_8812F 24 +#define BIT_MASK_DTIM_CNT2_8812F 0xff +#define BIT_DTIM_CNT2_8812F(x) \ + (((x) & BIT_MASK_DTIM_CNT2_8812F) << BIT_SHIFT_DTIM_CNT2_8812F) +#define BITS_DTIM_CNT2_8812F \ + (BIT_MASK_DTIM_CNT2_8812F << BIT_SHIFT_DTIM_CNT2_8812F) +#define BIT_CLEAR_DTIM_CNT2_8812F(x) ((x) & (~BITS_DTIM_CNT2_8812F)) +#define BIT_GET_DTIM_CNT2_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT2_8812F) & BIT_MASK_DTIM_CNT2_8812F) +#define BIT_SET_DTIM_CNT2_8812F(x, v) \ + (BIT_CLEAR_DTIM_CNT2_8812F(x) | BIT_DTIM_CNT2_8812F(v)) + +#define BIT_SHIFT_DTIM_PERIOD2_8812F 16 +#define BIT_MASK_DTIM_PERIOD2_8812F 0xff +#define BIT_DTIM_PERIOD2_8812F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD2_8812F) << BIT_SHIFT_DTIM_PERIOD2_8812F) +#define BITS_DTIM_PERIOD2_8812F \ + (BIT_MASK_DTIM_PERIOD2_8812F << BIT_SHIFT_DTIM_PERIOD2_8812F) +#define BIT_CLEAR_DTIM_PERIOD2_8812F(x) ((x) & (~BITS_DTIM_PERIOD2_8812F)) +#define BIT_GET_DTIM_PERIOD2_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD2_8812F) & BIT_MASK_DTIM_PERIOD2_8812F) +#define BIT_SET_DTIM_PERIOD2_8812F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD2_8812F(x) | BIT_DTIM_PERIOD2_8812F(v)) + +#define BIT_DTIM2_8812F BIT(15) +#define BIT_TIM2_8812F BIT(14) +#define BIT_RPT_VALID_8812F BIT(13) + +#define BIT_SHIFT_PS_AID_2_8812F 0 +#define BIT_MASK_PS_AID_2_8812F 0x7ff +#define BIT_PS_AID_2_8812F(x) \ + (((x) & BIT_MASK_PS_AID_2_8812F) << BIT_SHIFT_PS_AID_2_8812F) +#define BITS_PS_AID_2_8812F \ + (BIT_MASK_PS_AID_2_8812F << BIT_SHIFT_PS_AID_2_8812F) +#define BIT_CLEAR_PS_AID_2_8812F(x) ((x) & (~BITS_PS_AID_2_8812F)) +#define BIT_GET_PS_AID_2_8812F(x) \ + (((x) >> BIT_SHIFT_PS_AID_2_8812F) & BIT_MASK_PS_AID_2_8812F) +#define BIT_SET_PS_AID_2_8812F(x, v) \ + (BIT_CLEAR_PS_AID_2_8812F(x) | BIT_PS_AID_2_8812F(v)) + +/* 2 REG_BCN_PSR_RPT3_8812F (BEACON PARSER REPORT REGISTER3) */ + +#define BIT_SHIFT_DTIM_CNT3_8812F 24 +#define BIT_MASK_DTIM_CNT3_8812F 0xff +#define BIT_DTIM_CNT3_8812F(x) \ + (((x) & BIT_MASK_DTIM_CNT3_8812F) << BIT_SHIFT_DTIM_CNT3_8812F) +#define BITS_DTIM_CNT3_8812F \ + (BIT_MASK_DTIM_CNT3_8812F << BIT_SHIFT_DTIM_CNT3_8812F) +#define BIT_CLEAR_DTIM_CNT3_8812F(x) ((x) & (~BITS_DTIM_CNT3_8812F)) +#define BIT_GET_DTIM_CNT3_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT3_8812F) & BIT_MASK_DTIM_CNT3_8812F) +#define BIT_SET_DTIM_CNT3_8812F(x, v) \ + (BIT_CLEAR_DTIM_CNT3_8812F(x) | BIT_DTIM_CNT3_8812F(v)) + +#define BIT_SHIFT_DTIM_PERIOD3_8812F 16 +#define BIT_MASK_DTIM_PERIOD3_8812F 0xff +#define BIT_DTIM_PERIOD3_8812F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD3_8812F) << BIT_SHIFT_DTIM_PERIOD3_8812F) +#define BITS_DTIM_PERIOD3_8812F \ + (BIT_MASK_DTIM_PERIOD3_8812F << BIT_SHIFT_DTIM_PERIOD3_8812F) +#define BIT_CLEAR_DTIM_PERIOD3_8812F(x) ((x) & (~BITS_DTIM_PERIOD3_8812F)) +#define BIT_GET_DTIM_PERIOD3_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD3_8812F) & BIT_MASK_DTIM_PERIOD3_8812F) +#define BIT_SET_DTIM_PERIOD3_8812F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD3_8812F(x) | BIT_DTIM_PERIOD3_8812F(v)) + +#define BIT_DTIM3_8812F BIT(15) +#define BIT_TIM3_8812F BIT(14) +#define BIT_RPT_VALID_8812F BIT(13) + +#define BIT_SHIFT_PS_AID_3_8812F 0 +#define BIT_MASK_PS_AID_3_8812F 0x7ff +#define BIT_PS_AID_3_8812F(x) \ + (((x) & BIT_MASK_PS_AID_3_8812F) << BIT_SHIFT_PS_AID_3_8812F) +#define BITS_PS_AID_3_8812F \ + (BIT_MASK_PS_AID_3_8812F << BIT_SHIFT_PS_AID_3_8812F) +#define BIT_CLEAR_PS_AID_3_8812F(x) ((x) & (~BITS_PS_AID_3_8812F)) +#define BIT_GET_PS_AID_3_8812F(x) \ + (((x) >> BIT_SHIFT_PS_AID_3_8812F) & BIT_MASK_PS_AID_3_8812F) +#define BIT_SET_PS_AID_3_8812F(x, v) \ + (BIT_CLEAR_PS_AID_3_8812F(x) | BIT_PS_AID_3_8812F(v)) + +/* 2 REG_BCN_PSR_RPT4_8812F (BEACON PARSER REPORT REGISTER4) */ + +#define BIT_SHIFT_DTIM_CNT4_8812F 24 +#define BIT_MASK_DTIM_CNT4_8812F 0xff +#define BIT_DTIM_CNT4_8812F(x) \ + (((x) & BIT_MASK_DTIM_CNT4_8812F) << BIT_SHIFT_DTIM_CNT4_8812F) +#define BITS_DTIM_CNT4_8812F \ + (BIT_MASK_DTIM_CNT4_8812F << BIT_SHIFT_DTIM_CNT4_8812F) +#define BIT_CLEAR_DTIM_CNT4_8812F(x) ((x) & (~BITS_DTIM_CNT4_8812F)) +#define BIT_GET_DTIM_CNT4_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT4_8812F) & BIT_MASK_DTIM_CNT4_8812F) +#define BIT_SET_DTIM_CNT4_8812F(x, v) \ + (BIT_CLEAR_DTIM_CNT4_8812F(x) | BIT_DTIM_CNT4_8812F(v)) + +#define BIT_SHIFT_DTIM_PERIOD4_8812F 16 +#define BIT_MASK_DTIM_PERIOD4_8812F 0xff +#define BIT_DTIM_PERIOD4_8812F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD4_8812F) << BIT_SHIFT_DTIM_PERIOD4_8812F) +#define BITS_DTIM_PERIOD4_8812F \ + (BIT_MASK_DTIM_PERIOD4_8812F << BIT_SHIFT_DTIM_PERIOD4_8812F) +#define BIT_CLEAR_DTIM_PERIOD4_8812F(x) ((x) & (~BITS_DTIM_PERIOD4_8812F)) +#define BIT_GET_DTIM_PERIOD4_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD4_8812F) & BIT_MASK_DTIM_PERIOD4_8812F) +#define BIT_SET_DTIM_PERIOD4_8812F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD4_8812F(x) | BIT_DTIM_PERIOD4_8812F(v)) + +#define BIT_DTIM4_8812F BIT(15) +#define BIT_TIM4_8812F BIT(14) +#define BIT_RPT_VALID_8812F BIT(13) + +#define BIT_SHIFT_PS_AID_4_8812F 0 +#define BIT_MASK_PS_AID_4_8812F 0x7ff +#define BIT_PS_AID_4_8812F(x) \ + (((x) & BIT_MASK_PS_AID_4_8812F) << BIT_SHIFT_PS_AID_4_8812F) +#define BITS_PS_AID_4_8812F \ + (BIT_MASK_PS_AID_4_8812F << BIT_SHIFT_PS_AID_4_8812F) +#define BIT_CLEAR_PS_AID_4_8812F(x) ((x) & (~BITS_PS_AID_4_8812F)) +#define BIT_GET_PS_AID_4_8812F(x) \ + (((x) >> BIT_SHIFT_PS_AID_4_8812F) & BIT_MASK_PS_AID_4_8812F) +#define BIT_SET_PS_AID_4_8812F(x, v) \ + (BIT_CLEAR_PS_AID_4_8812F(x) | BIT_PS_AID_4_8812F(v)) + +/* 2 REG_A1_ADDR_MASK_8812F (A1 ADDR MASK REGISTER) */ + +#define BIT_SHIFT_A1_ADDR_MASK_8812F 0 +#define BIT_MASK_A1_ADDR_MASK_8812F 0xffffffffL +#define BIT_A1_ADDR_MASK_8812F(x) \ + (((x) & BIT_MASK_A1_ADDR_MASK_8812F) << BIT_SHIFT_A1_ADDR_MASK_8812F) +#define BITS_A1_ADDR_MASK_8812F \ + (BIT_MASK_A1_ADDR_MASK_8812F << BIT_SHIFT_A1_ADDR_MASK_8812F) +#define BIT_CLEAR_A1_ADDR_MASK_8812F(x) ((x) & (~BITS_A1_ADDR_MASK_8812F)) +#define BIT_GET_A1_ADDR_MASK_8812F(x) \ + (((x) >> BIT_SHIFT_A1_ADDR_MASK_8812F) & BIT_MASK_A1_ADDR_MASK_8812F) +#define BIT_SET_A1_ADDR_MASK_8812F(x, v) \ + (BIT_CLEAR_A1_ADDR_MASK_8812F(x) | BIT_A1_ADDR_MASK_8812F(v)) + +/* 2 REG_RXPSF_CTRL_8812F */ +#define BIT_RXGCK_FIFOTHR_EN_8812F BIT(28) + +#define BIT_SHIFT_RXGCK_VHT_FIFOTHR_8812F 26 +#define BIT_MASK_RXGCK_VHT_FIFOTHR_8812F 0x3 +#define BIT_RXGCK_VHT_FIFOTHR_8812F(x) \ + (((x) & BIT_MASK_RXGCK_VHT_FIFOTHR_8812F) \ + << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8812F) +#define BITS_RXGCK_VHT_FIFOTHR_8812F \ + (BIT_MASK_RXGCK_VHT_FIFOTHR_8812F << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8812F) +#define BIT_CLEAR_RXGCK_VHT_FIFOTHR_8812F(x) \ + ((x) & (~BITS_RXGCK_VHT_FIFOTHR_8812F)) +#define BIT_GET_RXGCK_VHT_FIFOTHR_8812F(x) \ + (((x) >> BIT_SHIFT_RXGCK_VHT_FIFOTHR_8812F) & \ + BIT_MASK_RXGCK_VHT_FIFOTHR_8812F) +#define BIT_SET_RXGCK_VHT_FIFOTHR_8812F(x, v) \ + (BIT_CLEAR_RXGCK_VHT_FIFOTHR_8812F(x) | BIT_RXGCK_VHT_FIFOTHR_8812F(v)) + +#define BIT_SHIFT_RXGCK_HT_FIFOTHR_8812F 24 +#define BIT_MASK_RXGCK_HT_FIFOTHR_8812F 0x3 +#define BIT_RXGCK_HT_FIFOTHR_8812F(x) \ + (((x) & BIT_MASK_RXGCK_HT_FIFOTHR_8812F) \ + << BIT_SHIFT_RXGCK_HT_FIFOTHR_8812F) +#define BITS_RXGCK_HT_FIFOTHR_8812F \ + (BIT_MASK_RXGCK_HT_FIFOTHR_8812F << BIT_SHIFT_RXGCK_HT_FIFOTHR_8812F) +#define BIT_CLEAR_RXGCK_HT_FIFOTHR_8812F(x) \ + ((x) & (~BITS_RXGCK_HT_FIFOTHR_8812F)) +#define BIT_GET_RXGCK_HT_FIFOTHR_8812F(x) \ + (((x) >> BIT_SHIFT_RXGCK_HT_FIFOTHR_8812F) & \ + BIT_MASK_RXGCK_HT_FIFOTHR_8812F) +#define BIT_SET_RXGCK_HT_FIFOTHR_8812F(x, v) \ + (BIT_CLEAR_RXGCK_HT_FIFOTHR_8812F(x) | BIT_RXGCK_HT_FIFOTHR_8812F(v)) + +#define BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8812F 22 +#define BIT_MASK_RXGCK_OFDM_FIFOTHR_8812F 0x3 +#define BIT_RXGCK_OFDM_FIFOTHR_8812F(x) \ + (((x) & BIT_MASK_RXGCK_OFDM_FIFOTHR_8812F) \ + << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8812F) +#define BITS_RXGCK_OFDM_FIFOTHR_8812F \ + (BIT_MASK_RXGCK_OFDM_FIFOTHR_8812F \ + << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8812F) +#define BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8812F(x) \ + ((x) & (~BITS_RXGCK_OFDM_FIFOTHR_8812F)) +#define BIT_GET_RXGCK_OFDM_FIFOTHR_8812F(x) \ + (((x) >> BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8812F) & \ + BIT_MASK_RXGCK_OFDM_FIFOTHR_8812F) +#define BIT_SET_RXGCK_OFDM_FIFOTHR_8812F(x, v) \ + (BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8812F(x) | \ + BIT_RXGCK_OFDM_FIFOTHR_8812F(v)) + +#define BIT_SHIFT_RXGCK_CCK_FIFOTHR_8812F 20 +#define BIT_MASK_RXGCK_CCK_FIFOTHR_8812F 0x3 +#define BIT_RXGCK_CCK_FIFOTHR_8812F(x) \ + (((x) & BIT_MASK_RXGCK_CCK_FIFOTHR_8812F) \ + << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8812F) +#define BITS_RXGCK_CCK_FIFOTHR_8812F \ + (BIT_MASK_RXGCK_CCK_FIFOTHR_8812F << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8812F) +#define BIT_CLEAR_RXGCK_CCK_FIFOTHR_8812F(x) \ + ((x) & (~BITS_RXGCK_CCK_FIFOTHR_8812F)) +#define BIT_GET_RXGCK_CCK_FIFOTHR_8812F(x) \ + (((x) >> BIT_SHIFT_RXGCK_CCK_FIFOTHR_8812F) & \ + BIT_MASK_RXGCK_CCK_FIFOTHR_8812F) +#define BIT_SET_RXGCK_CCK_FIFOTHR_8812F(x, v) \ + (BIT_CLEAR_RXGCK_CCK_FIFOTHR_8812F(x) | BIT_RXGCK_CCK_FIFOTHR_8812F(v)) + +#define BIT_SHIFT_RXGCK_ENTRY_DELAY_8812F 17 +#define BIT_MASK_RXGCK_ENTRY_DELAY_8812F 0x7 +#define BIT_RXGCK_ENTRY_DELAY_8812F(x) \ + (((x) & BIT_MASK_RXGCK_ENTRY_DELAY_8812F) \ + << BIT_SHIFT_RXGCK_ENTRY_DELAY_8812F) +#define BITS_RXGCK_ENTRY_DELAY_8812F \ + (BIT_MASK_RXGCK_ENTRY_DELAY_8812F << BIT_SHIFT_RXGCK_ENTRY_DELAY_8812F) +#define BIT_CLEAR_RXGCK_ENTRY_DELAY_8812F(x) \ + ((x) & (~BITS_RXGCK_ENTRY_DELAY_8812F)) +#define BIT_GET_RXGCK_ENTRY_DELAY_8812F(x) \ + (((x) >> BIT_SHIFT_RXGCK_ENTRY_DELAY_8812F) & \ + BIT_MASK_RXGCK_ENTRY_DELAY_8812F) +#define BIT_SET_RXGCK_ENTRY_DELAY_8812F(x, v) \ + (BIT_CLEAR_RXGCK_ENTRY_DELAY_8812F(x) | BIT_RXGCK_ENTRY_DELAY_8812F(v)) + +#define BIT_RXGCK_OFDMCCA_EN_8812F BIT(16) + +#define BIT_SHIFT_RXPSF_PKTLENTHR_8812F 13 +#define BIT_MASK_RXPSF_PKTLENTHR_8812F 0x7 +#define BIT_RXPSF_PKTLENTHR_8812F(x) \ + (((x) & BIT_MASK_RXPSF_PKTLENTHR_8812F) \ + << BIT_SHIFT_RXPSF_PKTLENTHR_8812F) +#define BITS_RXPSF_PKTLENTHR_8812F \ + (BIT_MASK_RXPSF_PKTLENTHR_8812F << BIT_SHIFT_RXPSF_PKTLENTHR_8812F) +#define BIT_CLEAR_RXPSF_PKTLENTHR_8812F(x) ((x) & (~BITS_RXPSF_PKTLENTHR_8812F)) +#define BIT_GET_RXPSF_PKTLENTHR_8812F(x) \ + (((x) >> BIT_SHIFT_RXPSF_PKTLENTHR_8812F) & \ + BIT_MASK_RXPSF_PKTLENTHR_8812F) +#define BIT_SET_RXPSF_PKTLENTHR_8812F(x, v) \ + (BIT_CLEAR_RXPSF_PKTLENTHR_8812F(x) | BIT_RXPSF_PKTLENTHR_8812F(v)) + +#define BIT_RXPSF_CTRLEN_8812F BIT(12) +#define BIT_RXPSF_VHTCHKEN_8812F BIT(11) +#define BIT_RXPSF_HTCHKEN_8812F BIT(10) +#define BIT_RXPSF_OFDMCHKEN_8812F BIT(9) +#define BIT_RXPSF_CCKCHKEN_8812F BIT(8) +#define BIT_RXPSF_OFDMRST_8812F BIT(7) +#define BIT_RXPSF_CCKRST_8812F BIT(6) +#define BIT_RXPSF_MHCHKEN_8812F BIT(5) +#define BIT_RXPSF_CONT_ERRCHKEN_8812F BIT(4) +#define BIT_RXPSF_ALL_ERRCHKEN_8812F BIT(3) + +#define BIT_SHIFT_RXPSF_ERRTHR_8812F 0 +#define BIT_MASK_RXPSF_ERRTHR_8812F 0x7 +#define BIT_RXPSF_ERRTHR_8812F(x) \ + (((x) & BIT_MASK_RXPSF_ERRTHR_8812F) << BIT_SHIFT_RXPSF_ERRTHR_8812F) +#define BITS_RXPSF_ERRTHR_8812F \ + (BIT_MASK_RXPSF_ERRTHR_8812F << BIT_SHIFT_RXPSF_ERRTHR_8812F) +#define BIT_CLEAR_RXPSF_ERRTHR_8812F(x) ((x) & (~BITS_RXPSF_ERRTHR_8812F)) +#define BIT_GET_RXPSF_ERRTHR_8812F(x) \ + (((x) >> BIT_SHIFT_RXPSF_ERRTHR_8812F) & BIT_MASK_RXPSF_ERRTHR_8812F) +#define BIT_SET_RXPSF_ERRTHR_8812F(x, v) \ + (BIT_CLEAR_RXPSF_ERRTHR_8812F(x) | BIT_RXPSF_ERRTHR_8812F(v)) + +/* 2 REG_RXPSF_TYPE_CTRL_8812F */ +#define BIT_RXPSF_DATA15EN_8812F BIT(31) +#define BIT_RXPSF_DATA14EN_8812F BIT(30) +#define BIT_RXPSF_DATA13EN_8812F BIT(29) +#define BIT_RXPSF_DATA12EN_8812F BIT(28) +#define BIT_RXPSF_DATA11EN_8812F BIT(27) +#define BIT_RXPSF_DATA10EN_8812F BIT(26) +#define BIT_RXPSF_DATA9EN_8812F BIT(25) +#define BIT_RXPSF_DATA8EN_8812F BIT(24) +#define BIT_RXPSF_DATA7EN_8812F BIT(23) +#define BIT_RXPSF_DATA6EN_8812F BIT(22) +#define BIT_RXPSF_DATA5EN_8812F BIT(21) +#define BIT_RXPSF_DATA4EN_8812F BIT(20) +#define BIT_RXPSF_DATA3EN_8812F BIT(19) +#define BIT_RXPSF_DATA2EN_8812F BIT(18) +#define BIT_RXPSF_DATA1EN_8812F BIT(17) +#define BIT_RXPSF_DATA0EN_8812F BIT(16) +#define BIT_RXPSF_MGT15EN_8812F BIT(15) +#define BIT_RXPSF_MGT14EN_8812F BIT(14) +#define BIT_RXPSF_MGT13EN_8812F BIT(13) +#define BIT_RXPSF_MGT12EN_8812F BIT(12) +#define BIT_RXPSF_MGT11EN_8812F BIT(11) +#define BIT_RXPSF_MGT10EN_8812F BIT(10) +#define BIT_RXPSF_MGT9EN_8812F BIT(9) +#define BIT_RXPSF_MGT8EN_8812F BIT(8) +#define BIT_RXPSF_MGT7EN_8812F BIT(7) +#define BIT_RXPSF_MGT6EN_8812F BIT(6) +#define BIT_RXPSF_MGT5EN_8812F BIT(5) +#define BIT_RXPSF_MGT4EN_8812F BIT(4) +#define BIT_RXPSF_MGT3EN_8812F BIT(3) +#define BIT_RXPSF_MGT2EN_8812F BIT(2) +#define BIT_RXPSF_MGT1EN_8812F BIT(1) +#define BIT_RXPSF_MGT0EN_8812F BIT(0) + +/* 2 REG_CAM_ACCESS_CTRL_8812F */ +#define BIT_INDIRECT_ERR_8812F BIT(6) +#define BIT_DIRECT_ERR_8812F BIT(5) +#define BIT_DIR_ACCESS_EN_RX_BA_8812F BIT(4) +#define BIT_DIR_ACCESS_EN_MBSSIDCAM_8812F BIT(3) +#define BIT_DIR_ACCESS_EN_KEY_8812F BIT(2) +#define BIT_DIR_ACCESS_EN_WOWLAN_8812F BIT(1) +#define BIT_DIR_ACCESS_EN_FW_FILTER_8812F BIT(0) + +/* 2 REG_HT_SND_REF_RATE_8812F */ + +#define BIT_SHIFT_WMAC_HT_CSI_RATE_8812F 0 +#define BIT_MASK_WMAC_HT_CSI_RATE_8812F 0x3f +#define BIT_WMAC_HT_CSI_RATE_8812F(x) \ + (((x) & BIT_MASK_WMAC_HT_CSI_RATE_8812F) \ + << BIT_SHIFT_WMAC_HT_CSI_RATE_8812F) +#define BITS_WMAC_HT_CSI_RATE_8812F \ + (BIT_MASK_WMAC_HT_CSI_RATE_8812F << BIT_SHIFT_WMAC_HT_CSI_RATE_8812F) +#define BIT_CLEAR_WMAC_HT_CSI_RATE_8812F(x) \ + ((x) & (~BITS_WMAC_HT_CSI_RATE_8812F)) +#define BIT_GET_WMAC_HT_CSI_RATE_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_HT_CSI_RATE_8812F) & \ + BIT_MASK_WMAC_HT_CSI_RATE_8812F) +#define BIT_SET_WMAC_HT_CSI_RATE_8812F(x, v) \ + (BIT_CLEAR_WMAC_HT_CSI_RATE_8812F(x) | BIT_WMAC_HT_CSI_RATE_8812F(v)) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_MACID2_8812F (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_V1_8812F 0 +#define BIT_MASK_MACID2_V1_8812F 0xffffffffL +#define BIT_MACID2_V1_8812F(x) \ + (((x) & BIT_MASK_MACID2_V1_8812F) << BIT_SHIFT_MACID2_V1_8812F) +#define BITS_MACID2_V1_8812F \ + (BIT_MASK_MACID2_V1_8812F << BIT_SHIFT_MACID2_V1_8812F) +#define BIT_CLEAR_MACID2_V1_8812F(x) ((x) & (~BITS_MACID2_V1_8812F)) +#define BIT_GET_MACID2_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID2_V1_8812F) & BIT_MASK_MACID2_V1_8812F) +#define BIT_SET_MACID2_V1_8812F(x, v) \ + (BIT_CLEAR_MACID2_V1_8812F(x) | BIT_MACID2_V1_8812F(v)) + +/* 2 REG_MACID2_H_8812F (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_H_V1_8812F 0 +#define BIT_MASK_MACID2_H_V1_8812F 0xffff +#define BIT_MACID2_H_V1_8812F(x) \ + (((x) & BIT_MASK_MACID2_H_V1_8812F) << BIT_SHIFT_MACID2_H_V1_8812F) +#define BITS_MACID2_H_V1_8812F \ + (BIT_MASK_MACID2_H_V1_8812F << BIT_SHIFT_MACID2_H_V1_8812F) +#define BIT_CLEAR_MACID2_H_V1_8812F(x) ((x) & (~BITS_MACID2_H_V1_8812F)) +#define BIT_GET_MACID2_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID2_H_V1_8812F) & BIT_MASK_MACID2_H_V1_8812F) +#define BIT_SET_MACID2_H_V1_8812F(x, v) \ + (BIT_CLEAR_MACID2_H_V1_8812F(x) | BIT_MACID2_H_V1_8812F(v)) + +/* 2 REG_BSSID2_8812F (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_V1_8812F 0 +#define BIT_MASK_BSSID2_V1_8812F 0xffffffffL +#define BIT_BSSID2_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID2_V1_8812F) << BIT_SHIFT_BSSID2_V1_8812F) +#define BITS_BSSID2_V1_8812F \ + (BIT_MASK_BSSID2_V1_8812F << BIT_SHIFT_BSSID2_V1_8812F) +#define BIT_CLEAR_BSSID2_V1_8812F(x) ((x) & (~BITS_BSSID2_V1_8812F)) +#define BIT_GET_BSSID2_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID2_V1_8812F) & BIT_MASK_BSSID2_V1_8812F) +#define BIT_SET_BSSID2_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID2_V1_8812F(x) | BIT_BSSID2_V1_8812F(v)) + +/* 2 REG_BSSID2_H_8812F (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_H_V1_8812F 0 +#define BIT_MASK_BSSID2_H_V1_8812F 0xffff +#define BIT_BSSID2_H_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID2_H_V1_8812F) << BIT_SHIFT_BSSID2_H_V1_8812F) +#define BITS_BSSID2_H_V1_8812F \ + (BIT_MASK_BSSID2_H_V1_8812F << BIT_SHIFT_BSSID2_H_V1_8812F) +#define BIT_CLEAR_BSSID2_H_V1_8812F(x) ((x) & (~BITS_BSSID2_H_V1_8812F)) +#define BIT_GET_BSSID2_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID2_H_V1_8812F) & BIT_MASK_BSSID2_H_V1_8812F) +#define BIT_SET_BSSID2_H_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID2_H_V1_8812F(x) | BIT_BSSID2_H_V1_8812F(v)) + +/* 2 REG_MACID3_8812F (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_V1_8812F 0 +#define BIT_MASK_MACID3_V1_8812F 0xffffffffL +#define BIT_MACID3_V1_8812F(x) \ + (((x) & BIT_MASK_MACID3_V1_8812F) << BIT_SHIFT_MACID3_V1_8812F) +#define BITS_MACID3_V1_8812F \ + (BIT_MASK_MACID3_V1_8812F << BIT_SHIFT_MACID3_V1_8812F) +#define BIT_CLEAR_MACID3_V1_8812F(x) ((x) & (~BITS_MACID3_V1_8812F)) +#define BIT_GET_MACID3_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID3_V1_8812F) & BIT_MASK_MACID3_V1_8812F) +#define BIT_SET_MACID3_V1_8812F(x, v) \ + (BIT_CLEAR_MACID3_V1_8812F(x) | BIT_MACID3_V1_8812F(v)) + +/* 2 REG_MACID3_H_8812F (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_H_V1_8812F 0 +#define BIT_MASK_MACID3_H_V1_8812F 0xffff +#define BIT_MACID3_H_V1_8812F(x) \ + (((x) & BIT_MASK_MACID3_H_V1_8812F) << BIT_SHIFT_MACID3_H_V1_8812F) +#define BITS_MACID3_H_V1_8812F \ + (BIT_MASK_MACID3_H_V1_8812F << BIT_SHIFT_MACID3_H_V1_8812F) +#define BIT_CLEAR_MACID3_H_V1_8812F(x) ((x) & (~BITS_MACID3_H_V1_8812F)) +#define BIT_GET_MACID3_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID3_H_V1_8812F) & BIT_MASK_MACID3_H_V1_8812F) +#define BIT_SET_MACID3_H_V1_8812F(x, v) \ + (BIT_CLEAR_MACID3_H_V1_8812F(x) | BIT_MACID3_H_V1_8812F(v)) + +/* 2 REG_BSSID3_8812F (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_V1_8812F 0 +#define BIT_MASK_BSSID3_V1_8812F 0xffffffffL +#define BIT_BSSID3_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID3_V1_8812F) << BIT_SHIFT_BSSID3_V1_8812F) +#define BITS_BSSID3_V1_8812F \ + (BIT_MASK_BSSID3_V1_8812F << BIT_SHIFT_BSSID3_V1_8812F) +#define BIT_CLEAR_BSSID3_V1_8812F(x) ((x) & (~BITS_BSSID3_V1_8812F)) +#define BIT_GET_BSSID3_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID3_V1_8812F) & BIT_MASK_BSSID3_V1_8812F) +#define BIT_SET_BSSID3_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID3_V1_8812F(x) | BIT_BSSID3_V1_8812F(v)) + +/* 2 REG_BSSID3_H_8812F (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_H_V1_8812F 0 +#define BIT_MASK_BSSID3_H_V1_8812F 0xffff +#define BIT_BSSID3_H_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID3_H_V1_8812F) << BIT_SHIFT_BSSID3_H_V1_8812F) +#define BITS_BSSID3_H_V1_8812F \ + (BIT_MASK_BSSID3_H_V1_8812F << BIT_SHIFT_BSSID3_H_V1_8812F) +#define BIT_CLEAR_BSSID3_H_V1_8812F(x) ((x) & (~BITS_BSSID3_H_V1_8812F)) +#define BIT_GET_BSSID3_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID3_H_V1_8812F) & BIT_MASK_BSSID3_H_V1_8812F) +#define BIT_SET_BSSID3_H_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID3_H_V1_8812F(x) | BIT_BSSID3_H_V1_8812F(v)) + +/* 2 REG_MACID4_8812F (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_V1_8812F 0 +#define BIT_MASK_MACID4_V1_8812F 0xffffffffL +#define BIT_MACID4_V1_8812F(x) \ + (((x) & BIT_MASK_MACID4_V1_8812F) << BIT_SHIFT_MACID4_V1_8812F) +#define BITS_MACID4_V1_8812F \ + (BIT_MASK_MACID4_V1_8812F << BIT_SHIFT_MACID4_V1_8812F) +#define BIT_CLEAR_MACID4_V1_8812F(x) ((x) & (~BITS_MACID4_V1_8812F)) +#define BIT_GET_MACID4_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID4_V1_8812F) & BIT_MASK_MACID4_V1_8812F) +#define BIT_SET_MACID4_V1_8812F(x, v) \ + (BIT_CLEAR_MACID4_V1_8812F(x) | BIT_MACID4_V1_8812F(v)) + +/* 2 REG_MACID4_H_8812F (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_H_V1_8812F 0 +#define BIT_MASK_MACID4_H_V1_8812F 0xffff +#define BIT_MACID4_H_V1_8812F(x) \ + (((x) & BIT_MASK_MACID4_H_V1_8812F) << BIT_SHIFT_MACID4_H_V1_8812F) +#define BITS_MACID4_H_V1_8812F \ + (BIT_MASK_MACID4_H_V1_8812F << BIT_SHIFT_MACID4_H_V1_8812F) +#define BIT_CLEAR_MACID4_H_V1_8812F(x) ((x) & (~BITS_MACID4_H_V1_8812F)) +#define BIT_GET_MACID4_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID4_H_V1_8812F) & BIT_MASK_MACID4_H_V1_8812F) +#define BIT_SET_MACID4_H_V1_8812F(x, v) \ + (BIT_CLEAR_MACID4_H_V1_8812F(x) | BIT_MACID4_H_V1_8812F(v)) + +/* 2 REG_BSSID4_8812F (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_V1_8812F 0 +#define BIT_MASK_BSSID4_V1_8812F 0xffffffffL +#define BIT_BSSID4_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID4_V1_8812F) << BIT_SHIFT_BSSID4_V1_8812F) +#define BITS_BSSID4_V1_8812F \ + (BIT_MASK_BSSID4_V1_8812F << BIT_SHIFT_BSSID4_V1_8812F) +#define BIT_CLEAR_BSSID4_V1_8812F(x) ((x) & (~BITS_BSSID4_V1_8812F)) +#define BIT_GET_BSSID4_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID4_V1_8812F) & BIT_MASK_BSSID4_V1_8812F) +#define BIT_SET_BSSID4_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID4_V1_8812F(x) | BIT_BSSID4_V1_8812F(v)) + +/* 2 REG_BSSID4_H_8812F (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_H_V1_8812F 0 +#define BIT_MASK_BSSID4_H_V1_8812F 0xffff +#define BIT_BSSID4_H_V1_8812F(x) \ + (((x) & BIT_MASK_BSSID4_H_V1_8812F) << BIT_SHIFT_BSSID4_H_V1_8812F) +#define BITS_BSSID4_H_V1_8812F \ + (BIT_MASK_BSSID4_H_V1_8812F << BIT_SHIFT_BSSID4_H_V1_8812F) +#define BIT_CLEAR_BSSID4_H_V1_8812F(x) ((x) & (~BITS_BSSID4_H_V1_8812F)) +#define BIT_GET_BSSID4_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID4_H_V1_8812F) & BIT_MASK_BSSID4_H_V1_8812F) +#define BIT_SET_BSSID4_H_V1_8812F(x, v) \ + (BIT_CLEAR_BSSID4_H_V1_8812F(x) | BIT_BSSID4_H_V1_8812F(v)) + +/* 2 REG_NOA_REPORT_8812F */ + +/* 2 REG_NOA_REPORT_1_8812F */ + +/* 2 REG_NOA_REPORT_2_8812F */ + +/* 2 REG_NOA_REPORT_3_8812F */ + +/* 2 REG_PWRBIT_SETTING_8812F */ +#define BIT_CLI3_WMAC_TCRPWRMGT_HWCTL_EN_8812F BIT(15) +#define BIT_CLI3_WMAC_TCRPWRMGT_HWDATA_EN_8812F BIT(14) +#define BIT_CLI3_WMAC_TCRPWRMGT_HWACT_EN_8812F BIT(13) +#define BIT_CLI3_PWR_ST_V1_8812F BIT(12) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWCTL_EN_8812F BIT(11) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWDATA_EN_8812F BIT(10) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWACT_EN_8812F BIT(9) +#define BIT_CLI2_PWR_ST_V1_8812F BIT(8) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWCTL_EN_8812F BIT(7) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWDATA_EN_8812F BIT(6) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWACT_EN_8812F BIT(5) +#define BIT_CLI1_PWR_ST_V1_8812F BIT(4) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWCTL_EN_8812F BIT(3) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWDATA_EN_8812F BIT(2) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWACT_EN_8812F BIT(1) +#define BIT_CLI0_PWR_ST_V1_8812F BIT(0) + +/* 2 REG_GENERAL_OPTION_8812F */ +#define BIT_WMAC_EXT_DBG_SEL_V1_8812F BIT(6) +#define BIT_WMAC_FIX_FIRST_MPDU_WITH_PHYSTS_8812F BIT(5) +#define BIT_RX_DMA_BYPASS_CHECK_DATABYPASS_CHECK_DATA_8812F BIT(4) +#define BIT_RX_DMA_BYPASS_CHECK_MGTBIT_RX_DMA_BYPASS_CHECK_MGT_8812F BIT(3) +#define BIT_TXSERV_FIELD_SEL_8812F BIT(2) +#define BIT_RXVHT_LEN_SEL_8812F BIT(1) +#define BIT_RXMIC_PROTECT_EN_8812F BIT(0) + +/* 2 REG_RXAI_CTRL_8812F */ +#define BIT_RXAI_INFO_RST_8812F BIT(7) +#define BIT_RXAI_PRTCT_REL_8812F BIT(6) +#define BIT_RXAI_PRTCT_VIO_8812F BIT(5) +#define BIT_RXAI_PRTCT_SEL_8812F BIT(2) +#define BIT_RXAI_AGG_CHKEN_8812F BIT(1) +#define BIT_RXAI_ADDR_CHKEN_8812F BIT(0) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_CSI_RRSR_8812F */ +#define BIT_CSI_LDPC_EN_8812F BIT(29) +#define BIT_CSI_STBC_EN_8812F BIT(28) + +#define BIT_SHIFT_CSI_RRSC_BITMAP_8812F 4 +#define BIT_MASK_CSI_RRSC_BITMAP_8812F 0xffffff +#define BIT_CSI_RRSC_BITMAP_8812F(x) \ + (((x) & BIT_MASK_CSI_RRSC_BITMAP_8812F) \ + << BIT_SHIFT_CSI_RRSC_BITMAP_8812F) +#define BITS_CSI_RRSC_BITMAP_8812F \ + (BIT_MASK_CSI_RRSC_BITMAP_8812F << BIT_SHIFT_CSI_RRSC_BITMAP_8812F) +#define BIT_CLEAR_CSI_RRSC_BITMAP_8812F(x) ((x) & (~BITS_CSI_RRSC_BITMAP_8812F)) +#define BIT_GET_CSI_RRSC_BITMAP_8812F(x) \ + (((x) >> BIT_SHIFT_CSI_RRSC_BITMAP_8812F) & \ + BIT_MASK_CSI_RRSC_BITMAP_8812F) +#define BIT_SET_CSI_RRSC_BITMAP_8812F(x, v) \ + (BIT_CLEAR_CSI_RRSC_BITMAP_8812F(x) | BIT_CSI_RRSC_BITMAP_8812F(v)) + +#define BIT_SHIFT_OFDM_LEN_TH_8812F 0 +#define BIT_MASK_OFDM_LEN_TH_8812F 0xf +#define BIT_OFDM_LEN_TH_8812F(x) \ + (((x) & BIT_MASK_OFDM_LEN_TH_8812F) << BIT_SHIFT_OFDM_LEN_TH_8812F) +#define BITS_OFDM_LEN_TH_8812F \ + (BIT_MASK_OFDM_LEN_TH_8812F << BIT_SHIFT_OFDM_LEN_TH_8812F) +#define BIT_CLEAR_OFDM_LEN_TH_8812F(x) ((x) & (~BITS_OFDM_LEN_TH_8812F)) +#define BIT_GET_OFDM_LEN_TH_8812F(x) \ + (((x) >> BIT_SHIFT_OFDM_LEN_TH_8812F) & BIT_MASK_OFDM_LEN_TH_8812F) +#define BIT_SET_OFDM_LEN_TH_8812F(x, v) \ + (BIT_CLEAR_OFDM_LEN_TH_8812F(x) | BIT_OFDM_LEN_TH_8812F(v)) + +/* 2 REG_MU_BF_OPTION_8812F */ +#define BIT_WMAC_RESP_NONSTA1_DIS_8812F BIT(7) +#define BIT_WMAC_TXMU_ACKPOLICY_EN_8812F BIT(6) + +#define BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8812F 4 +#define BIT_MASK_WMAC_TXMU_ACKPOLICY_8812F 0x3 +#define BIT_WMAC_TXMU_ACKPOLICY_8812F(x) \ + (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY_8812F) \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8812F) +#define BITS_WMAC_TXMU_ACKPOLICY_8812F \ + (BIT_MASK_WMAC_TXMU_ACKPOLICY_8812F \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8812F) +#define BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8812F(x) \ + ((x) & (~BITS_WMAC_TXMU_ACKPOLICY_8812F)) +#define BIT_GET_WMAC_TXMU_ACKPOLICY_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8812F) & \ + BIT_MASK_WMAC_TXMU_ACKPOLICY_8812F) +#define BIT_SET_WMAC_TXMU_ACKPOLICY_8812F(x, v) \ + (BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8812F(x) | \ + BIT_WMAC_TXMU_ACKPOLICY_8812F(v)) + +#define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8812F 1 +#define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8812F 0x7 +#define BIT_WMAC_MU_BFEE_PORT_SEL_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8812F) \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8812F) +#define BITS_WMAC_MU_BFEE_PORT_SEL_8812F \ + (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8812F \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8812F) +#define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8812F)) +#define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8812F) & \ + BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8812F) +#define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8812F(x) | \ + BIT_WMAC_MU_BFEE_PORT_SEL_8812F(v)) + +#define BIT_WMAC_MU_BFEE_DIS_8812F BIT(0) + +/* 2 REG_WMAC_PAUSE_BB_CLR_TH_8812F */ + +#define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8812F 0 +#define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8812F 0xff +#define BIT_WMAC_PAUSE_BB_CLR_TH_8812F(x) \ + (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8812F) \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8812F) +#define BITS_WMAC_PAUSE_BB_CLR_TH_8812F \ + (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8812F \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8812F) +#define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8812F(x) \ + ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8812F)) +#define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8812F) & \ + BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8812F) +#define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8812F(x, v) \ + (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8812F(x) | \ + BIT_WMAC_PAUSE_BB_CLR_TH_8812F(v)) + +/* 2 REG__WMAC_MULBK_BUF_8812F */ + +#define BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8812F 0 +#define BIT_MASK_WMAC_MULBK_PAGE_SIZE_8812F 0xff +#define BIT_WMAC_MULBK_PAGE_SIZE_8812F(x) \ + (((x) & BIT_MASK_WMAC_MULBK_PAGE_SIZE_8812F) \ + << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8812F) +#define BITS_WMAC_MULBK_PAGE_SIZE_8812F \ + (BIT_MASK_WMAC_MULBK_PAGE_SIZE_8812F \ + << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8812F) +#define BIT_CLEAR_WMAC_MULBK_PAGE_SIZE_8812F(x) \ + ((x) & (~BITS_WMAC_MULBK_PAGE_SIZE_8812F)) +#define BIT_GET_WMAC_MULBK_PAGE_SIZE_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8812F) & \ + BIT_MASK_WMAC_MULBK_PAGE_SIZE_8812F) +#define BIT_SET_WMAC_MULBK_PAGE_SIZE_8812F(x, v) \ + (BIT_CLEAR_WMAC_MULBK_PAGE_SIZE_8812F(x) | \ + BIT_WMAC_MULBK_PAGE_SIZE_8812F(v)) + +/* 2 REG_WMAC_MU_OPTION_8812F */ + +/* 2 REG_WMAC_MU_BF_CTL_8812F */ +#define BIT_WMAC_INVLD_BFPRT_CHK_8812F BIT(15) +#define BIT_WMAC_RETXBFRPTSEQ_UPD_8812F BIT(14) + +#define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8812F 12 +#define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8812F 0x3 +#define BIT_WMAC_MU_BFRPTSEG_SEL_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8812F) \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8812F) +#define BITS_WMAC_MU_BFRPTSEG_SEL_8812F \ + (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8812F \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8812F) +#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8812F)) +#define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8812F) & \ + BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8812F) +#define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8812F(x) | \ + BIT_WMAC_MU_BFRPTSEG_SEL_8812F(v)) + +#define BIT_SHIFT_WMAC_MU_BF_MYAID_8812F 0 +#define BIT_MASK_WMAC_MU_BF_MYAID_8812F 0xfff +#define BIT_WMAC_MU_BF_MYAID_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8812F) \ + << BIT_SHIFT_WMAC_MU_BF_MYAID_8812F) +#define BITS_WMAC_MU_BF_MYAID_8812F \ + (BIT_MASK_WMAC_MU_BF_MYAID_8812F << BIT_SHIFT_WMAC_MU_BF_MYAID_8812F) +#define BIT_CLEAR_WMAC_MU_BF_MYAID_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BF_MYAID_8812F)) +#define BIT_GET_WMAC_MU_BF_MYAID_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8812F) & \ + BIT_MASK_WMAC_MU_BF_MYAID_8812F) +#define BIT_SET_WMAC_MU_BF_MYAID_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BF_MYAID_8812F(x) | BIT_WMAC_MU_BF_MYAID_8812F(v)) + +/* 2 REG_WMAC_MU_BFRPT_PARA_8812F */ + +#define BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8812F 13 +#define BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8812F 0x7 +#define BIT_BFRPT_PARA_USERID_SEL_V1_8812F(x) \ + (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8812F) \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8812F) +#define BITS_BFRPT_PARA_USERID_SEL_V1_8812F \ + (BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8812F \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8812F) +#define BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8812F(x) \ + ((x) & (~BITS_BFRPT_PARA_USERID_SEL_V1_8812F)) +#define BIT_GET_BFRPT_PARA_USERID_SEL_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8812F) & \ + BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8812F) +#define BIT_SET_BFRPT_PARA_USERID_SEL_V1_8812F(x, v) \ + (BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8812F(x) | \ + BIT_BFRPT_PARA_USERID_SEL_V1_8812F(v)) + +#define BIT_SHIFT_BFRPT_PARA_V1_8812F 0 +#define BIT_MASK_BFRPT_PARA_V1_8812F 0x1fff +#define BIT_BFRPT_PARA_V1_8812F(x) \ + (((x) & BIT_MASK_BFRPT_PARA_V1_8812F) << BIT_SHIFT_BFRPT_PARA_V1_8812F) +#define BITS_BFRPT_PARA_V1_8812F \ + (BIT_MASK_BFRPT_PARA_V1_8812F << BIT_SHIFT_BFRPT_PARA_V1_8812F) +#define BIT_CLEAR_BFRPT_PARA_V1_8812F(x) ((x) & (~BITS_BFRPT_PARA_V1_8812F)) +#define BIT_GET_BFRPT_PARA_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_V1_8812F) & BIT_MASK_BFRPT_PARA_V1_8812F) +#define BIT_SET_BFRPT_PARA_V1_8812F(x, v) \ + (BIT_CLEAR_BFRPT_PARA_V1_8812F(x) | BIT_BFRPT_PARA_V1_8812F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8812F */ +#define BIT_STATUS_BFEE2_8812F BIT(10) +#define BIT_WMAC_MU_BFEE2_EN_8812F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE2_AID_8812F 0 +#define BIT_MASK_WMAC_MU_BFEE2_AID_8812F 0x1ff +#define BIT_WMAC_MU_BFEE2_AID_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8812F) \ + << BIT_SHIFT_WMAC_MU_BFEE2_AID_8812F) +#define BITS_WMAC_MU_BFEE2_AID_8812F \ + (BIT_MASK_WMAC_MU_BFEE2_AID_8812F << BIT_SHIFT_WMAC_MU_BFEE2_AID_8812F) +#define BIT_CLEAR_WMAC_MU_BFEE2_AID_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE2_AID_8812F)) +#define BIT_GET_WMAC_MU_BFEE2_AID_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8812F) & \ + BIT_MASK_WMAC_MU_BFEE2_AID_8812F) +#define BIT_SET_WMAC_MU_BFEE2_AID_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE2_AID_8812F(x) | BIT_WMAC_MU_BFEE2_AID_8812F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8812F */ +#define BIT_STATUS_BFEE3_8812F BIT(10) +#define BIT_WMAC_MU_BFEE3_EN_8812F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE3_AID_8812F 0 +#define BIT_MASK_WMAC_MU_BFEE3_AID_8812F 0x1ff +#define BIT_WMAC_MU_BFEE3_AID_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8812F) \ + << BIT_SHIFT_WMAC_MU_BFEE3_AID_8812F) +#define BITS_WMAC_MU_BFEE3_AID_8812F \ + (BIT_MASK_WMAC_MU_BFEE3_AID_8812F << BIT_SHIFT_WMAC_MU_BFEE3_AID_8812F) +#define BIT_CLEAR_WMAC_MU_BFEE3_AID_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE3_AID_8812F)) +#define BIT_GET_WMAC_MU_BFEE3_AID_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8812F) & \ + BIT_MASK_WMAC_MU_BFEE3_AID_8812F) +#define BIT_SET_WMAC_MU_BFEE3_AID_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE3_AID_8812F(x) | BIT_WMAC_MU_BFEE3_AID_8812F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8812F */ +#define BIT_STATUS_BFEE4_8812F BIT(10) +#define BIT_WMAC_MU_BFEE4_EN_8812F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE4_AID_8812F 0 +#define BIT_MASK_WMAC_MU_BFEE4_AID_8812F 0x1ff +#define BIT_WMAC_MU_BFEE4_AID_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8812F) \ + << BIT_SHIFT_WMAC_MU_BFEE4_AID_8812F) +#define BITS_WMAC_MU_BFEE4_AID_8812F \ + (BIT_MASK_WMAC_MU_BFEE4_AID_8812F << BIT_SHIFT_WMAC_MU_BFEE4_AID_8812F) +#define BIT_CLEAR_WMAC_MU_BFEE4_AID_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE4_AID_8812F)) +#define BIT_GET_WMAC_MU_BFEE4_AID_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8812F) & \ + BIT_MASK_WMAC_MU_BFEE4_AID_8812F) +#define BIT_SET_WMAC_MU_BFEE4_AID_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE4_AID_8812F(x) | BIT_WMAC_MU_BFEE4_AID_8812F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8812F */ +#define BIT_BIT_STATUS_BFEE5_8812F BIT(10) +#define BIT_WMAC_MU_BFEE5_EN_8812F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE5_AID_8812F 0 +#define BIT_MASK_WMAC_MU_BFEE5_AID_8812F 0x1ff +#define BIT_WMAC_MU_BFEE5_AID_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8812F) \ + << BIT_SHIFT_WMAC_MU_BFEE5_AID_8812F) +#define BITS_WMAC_MU_BFEE5_AID_8812F \ + (BIT_MASK_WMAC_MU_BFEE5_AID_8812F << BIT_SHIFT_WMAC_MU_BFEE5_AID_8812F) +#define BIT_CLEAR_WMAC_MU_BFEE5_AID_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE5_AID_8812F)) +#define BIT_GET_WMAC_MU_BFEE5_AID_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8812F) & \ + BIT_MASK_WMAC_MU_BFEE5_AID_8812F) +#define BIT_SET_WMAC_MU_BFEE5_AID_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE5_AID_8812F(x) | BIT_WMAC_MU_BFEE5_AID_8812F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8812F */ +#define BIT_STATUS_BFEE6_8812F BIT(10) +#define BIT_WMAC_MU_BFEE6_EN_8812F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE6_AID_8812F 0 +#define BIT_MASK_WMAC_MU_BFEE6_AID_8812F 0x1ff +#define BIT_WMAC_MU_BFEE6_AID_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8812F) \ + << BIT_SHIFT_WMAC_MU_BFEE6_AID_8812F) +#define BITS_WMAC_MU_BFEE6_AID_8812F \ + (BIT_MASK_WMAC_MU_BFEE6_AID_8812F << BIT_SHIFT_WMAC_MU_BFEE6_AID_8812F) +#define BIT_CLEAR_WMAC_MU_BFEE6_AID_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE6_AID_8812F)) +#define BIT_GET_WMAC_MU_BFEE6_AID_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8812F) & \ + BIT_MASK_WMAC_MU_BFEE6_AID_8812F) +#define BIT_SET_WMAC_MU_BFEE6_AID_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE6_AID_8812F(x) | BIT_WMAC_MU_BFEE6_AID_8812F(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8812F */ +#define BIT_STATUS_BFEE7_8812F BIT(10) +#define BIT_WMAC_MU_BFEE7_EN_8812F BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE7_AID_8812F 0 +#define BIT_MASK_WMAC_MU_BFEE7_AID_8812F 0x1ff +#define BIT_WMAC_MU_BFEE7_AID_8812F(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8812F) \ + << BIT_SHIFT_WMAC_MU_BFEE7_AID_8812F) +#define BITS_WMAC_MU_BFEE7_AID_8812F \ + (BIT_MASK_WMAC_MU_BFEE7_AID_8812F << BIT_SHIFT_WMAC_MU_BFEE7_AID_8812F) +#define BIT_CLEAR_WMAC_MU_BFEE7_AID_8812F(x) \ + ((x) & (~BITS_WMAC_MU_BFEE7_AID_8812F)) +#define BIT_GET_WMAC_MU_BFEE7_AID_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8812F) & \ + BIT_MASK_WMAC_MU_BFEE7_AID_8812F) +#define BIT_SET_WMAC_MU_BFEE7_AID_8812F(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE7_AID_8812F(x) | BIT_WMAC_MU_BFEE7_AID_8812F(v)) + +/* 2 REG_WMAC_BB_STOP_RX_COUNTER_8812F */ +#define BIT_RST_ALL_COUNTER_8812F BIT(31) + +#define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8812F 16 +#define BIT_MASK_ABORT_RX_VBON_COUNTER_8812F 0xff +#define BIT_ABORT_RX_VBON_COUNTER_8812F(x) \ + (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8812F) \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8812F) +#define BITS_ABORT_RX_VBON_COUNTER_8812F \ + (BIT_MASK_ABORT_RX_VBON_COUNTER_8812F \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8812F) +#define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8812F(x) \ + ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8812F)) +#define BIT_GET_ABORT_RX_VBON_COUNTER_8812F(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8812F) & \ + BIT_MASK_ABORT_RX_VBON_COUNTER_8812F) +#define BIT_SET_ABORT_RX_VBON_COUNTER_8812F(x, v) \ + (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8812F(x) | \ + BIT_ABORT_RX_VBON_COUNTER_8812F(v)) + +#define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8812F 8 +#define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8812F 0xff +#define BIT_ABORT_RX_RDRDY_COUNTER_8812F(x) \ + (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8812F) \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8812F) +#define BITS_ABORT_RX_RDRDY_COUNTER_8812F \ + (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8812F \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8812F) +#define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8812F(x) \ + ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8812F)) +#define BIT_GET_ABORT_RX_RDRDY_COUNTER_8812F(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8812F) & \ + BIT_MASK_ABORT_RX_RDRDY_COUNTER_8812F) +#define BIT_SET_ABORT_RX_RDRDY_COUNTER_8812F(x, v) \ + (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8812F(x) | \ + BIT_ABORT_RX_RDRDY_COUNTER_8812F(v)) + +#define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8812F 0 +#define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8812F 0xff +#define BIT_VBON_EARLY_FALLING_COUNTER_8812F(x) \ + (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8812F) \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8812F) +#define BITS_VBON_EARLY_FALLING_COUNTER_8812F \ + (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8812F \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8812F) +#define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8812F(x) \ + ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8812F)) +#define BIT_GET_VBON_EARLY_FALLING_COUNTER_8812F(x) \ + (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8812F) & \ + BIT_MASK_VBON_EARLY_FALLING_COUNTER_8812F) +#define BIT_SET_VBON_EARLY_FALLING_COUNTER_8812F(x, v) \ + (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8812F(x) | \ + BIT_VBON_EARLY_FALLING_COUNTER_8812F(v)) + +/* 2 REG_WMAC_PLCP_MONITOR_8812F */ +#define BIT_WMAC_PLCP_TRX_SEL_8812F BIT(31) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8812F 28 +#define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8812F 0x7 +#define BIT_WMAC_PLCP_RDSIG_SEL_8812F(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8812F) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8812F) +#define BITS_WMAC_PLCP_RDSIG_SEL_8812F \ + (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8812F \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8812F) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8812F(x) \ + ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8812F)) +#define BIT_GET_WMAC_PLCP_RDSIG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8812F) & \ + BIT_MASK_WMAC_PLCP_RDSIG_SEL_8812F) +#define BIT_SET_WMAC_PLCP_RDSIG_SEL_8812F(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8812F(x) | \ + BIT_WMAC_PLCP_RDSIG_SEL_8812F(v)) + +#define BIT_SHIFT_WMAC_RATE_IDX_8812F 24 +#define BIT_MASK_WMAC_RATE_IDX_8812F 0xf +#define BIT_WMAC_RATE_IDX_8812F(x) \ + (((x) & BIT_MASK_WMAC_RATE_IDX_8812F) << BIT_SHIFT_WMAC_RATE_IDX_8812F) +#define BITS_WMAC_RATE_IDX_8812F \ + (BIT_MASK_WMAC_RATE_IDX_8812F << BIT_SHIFT_WMAC_RATE_IDX_8812F) +#define BIT_CLEAR_WMAC_RATE_IDX_8812F(x) ((x) & (~BITS_WMAC_RATE_IDX_8812F)) +#define BIT_GET_WMAC_RATE_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8812F) & BIT_MASK_WMAC_RATE_IDX_8812F) +#define BIT_SET_WMAC_RATE_IDX_8812F(x, v) \ + (BIT_CLEAR_WMAC_RATE_IDX_8812F(x) | BIT_WMAC_RATE_IDX_8812F(v)) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8812F 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8812F 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8812F(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8812F) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8812F) +#define BITS_WMAC_PLCP_RDSIG_8812F \ + (BIT_MASK_WMAC_PLCP_RDSIG_8812F << BIT_SHIFT_WMAC_PLCP_RDSIG_8812F) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8812F(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8812F)) +#define BIT_GET_WMAC_PLCP_RDSIG_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8812F) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8812F) +#define BIT_SET_WMAC_PLCP_RDSIG_8812F(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8812F(x) | BIT_WMAC_PLCP_RDSIG_8812F(v)) + +/* 2 REG_WMAC_PLCP_MONITOR_MUTX_8812F */ +#define BIT_WMAC_MUTX_IDX_8812F BIT(24) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8812F 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8812F 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8812F(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8812F) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8812F) +#define BITS_WMAC_PLCP_RDSIG_8812F \ + (BIT_MASK_WMAC_PLCP_RDSIG_8812F << BIT_SHIFT_WMAC_PLCP_RDSIG_8812F) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8812F(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8812F)) +#define BIT_GET_WMAC_PLCP_RDSIG_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8812F) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8812F) +#define BIT_SET_WMAC_PLCP_RDSIG_8812F(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8812F(x) | BIT_WMAC_PLCP_RDSIG_8812F(v)) + +/* 2 REG_WMAC_CSIDMA_CFG_8812F */ + +#define BIT_SHIFT_CSI_SEG_SIZE_8812F 16 +#define BIT_MASK_CSI_SEG_SIZE_8812F 0xfff +#define BIT_CSI_SEG_SIZE_8812F(x) \ + (((x) & BIT_MASK_CSI_SEG_SIZE_8812F) << BIT_SHIFT_CSI_SEG_SIZE_8812F) +#define BITS_CSI_SEG_SIZE_8812F \ + (BIT_MASK_CSI_SEG_SIZE_8812F << BIT_SHIFT_CSI_SEG_SIZE_8812F) +#define BIT_CLEAR_CSI_SEG_SIZE_8812F(x) ((x) & (~BITS_CSI_SEG_SIZE_8812F)) +#define BIT_GET_CSI_SEG_SIZE_8812F(x) \ + (((x) >> BIT_SHIFT_CSI_SEG_SIZE_8812F) & BIT_MASK_CSI_SEG_SIZE_8812F) +#define BIT_SET_CSI_SEG_SIZE_8812F(x, v) \ + (BIT_CLEAR_CSI_SEG_SIZE_8812F(x) | BIT_CSI_SEG_SIZE_8812F(v)) + +#define BIT_SHIFT_CSI_START_PAGE_8812F 0 +#define BIT_MASK_CSI_START_PAGE_8812F 0xfff +#define BIT_CSI_START_PAGE_8812F(x) \ + (((x) & BIT_MASK_CSI_START_PAGE_8812F) \ + << BIT_SHIFT_CSI_START_PAGE_8812F) +#define BITS_CSI_START_PAGE_8812F \ + (BIT_MASK_CSI_START_PAGE_8812F << BIT_SHIFT_CSI_START_PAGE_8812F) +#define BIT_CLEAR_CSI_START_PAGE_8812F(x) ((x) & (~BITS_CSI_START_PAGE_8812F)) +#define BIT_GET_CSI_START_PAGE_8812F(x) \ + (((x) >> BIT_SHIFT_CSI_START_PAGE_8812F) & \ + BIT_MASK_CSI_START_PAGE_8812F) +#define BIT_SET_CSI_START_PAGE_8812F(x, v) \ + (BIT_CLEAR_CSI_START_PAGE_8812F(x) | BIT_CSI_START_PAGE_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_0_8812F (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_V1_8812F 0 +#define BIT_MASK_TA0_V1_8812F 0xffffffffL +#define BIT_TA0_V1_8812F(x) \ + (((x) & BIT_MASK_TA0_V1_8812F) << BIT_SHIFT_TA0_V1_8812F) +#define BITS_TA0_V1_8812F (BIT_MASK_TA0_V1_8812F << BIT_SHIFT_TA0_V1_8812F) +#define BIT_CLEAR_TA0_V1_8812F(x) ((x) & (~BITS_TA0_V1_8812F)) +#define BIT_GET_TA0_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA0_V1_8812F) & BIT_MASK_TA0_V1_8812F) +#define BIT_SET_TA0_V1_8812F(x, v) \ + (BIT_CLEAR_TA0_V1_8812F(x) | BIT_TA0_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_0_H_8812F (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_H_V1_8812F 0 +#define BIT_MASK_TA0_H_V1_8812F 0xffff +#define BIT_TA0_H_V1_8812F(x) \ + (((x) & BIT_MASK_TA0_H_V1_8812F) << BIT_SHIFT_TA0_H_V1_8812F) +#define BITS_TA0_H_V1_8812F \ + (BIT_MASK_TA0_H_V1_8812F << BIT_SHIFT_TA0_H_V1_8812F) +#define BIT_CLEAR_TA0_H_V1_8812F(x) ((x) & (~BITS_TA0_H_V1_8812F)) +#define BIT_GET_TA0_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA0_H_V1_8812F) & BIT_MASK_TA0_H_V1_8812F) +#define BIT_SET_TA0_H_V1_8812F(x, v) \ + (BIT_CLEAR_TA0_H_V1_8812F(x) | BIT_TA0_H_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_8812F (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_V1_8812F 0 +#define BIT_MASK_TA1_V1_8812F 0xffffffffL +#define BIT_TA1_V1_8812F(x) \ + (((x) & BIT_MASK_TA1_V1_8812F) << BIT_SHIFT_TA1_V1_8812F) +#define BITS_TA1_V1_8812F (BIT_MASK_TA1_V1_8812F << BIT_SHIFT_TA1_V1_8812F) +#define BIT_CLEAR_TA1_V1_8812F(x) ((x) & (~BITS_TA1_V1_8812F)) +#define BIT_GET_TA1_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA1_V1_8812F) & BIT_MASK_TA1_V1_8812F) +#define BIT_SET_TA1_V1_8812F(x, v) \ + (BIT_CLEAR_TA1_V1_8812F(x) | BIT_TA1_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_H_8812F (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_H_V1_8812F 0 +#define BIT_MASK_TA1_H_V1_8812F 0xffff +#define BIT_TA1_H_V1_8812F(x) \ + (((x) & BIT_MASK_TA1_H_V1_8812F) << BIT_SHIFT_TA1_H_V1_8812F) +#define BITS_TA1_H_V1_8812F \ + (BIT_MASK_TA1_H_V1_8812F << BIT_SHIFT_TA1_H_V1_8812F) +#define BIT_CLEAR_TA1_H_V1_8812F(x) ((x) & (~BITS_TA1_H_V1_8812F)) +#define BIT_GET_TA1_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA1_H_V1_8812F) & BIT_MASK_TA1_H_V1_8812F) +#define BIT_SET_TA1_H_V1_8812F(x, v) \ + (BIT_CLEAR_TA1_H_V1_8812F(x) | BIT_TA1_H_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_8812F (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_V1_8812F 0 +#define BIT_MASK_TA2_V1_8812F 0xffffffffL +#define BIT_TA2_V1_8812F(x) \ + (((x) & BIT_MASK_TA2_V1_8812F) << BIT_SHIFT_TA2_V1_8812F) +#define BITS_TA2_V1_8812F (BIT_MASK_TA2_V1_8812F << BIT_SHIFT_TA2_V1_8812F) +#define BIT_CLEAR_TA2_V1_8812F(x) ((x) & (~BITS_TA2_V1_8812F)) +#define BIT_GET_TA2_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA2_V1_8812F) & BIT_MASK_TA2_V1_8812F) +#define BIT_SET_TA2_V1_8812F(x, v) \ + (BIT_CLEAR_TA2_V1_8812F(x) | BIT_TA2_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_H_8812F (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_H_V1_8812F 0 +#define BIT_MASK_TA2_H_V1_8812F 0xffff +#define BIT_TA2_H_V1_8812F(x) \ + (((x) & BIT_MASK_TA2_H_V1_8812F) << BIT_SHIFT_TA2_H_V1_8812F) +#define BITS_TA2_H_V1_8812F \ + (BIT_MASK_TA2_H_V1_8812F << BIT_SHIFT_TA2_H_V1_8812F) +#define BIT_CLEAR_TA2_H_V1_8812F(x) ((x) & (~BITS_TA2_H_V1_8812F)) +#define BIT_GET_TA2_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA2_H_V1_8812F) & BIT_MASK_TA2_H_V1_8812F) +#define BIT_SET_TA2_H_V1_8812F(x, v) \ + (BIT_CLEAR_TA2_H_V1_8812F(x) | BIT_TA2_H_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_8812F (TA3 REGISTER) */ + +#define BIT_SHIFT_TA2_V1_8812F 0 +#define BIT_MASK_TA2_V1_8812F 0xffffffffL +#define BIT_TA2_V1_8812F(x) \ + (((x) & BIT_MASK_TA2_V1_8812F) << BIT_SHIFT_TA2_V1_8812F) +#define BITS_TA2_V1_8812F (BIT_MASK_TA2_V1_8812F << BIT_SHIFT_TA2_V1_8812F) +#define BIT_CLEAR_TA2_V1_8812F(x) ((x) & (~BITS_TA2_V1_8812F)) +#define BIT_GET_TA2_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA2_V1_8812F) & BIT_MASK_TA2_V1_8812F) +#define BIT_SET_TA2_V1_8812F(x, v) \ + (BIT_CLEAR_TA2_V1_8812F(x) | BIT_TA2_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_H_8812F (TA3 REGISTER) */ + +#define BIT_SHIFT_TA3_H_V1_8812F 0 +#define BIT_MASK_TA3_H_V1_8812F 0xffff +#define BIT_TA3_H_V1_8812F(x) \ + (((x) & BIT_MASK_TA3_H_V1_8812F) << BIT_SHIFT_TA3_H_V1_8812F) +#define BITS_TA3_H_V1_8812F \ + (BIT_MASK_TA3_H_V1_8812F << BIT_SHIFT_TA3_H_V1_8812F) +#define BIT_CLEAR_TA3_H_V1_8812F(x) ((x) & (~BITS_TA3_H_V1_8812F)) +#define BIT_GET_TA3_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA3_H_V1_8812F) & BIT_MASK_TA3_H_V1_8812F) +#define BIT_SET_TA3_H_V1_8812F(x, v) \ + (BIT_CLEAR_TA3_H_V1_8812F(x) | BIT_TA3_H_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_8812F (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_V1_8812F 0 +#define BIT_MASK_TA4_V1_8812F 0xffffffffL +#define BIT_TA4_V1_8812F(x) \ + (((x) & BIT_MASK_TA4_V1_8812F) << BIT_SHIFT_TA4_V1_8812F) +#define BITS_TA4_V1_8812F (BIT_MASK_TA4_V1_8812F << BIT_SHIFT_TA4_V1_8812F) +#define BIT_CLEAR_TA4_V1_8812F(x) ((x) & (~BITS_TA4_V1_8812F)) +#define BIT_GET_TA4_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA4_V1_8812F) & BIT_MASK_TA4_V1_8812F) +#define BIT_SET_TA4_V1_8812F(x, v) \ + (BIT_CLEAR_TA4_V1_8812F(x) | BIT_TA4_V1_8812F(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_H_8812F (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_H_V1_8812F 0 +#define BIT_MASK_TA4_H_V1_8812F 0xffff +#define BIT_TA4_H_V1_8812F(x) \ + (((x) & BIT_MASK_TA4_H_V1_8812F) << BIT_SHIFT_TA4_H_V1_8812F) +#define BITS_TA4_H_V1_8812F \ + (BIT_MASK_TA4_H_V1_8812F << BIT_SHIFT_TA4_H_V1_8812F) +#define BIT_CLEAR_TA4_H_V1_8812F(x) ((x) & (~BITS_TA4_H_V1_8812F)) +#define BIT_GET_TA4_H_V1_8812F(x) \ + (((x) >> BIT_SHIFT_TA4_H_V1_8812F) & BIT_MASK_TA4_H_V1_8812F) +#define BIT_SET_TA4_H_V1_8812F(x, v) \ + (BIT_CLEAR_TA4_H_V1_8812F(x) | BIT_TA4_H_V1_8812F(v)) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_SND_AID12_8812F */ + +#define BIT_SHIFT_USERID_SEL_8812F 12 +#define BIT_MASK_USERID_SEL_8812F 0x7 +#define BIT_USERID_SEL_8812F(x) \ + (((x) & BIT_MASK_USERID_SEL_8812F) << BIT_SHIFT_USERID_SEL_8812F) +#define BITS_USERID_SEL_8812F \ + (BIT_MASK_USERID_SEL_8812F << BIT_SHIFT_USERID_SEL_8812F) +#define BIT_CLEAR_USERID_SEL_8812F(x) ((x) & (~BITS_USERID_SEL_8812F)) +#define BIT_GET_USERID_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_USERID_SEL_8812F) & BIT_MASK_USERID_SEL_8812F) +#define BIT_SET_USERID_SEL_8812F(x, v) \ + (BIT_CLEAR_USERID_SEL_8812F(x) | BIT_USERID_SEL_8812F(v)) + +#define BIT_SHIFT_USERID_AID12_8812F 0 +#define BIT_MASK_USERID_AID12_8812F 0xfff +#define BIT_USERID_AID12_8812F(x) \ + (((x) & BIT_MASK_USERID_AID12_8812F) << BIT_SHIFT_USERID_AID12_8812F) +#define BITS_USERID_AID12_8812F \ + (BIT_MASK_USERID_AID12_8812F << BIT_SHIFT_USERID_AID12_8812F) +#define BIT_CLEAR_USERID_AID12_8812F(x) ((x) & (~BITS_USERID_AID12_8812F)) +#define BIT_GET_USERID_AID12_8812F(x) \ + (((x) >> BIT_SHIFT_USERID_AID12_8812F) & BIT_MASK_USERID_AID12_8812F) +#define BIT_SET_USERID_AID12_8812F(x, v) \ + (BIT_CLEAR_USERID_AID12_8812F(x) | BIT_USERID_AID12_8812F(v)) + +/* 2 REG_SND_PKT_INFO_8812F */ +#define BIT_SND_FROM_DS_8812F BIT(7) +#define BIT_SND_TO_DS_8812F BIT(6) + +#define BIT_SHIFT_SND_TOKEN_8812F 0 +#define BIT_MASK_SND_TOKEN_8812F 0x3f +#define BIT_SND_TOKEN_8812F(x) \ + (((x) & BIT_MASK_SND_TOKEN_8812F) << BIT_SHIFT_SND_TOKEN_8812F) +#define BITS_SND_TOKEN_8812F \ + (BIT_MASK_SND_TOKEN_8812F << BIT_SHIFT_SND_TOKEN_8812F) +#define BIT_CLEAR_SND_TOKEN_8812F(x) ((x) & (~BITS_SND_TOKEN_8812F)) +#define BIT_GET_SND_TOKEN_8812F(x) \ + (((x) >> BIT_SHIFT_SND_TOKEN_8812F) & BIT_MASK_SND_TOKEN_8812F) +#define BIT_SET_SND_TOKEN_8812F(x, v) \ + (BIT_CLEAR_SND_TOKEN_8812F(x) | BIT_SND_TOKEN_8812F(v)) + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_RSVD_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_MACID1_8812F */ + +#define BIT_SHIFT_MACID1_0_8812F 0 +#define BIT_MASK_MACID1_0_8812F 0xffffffffL +#define BIT_MACID1_0_8812F(x) \ + (((x) & BIT_MASK_MACID1_0_8812F) << BIT_SHIFT_MACID1_0_8812F) +#define BITS_MACID1_0_8812F \ + (BIT_MASK_MACID1_0_8812F << BIT_SHIFT_MACID1_0_8812F) +#define BIT_CLEAR_MACID1_0_8812F(x) ((x) & (~BITS_MACID1_0_8812F)) +#define BIT_GET_MACID1_0_8812F(x) \ + (((x) >> BIT_SHIFT_MACID1_0_8812F) & BIT_MASK_MACID1_0_8812F) +#define BIT_SET_MACID1_0_8812F(x, v) \ + (BIT_CLEAR_MACID1_0_8812F(x) | BIT_MACID1_0_8812F(v)) + +/* 2 REG_MACID1_1_8812F */ + +#define BIT_SHIFT_MACID1_1_8812F 0 +#define BIT_MASK_MACID1_1_8812F 0xffff +#define BIT_MACID1_1_8812F(x) \ + (((x) & BIT_MASK_MACID1_1_8812F) << BIT_SHIFT_MACID1_1_8812F) +#define BITS_MACID1_1_8812F \ + (BIT_MASK_MACID1_1_8812F << BIT_SHIFT_MACID1_1_8812F) +#define BIT_CLEAR_MACID1_1_8812F(x) ((x) & (~BITS_MACID1_1_8812F)) +#define BIT_GET_MACID1_1_8812F(x) \ + (((x) >> BIT_SHIFT_MACID1_1_8812F) & BIT_MASK_MACID1_1_8812F) +#define BIT_SET_MACID1_1_8812F(x, v) \ + (BIT_CLEAR_MACID1_1_8812F(x) | BIT_MACID1_1_8812F(v)) + +/* 2 REG_BSSID1_8812F */ + +#define BIT_SHIFT_BSSID1_0_8812F 0 +#define BIT_MASK_BSSID1_0_8812F 0xffffffffL +#define BIT_BSSID1_0_8812F(x) \ + (((x) & BIT_MASK_BSSID1_0_8812F) << BIT_SHIFT_BSSID1_0_8812F) +#define BITS_BSSID1_0_8812F \ + (BIT_MASK_BSSID1_0_8812F << BIT_SHIFT_BSSID1_0_8812F) +#define BIT_CLEAR_BSSID1_0_8812F(x) ((x) & (~BITS_BSSID1_0_8812F)) +#define BIT_GET_BSSID1_0_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID1_0_8812F) & BIT_MASK_BSSID1_0_8812F) +#define BIT_SET_BSSID1_0_8812F(x, v) \ + (BIT_CLEAR_BSSID1_0_8812F(x) | BIT_BSSID1_0_8812F(v)) + +/* 2 REG_BSSID1_1_8812F */ + +#define BIT_SHIFT_BSSID1_1_8812F 0 +#define BIT_MASK_BSSID1_1_8812F 0xffff +#define BIT_BSSID1_1_8812F(x) \ + (((x) & BIT_MASK_BSSID1_1_8812F) << BIT_SHIFT_BSSID1_1_8812F) +#define BITS_BSSID1_1_8812F \ + (BIT_MASK_BSSID1_1_8812F << BIT_SHIFT_BSSID1_1_8812F) +#define BIT_CLEAR_BSSID1_1_8812F(x) ((x) & (~BITS_BSSID1_1_8812F)) +#define BIT_GET_BSSID1_1_8812F(x) \ + (((x) >> BIT_SHIFT_BSSID1_1_8812F) & BIT_MASK_BSSID1_1_8812F) +#define BIT_SET_BSSID1_1_8812F(x, v) \ + (BIT_CLEAR_BSSID1_1_8812F(x) | BIT_BSSID1_1_8812F(v)) + +/* 2 REG_BCN_PSR_RPT1_8812F */ + +#define BIT_SHIFT_DTIM_CNT1_8812F 24 +#define BIT_MASK_DTIM_CNT1_8812F 0xff +#define BIT_DTIM_CNT1_8812F(x) \ + (((x) & BIT_MASK_DTIM_CNT1_8812F) << BIT_SHIFT_DTIM_CNT1_8812F) +#define BITS_DTIM_CNT1_8812F \ + (BIT_MASK_DTIM_CNT1_8812F << BIT_SHIFT_DTIM_CNT1_8812F) +#define BIT_CLEAR_DTIM_CNT1_8812F(x) ((x) & (~BITS_DTIM_CNT1_8812F)) +#define BIT_GET_DTIM_CNT1_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT1_8812F) & BIT_MASK_DTIM_CNT1_8812F) +#define BIT_SET_DTIM_CNT1_8812F(x, v) \ + (BIT_CLEAR_DTIM_CNT1_8812F(x) | BIT_DTIM_CNT1_8812F(v)) + +#define BIT_SHIFT_DTIM_PERIOD1_8812F 16 +#define BIT_MASK_DTIM_PERIOD1_8812F 0xff +#define BIT_DTIM_PERIOD1_8812F(x) \ + (((x) & BIT_MASK_DTIM_PERIOD1_8812F) << BIT_SHIFT_DTIM_PERIOD1_8812F) +#define BITS_DTIM_PERIOD1_8812F \ + (BIT_MASK_DTIM_PERIOD1_8812F << BIT_SHIFT_DTIM_PERIOD1_8812F) +#define BIT_CLEAR_DTIM_PERIOD1_8812F(x) ((x) & (~BITS_DTIM_PERIOD1_8812F)) +#define BIT_GET_DTIM_PERIOD1_8812F(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD1_8812F) & BIT_MASK_DTIM_PERIOD1_8812F) +#define BIT_SET_DTIM_PERIOD1_8812F(x, v) \ + (BIT_CLEAR_DTIM_PERIOD1_8812F(x) | BIT_DTIM_PERIOD1_8812F(v)) + +#define BIT_DTIM1_8812F BIT(15) +#define BIT_TIM1_8812F BIT(14) +#define BIT_BCN_VALID_V2_8812F BIT(13) + +#define BIT_SHIFT_PS_AID_1_8812F 0 +#define BIT_MASK_PS_AID_1_8812F 0x7ff +#define BIT_PS_AID_1_8812F(x) \ + (((x) & BIT_MASK_PS_AID_1_8812F) << BIT_SHIFT_PS_AID_1_8812F) +#define BITS_PS_AID_1_8812F \ + (BIT_MASK_PS_AID_1_8812F << BIT_SHIFT_PS_AID_1_8812F) +#define BIT_CLEAR_PS_AID_1_8812F(x) ((x) & (~BITS_PS_AID_1_8812F)) +#define BIT_GET_PS_AID_1_8812F(x) \ + (((x) >> BIT_SHIFT_PS_AID_1_8812F) & BIT_MASK_PS_AID_1_8812F) +#define BIT_SET_PS_AID_1_8812F(x, v) \ + (BIT_CLEAR_PS_AID_1_8812F(x) | BIT_PS_AID_1_8812F(v)) + +/* 2 REG_ASSOCIATED_BFMEE_SEL_8812F */ +#define BIT_TXUSER_ID1_8812F BIT(25) + +#define BIT_SHIFT_AID1_8812F 16 +#define BIT_MASK_AID1_8812F 0x1ff +#define BIT_AID1_8812F(x) (((x) & BIT_MASK_AID1_8812F) << BIT_SHIFT_AID1_8812F) +#define BITS_AID1_8812F (BIT_MASK_AID1_8812F << BIT_SHIFT_AID1_8812F) +#define BIT_CLEAR_AID1_8812F(x) ((x) & (~BITS_AID1_8812F)) +#define BIT_GET_AID1_8812F(x) \ + (((x) >> BIT_SHIFT_AID1_8812F) & BIT_MASK_AID1_8812F) +#define BIT_SET_AID1_8812F(x, v) (BIT_CLEAR_AID1_8812F(x) | BIT_AID1_8812F(v)) + +#define BIT_TXUSER_ID0_8812F BIT(9) + +#define BIT_SHIFT_AID0_8812F 0 +#define BIT_MASK_AID0_8812F 0x1ff +#define BIT_AID0_8812F(x) (((x) & BIT_MASK_AID0_8812F) << BIT_SHIFT_AID0_8812F) +#define BITS_AID0_8812F (BIT_MASK_AID0_8812F << BIT_SHIFT_AID0_8812F) +#define BIT_CLEAR_AID0_8812F(x) ((x) & (~BITS_AID0_8812F)) +#define BIT_GET_AID0_8812F(x) \ + (((x) >> BIT_SHIFT_AID0_8812F) & BIT_MASK_AID0_8812F) +#define BIT_SET_AID0_8812F(x, v) (BIT_CLEAR_AID0_8812F(x) | BIT_AID0_8812F(v)) + +/* 2 REG_SND_PTCL_CTRL_8812F */ + +#define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8812F 24 +#define BIT_MASK_NDP_RX_STANDBY_TIMER_8812F 0xff +#define BIT_NDP_RX_STANDBY_TIMER_8812F(x) \ + (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8812F) \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8812F) +#define BITS_NDP_RX_STANDBY_TIMER_8812F \ + (BIT_MASK_NDP_RX_STANDBY_TIMER_8812F \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8812F) +#define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8812F(x) \ + ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8812F)) +#define BIT_GET_NDP_RX_STANDBY_TIMER_8812F(x) \ + (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8812F) & \ + BIT_MASK_NDP_RX_STANDBY_TIMER_8812F) +#define BIT_SET_NDP_RX_STANDBY_TIMER_8812F(x, v) \ + (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8812F(x) | \ + BIT_NDP_RX_STANDBY_TIMER_8812F(v)) + +#define BIT_R_WMAC_CHK_RPTPOLL_A2_DIS_8812F BIT(23) +#define BIT_R_WMAC_CHK_UCNDPA_A2_DIS_8812F BIT(22) + +#define BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8812F 16 +#define BIT_MASK_CSI_RPT_OFFSET_HT_V1_8812F 0x3f +#define BIT_CSI_RPT_OFFSET_HT_V1_8812F(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_V1_8812F) \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8812F) +#define BITS_CSI_RPT_OFFSET_HT_V1_8812F \ + (BIT_MASK_CSI_RPT_OFFSET_HT_V1_8812F \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8812F) +#define BIT_CLEAR_CSI_RPT_OFFSET_HT_V1_8812F(x) \ + ((x) & (~BITS_CSI_RPT_OFFSET_HT_V1_8812F)) +#define BIT_GET_CSI_RPT_OFFSET_HT_V1_8812F(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8812F) & \ + BIT_MASK_CSI_RPT_OFFSET_HT_V1_8812F) +#define BIT_SET_CSI_RPT_OFFSET_HT_V1_8812F(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_HT_V1_8812F(x) | \ + BIT_CSI_RPT_OFFSET_HT_V1_8812F(v)) + +#define BIT_R_WMAC_OFFSET_RPTPOLL_EN_8812F BIT(15) +#define BIT_R_WMAC_CSI_CHKSUM_DIS_8812F BIT(14) + +#define BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8812F 8 +#define BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8812F 0x3f +#define BIT_R_WMAC_VHT_CATEGORY_V1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8812F) \ + << BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8812F) +#define BITS_R_WMAC_VHT_CATEGORY_V1_8812F \ + (BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8812F \ + << BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8812F) +#define BIT_CLEAR_R_WMAC_VHT_CATEGORY_V1_8812F(x) \ + ((x) & (~BITS_R_WMAC_VHT_CATEGORY_V1_8812F)) +#define BIT_GET_R_WMAC_VHT_CATEGORY_V1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8812F) & \ + BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8812F) +#define BIT_SET_R_WMAC_VHT_CATEGORY_V1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_VHT_CATEGORY_V1_8812F(x) | \ + BIT_R_WMAC_VHT_CATEGORY_V1_8812F(v)) + +#define BIT_R_WMAC_USE_NSTS_8812F BIT(7) +#define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8812F BIT(6) +#define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8812F BIT(5) +#define BIT_R_WMAC_BFPARAM_SEL_8812F BIT(4) +#define BIT_R_WMAC_CSISEQ_SEL_8812F BIT(3) +#define BIT_R_WMAC_CSI_WITHHTC_EN_8812F BIT(2) +#define BIT_R_WMAC_HT_NDPA_EN_8812F BIT(1) +#define BIT_R_WMAC_VHT_NDPA_EN_8812F BIT(0) + +/* 2 REG_RX_CSI_RPT_INFO_8812F */ +#define BIT_WRITE_ENABLE_8812F BIT(31) +#define BIT_WMAC_CHECK_SOUNDING_SEQ_8812F BIT(30) + +#define BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8812F 1 +#define BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8812F 0xffffff +#define BIT_VHTHT_MIMO_CTRL_FIELD_8812F(x) \ + (((x) & BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8812F) \ + << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8812F) +#define BITS_VHTHT_MIMO_CTRL_FIELD_8812F \ + (BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8812F \ + << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8812F) +#define BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8812F(x) \ + ((x) & (~BITS_VHTHT_MIMO_CTRL_FIELD_8812F)) +#define BIT_GET_VHTHT_MIMO_CTRL_FIELD_8812F(x) \ + (((x) >> BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8812F) & \ + BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8812F) +#define BIT_SET_VHTHT_MIMO_CTRL_FIELD_8812F(x, v) \ + (BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8812F(x) | \ + BIT_VHTHT_MIMO_CTRL_FIELD_8812F(v)) + +#define BIT_CSI_INTERRUPT_STATUS_8812F BIT(0) + +/* 2 REG_NS_ARP_CTRL_8812F */ +#define BIT_R_WMAC_NSARP_RSPEN_8812F BIT(15) +#define BIT_R_WMAC_NSARP_RARP_8812F BIT(9) +#define BIT_R_WMAC_NSARP_RIPV6_8812F BIT(8) + +#define BIT_SHIFT_R_WMAC_NSARP_MODEN_8812F 6 +#define BIT_MASK_R_WMAC_NSARP_MODEN_8812F 0x3 +#define BIT_R_WMAC_NSARP_MODEN_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_MODEN_8812F) \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8812F) +#define BITS_R_WMAC_NSARP_MODEN_8812F \ + (BIT_MASK_R_WMAC_NSARP_MODEN_8812F \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8812F) +#define BIT_CLEAR_R_WMAC_NSARP_MODEN_8812F(x) \ + ((x) & (~BITS_R_WMAC_NSARP_MODEN_8812F)) +#define BIT_GET_R_WMAC_NSARP_MODEN_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN_8812F) & \ + BIT_MASK_R_WMAC_NSARP_MODEN_8812F) +#define BIT_SET_R_WMAC_NSARP_MODEN_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_MODEN_8812F(x) | \ + BIT_R_WMAC_NSARP_MODEN_8812F(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8812F 4 +#define BIT_MASK_R_WMAC_NSARP_RSPFTP_8812F 0x3 +#define BIT_R_WMAC_NSARP_RSPFTP_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP_8812F) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8812F) +#define BITS_R_WMAC_NSARP_RSPFTP_8812F \ + (BIT_MASK_R_WMAC_NSARP_RSPFTP_8812F \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8812F) +#define BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8812F(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPFTP_8812F)) +#define BIT_GET_R_WMAC_NSARP_RSPFTP_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8812F) & \ + BIT_MASK_R_WMAC_NSARP_RSPFTP_8812F) +#define BIT_SET_R_WMAC_NSARP_RSPFTP_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8812F(x) | \ + BIT_R_WMAC_NSARP_RSPFTP_8812F(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8812F 0 +#define BIT_MASK_R_WMAC_NSARP_RSPSEC_8812F 0xf +#define BIT_R_WMAC_NSARP_RSPSEC_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC_8812F) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8812F) +#define BITS_R_WMAC_NSARP_RSPSEC_8812F \ + (BIT_MASK_R_WMAC_NSARP_RSPSEC_8812F \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8812F) +#define BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8812F(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPSEC_8812F)) +#define BIT_GET_R_WMAC_NSARP_RSPSEC_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8812F) & \ + BIT_MASK_R_WMAC_NSARP_RSPSEC_8812F) +#define BIT_SET_R_WMAC_NSARP_RSPSEC_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8812F(x) | \ + BIT_R_WMAC_NSARP_RSPSEC_8812F(v)) + +/* 2 REG_NS_ARP_INFO_8812F */ +#define BIT_REQ_IS_MCNS_8812F BIT(23) +#define BIT_REQ_IS_UCNS_8812F BIT(22) +#define BIT_REQ_IS_USNS_8812F BIT(21) +#define BIT_REQ_IS_ARP_8812F BIT(20) +#define BIT_EXPRSP_MH_WITHQC_8812F BIT(19) + +#define BIT_SHIFT_EXPRSP_SECTYPE_8812F 16 +#define BIT_MASK_EXPRSP_SECTYPE_8812F 0x7 +#define BIT_EXPRSP_SECTYPE_8812F(x) \ + (((x) & BIT_MASK_EXPRSP_SECTYPE_8812F) \ + << BIT_SHIFT_EXPRSP_SECTYPE_8812F) +#define BITS_EXPRSP_SECTYPE_8812F \ + (BIT_MASK_EXPRSP_SECTYPE_8812F << BIT_SHIFT_EXPRSP_SECTYPE_8812F) +#define BIT_CLEAR_EXPRSP_SECTYPE_8812F(x) ((x) & (~BITS_EXPRSP_SECTYPE_8812F)) +#define BIT_GET_EXPRSP_SECTYPE_8812F(x) \ + (((x) >> BIT_SHIFT_EXPRSP_SECTYPE_8812F) & \ + BIT_MASK_EXPRSP_SECTYPE_8812F) +#define BIT_SET_EXPRSP_SECTYPE_8812F(x, v) \ + (BIT_CLEAR_EXPRSP_SECTYPE_8812F(x) | BIT_EXPRSP_SECTYPE_8812F(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8812F 8 +#define BIT_MASK_EXPRSP_CHKSM_7_TO_0_8812F 0xff +#define BIT_EXPRSP_CHKSM_7_TO_0_8812F(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0_8812F) \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8812F) +#define BITS_EXPRSP_CHKSM_7_TO_0_8812F \ + (BIT_MASK_EXPRSP_CHKSM_7_TO_0_8812F \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8812F) +#define BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8812F(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_7_TO_0_8812F)) +#define BIT_GET_EXPRSP_CHKSM_7_TO_0_8812F(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8812F) & \ + BIT_MASK_EXPRSP_CHKSM_7_TO_0_8812F) +#define BIT_SET_EXPRSP_CHKSM_7_TO_0_8812F(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8812F(x) | \ + BIT_EXPRSP_CHKSM_7_TO_0_8812F(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8812F 0 +#define BIT_MASK_EXPRSP_CHKSM_15_TO_8_8812F 0xff +#define BIT_EXPRSP_CHKSM_15_TO_8_8812F(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8_8812F) \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8812F) +#define BITS_EXPRSP_CHKSM_15_TO_8_8812F \ + (BIT_MASK_EXPRSP_CHKSM_15_TO_8_8812F \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8812F) +#define BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8812F(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_15_TO_8_8812F)) +#define BIT_GET_EXPRSP_CHKSM_15_TO_8_8812F(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8812F) & \ + BIT_MASK_EXPRSP_CHKSM_15_TO_8_8812F) +#define BIT_SET_EXPRSP_CHKSM_15_TO_8_8812F(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8812F(x) | \ + BIT_EXPRSP_CHKSM_15_TO_8_8812F(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_V1_8812F */ + +#define BIT_SHIFT_WMAC_ARPIP_8812F 0 +#define BIT_MASK_WMAC_ARPIP_8812F 0xffffffffL +#define BIT_WMAC_ARPIP_8812F(x) \ + (((x) & BIT_MASK_WMAC_ARPIP_8812F) << BIT_SHIFT_WMAC_ARPIP_8812F) +#define BITS_WMAC_ARPIP_8812F \ + (BIT_MASK_WMAC_ARPIP_8812F << BIT_SHIFT_WMAC_ARPIP_8812F) +#define BIT_CLEAR_WMAC_ARPIP_8812F(x) ((x) & (~BITS_WMAC_ARPIP_8812F)) +#define BIT_GET_WMAC_ARPIP_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_ARPIP_8812F) & BIT_MASK_WMAC_ARPIP_8812F) +#define BIT_SET_WMAC_ARPIP_8812F(x, v) \ + (BIT_CLEAR_WMAC_ARPIP_8812F(x) | BIT_WMAC_ARPIP_8812F(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_8812F */ + +#define BIT_SHIFT_UPD_BFMEE_USERID_8812F 13 +#define BIT_MASK_UPD_BFMEE_USERID_8812F 0x7 +#define BIT_UPD_BFMEE_USERID_8812F(x) \ + (((x) & BIT_MASK_UPD_BFMEE_USERID_8812F) \ + << BIT_SHIFT_UPD_BFMEE_USERID_8812F) +#define BITS_UPD_BFMEE_USERID_8812F \ + (BIT_MASK_UPD_BFMEE_USERID_8812F << BIT_SHIFT_UPD_BFMEE_USERID_8812F) +#define BIT_CLEAR_UPD_BFMEE_USERID_8812F(x) \ + ((x) & (~BITS_UPD_BFMEE_USERID_8812F)) +#define BIT_GET_UPD_BFMEE_USERID_8812F(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_USERID_8812F) & \ + BIT_MASK_UPD_BFMEE_USERID_8812F) +#define BIT_SET_UPD_BFMEE_USERID_8812F(x, v) \ + (BIT_CLEAR_UPD_BFMEE_USERID_8812F(x) | BIT_UPD_BFMEE_USERID_8812F(v)) + +#define BIT_UPD_BFMEE_FBTP_8812F BIT(12) + +#define BIT_SHIFT_UPD_BFMEE_BW_8812F 0 +#define BIT_MASK_UPD_BFMEE_BW_8812F 0xfff +#define BIT_UPD_BFMEE_BW_8812F(x) \ + (((x) & BIT_MASK_UPD_BFMEE_BW_8812F) << BIT_SHIFT_UPD_BFMEE_BW_8812F) +#define BITS_UPD_BFMEE_BW_8812F \ + (BIT_MASK_UPD_BFMEE_BW_8812F << BIT_SHIFT_UPD_BFMEE_BW_8812F) +#define BIT_CLEAR_UPD_BFMEE_BW_8812F(x) ((x) & (~BITS_UPD_BFMEE_BW_8812F)) +#define BIT_GET_UPD_BFMEE_BW_8812F(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_BW_8812F) & BIT_MASK_UPD_BFMEE_BW_8812F) +#define BIT_SET_UPD_BFMEE_BW_8812F(x, v) \ + (BIT_CLEAR_UPD_BFMEE_BW_8812F(x) | BIT_UPD_BFMEE_BW_8812F(v)) + +#define BIT_SHIFT_UPD_BFMEE_CB_8812F 8 +#define BIT_MASK_UPD_BFMEE_CB_8812F 0x3 +#define BIT_UPD_BFMEE_CB_8812F(x) \ + (((x) & BIT_MASK_UPD_BFMEE_CB_8812F) << BIT_SHIFT_UPD_BFMEE_CB_8812F) +#define BITS_UPD_BFMEE_CB_8812F \ + (BIT_MASK_UPD_BFMEE_CB_8812F << BIT_SHIFT_UPD_BFMEE_CB_8812F) +#define BIT_CLEAR_UPD_BFMEE_CB_8812F(x) ((x) & (~BITS_UPD_BFMEE_CB_8812F)) +#define BIT_GET_UPD_BFMEE_CB_8812F(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_CB_8812F) & BIT_MASK_UPD_BFMEE_CB_8812F) +#define BIT_SET_UPD_BFMEE_CB_8812F(x, v) \ + (BIT_CLEAR_UPD_BFMEE_CB_8812F(x) | BIT_UPD_BFMEE_CB_8812F(v)) + +#define BIT_SHIFT_UPD_BFMEE_NG_8812F 6 +#define BIT_MASK_UPD_BFMEE_NG_8812F 0x3 +#define BIT_UPD_BFMEE_NG_8812F(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NG_8812F) << BIT_SHIFT_UPD_BFMEE_NG_8812F) +#define BITS_UPD_BFMEE_NG_8812F \ + (BIT_MASK_UPD_BFMEE_NG_8812F << BIT_SHIFT_UPD_BFMEE_NG_8812F) +#define BIT_CLEAR_UPD_BFMEE_NG_8812F(x) ((x) & (~BITS_UPD_BFMEE_NG_8812F)) +#define BIT_GET_UPD_BFMEE_NG_8812F(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NG_8812F) & BIT_MASK_UPD_BFMEE_NG_8812F) +#define BIT_SET_UPD_BFMEE_NG_8812F(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NG_8812F(x) | BIT_UPD_BFMEE_NG_8812F(v)) + +#define BIT_SHIFT_UPD_BFMEE_NR_8812F 3 +#define BIT_MASK_UPD_BFMEE_NR_8812F 0x7 +#define BIT_UPD_BFMEE_NR_8812F(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NR_8812F) << BIT_SHIFT_UPD_BFMEE_NR_8812F) +#define BITS_UPD_BFMEE_NR_8812F \ + (BIT_MASK_UPD_BFMEE_NR_8812F << BIT_SHIFT_UPD_BFMEE_NR_8812F) +#define BIT_CLEAR_UPD_BFMEE_NR_8812F(x) ((x) & (~BITS_UPD_BFMEE_NR_8812F)) +#define BIT_GET_UPD_BFMEE_NR_8812F(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NR_8812F) & BIT_MASK_UPD_BFMEE_NR_8812F) +#define BIT_SET_UPD_BFMEE_NR_8812F(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NR_8812F(x) | BIT_UPD_BFMEE_NR_8812F(v)) + +#define BIT_SHIFT_UPD_BFMEE_NC_8812F 0 +#define BIT_MASK_UPD_BFMEE_NC_8812F 0x7 +#define BIT_UPD_BFMEE_NC_8812F(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NC_8812F) << BIT_SHIFT_UPD_BFMEE_NC_8812F) +#define BITS_UPD_BFMEE_NC_8812F \ + (BIT_MASK_UPD_BFMEE_NC_8812F << BIT_SHIFT_UPD_BFMEE_NC_8812F) +#define BIT_CLEAR_UPD_BFMEE_NC_8812F(x) ((x) & (~BITS_UPD_BFMEE_NC_8812F)) +#define BIT_GET_UPD_BFMEE_NC_8812F(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NC_8812F) & BIT_MASK_UPD_BFMEE_NC_8812F) +#define BIT_SET_UPD_BFMEE_NC_8812F(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NC_8812F(x) | BIT_UPD_BFMEE_NC_8812F(v)) + +/* 2 REG_IPV6_8812F */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8812F 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8812F 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_0_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8812F) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8812F) +#define BITS_R_WMAC_IPV6_MYIPAD_0_8812F \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8812F \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8812F) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8812F(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_0_8812F)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_0_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8812F) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8812F) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_0_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8812F(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_0_8812F(v)) + +/* 2 REG_IPV6_1_8812F */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8812F 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8812F 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8812F) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8812F) +#define BITS_R_WMAC_IPV6_MYIPAD_1_8812F \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8812F \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8812F) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8812F(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_1_8812F)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8812F) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8812F) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8812F(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_1_8812F(v)) + +/* 2 REG_IPV6_2_8812F */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8812F 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8812F 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_2_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8812F) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8812F) +#define BITS_R_WMAC_IPV6_MYIPAD_2_8812F \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8812F \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8812F) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8812F(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_2_8812F)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_2_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8812F) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8812F) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_2_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8812F(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_2_8812F(v)) + +/* 2 REG_IPV6_3_8812F */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8812F 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8812F 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_3_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8812F) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8812F) +#define BITS_R_WMAC_IPV6_MYIPAD_3_8812F \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8812F \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8812F) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8812F(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_3_8812F)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_3_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8812F) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8812F) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_3_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8812F(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_3_8812F(v)) + +/* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG_8812F */ + +#define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8812F 4 +#define BIT_MASK_R_WMAC_CTX_SUBTYPE_8812F 0xf +#define BIT_R_WMAC_CTX_SUBTYPE_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8812F) \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8812F) +#define BITS_R_WMAC_CTX_SUBTYPE_8812F \ + (BIT_MASK_R_WMAC_CTX_SUBTYPE_8812F \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8812F) +#define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8812F(x) \ + ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8812F)) +#define BIT_GET_R_WMAC_CTX_SUBTYPE_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8812F) & \ + BIT_MASK_R_WMAC_CTX_SUBTYPE_8812F) +#define BIT_SET_R_WMAC_CTX_SUBTYPE_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8812F(x) | \ + BIT_R_WMAC_CTX_SUBTYPE_8812F(v)) + +#define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8812F 0 +#define BIT_MASK_R_WMAC_RTX_SUBTYPE_8812F 0xf +#define BIT_R_WMAC_RTX_SUBTYPE_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8812F) \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8812F) +#define BITS_R_WMAC_RTX_SUBTYPE_8812F \ + (BIT_MASK_R_WMAC_RTX_SUBTYPE_8812F \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8812F) +#define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8812F(x) \ + ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8812F)) +#define BIT_GET_R_WMAC_RTX_SUBTYPE_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8812F) & \ + BIT_MASK_R_WMAC_RTX_SUBTYPE_8812F) +#define BIT_SET_R_WMAC_RTX_SUBTYPE_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8812F(x) | \ + BIT_R_WMAC_RTX_SUBTYPE_8812F(v)) + +/* 2 REG_WMAC_SWAES_DIO_B63_B32_8812F */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8812F 0 +#define BIT_MASK_WMAC_SWAES_DIO_B63_B32_8812F 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B63_B32_8812F(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B63_B32_8812F) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8812F) +#define BITS_WMAC_SWAES_DIO_B63_B32_8812F \ + (BIT_MASK_WMAC_SWAES_DIO_B63_B32_8812F \ + << BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8812F) +#define BIT_CLEAR_WMAC_SWAES_DIO_B63_B32_8812F(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B63_B32_8812F)) +#define BIT_GET_WMAC_SWAES_DIO_B63_B32_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8812F) & \ + BIT_MASK_WMAC_SWAES_DIO_B63_B32_8812F) +#define BIT_SET_WMAC_SWAES_DIO_B63_B32_8812F(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B63_B32_8812F(x) | \ + BIT_WMAC_SWAES_DIO_B63_B32_8812F(v)) + +/* 2 REG_WMAC_SWAES_DIO_B95_B64_8812F */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8812F 0 +#define BIT_MASK_WMAC_SWAES_DIO_B95_B64_8812F 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B95_B64_8812F(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B95_B64_8812F) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8812F) +#define BITS_WMAC_SWAES_DIO_B95_B64_8812F \ + (BIT_MASK_WMAC_SWAES_DIO_B95_B64_8812F \ + << BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8812F) +#define BIT_CLEAR_WMAC_SWAES_DIO_B95_B64_8812F(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B95_B64_8812F)) +#define BIT_GET_WMAC_SWAES_DIO_B95_B64_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8812F) & \ + BIT_MASK_WMAC_SWAES_DIO_B95_B64_8812F) +#define BIT_SET_WMAC_SWAES_DIO_B95_B64_8812F(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B95_B64_8812F(x) | \ + BIT_WMAC_SWAES_DIO_B95_B64_8812F(v)) + +/* 2 REG_WMAC_SWAES_DIO_B127_B96_8812F */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8812F 0 +#define BIT_MASK_WMAC_SWAES_DIO_B127_B96_8812F 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B127_B96_8812F(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B127_B96_8812F) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8812F) +#define BITS_WMAC_SWAES_DIO_B127_B96_8812F \ + (BIT_MASK_WMAC_SWAES_DIO_B127_B96_8812F \ + << BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8812F) +#define BIT_CLEAR_WMAC_SWAES_DIO_B127_B96_8812F(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B127_B96_8812F)) +#define BIT_GET_WMAC_SWAES_DIO_B127_B96_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8812F) & \ + BIT_MASK_WMAC_SWAES_DIO_B127_B96_8812F) +#define BIT_SET_WMAC_SWAES_DIO_B127_B96_8812F(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B127_B96_8812F(x) | \ + BIT_WMAC_SWAES_DIO_B127_B96_8812F(v)) + +/* 2 REG_WMAC_SWAES_CFG_8812F */ + +/* 2 REG_BT_COEX_V2_8812F */ +#define BIT_GNT_BT_POLARITY_8812F BIT(12) +#define BIT_GNT_BT_BYPASS_PRIORITY_8812F BIT(8) + +#define BIT_SHIFT_TIMER_8812F 0 +#define BIT_MASK_TIMER_8812F 0xff +#define BIT_TIMER_8812F(x) \ + (((x) & BIT_MASK_TIMER_8812F) << BIT_SHIFT_TIMER_8812F) +#define BITS_TIMER_8812F (BIT_MASK_TIMER_8812F << BIT_SHIFT_TIMER_8812F) +#define BIT_CLEAR_TIMER_8812F(x) ((x) & (~BITS_TIMER_8812F)) +#define BIT_GET_TIMER_8812F(x) \ + (((x) >> BIT_SHIFT_TIMER_8812F) & BIT_MASK_TIMER_8812F) +#define BIT_SET_TIMER_8812F(x, v) \ + (BIT_CLEAR_TIMER_8812F(x) | BIT_TIMER_8812F(v)) + +/* 2 REG_BT_COEX_8812F */ +#define BIT_R_GNT_BT_RFC_SW_8812F BIT(12) +#define BIT_R_GNT_BT_RFC_SW_EN_8812F BIT(11) +#define BIT_R_GNT_BT_BB_SW_8812F BIT(10) +#define BIT_R_GNT_BT_BB_SW_EN_8812F BIT(9) +#define BIT_R_BT_CNT_THREN_8812F BIT(8) + +#define BIT_SHIFT_R_BT_CNT_THR_8812F 0 +#define BIT_MASK_R_BT_CNT_THR_8812F 0xff +#define BIT_R_BT_CNT_THR_8812F(x) \ + (((x) & BIT_MASK_R_BT_CNT_THR_8812F) << BIT_SHIFT_R_BT_CNT_THR_8812F) +#define BITS_R_BT_CNT_THR_8812F \ + (BIT_MASK_R_BT_CNT_THR_8812F << BIT_SHIFT_R_BT_CNT_THR_8812F) +#define BIT_CLEAR_R_BT_CNT_THR_8812F(x) ((x) & (~BITS_R_BT_CNT_THR_8812F)) +#define BIT_GET_R_BT_CNT_THR_8812F(x) \ + (((x) >> BIT_SHIFT_R_BT_CNT_THR_8812F) & BIT_MASK_R_BT_CNT_THR_8812F) +#define BIT_SET_R_BT_CNT_THR_8812F(x, v) \ + (BIT_CLEAR_R_BT_CNT_THR_8812F(x) | BIT_R_BT_CNT_THR_8812F(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_8812F */ + +#define BIT_SHIFT_RXMYRTS_NAV_V1_8812F 8 +#define BIT_MASK_RXMYRTS_NAV_V1_8812F 0xff +#define BIT_RXMYRTS_NAV_V1_8812F(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_V1_8812F) \ + << BIT_SHIFT_RXMYRTS_NAV_V1_8812F) +#define BITS_RXMYRTS_NAV_V1_8812F \ + (BIT_MASK_RXMYRTS_NAV_V1_8812F << BIT_SHIFT_RXMYRTS_NAV_V1_8812F) +#define BIT_CLEAR_RXMYRTS_NAV_V1_8812F(x) ((x) & (~BITS_RXMYRTS_NAV_V1_8812F)) +#define BIT_GET_RXMYRTS_NAV_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1_8812F) & \ + BIT_MASK_RXMYRTS_NAV_V1_8812F) +#define BIT_SET_RXMYRTS_NAV_V1_8812F(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_V1_8812F(x) | BIT_RXMYRTS_NAV_V1_8812F(v)) + +#define BIT_SHIFT_RTSRST_V1_8812F 0 +#define BIT_MASK_RTSRST_V1_8812F 0xff +#define BIT_RTSRST_V1_8812F(x) \ + (((x) & BIT_MASK_RTSRST_V1_8812F) << BIT_SHIFT_RTSRST_V1_8812F) +#define BITS_RTSRST_V1_8812F \ + (BIT_MASK_RTSRST_V1_8812F << BIT_SHIFT_RTSRST_V1_8812F) +#define BIT_CLEAR_RTSRST_V1_8812F(x) ((x) & (~BITS_RTSRST_V1_8812F)) +#define BIT_GET_RTSRST_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RTSRST_V1_8812F) & BIT_MASK_RTSRST_V1_8812F) +#define BIT_SET_RTSRST_V1_8812F(x, v) \ + (BIT_CLEAR_RTSRST_V1_8812F(x) | BIT_RTSRST_V1_8812F(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_1_8812F */ +#define BIT_WLRX_TER_BY_CTL_1_8812F BIT(11) +#define BIT_WLRX_TER_BY_AD_1_8812F BIT(10) +#define BIT_ANT_DIVERSITY_SEL_1_8812F BIT(9) +#define BIT_ANTSEL_FOR_BT_CTRL_EN_1_8812F BIT(8) +#define BIT_WLACT_LOW_GNTWL_EN_1_8812F BIT(2) +#define BIT_WLACT_HIGH_GNTBT_EN_1_8812F BIT(1) +#define BIT_NAV_UPPER_1_V1_8812F BIT(0) + +/* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8812F */ + +#define BIT_SHIFT_BT_STAT_DELAY_8812F 12 +#define BIT_MASK_BT_STAT_DELAY_8812F 0xf +#define BIT_BT_STAT_DELAY_8812F(x) \ + (((x) & BIT_MASK_BT_STAT_DELAY_8812F) << BIT_SHIFT_BT_STAT_DELAY_8812F) +#define BITS_BT_STAT_DELAY_8812F \ + (BIT_MASK_BT_STAT_DELAY_8812F << BIT_SHIFT_BT_STAT_DELAY_8812F) +#define BIT_CLEAR_BT_STAT_DELAY_8812F(x) ((x) & (~BITS_BT_STAT_DELAY_8812F)) +#define BIT_GET_BT_STAT_DELAY_8812F(x) \ + (((x) >> BIT_SHIFT_BT_STAT_DELAY_8812F) & BIT_MASK_BT_STAT_DELAY_8812F) +#define BIT_SET_BT_STAT_DELAY_8812F(x, v) \ + (BIT_CLEAR_BT_STAT_DELAY_8812F(x) | BIT_BT_STAT_DELAY_8812F(v)) + +#define BIT_SHIFT_BT_TRX_INIT_DETECT_8812F 8 +#define BIT_MASK_BT_TRX_INIT_DETECT_8812F 0xf +#define BIT_BT_TRX_INIT_DETECT_8812F(x) \ + (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8812F) \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8812F) +#define BITS_BT_TRX_INIT_DETECT_8812F \ + (BIT_MASK_BT_TRX_INIT_DETECT_8812F \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8812F) +#define BIT_CLEAR_BT_TRX_INIT_DETECT_8812F(x) \ + ((x) & (~BITS_BT_TRX_INIT_DETECT_8812F)) +#define BIT_GET_BT_TRX_INIT_DETECT_8812F(x) \ + (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8812F) & \ + BIT_MASK_BT_TRX_INIT_DETECT_8812F) +#define BIT_SET_BT_TRX_INIT_DETECT_8812F(x, v) \ + (BIT_CLEAR_BT_TRX_INIT_DETECT_8812F(x) | \ + BIT_BT_TRX_INIT_DETECT_8812F(v)) + +#define BIT_SHIFT_BT_PRI_DETECT_TO_8812F 4 +#define BIT_MASK_BT_PRI_DETECT_TO_8812F 0xf +#define BIT_BT_PRI_DETECT_TO_8812F(x) \ + (((x) & BIT_MASK_BT_PRI_DETECT_TO_8812F) \ + << BIT_SHIFT_BT_PRI_DETECT_TO_8812F) +#define BITS_BT_PRI_DETECT_TO_8812F \ + (BIT_MASK_BT_PRI_DETECT_TO_8812F << BIT_SHIFT_BT_PRI_DETECT_TO_8812F) +#define BIT_CLEAR_BT_PRI_DETECT_TO_8812F(x) \ + ((x) & (~BITS_BT_PRI_DETECT_TO_8812F)) +#define BIT_GET_BT_PRI_DETECT_TO_8812F(x) \ + (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8812F) & \ + BIT_MASK_BT_PRI_DETECT_TO_8812F) +#define BIT_SET_BT_PRI_DETECT_TO_8812F(x, v) \ + (BIT_CLEAR_BT_PRI_DETECT_TO_8812F(x) | BIT_BT_PRI_DETECT_TO_8812F(v)) + +#define BIT_R_GRANTALL_WLMASK_8812F BIT(3) +#define BIT_STATIS_BT_EN_8812F BIT(2) +#define BIT_WL_ACT_MASK_ENABLE_8812F BIT(1) +#define BIT_ENHANCED_BT_8812F BIT(0) + +/* 2 REG_BT_ACT_STATISTICS_8812F */ + +#define BIT_SHIFT_STATIS_BT_HI_RX_8812F 16 +#define BIT_MASK_STATIS_BT_HI_RX_8812F 0xffff +#define BIT_STATIS_BT_HI_RX_8812F(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_RX_8812F) \ + << BIT_SHIFT_STATIS_BT_HI_RX_8812F) +#define BITS_STATIS_BT_HI_RX_8812F \ + (BIT_MASK_STATIS_BT_HI_RX_8812F << BIT_SHIFT_STATIS_BT_HI_RX_8812F) +#define BIT_CLEAR_STATIS_BT_HI_RX_8812F(x) ((x) & (~BITS_STATIS_BT_HI_RX_8812F)) +#define BIT_GET_STATIS_BT_HI_RX_8812F(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_RX_8812F) & \ + BIT_MASK_STATIS_BT_HI_RX_8812F) +#define BIT_SET_STATIS_BT_HI_RX_8812F(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_RX_8812F(x) | BIT_STATIS_BT_HI_RX_8812F(v)) + +#define BIT_SHIFT_STATIS_BT_HI_TX_8812F 0 +#define BIT_MASK_STATIS_BT_HI_TX_8812F 0xffff +#define BIT_STATIS_BT_HI_TX_8812F(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_TX_8812F) \ + << BIT_SHIFT_STATIS_BT_HI_TX_8812F) +#define BITS_STATIS_BT_HI_TX_8812F \ + (BIT_MASK_STATIS_BT_HI_TX_8812F << BIT_SHIFT_STATIS_BT_HI_TX_8812F) +#define BIT_CLEAR_STATIS_BT_HI_TX_8812F(x) ((x) & (~BITS_STATIS_BT_HI_TX_8812F)) +#define BIT_GET_STATIS_BT_HI_TX_8812F(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_TX_8812F) & \ + BIT_MASK_STATIS_BT_HI_TX_8812F) +#define BIT_SET_STATIS_BT_HI_TX_8812F(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_TX_8812F(x) | BIT_STATIS_BT_HI_TX_8812F(v)) + +/* 2 REG_BT_ACT_STATISTICS_1_8812F */ + +#define BIT_SHIFT_STATIS_BT_LO_RX_1_8812F 16 +#define BIT_MASK_STATIS_BT_LO_RX_1_8812F 0xffff +#define BIT_STATIS_BT_LO_RX_1_8812F(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_RX_1_8812F) \ + << BIT_SHIFT_STATIS_BT_LO_RX_1_8812F) +#define BITS_STATIS_BT_LO_RX_1_8812F \ + (BIT_MASK_STATIS_BT_LO_RX_1_8812F << BIT_SHIFT_STATIS_BT_LO_RX_1_8812F) +#define BIT_CLEAR_STATIS_BT_LO_RX_1_8812F(x) \ + ((x) & (~BITS_STATIS_BT_LO_RX_1_8812F)) +#define BIT_GET_STATIS_BT_LO_RX_1_8812F(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_1_8812F) & \ + BIT_MASK_STATIS_BT_LO_RX_1_8812F) +#define BIT_SET_STATIS_BT_LO_RX_1_8812F(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_RX_1_8812F(x) | BIT_STATIS_BT_LO_RX_1_8812F(v)) + +#define BIT_SHIFT_STATIS_BT_LO_TX_1_8812F 0 +#define BIT_MASK_STATIS_BT_LO_TX_1_8812F 0xffff +#define BIT_STATIS_BT_LO_TX_1_8812F(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_TX_1_8812F) \ + << BIT_SHIFT_STATIS_BT_LO_TX_1_8812F) +#define BITS_STATIS_BT_LO_TX_1_8812F \ + (BIT_MASK_STATIS_BT_LO_TX_1_8812F << BIT_SHIFT_STATIS_BT_LO_TX_1_8812F) +#define BIT_CLEAR_STATIS_BT_LO_TX_1_8812F(x) \ + ((x) & (~BITS_STATIS_BT_LO_TX_1_8812F)) +#define BIT_GET_STATIS_BT_LO_TX_1_8812F(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_1_8812F) & \ + BIT_MASK_STATIS_BT_LO_TX_1_8812F) +#define BIT_SET_STATIS_BT_LO_TX_1_8812F(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_TX_1_8812F(x) | BIT_STATIS_BT_LO_TX_1_8812F(v)) + +/* 2 REG_BT_STATISTICS_CONTROL_REGISTER_8812F */ + +#define BIT_SHIFT_R_BT_CMD_RPT_8812F 16 +#define BIT_MASK_R_BT_CMD_RPT_8812F 0xffff +#define BIT_R_BT_CMD_RPT_8812F(x) \ + (((x) & BIT_MASK_R_BT_CMD_RPT_8812F) << BIT_SHIFT_R_BT_CMD_RPT_8812F) +#define BITS_R_BT_CMD_RPT_8812F \ + (BIT_MASK_R_BT_CMD_RPT_8812F << BIT_SHIFT_R_BT_CMD_RPT_8812F) +#define BIT_CLEAR_R_BT_CMD_RPT_8812F(x) ((x) & (~BITS_R_BT_CMD_RPT_8812F)) +#define BIT_GET_R_BT_CMD_RPT_8812F(x) \ + (((x) >> BIT_SHIFT_R_BT_CMD_RPT_8812F) & BIT_MASK_R_BT_CMD_RPT_8812F) +#define BIT_SET_R_BT_CMD_RPT_8812F(x, v) \ + (BIT_CLEAR_R_BT_CMD_RPT_8812F(x) | BIT_R_BT_CMD_RPT_8812F(v)) + +#define BIT_SHIFT_R_RPT_FROM_BT_8812F 8 +#define BIT_MASK_R_RPT_FROM_BT_8812F 0xff +#define BIT_R_RPT_FROM_BT_8812F(x) \ + (((x) & BIT_MASK_R_RPT_FROM_BT_8812F) << BIT_SHIFT_R_RPT_FROM_BT_8812F) +#define BITS_R_RPT_FROM_BT_8812F \ + (BIT_MASK_R_RPT_FROM_BT_8812F << BIT_SHIFT_R_RPT_FROM_BT_8812F) +#define BIT_CLEAR_R_RPT_FROM_BT_8812F(x) ((x) & (~BITS_R_RPT_FROM_BT_8812F)) +#define BIT_GET_R_RPT_FROM_BT_8812F(x) \ + (((x) >> BIT_SHIFT_R_RPT_FROM_BT_8812F) & BIT_MASK_R_RPT_FROM_BT_8812F) +#define BIT_SET_R_RPT_FROM_BT_8812F(x, v) \ + (BIT_CLEAR_R_RPT_FROM_BT_8812F(x) | BIT_R_RPT_FROM_BT_8812F(v)) + +#define BIT_SHIFT_BT_HID_ISR_SET_8812F 6 +#define BIT_MASK_BT_HID_ISR_SET_8812F 0x3 +#define BIT_BT_HID_ISR_SET_8812F(x) \ + (((x) & BIT_MASK_BT_HID_ISR_SET_8812F) \ + << BIT_SHIFT_BT_HID_ISR_SET_8812F) +#define BITS_BT_HID_ISR_SET_8812F \ + (BIT_MASK_BT_HID_ISR_SET_8812F << BIT_SHIFT_BT_HID_ISR_SET_8812F) +#define BIT_CLEAR_BT_HID_ISR_SET_8812F(x) ((x) & (~BITS_BT_HID_ISR_SET_8812F)) +#define BIT_GET_BT_HID_ISR_SET_8812F(x) \ + (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8812F) & \ + BIT_MASK_BT_HID_ISR_SET_8812F) +#define BIT_SET_BT_HID_ISR_SET_8812F(x, v) \ + (BIT_CLEAR_BT_HID_ISR_SET_8812F(x) | BIT_BT_HID_ISR_SET_8812F(v)) + +#define BIT_TDMA_BT_START_NOTIFY_8812F BIT(5) +#define BIT_ENABLE_TDMA_FW_MODE_8812F BIT(4) +#define BIT_ENABLE_PTA_TDMA_MODE_8812F BIT(3) +#define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8812F BIT(2) +#define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8812F BIT(1) +#define BIT_RTK_BT_ENABLE_8812F BIT(0) + +/* 2 REG_BT_STATUS_REPORT_REGISTER_8812F */ + +#define BIT_SHIFT_BT_PROFILE_8812F 24 +#define BIT_MASK_BT_PROFILE_8812F 0xff +#define BIT_BT_PROFILE_8812F(x) \ + (((x) & BIT_MASK_BT_PROFILE_8812F) << BIT_SHIFT_BT_PROFILE_8812F) +#define BITS_BT_PROFILE_8812F \ + (BIT_MASK_BT_PROFILE_8812F << BIT_SHIFT_BT_PROFILE_8812F) +#define BIT_CLEAR_BT_PROFILE_8812F(x) ((x) & (~BITS_BT_PROFILE_8812F)) +#define BIT_GET_BT_PROFILE_8812F(x) \ + (((x) >> BIT_SHIFT_BT_PROFILE_8812F) & BIT_MASK_BT_PROFILE_8812F) +#define BIT_SET_BT_PROFILE_8812F(x, v) \ + (BIT_CLEAR_BT_PROFILE_8812F(x) | BIT_BT_PROFILE_8812F(v)) + +#define BIT_SHIFT_BT_POWER_8812F 16 +#define BIT_MASK_BT_POWER_8812F 0xff +#define BIT_BT_POWER_8812F(x) \ + (((x) & BIT_MASK_BT_POWER_8812F) << BIT_SHIFT_BT_POWER_8812F) +#define BITS_BT_POWER_8812F \ + (BIT_MASK_BT_POWER_8812F << BIT_SHIFT_BT_POWER_8812F) +#define BIT_CLEAR_BT_POWER_8812F(x) ((x) & (~BITS_BT_POWER_8812F)) +#define BIT_GET_BT_POWER_8812F(x) \ + (((x) >> BIT_SHIFT_BT_POWER_8812F) & BIT_MASK_BT_POWER_8812F) +#define BIT_SET_BT_POWER_8812F(x, v) \ + (BIT_CLEAR_BT_POWER_8812F(x) | BIT_BT_POWER_8812F(v)) + +#define BIT_SHIFT_BT_PREDECT_STATUS_8812F 8 +#define BIT_MASK_BT_PREDECT_STATUS_8812F 0xff +#define BIT_BT_PREDECT_STATUS_8812F(x) \ + (((x) & BIT_MASK_BT_PREDECT_STATUS_8812F) \ + << BIT_SHIFT_BT_PREDECT_STATUS_8812F) +#define BITS_BT_PREDECT_STATUS_8812F \ + (BIT_MASK_BT_PREDECT_STATUS_8812F << BIT_SHIFT_BT_PREDECT_STATUS_8812F) +#define BIT_CLEAR_BT_PREDECT_STATUS_8812F(x) \ + ((x) & (~BITS_BT_PREDECT_STATUS_8812F)) +#define BIT_GET_BT_PREDECT_STATUS_8812F(x) \ + (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8812F) & \ + BIT_MASK_BT_PREDECT_STATUS_8812F) +#define BIT_SET_BT_PREDECT_STATUS_8812F(x, v) \ + (BIT_CLEAR_BT_PREDECT_STATUS_8812F(x) | BIT_BT_PREDECT_STATUS_8812F(v)) + +#define BIT_SHIFT_BT_CMD_INFO_8812F 0 +#define BIT_MASK_BT_CMD_INFO_8812F 0xff +#define BIT_BT_CMD_INFO_8812F(x) \ + (((x) & BIT_MASK_BT_CMD_INFO_8812F) << BIT_SHIFT_BT_CMD_INFO_8812F) +#define BITS_BT_CMD_INFO_8812F \ + (BIT_MASK_BT_CMD_INFO_8812F << BIT_SHIFT_BT_CMD_INFO_8812F) +#define BIT_CLEAR_BT_CMD_INFO_8812F(x) ((x) & (~BITS_BT_CMD_INFO_8812F)) +#define BIT_GET_BT_CMD_INFO_8812F(x) \ + (((x) >> BIT_SHIFT_BT_CMD_INFO_8812F) & BIT_MASK_BT_CMD_INFO_8812F) +#define BIT_SET_BT_CMD_INFO_8812F(x, v) \ + (BIT_CLEAR_BT_CMD_INFO_8812F(x) | BIT_BT_CMD_INFO_8812F(v)) + +/* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8812F */ +#define BIT_EN_MAC_NULL_PKT_NOTIFY_8812F BIT(31) +#define BIT_EN_WLAN_RPT_AND_BT_QUERY_8812F BIT(30) +#define BIT_EN_BT_STSTUS_RPT_8812F BIT(29) +#define BIT_EN_BT_POWER_8812F BIT(28) +#define BIT_EN_BT_CHANNEL_8812F BIT(27) +#define BIT_EN_BT_SLOT_CHANGE_8812F BIT(26) +#define BIT_EN_BT_PROFILE_OR_HID_8812F BIT(25) +#define BIT_WLAN_RPT_NOTIFY_8812F BIT(24) + +#define BIT_SHIFT_WLAN_RPT_DATA_8812F 16 +#define BIT_MASK_WLAN_RPT_DATA_8812F 0xff +#define BIT_WLAN_RPT_DATA_8812F(x) \ + (((x) & BIT_MASK_WLAN_RPT_DATA_8812F) << BIT_SHIFT_WLAN_RPT_DATA_8812F) +#define BITS_WLAN_RPT_DATA_8812F \ + (BIT_MASK_WLAN_RPT_DATA_8812F << BIT_SHIFT_WLAN_RPT_DATA_8812F) +#define BIT_CLEAR_WLAN_RPT_DATA_8812F(x) ((x) & (~BITS_WLAN_RPT_DATA_8812F)) +#define BIT_GET_WLAN_RPT_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8812F) & BIT_MASK_WLAN_RPT_DATA_8812F) +#define BIT_SET_WLAN_RPT_DATA_8812F(x, v) \ + (BIT_CLEAR_WLAN_RPT_DATA_8812F(x) | BIT_WLAN_RPT_DATA_8812F(v)) + +#define BIT_SHIFT_CMD_ID_8812F 8 +#define BIT_MASK_CMD_ID_8812F 0xff +#define BIT_CMD_ID_8812F(x) \ + (((x) & BIT_MASK_CMD_ID_8812F) << BIT_SHIFT_CMD_ID_8812F) +#define BITS_CMD_ID_8812F (BIT_MASK_CMD_ID_8812F << BIT_SHIFT_CMD_ID_8812F) +#define BIT_CLEAR_CMD_ID_8812F(x) ((x) & (~BITS_CMD_ID_8812F)) +#define BIT_GET_CMD_ID_8812F(x) \ + (((x) >> BIT_SHIFT_CMD_ID_8812F) & BIT_MASK_CMD_ID_8812F) +#define BIT_SET_CMD_ID_8812F(x, v) \ + (BIT_CLEAR_CMD_ID_8812F(x) | BIT_CMD_ID_8812F(v)) + +#define BIT_SHIFT_BT_DATA_8812F 0 +#define BIT_MASK_BT_DATA_8812F 0xff +#define BIT_BT_DATA_8812F(x) \ + (((x) & BIT_MASK_BT_DATA_8812F) << BIT_SHIFT_BT_DATA_8812F) +#define BITS_BT_DATA_8812F (BIT_MASK_BT_DATA_8812F << BIT_SHIFT_BT_DATA_8812F) +#define BIT_CLEAR_BT_DATA_8812F(x) ((x) & (~BITS_BT_DATA_8812F)) +#define BIT_GET_BT_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_BT_DATA_8812F) & BIT_MASK_BT_DATA_8812F) +#define BIT_SET_BT_DATA_8812F(x, v) \ + (BIT_CLEAR_BT_DATA_8812F(x) | BIT_BT_DATA_8812F(v)) + +/* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8812F */ + +#define BIT_SHIFT_WLAN_RPT_TO_8812F 0 +#define BIT_MASK_WLAN_RPT_TO_8812F 0xff +#define BIT_WLAN_RPT_TO_8812F(x) \ + (((x) & BIT_MASK_WLAN_RPT_TO_8812F) << BIT_SHIFT_WLAN_RPT_TO_8812F) +#define BITS_WLAN_RPT_TO_8812F \ + (BIT_MASK_WLAN_RPT_TO_8812F << BIT_SHIFT_WLAN_RPT_TO_8812F) +#define BIT_CLEAR_WLAN_RPT_TO_8812F(x) ((x) & (~BITS_WLAN_RPT_TO_8812F)) +#define BIT_GET_WLAN_RPT_TO_8812F(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_TO_8812F) & BIT_MASK_WLAN_RPT_TO_8812F) +#define BIT_SET_WLAN_RPT_TO_8812F(x, v) \ + (BIT_CLEAR_WLAN_RPT_TO_8812F(x) | BIT_WLAN_RPT_TO_8812F(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8812F */ + +#define BIT_SHIFT_ISOLATION_CHK_0_8812F 1 +#define BIT_MASK_ISOLATION_CHK_0_8812F 0x7fffff +#define BIT_ISOLATION_CHK_0_8812F(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_0_8812F) \ + << BIT_SHIFT_ISOLATION_CHK_0_8812F) +#define BITS_ISOLATION_CHK_0_8812F \ + (BIT_MASK_ISOLATION_CHK_0_8812F << BIT_SHIFT_ISOLATION_CHK_0_8812F) +#define BIT_CLEAR_ISOLATION_CHK_0_8812F(x) ((x) & (~BITS_ISOLATION_CHK_0_8812F)) +#define BIT_GET_ISOLATION_CHK_0_8812F(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_0_8812F) & \ + BIT_MASK_ISOLATION_CHK_0_8812F) +#define BIT_SET_ISOLATION_CHK_0_8812F(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_0_8812F(x) | BIT_ISOLATION_CHK_0_8812F(v)) + +#define BIT_ISOLATION_EN_8812F BIT(0) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8812F */ + +#define BIT_SHIFT_ISOLATION_CHK_1_8812F 0 +#define BIT_MASK_ISOLATION_CHK_1_8812F 0xffffffffL +#define BIT_ISOLATION_CHK_1_8812F(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_1_8812F) \ + << BIT_SHIFT_ISOLATION_CHK_1_8812F) +#define BITS_ISOLATION_CHK_1_8812F \ + (BIT_MASK_ISOLATION_CHK_1_8812F << BIT_SHIFT_ISOLATION_CHK_1_8812F) +#define BIT_CLEAR_ISOLATION_CHK_1_8812F(x) ((x) & (~BITS_ISOLATION_CHK_1_8812F)) +#define BIT_GET_ISOLATION_CHK_1_8812F(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_1_8812F) & \ + BIT_MASK_ISOLATION_CHK_1_8812F) +#define BIT_SET_ISOLATION_CHK_1_8812F(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_1_8812F(x) | BIT_ISOLATION_CHK_1_8812F(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8812F */ + +#define BIT_SHIFT_ISOLATION_CHK_2_8812F 0 +#define BIT_MASK_ISOLATION_CHK_2_8812F 0xffffff +#define BIT_ISOLATION_CHK_2_8812F(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_2_8812F) \ + << BIT_SHIFT_ISOLATION_CHK_2_8812F) +#define BITS_ISOLATION_CHK_2_8812F \ + (BIT_MASK_ISOLATION_CHK_2_8812F << BIT_SHIFT_ISOLATION_CHK_2_8812F) +#define BIT_CLEAR_ISOLATION_CHK_2_8812F(x) ((x) & (~BITS_ISOLATION_CHK_2_8812F)) +#define BIT_GET_ISOLATION_CHK_2_8812F(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_2_8812F) & \ + BIT_MASK_ISOLATION_CHK_2_8812F) +#define BIT_SET_ISOLATION_CHK_2_8812F(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_2_8812F(x) | BIT_ISOLATION_CHK_2_8812F(v)) + +/* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8812F */ +#define BIT_BT_HID_ISR_8812F BIT(7) +#define BIT_BT_QUERY_ISR_8812F BIT(6) +#define BIT_MAC_NULL_PKT_NOTIFY_ISR_8812F BIT(5) +#define BIT_WLAN_RPT_ISR_8812F BIT(4) +#define BIT_BT_POWER_ISR_8812F BIT(3) +#define BIT_BT_CHANNEL_ISR_8812F BIT(2) +#define BIT_BT_SLOT_CHANGE_ISR_8812F BIT(1) +#define BIT_BT_PROFILE_ISR_8812F BIT(0) + +/* 2 REG_BT_TDMA_TIME_REGISTER_8812F */ + +#define BIT_SHIFT_BT_TIME_8812F 6 +#define BIT_MASK_BT_TIME_8812F 0x3ffffff +#define BIT_BT_TIME_8812F(x) \ + (((x) & BIT_MASK_BT_TIME_8812F) << BIT_SHIFT_BT_TIME_8812F) +#define BITS_BT_TIME_8812F (BIT_MASK_BT_TIME_8812F << BIT_SHIFT_BT_TIME_8812F) +#define BIT_CLEAR_BT_TIME_8812F(x) ((x) & (~BITS_BT_TIME_8812F)) +#define BIT_GET_BT_TIME_8812F(x) \ + (((x) >> BIT_SHIFT_BT_TIME_8812F) & BIT_MASK_BT_TIME_8812F) +#define BIT_SET_BT_TIME_8812F(x, v) \ + (BIT_CLEAR_BT_TIME_8812F(x) | BIT_BT_TIME_8812F(v)) + +#define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8812F 0 +#define BIT_MASK_BT_RPT_SAMPLE_RATE_8812F 0x3f +#define BIT_BT_RPT_SAMPLE_RATE_8812F(x) \ + (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8812F) \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8812F) +#define BITS_BT_RPT_SAMPLE_RATE_8812F \ + (BIT_MASK_BT_RPT_SAMPLE_RATE_8812F \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8812F) +#define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8812F(x) \ + ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8812F)) +#define BIT_GET_BT_RPT_SAMPLE_RATE_8812F(x) \ + (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8812F) & \ + BIT_MASK_BT_RPT_SAMPLE_RATE_8812F) +#define BIT_SET_BT_RPT_SAMPLE_RATE_8812F(x, v) \ + (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8812F(x) | \ + BIT_BT_RPT_SAMPLE_RATE_8812F(v)) + +/* 2 REG_BT_ACT_REGISTER_8812F */ + +#define BIT_SHIFT_BT_EISR_EN_8812F 16 +#define BIT_MASK_BT_EISR_EN_8812F 0xff +#define BIT_BT_EISR_EN_8812F(x) \ + (((x) & BIT_MASK_BT_EISR_EN_8812F) << BIT_SHIFT_BT_EISR_EN_8812F) +#define BITS_BT_EISR_EN_8812F \ + (BIT_MASK_BT_EISR_EN_8812F << BIT_SHIFT_BT_EISR_EN_8812F) +#define BIT_CLEAR_BT_EISR_EN_8812F(x) ((x) & (~BITS_BT_EISR_EN_8812F)) +#define BIT_GET_BT_EISR_EN_8812F(x) \ + (((x) >> BIT_SHIFT_BT_EISR_EN_8812F) & BIT_MASK_BT_EISR_EN_8812F) +#define BIT_SET_BT_EISR_EN_8812F(x, v) \ + (BIT_CLEAR_BT_EISR_EN_8812F(x) | BIT_BT_EISR_EN_8812F(v)) + +#define BIT_BT_ACT_FALLING_ISR_8812F BIT(10) +#define BIT_BT_ACT_RISING_ISR_8812F BIT(9) +#define BIT_TDMA_TO_ISR_8812F BIT(8) + +#define BIT_SHIFT_BT_CH_V1_8812F 0 +#define BIT_MASK_BT_CH_V1_8812F 0x7f +#define BIT_BT_CH_V1_8812F(x) \ + (((x) & BIT_MASK_BT_CH_V1_8812F) << BIT_SHIFT_BT_CH_V1_8812F) +#define BITS_BT_CH_V1_8812F \ + (BIT_MASK_BT_CH_V1_8812F << BIT_SHIFT_BT_CH_V1_8812F) +#define BIT_CLEAR_BT_CH_V1_8812F(x) ((x) & (~BITS_BT_CH_V1_8812F)) +#define BIT_GET_BT_CH_V1_8812F(x) \ + (((x) >> BIT_SHIFT_BT_CH_V1_8812F) & BIT_MASK_BT_CH_V1_8812F) +#define BIT_SET_BT_CH_V1_8812F(x, v) \ + (BIT_CLEAR_BT_CH_V1_8812F(x) | BIT_BT_CH_V1_8812F(v)) + +/* 2 REG_OBFF_CTRL_BASIC_8812F */ +#define BIT_OBFF_EN_V1_8812F BIT(31) + +#define BIT_SHIFT_OBFF_STATE_V1_8812F 28 +#define BIT_MASK_OBFF_STATE_V1_8812F 0x3 +#define BIT_OBFF_STATE_V1_8812F(x) \ + (((x) & BIT_MASK_OBFF_STATE_V1_8812F) << BIT_SHIFT_OBFF_STATE_V1_8812F) +#define BITS_OBFF_STATE_V1_8812F \ + (BIT_MASK_OBFF_STATE_V1_8812F << BIT_SHIFT_OBFF_STATE_V1_8812F) +#define BIT_CLEAR_OBFF_STATE_V1_8812F(x) ((x) & (~BITS_OBFF_STATE_V1_8812F)) +#define BIT_GET_OBFF_STATE_V1_8812F(x) \ + (((x) >> BIT_SHIFT_OBFF_STATE_V1_8812F) & BIT_MASK_OBFF_STATE_V1_8812F) +#define BIT_SET_OBFF_STATE_V1_8812F(x, v) \ + (BIT_CLEAR_OBFF_STATE_V1_8812F(x) | BIT_OBFF_STATE_V1_8812F(v)) + +#define BIT_OBFF_ACT_RXDMA_EN_8812F BIT(27) +#define BIT_OBFF_BLOCK_INT_EN_8812F BIT(26) +#define BIT_OBFF_AUTOACT_EN_8812F BIT(25) +#define BIT_OBFF_AUTOIDLE_EN_8812F BIT(24) + +#define BIT_SHIFT_WAKE_MAX_PLS_8812F 20 +#define BIT_MASK_WAKE_MAX_PLS_8812F 0x7 +#define BIT_WAKE_MAX_PLS_8812F(x) \ + (((x) & BIT_MASK_WAKE_MAX_PLS_8812F) << BIT_SHIFT_WAKE_MAX_PLS_8812F) +#define BITS_WAKE_MAX_PLS_8812F \ + (BIT_MASK_WAKE_MAX_PLS_8812F << BIT_SHIFT_WAKE_MAX_PLS_8812F) +#define BIT_CLEAR_WAKE_MAX_PLS_8812F(x) ((x) & (~BITS_WAKE_MAX_PLS_8812F)) +#define BIT_GET_WAKE_MAX_PLS_8812F(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_PLS_8812F) & BIT_MASK_WAKE_MAX_PLS_8812F) +#define BIT_SET_WAKE_MAX_PLS_8812F(x, v) \ + (BIT_CLEAR_WAKE_MAX_PLS_8812F(x) | BIT_WAKE_MAX_PLS_8812F(v)) + +#define BIT_SHIFT_WAKE_MIN_PLS_8812F 16 +#define BIT_MASK_WAKE_MIN_PLS_8812F 0x7 +#define BIT_WAKE_MIN_PLS_8812F(x) \ + (((x) & BIT_MASK_WAKE_MIN_PLS_8812F) << BIT_SHIFT_WAKE_MIN_PLS_8812F) +#define BITS_WAKE_MIN_PLS_8812F \ + (BIT_MASK_WAKE_MIN_PLS_8812F << BIT_SHIFT_WAKE_MIN_PLS_8812F) +#define BIT_CLEAR_WAKE_MIN_PLS_8812F(x) ((x) & (~BITS_WAKE_MIN_PLS_8812F)) +#define BIT_GET_WAKE_MIN_PLS_8812F(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_PLS_8812F) & BIT_MASK_WAKE_MIN_PLS_8812F) +#define BIT_SET_WAKE_MIN_PLS_8812F(x, v) \ + (BIT_CLEAR_WAKE_MIN_PLS_8812F(x) | BIT_WAKE_MIN_PLS_8812F(v)) + +#define BIT_SHIFT_WAKE_MAX_F2F_8812F 12 +#define BIT_MASK_WAKE_MAX_F2F_8812F 0x7 +#define BIT_WAKE_MAX_F2F_8812F(x) \ + (((x) & BIT_MASK_WAKE_MAX_F2F_8812F) << BIT_SHIFT_WAKE_MAX_F2F_8812F) +#define BITS_WAKE_MAX_F2F_8812F \ + (BIT_MASK_WAKE_MAX_F2F_8812F << BIT_SHIFT_WAKE_MAX_F2F_8812F) +#define BIT_CLEAR_WAKE_MAX_F2F_8812F(x) ((x) & (~BITS_WAKE_MAX_F2F_8812F)) +#define BIT_GET_WAKE_MAX_F2F_8812F(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_F2F_8812F) & BIT_MASK_WAKE_MAX_F2F_8812F) +#define BIT_SET_WAKE_MAX_F2F_8812F(x, v) \ + (BIT_CLEAR_WAKE_MAX_F2F_8812F(x) | BIT_WAKE_MAX_F2F_8812F(v)) + +#define BIT_SHIFT_WAKE_MIN_F2F_8812F 8 +#define BIT_MASK_WAKE_MIN_F2F_8812F 0x7 +#define BIT_WAKE_MIN_F2F_8812F(x) \ + (((x) & BIT_MASK_WAKE_MIN_F2F_8812F) << BIT_SHIFT_WAKE_MIN_F2F_8812F) +#define BITS_WAKE_MIN_F2F_8812F \ + (BIT_MASK_WAKE_MIN_F2F_8812F << BIT_SHIFT_WAKE_MIN_F2F_8812F) +#define BIT_CLEAR_WAKE_MIN_F2F_8812F(x) ((x) & (~BITS_WAKE_MIN_F2F_8812F)) +#define BIT_GET_WAKE_MIN_F2F_8812F(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_F2F_8812F) & BIT_MASK_WAKE_MIN_F2F_8812F) +#define BIT_SET_WAKE_MIN_F2F_8812F(x, v) \ + (BIT_CLEAR_WAKE_MIN_F2F_8812F(x) | BIT_WAKE_MIN_F2F_8812F(v)) + +#define BIT_APP_CPU_ACT_V1_8812F BIT(3) +#define BIT_APP_OBFF_V1_8812F BIT(2) +#define BIT_APP_IDLE_V1_8812F BIT(1) +#define BIT_APP_INIT_V1_8812F BIT(0) + +/* 2 REG_OBFF_CTRL2_TIMER_8812F */ + +#define BIT_SHIFT_RX_HIGH_TIMER_IDX_8812F 24 +#define BIT_MASK_RX_HIGH_TIMER_IDX_8812F 0x7 +#define BIT_RX_HIGH_TIMER_IDX_8812F(x) \ + (((x) & BIT_MASK_RX_HIGH_TIMER_IDX_8812F) \ + << BIT_SHIFT_RX_HIGH_TIMER_IDX_8812F) +#define BITS_RX_HIGH_TIMER_IDX_8812F \ + (BIT_MASK_RX_HIGH_TIMER_IDX_8812F << BIT_SHIFT_RX_HIGH_TIMER_IDX_8812F) +#define BIT_CLEAR_RX_HIGH_TIMER_IDX_8812F(x) \ + ((x) & (~BITS_RX_HIGH_TIMER_IDX_8812F)) +#define BIT_GET_RX_HIGH_TIMER_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX_8812F) & \ + BIT_MASK_RX_HIGH_TIMER_IDX_8812F) +#define BIT_SET_RX_HIGH_TIMER_IDX_8812F(x, v) \ + (BIT_CLEAR_RX_HIGH_TIMER_IDX_8812F(x) | BIT_RX_HIGH_TIMER_IDX_8812F(v)) + +#define BIT_SHIFT_RX_MED_TIMER_IDX_8812F 16 +#define BIT_MASK_RX_MED_TIMER_IDX_8812F 0x7 +#define BIT_RX_MED_TIMER_IDX_8812F(x) \ + (((x) & BIT_MASK_RX_MED_TIMER_IDX_8812F) \ + << BIT_SHIFT_RX_MED_TIMER_IDX_8812F) +#define BITS_RX_MED_TIMER_IDX_8812F \ + (BIT_MASK_RX_MED_TIMER_IDX_8812F << BIT_SHIFT_RX_MED_TIMER_IDX_8812F) +#define BIT_CLEAR_RX_MED_TIMER_IDX_8812F(x) \ + ((x) & (~BITS_RX_MED_TIMER_IDX_8812F)) +#define BIT_GET_RX_MED_TIMER_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX_8812F) & \ + BIT_MASK_RX_MED_TIMER_IDX_8812F) +#define BIT_SET_RX_MED_TIMER_IDX_8812F(x, v) \ + (BIT_CLEAR_RX_MED_TIMER_IDX_8812F(x) | BIT_RX_MED_TIMER_IDX_8812F(v)) + +#define BIT_SHIFT_RX_LOW_TIMER_IDX_8812F 8 +#define BIT_MASK_RX_LOW_TIMER_IDX_8812F 0x7 +#define BIT_RX_LOW_TIMER_IDX_8812F(x) \ + (((x) & BIT_MASK_RX_LOW_TIMER_IDX_8812F) \ + << BIT_SHIFT_RX_LOW_TIMER_IDX_8812F) +#define BITS_RX_LOW_TIMER_IDX_8812F \ + (BIT_MASK_RX_LOW_TIMER_IDX_8812F << BIT_SHIFT_RX_LOW_TIMER_IDX_8812F) +#define BIT_CLEAR_RX_LOW_TIMER_IDX_8812F(x) \ + ((x) & (~BITS_RX_LOW_TIMER_IDX_8812F)) +#define BIT_GET_RX_LOW_TIMER_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX_8812F) & \ + BIT_MASK_RX_LOW_TIMER_IDX_8812F) +#define BIT_SET_RX_LOW_TIMER_IDX_8812F(x, v) \ + (BIT_CLEAR_RX_LOW_TIMER_IDX_8812F(x) | BIT_RX_LOW_TIMER_IDX_8812F(v)) + +#define BIT_SHIFT_OBFF_INT_TIMER_IDX_8812F 0 +#define BIT_MASK_OBFF_INT_TIMER_IDX_8812F 0x7 +#define BIT_OBFF_INT_TIMER_IDX_8812F(x) \ + (((x) & BIT_MASK_OBFF_INT_TIMER_IDX_8812F) \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8812F) +#define BITS_OBFF_INT_TIMER_IDX_8812F \ + (BIT_MASK_OBFF_INT_TIMER_IDX_8812F \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8812F) +#define BIT_CLEAR_OBFF_INT_TIMER_IDX_8812F(x) \ + ((x) & (~BITS_OBFF_INT_TIMER_IDX_8812F)) +#define BIT_GET_OBFF_INT_TIMER_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX_8812F) & \ + BIT_MASK_OBFF_INT_TIMER_IDX_8812F) +#define BIT_SET_OBFF_INT_TIMER_IDX_8812F(x, v) \ + (BIT_CLEAR_OBFF_INT_TIMER_IDX_8812F(x) | \ + BIT_OBFF_INT_TIMER_IDX_8812F(v)) + +/* 2 REG_LTR_CTRL_BASIC_8812F */ +#define BIT_LTR_EN_V1_8812F BIT(31) +#define BIT_LTR_HW_EN_V1_8812F BIT(30) +#define BIT_LRT_ACT_CTS_EN_8812F BIT(29) +#define BIT_LTR_ACT_RXPKT_EN_8812F BIT(28) +#define BIT_LTR_ACT_RXDMA_EN_8812F BIT(27) +#define BIT_LTR_IDLE_NO_SNOOP_8812F BIT(26) +#define BIT_SPDUP_MGTPKT_8812F BIT(25) +#define BIT_RX_AGG_EN_8812F BIT(24) +#define BIT_APP_LTR_ACT_8812F BIT(23) +#define BIT_APP_LTR_IDLE_8812F BIT(22) + +#define BIT_SHIFT_HIGH_RATE_TRIG_SEL_8812F 20 +#define BIT_MASK_HIGH_RATE_TRIG_SEL_8812F 0x3 +#define BIT_HIGH_RATE_TRIG_SEL_8812F(x) \ + (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL_8812F) \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8812F) +#define BITS_HIGH_RATE_TRIG_SEL_8812F \ + (BIT_MASK_HIGH_RATE_TRIG_SEL_8812F \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8812F) +#define BIT_CLEAR_HIGH_RATE_TRIG_SEL_8812F(x) \ + ((x) & (~BITS_HIGH_RATE_TRIG_SEL_8812F)) +#define BIT_GET_HIGH_RATE_TRIG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL_8812F) & \ + BIT_MASK_HIGH_RATE_TRIG_SEL_8812F) +#define BIT_SET_HIGH_RATE_TRIG_SEL_8812F(x, v) \ + (BIT_CLEAR_HIGH_RATE_TRIG_SEL_8812F(x) | \ + BIT_HIGH_RATE_TRIG_SEL_8812F(v)) + +#define BIT_SHIFT_MED_RATE_TRIG_SEL_8812F 18 +#define BIT_MASK_MED_RATE_TRIG_SEL_8812F 0x3 +#define BIT_MED_RATE_TRIG_SEL_8812F(x) \ + (((x) & BIT_MASK_MED_RATE_TRIG_SEL_8812F) \ + << BIT_SHIFT_MED_RATE_TRIG_SEL_8812F) +#define BITS_MED_RATE_TRIG_SEL_8812F \ + (BIT_MASK_MED_RATE_TRIG_SEL_8812F << BIT_SHIFT_MED_RATE_TRIG_SEL_8812F) +#define BIT_CLEAR_MED_RATE_TRIG_SEL_8812F(x) \ + ((x) & (~BITS_MED_RATE_TRIG_SEL_8812F)) +#define BIT_GET_MED_RATE_TRIG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL_8812F) & \ + BIT_MASK_MED_RATE_TRIG_SEL_8812F) +#define BIT_SET_MED_RATE_TRIG_SEL_8812F(x, v) \ + (BIT_CLEAR_MED_RATE_TRIG_SEL_8812F(x) | BIT_MED_RATE_TRIG_SEL_8812F(v)) + +#define BIT_SHIFT_LOW_RATE_TRIG_SEL_8812F 16 +#define BIT_MASK_LOW_RATE_TRIG_SEL_8812F 0x3 +#define BIT_LOW_RATE_TRIG_SEL_8812F(x) \ + (((x) & BIT_MASK_LOW_RATE_TRIG_SEL_8812F) \ + << BIT_SHIFT_LOW_RATE_TRIG_SEL_8812F) +#define BITS_LOW_RATE_TRIG_SEL_8812F \ + (BIT_MASK_LOW_RATE_TRIG_SEL_8812F << BIT_SHIFT_LOW_RATE_TRIG_SEL_8812F) +#define BIT_CLEAR_LOW_RATE_TRIG_SEL_8812F(x) \ + ((x) & (~BITS_LOW_RATE_TRIG_SEL_8812F)) +#define BIT_GET_LOW_RATE_TRIG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL_8812F) & \ + BIT_MASK_LOW_RATE_TRIG_SEL_8812F) +#define BIT_SET_LOW_RATE_TRIG_SEL_8812F(x, v) \ + (BIT_CLEAR_LOW_RATE_TRIG_SEL_8812F(x) | BIT_LOW_RATE_TRIG_SEL_8812F(v)) + +#define BIT_SHIFT_HIGH_RATE_BD_IDX_8812F 8 +#define BIT_MASK_HIGH_RATE_BD_IDX_8812F 0x7f +#define BIT_HIGH_RATE_BD_IDX_8812F(x) \ + (((x) & BIT_MASK_HIGH_RATE_BD_IDX_8812F) \ + << BIT_SHIFT_HIGH_RATE_BD_IDX_8812F) +#define BITS_HIGH_RATE_BD_IDX_8812F \ + (BIT_MASK_HIGH_RATE_BD_IDX_8812F << BIT_SHIFT_HIGH_RATE_BD_IDX_8812F) +#define BIT_CLEAR_HIGH_RATE_BD_IDX_8812F(x) \ + ((x) & (~BITS_HIGH_RATE_BD_IDX_8812F)) +#define BIT_GET_HIGH_RATE_BD_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX_8812F) & \ + BIT_MASK_HIGH_RATE_BD_IDX_8812F) +#define BIT_SET_HIGH_RATE_BD_IDX_8812F(x, v) \ + (BIT_CLEAR_HIGH_RATE_BD_IDX_8812F(x) | BIT_HIGH_RATE_BD_IDX_8812F(v)) + +#define BIT_SHIFT_LOW_RATE_BD_IDX_8812F 0 +#define BIT_MASK_LOW_RATE_BD_IDX_8812F 0x7f +#define BIT_LOW_RATE_BD_IDX_8812F(x) \ + (((x) & BIT_MASK_LOW_RATE_BD_IDX_8812F) \ + << BIT_SHIFT_LOW_RATE_BD_IDX_8812F) +#define BITS_LOW_RATE_BD_IDX_8812F \ + (BIT_MASK_LOW_RATE_BD_IDX_8812F << BIT_SHIFT_LOW_RATE_BD_IDX_8812F) +#define BIT_CLEAR_LOW_RATE_BD_IDX_8812F(x) ((x) & (~BITS_LOW_RATE_BD_IDX_8812F)) +#define BIT_GET_LOW_RATE_BD_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX_8812F) & \ + BIT_MASK_LOW_RATE_BD_IDX_8812F) +#define BIT_SET_LOW_RATE_BD_IDX_8812F(x, v) \ + (BIT_CLEAR_LOW_RATE_BD_IDX_8812F(x) | BIT_LOW_RATE_BD_IDX_8812F(v)) + +/* 2 REG_LTR_CTRL2_TIMER_THRESHOLD_8812F */ + +#define BIT_SHIFT_RX_EMPTY_TIMER_IDX_8812F 24 +#define BIT_MASK_RX_EMPTY_TIMER_IDX_8812F 0x7 +#define BIT_RX_EMPTY_TIMER_IDX_8812F(x) \ + (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX_8812F) \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8812F) +#define BITS_RX_EMPTY_TIMER_IDX_8812F \ + (BIT_MASK_RX_EMPTY_TIMER_IDX_8812F \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8812F) +#define BIT_CLEAR_RX_EMPTY_TIMER_IDX_8812F(x) \ + ((x) & (~BITS_RX_EMPTY_TIMER_IDX_8812F)) +#define BIT_GET_RX_EMPTY_TIMER_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX_8812F) & \ + BIT_MASK_RX_EMPTY_TIMER_IDX_8812F) +#define BIT_SET_RX_EMPTY_TIMER_IDX_8812F(x, v) \ + (BIT_CLEAR_RX_EMPTY_TIMER_IDX_8812F(x) | \ + BIT_RX_EMPTY_TIMER_IDX_8812F(v)) + +#define BIT_SHIFT_RX_AFULL_TH_IDX_8812F 20 +#define BIT_MASK_RX_AFULL_TH_IDX_8812F 0x7 +#define BIT_RX_AFULL_TH_IDX_8812F(x) \ + (((x) & BIT_MASK_RX_AFULL_TH_IDX_8812F) \ + << BIT_SHIFT_RX_AFULL_TH_IDX_8812F) +#define BITS_RX_AFULL_TH_IDX_8812F \ + (BIT_MASK_RX_AFULL_TH_IDX_8812F << BIT_SHIFT_RX_AFULL_TH_IDX_8812F) +#define BIT_CLEAR_RX_AFULL_TH_IDX_8812F(x) ((x) & (~BITS_RX_AFULL_TH_IDX_8812F)) +#define BIT_GET_RX_AFULL_TH_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX_8812F) & \ + BIT_MASK_RX_AFULL_TH_IDX_8812F) +#define BIT_SET_RX_AFULL_TH_IDX_8812F(x, v) \ + (BIT_CLEAR_RX_AFULL_TH_IDX_8812F(x) | BIT_RX_AFULL_TH_IDX_8812F(v)) + +#define BIT_SHIFT_RX_HIGH_TH_IDX_8812F 16 +#define BIT_MASK_RX_HIGH_TH_IDX_8812F 0x7 +#define BIT_RX_HIGH_TH_IDX_8812F(x) \ + (((x) & BIT_MASK_RX_HIGH_TH_IDX_8812F) \ + << BIT_SHIFT_RX_HIGH_TH_IDX_8812F) +#define BITS_RX_HIGH_TH_IDX_8812F \ + (BIT_MASK_RX_HIGH_TH_IDX_8812F << BIT_SHIFT_RX_HIGH_TH_IDX_8812F) +#define BIT_CLEAR_RX_HIGH_TH_IDX_8812F(x) ((x) & (~BITS_RX_HIGH_TH_IDX_8812F)) +#define BIT_GET_RX_HIGH_TH_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX_8812F) & \ + BIT_MASK_RX_HIGH_TH_IDX_8812F) +#define BIT_SET_RX_HIGH_TH_IDX_8812F(x, v) \ + (BIT_CLEAR_RX_HIGH_TH_IDX_8812F(x) | BIT_RX_HIGH_TH_IDX_8812F(v)) + +#define BIT_SHIFT_RX_MED_TH_IDX_8812F 12 +#define BIT_MASK_RX_MED_TH_IDX_8812F 0x7 +#define BIT_RX_MED_TH_IDX_8812F(x) \ + (((x) & BIT_MASK_RX_MED_TH_IDX_8812F) << BIT_SHIFT_RX_MED_TH_IDX_8812F) +#define BITS_RX_MED_TH_IDX_8812F \ + (BIT_MASK_RX_MED_TH_IDX_8812F << BIT_SHIFT_RX_MED_TH_IDX_8812F) +#define BIT_CLEAR_RX_MED_TH_IDX_8812F(x) ((x) & (~BITS_RX_MED_TH_IDX_8812F)) +#define BIT_GET_RX_MED_TH_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RX_MED_TH_IDX_8812F) & BIT_MASK_RX_MED_TH_IDX_8812F) +#define BIT_SET_RX_MED_TH_IDX_8812F(x, v) \ + (BIT_CLEAR_RX_MED_TH_IDX_8812F(x) | BIT_RX_MED_TH_IDX_8812F(v)) + +#define BIT_SHIFT_RX_LOW_TH_IDX_8812F 8 +#define BIT_MASK_RX_LOW_TH_IDX_8812F 0x7 +#define BIT_RX_LOW_TH_IDX_8812F(x) \ + (((x) & BIT_MASK_RX_LOW_TH_IDX_8812F) << BIT_SHIFT_RX_LOW_TH_IDX_8812F) +#define BITS_RX_LOW_TH_IDX_8812F \ + (BIT_MASK_RX_LOW_TH_IDX_8812F << BIT_SHIFT_RX_LOW_TH_IDX_8812F) +#define BIT_CLEAR_RX_LOW_TH_IDX_8812F(x) ((x) & (~BITS_RX_LOW_TH_IDX_8812F)) +#define BIT_GET_RX_LOW_TH_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TH_IDX_8812F) & BIT_MASK_RX_LOW_TH_IDX_8812F) +#define BIT_SET_RX_LOW_TH_IDX_8812F(x, v) \ + (BIT_CLEAR_RX_LOW_TH_IDX_8812F(x) | BIT_RX_LOW_TH_IDX_8812F(v)) + +#define BIT_SHIFT_LTR_SPACE_IDX_8812F 4 +#define BIT_MASK_LTR_SPACE_IDX_8812F 0x3 +#define BIT_LTR_SPACE_IDX_8812F(x) \ + (((x) & BIT_MASK_LTR_SPACE_IDX_8812F) << BIT_SHIFT_LTR_SPACE_IDX_8812F) +#define BITS_LTR_SPACE_IDX_8812F \ + (BIT_MASK_LTR_SPACE_IDX_8812F << BIT_SHIFT_LTR_SPACE_IDX_8812F) +#define BIT_CLEAR_LTR_SPACE_IDX_8812F(x) ((x) & (~BITS_LTR_SPACE_IDX_8812F)) +#define BIT_GET_LTR_SPACE_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_LTR_SPACE_IDX_8812F) & BIT_MASK_LTR_SPACE_IDX_8812F) +#define BIT_SET_LTR_SPACE_IDX_8812F(x, v) \ + (BIT_CLEAR_LTR_SPACE_IDX_8812F(x) | BIT_LTR_SPACE_IDX_8812F(v)) + +#define BIT_SHIFT_LTR_IDLE_TIMER_IDX_8812F 0 +#define BIT_MASK_LTR_IDLE_TIMER_IDX_8812F 0x7 +#define BIT_LTR_IDLE_TIMER_IDX_8812F(x) \ + (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX_8812F) \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8812F) +#define BITS_LTR_IDLE_TIMER_IDX_8812F \ + (BIT_MASK_LTR_IDLE_TIMER_IDX_8812F \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8812F) +#define BIT_CLEAR_LTR_IDLE_TIMER_IDX_8812F(x) \ + ((x) & (~BITS_LTR_IDLE_TIMER_IDX_8812F)) +#define BIT_GET_LTR_IDLE_TIMER_IDX_8812F(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX_8812F) & \ + BIT_MASK_LTR_IDLE_TIMER_IDX_8812F) +#define BIT_SET_LTR_IDLE_TIMER_IDX_8812F(x, v) \ + (BIT_CLEAR_LTR_IDLE_TIMER_IDX_8812F(x) | \ + BIT_LTR_IDLE_TIMER_IDX_8812F(v)) + +/* 2 REG_LTR_IDLE_LATENCY_V1_8812F */ + +#define BIT_SHIFT_LTR_IDLE_L_8812F 0 +#define BIT_MASK_LTR_IDLE_L_8812F 0xffffffffL +#define BIT_LTR_IDLE_L_8812F(x) \ + (((x) & BIT_MASK_LTR_IDLE_L_8812F) << BIT_SHIFT_LTR_IDLE_L_8812F) +#define BITS_LTR_IDLE_L_8812F \ + (BIT_MASK_LTR_IDLE_L_8812F << BIT_SHIFT_LTR_IDLE_L_8812F) +#define BIT_CLEAR_LTR_IDLE_L_8812F(x) ((x) & (~BITS_LTR_IDLE_L_8812F)) +#define BIT_GET_LTR_IDLE_L_8812F(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_L_8812F) & BIT_MASK_LTR_IDLE_L_8812F) +#define BIT_SET_LTR_IDLE_L_8812F(x, v) \ + (BIT_CLEAR_LTR_IDLE_L_8812F(x) | BIT_LTR_IDLE_L_8812F(v)) + +/* 2 REG_LTR_ACTIVE_LATENCY_V1_8812F */ + +#define BIT_SHIFT_LTR_ACT_L_8812F 0 +#define BIT_MASK_LTR_ACT_L_8812F 0xffffffffL +#define BIT_LTR_ACT_L_8812F(x) \ + (((x) & BIT_MASK_LTR_ACT_L_8812F) << BIT_SHIFT_LTR_ACT_L_8812F) +#define BITS_LTR_ACT_L_8812F \ + (BIT_MASK_LTR_ACT_L_8812F << BIT_SHIFT_LTR_ACT_L_8812F) +#define BIT_CLEAR_LTR_ACT_L_8812F(x) ((x) & (~BITS_LTR_ACT_L_8812F)) +#define BIT_GET_LTR_ACT_L_8812F(x) \ + (((x) >> BIT_SHIFT_LTR_ACT_L_8812F) & BIT_MASK_LTR_ACT_L_8812F) +#define BIT_SET_LTR_ACT_L_8812F(x, v) \ + (BIT_CLEAR_LTR_ACT_L_8812F(x) | BIT_LTR_ACT_L_8812F(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_8812F */ + +#define BIT_SHIFT_TRAIN_STA_ADDR_0_8812F 0 +#define BIT_MASK_TRAIN_STA_ADDR_0_8812F 0xffffffffL +#define BIT_TRAIN_STA_ADDR_0_8812F(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_0_8812F) \ + << BIT_SHIFT_TRAIN_STA_ADDR_0_8812F) +#define BITS_TRAIN_STA_ADDR_0_8812F \ + (BIT_MASK_TRAIN_STA_ADDR_0_8812F << BIT_SHIFT_TRAIN_STA_ADDR_0_8812F) +#define BIT_CLEAR_TRAIN_STA_ADDR_0_8812F(x) \ + ((x) & (~BITS_TRAIN_STA_ADDR_0_8812F)) +#define BIT_GET_TRAIN_STA_ADDR_0_8812F(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_0_8812F) & \ + BIT_MASK_TRAIN_STA_ADDR_0_8812F) +#define BIT_SET_TRAIN_STA_ADDR_0_8812F(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_0_8812F(x) | BIT_TRAIN_STA_ADDR_0_8812F(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_1_8812F */ +#define BIT_ANTTRN_SWITCH_8812F BIT(19) +#define BIT_APPEND_MACID_IN_RESP_EN_1_8812F BIT(18) +#define BIT_ADDR2_MATCH_EN_1_8812F BIT(17) +#define BIT_ANTTRN_EN_1_8812F BIT(16) + +#define BIT_SHIFT_TRAIN_STA_ADDR_1_8812F 0 +#define BIT_MASK_TRAIN_STA_ADDR_1_8812F 0xffff +#define BIT_TRAIN_STA_ADDR_1_8812F(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_1_8812F) \ + << BIT_SHIFT_TRAIN_STA_ADDR_1_8812F) +#define BITS_TRAIN_STA_ADDR_1_8812F \ + (BIT_MASK_TRAIN_STA_ADDR_1_8812F << BIT_SHIFT_TRAIN_STA_ADDR_1_8812F) +#define BIT_CLEAR_TRAIN_STA_ADDR_1_8812F(x) \ + ((x) & (~BITS_TRAIN_STA_ADDR_1_8812F)) +#define BIT_GET_TRAIN_STA_ADDR_1_8812F(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_1_8812F) & \ + BIT_MASK_TRAIN_STA_ADDR_1_8812F) +#define BIT_SET_TRAIN_STA_ADDR_1_8812F(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_1_8812F(x) | BIT_TRAIN_STA_ADDR_1_8812F(v)) + +/* 2 REG_WMAC_PKTCNT_RWD_8812F */ + +#define BIT_SHIFT_PKTCNT_BSSIDMAP_8812F 4 +#define BIT_MASK_PKTCNT_BSSIDMAP_8812F 0xf +#define BIT_PKTCNT_BSSIDMAP_8812F(x) \ + (((x) & BIT_MASK_PKTCNT_BSSIDMAP_8812F) \ + << BIT_SHIFT_PKTCNT_BSSIDMAP_8812F) +#define BITS_PKTCNT_BSSIDMAP_8812F \ + (BIT_MASK_PKTCNT_BSSIDMAP_8812F << BIT_SHIFT_PKTCNT_BSSIDMAP_8812F) +#define BIT_CLEAR_PKTCNT_BSSIDMAP_8812F(x) ((x) & (~BITS_PKTCNT_BSSIDMAP_8812F)) +#define BIT_GET_PKTCNT_BSSIDMAP_8812F(x) \ + (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP_8812F) & \ + BIT_MASK_PKTCNT_BSSIDMAP_8812F) +#define BIT_SET_PKTCNT_BSSIDMAP_8812F(x, v) \ + (BIT_CLEAR_PKTCNT_BSSIDMAP_8812F(x) | BIT_PKTCNT_BSSIDMAP_8812F(v)) + +#define BIT_PKTCNT_CNTRST_8812F BIT(1) +#define BIT_PKTCNT_CNTEN_8812F BIT(0) + +/* 2 REG_WMAC_PKTCNT_CTRL_8812F */ +#define BIT_WMAC_PKTCNT_TRST_8812F BIT(9) +#define BIT_WMAC_PKTCNT_FEN_8812F BIT(8) + +#define BIT_SHIFT_WMAC_PKTCNT_CFGAD_8812F 0 +#define BIT_MASK_WMAC_PKTCNT_CFGAD_8812F 0xff +#define BIT_WMAC_PKTCNT_CFGAD_8812F(x) \ + (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD_8812F) \ + << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8812F) +#define BITS_WMAC_PKTCNT_CFGAD_8812F \ + (BIT_MASK_WMAC_PKTCNT_CFGAD_8812F << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8812F) +#define BIT_CLEAR_WMAC_PKTCNT_CFGAD_8812F(x) \ + ((x) & (~BITS_WMAC_PKTCNT_CFGAD_8812F)) +#define BIT_GET_WMAC_PKTCNT_CFGAD_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD_8812F) & \ + BIT_MASK_WMAC_PKTCNT_CFGAD_8812F) +#define BIT_SET_WMAC_PKTCNT_CFGAD_8812F(x, v) \ + (BIT_CLEAR_WMAC_PKTCNT_CFGAD_8812F(x) | BIT_WMAC_PKTCNT_CFGAD_8812F(v)) + +/* 2 REG_IQ_DUMP_8812F */ + +#define BIT_SHIFT_DUMP_OK_ADDR_8812F 16 +#define BIT_MASK_DUMP_OK_ADDR_8812F 0xffff +#define BIT_DUMP_OK_ADDR_8812F(x) \ + (((x) & BIT_MASK_DUMP_OK_ADDR_8812F) << BIT_SHIFT_DUMP_OK_ADDR_8812F) +#define BITS_DUMP_OK_ADDR_8812F \ + (BIT_MASK_DUMP_OK_ADDR_8812F << BIT_SHIFT_DUMP_OK_ADDR_8812F) +#define BIT_CLEAR_DUMP_OK_ADDR_8812F(x) ((x) & (~BITS_DUMP_OK_ADDR_8812F)) +#define BIT_GET_DUMP_OK_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_DUMP_OK_ADDR_8812F) & BIT_MASK_DUMP_OK_ADDR_8812F) +#define BIT_SET_DUMP_OK_ADDR_8812F(x, v) \ + (BIT_CLEAR_DUMP_OK_ADDR_8812F(x) | BIT_DUMP_OK_ADDR_8812F(v)) + +#define BIT_MACDBG_TRIG_IQDUMP_8812F BIT(15) + +#define BIT_SHIFT_R_TRIG_TIME_SEL_8812F 8 +#define BIT_MASK_R_TRIG_TIME_SEL_8812F 0x7f +#define BIT_R_TRIG_TIME_SEL_8812F(x) \ + (((x) & BIT_MASK_R_TRIG_TIME_SEL_8812F) \ + << BIT_SHIFT_R_TRIG_TIME_SEL_8812F) +#define BITS_R_TRIG_TIME_SEL_8812F \ + (BIT_MASK_R_TRIG_TIME_SEL_8812F << BIT_SHIFT_R_TRIG_TIME_SEL_8812F) +#define BIT_CLEAR_R_TRIG_TIME_SEL_8812F(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8812F)) +#define BIT_GET_R_TRIG_TIME_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8812F) & \ + BIT_MASK_R_TRIG_TIME_SEL_8812F) +#define BIT_SET_R_TRIG_TIME_SEL_8812F(x, v) \ + (BIT_CLEAR_R_TRIG_TIME_SEL_8812F(x) | BIT_R_TRIG_TIME_SEL_8812F(v)) + +#define BIT_SHIFT_R_MAC_TRIG_SEL_8812F 6 +#define BIT_MASK_R_MAC_TRIG_SEL_8812F 0x3 +#define BIT_R_MAC_TRIG_SEL_8812F(x) \ + (((x) & BIT_MASK_R_MAC_TRIG_SEL_8812F) \ + << BIT_SHIFT_R_MAC_TRIG_SEL_8812F) +#define BITS_R_MAC_TRIG_SEL_8812F \ + (BIT_MASK_R_MAC_TRIG_SEL_8812F << BIT_SHIFT_R_MAC_TRIG_SEL_8812F) +#define BIT_CLEAR_R_MAC_TRIG_SEL_8812F(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8812F)) +#define BIT_GET_R_MAC_TRIG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8812F) & \ + BIT_MASK_R_MAC_TRIG_SEL_8812F) +#define BIT_SET_R_MAC_TRIG_SEL_8812F(x, v) \ + (BIT_CLEAR_R_MAC_TRIG_SEL_8812F(x) | BIT_R_MAC_TRIG_SEL_8812F(v)) + +#define BIT_MAC_TRIG_REG_8812F BIT(5) + +#define BIT_SHIFT_R_LEVEL_PULSE_SEL_8812F 3 +#define BIT_MASK_R_LEVEL_PULSE_SEL_8812F 0x3 +#define BIT_R_LEVEL_PULSE_SEL_8812F(x) \ + (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8812F) \ + << BIT_SHIFT_R_LEVEL_PULSE_SEL_8812F) +#define BITS_R_LEVEL_PULSE_SEL_8812F \ + (BIT_MASK_R_LEVEL_PULSE_SEL_8812F << BIT_SHIFT_R_LEVEL_PULSE_SEL_8812F) +#define BIT_CLEAR_R_LEVEL_PULSE_SEL_8812F(x) \ + ((x) & (~BITS_R_LEVEL_PULSE_SEL_8812F)) +#define BIT_GET_R_LEVEL_PULSE_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8812F) & \ + BIT_MASK_R_LEVEL_PULSE_SEL_8812F) +#define BIT_SET_R_LEVEL_PULSE_SEL_8812F(x, v) \ + (BIT_CLEAR_R_LEVEL_PULSE_SEL_8812F(x) | BIT_R_LEVEL_PULSE_SEL_8812F(v)) + +#define BIT_EN_LA_MAC_8812F BIT(2) +#define BIT_R_EN_IQDUMP_8812F BIT(1) +#define BIT_R_IQDATA_DUMP_8812F BIT(0) + +/* 2 REG_IQ_DUMP_1_8812F */ + +#define BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8812F 0 +#define BIT_MASK_R_WMAC_MASK_LA_MAC_1_8812F 0xffffffffL +#define BIT_R_WMAC_MASK_LA_MAC_1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_1_8812F) \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8812F) +#define BITS_R_WMAC_MASK_LA_MAC_1_8812F \ + (BIT_MASK_R_WMAC_MASK_LA_MAC_1_8812F \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8812F) +#define BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8812F(x) \ + ((x) & (~BITS_R_WMAC_MASK_LA_MAC_1_8812F)) +#define BIT_GET_R_WMAC_MASK_LA_MAC_1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8812F) & \ + BIT_MASK_R_WMAC_MASK_LA_MAC_1_8812F) +#define BIT_SET_R_WMAC_MASK_LA_MAC_1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8812F(x) | \ + BIT_R_WMAC_MASK_LA_MAC_1_8812F(v)) + +/* 2 REG_IQ_DUMP_2_8812F */ + +#define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8812F 0 +#define BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8812F 0xffffffffL +#define BIT_R_WMAC_MATCH_REF_MAC_2_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8812F) \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8812F) +#define BITS_R_WMAC_MATCH_REF_MAC_2_8812F \ + (BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8812F \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8812F) +#define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8812F(x) \ + ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_2_8812F)) +#define BIT_GET_R_WMAC_MATCH_REF_MAC_2_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8812F) & \ + BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8812F) +#define BIT_SET_R_WMAC_MATCH_REF_MAC_2_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8812F(x) | \ + BIT_R_WMAC_MATCH_REF_MAC_2_8812F(v)) + +/* 2 REG_WMAC_FTM_CTL_8812F */ +#define BIT_RXFTM_TXACK_SC_8812F BIT(6) +#define BIT_RXFTM_TXACK_BW_8812F BIT(5) +#define BIT_RXFTM_EN_8812F BIT(3) +#define BIT_RXFTMREQ_BYDRV_8812F BIT(2) +#define BIT_RXFTMREQ_EN_8812F BIT(1) +#define BIT_FTM_EN_8812F BIT(0) + +/* 2 REG_WMAC_IQ_MDPK_FUNC_8812F */ + +/* 2 REG_WMAC_OPTION_FUNCTION_8812F */ + +#define BIT_SHIFT_R_OFDM_LEN_V1_8812F 16 +#define BIT_MASK_R_OFDM_LEN_V1_8812F 0xffff +#define BIT_R_OFDM_LEN_V1_8812F(x) \ + (((x) & BIT_MASK_R_OFDM_LEN_V1_8812F) << BIT_SHIFT_R_OFDM_LEN_V1_8812F) +#define BITS_R_OFDM_LEN_V1_8812F \ + (BIT_MASK_R_OFDM_LEN_V1_8812F << BIT_SHIFT_R_OFDM_LEN_V1_8812F) +#define BIT_CLEAR_R_OFDM_LEN_V1_8812F(x) ((x) & (~BITS_R_OFDM_LEN_V1_8812F)) +#define BIT_GET_R_OFDM_LEN_V1_8812F(x) \ + (((x) >> BIT_SHIFT_R_OFDM_LEN_V1_8812F) & BIT_MASK_R_OFDM_LEN_V1_8812F) +#define BIT_SET_R_OFDM_LEN_V1_8812F(x, v) \ + (BIT_CLEAR_R_OFDM_LEN_V1_8812F(x) | BIT_R_OFDM_LEN_V1_8812F(v)) + +#define BIT_SHIFT_R_CCK_LEN_8812F 0 +#define BIT_MASK_R_CCK_LEN_8812F 0xffff +#define BIT_R_CCK_LEN_8812F(x) \ + (((x) & BIT_MASK_R_CCK_LEN_8812F) << BIT_SHIFT_R_CCK_LEN_8812F) +#define BITS_R_CCK_LEN_8812F \ + (BIT_MASK_R_CCK_LEN_8812F << BIT_SHIFT_R_CCK_LEN_8812F) +#define BIT_CLEAR_R_CCK_LEN_8812F(x) ((x) & (~BITS_R_CCK_LEN_8812F)) +#define BIT_GET_R_CCK_LEN_8812F(x) \ + (((x) >> BIT_SHIFT_R_CCK_LEN_8812F) & BIT_MASK_R_CCK_LEN_8812F) +#define BIT_SET_R_CCK_LEN_8812F(x, v) \ + (BIT_CLEAR_R_CCK_LEN_8812F(x) | BIT_R_CCK_LEN_8812F(v)) + +/* 2 REG_WMAC_OPTION_FUNCTION_1_8812F */ + +#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8812F 24 +#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8812F 0xff +#define BIT_R_WMAC_RXFIFO_FULL_TH_1_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8812F) \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8812F) +#define BITS_R_WMAC_RXFIFO_FULL_TH_1_8812F \ + (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8812F \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8812F) +#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8812F(x) \ + ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_1_8812F)) +#define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8812F) & \ + BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8812F) +#define BIT_SET_R_WMAC_RXFIFO_FULL_TH_1_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8812F(x) | \ + BIT_R_WMAC_RXFIFO_FULL_TH_1_8812F(v)) + +#define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1_8812F BIT(23) +#define BIT_R_WMAC_RXRST_DLY_1_8812F BIT(22) +#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1_8812F BIT(21) +#define BIT_R_WMAC_SRCH_TXRPT_UA1_1_8812F BIT(20) +#define BIT_R_WMAC_SRCH_TXRPT_TYPE_1_8812F BIT(19) +#define BIT_R_WMAC_NDP_RST_1_8812F BIT(18) +#define BIT_R_WMAC_POWINT_EN_1_8812F BIT(17) +#define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1_8812F BIT(16) +#define BIT_R_WMAC_SRCH_TXRPT_MID_1_8812F BIT(15) +#define BIT_R_WMAC_PFIN_TOEN_1_8812F BIT(14) +#define BIT_R_WMAC_FIL_SECERR_1_8812F BIT(13) +#define BIT_R_WMAC_FIL_CTLPKTLEN_1_8812F BIT(12) +#define BIT_R_WMAC_FIL_FCTYPE_1_8812F BIT(11) +#define BIT_R_WMAC_FIL_FCPROVER_1_8812F BIT(10) +#define BIT_R_WMAC_PHYSTS_SNIF_1_8812F BIT(9) +#define BIT_R_WMAC_PHYSTS_PLCP_1_8812F BIT(8) +#define BIT_R_MAC_TCR_VBONF_RD_1_8812F BIT(7) +#define BIT_R_WMAC_TCR_MPAR_NDP_1_8812F BIT(6) +#define BIT_R_WMAC_NDP_FILTER_1_8812F BIT(5) +#define BIT_R_WMAC_RXLEN_SEL_1_8812F BIT(4) +#define BIT_R_WMAC_RXLEN_SEL1_1_8812F BIT(3) +#define BIT_R_OFDM_FILTER_1_8812F BIT(2) +#define BIT_R_WMAC_CHK_OFDM_LEN_1_8812F BIT(1) +#define BIT_R_WMAC_CHK_CCK_LEN_1_8812F BIT(0) + +/* 2 REG_WMAC_OPTION_FUNCTION_2_8812F */ + +#define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8812F 0 +#define BIT_MASK_R_WMAC_RX_FIL_LEN_2_8812F 0xffff +#define BIT_R_WMAC_RX_FIL_LEN_2_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2_8812F) \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8812F) +#define BITS_R_WMAC_RX_FIL_LEN_2_8812F \ + (BIT_MASK_R_WMAC_RX_FIL_LEN_2_8812F \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8812F) +#define BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8812F(x) \ + ((x) & (~BITS_R_WMAC_RX_FIL_LEN_2_8812F)) +#define BIT_GET_R_WMAC_RX_FIL_LEN_2_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8812F) & \ + BIT_MASK_R_WMAC_RX_FIL_LEN_2_8812F) +#define BIT_SET_R_WMAC_RX_FIL_LEN_2_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8812F(x) | \ + BIT_R_WMAC_RX_FIL_LEN_2_8812F(v)) + +/* 2 REG_RX_FILTER_FUNCTION_8812F */ +#define BIT_RXHANG_EN_8812F BIT(15) +#define BIT_R_WMAC_MHRDDY_LATCH_8812F BIT(14) +#define BIT_R_WMAC_MHRDDY_CLR_8812F BIT(13) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8812F BIT(12) +#define BIT_WMAC_DIS_VHT_PLCP_CHK_MU_8812F BIT(11) +#define BIT_R_CHK_DELIMIT_LEN_8812F BIT(10) +#define BIT_R_REAPTER_ADDR_MATCH_8812F BIT(9) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8812F BIT(8) +#define BIT_R_LATCH_MACHRDY_8812F BIT(7) +#define BIT_R_WMAC_RXFIL_REND_8812F BIT(6) +#define BIT_R_WMAC_MPDURDY_CLR_8812F BIT(5) +#define BIT_R_WMAC_CLRRXSEC_8812F BIT(4) +#define BIT_R_WMAC_RXFIL_RDEL_8812F BIT(3) +#define BIT_R_WMAC_RXFIL_FCSE_8812F BIT(2) +#define BIT_R_WMAC_RXFIL_MESH_DEL_8812F BIT(1) +#define BIT_R_WMAC_RXFIL_MASKM_8812F BIT(0) + +/* 2 REG_NDP_SIG_8812F */ + +#define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8812F 0 +#define BIT_MASK_R_WMAC_TXNDP_SIGB_8812F 0x1fffff +#define BIT_R_WMAC_TXNDP_SIGB_8812F(x) \ + (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8812F) \ + << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8812F) +#define BITS_R_WMAC_TXNDP_SIGB_8812F \ + (BIT_MASK_R_WMAC_TXNDP_SIGB_8812F << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8812F) +#define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8812F(x) \ + ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8812F)) +#define BIT_GET_R_WMAC_TXNDP_SIGB_8812F(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8812F) & \ + BIT_MASK_R_WMAC_TXNDP_SIGB_8812F) +#define BIT_SET_R_WMAC_TXNDP_SIGB_8812F(x, v) \ + (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8812F(x) | BIT_R_WMAC_TXNDP_SIGB_8812F(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_8812F */ + +#define BIT_SHIFT_R_MAC_DBG_SHIFT_8812F 8 +#define BIT_MASK_R_MAC_DBG_SHIFT_8812F 0x7 +#define BIT_R_MAC_DBG_SHIFT_8812F(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SHIFT_8812F) \ + << BIT_SHIFT_R_MAC_DBG_SHIFT_8812F) +#define BITS_R_MAC_DBG_SHIFT_8812F \ + (BIT_MASK_R_MAC_DBG_SHIFT_8812F << BIT_SHIFT_R_MAC_DBG_SHIFT_8812F) +#define BIT_CLEAR_R_MAC_DBG_SHIFT_8812F(x) ((x) & (~BITS_R_MAC_DBG_SHIFT_8812F)) +#define BIT_GET_R_MAC_DBG_SHIFT_8812F(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT_8812F) & \ + BIT_MASK_R_MAC_DBG_SHIFT_8812F) +#define BIT_SET_R_MAC_DBG_SHIFT_8812F(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SHIFT_8812F(x) | BIT_R_MAC_DBG_SHIFT_8812F(v)) + +#define BIT_SHIFT_R_MAC_DBG_SEL_8812F 0 +#define BIT_MASK_R_MAC_DBG_SEL_8812F 0x3 +#define BIT_R_MAC_DBG_SEL_8812F(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SEL_8812F) << BIT_SHIFT_R_MAC_DBG_SEL_8812F) +#define BITS_R_MAC_DBG_SEL_8812F \ + (BIT_MASK_R_MAC_DBG_SEL_8812F << BIT_SHIFT_R_MAC_DBG_SEL_8812F) +#define BIT_CLEAR_R_MAC_DBG_SEL_8812F(x) ((x) & (~BITS_R_MAC_DBG_SEL_8812F)) +#define BIT_GET_R_MAC_DBG_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SEL_8812F) & BIT_MASK_R_MAC_DBG_SEL_8812F) +#define BIT_SET_R_MAC_DBG_SEL_8812F(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SEL_8812F(x) | BIT_R_MAC_DBG_SEL_8812F(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_1_8812F */ + +#define BIT_SHIFT_R_MAC_DEBUG_1_8812F 0 +#define BIT_MASK_R_MAC_DEBUG_1_8812F 0xffffffffL +#define BIT_R_MAC_DEBUG_1_8812F(x) \ + (((x) & BIT_MASK_R_MAC_DEBUG_1_8812F) << BIT_SHIFT_R_MAC_DEBUG_1_8812F) +#define BITS_R_MAC_DEBUG_1_8812F \ + (BIT_MASK_R_MAC_DEBUG_1_8812F << BIT_SHIFT_R_MAC_DEBUG_1_8812F) +#define BIT_CLEAR_R_MAC_DEBUG_1_8812F(x) ((x) & (~BITS_R_MAC_DEBUG_1_8812F)) +#define BIT_GET_R_MAC_DEBUG_1_8812F(x) \ + (((x) >> BIT_SHIFT_R_MAC_DEBUG_1_8812F) & BIT_MASK_R_MAC_DEBUG_1_8812F) +#define BIT_SET_R_MAC_DEBUG_1_8812F(x, v) \ + (BIT_CLEAR_R_MAC_DEBUG_1_8812F(x) | BIT_R_MAC_DEBUG_1_8812F(v)) + +/* 2 REG_WSEC_OPTION_8812F */ +#define BIT_RXDEC_BM_MGNT_8812F BIT(22) +#define BIT_TXENC_BM_MGNT_8812F BIT(21) +#define BIT_RXDEC_UNI_MGNT_8812F BIT(20) +#define BIT_TXENC_UNI_MGNT_8812F BIT(19) +#define BIT_WMAC_SEC_MASKIV_8812F BIT(18) + +#define BIT_SHIFT_WMAC_SEC_PN_SEL_8812F 16 +#define BIT_MASK_WMAC_SEC_PN_SEL_8812F 0x3 +#define BIT_WMAC_SEC_PN_SEL_8812F(x) \ + (((x) & BIT_MASK_WMAC_SEC_PN_SEL_8812F) \ + << BIT_SHIFT_WMAC_SEC_PN_SEL_8812F) +#define BITS_WMAC_SEC_PN_SEL_8812F \ + (BIT_MASK_WMAC_SEC_PN_SEL_8812F << BIT_SHIFT_WMAC_SEC_PN_SEL_8812F) +#define BIT_CLEAR_WMAC_SEC_PN_SEL_8812F(x) ((x) & (~BITS_WMAC_SEC_PN_SEL_8812F)) +#define BIT_GET_WMAC_SEC_PN_SEL_8812F(x) \ + (((x) >> BIT_SHIFT_WMAC_SEC_PN_SEL_8812F) & \ + BIT_MASK_WMAC_SEC_PN_SEL_8812F) +#define BIT_SET_WMAC_SEC_PN_SEL_8812F(x, v) \ + (BIT_CLEAR_WMAC_SEC_PN_SEL_8812F(x) | BIT_WMAC_SEC_PN_SEL_8812F(v)) + +#define BIT_SHIFT_BT_TIME_CNT_8812F 0 +#define BIT_MASK_BT_TIME_CNT_8812F 0xff +#define BIT_BT_TIME_CNT_8812F(x) \ + (((x) & BIT_MASK_BT_TIME_CNT_8812F) << BIT_SHIFT_BT_TIME_CNT_8812F) +#define BITS_BT_TIME_CNT_8812F \ + (BIT_MASK_BT_TIME_CNT_8812F << BIT_SHIFT_BT_TIME_CNT_8812F) +#define BIT_CLEAR_BT_TIME_CNT_8812F(x) ((x) & (~BITS_BT_TIME_CNT_8812F)) +#define BIT_GET_BT_TIME_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_BT_TIME_CNT_8812F) & BIT_MASK_BT_TIME_CNT_8812F) +#define BIT_SET_BT_TIME_CNT_8812F(x, v) \ + (BIT_CLEAR_BT_TIME_CNT_8812F(x) | BIT_BT_TIME_CNT_8812F(v)) + +/* 2 REG_RTS_ADDRESS_0_8812F */ + +/* 2 REG_RTS_ADDRESS_0_1_8812F */ + +/* 2 REG_RTS_ADDRESS_1_8812F */ + +/* 2 REG_RTS_ADDRESS_1_1_8812F */ + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8812F */ +#define BIT_LTECOEX_ACCESS_START_V1_8812F BIT(31) +#define BIT_LTECOEX_WRITE_MODE_V1_8812F BIT(30) +#define BIT_LTECOEX_READY_BIT_V1_8812F BIT(29) + +#define BIT_SHIFT_WRITE_BYTE_EN_V1_8812F 16 +#define BIT_MASK_WRITE_BYTE_EN_V1_8812F 0xf +#define BIT_WRITE_BYTE_EN_V1_8812F(x) \ + (((x) & BIT_MASK_WRITE_BYTE_EN_V1_8812F) \ + << BIT_SHIFT_WRITE_BYTE_EN_V1_8812F) +#define BITS_WRITE_BYTE_EN_V1_8812F \ + (BIT_MASK_WRITE_BYTE_EN_V1_8812F << BIT_SHIFT_WRITE_BYTE_EN_V1_8812F) +#define BIT_CLEAR_WRITE_BYTE_EN_V1_8812F(x) \ + ((x) & (~BITS_WRITE_BYTE_EN_V1_8812F)) +#define BIT_GET_WRITE_BYTE_EN_V1_8812F(x) \ + (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1_8812F) & \ + BIT_MASK_WRITE_BYTE_EN_V1_8812F) +#define BIT_SET_WRITE_BYTE_EN_V1_8812F(x, v) \ + (BIT_CLEAR_WRITE_BYTE_EN_V1_8812F(x) | BIT_WRITE_BYTE_EN_V1_8812F(v)) + +#define BIT_SHIFT_LTECOEX_REG_ADDR_V1_8812F 0 +#define BIT_MASK_LTECOEX_REG_ADDR_V1_8812F 0xffff +#define BIT_LTECOEX_REG_ADDR_V1_8812F(x) \ + (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1_8812F) \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8812F) +#define BITS_LTECOEX_REG_ADDR_V1_8812F \ + (BIT_MASK_LTECOEX_REG_ADDR_V1_8812F \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8812F) +#define BIT_CLEAR_LTECOEX_REG_ADDR_V1_8812F(x) \ + ((x) & (~BITS_LTECOEX_REG_ADDR_V1_8812F)) +#define BIT_GET_LTECOEX_REG_ADDR_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1_8812F) & \ + BIT_MASK_LTECOEX_REG_ADDR_V1_8812F) +#define BIT_SET_LTECOEX_REG_ADDR_V1_8812F(x, v) \ + (BIT_CLEAR_LTECOEX_REG_ADDR_V1_8812F(x) | \ + BIT_LTECOEX_REG_ADDR_V1_8812F(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8812F */ + +#define BIT_SHIFT_LTECOEX_W_DATA_V1_8812F 0 +#define BIT_MASK_LTECOEX_W_DATA_V1_8812F 0xffffffffL +#define BIT_LTECOEX_W_DATA_V1_8812F(x) \ + (((x) & BIT_MASK_LTECOEX_W_DATA_V1_8812F) \ + << BIT_SHIFT_LTECOEX_W_DATA_V1_8812F) +#define BITS_LTECOEX_W_DATA_V1_8812F \ + (BIT_MASK_LTECOEX_W_DATA_V1_8812F << BIT_SHIFT_LTECOEX_W_DATA_V1_8812F) +#define BIT_CLEAR_LTECOEX_W_DATA_V1_8812F(x) \ + ((x) & (~BITS_LTECOEX_W_DATA_V1_8812F)) +#define BIT_GET_LTECOEX_W_DATA_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1_8812F) & \ + BIT_MASK_LTECOEX_W_DATA_V1_8812F) +#define BIT_SET_LTECOEX_W_DATA_V1_8812F(x, v) \ + (BIT_CLEAR_LTECOEX_W_DATA_V1_8812F(x) | BIT_LTECOEX_W_DATA_V1_8812F(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8812F */ + +#define BIT_SHIFT_LTECOEX_R_DATA_V1_8812F 0 +#define BIT_MASK_LTECOEX_R_DATA_V1_8812F 0xffffffffL +#define BIT_LTECOEX_R_DATA_V1_8812F(x) \ + (((x) & BIT_MASK_LTECOEX_R_DATA_V1_8812F) \ + << BIT_SHIFT_LTECOEX_R_DATA_V1_8812F) +#define BITS_LTECOEX_R_DATA_V1_8812F \ + (BIT_MASK_LTECOEX_R_DATA_V1_8812F << BIT_SHIFT_LTECOEX_R_DATA_V1_8812F) +#define BIT_CLEAR_LTECOEX_R_DATA_V1_8812F(x) \ + ((x) & (~BITS_LTECOEX_R_DATA_V1_8812F)) +#define BIT_GET_LTECOEX_R_DATA_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1_8812F) & \ + BIT_MASK_LTECOEX_R_DATA_V1_8812F) +#define BIT_SET_LTECOEX_R_DATA_V1_8812F(x, v) \ + (BIT_CLEAR_LTECOEX_R_DATA_V1_8812F(x) | BIT_LTECOEX_R_DATA_V1_8812F(v)) + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_NOT_VALID_8812F */ + +/* 2 REG_SDIO_TX_CTRL_8812F */ + +#define BIT_SHIFT_SDIO_INT_TIMEOUT_8812F 16 +#define BIT_MASK_SDIO_INT_TIMEOUT_8812F 0xffff +#define BIT_SDIO_INT_TIMEOUT_8812F(x) \ + (((x) & BIT_MASK_SDIO_INT_TIMEOUT_8812F) \ + << BIT_SHIFT_SDIO_INT_TIMEOUT_8812F) +#define BITS_SDIO_INT_TIMEOUT_8812F \ + (BIT_MASK_SDIO_INT_TIMEOUT_8812F << BIT_SHIFT_SDIO_INT_TIMEOUT_8812F) +#define BIT_CLEAR_SDIO_INT_TIMEOUT_8812F(x) \ + ((x) & (~BITS_SDIO_INT_TIMEOUT_8812F)) +#define BIT_GET_SDIO_INT_TIMEOUT_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT_8812F) & \ + BIT_MASK_SDIO_INT_TIMEOUT_8812F) +#define BIT_SET_SDIO_INT_TIMEOUT_8812F(x, v) \ + (BIT_CLEAR_SDIO_INT_TIMEOUT_8812F(x) | BIT_SDIO_INT_TIMEOUT_8812F(v)) + +#define BIT_IO_ERR_STATUS_8812F BIT(15) +#define BIT_CMD53_W_MIX_8812F BIT(14) +#define BIT_CMD53_TX_FORMAT_8812F BIT(13) +#define BIT_CMD53_R_TIMEOUT_MASK_8812F BIT(12) + +#define BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8812F 10 +#define BIT_MASK_CMD53_R_TIMEOUT_UNIT_8812F 0x3 +#define BIT_CMD53_R_TIMEOUT_UNIT_8812F(x) \ + (((x) & BIT_MASK_CMD53_R_TIMEOUT_UNIT_8812F) \ + << BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8812F) +#define BITS_CMD53_R_TIMEOUT_UNIT_8812F \ + (BIT_MASK_CMD53_R_TIMEOUT_UNIT_8812F \ + << BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8812F) +#define BIT_CLEAR_CMD53_R_TIMEOUT_UNIT_8812F(x) \ + ((x) & (~BITS_CMD53_R_TIMEOUT_UNIT_8812F)) +#define BIT_GET_CMD53_R_TIMEOUT_UNIT_8812F(x) \ + (((x) >> BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8812F) & \ + BIT_MASK_CMD53_R_TIMEOUT_UNIT_8812F) +#define BIT_SET_CMD53_R_TIMEOUT_UNIT_8812F(x, v) \ + (BIT_CLEAR_CMD53_R_TIMEOUT_UNIT_8812F(x) | \ + BIT_CMD53_R_TIMEOUT_UNIT_8812F(v)) + +#define BIT_REPLY_ERRCRC_IN_DATA_8812F BIT(9) +#define BIT_EN_CMD53_OVERLAP_8812F BIT(8) +#define BIT_REPLY_ERR_IN_R5_8812F BIT(7) +#define BIT_R18A_EN_8812F BIT(6) +#define BIT_SDIO_CMD_FORCE_VLD_8812F BIT(5) +#define BIT_INIT_CMD_EN_8812F BIT(4) +#define BIT_RXINT_READ_MASK_DIS_8812F BIT(3) +#define BIT_EN_RXDMA_MASK_INT_8812F BIT(2) +#define BIT_EN_MASK_TIMER_8812F BIT(1) +#define BIT_CMD_ERR_STOP_INT_EN_8812F BIT(0) + +/* 2 REG_SDIO_CMD11_VOL_SWITCH_8812F */ + +#define BIT_SHIFT_CMD11_SEQ_END_DELAY_8812F 4 +#define BIT_MASK_CMD11_SEQ_END_DELAY_8812F 0xf +#define BIT_CMD11_SEQ_END_DELAY_8812F(x) \ + (((x) & BIT_MASK_CMD11_SEQ_END_DELAY_8812F) \ + << BIT_SHIFT_CMD11_SEQ_END_DELAY_8812F) +#define BITS_CMD11_SEQ_END_DELAY_8812F \ + (BIT_MASK_CMD11_SEQ_END_DELAY_8812F \ + << BIT_SHIFT_CMD11_SEQ_END_DELAY_8812F) +#define BIT_CLEAR_CMD11_SEQ_END_DELAY_8812F(x) \ + ((x) & (~BITS_CMD11_SEQ_END_DELAY_8812F)) +#define BIT_GET_CMD11_SEQ_END_DELAY_8812F(x) \ + (((x) >> BIT_SHIFT_CMD11_SEQ_END_DELAY_8812F) & \ + BIT_MASK_CMD11_SEQ_END_DELAY_8812F) +#define BIT_SET_CMD11_SEQ_END_DELAY_8812F(x, v) \ + (BIT_CLEAR_CMD11_SEQ_END_DELAY_8812F(x) | \ + BIT_CMD11_SEQ_END_DELAY_8812F(v)) + +#define BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8812F 1 +#define BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8812F 0x7 +#define BIT_CMD11_SEQ_SAMPLE_INTERVAL_8812F(x) \ + (((x) & BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8812F) \ + << BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8812F) +#define BITS_CMD11_SEQ_SAMPLE_INTERVAL_8812F \ + (BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8812F \ + << BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8812F) +#define BIT_CLEAR_CMD11_SEQ_SAMPLE_INTERVAL_8812F(x) \ + ((x) & (~BITS_CMD11_SEQ_SAMPLE_INTERVAL_8812F)) +#define BIT_GET_CMD11_SEQ_SAMPLE_INTERVAL_8812F(x) \ + (((x) >> BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8812F) & \ + BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8812F) +#define BIT_SET_CMD11_SEQ_SAMPLE_INTERVAL_8812F(x, v) \ + (BIT_CLEAR_CMD11_SEQ_SAMPLE_INTERVAL_8812F(x) | \ + BIT_CMD11_SEQ_SAMPLE_INTERVAL_8812F(v)) + +#define BIT_CMD11_SEQ_EN_8812F BIT(0) + +/* 2 REG_SDIO_CTRL_8812F */ +#define BIT_SIG_OUT_PH_8812F BIT(0) + +/* 2 REG_SDIO_DRIVING_8812F */ + +#define BIT_SHIFT_SDIO_DRV_TYPE_D_8812F 12 +#define BIT_MASK_SDIO_DRV_TYPE_D_8812F 0xf +#define BIT_SDIO_DRV_TYPE_D_8812F(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_D_8812F) \ + << BIT_SHIFT_SDIO_DRV_TYPE_D_8812F) +#define BITS_SDIO_DRV_TYPE_D_8812F \ + (BIT_MASK_SDIO_DRV_TYPE_D_8812F << BIT_SHIFT_SDIO_DRV_TYPE_D_8812F) +#define BIT_CLEAR_SDIO_DRV_TYPE_D_8812F(x) ((x) & (~BITS_SDIO_DRV_TYPE_D_8812F)) +#define BIT_GET_SDIO_DRV_TYPE_D_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_D_8812F) & \ + BIT_MASK_SDIO_DRV_TYPE_D_8812F) +#define BIT_SET_SDIO_DRV_TYPE_D_8812F(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_D_8812F(x) | BIT_SDIO_DRV_TYPE_D_8812F(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_C_8812F 8 +#define BIT_MASK_SDIO_DRV_TYPE_C_8812F 0xf +#define BIT_SDIO_DRV_TYPE_C_8812F(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_C_8812F) \ + << BIT_SHIFT_SDIO_DRV_TYPE_C_8812F) +#define BITS_SDIO_DRV_TYPE_C_8812F \ + (BIT_MASK_SDIO_DRV_TYPE_C_8812F << BIT_SHIFT_SDIO_DRV_TYPE_C_8812F) +#define BIT_CLEAR_SDIO_DRV_TYPE_C_8812F(x) ((x) & (~BITS_SDIO_DRV_TYPE_C_8812F)) +#define BIT_GET_SDIO_DRV_TYPE_C_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_C_8812F) & \ + BIT_MASK_SDIO_DRV_TYPE_C_8812F) +#define BIT_SET_SDIO_DRV_TYPE_C_8812F(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_C_8812F(x) | BIT_SDIO_DRV_TYPE_C_8812F(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_B_8812F 4 +#define BIT_MASK_SDIO_DRV_TYPE_B_8812F 0xf +#define BIT_SDIO_DRV_TYPE_B_8812F(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_B_8812F) \ + << BIT_SHIFT_SDIO_DRV_TYPE_B_8812F) +#define BITS_SDIO_DRV_TYPE_B_8812F \ + (BIT_MASK_SDIO_DRV_TYPE_B_8812F << BIT_SHIFT_SDIO_DRV_TYPE_B_8812F) +#define BIT_CLEAR_SDIO_DRV_TYPE_B_8812F(x) ((x) & (~BITS_SDIO_DRV_TYPE_B_8812F)) +#define BIT_GET_SDIO_DRV_TYPE_B_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_B_8812F) & \ + BIT_MASK_SDIO_DRV_TYPE_B_8812F) +#define BIT_SET_SDIO_DRV_TYPE_B_8812F(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_B_8812F(x) | BIT_SDIO_DRV_TYPE_B_8812F(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_A_8812F 0 +#define BIT_MASK_SDIO_DRV_TYPE_A_8812F 0xf +#define BIT_SDIO_DRV_TYPE_A_8812F(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_A_8812F) \ + << BIT_SHIFT_SDIO_DRV_TYPE_A_8812F) +#define BITS_SDIO_DRV_TYPE_A_8812F \ + (BIT_MASK_SDIO_DRV_TYPE_A_8812F << BIT_SHIFT_SDIO_DRV_TYPE_A_8812F) +#define BIT_CLEAR_SDIO_DRV_TYPE_A_8812F(x) ((x) & (~BITS_SDIO_DRV_TYPE_A_8812F)) +#define BIT_GET_SDIO_DRV_TYPE_A_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_A_8812F) & \ + BIT_MASK_SDIO_DRV_TYPE_A_8812F) +#define BIT_SET_SDIO_DRV_TYPE_A_8812F(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_A_8812F(x) | BIT_SDIO_DRV_TYPE_A_8812F(v)) + +/* 2 REG_SDIO_MONITOR_8812F */ + +#define BIT_SHIFT_SDIO_INT_START_8812F 0 +#define BIT_MASK_SDIO_INT_START_8812F 0xffffffffL +#define BIT_SDIO_INT_START_8812F(x) \ + (((x) & BIT_MASK_SDIO_INT_START_8812F) \ + << BIT_SHIFT_SDIO_INT_START_8812F) +#define BITS_SDIO_INT_START_8812F \ + (BIT_MASK_SDIO_INT_START_8812F << BIT_SHIFT_SDIO_INT_START_8812F) +#define BIT_CLEAR_SDIO_INT_START_8812F(x) ((x) & (~BITS_SDIO_INT_START_8812F)) +#define BIT_GET_SDIO_INT_START_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_START_8812F) & \ + BIT_MASK_SDIO_INT_START_8812F) +#define BIT_SET_SDIO_INT_START_8812F(x, v) \ + (BIT_CLEAR_SDIO_INT_START_8812F(x) | BIT_SDIO_INT_START_8812F(v)) + +/* 2 REG_SDIO_MONITOR_2_8812F */ +#define BIT_CMD53_WT_EN_8812F BIT(23) + +#define BIT_SHIFT_SDIO_CLK_MONITOR_8812F 21 +#define BIT_MASK_SDIO_CLK_MONITOR_8812F 0x3 +#define BIT_SDIO_CLK_MONITOR_8812F(x) \ + (((x) & BIT_MASK_SDIO_CLK_MONITOR_8812F) \ + << BIT_SHIFT_SDIO_CLK_MONITOR_8812F) +#define BITS_SDIO_CLK_MONITOR_8812F \ + (BIT_MASK_SDIO_CLK_MONITOR_8812F << BIT_SHIFT_SDIO_CLK_MONITOR_8812F) +#define BIT_CLEAR_SDIO_CLK_MONITOR_8812F(x) \ + ((x) & (~BITS_SDIO_CLK_MONITOR_8812F)) +#define BIT_GET_SDIO_CLK_MONITOR_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_CLK_MONITOR_8812F) & \ + BIT_MASK_SDIO_CLK_MONITOR_8812F) +#define BIT_SET_SDIO_CLK_MONITOR_8812F(x, v) \ + (BIT_CLEAR_SDIO_CLK_MONITOR_8812F(x) | BIT_SDIO_CLK_MONITOR_8812F(v)) + +#define BIT_SHIFT_SDIO_CLK_CNT_8812F 0 +#define BIT_MASK_SDIO_CLK_CNT_8812F 0x1fffff +#define BIT_SDIO_CLK_CNT_8812F(x) \ + (((x) & BIT_MASK_SDIO_CLK_CNT_8812F) << BIT_SHIFT_SDIO_CLK_CNT_8812F) +#define BITS_SDIO_CLK_CNT_8812F \ + (BIT_MASK_SDIO_CLK_CNT_8812F << BIT_SHIFT_SDIO_CLK_CNT_8812F) +#define BIT_CLEAR_SDIO_CLK_CNT_8812F(x) ((x) & (~BITS_SDIO_CLK_CNT_8812F)) +#define BIT_GET_SDIO_CLK_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_CLK_CNT_8812F) & BIT_MASK_SDIO_CLK_CNT_8812F) +#define BIT_SET_SDIO_CLK_CNT_8812F(x, v) \ + (BIT_CLEAR_SDIO_CLK_CNT_8812F(x) | BIT_SDIO_CLK_CNT_8812F(v)) + +/* 2 REG_SDIO_CTRL_2_8812F */ +#define BIT_SDIO_CLK_SMT_V1_8812F BIT(1) +#define BIT_SDIO_DATA_SMT_8812F BIT(0) + +/* 2 REG_SDIO_HIMR_8812F */ +#define BIT_SDIO_CRCERR_MSK_8812F BIT(31) +#define BIT_SDIO_HSISR3_IND_MSK_8812F BIT(30) +#define BIT_SDIO_HSISR2_IND_MSK_8812F BIT(29) +#define BIT_SDIO_HEISR_IND_MSK_8812F BIT(28) +#define BIT_SDIO_CTWEND_MSK_8812F BIT(27) +#define BIT_SDIO_ATIMEND_E_MSK_8812F BIT(26) +#define BIT_SDIIO_ATIMEND_MSK_8812F BIT(25) +#define BIT_SDIO_OCPINT_MSK_8812F BIT(24) +#define BIT_SDIO_PSTIMEOUT_MSK_8812F BIT(23) +#define BIT_SDIO_GTINT4_MSK_8812F BIT(22) +#define BIT_SDIO_GTINT3_MSK_8812F BIT(21) +#define BIT_SDIO_HSISR_IND_MSK_8812F BIT(20) +#define BIT_SDIO_CPWM2_MSK_8812F BIT(19) +#define BIT_SDIO_CPWM1_MSK_8812F BIT(18) +#define BIT_SDIO_C2HCMD_INT_MSK_8812F BIT(17) +#define BIT_SDIO_BCNERLY_INT_MSK_8812F BIT(16) +#define BIT_SDIO_TXBCNERR_MSK_8812F BIT(7) +#define BIT_SDIO_TXBCNOK_MSK_8812F BIT(6) +#define BIT_SDIO_RXFOVW_MSK_8812F BIT(5) +#define BIT_SDIO_TXFOVW_MSK_8812F BIT(4) +#define BIT_SDIO_RXERR_MSK_8812F BIT(3) +#define BIT_SDIO_TXERR_MSK_8812F BIT(2) +#define BIT_SDIO_AVAL_MSK_8812F BIT(1) +#define BIT_RX_REQUEST_MSK_8812F BIT(0) + +/* 2 REG_SDIO_HISR_8812F */ +#define BIT_SDIO_CRCERR_8812F BIT(31) +#define BIT_SDIO_HSISR3_IND_8812F BIT(30) +#define BIT_SDIO_HSISR2_IND_8812F BIT(29) +#define BIT_SDIO_HEISR_IND_8812F BIT(28) +#define BIT_SDIO_CTWEND_8812F BIT(27) +#define BIT_SDIO_ATIMEND_E_8812F BIT(26) +#define BIT_SDIO_ATIMEND_8812F BIT(25) +#define BIT_SDIO_OCPINT_8812F BIT(24) +#define BIT_SDIO_PSTIMEOUT_8812F BIT(23) +#define BIT_SDIO_GTINT4_8812F BIT(22) +#define BIT_SDIO_GTINT3_8812F BIT(21) +#define BIT_SDIO_HSISR_IND_8812F BIT(20) +#define BIT_SDIO_CPWM2_8812F BIT(19) +#define BIT_SDIO_CPWM1_8812F BIT(18) +#define BIT_SDIO_C2HCMD_INT_8812F BIT(17) +#define BIT_SDIO_BCNERLY_INT_8812F BIT(16) +#define BIT_SDIO_TXBCNERR_8812F BIT(7) +#define BIT_SDIO_TXBCNOK_8812F BIT(6) +#define BIT_SDIO_RXFOVW_8812F BIT(5) +#define BIT_SDIO_TXFOVW_8812F BIT(4) +#define BIT_SDIO_RXERR_8812F BIT(3) +#define BIT_SDIO_TXERR_8812F BIT(2) +#define BIT_SDIO_AVAL_8812F BIT(1) +#define BIT_RX_REQUEST_8812F BIT(0) + +/* 2 REG_SDIO_RX_REQ_LEN_8812F */ + +#define BIT_SHIFT_RX_REQ_LEN_V1_8812F 0 +#define BIT_MASK_RX_REQ_LEN_V1_8812F 0x3ffff +#define BIT_RX_REQ_LEN_V1_8812F(x) \ + (((x) & BIT_MASK_RX_REQ_LEN_V1_8812F) << BIT_SHIFT_RX_REQ_LEN_V1_8812F) +#define BITS_RX_REQ_LEN_V1_8812F \ + (BIT_MASK_RX_REQ_LEN_V1_8812F << BIT_SHIFT_RX_REQ_LEN_V1_8812F) +#define BIT_CLEAR_RX_REQ_LEN_V1_8812F(x) ((x) & (~BITS_RX_REQ_LEN_V1_8812F)) +#define BIT_GET_RX_REQ_LEN_V1_8812F(x) \ + (((x) >> BIT_SHIFT_RX_REQ_LEN_V1_8812F) & BIT_MASK_RX_REQ_LEN_V1_8812F) +#define BIT_SET_RX_REQ_LEN_V1_8812F(x, v) \ + (BIT_CLEAR_RX_REQ_LEN_V1_8812F(x) | BIT_RX_REQ_LEN_V1_8812F(v)) + +/* 2 REG_SDIO_FREE_TXPG_SEQ_V1_8812F */ + +#define BIT_SHIFT_FREE_TXPG_SEQ_8812F 0 +#define BIT_MASK_FREE_TXPG_SEQ_8812F 0xff +#define BIT_FREE_TXPG_SEQ_8812F(x) \ + (((x) & BIT_MASK_FREE_TXPG_SEQ_8812F) << BIT_SHIFT_FREE_TXPG_SEQ_8812F) +#define BITS_FREE_TXPG_SEQ_8812F \ + (BIT_MASK_FREE_TXPG_SEQ_8812F << BIT_SHIFT_FREE_TXPG_SEQ_8812F) +#define BIT_CLEAR_FREE_TXPG_SEQ_8812F(x) ((x) & (~BITS_FREE_TXPG_SEQ_8812F)) +#define BIT_GET_FREE_TXPG_SEQ_8812F(x) \ + (((x) >> BIT_SHIFT_FREE_TXPG_SEQ_8812F) & BIT_MASK_FREE_TXPG_SEQ_8812F) +#define BIT_SET_FREE_TXPG_SEQ_8812F(x, v) \ + (BIT_CLEAR_FREE_TXPG_SEQ_8812F(x) | BIT_FREE_TXPG_SEQ_8812F(v)) + +/* 2 REG_SDIO_FREE_TXPG_8812F */ + +#define BIT_SHIFT_MID_FREEPG_V1_8812F 16 +#define BIT_MASK_MID_FREEPG_V1_8812F 0xfff +#define BIT_MID_FREEPG_V1_8812F(x) \ + (((x) & BIT_MASK_MID_FREEPG_V1_8812F) << BIT_SHIFT_MID_FREEPG_V1_8812F) +#define BITS_MID_FREEPG_V1_8812F \ + (BIT_MASK_MID_FREEPG_V1_8812F << BIT_SHIFT_MID_FREEPG_V1_8812F) +#define BIT_CLEAR_MID_FREEPG_V1_8812F(x) ((x) & (~BITS_MID_FREEPG_V1_8812F)) +#define BIT_GET_MID_FREEPG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_MID_FREEPG_V1_8812F) & BIT_MASK_MID_FREEPG_V1_8812F) +#define BIT_SET_MID_FREEPG_V1_8812F(x, v) \ + (BIT_CLEAR_MID_FREEPG_V1_8812F(x) | BIT_MID_FREEPG_V1_8812F(v)) + +#define BIT_SHIFT_HIQ_FREEPG_V1_8812F 0 +#define BIT_MASK_HIQ_FREEPG_V1_8812F 0xfff +#define BIT_HIQ_FREEPG_V1_8812F(x) \ + (((x) & BIT_MASK_HIQ_FREEPG_V1_8812F) << BIT_SHIFT_HIQ_FREEPG_V1_8812F) +#define BITS_HIQ_FREEPG_V1_8812F \ + (BIT_MASK_HIQ_FREEPG_V1_8812F << BIT_SHIFT_HIQ_FREEPG_V1_8812F) +#define BIT_CLEAR_HIQ_FREEPG_V1_8812F(x) ((x) & (~BITS_HIQ_FREEPG_V1_8812F)) +#define BIT_GET_HIQ_FREEPG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_HIQ_FREEPG_V1_8812F) & BIT_MASK_HIQ_FREEPG_V1_8812F) +#define BIT_SET_HIQ_FREEPG_V1_8812F(x, v) \ + (BIT_CLEAR_HIQ_FREEPG_V1_8812F(x) | BIT_HIQ_FREEPG_V1_8812F(v)) + +/* 2 REG_SDIO_FREE_TXPG2_8812F */ + +#define BIT_SHIFT_PUB_FREEPG_V1_8812F 16 +#define BIT_MASK_PUB_FREEPG_V1_8812F 0xfff +#define BIT_PUB_FREEPG_V1_8812F(x) \ + (((x) & BIT_MASK_PUB_FREEPG_V1_8812F) << BIT_SHIFT_PUB_FREEPG_V1_8812F) +#define BITS_PUB_FREEPG_V1_8812F \ + (BIT_MASK_PUB_FREEPG_V1_8812F << BIT_SHIFT_PUB_FREEPG_V1_8812F) +#define BIT_CLEAR_PUB_FREEPG_V1_8812F(x) ((x) & (~BITS_PUB_FREEPG_V1_8812F)) +#define BIT_GET_PUB_FREEPG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_PUB_FREEPG_V1_8812F) & BIT_MASK_PUB_FREEPG_V1_8812F) +#define BIT_SET_PUB_FREEPG_V1_8812F(x, v) \ + (BIT_CLEAR_PUB_FREEPG_V1_8812F(x) | BIT_PUB_FREEPG_V1_8812F(v)) + +#define BIT_SHIFT_LOW_FREEPG_V1_8812F 0 +#define BIT_MASK_LOW_FREEPG_V1_8812F 0xfff +#define BIT_LOW_FREEPG_V1_8812F(x) \ + (((x) & BIT_MASK_LOW_FREEPG_V1_8812F) << BIT_SHIFT_LOW_FREEPG_V1_8812F) +#define BITS_LOW_FREEPG_V1_8812F \ + (BIT_MASK_LOW_FREEPG_V1_8812F << BIT_SHIFT_LOW_FREEPG_V1_8812F) +#define BIT_CLEAR_LOW_FREEPG_V1_8812F(x) ((x) & (~BITS_LOW_FREEPG_V1_8812F)) +#define BIT_GET_LOW_FREEPG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_LOW_FREEPG_V1_8812F) & BIT_MASK_LOW_FREEPG_V1_8812F) +#define BIT_SET_LOW_FREEPG_V1_8812F(x, v) \ + (BIT_CLEAR_LOW_FREEPG_V1_8812F(x) | BIT_LOW_FREEPG_V1_8812F(v)) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1_8812F */ + +#define BIT_SHIFT_NOAC_OQT_FREEPG_V1_8812F 24 +#define BIT_MASK_NOAC_OQT_FREEPG_V1_8812F 0xff +#define BIT_NOAC_OQT_FREEPG_V1_8812F(x) \ + (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1_8812F) \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8812F) +#define BITS_NOAC_OQT_FREEPG_V1_8812F \ + (BIT_MASK_NOAC_OQT_FREEPG_V1_8812F \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8812F) +#define BIT_CLEAR_NOAC_OQT_FREEPG_V1_8812F(x) \ + ((x) & (~BITS_NOAC_OQT_FREEPG_V1_8812F)) +#define BIT_GET_NOAC_OQT_FREEPG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1_8812F) & \ + BIT_MASK_NOAC_OQT_FREEPG_V1_8812F) +#define BIT_SET_NOAC_OQT_FREEPG_V1_8812F(x, v) \ + (BIT_CLEAR_NOAC_OQT_FREEPG_V1_8812F(x) | \ + BIT_NOAC_OQT_FREEPG_V1_8812F(v)) + +#define BIT_SHIFT_AC_OQT_FREEPG_V1_8812F 16 +#define BIT_MASK_AC_OQT_FREEPG_V1_8812F 0xff +#define BIT_AC_OQT_FREEPG_V1_8812F(x) \ + (((x) & BIT_MASK_AC_OQT_FREEPG_V1_8812F) \ + << BIT_SHIFT_AC_OQT_FREEPG_V1_8812F) +#define BITS_AC_OQT_FREEPG_V1_8812F \ + (BIT_MASK_AC_OQT_FREEPG_V1_8812F << BIT_SHIFT_AC_OQT_FREEPG_V1_8812F) +#define BIT_CLEAR_AC_OQT_FREEPG_V1_8812F(x) \ + ((x) & (~BITS_AC_OQT_FREEPG_V1_8812F)) +#define BIT_GET_AC_OQT_FREEPG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1_8812F) & \ + BIT_MASK_AC_OQT_FREEPG_V1_8812F) +#define BIT_SET_AC_OQT_FREEPG_V1_8812F(x, v) \ + (BIT_CLEAR_AC_OQT_FREEPG_V1_8812F(x) | BIT_AC_OQT_FREEPG_V1_8812F(v)) + +#define BIT_SHIFT_EXQ_FREEPG_V1_8812F 0 +#define BIT_MASK_EXQ_FREEPG_V1_8812F 0xfff +#define BIT_EXQ_FREEPG_V1_8812F(x) \ + (((x) & BIT_MASK_EXQ_FREEPG_V1_8812F) << BIT_SHIFT_EXQ_FREEPG_V1_8812F) +#define BITS_EXQ_FREEPG_V1_8812F \ + (BIT_MASK_EXQ_FREEPG_V1_8812F << BIT_SHIFT_EXQ_FREEPG_V1_8812F) +#define BIT_CLEAR_EXQ_FREEPG_V1_8812F(x) ((x) & (~BITS_EXQ_FREEPG_V1_8812F)) +#define BIT_GET_EXQ_FREEPG_V1_8812F(x) \ + (((x) >> BIT_SHIFT_EXQ_FREEPG_V1_8812F) & BIT_MASK_EXQ_FREEPG_V1_8812F) +#define BIT_SET_EXQ_FREEPG_V1_8812F(x, v) \ + (BIT_CLEAR_EXQ_FREEPG_V1_8812F(x) | BIT_EXQ_FREEPG_V1_8812F(v)) + +/* 2 REG_SDIO_TXPKT_EMPTY_8812F */ +#define BIT_SDIO_BCNQ_EMPTY_8812F BIT(11) +#define BIT_SDIO_HQQ_EMPTY_8812F BIT(10) +#define BIT_SDIO_MQQ_EMPTY_8812F BIT(9) +#define BIT_SDIO_MGQ_CPU_EMPTY_8812F BIT(8) +#define BIT_SDIO_AC7Q_EMPTY_8812F BIT(7) +#define BIT_SDIO_AC6Q_EMPTY_8812F BIT(6) +#define BIT_SDIO_AC5Q_EMPTY_8812F BIT(5) +#define BIT_SDIO_AC4Q_EMPTY_8812F BIT(4) +#define BIT_SDIO_AC3Q_EMPTY_8812F BIT(3) +#define BIT_SDIO_AC2Q_EMPTY_8812F BIT(2) +#define BIT_SDIO_AC1Q_EMPTY_8812F BIT(1) +#define BIT_SDIO_AC0Q_EMPTY_8812F BIT(0) + +/* 2 REG_SDIO_HTSFR_INFO_8812F */ + +#define BIT_SHIFT_HTSFR1_8812F 16 +#define BIT_MASK_HTSFR1_8812F 0xffff +#define BIT_HTSFR1_8812F(x) \ + (((x) & BIT_MASK_HTSFR1_8812F) << BIT_SHIFT_HTSFR1_8812F) +#define BITS_HTSFR1_8812F (BIT_MASK_HTSFR1_8812F << BIT_SHIFT_HTSFR1_8812F) +#define BIT_CLEAR_HTSFR1_8812F(x) ((x) & (~BITS_HTSFR1_8812F)) +#define BIT_GET_HTSFR1_8812F(x) \ + (((x) >> BIT_SHIFT_HTSFR1_8812F) & BIT_MASK_HTSFR1_8812F) +#define BIT_SET_HTSFR1_8812F(x, v) \ + (BIT_CLEAR_HTSFR1_8812F(x) | BIT_HTSFR1_8812F(v)) + +#define BIT_SHIFT_HTSFR0_8812F 0 +#define BIT_MASK_HTSFR0_8812F 0xffff +#define BIT_HTSFR0_8812F(x) \ + (((x) & BIT_MASK_HTSFR0_8812F) << BIT_SHIFT_HTSFR0_8812F) +#define BITS_HTSFR0_8812F (BIT_MASK_HTSFR0_8812F << BIT_SHIFT_HTSFR0_8812F) +#define BIT_CLEAR_HTSFR0_8812F(x) ((x) & (~BITS_HTSFR0_8812F)) +#define BIT_GET_HTSFR0_8812F(x) \ + (((x) >> BIT_SHIFT_HTSFR0_8812F) & BIT_MASK_HTSFR0_8812F) +#define BIT_SET_HTSFR0_8812F(x, v) \ + (BIT_CLEAR_HTSFR0_8812F(x) | BIT_HTSFR0_8812F(v)) + +/* 2 REG_SDIO_HCPWM1_V2_8812F */ +#define BIT_TOGGLE_8812F BIT(7) +#define BIT_CUR_PS_8812F BIT(0) + +/* 2 REG_SDIO_HCPWM2_V2_8812F */ + +/* 2 REG_SDIO_INDIRECT_REG_CFG_8812F */ +#define BIT_INDIRECT_REG_RDY_8812F BIT(20) +#define BIT_INDIRECT_REG_R_8812F BIT(19) +#define BIT_INDIRECT_REG_W_8812F BIT(18) + +#define BIT_SHIFT_INDIRECT_REG_SIZE_8812F 16 +#define BIT_MASK_INDIRECT_REG_SIZE_8812F 0x3 +#define BIT_INDIRECT_REG_SIZE_8812F(x) \ + (((x) & BIT_MASK_INDIRECT_REG_SIZE_8812F) \ + << BIT_SHIFT_INDIRECT_REG_SIZE_8812F) +#define BITS_INDIRECT_REG_SIZE_8812F \ + (BIT_MASK_INDIRECT_REG_SIZE_8812F << BIT_SHIFT_INDIRECT_REG_SIZE_8812F) +#define BIT_CLEAR_INDIRECT_REG_SIZE_8812F(x) \ + ((x) & (~BITS_INDIRECT_REG_SIZE_8812F)) +#define BIT_GET_INDIRECT_REG_SIZE_8812F(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE_8812F) & \ + BIT_MASK_INDIRECT_REG_SIZE_8812F) +#define BIT_SET_INDIRECT_REG_SIZE_8812F(x, v) \ + (BIT_CLEAR_INDIRECT_REG_SIZE_8812F(x) | BIT_INDIRECT_REG_SIZE_8812F(v)) + +#define BIT_SHIFT_INDIRECT_REG_ADDR_8812F 0 +#define BIT_MASK_INDIRECT_REG_ADDR_8812F 0xffff +#define BIT_INDIRECT_REG_ADDR_8812F(x) \ + (((x) & BIT_MASK_INDIRECT_REG_ADDR_8812F) \ + << BIT_SHIFT_INDIRECT_REG_ADDR_8812F) +#define BITS_INDIRECT_REG_ADDR_8812F \ + (BIT_MASK_INDIRECT_REG_ADDR_8812F << BIT_SHIFT_INDIRECT_REG_ADDR_8812F) +#define BIT_CLEAR_INDIRECT_REG_ADDR_8812F(x) \ + ((x) & (~BITS_INDIRECT_REG_ADDR_8812F)) +#define BIT_GET_INDIRECT_REG_ADDR_8812F(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR_8812F) & \ + BIT_MASK_INDIRECT_REG_ADDR_8812F) +#define BIT_SET_INDIRECT_REG_ADDR_8812F(x, v) \ + (BIT_CLEAR_INDIRECT_REG_ADDR_8812F(x) | BIT_INDIRECT_REG_ADDR_8812F(v)) + +/* 2 REG_SDIO_INDIRECT_REG_DATA_8812F */ + +#define BIT_SHIFT_INDIRECT_REG_DATA_8812F 0 +#define BIT_MASK_INDIRECT_REG_DATA_8812F 0xffffffffL +#define BIT_INDIRECT_REG_DATA_8812F(x) \ + (((x) & BIT_MASK_INDIRECT_REG_DATA_8812F) \ + << BIT_SHIFT_INDIRECT_REG_DATA_8812F) +#define BITS_INDIRECT_REG_DATA_8812F \ + (BIT_MASK_INDIRECT_REG_DATA_8812F << BIT_SHIFT_INDIRECT_REG_DATA_8812F) +#define BIT_CLEAR_INDIRECT_REG_DATA_8812F(x) \ + ((x) & (~BITS_INDIRECT_REG_DATA_8812F)) +#define BIT_GET_INDIRECT_REG_DATA_8812F(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_DATA_8812F) & \ + BIT_MASK_INDIRECT_REG_DATA_8812F) +#define BIT_SET_INDIRECT_REG_DATA_8812F(x, v) \ + (BIT_CLEAR_INDIRECT_REG_DATA_8812F(x) | BIT_INDIRECT_REG_DATA_8812F(v)) + +/* 2 REG_SDIO_H2C_8812F */ + +#define BIT_SHIFT_SDIO_H2C_MSG_8812F 0 +#define BIT_MASK_SDIO_H2C_MSG_8812F 0xffffffffL +#define BIT_SDIO_H2C_MSG_8812F(x) \ + (((x) & BIT_MASK_SDIO_H2C_MSG_8812F) << BIT_SHIFT_SDIO_H2C_MSG_8812F) +#define BITS_SDIO_H2C_MSG_8812F \ + (BIT_MASK_SDIO_H2C_MSG_8812F << BIT_SHIFT_SDIO_H2C_MSG_8812F) +#define BIT_CLEAR_SDIO_H2C_MSG_8812F(x) ((x) & (~BITS_SDIO_H2C_MSG_8812F)) +#define BIT_GET_SDIO_H2C_MSG_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_H2C_MSG_8812F) & BIT_MASK_SDIO_H2C_MSG_8812F) +#define BIT_SET_SDIO_H2C_MSG_8812F(x, v) \ + (BIT_CLEAR_SDIO_H2C_MSG_8812F(x) | BIT_SDIO_H2C_MSG_8812F(v)) + +/* 2 REG_SDIO_C2H_8812F */ + +#define BIT_SHIFT_SDIO_C2H_MSG_8812F 0 +#define BIT_MASK_SDIO_C2H_MSG_8812F 0xffffffffL +#define BIT_SDIO_C2H_MSG_8812F(x) \ + (((x) & BIT_MASK_SDIO_C2H_MSG_8812F) << BIT_SHIFT_SDIO_C2H_MSG_8812F) +#define BITS_SDIO_C2H_MSG_8812F \ + (BIT_MASK_SDIO_C2H_MSG_8812F << BIT_SHIFT_SDIO_C2H_MSG_8812F) +#define BIT_CLEAR_SDIO_C2H_MSG_8812F(x) ((x) & (~BITS_SDIO_C2H_MSG_8812F)) +#define BIT_GET_SDIO_C2H_MSG_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_C2H_MSG_8812F) & BIT_MASK_SDIO_C2H_MSG_8812F) +#define BIT_SET_SDIO_C2H_MSG_8812F(x, v) \ + (BIT_CLEAR_SDIO_C2H_MSG_8812F(x) | BIT_SDIO_C2H_MSG_8812F(v)) + +/* 2 REG_SDIO_HRPWM1_8812F */ +#define BIT_TOGGLE_8812F BIT(7) +#define BIT_ACK_8812F BIT(6) +#define BIT_REQ_PS_8812F BIT(0) + +/* 2 REG_SDIO_HRPWM2_8812F */ + +/* 2 REG_SDIO_HPS_CLKR_8812F */ + +/* 2 REG_SDIO_BUS_CTRL_8812F */ +#define BIT_INT_MASK_DIS_8812F BIT(4) +#define BIT_PAD_CLK_XHGE_EN_8812F BIT(3) +#define BIT_INTER_CLK_EN_8812F BIT(2) +#define BIT_EN_RPT_TXCRC_8812F BIT(1) +#define BIT_DIS_RXDMA_STS_8812F BIT(0) + +/* 2 REG_SDIO_HSUS_CTRL_8812F */ +#define BIT_SPI_PHASE_8812F BIT(5) +#define BIT_INTR_CTRL_8812F BIT(4) +#define BIT_SDIO_VOLTAGE_8812F BIT(3) +#define BIT_BYPASS_INIT_8812F BIT(2) +#define BIT_HCI_RESUME_RDY_8812F BIT(1) +#define BIT_HCI_SUS_REQ_8812F BIT(0) + +/* 2 REG_SDIO_RESPONSE_TIMER_8812F */ + +#define BIT_SHIFT_CMDIN_2RESP_TIMER_8812F 0 +#define BIT_MASK_CMDIN_2RESP_TIMER_8812F 0xffff +#define BIT_CMDIN_2RESP_TIMER_8812F(x) \ + (((x) & BIT_MASK_CMDIN_2RESP_TIMER_8812F) \ + << BIT_SHIFT_CMDIN_2RESP_TIMER_8812F) +#define BITS_CMDIN_2RESP_TIMER_8812F \ + (BIT_MASK_CMDIN_2RESP_TIMER_8812F << BIT_SHIFT_CMDIN_2RESP_TIMER_8812F) +#define BIT_CLEAR_CMDIN_2RESP_TIMER_8812F(x) \ + ((x) & (~BITS_CMDIN_2RESP_TIMER_8812F)) +#define BIT_GET_CMDIN_2RESP_TIMER_8812F(x) \ + (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER_8812F) & \ + BIT_MASK_CMDIN_2RESP_TIMER_8812F) +#define BIT_SET_CMDIN_2RESP_TIMER_8812F(x, v) \ + (BIT_CLEAR_CMDIN_2RESP_TIMER_8812F(x) | BIT_CMDIN_2RESP_TIMER_8812F(v)) + +/* 2 REG_SDIO_CMD_CRC_8812F */ + +#define BIT_SHIFT_SDIO_CMD_CRC_V1_8812F 0 +#define BIT_MASK_SDIO_CMD_CRC_V1_8812F 0xff +#define BIT_SDIO_CMD_CRC_V1_8812F(x) \ + (((x) & BIT_MASK_SDIO_CMD_CRC_V1_8812F) \ + << BIT_SHIFT_SDIO_CMD_CRC_V1_8812F) +#define BITS_SDIO_CMD_CRC_V1_8812F \ + (BIT_MASK_SDIO_CMD_CRC_V1_8812F << BIT_SHIFT_SDIO_CMD_CRC_V1_8812F) +#define BIT_CLEAR_SDIO_CMD_CRC_V1_8812F(x) ((x) & (~BITS_SDIO_CMD_CRC_V1_8812F)) +#define BIT_GET_SDIO_CMD_CRC_V1_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1_8812F) & \ + BIT_MASK_SDIO_CMD_CRC_V1_8812F) +#define BIT_SET_SDIO_CMD_CRC_V1_8812F(x, v) \ + (BIT_CLEAR_SDIO_CMD_CRC_V1_8812F(x) | BIT_SDIO_CMD_CRC_V1_8812F(v)) + +/* 2 REG_SDIO_HSISR_8812F */ +#define BIT_DRV_WLAN_INT_CLR_8812F BIT(1) +#define BIT_DRV_WLAN_INT_8812F BIT(0) + +/* 2 REG_SDIO_HSIMR_8812F */ +#define BIT_HISR_MASK_8812F BIT(0) + +/* 2 REG_SDIO_DIOERR_RPT_8812F */ +#define BIT_SDIO_PAGE_ERR_8812F BIT(0) + +/* 2 REG_SDIO_CMD_ERRCNT_8812F */ + +#define BIT_SHIFT_CMD_CRC_ERR_CNT_8812F 0 +#define BIT_MASK_CMD_CRC_ERR_CNT_8812F 0xff +#define BIT_CMD_CRC_ERR_CNT_8812F(x) \ + (((x) & BIT_MASK_CMD_CRC_ERR_CNT_8812F) \ + << BIT_SHIFT_CMD_CRC_ERR_CNT_8812F) +#define BITS_CMD_CRC_ERR_CNT_8812F \ + (BIT_MASK_CMD_CRC_ERR_CNT_8812F << BIT_SHIFT_CMD_CRC_ERR_CNT_8812F) +#define BIT_CLEAR_CMD_CRC_ERR_CNT_8812F(x) ((x) & (~BITS_CMD_CRC_ERR_CNT_8812F)) +#define BIT_GET_CMD_CRC_ERR_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT_8812F) & \ + BIT_MASK_CMD_CRC_ERR_CNT_8812F) +#define BIT_SET_CMD_CRC_ERR_CNT_8812F(x, v) \ + (BIT_CLEAR_CMD_CRC_ERR_CNT_8812F(x) | BIT_CMD_CRC_ERR_CNT_8812F(v)) + +/* 2 REG_SDIO_DATA_ERRCNT_8812F */ + +#define BIT_SHIFT_DATA_CRC_ERR_CNT_8812F 0 +#define BIT_MASK_DATA_CRC_ERR_CNT_8812F 0xff +#define BIT_DATA_CRC_ERR_CNT_8812F(x) \ + (((x) & BIT_MASK_DATA_CRC_ERR_CNT_8812F) \ + << BIT_SHIFT_DATA_CRC_ERR_CNT_8812F) +#define BITS_DATA_CRC_ERR_CNT_8812F \ + (BIT_MASK_DATA_CRC_ERR_CNT_8812F << BIT_SHIFT_DATA_CRC_ERR_CNT_8812F) +#define BIT_CLEAR_DATA_CRC_ERR_CNT_8812F(x) \ + ((x) & (~BITS_DATA_CRC_ERR_CNT_8812F)) +#define BIT_GET_DATA_CRC_ERR_CNT_8812F(x) \ + (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT_8812F) & \ + BIT_MASK_DATA_CRC_ERR_CNT_8812F) +#define BIT_SET_DATA_CRC_ERR_CNT_8812F(x, v) \ + (BIT_CLEAR_DATA_CRC_ERR_CNT_8812F(x) | BIT_DATA_CRC_ERR_CNT_8812F(v)) + +/* 2 REG_SDIO_CMD_ERR_CONTENT_8812F */ + +#define BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8812F 0 +#define BIT_MASK_SDIO_CMD_ERR_CONTENT_8812F 0xffffffffffL +#define BIT_SDIO_CMD_ERR_CONTENT_8812F(x) \ + (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT_8812F) \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8812F) +#define BITS_SDIO_CMD_ERR_CONTENT_8812F \ + (BIT_MASK_SDIO_CMD_ERR_CONTENT_8812F \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8812F) +#define BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8812F(x) \ + ((x) & (~BITS_SDIO_CMD_ERR_CONTENT_8812F)) +#define BIT_GET_SDIO_CMD_ERR_CONTENT_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8812F) & \ + BIT_MASK_SDIO_CMD_ERR_CONTENT_8812F) +#define BIT_SET_SDIO_CMD_ERR_CONTENT_8812F(x, v) \ + (BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8812F(x) | \ + BIT_SDIO_CMD_ERR_CONTENT_8812F(v)) + +/* 2 REG_SDIO_CRC_ERR_IDX_8812F */ +#define BIT_D3_CRC_ERR_8812F BIT(4) +#define BIT_D2_CRC_ERR_8812F BIT(3) +#define BIT_D1_CRC_ERR_8812F BIT(2) +#define BIT_D0_CRC_ERR_8812F BIT(1) +#define BIT_CMD_CRC_ERR_8812F BIT(0) + +/* 2 REG_SDIO_DATA_CRC_8812F */ + +#define BIT_SHIFT_SDIO_DATA_CRC_8812F 0 +#define BIT_MASK_SDIO_DATA_CRC_8812F 0xffff +#define BIT_SDIO_DATA_CRC_8812F(x) \ + (((x) & BIT_MASK_SDIO_DATA_CRC_8812F) << BIT_SHIFT_SDIO_DATA_CRC_8812F) +#define BITS_SDIO_DATA_CRC_8812F \ + (BIT_MASK_SDIO_DATA_CRC_8812F << BIT_SHIFT_SDIO_DATA_CRC_8812F) +#define BIT_CLEAR_SDIO_DATA_CRC_8812F(x) ((x) & (~BITS_SDIO_DATA_CRC_8812F)) +#define BIT_GET_SDIO_DATA_CRC_8812F(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_CRC_8812F) & BIT_MASK_SDIO_DATA_CRC_8812F) +#define BIT_SET_SDIO_DATA_CRC_8812F(x, v) \ + (BIT_CLEAR_SDIO_DATA_CRC_8812F(x) | BIT_SDIO_DATA_CRC_8812F(v)) + +/* 2 REG_SDIO_TRANS_FIFO_STATUS_8812F */ +#define BIT_TRANS_FIFO_UNDERFLOW_8812F BIT(1) +#define BIT_TRANS_FIFO_OVERFLOW_8812F BIT(0) + +#endif diff --git a/hal/halmac/halmac_bit_8814b.h b/hal/halmac/halmac_bit_8814b.h new file mode 100644 index 0000000..e15766c --- /dev/null +++ b/hal/halmac/halmac_bit_8814b.h @@ -0,0 +1,26513 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_BIT_8814B_H +#define __INC_HALMAC_BIT_8814B_H + +#define CPU_OPT_WIDTH 0x1F + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_SYS_ISO_CTRL_8814B */ +#define BIT_PWC_EV12V_8814B BIT(15) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_PA33V_EN_8814B BIT(13) +#define BIT_PA12V_EN_8814B BIT(12) +#define BIT_UA33V_EN_8814B BIT(11) +#define BIT_UA12V_EN_8814B BIT(10) +#define BIT_ISO_RFDIO_8814B BIT(9) +#define BIT_ISO_EB2CORE_8814B BIT(8) +#define BIT_ISO_DIOE_8814B BIT(7) +#define BIT_ISO_WLPON2PP_8814B BIT(6) +#define BIT_ISO_IP2MAC_WA2PP_8814B BIT(5) +#define BIT_ISO_PD2CORE_8814B BIT(4) +#define BIT_ISO_PA2PCIE_8814B BIT(3) +#define BIT_ISO_UD2CORE_8814B BIT(2) +#define BIT_ISO_UA2USB_8814B BIT(1) +#define BIT_ISO_WD2PP_8814B BIT(0) + +/* 2 REG_SYS_FUNC_EN_8814B */ +#define BIT_FEN_MREGEN_8814B BIT(15) +#define BIT_FEN_HWPDN_8814B BIT(14) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_FEN_ELDR_8814B BIT(12) +#define BIT_FEN_DCORE_8814B BIT(11) +#define BIT_FEN_CPUEN_8814B BIT(10) +#define BIT_FEN_DIOE_8814B BIT(9) +#define BIT_FEN_PCIED_8814B BIT(8) +#define BIT_FEN_PPLL_8814B BIT(7) +#define BIT_FEN_PCIEA_8814B BIT(6) +#define BIT_FEN_DIO_PCIE_8814B BIT(5) +#define BIT_FEN_USBD_8814B BIT(4) +#define BIT_FEN_UPLL_8814B BIT(3) +#define BIT_FEN_USBA_8814B BIT(2) +#define BIT_FEN_BB_GLB_RSTN_8814B BIT(1) +#define BIT_FEN_BBRSTB_8814B BIT(0) + +/* 2 REG_SYS_PW_CTRL_8814B */ +#define BIT_SOP_EABM_8814B BIT(31) +#define BIT_SOP_ACKF_8814B BIT(30) +#define BIT_SOP_ERCK_8814B BIT(29) +#define BIT_SOP_ESWR_8814B BIT(28) +#define BIT_SOP_PWMM_8814B BIT(27) +#define BIT_SOP_EECK_8814B BIT(26) +#define BIT_SOP_EXTL_8814B BIT(24) +#define BIT_SYM_OP_RING_12M_8814B BIT(22) +#define BIT_ROP_SWPR_8814B BIT(21) +#define BIT_DIS_HW_LPLDM_8814B BIT(20) +#define BIT_OPT_SWRST_WLMCU_8814B BIT(19) +#define BIT_RDY_SYSPWR_8814B BIT(17) +#define BIT_EN_WLON_8814B BIT(16) +#define BIT_APDM_HPDN_8814B BIT(15) +#define BIT_AFSM_PCIE_SUS_EN_8814B BIT(12) +#define BIT_AFSM_WLSUS_EN_8814B BIT(11) +#define BIT_APFM_SWLPS_8814B BIT(10) +#define BIT_APFM_OFFMAC_8814B BIT(9) +#define BIT_APFN_ONMAC_8814B BIT(8) +#define BIT_CHIP_PDN_EN_8814B BIT(7) +#define BIT_RDY_MACDIS_8814B BIT(6) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_PFM_WOWL_8814B BIT(3) +#define BIT_PFM_LDKP_8814B BIT(2) +#define BIT_WL_HCI_ALD_8814B BIT(1) +#define BIT_PFM_LDALL_8814B BIT(0) + +/* 2 REG_SYS_CLK_CTRL_8814B */ +#define BIT_DATA_CPU_CLK_EN_8814B BIT(15) +#define BIT_CPU_CLK_EN_8814B BIT(14) +#define BIT_SYMREG_CLK_EN_8814B BIT(13) +#define BIT_HCI_CLK_EN_8814B BIT(12) +#define BIT_MAC_CLK_EN_8814B BIT(11) +#define BIT_SEC_CLK_EN_8814B BIT(10) +#define BIT_PHY_SSC_RSTB_8814B BIT(9) +#define BIT_EXT_32K_EN_8814B BIT(8) +#define BIT_WL_CLK_TEST_8814B BIT(7) +#define BIT_OP_SPS_PWM_EN_8814B BIT(6) +#define BIT_LOADER_CLK_EN_8814B BIT(5) +#define BIT_MACSLP_8814B BIT(4) +#define BIT_WAKEPAD_EN_8814B BIT(3) +#define BIT_ROMD16V_EN_8814B BIT(2) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CNTD16V_EN_8814B BIT(0) + +/* 2 REG_SYS_EEPROM_CTRL_8814B */ + +#define BIT_SHIFT_VPDIDX_8814B 8 +#define BIT_MASK_VPDIDX_8814B 0xff +#define BIT_VPDIDX_8814B(x) \ + (((x) & BIT_MASK_VPDIDX_8814B) << BIT_SHIFT_VPDIDX_8814B) +#define BITS_VPDIDX_8814B (BIT_MASK_VPDIDX_8814B << BIT_SHIFT_VPDIDX_8814B) +#define BIT_CLEAR_VPDIDX_8814B(x) ((x) & (~BITS_VPDIDX_8814B)) +#define BIT_GET_VPDIDX_8814B(x) \ + (((x) >> BIT_SHIFT_VPDIDX_8814B) & BIT_MASK_VPDIDX_8814B) +#define BIT_SET_VPDIDX_8814B(x, v) \ + (BIT_CLEAR_VPDIDX_8814B(x) | BIT_VPDIDX_8814B(v)) + +#define BIT_SHIFT_EEM1_0_8814B 6 +#define BIT_MASK_EEM1_0_8814B 0x3 +#define BIT_EEM1_0_8814B(x) \ + (((x) & BIT_MASK_EEM1_0_8814B) << BIT_SHIFT_EEM1_0_8814B) +#define BITS_EEM1_0_8814B (BIT_MASK_EEM1_0_8814B << BIT_SHIFT_EEM1_0_8814B) +#define BIT_CLEAR_EEM1_0_8814B(x) ((x) & (~BITS_EEM1_0_8814B)) +#define BIT_GET_EEM1_0_8814B(x) \ + (((x) >> BIT_SHIFT_EEM1_0_8814B) & BIT_MASK_EEM1_0_8814B) +#define BIT_SET_EEM1_0_8814B(x, v) \ + (BIT_CLEAR_EEM1_0_8814B(x) | BIT_EEM1_0_8814B(v)) + +#define BIT_AUTOLOAD_SUS_8814B BIT(5) +#define BIT_EERPOMSEL_8814B BIT(4) +#define BIT_EECS_V1_8814B BIT(3) +#define BIT_EESK_V1_8814B BIT(2) +#define BIT_EEDI_V1_8814B BIT(1) +#define BIT_EEDO_V1_8814B BIT(0) + +/* 2 REG_EE_VPD_8814B */ + +#define BIT_SHIFT_VPD_DATA_8814B 0 +#define BIT_MASK_VPD_DATA_8814B 0xffffffffL +#define BIT_VPD_DATA_8814B(x) \ + (((x) & BIT_MASK_VPD_DATA_8814B) << BIT_SHIFT_VPD_DATA_8814B) +#define BITS_VPD_DATA_8814B \ + (BIT_MASK_VPD_DATA_8814B << BIT_SHIFT_VPD_DATA_8814B) +#define BIT_CLEAR_VPD_DATA_8814B(x) ((x) & (~BITS_VPD_DATA_8814B)) +#define BIT_GET_VPD_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_VPD_DATA_8814B) & BIT_MASK_VPD_DATA_8814B) +#define BIT_SET_VPD_DATA_8814B(x, v) \ + (BIT_CLEAR_VPD_DATA_8814B(x) | BIT_VPD_DATA_8814B(v)) + +/* 2 REG_SYS_SWR_CTRL1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CTRL_SPS_PWM_FREQ_8814B BIT(10) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_DISABLE_OPEN_SPS_LDO_8814B BIT(8) +#define BIT_MAC_ID_EN_8814B BIT(7) +#define BIT_WL_CTRL_XTAL_CADJ_8814B BIT(6) +#define BIT_AFE_BGEN_PCIE_OP_8814B BIT(2) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_SYS_SWR_CTRL2_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_SYS_SWR_CTRL3_8814B */ +#define BIT_SPS18_OCP_DIS_8814B BIT(31) + +#define BIT_SHIFT_SPS18_OCP_TH_8814B 16 +#define BIT_MASK_SPS18_OCP_TH_8814B 0x7fff +#define BIT_SPS18_OCP_TH_8814B(x) \ + (((x) & BIT_MASK_SPS18_OCP_TH_8814B) << BIT_SHIFT_SPS18_OCP_TH_8814B) +#define BITS_SPS18_OCP_TH_8814B \ + (BIT_MASK_SPS18_OCP_TH_8814B << BIT_SHIFT_SPS18_OCP_TH_8814B) +#define BIT_CLEAR_SPS18_OCP_TH_8814B(x) ((x) & (~BITS_SPS18_OCP_TH_8814B)) +#define BIT_GET_SPS18_OCP_TH_8814B(x) \ + (((x) >> BIT_SHIFT_SPS18_OCP_TH_8814B) & BIT_MASK_SPS18_OCP_TH_8814B) +#define BIT_SET_SPS18_OCP_TH_8814B(x, v) \ + (BIT_CLEAR_SPS18_OCP_TH_8814B(x) | BIT_SPS18_OCP_TH_8814B(v)) + +#define BIT_SHIFT_OCP_WINDOW_8814B 0 +#define BIT_MASK_OCP_WINDOW_8814B 0xffff +#define BIT_OCP_WINDOW_8814B(x) \ + (((x) & BIT_MASK_OCP_WINDOW_8814B) << BIT_SHIFT_OCP_WINDOW_8814B) +#define BITS_OCP_WINDOW_8814B \ + (BIT_MASK_OCP_WINDOW_8814B << BIT_SHIFT_OCP_WINDOW_8814B) +#define BIT_CLEAR_OCP_WINDOW_8814B(x) ((x) & (~BITS_OCP_WINDOW_8814B)) +#define BIT_GET_OCP_WINDOW_8814B(x) \ + (((x) >> BIT_SHIFT_OCP_WINDOW_8814B) & BIT_MASK_OCP_WINDOW_8814B) +#define BIT_SET_OCP_WINDOW_8814B(x, v) \ + (BIT_CLEAR_OCP_WINDOW_8814B(x) | BIT_OCP_WINDOW_8814B(v)) + +/* 2 REG_RSV_CTRL_8814B */ + +#define BIT_SHIFT_HREG_DBG_V1_8814B 12 +#define BIT_MASK_HREG_DBG_V1_8814B 0xfff +#define BIT_HREG_DBG_V1_8814B(x) \ + (((x) & BIT_MASK_HREG_DBG_V1_8814B) << BIT_SHIFT_HREG_DBG_V1_8814B) +#define BITS_HREG_DBG_V1_8814B \ + (BIT_MASK_HREG_DBG_V1_8814B << BIT_SHIFT_HREG_DBG_V1_8814B) +#define BIT_CLEAR_HREG_DBG_V1_8814B(x) ((x) & (~BITS_HREG_DBG_V1_8814B)) +#define BIT_GET_HREG_DBG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_HREG_DBG_V1_8814B) & BIT_MASK_HREG_DBG_V1_8814B) +#define BIT_SET_HREG_DBG_V1_8814B(x, v) \ + (BIT_CLEAR_HREG_DBG_V1_8814B(x) | BIT_HREG_DBG_V1_8814B(v)) + +#define BIT_WLMCUIOIF_8814B BIT(8) +#define BIT_LOCK_ALL_EN_8814B BIT(7) +#define BIT_R_DIS_PRST_8814B BIT(6) +#define BIT_WLOCK_1C_B6_8814B BIT(5) +#define BIT_WLOCK_40_8814B BIT(4) +#define BIT_WLOCK_08_8814B BIT(3) +#define BIT_WLOCK_04_8814B BIT(2) +#define BIT_WLOCK_00_8814B BIT(1) +#define BIT_WLOCK_ALL_8814B BIT(0) + +/* 2 REG_RF_CTRL_8814B */ +#define BIT_RF_SDMRSTB_8814B BIT(2) +#define BIT_RF_RSTB_8814B BIT(1) +#define BIT_RF_EN_8814B BIT(0) + +/* 2 REG_AFE_LDO_CTRL_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CPHY_LDO_CL_EN_8814B BIT(19) +#define BIT_CPHY_LDO_OK_8814B BIT(18) +#define BIT_PCIE_CALIB_EN_8814B BIT(17) +#define BIT_LDH12_EN_8814B BIT(16) +#define BIT_DATA_CPU_PWC_8814B BIT(15) +#define BIT_WLBBOFF_BIG_PWC_EN_8814B BIT(14) +#define BIT_WLBBOFF_SMALL_PWC_EN_8814B BIT(13) +#define BIT_WLMACOFF_BIG_PWC_EN_8814B BIT(12) +#define BIT_WLPON_PWC_EN_8814B BIT(11) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_LDOV12W_EN_8814B BIT(8) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_AFE_CTRL1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_MAC_CLK_SEL_8814B 20 +#define BIT_MASK_MAC_CLK_SEL_8814B 0x3 +#define BIT_MAC_CLK_SEL_8814B(x) \ + (((x) & BIT_MASK_MAC_CLK_SEL_8814B) << BIT_SHIFT_MAC_CLK_SEL_8814B) +#define BITS_MAC_CLK_SEL_8814B \ + (BIT_MASK_MAC_CLK_SEL_8814B << BIT_SHIFT_MAC_CLK_SEL_8814B) +#define BIT_CLEAR_MAC_CLK_SEL_8814B(x) ((x) & (~BITS_MAC_CLK_SEL_8814B)) +#define BIT_GET_MAC_CLK_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MAC_CLK_SEL_8814B) & BIT_MASK_MAC_CLK_SEL_8814B) +#define BIT_SET_MAC_CLK_SEL_8814B(x, v) \ + (BIT_CLEAR_MAC_CLK_SEL_8814B(x) | BIT_MAC_CLK_SEL_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_ANAPARSW_POW_MAC_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_ENB_LDO_DIODE_L_8814B BIT(3) +#define BIT_POW_LDO15_8814B BIT(2) +#define BIT_POW_SW_8814B BIT(1) +#define BIT_POW_LDO14_8814B BIT(0) + +/* 2 REG_ANAPARLDO_POW_MAC_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_LDOE25_POW_L_8814B BIT(0) + +/* 2 REG_ANAPAR_POW_MAC_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_POW_PC_LDO3_8814B BIT(5) +#define BIT_POW_PC_LDO2_8814B BIT(4) +#define BIT_POW_PC_LDO1_8814B BIT(3) +#define BIT_POW_PC_LDO0_8814B BIT(2) +#define BIT_POW_PLL_V1_8814B BIT(1) +#define BIT_POW_POWER_CUT_8814B BIT(0) + +/* 2 REG_ANAPAR_POW_XTAL_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_POW_XTAL_8814B BIT(1) +#define BIT_POW_BG_8814B BIT(0) + +/* 2 REG_ANAPARLDO_MAC_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_EFUSE_CTRL_8814B */ +#define BIT_EF_FLAG_8814B BIT(31) + +#define BIT_SHIFT_EF_PGPD_8814B 28 +#define BIT_MASK_EF_PGPD_8814B 0x7 +#define BIT_EF_PGPD_8814B(x) \ + (((x) & BIT_MASK_EF_PGPD_8814B) << BIT_SHIFT_EF_PGPD_8814B) +#define BITS_EF_PGPD_8814B (BIT_MASK_EF_PGPD_8814B << BIT_SHIFT_EF_PGPD_8814B) +#define BIT_CLEAR_EF_PGPD_8814B(x) ((x) & (~BITS_EF_PGPD_8814B)) +#define BIT_GET_EF_PGPD_8814B(x) \ + (((x) >> BIT_SHIFT_EF_PGPD_8814B) & BIT_MASK_EF_PGPD_8814B) +#define BIT_SET_EF_PGPD_8814B(x, v) \ + (BIT_CLEAR_EF_PGPD_8814B(x) | BIT_EF_PGPD_8814B(v)) + +#define BIT_SHIFT_EF_RDT_8814B 24 +#define BIT_MASK_EF_RDT_8814B 0xf +#define BIT_EF_RDT_8814B(x) \ + (((x) & BIT_MASK_EF_RDT_8814B) << BIT_SHIFT_EF_RDT_8814B) +#define BITS_EF_RDT_8814B (BIT_MASK_EF_RDT_8814B << BIT_SHIFT_EF_RDT_8814B) +#define BIT_CLEAR_EF_RDT_8814B(x) ((x) & (~BITS_EF_RDT_8814B)) +#define BIT_GET_EF_RDT_8814B(x) \ + (((x) >> BIT_SHIFT_EF_RDT_8814B) & BIT_MASK_EF_RDT_8814B) +#define BIT_SET_EF_RDT_8814B(x, v) \ + (BIT_CLEAR_EF_RDT_8814B(x) | BIT_EF_RDT_8814B(v)) + +#define BIT_SHIFT_EF_PGTS_8814B 20 +#define BIT_MASK_EF_PGTS_8814B 0xf +#define BIT_EF_PGTS_8814B(x) \ + (((x) & BIT_MASK_EF_PGTS_8814B) << BIT_SHIFT_EF_PGTS_8814B) +#define BITS_EF_PGTS_8814B (BIT_MASK_EF_PGTS_8814B << BIT_SHIFT_EF_PGTS_8814B) +#define BIT_CLEAR_EF_PGTS_8814B(x) ((x) & (~BITS_EF_PGTS_8814B)) +#define BIT_GET_EF_PGTS_8814B(x) \ + (((x) >> BIT_SHIFT_EF_PGTS_8814B) & BIT_MASK_EF_PGTS_8814B) +#define BIT_SET_EF_PGTS_8814B(x, v) \ + (BIT_CLEAR_EF_PGTS_8814B(x) | BIT_EF_PGTS_8814B(v)) + +#define BIT_EF_PDWN_8814B BIT(19) +#define BIT_EF_ALDEN_8814B BIT(18) + +#define BIT_SHIFT_EF_ADDR_8814B 8 +#define BIT_MASK_EF_ADDR_8814B 0x3ff +#define BIT_EF_ADDR_8814B(x) \ + (((x) & BIT_MASK_EF_ADDR_8814B) << BIT_SHIFT_EF_ADDR_8814B) +#define BITS_EF_ADDR_8814B (BIT_MASK_EF_ADDR_8814B << BIT_SHIFT_EF_ADDR_8814B) +#define BIT_CLEAR_EF_ADDR_8814B(x) ((x) & (~BITS_EF_ADDR_8814B)) +#define BIT_GET_EF_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_EF_ADDR_8814B) & BIT_MASK_EF_ADDR_8814B) +#define BIT_SET_EF_ADDR_8814B(x, v) \ + (BIT_CLEAR_EF_ADDR_8814B(x) | BIT_EF_ADDR_8814B(v)) + +#define BIT_SHIFT_EF_DATA_8814B 0 +#define BIT_MASK_EF_DATA_8814B 0xff +#define BIT_EF_DATA_8814B(x) \ + (((x) & BIT_MASK_EF_DATA_8814B) << BIT_SHIFT_EF_DATA_8814B) +#define BITS_EF_DATA_8814B (BIT_MASK_EF_DATA_8814B << BIT_SHIFT_EF_DATA_8814B) +#define BIT_CLEAR_EF_DATA_8814B(x) ((x) & (~BITS_EF_DATA_8814B)) +#define BIT_GET_EF_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_EF_DATA_8814B) & BIT_MASK_EF_DATA_8814B) +#define BIT_SET_EF_DATA_8814B(x, v) \ + (BIT_CLEAR_EF_DATA_8814B(x) | BIT_EF_DATA_8814B(v)) + +/* 2 REG_LDO_EFUSE_CTRL_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_EF_CRES_SEL_8814B BIT(26) + +#define BIT_SHIFT_EF_SCAN_START_V1_8814B 16 +#define BIT_MASK_EF_SCAN_START_V1_8814B 0x3ff +#define BIT_EF_SCAN_START_V1_8814B(x) \ + (((x) & BIT_MASK_EF_SCAN_START_V1_8814B) \ + << BIT_SHIFT_EF_SCAN_START_V1_8814B) +#define BITS_EF_SCAN_START_V1_8814B \ + (BIT_MASK_EF_SCAN_START_V1_8814B << BIT_SHIFT_EF_SCAN_START_V1_8814B) +#define BIT_CLEAR_EF_SCAN_START_V1_8814B(x) \ + ((x) & (~BITS_EF_SCAN_START_V1_8814B)) +#define BIT_GET_EF_SCAN_START_V1_8814B(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_START_V1_8814B) & \ + BIT_MASK_EF_SCAN_START_V1_8814B) +#define BIT_SET_EF_SCAN_START_V1_8814B(x, v) \ + (BIT_CLEAR_EF_SCAN_START_V1_8814B(x) | BIT_EF_SCAN_START_V1_8814B(v)) + +#define BIT_SHIFT_EF_SCAN_END_8814B 12 +#define BIT_MASK_EF_SCAN_END_8814B 0xf +#define BIT_EF_SCAN_END_8814B(x) \ + (((x) & BIT_MASK_EF_SCAN_END_8814B) << BIT_SHIFT_EF_SCAN_END_8814B) +#define BITS_EF_SCAN_END_8814B \ + (BIT_MASK_EF_SCAN_END_8814B << BIT_SHIFT_EF_SCAN_END_8814B) +#define BIT_CLEAR_EF_SCAN_END_8814B(x) ((x) & (~BITS_EF_SCAN_END_8814B)) +#define BIT_GET_EF_SCAN_END_8814B(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_END_8814B) & BIT_MASK_EF_SCAN_END_8814B) +#define BIT_SET_EF_SCAN_END_8814B(x, v) \ + (BIT_CLEAR_EF_SCAN_END_8814B(x) | BIT_EF_SCAN_END_8814B(v)) + +#define BIT_EF_PD_DIS_8814B BIT(11) + +#define BIT_SHIFT_EF_CELL_SEL_8814B 8 +#define BIT_MASK_EF_CELL_SEL_8814B 0x3 +#define BIT_EF_CELL_SEL_8814B(x) \ + (((x) & BIT_MASK_EF_CELL_SEL_8814B) << BIT_SHIFT_EF_CELL_SEL_8814B) +#define BITS_EF_CELL_SEL_8814B \ + (BIT_MASK_EF_CELL_SEL_8814B << BIT_SHIFT_EF_CELL_SEL_8814B) +#define BIT_CLEAR_EF_CELL_SEL_8814B(x) ((x) & (~BITS_EF_CELL_SEL_8814B)) +#define BIT_GET_EF_CELL_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_EF_CELL_SEL_8814B) & BIT_MASK_EF_CELL_SEL_8814B) +#define BIT_SET_EF_CELL_SEL_8814B(x, v) \ + (BIT_CLEAR_EF_CELL_SEL_8814B(x) | BIT_EF_CELL_SEL_8814B(v)) + +#define BIT_EF_TRPT_8814B BIT(7) + +#define BIT_SHIFT_EF_TTHD_8814B 0 +#define BIT_MASK_EF_TTHD_8814B 0x7f +#define BIT_EF_TTHD_8814B(x) \ + (((x) & BIT_MASK_EF_TTHD_8814B) << BIT_SHIFT_EF_TTHD_8814B) +#define BITS_EF_TTHD_8814B (BIT_MASK_EF_TTHD_8814B << BIT_SHIFT_EF_TTHD_8814B) +#define BIT_CLEAR_EF_TTHD_8814B(x) ((x) & (~BITS_EF_TTHD_8814B)) +#define BIT_GET_EF_TTHD_8814B(x) \ + (((x) >> BIT_SHIFT_EF_TTHD_8814B) & BIT_MASK_EF_TTHD_8814B) +#define BIT_SET_EF_TTHD_8814B(x, v) \ + (BIT_CLEAR_EF_TTHD_8814B(x) | BIT_EF_TTHD_8814B(v)) + +/* 2 REG_PWR_OPTION_CTRL_8814B */ + +#define BIT_SHIFT_DBG_SEL_V1_8814B 16 +#define BIT_MASK_DBG_SEL_V1_8814B 0xff +#define BIT_DBG_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_DBG_SEL_V1_8814B) << BIT_SHIFT_DBG_SEL_V1_8814B) +#define BITS_DBG_SEL_V1_8814B \ + (BIT_MASK_DBG_SEL_V1_8814B << BIT_SHIFT_DBG_SEL_V1_8814B) +#define BIT_CLEAR_DBG_SEL_V1_8814B(x) ((x) & (~BITS_DBG_SEL_V1_8814B)) +#define BIT_GET_DBG_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_V1_8814B) & BIT_MASK_DBG_SEL_V1_8814B) +#define BIT_SET_DBG_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_DBG_SEL_V1_8814B(x) | BIT_DBG_SEL_V1_8814B(v)) + +#define BIT_SHIFT_DBG_SEL_BYTE_8814B 14 +#define BIT_MASK_DBG_SEL_BYTE_8814B 0x3 +#define BIT_DBG_SEL_BYTE_8814B(x) \ + (((x) & BIT_MASK_DBG_SEL_BYTE_8814B) << BIT_SHIFT_DBG_SEL_BYTE_8814B) +#define BITS_DBG_SEL_BYTE_8814B \ + (BIT_MASK_DBG_SEL_BYTE_8814B << BIT_SHIFT_DBG_SEL_BYTE_8814B) +#define BIT_CLEAR_DBG_SEL_BYTE_8814B(x) ((x) & (~BITS_DBG_SEL_BYTE_8814B)) +#define BIT_GET_DBG_SEL_BYTE_8814B(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_BYTE_8814B) & BIT_MASK_DBG_SEL_BYTE_8814B) +#define BIT_SET_DBG_SEL_BYTE_8814B(x, v) \ + (BIT_CLEAR_DBG_SEL_BYTE_8814B(x) | BIT_DBG_SEL_BYTE_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_SYSON_DBG_PAD_E2_8814B BIT(11) +#define BIT_SYSON_LED_PAD_E2_8814B BIT(10) +#define BIT_SYSON_GPEE_PAD_E2_8814B BIT(9) +#define BIT_SYSON_PCI_PAD_E2_8814B BIT(8) +#define BIT_AUTO_SW_LDO_VOL_EN_8814B BIT(7) + +#define BIT_SHIFT_SYSON_SPS0WWV_WT_8814B 4 +#define BIT_MASK_SYSON_SPS0WWV_WT_8814B 0x3 +#define BIT_SYSON_SPS0WWV_WT_8814B(x) \ + (((x) & BIT_MASK_SYSON_SPS0WWV_WT_8814B) \ + << BIT_SHIFT_SYSON_SPS0WWV_WT_8814B) +#define BITS_SYSON_SPS0WWV_WT_8814B \ + (BIT_MASK_SYSON_SPS0WWV_WT_8814B << BIT_SHIFT_SYSON_SPS0WWV_WT_8814B) +#define BIT_CLEAR_SYSON_SPS0WWV_WT_8814B(x) \ + ((x) & (~BITS_SYSON_SPS0WWV_WT_8814B)) +#define BIT_GET_SYSON_SPS0WWV_WT_8814B(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT_8814B) & \ + BIT_MASK_SYSON_SPS0WWV_WT_8814B) +#define BIT_SET_SYSON_SPS0WWV_WT_8814B(x, v) \ + (BIT_CLEAR_SYSON_SPS0WWV_WT_8814B(x) | BIT_SYSON_SPS0WWV_WT_8814B(v)) + +#define BIT_SHIFT_SYSON_SPS0LDO_WT_8814B 2 +#define BIT_MASK_SYSON_SPS0LDO_WT_8814B 0x3 +#define BIT_SYSON_SPS0LDO_WT_8814B(x) \ + (((x) & BIT_MASK_SYSON_SPS0LDO_WT_8814B) \ + << BIT_SHIFT_SYSON_SPS0LDO_WT_8814B) +#define BITS_SYSON_SPS0LDO_WT_8814B \ + (BIT_MASK_SYSON_SPS0LDO_WT_8814B << BIT_SHIFT_SYSON_SPS0LDO_WT_8814B) +#define BIT_CLEAR_SYSON_SPS0LDO_WT_8814B(x) \ + ((x) & (~BITS_SYSON_SPS0LDO_WT_8814B)) +#define BIT_GET_SYSON_SPS0LDO_WT_8814B(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT_8814B) & \ + BIT_MASK_SYSON_SPS0LDO_WT_8814B) +#define BIT_SET_SYSON_SPS0LDO_WT_8814B(x, v) \ + (BIT_CLEAR_SYSON_SPS0LDO_WT_8814B(x) | BIT_SYSON_SPS0LDO_WT_8814B(v)) + +#define BIT_SHIFT_SYSON_RCLK_SCALE_8814B 0 +#define BIT_MASK_SYSON_RCLK_SCALE_8814B 0x3 +#define BIT_SYSON_RCLK_SCALE_8814B(x) \ + (((x) & BIT_MASK_SYSON_RCLK_SCALE_8814B) \ + << BIT_SHIFT_SYSON_RCLK_SCALE_8814B) +#define BITS_SYSON_RCLK_SCALE_8814B \ + (BIT_MASK_SYSON_RCLK_SCALE_8814B << BIT_SHIFT_SYSON_RCLK_SCALE_8814B) +#define BIT_CLEAR_SYSON_RCLK_SCALE_8814B(x) \ + ((x) & (~BITS_SYSON_RCLK_SCALE_8814B)) +#define BIT_GET_SYSON_RCLK_SCALE_8814B(x) \ + (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE_8814B) & \ + BIT_MASK_SYSON_RCLK_SCALE_8814B) +#define BIT_SET_SYSON_RCLK_SCALE_8814B(x, v) \ + (BIT_CLEAR_SYSON_RCLK_SCALE_8814B(x) | BIT_SYSON_RCLK_SCALE_8814B(v)) + +/* 2 REG_CAL_TIMER_8814B */ + +#define BIT_SHIFT_MATCH_CNT_8814B 8 +#define BIT_MASK_MATCH_CNT_8814B 0xff +#define BIT_MATCH_CNT_8814B(x) \ + (((x) & BIT_MASK_MATCH_CNT_8814B) << BIT_SHIFT_MATCH_CNT_8814B) +#define BITS_MATCH_CNT_8814B \ + (BIT_MASK_MATCH_CNT_8814B << BIT_SHIFT_MATCH_CNT_8814B) +#define BIT_CLEAR_MATCH_CNT_8814B(x) ((x) & (~BITS_MATCH_CNT_8814B)) +#define BIT_GET_MATCH_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8814B) & BIT_MASK_MATCH_CNT_8814B) +#define BIT_SET_MATCH_CNT_8814B(x, v) \ + (BIT_CLEAR_MATCH_CNT_8814B(x) | BIT_MATCH_CNT_8814B(v)) + +#define BIT_SHIFT_CAL_SCAL_8814B 0 +#define BIT_MASK_CAL_SCAL_8814B 0xff +#define BIT_CAL_SCAL_8814B(x) \ + (((x) & BIT_MASK_CAL_SCAL_8814B) << BIT_SHIFT_CAL_SCAL_8814B) +#define BITS_CAL_SCAL_8814B \ + (BIT_MASK_CAL_SCAL_8814B << BIT_SHIFT_CAL_SCAL_8814B) +#define BIT_CLEAR_CAL_SCAL_8814B(x) ((x) & (~BITS_CAL_SCAL_8814B)) +#define BIT_GET_CAL_SCAL_8814B(x) \ + (((x) >> BIT_SHIFT_CAL_SCAL_8814B) & BIT_MASK_CAL_SCAL_8814B) +#define BIT_SET_CAL_SCAL_8814B(x, v) \ + (BIT_CLEAR_CAL_SCAL_8814B(x) | BIT_CAL_SCAL_8814B(v)) + +/* 2 REG_ACLK_MON_8814B */ + +#define BIT_SHIFT_RCLK_MON_8814B 5 +#define BIT_MASK_RCLK_MON_8814B 0x7ff +#define BIT_RCLK_MON_8814B(x) \ + (((x) & BIT_MASK_RCLK_MON_8814B) << BIT_SHIFT_RCLK_MON_8814B) +#define BITS_RCLK_MON_8814B \ + (BIT_MASK_RCLK_MON_8814B << BIT_SHIFT_RCLK_MON_8814B) +#define BIT_CLEAR_RCLK_MON_8814B(x) ((x) & (~BITS_RCLK_MON_8814B)) +#define BIT_GET_RCLK_MON_8814B(x) \ + (((x) >> BIT_SHIFT_RCLK_MON_8814B) & BIT_MASK_RCLK_MON_8814B) +#define BIT_SET_RCLK_MON_8814B(x, v) \ + (BIT_CLEAR_RCLK_MON_8814B(x) | BIT_RCLK_MON_8814B(v)) + +#define BIT_CAL_EN_8814B BIT(4) + +#define BIT_SHIFT_DPSTU_8814B 2 +#define BIT_MASK_DPSTU_8814B 0x3 +#define BIT_DPSTU_8814B(x) \ + (((x) & BIT_MASK_DPSTU_8814B) << BIT_SHIFT_DPSTU_8814B) +#define BITS_DPSTU_8814B (BIT_MASK_DPSTU_8814B << BIT_SHIFT_DPSTU_8814B) +#define BIT_CLEAR_DPSTU_8814B(x) ((x) & (~BITS_DPSTU_8814B)) +#define BIT_GET_DPSTU_8814B(x) \ + (((x) >> BIT_SHIFT_DPSTU_8814B) & BIT_MASK_DPSTU_8814B) +#define BIT_SET_DPSTU_8814B(x, v) \ + (BIT_CLEAR_DPSTU_8814B(x) | BIT_DPSTU_8814B(v)) + +#define BIT_SUS_16X_8814B BIT(1) + +/* 2 REG_GPIO_MUXCFG_8814B */ +#define BIT_EN_DATACPU_GPIO2_8814B BIT(24) +#define BIT_EN_DATACPU_GPIO_8814B BIT(23) +#define BIT_EN_DATACPU_UART_8814B BIT(22) +#define BIT_DATACPU_FSPI_EN_8814B BIT(21) +#define BIT_EN_GPIO8_UART_OUT_8814B BIT(20) +#define BIT_FSPI_EN_8814B BIT(19) +#define BIT_WL_RTS_EXT_32K_SEL_8814B BIT(18) +#define BIT_WLGP_SPI_EN_8814B BIT(16) +#define BIT_SIC_LBK_8814B BIT(15) +#define BIT_ENHTP_8814B BIT(14) +#define BIT_ENSIC_8814B BIT(12) +#define BIT_SIC_SWRST_8814B BIT(11) +#define BIT_PO_WIFI_PTA_PINS_8814B BIT(10) +#define BIT_PO_BT_PTA_PINS_8814B BIT(9) +#define BIT_ENUART_8814B BIT(8) + +#define BIT_SHIFT_BTMODE_8814B 6 +#define BIT_MASK_BTMODE_8814B 0x3 +#define BIT_BTMODE_8814B(x) \ + (((x) & BIT_MASK_BTMODE_8814B) << BIT_SHIFT_BTMODE_8814B) +#define BITS_BTMODE_8814B (BIT_MASK_BTMODE_8814B << BIT_SHIFT_BTMODE_8814B) +#define BIT_CLEAR_BTMODE_8814B(x) ((x) & (~BITS_BTMODE_8814B)) +#define BIT_GET_BTMODE_8814B(x) \ + (((x) >> BIT_SHIFT_BTMODE_8814B) & BIT_MASK_BTMODE_8814B) +#define BIT_SET_BTMODE_8814B(x, v) \ + (BIT_CLEAR_BTMODE_8814B(x) | BIT_BTMODE_8814B(v)) + +#define BIT_ENBT_8814B BIT(5) +#define BIT_EROM_EN_8814B BIT(4) +#define BIT_WLRFE_6_7_EN_8814B BIT(3) +#define BIT_WLRFE_4_5_EN_8814B BIT(2) + +#define BIT_SHIFT_GPIOSEL_8814B 0 +#define BIT_MASK_GPIOSEL_8814B 0x3 +#define BIT_GPIOSEL_8814B(x) \ + (((x) & BIT_MASK_GPIOSEL_8814B) << BIT_SHIFT_GPIOSEL_8814B) +#define BITS_GPIOSEL_8814B (BIT_MASK_GPIOSEL_8814B << BIT_SHIFT_GPIOSEL_8814B) +#define BIT_CLEAR_GPIOSEL_8814B(x) ((x) & (~BITS_GPIOSEL_8814B)) +#define BIT_GET_GPIOSEL_8814B(x) \ + (((x) >> BIT_SHIFT_GPIOSEL_8814B) & BIT_MASK_GPIOSEL_8814B) +#define BIT_SET_GPIOSEL_8814B(x, v) \ + (BIT_CLEAR_GPIOSEL_8814B(x) | BIT_GPIOSEL_8814B(v)) + +/* 2 REG_GPIO_PIN_CTRL_8814B */ + +#define BIT_SHIFT_GPIO_MOD_7_TO_0_8814B 24 +#define BIT_MASK_GPIO_MOD_7_TO_0_8814B 0xff +#define BIT_GPIO_MOD_7_TO_0_8814B(x) \ + (((x) & BIT_MASK_GPIO_MOD_7_TO_0_8814B) \ + << BIT_SHIFT_GPIO_MOD_7_TO_0_8814B) +#define BITS_GPIO_MOD_7_TO_0_8814B \ + (BIT_MASK_GPIO_MOD_7_TO_0_8814B << BIT_SHIFT_GPIO_MOD_7_TO_0_8814B) +#define BIT_CLEAR_GPIO_MOD_7_TO_0_8814B(x) ((x) & (~BITS_GPIO_MOD_7_TO_0_8814B)) +#define BIT_GET_GPIO_MOD_7_TO_0_8814B(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0_8814B) & \ + BIT_MASK_GPIO_MOD_7_TO_0_8814B) +#define BIT_SET_GPIO_MOD_7_TO_0_8814B(x, v) \ + (BIT_CLEAR_GPIO_MOD_7_TO_0_8814B(x) | BIT_GPIO_MOD_7_TO_0_8814B(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8814B 16 +#define BIT_MASK_GPIO_IO_SEL_7_TO_0_8814B 0xff +#define BIT_GPIO_IO_SEL_7_TO_0_8814B(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0_8814B) \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8814B) +#define BITS_GPIO_IO_SEL_7_TO_0_8814B \ + (BIT_MASK_GPIO_IO_SEL_7_TO_0_8814B \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8814B) +#define BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8814B(x) \ + ((x) & (~BITS_GPIO_IO_SEL_7_TO_0_8814B)) +#define BIT_GET_GPIO_IO_SEL_7_TO_0_8814B(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8814B) & \ + BIT_MASK_GPIO_IO_SEL_7_TO_0_8814B) +#define BIT_SET_GPIO_IO_SEL_7_TO_0_8814B(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8814B(x) | \ + BIT_GPIO_IO_SEL_7_TO_0_8814B(v)) + +#define BIT_SHIFT_GPIO_OUT_7_TO_0_8814B 8 +#define BIT_MASK_GPIO_OUT_7_TO_0_8814B 0xff +#define BIT_GPIO_OUT_7_TO_0_8814B(x) \ + (((x) & BIT_MASK_GPIO_OUT_7_TO_0_8814B) \ + << BIT_SHIFT_GPIO_OUT_7_TO_0_8814B) +#define BITS_GPIO_OUT_7_TO_0_8814B \ + (BIT_MASK_GPIO_OUT_7_TO_0_8814B << BIT_SHIFT_GPIO_OUT_7_TO_0_8814B) +#define BIT_CLEAR_GPIO_OUT_7_TO_0_8814B(x) ((x) & (~BITS_GPIO_OUT_7_TO_0_8814B)) +#define BIT_GET_GPIO_OUT_7_TO_0_8814B(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0_8814B) & \ + BIT_MASK_GPIO_OUT_7_TO_0_8814B) +#define BIT_SET_GPIO_OUT_7_TO_0_8814B(x, v) \ + (BIT_CLEAR_GPIO_OUT_7_TO_0_8814B(x) | BIT_GPIO_OUT_7_TO_0_8814B(v)) + +#define BIT_SHIFT_GPIO_IN_7_TO_0_8814B 0 +#define BIT_MASK_GPIO_IN_7_TO_0_8814B 0xff +#define BIT_GPIO_IN_7_TO_0_8814B(x) \ + (((x) & BIT_MASK_GPIO_IN_7_TO_0_8814B) \ + << BIT_SHIFT_GPIO_IN_7_TO_0_8814B) +#define BITS_GPIO_IN_7_TO_0_8814B \ + (BIT_MASK_GPIO_IN_7_TO_0_8814B << BIT_SHIFT_GPIO_IN_7_TO_0_8814B) +#define BIT_CLEAR_GPIO_IN_7_TO_0_8814B(x) ((x) & (~BITS_GPIO_IN_7_TO_0_8814B)) +#define BIT_GET_GPIO_IN_7_TO_0_8814B(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0_8814B) & \ + BIT_MASK_GPIO_IN_7_TO_0_8814B) +#define BIT_SET_GPIO_IN_7_TO_0_8814B(x, v) \ + (BIT_CLEAR_GPIO_IN_7_TO_0_8814B(x) | BIT_GPIO_IN_7_TO_0_8814B(v)) + +/* 2 REG_GPIO_INTM_8814B */ + +#define BIT_SHIFT_MUXDBG_SEL_8814B 30 +#define BIT_MASK_MUXDBG_SEL_8814B 0x3 +#define BIT_MUXDBG_SEL_8814B(x) \ + (((x) & BIT_MASK_MUXDBG_SEL_8814B) << BIT_SHIFT_MUXDBG_SEL_8814B) +#define BITS_MUXDBG_SEL_8814B \ + (BIT_MASK_MUXDBG_SEL_8814B << BIT_SHIFT_MUXDBG_SEL_8814B) +#define BIT_CLEAR_MUXDBG_SEL_8814B(x) ((x) & (~BITS_MUXDBG_SEL_8814B)) +#define BIT_GET_MUXDBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MUXDBG_SEL_8814B) & BIT_MASK_MUXDBG_SEL_8814B) +#define BIT_SET_MUXDBG_SEL_8814B(x, v) \ + (BIT_CLEAR_MUXDBG_SEL_8814B(x) | BIT_MUXDBG_SEL_8814B(v)) + +#define BIT_EXTWOL_SEL_8814B BIT(17) +#define BIT_EXTWOL_EN_8814B BIT(16) +#define BIT_GPIOF_INT_MD_8814B BIT(15) +#define BIT_GPIOE_INT_MD_8814B BIT(14) +#define BIT_GPIOD_INT_MD_8814B BIT(13) +#define BIT_GPIOF_INT_MD_8814B BIT(15) +#define BIT_GPIOE_INT_MD_8814B BIT(14) +#define BIT_GPIOD_INT_MD_8814B BIT(13) +#define BIT_GPIOC_INT_MD_8814B BIT(12) +#define BIT_GPIOB_INT_MD_8814B BIT(11) +#define BIT_GPIOA_INT_MD_8814B BIT(10) +#define BIT_GPIO9_INT_MD_8814B BIT(9) +#define BIT_GPIO8_INT_MD_8814B BIT(8) +#define BIT_GPIO7_INT_MD_8814B BIT(7) +#define BIT_GPIO6_INT_MD_8814B BIT(6) +#define BIT_GPIO5_INT_MD_8814B BIT(5) +#define BIT_GPIO4_INT_MD_8814B BIT(4) +#define BIT_GPIO3_INT_MD_8814B BIT(3) +#define BIT_GPIO2_INT_MD_8814B BIT(2) +#define BIT_GPIO1_INT_MD_8814B BIT(1) +#define BIT_GPIO0_INT_MD_8814B BIT(0) + +/* 2 REG_LED_CFG_8814B */ +#define BIT_GPIO3_WL_CTRL_EN_8814B BIT(27) +#define BIT_LNAON_SEL_EN_8814B BIT(26) +#define BIT_PAPE_SEL_EN_8814B BIT(25) +#define BIT_DPDT_WLBT_SEL_8814B BIT(24) +#define BIT_DPDT_SEL_EN_8814B BIT(23) +#define BIT_GPIO13_14_WL_CTRL_EN_8814B BIT(22) +#define BIT_LED2DIS_8814B BIT(21) +#define BIT_LED2PL_8814B BIT(20) +#define BIT_LED2SV_8814B BIT(19) + +#define BIT_SHIFT_LED2CM_8814B 16 +#define BIT_MASK_LED2CM_8814B 0x7 +#define BIT_LED2CM_8814B(x) \ + (((x) & BIT_MASK_LED2CM_8814B) << BIT_SHIFT_LED2CM_8814B) +#define BITS_LED2CM_8814B (BIT_MASK_LED2CM_8814B << BIT_SHIFT_LED2CM_8814B) +#define BIT_CLEAR_LED2CM_8814B(x) ((x) & (~BITS_LED2CM_8814B)) +#define BIT_GET_LED2CM_8814B(x) \ + (((x) >> BIT_SHIFT_LED2CM_8814B) & BIT_MASK_LED2CM_8814B) +#define BIT_SET_LED2CM_8814B(x, v) \ + (BIT_CLEAR_LED2CM_8814B(x) | BIT_LED2CM_8814B(v)) + +#define BIT_LED1DIS_8814B BIT(15) +#define BIT_LED1PL_8814B BIT(12) +#define BIT_LED1SV_8814B BIT(11) + +#define BIT_SHIFT_LED1CM_8814B 8 +#define BIT_MASK_LED1CM_8814B 0x7 +#define BIT_LED1CM_8814B(x) \ + (((x) & BIT_MASK_LED1CM_8814B) << BIT_SHIFT_LED1CM_8814B) +#define BITS_LED1CM_8814B (BIT_MASK_LED1CM_8814B << BIT_SHIFT_LED1CM_8814B) +#define BIT_CLEAR_LED1CM_8814B(x) ((x) & (~BITS_LED1CM_8814B)) +#define BIT_GET_LED1CM_8814B(x) \ + (((x) >> BIT_SHIFT_LED1CM_8814B) & BIT_MASK_LED1CM_8814B) +#define BIT_SET_LED1CM_8814B(x, v) \ + (BIT_CLEAR_LED1CM_8814B(x) | BIT_LED1CM_8814B(v)) + +#define BIT_LED0DIS_8814B BIT(7) + +#define BIT_SHIFT_AFE_LDO_SWR_CHECK_8814B 5 +#define BIT_MASK_AFE_LDO_SWR_CHECK_8814B 0x3 +#define BIT_AFE_LDO_SWR_CHECK_8814B(x) \ + (((x) & BIT_MASK_AFE_LDO_SWR_CHECK_8814B) \ + << BIT_SHIFT_AFE_LDO_SWR_CHECK_8814B) +#define BITS_AFE_LDO_SWR_CHECK_8814B \ + (BIT_MASK_AFE_LDO_SWR_CHECK_8814B << BIT_SHIFT_AFE_LDO_SWR_CHECK_8814B) +#define BIT_CLEAR_AFE_LDO_SWR_CHECK_8814B(x) \ + ((x) & (~BITS_AFE_LDO_SWR_CHECK_8814B)) +#define BIT_GET_AFE_LDO_SWR_CHECK_8814B(x) \ + (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK_8814B) & \ + BIT_MASK_AFE_LDO_SWR_CHECK_8814B) +#define BIT_SET_AFE_LDO_SWR_CHECK_8814B(x, v) \ + (BIT_CLEAR_AFE_LDO_SWR_CHECK_8814B(x) | BIT_AFE_LDO_SWR_CHECK_8814B(v)) + +#define BIT_LED0PL_8814B BIT(4) +#define BIT_LED0SV_8814B BIT(3) + +#define BIT_SHIFT_LED0CM_8814B 0 +#define BIT_MASK_LED0CM_8814B 0x7 +#define BIT_LED0CM_8814B(x) \ + (((x) & BIT_MASK_LED0CM_8814B) << BIT_SHIFT_LED0CM_8814B) +#define BITS_LED0CM_8814B (BIT_MASK_LED0CM_8814B << BIT_SHIFT_LED0CM_8814B) +#define BIT_CLEAR_LED0CM_8814B(x) ((x) & (~BITS_LED0CM_8814B)) +#define BIT_GET_LED0CM_8814B(x) \ + (((x) >> BIT_SHIFT_LED0CM_8814B) & BIT_MASK_LED0CM_8814B) +#define BIT_SET_LED0CM_8814B(x, v) \ + (BIT_CLEAR_LED0CM_8814B(x) | BIT_LED0CM_8814B(v)) + +/* 2 REG_FSIMR_8814B */ +#define BIT_FS_PDNINT_EN_8814B BIT(31) +#define BIT_NFC_INT_PAD_EN_8814B BIT(30) +#define BIT_FS_SPS_OCP_INT_EN_8814B BIT(29) +#define BIT_FS_PWMERR_INT_EN_8814B BIT(28) +#define BIT_FS_GPIOF_INT_EN_8814B BIT(27) +#define BIT_FS_GPIOE_INT_EN_8814B BIT(26) +#define BIT_FS_GPIOD_INT_EN_8814B BIT(25) +#define BIT_FS_GPIOC_INT_EN_8814B BIT(24) +#define BIT_FS_GPIOB_INT_EN_8814B BIT(23) +#define BIT_FS_GPIOA_INT_EN_8814B BIT(22) +#define BIT_FS_GPIO9_INT_EN_8814B BIT(21) +#define BIT_FS_GPIO8_INT_EN_8814B BIT(20) +#define BIT_FS_GPIO7_INT_EN_8814B BIT(19) +#define BIT_FS_GPIO6_INT_EN_8814B BIT(18) +#define BIT_FS_GPIO5_INT_EN_8814B BIT(17) +#define BIT_FS_GPIO4_INT_EN_8814B BIT(16) +#define BIT_FS_GPIO3_INT_EN_8814B BIT(15) +#define BIT_FS_GPIO2_INT_EN_8814B BIT(14) +#define BIT_FS_GPIO1_INT_EN_8814B BIT(13) +#define BIT_FS_GPIO0_INT_EN_8814B BIT(12) +#define BIT_FS_HCI_SUS_EN_8814B BIT(11) +#define BIT_FS_HCI_RES_EN_8814B BIT(10) +#define BIT_FS_HCI_RESET_EN_8814B BIT(9) +#define BIT_USB_SCSI_CMD_EN_8814B BIT(8) +#define BIT_FS_BTON_STS_UPDATE_MSK_EN_8814B BIT(7) +#define BIT_ACT2RECOVERY_INT_EN_V1_8814B BIT(6) +#define BIT_GEN1GEN2_SWITCH_8814B BIT(5) +#define BIT_HCI_TXDMA_REQ_HIMR_8814B BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_MAK_8814B BIT(3) +#define BIT_FS_32K_ENTER_SETTING_MAK_8814B BIT(2) +#define BIT_FS_USB_LPMRSM_MSK_8814B BIT(1) +#define BIT_FS_USB_LPMINT_MSK_8814B BIT(0) + +/* 2 REG_FSISR_8814B */ +#define BIT_FS_PDNINT_8814B BIT(31) +#define BIT_FS_SPS_OCP_INT_8814B BIT(29) +#define BIT_FS_PWMERR_INT_8814B BIT(28) +#define BIT_FS_GPIOF_INT_8814B BIT(27) +#define BIT_FS_GPIOE_INT_8814B BIT(26) +#define BIT_FS_GPIOD_INT_8814B BIT(25) +#define BIT_FS_GPIOC_INT_8814B BIT(24) +#define BIT_FS_GPIOB_INT_8814B BIT(23) +#define BIT_FS_GPIOA_INT_8814B BIT(22) +#define BIT_FS_GPIO9_INT_8814B BIT(21) +#define BIT_FS_GPIO8_INT_8814B BIT(20) +#define BIT_FS_GPIO7_INT_8814B BIT(19) +#define BIT_FS_GPIO6_INT_8814B BIT(18) +#define BIT_FS_GPIO5_INT_8814B BIT(17) +#define BIT_FS_GPIO4_INT_8814B BIT(16) +#define BIT_FS_GPIO3_INT_8814B BIT(15) +#define BIT_FS_GPIO2_INT_8814B BIT(14) +#define BIT_FS_GPIO1_INT_8814B BIT(13) +#define BIT_FS_GPIO0_INT_8814B BIT(12) +#define BIT_FS_HCI_SUS_INT_8814B BIT(11) +#define BIT_FS_HCI_RES_INT_8814B BIT(10) +#define BIT_FS_HCI_RESET_INT_8814B BIT(9) +#define BIT_USB_SCSI_CMD_INT_8814B BIT(8) +#define BIT_FS_BTON_STS_UPDATE_INT_8814B BIT(7) +#define BIT_ACT2RECOVERY_8814B BIT(6) +#define BIT_GEN1GEN2_SWITCH_8814B BIT(5) +#define BIT_HCI_TXDMA_REQ_HISR_8814B BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_INT_8814B BIT(3) +#define BIT_FS_32K_ENTER_SETTING_INT_8814B BIT(2) +#define BIT_FS_USB_LPMRSM_INT_8814B BIT(1) +#define BIT_FS_USB_LPMINT_INT_8814B BIT(0) + +/* 2 REG_HSIMR_8814B */ +#define BIT_GPIOF_INT_EN_8814B BIT(31) +#define BIT_GPIOE_INT_EN_8814B BIT(30) +#define BIT_GPIOD_INT_EN_8814B BIT(29) +#define BIT_GPIOC_INT_EN_8814B BIT(28) +#define BIT_GPIOB_INT_EN_8814B BIT(27) +#define BIT_GPIOA_INT_EN_8814B BIT(26) +#define BIT_GPIO9_INT_EN_8814B BIT(25) +#define BIT_GPIO8_INT_EN_8814B BIT(24) +#define BIT_GPIO7_INT_EN_8814B BIT(23) +#define BIT_GPIO6_INT_EN_8814B BIT(22) +#define BIT_GPIO5_INT_EN_8814B BIT(21) +#define BIT_GPIO4_INT_EN_8814B BIT(20) +#define BIT_GPIO3_INT_EN_8814B BIT(19) +#define BIT_GPIO2_INT_EN_V1_8814B BIT(18) +#define BIT_GPIO1_INT_EN_8814B BIT(17) +#define BIT_GPIO0_INT_EN_8814B BIT(16) +#define BIT_PDNINT_EN_8814B BIT(7) +#define BIT_RON_INT_EN_8814B BIT(6) +#define BIT_SPS_OCP_INT_EN_8814B BIT(5) +#define BIT_GPIO15_0_INT_EN_8814B BIT(0) + +/* 2 REG_HSISR_8814B */ +#define BIT_GPIOF_INT_8814B BIT(31) +#define BIT_GPIOE_INT_8814B BIT(30) +#define BIT_GPIOD_INT_8814B BIT(29) +#define BIT_GPIOC_INT_8814B BIT(28) +#define BIT_GPIOB_INT_8814B BIT(27) +#define BIT_GPIOA_INT_8814B BIT(26) +#define BIT_GPIO9_INT_8814B BIT(25) +#define BIT_GPIO8_INT_8814B BIT(24) +#define BIT_GPIO7_INT_8814B BIT(23) +#define BIT_GPIO6_INT_8814B BIT(22) +#define BIT_GPIO5_INT_8814B BIT(21) +#define BIT_GPIO4_INT_8814B BIT(20) +#define BIT_GPIO3_INT_8814B BIT(19) +#define BIT_GPIO2_INT_V1_8814B BIT(18) +#define BIT_GPIO1_INT_8814B BIT(17) +#define BIT_GPIO0_INT_8814B BIT(16) +#define BIT_PDNINT_8814B BIT(7) +#define BIT_RON_INT_8814B BIT(6) +#define BIT_SPS_OCP_INT_8814B BIT(5) +#define BIT_GPIO15_0_INT_8814B BIT(0) + +/* 2 REG_GPIO_EXT_CTRL_8814B */ + +#define BIT_SHIFT_GPIO_MOD_15_TO_8_8814B 24 +#define BIT_MASK_GPIO_MOD_15_TO_8_8814B 0xff +#define BIT_GPIO_MOD_15_TO_8_8814B(x) \ + (((x) & BIT_MASK_GPIO_MOD_15_TO_8_8814B) \ + << BIT_SHIFT_GPIO_MOD_15_TO_8_8814B) +#define BITS_GPIO_MOD_15_TO_8_8814B \ + (BIT_MASK_GPIO_MOD_15_TO_8_8814B << BIT_SHIFT_GPIO_MOD_15_TO_8_8814B) +#define BIT_CLEAR_GPIO_MOD_15_TO_8_8814B(x) \ + ((x) & (~BITS_GPIO_MOD_15_TO_8_8814B)) +#define BIT_GET_GPIO_MOD_15_TO_8_8814B(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8_8814B) & \ + BIT_MASK_GPIO_MOD_15_TO_8_8814B) +#define BIT_SET_GPIO_MOD_15_TO_8_8814B(x, v) \ + (BIT_CLEAR_GPIO_MOD_15_TO_8_8814B(x) | BIT_GPIO_MOD_15_TO_8_8814B(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8814B 16 +#define BIT_MASK_GPIO_IO_SEL_15_TO_8_8814B 0xff +#define BIT_GPIO_IO_SEL_15_TO_8_8814B(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8_8814B) \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8814B) +#define BITS_GPIO_IO_SEL_15_TO_8_8814B \ + (BIT_MASK_GPIO_IO_SEL_15_TO_8_8814B \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8814B) +#define BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8814B(x) \ + ((x) & (~BITS_GPIO_IO_SEL_15_TO_8_8814B)) +#define BIT_GET_GPIO_IO_SEL_15_TO_8_8814B(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8814B) & \ + BIT_MASK_GPIO_IO_SEL_15_TO_8_8814B) +#define BIT_SET_GPIO_IO_SEL_15_TO_8_8814B(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8814B(x) | \ + BIT_GPIO_IO_SEL_15_TO_8_8814B(v)) + +#define BIT_SHIFT_GPIO_OUT_15_TO_8_8814B 8 +#define BIT_MASK_GPIO_OUT_15_TO_8_8814B 0xff +#define BIT_GPIO_OUT_15_TO_8_8814B(x) \ + (((x) & BIT_MASK_GPIO_OUT_15_TO_8_8814B) \ + << BIT_SHIFT_GPIO_OUT_15_TO_8_8814B) +#define BITS_GPIO_OUT_15_TO_8_8814B \ + (BIT_MASK_GPIO_OUT_15_TO_8_8814B << BIT_SHIFT_GPIO_OUT_15_TO_8_8814B) +#define BIT_CLEAR_GPIO_OUT_15_TO_8_8814B(x) \ + ((x) & (~BITS_GPIO_OUT_15_TO_8_8814B)) +#define BIT_GET_GPIO_OUT_15_TO_8_8814B(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8_8814B) & \ + BIT_MASK_GPIO_OUT_15_TO_8_8814B) +#define BIT_SET_GPIO_OUT_15_TO_8_8814B(x, v) \ + (BIT_CLEAR_GPIO_OUT_15_TO_8_8814B(x) | BIT_GPIO_OUT_15_TO_8_8814B(v)) + +#define BIT_SHIFT_GPIO_IN_15_TO_8_8814B 0 +#define BIT_MASK_GPIO_IN_15_TO_8_8814B 0xff +#define BIT_GPIO_IN_15_TO_8_8814B(x) \ + (((x) & BIT_MASK_GPIO_IN_15_TO_8_8814B) \ + << BIT_SHIFT_GPIO_IN_15_TO_8_8814B) +#define BITS_GPIO_IN_15_TO_8_8814B \ + (BIT_MASK_GPIO_IN_15_TO_8_8814B << BIT_SHIFT_GPIO_IN_15_TO_8_8814B) +#define BIT_CLEAR_GPIO_IN_15_TO_8_8814B(x) ((x) & (~BITS_GPIO_IN_15_TO_8_8814B)) +#define BIT_GET_GPIO_IN_15_TO_8_8814B(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8_8814B) & \ + BIT_MASK_GPIO_IN_15_TO_8_8814B) +#define BIT_SET_GPIO_IN_15_TO_8_8814B(x, v) \ + (BIT_CLEAR_GPIO_IN_15_TO_8_8814B(x) | BIT_GPIO_IN_15_TO_8_8814B(v)) + +/* 2 REG_PAD_CTRL1_8814B */ +#define BIT_DATA_CPU_JTAG_8814B BIT(30) +#define BIT_PAPE_WLBT_SEL_8814B BIT(29) +#define BIT_LNAON_WLBT_SEL_8814B BIT(28) +#define BIT_BTGP_GPG3_FEN_8814B BIT(26) +#define BIT_BTGP_GPG2_FEN_8814B BIT(25) +#define BIT_BTGP_JTAG_EN_8814B BIT(24) +#define BIT_XTAL_CLK_EXTARNAL_EN_8814B BIT(23) +#define BIT_BTGP_UART0_EN_8814B BIT(22) +#define BIT_BTGP_UART1_EN_8814B BIT(21) +#define BIT_BTGP_SPI_EN_8814B BIT(20) +#define BIT_BTGP_GPIO_E2_8814B BIT(19) +#define BIT_BTGP_GPIO_EN_8814B BIT(18) + +#define BIT_SHIFT_BTGP_GPIO_SL_8814B 16 +#define BIT_MASK_BTGP_GPIO_SL_8814B 0x3 +#define BIT_BTGP_GPIO_SL_8814B(x) \ + (((x) & BIT_MASK_BTGP_GPIO_SL_8814B) << BIT_SHIFT_BTGP_GPIO_SL_8814B) +#define BITS_BTGP_GPIO_SL_8814B \ + (BIT_MASK_BTGP_GPIO_SL_8814B << BIT_SHIFT_BTGP_GPIO_SL_8814B) +#define BIT_CLEAR_BTGP_GPIO_SL_8814B(x) ((x) & (~BITS_BTGP_GPIO_SL_8814B)) +#define BIT_GET_BTGP_GPIO_SL_8814B(x) \ + (((x) >> BIT_SHIFT_BTGP_GPIO_SL_8814B) & BIT_MASK_BTGP_GPIO_SL_8814B) +#define BIT_SET_BTGP_GPIO_SL_8814B(x, v) \ + (BIT_CLEAR_BTGP_GPIO_SL_8814B(x) | BIT_BTGP_GPIO_SL_8814B(v)) + +#define BIT_WL_JTAG_8814B BIT(15) +#define BIT_PAD_SDIO_SR_8814B BIT(14) +#define BIT_GPIO14_OUTPUT_PL_8814B BIT(13) +#define BIT_HOST_WAKE_PAD_PULL_EN_8814B BIT(12) +#define BIT_HOST_WAKE_PAD_SL_8814B BIT(11) +#define BIT_SW_LNAON_G_SEL_DATA_8814B BIT(8) +#define BIT_SW_LNAON_A_SEL_DATA_8814B BIT(7) +#define BIT_SW_PAPE_G_SEL_DATA_8814B BIT(4) +#define BIT_SW_PAPE_A_SEL_DATA_8814B BIT(3) +#define BIT_SW_DPDT_SEL_DATA_8814B BIT(0) + +/* 2 REG_WL_BT_PWR_CTRL_8814B */ +#define BIT_ISO_BD2PP_8814B BIT(31) +#define BIT_LDOV12B_EN_8814B BIT(30) +#define BIT_CKEN_BTGPS_8814B BIT(29) +#define BIT_FEN_BTGPS_8814B BIT(28) +#define BIT_BTCPU_BOOTSEL_8814B BIT(27) +#define BIT_SPI_SPEEDUP_8814B BIT(26) +#define BIT_BT_SUS_8814B BIT(25) +#define BIT_DEVWAKE_PAD_TYPE_SEL_8814B BIT(24) +#define BIT_CLKREQ_PAD_TYPE_SEL_8814B BIT(23) +#define BIT_ISO_BTPON2PP_8814B BIT(22) +#define BIT_BTCOEX_CMD_8814B BIT(21) +#define BIT_BT_UART_INTF_8814B BIT(20) +#define BIT_BT_HWROF_EN_8814B BIT(19) +#define BIT_BT_FUNC_EN_8814B BIT(18) +#define BIT_BT_HWPDN_SL_8814B BIT(17) +#define BIT_BT_DISN_EN_8814B BIT(16) +#define BIT_BT_PDN_PULL_EN_8814B BIT(15) +#define BIT_WL_PDN_PULL_EN_8814B BIT(14) +#define BIT_EXTERNAL_REQUEST_PL_8814B BIT(13) +#define BIT_GPIO0_2_3_PULL_LOW_EN_8814B BIT(12) +#define BIT_ISO_BA2PP_8814B BIT(11) +#define BIT_BT_AFE_LDO_EN_8814B BIT(10) +#define BIT_BT_AFE_PLL_EN_8814B BIT(9) +#define BIT_BT_DIG_CLK_EN_8814B BIT(8) +#define BIT_UART_BRIDGE_8814B BIT(7) +#define BIT_OSC32K_CTRL_SEL_8814B BIT(6) +#define BIT_WL_DRV_EXIST_IDX_8814B BIT(5) +#define BIT_DOP_EHPAD_8814B BIT(4) +#define BIT_WL_HWROF_EN_8814B BIT(3) +#define BIT_WL_FUNC_EN_8814B BIT(2) +#define BIT_WL_HWPDN_SL_8814B BIT(1) +#define BIT_WL_HWPDN_EN_8814B BIT(0) + +/* 2 REG_SDM_DEBUG_8814B */ +#define BIT_BT_WAKE_DEV_EN_V1_8814B BIT(19) +#define BIT_BT_WAKE_HST_EN_V1_8814B BIT(18) +#define BIT_BT_WAKE_HST_PL_V1_8814B BIT(17) +#define BIT_BT_CLKREQ_EN_V1_8814B BIT(16) + +#define BIT_SHIFT_WLCLK_PHASE_8814B 0 +#define BIT_MASK_WLCLK_PHASE_8814B 0x1f +#define BIT_WLCLK_PHASE_8814B(x) \ + (((x) & BIT_MASK_WLCLK_PHASE_8814B) << BIT_SHIFT_WLCLK_PHASE_8814B) +#define BITS_WLCLK_PHASE_8814B \ + (BIT_MASK_WLCLK_PHASE_8814B << BIT_SHIFT_WLCLK_PHASE_8814B) +#define BIT_CLEAR_WLCLK_PHASE_8814B(x) ((x) & (~BITS_WLCLK_PHASE_8814B)) +#define BIT_GET_WLCLK_PHASE_8814B(x) \ + (((x) >> BIT_SHIFT_WLCLK_PHASE_8814B) & BIT_MASK_WLCLK_PHASE_8814B) +#define BIT_SET_WLCLK_PHASE_8814B(x, v) \ + (BIT_CLEAR_WLCLK_PHASE_8814B(x) | BIT_WLCLK_PHASE_8814B(v)) + +/* 2 REG_SYS_SDIO_CTRL_8814B */ +#define BIT_DBG_GNT_WL_BT_8814B BIT(27) +#define BIT_LTE_MUX_CTRL_PATH_8814B BIT(26) +#define BIT_LTE_COEX_UART_8814B BIT(25) +#define BIT_3W_LTE_WL_GPIO_8814B BIT(24) +#define BIT_SDIO_INT_POLARITY_8814B BIT(19) +#define BIT_SDIO_INT_8814B BIT(18) +#define BIT_SDIO_OFF_EN_8814B BIT(17) +#define BIT_SDIO_ON_EN_8814B BIT(16) +#define BIT_PCIE_WAIT_TIMEOUT_EVENT_8814B BIT(10) +#define BIT_PCIE_WAIT_TIME_8814B BIT(9) +#define BIT_MPCIE_REFCLK_XTAL_SEL_8814B BIT(8) +#define BIT_BT_CLKREQ_EN_8814B BIT(6) + +#define BIT_SHIFT_USB_CKREF_CML_R_8814B 4 +#define BIT_MASK_USB_CKREF_CML_R_8814B 0x3 +#define BIT_USB_CKREF_CML_R_8814B(x) \ + (((x) & BIT_MASK_USB_CKREF_CML_R_8814B) \ + << BIT_SHIFT_USB_CKREF_CML_R_8814B) +#define BITS_USB_CKREF_CML_R_8814B \ + (BIT_MASK_USB_CKREF_CML_R_8814B << BIT_SHIFT_USB_CKREF_CML_R_8814B) +#define BIT_CLEAR_USB_CKREF_CML_R_8814B(x) ((x) & (~BITS_USB_CKREF_CML_R_8814B)) +#define BIT_GET_USB_CKREF_CML_R_8814B(x) \ + (((x) >> BIT_SHIFT_USB_CKREF_CML_R_8814B) & \ + BIT_MASK_USB_CKREF_CML_R_8814B) +#define BIT_SET_USB_CKREF_CML_R_8814B(x, v) \ + (BIT_CLEAR_USB_CKREF_CML_R_8814B(x) | BIT_USB_CKREF_CML_R_8814B(v)) + +#define BIT_SHIFT_USB_CKREF_D2S_I_8814B 2 +#define BIT_MASK_USB_CKREF_D2S_I_8814B 0x3 +#define BIT_USB_CKREF_D2S_I_8814B(x) \ + (((x) & BIT_MASK_USB_CKREF_D2S_I_8814B) \ + << BIT_SHIFT_USB_CKREF_D2S_I_8814B) +#define BITS_USB_CKREF_D2S_I_8814B \ + (BIT_MASK_USB_CKREF_D2S_I_8814B << BIT_SHIFT_USB_CKREF_D2S_I_8814B) +#define BIT_CLEAR_USB_CKREF_D2S_I_8814B(x) ((x) & (~BITS_USB_CKREF_D2S_I_8814B)) +#define BIT_GET_USB_CKREF_D2S_I_8814B(x) \ + (((x) >> BIT_SHIFT_USB_CKREF_D2S_I_8814B) & \ + BIT_MASK_USB_CKREF_D2S_I_8814B) +#define BIT_SET_USB_CKREF_D2S_I_8814B(x, v) \ + (BIT_CLEAR_USB_CKREF_D2S_I_8814B(x) | BIT_USB_CKREF_D2S_I_8814B(v)) + +#define BIT_RES_USB_MASS_STORAGE_DESC_8814B BIT(1) +#define BIT_USB_WAIT_TIME_8814B BIT(0) + +/* 2 REG_HCI_OPT_CTRL_8814B */ + +#define BIT_SHIFT_TSFT_SEL_8814B 29 +#define BIT_MASK_TSFT_SEL_8814B 0x7 +#define BIT_TSFT_SEL_8814B(x) \ + (((x) & BIT_MASK_TSFT_SEL_8814B) << BIT_SHIFT_TSFT_SEL_8814B) +#define BITS_TSFT_SEL_8814B \ + (BIT_MASK_TSFT_SEL_8814B << BIT_SHIFT_TSFT_SEL_8814B) +#define BIT_CLEAR_TSFT_SEL_8814B(x) ((x) & (~BITS_TSFT_SEL_8814B)) +#define BIT_GET_TSFT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_8814B) & BIT_MASK_TSFT_SEL_8814B) +#define BIT_SET_TSFT_SEL_8814B(x, v) \ + (BIT_CLEAR_TSFT_SEL_8814B(x) | BIT_TSFT_SEL_8814B(v)) + +#define BIT_TSFT_BAND_SEL_8814B BIT(28) +#define BIT_USB_HOST_PWR_OFF_EN_8814B BIT(12) +#define BIT_SYM_LPS_BLOCK_EN_8814B BIT(11) +#define BIT_USB_LPM_ACT_EN_8814B BIT(10) +#define BIT_USB_LPM_NY_8814B BIT(9) +#define BIT_USB_SUS_DIS_8814B BIT(8) + +#define BIT_SHIFT_SDIO_PAD_E_8814B 5 +#define BIT_MASK_SDIO_PAD_E_8814B 0x7 +#define BIT_SDIO_PAD_E_8814B(x) \ + (((x) & BIT_MASK_SDIO_PAD_E_8814B) << BIT_SHIFT_SDIO_PAD_E_8814B) +#define BITS_SDIO_PAD_E_8814B \ + (BIT_MASK_SDIO_PAD_E_8814B << BIT_SHIFT_SDIO_PAD_E_8814B) +#define BIT_CLEAR_SDIO_PAD_E_8814B(x) ((x) & (~BITS_SDIO_PAD_E_8814B)) +#define BIT_GET_SDIO_PAD_E_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_PAD_E_8814B) & BIT_MASK_SDIO_PAD_E_8814B) +#define BIT_SET_SDIO_PAD_E_8814B(x, v) \ + (BIT_CLEAR_SDIO_PAD_E_8814B(x) | BIT_SDIO_PAD_E_8814B(v)) + +#define BIT_USB_LPPLL_EN_8814B BIT(4) +#define BIT_ROP_SW15_8814B BIT(2) +#define BIT_PCI_CKRDY_OPT_8814B BIT(1) +#define BIT_PCI_VAUX_EN_8814B BIT(0) + +/* 2 REG_AFE_CTRL4_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_LDO_SWR_CTRL_8814B */ +#define BIT_ZCD_HW_AUTO_EN_8814B BIT(27) +#define BIT_ZCD_REGSEL_8814B BIT(26) + +#define BIT_SHIFT_AUTO_ZCD_IN_CODE_8814B 21 +#define BIT_MASK_AUTO_ZCD_IN_CODE_8814B 0x1f +#define BIT_AUTO_ZCD_IN_CODE_8814B(x) \ + (((x) & BIT_MASK_AUTO_ZCD_IN_CODE_8814B) \ + << BIT_SHIFT_AUTO_ZCD_IN_CODE_8814B) +#define BITS_AUTO_ZCD_IN_CODE_8814B \ + (BIT_MASK_AUTO_ZCD_IN_CODE_8814B << BIT_SHIFT_AUTO_ZCD_IN_CODE_8814B) +#define BIT_CLEAR_AUTO_ZCD_IN_CODE_8814B(x) \ + ((x) & (~BITS_AUTO_ZCD_IN_CODE_8814B)) +#define BIT_GET_AUTO_ZCD_IN_CODE_8814B(x) \ + (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE_8814B) & \ + BIT_MASK_AUTO_ZCD_IN_CODE_8814B) +#define BIT_SET_AUTO_ZCD_IN_CODE_8814B(x, v) \ + (BIT_CLEAR_AUTO_ZCD_IN_CODE_8814B(x) | BIT_AUTO_ZCD_IN_CODE_8814B(v)) + +#define BIT_SHIFT_ZCD_CODE_IN_L_8814B 16 +#define BIT_MASK_ZCD_CODE_IN_L_8814B 0x1f +#define BIT_ZCD_CODE_IN_L_8814B(x) \ + (((x) & BIT_MASK_ZCD_CODE_IN_L_8814B) << BIT_SHIFT_ZCD_CODE_IN_L_8814B) +#define BITS_ZCD_CODE_IN_L_8814B \ + (BIT_MASK_ZCD_CODE_IN_L_8814B << BIT_SHIFT_ZCD_CODE_IN_L_8814B) +#define BIT_CLEAR_ZCD_CODE_IN_L_8814B(x) ((x) & (~BITS_ZCD_CODE_IN_L_8814B)) +#define BIT_GET_ZCD_CODE_IN_L_8814B(x) \ + (((x) >> BIT_SHIFT_ZCD_CODE_IN_L_8814B) & BIT_MASK_ZCD_CODE_IN_L_8814B) +#define BIT_SET_ZCD_CODE_IN_L_8814B(x, v) \ + (BIT_CLEAR_ZCD_CODE_IN_L_8814B(x) | BIT_ZCD_CODE_IN_L_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_MCUFW_CTRL_8814B */ + +#define BIT_SHIFT_RPWM_8814B 24 +#define BIT_MASK_RPWM_8814B 0xff +#define BIT_RPWM_8814B(x) (((x) & BIT_MASK_RPWM_8814B) << BIT_SHIFT_RPWM_8814B) +#define BITS_RPWM_8814B (BIT_MASK_RPWM_8814B << BIT_SHIFT_RPWM_8814B) +#define BIT_CLEAR_RPWM_8814B(x) ((x) & (~BITS_RPWM_8814B)) +#define BIT_GET_RPWM_8814B(x) \ + (((x) >> BIT_SHIFT_RPWM_8814B) & BIT_MASK_RPWM_8814B) +#define BIT_SET_RPWM_8814B(x, v) (BIT_CLEAR_RPWM_8814B(x) | BIT_RPWM_8814B(v)) + +#define BIT_ANA_PORT_EN_8814B BIT(22) +#define BIT_MAC_PORT_EN_8814B BIT(21) +#define BIT_BOOT_FSPI_EN_8814B BIT(20) +#define BIT_ROM_DLEN_8814B BIT(19) + +#define BIT_SHIFT_ROM_PGE_8814B 16 +#define BIT_MASK_ROM_PGE_8814B 0x7 +#define BIT_ROM_PGE_8814B(x) \ + (((x) & BIT_MASK_ROM_PGE_8814B) << BIT_SHIFT_ROM_PGE_8814B) +#define BITS_ROM_PGE_8814B (BIT_MASK_ROM_PGE_8814B << BIT_SHIFT_ROM_PGE_8814B) +#define BIT_CLEAR_ROM_PGE_8814B(x) ((x) & (~BITS_ROM_PGE_8814B)) +#define BIT_GET_ROM_PGE_8814B(x) \ + (((x) >> BIT_SHIFT_ROM_PGE_8814B) & BIT_MASK_ROM_PGE_8814B) +#define BIT_SET_ROM_PGE_8814B(x, v) \ + (BIT_CLEAR_ROM_PGE_8814B(x) | BIT_ROM_PGE_8814B(v)) + +#define BIT_FW_INIT_RDY_8814B BIT(15) +#define BIT_FW_DW_RDY_8814B BIT(14) + +#define BIT_SHIFT_CPU_CLK_SEL_8814B 12 +#define BIT_MASK_CPU_CLK_SEL_8814B 0x3 +#define BIT_CPU_CLK_SEL_8814B(x) \ + (((x) & BIT_MASK_CPU_CLK_SEL_8814B) << BIT_SHIFT_CPU_CLK_SEL_8814B) +#define BITS_CPU_CLK_SEL_8814B \ + (BIT_MASK_CPU_CLK_SEL_8814B << BIT_SHIFT_CPU_CLK_SEL_8814B) +#define BIT_CLEAR_CPU_CLK_SEL_8814B(x) ((x) & (~BITS_CPU_CLK_SEL_8814B)) +#define BIT_GET_CPU_CLK_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_CPU_CLK_SEL_8814B) & BIT_MASK_CPU_CLK_SEL_8814B) +#define BIT_SET_CPU_CLK_SEL_8814B(x, v) \ + (BIT_CLEAR_CPU_CLK_SEL_8814B(x) | BIT_CPU_CLK_SEL_8814B(v)) + +#define BIT_CCLK_CHG_MASK_8814B BIT(11) +#define BIT_EMEM__TXBUF_CHKSUM_OK_8814B BIT(10) +#define BIT_EMEM_TXBUF_DW_RDY_8814B BIT(9) +#define BIT_EMEM_CHKSUM_OK_8814B BIT(8) +#define BIT_EMEM_DW_OK_8814B BIT(7) +#define BIT_DMEM_CHKSUM_OK_8814B BIT(6) +#define BIT_DMEM_DW_OK_8814B BIT(5) +#define BIT_IMEM_CHKSUM_OK_8814B BIT(4) +#define BIT_IMEM_DW_OK_8814B BIT(3) +#define BIT_IMEM_BOOT_LOAD_CHKSUM_OK_8814B BIT(2) +#define BIT_IMEM_BOOT_LOAD_DW_OK_8814B BIT(1) +#define BIT_MCUFWDL_EN_8814B BIT(0) + +/* 2 REG_MCU_TST_CFG_8814B */ + +#define BIT_SHIFT_C2H_MSG_8814B 0 +#define BIT_MASK_C2H_MSG_8814B 0xffff +#define BIT_C2H_MSG_8814B(x) \ + (((x) & BIT_MASK_C2H_MSG_8814B) << BIT_SHIFT_C2H_MSG_8814B) +#define BITS_C2H_MSG_8814B (BIT_MASK_C2H_MSG_8814B << BIT_SHIFT_C2H_MSG_8814B) +#define BIT_CLEAR_C2H_MSG_8814B(x) ((x) & (~BITS_C2H_MSG_8814B)) +#define BIT_GET_C2H_MSG_8814B(x) \ + (((x) >> BIT_SHIFT_C2H_MSG_8814B) & BIT_MASK_C2H_MSG_8814B) +#define BIT_SET_C2H_MSG_8814B(x, v) \ + (BIT_CLEAR_C2H_MSG_8814B(x) | BIT_C2H_MSG_8814B(v)) + +/* 2 REG_HMEBOX_E0_E1_8814B */ + +#define BIT_SHIFT_HOST_MSG_E1_8814B 16 +#define BIT_MASK_HOST_MSG_E1_8814B 0xffff +#define BIT_HOST_MSG_E1_8814B(x) \ + (((x) & BIT_MASK_HOST_MSG_E1_8814B) << BIT_SHIFT_HOST_MSG_E1_8814B) +#define BITS_HOST_MSG_E1_8814B \ + (BIT_MASK_HOST_MSG_E1_8814B << BIT_SHIFT_HOST_MSG_E1_8814B) +#define BIT_CLEAR_HOST_MSG_E1_8814B(x) ((x) & (~BITS_HOST_MSG_E1_8814B)) +#define BIT_GET_HOST_MSG_E1_8814B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E1_8814B) & BIT_MASK_HOST_MSG_E1_8814B) +#define BIT_SET_HOST_MSG_E1_8814B(x, v) \ + (BIT_CLEAR_HOST_MSG_E1_8814B(x) | BIT_HOST_MSG_E1_8814B(v)) + +#define BIT_SHIFT_HOST_MSG_E0_8814B 0 +#define BIT_MASK_HOST_MSG_E0_8814B 0xffff +#define BIT_HOST_MSG_E0_8814B(x) \ + (((x) & BIT_MASK_HOST_MSG_E0_8814B) << BIT_SHIFT_HOST_MSG_E0_8814B) +#define BITS_HOST_MSG_E0_8814B \ + (BIT_MASK_HOST_MSG_E0_8814B << BIT_SHIFT_HOST_MSG_E0_8814B) +#define BIT_CLEAR_HOST_MSG_E0_8814B(x) ((x) & (~BITS_HOST_MSG_E0_8814B)) +#define BIT_GET_HOST_MSG_E0_8814B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E0_8814B) & BIT_MASK_HOST_MSG_E0_8814B) +#define BIT_SET_HOST_MSG_E0_8814B(x, v) \ + (BIT_CLEAR_HOST_MSG_E0_8814B(x) | BIT_HOST_MSG_E0_8814B(v)) + +/* 2 REG_HMEBOX_E2_E3_8814B */ + +#define BIT_SHIFT_HOST_MSG_E3_8814B 16 +#define BIT_MASK_HOST_MSG_E3_8814B 0xffff +#define BIT_HOST_MSG_E3_8814B(x) \ + (((x) & BIT_MASK_HOST_MSG_E3_8814B) << BIT_SHIFT_HOST_MSG_E3_8814B) +#define BITS_HOST_MSG_E3_8814B \ + (BIT_MASK_HOST_MSG_E3_8814B << BIT_SHIFT_HOST_MSG_E3_8814B) +#define BIT_CLEAR_HOST_MSG_E3_8814B(x) ((x) & (~BITS_HOST_MSG_E3_8814B)) +#define BIT_GET_HOST_MSG_E3_8814B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E3_8814B) & BIT_MASK_HOST_MSG_E3_8814B) +#define BIT_SET_HOST_MSG_E3_8814B(x, v) \ + (BIT_CLEAR_HOST_MSG_E3_8814B(x) | BIT_HOST_MSG_E3_8814B(v)) + +#define BIT_SHIFT_HOST_MSG_E2_8814B 0 +#define BIT_MASK_HOST_MSG_E2_8814B 0xffff +#define BIT_HOST_MSG_E2_8814B(x) \ + (((x) & BIT_MASK_HOST_MSG_E2_8814B) << BIT_SHIFT_HOST_MSG_E2_8814B) +#define BITS_HOST_MSG_E2_8814B \ + (BIT_MASK_HOST_MSG_E2_8814B << BIT_SHIFT_HOST_MSG_E2_8814B) +#define BIT_CLEAR_HOST_MSG_E2_8814B(x) ((x) & (~BITS_HOST_MSG_E2_8814B)) +#define BIT_GET_HOST_MSG_E2_8814B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E2_8814B) & BIT_MASK_HOST_MSG_E2_8814B) +#define BIT_SET_HOST_MSG_E2_8814B(x, v) \ + (BIT_CLEAR_HOST_MSG_E2_8814B(x) | BIT_HOST_MSG_E2_8814B(v)) + +/* 2 REG_WLLPS_CTRL_8814B */ +#define BIT_WLLPSOP_EABM_8814B BIT(31) +#define BIT_WLLPSOP_ACKF_8814B BIT(30) +#define BIT_WLLPSOP_DLDM_8814B BIT(29) +#define BIT_WLLPSOP_ESWR_8814B BIT(28) +#define BIT_WLLPSOP_PWMM_8814B BIT(27) +#define BIT_WLLPSOP_EECK_8814B BIT(26) +#define BIT_WLLPSOP_WLMACOFF_8814B BIT(25) +#define BIT_WLLPSOP_EXTAL_8814B BIT(24) +#define BIT_WL_SYNPON_VOLTSPDN_8814B BIT(23) +#define BIT_WLLPSOP_WLBBOFF_8814B BIT(22) +#define BIT_WLLPSOP_WLMEM_DS_8814B BIT(21) + +#define BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8814B 12 +#define BIT_MASK_LPLDH12_VADJ_STEP_DN_8814B 0xf +#define BIT_LPLDH12_VADJ_STEP_DN_8814B(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN_8814B) \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8814B) +#define BITS_LPLDH12_VADJ_STEP_DN_8814B \ + (BIT_MASK_LPLDH12_VADJ_STEP_DN_8814B \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8814B) +#define BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8814B(x) \ + ((x) & (~BITS_LPLDH12_VADJ_STEP_DN_8814B)) +#define BIT_GET_LPLDH12_VADJ_STEP_DN_8814B(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8814B) & \ + BIT_MASK_LPLDH12_VADJ_STEP_DN_8814B) +#define BIT_SET_LPLDH12_VADJ_STEP_DN_8814B(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8814B(x) | \ + BIT_LPLDH12_VADJ_STEP_DN_8814B(v)) + +#define BIT_SHIFT_V15ADJ_L1_STEP_DN_8814B 8 +#define BIT_MASK_V15ADJ_L1_STEP_DN_8814B 0x7 +#define BIT_V15ADJ_L1_STEP_DN_8814B(x) \ + (((x) & BIT_MASK_V15ADJ_L1_STEP_DN_8814B) \ + << BIT_SHIFT_V15ADJ_L1_STEP_DN_8814B) +#define BITS_V15ADJ_L1_STEP_DN_8814B \ + (BIT_MASK_V15ADJ_L1_STEP_DN_8814B << BIT_SHIFT_V15ADJ_L1_STEP_DN_8814B) +#define BIT_CLEAR_V15ADJ_L1_STEP_DN_8814B(x) \ + ((x) & (~BITS_V15ADJ_L1_STEP_DN_8814B)) +#define BIT_GET_V15ADJ_L1_STEP_DN_8814B(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN_8814B) & \ + BIT_MASK_V15ADJ_L1_STEP_DN_8814B) +#define BIT_SET_V15ADJ_L1_STEP_DN_8814B(x, v) \ + (BIT_CLEAR_V15ADJ_L1_STEP_DN_8814B(x) | BIT_V15ADJ_L1_STEP_DN_8814B(v)) + +#define BIT_REGU_32K_CLK_EN_8814B BIT(1) +#define BIT_WL_LPS_EN_8814B BIT(0) + +/* 2 REG_AFE_CTRL5_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_GPIO_DEBOUNCE_CTRL_8814B */ +#define BIT_WLGP_DBC1EN_8814B BIT(15) + +#define BIT_SHIFT_WLGP_DBC1_8814B 8 +#define BIT_MASK_WLGP_DBC1_8814B 0xf +#define BIT_WLGP_DBC1_8814B(x) \ + (((x) & BIT_MASK_WLGP_DBC1_8814B) << BIT_SHIFT_WLGP_DBC1_8814B) +#define BITS_WLGP_DBC1_8814B \ + (BIT_MASK_WLGP_DBC1_8814B << BIT_SHIFT_WLGP_DBC1_8814B) +#define BIT_CLEAR_WLGP_DBC1_8814B(x) ((x) & (~BITS_WLGP_DBC1_8814B)) +#define BIT_GET_WLGP_DBC1_8814B(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC1_8814B) & BIT_MASK_WLGP_DBC1_8814B) +#define BIT_SET_WLGP_DBC1_8814B(x, v) \ + (BIT_CLEAR_WLGP_DBC1_8814B(x) | BIT_WLGP_DBC1_8814B(v)) + +#define BIT_WLGP_DBC0EN_8814B BIT(7) + +#define BIT_SHIFT_WLGP_DBC0_8814B 0 +#define BIT_MASK_WLGP_DBC0_8814B 0xf +#define BIT_WLGP_DBC0_8814B(x) \ + (((x) & BIT_MASK_WLGP_DBC0_8814B) << BIT_SHIFT_WLGP_DBC0_8814B) +#define BITS_WLGP_DBC0_8814B \ + (BIT_MASK_WLGP_DBC0_8814B << BIT_SHIFT_WLGP_DBC0_8814B) +#define BIT_CLEAR_WLGP_DBC0_8814B(x) ((x) & (~BITS_WLGP_DBC0_8814B)) +#define BIT_GET_WLGP_DBC0_8814B(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC0_8814B) & BIT_MASK_WLGP_DBC0_8814B) +#define BIT_SET_WLGP_DBC0_8814B(x, v) \ + (BIT_CLEAR_WLGP_DBC0_8814B(x) | BIT_WLGP_DBC0_8814B(v)) + +/* 2 REG_RPWM2_8814B */ + +#define BIT_SHIFT_RPWM2_8814B 16 +#define BIT_MASK_RPWM2_8814B 0xffff +#define BIT_RPWM2_8814B(x) \ + (((x) & BIT_MASK_RPWM2_8814B) << BIT_SHIFT_RPWM2_8814B) +#define BITS_RPWM2_8814B (BIT_MASK_RPWM2_8814B << BIT_SHIFT_RPWM2_8814B) +#define BIT_CLEAR_RPWM2_8814B(x) ((x) & (~BITS_RPWM2_8814B)) +#define BIT_GET_RPWM2_8814B(x) \ + (((x) >> BIT_SHIFT_RPWM2_8814B) & BIT_MASK_RPWM2_8814B) +#define BIT_SET_RPWM2_8814B(x, v) \ + (BIT_CLEAR_RPWM2_8814B(x) | BIT_RPWM2_8814B(v)) + +/* 2 REG_SYSON_FSM_MON_8814B */ + +#define BIT_SHIFT_FSM_MON_SEL_8814B 24 +#define BIT_MASK_FSM_MON_SEL_8814B 0x7 +#define BIT_FSM_MON_SEL_8814B(x) \ + (((x) & BIT_MASK_FSM_MON_SEL_8814B) << BIT_SHIFT_FSM_MON_SEL_8814B) +#define BITS_FSM_MON_SEL_8814B \ + (BIT_MASK_FSM_MON_SEL_8814B << BIT_SHIFT_FSM_MON_SEL_8814B) +#define BIT_CLEAR_FSM_MON_SEL_8814B(x) ((x) & (~BITS_FSM_MON_SEL_8814B)) +#define BIT_GET_FSM_MON_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_FSM_MON_SEL_8814B) & BIT_MASK_FSM_MON_SEL_8814B) +#define BIT_SET_FSM_MON_SEL_8814B(x, v) \ + (BIT_CLEAR_FSM_MON_SEL_8814B(x) | BIT_FSM_MON_SEL_8814B(v)) + +#define BIT_DOP_ELDO_8814B BIT(23) +#define BIT_FSM_MON_UPD_8814B BIT(15) + +#define BIT_SHIFT_FSM_PAR_8814B 0 +#define BIT_MASK_FSM_PAR_8814B 0x7fff +#define BIT_FSM_PAR_8814B(x) \ + (((x) & BIT_MASK_FSM_PAR_8814B) << BIT_SHIFT_FSM_PAR_8814B) +#define BITS_FSM_PAR_8814B (BIT_MASK_FSM_PAR_8814B << BIT_SHIFT_FSM_PAR_8814B) +#define BIT_CLEAR_FSM_PAR_8814B(x) ((x) & (~BITS_FSM_PAR_8814B)) +#define BIT_GET_FSM_PAR_8814B(x) \ + (((x) >> BIT_SHIFT_FSM_PAR_8814B) & BIT_MASK_FSM_PAR_8814B) +#define BIT_SET_FSM_PAR_8814B(x, v) \ + (BIT_CLEAR_FSM_PAR_8814B(x) | BIT_FSM_PAR_8814B(v)) + +/* 2 REG_AFE_CTRL6_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_PMC_DBG_CTRL1_8814B */ +#define BIT_BT_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8814B 16 +#define BIT_MASK_RD_WR_WIFI_BT_INFO_8814B 0x7fff +#define BIT_RD_WR_WIFI_BT_INFO_8814B(x) \ + (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8814B) \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8814B) +#define BITS_RD_WR_WIFI_BT_INFO_8814B \ + (BIT_MASK_RD_WR_WIFI_BT_INFO_8814B \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8814B) +#define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8814B(x) \ + ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8814B)) +#define BIT_GET_RD_WR_WIFI_BT_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8814B) & \ + BIT_MASK_RD_WR_WIFI_BT_INFO_8814B) +#define BIT_SET_RD_WR_WIFI_BT_INFO_8814B(x, v) \ + (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8814B(x) | \ + BIT_RD_WR_WIFI_BT_INFO_8814B(v)) + +#define BIT_PMC_WR_OVF_8814B BIT(8) + +#define BIT_SHIFT_WLPMC_ERRINT_8814B 0 +#define BIT_MASK_WLPMC_ERRINT_8814B 0xff +#define BIT_WLPMC_ERRINT_8814B(x) \ + (((x) & BIT_MASK_WLPMC_ERRINT_8814B) << BIT_SHIFT_WLPMC_ERRINT_8814B) +#define BITS_WLPMC_ERRINT_8814B \ + (BIT_MASK_WLPMC_ERRINT_8814B << BIT_SHIFT_WLPMC_ERRINT_8814B) +#define BIT_CLEAR_WLPMC_ERRINT_8814B(x) ((x) & (~BITS_WLPMC_ERRINT_8814B)) +#define BIT_GET_WLPMC_ERRINT_8814B(x) \ + (((x) >> BIT_SHIFT_WLPMC_ERRINT_8814B) & BIT_MASK_WLPMC_ERRINT_8814B) +#define BIT_SET_WLPMC_ERRINT_8814B(x, v) \ + (BIT_CLEAR_WLPMC_ERRINT_8814B(x) | BIT_WLPMC_ERRINT_8814B(v)) + +/* 2 REG_AFE_CTRL7_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_HIMR0_8814B */ +#define BIT_PSTIMER_2_MSK_8814B BIT(31) +#define BIT_PSTIMER_1_MSK_8814B BIT(30) +#define BIT_PSTIMER_0_MSK_8814B BIT(29) +#define BIT_GTINT4_MSK_8814B BIT(28) +#define BIT_GTINT3_MSK_8814B BIT(27) +#define BIT_TXBCN0ERR_MSK_8814B BIT(26) +#define BIT_TXBCN0OK_MSK_8814B BIT(25) +#define BIT_TSF_BIT32_TOGGLE_MSK_8814B BIT(24) +#define BIT_TXDMA_START_INT_MSK_8814B BIT(23) +#define BIT_TXDMA_STOP_INT_MSK_8814B BIT(22) +#define BIT_HISR7_IND_MSK_8814B BIT(21) +#define BIT_BCNDMAINT0_MSK_8814B BIT(20) +#define BIT_HISR6_IND_MSK_8814B BIT(19) +#define BIT_HISR5_IND_MSK_8814B BIT(18) +#define BIT_HISR4_IND_MSK_8814B BIT(17) +#define BIT_BCNDERR0_MSK_8814B BIT(16) +#define BIT_HSISR_IND_ON_INT_MSK_8814B BIT(15) +#define BIT_HISR3_IND_MSK_8814B BIT(14) +#define BIT_HISR2_IND_MSK_8814B BIT(13) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_HISR1_IND_MSK_8814B BIT(11) +#define BIT_C2HCMD_MSK_8814B BIT(10) +#define BIT_CPWM2_MSK_8814B BIT(9) +#define BIT_CPWM_MSK_8814B BIT(8) +#define BIT_TXDMAOK_CHANNEL15_MSK_8814B BIT(7) +#define BIT_TXDMAOK_CHANNEL14_MSK_8814B BIT(6) +#define BIT_TXDMAOK_CHANNEL3_MSK_8814B BIT(5) +#define BIT_TXDMAOK_CHANNEL2_MSK_8814B BIT(4) +#define BIT_TXDMAOK_CHANNEL1_MSK_8814B BIT(3) +#define BIT_TXDMAOK_CHANNEL0_MSK_8814B BIT(2) +#define BIT_RDU_MSK_8814B BIT(1) +#define BIT_RXOK_MSK_8814B BIT(0) + +/* 2 REG_HISR0_8814B */ +#define BIT_PSTIMER_2_8814B BIT(31) +#define BIT_PSTIMER_1_8814B BIT(30) +#define BIT_PSTIMER_0_8814B BIT(29) +#define BIT_GTINT4_8814B BIT(28) +#define BIT_GTINT3_8814B BIT(27) +#define BIT_TXBCN0ERR_8814B BIT(26) +#define BIT_TXBCN0OK_8814B BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8814B BIT(24) +#define BIT_TXDMA_START_INT_8814B BIT(23) +#define BIT_TXDMA_STOP_INT_8814B BIT(22) +#define BIT_HISR7_IND_8814B BIT(21) +#define BIT_BCNDMAINT0_8814B BIT(20) +#define BIT_HISR6_IND_8814B BIT(19) +#define BIT_HISR5_IND_8814B BIT(18) +#define BIT_HISR4_IND_8814B BIT(17) +#define BIT_BCNDERR0_8814B BIT(16) +#define BIT_HSISR_IND_ON_INT_8814B BIT(15) +#define BIT_HISR3_IND_8814B BIT(14) +#define BIT_HISR2_IND_8814B BIT(13) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_HISR1_IND_8814B BIT(11) +#define BIT_C2HCMD_8814B BIT(10) +#define BIT_CPWM2_8814B BIT(9) +#define BIT_CPWM_8814B BIT(8) +#define BIT_TXDMAOK_CHANNEL15_8814B BIT(7) +#define BIT_TXDMAOK_CHANNEL14_8814B BIT(6) +#define BIT_TXDMAOK_CHANNEL3_8814B BIT(5) +#define BIT_TXDMAOK_CHANNEL2_8814B BIT(4) +#define BIT_TXDMAOK_CHANNEL1_8814B BIT(3) +#define BIT_TXDMAOK_CHANNEL0_8814B BIT(2) +#define BIT_RDU_8814B BIT(1) +#define BIT_RXOK_8814B BIT(0) + +/* 2 REG_HIMR1_8814B */ +#define BIT_PRE_TX_ERR_INT_MSK_8814B BIT(31) +#define BIT_TXFIFO_TH_INT_8814B BIT(30) +#define BIT_BTON_STS_UPDATE_MASK_8814B BIT(29) +#define BIT_BCNDMAINT7__MSK_8814B BIT(27) +#define BIT_BCNDMAINT6__MSK_8814B BIT(26) +#define BIT_BCNDMAINT5__MSK_8814B BIT(25) +#define BIT_BCNDMAINT4__MSK_8814B BIT(24) +#define BIT_BCNDMAINT3_MSK_8814B BIT(23) +#define BIT_BCNDMAINT2_MSK_8814B BIT(22) +#define BIT_BCNDMAINT1_MSK_8814B BIT(21) +#define BIT_BCNDERR7_MSK_8814B BIT(20) +#define BIT_BCNDERR6_MSK_8814B BIT(19) +#define BIT_BCNDERR5_MSK_8814B BIT(18) +#define BIT_BCNDERR4_MSK_8814B BIT(17) +#define BIT_BCNDERR3_MSK_8814B BIT(16) +#define BIT_BCNDERR2_MSK_8814B BIT(15) +#define BIT_BCNDERR1_MSK_8814B BIT(14) +#define BIT_ATIMEND__MSK_8814B BIT(12) +#define BIT_TXERR_MSK_8814B BIT(11) +#define BIT_RXERR_MSK_8814B BIT(10) +#define BIT_TXFOVW_MSK_8814B BIT(9) +#define BIT_FOVW_MSK_8814B BIT(8) +#define BIT_CPU_MGQ_EARLY_INT_MSK_8814B BIT(6) +#define BIT_CPU_MGQ_TXDONE_MSK_8814B BIT(5) +#define BIT_PSTIMER_5_MSK_8814B BIT(4) +#define BIT_PSTIMER_4_MSK_8814B BIT(3) +#define BIT_PSTIMER_3_MSK_8814B BIT(2) +#define BIT_CPUMGQ_TX_TIMER_MSK_8814B BIT(1) +#define BIT_BB_STOPRX_INT_MSK_8814B BIT(0) + +/* 2 REG_HISR1_8814B */ +#define BIT_PRE_TX_ERR_INT_8814B BIT(31) +#define BIT_TXFIFO_TH_INT_8814B BIT(30) +#define BIT_BTON_STS_UPDATE_INT_8814B BIT(29) +#define BIT_BCNDMAINT7_8814B BIT(27) +#define BIT_BCNDMAINT6_8814B BIT(26) +#define BIT_BCNDMAINT5_8814B BIT(25) +#define BIT_BCNDMAINT4_8814B BIT(24) +#define BIT_BCNDMAINT3_8814B BIT(23) +#define BIT_BCNDMAINT2_8814B BIT(22) +#define BIT_BCNDMAINT1_8814B BIT(21) +#define BIT_BCNDERR7_8814B BIT(20) +#define BIT_BCNDERR6_8814B BIT(19) +#define BIT_BCNDERR5_8814B BIT(18) +#define BIT_BCNDERR4_8814B BIT(17) +#define BIT_BCNDERR3_8814B BIT(16) +#define BIT_BCNDERR2_8814B BIT(15) +#define BIT_BCNDERR1_8814B BIT(14) +#define BIT_ATIMEND_8814B BIT(12) +#define BIT_TXERR_INT_8814B BIT(11) +#define BIT_RXERR_INT_8814B BIT(10) +#define BIT_TXFOVW_8814B BIT(9) +#define BIT_FOVW_8814B BIT(8) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CPU_MGQ_EARLY_INT_8814B BIT(6) +#define BIT_CPU_MGQ_TXDONE_8814B BIT(5) +#define BIT_PSTIMER_5_8814B BIT(4) +#define BIT_PSTIMER_4_8814B BIT(3) +#define BIT_PSTIMER_3_8814B BIT(2) +#define BIT_CPUMGQ_TX_TIMER_8814B BIT(1) +#define BIT_BB_STOPRX_INT_8814B BIT(0) + +/* 2 REG_DBG_PORT_SEL_8814B */ + +#define BIT_SHIFT_DEBUG_ST_8814B 0 +#define BIT_MASK_DEBUG_ST_8814B 0xffffffffL +#define BIT_DEBUG_ST_8814B(x) \ + (((x) & BIT_MASK_DEBUG_ST_8814B) << BIT_SHIFT_DEBUG_ST_8814B) +#define BITS_DEBUG_ST_8814B \ + (BIT_MASK_DEBUG_ST_8814B << BIT_SHIFT_DEBUG_ST_8814B) +#define BIT_CLEAR_DEBUG_ST_8814B(x) ((x) & (~BITS_DEBUG_ST_8814B)) +#define BIT_GET_DEBUG_ST_8814B(x) \ + (((x) >> BIT_SHIFT_DEBUG_ST_8814B) & BIT_MASK_DEBUG_ST_8814B) +#define BIT_SET_DEBUG_ST_8814B(x, v) \ + (BIT_CLEAR_DEBUG_ST_8814B(x) | BIT_DEBUG_ST_8814B(v)) + +/* 2 REG_PAD_CTRL2_8814B */ +#define BIT_USB3_USB2_TRANSITION_8814B BIT(20) + +#define BIT_SHIFT_USB23_SW_MODE_V1_8814B 18 +#define BIT_MASK_USB23_SW_MODE_V1_8814B 0x3 +#define BIT_USB23_SW_MODE_V1_8814B(x) \ + (((x) & BIT_MASK_USB23_SW_MODE_V1_8814B) \ + << BIT_SHIFT_USB23_SW_MODE_V1_8814B) +#define BITS_USB23_SW_MODE_V1_8814B \ + (BIT_MASK_USB23_SW_MODE_V1_8814B << BIT_SHIFT_USB23_SW_MODE_V1_8814B) +#define BIT_CLEAR_USB23_SW_MODE_V1_8814B(x) \ + ((x) & (~BITS_USB23_SW_MODE_V1_8814B)) +#define BIT_GET_USB23_SW_MODE_V1_8814B(x) \ + (((x) >> BIT_SHIFT_USB23_SW_MODE_V1_8814B) & \ + BIT_MASK_USB23_SW_MODE_V1_8814B) +#define BIT_SET_USB23_SW_MODE_V1_8814B(x, v) \ + (BIT_CLEAR_USB23_SW_MODE_V1_8814B(x) | BIT_USB23_SW_MODE_V1_8814B(v)) + +#define BIT_NO_PDN_CHIPOFF_V1_8814B BIT(17) +#define BIT_RSM_EN_V1_8814B BIT(16) + +#define BIT_SHIFT_MATCH_CNT_8814B 8 +#define BIT_MASK_MATCH_CNT_8814B 0xff +#define BIT_MATCH_CNT_8814B(x) \ + (((x) & BIT_MASK_MATCH_CNT_8814B) << BIT_SHIFT_MATCH_CNT_8814B) +#define BITS_MATCH_CNT_8814B \ + (BIT_MASK_MATCH_CNT_8814B << BIT_SHIFT_MATCH_CNT_8814B) +#define BIT_CLEAR_MATCH_CNT_8814B(x) ((x) & (~BITS_MATCH_CNT_8814B)) +#define BIT_GET_MATCH_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8814B) & BIT_MASK_MATCH_CNT_8814B) +#define BIT_SET_MATCH_CNT_8814B(x, v) \ + (BIT_CLEAR_MATCH_CNT_8814B(x) | BIT_MATCH_CNT_8814B(v)) + +#define BIT_LD_B12V_EN_8814B BIT(7) +#define BIT_EECS_IOSEL_V1_8814B BIT(6) +#define BIT_EECS_DATA_O_V1_8814B BIT(5) +#define BIT_EECS_DATA_I_V1_8814B BIT(4) +#define BIT_EESK_IOSEL_V1_8814B BIT(2) +#define BIT_EESK_DATA_O_V1_8814B BIT(1) +#define BIT_EESK_DATA_I_V1_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_PMC_DBG_CTRL2_8814B */ + +#define BIT_SHIFT_EFUSE_BURN_GNT_8814B 24 +#define BIT_MASK_EFUSE_BURN_GNT_8814B 0xff +#define BIT_EFUSE_BURN_GNT_8814B(x) \ + (((x) & BIT_MASK_EFUSE_BURN_GNT_8814B) \ + << BIT_SHIFT_EFUSE_BURN_GNT_8814B) +#define BITS_EFUSE_BURN_GNT_8814B \ + (BIT_MASK_EFUSE_BURN_GNT_8814B << BIT_SHIFT_EFUSE_BURN_GNT_8814B) +#define BIT_CLEAR_EFUSE_BURN_GNT_8814B(x) ((x) & (~BITS_EFUSE_BURN_GNT_8814B)) +#define BIT_GET_EFUSE_BURN_GNT_8814B(x) \ + (((x) >> BIT_SHIFT_EFUSE_BURN_GNT_8814B) & \ + BIT_MASK_EFUSE_BURN_GNT_8814B) +#define BIT_SET_EFUSE_BURN_GNT_8814B(x, v) \ + (BIT_CLEAR_EFUSE_BURN_GNT_8814B(x) | BIT_EFUSE_BURN_GNT_8814B(v)) + +#define BIT_STOP_WL_PMC_8814B BIT(9) +#define BIT_STOP_SYM_PMC_8814B BIT(8) +#define BIT_BT_ACCESS_WL_PAGE0_8814B BIT(6) +#define BIT_REG_RST_WLPMC_8814B BIT(5) +#define BIT_REG_RST_PD12N_8814B BIT(4) +#define BIT_SYSON_DIS_WLREG_WRMSK_8814B BIT(3) +#define BIT_SYSON_DIS_PMCREG_WRMSK_8814B BIT(2) + +#define BIT_SHIFT_SYSON_REG_ARB_8814B 0 +#define BIT_MASK_SYSON_REG_ARB_8814B 0x3 +#define BIT_SYSON_REG_ARB_8814B(x) \ + (((x) & BIT_MASK_SYSON_REG_ARB_8814B) << BIT_SHIFT_SYSON_REG_ARB_8814B) +#define BITS_SYSON_REG_ARB_8814B \ + (BIT_MASK_SYSON_REG_ARB_8814B << BIT_SHIFT_SYSON_REG_ARB_8814B) +#define BIT_CLEAR_SYSON_REG_ARB_8814B(x) ((x) & (~BITS_SYSON_REG_ARB_8814B)) +#define BIT_GET_SYSON_REG_ARB_8814B(x) \ + (((x) >> BIT_SHIFT_SYSON_REG_ARB_8814B) & BIT_MASK_SYSON_REG_ARB_8814B) +#define BIT_SET_SYSON_REG_ARB_8814B(x, v) \ + (BIT_CLEAR_SYSON_REG_ARB_8814B(x) | BIT_SYSON_REG_ARB_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_MEM_CTRL_8814B */ +#define BIT_UMEM_RME_8814B BIT(31) + +#define BIT_SHIFT_BT_SPRAM_8814B 28 +#define BIT_MASK_BT_SPRAM_8814B 0x3 +#define BIT_BT_SPRAM_8814B(x) \ + (((x) & BIT_MASK_BT_SPRAM_8814B) << BIT_SHIFT_BT_SPRAM_8814B) +#define BITS_BT_SPRAM_8814B \ + (BIT_MASK_BT_SPRAM_8814B << BIT_SHIFT_BT_SPRAM_8814B) +#define BIT_CLEAR_BT_SPRAM_8814B(x) ((x) & (~BITS_BT_SPRAM_8814B)) +#define BIT_GET_BT_SPRAM_8814B(x) \ + (((x) >> BIT_SHIFT_BT_SPRAM_8814B) & BIT_MASK_BT_SPRAM_8814B) +#define BIT_SET_BT_SPRAM_8814B(x, v) \ + (BIT_CLEAR_BT_SPRAM_8814B(x) | BIT_BT_SPRAM_8814B(v)) + +#define BIT_SHIFT_BT_ROM_8814B 24 +#define BIT_MASK_BT_ROM_8814B 0xf +#define BIT_BT_ROM_8814B(x) \ + (((x) & BIT_MASK_BT_ROM_8814B) << BIT_SHIFT_BT_ROM_8814B) +#define BITS_BT_ROM_8814B (BIT_MASK_BT_ROM_8814B << BIT_SHIFT_BT_ROM_8814B) +#define BIT_CLEAR_BT_ROM_8814B(x) ((x) & (~BITS_BT_ROM_8814B)) +#define BIT_GET_BT_ROM_8814B(x) \ + (((x) >> BIT_SHIFT_BT_ROM_8814B) & BIT_MASK_BT_ROM_8814B) +#define BIT_SET_BT_ROM_8814B(x, v) \ + (BIT_CLEAR_BT_ROM_8814B(x) | BIT_BT_ROM_8814B(v)) + +#define BIT_SHIFT_PCI_DPRAM_8814B 10 +#define BIT_MASK_PCI_DPRAM_8814B 0x3 +#define BIT_PCI_DPRAM_8814B(x) \ + (((x) & BIT_MASK_PCI_DPRAM_8814B) << BIT_SHIFT_PCI_DPRAM_8814B) +#define BITS_PCI_DPRAM_8814B \ + (BIT_MASK_PCI_DPRAM_8814B << BIT_SHIFT_PCI_DPRAM_8814B) +#define BIT_CLEAR_PCI_DPRAM_8814B(x) ((x) & (~BITS_PCI_DPRAM_8814B)) +#define BIT_GET_PCI_DPRAM_8814B(x) \ + (((x) >> BIT_SHIFT_PCI_DPRAM_8814B) & BIT_MASK_PCI_DPRAM_8814B) +#define BIT_SET_PCI_DPRAM_8814B(x, v) \ + (BIT_CLEAR_PCI_DPRAM_8814B(x) | BIT_PCI_DPRAM_8814B(v)) + +#define BIT_SHIFT_PCI_SPRAM_8814B 8 +#define BIT_MASK_PCI_SPRAM_8814B 0x3 +#define BIT_PCI_SPRAM_8814B(x) \ + (((x) & BIT_MASK_PCI_SPRAM_8814B) << BIT_SHIFT_PCI_SPRAM_8814B) +#define BITS_PCI_SPRAM_8814B \ + (BIT_MASK_PCI_SPRAM_8814B << BIT_SHIFT_PCI_SPRAM_8814B) +#define BIT_CLEAR_PCI_SPRAM_8814B(x) ((x) & (~BITS_PCI_SPRAM_8814B)) +#define BIT_GET_PCI_SPRAM_8814B(x) \ + (((x) >> BIT_SHIFT_PCI_SPRAM_8814B) & BIT_MASK_PCI_SPRAM_8814B) +#define BIT_SET_PCI_SPRAM_8814B(x, v) \ + (BIT_CLEAR_PCI_SPRAM_8814B(x) | BIT_PCI_SPRAM_8814B(v)) + +#define BIT_SHIFT_USB_SPRAM_8814B 6 +#define BIT_MASK_USB_SPRAM_8814B 0x3 +#define BIT_USB_SPRAM_8814B(x) \ + (((x) & BIT_MASK_USB_SPRAM_8814B) << BIT_SHIFT_USB_SPRAM_8814B) +#define BITS_USB_SPRAM_8814B \ + (BIT_MASK_USB_SPRAM_8814B << BIT_SHIFT_USB_SPRAM_8814B) +#define BIT_CLEAR_USB_SPRAM_8814B(x) ((x) & (~BITS_USB_SPRAM_8814B)) +#define BIT_GET_USB_SPRAM_8814B(x) \ + (((x) >> BIT_SHIFT_USB_SPRAM_8814B) & BIT_MASK_USB_SPRAM_8814B) +#define BIT_SET_USB_SPRAM_8814B(x, v) \ + (BIT_CLEAR_USB_SPRAM_8814B(x) | BIT_USB_SPRAM_8814B(v)) + +#define BIT_SHIFT_USB_SPRF_8814B 4 +#define BIT_MASK_USB_SPRF_8814B 0x3 +#define BIT_USB_SPRF_8814B(x) \ + (((x) & BIT_MASK_USB_SPRF_8814B) << BIT_SHIFT_USB_SPRF_8814B) +#define BITS_USB_SPRF_8814B \ + (BIT_MASK_USB_SPRF_8814B << BIT_SHIFT_USB_SPRF_8814B) +#define BIT_CLEAR_USB_SPRF_8814B(x) ((x) & (~BITS_USB_SPRF_8814B)) +#define BIT_GET_USB_SPRF_8814B(x) \ + (((x) >> BIT_SHIFT_USB_SPRF_8814B) & BIT_MASK_USB_SPRF_8814B) +#define BIT_SET_USB_SPRF_8814B(x, v) \ + (BIT_CLEAR_USB_SPRF_8814B(x) | BIT_USB_SPRF_8814B(v)) + +#define BIT_SHIFT_MCU_ROM_8814B 0 +#define BIT_MASK_MCU_ROM_8814B 0xf +#define BIT_MCU_ROM_8814B(x) \ + (((x) & BIT_MASK_MCU_ROM_8814B) << BIT_SHIFT_MCU_ROM_8814B) +#define BITS_MCU_ROM_8814B (BIT_MASK_MCU_ROM_8814B << BIT_SHIFT_MCU_ROM_8814B) +#define BIT_CLEAR_MCU_ROM_8814B(x) ((x) & (~BITS_MCU_ROM_8814B)) +#define BIT_GET_MCU_ROM_8814B(x) \ + (((x) >> BIT_SHIFT_MCU_ROM_8814B) & BIT_MASK_MCU_ROM_8814B) +#define BIT_SET_MCU_ROM_8814B(x, v) \ + (BIT_CLEAR_MCU_ROM_8814B(x) | BIT_MCU_ROM_8814B(v)) + +/* 2 REG_SYN_RFC_CTRL_8814B */ + +#define BIT_SHIFT_SYN_RF1_CTRL_8814B 8 +#define BIT_MASK_SYN_RF1_CTRL_8814B 0xff +#define BIT_SYN_RF1_CTRL_8814B(x) \ + (((x) & BIT_MASK_SYN_RF1_CTRL_8814B) << BIT_SHIFT_SYN_RF1_CTRL_8814B) +#define BITS_SYN_RF1_CTRL_8814B \ + (BIT_MASK_SYN_RF1_CTRL_8814B << BIT_SHIFT_SYN_RF1_CTRL_8814B) +#define BIT_CLEAR_SYN_RF1_CTRL_8814B(x) ((x) & (~BITS_SYN_RF1_CTRL_8814B)) +#define BIT_GET_SYN_RF1_CTRL_8814B(x) \ + (((x) >> BIT_SHIFT_SYN_RF1_CTRL_8814B) & BIT_MASK_SYN_RF1_CTRL_8814B) +#define BIT_SET_SYN_RF1_CTRL_8814B(x, v) \ + (BIT_CLEAR_SYN_RF1_CTRL_8814B(x) | BIT_SYN_RF1_CTRL_8814B(v)) + +#define BIT_SHIFT_SYN_RF0_CTRL_8814B 0 +#define BIT_MASK_SYN_RF0_CTRL_8814B 0xff +#define BIT_SYN_RF0_CTRL_8814B(x) \ + (((x) & BIT_MASK_SYN_RF0_CTRL_8814B) << BIT_SHIFT_SYN_RF0_CTRL_8814B) +#define BITS_SYN_RF0_CTRL_8814B \ + (BIT_MASK_SYN_RF0_CTRL_8814B << BIT_SHIFT_SYN_RF0_CTRL_8814B) +#define BIT_CLEAR_SYN_RF0_CTRL_8814B(x) ((x) & (~BITS_SYN_RF0_CTRL_8814B)) +#define BIT_GET_SYN_RF0_CTRL_8814B(x) \ + (((x) >> BIT_SHIFT_SYN_RF0_CTRL_8814B) & BIT_MASK_SYN_RF0_CTRL_8814B) +#define BIT_SET_SYN_RF0_CTRL_8814B(x, v) \ + (BIT_CLEAR_SYN_RF0_CTRL_8814B(x) | BIT_SYN_RF0_CTRL_8814B(v)) + +/* 2 REG_USB_SIE_INTF_8814B */ +#define BIT_RD_SEL_8814B BIT(31) +#define BIT_USB_SIE_INTF_WE_V1_8814B BIT(30) +#define BIT_USB_SIE_INTF_BYIOREG_V1_8814B BIT(29) +#define BIT_USB_SIE_SELECT_8814B BIT(28) + +#define BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8814B 16 +#define BIT_MASK_USB_SIE_INTF_ADDR_V1_8814B 0x1ff +#define BIT_USB_SIE_INTF_ADDR_V1_8814B(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1_8814B) \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8814B) +#define BITS_USB_SIE_INTF_ADDR_V1_8814B \ + (BIT_MASK_USB_SIE_INTF_ADDR_V1_8814B \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8814B) +#define BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8814B(x) \ + ((x) & (~BITS_USB_SIE_INTF_ADDR_V1_8814B)) +#define BIT_GET_USB_SIE_INTF_ADDR_V1_8814B(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8814B) & \ + BIT_MASK_USB_SIE_INTF_ADDR_V1_8814B) +#define BIT_SET_USB_SIE_INTF_ADDR_V1_8814B(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8814B(x) | \ + BIT_USB_SIE_INTF_ADDR_V1_8814B(v)) + +#define BIT_SHIFT_USB_SIE_INTF_RD_8814B 8 +#define BIT_MASK_USB_SIE_INTF_RD_8814B 0xff +#define BIT_USB_SIE_INTF_RD_8814B(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_RD_8814B) \ + << BIT_SHIFT_USB_SIE_INTF_RD_8814B) +#define BITS_USB_SIE_INTF_RD_8814B \ + (BIT_MASK_USB_SIE_INTF_RD_8814B << BIT_SHIFT_USB_SIE_INTF_RD_8814B) +#define BIT_CLEAR_USB_SIE_INTF_RD_8814B(x) ((x) & (~BITS_USB_SIE_INTF_RD_8814B)) +#define BIT_GET_USB_SIE_INTF_RD_8814B(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_RD_8814B) & \ + BIT_MASK_USB_SIE_INTF_RD_8814B) +#define BIT_SET_USB_SIE_INTF_RD_8814B(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_RD_8814B(x) | BIT_USB_SIE_INTF_RD_8814B(v)) + +#define BIT_SHIFT_USB_SIE_INTF_WD_8814B 0 +#define BIT_MASK_USB_SIE_INTF_WD_8814B 0xff +#define BIT_USB_SIE_INTF_WD_8814B(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_WD_8814B) \ + << BIT_SHIFT_USB_SIE_INTF_WD_8814B) +#define BITS_USB_SIE_INTF_WD_8814B \ + (BIT_MASK_USB_SIE_INTF_WD_8814B << BIT_SHIFT_USB_SIE_INTF_WD_8814B) +#define BIT_CLEAR_USB_SIE_INTF_WD_8814B(x) ((x) & (~BITS_USB_SIE_INTF_WD_8814B)) +#define BIT_GET_USB_SIE_INTF_WD_8814B(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_WD_8814B) & \ + BIT_MASK_USB_SIE_INTF_WD_8814B) +#define BIT_SET_USB_SIE_INTF_WD_8814B(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_WD_8814B(x) | BIT_USB_SIE_INTF_WD_8814B(v)) + +/* 2 REG_PCIE_MIO_INTF_8814B */ + +#define BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8814B 16 +#define BIT_MASK_PCIE_MIO_ADDR_PAGE_8814B 0x3 +#define BIT_PCIE_MIO_ADDR_PAGE_8814B(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_PAGE_8814B) \ + << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8814B) +#define BITS_PCIE_MIO_ADDR_PAGE_8814B \ + (BIT_MASK_PCIE_MIO_ADDR_PAGE_8814B \ + << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8814B) +#define BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8814B(x) \ + ((x) & (~BITS_PCIE_MIO_ADDR_PAGE_8814B)) +#define BIT_GET_PCIE_MIO_ADDR_PAGE_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8814B) & \ + BIT_MASK_PCIE_MIO_ADDR_PAGE_8814B) +#define BIT_SET_PCIE_MIO_ADDR_PAGE_8814B(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8814B(x) | \ + BIT_PCIE_MIO_ADDR_PAGE_8814B(v)) + +#define BIT_PCIE_MIO_BYIOREG_8814B BIT(13) +#define BIT_PCIE_MIO_RE_8814B BIT(12) + +#define BIT_SHIFT_PCIE_MIO_WE_8814B 8 +#define BIT_MASK_PCIE_MIO_WE_8814B 0xf +#define BIT_PCIE_MIO_WE_8814B(x) \ + (((x) & BIT_MASK_PCIE_MIO_WE_8814B) << BIT_SHIFT_PCIE_MIO_WE_8814B) +#define BITS_PCIE_MIO_WE_8814B \ + (BIT_MASK_PCIE_MIO_WE_8814B << BIT_SHIFT_PCIE_MIO_WE_8814B) +#define BIT_CLEAR_PCIE_MIO_WE_8814B(x) ((x) & (~BITS_PCIE_MIO_WE_8814B)) +#define BIT_GET_PCIE_MIO_WE_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_WE_8814B) & BIT_MASK_PCIE_MIO_WE_8814B) +#define BIT_SET_PCIE_MIO_WE_8814B(x, v) \ + (BIT_CLEAR_PCIE_MIO_WE_8814B(x) | BIT_PCIE_MIO_WE_8814B(v)) + +#define BIT_SHIFT_PCIE_MIO_ADDR_8814B 0 +#define BIT_MASK_PCIE_MIO_ADDR_8814B 0xff +#define BIT_PCIE_MIO_ADDR_8814B(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_8814B) << BIT_SHIFT_PCIE_MIO_ADDR_8814B) +#define BITS_PCIE_MIO_ADDR_8814B \ + (BIT_MASK_PCIE_MIO_ADDR_8814B << BIT_SHIFT_PCIE_MIO_ADDR_8814B) +#define BIT_CLEAR_PCIE_MIO_ADDR_8814B(x) ((x) & (~BITS_PCIE_MIO_ADDR_8814B)) +#define BIT_GET_PCIE_MIO_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_8814B) & BIT_MASK_PCIE_MIO_ADDR_8814B) +#define BIT_SET_PCIE_MIO_ADDR_8814B(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_8814B(x) | BIT_PCIE_MIO_ADDR_8814B(v)) + +/* 2 REG_PCIE_MIO_INTD_8814B */ + +#define BIT_SHIFT_PCIE_MIO_DATA_8814B 0 +#define BIT_MASK_PCIE_MIO_DATA_8814B 0xffffffffL +#define BIT_PCIE_MIO_DATA_8814B(x) \ + (((x) & BIT_MASK_PCIE_MIO_DATA_8814B) << BIT_SHIFT_PCIE_MIO_DATA_8814B) +#define BITS_PCIE_MIO_DATA_8814B \ + (BIT_MASK_PCIE_MIO_DATA_8814B << BIT_SHIFT_PCIE_MIO_DATA_8814B) +#define BIT_CLEAR_PCIE_MIO_DATA_8814B(x) ((x) & (~BITS_PCIE_MIO_DATA_8814B)) +#define BIT_GET_PCIE_MIO_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_DATA_8814B) & BIT_MASK_PCIE_MIO_DATA_8814B) +#define BIT_SET_PCIE_MIO_DATA_8814B(x, v) \ + (BIT_CLEAR_PCIE_MIO_DATA_8814B(x) | BIT_PCIE_MIO_DATA_8814B(v)) + +/* 2 REG_WLRF1_8814B */ + +#define BIT_SHIFT_WLRF1_CTRL_8814B 24 +#define BIT_MASK_WLRF1_CTRL_8814B 0xff +#define BIT_WLRF1_CTRL_8814B(x) \ + (((x) & BIT_MASK_WLRF1_CTRL_8814B) << BIT_SHIFT_WLRF1_CTRL_8814B) +#define BITS_WLRF1_CTRL_8814B \ + (BIT_MASK_WLRF1_CTRL_8814B << BIT_SHIFT_WLRF1_CTRL_8814B) +#define BIT_CLEAR_WLRF1_CTRL_8814B(x) ((x) & (~BITS_WLRF1_CTRL_8814B)) +#define BIT_GET_WLRF1_CTRL_8814B(x) \ + (((x) >> BIT_SHIFT_WLRF1_CTRL_8814B) & BIT_MASK_WLRF1_CTRL_8814B) +#define BIT_SET_WLRF1_CTRL_8814B(x, v) \ + (BIT_CLEAR_WLRF1_CTRL_8814B(x) | BIT_WLRF1_CTRL_8814B(v)) + +#define BIT_SHIFT_WLRF2_CTRL_8814B 16 +#define BIT_MASK_WLRF2_CTRL_8814B 0xff +#define BIT_WLRF2_CTRL_8814B(x) \ + (((x) & BIT_MASK_WLRF2_CTRL_8814B) << BIT_SHIFT_WLRF2_CTRL_8814B) +#define BITS_WLRF2_CTRL_8814B \ + (BIT_MASK_WLRF2_CTRL_8814B << BIT_SHIFT_WLRF2_CTRL_8814B) +#define BIT_CLEAR_WLRF2_CTRL_8814B(x) ((x) & (~BITS_WLRF2_CTRL_8814B)) +#define BIT_GET_WLRF2_CTRL_8814B(x) \ + (((x) >> BIT_SHIFT_WLRF2_CTRL_8814B) & BIT_MASK_WLRF2_CTRL_8814B) +#define BIT_SET_WLRF2_CTRL_8814B(x, v) \ + (BIT_CLEAR_WLRF2_CTRL_8814B(x) | BIT_WLRF2_CTRL_8814B(v)) + +#define BIT_SHIFT_WLRF3_CTRL_8814B 8 +#define BIT_MASK_WLRF3_CTRL_8814B 0xff +#define BIT_WLRF3_CTRL_8814B(x) \ + (((x) & BIT_MASK_WLRF3_CTRL_8814B) << BIT_SHIFT_WLRF3_CTRL_8814B) +#define BITS_WLRF3_CTRL_8814B \ + (BIT_MASK_WLRF3_CTRL_8814B << BIT_SHIFT_WLRF3_CTRL_8814B) +#define BIT_CLEAR_WLRF3_CTRL_8814B(x) ((x) & (~BITS_WLRF3_CTRL_8814B)) +#define BIT_GET_WLRF3_CTRL_8814B(x) \ + (((x) >> BIT_SHIFT_WLRF3_CTRL_8814B) & BIT_MASK_WLRF3_CTRL_8814B) +#define BIT_SET_WLRF3_CTRL_8814B(x, v) \ + (BIT_CLEAR_WLRF3_CTRL_8814B(x) | BIT_WLRF3_CTRL_8814B(v)) + +/* 2 REG_SYS_CFG1_8814B */ + +#define BIT_SHIFT_TRP_ICFG_8814B 28 +#define BIT_MASK_TRP_ICFG_8814B 0xf +#define BIT_TRP_ICFG_8814B(x) \ + (((x) & BIT_MASK_TRP_ICFG_8814B) << BIT_SHIFT_TRP_ICFG_8814B) +#define BITS_TRP_ICFG_8814B \ + (BIT_MASK_TRP_ICFG_8814B << BIT_SHIFT_TRP_ICFG_8814B) +#define BIT_CLEAR_TRP_ICFG_8814B(x) ((x) & (~BITS_TRP_ICFG_8814B)) +#define BIT_GET_TRP_ICFG_8814B(x) \ + (((x) >> BIT_SHIFT_TRP_ICFG_8814B) & BIT_MASK_TRP_ICFG_8814B) +#define BIT_SET_TRP_ICFG_8814B(x, v) \ + (BIT_CLEAR_TRP_ICFG_8814B(x) | BIT_TRP_ICFG_8814B(v)) + +#define BIT_RF_TYPE_ID_8814B BIT(27) +#define BIT_BD_HCI_SEL_8814B BIT(26) +#define BIT_BD_PKG_SEL_8814B BIT(25) +#define BIT_SPSLDO_SEL_8814B BIT(24) +#define BIT_RTL_ID_8814B BIT(23) +#define BIT_PAD_HWPD_IDN_8814B BIT(22) +#define BIT_TESTMODE_8814B BIT(20) + +#define BIT_SHIFT_VENDOR_ID_8814B 16 +#define BIT_MASK_VENDOR_ID_8814B 0xf +#define BIT_VENDOR_ID_8814B(x) \ + (((x) & BIT_MASK_VENDOR_ID_8814B) << BIT_SHIFT_VENDOR_ID_8814B) +#define BITS_VENDOR_ID_8814B \ + (BIT_MASK_VENDOR_ID_8814B << BIT_SHIFT_VENDOR_ID_8814B) +#define BIT_CLEAR_VENDOR_ID_8814B(x) ((x) & (~BITS_VENDOR_ID_8814B)) +#define BIT_GET_VENDOR_ID_8814B(x) \ + (((x) >> BIT_SHIFT_VENDOR_ID_8814B) & BIT_MASK_VENDOR_ID_8814B) +#define BIT_SET_VENDOR_ID_8814B(x, v) \ + (BIT_CLEAR_VENDOR_ID_8814B(x) | BIT_VENDOR_ID_8814B(v)) + +#define BIT_SHIFT_CHIP_VER_8814B 12 +#define BIT_MASK_CHIP_VER_8814B 0xf +#define BIT_CHIP_VER_8814B(x) \ + (((x) & BIT_MASK_CHIP_VER_8814B) << BIT_SHIFT_CHIP_VER_8814B) +#define BITS_CHIP_VER_8814B \ + (BIT_MASK_CHIP_VER_8814B << BIT_SHIFT_CHIP_VER_8814B) +#define BIT_CLEAR_CHIP_VER_8814B(x) ((x) & (~BITS_CHIP_VER_8814B)) +#define BIT_GET_CHIP_VER_8814B(x) \ + (((x) >> BIT_SHIFT_CHIP_VER_8814B) & BIT_MASK_CHIP_VER_8814B) +#define BIT_SET_CHIP_VER_8814B(x, v) \ + (BIT_CLEAR_CHIP_VER_8814B(x) | BIT_CHIP_VER_8814B(v)) + +#define BIT_BD_MAC3_8814B BIT(11) +#define BIT_BD_MAC1_8814B BIT(10) +#define BIT_BD_MAC2_8814B BIT(9) +#define BIT_SIC_IDLE_8814B BIT(8) +#define BIT_SW_OFFLOAD_EN_8814B BIT(7) +#define BIT_OCP_SHUTDN_8814B BIT(6) +#define BIT_V15_VLD_8814B BIT(5) +#define BIT_PCIRSTB_8814B BIT(4) +#define BIT_PCLK_VLD_8814B BIT(3) +#define BIT_UCLK_VLD_8814B BIT(2) +#define BIT_ACLK_VLD_8814B BIT(1) +#define BIT_XCLK_VLD_8814B BIT(0) + +/* 2 REG_SYS_STATUS1_8814B */ + +#define BIT_SHIFT_RF_RL_ID_8814B 28 +#define BIT_MASK_RF_RL_ID_8814B 0xf +#define BIT_RF_RL_ID_8814B(x) \ + (((x) & BIT_MASK_RF_RL_ID_8814B) << BIT_SHIFT_RF_RL_ID_8814B) +#define BITS_RF_RL_ID_8814B \ + (BIT_MASK_RF_RL_ID_8814B << BIT_SHIFT_RF_RL_ID_8814B) +#define BIT_CLEAR_RF_RL_ID_8814B(x) ((x) & (~BITS_RF_RL_ID_8814B)) +#define BIT_GET_RF_RL_ID_8814B(x) \ + (((x) >> BIT_SHIFT_RF_RL_ID_8814B) & BIT_MASK_RF_RL_ID_8814B) +#define BIT_SET_RF_RL_ID_8814B(x, v) \ + (BIT_CLEAR_RF_RL_ID_8814B(x) | BIT_RF_RL_ID_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_XTAL_SEL_8814B 25 +#define BIT_MASK_XTAL_SEL_8814B 0x3 +#define BIT_XTAL_SEL_8814B(x) \ + (((x) & BIT_MASK_XTAL_SEL_8814B) << BIT_SHIFT_XTAL_SEL_8814B) +#define BITS_XTAL_SEL_8814B \ + (BIT_MASK_XTAL_SEL_8814B << BIT_SHIFT_XTAL_SEL_8814B) +#define BIT_CLEAR_XTAL_SEL_8814B(x) ((x) & (~BITS_XTAL_SEL_8814B)) +#define BIT_GET_XTAL_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_8814B) & BIT_MASK_XTAL_SEL_8814B) +#define BIT_SET_XTAL_SEL_8814B(x, v) \ + (BIT_CLEAR_XTAL_SEL_8814B(x) | BIT_XTAL_SEL_8814B(v)) + +#define BIT_HPHY_ICFG_8814B BIT(19) + +#define BIT_SHIFT_SEL_0XC0_8814B 16 +#define BIT_MASK_SEL_0XC0_8814B 0x3 +#define BIT_SEL_0XC0_8814B(x) \ + (((x) & BIT_MASK_SEL_0XC0_8814B) << BIT_SHIFT_SEL_0XC0_8814B) +#define BITS_SEL_0XC0_8814B \ + (BIT_MASK_SEL_0XC0_8814B << BIT_SHIFT_SEL_0XC0_8814B) +#define BIT_CLEAR_SEL_0XC0_8814B(x) ((x) & (~BITS_SEL_0XC0_8814B)) +#define BIT_GET_SEL_0XC0_8814B(x) \ + (((x) >> BIT_SHIFT_SEL_0XC0_8814B) & BIT_MASK_SEL_0XC0_8814B) +#define BIT_SET_SEL_0XC0_8814B(x, v) \ + (BIT_CLEAR_SEL_0XC0_8814B(x) | BIT_SEL_0XC0_8814B(v)) + +#define BIT_SHIFT_HCI_SEL_V4_8814B 12 +#define BIT_MASK_HCI_SEL_V4_8814B 0x3 +#define BIT_HCI_SEL_V4_8814B(x) \ + (((x) & BIT_MASK_HCI_SEL_V4_8814B) << BIT_SHIFT_HCI_SEL_V4_8814B) +#define BITS_HCI_SEL_V4_8814B \ + (BIT_MASK_HCI_SEL_V4_8814B << BIT_SHIFT_HCI_SEL_V4_8814B) +#define BIT_CLEAR_HCI_SEL_V4_8814B(x) ((x) & (~BITS_HCI_SEL_V4_8814B)) +#define BIT_GET_HCI_SEL_V4_8814B(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_V4_8814B) & BIT_MASK_HCI_SEL_V4_8814B) +#define BIT_SET_HCI_SEL_V4_8814B(x, v) \ + (BIT_CLEAR_HCI_SEL_V4_8814B(x) | BIT_HCI_SEL_V4_8814B(v)) + +#define BIT_USB_OPERATION_MODE_8814B BIT(10) +#define BIT_BT_PDN_8814B BIT(9) +#define BIT_AUTO_WLPON_8814B BIT(8) +#define BIT_WL_MODE_8814B BIT(7) +#define BIT_PKG_SEL_HCI_8814B BIT(6) + +#define BIT_SHIFT_PAD_HCI_SEL_V2_8814B 3 +#define BIT_MASK_PAD_HCI_SEL_V2_8814B 0x3 +#define BIT_PAD_HCI_SEL_V2_8814B(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL_V2_8814B) \ + << BIT_SHIFT_PAD_HCI_SEL_V2_8814B) +#define BITS_PAD_HCI_SEL_V2_8814B \ + (BIT_MASK_PAD_HCI_SEL_V2_8814B << BIT_SHIFT_PAD_HCI_SEL_V2_8814B) +#define BIT_CLEAR_PAD_HCI_SEL_V2_8814B(x) ((x) & (~BITS_PAD_HCI_SEL_V2_8814B)) +#define BIT_GET_PAD_HCI_SEL_V2_8814B(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL_V2_8814B) & \ + BIT_MASK_PAD_HCI_SEL_V2_8814B) +#define BIT_SET_PAD_HCI_SEL_V2_8814B(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL_V2_8814B(x) | BIT_PAD_HCI_SEL_V2_8814B(v)) + +#define BIT_SHIFT_EFS_HCI_SEL_8814B 0 +#define BIT_MASK_EFS_HCI_SEL_8814B 0x3 +#define BIT_EFS_HCI_SEL_8814B(x) \ + (((x) & BIT_MASK_EFS_HCI_SEL_8814B) << BIT_SHIFT_EFS_HCI_SEL_8814B) +#define BITS_EFS_HCI_SEL_8814B \ + (BIT_MASK_EFS_HCI_SEL_8814B << BIT_SHIFT_EFS_HCI_SEL_8814B) +#define BIT_CLEAR_EFS_HCI_SEL_8814B(x) ((x) & (~BITS_EFS_HCI_SEL_8814B)) +#define BIT_GET_EFS_HCI_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_EFS_HCI_SEL_8814B) & BIT_MASK_EFS_HCI_SEL_8814B) +#define BIT_SET_EFS_HCI_SEL_8814B(x, v) \ + (BIT_CLEAR_EFS_HCI_SEL_8814B(x) | BIT_EFS_HCI_SEL_8814B(v)) + +/* 2 REG_SYS_STATUS2_8814B */ +#define BIT_SIO_ALDN_8814B BIT(19) +#define BIT_USB_ALDN_8814B BIT(18) +#define BIT_PCI_ALDN_8814B BIT(17) +#define BIT_SYS_ALDN_8814B BIT(16) + +#define BIT_SHIFT_EPVID1_8814B 8 +#define BIT_MASK_EPVID1_8814B 0xff +#define BIT_EPVID1_8814B(x) \ + (((x) & BIT_MASK_EPVID1_8814B) << BIT_SHIFT_EPVID1_8814B) +#define BITS_EPVID1_8814B (BIT_MASK_EPVID1_8814B << BIT_SHIFT_EPVID1_8814B) +#define BIT_CLEAR_EPVID1_8814B(x) ((x) & (~BITS_EPVID1_8814B)) +#define BIT_GET_EPVID1_8814B(x) \ + (((x) >> BIT_SHIFT_EPVID1_8814B) & BIT_MASK_EPVID1_8814B) +#define BIT_SET_EPVID1_8814B(x, v) \ + (BIT_CLEAR_EPVID1_8814B(x) | BIT_EPVID1_8814B(v)) + +#define BIT_SHIFT_EPVID0_8814B 0 +#define BIT_MASK_EPVID0_8814B 0xff +#define BIT_EPVID0_8814B(x) \ + (((x) & BIT_MASK_EPVID0_8814B) << BIT_SHIFT_EPVID0_8814B) +#define BITS_EPVID0_8814B (BIT_MASK_EPVID0_8814B << BIT_SHIFT_EPVID0_8814B) +#define BIT_CLEAR_EPVID0_8814B(x) ((x) & (~BITS_EPVID0_8814B)) +#define BIT_GET_EPVID0_8814B(x) \ + (((x) >> BIT_SHIFT_EPVID0_8814B) & BIT_MASK_EPVID0_8814B) +#define BIT_SET_EPVID0_8814B(x, v) \ + (BIT_CLEAR_EPVID0_8814B(x) | BIT_EPVID0_8814B(v)) + +/* 2 REG_SYS_CFG2_8814B */ +#define BIT_USB2_SEL_8814B BIT(31) +#define BIT_U3PHY_RST_V1_8814B BIT(30) +#define BIT_U3_TERM_DETECT_8814B BIT(29) + +#define BIT_SHIFT_HW_ID_8814B 0 +#define BIT_MASK_HW_ID_8814B 0xff +#define BIT_HW_ID_8814B(x) \ + (((x) & BIT_MASK_HW_ID_8814B) << BIT_SHIFT_HW_ID_8814B) +#define BITS_HW_ID_8814B (BIT_MASK_HW_ID_8814B << BIT_SHIFT_HW_ID_8814B) +#define BIT_CLEAR_HW_ID_8814B(x) ((x) & (~BITS_HW_ID_8814B)) +#define BIT_GET_HW_ID_8814B(x) \ + (((x) >> BIT_SHIFT_HW_ID_8814B) & BIT_MASK_HW_ID_8814B) +#define BIT_SET_HW_ID_8814B(x, v) \ + (BIT_CLEAR_HW_ID_8814B(x) | BIT_HW_ID_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_FEN_WLMAC_OFF_8814B BIT(31) +#define BIT_PWC_MA33V_8814B BIT(15) +#define BIT_PWC_MA12V_8814B BIT(14) +#define BIT_PWC_MD12V_8814B BIT(13) +#define BIT_PWC_PD12V_8814B BIT(12) +#define BIT_PWC_UD12V_8814B BIT(11) +#define BIT_ISO_BB2PP_8814B BIT(7) +#define BIT_ISO_DENG2PP_8814B BIT(6) +#define BIT_ISO_MA2MD_8814B BIT(1) +#define BIT_ISO_MD2PP_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_ANAPARSW_MAC_0_8814B */ +#define BIT_OCP_L_0_8814B BIT(31) +#define BIT_POWOCP_L_8814B BIT(30) + +#define BIT_SHIFT_CF_L_1_0_8814B 28 +#define BIT_MASK_CF_L_1_0_8814B 0x3 +#define BIT_CF_L_1_0_8814B(x) \ + (((x) & BIT_MASK_CF_L_1_0_8814B) << BIT_SHIFT_CF_L_1_0_8814B) +#define BITS_CF_L_1_0_8814B \ + (BIT_MASK_CF_L_1_0_8814B << BIT_SHIFT_CF_L_1_0_8814B) +#define BIT_CLEAR_CF_L_1_0_8814B(x) ((x) & (~BITS_CF_L_1_0_8814B)) +#define BIT_GET_CF_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_CF_L_1_0_8814B) & BIT_MASK_CF_L_1_0_8814B) +#define BIT_SET_CF_L_1_0_8814B(x, v) \ + (BIT_CLEAR_CF_L_1_0_8814B(x) | BIT_CF_L_1_0_8814B(v)) + +#define BIT_SHIFT_CFC_L_1_0_8814B 26 +#define BIT_MASK_CFC_L_1_0_8814B 0x3 +#define BIT_CFC_L_1_0_8814B(x) \ + (((x) & BIT_MASK_CFC_L_1_0_8814B) << BIT_SHIFT_CFC_L_1_0_8814B) +#define BITS_CFC_L_1_0_8814B \ + (BIT_MASK_CFC_L_1_0_8814B << BIT_SHIFT_CFC_L_1_0_8814B) +#define BIT_CLEAR_CFC_L_1_0_8814B(x) ((x) & (~BITS_CFC_L_1_0_8814B)) +#define BIT_GET_CFC_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_CFC_L_1_0_8814B) & BIT_MASK_CFC_L_1_0_8814B) +#define BIT_SET_CFC_L_1_0_8814B(x, v) \ + (BIT_CLEAR_CFC_L_1_0_8814B(x) | BIT_CFC_L_1_0_8814B(v)) + +#define BIT_SHIFT_R3_L_1_0_8814B 24 +#define BIT_MASK_R3_L_1_0_8814B 0x3 +#define BIT_R3_L_1_0_8814B(x) \ + (((x) & BIT_MASK_R3_L_1_0_8814B) << BIT_SHIFT_R3_L_1_0_8814B) +#define BITS_R3_L_1_0_8814B \ + (BIT_MASK_R3_L_1_0_8814B << BIT_SHIFT_R3_L_1_0_8814B) +#define BIT_CLEAR_R3_L_1_0_8814B(x) ((x) & (~BITS_R3_L_1_0_8814B)) +#define BIT_GET_R3_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_R3_L_1_0_8814B) & BIT_MASK_R3_L_1_0_8814B) +#define BIT_SET_R3_L_1_0_8814B(x, v) \ + (BIT_CLEAR_R3_L_1_0_8814B(x) | BIT_R3_L_1_0_8814B(v)) + +#define BIT_SHIFT_R2_L_1_0_8814B 22 +#define BIT_MASK_R2_L_1_0_8814B 0x3 +#define BIT_R2_L_1_0_8814B(x) \ + (((x) & BIT_MASK_R2_L_1_0_8814B) << BIT_SHIFT_R2_L_1_0_8814B) +#define BITS_R2_L_1_0_8814B \ + (BIT_MASK_R2_L_1_0_8814B << BIT_SHIFT_R2_L_1_0_8814B) +#define BIT_CLEAR_R2_L_1_0_8814B(x) ((x) & (~BITS_R2_L_1_0_8814B)) +#define BIT_GET_R2_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_R2_L_1_0_8814B) & BIT_MASK_R2_L_1_0_8814B) +#define BIT_SET_R2_L_1_0_8814B(x, v) \ + (BIT_CLEAR_R2_L_1_0_8814B(x) | BIT_R2_L_1_0_8814B(v)) + +#define BIT_SHIFT_R1_L_1_0_8814B 20 +#define BIT_MASK_R1_L_1_0_8814B 0x3 +#define BIT_R1_L_1_0_8814B(x) \ + (((x) & BIT_MASK_R1_L_1_0_8814B) << BIT_SHIFT_R1_L_1_0_8814B) +#define BITS_R1_L_1_0_8814B \ + (BIT_MASK_R1_L_1_0_8814B << BIT_SHIFT_R1_L_1_0_8814B) +#define BIT_CLEAR_R1_L_1_0_8814B(x) ((x) & (~BITS_R1_L_1_0_8814B)) +#define BIT_GET_R1_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_R1_L_1_0_8814B) & BIT_MASK_R1_L_1_0_8814B) +#define BIT_SET_R1_L_1_0_8814B(x, v) \ + (BIT_CLEAR_R1_L_1_0_8814B(x) | BIT_R1_L_1_0_8814B(v)) + +#define BIT_SHIFT_C3_L_1_0_8814B 18 +#define BIT_MASK_C3_L_1_0_8814B 0x3 +#define BIT_C3_L_1_0_8814B(x) \ + (((x) & BIT_MASK_C3_L_1_0_8814B) << BIT_SHIFT_C3_L_1_0_8814B) +#define BITS_C3_L_1_0_8814B \ + (BIT_MASK_C3_L_1_0_8814B << BIT_SHIFT_C3_L_1_0_8814B) +#define BIT_CLEAR_C3_L_1_0_8814B(x) ((x) & (~BITS_C3_L_1_0_8814B)) +#define BIT_GET_C3_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_C3_L_1_0_8814B) & BIT_MASK_C3_L_1_0_8814B) +#define BIT_SET_C3_L_1_0_8814B(x, v) \ + (BIT_CLEAR_C3_L_1_0_8814B(x) | BIT_C3_L_1_0_8814B(v)) + +#define BIT_SHIFT_C2_L_1_0_8814B 16 +#define BIT_MASK_C2_L_1_0_8814B 0x3 +#define BIT_C2_L_1_0_8814B(x) \ + (((x) & BIT_MASK_C2_L_1_0_8814B) << BIT_SHIFT_C2_L_1_0_8814B) +#define BITS_C2_L_1_0_8814B \ + (BIT_MASK_C2_L_1_0_8814B << BIT_SHIFT_C2_L_1_0_8814B) +#define BIT_CLEAR_C2_L_1_0_8814B(x) ((x) & (~BITS_C2_L_1_0_8814B)) +#define BIT_GET_C2_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_C2_L_1_0_8814B) & BIT_MASK_C2_L_1_0_8814B) +#define BIT_SET_C2_L_1_0_8814B(x, v) \ + (BIT_CLEAR_C2_L_1_0_8814B(x) | BIT_C2_L_1_0_8814B(v)) + +#define BIT_SHIFT_C1_L_1_0_8814B 14 +#define BIT_MASK_C1_L_1_0_8814B 0x3 +#define BIT_C1_L_1_0_8814B(x) \ + (((x) & BIT_MASK_C1_L_1_0_8814B) << BIT_SHIFT_C1_L_1_0_8814B) +#define BITS_C1_L_1_0_8814B \ + (BIT_MASK_C1_L_1_0_8814B << BIT_SHIFT_C1_L_1_0_8814B) +#define BIT_CLEAR_C1_L_1_0_8814B(x) ((x) & (~BITS_C1_L_1_0_8814B)) +#define BIT_GET_C1_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_C1_L_1_0_8814B) & BIT_MASK_C1_L_1_0_8814B) +#define BIT_SET_C1_L_1_0_8814B(x, v) \ + (BIT_CLEAR_C1_L_1_0_8814B(x) | BIT_C1_L_1_0_8814B(v)) + +#define BIT_REG_TYPE_L_V2_8814B BIT(13) +#define BIT_REG_PWM_L_8814B BIT(12) + +#define BIT_SHIFT_V15ADJ_L_2_0_8814B 9 +#define BIT_MASK_V15ADJ_L_2_0_8814B 0x7 +#define BIT_V15ADJ_L_2_0_8814B(x) \ + (((x) & BIT_MASK_V15ADJ_L_2_0_8814B) << BIT_SHIFT_V15ADJ_L_2_0_8814B) +#define BITS_V15ADJ_L_2_0_8814B \ + (BIT_MASK_V15ADJ_L_2_0_8814B << BIT_SHIFT_V15ADJ_L_2_0_8814B) +#define BIT_CLEAR_V15ADJ_L_2_0_8814B(x) ((x) & (~BITS_V15ADJ_L_2_0_8814B)) +#define BIT_GET_V15ADJ_L_2_0_8814B(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L_2_0_8814B) & BIT_MASK_V15ADJ_L_2_0_8814B) +#define BIT_SET_V15ADJ_L_2_0_8814B(x, v) \ + (BIT_CLEAR_V15ADJ_L_2_0_8814B(x) | BIT_V15ADJ_L_2_0_8814B(v)) + +#define BIT_SHIFT_IN_L_2_0_8814B 6 +#define BIT_MASK_IN_L_2_0_8814B 0x7 +#define BIT_IN_L_2_0_8814B(x) \ + (((x) & BIT_MASK_IN_L_2_0_8814B) << BIT_SHIFT_IN_L_2_0_8814B) +#define BITS_IN_L_2_0_8814B \ + (BIT_MASK_IN_L_2_0_8814B << BIT_SHIFT_IN_L_2_0_8814B) +#define BIT_CLEAR_IN_L_2_0_8814B(x) ((x) & (~BITS_IN_L_2_0_8814B)) +#define BIT_GET_IN_L_2_0_8814B(x) \ + (((x) >> BIT_SHIFT_IN_L_2_0_8814B) & BIT_MASK_IN_L_2_0_8814B) +#define BIT_SET_IN_L_2_0_8814B(x, v) \ + (BIT_CLEAR_IN_L_2_0_8814B(x) | BIT_IN_L_2_0_8814B(v)) + +#define BIT_SHIFT_STD_L_1_0_8814B 4 +#define BIT_MASK_STD_L_1_0_8814B 0x3 +#define BIT_STD_L_1_0_8814B(x) \ + (((x) & BIT_MASK_STD_L_1_0_8814B) << BIT_SHIFT_STD_L_1_0_8814B) +#define BITS_STD_L_1_0_8814B \ + (BIT_MASK_STD_L_1_0_8814B << BIT_SHIFT_STD_L_1_0_8814B) +#define BIT_CLEAR_STD_L_1_0_8814B(x) ((x) & (~BITS_STD_L_1_0_8814B)) +#define BIT_GET_STD_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_STD_L_1_0_8814B) & BIT_MASK_STD_L_1_0_8814B) +#define BIT_SET_STD_L_1_0_8814B(x, v) \ + (BIT_CLEAR_STD_L_1_0_8814B(x) | BIT_STD_L_1_0_8814B(v)) + +#define BIT_SHIFT_VOL_L_3_0_8814B 0 +#define BIT_MASK_VOL_L_3_0_8814B 0xf +#define BIT_VOL_L_3_0_8814B(x) \ + (((x) & BIT_MASK_VOL_L_3_0_8814B) << BIT_SHIFT_VOL_L_3_0_8814B) +#define BITS_VOL_L_3_0_8814B \ + (BIT_MASK_VOL_L_3_0_8814B << BIT_SHIFT_VOL_L_3_0_8814B) +#define BIT_CLEAR_VOL_L_3_0_8814B(x) ((x) & (~BITS_VOL_L_3_0_8814B)) +#define BIT_GET_VOL_L_3_0_8814B(x) \ + (((x) >> BIT_SHIFT_VOL_L_3_0_8814B) & BIT_MASK_VOL_L_3_0_8814B) +#define BIT_SET_VOL_L_3_0_8814B(x, v) \ + (BIT_CLEAR_VOL_L_3_0_8814B(x) | BIT_VOL_L_3_0_8814B(v)) + +/* 2 REG_ANAPARSW_MAC_1_8814B */ + +#define BIT_SHIFT_REG_FREQ_L_V1_8814B 20 +#define BIT_MASK_REG_FREQ_L_V1_8814B 0x7 +#define BIT_REG_FREQ_L_V1_8814B(x) \ + (((x) & BIT_MASK_REG_FREQ_L_V1_8814B) << BIT_SHIFT_REG_FREQ_L_V1_8814B) +#define BITS_REG_FREQ_L_V1_8814B \ + (BIT_MASK_REG_FREQ_L_V1_8814B << BIT_SHIFT_REG_FREQ_L_V1_8814B) +#define BIT_CLEAR_REG_FREQ_L_V1_8814B(x) ((x) & (~BITS_REG_FREQ_L_V1_8814B)) +#define BIT_GET_REG_FREQ_L_V1_8814B(x) \ + (((x) >> BIT_SHIFT_REG_FREQ_L_V1_8814B) & BIT_MASK_REG_FREQ_L_V1_8814B) +#define BIT_SET_REG_FREQ_L_V1_8814B(x, v) \ + (BIT_CLEAR_REG_FREQ_L_V1_8814B(x) | BIT_REG_FREQ_L_V1_8814B(v)) + +#define BIT_EN_DUTY_8814B BIT(19) + +#define BIT_SHIFT_REG_MOS_HALF_8814B 17 +#define BIT_MASK_REG_MOS_HALF_8814B 0x3 +#define BIT_REG_MOS_HALF_8814B(x) \ + (((x) & BIT_MASK_REG_MOS_HALF_8814B) << BIT_SHIFT_REG_MOS_HALF_8814B) +#define BITS_REG_MOS_HALF_8814B \ + (BIT_MASK_REG_MOS_HALF_8814B << BIT_SHIFT_REG_MOS_HALF_8814B) +#define BIT_CLEAR_REG_MOS_HALF_8814B(x) ((x) & (~BITS_REG_MOS_HALF_8814B)) +#define BIT_GET_REG_MOS_HALF_8814B(x) \ + (((x) >> BIT_SHIFT_REG_MOS_HALF_8814B) & BIT_MASK_REG_MOS_HALF_8814B) +#define BIT_SET_REG_MOS_HALF_8814B(x, v) \ + (BIT_CLEAR_REG_MOS_HALF_8814B(x) | BIT_REG_MOS_HALF_8814B(v)) + +#define BIT_EN_SP_8814B BIT(16) +#define BIT_REG_AUTO_L_V1_8814B BIT(15) +#define BIT_REG_LDOF_L_V2_8814B BIT(14) +#define BIT_REG_OCPS_L_V2_8814B BIT(13) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_ARENB_L_V1_8814B BIT(11) + +#define BIT_SHIFT_TBOX_L1_1_0_8814B 9 +#define BIT_MASK_TBOX_L1_1_0_8814B 0x3 +#define BIT_TBOX_L1_1_0_8814B(x) \ + (((x) & BIT_MASK_TBOX_L1_1_0_8814B) << BIT_SHIFT_TBOX_L1_1_0_8814B) +#define BITS_TBOX_L1_1_0_8814B \ + (BIT_MASK_TBOX_L1_1_0_8814B << BIT_SHIFT_TBOX_L1_1_0_8814B) +#define BIT_CLEAR_TBOX_L1_1_0_8814B(x) ((x) & (~BITS_TBOX_L1_1_0_8814B)) +#define BIT_GET_TBOX_L1_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_TBOX_L1_1_0_8814B) & BIT_MASK_TBOX_L1_1_0_8814B) +#define BIT_SET_TBOX_L1_1_0_8814B(x, v) \ + (BIT_CLEAR_TBOX_L1_1_0_8814B(x) | BIT_TBOX_L1_1_0_8814B(v)) + +#define BIT_SHIFT_REG_DELAY_L_1_0_8814B 7 +#define BIT_MASK_REG_DELAY_L_1_0_8814B 0x3 +#define BIT_REG_DELAY_L_1_0_8814B(x) \ + (((x) & BIT_MASK_REG_DELAY_L_1_0_8814B) \ + << BIT_SHIFT_REG_DELAY_L_1_0_8814B) +#define BITS_REG_DELAY_L_1_0_8814B \ + (BIT_MASK_REG_DELAY_L_1_0_8814B << BIT_SHIFT_REG_DELAY_L_1_0_8814B) +#define BIT_CLEAR_REG_DELAY_L_1_0_8814B(x) ((x) & (~BITS_REG_DELAY_L_1_0_8814B)) +#define BIT_GET_REG_DELAY_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_REG_DELAY_L_1_0_8814B) & \ + BIT_MASK_REG_DELAY_L_1_0_8814B) +#define BIT_SET_REG_DELAY_L_1_0_8814B(x, v) \ + (BIT_CLEAR_REG_DELAY_L_1_0_8814B(x) | BIT_REG_DELAY_L_1_0_8814B(v)) + +#define BIT_REG_CLAMP_D_L_8814B BIT(6) +#define BIT_REG_BYPASS_L_V1_8814B BIT(5) +#define BIT_REG_AUTOZCD_L_8814B BIT(4) +#define BIT_POW_ZCD_L_V1_8814B BIT(3) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_OCP_L_2_1_8814B 0 +#define BIT_MASK_OCP_L_2_1_8814B 0x3 +#define BIT_OCP_L_2_1_8814B(x) \ + (((x) & BIT_MASK_OCP_L_2_1_8814B) << BIT_SHIFT_OCP_L_2_1_8814B) +#define BITS_OCP_L_2_1_8814B \ + (BIT_MASK_OCP_L_2_1_8814B << BIT_SHIFT_OCP_L_2_1_8814B) +#define BIT_CLEAR_OCP_L_2_1_8814B(x) ((x) & (~BITS_OCP_L_2_1_8814B)) +#define BIT_GET_OCP_L_2_1_8814B(x) \ + (((x) >> BIT_SHIFT_OCP_L_2_1_8814B) & BIT_MASK_OCP_L_2_1_8814B) +#define BIT_SET_OCP_L_2_1_8814B(x, v) \ + (BIT_CLEAR_OCP_L_2_1_8814B(x) | BIT_OCP_L_2_1_8814B(v)) + +/* 2 REG_ANAPAR_MAC_0_8814B */ + +#define BIT_SHIFT_LPF_C2_1_0_8814B 30 +#define BIT_MASK_LPF_C2_1_0_8814B 0x3 +#define BIT_LPF_C2_1_0_8814B(x) \ + (((x) & BIT_MASK_LPF_C2_1_0_8814B) << BIT_SHIFT_LPF_C2_1_0_8814B) +#define BITS_LPF_C2_1_0_8814B \ + (BIT_MASK_LPF_C2_1_0_8814B << BIT_SHIFT_LPF_C2_1_0_8814B) +#define BIT_CLEAR_LPF_C2_1_0_8814B(x) ((x) & (~BITS_LPF_C2_1_0_8814B)) +#define BIT_GET_LPF_C2_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_LPF_C2_1_0_8814B) & BIT_MASK_LPF_C2_1_0_8814B) +#define BIT_SET_LPF_C2_1_0_8814B(x, v) \ + (BIT_CLEAR_LPF_C2_1_0_8814B(x) | BIT_LPF_C2_1_0_8814B(v)) + +#define BIT_SHIFT_LPF_C1_5_0_8814B 24 +#define BIT_MASK_LPF_C1_5_0_8814B 0x3f +#define BIT_LPF_C1_5_0_8814B(x) \ + (((x) & BIT_MASK_LPF_C1_5_0_8814B) << BIT_SHIFT_LPF_C1_5_0_8814B) +#define BITS_LPF_C1_5_0_8814B \ + (BIT_MASK_LPF_C1_5_0_8814B << BIT_SHIFT_LPF_C1_5_0_8814B) +#define BIT_CLEAR_LPF_C1_5_0_8814B(x) ((x) & (~BITS_LPF_C1_5_0_8814B)) +#define BIT_GET_LPF_C1_5_0_8814B(x) \ + (((x) >> BIT_SHIFT_LPF_C1_5_0_8814B) & BIT_MASK_LPF_C1_5_0_8814B) +#define BIT_SET_LPF_C1_5_0_8814B(x, v) \ + (BIT_CLEAR_LPF_C1_5_0_8814B(x) | BIT_LPF_C1_5_0_8814B(v)) + +#define BIT_LPF_TIEL_8814B BIT(23) +#define BIT_LPF_TIEH_8814B BIT(22) + +#define BIT_SHIFT_LOCKDET_VREF_L_1_0_8814B 20 +#define BIT_MASK_LOCKDET_VREF_L_1_0_8814B 0x3 +#define BIT_LOCKDET_VREF_L_1_0_8814B(x) \ + (((x) & BIT_MASK_LOCKDET_VREF_L_1_0_8814B) \ + << BIT_SHIFT_LOCKDET_VREF_L_1_0_8814B) +#define BITS_LOCKDET_VREF_L_1_0_8814B \ + (BIT_MASK_LOCKDET_VREF_L_1_0_8814B \ + << BIT_SHIFT_LOCKDET_VREF_L_1_0_8814B) +#define BIT_CLEAR_LOCKDET_VREF_L_1_0_8814B(x) \ + ((x) & (~BITS_LOCKDET_VREF_L_1_0_8814B)) +#define BIT_GET_LOCKDET_VREF_L_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_LOCKDET_VREF_L_1_0_8814B) & \ + BIT_MASK_LOCKDET_VREF_L_1_0_8814B) +#define BIT_SET_LOCKDET_VREF_L_1_0_8814B(x, v) \ + (BIT_CLEAR_LOCKDET_VREF_L_1_0_8814B(x) | \ + BIT_LOCKDET_VREF_L_1_0_8814B(v)) + +#define BIT_SHIFT_LOCKDET_VREF_H_1_0_8814B 18 +#define BIT_MASK_LOCKDET_VREF_H_1_0_8814B 0x3 +#define BIT_LOCKDET_VREF_H_1_0_8814B(x) \ + (((x) & BIT_MASK_LOCKDET_VREF_H_1_0_8814B) \ + << BIT_SHIFT_LOCKDET_VREF_H_1_0_8814B) +#define BITS_LOCKDET_VREF_H_1_0_8814B \ + (BIT_MASK_LOCKDET_VREF_H_1_0_8814B \ + << BIT_SHIFT_LOCKDET_VREF_H_1_0_8814B) +#define BIT_CLEAR_LOCKDET_VREF_H_1_0_8814B(x) \ + ((x) & (~BITS_LOCKDET_VREF_H_1_0_8814B)) +#define BIT_GET_LOCKDET_VREF_H_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_LOCKDET_VREF_H_1_0_8814B) & \ + BIT_MASK_LOCKDET_VREF_H_1_0_8814B) +#define BIT_SET_LOCKDET_VREF_H_1_0_8814B(x, v) \ + (BIT_CLEAR_LOCKDET_VREF_H_1_0_8814B(x) | \ + BIT_LOCKDET_VREF_H_1_0_8814B(v)) + +#define BIT_SHIFT_LDO_SEL_1_0_8814B 16 +#define BIT_MASK_LDO_SEL_1_0_8814B 0x3 +#define BIT_LDO_SEL_1_0_8814B(x) \ + (((x) & BIT_MASK_LDO_SEL_1_0_8814B) << BIT_SHIFT_LDO_SEL_1_0_8814B) +#define BITS_LDO_SEL_1_0_8814B \ + (BIT_MASK_LDO_SEL_1_0_8814B << BIT_SHIFT_LDO_SEL_1_0_8814B) +#define BIT_CLEAR_LDO_SEL_1_0_8814B(x) ((x) & (~BITS_LDO_SEL_1_0_8814B)) +#define BIT_GET_LDO_SEL_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_LDO_SEL_1_0_8814B) & BIT_MASK_LDO_SEL_1_0_8814B) +#define BIT_SET_LDO_SEL_1_0_8814B(x, v) \ + (BIT_CLEAR_LDO_SEL_1_0_8814B(x) | BIT_LDO_SEL_1_0_8814B(v)) + +#define BIT_SHIFT_IOFFSET_5_0_8814B 10 +#define BIT_MASK_IOFFSET_5_0_8814B 0x3f +#define BIT_IOFFSET_5_0_8814B(x) \ + (((x) & BIT_MASK_IOFFSET_5_0_8814B) << BIT_SHIFT_IOFFSET_5_0_8814B) +#define BITS_IOFFSET_5_0_8814B \ + (BIT_MASK_IOFFSET_5_0_8814B << BIT_SHIFT_IOFFSET_5_0_8814B) +#define BIT_CLEAR_IOFFSET_5_0_8814B(x) ((x) & (~BITS_IOFFSET_5_0_8814B)) +#define BIT_GET_IOFFSET_5_0_8814B(x) \ + (((x) >> BIT_SHIFT_IOFFSET_5_0_8814B) & BIT_MASK_IOFFSET_5_0_8814B) +#define BIT_SET_IOFFSET_5_0_8814B(x, v) \ + (BIT_CLEAR_IOFFSET_5_0_8814B(x) | BIT_IOFFSET_5_0_8814B(v)) + +#define BIT_CP_ICPX2_8814B BIT(9) + +#define BIT_SHIFT_CP_ICP_SEL_4_0_8814B 4 +#define BIT_MASK_CP_ICP_SEL_4_0_8814B 0x1f +#define BIT_CP_ICP_SEL_4_0_8814B(x) \ + (((x) & BIT_MASK_CP_ICP_SEL_4_0_8814B) \ + << BIT_SHIFT_CP_ICP_SEL_4_0_8814B) +#define BITS_CP_ICP_SEL_4_0_8814B \ + (BIT_MASK_CP_ICP_SEL_4_0_8814B << BIT_SHIFT_CP_ICP_SEL_4_0_8814B) +#define BIT_CLEAR_CP_ICP_SEL_4_0_8814B(x) ((x) & (~BITS_CP_ICP_SEL_4_0_8814B)) +#define BIT_GET_CP_ICP_SEL_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_CP_ICP_SEL_4_0_8814B) & \ + BIT_MASK_CP_ICP_SEL_4_0_8814B) +#define BIT_SET_CP_ICP_SEL_4_0_8814B(x, v) \ + (BIT_CLEAR_CP_ICP_SEL_4_0_8814B(x) | BIT_CP_ICP_SEL_4_0_8814B(v)) + +#define BIT_SHIFT_IB_PI_1_0_8814B 2 +#define BIT_MASK_IB_PI_1_0_8814B 0x3 +#define BIT_IB_PI_1_0_8814B(x) \ + (((x) & BIT_MASK_IB_PI_1_0_8814B) << BIT_SHIFT_IB_PI_1_0_8814B) +#define BITS_IB_PI_1_0_8814B \ + (BIT_MASK_IB_PI_1_0_8814B << BIT_SHIFT_IB_PI_1_0_8814B) +#define BIT_CLEAR_IB_PI_1_0_8814B(x) ((x) & (~BITS_IB_PI_1_0_8814B)) +#define BIT_GET_IB_PI_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_IB_PI_1_0_8814B) & BIT_MASK_IB_PI_1_0_8814B) +#define BIT_SET_IB_PI_1_0_8814B(x, v) \ + (BIT_CLEAR_IB_PI_1_0_8814B(x) | BIT_IB_PI_1_0_8814B(v)) + +#define BIT_SHIFT_LDO_VSEL_8814B 0 +#define BIT_MASK_LDO_VSEL_8814B 0x3 +#define BIT_LDO_VSEL_8814B(x) \ + (((x) & BIT_MASK_LDO_VSEL_8814B) << BIT_SHIFT_LDO_VSEL_8814B) +#define BITS_LDO_VSEL_8814B \ + (BIT_MASK_LDO_VSEL_8814B << BIT_SHIFT_LDO_VSEL_8814B) +#define BIT_CLEAR_LDO_VSEL_8814B(x) ((x) & (~BITS_LDO_VSEL_8814B)) +#define BIT_GET_LDO_VSEL_8814B(x) \ + (((x) >> BIT_SHIFT_LDO_VSEL_8814B) & BIT_MASK_LDO_VSEL_8814B) +#define BIT_SET_LDO_VSEL_8814B(x, v) \ + (BIT_CLEAR_LDO_VSEL_8814B(x) | BIT_LDO_VSEL_8814B(v)) + +/* 2 REG_ANAPAR_MAC_1_8814B */ + +#define BIT_SHIFT_CKX_USB_IB_SEL_8814B 29 +#define BIT_MASK_CKX_USB_IB_SEL_8814B 0x7 +#define BIT_CKX_USB_IB_SEL_8814B(x) \ + (((x) & BIT_MASK_CKX_USB_IB_SEL_8814B) \ + << BIT_SHIFT_CKX_USB_IB_SEL_8814B) +#define BITS_CKX_USB_IB_SEL_8814B \ + (BIT_MASK_CKX_USB_IB_SEL_8814B << BIT_SHIFT_CKX_USB_IB_SEL_8814B) +#define BIT_CLEAR_CKX_USB_IB_SEL_8814B(x) ((x) & (~BITS_CKX_USB_IB_SEL_8814B)) +#define BIT_GET_CKX_USB_IB_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_CKX_USB_IB_SEL_8814B) & \ + BIT_MASK_CKX_USB_IB_SEL_8814B) +#define BIT_SET_CKX_USB_IB_SEL_8814B(x, v) \ + (BIT_CLEAR_CKX_USB_IB_SEL_8814B(x) | BIT_CKX_USB_IB_SEL_8814B(v)) + +#define BIT_PFD_DN_GATED_8814B BIT(28) +#define BIT_PFD_UP_GATED_8814B BIT(27) +#define BIT_PFD_RESET_GATED_8814B BIT(26) + +#define BIT_SHIFT_PFD_OUT_DRV_1_0_8814B 24 +#define BIT_MASK_PFD_OUT_DRV_1_0_8814B 0x3 +#define BIT_PFD_OUT_DRV_1_0_8814B(x) \ + (((x) & BIT_MASK_PFD_OUT_DRV_1_0_8814B) \ + << BIT_SHIFT_PFD_OUT_DRV_1_0_8814B) +#define BITS_PFD_OUT_DRV_1_0_8814B \ + (BIT_MASK_PFD_OUT_DRV_1_0_8814B << BIT_SHIFT_PFD_OUT_DRV_1_0_8814B) +#define BIT_CLEAR_PFD_OUT_DRV_1_0_8814B(x) ((x) & (~BITS_PFD_OUT_DRV_1_0_8814B)) +#define BIT_GET_PFD_OUT_DRV_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_PFD_OUT_DRV_1_0_8814B) & \ + BIT_MASK_PFD_OUT_DRV_1_0_8814B) +#define BIT_SET_PFD_OUT_DRV_1_0_8814B(x, v) \ + (BIT_CLEAR_PFD_OUT_DRV_1_0_8814B(x) | BIT_PFD_OUT_DRV_1_0_8814B(v)) + +#define BIT_SHIFT_LPF_TIEMID_2_0_8814B 20 +#define BIT_MASK_LPF_TIEMID_2_0_8814B 0x7 +#define BIT_LPF_TIEMID_2_0_8814B(x) \ + (((x) & BIT_MASK_LPF_TIEMID_2_0_8814B) \ + << BIT_SHIFT_LPF_TIEMID_2_0_8814B) +#define BITS_LPF_TIEMID_2_0_8814B \ + (BIT_MASK_LPF_TIEMID_2_0_8814B << BIT_SHIFT_LPF_TIEMID_2_0_8814B) +#define BIT_CLEAR_LPF_TIEMID_2_0_8814B(x) ((x) & (~BITS_LPF_TIEMID_2_0_8814B)) +#define BIT_GET_LPF_TIEMID_2_0_8814B(x) \ + (((x) >> BIT_SHIFT_LPF_TIEMID_2_0_8814B) & \ + BIT_MASK_LPF_TIEMID_2_0_8814B) +#define BIT_SET_LPF_TIEMID_2_0_8814B(x, v) \ + (BIT_CLEAR_LPF_TIEMID_2_0_8814B(x) | BIT_LPF_TIEMID_2_0_8814B(v)) + +#define BIT_SHIFT_LPF_R3_4_0_8814B 15 +#define BIT_MASK_LPF_R3_4_0_8814B 0x1f +#define BIT_LPF_R3_4_0_8814B(x) \ + (((x) & BIT_MASK_LPF_R3_4_0_8814B) << BIT_SHIFT_LPF_R3_4_0_8814B) +#define BITS_LPF_R3_4_0_8814B \ + (BIT_MASK_LPF_R3_4_0_8814B << BIT_SHIFT_LPF_R3_4_0_8814B) +#define BIT_CLEAR_LPF_R3_4_0_8814B(x) ((x) & (~BITS_LPF_R3_4_0_8814B)) +#define BIT_GET_LPF_R3_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_LPF_R3_4_0_8814B) & BIT_MASK_LPF_R3_4_0_8814B) +#define BIT_SET_LPF_R3_4_0_8814B(x, v) \ + (BIT_CLEAR_LPF_R3_4_0_8814B(x) | BIT_LPF_R3_4_0_8814B(v)) + +#define BIT_SHIFT_LPF_R2_4_0_8814B 10 +#define BIT_MASK_LPF_R2_4_0_8814B 0x1f +#define BIT_LPF_R2_4_0_8814B(x) \ + (((x) & BIT_MASK_LPF_R2_4_0_8814B) << BIT_SHIFT_LPF_R2_4_0_8814B) +#define BITS_LPF_R2_4_0_8814B \ + (BIT_MASK_LPF_R2_4_0_8814B << BIT_SHIFT_LPF_R2_4_0_8814B) +#define BIT_CLEAR_LPF_R2_4_0_8814B(x) ((x) & (~BITS_LPF_R2_4_0_8814B)) +#define BIT_GET_LPF_R2_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_LPF_R2_4_0_8814B) & BIT_MASK_LPF_R2_4_0_8814B) +#define BIT_SET_LPF_R2_4_0_8814B(x, v) \ + (BIT_CLEAR_LPF_R2_4_0_8814B(x) | BIT_LPF_R2_4_0_8814B(v)) + +#define BIT_SHIFT_LPF_C3_5_0_8814B 4 +#define BIT_MASK_LPF_C3_5_0_8814B 0x3f +#define BIT_LPF_C3_5_0_8814B(x) \ + (((x) & BIT_MASK_LPF_C3_5_0_8814B) << BIT_SHIFT_LPF_C3_5_0_8814B) +#define BITS_LPF_C3_5_0_8814B \ + (BIT_MASK_LPF_C3_5_0_8814B << BIT_SHIFT_LPF_C3_5_0_8814B) +#define BIT_CLEAR_LPF_C3_5_0_8814B(x) ((x) & (~BITS_LPF_C3_5_0_8814B)) +#define BIT_GET_LPF_C3_5_0_8814B(x) \ + (((x) >> BIT_SHIFT_LPF_C3_5_0_8814B) & BIT_MASK_LPF_C3_5_0_8814B) +#define BIT_SET_LPF_C3_5_0_8814B(x, v) \ + (BIT_CLEAR_LPF_C3_5_0_8814B(x) | BIT_LPF_C3_5_0_8814B(v)) + +#define BIT_SHIFT_LPF_C2_5_2_8814B 0 +#define BIT_MASK_LPF_C2_5_2_8814B 0xf +#define BIT_LPF_C2_5_2_8814B(x) \ + (((x) & BIT_MASK_LPF_C2_5_2_8814B) << BIT_SHIFT_LPF_C2_5_2_8814B) +#define BITS_LPF_C2_5_2_8814B \ + (BIT_MASK_LPF_C2_5_2_8814B << BIT_SHIFT_LPF_C2_5_2_8814B) +#define BIT_CLEAR_LPF_C2_5_2_8814B(x) ((x) & (~BITS_LPF_C2_5_2_8814B)) +#define BIT_GET_LPF_C2_5_2_8814B(x) \ + (((x) >> BIT_SHIFT_LPF_C2_5_2_8814B) & BIT_MASK_LPF_C2_5_2_8814B) +#define BIT_SET_LPF_C2_5_2_8814B(x, v) \ + (BIT_CLEAR_LPF_C2_5_2_8814B(x) | BIT_LPF_C2_5_2_8814B(v)) + +/* 2 REG_ANAPAR_MAC_2_8814B */ +#define BIT_CK_PHASE_SEL_8814B BIT(31) +#define BIT_CK960M_EN_8814B BIT(30) +#define BIT_CK640M_EN_8814B BIT(29) +#define BIT_CK240M_EN_8814B BIT(28) + +#define BIT_SHIFT_CK_MON_SEL_2_0_8814B 25 +#define BIT_MASK_CK_MON_SEL_2_0_8814B 0x7 +#define BIT_CK_MON_SEL_2_0_8814B(x) \ + (((x) & BIT_MASK_CK_MON_SEL_2_0_8814B) \ + << BIT_SHIFT_CK_MON_SEL_2_0_8814B) +#define BITS_CK_MON_SEL_2_0_8814B \ + (BIT_MASK_CK_MON_SEL_2_0_8814B << BIT_SHIFT_CK_MON_SEL_2_0_8814B) +#define BIT_CLEAR_CK_MON_SEL_2_0_8814B(x) ((x) & (~BITS_CK_MON_SEL_2_0_8814B)) +#define BIT_GET_CK_MON_SEL_2_0_8814B(x) \ + (((x) >> BIT_SHIFT_CK_MON_SEL_2_0_8814B) & \ + BIT_MASK_CK_MON_SEL_2_0_8814B) +#define BIT_SET_CK_MON_SEL_2_0_8814B(x, v) \ + (BIT_CLEAR_CK_MON_SEL_2_0_8814B(x) | BIT_CK_MON_SEL_2_0_8814B(v)) + +#define BIT_CK_MON_EN_V1_8814B BIT(24) +#define BIT_XTAL_SOURCE_SEL_8814B BIT(23) +#define BIT_XTAL_FREQ_SEL_8814B BIT(22) +#define BIT_XTAL_EDGE_SEL_8814B BIT(21) +#define BIT_XTAL_BUF_SEL_8814B BIT(20) + +#define BIT_SHIFT_VCO_CV_7_0_8814B 4 +#define BIT_MASK_VCO_CV_7_0_8814B 0xff +#define BIT_VCO_CV_7_0_8814B(x) \ + (((x) & BIT_MASK_VCO_CV_7_0_8814B) << BIT_SHIFT_VCO_CV_7_0_8814B) +#define BITS_VCO_CV_7_0_8814B \ + (BIT_MASK_VCO_CV_7_0_8814B << BIT_SHIFT_VCO_CV_7_0_8814B) +#define BIT_CLEAR_VCO_CV_7_0_8814B(x) ((x) & (~BITS_VCO_CV_7_0_8814B)) +#define BIT_GET_VCO_CV_7_0_8814B(x) \ + (((x) >> BIT_SHIFT_VCO_CV_7_0_8814B) & BIT_MASK_VCO_CV_7_0_8814B) +#define BIT_SET_VCO_CV_7_0_8814B(x, v) \ + (BIT_CLEAR_VCO_CV_7_0_8814B(x) | BIT_VCO_CV_7_0_8814B(v)) + +#define BIT_VCO_KVCO_8814B BIT(3) +#define BIT_SDM_EDGE_SEL_8814B BIT(2) +#define BIT_SDM_CK_SEL_8814B BIT(1) +#define BIT_SDM_CK_GATED_8814B BIT(0) + +/* 2 REG_ANAPAR_MAC_3_8814B */ + +#define BIT_SHIFT_LCK_WAIT_CYCLE_2_0_8814B 28 +#define BIT_MASK_LCK_WAIT_CYCLE_2_0_8814B 0x7 +#define BIT_LCK_WAIT_CYCLE_2_0_8814B(x) \ + (((x) & BIT_MASK_LCK_WAIT_CYCLE_2_0_8814B) \ + << BIT_SHIFT_LCK_WAIT_CYCLE_2_0_8814B) +#define BITS_LCK_WAIT_CYCLE_2_0_8814B \ + (BIT_MASK_LCK_WAIT_CYCLE_2_0_8814B \ + << BIT_SHIFT_LCK_WAIT_CYCLE_2_0_8814B) +#define BIT_CLEAR_LCK_WAIT_CYCLE_2_0_8814B(x) \ + ((x) & (~BITS_LCK_WAIT_CYCLE_2_0_8814B)) +#define BIT_GET_LCK_WAIT_CYCLE_2_0_8814B(x) \ + (((x) >> BIT_SHIFT_LCK_WAIT_CYCLE_2_0_8814B) & \ + BIT_MASK_LCK_WAIT_CYCLE_2_0_8814B) +#define BIT_SET_LCK_WAIT_CYCLE_2_0_8814B(x, v) \ + (BIT_CLEAR_LCK_WAIT_CYCLE_2_0_8814B(x) | \ + BIT_LCK_WAIT_CYCLE_2_0_8814B(v)) + +#define BIT_SHIFT_LCK_VCO_DIVISOR_1_0_8814B 26 +#define BIT_MASK_LCK_VCO_DIVISOR_1_0_8814B 0x3 +#define BIT_LCK_VCO_DIVISOR_1_0_8814B(x) \ + (((x) & BIT_MASK_LCK_VCO_DIVISOR_1_0_8814B) \ + << BIT_SHIFT_LCK_VCO_DIVISOR_1_0_8814B) +#define BITS_LCK_VCO_DIVISOR_1_0_8814B \ + (BIT_MASK_LCK_VCO_DIVISOR_1_0_8814B \ + << BIT_SHIFT_LCK_VCO_DIVISOR_1_0_8814B) +#define BIT_CLEAR_LCK_VCO_DIVISOR_1_0_8814B(x) \ + ((x) & (~BITS_LCK_VCO_DIVISOR_1_0_8814B)) +#define BIT_GET_LCK_VCO_DIVISOR_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_LCK_VCO_DIVISOR_1_0_8814B) & \ + BIT_MASK_LCK_VCO_DIVISOR_1_0_8814B) +#define BIT_SET_LCK_VCO_DIVISOR_1_0_8814B(x, v) \ + (BIT_CLEAR_LCK_VCO_DIVISOR_1_0_8814B(x) | \ + BIT_LCK_VCO_DIVISOR_1_0_8814B(v)) + +#define BIT_SHIFT_LCK_SEARCH_MODE_1_0_8814B 24 +#define BIT_MASK_LCK_SEARCH_MODE_1_0_8814B 0x3 +#define BIT_LCK_SEARCH_MODE_1_0_8814B(x) \ + (((x) & BIT_MASK_LCK_SEARCH_MODE_1_0_8814B) \ + << BIT_SHIFT_LCK_SEARCH_MODE_1_0_8814B) +#define BITS_LCK_SEARCH_MODE_1_0_8814B \ + (BIT_MASK_LCK_SEARCH_MODE_1_0_8814B \ + << BIT_SHIFT_LCK_SEARCH_MODE_1_0_8814B) +#define BIT_CLEAR_LCK_SEARCH_MODE_1_0_8814B(x) \ + ((x) & (~BITS_LCK_SEARCH_MODE_1_0_8814B)) +#define BIT_GET_LCK_SEARCH_MODE_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_LCK_SEARCH_MODE_1_0_8814B) & \ + BIT_MASK_LCK_SEARCH_MODE_1_0_8814B) +#define BIT_SET_LCK_SEARCH_MODE_1_0_8814B(x, v) \ + (BIT_CLEAR_LCK_SEARCH_MODE_1_0_8814B(x) | \ + BIT_LCK_SEARCH_MODE_1_0_8814B(v)) + +#define BIT_SHIFT_LS_CV_OFFSET_3_0_8814B 12 +#define BIT_MASK_LS_CV_OFFSET_3_0_8814B 0xf +#define BIT_LS_CV_OFFSET_3_0_8814B(x) \ + (((x) & BIT_MASK_LS_CV_OFFSET_3_0_8814B) \ + << BIT_SHIFT_LS_CV_OFFSET_3_0_8814B) +#define BITS_LS_CV_OFFSET_3_0_8814B \ + (BIT_MASK_LS_CV_OFFSET_3_0_8814B << BIT_SHIFT_LS_CV_OFFSET_3_0_8814B) +#define BIT_CLEAR_LS_CV_OFFSET_3_0_8814B(x) \ + ((x) & (~BITS_LS_CV_OFFSET_3_0_8814B)) +#define BIT_GET_LS_CV_OFFSET_3_0_8814B(x) \ + (((x) >> BIT_SHIFT_LS_CV_OFFSET_3_0_8814B) & \ + BIT_MASK_LS_CV_OFFSET_3_0_8814B) +#define BIT_SET_LS_CV_OFFSET_3_0_8814B(x, v) \ + (BIT_CLEAR_LS_CV_OFFSET_3_0_8814B(x) | BIT_LS_CV_OFFSET_3_0_8814B(v)) + +#define BIT_LS_EN_LC_CK40M_8814B BIT(11) +#define BIT_LS__CV_MANUAL_8814B BIT(10) +#define BIT_LS_PYPASS_PI_8814B BIT(9) +#define BIT_MBIASE_8814B BIT(4) + +/* 2 REG_ANAPAR_MAC_4_8814B */ +#define BIT_LS_TIE_MID_MODE_8814B BIT(28) + +#define BIT_SHIFT_LS_SYNC_CYCLE_1_0_8814B 26 +#define BIT_MASK_LS_SYNC_CYCLE_1_0_8814B 0x3 +#define BIT_LS_SYNC_CYCLE_1_0_8814B(x) \ + (((x) & BIT_MASK_LS_SYNC_CYCLE_1_0_8814B) \ + << BIT_SHIFT_LS_SYNC_CYCLE_1_0_8814B) +#define BITS_LS_SYNC_CYCLE_1_0_8814B \ + (BIT_MASK_LS_SYNC_CYCLE_1_0_8814B << BIT_SHIFT_LS_SYNC_CYCLE_1_0_8814B) +#define BIT_CLEAR_LS_SYNC_CYCLE_1_0_8814B(x) \ + ((x) & (~BITS_LS_SYNC_CYCLE_1_0_8814B)) +#define BIT_GET_LS_SYNC_CYCLE_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_LS_SYNC_CYCLE_1_0_8814B) & \ + BIT_MASK_LS_SYNC_CYCLE_1_0_8814B) +#define BIT_SET_LS_SYNC_CYCLE_1_0_8814B(x, v) \ + (BIT_CLEAR_LS_SYNC_CYCLE_1_0_8814B(x) | BIT_LS_SYNC_CYCLE_1_0_8814B(v)) + +#define BIT_LS_SDM_ORDER_8814B BIT(25) +#define BIT_LS_RST_LC_CAL_8814B BIT(14) +#define BIT_LS_RSTB_8814B BIT(13) +#define BIT_LS_POW_LC_CAL_PREP_8814B BIT(11) + +#define BIT_SHIFT_LCK_XTAL_DIVISOR_1_0_8814B 0 +#define BIT_MASK_LCK_XTAL_DIVISOR_1_0_8814B 0x3 +#define BIT_LCK_XTAL_DIVISOR_1_0_8814B(x) \ + (((x) & BIT_MASK_LCK_XTAL_DIVISOR_1_0_8814B) \ + << BIT_SHIFT_LCK_XTAL_DIVISOR_1_0_8814B) +#define BITS_LCK_XTAL_DIVISOR_1_0_8814B \ + (BIT_MASK_LCK_XTAL_DIVISOR_1_0_8814B \ + << BIT_SHIFT_LCK_XTAL_DIVISOR_1_0_8814B) +#define BIT_CLEAR_LCK_XTAL_DIVISOR_1_0_8814B(x) \ + ((x) & (~BITS_LCK_XTAL_DIVISOR_1_0_8814B)) +#define BIT_GET_LCK_XTAL_DIVISOR_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_LCK_XTAL_DIVISOR_1_0_8814B) & \ + BIT_MASK_LCK_XTAL_DIVISOR_1_0_8814B) +#define BIT_SET_LCK_XTAL_DIVISOR_1_0_8814B(x, v) \ + (BIT_CLEAR_LCK_XTAL_DIVISOR_1_0_8814B(x) | \ + BIT_LCK_XTAL_DIVISOR_1_0_8814B(v)) + +/* 2 REG_ANAPAR_MAC_5_8814B */ + +#define BIT_SHIFT_LS_XTAL_SEL_3_0_8814B 0 +#define BIT_MASK_LS_XTAL_SEL_3_0_8814B 0xf +#define BIT_LS_XTAL_SEL_3_0_8814B(x) \ + (((x) & BIT_MASK_LS_XTAL_SEL_3_0_8814B) \ + << BIT_SHIFT_LS_XTAL_SEL_3_0_8814B) +#define BITS_LS_XTAL_SEL_3_0_8814B \ + (BIT_MASK_LS_XTAL_SEL_3_0_8814B << BIT_SHIFT_LS_XTAL_SEL_3_0_8814B) +#define BIT_CLEAR_LS_XTAL_SEL_3_0_8814B(x) ((x) & (~BITS_LS_XTAL_SEL_3_0_8814B)) +#define BIT_GET_LS_XTAL_SEL_3_0_8814B(x) \ + (((x) >> BIT_SHIFT_LS_XTAL_SEL_3_0_8814B) & \ + BIT_MASK_LS_XTAL_SEL_3_0_8814B) +#define BIT_SET_LS_XTAL_SEL_3_0_8814B(x, v) \ + (BIT_CLEAR_LS_XTAL_SEL_3_0_8814B(x) | BIT_LS_XTAL_SEL_3_0_8814B(v)) + +/* 2 REG_ANAPAR_MAC_6_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_ANAPAR_MAC_7_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_ANAPAR_MAC_8_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_ANAPAR_XTAL_0_8814B */ +#define BIT_XTAL_DRV_RF1_0_8814B BIT(31) +#define BIT_XTAL_GATED_RF1N_8814B BIT(30) +#define BIT_XTAL_GATED_RF1P_8814B BIT(29) +#define BIT_XTAL_GM_SEP_V2_8814B BIT(28) + +#define BIT_SHIFT_XTAL_LDO_1_0_8814B 26 +#define BIT_MASK_XTAL_LDO_1_0_8814B 0x3 +#define BIT_XTAL_LDO_1_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_LDO_1_0_8814B) << BIT_SHIFT_XTAL_LDO_1_0_8814B) +#define BITS_XTAL_LDO_1_0_8814B \ + (BIT_MASK_XTAL_LDO_1_0_8814B << BIT_SHIFT_XTAL_LDO_1_0_8814B) +#define BIT_CLEAR_XTAL_LDO_1_0_8814B(x) ((x) & (~BITS_XTAL_LDO_1_0_8814B)) +#define BIT_GET_XTAL_LDO_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_1_0_8814B) & BIT_MASK_XTAL_LDO_1_0_8814B) +#define BIT_SET_XTAL_LDO_1_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_LDO_1_0_8814B(x) | BIT_XTAL_LDO_1_0_8814B(v)) + +#define BIT_XQSEL_V1_8814B BIT(25) +#define BIT_GATED_XTAL_OK0_8814B BIT(24) + +#define BIT_SHIFT_XTAL_SC_XO_6_0_8814B 17 +#define BIT_MASK_XTAL_SC_XO_6_0_8814B 0x7f +#define BIT_XTAL_SC_XO_6_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_SC_XO_6_0_8814B) \ + << BIT_SHIFT_XTAL_SC_XO_6_0_8814B) +#define BITS_XTAL_SC_XO_6_0_8814B \ + (BIT_MASK_XTAL_SC_XO_6_0_8814B << BIT_SHIFT_XTAL_SC_XO_6_0_8814B) +#define BIT_CLEAR_XTAL_SC_XO_6_0_8814B(x) ((x) & (~BITS_XTAL_SC_XO_6_0_8814B)) +#define BIT_GET_XTAL_SC_XO_6_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XO_6_0_8814B) & \ + BIT_MASK_XTAL_SC_XO_6_0_8814B) +#define BIT_SET_XTAL_SC_XO_6_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_SC_XO_6_0_8814B(x) | BIT_XTAL_SC_XO_6_0_8814B(v)) + +#define BIT_SHIFT_XTAL_SC_XI_6_0_8814B 10 +#define BIT_MASK_XTAL_SC_XI_6_0_8814B 0x7f +#define BIT_XTAL_SC_XI_6_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_SC_XI_6_0_8814B) \ + << BIT_SHIFT_XTAL_SC_XI_6_0_8814B) +#define BITS_XTAL_SC_XI_6_0_8814B \ + (BIT_MASK_XTAL_SC_XI_6_0_8814B << BIT_SHIFT_XTAL_SC_XI_6_0_8814B) +#define BIT_CLEAR_XTAL_SC_XI_6_0_8814B(x) ((x) & (~BITS_XTAL_SC_XI_6_0_8814B)) +#define BIT_GET_XTAL_SC_XI_6_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XI_6_0_8814B) & \ + BIT_MASK_XTAL_SC_XI_6_0_8814B) +#define BIT_SET_XTAL_SC_XI_6_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_SC_XI_6_0_8814B(x) | BIT_XTAL_SC_XI_6_0_8814B(v)) + +#define BIT_SHIFT_XTAL_GMN_4_0_8814B 5 +#define BIT_MASK_XTAL_GMN_4_0_8814B 0x1f +#define BIT_XTAL_GMN_4_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_GMN_4_0_8814B) << BIT_SHIFT_XTAL_GMN_4_0_8814B) +#define BITS_XTAL_GMN_4_0_8814B \ + (BIT_MASK_XTAL_GMN_4_0_8814B << BIT_SHIFT_XTAL_GMN_4_0_8814B) +#define BIT_CLEAR_XTAL_GMN_4_0_8814B(x) ((x) & (~BITS_XTAL_GMN_4_0_8814B)) +#define BIT_GET_XTAL_GMN_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_4_0_8814B) & BIT_MASK_XTAL_GMN_4_0_8814B) +#define BIT_SET_XTAL_GMN_4_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_GMN_4_0_8814B(x) | BIT_XTAL_GMN_4_0_8814B(v)) + +#define BIT_SHIFT_XTAL_GMP_4_0_8814B 0 +#define BIT_MASK_XTAL_GMP_4_0_8814B 0x1f +#define BIT_XTAL_GMP_4_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_GMP_4_0_8814B) << BIT_SHIFT_XTAL_GMP_4_0_8814B) +#define BITS_XTAL_GMP_4_0_8814B \ + (BIT_MASK_XTAL_GMP_4_0_8814B << BIT_SHIFT_XTAL_GMP_4_0_8814B) +#define BIT_CLEAR_XTAL_GMP_4_0_8814B(x) ((x) & (~BITS_XTAL_GMP_4_0_8814B)) +#define BIT_GET_XTAL_GMP_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_4_0_8814B) & BIT_MASK_XTAL_GMP_4_0_8814B) +#define BIT_SET_XTAL_GMP_4_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_GMP_4_0_8814B(x) | BIT_XTAL_GMP_4_0_8814B(v)) + +/* 2 REG_ANAPAR_XTAL_1_8814B */ + +#define BIT_SHIFT_XTAL_LDO_OK_1_0_8814B 30 +#define BIT_MASK_XTAL_LDO_OK_1_0_8814B 0x3 +#define BIT_XTAL_LDO_OK_1_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_LDO_OK_1_0_8814B) \ + << BIT_SHIFT_XTAL_LDO_OK_1_0_8814B) +#define BITS_XTAL_LDO_OK_1_0_8814B \ + (BIT_MASK_XTAL_LDO_OK_1_0_8814B << BIT_SHIFT_XTAL_LDO_OK_1_0_8814B) +#define BIT_CLEAR_XTAL_LDO_OK_1_0_8814B(x) ((x) & (~BITS_XTAL_LDO_OK_1_0_8814B)) +#define BIT_GET_XTAL_LDO_OK_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_OK_1_0_8814B) & \ + BIT_MASK_XTAL_LDO_OK_1_0_8814B) +#define BIT_SET_XTAL_LDO_OK_1_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_LDO_OK_1_0_8814B(x) | BIT_XTAL_LDO_OK_1_0_8814B(v)) + +#define BIT_SHIFT_XTAL_XORES_SEL_2_0_8814B 27 +#define BIT_MASK_XTAL_XORES_SEL_2_0_8814B 0x7 +#define BIT_XTAL_XORES_SEL_2_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_XORES_SEL_2_0_8814B) \ + << BIT_SHIFT_XTAL_XORES_SEL_2_0_8814B) +#define BITS_XTAL_XORES_SEL_2_0_8814B \ + (BIT_MASK_XTAL_XORES_SEL_2_0_8814B \ + << BIT_SHIFT_XTAL_XORES_SEL_2_0_8814B) +#define BIT_CLEAR_XTAL_XORES_SEL_2_0_8814B(x) \ + ((x) & (~BITS_XTAL_XORES_SEL_2_0_8814B)) +#define BIT_GET_XTAL_XORES_SEL_2_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_XORES_SEL_2_0_8814B) & \ + BIT_MASK_XTAL_XORES_SEL_2_0_8814B) +#define BIT_SET_XTAL_XORES_SEL_2_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_XORES_SEL_2_0_8814B(x) | \ + BIT_XTAL_XORES_SEL_2_0_8814B(v)) + +#define BIT_SHIFT_XTAL_AAC_PK_SEL_1_0_8814B 25 +#define BIT_MASK_XTAL_AAC_PK_SEL_1_0_8814B 0x3 +#define BIT_XTAL_AAC_PK_SEL_1_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_AAC_PK_SEL_1_0_8814B) \ + << BIT_SHIFT_XTAL_AAC_PK_SEL_1_0_8814B) +#define BITS_XTAL_AAC_PK_SEL_1_0_8814B \ + (BIT_MASK_XTAL_AAC_PK_SEL_1_0_8814B \ + << BIT_SHIFT_XTAL_AAC_PK_SEL_1_0_8814B) +#define BIT_CLEAR_XTAL_AAC_PK_SEL_1_0_8814B(x) \ + ((x) & (~BITS_XTAL_AAC_PK_SEL_1_0_8814B)) +#define BIT_GET_XTAL_AAC_PK_SEL_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_AAC_PK_SEL_1_0_8814B) & \ + BIT_MASK_XTAL_AAC_PK_SEL_1_0_8814B) +#define BIT_SET_XTAL_AAC_PK_SEL_1_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_AAC_PK_SEL_1_0_8814B(x) | \ + BIT_XTAL_AAC_PK_SEL_1_0_8814B(v)) + +#define BIT_EN_XTAL_AAC_PKDET_8814B BIT(24) +#define BIT_EN_XTAL_AAC_GM_8814B BIT(23) +#define BIT_XTAL_LPMODE_8814B BIT(22) + +#define BIT_SHIFT_XTAL_SEL_TOK_2_0_8814B 19 +#define BIT_MASK_XTAL_SEL_TOK_2_0_8814B 0x7 +#define BIT_XTAL_SEL_TOK_2_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_2_0_8814B) \ + << BIT_SHIFT_XTAL_SEL_TOK_2_0_8814B) +#define BITS_XTAL_SEL_TOK_2_0_8814B \ + (BIT_MASK_XTAL_SEL_TOK_2_0_8814B << BIT_SHIFT_XTAL_SEL_TOK_2_0_8814B) +#define BIT_CLEAR_XTAL_SEL_TOK_2_0_8814B(x) \ + ((x) & (~BITS_XTAL_SEL_TOK_2_0_8814B)) +#define BIT_GET_XTAL_SEL_TOK_2_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_2_0_8814B) & \ + BIT_MASK_XTAL_SEL_TOK_2_0_8814B) +#define BIT_SET_XTAL_SEL_TOK_2_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_2_0_8814B(x) | BIT_XTAL_SEL_TOK_2_0_8814B(v)) + +#define BIT_XQSEL_RF_AWAKE_V2_8814B BIT(18) +#define BIT_XQSEL_RF_INITIAL_V2_8814B BIT(17) +#define BIT_XTAL_DELAY_USB_V1_8814B BIT(16) +#define BIT_XTAL_DELAY_DIGI_V1_8814B BIT(15) +#define BIT_XTAL_DELAY_AFE_V1_8814B BIT(14) +#define BIT_XTAL_DRV_RF_LATCH_V3_8814B BIT(13) + +#define BIT_SHIFT_XTAL_DRV_DIGI_1_0_8814B 11 +#define BIT_MASK_XTAL_DRV_DIGI_1_0_8814B 0x3 +#define BIT_XTAL_DRV_DIGI_1_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI_1_0_8814B) \ + << BIT_SHIFT_XTAL_DRV_DIGI_1_0_8814B) +#define BITS_XTAL_DRV_DIGI_1_0_8814B \ + (BIT_MASK_XTAL_DRV_DIGI_1_0_8814B << BIT_SHIFT_XTAL_DRV_DIGI_1_0_8814B) +#define BIT_CLEAR_XTAL_DRV_DIGI_1_0_8814B(x) \ + ((x) & (~BITS_XTAL_DRV_DIGI_1_0_8814B)) +#define BIT_GET_XTAL_DRV_DIGI_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_1_0_8814B) & \ + BIT_MASK_XTAL_DRV_DIGI_1_0_8814B) +#define BIT_SET_XTAL_DRV_DIGI_1_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI_1_0_8814B(x) | BIT_XTAL_DRV_DIGI_1_0_8814B(v)) + +#define BIT_XTAL_GATED_DIGIN_8814B BIT(10) +#define BIT_XTAL_GATED_DIGIP_8814B BIT(9) + +#define BIT_SHIFT_XTAL_DRV_USB_1_0_8814B 7 +#define BIT_MASK_XTAL_DRV_USB_1_0_8814B 0x3 +#define BIT_XTAL_DRV_USB_1_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_DRV_USB_1_0_8814B) \ + << BIT_SHIFT_XTAL_DRV_USB_1_0_8814B) +#define BITS_XTAL_DRV_USB_1_0_8814B \ + (BIT_MASK_XTAL_DRV_USB_1_0_8814B << BIT_SHIFT_XTAL_DRV_USB_1_0_8814B) +#define BIT_CLEAR_XTAL_DRV_USB_1_0_8814B(x) \ + ((x) & (~BITS_XTAL_DRV_USB_1_0_8814B)) +#define BIT_GET_XTAL_DRV_USB_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_USB_1_0_8814B) & \ + BIT_MASK_XTAL_DRV_USB_1_0_8814B) +#define BIT_SET_XTAL_DRV_USB_1_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_DRV_USB_1_0_8814B(x) | BIT_XTAL_DRV_USB_1_0_8814B(v)) + +#define BIT_XTAL_GATED_USBN_8814B BIT(6) +#define BIT_XTAL_GATED_USBP_8814B BIT(5) + +#define BIT_SHIFT_XTAL_DRV_AFE_1_0_8814B 3 +#define BIT_MASK_XTAL_DRV_AFE_1_0_8814B 0x3 +#define BIT_XTAL_DRV_AFE_1_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE_1_0_8814B) \ + << BIT_SHIFT_XTAL_DRV_AFE_1_0_8814B) +#define BITS_XTAL_DRV_AFE_1_0_8814B \ + (BIT_MASK_XTAL_DRV_AFE_1_0_8814B << BIT_SHIFT_XTAL_DRV_AFE_1_0_8814B) +#define BIT_CLEAR_XTAL_DRV_AFE_1_0_8814B(x) \ + ((x) & (~BITS_XTAL_DRV_AFE_1_0_8814B)) +#define BIT_GET_XTAL_DRV_AFE_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE_1_0_8814B) & \ + BIT_MASK_XTAL_DRV_AFE_1_0_8814B) +#define BIT_SET_XTAL_DRV_AFE_1_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE_1_0_8814B(x) | BIT_XTAL_DRV_AFE_1_0_8814B(v)) + +#define BIT_XTAL_GATED_AFEN_8814B BIT(2) +#define BIT_XTAL_GATED_AFEP_8814B BIT(1) +#define BIT_XTAL_DRV_RF1_1_8814B BIT(0) + +/* 2 REG_ANAPAR_XTAL_2_8814B */ +#define BIT_XTAL_DRV_RF2_LATCH_8814B BIT(6) + +#define BIT_SHIFT_XTAL_DRV_RF2_1_0_8814B 4 +#define BIT_MASK_XTAL_DRV_RF2_1_0_8814B 0x3 +#define BIT_XTAL_DRV_RF2_1_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2_1_0_8814B) \ + << BIT_SHIFT_XTAL_DRV_RF2_1_0_8814B) +#define BITS_XTAL_DRV_RF2_1_0_8814B \ + (BIT_MASK_XTAL_DRV_RF2_1_0_8814B << BIT_SHIFT_XTAL_DRV_RF2_1_0_8814B) +#define BIT_CLEAR_XTAL_DRV_RF2_1_0_8814B(x) \ + ((x) & (~BITS_XTAL_DRV_RF2_1_0_8814B)) +#define BIT_GET_XTAL_DRV_RF2_1_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2_1_0_8814B) & \ + BIT_MASK_XTAL_DRV_RF2_1_0_8814B) +#define BIT_SET_XTAL_DRV_RF2_1_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2_1_0_8814B(x) | BIT_XTAL_DRV_RF2_1_0_8814B(v)) + +#define BIT_XTAL_GATED_RF2N_8814B BIT(3) +#define BIT_XTAL_GATED_RF2P_8814B BIT(2) +#define BIT_XTAL_LDO_DI_8814B BIT(1) +#define BIT_XTAL_SEL_PWR_8814B BIT(0) + +/* 2 REG_ANAPAR_XTAL_AAC_8814B */ +#define BIT_EN_XTAL_AAC_TRIG_8814B BIT(28) +#define BIT_EN_XTAL_AAC_8814B BIT(27) +#define BIT_EN_XTAL_AAC_DIGI_8814B BIT(26) + +#define BIT_SHIFT_GM_MANUAL_4_0_8814B 21 +#define BIT_MASK_GM_MANUAL_4_0_8814B 0x1f +#define BIT_GM_MANUAL_4_0_8814B(x) \ + (((x) & BIT_MASK_GM_MANUAL_4_0_8814B) << BIT_SHIFT_GM_MANUAL_4_0_8814B) +#define BITS_GM_MANUAL_4_0_8814B \ + (BIT_MASK_GM_MANUAL_4_0_8814B << BIT_SHIFT_GM_MANUAL_4_0_8814B) +#define BIT_CLEAR_GM_MANUAL_4_0_8814B(x) ((x) & (~BITS_GM_MANUAL_4_0_8814B)) +#define BIT_GET_GM_MANUAL_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_GM_MANUAL_4_0_8814B) & BIT_MASK_GM_MANUAL_4_0_8814B) +#define BIT_SET_GM_MANUAL_4_0_8814B(x, v) \ + (BIT_CLEAR_GM_MANUAL_4_0_8814B(x) | BIT_GM_MANUAL_4_0_8814B(v)) + +#define BIT_SHIFT_GM_STUP_4_0_8814B 16 +#define BIT_MASK_GM_STUP_4_0_8814B 0x1f +#define BIT_GM_STUP_4_0_8814B(x) \ + (((x) & BIT_MASK_GM_STUP_4_0_8814B) << BIT_SHIFT_GM_STUP_4_0_8814B) +#define BITS_GM_STUP_4_0_8814B \ + (BIT_MASK_GM_STUP_4_0_8814B << BIT_SHIFT_GM_STUP_4_0_8814B) +#define BIT_CLEAR_GM_STUP_4_0_8814B(x) ((x) & (~BITS_GM_STUP_4_0_8814B)) +#define BIT_GET_GM_STUP_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_GM_STUP_4_0_8814B) & BIT_MASK_GM_STUP_4_0_8814B) +#define BIT_SET_GM_STUP_4_0_8814B(x, v) \ + (BIT_CLEAR_GM_STUP_4_0_8814B(x) | BIT_GM_STUP_4_0_8814B(v)) + +#define BIT_SHIFT_XTAL_CK_SET_2_0_8814B 13 +#define BIT_MASK_XTAL_CK_SET_2_0_8814B 0x7 +#define BIT_XTAL_CK_SET_2_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_CK_SET_2_0_8814B) \ + << BIT_SHIFT_XTAL_CK_SET_2_0_8814B) +#define BITS_XTAL_CK_SET_2_0_8814B \ + (BIT_MASK_XTAL_CK_SET_2_0_8814B << BIT_SHIFT_XTAL_CK_SET_2_0_8814B) +#define BIT_CLEAR_XTAL_CK_SET_2_0_8814B(x) ((x) & (~BITS_XTAL_CK_SET_2_0_8814B)) +#define BIT_GET_XTAL_CK_SET_2_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_CK_SET_2_0_8814B) & \ + BIT_MASK_XTAL_CK_SET_2_0_8814B) +#define BIT_SET_XTAL_CK_SET_2_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_CK_SET_2_0_8814B(x) | BIT_XTAL_CK_SET_2_0_8814B(v)) + +#define BIT_SHIFT_GM_INIT_4_0_8814B 8 +#define BIT_MASK_GM_INIT_4_0_8814B 0x1f +#define BIT_GM_INIT_4_0_8814B(x) \ + (((x) & BIT_MASK_GM_INIT_4_0_8814B) << BIT_SHIFT_GM_INIT_4_0_8814B) +#define BITS_GM_INIT_4_0_8814B \ + (BIT_MASK_GM_INIT_4_0_8814B << BIT_SHIFT_GM_INIT_4_0_8814B) +#define BIT_CLEAR_GM_INIT_4_0_8814B(x) ((x) & (~BITS_GM_INIT_4_0_8814B)) +#define BIT_GET_GM_INIT_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_GM_INIT_4_0_8814B) & BIT_MASK_GM_INIT_4_0_8814B) +#define BIT_SET_GM_INIT_4_0_8814B(x, v) \ + (BIT_CLEAR_GM_INIT_4_0_8814B(x) | BIT_GM_INIT_4_0_8814B(v)) + +#define BIT_GM_STEP_8814B BIT(7) + +#define BIT_SHIFT_XAAC_GM_OFFSET_4_0_8814B 2 +#define BIT_MASK_XAAC_GM_OFFSET_4_0_8814B 0x1f +#define BIT_XAAC_GM_OFFSET_4_0_8814B(x) \ + (((x) & BIT_MASK_XAAC_GM_OFFSET_4_0_8814B) \ + << BIT_SHIFT_XAAC_GM_OFFSET_4_0_8814B) +#define BITS_XAAC_GM_OFFSET_4_0_8814B \ + (BIT_MASK_XAAC_GM_OFFSET_4_0_8814B \ + << BIT_SHIFT_XAAC_GM_OFFSET_4_0_8814B) +#define BIT_CLEAR_XAAC_GM_OFFSET_4_0_8814B(x) \ + ((x) & (~BITS_XAAC_GM_OFFSET_4_0_8814B)) +#define BIT_GET_XAAC_GM_OFFSET_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_XAAC_GM_OFFSET_4_0_8814B) & \ + BIT_MASK_XAAC_GM_OFFSET_4_0_8814B) +#define BIT_SET_XAAC_GM_OFFSET_4_0_8814B(x, v) \ + (BIT_CLEAR_XAAC_GM_OFFSET_4_0_8814B(x) | \ + BIT_XAAC_GM_OFFSET_4_0_8814B(v)) + +#define BIT_OFFSET_PLUS_8814B BIT(1) +#define BIT_RESET_N_8814B BIT(0) + +/* 2 REG_ANAPAR_XTAL_R_ONLY_8814B */ +#define BIT_XTAL_PKDET_OUT_8814B BIT(6) + +#define BIT_SHIFT_XTAL_GM_AAC_4_0_8814B 1 +#define BIT_MASK_XTAL_GM_AAC_4_0_8814B 0x1f +#define BIT_XTAL_GM_AAC_4_0_8814B(x) \ + (((x) & BIT_MASK_XTAL_GM_AAC_4_0_8814B) \ + << BIT_SHIFT_XTAL_GM_AAC_4_0_8814B) +#define BITS_XTAL_GM_AAC_4_0_8814B \ + (BIT_MASK_XTAL_GM_AAC_4_0_8814B << BIT_SHIFT_XTAL_GM_AAC_4_0_8814B) +#define BIT_CLEAR_XTAL_GM_AAC_4_0_8814B(x) ((x) & (~BITS_XTAL_GM_AAC_4_0_8814B)) +#define BIT_GET_XTAL_GM_AAC_4_0_8814B(x) \ + (((x) >> BIT_SHIFT_XTAL_GM_AAC_4_0_8814B) & \ + BIT_MASK_XTAL_GM_AAC_4_0_8814B) +#define BIT_SET_XTAL_GM_AAC_4_0_8814B(x, v) \ + (BIT_CLEAR_XTAL_GM_AAC_4_0_8814B(x) | BIT_XTAL_GM_AAC_4_0_8814B(v)) + +#define BIT_XAAC_READY_8814B BIT(0) + +/* 2 REG_CPHY_LDO_8814B */ + +#define BIT_SHIFT_CPHY_LDO_PD_8814B 12 +#define BIT_MASK_CPHY_LDO_PD_8814B 0x3 +#define BIT_CPHY_LDO_PD_8814B(x) \ + (((x) & BIT_MASK_CPHY_LDO_PD_8814B) << BIT_SHIFT_CPHY_LDO_PD_8814B) +#define BITS_CPHY_LDO_PD_8814B \ + (BIT_MASK_CPHY_LDO_PD_8814B << BIT_SHIFT_CPHY_LDO_PD_8814B) +#define BIT_CLEAR_CPHY_LDO_PD_8814B(x) ((x) & (~BITS_CPHY_LDO_PD_8814B)) +#define BIT_GET_CPHY_LDO_PD_8814B(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_PD_8814B) & BIT_MASK_CPHY_LDO_PD_8814B) +#define BIT_SET_CPHY_LDO_PD_8814B(x, v) \ + (BIT_CLEAR_CPHY_LDO_PD_8814B(x) | BIT_CPHY_LDO_PD_8814B(v)) + +#define BIT_SHIFT_CPHY_LDO_SR_8814B 10 +#define BIT_MASK_CPHY_LDO_SR_8814B 0x3 +#define BIT_CPHY_LDO_SR_8814B(x) \ + (((x) & BIT_MASK_CPHY_LDO_SR_8814B) << BIT_SHIFT_CPHY_LDO_SR_8814B) +#define BITS_CPHY_LDO_SR_8814B \ + (BIT_MASK_CPHY_LDO_SR_8814B << BIT_SHIFT_CPHY_LDO_SR_8814B) +#define BIT_CLEAR_CPHY_LDO_SR_8814B(x) ((x) & (~BITS_CPHY_LDO_SR_8814B)) +#define BIT_GET_CPHY_LDO_SR_8814B(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_SR_8814B) & BIT_MASK_CPHY_LDO_SR_8814B) +#define BIT_SET_CPHY_LDO_SR_8814B(x, v) \ + (BIT_CLEAR_CPHY_LDO_SR_8814B(x) | BIT_CPHY_LDO_SR_8814B(v)) + +#define BIT_SHIFT_CPHY_LDO_TUNEREF_8814B 8 +#define BIT_MASK_CPHY_LDO_TUNEREF_8814B 0x3 +#define BIT_CPHY_LDO_TUNEREF_8814B(x) \ + (((x) & BIT_MASK_CPHY_LDO_TUNEREF_8814B) \ + << BIT_SHIFT_CPHY_LDO_TUNEREF_8814B) +#define BITS_CPHY_LDO_TUNEREF_8814B \ + (BIT_MASK_CPHY_LDO_TUNEREF_8814B << BIT_SHIFT_CPHY_LDO_TUNEREF_8814B) +#define BIT_CLEAR_CPHY_LDO_TUNEREF_8814B(x) \ + ((x) & (~BITS_CPHY_LDO_TUNEREF_8814B)) +#define BIT_GET_CPHY_LDO_TUNEREF_8814B(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_TUNEREF_8814B) & \ + BIT_MASK_CPHY_LDO_TUNEREF_8814B) +#define BIT_SET_CPHY_LDO_TUNEREF_8814B(x, v) \ + (BIT_CLEAR_CPHY_LDO_TUNEREF_8814B(x) | BIT_CPHY_LDO_TUNEREF_8814B(v)) + +#define BIT_SHIFT_CPHY_LDO_TUNE_VO_8814B 5 +#define BIT_MASK_CPHY_LDO_TUNE_VO_8814B 0x7 +#define BIT_CPHY_LDO_TUNE_VO_8814B(x) \ + (((x) & BIT_MASK_CPHY_LDO_TUNE_VO_8814B) \ + << BIT_SHIFT_CPHY_LDO_TUNE_VO_8814B) +#define BITS_CPHY_LDO_TUNE_VO_8814B \ + (BIT_MASK_CPHY_LDO_TUNE_VO_8814B << BIT_SHIFT_CPHY_LDO_TUNE_VO_8814B) +#define BIT_CLEAR_CPHY_LDO_TUNE_VO_8814B(x) \ + ((x) & (~BITS_CPHY_LDO_TUNE_VO_8814B)) +#define BIT_GET_CPHY_LDO_TUNE_VO_8814B(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_TUNE_VO_8814B) & \ + BIT_MASK_CPHY_LDO_TUNE_VO_8814B) +#define BIT_SET_CPHY_LDO_TUNE_VO_8814B(x, v) \ + (BIT_CLEAR_CPHY_LDO_TUNE_VO_8814B(x) | BIT_CPHY_LDO_TUNE_VO_8814B(v)) + +#define BIT_SHIFT_CPHY_LDO_OCP_VTH_8814B 2 +#define BIT_MASK_CPHY_LDO_OCP_VTH_8814B 0x7 +#define BIT_CPHY_LDO_OCP_VTH_8814B(x) \ + (((x) & BIT_MASK_CPHY_LDO_OCP_VTH_8814B) \ + << BIT_SHIFT_CPHY_LDO_OCP_VTH_8814B) +#define BITS_CPHY_LDO_OCP_VTH_8814B \ + (BIT_MASK_CPHY_LDO_OCP_VTH_8814B << BIT_SHIFT_CPHY_LDO_OCP_VTH_8814B) +#define BIT_CLEAR_CPHY_LDO_OCP_VTH_8814B(x) \ + ((x) & (~BITS_CPHY_LDO_OCP_VTH_8814B)) +#define BIT_GET_CPHY_LDO_OCP_VTH_8814B(x) \ + (((x) >> BIT_SHIFT_CPHY_LDO_OCP_VTH_8814B) & \ + BIT_MASK_CPHY_LDO_OCP_VTH_8814B) +#define BIT_SET_CPHY_LDO_OCP_VTH_8814B(x, v) \ + (BIT_CLEAR_CPHY_LDO_OCP_VTH_8814B(x) | BIT_CPHY_LDO_OCP_VTH_8814B(v)) + +#define BIT_SHIFT_VREF_LDO_OK_8814B 0 +#define BIT_MASK_VREF_LDO_OK_8814B 0x3 +#define BIT_VREF_LDO_OK_8814B(x) \ + (((x) & BIT_MASK_VREF_LDO_OK_8814B) << BIT_SHIFT_VREF_LDO_OK_8814B) +#define BITS_VREF_LDO_OK_8814B \ + (BIT_MASK_VREF_LDO_OK_8814B << BIT_SHIFT_VREF_LDO_OK_8814B) +#define BIT_CLEAR_VREF_LDO_OK_8814B(x) ((x) & (~BITS_VREF_LDO_OK_8814B)) +#define BIT_GET_VREF_LDO_OK_8814B(x) \ + (((x) >> BIT_SHIFT_VREF_LDO_OK_8814B) & BIT_MASK_VREF_LDO_OK_8814B) +#define BIT_SET_VREF_LDO_OK_8814B(x, v) \ + (BIT_CLEAR_VREF_LDO_OK_8814B(x) | BIT_VREF_LDO_OK_8814B(v)) + +/* 2 REG_CPHY_BG_8814B */ + +#define BIT_SHIFT_BG_8814B 0 +#define BIT_MASK_BG_8814B 0x7 +#define BIT_BG_8814B(x) (((x) & BIT_MASK_BG_8814B) << BIT_SHIFT_BG_8814B) +#define BITS_BG_8814B (BIT_MASK_BG_8814B << BIT_SHIFT_BG_8814B) +#define BIT_CLEAR_BG_8814B(x) ((x) & (~BITS_BG_8814B)) +#define BIT_GET_BG_8814B(x) (((x) >> BIT_SHIFT_BG_8814B) & BIT_MASK_BG_8814B) +#define BIT_SET_BG_8814B(x, v) (BIT_CLEAR_BG_8814B(x) | BIT_BG_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_HIMR_4_8814B */ +#define BIT_TXBCN_OK_PORT4_8814B BIT(31) +#define BIT_TXBCN_OK_PORT3_8814B BIT(30) +#define BIT_TXBCN_OK_PORT2_8814B BIT(29) +#define BIT_TXBCN_OK_PORT1_8814B BIT(28) +#define BIT_TXBCN15OK_8814B BIT(23) +#define BIT_TXBCN14OK_8814B BIT(22) +#define BIT_TXBCN13OK_8814B BIT(21) +#define BIT_TXBCN12OK_8814B BIT(20) +#define BIT_TXBCN11OK_8814B BIT(19) +#define BIT_TXBCN10OK_8814B BIT(18) +#define BIT_TXBCN9OK_8814B BIT(17) +#define BIT_TXBCN8OK_8814B BIT(16) +#define BIT_BCNDERR_PORT4_8814B BIT(15) +#define BIT_BCNDERR_PORT3_8814B BIT(14) +#define BIT_BCNDERR_PORT2_8814B BIT(13) +#define BIT_BCNDERR_PORT1_8814B BIT(12) +#define BIT_TXBCN15ERR_8814B BIT(7) +#define BIT_TXBCN14ERR_8814B BIT(6) +#define BIT_TXBCN13ERR_8814B BIT(5) +#define BIT_TXBCN12ERR_8814B BIT(4) +#define BIT_TXBCN11ERR_8814B BIT(3) +#define BIT_TXBCN10ERR_8814B BIT(2) +#define BIT_TXBCN9ERR_8814B BIT(1) +#define BIT_TXBCN8ERR_8814B BIT(0) + +/* 2 REG_HISR_4_8814B */ +#define BIT_TXBCN_OK_PORT4_8814B BIT(31) +#define BIT_TXBCN_OK_PORT3_8814B BIT(30) +#define BIT_TXBCN_OK_PORT2_8814B BIT(29) +#define BIT_TXBCN_OK_PORT1_8814B BIT(28) +#define BIT_TXBCN15OK_8814B BIT(23) +#define BIT_TXBCN14OK_8814B BIT(22) +#define BIT_TXBCN13OK_8814B BIT(21) +#define BIT_TXBCN12OK_8814B BIT(20) +#define BIT_TXBCN11OK_8814B BIT(19) +#define BIT_TXBCN10OK_8814B BIT(18) +#define BIT_TXBCN9OK_8814B BIT(17) +#define BIT_TXBCN8OK_8814B BIT(16) +#define BIT_BCNDERR_PORT4_8814B BIT(15) +#define BIT_BCNDERR_PORT3_8814B BIT(14) +#define BIT_BCNDERR_PORT2_8814B BIT(13) +#define BIT_BCNDERR_PORT1_8814B BIT(12) +#define BIT_TXBCN15ERR_8814B BIT(7) +#define BIT_TXBCN14ERR_8814B BIT(6) +#define BIT_TXBCN13ERR_8814B BIT(5) +#define BIT_TXBCN12ERR_8814B BIT(4) +#define BIT_TXBCN11ERR_8814B BIT(3) +#define BIT_TXBCN10ERR_8814B BIT(2) +#define BIT_TXBCN9ERR_8814B BIT(1) +#define BIT_TXBCN8ERR_8814B BIT(0) + +/* 2 REG_HIMR_5_8814B */ +#define BIT_BCNDMAINT15_8814B BIT(23) +#define BIT_BCNDMAINT14_8814B BIT(22) +#define BIT_BCNDMAINT13_8814B BIT(21) +#define BIT_BCNDMAINT12_8814B BIT(20) +#define BIT_BCNDMAINT11_8814B BIT(19) +#define BIT_BCNDMAINT10_8814B BIT(18) +#define BIT_BCNDMAINT9_8814B BIT(17) +#define BIT_BCNDMAINT8_8814B BIT(16) +#define BIT_BCNDERR_PORT4_8814B BIT(15) +#define BIT_BCNDERR_PORT3_8814B BIT(14) +#define BIT_BCNDERR_PORT2_8814B BIT(13) +#define BIT_BCNDERR_PORT1_8814B BIT(12) +#define BIT_BCNDERR15_8814B BIT(7) +#define BIT_BCNDERR14_8814B BIT(6) +#define BIT_BCNDERR13_8814B BIT(5) +#define BIT_BCNDERR12_8814B BIT(4) +#define BIT_BCNDERR11_8814B BIT(3) +#define BIT_BCNDERR10_8814B BIT(2) +#define BIT_BCNDERR9_8814B BIT(1) +#define BIT_BCNDERR8_8814B BIT(0) + +/* 2 REG_HISR_5_8814B */ +#define BIT_BCNDMAINT15_8814B BIT(23) +#define BIT_BCNDMAINT14_8814B BIT(22) +#define BIT_BCNDMAINT13_8814B BIT(21) +#define BIT_BCNDMAINT12_8814B BIT(20) +#define BIT_BCNDMAINT11_8814B BIT(19) +#define BIT_BCNDMAINT10_8814B BIT(18) +#define BIT_BCNDMAINT9_8814B BIT(17) +#define BIT_BCNDMAINT8_8814B BIT(16) +#define BIT_BCNDERR_PORT4_8814B BIT(15) +#define BIT_BCNDERR_PORT3_8814B BIT(14) +#define BIT_BCNDERR_PORT2_8814B BIT(13) +#define BIT_BCNDERR_PORT1_8814B BIT(12) +#define BIT_BCNDERR15_8814B BIT(7) +#define BIT_BCNDERR14_8814B BIT(6) +#define BIT_BCNDERR13_8814B BIT(5) +#define BIT_BCNDERR12_8814B BIT(4) +#define BIT_BCNDERR11_8814B BIT(3) +#define BIT_BCNDERR10_8814B BIT(2) +#define BIT_BCNDERR9_8814B BIT(1) +#define BIT_BCNDERR8_8814B BIT(0) + +/* 2 REG_SYS_CFG5_8814B */ +#define BIT_LPS_STATUS_8814B BIT(3) +#define BIT_HCI_TXDMA_BUSY_8814B BIT(2) +#define BIT_HCI_TXDMA_ALLOW_8814B BIT(1) +#define BIT_FW_CTRL_HCI_TXDMA_EN_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_HIMR_6_8814B */ +#define BIT_ATIMEND_PORT4_8814B BIT(31) +#define BIT_ATIMEND_PORT3_8814B BIT(30) +#define BIT_ATIMEND_PORT2_8814B BIT(29) +#define BIT_ATIMEND_PORT1_8814B BIT(28) +#define BIT_ATIMEND15_8814B BIT(23) +#define BIT_ATIMEND14_8814B BIT(22) +#define BIT_ATIMEND13_8814B BIT(21) +#define BIT_ATIMEND12_8814B BIT(20) +#define BIT_ATIMEND11_8814B BIT(19) +#define BIT_ATIMEND10_8814B BIT(18) +#define BIT_ATIMEND9_8814B BIT(17) +#define BIT_ATIMEND8_8814B BIT(16) +#define BIT_PS_TIMER_EARLY_INT_5_8814B BIT(5) +#define BIT_PS_TIMER_EARLY_INT_4_8814B BIT(4) +#define BIT_PS_TIMER_EARLY_INT_3_8814B BIT(3) +#define BIT_PS_TIMER_EARLY_INT_2_8814B BIT(2) +#define BIT_PS_TIMER_EARLY_INT_1_8814B BIT(1) +#define BIT_PS_TIMER_EARLY_INT_0_8814B BIT(0) + +/* 2 REG_HISR_6_8814B */ +#define BIT_ATIMEND_PORT4_8814B BIT(31) +#define BIT_ATIMEND_PORT3_8814B BIT(30) +#define BIT_ATIMEND_PORT2_8814B BIT(29) +#define BIT_ATIMEND_PORT1_8814B BIT(28) +#define BIT_ATIMEND15_8814B BIT(23) +#define BIT_ATIMEND14_8814B BIT(22) +#define BIT_ATIMEND13_8814B BIT(21) +#define BIT_ATIMEND12_8814B BIT(20) +#define BIT_ATIMEND11_8814B BIT(19) +#define BIT_ATIMEND10_8814B BIT(18) +#define BIT_ATIMEND9_8814B BIT(17) +#define BIT_ATIMEND8_8814B BIT(16) +#define BIT_PS_TIMER_EARLY_INT_5_8814B BIT(5) +#define BIT_PS_TIMER_EARLY_INT_4_8814B BIT(4) +#define BIT_PS_TIMER_EARLY_INT_3_8814B BIT(3) +#define BIT_PS_TIMER_EARLY_INT_2_8814B BIT(2) +#define BIT_PS_TIMER_EARLY_INT_1_8814B BIT(1) +#define BIT_PS_TIMER_EARLY_INT_0_8814B BIT(0) + +/* 2 REG_CPU_DMEM_CON_8814B */ +#define BIT_WDT_AUTO_MODE_8814B BIT(22) +#define BIT_WDT_PLATFORM_EN_8814B BIT(21) +#define BIT_WDT_CPU_EN_8814B BIT(20) +#define BIT_WDT_OPT_IOWRAPPER_8814B BIT(19) +#define BIT_ANA_PORT_IDLE_8814B BIT(18) +#define BIT_MAC_PORT_IDLE_8814B BIT(17) +#define BIT_WL_PLATFORM_RST_8814B BIT(16) +#define BIT_WL_SECURITY_CLK_8814B BIT(15) +#define BIT_DDMA_EN_8814B BIT(8) + +#define BIT_SHIFT_CPU_DMEM_CON_8814B 0 +#define BIT_MASK_CPU_DMEM_CON_8814B 0xff +#define BIT_CPU_DMEM_CON_8814B(x) \ + (((x) & BIT_MASK_CPU_DMEM_CON_8814B) << BIT_SHIFT_CPU_DMEM_CON_8814B) +#define BITS_CPU_DMEM_CON_8814B \ + (BIT_MASK_CPU_DMEM_CON_8814B << BIT_SHIFT_CPU_DMEM_CON_8814B) +#define BIT_CLEAR_CPU_DMEM_CON_8814B(x) ((x) & (~BITS_CPU_DMEM_CON_8814B)) +#define BIT_GET_CPU_DMEM_CON_8814B(x) \ + (((x) >> BIT_SHIFT_CPU_DMEM_CON_8814B) & BIT_MASK_CPU_DMEM_CON_8814B) +#define BIT_SET_CPU_DMEM_CON_8814B(x, v) \ + (BIT_CLEAR_CPU_DMEM_CON_8814B(x) | BIT_CPU_DMEM_CON_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BOOT_REASON_8814B */ + +#define BIT_SHIFT_BOOT_REASON_V1_8814B 0 +#define BIT_MASK_BOOT_REASON_V1_8814B 0x7 +#define BIT_BOOT_REASON_V1_8814B(x) \ + (((x) & BIT_MASK_BOOT_REASON_V1_8814B) \ + << BIT_SHIFT_BOOT_REASON_V1_8814B) +#define BITS_BOOT_REASON_V1_8814B \ + (BIT_MASK_BOOT_REASON_V1_8814B << BIT_SHIFT_BOOT_REASON_V1_8814B) +#define BIT_CLEAR_BOOT_REASON_V1_8814B(x) ((x) & (~BITS_BOOT_REASON_V1_8814B)) +#define BIT_GET_BOOT_REASON_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BOOT_REASON_V1_8814B) & \ + BIT_MASK_BOOT_REASON_V1_8814B) +#define BIT_SET_BOOT_REASON_V1_8814B(x, v) \ + (BIT_CLEAR_BOOT_REASON_V1_8814B(x) | BIT_BOOT_REASON_V1_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_DATA_CPU_CTL0_8814B */ +#define BIT_DATA_FW_READY_8814B BIT(31) +#define BIT_WDT_SYS_RST_8814B BIT(13) +#define BIT_WDT_ENABLE_8814B BIT(12) + +#define BIT_SHIFT_BOOT_SEL_8814B 6 +#define BIT_MASK_BOOT_SEL_8814B 0x3 +#define BIT_BOOT_SEL_8814B(x) \ + (((x) & BIT_MASK_BOOT_SEL_8814B) << BIT_SHIFT_BOOT_SEL_8814B) +#define BITS_BOOT_SEL_8814B \ + (BIT_MASK_BOOT_SEL_8814B << BIT_SHIFT_BOOT_SEL_8814B) +#define BIT_CLEAR_BOOT_SEL_8814B(x) ((x) & (~BITS_BOOT_SEL_8814B)) +#define BIT_GET_BOOT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_BOOT_SEL_8814B) & BIT_MASK_BOOT_SEL_8814B) +#define BIT_SET_BOOT_SEL_8814B(x, v) \ + (BIT_CLEAR_BOOT_SEL_8814B(x) | BIT_BOOT_SEL_8814B(v)) + +#define BIT_CLK_SEL_8814B BIT(4) +#define BIT_DATA_PLATFORM_RST_8814B BIT(1) +#define BIT_DATA_CPU_RST_8814B BIT(0) + +/* 2 REG_DATA_CPU_CTL1_8814B */ +#define BIT_HOST_INTERFACE_IO_PATH_8814B BIT(7) +#define BIT_EN_TXDMA_OFLD_8814B BIT(6) +#define BIT_EN_RXDMA_OFLD_8814B BIT(5) +#define BIT_EN_HCI_DMA_TX_8814B BIT(4) +#define BIT_EN_HCI_DMA_RX_8814B BIT(3) +#define BIT_EN_AXI_DMA_TX_8814B BIT(2) +#define BIT_EN_AXI_DMA_RX_8814B BIT(1) +#define BIT_EN_PKT_ENG_8814B BIT(0) + +/* 2 REG_TXDMA_STOP_HIMR_8814B */ + +#define BIT_SHIFT_NTH_TXDMA_STOP_INT_MSK_8814B 0 +#define BIT_MASK_NTH_TXDMA_STOP_INT_MSK_8814B 0x1ffff +#define BIT_NTH_TXDMA_STOP_INT_MSK_8814B(x) \ + (((x) & BIT_MASK_NTH_TXDMA_STOP_INT_MSK_8814B) \ + << BIT_SHIFT_NTH_TXDMA_STOP_INT_MSK_8814B) +#define BITS_NTH_TXDMA_STOP_INT_MSK_8814B \ + (BIT_MASK_NTH_TXDMA_STOP_INT_MSK_8814B \ + << BIT_SHIFT_NTH_TXDMA_STOP_INT_MSK_8814B) +#define BIT_CLEAR_NTH_TXDMA_STOP_INT_MSK_8814B(x) \ + ((x) & (~BITS_NTH_TXDMA_STOP_INT_MSK_8814B)) +#define BIT_GET_NTH_TXDMA_STOP_INT_MSK_8814B(x) \ + (((x) >> BIT_SHIFT_NTH_TXDMA_STOP_INT_MSK_8814B) & \ + BIT_MASK_NTH_TXDMA_STOP_INT_MSK_8814B) +#define BIT_SET_NTH_TXDMA_STOP_INT_MSK_8814B(x, v) \ + (BIT_CLEAR_NTH_TXDMA_STOP_INT_MSK_8814B(x) | \ + BIT_NTH_TXDMA_STOP_INT_MSK_8814B(v)) + +/* 2 REG_TXDMA_STOP_HISR_8814B */ + +#define BIT_SHIFT_NTH_TXDMA_STOP_INT_8814B 0 +#define BIT_MASK_NTH_TXDMA_STOP_INT_8814B 0x1ffff +#define BIT_NTH_TXDMA_STOP_INT_8814B(x) \ + (((x) & BIT_MASK_NTH_TXDMA_STOP_INT_8814B) \ + << BIT_SHIFT_NTH_TXDMA_STOP_INT_8814B) +#define BITS_NTH_TXDMA_STOP_INT_8814B \ + (BIT_MASK_NTH_TXDMA_STOP_INT_8814B \ + << BIT_SHIFT_NTH_TXDMA_STOP_INT_8814B) +#define BIT_CLEAR_NTH_TXDMA_STOP_INT_8814B(x) \ + ((x) & (~BITS_NTH_TXDMA_STOP_INT_8814B)) +#define BIT_GET_NTH_TXDMA_STOP_INT_8814B(x) \ + (((x) >> BIT_SHIFT_NTH_TXDMA_STOP_INT_8814B) & \ + BIT_MASK_NTH_TXDMA_STOP_INT_8814B) +#define BIT_SET_NTH_TXDMA_STOP_INT_8814B(x, v) \ + (BIT_CLEAR_NTH_TXDMA_STOP_INT_8814B(x) | \ + BIT_NTH_TXDMA_STOP_INT_8814B(v)) + +/* 2 REG_TXDMA_START_HIMR_8814B */ + +#define BIT_SHIFT_NTH_TXDMA_START_INT_MSK_8814B 0 +#define BIT_MASK_NTH_TXDMA_START_INT_MSK_8814B 0x1ffff +#define BIT_NTH_TXDMA_START_INT_MSK_8814B(x) \ + (((x) & BIT_MASK_NTH_TXDMA_START_INT_MSK_8814B) \ + << BIT_SHIFT_NTH_TXDMA_START_INT_MSK_8814B) +#define BITS_NTH_TXDMA_START_INT_MSK_8814B \ + (BIT_MASK_NTH_TXDMA_START_INT_MSK_8814B \ + << BIT_SHIFT_NTH_TXDMA_START_INT_MSK_8814B) +#define BIT_CLEAR_NTH_TXDMA_START_INT_MSK_8814B(x) \ + ((x) & (~BITS_NTH_TXDMA_START_INT_MSK_8814B)) +#define BIT_GET_NTH_TXDMA_START_INT_MSK_8814B(x) \ + (((x) >> BIT_SHIFT_NTH_TXDMA_START_INT_MSK_8814B) & \ + BIT_MASK_NTH_TXDMA_START_INT_MSK_8814B) +#define BIT_SET_NTH_TXDMA_START_INT_MSK_8814B(x, v) \ + (BIT_CLEAR_NTH_TXDMA_START_INT_MSK_8814B(x) | \ + BIT_NTH_TXDMA_START_INT_MSK_8814B(v)) + +/* 2 REG_TXDMA_START_HISR_8814B */ + +#define BIT_SHIFT_NTH_TXDMA_START_INT_8814B 0 +#define BIT_MASK_NTH_TXDMA_START_INT_8814B 0x1ffff +#define BIT_NTH_TXDMA_START_INT_8814B(x) \ + (((x) & BIT_MASK_NTH_TXDMA_START_INT_8814B) \ + << BIT_SHIFT_NTH_TXDMA_START_INT_8814B) +#define BITS_NTH_TXDMA_START_INT_8814B \ + (BIT_MASK_NTH_TXDMA_START_INT_8814B \ + << BIT_SHIFT_NTH_TXDMA_START_INT_8814B) +#define BIT_CLEAR_NTH_TXDMA_START_INT_8814B(x) \ + ((x) & (~BITS_NTH_TXDMA_START_INT_8814B)) +#define BIT_GET_NTH_TXDMA_START_INT_8814B(x) \ + (((x) >> BIT_SHIFT_NTH_TXDMA_START_INT_8814B) & \ + BIT_MASK_NTH_TXDMA_START_INT_8814B) +#define BIT_SET_NTH_TXDMA_START_INT_8814B(x, v) \ + (BIT_CLEAR_NTH_TXDMA_START_INT_8814B(x) | \ + BIT_NTH_TXDMA_START_INT_8814B(v)) + +/* 2 REG_NFCPAD_CTRL_8814B */ +#define BIT_PAD_SHUTDW_8814B BIT(18) +#define BIT_SYSON_NFC_PAD_8814B BIT(17) +#define BIT_NFC_INT_PAD_CTRL_8814B BIT(16) +#define BIT_NFC_RFDIS_PAD_CTRL_8814B BIT(15) +#define BIT_NFC_CLK_PAD_CTRL_8814B BIT(14) +#define BIT_NFC_DATA_PAD_CTRL_8814B BIT(13) +#define BIT_NFC_PAD_PULL_CTRL_8814B BIT(12) + +#define BIT_SHIFT_NFCPAD_IO_SEL_8814B 8 +#define BIT_MASK_NFCPAD_IO_SEL_8814B 0xf +#define BIT_NFCPAD_IO_SEL_8814B(x) \ + (((x) & BIT_MASK_NFCPAD_IO_SEL_8814B) << BIT_SHIFT_NFCPAD_IO_SEL_8814B) +#define BITS_NFCPAD_IO_SEL_8814B \ + (BIT_MASK_NFCPAD_IO_SEL_8814B << BIT_SHIFT_NFCPAD_IO_SEL_8814B) +#define BIT_CLEAR_NFCPAD_IO_SEL_8814B(x) ((x) & (~BITS_NFCPAD_IO_SEL_8814B)) +#define BIT_GET_NFCPAD_IO_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_NFCPAD_IO_SEL_8814B) & BIT_MASK_NFCPAD_IO_SEL_8814B) +#define BIT_SET_NFCPAD_IO_SEL_8814B(x, v) \ + (BIT_CLEAR_NFCPAD_IO_SEL_8814B(x) | BIT_NFCPAD_IO_SEL_8814B(v)) + +#define BIT_SHIFT_NFCPAD_OUT_8814B 4 +#define BIT_MASK_NFCPAD_OUT_8814B 0xf +#define BIT_NFCPAD_OUT_8814B(x) \ + (((x) & BIT_MASK_NFCPAD_OUT_8814B) << BIT_SHIFT_NFCPAD_OUT_8814B) +#define BITS_NFCPAD_OUT_8814B \ + (BIT_MASK_NFCPAD_OUT_8814B << BIT_SHIFT_NFCPAD_OUT_8814B) +#define BIT_CLEAR_NFCPAD_OUT_8814B(x) ((x) & (~BITS_NFCPAD_OUT_8814B)) +#define BIT_GET_NFCPAD_OUT_8814B(x) \ + (((x) >> BIT_SHIFT_NFCPAD_OUT_8814B) & BIT_MASK_NFCPAD_OUT_8814B) +#define BIT_SET_NFCPAD_OUT_8814B(x, v) \ + (BIT_CLEAR_NFCPAD_OUT_8814B(x) | BIT_NFCPAD_OUT_8814B(v)) + +#define BIT_SHIFT_NFCPAD_IN_8814B 0 +#define BIT_MASK_NFCPAD_IN_8814B 0xf +#define BIT_NFCPAD_IN_8814B(x) \ + (((x) & BIT_MASK_NFCPAD_IN_8814B) << BIT_SHIFT_NFCPAD_IN_8814B) +#define BITS_NFCPAD_IN_8814B \ + (BIT_MASK_NFCPAD_IN_8814B << BIT_SHIFT_NFCPAD_IN_8814B) +#define BIT_CLEAR_NFCPAD_IN_8814B(x) ((x) & (~BITS_NFCPAD_IN_8814B)) +#define BIT_GET_NFCPAD_IN_8814B(x) \ + (((x) >> BIT_SHIFT_NFCPAD_IN_8814B) & BIT_MASK_NFCPAD_IN_8814B) +#define BIT_SET_NFCPAD_IN_8814B(x, v) \ + (BIT_CLEAR_NFCPAD_IN_8814B(x) | BIT_NFCPAD_IN_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_HIMR2_8814B */ +#define BIT_BCNDMAINT_P4_MSK_8814B BIT(31) +#define BIT_BCNDMAINT_P3_MSK_8814B BIT(30) +#define BIT_BCNDMAINT_P2_MSK_8814B BIT(29) +#define BIT_BCNDMAINT_P1_MSK_8814B BIT(28) +#define BIT_SCH_PHY_TXOP_SIFS_INT_MSK_8814B BIT(23) +#define BIT_ATIMEND7_MSK_8814B BIT(22) +#define BIT_ATIMEND6_MSK_8814B BIT(21) +#define BIT_ATIMEND5_MSK_8814B BIT(20) +#define BIT_ATIMEND4_MSK_8814B BIT(19) +#define BIT_ATIMEND3_MSK_8814B BIT(18) +#define BIT_ATIMEND2_MSK_8814B BIT(17) +#define BIT_ATIMEND1_MSK_8814B BIT(16) +#define BIT_TXBCN7OK_MSK_8814B BIT(14) +#define BIT_TXBCN6OK_MSK_8814B BIT(13) +#define BIT_TXBCN5OK_MSK_8814B BIT(12) +#define BIT_TXBCN4OK_MSK_8814B BIT(11) +#define BIT_TXBCN3OK_MSK_8814B BIT(10) +#define BIT_TXBCN2OK_MSK_8814B BIT(9) +#define BIT_TXBCN1OK_MSK_V1_8814B BIT(8) +#define BIT_TXBCN7ERR_MSK_8814B BIT(6) +#define BIT_TXBCN6ERR_MSK_8814B BIT(5) +#define BIT_TXBCN5ERR_MSK_8814B BIT(4) +#define BIT_TXBCN4ERR_MSK_8814B BIT(3) +#define BIT_TXBCN3ERR_MSK_8814B BIT(2) +#define BIT_TXBCN2ERR_MSK_8814B BIT(1) +#define BIT_TXBCN1ERR_MSK_V1_8814B BIT(0) + +/* 2 REG_HISR2_8814B */ +#define BIT_BCNDMAINT_P4_8814B BIT(31) +#define BIT_BCNDMAINT_P3_8814B BIT(30) +#define BIT_BCNDMAINT_P2_8814B BIT(29) +#define BIT_BCNDMAINT_P1_8814B BIT(28) +#define BIT_SCH_PHY_TXOP_SIFS_INT_8814B BIT(23) +#define BIT_ATIMEND7_8814B BIT(22) +#define BIT_ATIMEND6_8814B BIT(21) +#define BIT_ATIMEND5_8814B BIT(20) +#define BIT_ATIMEND4_8814B BIT(19) +#define BIT_ATIMEND3_8814B BIT(18) +#define BIT_ATIMEND2_8814B BIT(17) +#define BIT_ATIMEND1_8814B BIT(16) +#define BIT_TXBCN7OK_8814B BIT(14) +#define BIT_TXBCN6OK_8814B BIT(13) +#define BIT_TXBCN5OK_8814B BIT(12) +#define BIT_TXBCN4OK_8814B BIT(11) +#define BIT_TXBCN3OK_8814B BIT(10) +#define BIT_TXBCN2OK_8814B BIT(9) +#define BIT_TXBCN1OK_8814B BIT(8) +#define BIT_TXBCN7ERR_8814B BIT(6) +#define BIT_TXBCN6ERR_8814B BIT(5) +#define BIT_TXBCN5ERR_8814B BIT(4) +#define BIT_TXBCN4ERR_8814B BIT(3) +#define BIT_TXBCN3ERR_8814B BIT(2) +#define BIT_TXBCN2ERR_8814B BIT(1) +#define BIT_TXBCN1ERR_8814B BIT(0) + +/* 2 REG_HIMR3_8814B */ +#define BIT_GTINT12_MSK_8814B BIT(24) +#define BIT_GTINT11_MSK_8814B BIT(23) +#define BIT_GTINT10_MSK_8814B BIT(22) +#define BIT_GTINT9_MSK_8814B BIT(21) +#define BIT_RX_DESC_BUF_FULL_MSK_8814B BIT(20) +#define BIT_CPHY_LDO_OCP_DET_INT_MSK_8814B BIT(19) +#define BIT_WDT_PLATFORM_INT_MSK_8814B BIT(18) +#define BIT_WDT_CPU_INT_MSK_8814B BIT(17) +#define BIT_SETH2CDOK_MASK_8814B BIT(16) +#define BIT_H2C_CMD_FULL_MASK_8814B BIT(15) +#define BIT_PKT_TRANS_ERR_MASK_8814B BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK_8814B BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_MASK_8814B BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_MASK_8814B BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_MAS_8814B BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_MASK_8814B BIT(9) +#define BIT_SEARCH_FAIL_MSK_8814B BIT(8) +#define BIT_PWR_INT_127TO96_MASK_8814B BIT(7) +#define BIT_PWR_INT_95TO64_MASK_8814B BIT(6) +#define BIT_PWR_INT_63TO32_MASK_8814B BIT(5) +#define BIT_PWR_INT_31TO0_MASK_8814B BIT(4) +#define BIT_RX_DMA_STUCK_MSK_8814B BIT(3) +#define BIT_TX_DMA_STUCK_MSK_8814B BIT(2) +#define BIT_DDMA0_LP_INT_MSK_8814B BIT(1) +#define BIT_DDMA0_HP_INT_MSK_8814B BIT(0) + +/* 2 REG_HISR3_8814B */ +#define BIT_GTINT12_8814B BIT(24) +#define BIT_GTINT11_8814B BIT(23) +#define BIT_GTINT10_8814B BIT(22) +#define BIT_GTINT9_8814B BIT(21) +#define BIT_RX_DESC_BUF_FULL_8814B BIT(20) +#define BIT_CPHY_LDO_OCP_DET_INT_8814B BIT(19) +#define BIT_WDT_PLATFORM_INT_8814B BIT(18) +#define BIT_WDT_CPU_INT_8814B BIT(17) +#define BIT_SETH2CDOK_8814B BIT(16) +#define BIT_H2C_CMD_FULL_8814B BIT(15) +#define BIT_PKT_TRANS_ERR_8814B BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8814B BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8814B BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8814B BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8814B BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8814B BIT(9) +#define BIT_SEARCH_FAIL_8814B BIT(8) +#define BIT_PWR_INT_127TO96_8814B BIT(7) +#define BIT_PWR_INT_95TO64_8814B BIT(6) +#define BIT_PWR_INT_63TO32_8814B BIT(5) +#define BIT_PWR_INT_31TO0_8814B BIT(4) +#define BIT_RX_DMA_STUCK_8814B BIT(3) +#define BIT_TX_DMA_STUCK_8814B BIT(2) +#define BIT_DDMA0_LP_INT_8814B BIT(1) +#define BIT_DDMA0_HP_INT_8814B BIT(0) + +/* 2 REG_SW_MDIO_8814B */ +#define BIT_DIS_TIMEOUT_IO_8814B BIT(24) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_HIMR_7_8814B */ +#define BIT_DATA_CPU_WDT_INT_MSK_8814B BIT(31) +#define BIT_OFLD_TXDMA_ERR_MSK_8814B BIT(30) +#define BIT_OFLD_TXDMA_FULL_MSK_8814B BIT(29) +#define BIT_OFLD_RXDMA_OVR_MSK_8814B BIT(28) +#define BIT_OFLD_RXDMA_ERR_MSK_8814B BIT(27) +#define BIT_OFLD_RXDMA_DES_UA_MSK_8814B BIT(26) +#define BIT_TXDMAOK_CHANNEL_16_MSK_8814B BIT(16) +#define BIT_TXDMAOK_CHANNEL_13_MSK_8814B BIT(13) +#define BIT_TXDMAOK_CHANNEL_12_MSK_8814B BIT(12) +#define BIT_TXDMAOK_CHANNEL_11_MSK_8814B BIT(11) +#define BIT_TXDMAOK_CHANNEL_10_MSK_8814B BIT(10) +#define BIT_TXDMAOK_CHANNEL_9_MSK_8814B BIT(9) +#define BIT_TXDMAOK_CHANNEL_8_MSK_8814B BIT(8) +#define BIT_TXDMAOK_CHANNEL_7_MSK_8814B BIT(7) +#define BIT_TXDMAOK_CHANNEL_6_MSK_8814B BIT(6) +#define BIT_TXDMAOK_CHANNEL_5_MSK_8814B BIT(5) +#define BIT_TXDMAOK_CHANNEL_4_MSK_8814B BIT(4) + +/* 2 REG_HISR_7_8814B */ +#define BIT_DATA_CPU_WDT_INT_8814B BIT(31) +#define BIT_OFLD_TXDMA_ERR_8814B BIT(30) +#define BIT_OFLD_TXDMA_FULL_8814B BIT(29) +#define BIT_OFLD_RXDMA_OVR_8814B BIT(28) +#define BIT_OFLD_RXDMA_ERR_8814B BIT(27) +#define BIT_OFLD_RXDMA_DES_UA_8814B BIT(26) +#define BIT_TXDMAOK_CHANNEL_16_8814B BIT(16) +#define BIT_TXDMAOK_CHANNEL_13_8814B BIT(13) +#define BIT_TXDMAOK_CHANNEL_12_8814B BIT(12) +#define BIT_TXDMAOK_CHANNEL_11_8814B BIT(11) +#define BIT_TXDMAOK_CHANNEL_10_8814B BIT(10) +#define BIT_TXDMAOK_CHANNEL_9_8814B BIT(9) +#define BIT_TXDMAOK_CHANNEL_8_8814B BIT(8) +#define BIT_TXDMAOK_CHANNEL_7_8814B BIT(7) +#define BIT_TXDMAOK_CHANNEL_6_8814B BIT(6) +#define BIT_TXDMAOK_CHANNEL_5_8814B BIT(5) +#define BIT_TXDMAOK_CHANNEL_4_8814B BIT(4) + +/* 2 REG_H2C_PKT_READADDR_8814B */ + +#define BIT_SHIFT_H2C_PKT_READADDR_8814B 0 +#define BIT_MASK_H2C_PKT_READADDR_8814B 0x3ffff +#define BIT_H2C_PKT_READADDR_8814B(x) \ + (((x) & BIT_MASK_H2C_PKT_READADDR_8814B) \ + << BIT_SHIFT_H2C_PKT_READADDR_8814B) +#define BITS_H2C_PKT_READADDR_8814B \ + (BIT_MASK_H2C_PKT_READADDR_8814B << BIT_SHIFT_H2C_PKT_READADDR_8814B) +#define BIT_CLEAR_H2C_PKT_READADDR_8814B(x) \ + ((x) & (~BITS_H2C_PKT_READADDR_8814B)) +#define BIT_GET_H2C_PKT_READADDR_8814B(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_READADDR_8814B) & \ + BIT_MASK_H2C_PKT_READADDR_8814B) +#define BIT_SET_H2C_PKT_READADDR_8814B(x, v) \ + (BIT_CLEAR_H2C_PKT_READADDR_8814B(x) | BIT_H2C_PKT_READADDR_8814B(v)) + +/* 2 REG_H2C_PKT_WRITEADDR_8814B */ + +#define BIT_SHIFT_H2C_PKT_WRITEADDR_8814B 0 +#define BIT_MASK_H2C_PKT_WRITEADDR_8814B 0x3ffff +#define BIT_H2C_PKT_WRITEADDR_8814B(x) \ + (((x) & BIT_MASK_H2C_PKT_WRITEADDR_8814B) \ + << BIT_SHIFT_H2C_PKT_WRITEADDR_8814B) +#define BITS_H2C_PKT_WRITEADDR_8814B \ + (BIT_MASK_H2C_PKT_WRITEADDR_8814B << BIT_SHIFT_H2C_PKT_WRITEADDR_8814B) +#define BIT_CLEAR_H2C_PKT_WRITEADDR_8814B(x) \ + ((x) & (~BITS_H2C_PKT_WRITEADDR_8814B)) +#define BIT_GET_H2C_PKT_WRITEADDR_8814B(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR_8814B) & \ + BIT_MASK_H2C_PKT_WRITEADDR_8814B) +#define BIT_SET_H2C_PKT_WRITEADDR_8814B(x, v) \ + (BIT_CLEAR_H2C_PKT_WRITEADDR_8814B(x) | BIT_H2C_PKT_WRITEADDR_8814B(v)) + +/* 2 REG_MEM_PWR_CRTL_8814B */ +#define BIT_MEM_BB_SD_8814B BIT(17) +#define BIT_MEM_BB_DS_8814B BIT(16) +#define BIT_MEM_DENG_LS_8814B BIT(13) +#define BIT_MEM_DENG_DS_8814B BIT(12) +#define BIT_MEM_BT_DS_8814B BIT(10) +#define BIT_MEM_SDIO_LS_8814B BIT(9) +#define BIT_MEM_SDIO_DS_8814B BIT(8) +#define BIT_MEM_USB_LS_8814B BIT(7) +#define BIT_MEM_USB_DS_8814B BIT(6) +#define BIT_MEM_PCI_LS_8814B BIT(5) +#define BIT_MEM_PCI_DS_8814B BIT(4) +#define BIT_MEM_WLMAC_LS_8814B BIT(3) +#define BIT_MEM_WLMAC_DS_8814B BIT(2) +#define BIT_MEM_WLMCU_LS_8814B BIT(1) +#define BIT_MEM_WLMCU_DS_8814B BIT(0) + +/* 2 REG_FW_DRV_HANDSHAKE_8814B */ + +#define BIT_SHIFT_FW_DRV_HANDSHAKE_8814B 0 +#define BIT_MASK_FW_DRV_HANDSHAKE_8814B 0xffffffffL +#define BIT_FW_DRV_HANDSHAKE_8814B(x) \ + (((x) & BIT_MASK_FW_DRV_HANDSHAKE_8814B) \ + << BIT_SHIFT_FW_DRV_HANDSHAKE_8814B) +#define BITS_FW_DRV_HANDSHAKE_8814B \ + (BIT_MASK_FW_DRV_HANDSHAKE_8814B << BIT_SHIFT_FW_DRV_HANDSHAKE_8814B) +#define BIT_CLEAR_FW_DRV_HANDSHAKE_8814B(x) \ + ((x) & (~BITS_FW_DRV_HANDSHAKE_8814B)) +#define BIT_GET_FW_DRV_HANDSHAKE_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DRV_HANDSHAKE_8814B) & \ + BIT_MASK_FW_DRV_HANDSHAKE_8814B) +#define BIT_SET_FW_DRV_HANDSHAKE_8814B(x, v) \ + (BIT_CLEAR_FW_DRV_HANDSHAKE_8814B(x) | BIT_FW_DRV_HANDSHAKE_8814B(v)) + +/* 2 REG_FW_DBG0_8814B */ + +#define BIT_SHIFT_FW_DBG0_8814B 0 +#define BIT_MASK_FW_DBG0_8814B 0xffffffffL +#define BIT_FW_DBG0_8814B(x) \ + (((x) & BIT_MASK_FW_DBG0_8814B) << BIT_SHIFT_FW_DBG0_8814B) +#define BITS_FW_DBG0_8814B (BIT_MASK_FW_DBG0_8814B << BIT_SHIFT_FW_DBG0_8814B) +#define BIT_CLEAR_FW_DBG0_8814B(x) ((x) & (~BITS_FW_DBG0_8814B)) +#define BIT_GET_FW_DBG0_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DBG0_8814B) & BIT_MASK_FW_DBG0_8814B) +#define BIT_SET_FW_DBG0_8814B(x, v) \ + (BIT_CLEAR_FW_DBG0_8814B(x) | BIT_FW_DBG0_8814B(v)) + +/* 2 REG_FW_DBG1_8814B */ + +#define BIT_SHIFT_FW_DBG1_8814B 0 +#define BIT_MASK_FW_DBG1_8814B 0xffffffffL +#define BIT_FW_DBG1_8814B(x) \ + (((x) & BIT_MASK_FW_DBG1_8814B) << BIT_SHIFT_FW_DBG1_8814B) +#define BITS_FW_DBG1_8814B (BIT_MASK_FW_DBG1_8814B << BIT_SHIFT_FW_DBG1_8814B) +#define BIT_CLEAR_FW_DBG1_8814B(x) ((x) & (~BITS_FW_DBG1_8814B)) +#define BIT_GET_FW_DBG1_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DBG1_8814B) & BIT_MASK_FW_DBG1_8814B) +#define BIT_SET_FW_DBG1_8814B(x, v) \ + (BIT_CLEAR_FW_DBG1_8814B(x) | BIT_FW_DBG1_8814B(v)) + +/* 2 REG_FW_DBG2_8814B */ + +#define BIT_SHIFT_FW_DBG2_8814B 0 +#define BIT_MASK_FW_DBG2_8814B 0xffffffffL +#define BIT_FW_DBG2_8814B(x) \ + (((x) & BIT_MASK_FW_DBG2_8814B) << BIT_SHIFT_FW_DBG2_8814B) +#define BITS_FW_DBG2_8814B (BIT_MASK_FW_DBG2_8814B << BIT_SHIFT_FW_DBG2_8814B) +#define BIT_CLEAR_FW_DBG2_8814B(x) ((x) & (~BITS_FW_DBG2_8814B)) +#define BIT_GET_FW_DBG2_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DBG2_8814B) & BIT_MASK_FW_DBG2_8814B) +#define BIT_SET_FW_DBG2_8814B(x, v) \ + (BIT_CLEAR_FW_DBG2_8814B(x) | BIT_FW_DBG2_8814B(v)) + +/* 2 REG_FW_DBG3_8814B */ + +#define BIT_SHIFT_FW_DBG3_8814B 0 +#define BIT_MASK_FW_DBG3_8814B 0xffffffffL +#define BIT_FW_DBG3_8814B(x) \ + (((x) & BIT_MASK_FW_DBG3_8814B) << BIT_SHIFT_FW_DBG3_8814B) +#define BITS_FW_DBG3_8814B (BIT_MASK_FW_DBG3_8814B << BIT_SHIFT_FW_DBG3_8814B) +#define BIT_CLEAR_FW_DBG3_8814B(x) ((x) & (~BITS_FW_DBG3_8814B)) +#define BIT_GET_FW_DBG3_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DBG3_8814B) & BIT_MASK_FW_DBG3_8814B) +#define BIT_SET_FW_DBG3_8814B(x, v) \ + (BIT_CLEAR_FW_DBG3_8814B(x) | BIT_FW_DBG3_8814B(v)) + +/* 2 REG_FW_DBG4_8814B */ + +#define BIT_SHIFT_FW_DBG4_8814B 0 +#define BIT_MASK_FW_DBG4_8814B 0xffffffffL +#define BIT_FW_DBG4_8814B(x) \ + (((x) & BIT_MASK_FW_DBG4_8814B) << BIT_SHIFT_FW_DBG4_8814B) +#define BITS_FW_DBG4_8814B (BIT_MASK_FW_DBG4_8814B << BIT_SHIFT_FW_DBG4_8814B) +#define BIT_CLEAR_FW_DBG4_8814B(x) ((x) & (~BITS_FW_DBG4_8814B)) +#define BIT_GET_FW_DBG4_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DBG4_8814B) & BIT_MASK_FW_DBG4_8814B) +#define BIT_SET_FW_DBG4_8814B(x, v) \ + (BIT_CLEAR_FW_DBG4_8814B(x) | BIT_FW_DBG4_8814B(v)) + +/* 2 REG_FW_DBG5_8814B */ + +#define BIT_SHIFT_FW_DBG5_8814B 0 +#define BIT_MASK_FW_DBG5_8814B 0xffffffffL +#define BIT_FW_DBG5_8814B(x) \ + (((x) & BIT_MASK_FW_DBG5_8814B) << BIT_SHIFT_FW_DBG5_8814B) +#define BITS_FW_DBG5_8814B (BIT_MASK_FW_DBG5_8814B << BIT_SHIFT_FW_DBG5_8814B) +#define BIT_CLEAR_FW_DBG5_8814B(x) ((x) & (~BITS_FW_DBG5_8814B)) +#define BIT_GET_FW_DBG5_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DBG5_8814B) & BIT_MASK_FW_DBG5_8814B) +#define BIT_SET_FW_DBG5_8814B(x, v) \ + (BIT_CLEAR_FW_DBG5_8814B(x) | BIT_FW_DBG5_8814B(v)) + +/* 2 REG_FW_DBG6_8814B */ + +#define BIT_SHIFT_FW_DBG6_8814B 0 +#define BIT_MASK_FW_DBG6_8814B 0xffffffffL +#define BIT_FW_DBG6_8814B(x) \ + (((x) & BIT_MASK_FW_DBG6_8814B) << BIT_SHIFT_FW_DBG6_8814B) +#define BITS_FW_DBG6_8814B (BIT_MASK_FW_DBG6_8814B << BIT_SHIFT_FW_DBG6_8814B) +#define BIT_CLEAR_FW_DBG6_8814B(x) ((x) & (~BITS_FW_DBG6_8814B)) +#define BIT_GET_FW_DBG6_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DBG6_8814B) & BIT_MASK_FW_DBG6_8814B) +#define BIT_SET_FW_DBG6_8814B(x, v) \ + (BIT_CLEAR_FW_DBG6_8814B(x) | BIT_FW_DBG6_8814B(v)) + +/* 2 REG_FW_DBG7_8814B */ + +#define BIT_SHIFT_FW_DBG7_8814B 0 +#define BIT_MASK_FW_DBG7_8814B 0xffffffffL +#define BIT_FW_DBG7_8814B(x) \ + (((x) & BIT_MASK_FW_DBG7_8814B) << BIT_SHIFT_FW_DBG7_8814B) +#define BITS_FW_DBG7_8814B (BIT_MASK_FW_DBG7_8814B << BIT_SHIFT_FW_DBG7_8814B) +#define BIT_CLEAR_FW_DBG7_8814B(x) ((x) & (~BITS_FW_DBG7_8814B)) +#define BIT_GET_FW_DBG7_8814B(x) \ + (((x) >> BIT_SHIFT_FW_DBG7_8814B) & BIT_MASK_FW_DBG7_8814B) +#define BIT_SET_FW_DBG7_8814B(x, v) \ + (BIT_CLEAR_FW_DBG7_8814B(x) | BIT_FW_DBG7_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_CR_8814B */ + +#define BIT_SHIFT_LBMODE_8814B 24 +#define BIT_MASK_LBMODE_8814B 0x1f +#define BIT_LBMODE_8814B(x) \ + (((x) & BIT_MASK_LBMODE_8814B) << BIT_SHIFT_LBMODE_8814B) +#define BITS_LBMODE_8814B (BIT_MASK_LBMODE_8814B << BIT_SHIFT_LBMODE_8814B) +#define BIT_CLEAR_LBMODE_8814B(x) ((x) & (~BITS_LBMODE_8814B)) +#define BIT_GET_LBMODE_8814B(x) \ + (((x) >> BIT_SHIFT_LBMODE_8814B) & BIT_MASK_LBMODE_8814B) +#define BIT_SET_LBMODE_8814B(x, v) \ + (BIT_CLEAR_LBMODE_8814B(x) | BIT_LBMODE_8814B(v)) + +#define BIT_SHIFT_NETYPE1_8814B 18 +#define BIT_MASK_NETYPE1_8814B 0x3 +#define BIT_NETYPE1_8814B(x) \ + (((x) & BIT_MASK_NETYPE1_8814B) << BIT_SHIFT_NETYPE1_8814B) +#define BITS_NETYPE1_8814B (BIT_MASK_NETYPE1_8814B << BIT_SHIFT_NETYPE1_8814B) +#define BIT_CLEAR_NETYPE1_8814B(x) ((x) & (~BITS_NETYPE1_8814B)) +#define BIT_GET_NETYPE1_8814B(x) \ + (((x) >> BIT_SHIFT_NETYPE1_8814B) & BIT_MASK_NETYPE1_8814B) +#define BIT_SET_NETYPE1_8814B(x, v) \ + (BIT_CLEAR_NETYPE1_8814B(x) | BIT_NETYPE1_8814B(v)) + +#define BIT_SHIFT_NETYPE0_8814B 16 +#define BIT_MASK_NETYPE0_8814B 0x3 +#define BIT_NETYPE0_8814B(x) \ + (((x) & BIT_MASK_NETYPE0_8814B) << BIT_SHIFT_NETYPE0_8814B) +#define BITS_NETYPE0_8814B (BIT_MASK_NETYPE0_8814B << BIT_SHIFT_NETYPE0_8814B) +#define BIT_CLEAR_NETYPE0_8814B(x) ((x) & (~BITS_NETYPE0_8814B)) +#define BIT_GET_NETYPE0_8814B(x) \ + (((x) >> BIT_SHIFT_NETYPE0_8814B) & BIT_MASK_NETYPE0_8814B) +#define BIT_SET_NETYPE0_8814B(x, v) \ + (BIT_CLEAR_NETYPE0_8814B(x) | BIT_NETYPE0_8814B(v)) + +#define BIT_COUNTER_STS_EN_8814B BIT(13) +#define BIT_I2C_MAILBOX_EN_8814B BIT(12) +#define BIT_SHCUT_EN_8814B BIT(11) +#define BIT_32K_CAL_TMR_EN_8814B BIT(10) +#define BIT_MAC_SEC_EN_8814B BIT(9) +#define BIT_ENSWBCN_8814B BIT(8) +#define BIT_MACRXEN_8814B BIT(7) +#define BIT_MACTXEN_8814B BIT(6) +#define BIT_SCHEDULE_EN_8814B BIT(5) +#define BIT_PROTOCOL_EN_8814B BIT(4) +#define BIT_RXDMA_EN_8814B BIT(3) +#define BIT_TXDMA_EN_8814B BIT(2) +#define BIT_HCI_RXDMA_EN_8814B BIT(1) +#define BIT_HCI_TXDMA_EN_8814B BIT(0) + +/* 2 REG_PG_SIZE_8814B */ + +#define BIT_SHIFT_DBG_FIFO_SEL_8814B 16 +#define BIT_MASK_DBG_FIFO_SEL_8814B 0xff +#define BIT_DBG_FIFO_SEL_8814B(x) \ + (((x) & BIT_MASK_DBG_FIFO_SEL_8814B) << BIT_SHIFT_DBG_FIFO_SEL_8814B) +#define BITS_DBG_FIFO_SEL_8814B \ + (BIT_MASK_DBG_FIFO_SEL_8814B << BIT_SHIFT_DBG_FIFO_SEL_8814B) +#define BIT_CLEAR_DBG_FIFO_SEL_8814B(x) ((x) & (~BITS_DBG_FIFO_SEL_8814B)) +#define BIT_GET_DBG_FIFO_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_DBG_FIFO_SEL_8814B) & BIT_MASK_DBG_FIFO_SEL_8814B) +#define BIT_SET_DBG_FIFO_SEL_8814B(x, v) \ + (BIT_CLEAR_DBG_FIFO_SEL_8814B(x) | BIT_DBG_FIFO_SEL_8814B(v)) + +/* 2 REG_PKT_BUFF_ACCESS_CTRL_8814B */ + +#define BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8814B 0 +#define BIT_MASK_PKT_BUFF_ACCESS_CTRL_8814B 0xff +#define BIT_PKT_BUFF_ACCESS_CTRL_8814B(x) \ + (((x) & BIT_MASK_PKT_BUFF_ACCESS_CTRL_8814B) \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8814B) +#define BITS_PKT_BUFF_ACCESS_CTRL_8814B \ + (BIT_MASK_PKT_BUFF_ACCESS_CTRL_8814B \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8814B) +#define BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8814B(x) \ + ((x) & (~BITS_PKT_BUFF_ACCESS_CTRL_8814B)) +#define BIT_GET_PKT_BUFF_ACCESS_CTRL_8814B(x) \ + (((x) >> BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8814B) & \ + BIT_MASK_PKT_BUFF_ACCESS_CTRL_8814B) +#define BIT_SET_PKT_BUFF_ACCESS_CTRL_8814B(x, v) \ + (BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8814B(x) | \ + BIT_PKT_BUFF_ACCESS_CTRL_8814B(v)) + +/* 2 REG_TSF_CLK_STATE_8814B */ +#define BIT_TSF_CLK_STABLE_8814B BIT(15) + +/* 2 REG_TXDMA_PQ_MAP_8814B */ + +#define BIT_SHIFT_TXDMA_H2C_MAP_8814B 16 +#define BIT_MASK_TXDMA_H2C_MAP_8814B 0x3 +#define BIT_TXDMA_H2C_MAP_8814B(x) \ + (((x) & BIT_MASK_TXDMA_H2C_MAP_8814B) << BIT_SHIFT_TXDMA_H2C_MAP_8814B) +#define BITS_TXDMA_H2C_MAP_8814B \ + (BIT_MASK_TXDMA_H2C_MAP_8814B << BIT_SHIFT_TXDMA_H2C_MAP_8814B) +#define BIT_CLEAR_TXDMA_H2C_MAP_8814B(x) ((x) & (~BITS_TXDMA_H2C_MAP_8814B)) +#define BIT_GET_TXDMA_H2C_MAP_8814B(x) \ + (((x) >> BIT_SHIFT_TXDMA_H2C_MAP_8814B) & BIT_MASK_TXDMA_H2C_MAP_8814B) +#define BIT_SET_TXDMA_H2C_MAP_8814B(x, v) \ + (BIT_CLEAR_TXDMA_H2C_MAP_8814B(x) | BIT_TXDMA_H2C_MAP_8814B(v)) + +#define BIT_SHIFT_TXDMA_HIQ_MAP_8814B 14 +#define BIT_MASK_TXDMA_HIQ_MAP_8814B 0x3 +#define BIT_TXDMA_HIQ_MAP_8814B(x) \ + (((x) & BIT_MASK_TXDMA_HIQ_MAP_8814B) << BIT_SHIFT_TXDMA_HIQ_MAP_8814B) +#define BITS_TXDMA_HIQ_MAP_8814B \ + (BIT_MASK_TXDMA_HIQ_MAP_8814B << BIT_SHIFT_TXDMA_HIQ_MAP_8814B) +#define BIT_CLEAR_TXDMA_HIQ_MAP_8814B(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8814B)) +#define BIT_GET_TXDMA_HIQ_MAP_8814B(x) \ + (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8814B) & BIT_MASK_TXDMA_HIQ_MAP_8814B) +#define BIT_SET_TXDMA_HIQ_MAP_8814B(x, v) \ + (BIT_CLEAR_TXDMA_HIQ_MAP_8814B(x) | BIT_TXDMA_HIQ_MAP_8814B(v)) + +#define BIT_SHIFT_TXDMA_MGQ_MAP_8814B 12 +#define BIT_MASK_TXDMA_MGQ_MAP_8814B 0x3 +#define BIT_TXDMA_MGQ_MAP_8814B(x) \ + (((x) & BIT_MASK_TXDMA_MGQ_MAP_8814B) << BIT_SHIFT_TXDMA_MGQ_MAP_8814B) +#define BITS_TXDMA_MGQ_MAP_8814B \ + (BIT_MASK_TXDMA_MGQ_MAP_8814B << BIT_SHIFT_TXDMA_MGQ_MAP_8814B) +#define BIT_CLEAR_TXDMA_MGQ_MAP_8814B(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8814B)) +#define BIT_GET_TXDMA_MGQ_MAP_8814B(x) \ + (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8814B) & BIT_MASK_TXDMA_MGQ_MAP_8814B) +#define BIT_SET_TXDMA_MGQ_MAP_8814B(x, v) \ + (BIT_CLEAR_TXDMA_MGQ_MAP_8814B(x) | BIT_TXDMA_MGQ_MAP_8814B(v)) + +#define BIT_SHIFT_TXDMA_BKQ_MAP_8814B 10 +#define BIT_MASK_TXDMA_BKQ_MAP_8814B 0x3 +#define BIT_TXDMA_BKQ_MAP_8814B(x) \ + (((x) & BIT_MASK_TXDMA_BKQ_MAP_8814B) << BIT_SHIFT_TXDMA_BKQ_MAP_8814B) +#define BITS_TXDMA_BKQ_MAP_8814B \ + (BIT_MASK_TXDMA_BKQ_MAP_8814B << BIT_SHIFT_TXDMA_BKQ_MAP_8814B) +#define BIT_CLEAR_TXDMA_BKQ_MAP_8814B(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8814B)) +#define BIT_GET_TXDMA_BKQ_MAP_8814B(x) \ + (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8814B) & BIT_MASK_TXDMA_BKQ_MAP_8814B) +#define BIT_SET_TXDMA_BKQ_MAP_8814B(x, v) \ + (BIT_CLEAR_TXDMA_BKQ_MAP_8814B(x) | BIT_TXDMA_BKQ_MAP_8814B(v)) + +#define BIT_SHIFT_TXDMA_BEQ_MAP_8814B 8 +#define BIT_MASK_TXDMA_BEQ_MAP_8814B 0x3 +#define BIT_TXDMA_BEQ_MAP_8814B(x) \ + (((x) & BIT_MASK_TXDMA_BEQ_MAP_8814B) << BIT_SHIFT_TXDMA_BEQ_MAP_8814B) +#define BITS_TXDMA_BEQ_MAP_8814B \ + (BIT_MASK_TXDMA_BEQ_MAP_8814B << BIT_SHIFT_TXDMA_BEQ_MAP_8814B) +#define BIT_CLEAR_TXDMA_BEQ_MAP_8814B(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8814B)) +#define BIT_GET_TXDMA_BEQ_MAP_8814B(x) \ + (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8814B) & BIT_MASK_TXDMA_BEQ_MAP_8814B) +#define BIT_SET_TXDMA_BEQ_MAP_8814B(x, v) \ + (BIT_CLEAR_TXDMA_BEQ_MAP_8814B(x) | BIT_TXDMA_BEQ_MAP_8814B(v)) + +#define BIT_SHIFT_TXDMA_VIQ_MAP_8814B 6 +#define BIT_MASK_TXDMA_VIQ_MAP_8814B 0x3 +#define BIT_TXDMA_VIQ_MAP_8814B(x) \ + (((x) & BIT_MASK_TXDMA_VIQ_MAP_8814B) << BIT_SHIFT_TXDMA_VIQ_MAP_8814B) +#define BITS_TXDMA_VIQ_MAP_8814B \ + (BIT_MASK_TXDMA_VIQ_MAP_8814B << BIT_SHIFT_TXDMA_VIQ_MAP_8814B) +#define BIT_CLEAR_TXDMA_VIQ_MAP_8814B(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8814B)) +#define BIT_GET_TXDMA_VIQ_MAP_8814B(x) \ + (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8814B) & BIT_MASK_TXDMA_VIQ_MAP_8814B) +#define BIT_SET_TXDMA_VIQ_MAP_8814B(x, v) \ + (BIT_CLEAR_TXDMA_VIQ_MAP_8814B(x) | BIT_TXDMA_VIQ_MAP_8814B(v)) + +#define BIT_SHIFT_TXDMA_VOQ_MAP_8814B 4 +#define BIT_MASK_TXDMA_VOQ_MAP_8814B 0x3 +#define BIT_TXDMA_VOQ_MAP_8814B(x) \ + (((x) & BIT_MASK_TXDMA_VOQ_MAP_8814B) << BIT_SHIFT_TXDMA_VOQ_MAP_8814B) +#define BITS_TXDMA_VOQ_MAP_8814B \ + (BIT_MASK_TXDMA_VOQ_MAP_8814B << BIT_SHIFT_TXDMA_VOQ_MAP_8814B) +#define BIT_CLEAR_TXDMA_VOQ_MAP_8814B(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8814B)) +#define BIT_GET_TXDMA_VOQ_MAP_8814B(x) \ + (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8814B) & BIT_MASK_TXDMA_VOQ_MAP_8814B) +#define BIT_SET_TXDMA_VOQ_MAP_8814B(x, v) \ + (BIT_CLEAR_TXDMA_VOQ_MAP_8814B(x) | BIT_TXDMA_VOQ_MAP_8814B(v)) + +#define BIT_RXDMA_AGG_EN_8814B BIT(2) +#define BIT_RXSHFT_EN_8814B BIT(1) +#define BIT_RXDMA_ARBBW_EN_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_TRXFF_BNDY_8814B */ + +#define BIT_SHIFT_FWFFOVFL_RSV_8814B 16 +#define BIT_MASK_FWFFOVFL_RSV_8814B 0xf +#define BIT_FWFFOVFL_RSV_8814B(x) \ + (((x) & BIT_MASK_FWFFOVFL_RSV_8814B) << BIT_SHIFT_FWFFOVFL_RSV_8814B) +#define BITS_FWFFOVFL_RSV_8814B \ + (BIT_MASK_FWFFOVFL_RSV_8814B << BIT_SHIFT_FWFFOVFL_RSV_8814B) +#define BIT_CLEAR_FWFFOVFL_RSV_8814B(x) ((x) & (~BITS_FWFFOVFL_RSV_8814B)) +#define BIT_GET_FWFFOVFL_RSV_8814B(x) \ + (((x) >> BIT_SHIFT_FWFFOVFL_RSV_8814B) & BIT_MASK_FWFFOVFL_RSV_8814B) +#define BIT_SET_FWFFOVFL_RSV_8814B(x, v) \ + (BIT_CLEAR_FWFFOVFL_RSV_8814B(x) | BIT_FWFFOVFL_RSV_8814B(v)) + +#define BIT_SHIFT_RXFFOVFL_RSV_V2_8814B 8 +#define BIT_MASK_RXFFOVFL_RSV_V2_8814B 0xf +#define BIT_RXFFOVFL_RSV_V2_8814B(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV_V2_8814B) \ + << BIT_SHIFT_RXFFOVFL_RSV_V2_8814B) +#define BITS_RXFFOVFL_RSV_V2_8814B \ + (BIT_MASK_RXFFOVFL_RSV_V2_8814B << BIT_SHIFT_RXFFOVFL_RSV_V2_8814B) +#define BIT_CLEAR_RXFFOVFL_RSV_V2_8814B(x) ((x) & (~BITS_RXFFOVFL_RSV_V2_8814B)) +#define BIT_GET_RXFFOVFL_RSV_V2_8814B(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2_8814B) & \ + BIT_MASK_RXFFOVFL_RSV_V2_8814B) +#define BIT_SET_RXFFOVFL_RSV_V2_8814B(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV_V2_8814B(x) | BIT_RXFFOVFL_RSV_V2_8814B(v)) + +/* 2 REG_PTA_I2C_MBOX_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_I2C_M_STATUS_8814B 8 +#define BIT_MASK_I2C_M_STATUS_8814B 0xf +#define BIT_I2C_M_STATUS_8814B(x) \ + (((x) & BIT_MASK_I2C_M_STATUS_8814B) << BIT_SHIFT_I2C_M_STATUS_8814B) +#define BITS_I2C_M_STATUS_8814B \ + (BIT_MASK_I2C_M_STATUS_8814B << BIT_SHIFT_I2C_M_STATUS_8814B) +#define BIT_CLEAR_I2C_M_STATUS_8814B(x) ((x) & (~BITS_I2C_M_STATUS_8814B)) +#define BIT_GET_I2C_M_STATUS_8814B(x) \ + (((x) >> BIT_SHIFT_I2C_M_STATUS_8814B) & BIT_MASK_I2C_M_STATUS_8814B) +#define BIT_SET_I2C_M_STATUS_8814B(x, v) \ + (BIT_CLEAR_I2C_M_STATUS_8814B(x) | BIT_I2C_M_STATUS_8814B(v)) + +#define BIT_SHIFT_I2C_M_BUS_GNT_FW_8814B 4 +#define BIT_MASK_I2C_M_BUS_GNT_FW_8814B 0x7 +#define BIT_I2C_M_BUS_GNT_FW_8814B(x) \ + (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8814B) \ + << BIT_SHIFT_I2C_M_BUS_GNT_FW_8814B) +#define BITS_I2C_M_BUS_GNT_FW_8814B \ + (BIT_MASK_I2C_M_BUS_GNT_FW_8814B << BIT_SHIFT_I2C_M_BUS_GNT_FW_8814B) +#define BIT_CLEAR_I2C_M_BUS_GNT_FW_8814B(x) \ + ((x) & (~BITS_I2C_M_BUS_GNT_FW_8814B)) +#define BIT_GET_I2C_M_BUS_GNT_FW_8814B(x) \ + (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8814B) & \ + BIT_MASK_I2C_M_BUS_GNT_FW_8814B) +#define BIT_SET_I2C_M_BUS_GNT_FW_8814B(x, v) \ + (BIT_CLEAR_I2C_M_BUS_GNT_FW_8814B(x) | BIT_I2C_M_BUS_GNT_FW_8814B(v)) + +#define BIT_I2C_M_GNT_FW_8814B BIT(3) + +#define BIT_SHIFT_I2C_M_SPEED_8814B 1 +#define BIT_MASK_I2C_M_SPEED_8814B 0x3 +#define BIT_I2C_M_SPEED_8814B(x) \ + (((x) & BIT_MASK_I2C_M_SPEED_8814B) << BIT_SHIFT_I2C_M_SPEED_8814B) +#define BITS_I2C_M_SPEED_8814B \ + (BIT_MASK_I2C_M_SPEED_8814B << BIT_SHIFT_I2C_M_SPEED_8814B) +#define BIT_CLEAR_I2C_M_SPEED_8814B(x) ((x) & (~BITS_I2C_M_SPEED_8814B)) +#define BIT_GET_I2C_M_SPEED_8814B(x) \ + (((x) >> BIT_SHIFT_I2C_M_SPEED_8814B) & BIT_MASK_I2C_M_SPEED_8814B) +#define BIT_SET_I2C_M_SPEED_8814B(x, v) \ + (BIT_CLEAR_I2C_M_SPEED_8814B(x) | BIT_I2C_M_SPEED_8814B(v)) + +#define BIT_I2C_M_UNLOCK_8814B BIT(0) + +/* 2 REG_RXFF_BNDY_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_RXFF0_BNDY_V2_8814B 0 +#define BIT_MASK_RXFF0_BNDY_V2_8814B 0x3ffff +#define BIT_RXFF0_BNDY_V2_8814B(x) \ + (((x) & BIT_MASK_RXFF0_BNDY_V2_8814B) << BIT_SHIFT_RXFF0_BNDY_V2_8814B) +#define BITS_RXFF0_BNDY_V2_8814B \ + (BIT_MASK_RXFF0_BNDY_V2_8814B << BIT_SHIFT_RXFF0_BNDY_V2_8814B) +#define BIT_CLEAR_RXFF0_BNDY_V2_8814B(x) ((x) & (~BITS_RXFF0_BNDY_V2_8814B)) +#define BIT_GET_RXFF0_BNDY_V2_8814B(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY_V2_8814B) & BIT_MASK_RXFF0_BNDY_V2_8814B) +#define BIT_SET_RXFF0_BNDY_V2_8814B(x, v) \ + (BIT_CLEAR_RXFF0_BNDY_V2_8814B(x) | BIT_RXFF0_BNDY_V2_8814B(v)) + +/* 2 REG_FE1IMR_8814B */ +#define BIT_CPUMGQ_DROP_BY_HOLD_TIME_INT_EN_8814B BIT(31) +#define BIT_FWFF_FULL_INT_EN_8814B BIT(30) +#define BIT_BB_STOP_RX_INT_EN_8814B BIT(29) +#define BIT_FS_RXDMA2_DONE_INT_EN_8814B BIT(28) +#define BIT_FS_RXDONE3_INT_EN_8814B BIT(27) +#define BIT_FS_RXDONE2_INT_EN_8814B BIT(26) +#define BIT_FS_RX_BCN_P4_INT_EN_8814B BIT(25) +#define BIT_FS_RX_BCN_P3_INT_EN_8814B BIT(24) +#define BIT_FS_RX_BCN_P2_INT_EN_8814B BIT(23) +#define BIT_FS_RX_BCN_P1_INT_EN_8814B BIT(22) +#define BIT_FS_RX_BCN_P0_INT_EN_8814B BIT(21) +#define BIT_FS_RX_UMD0_INT_EN_8814B BIT(20) +#define BIT_FS_RX_UMD1_INT_EN_8814B BIT(19) +#define BIT_FS_RX_BMD0_INT_EN_8814B BIT(18) +#define BIT_FS_RX_BMD1_INT_EN_8814B BIT(17) +#define BIT_FS_RXDONE_INT_EN_8814B BIT(16) +#define BIT_FS_WWLAN_INT_EN_8814B BIT(15) +#define BIT_FS_SOUND_DONE_INT_EN_8814B BIT(14) +#define BIT_FS_TRL_MTR_INT_EN_8814B BIT(12) +#define BIT_FS_BF1_PRETO_INT_EN_8814B BIT(11) +#define BIT_FS_BF0_PRETO_INT_EN_8814B BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8814B BIT(9) +#define BIT_PRETX_ERRHLD_INT_EN_8814B BIT(8) +#define BIT_FS_GTRD_INT_EN_8814B BIT(7) +#define BIT_FS_LTE_COEX_EN_8814B BIT(6) +#define BIT_FS_WLACTOFF_INT_EN_8814B BIT(5) +#define BIT_FS_WLACTON_INT_EN_8814B BIT(4) +#define BIT_FS_BTCMD_INT_EN_8814B BIT(3) +#define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8814B BIT(2) +#define BIT_FS_TRPC_TO_INT_EN_V1_8814B BIT(1) +#define BIT_FS_RPC_O_T_INT_EN_V1_8814B BIT(0) + +/* 2 REG_FE1ISR_8814B */ +#define BIT_CPUMGQ_DROP_BY_HOLD_TIME_INT_8814B BIT(31) +#define BIT_FWFF_FULL_INT_8814B BIT(30) +#define BIT_BB_STOP_RX_INT_8814B BIT(29) +#define BIT_FS_RXDMA2_DONE_INT_8814B BIT(28) +#define BIT_FS_RXDONE3_INT_INT_8814B BIT(27) +#define BIT_FS_RXDONE2_INT_8814B BIT(26) +#define BIT_FS_RX_BCN_P4_INT_8814B BIT(25) +#define BIT_FS_RX_BCN_P3_INT_8814B BIT(24) +#define BIT_FS_RX_BCN_P2_INT_8814B BIT(23) +#define BIT_FS_RX_BCN_P1_INT_8814B BIT(22) +#define BIT_FS_RX_BCN_P0_INT_8814B BIT(21) +#define BIT_FS_RX_UMD0_INT_8814B BIT(20) +#define BIT_FS_RX_UMD1_INT_8814B BIT(19) +#define BIT_FS_RX_BMD0_INT_8814B BIT(18) +#define BIT_FS_RX_BMD1_INT_8814B BIT(17) +#define BIT_FS_RXDONE_INT_8814B BIT(16) +#define BIT_FS_WWLAN_INT_8814B BIT(15) +#define BIT_FS_SOUND_DONE_INT_8814B BIT(14) +#define BIT_FS_TRL_MTR_INT_8814B BIT(12) +#define BIT_FS_BF1_PRETO_INT_8814B BIT(11) +#define BIT_FS_BF0_PRETO_INT_8814B BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_8814B BIT(9) +#define BIT_PRETX_ERRHLD_INT_8814B BIT(8) +#define BIT_SND_RDY_INT_8814B BIT(7) +#define BIT_FS_LTE_COEX_INT_8814B BIT(6) +#define BIT_FS_WLACTOFF_INT_8814B BIT(5) +#define BIT_FS_WLACTON_INT_8814B BIT(4) +#define BIT_BT_CMD_INT_8814B BIT(3) +#define BIT_FS_MAILBOX_TO_I2C_INT_8814B BIT(2) +#define BIT_FS_TRPC_TO_INT_8814B BIT(1) +#define BIT_FS_RPC_O_T_INT_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_CPWM_8814B */ +#define BIT_CPWM_TOGGLING_8814B BIT(31) + +#define BIT_SHIFT_CPWM_MOD_8814B 24 +#define BIT_MASK_CPWM_MOD_8814B 0x7f +#define BIT_CPWM_MOD_8814B(x) \ + (((x) & BIT_MASK_CPWM_MOD_8814B) << BIT_SHIFT_CPWM_MOD_8814B) +#define BITS_CPWM_MOD_8814B \ + (BIT_MASK_CPWM_MOD_8814B << BIT_SHIFT_CPWM_MOD_8814B) +#define BIT_CLEAR_CPWM_MOD_8814B(x) ((x) & (~BITS_CPWM_MOD_8814B)) +#define BIT_GET_CPWM_MOD_8814B(x) \ + (((x) >> BIT_SHIFT_CPWM_MOD_8814B) & BIT_MASK_CPWM_MOD_8814B) +#define BIT_SET_CPWM_MOD_8814B(x, v) \ + (BIT_CLEAR_CPWM_MOD_8814B(x) | BIT_CPWM_MOD_8814B(v)) + +/* 2 REG_FWIMR_8814B */ +#define BIT_FS_TXBCNOK_MB7_INT_EN_8814B BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_EN_8814B BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_EN_8814B BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_EN_8814B BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_EN_8814B BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_EN_8814B BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_EN_8814B BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_EN_8814B BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_EN_8814B BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_EN_8814B BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_EN_8814B BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_EN_8814B BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_EN_8814B BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_EN_8814B BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_EN_8814B BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_EN_8814B BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_EN_8814B BIT(15) +#define BIT_SIFS_OVERSPEC_INT_EN_8814B BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN_8814B BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_EN_8814B BIT(12) +#define BIT_FS_CPUMGQ_ERR_INT_EN_8814B BIT(11) +#define BIT_FS_DDMA0_LP_INT_EN_8814B BIT(9) +#define BIT_FS_DDMA0_HP_INT_EN_8814B BIT(8) +#define BIT_FS_TRXRPT_INT_EN_8814B BIT(7) +#define BIT_FS_C2H_W_READY_INT_EN_8814B BIT(6) +#define BIT_FS_HRCV_INT_EN_8814B BIT(5) +#define BIT_FS_H2CCMD_INT_EN_8814B BIT(4) +#define BIT_FS_TXPKTIN_INT_EN_8814B BIT(3) +#define BIT_FS_ERRORHDL_INT_EN_8814B BIT(2) +#define BIT_FS_TXCCX_INT_EN_8814B BIT(1) +#define BIT_FS_TXCLOSE_INT_EN_8814B BIT(0) + +/* 2 REG_FWISR_8814B */ +#define BIT_FS_TXBCNOK_MB7_INT_8814B BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_8814B BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_8814B BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_8814B BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_8814B BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_8814B BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_8814B BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_8814B BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_8814B BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_8814B BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_8814B BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_8814B BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_8814B BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_8814B BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_8814B BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_8814B BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_8814B BIT(15) +#define BIT_SIFS_OVERSPEC_INT_8814B BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_8814B BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_8814B BIT(12) +#define BIT_FS_CPUMGQ_ERR_INT_8814B BIT(11) +#define BIT_FWCMD_PKTIN_INT_8814B BIT(10) +#define BIT_FS_DDMA0_LP_INT_8814B BIT(9) +#define BIT_FS_DDMA0_HP_INT_8814B BIT(8) +#define BIT_FS_TRXRPT_INT_8814B BIT(7) +#define BIT_FS_C2H_W_READY_INT_8814B BIT(6) +#define BIT_FS_HRCV_INT_8814B BIT(5) +#define BIT_FS_H2CCMD_INT_8814B BIT(4) +#define BIT_FS_TXPKTIN_INT_8814B BIT(3) +#define BIT_FS_ERRORHDL_INT_8814B BIT(2) +#define BIT_FS_TXCCX_INT_8814B BIT(1) +#define BIT_FS_TXCLOSE_INT_8814B BIT(0) + +/* 2 REG_FTIMR_8814B */ +#define BIT_PS_TIMER_C_EARLY_INT_EN_8814B BIT(23) +#define BIT_PS_TIMER_B_EARLY_INT_EN_8814B BIT(22) +#define BIT_PS_TIMER_A_EARLY_INT_EN_8814B BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN_8814B BIT(20) +#define BIT_PS_TIMER_C_INT_EN_8814B BIT(19) +#define BIT_PS_TIMER_B_INT_EN_8814B BIT(18) +#define BIT_PS_TIMER_A_INT_EN_8814B BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_EN_8814B BIT(16) +#define BIT_FS_PS_TIMEOUT2_EN_8814B BIT(15) +#define BIT_FS_PS_TIMEOUT1_EN_8814B BIT(14) +#define BIT_FS_PS_TIMEOUT0_EN_8814B BIT(13) +#define BIT_FS_GTINT12_EN_8814B BIT(12) +#define BIT_FS_GTINT11_EN_8814B BIT(11) +#define BIT_FS_GTINT10_EN_8814B BIT(10) +#define BIT_FS_GTINT9_EN_8814B BIT(9) +#define BIT_FS_GTINT8_EN_8814B BIT(8) +#define BIT_FS_GTINT7_EN_8814B BIT(7) +#define BIT_FS_GTINT6_EN_8814B BIT(6) +#define BIT_FS_GTINT5_EN_8814B BIT(5) +#define BIT_FS_GTINT4_EN_8814B BIT(4) +#define BIT_FS_GTINT3_EN_8814B BIT(3) +#define BIT_FS_GTINT2_EN_8814B BIT(2) +#define BIT_FS_GTINT1_EN_8814B BIT(1) +#define BIT_FS_GTINT0_EN_8814B BIT(0) + +/* 2 REG_FTISR_8814B */ +#define BIT_PS_TIMER_5_EARLY__INT_8814B BIT(26) +#define BIT_PS_TIMER_4_EARLY__INT_8814B BIT(25) +#define BIT_PS_TIMER_3_EARLY__INT_8814B BIT(24) +#define BIT_PS_TIMER_2_EARLY__INT_8814B BIT(23) +#define BIT_PS_TIMER_1_EARLY__INT_8814B BIT(22) +#define BIT_PS_TIMER_0_EARLY__INT_8814B BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_8814B BIT(20) +#define BIT_PS_TIMER_5_INT_8814B BIT(19) +#define BIT_PS_TIMER_4_INT_8814B BIT(18) +#define BIT_PS_TIMER_3_INT_8814B BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_8814B BIT(16) +#define BIT_PS_TIMER_2_INT_8814B BIT(15) +#define BIT_PS_TIMER_1_INT_8814B BIT(14) +#define BIT_PS_TIMER_0_INT_8814B BIT(13) +#define BIT_FS_GTINT12_INT_8814B BIT(12) +#define BIT_FS_GTINT11_INT_8814B BIT(11) +#define BIT_FS_GTINT10_INT_8814B BIT(10) +#define BIT_FS_GTINT9_INT_8814B BIT(9) +#define BIT_FS_GTINT8_INT_8814B BIT(8) +#define BIT_FS_GTINT7_INT_8814B BIT(7) +#define BIT_FS_GTINT6_INT_8814B BIT(6) +#define BIT_FS_GTINT5_INT_8814B BIT(5) +#define BIT_FS_GTINT4_INT_8814B BIT(4) +#define BIT_FS_GTINT3_INT_8814B BIT(3) +#define BIT_FS_GTINT2_INT_8814B BIT(2) +#define BIT_FS_GTINT1_INT_8814B BIT(1) +#define BIT_FS_GTINT0_INT_8814B BIT(0) + +/* 2 REG_PKTBUF_DBG_CTRL_8814B */ + +#define BIT_SHIFT_PKTBUF_WRITE_EN_8814B 24 +#define BIT_MASK_PKTBUF_WRITE_EN_8814B 0xff +#define BIT_PKTBUF_WRITE_EN_8814B(x) \ + (((x) & BIT_MASK_PKTBUF_WRITE_EN_8814B) \ + << BIT_SHIFT_PKTBUF_WRITE_EN_8814B) +#define BITS_PKTBUF_WRITE_EN_8814B \ + (BIT_MASK_PKTBUF_WRITE_EN_8814B << BIT_SHIFT_PKTBUF_WRITE_EN_8814B) +#define BIT_CLEAR_PKTBUF_WRITE_EN_8814B(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8814B)) +#define BIT_GET_PKTBUF_WRITE_EN_8814B(x) \ + (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8814B) & \ + BIT_MASK_PKTBUF_WRITE_EN_8814B) +#define BIT_SET_PKTBUF_WRITE_EN_8814B(x, v) \ + (BIT_CLEAR_PKTBUF_WRITE_EN_8814B(x) | BIT_PKTBUF_WRITE_EN_8814B(v)) + +#define BIT_TXRPTBUF_DBG_8814B BIT(23) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_TXPKTBUF_DBG_V2_8814B BIT(20) +#define BIT_RXPKTBUF_DBG_8814B BIT(16) + +#define BIT_SHIFT_PKTBUF_DBG_ADDR_8814B 0 +#define BIT_MASK_PKTBUF_DBG_ADDR_8814B 0x1fff +#define BIT_PKTBUF_DBG_ADDR_8814B(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_ADDR_8814B) \ + << BIT_SHIFT_PKTBUF_DBG_ADDR_8814B) +#define BITS_PKTBUF_DBG_ADDR_8814B \ + (BIT_MASK_PKTBUF_DBG_ADDR_8814B << BIT_SHIFT_PKTBUF_DBG_ADDR_8814B) +#define BIT_CLEAR_PKTBUF_DBG_ADDR_8814B(x) ((x) & (~BITS_PKTBUF_DBG_ADDR_8814B)) +#define BIT_GET_PKTBUF_DBG_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR_8814B) & \ + BIT_MASK_PKTBUF_DBG_ADDR_8814B) +#define BIT_SET_PKTBUF_DBG_ADDR_8814B(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_ADDR_8814B(x) | BIT_PKTBUF_DBG_ADDR_8814B(v)) + +/* 2 REG_PKTBUF_DBG_DATA_L_8814B */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_L_8814B 0 +#define BIT_MASK_PKTBUF_DBG_DATA_L_8814B 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_L_8814B(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8814B) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_L_8814B) +#define BITS_PKTBUF_DBG_DATA_L_8814B \ + (BIT_MASK_PKTBUF_DBG_DATA_L_8814B << BIT_SHIFT_PKTBUF_DBG_DATA_L_8814B) +#define BIT_CLEAR_PKTBUF_DBG_DATA_L_8814B(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_L_8814B)) +#define BIT_GET_PKTBUF_DBG_DATA_L_8814B(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8814B) & \ + BIT_MASK_PKTBUF_DBG_DATA_L_8814B) +#define BIT_SET_PKTBUF_DBG_DATA_L_8814B(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_L_8814B(x) | BIT_PKTBUF_DBG_DATA_L_8814B(v)) + +/* 2 REG_PKTBUF_DBG_DATA_H_8814B */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_H_8814B 0 +#define BIT_MASK_PKTBUF_DBG_DATA_H_8814B 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_H_8814B(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8814B) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_H_8814B) +#define BITS_PKTBUF_DBG_DATA_H_8814B \ + (BIT_MASK_PKTBUF_DBG_DATA_H_8814B << BIT_SHIFT_PKTBUF_DBG_DATA_H_8814B) +#define BIT_CLEAR_PKTBUF_DBG_DATA_H_8814B(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_H_8814B)) +#define BIT_GET_PKTBUF_DBG_DATA_H_8814B(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8814B) & \ + BIT_MASK_PKTBUF_DBG_DATA_H_8814B) +#define BIT_SET_PKTBUF_DBG_DATA_H_8814B(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_H_8814B(x) | BIT_PKTBUF_DBG_DATA_H_8814B(v)) + +/* 2 REG_CPWM2_8814B */ + +#define BIT_SHIFT_L0S_TO_RCVY_NUM_8814B 16 +#define BIT_MASK_L0S_TO_RCVY_NUM_8814B 0xff +#define BIT_L0S_TO_RCVY_NUM_8814B(x) \ + (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8814B) \ + << BIT_SHIFT_L0S_TO_RCVY_NUM_8814B) +#define BITS_L0S_TO_RCVY_NUM_8814B \ + (BIT_MASK_L0S_TO_RCVY_NUM_8814B << BIT_SHIFT_L0S_TO_RCVY_NUM_8814B) +#define BIT_CLEAR_L0S_TO_RCVY_NUM_8814B(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8814B)) +#define BIT_GET_L0S_TO_RCVY_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8814B) & \ + BIT_MASK_L0S_TO_RCVY_NUM_8814B) +#define BIT_SET_L0S_TO_RCVY_NUM_8814B(x, v) \ + (BIT_CLEAR_L0S_TO_RCVY_NUM_8814B(x) | BIT_L0S_TO_RCVY_NUM_8814B(v)) + +#define BIT_CPWM2_TOGGLING_8814B BIT(15) + +#define BIT_SHIFT_CPWM2_MOD_8814B 0 +#define BIT_MASK_CPWM2_MOD_8814B 0x7fff +#define BIT_CPWM2_MOD_8814B(x) \ + (((x) & BIT_MASK_CPWM2_MOD_8814B) << BIT_SHIFT_CPWM2_MOD_8814B) +#define BITS_CPWM2_MOD_8814B \ + (BIT_MASK_CPWM2_MOD_8814B << BIT_SHIFT_CPWM2_MOD_8814B) +#define BIT_CLEAR_CPWM2_MOD_8814B(x) ((x) & (~BITS_CPWM2_MOD_8814B)) +#define BIT_GET_CPWM2_MOD_8814B(x) \ + (((x) >> BIT_SHIFT_CPWM2_MOD_8814B) & BIT_MASK_CPWM2_MOD_8814B) +#define BIT_SET_CPWM2_MOD_8814B(x, v) \ + (BIT_CLEAR_CPWM2_MOD_8814B(x) | BIT_CPWM2_MOD_8814B(v)) + +/* 2 REG_TC0_CTRL_8814B */ +#define BIT_TC0INT_EN_8814B BIT(26) +#define BIT_TC0MODE_8814B BIT(25) +#define BIT_TC0EN_8814B BIT(24) + +#define BIT_SHIFT_TC0DATA_8814B 0 +#define BIT_MASK_TC0DATA_8814B 0xffffff +#define BIT_TC0DATA_8814B(x) \ + (((x) & BIT_MASK_TC0DATA_8814B) << BIT_SHIFT_TC0DATA_8814B) +#define BITS_TC0DATA_8814B (BIT_MASK_TC0DATA_8814B << BIT_SHIFT_TC0DATA_8814B) +#define BIT_CLEAR_TC0DATA_8814B(x) ((x) & (~BITS_TC0DATA_8814B)) +#define BIT_GET_TC0DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC0DATA_8814B) & BIT_MASK_TC0DATA_8814B) +#define BIT_SET_TC0DATA_8814B(x, v) \ + (BIT_CLEAR_TC0DATA_8814B(x) | BIT_TC0DATA_8814B(v)) + +/* 2 REG_TC1_CTRL_8814B */ +#define BIT_TC1INT_EN_8814B BIT(26) +#define BIT_TC1MODE_8814B BIT(25) +#define BIT_TC1EN_8814B BIT(24) + +#define BIT_SHIFT_TC1DATA_8814B 0 +#define BIT_MASK_TC1DATA_8814B 0xffffff +#define BIT_TC1DATA_8814B(x) \ + (((x) & BIT_MASK_TC1DATA_8814B) << BIT_SHIFT_TC1DATA_8814B) +#define BITS_TC1DATA_8814B (BIT_MASK_TC1DATA_8814B << BIT_SHIFT_TC1DATA_8814B) +#define BIT_CLEAR_TC1DATA_8814B(x) ((x) & (~BITS_TC1DATA_8814B)) +#define BIT_GET_TC1DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC1DATA_8814B) & BIT_MASK_TC1DATA_8814B) +#define BIT_SET_TC1DATA_8814B(x, v) \ + (BIT_CLEAR_TC1DATA_8814B(x) | BIT_TC1DATA_8814B(v)) + +/* 2 REG_TC2_CTRL_8814B */ +#define BIT_TC2INT_EN_8814B BIT(26) +#define BIT_TC2MODE_8814B BIT(25) +#define BIT_TC2EN_8814B BIT(24) + +#define BIT_SHIFT_TC2DATA_8814B 0 +#define BIT_MASK_TC2DATA_8814B 0xffffff +#define BIT_TC2DATA_8814B(x) \ + (((x) & BIT_MASK_TC2DATA_8814B) << BIT_SHIFT_TC2DATA_8814B) +#define BITS_TC2DATA_8814B (BIT_MASK_TC2DATA_8814B << BIT_SHIFT_TC2DATA_8814B) +#define BIT_CLEAR_TC2DATA_8814B(x) ((x) & (~BITS_TC2DATA_8814B)) +#define BIT_GET_TC2DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC2DATA_8814B) & BIT_MASK_TC2DATA_8814B) +#define BIT_SET_TC2DATA_8814B(x, v) \ + (BIT_CLEAR_TC2DATA_8814B(x) | BIT_TC2DATA_8814B(v)) + +/* 2 REG_TC3_CTRL_8814B */ +#define BIT_TC3INT_EN_8814B BIT(26) +#define BIT_TC3MODE_8814B BIT(25) +#define BIT_TC3EN_8814B BIT(24) + +#define BIT_SHIFT_TC3DATA_8814B 0 +#define BIT_MASK_TC3DATA_8814B 0xffffff +#define BIT_TC3DATA_8814B(x) \ + (((x) & BIT_MASK_TC3DATA_8814B) << BIT_SHIFT_TC3DATA_8814B) +#define BITS_TC3DATA_8814B (BIT_MASK_TC3DATA_8814B << BIT_SHIFT_TC3DATA_8814B) +#define BIT_CLEAR_TC3DATA_8814B(x) ((x) & (~BITS_TC3DATA_8814B)) +#define BIT_GET_TC3DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC3DATA_8814B) & BIT_MASK_TC3DATA_8814B) +#define BIT_SET_TC3DATA_8814B(x, v) \ + (BIT_CLEAR_TC3DATA_8814B(x) | BIT_TC3DATA_8814B(v)) + +/* 2 REG_TC4_CTRL_8814B */ +#define BIT_TC4INT_EN_8814B BIT(26) +#define BIT_TC4MODE_8814B BIT(25) +#define BIT_TC4EN_8814B BIT(24) + +#define BIT_SHIFT_TC4DATA_8814B 0 +#define BIT_MASK_TC4DATA_8814B 0xffffff +#define BIT_TC4DATA_8814B(x) \ + (((x) & BIT_MASK_TC4DATA_8814B) << BIT_SHIFT_TC4DATA_8814B) +#define BITS_TC4DATA_8814B (BIT_MASK_TC4DATA_8814B << BIT_SHIFT_TC4DATA_8814B) +#define BIT_CLEAR_TC4DATA_8814B(x) ((x) & (~BITS_TC4DATA_8814B)) +#define BIT_GET_TC4DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC4DATA_8814B) & BIT_MASK_TC4DATA_8814B) +#define BIT_SET_TC4DATA_8814B(x, v) \ + (BIT_CLEAR_TC4DATA_8814B(x) | BIT_TC4DATA_8814B(v)) + +/* 2 REG_TCUNIT_BASE_8814B */ + +#define BIT_SHIFT_TCUNIT_BASE_8814B 0 +#define BIT_MASK_TCUNIT_BASE_8814B 0x3fff +#define BIT_TCUNIT_BASE_8814B(x) \ + (((x) & BIT_MASK_TCUNIT_BASE_8814B) << BIT_SHIFT_TCUNIT_BASE_8814B) +#define BITS_TCUNIT_BASE_8814B \ + (BIT_MASK_TCUNIT_BASE_8814B << BIT_SHIFT_TCUNIT_BASE_8814B) +#define BIT_CLEAR_TCUNIT_BASE_8814B(x) ((x) & (~BITS_TCUNIT_BASE_8814B)) +#define BIT_GET_TCUNIT_BASE_8814B(x) \ + (((x) >> BIT_SHIFT_TCUNIT_BASE_8814B) & BIT_MASK_TCUNIT_BASE_8814B) +#define BIT_SET_TCUNIT_BASE_8814B(x, v) \ + (BIT_CLEAR_TCUNIT_BASE_8814B(x) | BIT_TCUNIT_BASE_8814B(v)) + +/* 2 REG_TC5_CTRL_8814B */ +#define BIT_TC5INT_EN_8814B BIT(26) +#define BIT_TC5MODE_8814B BIT(25) +#define BIT_TC5EN_8814B BIT(24) + +#define BIT_SHIFT_TC5DATA_8814B 0 +#define BIT_MASK_TC5DATA_8814B 0xffffff +#define BIT_TC5DATA_8814B(x) \ + (((x) & BIT_MASK_TC5DATA_8814B) << BIT_SHIFT_TC5DATA_8814B) +#define BITS_TC5DATA_8814B (BIT_MASK_TC5DATA_8814B << BIT_SHIFT_TC5DATA_8814B) +#define BIT_CLEAR_TC5DATA_8814B(x) ((x) & (~BITS_TC5DATA_8814B)) +#define BIT_GET_TC5DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC5DATA_8814B) & BIT_MASK_TC5DATA_8814B) +#define BIT_SET_TC5DATA_8814B(x, v) \ + (BIT_CLEAR_TC5DATA_8814B(x) | BIT_TC5DATA_8814B(v)) + +/* 2 REG_TC6_CTRL_8814B */ +#define BIT_TC6INT_EN_8814B BIT(26) +#define BIT_TC6MODE_8814B BIT(25) +#define BIT_TC6EN_8814B BIT(24) + +#define BIT_SHIFT_TC6DATA_8814B 0 +#define BIT_MASK_TC6DATA_8814B 0xffffff +#define BIT_TC6DATA_8814B(x) \ + (((x) & BIT_MASK_TC6DATA_8814B) << BIT_SHIFT_TC6DATA_8814B) +#define BITS_TC6DATA_8814B (BIT_MASK_TC6DATA_8814B << BIT_SHIFT_TC6DATA_8814B) +#define BIT_CLEAR_TC6DATA_8814B(x) ((x) & (~BITS_TC6DATA_8814B)) +#define BIT_GET_TC6DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC6DATA_8814B) & BIT_MASK_TC6DATA_8814B) +#define BIT_SET_TC6DATA_8814B(x, v) \ + (BIT_CLEAR_TC6DATA_8814B(x) | BIT_TC6DATA_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_AES_DECRPT_DATA_8814B */ + +#define BIT_SHIFT_IPS_CFG_ADDR_8814B 0 +#define BIT_MASK_IPS_CFG_ADDR_8814B 0xff +#define BIT_IPS_CFG_ADDR_8814B(x) \ + (((x) & BIT_MASK_IPS_CFG_ADDR_8814B) << BIT_SHIFT_IPS_CFG_ADDR_8814B) +#define BITS_IPS_CFG_ADDR_8814B \ + (BIT_MASK_IPS_CFG_ADDR_8814B << BIT_SHIFT_IPS_CFG_ADDR_8814B) +#define BIT_CLEAR_IPS_CFG_ADDR_8814B(x) ((x) & (~BITS_IPS_CFG_ADDR_8814B)) +#define BIT_GET_IPS_CFG_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8814B) & BIT_MASK_IPS_CFG_ADDR_8814B) +#define BIT_SET_IPS_CFG_ADDR_8814B(x, v) \ + (BIT_CLEAR_IPS_CFG_ADDR_8814B(x) | BIT_IPS_CFG_ADDR_8814B(v)) + +/* 2 REG_AES_DECRPT_CFG_8814B */ + +#define BIT_SHIFT_IPS_CFG_DATA_8814B 0 +#define BIT_MASK_IPS_CFG_DATA_8814B 0xffffffffL +#define BIT_IPS_CFG_DATA_8814B(x) \ + (((x) & BIT_MASK_IPS_CFG_DATA_8814B) << BIT_SHIFT_IPS_CFG_DATA_8814B) +#define BITS_IPS_CFG_DATA_8814B \ + (BIT_MASK_IPS_CFG_DATA_8814B << BIT_SHIFT_IPS_CFG_DATA_8814B) +#define BIT_CLEAR_IPS_CFG_DATA_8814B(x) ((x) & (~BITS_IPS_CFG_DATA_8814B)) +#define BIT_GET_IPS_CFG_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_DATA_8814B) & BIT_MASK_IPS_CFG_DATA_8814B) +#define BIT_SET_IPS_CFG_DATA_8814B(x, v) \ + (BIT_CLEAR_IPS_CFG_DATA_8814B(x) | BIT_IPS_CFG_DATA_8814B(v)) + +/* 2 REG_HIOE_CTRL_8814B */ +#define BIT_HIOE_WRITE_REQ_8814B BIT(30) +#define BIT_HIOE_READ_REQ_8814B BIT(29) +#define BIT_INST_FORMAT_ERR_8814B BIT(25) +#define BIT_OP_TIMEOUT_ERR_8814B BIT(24) + +#define BIT_SHIFT_HIOE_OP_TIMEOUT_8814B 16 +#define BIT_MASK_HIOE_OP_TIMEOUT_8814B 0xff +#define BIT_HIOE_OP_TIMEOUT_8814B(x) \ + (((x) & BIT_MASK_HIOE_OP_TIMEOUT_8814B) \ + << BIT_SHIFT_HIOE_OP_TIMEOUT_8814B) +#define BITS_HIOE_OP_TIMEOUT_8814B \ + (BIT_MASK_HIOE_OP_TIMEOUT_8814B << BIT_SHIFT_HIOE_OP_TIMEOUT_8814B) +#define BIT_CLEAR_HIOE_OP_TIMEOUT_8814B(x) ((x) & (~BITS_HIOE_OP_TIMEOUT_8814B)) +#define BIT_GET_HIOE_OP_TIMEOUT_8814B(x) \ + (((x) >> BIT_SHIFT_HIOE_OP_TIMEOUT_8814B) & \ + BIT_MASK_HIOE_OP_TIMEOUT_8814B) +#define BIT_SET_HIOE_OP_TIMEOUT_8814B(x, v) \ + (BIT_CLEAR_HIOE_OP_TIMEOUT_8814B(x) | BIT_HIOE_OP_TIMEOUT_8814B(v)) + +#define BIT_SHIFT_BITDATA_CHECKSUM_8814B 0 +#define BIT_MASK_BITDATA_CHECKSUM_8814B 0xffff +#define BIT_BITDATA_CHECKSUM_8814B(x) \ + (((x) & BIT_MASK_BITDATA_CHECKSUM_8814B) \ + << BIT_SHIFT_BITDATA_CHECKSUM_8814B) +#define BITS_BITDATA_CHECKSUM_8814B \ + (BIT_MASK_BITDATA_CHECKSUM_8814B << BIT_SHIFT_BITDATA_CHECKSUM_8814B) +#define BIT_CLEAR_BITDATA_CHECKSUM_8814B(x) \ + ((x) & (~BITS_BITDATA_CHECKSUM_8814B)) +#define BIT_GET_BITDATA_CHECKSUM_8814B(x) \ + (((x) >> BIT_SHIFT_BITDATA_CHECKSUM_8814B) & \ + BIT_MASK_BITDATA_CHECKSUM_8814B) +#define BIT_SET_BITDATA_CHECKSUM_8814B(x, v) \ + (BIT_CLEAR_BITDATA_CHECKSUM_8814B(x) | BIT_BITDATA_CHECKSUM_8814B(v)) + +/* 2 REG_HIOE_CFG_FILE_8814B */ + +#define BIT_SHIFT_TXBF_END_ADDR_8814B 16 +#define BIT_MASK_TXBF_END_ADDR_8814B 0xffff +#define BIT_TXBF_END_ADDR_8814B(x) \ + (((x) & BIT_MASK_TXBF_END_ADDR_8814B) << BIT_SHIFT_TXBF_END_ADDR_8814B) +#define BITS_TXBF_END_ADDR_8814B \ + (BIT_MASK_TXBF_END_ADDR_8814B << BIT_SHIFT_TXBF_END_ADDR_8814B) +#define BIT_CLEAR_TXBF_END_ADDR_8814B(x) ((x) & (~BITS_TXBF_END_ADDR_8814B)) +#define BIT_GET_TXBF_END_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_TXBF_END_ADDR_8814B) & BIT_MASK_TXBF_END_ADDR_8814B) +#define BIT_SET_TXBF_END_ADDR_8814B(x, v) \ + (BIT_CLEAR_TXBF_END_ADDR_8814B(x) | BIT_TXBF_END_ADDR_8814B(v)) + +#define BIT_SHIFT_TXBF_STR_ADDR_8814B 0 +#define BIT_MASK_TXBF_STR_ADDR_8814B 0xffff +#define BIT_TXBF_STR_ADDR_8814B(x) \ + (((x) & BIT_MASK_TXBF_STR_ADDR_8814B) << BIT_SHIFT_TXBF_STR_ADDR_8814B) +#define BITS_TXBF_STR_ADDR_8814B \ + (BIT_MASK_TXBF_STR_ADDR_8814B << BIT_SHIFT_TXBF_STR_ADDR_8814B) +#define BIT_CLEAR_TXBF_STR_ADDR_8814B(x) ((x) & (~BITS_TXBF_STR_ADDR_8814B)) +#define BIT_GET_TXBF_STR_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_TXBF_STR_ADDR_8814B) & BIT_MASK_TXBF_STR_ADDR_8814B) +#define BIT_SET_TXBF_STR_ADDR_8814B(x, v) \ + (BIT_CLEAR_TXBF_STR_ADDR_8814B(x) | BIT_TXBF_STR_ADDR_8814B(v)) + +/* 2 REG_TMETER_8814B */ +#define BIT_TEMP_VALID_8814B BIT(31) + +#define BIT_SHIFT_TEMP_VALUE_8814B 24 +#define BIT_MASK_TEMP_VALUE_8814B 0x3f +#define BIT_TEMP_VALUE_8814B(x) \ + (((x) & BIT_MASK_TEMP_VALUE_8814B) << BIT_SHIFT_TEMP_VALUE_8814B) +#define BITS_TEMP_VALUE_8814B \ + (BIT_MASK_TEMP_VALUE_8814B << BIT_SHIFT_TEMP_VALUE_8814B) +#define BIT_CLEAR_TEMP_VALUE_8814B(x) ((x) & (~BITS_TEMP_VALUE_8814B)) +#define BIT_GET_TEMP_VALUE_8814B(x) \ + (((x) >> BIT_SHIFT_TEMP_VALUE_8814B) & BIT_MASK_TEMP_VALUE_8814B) +#define BIT_SET_TEMP_VALUE_8814B(x, v) \ + (BIT_CLEAR_TEMP_VALUE_8814B(x) | BIT_TEMP_VALUE_8814B(v)) + +#define BIT_SHIFT_REG_TMETER_TIMER_8814B 8 +#define BIT_MASK_REG_TMETER_TIMER_8814B 0xfff +#define BIT_REG_TMETER_TIMER_8814B(x) \ + (((x) & BIT_MASK_REG_TMETER_TIMER_8814B) \ + << BIT_SHIFT_REG_TMETER_TIMER_8814B) +#define BITS_REG_TMETER_TIMER_8814B \ + (BIT_MASK_REG_TMETER_TIMER_8814B << BIT_SHIFT_REG_TMETER_TIMER_8814B) +#define BIT_CLEAR_REG_TMETER_TIMER_8814B(x) \ + ((x) & (~BITS_REG_TMETER_TIMER_8814B)) +#define BIT_GET_REG_TMETER_TIMER_8814B(x) \ + (((x) >> BIT_SHIFT_REG_TMETER_TIMER_8814B) & \ + BIT_MASK_REG_TMETER_TIMER_8814B) +#define BIT_SET_REG_TMETER_TIMER_8814B(x, v) \ + (BIT_CLEAR_REG_TMETER_TIMER_8814B(x) | BIT_REG_TMETER_TIMER_8814B(v)) + +#define BIT_SHIFT_REG_TEMP_DELTA_8814B 2 +#define BIT_MASK_REG_TEMP_DELTA_8814B 0x3f +#define BIT_REG_TEMP_DELTA_8814B(x) \ + (((x) & BIT_MASK_REG_TEMP_DELTA_8814B) \ + << BIT_SHIFT_REG_TEMP_DELTA_8814B) +#define BITS_REG_TEMP_DELTA_8814B \ + (BIT_MASK_REG_TEMP_DELTA_8814B << BIT_SHIFT_REG_TEMP_DELTA_8814B) +#define BIT_CLEAR_REG_TEMP_DELTA_8814B(x) ((x) & (~BITS_REG_TEMP_DELTA_8814B)) +#define BIT_GET_REG_TEMP_DELTA_8814B(x) \ + (((x) >> BIT_SHIFT_REG_TEMP_DELTA_8814B) & \ + BIT_MASK_REG_TEMP_DELTA_8814B) +#define BIT_SET_REG_TEMP_DELTA_8814B(x, v) \ + (BIT_CLEAR_REG_TEMP_DELTA_8814B(x) | BIT_REG_TEMP_DELTA_8814B(v)) + +#define BIT_REG_TMETER_EN_8814B BIT(0) + +/* 2 REG_OSC_32K_CTRL_8814B */ + +#define BIT_SHIFT_OSC_32K_CLKGEN_0_8814B 16 +#define BIT_MASK_OSC_32K_CLKGEN_0_8814B 0xffff +#define BIT_OSC_32K_CLKGEN_0_8814B(x) \ + (((x) & BIT_MASK_OSC_32K_CLKGEN_0_8814B) \ + << BIT_SHIFT_OSC_32K_CLKGEN_0_8814B) +#define BITS_OSC_32K_CLKGEN_0_8814B \ + (BIT_MASK_OSC_32K_CLKGEN_0_8814B << BIT_SHIFT_OSC_32K_CLKGEN_0_8814B) +#define BIT_CLEAR_OSC_32K_CLKGEN_0_8814B(x) \ + ((x) & (~BITS_OSC_32K_CLKGEN_0_8814B)) +#define BIT_GET_OSC_32K_CLKGEN_0_8814B(x) \ + (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0_8814B) & \ + BIT_MASK_OSC_32K_CLKGEN_0_8814B) +#define BIT_SET_OSC_32K_CLKGEN_0_8814B(x, v) \ + (BIT_CLEAR_OSC_32K_CLKGEN_0_8814B(x) | BIT_OSC_32K_CLKGEN_0_8814B(v)) + +#define BIT_SHIFT_OSC_32K_RES_COMP_8814B 4 +#define BIT_MASK_OSC_32K_RES_COMP_8814B 0x3 +#define BIT_OSC_32K_RES_COMP_8814B(x) \ + (((x) & BIT_MASK_OSC_32K_RES_COMP_8814B) \ + << BIT_SHIFT_OSC_32K_RES_COMP_8814B) +#define BITS_OSC_32K_RES_COMP_8814B \ + (BIT_MASK_OSC_32K_RES_COMP_8814B << BIT_SHIFT_OSC_32K_RES_COMP_8814B) +#define BIT_CLEAR_OSC_32K_RES_COMP_8814B(x) \ + ((x) & (~BITS_OSC_32K_RES_COMP_8814B)) +#define BIT_GET_OSC_32K_RES_COMP_8814B(x) \ + (((x) >> BIT_SHIFT_OSC_32K_RES_COMP_8814B) & \ + BIT_MASK_OSC_32K_RES_COMP_8814B) +#define BIT_SET_OSC_32K_RES_COMP_8814B(x, v) \ + (BIT_CLEAR_OSC_32K_RES_COMP_8814B(x) | BIT_OSC_32K_RES_COMP_8814B(v)) + +#define BIT_OSC_32K_OUT_SEL_8814B BIT(3) +#define BIT_ISO_WL_2_OSC_32K_8814B BIT(1) +#define BIT_POW_CKGEN_8814B BIT(0) + +/* 2 REG_32K_CAL_REG1_8814B */ +#define BIT_CAL_32K_REG_WR_8814B BIT(31) +#define BIT_CAL_32K_DBG_SEL_8814B BIT(22) + +#define BIT_SHIFT_CAL_32K_REG_ADDR_8814B 16 +#define BIT_MASK_CAL_32K_REG_ADDR_8814B 0x3f +#define BIT_CAL_32K_REG_ADDR_8814B(x) \ + (((x) & BIT_MASK_CAL_32K_REG_ADDR_8814B) \ + << BIT_SHIFT_CAL_32K_REG_ADDR_8814B) +#define BITS_CAL_32K_REG_ADDR_8814B \ + (BIT_MASK_CAL_32K_REG_ADDR_8814B << BIT_SHIFT_CAL_32K_REG_ADDR_8814B) +#define BIT_CLEAR_CAL_32K_REG_ADDR_8814B(x) \ + ((x) & (~BITS_CAL_32K_REG_ADDR_8814B)) +#define BIT_GET_CAL_32K_REG_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR_8814B) & \ + BIT_MASK_CAL_32K_REG_ADDR_8814B) +#define BIT_SET_CAL_32K_REG_ADDR_8814B(x, v) \ + (BIT_CLEAR_CAL_32K_REG_ADDR_8814B(x) | BIT_CAL_32K_REG_ADDR_8814B(v)) + +#define BIT_SHIFT_CAL_32K_REG_DATA_8814B 0 +#define BIT_MASK_CAL_32K_REG_DATA_8814B 0xffff +#define BIT_CAL_32K_REG_DATA_8814B(x) \ + (((x) & BIT_MASK_CAL_32K_REG_DATA_8814B) \ + << BIT_SHIFT_CAL_32K_REG_DATA_8814B) +#define BITS_CAL_32K_REG_DATA_8814B \ + (BIT_MASK_CAL_32K_REG_DATA_8814B << BIT_SHIFT_CAL_32K_REG_DATA_8814B) +#define BIT_CLEAR_CAL_32K_REG_DATA_8814B(x) \ + ((x) & (~BITS_CAL_32K_REG_DATA_8814B)) +#define BIT_GET_CAL_32K_REG_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_DATA_8814B) & \ + BIT_MASK_CAL_32K_REG_DATA_8814B) +#define BIT_SET_CAL_32K_REG_DATA_8814B(x, v) \ + (BIT_CLEAR_CAL_32K_REG_DATA_8814B(x) | BIT_CAL_32K_REG_DATA_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_C2HEVT_8814B */ + +#define BIT_SHIFT_C2HEVT_MSG_V1_8814B 0 +#define BIT_MASK_C2HEVT_MSG_V1_8814B 0xffffffffL +#define BIT_C2HEVT_MSG_V1_8814B(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_V1_8814B) << BIT_SHIFT_C2HEVT_MSG_V1_8814B) +#define BITS_C2HEVT_MSG_V1_8814B \ + (BIT_MASK_C2HEVT_MSG_V1_8814B << BIT_SHIFT_C2HEVT_MSG_V1_8814B) +#define BIT_CLEAR_C2HEVT_MSG_V1_8814B(x) ((x) & (~BITS_C2HEVT_MSG_V1_8814B)) +#define BIT_GET_C2HEVT_MSG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_V1_8814B) & BIT_MASK_C2HEVT_MSG_V1_8814B) +#define BIT_SET_C2HEVT_MSG_V1_8814B(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_V1_8814B(x) | BIT_C2HEVT_MSG_V1_8814B(v)) + +/* 2 REG_C2HEVT_1_8814B */ + +#define BIT_SHIFT_C2HEVT_MSG_1_8814B 0 +#define BIT_MASK_C2HEVT_MSG_1_8814B 0xffffffffL +#define BIT_C2HEVT_MSG_1_8814B(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_1_8814B) << BIT_SHIFT_C2HEVT_MSG_1_8814B) +#define BITS_C2HEVT_MSG_1_8814B \ + (BIT_MASK_C2HEVT_MSG_1_8814B << BIT_SHIFT_C2HEVT_MSG_1_8814B) +#define BIT_CLEAR_C2HEVT_MSG_1_8814B(x) ((x) & (~BITS_C2HEVT_MSG_1_8814B)) +#define BIT_GET_C2HEVT_MSG_1_8814B(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_1_8814B) & BIT_MASK_C2HEVT_MSG_1_8814B) +#define BIT_SET_C2HEVT_MSG_1_8814B(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_1_8814B(x) | BIT_C2HEVT_MSG_1_8814B(v)) + +/* 2 REG_C2HEVT_2_8814B */ + +#define BIT_SHIFT_C2HEVT_MSG_2_8814B 0 +#define BIT_MASK_C2HEVT_MSG_2_8814B 0xffffffffL +#define BIT_C2HEVT_MSG_2_8814B(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_2_8814B) << BIT_SHIFT_C2HEVT_MSG_2_8814B) +#define BITS_C2HEVT_MSG_2_8814B \ + (BIT_MASK_C2HEVT_MSG_2_8814B << BIT_SHIFT_C2HEVT_MSG_2_8814B) +#define BIT_CLEAR_C2HEVT_MSG_2_8814B(x) ((x) & (~BITS_C2HEVT_MSG_2_8814B)) +#define BIT_GET_C2HEVT_MSG_2_8814B(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_2_8814B) & BIT_MASK_C2HEVT_MSG_2_8814B) +#define BIT_SET_C2HEVT_MSG_2_8814B(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_2_8814B(x) | BIT_C2HEVT_MSG_2_8814B(v)) + +/* 2 REG_C2HEVT_3_8814B */ + +#define BIT_SHIFT_C2HEVT_MSG_3_8814B 0 +#define BIT_MASK_C2HEVT_MSG_3_8814B 0xffffffffL +#define BIT_C2HEVT_MSG_3_8814B(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_3_8814B) << BIT_SHIFT_C2HEVT_MSG_3_8814B) +#define BITS_C2HEVT_MSG_3_8814B \ + (BIT_MASK_C2HEVT_MSG_3_8814B << BIT_SHIFT_C2HEVT_MSG_3_8814B) +#define BIT_CLEAR_C2HEVT_MSG_3_8814B(x) ((x) & (~BITS_C2HEVT_MSG_3_8814B)) +#define BIT_GET_C2HEVT_MSG_3_8814B(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_3_8814B) & BIT_MASK_C2HEVT_MSG_3_8814B) +#define BIT_SET_C2HEVT_MSG_3_8814B(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_3_8814B(x) | BIT_C2HEVT_MSG_3_8814B(v)) + +/* 2 REG_RXDESC_BUFF_RPTR_8814B */ + +#define BIT_SHIFT_RXDESC_BUFF_RPTR_8814B 0 +#define BIT_MASK_RXDESC_BUFF_RPTR_8814B 0xffffffffL +#define BIT_RXDESC_BUFF_RPTR_8814B(x) \ + (((x) & BIT_MASK_RXDESC_BUFF_RPTR_8814B) \ + << BIT_SHIFT_RXDESC_BUFF_RPTR_8814B) +#define BITS_RXDESC_BUFF_RPTR_8814B \ + (BIT_MASK_RXDESC_BUFF_RPTR_8814B << BIT_SHIFT_RXDESC_BUFF_RPTR_8814B) +#define BIT_CLEAR_RXDESC_BUFF_RPTR_8814B(x) \ + ((x) & (~BITS_RXDESC_BUFF_RPTR_8814B)) +#define BIT_GET_RXDESC_BUFF_RPTR_8814B(x) \ + (((x) >> BIT_SHIFT_RXDESC_BUFF_RPTR_8814B) & \ + BIT_MASK_RXDESC_BUFF_RPTR_8814B) +#define BIT_SET_RXDESC_BUFF_RPTR_8814B(x, v) \ + (BIT_CLEAR_RXDESC_BUFF_RPTR_8814B(x) | BIT_RXDESC_BUFF_RPTR_8814B(v)) + +/* 2 REG_RXDESC_BUFF_WPTR_8814B */ + +#define BIT_SHIFT_RXDESC_BUFF_WPTR_8814B 0 +#define BIT_MASK_RXDESC_BUFF_WPTR_8814B 0xffffffffL +#define BIT_RXDESC_BUFF_WPTR_8814B(x) \ + (((x) & BIT_MASK_RXDESC_BUFF_WPTR_8814B) \ + << BIT_SHIFT_RXDESC_BUFF_WPTR_8814B) +#define BITS_RXDESC_BUFF_WPTR_8814B \ + (BIT_MASK_RXDESC_BUFF_WPTR_8814B << BIT_SHIFT_RXDESC_BUFF_WPTR_8814B) +#define BIT_CLEAR_RXDESC_BUFF_WPTR_8814B(x) \ + ((x) & (~BITS_RXDESC_BUFF_WPTR_8814B)) +#define BIT_GET_RXDESC_BUFF_WPTR_8814B(x) \ + (((x) >> BIT_SHIFT_RXDESC_BUFF_WPTR_8814B) & \ + BIT_MASK_RXDESC_BUFF_WPTR_8814B) +#define BIT_SET_RXDESC_BUFF_WPTR_8814B(x, v) \ + (BIT_CLEAR_RXDESC_BUFF_WPTR_8814B(x) | BIT_RXDESC_BUFF_WPTR_8814B(v)) + +/* 2 REG_SW_DEFINED_PAGE1_8814B */ + +#define BIT_SHIFT_SW_DEFINED_PAGE1_V1_8814B 0 +#define BIT_MASK_SW_DEFINED_PAGE1_V1_8814B 0xffffffffL +#define BIT_SW_DEFINED_PAGE1_V1_8814B(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1_8814B) \ + << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8814B) +#define BITS_SW_DEFINED_PAGE1_V1_8814B \ + (BIT_MASK_SW_DEFINED_PAGE1_V1_8814B \ + << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8814B) +#define BIT_CLEAR_SW_DEFINED_PAGE1_V1_8814B(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE1_V1_8814B)) +#define BIT_GET_SW_DEFINED_PAGE1_V1_8814B(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1_8814B) & \ + BIT_MASK_SW_DEFINED_PAGE1_V1_8814B) +#define BIT_SET_SW_DEFINED_PAGE1_V1_8814B(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE1_V1_8814B(x) | \ + BIT_SW_DEFINED_PAGE1_V1_8814B(v)) + +/* 2 REG_SW_DEFINED_PAGE2_8814B */ + +#define BIT_SHIFT_SW_DEFINED_PAGE2_8814B 0 +#define BIT_MASK_SW_DEFINED_PAGE2_8814B 0xffffffffL +#define BIT_SW_DEFINED_PAGE2_8814B(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE2_8814B) \ + << BIT_SHIFT_SW_DEFINED_PAGE2_8814B) +#define BITS_SW_DEFINED_PAGE2_8814B \ + (BIT_MASK_SW_DEFINED_PAGE2_8814B << BIT_SHIFT_SW_DEFINED_PAGE2_8814B) +#define BIT_CLEAR_SW_DEFINED_PAGE2_8814B(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE2_8814B)) +#define BIT_GET_SW_DEFINED_PAGE2_8814B(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2_8814B) & \ + BIT_MASK_SW_DEFINED_PAGE2_8814B) +#define BIT_SET_SW_DEFINED_PAGE2_8814B(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE2_8814B(x) | BIT_SW_DEFINED_PAGE2_8814B(v)) + +/* 2 REG_MCUTST_I_8814B */ + +#define BIT_SHIFT_MCUDMSG_I_8814B 0 +#define BIT_MASK_MCUDMSG_I_8814B 0xffffffffL +#define BIT_MCUDMSG_I_8814B(x) \ + (((x) & BIT_MASK_MCUDMSG_I_8814B) << BIT_SHIFT_MCUDMSG_I_8814B) +#define BITS_MCUDMSG_I_8814B \ + (BIT_MASK_MCUDMSG_I_8814B << BIT_SHIFT_MCUDMSG_I_8814B) +#define BIT_CLEAR_MCUDMSG_I_8814B(x) ((x) & (~BITS_MCUDMSG_I_8814B)) +#define BIT_GET_MCUDMSG_I_8814B(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_I_8814B) & BIT_MASK_MCUDMSG_I_8814B) +#define BIT_SET_MCUDMSG_I_8814B(x, v) \ + (BIT_CLEAR_MCUDMSG_I_8814B(x) | BIT_MCUDMSG_I_8814B(v)) + +/* 2 REG_MCUTST_II_8814B */ + +#define BIT_SHIFT_MCUDMSG_II_8814B 0 +#define BIT_MASK_MCUDMSG_II_8814B 0xffffffffL +#define BIT_MCUDMSG_II_8814B(x) \ + (((x) & BIT_MASK_MCUDMSG_II_8814B) << BIT_SHIFT_MCUDMSG_II_8814B) +#define BITS_MCUDMSG_II_8814B \ + (BIT_MASK_MCUDMSG_II_8814B << BIT_SHIFT_MCUDMSG_II_8814B) +#define BIT_CLEAR_MCUDMSG_II_8814B(x) ((x) & (~BITS_MCUDMSG_II_8814B)) +#define BIT_GET_MCUDMSG_II_8814B(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_II_8814B) & BIT_MASK_MCUDMSG_II_8814B) +#define BIT_SET_MCUDMSG_II_8814B(x, v) \ + (BIT_CLEAR_MCUDMSG_II_8814B(x) | BIT_MCUDMSG_II_8814B(v)) + +/* 2 REG_FMETHR_8814B */ +#define BIT_FMSG_INT_8814B BIT(31) + +#define BIT_SHIFT_FW_MSG_8814B 0 +#define BIT_MASK_FW_MSG_8814B 0xffffffffL +#define BIT_FW_MSG_8814B(x) \ + (((x) & BIT_MASK_FW_MSG_8814B) << BIT_SHIFT_FW_MSG_8814B) +#define BITS_FW_MSG_8814B (BIT_MASK_FW_MSG_8814B << BIT_SHIFT_FW_MSG_8814B) +#define BIT_CLEAR_FW_MSG_8814B(x) ((x) & (~BITS_FW_MSG_8814B)) +#define BIT_GET_FW_MSG_8814B(x) \ + (((x) >> BIT_SHIFT_FW_MSG_8814B) & BIT_MASK_FW_MSG_8814B) +#define BIT_SET_FW_MSG_8814B(x, v) \ + (BIT_CLEAR_FW_MSG_8814B(x) | BIT_FW_MSG_8814B(v)) + +/* 2 REG_HMETFR_8814B */ + +#define BIT_SHIFT_HRCV_MSG_8814B 24 +#define BIT_MASK_HRCV_MSG_8814B 0xff +#define BIT_HRCV_MSG_8814B(x) \ + (((x) & BIT_MASK_HRCV_MSG_8814B) << BIT_SHIFT_HRCV_MSG_8814B) +#define BITS_HRCV_MSG_8814B \ + (BIT_MASK_HRCV_MSG_8814B << BIT_SHIFT_HRCV_MSG_8814B) +#define BIT_CLEAR_HRCV_MSG_8814B(x) ((x) & (~BITS_HRCV_MSG_8814B)) +#define BIT_GET_HRCV_MSG_8814B(x) \ + (((x) >> BIT_SHIFT_HRCV_MSG_8814B) & BIT_MASK_HRCV_MSG_8814B) +#define BIT_SET_HRCV_MSG_8814B(x, v) \ + (BIT_CLEAR_HRCV_MSG_8814B(x) | BIT_HRCV_MSG_8814B(v)) + +#define BIT_INT_BOX3_8814B BIT(3) +#define BIT_INT_BOX2_8814B BIT(2) +#define BIT_INT_BOX1_8814B BIT(1) +#define BIT_INT_BOX0_8814B BIT(0) + +/* 2 REG_HMEBOX0_8814B */ + +#define BIT_SHIFT_HOST_MSG_0_8814B 0 +#define BIT_MASK_HOST_MSG_0_8814B 0xffffffffL +#define BIT_HOST_MSG_0_8814B(x) \ + (((x) & BIT_MASK_HOST_MSG_0_8814B) << BIT_SHIFT_HOST_MSG_0_8814B) +#define BITS_HOST_MSG_0_8814B \ + (BIT_MASK_HOST_MSG_0_8814B << BIT_SHIFT_HOST_MSG_0_8814B) +#define BIT_CLEAR_HOST_MSG_0_8814B(x) ((x) & (~BITS_HOST_MSG_0_8814B)) +#define BIT_GET_HOST_MSG_0_8814B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_0_8814B) & BIT_MASK_HOST_MSG_0_8814B) +#define BIT_SET_HOST_MSG_0_8814B(x, v) \ + (BIT_CLEAR_HOST_MSG_0_8814B(x) | BIT_HOST_MSG_0_8814B(v)) + +/* 2 REG_HMEBOX1_8814B */ + +#define BIT_SHIFT_HOST_MSG_1_8814B 0 +#define BIT_MASK_HOST_MSG_1_8814B 0xffffffffL +#define BIT_HOST_MSG_1_8814B(x) \ + (((x) & BIT_MASK_HOST_MSG_1_8814B) << BIT_SHIFT_HOST_MSG_1_8814B) +#define BITS_HOST_MSG_1_8814B \ + (BIT_MASK_HOST_MSG_1_8814B << BIT_SHIFT_HOST_MSG_1_8814B) +#define BIT_CLEAR_HOST_MSG_1_8814B(x) ((x) & (~BITS_HOST_MSG_1_8814B)) +#define BIT_GET_HOST_MSG_1_8814B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_1_8814B) & BIT_MASK_HOST_MSG_1_8814B) +#define BIT_SET_HOST_MSG_1_8814B(x, v) \ + (BIT_CLEAR_HOST_MSG_1_8814B(x) | BIT_HOST_MSG_1_8814B(v)) + +/* 2 REG_HMEBOX2_8814B */ + +#define BIT_SHIFT_HOST_MSG_2_8814B 0 +#define BIT_MASK_HOST_MSG_2_8814B 0xffffffffL +#define BIT_HOST_MSG_2_8814B(x) \ + (((x) & BIT_MASK_HOST_MSG_2_8814B) << BIT_SHIFT_HOST_MSG_2_8814B) +#define BITS_HOST_MSG_2_8814B \ + (BIT_MASK_HOST_MSG_2_8814B << BIT_SHIFT_HOST_MSG_2_8814B) +#define BIT_CLEAR_HOST_MSG_2_8814B(x) ((x) & (~BITS_HOST_MSG_2_8814B)) +#define BIT_GET_HOST_MSG_2_8814B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_2_8814B) & BIT_MASK_HOST_MSG_2_8814B) +#define BIT_SET_HOST_MSG_2_8814B(x, v) \ + (BIT_CLEAR_HOST_MSG_2_8814B(x) | BIT_HOST_MSG_2_8814B(v)) + +/* 2 REG_HMEBOX3_8814B */ + +#define BIT_SHIFT_HOST_MSG_3_8814B 0 +#define BIT_MASK_HOST_MSG_3_8814B 0xffffffffL +#define BIT_HOST_MSG_3_8814B(x) \ + (((x) & BIT_MASK_HOST_MSG_3_8814B) << BIT_SHIFT_HOST_MSG_3_8814B) +#define BITS_HOST_MSG_3_8814B \ + (BIT_MASK_HOST_MSG_3_8814B << BIT_SHIFT_HOST_MSG_3_8814B) +#define BIT_CLEAR_HOST_MSG_3_8814B(x) ((x) & (~BITS_HOST_MSG_3_8814B)) +#define BIT_GET_HOST_MSG_3_8814B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_3_8814B) & BIT_MASK_HOST_MSG_3_8814B) +#define BIT_SET_HOST_MSG_3_8814B(x, v) \ + (BIT_CLEAR_HOST_MSG_3_8814B(x) | BIT_HOST_MSG_3_8814B(v)) + +/* 2 REG_RXDESC_BUFF_BNDY_8814B */ + +#define BIT_SHIFT_RXDESC_BUFF_BNDY_8814B 0 +#define BIT_MASK_RXDESC_BUFF_BNDY_8814B 0xffffffffL +#define BIT_RXDESC_BUFF_BNDY_8814B(x) \ + (((x) & BIT_MASK_RXDESC_BUFF_BNDY_8814B) \ + << BIT_SHIFT_RXDESC_BUFF_BNDY_8814B) +#define BITS_RXDESC_BUFF_BNDY_8814B \ + (BIT_MASK_RXDESC_BUFF_BNDY_8814B << BIT_SHIFT_RXDESC_BUFF_BNDY_8814B) +#define BIT_CLEAR_RXDESC_BUFF_BNDY_8814B(x) \ + ((x) & (~BITS_RXDESC_BUFF_BNDY_8814B)) +#define BIT_GET_RXDESC_BUFF_BNDY_8814B(x) \ + (((x) >> BIT_SHIFT_RXDESC_BUFF_BNDY_8814B) & \ + BIT_MASK_RXDESC_BUFF_BNDY_8814B) +#define BIT_SET_RXDESC_BUFF_BNDY_8814B(x, v) \ + (BIT_CLEAR_RXDESC_BUFF_BNDY_8814B(x) | BIT_RXDESC_BUFF_BNDY_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BB_ACCESS_CTRL_8814B */ + +#define BIT_SHIFT_BB_WRITE_READ_8814B 30 +#define BIT_MASK_BB_WRITE_READ_8814B 0x3 +#define BIT_BB_WRITE_READ_8814B(x) \ + (((x) & BIT_MASK_BB_WRITE_READ_8814B) << BIT_SHIFT_BB_WRITE_READ_8814B) +#define BITS_BB_WRITE_READ_8814B \ + (BIT_MASK_BB_WRITE_READ_8814B << BIT_SHIFT_BB_WRITE_READ_8814B) +#define BIT_CLEAR_BB_WRITE_READ_8814B(x) ((x) & (~BITS_BB_WRITE_READ_8814B)) +#define BIT_GET_BB_WRITE_READ_8814B(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_READ_8814B) & BIT_MASK_BB_WRITE_READ_8814B) +#define BIT_SET_BB_WRITE_READ_8814B(x, v) \ + (BIT_CLEAR_BB_WRITE_READ_8814B(x) | BIT_BB_WRITE_READ_8814B(v)) + +#define BIT_SHIFT_BB_WRITE_EN_8814B 12 +#define BIT_MASK_BB_WRITE_EN_8814B 0xf +#define BIT_BB_WRITE_EN_8814B(x) \ + (((x) & BIT_MASK_BB_WRITE_EN_8814B) << BIT_SHIFT_BB_WRITE_EN_8814B) +#define BITS_BB_WRITE_EN_8814B \ + (BIT_MASK_BB_WRITE_EN_8814B << BIT_SHIFT_BB_WRITE_EN_8814B) +#define BIT_CLEAR_BB_WRITE_EN_8814B(x) ((x) & (~BITS_BB_WRITE_EN_8814B)) +#define BIT_GET_BB_WRITE_EN_8814B(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_EN_8814B) & BIT_MASK_BB_WRITE_EN_8814B) +#define BIT_SET_BB_WRITE_EN_8814B(x, v) \ + (BIT_CLEAR_BB_WRITE_EN_8814B(x) | BIT_BB_WRITE_EN_8814B(v)) + +#define BIT_SHIFT_BB_ADDR_8814B 2 +#define BIT_MASK_BB_ADDR_8814B 0x1ff +#define BIT_BB_ADDR_8814B(x) \ + (((x) & BIT_MASK_BB_ADDR_8814B) << BIT_SHIFT_BB_ADDR_8814B) +#define BITS_BB_ADDR_8814B (BIT_MASK_BB_ADDR_8814B << BIT_SHIFT_BB_ADDR_8814B) +#define BIT_CLEAR_BB_ADDR_8814B(x) ((x) & (~BITS_BB_ADDR_8814B)) +#define BIT_GET_BB_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_BB_ADDR_8814B) & BIT_MASK_BB_ADDR_8814B) +#define BIT_SET_BB_ADDR_8814B(x, v) \ + (BIT_CLEAR_BB_ADDR_8814B(x) | BIT_BB_ADDR_8814B(v)) + +#define BIT_BB_ERRACC_8814B BIT(0) + +/* 2 REG_BB_ACCESS_DATA_8814B */ + +#define BIT_SHIFT_BB_DATA_8814B 0 +#define BIT_MASK_BB_DATA_8814B 0xffffffffL +#define BIT_BB_DATA_8814B(x) \ + (((x) & BIT_MASK_BB_DATA_8814B) << BIT_SHIFT_BB_DATA_8814B) +#define BITS_BB_DATA_8814B (BIT_MASK_BB_DATA_8814B << BIT_SHIFT_BB_DATA_8814B) +#define BIT_CLEAR_BB_DATA_8814B(x) ((x) & (~BITS_BB_DATA_8814B)) +#define BIT_GET_BB_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_BB_DATA_8814B) & BIT_MASK_BB_DATA_8814B) +#define BIT_SET_BB_DATA_8814B(x, v) \ + (BIT_CLEAR_BB_DATA_8814B(x) | BIT_BB_DATA_8814B(v)) + +/* 2 REG_HMEBOX_E0_8814B */ + +#define BIT_SHIFT_HMEBOX_E0_8814B 0 +#define BIT_MASK_HMEBOX_E0_8814B 0xffffffffL +#define BIT_HMEBOX_E0_8814B(x) \ + (((x) & BIT_MASK_HMEBOX_E0_8814B) << BIT_SHIFT_HMEBOX_E0_8814B) +#define BITS_HMEBOX_E0_8814B \ + (BIT_MASK_HMEBOX_E0_8814B << BIT_SHIFT_HMEBOX_E0_8814B) +#define BIT_CLEAR_HMEBOX_E0_8814B(x) ((x) & (~BITS_HMEBOX_E0_8814B)) +#define BIT_GET_HMEBOX_E0_8814B(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E0_8814B) & BIT_MASK_HMEBOX_E0_8814B) +#define BIT_SET_HMEBOX_E0_8814B(x, v) \ + (BIT_CLEAR_HMEBOX_E0_8814B(x) | BIT_HMEBOX_E0_8814B(v)) + +/* 2 REG_HMEBOX_E1_8814B */ + +#define BIT_SHIFT_HMEBOX_E1_8814B 0 +#define BIT_MASK_HMEBOX_E1_8814B 0xffffffffL +#define BIT_HMEBOX_E1_8814B(x) \ + (((x) & BIT_MASK_HMEBOX_E1_8814B) << BIT_SHIFT_HMEBOX_E1_8814B) +#define BITS_HMEBOX_E1_8814B \ + (BIT_MASK_HMEBOX_E1_8814B << BIT_SHIFT_HMEBOX_E1_8814B) +#define BIT_CLEAR_HMEBOX_E1_8814B(x) ((x) & (~BITS_HMEBOX_E1_8814B)) +#define BIT_GET_HMEBOX_E1_8814B(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E1_8814B) & BIT_MASK_HMEBOX_E1_8814B) +#define BIT_SET_HMEBOX_E1_8814B(x, v) \ + (BIT_CLEAR_HMEBOX_E1_8814B(x) | BIT_HMEBOX_E1_8814B(v)) + +/* 2 REG_HMEBOX_E2_8814B */ + +#define BIT_SHIFT_HMEBOX_E2_8814B 0 +#define BIT_MASK_HMEBOX_E2_8814B 0xffffffffL +#define BIT_HMEBOX_E2_8814B(x) \ + (((x) & BIT_MASK_HMEBOX_E2_8814B) << BIT_SHIFT_HMEBOX_E2_8814B) +#define BITS_HMEBOX_E2_8814B \ + (BIT_MASK_HMEBOX_E2_8814B << BIT_SHIFT_HMEBOX_E2_8814B) +#define BIT_CLEAR_HMEBOX_E2_8814B(x) ((x) & (~BITS_HMEBOX_E2_8814B)) +#define BIT_GET_HMEBOX_E2_8814B(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E2_8814B) & BIT_MASK_HMEBOX_E2_8814B) +#define BIT_SET_HMEBOX_E2_8814B(x, v) \ + (BIT_CLEAR_HMEBOX_E2_8814B(x) | BIT_HMEBOX_E2_8814B(v)) + +/* 2 REG_HMEBOX_E3_8814B */ + +#define BIT_SHIFT_HMEBOX_E3_8814B 0 +#define BIT_MASK_HMEBOX_E3_8814B 0xffffffffL +#define BIT_HMEBOX_E3_8814B(x) \ + (((x) & BIT_MASK_HMEBOX_E3_8814B) << BIT_SHIFT_HMEBOX_E3_8814B) +#define BITS_HMEBOX_E3_8814B \ + (BIT_MASK_HMEBOX_E3_8814B << BIT_SHIFT_HMEBOX_E3_8814B) +#define BIT_CLEAR_HMEBOX_E3_8814B(x) ((x) & (~BITS_HMEBOX_E3_8814B)) +#define BIT_GET_HMEBOX_E3_8814B(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E3_8814B) & BIT_MASK_HMEBOX_E3_8814B) +#define BIT_SET_HMEBOX_E3_8814B(x, v) \ + (BIT_CLEAR_HMEBOX_E3_8814B(x) | BIT_HMEBOX_E3_8814B(v)) + +/* 2 REG_CR_EXT_8814B */ + +#define BIT_SHIFT_PHY_REQ_DELAY_8814B 24 +#define BIT_MASK_PHY_REQ_DELAY_8814B 0xf +#define BIT_PHY_REQ_DELAY_8814B(x) \ + (((x) & BIT_MASK_PHY_REQ_DELAY_8814B) << BIT_SHIFT_PHY_REQ_DELAY_8814B) +#define BITS_PHY_REQ_DELAY_8814B \ + (BIT_MASK_PHY_REQ_DELAY_8814B << BIT_SHIFT_PHY_REQ_DELAY_8814B) +#define BIT_CLEAR_PHY_REQ_DELAY_8814B(x) ((x) & (~BITS_PHY_REQ_DELAY_8814B)) +#define BIT_GET_PHY_REQ_DELAY_8814B(x) \ + (((x) >> BIT_SHIFT_PHY_REQ_DELAY_8814B) & BIT_MASK_PHY_REQ_DELAY_8814B) +#define BIT_SET_PHY_REQ_DELAY_8814B(x, v) \ + (BIT_CLEAR_PHY_REQ_DELAY_8814B(x) | BIT_PHY_REQ_DELAY_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_FW_FIFO_PTR_RST_8814B BIT(18) +#define BIT_PHY_FIFO_PTR_RST_8814B BIT(17) +#define BIT_SPD_DOWN_8814B BIT(16) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_NETYPE4_8814B 4 +#define BIT_MASK_NETYPE4_8814B 0x3 +#define BIT_NETYPE4_8814B(x) \ + (((x) & BIT_MASK_NETYPE4_8814B) << BIT_SHIFT_NETYPE4_8814B) +#define BITS_NETYPE4_8814B (BIT_MASK_NETYPE4_8814B << BIT_SHIFT_NETYPE4_8814B) +#define BIT_CLEAR_NETYPE4_8814B(x) ((x) & (~BITS_NETYPE4_8814B)) +#define BIT_GET_NETYPE4_8814B(x) \ + (((x) >> BIT_SHIFT_NETYPE4_8814B) & BIT_MASK_NETYPE4_8814B) +#define BIT_SET_NETYPE4_8814B(x, v) \ + (BIT_CLEAR_NETYPE4_8814B(x) | BIT_NETYPE4_8814B(v)) + +#define BIT_SHIFT_NETYPE3_8814B 2 +#define BIT_MASK_NETYPE3_8814B 0x3 +#define BIT_NETYPE3_8814B(x) \ + (((x) & BIT_MASK_NETYPE3_8814B) << BIT_SHIFT_NETYPE3_8814B) +#define BITS_NETYPE3_8814B (BIT_MASK_NETYPE3_8814B << BIT_SHIFT_NETYPE3_8814B) +#define BIT_CLEAR_NETYPE3_8814B(x) ((x) & (~BITS_NETYPE3_8814B)) +#define BIT_GET_NETYPE3_8814B(x) \ + (((x) >> BIT_SHIFT_NETYPE3_8814B) & BIT_MASK_NETYPE3_8814B) +#define BIT_SET_NETYPE3_8814B(x, v) \ + (BIT_CLEAR_NETYPE3_8814B(x) | BIT_NETYPE3_8814B(v)) + +#define BIT_SHIFT_NETYPE2_8814B 0 +#define BIT_MASK_NETYPE2_8814B 0x3 +#define BIT_NETYPE2_8814B(x) \ + (((x) & BIT_MASK_NETYPE2_8814B) << BIT_SHIFT_NETYPE2_8814B) +#define BITS_NETYPE2_8814B (BIT_MASK_NETYPE2_8814B << BIT_SHIFT_NETYPE2_8814B) +#define BIT_CLEAR_NETYPE2_8814B(x) ((x) & (~BITS_NETYPE2_8814B)) +#define BIT_GET_NETYPE2_8814B(x) \ + (((x) >> BIT_SHIFT_NETYPE2_8814B) & BIT_MASK_NETYPE2_8814B) +#define BIT_SET_NETYPE2_8814B(x, v) \ + (BIT_CLEAR_NETYPE2_8814B(x) | BIT_NETYPE2_8814B(v)) + +/* 2 REG_TC9_CTRL_8814B */ +#define BIT_TC9INT_EN_8814B BIT(26) +#define BIT_TC9MODE_8814B BIT(25) +#define BIT_TC9EN_8814B BIT(24) + +#define BIT_SHIFT_TC9DATA_8814B 0 +#define BIT_MASK_TC9DATA_8814B 0xffffff +#define BIT_TC9DATA_8814B(x) \ + (((x) & BIT_MASK_TC9DATA_8814B) << BIT_SHIFT_TC9DATA_8814B) +#define BITS_TC9DATA_8814B (BIT_MASK_TC9DATA_8814B << BIT_SHIFT_TC9DATA_8814B) +#define BIT_CLEAR_TC9DATA_8814B(x) ((x) & (~BITS_TC9DATA_8814B)) +#define BIT_GET_TC9DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC9DATA_8814B) & BIT_MASK_TC9DATA_8814B) +#define BIT_SET_TC9DATA_8814B(x, v) \ + (BIT_CLEAR_TC9DATA_8814B(x) | BIT_TC9DATA_8814B(v)) + +/* 2 REG_TC10_CTRL_8814B */ +#define BIT_TC10INT_EN_8814B BIT(26) +#define BIT_TC10MODE_8814B BIT(25) +#define BIT_TC10EN_8814B BIT(24) + +#define BIT_SHIFT_TC10DATA_8814B 0 +#define BIT_MASK_TC10DATA_8814B 0xffffff +#define BIT_TC10DATA_8814B(x) \ + (((x) & BIT_MASK_TC10DATA_8814B) << BIT_SHIFT_TC10DATA_8814B) +#define BITS_TC10DATA_8814B \ + (BIT_MASK_TC10DATA_8814B << BIT_SHIFT_TC10DATA_8814B) +#define BIT_CLEAR_TC10DATA_8814B(x) ((x) & (~BITS_TC10DATA_8814B)) +#define BIT_GET_TC10DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC10DATA_8814B) & BIT_MASK_TC10DATA_8814B) +#define BIT_SET_TC10DATA_8814B(x, v) \ + (BIT_CLEAR_TC10DATA_8814B(x) | BIT_TC10DATA_8814B(v)) + +/* 2 REG_TC11_CTRL_8814B */ +#define BIT_TC11INT_EN_8814B BIT(26) +#define BIT_TC11MODE_8814B BIT(25) +#define BIT_TC11EN_8814B BIT(24) + +#define BIT_SHIFT_TC11DATA_8814B 0 +#define BIT_MASK_TC11DATA_8814B 0xffffff +#define BIT_TC11DATA_8814B(x) \ + (((x) & BIT_MASK_TC11DATA_8814B) << BIT_SHIFT_TC11DATA_8814B) +#define BITS_TC11DATA_8814B \ + (BIT_MASK_TC11DATA_8814B << BIT_SHIFT_TC11DATA_8814B) +#define BIT_CLEAR_TC11DATA_8814B(x) ((x) & (~BITS_TC11DATA_8814B)) +#define BIT_GET_TC11DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC11DATA_8814B) & BIT_MASK_TC11DATA_8814B) +#define BIT_SET_TC11DATA_8814B(x, v) \ + (BIT_CLEAR_TC11DATA_8814B(x) | BIT_TC11DATA_8814B(v)) + +/* 2 REG_TC12_CTRL_8814B */ +#define BIT_TC12INT_EN_8814B BIT(26) +#define BIT_TC12MODE_8814B BIT(25) +#define BIT_TC12EN_8814B BIT(24) + +#define BIT_SHIFT_TC12DATA_8814B 0 +#define BIT_MASK_TC12DATA_8814B 0xffffff +#define BIT_TC12DATA_8814B(x) \ + (((x) & BIT_MASK_TC12DATA_8814B) << BIT_SHIFT_TC12DATA_8814B) +#define BITS_TC12DATA_8814B \ + (BIT_MASK_TC12DATA_8814B << BIT_SHIFT_TC12DATA_8814B) +#define BIT_CLEAR_TC12DATA_8814B(x) ((x) & (~BITS_TC12DATA_8814B)) +#define BIT_GET_TC12DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC12DATA_8814B) & BIT_MASK_TC12DATA_8814B) +#define BIT_SET_TC12DATA_8814B(x, v) \ + (BIT_CLEAR_TC12DATA_8814B(x) | BIT_TC12DATA_8814B(v)) + +/* 2 REG_FWFF_8814B */ + +#define BIT_SHIFT_PKTNUM_TH_V1_8814B 24 +#define BIT_MASK_PKTNUM_TH_V1_8814B 0xff +#define BIT_PKTNUM_TH_V1_8814B(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V1_8814B) << BIT_SHIFT_PKTNUM_TH_V1_8814B) +#define BITS_PKTNUM_TH_V1_8814B \ + (BIT_MASK_PKTNUM_TH_V1_8814B << BIT_SHIFT_PKTNUM_TH_V1_8814B) +#define BIT_CLEAR_PKTNUM_TH_V1_8814B(x) ((x) & (~BITS_PKTNUM_TH_V1_8814B)) +#define BIT_GET_PKTNUM_TH_V1_8814B(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V1_8814B) & BIT_MASK_PKTNUM_TH_V1_8814B) +#define BIT_SET_PKTNUM_TH_V1_8814B(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V1_8814B(x) | BIT_PKTNUM_TH_V1_8814B(v)) + +#define BIT_SHIFT_TIMER_TH_8814B 16 +#define BIT_MASK_TIMER_TH_8814B 0xff +#define BIT_TIMER_TH_8814B(x) \ + (((x) & BIT_MASK_TIMER_TH_8814B) << BIT_SHIFT_TIMER_TH_8814B) +#define BITS_TIMER_TH_8814B \ + (BIT_MASK_TIMER_TH_8814B << BIT_SHIFT_TIMER_TH_8814B) +#define BIT_CLEAR_TIMER_TH_8814B(x) ((x) & (~BITS_TIMER_TH_8814B)) +#define BIT_GET_TIMER_TH_8814B(x) \ + (((x) >> BIT_SHIFT_TIMER_TH_8814B) & BIT_MASK_TIMER_TH_8814B) +#define BIT_SET_TIMER_TH_8814B(x, v) \ + (BIT_CLEAR_TIMER_TH_8814B(x) | BIT_TIMER_TH_8814B(v)) + +#define BIT_SHIFT_RXPKT1ENADDR_8814B 0 +#define BIT_MASK_RXPKT1ENADDR_8814B 0xffff +#define BIT_RXPKT1ENADDR_8814B(x) \ + (((x) & BIT_MASK_RXPKT1ENADDR_8814B) << BIT_SHIFT_RXPKT1ENADDR_8814B) +#define BITS_RXPKT1ENADDR_8814B \ + (BIT_MASK_RXPKT1ENADDR_8814B << BIT_SHIFT_RXPKT1ENADDR_8814B) +#define BIT_CLEAR_RXPKT1ENADDR_8814B(x) ((x) & (~BITS_RXPKT1ENADDR_8814B)) +#define BIT_GET_RXPKT1ENADDR_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKT1ENADDR_8814B) & BIT_MASK_RXPKT1ENADDR_8814B) +#define BIT_SET_RXPKT1ENADDR_8814B(x, v) \ + (BIT_CLEAR_RXPKT1ENADDR_8814B(x) | BIT_RXPKT1ENADDR_8814B(v)) + +/* 2 REG_RXFF_PTR_V1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_RXFF0_RDPTR_V2_8814B 0 +#define BIT_MASK_RXFF0_RDPTR_V2_8814B 0x3ffff +#define BIT_RXFF0_RDPTR_V2_8814B(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR_V2_8814B) \ + << BIT_SHIFT_RXFF0_RDPTR_V2_8814B) +#define BITS_RXFF0_RDPTR_V2_8814B \ + (BIT_MASK_RXFF0_RDPTR_V2_8814B << BIT_SHIFT_RXFF0_RDPTR_V2_8814B) +#define BIT_CLEAR_RXFF0_RDPTR_V2_8814B(x) ((x) & (~BITS_RXFF0_RDPTR_V2_8814B)) +#define BIT_GET_RXFF0_RDPTR_V2_8814B(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2_8814B) & \ + BIT_MASK_RXFF0_RDPTR_V2_8814B) +#define BIT_SET_RXFF0_RDPTR_V2_8814B(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR_V2_8814B(x) | BIT_RXFF0_RDPTR_V2_8814B(v)) + +/* 2 REG_RXFF_WTR_V1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_RXFF0_WTPTR_V2_8814B 0 +#define BIT_MASK_RXFF0_WTPTR_V2_8814B 0x3ffff +#define BIT_RXFF0_WTPTR_V2_8814B(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR_V2_8814B) \ + << BIT_SHIFT_RXFF0_WTPTR_V2_8814B) +#define BITS_RXFF0_WTPTR_V2_8814B \ + (BIT_MASK_RXFF0_WTPTR_V2_8814B << BIT_SHIFT_RXFF0_WTPTR_V2_8814B) +#define BIT_CLEAR_RXFF0_WTPTR_V2_8814B(x) ((x) & (~BITS_RXFF0_WTPTR_V2_8814B)) +#define BIT_GET_RXFF0_WTPTR_V2_8814B(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2_8814B) & \ + BIT_MASK_RXFF0_WTPTR_V2_8814B) +#define BIT_SET_RXFF0_WTPTR_V2_8814B(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR_V2_8814B(x) | BIT_RXFF0_WTPTR_V2_8814B(v)) + +/* 2 REG_FE2IMR_8814B */ +#define BIT__FE4ISR__IND_MSK_8814B BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_EN_8814B BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_EN_8814B BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_EN_8814B BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_EN_8814B BIT(25) +#define BIT_FS_TXSC_VODONE_INT_EN_8814B BIT(24) +#define BIT_FS_ATIM_MB7_INT_EN_8814B BIT(23) +#define BIT_FS_ATIM_MB6_INT_EN_8814B BIT(22) +#define BIT_FS_ATIM_MB5_INT_EN_8814B BIT(21) +#define BIT_FS_ATIM_MB4_INT_EN_8814B BIT(20) +#define BIT_FS_ATIM_MB3_INT_EN_8814B BIT(19) +#define BIT_FS_ATIM_MB2_INT_EN_8814B BIT(18) +#define BIT_FS_ATIM_MB1_INT_EN_8814B BIT(17) +#define BIT_FS_ATIM_MB0_INT_EN_8814B BIT(16) +#define BIT_FS_TBTT4INT_EN_8814B BIT(11) +#define BIT_FS_TBTT3INT_EN_8814B BIT(10) +#define BIT_FS_TBTT2INT_EN_8814B BIT(9) +#define BIT_FS_TBTT1INT_EN_8814B BIT(8) +#define BIT_FS_TBTT0_MB7INT_EN_8814B BIT(7) +#define BIT_FS_TBTT0_MB6INT_EN_8814B BIT(6) +#define BIT_FS_TBTT0_MB5INT_EN_8814B BIT(5) +#define BIT_FS_TBTT0_MB4INT_EN_8814B BIT(4) +#define BIT_FS_TBTT0_MB3INT_EN_8814B BIT(3) +#define BIT_FS_TBTT0_MB2INT_EN_8814B BIT(2) +#define BIT_FS_TBTT0_MB1INT_EN_8814B BIT(1) +#define BIT_FS_TBTT0_INT_EN_8814B BIT(0) + +/* 2 REG_FE2ISR_8814B */ +#define BIT__FE4ISR__IND_INT_8814B BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_8814B BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_8814B BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_8814B BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_8814B BIT(25) +#define BIT_FS_TXSC_VODONE_INT_8814B BIT(24) +#define BIT_FS_ATIM_MB7_INT_8814B BIT(23) +#define BIT_FS_ATIM_MB6_INT_8814B BIT(22) +#define BIT_FS_ATIM_MB5_INT_8814B BIT(21) +#define BIT_FS_ATIM_MB4_INT_8814B BIT(20) +#define BIT_FS_ATIM_MB3_INT_8814B BIT(19) +#define BIT_FS_ATIM_MB2_INT_8814B BIT(18) +#define BIT_FS_ATIM_MB1_INT_8814B BIT(17) +#define BIT_FS_ATIM_MB0_INT_8814B BIT(16) +#define BIT_FS_TBTT4INT_8814B BIT(11) +#define BIT_FS_TBTT3INT_8814B BIT(10) +#define BIT_FS_TBTT2INT_8814B BIT(9) +#define BIT_FS_TBTT1INT_8814B BIT(8) +#define BIT_FS_TBTT0_MB7INT_8814B BIT(7) +#define BIT_FS_TBTT0_MB6INT_8814B BIT(6) +#define BIT_FS_TBTT0_MB5INT_8814B BIT(5) +#define BIT_FS_TBTT0_MB4INT_8814B BIT(4) +#define BIT_FS_TBTT0_MB3INT_8814B BIT(3) +#define BIT_FS_TBTT0_MB2INT_8814B BIT(2) +#define BIT_FS_TBTT0_MB1INT_8814B BIT(1) +#define BIT_FS_TBTT0_INT_8814B BIT(0) + +/* 2 REG_FE3IMR_8814B */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN_8814B BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN_8814B BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN_8814B BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN_8814B BIT(28) +#define BIT_FS_BCNDMA4_INT_EN_8814B BIT(27) +#define BIT_FS_BCNDMA3_INT_EN_8814B BIT(26) +#define BIT_FS_BCNDMA2_INT_EN_8814B BIT(25) +#define BIT_FS_BCNDMA1_INT_EN_8814B BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_EN_8814B BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_EN_8814B BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_EN_8814B BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_EN_8814B BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_EN_8814B BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_EN_8814B BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_EN_8814B BIT(17) +#define BIT_FS_BCNDMA0_INT_EN_8814B BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT__EN_8814B BIT(15) +#define BIT_FS_BCNERLY4_INT_EN_8814B BIT(11) +#define BIT_FS_BCNERLY3_INT_EN_8814B BIT(10) +#define BIT_FS_BCNERLY2_INT_EN_8814B BIT(9) +#define BIT_FS_BCNERLY1_INT_EN_8814B BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_EN_8814B BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_EN_8814B BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_EN_8814B BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_EN_8814B BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_EN_8814B BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_EN_8814B BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_EN_8814B BIT(1) +#define BIT_FS_BCNERLY0_INT_EN_8814B BIT(0) + +/* 2 REG_FE3ISR_8814B */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT_8814B BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT_8814B BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT_8814B BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT_8814B BIT(28) +#define BIT_FS_BCNDMA4_INT_8814B BIT(27) +#define BIT_FS_BCNDMA3_INT_8814B BIT(26) +#define BIT_FS_BCNDMA2_INT_8814B BIT(25) +#define BIT_FS_BCNDMA1_INT_8814B BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_8814B BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_8814B BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_8814B BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_8814B BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_8814B BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_8814B BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_8814B BIT(17) +#define BIT_FS_BCNDMA0_INT_8814B BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT_8814B BIT(15) +#define BIT_FS_BCNERLY4_INT_8814B BIT(11) +#define BIT_FS_BCNERLY3_INT_8814B BIT(10) +#define BIT_FS_BCNERLY2_INT_8814B BIT(9) +#define BIT_FS_BCNERLY1_INT_8814B BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_8814B BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_8814B BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_8814B BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_8814B BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_8814B BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_8814B BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_8814B BIT(1) +#define BIT_FS_BCNERLY0_INT_8814B BIT(0) + +/* 2 REG_FE4IMR_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_FS_CLI3_TXPKTIN_INT_EN_8814B BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_EN_8814B BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_EN_8814B BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_EN_8814B BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_EN_8814B BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_EN_8814B BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_EN_8814B BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_EN_8814B BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_EN_8814B BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_EN_8814B BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_EN_8814B BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_EN_8814B BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_EN_8814B BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_EN_8814B BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_EN_8814B BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_EN_8814B BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_EN_8814B BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_EN_8814B BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_EN_8814B BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_EN_8814B BIT(0) + +/* 2 REG_FE4ISR_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_P2P_PWROFF_NOA2_ERLY_INT_8814B BIT(22) +#define BIT_P2P_PWROFF_NOA1_ERLY_INT_8814B BIT(21) +#define BIT_P2P_PWROFF_NOA0_ERLY_INT_8814B BIT(20) +#define BIT_FS_CLI3_TXPKTIN_INT_8814B BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_8814B BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_8814B BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_8814B BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_8814B BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_8814B BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_8814B BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_8814B BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_8814B BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_8814B BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_8814B BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_8814B BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_8814B BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_8814B BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_8814B BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_8814B BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_8814B BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_8814B BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_8814B BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_8814B BIT(0) + +/* 2 REG_FT1IMR_8814B */ +#define BIT__FT2ISR__IND_MSK_8814B BIT(30) +#define BIT_FTM_PTT_INT_EN_8814B BIT(29) +#define BIT_RXFTMREQ_INT_EN_8814B BIT(28) +#define BIT_RXFTM_INT_EN_8814B BIT(27) +#define BIT_TXFTM_INT_EN_8814B BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_EN_8814B BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_EN_8814B BIT(24) +#define BIT_FS_MACID_SEARCH_FAIL_INT_EN_8814B BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_EN_8814B BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_EN_8814B BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_EN_8814B BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_EN_8814B BIT(18) +#define BIT_FS_CTWEND2_INT_EN_8814B BIT(17) +#define BIT_FS_CTWEND1_INT_EN_8814B BIT(16) +#define BIT_FS_CTWEND0_INT_EN_8814B BIT(15) +#define BIT_FS_TX_NULL1_INT_EN_8814B BIT(14) +#define BIT_FS_TX_NULL0_INT_EN_8814B BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_EN_8814B BIT(12) +#define BIT_FS_P2P_RFON2_INT_EN_8814B BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_EN_8814B BIT(10) +#define BIT_FS_P2P_RFON1_INT_EN_8814B BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_EN_8814B BIT(8) +#define BIT_FS_P2P_RFON0_INT_EN_8814B BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_EN_8814B BIT(6) +#define BIT_FS_RX_UAPSDMD1_EN_8814B BIT(5) +#define BIT_FS_RX_UAPSDMD0_EN_8814B BIT(4) +#define BIT_FS_TRIGGER_PKT_EN_8814B BIT(3) +#define BIT_FS_EOSP_INT_EN_8814B BIT(2) +#define BIT_FS_RPWM2_INT_EN_8814B BIT(1) +#define BIT_FS_RPWM_INT_EN_8814B BIT(0) + +/* 2 REG_FT1ISR_8814B */ +#define BIT__FT2ISR__IND_INT_8814B BIT(30) +#define BIT_FTM_PTT_INT_8814B BIT(29) +#define BIT_RXFTMREQ_INT_8814B BIT(28) +#define BIT_RXFTM_INT_8814B BIT(27) +#define BIT_TXFTM_INT_8814B BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_8814B BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_8814B BIT(24) +#define BIT_FS_MACID_SEARCH_FAIL_INT_8814B BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_8814B BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_8814B BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_8814B BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_8814B BIT(18) +#define BIT_FS_CTWEND2_INT_8814B BIT(17) +#define BIT_FS_CTWEND1_INT_8814B BIT(16) +#define BIT_FS_CTWEND0_INT_8814B BIT(15) +#define BIT_FS_TX_NULL1_INT_8814B BIT(14) +#define BIT_FS_TX_NULL0_INT_8814B BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_INT_8814B BIT(12) +#define BIT_FS_P2P_RFON2_INT_8814B BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_8814B BIT(10) +#define BIT_FS_P2P_RFON1_INT_8814B BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_8814B BIT(8) +#define BIT_FS_P2P_RFON0_INT_8814B BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_8814B BIT(6) +#define BIT_FS_RX_UAPSDMD1_INT_8814B BIT(5) +#define BIT_FS_RX_UAPSDMD0_INT_8814B BIT(4) +#define BIT_FS_TRIGGER_PKT_INT_8814B BIT(3) +#define BIT_FS_EOSP_INT_8814B BIT(2) +#define BIT_FS_RPWM2_INT_8814B BIT(1) +#define BIT_FS_RPWM_INT_8814B BIT(0) + +/* 2 REG_SPWR0_8814B */ + +#define BIT_SHIFT_MID_31TO0_8814B 0 +#define BIT_MASK_MID_31TO0_8814B 0xffffffffL +#define BIT_MID_31TO0_8814B(x) \ + (((x) & BIT_MASK_MID_31TO0_8814B) << BIT_SHIFT_MID_31TO0_8814B) +#define BITS_MID_31TO0_8814B \ + (BIT_MASK_MID_31TO0_8814B << BIT_SHIFT_MID_31TO0_8814B) +#define BIT_CLEAR_MID_31TO0_8814B(x) ((x) & (~BITS_MID_31TO0_8814B)) +#define BIT_GET_MID_31TO0_8814B(x) \ + (((x) >> BIT_SHIFT_MID_31TO0_8814B) & BIT_MASK_MID_31TO0_8814B) +#define BIT_SET_MID_31TO0_8814B(x, v) \ + (BIT_CLEAR_MID_31TO0_8814B(x) | BIT_MID_31TO0_8814B(v)) + +/* 2 REG_SPWR1_8814B */ + +#define BIT_SHIFT_MID_63TO32_8814B 0 +#define BIT_MASK_MID_63TO32_8814B 0xffffffffL +#define BIT_MID_63TO32_8814B(x) \ + (((x) & BIT_MASK_MID_63TO32_8814B) << BIT_SHIFT_MID_63TO32_8814B) +#define BITS_MID_63TO32_8814B \ + (BIT_MASK_MID_63TO32_8814B << BIT_SHIFT_MID_63TO32_8814B) +#define BIT_CLEAR_MID_63TO32_8814B(x) ((x) & (~BITS_MID_63TO32_8814B)) +#define BIT_GET_MID_63TO32_8814B(x) \ + (((x) >> BIT_SHIFT_MID_63TO32_8814B) & BIT_MASK_MID_63TO32_8814B) +#define BIT_SET_MID_63TO32_8814B(x, v) \ + (BIT_CLEAR_MID_63TO32_8814B(x) | BIT_MID_63TO32_8814B(v)) + +/* 2 REG_SPWR2_8814B */ + +#define BIT_SHIFT_MID_95O64_8814B 0 +#define BIT_MASK_MID_95O64_8814B 0xffffffffL +#define BIT_MID_95O64_8814B(x) \ + (((x) & BIT_MASK_MID_95O64_8814B) << BIT_SHIFT_MID_95O64_8814B) +#define BITS_MID_95O64_8814B \ + (BIT_MASK_MID_95O64_8814B << BIT_SHIFT_MID_95O64_8814B) +#define BIT_CLEAR_MID_95O64_8814B(x) ((x) & (~BITS_MID_95O64_8814B)) +#define BIT_GET_MID_95O64_8814B(x) \ + (((x) >> BIT_SHIFT_MID_95O64_8814B) & BIT_MASK_MID_95O64_8814B) +#define BIT_SET_MID_95O64_8814B(x, v) \ + (BIT_CLEAR_MID_95O64_8814B(x) | BIT_MID_95O64_8814B(v)) + +/* 2 REG_SPWR3_8814B */ + +#define BIT_SHIFT_MID_127TO96_8814B 0 +#define BIT_MASK_MID_127TO96_8814B 0xffffffffL +#define BIT_MID_127TO96_8814B(x) \ + (((x) & BIT_MASK_MID_127TO96_8814B) << BIT_SHIFT_MID_127TO96_8814B) +#define BITS_MID_127TO96_8814B \ + (BIT_MASK_MID_127TO96_8814B << BIT_SHIFT_MID_127TO96_8814B) +#define BIT_CLEAR_MID_127TO96_8814B(x) ((x) & (~BITS_MID_127TO96_8814B)) +#define BIT_GET_MID_127TO96_8814B(x) \ + (((x) >> BIT_SHIFT_MID_127TO96_8814B) & BIT_MASK_MID_127TO96_8814B) +#define BIT_SET_MID_127TO96_8814B(x, v) \ + (BIT_CLEAR_MID_127TO96_8814B(x) | BIT_MID_127TO96_8814B(v)) + +/* 2 REG_POWSEQ_8814B */ + +#define BIT_SHIFT_SEQNUM_MID_8814B 16 +#define BIT_MASK_SEQNUM_MID_8814B 0xffff +#define BIT_SEQNUM_MID_8814B(x) \ + (((x) & BIT_MASK_SEQNUM_MID_8814B) << BIT_SHIFT_SEQNUM_MID_8814B) +#define BITS_SEQNUM_MID_8814B \ + (BIT_MASK_SEQNUM_MID_8814B << BIT_SHIFT_SEQNUM_MID_8814B) +#define BIT_CLEAR_SEQNUM_MID_8814B(x) ((x) & (~BITS_SEQNUM_MID_8814B)) +#define BIT_GET_SEQNUM_MID_8814B(x) \ + (((x) >> BIT_SHIFT_SEQNUM_MID_8814B) & BIT_MASK_SEQNUM_MID_8814B) +#define BIT_SET_SEQNUM_MID_8814B(x, v) \ + (BIT_CLEAR_SEQNUM_MID_8814B(x) | BIT_SEQNUM_MID_8814B(v)) + +#define BIT_SHIFT_REF_MID_8814B 0 +#define BIT_MASK_REF_MID_8814B 0x7f +#define BIT_REF_MID_8814B(x) \ + (((x) & BIT_MASK_REF_MID_8814B) << BIT_SHIFT_REF_MID_8814B) +#define BITS_REF_MID_8814B (BIT_MASK_REF_MID_8814B << BIT_SHIFT_REF_MID_8814B) +#define BIT_CLEAR_REF_MID_8814B(x) ((x) & (~BITS_REF_MID_8814B)) +#define BIT_GET_REF_MID_8814B(x) \ + (((x) >> BIT_SHIFT_REF_MID_8814B) & BIT_MASK_REF_MID_8814B) +#define BIT_SET_REF_MID_8814B(x, v) \ + (BIT_CLEAR_REF_MID_8814B(x) | BIT_REF_MID_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_TC7_CTRL_V1_8814B */ +#define BIT_TC7INT_EN_8814B BIT(26) +#define BIT_TC7MODE_8814B BIT(25) +#define BIT_TC7EN_8814B BIT(24) + +#define BIT_SHIFT_TC7DATA_8814B 0 +#define BIT_MASK_TC7DATA_8814B 0xffffff +#define BIT_TC7DATA_8814B(x) \ + (((x) & BIT_MASK_TC7DATA_8814B) << BIT_SHIFT_TC7DATA_8814B) +#define BITS_TC7DATA_8814B (BIT_MASK_TC7DATA_8814B << BIT_SHIFT_TC7DATA_8814B) +#define BIT_CLEAR_TC7DATA_8814B(x) ((x) & (~BITS_TC7DATA_8814B)) +#define BIT_GET_TC7DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC7DATA_8814B) & BIT_MASK_TC7DATA_8814B) +#define BIT_SET_TC7DATA_8814B(x, v) \ + (BIT_CLEAR_TC7DATA_8814B(x) | BIT_TC7DATA_8814B(v)) + +/* 2 REG_TC8_CTRL_V1_8814B */ +#define BIT_TC8INT_EN_8814B BIT(26) +#define BIT_TC8MODE_8814B BIT(25) +#define BIT_TC8EN_8814B BIT(24) + +#define BIT_SHIFT_TC8DATA_8814B 0 +#define BIT_MASK_TC8DATA_8814B 0xffffff +#define BIT_TC8DATA_8814B(x) \ + (((x) & BIT_MASK_TC8DATA_8814B) << BIT_SHIFT_TC8DATA_8814B) +#define BITS_TC8DATA_8814B (BIT_MASK_TC8DATA_8814B << BIT_SHIFT_TC8DATA_8814B) +#define BIT_CLEAR_TC8DATA_8814B(x) ((x) & (~BITS_TC8DATA_8814B)) +#define BIT_GET_TC8DATA_8814B(x) \ + (((x) >> BIT_SHIFT_TC8DATA_8814B) & BIT_MASK_TC8DATA_8814B) +#define BIT_SET_TC8DATA_8814B(x, v) \ + (BIT_CLEAR_TC8DATA_8814B(x) | BIT_TC8DATA_8814B(v)) + +/* 2 REG_RX_BCN_TBTT_ITVL0_8814B */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8814B 24 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8814B 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT2_8814B(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8814B) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8814B) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT2_8814B \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8814B \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8814B) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8814B(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT2_8814B)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT2_8814B(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8814B) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8814B) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT2_8814B(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8814B(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT2_8814B(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8814B 16 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8814B 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT1_8814B(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8814B) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8814B) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT1_8814B \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8814B \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8814B) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8814B(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT1_8814B)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT1_8814B(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8814B) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8814B) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT1_8814B(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8814B(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT1_8814B(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8814B 8 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8814B 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT0_8814B(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8814B) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8814B) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT0_8814B \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8814B \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8814B) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8814B(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT0_8814B)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT0_8814B(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8814B) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8814B) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT0_8814B(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8814B(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT0_8814B(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8814B 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8814B 0xff +#define BIT_RX_BCN_TBTT_ITVL_PORT0_8814B(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8814B) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8814B) +#define BITS_RX_BCN_TBTT_ITVL_PORT0_8814B \ + (BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8814B \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8814B) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8814B(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_PORT0_8814B)) +#define BIT_GET_RX_BCN_TBTT_ITVL_PORT0_8814B(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8814B) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8814B) +#define BIT_SET_RX_BCN_TBTT_ITVL_PORT0_8814B(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8814B(x) | \ + BIT_RX_BCN_TBTT_ITVL_PORT0_8814B(v)) + +/* 2 REG_RX_BCN_TBTT_ITVL1_8814B */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8814B 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8814B 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT3_8814B(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8814B) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8814B) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT3_8814B \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8814B \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8814B) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8814B(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT3_8814B)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT3_8814B(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8814B) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8814B) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT3_8814B(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8814B(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT3_8814B(v)) + +/* 2 REG_FWIMR1_8814B */ +#define BIT_FS_ATIM_MB15_INT_EN_8814B BIT(31) +#define BIT_FS_ATIM_MB14_INT_EN_8814B BIT(30) +#define BIT_FS_ATIM_MB13_INT_EN_8814B BIT(29) +#define BIT_FS_ATIM_MB12_INT_EN_8814B BIT(28) +#define BIT_FS_ATIM_MB11_INT_EN_8814B BIT(27) +#define BIT_FS_ATIM_MB10_INT_EN_8814B BIT(26) +#define BIT_FS_ATIM_MB9_INT_EN_8814B BIT(25) +#define BIT_FS_ATIM_MB8_INT_EN_8814B BIT(24) +#define BIT_FS_TXBCNERR_MB15_INT_EN_8814B BIT(23) +#define BIT_FS_TXBCNERR_MB14_INT_EN_8814B BIT(22) +#define BIT_FS_TXBCNERR_MB13_INT_EN_8814B BIT(21) +#define BIT_FS_TXBCNERR_MB12_INT_EN_8814B BIT(20) +#define BIT_FS_TXBCNERR_MB11_INT_EN_8814B BIT(19) +#define BIT_FS_TXBCNERR_MB10_INT_EN_8814B BIT(18) +#define BIT_FS_TXBCNERR_MB9_INT_EN_8814B BIT(17) +#define BIT_FS_TXBCNERR_MB8_INT_EN_8814B BIT(16) +#define BIT_FS_TXBCNOK_MB15_INT_EN_8814B BIT(15) +#define BIT_FS_TXBCNOK_MB14_INT_EN_8814B BIT(14) +#define BIT_FS_TXBCNOK_MB13_INT_EN_8814B BIT(13) +#define BIT_FS_TXBCNOK_MB12_INT_EN_8814B BIT(12) +#define BIT_FS_TXBCNOK_MB11_INT_EN_8814B BIT(11) +#define BIT_FS_TXBCNOK_MB10_INT_EN_8814B BIT(10) +#define BIT_FS_TXBCNOK_MB9_INT_EN_8814B BIT(9) +#define BIT_FS_TXBCNOK_MB8_INT_EN_8814B BIT(8) +#define BIT_FS_BCNERLY0_MB15INT_EN_8814B BIT(7) +#define BIT_FS_BCNERLY0_MB14INT_EN_8814B BIT(6) +#define BIT_FS_BCNERLY0_MB13INT_EN_8814B BIT(5) +#define BIT_FS_BCNERLY0_MB12INT_EN_8814B BIT(4) +#define BIT_FS_BCNERLY0_MB11INT_EN_8814B BIT(3) +#define BIT_FS_BCNERLY0_MB10INT_EN_8814B BIT(2) +#define BIT_FS_BCNERLY0_MB9INT_EN_8814B BIT(1) +#define BIT_FS_BCNERLY0_MB8INT_EN_8814B BIT(0) + +/* 2 REG_FWISR1_8814B */ +#define BIT_FS_ATIM_MB15_INT_8814B BIT(31) +#define BIT_FS_ATIM_MB14_INT_8814B BIT(30) +#define BIT_FS_ATIM_MB13_INT_8814B BIT(29) +#define BIT_FS_ATIM_MB12_INT_8814B BIT(28) +#define BIT_FS_ATIM_MB11_INT_8814B BIT(27) +#define BIT_FS_ATIM_MB10_INT_8814B BIT(26) +#define BIT_FS_ATIM_MB9_INT_8814B BIT(25) +#define BIT_FS_ATIM_MB8_INT_8814B BIT(24) +#define BIT_FS_TXBCNERR_MB15_INT_8814B BIT(23) +#define BIT_FS_TXBCNERR_MB14_INT_8814B BIT(22) +#define BIT_FS_TXBCNERR_MB13_INT_8814B BIT(21) +#define BIT_FS_TXBCNERR_MB12_INT_8814B BIT(20) +#define BIT_FS_TXBCNERR_MB11_INT_8814B BIT(19) +#define BIT_FS_TXBCNERR_MB10_INT_8814B BIT(18) +#define BIT_FS_TXBCNERR_MB9_INT_8814B BIT(17) +#define BIT_FS_TXBCNERR_MB8_INT_8814B BIT(16) +#define BIT_FS_TXBCNOK_MB15_INT_8814B BIT(15) +#define BIT_FS_TXBCNOK_MB14_INT_8814B BIT(14) +#define BIT_FS_TXBCNOK_MB13_INT_8814B BIT(13) +#define BIT_FS_TXBCNOK_MB12_INT_8814B BIT(12) +#define BIT_FS_TXBCNOK_MB11_INT_8814B BIT(11) +#define BIT_FS_TXBCNOK_MB10_INT_8814B BIT(10) +#define BIT_FS_TXBCNOK_MB9_INT_8814B BIT(9) +#define BIT_FS_TXBCNOK_MB8_INT_8814B BIT(8) +#define BIT_FS_BCNERLY0_MB15INT_8814B BIT(7) +#define BIT_FS_BCNERLY0_MB14INT_8814B BIT(6) +#define BIT_FS_BCNERLY0_MB13INT_8814B BIT(5) +#define BIT_FS_BCNERLY0_MB12INT_8814B BIT(4) +#define BIT_FS_BCNERLY0_MB11INT_8814B BIT(3) +#define BIT_FS_BCNERLY0_MB10INT_8814B BIT(2) +#define BIT_FS_BCNERLY0_MB9INT_8814B BIT(1) +#define BIT_FS_BCNERLY0_MB8INT_8814B BIT(0) + +/* 2 REG_FWIMR2_8814B */ +#define BIT_FS_BCNDMA0_MB15_INT_EN_8814B BIT(15) +#define BIT_FS_BCNDMA0_MB14_INT_EN_8814B BIT(14) +#define BIT_FS_BCNDMA0_MB13_INT_EN_8814B BIT(13) +#define BIT_FS_BCNDMA0_MB12_INT_EN_8814B BIT(12) +#define BIT_FS_BCNDMA0_MB11_INT_EN_8814B BIT(11) +#define BIT_FS_BCNDMA0_MB10_INT_EN_8814B BIT(10) +#define BIT_FS_BCNDMA0_MB9_INT_EN_8814B BIT(9) +#define BIT_FS_BCNDMA0_MB8_INT_EN_8814B BIT(8) +#define BIT_FS_TBTT0_MB15INT_EN_8814B BIT(7) +#define BIT_FS_TBTT0_MB14INT_EN_8814B BIT(6) +#define BIT_FS_TBTT0_MB13INT_EN_8814B BIT(5) +#define BIT_FS_TBTT0_MB12INT_EN_8814B BIT(4) +#define BIT_FS_TBTT0_MB11INT_EN_8814B BIT(3) +#define BIT_FS_TBTT0_MB10INT_EN_8814B BIT(2) +#define BIT_FS_TBTT0_MB9INT_EN_8814B BIT(1) +#define BIT_FS_TBTT0_MB8INT_EN_8814B BIT(0) + +/* 2 REG_FWISR2_8814B */ +#define BIT_FS_BCNDMA0_MB15_INT_8814B BIT(15) +#define BIT_FS_BCNDMA0_MB14_INT_8814B BIT(14) +#define BIT_FS_BCNDMA0_MB13_INT_8814B BIT(13) +#define BIT_FS_BCNDMA0_MB12_INT_8814B BIT(12) +#define BIT_FS_BCNDMA0_MB11_INT_8814B BIT(11) +#define BIT_FS_BCNDMA0_MB10_INT_8814B BIT(10) +#define BIT_FS_BCNDMA0_MB9_INT_8814B BIT(9) +#define BIT_FS_BCNDMA0_MB8_INT_8814B BIT(8) +#define BIT_FS_TBTT0_MB15INT_8814B BIT(7) +#define BIT_FS_TBTT0_MB14INT_8814B BIT(6) +#define BIT_FS_TBTT0_MB13INT_8814B BIT(5) +#define BIT_FS_TBTT0_MB12INT_8814B BIT(4) +#define BIT_FS_TBTT0_MB11INT_8814B BIT(3) +#define BIT_FS_TBTT0_MB10INT_8814B BIT(2) +#define BIT_FS_TBTT0_MB9INT_8814B BIT(1) +#define BIT_FS_TBTT0_MB8INT_8814B BIT(0) + +/* 2 REG_FWIMR3_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_FS_TXBCNOK_PORT4_INT_EN_8814B BIT(11) +#define BIT_FS_TXBCNOK_PORT3_INT_EN_8814B BIT(10) +#define BIT_FS_TXBCNOK_PORT2_INT_EN_8814B BIT(9) +#define BIT_FS_TXBCNOK_PORT1_INT_EN_8814B BIT(8) +#define BIT_FS_TXBCNERR_PORT4_INT_EN_8814B BIT(7) +#define BIT_FS_TXBCNERR_PORT3_INT_EN_8814B BIT(6) +#define BIT_FS_TXBCNERR_PORT2_INT_EN_8814B BIT(5) +#define BIT_FS_TXBCNERR_PORT1_INT_EN_8814B BIT(4) +#define BIT_FS_ATIM_PORT4_INT_EN_8814B BIT(3) +#define BIT_FS_ATIM_PORT3_INT_EN_8814B BIT(2) +#define BIT_FS_ATIM_PORT2_INT_EN_8814B BIT(1) +#define BIT_FS_ATIM_PORT1_INT_EN_8814B BIT(0) + +/* 2 REG_FWISR3_8814B */ +#define BIT_FS_TXBCNOK_PORT4_INT_8814B BIT(11) +#define BIT_FS_TXBCNOK_PORT3_INT_8814B BIT(10) +#define BIT_FS_TXBCNOK_PORT2_INT_8814B BIT(9) +#define BIT_FS_TXBCNOK_PORT1_INT_8814B BIT(8) +#define BIT_FS_TXBCNERR_PORT4_INT_8814B BIT(7) +#define BIT_FS_TXBCNERR_PORT3_INT_8814B BIT(6) +#define BIT_FS_TXBCNERR_PORT2_INT_8814B BIT(5) +#define BIT_FS_TXBCNERR_PORT1_INT_8814B BIT(4) +#define BIT_FS_ATIM_PORT4_INT_8814B BIT(3) +#define BIT_FS_ATIM_PORT3_INT_8814B BIT(2) +#define BIT_FS_ATIM_PORT2_INT_8814B BIT(1) +#define BIT_FS_ATIM_PORT1_INT_8814B BIT(0) + +/* 2 REG_SPEED_SENSOR_8814B */ +#define BIT_DSS_1_RST_N_8814B BIT(31) +#define BIT_DSS_1_SPEED_EN_8814B BIT(30) +#define BIT_DSS_1_WIRE_SEL_8814B BIT(29) +#define BIT_DSS_ENCLK_8814B BIT(28) + +#define BIT_SHIFT_DSS_1_RO_SEL_8814B 24 +#define BIT_MASK_DSS_1_RO_SEL_8814B 0x7 +#define BIT_DSS_1_RO_SEL_8814B(x) \ + (((x) & BIT_MASK_DSS_1_RO_SEL_8814B) << BIT_SHIFT_DSS_1_RO_SEL_8814B) +#define BITS_DSS_1_RO_SEL_8814B \ + (BIT_MASK_DSS_1_RO_SEL_8814B << BIT_SHIFT_DSS_1_RO_SEL_8814B) +#define BIT_CLEAR_DSS_1_RO_SEL_8814B(x) ((x) & (~BITS_DSS_1_RO_SEL_8814B)) +#define BIT_GET_DSS_1_RO_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_1_RO_SEL_8814B) & BIT_MASK_DSS_1_RO_SEL_8814B) +#define BIT_SET_DSS_1_RO_SEL_8814B(x, v) \ + (BIT_CLEAR_DSS_1_RO_SEL_8814B(x) | BIT_DSS_1_RO_SEL_8814B(v)) + +#define BIT_SHIFT_DSS_1_DATA_IN_8814B 0 +#define BIT_MASK_DSS_1_DATA_IN_8814B 0xfffff +#define BIT_DSS_1_DATA_IN_8814B(x) \ + (((x) & BIT_MASK_DSS_1_DATA_IN_8814B) << BIT_SHIFT_DSS_1_DATA_IN_8814B) +#define BITS_DSS_1_DATA_IN_8814B \ + (BIT_MASK_DSS_1_DATA_IN_8814B << BIT_SHIFT_DSS_1_DATA_IN_8814B) +#define BIT_CLEAR_DSS_1_DATA_IN_8814B(x) ((x) & (~BITS_DSS_1_DATA_IN_8814B)) +#define BIT_GET_DSS_1_DATA_IN_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_1_DATA_IN_8814B) & BIT_MASK_DSS_1_DATA_IN_8814B) +#define BIT_SET_DSS_1_DATA_IN_8814B(x, v) \ + (BIT_CLEAR_DSS_1_DATA_IN_8814B(x) | BIT_DSS_1_DATA_IN_8814B(v)) + +/* 2 REG_SPEED_SENSOR1_8814B */ +#define BIT_DSS_1_READY_8814B BIT(31) +#define BIT_DSS_1_WSORT_GO_8814B BIT(30) + +#define BIT_SHIFT_DSS_1_COUNT_OUT_8814B 0 +#define BIT_MASK_DSS_1_COUNT_OUT_8814B 0xfffff +#define BIT_DSS_1_COUNT_OUT_8814B(x) \ + (((x) & BIT_MASK_DSS_1_COUNT_OUT_8814B) \ + << BIT_SHIFT_DSS_1_COUNT_OUT_8814B) +#define BITS_DSS_1_COUNT_OUT_8814B \ + (BIT_MASK_DSS_1_COUNT_OUT_8814B << BIT_SHIFT_DSS_1_COUNT_OUT_8814B) +#define BIT_CLEAR_DSS_1_COUNT_OUT_8814B(x) ((x) & (~BITS_DSS_1_COUNT_OUT_8814B)) +#define BIT_GET_DSS_1_COUNT_OUT_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_1_COUNT_OUT_8814B) & \ + BIT_MASK_DSS_1_COUNT_OUT_8814B) +#define BIT_SET_DSS_1_COUNT_OUT_8814B(x, v) \ + (BIT_CLEAR_DSS_1_COUNT_OUT_8814B(x) | BIT_DSS_1_COUNT_OUT_8814B(v)) + +/* 2 REG_SPEED_SENSOR2_8814B */ +#define BIT_DSS_2_RST_N_8814B BIT(31) +#define BIT_DSS_2_SPEED_EN_8814B BIT(30) +#define BIT_DSS_2_WIRE_SEL_8814B BIT(29) +#define BIT_DSS_ENCLK_8814B BIT(28) + +#define BIT_SHIFT_DSS_2_RO_SEL_8814B 24 +#define BIT_MASK_DSS_2_RO_SEL_8814B 0x7 +#define BIT_DSS_2_RO_SEL_8814B(x) \ + (((x) & BIT_MASK_DSS_2_RO_SEL_8814B) << BIT_SHIFT_DSS_2_RO_SEL_8814B) +#define BITS_DSS_2_RO_SEL_8814B \ + (BIT_MASK_DSS_2_RO_SEL_8814B << BIT_SHIFT_DSS_2_RO_SEL_8814B) +#define BIT_CLEAR_DSS_2_RO_SEL_8814B(x) ((x) & (~BITS_DSS_2_RO_SEL_8814B)) +#define BIT_GET_DSS_2_RO_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_2_RO_SEL_8814B) & BIT_MASK_DSS_2_RO_SEL_8814B) +#define BIT_SET_DSS_2_RO_SEL_8814B(x, v) \ + (BIT_CLEAR_DSS_2_RO_SEL_8814B(x) | BIT_DSS_2_RO_SEL_8814B(v)) + +#define BIT_SHIFT_DSS_2_DATA_IN_8814B 0 +#define BIT_MASK_DSS_2_DATA_IN_8814B 0xfffff +#define BIT_DSS_2_DATA_IN_8814B(x) \ + (((x) & BIT_MASK_DSS_2_DATA_IN_8814B) << BIT_SHIFT_DSS_2_DATA_IN_8814B) +#define BITS_DSS_2_DATA_IN_8814B \ + (BIT_MASK_DSS_2_DATA_IN_8814B << BIT_SHIFT_DSS_2_DATA_IN_8814B) +#define BIT_CLEAR_DSS_2_DATA_IN_8814B(x) ((x) & (~BITS_DSS_2_DATA_IN_8814B)) +#define BIT_GET_DSS_2_DATA_IN_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_2_DATA_IN_8814B) & BIT_MASK_DSS_2_DATA_IN_8814B) +#define BIT_SET_DSS_2_DATA_IN_8814B(x, v) \ + (BIT_CLEAR_DSS_2_DATA_IN_8814B(x) | BIT_DSS_2_DATA_IN_8814B(v)) + +/* 2 REG_SPEED_SENSOR3_8814B */ +#define BIT_DSS_2_READY_8814B BIT(31) +#define BIT_DSS_2_WSORT_GO_8814B BIT(30) + +#define BIT_SHIFT_DSS_2_COUNT_OUT_8814B 0 +#define BIT_MASK_DSS_2_COUNT_OUT_8814B 0xfffff +#define BIT_DSS_2_COUNT_OUT_8814B(x) \ + (((x) & BIT_MASK_DSS_2_COUNT_OUT_8814B) \ + << BIT_SHIFT_DSS_2_COUNT_OUT_8814B) +#define BITS_DSS_2_COUNT_OUT_8814B \ + (BIT_MASK_DSS_2_COUNT_OUT_8814B << BIT_SHIFT_DSS_2_COUNT_OUT_8814B) +#define BIT_CLEAR_DSS_2_COUNT_OUT_8814B(x) ((x) & (~BITS_DSS_2_COUNT_OUT_8814B)) +#define BIT_GET_DSS_2_COUNT_OUT_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_2_COUNT_OUT_8814B) & \ + BIT_MASK_DSS_2_COUNT_OUT_8814B) +#define BIT_SET_DSS_2_COUNT_OUT_8814B(x, v) \ + (BIT_CLEAR_DSS_2_COUNT_OUT_8814B(x) | BIT_DSS_2_COUNT_OUT_8814B(v)) + +/* 2 REG_SPEED_SENSOR4_8814B */ +#define BIT_DSS_3_RST_N_8814B BIT(31) +#define BIT_DSS_3_SPEED_EN_8814B BIT(30) +#define BIT_DSS_3_WIRE_SEL_8814B BIT(29) +#define BIT_DSS_ENCLK_8814B BIT(28) + +#define BIT_SHIFT_DSS_3_RO_SEL_8814B 24 +#define BIT_MASK_DSS_3_RO_SEL_8814B 0x7 +#define BIT_DSS_3_RO_SEL_8814B(x) \ + (((x) & BIT_MASK_DSS_3_RO_SEL_8814B) << BIT_SHIFT_DSS_3_RO_SEL_8814B) +#define BITS_DSS_3_RO_SEL_8814B \ + (BIT_MASK_DSS_3_RO_SEL_8814B << BIT_SHIFT_DSS_3_RO_SEL_8814B) +#define BIT_CLEAR_DSS_3_RO_SEL_8814B(x) ((x) & (~BITS_DSS_3_RO_SEL_8814B)) +#define BIT_GET_DSS_3_RO_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_3_RO_SEL_8814B) & BIT_MASK_DSS_3_RO_SEL_8814B) +#define BIT_SET_DSS_3_RO_SEL_8814B(x, v) \ + (BIT_CLEAR_DSS_3_RO_SEL_8814B(x) | BIT_DSS_3_RO_SEL_8814B(v)) + +#define BIT_SHIFT_DSS_3_DATA_IN_8814B 0 +#define BIT_MASK_DSS_3_DATA_IN_8814B 0xfffff +#define BIT_DSS_3_DATA_IN_8814B(x) \ + (((x) & BIT_MASK_DSS_3_DATA_IN_8814B) << BIT_SHIFT_DSS_3_DATA_IN_8814B) +#define BITS_DSS_3_DATA_IN_8814B \ + (BIT_MASK_DSS_3_DATA_IN_8814B << BIT_SHIFT_DSS_3_DATA_IN_8814B) +#define BIT_CLEAR_DSS_3_DATA_IN_8814B(x) ((x) & (~BITS_DSS_3_DATA_IN_8814B)) +#define BIT_GET_DSS_3_DATA_IN_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_3_DATA_IN_8814B) & BIT_MASK_DSS_3_DATA_IN_8814B) +#define BIT_SET_DSS_3_DATA_IN_8814B(x, v) \ + (BIT_CLEAR_DSS_3_DATA_IN_8814B(x) | BIT_DSS_3_DATA_IN_8814B(v)) + +/* 2 REG_SPEED_SENSOR5_8814B */ +#define BIT_DSS_3_READY_8814B BIT(31) +#define BIT_DSS_3_WSORT_GO_8814B BIT(30) + +#define BIT_SHIFT_DSS_3_COUNT_OUT_8814B 0 +#define BIT_MASK_DSS_3_COUNT_OUT_8814B 0xfffff +#define BIT_DSS_3_COUNT_OUT_8814B(x) \ + (((x) & BIT_MASK_DSS_3_COUNT_OUT_8814B) \ + << BIT_SHIFT_DSS_3_COUNT_OUT_8814B) +#define BITS_DSS_3_COUNT_OUT_8814B \ + (BIT_MASK_DSS_3_COUNT_OUT_8814B << BIT_SHIFT_DSS_3_COUNT_OUT_8814B) +#define BIT_CLEAR_DSS_3_COUNT_OUT_8814B(x) ((x) & (~BITS_DSS_3_COUNT_OUT_8814B)) +#define BIT_GET_DSS_3_COUNT_OUT_8814B(x) \ + (((x) >> BIT_SHIFT_DSS_3_COUNT_OUT_8814B) & \ + BIT_MASK_DSS_3_COUNT_OUT_8814B) +#define BIT_SET_DSS_3_COUNT_OUT_8814B(x, v) \ + (BIT_CLEAR_DSS_3_COUNT_OUT_8814B(x) | BIT_DSS_3_COUNT_OUT_8814B(v)) + +/* 2 REG_RXPKTBUF_1_MAX_ADDR_8814B */ + +#define BIT_SHIFT_RXPKTBUF_SIZE_8814B 30 +#define BIT_MASK_RXPKTBUF_SIZE_8814B 0x3 +#define BIT_RXPKTBUF_SIZE_8814B(x) \ + (((x) & BIT_MASK_RXPKTBUF_SIZE_8814B) << BIT_SHIFT_RXPKTBUF_SIZE_8814B) +#define BITS_RXPKTBUF_SIZE_8814B \ + (BIT_MASK_RXPKTBUF_SIZE_8814B << BIT_SHIFT_RXPKTBUF_SIZE_8814B) +#define BIT_CLEAR_RXPKTBUF_SIZE_8814B(x) ((x) & (~BITS_RXPKTBUF_SIZE_8814B)) +#define BIT_GET_RXPKTBUF_SIZE_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKTBUF_SIZE_8814B) & BIT_MASK_RXPKTBUF_SIZE_8814B) +#define BIT_SET_RXPKTBUF_SIZE_8814B(x, v) \ + (BIT_CLEAR_RXPKTBUF_SIZE_8814B(x) | BIT_RXPKTBUF_SIZE_8814B(v)) + +#define BIT_RXPKTBUF_DBG_SEL_8814B BIT(29) + +#define BIT_SHIFT_RXPKTBUF_1_MAX_ADDR_8814B 0 +#define BIT_MASK_RXPKTBUF_1_MAX_ADDR_8814B 0x3ffff +#define BIT_RXPKTBUF_1_MAX_ADDR_8814B(x) \ + (((x) & BIT_MASK_RXPKTBUF_1_MAX_ADDR_8814B) \ + << BIT_SHIFT_RXPKTBUF_1_MAX_ADDR_8814B) +#define BITS_RXPKTBUF_1_MAX_ADDR_8814B \ + (BIT_MASK_RXPKTBUF_1_MAX_ADDR_8814B \ + << BIT_SHIFT_RXPKTBUF_1_MAX_ADDR_8814B) +#define BIT_CLEAR_RXPKTBUF_1_MAX_ADDR_8814B(x) \ + ((x) & (~BITS_RXPKTBUF_1_MAX_ADDR_8814B)) +#define BIT_GET_RXPKTBUF_1_MAX_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKTBUF_1_MAX_ADDR_8814B) & \ + BIT_MASK_RXPKTBUF_1_MAX_ADDR_8814B) +#define BIT_SET_RXPKTBUF_1_MAX_ADDR_8814B(x, v) \ + (BIT_CLEAR_RXPKTBUF_1_MAX_ADDR_8814B(x) | \ + BIT_RXPKTBUF_1_MAX_ADDR_8814B(v)) + +/* 2 REG_RXFWBUF_1_MAX_ADDR_8814B */ + +#define BIT_SHIFT_RXFWBUF_1_MAX_ADDR_8814B 0 +#define BIT_MASK_RXFWBUF_1_MAX_ADDR_8814B 0xffff +#define BIT_RXFWBUF_1_MAX_ADDR_8814B(x) \ + (((x) & BIT_MASK_RXFWBUF_1_MAX_ADDR_8814B) \ + << BIT_SHIFT_RXFWBUF_1_MAX_ADDR_8814B) +#define BITS_RXFWBUF_1_MAX_ADDR_8814B \ + (BIT_MASK_RXFWBUF_1_MAX_ADDR_8814B \ + << BIT_SHIFT_RXFWBUF_1_MAX_ADDR_8814B) +#define BIT_CLEAR_RXFWBUF_1_MAX_ADDR_8814B(x) \ + ((x) & (~BITS_RXFWBUF_1_MAX_ADDR_8814B)) +#define BIT_GET_RXFWBUF_1_MAX_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_RXFWBUF_1_MAX_ADDR_8814B) & \ + BIT_MASK_RXFWBUF_1_MAX_ADDR_8814B) +#define BIT_SET_RXFWBUF_1_MAX_ADDR_8814B(x, v) \ + (BIT_CLEAR_RXFWBUF_1_MAX_ADDR_8814B(x) | \ + BIT_RXFWBUF_1_MAX_ADDR_8814B(v)) + +/* 2 REG_IO_WRAP_ERR_FLAG_V1_8814B */ +#define BIT_IO_WRAP_ERR_8814B BIT(0) + +/* 2 REG_RXPKTBUF_1_READ_8814B */ + +#define BIT_SHIFT_RXPKTBUF_1_READ_8814B 0 +#define BIT_MASK_RXPKTBUF_1_READ_8814B 0x3ffff +#define BIT_RXPKTBUF_1_READ_8814B(x) \ + (((x) & BIT_MASK_RXPKTBUF_1_READ_8814B) \ + << BIT_SHIFT_RXPKTBUF_1_READ_8814B) +#define BITS_RXPKTBUF_1_READ_8814B \ + (BIT_MASK_RXPKTBUF_1_READ_8814B << BIT_SHIFT_RXPKTBUF_1_READ_8814B) +#define BIT_CLEAR_RXPKTBUF_1_READ_8814B(x) ((x) & (~BITS_RXPKTBUF_1_READ_8814B)) +#define BIT_GET_RXPKTBUF_1_READ_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKTBUF_1_READ_8814B) & \ + BIT_MASK_RXPKTBUF_1_READ_8814B) +#define BIT_SET_RXPKTBUF_1_READ_8814B(x, v) \ + (BIT_CLEAR_RXPKTBUF_1_READ_8814B(x) | BIT_RXPKTBUF_1_READ_8814B(v)) + +/* 2 REG_RXPKTBUF_1_WRITE_8814B */ + +#define BIT_SHIFT_RXPKTBUF_1_WRITE_8814B 0 +#define BIT_MASK_RXPKTBUF_1_WRITE_8814B 0x3ffff +#define BIT_RXPKTBUF_1_WRITE_8814B(x) \ + (((x) & BIT_MASK_RXPKTBUF_1_WRITE_8814B) \ + << BIT_SHIFT_RXPKTBUF_1_WRITE_8814B) +#define BITS_RXPKTBUF_1_WRITE_8814B \ + (BIT_MASK_RXPKTBUF_1_WRITE_8814B << BIT_SHIFT_RXPKTBUF_1_WRITE_8814B) +#define BIT_CLEAR_RXPKTBUF_1_WRITE_8814B(x) \ + ((x) & (~BITS_RXPKTBUF_1_WRITE_8814B)) +#define BIT_GET_RXPKTBUF_1_WRITE_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKTBUF_1_WRITE_8814B) & \ + BIT_MASK_RXPKTBUF_1_WRITE_8814B) +#define BIT_SET_RXPKTBUF_1_WRITE_8814B(x, v) \ + (BIT_CLEAR_RXPKTBUF_1_WRITE_8814B(x) | BIT_RXPKTBUF_1_WRITE_8814B(v)) + +/* 2 REG_BUFF_DBGUG_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_R_OQT_DBG_SEL_8814B 16 +#define BIT_MASK_R_OQT_DBG_SEL_8814B 0xff +#define BIT_R_OQT_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_R_OQT_DBG_SEL_8814B) << BIT_SHIFT_R_OQT_DBG_SEL_8814B) +#define BITS_R_OQT_DBG_SEL_8814B \ + (BIT_MASK_R_OQT_DBG_SEL_8814B << BIT_SHIFT_R_OQT_DBG_SEL_8814B) +#define BIT_CLEAR_R_OQT_DBG_SEL_8814B(x) ((x) & (~BITS_R_OQT_DBG_SEL_8814B)) +#define BIT_GET_R_OQT_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_R_OQT_DBG_SEL_8814B) & BIT_MASK_R_OQT_DBG_SEL_8814B) +#define BIT_SET_R_OQT_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_R_OQT_DBG_SEL_8814B(x) | BIT_R_OQT_DBG_SEL_8814B(v)) + +#define BIT_SHIFT_R_TXPKTBF_DBG_SEL_8814B 8 +#define BIT_MASK_R_TXPKTBF_DBG_SEL_8814B 0x7 +#define BIT_R_TXPKTBF_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_R_TXPKTBF_DBG_SEL_8814B) \ + << BIT_SHIFT_R_TXPKTBF_DBG_SEL_8814B) +#define BITS_R_TXPKTBF_DBG_SEL_8814B \ + (BIT_MASK_R_TXPKTBF_DBG_SEL_8814B << BIT_SHIFT_R_TXPKTBF_DBG_SEL_8814B) +#define BIT_CLEAR_R_TXPKTBF_DBG_SEL_8814B(x) \ + ((x) & (~BITS_R_TXPKTBF_DBG_SEL_8814B)) +#define BIT_GET_R_TXPKTBF_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_R_TXPKTBF_DBG_SEL_8814B) & \ + BIT_MASK_R_TXPKTBF_DBG_SEL_8814B) +#define BIT_SET_R_TXPKTBF_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_R_TXPKTBF_DBG_SEL_8814B(x) | BIT_R_TXPKTBF_DBG_SEL_8814B(v)) + +#define BIT_SHIFT_R_RXPKT_DBG_SEL_8814B 6 +#define BIT_MASK_R_RXPKT_DBG_SEL_8814B 0x3 +#define BIT_R_RXPKT_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_R_RXPKT_DBG_SEL_8814B) \ + << BIT_SHIFT_R_RXPKT_DBG_SEL_8814B) +#define BITS_R_RXPKT_DBG_SEL_8814B \ + (BIT_MASK_R_RXPKT_DBG_SEL_8814B << BIT_SHIFT_R_RXPKT_DBG_SEL_8814B) +#define BIT_CLEAR_R_RXPKT_DBG_SEL_8814B(x) ((x) & (~BITS_R_RXPKT_DBG_SEL_8814B)) +#define BIT_GET_R_RXPKT_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_R_RXPKT_DBG_SEL_8814B) & \ + BIT_MASK_R_RXPKT_DBG_SEL_8814B) +#define BIT_SET_R_RXPKT_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_R_RXPKT_DBG_SEL_8814B(x) | BIT_R_RXPKT_DBG_SEL_8814B(v)) + +#define BIT_SHIFT_R_RXPKTBF_DBG_SEL_8814B 0 +#define BIT_MASK_R_RXPKTBF_DBG_SEL_8814B 0x3 +#define BIT_R_RXPKTBF_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_R_RXPKTBF_DBG_SEL_8814B) \ + << BIT_SHIFT_R_RXPKTBF_DBG_SEL_8814B) +#define BITS_R_RXPKTBF_DBG_SEL_8814B \ + (BIT_MASK_R_RXPKTBF_DBG_SEL_8814B << BIT_SHIFT_R_RXPKTBF_DBG_SEL_8814B) +#define BIT_CLEAR_R_RXPKTBF_DBG_SEL_8814B(x) \ + ((x) & (~BITS_R_RXPKTBF_DBG_SEL_8814B)) +#define BIT_GET_R_RXPKTBF_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_R_RXPKTBF_DBG_SEL_8814B) & \ + BIT_MASK_R_RXPKTBF_DBG_SEL_8814B) +#define BIT_SET_R_RXPKTBF_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_R_RXPKTBF_DBG_SEL_8814B(x) | BIT_R_RXPKTBF_DBG_SEL_8814B(v)) + +/* 2 REG_RFE_CTRL_PAD_E2_8814B */ +#define BIT_RFE_CTRL_ANTSW_E2_8814B BIT(16) +#define BIT_RFE_CTRL_PIN15_E2_8814B BIT(15) +#define BIT_RFE_CTRL_PIN14_E2_8814B BIT(14) +#define BIT_RFE_CTRL_PIN13_E2_8814B BIT(13) +#define BIT_RFE_CTRL_PIN12_E2_8814B BIT(12) +#define BIT_RFE_CTRL_PIN11_E2_8814B BIT(11) +#define BIT_RFE_CTRL_PIN10_E2_8814B BIT(10) +#define BIT_RFE_CTRL_PIN9_E2_8814B BIT(9) +#define BIT_RFE_CTRL_PIN8_E2_8814B BIT(8) +#define BIT_RFE_CTRL_PIN7_E2_8814B BIT(7) +#define BIT_RFE_CTRL_PIN6_E2_8814B BIT(6) +#define BIT_RFE_CTRL_PIN5_E2_8814B BIT(5) +#define BIT_RFE_CTRL_PIN4_E2_8814B BIT(4) +#define BIT_RFE_CTRL_PIN3_E2_8814B BIT(3) +#define BIT_RFE_CTRL_PIN2_E2_8814B BIT(2) +#define BIT_RFE_CTRL_PIN1_E2_8814B BIT(1) +#define BIT_RFE_CTRL_PIN0_E2_8814B BIT(0) + +/* 2 REG_RFE_CTRL_PAD_SR_8814B */ +#define BIT_RFE_CTRL_ANTSW_SR_8814B BIT(16) +#define BIT_RFE_CTRL_PIN15_SR_8814B BIT(15) +#define BIT_RFE_CTRL_PIN14_SR_8814B BIT(14) +#define BIT_RFE_CTRL_PIN13_SR_8814B BIT(13) +#define BIT_RFE_CTRL_PIN12_SR_8814B BIT(12) +#define BIT_RFE_CTRL_PIN11_SR_8814B BIT(11) +#define BIT_RFE_CTRL_PIN10_SR_8814B BIT(10) +#define BIT_RFE_CTRL_PIN9_SR_8814B BIT(9) +#define BIT_RFE_CTRL_PIN8_SR_8814B BIT(8) +#define BIT_RFE_CTRL_PIN7_SR_8814B BIT(7) +#define BIT_RFE_CTRL_PIN6_SR_8814B BIT(6) +#define BIT_RFE_CTRL_PIN5_SR_8814B BIT(5) +#define BIT_RFE_CTRL_PIN4_SR_8814B BIT(4) +#define BIT_RFE_CTRL_PIN3_SR_8814B BIT(3) +#define BIT_RFE_CTRL_PIN2_SR_8814B BIT(2) +#define BIT_RFE_CTRL_PIN1_SR_8814B BIT(1) +#define BIT_RFE_CTRL_PIN0_SR_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_H2C_PRIORITY_SEL_8814B */ + +#define BIT_SHIFT_H2C_PRIORITY_SEL_8814B 0 +#define BIT_MASK_H2C_PRIORITY_SEL_8814B 0x3 +#define BIT_H2C_PRIORITY_SEL_8814B(x) \ + (((x) & BIT_MASK_H2C_PRIORITY_SEL_8814B) \ + << BIT_SHIFT_H2C_PRIORITY_SEL_8814B) +#define BITS_H2C_PRIORITY_SEL_8814B \ + (BIT_MASK_H2C_PRIORITY_SEL_8814B << BIT_SHIFT_H2C_PRIORITY_SEL_8814B) +#define BIT_CLEAR_H2C_PRIORITY_SEL_8814B(x) \ + ((x) & (~BITS_H2C_PRIORITY_SEL_8814B)) +#define BIT_GET_H2C_PRIORITY_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_H2C_PRIORITY_SEL_8814B) & \ + BIT_MASK_H2C_PRIORITY_SEL_8814B) +#define BIT_SET_H2C_PRIORITY_SEL_8814B(x, v) \ + (BIT_CLEAR_H2C_PRIORITY_SEL_8814B(x) | BIT_H2C_PRIORITY_SEL_8814B(v)) + +/* 2 REG_COUNTER_CTRL_8814B */ + +#define BIT_SHIFT_COUNTER_BASE_8814B 16 +#define BIT_MASK_COUNTER_BASE_8814B 0x1fff +#define BIT_COUNTER_BASE_8814B(x) \ + (((x) & BIT_MASK_COUNTER_BASE_8814B) << BIT_SHIFT_COUNTER_BASE_8814B) +#define BITS_COUNTER_BASE_8814B \ + (BIT_MASK_COUNTER_BASE_8814B << BIT_SHIFT_COUNTER_BASE_8814B) +#define BIT_CLEAR_COUNTER_BASE_8814B(x) ((x) & (~BITS_COUNTER_BASE_8814B)) +#define BIT_GET_COUNTER_BASE_8814B(x) \ + (((x) >> BIT_SHIFT_COUNTER_BASE_8814B) & BIT_MASK_COUNTER_BASE_8814B) +#define BIT_SET_COUNTER_BASE_8814B(x, v) \ + (BIT_CLEAR_COUNTER_BASE_8814B(x) | BIT_COUNTER_BASE_8814B(v)) + +#define BIT_EN_RTS_REQ_8814B BIT(9) +#define BIT_EN_EDCA_REQ_8814B BIT(8) +#define BIT_EN_PTCL_REQ_8814B BIT(7) +#define BIT_EN_SCH_REQ_8814B BIT(6) +#define BIT_USB_COUNT_EN_8814B BIT(5) +#define BIT_PCIE_COUNT_EN_8814B BIT(4) +#define BIT_RQPN_COUNT_EN_8814B BIT(3) +#define BIT_RDE_COUNT_EN_8814B BIT(2) +#define BIT_TDE_COUNT_EN_8814B BIT(1) +#define BIT_DISABLE_COUNTER_8814B BIT(0) + +/* 2 REG_COUNTER_THRESHOLD_8814B */ +#define BIT_SEL_ALL_MACID_8814B BIT(31) + +#define BIT_SHIFT_COUNTER_MACID_8814B 24 +#define BIT_MASK_COUNTER_MACID_8814B 0x7f +#define BIT_COUNTER_MACID_8814B(x) \ + (((x) & BIT_MASK_COUNTER_MACID_8814B) << BIT_SHIFT_COUNTER_MACID_8814B) +#define BITS_COUNTER_MACID_8814B \ + (BIT_MASK_COUNTER_MACID_8814B << BIT_SHIFT_COUNTER_MACID_8814B) +#define BIT_CLEAR_COUNTER_MACID_8814B(x) ((x) & (~BITS_COUNTER_MACID_8814B)) +#define BIT_GET_COUNTER_MACID_8814B(x) \ + (((x) >> BIT_SHIFT_COUNTER_MACID_8814B) & BIT_MASK_COUNTER_MACID_8814B) +#define BIT_SET_COUNTER_MACID_8814B(x, v) \ + (BIT_CLEAR_COUNTER_MACID_8814B(x) | BIT_COUNTER_MACID_8814B(v)) + +#define BIT_SHIFT_AGG_VALUE2_8814B 16 +#define BIT_MASK_AGG_VALUE2_8814B 0x7f +#define BIT_AGG_VALUE2_8814B(x) \ + (((x) & BIT_MASK_AGG_VALUE2_8814B) << BIT_SHIFT_AGG_VALUE2_8814B) +#define BITS_AGG_VALUE2_8814B \ + (BIT_MASK_AGG_VALUE2_8814B << BIT_SHIFT_AGG_VALUE2_8814B) +#define BIT_CLEAR_AGG_VALUE2_8814B(x) ((x) & (~BITS_AGG_VALUE2_8814B)) +#define BIT_GET_AGG_VALUE2_8814B(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE2_8814B) & BIT_MASK_AGG_VALUE2_8814B) +#define BIT_SET_AGG_VALUE2_8814B(x, v) \ + (BIT_CLEAR_AGG_VALUE2_8814B(x) | BIT_AGG_VALUE2_8814B(v)) + +#define BIT_SHIFT_AGG_VALUE1_8814B 8 +#define BIT_MASK_AGG_VALUE1_8814B 0x7f +#define BIT_AGG_VALUE1_8814B(x) \ + (((x) & BIT_MASK_AGG_VALUE1_8814B) << BIT_SHIFT_AGG_VALUE1_8814B) +#define BITS_AGG_VALUE1_8814B \ + (BIT_MASK_AGG_VALUE1_8814B << BIT_SHIFT_AGG_VALUE1_8814B) +#define BIT_CLEAR_AGG_VALUE1_8814B(x) ((x) & (~BITS_AGG_VALUE1_8814B)) +#define BIT_GET_AGG_VALUE1_8814B(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE1_8814B) & BIT_MASK_AGG_VALUE1_8814B) +#define BIT_SET_AGG_VALUE1_8814B(x, v) \ + (BIT_CLEAR_AGG_VALUE1_8814B(x) | BIT_AGG_VALUE1_8814B(v)) + +#define BIT_SHIFT_AGG_VALUE0_8814B 0 +#define BIT_MASK_AGG_VALUE0_8814B 0x7f +#define BIT_AGG_VALUE0_8814B(x) \ + (((x) & BIT_MASK_AGG_VALUE0_8814B) << BIT_SHIFT_AGG_VALUE0_8814B) +#define BITS_AGG_VALUE0_8814B \ + (BIT_MASK_AGG_VALUE0_8814B << BIT_SHIFT_AGG_VALUE0_8814B) +#define BIT_CLEAR_AGG_VALUE0_8814B(x) ((x) & (~BITS_AGG_VALUE0_8814B)) +#define BIT_GET_AGG_VALUE0_8814B(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE0_8814B) & BIT_MASK_AGG_VALUE0_8814B) +#define BIT_SET_AGG_VALUE0_8814B(x, v) \ + (BIT_CLEAR_AGG_VALUE0_8814B(x) | BIT_AGG_VALUE0_8814B(v)) + +/* 2 REG_COUNTER_SET_8814B */ + +#define BIT_SHIFT_REQUEST_RESET_8814B 16 +#define BIT_MASK_REQUEST_RESET_8814B 0xffff +#define BIT_REQUEST_RESET_8814B(x) \ + (((x) & BIT_MASK_REQUEST_RESET_8814B) << BIT_SHIFT_REQUEST_RESET_8814B) +#define BITS_REQUEST_RESET_8814B \ + (BIT_MASK_REQUEST_RESET_8814B << BIT_SHIFT_REQUEST_RESET_8814B) +#define BIT_CLEAR_REQUEST_RESET_8814B(x) ((x) & (~BITS_REQUEST_RESET_8814B)) +#define BIT_GET_REQUEST_RESET_8814B(x) \ + (((x) >> BIT_SHIFT_REQUEST_RESET_8814B) & BIT_MASK_REQUEST_RESET_8814B) +#define BIT_SET_REQUEST_RESET_8814B(x, v) \ + (BIT_CLEAR_REQUEST_RESET_8814B(x) | BIT_REQUEST_RESET_8814B(v)) + +#define BIT_SHIFT_REQUEST_START_8814B 0 +#define BIT_MASK_REQUEST_START_8814B 0xffff +#define BIT_REQUEST_START_8814B(x) \ + (((x) & BIT_MASK_REQUEST_START_8814B) << BIT_SHIFT_REQUEST_START_8814B) +#define BITS_REQUEST_START_8814B \ + (BIT_MASK_REQUEST_START_8814B << BIT_SHIFT_REQUEST_START_8814B) +#define BIT_CLEAR_REQUEST_START_8814B(x) ((x) & (~BITS_REQUEST_START_8814B)) +#define BIT_GET_REQUEST_START_8814B(x) \ + (((x) >> BIT_SHIFT_REQUEST_START_8814B) & BIT_MASK_REQUEST_START_8814B) +#define BIT_SET_REQUEST_START_8814B(x, v) \ + (BIT_CLEAR_REQUEST_START_8814B(x) | BIT_REQUEST_START_8814B(v)) + +/* 2 REG_COUNTER_OVERFLOW_8814B */ + +#define BIT_SHIFT_CNT_OVF_REG_8814B 0 +#define BIT_MASK_CNT_OVF_REG_8814B 0xffff +#define BIT_CNT_OVF_REG_8814B(x) \ + (((x) & BIT_MASK_CNT_OVF_REG_8814B) << BIT_SHIFT_CNT_OVF_REG_8814B) +#define BITS_CNT_OVF_REG_8814B \ + (BIT_MASK_CNT_OVF_REG_8814B << BIT_SHIFT_CNT_OVF_REG_8814B) +#define BIT_CLEAR_CNT_OVF_REG_8814B(x) ((x) & (~BITS_CNT_OVF_REG_8814B)) +#define BIT_GET_CNT_OVF_REG_8814B(x) \ + (((x) >> BIT_SHIFT_CNT_OVF_REG_8814B) & BIT_MASK_CNT_OVF_REG_8814B) +#define BIT_SET_CNT_OVF_REG_8814B(x, v) \ + (BIT_CLEAR_CNT_OVF_REG_8814B(x) | BIT_CNT_OVF_REG_8814B(v)) + +/* 2 REG_TXDMA_LEN_THRESHOLD_8814B */ + +#define BIT_SHIFT_TDE_LEN_TH1_8814B 16 +#define BIT_MASK_TDE_LEN_TH1_8814B 0xffff +#define BIT_TDE_LEN_TH1_8814B(x) \ + (((x) & BIT_MASK_TDE_LEN_TH1_8814B) << BIT_SHIFT_TDE_LEN_TH1_8814B) +#define BITS_TDE_LEN_TH1_8814B \ + (BIT_MASK_TDE_LEN_TH1_8814B << BIT_SHIFT_TDE_LEN_TH1_8814B) +#define BIT_CLEAR_TDE_LEN_TH1_8814B(x) ((x) & (~BITS_TDE_LEN_TH1_8814B)) +#define BIT_GET_TDE_LEN_TH1_8814B(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH1_8814B) & BIT_MASK_TDE_LEN_TH1_8814B) +#define BIT_SET_TDE_LEN_TH1_8814B(x, v) \ + (BIT_CLEAR_TDE_LEN_TH1_8814B(x) | BIT_TDE_LEN_TH1_8814B(v)) + +#define BIT_SHIFT_TDE_LEN_TH0_8814B 0 +#define BIT_MASK_TDE_LEN_TH0_8814B 0xffff +#define BIT_TDE_LEN_TH0_8814B(x) \ + (((x) & BIT_MASK_TDE_LEN_TH0_8814B) << BIT_SHIFT_TDE_LEN_TH0_8814B) +#define BITS_TDE_LEN_TH0_8814B \ + (BIT_MASK_TDE_LEN_TH0_8814B << BIT_SHIFT_TDE_LEN_TH0_8814B) +#define BIT_CLEAR_TDE_LEN_TH0_8814B(x) ((x) & (~BITS_TDE_LEN_TH0_8814B)) +#define BIT_GET_TDE_LEN_TH0_8814B(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH0_8814B) & BIT_MASK_TDE_LEN_TH0_8814B) +#define BIT_SET_TDE_LEN_TH0_8814B(x, v) \ + (BIT_CLEAR_TDE_LEN_TH0_8814B(x) | BIT_TDE_LEN_TH0_8814B(v)) + +/* 2 REG_RXDMA_LEN_THRESHOLD_8814B */ + +#define BIT_SHIFT_RDE_LEN_TH1_8814B 16 +#define BIT_MASK_RDE_LEN_TH1_8814B 0xffff +#define BIT_RDE_LEN_TH1_8814B(x) \ + (((x) & BIT_MASK_RDE_LEN_TH1_8814B) << BIT_SHIFT_RDE_LEN_TH1_8814B) +#define BITS_RDE_LEN_TH1_8814B \ + (BIT_MASK_RDE_LEN_TH1_8814B << BIT_SHIFT_RDE_LEN_TH1_8814B) +#define BIT_CLEAR_RDE_LEN_TH1_8814B(x) ((x) & (~BITS_RDE_LEN_TH1_8814B)) +#define BIT_GET_RDE_LEN_TH1_8814B(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH1_8814B) & BIT_MASK_RDE_LEN_TH1_8814B) +#define BIT_SET_RDE_LEN_TH1_8814B(x, v) \ + (BIT_CLEAR_RDE_LEN_TH1_8814B(x) | BIT_RDE_LEN_TH1_8814B(v)) + +#define BIT_SHIFT_RDE_LEN_TH0_8814B 0 +#define BIT_MASK_RDE_LEN_TH0_8814B 0xffff +#define BIT_RDE_LEN_TH0_8814B(x) \ + (((x) & BIT_MASK_RDE_LEN_TH0_8814B) << BIT_SHIFT_RDE_LEN_TH0_8814B) +#define BITS_RDE_LEN_TH0_8814B \ + (BIT_MASK_RDE_LEN_TH0_8814B << BIT_SHIFT_RDE_LEN_TH0_8814B) +#define BIT_CLEAR_RDE_LEN_TH0_8814B(x) ((x) & (~BITS_RDE_LEN_TH0_8814B)) +#define BIT_GET_RDE_LEN_TH0_8814B(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH0_8814B) & BIT_MASK_RDE_LEN_TH0_8814B) +#define BIT_SET_RDE_LEN_TH0_8814B(x, v) \ + (BIT_CLEAR_RDE_LEN_TH0_8814B(x) | BIT_RDE_LEN_TH0_8814B(v)) + +/* 2 REG_PCIE_EXEC_TIME_THRESHOLD_8814B */ + +#define BIT_SHIFT_COUNT_INT_SEL_8814B 16 +#define BIT_MASK_COUNT_INT_SEL_8814B 0x3 +#define BIT_COUNT_INT_SEL_8814B(x) \ + (((x) & BIT_MASK_COUNT_INT_SEL_8814B) << BIT_SHIFT_COUNT_INT_SEL_8814B) +#define BITS_COUNT_INT_SEL_8814B \ + (BIT_MASK_COUNT_INT_SEL_8814B << BIT_SHIFT_COUNT_INT_SEL_8814B) +#define BIT_CLEAR_COUNT_INT_SEL_8814B(x) ((x) & (~BITS_COUNT_INT_SEL_8814B)) +#define BIT_GET_COUNT_INT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_COUNT_INT_SEL_8814B) & BIT_MASK_COUNT_INT_SEL_8814B) +#define BIT_SET_COUNT_INT_SEL_8814B(x, v) \ + (BIT_CLEAR_COUNT_INT_SEL_8814B(x) | BIT_COUNT_INT_SEL_8814B(v)) + +#define BIT_SHIFT_EXEC_TIME_TH_8814B 0 +#define BIT_MASK_EXEC_TIME_TH_8814B 0xffff +#define BIT_EXEC_TIME_TH_8814B(x) \ + (((x) & BIT_MASK_EXEC_TIME_TH_8814B) << BIT_SHIFT_EXEC_TIME_TH_8814B) +#define BITS_EXEC_TIME_TH_8814B \ + (BIT_MASK_EXEC_TIME_TH_8814B << BIT_SHIFT_EXEC_TIME_TH_8814B) +#define BIT_CLEAR_EXEC_TIME_TH_8814B(x) ((x) & (~BITS_EXEC_TIME_TH_8814B)) +#define BIT_GET_EXEC_TIME_TH_8814B(x) \ + (((x) >> BIT_SHIFT_EXEC_TIME_TH_8814B) & BIT_MASK_EXEC_TIME_TH_8814B) +#define BIT_SET_EXEC_TIME_TH_8814B(x, v) \ + (BIT_CLEAR_EXEC_TIME_TH_8814B(x) | BIT_EXEC_TIME_TH_8814B(v)) + +/* 2 REG_FT2IMR_8814B */ +#define BIT_FS_CLI3_RX_UAPSDMD1_EN_8814B BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_EN_8814B BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_EN_8814B BIT(29) +#define BIT_FS_CLI3_EOSP_INT_EN_8814B BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_EN_8814B BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_EN_8814B BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_EN_8814B BIT(25) +#define BIT_FS_CLI2_EOSP_INT_EN_8814B BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_EN_8814B BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_EN_8814B BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_EN_8814B BIT(21) +#define BIT_FS_CLI1_EOSP_INT_EN_8814B BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_EN_8814B BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_EN_8814B BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_EN_8814B BIT(17) +#define BIT_FS_CLI0_EOSP_INT_EN_8814B BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN_8814B BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN_8814B BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_EN_8814B BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_EN_8814B BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_EN_8814B BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_EN_8814B BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_EN_8814B BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_EN_8814B BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_EN_8814B BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_EN_8814B BIT(0) + +/* 2 REG_FT2ISR_8814B */ +#define BIT_FS_CLI3_RX_UAPSDMD1_INT_8814B BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_INT_8814B BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_INT_8814B BIT(29) +#define BIT_FS_CLI3_EOSP_INT_8814B BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_INT_8814B BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_INT_8814B BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_INT_8814B BIT(25) +#define BIT_FS_CLI2_EOSP_INT_8814B BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_INT_8814B BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_INT_8814B BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_INT_8814B BIT(21) +#define BIT_FS_CLI1_EOSP_INT_8814B BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_INT_8814B BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_INT_8814B BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_INT_8814B BIT(17) +#define BIT_FS_CLI0_EOSP_INT_8814B BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT_8814B BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT_8814B BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_8814B BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_8814B BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_8814B BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_8814B BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_8814B BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_8814B BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_8814B BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_MSG2_8814B */ + +#define BIT_SHIFT_FW_MSG2_8814B 0 +#define BIT_MASK_FW_MSG2_8814B 0xffffffffL +#define BIT_FW_MSG2_8814B(x) \ + (((x) & BIT_MASK_FW_MSG2_8814B) << BIT_SHIFT_FW_MSG2_8814B) +#define BITS_FW_MSG2_8814B (BIT_MASK_FW_MSG2_8814B << BIT_SHIFT_FW_MSG2_8814B) +#define BIT_CLEAR_FW_MSG2_8814B(x) ((x) & (~BITS_FW_MSG2_8814B)) +#define BIT_GET_FW_MSG2_8814B(x) \ + (((x) >> BIT_SHIFT_FW_MSG2_8814B) & BIT_MASK_FW_MSG2_8814B) +#define BIT_SET_FW_MSG2_8814B(x, v) \ + (BIT_CLEAR_FW_MSG2_8814B(x) | BIT_FW_MSG2_8814B(v)) + +/* 2 REG_MSG3_8814B */ + +#define BIT_SHIFT_FW_MSG3_8814B 0 +#define BIT_MASK_FW_MSG3_8814B 0xffffffffL +#define BIT_FW_MSG3_8814B(x) \ + (((x) & BIT_MASK_FW_MSG3_8814B) << BIT_SHIFT_FW_MSG3_8814B) +#define BITS_FW_MSG3_8814B (BIT_MASK_FW_MSG3_8814B << BIT_SHIFT_FW_MSG3_8814B) +#define BIT_CLEAR_FW_MSG3_8814B(x) ((x) & (~BITS_FW_MSG3_8814B)) +#define BIT_GET_FW_MSG3_8814B(x) \ + (((x) >> BIT_SHIFT_FW_MSG3_8814B) & BIT_MASK_FW_MSG3_8814B) +#define BIT_SET_FW_MSG3_8814B(x, v) \ + (BIT_CLEAR_FW_MSG3_8814B(x) | BIT_FW_MSG3_8814B(v)) + +/* 2 REG_MSG4_8814B */ + +#define BIT_SHIFT_FW_MSG4_8814B 0 +#define BIT_MASK_FW_MSG4_8814B 0xffffffffL +#define BIT_FW_MSG4_8814B(x) \ + (((x) & BIT_MASK_FW_MSG4_8814B) << BIT_SHIFT_FW_MSG4_8814B) +#define BITS_FW_MSG4_8814B (BIT_MASK_FW_MSG4_8814B << BIT_SHIFT_FW_MSG4_8814B) +#define BIT_CLEAR_FW_MSG4_8814B(x) ((x) & (~BITS_FW_MSG4_8814B)) +#define BIT_GET_FW_MSG4_8814B(x) \ + (((x) >> BIT_SHIFT_FW_MSG4_8814B) & BIT_MASK_FW_MSG4_8814B) +#define BIT_SET_FW_MSG4_8814B(x, v) \ + (BIT_CLEAR_FW_MSG4_8814B(x) | BIT_FW_MSG4_8814B(v)) + +/* 2 REG_MSG5_8814B */ + +#define BIT_SHIFT_FW_MSG5_8814B 0 +#define BIT_MASK_FW_MSG5_8814B 0xffffffffL +#define BIT_FW_MSG5_8814B(x) \ + (((x) & BIT_MASK_FW_MSG5_8814B) << BIT_SHIFT_FW_MSG5_8814B) +#define BITS_FW_MSG5_8814B (BIT_MASK_FW_MSG5_8814B << BIT_SHIFT_FW_MSG5_8814B) +#define BIT_CLEAR_FW_MSG5_8814B(x) ((x) & (~BITS_FW_MSG5_8814B)) +#define BIT_GET_FW_MSG5_8814B(x) \ + (((x) >> BIT_SHIFT_FW_MSG5_8814B) & BIT_MASK_FW_MSG5_8814B) +#define BIT_SET_FW_MSG5_8814B(x, v) \ + (BIT_CLEAR_FW_MSG5_8814B(x) | BIT_FW_MSG5_8814B(v)) + +/* 2 REG_BIST_RSTN0_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BIST_RSTN2_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BIST_MODE_NRML0_8814B */ + +/* 2 REG_BIST_MODE_NRML1_8814B */ + +/* 2 REG_BIST_MODE_NRML2_8814B */ + +/* 2 REG_BIST_MODE_NRML3_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BIST_DONE_NRML_MAC_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BIST_DONE_NRML1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BIST_DONE_DRF_MAC_8814B */ + +/* 2 REG_BIST_DONE_DRF_8814B */ + +/* 2 REG_BIST_DONE_DRF1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BIST_FAIL_NRML_MAC_8814B */ + +/* 2 REG_BIST_FAIL_NRML_8814B */ + +/* 2 REG_BIST_FAIL_NRML1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BIST_FAIL_NRML_MAC_V1_8814B */ + +/* 2 REG_BIST_FAIL_NRML_V1_8814B */ + +/* 2 REG_BIST_FAIL_NRML1_V1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BIST_MISR_DATAOUT_8814B */ + +/* 2 REG_BIST_MISR_DATAOUT1_8814B */ + +/* 2 REG_BIST_MISR_DATAOUT_CPU_8814B */ + +/* 2 REG_BIST_MISR_DATAOUT_CPU1_8814B */ + +/* 2 REG_BIST_MISR_DATAOUT_CPU2_8814B */ + +/* 2 REG_BIST_MISR_DATOUT_CPU3_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BCN_CTRL_0_8814B */ +#define BIT_BCN1_VALID_8814B BIT(31) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_BCN1_HEAD_8814B 16 +#define BIT_MASK_BCN1_HEAD_8814B 0xfff +#define BIT_BCN1_HEAD_8814B(x) \ + (((x) & BIT_MASK_BCN1_HEAD_8814B) << BIT_SHIFT_BCN1_HEAD_8814B) +#define BITS_BCN1_HEAD_8814B \ + (BIT_MASK_BCN1_HEAD_8814B << BIT_SHIFT_BCN1_HEAD_8814B) +#define BIT_CLEAR_BCN1_HEAD_8814B(x) ((x) & (~BITS_BCN1_HEAD_8814B)) +#define BIT_GET_BCN1_HEAD_8814B(x) \ + (((x) >> BIT_SHIFT_BCN1_HEAD_8814B) & BIT_MASK_BCN1_HEAD_8814B) +#define BIT_SET_BCN1_HEAD_8814B(x, v) \ + (BIT_CLEAR_BCN1_HEAD_8814B(x) | BIT_BCN1_HEAD_8814B(v)) + +#define BIT_BCN0_VALID_8814B BIT(15) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_BCN0_HEAD_8814B 0 +#define BIT_MASK_BCN0_HEAD_8814B 0xfff +#define BIT_BCN0_HEAD_8814B(x) \ + (((x) & BIT_MASK_BCN0_HEAD_8814B) << BIT_SHIFT_BCN0_HEAD_8814B) +#define BITS_BCN0_HEAD_8814B \ + (BIT_MASK_BCN0_HEAD_8814B << BIT_SHIFT_BCN0_HEAD_8814B) +#define BIT_CLEAR_BCN0_HEAD_8814B(x) ((x) & (~BITS_BCN0_HEAD_8814B)) +#define BIT_GET_BCN0_HEAD_8814B(x) \ + (((x) >> BIT_SHIFT_BCN0_HEAD_8814B) & BIT_MASK_BCN0_HEAD_8814B) +#define BIT_SET_BCN0_HEAD_8814B(x, v) \ + (BIT_CLEAR_BCN0_HEAD_8814B(x) | BIT_BCN0_HEAD_8814B(v)) + +/* 2 REG_BCN_CTRL_1_8814B */ +#define BIT_BCN3_VALID_8814B BIT(31) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_BCN3_HEAD_8814B 16 +#define BIT_MASK_BCN3_HEAD_8814B 0xfff +#define BIT_BCN3_HEAD_8814B(x) \ + (((x) & BIT_MASK_BCN3_HEAD_8814B) << BIT_SHIFT_BCN3_HEAD_8814B) +#define BITS_BCN3_HEAD_8814B \ + (BIT_MASK_BCN3_HEAD_8814B << BIT_SHIFT_BCN3_HEAD_8814B) +#define BIT_CLEAR_BCN3_HEAD_8814B(x) ((x) & (~BITS_BCN3_HEAD_8814B)) +#define BIT_GET_BCN3_HEAD_8814B(x) \ + (((x) >> BIT_SHIFT_BCN3_HEAD_8814B) & BIT_MASK_BCN3_HEAD_8814B) +#define BIT_SET_BCN3_HEAD_8814B(x, v) \ + (BIT_CLEAR_BCN3_HEAD_8814B(x) | BIT_BCN3_HEAD_8814B(v)) + +#define BIT_BCN2_VALID_8814B BIT(15) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_BCN2_HEAD_8814B 0 +#define BIT_MASK_BCN2_HEAD_8814B 0xfff +#define BIT_BCN2_HEAD_8814B(x) \ + (((x) & BIT_MASK_BCN2_HEAD_8814B) << BIT_SHIFT_BCN2_HEAD_8814B) +#define BITS_BCN2_HEAD_8814B \ + (BIT_MASK_BCN2_HEAD_8814B << BIT_SHIFT_BCN2_HEAD_8814B) +#define BIT_CLEAR_BCN2_HEAD_8814B(x) ((x) & (~BITS_BCN2_HEAD_8814B)) +#define BIT_GET_BCN2_HEAD_8814B(x) \ + (((x) >> BIT_SHIFT_BCN2_HEAD_8814B) & BIT_MASK_BCN2_HEAD_8814B) +#define BIT_SET_BCN2_HEAD_8814B(x, v) \ + (BIT_CLEAR_BCN2_HEAD_8814B(x) | BIT_BCN2_HEAD_8814B(v)) + +/* 2 REG_AUTO_LLT_V1_8814B */ + +#define BIT_SHIFT_MAX_TX_PKT_V1_8814B 24 +#define BIT_MASK_MAX_TX_PKT_V1_8814B 0xff +#define BIT_MAX_TX_PKT_V1_8814B(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_V1_8814B) << BIT_SHIFT_MAX_TX_PKT_V1_8814B) +#define BITS_MAX_TX_PKT_V1_8814B \ + (BIT_MASK_MAX_TX_PKT_V1_8814B << BIT_SHIFT_MAX_TX_PKT_V1_8814B) +#define BIT_CLEAR_MAX_TX_PKT_V1_8814B(x) ((x) & (~BITS_MAX_TX_PKT_V1_8814B)) +#define BIT_GET_MAX_TX_PKT_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_V1_8814B) & BIT_MASK_MAX_TX_PKT_V1_8814B) +#define BIT_SET_MAX_TX_PKT_V1_8814B(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_V1_8814B(x) | BIT_MAX_TX_PKT_V1_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_R_BCN_HEAD_SEL_V1_8814B 20 +#define BIT_MASK_R_BCN_HEAD_SEL_V1_8814B 0x7 +#define BIT_R_BCN_HEAD_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_R_BCN_HEAD_SEL_V1_8814B) \ + << BIT_SHIFT_R_BCN_HEAD_SEL_V1_8814B) +#define BITS_R_BCN_HEAD_SEL_V1_8814B \ + (BIT_MASK_R_BCN_HEAD_SEL_V1_8814B << BIT_SHIFT_R_BCN_HEAD_SEL_V1_8814B) +#define BIT_CLEAR_R_BCN_HEAD_SEL_V1_8814B(x) \ + ((x) & (~BITS_R_BCN_HEAD_SEL_V1_8814B)) +#define BIT_GET_R_BCN_HEAD_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_R_BCN_HEAD_SEL_V1_8814B) & \ + BIT_MASK_R_BCN_HEAD_SEL_V1_8814B) +#define BIT_SET_R_BCN_HEAD_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_R_BCN_HEAD_SEL_V1_8814B(x) | BIT_R_BCN_HEAD_SEL_V1_8814B(v)) + +#define BIT_SHIFT_LLT_FREE_PAGE_V2_8814B 8 +#define BIT_MASK_LLT_FREE_PAGE_V2_8814B 0xfff +#define BIT_LLT_FREE_PAGE_V2_8814B(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE_V2_8814B) \ + << BIT_SHIFT_LLT_FREE_PAGE_V2_8814B) +#define BITS_LLT_FREE_PAGE_V2_8814B \ + (BIT_MASK_LLT_FREE_PAGE_V2_8814B << BIT_SHIFT_LLT_FREE_PAGE_V2_8814B) +#define BIT_CLEAR_LLT_FREE_PAGE_V2_8814B(x) \ + ((x) & (~BITS_LLT_FREE_PAGE_V2_8814B)) +#define BIT_GET_LLT_FREE_PAGE_V2_8814B(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V2_8814B) & \ + BIT_MASK_LLT_FREE_PAGE_V2_8814B) +#define BIT_SET_LLT_FREE_PAGE_V2_8814B(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE_V2_8814B(x) | BIT_LLT_FREE_PAGE_V2_8814B(v)) + +#define BIT_SHIFT_BLK_DESC_NUM_8814B 4 +#define BIT_MASK_BLK_DESC_NUM_8814B 0xf +#define BIT_BLK_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_BLK_DESC_NUM_8814B) << BIT_SHIFT_BLK_DESC_NUM_8814B) +#define BITS_BLK_DESC_NUM_8814B \ + (BIT_MASK_BLK_DESC_NUM_8814B << BIT_SHIFT_BLK_DESC_NUM_8814B) +#define BIT_CLEAR_BLK_DESC_NUM_8814B(x) ((x) & (~BITS_BLK_DESC_NUM_8814B)) +#define BIT_GET_BLK_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_BLK_DESC_NUM_8814B) & BIT_MASK_BLK_DESC_NUM_8814B) +#define BIT_SET_BLK_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_BLK_DESC_NUM_8814B(x) | BIT_BLK_DESC_NUM_8814B(v)) + +#define BIT_TDE_ERROR_STOP_8814B BIT(3) +#define BIT_R_EN_BCN_SW_HEAD_SEL_8814B BIT(2) +#define BIT_LLT_DBG_SEL_8814B BIT(1) +#define BIT_AUTO_INIT_LLT_V1_8814B BIT(0) + +/* 2 REG_TXDMA_OFFSET_CHK_8814B */ +#define BIT_EM_CHKSUM_FIN_8814B BIT(31) +#define BIT_EMN_PCIE_DMA_MOD_8814B BIT(30) +#define BIT_EN_TXQUE_CLR_8814B BIT(29) +#define BIT_EN_PCIE_FIFO_MODE_8814B BIT(28) + +#define BIT_SHIFT_PG_UNDER_TH_V1_8814B 16 +#define BIT_MASK_PG_UNDER_TH_V1_8814B 0xfff +#define BIT_PG_UNDER_TH_V1_8814B(x) \ + (((x) & BIT_MASK_PG_UNDER_TH_V1_8814B) \ + << BIT_SHIFT_PG_UNDER_TH_V1_8814B) +#define BITS_PG_UNDER_TH_V1_8814B \ + (BIT_MASK_PG_UNDER_TH_V1_8814B << BIT_SHIFT_PG_UNDER_TH_V1_8814B) +#define BIT_CLEAR_PG_UNDER_TH_V1_8814B(x) ((x) & (~BITS_PG_UNDER_TH_V1_8814B)) +#define BIT_GET_PG_UNDER_TH_V1_8814B(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH_V1_8814B) & \ + BIT_MASK_PG_UNDER_TH_V1_8814B) +#define BIT_SET_PG_UNDER_TH_V1_8814B(x, v) \ + (BIT_CLEAR_PG_UNDER_TH_V1_8814B(x) | BIT_PG_UNDER_TH_V1_8814B(v)) + +#define BIT_R_EN_RESET_RESTORE_H2C_8814B BIT(15) +#define BIT_SDIO_TDE_FINISH_8814B BIT(14) +#define BIT_SDIO_TXDESC_CHKSUM_EN_8814B BIT(13) +#define BIT_RST_RDPTR_8814B BIT(12) +#define BIT_RST_WRPTR_8814B BIT(11) +#define BIT_CHK_PG_TH_EN_8814B BIT(10) +#define BIT_DROP_DATA_EN_8814B BIT(9) +#define BIT_CHECK_OFFSET_EN_8814B BIT(8) + +#define BIT_SHIFT_CHECK_OFFSET_8814B 0 +#define BIT_MASK_CHECK_OFFSET_8814B 0xff +#define BIT_CHECK_OFFSET_8814B(x) \ + (((x) & BIT_MASK_CHECK_OFFSET_8814B) << BIT_SHIFT_CHECK_OFFSET_8814B) +#define BITS_CHECK_OFFSET_8814B \ + (BIT_MASK_CHECK_OFFSET_8814B << BIT_SHIFT_CHECK_OFFSET_8814B) +#define BIT_CLEAR_CHECK_OFFSET_8814B(x) ((x) & (~BITS_CHECK_OFFSET_8814B)) +#define BIT_GET_CHECK_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_CHECK_OFFSET_8814B) & BIT_MASK_CHECK_OFFSET_8814B) +#define BIT_SET_CHECK_OFFSET_8814B(x, v) \ + (BIT_CLEAR_CHECK_OFFSET_8814B(x) | BIT_CHECK_OFFSET_8814B(v)) + +/* 2 REG_TXDMA_STATUS_8814B */ +#define BIT_AMSDU_PKT_SIZE_ERR_8814B BIT(31) +#define BIT_AMSDU_EN_ERR_8814B BIT(30) +#define BIT_CHKSUM_AMSDU_EN_ERR_8814B BIT(29) +#define BIT_TXPKTBF_REQ_ERR_8814B BIT(28) +#define BIT_OQT_UDN_16_8814B BIT(27) +#define BIT_OQT_OVF_16_8814B BIT(26) +#define BIT_OQT_UDN_14_15_8814B BIT(25) +#define BIT_OQT_OVF_14_15_8814B BIT(24) +#define BIT_OQT_UDN_13_8814B BIT(23) +#define BIT_OQT_OVF_13_8814B BIT(22) +#define BIT_OQT_UDN_12_8814B BIT(21) +#define BIT_OQT_OVF_12_8814B BIT(20) +#define BIT_OQT_UDN_8_11_8814B BIT(19) +#define BIT_OQT_OVF_8_11_8814B BIT(18) +#define BIT_OQT_UDN_4_7_8814B BIT(17) +#define BIT_OQT_OVF_4_7_8814B BIT(16) +#define BIT_PAYLOAD_CHKSUM_ERR_8814B BIT(15) +#define BIT_PAYLOAD_UDN_8814B BIT(14) +#define BIT_PAYLOAD_OVF_8814B BIT(13) +#define BIT_DSC_CHKSUM_FAIL_8814B BIT(12) +#define BIT_EP_QSEL_DIFF_8814B BIT(10) +#define BIT_TX_OFFS_UNMATCH_8814B BIT(9) +#define BIT_TXOQT_UDN_0_3_8814B BIT(8) +#define BIT_TXOQT_OVF_0_3_8814B BIT(7) +#define BIT_TXDMA_SFF_UDN_8814B BIT(6) +#define BIT_TXDMA_SFF_OVF_8814B BIT(5) +#define BIT_LLT_NULL_PG_8814B BIT(4) +#define BIT_PAGE_UDN_8814B BIT(3) +#define BIT_PAGE_OVF_8814B BIT(2) +#define BIT_TXFF_PG_UDN_8814B BIT(1) +#define BIT_TXFF_PG_OVF_8814B BIT(0) + +/* 2 REG_TX_DMA_DBG_8814B */ + +/* 2 REG_DMA_RQPN_INFO_PUB_8814B */ + +#define BIT_SHIFT_PUB_AVAL_PG_8814B 16 +#define BIT_MASK_PUB_AVAL_PG_8814B 0xfff +#define BIT_PUB_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_PUB_AVAL_PG_8814B) << BIT_SHIFT_PUB_AVAL_PG_8814B) +#define BITS_PUB_AVAL_PG_8814B \ + (BIT_MASK_PUB_AVAL_PG_8814B << BIT_SHIFT_PUB_AVAL_PG_8814B) +#define BIT_CLEAR_PUB_AVAL_PG_8814B(x) ((x) & (~BITS_PUB_AVAL_PG_8814B)) +#define BIT_GET_PUB_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_PUB_AVAL_PG_8814B) & BIT_MASK_PUB_AVAL_PG_8814B) +#define BIT_SET_PUB_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_PUB_AVAL_PG_8814B(x) | BIT_PUB_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_PUB_RSVD_PG_8814B 0 +#define BIT_MASK_PUB_RSVD_PG_8814B 0xfff +#define BIT_PUB_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_PUB_RSVD_PG_8814B) << BIT_SHIFT_PUB_RSVD_PG_8814B) +#define BITS_PUB_RSVD_PG_8814B \ + (BIT_MASK_PUB_RSVD_PG_8814B << BIT_SHIFT_PUB_RSVD_PG_8814B) +#define BIT_CLEAR_PUB_RSVD_PG_8814B(x) ((x) & (~BITS_PUB_RSVD_PG_8814B)) +#define BIT_GET_PUB_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_PUB_RSVD_PG_8814B) & BIT_MASK_PUB_RSVD_PG_8814B) +#define BIT_SET_PUB_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_PUB_RSVD_PG_8814B(x) | BIT_PUB_RSVD_PG_8814B(v)) + +/* 2 REG_RQPN_CTRL_2_V1_8814B */ +#define BIT_LD_RQPN_V1_8814B BIT(31) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CH16_PUBLIC_DIS_8814B BIT(16) +#define BIT_CH15_PUBLIC_DIS_8814B BIT(15) +#define BIT_CH14_PUBLIC_DIS_8814B BIT(14) +#define BIT_CH13_PUBLIC_DIS_8814B BIT(13) +#define BIT_CH12_PUBLIC_DIS_8814B BIT(12) +#define BIT_CH11_PUBLIC_DIS_8814B BIT(11) +#define BIT_CH10_PUBLIC_DIS_8814B BIT(10) +#define BIT_CH9_PUBLIC_DIS_8814B BIT(9) +#define BIT_CH8_PUBLIC_DIS_8814B BIT(8) +#define BIT_CH7_PUBLIC_DIS_8814B BIT(7) +#define BIT_CH6_PUBLIC_DIS_8814B BIT(6) +#define BIT_CH5_PUBLIC_DIS_8814B BIT(5) +#define BIT_CH4_PUBLIC_DIS_8814B BIT(4) +#define BIT_CH3_PUBLIC_DIS_8814B BIT(3) +#define BIT_CH2_PUBLIC_DIS_8814B BIT(2) +#define BIT_CH1_PUBLIC_DIS_8814B BIT(1) +#define BIT_CH0_PUBLIC_DIS_8814B BIT(0) + +/* 2 REG_BCN_CTRL_2_8814B */ +#define BIT_BCN0_EXT_VALID_8814B BIT(31) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_BCN0_EXT_HEAD_8814B 16 +#define BIT_MASK_BCN0_EXT_HEAD_8814B 0xfff +#define BIT_BCN0_EXT_HEAD_8814B(x) \ + (((x) & BIT_MASK_BCN0_EXT_HEAD_8814B) << BIT_SHIFT_BCN0_EXT_HEAD_8814B) +#define BITS_BCN0_EXT_HEAD_8814B \ + (BIT_MASK_BCN0_EXT_HEAD_8814B << BIT_SHIFT_BCN0_EXT_HEAD_8814B) +#define BIT_CLEAR_BCN0_EXT_HEAD_8814B(x) ((x) & (~BITS_BCN0_EXT_HEAD_8814B)) +#define BIT_GET_BCN0_EXT_HEAD_8814B(x) \ + (((x) >> BIT_SHIFT_BCN0_EXT_HEAD_8814B) & BIT_MASK_BCN0_EXT_HEAD_8814B) +#define BIT_SET_BCN0_EXT_HEAD_8814B(x, v) \ + (BIT_CLEAR_BCN0_EXT_HEAD_8814B(x) | BIT_BCN0_EXT_HEAD_8814B(v)) + +#define BIT_BCN4_VALID_8814B BIT(15) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_BCN4_HEAD_8814B 0 +#define BIT_MASK_BCN4_HEAD_8814B 0xfff +#define BIT_BCN4_HEAD_8814B(x) \ + (((x) & BIT_MASK_BCN4_HEAD_8814B) << BIT_SHIFT_BCN4_HEAD_8814B) +#define BITS_BCN4_HEAD_8814B \ + (BIT_MASK_BCN4_HEAD_8814B << BIT_SHIFT_BCN4_HEAD_8814B) +#define BIT_CLEAR_BCN4_HEAD_8814B(x) ((x) & (~BITS_BCN4_HEAD_8814B)) +#define BIT_GET_BCN4_HEAD_8814B(x) \ + (((x) >> BIT_SHIFT_BCN4_HEAD_8814B) & BIT_MASK_BCN4_HEAD_8814B) +#define BIT_SET_BCN4_HEAD_8814B(x, v) \ + (BIT_CLEAR_BCN4_HEAD_8814B(x) | BIT_BCN4_HEAD_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_TXPKTNUM_0_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXPKTNUM_CH4_7_8814B 16 +#define BIT_MASK_TXPKTNUM_CH4_7_8814B 0xfff +#define BIT_TXPKTNUM_CH4_7_8814B(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH4_7_8814B) \ + << BIT_SHIFT_TXPKTNUM_CH4_7_8814B) +#define BITS_TXPKTNUM_CH4_7_8814B \ + (BIT_MASK_TXPKTNUM_CH4_7_8814B << BIT_SHIFT_TXPKTNUM_CH4_7_8814B) +#define BIT_CLEAR_TXPKTNUM_CH4_7_8814B(x) ((x) & (~BITS_TXPKTNUM_CH4_7_8814B)) +#define BIT_GET_TXPKTNUM_CH4_7_8814B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH4_7_8814B) & \ + BIT_MASK_TXPKTNUM_CH4_7_8814B) +#define BIT_SET_TXPKTNUM_CH4_7_8814B(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH4_7_8814B(x) | BIT_TXPKTNUM_CH4_7_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXPKTNUM_CH0_3_8814B 0 +#define BIT_MASK_TXPKTNUM_CH0_3_8814B 0xfff +#define BIT_TXPKTNUM_CH0_3_8814B(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH0_3_8814B) \ + << BIT_SHIFT_TXPKTNUM_CH0_3_8814B) +#define BITS_TXPKTNUM_CH0_3_8814B \ + (BIT_MASK_TXPKTNUM_CH0_3_8814B << BIT_SHIFT_TXPKTNUM_CH0_3_8814B) +#define BIT_CLEAR_TXPKTNUM_CH0_3_8814B(x) ((x) & (~BITS_TXPKTNUM_CH0_3_8814B)) +#define BIT_GET_TXPKTNUM_CH0_3_8814B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH0_3_8814B) & \ + BIT_MASK_TXPKTNUM_CH0_3_8814B) +#define BIT_SET_TXPKTNUM_CH0_3_8814B(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH0_3_8814B(x) | BIT_TXPKTNUM_CH0_3_8814B(v)) + +/* 2 REG_TXPKTNUM_1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXPKTNUM_CH12_8814B 16 +#define BIT_MASK_TXPKTNUM_CH12_8814B 0xfff +#define BIT_TXPKTNUM_CH12_8814B(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH12_8814B) << BIT_SHIFT_TXPKTNUM_CH12_8814B) +#define BITS_TXPKTNUM_CH12_8814B \ + (BIT_MASK_TXPKTNUM_CH12_8814B << BIT_SHIFT_TXPKTNUM_CH12_8814B) +#define BIT_CLEAR_TXPKTNUM_CH12_8814B(x) ((x) & (~BITS_TXPKTNUM_CH12_8814B)) +#define BIT_GET_TXPKTNUM_CH12_8814B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH12_8814B) & BIT_MASK_TXPKTNUM_CH12_8814B) +#define BIT_SET_TXPKTNUM_CH12_8814B(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH12_8814B(x) | BIT_TXPKTNUM_CH12_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXPKTNUM_CH8_11_8814B 0 +#define BIT_MASK_TXPKTNUM_CH8_11_8814B 0xfff +#define BIT_TXPKTNUM_CH8_11_8814B(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH8_11_8814B) \ + << BIT_SHIFT_TXPKTNUM_CH8_11_8814B) +#define BITS_TXPKTNUM_CH8_11_8814B \ + (BIT_MASK_TXPKTNUM_CH8_11_8814B << BIT_SHIFT_TXPKTNUM_CH8_11_8814B) +#define BIT_CLEAR_TXPKTNUM_CH8_11_8814B(x) ((x) & (~BITS_TXPKTNUM_CH8_11_8814B)) +#define BIT_GET_TXPKTNUM_CH8_11_8814B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH8_11_8814B) & \ + BIT_MASK_TXPKTNUM_CH8_11_8814B) +#define BIT_SET_TXPKTNUM_CH8_11_8814B(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH8_11_8814B(x) | BIT_TXPKTNUM_CH8_11_8814B(v)) + +/* 2 REG_TXPKTNUM_2_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXPKTNUM_CH14_15_8814B 16 +#define BIT_MASK_TXPKTNUM_CH14_15_8814B 0xfff +#define BIT_TXPKTNUM_CH14_15_8814B(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH14_15_8814B) \ + << BIT_SHIFT_TXPKTNUM_CH14_15_8814B) +#define BITS_TXPKTNUM_CH14_15_8814B \ + (BIT_MASK_TXPKTNUM_CH14_15_8814B << BIT_SHIFT_TXPKTNUM_CH14_15_8814B) +#define BIT_CLEAR_TXPKTNUM_CH14_15_8814B(x) \ + ((x) & (~BITS_TXPKTNUM_CH14_15_8814B)) +#define BIT_GET_TXPKTNUM_CH14_15_8814B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH14_15_8814B) & \ + BIT_MASK_TXPKTNUM_CH14_15_8814B) +#define BIT_SET_TXPKTNUM_CH14_15_8814B(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH14_15_8814B(x) | BIT_TXPKTNUM_CH14_15_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXPKTNUM_CH13_8814B 0 +#define BIT_MASK_TXPKTNUM_CH13_8814B 0xfff +#define BIT_TXPKTNUM_CH13_8814B(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH13_8814B) << BIT_SHIFT_TXPKTNUM_CH13_8814B) +#define BITS_TXPKTNUM_CH13_8814B \ + (BIT_MASK_TXPKTNUM_CH13_8814B << BIT_SHIFT_TXPKTNUM_CH13_8814B) +#define BIT_CLEAR_TXPKTNUM_CH13_8814B(x) ((x) & (~BITS_TXPKTNUM_CH13_8814B)) +#define BIT_GET_TXPKTNUM_CH13_8814B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH13_8814B) & BIT_MASK_TXPKTNUM_CH13_8814B) +#define BIT_SET_TXPKTNUM_CH13_8814B(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH13_8814B(x) | BIT_TXPKTNUM_CH13_8814B(v)) + +/* 2 REG_TXPKTNUM_3_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXPKTNUM_CH16_8814B 0 +#define BIT_MASK_TXPKTNUM_CH16_8814B 0xfff +#define BIT_TXPKTNUM_CH16_8814B(x) \ + (((x) & BIT_MASK_TXPKTNUM_CH16_8814B) << BIT_SHIFT_TXPKTNUM_CH16_8814B) +#define BITS_TXPKTNUM_CH16_8814B \ + (BIT_MASK_TXPKTNUM_CH16_8814B << BIT_SHIFT_TXPKTNUM_CH16_8814B) +#define BIT_CLEAR_TXPKTNUM_CH16_8814B(x) ((x) & (~BITS_TXPKTNUM_CH16_8814B)) +#define BIT_GET_TXPKTNUM_CH16_8814B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_CH16_8814B) & BIT_MASK_TXPKTNUM_CH16_8814B) +#define BIT_SET_TXPKTNUM_CH16_8814B(x, v) \ + (BIT_CLEAR_TXPKTNUM_CH16_8814B(x) | BIT_TXPKTNUM_CH16_8814B(v)) + +/* 2 REG_TX_AGG_ALIGN_8814B */ + +#define BIT_SHIFT_HW_FLOW_CTL_EN_8814B 16 +#define BIT_MASK_HW_FLOW_CTL_EN_8814B 0xffff +#define BIT_HW_FLOW_CTL_EN_8814B(x) \ + (((x) & BIT_MASK_HW_FLOW_CTL_EN_8814B) \ + << BIT_SHIFT_HW_FLOW_CTL_EN_8814B) +#define BITS_HW_FLOW_CTL_EN_8814B \ + (BIT_MASK_HW_FLOW_CTL_EN_8814B << BIT_SHIFT_HW_FLOW_CTL_EN_8814B) +#define BIT_CLEAR_HW_FLOW_CTL_EN_8814B(x) ((x) & (~BITS_HW_FLOW_CTL_EN_8814B)) +#define BIT_GET_HW_FLOW_CTL_EN_8814B(x) \ + (((x) >> BIT_SHIFT_HW_FLOW_CTL_EN_8814B) & \ + BIT_MASK_HW_FLOW_CTL_EN_8814B) +#define BIT_SET_HW_FLOW_CTL_EN_8814B(x, v) \ + (BIT_CLEAR_HW_FLOW_CTL_EN_8814B(x) | BIT_HW_FLOW_CTL_EN_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN_V1_8814B BIT(15) + +#define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_V1_8814B 0 +#define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_V1_8814B 0xfff +#define BIT_SDIO_TXAGG_ALIGN_SIZE_V1_8814B(x) \ + (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_V1_8814B) \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_V1_8814B) +#define BITS_SDIO_TXAGG_ALIGN_SIZE_V1_8814B \ + (BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_V1_8814B \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_V1_8814B) +#define BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_V1_8814B(x) \ + ((x) & (~BITS_SDIO_TXAGG_ALIGN_SIZE_V1_8814B)) +#define BIT_GET_SDIO_TXAGG_ALIGN_SIZE_V1_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_V1_8814B) & \ + BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_V1_8814B) +#define BIT_SET_SDIO_TXAGG_ALIGN_SIZE_V1_8814B(x, v) \ + (BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_V1_8814B(x) | \ + BIT_SDIO_TXAGG_ALIGN_SIZE_V1_8814B(v)) + +/* 2 REG_H2C_HEAD_8814B */ + +#define BIT_SHIFT_H2C_HEAD_V1_8814B 0 +#define BIT_MASK_H2C_HEAD_V1_8814B 0x7ffff +#define BIT_H2C_HEAD_V1_8814B(x) \ + (((x) & BIT_MASK_H2C_HEAD_V1_8814B) << BIT_SHIFT_H2C_HEAD_V1_8814B) +#define BITS_H2C_HEAD_V1_8814B \ + (BIT_MASK_H2C_HEAD_V1_8814B << BIT_SHIFT_H2C_HEAD_V1_8814B) +#define BIT_CLEAR_H2C_HEAD_V1_8814B(x) ((x) & (~BITS_H2C_HEAD_V1_8814B)) +#define BIT_GET_H2C_HEAD_V1_8814B(x) \ + (((x) >> BIT_SHIFT_H2C_HEAD_V1_8814B) & BIT_MASK_H2C_HEAD_V1_8814B) +#define BIT_SET_H2C_HEAD_V1_8814B(x, v) \ + (BIT_CLEAR_H2C_HEAD_V1_8814B(x) | BIT_H2C_HEAD_V1_8814B(v)) + +/* 2 REG_H2C_TAIL_8814B */ + +#define BIT_SHIFT_H2C_TAIL_V1_8814B 0 +#define BIT_MASK_H2C_TAIL_V1_8814B 0x7ffff +#define BIT_H2C_TAIL_V1_8814B(x) \ + (((x) & BIT_MASK_H2C_TAIL_V1_8814B) << BIT_SHIFT_H2C_TAIL_V1_8814B) +#define BITS_H2C_TAIL_V1_8814B \ + (BIT_MASK_H2C_TAIL_V1_8814B << BIT_SHIFT_H2C_TAIL_V1_8814B) +#define BIT_CLEAR_H2C_TAIL_V1_8814B(x) ((x) & (~BITS_H2C_TAIL_V1_8814B)) +#define BIT_GET_H2C_TAIL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_H2C_TAIL_V1_8814B) & BIT_MASK_H2C_TAIL_V1_8814B) +#define BIT_SET_H2C_TAIL_V1_8814B(x, v) \ + (BIT_CLEAR_H2C_TAIL_V1_8814B(x) | BIT_H2C_TAIL_V1_8814B(v)) + +/* 2 REG_H2C_READ_ADDR_8814B */ + +#define BIT_SHIFT_H2C_READ_ADDR_V1_8814B 0 +#define BIT_MASK_H2C_READ_ADDR_V1_8814B 0x7ffff +#define BIT_H2C_READ_ADDR_V1_8814B(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR_V1_8814B) \ + << BIT_SHIFT_H2C_READ_ADDR_V1_8814B) +#define BITS_H2C_READ_ADDR_V1_8814B \ + (BIT_MASK_H2C_READ_ADDR_V1_8814B << BIT_SHIFT_H2C_READ_ADDR_V1_8814B) +#define BIT_CLEAR_H2C_READ_ADDR_V1_8814B(x) \ + ((x) & (~BITS_H2C_READ_ADDR_V1_8814B)) +#define BIT_GET_H2C_READ_ADDR_V1_8814B(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR_V1_8814B) & \ + BIT_MASK_H2C_READ_ADDR_V1_8814B) +#define BIT_SET_H2C_READ_ADDR_V1_8814B(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR_V1_8814B(x) | BIT_H2C_READ_ADDR_V1_8814B(v)) + +/* 2 REG_H2C_WR_ADDR_8814B */ + +#define BIT_SHIFT_H2C_WR_ADDR_V1_8814B 0 +#define BIT_MASK_H2C_WR_ADDR_V1_8814B 0x7ffff +#define BIT_H2C_WR_ADDR_V1_8814B(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR_V1_8814B) \ + << BIT_SHIFT_H2C_WR_ADDR_V1_8814B) +#define BITS_H2C_WR_ADDR_V1_8814B \ + (BIT_MASK_H2C_WR_ADDR_V1_8814B << BIT_SHIFT_H2C_WR_ADDR_V1_8814B) +#define BIT_CLEAR_H2C_WR_ADDR_V1_8814B(x) ((x) & (~BITS_H2C_WR_ADDR_V1_8814B)) +#define BIT_GET_H2C_WR_ADDR_V1_8814B(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR_V1_8814B) & \ + BIT_MASK_H2C_WR_ADDR_V1_8814B) +#define BIT_SET_H2C_WR_ADDR_V1_8814B(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR_V1_8814B(x) | BIT_H2C_WR_ADDR_V1_8814B(v)) + +/* 2 REG_H2C_INFO_8814B */ +#define BIT_H2C_SPACE_VLD_8814B BIT(3) +#define BIT_H2C_WR_ADDR_RST_8814B BIT(2) + +#define BIT_SHIFT_H2C_LEN_SEL_8814B 0 +#define BIT_MASK_H2C_LEN_SEL_8814B 0x3 +#define BIT_H2C_LEN_SEL_8814B(x) \ + (((x) & BIT_MASK_H2C_LEN_SEL_8814B) << BIT_SHIFT_H2C_LEN_SEL_8814B) +#define BITS_H2C_LEN_SEL_8814B \ + (BIT_MASK_H2C_LEN_SEL_8814B << BIT_SHIFT_H2C_LEN_SEL_8814B) +#define BIT_CLEAR_H2C_LEN_SEL_8814B(x) ((x) & (~BITS_H2C_LEN_SEL_8814B)) +#define BIT_GET_H2C_LEN_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_H2C_LEN_SEL_8814B) & BIT_MASK_H2C_LEN_SEL_8814B) +#define BIT_SET_H2C_LEN_SEL_8814B(x, v) \ + (BIT_CLEAR_H2C_LEN_SEL_8814B(x) | BIT_H2C_LEN_SEL_8814B(v)) + +/* 2 REG_DMA_OQT_0_8814B */ + +#define BIT_SHIFT_TX_OQT_12_FREE_SPACE_8814B 24 +#define BIT_MASK_TX_OQT_12_FREE_SPACE_8814B 0xff +#define BIT_TX_OQT_12_FREE_SPACE_8814B(x) \ + (((x) & BIT_MASK_TX_OQT_12_FREE_SPACE_8814B) \ + << BIT_SHIFT_TX_OQT_12_FREE_SPACE_8814B) +#define BITS_TX_OQT_12_FREE_SPACE_8814B \ + (BIT_MASK_TX_OQT_12_FREE_SPACE_8814B \ + << BIT_SHIFT_TX_OQT_12_FREE_SPACE_8814B) +#define BIT_CLEAR_TX_OQT_12_FREE_SPACE_8814B(x) \ + ((x) & (~BITS_TX_OQT_12_FREE_SPACE_8814B)) +#define BIT_GET_TX_OQT_12_FREE_SPACE_8814B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_12_FREE_SPACE_8814B) & \ + BIT_MASK_TX_OQT_12_FREE_SPACE_8814B) +#define BIT_SET_TX_OQT_12_FREE_SPACE_8814B(x, v) \ + (BIT_CLEAR_TX_OQT_12_FREE_SPACE_8814B(x) | \ + BIT_TX_OQT_12_FREE_SPACE_8814B(v)) + +#define BIT_SHIFT_TX_OQT_8_11_FREE_SPACE_8814B 16 +#define BIT_MASK_TX_OQT_8_11_FREE_SPACE_8814B 0xff +#define BIT_TX_OQT_8_11_FREE_SPACE_8814B(x) \ + (((x) & BIT_MASK_TX_OQT_8_11_FREE_SPACE_8814B) \ + << BIT_SHIFT_TX_OQT_8_11_FREE_SPACE_8814B) +#define BITS_TX_OQT_8_11_FREE_SPACE_8814B \ + (BIT_MASK_TX_OQT_8_11_FREE_SPACE_8814B \ + << BIT_SHIFT_TX_OQT_8_11_FREE_SPACE_8814B) +#define BIT_CLEAR_TX_OQT_8_11_FREE_SPACE_8814B(x) \ + ((x) & (~BITS_TX_OQT_8_11_FREE_SPACE_8814B)) +#define BIT_GET_TX_OQT_8_11_FREE_SPACE_8814B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_8_11_FREE_SPACE_8814B) & \ + BIT_MASK_TX_OQT_8_11_FREE_SPACE_8814B) +#define BIT_SET_TX_OQT_8_11_FREE_SPACE_8814B(x, v) \ + (BIT_CLEAR_TX_OQT_8_11_FREE_SPACE_8814B(x) | \ + BIT_TX_OQT_8_11_FREE_SPACE_8814B(v)) + +#define BIT_SHIFT_TX_OQT_4_7_FREE_SPACE_8814B 8 +#define BIT_MASK_TX_OQT_4_7_FREE_SPACE_8814B 0xff +#define BIT_TX_OQT_4_7_FREE_SPACE_8814B(x) \ + (((x) & BIT_MASK_TX_OQT_4_7_FREE_SPACE_8814B) \ + << BIT_SHIFT_TX_OQT_4_7_FREE_SPACE_8814B) +#define BITS_TX_OQT_4_7_FREE_SPACE_8814B \ + (BIT_MASK_TX_OQT_4_7_FREE_SPACE_8814B \ + << BIT_SHIFT_TX_OQT_4_7_FREE_SPACE_8814B) +#define BIT_CLEAR_TX_OQT_4_7_FREE_SPACE_8814B(x) \ + ((x) & (~BITS_TX_OQT_4_7_FREE_SPACE_8814B)) +#define BIT_GET_TX_OQT_4_7_FREE_SPACE_8814B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_4_7_FREE_SPACE_8814B) & \ + BIT_MASK_TX_OQT_4_7_FREE_SPACE_8814B) +#define BIT_SET_TX_OQT_4_7_FREE_SPACE_8814B(x, v) \ + (BIT_CLEAR_TX_OQT_4_7_FREE_SPACE_8814B(x) | \ + BIT_TX_OQT_4_7_FREE_SPACE_8814B(v)) + +#define BIT_SHIFT_TX_OQT_0_3_FREE_SPACE_8814B 0 +#define BIT_MASK_TX_OQT_0_3_FREE_SPACE_8814B 0xff +#define BIT_TX_OQT_0_3_FREE_SPACE_8814B(x) \ + (((x) & BIT_MASK_TX_OQT_0_3_FREE_SPACE_8814B) \ + << BIT_SHIFT_TX_OQT_0_3_FREE_SPACE_8814B) +#define BITS_TX_OQT_0_3_FREE_SPACE_8814B \ + (BIT_MASK_TX_OQT_0_3_FREE_SPACE_8814B \ + << BIT_SHIFT_TX_OQT_0_3_FREE_SPACE_8814B) +#define BIT_CLEAR_TX_OQT_0_3_FREE_SPACE_8814B(x) \ + ((x) & (~BITS_TX_OQT_0_3_FREE_SPACE_8814B)) +#define BIT_GET_TX_OQT_0_3_FREE_SPACE_8814B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_0_3_FREE_SPACE_8814B) & \ + BIT_MASK_TX_OQT_0_3_FREE_SPACE_8814B) +#define BIT_SET_TX_OQT_0_3_FREE_SPACE_8814B(x, v) \ + (BIT_CLEAR_TX_OQT_0_3_FREE_SPACE_8814B(x) | \ + BIT_TX_OQT_0_3_FREE_SPACE_8814B(v)) + +/* 2 REG_DMA_OQT_1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TX_OQT_16_FREE_SPACE_8814B 16 +#define BIT_MASK_TX_OQT_16_FREE_SPACE_8814B 0xff +#define BIT_TX_OQT_16_FREE_SPACE_8814B(x) \ + (((x) & BIT_MASK_TX_OQT_16_FREE_SPACE_8814B) \ + << BIT_SHIFT_TX_OQT_16_FREE_SPACE_8814B) +#define BITS_TX_OQT_16_FREE_SPACE_8814B \ + (BIT_MASK_TX_OQT_16_FREE_SPACE_8814B \ + << BIT_SHIFT_TX_OQT_16_FREE_SPACE_8814B) +#define BIT_CLEAR_TX_OQT_16_FREE_SPACE_8814B(x) \ + ((x) & (~BITS_TX_OQT_16_FREE_SPACE_8814B)) +#define BIT_GET_TX_OQT_16_FREE_SPACE_8814B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_16_FREE_SPACE_8814B) & \ + BIT_MASK_TX_OQT_16_FREE_SPACE_8814B) +#define BIT_SET_TX_OQT_16_FREE_SPACE_8814B(x, v) \ + (BIT_CLEAR_TX_OQT_16_FREE_SPACE_8814B(x) | \ + BIT_TX_OQT_16_FREE_SPACE_8814B(v)) + +#define BIT_SHIFT_TX_OQT_14_15_FREE_SPACE_8814B 8 +#define BIT_MASK_TX_OQT_14_15_FREE_SPACE_8814B 0xff +#define BIT_TX_OQT_14_15_FREE_SPACE_8814B(x) \ + (((x) & BIT_MASK_TX_OQT_14_15_FREE_SPACE_8814B) \ + << BIT_SHIFT_TX_OQT_14_15_FREE_SPACE_8814B) +#define BITS_TX_OQT_14_15_FREE_SPACE_8814B \ + (BIT_MASK_TX_OQT_14_15_FREE_SPACE_8814B \ + << BIT_SHIFT_TX_OQT_14_15_FREE_SPACE_8814B) +#define BIT_CLEAR_TX_OQT_14_15_FREE_SPACE_8814B(x) \ + ((x) & (~BITS_TX_OQT_14_15_FREE_SPACE_8814B)) +#define BIT_GET_TX_OQT_14_15_FREE_SPACE_8814B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_14_15_FREE_SPACE_8814B) & \ + BIT_MASK_TX_OQT_14_15_FREE_SPACE_8814B) +#define BIT_SET_TX_OQT_14_15_FREE_SPACE_8814B(x, v) \ + (BIT_CLEAR_TX_OQT_14_15_FREE_SPACE_8814B(x) | \ + BIT_TX_OQT_14_15_FREE_SPACE_8814B(v)) + +#define BIT_SHIFT_TX_OQT_13_FREE_SPACE_8814B 0 +#define BIT_MASK_TX_OQT_13_FREE_SPACE_8814B 0xff +#define BIT_TX_OQT_13_FREE_SPACE_8814B(x) \ + (((x) & BIT_MASK_TX_OQT_13_FREE_SPACE_8814B) \ + << BIT_SHIFT_TX_OQT_13_FREE_SPACE_8814B) +#define BITS_TX_OQT_13_FREE_SPACE_8814B \ + (BIT_MASK_TX_OQT_13_FREE_SPACE_8814B \ + << BIT_SHIFT_TX_OQT_13_FREE_SPACE_8814B) +#define BIT_CLEAR_TX_OQT_13_FREE_SPACE_8814B(x) \ + ((x) & (~BITS_TX_OQT_13_FREE_SPACE_8814B)) +#define BIT_GET_TX_OQT_13_FREE_SPACE_8814B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_13_FREE_SPACE_8814B) & \ + BIT_MASK_TX_OQT_13_FREE_SPACE_8814B) +#define BIT_SET_TX_OQT_13_FREE_SPACE_8814B(x, v) \ + (BIT_CLEAR_TX_OQT_13_FREE_SPACE_8814B(x) | \ + BIT_TX_OQT_13_FREE_SPACE_8814B(v)) + +/* 2 REG_RXDMA_AGG_PG_TH_8814B */ +#define BIT_DMA_STORE_8814B BIT(31) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_EN_PRE_CALC_8814B BIT(29) +#define BIT_RXAGG_SW_EN_8814B BIT(28) +#define BIT_RXAGG_SW_TRIG_8814B BIT(27) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_DMA_AGG_TO_V1_8814B 8 +#define BIT_MASK_DMA_AGG_TO_V1_8814B 0xff +#define BIT_DMA_AGG_TO_V1_8814B(x) \ + (((x) & BIT_MASK_DMA_AGG_TO_V1_8814B) << BIT_SHIFT_DMA_AGG_TO_V1_8814B) +#define BITS_DMA_AGG_TO_V1_8814B \ + (BIT_MASK_DMA_AGG_TO_V1_8814B << BIT_SHIFT_DMA_AGG_TO_V1_8814B) +#define BIT_CLEAR_DMA_AGG_TO_V1_8814B(x) ((x) & (~BITS_DMA_AGG_TO_V1_8814B)) +#define BIT_GET_DMA_AGG_TO_V1_8814B(x) \ + (((x) >> BIT_SHIFT_DMA_AGG_TO_V1_8814B) & BIT_MASK_DMA_AGG_TO_V1_8814B) +#define BIT_SET_DMA_AGG_TO_V1_8814B(x, v) \ + (BIT_CLEAR_DMA_AGG_TO_V1_8814B(x) | BIT_DMA_AGG_TO_V1_8814B(v)) + +#define BIT_SHIFT_RXDMA_AGG_PG_TH_8814B 0 +#define BIT_MASK_RXDMA_AGG_PG_TH_8814B 0xff +#define BIT_RXDMA_AGG_PG_TH_8814B(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8814B) \ + << BIT_SHIFT_RXDMA_AGG_PG_TH_8814B) +#define BITS_RXDMA_AGG_PG_TH_8814B \ + (BIT_MASK_RXDMA_AGG_PG_TH_8814B << BIT_SHIFT_RXDMA_AGG_PG_TH_8814B) +#define BIT_CLEAR_RXDMA_AGG_PG_TH_8814B(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8814B)) +#define BIT_GET_RXDMA_AGG_PG_TH_8814B(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8814B) & \ + BIT_MASK_RXDMA_AGG_PG_TH_8814B) +#define BIT_SET_RXDMA_AGG_PG_TH_8814B(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH_8814B(x) | BIT_RXDMA_AGG_PG_TH_8814B(v)) + +/* 2 REG_RXDMA_CTRL_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8814B 20 +#define BIT_MASK_FW_UPD_RDPTR19_TO_16_8814B 0xf +#define BIT_FW_UPD_RDPTR19_TO_16_8814B(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16_8814B) \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8814B) +#define BITS_FW_UPD_RDPTR19_TO_16_8814B \ + (BIT_MASK_FW_UPD_RDPTR19_TO_16_8814B \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8814B) +#define BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8814B(x) \ + ((x) & (~BITS_FW_UPD_RDPTR19_TO_16_8814B)) +#define BIT_GET_FW_UPD_RDPTR19_TO_16_8814B(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8814B) & \ + BIT_MASK_FW_UPD_RDPTR19_TO_16_8814B) +#define BIT_SET_FW_UPD_RDPTR19_TO_16_8814B(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8814B(x) | \ + BIT_FW_UPD_RDPTR19_TO_16_8814B(v)) + +#define BIT_RXDMA_REQ_8814B BIT(19) +#define BIT_RW_RELEASE_EN_8814B BIT(18) +#define BIT_RXDMA_IDLE_8814B BIT(17) +#define BIT_RXPKT_RELEASE_POLL_8814B BIT(16) + +#define BIT_SHIFT_FW_UPD_RDPTR_8814B 0 +#define BIT_MASK_FW_UPD_RDPTR_8814B 0xffff +#define BIT_FW_UPD_RDPTR_8814B(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR_8814B) << BIT_SHIFT_FW_UPD_RDPTR_8814B) +#define BITS_FW_UPD_RDPTR_8814B \ + (BIT_MASK_FW_UPD_RDPTR_8814B << BIT_SHIFT_FW_UPD_RDPTR_8814B) +#define BIT_CLEAR_FW_UPD_RDPTR_8814B(x) ((x) & (~BITS_FW_UPD_RDPTR_8814B)) +#define BIT_GET_FW_UPD_RDPTR_8814B(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR_8814B) & BIT_MASK_FW_UPD_RDPTR_8814B) +#define BIT_SET_FW_UPD_RDPTR_8814B(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR_8814B(x) | BIT_FW_UPD_RDPTR_8814B(v)) + +/* 2 REG_RXDMA_STATUS_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_C2H_PKT_OVF_8814B BIT(7) +#define BIT_AGG_CONFGI_ISSUE_8814B BIT(6) +#define BIT_FW_POLL_ISSUE_8814B BIT(5) +#define BIT_RX_DATA_UDN_8814B BIT(4) +#define BIT_RX_SFF_UDN_8814B BIT(3) +#define BIT_RX_SFF_OVF_8814B BIT(2) +#define BIT_RXPKT_OVF_8814B BIT(0) + +/* 2 REG_RXDMA_DPR_8814B */ + +#define BIT_SHIFT_RDE_DEBUG_8814B 0 +#define BIT_MASK_RDE_DEBUG_8814B 0xffffffffL +#define BIT_RDE_DEBUG_8814B(x) \ + (((x) & BIT_MASK_RDE_DEBUG_8814B) << BIT_SHIFT_RDE_DEBUG_8814B) +#define BITS_RDE_DEBUG_8814B \ + (BIT_MASK_RDE_DEBUG_8814B << BIT_SHIFT_RDE_DEBUG_8814B) +#define BIT_CLEAR_RDE_DEBUG_8814B(x) ((x) & (~BITS_RDE_DEBUG_8814B)) +#define BIT_GET_RDE_DEBUG_8814B(x) \ + (((x) >> BIT_SHIFT_RDE_DEBUG_8814B) & BIT_MASK_RDE_DEBUG_8814B) +#define BIT_SET_RDE_DEBUG_8814B(x, v) \ + (BIT_CLEAR_RDE_DEBUG_8814B(x) | BIT_RDE_DEBUG_8814B(v)) + +/* 2 REG_RXDMA_MODE_8814B */ + +#define BIT_SHIFT_PKTNUM_TH_V2_8814B 24 +#define BIT_MASK_PKTNUM_TH_V2_8814B 0x1f +#define BIT_PKTNUM_TH_V2_8814B(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V2_8814B) << BIT_SHIFT_PKTNUM_TH_V2_8814B) +#define BITS_PKTNUM_TH_V2_8814B \ + (BIT_MASK_PKTNUM_TH_V2_8814B << BIT_SHIFT_PKTNUM_TH_V2_8814B) +#define BIT_CLEAR_PKTNUM_TH_V2_8814B(x) ((x) & (~BITS_PKTNUM_TH_V2_8814B)) +#define BIT_GET_PKTNUM_TH_V2_8814B(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V2_8814B) & BIT_MASK_PKTNUM_TH_V2_8814B) +#define BIT_SET_PKTNUM_TH_V2_8814B(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V2_8814B(x) | BIT_PKTNUM_TH_V2_8814B(v)) + +#define BIT_TXBA_BREAK_USBAGG_8814B BIT(23) + +#define BIT_SHIFT_PKTLEN_PARA_8814B 16 +#define BIT_MASK_PKTLEN_PARA_8814B 0x7 +#define BIT_PKTLEN_PARA_8814B(x) \ + (((x) & BIT_MASK_PKTLEN_PARA_8814B) << BIT_SHIFT_PKTLEN_PARA_8814B) +#define BITS_PKTLEN_PARA_8814B \ + (BIT_MASK_PKTLEN_PARA_8814B << BIT_SHIFT_PKTLEN_PARA_8814B) +#define BIT_CLEAR_PKTLEN_PARA_8814B(x) ((x) & (~BITS_PKTLEN_PARA_8814B)) +#define BIT_GET_PKTLEN_PARA_8814B(x) \ + (((x) >> BIT_SHIFT_PKTLEN_PARA_8814B) & BIT_MASK_PKTLEN_PARA_8814B) +#define BIT_SET_PKTLEN_PARA_8814B(x, v) \ + (BIT_CLEAR_PKTLEN_PARA_8814B(x) | BIT_PKTLEN_PARA_8814B(v)) + +#define BIT_RX_DBG_SEL_8814B BIT(7) +#define BIT_EN_SPD_8814B BIT(6) + +#define BIT_SHIFT_BURST_SIZE_8814B 4 +#define BIT_MASK_BURST_SIZE_8814B 0x3 +#define BIT_BURST_SIZE_8814B(x) \ + (((x) & BIT_MASK_BURST_SIZE_8814B) << BIT_SHIFT_BURST_SIZE_8814B) +#define BITS_BURST_SIZE_8814B \ + (BIT_MASK_BURST_SIZE_8814B << BIT_SHIFT_BURST_SIZE_8814B) +#define BIT_CLEAR_BURST_SIZE_8814B(x) ((x) & (~BITS_BURST_SIZE_8814B)) +#define BIT_GET_BURST_SIZE_8814B(x) \ + (((x) >> BIT_SHIFT_BURST_SIZE_8814B) & BIT_MASK_BURST_SIZE_8814B) +#define BIT_SET_BURST_SIZE_8814B(x, v) \ + (BIT_CLEAR_BURST_SIZE_8814B(x) | BIT_BURST_SIZE_8814B(v)) + +#define BIT_SHIFT_BURST_CNT_8814B 2 +#define BIT_MASK_BURST_CNT_8814B 0x3 +#define BIT_BURST_CNT_8814B(x) \ + (((x) & BIT_MASK_BURST_CNT_8814B) << BIT_SHIFT_BURST_CNT_8814B) +#define BITS_BURST_CNT_8814B \ + (BIT_MASK_BURST_CNT_8814B << BIT_SHIFT_BURST_CNT_8814B) +#define BIT_CLEAR_BURST_CNT_8814B(x) ((x) & (~BITS_BURST_CNT_8814B)) +#define BIT_GET_BURST_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_BURST_CNT_8814B) & BIT_MASK_BURST_CNT_8814B) +#define BIT_SET_BURST_CNT_8814B(x, v) \ + (BIT_CLEAR_BURST_CNT_8814B(x) | BIT_BURST_CNT_8814B(v)) + +#define BIT_DMA_MODE_8814B BIT(1) + +/* 2 REG_C2H_PKT_8814B */ + +#define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8814B 24 +#define BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8814B 0xf +#define BIT_R_C2H_STR_ADDR_16_TO_19_8814B(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8814B) \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8814B) +#define BITS_R_C2H_STR_ADDR_16_TO_19_8814B \ + (BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8814B \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8814B) +#define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8814B(x) \ + ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19_8814B)) +#define BIT_GET_R_C2H_STR_ADDR_16_TO_19_8814B(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8814B) & \ + BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8814B) +#define BIT_SET_R_C2H_STR_ADDR_16_TO_19_8814B(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8814B(x) | \ + BIT_R_C2H_STR_ADDR_16_TO_19_8814B(v)) + +#define BIT_R_C2H_PKT_REQ_8814B BIT(16) + +#define BIT_SHIFT_R_C2H_STR_ADDR_8814B 0 +#define BIT_MASK_R_C2H_STR_ADDR_8814B 0xffff +#define BIT_R_C2H_STR_ADDR_8814B(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_8814B) \ + << BIT_SHIFT_R_C2H_STR_ADDR_8814B) +#define BITS_R_C2H_STR_ADDR_8814B \ + (BIT_MASK_R_C2H_STR_ADDR_8814B << BIT_SHIFT_R_C2H_STR_ADDR_8814B) +#define BIT_CLEAR_R_C2H_STR_ADDR_8814B(x) ((x) & (~BITS_R_C2H_STR_ADDR_8814B)) +#define BIT_GET_R_C2H_STR_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8814B) & \ + BIT_MASK_R_C2H_STR_ADDR_8814B) +#define BIT_SET_R_C2H_STR_ADDR_8814B(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_8814B(x) | BIT_R_C2H_STR_ADDR_8814B(v)) + +/* 2 REG_FWFF_C2H_8814B */ + +#define BIT_SHIFT_C2H_DMA_ADDR_8814B 0 +#define BIT_MASK_C2H_DMA_ADDR_8814B 0x3ffff +#define BIT_C2H_DMA_ADDR_8814B(x) \ + (((x) & BIT_MASK_C2H_DMA_ADDR_8814B) << BIT_SHIFT_C2H_DMA_ADDR_8814B) +#define BITS_C2H_DMA_ADDR_8814B \ + (BIT_MASK_C2H_DMA_ADDR_8814B << BIT_SHIFT_C2H_DMA_ADDR_8814B) +#define BIT_CLEAR_C2H_DMA_ADDR_8814B(x) ((x) & (~BITS_C2H_DMA_ADDR_8814B)) +#define BIT_GET_C2H_DMA_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_C2H_DMA_ADDR_8814B) & BIT_MASK_C2H_DMA_ADDR_8814B) +#define BIT_SET_C2H_DMA_ADDR_8814B(x, v) \ + (BIT_CLEAR_C2H_DMA_ADDR_8814B(x) | BIT_C2H_DMA_ADDR_8814B(v)) + +/* 2 REG_FWFF_CTRL_8814B */ +#define BIT_FWFF_DMAPKT_REQ_8814B BIT(31) + +#define BIT_SHIFT_FWFF_DMA_PKT_NUM_V1_8814B 16 +#define BIT_MASK_FWFF_DMA_PKT_NUM_V1_8814B 0x7fff +#define BIT_FWFF_DMA_PKT_NUM_V1_8814B(x) \ + (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_V1_8814B) \ + << BIT_SHIFT_FWFF_DMA_PKT_NUM_V1_8814B) +#define BITS_FWFF_DMA_PKT_NUM_V1_8814B \ + (BIT_MASK_FWFF_DMA_PKT_NUM_V1_8814B \ + << BIT_SHIFT_FWFF_DMA_PKT_NUM_V1_8814B) +#define BIT_CLEAR_FWFF_DMA_PKT_NUM_V1_8814B(x) \ + ((x) & (~BITS_FWFF_DMA_PKT_NUM_V1_8814B)) +#define BIT_GET_FWFF_DMA_PKT_NUM_V1_8814B(x) \ + (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_V1_8814B) & \ + BIT_MASK_FWFF_DMA_PKT_NUM_V1_8814B) +#define BIT_SET_FWFF_DMA_PKT_NUM_V1_8814B(x, v) \ + (BIT_CLEAR_FWFF_DMA_PKT_NUM_V1_8814B(x) | \ + BIT_FWFF_DMA_PKT_NUM_V1_8814B(v)) + +#define BIT_SHIFT_FWFF_STR_ADDR_8814B 0 +#define BIT_MASK_FWFF_STR_ADDR_8814B 0xffff +#define BIT_FWFF_STR_ADDR_8814B(x) \ + (((x) & BIT_MASK_FWFF_STR_ADDR_8814B) << BIT_SHIFT_FWFF_STR_ADDR_8814B) +#define BITS_FWFF_STR_ADDR_8814B \ + (BIT_MASK_FWFF_STR_ADDR_8814B << BIT_SHIFT_FWFF_STR_ADDR_8814B) +#define BIT_CLEAR_FWFF_STR_ADDR_8814B(x) ((x) & (~BITS_FWFF_STR_ADDR_8814B)) +#define BIT_GET_FWFF_STR_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_FWFF_STR_ADDR_8814B) & BIT_MASK_FWFF_STR_ADDR_8814B) +#define BIT_SET_FWFF_STR_ADDR_8814B(x, v) \ + (BIT_CLEAR_FWFF_STR_ADDR_8814B(x) | BIT_FWFF_STR_ADDR_8814B(v)) + +/* 2 REG_FWFF_PKT_INFO_8814B */ + +#define BIT_SHIFT_FWFF_PKT_READ_ADDR_8814B 16 +#define BIT_MASK_FWFF_PKT_READ_ADDR_8814B 0xffff +#define BIT_FWFF_PKT_READ_ADDR_8814B(x) \ + (((x) & BIT_MASK_FWFF_PKT_READ_ADDR_8814B) \ + << BIT_SHIFT_FWFF_PKT_READ_ADDR_8814B) +#define BITS_FWFF_PKT_READ_ADDR_8814B \ + (BIT_MASK_FWFF_PKT_READ_ADDR_8814B \ + << BIT_SHIFT_FWFF_PKT_READ_ADDR_8814B) +#define BIT_CLEAR_FWFF_PKT_READ_ADDR_8814B(x) \ + ((x) & (~BITS_FWFF_PKT_READ_ADDR_8814B)) +#define BIT_GET_FWFF_PKT_READ_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_READ_ADDR_8814B) & \ + BIT_MASK_FWFF_PKT_READ_ADDR_8814B) +#define BIT_SET_FWFF_PKT_READ_ADDR_8814B(x, v) \ + (BIT_CLEAR_FWFF_PKT_READ_ADDR_8814B(x) | \ + BIT_FWFF_PKT_READ_ADDR_8814B(v)) + +#define BIT_SHIFT_FWFF_PKT_WRITE_ADDR_8814B 0 +#define BIT_MASK_FWFF_PKT_WRITE_ADDR_8814B 0xffff +#define BIT_FWFF_PKT_WRITE_ADDR_8814B(x) \ + (((x) & BIT_MASK_FWFF_PKT_WRITE_ADDR_8814B) \ + << BIT_SHIFT_FWFF_PKT_WRITE_ADDR_8814B) +#define BITS_FWFF_PKT_WRITE_ADDR_8814B \ + (BIT_MASK_FWFF_PKT_WRITE_ADDR_8814B \ + << BIT_SHIFT_FWFF_PKT_WRITE_ADDR_8814B) +#define BIT_CLEAR_FWFF_PKT_WRITE_ADDR_8814B(x) \ + ((x) & (~BITS_FWFF_PKT_WRITE_ADDR_8814B)) +#define BIT_GET_FWFF_PKT_WRITE_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_WRITE_ADDR_8814B) & \ + BIT_MASK_FWFF_PKT_WRITE_ADDR_8814B) +#define BIT_SET_FWFF_PKT_WRITE_ADDR_8814B(x, v) \ + (BIT_CLEAR_FWFF_PKT_WRITE_ADDR_8814B(x) | \ + BIT_FWFF_PKT_WRITE_ADDR_8814B(v)) + +/* 2 REG_FWFF_PKT_INFO2_8814B */ + +#define BIT_SHIFT_FWFF_PKT_QUEUED_V1_8814B 0 +#define BIT_MASK_FWFF_PKT_QUEUED_V1_8814B 0xffff +#define BIT_FWFF_PKT_QUEUED_V1_8814B(x) \ + (((x) & BIT_MASK_FWFF_PKT_QUEUED_V1_8814B) \ + << BIT_SHIFT_FWFF_PKT_QUEUED_V1_8814B) +#define BITS_FWFF_PKT_QUEUED_V1_8814B \ + (BIT_MASK_FWFF_PKT_QUEUED_V1_8814B \ + << BIT_SHIFT_FWFF_PKT_QUEUED_V1_8814B) +#define BIT_CLEAR_FWFF_PKT_QUEUED_V1_8814B(x) \ + ((x) & (~BITS_FWFF_PKT_QUEUED_V1_8814B)) +#define BIT_GET_FWFF_PKT_QUEUED_V1_8814B(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_V1_8814B) & \ + BIT_MASK_FWFF_PKT_QUEUED_V1_8814B) +#define BIT_SET_FWFF_PKT_QUEUED_V1_8814B(x, v) \ + (BIT_CLEAR_FWFF_PKT_QUEUED_V1_8814B(x) | \ + BIT_FWFF_PKT_QUEUED_V1_8814B(v)) + +/* 2 REG_RXPKTNUM_8814B */ + +#define BIT_SHIFT_PKT_NUM_WOL_V1_8814B 16 +#define BIT_MASK_PKT_NUM_WOL_V1_8814B 0xffff +#define BIT_PKT_NUM_WOL_V1_8814B(x) \ + (((x) & BIT_MASK_PKT_NUM_WOL_V1_8814B) \ + << BIT_SHIFT_PKT_NUM_WOL_V1_8814B) +#define BITS_PKT_NUM_WOL_V1_8814B \ + (BIT_MASK_PKT_NUM_WOL_V1_8814B << BIT_SHIFT_PKT_NUM_WOL_V1_8814B) +#define BIT_CLEAR_PKT_NUM_WOL_V1_8814B(x) ((x) & (~BITS_PKT_NUM_WOL_V1_8814B)) +#define BIT_GET_PKT_NUM_WOL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_WOL_V1_8814B) & \ + BIT_MASK_PKT_NUM_WOL_V1_8814B) +#define BIT_SET_PKT_NUM_WOL_V1_8814B(x, v) \ + (BIT_CLEAR_PKT_NUM_WOL_V1_8814B(x) | BIT_PKT_NUM_WOL_V1_8814B(v)) + +#define BIT_SHIFT_RXPKT_NUM_V1_8814B 0 +#define BIT_MASK_RXPKT_NUM_V1_8814B 0xffff +#define BIT_RXPKT_NUM_V1_8814B(x) \ + (((x) & BIT_MASK_RXPKT_NUM_V1_8814B) << BIT_SHIFT_RXPKT_NUM_V1_8814B) +#define BITS_RXPKT_NUM_V1_8814B \ + (BIT_MASK_RXPKT_NUM_V1_8814B << BIT_SHIFT_RXPKT_NUM_V1_8814B) +#define BIT_CLEAR_RXPKT_NUM_V1_8814B(x) ((x) & (~BITS_RXPKT_NUM_V1_8814B)) +#define BIT_GET_RXPKT_NUM_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_V1_8814B) & BIT_MASK_RXPKT_NUM_V1_8814B) +#define BIT_SET_RXPKT_NUM_V1_8814B(x, v) \ + (BIT_CLEAR_RXPKT_NUM_V1_8814B(x) | BIT_RXPKT_NUM_V1_8814B(v)) + +/* 2 REG_RXPKTNUM_TH_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_RXPKT_NUM_TH_8814B 0 +#define BIT_MASK_RXPKT_NUM_TH_8814B 0xff +#define BIT_RXPKT_NUM_TH_8814B(x) \ + (((x) & BIT_MASK_RXPKT_NUM_TH_8814B) << BIT_SHIFT_RXPKT_NUM_TH_8814B) +#define BITS_RXPKT_NUM_TH_8814B \ + (BIT_MASK_RXPKT_NUM_TH_8814B << BIT_SHIFT_RXPKT_NUM_TH_8814B) +#define BIT_CLEAR_RXPKT_NUM_TH_8814B(x) ((x) & (~BITS_RXPKT_NUM_TH_8814B)) +#define BIT_GET_RXPKT_NUM_TH_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_TH_8814B) & BIT_MASK_RXPKT_NUM_TH_8814B) +#define BIT_SET_RXPKT_NUM_TH_8814B(x, v) \ + (BIT_CLEAR_RXPKT_NUM_TH_8814B(x) | BIT_RXPKT_NUM_TH_8814B(v)) + +/* 2 REG_FW_UPD_RXDES_RDPTR_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_FW_UPD_RXDES_RD_PTR_8814B 0 +#define BIT_MASK_FW_UPD_RXDES_RD_PTR_8814B 0x3ffff +#define BIT_FW_UPD_RXDES_RD_PTR_8814B(x) \ + (((x) & BIT_MASK_FW_UPD_RXDES_RD_PTR_8814B) \ + << BIT_SHIFT_FW_UPD_RXDES_RD_PTR_8814B) +#define BITS_FW_UPD_RXDES_RD_PTR_8814B \ + (BIT_MASK_FW_UPD_RXDES_RD_PTR_8814B \ + << BIT_SHIFT_FW_UPD_RXDES_RD_PTR_8814B) +#define BIT_CLEAR_FW_UPD_RXDES_RD_PTR_8814B(x) \ + ((x) & (~BITS_FW_UPD_RXDES_RD_PTR_8814B)) +#define BIT_GET_FW_UPD_RXDES_RD_PTR_8814B(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RXDES_RD_PTR_8814B) & \ + BIT_MASK_FW_UPD_RXDES_RD_PTR_8814B) +#define BIT_SET_FW_UPD_RXDES_RD_PTR_8814B(x, v) \ + (BIT_CLEAR_FW_UPD_RXDES_RD_PTR_8814B(x) | \ + BIT_FW_UPD_RXDES_RD_PTR_8814B(v)) + +/* 2 REG_DDMA_CH0SA_8814B */ + +#define BIT_SHIFT_DDMACH0_SA_8814B 0 +#define BIT_MASK_DDMACH0_SA_8814B 0xffffffffL +#define BIT_DDMACH0_SA_8814B(x) \ + (((x) & BIT_MASK_DDMACH0_SA_8814B) << BIT_SHIFT_DDMACH0_SA_8814B) +#define BITS_DDMACH0_SA_8814B \ + (BIT_MASK_DDMACH0_SA_8814B << BIT_SHIFT_DDMACH0_SA_8814B) +#define BIT_CLEAR_DDMACH0_SA_8814B(x) ((x) & (~BITS_DDMACH0_SA_8814B)) +#define BIT_GET_DDMACH0_SA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH0_SA_8814B) & BIT_MASK_DDMACH0_SA_8814B) +#define BIT_SET_DDMACH0_SA_8814B(x, v) \ + (BIT_CLEAR_DDMACH0_SA_8814B(x) | BIT_DDMACH0_SA_8814B(v)) + +/* 2 REG_DDMA_CH0DA_8814B */ + +#define BIT_SHIFT_DDMACH0_DA_8814B 0 +#define BIT_MASK_DDMACH0_DA_8814B 0xffffffffL +#define BIT_DDMACH0_DA_8814B(x) \ + (((x) & BIT_MASK_DDMACH0_DA_8814B) << BIT_SHIFT_DDMACH0_DA_8814B) +#define BITS_DDMACH0_DA_8814B \ + (BIT_MASK_DDMACH0_DA_8814B << BIT_SHIFT_DDMACH0_DA_8814B) +#define BIT_CLEAR_DDMACH0_DA_8814B(x) ((x) & (~BITS_DDMACH0_DA_8814B)) +#define BIT_GET_DDMACH0_DA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DA_8814B) & BIT_MASK_DDMACH0_DA_8814B) +#define BIT_SET_DDMACH0_DA_8814B(x, v) \ + (BIT_CLEAR_DDMACH0_DA_8814B(x) | BIT_DDMACH0_DA_8814B(v)) + +/* 2 REG_DDMA_CH0CTRL_8814B */ +#define BIT_DDMACH0_OWN_8814B BIT(31) +#define BIT_DDMACH0_IDMEM_ERR_8814B BIT(30) +#define BIT_DDMACH0_CHKSUM_EN_8814B BIT(29) +#define BIT_DDMACH0_DA_W_DISABLE_8814B BIT(28) +#define BIT_DDMACH0_CHKSUM_STS_8814B BIT(27) +#define BIT_DDMACH0_DDMA_MODE_8814B BIT(26) +#define BIT_DDMACH0_RESET_CHKSUM_STS_8814B BIT(25) +#define BIT_DDMACH0_CHKSUM_CONT_8814B BIT(24) + +#define BIT_SHIFT_DDMACH0_DLEN_8814B 0 +#define BIT_MASK_DDMACH0_DLEN_8814B 0x3ffff +#define BIT_DDMACH0_DLEN_8814B(x) \ + (((x) & BIT_MASK_DDMACH0_DLEN_8814B) << BIT_SHIFT_DDMACH0_DLEN_8814B) +#define BITS_DDMACH0_DLEN_8814B \ + (BIT_MASK_DDMACH0_DLEN_8814B << BIT_SHIFT_DDMACH0_DLEN_8814B) +#define BIT_CLEAR_DDMACH0_DLEN_8814B(x) ((x) & (~BITS_DDMACH0_DLEN_8814B)) +#define BIT_GET_DDMACH0_DLEN_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DLEN_8814B) & BIT_MASK_DDMACH0_DLEN_8814B) +#define BIT_SET_DDMACH0_DLEN_8814B(x, v) \ + (BIT_CLEAR_DDMACH0_DLEN_8814B(x) | BIT_DDMACH0_DLEN_8814B(v)) + +/* 2 REG_DDMA_CH1SA_8814B */ + +#define BIT_SHIFT_DDMACH1_SA_8814B 0 +#define BIT_MASK_DDMACH1_SA_8814B 0xffffffffL +#define BIT_DDMACH1_SA_8814B(x) \ + (((x) & BIT_MASK_DDMACH1_SA_8814B) << BIT_SHIFT_DDMACH1_SA_8814B) +#define BITS_DDMACH1_SA_8814B \ + (BIT_MASK_DDMACH1_SA_8814B << BIT_SHIFT_DDMACH1_SA_8814B) +#define BIT_CLEAR_DDMACH1_SA_8814B(x) ((x) & (~BITS_DDMACH1_SA_8814B)) +#define BIT_GET_DDMACH1_SA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH1_SA_8814B) & BIT_MASK_DDMACH1_SA_8814B) +#define BIT_SET_DDMACH1_SA_8814B(x, v) \ + (BIT_CLEAR_DDMACH1_SA_8814B(x) | BIT_DDMACH1_SA_8814B(v)) + +/* 2 REG_DDMA_CH1DA_8814B */ + +#define BIT_SHIFT_DDMACH1_DA_8814B 0 +#define BIT_MASK_DDMACH1_DA_8814B 0xffffffffL +#define BIT_DDMACH1_DA_8814B(x) \ + (((x) & BIT_MASK_DDMACH1_DA_8814B) << BIT_SHIFT_DDMACH1_DA_8814B) +#define BITS_DDMACH1_DA_8814B \ + (BIT_MASK_DDMACH1_DA_8814B << BIT_SHIFT_DDMACH1_DA_8814B) +#define BIT_CLEAR_DDMACH1_DA_8814B(x) ((x) & (~BITS_DDMACH1_DA_8814B)) +#define BIT_GET_DDMACH1_DA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DA_8814B) & BIT_MASK_DDMACH1_DA_8814B) +#define BIT_SET_DDMACH1_DA_8814B(x, v) \ + (BIT_CLEAR_DDMACH1_DA_8814B(x) | BIT_DDMACH1_DA_8814B(v)) + +/* 2 REG_DDMA_CH1CTRL_8814B */ +#define BIT_DDMACH1_OWN_8814B BIT(31) +#define BIT_DDMACH1_IDMEM_ERR_8814B BIT(30) +#define BIT_DDMACH1_CHKSUM_EN_8814B BIT(29) +#define BIT_DDMACH1_DA_W_DISABLE_8814B BIT(28) +#define BIT_DDMACH1_CHKSUM_STS_8814B BIT(27) +#define BIT_DDMACH1_DDMA_MODE_8814B BIT(26) +#define BIT_DDMACH1_RESET_CHKSUM_STS_8814B BIT(25) +#define BIT_DDMACH1_CHKSUM_CONT_8814B BIT(24) + +#define BIT_SHIFT_DDMACH1_DLEN_8814B 0 +#define BIT_MASK_DDMACH1_DLEN_8814B 0x3ffff +#define BIT_DDMACH1_DLEN_8814B(x) \ + (((x) & BIT_MASK_DDMACH1_DLEN_8814B) << BIT_SHIFT_DDMACH1_DLEN_8814B) +#define BITS_DDMACH1_DLEN_8814B \ + (BIT_MASK_DDMACH1_DLEN_8814B << BIT_SHIFT_DDMACH1_DLEN_8814B) +#define BIT_CLEAR_DDMACH1_DLEN_8814B(x) ((x) & (~BITS_DDMACH1_DLEN_8814B)) +#define BIT_GET_DDMACH1_DLEN_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DLEN_8814B) & BIT_MASK_DDMACH1_DLEN_8814B) +#define BIT_SET_DDMACH1_DLEN_8814B(x, v) \ + (BIT_CLEAR_DDMACH1_DLEN_8814B(x) | BIT_DDMACH1_DLEN_8814B(v)) + +/* 2 REG_DDMA_CH2SA_8814B */ + +#define BIT_SHIFT_DDMACH2_SA_8814B 0 +#define BIT_MASK_DDMACH2_SA_8814B 0xffffffffL +#define BIT_DDMACH2_SA_8814B(x) \ + (((x) & BIT_MASK_DDMACH2_SA_8814B) << BIT_SHIFT_DDMACH2_SA_8814B) +#define BITS_DDMACH2_SA_8814B \ + (BIT_MASK_DDMACH2_SA_8814B << BIT_SHIFT_DDMACH2_SA_8814B) +#define BIT_CLEAR_DDMACH2_SA_8814B(x) ((x) & (~BITS_DDMACH2_SA_8814B)) +#define BIT_GET_DDMACH2_SA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH2_SA_8814B) & BIT_MASK_DDMACH2_SA_8814B) +#define BIT_SET_DDMACH2_SA_8814B(x, v) \ + (BIT_CLEAR_DDMACH2_SA_8814B(x) | BIT_DDMACH2_SA_8814B(v)) + +/* 2 REG_DDMA_CH2DA_8814B */ + +#define BIT_SHIFT_DDMACH2_DA_8814B 0 +#define BIT_MASK_DDMACH2_DA_8814B 0xffffffffL +#define BIT_DDMACH2_DA_8814B(x) \ + (((x) & BIT_MASK_DDMACH2_DA_8814B) << BIT_SHIFT_DDMACH2_DA_8814B) +#define BITS_DDMACH2_DA_8814B \ + (BIT_MASK_DDMACH2_DA_8814B << BIT_SHIFT_DDMACH2_DA_8814B) +#define BIT_CLEAR_DDMACH2_DA_8814B(x) ((x) & (~BITS_DDMACH2_DA_8814B)) +#define BIT_GET_DDMACH2_DA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DA_8814B) & BIT_MASK_DDMACH2_DA_8814B) +#define BIT_SET_DDMACH2_DA_8814B(x, v) \ + (BIT_CLEAR_DDMACH2_DA_8814B(x) | BIT_DDMACH2_DA_8814B(v)) + +/* 2 REG_DDMA_CH2CTRL_8814B */ +#define BIT_DDMACH2_OWN_8814B BIT(31) +#define BIT_DDMACH2_IDMEM_ERR_8814B BIT(30) +#define BIT_DDMACH2_CHKSUM_EN_8814B BIT(29) +#define BIT_DDMACH2_DA_W_DISABLE_8814B BIT(28) +#define BIT_DDMACH2_CHKSUM_STS_8814B BIT(27) +#define BIT_DDMACH2_DDMA_MODE_8814B BIT(26) +#define BIT_DDMACH2_RESET_CHKSUM_STS_8814B BIT(25) +#define BIT_DDMACH2_CHKSUM_CONT_8814B BIT(24) + +#define BIT_SHIFT_DDMACH2_DLEN_8814B 0 +#define BIT_MASK_DDMACH2_DLEN_8814B 0x3ffff +#define BIT_DDMACH2_DLEN_8814B(x) \ + (((x) & BIT_MASK_DDMACH2_DLEN_8814B) << BIT_SHIFT_DDMACH2_DLEN_8814B) +#define BITS_DDMACH2_DLEN_8814B \ + (BIT_MASK_DDMACH2_DLEN_8814B << BIT_SHIFT_DDMACH2_DLEN_8814B) +#define BIT_CLEAR_DDMACH2_DLEN_8814B(x) ((x) & (~BITS_DDMACH2_DLEN_8814B)) +#define BIT_GET_DDMACH2_DLEN_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DLEN_8814B) & BIT_MASK_DDMACH2_DLEN_8814B) +#define BIT_SET_DDMACH2_DLEN_8814B(x, v) \ + (BIT_CLEAR_DDMACH2_DLEN_8814B(x) | BIT_DDMACH2_DLEN_8814B(v)) + +/* 2 REG_DDMA_CH3SA_8814B */ + +#define BIT_SHIFT_DDMACH3_SA_8814B 0 +#define BIT_MASK_DDMACH3_SA_8814B 0xffffffffL +#define BIT_DDMACH3_SA_8814B(x) \ + (((x) & BIT_MASK_DDMACH3_SA_8814B) << BIT_SHIFT_DDMACH3_SA_8814B) +#define BITS_DDMACH3_SA_8814B \ + (BIT_MASK_DDMACH3_SA_8814B << BIT_SHIFT_DDMACH3_SA_8814B) +#define BIT_CLEAR_DDMACH3_SA_8814B(x) ((x) & (~BITS_DDMACH3_SA_8814B)) +#define BIT_GET_DDMACH3_SA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH3_SA_8814B) & BIT_MASK_DDMACH3_SA_8814B) +#define BIT_SET_DDMACH3_SA_8814B(x, v) \ + (BIT_CLEAR_DDMACH3_SA_8814B(x) | BIT_DDMACH3_SA_8814B(v)) + +/* 2 REG_DDMA_CH3DA_8814B */ + +#define BIT_SHIFT_DDMACH3_DA_8814B 0 +#define BIT_MASK_DDMACH3_DA_8814B 0xffffffffL +#define BIT_DDMACH3_DA_8814B(x) \ + (((x) & BIT_MASK_DDMACH3_DA_8814B) << BIT_SHIFT_DDMACH3_DA_8814B) +#define BITS_DDMACH3_DA_8814B \ + (BIT_MASK_DDMACH3_DA_8814B << BIT_SHIFT_DDMACH3_DA_8814B) +#define BIT_CLEAR_DDMACH3_DA_8814B(x) ((x) & (~BITS_DDMACH3_DA_8814B)) +#define BIT_GET_DDMACH3_DA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DA_8814B) & BIT_MASK_DDMACH3_DA_8814B) +#define BIT_SET_DDMACH3_DA_8814B(x, v) \ + (BIT_CLEAR_DDMACH3_DA_8814B(x) | BIT_DDMACH3_DA_8814B(v)) + +/* 2 REG_DDMA_CH3CTRL_8814B */ +#define BIT_DDMACH3_OWN_8814B BIT(31) +#define BIT_DDMACH3_IDMEM_ERR_8814B BIT(30) +#define BIT_DDMACH3_CHKSUM_EN_8814B BIT(29) +#define BIT_DDMACH3_DA_W_DISABLE_8814B BIT(28) +#define BIT_DDMACH3_CHKSUM_STS_8814B BIT(27) +#define BIT_DDMACH3_DDMA_MODE_8814B BIT(26) +#define BIT_DDMACH3_RESET_CHKSUM_STS_8814B BIT(25) +#define BIT_DDMACH3_CHKSUM_CONT_8814B BIT(24) + +#define BIT_SHIFT_DDMACH3_DLEN_8814B 0 +#define BIT_MASK_DDMACH3_DLEN_8814B 0x3ffff +#define BIT_DDMACH3_DLEN_8814B(x) \ + (((x) & BIT_MASK_DDMACH3_DLEN_8814B) << BIT_SHIFT_DDMACH3_DLEN_8814B) +#define BITS_DDMACH3_DLEN_8814B \ + (BIT_MASK_DDMACH3_DLEN_8814B << BIT_SHIFT_DDMACH3_DLEN_8814B) +#define BIT_CLEAR_DDMACH3_DLEN_8814B(x) ((x) & (~BITS_DDMACH3_DLEN_8814B)) +#define BIT_GET_DDMACH3_DLEN_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DLEN_8814B) & BIT_MASK_DDMACH3_DLEN_8814B) +#define BIT_SET_DDMACH3_DLEN_8814B(x, v) \ + (BIT_CLEAR_DDMACH3_DLEN_8814B(x) | BIT_DDMACH3_DLEN_8814B(v)) + +/* 2 REG_DDMA_CH4SA_8814B */ + +#define BIT_SHIFT_DDMACH4_SA_8814B 0 +#define BIT_MASK_DDMACH4_SA_8814B 0xffffffffL +#define BIT_DDMACH4_SA_8814B(x) \ + (((x) & BIT_MASK_DDMACH4_SA_8814B) << BIT_SHIFT_DDMACH4_SA_8814B) +#define BITS_DDMACH4_SA_8814B \ + (BIT_MASK_DDMACH4_SA_8814B << BIT_SHIFT_DDMACH4_SA_8814B) +#define BIT_CLEAR_DDMACH4_SA_8814B(x) ((x) & (~BITS_DDMACH4_SA_8814B)) +#define BIT_GET_DDMACH4_SA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH4_SA_8814B) & BIT_MASK_DDMACH4_SA_8814B) +#define BIT_SET_DDMACH4_SA_8814B(x, v) \ + (BIT_CLEAR_DDMACH4_SA_8814B(x) | BIT_DDMACH4_SA_8814B(v)) + +/* 2 REG_DDMA_CH4DA_8814B */ + +#define BIT_SHIFT_DDMACH4_DA_8814B 0 +#define BIT_MASK_DDMACH4_DA_8814B 0xffffffffL +#define BIT_DDMACH4_DA_8814B(x) \ + (((x) & BIT_MASK_DDMACH4_DA_8814B) << BIT_SHIFT_DDMACH4_DA_8814B) +#define BITS_DDMACH4_DA_8814B \ + (BIT_MASK_DDMACH4_DA_8814B << BIT_SHIFT_DDMACH4_DA_8814B) +#define BIT_CLEAR_DDMACH4_DA_8814B(x) ((x) & (~BITS_DDMACH4_DA_8814B)) +#define BIT_GET_DDMACH4_DA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DA_8814B) & BIT_MASK_DDMACH4_DA_8814B) +#define BIT_SET_DDMACH4_DA_8814B(x, v) \ + (BIT_CLEAR_DDMACH4_DA_8814B(x) | BIT_DDMACH4_DA_8814B(v)) + +/* 2 REG_DDMA_CH4CTRL_8814B */ +#define BIT_DDMACH4_OWN_8814B BIT(31) +#define BIT_DDMACH4_IDMEM_ERR_8814B BIT(30) +#define BIT_DDMACH4_CHKSUM_EN_8814B BIT(29) +#define BIT_DDMACH4_DA_W_DISABLE_8814B BIT(28) +#define BIT_DDMACH4_CHKSUM_STS_8814B BIT(27) +#define BIT_DDMACH4_DDMA_MODE_8814B BIT(26) +#define BIT_DDMACH4_RESET_CHKSUM_STS_8814B BIT(25) +#define BIT_DDMACH4_CHKSUM_CONT_8814B BIT(24) + +#define BIT_SHIFT_DDMACH4_DLEN_8814B 0 +#define BIT_MASK_DDMACH4_DLEN_8814B 0x3ffff +#define BIT_DDMACH4_DLEN_8814B(x) \ + (((x) & BIT_MASK_DDMACH4_DLEN_8814B) << BIT_SHIFT_DDMACH4_DLEN_8814B) +#define BITS_DDMACH4_DLEN_8814B \ + (BIT_MASK_DDMACH4_DLEN_8814B << BIT_SHIFT_DDMACH4_DLEN_8814B) +#define BIT_CLEAR_DDMACH4_DLEN_8814B(x) ((x) & (~BITS_DDMACH4_DLEN_8814B)) +#define BIT_GET_DDMACH4_DLEN_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DLEN_8814B) & BIT_MASK_DDMACH4_DLEN_8814B) +#define BIT_SET_DDMACH4_DLEN_8814B(x, v) \ + (BIT_CLEAR_DDMACH4_DLEN_8814B(x) | BIT_DDMACH4_DLEN_8814B(v)) + +/* 2 REG_DDMA_CH5SA_8814B */ + +#define BIT_SHIFT_DDMACH5_SA_8814B 0 +#define BIT_MASK_DDMACH5_SA_8814B 0xffffffffL +#define BIT_DDMACH5_SA_8814B(x) \ + (((x) & BIT_MASK_DDMACH5_SA_8814B) << BIT_SHIFT_DDMACH5_SA_8814B) +#define BITS_DDMACH5_SA_8814B \ + (BIT_MASK_DDMACH5_SA_8814B << BIT_SHIFT_DDMACH5_SA_8814B) +#define BIT_CLEAR_DDMACH5_SA_8814B(x) ((x) & (~BITS_DDMACH5_SA_8814B)) +#define BIT_GET_DDMACH5_SA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH5_SA_8814B) & BIT_MASK_DDMACH5_SA_8814B) +#define BIT_SET_DDMACH5_SA_8814B(x, v) \ + (BIT_CLEAR_DDMACH5_SA_8814B(x) | BIT_DDMACH5_SA_8814B(v)) + +/* 2 REG_DDMA_CH5DA_8814B */ + +#define BIT_SHIFT_DDMACH5_DA_8814B 0 +#define BIT_MASK_DDMACH5_DA_8814B 0xffffffffL +#define BIT_DDMACH5_DA_8814B(x) \ + (((x) & BIT_MASK_DDMACH5_DA_8814B) << BIT_SHIFT_DDMACH5_DA_8814B) +#define BITS_DDMACH5_DA_8814B \ + (BIT_MASK_DDMACH5_DA_8814B << BIT_SHIFT_DDMACH5_DA_8814B) +#define BIT_CLEAR_DDMACH5_DA_8814B(x) ((x) & (~BITS_DDMACH5_DA_8814B)) +#define BIT_GET_DDMACH5_DA_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DA_8814B) & BIT_MASK_DDMACH5_DA_8814B) +#define BIT_SET_DDMACH5_DA_8814B(x, v) \ + (BIT_CLEAR_DDMACH5_DA_8814B(x) | BIT_DDMACH5_DA_8814B(v)) + +/* 2 REG_DDMA_CH5CTRL_8814B */ +#define BIT_DDMACH5_OWN_8814B BIT(31) +#define BIT_DDMACH5_IDMEM_ERR_8814B BIT(30) +#define BIT_DDMACH5_CHKSUM_EN_8814B BIT(29) +#define BIT_DDMACH5_DA_W_DISABLE_8814B BIT(28) +#define BIT_DDMACH5_CHKSUM_STS_8814B BIT(27) +#define BIT_DDMACH5_DDMA_MODE_8814B BIT(26) +#define BIT_DDMACH5_RESET_CHKSUM_STS_8814B BIT(25) +#define BIT_DDMACH5_CHKSUM_CONT_8814B BIT(24) + +#define BIT_SHIFT_DDMACH5_DLEN_8814B 0 +#define BIT_MASK_DDMACH5_DLEN_8814B 0x3ffff +#define BIT_DDMACH5_DLEN_8814B(x) \ + (((x) & BIT_MASK_DDMACH5_DLEN_8814B) << BIT_SHIFT_DDMACH5_DLEN_8814B) +#define BITS_DDMACH5_DLEN_8814B \ + (BIT_MASK_DDMACH5_DLEN_8814B << BIT_SHIFT_DDMACH5_DLEN_8814B) +#define BIT_CLEAR_DDMACH5_DLEN_8814B(x) ((x) & (~BITS_DDMACH5_DLEN_8814B)) +#define BIT_GET_DDMACH5_DLEN_8814B(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DLEN_8814B) & BIT_MASK_DDMACH5_DLEN_8814B) +#define BIT_SET_DDMACH5_DLEN_8814B(x, v) \ + (BIT_CLEAR_DDMACH5_DLEN_8814B(x) | BIT_DDMACH5_DLEN_8814B(v)) + +/* 2 REG_DDMA_INT_MSK_8814B */ +#define BIT_DDMACH5_MSK_8814B BIT(5) +#define BIT_DDMACH4_MSK_8814B BIT(4) +#define BIT_DDMACH3_MSK_8814B BIT(3) +#define BIT_DDMACH2_MSK_8814B BIT(2) +#define BIT_DDMACH1_MSK_8814B BIT(1) +#define BIT_DDMACH0_MSK_8814B BIT(0) + +/* 2 REG_DDMA_CHSTATUS_8814B */ +#define BIT_DDMACH5_BUSY_8814B BIT(5) +#define BIT_DDMACH4_BUSY_8814B BIT(4) +#define BIT_DDMACH3_BUSY_8814B BIT(3) +#define BIT_DDMACH2_BUSY_8814B BIT(2) +#define BIT_DDMACH1_BUSY_8814B BIT(1) +#define BIT_DDMACH0_BUSY_8814B BIT(0) + +/* 2 REG_DDMA_CHKSUM_8814B */ + +#define BIT_SHIFT_IDDMA0_CHKSUM_8814B 0 +#define BIT_MASK_IDDMA0_CHKSUM_8814B 0xffff +#define BIT_IDDMA0_CHKSUM_8814B(x) \ + (((x) & BIT_MASK_IDDMA0_CHKSUM_8814B) << BIT_SHIFT_IDDMA0_CHKSUM_8814B) +#define BITS_IDDMA0_CHKSUM_8814B \ + (BIT_MASK_IDDMA0_CHKSUM_8814B << BIT_SHIFT_IDDMA0_CHKSUM_8814B) +#define BIT_CLEAR_IDDMA0_CHKSUM_8814B(x) ((x) & (~BITS_IDDMA0_CHKSUM_8814B)) +#define BIT_GET_IDDMA0_CHKSUM_8814B(x) \ + (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8814B) & BIT_MASK_IDDMA0_CHKSUM_8814B) +#define BIT_SET_IDDMA0_CHKSUM_8814B(x, v) \ + (BIT_CLEAR_IDDMA0_CHKSUM_8814B(x) | BIT_IDDMA0_CHKSUM_8814B(v)) + +/* 2 REG_DDMA_MONITOR_8814B */ +#define BIT_IDDMA0_PERMU_UNDERFLOW_8814B BIT(14) +#define BIT_IDDMA0_FIFO_UNDERFLOW_8814B BIT(13) +#define BIT_IDDMA0_FIFO_OVERFLOW_8814B BIT(12) +#define BIT_CH5_ERR_8814B BIT(5) +#define BIT_CH4_ERR_8814B BIT(4) +#define BIT_CH3_ERR_8814B BIT(3) +#define BIT_CH2_ERR_8814B BIT(2) +#define BIT_CH1_ERR_8814B BIT(1) +#define BIT_CH0_ERR_8814B BIT(0) + +/* 2 REG_DMA_RQPN_INFO_0_8814B */ + +#define BIT_SHIFT_CH0_AVAL_PG_8814B 16 +#define BIT_MASK_CH0_AVAL_PG_8814B 0xfff +#define BIT_CH0_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH0_AVAL_PG_8814B) << BIT_SHIFT_CH0_AVAL_PG_8814B) +#define BITS_CH0_AVAL_PG_8814B \ + (BIT_MASK_CH0_AVAL_PG_8814B << BIT_SHIFT_CH0_AVAL_PG_8814B) +#define BIT_CLEAR_CH0_AVAL_PG_8814B(x) ((x) & (~BITS_CH0_AVAL_PG_8814B)) +#define BIT_GET_CH0_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH0_AVAL_PG_8814B) & BIT_MASK_CH0_AVAL_PG_8814B) +#define BIT_SET_CH0_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH0_AVAL_PG_8814B(x) | BIT_CH0_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH0_RSVD_PG_8814B 0 +#define BIT_MASK_CH0_RSVD_PG_8814B 0xfff +#define BIT_CH0_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH0_RSVD_PG_8814B) << BIT_SHIFT_CH0_RSVD_PG_8814B) +#define BITS_CH0_RSVD_PG_8814B \ + (BIT_MASK_CH0_RSVD_PG_8814B << BIT_SHIFT_CH0_RSVD_PG_8814B) +#define BIT_CLEAR_CH0_RSVD_PG_8814B(x) ((x) & (~BITS_CH0_RSVD_PG_8814B)) +#define BIT_GET_CH0_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH0_RSVD_PG_8814B) & BIT_MASK_CH0_RSVD_PG_8814B) +#define BIT_SET_CH0_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH0_RSVD_PG_8814B(x) | BIT_CH0_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_1_8814B */ + +#define BIT_SHIFT_CH1_AVAL_PG_8814B 16 +#define BIT_MASK_CH1_AVAL_PG_8814B 0xfff +#define BIT_CH1_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH1_AVAL_PG_8814B) << BIT_SHIFT_CH1_AVAL_PG_8814B) +#define BITS_CH1_AVAL_PG_8814B \ + (BIT_MASK_CH1_AVAL_PG_8814B << BIT_SHIFT_CH1_AVAL_PG_8814B) +#define BIT_CLEAR_CH1_AVAL_PG_8814B(x) ((x) & (~BITS_CH1_AVAL_PG_8814B)) +#define BIT_GET_CH1_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH1_AVAL_PG_8814B) & BIT_MASK_CH1_AVAL_PG_8814B) +#define BIT_SET_CH1_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH1_AVAL_PG_8814B(x) | BIT_CH1_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH1_RSVD_PG_8814B 0 +#define BIT_MASK_CH1_RSVD_PG_8814B 0xfff +#define BIT_CH1_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH1_RSVD_PG_8814B) << BIT_SHIFT_CH1_RSVD_PG_8814B) +#define BITS_CH1_RSVD_PG_8814B \ + (BIT_MASK_CH1_RSVD_PG_8814B << BIT_SHIFT_CH1_RSVD_PG_8814B) +#define BIT_CLEAR_CH1_RSVD_PG_8814B(x) ((x) & (~BITS_CH1_RSVD_PG_8814B)) +#define BIT_GET_CH1_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH1_RSVD_PG_8814B) & BIT_MASK_CH1_RSVD_PG_8814B) +#define BIT_SET_CH1_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH1_RSVD_PG_8814B(x) | BIT_CH1_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_2_8814B */ + +#define BIT_SHIFT_CH2_AVAL_PG_8814B 16 +#define BIT_MASK_CH2_AVAL_PG_8814B 0xfff +#define BIT_CH2_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH2_AVAL_PG_8814B) << BIT_SHIFT_CH2_AVAL_PG_8814B) +#define BITS_CH2_AVAL_PG_8814B \ + (BIT_MASK_CH2_AVAL_PG_8814B << BIT_SHIFT_CH2_AVAL_PG_8814B) +#define BIT_CLEAR_CH2_AVAL_PG_8814B(x) ((x) & (~BITS_CH2_AVAL_PG_8814B)) +#define BIT_GET_CH2_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH2_AVAL_PG_8814B) & BIT_MASK_CH2_AVAL_PG_8814B) +#define BIT_SET_CH2_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH2_AVAL_PG_8814B(x) | BIT_CH2_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH2_RSVD_PG_8814B 0 +#define BIT_MASK_CH2_RSVD_PG_8814B 0xfff +#define BIT_CH2_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH2_RSVD_PG_8814B) << BIT_SHIFT_CH2_RSVD_PG_8814B) +#define BITS_CH2_RSVD_PG_8814B \ + (BIT_MASK_CH2_RSVD_PG_8814B << BIT_SHIFT_CH2_RSVD_PG_8814B) +#define BIT_CLEAR_CH2_RSVD_PG_8814B(x) ((x) & (~BITS_CH2_RSVD_PG_8814B)) +#define BIT_GET_CH2_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH2_RSVD_PG_8814B) & BIT_MASK_CH2_RSVD_PG_8814B) +#define BIT_SET_CH2_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH2_RSVD_PG_8814B(x) | BIT_CH2_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_3_8814B */ + +#define BIT_SHIFT_CH3_AVAL_PG_8814B 16 +#define BIT_MASK_CH3_AVAL_PG_8814B 0xfff +#define BIT_CH3_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH3_AVAL_PG_8814B) << BIT_SHIFT_CH3_AVAL_PG_8814B) +#define BITS_CH3_AVAL_PG_8814B \ + (BIT_MASK_CH3_AVAL_PG_8814B << BIT_SHIFT_CH3_AVAL_PG_8814B) +#define BIT_CLEAR_CH3_AVAL_PG_8814B(x) ((x) & (~BITS_CH3_AVAL_PG_8814B)) +#define BIT_GET_CH3_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH3_AVAL_PG_8814B) & BIT_MASK_CH3_AVAL_PG_8814B) +#define BIT_SET_CH3_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH3_AVAL_PG_8814B(x) | BIT_CH3_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH3_RSVD_PG_8814B 0 +#define BIT_MASK_CH3_RSVD_PG_8814B 0xfff +#define BIT_CH3_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH3_RSVD_PG_8814B) << BIT_SHIFT_CH3_RSVD_PG_8814B) +#define BITS_CH3_RSVD_PG_8814B \ + (BIT_MASK_CH3_RSVD_PG_8814B << BIT_SHIFT_CH3_RSVD_PG_8814B) +#define BIT_CLEAR_CH3_RSVD_PG_8814B(x) ((x) & (~BITS_CH3_RSVD_PG_8814B)) +#define BIT_GET_CH3_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH3_RSVD_PG_8814B) & BIT_MASK_CH3_RSVD_PG_8814B) +#define BIT_SET_CH3_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH3_RSVD_PG_8814B(x) | BIT_CH3_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_4_8814B */ + +#define BIT_SHIFT_CH4_AVAL_PG_8814B 16 +#define BIT_MASK_CH4_AVAL_PG_8814B 0xfff +#define BIT_CH4_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH4_AVAL_PG_8814B) << BIT_SHIFT_CH4_AVAL_PG_8814B) +#define BITS_CH4_AVAL_PG_8814B \ + (BIT_MASK_CH4_AVAL_PG_8814B << BIT_SHIFT_CH4_AVAL_PG_8814B) +#define BIT_CLEAR_CH4_AVAL_PG_8814B(x) ((x) & (~BITS_CH4_AVAL_PG_8814B)) +#define BIT_GET_CH4_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH4_AVAL_PG_8814B) & BIT_MASK_CH4_AVAL_PG_8814B) +#define BIT_SET_CH4_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH4_AVAL_PG_8814B(x) | BIT_CH4_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH4_RSVD_PG_8814B 0 +#define BIT_MASK_CH4_RSVD_PG_8814B 0xfff +#define BIT_CH4_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH4_RSVD_PG_8814B) << BIT_SHIFT_CH4_RSVD_PG_8814B) +#define BITS_CH4_RSVD_PG_8814B \ + (BIT_MASK_CH4_RSVD_PG_8814B << BIT_SHIFT_CH4_RSVD_PG_8814B) +#define BIT_CLEAR_CH4_RSVD_PG_8814B(x) ((x) & (~BITS_CH4_RSVD_PG_8814B)) +#define BIT_GET_CH4_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH4_RSVD_PG_8814B) & BIT_MASK_CH4_RSVD_PG_8814B) +#define BIT_SET_CH4_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH4_RSVD_PG_8814B(x) | BIT_CH4_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_5_8814B */ + +#define BIT_SHIFT_CH5_AVAL_PG_8814B 16 +#define BIT_MASK_CH5_AVAL_PG_8814B 0xfff +#define BIT_CH5_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH5_AVAL_PG_8814B) << BIT_SHIFT_CH5_AVAL_PG_8814B) +#define BITS_CH5_AVAL_PG_8814B \ + (BIT_MASK_CH5_AVAL_PG_8814B << BIT_SHIFT_CH5_AVAL_PG_8814B) +#define BIT_CLEAR_CH5_AVAL_PG_8814B(x) ((x) & (~BITS_CH5_AVAL_PG_8814B)) +#define BIT_GET_CH5_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH5_AVAL_PG_8814B) & BIT_MASK_CH5_AVAL_PG_8814B) +#define BIT_SET_CH5_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH5_AVAL_PG_8814B(x) | BIT_CH5_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH5_RSVD_PG_8814B 0 +#define BIT_MASK_CH5_RSVD_PG_8814B 0xfff +#define BIT_CH5_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH5_RSVD_PG_8814B) << BIT_SHIFT_CH5_RSVD_PG_8814B) +#define BITS_CH5_RSVD_PG_8814B \ + (BIT_MASK_CH5_RSVD_PG_8814B << BIT_SHIFT_CH5_RSVD_PG_8814B) +#define BIT_CLEAR_CH5_RSVD_PG_8814B(x) ((x) & (~BITS_CH5_RSVD_PG_8814B)) +#define BIT_GET_CH5_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH5_RSVD_PG_8814B) & BIT_MASK_CH5_RSVD_PG_8814B) +#define BIT_SET_CH5_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH5_RSVD_PG_8814B(x) | BIT_CH5_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_6_8814B */ + +#define BIT_SHIFT_CH6_AVAL_PG_8814B 16 +#define BIT_MASK_CH6_AVAL_PG_8814B 0xfff +#define BIT_CH6_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH6_AVAL_PG_8814B) << BIT_SHIFT_CH6_AVAL_PG_8814B) +#define BITS_CH6_AVAL_PG_8814B \ + (BIT_MASK_CH6_AVAL_PG_8814B << BIT_SHIFT_CH6_AVAL_PG_8814B) +#define BIT_CLEAR_CH6_AVAL_PG_8814B(x) ((x) & (~BITS_CH6_AVAL_PG_8814B)) +#define BIT_GET_CH6_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH6_AVAL_PG_8814B) & BIT_MASK_CH6_AVAL_PG_8814B) +#define BIT_SET_CH6_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH6_AVAL_PG_8814B(x) | BIT_CH6_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH6_RSVD_PG_8814B 0 +#define BIT_MASK_CH6_RSVD_PG_8814B 0xfff +#define BIT_CH6_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH6_RSVD_PG_8814B) << BIT_SHIFT_CH6_RSVD_PG_8814B) +#define BITS_CH6_RSVD_PG_8814B \ + (BIT_MASK_CH6_RSVD_PG_8814B << BIT_SHIFT_CH6_RSVD_PG_8814B) +#define BIT_CLEAR_CH6_RSVD_PG_8814B(x) ((x) & (~BITS_CH6_RSVD_PG_8814B)) +#define BIT_GET_CH6_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH6_RSVD_PG_8814B) & BIT_MASK_CH6_RSVD_PG_8814B) +#define BIT_SET_CH6_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH6_RSVD_PG_8814B(x) | BIT_CH6_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_7_8814B */ + +#define BIT_SHIFT_CH7_AVAL_PG_8814B 16 +#define BIT_MASK_CH7_AVAL_PG_8814B 0xfff +#define BIT_CH7_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH7_AVAL_PG_8814B) << BIT_SHIFT_CH7_AVAL_PG_8814B) +#define BITS_CH7_AVAL_PG_8814B \ + (BIT_MASK_CH7_AVAL_PG_8814B << BIT_SHIFT_CH7_AVAL_PG_8814B) +#define BIT_CLEAR_CH7_AVAL_PG_8814B(x) ((x) & (~BITS_CH7_AVAL_PG_8814B)) +#define BIT_GET_CH7_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH7_AVAL_PG_8814B) & BIT_MASK_CH7_AVAL_PG_8814B) +#define BIT_SET_CH7_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH7_AVAL_PG_8814B(x) | BIT_CH7_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH7_RSVD_PG_8814B 0 +#define BIT_MASK_CH7_RSVD_PG_8814B 0xfff +#define BIT_CH7_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH7_RSVD_PG_8814B) << BIT_SHIFT_CH7_RSVD_PG_8814B) +#define BITS_CH7_RSVD_PG_8814B \ + (BIT_MASK_CH7_RSVD_PG_8814B << BIT_SHIFT_CH7_RSVD_PG_8814B) +#define BIT_CLEAR_CH7_RSVD_PG_8814B(x) ((x) & (~BITS_CH7_RSVD_PG_8814B)) +#define BIT_GET_CH7_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH7_RSVD_PG_8814B) & BIT_MASK_CH7_RSVD_PG_8814B) +#define BIT_SET_CH7_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH7_RSVD_PG_8814B(x) | BIT_CH7_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_8_8814B */ + +#define BIT_SHIFT_CH8_AVAL_PG_8814B 16 +#define BIT_MASK_CH8_AVAL_PG_8814B 0xfff +#define BIT_CH8_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH8_AVAL_PG_8814B) << BIT_SHIFT_CH8_AVAL_PG_8814B) +#define BITS_CH8_AVAL_PG_8814B \ + (BIT_MASK_CH8_AVAL_PG_8814B << BIT_SHIFT_CH8_AVAL_PG_8814B) +#define BIT_CLEAR_CH8_AVAL_PG_8814B(x) ((x) & (~BITS_CH8_AVAL_PG_8814B)) +#define BIT_GET_CH8_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH8_AVAL_PG_8814B) & BIT_MASK_CH8_AVAL_PG_8814B) +#define BIT_SET_CH8_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH8_AVAL_PG_8814B(x) | BIT_CH8_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH8_RSVD_PG_8814B 0 +#define BIT_MASK_CH8_RSVD_PG_8814B 0xfff +#define BIT_CH8_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH8_RSVD_PG_8814B) << BIT_SHIFT_CH8_RSVD_PG_8814B) +#define BITS_CH8_RSVD_PG_8814B \ + (BIT_MASK_CH8_RSVD_PG_8814B << BIT_SHIFT_CH8_RSVD_PG_8814B) +#define BIT_CLEAR_CH8_RSVD_PG_8814B(x) ((x) & (~BITS_CH8_RSVD_PG_8814B)) +#define BIT_GET_CH8_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH8_RSVD_PG_8814B) & BIT_MASK_CH8_RSVD_PG_8814B) +#define BIT_SET_CH8_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH8_RSVD_PG_8814B(x) | BIT_CH8_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_9_8814B */ + +#define BIT_SHIFT_CH9_AVAL_PG_8814B 16 +#define BIT_MASK_CH9_AVAL_PG_8814B 0xfff +#define BIT_CH9_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH9_AVAL_PG_8814B) << BIT_SHIFT_CH9_AVAL_PG_8814B) +#define BITS_CH9_AVAL_PG_8814B \ + (BIT_MASK_CH9_AVAL_PG_8814B << BIT_SHIFT_CH9_AVAL_PG_8814B) +#define BIT_CLEAR_CH9_AVAL_PG_8814B(x) ((x) & (~BITS_CH9_AVAL_PG_8814B)) +#define BIT_GET_CH9_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH9_AVAL_PG_8814B) & BIT_MASK_CH9_AVAL_PG_8814B) +#define BIT_SET_CH9_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH9_AVAL_PG_8814B(x) | BIT_CH9_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH9_RSVD_PG_8814B 0 +#define BIT_MASK_CH9_RSVD_PG_8814B 0xfff +#define BIT_CH9_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH9_RSVD_PG_8814B) << BIT_SHIFT_CH9_RSVD_PG_8814B) +#define BITS_CH9_RSVD_PG_8814B \ + (BIT_MASK_CH9_RSVD_PG_8814B << BIT_SHIFT_CH9_RSVD_PG_8814B) +#define BIT_CLEAR_CH9_RSVD_PG_8814B(x) ((x) & (~BITS_CH9_RSVD_PG_8814B)) +#define BIT_GET_CH9_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH9_RSVD_PG_8814B) & BIT_MASK_CH9_RSVD_PG_8814B) +#define BIT_SET_CH9_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH9_RSVD_PG_8814B(x) | BIT_CH9_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_10_8814B */ + +#define BIT_SHIFT_CH10_AVAL_PG_8814B 16 +#define BIT_MASK_CH10_AVAL_PG_8814B 0xfff +#define BIT_CH10_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH10_AVAL_PG_8814B) << BIT_SHIFT_CH10_AVAL_PG_8814B) +#define BITS_CH10_AVAL_PG_8814B \ + (BIT_MASK_CH10_AVAL_PG_8814B << BIT_SHIFT_CH10_AVAL_PG_8814B) +#define BIT_CLEAR_CH10_AVAL_PG_8814B(x) ((x) & (~BITS_CH10_AVAL_PG_8814B)) +#define BIT_GET_CH10_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH10_AVAL_PG_8814B) & BIT_MASK_CH10_AVAL_PG_8814B) +#define BIT_SET_CH10_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH10_AVAL_PG_8814B(x) | BIT_CH10_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH10_RSVD_PG_8814B 0 +#define BIT_MASK_CH10_RSVD_PG_8814B 0xfff +#define BIT_CH10_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH10_RSVD_PG_8814B) << BIT_SHIFT_CH10_RSVD_PG_8814B) +#define BITS_CH10_RSVD_PG_8814B \ + (BIT_MASK_CH10_RSVD_PG_8814B << BIT_SHIFT_CH10_RSVD_PG_8814B) +#define BIT_CLEAR_CH10_RSVD_PG_8814B(x) ((x) & (~BITS_CH10_RSVD_PG_8814B)) +#define BIT_GET_CH10_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH10_RSVD_PG_8814B) & BIT_MASK_CH10_RSVD_PG_8814B) +#define BIT_SET_CH10_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH10_RSVD_PG_8814B(x) | BIT_CH10_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_11_8814B */ + +#define BIT_SHIFT_CH11_AVAL_PG_8814B 16 +#define BIT_MASK_CH11_AVAL_PG_8814B 0xfff +#define BIT_CH11_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH11_AVAL_PG_8814B) << BIT_SHIFT_CH11_AVAL_PG_8814B) +#define BITS_CH11_AVAL_PG_8814B \ + (BIT_MASK_CH11_AVAL_PG_8814B << BIT_SHIFT_CH11_AVAL_PG_8814B) +#define BIT_CLEAR_CH11_AVAL_PG_8814B(x) ((x) & (~BITS_CH11_AVAL_PG_8814B)) +#define BIT_GET_CH11_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH11_AVAL_PG_8814B) & BIT_MASK_CH11_AVAL_PG_8814B) +#define BIT_SET_CH11_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH11_AVAL_PG_8814B(x) | BIT_CH11_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH11_RSVD_PG_8814B 0 +#define BIT_MASK_CH11_RSVD_PG_8814B 0xfff +#define BIT_CH11_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH11_RSVD_PG_8814B) << BIT_SHIFT_CH11_RSVD_PG_8814B) +#define BITS_CH11_RSVD_PG_8814B \ + (BIT_MASK_CH11_RSVD_PG_8814B << BIT_SHIFT_CH11_RSVD_PG_8814B) +#define BIT_CLEAR_CH11_RSVD_PG_8814B(x) ((x) & (~BITS_CH11_RSVD_PG_8814B)) +#define BIT_GET_CH11_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH11_RSVD_PG_8814B) & BIT_MASK_CH11_RSVD_PG_8814B) +#define BIT_SET_CH11_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH11_RSVD_PG_8814B(x) | BIT_CH11_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_12_8814B */ + +#define BIT_SHIFT_CH12_AVAL_PG_8814B 16 +#define BIT_MASK_CH12_AVAL_PG_8814B 0xfff +#define BIT_CH12_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH12_AVAL_PG_8814B) << BIT_SHIFT_CH12_AVAL_PG_8814B) +#define BITS_CH12_AVAL_PG_8814B \ + (BIT_MASK_CH12_AVAL_PG_8814B << BIT_SHIFT_CH12_AVAL_PG_8814B) +#define BIT_CLEAR_CH12_AVAL_PG_8814B(x) ((x) & (~BITS_CH12_AVAL_PG_8814B)) +#define BIT_GET_CH12_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH12_AVAL_PG_8814B) & BIT_MASK_CH12_AVAL_PG_8814B) +#define BIT_SET_CH12_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH12_AVAL_PG_8814B(x) | BIT_CH12_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH12_RSVD_PG_8814B 0 +#define BIT_MASK_CH12_RSVD_PG_8814B 0xfff +#define BIT_CH12_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH12_RSVD_PG_8814B) << BIT_SHIFT_CH12_RSVD_PG_8814B) +#define BITS_CH12_RSVD_PG_8814B \ + (BIT_MASK_CH12_RSVD_PG_8814B << BIT_SHIFT_CH12_RSVD_PG_8814B) +#define BIT_CLEAR_CH12_RSVD_PG_8814B(x) ((x) & (~BITS_CH12_RSVD_PG_8814B)) +#define BIT_GET_CH12_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH12_RSVD_PG_8814B) & BIT_MASK_CH12_RSVD_PG_8814B) +#define BIT_SET_CH12_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH12_RSVD_PG_8814B(x) | BIT_CH12_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_13_8814B */ + +#define BIT_SHIFT_CH13_AVAL_PG_8814B 16 +#define BIT_MASK_CH13_AVAL_PG_8814B 0xfff +#define BIT_CH13_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH13_AVAL_PG_8814B) << BIT_SHIFT_CH13_AVAL_PG_8814B) +#define BITS_CH13_AVAL_PG_8814B \ + (BIT_MASK_CH13_AVAL_PG_8814B << BIT_SHIFT_CH13_AVAL_PG_8814B) +#define BIT_CLEAR_CH13_AVAL_PG_8814B(x) ((x) & (~BITS_CH13_AVAL_PG_8814B)) +#define BIT_GET_CH13_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH13_AVAL_PG_8814B) & BIT_MASK_CH13_AVAL_PG_8814B) +#define BIT_SET_CH13_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH13_AVAL_PG_8814B(x) | BIT_CH13_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH13_RSVD_PG_8814B 0 +#define BIT_MASK_CH13_RSVD_PG_8814B 0xfff +#define BIT_CH13_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH13_RSVD_PG_8814B) << BIT_SHIFT_CH13_RSVD_PG_8814B) +#define BITS_CH13_RSVD_PG_8814B \ + (BIT_MASK_CH13_RSVD_PG_8814B << BIT_SHIFT_CH13_RSVD_PG_8814B) +#define BIT_CLEAR_CH13_RSVD_PG_8814B(x) ((x) & (~BITS_CH13_RSVD_PG_8814B)) +#define BIT_GET_CH13_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH13_RSVD_PG_8814B) & BIT_MASK_CH13_RSVD_PG_8814B) +#define BIT_SET_CH13_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH13_RSVD_PG_8814B(x) | BIT_CH13_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_14_8814B */ + +#define BIT_SHIFT_CH14_AVAL_PG_8814B 16 +#define BIT_MASK_CH14_AVAL_PG_8814B 0xfff +#define BIT_CH14_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH14_AVAL_PG_8814B) << BIT_SHIFT_CH14_AVAL_PG_8814B) +#define BITS_CH14_AVAL_PG_8814B \ + (BIT_MASK_CH14_AVAL_PG_8814B << BIT_SHIFT_CH14_AVAL_PG_8814B) +#define BIT_CLEAR_CH14_AVAL_PG_8814B(x) ((x) & (~BITS_CH14_AVAL_PG_8814B)) +#define BIT_GET_CH14_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH14_AVAL_PG_8814B) & BIT_MASK_CH14_AVAL_PG_8814B) +#define BIT_SET_CH14_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH14_AVAL_PG_8814B(x) | BIT_CH14_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH14_RSVD_PG_8814B 0 +#define BIT_MASK_CH14_RSVD_PG_8814B 0xfff +#define BIT_CH14_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH14_RSVD_PG_8814B) << BIT_SHIFT_CH14_RSVD_PG_8814B) +#define BITS_CH14_RSVD_PG_8814B \ + (BIT_MASK_CH14_RSVD_PG_8814B << BIT_SHIFT_CH14_RSVD_PG_8814B) +#define BIT_CLEAR_CH14_RSVD_PG_8814B(x) ((x) & (~BITS_CH14_RSVD_PG_8814B)) +#define BIT_GET_CH14_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH14_RSVD_PG_8814B) & BIT_MASK_CH14_RSVD_PG_8814B) +#define BIT_SET_CH14_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH14_RSVD_PG_8814B(x) | BIT_CH14_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_15_8814B */ + +#define BIT_SHIFT_CH15_AVAL_PG_8814B 16 +#define BIT_MASK_CH15_AVAL_PG_8814B 0xfff +#define BIT_CH15_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH15_AVAL_PG_8814B) << BIT_SHIFT_CH15_AVAL_PG_8814B) +#define BITS_CH15_AVAL_PG_8814B \ + (BIT_MASK_CH15_AVAL_PG_8814B << BIT_SHIFT_CH15_AVAL_PG_8814B) +#define BIT_CLEAR_CH15_AVAL_PG_8814B(x) ((x) & (~BITS_CH15_AVAL_PG_8814B)) +#define BIT_GET_CH15_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH15_AVAL_PG_8814B) & BIT_MASK_CH15_AVAL_PG_8814B) +#define BIT_SET_CH15_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH15_AVAL_PG_8814B(x) | BIT_CH15_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH15_RSVD_PG_8814B 0 +#define BIT_MASK_CH15_RSVD_PG_8814B 0xfff +#define BIT_CH15_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH15_RSVD_PG_8814B) << BIT_SHIFT_CH15_RSVD_PG_8814B) +#define BITS_CH15_RSVD_PG_8814B \ + (BIT_MASK_CH15_RSVD_PG_8814B << BIT_SHIFT_CH15_RSVD_PG_8814B) +#define BIT_CLEAR_CH15_RSVD_PG_8814B(x) ((x) & (~BITS_CH15_RSVD_PG_8814B)) +#define BIT_GET_CH15_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH15_RSVD_PG_8814B) & BIT_MASK_CH15_RSVD_PG_8814B) +#define BIT_SET_CH15_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH15_RSVD_PG_8814B(x) | BIT_CH15_RSVD_PG_8814B(v)) + +/* 2 REG_DMA_RQPN_INFO_16_8814B */ + +#define BIT_SHIFT_CH16_AVAL_PG_8814B 16 +#define BIT_MASK_CH16_AVAL_PG_8814B 0xfff +#define BIT_CH16_AVAL_PG_8814B(x) \ + (((x) & BIT_MASK_CH16_AVAL_PG_8814B) << BIT_SHIFT_CH16_AVAL_PG_8814B) +#define BITS_CH16_AVAL_PG_8814B \ + (BIT_MASK_CH16_AVAL_PG_8814B << BIT_SHIFT_CH16_AVAL_PG_8814B) +#define BIT_CLEAR_CH16_AVAL_PG_8814B(x) ((x) & (~BITS_CH16_AVAL_PG_8814B)) +#define BIT_GET_CH16_AVAL_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH16_AVAL_PG_8814B) & BIT_MASK_CH16_AVAL_PG_8814B) +#define BIT_SET_CH16_AVAL_PG_8814B(x, v) \ + (BIT_CLEAR_CH16_AVAL_PG_8814B(x) | BIT_CH16_AVAL_PG_8814B(v)) + +#define BIT_SHIFT_CH16_RSVD_PG_8814B 0 +#define BIT_MASK_CH16_RSVD_PG_8814B 0xfff +#define BIT_CH16_RSVD_PG_8814B(x) \ + (((x) & BIT_MASK_CH16_RSVD_PG_8814B) << BIT_SHIFT_CH16_RSVD_PG_8814B) +#define BITS_CH16_RSVD_PG_8814B \ + (BIT_MASK_CH16_RSVD_PG_8814B << BIT_SHIFT_CH16_RSVD_PG_8814B) +#define BIT_CLEAR_CH16_RSVD_PG_8814B(x) ((x) & (~BITS_CH16_RSVD_PG_8814B)) +#define BIT_GET_CH16_RSVD_PG_8814B(x) \ + (((x) >> BIT_SHIFT_CH16_RSVD_PG_8814B) & BIT_MASK_CH16_RSVD_PG_8814B) +#define BIT_SET_CH16_RSVD_PG_8814B(x, v) \ + (BIT_CLEAR_CH16_RSVD_PG_8814B(x) | BIT_CH16_RSVD_PG_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_HWAMSDU_CTL1_8814B */ + +#define BIT_SHIFT_HWAMSDU_PKTNUM_8814B 8 +#define BIT_MASK_HWAMSDU_PKTNUM_8814B 0x3f +#define BIT_HWAMSDU_PKTNUM_8814B(x) \ + (((x) & BIT_MASK_HWAMSDU_PKTNUM_8814B) \ + << BIT_SHIFT_HWAMSDU_PKTNUM_8814B) +#define BITS_HWAMSDU_PKTNUM_8814B \ + (BIT_MASK_HWAMSDU_PKTNUM_8814B << BIT_SHIFT_HWAMSDU_PKTNUM_8814B) +#define BIT_CLEAR_HWAMSDU_PKTNUM_8814B(x) ((x) & (~BITS_HWAMSDU_PKTNUM_8814B)) +#define BIT_GET_HWAMSDU_PKTNUM_8814B(x) \ + (((x) >> BIT_SHIFT_HWAMSDU_PKTNUM_8814B) & \ + BIT_MASK_HWAMSDU_PKTNUM_8814B) +#define BIT_SET_HWAMSDU_PKTNUM_8814B(x, v) \ + (BIT_CLEAR_HWAMSDU_PKTNUM_8814B(x) | BIT_HWAMSDU_PKTNUM_8814B(v)) + +#define BIT_HWAMSDU_BUSY_8814B BIT(7) +#define BIT_SINGLE_AMSDU_8814B BIT(2) +#define BIT_HWAMSDU_PADDING_MODE_8814B BIT(1) +#define BIT_HWAMSDU_EN_8814B BIT(0) + +/* 2 REG_HWAMSDU_CTL2_8814B */ + +#define BIT_SHIFT_HWAMSDU_AMSDU_TIMEOUT_8814B 16 +#define BIT_MASK_HWAMSDU_AMSDU_TIMEOUT_8814B 0xffff +#define BIT_HWAMSDU_AMSDU_TIMEOUT_8814B(x) \ + (((x) & BIT_MASK_HWAMSDU_AMSDU_TIMEOUT_8814B) \ + << BIT_SHIFT_HWAMSDU_AMSDU_TIMEOUT_8814B) +#define BITS_HWAMSDU_AMSDU_TIMEOUT_8814B \ + (BIT_MASK_HWAMSDU_AMSDU_TIMEOUT_8814B \ + << BIT_SHIFT_HWAMSDU_AMSDU_TIMEOUT_8814B) +#define BIT_CLEAR_HWAMSDU_AMSDU_TIMEOUT_8814B(x) \ + ((x) & (~BITS_HWAMSDU_AMSDU_TIMEOUT_8814B)) +#define BIT_GET_HWAMSDU_AMSDU_TIMEOUT_8814B(x) \ + (((x) >> BIT_SHIFT_HWAMSDU_AMSDU_TIMEOUT_8814B) & \ + BIT_MASK_HWAMSDU_AMSDU_TIMEOUT_8814B) +#define BIT_SET_HWAMSDU_AMSDU_TIMEOUT_8814B(x, v) \ + (BIT_CLEAR_HWAMSDU_AMSDU_TIMEOUT_8814B(x) | \ + BIT_HWAMSDU_AMSDU_TIMEOUT_8814B(v)) + +#define BIT_SHIFT_HWAMSDU_MSDU_TIMEOUT_8814B 0 +#define BIT_MASK_HWAMSDU_MSDU_TIMEOUT_8814B 0xffff +#define BIT_HWAMSDU_MSDU_TIMEOUT_8814B(x) \ + (((x) & BIT_MASK_HWAMSDU_MSDU_TIMEOUT_8814B) \ + << BIT_SHIFT_HWAMSDU_MSDU_TIMEOUT_8814B) +#define BITS_HWAMSDU_MSDU_TIMEOUT_8814B \ + (BIT_MASK_HWAMSDU_MSDU_TIMEOUT_8814B \ + << BIT_SHIFT_HWAMSDU_MSDU_TIMEOUT_8814B) +#define BIT_CLEAR_HWAMSDU_MSDU_TIMEOUT_8814B(x) \ + ((x) & (~BITS_HWAMSDU_MSDU_TIMEOUT_8814B)) +#define BIT_GET_HWAMSDU_MSDU_TIMEOUT_8814B(x) \ + (((x) >> BIT_SHIFT_HWAMSDU_MSDU_TIMEOUT_8814B) & \ + BIT_MASK_HWAMSDU_MSDU_TIMEOUT_8814B) +#define BIT_SET_HWAMSDU_MSDU_TIMEOUT_8814B(x, v) \ + (BIT_CLEAR_HWAMSDU_MSDU_TIMEOUT_8814B(x) | \ + BIT_HWAMSDU_MSDU_TIMEOUT_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_0_8814B */ +#define BIT_CH0_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH0_HIGH_TH_8814B 16 +#define BIT_MASK_CH0_HIGH_TH_8814B 0xfff +#define BIT_CH0_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH0_HIGH_TH_8814B) << BIT_SHIFT_CH0_HIGH_TH_8814B) +#define BITS_CH0_HIGH_TH_8814B \ + (BIT_MASK_CH0_HIGH_TH_8814B << BIT_SHIFT_CH0_HIGH_TH_8814B) +#define BIT_CLEAR_CH0_HIGH_TH_8814B(x) ((x) & (~BITS_CH0_HIGH_TH_8814B)) +#define BIT_GET_CH0_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH0_HIGH_TH_8814B) & BIT_MASK_CH0_HIGH_TH_8814B) +#define BIT_SET_CH0_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH0_HIGH_TH_8814B(x) | BIT_CH0_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH0_LOW_TH_8814B 0 +#define BIT_MASK_CH0_LOW_TH_8814B 0xfff +#define BIT_CH0_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH0_LOW_TH_8814B) << BIT_SHIFT_CH0_LOW_TH_8814B) +#define BITS_CH0_LOW_TH_8814B \ + (BIT_MASK_CH0_LOW_TH_8814B << BIT_SHIFT_CH0_LOW_TH_8814B) +#define BIT_CLEAR_CH0_LOW_TH_8814B(x) ((x) & (~BITS_CH0_LOW_TH_8814B)) +#define BIT_GET_CH0_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH0_LOW_TH_8814B) & BIT_MASK_CH0_LOW_TH_8814B) +#define BIT_SET_CH0_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH0_LOW_TH_8814B(x) | BIT_CH0_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_1_8814B */ +#define BIT_CH1_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH1_HIGH_TH_8814B 16 +#define BIT_MASK_CH1_HIGH_TH_8814B 0xfff +#define BIT_CH1_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH1_HIGH_TH_8814B) << BIT_SHIFT_CH1_HIGH_TH_8814B) +#define BITS_CH1_HIGH_TH_8814B \ + (BIT_MASK_CH1_HIGH_TH_8814B << BIT_SHIFT_CH1_HIGH_TH_8814B) +#define BIT_CLEAR_CH1_HIGH_TH_8814B(x) ((x) & (~BITS_CH1_HIGH_TH_8814B)) +#define BIT_GET_CH1_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH1_HIGH_TH_8814B) & BIT_MASK_CH1_HIGH_TH_8814B) +#define BIT_SET_CH1_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH1_HIGH_TH_8814B(x) | BIT_CH1_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH1_LOW_TH_8814B 0 +#define BIT_MASK_CH1_LOW_TH_8814B 0xfff +#define BIT_CH1_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH1_LOW_TH_8814B) << BIT_SHIFT_CH1_LOW_TH_8814B) +#define BITS_CH1_LOW_TH_8814B \ + (BIT_MASK_CH1_LOW_TH_8814B << BIT_SHIFT_CH1_LOW_TH_8814B) +#define BIT_CLEAR_CH1_LOW_TH_8814B(x) ((x) & (~BITS_CH1_LOW_TH_8814B)) +#define BIT_GET_CH1_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH1_LOW_TH_8814B) & BIT_MASK_CH1_LOW_TH_8814B) +#define BIT_SET_CH1_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH1_LOW_TH_8814B(x) | BIT_CH1_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_2_8814B */ +#define BIT_CH2_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH2_HIGH_TH_8814B 16 +#define BIT_MASK_CH2_HIGH_TH_8814B 0xfff +#define BIT_CH2_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH2_HIGH_TH_8814B) << BIT_SHIFT_CH2_HIGH_TH_8814B) +#define BITS_CH2_HIGH_TH_8814B \ + (BIT_MASK_CH2_HIGH_TH_8814B << BIT_SHIFT_CH2_HIGH_TH_8814B) +#define BIT_CLEAR_CH2_HIGH_TH_8814B(x) ((x) & (~BITS_CH2_HIGH_TH_8814B)) +#define BIT_GET_CH2_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH2_HIGH_TH_8814B) & BIT_MASK_CH2_HIGH_TH_8814B) +#define BIT_SET_CH2_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH2_HIGH_TH_8814B(x) | BIT_CH2_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH2_LOW_TH_8814B 0 +#define BIT_MASK_CH2_LOW_TH_8814B 0xfff +#define BIT_CH2_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH2_LOW_TH_8814B) << BIT_SHIFT_CH2_LOW_TH_8814B) +#define BITS_CH2_LOW_TH_8814B \ + (BIT_MASK_CH2_LOW_TH_8814B << BIT_SHIFT_CH2_LOW_TH_8814B) +#define BIT_CLEAR_CH2_LOW_TH_8814B(x) ((x) & (~BITS_CH2_LOW_TH_8814B)) +#define BIT_GET_CH2_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH2_LOW_TH_8814B) & BIT_MASK_CH2_LOW_TH_8814B) +#define BIT_SET_CH2_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH2_LOW_TH_8814B(x) | BIT_CH2_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_3_8814B */ +#define BIT_CH3_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH3_HIGH_TH_8814B 16 +#define BIT_MASK_CH3_HIGH_TH_8814B 0xfff +#define BIT_CH3_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH3_HIGH_TH_8814B) << BIT_SHIFT_CH3_HIGH_TH_8814B) +#define BITS_CH3_HIGH_TH_8814B \ + (BIT_MASK_CH3_HIGH_TH_8814B << BIT_SHIFT_CH3_HIGH_TH_8814B) +#define BIT_CLEAR_CH3_HIGH_TH_8814B(x) ((x) & (~BITS_CH3_HIGH_TH_8814B)) +#define BIT_GET_CH3_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH3_HIGH_TH_8814B) & BIT_MASK_CH3_HIGH_TH_8814B) +#define BIT_SET_CH3_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH3_HIGH_TH_8814B(x) | BIT_CH3_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH3_LOW_TH_8814B 0 +#define BIT_MASK_CH3_LOW_TH_8814B 0xfff +#define BIT_CH3_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH3_LOW_TH_8814B) << BIT_SHIFT_CH3_LOW_TH_8814B) +#define BITS_CH3_LOW_TH_8814B \ + (BIT_MASK_CH3_LOW_TH_8814B << BIT_SHIFT_CH3_LOW_TH_8814B) +#define BIT_CLEAR_CH3_LOW_TH_8814B(x) ((x) & (~BITS_CH3_LOW_TH_8814B)) +#define BIT_GET_CH3_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH3_LOW_TH_8814B) & BIT_MASK_CH3_LOW_TH_8814B) +#define BIT_SET_CH3_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH3_LOW_TH_8814B(x) | BIT_CH3_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_4_8814B */ +#define BIT_CH4_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH4_HIGH_TH_8814B 16 +#define BIT_MASK_CH4_HIGH_TH_8814B 0xfff +#define BIT_CH4_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH4_HIGH_TH_8814B) << BIT_SHIFT_CH4_HIGH_TH_8814B) +#define BITS_CH4_HIGH_TH_8814B \ + (BIT_MASK_CH4_HIGH_TH_8814B << BIT_SHIFT_CH4_HIGH_TH_8814B) +#define BIT_CLEAR_CH4_HIGH_TH_8814B(x) ((x) & (~BITS_CH4_HIGH_TH_8814B)) +#define BIT_GET_CH4_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH4_HIGH_TH_8814B) & BIT_MASK_CH4_HIGH_TH_8814B) +#define BIT_SET_CH4_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH4_HIGH_TH_8814B(x) | BIT_CH4_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH4_LOW_TH_8814B 0 +#define BIT_MASK_CH4_LOW_TH_8814B 0xfff +#define BIT_CH4_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH4_LOW_TH_8814B) << BIT_SHIFT_CH4_LOW_TH_8814B) +#define BITS_CH4_LOW_TH_8814B \ + (BIT_MASK_CH4_LOW_TH_8814B << BIT_SHIFT_CH4_LOW_TH_8814B) +#define BIT_CLEAR_CH4_LOW_TH_8814B(x) ((x) & (~BITS_CH4_LOW_TH_8814B)) +#define BIT_GET_CH4_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH4_LOW_TH_8814B) & BIT_MASK_CH4_LOW_TH_8814B) +#define BIT_SET_CH4_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH4_LOW_TH_8814B(x) | BIT_CH4_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_5_8814B */ +#define BIT_CH5_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH5_HIGH_TH_8814B 16 +#define BIT_MASK_CH5_HIGH_TH_8814B 0xfff +#define BIT_CH5_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH5_HIGH_TH_8814B) << BIT_SHIFT_CH5_HIGH_TH_8814B) +#define BITS_CH5_HIGH_TH_8814B \ + (BIT_MASK_CH5_HIGH_TH_8814B << BIT_SHIFT_CH5_HIGH_TH_8814B) +#define BIT_CLEAR_CH5_HIGH_TH_8814B(x) ((x) & (~BITS_CH5_HIGH_TH_8814B)) +#define BIT_GET_CH5_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH5_HIGH_TH_8814B) & BIT_MASK_CH5_HIGH_TH_8814B) +#define BIT_SET_CH5_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH5_HIGH_TH_8814B(x) | BIT_CH5_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH5_LOW_TH_8814B 0 +#define BIT_MASK_CH5_LOW_TH_8814B 0xfff +#define BIT_CH5_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH5_LOW_TH_8814B) << BIT_SHIFT_CH5_LOW_TH_8814B) +#define BITS_CH5_LOW_TH_8814B \ + (BIT_MASK_CH5_LOW_TH_8814B << BIT_SHIFT_CH5_LOW_TH_8814B) +#define BIT_CLEAR_CH5_LOW_TH_8814B(x) ((x) & (~BITS_CH5_LOW_TH_8814B)) +#define BIT_GET_CH5_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH5_LOW_TH_8814B) & BIT_MASK_CH5_LOW_TH_8814B) +#define BIT_SET_CH5_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH5_LOW_TH_8814B(x) | BIT_CH5_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_6_8814B */ +#define BIT_CH6_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH6_HIGH_TH_8814B 16 +#define BIT_MASK_CH6_HIGH_TH_8814B 0xfff +#define BIT_CH6_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH6_HIGH_TH_8814B) << BIT_SHIFT_CH6_HIGH_TH_8814B) +#define BITS_CH6_HIGH_TH_8814B \ + (BIT_MASK_CH6_HIGH_TH_8814B << BIT_SHIFT_CH6_HIGH_TH_8814B) +#define BIT_CLEAR_CH6_HIGH_TH_8814B(x) ((x) & (~BITS_CH6_HIGH_TH_8814B)) +#define BIT_GET_CH6_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH6_HIGH_TH_8814B) & BIT_MASK_CH6_HIGH_TH_8814B) +#define BIT_SET_CH6_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH6_HIGH_TH_8814B(x) | BIT_CH6_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH6_LOW_TH_8814B 0 +#define BIT_MASK_CH6_LOW_TH_8814B 0xfff +#define BIT_CH6_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH6_LOW_TH_8814B) << BIT_SHIFT_CH6_LOW_TH_8814B) +#define BITS_CH6_LOW_TH_8814B \ + (BIT_MASK_CH6_LOW_TH_8814B << BIT_SHIFT_CH6_LOW_TH_8814B) +#define BIT_CLEAR_CH6_LOW_TH_8814B(x) ((x) & (~BITS_CH6_LOW_TH_8814B)) +#define BIT_GET_CH6_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH6_LOW_TH_8814B) & BIT_MASK_CH6_LOW_TH_8814B) +#define BIT_SET_CH6_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH6_LOW_TH_8814B(x) | BIT_CH6_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_7_8814B */ +#define BIT_CH7_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH7_HIGH_TH_8814B 16 +#define BIT_MASK_CH7_HIGH_TH_8814B 0xfff +#define BIT_CH7_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH7_HIGH_TH_8814B) << BIT_SHIFT_CH7_HIGH_TH_8814B) +#define BITS_CH7_HIGH_TH_8814B \ + (BIT_MASK_CH7_HIGH_TH_8814B << BIT_SHIFT_CH7_HIGH_TH_8814B) +#define BIT_CLEAR_CH7_HIGH_TH_8814B(x) ((x) & (~BITS_CH7_HIGH_TH_8814B)) +#define BIT_GET_CH7_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH7_HIGH_TH_8814B) & BIT_MASK_CH7_HIGH_TH_8814B) +#define BIT_SET_CH7_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH7_HIGH_TH_8814B(x) | BIT_CH7_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH7_LOW_TH_8814B 0 +#define BIT_MASK_CH7_LOW_TH_8814B 0xfff +#define BIT_CH7_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH7_LOW_TH_8814B) << BIT_SHIFT_CH7_LOW_TH_8814B) +#define BITS_CH7_LOW_TH_8814B \ + (BIT_MASK_CH7_LOW_TH_8814B << BIT_SHIFT_CH7_LOW_TH_8814B) +#define BIT_CLEAR_CH7_LOW_TH_8814B(x) ((x) & (~BITS_CH7_LOW_TH_8814B)) +#define BIT_GET_CH7_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH7_LOW_TH_8814B) & BIT_MASK_CH7_LOW_TH_8814B) +#define BIT_SET_CH7_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH7_LOW_TH_8814B(x) | BIT_CH7_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_8_8814B */ +#define BIT_CH8_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH8_HIGH_TH_8814B 16 +#define BIT_MASK_CH8_HIGH_TH_8814B 0xfff +#define BIT_CH8_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH8_HIGH_TH_8814B) << BIT_SHIFT_CH8_HIGH_TH_8814B) +#define BITS_CH8_HIGH_TH_8814B \ + (BIT_MASK_CH8_HIGH_TH_8814B << BIT_SHIFT_CH8_HIGH_TH_8814B) +#define BIT_CLEAR_CH8_HIGH_TH_8814B(x) ((x) & (~BITS_CH8_HIGH_TH_8814B)) +#define BIT_GET_CH8_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH8_HIGH_TH_8814B) & BIT_MASK_CH8_HIGH_TH_8814B) +#define BIT_SET_CH8_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH8_HIGH_TH_8814B(x) | BIT_CH8_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH8_LOW_TH_8814B 0 +#define BIT_MASK_CH8_LOW_TH_8814B 0xfff +#define BIT_CH8_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH8_LOW_TH_8814B) << BIT_SHIFT_CH8_LOW_TH_8814B) +#define BITS_CH8_LOW_TH_8814B \ + (BIT_MASK_CH8_LOW_TH_8814B << BIT_SHIFT_CH8_LOW_TH_8814B) +#define BIT_CLEAR_CH8_LOW_TH_8814B(x) ((x) & (~BITS_CH8_LOW_TH_8814B)) +#define BIT_GET_CH8_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH8_LOW_TH_8814B) & BIT_MASK_CH8_LOW_TH_8814B) +#define BIT_SET_CH8_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH8_LOW_TH_8814B(x) | BIT_CH8_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_9_8814B */ +#define BIT_CH9_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH9_HIGH_TH_8814B 16 +#define BIT_MASK_CH9_HIGH_TH_8814B 0xfff +#define BIT_CH9_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH9_HIGH_TH_8814B) << BIT_SHIFT_CH9_HIGH_TH_8814B) +#define BITS_CH9_HIGH_TH_8814B \ + (BIT_MASK_CH9_HIGH_TH_8814B << BIT_SHIFT_CH9_HIGH_TH_8814B) +#define BIT_CLEAR_CH9_HIGH_TH_8814B(x) ((x) & (~BITS_CH9_HIGH_TH_8814B)) +#define BIT_GET_CH9_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH9_HIGH_TH_8814B) & BIT_MASK_CH9_HIGH_TH_8814B) +#define BIT_SET_CH9_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH9_HIGH_TH_8814B(x) | BIT_CH9_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH9_LOW_TH_8814B 0 +#define BIT_MASK_CH9_LOW_TH_8814B 0xfff +#define BIT_CH9_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH9_LOW_TH_8814B) << BIT_SHIFT_CH9_LOW_TH_8814B) +#define BITS_CH9_LOW_TH_8814B \ + (BIT_MASK_CH9_LOW_TH_8814B << BIT_SHIFT_CH9_LOW_TH_8814B) +#define BIT_CLEAR_CH9_LOW_TH_8814B(x) ((x) & (~BITS_CH9_LOW_TH_8814B)) +#define BIT_GET_CH9_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH9_LOW_TH_8814B) & BIT_MASK_CH9_LOW_TH_8814B) +#define BIT_SET_CH9_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH9_LOW_TH_8814B(x) | BIT_CH9_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_10_8814B */ +#define BIT_CH10_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH10_HIGH_TH_8814B 16 +#define BIT_MASK_CH10_HIGH_TH_8814B 0xfff +#define BIT_CH10_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH10_HIGH_TH_8814B) << BIT_SHIFT_CH10_HIGH_TH_8814B) +#define BITS_CH10_HIGH_TH_8814B \ + (BIT_MASK_CH10_HIGH_TH_8814B << BIT_SHIFT_CH10_HIGH_TH_8814B) +#define BIT_CLEAR_CH10_HIGH_TH_8814B(x) ((x) & (~BITS_CH10_HIGH_TH_8814B)) +#define BIT_GET_CH10_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH10_HIGH_TH_8814B) & BIT_MASK_CH10_HIGH_TH_8814B) +#define BIT_SET_CH10_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH10_HIGH_TH_8814B(x) | BIT_CH10_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH10_LOW_TH_8814B 0 +#define BIT_MASK_CH10_LOW_TH_8814B 0xfff +#define BIT_CH10_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH10_LOW_TH_8814B) << BIT_SHIFT_CH10_LOW_TH_8814B) +#define BITS_CH10_LOW_TH_8814B \ + (BIT_MASK_CH10_LOW_TH_8814B << BIT_SHIFT_CH10_LOW_TH_8814B) +#define BIT_CLEAR_CH10_LOW_TH_8814B(x) ((x) & (~BITS_CH10_LOW_TH_8814B)) +#define BIT_GET_CH10_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH10_LOW_TH_8814B) & BIT_MASK_CH10_LOW_TH_8814B) +#define BIT_SET_CH10_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH10_LOW_TH_8814B(x) | BIT_CH10_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_11_8814B */ +#define BIT_CH11_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH11_HIGH_TH_8814B 16 +#define BIT_MASK_CH11_HIGH_TH_8814B 0xfff +#define BIT_CH11_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH11_HIGH_TH_8814B) << BIT_SHIFT_CH11_HIGH_TH_8814B) +#define BITS_CH11_HIGH_TH_8814B \ + (BIT_MASK_CH11_HIGH_TH_8814B << BIT_SHIFT_CH11_HIGH_TH_8814B) +#define BIT_CLEAR_CH11_HIGH_TH_8814B(x) ((x) & (~BITS_CH11_HIGH_TH_8814B)) +#define BIT_GET_CH11_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH11_HIGH_TH_8814B) & BIT_MASK_CH11_HIGH_TH_8814B) +#define BIT_SET_CH11_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH11_HIGH_TH_8814B(x) | BIT_CH11_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH11_LOW_TH_8814B 0 +#define BIT_MASK_CH11_LOW_TH_8814B 0xfff +#define BIT_CH11_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH11_LOW_TH_8814B) << BIT_SHIFT_CH11_LOW_TH_8814B) +#define BITS_CH11_LOW_TH_8814B \ + (BIT_MASK_CH11_LOW_TH_8814B << BIT_SHIFT_CH11_LOW_TH_8814B) +#define BIT_CLEAR_CH11_LOW_TH_8814B(x) ((x) & (~BITS_CH11_LOW_TH_8814B)) +#define BIT_GET_CH11_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH11_LOW_TH_8814B) & BIT_MASK_CH11_LOW_TH_8814B) +#define BIT_SET_CH11_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH11_LOW_TH_8814B(x) | BIT_CH11_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_12_8814B */ +#define BIT_CH12_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH12_HIGH_TH_8814B 16 +#define BIT_MASK_CH12_HIGH_TH_8814B 0xfff +#define BIT_CH12_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH12_HIGH_TH_8814B) << BIT_SHIFT_CH12_HIGH_TH_8814B) +#define BITS_CH12_HIGH_TH_8814B \ + (BIT_MASK_CH12_HIGH_TH_8814B << BIT_SHIFT_CH12_HIGH_TH_8814B) +#define BIT_CLEAR_CH12_HIGH_TH_8814B(x) ((x) & (~BITS_CH12_HIGH_TH_8814B)) +#define BIT_GET_CH12_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH12_HIGH_TH_8814B) & BIT_MASK_CH12_HIGH_TH_8814B) +#define BIT_SET_CH12_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH12_HIGH_TH_8814B(x) | BIT_CH12_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH12_LOW_TH_8814B 0 +#define BIT_MASK_CH12_LOW_TH_8814B 0xfff +#define BIT_CH12_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH12_LOW_TH_8814B) << BIT_SHIFT_CH12_LOW_TH_8814B) +#define BITS_CH12_LOW_TH_8814B \ + (BIT_MASK_CH12_LOW_TH_8814B << BIT_SHIFT_CH12_LOW_TH_8814B) +#define BIT_CLEAR_CH12_LOW_TH_8814B(x) ((x) & (~BITS_CH12_LOW_TH_8814B)) +#define BIT_GET_CH12_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH12_LOW_TH_8814B) & BIT_MASK_CH12_LOW_TH_8814B) +#define BIT_SET_CH12_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH12_LOW_TH_8814B(x) | BIT_CH12_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_13_8814B */ +#define BIT_CH13_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH13_HIGH_TH_8814B 16 +#define BIT_MASK_CH13_HIGH_TH_8814B 0xfff +#define BIT_CH13_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH13_HIGH_TH_8814B) << BIT_SHIFT_CH13_HIGH_TH_8814B) +#define BITS_CH13_HIGH_TH_8814B \ + (BIT_MASK_CH13_HIGH_TH_8814B << BIT_SHIFT_CH13_HIGH_TH_8814B) +#define BIT_CLEAR_CH13_HIGH_TH_8814B(x) ((x) & (~BITS_CH13_HIGH_TH_8814B)) +#define BIT_GET_CH13_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH13_HIGH_TH_8814B) & BIT_MASK_CH13_HIGH_TH_8814B) +#define BIT_SET_CH13_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH13_HIGH_TH_8814B(x) | BIT_CH13_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH13_LOW_TH_8814B 0 +#define BIT_MASK_CH13_LOW_TH_8814B 0xfff +#define BIT_CH13_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH13_LOW_TH_8814B) << BIT_SHIFT_CH13_LOW_TH_8814B) +#define BITS_CH13_LOW_TH_8814B \ + (BIT_MASK_CH13_LOW_TH_8814B << BIT_SHIFT_CH13_LOW_TH_8814B) +#define BIT_CLEAR_CH13_LOW_TH_8814B(x) ((x) & (~BITS_CH13_LOW_TH_8814B)) +#define BIT_GET_CH13_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH13_LOW_TH_8814B) & BIT_MASK_CH13_LOW_TH_8814B) +#define BIT_SET_CH13_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH13_LOW_TH_8814B(x) | BIT_CH13_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_14_8814B */ +#define BIT_CH14_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH14_HIGH_TH_8814B 16 +#define BIT_MASK_CH14_HIGH_TH_8814B 0xfff +#define BIT_CH14_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH14_HIGH_TH_8814B) << BIT_SHIFT_CH14_HIGH_TH_8814B) +#define BITS_CH14_HIGH_TH_8814B \ + (BIT_MASK_CH14_HIGH_TH_8814B << BIT_SHIFT_CH14_HIGH_TH_8814B) +#define BIT_CLEAR_CH14_HIGH_TH_8814B(x) ((x) & (~BITS_CH14_HIGH_TH_8814B)) +#define BIT_GET_CH14_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH14_HIGH_TH_8814B) & BIT_MASK_CH14_HIGH_TH_8814B) +#define BIT_SET_CH14_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH14_HIGH_TH_8814B(x) | BIT_CH14_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH14_LOW_TH_8814B 0 +#define BIT_MASK_CH14_LOW_TH_8814B 0xfff +#define BIT_CH14_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH14_LOW_TH_8814B) << BIT_SHIFT_CH14_LOW_TH_8814B) +#define BITS_CH14_LOW_TH_8814B \ + (BIT_MASK_CH14_LOW_TH_8814B << BIT_SHIFT_CH14_LOW_TH_8814B) +#define BIT_CLEAR_CH14_LOW_TH_8814B(x) ((x) & (~BITS_CH14_LOW_TH_8814B)) +#define BIT_GET_CH14_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH14_LOW_TH_8814B) & BIT_MASK_CH14_LOW_TH_8814B) +#define BIT_SET_CH14_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH14_LOW_TH_8814B(x) | BIT_CH14_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_15_8814B */ +#define BIT_CH15_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH15_HIGH_TH_8814B 16 +#define BIT_MASK_CH15_HIGH_TH_8814B 0xfff +#define BIT_CH15_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH15_HIGH_TH_8814B) << BIT_SHIFT_CH15_HIGH_TH_8814B) +#define BITS_CH15_HIGH_TH_8814B \ + (BIT_MASK_CH15_HIGH_TH_8814B << BIT_SHIFT_CH15_HIGH_TH_8814B) +#define BIT_CLEAR_CH15_HIGH_TH_8814B(x) ((x) & (~BITS_CH15_HIGH_TH_8814B)) +#define BIT_GET_CH15_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH15_HIGH_TH_8814B) & BIT_MASK_CH15_HIGH_TH_8814B) +#define BIT_SET_CH15_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH15_HIGH_TH_8814B(x) | BIT_CH15_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH15_LOW_TH_8814B 0 +#define BIT_MASK_CH15_LOW_TH_8814B 0xfff +#define BIT_CH15_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH15_LOW_TH_8814B) << BIT_SHIFT_CH15_LOW_TH_8814B) +#define BITS_CH15_LOW_TH_8814B \ + (BIT_MASK_CH15_LOW_TH_8814B << BIT_SHIFT_CH15_LOW_TH_8814B) +#define BIT_CLEAR_CH15_LOW_TH_8814B(x) ((x) & (~BITS_CH15_LOW_TH_8814B)) +#define BIT_GET_CH15_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH15_LOW_TH_8814B) & BIT_MASK_CH15_LOW_TH_8814B) +#define BIT_SET_CH15_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH15_LOW_TH_8814B(x) | BIT_CH15_LOW_TH_8814B(v)) + +/* 2 REG_TXPAGE_INT_CTRL_16_8814B */ +#define BIT_CH16_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_CH16_HIGH_TH_8814B 16 +#define BIT_MASK_CH16_HIGH_TH_8814B 0xfff +#define BIT_CH16_HIGH_TH_8814B(x) \ + (((x) & BIT_MASK_CH16_HIGH_TH_8814B) << BIT_SHIFT_CH16_HIGH_TH_8814B) +#define BITS_CH16_HIGH_TH_8814B \ + (BIT_MASK_CH16_HIGH_TH_8814B << BIT_SHIFT_CH16_HIGH_TH_8814B) +#define BIT_CLEAR_CH16_HIGH_TH_8814B(x) ((x) & (~BITS_CH16_HIGH_TH_8814B)) +#define BIT_GET_CH16_HIGH_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH16_HIGH_TH_8814B) & BIT_MASK_CH16_HIGH_TH_8814B) +#define BIT_SET_CH16_HIGH_TH_8814B(x, v) \ + (BIT_CLEAR_CH16_HIGH_TH_8814B(x) | BIT_CH16_HIGH_TH_8814B(v)) + +#define BIT_SHIFT_CH16_LOW_TH_8814B 0 +#define BIT_MASK_CH16_LOW_TH_8814B 0xfff +#define BIT_CH16_LOW_TH_8814B(x) \ + (((x) & BIT_MASK_CH16_LOW_TH_8814B) << BIT_SHIFT_CH16_LOW_TH_8814B) +#define BITS_CH16_LOW_TH_8814B \ + (BIT_MASK_CH16_LOW_TH_8814B << BIT_SHIFT_CH16_LOW_TH_8814B) +#define BIT_CLEAR_CH16_LOW_TH_8814B(x) ((x) & (~BITS_CH16_LOW_TH_8814B)) +#define BIT_GET_CH16_LOW_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CH16_LOW_TH_8814B) & BIT_MASK_CH16_LOW_TH_8814B) +#define BIT_SET_CH16_LOW_TH_8814B(x, v) \ + (BIT_CLEAR_CH16_LOW_TH_8814B(x) | BIT_CH16_LOW_TH_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_PCIE_CTRL_8814B */ +#define BIT_PCIEIO_PERSTB_SEL_8814B BIT(31) + +#define BIT_SHIFT_PCIE_MAX_RXDMA_8814B 28 +#define BIT_MASK_PCIE_MAX_RXDMA_8814B 0x7 +#define BIT_PCIE_MAX_RXDMA_8814B(x) \ + (((x) & BIT_MASK_PCIE_MAX_RXDMA_8814B) \ + << BIT_SHIFT_PCIE_MAX_RXDMA_8814B) +#define BITS_PCIE_MAX_RXDMA_8814B \ + (BIT_MASK_PCIE_MAX_RXDMA_8814B << BIT_SHIFT_PCIE_MAX_RXDMA_8814B) +#define BIT_CLEAR_PCIE_MAX_RXDMA_8814B(x) ((x) & (~BITS_PCIE_MAX_RXDMA_8814B)) +#define BIT_GET_PCIE_MAX_RXDMA_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA_8814B) & \ + BIT_MASK_PCIE_MAX_RXDMA_8814B) +#define BIT_SET_PCIE_MAX_RXDMA_8814B(x, v) \ + (BIT_CLEAR_PCIE_MAX_RXDMA_8814B(x) | BIT_PCIE_MAX_RXDMA_8814B(v)) + +#define BIT_MULRW_8814B BIT(27) + +#define BIT_SHIFT_PCIE_MAX_TXDMA_8814B 24 +#define BIT_MASK_PCIE_MAX_TXDMA_8814B 0x7 +#define BIT_PCIE_MAX_TXDMA_8814B(x) \ + (((x) & BIT_MASK_PCIE_MAX_TXDMA_8814B) \ + << BIT_SHIFT_PCIE_MAX_TXDMA_8814B) +#define BITS_PCIE_MAX_TXDMA_8814B \ + (BIT_MASK_PCIE_MAX_TXDMA_8814B << BIT_SHIFT_PCIE_MAX_TXDMA_8814B) +#define BIT_CLEAR_PCIE_MAX_TXDMA_8814B(x) ((x) & (~BITS_PCIE_MAX_TXDMA_8814B)) +#define BIT_GET_PCIE_MAX_TXDMA_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA_8814B) & \ + BIT_MASK_PCIE_MAX_TXDMA_8814B) +#define BIT_SET_PCIE_MAX_TXDMA_8814B(x, v) \ + (BIT_CLEAR_PCIE_MAX_TXDMA_8814B(x) | BIT_PCIE_MAX_TXDMA_8814B(v)) + +#define BIT_PWR_SCALE_START_PS_8814B BIT(23) +#define BIT_EN_CPL_TIMEOUT_PS_8814B BIT(22) +#define BIT_REG_TXDMA_FAIL_PS_8814B BIT(21) +#define BIT_PCIE_RST_TRXDMA_INTF_8814B BIT(20) +#define BIT_EN_HWENTR_L1_8814B BIT(19) +#define BIT_EN_ADV_CLKGATE_8814B BIT(18) +#define BIT_PCIE_EN_SWENT_L23_8814B BIT(17) +#define BIT_PCIE_EN_HWEXT_L1_8814B BIT(16) +#define BIT_STOP_P0_MPRT_BCNQ4_8814B BIT(6) +#define BIT_STOP_P0_MPRT_BCNQ3_8814B BIT(4) +#define BIT_STOP_P0_MPRT_BCNQ2_8814B BIT(2) +#define BIT_STOP_P0_MPRT_BCNQ1_8814B BIT(0) + +/* 2 REG_ACH_CTRL_8814B */ +#define BIT_STOP_P0HIQ19_8814B BIT(27) +#define BIT_STOP_P0HIQ18_8814B BIT(26) +#define BIT_STOP_P0HIQ17_8814B BIT(25) +#define BIT_STOP_P0HIQ16_8814B BIT(24) +#define BIT_RX_CLOSE_EN_V1_8814B BIT(21) +#define BIT_STOP_FWCMDQ_8814B BIT(20) +#define BIT_STOP_P0BCNQ_8814B BIT(18) +#define BIT_STOP_P0MGQ_8814B BIT(16) +#define BIT_STOP_ACH13_8814B BIT(15) +#define BIT_STOP_ACH12_8814B BIT(14) +#define BIT_STOP_ACH11_8814B BIT(13) +#define BIT_STOP_ACH10_8814B BIT(12) +#define BIT_STOP_ACH9_8814B BIT(11) +#define BIT_STOP_ACH8_8814B BIT(10) +#define BIT_STOP_ACH7_8814B BIT(9) +#define BIT_STOP_ACH6_8814B BIT(8) +#define BIT_STOP_ACH5_8814B BIT(7) +#define BIT_STOP_ACH4_8814B BIT(6) +#define BIT_STOP_ACH3_8814B BIT(5) +#define BIT_STOP_ACH2_8814B BIT(4) +#define BIT_STOP_ACH1_8814B BIT(3) +#define BIT_STOP_ACH0_8814B BIT(2) +#define BIT_STOP_P0RX_8814B BIT(0) + +/* 2 REG_HIQ_CTRL_8814B */ +#define BIT_STOP_P0HIQ15_8814B BIT(15) +#define BIT_STOP_P0HIQ14_8814B BIT(14) +#define BIT_STOP_P0HIQ13_8814B BIT(13) +#define BIT_STOP_P0HIQ12_8814B BIT(12) +#define BIT_STOP_P0HIQ11_8814B BIT(11) +#define BIT_STOP_P0HIQ10_8814B BIT(10) +#define BIT_STOP_P0HIQ9_8814B BIT(9) +#define BIT_STOP_P0HIQ8_8814B BIT(8) +#define BIT_STOP_P0HIQ7_8814B BIT(7) +#define BIT_STOP_P0HIQ6_8814B BIT(6) +#define BIT_STOP_P0HIQ5_8814B BIT(5) +#define BIT_STOP_P0HIQ4_8814B BIT(4) +#define BIT_STOP_P0HIQ3_8814B BIT(3) +#define BIT_STOP_P0HIQ2_8814B BIT(2) +#define BIT_STOP_P0HIQ1_8814B BIT(1) +#define BIT_STOP_P0HIQ0_8814B BIT(0) + +/* 2 REG_INT_MIG_V1_8814B */ + +#define BIT_SHIFT_TXTTIMER_MATCH_NUM_8814B 28 +#define BIT_MASK_TXTTIMER_MATCH_NUM_8814B 0xf +#define BIT_TXTTIMER_MATCH_NUM_8814B(x) \ + (((x) & BIT_MASK_TXTTIMER_MATCH_NUM_8814B) \ + << BIT_SHIFT_TXTTIMER_MATCH_NUM_8814B) +#define BITS_TXTTIMER_MATCH_NUM_8814B \ + (BIT_MASK_TXTTIMER_MATCH_NUM_8814B \ + << BIT_SHIFT_TXTTIMER_MATCH_NUM_8814B) +#define BIT_CLEAR_TXTTIMER_MATCH_NUM_8814B(x) \ + ((x) & (~BITS_TXTTIMER_MATCH_NUM_8814B)) +#define BIT_GET_TXTTIMER_MATCH_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_TXTTIMER_MATCH_NUM_8814B) & \ + BIT_MASK_TXTTIMER_MATCH_NUM_8814B) +#define BIT_SET_TXTTIMER_MATCH_NUM_8814B(x, v) \ + (BIT_CLEAR_TXTTIMER_MATCH_NUM_8814B(x) | \ + BIT_TXTTIMER_MATCH_NUM_8814B(v)) + +#define BIT_SHIFT_TXPKT_NUM_MATCH_8814B 24 +#define BIT_MASK_TXPKT_NUM_MATCH_8814B 0xf +#define BIT_TXPKT_NUM_MATCH_8814B(x) \ + (((x) & BIT_MASK_TXPKT_NUM_MATCH_8814B) \ + << BIT_SHIFT_TXPKT_NUM_MATCH_8814B) +#define BITS_TXPKT_NUM_MATCH_8814B \ + (BIT_MASK_TXPKT_NUM_MATCH_8814B << BIT_SHIFT_TXPKT_NUM_MATCH_8814B) +#define BIT_CLEAR_TXPKT_NUM_MATCH_8814B(x) ((x) & (~BITS_TXPKT_NUM_MATCH_8814B)) +#define BIT_GET_TXPKT_NUM_MATCH_8814B(x) \ + (((x) >> BIT_SHIFT_TXPKT_NUM_MATCH_8814B) & \ + BIT_MASK_TXPKT_NUM_MATCH_8814B) +#define BIT_SET_TXPKT_NUM_MATCH_8814B(x, v) \ + (BIT_CLEAR_TXPKT_NUM_MATCH_8814B(x) | BIT_TXPKT_NUM_MATCH_8814B(v)) + +#define BIT_SHIFT_RXTTIMER_MATCH_NUM_8814B 20 +#define BIT_MASK_RXTTIMER_MATCH_NUM_8814B 0xf +#define BIT_RXTTIMER_MATCH_NUM_8814B(x) \ + (((x) & BIT_MASK_RXTTIMER_MATCH_NUM_8814B) \ + << BIT_SHIFT_RXTTIMER_MATCH_NUM_8814B) +#define BITS_RXTTIMER_MATCH_NUM_8814B \ + (BIT_MASK_RXTTIMER_MATCH_NUM_8814B \ + << BIT_SHIFT_RXTTIMER_MATCH_NUM_8814B) +#define BIT_CLEAR_RXTTIMER_MATCH_NUM_8814B(x) \ + ((x) & (~BITS_RXTTIMER_MATCH_NUM_8814B)) +#define BIT_GET_RXTTIMER_MATCH_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_RXTTIMER_MATCH_NUM_8814B) & \ + BIT_MASK_RXTTIMER_MATCH_NUM_8814B) +#define BIT_SET_RXTTIMER_MATCH_NUM_8814B(x, v) \ + (BIT_CLEAR_RXTTIMER_MATCH_NUM_8814B(x) | \ + BIT_RXTTIMER_MATCH_NUM_8814B(v)) + +#define BIT_SHIFT_RXPKT_NUM_MATCH_8814B 16 +#define BIT_MASK_RXPKT_NUM_MATCH_8814B 0xf +#define BIT_RXPKT_NUM_MATCH_8814B(x) \ + (((x) & BIT_MASK_RXPKT_NUM_MATCH_8814B) \ + << BIT_SHIFT_RXPKT_NUM_MATCH_8814B) +#define BITS_RXPKT_NUM_MATCH_8814B \ + (BIT_MASK_RXPKT_NUM_MATCH_8814B << BIT_SHIFT_RXPKT_NUM_MATCH_8814B) +#define BIT_CLEAR_RXPKT_NUM_MATCH_8814B(x) ((x) & (~BITS_RXPKT_NUM_MATCH_8814B)) +#define BIT_GET_RXPKT_NUM_MATCH_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_MATCH_8814B) & \ + BIT_MASK_RXPKT_NUM_MATCH_8814B) +#define BIT_SET_RXPKT_NUM_MATCH_8814B(x, v) \ + (BIT_CLEAR_RXPKT_NUM_MATCH_8814B(x) | BIT_RXPKT_NUM_MATCH_8814B(v)) + +#define BIT_SHIFT_MIGRATE_TIMER_8814B 0 +#define BIT_MASK_MIGRATE_TIMER_8814B 0xffff +#define BIT_MIGRATE_TIMER_8814B(x) \ + (((x) & BIT_MASK_MIGRATE_TIMER_8814B) << BIT_SHIFT_MIGRATE_TIMER_8814B) +#define BITS_MIGRATE_TIMER_8814B \ + (BIT_MASK_MIGRATE_TIMER_8814B << BIT_SHIFT_MIGRATE_TIMER_8814B) +#define BIT_CLEAR_MIGRATE_TIMER_8814B(x) ((x) & (~BITS_MIGRATE_TIMER_8814B)) +#define BIT_GET_MIGRATE_TIMER_8814B(x) \ + (((x) >> BIT_SHIFT_MIGRATE_TIMER_8814B) & BIT_MASK_MIGRATE_TIMER_8814B) +#define BIT_SET_MIGRATE_TIMER_8814B(x, v) \ + (BIT_CLEAR_MIGRATE_TIMER_8814B(x) | BIT_MIGRATE_TIMER_8814B(v)) + +/* 2 REG_P0MGQ_TXBD_DESA_L_8814B */ + +/* 2 REG_P0MGQ_TXBD_DESA_H_8814B */ + +/* 2 REG_ACH0_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH0_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH0_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH0_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH0_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH0_TXBD_DESA_L_8814B) +#define BITS_ACH0_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH0_TXBD_DESA_L_8814B << BIT_SHIFT_ACH0_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH0_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH0_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH0_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH0_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH0_TXBD_DESA_L_8814B) +#define BIT_SET_ACH0_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH0_TXBD_DESA_L_8814B(x) | BIT_ACH0_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH0_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH0_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH0_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH0_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH0_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH0_TXBD_DESA_H_8814B) +#define BITS_ACH0_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH0_TXBD_DESA_H_8814B << BIT_SHIFT_ACH0_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH0_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH0_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH0_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH0_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH0_TXBD_DESA_H_8814B) +#define BIT_SET_ACH0_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH0_TXBD_DESA_H_8814B(x) | BIT_ACH0_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH1_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH1_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH1_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH1_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH1_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH1_TXBD_DESA_L_8814B) +#define BITS_ACH1_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH1_TXBD_DESA_L_8814B << BIT_SHIFT_ACH1_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH1_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH1_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH1_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH1_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH1_TXBD_DESA_L_8814B) +#define BIT_SET_ACH1_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH1_TXBD_DESA_L_8814B(x) | BIT_ACH1_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH1_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH1_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH1_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH1_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH1_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH1_TXBD_DESA_H_8814B) +#define BITS_ACH1_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH1_TXBD_DESA_H_8814B << BIT_SHIFT_ACH1_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH1_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH1_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH1_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH1_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH1_TXBD_DESA_H_8814B) +#define BIT_SET_ACH1_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH1_TXBD_DESA_H_8814B(x) | BIT_ACH1_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH2_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH2_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH2_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH2_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH2_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH2_TXBD_DESA_L_8814B) +#define BITS_ACH2_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH2_TXBD_DESA_L_8814B << BIT_SHIFT_ACH2_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH2_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH2_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH2_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH2_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH2_TXBD_DESA_L_8814B) +#define BIT_SET_ACH2_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH2_TXBD_DESA_L_8814B(x) | BIT_ACH2_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH2_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH2_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH2_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH2_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH2_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH2_TXBD_DESA_H_8814B) +#define BITS_ACH2_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH2_TXBD_DESA_H_8814B << BIT_SHIFT_ACH2_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH2_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH2_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH2_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH2_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH2_TXBD_DESA_H_8814B) +#define BIT_SET_ACH2_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH2_TXBD_DESA_H_8814B(x) | BIT_ACH2_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH3_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH3_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH3_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH3_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH3_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH3_TXBD_DESA_L_8814B) +#define BITS_ACH3_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH3_TXBD_DESA_L_8814B << BIT_SHIFT_ACH3_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH3_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH3_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH3_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH3_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH3_TXBD_DESA_L_8814B) +#define BIT_SET_ACH3_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH3_TXBD_DESA_L_8814B(x) | BIT_ACH3_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH3_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH3_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH3_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH3_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH3_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH3_TXBD_DESA_H_8814B) +#define BITS_ACH3_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH3_TXBD_DESA_H_8814B << BIT_SHIFT_ACH3_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH3_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH3_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH3_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH3_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH3_TXBD_DESA_H_8814B) +#define BIT_SET_ACH3_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH3_TXBD_DESA_H_8814B(x) | BIT_ACH3_TXBD_DESA_H_8814B(v)) + +/* 2 REG_P0RXQ_RXBD_DESA_L_8814B */ + +#define BIT_SHIFT_P0RXQ_RXBD_DESA_L_8814B 0 +#define BIT_MASK_P0RXQ_RXBD_DESA_L_8814B 0xffffffffL +#define BIT_P0RXQ_RXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_P0RXQ_RXBD_DESA_L_8814B) \ + << BIT_SHIFT_P0RXQ_RXBD_DESA_L_8814B) +#define BITS_P0RXQ_RXBD_DESA_L_8814B \ + (BIT_MASK_P0RXQ_RXBD_DESA_L_8814B << BIT_SHIFT_P0RXQ_RXBD_DESA_L_8814B) +#define BIT_CLEAR_P0RXQ_RXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_P0RXQ_RXBD_DESA_L_8814B)) +#define BIT_GET_P0RXQ_RXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_P0RXQ_RXBD_DESA_L_8814B) & \ + BIT_MASK_P0RXQ_RXBD_DESA_L_8814B) +#define BIT_SET_P0RXQ_RXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_P0RXQ_RXBD_DESA_L_8814B(x) | BIT_P0RXQ_RXBD_DESA_L_8814B(v)) + +/* 2 REG_P0RXQ_RXBD_DESA_H_8814B */ + +#define BIT_SHIFT_P0RXQ_RXBD_DESA_H_8814B 0 +#define BIT_MASK_P0RXQ_RXBD_DESA_H_8814B 0xffffffffL +#define BIT_P0RXQ_RXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_P0RXQ_RXBD_DESA_H_8814B) \ + << BIT_SHIFT_P0RXQ_RXBD_DESA_H_8814B) +#define BITS_P0RXQ_RXBD_DESA_H_8814B \ + (BIT_MASK_P0RXQ_RXBD_DESA_H_8814B << BIT_SHIFT_P0RXQ_RXBD_DESA_H_8814B) +#define BIT_CLEAR_P0RXQ_RXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_P0RXQ_RXBD_DESA_H_8814B)) +#define BIT_GET_P0RXQ_RXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_P0RXQ_RXBD_DESA_H_8814B) & \ + BIT_MASK_P0RXQ_RXBD_DESA_H_8814B) +#define BIT_SET_P0RXQ_RXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_P0RXQ_RXBD_DESA_H_8814B(x) | BIT_P0RXQ_RXBD_DESA_H_8814B(v)) + +/* 2 REG_P0BCNQ_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_P0BCNQ_TXBD_DESA_L_8814B 0 +#define BIT_MASK_P0BCNQ_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_P0BCNQ_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_P0BCNQ_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_P0BCNQ_TXBD_DESA_L_8814B) +#define BITS_P0BCNQ_TXBD_DESA_L_8814B \ + (BIT_MASK_P0BCNQ_TXBD_DESA_L_8814B \ + << BIT_SHIFT_P0BCNQ_TXBD_DESA_L_8814B) +#define BIT_CLEAR_P0BCNQ_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_P0BCNQ_TXBD_DESA_L_8814B)) +#define BIT_GET_P0BCNQ_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_P0BCNQ_TXBD_DESA_L_8814B) & \ + BIT_MASK_P0BCNQ_TXBD_DESA_L_8814B) +#define BIT_SET_P0BCNQ_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_P0BCNQ_TXBD_DESA_L_8814B(x) | \ + BIT_P0BCNQ_TXBD_DESA_L_8814B(v)) + +/* 2 REG_P0BCNQ_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_P0BCNQ_TXBD_DESA_H_8814B 0 +#define BIT_MASK_P0BCNQ_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_P0BCNQ_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_P0BCNQ_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_P0BCNQ_TXBD_DESA_H_8814B) +#define BITS_P0BCNQ_TXBD_DESA_H_8814B \ + (BIT_MASK_P0BCNQ_TXBD_DESA_H_8814B \ + << BIT_SHIFT_P0BCNQ_TXBD_DESA_H_8814B) +#define BIT_CLEAR_P0BCNQ_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_P0BCNQ_TXBD_DESA_H_8814B)) +#define BIT_GET_P0BCNQ_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_P0BCNQ_TXBD_DESA_H_8814B) & \ + BIT_MASK_P0BCNQ_TXBD_DESA_H_8814B) +#define BIT_SET_P0BCNQ_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_P0BCNQ_TXBD_DESA_H_8814B(x) | \ + BIT_P0BCNQ_TXBD_DESA_H_8814B(v)) + +/* 2 REG_FWCMDQ_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_FWCMDQ_TXBD_DESA_L_8814B 0 +#define BIT_MASK_FWCMDQ_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_FWCMDQ_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_FWCMDQ_TXBD_DESA_L_8814B) +#define BITS_FWCMDQ_TXBD_DESA_L_8814B \ + (BIT_MASK_FWCMDQ_TXBD_DESA_L_8814B \ + << BIT_SHIFT_FWCMDQ_TXBD_DESA_L_8814B) +#define BIT_CLEAR_FWCMDQ_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_FWCMDQ_TXBD_DESA_L_8814B)) +#define BIT_GET_FWCMDQ_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_TXBD_DESA_L_8814B) & \ + BIT_MASK_FWCMDQ_TXBD_DESA_L_8814B) +#define BIT_SET_FWCMDQ_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_TXBD_DESA_L_8814B(x) | \ + BIT_FWCMDQ_TXBD_DESA_L_8814B(v)) + +/* 2 REG_FWCMDQ_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_FWCMDQ_TXBD_DESA_H_8814B 0 +#define BIT_MASK_FWCMDQ_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_FWCMDQ_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_FWCMDQ_TXBD_DESA_H_8814B) +#define BITS_FWCMDQ_TXBD_DESA_H_8814B \ + (BIT_MASK_FWCMDQ_TXBD_DESA_H_8814B \ + << BIT_SHIFT_FWCMDQ_TXBD_DESA_H_8814B) +#define BIT_CLEAR_FWCMDQ_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_FWCMDQ_TXBD_DESA_H_8814B)) +#define BIT_GET_FWCMDQ_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_TXBD_DESA_H_8814B) & \ + BIT_MASK_FWCMDQ_TXBD_DESA_H_8814B) +#define BIT_SET_FWCMDQ_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_TXBD_DESA_H_8814B(x) | \ + BIT_FWCMDQ_TXBD_DESA_H_8814B(v)) + +/* 2 REG_PCIE_HRPWM1_HCPWM1_DCPU_8814B */ + +#define BIT_SHIFT_PCIE_HCPWM1_DCPU_8814B 16 +#define BIT_MASK_PCIE_HCPWM1_DCPU_8814B 0xff +#define BIT_PCIE_HCPWM1_DCPU_8814B(x) \ + (((x) & BIT_MASK_PCIE_HCPWM1_DCPU_8814B) \ + << BIT_SHIFT_PCIE_HCPWM1_DCPU_8814B) +#define BITS_PCIE_HCPWM1_DCPU_8814B \ + (BIT_MASK_PCIE_HCPWM1_DCPU_8814B << BIT_SHIFT_PCIE_HCPWM1_DCPU_8814B) +#define BIT_CLEAR_PCIE_HCPWM1_DCPU_8814B(x) \ + ((x) & (~BITS_PCIE_HCPWM1_DCPU_8814B)) +#define BIT_GET_PCIE_HCPWM1_DCPU_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM1_DCPU_8814B) & \ + BIT_MASK_PCIE_HCPWM1_DCPU_8814B) +#define BIT_SET_PCIE_HCPWM1_DCPU_8814B(x, v) \ + (BIT_CLEAR_PCIE_HCPWM1_DCPU_8814B(x) | BIT_PCIE_HCPWM1_DCPU_8814B(v)) + +#define BIT_SHIFT_PCIE_HRPWM1_DCPU_8814B 8 +#define BIT_MASK_PCIE_HRPWM1_DCPU_8814B 0xff +#define BIT_PCIE_HRPWM1_DCPU_8814B(x) \ + (((x) & BIT_MASK_PCIE_HRPWM1_DCPU_8814B) \ + << BIT_SHIFT_PCIE_HRPWM1_DCPU_8814B) +#define BITS_PCIE_HRPWM1_DCPU_8814B \ + (BIT_MASK_PCIE_HRPWM1_DCPU_8814B << BIT_SHIFT_PCIE_HRPWM1_DCPU_8814B) +#define BIT_CLEAR_PCIE_HRPWM1_DCPU_8814B(x) \ + ((x) & (~BITS_PCIE_HRPWM1_DCPU_8814B)) +#define BIT_GET_PCIE_HRPWM1_DCPU_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM1_DCPU_8814B) & \ + BIT_MASK_PCIE_HRPWM1_DCPU_8814B) +#define BIT_SET_PCIE_HRPWM1_DCPU_8814B(x, v) \ + (BIT_CLEAR_PCIE_HRPWM1_DCPU_8814B(x) | BIT_PCIE_HRPWM1_DCPU_8814B(v)) + +/* 2 REG_P0_MPRT_BCNQ_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_L_8814B 0 +#define BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_P0_MPRT_BCNQ_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_L_8814B) +#define BITS_P0_MPRT_BCNQ_TXBD_DESA_L_8814B \ + (BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_L_8814B \ + << BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_L_8814B) +#define BIT_CLEAR_P0_MPRT_BCNQ_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_P0_MPRT_BCNQ_TXBD_DESA_L_8814B)) +#define BIT_GET_P0_MPRT_BCNQ_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_L_8814B) & \ + BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_L_8814B) +#define BIT_SET_P0_MPRT_BCNQ_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_P0_MPRT_BCNQ_TXBD_DESA_L_8814B(x) | \ + BIT_P0_MPRT_BCNQ_TXBD_DESA_L_8814B(v)) + +/* 2 REG_P0_MPRT_BCNQ_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_H_8814B 0 +#define BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_P0_MPRT_BCNQ_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_H_8814B) +#define BITS_P0_MPRT_BCNQ_TXBD_DESA_H_8814B \ + (BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_H_8814B \ + << BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_H_8814B) +#define BIT_CLEAR_P0_MPRT_BCNQ_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_P0_MPRT_BCNQ_TXBD_DESA_H_8814B)) +#define BIT_GET_P0_MPRT_BCNQ_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_P0_MPRT_BCNQ_TXBD_DESA_H_8814B) & \ + BIT_MASK_P0_MPRT_BCNQ_TXBD_DESA_H_8814B) +#define BIT_SET_P0_MPRT_BCNQ_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_P0_MPRT_BCNQ_TXBD_DESA_H_8814B(x) | \ + BIT_P0_MPRT_BCNQ_TXBD_DESA_H_8814B(v)) + +/* 2 REG_P0_MPRT_BCNQ_TXRXBD_NUM_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_P0_MPRT_BCNQ_DESC_MODE_8814B 13 +#define BIT_MASK_P0_MPRT_BCNQ_DESC_MODE_8814B 0x3 +#define BIT_P0_MPRT_BCNQ_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0_MPRT_BCNQ_DESC_MODE_8814B) \ + << BIT_SHIFT_P0_MPRT_BCNQ_DESC_MODE_8814B) +#define BITS_P0_MPRT_BCNQ_DESC_MODE_8814B \ + (BIT_MASK_P0_MPRT_BCNQ_DESC_MODE_8814B \ + << BIT_SHIFT_P0_MPRT_BCNQ_DESC_MODE_8814B) +#define BIT_CLEAR_P0_MPRT_BCNQ_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0_MPRT_BCNQ_DESC_MODE_8814B)) +#define BIT_GET_P0_MPRT_BCNQ_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0_MPRT_BCNQ_DESC_MODE_8814B) & \ + BIT_MASK_P0_MPRT_BCNQ_DESC_MODE_8814B) +#define BIT_SET_P0_MPRT_BCNQ_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0_MPRT_BCNQ_DESC_MODE_8814B(x) | \ + BIT_P0_MPRT_BCNQ_DESC_MODE_8814B(v)) + +#define BIT_PCIE_P0MPRT_BCNQ4_FLAG_8814B BIT(11) +#define BIT_PCIE_P0MPRT_BCNQ3_FLAG_8814B BIT(10) +#define BIT_PCIE_P0MPRT_BCNQ2_FLAG_8814B BIT(9) +#define BIT_PCIE_P0MPRT_BCNQ1_FLAG_8814B BIT(8) +#define BIT_EPHY_CAL_DONE_8814B BIT(1) +#define BIT_RESET_APHY_8814B BIT(0) + +/* 2 REG_BD_RWPTR_CLR2_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CLR_ACH7_HW_IDX_8814B BIT(21) +#define BIT_CLR_ACH6_HW_IDX_8814B BIT(20) +#define BIT_CLR_ACH5_HW_IDX_8814B BIT(19) +#define BIT_CLR_ACH4_HW_IDX_8814B BIT(18) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CLR_ACH7_HOST_IDX_8814B BIT(5) +#define BIT_CLR_ACH6_HOST_IDX_8814B BIT(4) +#define BIT_CLR_ACH5_HOST_IDX_8814B BIT(3) +#define BIT_CLR_ACH4_HOST_IDX_8814B BIT(2) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_BD_RWPTR_CLR3_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CLR_P0HI15Q_HW_IDX_8814B BIT(29) +#define BIT_CLR_P0HI14Q_HW_IDX_8814B BIT(28) +#define BIT_CLR_P0HI13Q_HW_IDX_8814B BIT(27) +#define BIT_CLR_P0HI12Q_HW_IDX_8814B BIT(26) +#define BIT_CLR_P0HI11Q_HW_IDX_8814B BIT(25) +#define BIT_CLR_P0HI10Q_HW_IDX_8814B BIT(24) +#define BIT_CLR_P0HI9Q_HW_IDX_8814B BIT(23) +#define BIT_CLR_P0HI8Q_HW_IDX_8814B BIT(22) +#define BIT_CLR_ACH13_HW_IDX_8814B BIT(21) +#define BIT_CLR_ACH12_HW_IDX_8814B BIT(20) +#define BIT_CLR_ACH11_HW_IDX_8814B BIT(19) +#define BIT_CLR_ACH10_HW_IDX_8814B BIT(18) +#define BIT_CLR_ACH9_HW_IDX_8814B BIT(17) +#define BIT_CLR_ACH8_HW_IDX_8814B BIT(16) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CLR_P0HI15Q_HOST_IDX_8814B BIT(13) +#define BIT_CLR_P0HI14Q_HOST_IDX_8814B BIT(12) +#define BIT_CLR_P0HI13Q_HOST_IDX_8814B BIT(11) +#define BIT_CLR_P0HI12Q_HOST_IDX_8814B BIT(10) +#define BIT_CLR_P0HI11Q_HOST_IDX_8814B BIT(9) +#define BIT_CLR_P0HI10Q_HOST_IDX_8814B BIT(8) +#define BIT_CLR_P0HI9Q_HOST_IDX_8814B BIT(7) +#define BIT_CLR_P0HI8Q_HOST_IDX_8814B BIT(6) +#define BIT_CLR_ACH13_HOST_IDX_8814B BIT(5) +#define BIT_CLR_ACH12_HOST_IDX_8814B BIT(4) +#define BIT_CLR_ACH11_HOST_IDX_8814B BIT(3) +#define BIT_CLR_ACH10_HOST_IDX_8814B BIT(2) +#define BIT_CLR_ACH9_HOST_IDX_8814B BIT(1) +#define BIT_CLR_ACH8_HOST_IDX_8814B BIT(0) + +/* 2 REG_P0MGQ_RXQ_TXRXBD_NUM_8814B */ +#define BIT_SYS_32_64_V1_8814B BIT(31) + +#define BIT_SHIFT_P0BCNQ_DESC_MODE_8814B 29 +#define BIT_MASK_P0BCNQ_DESC_MODE_8814B 0x3 +#define BIT_P0BCNQ_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0BCNQ_DESC_MODE_8814B) \ + << BIT_SHIFT_P0BCNQ_DESC_MODE_8814B) +#define BITS_P0BCNQ_DESC_MODE_8814B \ + (BIT_MASK_P0BCNQ_DESC_MODE_8814B << BIT_SHIFT_P0BCNQ_DESC_MODE_8814B) +#define BIT_CLEAR_P0BCNQ_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0BCNQ_DESC_MODE_8814B)) +#define BIT_GET_P0BCNQ_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0BCNQ_DESC_MODE_8814B) & \ + BIT_MASK_P0BCNQ_DESC_MODE_8814B) +#define BIT_SET_P0BCNQ_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0BCNQ_DESC_MODE_8814B(x) | BIT_P0BCNQ_DESC_MODE_8814B(v)) + +#define BIT_PCIE_P0BCNQ_FLAG_8814B BIT(28) + +#define BIT_SHIFT_P0RXQ_DESC_NUM_8814B 16 +#define BIT_MASK_P0RXQ_DESC_NUM_8814B 0xfff +#define BIT_P0RXQ_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0RXQ_DESC_NUM_8814B) \ + << BIT_SHIFT_P0RXQ_DESC_NUM_8814B) +#define BITS_P0RXQ_DESC_NUM_8814B \ + (BIT_MASK_P0RXQ_DESC_NUM_8814B << BIT_SHIFT_P0RXQ_DESC_NUM_8814B) +#define BIT_CLEAR_P0RXQ_DESC_NUM_8814B(x) ((x) & (~BITS_P0RXQ_DESC_NUM_8814B)) +#define BIT_GET_P0RXQ_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0RXQ_DESC_NUM_8814B) & \ + BIT_MASK_P0RXQ_DESC_NUM_8814B) +#define BIT_SET_P0RXQ_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0RXQ_DESC_NUM_8814B(x) | BIT_P0RXQ_DESC_NUM_8814B(v)) + +#define BIT_PCIE_P0MGQ_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0MGQ_DESC_MODE_8814B 12 +#define BIT_MASK_P0MGQ_DESC_MODE_8814B 0x3 +#define BIT_P0MGQ_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0MGQ_DESC_MODE_8814B) \ + << BIT_SHIFT_P0MGQ_DESC_MODE_8814B) +#define BITS_P0MGQ_DESC_MODE_8814B \ + (BIT_MASK_P0MGQ_DESC_MODE_8814B << BIT_SHIFT_P0MGQ_DESC_MODE_8814B) +#define BIT_CLEAR_P0MGQ_DESC_MODE_8814B(x) ((x) & (~BITS_P0MGQ_DESC_MODE_8814B)) +#define BIT_GET_P0MGQ_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0MGQ_DESC_MODE_8814B) & \ + BIT_MASK_P0MGQ_DESC_MODE_8814B) +#define BIT_SET_P0MGQ_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0MGQ_DESC_MODE_8814B(x) | BIT_P0MGQ_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0MGQ_DESC_NUM_8814B 0 +#define BIT_MASK_P0MGQ_DESC_NUM_8814B 0xfff +#define BIT_P0MGQ_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0MGQ_DESC_NUM_8814B) \ + << BIT_SHIFT_P0MGQ_DESC_NUM_8814B) +#define BITS_P0MGQ_DESC_NUM_8814B \ + (BIT_MASK_P0MGQ_DESC_NUM_8814B << BIT_SHIFT_P0MGQ_DESC_NUM_8814B) +#define BIT_CLEAR_P0MGQ_DESC_NUM_8814B(x) ((x) & (~BITS_P0MGQ_DESC_NUM_8814B)) +#define BIT_GET_P0MGQ_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0MGQ_DESC_NUM_8814B) & \ + BIT_MASK_P0MGQ_DESC_NUM_8814B) +#define BIT_SET_P0MGQ_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0MGQ_DESC_NUM_8814B(x) | BIT_P0MGQ_DESC_NUM_8814B(v)) + +/* 2 REG_CHNL_DMA_CFG_8814B */ +#define BIT_TXHCI_EN_8814B BIT(26) +#define BIT_TXHCI_IDLE_8814B BIT(25) +#define BIT_DMA_PRI_EN_8814B BIT(24) + +/* 2 REG_FWCMDQ_TXBD_NUM_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_PCIE_FWCMDQ_FLAG_8814B BIT(14) + +#define BIT_SHIFT_FWCMDQ_DESC_MODE_8814B 12 +#define BIT_MASK_FWCMDQ_DESC_MODE_8814B 0x3 +#define BIT_FWCMDQ_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_DESC_MODE_8814B) \ + << BIT_SHIFT_FWCMDQ_DESC_MODE_8814B) +#define BITS_FWCMDQ_DESC_MODE_8814B \ + (BIT_MASK_FWCMDQ_DESC_MODE_8814B << BIT_SHIFT_FWCMDQ_DESC_MODE_8814B) +#define BIT_CLEAR_FWCMDQ_DESC_MODE_8814B(x) \ + ((x) & (~BITS_FWCMDQ_DESC_MODE_8814B)) +#define BIT_GET_FWCMDQ_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_DESC_MODE_8814B) & \ + BIT_MASK_FWCMDQ_DESC_MODE_8814B) +#define BIT_SET_FWCMDQ_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_DESC_MODE_8814B(x) | BIT_FWCMDQ_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_FWCMDQ_DESC_NUM_8814B 0 +#define BIT_MASK_FWCMDQ_DESC_NUM_8814B 0xfff +#define BIT_FWCMDQ_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_DESC_NUM_8814B) \ + << BIT_SHIFT_FWCMDQ_DESC_NUM_8814B) +#define BITS_FWCMDQ_DESC_NUM_8814B \ + (BIT_MASK_FWCMDQ_DESC_NUM_8814B << BIT_SHIFT_FWCMDQ_DESC_NUM_8814B) +#define BIT_CLEAR_FWCMDQ_DESC_NUM_8814B(x) ((x) & (~BITS_FWCMDQ_DESC_NUM_8814B)) +#define BIT_GET_FWCMDQ_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_DESC_NUM_8814B) & \ + BIT_MASK_FWCMDQ_DESC_NUM_8814B) +#define BIT_SET_FWCMDQ_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_DESC_NUM_8814B(x) | BIT_FWCMDQ_DESC_NUM_8814B(v)) + +/* 2 REG_ACH0_ACH1_TXBD_NUM_8814B */ +#define BIT_PCIE_ACH1_FLAG_V1_8814B BIT(30) + +#define BIT_SHIFT_ACH1_DESC_MODE_V1_8814B 28 +#define BIT_MASK_ACH1_DESC_MODE_V1_8814B 0x3 +#define BIT_ACH1_DESC_MODE_V1_8814B(x) \ + (((x) & BIT_MASK_ACH1_DESC_MODE_V1_8814B) \ + << BIT_SHIFT_ACH1_DESC_MODE_V1_8814B) +#define BITS_ACH1_DESC_MODE_V1_8814B \ + (BIT_MASK_ACH1_DESC_MODE_V1_8814B << BIT_SHIFT_ACH1_DESC_MODE_V1_8814B) +#define BIT_CLEAR_ACH1_DESC_MODE_V1_8814B(x) \ + ((x) & (~BITS_ACH1_DESC_MODE_V1_8814B)) +#define BIT_GET_ACH1_DESC_MODE_V1_8814B(x) \ + (((x) >> BIT_SHIFT_ACH1_DESC_MODE_V1_8814B) & \ + BIT_MASK_ACH1_DESC_MODE_V1_8814B) +#define BIT_SET_ACH1_DESC_MODE_V1_8814B(x, v) \ + (BIT_CLEAR_ACH1_DESC_MODE_V1_8814B(x) | BIT_ACH1_DESC_MODE_V1_8814B(v)) + +#define BIT_SHIFT_ACH1_DESC_NUM_V1_8814B 16 +#define BIT_MASK_ACH1_DESC_NUM_V1_8814B 0xfff +#define BIT_ACH1_DESC_NUM_V1_8814B(x) \ + (((x) & BIT_MASK_ACH1_DESC_NUM_V1_8814B) \ + << BIT_SHIFT_ACH1_DESC_NUM_V1_8814B) +#define BITS_ACH1_DESC_NUM_V1_8814B \ + (BIT_MASK_ACH1_DESC_NUM_V1_8814B << BIT_SHIFT_ACH1_DESC_NUM_V1_8814B) +#define BIT_CLEAR_ACH1_DESC_NUM_V1_8814B(x) \ + ((x) & (~BITS_ACH1_DESC_NUM_V1_8814B)) +#define BIT_GET_ACH1_DESC_NUM_V1_8814B(x) \ + (((x) >> BIT_SHIFT_ACH1_DESC_NUM_V1_8814B) & \ + BIT_MASK_ACH1_DESC_NUM_V1_8814B) +#define BIT_SET_ACH1_DESC_NUM_V1_8814B(x, v) \ + (BIT_CLEAR_ACH1_DESC_NUM_V1_8814B(x) | BIT_ACH1_DESC_NUM_V1_8814B(v)) + +#define BIT_PCIE_ACH0_FLAG_8814B BIT(14) + +#define BIT_SHIFT_ACH0_DESC_MODE_8814B 12 +#define BIT_MASK_ACH0_DESC_MODE_8814B 0x3 +#define BIT_ACH0_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH0_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH0_DESC_MODE_8814B) +#define BITS_ACH0_DESC_MODE_8814B \ + (BIT_MASK_ACH0_DESC_MODE_8814B << BIT_SHIFT_ACH0_DESC_MODE_8814B) +#define BIT_CLEAR_ACH0_DESC_MODE_8814B(x) ((x) & (~BITS_ACH0_DESC_MODE_8814B)) +#define BIT_GET_ACH0_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH0_DESC_MODE_8814B) & \ + BIT_MASK_ACH0_DESC_MODE_8814B) +#define BIT_SET_ACH0_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH0_DESC_MODE_8814B(x) | BIT_ACH0_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH0_DESC_NUM_8814B 0 +#define BIT_MASK_ACH0_DESC_NUM_8814B 0xfff +#define BIT_ACH0_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH0_DESC_NUM_8814B) << BIT_SHIFT_ACH0_DESC_NUM_8814B) +#define BITS_ACH0_DESC_NUM_8814B \ + (BIT_MASK_ACH0_DESC_NUM_8814B << BIT_SHIFT_ACH0_DESC_NUM_8814B) +#define BIT_CLEAR_ACH0_DESC_NUM_8814B(x) ((x) & (~BITS_ACH0_DESC_NUM_8814B)) +#define BIT_GET_ACH0_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH0_DESC_NUM_8814B) & BIT_MASK_ACH0_DESC_NUM_8814B) +#define BIT_SET_ACH0_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH0_DESC_NUM_8814B(x) | BIT_ACH0_DESC_NUM_8814B(v)) + +/* 2 REG_ACH2_ACH3_TXBD_NUM_8814B */ +#define BIT_PCIE_ACH3_FLAG_V1_8814B BIT(30) + +#define BIT_SHIFT_ACH3_DESC_MODE_V1_8814B 28 +#define BIT_MASK_ACH3_DESC_MODE_V1_8814B 0x3 +#define BIT_ACH3_DESC_MODE_V1_8814B(x) \ + (((x) & BIT_MASK_ACH3_DESC_MODE_V1_8814B) \ + << BIT_SHIFT_ACH3_DESC_MODE_V1_8814B) +#define BITS_ACH3_DESC_MODE_V1_8814B \ + (BIT_MASK_ACH3_DESC_MODE_V1_8814B << BIT_SHIFT_ACH3_DESC_MODE_V1_8814B) +#define BIT_CLEAR_ACH3_DESC_MODE_V1_8814B(x) \ + ((x) & (~BITS_ACH3_DESC_MODE_V1_8814B)) +#define BIT_GET_ACH3_DESC_MODE_V1_8814B(x) \ + (((x) >> BIT_SHIFT_ACH3_DESC_MODE_V1_8814B) & \ + BIT_MASK_ACH3_DESC_MODE_V1_8814B) +#define BIT_SET_ACH3_DESC_MODE_V1_8814B(x, v) \ + (BIT_CLEAR_ACH3_DESC_MODE_V1_8814B(x) | BIT_ACH3_DESC_MODE_V1_8814B(v)) + +#define BIT_SHIFT_ACH3_DESC_NUM_V1_8814B 16 +#define BIT_MASK_ACH3_DESC_NUM_V1_8814B 0xfff +#define BIT_ACH3_DESC_NUM_V1_8814B(x) \ + (((x) & BIT_MASK_ACH3_DESC_NUM_V1_8814B) \ + << BIT_SHIFT_ACH3_DESC_NUM_V1_8814B) +#define BITS_ACH3_DESC_NUM_V1_8814B \ + (BIT_MASK_ACH3_DESC_NUM_V1_8814B << BIT_SHIFT_ACH3_DESC_NUM_V1_8814B) +#define BIT_CLEAR_ACH3_DESC_NUM_V1_8814B(x) \ + ((x) & (~BITS_ACH3_DESC_NUM_V1_8814B)) +#define BIT_GET_ACH3_DESC_NUM_V1_8814B(x) \ + (((x) >> BIT_SHIFT_ACH3_DESC_NUM_V1_8814B) & \ + BIT_MASK_ACH3_DESC_NUM_V1_8814B) +#define BIT_SET_ACH3_DESC_NUM_V1_8814B(x, v) \ + (BIT_CLEAR_ACH3_DESC_NUM_V1_8814B(x) | BIT_ACH3_DESC_NUM_V1_8814B(v)) + +#define BIT_PCIE_ACH2_FLAG_8814B BIT(14) + +#define BIT_SHIFT_ACH2_DESC_MODE_8814B 12 +#define BIT_MASK_ACH2_DESC_MODE_8814B 0x3 +#define BIT_ACH2_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH2_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH2_DESC_MODE_8814B) +#define BITS_ACH2_DESC_MODE_8814B \ + (BIT_MASK_ACH2_DESC_MODE_8814B << BIT_SHIFT_ACH2_DESC_MODE_8814B) +#define BIT_CLEAR_ACH2_DESC_MODE_8814B(x) ((x) & (~BITS_ACH2_DESC_MODE_8814B)) +#define BIT_GET_ACH2_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH2_DESC_MODE_8814B) & \ + BIT_MASK_ACH2_DESC_MODE_8814B) +#define BIT_SET_ACH2_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH2_DESC_MODE_8814B(x) | BIT_ACH2_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH2_DESC_NUM_8814B 0 +#define BIT_MASK_ACH2_DESC_NUM_8814B 0xfff +#define BIT_ACH2_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH2_DESC_NUM_8814B) << BIT_SHIFT_ACH2_DESC_NUM_8814B) +#define BITS_ACH2_DESC_NUM_8814B \ + (BIT_MASK_ACH2_DESC_NUM_8814B << BIT_SHIFT_ACH2_DESC_NUM_8814B) +#define BIT_CLEAR_ACH2_DESC_NUM_8814B(x) ((x) & (~BITS_ACH2_DESC_NUM_8814B)) +#define BIT_GET_ACH2_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH2_DESC_NUM_8814B) & BIT_MASK_ACH2_DESC_NUM_8814B) +#define BIT_SET_ACH2_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH2_DESC_NUM_8814B(x) | BIT_ACH2_DESC_NUM_8814B(v)) + +/* 2 REG_P0HI0Q_HI1Q_TXBD_NUM_8814B */ +#define BIT_P0HI1Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI1Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI1Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI1Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI1Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI1Q_DESC_MODE_8814B) +#define BITS_P0HI1Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI1Q_DESC_MODE_8814B << BIT_SHIFT_P0HI1Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI1Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI1Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI1Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI1Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI1Q_DESC_MODE_8814B) +#define BIT_SET_P0HI1Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI1Q_DESC_MODE_8814B(x) | BIT_P0HI1Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI1Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI1Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI1Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI1Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI1Q_DESC_NUM_8814B) +#define BITS_P0HI1Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI1Q_DESC_NUM_8814B << BIT_SHIFT_P0HI1Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI1Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI1Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI1Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI1Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI1Q_DESC_NUM_8814B) +#define BIT_SET_P0HI1Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI1Q_DESC_NUM_8814B(x) | BIT_P0HI1Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI0Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI0Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI0Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI0Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI0Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI0Q_DESC_MODE_8814B) +#define BITS_P0HI0Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI0Q_DESC_MODE_8814B << BIT_SHIFT_P0HI0Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI0Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI0Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI0Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI0Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI0Q_DESC_MODE_8814B) +#define BIT_SET_P0HI0Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI0Q_DESC_MODE_8814B(x) | BIT_P0HI0Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI0Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI0Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI0Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI0Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI0Q_DESC_NUM_8814B) +#define BITS_P0HI0Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI0Q_DESC_NUM_8814B << BIT_SHIFT_P0HI0Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI0Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI0Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI0Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI0Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI0Q_DESC_NUM_8814B) +#define BIT_SET_P0HI0Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI0Q_DESC_NUM_8814B(x) | BIT_P0HI0Q_DESC_NUM_8814B(v)) + +/* 2 REG_P0HI2Q_HI3Q_TXBD_NUM_8814B */ +#define BIT_P0HI3Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI3Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI3Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI3Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI3Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI3Q_DESC_MODE_8814B) +#define BITS_P0HI3Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI3Q_DESC_MODE_8814B << BIT_SHIFT_P0HI3Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI3Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI3Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI3Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI3Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI3Q_DESC_MODE_8814B) +#define BIT_SET_P0HI3Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI3Q_DESC_MODE_8814B(x) | BIT_P0HI3Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI3Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI3Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI3Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI3Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI3Q_DESC_NUM_8814B) +#define BITS_P0HI3Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI3Q_DESC_NUM_8814B << BIT_SHIFT_P0HI3Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI3Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI3Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI3Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI3Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI3Q_DESC_NUM_8814B) +#define BIT_SET_P0HI3Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI3Q_DESC_NUM_8814B(x) | BIT_P0HI3Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI2Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI2Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI2Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI2Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI2Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI2Q_DESC_MODE_8814B) +#define BITS_P0HI2Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI2Q_DESC_MODE_8814B << BIT_SHIFT_P0HI2Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI2Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI2Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI2Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI2Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI2Q_DESC_MODE_8814B) +#define BIT_SET_P0HI2Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI2Q_DESC_MODE_8814B(x) | BIT_P0HI2Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI2Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI2Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI2Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI2Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI2Q_DESC_NUM_8814B) +#define BITS_P0HI2Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI2Q_DESC_NUM_8814B << BIT_SHIFT_P0HI2Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI2Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI2Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI2Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI2Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI2Q_DESC_NUM_8814B) +#define BIT_SET_P0HI2Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI2Q_DESC_NUM_8814B(x) | BIT_P0HI2Q_DESC_NUM_8814B(v)) + +/* 2 REG_P0HI4Q_HI5Q_TXBD_NUM_8814B */ +#define BIT_P0HI5Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI5Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI5Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI5Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI5Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI5Q_DESC_MODE_8814B) +#define BITS_P0HI5Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI5Q_DESC_MODE_8814B << BIT_SHIFT_P0HI5Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI5Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI5Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI5Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI5Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI5Q_DESC_MODE_8814B) +#define BIT_SET_P0HI5Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI5Q_DESC_MODE_8814B(x) | BIT_P0HI5Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI5Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI5Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI5Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI5Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI5Q_DESC_NUM_8814B) +#define BITS_P0HI5Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI5Q_DESC_NUM_8814B << BIT_SHIFT_P0HI5Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI5Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI5Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI5Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI5Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI5Q_DESC_NUM_8814B) +#define BIT_SET_P0HI5Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI5Q_DESC_NUM_8814B(x) | BIT_P0HI5Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI4Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI4Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI4Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI4Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI4Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI4Q_DESC_MODE_8814B) +#define BITS_P0HI4Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI4Q_DESC_MODE_8814B << BIT_SHIFT_P0HI4Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI4Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI4Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI4Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI4Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI4Q_DESC_MODE_8814B) +#define BIT_SET_P0HI4Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI4Q_DESC_MODE_8814B(x) | BIT_P0HI4Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI4Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI4Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI4Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI4Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI4Q_DESC_NUM_8814B) +#define BITS_P0HI4Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI4Q_DESC_NUM_8814B << BIT_SHIFT_P0HI4Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI4Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI4Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI4Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI4Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI4Q_DESC_NUM_8814B) +#define BIT_SET_P0HI4Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI4Q_DESC_NUM_8814B(x) | BIT_P0HI4Q_DESC_NUM_8814B(v)) + +/* 2 REG_P0HI6Q_HI7Q_TXBD_NUM_8814B */ +#define BIT_P0HI7Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI7Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI7Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI7Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI7Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI7Q_DESC_MODE_8814B) +#define BITS_P0HI7Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI7Q_DESC_MODE_8814B << BIT_SHIFT_P0HI7Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI7Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI7Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI7Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI7Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI7Q_DESC_MODE_8814B) +#define BIT_SET_P0HI7Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI7Q_DESC_MODE_8814B(x) | BIT_P0HI7Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI7Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI7Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI7Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI7Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI7Q_DESC_NUM_8814B) +#define BITS_P0HI7Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI7Q_DESC_NUM_8814B << BIT_SHIFT_P0HI7Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI7Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI7Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI7Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI7Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI7Q_DESC_NUM_8814B) +#define BIT_SET_P0HI7Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI7Q_DESC_NUM_8814B(x) | BIT_P0HI7Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI6Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI6Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI6Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI6Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI6Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI6Q_DESC_MODE_8814B) +#define BITS_P0HI6Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI6Q_DESC_MODE_8814B << BIT_SHIFT_P0HI6Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI6Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI6Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI6Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI6Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI6Q_DESC_MODE_8814B) +#define BIT_SET_P0HI6Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI6Q_DESC_MODE_8814B(x) | BIT_P0HI6Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI6Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI6Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI6Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI6Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI6Q_DESC_NUM_8814B) +#define BITS_P0HI6Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI6Q_DESC_NUM_8814B << BIT_SHIFT_P0HI6Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI6Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI6Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI6Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI6Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI6Q_DESC_NUM_8814B) +#define BIT_SET_P0HI6Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI6Q_DESC_NUM_8814B(x) | BIT_P0HI6Q_DESC_NUM_8814B(v)) + +/* 2 REG_BD_RWPTR_CLR1_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CLR_FWCMDQ_HW_IDX_8814B BIT(30) +#define BIT_CLR_P0HI7Q_HW_IDX_8814B BIT(29) +#define BIT_CLR_P0HI6Q_HW_IDX_8814B BIT(28) +#define BIT_CLR_P0HI5Q_HW_IDX_8814B BIT(27) +#define BIT_CLR_P0HI4Q_HW_IDX_8814B BIT(26) +#define BIT_CLR_P0HI3Q_HW_IDX_8814B BIT(25) +#define BIT_CLR_P0HI2Q_HW_IDX_8814B BIT(24) +#define BIT_CLR_P0HI1Q_HW_IDX_8814B BIT(23) +#define BIT_CLR_P0HI0Q_HW_IDX_8814B BIT(22) +#define BIT_CLR_ACH3_HW_IDX_8814B BIT(21) +#define BIT_CLR_ACH2_HW_IDX_8814B BIT(20) +#define BIT_CLR_ACH1_HW_IDX_8814B BIT(19) +#define BIT_CLR_ACH0_HW_IDX_8814B BIT(18) +#define BIT_CLR_P0MGQ_HW_IDX_8814B BIT(17) +#define BIT_CLR_P0RXQ_HW_IDX_8814B BIT(16) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CLR_PFWCMDQ_HOST_IDX_8814B BIT(14) +#define BIT_CLR_P0HI7Q_HOST_IDX_8814B BIT(13) +#define BIT_CLR_P0HI6Q_HOST_IDX_8814B BIT(12) +#define BIT_CLR_P0HI5Q_HOST_IDX_8814B BIT(11) +#define BIT_CLR_P0HI4Q_HOST_IDX_8814B BIT(10) +#define BIT_CLR_P0HI3Q_HOST_IDX_8814B BIT(9) +#define BIT_CLR_P0HI2Q_HOST_IDX_8814B BIT(8) +#define BIT_CLR_P0HI1Q_HOST_IDX_8814B BIT(7) +#define BIT_CLR_P0HI0Q_HOST_IDX_8814B BIT(6) +#define BIT_CLR_ACH3_HOST_IDX_8814B BIT(5) +#define BIT_CLR_ACH2_HOST_IDX_8814B BIT(4) +#define BIT_CLR_ACH1_HOST_IDX_8814B BIT(3) +#define BIT_CLR_ACH0_HOST_IDX_8814B BIT(2) +#define BIT_CLR_P0MGQ_HOST_IDX_8814B BIT(1) +#define BIT_CLR_P0RXQ_HOST_IDX_8814B BIT(0) + +/* 2 REG_TSFTIMER_HCI_8814B */ + +#define BIT_SHIFT_TSFT2_HCI_8814B 16 +#define BIT_MASK_TSFT2_HCI_8814B 0xffff +#define BIT_TSFT2_HCI_8814B(x) \ + (((x) & BIT_MASK_TSFT2_HCI_8814B) << BIT_SHIFT_TSFT2_HCI_8814B) +#define BITS_TSFT2_HCI_8814B \ + (BIT_MASK_TSFT2_HCI_8814B << BIT_SHIFT_TSFT2_HCI_8814B) +#define BIT_CLEAR_TSFT2_HCI_8814B(x) ((x) & (~BITS_TSFT2_HCI_8814B)) +#define BIT_GET_TSFT2_HCI_8814B(x) \ + (((x) >> BIT_SHIFT_TSFT2_HCI_8814B) & BIT_MASK_TSFT2_HCI_8814B) +#define BIT_SET_TSFT2_HCI_8814B(x, v) \ + (BIT_CLEAR_TSFT2_HCI_8814B(x) | BIT_TSFT2_HCI_8814B(v)) + +#define BIT_SHIFT_TSFT1_HCI_8814B 0 +#define BIT_MASK_TSFT1_HCI_8814B 0xffff +#define BIT_TSFT1_HCI_8814B(x) \ + (((x) & BIT_MASK_TSFT1_HCI_8814B) << BIT_SHIFT_TSFT1_HCI_8814B) +#define BITS_TSFT1_HCI_8814B \ + (BIT_MASK_TSFT1_HCI_8814B << BIT_SHIFT_TSFT1_HCI_8814B) +#define BIT_CLEAR_TSFT1_HCI_8814B(x) ((x) & (~BITS_TSFT1_HCI_8814B)) +#define BIT_GET_TSFT1_HCI_8814B(x) \ + (((x) >> BIT_SHIFT_TSFT1_HCI_8814B) & BIT_MASK_TSFT1_HCI_8814B) +#define BIT_SET_TSFT1_HCI_8814B(x, v) \ + (BIT_CLEAR_TSFT1_HCI_8814B(x) | BIT_TSFT1_HCI_8814B(v)) + +/* 2 REG_ACH0_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH0_HW_IDX_8814B 16 +#define BIT_MASK_ACH0_HW_IDX_8814B 0xfff +#define BIT_ACH0_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH0_HW_IDX_8814B) << BIT_SHIFT_ACH0_HW_IDX_8814B) +#define BITS_ACH0_HW_IDX_8814B \ + (BIT_MASK_ACH0_HW_IDX_8814B << BIT_SHIFT_ACH0_HW_IDX_8814B) +#define BIT_CLEAR_ACH0_HW_IDX_8814B(x) ((x) & (~BITS_ACH0_HW_IDX_8814B)) +#define BIT_GET_ACH0_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH0_HW_IDX_8814B) & BIT_MASK_ACH0_HW_IDX_8814B) +#define BIT_SET_ACH0_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH0_HW_IDX_8814B(x) | BIT_ACH0_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH0_HOST_IDX_8814B 0 +#define BIT_MASK_ACH0_HOST_IDX_8814B 0xfff +#define BIT_ACH0_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH0_HOST_IDX_8814B) << BIT_SHIFT_ACH0_HOST_IDX_8814B) +#define BITS_ACH0_HOST_IDX_8814B \ + (BIT_MASK_ACH0_HOST_IDX_8814B << BIT_SHIFT_ACH0_HOST_IDX_8814B) +#define BIT_CLEAR_ACH0_HOST_IDX_8814B(x) ((x) & (~BITS_ACH0_HOST_IDX_8814B)) +#define BIT_GET_ACH0_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH0_HOST_IDX_8814B) & BIT_MASK_ACH0_HOST_IDX_8814B) +#define BIT_SET_ACH0_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH0_HOST_IDX_8814B(x) | BIT_ACH0_HOST_IDX_8814B(v)) + +/* 2 REG_ACH1_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH1_HW_IDX_8814B 16 +#define BIT_MASK_ACH1_HW_IDX_8814B 0xfff +#define BIT_ACH1_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH1_HW_IDX_8814B) << BIT_SHIFT_ACH1_HW_IDX_8814B) +#define BITS_ACH1_HW_IDX_8814B \ + (BIT_MASK_ACH1_HW_IDX_8814B << BIT_SHIFT_ACH1_HW_IDX_8814B) +#define BIT_CLEAR_ACH1_HW_IDX_8814B(x) ((x) & (~BITS_ACH1_HW_IDX_8814B)) +#define BIT_GET_ACH1_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH1_HW_IDX_8814B) & BIT_MASK_ACH1_HW_IDX_8814B) +#define BIT_SET_ACH1_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH1_HW_IDX_8814B(x) | BIT_ACH1_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH1_HOST_IDX_8814B 0 +#define BIT_MASK_ACH1_HOST_IDX_8814B 0xfff +#define BIT_ACH1_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH1_HOST_IDX_8814B) << BIT_SHIFT_ACH1_HOST_IDX_8814B) +#define BITS_ACH1_HOST_IDX_8814B \ + (BIT_MASK_ACH1_HOST_IDX_8814B << BIT_SHIFT_ACH1_HOST_IDX_8814B) +#define BIT_CLEAR_ACH1_HOST_IDX_8814B(x) ((x) & (~BITS_ACH1_HOST_IDX_8814B)) +#define BIT_GET_ACH1_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH1_HOST_IDX_8814B) & BIT_MASK_ACH1_HOST_IDX_8814B) +#define BIT_SET_ACH1_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH1_HOST_IDX_8814B(x) | BIT_ACH1_HOST_IDX_8814B(v)) + +/* 2 REG_ACH2_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH2_HW_IDX_8814B 16 +#define BIT_MASK_ACH2_HW_IDX_8814B 0xfff +#define BIT_ACH2_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH2_HW_IDX_8814B) << BIT_SHIFT_ACH2_HW_IDX_8814B) +#define BITS_ACH2_HW_IDX_8814B \ + (BIT_MASK_ACH2_HW_IDX_8814B << BIT_SHIFT_ACH2_HW_IDX_8814B) +#define BIT_CLEAR_ACH2_HW_IDX_8814B(x) ((x) & (~BITS_ACH2_HW_IDX_8814B)) +#define BIT_GET_ACH2_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH2_HW_IDX_8814B) & BIT_MASK_ACH2_HW_IDX_8814B) +#define BIT_SET_ACH2_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH2_HW_IDX_8814B(x) | BIT_ACH2_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH2_HOST_IDX_8814B 0 +#define BIT_MASK_ACH2_HOST_IDX_8814B 0xfff +#define BIT_ACH2_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH2_HOST_IDX_8814B) << BIT_SHIFT_ACH2_HOST_IDX_8814B) +#define BITS_ACH2_HOST_IDX_8814B \ + (BIT_MASK_ACH2_HOST_IDX_8814B << BIT_SHIFT_ACH2_HOST_IDX_8814B) +#define BIT_CLEAR_ACH2_HOST_IDX_8814B(x) ((x) & (~BITS_ACH2_HOST_IDX_8814B)) +#define BIT_GET_ACH2_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH2_HOST_IDX_8814B) & BIT_MASK_ACH2_HOST_IDX_8814B) +#define BIT_SET_ACH2_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH2_HOST_IDX_8814B(x) | BIT_ACH2_HOST_IDX_8814B(v)) + +/* 2 REG_ACH3_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH3_HW_IDX_8814B 16 +#define BIT_MASK_ACH3_HW_IDX_8814B 0xfff +#define BIT_ACH3_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH3_HW_IDX_8814B) << BIT_SHIFT_ACH3_HW_IDX_8814B) +#define BITS_ACH3_HW_IDX_8814B \ + (BIT_MASK_ACH3_HW_IDX_8814B << BIT_SHIFT_ACH3_HW_IDX_8814B) +#define BIT_CLEAR_ACH3_HW_IDX_8814B(x) ((x) & (~BITS_ACH3_HW_IDX_8814B)) +#define BIT_GET_ACH3_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH3_HW_IDX_8814B) & BIT_MASK_ACH3_HW_IDX_8814B) +#define BIT_SET_ACH3_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH3_HW_IDX_8814B(x) | BIT_ACH3_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH3_HOST_IDX_8814B 0 +#define BIT_MASK_ACH3_HOST_IDX_8814B 0xfff +#define BIT_ACH3_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH3_HOST_IDX_8814B) << BIT_SHIFT_ACH3_HOST_IDX_8814B) +#define BITS_ACH3_HOST_IDX_8814B \ + (BIT_MASK_ACH3_HOST_IDX_8814B << BIT_SHIFT_ACH3_HOST_IDX_8814B) +#define BIT_CLEAR_ACH3_HOST_IDX_8814B(x) ((x) & (~BITS_ACH3_HOST_IDX_8814B)) +#define BIT_GET_ACH3_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH3_HOST_IDX_8814B) & BIT_MASK_ACH3_HOST_IDX_8814B) +#define BIT_SET_ACH3_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH3_HOST_IDX_8814B(x) | BIT_ACH3_HOST_IDX_8814B(v)) + +/* 2 REG_P0MGQ_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0MGQ_HW_IDX_8814B 16 +#define BIT_MASK_P0MGQ_HW_IDX_8814B 0xfff +#define BIT_P0MGQ_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0MGQ_HW_IDX_8814B) << BIT_SHIFT_P0MGQ_HW_IDX_8814B) +#define BITS_P0MGQ_HW_IDX_8814B \ + (BIT_MASK_P0MGQ_HW_IDX_8814B << BIT_SHIFT_P0MGQ_HW_IDX_8814B) +#define BIT_CLEAR_P0MGQ_HW_IDX_8814B(x) ((x) & (~BITS_P0MGQ_HW_IDX_8814B)) +#define BIT_GET_P0MGQ_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0MGQ_HW_IDX_8814B) & BIT_MASK_P0MGQ_HW_IDX_8814B) +#define BIT_SET_P0MGQ_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0MGQ_HW_IDX_8814B(x) | BIT_P0MGQ_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0MGQ_HOST_IDX_8814B 0 +#define BIT_MASK_P0MGQ_HOST_IDX_8814B 0xfff +#define BIT_P0MGQ_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0MGQ_HOST_IDX_8814B) \ + << BIT_SHIFT_P0MGQ_HOST_IDX_8814B) +#define BITS_P0MGQ_HOST_IDX_8814B \ + (BIT_MASK_P0MGQ_HOST_IDX_8814B << BIT_SHIFT_P0MGQ_HOST_IDX_8814B) +#define BIT_CLEAR_P0MGQ_HOST_IDX_8814B(x) ((x) & (~BITS_P0MGQ_HOST_IDX_8814B)) +#define BIT_GET_P0MGQ_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0MGQ_HOST_IDX_8814B) & \ + BIT_MASK_P0MGQ_HOST_IDX_8814B) +#define BIT_SET_P0MGQ_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0MGQ_HOST_IDX_8814B(x) | BIT_P0MGQ_HOST_IDX_8814B(v)) + +/* 2 REG_P0RXQ_RXBD_IDX_8814B */ + +#define BIT_SHIFT_P0RXQ_HW_IDX_8814B 16 +#define BIT_MASK_P0RXQ_HW_IDX_8814B 0xfff +#define BIT_P0RXQ_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0RXQ_HW_IDX_8814B) << BIT_SHIFT_P0RXQ_HW_IDX_8814B) +#define BITS_P0RXQ_HW_IDX_8814B \ + (BIT_MASK_P0RXQ_HW_IDX_8814B << BIT_SHIFT_P0RXQ_HW_IDX_8814B) +#define BIT_CLEAR_P0RXQ_HW_IDX_8814B(x) ((x) & (~BITS_P0RXQ_HW_IDX_8814B)) +#define BIT_GET_P0RXQ_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0RXQ_HW_IDX_8814B) & BIT_MASK_P0RXQ_HW_IDX_8814B) +#define BIT_SET_P0RXQ_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0RXQ_HW_IDX_8814B(x) | BIT_P0RXQ_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0RXQ_HOST_IDX_8814B 0 +#define BIT_MASK_P0RXQ_HOST_IDX_8814B 0xfff +#define BIT_P0RXQ_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0RXQ_HOST_IDX_8814B) \ + << BIT_SHIFT_P0RXQ_HOST_IDX_8814B) +#define BITS_P0RXQ_HOST_IDX_8814B \ + (BIT_MASK_P0RXQ_HOST_IDX_8814B << BIT_SHIFT_P0RXQ_HOST_IDX_8814B) +#define BIT_CLEAR_P0RXQ_HOST_IDX_8814B(x) ((x) & (~BITS_P0RXQ_HOST_IDX_8814B)) +#define BIT_GET_P0RXQ_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0RXQ_HOST_IDX_8814B) & \ + BIT_MASK_P0RXQ_HOST_IDX_8814B) +#define BIT_SET_P0RXQ_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0RXQ_HOST_IDX_8814B(x) | BIT_P0RXQ_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI0Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI0Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI0Q_HW_IDX_8814B 0xfff +#define BIT_P0HI0Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI0Q_HW_IDX_8814B) << BIT_SHIFT_P0HI0Q_HW_IDX_8814B) +#define BITS_P0HI0Q_HW_IDX_8814B \ + (BIT_MASK_P0HI0Q_HW_IDX_8814B << BIT_SHIFT_P0HI0Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI0Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI0Q_HW_IDX_8814B)) +#define BIT_GET_P0HI0Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI0Q_HW_IDX_8814B) & BIT_MASK_P0HI0Q_HW_IDX_8814B) +#define BIT_SET_P0HI0Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI0Q_HW_IDX_8814B(x) | BIT_P0HI0Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI0Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI0Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI0Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI0Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI0Q_HOST_IDX_8814B) +#define BITS_P0HI0Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI0Q_HOST_IDX_8814B << BIT_SHIFT_P0HI0Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI0Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI0Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI0Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI0Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI0Q_HOST_IDX_8814B) +#define BIT_SET_P0HI0Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI0Q_HOST_IDX_8814B(x) | BIT_P0HI0Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI1Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI1Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI1Q_HW_IDX_8814B 0xfff +#define BIT_P0HI1Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI1Q_HW_IDX_8814B) << BIT_SHIFT_P0HI1Q_HW_IDX_8814B) +#define BITS_P0HI1Q_HW_IDX_8814B \ + (BIT_MASK_P0HI1Q_HW_IDX_8814B << BIT_SHIFT_P0HI1Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI1Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI1Q_HW_IDX_8814B)) +#define BIT_GET_P0HI1Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI1Q_HW_IDX_8814B) & BIT_MASK_P0HI1Q_HW_IDX_8814B) +#define BIT_SET_P0HI1Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI1Q_HW_IDX_8814B(x) | BIT_P0HI1Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI1Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI1Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI1Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI1Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI1Q_HOST_IDX_8814B) +#define BITS_P0HI1Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI1Q_HOST_IDX_8814B << BIT_SHIFT_P0HI1Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI1Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI1Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI1Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI1Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI1Q_HOST_IDX_8814B) +#define BIT_SET_P0HI1Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI1Q_HOST_IDX_8814B(x) | BIT_P0HI1Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI2Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI2Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI2Q_HW_IDX_8814B 0xfff +#define BIT_P0HI2Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI2Q_HW_IDX_8814B) << BIT_SHIFT_P0HI2Q_HW_IDX_8814B) +#define BITS_P0HI2Q_HW_IDX_8814B \ + (BIT_MASK_P0HI2Q_HW_IDX_8814B << BIT_SHIFT_P0HI2Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI2Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI2Q_HW_IDX_8814B)) +#define BIT_GET_P0HI2Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI2Q_HW_IDX_8814B) & BIT_MASK_P0HI2Q_HW_IDX_8814B) +#define BIT_SET_P0HI2Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI2Q_HW_IDX_8814B(x) | BIT_P0HI2Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI2Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI2Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI2Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI2Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI2Q_HOST_IDX_8814B) +#define BITS_P0HI2Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI2Q_HOST_IDX_8814B << BIT_SHIFT_P0HI2Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI2Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI2Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI2Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI2Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI2Q_HOST_IDX_8814B) +#define BIT_SET_P0HI2Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI2Q_HOST_IDX_8814B(x) | BIT_P0HI2Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI3Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI3Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI3Q_HW_IDX_8814B 0xfff +#define BIT_P0HI3Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI3Q_HW_IDX_8814B) << BIT_SHIFT_P0HI3Q_HW_IDX_8814B) +#define BITS_P0HI3Q_HW_IDX_8814B \ + (BIT_MASK_P0HI3Q_HW_IDX_8814B << BIT_SHIFT_P0HI3Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI3Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI3Q_HW_IDX_8814B)) +#define BIT_GET_P0HI3Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI3Q_HW_IDX_8814B) & BIT_MASK_P0HI3Q_HW_IDX_8814B) +#define BIT_SET_P0HI3Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI3Q_HW_IDX_8814B(x) | BIT_P0HI3Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI3Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI3Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI3Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI3Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI3Q_HOST_IDX_8814B) +#define BITS_P0HI3Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI3Q_HOST_IDX_8814B << BIT_SHIFT_P0HI3Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI3Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI3Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI3Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI3Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI3Q_HOST_IDX_8814B) +#define BIT_SET_P0HI3Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI3Q_HOST_IDX_8814B(x) | BIT_P0HI3Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI4Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI4Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI4Q_HW_IDX_8814B 0xfff +#define BIT_P0HI4Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI4Q_HW_IDX_8814B) << BIT_SHIFT_P0HI4Q_HW_IDX_8814B) +#define BITS_P0HI4Q_HW_IDX_8814B \ + (BIT_MASK_P0HI4Q_HW_IDX_8814B << BIT_SHIFT_P0HI4Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI4Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI4Q_HW_IDX_8814B)) +#define BIT_GET_P0HI4Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI4Q_HW_IDX_8814B) & BIT_MASK_P0HI4Q_HW_IDX_8814B) +#define BIT_SET_P0HI4Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI4Q_HW_IDX_8814B(x) | BIT_P0HI4Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI4Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI4Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI4Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI4Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI4Q_HOST_IDX_8814B) +#define BITS_P0HI4Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI4Q_HOST_IDX_8814B << BIT_SHIFT_P0HI4Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI4Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI4Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI4Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI4Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI4Q_HOST_IDX_8814B) +#define BIT_SET_P0HI4Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI4Q_HOST_IDX_8814B(x) | BIT_P0HI4Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI5Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI5Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI5Q_HW_IDX_8814B 0xfff +#define BIT_P0HI5Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI5Q_HW_IDX_8814B) << BIT_SHIFT_P0HI5Q_HW_IDX_8814B) +#define BITS_P0HI5Q_HW_IDX_8814B \ + (BIT_MASK_P0HI5Q_HW_IDX_8814B << BIT_SHIFT_P0HI5Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI5Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI5Q_HW_IDX_8814B)) +#define BIT_GET_P0HI5Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI5Q_HW_IDX_8814B) & BIT_MASK_P0HI5Q_HW_IDX_8814B) +#define BIT_SET_P0HI5Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI5Q_HW_IDX_8814B(x) | BIT_P0HI5Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI5Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI5Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI5Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI5Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI5Q_HOST_IDX_8814B) +#define BITS_P0HI5Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI5Q_HOST_IDX_8814B << BIT_SHIFT_P0HI5Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI5Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI5Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI5Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI5Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI5Q_HOST_IDX_8814B) +#define BIT_SET_P0HI5Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI5Q_HOST_IDX_8814B(x) | BIT_P0HI5Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI6Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI6Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI6Q_HW_IDX_8814B 0xfff +#define BIT_P0HI6Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI6Q_HW_IDX_8814B) << BIT_SHIFT_P0HI6Q_HW_IDX_8814B) +#define BITS_P0HI6Q_HW_IDX_8814B \ + (BIT_MASK_P0HI6Q_HW_IDX_8814B << BIT_SHIFT_P0HI6Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI6Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI6Q_HW_IDX_8814B)) +#define BIT_GET_P0HI6Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI6Q_HW_IDX_8814B) & BIT_MASK_P0HI6Q_HW_IDX_8814B) +#define BIT_SET_P0HI6Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI6Q_HW_IDX_8814B(x) | BIT_P0HI6Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI6Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI6Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI6Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI6Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI6Q_HOST_IDX_8814B) +#define BITS_P0HI6Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI6Q_HOST_IDX_8814B << BIT_SHIFT_P0HI6Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI6Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI6Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI6Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI6Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI6Q_HOST_IDX_8814B) +#define BIT_SET_P0HI6Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI6Q_HOST_IDX_8814B(x) | BIT_P0HI6Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI7Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI7Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI7Q_HW_IDX_8814B 0xfff +#define BIT_P0HI7Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI7Q_HW_IDX_8814B) << BIT_SHIFT_P0HI7Q_HW_IDX_8814B) +#define BITS_P0HI7Q_HW_IDX_8814B \ + (BIT_MASK_P0HI7Q_HW_IDX_8814B << BIT_SHIFT_P0HI7Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI7Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI7Q_HW_IDX_8814B)) +#define BIT_GET_P0HI7Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI7Q_HW_IDX_8814B) & BIT_MASK_P0HI7Q_HW_IDX_8814B) +#define BIT_SET_P0HI7Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI7Q_HW_IDX_8814B(x) | BIT_P0HI7Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI7Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI7Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI7Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI7Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI7Q_HOST_IDX_8814B) +#define BITS_P0HI7Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI7Q_HOST_IDX_8814B << BIT_SHIFT_P0HI7Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI7Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI7Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI7Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI7Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI7Q_HOST_IDX_8814B) +#define BIT_SET_P0HI7Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI7Q_HOST_IDX_8814B(x) | BIT_P0HI7Q_HOST_IDX_8814B(v)) + +/* 2 REG_DBGSEL_PCIE_HRPWM1_HCPWM1_V1_8814B */ +#define BIT_DIS_TXDMA_PRE_V1_8814B BIT(31) +#define BIT_DIS_RXDMA_PRE_V1_8814B BIT(30) + +#define BIT_SHIFT_HPS_CLKR_PCIE_V1_8814B 28 +#define BIT_MASK_HPS_CLKR_PCIE_V1_8814B 0x3 +#define BIT_HPS_CLKR_PCIE_V1_8814B(x) \ + (((x) & BIT_MASK_HPS_CLKR_PCIE_V1_8814B) \ + << BIT_SHIFT_HPS_CLKR_PCIE_V1_8814B) +#define BITS_HPS_CLKR_PCIE_V1_8814B \ + (BIT_MASK_HPS_CLKR_PCIE_V1_8814B << BIT_SHIFT_HPS_CLKR_PCIE_V1_8814B) +#define BIT_CLEAR_HPS_CLKR_PCIE_V1_8814B(x) \ + ((x) & (~BITS_HPS_CLKR_PCIE_V1_8814B)) +#define BIT_GET_HPS_CLKR_PCIE_V1_8814B(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_PCIE_V1_8814B) & \ + BIT_MASK_HPS_CLKR_PCIE_V1_8814B) +#define BIT_SET_HPS_CLKR_PCIE_V1_8814B(x, v) \ + (BIT_CLEAR_HPS_CLKR_PCIE_V1_8814B(x) | BIT_HPS_CLKR_PCIE_V1_8814B(v)) + +#define BIT_PCIE_INT_V1_8814B BIT(27) +#define BIT_TXFLAG_EXIT_L1_EN_V1_8814B BIT(26) +#define BIT_EN_RXDMA_ALIGN_V2_8814B BIT(25) +#define BIT_EN_TXDMA_ALIGN_V2_8814B BIT(24) + +#define BIT_SHIFT_PCIE_HCPWM_V1_8814B 16 +#define BIT_MASK_PCIE_HCPWM_V1_8814B 0xff +#define BIT_PCIE_HCPWM_V1_8814B(x) \ + (((x) & BIT_MASK_PCIE_HCPWM_V1_8814B) << BIT_SHIFT_PCIE_HCPWM_V1_8814B) +#define BITS_PCIE_HCPWM_V1_8814B \ + (BIT_MASK_PCIE_HCPWM_V1_8814B << BIT_SHIFT_PCIE_HCPWM_V1_8814B) +#define BIT_CLEAR_PCIE_HCPWM_V1_8814B(x) ((x) & (~BITS_PCIE_HCPWM_V1_8814B)) +#define BIT_GET_PCIE_HCPWM_V1_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM_V1_8814B) & BIT_MASK_PCIE_HCPWM_V1_8814B) +#define BIT_SET_PCIE_HCPWM_V1_8814B(x, v) \ + (BIT_CLEAR_PCIE_HCPWM_V1_8814B(x) | BIT_PCIE_HCPWM_V1_8814B(v)) + +#define BIT_SHIFT_PCIE_HRPWM_V1_8814B 8 +#define BIT_MASK_PCIE_HRPWM_V1_8814B 0xff +#define BIT_PCIE_HRPWM_V1_8814B(x) \ + (((x) & BIT_MASK_PCIE_HRPWM_V1_8814B) << BIT_SHIFT_PCIE_HRPWM_V1_8814B) +#define BITS_PCIE_HRPWM_V1_8814B \ + (BIT_MASK_PCIE_HRPWM_V1_8814B << BIT_SHIFT_PCIE_HRPWM_V1_8814B) +#define BIT_CLEAR_PCIE_HRPWM_V1_8814B(x) ((x) & (~BITS_PCIE_HRPWM_V1_8814B)) +#define BIT_GET_PCIE_HRPWM_V1_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM_V1_8814B) & BIT_MASK_PCIE_HRPWM_V1_8814B) +#define BIT_SET_PCIE_HRPWM_V1_8814B(x, v) \ + (BIT_CLEAR_PCIE_HRPWM_V1_8814B(x) | BIT_PCIE_HRPWM_V1_8814B(v)) + +#define BIT_SHIFT_DBG_SEL_8814B 0 +#define BIT_MASK_DBG_SEL_8814B 0xff +#define BIT_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_DBG_SEL_8814B) << BIT_SHIFT_DBG_SEL_8814B) +#define BITS_DBG_SEL_8814B (BIT_MASK_DBG_SEL_8814B << BIT_SHIFT_DBG_SEL_8814B) +#define BIT_CLEAR_DBG_SEL_8814B(x) ((x) & (~BITS_DBG_SEL_8814B)) +#define BIT_GET_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_8814B) & BIT_MASK_DBG_SEL_8814B) +#define BIT_SET_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_DBG_SEL_8814B(x) | BIT_DBG_SEL_8814B(v)) + +/* 2 REG_PCIE_HRPWM2_HCPWM2_V1_8814B */ + +#define BIT_SHIFT_PCIE_HCPWM2_V1_8814B 16 +#define BIT_MASK_PCIE_HCPWM2_V1_8814B 0xffff +#define BIT_PCIE_HCPWM2_V1_8814B(x) \ + (((x) & BIT_MASK_PCIE_HCPWM2_V1_8814B) \ + << BIT_SHIFT_PCIE_HCPWM2_V1_8814B) +#define BITS_PCIE_HCPWM2_V1_8814B \ + (BIT_MASK_PCIE_HCPWM2_V1_8814B << BIT_SHIFT_PCIE_HCPWM2_V1_8814B) +#define BIT_CLEAR_PCIE_HCPWM2_V1_8814B(x) ((x) & (~BITS_PCIE_HCPWM2_V1_8814B)) +#define BIT_GET_PCIE_HCPWM2_V1_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM2_V1_8814B) & \ + BIT_MASK_PCIE_HCPWM2_V1_8814B) +#define BIT_SET_PCIE_HCPWM2_V1_8814B(x, v) \ + (BIT_CLEAR_PCIE_HCPWM2_V1_8814B(x) | BIT_PCIE_HCPWM2_V1_8814B(v)) + +#define BIT_SHIFT_PCIE_HRPWM2_8814B 0 +#define BIT_MASK_PCIE_HRPWM2_8814B 0xffff +#define BIT_PCIE_HRPWM2_8814B(x) \ + (((x) & BIT_MASK_PCIE_HRPWM2_8814B) << BIT_SHIFT_PCIE_HRPWM2_8814B) +#define BITS_PCIE_HRPWM2_8814B \ + (BIT_MASK_PCIE_HRPWM2_8814B << BIT_SHIFT_PCIE_HRPWM2_8814B) +#define BIT_CLEAR_PCIE_HRPWM2_8814B(x) ((x) & (~BITS_PCIE_HRPWM2_8814B)) +#define BIT_GET_PCIE_HRPWM2_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM2_8814B) & BIT_MASK_PCIE_HRPWM2_8814B) +#define BIT_SET_PCIE_HRPWM2_8814B(x, v) \ + (BIT_CLEAR_PCIE_HRPWM2_8814B(x) | BIT_PCIE_HRPWM2_8814B(v)) + +/* 2 REG_PCIE_H2C_MSG_V1_8814B */ + +#define BIT_SHIFT_DRV2FW_INFO_8814B 0 +#define BIT_MASK_DRV2FW_INFO_8814B 0xffffffffL +#define BIT_DRV2FW_INFO_8814B(x) \ + (((x) & BIT_MASK_DRV2FW_INFO_8814B) << BIT_SHIFT_DRV2FW_INFO_8814B) +#define BITS_DRV2FW_INFO_8814B \ + (BIT_MASK_DRV2FW_INFO_8814B << BIT_SHIFT_DRV2FW_INFO_8814B) +#define BIT_CLEAR_DRV2FW_INFO_8814B(x) ((x) & (~BITS_DRV2FW_INFO_8814B)) +#define BIT_GET_DRV2FW_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_DRV2FW_INFO_8814B) & BIT_MASK_DRV2FW_INFO_8814B) +#define BIT_SET_DRV2FW_INFO_8814B(x, v) \ + (BIT_CLEAR_DRV2FW_INFO_8814B(x) | BIT_DRV2FW_INFO_8814B(v)) + +/* 2 REG_PCIE_C2H_MSG_V1_8814B */ + +#define BIT_SHIFT_HCI_PCIE_C2H_MSG_8814B 0 +#define BIT_MASK_HCI_PCIE_C2H_MSG_8814B 0xffffffffL +#define BIT_HCI_PCIE_C2H_MSG_8814B(x) \ + (((x) & BIT_MASK_HCI_PCIE_C2H_MSG_8814B) \ + << BIT_SHIFT_HCI_PCIE_C2H_MSG_8814B) +#define BITS_HCI_PCIE_C2H_MSG_8814B \ + (BIT_MASK_HCI_PCIE_C2H_MSG_8814B << BIT_SHIFT_HCI_PCIE_C2H_MSG_8814B) +#define BIT_CLEAR_HCI_PCIE_C2H_MSG_8814B(x) \ + ((x) & (~BITS_HCI_PCIE_C2H_MSG_8814B)) +#define BIT_GET_HCI_PCIE_C2H_MSG_8814B(x) \ + (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG_8814B) & \ + BIT_MASK_HCI_PCIE_C2H_MSG_8814B) +#define BIT_SET_HCI_PCIE_C2H_MSG_8814B(x, v) \ + (BIT_CLEAR_HCI_PCIE_C2H_MSG_8814B(x) | BIT_HCI_PCIE_C2H_MSG_8814B(v)) + +/* 2 REG_DBI_WDATA_V1_8814B */ + +#define BIT_SHIFT_DBI_WDATA_8814B 0 +#define BIT_MASK_DBI_WDATA_8814B 0xffffffffL +#define BIT_DBI_WDATA_8814B(x) \ + (((x) & BIT_MASK_DBI_WDATA_8814B) << BIT_SHIFT_DBI_WDATA_8814B) +#define BITS_DBI_WDATA_8814B \ + (BIT_MASK_DBI_WDATA_8814B << BIT_SHIFT_DBI_WDATA_8814B) +#define BIT_CLEAR_DBI_WDATA_8814B(x) ((x) & (~BITS_DBI_WDATA_8814B)) +#define BIT_GET_DBI_WDATA_8814B(x) \ + (((x) >> BIT_SHIFT_DBI_WDATA_8814B) & BIT_MASK_DBI_WDATA_8814B) +#define BIT_SET_DBI_WDATA_8814B(x, v) \ + (BIT_CLEAR_DBI_WDATA_8814B(x) | BIT_DBI_WDATA_8814B(v)) + +/* 2 REG_DBI_RDATA_V1_8814B */ + +#define BIT_SHIFT_DBI_RDATA_8814B 0 +#define BIT_MASK_DBI_RDATA_8814B 0xffffffffL +#define BIT_DBI_RDATA_8814B(x) \ + (((x) & BIT_MASK_DBI_RDATA_8814B) << BIT_SHIFT_DBI_RDATA_8814B) +#define BITS_DBI_RDATA_8814B \ + (BIT_MASK_DBI_RDATA_8814B << BIT_SHIFT_DBI_RDATA_8814B) +#define BIT_CLEAR_DBI_RDATA_8814B(x) ((x) & (~BITS_DBI_RDATA_8814B)) +#define BIT_GET_DBI_RDATA_8814B(x) \ + (((x) >> BIT_SHIFT_DBI_RDATA_8814B) & BIT_MASK_DBI_RDATA_8814B) +#define BIT_SET_DBI_RDATA_8814B(x, v) \ + (BIT_CLEAR_DBI_RDATA_8814B(x) | BIT_DBI_RDATA_8814B(v)) + +/* 2 REG_DBI_FLAG_V1_8814B */ + +#define BIT_SHIFT_LOOPBACK_DBG_SEL_8814B 28 +#define BIT_MASK_LOOPBACK_DBG_SEL_8814B 0xf +#define BIT_LOOPBACK_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_LOOPBACK_DBG_SEL_8814B) \ + << BIT_SHIFT_LOOPBACK_DBG_SEL_8814B) +#define BITS_LOOPBACK_DBG_SEL_8814B \ + (BIT_MASK_LOOPBACK_DBG_SEL_8814B << BIT_SHIFT_LOOPBACK_DBG_SEL_8814B) +#define BIT_CLEAR_LOOPBACK_DBG_SEL_8814B(x) \ + ((x) & (~BITS_LOOPBACK_DBG_SEL_8814B)) +#define BIT_GET_LOOPBACK_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_LOOPBACK_DBG_SEL_8814B) & \ + BIT_MASK_LOOPBACK_DBG_SEL_8814B) +#define BIT_SET_LOOPBACK_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_LOOPBACK_DBG_SEL_8814B(x) | BIT_LOOPBACK_DBG_SEL_8814B(v)) + +#define BIT_EN_STUCK_DBG_8814B BIT(26) +#define BIT_RX_STUCK_8814B BIT(25) +#define BIT_TX_STUCK_8814B BIT(24) +#define BIT_DBI_RFLAG_8814B BIT(17) +#define BIT_DBI_WFLAG_8814B BIT(16) + +#define BIT_SHIFT_DBI_WREN_8814B 12 +#define BIT_MASK_DBI_WREN_8814B 0xf +#define BIT_DBI_WREN_8814B(x) \ + (((x) & BIT_MASK_DBI_WREN_8814B) << BIT_SHIFT_DBI_WREN_8814B) +#define BITS_DBI_WREN_8814B \ + (BIT_MASK_DBI_WREN_8814B << BIT_SHIFT_DBI_WREN_8814B) +#define BIT_CLEAR_DBI_WREN_8814B(x) ((x) & (~BITS_DBI_WREN_8814B)) +#define BIT_GET_DBI_WREN_8814B(x) \ + (((x) >> BIT_SHIFT_DBI_WREN_8814B) & BIT_MASK_DBI_WREN_8814B) +#define BIT_SET_DBI_WREN_8814B(x, v) \ + (BIT_CLEAR_DBI_WREN_8814B(x) | BIT_DBI_WREN_8814B(v)) + +#define BIT_SHIFT_DBI_ADDR_8814B 0 +#define BIT_MASK_DBI_ADDR_8814B 0xfff +#define BIT_DBI_ADDR_8814B(x) \ + (((x) & BIT_MASK_DBI_ADDR_8814B) << BIT_SHIFT_DBI_ADDR_8814B) +#define BITS_DBI_ADDR_8814B \ + (BIT_MASK_DBI_ADDR_8814B << BIT_SHIFT_DBI_ADDR_8814B) +#define BIT_CLEAR_DBI_ADDR_8814B(x) ((x) & (~BITS_DBI_ADDR_8814B)) +#define BIT_GET_DBI_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_DBI_ADDR_8814B) & BIT_MASK_DBI_ADDR_8814B) +#define BIT_SET_DBI_ADDR_8814B(x, v) \ + (BIT_CLEAR_DBI_ADDR_8814B(x) | BIT_DBI_ADDR_8814B(v)) + +/* 2 REG_MDIO_V1_8814B */ + +#define BIT_SHIFT_MDIO_RDATA_8814B 16 +#define BIT_MASK_MDIO_RDATA_8814B 0xffff +#define BIT_MDIO_RDATA_8814B(x) \ + (((x) & BIT_MASK_MDIO_RDATA_8814B) << BIT_SHIFT_MDIO_RDATA_8814B) +#define BITS_MDIO_RDATA_8814B \ + (BIT_MASK_MDIO_RDATA_8814B << BIT_SHIFT_MDIO_RDATA_8814B) +#define BIT_CLEAR_MDIO_RDATA_8814B(x) ((x) & (~BITS_MDIO_RDATA_8814B)) +#define BIT_GET_MDIO_RDATA_8814B(x) \ + (((x) >> BIT_SHIFT_MDIO_RDATA_8814B) & BIT_MASK_MDIO_RDATA_8814B) +#define BIT_SET_MDIO_RDATA_8814B(x, v) \ + (BIT_CLEAR_MDIO_RDATA_8814B(x) | BIT_MDIO_RDATA_8814B(v)) + +#define BIT_SHIFT_MDIO_WDATA_8814B 0 +#define BIT_MASK_MDIO_WDATA_8814B 0xffff +#define BIT_MDIO_WDATA_8814B(x) \ + (((x) & BIT_MASK_MDIO_WDATA_8814B) << BIT_SHIFT_MDIO_WDATA_8814B) +#define BITS_MDIO_WDATA_8814B \ + (BIT_MASK_MDIO_WDATA_8814B << BIT_SHIFT_MDIO_WDATA_8814B) +#define BIT_CLEAR_MDIO_WDATA_8814B(x) ((x) & (~BITS_MDIO_WDATA_8814B)) +#define BIT_GET_MDIO_WDATA_8814B(x) \ + (((x) >> BIT_SHIFT_MDIO_WDATA_8814B) & BIT_MASK_MDIO_WDATA_8814B) +#define BIT_SET_MDIO_WDATA_8814B(x, v) \ + (BIT_CLEAR_MDIO_WDATA_8814B(x) | BIT_MDIO_WDATA_8814B(v)) + +/* 2 REG_PCIE_MIX_CFG_8814B */ + +#define BIT_SHIFT_MDIO_PHY_ADDR_8814B 24 +#define BIT_MASK_MDIO_PHY_ADDR_8814B 0x1f +#define BIT_MDIO_PHY_ADDR_8814B(x) \ + (((x) & BIT_MASK_MDIO_PHY_ADDR_8814B) << BIT_SHIFT_MDIO_PHY_ADDR_8814B) +#define BITS_MDIO_PHY_ADDR_8814B \ + (BIT_MASK_MDIO_PHY_ADDR_8814B << BIT_SHIFT_MDIO_PHY_ADDR_8814B) +#define BIT_CLEAR_MDIO_PHY_ADDR_8814B(x) ((x) & (~BITS_MDIO_PHY_ADDR_8814B)) +#define BIT_GET_MDIO_PHY_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_MDIO_PHY_ADDR_8814B) & BIT_MASK_MDIO_PHY_ADDR_8814B) +#define BIT_SET_MDIO_PHY_ADDR_8814B(x, v) \ + (BIT_CLEAR_MDIO_PHY_ADDR_8814B(x) | BIT_MDIO_PHY_ADDR_8814B(v)) + +#define BIT_SHIFT_WATCH_DOG_RECORD_V1_8814B 10 +#define BIT_MASK_WATCH_DOG_RECORD_V1_8814B 0x3fff +#define BIT_WATCH_DOG_RECORD_V1_8814B(x) \ + (((x) & BIT_MASK_WATCH_DOG_RECORD_V1_8814B) \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8814B) +#define BITS_WATCH_DOG_RECORD_V1_8814B \ + (BIT_MASK_WATCH_DOG_RECORD_V1_8814B \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8814B) +#define BIT_CLEAR_WATCH_DOG_RECORD_V1_8814B(x) \ + ((x) & (~BITS_WATCH_DOG_RECORD_V1_8814B)) +#define BIT_GET_WATCH_DOG_RECORD_V1_8814B(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1_8814B) & \ + BIT_MASK_WATCH_DOG_RECORD_V1_8814B) +#define BIT_SET_WATCH_DOG_RECORD_V1_8814B(x, v) \ + (BIT_CLEAR_WATCH_DOG_RECORD_V1_8814B(x) | \ + BIT_WATCH_DOG_RECORD_V1_8814B(v)) + +#define BIT_R_IO_TIMEOUT_FLAG_V1_8814B BIT(9) +#define BIT_EN_WATCH_DOG_8814B BIT(8) +#define BIT_ECRC_EN_8814B BIT(7) +#define BIT_MDIO_RFLAG_8814B BIT(6) +#define BIT_MDIO_WFLAG_8814B BIT(5) + +#define BIT_SHIFT_MDIO_REG_ADDR_8814B 0 +#define BIT_MASK_MDIO_REG_ADDR_8814B 0x1f +#define BIT_MDIO_REG_ADDR_8814B(x) \ + (((x) & BIT_MASK_MDIO_REG_ADDR_8814B) << BIT_SHIFT_MDIO_REG_ADDR_8814B) +#define BITS_MDIO_REG_ADDR_8814B \ + (BIT_MASK_MDIO_REG_ADDR_8814B << BIT_SHIFT_MDIO_REG_ADDR_8814B) +#define BIT_CLEAR_MDIO_REG_ADDR_8814B(x) ((x) & (~BITS_MDIO_REG_ADDR_8814B)) +#define BIT_GET_MDIO_REG_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_MDIO_REG_ADDR_8814B) & BIT_MASK_MDIO_REG_ADDR_8814B) +#define BIT_SET_MDIO_REG_ADDR_8814B(x, v) \ + (BIT_CLEAR_MDIO_REG_ADDR_8814B(x) | BIT_MDIO_REG_ADDR_8814B(v)) + +/* 2 REG_HCI_MIX_CFG_8814B */ +#define BIT_EN_ALIGN_MTU_8814B BIT(23) + +#define BIT_SHIFT_LATENCY_CONTROL_8814B 21 +#define BIT_MASK_LATENCY_CONTROL_8814B 0x3 +#define BIT_LATENCY_CONTROL_8814B(x) \ + (((x) & BIT_MASK_LATENCY_CONTROL_8814B) \ + << BIT_SHIFT_LATENCY_CONTROL_8814B) +#define BITS_LATENCY_CONTROL_8814B \ + (BIT_MASK_LATENCY_CONTROL_8814B << BIT_SHIFT_LATENCY_CONTROL_8814B) +#define BIT_CLEAR_LATENCY_CONTROL_8814B(x) ((x) & (~BITS_LATENCY_CONTROL_8814B)) +#define BIT_GET_LATENCY_CONTROL_8814B(x) \ + (((x) >> BIT_SHIFT_LATENCY_CONTROL_8814B) & \ + BIT_MASK_LATENCY_CONTROL_8814B) +#define BIT_SET_LATENCY_CONTROL_8814B(x, v) \ + (BIT_CLEAR_LATENCY_CONTROL_8814B(x) | BIT_LATENCY_CONTROL_8814B(v)) + +#define BIT_HOST_GEN2_SUPPORT_8814B BIT(20) + +#define BIT_SHIFT_TXDMA_ERR_FLAG_V1_8814B 15 +#define BIT_MASK_TXDMA_ERR_FLAG_V1_8814B 0x1f +#define BIT_TXDMA_ERR_FLAG_V1_8814B(x) \ + (((x) & BIT_MASK_TXDMA_ERR_FLAG_V1_8814B) \ + << BIT_SHIFT_TXDMA_ERR_FLAG_V1_8814B) +#define BITS_TXDMA_ERR_FLAG_V1_8814B \ + (BIT_MASK_TXDMA_ERR_FLAG_V1_8814B << BIT_SHIFT_TXDMA_ERR_FLAG_V1_8814B) +#define BIT_CLEAR_TXDMA_ERR_FLAG_V1_8814B(x) \ + ((x) & (~BITS_TXDMA_ERR_FLAG_V1_8814B)) +#define BIT_GET_TXDMA_ERR_FLAG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_V1_8814B) & \ + BIT_MASK_TXDMA_ERR_FLAG_V1_8814B) +#define BIT_SET_TXDMA_ERR_FLAG_V1_8814B(x, v) \ + (BIT_CLEAR_TXDMA_ERR_FLAG_V1_8814B(x) | BIT_TXDMA_ERR_FLAG_V1_8814B(v)) + +#define BIT_EPHY_RX50_EN_8814B BIT(11) + +#define BIT_SHIFT_MSI_TIMEOUT_ID_V1_8814B 8 +#define BIT_MASK_MSI_TIMEOUT_ID_V1_8814B 0x7 +#define BIT_MSI_TIMEOUT_ID_V1_8814B(x) \ + (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1_8814B) \ + << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8814B) +#define BITS_MSI_TIMEOUT_ID_V1_8814B \ + (BIT_MASK_MSI_TIMEOUT_ID_V1_8814B << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8814B) +#define BIT_CLEAR_MSI_TIMEOUT_ID_V1_8814B(x) \ + ((x) & (~BITS_MSI_TIMEOUT_ID_V1_8814B)) +#define BIT_GET_MSI_TIMEOUT_ID_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1_8814B) & \ + BIT_MASK_MSI_TIMEOUT_ID_V1_8814B) +#define BIT_SET_MSI_TIMEOUT_ID_V1_8814B(x, v) \ + (BIT_CLEAR_MSI_TIMEOUT_ID_V1_8814B(x) | BIT_MSI_TIMEOUT_ID_V1_8814B(v)) + +#define BIT_RADDR_RD_8814B BIT(7) +#define BIT_L0S_LINK_OFF_8814B BIT(4) +#define BIT_ACT_LINK_OFF_8814B BIT(3) +#define BIT_EN_SLOW_MAC_TX_8814B BIT(2) +#define BIT_EN_SLOW_MAC_RX_8814B BIT(1) +#define BIT_EN_SLOW_MAC_HW_8814B BIT(0) + +/* 2 REG_STC_INT_CS_8814B(PCIE STATE CHANGE INTERRUPT CONTROL AND STATUS) */ +#define BIT_STC_INT_EN_8814B BIT(31) + +#define BIT_SHIFT_STC_INT_FLAG_8814B 16 +#define BIT_MASK_STC_INT_FLAG_8814B 0xff +#define BIT_STC_INT_FLAG_8814B(x) \ + (((x) & BIT_MASK_STC_INT_FLAG_8814B) << BIT_SHIFT_STC_INT_FLAG_8814B) +#define BITS_STC_INT_FLAG_8814B \ + (BIT_MASK_STC_INT_FLAG_8814B << BIT_SHIFT_STC_INT_FLAG_8814B) +#define BIT_CLEAR_STC_INT_FLAG_8814B(x) ((x) & (~BITS_STC_INT_FLAG_8814B)) +#define BIT_GET_STC_INT_FLAG_8814B(x) \ + (((x) >> BIT_SHIFT_STC_INT_FLAG_8814B) & BIT_MASK_STC_INT_FLAG_8814B) +#define BIT_SET_STC_INT_FLAG_8814B(x, v) \ + (BIT_CLEAR_STC_INT_FLAG_8814B(x) | BIT_STC_INT_FLAG_8814B(v)) + +#define BIT_SHIFT_STC_INT_IDX_8814B 8 +#define BIT_MASK_STC_INT_IDX_8814B 0x7 +#define BIT_STC_INT_IDX_8814B(x) \ + (((x) & BIT_MASK_STC_INT_IDX_8814B) << BIT_SHIFT_STC_INT_IDX_8814B) +#define BITS_STC_INT_IDX_8814B \ + (BIT_MASK_STC_INT_IDX_8814B << BIT_SHIFT_STC_INT_IDX_8814B) +#define BIT_CLEAR_STC_INT_IDX_8814B(x) ((x) & (~BITS_STC_INT_IDX_8814B)) +#define BIT_GET_STC_INT_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_STC_INT_IDX_8814B) & BIT_MASK_STC_INT_IDX_8814B) +#define BIT_SET_STC_INT_IDX_8814B(x, v) \ + (BIT_CLEAR_STC_INT_IDX_8814B(x) | BIT_STC_INT_IDX_8814B(v)) + +#define BIT_SHIFT_STC_INT_REALTIME_CS_8814B 0 +#define BIT_MASK_STC_INT_REALTIME_CS_8814B 0x3f +#define BIT_STC_INT_REALTIME_CS_8814B(x) \ + (((x) & BIT_MASK_STC_INT_REALTIME_CS_8814B) \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8814B) +#define BITS_STC_INT_REALTIME_CS_8814B \ + (BIT_MASK_STC_INT_REALTIME_CS_8814B \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8814B) +#define BIT_CLEAR_STC_INT_REALTIME_CS_8814B(x) \ + ((x) & (~BITS_STC_INT_REALTIME_CS_8814B)) +#define BIT_GET_STC_INT_REALTIME_CS_8814B(x) \ + (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS_8814B) & \ + BIT_MASK_STC_INT_REALTIME_CS_8814B) +#define BIT_SET_STC_INT_REALTIME_CS_8814B(x, v) \ + (BIT_CLEAR_STC_INT_REALTIME_CS_8814B(x) | \ + BIT_STC_INT_REALTIME_CS_8814B(v)) + +/* 2 REG_ST_INT_CFG_8814B(PCIE STATE CHANGE INTERRUPT CONFIGURATION) */ +#define BIT_STC_INT_GRP_EN_8814B BIT(31) + +#define BIT_SHIFT_STC_INT_EXPECT_LS_8814B 8 +#define BIT_MASK_STC_INT_EXPECT_LS_8814B 0x3f +#define BIT_STC_INT_EXPECT_LS_8814B(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_LS_8814B) \ + << BIT_SHIFT_STC_INT_EXPECT_LS_8814B) +#define BITS_STC_INT_EXPECT_LS_8814B \ + (BIT_MASK_STC_INT_EXPECT_LS_8814B << BIT_SHIFT_STC_INT_EXPECT_LS_8814B) +#define BIT_CLEAR_STC_INT_EXPECT_LS_8814B(x) \ + ((x) & (~BITS_STC_INT_EXPECT_LS_8814B)) +#define BIT_GET_STC_INT_EXPECT_LS_8814B(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS_8814B) & \ + BIT_MASK_STC_INT_EXPECT_LS_8814B) +#define BIT_SET_STC_INT_EXPECT_LS_8814B(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_LS_8814B(x) | BIT_STC_INT_EXPECT_LS_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_STC_INT_EXPECT_CS_8814B 0 +#define BIT_MASK_STC_INT_EXPECT_CS_8814B 0x3f +#define BIT_STC_INT_EXPECT_CS_8814B(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_CS_8814B) \ + << BIT_SHIFT_STC_INT_EXPECT_CS_8814B) +#define BITS_STC_INT_EXPECT_CS_8814B \ + (BIT_MASK_STC_INT_EXPECT_CS_8814B << BIT_SHIFT_STC_INT_EXPECT_CS_8814B) +#define BIT_CLEAR_STC_INT_EXPECT_CS_8814B(x) \ + ((x) & (~BITS_STC_INT_EXPECT_CS_8814B)) +#define BIT_GET_STC_INT_EXPECT_CS_8814B(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS_8814B) & \ + BIT_MASK_STC_INT_EXPECT_CS_8814B) +#define BIT_SET_STC_INT_EXPECT_CS_8814B(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_CS_8814B(x) | BIT_STC_INT_EXPECT_CS_8814B(v)) + +/* 2 REG_ACH4_ACH5_TXBD_NUM_8814B */ +#define BIT_PCIE_ACH5_FLAG_8814B BIT(30) + +#define BIT_SHIFT_ACH5_DESC_MODE_8814B 28 +#define BIT_MASK_ACH5_DESC_MODE_8814B 0x3 +#define BIT_ACH5_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH5_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH5_DESC_MODE_8814B) +#define BITS_ACH5_DESC_MODE_8814B \ + (BIT_MASK_ACH5_DESC_MODE_8814B << BIT_SHIFT_ACH5_DESC_MODE_8814B) +#define BIT_CLEAR_ACH5_DESC_MODE_8814B(x) ((x) & (~BITS_ACH5_DESC_MODE_8814B)) +#define BIT_GET_ACH5_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH5_DESC_MODE_8814B) & \ + BIT_MASK_ACH5_DESC_MODE_8814B) +#define BIT_SET_ACH5_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH5_DESC_MODE_8814B(x) | BIT_ACH5_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH5_DESC_NUM_8814B 16 +#define BIT_MASK_ACH5_DESC_NUM_8814B 0xfff +#define BIT_ACH5_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH5_DESC_NUM_8814B) << BIT_SHIFT_ACH5_DESC_NUM_8814B) +#define BITS_ACH5_DESC_NUM_8814B \ + (BIT_MASK_ACH5_DESC_NUM_8814B << BIT_SHIFT_ACH5_DESC_NUM_8814B) +#define BIT_CLEAR_ACH5_DESC_NUM_8814B(x) ((x) & (~BITS_ACH5_DESC_NUM_8814B)) +#define BIT_GET_ACH5_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH5_DESC_NUM_8814B) & BIT_MASK_ACH5_DESC_NUM_8814B) +#define BIT_SET_ACH5_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH5_DESC_NUM_8814B(x) | BIT_ACH5_DESC_NUM_8814B(v)) + +#define BIT_PCIE_ACH4_FLAG_8814B BIT(14) + +#define BIT_SHIFT_ACH4_DESC_MODE_8814B 12 +#define BIT_MASK_ACH4_DESC_MODE_8814B 0x3 +#define BIT_ACH4_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH4_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH4_DESC_MODE_8814B) +#define BITS_ACH4_DESC_MODE_8814B \ + (BIT_MASK_ACH4_DESC_MODE_8814B << BIT_SHIFT_ACH4_DESC_MODE_8814B) +#define BIT_CLEAR_ACH4_DESC_MODE_8814B(x) ((x) & (~BITS_ACH4_DESC_MODE_8814B)) +#define BIT_GET_ACH4_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH4_DESC_MODE_8814B) & \ + BIT_MASK_ACH4_DESC_MODE_8814B) +#define BIT_SET_ACH4_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH4_DESC_MODE_8814B(x) | BIT_ACH4_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH4_DESC_NUM_8814B 0 +#define BIT_MASK_ACH4_DESC_NUM_8814B 0xfff +#define BIT_ACH4_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH4_DESC_NUM_8814B) << BIT_SHIFT_ACH4_DESC_NUM_8814B) +#define BITS_ACH4_DESC_NUM_8814B \ + (BIT_MASK_ACH4_DESC_NUM_8814B << BIT_SHIFT_ACH4_DESC_NUM_8814B) +#define BIT_CLEAR_ACH4_DESC_NUM_8814B(x) ((x) & (~BITS_ACH4_DESC_NUM_8814B)) +#define BIT_GET_ACH4_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH4_DESC_NUM_8814B) & BIT_MASK_ACH4_DESC_NUM_8814B) +#define BIT_SET_ACH4_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH4_DESC_NUM_8814B(x) | BIT_ACH4_DESC_NUM_8814B(v)) + +/* 2 REG_FWCMDQ_TXBD_IDX_8814B */ + +#define BIT_SHIFT_FWCMDQ_HW_IDX_8814B 16 +#define BIT_MASK_FWCMDQ_HW_IDX_8814B 0xfff +#define BIT_FWCMDQ_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_HW_IDX_8814B) << BIT_SHIFT_FWCMDQ_HW_IDX_8814B) +#define BITS_FWCMDQ_HW_IDX_8814B \ + (BIT_MASK_FWCMDQ_HW_IDX_8814B << BIT_SHIFT_FWCMDQ_HW_IDX_8814B) +#define BIT_CLEAR_FWCMDQ_HW_IDX_8814B(x) ((x) & (~BITS_FWCMDQ_HW_IDX_8814B)) +#define BIT_GET_FWCMDQ_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_HW_IDX_8814B) & BIT_MASK_FWCMDQ_HW_IDX_8814B) +#define BIT_SET_FWCMDQ_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_HW_IDX_8814B(x) | BIT_FWCMDQ_HW_IDX_8814B(v)) + +#define BIT_SHIFT_FWCMDQ_HOST_IDX_8814B 0 +#define BIT_MASK_FWCMDQ_HOST_IDX_8814B 0xfff +#define BIT_FWCMDQ_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_HOST_IDX_8814B) \ + << BIT_SHIFT_FWCMDQ_HOST_IDX_8814B) +#define BITS_FWCMDQ_HOST_IDX_8814B \ + (BIT_MASK_FWCMDQ_HOST_IDX_8814B << BIT_SHIFT_FWCMDQ_HOST_IDX_8814B) +#define BIT_CLEAR_FWCMDQ_HOST_IDX_8814B(x) ((x) & (~BITS_FWCMDQ_HOST_IDX_8814B)) +#define BIT_GET_FWCMDQ_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_HOST_IDX_8814B) & \ + BIT_MASK_FWCMDQ_HOST_IDX_8814B) +#define BIT_SET_FWCMDQ_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_HOST_IDX_8814B(x) | BIT_FWCMDQ_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI8Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI8Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI8Q_HW_IDX_8814B 0xfff +#define BIT_P0HI8Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI8Q_HW_IDX_8814B) << BIT_SHIFT_P0HI8Q_HW_IDX_8814B) +#define BITS_P0HI8Q_HW_IDX_8814B \ + (BIT_MASK_P0HI8Q_HW_IDX_8814B << BIT_SHIFT_P0HI8Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI8Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI8Q_HW_IDX_8814B)) +#define BIT_GET_P0HI8Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI8Q_HW_IDX_8814B) & BIT_MASK_P0HI8Q_HW_IDX_8814B) +#define BIT_SET_P0HI8Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI8Q_HW_IDX_8814B(x) | BIT_P0HI8Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI8Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI8Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI8Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI8Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI8Q_HOST_IDX_8814B) +#define BITS_P0HI8Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI8Q_HOST_IDX_8814B << BIT_SHIFT_P0HI8Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI8Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI8Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI8Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI8Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI8Q_HOST_IDX_8814B) +#define BIT_SET_P0HI8Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI8Q_HOST_IDX_8814B(x) | BIT_P0HI8Q_HOST_IDX_8814B(v)) + +/* 2 REG_H2CQ_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_L_8814B 0 +#define BIT_MASK_H2CQ_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_H2CQ_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_H2CQ_TXBD_DESA_L_8814B) +#define BITS_H2CQ_TXBD_DESA_L_8814B \ + (BIT_MASK_H2CQ_TXBD_DESA_L_8814B << BIT_SHIFT_H2CQ_TXBD_DESA_L_8814B) +#define BIT_CLEAR_H2CQ_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_H2CQ_TXBD_DESA_L_8814B)) +#define BIT_GET_H2CQ_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_L_8814B) & \ + BIT_MASK_H2CQ_TXBD_DESA_L_8814B) +#define BIT_SET_H2CQ_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_L_8814B(x) | BIT_H2CQ_TXBD_DESA_L_8814B(v)) + +/* 2 REG_H2CQ_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_H_8814B 0 +#define BIT_MASK_H2CQ_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_H2CQ_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_H2CQ_TXBD_DESA_H_8814B) +#define BITS_H2CQ_TXBD_DESA_H_8814B \ + (BIT_MASK_H2CQ_TXBD_DESA_H_8814B << BIT_SHIFT_H2CQ_TXBD_DESA_H_8814B) +#define BIT_CLEAR_H2CQ_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_H2CQ_TXBD_DESA_H_8814B)) +#define BIT_GET_H2CQ_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_H_8814B) & \ + BIT_MASK_H2CQ_TXBD_DESA_H_8814B) +#define BIT_SET_H2CQ_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_H_8814B(x) | BIT_H2CQ_TXBD_DESA_H_8814B(v)) + +/* 2 REG_H2CQ_TXBD_NUM_8814B */ +#define BIT_PCIE_H2CQ_FLAG_8814B BIT(14) + +#define BIT_SHIFT_H2CQ_DESC_MODE_8814B 12 +#define BIT_MASK_H2CQ_DESC_MODE_8814B 0x3 +#define BIT_H2CQ_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_H2CQ_DESC_MODE_8814B) \ + << BIT_SHIFT_H2CQ_DESC_MODE_8814B) +#define BITS_H2CQ_DESC_MODE_8814B \ + (BIT_MASK_H2CQ_DESC_MODE_8814B << BIT_SHIFT_H2CQ_DESC_MODE_8814B) +#define BIT_CLEAR_H2CQ_DESC_MODE_8814B(x) ((x) & (~BITS_H2CQ_DESC_MODE_8814B)) +#define BIT_GET_H2CQ_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8814B) & \ + BIT_MASK_H2CQ_DESC_MODE_8814B) +#define BIT_SET_H2CQ_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_H2CQ_DESC_MODE_8814B(x) | BIT_H2CQ_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_H2CQ_DESC_NUM_8814B 0 +#define BIT_MASK_H2CQ_DESC_NUM_8814B 0xfff +#define BIT_H2CQ_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_H2CQ_DESC_NUM_8814B) << BIT_SHIFT_H2CQ_DESC_NUM_8814B) +#define BITS_H2CQ_DESC_NUM_8814B \ + (BIT_MASK_H2CQ_DESC_NUM_8814B << BIT_SHIFT_H2CQ_DESC_NUM_8814B) +#define BIT_CLEAR_H2CQ_DESC_NUM_8814B(x) ((x) & (~BITS_H2CQ_DESC_NUM_8814B)) +#define BIT_GET_H2CQ_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_NUM_8814B) & BIT_MASK_H2CQ_DESC_NUM_8814B) +#define BIT_SET_H2CQ_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_H2CQ_DESC_NUM_8814B(x) | BIT_H2CQ_DESC_NUM_8814B(v)) + +/* 2 REG_H2CQ_TXBD_IDX_8814B */ + +#define BIT_SHIFT_H2CQ_HW_IDX_8814B 16 +#define BIT_MASK_H2CQ_HW_IDX_8814B 0xfff +#define BIT_H2CQ_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_H2CQ_HW_IDX_8814B) << BIT_SHIFT_H2CQ_HW_IDX_8814B) +#define BITS_H2CQ_HW_IDX_8814B \ + (BIT_MASK_H2CQ_HW_IDX_8814B << BIT_SHIFT_H2CQ_HW_IDX_8814B) +#define BIT_CLEAR_H2CQ_HW_IDX_8814B(x) ((x) & (~BITS_H2CQ_HW_IDX_8814B)) +#define BIT_GET_H2CQ_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8814B) & BIT_MASK_H2CQ_HW_IDX_8814B) +#define BIT_SET_H2CQ_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_H2CQ_HW_IDX_8814B(x) | BIT_H2CQ_HW_IDX_8814B(v)) + +#define BIT_SHIFT_H2CQ_HOST_IDX_8814B 0 +#define BIT_MASK_H2CQ_HOST_IDX_8814B 0xfff +#define BIT_H2CQ_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_H2CQ_HOST_IDX_8814B) << BIT_SHIFT_H2CQ_HOST_IDX_8814B) +#define BITS_H2CQ_HOST_IDX_8814B \ + (BIT_MASK_H2CQ_HOST_IDX_8814B << BIT_SHIFT_H2CQ_HOST_IDX_8814B) +#define BIT_CLEAR_H2CQ_HOST_IDX_8814B(x) ((x) & (~BITS_H2CQ_HOST_IDX_8814B)) +#define BIT_GET_H2CQ_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8814B) & BIT_MASK_H2CQ_HOST_IDX_8814B) +#define BIT_SET_H2CQ_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_H2CQ_HOST_IDX_8814B(x) | BIT_H2CQ_HOST_IDX_8814B(v)) + +/* 2 REG_H2CQ_CSR_8814B[31:0] (H2CQ CONTROL AND STATUS) */ +#define BIT_H2CQ_FULL_8814B BIT(31) +#define BIT_CLR_H2CQ_HOST_IDX_8814B BIT(16) +#define BIT_CLR_H2CQ_HW_IDX_8814B BIT(8) +#define BIT_STOP_H2CQ_8814B BIT(0) + +/* 2 REG_P0HI9Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI9Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI9Q_HW_IDX_8814B 0xfff +#define BIT_P0HI9Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI9Q_HW_IDX_8814B) << BIT_SHIFT_P0HI9Q_HW_IDX_8814B) +#define BITS_P0HI9Q_HW_IDX_8814B \ + (BIT_MASK_P0HI9Q_HW_IDX_8814B << BIT_SHIFT_P0HI9Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI9Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI9Q_HW_IDX_8814B)) +#define BIT_GET_P0HI9Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI9Q_HW_IDX_8814B) & BIT_MASK_P0HI9Q_HW_IDX_8814B) +#define BIT_SET_P0HI9Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI9Q_HW_IDX_8814B(x) | BIT_P0HI9Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI9Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI9Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI9Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI9Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI9Q_HOST_IDX_8814B) +#define BITS_P0HI9Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI9Q_HOST_IDX_8814B << BIT_SHIFT_P0HI9Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI9Q_HOST_IDX_8814B(x) ((x) & (~BITS_P0HI9Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI9Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI9Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI9Q_HOST_IDX_8814B) +#define BIT_SET_P0HI9Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI9Q_HOST_IDX_8814B(x) | BIT_P0HI9Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI10Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI10Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI10Q_HW_IDX_8814B 0xfff +#define BIT_P0HI10Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI10Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI10Q_HW_IDX_8814B) +#define BITS_P0HI10Q_HW_IDX_8814B \ + (BIT_MASK_P0HI10Q_HW_IDX_8814B << BIT_SHIFT_P0HI10Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI10Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI10Q_HW_IDX_8814B)) +#define BIT_GET_P0HI10Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI10Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI10Q_HW_IDX_8814B) +#define BIT_SET_P0HI10Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI10Q_HW_IDX_8814B(x) | BIT_P0HI10Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI10Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI10Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI10Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI10Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI10Q_HOST_IDX_8814B) +#define BITS_P0HI10Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI10Q_HOST_IDX_8814B << BIT_SHIFT_P0HI10Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI10Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI10Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI10Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI10Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI10Q_HOST_IDX_8814B) +#define BIT_SET_P0HI10Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI10Q_HOST_IDX_8814B(x) | BIT_P0HI10Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI11Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI11Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI11Q_HW_IDX_8814B 0xfff +#define BIT_P0HI11Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI11Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI11Q_HW_IDX_8814B) +#define BITS_P0HI11Q_HW_IDX_8814B \ + (BIT_MASK_P0HI11Q_HW_IDX_8814B << BIT_SHIFT_P0HI11Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI11Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI11Q_HW_IDX_8814B)) +#define BIT_GET_P0HI11Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI11Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI11Q_HW_IDX_8814B) +#define BIT_SET_P0HI11Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI11Q_HW_IDX_8814B(x) | BIT_P0HI11Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI11Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI11Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI11Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI11Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI11Q_HOST_IDX_8814B) +#define BITS_P0HI11Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI11Q_HOST_IDX_8814B << BIT_SHIFT_P0HI11Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI11Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI11Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI11Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI11Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI11Q_HOST_IDX_8814B) +#define BIT_SET_P0HI11Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI11Q_HOST_IDX_8814B(x) | BIT_P0HI11Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI12Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI12Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI12Q_HW_IDX_8814B 0xfff +#define BIT_P0HI12Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI12Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI12Q_HW_IDX_8814B) +#define BITS_P0HI12Q_HW_IDX_8814B \ + (BIT_MASK_P0HI12Q_HW_IDX_8814B << BIT_SHIFT_P0HI12Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI12Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI12Q_HW_IDX_8814B)) +#define BIT_GET_P0HI12Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI12Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI12Q_HW_IDX_8814B) +#define BIT_SET_P0HI12Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI12Q_HW_IDX_8814B(x) | BIT_P0HI12Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI12Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI12Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI12Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI12Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI12Q_HOST_IDX_8814B) +#define BITS_P0HI12Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI12Q_HOST_IDX_8814B << BIT_SHIFT_P0HI12Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI12Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI12Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI12Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI12Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI12Q_HOST_IDX_8814B) +#define BIT_SET_P0HI12Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI12Q_HOST_IDX_8814B(x) | BIT_P0HI12Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI13Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI13Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI13Q_HW_IDX_8814B 0xfff +#define BIT_P0HI13Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI13Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI13Q_HW_IDX_8814B) +#define BITS_P0HI13Q_HW_IDX_8814B \ + (BIT_MASK_P0HI13Q_HW_IDX_8814B << BIT_SHIFT_P0HI13Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI13Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI13Q_HW_IDX_8814B)) +#define BIT_GET_P0HI13Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI13Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI13Q_HW_IDX_8814B) +#define BIT_SET_P0HI13Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI13Q_HW_IDX_8814B(x) | BIT_P0HI13Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI13Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI13Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI13Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI13Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI13Q_HOST_IDX_8814B) +#define BITS_P0HI13Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI13Q_HOST_IDX_8814B << BIT_SHIFT_P0HI13Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI13Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI13Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI13Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI13Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI13Q_HOST_IDX_8814B) +#define BIT_SET_P0HI13Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI13Q_HOST_IDX_8814B(x) | BIT_P0HI13Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI14Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI14Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI14Q_HW_IDX_8814B 0xfff +#define BIT_P0HI14Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI14Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI14Q_HW_IDX_8814B) +#define BITS_P0HI14Q_HW_IDX_8814B \ + (BIT_MASK_P0HI14Q_HW_IDX_8814B << BIT_SHIFT_P0HI14Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI14Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI14Q_HW_IDX_8814B)) +#define BIT_GET_P0HI14Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI14Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI14Q_HW_IDX_8814B) +#define BIT_SET_P0HI14Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI14Q_HW_IDX_8814B(x) | BIT_P0HI14Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI14Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI14Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI14Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI14Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI14Q_HOST_IDX_8814B) +#define BITS_P0HI14Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI14Q_HOST_IDX_8814B << BIT_SHIFT_P0HI14Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI14Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI14Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI14Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI14Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI14Q_HOST_IDX_8814B) +#define BIT_SET_P0HI14Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI14Q_HOST_IDX_8814B(x) | BIT_P0HI14Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI15Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI15Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI15Q_HW_IDX_8814B 0xfff +#define BIT_P0HI15Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI15Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI15Q_HW_IDX_8814B) +#define BITS_P0HI15Q_HW_IDX_8814B \ + (BIT_MASK_P0HI15Q_HW_IDX_8814B << BIT_SHIFT_P0HI15Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI15Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI15Q_HW_IDX_8814B)) +#define BIT_GET_P0HI15Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI15Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI15Q_HW_IDX_8814B) +#define BIT_SET_P0HI15Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI15Q_HW_IDX_8814B(x) | BIT_P0HI15Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI15Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI15Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI15Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI15Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI15Q_HOST_IDX_8814B) +#define BITS_P0HI15Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI15Q_HOST_IDX_8814B << BIT_SHIFT_P0HI15Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI15Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI15Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI15Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI15Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI15Q_HOST_IDX_8814B) +#define BIT_SET_P0HI15Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI15Q_HOST_IDX_8814B(x) | BIT_P0HI15Q_HOST_IDX_8814B(v)) + +/* 2 REG_CHANGE_PCIE_SPEED_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_RXDMA_ERR_CNT_8814B 8 +#define BIT_MASK_RXDMA_ERR_CNT_8814B 0xff +#define BIT_RXDMA_ERR_CNT_8814B(x) \ + (((x) & BIT_MASK_RXDMA_ERR_CNT_8814B) << BIT_SHIFT_RXDMA_ERR_CNT_8814B) +#define BITS_RXDMA_ERR_CNT_8814B \ + (BIT_MASK_RXDMA_ERR_CNT_8814B << BIT_SHIFT_RXDMA_ERR_CNT_8814B) +#define BIT_CLEAR_RXDMA_ERR_CNT_8814B(x) ((x) & (~BITS_RXDMA_ERR_CNT_8814B)) +#define BIT_GET_RXDMA_ERR_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_RXDMA_ERR_CNT_8814B) & BIT_MASK_RXDMA_ERR_CNT_8814B) +#define BIT_SET_RXDMA_ERR_CNT_8814B(x, v) \ + (BIT_CLEAR_RXDMA_ERR_CNT_8814B(x) | BIT_RXDMA_ERR_CNT_8814B(v)) + +#define BIT_TXDMA_ERR_HANDLE_REQ_8814B BIT(7) +#define BIT_TXDMA_ERROR_PS_8814B BIT(6) +#define BIT_EN_TXDMA_STUCK_ERR_HANDLE_8814B BIT(5) +#define BIT_EN_TXDMA_RTN_ERR_HANDLE_8814B BIT(4) +#define BIT_RXDMA_ERR_HANDLE_REQ_8814B BIT(3) +#define BIT_RXDMA_ERROR_PS_8814B BIT(2) +#define BIT_EN_RXDMA_STUCK_ERR_HANDLE_8814B BIT(1) +#define BIT_EN_RXDMA_RTN_ERR_HANDLE_8814B BIT(0) + +/* 2 REG_DEBUG_STATE1_8814B */ + +#define BIT_SHIFT_DEBUG_STATE1_8814B 0 +#define BIT_MASK_DEBUG_STATE1_8814B 0xffffffffL +#define BIT_DEBUG_STATE1_8814B(x) \ + (((x) & BIT_MASK_DEBUG_STATE1_8814B) << BIT_SHIFT_DEBUG_STATE1_8814B) +#define BITS_DEBUG_STATE1_8814B \ + (BIT_MASK_DEBUG_STATE1_8814B << BIT_SHIFT_DEBUG_STATE1_8814B) +#define BIT_CLEAR_DEBUG_STATE1_8814B(x) ((x) & (~BITS_DEBUG_STATE1_8814B)) +#define BIT_GET_DEBUG_STATE1_8814B(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE1_8814B) & BIT_MASK_DEBUG_STATE1_8814B) +#define BIT_SET_DEBUG_STATE1_8814B(x, v) \ + (BIT_CLEAR_DEBUG_STATE1_8814B(x) | BIT_DEBUG_STATE1_8814B(v)) + +/* 2 REG_DEBUG_STATE2_8814B */ + +#define BIT_SHIFT_DEBUG_STATE2_8814B 0 +#define BIT_MASK_DEBUG_STATE2_8814B 0xffffffffL +#define BIT_DEBUG_STATE2_8814B(x) \ + (((x) & BIT_MASK_DEBUG_STATE2_8814B) << BIT_SHIFT_DEBUG_STATE2_8814B) +#define BITS_DEBUG_STATE2_8814B \ + (BIT_MASK_DEBUG_STATE2_8814B << BIT_SHIFT_DEBUG_STATE2_8814B) +#define BIT_CLEAR_DEBUG_STATE2_8814B(x) ((x) & (~BITS_DEBUG_STATE2_8814B)) +#define BIT_GET_DEBUG_STATE2_8814B(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE2_8814B) & BIT_MASK_DEBUG_STATE2_8814B) +#define BIT_SET_DEBUG_STATE2_8814B(x, v) \ + (BIT_CLEAR_DEBUG_STATE2_8814B(x) | BIT_DEBUG_STATE2_8814B(v)) + +/* 2 REG_DEBUG_STATE3_8814B */ + +#define BIT_SHIFT_DEBUG_STATE3_8814B 0 +#define BIT_MASK_DEBUG_STATE3_8814B 0xffffffffL +#define BIT_DEBUG_STATE3_8814B(x) \ + (((x) & BIT_MASK_DEBUG_STATE3_8814B) << BIT_SHIFT_DEBUG_STATE3_8814B) +#define BITS_DEBUG_STATE3_8814B \ + (BIT_MASK_DEBUG_STATE3_8814B << BIT_SHIFT_DEBUG_STATE3_8814B) +#define BIT_CLEAR_DEBUG_STATE3_8814B(x) ((x) & (~BITS_DEBUG_STATE3_8814B)) +#define BIT_GET_DEBUG_STATE3_8814B(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE3_8814B) & BIT_MASK_DEBUG_STATE3_8814B) +#define BIT_SET_DEBUG_STATE3_8814B(x, v) \ + (BIT_CLEAR_DEBUG_STATE3_8814B(x) | BIT_DEBUG_STATE3_8814B(v)) + +/* 2 REG_ACH5_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH5_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH5_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH5_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH5_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH5_TXBD_DESA_L_8814B) +#define BITS_ACH5_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH5_TXBD_DESA_L_8814B << BIT_SHIFT_ACH5_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH5_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH5_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH5_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH5_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH5_TXBD_DESA_L_8814B) +#define BIT_SET_ACH5_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH5_TXBD_DESA_L_8814B(x) | BIT_ACH5_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH5_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH5_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH5_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH5_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH5_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH5_TXBD_DESA_H_8814B) +#define BITS_ACH5_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH5_TXBD_DESA_H_8814B << BIT_SHIFT_ACH5_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH5_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH5_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH5_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH5_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH5_TXBD_DESA_H_8814B) +#define BIT_SET_ACH5_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH5_TXBD_DESA_H_8814B(x) | BIT_ACH5_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH6_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH6_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH6_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH6_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH6_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH6_TXBD_DESA_L_8814B) +#define BITS_ACH6_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH6_TXBD_DESA_L_8814B << BIT_SHIFT_ACH6_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH6_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH6_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH6_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH6_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH6_TXBD_DESA_L_8814B) +#define BIT_SET_ACH6_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH6_TXBD_DESA_L_8814B(x) | BIT_ACH6_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH6_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH6_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH6_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH6_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH6_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH6_TXBD_DESA_H_8814B) +#define BITS_ACH6_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH6_TXBD_DESA_H_8814B << BIT_SHIFT_ACH6_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH6_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH6_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH6_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH6_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH6_TXBD_DESA_H_8814B) +#define BIT_SET_ACH6_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH6_TXBD_DESA_H_8814B(x) | BIT_ACH6_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH7_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH7_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH7_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH7_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH7_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH7_TXBD_DESA_L_8814B) +#define BITS_ACH7_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH7_TXBD_DESA_L_8814B << BIT_SHIFT_ACH7_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH7_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH7_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH7_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH7_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH7_TXBD_DESA_L_8814B) +#define BIT_SET_ACH7_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH7_TXBD_DESA_L_8814B(x) | BIT_ACH7_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH7_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH7_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH7_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH7_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH7_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH7_TXBD_DESA_H_8814B) +#define BITS_ACH7_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH7_TXBD_DESA_H_8814B << BIT_SHIFT_ACH7_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH7_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH7_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH7_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH7_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH7_TXBD_DESA_H_8814B) +#define BIT_SET_ACH7_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH7_TXBD_DESA_H_8814B(x) | BIT_ACH7_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH8_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH8_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH8_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH8_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH8_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH8_TXBD_DESA_L_8814B) +#define BITS_ACH8_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH8_TXBD_DESA_L_8814B << BIT_SHIFT_ACH8_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH8_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH8_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH8_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH8_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH8_TXBD_DESA_L_8814B) +#define BIT_SET_ACH8_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH8_TXBD_DESA_L_8814B(x) | BIT_ACH8_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH8_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH8_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH8_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH8_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH8_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH8_TXBD_DESA_H_8814B) +#define BITS_ACH8_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH8_TXBD_DESA_H_8814B << BIT_SHIFT_ACH8_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH8_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH8_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH8_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH8_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH8_TXBD_DESA_H_8814B) +#define BIT_SET_ACH8_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH8_TXBD_DESA_H_8814B(x) | BIT_ACH8_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH9_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH9_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH9_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH9_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH9_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH9_TXBD_DESA_L_8814B) +#define BITS_ACH9_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH9_TXBD_DESA_L_8814B << BIT_SHIFT_ACH9_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH9_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH9_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH9_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH9_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH9_TXBD_DESA_L_8814B) +#define BIT_SET_ACH9_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH9_TXBD_DESA_L_8814B(x) | BIT_ACH9_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH9_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH9_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH9_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH9_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH9_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH9_TXBD_DESA_H_8814B) +#define BITS_ACH9_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH9_TXBD_DESA_H_8814B << BIT_SHIFT_ACH9_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH9_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH9_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH9_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH9_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH9_TXBD_DESA_H_8814B) +#define BIT_SET_ACH9_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH9_TXBD_DESA_H_8814B(x) | BIT_ACH9_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH10_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH10_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH10_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH10_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH10_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH10_TXBD_DESA_L_8814B) +#define BITS_ACH10_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH10_TXBD_DESA_L_8814B << BIT_SHIFT_ACH10_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH10_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH10_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH10_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH10_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH10_TXBD_DESA_L_8814B) +#define BIT_SET_ACH10_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH10_TXBD_DESA_L_8814B(x) | BIT_ACH10_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH10_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH10_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH10_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH10_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH10_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH10_TXBD_DESA_H_8814B) +#define BITS_ACH10_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH10_TXBD_DESA_H_8814B << BIT_SHIFT_ACH10_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH10_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH10_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH10_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH10_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH10_TXBD_DESA_H_8814B) +#define BIT_SET_ACH10_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH10_TXBD_DESA_H_8814B(x) | BIT_ACH10_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH11_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH11_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH11_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH11_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH11_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH11_TXBD_DESA_L_8814B) +#define BITS_ACH11_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH11_TXBD_DESA_L_8814B << BIT_SHIFT_ACH11_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH11_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH11_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH11_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH11_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH11_TXBD_DESA_L_8814B) +#define BIT_SET_ACH11_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH11_TXBD_DESA_L_8814B(x) | BIT_ACH11_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH11_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH11_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH11_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH11_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH11_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH11_TXBD_DESA_H_8814B) +#define BITS_ACH11_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH11_TXBD_DESA_H_8814B << BIT_SHIFT_ACH11_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH11_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH11_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH11_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH11_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH11_TXBD_DESA_H_8814B) +#define BIT_SET_ACH11_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH11_TXBD_DESA_H_8814B(x) | BIT_ACH11_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH12_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH12_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH12_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH12_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH12_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH12_TXBD_DESA_L_8814B) +#define BITS_ACH12_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH12_TXBD_DESA_L_8814B << BIT_SHIFT_ACH12_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH12_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH12_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH12_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH12_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH12_TXBD_DESA_L_8814B) +#define BIT_SET_ACH12_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH12_TXBD_DESA_L_8814B(x) | BIT_ACH12_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH12_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH12_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH12_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH12_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH12_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH12_TXBD_DESA_H_8814B) +#define BITS_ACH12_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH12_TXBD_DESA_H_8814B << BIT_SHIFT_ACH12_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH12_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH12_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH12_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH12_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH12_TXBD_DESA_H_8814B) +#define BIT_SET_ACH12_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH12_TXBD_DESA_H_8814B(x) | BIT_ACH12_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH13_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH13_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH13_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH13_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH13_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH13_TXBD_DESA_L_8814B) +#define BITS_ACH13_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH13_TXBD_DESA_L_8814B << BIT_SHIFT_ACH13_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH13_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH13_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH13_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH13_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH13_TXBD_DESA_L_8814B) +#define BIT_SET_ACH13_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH13_TXBD_DESA_L_8814B(x) | BIT_ACH13_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH13_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH13_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH13_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH13_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH13_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH13_TXBD_DESA_H_8814B) +#define BITS_ACH13_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH13_TXBD_DESA_H_8814B << BIT_SHIFT_ACH13_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH13_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH13_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH13_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH13_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH13_TXBD_DESA_H_8814B) +#define BIT_SET_ACH13_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH13_TXBD_DESA_H_8814B(x) | BIT_ACH13_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI0Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI0Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI0Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI0Q_TXBD_DESA_L_8814B) +#define BITS_HI0Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI0Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI0Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI0Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI0Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI0Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI0Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI0Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_L_8814B(x) | BIT_HI0Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI0Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI0Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI0Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI0Q_TXBD_DESA_H_8814B) +#define BITS_HI0Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI0Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI0Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI0Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI0Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI0Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI0Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI0Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_H_8814B(x) | BIT_HI0Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI1Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI1Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI1Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI1Q_TXBD_DESA_L_8814B) +#define BITS_HI1Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI1Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI1Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI1Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI1Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI1Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI1Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI1Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_L_8814B(x) | BIT_HI1Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI1Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI1Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI1Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI1Q_TXBD_DESA_H_8814B) +#define BITS_HI1Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI1Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI1Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI1Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI1Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI1Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI1Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI1Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_H_8814B(x) | BIT_HI1Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI2Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI2Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI2Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI2Q_TXBD_DESA_L_8814B) +#define BITS_HI2Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI2Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI2Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI2Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI2Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI2Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI2Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI2Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_L_8814B(x) | BIT_HI2Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI2Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI2Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI2Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI2Q_TXBD_DESA_H_8814B) +#define BITS_HI2Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI2Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI2Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI2Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI2Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI2Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI2Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI2Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_H_8814B(x) | BIT_HI2Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI3Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI3Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI3Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI3Q_TXBD_DESA_L_8814B) +#define BITS_HI3Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI3Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI3Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI3Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI3Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI3Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI3Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI3Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_L_8814B(x) | BIT_HI3Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI3Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI3Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI3Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI3Q_TXBD_DESA_H_8814B) +#define BITS_HI3Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI3Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI3Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI3Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI3Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI3Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI3Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI3Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_H_8814B(x) | BIT_HI3Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI4Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI4Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI4Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI4Q_TXBD_DESA_L_8814B) +#define BITS_HI4Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI4Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI4Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI4Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI4Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI4Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI4Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI4Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_L_8814B(x) | BIT_HI4Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI4Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI4Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI4Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI4Q_TXBD_DESA_H_8814B) +#define BITS_HI4Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI4Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI4Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI4Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI4Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI4Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI4Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI4Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_H_8814B(x) | BIT_HI4Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI5Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI5Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI5Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI5Q_TXBD_DESA_L_8814B) +#define BITS_HI5Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI5Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI5Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI5Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI5Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI5Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI5Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI5Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_L_8814B(x) | BIT_HI5Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI5Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI5Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI5Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI5Q_TXBD_DESA_H_8814B) +#define BITS_HI5Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI5Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI5Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI5Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI5Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI5Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI5Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI5Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_H_8814B(x) | BIT_HI5Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI6Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI6Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI6Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI6Q_TXBD_DESA_L_8814B) +#define BITS_HI6Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI6Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI6Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI6Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI6Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI6Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI6Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI6Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_L_8814B(x) | BIT_HI6Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI6Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI6Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI6Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI6Q_TXBD_DESA_H_8814B) +#define BITS_HI6Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI6Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI6Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI6Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI6Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI6Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI6Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI6Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_H_8814B(x) | BIT_HI6Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI7Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI7Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI7Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI7Q_TXBD_DESA_L_8814B) +#define BITS_HI7Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI7Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI7Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI7Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI7Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI7Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI7Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI7Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_L_8814B(x) | BIT_HI7Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI7Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI7Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI7Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI7Q_TXBD_DESA_H_8814B) +#define BITS_HI7Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI7Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI7Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI7Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI7Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI7Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI7Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI7Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_H_8814B(x) | BIT_HI7Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_ACH8_ACH9_TXBD_NUM_8814B */ +#define BIT_PCIE_ACH9_FLAG_8814B BIT(30) + +#define BIT_SHIFT_ACH9_DESC_MODE_8814B 28 +#define BIT_MASK_ACH9_DESC_MODE_8814B 0x3 +#define BIT_ACH9_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH9_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH9_DESC_MODE_8814B) +#define BITS_ACH9_DESC_MODE_8814B \ + (BIT_MASK_ACH9_DESC_MODE_8814B << BIT_SHIFT_ACH9_DESC_MODE_8814B) +#define BIT_CLEAR_ACH9_DESC_MODE_8814B(x) ((x) & (~BITS_ACH9_DESC_MODE_8814B)) +#define BIT_GET_ACH9_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH9_DESC_MODE_8814B) & \ + BIT_MASK_ACH9_DESC_MODE_8814B) +#define BIT_SET_ACH9_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH9_DESC_MODE_8814B(x) | BIT_ACH9_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH9_DESC_NUM_8814B 16 +#define BIT_MASK_ACH9_DESC_NUM_8814B 0xfff +#define BIT_ACH9_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH9_DESC_NUM_8814B) << BIT_SHIFT_ACH9_DESC_NUM_8814B) +#define BITS_ACH9_DESC_NUM_8814B \ + (BIT_MASK_ACH9_DESC_NUM_8814B << BIT_SHIFT_ACH9_DESC_NUM_8814B) +#define BIT_CLEAR_ACH9_DESC_NUM_8814B(x) ((x) & (~BITS_ACH9_DESC_NUM_8814B)) +#define BIT_GET_ACH9_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH9_DESC_NUM_8814B) & BIT_MASK_ACH9_DESC_NUM_8814B) +#define BIT_SET_ACH9_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH9_DESC_NUM_8814B(x) | BIT_ACH9_DESC_NUM_8814B(v)) + +#define BIT_PCIE_ACH8_FLAG_8814B BIT(14) + +#define BIT_SHIFT_ACH8_DESC_MODE_8814B 12 +#define BIT_MASK_ACH8_DESC_MODE_8814B 0x3 +#define BIT_ACH8_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH8_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH8_DESC_MODE_8814B) +#define BITS_ACH8_DESC_MODE_8814B \ + (BIT_MASK_ACH8_DESC_MODE_8814B << BIT_SHIFT_ACH8_DESC_MODE_8814B) +#define BIT_CLEAR_ACH8_DESC_MODE_8814B(x) ((x) & (~BITS_ACH8_DESC_MODE_8814B)) +#define BIT_GET_ACH8_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH8_DESC_MODE_8814B) & \ + BIT_MASK_ACH8_DESC_MODE_8814B) +#define BIT_SET_ACH8_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH8_DESC_MODE_8814B(x) | BIT_ACH8_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH8_DESC_NUM_8814B 0 +#define BIT_MASK_ACH8_DESC_NUM_8814B 0xfff +#define BIT_ACH8_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH8_DESC_NUM_8814B) << BIT_SHIFT_ACH8_DESC_NUM_8814B) +#define BITS_ACH8_DESC_NUM_8814B \ + (BIT_MASK_ACH8_DESC_NUM_8814B << BIT_SHIFT_ACH8_DESC_NUM_8814B) +#define BIT_CLEAR_ACH8_DESC_NUM_8814B(x) ((x) & (~BITS_ACH8_DESC_NUM_8814B)) +#define BIT_GET_ACH8_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH8_DESC_NUM_8814B) & BIT_MASK_ACH8_DESC_NUM_8814B) +#define BIT_SET_ACH8_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH8_DESC_NUM_8814B(x) | BIT_ACH8_DESC_NUM_8814B(v)) + +/* 2 REG_ACH10_ACH11_TXBD_NUM_8814B */ +#define BIT_PCIE_ACH11_FLAG_8814B BIT(30) + +#define BIT_SHIFT_ACH11_DESC_MODE_8814B 28 +#define BIT_MASK_ACH11_DESC_MODE_8814B 0x3 +#define BIT_ACH11_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH11_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH11_DESC_MODE_8814B) +#define BITS_ACH11_DESC_MODE_8814B \ + (BIT_MASK_ACH11_DESC_MODE_8814B << BIT_SHIFT_ACH11_DESC_MODE_8814B) +#define BIT_CLEAR_ACH11_DESC_MODE_8814B(x) ((x) & (~BITS_ACH11_DESC_MODE_8814B)) +#define BIT_GET_ACH11_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH11_DESC_MODE_8814B) & \ + BIT_MASK_ACH11_DESC_MODE_8814B) +#define BIT_SET_ACH11_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH11_DESC_MODE_8814B(x) | BIT_ACH11_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH11_DESC_NUM_8814B 16 +#define BIT_MASK_ACH11_DESC_NUM_8814B 0xfff +#define BIT_ACH11_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH11_DESC_NUM_8814B) \ + << BIT_SHIFT_ACH11_DESC_NUM_8814B) +#define BITS_ACH11_DESC_NUM_8814B \ + (BIT_MASK_ACH11_DESC_NUM_8814B << BIT_SHIFT_ACH11_DESC_NUM_8814B) +#define BIT_CLEAR_ACH11_DESC_NUM_8814B(x) ((x) & (~BITS_ACH11_DESC_NUM_8814B)) +#define BIT_GET_ACH11_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH11_DESC_NUM_8814B) & \ + BIT_MASK_ACH11_DESC_NUM_8814B) +#define BIT_SET_ACH11_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH11_DESC_NUM_8814B(x) | BIT_ACH11_DESC_NUM_8814B(v)) + +#define BIT_PCIE_ACH10_FLAG_8814B BIT(14) + +#define BIT_SHIFT_ACH10_DESC_MODE_8814B 12 +#define BIT_MASK_ACH10_DESC_MODE_8814B 0x3 +#define BIT_ACH10_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH10_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH10_DESC_MODE_8814B) +#define BITS_ACH10_DESC_MODE_8814B \ + (BIT_MASK_ACH10_DESC_MODE_8814B << BIT_SHIFT_ACH10_DESC_MODE_8814B) +#define BIT_CLEAR_ACH10_DESC_MODE_8814B(x) ((x) & (~BITS_ACH10_DESC_MODE_8814B)) +#define BIT_GET_ACH10_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH10_DESC_MODE_8814B) & \ + BIT_MASK_ACH10_DESC_MODE_8814B) +#define BIT_SET_ACH10_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH10_DESC_MODE_8814B(x) | BIT_ACH10_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH10_DESC_NUM_8814B 0 +#define BIT_MASK_ACH10_DESC_NUM_8814B 0xfff +#define BIT_ACH10_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH10_DESC_NUM_8814B) \ + << BIT_SHIFT_ACH10_DESC_NUM_8814B) +#define BITS_ACH10_DESC_NUM_8814B \ + (BIT_MASK_ACH10_DESC_NUM_8814B << BIT_SHIFT_ACH10_DESC_NUM_8814B) +#define BIT_CLEAR_ACH10_DESC_NUM_8814B(x) ((x) & (~BITS_ACH10_DESC_NUM_8814B)) +#define BIT_GET_ACH10_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH10_DESC_NUM_8814B) & \ + BIT_MASK_ACH10_DESC_NUM_8814B) +#define BIT_SET_ACH10_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH10_DESC_NUM_8814B(x) | BIT_ACH10_DESC_NUM_8814B(v)) + +/* 2 REG_ACH12_ACH13_TXBD_NUM_8814B */ +#define BIT_PCIE_ACH13_FLAG_8814B BIT(30) + +#define BIT_SHIFT_ACH13_DESC_MODE_8814B 28 +#define BIT_MASK_ACH13_DESC_MODE_8814B 0x3 +#define BIT_ACH13_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH13_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH13_DESC_MODE_8814B) +#define BITS_ACH13_DESC_MODE_8814B \ + (BIT_MASK_ACH13_DESC_MODE_8814B << BIT_SHIFT_ACH13_DESC_MODE_8814B) +#define BIT_CLEAR_ACH13_DESC_MODE_8814B(x) ((x) & (~BITS_ACH13_DESC_MODE_8814B)) +#define BIT_GET_ACH13_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH13_DESC_MODE_8814B) & \ + BIT_MASK_ACH13_DESC_MODE_8814B) +#define BIT_SET_ACH13_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH13_DESC_MODE_8814B(x) | BIT_ACH13_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH13_DESC_NUM_8814B 16 +#define BIT_MASK_ACH13_DESC_NUM_8814B 0xfff +#define BIT_ACH13_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH13_DESC_NUM_8814B) \ + << BIT_SHIFT_ACH13_DESC_NUM_8814B) +#define BITS_ACH13_DESC_NUM_8814B \ + (BIT_MASK_ACH13_DESC_NUM_8814B << BIT_SHIFT_ACH13_DESC_NUM_8814B) +#define BIT_CLEAR_ACH13_DESC_NUM_8814B(x) ((x) & (~BITS_ACH13_DESC_NUM_8814B)) +#define BIT_GET_ACH13_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH13_DESC_NUM_8814B) & \ + BIT_MASK_ACH13_DESC_NUM_8814B) +#define BIT_SET_ACH13_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH13_DESC_NUM_8814B(x) | BIT_ACH13_DESC_NUM_8814B(v)) + +#define BIT_PCIE_ACH12_FLAG_8814B BIT(14) + +#define BIT_SHIFT_ACH12_DESC_MODE_8814B 12 +#define BIT_MASK_ACH12_DESC_MODE_8814B 0x3 +#define BIT_ACH12_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH12_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH12_DESC_MODE_8814B) +#define BITS_ACH12_DESC_MODE_8814B \ + (BIT_MASK_ACH12_DESC_MODE_8814B << BIT_SHIFT_ACH12_DESC_MODE_8814B) +#define BIT_CLEAR_ACH12_DESC_MODE_8814B(x) ((x) & (~BITS_ACH12_DESC_MODE_8814B)) +#define BIT_GET_ACH12_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH12_DESC_MODE_8814B) & \ + BIT_MASK_ACH12_DESC_MODE_8814B) +#define BIT_SET_ACH12_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH12_DESC_MODE_8814B(x) | BIT_ACH12_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH12_DESC_NUM_8814B 0 +#define BIT_MASK_ACH12_DESC_NUM_8814B 0xfff +#define BIT_ACH12_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH12_DESC_NUM_8814B) \ + << BIT_SHIFT_ACH12_DESC_NUM_8814B) +#define BITS_ACH12_DESC_NUM_8814B \ + (BIT_MASK_ACH12_DESC_NUM_8814B << BIT_SHIFT_ACH12_DESC_NUM_8814B) +#define BIT_CLEAR_ACH12_DESC_NUM_8814B(x) ((x) & (~BITS_ACH12_DESC_NUM_8814B)) +#define BIT_GET_ACH12_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH12_DESC_NUM_8814B) & \ + BIT_MASK_ACH12_DESC_NUM_8814B) +#define BIT_SET_ACH12_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH12_DESC_NUM_8814B(x) | BIT_ACH12_DESC_NUM_8814B(v)) + +/* 2 REG_OLD_DEHANG_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_OLD_DEHANG_8814B BIT(1) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_ACH4_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_ACH4_TXBD_DESA_L_8814B 0 +#define BIT_MASK_ACH4_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_ACH4_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_ACH4_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_ACH4_TXBD_DESA_L_8814B) +#define BITS_ACH4_TXBD_DESA_L_8814B \ + (BIT_MASK_ACH4_TXBD_DESA_L_8814B << BIT_SHIFT_ACH4_TXBD_DESA_L_8814B) +#define BIT_CLEAR_ACH4_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_ACH4_TXBD_DESA_L_8814B)) +#define BIT_GET_ACH4_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_ACH4_TXBD_DESA_L_8814B) & \ + BIT_MASK_ACH4_TXBD_DESA_L_8814B) +#define BIT_SET_ACH4_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_ACH4_TXBD_DESA_L_8814B(x) | BIT_ACH4_TXBD_DESA_L_8814B(v)) + +/* 2 REG_ACH4_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_ACH4_TXBD_DESA_H_8814B 0 +#define BIT_MASK_ACH4_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_ACH4_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_ACH4_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_ACH4_TXBD_DESA_H_8814B) +#define BITS_ACH4_TXBD_DESA_H_8814B \ + (BIT_MASK_ACH4_TXBD_DESA_H_8814B << BIT_SHIFT_ACH4_TXBD_DESA_H_8814B) +#define BIT_CLEAR_ACH4_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_ACH4_TXBD_DESA_H_8814B)) +#define BIT_GET_ACH4_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_ACH4_TXBD_DESA_H_8814B) & \ + BIT_MASK_ACH4_TXBD_DESA_H_8814B) +#define BIT_SET_ACH4_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_ACH4_TXBD_DESA_H_8814B(x) | BIT_ACH4_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI8Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI8Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI8Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI8Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI8Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI8Q_TXBD_DESA_L_8814B) +#define BITS_HI8Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI8Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI8Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI8Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI8Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI8Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI8Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI8Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI8Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI8Q_TXBD_DESA_L_8814B(x) | BIT_HI8Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI8Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI8Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI8Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI8Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI8Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI8Q_TXBD_DESA_H_8814B) +#define BITS_HI8Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI8Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI8Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI8Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI8Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI8Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI8Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI8Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI8Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI8Q_TXBD_DESA_H_8814B(x) | BIT_HI8Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI9Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI9Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI9Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI9Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI9Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI9Q_TXBD_DESA_L_8814B) +#define BITS_HI9Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI9Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI9Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI9Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI9Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI9Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI9Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI9Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI9Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI9Q_TXBD_DESA_L_8814B(x) | BIT_HI9Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI9Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI9Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI9Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI9Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI9Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI9Q_TXBD_DESA_H_8814B) +#define BITS_HI9Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI9Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI9Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI9Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI9Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI9Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI9Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI9Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI9Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI9Q_TXBD_DESA_H_8814B(x) | BIT_HI9Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI10Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI10Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI10Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI10Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI10Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI10Q_TXBD_DESA_L_8814B) +#define BITS_HI10Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI10Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI10Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI10Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI10Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI10Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI10Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI10Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI10Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI10Q_TXBD_DESA_L_8814B(x) | BIT_HI10Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI10Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI10Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI10Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI10Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI10Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI10Q_TXBD_DESA_H_8814B) +#define BITS_HI10Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI10Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI10Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI10Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI10Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI10Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI10Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI10Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI10Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI10Q_TXBD_DESA_H_8814B(x) | BIT_HI10Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI11Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI11Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI11Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI11Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI11Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI11Q_TXBD_DESA_L_8814B) +#define BITS_HI11Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI11Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI11Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI11Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI11Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI11Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI11Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI11Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI11Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI11Q_TXBD_DESA_L_8814B(x) | BIT_HI11Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI11Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI11Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI11Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI11Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI11Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI11Q_TXBD_DESA_H_8814B) +#define BITS_HI11Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI11Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI11Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI11Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI11Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI11Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI11Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI11Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI11Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI11Q_TXBD_DESA_H_8814B(x) | BIT_HI11Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI12Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI12Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI12Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI12Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI12Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI12Q_TXBD_DESA_L_8814B) +#define BITS_HI12Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI12Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI12Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI12Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI12Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI12Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI12Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI12Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI12Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI12Q_TXBD_DESA_L_8814B(x) | BIT_HI12Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI12Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI12Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI12Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI12Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI12Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI12Q_TXBD_DESA_H_8814B) +#define BITS_HI12Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI12Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI12Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI12Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI12Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI12Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI12Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI12Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI12Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI12Q_TXBD_DESA_H_8814B(x) | BIT_HI12Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI13Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI13Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI13Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI13Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI13Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI13Q_TXBD_DESA_L_8814B) +#define BITS_HI13Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI13Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI13Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI13Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI13Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI13Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI13Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI13Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI13Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI13Q_TXBD_DESA_L_8814B(x) | BIT_HI13Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI13Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI13Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI13Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI13Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI13Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI13Q_TXBD_DESA_H_8814B) +#define BITS_HI13Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI13Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI13Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI13Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI13Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI13Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI13Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI13Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI13Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI13Q_TXBD_DESA_H_8814B(x) | BIT_HI13Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI14Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI14Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI14Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI14Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI14Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI14Q_TXBD_DESA_L_8814B) +#define BITS_HI14Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI14Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI14Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI14Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI14Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI14Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI14Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI14Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI14Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI14Q_TXBD_DESA_L_8814B(x) | BIT_HI14Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI14Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI14Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI14Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI14Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI14Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI14Q_TXBD_DESA_H_8814B) +#define BITS_HI14Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI14Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI14Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI14Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI14Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI14Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI14Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI14Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI14Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI14Q_TXBD_DESA_H_8814B(x) | BIT_HI14Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI15Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI15Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI15Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI15Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI15Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI15Q_TXBD_DESA_L_8814B) +#define BITS_HI15Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI15Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI15Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI15Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI15Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI15Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI15Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI15Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI15Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI15Q_TXBD_DESA_L_8814B(x) | BIT_HI15Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI15Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI15Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI15Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI15Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI15Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI15Q_TXBD_DESA_H_8814B) +#define BITS_HI15Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI15Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI15Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI15Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI15Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI15Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI15Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI15Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI15Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI15Q_TXBD_DESA_H_8814B(x) | BIT_HI15Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI16Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI16Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI16Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI16Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI16Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI16Q_TXBD_DESA_L_8814B) +#define BITS_HI16Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI16Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI16Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI16Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI16Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI16Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI16Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI16Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI16Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI16Q_TXBD_DESA_L_8814B(x) | BIT_HI16Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI16Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI16Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI16Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI16Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI16Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI16Q_TXBD_DESA_H_8814B) +#define BITS_HI16Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI16Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI16Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI16Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI16Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI16Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI16Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI16Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI16Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI16Q_TXBD_DESA_H_8814B(x) | BIT_HI16Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI17Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI17Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI17Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI17Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI17Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI17Q_TXBD_DESA_L_8814B) +#define BITS_HI17Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI17Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI17Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI17Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI17Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI17Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI17Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI17Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI17Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI17Q_TXBD_DESA_L_8814B(x) | BIT_HI17Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI17Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI17Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI17Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI17Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI17Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI17Q_TXBD_DESA_H_8814B) +#define BITS_HI17Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI17Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI17Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI17Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI17Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI17Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI17Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI17Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI17Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI17Q_TXBD_DESA_H_8814B(x) | BIT_HI17Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI18Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI18Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI18Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI18Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI18Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI18Q_TXBD_DESA_L_8814B) +#define BITS_HI18Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI18Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI18Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI18Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI18Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI18Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI18Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI18Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI18Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI18Q_TXBD_DESA_L_8814B(x) | BIT_HI18Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI18Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI18Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI18Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI18Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI18Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI18Q_TXBD_DESA_H_8814B) +#define BITS_HI18Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI18Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI18Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI18Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI18Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI18Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI18Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI18Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI18Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI18Q_TXBD_DESA_H_8814B(x) | BIT_HI18Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_HI19Q_TXBD_DESA_L_8814B */ + +#define BIT_SHIFT_HI19Q_TXBD_DESA_L_8814B 0 +#define BIT_MASK_HI19Q_TXBD_DESA_L_8814B 0xffffffffL +#define BIT_HI19Q_TXBD_DESA_L_8814B(x) \ + (((x) & BIT_MASK_HI19Q_TXBD_DESA_L_8814B) \ + << BIT_SHIFT_HI19Q_TXBD_DESA_L_8814B) +#define BITS_HI19Q_TXBD_DESA_L_8814B \ + (BIT_MASK_HI19Q_TXBD_DESA_L_8814B << BIT_SHIFT_HI19Q_TXBD_DESA_L_8814B) +#define BIT_CLEAR_HI19Q_TXBD_DESA_L_8814B(x) \ + ((x) & (~BITS_HI19Q_TXBD_DESA_L_8814B)) +#define BIT_GET_HI19Q_TXBD_DESA_L_8814B(x) \ + (((x) >> BIT_SHIFT_HI19Q_TXBD_DESA_L_8814B) & \ + BIT_MASK_HI19Q_TXBD_DESA_L_8814B) +#define BIT_SET_HI19Q_TXBD_DESA_L_8814B(x, v) \ + (BIT_CLEAR_HI19Q_TXBD_DESA_L_8814B(x) | BIT_HI19Q_TXBD_DESA_L_8814B(v)) + +/* 2 REG_HI19Q_TXBD_DESA_H_8814B */ + +#define BIT_SHIFT_HI19Q_TXBD_DESA_H_8814B 0 +#define BIT_MASK_HI19Q_TXBD_DESA_H_8814B 0xffffffffL +#define BIT_HI19Q_TXBD_DESA_H_8814B(x) \ + (((x) & BIT_MASK_HI19Q_TXBD_DESA_H_8814B) \ + << BIT_SHIFT_HI19Q_TXBD_DESA_H_8814B) +#define BITS_HI19Q_TXBD_DESA_H_8814B \ + (BIT_MASK_HI19Q_TXBD_DESA_H_8814B << BIT_SHIFT_HI19Q_TXBD_DESA_H_8814B) +#define BIT_CLEAR_HI19Q_TXBD_DESA_H_8814B(x) \ + ((x) & (~BITS_HI19Q_TXBD_DESA_H_8814B)) +#define BIT_GET_HI19Q_TXBD_DESA_H_8814B(x) \ + (((x) >> BIT_SHIFT_HI19Q_TXBD_DESA_H_8814B) & \ + BIT_MASK_HI19Q_TXBD_DESA_H_8814B) +#define BIT_SET_HI19Q_TXBD_DESA_H_8814B(x, v) \ + (BIT_CLEAR_HI19Q_TXBD_DESA_H_8814B(x) | BIT_HI19Q_TXBD_DESA_H_8814B(v)) + +/* 2 REG_BD_RWPTR_CLR6_8814B */ + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CLR_P0HI19Q_HW_IDX_8814B BIT(25) +#define BIT_CLR_P0HI18Q_HW_IDX_8814B BIT(24) +#define BIT_CLR_P0HI17Q_HW_IDX_8814B BIT(23) +#define BIT_CLR_P0HI16Q_HW_IDX_8814B BIT(22) + +/* 2 REG_NOT_VALID_8814B */ +#define BIT_CLR_P0HI19Q_HOST_IDX_8814B BIT(9) +#define BIT_CLR_P0HI18Q_HOST_IDX_8814B BIT(8) +#define BIT_CLR_P0HI17Q_HOST_IDX_8814B BIT(7) +#define BIT_CLR_P0HI16Q_HOST_IDX_8814B BIT(6) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_P0HI16Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI16Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI16Q_HW_IDX_8814B 0xfff +#define BIT_P0HI16Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI16Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI16Q_HW_IDX_8814B) +#define BITS_P0HI16Q_HW_IDX_8814B \ + (BIT_MASK_P0HI16Q_HW_IDX_8814B << BIT_SHIFT_P0HI16Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI16Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI16Q_HW_IDX_8814B)) +#define BIT_GET_P0HI16Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI16Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI16Q_HW_IDX_8814B) +#define BIT_SET_P0HI16Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI16Q_HW_IDX_8814B(x) | BIT_P0HI16Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI16Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI16Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI16Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI16Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI16Q_HOST_IDX_8814B) +#define BITS_P0HI16Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI16Q_HOST_IDX_8814B << BIT_SHIFT_P0HI16Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI16Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI16Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI16Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI16Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI16Q_HOST_IDX_8814B) +#define BIT_SET_P0HI16Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI16Q_HOST_IDX_8814B(x) | BIT_P0HI16Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI17Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI17Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI17Q_HW_IDX_8814B 0xfff +#define BIT_P0HI17Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI17Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI17Q_HW_IDX_8814B) +#define BITS_P0HI17Q_HW_IDX_8814B \ + (BIT_MASK_P0HI17Q_HW_IDX_8814B << BIT_SHIFT_P0HI17Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI17Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI17Q_HW_IDX_8814B)) +#define BIT_GET_P0HI17Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI17Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI17Q_HW_IDX_8814B) +#define BIT_SET_P0HI17Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI17Q_HW_IDX_8814B(x) | BIT_P0HI17Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI17Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI17Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI17Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI17Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI17Q_HOST_IDX_8814B) +#define BITS_P0HI17Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI17Q_HOST_IDX_8814B << BIT_SHIFT_P0HI17Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI17Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI17Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI17Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI17Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI17Q_HOST_IDX_8814B) +#define BIT_SET_P0HI17Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI17Q_HOST_IDX_8814B(x) | BIT_P0HI17Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI18Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI18Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI18Q_HW_IDX_8814B 0xfff +#define BIT_P0HI18Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI18Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI18Q_HW_IDX_8814B) +#define BITS_P0HI18Q_HW_IDX_8814B \ + (BIT_MASK_P0HI18Q_HW_IDX_8814B << BIT_SHIFT_P0HI18Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI18Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI18Q_HW_IDX_8814B)) +#define BIT_GET_P0HI18Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI18Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI18Q_HW_IDX_8814B) +#define BIT_SET_P0HI18Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI18Q_HW_IDX_8814B(x) | BIT_P0HI18Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI18Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI18Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI18Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI18Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI18Q_HOST_IDX_8814B) +#define BITS_P0HI18Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI18Q_HOST_IDX_8814B << BIT_SHIFT_P0HI18Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI18Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI18Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI18Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI18Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI18Q_HOST_IDX_8814B) +#define BIT_SET_P0HI18Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI18Q_HOST_IDX_8814B(x) | BIT_P0HI18Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI19Q_TXBD_IDX_8814B */ + +#define BIT_SHIFT_P0HI19Q_HW_IDX_8814B 16 +#define BIT_MASK_P0HI19Q_HW_IDX_8814B 0xfff +#define BIT_P0HI19Q_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI19Q_HW_IDX_8814B) \ + << BIT_SHIFT_P0HI19Q_HW_IDX_8814B) +#define BITS_P0HI19Q_HW_IDX_8814B \ + (BIT_MASK_P0HI19Q_HW_IDX_8814B << BIT_SHIFT_P0HI19Q_HW_IDX_8814B) +#define BIT_CLEAR_P0HI19Q_HW_IDX_8814B(x) ((x) & (~BITS_P0HI19Q_HW_IDX_8814B)) +#define BIT_GET_P0HI19Q_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI19Q_HW_IDX_8814B) & \ + BIT_MASK_P0HI19Q_HW_IDX_8814B) +#define BIT_SET_P0HI19Q_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI19Q_HW_IDX_8814B(x) | BIT_P0HI19Q_HW_IDX_8814B(v)) + +#define BIT_SHIFT_P0HI19Q_HOST_IDX_8814B 0 +#define BIT_MASK_P0HI19Q_HOST_IDX_8814B 0xfff +#define BIT_P0HI19Q_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_P0HI19Q_HOST_IDX_8814B) \ + << BIT_SHIFT_P0HI19Q_HOST_IDX_8814B) +#define BITS_P0HI19Q_HOST_IDX_8814B \ + (BIT_MASK_P0HI19Q_HOST_IDX_8814B << BIT_SHIFT_P0HI19Q_HOST_IDX_8814B) +#define BIT_CLEAR_P0HI19Q_HOST_IDX_8814B(x) \ + ((x) & (~BITS_P0HI19Q_HOST_IDX_8814B)) +#define BIT_GET_P0HI19Q_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI19Q_HOST_IDX_8814B) & \ + BIT_MASK_P0HI19Q_HOST_IDX_8814B) +#define BIT_SET_P0HI19Q_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_P0HI19Q_HOST_IDX_8814B(x) | BIT_P0HI19Q_HOST_IDX_8814B(v)) + +/* 2 REG_P0HI16Q_HI17Q_TXBD_NUM_8814B */ +#define BIT_P0HI17Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI17Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI17Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI17Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI17Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI17Q_DESC_MODE_8814B) +#define BITS_P0HI17Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI17Q_DESC_MODE_8814B << BIT_SHIFT_P0HI17Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI17Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI17Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI17Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI17Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI17Q_DESC_MODE_8814B) +#define BIT_SET_P0HI17Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI17Q_DESC_MODE_8814B(x) | BIT_P0HI17Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI17Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI17Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI17Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI17Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI17Q_DESC_NUM_8814B) +#define BITS_P0HI17Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI17Q_DESC_NUM_8814B << BIT_SHIFT_P0HI17Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI17Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI17Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI17Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI17Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI17Q_DESC_NUM_8814B) +#define BIT_SET_P0HI17Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI17Q_DESC_NUM_8814B(x) | BIT_P0HI17Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI16Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI16Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI16Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI16Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI16Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI16Q_DESC_MODE_8814B) +#define BITS_P0HI16Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI16Q_DESC_MODE_8814B << BIT_SHIFT_P0HI16Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI16Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI16Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI16Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI16Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI16Q_DESC_MODE_8814B) +#define BIT_SET_P0HI16Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI16Q_DESC_MODE_8814B(x) | BIT_P0HI16Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI16Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI16Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI16Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI16Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI16Q_DESC_NUM_8814B) +#define BITS_P0HI16Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI16Q_DESC_NUM_8814B << BIT_SHIFT_P0HI16Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI16Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI16Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI16Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI16Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI16Q_DESC_NUM_8814B) +#define BIT_SET_P0HI16Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI16Q_DESC_NUM_8814B(x) | BIT_P0HI16Q_DESC_NUM_8814B(v)) + +/* 2 REG_P0HI18Q_HI19Q_TXBD_NUM_8814B */ +#define BIT_P0HI19Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI19Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI19Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI19Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI19Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI19Q_DESC_MODE_8814B) +#define BITS_P0HI19Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI19Q_DESC_MODE_8814B << BIT_SHIFT_P0HI19Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI19Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI19Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI19Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI19Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI19Q_DESC_MODE_8814B) +#define BIT_SET_P0HI19Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI19Q_DESC_MODE_8814B(x) | BIT_P0HI19Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI19Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI19Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI19Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI19Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI19Q_DESC_NUM_8814B) +#define BITS_P0HI19Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI19Q_DESC_NUM_8814B << BIT_SHIFT_P0HI19Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI19Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI19Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI19Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI19Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI19Q_DESC_NUM_8814B) +#define BIT_SET_P0HI19Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI19Q_DESC_NUM_8814B(x) | BIT_P0HI19Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI18Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI18Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI18Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI18Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI18Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI18Q_DESC_MODE_8814B) +#define BITS_P0HI18Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI18Q_DESC_MODE_8814B << BIT_SHIFT_P0HI18Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI18Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI18Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI18Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI18Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI18Q_DESC_MODE_8814B) +#define BIT_SET_P0HI18Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI18Q_DESC_MODE_8814B(x) | BIT_P0HI18Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI18Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI18Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI18Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI18Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI18Q_DESC_NUM_8814B) +#define BITS_P0HI18Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI18Q_DESC_NUM_8814B << BIT_SHIFT_P0HI18Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI18Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI18Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI18Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI18Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI18Q_DESC_NUM_8814B) +#define BIT_SET_P0HI18Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI18Q_DESC_NUM_8814B(x) | BIT_P0HI18Q_DESC_NUM_8814B(v)) + +/* 2 REG_PCIE_HISR0_8814B */ +#define BIT_PSTIMER_2_8814B BIT(31) +#define BIT_PSTIMER_1_8814B BIT(30) +#define BIT_PSTIMER_0_8814B BIT(29) +#define BIT_GTINT4_8814B BIT(28) +#define BIT_GTINT3_8814B BIT(27) +#define BIT_TXBCN0ERR_8814B BIT(26) +#define BIT_TXBCN0OK_8814B BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8814B BIT(24) +#define BIT_TXDMA_START_INT_8814B BIT(23) +#define BIT_TXDMA_STOP_INT_8814B BIT(22) +#define BIT_HISR7_IND_8814B BIT(21) +#define BIT_BCNDMAINT0_8814B BIT(20) +#define BIT_HISR6_IND_8814B BIT(19) +#define BIT_HISR5_IND_8814B BIT(18) +#define BIT_HISR4_IND_8814B BIT(17) +#define BIT_BCNDERR0_8814B BIT(16) +#define BIT_HSISR_IND_ON_INT_8814B BIT(15) +#define BIT_HISR3_IND_8814B BIT(14) +#define BIT_HISR2_IND_8814B BIT(13) +#define BIT_HISR1_IND_8814B BIT(11) +#define BIT_C2HCMD_8814B BIT(10) +#define BIT_CPWM2_8814B BIT(9) +#define BIT_CPWM_8814B BIT(8) +#define BIT_TXDMAOK_CHANNEL15_8814B BIT(7) +#define BIT_TXDMAOK_CHANNEL14_8814B BIT(6) +#define BIT_TXDMAOK_CHANNEL3_8814B BIT(5) +#define BIT_TXDMAOK_CHANNEL2_8814B BIT(4) +#define BIT_TXDMAOK_CHANNEL1_8814B BIT(3) +#define BIT_TXDMAOK_CHANNEL0_8814B BIT(2) +#define BIT_RDU_8814B BIT(1) +#define BIT_RXOK_8814B BIT(0) + +/* 2 REG_PCIE_HISR1_8814B */ +#define BIT_PRE_TX_ERR_INT_8814B BIT(31) +#define BIT_TXFIFO_TH_INT_8814B BIT(30) +#define BIT_BTON_STS_UPDATE_INT_8814B BIT(29) +#define BIT_BCNDMAINT7_8814B BIT(27) +#define BIT_BCNDMAINT6_8814B BIT(26) +#define BIT_BCNDMAINT5_8814B BIT(25) +#define BIT_BCNDMAINT4_8814B BIT(24) +#define BIT_BCNDMAINT3_8814B BIT(23) +#define BIT_BCNDMAINT2_8814B BIT(22) +#define BIT_BCNDMAINT1_8814B BIT(21) +#define BIT_BCNDERR7_8814B BIT(20) +#define BIT_BCNDERR6_8814B BIT(19) +#define BIT_BCNDERR5_8814B BIT(18) +#define BIT_BCNDERR4_8814B BIT(17) +#define BIT_BCNDERR3_8814B BIT(16) +#define BIT_BCNDERR2_8814B BIT(15) +#define BIT_BCNDERR1_8814B BIT(14) +#define BIT_ATIMEND_8814B BIT(12) +#define BIT_TXERR_INT_8814B BIT(11) +#define BIT_RXERR_INT_8814B BIT(10) +#define BIT_TXFOVW_8814B BIT(9) +#define BIT_FOVW_8814B BIT(8) +#define BIT_CPU_MGQ_EARLY_INT_8814B BIT(6) +#define BIT_CPU_MGQ_TXDONE_8814B BIT(5) +#define BIT_PSTIMER_5_8814B BIT(4) +#define BIT_PSTIMER_4_8814B BIT(3) +#define BIT_PSTIMER_3_8814B BIT(2) +#define BIT_CPUMGQ_TX_TIMER_8814B BIT(1) +#define BIT_BB_STOPRX_INT_8814B BIT(0) + +/* 2 REG_P0HI8Q_HI9Q_TXBD_NUM_8814B */ +#define BIT_P0HI9Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI9Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI9Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI9Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI9Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI9Q_DESC_MODE_8814B) +#define BITS_P0HI9Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI9Q_DESC_MODE_8814B << BIT_SHIFT_P0HI9Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI9Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI9Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI9Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI9Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI9Q_DESC_MODE_8814B) +#define BIT_SET_P0HI9Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI9Q_DESC_MODE_8814B(x) | BIT_P0HI9Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI9Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI9Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI9Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI9Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI9Q_DESC_NUM_8814B) +#define BITS_P0HI9Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI9Q_DESC_NUM_8814B << BIT_SHIFT_P0HI9Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI9Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI9Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI9Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI9Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI9Q_DESC_NUM_8814B) +#define BIT_SET_P0HI9Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI9Q_DESC_NUM_8814B(x) | BIT_P0HI9Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI8Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI8Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI8Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI8Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI8Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI8Q_DESC_MODE_8814B) +#define BITS_P0HI8Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI8Q_DESC_MODE_8814B << BIT_SHIFT_P0HI8Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI8Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI8Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI8Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI8Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI8Q_DESC_MODE_8814B) +#define BIT_SET_P0HI8Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI8Q_DESC_MODE_8814B(x) | BIT_P0HI8Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI8Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI8Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI8Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI8Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI8Q_DESC_NUM_8814B) +#define BITS_P0HI8Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI8Q_DESC_NUM_8814B << BIT_SHIFT_P0HI8Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI8Q_DESC_NUM_8814B(x) ((x) & (~BITS_P0HI8Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI8Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI8Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI8Q_DESC_NUM_8814B) +#define BIT_SET_P0HI8Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI8Q_DESC_NUM_8814B(x) | BIT_P0HI8Q_DESC_NUM_8814B(v)) + +/* 2 REG_P0HI10Q_HI11Q_TXBD_NUM_8814B */ +#define BIT_P0HI11Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI11Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI11Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI11Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI11Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI11Q_DESC_MODE_8814B) +#define BITS_P0HI11Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI11Q_DESC_MODE_8814B << BIT_SHIFT_P0HI11Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI11Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI11Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI11Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI11Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI11Q_DESC_MODE_8814B) +#define BIT_SET_P0HI11Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI11Q_DESC_MODE_8814B(x) | BIT_P0HI11Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI11Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI11Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI11Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI11Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI11Q_DESC_NUM_8814B) +#define BITS_P0HI11Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI11Q_DESC_NUM_8814B << BIT_SHIFT_P0HI11Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI11Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI11Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI11Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI11Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI11Q_DESC_NUM_8814B) +#define BIT_SET_P0HI11Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI11Q_DESC_NUM_8814B(x) | BIT_P0HI11Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI10Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI10Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI10Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI10Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI10Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI10Q_DESC_MODE_8814B) +#define BITS_P0HI10Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI10Q_DESC_MODE_8814B << BIT_SHIFT_P0HI10Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI10Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI10Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI10Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI10Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI10Q_DESC_MODE_8814B) +#define BIT_SET_P0HI10Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI10Q_DESC_MODE_8814B(x) | BIT_P0HI10Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI10Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI10Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI10Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI10Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI10Q_DESC_NUM_8814B) +#define BITS_P0HI10Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI10Q_DESC_NUM_8814B << BIT_SHIFT_P0HI10Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI10Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI10Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI10Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI10Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI10Q_DESC_NUM_8814B) +#define BIT_SET_P0HI10Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI10Q_DESC_NUM_8814B(x) | BIT_P0HI10Q_DESC_NUM_8814B(v)) + +/* 2 REG_P0HI12Q_HI13Q_TXBD_NUM_8814B */ +#define BIT_P0HI13Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI13Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI13Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI13Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI13Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI13Q_DESC_MODE_8814B) +#define BITS_P0HI13Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI13Q_DESC_MODE_8814B << BIT_SHIFT_P0HI13Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI13Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI13Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI13Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI13Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI13Q_DESC_MODE_8814B) +#define BIT_SET_P0HI13Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI13Q_DESC_MODE_8814B(x) | BIT_P0HI13Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI13Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI13Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI13Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI13Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI13Q_DESC_NUM_8814B) +#define BITS_P0HI13Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI13Q_DESC_NUM_8814B << BIT_SHIFT_P0HI13Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI13Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI13Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI13Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI13Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI13Q_DESC_NUM_8814B) +#define BIT_SET_P0HI13Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI13Q_DESC_NUM_8814B(x) | BIT_P0HI13Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI12Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI12Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI12Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI12Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI12Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI12Q_DESC_MODE_8814B) +#define BITS_P0HI12Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI12Q_DESC_MODE_8814B << BIT_SHIFT_P0HI12Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI12Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI12Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI12Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI12Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI12Q_DESC_MODE_8814B) +#define BIT_SET_P0HI12Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI12Q_DESC_MODE_8814B(x) | BIT_P0HI12Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI12Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI12Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI12Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI12Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI12Q_DESC_NUM_8814B) +#define BITS_P0HI12Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI12Q_DESC_NUM_8814B << BIT_SHIFT_P0HI12Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI12Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI12Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI12Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI12Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI12Q_DESC_NUM_8814B) +#define BIT_SET_P0HI12Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI12Q_DESC_NUM_8814B(x) | BIT_P0HI12Q_DESC_NUM_8814B(v)) + +/* 2 REG_P0HI14Q_HI15Q_TXBD_NUM_8814B */ +#define BIT_P0HI15Q_FLAG_8814B BIT(30) + +#define BIT_SHIFT_P0HI15Q_DESC_MODE_8814B 28 +#define BIT_MASK_P0HI15Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI15Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI15Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI15Q_DESC_MODE_8814B) +#define BITS_P0HI15Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI15Q_DESC_MODE_8814B << BIT_SHIFT_P0HI15Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI15Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI15Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI15Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI15Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI15Q_DESC_MODE_8814B) +#define BIT_SET_P0HI15Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI15Q_DESC_MODE_8814B(x) | BIT_P0HI15Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI15Q_DESC_NUM_8814B 16 +#define BIT_MASK_P0HI15Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI15Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI15Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI15Q_DESC_NUM_8814B) +#define BITS_P0HI15Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI15Q_DESC_NUM_8814B << BIT_SHIFT_P0HI15Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI15Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI15Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI15Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI15Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI15Q_DESC_NUM_8814B) +#define BIT_SET_P0HI15Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI15Q_DESC_NUM_8814B(x) | BIT_P0HI15Q_DESC_NUM_8814B(v)) + +#define BIT_P0HI14Q_FLAG_8814B BIT(14) + +#define BIT_SHIFT_P0HI14Q_DESC_MODE_8814B 12 +#define BIT_MASK_P0HI14Q_DESC_MODE_8814B 0x3 +#define BIT_P0HI14Q_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_P0HI14Q_DESC_MODE_8814B) \ + << BIT_SHIFT_P0HI14Q_DESC_MODE_8814B) +#define BITS_P0HI14Q_DESC_MODE_8814B \ + (BIT_MASK_P0HI14Q_DESC_MODE_8814B << BIT_SHIFT_P0HI14Q_DESC_MODE_8814B) +#define BIT_CLEAR_P0HI14Q_DESC_MODE_8814B(x) \ + ((x) & (~BITS_P0HI14Q_DESC_MODE_8814B)) +#define BIT_GET_P0HI14Q_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI14Q_DESC_MODE_8814B) & \ + BIT_MASK_P0HI14Q_DESC_MODE_8814B) +#define BIT_SET_P0HI14Q_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_P0HI14Q_DESC_MODE_8814B(x) | BIT_P0HI14Q_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_P0HI14Q_DESC_NUM_8814B 0 +#define BIT_MASK_P0HI14Q_DESC_NUM_8814B 0xfff +#define BIT_P0HI14Q_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_P0HI14Q_DESC_NUM_8814B) \ + << BIT_SHIFT_P0HI14Q_DESC_NUM_8814B) +#define BITS_P0HI14Q_DESC_NUM_8814B \ + (BIT_MASK_P0HI14Q_DESC_NUM_8814B << BIT_SHIFT_P0HI14Q_DESC_NUM_8814B) +#define BIT_CLEAR_P0HI14Q_DESC_NUM_8814B(x) \ + ((x) & (~BITS_P0HI14Q_DESC_NUM_8814B)) +#define BIT_GET_P0HI14Q_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_P0HI14Q_DESC_NUM_8814B) & \ + BIT_MASK_P0HI14Q_DESC_NUM_8814B) +#define BIT_SET_P0HI14Q_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_P0HI14Q_DESC_NUM_8814B(x) | BIT_P0HI14Q_DESC_NUM_8814B(v)) + +/* 2 REG_ACH6_ACH7_TXBD_NUM_8814B */ +#define BIT_PCIE_ACH7_FLAG_8814B BIT(30) + +#define BIT_SHIFT_ACH7_DESC_MODE_8814B 28 +#define BIT_MASK_ACH7_DESC_MODE_8814B 0x3 +#define BIT_ACH7_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH7_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH7_DESC_MODE_8814B) +#define BITS_ACH7_DESC_MODE_8814B \ + (BIT_MASK_ACH7_DESC_MODE_8814B << BIT_SHIFT_ACH7_DESC_MODE_8814B) +#define BIT_CLEAR_ACH7_DESC_MODE_8814B(x) ((x) & (~BITS_ACH7_DESC_MODE_8814B)) +#define BIT_GET_ACH7_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH7_DESC_MODE_8814B) & \ + BIT_MASK_ACH7_DESC_MODE_8814B) +#define BIT_SET_ACH7_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH7_DESC_MODE_8814B(x) | BIT_ACH7_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH7_DESC_NUM_8814B 16 +#define BIT_MASK_ACH7_DESC_NUM_8814B 0xfff +#define BIT_ACH7_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH7_DESC_NUM_8814B) << BIT_SHIFT_ACH7_DESC_NUM_8814B) +#define BITS_ACH7_DESC_NUM_8814B \ + (BIT_MASK_ACH7_DESC_NUM_8814B << BIT_SHIFT_ACH7_DESC_NUM_8814B) +#define BIT_CLEAR_ACH7_DESC_NUM_8814B(x) ((x) & (~BITS_ACH7_DESC_NUM_8814B)) +#define BIT_GET_ACH7_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH7_DESC_NUM_8814B) & BIT_MASK_ACH7_DESC_NUM_8814B) +#define BIT_SET_ACH7_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH7_DESC_NUM_8814B(x) | BIT_ACH7_DESC_NUM_8814B(v)) + +#define BIT_PCIE_ACH6_FLAG_8814B BIT(14) + +#define BIT_SHIFT_ACH6_DESC_MODE_8814B 12 +#define BIT_MASK_ACH6_DESC_MODE_8814B 0x3 +#define BIT_ACH6_DESC_MODE_8814B(x) \ + (((x) & BIT_MASK_ACH6_DESC_MODE_8814B) \ + << BIT_SHIFT_ACH6_DESC_MODE_8814B) +#define BITS_ACH6_DESC_MODE_8814B \ + (BIT_MASK_ACH6_DESC_MODE_8814B << BIT_SHIFT_ACH6_DESC_MODE_8814B) +#define BIT_CLEAR_ACH6_DESC_MODE_8814B(x) ((x) & (~BITS_ACH6_DESC_MODE_8814B)) +#define BIT_GET_ACH6_DESC_MODE_8814B(x) \ + (((x) >> BIT_SHIFT_ACH6_DESC_MODE_8814B) & \ + BIT_MASK_ACH6_DESC_MODE_8814B) +#define BIT_SET_ACH6_DESC_MODE_8814B(x, v) \ + (BIT_CLEAR_ACH6_DESC_MODE_8814B(x) | BIT_ACH6_DESC_MODE_8814B(v)) + +#define BIT_SHIFT_ACH6_DESC_NUM_8814B 0 +#define BIT_MASK_ACH6_DESC_NUM_8814B 0xfff +#define BIT_ACH6_DESC_NUM_8814B(x) \ + (((x) & BIT_MASK_ACH6_DESC_NUM_8814B) << BIT_SHIFT_ACH6_DESC_NUM_8814B) +#define BITS_ACH6_DESC_NUM_8814B \ + (BIT_MASK_ACH6_DESC_NUM_8814B << BIT_SHIFT_ACH6_DESC_NUM_8814B) +#define BIT_CLEAR_ACH6_DESC_NUM_8814B(x) ((x) & (~BITS_ACH6_DESC_NUM_8814B)) +#define BIT_GET_ACH6_DESC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ACH6_DESC_NUM_8814B) & BIT_MASK_ACH6_DESC_NUM_8814B) +#define BIT_SET_ACH6_DESC_NUM_8814B(x, v) \ + (BIT_CLEAR_ACH6_DESC_NUM_8814B(x) | BIT_ACH6_DESC_NUM_8814B(v)) + +/* 2 REG_ACH4_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH4_HW_IDX_8814B 16 +#define BIT_MASK_ACH4_HW_IDX_8814B 0xfff +#define BIT_ACH4_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH4_HW_IDX_8814B) << BIT_SHIFT_ACH4_HW_IDX_8814B) +#define BITS_ACH4_HW_IDX_8814B \ + (BIT_MASK_ACH4_HW_IDX_8814B << BIT_SHIFT_ACH4_HW_IDX_8814B) +#define BIT_CLEAR_ACH4_HW_IDX_8814B(x) ((x) & (~BITS_ACH4_HW_IDX_8814B)) +#define BIT_GET_ACH4_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH4_HW_IDX_8814B) & BIT_MASK_ACH4_HW_IDX_8814B) +#define BIT_SET_ACH4_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH4_HW_IDX_8814B(x) | BIT_ACH4_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH4_HOST_IDX_8814B 0 +#define BIT_MASK_ACH4_HOST_IDX_8814B 0xfff +#define BIT_ACH4_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH4_HOST_IDX_8814B) << BIT_SHIFT_ACH4_HOST_IDX_8814B) +#define BITS_ACH4_HOST_IDX_8814B \ + (BIT_MASK_ACH4_HOST_IDX_8814B << BIT_SHIFT_ACH4_HOST_IDX_8814B) +#define BIT_CLEAR_ACH4_HOST_IDX_8814B(x) ((x) & (~BITS_ACH4_HOST_IDX_8814B)) +#define BIT_GET_ACH4_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH4_HOST_IDX_8814B) & BIT_MASK_ACH4_HOST_IDX_8814B) +#define BIT_SET_ACH4_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH4_HOST_IDX_8814B(x) | BIT_ACH4_HOST_IDX_8814B(v)) + +/* 2 REG_ACH5_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH5_HW_IDX_8814B 16 +#define BIT_MASK_ACH5_HW_IDX_8814B 0xfff +#define BIT_ACH5_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH5_HW_IDX_8814B) << BIT_SHIFT_ACH5_HW_IDX_8814B) +#define BITS_ACH5_HW_IDX_8814B \ + (BIT_MASK_ACH5_HW_IDX_8814B << BIT_SHIFT_ACH5_HW_IDX_8814B) +#define BIT_CLEAR_ACH5_HW_IDX_8814B(x) ((x) & (~BITS_ACH5_HW_IDX_8814B)) +#define BIT_GET_ACH5_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH5_HW_IDX_8814B) & BIT_MASK_ACH5_HW_IDX_8814B) +#define BIT_SET_ACH5_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH5_HW_IDX_8814B(x) | BIT_ACH5_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH5_HOST_IDX_8814B 0 +#define BIT_MASK_ACH5_HOST_IDX_8814B 0xfff +#define BIT_ACH5_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH5_HOST_IDX_8814B) << BIT_SHIFT_ACH5_HOST_IDX_8814B) +#define BITS_ACH5_HOST_IDX_8814B \ + (BIT_MASK_ACH5_HOST_IDX_8814B << BIT_SHIFT_ACH5_HOST_IDX_8814B) +#define BIT_CLEAR_ACH5_HOST_IDX_8814B(x) ((x) & (~BITS_ACH5_HOST_IDX_8814B)) +#define BIT_GET_ACH5_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH5_HOST_IDX_8814B) & BIT_MASK_ACH5_HOST_IDX_8814B) +#define BIT_SET_ACH5_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH5_HOST_IDX_8814B(x) | BIT_ACH5_HOST_IDX_8814B(v)) + +/* 2 REG_ACH6_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH6_HW_IDX_8814B 16 +#define BIT_MASK_ACH6_HW_IDX_8814B 0xfff +#define BIT_ACH6_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH6_HW_IDX_8814B) << BIT_SHIFT_ACH6_HW_IDX_8814B) +#define BITS_ACH6_HW_IDX_8814B \ + (BIT_MASK_ACH6_HW_IDX_8814B << BIT_SHIFT_ACH6_HW_IDX_8814B) +#define BIT_CLEAR_ACH6_HW_IDX_8814B(x) ((x) & (~BITS_ACH6_HW_IDX_8814B)) +#define BIT_GET_ACH6_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH6_HW_IDX_8814B) & BIT_MASK_ACH6_HW_IDX_8814B) +#define BIT_SET_ACH6_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH6_HW_IDX_8814B(x) | BIT_ACH6_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH6_HOST_IDX_8814B 0 +#define BIT_MASK_ACH6_HOST_IDX_8814B 0xfff +#define BIT_ACH6_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH6_HOST_IDX_8814B) << BIT_SHIFT_ACH6_HOST_IDX_8814B) +#define BITS_ACH6_HOST_IDX_8814B \ + (BIT_MASK_ACH6_HOST_IDX_8814B << BIT_SHIFT_ACH6_HOST_IDX_8814B) +#define BIT_CLEAR_ACH6_HOST_IDX_8814B(x) ((x) & (~BITS_ACH6_HOST_IDX_8814B)) +#define BIT_GET_ACH6_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH6_HOST_IDX_8814B) & BIT_MASK_ACH6_HOST_IDX_8814B) +#define BIT_SET_ACH6_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH6_HOST_IDX_8814B(x) | BIT_ACH6_HOST_IDX_8814B(v)) + +/* 2 REG_ACH7_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH7_HW_IDX_8814B 16 +#define BIT_MASK_ACH7_HW_IDX_8814B 0xfff +#define BIT_ACH7_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH7_HW_IDX_8814B) << BIT_SHIFT_ACH7_HW_IDX_8814B) +#define BITS_ACH7_HW_IDX_8814B \ + (BIT_MASK_ACH7_HW_IDX_8814B << BIT_SHIFT_ACH7_HW_IDX_8814B) +#define BIT_CLEAR_ACH7_HW_IDX_8814B(x) ((x) & (~BITS_ACH7_HW_IDX_8814B)) +#define BIT_GET_ACH7_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH7_HW_IDX_8814B) & BIT_MASK_ACH7_HW_IDX_8814B) +#define BIT_SET_ACH7_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH7_HW_IDX_8814B(x) | BIT_ACH7_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH7_HOST_IDX_8814B 0 +#define BIT_MASK_ACH7_HOST_IDX_8814B 0xfff +#define BIT_ACH7_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH7_HOST_IDX_8814B) << BIT_SHIFT_ACH7_HOST_IDX_8814B) +#define BITS_ACH7_HOST_IDX_8814B \ + (BIT_MASK_ACH7_HOST_IDX_8814B << BIT_SHIFT_ACH7_HOST_IDX_8814B) +#define BIT_CLEAR_ACH7_HOST_IDX_8814B(x) ((x) & (~BITS_ACH7_HOST_IDX_8814B)) +#define BIT_GET_ACH7_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH7_HOST_IDX_8814B) & BIT_MASK_ACH7_HOST_IDX_8814B) +#define BIT_SET_ACH7_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH7_HOST_IDX_8814B(x) | BIT_ACH7_HOST_IDX_8814B(v)) + +/* 2 REG_ACH8_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH8_HW_IDX_8814B 16 +#define BIT_MASK_ACH8_HW_IDX_8814B 0xfff +#define BIT_ACH8_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH8_HW_IDX_8814B) << BIT_SHIFT_ACH8_HW_IDX_8814B) +#define BITS_ACH8_HW_IDX_8814B \ + (BIT_MASK_ACH8_HW_IDX_8814B << BIT_SHIFT_ACH8_HW_IDX_8814B) +#define BIT_CLEAR_ACH8_HW_IDX_8814B(x) ((x) & (~BITS_ACH8_HW_IDX_8814B)) +#define BIT_GET_ACH8_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH8_HW_IDX_8814B) & BIT_MASK_ACH8_HW_IDX_8814B) +#define BIT_SET_ACH8_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH8_HW_IDX_8814B(x) | BIT_ACH8_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH8_HOST_IDX_8814B 0 +#define BIT_MASK_ACH8_HOST_IDX_8814B 0xfff +#define BIT_ACH8_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH8_HOST_IDX_8814B) << BIT_SHIFT_ACH8_HOST_IDX_8814B) +#define BITS_ACH8_HOST_IDX_8814B \ + (BIT_MASK_ACH8_HOST_IDX_8814B << BIT_SHIFT_ACH8_HOST_IDX_8814B) +#define BIT_CLEAR_ACH8_HOST_IDX_8814B(x) ((x) & (~BITS_ACH8_HOST_IDX_8814B)) +#define BIT_GET_ACH8_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH8_HOST_IDX_8814B) & BIT_MASK_ACH8_HOST_IDX_8814B) +#define BIT_SET_ACH8_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH8_HOST_IDX_8814B(x) | BIT_ACH8_HOST_IDX_8814B(v)) + +/* 2 REG_ACH9_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH9_HW_IDX_8814B 16 +#define BIT_MASK_ACH9_HW_IDX_8814B 0xfff +#define BIT_ACH9_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH9_HW_IDX_8814B) << BIT_SHIFT_ACH9_HW_IDX_8814B) +#define BITS_ACH9_HW_IDX_8814B \ + (BIT_MASK_ACH9_HW_IDX_8814B << BIT_SHIFT_ACH9_HW_IDX_8814B) +#define BIT_CLEAR_ACH9_HW_IDX_8814B(x) ((x) & (~BITS_ACH9_HW_IDX_8814B)) +#define BIT_GET_ACH9_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH9_HW_IDX_8814B) & BIT_MASK_ACH9_HW_IDX_8814B) +#define BIT_SET_ACH9_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH9_HW_IDX_8814B(x) | BIT_ACH9_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH9_HOST_IDX_8814B 0 +#define BIT_MASK_ACH9_HOST_IDX_8814B 0xfff +#define BIT_ACH9_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH9_HOST_IDX_8814B) << BIT_SHIFT_ACH9_HOST_IDX_8814B) +#define BITS_ACH9_HOST_IDX_8814B \ + (BIT_MASK_ACH9_HOST_IDX_8814B << BIT_SHIFT_ACH9_HOST_IDX_8814B) +#define BIT_CLEAR_ACH9_HOST_IDX_8814B(x) ((x) & (~BITS_ACH9_HOST_IDX_8814B)) +#define BIT_GET_ACH9_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH9_HOST_IDX_8814B) & BIT_MASK_ACH9_HOST_IDX_8814B) +#define BIT_SET_ACH9_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH9_HOST_IDX_8814B(x) | BIT_ACH9_HOST_IDX_8814B(v)) + +/* 2 REG_ACH10_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH10_HW_IDX_8814B 16 +#define BIT_MASK_ACH10_HW_IDX_8814B 0xfff +#define BIT_ACH10_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH10_HW_IDX_8814B) << BIT_SHIFT_ACH10_HW_IDX_8814B) +#define BITS_ACH10_HW_IDX_8814B \ + (BIT_MASK_ACH10_HW_IDX_8814B << BIT_SHIFT_ACH10_HW_IDX_8814B) +#define BIT_CLEAR_ACH10_HW_IDX_8814B(x) ((x) & (~BITS_ACH10_HW_IDX_8814B)) +#define BIT_GET_ACH10_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH10_HW_IDX_8814B) & BIT_MASK_ACH10_HW_IDX_8814B) +#define BIT_SET_ACH10_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH10_HW_IDX_8814B(x) | BIT_ACH10_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH10_HOST_IDX_8814B 0 +#define BIT_MASK_ACH10_HOST_IDX_8814B 0xfff +#define BIT_ACH10_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH10_HOST_IDX_8814B) \ + << BIT_SHIFT_ACH10_HOST_IDX_8814B) +#define BITS_ACH10_HOST_IDX_8814B \ + (BIT_MASK_ACH10_HOST_IDX_8814B << BIT_SHIFT_ACH10_HOST_IDX_8814B) +#define BIT_CLEAR_ACH10_HOST_IDX_8814B(x) ((x) & (~BITS_ACH10_HOST_IDX_8814B)) +#define BIT_GET_ACH10_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH10_HOST_IDX_8814B) & \ + BIT_MASK_ACH10_HOST_IDX_8814B) +#define BIT_SET_ACH10_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH10_HOST_IDX_8814B(x) | BIT_ACH10_HOST_IDX_8814B(v)) + +/* 2 REG_ACH11_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH11_HW_IDX_8814B 16 +#define BIT_MASK_ACH11_HW_IDX_8814B 0xfff +#define BIT_ACH11_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH11_HW_IDX_8814B) << BIT_SHIFT_ACH11_HW_IDX_8814B) +#define BITS_ACH11_HW_IDX_8814B \ + (BIT_MASK_ACH11_HW_IDX_8814B << BIT_SHIFT_ACH11_HW_IDX_8814B) +#define BIT_CLEAR_ACH11_HW_IDX_8814B(x) ((x) & (~BITS_ACH11_HW_IDX_8814B)) +#define BIT_GET_ACH11_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH11_HW_IDX_8814B) & BIT_MASK_ACH11_HW_IDX_8814B) +#define BIT_SET_ACH11_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH11_HW_IDX_8814B(x) | BIT_ACH11_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH11_HOST_IDX_8814B 0 +#define BIT_MASK_ACH11_HOST_IDX_8814B 0xfff +#define BIT_ACH11_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH11_HOST_IDX_8814B) \ + << BIT_SHIFT_ACH11_HOST_IDX_8814B) +#define BITS_ACH11_HOST_IDX_8814B \ + (BIT_MASK_ACH11_HOST_IDX_8814B << BIT_SHIFT_ACH11_HOST_IDX_8814B) +#define BIT_CLEAR_ACH11_HOST_IDX_8814B(x) ((x) & (~BITS_ACH11_HOST_IDX_8814B)) +#define BIT_GET_ACH11_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH11_HOST_IDX_8814B) & \ + BIT_MASK_ACH11_HOST_IDX_8814B) +#define BIT_SET_ACH11_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH11_HOST_IDX_8814B(x) | BIT_ACH11_HOST_IDX_8814B(v)) + +/* 2 REG_ACH12_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH12_HW_IDX_8814B 16 +#define BIT_MASK_ACH12_HW_IDX_8814B 0xfff +#define BIT_ACH12_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH12_HW_IDX_8814B) << BIT_SHIFT_ACH12_HW_IDX_8814B) +#define BITS_ACH12_HW_IDX_8814B \ + (BIT_MASK_ACH12_HW_IDX_8814B << BIT_SHIFT_ACH12_HW_IDX_8814B) +#define BIT_CLEAR_ACH12_HW_IDX_8814B(x) ((x) & (~BITS_ACH12_HW_IDX_8814B)) +#define BIT_GET_ACH12_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH12_HW_IDX_8814B) & BIT_MASK_ACH12_HW_IDX_8814B) +#define BIT_SET_ACH12_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH12_HW_IDX_8814B(x) | BIT_ACH12_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH12_HOST_IDX_8814B 0 +#define BIT_MASK_ACH12_HOST_IDX_8814B 0xfff +#define BIT_ACH12_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH12_HOST_IDX_8814B) \ + << BIT_SHIFT_ACH12_HOST_IDX_8814B) +#define BITS_ACH12_HOST_IDX_8814B \ + (BIT_MASK_ACH12_HOST_IDX_8814B << BIT_SHIFT_ACH12_HOST_IDX_8814B) +#define BIT_CLEAR_ACH12_HOST_IDX_8814B(x) ((x) & (~BITS_ACH12_HOST_IDX_8814B)) +#define BIT_GET_ACH12_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH12_HOST_IDX_8814B) & \ + BIT_MASK_ACH12_HOST_IDX_8814B) +#define BIT_SET_ACH12_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH12_HOST_IDX_8814B(x) | BIT_ACH12_HOST_IDX_8814B(v)) + +/* 2 REG_ACH13_TXBD_IDX_8814B */ + +#define BIT_SHIFT_ACH13_HW_IDX_8814B 16 +#define BIT_MASK_ACH13_HW_IDX_8814B 0xfff +#define BIT_ACH13_HW_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH13_HW_IDX_8814B) << BIT_SHIFT_ACH13_HW_IDX_8814B) +#define BITS_ACH13_HW_IDX_8814B \ + (BIT_MASK_ACH13_HW_IDX_8814B << BIT_SHIFT_ACH13_HW_IDX_8814B) +#define BIT_CLEAR_ACH13_HW_IDX_8814B(x) ((x) & (~BITS_ACH13_HW_IDX_8814B)) +#define BIT_GET_ACH13_HW_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH13_HW_IDX_8814B) & BIT_MASK_ACH13_HW_IDX_8814B) +#define BIT_SET_ACH13_HW_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH13_HW_IDX_8814B(x) | BIT_ACH13_HW_IDX_8814B(v)) + +#define BIT_SHIFT_ACH13_HOST_IDX_8814B 0 +#define BIT_MASK_ACH13_HOST_IDX_8814B 0xfff +#define BIT_ACH13_HOST_IDX_8814B(x) \ + (((x) & BIT_MASK_ACH13_HOST_IDX_8814B) \ + << BIT_SHIFT_ACH13_HOST_IDX_8814B) +#define BITS_ACH13_HOST_IDX_8814B \ + (BIT_MASK_ACH13_HOST_IDX_8814B << BIT_SHIFT_ACH13_HOST_IDX_8814B) +#define BIT_CLEAR_ACH13_HOST_IDX_8814B(x) ((x) & (~BITS_ACH13_HOST_IDX_8814B)) +#define BIT_GET_ACH13_HOST_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_ACH13_HOST_IDX_8814B) & \ + BIT_MASK_ACH13_HOST_IDX_8814B) +#define BIT_SET_ACH13_HOST_IDX_8814B(x, v) \ + (BIT_CLEAR_ACH13_HOST_IDX_8814B(x) | BIT_ACH13_HOST_IDX_8814B(v)) + +/* 2 REG_AC_CHANNEL0_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL0_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL0_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL0_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL0_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL0_WEIGHT_8814B) +#define BITS_AC_CHANNEL0_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL0_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL0_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL0_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL0_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL0_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL0_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL0_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL0_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL0_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL0_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL1_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL1_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL1_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL1_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL1_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL1_WEIGHT_8814B) +#define BITS_AC_CHANNEL1_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL1_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL1_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL1_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL1_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL1_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL1_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL1_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL1_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL1_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL1_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL2_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL2_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL2_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL2_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL2_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL2_WEIGHT_8814B) +#define BITS_AC_CHANNEL2_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL2_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL2_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL2_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL2_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL2_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL2_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL2_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL2_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL2_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL2_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL3_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL3_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL3_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL3_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL3_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL3_WEIGHT_8814B) +#define BITS_AC_CHANNEL3_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL3_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL3_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL3_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL3_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL3_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL3_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL3_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL3_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL3_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL3_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL4_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL4_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL4_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL4_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL4_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL4_WEIGHT_8814B) +#define BITS_AC_CHANNEL4_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL4_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL4_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL4_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL4_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL4_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL4_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL4_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL4_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL4_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL4_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL5_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL5_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL5_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL5_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL5_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL5_WEIGHT_8814B) +#define BITS_AC_CHANNEL5_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL5_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL5_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL5_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL5_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL5_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL5_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL5_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL5_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL5_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL5_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL6_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL6_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL6_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL6_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL6_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL6_WEIGHT_8814B) +#define BITS_AC_CHANNEL6_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL6_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL6_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL6_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL6_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL6_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL6_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL6_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL6_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL6_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL6_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL7_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL7_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL7_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL7_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL7_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL7_WEIGHT_8814B) +#define BITS_AC_CHANNEL7_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL7_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL7_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL7_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL7_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL7_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL7_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL7_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL7_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL7_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL7_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL8_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL8_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL8_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL8_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL8_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL8_WEIGHT_8814B) +#define BITS_AC_CHANNEL8_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL8_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL8_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL8_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL8_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL8_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL8_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL8_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL8_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL8_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL8_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL9_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL9_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL9_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL9_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL9_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL9_WEIGHT_8814B) +#define BITS_AC_CHANNEL9_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL9_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL9_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL9_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL9_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL9_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL9_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL9_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL9_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL9_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL9_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL10_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL10_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL10_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL10_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL10_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL10_WEIGHT_8814B) +#define BITS_AC_CHANNEL10_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL10_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL10_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL10_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL10_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL10_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL10_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL10_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL10_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL10_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL10_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL11_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL11_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL11_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL11_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL11_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL11_WEIGHT_8814B) +#define BITS_AC_CHANNEL11_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL11_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL11_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL11_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL11_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL11_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL11_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL11_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL11_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL11_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL11_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL12_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL12_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL12_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL12_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL12_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL12_WEIGHT_8814B) +#define BITS_AC_CHANNEL12_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL12_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL12_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL12_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL12_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL12_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL12_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL12_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL12_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL12_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL12_WEIGHT_8814B(v)) + +/* 2 REG_AC_CHANNEL13_WEIGHT_8814B */ + +#define BIT_SHIFT_AC_CHANNEL13_WEIGHT_8814B 0 +#define BIT_MASK_AC_CHANNEL13_WEIGHT_8814B 0xff +#define BIT_AC_CHANNEL13_WEIGHT_8814B(x) \ + (((x) & BIT_MASK_AC_CHANNEL13_WEIGHT_8814B) \ + << BIT_SHIFT_AC_CHANNEL13_WEIGHT_8814B) +#define BITS_AC_CHANNEL13_WEIGHT_8814B \ + (BIT_MASK_AC_CHANNEL13_WEIGHT_8814B \ + << BIT_SHIFT_AC_CHANNEL13_WEIGHT_8814B) +#define BIT_CLEAR_AC_CHANNEL13_WEIGHT_8814B(x) \ + ((x) & (~BITS_AC_CHANNEL13_WEIGHT_8814B)) +#define BIT_GET_AC_CHANNEL13_WEIGHT_8814B(x) \ + (((x) >> BIT_SHIFT_AC_CHANNEL13_WEIGHT_8814B) & \ + BIT_MASK_AC_CHANNEL13_WEIGHT_8814B) +#define BIT_SET_AC_CHANNEL13_WEIGHT_8814B(x, v) \ + (BIT_CLEAR_AC_CHANNEL13_WEIGHT_8814B(x) | \ + BIT_AC_CHANNEL13_WEIGHT_8814B(v)) + +/* 2 REG_PCIE_HISR2_8814B */ +#define BIT_BCNDMAINT_P4_8814B BIT(31) +#define BIT_BCNDMAINT_P3_8814B BIT(30) +#define BIT_BCNDMAINT_P2_8814B BIT(29) +#define BIT_BCNDMAINT_P1_8814B BIT(28) +#define BIT_SCH_PHY_TXOP_SIFS_INT_8814B BIT(23) +#define BIT_ATIMEND7_8814B BIT(22) +#define BIT_ATIMEND6_8814B BIT(21) +#define BIT_ATIMEND5_8814B BIT(20) +#define BIT_ATIMEND4_8814B BIT(19) +#define BIT_ATIMEND3_8814B BIT(18) +#define BIT_ATIMEND2_8814B BIT(17) +#define BIT_ATIMEND1_8814B BIT(16) +#define BIT_TXBCN7OK_8814B BIT(14) +#define BIT_TXBCN6OK_8814B BIT(13) +#define BIT_TXBCN5OK_8814B BIT(12) +#define BIT_TXBCN4OK_8814B BIT(11) +#define BIT_TXBCN3OK_8814B BIT(10) +#define BIT_TXBCN2OK_8814B BIT(9) +#define BIT_TXBCN1OK_8814B BIT(8) +#define BIT_TXBCN7ERR_8814B BIT(6) +#define BIT_TXBCN6ERR_8814B BIT(5) +#define BIT_TXBCN5ERR_8814B BIT(4) +#define BIT_TXBCN4ERR_8814B BIT(3) +#define BIT_TXBCN3ERR_8814B BIT(2) +#define BIT_TXBCN2ERR_8814B BIT(1) +#define BIT_TXBCN1ERR_8814B BIT(0) + +/* 2 REG_PCIE_HISR3_8814B */ +#define BIT_GTINT12_8814B BIT(24) +#define BIT_GTINT11_8814B BIT(23) +#define BIT_GTINT10_8814B BIT(22) +#define BIT_GTINT9_8814B BIT(21) +#define BIT_RX_DESC_BUF_FULL_8814B BIT(20) +#define BIT_CPHY_LDO_OCP_DET_INT_8814B BIT(19) +#define BIT_WDT_PLATFORM_INT_8814B BIT(18) +#define BIT_WDT_CPU_INT_8814B BIT(17) +#define BIT_SETH2CDOK_8814B BIT(16) +#define BIT_H2C_CMD_FULL_8814B BIT(15) +#define BIT_PKT_TRANS_ERR_8814B BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8814B BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8814B BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8814B BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8814B BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8814B BIT(9) +#define BIT_SEARCH_FAIL_8814B BIT(8) +#define BIT_PWR_INT_127TO96_8814B BIT(7) +#define BIT_PWR_INT_95TO64_8814B BIT(6) +#define BIT_PWR_INT_63TO32_8814B BIT(5) +#define BIT_PWR_INT_31TO0_8814B BIT(4) +#define BIT_RX_DMA_STUCK_8814B BIT(3) +#define BIT_TX_DMA_STUCK_8814B BIT(2) +#define BIT_DDMA0_LP_INT_8814B BIT(1) +#define BIT_DDMA0_HP_INT_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_QUEUELIST_INFO0_8814B */ + +#define BIT_SHIFT_QINFO0_8814B 0 +#define BIT_MASK_QINFO0_8814B 0xffffffffL +#define BIT_QINFO0_8814B(x) \ + (((x) & BIT_MASK_QINFO0_8814B) << BIT_SHIFT_QINFO0_8814B) +#define BITS_QINFO0_8814B (BIT_MASK_QINFO0_8814B << BIT_SHIFT_QINFO0_8814B) +#define BIT_CLEAR_QINFO0_8814B(x) ((x) & (~BITS_QINFO0_8814B)) +#define BIT_GET_QINFO0_8814B(x) \ + (((x) >> BIT_SHIFT_QINFO0_8814B) & BIT_MASK_QINFO0_8814B) +#define BIT_SET_QINFO0_8814B(x, v) \ + (BIT_CLEAR_QINFO0_8814B(x) | BIT_QINFO0_8814B(v)) + +/* 2 REG_QUEUELIST_INFO1_8814B */ + +#define BIT_SHIFT_QINFO1_8814B 0 +#define BIT_MASK_QINFO1_8814B 0xffffffffL +#define BIT_QINFO1_8814B(x) \ + (((x) & BIT_MASK_QINFO1_8814B) << BIT_SHIFT_QINFO1_8814B) +#define BITS_QINFO1_8814B (BIT_MASK_QINFO1_8814B << BIT_SHIFT_QINFO1_8814B) +#define BIT_CLEAR_QINFO1_8814B(x) ((x) & (~BITS_QINFO1_8814B)) +#define BIT_GET_QINFO1_8814B(x) \ + (((x) >> BIT_SHIFT_QINFO1_8814B) & BIT_MASK_QINFO1_8814B) +#define BIT_SET_QINFO1_8814B(x, v) \ + (BIT_CLEAR_QINFO1_8814B(x) | BIT_QINFO1_8814B(v)) + +/* 2 REG_QUEUELIST_INFO2_8814B */ + +#define BIT_SHIFT_QINFO2_8814B 0 +#define BIT_MASK_QINFO2_8814B 0xffffffffL +#define BIT_QINFO2_8814B(x) \ + (((x) & BIT_MASK_QINFO2_8814B) << BIT_SHIFT_QINFO2_8814B) +#define BITS_QINFO2_8814B (BIT_MASK_QINFO2_8814B << BIT_SHIFT_QINFO2_8814B) +#define BIT_CLEAR_QINFO2_8814B(x) ((x) & (~BITS_QINFO2_8814B)) +#define BIT_GET_QINFO2_8814B(x) \ + (((x) >> BIT_SHIFT_QINFO2_8814B) & BIT_MASK_QINFO2_8814B) +#define BIT_SET_QINFO2_8814B(x, v) \ + (BIT_CLEAR_QINFO2_8814B(x) | BIT_QINFO2_8814B(v)) + +/* 2 REG_QUEUELIST_INFO3_8814B */ + +#define BIT_SHIFT_QINFO3_8814B 0 +#define BIT_MASK_QINFO3_8814B 0xffffffffL +#define BIT_QINFO3_8814B(x) \ + (((x) & BIT_MASK_QINFO3_8814B) << BIT_SHIFT_QINFO3_8814B) +#define BITS_QINFO3_8814B (BIT_MASK_QINFO3_8814B << BIT_SHIFT_QINFO3_8814B) +#define BIT_CLEAR_QINFO3_8814B(x) ((x) & (~BITS_QINFO3_8814B)) +#define BIT_GET_QINFO3_8814B(x) \ + (((x) >> BIT_SHIFT_QINFO3_8814B) & BIT_MASK_QINFO3_8814B) +#define BIT_SET_QINFO3_8814B(x, v) \ + (BIT_CLEAR_QINFO3_8814B(x) | BIT_QINFO3_8814B(v)) + +/* 2 REG_QUEUELIST_INFO_EMPTY_8814B */ +#define BIT_FWCMDQ_EMPTY_8814B BIT(31) +#define BIT_MGQ_CPU_EMPTY_V1_8814B BIT(30) +#define BIT_BCNQ_EMPTY_EXTP0_8814B BIT(29) +#define BIT_BCNQ_EMPTY_PORT4_8814B BIT(28) +#define BIT_BCNQ_EMPTY_PORT3_8814B BIT(27) +#define BIT_BCNQ_EMPTY_PORT2_8814B BIT(26) +#define BIT_BCNQ_EMPTY_PORT1_8814B BIT(25) +#define BIT_BCNQ_EMPTY_PORT0_8814B BIT(24) +#define BIT_HQQ_EMPTY_V1_8814B BIT(23) +#define BIT_MQQ_EMPTY_V2_8814B BIT(22) +#define BIT_S1_EMPTY_8814B BIT(21) +#define BIT_S0_EMPTY_8814B BIT(20) +#define BIT_AC19Q_EMPTY_8814B BIT(19) +#define BIT_AC18Q_EMPTY_8814B BIT(18) +#define BIT_AC17Q_EMPTY_8814B BIT(17) +#define BIT_AC16Q_EMPTY_8814B BIT(16) +#define BIT_AC15Q_EMPTY_8814B BIT(15) +#define BIT_AC14Q_EMPTY_8814B BIT(14) +#define BIT_AC13Q_EMPTY_8814B BIT(13) +#define BIT_AC12Q_EMPTY_8814B BIT(12) +#define BIT_AC11Q_EMPTY_8814B BIT(11) +#define BIT_AC10Q_EMPTY_8814B BIT(10) +#define BIT_AC9Q_EMPTY_8814B BIT(9) +#define BIT_AC8Q_EMPTY_8814B BIT(8) +#define BIT_AC7Q_EMPTY_8814B BIT(7) +#define BIT_AC6Q_EMPTY_8814B BIT(6) +#define BIT_AC5Q_EMPTY_8814B BIT(5) +#define BIT_AC4Q_EMPTY_8814B BIT(4) +#define BIT_AC3Q_EMPTY_8814B BIT(3) +#define BIT_AC2Q_EMPTY_8814B BIT(2) +#define BIT_AC1Q_EMPTY_8814B BIT(1) +#define BIT_AC0Q_EMPTY_8814B BIT(0) + +/* 2 REG_QUEUELIST_ACQ_EN_8814B */ + +#define BIT_SHIFT_QINFO_CTRL_8814B 24 +#define BIT_MASK_QINFO_CTRL_8814B 0x3f +#define BIT_QINFO_CTRL_8814B(x) \ + (((x) & BIT_MASK_QINFO_CTRL_8814B) << BIT_SHIFT_QINFO_CTRL_8814B) +#define BITS_QINFO_CTRL_8814B \ + (BIT_MASK_QINFO_CTRL_8814B << BIT_SHIFT_QINFO_CTRL_8814B) +#define BIT_CLEAR_QINFO_CTRL_8814B(x) ((x) & (~BITS_QINFO_CTRL_8814B)) +#define BIT_GET_QINFO_CTRL_8814B(x) \ + (((x) >> BIT_SHIFT_QINFO_CTRL_8814B) & BIT_MASK_QINFO_CTRL_8814B) +#define BIT_SET_QINFO_CTRL_8814B(x, v) \ + (BIT_CLEAR_QINFO_CTRL_8814B(x) | BIT_QINFO_CTRL_8814B(v)) + +#define BIT_SHIFT_QINFO_MODE_BAND_8814B 20 +#define BIT_MASK_QINFO_MODE_BAND_8814B 0x7 +#define BIT_QINFO_MODE_BAND_8814B(x) \ + (((x) & BIT_MASK_QINFO_MODE_BAND_8814B) \ + << BIT_SHIFT_QINFO_MODE_BAND_8814B) +#define BITS_QINFO_MODE_BAND_8814B \ + (BIT_MASK_QINFO_MODE_BAND_8814B << BIT_SHIFT_QINFO_MODE_BAND_8814B) +#define BIT_CLEAR_QINFO_MODE_BAND_8814B(x) ((x) & (~BITS_QINFO_MODE_BAND_8814B)) +#define BIT_GET_QINFO_MODE_BAND_8814B(x) \ + (((x) >> BIT_SHIFT_QINFO_MODE_BAND_8814B) & \ + BIT_MASK_QINFO_MODE_BAND_8814B) +#define BIT_SET_QINFO_MODE_BAND_8814B(x, v) \ + (BIT_CLEAR_QINFO_MODE_BAND_8814B(x) | BIT_QINFO_MODE_BAND_8814B(v)) + +#define BIT_ACQ19_ENABLE_8814B BIT(19) +#define BIT_ACQ18_ENABLE_8814B BIT(18) +#define BIT_ACQ17_ENABLE_8814B BIT(17) +#define BIT_ACQ16_ENABLE_8814B BIT(16) +#define BIT_ACQ15_ENABLE_8814B BIT(15) +#define BIT_ACQ14_ENABLE_8814B BIT(14) +#define BIT_ACQ13_ENABLE_8814B BIT(13) +#define BIT_ACQ12_ENABLE_8814B BIT(12) +#define BIT_ACQ11_ENABLE_8814B BIT(11) +#define BIT_ACQ10_ENABLE_8814B BIT(10) +#define BIT_ACQ9_ENABLE_8814B BIT(9) +#define BIT_ACQ8_ENABLE_8814B BIT(8) +#define BIT_ACQ7_ENABLE_8814B BIT(7) +#define BIT_ACQ6_ENABLE_8814B BIT(6) +#define BIT_ACQ5_ENABLE_8814B BIT(5) +#define BIT_ACQ4_ENABLE_8814B BIT(4) +#define BIT_ACQ3_ENABLE_8814B BIT(3) +#define BIT_ACQ2_ENABLE_8814B BIT(2) +#define BIT_ACQ1_ENABLE_8814B BIT(1) +#define BIT_ACQ0_ENABLE_8814B BIT(0) + +/* 2 REG_BCNQ_BDNY_V2_8814B */ + +#define BIT_SHIFT_BCNQ_PGBNDY_WSEL_8814B 28 +#define BIT_MASK_BCNQ_PGBNDY_WSEL_8814B 0x7 +#define BIT_BCNQ_PGBNDY_WSEL_8814B(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_WSEL_8814B) \ + << BIT_SHIFT_BCNQ_PGBNDY_WSEL_8814B) +#define BITS_BCNQ_PGBNDY_WSEL_8814B \ + (BIT_MASK_BCNQ_PGBNDY_WSEL_8814B << BIT_SHIFT_BCNQ_PGBNDY_WSEL_8814B) +#define BIT_CLEAR_BCNQ_PGBNDY_WSEL_8814B(x) \ + ((x) & (~BITS_BCNQ_PGBNDY_WSEL_8814B)) +#define BIT_GET_BCNQ_PGBNDY_WSEL_8814B(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_WSEL_8814B) & \ + BIT_MASK_BCNQ_PGBNDY_WSEL_8814B) +#define BIT_SET_BCNQ_PGBNDY_WSEL_8814B(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_WSEL_8814B(x) | BIT_BCNQ_PGBNDY_WSEL_8814B(v)) + +#define BIT_SHIFT_BCNQ_PGBNDY_RCONTENT_8814B 12 +#define BIT_MASK_BCNQ_PGBNDY_RCONTENT_8814B 0xfff +#define BIT_BCNQ_PGBNDY_RCONTENT_8814B(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_RCONTENT_8814B) \ + << BIT_SHIFT_BCNQ_PGBNDY_RCONTENT_8814B) +#define BITS_BCNQ_PGBNDY_RCONTENT_8814B \ + (BIT_MASK_BCNQ_PGBNDY_RCONTENT_8814B \ + << BIT_SHIFT_BCNQ_PGBNDY_RCONTENT_8814B) +#define BIT_CLEAR_BCNQ_PGBNDY_RCONTENT_8814B(x) \ + ((x) & (~BITS_BCNQ_PGBNDY_RCONTENT_8814B)) +#define BIT_GET_BCNQ_PGBNDY_RCONTENT_8814B(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_RCONTENT_8814B) & \ + BIT_MASK_BCNQ_PGBNDY_RCONTENT_8814B) +#define BIT_SET_BCNQ_PGBNDY_RCONTENT_8814B(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_RCONTENT_8814B(x) | \ + BIT_BCNQ_PGBNDY_RCONTENT_8814B(v)) + +#define BIT_SHIFT_BCNQ_PGBNDY_WCONTENT_8814B 0 +#define BIT_MASK_BCNQ_PGBNDY_WCONTENT_8814B 0xfff +#define BIT_BCNQ_PGBNDY_WCONTENT_8814B(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_WCONTENT_8814B) \ + << BIT_SHIFT_BCNQ_PGBNDY_WCONTENT_8814B) +#define BITS_BCNQ_PGBNDY_WCONTENT_8814B \ + (BIT_MASK_BCNQ_PGBNDY_WCONTENT_8814B \ + << BIT_SHIFT_BCNQ_PGBNDY_WCONTENT_8814B) +#define BIT_CLEAR_BCNQ_PGBNDY_WCONTENT_8814B(x) \ + ((x) & (~BITS_BCNQ_PGBNDY_WCONTENT_8814B)) +#define BIT_GET_BCNQ_PGBNDY_WCONTENT_8814B(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_WCONTENT_8814B) & \ + BIT_MASK_BCNQ_PGBNDY_WCONTENT_8814B) +#define BIT_SET_BCNQ_PGBNDY_WCONTENT_8814B(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_WCONTENT_8814B(x) | \ + BIT_BCNQ_PGBNDY_WCONTENT_8814B(v)) + +/* 2 REG_CPU_MGQ_INFO_8814B */ +#define BIT_CPUMGT_CLR_V1_8814B BIT(30) +#define BIT_CPUMGT_POLL_8814B BIT(29) +#define BIT_BCN_EXT_POLL_8814B BIT(21) +#define BIT_BCN4_POLL_8814B BIT(20) +#define BIT_BCN3_POLL_8814B BIT(19) +#define BIT_BCN2_POLL_8814B BIT(18) +#define BIT_BCN1_POLL_V1_8814B BIT(17) +#define BIT_BCN_POLL_V1_8814B BIT(16) + +#define BIT_SHIFT_FREE_TAIL_PAGE_8814B 0 +#define BIT_MASK_FREE_TAIL_PAGE_8814B 0xfff +#define BIT_FREE_TAIL_PAGE_8814B(x) \ + (((x) & BIT_MASK_FREE_TAIL_PAGE_8814B) \ + << BIT_SHIFT_FREE_TAIL_PAGE_8814B) +#define BITS_FREE_TAIL_PAGE_8814B \ + (BIT_MASK_FREE_TAIL_PAGE_8814B << BIT_SHIFT_FREE_TAIL_PAGE_8814B) +#define BIT_CLEAR_FREE_TAIL_PAGE_8814B(x) ((x) & (~BITS_FREE_TAIL_PAGE_8814B)) +#define BIT_GET_FREE_TAIL_PAGE_8814B(x) \ + (((x) >> BIT_SHIFT_FREE_TAIL_PAGE_8814B) & \ + BIT_MASK_FREE_TAIL_PAGE_8814B) +#define BIT_SET_FREE_TAIL_PAGE_8814B(x, v) \ + (BIT_CLEAR_FREE_TAIL_PAGE_8814B(x) | BIT_FREE_TAIL_PAGE_8814B(v)) + +/* 2 REG_FWHW_TXQ_CTRL_8814B */ +#define BIT_RTS_LIMIT_IN_OFDM_8814B BIT(23) +#define BIT_EN_RD_RESP_NAV_BK_8814B BIT(21) +#define BIT_EN_WR_FREE_TAIL_8814B BIT(20) +#define BIT_NOTXRPT_USERATE_EN_8814B BIT(19) +#define BIT_DIS_TXFAIL_RPT_8814B BIT(18) +#define BIT_FTM_TIMEOUT_BYPASS_8814B BIT(16) +#define BIT_EN_BCNQ_DL5_8814B BIT(13) +#define BIT_EN_BCNQ_DL4_8814B BIT(12) +#define BIT_EN_BCNQ_DL3_8814B BIT(11) +#define BIT_EN_BCNQ_DL2_8814B BIT(10) +#define BIT_EN_BCNQ_DL1_8814B BIT(9) +#define BIT_EN_BCNQ_DL0_8814B BIT(8) +#define BIT_EN_RTY_BK_8814B BIT(7) +#define BIT_EN_USE_INI_RAT_8814B BIT(6) +#define BIT_EN_RTS_NAV_BK_8814B BIT(5) +#define BIT_DIS_SSN_CHECK_8814B BIT(4) +#define BIT_MACID_MATCH_RTS_8814B BIT(3) +#define BIT_EN_BCN_TRXRPT_V1_8814B BIT(2) +#define BIT_EN_FTMRPT_V1_8814B BIT(1) +#define BIT_BMC_NAV_PROTECT_8814B BIT(0) + +/* 2 REG_DATAFB_SEL_8814B */ +#define BIT_BROADCAST_RTY_EN_8814B BIT(3) +#define BIT_EN_RTY_BK_COD_8814B BIT(2) + +#define BIT_SHIFT__DATA_FALLBACK_SEL_8814B 0 +#define BIT_MASK__DATA_FALLBACK_SEL_8814B 0x3 +#define BIT__DATA_FALLBACK_SEL_8814B(x) \ + (((x) & BIT_MASK__DATA_FALLBACK_SEL_8814B) \ + << BIT_SHIFT__DATA_FALLBACK_SEL_8814B) +#define BITS__DATA_FALLBACK_SEL_8814B \ + (BIT_MASK__DATA_FALLBACK_SEL_8814B \ + << BIT_SHIFT__DATA_FALLBACK_SEL_8814B) +#define BIT_CLEAR__DATA_FALLBACK_SEL_8814B(x) \ + ((x) & (~BITS__DATA_FALLBACK_SEL_8814B)) +#define BIT_GET__DATA_FALLBACK_SEL_8814B(x) \ + (((x) >> BIT_SHIFT__DATA_FALLBACK_SEL_8814B) & \ + BIT_MASK__DATA_FALLBACK_SEL_8814B) +#define BIT_SET__DATA_FALLBACK_SEL_8814B(x, v) \ + (BIT_CLEAR__DATA_FALLBACK_SEL_8814B(x) | \ + BIT__DATA_FALLBACK_SEL_8814B(v)) + +/* 2 REG_TXBDNY_8814B */ + +#define BIT_SHIFT_TXBNDY_8814B 0 +#define BIT_MASK_TXBNDY_8814B 0xfff +#define BIT_TXBNDY_8814B(x) \ + (((x) & BIT_MASK_TXBNDY_8814B) << BIT_SHIFT_TXBNDY_8814B) +#define BITS_TXBNDY_8814B (BIT_MASK_TXBNDY_8814B << BIT_SHIFT_TXBNDY_8814B) +#define BIT_CLEAR_TXBNDY_8814B(x) ((x) & (~BITS_TXBNDY_8814B)) +#define BIT_GET_TXBNDY_8814B(x) \ + (((x) >> BIT_SHIFT_TXBNDY_8814B) & BIT_MASK_TXBNDY_8814B) +#define BIT_SET_TXBNDY_8814B(x, v) \ + (BIT_CLEAR_TXBNDY_8814B(x) | BIT_TXBNDY_8814B(v)) + +/* 2 REG_LIFETIME_EN_8814B */ +#define BIT_BT_INT_CPU_8814B BIT(7) +#define BIT_BT_INT_PTA_8814B BIT(6) +#define BIT_BA_PARSER_EN_8814B BIT(5) +#define BIT_EN_CTRL_RTYBIT_8814B BIT(4) +#define BIT_LIFETIME_BK_EN_8814B BIT(3) +#define BIT_LIFETIME_BE_EN_8814B BIT(2) +#define BIT_LIFETIME_VI_EN_8814B BIT(1) +#define BIT_LIFETIME_VO_EN_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_SPEC_SIFS_8814B */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8814B 8 +#define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8814B 0xff +#define BIT_SPEC_SIFS_OFDM_PTCL_8814B(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8814B) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8814B) +#define BITS_SPEC_SIFS_OFDM_PTCL_8814B \ + (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8814B \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8814B) +#define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8814B(x) \ + ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8814B)) +#define BIT_GET_SPEC_SIFS_OFDM_PTCL_8814B(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8814B) & \ + BIT_MASK_SPEC_SIFS_OFDM_PTCL_8814B) +#define BIT_SET_SPEC_SIFS_OFDM_PTCL_8814B(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8814B(x) | \ + BIT_SPEC_SIFS_OFDM_PTCL_8814B(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8814B 0 +#define BIT_MASK_SPEC_SIFS_CCK_PTCL_8814B 0xff +#define BIT_SPEC_SIFS_CCK_PTCL_8814B(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8814B) \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8814B) +#define BITS_SPEC_SIFS_CCK_PTCL_8814B \ + (BIT_MASK_SPEC_SIFS_CCK_PTCL_8814B \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8814B) +#define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8814B(x) \ + ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8814B)) +#define BIT_GET_SPEC_SIFS_CCK_PTCL_8814B(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8814B) & \ + BIT_MASK_SPEC_SIFS_CCK_PTCL_8814B) +#define BIT_SET_SPEC_SIFS_CCK_PTCL_8814B(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8814B(x) | \ + BIT_SPEC_SIFS_CCK_PTCL_8814B(v)) + +/* 2 REG_RETRY_LIMIT_8814B */ + +#define BIT_SHIFT_SRL_8814B 8 +#define BIT_MASK_SRL_8814B 0x3f +#define BIT_SRL_8814B(x) (((x) & BIT_MASK_SRL_8814B) << BIT_SHIFT_SRL_8814B) +#define BITS_SRL_8814B (BIT_MASK_SRL_8814B << BIT_SHIFT_SRL_8814B) +#define BIT_CLEAR_SRL_8814B(x) ((x) & (~BITS_SRL_8814B)) +#define BIT_GET_SRL_8814B(x) (((x) >> BIT_SHIFT_SRL_8814B) & BIT_MASK_SRL_8814B) +#define BIT_SET_SRL_8814B(x, v) (BIT_CLEAR_SRL_8814B(x) | BIT_SRL_8814B(v)) + +#define BIT_SHIFT_LRL_8814B 0 +#define BIT_MASK_LRL_8814B 0x3f +#define BIT_LRL_8814B(x) (((x) & BIT_MASK_LRL_8814B) << BIT_SHIFT_LRL_8814B) +#define BITS_LRL_8814B (BIT_MASK_LRL_8814B << BIT_SHIFT_LRL_8814B) +#define BIT_CLEAR_LRL_8814B(x) ((x) & (~BITS_LRL_8814B)) +#define BIT_GET_LRL_8814B(x) (((x) >> BIT_SHIFT_LRL_8814B) & BIT_MASK_LRL_8814B) +#define BIT_SET_LRL_8814B(x, v) (BIT_CLEAR_LRL_8814B(x) | BIT_LRL_8814B(v)) + +/* 2 REG_TXBF_CTRL_8814B */ +#define BIT_ENABLE_NDPA_8814B BIT(31) +#define BIT_NDPA_PARA_8814B BIT(30) +#define BIT_PROP_TXBF_8814B BIT(29) +#define BIT_EN_NDPA_INT_8814B BIT(28) +#define BIT_TXBF1_80M_160M_8814B BIT(27) +#define BIT_TXBF1_40M_8814B BIT(26) +#define BIT_TXBF1_20M_8814B BIT(25) + +#define BIT_SHIFT_TXBF1_AID_8814B 16 +#define BIT_MASK_TXBF1_AID_8814B 0x1ff +#define BIT_TXBF1_AID_8814B(x) \ + (((x) & BIT_MASK_TXBF1_AID_8814B) << BIT_SHIFT_TXBF1_AID_8814B) +#define BITS_TXBF1_AID_8814B \ + (BIT_MASK_TXBF1_AID_8814B << BIT_SHIFT_TXBF1_AID_8814B) +#define BIT_CLEAR_TXBF1_AID_8814B(x) ((x) & (~BITS_TXBF1_AID_8814B)) +#define BIT_GET_TXBF1_AID_8814B(x) \ + (((x) >> BIT_SHIFT_TXBF1_AID_8814B) & BIT_MASK_TXBF1_AID_8814B) +#define BIT_SET_TXBF1_AID_8814B(x, v) \ + (BIT_CLEAR_TXBF1_AID_8814B(x) | BIT_TXBF1_AID_8814B(v)) + +#define BIT_DIS_NDP_BFEN_8814B BIT(15) +#define BIT_TXBCN_NOBLOCK_NDP_8814B BIT(14) +#define BIT_TXBF0_80M_160M_8814B BIT(11) +#define BIT_TXBF0_40M_8814B BIT(10) +#define BIT_TXBF0_20M_8814B BIT(9) + +#define BIT_SHIFT_TXBF0_AID_8814B 0 +#define BIT_MASK_TXBF0_AID_8814B 0x1ff +#define BIT_TXBF0_AID_8814B(x) \ + (((x) & BIT_MASK_TXBF0_AID_8814B) << BIT_SHIFT_TXBF0_AID_8814B) +#define BITS_TXBF0_AID_8814B \ + (BIT_MASK_TXBF0_AID_8814B << BIT_SHIFT_TXBF0_AID_8814B) +#define BIT_CLEAR_TXBF0_AID_8814B(x) ((x) & (~BITS_TXBF0_AID_8814B)) +#define BIT_GET_TXBF0_AID_8814B(x) \ + (((x) >> BIT_SHIFT_TXBF0_AID_8814B) & BIT_MASK_TXBF0_AID_8814B) +#define BIT_SET_TXBF0_AID_8814B(x, v) \ + (BIT_CLEAR_TXBF0_AID_8814B(x) | BIT_TXBF0_AID_8814B(v)) + +/* 2 REG_DARFRC_8814B */ + +#define BIT_SHIFT_DARF_RC4_V1_8814B 24 +#define BIT_MASK_DARF_RC4_V1_8814B 0x3f +#define BIT_DARF_RC4_V1_8814B(x) \ + (((x) & BIT_MASK_DARF_RC4_V1_8814B) << BIT_SHIFT_DARF_RC4_V1_8814B) +#define BITS_DARF_RC4_V1_8814B \ + (BIT_MASK_DARF_RC4_V1_8814B << BIT_SHIFT_DARF_RC4_V1_8814B) +#define BIT_CLEAR_DARF_RC4_V1_8814B(x) ((x) & (~BITS_DARF_RC4_V1_8814B)) +#define BIT_GET_DARF_RC4_V1_8814B(x) \ + (((x) >> BIT_SHIFT_DARF_RC4_V1_8814B) & BIT_MASK_DARF_RC4_V1_8814B) +#define BIT_SET_DARF_RC4_V1_8814B(x, v) \ + (BIT_CLEAR_DARF_RC4_V1_8814B(x) | BIT_DARF_RC4_V1_8814B(v)) + +#define BIT_SHIFT_DARF_RC3_V1_8814B 16 +#define BIT_MASK_DARF_RC3_V1_8814B 0x3f +#define BIT_DARF_RC3_V1_8814B(x) \ + (((x) & BIT_MASK_DARF_RC3_V1_8814B) << BIT_SHIFT_DARF_RC3_V1_8814B) +#define BITS_DARF_RC3_V1_8814B \ + (BIT_MASK_DARF_RC3_V1_8814B << BIT_SHIFT_DARF_RC3_V1_8814B) +#define BIT_CLEAR_DARF_RC3_V1_8814B(x) ((x) & (~BITS_DARF_RC3_V1_8814B)) +#define BIT_GET_DARF_RC3_V1_8814B(x) \ + (((x) >> BIT_SHIFT_DARF_RC3_V1_8814B) & BIT_MASK_DARF_RC3_V1_8814B) +#define BIT_SET_DARF_RC3_V1_8814B(x, v) \ + (BIT_CLEAR_DARF_RC3_V1_8814B(x) | BIT_DARF_RC3_V1_8814B(v)) + +#define BIT_SHIFT_DARF_RC2_V1_8814B 8 +#define BIT_MASK_DARF_RC2_V1_8814B 0x3f +#define BIT_DARF_RC2_V1_8814B(x) \ + (((x) & BIT_MASK_DARF_RC2_V1_8814B) << BIT_SHIFT_DARF_RC2_V1_8814B) +#define BITS_DARF_RC2_V1_8814B \ + (BIT_MASK_DARF_RC2_V1_8814B << BIT_SHIFT_DARF_RC2_V1_8814B) +#define BIT_CLEAR_DARF_RC2_V1_8814B(x) ((x) & (~BITS_DARF_RC2_V1_8814B)) +#define BIT_GET_DARF_RC2_V1_8814B(x) \ + (((x) >> BIT_SHIFT_DARF_RC2_V1_8814B) & BIT_MASK_DARF_RC2_V1_8814B) +#define BIT_SET_DARF_RC2_V1_8814B(x, v) \ + (BIT_CLEAR_DARF_RC2_V1_8814B(x) | BIT_DARF_RC2_V1_8814B(v)) + +#define BIT_SHIFT_DARF_RC1_V1_8814B 0 +#define BIT_MASK_DARF_RC1_V1_8814B 0x3f +#define BIT_DARF_RC1_V1_8814B(x) \ + (((x) & BIT_MASK_DARF_RC1_V1_8814B) << BIT_SHIFT_DARF_RC1_V1_8814B) +#define BITS_DARF_RC1_V1_8814B \ + (BIT_MASK_DARF_RC1_V1_8814B << BIT_SHIFT_DARF_RC1_V1_8814B) +#define BIT_CLEAR_DARF_RC1_V1_8814B(x) ((x) & (~BITS_DARF_RC1_V1_8814B)) +#define BIT_GET_DARF_RC1_V1_8814B(x) \ + (((x) >> BIT_SHIFT_DARF_RC1_V1_8814B) & BIT_MASK_DARF_RC1_V1_8814B) +#define BIT_SET_DARF_RC1_V1_8814B(x, v) \ + (BIT_CLEAR_DARF_RC1_V1_8814B(x) | BIT_DARF_RC1_V1_8814B(v)) + +/* 2 REG_DARFRCH_8814B */ + +#define BIT_SHIFT_DARF_RC8_V2_8814B 24 +#define BIT_MASK_DARF_RC8_V2_8814B 0x3f +#define BIT_DARF_RC8_V2_8814B(x) \ + (((x) & BIT_MASK_DARF_RC8_V2_8814B) << BIT_SHIFT_DARF_RC8_V2_8814B) +#define BITS_DARF_RC8_V2_8814B \ + (BIT_MASK_DARF_RC8_V2_8814B << BIT_SHIFT_DARF_RC8_V2_8814B) +#define BIT_CLEAR_DARF_RC8_V2_8814B(x) ((x) & (~BITS_DARF_RC8_V2_8814B)) +#define BIT_GET_DARF_RC8_V2_8814B(x) \ + (((x) >> BIT_SHIFT_DARF_RC8_V2_8814B) & BIT_MASK_DARF_RC8_V2_8814B) +#define BIT_SET_DARF_RC8_V2_8814B(x, v) \ + (BIT_CLEAR_DARF_RC8_V2_8814B(x) | BIT_DARF_RC8_V2_8814B(v)) + +#define BIT_SHIFT_DARF_RC7_V2_8814B 16 +#define BIT_MASK_DARF_RC7_V2_8814B 0x3f +#define BIT_DARF_RC7_V2_8814B(x) \ + (((x) & BIT_MASK_DARF_RC7_V2_8814B) << BIT_SHIFT_DARF_RC7_V2_8814B) +#define BITS_DARF_RC7_V2_8814B \ + (BIT_MASK_DARF_RC7_V2_8814B << BIT_SHIFT_DARF_RC7_V2_8814B) +#define BIT_CLEAR_DARF_RC7_V2_8814B(x) ((x) & (~BITS_DARF_RC7_V2_8814B)) +#define BIT_GET_DARF_RC7_V2_8814B(x) \ + (((x) >> BIT_SHIFT_DARF_RC7_V2_8814B) & BIT_MASK_DARF_RC7_V2_8814B) +#define BIT_SET_DARF_RC7_V2_8814B(x, v) \ + (BIT_CLEAR_DARF_RC7_V2_8814B(x) | BIT_DARF_RC7_V2_8814B(v)) + +#define BIT_SHIFT_DARF_RC6_V2_8814B 8 +#define BIT_MASK_DARF_RC6_V2_8814B 0x3f +#define BIT_DARF_RC6_V2_8814B(x) \ + (((x) & BIT_MASK_DARF_RC6_V2_8814B) << BIT_SHIFT_DARF_RC6_V2_8814B) +#define BITS_DARF_RC6_V2_8814B \ + (BIT_MASK_DARF_RC6_V2_8814B << BIT_SHIFT_DARF_RC6_V2_8814B) +#define BIT_CLEAR_DARF_RC6_V2_8814B(x) ((x) & (~BITS_DARF_RC6_V2_8814B)) +#define BIT_GET_DARF_RC6_V2_8814B(x) \ + (((x) >> BIT_SHIFT_DARF_RC6_V2_8814B) & BIT_MASK_DARF_RC6_V2_8814B) +#define BIT_SET_DARF_RC6_V2_8814B(x, v) \ + (BIT_CLEAR_DARF_RC6_V2_8814B(x) | BIT_DARF_RC6_V2_8814B(v)) + +#define BIT_SHIFT_DARF_RC5_V2_8814B 0 +#define BIT_MASK_DARF_RC5_V2_8814B 0x3f +#define BIT_DARF_RC5_V2_8814B(x) \ + (((x) & BIT_MASK_DARF_RC5_V2_8814B) << BIT_SHIFT_DARF_RC5_V2_8814B) +#define BITS_DARF_RC5_V2_8814B \ + (BIT_MASK_DARF_RC5_V2_8814B << BIT_SHIFT_DARF_RC5_V2_8814B) +#define BIT_CLEAR_DARF_RC5_V2_8814B(x) ((x) & (~BITS_DARF_RC5_V2_8814B)) +#define BIT_GET_DARF_RC5_V2_8814B(x) \ + (((x) >> BIT_SHIFT_DARF_RC5_V2_8814B) & BIT_MASK_DARF_RC5_V2_8814B) +#define BIT_SET_DARF_RC5_V2_8814B(x, v) \ + (BIT_CLEAR_DARF_RC5_V2_8814B(x) | BIT_DARF_RC5_V2_8814B(v)) + +/* 2 REG_RARFRC_8814B */ + +#define BIT_SHIFT_RARF_RC4_8814B 24 +#define BIT_MASK_RARF_RC4_8814B 0x1f +#define BIT_RARF_RC4_8814B(x) \ + (((x) & BIT_MASK_RARF_RC4_8814B) << BIT_SHIFT_RARF_RC4_8814B) +#define BITS_RARF_RC4_8814B \ + (BIT_MASK_RARF_RC4_8814B << BIT_SHIFT_RARF_RC4_8814B) +#define BIT_CLEAR_RARF_RC4_8814B(x) ((x) & (~BITS_RARF_RC4_8814B)) +#define BIT_GET_RARF_RC4_8814B(x) \ + (((x) >> BIT_SHIFT_RARF_RC4_8814B) & BIT_MASK_RARF_RC4_8814B) +#define BIT_SET_RARF_RC4_8814B(x, v) \ + (BIT_CLEAR_RARF_RC4_8814B(x) | BIT_RARF_RC4_8814B(v)) + +#define BIT_SHIFT_RARF_RC3_8814B 16 +#define BIT_MASK_RARF_RC3_8814B 0x1f +#define BIT_RARF_RC3_8814B(x) \ + (((x) & BIT_MASK_RARF_RC3_8814B) << BIT_SHIFT_RARF_RC3_8814B) +#define BITS_RARF_RC3_8814B \ + (BIT_MASK_RARF_RC3_8814B << BIT_SHIFT_RARF_RC3_8814B) +#define BIT_CLEAR_RARF_RC3_8814B(x) ((x) & (~BITS_RARF_RC3_8814B)) +#define BIT_GET_RARF_RC3_8814B(x) \ + (((x) >> BIT_SHIFT_RARF_RC3_8814B) & BIT_MASK_RARF_RC3_8814B) +#define BIT_SET_RARF_RC3_8814B(x, v) \ + (BIT_CLEAR_RARF_RC3_8814B(x) | BIT_RARF_RC3_8814B(v)) + +#define BIT_SHIFT_RARF_RC2_8814B 8 +#define BIT_MASK_RARF_RC2_8814B 0x1f +#define BIT_RARF_RC2_8814B(x) \ + (((x) & BIT_MASK_RARF_RC2_8814B) << BIT_SHIFT_RARF_RC2_8814B) +#define BITS_RARF_RC2_8814B \ + (BIT_MASK_RARF_RC2_8814B << BIT_SHIFT_RARF_RC2_8814B) +#define BIT_CLEAR_RARF_RC2_8814B(x) ((x) & (~BITS_RARF_RC2_8814B)) +#define BIT_GET_RARF_RC2_8814B(x) \ + (((x) >> BIT_SHIFT_RARF_RC2_8814B) & BIT_MASK_RARF_RC2_8814B) +#define BIT_SET_RARF_RC2_8814B(x, v) \ + (BIT_CLEAR_RARF_RC2_8814B(x) | BIT_RARF_RC2_8814B(v)) + +#define BIT_SHIFT_RARF_RC1_8814B 0 +#define BIT_MASK_RARF_RC1_8814B 0x1f +#define BIT_RARF_RC1_8814B(x) \ + (((x) & BIT_MASK_RARF_RC1_8814B) << BIT_SHIFT_RARF_RC1_8814B) +#define BITS_RARF_RC1_8814B \ + (BIT_MASK_RARF_RC1_8814B << BIT_SHIFT_RARF_RC1_8814B) +#define BIT_CLEAR_RARF_RC1_8814B(x) ((x) & (~BITS_RARF_RC1_8814B)) +#define BIT_GET_RARF_RC1_8814B(x) \ + (((x) >> BIT_SHIFT_RARF_RC1_8814B) & BIT_MASK_RARF_RC1_8814B) +#define BIT_SET_RARF_RC1_8814B(x, v) \ + (BIT_CLEAR_RARF_RC1_8814B(x) | BIT_RARF_RC1_8814B(v)) + +/* 2 REG_RARFRCH_8814B */ + +#define BIT_SHIFT_RARF_RC8_V1_8814B 24 +#define BIT_MASK_RARF_RC8_V1_8814B 0x1f +#define BIT_RARF_RC8_V1_8814B(x) \ + (((x) & BIT_MASK_RARF_RC8_V1_8814B) << BIT_SHIFT_RARF_RC8_V1_8814B) +#define BITS_RARF_RC8_V1_8814B \ + (BIT_MASK_RARF_RC8_V1_8814B << BIT_SHIFT_RARF_RC8_V1_8814B) +#define BIT_CLEAR_RARF_RC8_V1_8814B(x) ((x) & (~BITS_RARF_RC8_V1_8814B)) +#define BIT_GET_RARF_RC8_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RARF_RC8_V1_8814B) & BIT_MASK_RARF_RC8_V1_8814B) +#define BIT_SET_RARF_RC8_V1_8814B(x, v) \ + (BIT_CLEAR_RARF_RC8_V1_8814B(x) | BIT_RARF_RC8_V1_8814B(v)) + +#define BIT_SHIFT_RARF_RC7_V1_8814B 16 +#define BIT_MASK_RARF_RC7_V1_8814B 0x1f +#define BIT_RARF_RC7_V1_8814B(x) \ + (((x) & BIT_MASK_RARF_RC7_V1_8814B) << BIT_SHIFT_RARF_RC7_V1_8814B) +#define BITS_RARF_RC7_V1_8814B \ + (BIT_MASK_RARF_RC7_V1_8814B << BIT_SHIFT_RARF_RC7_V1_8814B) +#define BIT_CLEAR_RARF_RC7_V1_8814B(x) ((x) & (~BITS_RARF_RC7_V1_8814B)) +#define BIT_GET_RARF_RC7_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RARF_RC7_V1_8814B) & BIT_MASK_RARF_RC7_V1_8814B) +#define BIT_SET_RARF_RC7_V1_8814B(x, v) \ + (BIT_CLEAR_RARF_RC7_V1_8814B(x) | BIT_RARF_RC7_V1_8814B(v)) + +#define BIT_SHIFT_RARF_RC6_V1_8814B 8 +#define BIT_MASK_RARF_RC6_V1_8814B 0x1f +#define BIT_RARF_RC6_V1_8814B(x) \ + (((x) & BIT_MASK_RARF_RC6_V1_8814B) << BIT_SHIFT_RARF_RC6_V1_8814B) +#define BITS_RARF_RC6_V1_8814B \ + (BIT_MASK_RARF_RC6_V1_8814B << BIT_SHIFT_RARF_RC6_V1_8814B) +#define BIT_CLEAR_RARF_RC6_V1_8814B(x) ((x) & (~BITS_RARF_RC6_V1_8814B)) +#define BIT_GET_RARF_RC6_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RARF_RC6_V1_8814B) & BIT_MASK_RARF_RC6_V1_8814B) +#define BIT_SET_RARF_RC6_V1_8814B(x, v) \ + (BIT_CLEAR_RARF_RC6_V1_8814B(x) | BIT_RARF_RC6_V1_8814B(v)) + +#define BIT_SHIFT_RARF_RC5_V1_8814B 0 +#define BIT_MASK_RARF_RC5_V1_8814B 0x1f +#define BIT_RARF_RC5_V1_8814B(x) \ + (((x) & BIT_MASK_RARF_RC5_V1_8814B) << BIT_SHIFT_RARF_RC5_V1_8814B) +#define BITS_RARF_RC5_V1_8814B \ + (BIT_MASK_RARF_RC5_V1_8814B << BIT_SHIFT_RARF_RC5_V1_8814B) +#define BIT_CLEAR_RARF_RC5_V1_8814B(x) ((x) & (~BITS_RARF_RC5_V1_8814B)) +#define BIT_GET_RARF_RC5_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RARF_RC5_V1_8814B) & BIT_MASK_RARF_RC5_V1_8814B) +#define BIT_SET_RARF_RC5_V1_8814B(x, v) \ + (BIT_CLEAR_RARF_RC5_V1_8814B(x) | BIT_RARF_RC5_V1_8814B(v)) + +/* 2 REG_RRSR_8814B */ + +#define BIT_SHIFT_RRSR_RSC_8814B 21 +#define BIT_MASK_RRSR_RSC_8814B 0x3 +#define BIT_RRSR_RSC_8814B(x) \ + (((x) & BIT_MASK_RRSR_RSC_8814B) << BIT_SHIFT_RRSR_RSC_8814B) +#define BITS_RRSR_RSC_8814B \ + (BIT_MASK_RRSR_RSC_8814B << BIT_SHIFT_RRSR_RSC_8814B) +#define BIT_CLEAR_RRSR_RSC_8814B(x) ((x) & (~BITS_RRSR_RSC_8814B)) +#define BIT_GET_RRSR_RSC_8814B(x) \ + (((x) >> BIT_SHIFT_RRSR_RSC_8814B) & BIT_MASK_RRSR_RSC_8814B) +#define BIT_SET_RRSR_RSC_8814B(x, v) \ + (BIT_CLEAR_RRSR_RSC_8814B(x) | BIT_RRSR_RSC_8814B(v)) + +#define BIT_SHIFT_RRSC_BITMAP_8814B 0 +#define BIT_MASK_RRSC_BITMAP_8814B 0xfffff +#define BIT_RRSC_BITMAP_8814B(x) \ + (((x) & BIT_MASK_RRSC_BITMAP_8814B) << BIT_SHIFT_RRSC_BITMAP_8814B) +#define BITS_RRSC_BITMAP_8814B \ + (BIT_MASK_RRSC_BITMAP_8814B << BIT_SHIFT_RRSC_BITMAP_8814B) +#define BIT_CLEAR_RRSC_BITMAP_8814B(x) ((x) & (~BITS_RRSC_BITMAP_8814B)) +#define BIT_GET_RRSC_BITMAP_8814B(x) \ + (((x) >> BIT_SHIFT_RRSC_BITMAP_8814B) & BIT_MASK_RRSC_BITMAP_8814B) +#define BIT_SET_RRSC_BITMAP_8814B(x, v) \ + (BIT_CLEAR_RRSC_BITMAP_8814B(x) | BIT_RRSC_BITMAP_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_ARFR0_8814B */ + +#define BIT_SHIFT_ARFRL0_8814B 0 +#define BIT_MASK_ARFRL0_8814B 0xffffffffL +#define BIT_ARFRL0_8814B(x) \ + (((x) & BIT_MASK_ARFRL0_8814B) << BIT_SHIFT_ARFRL0_8814B) +#define BITS_ARFRL0_8814B (BIT_MASK_ARFRL0_8814B << BIT_SHIFT_ARFRL0_8814B) +#define BIT_CLEAR_ARFRL0_8814B(x) ((x) & (~BITS_ARFRL0_8814B)) +#define BIT_GET_ARFRL0_8814B(x) \ + (((x) >> BIT_SHIFT_ARFRL0_8814B) & BIT_MASK_ARFRL0_8814B) +#define BIT_SET_ARFRL0_8814B(x, v) \ + (BIT_CLEAR_ARFRL0_8814B(x) | BIT_ARFRL0_8814B(v)) + +/* 2 REG_ARFRH0_8814B */ + +#define BIT_SHIFT_ARFRH0_8814B 0 +#define BIT_MASK_ARFRH0_8814B 0xffffffffL +#define BIT_ARFRH0_8814B(x) \ + (((x) & BIT_MASK_ARFRH0_8814B) << BIT_SHIFT_ARFRH0_8814B) +#define BITS_ARFRH0_8814B (BIT_MASK_ARFRH0_8814B << BIT_SHIFT_ARFRH0_8814B) +#define BIT_CLEAR_ARFRH0_8814B(x) ((x) & (~BITS_ARFRH0_8814B)) +#define BIT_GET_ARFRH0_8814B(x) \ + (((x) >> BIT_SHIFT_ARFRH0_8814B) & BIT_MASK_ARFRH0_8814B) +#define BIT_SET_ARFRH0_8814B(x, v) \ + (BIT_CLEAR_ARFRH0_8814B(x) | BIT_ARFRH0_8814B(v)) + +/* 2 REG_REG_ARFR_WT0_8814B */ + +#define BIT_SHIFT_RATE7_WEIGHTING_8814B 28 +#define BIT_MASK_RATE7_WEIGHTING_8814B 0xf +#define BIT_RATE7_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE7_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE7_WEIGHTING_8814B) +#define BITS_RATE7_WEIGHTING_8814B \ + (BIT_MASK_RATE7_WEIGHTING_8814B << BIT_SHIFT_RATE7_WEIGHTING_8814B) +#define BIT_CLEAR_RATE7_WEIGHTING_8814B(x) ((x) & (~BITS_RATE7_WEIGHTING_8814B)) +#define BIT_GET_RATE7_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE7_WEIGHTING_8814B) & \ + BIT_MASK_RATE7_WEIGHTING_8814B) +#define BIT_SET_RATE7_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE7_WEIGHTING_8814B(x) | BIT_RATE7_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE6_WEIGHTING_8814B 24 +#define BIT_MASK_RATE6_WEIGHTING_8814B 0xf +#define BIT_RATE6_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE6_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE6_WEIGHTING_8814B) +#define BITS_RATE6_WEIGHTING_8814B \ + (BIT_MASK_RATE6_WEIGHTING_8814B << BIT_SHIFT_RATE6_WEIGHTING_8814B) +#define BIT_CLEAR_RATE6_WEIGHTING_8814B(x) ((x) & (~BITS_RATE6_WEIGHTING_8814B)) +#define BIT_GET_RATE6_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE6_WEIGHTING_8814B) & \ + BIT_MASK_RATE6_WEIGHTING_8814B) +#define BIT_SET_RATE6_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE6_WEIGHTING_8814B(x) | BIT_RATE6_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE5_WEIGHTING_8814B 20 +#define BIT_MASK_RATE5_WEIGHTING_8814B 0xf +#define BIT_RATE5_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE5_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE5_WEIGHTING_8814B) +#define BITS_RATE5_WEIGHTING_8814B \ + (BIT_MASK_RATE5_WEIGHTING_8814B << BIT_SHIFT_RATE5_WEIGHTING_8814B) +#define BIT_CLEAR_RATE5_WEIGHTING_8814B(x) ((x) & (~BITS_RATE5_WEIGHTING_8814B)) +#define BIT_GET_RATE5_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE5_WEIGHTING_8814B) & \ + BIT_MASK_RATE5_WEIGHTING_8814B) +#define BIT_SET_RATE5_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE5_WEIGHTING_8814B(x) | BIT_RATE5_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE4_WEIGHTING_8814B 16 +#define BIT_MASK_RATE4_WEIGHTING_8814B 0xf +#define BIT_RATE4_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE4_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE4_WEIGHTING_8814B) +#define BITS_RATE4_WEIGHTING_8814B \ + (BIT_MASK_RATE4_WEIGHTING_8814B << BIT_SHIFT_RATE4_WEIGHTING_8814B) +#define BIT_CLEAR_RATE4_WEIGHTING_8814B(x) ((x) & (~BITS_RATE4_WEIGHTING_8814B)) +#define BIT_GET_RATE4_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE4_WEIGHTING_8814B) & \ + BIT_MASK_RATE4_WEIGHTING_8814B) +#define BIT_SET_RATE4_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE4_WEIGHTING_8814B(x) | BIT_RATE4_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE3_WEIGHTING_8814B 12 +#define BIT_MASK_RATE3_WEIGHTING_8814B 0xf +#define BIT_RATE3_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE3_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE3_WEIGHTING_8814B) +#define BITS_RATE3_WEIGHTING_8814B \ + (BIT_MASK_RATE3_WEIGHTING_8814B << BIT_SHIFT_RATE3_WEIGHTING_8814B) +#define BIT_CLEAR_RATE3_WEIGHTING_8814B(x) ((x) & (~BITS_RATE3_WEIGHTING_8814B)) +#define BIT_GET_RATE3_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE3_WEIGHTING_8814B) & \ + BIT_MASK_RATE3_WEIGHTING_8814B) +#define BIT_SET_RATE3_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE3_WEIGHTING_8814B(x) | BIT_RATE3_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE2_WEIGHTING_8814B 8 +#define BIT_MASK_RATE2_WEIGHTING_8814B 0xf +#define BIT_RATE2_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE2_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE2_WEIGHTING_8814B) +#define BITS_RATE2_WEIGHTING_8814B \ + (BIT_MASK_RATE2_WEIGHTING_8814B << BIT_SHIFT_RATE2_WEIGHTING_8814B) +#define BIT_CLEAR_RATE2_WEIGHTING_8814B(x) ((x) & (~BITS_RATE2_WEIGHTING_8814B)) +#define BIT_GET_RATE2_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE2_WEIGHTING_8814B) & \ + BIT_MASK_RATE2_WEIGHTING_8814B) +#define BIT_SET_RATE2_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE2_WEIGHTING_8814B(x) | BIT_RATE2_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE1_WEIGHTING_8814B 4 +#define BIT_MASK_RATE1_WEIGHTING_8814B 0xf +#define BIT_RATE1_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE1_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE1_WEIGHTING_8814B) +#define BITS_RATE1_WEIGHTING_8814B \ + (BIT_MASK_RATE1_WEIGHTING_8814B << BIT_SHIFT_RATE1_WEIGHTING_8814B) +#define BIT_CLEAR_RATE1_WEIGHTING_8814B(x) ((x) & (~BITS_RATE1_WEIGHTING_8814B)) +#define BIT_GET_RATE1_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE1_WEIGHTING_8814B) & \ + BIT_MASK_RATE1_WEIGHTING_8814B) +#define BIT_SET_RATE1_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE1_WEIGHTING_8814B(x) | BIT_RATE1_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE0_WEIGHTING_8814B 0 +#define BIT_MASK_RATE0_WEIGHTING_8814B 0xf +#define BIT_RATE0_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE0_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE0_WEIGHTING_8814B) +#define BITS_RATE0_WEIGHTING_8814B \ + (BIT_MASK_RATE0_WEIGHTING_8814B << BIT_SHIFT_RATE0_WEIGHTING_8814B) +#define BIT_CLEAR_RATE0_WEIGHTING_8814B(x) ((x) & (~BITS_RATE0_WEIGHTING_8814B)) +#define BIT_GET_RATE0_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE0_WEIGHTING_8814B) & \ + BIT_MASK_RATE0_WEIGHTING_8814B) +#define BIT_SET_RATE0_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE0_WEIGHTING_8814B(x) | BIT_RATE0_WEIGHTING_8814B(v)) + +/* 2 REG_REG_ARFR_WT1_8814B */ + +#define BIT_SHIFT_RATE15_WEIGHTING_8814B 28 +#define BIT_MASK_RATE15_WEIGHTING_8814B 0xf +#define BIT_RATE15_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE15_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE15_WEIGHTING_8814B) +#define BITS_RATE15_WEIGHTING_8814B \ + (BIT_MASK_RATE15_WEIGHTING_8814B << BIT_SHIFT_RATE15_WEIGHTING_8814B) +#define BIT_CLEAR_RATE15_WEIGHTING_8814B(x) \ + ((x) & (~BITS_RATE15_WEIGHTING_8814B)) +#define BIT_GET_RATE15_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE15_WEIGHTING_8814B) & \ + BIT_MASK_RATE15_WEIGHTING_8814B) +#define BIT_SET_RATE15_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE15_WEIGHTING_8814B(x) | BIT_RATE15_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE14_WEIGHTING_8814B 24 +#define BIT_MASK_RATE14_WEIGHTING_8814B 0xf +#define BIT_RATE14_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE14_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE14_WEIGHTING_8814B) +#define BITS_RATE14_WEIGHTING_8814B \ + (BIT_MASK_RATE14_WEIGHTING_8814B << BIT_SHIFT_RATE14_WEIGHTING_8814B) +#define BIT_CLEAR_RATE14_WEIGHTING_8814B(x) \ + ((x) & (~BITS_RATE14_WEIGHTING_8814B)) +#define BIT_GET_RATE14_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE14_WEIGHTING_8814B) & \ + BIT_MASK_RATE14_WEIGHTING_8814B) +#define BIT_SET_RATE14_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE14_WEIGHTING_8814B(x) | BIT_RATE14_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE13_WEIGHTING_8814B 20 +#define BIT_MASK_RATE13_WEIGHTING_8814B 0xf +#define BIT_RATE13_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE13_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE13_WEIGHTING_8814B) +#define BITS_RATE13_WEIGHTING_8814B \ + (BIT_MASK_RATE13_WEIGHTING_8814B << BIT_SHIFT_RATE13_WEIGHTING_8814B) +#define BIT_CLEAR_RATE13_WEIGHTING_8814B(x) \ + ((x) & (~BITS_RATE13_WEIGHTING_8814B)) +#define BIT_GET_RATE13_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE13_WEIGHTING_8814B) & \ + BIT_MASK_RATE13_WEIGHTING_8814B) +#define BIT_SET_RATE13_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE13_WEIGHTING_8814B(x) | BIT_RATE13_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE12_WEIGHTING_8814B 16 +#define BIT_MASK_RATE12_WEIGHTING_8814B 0xf +#define BIT_RATE12_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE12_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE12_WEIGHTING_8814B) +#define BITS_RATE12_WEIGHTING_8814B \ + (BIT_MASK_RATE12_WEIGHTING_8814B << BIT_SHIFT_RATE12_WEIGHTING_8814B) +#define BIT_CLEAR_RATE12_WEIGHTING_8814B(x) \ + ((x) & (~BITS_RATE12_WEIGHTING_8814B)) +#define BIT_GET_RATE12_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE12_WEIGHTING_8814B) & \ + BIT_MASK_RATE12_WEIGHTING_8814B) +#define BIT_SET_RATE12_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE12_WEIGHTING_8814B(x) | BIT_RATE12_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE11_WEIGHTING_8814B 12 +#define BIT_MASK_RATE11_WEIGHTING_8814B 0xf +#define BIT_RATE11_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE11_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE11_WEIGHTING_8814B) +#define BITS_RATE11_WEIGHTING_8814B \ + (BIT_MASK_RATE11_WEIGHTING_8814B << BIT_SHIFT_RATE11_WEIGHTING_8814B) +#define BIT_CLEAR_RATE11_WEIGHTING_8814B(x) \ + ((x) & (~BITS_RATE11_WEIGHTING_8814B)) +#define BIT_GET_RATE11_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE11_WEIGHTING_8814B) & \ + BIT_MASK_RATE11_WEIGHTING_8814B) +#define BIT_SET_RATE11_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE11_WEIGHTING_8814B(x) | BIT_RATE11_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE10_WEIGHTING_8814B 8 +#define BIT_MASK_RATE10_WEIGHTING_8814B 0xf +#define BIT_RATE10_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE10_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE10_WEIGHTING_8814B) +#define BITS_RATE10_WEIGHTING_8814B \ + (BIT_MASK_RATE10_WEIGHTING_8814B << BIT_SHIFT_RATE10_WEIGHTING_8814B) +#define BIT_CLEAR_RATE10_WEIGHTING_8814B(x) \ + ((x) & (~BITS_RATE10_WEIGHTING_8814B)) +#define BIT_GET_RATE10_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE10_WEIGHTING_8814B) & \ + BIT_MASK_RATE10_WEIGHTING_8814B) +#define BIT_SET_RATE10_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE10_WEIGHTING_8814B(x) | BIT_RATE10_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE9_WEIGHTING_8814B 4 +#define BIT_MASK_RATE9_WEIGHTING_8814B 0xf +#define BIT_RATE9_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE9_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE9_WEIGHTING_8814B) +#define BITS_RATE9_WEIGHTING_8814B \ + (BIT_MASK_RATE9_WEIGHTING_8814B << BIT_SHIFT_RATE9_WEIGHTING_8814B) +#define BIT_CLEAR_RATE9_WEIGHTING_8814B(x) ((x) & (~BITS_RATE9_WEIGHTING_8814B)) +#define BIT_GET_RATE9_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE9_WEIGHTING_8814B) & \ + BIT_MASK_RATE9_WEIGHTING_8814B) +#define BIT_SET_RATE9_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE9_WEIGHTING_8814B(x) | BIT_RATE9_WEIGHTING_8814B(v)) + +#define BIT_SHIFT_RATE8_WEIGHTING_8814B 0 +#define BIT_MASK_RATE8_WEIGHTING_8814B 0xf +#define BIT_RATE8_WEIGHTING_8814B(x) \ + (((x) & BIT_MASK_RATE8_WEIGHTING_8814B) \ + << BIT_SHIFT_RATE8_WEIGHTING_8814B) +#define BITS_RATE8_WEIGHTING_8814B \ + (BIT_MASK_RATE8_WEIGHTING_8814B << BIT_SHIFT_RATE8_WEIGHTING_8814B) +#define BIT_CLEAR_RATE8_WEIGHTING_8814B(x) ((x) & (~BITS_RATE8_WEIGHTING_8814B)) +#define BIT_GET_RATE8_WEIGHTING_8814B(x) \ + (((x) >> BIT_SHIFT_RATE8_WEIGHTING_8814B) & \ + BIT_MASK_RATE8_WEIGHTING_8814B) +#define BIT_SET_RATE8_WEIGHTING_8814B(x, v) \ + (BIT_CLEAR_RATE8_WEIGHTING_8814B(x) | BIT_RATE8_WEIGHTING_8814B(v)) + +/* 2 REG_CCK_CHECK_8814B */ +#define BIT_CHECK_CCK_EN_8814B BIT(7) +#define BIT_EN_BCN_PKT_REL_P0_8814B BIT(6) +#define BIT_BCN_PORT_SEL_8814B BIT(5) +#define BIT_MOREDATA_BYPASS_8814B BIT(4) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P0_8814B BIT(3) +#define BIT_EN_SET_MOREDATA_8814B BIT(2) +#define BIT__R_DIS_CLEAR_MACID_RELEASE_8814B BIT(1) +#define BIT__R_MACID_RELEASE_EN_8814B BIT(0) + +/* 2 REG_AMPDU_MAX_TIME_V1_8814B */ + +#define BIT_SHIFT_AMPDU_MAX_TIME_8814B 0 +#define BIT_MASK_AMPDU_MAX_TIME_8814B 0xff +#define BIT_AMPDU_MAX_TIME_8814B(x) \ + (((x) & BIT_MASK_AMPDU_MAX_TIME_8814B) \ + << BIT_SHIFT_AMPDU_MAX_TIME_8814B) +#define BITS_AMPDU_MAX_TIME_8814B \ + (BIT_MASK_AMPDU_MAX_TIME_8814B << BIT_SHIFT_AMPDU_MAX_TIME_8814B) +#define BIT_CLEAR_AMPDU_MAX_TIME_8814B(x) ((x) & (~BITS_AMPDU_MAX_TIME_8814B)) +#define BIT_GET_AMPDU_MAX_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8814B) & \ + BIT_MASK_AMPDU_MAX_TIME_8814B) +#define BIT_SET_AMPDU_MAX_TIME_8814B(x, v) \ + (BIT_CLEAR_AMPDU_MAX_TIME_8814B(x) | BIT_AMPDU_MAX_TIME_8814B(v)) + +/* 2 REG_TAB_SEL_8814B */ + +#define BIT_SHIFT_RATE_SEL_8814B 0 +#define BIT_MASK_RATE_SEL_8814B 0xf +#define BIT_RATE_SEL_8814B(x) \ + (((x) & BIT_MASK_RATE_SEL_8814B) << BIT_SHIFT_RATE_SEL_8814B) +#define BITS_RATE_SEL_8814B \ + (BIT_MASK_RATE_SEL_8814B << BIT_SHIFT_RATE_SEL_8814B) +#define BIT_CLEAR_RATE_SEL_8814B(x) ((x) & (~BITS_RATE_SEL_8814B)) +#define BIT_GET_RATE_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_RATE_SEL_8814B) & BIT_MASK_RATE_SEL_8814B) +#define BIT_SET_RATE_SEL_8814B(x, v) \ + (BIT_CLEAR_RATE_SEL_8814B(x) | BIT_RATE_SEL_8814B(v)) + +/* 2 REG_BCN_INVALID_CTRL_8814B */ +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P4_8814B BIT(7) +#define BIT_EN_BCN_PKT_REL_P4_8814B BIT(6) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P3_8814B BIT(5) +#define BIT_EN_BCN_PKT_REL_P3_8814B BIT(4) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P2_8814B BIT(3) +#define BIT_EN_BCN_PKT_REL_P2_8814B BIT(2) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_P1_8814B BIT(1) +#define BIT_EN_BCN_PKT_REL_P1_8814B BIT(0) + +/* 2 REG_AMPDU_MAX_LENGTH_HT_8814B */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8814B 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_HT_8814B 0xffff +#define BIT_AMPDU_MAX_LENGTH_HT_8814B(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_HT_8814B) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8814B) +#define BITS_AMPDU_MAX_LENGTH_HT_8814B \ + (BIT_MASK_AMPDU_MAX_LENGTH_HT_8814B \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8814B) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_HT_8814B(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_HT_8814B)) +#define BIT_GET_AMPDU_MAX_LENGTH_HT_8814B(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8814B) & \ + BIT_MASK_AMPDU_MAX_LENGTH_HT_8814B) +#define BIT_SET_AMPDU_MAX_LENGTH_HT_8814B(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_HT_8814B(x) | \ + BIT_AMPDU_MAX_LENGTH_HT_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NDPA_RATE_8814B */ + +#define BIT_SHIFT_R_NDPA_RATE_V1_8814B 0 +#define BIT_MASK_R_NDPA_RATE_V1_8814B 0xff +#define BIT_R_NDPA_RATE_V1_8814B(x) \ + (((x) & BIT_MASK_R_NDPA_RATE_V1_8814B) \ + << BIT_SHIFT_R_NDPA_RATE_V1_8814B) +#define BITS_R_NDPA_RATE_V1_8814B \ + (BIT_MASK_R_NDPA_RATE_V1_8814B << BIT_SHIFT_R_NDPA_RATE_V1_8814B) +#define BIT_CLEAR_R_NDPA_RATE_V1_8814B(x) ((x) & (~BITS_R_NDPA_RATE_V1_8814B)) +#define BIT_GET_R_NDPA_RATE_V1_8814B(x) \ + (((x) >> BIT_SHIFT_R_NDPA_RATE_V1_8814B) & \ + BIT_MASK_R_NDPA_RATE_V1_8814B) +#define BIT_SET_R_NDPA_RATE_V1_8814B(x, v) \ + (BIT_CLEAR_R_NDPA_RATE_V1_8814B(x) | BIT_R_NDPA_RATE_V1_8814B(v)) + +/* 2 REG_TX_HANG_CTRL_8814B */ +#define BIT_EN_GNT_BT_AWAKE_8814B BIT(3) +#define BIT_EN_EOF_V1_8814B BIT(2) +#define BIT_DIS_OQT_BLOCK_8814B BIT(1) +#define BIT_SEARCH_QUEUE_EN_8814B BIT(0) + +/* 2 REG_NDPA_OPT_CTRL_8814B */ +#define BIT_DIS_MACID_RELEASE_RTY_8814B BIT(5) + +#define BIT_SHIFT_BW_SIGTA_8814B 3 +#define BIT_MASK_BW_SIGTA_8814B 0x3 +#define BIT_BW_SIGTA_8814B(x) \ + (((x) & BIT_MASK_BW_SIGTA_8814B) << BIT_SHIFT_BW_SIGTA_8814B) +#define BITS_BW_SIGTA_8814B \ + (BIT_MASK_BW_SIGTA_8814B << BIT_SHIFT_BW_SIGTA_8814B) +#define BIT_CLEAR_BW_SIGTA_8814B(x) ((x) & (~BITS_BW_SIGTA_8814B)) +#define BIT_GET_BW_SIGTA_8814B(x) \ + (((x) >> BIT_SHIFT_BW_SIGTA_8814B) & BIT_MASK_BW_SIGTA_8814B) +#define BIT_SET_BW_SIGTA_8814B(x, v) \ + (BIT_CLEAR_BW_SIGTA_8814B(x) | BIT_BW_SIGTA_8814B(v)) + +#define BIT_EN_BAR_SIGTA_8814B BIT(2) + +#define BIT_SHIFT_NDPA_BW_8814B 0 +#define BIT_MASK_NDPA_BW_8814B 0x3 +#define BIT_NDPA_BW_8814B(x) \ + (((x) & BIT_MASK_NDPA_BW_8814B) << BIT_SHIFT_NDPA_BW_8814B) +#define BITS_NDPA_BW_8814B (BIT_MASK_NDPA_BW_8814B << BIT_SHIFT_NDPA_BW_8814B) +#define BIT_CLEAR_NDPA_BW_8814B(x) ((x) & (~BITS_NDPA_BW_8814B)) +#define BIT_GET_NDPA_BW_8814B(x) \ + (((x) >> BIT_SHIFT_NDPA_BW_8814B) & BIT_MASK_NDPA_BW_8814B) +#define BIT_SET_NDPA_BW_8814B(x, v) \ + (BIT_CLEAR_NDPA_BW_8814B(x) | BIT_NDPA_BW_8814B(v)) + +/* 2 REG_AMPDU_MAX_LENGTH_VHT_8814B */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_8814B 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_VHT_8814B 0x3ffff +#define BIT_AMPDU_MAX_LENGTH_VHT_8814B(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_VHT_8814B) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_8814B) +#define BITS_AMPDU_MAX_LENGTH_VHT_8814B \ + (BIT_MASK_AMPDU_MAX_LENGTH_VHT_8814B \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_8814B) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_8814B(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_VHT_8814B)) +#define BIT_GET_AMPDU_MAX_LENGTH_VHT_8814B(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_8814B) & \ + BIT_MASK_AMPDU_MAX_LENGTH_VHT_8814B) +#define BIT_SET_AMPDU_MAX_LENGTH_VHT_8814B(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_8814B(x) | \ + BIT_AMPDU_MAX_LENGTH_VHT_8814B(v)) + +/* 2 REG_RD_RESP_PKT_TH_8814B */ + +#define BIT_SHIFT_RD_RESP_PKT_TH_V1_8814B 0 +#define BIT_MASK_RD_RESP_PKT_TH_V1_8814B 0x3f +#define BIT_RD_RESP_PKT_TH_V1_8814B(x) \ + (((x) & BIT_MASK_RD_RESP_PKT_TH_V1_8814B) \ + << BIT_SHIFT_RD_RESP_PKT_TH_V1_8814B) +#define BITS_RD_RESP_PKT_TH_V1_8814B \ + (BIT_MASK_RD_RESP_PKT_TH_V1_8814B << BIT_SHIFT_RD_RESP_PKT_TH_V1_8814B) +#define BIT_CLEAR_RD_RESP_PKT_TH_V1_8814B(x) \ + ((x) & (~BITS_RD_RESP_PKT_TH_V1_8814B)) +#define BIT_GET_RD_RESP_PKT_TH_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1_8814B) & \ + BIT_MASK_RD_RESP_PKT_TH_V1_8814B) +#define BIT_SET_RD_RESP_PKT_TH_V1_8814B(x, v) \ + (BIT_CLEAR_RD_RESP_PKT_TH_V1_8814B(x) | BIT_RD_RESP_PKT_TH_V1_8814B(v)) + +/* 2 REG_NEW_EDCA_CTRL_V1_8814B */ + +#define BIT_SHIFT_RANDOM_VALUE_SHIFT_8814B 9 +#define BIT_MASK_RANDOM_VALUE_SHIFT_8814B 0x7 +#define BIT_RANDOM_VALUE_SHIFT_8814B(x) \ + (((x) & BIT_MASK_RANDOM_VALUE_SHIFT_8814B) \ + << BIT_SHIFT_RANDOM_VALUE_SHIFT_8814B) +#define BITS_RANDOM_VALUE_SHIFT_8814B \ + (BIT_MASK_RANDOM_VALUE_SHIFT_8814B \ + << BIT_SHIFT_RANDOM_VALUE_SHIFT_8814B) +#define BIT_CLEAR_RANDOM_VALUE_SHIFT_8814B(x) \ + ((x) & (~BITS_RANDOM_VALUE_SHIFT_8814B)) +#define BIT_GET_RANDOM_VALUE_SHIFT_8814B(x) \ + (((x) >> BIT_SHIFT_RANDOM_VALUE_SHIFT_8814B) & \ + BIT_MASK_RANDOM_VALUE_SHIFT_8814B) +#define BIT_SET_RANDOM_VALUE_SHIFT_8814B(x, v) \ + (BIT_CLEAR_RANDOM_VALUE_SHIFT_8814B(x) | \ + BIT_RANDOM_VALUE_SHIFT_8814B(v)) + +#define BIT_ENABLE_NEW_EDCA_8814B BIT(8) + +#define BIT_SHIFT_MEDIUM_HAS_IDKE_TRIGGER_8814B 0 +#define BIT_MASK_MEDIUM_HAS_IDKE_TRIGGER_8814B 0xff +#define BIT_MEDIUM_HAS_IDKE_TRIGGER_8814B(x) \ + (((x) & BIT_MASK_MEDIUM_HAS_IDKE_TRIGGER_8814B) \ + << BIT_SHIFT_MEDIUM_HAS_IDKE_TRIGGER_8814B) +#define BITS_MEDIUM_HAS_IDKE_TRIGGER_8814B \ + (BIT_MASK_MEDIUM_HAS_IDKE_TRIGGER_8814B \ + << BIT_SHIFT_MEDIUM_HAS_IDKE_TRIGGER_8814B) +#define BIT_CLEAR_MEDIUM_HAS_IDKE_TRIGGER_8814B(x) \ + ((x) & (~BITS_MEDIUM_HAS_IDKE_TRIGGER_8814B)) +#define BIT_GET_MEDIUM_HAS_IDKE_TRIGGER_8814B(x) \ + (((x) >> BIT_SHIFT_MEDIUM_HAS_IDKE_TRIGGER_8814B) & \ + BIT_MASK_MEDIUM_HAS_IDKE_TRIGGER_8814B) +#define BIT_SET_MEDIUM_HAS_IDKE_TRIGGER_8814B(x, v) \ + (BIT_CLEAR_MEDIUM_HAS_IDKE_TRIGGER_8814B(x) | \ + BIT_MEDIUM_HAS_IDKE_TRIGGER_8814B(v)) + +/* 2 REG_ACQ_STOP_V2_8814B */ +#define BIT_AC19Q_STOP_8814B BIT(19) +#define BIT_AC18Q_STOP_8814B BIT(18) +#define BIT_AC17Q_STOP_8814B BIT(17) +#define BIT_AC16Q_STOP_8814B BIT(16) +#define BIT_AC15Q_STOP_8814B BIT(15) +#define BIT_AC14Q_STOP_8814B BIT(14) +#define BIT_AC13Q_STOP_8814B BIT(13) +#define BIT_AC12Q_STOP_8814B BIT(12) +#define BIT_AC11Q_STOP_8814B BIT(11) +#define BIT_AC10Q_STOP_8814B BIT(10) +#define BIT_AC9Q_STOP_8814B BIT(9) +#define BIT_AC8Q_STOP_8814B BIT(8) +#define BIT_AC7Q_STOP_8814B BIT(7) +#define BIT_AC6Q_STOP_8814B BIT(6) +#define BIT_AC5Q_STOP_8814B BIT(5) +#define BIT_AC4Q_STOP_8814B BIT(4) +#define BIT_AC3Q_STOP_8814B BIT(3) +#define BIT_AC2Q_STOP_8814B BIT(2) +#define BIT_AC1Q_STOP_8814B BIT(1) +#define BIT_AC0Q_STOP_8814B BIT(0) + +/* 2 REG_WMAC_LBK_BUF_HD_V1_8814B */ + +#define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8814B 0 +#define BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8814B 0xfff +#define BIT_WMAC_LBK_BUF_HEAD_V1_8814B(x) \ + (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8814B) \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8814B) +#define BITS_WMAC_LBK_BUF_HEAD_V1_8814B \ + (BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8814B \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8814B) +#define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8814B(x) \ + ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1_8814B)) +#define BIT_GET_WMAC_LBK_BUF_HEAD_V1_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8814B) & \ + BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8814B) +#define BIT_SET_WMAC_LBK_BUF_HEAD_V1_8814B(x, v) \ + (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8814B(x) | \ + BIT_WMAC_LBK_BUF_HEAD_V1_8814B(v)) + +/* 2 REG_MGQ_BDNY_V1_8814B */ + +#define BIT_SHIFT_MGQ_PGBNDY_V1_8814B 0 +#define BIT_MASK_MGQ_PGBNDY_V1_8814B 0xfff +#define BIT_MGQ_PGBNDY_V1_8814B(x) \ + (((x) & BIT_MASK_MGQ_PGBNDY_V1_8814B) << BIT_SHIFT_MGQ_PGBNDY_V1_8814B) +#define BITS_MGQ_PGBNDY_V1_8814B \ + (BIT_MASK_MGQ_PGBNDY_V1_8814B << BIT_SHIFT_MGQ_PGBNDY_V1_8814B) +#define BIT_CLEAR_MGQ_PGBNDY_V1_8814B(x) ((x) & (~BITS_MGQ_PGBNDY_V1_8814B)) +#define BIT_GET_MGQ_PGBNDY_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1_8814B) & BIT_MASK_MGQ_PGBNDY_V1_8814B) +#define BIT_SET_MGQ_PGBNDY_V1_8814B(x, v) \ + (BIT_CLEAR_MGQ_PGBNDY_V1_8814B(x) | BIT_MGQ_PGBNDY_V1_8814B(v)) + +/* 2 REG_TXRPT_CTRL_8814B */ + +#define BIT_SHIFT_TRXRPT_TIMER_TH_8814B 24 +#define BIT_MASK_TRXRPT_TIMER_TH_8814B 0xff +#define BIT_TRXRPT_TIMER_TH_8814B(x) \ + (((x) & BIT_MASK_TRXRPT_TIMER_TH_8814B) \ + << BIT_SHIFT_TRXRPT_TIMER_TH_8814B) +#define BITS_TRXRPT_TIMER_TH_8814B \ + (BIT_MASK_TRXRPT_TIMER_TH_8814B << BIT_SHIFT_TRXRPT_TIMER_TH_8814B) +#define BIT_CLEAR_TRXRPT_TIMER_TH_8814B(x) ((x) & (~BITS_TRXRPT_TIMER_TH_8814B)) +#define BIT_GET_TRXRPT_TIMER_TH_8814B(x) \ + (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH_8814B) & \ + BIT_MASK_TRXRPT_TIMER_TH_8814B) +#define BIT_SET_TRXRPT_TIMER_TH_8814B(x, v) \ + (BIT_CLEAR_TRXRPT_TIMER_TH_8814B(x) | BIT_TRXRPT_TIMER_TH_8814B(v)) + +#define BIT_SHIFT_TRXRPT_LEN_TH_8814B 16 +#define BIT_MASK_TRXRPT_LEN_TH_8814B 0xff +#define BIT_TRXRPT_LEN_TH_8814B(x) \ + (((x) & BIT_MASK_TRXRPT_LEN_TH_8814B) << BIT_SHIFT_TRXRPT_LEN_TH_8814B) +#define BITS_TRXRPT_LEN_TH_8814B \ + (BIT_MASK_TRXRPT_LEN_TH_8814B << BIT_SHIFT_TRXRPT_LEN_TH_8814B) +#define BIT_CLEAR_TRXRPT_LEN_TH_8814B(x) ((x) & (~BITS_TRXRPT_LEN_TH_8814B)) +#define BIT_GET_TRXRPT_LEN_TH_8814B(x) \ + (((x) >> BIT_SHIFT_TRXRPT_LEN_TH_8814B) & BIT_MASK_TRXRPT_LEN_TH_8814B) +#define BIT_SET_TRXRPT_LEN_TH_8814B(x, v) \ + (BIT_CLEAR_TRXRPT_LEN_TH_8814B(x) | BIT_TRXRPT_LEN_TH_8814B(v)) + +#define BIT_SHIFT_TRXRPT_READ_PTR_8814B 8 +#define BIT_MASK_TRXRPT_READ_PTR_8814B 0xff +#define BIT_TRXRPT_READ_PTR_8814B(x) \ + (((x) & BIT_MASK_TRXRPT_READ_PTR_8814B) \ + << BIT_SHIFT_TRXRPT_READ_PTR_8814B) +#define BITS_TRXRPT_READ_PTR_8814B \ + (BIT_MASK_TRXRPT_READ_PTR_8814B << BIT_SHIFT_TRXRPT_READ_PTR_8814B) +#define BIT_CLEAR_TRXRPT_READ_PTR_8814B(x) ((x) & (~BITS_TRXRPT_READ_PTR_8814B)) +#define BIT_GET_TRXRPT_READ_PTR_8814B(x) \ + (((x) >> BIT_SHIFT_TRXRPT_READ_PTR_8814B) & \ + BIT_MASK_TRXRPT_READ_PTR_8814B) +#define BIT_SET_TRXRPT_READ_PTR_8814B(x, v) \ + (BIT_CLEAR_TRXRPT_READ_PTR_8814B(x) | BIT_TRXRPT_READ_PTR_8814B(v)) + +#define BIT_SHIFT_TRXRPT_WRITE_PTR_8814B 0 +#define BIT_MASK_TRXRPT_WRITE_PTR_8814B 0xff +#define BIT_TRXRPT_WRITE_PTR_8814B(x) \ + (((x) & BIT_MASK_TRXRPT_WRITE_PTR_8814B) \ + << BIT_SHIFT_TRXRPT_WRITE_PTR_8814B) +#define BITS_TRXRPT_WRITE_PTR_8814B \ + (BIT_MASK_TRXRPT_WRITE_PTR_8814B << BIT_SHIFT_TRXRPT_WRITE_PTR_8814B) +#define BIT_CLEAR_TRXRPT_WRITE_PTR_8814B(x) \ + ((x) & (~BITS_TRXRPT_WRITE_PTR_8814B)) +#define BIT_GET_TRXRPT_WRITE_PTR_8814B(x) \ + (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR_8814B) & \ + BIT_MASK_TRXRPT_WRITE_PTR_8814B) +#define BIT_SET_TRXRPT_WRITE_PTR_8814B(x, v) \ + (BIT_CLEAR_TRXRPT_WRITE_PTR_8814B(x) | BIT_TRXRPT_WRITE_PTR_8814B(v)) + +/* 2 REG_INIRTS_RATE_SEL_8814B */ +#define BIT_LEAG_RTS_BW_DUP_8814B BIT(5) + +/* 2 REG_BASIC_CFEND_RATE_8814B */ + +#define BIT_SHIFT_BASIC_CFEND_RATE_8814B 0 +#define BIT_MASK_BASIC_CFEND_RATE_8814B 0x1f +#define BIT_BASIC_CFEND_RATE_8814B(x) \ + (((x) & BIT_MASK_BASIC_CFEND_RATE_8814B) \ + << BIT_SHIFT_BASIC_CFEND_RATE_8814B) +#define BITS_BASIC_CFEND_RATE_8814B \ + (BIT_MASK_BASIC_CFEND_RATE_8814B << BIT_SHIFT_BASIC_CFEND_RATE_8814B) +#define BIT_CLEAR_BASIC_CFEND_RATE_8814B(x) \ + ((x) & (~BITS_BASIC_CFEND_RATE_8814B)) +#define BIT_GET_BASIC_CFEND_RATE_8814B(x) \ + (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8814B) & \ + BIT_MASK_BASIC_CFEND_RATE_8814B) +#define BIT_SET_BASIC_CFEND_RATE_8814B(x, v) \ + (BIT_CLEAR_BASIC_CFEND_RATE_8814B(x) | BIT_BASIC_CFEND_RATE_8814B(v)) + +/* 2 REG_STBC_CFEND_RATE_8814B */ + +#define BIT_SHIFT_STBC_CFEND_RATE_8814B 0 +#define BIT_MASK_STBC_CFEND_RATE_8814B 0x1f +#define BIT_STBC_CFEND_RATE_8814B(x) \ + (((x) & BIT_MASK_STBC_CFEND_RATE_8814B) \ + << BIT_SHIFT_STBC_CFEND_RATE_8814B) +#define BITS_STBC_CFEND_RATE_8814B \ + (BIT_MASK_STBC_CFEND_RATE_8814B << BIT_SHIFT_STBC_CFEND_RATE_8814B) +#define BIT_CLEAR_STBC_CFEND_RATE_8814B(x) ((x) & (~BITS_STBC_CFEND_RATE_8814B)) +#define BIT_GET_STBC_CFEND_RATE_8814B(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8814B) & \ + BIT_MASK_STBC_CFEND_RATE_8814B) +#define BIT_SET_STBC_CFEND_RATE_8814B(x, v) \ + (BIT_CLEAR_STBC_CFEND_RATE_8814B(x) | BIT_STBC_CFEND_RATE_8814B(v)) + +/* 2 REG_DATA_SC_8814B */ + +#define BIT_SHIFT_TXSC_40M_8814B 4 +#define BIT_MASK_TXSC_40M_8814B 0xf +#define BIT_TXSC_40M_8814B(x) \ + (((x) & BIT_MASK_TXSC_40M_8814B) << BIT_SHIFT_TXSC_40M_8814B) +#define BITS_TXSC_40M_8814B \ + (BIT_MASK_TXSC_40M_8814B << BIT_SHIFT_TXSC_40M_8814B) +#define BIT_CLEAR_TXSC_40M_8814B(x) ((x) & (~BITS_TXSC_40M_8814B)) +#define BIT_GET_TXSC_40M_8814B(x) \ + (((x) >> BIT_SHIFT_TXSC_40M_8814B) & BIT_MASK_TXSC_40M_8814B) +#define BIT_SET_TXSC_40M_8814B(x, v) \ + (BIT_CLEAR_TXSC_40M_8814B(x) | BIT_TXSC_40M_8814B(v)) + +#define BIT_SHIFT_TXSC_20M_8814B 0 +#define BIT_MASK_TXSC_20M_8814B 0xf +#define BIT_TXSC_20M_8814B(x) \ + (((x) & BIT_MASK_TXSC_20M_8814B) << BIT_SHIFT_TXSC_20M_8814B) +#define BITS_TXSC_20M_8814B \ + (BIT_MASK_TXSC_20M_8814B << BIT_SHIFT_TXSC_20M_8814B) +#define BIT_CLEAR_TXSC_20M_8814B(x) ((x) & (~BITS_TXSC_20M_8814B)) +#define BIT_GET_TXSC_20M_8814B(x) \ + (((x) >> BIT_SHIFT_TXSC_20M_8814B) & BIT_MASK_TXSC_20M_8814B) +#define BIT_SET_TXSC_20M_8814B(x, v) \ + (BIT_CLEAR_TXSC_20M_8814B(x) | BIT_TXSC_20M_8814B(v)) + +/* 2 REG_MOREDATA_V1_8814B */ +#define BIT_MOREDATA_CTRL2_EN_V1_8814B BIT(3) +#define BIT_MOREDATA_CTRL1_EN_V1_8814B BIT(2) +#define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_DATA_SC1_8814B */ + +#define BIT_SHIFT_TXSC_160M_8814B 4 +#define BIT_MASK_TXSC_160M_8814B 0xf +#define BIT_TXSC_160M_8814B(x) \ + (((x) & BIT_MASK_TXSC_160M_8814B) << BIT_SHIFT_TXSC_160M_8814B) +#define BITS_TXSC_160M_8814B \ + (BIT_MASK_TXSC_160M_8814B << BIT_SHIFT_TXSC_160M_8814B) +#define BIT_CLEAR_TXSC_160M_8814B(x) ((x) & (~BITS_TXSC_160M_8814B)) +#define BIT_GET_TXSC_160M_8814B(x) \ + (((x) >> BIT_SHIFT_TXSC_160M_8814B) & BIT_MASK_TXSC_160M_8814B) +#define BIT_SET_TXSC_160M_8814B(x, v) \ + (BIT_CLEAR_TXSC_160M_8814B(x) | BIT_TXSC_160M_8814B(v)) + +#define BIT_SHIFT_TXSC_80M_8814B 0 +#define BIT_MASK_TXSC_80M_8814B 0xf +#define BIT_TXSC_80M_8814B(x) \ + (((x) & BIT_MASK_TXSC_80M_8814B) << BIT_SHIFT_TXSC_80M_8814B) +#define BITS_TXSC_80M_8814B \ + (BIT_MASK_TXSC_80M_8814B << BIT_SHIFT_TXSC_80M_8814B) +#define BIT_CLEAR_TXSC_80M_8814B(x) ((x) & (~BITS_TXSC_80M_8814B)) +#define BIT_GET_TXSC_80M_8814B(x) \ + (((x) >> BIT_SHIFT_TXSC_80M_8814B) & BIT_MASK_TXSC_80M_8814B) +#define BIT_SET_TXSC_80M_8814B(x, v) \ + (BIT_CLEAR_TXSC_80M_8814B(x) | BIT_TXSC_80M_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_TXRPT_START_OFFSET_8814B */ +#define BIT_RPTFIFO_RPTNUM_OPT_8814B BIT(31) + +#define BIT_SHIFT_MISSED_RPT_NUM_8814B 28 +#define BIT_MASK_MISSED_RPT_NUM_8814B 0x7 +#define BIT_MISSED_RPT_NUM_8814B(x) \ + (((x) & BIT_MASK_MISSED_RPT_NUM_8814B) \ + << BIT_SHIFT_MISSED_RPT_NUM_8814B) +#define BITS_MISSED_RPT_NUM_8814B \ + (BIT_MASK_MISSED_RPT_NUM_8814B << BIT_SHIFT_MISSED_RPT_NUM_8814B) +#define BIT_CLEAR_MISSED_RPT_NUM_8814B(x) ((x) & (~BITS_MISSED_RPT_NUM_8814B)) +#define BIT_GET_MISSED_RPT_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_MISSED_RPT_NUM_8814B) & \ + BIT_MASK_MISSED_RPT_NUM_8814B) +#define BIT_SET_MISSED_RPT_NUM_8814B(x, v) \ + (BIT_CLEAR_MISSED_RPT_NUM_8814B(x) | BIT_MISSED_RPT_NUM_8814B(v)) + +#define BIT_SHIFT_MACID_CTRL_OFFSET_V1_8814B 16 +#define BIT_MASK_MACID_CTRL_OFFSET_V1_8814B 0x1ff +#define BIT_MACID_CTRL_OFFSET_V1_8814B(x) \ + (((x) & BIT_MASK_MACID_CTRL_OFFSET_V1_8814B) \ + << BIT_SHIFT_MACID_CTRL_OFFSET_V1_8814B) +#define BITS_MACID_CTRL_OFFSET_V1_8814B \ + (BIT_MASK_MACID_CTRL_OFFSET_V1_8814B \ + << BIT_SHIFT_MACID_CTRL_OFFSET_V1_8814B) +#define BIT_CLEAR_MACID_CTRL_OFFSET_V1_8814B(x) \ + ((x) & (~BITS_MACID_CTRL_OFFSET_V1_8814B)) +#define BIT_GET_MACID_CTRL_OFFSET_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_V1_8814B) & \ + BIT_MASK_MACID_CTRL_OFFSET_V1_8814B) +#define BIT_SET_MACID_CTRL_OFFSET_V1_8814B(x, v) \ + (BIT_CLEAR_MACID_CTRL_OFFSET_V1_8814B(x) | \ + BIT_MACID_CTRL_OFFSET_V1_8814B(v)) + +#define BIT_SHIFT_AMPDU_TXRPT_OFFSET_V1_8814B 0 +#define BIT_MASK_AMPDU_TXRPT_OFFSET_V1_8814B 0x1ff +#define BIT_AMPDU_TXRPT_OFFSET_V1_8814B(x) \ + (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_V1_8814B) \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_V1_8814B) +#define BITS_AMPDU_TXRPT_OFFSET_V1_8814B \ + (BIT_MASK_AMPDU_TXRPT_OFFSET_V1_8814B \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_V1_8814B) +#define BIT_CLEAR_AMPDU_TXRPT_OFFSET_V1_8814B(x) \ + ((x) & (~BITS_AMPDU_TXRPT_OFFSET_V1_8814B)) +#define BIT_GET_AMPDU_TXRPT_OFFSET_V1_8814B(x) \ + (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_V1_8814B) & \ + BIT_MASK_AMPDU_TXRPT_OFFSET_V1_8814B) +#define BIT_SET_AMPDU_TXRPT_OFFSET_V1_8814B(x, v) \ + (BIT_CLEAR_AMPDU_TXRPT_OFFSET_V1_8814B(x) | \ + BIT_AMPDU_TXRPT_OFFSET_V1_8814B(v)) + +/* 2 REG_POWER_STAGE1_8814B */ +#define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8814B BIT(31) +#define BIT_PTA_WL_PRI_MASK_BCNQ_8814B BIT(30) +#define BIT_PTA_WL_PRI_MASK_HIQ_8814B BIT(29) +#define BIT_PTA_WL_PRI_MASK_MGQ_8814B BIT(28) +#define BIT_PTA_WL_PRI_MASK_BK_8814B BIT(27) +#define BIT_PTA_WL_PRI_MASK_BE_8814B BIT(26) +#define BIT_PTA_WL_PRI_MASK_VI_8814B BIT(25) +#define BIT_PTA_WL_PRI_MASK_VO_8814B BIT(24) + +#define BIT_SHIFT_POWER_STAGE1_8814B 0 +#define BIT_MASK_POWER_STAGE1_8814B 0xffffff +#define BIT_POWER_STAGE1_8814B(x) \ + (((x) & BIT_MASK_POWER_STAGE1_8814B) << BIT_SHIFT_POWER_STAGE1_8814B) +#define BITS_POWER_STAGE1_8814B \ + (BIT_MASK_POWER_STAGE1_8814B << BIT_SHIFT_POWER_STAGE1_8814B) +#define BIT_CLEAR_POWER_STAGE1_8814B(x) ((x) & (~BITS_POWER_STAGE1_8814B)) +#define BIT_GET_POWER_STAGE1_8814B(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE1_8814B) & BIT_MASK_POWER_STAGE1_8814B) +#define BIT_SET_POWER_STAGE1_8814B(x, v) \ + (BIT_CLEAR_POWER_STAGE1_8814B(x) | BIT_POWER_STAGE1_8814B(v)) + +/* 2 REG_POWER_STAGE2_8814B */ +#define BIT__CTRL_PKT_POW_ADJ_8814B BIT(24) + +#define BIT_SHIFT_POWER_STAGE2_8814B 0 +#define BIT_MASK_POWER_STAGE2_8814B 0xffffff +#define BIT_POWER_STAGE2_8814B(x) \ + (((x) & BIT_MASK_POWER_STAGE2_8814B) << BIT_SHIFT_POWER_STAGE2_8814B) +#define BITS_POWER_STAGE2_8814B \ + (BIT_MASK_POWER_STAGE2_8814B << BIT_SHIFT_POWER_STAGE2_8814B) +#define BIT_CLEAR_POWER_STAGE2_8814B(x) ((x) & (~BITS_POWER_STAGE2_8814B)) +#define BIT_GET_POWER_STAGE2_8814B(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE2_8814B) & BIT_MASK_POWER_STAGE2_8814B) +#define BIT_SET_POWER_STAGE2_8814B(x, v) \ + (BIT_CLEAR_POWER_STAGE2_8814B(x) | BIT_POWER_STAGE2_8814B(v)) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8814B */ +#define BIT_DMA_THIS_QUEUE_BK_8814B BIT(23) +#define BIT_DMA_THIS_QUEUE_BE_8814B BIT(22) +#define BIT_DMA_THIS_QUEUE_VI_8814B BIT(21) +#define BIT_DMA_THIS_QUEUE_VO_8814B BIT(20) + +#define BIT_SHIFT_TOTAL_LEN_TH_8814B 8 +#define BIT_MASK_TOTAL_LEN_TH_8814B 0xfff +#define BIT_TOTAL_LEN_TH_8814B(x) \ + (((x) & BIT_MASK_TOTAL_LEN_TH_8814B) << BIT_SHIFT_TOTAL_LEN_TH_8814B) +#define BITS_TOTAL_LEN_TH_8814B \ + (BIT_MASK_TOTAL_LEN_TH_8814B << BIT_SHIFT_TOTAL_LEN_TH_8814B) +#define BIT_CLEAR_TOTAL_LEN_TH_8814B(x) ((x) & (~BITS_TOTAL_LEN_TH_8814B)) +#define BIT_GET_TOTAL_LEN_TH_8814B(x) \ + (((x) >> BIT_SHIFT_TOTAL_LEN_TH_8814B) & BIT_MASK_TOTAL_LEN_TH_8814B) +#define BIT_SET_TOTAL_LEN_TH_8814B(x, v) \ + (BIT_CLEAR_TOTAL_LEN_TH_8814B(x) | BIT_TOTAL_LEN_TH_8814B(v)) + +#define BIT_PRE_TX_CMD_8814B BIT(6) + +#define BIT_SHIFT_NUM_SCL_EN_8814B 4 +#define BIT_MASK_NUM_SCL_EN_8814B 0x3 +#define BIT_NUM_SCL_EN_8814B(x) \ + (((x) & BIT_MASK_NUM_SCL_EN_8814B) << BIT_SHIFT_NUM_SCL_EN_8814B) +#define BITS_NUM_SCL_EN_8814B \ + (BIT_MASK_NUM_SCL_EN_8814B << BIT_SHIFT_NUM_SCL_EN_8814B) +#define BIT_CLEAR_NUM_SCL_EN_8814B(x) ((x) & (~BITS_NUM_SCL_EN_8814B)) +#define BIT_GET_NUM_SCL_EN_8814B(x) \ + (((x) >> BIT_SHIFT_NUM_SCL_EN_8814B) & BIT_MASK_NUM_SCL_EN_8814B) +#define BIT_SET_NUM_SCL_EN_8814B(x, v) \ + (BIT_CLEAR_NUM_SCL_EN_8814B(x) | BIT_NUM_SCL_EN_8814B(v)) + +#define BIT_BK_EN_8814B BIT(3) +#define BIT_BE_EN_8814B BIT(2) +#define BIT_VI_EN_8814B BIT(1) +#define BIT_VO_EN_8814B BIT(0) + +/* 2 REG_PKT_LIFE_TIME_8814B */ + +#define BIT_SHIFT_PKT_LIFTIME_BEBK_8814B 16 +#define BIT_MASK_PKT_LIFTIME_BEBK_8814B 0xffff +#define BIT_PKT_LIFTIME_BEBK_8814B(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8814B) \ + << BIT_SHIFT_PKT_LIFTIME_BEBK_8814B) +#define BITS_PKT_LIFTIME_BEBK_8814B \ + (BIT_MASK_PKT_LIFTIME_BEBK_8814B << BIT_SHIFT_PKT_LIFTIME_BEBK_8814B) +#define BIT_CLEAR_PKT_LIFTIME_BEBK_8814B(x) \ + ((x) & (~BITS_PKT_LIFTIME_BEBK_8814B)) +#define BIT_GET_PKT_LIFTIME_BEBK_8814B(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8814B) & \ + BIT_MASK_PKT_LIFTIME_BEBK_8814B) +#define BIT_SET_PKT_LIFTIME_BEBK_8814B(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_BEBK_8814B(x) | BIT_PKT_LIFTIME_BEBK_8814B(v)) + +#define BIT_SHIFT_PKT_LIFTIME_VOVI_8814B 0 +#define BIT_MASK_PKT_LIFTIME_VOVI_8814B 0xffff +#define BIT_PKT_LIFTIME_VOVI_8814B(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8814B) \ + << BIT_SHIFT_PKT_LIFTIME_VOVI_8814B) +#define BITS_PKT_LIFTIME_VOVI_8814B \ + (BIT_MASK_PKT_LIFTIME_VOVI_8814B << BIT_SHIFT_PKT_LIFTIME_VOVI_8814B) +#define BIT_CLEAR_PKT_LIFTIME_VOVI_8814B(x) \ + ((x) & (~BITS_PKT_LIFTIME_VOVI_8814B)) +#define BIT_GET_PKT_LIFTIME_VOVI_8814B(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8814B) & \ + BIT_MASK_PKT_LIFTIME_VOVI_8814B) +#define BIT_SET_PKT_LIFTIME_VOVI_8814B(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_VOVI_8814B(x) | BIT_PKT_LIFTIME_VOVI_8814B(v)) + +/* 2 REG_STBC_SETTING_8814B */ + +#define BIT_SHIFT_CDEND_TXTIME_L_8814B 4 +#define BIT_MASK_CDEND_TXTIME_L_8814B 0xf +#define BIT_CDEND_TXTIME_L_8814B(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_L_8814B) \ + << BIT_SHIFT_CDEND_TXTIME_L_8814B) +#define BITS_CDEND_TXTIME_L_8814B \ + (BIT_MASK_CDEND_TXTIME_L_8814B << BIT_SHIFT_CDEND_TXTIME_L_8814B) +#define BIT_CLEAR_CDEND_TXTIME_L_8814B(x) ((x) & (~BITS_CDEND_TXTIME_L_8814B)) +#define BIT_GET_CDEND_TXTIME_L_8814B(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8814B) & \ + BIT_MASK_CDEND_TXTIME_L_8814B) +#define BIT_SET_CDEND_TXTIME_L_8814B(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_L_8814B(x) | BIT_CDEND_TXTIME_L_8814B(v)) + +#define BIT_SHIFT_NESS_8814B 2 +#define BIT_MASK_NESS_8814B 0x3 +#define BIT_NESS_8814B(x) (((x) & BIT_MASK_NESS_8814B) << BIT_SHIFT_NESS_8814B) +#define BITS_NESS_8814B (BIT_MASK_NESS_8814B << BIT_SHIFT_NESS_8814B) +#define BIT_CLEAR_NESS_8814B(x) ((x) & (~BITS_NESS_8814B)) +#define BIT_GET_NESS_8814B(x) \ + (((x) >> BIT_SHIFT_NESS_8814B) & BIT_MASK_NESS_8814B) +#define BIT_SET_NESS_8814B(x, v) (BIT_CLEAR_NESS_8814B(x) | BIT_NESS_8814B(v)) + +#define BIT_SHIFT_STBC_CFEND_8814B 0 +#define BIT_MASK_STBC_CFEND_8814B 0x3 +#define BIT_STBC_CFEND_8814B(x) \ + (((x) & BIT_MASK_STBC_CFEND_8814B) << BIT_SHIFT_STBC_CFEND_8814B) +#define BITS_STBC_CFEND_8814B \ + (BIT_MASK_STBC_CFEND_8814B << BIT_SHIFT_STBC_CFEND_8814B) +#define BIT_CLEAR_STBC_CFEND_8814B(x) ((x) & (~BITS_STBC_CFEND_8814B)) +#define BIT_GET_STBC_CFEND_8814B(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_8814B) & BIT_MASK_STBC_CFEND_8814B) +#define BIT_SET_STBC_CFEND_8814B(x, v) \ + (BIT_CLEAR_STBC_CFEND_8814B(x) | BIT_STBC_CFEND_8814B(v)) + +/* 2 REG_STBC_SETTING2_8814B */ + +#define BIT_SHIFT_CDEND_TXTIME_H_8814B 0 +#define BIT_MASK_CDEND_TXTIME_H_8814B 0x1f +#define BIT_CDEND_TXTIME_H_8814B(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_H_8814B) \ + << BIT_SHIFT_CDEND_TXTIME_H_8814B) +#define BITS_CDEND_TXTIME_H_8814B \ + (BIT_MASK_CDEND_TXTIME_H_8814B << BIT_SHIFT_CDEND_TXTIME_H_8814B) +#define BIT_CLEAR_CDEND_TXTIME_H_8814B(x) ((x) & (~BITS_CDEND_TXTIME_H_8814B)) +#define BIT_GET_CDEND_TXTIME_H_8814B(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8814B) & \ + BIT_MASK_CDEND_TXTIME_H_8814B) +#define BIT_SET_CDEND_TXTIME_H_8814B(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_H_8814B(x) | BIT_CDEND_TXTIME_H_8814B(v)) + +/* 2 REG_QUEUE_CTRL_8814B */ +#define BIT_FORCE_RND_PRI_8814B BIT(6) +#define BIT_PTA_EDCCA_EN_8814B BIT(5) +#define BIT_PTA_WL_TX_EN_8814B BIT(4) +#define BIT_USE_DATA_BW_8814B BIT(3) +#define BIT_TRI_PKT_INT_MODE1_8814B BIT(2) +#define BIT_TRI_PKT_INT_MODE0_8814B BIT(1) +#define BIT_ACQ_MODE_SEL_8814B BIT(0) + +/* 2 REG_SINGLE_AMPDU_CTRL_8814B */ +#define BIT_EN_SINGLE_APMDU_8814B BIT(7) + +/* 2 REG_PROT_MODE_CTRL_8814B */ + +#define BIT_SHIFT_RTS_MAX_AGG_NUM_8814B 24 +#define BIT_MASK_RTS_MAX_AGG_NUM_8814B 0x3f +#define BIT_RTS_MAX_AGG_NUM_8814B(x) \ + (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8814B) \ + << BIT_SHIFT_RTS_MAX_AGG_NUM_8814B) +#define BITS_RTS_MAX_AGG_NUM_8814B \ + (BIT_MASK_RTS_MAX_AGG_NUM_8814B << BIT_SHIFT_RTS_MAX_AGG_NUM_8814B) +#define BIT_CLEAR_RTS_MAX_AGG_NUM_8814B(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8814B)) +#define BIT_GET_RTS_MAX_AGG_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8814B) & \ + BIT_MASK_RTS_MAX_AGG_NUM_8814B) +#define BIT_SET_RTS_MAX_AGG_NUM_8814B(x, v) \ + (BIT_CLEAR_RTS_MAX_AGG_NUM_8814B(x) | BIT_RTS_MAX_AGG_NUM_8814B(v)) + +#define BIT_SHIFT_MAX_AGG_NUM_8814B 16 +#define BIT_MASK_MAX_AGG_NUM_8814B 0x3f +#define BIT_MAX_AGG_NUM_8814B(x) \ + (((x) & BIT_MASK_MAX_AGG_NUM_8814B) << BIT_SHIFT_MAX_AGG_NUM_8814B) +#define BITS_MAX_AGG_NUM_8814B \ + (BIT_MASK_MAX_AGG_NUM_8814B << BIT_SHIFT_MAX_AGG_NUM_8814B) +#define BIT_CLEAR_MAX_AGG_NUM_8814B(x) ((x) & (~BITS_MAX_AGG_NUM_8814B)) +#define BIT_GET_MAX_AGG_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_AGG_NUM_8814B) & BIT_MASK_MAX_AGG_NUM_8814B) +#define BIT_SET_MAX_AGG_NUM_8814B(x, v) \ + (BIT_CLEAR_MAX_AGG_NUM_8814B(x) | BIT_MAX_AGG_NUM_8814B(v)) + +#define BIT_SHIFT_RTS_TXTIME_TH_8814B 8 +#define BIT_MASK_RTS_TXTIME_TH_8814B 0xff +#define BIT_RTS_TXTIME_TH_8814B(x) \ + (((x) & BIT_MASK_RTS_TXTIME_TH_8814B) << BIT_SHIFT_RTS_TXTIME_TH_8814B) +#define BITS_RTS_TXTIME_TH_8814B \ + (BIT_MASK_RTS_TXTIME_TH_8814B << BIT_SHIFT_RTS_TXTIME_TH_8814B) +#define BIT_CLEAR_RTS_TXTIME_TH_8814B(x) ((x) & (~BITS_RTS_TXTIME_TH_8814B)) +#define BIT_GET_RTS_TXTIME_TH_8814B(x) \ + (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8814B) & BIT_MASK_RTS_TXTIME_TH_8814B) +#define BIT_SET_RTS_TXTIME_TH_8814B(x, v) \ + (BIT_CLEAR_RTS_TXTIME_TH_8814B(x) | BIT_RTS_TXTIME_TH_8814B(v)) + +#define BIT_SHIFT_RTS_LEN_TH_8814B 0 +#define BIT_MASK_RTS_LEN_TH_8814B 0xff +#define BIT_RTS_LEN_TH_8814B(x) \ + (((x) & BIT_MASK_RTS_LEN_TH_8814B) << BIT_SHIFT_RTS_LEN_TH_8814B) +#define BITS_RTS_LEN_TH_8814B \ + (BIT_MASK_RTS_LEN_TH_8814B << BIT_SHIFT_RTS_LEN_TH_8814B) +#define BIT_CLEAR_RTS_LEN_TH_8814B(x) ((x) & (~BITS_RTS_LEN_TH_8814B)) +#define BIT_GET_RTS_LEN_TH_8814B(x) \ + (((x) >> BIT_SHIFT_RTS_LEN_TH_8814B) & BIT_MASK_RTS_LEN_TH_8814B) +#define BIT_SET_RTS_LEN_TH_8814B(x, v) \ + (BIT_CLEAR_RTS_LEN_TH_8814B(x) | BIT_RTS_LEN_TH_8814B(v)) + +/* 2 REG_BAR_MODE_CTRL_8814B */ + +#define BIT_SHIFT_BAR_RTY_LMT_8814B 16 +#define BIT_MASK_BAR_RTY_LMT_8814B 0x3 +#define BIT_BAR_RTY_LMT_8814B(x) \ + (((x) & BIT_MASK_BAR_RTY_LMT_8814B) << BIT_SHIFT_BAR_RTY_LMT_8814B) +#define BITS_BAR_RTY_LMT_8814B \ + (BIT_MASK_BAR_RTY_LMT_8814B << BIT_SHIFT_BAR_RTY_LMT_8814B) +#define BIT_CLEAR_BAR_RTY_LMT_8814B(x) ((x) & (~BITS_BAR_RTY_LMT_8814B)) +#define BIT_GET_BAR_RTY_LMT_8814B(x) \ + (((x) >> BIT_SHIFT_BAR_RTY_LMT_8814B) & BIT_MASK_BAR_RTY_LMT_8814B) +#define BIT_SET_BAR_RTY_LMT_8814B(x, v) \ + (BIT_CLEAR_BAR_RTY_LMT_8814B(x) | BIT_BAR_RTY_LMT_8814B(v)) + +#define BIT_SHIFT_BAR_PKT_TXTIME_TH_8814B 8 +#define BIT_MASK_BAR_PKT_TXTIME_TH_8814B 0xff +#define BIT_BAR_PKT_TXTIME_TH_8814B(x) \ + (((x) & BIT_MASK_BAR_PKT_TXTIME_TH_8814B) \ + << BIT_SHIFT_BAR_PKT_TXTIME_TH_8814B) +#define BITS_BAR_PKT_TXTIME_TH_8814B \ + (BIT_MASK_BAR_PKT_TXTIME_TH_8814B << BIT_SHIFT_BAR_PKT_TXTIME_TH_8814B) +#define BIT_CLEAR_BAR_PKT_TXTIME_TH_8814B(x) \ + ((x) & (~BITS_BAR_PKT_TXTIME_TH_8814B)) +#define BIT_GET_BAR_PKT_TXTIME_TH_8814B(x) \ + (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH_8814B) & \ + BIT_MASK_BAR_PKT_TXTIME_TH_8814B) +#define BIT_SET_BAR_PKT_TXTIME_TH_8814B(x, v) \ + (BIT_CLEAR_BAR_PKT_TXTIME_TH_8814B(x) | BIT_BAR_PKT_TXTIME_TH_8814B(v)) + +#define BIT_BAR_EN_V1_8814B BIT(6) + +#define BIT_SHIFT_BAR_PKTNUM_TH_V1_8814B 0 +#define BIT_MASK_BAR_PKTNUM_TH_V1_8814B 0x3f +#define BIT_BAR_PKTNUM_TH_V1_8814B(x) \ + (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8814B) \ + << BIT_SHIFT_BAR_PKTNUM_TH_V1_8814B) +#define BITS_BAR_PKTNUM_TH_V1_8814B \ + (BIT_MASK_BAR_PKTNUM_TH_V1_8814B << BIT_SHIFT_BAR_PKTNUM_TH_V1_8814B) +#define BIT_CLEAR_BAR_PKTNUM_TH_V1_8814B(x) \ + ((x) & (~BITS_BAR_PKTNUM_TH_V1_8814B)) +#define BIT_GET_BAR_PKTNUM_TH_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8814B) & \ + BIT_MASK_BAR_PKTNUM_TH_V1_8814B) +#define BIT_SET_BAR_PKTNUM_TH_V1_8814B(x, v) \ + (BIT_CLEAR_BAR_PKTNUM_TH_V1_8814B(x) | BIT_BAR_PKTNUM_TH_V1_8814B(v)) + +/* 2 REG_RA_TRY_RATE_AGG_LMT_8814B */ + +#define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8814B 0 +#define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8814B 0x3f +#define BIT_RA_TRY_RATE_AGG_LMT_V1_8814B(x) \ + (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8814B) \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8814B) +#define BITS_RA_TRY_RATE_AGG_LMT_V1_8814B \ + (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8814B \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8814B) +#define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8814B(x) \ + ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1_8814B)) +#define BIT_GET_RA_TRY_RATE_AGG_LMT_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8814B) & \ + BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8814B) +#define BIT_SET_RA_TRY_RATE_AGG_LMT_V1_8814B(x, v) \ + (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8814B(x) | \ + BIT_RA_TRY_RATE_AGG_LMT_V1_8814B(v)) + +/* 2 REG_MACID_SLEEP_CTRL_8814B */ + +#define BIT_SHIFT_DEBUG_PROTOCOL_8814B 24 +#define BIT_MASK_DEBUG_PROTOCOL_8814B 0xff +#define BIT_DEBUG_PROTOCOL_8814B(x) \ + (((x) & BIT_MASK_DEBUG_PROTOCOL_8814B) \ + << BIT_SHIFT_DEBUG_PROTOCOL_8814B) +#define BITS_DEBUG_PROTOCOL_8814B \ + (BIT_MASK_DEBUG_PROTOCOL_8814B << BIT_SHIFT_DEBUG_PROTOCOL_8814B) +#define BIT_CLEAR_DEBUG_PROTOCOL_8814B(x) ((x) & (~BITS_DEBUG_PROTOCOL_8814B)) +#define BIT_GET_DEBUG_PROTOCOL_8814B(x) \ + (((x) >> BIT_SHIFT_DEBUG_PROTOCOL_8814B) & \ + BIT_MASK_DEBUG_PROTOCOL_8814B) +#define BIT_SET_DEBUG_PROTOCOL_8814B(x, v) \ + (BIT_CLEAR_DEBUG_PROTOCOL_8814B(x) | BIT_DEBUG_PROTOCOL_8814B(v)) + +#define BIT_SHIFT_BCNQ_PGBNDY_RSEL_8814B 16 +#define BIT_MASK_BCNQ_PGBNDY_RSEL_8814B 0x7 +#define BIT_BCNQ_PGBNDY_RSEL_8814B(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_RSEL_8814B) \ + << BIT_SHIFT_BCNQ_PGBNDY_RSEL_8814B) +#define BITS_BCNQ_PGBNDY_RSEL_8814B \ + (BIT_MASK_BCNQ_PGBNDY_RSEL_8814B << BIT_SHIFT_BCNQ_PGBNDY_RSEL_8814B) +#define BIT_CLEAR_BCNQ_PGBNDY_RSEL_8814B(x) \ + ((x) & (~BITS_BCNQ_PGBNDY_RSEL_8814B)) +#define BIT_GET_BCNQ_PGBNDY_RSEL_8814B(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_RSEL_8814B) & \ + BIT_MASK_BCNQ_PGBNDY_RSEL_8814B) +#define BIT_SET_BCNQ_PGBNDY_RSEL_8814B(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_RSEL_8814B(x) | BIT_BCNQ_PGBNDY_RSEL_8814B(v)) + +#define BIT_SHIFT_MACID_SLEEP_SEL_8814B 0 +#define BIT_MASK_MACID_SLEEP_SEL_8814B 0x7 +#define BIT_MACID_SLEEP_SEL_8814B(x) \ + (((x) & BIT_MASK_MACID_SLEEP_SEL_8814B) \ + << BIT_SHIFT_MACID_SLEEP_SEL_8814B) +#define BITS_MACID_SLEEP_SEL_8814B \ + (BIT_MASK_MACID_SLEEP_SEL_8814B << BIT_SHIFT_MACID_SLEEP_SEL_8814B) +#define BIT_CLEAR_MACID_SLEEP_SEL_8814B(x) ((x) & (~BITS_MACID_SLEEP_SEL_8814B)) +#define BIT_GET_MACID_SLEEP_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_SLEEP_SEL_8814B) & \ + BIT_MASK_MACID_SLEEP_SEL_8814B) +#define BIT_SET_MACID_SLEEP_SEL_8814B(x, v) \ + (BIT_CLEAR_MACID_SLEEP_SEL_8814B(x) | BIT_MACID_SLEEP_SEL_8814B(v)) + +/* 2 REG_MACID_SLEEP_INFO_8814B */ + +#define BIT_SHIFT_MACID_SLEEP_INFO_8814B 0 +#define BIT_MASK_MACID_SLEEP_INFO_8814B 0xffffffffL +#define BIT_MACID_SLEEP_INFO_8814B(x) \ + (((x) & BIT_MASK_MACID_SLEEP_INFO_8814B) \ + << BIT_SHIFT_MACID_SLEEP_INFO_8814B) +#define BITS_MACID_SLEEP_INFO_8814B \ + (BIT_MASK_MACID_SLEEP_INFO_8814B << BIT_SHIFT_MACID_SLEEP_INFO_8814B) +#define BIT_CLEAR_MACID_SLEEP_INFO_8814B(x) \ + ((x) & (~BITS_MACID_SLEEP_INFO_8814B)) +#define BIT_GET_MACID_SLEEP_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_SLEEP_INFO_8814B) & \ + BIT_MASK_MACID_SLEEP_INFO_8814B) +#define BIT_SET_MACID_SLEEP_INFO_8814B(x, v) \ + (BIT_CLEAR_MACID_SLEEP_INFO_8814B(x) | BIT_MACID_SLEEP_INFO_8814B(v)) + +/* 2 REG_HW_SEQ0_8814B */ + +#define BIT_SHIFT_HW_SSN_SEQ0_8814B 0 +#define BIT_MASK_HW_SSN_SEQ0_8814B 0xfff +#define BIT_HW_SSN_SEQ0_8814B(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ0_8814B) << BIT_SHIFT_HW_SSN_SEQ0_8814B) +#define BITS_HW_SSN_SEQ0_8814B \ + (BIT_MASK_HW_SSN_SEQ0_8814B << BIT_SHIFT_HW_SSN_SEQ0_8814B) +#define BIT_CLEAR_HW_SSN_SEQ0_8814B(x) ((x) & (~BITS_HW_SSN_SEQ0_8814B)) +#define BIT_GET_HW_SSN_SEQ0_8814B(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8814B) & BIT_MASK_HW_SSN_SEQ0_8814B) +#define BIT_SET_HW_SSN_SEQ0_8814B(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ0_8814B(x) | BIT_HW_SSN_SEQ0_8814B(v)) + +/* 2 REG_HW_SEQ1_8814B */ + +#define BIT_SHIFT_HW_SSN_SEQ1_8814B 0 +#define BIT_MASK_HW_SSN_SEQ1_8814B 0xfff +#define BIT_HW_SSN_SEQ1_8814B(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ1_8814B) << BIT_SHIFT_HW_SSN_SEQ1_8814B) +#define BITS_HW_SSN_SEQ1_8814B \ + (BIT_MASK_HW_SSN_SEQ1_8814B << BIT_SHIFT_HW_SSN_SEQ1_8814B) +#define BIT_CLEAR_HW_SSN_SEQ1_8814B(x) ((x) & (~BITS_HW_SSN_SEQ1_8814B)) +#define BIT_GET_HW_SSN_SEQ1_8814B(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8814B) & BIT_MASK_HW_SSN_SEQ1_8814B) +#define BIT_SET_HW_SSN_SEQ1_8814B(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ1_8814B(x) | BIT_HW_SSN_SEQ1_8814B(v)) + +/* 2 REG_HW_SEQ2_8814B */ + +#define BIT_SHIFT_HW_SSN_SEQ2_8814B 0 +#define BIT_MASK_HW_SSN_SEQ2_8814B 0xfff +#define BIT_HW_SSN_SEQ2_8814B(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ2_8814B) << BIT_SHIFT_HW_SSN_SEQ2_8814B) +#define BITS_HW_SSN_SEQ2_8814B \ + (BIT_MASK_HW_SSN_SEQ2_8814B << BIT_SHIFT_HW_SSN_SEQ2_8814B) +#define BIT_CLEAR_HW_SSN_SEQ2_8814B(x) ((x) & (~BITS_HW_SSN_SEQ2_8814B)) +#define BIT_GET_HW_SSN_SEQ2_8814B(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8814B) & BIT_MASK_HW_SSN_SEQ2_8814B) +#define BIT_SET_HW_SSN_SEQ2_8814B(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ2_8814B(x) | BIT_HW_SSN_SEQ2_8814B(v)) + +/* 2 REG_HW_SEQ3_8814B */ + +#define BIT_SHIFT_CSI_HWSEQ_SEL_8814B 12 +#define BIT_MASK_CSI_HWSEQ_SEL_8814B 0x3 +#define BIT_CSI_HWSEQ_SEL_8814B(x) \ + (((x) & BIT_MASK_CSI_HWSEQ_SEL_8814B) << BIT_SHIFT_CSI_HWSEQ_SEL_8814B) +#define BITS_CSI_HWSEQ_SEL_8814B \ + (BIT_MASK_CSI_HWSEQ_SEL_8814B << BIT_SHIFT_CSI_HWSEQ_SEL_8814B) +#define BIT_CLEAR_CSI_HWSEQ_SEL_8814B(x) ((x) & (~BITS_CSI_HWSEQ_SEL_8814B)) +#define BIT_GET_CSI_HWSEQ_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_CSI_HWSEQ_SEL_8814B) & BIT_MASK_CSI_HWSEQ_SEL_8814B) +#define BIT_SET_CSI_HWSEQ_SEL_8814B(x, v) \ + (BIT_CLEAR_CSI_HWSEQ_SEL_8814B(x) | BIT_CSI_HWSEQ_SEL_8814B(v)) + +#define BIT_SHIFT_HW_SSN_SEQ3_8814B 0 +#define BIT_MASK_HW_SSN_SEQ3_8814B 0xfff +#define BIT_HW_SSN_SEQ3_8814B(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ3_8814B) << BIT_SHIFT_HW_SSN_SEQ3_8814B) +#define BITS_HW_SSN_SEQ3_8814B \ + (BIT_MASK_HW_SSN_SEQ3_8814B << BIT_SHIFT_HW_SSN_SEQ3_8814B) +#define BIT_CLEAR_HW_SSN_SEQ3_8814B(x) ((x) & (~BITS_HW_SSN_SEQ3_8814B)) +#define BIT_GET_HW_SSN_SEQ3_8814B(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8814B) & BIT_MASK_HW_SSN_SEQ3_8814B) +#define BIT_SET_HW_SSN_SEQ3_8814B(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ3_8814B(x) | BIT_HW_SSN_SEQ3_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V3_8814B 0 +#define BIT_MASK_PTCL_TOTAL_PG_V3_8814B 0x1fff +#define BIT_PTCL_TOTAL_PG_V3_8814B(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V3_8814B) \ + << BIT_SHIFT_PTCL_TOTAL_PG_V3_8814B) +#define BITS_PTCL_TOTAL_PG_V3_8814B \ + (BIT_MASK_PTCL_TOTAL_PG_V3_8814B << BIT_SHIFT_PTCL_TOTAL_PG_V3_8814B) +#define BIT_CLEAR_PTCL_TOTAL_PG_V3_8814B(x) \ + ((x) & (~BITS_PTCL_TOTAL_PG_V3_8814B)) +#define BIT_GET_PTCL_TOTAL_PG_V3_8814B(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V3_8814B) & \ + BIT_MASK_PTCL_TOTAL_PG_V3_8814B) +#define BIT_SET_PTCL_TOTAL_PG_V3_8814B(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V3_8814B(x) | BIT_PTCL_TOTAL_PG_V3_8814B(v)) + +/* 2 REG_PTCL_ERR_STATUS_V1_8814B */ +#define BIT_MUARB_SEARCH_ERR_8814B BIT(14) +#define BIT_MU_BFEN_ERR_8814B BIT(12) +#define BIT_NDPA_DROPNULL_ERR_8814B BIT(11) +#define BIT_NDPA_DROPPKT_ERR_8814B BIT(10) +#define BIT_PTCL_PKYIN_ERR_8814B BIT(9) +#define BIT_PTCL_QSELCNL_ERR_8814B BIT(8) +#define BIT_PTCL_RATE_TABLE_INVALID_8814B BIT(7) +#define BIT_FTM_T2R_ERROR_8814B BIT(6) +#define BIT_TXTIMEOUT_ERR_8814B BIT(5) +#define BIT_NULLPAGE_ERR_8814B BIT(4) +#define BIT_CONTENTION_ERR_8814B BIT(3) +#define BIT_HEADNULL_ERR_8814B BIT(2) +#define BIT_OVERFLOW_ERR_8814B BIT(1) +#define BIT_QUEUE_INDEX_ERR_8814B BIT(0) + +/* 2 REG_NULL_PKT_STATUS_V2_8814B */ +#define BIT_HIQ_DROP_8814B BIT(7) +#define BIT_MGQ_DROP_8814B BIT(6) +#define BIT_TX_NULL_1_V1_8814B BIT(1) +#define BIT_TX_NULL_0_V1_8814B BIT(0) + +/* 2 REG_PRECNT_CTRL_8814B */ +#define BIT_EN_PRECNT_8814B BIT(11) + +#define BIT_SHIFT_PRECNT_TH_8814B 0 +#define BIT_MASK_PRECNT_TH_8814B 0x7ff +#define BIT_PRECNT_TH_8814B(x) \ + (((x) & BIT_MASK_PRECNT_TH_8814B) << BIT_SHIFT_PRECNT_TH_8814B) +#define BITS_PRECNT_TH_8814B \ + (BIT_MASK_PRECNT_TH_8814B << BIT_SHIFT_PRECNT_TH_8814B) +#define BIT_CLEAR_PRECNT_TH_8814B(x) ((x) & (~BITS_PRECNT_TH_8814B)) +#define BIT_GET_PRECNT_TH_8814B(x) \ + (((x) >> BIT_SHIFT_PRECNT_TH_8814B) & BIT_MASK_PRECNT_TH_8814B) +#define BIT_SET_PRECNT_TH_8814B(x, v) \ + (BIT_CLEAR_PRECNT_TH_8814B(x) | BIT_PRECNT_TH_8814B(v)) + +/* 2 REG_NULL_PKT_STATUS_EXTEND_V1_8814B */ +#define BIT_CLI3_TX_NULL_1_V1_8814B BIT(7) +#define BIT_CLI3_TX_NULL_0_V1_8814B BIT(6) +#define BIT_CLI2_TX_NULL_1_V1_8814B BIT(5) +#define BIT_CLI2_TX_NULL_0_V1_8814B BIT(4) +#define BIT_CLI1_TX_NULL_1_V1_8814B BIT(3) +#define BIT_CLI1_TX_NULL_0_V1_8814B BIT(2) +#define BIT_CLI0_TX_NULL_1_V1_8814B BIT(1) +#define BIT_CLI0_TX_NULL_0_V1_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_PTCL_DBG_V1_8814B */ + +#define BIT_SHIFT_PTCL_DBG_8814B 0 +#define BIT_MASK_PTCL_DBG_8814B 0xffffffffL +#define BIT_PTCL_DBG_8814B(x) \ + (((x) & BIT_MASK_PTCL_DBG_8814B) << BIT_SHIFT_PTCL_DBG_8814B) +#define BITS_PTCL_DBG_8814B \ + (BIT_MASK_PTCL_DBG_8814B << BIT_SHIFT_PTCL_DBG_8814B) +#define BIT_CLEAR_PTCL_DBG_8814B(x) ((x) & (~BITS_PTCL_DBG_8814B)) +#define BIT_GET_PTCL_DBG_8814B(x) \ + (((x) >> BIT_SHIFT_PTCL_DBG_8814B) & BIT_MASK_PTCL_DBG_8814B) +#define BIT_SET_PTCL_DBG_8814B(x, v) \ + (BIT_CLEAR_PTCL_DBG_8814B(x) | BIT_PTCL_DBG_8814B(v)) + +/* 2 REG_BT_POLLUTE_PKTCNT_8814B */ + +#define BIT_SHIFT_BT_POLLUTE_PKTCNT_8814B 0 +#define BIT_MASK_BT_POLLUTE_PKTCNT_8814B 0xffff +#define BIT_BT_POLLUTE_PKTCNT_8814B(x) \ + (((x) & BIT_MASK_BT_POLLUTE_PKTCNT_8814B) \ + << BIT_SHIFT_BT_POLLUTE_PKTCNT_8814B) +#define BITS_BT_POLLUTE_PKTCNT_8814B \ + (BIT_MASK_BT_POLLUTE_PKTCNT_8814B << BIT_SHIFT_BT_POLLUTE_PKTCNT_8814B) +#define BIT_CLEAR_BT_POLLUTE_PKTCNT_8814B(x) \ + ((x) & (~BITS_BT_POLLUTE_PKTCNT_8814B)) +#define BIT_GET_BT_POLLUTE_PKTCNT_8814B(x) \ + (((x) >> BIT_SHIFT_BT_POLLUTE_PKTCNT_8814B) & \ + BIT_MASK_BT_POLLUTE_PKTCNT_8814B) +#define BIT_SET_BT_POLLUTE_PKTCNT_8814B(x, v) \ + (BIT_CLEAR_BT_POLLUTE_PKTCNT_8814B(x) | BIT_BT_POLLUTE_PKTCNT_8814B(v)) + +/* 2 REG_CPUMGQ_TIMER_CTRL2_8814B */ + +#define BIT_SHIFT_TRI_HEAD_ADDR_8814B 16 +#define BIT_MASK_TRI_HEAD_ADDR_8814B 0xfff +#define BIT_TRI_HEAD_ADDR_8814B(x) \ + (((x) & BIT_MASK_TRI_HEAD_ADDR_8814B) << BIT_SHIFT_TRI_HEAD_ADDR_8814B) +#define BITS_TRI_HEAD_ADDR_8814B \ + (BIT_MASK_TRI_HEAD_ADDR_8814B << BIT_SHIFT_TRI_HEAD_ADDR_8814B) +#define BIT_CLEAR_TRI_HEAD_ADDR_8814B(x) ((x) & (~BITS_TRI_HEAD_ADDR_8814B)) +#define BIT_GET_TRI_HEAD_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_TRI_HEAD_ADDR_8814B) & BIT_MASK_TRI_HEAD_ADDR_8814B) +#define BIT_SET_TRI_HEAD_ADDR_8814B(x, v) \ + (BIT_CLEAR_TRI_HEAD_ADDR_8814B(x) | BIT_TRI_HEAD_ADDR_8814B(v)) + +#define BIT_DROP_TH_EN_8814B BIT(8) + +#define BIT_SHIFT_DROP_TH_8814B 0 +#define BIT_MASK_DROP_TH_8814B 0xff +#define BIT_DROP_TH_8814B(x) \ + (((x) & BIT_MASK_DROP_TH_8814B) << BIT_SHIFT_DROP_TH_8814B) +#define BITS_DROP_TH_8814B (BIT_MASK_DROP_TH_8814B << BIT_SHIFT_DROP_TH_8814B) +#define BIT_CLEAR_DROP_TH_8814B(x) ((x) & (~BITS_DROP_TH_8814B)) +#define BIT_GET_DROP_TH_8814B(x) \ + (((x) >> BIT_SHIFT_DROP_TH_8814B) & BIT_MASK_DROP_TH_8814B) +#define BIT_SET_DROP_TH_8814B(x, v) \ + (BIT_CLEAR_DROP_TH_8814B(x) | BIT_DROP_TH_8814B(v)) + +/* 2 REG_PTCL_DBG_OUT_8814B */ + +#define BIT_SHIFT_PTCL_DBG_OUT_8814B 0 +#define BIT_MASK_PTCL_DBG_OUT_8814B 0xffffffffL +#define BIT_PTCL_DBG_OUT_8814B(x) \ + (((x) & BIT_MASK_PTCL_DBG_OUT_8814B) << BIT_SHIFT_PTCL_DBG_OUT_8814B) +#define BITS_PTCL_DBG_OUT_8814B \ + (BIT_MASK_PTCL_DBG_OUT_8814B << BIT_SHIFT_PTCL_DBG_OUT_8814B) +#define BIT_CLEAR_PTCL_DBG_OUT_8814B(x) ((x) & (~BITS_PTCL_DBG_OUT_8814B)) +#define BIT_GET_PTCL_DBG_OUT_8814B(x) \ + (((x) >> BIT_SHIFT_PTCL_DBG_OUT_8814B) & BIT_MASK_PTCL_DBG_OUT_8814B) +#define BIT_SET_PTCL_DBG_OUT_8814B(x, v) \ + (BIT_CLEAR_PTCL_DBG_OUT_8814B(x) | BIT_PTCL_DBG_OUT_8814B(v)) + +/* 2 REG_DUMMY_PAGE4_V1_8814B */ + +/* 2 REG_DUMMY_PAGE4_1_8814B */ + +/* 2 REG_MU_OFFSET_8814B */ + +#define BIT_SHIFT_MU_RATETABLE_OFFSET_8814B 16 +#define BIT_MASK_MU_RATETABLE_OFFSET_8814B 0x1ff +#define BIT_MU_RATETABLE_OFFSET_8814B(x) \ + (((x) & BIT_MASK_MU_RATETABLE_OFFSET_8814B) \ + << BIT_SHIFT_MU_RATETABLE_OFFSET_8814B) +#define BITS_MU_RATETABLE_OFFSET_8814B \ + (BIT_MASK_MU_RATETABLE_OFFSET_8814B \ + << BIT_SHIFT_MU_RATETABLE_OFFSET_8814B) +#define BIT_CLEAR_MU_RATETABLE_OFFSET_8814B(x) \ + ((x) & (~BITS_MU_RATETABLE_OFFSET_8814B)) +#define BIT_GET_MU_RATETABLE_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_MU_RATETABLE_OFFSET_8814B) & \ + BIT_MASK_MU_RATETABLE_OFFSET_8814B) +#define BIT_SET_MU_RATETABLE_OFFSET_8814B(x, v) \ + (BIT_CLEAR_MU_RATETABLE_OFFSET_8814B(x) | \ + BIT_MU_RATETABLE_OFFSET_8814B(v)) + +#define BIT_SHIFT_MU_SCORETABLE_OFFSET_8814B 0 +#define BIT_MASK_MU_SCORETABLE_OFFSET_8814B 0x1ff +#define BIT_MU_SCORETABLE_OFFSET_8814B(x) \ + (((x) & BIT_MASK_MU_SCORETABLE_OFFSET_8814B) \ + << BIT_SHIFT_MU_SCORETABLE_OFFSET_8814B) +#define BITS_MU_SCORETABLE_OFFSET_8814B \ + (BIT_MASK_MU_SCORETABLE_OFFSET_8814B \ + << BIT_SHIFT_MU_SCORETABLE_OFFSET_8814B) +#define BIT_CLEAR_MU_SCORETABLE_OFFSET_8814B(x) \ + ((x) & (~BITS_MU_SCORETABLE_OFFSET_8814B)) +#define BIT_GET_MU_SCORETABLE_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_MU_SCORETABLE_OFFSET_8814B) & \ + BIT_MASK_MU_SCORETABLE_OFFSET_8814B) +#define BIT_SET_MU_SCORETABLE_OFFSET_8814B(x, v) \ + (BIT_CLEAR_MU_SCORETABLE_OFFSET_8814B(x) | \ + BIT_MU_SCORETABLE_OFFSET_8814B(v)) + +/* 2 REG_BF0_TIME_SETTING_8814B */ +#define BIT_BF0_TIMER_SET_8814B BIT(31) +#define BIT_BF0_TIMER_CLR_8814B BIT(30) +#define BIT_BF0_UPDATE_EN_8814B BIT(29) +#define BIT_BF0_TIMER_EN_8814B BIT(28) + +#define BIT_SHIFT_BF0_PRETIME_OVER_8814B 16 +#define BIT_MASK_BF0_PRETIME_OVER_8814B 0xfff +#define BIT_BF0_PRETIME_OVER_8814B(x) \ + (((x) & BIT_MASK_BF0_PRETIME_OVER_8814B) \ + << BIT_SHIFT_BF0_PRETIME_OVER_8814B) +#define BITS_BF0_PRETIME_OVER_8814B \ + (BIT_MASK_BF0_PRETIME_OVER_8814B << BIT_SHIFT_BF0_PRETIME_OVER_8814B) +#define BIT_CLEAR_BF0_PRETIME_OVER_8814B(x) \ + ((x) & (~BITS_BF0_PRETIME_OVER_8814B)) +#define BIT_GET_BF0_PRETIME_OVER_8814B(x) \ + (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8814B) & \ + BIT_MASK_BF0_PRETIME_OVER_8814B) +#define BIT_SET_BF0_PRETIME_OVER_8814B(x, v) \ + (BIT_CLEAR_BF0_PRETIME_OVER_8814B(x) | BIT_BF0_PRETIME_OVER_8814B(v)) + +#define BIT_SHIFT_BF0_LIFETIME_8814B 0 +#define BIT_MASK_BF0_LIFETIME_8814B 0xffff +#define BIT_BF0_LIFETIME_8814B(x) \ + (((x) & BIT_MASK_BF0_LIFETIME_8814B) << BIT_SHIFT_BF0_LIFETIME_8814B) +#define BITS_BF0_LIFETIME_8814B \ + (BIT_MASK_BF0_LIFETIME_8814B << BIT_SHIFT_BF0_LIFETIME_8814B) +#define BIT_CLEAR_BF0_LIFETIME_8814B(x) ((x) & (~BITS_BF0_LIFETIME_8814B)) +#define BIT_GET_BF0_LIFETIME_8814B(x) \ + (((x) >> BIT_SHIFT_BF0_LIFETIME_8814B) & BIT_MASK_BF0_LIFETIME_8814B) +#define BIT_SET_BF0_LIFETIME_8814B(x, v) \ + (BIT_CLEAR_BF0_LIFETIME_8814B(x) | BIT_BF0_LIFETIME_8814B(v)) + +/* 2 REG_BF1_TIME_SETTING_8814B */ +#define BIT_BF1_TIMER_SET_8814B BIT(31) +#define BIT_BF1_TIMER_CLR_8814B BIT(30) +#define BIT_BF1_UPDATE_EN_8814B BIT(29) +#define BIT_BF1_TIMER_EN_8814B BIT(28) + +#define BIT_SHIFT_BF1_PRETIME_OVER_8814B 16 +#define BIT_MASK_BF1_PRETIME_OVER_8814B 0xfff +#define BIT_BF1_PRETIME_OVER_8814B(x) \ + (((x) & BIT_MASK_BF1_PRETIME_OVER_8814B) \ + << BIT_SHIFT_BF1_PRETIME_OVER_8814B) +#define BITS_BF1_PRETIME_OVER_8814B \ + (BIT_MASK_BF1_PRETIME_OVER_8814B << BIT_SHIFT_BF1_PRETIME_OVER_8814B) +#define BIT_CLEAR_BF1_PRETIME_OVER_8814B(x) \ + ((x) & (~BITS_BF1_PRETIME_OVER_8814B)) +#define BIT_GET_BF1_PRETIME_OVER_8814B(x) \ + (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8814B) & \ + BIT_MASK_BF1_PRETIME_OVER_8814B) +#define BIT_SET_BF1_PRETIME_OVER_8814B(x, v) \ + (BIT_CLEAR_BF1_PRETIME_OVER_8814B(x) | BIT_BF1_PRETIME_OVER_8814B(v)) + +#define BIT_SHIFT_BF1_LIFETIME_8814B 0 +#define BIT_MASK_BF1_LIFETIME_8814B 0xffff +#define BIT_BF1_LIFETIME_8814B(x) \ + (((x) & BIT_MASK_BF1_LIFETIME_8814B) << BIT_SHIFT_BF1_LIFETIME_8814B) +#define BITS_BF1_LIFETIME_8814B \ + (BIT_MASK_BF1_LIFETIME_8814B << BIT_SHIFT_BF1_LIFETIME_8814B) +#define BIT_CLEAR_BF1_LIFETIME_8814B(x) ((x) & (~BITS_BF1_LIFETIME_8814B)) +#define BIT_GET_BF1_LIFETIME_8814B(x) \ + (((x) >> BIT_SHIFT_BF1_LIFETIME_8814B) & BIT_MASK_BF1_LIFETIME_8814B) +#define BIT_SET_BF1_LIFETIME_8814B(x, v) \ + (BIT_CLEAR_BF1_LIFETIME_8814B(x) | BIT_BF1_LIFETIME_8814B(v)) + +/* 2 REG_BF_TIMEOUT_EN_8814B */ +#define BIT_EN_VHT_LDPC_8814B BIT(9) +#define BIT_EN_HT_LDPC_8814B BIT(8) +#define BIT_BF1_TIMEOUT_EN_8814B BIT(1) +#define BIT_BF0_TIMEOUT_EN_8814B BIT(0) + +/* 2 REG_MACID_RELEASE_INFO_8814B */ + +#define BIT_SHIFT_MACID_RELEASE_INFO_8814B 0 +#define BIT_MASK_MACID_RELEASE_INFO_8814B 0xffffffffL +#define BIT_MACID_RELEASE_INFO_8814B(x) \ + (((x) & BIT_MASK_MACID_RELEASE_INFO_8814B) \ + << BIT_SHIFT_MACID_RELEASE_INFO_8814B) +#define BITS_MACID_RELEASE_INFO_8814B \ + (BIT_MASK_MACID_RELEASE_INFO_8814B \ + << BIT_SHIFT_MACID_RELEASE_INFO_8814B) +#define BIT_CLEAR_MACID_RELEASE_INFO_8814B(x) \ + ((x) & (~BITS_MACID_RELEASE_INFO_8814B)) +#define BIT_GET_MACID_RELEASE_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_INFO_8814B) & \ + BIT_MASK_MACID_RELEASE_INFO_8814B) +#define BIT_SET_MACID_RELEASE_INFO_8814B(x, v) \ + (BIT_CLEAR_MACID_RELEASE_INFO_8814B(x) | \ + BIT_MACID_RELEASE_INFO_8814B(v)) + +/* 2 REG_MACID_RELEASE_SUCCESS_INFO_8814B */ + +#define BIT_SHIFT_MACID_RELEASE_SUCCESS_INFO_8814B 0 +#define BIT_MASK_MACID_RELEASE_SUCCESS_INFO_8814B 0xffffffffL +#define BIT_MACID_RELEASE_SUCCESS_INFO_8814B(x) \ + (((x) & BIT_MASK_MACID_RELEASE_SUCCESS_INFO_8814B) \ + << BIT_SHIFT_MACID_RELEASE_SUCCESS_INFO_8814B) +#define BITS_MACID_RELEASE_SUCCESS_INFO_8814B \ + (BIT_MASK_MACID_RELEASE_SUCCESS_INFO_8814B \ + << BIT_SHIFT_MACID_RELEASE_SUCCESS_INFO_8814B) +#define BIT_CLEAR_MACID_RELEASE_SUCCESS_INFO_8814B(x) \ + ((x) & (~BITS_MACID_RELEASE_SUCCESS_INFO_8814B)) +#define BIT_GET_MACID_RELEASE_SUCCESS_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_SUCCESS_INFO_8814B) & \ + BIT_MASK_MACID_RELEASE_SUCCESS_INFO_8814B) +#define BIT_SET_MACID_RELEASE_SUCCESS_INFO_8814B(x, v) \ + (BIT_CLEAR_MACID_RELEASE_SUCCESS_INFO_8814B(x) | \ + BIT_MACID_RELEASE_SUCCESS_INFO_8814B(v)) + +/* 2 REG_MACID_RELEASE_CTRL_8814B */ + +#define BIT_SHIFT_MACID_RELEASE_SEL_8814B 24 +#define BIT_MASK_MACID_RELEASE_SEL_8814B 0x7 +#define BIT_MACID_RELEASE_SEL_8814B(x) \ + (((x) & BIT_MASK_MACID_RELEASE_SEL_8814B) \ + << BIT_SHIFT_MACID_RELEASE_SEL_8814B) +#define BITS_MACID_RELEASE_SEL_8814B \ + (BIT_MASK_MACID_RELEASE_SEL_8814B << BIT_SHIFT_MACID_RELEASE_SEL_8814B) +#define BIT_CLEAR_MACID_RELEASE_SEL_8814B(x) \ + ((x) & (~BITS_MACID_RELEASE_SEL_8814B)) +#define BIT_GET_MACID_RELEASE_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_SEL_8814B) & \ + BIT_MASK_MACID_RELEASE_SEL_8814B) +#define BIT_SET_MACID_RELEASE_SEL_8814B(x, v) \ + (BIT_CLEAR_MACID_RELEASE_SEL_8814B(x) | BIT_MACID_RELEASE_SEL_8814B(v)) + +#define BIT_SHIFT_MACID_RELEASE_CLEAR_OFFSET_8814B 16 +#define BIT_MASK_MACID_RELEASE_CLEAR_OFFSET_8814B 0xff +#define BIT_MACID_RELEASE_CLEAR_OFFSET_8814B(x) \ + (((x) & BIT_MASK_MACID_RELEASE_CLEAR_OFFSET_8814B) \ + << BIT_SHIFT_MACID_RELEASE_CLEAR_OFFSET_8814B) +#define BITS_MACID_RELEASE_CLEAR_OFFSET_8814B \ + (BIT_MASK_MACID_RELEASE_CLEAR_OFFSET_8814B \ + << BIT_SHIFT_MACID_RELEASE_CLEAR_OFFSET_8814B) +#define BIT_CLEAR_MACID_RELEASE_CLEAR_OFFSET_8814B(x) \ + ((x) & (~BITS_MACID_RELEASE_CLEAR_OFFSET_8814B)) +#define BIT_GET_MACID_RELEASE_CLEAR_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_CLEAR_OFFSET_8814B) & \ + BIT_MASK_MACID_RELEASE_CLEAR_OFFSET_8814B) +#define BIT_SET_MACID_RELEASE_CLEAR_OFFSET_8814B(x, v) \ + (BIT_CLEAR_MACID_RELEASE_CLEAR_OFFSET_8814B(x) | \ + BIT_MACID_RELEASE_CLEAR_OFFSET_8814B(v)) + +#define BIT_MACID_RELEASE_VALUE_8814B BIT(8) + +#define BIT_SHIFT_MACID_RELEASE_OFFSET_8814B 0 +#define BIT_MASK_MACID_RELEASE_OFFSET_8814B 0xff +#define BIT_MACID_RELEASE_OFFSET_8814B(x) \ + (((x) & BIT_MASK_MACID_RELEASE_OFFSET_8814B) \ + << BIT_SHIFT_MACID_RELEASE_OFFSET_8814B) +#define BITS_MACID_RELEASE_OFFSET_8814B \ + (BIT_MASK_MACID_RELEASE_OFFSET_8814B \ + << BIT_SHIFT_MACID_RELEASE_OFFSET_8814B) +#define BIT_CLEAR_MACID_RELEASE_OFFSET_8814B(x) \ + ((x) & (~BITS_MACID_RELEASE_OFFSET_8814B)) +#define BIT_GET_MACID_RELEASE_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_RELEASE_OFFSET_8814B) & \ + BIT_MASK_MACID_RELEASE_OFFSET_8814B) +#define BIT_SET_MACID_RELEASE_OFFSET_8814B(x, v) \ + (BIT_CLEAR_MACID_RELEASE_OFFSET_8814B(x) | \ + BIT_MACID_RELEASE_OFFSET_8814B(v)) + +/* 2 REG_FAST_EDCA_VOVI_SETTING_8814B */ + +#define BIT_SHIFT_VI_FAST_EDCA_TO_8814B 24 +#define BIT_MASK_VI_FAST_EDCA_TO_8814B 0xff +#define BIT_VI_FAST_EDCA_TO_8814B(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_TO_8814B) \ + << BIT_SHIFT_VI_FAST_EDCA_TO_8814B) +#define BITS_VI_FAST_EDCA_TO_8814B \ + (BIT_MASK_VI_FAST_EDCA_TO_8814B << BIT_SHIFT_VI_FAST_EDCA_TO_8814B) +#define BIT_CLEAR_VI_FAST_EDCA_TO_8814B(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8814B)) +#define BIT_GET_VI_FAST_EDCA_TO_8814B(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8814B) & \ + BIT_MASK_VI_FAST_EDCA_TO_8814B) +#define BIT_SET_VI_FAST_EDCA_TO_8814B(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_TO_8814B(x) | BIT_VI_FAST_EDCA_TO_8814B(v)) + +#define BIT_VI_THRESHOLD_SEL_8814B BIT(23) + +#define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8814B 16 +#define BIT_MASK_VI_FAST_EDCA_PKT_TH_8814B 0x7f +#define BIT_VI_FAST_EDCA_PKT_TH_8814B(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8814B) \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8814B) +#define BITS_VI_FAST_EDCA_PKT_TH_8814B \ + (BIT_MASK_VI_FAST_EDCA_PKT_TH_8814B \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8814B) +#define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8814B(x) \ + ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8814B)) +#define BIT_GET_VI_FAST_EDCA_PKT_TH_8814B(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8814B) & \ + BIT_MASK_VI_FAST_EDCA_PKT_TH_8814B) +#define BIT_SET_VI_FAST_EDCA_PKT_TH_8814B(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8814B(x) | \ + BIT_VI_FAST_EDCA_PKT_TH_8814B(v)) + +#define BIT_SHIFT_VO_FAST_EDCA_TO_8814B 8 +#define BIT_MASK_VO_FAST_EDCA_TO_8814B 0xff +#define BIT_VO_FAST_EDCA_TO_8814B(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_TO_8814B) \ + << BIT_SHIFT_VO_FAST_EDCA_TO_8814B) +#define BITS_VO_FAST_EDCA_TO_8814B \ + (BIT_MASK_VO_FAST_EDCA_TO_8814B << BIT_SHIFT_VO_FAST_EDCA_TO_8814B) +#define BIT_CLEAR_VO_FAST_EDCA_TO_8814B(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8814B)) +#define BIT_GET_VO_FAST_EDCA_TO_8814B(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8814B) & \ + BIT_MASK_VO_FAST_EDCA_TO_8814B) +#define BIT_SET_VO_FAST_EDCA_TO_8814B(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_TO_8814B(x) | BIT_VO_FAST_EDCA_TO_8814B(v)) + +#define BIT_VO_THRESHOLD_SEL_8814B BIT(7) + +#define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8814B 0 +#define BIT_MASK_VO_FAST_EDCA_PKT_TH_8814B 0x7f +#define BIT_VO_FAST_EDCA_PKT_TH_8814B(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8814B) \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8814B) +#define BITS_VO_FAST_EDCA_PKT_TH_8814B \ + (BIT_MASK_VO_FAST_EDCA_PKT_TH_8814B \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8814B) +#define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8814B(x) \ + ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8814B)) +#define BIT_GET_VO_FAST_EDCA_PKT_TH_8814B(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8814B) & \ + BIT_MASK_VO_FAST_EDCA_PKT_TH_8814B) +#define BIT_SET_VO_FAST_EDCA_PKT_TH_8814B(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8814B(x) | \ + BIT_VO_FAST_EDCA_PKT_TH_8814B(v)) + +/* 2 REG_FAST_EDCA_BEBK_SETTING_8814B */ + +#define BIT_SHIFT_BK_FAST_EDCA_TO_8814B 24 +#define BIT_MASK_BK_FAST_EDCA_TO_8814B 0xff +#define BIT_BK_FAST_EDCA_TO_8814B(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_TO_8814B) \ + << BIT_SHIFT_BK_FAST_EDCA_TO_8814B) +#define BITS_BK_FAST_EDCA_TO_8814B \ + (BIT_MASK_BK_FAST_EDCA_TO_8814B << BIT_SHIFT_BK_FAST_EDCA_TO_8814B) +#define BIT_CLEAR_BK_FAST_EDCA_TO_8814B(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8814B)) +#define BIT_GET_BK_FAST_EDCA_TO_8814B(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8814B) & \ + BIT_MASK_BK_FAST_EDCA_TO_8814B) +#define BIT_SET_BK_FAST_EDCA_TO_8814B(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_TO_8814B(x) | BIT_BK_FAST_EDCA_TO_8814B(v)) + +#define BIT_BK_THRESHOLD_SEL_8814B BIT(23) + +#define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8814B 16 +#define BIT_MASK_BK_FAST_EDCA_PKT_TH_8814B 0x7f +#define BIT_BK_FAST_EDCA_PKT_TH_8814B(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8814B) \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8814B) +#define BITS_BK_FAST_EDCA_PKT_TH_8814B \ + (BIT_MASK_BK_FAST_EDCA_PKT_TH_8814B \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8814B) +#define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8814B(x) \ + ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8814B)) +#define BIT_GET_BK_FAST_EDCA_PKT_TH_8814B(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8814B) & \ + BIT_MASK_BK_FAST_EDCA_PKT_TH_8814B) +#define BIT_SET_BK_FAST_EDCA_PKT_TH_8814B(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8814B(x) | \ + BIT_BK_FAST_EDCA_PKT_TH_8814B(v)) + +#define BIT_SHIFT_BE_FAST_EDCA_TO_8814B 8 +#define BIT_MASK_BE_FAST_EDCA_TO_8814B 0xff +#define BIT_BE_FAST_EDCA_TO_8814B(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_TO_8814B) \ + << BIT_SHIFT_BE_FAST_EDCA_TO_8814B) +#define BITS_BE_FAST_EDCA_TO_8814B \ + (BIT_MASK_BE_FAST_EDCA_TO_8814B << BIT_SHIFT_BE_FAST_EDCA_TO_8814B) +#define BIT_CLEAR_BE_FAST_EDCA_TO_8814B(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8814B)) +#define BIT_GET_BE_FAST_EDCA_TO_8814B(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8814B) & \ + BIT_MASK_BE_FAST_EDCA_TO_8814B) +#define BIT_SET_BE_FAST_EDCA_TO_8814B(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_TO_8814B(x) | BIT_BE_FAST_EDCA_TO_8814B(v)) + +#define BIT_BE_THRESHOLD_SEL_8814B BIT(7) + +#define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8814B 0 +#define BIT_MASK_BE_FAST_EDCA_PKT_TH_8814B 0x7f +#define BIT_BE_FAST_EDCA_PKT_TH_8814B(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8814B) \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8814B) +#define BITS_BE_FAST_EDCA_PKT_TH_8814B \ + (BIT_MASK_BE_FAST_EDCA_PKT_TH_8814B \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8814B) +#define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8814B(x) \ + ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8814B)) +#define BIT_GET_BE_FAST_EDCA_PKT_TH_8814B(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8814B) & \ + BIT_MASK_BE_FAST_EDCA_PKT_TH_8814B) +#define BIT_SET_BE_FAST_EDCA_PKT_TH_8814B(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8814B(x) | \ + BIT_BE_FAST_EDCA_PKT_TH_8814B(v)) + +/* 2 REG_MACID_DROP_INFO_8814B */ + +#define BIT_SHIFT_MACID_DROP_INFO_8814B 0 +#define BIT_MASK_MACID_DROP_INFO_8814B 0xffffffffL +#define BIT_MACID_DROP_INFO_8814B(x) \ + (((x) & BIT_MASK_MACID_DROP_INFO_8814B) \ + << BIT_SHIFT_MACID_DROP_INFO_8814B) +#define BITS_MACID_DROP_INFO_8814B \ + (BIT_MASK_MACID_DROP_INFO_8814B << BIT_SHIFT_MACID_DROP_INFO_8814B) +#define BIT_CLEAR_MACID_DROP_INFO_8814B(x) ((x) & (~BITS_MACID_DROP_INFO_8814B)) +#define BIT_GET_MACID_DROP_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_DROP_INFO_8814B) & \ + BIT_MASK_MACID_DROP_INFO_8814B) +#define BIT_SET_MACID_DROP_INFO_8814B(x, v) \ + (BIT_CLEAR_MACID_DROP_INFO_8814B(x) | BIT_MACID_DROP_INFO_8814B(v)) + +/* 2 REG_MACID_DROP_CTRL_8814B */ + +#define BIT_SHIFT_MACID_DROP_SEL_8814B 0 +#define BIT_MASK_MACID_DROP_SEL_8814B 0x7 +#define BIT_MACID_DROP_SEL_8814B(x) \ + (((x) & BIT_MASK_MACID_DROP_SEL_8814B) \ + << BIT_SHIFT_MACID_DROP_SEL_8814B) +#define BITS_MACID_DROP_SEL_8814B \ + (BIT_MASK_MACID_DROP_SEL_8814B << BIT_SHIFT_MACID_DROP_SEL_8814B) +#define BIT_CLEAR_MACID_DROP_SEL_8814B(x) ((x) & (~BITS_MACID_DROP_SEL_8814B)) +#define BIT_GET_MACID_DROP_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_DROP_SEL_8814B) & \ + BIT_MASK_MACID_DROP_SEL_8814B) +#define BIT_SET_MACID_DROP_SEL_8814B(x, v) \ + (BIT_CLEAR_MACID_DROP_SEL_8814B(x) | BIT_MACID_DROP_SEL_8814B(v)) + +/* 2 REG_MGQ_FIFO_WRITE_POINTER_8814B */ +#define BIT_MGQ_FIFO_OV_8814B BIT(7) +#define BIT_MGQ_FIFO_WPTR_ERROR_8814B BIT(6) +#define BIT_EN_MGQ_FIFO_LIFETIME_8814B BIT(5) + +#define BIT_SHIFT_MGQ_FIFO_WPTR_8814B 0 +#define BIT_MASK_MGQ_FIFO_WPTR_8814B 0x1f +#define BIT_MGQ_FIFO_WPTR_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_WPTR_8814B) << BIT_SHIFT_MGQ_FIFO_WPTR_8814B) +#define BITS_MGQ_FIFO_WPTR_8814B \ + (BIT_MASK_MGQ_FIFO_WPTR_8814B << BIT_SHIFT_MGQ_FIFO_WPTR_8814B) +#define BIT_CLEAR_MGQ_FIFO_WPTR_8814B(x) ((x) & (~BITS_MGQ_FIFO_WPTR_8814B)) +#define BIT_GET_MGQ_FIFO_WPTR_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_WPTR_8814B) & BIT_MASK_MGQ_FIFO_WPTR_8814B) +#define BIT_SET_MGQ_FIFO_WPTR_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_WPTR_8814B(x) | BIT_MGQ_FIFO_WPTR_8814B(v)) + +/* 2 REG_MGQ_FIFO_READ_POINTER_8814B */ + +#define BIT_SHIFT_MGQ_FIFO_SIZE_8814B 14 +#define BIT_MASK_MGQ_FIFO_SIZE_8814B 0x3 +#define BIT_MGQ_FIFO_SIZE_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_SIZE_8814B) << BIT_SHIFT_MGQ_FIFO_SIZE_8814B) +#define BITS_MGQ_FIFO_SIZE_8814B \ + (BIT_MASK_MGQ_FIFO_SIZE_8814B << BIT_SHIFT_MGQ_FIFO_SIZE_8814B) +#define BIT_CLEAR_MGQ_FIFO_SIZE_8814B(x) ((x) & (~BITS_MGQ_FIFO_SIZE_8814B)) +#define BIT_GET_MGQ_FIFO_SIZE_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_SIZE_8814B) & BIT_MASK_MGQ_FIFO_SIZE_8814B) +#define BIT_SET_MGQ_FIFO_SIZE_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_SIZE_8814B(x) | BIT_MGQ_FIFO_SIZE_8814B(v)) + +#define BIT_MGQ_FIFO_PAUSE_8814B BIT(13) + +#define BIT_SHIFT_MGQ_FIFO_RPTR_8814B 8 +#define BIT_MASK_MGQ_FIFO_RPTR_8814B 0x1f +#define BIT_MGQ_FIFO_RPTR_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_RPTR_8814B) << BIT_SHIFT_MGQ_FIFO_RPTR_8814B) +#define BITS_MGQ_FIFO_RPTR_8814B \ + (BIT_MASK_MGQ_FIFO_RPTR_8814B << BIT_SHIFT_MGQ_FIFO_RPTR_8814B) +#define BIT_CLEAR_MGQ_FIFO_RPTR_8814B(x) ((x) & (~BITS_MGQ_FIFO_RPTR_8814B)) +#define BIT_GET_MGQ_FIFO_RPTR_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_RPTR_8814B) & BIT_MASK_MGQ_FIFO_RPTR_8814B) +#define BIT_SET_MGQ_FIFO_RPTR_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_RPTR_8814B(x) | BIT_MGQ_FIFO_RPTR_8814B(v)) + +/* 2 REG_MGQ_FIFO_ENABLE_8814B */ +#define BIT_MGQ_FIFO_EN_V1_8814B BIT(15) + +#define BIT_SHIFT_MGQ_FIFO_PG_SIZE_8814B 12 +#define BIT_MASK_MGQ_FIFO_PG_SIZE_8814B 0x7 +#define BIT_MGQ_FIFO_PG_SIZE_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PG_SIZE_8814B) \ + << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8814B) +#define BITS_MGQ_FIFO_PG_SIZE_8814B \ + (BIT_MASK_MGQ_FIFO_PG_SIZE_8814B << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8814B) +#define BIT_CLEAR_MGQ_FIFO_PG_SIZE_8814B(x) \ + ((x) & (~BITS_MGQ_FIFO_PG_SIZE_8814B)) +#define BIT_GET_MGQ_FIFO_PG_SIZE_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PG_SIZE_8814B) & \ + BIT_MASK_MGQ_FIFO_PG_SIZE_8814B) +#define BIT_SET_MGQ_FIFO_PG_SIZE_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PG_SIZE_8814B(x) | BIT_MGQ_FIFO_PG_SIZE_8814B(v)) + +#define BIT_SHIFT_MGQ_FIFO_START_PG_8814B 0 +#define BIT_MASK_MGQ_FIFO_START_PG_8814B 0xfff +#define BIT_MGQ_FIFO_START_PG_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_START_PG_8814B) \ + << BIT_SHIFT_MGQ_FIFO_START_PG_8814B) +#define BITS_MGQ_FIFO_START_PG_8814B \ + (BIT_MASK_MGQ_FIFO_START_PG_8814B << BIT_SHIFT_MGQ_FIFO_START_PG_8814B) +#define BIT_CLEAR_MGQ_FIFO_START_PG_8814B(x) \ + ((x) & (~BITS_MGQ_FIFO_START_PG_8814B)) +#define BIT_GET_MGQ_FIFO_START_PG_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_START_PG_8814B) & \ + BIT_MASK_MGQ_FIFO_START_PG_8814B) +#define BIT_SET_MGQ_FIFO_START_PG_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_START_PG_8814B(x) | BIT_MGQ_FIFO_START_PG_8814B(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_MASK_8814B */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8814B 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_MASK_8814B 0xffff +#define BIT_MGQ_FIFO_REL_INT_MASK_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_MASK_8814B) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8814B) +#define BITS_MGQ_FIFO_REL_INT_MASK_8814B \ + (BIT_MASK_MGQ_FIFO_REL_INT_MASK_8814B \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8814B) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8814B(x) \ + ((x) & (~BITS_MGQ_FIFO_REL_INT_MASK_8814B)) +#define BIT_GET_MGQ_FIFO_REL_INT_MASK_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8814B) & \ + BIT_MASK_MGQ_FIFO_REL_INT_MASK_8814B) +#define BIT_SET_MGQ_FIFO_REL_INT_MASK_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8814B(x) | \ + BIT_MGQ_FIFO_REL_INT_MASK_8814B(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_FLAG_8814B */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8814B 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8814B 0xffff +#define BIT_MGQ_FIFO_REL_INT_FLAG_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8814B) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8814B) +#define BITS_MGQ_FIFO_REL_INT_FLAG_8814B \ + (BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8814B \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8814B) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8814B(x) \ + ((x) & (~BITS_MGQ_FIFO_REL_INT_FLAG_8814B)) +#define BIT_GET_MGQ_FIFO_REL_INT_FLAG_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8814B) & \ + BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8814B) +#define BIT_SET_MGQ_FIFO_REL_INT_FLAG_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8814B(x) | \ + BIT_MGQ_FIFO_REL_INT_FLAG_8814B(v)) + +/* 2 REG_MGQ_FIFO_VALID_MAP_8814B */ + +#define BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8814B 0 +#define BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8814B 0xffff +#define BIT_MGQ_FIFO_PKT_VALID_MAP_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8814B) \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8814B) +#define BITS_MGQ_FIFO_PKT_VALID_MAP_8814B \ + (BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8814B \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8814B) +#define BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8814B(x) \ + ((x) & (~BITS_MGQ_FIFO_PKT_VALID_MAP_8814B)) +#define BIT_GET_MGQ_FIFO_PKT_VALID_MAP_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8814B) & \ + BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8814B) +#define BIT_SET_MGQ_FIFO_PKT_VALID_MAP_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8814B(x) | \ + BIT_MGQ_FIFO_PKT_VALID_MAP_8814B(v)) + +/* 2 REG_MGQ_FIFO_LIFETIME_8814B */ + +#define BIT_SHIFT_MGQ_FIFO_LIFETIME_8814B 0 +#define BIT_MASK_MGQ_FIFO_LIFETIME_8814B 0xffff +#define BIT_MGQ_FIFO_LIFETIME_8814B(x) \ + (((x) & BIT_MASK_MGQ_FIFO_LIFETIME_8814B) \ + << BIT_SHIFT_MGQ_FIFO_LIFETIME_8814B) +#define BITS_MGQ_FIFO_LIFETIME_8814B \ + (BIT_MASK_MGQ_FIFO_LIFETIME_8814B << BIT_SHIFT_MGQ_FIFO_LIFETIME_8814B) +#define BIT_CLEAR_MGQ_FIFO_LIFETIME_8814B(x) \ + ((x) & (~BITS_MGQ_FIFO_LIFETIME_8814B)) +#define BIT_GET_MGQ_FIFO_LIFETIME_8814B(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_LIFETIME_8814B) & \ + BIT_MASK_MGQ_FIFO_LIFETIME_8814B) +#define BIT_SET_MGQ_FIFO_LIFETIME_8814B(x, v) \ + (BIT_CLEAR_MGQ_FIFO_LIFETIME_8814B(x) | BIT_MGQ_FIFO_LIFETIME_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_PKT_TRANS_8814B */ + +#define BIT_SHIFT_IE_DESC_OFFSET_8814B 16 +#define BIT_MASK_IE_DESC_OFFSET_8814B 0x1ff +#define BIT_IE_DESC_OFFSET_8814B(x) \ + (((x) & BIT_MASK_IE_DESC_OFFSET_8814B) \ + << BIT_SHIFT_IE_DESC_OFFSET_8814B) +#define BITS_IE_DESC_OFFSET_8814B \ + (BIT_MASK_IE_DESC_OFFSET_8814B << BIT_SHIFT_IE_DESC_OFFSET_8814B) +#define BIT_CLEAR_IE_DESC_OFFSET_8814B(x) ((x) & (~BITS_IE_DESC_OFFSET_8814B)) +#define BIT_GET_IE_DESC_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_IE_DESC_OFFSET_8814B) & \ + BIT_MASK_IE_DESC_OFFSET_8814B) +#define BIT_SET_IE_DESC_OFFSET_8814B(x, v) \ + (BIT_CLEAR_IE_DESC_OFFSET_8814B(x) | BIT_IE_DESC_OFFSET_8814B(v)) + +#define BIT_DIS_FWCMD_PATH_ERRCHK_8814B BIT(13) +#define BIT_MAC_HDR_CONVERT_EN_8814B BIT(12) +#define BIT_TXDESC_TRANS_EN_8814B BIT(8) +#define BIT_PKT_TRANS_ERRINT_EN_8814B BIT(7) + +#define BIT_SHIFT_PKT_TRANS_ERR_MACID_SEL_8814B 4 +#define BIT_MASK_PKT_TRANS_ERR_MACID_SEL_8814B 0x3 +#define BIT_PKT_TRANS_ERR_MACID_SEL_8814B(x) \ + (((x) & BIT_MASK_PKT_TRANS_ERR_MACID_SEL_8814B) \ + << BIT_SHIFT_PKT_TRANS_ERR_MACID_SEL_8814B) +#define BITS_PKT_TRANS_ERR_MACID_SEL_8814B \ + (BIT_MASK_PKT_TRANS_ERR_MACID_SEL_8814B \ + << BIT_SHIFT_PKT_TRANS_ERR_MACID_SEL_8814B) +#define BIT_CLEAR_PKT_TRANS_ERR_MACID_SEL_8814B(x) \ + ((x) & (~BITS_PKT_TRANS_ERR_MACID_SEL_8814B)) +#define BIT_GET_PKT_TRANS_ERR_MACID_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PKT_TRANS_ERR_MACID_SEL_8814B) & \ + BIT_MASK_PKT_TRANS_ERR_MACID_SEL_8814B) +#define BIT_SET_PKT_TRANS_ERR_MACID_SEL_8814B(x, v) \ + (BIT_CLEAR_PKT_TRANS_ERR_MACID_SEL_8814B(x) | \ + BIT_PKT_TRANS_ERR_MACID_SEL_8814B(v)) + +#define BIT_PKT_TRANS_IEINIT_ERR_8814B BIT(3) +#define BIT_PKT_TRANS_IENUM_ERR_8814B BIT(2) +#define BIT_PKT_TRANS_IECNT_ERR1_8814B BIT(1) +#define BIT_PKT_TRANS_IECNT_ERR0_8814B BIT(0) + +/* 2 REG_SHCUT_LLC_ETH_TYPE0_8814B */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE1_8814B */ + +#define BIT_SHIFT_SHCUT_MHDR_OFFSET_8814B 16 +#define BIT_MASK_SHCUT_MHDR_OFFSET_8814B 0x1ff +#define BIT_SHCUT_MHDR_OFFSET_8814B(x) \ + (((x) & BIT_MASK_SHCUT_MHDR_OFFSET_8814B) \ + << BIT_SHIFT_SHCUT_MHDR_OFFSET_8814B) +#define BITS_SHCUT_MHDR_OFFSET_8814B \ + (BIT_MASK_SHCUT_MHDR_OFFSET_8814B << BIT_SHIFT_SHCUT_MHDR_OFFSET_8814B) +#define BIT_CLEAR_SHCUT_MHDR_OFFSET_8814B(x) \ + ((x) & (~BITS_SHCUT_MHDR_OFFSET_8814B)) +#define BIT_GET_SHCUT_MHDR_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_SHCUT_MHDR_OFFSET_8814B) & \ + BIT_MASK_SHCUT_MHDR_OFFSET_8814B) +#define BIT_SET_SHCUT_MHDR_OFFSET_8814B(x, v) \ + (BIT_CLEAR_SHCUT_MHDR_OFFSET_8814B(x) | BIT_SHCUT_MHDR_OFFSET_8814B(v)) + +/* 2 REG_SHCUT_LLC_OUI0_8814B */ + +/* 2 REG_SHCUT_LLC_OUI1_8814B */ + +/* 2 REG_SHCUT_LLC_OUI2_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_PKT_TRANS_ERR_MACID_8814B 0 +#define BIT_MASK_PKT_TRANS_ERR_MACID_8814B 0xffffffffL +#define BIT_PKT_TRANS_ERR_MACID_8814B(x) \ + (((x) & BIT_MASK_PKT_TRANS_ERR_MACID_8814B) \ + << BIT_SHIFT_PKT_TRANS_ERR_MACID_8814B) +#define BITS_PKT_TRANS_ERR_MACID_8814B \ + (BIT_MASK_PKT_TRANS_ERR_MACID_8814B \ + << BIT_SHIFT_PKT_TRANS_ERR_MACID_8814B) +#define BIT_CLEAR_PKT_TRANS_ERR_MACID_8814B(x) \ + ((x) & (~BITS_PKT_TRANS_ERR_MACID_8814B)) +#define BIT_GET_PKT_TRANS_ERR_MACID_8814B(x) \ + (((x) >> BIT_SHIFT_PKT_TRANS_ERR_MACID_8814B) & \ + BIT_MASK_PKT_TRANS_ERR_MACID_8814B) +#define BIT_SET_PKT_TRANS_ERR_MACID_8814B(x, v) \ + (BIT_CLEAR_PKT_TRANS_ERR_MACID_8814B(x) | \ + BIT_PKT_TRANS_ERR_MACID_8814B(v)) + +/* 2 REG_FWCMDQ_CTRL_8814B */ +#define BIT_FW_RELEASEPKT_POLLING_8814B BIT(31) + +#define BIT_SHIFT_FWCMDQ_RELEASE_HEAD_8814B 16 +#define BIT_MASK_FWCMDQ_RELEASE_HEAD_8814B 0xfff +#define BIT_FWCMDQ_RELEASE_HEAD_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_RELEASE_HEAD_8814B) \ + << BIT_SHIFT_FWCMDQ_RELEASE_HEAD_8814B) +#define BITS_FWCMDQ_RELEASE_HEAD_8814B \ + (BIT_MASK_FWCMDQ_RELEASE_HEAD_8814B \ + << BIT_SHIFT_FWCMDQ_RELEASE_HEAD_8814B) +#define BIT_CLEAR_FWCMDQ_RELEASE_HEAD_8814B(x) \ + ((x) & (~BITS_FWCMDQ_RELEASE_HEAD_8814B)) +#define BIT_GET_FWCMDQ_RELEASE_HEAD_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_RELEASE_HEAD_8814B) & \ + BIT_MASK_FWCMDQ_RELEASE_HEAD_8814B) +#define BIT_SET_FWCMDQ_RELEASE_HEAD_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_RELEASE_HEAD_8814B(x) | \ + BIT_FWCMDQ_RELEASE_HEAD_8814B(v)) + +#define BIT_FW_GETPKTT_POLLING_8814B BIT(15) + +#define BIT_SHIFT_FWCMDQ_H_8814B 0 +#define BIT_MASK_FWCMDQ_H_8814B 0xfff +#define BIT_FWCMDQ_H_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_H_8814B) << BIT_SHIFT_FWCMDQ_H_8814B) +#define BITS_FWCMDQ_H_8814B \ + (BIT_MASK_FWCMDQ_H_8814B << BIT_SHIFT_FWCMDQ_H_8814B) +#define BIT_CLEAR_FWCMDQ_H_8814B(x) ((x) & (~BITS_FWCMDQ_H_8814B)) +#define BIT_GET_FWCMDQ_H_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_H_8814B) & BIT_MASK_FWCMDQ_H_8814B) +#define BIT_SET_FWCMDQ_H_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_H_8814B(x) | BIT_FWCMDQ_H_8814B(v)) + +/* 2 REG_FWCMDQ_PAGE_8814B */ + +#define BIT_SHIFT_FWCMDQ_TOTAL_PAGE_8814B 16 +#define BIT_MASK_FWCMDQ_TOTAL_PAGE_8814B 0xfff +#define BIT_FWCMDQ_TOTAL_PAGE_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_TOTAL_PAGE_8814B) \ + << BIT_SHIFT_FWCMDQ_TOTAL_PAGE_8814B) +#define BITS_FWCMDQ_TOTAL_PAGE_8814B \ + (BIT_MASK_FWCMDQ_TOTAL_PAGE_8814B << BIT_SHIFT_FWCMDQ_TOTAL_PAGE_8814B) +#define BIT_CLEAR_FWCMDQ_TOTAL_PAGE_8814B(x) \ + ((x) & (~BITS_FWCMDQ_TOTAL_PAGE_8814B)) +#define BIT_GET_FWCMDQ_TOTAL_PAGE_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_TOTAL_PAGE_8814B) & \ + BIT_MASK_FWCMDQ_TOTAL_PAGE_8814B) +#define BIT_SET_FWCMDQ_TOTAL_PAGE_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_TOTAL_PAGE_8814B(x) | BIT_FWCMDQ_TOTAL_PAGE_8814B(v)) + +#define BIT_SHIFT_FWCMDQ_QUEUE_PAGE_8814B 0 +#define BIT_MASK_FWCMDQ_QUEUE_PAGE_8814B 0xfff +#define BIT_FWCMDQ_QUEUE_PAGE_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_QUEUE_PAGE_8814B) \ + << BIT_SHIFT_FWCMDQ_QUEUE_PAGE_8814B) +#define BITS_FWCMDQ_QUEUE_PAGE_8814B \ + (BIT_MASK_FWCMDQ_QUEUE_PAGE_8814B << BIT_SHIFT_FWCMDQ_QUEUE_PAGE_8814B) +#define BIT_CLEAR_FWCMDQ_QUEUE_PAGE_8814B(x) \ + ((x) & (~BITS_FWCMDQ_QUEUE_PAGE_8814B)) +#define BIT_GET_FWCMDQ_QUEUE_PAGE_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_QUEUE_PAGE_8814B) & \ + BIT_MASK_FWCMDQ_QUEUE_PAGE_8814B) +#define BIT_SET_FWCMDQ_QUEUE_PAGE_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_QUEUE_PAGE_8814B(x) | BIT_FWCMDQ_QUEUE_PAGE_8814B(v)) + +/* 2 REG_FWCMDQ_INFO_8814B */ +#define BIT_FWCMD_READY_8814B BIT(31) +#define BIT_FWCMDQ_OVERFLOW_8814B BIT(30) +#define BIT_FWCMDQ_UNDERFLOW_8814B BIT(29) +#define BIT_FWCMDQ_RELEASE_MISS_8814B BIT(28) + +#define BIT_SHIFT_FWCMDQ_TOTAL_PKT_8814B 16 +#define BIT_MASK_FWCMDQ_TOTAL_PKT_8814B 0xfff +#define BIT_FWCMDQ_TOTAL_PKT_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_TOTAL_PKT_8814B) \ + << BIT_SHIFT_FWCMDQ_TOTAL_PKT_8814B) +#define BITS_FWCMDQ_TOTAL_PKT_8814B \ + (BIT_MASK_FWCMDQ_TOTAL_PKT_8814B << BIT_SHIFT_FWCMDQ_TOTAL_PKT_8814B) +#define BIT_CLEAR_FWCMDQ_TOTAL_PKT_8814B(x) \ + ((x) & (~BITS_FWCMDQ_TOTAL_PKT_8814B)) +#define BIT_GET_FWCMDQ_TOTAL_PKT_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_TOTAL_PKT_8814B) & \ + BIT_MASK_FWCMDQ_TOTAL_PKT_8814B) +#define BIT_SET_FWCMDQ_TOTAL_PKT_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_TOTAL_PKT_8814B(x) | BIT_FWCMDQ_TOTAL_PKT_8814B(v)) + +#define BIT_SHIFT_FWCMDQ_QUEUE_PKT_8814B 0 +#define BIT_MASK_FWCMDQ_QUEUE_PKT_8814B 0xfff +#define BIT_FWCMDQ_QUEUE_PKT_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_QUEUE_PKT_8814B) \ + << BIT_SHIFT_FWCMDQ_QUEUE_PKT_8814B) +#define BITS_FWCMDQ_QUEUE_PKT_8814B \ + (BIT_MASK_FWCMDQ_QUEUE_PKT_8814B << BIT_SHIFT_FWCMDQ_QUEUE_PKT_8814B) +#define BIT_CLEAR_FWCMDQ_QUEUE_PKT_8814B(x) \ + ((x) & (~BITS_FWCMDQ_QUEUE_PKT_8814B)) +#define BIT_GET_FWCMDQ_QUEUE_PKT_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_QUEUE_PKT_8814B) & \ + BIT_MASK_FWCMDQ_QUEUE_PKT_8814B) +#define BIT_SET_FWCMDQ_QUEUE_PKT_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_QUEUE_PKT_8814B(x) | BIT_FWCMDQ_QUEUE_PKT_8814B(v)) + +/* 2 REG_FWCMDQ_HOLD_PKTNUM_8814B */ + +#define BIT_SHIFT_FWCMDQ_HOLD__PKTNUM_8814B 0 +#define BIT_MASK_FWCMDQ_HOLD__PKTNUM_8814B 0xfff +#define BIT_FWCMDQ_HOLD__PKTNUM_8814B(x) \ + (((x) & BIT_MASK_FWCMDQ_HOLD__PKTNUM_8814B) \ + << BIT_SHIFT_FWCMDQ_HOLD__PKTNUM_8814B) +#define BITS_FWCMDQ_HOLD__PKTNUM_8814B \ + (BIT_MASK_FWCMDQ_HOLD__PKTNUM_8814B \ + << BIT_SHIFT_FWCMDQ_HOLD__PKTNUM_8814B) +#define BIT_CLEAR_FWCMDQ_HOLD__PKTNUM_8814B(x) \ + ((x) & (~BITS_FWCMDQ_HOLD__PKTNUM_8814B)) +#define BIT_GET_FWCMDQ_HOLD__PKTNUM_8814B(x) \ + (((x) >> BIT_SHIFT_FWCMDQ_HOLD__PKTNUM_8814B) & \ + BIT_MASK_FWCMDQ_HOLD__PKTNUM_8814B) +#define BIT_SET_FWCMDQ_HOLD__PKTNUM_8814B(x, v) \ + (BIT_CLEAR_FWCMDQ_HOLD__PKTNUM_8814B(x) | \ + BIT_FWCMDQ_HOLD__PKTNUM_8814B(v)) + +/* 2 REG_MU_TX_CTRL_8814B */ +#define BIT_SEARCH_DONE_RDY_8814B BIT(31) +#define BIT_MU_EN_8814B BIT(30) +#define BIT_MU_SECONDARY_WAITMODE_EN_8814B BIT(29) +#define BIT_MU_BB_SCORE_EN_8814B BIT(28) +#define BIT_MU_SECONDARY_ANT_COUNT_EN_8814B BIT(27) +#define BIT_MUARB_SEARCH_ERR_EN_8814B BIT(26) + +#define BIT_SHIFT_DIS_SU_TXBF_8814B 16 +#define BIT_MASK_DIS_SU_TXBF_8814B 0x3f +#define BIT_DIS_SU_TXBF_8814B(x) \ + (((x) & BIT_MASK_DIS_SU_TXBF_8814B) << BIT_SHIFT_DIS_SU_TXBF_8814B) +#define BITS_DIS_SU_TXBF_8814B \ + (BIT_MASK_DIS_SU_TXBF_8814B << BIT_SHIFT_DIS_SU_TXBF_8814B) +#define BIT_CLEAR_DIS_SU_TXBF_8814B(x) ((x) & (~BITS_DIS_SU_TXBF_8814B)) +#define BIT_GET_DIS_SU_TXBF_8814B(x) \ + (((x) >> BIT_SHIFT_DIS_SU_TXBF_8814B) & BIT_MASK_DIS_SU_TXBF_8814B) +#define BIT_SET_DIS_SU_TXBF_8814B(x, v) \ + (BIT_CLEAR_DIS_SU_TXBF_8814B(x) | BIT_DIS_SU_TXBF_8814B(v)) + +#define BIT_SHIFT_MU_RL_8814B 12 +#define BIT_MASK_MU_RL_8814B 0xf +#define BIT_MU_RL_8814B(x) \ + (((x) & BIT_MASK_MU_RL_8814B) << BIT_SHIFT_MU_RL_8814B) +#define BITS_MU_RL_8814B (BIT_MASK_MU_RL_8814B << BIT_SHIFT_MU_RL_8814B) +#define BIT_CLEAR_MU_RL_8814B(x) ((x) & (~BITS_MU_RL_8814B)) +#define BIT_GET_MU_RL_8814B(x) \ + (((x) >> BIT_SHIFT_MU_RL_8814B) & BIT_MASK_MU_RL_8814B) +#define BIT_SET_MU_RL_8814B(x, v) \ + (BIT_CLEAR_MU_RL_8814B(x) | BIT_MU_RL_8814B(v)) + +#define BIT_SHIFT_MU_TAB_SEL_8814B 8 +#define BIT_MASK_MU_TAB_SEL_8814B 0xf +#define BIT_MU_TAB_SEL_8814B(x) \ + (((x) & BIT_MASK_MU_TAB_SEL_8814B) << BIT_SHIFT_MU_TAB_SEL_8814B) +#define BITS_MU_TAB_SEL_8814B \ + (BIT_MASK_MU_TAB_SEL_8814B << BIT_SHIFT_MU_TAB_SEL_8814B) +#define BIT_CLEAR_MU_TAB_SEL_8814B(x) ((x) & (~BITS_MU_TAB_SEL_8814B)) +#define BIT_GET_MU_TAB_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MU_TAB_SEL_8814B) & BIT_MASK_MU_TAB_SEL_8814B) +#define BIT_SET_MU_TAB_SEL_8814B(x, v) \ + (BIT_CLEAR_MU_TAB_SEL_8814B(x) | BIT_MU_TAB_SEL_8814B(v)) + +#define BIT_SHIFT_MU_TAB_VALID_8814B 0 +#define BIT_MASK_MU_TAB_VALID_8814B 0x3f +#define BIT_MU_TAB_VALID_8814B(x) \ + (((x) & BIT_MASK_MU_TAB_VALID_8814B) << BIT_SHIFT_MU_TAB_VALID_8814B) +#define BITS_MU_TAB_VALID_8814B \ + (BIT_MASK_MU_TAB_VALID_8814B << BIT_SHIFT_MU_TAB_VALID_8814B) +#define BIT_CLEAR_MU_TAB_VALID_8814B(x) ((x) & (~BITS_MU_TAB_VALID_8814B)) +#define BIT_GET_MU_TAB_VALID_8814B(x) \ + (((x) >> BIT_SHIFT_MU_TAB_VALID_8814B) & BIT_MASK_MU_TAB_VALID_8814B) +#define BIT_SET_MU_TAB_VALID_8814B(x, v) \ + (BIT_CLEAR_MU_TAB_VALID_8814B(x) | BIT_MU_TAB_VALID_8814B(v)) + +/* 2 REG_MU_STA_GID_VLD_8814B */ + +#define BIT_SHIFT_MU_STA_GTAB_VALID_8814B 0 +#define BIT_MASK_MU_STA_GTAB_VALID_8814B 0xffffffffL +#define BIT_MU_STA_GTAB_VALID_8814B(x) \ + (((x) & BIT_MASK_MU_STA_GTAB_VALID_8814B) \ + << BIT_SHIFT_MU_STA_GTAB_VALID_8814B) +#define BITS_MU_STA_GTAB_VALID_8814B \ + (BIT_MASK_MU_STA_GTAB_VALID_8814B << BIT_SHIFT_MU_STA_GTAB_VALID_8814B) +#define BIT_CLEAR_MU_STA_GTAB_VALID_8814B(x) \ + ((x) & (~BITS_MU_STA_GTAB_VALID_8814B)) +#define BIT_GET_MU_STA_GTAB_VALID_8814B(x) \ + (((x) >> BIT_SHIFT_MU_STA_GTAB_VALID_8814B) & \ + BIT_MASK_MU_STA_GTAB_VALID_8814B) +#define BIT_SET_MU_STA_GTAB_VALID_8814B(x, v) \ + (BIT_CLEAR_MU_STA_GTAB_VALID_8814B(x) | BIT_MU_STA_GTAB_VALID_8814B(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_8814B */ + +#define BIT_SHIFT_MU_STA_GTAB_POSITION_L_8814B 0 +#define BIT_MASK_MU_STA_GTAB_POSITION_L_8814B 0xffffffffL +#define BIT_MU_STA_GTAB_POSITION_L_8814B(x) \ + (((x) & BIT_MASK_MU_STA_GTAB_POSITION_L_8814B) \ + << BIT_SHIFT_MU_STA_GTAB_POSITION_L_8814B) +#define BITS_MU_STA_GTAB_POSITION_L_8814B \ + (BIT_MASK_MU_STA_GTAB_POSITION_L_8814B \ + << BIT_SHIFT_MU_STA_GTAB_POSITION_L_8814B) +#define BIT_CLEAR_MU_STA_GTAB_POSITION_L_8814B(x) \ + ((x) & (~BITS_MU_STA_GTAB_POSITION_L_8814B)) +#define BIT_GET_MU_STA_GTAB_POSITION_L_8814B(x) \ + (((x) >> BIT_SHIFT_MU_STA_GTAB_POSITION_L_8814B) & \ + BIT_MASK_MU_STA_GTAB_POSITION_L_8814B) +#define BIT_SET_MU_STA_GTAB_POSITION_L_8814B(x, v) \ + (BIT_CLEAR_MU_STA_GTAB_POSITION_L_8814B(x) | \ + BIT_MU_STA_GTAB_POSITION_L_8814B(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_H_8814B */ + +#define BIT_SHIFT_MU_STA_GTAB_POSITION_H_8814B 0 +#define BIT_MASK_MU_STA_GTAB_POSITION_H_8814B 0xffffffffL +#define BIT_MU_STA_GTAB_POSITION_H_8814B(x) \ + (((x) & BIT_MASK_MU_STA_GTAB_POSITION_H_8814B) \ + << BIT_SHIFT_MU_STA_GTAB_POSITION_H_8814B) +#define BITS_MU_STA_GTAB_POSITION_H_8814B \ + (BIT_MASK_MU_STA_GTAB_POSITION_H_8814B \ + << BIT_SHIFT_MU_STA_GTAB_POSITION_H_8814B) +#define BIT_CLEAR_MU_STA_GTAB_POSITION_H_8814B(x) \ + ((x) & (~BITS_MU_STA_GTAB_POSITION_H_8814B)) +#define BIT_GET_MU_STA_GTAB_POSITION_H_8814B(x) \ + (((x) >> BIT_SHIFT_MU_STA_GTAB_POSITION_H_8814B) & \ + BIT_MASK_MU_STA_GTAB_POSITION_H_8814B) +#define BIT_SET_MU_STA_GTAB_POSITION_H_8814B(x, v) \ + (BIT_CLEAR_MU_STA_GTAB_POSITION_H_8814B(x) | \ + BIT_MU_STA_GTAB_POSITION_H_8814B(v)) + +/* 2 REG_CHNL_INFO_CTRL_8814B */ +#define BIT_CHNL_REF_RXNAV_8814B BIT(7) +#define BIT_CHNL_REF_VBON_8814B BIT(6) +#define BIT_CHNL_REF_EDCA_8814B BIT(5) +#define BIT_CHNL_REF_CCA_8814B BIT(4) +#define BIT_RST_CHNL_BUSY_8814B BIT(3) +#define BIT_RST_CHNL_IDLE_8814B BIT(2) +#define BIT_CHNL_INFO_RST_8814B BIT(1) +#define BIT_ATM_AIRTIME_EN_8814B BIT(0) + +/* 2 REG_CHNL_IDLE_TIME_8814B */ + +#define BIT_SHIFT_CHNL_IDLE_TIME_8814B 0 +#define BIT_MASK_CHNL_IDLE_TIME_8814B 0xffffffffL +#define BIT_CHNL_IDLE_TIME_8814B(x) \ + (((x) & BIT_MASK_CHNL_IDLE_TIME_8814B) \ + << BIT_SHIFT_CHNL_IDLE_TIME_8814B) +#define BITS_CHNL_IDLE_TIME_8814B \ + (BIT_MASK_CHNL_IDLE_TIME_8814B << BIT_SHIFT_CHNL_IDLE_TIME_8814B) +#define BIT_CLEAR_CHNL_IDLE_TIME_8814B(x) ((x) & (~BITS_CHNL_IDLE_TIME_8814B)) +#define BIT_GET_CHNL_IDLE_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_CHNL_IDLE_TIME_8814B) & \ + BIT_MASK_CHNL_IDLE_TIME_8814B) +#define BIT_SET_CHNL_IDLE_TIME_8814B(x, v) \ + (BIT_CLEAR_CHNL_IDLE_TIME_8814B(x) | BIT_CHNL_IDLE_TIME_8814B(v)) + +/* 2 REG_CHNL_BUSY_TIME_8814B */ + +#define BIT_SHIFT_CHNL_BUSY_TIME_8814B 0 +#define BIT_MASK_CHNL_BUSY_TIME_8814B 0xffffffffL +#define BIT_CHNL_BUSY_TIME_8814B(x) \ + (((x) & BIT_MASK_CHNL_BUSY_TIME_8814B) \ + << BIT_SHIFT_CHNL_BUSY_TIME_8814B) +#define BITS_CHNL_BUSY_TIME_8814B \ + (BIT_MASK_CHNL_BUSY_TIME_8814B << BIT_SHIFT_CHNL_BUSY_TIME_8814B) +#define BIT_CLEAR_CHNL_BUSY_TIME_8814B(x) ((x) & (~BITS_CHNL_BUSY_TIME_8814B)) +#define BIT_GET_CHNL_BUSY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_CHNL_BUSY_TIME_8814B) & \ + BIT_MASK_CHNL_BUSY_TIME_8814B) +#define BIT_SET_CHNL_BUSY_TIME_8814B(x, v) \ + (BIT_CLEAR_CHNL_BUSY_TIME_8814B(x) | BIT_CHNL_BUSY_TIME_8814B(v)) + +/* 2 REG_MU_TRX_DBG_CNT_V1_8814B */ +#define BIT_FORCE_SND_STS_EN_8814B BIT(31) + +#define BIT_SHIFT_SND_STS_VALUE_8814B 24 +#define BIT_MASK_SND_STS_VALUE_8814B 0x3f +#define BIT_SND_STS_VALUE_8814B(x) \ + (((x) & BIT_MASK_SND_STS_VALUE_8814B) << BIT_SHIFT_SND_STS_VALUE_8814B) +#define BITS_SND_STS_VALUE_8814B \ + (BIT_MASK_SND_STS_VALUE_8814B << BIT_SHIFT_SND_STS_VALUE_8814B) +#define BIT_CLEAR_SND_STS_VALUE_8814B(x) ((x) & (~BITS_SND_STS_VALUE_8814B)) +#define BIT_GET_SND_STS_VALUE_8814B(x) \ + (((x) >> BIT_SHIFT_SND_STS_VALUE_8814B) & BIT_MASK_SND_STS_VALUE_8814B) +#define BIT_SET_SND_STS_VALUE_8814B(x, v) \ + (BIT_CLEAR_SND_STS_VALUE_8814B(x) | BIT_SND_STS_VALUE_8814B(v)) + +#define BIT_MU_DNGCNT_RST_8814B BIT(20) + +#define BIT_SHIFT_MU_DNGCNT_SEL_8814B 16 +#define BIT_MASK_MU_DNGCNT_SEL_8814B 0xf +#define BIT_MU_DNGCNT_SEL_8814B(x) \ + (((x) & BIT_MASK_MU_DNGCNT_SEL_8814B) << BIT_SHIFT_MU_DNGCNT_SEL_8814B) +#define BITS_MU_DNGCNT_SEL_8814B \ + (BIT_MASK_MU_DNGCNT_SEL_8814B << BIT_SHIFT_MU_DNGCNT_SEL_8814B) +#define BIT_CLEAR_MU_DNGCNT_SEL_8814B(x) ((x) & (~BITS_MU_DNGCNT_SEL_8814B)) +#define BIT_GET_MU_DNGCNT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_SEL_8814B) & BIT_MASK_MU_DNGCNT_SEL_8814B) +#define BIT_SET_MU_DNGCNT_SEL_8814B(x, v) \ + (BIT_CLEAR_MU_DNGCNT_SEL_8814B(x) | BIT_MU_DNGCNT_SEL_8814B(v)) + +#define BIT_SHIFT_MU_DNGCNT_8814B 0 +#define BIT_MASK_MU_DNGCNT_8814B 0xffff +#define BIT_MU_DNGCNT_8814B(x) \ + (((x) & BIT_MASK_MU_DNGCNT_8814B) << BIT_SHIFT_MU_DNGCNT_8814B) +#define BITS_MU_DNGCNT_8814B \ + (BIT_MASK_MU_DNGCNT_8814B << BIT_SHIFT_MU_DNGCNT_8814B) +#define BIT_CLEAR_MU_DNGCNT_8814B(x) ((x) & (~BITS_MU_DNGCNT_8814B)) +#define BIT_GET_MU_DNGCNT_8814B(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_8814B) & BIT_MASK_MU_DNGCNT_8814B) +#define BIT_SET_MU_DNGCNT_8814B(x, v) \ + (BIT_CLEAR_MU_DNGCNT_8814B(x) | BIT_MU_DNGCNT_8814B(v)) + +/* 2 REG_SWPS_CTRL_8814B */ + +#define BIT_SHIFT_SWPS_RPT_LENGTH_8814B 8 +#define BIT_MASK_SWPS_RPT_LENGTH_8814B 0x7f +#define BIT_SWPS_RPT_LENGTH_8814B(x) \ + (((x) & BIT_MASK_SWPS_RPT_LENGTH_8814B) \ + << BIT_SHIFT_SWPS_RPT_LENGTH_8814B) +#define BITS_SWPS_RPT_LENGTH_8814B \ + (BIT_MASK_SWPS_RPT_LENGTH_8814B << BIT_SHIFT_SWPS_RPT_LENGTH_8814B) +#define BIT_CLEAR_SWPS_RPT_LENGTH_8814B(x) ((x) & (~BITS_SWPS_RPT_LENGTH_8814B)) +#define BIT_GET_SWPS_RPT_LENGTH_8814B(x) \ + (((x) >> BIT_SHIFT_SWPS_RPT_LENGTH_8814B) & \ + BIT_MASK_SWPS_RPT_LENGTH_8814B) +#define BIT_SET_SWPS_RPT_LENGTH_8814B(x, v) \ + (BIT_CLEAR_SWPS_RPT_LENGTH_8814B(x) | BIT_SWPS_RPT_LENGTH_8814B(v)) + +#define BIT_SHIFT_MACID_SWPS_EN_SEL_8814B 2 +#define BIT_MASK_MACID_SWPS_EN_SEL_8814B 0x3 +#define BIT_MACID_SWPS_EN_SEL_8814B(x) \ + (((x) & BIT_MASK_MACID_SWPS_EN_SEL_8814B) \ + << BIT_SHIFT_MACID_SWPS_EN_SEL_8814B) +#define BITS_MACID_SWPS_EN_SEL_8814B \ + (BIT_MASK_MACID_SWPS_EN_SEL_8814B << BIT_SHIFT_MACID_SWPS_EN_SEL_8814B) +#define BIT_CLEAR_MACID_SWPS_EN_SEL_8814B(x) \ + ((x) & (~BITS_MACID_SWPS_EN_SEL_8814B)) +#define BIT_GET_MACID_SWPS_EN_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_SWPS_EN_SEL_8814B) & \ + BIT_MASK_MACID_SWPS_EN_SEL_8814B) +#define BIT_SET_MACID_SWPS_EN_SEL_8814B(x, v) \ + (BIT_CLEAR_MACID_SWPS_EN_SEL_8814B(x) | BIT_MACID_SWPS_EN_SEL_8814B(v)) + +#define BIT_SWPS_MANUALL_POLLING_8814B BIT(1) +#define BIT_SWPS_EN_8814B BIT(0) + +/* 2 REG_SWPS_PKT_TH_8814B */ + +#define BIT_SHIFT_SWPS_PKT_TH_8814B 0 +#define BIT_MASK_SWPS_PKT_TH_8814B 0xffff +#define BIT_SWPS_PKT_TH_8814B(x) \ + (((x) & BIT_MASK_SWPS_PKT_TH_8814B) << BIT_SHIFT_SWPS_PKT_TH_8814B) +#define BITS_SWPS_PKT_TH_8814B \ + (BIT_MASK_SWPS_PKT_TH_8814B << BIT_SHIFT_SWPS_PKT_TH_8814B) +#define BIT_CLEAR_SWPS_PKT_TH_8814B(x) ((x) & (~BITS_SWPS_PKT_TH_8814B)) +#define BIT_GET_SWPS_PKT_TH_8814B(x) \ + (((x) >> BIT_SHIFT_SWPS_PKT_TH_8814B) & BIT_MASK_SWPS_PKT_TH_8814B) +#define BIT_SET_SWPS_PKT_TH_8814B(x, v) \ + (BIT_CLEAR_SWPS_PKT_TH_8814B(x) | BIT_SWPS_PKT_TH_8814B(v)) + +/* 2 REG_SWPS_TIME_TH_8814B */ + +#define BIT_SHIFT_SWPS_PSTIME_TH_8814B 16 +#define BIT_MASK_SWPS_PSTIME_TH_8814B 0xffff +#define BIT_SWPS_PSTIME_TH_8814B(x) \ + (((x) & BIT_MASK_SWPS_PSTIME_TH_8814B) \ + << BIT_SHIFT_SWPS_PSTIME_TH_8814B) +#define BITS_SWPS_PSTIME_TH_8814B \ + (BIT_MASK_SWPS_PSTIME_TH_8814B << BIT_SHIFT_SWPS_PSTIME_TH_8814B) +#define BIT_CLEAR_SWPS_PSTIME_TH_8814B(x) ((x) & (~BITS_SWPS_PSTIME_TH_8814B)) +#define BIT_GET_SWPS_PSTIME_TH_8814B(x) \ + (((x) >> BIT_SHIFT_SWPS_PSTIME_TH_8814B) & \ + BIT_MASK_SWPS_PSTIME_TH_8814B) +#define BIT_SET_SWPS_PSTIME_TH_8814B(x, v) \ + (BIT_CLEAR_SWPS_PSTIME_TH_8814B(x) | BIT_SWPS_PSTIME_TH_8814B(v)) + +#define BIT_SHIFT_SWPS_TIME_TH_8814B 0 +#define BIT_MASK_SWPS_TIME_TH_8814B 0xffff +#define BIT_SWPS_TIME_TH_8814B(x) \ + (((x) & BIT_MASK_SWPS_TIME_TH_8814B) << BIT_SHIFT_SWPS_TIME_TH_8814B) +#define BITS_SWPS_TIME_TH_8814B \ + (BIT_MASK_SWPS_TIME_TH_8814B << BIT_SHIFT_SWPS_TIME_TH_8814B) +#define BIT_CLEAR_SWPS_TIME_TH_8814B(x) ((x) & (~BITS_SWPS_TIME_TH_8814B)) +#define BIT_GET_SWPS_TIME_TH_8814B(x) \ + (((x) >> BIT_SHIFT_SWPS_TIME_TH_8814B) & BIT_MASK_SWPS_TIME_TH_8814B) +#define BIT_SET_SWPS_TIME_TH_8814B(x, v) \ + (BIT_CLEAR_SWPS_TIME_TH_8814B(x) | BIT_SWPS_TIME_TH_8814B(v)) + +/* 2 REG_MACID_SWPS_EN_8814B */ + +#define BIT_SHIFT_MACID_SWPS_EN_8814B 0 +#define BIT_MASK_MACID_SWPS_EN_8814B 0xffffffffL +#define BIT_MACID_SWPS_EN_8814B(x) \ + (((x) & BIT_MASK_MACID_SWPS_EN_8814B) << BIT_SHIFT_MACID_SWPS_EN_8814B) +#define BITS_MACID_SWPS_EN_8814B \ + (BIT_MASK_MACID_SWPS_EN_8814B << BIT_SHIFT_MACID_SWPS_EN_8814B) +#define BIT_CLEAR_MACID_SWPS_EN_8814B(x) ((x) & (~BITS_MACID_SWPS_EN_8814B)) +#define BIT_GET_MACID_SWPS_EN_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_SWPS_EN_8814B) & BIT_MASK_MACID_SWPS_EN_8814B) +#define BIT_SET_MACID_SWPS_EN_8814B(x, v) \ + (BIT_CLEAR_MACID_SWPS_EN_8814B(x) | BIT_MACID_SWPS_EN_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_EDCA_VO_PARAM_8814B */ + +#define BIT_SHIFT_TXOPLIMIT_8814B 16 +#define BIT_MASK_TXOPLIMIT_8814B 0x7ff +#define BIT_TXOPLIMIT_8814B(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8814B) << BIT_SHIFT_TXOPLIMIT_8814B) +#define BITS_TXOPLIMIT_8814B \ + (BIT_MASK_TXOPLIMIT_8814B << BIT_SHIFT_TXOPLIMIT_8814B) +#define BIT_CLEAR_TXOPLIMIT_8814B(x) ((x) & (~BITS_TXOPLIMIT_8814B)) +#define BIT_GET_TXOPLIMIT_8814B(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8814B) & BIT_MASK_TXOPLIMIT_8814B) +#define BIT_SET_TXOPLIMIT_8814B(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8814B(x) | BIT_TXOPLIMIT_8814B(v)) + +#define BIT_SHIFT_CW_8814B 8 +#define BIT_MASK_CW_8814B 0xff +#define BIT_CW_8814B(x) (((x) & BIT_MASK_CW_8814B) << BIT_SHIFT_CW_8814B) +#define BITS_CW_8814B (BIT_MASK_CW_8814B << BIT_SHIFT_CW_8814B) +#define BIT_CLEAR_CW_8814B(x) ((x) & (~BITS_CW_8814B)) +#define BIT_GET_CW_8814B(x) (((x) >> BIT_SHIFT_CW_8814B) & BIT_MASK_CW_8814B) +#define BIT_SET_CW_8814B(x, v) (BIT_CLEAR_CW_8814B(x) | BIT_CW_8814B(v)) + +#define BIT_SHIFT_AIFS_8814B 0 +#define BIT_MASK_AIFS_8814B 0xff +#define BIT_AIFS_8814B(x) (((x) & BIT_MASK_AIFS_8814B) << BIT_SHIFT_AIFS_8814B) +#define BITS_AIFS_8814B (BIT_MASK_AIFS_8814B << BIT_SHIFT_AIFS_8814B) +#define BIT_CLEAR_AIFS_8814B(x) ((x) & (~BITS_AIFS_8814B)) +#define BIT_GET_AIFS_8814B(x) \ + (((x) >> BIT_SHIFT_AIFS_8814B) & BIT_MASK_AIFS_8814B) +#define BIT_SET_AIFS_8814B(x, v) (BIT_CLEAR_AIFS_8814B(x) | BIT_AIFS_8814B(v)) + +/* 2 REG_EDCA_VI_PARAM_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXOPLIMIT_8814B 16 +#define BIT_MASK_TXOPLIMIT_8814B 0x7ff +#define BIT_TXOPLIMIT_8814B(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8814B) << BIT_SHIFT_TXOPLIMIT_8814B) +#define BITS_TXOPLIMIT_8814B \ + (BIT_MASK_TXOPLIMIT_8814B << BIT_SHIFT_TXOPLIMIT_8814B) +#define BIT_CLEAR_TXOPLIMIT_8814B(x) ((x) & (~BITS_TXOPLIMIT_8814B)) +#define BIT_GET_TXOPLIMIT_8814B(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8814B) & BIT_MASK_TXOPLIMIT_8814B) +#define BIT_SET_TXOPLIMIT_8814B(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8814B(x) | BIT_TXOPLIMIT_8814B(v)) + +#define BIT_SHIFT_CW_8814B 8 +#define BIT_MASK_CW_8814B 0xff +#define BIT_CW_8814B(x) (((x) & BIT_MASK_CW_8814B) << BIT_SHIFT_CW_8814B) +#define BITS_CW_8814B (BIT_MASK_CW_8814B << BIT_SHIFT_CW_8814B) +#define BIT_CLEAR_CW_8814B(x) ((x) & (~BITS_CW_8814B)) +#define BIT_GET_CW_8814B(x) (((x) >> BIT_SHIFT_CW_8814B) & BIT_MASK_CW_8814B) +#define BIT_SET_CW_8814B(x, v) (BIT_CLEAR_CW_8814B(x) | BIT_CW_8814B(v)) + +#define BIT_SHIFT_AIFS_8814B 0 +#define BIT_MASK_AIFS_8814B 0xff +#define BIT_AIFS_8814B(x) (((x) & BIT_MASK_AIFS_8814B) << BIT_SHIFT_AIFS_8814B) +#define BITS_AIFS_8814B (BIT_MASK_AIFS_8814B << BIT_SHIFT_AIFS_8814B) +#define BIT_CLEAR_AIFS_8814B(x) ((x) & (~BITS_AIFS_8814B)) +#define BIT_GET_AIFS_8814B(x) \ + (((x) >> BIT_SHIFT_AIFS_8814B) & BIT_MASK_AIFS_8814B) +#define BIT_SET_AIFS_8814B(x, v) (BIT_CLEAR_AIFS_8814B(x) | BIT_AIFS_8814B(v)) + +/* 2 REG_EDCA_BE_PARAM_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXOPLIMIT_8814B 16 +#define BIT_MASK_TXOPLIMIT_8814B 0x7ff +#define BIT_TXOPLIMIT_8814B(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8814B) << BIT_SHIFT_TXOPLIMIT_8814B) +#define BITS_TXOPLIMIT_8814B \ + (BIT_MASK_TXOPLIMIT_8814B << BIT_SHIFT_TXOPLIMIT_8814B) +#define BIT_CLEAR_TXOPLIMIT_8814B(x) ((x) & (~BITS_TXOPLIMIT_8814B)) +#define BIT_GET_TXOPLIMIT_8814B(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8814B) & BIT_MASK_TXOPLIMIT_8814B) +#define BIT_SET_TXOPLIMIT_8814B(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8814B(x) | BIT_TXOPLIMIT_8814B(v)) + +#define BIT_SHIFT_CW_8814B 8 +#define BIT_MASK_CW_8814B 0xff +#define BIT_CW_8814B(x) (((x) & BIT_MASK_CW_8814B) << BIT_SHIFT_CW_8814B) +#define BITS_CW_8814B (BIT_MASK_CW_8814B << BIT_SHIFT_CW_8814B) +#define BIT_CLEAR_CW_8814B(x) ((x) & (~BITS_CW_8814B)) +#define BIT_GET_CW_8814B(x) (((x) >> BIT_SHIFT_CW_8814B) & BIT_MASK_CW_8814B) +#define BIT_SET_CW_8814B(x, v) (BIT_CLEAR_CW_8814B(x) | BIT_CW_8814B(v)) + +#define BIT_SHIFT_AIFS_8814B 0 +#define BIT_MASK_AIFS_8814B 0xff +#define BIT_AIFS_8814B(x) (((x) & BIT_MASK_AIFS_8814B) << BIT_SHIFT_AIFS_8814B) +#define BITS_AIFS_8814B (BIT_MASK_AIFS_8814B << BIT_SHIFT_AIFS_8814B) +#define BIT_CLEAR_AIFS_8814B(x) ((x) & (~BITS_AIFS_8814B)) +#define BIT_GET_AIFS_8814B(x) \ + (((x) >> BIT_SHIFT_AIFS_8814B) & BIT_MASK_AIFS_8814B) +#define BIT_SET_AIFS_8814B(x, v) (BIT_CLEAR_AIFS_8814B(x) | BIT_AIFS_8814B(v)) + +/* 2 REG_EDCA_BK_PARAM_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_TXOPLIMIT_8814B 16 +#define BIT_MASK_TXOPLIMIT_8814B 0x7ff +#define BIT_TXOPLIMIT_8814B(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8814B) << BIT_SHIFT_TXOPLIMIT_8814B) +#define BITS_TXOPLIMIT_8814B \ + (BIT_MASK_TXOPLIMIT_8814B << BIT_SHIFT_TXOPLIMIT_8814B) +#define BIT_CLEAR_TXOPLIMIT_8814B(x) ((x) & (~BITS_TXOPLIMIT_8814B)) +#define BIT_GET_TXOPLIMIT_8814B(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8814B) & BIT_MASK_TXOPLIMIT_8814B) +#define BIT_SET_TXOPLIMIT_8814B(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8814B(x) | BIT_TXOPLIMIT_8814B(v)) + +#define BIT_SHIFT_CW_8814B 8 +#define BIT_MASK_CW_8814B 0xff +#define BIT_CW_8814B(x) (((x) & BIT_MASK_CW_8814B) << BIT_SHIFT_CW_8814B) +#define BITS_CW_8814B (BIT_MASK_CW_8814B << BIT_SHIFT_CW_8814B) +#define BIT_CLEAR_CW_8814B(x) ((x) & (~BITS_CW_8814B)) +#define BIT_GET_CW_8814B(x) (((x) >> BIT_SHIFT_CW_8814B) & BIT_MASK_CW_8814B) +#define BIT_SET_CW_8814B(x, v) (BIT_CLEAR_CW_8814B(x) | BIT_CW_8814B(v)) + +#define BIT_SHIFT_AIFS_8814B 0 +#define BIT_MASK_AIFS_8814B 0xff +#define BIT_AIFS_8814B(x) (((x) & BIT_MASK_AIFS_8814B) << BIT_SHIFT_AIFS_8814B) +#define BITS_AIFS_8814B (BIT_MASK_AIFS_8814B << BIT_SHIFT_AIFS_8814B) +#define BIT_CLEAR_AIFS_8814B(x) ((x) & (~BITS_AIFS_8814B)) +#define BIT_GET_AIFS_8814B(x) \ + (((x) >> BIT_SHIFT_AIFS_8814B) & BIT_MASK_AIFS_8814B) +#define BIT_SET_AIFS_8814B(x, v) (BIT_CLEAR_AIFS_8814B(x) | BIT_AIFS_8814B(v)) + +/* 2 REG_BCNTCFG_8814B */ + +#define BIT_SHIFT_BCNCW_MAX_8814B 12 +#define BIT_MASK_BCNCW_MAX_8814B 0xf +#define BIT_BCNCW_MAX_8814B(x) \ + (((x) & BIT_MASK_BCNCW_MAX_8814B) << BIT_SHIFT_BCNCW_MAX_8814B) +#define BITS_BCNCW_MAX_8814B \ + (BIT_MASK_BCNCW_MAX_8814B << BIT_SHIFT_BCNCW_MAX_8814B) +#define BIT_CLEAR_BCNCW_MAX_8814B(x) ((x) & (~BITS_BCNCW_MAX_8814B)) +#define BIT_GET_BCNCW_MAX_8814B(x) \ + (((x) >> BIT_SHIFT_BCNCW_MAX_8814B) & BIT_MASK_BCNCW_MAX_8814B) +#define BIT_SET_BCNCW_MAX_8814B(x, v) \ + (BIT_CLEAR_BCNCW_MAX_8814B(x) | BIT_BCNCW_MAX_8814B(v)) + +#define BIT_SHIFT_BCNCW_MIN_8814B 8 +#define BIT_MASK_BCNCW_MIN_8814B 0xf +#define BIT_BCNCW_MIN_8814B(x) \ + (((x) & BIT_MASK_BCNCW_MIN_8814B) << BIT_SHIFT_BCNCW_MIN_8814B) +#define BITS_BCNCW_MIN_8814B \ + (BIT_MASK_BCNCW_MIN_8814B << BIT_SHIFT_BCNCW_MIN_8814B) +#define BIT_CLEAR_BCNCW_MIN_8814B(x) ((x) & (~BITS_BCNCW_MIN_8814B)) +#define BIT_GET_BCNCW_MIN_8814B(x) \ + (((x) >> BIT_SHIFT_BCNCW_MIN_8814B) & BIT_MASK_BCNCW_MIN_8814B) +#define BIT_SET_BCNCW_MIN_8814B(x, v) \ + (BIT_CLEAR_BCNCW_MIN_8814B(x) | BIT_BCNCW_MIN_8814B(v)) + +#define BIT_SHIFT_BCNIFS_8814B 0 +#define BIT_MASK_BCNIFS_8814B 0xff +#define BIT_BCNIFS_8814B(x) \ + (((x) & BIT_MASK_BCNIFS_8814B) << BIT_SHIFT_BCNIFS_8814B) +#define BITS_BCNIFS_8814B (BIT_MASK_BCNIFS_8814B << BIT_SHIFT_BCNIFS_8814B) +#define BIT_CLEAR_BCNIFS_8814B(x) ((x) & (~BITS_BCNIFS_8814B)) +#define BIT_GET_BCNIFS_8814B(x) \ + (((x) >> BIT_SHIFT_BCNIFS_8814B) & BIT_MASK_BCNIFS_8814B) +#define BIT_SET_BCNIFS_8814B(x, v) \ + (BIT_CLEAR_BCNIFS_8814B(x) | BIT_BCNIFS_8814B(v)) + +/* 2 REG_PIFS_8814B */ + +#define BIT_SHIFT_PIFS_8814B 0 +#define BIT_MASK_PIFS_8814B 0xff +#define BIT_PIFS_8814B(x) (((x) & BIT_MASK_PIFS_8814B) << BIT_SHIFT_PIFS_8814B) +#define BITS_PIFS_8814B (BIT_MASK_PIFS_8814B << BIT_SHIFT_PIFS_8814B) +#define BIT_CLEAR_PIFS_8814B(x) ((x) & (~BITS_PIFS_8814B)) +#define BIT_GET_PIFS_8814B(x) \ + (((x) >> BIT_SHIFT_PIFS_8814B) & BIT_MASK_PIFS_8814B) +#define BIT_SET_PIFS_8814B(x, v) (BIT_CLEAR_PIFS_8814B(x) | BIT_PIFS_8814B(v)) + +/* 2 REG_RDG_PIFS_8814B */ + +#define BIT_SHIFT_RDG_PIFS_8814B 0 +#define BIT_MASK_RDG_PIFS_8814B 0xff +#define BIT_RDG_PIFS_8814B(x) \ + (((x) & BIT_MASK_RDG_PIFS_8814B) << BIT_SHIFT_RDG_PIFS_8814B) +#define BITS_RDG_PIFS_8814B \ + (BIT_MASK_RDG_PIFS_8814B << BIT_SHIFT_RDG_PIFS_8814B) +#define BIT_CLEAR_RDG_PIFS_8814B(x) ((x) & (~BITS_RDG_PIFS_8814B)) +#define BIT_GET_RDG_PIFS_8814B(x) \ + (((x) >> BIT_SHIFT_RDG_PIFS_8814B) & BIT_MASK_RDG_PIFS_8814B) +#define BIT_SET_RDG_PIFS_8814B(x, v) \ + (BIT_CLEAR_RDG_PIFS_8814B(x) | BIT_RDG_PIFS_8814B(v)) + +/* 2 REG_SIFS_8814B */ + +#define BIT_SHIFT_SIFS_OFDM_TRX_8814B 24 +#define BIT_MASK_SIFS_OFDM_TRX_8814B 0xff +#define BIT_SIFS_OFDM_TRX_8814B(x) \ + (((x) & BIT_MASK_SIFS_OFDM_TRX_8814B) << BIT_SHIFT_SIFS_OFDM_TRX_8814B) +#define BITS_SIFS_OFDM_TRX_8814B \ + (BIT_MASK_SIFS_OFDM_TRX_8814B << BIT_SHIFT_SIFS_OFDM_TRX_8814B) +#define BIT_CLEAR_SIFS_OFDM_TRX_8814B(x) ((x) & (~BITS_SIFS_OFDM_TRX_8814B)) +#define BIT_GET_SIFS_OFDM_TRX_8814B(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8814B) & BIT_MASK_SIFS_OFDM_TRX_8814B) +#define BIT_SET_SIFS_OFDM_TRX_8814B(x, v) \ + (BIT_CLEAR_SIFS_OFDM_TRX_8814B(x) | BIT_SIFS_OFDM_TRX_8814B(v)) + +#define BIT_SHIFT_SIFS_CCK_TRX_8814B 16 +#define BIT_MASK_SIFS_CCK_TRX_8814B 0xff +#define BIT_SIFS_CCK_TRX_8814B(x) \ + (((x) & BIT_MASK_SIFS_CCK_TRX_8814B) << BIT_SHIFT_SIFS_CCK_TRX_8814B) +#define BITS_SIFS_CCK_TRX_8814B \ + (BIT_MASK_SIFS_CCK_TRX_8814B << BIT_SHIFT_SIFS_CCK_TRX_8814B) +#define BIT_CLEAR_SIFS_CCK_TRX_8814B(x) ((x) & (~BITS_SIFS_CCK_TRX_8814B)) +#define BIT_GET_SIFS_CCK_TRX_8814B(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8814B) & BIT_MASK_SIFS_CCK_TRX_8814B) +#define BIT_SET_SIFS_CCK_TRX_8814B(x, v) \ + (BIT_CLEAR_SIFS_CCK_TRX_8814B(x) | BIT_SIFS_CCK_TRX_8814B(v)) + +#define BIT_SHIFT_SIFS_OFDM_CTX_8814B 8 +#define BIT_MASK_SIFS_OFDM_CTX_8814B 0xff +#define BIT_SIFS_OFDM_CTX_8814B(x) \ + (((x) & BIT_MASK_SIFS_OFDM_CTX_8814B) << BIT_SHIFT_SIFS_OFDM_CTX_8814B) +#define BITS_SIFS_OFDM_CTX_8814B \ + (BIT_MASK_SIFS_OFDM_CTX_8814B << BIT_SHIFT_SIFS_OFDM_CTX_8814B) +#define BIT_CLEAR_SIFS_OFDM_CTX_8814B(x) ((x) & (~BITS_SIFS_OFDM_CTX_8814B)) +#define BIT_GET_SIFS_OFDM_CTX_8814B(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8814B) & BIT_MASK_SIFS_OFDM_CTX_8814B) +#define BIT_SET_SIFS_OFDM_CTX_8814B(x, v) \ + (BIT_CLEAR_SIFS_OFDM_CTX_8814B(x) | BIT_SIFS_OFDM_CTX_8814B(v)) + +#define BIT_SHIFT_SIFS_CCK_CTX_8814B 0 +#define BIT_MASK_SIFS_CCK_CTX_8814B 0xff +#define BIT_SIFS_CCK_CTX_8814B(x) \ + (((x) & BIT_MASK_SIFS_CCK_CTX_8814B) << BIT_SHIFT_SIFS_CCK_CTX_8814B) +#define BITS_SIFS_CCK_CTX_8814B \ + (BIT_MASK_SIFS_CCK_CTX_8814B << BIT_SHIFT_SIFS_CCK_CTX_8814B) +#define BIT_CLEAR_SIFS_CCK_CTX_8814B(x) ((x) & (~BITS_SIFS_CCK_CTX_8814B)) +#define BIT_GET_SIFS_CCK_CTX_8814B(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8814B) & BIT_MASK_SIFS_CCK_CTX_8814B) +#define BIT_SET_SIFS_CCK_CTX_8814B(x, v) \ + (BIT_CLEAR_SIFS_CCK_CTX_8814B(x) | BIT_SIFS_CCK_CTX_8814B(v)) + +/* 2 REG_FORCE_BCN_IFS_V1_8814B */ + +#define BIT_SHIFT_FORCE_BCN_IFS_8814B 0 +#define BIT_MASK_FORCE_BCN_IFS_8814B 0xff +#define BIT_FORCE_BCN_IFS_8814B(x) \ + (((x) & BIT_MASK_FORCE_BCN_IFS_8814B) << BIT_SHIFT_FORCE_BCN_IFS_8814B) +#define BITS_FORCE_BCN_IFS_8814B \ + (BIT_MASK_FORCE_BCN_IFS_8814B << BIT_SHIFT_FORCE_BCN_IFS_8814B) +#define BIT_CLEAR_FORCE_BCN_IFS_8814B(x) ((x) & (~BITS_FORCE_BCN_IFS_8814B)) +#define BIT_GET_FORCE_BCN_IFS_8814B(x) \ + (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8814B) & BIT_MASK_FORCE_BCN_IFS_8814B) +#define BIT_SET_FORCE_BCN_IFS_8814B(x, v) \ + (BIT_CLEAR_FORCE_BCN_IFS_8814B(x) | BIT_FORCE_BCN_IFS_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_AGGR_BREAK_TIME_8814B */ + +#define BIT_SHIFT_AGGR_BK_TIME_8814B 0 +#define BIT_MASK_AGGR_BK_TIME_8814B 0xff +#define BIT_AGGR_BK_TIME_8814B(x) \ + (((x) & BIT_MASK_AGGR_BK_TIME_8814B) << BIT_SHIFT_AGGR_BK_TIME_8814B) +#define BITS_AGGR_BK_TIME_8814B \ + (BIT_MASK_AGGR_BK_TIME_8814B << BIT_SHIFT_AGGR_BK_TIME_8814B) +#define BIT_CLEAR_AGGR_BK_TIME_8814B(x) ((x) & (~BITS_AGGR_BK_TIME_8814B)) +#define BIT_GET_AGGR_BK_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_AGGR_BK_TIME_8814B) & BIT_MASK_AGGR_BK_TIME_8814B) +#define BIT_SET_AGGR_BK_TIME_8814B(x, v) \ + (BIT_CLEAR_AGGR_BK_TIME_8814B(x) | BIT_AGGR_BK_TIME_8814B(v)) + +/* 2 REG_SLOT_8814B */ + +#define BIT_SHIFT_SLOT_8814B 0 +#define BIT_MASK_SLOT_8814B 0xff +#define BIT_SLOT_8814B(x) (((x) & BIT_MASK_SLOT_8814B) << BIT_SHIFT_SLOT_8814B) +#define BITS_SLOT_8814B (BIT_MASK_SLOT_8814B << BIT_SHIFT_SLOT_8814B) +#define BIT_CLEAR_SLOT_8814B(x) ((x) & (~BITS_SLOT_8814B)) +#define BIT_GET_SLOT_8814B(x) \ + (((x) >> BIT_SHIFT_SLOT_8814B) & BIT_MASK_SLOT_8814B) +#define BIT_SET_SLOT_8814B(x, v) (BIT_CLEAR_SLOT_8814B(x) | BIT_SLOT_8814B(v)) + +/* 2 REG_EDCA_CPUMGQ_PARAM_8814B */ + +#define BIT_SHIFT_CW_V1_8814B 8 +#define BIT_MASK_CW_V1_8814B 0xff +#define BIT_CW_V1_8814B(x) \ + (((x) & BIT_MASK_CW_V1_8814B) << BIT_SHIFT_CW_V1_8814B) +#define BITS_CW_V1_8814B (BIT_MASK_CW_V1_8814B << BIT_SHIFT_CW_V1_8814B) +#define BIT_CLEAR_CW_V1_8814B(x) ((x) & (~BITS_CW_V1_8814B)) +#define BIT_GET_CW_V1_8814B(x) \ + (((x) >> BIT_SHIFT_CW_V1_8814B) & BIT_MASK_CW_V1_8814B) +#define BIT_SET_CW_V1_8814B(x, v) \ + (BIT_CLEAR_CW_V1_8814B(x) | BIT_CW_V1_8814B(v)) + +#define BIT_SHIFT_AIFS_V1_8814B 0 +#define BIT_MASK_AIFS_V1_8814B 0xff +#define BIT_AIFS_V1_8814B(x) \ + (((x) & BIT_MASK_AIFS_V1_8814B) << BIT_SHIFT_AIFS_V1_8814B) +#define BITS_AIFS_V1_8814B (BIT_MASK_AIFS_V1_8814B << BIT_SHIFT_AIFS_V1_8814B) +#define BIT_CLEAR_AIFS_V1_8814B(x) ((x) & (~BITS_AIFS_V1_8814B)) +#define BIT_GET_AIFS_V1_8814B(x) \ + (((x) >> BIT_SHIFT_AIFS_V1_8814B) & BIT_MASK_AIFS_V1_8814B) +#define BIT_SET_AIFS_V1_8814B(x, v) \ + (BIT_CLEAR_AIFS_V1_8814B(x) | BIT_AIFS_V1_8814B(v)) + +/* 2 REG_CPUMGQ_PAUSE_8814B */ +#define BIT_MAC_STOP_CPUMGQ_V1_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_TX_PTCL_CTRL_8814B */ +#define BIT_DIS_EDCCA_8814B BIT(15) +#define BIT_DIS_CCA_8814B BIT(14) +#define BIT_LSIG_TXOP_TXCMD_NAV_8814B BIT(13) +#define BIT_SIFS_BK_EN_8814B BIT(12) + +#define BIT_SHIFT_TXQ_NAV_MSK_8814B 8 +#define BIT_MASK_TXQ_NAV_MSK_8814B 0xf +#define BIT_TXQ_NAV_MSK_8814B(x) \ + (((x) & BIT_MASK_TXQ_NAV_MSK_8814B) << BIT_SHIFT_TXQ_NAV_MSK_8814B) +#define BITS_TXQ_NAV_MSK_8814B \ + (BIT_MASK_TXQ_NAV_MSK_8814B << BIT_SHIFT_TXQ_NAV_MSK_8814B) +#define BIT_CLEAR_TXQ_NAV_MSK_8814B(x) ((x) & (~BITS_TXQ_NAV_MSK_8814B)) +#define BIT_GET_TXQ_NAV_MSK_8814B(x) \ + (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8814B) & BIT_MASK_TXQ_NAV_MSK_8814B) +#define BIT_SET_TXQ_NAV_MSK_8814B(x, v) \ + (BIT_CLEAR_TXQ_NAV_MSK_8814B(x) | BIT_TXQ_NAV_MSK_8814B(v)) + +#define BIT_DIS_CW_8814B BIT(7) +#define BIT_NAV_END_TXOP_8814B BIT(6) +#define BIT_RDG_END_TXOP_8814B BIT(5) +#define BIT_AC_INBCN_HOLD_8814B BIT(4) +#define BIT_MGTQ_TXOP_EN_8814B BIT(3) +#define BIT_MGTQ_RTSMF_EN_8814B BIT(2) +#define BIT_HIQ_RTSMF_EN_8814B BIT(1) +#define BIT_BCN_RTSMF_EN_8814B BIT(0) + +/* 2 REG_TXPAUSE_8814B */ +#define BIT_STOP_BCN_HI_MGT_8814B BIT(7) +#define BIT_MAC_STOPBCNQ_8814B BIT(6) +#define BIT_MAC_STOPHIQ_8814B BIT(5) +#define BIT_MAC_STOPMGQ_8814B BIT(4) +#define BIT_MAC_STOPBK_8814B BIT(3) +#define BIT_MAC_STOPBE_8814B BIT(2) +#define BIT_MAC_STOPVI_8814B BIT(1) +#define BIT_MAC_STOPVO_8814B BIT(0) + +/* 2 REG_DIS_TXREQ_CLR_8814B */ +#define BIT_DIS_BT_CCA_8814B BIT(7) +#define BIT_DIS_TXREQ_CLR_HI_8814B BIT(5) +#define BIT_DIS_TXREQ_CLR_MGQ_8814B BIT(4) +#define BIT_DIS_TXREQ_CLR_VO_8814B BIT(3) +#define BIT_DIS_TXREQ_CLR_VI_8814B BIT(2) +#define BIT_DIS_TXREQ_CLR_BE_8814B BIT(1) +#define BIT_DIS_TXREQ_CLR_BK_8814B BIT(0) + +/* 2 REG_RD_CTRL_8814B */ +#define BIT_EN_CLR_TXREQ_INCCA_8814B BIT(15) +#define BIT_DIS_TX_OVER_BCNQ_8814B BIT(14) +#define BIT_EN_BCNERR_INCCCA_8814B BIT(13) +#define BIT_EDCCA_MSK_CNTDOWN_EN_8814B BIT(11) +#define BIT_DIS_TXOP_CFE_8814B BIT(10) +#define BIT_DIS_LSIG_CFE_8814B BIT(9) +#define BIT_BKQ_RD_INIT_EN_8814B BIT(7) +#define BIT_BEQ_RD_INIT_EN_8814B BIT(6) +#define BIT_VIQ_RD_INIT_EN_8814B BIT(5) +#define BIT_VOQ_RD_INIT_EN_8814B BIT(4) +#define BIT_BKQ_RD_RESP_EN_8814B BIT(3) +#define BIT_BEQ_RD_RESP_EN_8814B BIT(2) +#define BIT_VIQ_RD_RESP_EN_8814B BIT(1) +#define BIT_VOQ_RD_RESP_EN_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_PKT_LIFETIME_CTRL_8814B */ +#define BIT_EN_P2P_CTWND1_8814B BIT(23) +#define BIT_EN_BKF_CLR_TXREQ_8814B BIT(22) +#define BIT_EN_BCN_TX_BTCCA_8814B BIT(20) +#define BIT_DIS_PKT_TX_ATIM_8814B BIT(19) +#define BIT_DIS_BCN_DIS_CTN_8814B BIT(18) +#define BIT_EN_NAVEND_RST_TXOP_8814B BIT(17) +#define BIT_EN_FILTER_CCA_8814B BIT(16) + +#define BIT_SHIFT_CCA_FILTER_THRS_8814B 8 +#define BIT_MASK_CCA_FILTER_THRS_8814B 0xff +#define BIT_CCA_FILTER_THRS_8814B(x) \ + (((x) & BIT_MASK_CCA_FILTER_THRS_8814B) \ + << BIT_SHIFT_CCA_FILTER_THRS_8814B) +#define BITS_CCA_FILTER_THRS_8814B \ + (BIT_MASK_CCA_FILTER_THRS_8814B << BIT_SHIFT_CCA_FILTER_THRS_8814B) +#define BIT_CLEAR_CCA_FILTER_THRS_8814B(x) ((x) & (~BITS_CCA_FILTER_THRS_8814B)) +#define BIT_GET_CCA_FILTER_THRS_8814B(x) \ + (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8814B) & \ + BIT_MASK_CCA_FILTER_THRS_8814B) +#define BIT_SET_CCA_FILTER_THRS_8814B(x, v) \ + (BIT_CLEAR_CCA_FILTER_THRS_8814B(x) | BIT_CCA_FILTER_THRS_8814B(v)) + +#define BIT_SHIFT_EDCCA_THRS_8814B 0 +#define BIT_MASK_EDCCA_THRS_8814B 0xff +#define BIT_EDCCA_THRS_8814B(x) \ + (((x) & BIT_MASK_EDCCA_THRS_8814B) << BIT_SHIFT_EDCCA_THRS_8814B) +#define BITS_EDCCA_THRS_8814B \ + (BIT_MASK_EDCCA_THRS_8814B << BIT_SHIFT_EDCCA_THRS_8814B) +#define BIT_CLEAR_EDCCA_THRS_8814B(x) ((x) & (~BITS_EDCCA_THRS_8814B)) +#define BIT_GET_EDCCA_THRS_8814B(x) \ + (((x) >> BIT_SHIFT_EDCCA_THRS_8814B) & BIT_MASK_EDCCA_THRS_8814B) +#define BIT_SET_EDCCA_THRS_8814B(x, v) \ + (BIT_CLEAR_EDCCA_THRS_8814B(x) | BIT_EDCCA_THRS_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_TXOP_LIMIT_CTRL_8814B */ + +#define BIT_SHIFT_TXOP_TBTT_CNT_8814B 24 +#define BIT_MASK_TXOP_TBTT_CNT_8814B 0xff +#define BIT_TXOP_TBTT_CNT_8814B(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_8814B) << BIT_SHIFT_TXOP_TBTT_CNT_8814B) +#define BITS_TXOP_TBTT_CNT_8814B \ + (BIT_MASK_TXOP_TBTT_CNT_8814B << BIT_SHIFT_TXOP_TBTT_CNT_8814B) +#define BIT_CLEAR_TXOP_TBTT_CNT_8814B(x) ((x) & (~BITS_TXOP_TBTT_CNT_8814B)) +#define BIT_GET_TXOP_TBTT_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_8814B) & BIT_MASK_TXOP_TBTT_CNT_8814B) +#define BIT_SET_TXOP_TBTT_CNT_8814B(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_8814B(x) | BIT_TXOP_TBTT_CNT_8814B(v)) + +#define BIT_SHIFT_TXOP_TBTT_CNT_SEL_8814B 20 +#define BIT_MASK_TXOP_TBTT_CNT_SEL_8814B 0xf +#define BIT_TXOP_TBTT_CNT_SEL_8814B(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_SEL_8814B) \ + << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8814B) +#define BITS_TXOP_TBTT_CNT_SEL_8814B \ + (BIT_MASK_TXOP_TBTT_CNT_SEL_8814B << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8814B) +#define BIT_CLEAR_TXOP_TBTT_CNT_SEL_8814B(x) \ + ((x) & (~BITS_TXOP_TBTT_CNT_SEL_8814B)) +#define BIT_GET_TXOP_TBTT_CNT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_SEL_8814B) & \ + BIT_MASK_TXOP_TBTT_CNT_SEL_8814B) +#define BIT_SET_TXOP_TBTT_CNT_SEL_8814B(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_SEL_8814B(x) | BIT_TXOP_TBTT_CNT_SEL_8814B(v)) + +#define BIT_SHIFT_TXOP_LMT_EN_8814B 16 +#define BIT_MASK_TXOP_LMT_EN_8814B 0xf +#define BIT_TXOP_LMT_EN_8814B(x) \ + (((x) & BIT_MASK_TXOP_LMT_EN_8814B) << BIT_SHIFT_TXOP_LMT_EN_8814B) +#define BITS_TXOP_LMT_EN_8814B \ + (BIT_MASK_TXOP_LMT_EN_8814B << BIT_SHIFT_TXOP_LMT_EN_8814B) +#define BIT_CLEAR_TXOP_LMT_EN_8814B(x) ((x) & (~BITS_TXOP_LMT_EN_8814B)) +#define BIT_GET_TXOP_LMT_EN_8814B(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_EN_8814B) & BIT_MASK_TXOP_LMT_EN_8814B) +#define BIT_SET_TXOP_LMT_EN_8814B(x, v) \ + (BIT_CLEAR_TXOP_LMT_EN_8814B(x) | BIT_TXOP_LMT_EN_8814B(v)) + +#define BIT_SHIFT_TXOP_LMT_TX_TIME_8814B 8 +#define BIT_MASK_TXOP_LMT_TX_TIME_8814B 0xff +#define BIT_TXOP_LMT_TX_TIME_8814B(x) \ + (((x) & BIT_MASK_TXOP_LMT_TX_TIME_8814B) \ + << BIT_SHIFT_TXOP_LMT_TX_TIME_8814B) +#define BITS_TXOP_LMT_TX_TIME_8814B \ + (BIT_MASK_TXOP_LMT_TX_TIME_8814B << BIT_SHIFT_TXOP_LMT_TX_TIME_8814B) +#define BIT_CLEAR_TXOP_LMT_TX_TIME_8814B(x) \ + ((x) & (~BITS_TXOP_LMT_TX_TIME_8814B)) +#define BIT_GET_TXOP_LMT_TX_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_TX_TIME_8814B) & \ + BIT_MASK_TXOP_LMT_TX_TIME_8814B) +#define BIT_SET_TXOP_LMT_TX_TIME_8814B(x, v) \ + (BIT_CLEAR_TXOP_LMT_TX_TIME_8814B(x) | BIT_TXOP_LMT_TX_TIME_8814B(v)) + +#define BIT_TXOP_CNT_TRIGGER_RESET_8814B BIT(7) + +#define BIT_SHIFT_TXOP_LMT_PKT_NUM_8814B 0 +#define BIT_MASK_TXOP_LMT_PKT_NUM_8814B 0x3f +#define BIT_TXOP_LMT_PKT_NUM_8814B(x) \ + (((x) & BIT_MASK_TXOP_LMT_PKT_NUM_8814B) \ + << BIT_SHIFT_TXOP_LMT_PKT_NUM_8814B) +#define BITS_TXOP_LMT_PKT_NUM_8814B \ + (BIT_MASK_TXOP_LMT_PKT_NUM_8814B << BIT_SHIFT_TXOP_LMT_PKT_NUM_8814B) +#define BIT_CLEAR_TXOP_LMT_PKT_NUM_8814B(x) \ + ((x) & (~BITS_TXOP_LMT_PKT_NUM_8814B)) +#define BIT_GET_TXOP_LMT_PKT_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_PKT_NUM_8814B) & \ + BIT_MASK_TXOP_LMT_PKT_NUM_8814B) +#define BIT_SET_TXOP_LMT_PKT_NUM_8814B(x, v) \ + (BIT_CLEAR_TXOP_LMT_PKT_NUM_8814B(x) | BIT_TXOP_LMT_PKT_NUM_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_CCA_TXEN_CNT_8814B */ +#define BIT_CCA_TXEN_CNT_SWITCH_8814B BIT(17) +#define BIT_CCA_TXEN_CNT_EN_8814B BIT(16) + +#define BIT_SHIFT_CCA_TXEN_BIG_CNT_8814B 8 +#define BIT_MASK_CCA_TXEN_BIG_CNT_8814B 0xff +#define BIT_CCA_TXEN_BIG_CNT_8814B(x) \ + (((x) & BIT_MASK_CCA_TXEN_BIG_CNT_8814B) \ + << BIT_SHIFT_CCA_TXEN_BIG_CNT_8814B) +#define BITS_CCA_TXEN_BIG_CNT_8814B \ + (BIT_MASK_CCA_TXEN_BIG_CNT_8814B << BIT_SHIFT_CCA_TXEN_BIG_CNT_8814B) +#define BIT_CLEAR_CCA_TXEN_BIG_CNT_8814B(x) \ + ((x) & (~BITS_CCA_TXEN_BIG_CNT_8814B)) +#define BIT_GET_CCA_TXEN_BIG_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_CCA_TXEN_BIG_CNT_8814B) & \ + BIT_MASK_CCA_TXEN_BIG_CNT_8814B) +#define BIT_SET_CCA_TXEN_BIG_CNT_8814B(x, v) \ + (BIT_CLEAR_CCA_TXEN_BIG_CNT_8814B(x) | BIT_CCA_TXEN_BIG_CNT_8814B(v)) + +#define BIT_SHIFT_CCA_TXEN_SMALL_CNT_8814B 0 +#define BIT_MASK_CCA_TXEN_SMALL_CNT_8814B 0xff +#define BIT_CCA_TXEN_SMALL_CNT_8814B(x) \ + (((x) & BIT_MASK_CCA_TXEN_SMALL_CNT_8814B) \ + << BIT_SHIFT_CCA_TXEN_SMALL_CNT_8814B) +#define BITS_CCA_TXEN_SMALL_CNT_8814B \ + (BIT_MASK_CCA_TXEN_SMALL_CNT_8814B \ + << BIT_SHIFT_CCA_TXEN_SMALL_CNT_8814B) +#define BIT_CLEAR_CCA_TXEN_SMALL_CNT_8814B(x) \ + ((x) & (~BITS_CCA_TXEN_SMALL_CNT_8814B)) +#define BIT_GET_CCA_TXEN_SMALL_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_CCA_TXEN_SMALL_CNT_8814B) & \ + BIT_MASK_CCA_TXEN_SMALL_CNT_8814B) +#define BIT_SET_CCA_TXEN_SMALL_CNT_8814B(x, v) \ + (BIT_CLEAR_CCA_TXEN_SMALL_CNT_8814B(x) | \ + BIT_CCA_TXEN_SMALL_CNT_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_MAX_INTER_COLLISION_8814B */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_BK_8814B 24 +#define BIT_MASK_MAX_INTER_COLLISION_BK_8814B 0xff +#define BIT_MAX_INTER_COLLISION_BK_8814B(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_BK_8814B) \ + << BIT_SHIFT_MAX_INTER_COLLISION_BK_8814B) +#define BITS_MAX_INTER_COLLISION_BK_8814B \ + (BIT_MASK_MAX_INTER_COLLISION_BK_8814B \ + << BIT_SHIFT_MAX_INTER_COLLISION_BK_8814B) +#define BIT_CLEAR_MAX_INTER_COLLISION_BK_8814B(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_BK_8814B)) +#define BIT_GET_MAX_INTER_COLLISION_BK_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BK_8814B) & \ + BIT_MASK_MAX_INTER_COLLISION_BK_8814B) +#define BIT_SET_MAX_INTER_COLLISION_BK_8814B(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_BK_8814B(x) | \ + BIT_MAX_INTER_COLLISION_BK_8814B(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_BE_8814B 16 +#define BIT_MASK_MAX_INTER_COLLISION_BE_8814B 0xff +#define BIT_MAX_INTER_COLLISION_BE_8814B(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_BE_8814B) \ + << BIT_SHIFT_MAX_INTER_COLLISION_BE_8814B) +#define BITS_MAX_INTER_COLLISION_BE_8814B \ + (BIT_MASK_MAX_INTER_COLLISION_BE_8814B \ + << BIT_SHIFT_MAX_INTER_COLLISION_BE_8814B) +#define BIT_CLEAR_MAX_INTER_COLLISION_BE_8814B(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_BE_8814B)) +#define BIT_GET_MAX_INTER_COLLISION_BE_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BE_8814B) & \ + BIT_MASK_MAX_INTER_COLLISION_BE_8814B) +#define BIT_SET_MAX_INTER_COLLISION_BE_8814B(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_BE_8814B(x) | \ + BIT_MAX_INTER_COLLISION_BE_8814B(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_VI_8814B 8 +#define BIT_MASK_MAX_INTER_COLLISION_VI_8814B 0xff +#define BIT_MAX_INTER_COLLISION_VI_8814B(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_VI_8814B) \ + << BIT_SHIFT_MAX_INTER_COLLISION_VI_8814B) +#define BITS_MAX_INTER_COLLISION_VI_8814B \ + (BIT_MASK_MAX_INTER_COLLISION_VI_8814B \ + << BIT_SHIFT_MAX_INTER_COLLISION_VI_8814B) +#define BIT_CLEAR_MAX_INTER_COLLISION_VI_8814B(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_VI_8814B)) +#define BIT_GET_MAX_INTER_COLLISION_VI_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VI_8814B) & \ + BIT_MASK_MAX_INTER_COLLISION_VI_8814B) +#define BIT_SET_MAX_INTER_COLLISION_VI_8814B(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_VI_8814B(x) | \ + BIT_MAX_INTER_COLLISION_VI_8814B(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_VO_8814B 0 +#define BIT_MASK_MAX_INTER_COLLISION_VO_8814B 0xff +#define BIT_MAX_INTER_COLLISION_VO_8814B(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_VO_8814B) \ + << BIT_SHIFT_MAX_INTER_COLLISION_VO_8814B) +#define BITS_MAX_INTER_COLLISION_VO_8814B \ + (BIT_MASK_MAX_INTER_COLLISION_VO_8814B \ + << BIT_SHIFT_MAX_INTER_COLLISION_VO_8814B) +#define BIT_CLEAR_MAX_INTER_COLLISION_VO_8814B(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_VO_8814B)) +#define BIT_GET_MAX_INTER_COLLISION_VO_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VO_8814B) & \ + BIT_MASK_MAX_INTER_COLLISION_VO_8814B) +#define BIT_SET_MAX_INTER_COLLISION_VO_8814B(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_VO_8814B(x) | \ + BIT_MAX_INTER_COLLISION_VO_8814B(v)) + +/* 2 REG_MAX_INTER_COLLISION_CNT_8814B */ +#define BIT_MAX_INTER_COLLISION_EN_8814B BIT(16) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8814B 12 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8814B 0xf +#define BIT_MAX_INTER_COLLISION_CNT_BK_8814B(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8814B) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8814B) +#define BITS_MAX_INTER_COLLISION_CNT_BK_8814B \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8814B \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8814B) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK_8814B(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BK_8814B)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_BK_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8814B) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8814B) +#define BIT_SET_MAX_INTER_COLLISION_CNT_BK_8814B(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK_8814B(x) | \ + BIT_MAX_INTER_COLLISION_CNT_BK_8814B(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8814B 8 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8814B 0xf +#define BIT_MAX_INTER_COLLISION_CNT_BE_8814B(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8814B) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8814B) +#define BITS_MAX_INTER_COLLISION_CNT_BE_8814B \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8814B \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8814B) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE_8814B(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BE_8814B)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_BE_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8814B) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8814B) +#define BIT_SET_MAX_INTER_COLLISION_CNT_BE_8814B(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE_8814B(x) | \ + BIT_MAX_INTER_COLLISION_CNT_BE_8814B(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8814B 4 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8814B 0xf +#define BIT_MAX_INTER_COLLISION_CNT_VI_8814B(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8814B) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8814B) +#define BITS_MAX_INTER_COLLISION_CNT_VI_8814B \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8814B \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8814B) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI_8814B(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VI_8814B)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_VI_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8814B) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8814B) +#define BIT_SET_MAX_INTER_COLLISION_CNT_VI_8814B(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI_8814B(x) | \ + BIT_MAX_INTER_COLLISION_CNT_VI_8814B(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8814B 0 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8814B 0xf +#define BIT_MAX_INTER_COLLISION_CNT_VO_8814B(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8814B) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8814B) +#define BITS_MAX_INTER_COLLISION_CNT_VO_8814B \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8814B \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8814B) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO_8814B(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VO_8814B)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_VO_8814B(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8814B) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8814B) +#define BIT_SET_MAX_INTER_COLLISION_CNT_VO_8814B(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO_8814B(x) | \ + BIT_MAX_INTER_COLLISION_CNT_VO_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_RD_NAV_NXT_8814B */ + +#define BIT_SHIFT_RD_NAV_PROT_NXT_8814B 0 +#define BIT_MASK_RD_NAV_PROT_NXT_8814B 0xffff +#define BIT_RD_NAV_PROT_NXT_8814B(x) \ + (((x) & BIT_MASK_RD_NAV_PROT_NXT_8814B) \ + << BIT_SHIFT_RD_NAV_PROT_NXT_8814B) +#define BITS_RD_NAV_PROT_NXT_8814B \ + (BIT_MASK_RD_NAV_PROT_NXT_8814B << BIT_SHIFT_RD_NAV_PROT_NXT_8814B) +#define BIT_CLEAR_RD_NAV_PROT_NXT_8814B(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8814B)) +#define BIT_GET_RD_NAV_PROT_NXT_8814B(x) \ + (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8814B) & \ + BIT_MASK_RD_NAV_PROT_NXT_8814B) +#define BIT_SET_RD_NAV_PROT_NXT_8814B(x, v) \ + (BIT_CLEAR_RD_NAV_PROT_NXT_8814B(x) | BIT_RD_NAV_PROT_NXT_8814B(v)) + +/* 2 REG_NAV_PROT_LEN_8814B */ + +#define BIT_SHIFT_NAV_PROT_LEN_8814B 0 +#define BIT_MASK_NAV_PROT_LEN_8814B 0xffff +#define BIT_NAV_PROT_LEN_8814B(x) \ + (((x) & BIT_MASK_NAV_PROT_LEN_8814B) << BIT_SHIFT_NAV_PROT_LEN_8814B) +#define BITS_NAV_PROT_LEN_8814B \ + (BIT_MASK_NAV_PROT_LEN_8814B << BIT_SHIFT_NAV_PROT_LEN_8814B) +#define BIT_CLEAR_NAV_PROT_LEN_8814B(x) ((x) & (~BITS_NAV_PROT_LEN_8814B)) +#define BIT_GET_NAV_PROT_LEN_8814B(x) \ + (((x) >> BIT_SHIFT_NAV_PROT_LEN_8814B) & BIT_MASK_NAV_PROT_LEN_8814B) +#define BIT_SET_NAV_PROT_LEN_8814B(x, v) \ + (BIT_CLEAR_NAV_PROT_LEN_8814B(x) | BIT_NAV_PROT_LEN_8814B(v)) + +/* 2 REG_FTM_PTT_8814B */ + +#define BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8814B 22 +#define BIT_MASK_FTM_PTT_TSF_R2T_SEL_8814B 0x7 +#define BIT_FTM_PTT_TSF_R2T_SEL_8814B(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_R2T_SEL_8814B) \ + << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8814B) +#define BITS_FTM_PTT_TSF_R2T_SEL_8814B \ + (BIT_MASK_FTM_PTT_TSF_R2T_SEL_8814B \ + << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8814B) +#define BIT_CLEAR_FTM_PTT_TSF_R2T_SEL_8814B(x) \ + ((x) & (~BITS_FTM_PTT_TSF_R2T_SEL_8814B)) +#define BIT_GET_FTM_PTT_TSF_R2T_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8814B) & \ + BIT_MASK_FTM_PTT_TSF_R2T_SEL_8814B) +#define BIT_SET_FTM_PTT_TSF_R2T_SEL_8814B(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_R2T_SEL_8814B(x) | \ + BIT_FTM_PTT_TSF_R2T_SEL_8814B(v)) + +#define BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8814B 19 +#define BIT_MASK_FTM_PTT_TSF_T2R_SEL_8814B 0x7 +#define BIT_FTM_PTT_TSF_T2R_SEL_8814B(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_T2R_SEL_8814B) \ + << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8814B) +#define BITS_FTM_PTT_TSF_T2R_SEL_8814B \ + (BIT_MASK_FTM_PTT_TSF_T2R_SEL_8814B \ + << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8814B) +#define BIT_CLEAR_FTM_PTT_TSF_T2R_SEL_8814B(x) \ + ((x) & (~BITS_FTM_PTT_TSF_T2R_SEL_8814B)) +#define BIT_GET_FTM_PTT_TSF_T2R_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8814B) & \ + BIT_MASK_FTM_PTT_TSF_T2R_SEL_8814B) +#define BIT_SET_FTM_PTT_TSF_T2R_SEL_8814B(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_T2R_SEL_8814B(x) | \ + BIT_FTM_PTT_TSF_T2R_SEL_8814B(v)) + +#define BIT_SHIFT_FTM_PTT_TSF_SEL_8814B 16 +#define BIT_MASK_FTM_PTT_TSF_SEL_8814B 0x7 +#define BIT_FTM_PTT_TSF_SEL_8814B(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_SEL_8814B) \ + << BIT_SHIFT_FTM_PTT_TSF_SEL_8814B) +#define BITS_FTM_PTT_TSF_SEL_8814B \ + (BIT_MASK_FTM_PTT_TSF_SEL_8814B << BIT_SHIFT_FTM_PTT_TSF_SEL_8814B) +#define BIT_CLEAR_FTM_PTT_TSF_SEL_8814B(x) ((x) & (~BITS_FTM_PTT_TSF_SEL_8814B)) +#define BIT_GET_FTM_PTT_TSF_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_SEL_8814B) & \ + BIT_MASK_FTM_PTT_TSF_SEL_8814B) +#define BIT_SET_FTM_PTT_TSF_SEL_8814B(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_SEL_8814B(x) | BIT_FTM_PTT_TSF_SEL_8814B(v)) + +#define BIT_SHIFT_FTM_PTT_VALUE_8814B 0 +#define BIT_MASK_FTM_PTT_VALUE_8814B 0xffff +#define BIT_FTM_PTT_VALUE_8814B(x) \ + (((x) & BIT_MASK_FTM_PTT_VALUE_8814B) << BIT_SHIFT_FTM_PTT_VALUE_8814B) +#define BITS_FTM_PTT_VALUE_8814B \ + (BIT_MASK_FTM_PTT_VALUE_8814B << BIT_SHIFT_FTM_PTT_VALUE_8814B) +#define BIT_CLEAR_FTM_PTT_VALUE_8814B(x) ((x) & (~BITS_FTM_PTT_VALUE_8814B)) +#define BIT_GET_FTM_PTT_VALUE_8814B(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_VALUE_8814B) & BIT_MASK_FTM_PTT_VALUE_8814B) +#define BIT_SET_FTM_PTT_VALUE_8814B(x, v) \ + (BIT_CLEAR_FTM_PTT_VALUE_8814B(x) | BIT_FTM_PTT_VALUE_8814B(v)) + +/* 2 REG_FTM_TSF_8814B */ + +#define BIT_SHIFT_FTM_T2_TSF_8814B 16 +#define BIT_MASK_FTM_T2_TSF_8814B 0xffff +#define BIT_FTM_T2_TSF_8814B(x) \ + (((x) & BIT_MASK_FTM_T2_TSF_8814B) << BIT_SHIFT_FTM_T2_TSF_8814B) +#define BITS_FTM_T2_TSF_8814B \ + (BIT_MASK_FTM_T2_TSF_8814B << BIT_SHIFT_FTM_T2_TSF_8814B) +#define BIT_CLEAR_FTM_T2_TSF_8814B(x) ((x) & (~BITS_FTM_T2_TSF_8814B)) +#define BIT_GET_FTM_T2_TSF_8814B(x) \ + (((x) >> BIT_SHIFT_FTM_T2_TSF_8814B) & BIT_MASK_FTM_T2_TSF_8814B) +#define BIT_SET_FTM_T2_TSF_8814B(x, v) \ + (BIT_CLEAR_FTM_T2_TSF_8814B(x) | BIT_FTM_T2_TSF_8814B(v)) + +#define BIT_SHIFT_FTM_T1_TSF_8814B 0 +#define BIT_MASK_FTM_T1_TSF_8814B 0xffff +#define BIT_FTM_T1_TSF_8814B(x) \ + (((x) & BIT_MASK_FTM_T1_TSF_8814B) << BIT_SHIFT_FTM_T1_TSF_8814B) +#define BITS_FTM_T1_TSF_8814B \ + (BIT_MASK_FTM_T1_TSF_8814B << BIT_SHIFT_FTM_T1_TSF_8814B) +#define BIT_CLEAR_FTM_T1_TSF_8814B(x) ((x) & (~BITS_FTM_T1_TSF_8814B)) +#define BIT_GET_FTM_T1_TSF_8814B(x) \ + (((x) >> BIT_SHIFT_FTM_T1_TSF_8814B) & BIT_MASK_FTM_T1_TSF_8814B) +#define BIT_SET_FTM_T1_TSF_8814B(x, v) \ + (BIT_CLEAR_FTM_T1_TSF_8814B(x) | BIT_FTM_T1_TSF_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_HGQ_TIMEOUT_PERIOD_8814B */ + +#define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8814B 0 +#define BIT_MASK_HGQ_TIMEOUT_PERIOD_8814B 0xff +#define BIT_HGQ_TIMEOUT_PERIOD_8814B(x) \ + (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8814B) \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8814B) +#define BITS_HGQ_TIMEOUT_PERIOD_8814B \ + (BIT_MASK_HGQ_TIMEOUT_PERIOD_8814B \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8814B) +#define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8814B(x) \ + ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8814B)) +#define BIT_GET_HGQ_TIMEOUT_PERIOD_8814B(x) \ + (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8814B) & \ + BIT_MASK_HGQ_TIMEOUT_PERIOD_8814B) +#define BIT_SET_HGQ_TIMEOUT_PERIOD_8814B(x, v) \ + (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8814B(x) | \ + BIT_HGQ_TIMEOUT_PERIOD_8814B(v)) + +/* 2 REG_TXCMD_TIMEOUT_PERIOD_8814B */ + +#define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8814B 0 +#define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8814B 0xff +#define BIT_TXCMD_TIMEOUT_PERIOD_8814B(x) \ + (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8814B) \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8814B) +#define BITS_TXCMD_TIMEOUT_PERIOD_8814B \ + (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8814B \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8814B) +#define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8814B(x) \ + ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8814B)) +#define BIT_GET_TXCMD_TIMEOUT_PERIOD_8814B(x) \ + (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8814B) & \ + BIT_MASK_TXCMD_TIMEOUT_PERIOD_8814B) +#define BIT_SET_TXCMD_TIMEOUT_PERIOD_8814B(x, v) \ + (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8814B(x) | \ + BIT_TXCMD_TIMEOUT_PERIOD_8814B(v)) + +/* 2 REG_MISC_CTRL_8814B */ +#define BIT_DIS_SECONDARY_CCA_80M_8814B BIT(2) +#define BIT_DIS_SECONDARY_CCA_40M_8814B BIT(1) +#define BIT_DIS_SECONDARY_CCA_20M_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_TXOP_MIN_8814B */ +#define BIT_HIQ_NAV_BREAK_EN_8814B BIT(15) +#define BIT_MGQ_NAV_BREAK_EN_8814B BIT(14) + +#define BIT_SHIFT_TXOP_MIN_8814B 0 +#define BIT_MASK_TXOP_MIN_8814B 0x3fff +#define BIT_TXOP_MIN_8814B(x) \ + (((x) & BIT_MASK_TXOP_MIN_8814B) << BIT_SHIFT_TXOP_MIN_8814B) +#define BITS_TXOP_MIN_8814B \ + (BIT_MASK_TXOP_MIN_8814B << BIT_SHIFT_TXOP_MIN_8814B) +#define BIT_CLEAR_TXOP_MIN_8814B(x) ((x) & (~BITS_TXOP_MIN_8814B)) +#define BIT_GET_TXOP_MIN_8814B(x) \ + (((x) >> BIT_SHIFT_TXOP_MIN_8814B) & BIT_MASK_TXOP_MIN_8814B) +#define BIT_SET_TXOP_MIN_8814B(x, v) \ + (BIT_CLEAR_TXOP_MIN_8814B(x) | BIT_TXOP_MIN_8814B(v)) + +/* 2 REG_PRE_BKF_TIME_8814B */ + +#define BIT_SHIFT_PRE_BKF_TIME_8814B 0 +#define BIT_MASK_PRE_BKF_TIME_8814B 0xff +#define BIT_PRE_BKF_TIME_8814B(x) \ + (((x) & BIT_MASK_PRE_BKF_TIME_8814B) << BIT_SHIFT_PRE_BKF_TIME_8814B) +#define BITS_PRE_BKF_TIME_8814B \ + (BIT_MASK_PRE_BKF_TIME_8814B << BIT_SHIFT_PRE_BKF_TIME_8814B) +#define BIT_CLEAR_PRE_BKF_TIME_8814B(x) ((x) & (~BITS_PRE_BKF_TIME_8814B)) +#define BIT_GET_PRE_BKF_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_PRE_BKF_TIME_8814B) & BIT_MASK_PRE_BKF_TIME_8814B) +#define BIT_SET_PRE_BKF_TIME_8814B(x, v) \ + (BIT_CLEAR_PRE_BKF_TIME_8814B(x) | BIT_PRE_BKF_TIME_8814B(v)) + +/* 2 REG_CROSS_TXOP_CTRL_8814B */ +#define BIT_TBTT_RETRY_8814B BIT(4) +#define BIT_TXFAIL_BREACK_TXOP_EN_8814B BIT(3) +#define BIT_RTS_NAV_TXOP_8814B BIT(1) +#define BIT_NOT_CROSS_TXOP_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_ACMHWCTRL_8814B */ +#define BIT_BEQ_ACM_STATUS_8814B BIT(7) +#define BIT_VIQ_ACM_STATUS_8814B BIT(6) +#define BIT_VOQ_ACM_STATUS_8814B BIT(5) +#define BIT_BEQ_ACM_EN_8814B BIT(3) +#define BIT_VIQ_ACM_EN_8814B BIT(2) +#define BIT_VOQ_ACM_EN_8814B BIT(1) +#define BIT_ACMHWEN_8814B BIT(0) + +/* 2 REG_ACMRSTCTRL_8814B */ +#define BIT_BE_ACM_RESET_USED_TIME_8814B BIT(2) +#define BIT_VI_ACM_RESET_USED_TIME_8814B BIT(1) +#define BIT_VO_ACM_RESET_USED_TIME_8814B BIT(0) + +/* 2 REG_ACMAVG_8814B */ + +#define BIT_SHIFT_AVGPERIOD_8814B 0 +#define BIT_MASK_AVGPERIOD_8814B 0xffff +#define BIT_AVGPERIOD_8814B(x) \ + (((x) & BIT_MASK_AVGPERIOD_8814B) << BIT_SHIFT_AVGPERIOD_8814B) +#define BITS_AVGPERIOD_8814B \ + (BIT_MASK_AVGPERIOD_8814B << BIT_SHIFT_AVGPERIOD_8814B) +#define BIT_CLEAR_AVGPERIOD_8814B(x) ((x) & (~BITS_AVGPERIOD_8814B)) +#define BIT_GET_AVGPERIOD_8814B(x) \ + (((x) >> BIT_SHIFT_AVGPERIOD_8814B) & BIT_MASK_AVGPERIOD_8814B) +#define BIT_SET_AVGPERIOD_8814B(x, v) \ + (BIT_CLEAR_AVGPERIOD_8814B(x) | BIT_AVGPERIOD_8814B(v)) + +/* 2 REG_VO_ADMTIME_8814B */ + +#define BIT_SHIFT_VO_ADMITTED_TIME_8814B 0 +#define BIT_MASK_VO_ADMITTED_TIME_8814B 0xffff +#define BIT_VO_ADMITTED_TIME_8814B(x) \ + (((x) & BIT_MASK_VO_ADMITTED_TIME_8814B) \ + << BIT_SHIFT_VO_ADMITTED_TIME_8814B) +#define BITS_VO_ADMITTED_TIME_8814B \ + (BIT_MASK_VO_ADMITTED_TIME_8814B << BIT_SHIFT_VO_ADMITTED_TIME_8814B) +#define BIT_CLEAR_VO_ADMITTED_TIME_8814B(x) \ + ((x) & (~BITS_VO_ADMITTED_TIME_8814B)) +#define BIT_GET_VO_ADMITTED_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8814B) & \ + BIT_MASK_VO_ADMITTED_TIME_8814B) +#define BIT_SET_VO_ADMITTED_TIME_8814B(x, v) \ + (BIT_CLEAR_VO_ADMITTED_TIME_8814B(x) | BIT_VO_ADMITTED_TIME_8814B(v)) + +/* 2 REG_VI_ADMTIME_8814B */ + +#define BIT_SHIFT_VI_ADMITTED_TIME_8814B 0 +#define BIT_MASK_VI_ADMITTED_TIME_8814B 0xffff +#define BIT_VI_ADMITTED_TIME_8814B(x) \ + (((x) & BIT_MASK_VI_ADMITTED_TIME_8814B) \ + << BIT_SHIFT_VI_ADMITTED_TIME_8814B) +#define BITS_VI_ADMITTED_TIME_8814B \ + (BIT_MASK_VI_ADMITTED_TIME_8814B << BIT_SHIFT_VI_ADMITTED_TIME_8814B) +#define BIT_CLEAR_VI_ADMITTED_TIME_8814B(x) \ + ((x) & (~BITS_VI_ADMITTED_TIME_8814B)) +#define BIT_GET_VI_ADMITTED_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8814B) & \ + BIT_MASK_VI_ADMITTED_TIME_8814B) +#define BIT_SET_VI_ADMITTED_TIME_8814B(x, v) \ + (BIT_CLEAR_VI_ADMITTED_TIME_8814B(x) | BIT_VI_ADMITTED_TIME_8814B(v)) + +/* 2 REG_BE_ADMTIME_8814B */ + +#define BIT_SHIFT_BE_ADMITTED_TIME_8814B 0 +#define BIT_MASK_BE_ADMITTED_TIME_8814B 0xffff +#define BIT_BE_ADMITTED_TIME_8814B(x) \ + (((x) & BIT_MASK_BE_ADMITTED_TIME_8814B) \ + << BIT_SHIFT_BE_ADMITTED_TIME_8814B) +#define BITS_BE_ADMITTED_TIME_8814B \ + (BIT_MASK_BE_ADMITTED_TIME_8814B << BIT_SHIFT_BE_ADMITTED_TIME_8814B) +#define BIT_CLEAR_BE_ADMITTED_TIME_8814B(x) \ + ((x) & (~BITS_BE_ADMITTED_TIME_8814B)) +#define BIT_GET_BE_ADMITTED_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8814B) & \ + BIT_MASK_BE_ADMITTED_TIME_8814B) +#define BIT_SET_BE_ADMITTED_TIME_8814B(x, v) \ + (BIT_CLEAR_BE_ADMITTED_TIME_8814B(x) | BIT_BE_ADMITTED_TIME_8814B(v)) + +/* 2 REG_MAC_HEADER_NAV_OFFSET_8814B */ + +#define BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8814B 0 +#define BIT_MASK_MAC_HEADER_NAV_OFFSET_8814B 0xff +#define BIT_MAC_HEADER_NAV_OFFSET_8814B(x) \ + (((x) & BIT_MASK_MAC_HEADER_NAV_OFFSET_8814B) \ + << BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8814B) +#define BITS_MAC_HEADER_NAV_OFFSET_8814B \ + (BIT_MASK_MAC_HEADER_NAV_OFFSET_8814B \ + << BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8814B) +#define BIT_CLEAR_MAC_HEADER_NAV_OFFSET_8814B(x) \ + ((x) & (~BITS_MAC_HEADER_NAV_OFFSET_8814B)) +#define BIT_GET_MAC_HEADER_NAV_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8814B) & \ + BIT_MASK_MAC_HEADER_NAV_OFFSET_8814B) +#define BIT_SET_MAC_HEADER_NAV_OFFSET_8814B(x, v) \ + (BIT_CLEAR_MAC_HEADER_NAV_OFFSET_8814B(x) | \ + BIT_MAC_HEADER_NAV_OFFSET_8814B(v)) + +/* 2 REG_DIS_NDPA_NAV_CHECK_8814B */ +#define BIT_DIS_NDPA_NAV_CHECK_8814B BIT(0) + +/* 2 REG_EDCA_RANDOM_GEN_8814B */ + +#define BIT_SHIFT_RANDOM_GEN_8814B 0 +#define BIT_MASK_RANDOM_GEN_8814B 0xffffff +#define BIT_RANDOM_GEN_8814B(x) \ + (((x) & BIT_MASK_RANDOM_GEN_8814B) << BIT_SHIFT_RANDOM_GEN_8814B) +#define BITS_RANDOM_GEN_8814B \ + (BIT_MASK_RANDOM_GEN_8814B << BIT_SHIFT_RANDOM_GEN_8814B) +#define BIT_CLEAR_RANDOM_GEN_8814B(x) ((x) & (~BITS_RANDOM_GEN_8814B)) +#define BIT_GET_RANDOM_GEN_8814B(x) \ + (((x) >> BIT_SHIFT_RANDOM_GEN_8814B) & BIT_MASK_RANDOM_GEN_8814B) +#define BIT_SET_RANDOM_GEN_8814B(x, v) \ + (BIT_CLEAR_RANDOM_GEN_8814B(x) | BIT_RANDOM_GEN_8814B(v)) + +/* 2 REG_TXCMD_SEL_8814B */ + +#define BIT_SHIFT_TXCMD_SEG_SEL_8814B 0 +#define BIT_MASK_TXCMD_SEG_SEL_8814B 0xf +#define BIT_TXCMD_SEG_SEL_8814B(x) \ + (((x) & BIT_MASK_TXCMD_SEG_SEL_8814B) << BIT_SHIFT_TXCMD_SEG_SEL_8814B) +#define BITS_TXCMD_SEG_SEL_8814B \ + (BIT_MASK_TXCMD_SEG_SEL_8814B << BIT_SHIFT_TXCMD_SEG_SEL_8814B) +#define BIT_CLEAR_TXCMD_SEG_SEL_8814B(x) ((x) & (~BITS_TXCMD_SEG_SEL_8814B)) +#define BIT_GET_TXCMD_SEG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8814B) & BIT_MASK_TXCMD_SEG_SEL_8814B) +#define BIT_SET_TXCMD_SEG_SEL_8814B(x, v) \ + (BIT_CLEAR_TXCMD_SEG_SEL_8814B(x) | BIT_TXCMD_SEG_SEL_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_MU_DBG_INFO_8814B */ + +#define BIT_SHIFT_MU_DBG_INFO_8814B 0 +#define BIT_MASK_MU_DBG_INFO_8814B 0xffffffffL +#define BIT_MU_DBG_INFO_8814B(x) \ + (((x) & BIT_MASK_MU_DBG_INFO_8814B) << BIT_SHIFT_MU_DBG_INFO_8814B) +#define BITS_MU_DBG_INFO_8814B \ + (BIT_MASK_MU_DBG_INFO_8814B << BIT_SHIFT_MU_DBG_INFO_8814B) +#define BIT_CLEAR_MU_DBG_INFO_8814B(x) ((x) & (~BITS_MU_DBG_INFO_8814B)) +#define BIT_GET_MU_DBG_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_MU_DBG_INFO_8814B) & BIT_MASK_MU_DBG_INFO_8814B) +#define BIT_SET_MU_DBG_INFO_8814B(x, v) \ + (BIT_CLEAR_MU_DBG_INFO_8814B(x) | BIT_MU_DBG_INFO_8814B(v)) + +/* 2 REG_MU_DBG_INFO_1_8814B */ + +#define BIT_SHIFT_MU_DBG_INFO_1_8814B 0 +#define BIT_MASK_MU_DBG_INFO_1_8814B 0xffffffffL +#define BIT_MU_DBG_INFO_1_8814B(x) \ + (((x) & BIT_MASK_MU_DBG_INFO_1_8814B) << BIT_SHIFT_MU_DBG_INFO_1_8814B) +#define BITS_MU_DBG_INFO_1_8814B \ + (BIT_MASK_MU_DBG_INFO_1_8814B << BIT_SHIFT_MU_DBG_INFO_1_8814B) +#define BIT_CLEAR_MU_DBG_INFO_1_8814B(x) ((x) & (~BITS_MU_DBG_INFO_1_8814B)) +#define BIT_GET_MU_DBG_INFO_1_8814B(x) \ + (((x) >> BIT_SHIFT_MU_DBG_INFO_1_8814B) & BIT_MASK_MU_DBG_INFO_1_8814B) +#define BIT_SET_MU_DBG_INFO_1_8814B(x, v) \ + (BIT_CLEAR_MU_DBG_INFO_1_8814B(x) | BIT_MU_DBG_INFO_1_8814B(v)) + +/* 2 REG_SCH_DBG_SEL_8814B */ + +#define BIT_SHIFT_SCH_DBG_SEL_8814B 0 +#define BIT_MASK_SCH_DBG_SEL_8814B 0xff +#define BIT_SCH_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_SCH_DBG_SEL_8814B) << BIT_SHIFT_SCH_DBG_SEL_8814B) +#define BITS_SCH_DBG_SEL_8814B \ + (BIT_MASK_SCH_DBG_SEL_8814B << BIT_SHIFT_SCH_DBG_SEL_8814B) +#define BIT_CLEAR_SCH_DBG_SEL_8814B(x) ((x) & (~BITS_SCH_DBG_SEL_8814B)) +#define BIT_GET_SCH_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_SCH_DBG_SEL_8814B) & BIT_MASK_SCH_DBG_SEL_8814B) +#define BIT_SET_SCH_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_SCH_DBG_SEL_8814B(x) | BIT_SCH_DBG_SEL_8814B(v)) + +/* 2 REG_SCHEDULER_RST_8814B */ +#define BIT_SCHEDULER_RST_V1_8814B BIT(0) + +/* 2 REG_MU_DBG_ERR_FLAG_8814B */ +#define BIT_BCN_PORTID_ERR_8814B BIT(2) + +#define BIT_SHIFT_MU_DBG_ERR_FLAG_8814B 0 +#define BIT_MASK_MU_DBG_ERR_FLAG_8814B 0x3 +#define BIT_MU_DBG_ERR_FLAG_8814B(x) \ + (((x) & BIT_MASK_MU_DBG_ERR_FLAG_8814B) \ + << BIT_SHIFT_MU_DBG_ERR_FLAG_8814B) +#define BITS_MU_DBG_ERR_FLAG_8814B \ + (BIT_MASK_MU_DBG_ERR_FLAG_8814B << BIT_SHIFT_MU_DBG_ERR_FLAG_8814B) +#define BIT_CLEAR_MU_DBG_ERR_FLAG_8814B(x) ((x) & (~BITS_MU_DBG_ERR_FLAG_8814B)) +#define BIT_GET_MU_DBG_ERR_FLAG_8814B(x) \ + (((x) >> BIT_SHIFT_MU_DBG_ERR_FLAG_8814B) & \ + BIT_MASK_MU_DBG_ERR_FLAG_8814B) +#define BIT_SET_MU_DBG_ERR_FLAG_8814B(x, v) \ + (BIT_CLEAR_MU_DBG_ERR_FLAG_8814B(x) | BIT_MU_DBG_ERR_FLAG_8814B(v)) + +/* 2 REG_TX_ERR_RECOVERY_RST_8814B */ + +#define BIT_SHIFT_ERR_RECOVER_CNT_8814B 4 +#define BIT_MASK_ERR_RECOVER_CNT_8814B 0xf +#define BIT_ERR_RECOVER_CNT_8814B(x) \ + (((x) & BIT_MASK_ERR_RECOVER_CNT_8814B) \ + << BIT_SHIFT_ERR_RECOVER_CNT_8814B) +#define BITS_ERR_RECOVER_CNT_8814B \ + (BIT_MASK_ERR_RECOVER_CNT_8814B << BIT_SHIFT_ERR_RECOVER_CNT_8814B) +#define BIT_CLEAR_ERR_RECOVER_CNT_8814B(x) ((x) & (~BITS_ERR_RECOVER_CNT_8814B)) +#define BIT_GET_ERR_RECOVER_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_ERR_RECOVER_CNT_8814B) & \ + BIT_MASK_ERR_RECOVER_CNT_8814B) +#define BIT_SET_ERR_RECOVER_CNT_8814B(x, v) \ + (BIT_CLEAR_ERR_RECOVER_CNT_8814B(x) | BIT_ERR_RECOVER_CNT_8814B(v)) + +#define BIT_RX_HANG_ERR_8814B BIT(2) +#define BIT_TX_HANG_ERR_8814B BIT(1) +#define BIT_TX_ERR_RECOVERY_RST_8814B BIT(0) + +/* 2 REG_SCH_DBG_VALUE_8814B */ + +#define BIT_SHIFT_SCH_DBG_VALUE_8814B 0 +#define BIT_MASK_SCH_DBG_VALUE_8814B 0xffffffffL +#define BIT_SCH_DBG_VALUE_8814B(x) \ + (((x) & BIT_MASK_SCH_DBG_VALUE_8814B) << BIT_SHIFT_SCH_DBG_VALUE_8814B) +#define BITS_SCH_DBG_VALUE_8814B \ + (BIT_MASK_SCH_DBG_VALUE_8814B << BIT_SHIFT_SCH_DBG_VALUE_8814B) +#define BIT_CLEAR_SCH_DBG_VALUE_8814B(x) ((x) & (~BITS_SCH_DBG_VALUE_8814B)) +#define BIT_GET_SCH_DBG_VALUE_8814B(x) \ + (((x) >> BIT_SHIFT_SCH_DBG_VALUE_8814B) & BIT_MASK_SCH_DBG_VALUE_8814B) +#define BIT_SET_SCH_DBG_VALUE_8814B(x, v) \ + (BIT_CLEAR_SCH_DBG_VALUE_8814B(x) | BIT_SCH_DBG_VALUE_8814B(v)) + +/* 2 REG_SCH_TXCMD_8814B */ + +#define BIT_SHIFT_SCH_TXCMD_8814B 0 +#define BIT_MASK_SCH_TXCMD_8814B 0xffffffffL +#define BIT_SCH_TXCMD_8814B(x) \ + (((x) & BIT_MASK_SCH_TXCMD_8814B) << BIT_SHIFT_SCH_TXCMD_8814B) +#define BITS_SCH_TXCMD_8814B \ + (BIT_MASK_SCH_TXCMD_8814B << BIT_SHIFT_SCH_TXCMD_8814B) +#define BIT_CLEAR_SCH_TXCMD_8814B(x) ((x) & (~BITS_SCH_TXCMD_8814B)) +#define BIT_GET_SCH_TXCMD_8814B(x) \ + (((x) >> BIT_SHIFT_SCH_TXCMD_8814B) & BIT_MASK_SCH_TXCMD_8814B) +#define BIT_SET_SCH_TXCMD_8814B(x, v) \ + (BIT_CLEAR_SCH_TXCMD_8814B(x) | BIT_SCH_TXCMD_8814B(v)) + +/* 2 REG_PAGE5_DUMMY_8814B */ + +/* 2 REG_PORT_CTRL_SEL_8814B */ + +#define BIT_SHIFT_BCN_TIMER_SEL_FWRD_V1_8814B 4 +#define BIT_MASK_BCN_TIMER_SEL_FWRD_V1_8814B 0x7 +#define BIT_BCN_TIMER_SEL_FWRD_V1_8814B(x) \ + (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_V1_8814B) \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_V1_8814B) +#define BITS_BCN_TIMER_SEL_FWRD_V1_8814B \ + (BIT_MASK_BCN_TIMER_SEL_FWRD_V1_8814B \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_V1_8814B) +#define BIT_CLEAR_BCN_TIMER_SEL_FWRD_V1_8814B(x) \ + ((x) & (~BITS_BCN_TIMER_SEL_FWRD_V1_8814B)) +#define BIT_GET_BCN_TIMER_SEL_FWRD_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_V1_8814B) & \ + BIT_MASK_BCN_TIMER_SEL_FWRD_V1_8814B) +#define BIT_SET_BCN_TIMER_SEL_FWRD_V1_8814B(x, v) \ + (BIT_CLEAR_BCN_TIMER_SEL_FWRD_V1_8814B(x) | \ + BIT_BCN_TIMER_SEL_FWRD_V1_8814B(v)) + +#define BIT_SHIFT_PORT_CTRL_SEL_8814B 0 +#define BIT_MASK_PORT_CTRL_SEL_8814B 0x7 +#define BIT_PORT_CTRL_SEL_8814B(x) \ + (((x) & BIT_MASK_PORT_CTRL_SEL_8814B) << BIT_SHIFT_PORT_CTRL_SEL_8814B) +#define BITS_PORT_CTRL_SEL_8814B \ + (BIT_MASK_PORT_CTRL_SEL_8814B << BIT_SHIFT_PORT_CTRL_SEL_8814B) +#define BIT_CLEAR_PORT_CTRL_SEL_8814B(x) ((x) & (~BITS_PORT_CTRL_SEL_8814B)) +#define BIT_GET_PORT_CTRL_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PORT_CTRL_SEL_8814B) & BIT_MASK_PORT_CTRL_SEL_8814B) +#define BIT_SET_PORT_CTRL_SEL_8814B(x, v) \ + (BIT_CLEAR_PORT_CTRL_SEL_8814B(x) | BIT_PORT_CTRL_SEL_8814B(v)) + +/* 2 REG_PORT_CTRL_CFG_8814B */ +#define BIT_BCNERR_CNT_EN_V1_8814B BIT(11) +#define BIT_DIS_TRX_CAL_BCN_V1_8814B BIT(10) +#define BIT_DIS_TX_CAL_TBTT_V1_8814B BIT(9) +#define BIT_BCN_AGGRESSION_V1_8814B BIT(8) +#define BIT_TSFTR_RST_V1_8814B BIT(7) +#define BIT_DIS_RX_BSSID_FIT_8814B BIT(6) +#define BIT_EN_TXBCN_RPT_V1_8814B BIT(5) +#define BIT_DIS_TSF_UDT_8814B BIT(4) +#define BIT_EN_PORT_FUNCTION_8814B BIT(3) +#define BIT_EN_RXBCN_RPT_8814B BIT(2) +#define BIT_EN_P2P_CTWINDOW_8814B BIT(1) +#define BIT_EN_P2P_BCNQ_AREA_8814B BIT(0) + +/* 2 REG_TBTT_PROHIBIT_CFG_8814B */ +#define BIT_MASK_PROHIBIT_8814B BIT(23) + +#define BIT_SHIFT_TBTT_HOLD_TIME_8814B 8 +#define BIT_MASK_TBTT_HOLD_TIME_8814B 0xfff +#define BIT_TBTT_HOLD_TIME_8814B(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME_8814B) \ + << BIT_SHIFT_TBTT_HOLD_TIME_8814B) +#define BITS_TBTT_HOLD_TIME_8814B \ + (BIT_MASK_TBTT_HOLD_TIME_8814B << BIT_SHIFT_TBTT_HOLD_TIME_8814B) +#define BIT_CLEAR_TBTT_HOLD_TIME_8814B(x) ((x) & (~BITS_TBTT_HOLD_TIME_8814B)) +#define BIT_GET_TBTT_HOLD_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_8814B) & \ + BIT_MASK_TBTT_HOLD_TIME_8814B) +#define BIT_SET_TBTT_HOLD_TIME_8814B(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME_8814B(x) | BIT_TBTT_HOLD_TIME_8814B(v)) + +#define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8814B 0 +#define BIT_MASK_TBTT_PROHIBIT_SETUP_8814B 0xf +#define BIT_TBTT_PROHIBIT_SETUP_8814B(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8814B) \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8814B) +#define BITS_TBTT_PROHIBIT_SETUP_8814B \ + (BIT_MASK_TBTT_PROHIBIT_SETUP_8814B \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8814B) +#define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8814B(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8814B)) +#define BIT_GET_TBTT_PROHIBIT_SETUP_8814B(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8814B) & \ + BIT_MASK_TBTT_PROHIBIT_SETUP_8814B) +#define BIT_SET_TBTT_PROHIBIT_SETUP_8814B(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8814B(x) | \ + BIT_TBTT_PROHIBIT_SETUP_8814B(v)) + +/* 2 REG_DRVERLYINT_CFG_8814B */ + +#define BIT_SHIFT_DRVERLYITV_8814B 0 +#define BIT_MASK_DRVERLYITV_8814B 0xff +#define BIT_DRVERLYITV_8814B(x) \ + (((x) & BIT_MASK_DRVERLYITV_8814B) << BIT_SHIFT_DRVERLYITV_8814B) +#define BITS_DRVERLYITV_8814B \ + (BIT_MASK_DRVERLYITV_8814B << BIT_SHIFT_DRVERLYITV_8814B) +#define BIT_CLEAR_DRVERLYITV_8814B(x) ((x) & (~BITS_DRVERLYITV_8814B)) +#define BIT_GET_DRVERLYITV_8814B(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV_8814B) & BIT_MASK_DRVERLYITV_8814B) +#define BIT_SET_DRVERLYITV_8814B(x, v) \ + (BIT_CLEAR_DRVERLYITV_8814B(x) | BIT_DRVERLYITV_8814B(v)) + +/* 2 REG_BCNDMATIM_CFG_8814B */ + +#define BIT_SHIFT_BCNDMATIM_8814B 0 +#define BIT_MASK_BCNDMATIM_8814B 0xff +#define BIT_BCNDMATIM_8814B(x) \ + (((x) & BIT_MASK_BCNDMATIM_8814B) << BIT_SHIFT_BCNDMATIM_8814B) +#define BITS_BCNDMATIM_8814B \ + (BIT_MASK_BCNDMATIM_8814B << BIT_SHIFT_BCNDMATIM_8814B) +#define BIT_CLEAR_BCNDMATIM_8814B(x) ((x) & (~BITS_BCNDMATIM_8814B)) +#define BIT_GET_BCNDMATIM_8814B(x) \ + (((x) >> BIT_SHIFT_BCNDMATIM_8814B) & BIT_MASK_BCNDMATIM_8814B) +#define BIT_SET_BCNDMATIM_8814B(x, v) \ + (BIT_CLEAR_BCNDMATIM_8814B(x) | BIT_BCNDMATIM_8814B(v)) + +/* 2 REG_CTWND_CFG_8814B */ + +#define BIT_SHIFT_CTWND_8814B 0 +#define BIT_MASK_CTWND_8814B 0xff +#define BIT_CTWND_8814B(x) \ + (((x) & BIT_MASK_CTWND_8814B) << BIT_SHIFT_CTWND_8814B) +#define BITS_CTWND_8814B (BIT_MASK_CTWND_8814B << BIT_SHIFT_CTWND_8814B) +#define BIT_CLEAR_CTWND_8814B(x) ((x) & (~BITS_CTWND_8814B)) +#define BIT_GET_CTWND_8814B(x) \ + (((x) >> BIT_SHIFT_CTWND_8814B) & BIT_MASK_CTWND_8814B) +#define BIT_SET_CTWND_8814B(x, v) \ + (BIT_CLEAR_CTWND_8814B(x) | BIT_CTWND_8814B(v)) + +/* 2 REG_BCNIVLCUNT_CFG_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_BCNIVLCUNT_8814B 0 +#define BIT_MASK_BCNIVLCUNT_8814B 0x7f +#define BIT_BCNIVLCUNT_8814B(x) \ + (((x) & BIT_MASK_BCNIVLCUNT_8814B) << BIT_SHIFT_BCNIVLCUNT_8814B) +#define BITS_BCNIVLCUNT_8814B \ + (BIT_MASK_BCNIVLCUNT_8814B << BIT_SHIFT_BCNIVLCUNT_8814B) +#define BIT_CLEAR_BCNIVLCUNT_8814B(x) ((x) & (~BITS_BCNIVLCUNT_8814B)) +#define BIT_GET_BCNIVLCUNT_8814B(x) \ + (((x) >> BIT_SHIFT_BCNIVLCUNT_8814B) & BIT_MASK_BCNIVLCUNT_8814B) +#define BIT_SET_BCNIVLCUNT_8814B(x, v) \ + (BIT_CLEAR_BCNIVLCUNT_8814B(x) | BIT_BCNIVLCUNT_8814B(v)) + +/* 2 REG_EARLY_128US_CFG_8814B */ + +#define BIT_SHIFT_EARLY_128US_8814B 0 +#define BIT_MASK_EARLY_128US_8814B 0x7 +#define BIT_EARLY_128US_8814B(x) \ + (((x) & BIT_MASK_EARLY_128US_8814B) << BIT_SHIFT_EARLY_128US_8814B) +#define BITS_EARLY_128US_8814B \ + (BIT_MASK_EARLY_128US_8814B << BIT_SHIFT_EARLY_128US_8814B) +#define BIT_CLEAR_EARLY_128US_8814B(x) ((x) & (~BITS_EARLY_128US_8814B)) +#define BIT_GET_EARLY_128US_8814B(x) \ + (((x) >> BIT_SHIFT_EARLY_128US_8814B) & BIT_MASK_EARLY_128US_8814B) +#define BIT_SET_EARLY_128US_8814B(x, v) \ + (BIT_CLEAR_EARLY_128US_8814B(x) | BIT_EARLY_128US_8814B(v)) + +/* 2 REG_TSFTR_SYNC_OFFSET_CFG_8814B */ + +#define BIT_SHIFT_TSFTR_SNC_OFFSET_V1_8814B 0 +#define BIT_MASK_TSFTR_SNC_OFFSET_V1_8814B 0xffffff +#define BIT_TSFTR_SNC_OFFSET_V1_8814B(x) \ + (((x) & BIT_MASK_TSFTR_SNC_OFFSET_V1_8814B) \ + << BIT_SHIFT_TSFTR_SNC_OFFSET_V1_8814B) +#define BITS_TSFTR_SNC_OFFSET_V1_8814B \ + (BIT_MASK_TSFTR_SNC_OFFSET_V1_8814B \ + << BIT_SHIFT_TSFTR_SNC_OFFSET_V1_8814B) +#define BIT_CLEAR_TSFTR_SNC_OFFSET_V1_8814B(x) \ + ((x) & (~BITS_TSFTR_SNC_OFFSET_V1_8814B)) +#define BIT_GET_TSFTR_SNC_OFFSET_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_V1_8814B) & \ + BIT_MASK_TSFTR_SNC_OFFSET_V1_8814B) +#define BIT_SET_TSFTR_SNC_OFFSET_V1_8814B(x, v) \ + (BIT_CLEAR_TSFTR_SNC_OFFSET_V1_8814B(x) | \ + BIT_TSFTR_SNC_OFFSET_V1_8814B(v)) + +/* 2 REG_TSFTR_SYNC_CTRL_CFG_8814B */ +#define BIT_SYNC_TSF_NOW_V1_8814B BIT(5) +#define BIT_SYNC_TSF_ONCE_8814B BIT(4) +#define BIT_SYNC_TSF_AUTO_8814B BIT(3) + +#define BIT_SHIFT_SYNC_PORT_SEL_8814B 0 +#define BIT_MASK_SYNC_PORT_SEL_8814B 0x7 +#define BIT_SYNC_PORT_SEL_8814B(x) \ + (((x) & BIT_MASK_SYNC_PORT_SEL_8814B) << BIT_SHIFT_SYNC_PORT_SEL_8814B) +#define BITS_SYNC_PORT_SEL_8814B \ + (BIT_MASK_SYNC_PORT_SEL_8814B << BIT_SHIFT_SYNC_PORT_SEL_8814B) +#define BIT_CLEAR_SYNC_PORT_SEL_8814B(x) ((x) & (~BITS_SYNC_PORT_SEL_8814B)) +#define BIT_GET_SYNC_PORT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_SYNC_PORT_SEL_8814B) & BIT_MASK_SYNC_PORT_SEL_8814B) +#define BIT_SET_SYNC_PORT_SEL_8814B(x, v) \ + (BIT_CLEAR_SYNC_PORT_SEL_8814B(x) | BIT_SYNC_PORT_SEL_8814B(v)) + +/* 2 REG_BCN_SPACE_CFG_8814B */ + +#define BIT_SHIFT_BCN_SPACE_8814B 0 +#define BIT_MASK_BCN_SPACE_8814B 0xffff +#define BIT_BCN_SPACE_8814B(x) \ + (((x) & BIT_MASK_BCN_SPACE_8814B) << BIT_SHIFT_BCN_SPACE_8814B) +#define BITS_BCN_SPACE_8814B \ + (BIT_MASK_BCN_SPACE_8814B << BIT_SHIFT_BCN_SPACE_8814B) +#define BIT_CLEAR_BCN_SPACE_8814B(x) ((x) & (~BITS_BCN_SPACE_8814B)) +#define BIT_GET_BCN_SPACE_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_8814B) & BIT_MASK_BCN_SPACE_8814B) +#define BIT_SET_BCN_SPACE_8814B(x, v) \ + (BIT_CLEAR_BCN_SPACE_8814B(x) | BIT_BCN_SPACE_8814B(v)) + +/* 2 REG_EARLY_INT_ADJUST_CFG_8814B */ + +#define BIT_SHIFT_EARLY_INT_ADJUST_8814B 0 +#define BIT_MASK_EARLY_INT_ADJUST_8814B 0xffff +#define BIT_EARLY_INT_ADJUST_8814B(x) \ + (((x) & BIT_MASK_EARLY_INT_ADJUST_8814B) \ + << BIT_SHIFT_EARLY_INT_ADJUST_8814B) +#define BITS_EARLY_INT_ADJUST_8814B \ + (BIT_MASK_EARLY_INT_ADJUST_8814B << BIT_SHIFT_EARLY_INT_ADJUST_8814B) +#define BIT_CLEAR_EARLY_INT_ADJUST_8814B(x) \ + ((x) & (~BITS_EARLY_INT_ADJUST_8814B)) +#define BIT_GET_EARLY_INT_ADJUST_8814B(x) \ + (((x) >> BIT_SHIFT_EARLY_INT_ADJUST_8814B) & \ + BIT_MASK_EARLY_INT_ADJUST_8814B) +#define BIT_SET_EARLY_INT_ADJUST_8814B(x, v) \ + (BIT_CLEAR_EARLY_INT_ADJUST_8814B(x) | BIT_EARLY_INT_ADJUST_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_SW_TBTT_TSF_INFO_8814B */ + +#define BIT_SHIFT_SW_TBTT_TSF_INFO_8814B 0 +#define BIT_MASK_SW_TBTT_TSF_INFO_8814B 0xffffffffL +#define BIT_SW_TBTT_TSF_INFO_8814B(x) \ + (((x) & BIT_MASK_SW_TBTT_TSF_INFO_8814B) \ + << BIT_SHIFT_SW_TBTT_TSF_INFO_8814B) +#define BITS_SW_TBTT_TSF_INFO_8814B \ + (BIT_MASK_SW_TBTT_TSF_INFO_8814B << BIT_SHIFT_SW_TBTT_TSF_INFO_8814B) +#define BIT_CLEAR_SW_TBTT_TSF_INFO_8814B(x) \ + ((x) & (~BITS_SW_TBTT_TSF_INFO_8814B)) +#define BIT_GET_SW_TBTT_TSF_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_SW_TBTT_TSF_INFO_8814B) & \ + BIT_MASK_SW_TBTT_TSF_INFO_8814B) +#define BIT_SET_SW_TBTT_TSF_INFO_8814B(x, v) \ + (BIT_CLEAR_SW_TBTT_TSF_INFO_8814B(x) | BIT_SW_TBTT_TSF_INFO_8814B(v)) + +/* 2 REG_TSFTR_LOW_8814B */ + +#define BIT_SHIFT_TSF_TIMER_LOW_8814B 0 +#define BIT_MASK_TSF_TIMER_LOW_8814B 0xffffffffL +#define BIT_TSF_TIMER_LOW_8814B(x) \ + (((x) & BIT_MASK_TSF_TIMER_LOW_8814B) << BIT_SHIFT_TSF_TIMER_LOW_8814B) +#define BITS_TSF_TIMER_LOW_8814B \ + (BIT_MASK_TSF_TIMER_LOW_8814B << BIT_SHIFT_TSF_TIMER_LOW_8814B) +#define BIT_CLEAR_TSF_TIMER_LOW_8814B(x) ((x) & (~BITS_TSF_TIMER_LOW_8814B)) +#define BIT_GET_TSF_TIMER_LOW_8814B(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_LOW_8814B) & BIT_MASK_TSF_TIMER_LOW_8814B) +#define BIT_SET_TSF_TIMER_LOW_8814B(x, v) \ + (BIT_CLEAR_TSF_TIMER_LOW_8814B(x) | BIT_TSF_TIMER_LOW_8814B(v)) + +/* 2 REG_TSFTR_HIGH_8814B */ + +#define BIT_SHIFT_TSF_TIMER_HIGH_8814B 0 +#define BIT_MASK_TSF_TIMER_HIGH_8814B 0xffffffffL +#define BIT_TSF_TIMER_HIGH_8814B(x) \ + (((x) & BIT_MASK_TSF_TIMER_HIGH_8814B) \ + << BIT_SHIFT_TSF_TIMER_HIGH_8814B) +#define BITS_TSF_TIMER_HIGH_8814B \ + (BIT_MASK_TSF_TIMER_HIGH_8814B << BIT_SHIFT_TSF_TIMER_HIGH_8814B) +#define BIT_CLEAR_TSF_TIMER_HIGH_8814B(x) ((x) & (~BITS_TSF_TIMER_HIGH_8814B)) +#define BIT_GET_TSF_TIMER_HIGH_8814B(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_HIGH_8814B) & \ + BIT_MASK_TSF_TIMER_HIGH_8814B) +#define BIT_SET_TSF_TIMER_HIGH_8814B(x, v) \ + (BIT_CLEAR_TSF_TIMER_HIGH_8814B(x) | BIT_TSF_TIMER_HIGH_8814B(v)) + +/* 2 REG_BCN_ERR_CNT_MAC_8814B */ + +#define BIT_SHIFT_BCN_ERR_CNT_MAC_8814B 0 +#define BIT_MASK_BCN_ERR_CNT_MAC_8814B 0xff +#define BIT_BCN_ERR_CNT_MAC_8814B(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_MAC_8814B) \ + << BIT_SHIFT_BCN_ERR_CNT_MAC_8814B) +#define BITS_BCN_ERR_CNT_MAC_8814B \ + (BIT_MASK_BCN_ERR_CNT_MAC_8814B << BIT_SHIFT_BCN_ERR_CNT_MAC_8814B) +#define BIT_CLEAR_BCN_ERR_CNT_MAC_8814B(x) ((x) & (~BITS_BCN_ERR_CNT_MAC_8814B)) +#define BIT_GET_BCN_ERR_CNT_MAC_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_MAC_8814B) & \ + BIT_MASK_BCN_ERR_CNT_MAC_8814B) +#define BIT_SET_BCN_ERR_CNT_MAC_8814B(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_MAC_8814B(x) | BIT_BCN_ERR_CNT_MAC_8814B(v)) + +/* 2 REG_BCN_ERR_CNT_EDCCA_8814B */ + +#define BIT_SHIFT_BCN_ERR_CNT_EDCCA_8814B 0 +#define BIT_MASK_BCN_ERR_CNT_EDCCA_8814B 0xff +#define BIT_BCN_ERR_CNT_EDCCA_8814B(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_EDCCA_8814B) \ + << BIT_SHIFT_BCN_ERR_CNT_EDCCA_8814B) +#define BITS_BCN_ERR_CNT_EDCCA_8814B \ + (BIT_MASK_BCN_ERR_CNT_EDCCA_8814B << BIT_SHIFT_BCN_ERR_CNT_EDCCA_8814B) +#define BIT_CLEAR_BCN_ERR_CNT_EDCCA_8814B(x) \ + ((x) & (~BITS_BCN_ERR_CNT_EDCCA_8814B)) +#define BIT_GET_BCN_ERR_CNT_EDCCA_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_EDCCA_8814B) & \ + BIT_MASK_BCN_ERR_CNT_EDCCA_8814B) +#define BIT_SET_BCN_ERR_CNT_EDCCA_8814B(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_EDCCA_8814B(x) | BIT_BCN_ERR_CNT_EDCCA_8814B(v)) + +/* 2 REG_BCN_ERR_CNT_CCA_8814B */ + +#define BIT_SHIFT_BCN_ERR_CNT_CCA_8814B 0 +#define BIT_MASK_BCN_ERR_CNT_CCA_8814B 0xff +#define BIT_BCN_ERR_CNT_CCA_8814B(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_CCA_8814B) \ + << BIT_SHIFT_BCN_ERR_CNT_CCA_8814B) +#define BITS_BCN_ERR_CNT_CCA_8814B \ + (BIT_MASK_BCN_ERR_CNT_CCA_8814B << BIT_SHIFT_BCN_ERR_CNT_CCA_8814B) +#define BIT_CLEAR_BCN_ERR_CNT_CCA_8814B(x) ((x) & (~BITS_BCN_ERR_CNT_CCA_8814B)) +#define BIT_GET_BCN_ERR_CNT_CCA_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_CCA_8814B) & \ + BIT_MASK_BCN_ERR_CNT_CCA_8814B) +#define BIT_SET_BCN_ERR_CNT_CCA_8814B(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_CCA_8814B(x) | BIT_BCN_ERR_CNT_CCA_8814B(v)) + +/* 2 REG_BCN_ERR_CNT_INVALID_8814B */ + +#define BIT_SHIFT_BCN_ERR_CNT_INVALID_8814B 0 +#define BIT_MASK_BCN_ERR_CNT_INVALID_8814B 0xff +#define BIT_BCN_ERR_CNT_INVALID_8814B(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_INVALID_8814B) \ + << BIT_SHIFT_BCN_ERR_CNT_INVALID_8814B) +#define BITS_BCN_ERR_CNT_INVALID_8814B \ + (BIT_MASK_BCN_ERR_CNT_INVALID_8814B \ + << BIT_SHIFT_BCN_ERR_CNT_INVALID_8814B) +#define BIT_CLEAR_BCN_ERR_CNT_INVALID_8814B(x) \ + ((x) & (~BITS_BCN_ERR_CNT_INVALID_8814B)) +#define BIT_GET_BCN_ERR_CNT_INVALID_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_INVALID_8814B) & \ + BIT_MASK_BCN_ERR_CNT_INVALID_8814B) +#define BIT_SET_BCN_ERR_CNT_INVALID_8814B(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_INVALID_8814B(x) | \ + BIT_BCN_ERR_CNT_INVALID_8814B(v)) + +/* 2 REG_BCN_ERR_CNT_OTHERS_8814B */ + +#define BIT_SHIFT_BCN_ERR_CNT_OTHERS_8814B 0 +#define BIT_MASK_BCN_ERR_CNT_OTHERS_8814B 0xff +#define BIT_BCN_ERR_CNT_OTHERS_8814B(x) \ + (((x) & BIT_MASK_BCN_ERR_CNT_OTHERS_8814B) \ + << BIT_SHIFT_BCN_ERR_CNT_OTHERS_8814B) +#define BITS_BCN_ERR_CNT_OTHERS_8814B \ + (BIT_MASK_BCN_ERR_CNT_OTHERS_8814B \ + << BIT_SHIFT_BCN_ERR_CNT_OTHERS_8814B) +#define BIT_CLEAR_BCN_ERR_CNT_OTHERS_8814B(x) \ + ((x) & (~BITS_BCN_ERR_CNT_OTHERS_8814B)) +#define BIT_GET_BCN_ERR_CNT_OTHERS_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_CNT_OTHERS_8814B) & \ + BIT_MASK_BCN_ERR_CNT_OTHERS_8814B) +#define BIT_SET_BCN_ERR_CNT_OTHERS_8814B(x, v) \ + (BIT_CLEAR_BCN_ERR_CNT_OTHERS_8814B(x) | \ + BIT_BCN_ERR_CNT_OTHERS_8814B(v)) + +/* 2 REG_RX_BCN_TIMER_8814B */ + +#define BIT_SHIFT_RX_BCN_TIMER_8814B 0 +#define BIT_MASK_RX_BCN_TIMER_8814B 0xffff +#define BIT_RX_BCN_TIMER_8814B(x) \ + (((x) & BIT_MASK_RX_BCN_TIMER_8814B) << BIT_SHIFT_RX_BCN_TIMER_8814B) +#define BITS_RX_BCN_TIMER_8814B \ + (BIT_MASK_RX_BCN_TIMER_8814B << BIT_SHIFT_RX_BCN_TIMER_8814B) +#define BIT_CLEAR_RX_BCN_TIMER_8814B(x) ((x) & (~BITS_RX_BCN_TIMER_8814B)) +#define BIT_GET_RX_BCN_TIMER_8814B(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TIMER_8814B) & BIT_MASK_RX_BCN_TIMER_8814B) +#define BIT_SET_RX_BCN_TIMER_8814B(x, v) \ + (BIT_CLEAR_RX_BCN_TIMER_8814B(x) | BIT_RX_BCN_TIMER_8814B(v)) + +/* 2 REG_TBTT_CTN_AREA_V1_8814B */ + +#define BIT_SHIFT_TBTT_CTN_AREA_8814B 0 +#define BIT_MASK_TBTT_CTN_AREA_8814B 0xff +#define BIT_TBTT_CTN_AREA_8814B(x) \ + (((x) & BIT_MASK_TBTT_CTN_AREA_8814B) << BIT_SHIFT_TBTT_CTN_AREA_8814B) +#define BITS_TBTT_CTN_AREA_8814B \ + (BIT_MASK_TBTT_CTN_AREA_8814B << BIT_SHIFT_TBTT_CTN_AREA_8814B) +#define BIT_CLEAR_TBTT_CTN_AREA_8814B(x) ((x) & (~BITS_TBTT_CTN_AREA_8814B)) +#define BIT_GET_TBTT_CTN_AREA_8814B(x) \ + (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8814B) & BIT_MASK_TBTT_CTN_AREA_8814B) +#define BIT_SET_TBTT_CTN_AREA_8814B(x, v) \ + (BIT_CLEAR_TBTT_CTN_AREA_8814B(x) | BIT_TBTT_CTN_AREA_8814B(v)) + +/* 2 REG_BCN_MAX_ERR_V1_8814B */ + +#define BIT_SHIFT_BCN_MAX_ERR_8814B 0 +#define BIT_MASK_BCN_MAX_ERR_8814B 0xff +#define BIT_BCN_MAX_ERR_8814B(x) \ + (((x) & BIT_MASK_BCN_MAX_ERR_8814B) << BIT_SHIFT_BCN_MAX_ERR_8814B) +#define BITS_BCN_MAX_ERR_8814B \ + (BIT_MASK_BCN_MAX_ERR_8814B << BIT_SHIFT_BCN_MAX_ERR_8814B) +#define BIT_CLEAR_BCN_MAX_ERR_8814B(x) ((x) & (~BITS_BCN_MAX_ERR_8814B)) +#define BIT_GET_BCN_MAX_ERR_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_MAX_ERR_8814B) & BIT_MASK_BCN_MAX_ERR_8814B) +#define BIT_SET_BCN_MAX_ERR_8814B(x, v) \ + (BIT_CLEAR_BCN_MAX_ERR_8814B(x) | BIT_BCN_MAX_ERR_8814B(v)) + +/* 2 REG_RXTSF_OFFSET_CCK_V1_8814B */ + +#define BIT_SHIFT_CCK_RXTSF_OFFSET_8814B 0 +#define BIT_MASK_CCK_RXTSF_OFFSET_8814B 0xff +#define BIT_CCK_RXTSF_OFFSET_8814B(x) \ + (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8814B) \ + << BIT_SHIFT_CCK_RXTSF_OFFSET_8814B) +#define BITS_CCK_RXTSF_OFFSET_8814B \ + (BIT_MASK_CCK_RXTSF_OFFSET_8814B << BIT_SHIFT_CCK_RXTSF_OFFSET_8814B) +#define BIT_CLEAR_CCK_RXTSF_OFFSET_8814B(x) \ + ((x) & (~BITS_CCK_RXTSF_OFFSET_8814B)) +#define BIT_GET_CCK_RXTSF_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8814B) & \ + BIT_MASK_CCK_RXTSF_OFFSET_8814B) +#define BIT_SET_CCK_RXTSF_OFFSET_8814B(x, v) \ + (BIT_CLEAR_CCK_RXTSF_OFFSET_8814B(x) | BIT_CCK_RXTSF_OFFSET_8814B(v)) + +/* 2 REG_RXTSF_OFFSET_OFDM_V1_8814B */ + +#define BIT_SHIFT_OFDM_RXTSF_OFFSET_8814B 0 +#define BIT_MASK_OFDM_RXTSF_OFFSET_8814B 0xff +#define BIT_OFDM_RXTSF_OFFSET_8814B(x) \ + (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8814B) \ + << BIT_SHIFT_OFDM_RXTSF_OFFSET_8814B) +#define BITS_OFDM_RXTSF_OFFSET_8814B \ + (BIT_MASK_OFDM_RXTSF_OFFSET_8814B << BIT_SHIFT_OFDM_RXTSF_OFFSET_8814B) +#define BIT_CLEAR_OFDM_RXTSF_OFFSET_8814B(x) \ + ((x) & (~BITS_OFDM_RXTSF_OFFSET_8814B)) +#define BIT_GET_OFDM_RXTSF_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8814B) & \ + BIT_MASK_OFDM_RXTSF_OFFSET_8814B) +#define BIT_SET_OFDM_RXTSF_OFFSET_8814B(x, v) \ + (BIT_CLEAR_OFDM_RXTSF_OFFSET_8814B(x) | BIT_OFDM_RXTSF_OFFSET_8814B(v)) + +/* 2 REG_SUB_BCN_SPACE_8814B */ + +#define BIT_SHIFT_SUB_BCN_SPACE_V2_8814B 0 +#define BIT_MASK_SUB_BCN_SPACE_V2_8814B 0xff +#define BIT_SUB_BCN_SPACE_V2_8814B(x) \ + (((x) & BIT_MASK_SUB_BCN_SPACE_V2_8814B) \ + << BIT_SHIFT_SUB_BCN_SPACE_V2_8814B) +#define BITS_SUB_BCN_SPACE_V2_8814B \ + (BIT_MASK_SUB_BCN_SPACE_V2_8814B << BIT_SHIFT_SUB_BCN_SPACE_V2_8814B) +#define BIT_CLEAR_SUB_BCN_SPACE_V2_8814B(x) \ + ((x) & (~BITS_SUB_BCN_SPACE_V2_8814B)) +#define BIT_GET_SUB_BCN_SPACE_V2_8814B(x) \ + (((x) >> BIT_SHIFT_SUB_BCN_SPACE_V2_8814B) & \ + BIT_MASK_SUB_BCN_SPACE_V2_8814B) +#define BIT_SET_SUB_BCN_SPACE_V2_8814B(x, v) \ + (BIT_CLEAR_SUB_BCN_SPACE_V2_8814B(x) | BIT_SUB_BCN_SPACE_V2_8814B(v)) + +/* 2 REG_MBID_NUM_V1_8814B */ + +#define BIT_SHIFT_BCN_ERR_PORT_SEL_8814B 4 +#define BIT_MASK_BCN_ERR_PORT_SEL_8814B 0xf +#define BIT_BCN_ERR_PORT_SEL_8814B(x) \ + (((x) & BIT_MASK_BCN_ERR_PORT_SEL_8814B) \ + << BIT_SHIFT_BCN_ERR_PORT_SEL_8814B) +#define BITS_BCN_ERR_PORT_SEL_8814B \ + (BIT_MASK_BCN_ERR_PORT_SEL_8814B << BIT_SHIFT_BCN_ERR_PORT_SEL_8814B) +#define BIT_CLEAR_BCN_ERR_PORT_SEL_8814B(x) \ + ((x) & (~BITS_BCN_ERR_PORT_SEL_8814B)) +#define BIT_GET_BCN_ERR_PORT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_BCN_ERR_PORT_SEL_8814B) & \ + BIT_MASK_BCN_ERR_PORT_SEL_8814B) +#define BIT_SET_BCN_ERR_PORT_SEL_8814B(x, v) \ + (BIT_CLEAR_BCN_ERR_PORT_SEL_8814B(x) | BIT_BCN_ERR_PORT_SEL_8814B(v)) + +#define BIT_SHIFT_MBID_BCN_NUM_V1_8814B 0 +#define BIT_MASK_MBID_BCN_NUM_V1_8814B 0xf +#define BIT_MBID_BCN_NUM_V1_8814B(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM_V1_8814B) \ + << BIT_SHIFT_MBID_BCN_NUM_V1_8814B) +#define BITS_MBID_BCN_NUM_V1_8814B \ + (BIT_MASK_MBID_BCN_NUM_V1_8814B << BIT_SHIFT_MBID_BCN_NUM_V1_8814B) +#define BIT_CLEAR_MBID_BCN_NUM_V1_8814B(x) ((x) & (~BITS_MBID_BCN_NUM_V1_8814B)) +#define BIT_GET_MBID_BCN_NUM_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM_V1_8814B) & \ + BIT_MASK_MBID_BCN_NUM_V1_8814B) +#define BIT_SET_MBID_BCN_NUM_V1_8814B(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM_V1_8814B(x) | BIT_MBID_BCN_NUM_V1_8814B(v)) + +/* 2 REG_MBSSID_CTRL_V1_8814B */ +#define BIT_MBID_BCNQ15_EN_8814B BIT(15) +#define BIT_MBID_BCNQ14_EN_8814B BIT(14) +#define BIT_MBID_BCNQ13_EN_8814B BIT(13) +#define BIT_MBID_BCNQ12_EN_8814B BIT(12) +#define BIT_MBID_BCNQ11_EN_8814B BIT(11) +#define BIT_MBID_BCNQ10_EN_8814B BIT(10) +#define BIT_MBID_BCNQ9_EN_8814B BIT(9) +#define BIT_MBID_BCNQ8_EN_8814B BIT(8) +#define BIT_MBID_BCNQ7_EN_8814B BIT(7) +#define BIT_MBID_BCNQ6_EN_8814B BIT(6) +#define BIT_MBID_BCNQ5_EN_8814B BIT(5) +#define BIT_MBID_BCNQ4_EN_8814B BIT(4) +#define BIT_MBID_BCNQ3_EN_8814B BIT(3) +#define BIT_MBID_BCNQ2_EN_8814B BIT(2) +#define BIT_MBID_BCNQ1_EN_8814B BIT(1) +#define BIT_MBID_BCNQ0_EN_8814B BIT(0) + +/* 2 REG_USTIME_TSF_V1_8814B */ + +#define BIT_SHIFT_USTIME_TSF_V1_8814B 0 +#define BIT_MASK_USTIME_TSF_V1_8814B 0xff +#define BIT_USTIME_TSF_V1_8814B(x) \ + (((x) & BIT_MASK_USTIME_TSF_V1_8814B) << BIT_SHIFT_USTIME_TSF_V1_8814B) +#define BITS_USTIME_TSF_V1_8814B \ + (BIT_MASK_USTIME_TSF_V1_8814B << BIT_SHIFT_USTIME_TSF_V1_8814B) +#define BIT_CLEAR_USTIME_TSF_V1_8814B(x) ((x) & (~BITS_USTIME_TSF_V1_8814B)) +#define BIT_GET_USTIME_TSF_V1_8814B(x) \ + (((x) >> BIT_SHIFT_USTIME_TSF_V1_8814B) & BIT_MASK_USTIME_TSF_V1_8814B) +#define BIT_SET_USTIME_TSF_V1_8814B(x, v) \ + (BIT_CLEAR_USTIME_TSF_V1_8814B(x) | BIT_USTIME_TSF_V1_8814B(v)) + +/* 2 REG_BW_CFG_8814B */ +#define BIT_SLEEP_32K_EN_8814B BIT(3) +#define BIT_DIS_MARK_TSF_US_V1_8814B BIT(2) + +#define BIT_SHIFT_BW_CFG_8814B 0 +#define BIT_MASK_BW_CFG_8814B 0x3 +#define BIT_BW_CFG_8814B(x) \ + (((x) & BIT_MASK_BW_CFG_8814B) << BIT_SHIFT_BW_CFG_8814B) +#define BITS_BW_CFG_8814B (BIT_MASK_BW_CFG_8814B << BIT_SHIFT_BW_CFG_8814B) +#define BIT_CLEAR_BW_CFG_8814B(x) ((x) & (~BITS_BW_CFG_8814B)) +#define BIT_GET_BW_CFG_8814B(x) \ + (((x) >> BIT_SHIFT_BW_CFG_8814B) & BIT_MASK_BW_CFG_8814B) +#define BIT_SET_BW_CFG_8814B(x, v) \ + (BIT_CLEAR_BW_CFG_8814B(x) | BIT_BW_CFG_8814B(v)) + +/* 2 REG_ATIMWND_CFG_8814B */ + +#define BIT_SHIFT_ATIMWND_V1_8814B 0 +#define BIT_MASK_ATIMWND_V1_8814B 0xff +#define BIT_ATIMWND_V1_8814B(x) \ + (((x) & BIT_MASK_ATIMWND_V1_8814B) << BIT_SHIFT_ATIMWND_V1_8814B) +#define BITS_ATIMWND_V1_8814B \ + (BIT_MASK_ATIMWND_V1_8814B << BIT_SHIFT_ATIMWND_V1_8814B) +#define BIT_CLEAR_ATIMWND_V1_8814B(x) ((x) & (~BITS_ATIMWND_V1_8814B)) +#define BIT_GET_ATIMWND_V1_8814B(x) \ + (((x) >> BIT_SHIFT_ATIMWND_V1_8814B) & BIT_MASK_ATIMWND_V1_8814B) +#define BIT_SET_ATIMWND_V1_8814B(x, v) \ + (BIT_CLEAR_ATIMWND_V1_8814B(x) | BIT_ATIMWND_V1_8814B(v)) + +/* 2 REG_DTIM_COUNTER_CFG_8814B */ + +#define BIT_SHIFT_DTIM_COUNT_8814B 0 +#define BIT_MASK_DTIM_COUNT_8814B 0xff +#define BIT_DTIM_COUNT_8814B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_8814B) << BIT_SHIFT_DTIM_COUNT_8814B) +#define BITS_DTIM_COUNT_8814B \ + (BIT_MASK_DTIM_COUNT_8814B << BIT_SHIFT_DTIM_COUNT_8814B) +#define BIT_CLEAR_DTIM_COUNT_8814B(x) ((x) & (~BITS_DTIM_COUNT_8814B)) +#define BIT_GET_DTIM_COUNT_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_8814B) & BIT_MASK_DTIM_COUNT_8814B) +#define BIT_SET_DTIM_COUNT_8814B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_8814B(x) | BIT_DTIM_COUNT_8814B(v)) + +/* 2 REG_ATIM_DTIM_CTRL_SEL_8814B */ +#define BIT_DTIM_BYPASS_V1_8814B BIT(7) + +#define BIT_SHIFT_ATIM_DTIM_SEL_8814B 0 +#define BIT_MASK_ATIM_DTIM_SEL_8814B 0x1f +#define BIT_ATIM_DTIM_SEL_8814B(x) \ + (((x) & BIT_MASK_ATIM_DTIM_SEL_8814B) << BIT_SHIFT_ATIM_DTIM_SEL_8814B) +#define BITS_ATIM_DTIM_SEL_8814B \ + (BIT_MASK_ATIM_DTIM_SEL_8814B << BIT_SHIFT_ATIM_DTIM_SEL_8814B) +#define BIT_CLEAR_ATIM_DTIM_SEL_8814B(x) ((x) & (~BITS_ATIM_DTIM_SEL_8814B)) +#define BIT_GET_ATIM_DTIM_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_ATIM_DTIM_SEL_8814B) & BIT_MASK_ATIM_DTIM_SEL_8814B) +#define BIT_SET_ATIM_DTIM_SEL_8814B(x, v) \ + (BIT_CLEAR_ATIM_DTIM_SEL_8814B(x) | BIT_ATIM_DTIM_SEL_8814B(v)) + +/* 2 REG_ATIMUGT_V1_8814B */ + +#define BIT_SHIFT_ATIM_URGENT_8814B 0 +#define BIT_MASK_ATIM_URGENT_8814B 0xff +#define BIT_ATIM_URGENT_8814B(x) \ + (((x) & BIT_MASK_ATIM_URGENT_8814B) << BIT_SHIFT_ATIM_URGENT_8814B) +#define BITS_ATIM_URGENT_8814B \ + (BIT_MASK_ATIM_URGENT_8814B << BIT_SHIFT_ATIM_URGENT_8814B) +#define BIT_CLEAR_ATIM_URGENT_8814B(x) ((x) & (~BITS_ATIM_URGENT_8814B)) +#define BIT_GET_ATIM_URGENT_8814B(x) \ + (((x) >> BIT_SHIFT_ATIM_URGENT_8814B) & BIT_MASK_ATIM_URGENT_8814B) +#define BIT_SET_ATIM_URGENT_8814B(x, v) \ + (BIT_CLEAR_ATIM_URGENT_8814B(x) | BIT_ATIM_URGENT_8814B(v)) + +/* 2 REG_BCNDROPCTRL_V1_8814B */ +#define BIT_BEACON_DROP_EN_8814B BIT(7) + +#define BIT_SHIFT_BEACON_DROP_IVL_8814B 0 +#define BIT_MASK_BEACON_DROP_IVL_8814B 0x7f +#define BIT_BEACON_DROP_IVL_8814B(x) \ + (((x) & BIT_MASK_BEACON_DROP_IVL_8814B) \ + << BIT_SHIFT_BEACON_DROP_IVL_8814B) +#define BITS_BEACON_DROP_IVL_8814B \ + (BIT_MASK_BEACON_DROP_IVL_8814B << BIT_SHIFT_BEACON_DROP_IVL_8814B) +#define BIT_CLEAR_BEACON_DROP_IVL_8814B(x) ((x) & (~BITS_BEACON_DROP_IVL_8814B)) +#define BIT_GET_BEACON_DROP_IVL_8814B(x) \ + (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8814B) & \ + BIT_MASK_BEACON_DROP_IVL_8814B) +#define BIT_SET_BEACON_DROP_IVL_8814B(x, v) \ + (BIT_CLEAR_BEACON_DROP_IVL_8814B(x) | BIT_BEACON_DROP_IVL_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_DIS_ATIM_V1_8814B */ +#define BIT_DIS_ATIM_P4_8814B BIT(19) +#define BIT_DIS_ATIM_P3_8814B BIT(18) +#define BIT_DIS_ATIM_P2_8814B BIT(17) +#define BIT_DIS_ATIM_P1_8814B BIT(16) +#define BIT_DIS_ATIM_VAP15_8814B BIT(15) +#define BIT_DIS_ATIM_VAP14_8814B BIT(14) +#define BIT_DIS_ATIM_VAP13_8814B BIT(13) +#define BIT_DIS_ATIM_VAP12_8814B BIT(12) +#define BIT_DIS_ATIM_VAP11_8814B BIT(11) +#define BIT_DIS_ATIM_VAP10_8814B BIT(10) +#define BIT_DIS_ATIM_VAP9_8814B BIT(9) +#define BIT_DIS_ATIM_VAP8_8814B BIT(8) +#define BIT_DIS_ATIM_VAP7_8814B BIT(7) +#define BIT_DIS_ATIM_VAP6_8814B BIT(6) +#define BIT_DIS_ATIM_VAP5_8814B BIT(5) +#define BIT_DIS_ATIM_VAP4_8814B BIT(4) +#define BIT_DIS_ATIM_VAP3_8814B BIT(3) +#define BIT_DIS_ATIM_VAP2_8814B BIT(2) +#define BIT_DIS_ATIM_VAP1_8814B BIT(1) +#define BIT_DIS_ATIM_ROOT_P0_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_HIQ_NO_LMT_EN_V1_8814B */ +#define BIT_HIQ_NO_LMT_EN_P4_8814B BIT(19) +#define BIT_HIQ_NO_LMT_EN_P3_8814B BIT(18) +#define BIT_HIQ_NO_LMT_EN_P2_8814B BIT(17) +#define BIT_HIQ_NO_LMT_EN_P1_8814B BIT(16) +#define BIT_HIQ_NO_LMT_EN_VAP15_8814B BIT(15) +#define BIT_HIQ_NO_LMT_EN_VAP14_8814B BIT(14) +#define BIT_HIQ_NO_LMT_EN_VAP13_8814B BIT(13) +#define BIT_HIQ_NO_LMT_EN_VAP12_8814B BIT(12) +#define BIT_HIQ_NO_LMT_EN_VAP11_8814B BIT(11) +#define BIT_HIQ_NO_LMT_EN_VAP10_8814B BIT(10) +#define BIT_HIQ_NO_LMT_EN_VAP9_8814B BIT(9) +#define BIT_HIQ_NO_LMT_EN_VAP8_8814B BIT(8) +#define BIT_HIQ_NO_LMT_EN_VAP7_8814B BIT(7) +#define BIT_HIQ_NO_LMT_EN_VAP6_8814B BIT(6) +#define BIT_HIQ_NO_LMT_EN_VAP5_8814B BIT(5) +#define BIT_HIQ_NO_LMT_EN_VAP4_8814B BIT(4) +#define BIT_HIQ_NO_LMT_EN_VAP3_8814B BIT(3) +#define BIT_HIQ_NO_LMT_EN_VAP2_8814B BIT(2) +#define BIT_HIQ_NO_LMT_EN_VAP1_8814B BIT(1) +#define BIT_HIQ_NO_LMT_EN_ROOT_P0_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_P2PPS_CTRL_V1_8814B */ +#define BIT_P2P_PWR_RST1_V2_8814B BIT(15) +#define BIT_P2P_PWR_RST0_V2_8814B BIT(14) +#define BIT_EN_TSFBIT32_RST_P2P_V1_8814B BIT(13) + +#define BIT_SHIFT_NOA_UNIT0_SEL_V1_8814B 8 +#define BIT_MASK_NOA_UNIT0_SEL_V1_8814B 0x7 +#define BIT_NOA_UNIT0_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_NOA_UNIT0_SEL_V1_8814B) \ + << BIT_SHIFT_NOA_UNIT0_SEL_V1_8814B) +#define BITS_NOA_UNIT0_SEL_V1_8814B \ + (BIT_MASK_NOA_UNIT0_SEL_V1_8814B << BIT_SHIFT_NOA_UNIT0_SEL_V1_8814B) +#define BIT_CLEAR_NOA_UNIT0_SEL_V1_8814B(x) \ + ((x) & (~BITS_NOA_UNIT0_SEL_V1_8814B)) +#define BIT_GET_NOA_UNIT0_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_V1_8814B) & \ + BIT_MASK_NOA_UNIT0_SEL_V1_8814B) +#define BIT_SET_NOA_UNIT0_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_NOA_UNIT0_SEL_V1_8814B(x) | BIT_NOA_UNIT0_SEL_V1_8814B(v)) + +#define BIT_P2P_CTW_ALLSTASLEEP_V1_8814B BIT(7) +#define BIT_P2P_OFF_DISTX_EN_V1_8814B BIT(6) +#define BIT_PWR_MGT_EN_V1_8814B BIT(5) +#define BIT_P2P_NOA1_EN_V1_8814B BIT(2) +#define BIT_P2P_NOA0_EN_V1_8814B BIT(1) + +/* 2 REG_P2PPS_SPEC_STATE_V1_8814B */ +#define BIT_SPEC_POWER_STATE_8814B BIT(7) +#define BIT_SPEC_CTWINDOW_ON_8814B BIT(6) +#define BIT_SPEC_BEACON_AREA_ON_8814B BIT(5) +#define BIT_SPEC_CTWIN_EARLY_DISTX_8814B BIT(4) +#define BIT_SPEC_NOA1_OFF_PERIOD_8814B BIT(3) +#define BIT_SPEC_FORCE_DOZE1_8814B BIT(2) +#define BIT_SPEC_NOA0_OFF_PERIOD_8814B BIT(1) +#define BIT_SPEC_FORCE_DOZE0_8814B BIT(0) + +/* 2 REG_P2PPS_STATE_V1_8814B */ +#define BIT_POWER_STATE_8814B BIT(7) +#define BIT_CTWINDOW_ON_8814B BIT(6) +#define BIT_BEACON_AREA_ON_8814B BIT(5) +#define BIT_CTWIN_EARLY_DISTX_8814B BIT(4) +#define BIT_NOA1_OFF_PERIOD_8814B BIT(3) +#define BIT_FORCE_DOZE1_8814B BIT(2) +#define BIT_NOA0_OFF_PERIOD_8814B BIT(1) +#define BIT_FORCE_DOZE0_8814B BIT(0) + +/* 2 REG_P2PPS1_CTRL_V1_8814B */ +#define BIT_P2P1_PWR_RST1_V2_8814B BIT(15) +#define BIT_P2P1_PWR_RST0_V2_8814B BIT(14) +#define BIT_EN_TSFBIT32_RST_P2P1_V1_8814B BIT(13) + +#define BIT_SHIFT_NOA_UNIT1_SEL_V1_8814B 8 +#define BIT_MASK_NOA_UNIT1_SEL_V1_8814B 0x7 +#define BIT_NOA_UNIT1_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_NOA_UNIT1_SEL_V1_8814B) \ + << BIT_SHIFT_NOA_UNIT1_SEL_V1_8814B) +#define BITS_NOA_UNIT1_SEL_V1_8814B \ + (BIT_MASK_NOA_UNIT1_SEL_V1_8814B << BIT_SHIFT_NOA_UNIT1_SEL_V1_8814B) +#define BIT_CLEAR_NOA_UNIT1_SEL_V1_8814B(x) \ + ((x) & (~BITS_NOA_UNIT1_SEL_V1_8814B)) +#define BIT_GET_NOA_UNIT1_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_V1_8814B) & \ + BIT_MASK_NOA_UNIT1_SEL_V1_8814B) +#define BIT_SET_NOA_UNIT1_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_NOA_UNIT1_SEL_V1_8814B(x) | BIT_NOA_UNIT1_SEL_V1_8814B(v)) + +#define BIT_P2P1_CTW_ALLSTASLEEP_V1_8814B BIT(7) +#define BIT_P2P1_OFF_DISTX_EN_8814B BIT(6) +#define BIT_P2P1_PWR_MGT_EN_V1_8814B BIT(5) +#define BIT_P2P1_NOA1_EN_V1_8814B BIT(2) +#define BIT_P2P1_NOA0_EN_V1_8814B BIT(1) + +/* 2 REG_P2PPS1_SPEC_STATE_V1_8814B */ +#define BIT_P2P1_SPEC_POWER_STATEP_8814B BIT(7) +#define BIT_P2P1_SPEC_CTWINDOW_ON_8814B BIT(6) +#define BIT_P2P1_SPEC_BEACON_AREA_ON_8814B BIT(5) +#define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX_8814B BIT(4) +#define BIT_P2P1_SPEC_NOA1_OFF_PERIOD_8814B BIT(3) +#define BIT_P2P1_SPEC_FORCE_DOZE1_8814B BIT(2) +#define BIT_P2P1_SPEC_NOA0_OFF_PERIOD_8814B BIT(1) +#define BIT_P2P1_SPEC_FORCE_DOZE0_8814B BIT(0) + +/* 2 REG_P2PPS1_STATE_V1_8814B */ +#define BIT_P2P1_POWER_STATE_8814B BIT(7) +#define BIT_P2P1_CTWINDOW_ON_8814B BIT(6) +#define BIT_P2P1_BEACON_AREA_ON_8814B BIT(5) +#define BIT_P2P1_CTWIN_EARLY_DISTX_8814B BIT(4) +#define BIT_P2P1_NOA1_OFF_PERIOD_8814B BIT(3) +#define BIT_P2P1_FORCE_DOZE1_8814B BIT(2) +#define BIT_P2P1_NOA0_OFF_PERIOD_8814B BIT(1) +#define BIT_P2P1_FORCE_DOZE0_8814B BIT(0) + +/* 2 REG_P2PPS2_CTRL_V1_8814B */ +#define BIT_P2P2_PWR_RST1_V2_8814B BIT(15) +#define BIT_P2P2_PWR_RST0_V2_8814B BIT(14) +#define BIT_EN_TSFBIT32_RST_P2P2_V1_8814B BIT(13) + +#define BIT_SHIFT_NOA_UNIT2_SEL_V1_8814B 8 +#define BIT_MASK_NOA_UNIT2_SEL_V1_8814B 0x7 +#define BIT_NOA_UNIT2_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_NOA_UNIT2_SEL_V1_8814B) \ + << BIT_SHIFT_NOA_UNIT2_SEL_V1_8814B) +#define BITS_NOA_UNIT2_SEL_V1_8814B \ + (BIT_MASK_NOA_UNIT2_SEL_V1_8814B << BIT_SHIFT_NOA_UNIT2_SEL_V1_8814B) +#define BIT_CLEAR_NOA_UNIT2_SEL_V1_8814B(x) \ + ((x) & (~BITS_NOA_UNIT2_SEL_V1_8814B)) +#define BIT_GET_NOA_UNIT2_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_V1_8814B) & \ + BIT_MASK_NOA_UNIT2_SEL_V1_8814B) +#define BIT_SET_NOA_UNIT2_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_NOA_UNIT2_SEL_V1_8814B(x) | BIT_NOA_UNIT2_SEL_V1_8814B(v)) + +#define BIT_P2P2_CTW_ALLSTASLEEP_V1_8814B BIT(7) +#define BIT_P2P2_OFF_DISTX_EN_V1_8814B BIT(6) +#define BIT_P2P2_PWR_MGT_EN_V1_8814B BIT(5) +#define BIT_P2P2_NOA1_EN_V1_8814B BIT(2) +#define BIT_P2P2_NOA0_EN_V1_8814B BIT(1) + +/* 2 REG_P2PPS2_SPEC_STATE_V1_8814B */ +#define BIT_P2P2_SPEC_POWER_STATEP_8814B BIT(7) +#define BIT_P2P2_SPEC_CTWINDOW_ON_8814B BIT(6) +#define BIT_P2P2_SPEC_BEACON_AREA_ON_8814B BIT(5) +#define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX_8814B BIT(4) +#define BIT_P2P2_SPEC_NOA1_OFF_PERIOD_8814B BIT(3) +#define BIT_P2P2_SPEC_FORCE_DOZE1_8814B BIT(2) +#define BIT_P2P2_SPEC_NOA0_OFF_PERIOD_8814B BIT(1) +#define BIT_P2P2_SPEC_FORCE_DOZE0_8814B BIT(0) + +/* 2 REG_P2PPS2_STATE_V1_8814B */ +#define BIT_P2P2_POWER_STATE_8814B BIT(7) +#define BIT_P2P2_CTWINDOW_ON_8814B BIT(6) +#define BIT_P2P2_BEACON_AREA_ON_8814B BIT(5) +#define BIT_P2P2_CTWIN_EARLY_DISTX_8814B BIT(4) +#define BIT_P2P2_NOA1_OFF_PERIOD_8814B BIT(3) +#define BIT_P2P2_FORCE_DOZE1_8814B BIT(2) +#define BIT_P2P2_NOA0_OFF_PERIOD_8814B BIT(1) +#define BIT_P2P2_FORCE_DOZE0_8814B BIT(0) + +/* 2 REG_P2PON_DIS_TXTIME_V1_8814B */ + +#define BIT_SHIFT_P2PON_DIS_TXTIME_8814B 0 +#define BIT_MASK_P2PON_DIS_TXTIME_8814B 0xff +#define BIT_P2PON_DIS_TXTIME_8814B(x) \ + (((x) & BIT_MASK_P2PON_DIS_TXTIME_8814B) \ + << BIT_SHIFT_P2PON_DIS_TXTIME_8814B) +#define BITS_P2PON_DIS_TXTIME_8814B \ + (BIT_MASK_P2PON_DIS_TXTIME_8814B << BIT_SHIFT_P2PON_DIS_TXTIME_8814B) +#define BIT_CLEAR_P2PON_DIS_TXTIME_8814B(x) \ + ((x) & (~BITS_P2PON_DIS_TXTIME_8814B)) +#define BIT_GET_P2PON_DIS_TXTIME_8814B(x) \ + (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8814B) & \ + BIT_MASK_P2PON_DIS_TXTIME_8814B) +#define BIT_SET_P2PON_DIS_TXTIME_8814B(x, v) \ + (BIT_CLEAR_P2PON_DIS_TXTIME_8814B(x) | BIT_P2PON_DIS_TXTIME_8814B(v)) + +/* 2 REG_P2POFF_DIS_TXTIME_V1_8814B */ + +#define BIT_SHIFT_P2POFF_DIS_TXTIME_8814B 0 +#define BIT_MASK_P2POFF_DIS_TXTIME_8814B 0xff +#define BIT_P2POFF_DIS_TXTIME_8814B(x) \ + (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8814B) \ + << BIT_SHIFT_P2POFF_DIS_TXTIME_8814B) +#define BITS_P2POFF_DIS_TXTIME_8814B \ + (BIT_MASK_P2POFF_DIS_TXTIME_8814B << BIT_SHIFT_P2POFF_DIS_TXTIME_8814B) +#define BIT_CLEAR_P2POFF_DIS_TXTIME_8814B(x) \ + ((x) & (~BITS_P2POFF_DIS_TXTIME_8814B)) +#define BIT_GET_P2POFF_DIS_TXTIME_8814B(x) \ + (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8814B) & \ + BIT_MASK_P2POFF_DIS_TXTIME_8814B) +#define BIT_SET_P2POFF_DIS_TXTIME_8814B(x, v) \ + (BIT_CLEAR_P2POFF_DIS_TXTIME_8814B(x) | BIT_P2POFF_DIS_TXTIME_8814B(v)) + +/* 2 REG_CHG_POWER_BCN_AREA_8814B */ +#define BIT_CHG_POWER_BCN_AREA_8814B BIT(0) + +/* 2 REG_NOA_SEL_8814B */ + +#define BIT_SHIFT_NOA_SEL_V1_8814B 0 +#define BIT_MASK_NOA_SEL_V1_8814B 0x7 +#define BIT_NOA_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_NOA_SEL_V1_8814B) << BIT_SHIFT_NOA_SEL_V1_8814B) +#define BITS_NOA_SEL_V1_8814B \ + (BIT_MASK_NOA_SEL_V1_8814B << BIT_SHIFT_NOA_SEL_V1_8814B) +#define BIT_CLEAR_NOA_SEL_V1_8814B(x) ((x) & (~BITS_NOA_SEL_V1_8814B)) +#define BIT_GET_NOA_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_SEL_V1_8814B) & BIT_MASK_NOA_SEL_V1_8814B) +#define BIT_SET_NOA_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_NOA_SEL_V1_8814B(x) | BIT_NOA_SEL_V1_8814B(v)) + +/* 2 REG_NOA_PARAM_V1_8814B */ + +#define BIT_SHIFT_NOA_DURATION_8814B 0 +#define BIT_MASK_NOA_DURATION_8814B 0xffffffffL +#define BIT_NOA_DURATION_8814B(x) \ + (((x) & BIT_MASK_NOA_DURATION_8814B) << BIT_SHIFT_NOA_DURATION_8814B) +#define BITS_NOA_DURATION_8814B \ + (BIT_MASK_NOA_DURATION_8814B << BIT_SHIFT_NOA_DURATION_8814B) +#define BIT_CLEAR_NOA_DURATION_8814B(x) ((x) & (~BITS_NOA_DURATION_8814B)) +#define BIT_GET_NOA_DURATION_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_DURATION_8814B) & BIT_MASK_NOA_DURATION_8814B) +#define BIT_SET_NOA_DURATION_8814B(x, v) \ + (BIT_CLEAR_NOA_DURATION_8814B(x) | BIT_NOA_DURATION_8814B(v)) + +/* 2 REG_NOA_PARAM_1_V1_8814B */ + +#define BIT_SHIFT_NOA_INTERVAL_8814B 0 +#define BIT_MASK_NOA_INTERVAL_8814B 0xffffffffL +#define BIT_NOA_INTERVAL_8814B(x) \ + (((x) & BIT_MASK_NOA_INTERVAL_8814B) << BIT_SHIFT_NOA_INTERVAL_8814B) +#define BITS_NOA_INTERVAL_8814B \ + (BIT_MASK_NOA_INTERVAL_8814B << BIT_SHIFT_NOA_INTERVAL_8814B) +#define BIT_CLEAR_NOA_INTERVAL_8814B(x) ((x) & (~BITS_NOA_INTERVAL_8814B)) +#define BIT_GET_NOA_INTERVAL_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_INTERVAL_8814B) & BIT_MASK_NOA_INTERVAL_8814B) +#define BIT_SET_NOA_INTERVAL_8814B(x, v) \ + (BIT_CLEAR_NOA_INTERVAL_8814B(x) | BIT_NOA_INTERVAL_8814B(v)) + +/* 2 REG_NOA_PARAM_2_V1_8814B */ + +#define BIT_SHIFT_NOA_START_TIME_8814B 0 +#define BIT_MASK_NOA_START_TIME_8814B 0xffffffffL +#define BIT_NOA_START_TIME_8814B(x) \ + (((x) & BIT_MASK_NOA_START_TIME_8814B) \ + << BIT_SHIFT_NOA_START_TIME_8814B) +#define BITS_NOA_START_TIME_8814B \ + (BIT_MASK_NOA_START_TIME_8814B << BIT_SHIFT_NOA_START_TIME_8814B) +#define BIT_CLEAR_NOA_START_TIME_8814B(x) ((x) & (~BITS_NOA_START_TIME_8814B)) +#define BIT_GET_NOA_START_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_START_TIME_8814B) & \ + BIT_MASK_NOA_START_TIME_8814B) +#define BIT_SET_NOA_START_TIME_8814B(x, v) \ + (BIT_CLEAR_NOA_START_TIME_8814B(x) | BIT_NOA_START_TIME_8814B(v)) + +/* 2 REG_NOA_PARAM_3_V1_8814B */ + +#define BIT_SHIFT_NOA_COUNT_V2_8814B 0 +#define BIT_MASK_NOA_COUNT_V2_8814B 0xffffffffL +#define BIT_NOA_COUNT_V2_8814B(x) \ + (((x) & BIT_MASK_NOA_COUNT_V2_8814B) << BIT_SHIFT_NOA_COUNT_V2_8814B) +#define BITS_NOA_COUNT_V2_8814B \ + (BIT_MASK_NOA_COUNT_V2_8814B << BIT_SHIFT_NOA_COUNT_V2_8814B) +#define BIT_CLEAR_NOA_COUNT_V2_8814B(x) ((x) & (~BITS_NOA_COUNT_V2_8814B)) +#define BIT_GET_NOA_COUNT_V2_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_V2_8814B) & BIT_MASK_NOA_COUNT_V2_8814B) +#define BIT_SET_NOA_COUNT_V2_8814B(x, v) \ + (BIT_CLEAR_NOA_COUNT_V2_8814B(x) | BIT_NOA_COUNT_V2_8814B(v)) + +/* 2 REG_NOA_ON_ERLY_TIME_V1_8814B */ + +#define BIT_SHIFT__NOA_ON_ERLY_TIME_8814B 0 +#define BIT_MASK__NOA_ON_ERLY_TIME_8814B 0xff +#define BIT__NOA_ON_ERLY_TIME_8814B(x) \ + (((x) & BIT_MASK__NOA_ON_ERLY_TIME_8814B) \ + << BIT_SHIFT__NOA_ON_ERLY_TIME_8814B) +#define BITS__NOA_ON_ERLY_TIME_8814B \ + (BIT_MASK__NOA_ON_ERLY_TIME_8814B << BIT_SHIFT__NOA_ON_ERLY_TIME_8814B) +#define BIT_CLEAR__NOA_ON_ERLY_TIME_8814B(x) \ + ((x) & (~BITS__NOA_ON_ERLY_TIME_8814B)) +#define BIT_GET__NOA_ON_ERLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT__NOA_ON_ERLY_TIME_8814B) & \ + BIT_MASK__NOA_ON_ERLY_TIME_8814B) +#define BIT_SET__NOA_ON_ERLY_TIME_8814B(x, v) \ + (BIT_CLEAR__NOA_ON_ERLY_TIME_8814B(x) | BIT__NOA_ON_ERLY_TIME_8814B(v)) + +/* 2 REG_NOA_OFF_ERLY_TIME_V1_8814B */ + +#define BIT_SHIFT__NOA_OFF_ERLY_TIME_8814B 0 +#define BIT_MASK__NOA_OFF_ERLY_TIME_8814B 0xff +#define BIT__NOA_OFF_ERLY_TIME_8814B(x) \ + (((x) & BIT_MASK__NOA_OFF_ERLY_TIME_8814B) \ + << BIT_SHIFT__NOA_OFF_ERLY_TIME_8814B) +#define BITS__NOA_OFF_ERLY_TIME_8814B \ + (BIT_MASK__NOA_OFF_ERLY_TIME_8814B \ + << BIT_SHIFT__NOA_OFF_ERLY_TIME_8814B) +#define BIT_CLEAR__NOA_OFF_ERLY_TIME_8814B(x) \ + ((x) & (~BITS__NOA_OFF_ERLY_TIME_8814B)) +#define BIT_GET__NOA_OFF_ERLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT__NOA_OFF_ERLY_TIME_8814B) & \ + BIT_MASK__NOA_OFF_ERLY_TIME_8814B) +#define BIT_SET__NOA_OFF_ERLY_TIME_8814B(x, v) \ + (BIT_CLEAR__NOA_OFF_ERLY_TIME_8814B(x) | \ + BIT__NOA_OFF_ERLY_TIME_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_P2PPS_HW_AUTO_PAUSE_CTRL_8814B */ +#define BIT_P2PPS_NOA_STOP_TX_HANG_8814B BIT(31) +#define BIT_P2PPS_MACID_PAUSE_EN_8814B BIT(11) +#define BIT_P2PPS__MGQ_PAUSE_8814B BIT(10) +#define BIT_P2PPS__HIQ_PAUSE_8814B BIT(9) +#define BIT_P2PPS__BCNQ_PAUSE_8814B BIT(8) + +#define BIT_SHIFT_P2PPS_MACID_PAUSE_8814B 0 +#define BIT_MASK_P2PPS_MACID_PAUSE_8814B 0xff +#define BIT_P2PPS_MACID_PAUSE_8814B(x) \ + (((x) & BIT_MASK_P2PPS_MACID_PAUSE_8814B) \ + << BIT_SHIFT_P2PPS_MACID_PAUSE_8814B) +#define BITS_P2PPS_MACID_PAUSE_8814B \ + (BIT_MASK_P2PPS_MACID_PAUSE_8814B << BIT_SHIFT_P2PPS_MACID_PAUSE_8814B) +#define BIT_CLEAR_P2PPS_MACID_PAUSE_8814B(x) \ + ((x) & (~BITS_P2PPS_MACID_PAUSE_8814B)) +#define BIT_GET_P2PPS_MACID_PAUSE_8814B(x) \ + (((x) >> BIT_SHIFT_P2PPS_MACID_PAUSE_8814B) & \ + BIT_MASK_P2PPS_MACID_PAUSE_8814B) +#define BIT_SET_P2PPS_MACID_PAUSE_8814B(x, v) \ + (BIT_CLEAR_P2PPS_MACID_PAUSE_8814B(x) | BIT_P2PPS_MACID_PAUSE_8814B(v)) + +/* 2 REG_P2PPS1_HW_AUTO_PAUSE_CTRL_8814B */ +#define BIT_P2PPS1_NOA_STOP_TX_HANG_8814B BIT(31) +#define BIT_P2PPS1_MACID_PAUSE_EN_8814B BIT(11) +#define BIT_P2PPS1__MGQ_PAUSE_8814B BIT(10) +#define BIT_P2PPS1__HIQ_PAUSE_8814B BIT(9) +#define BIT_P2PPS1__BCNQ_PAUSE_8814B BIT(8) + +#define BIT_SHIFT_P2PPS1_MACID_PAUSE_8814B 0 +#define BIT_MASK_P2PPS1_MACID_PAUSE_8814B 0xff +#define BIT_P2PPS1_MACID_PAUSE_8814B(x) \ + (((x) & BIT_MASK_P2PPS1_MACID_PAUSE_8814B) \ + << BIT_SHIFT_P2PPS1_MACID_PAUSE_8814B) +#define BITS_P2PPS1_MACID_PAUSE_8814B \ + (BIT_MASK_P2PPS1_MACID_PAUSE_8814B \ + << BIT_SHIFT_P2PPS1_MACID_PAUSE_8814B) +#define BIT_CLEAR_P2PPS1_MACID_PAUSE_8814B(x) \ + ((x) & (~BITS_P2PPS1_MACID_PAUSE_8814B)) +#define BIT_GET_P2PPS1_MACID_PAUSE_8814B(x) \ + (((x) >> BIT_SHIFT_P2PPS1_MACID_PAUSE_8814B) & \ + BIT_MASK_P2PPS1_MACID_PAUSE_8814B) +#define BIT_SET_P2PPS1_MACID_PAUSE_8814B(x, v) \ + (BIT_CLEAR_P2PPS1_MACID_PAUSE_8814B(x) | \ + BIT_P2PPS1_MACID_PAUSE_8814B(v)) + +/* 2 REG_P2PPS2_HW_AUTO_PAUSE_CTRL_8814B */ +#define BIT_P2PPS2_NOA_STOP_TX_HANG_8814B BIT(31) +#define BIT_P2PPS2_MACID_PAUSE_EN_8814B BIT(11) +#define BIT_P2PPS2__MGQ_PAUSE_8814B BIT(10) +#define BIT_P2PPS2__HIQ_PAUSE_8814B BIT(9) +#define BIT_P2PPS2__BCNQ_PAUSE_8814B BIT(8) + +#define BIT_SHIFT_P2PPS2_MACID_PAUSE_8814B 0 +#define BIT_MASK_P2PPS2_MACID_PAUSE_8814B 0xff +#define BIT_P2PPS2_MACID_PAUSE_8814B(x) \ + (((x) & BIT_MASK_P2PPS2_MACID_PAUSE_8814B) \ + << BIT_SHIFT_P2PPS2_MACID_PAUSE_8814B) +#define BITS_P2PPS2_MACID_PAUSE_8814B \ + (BIT_MASK_P2PPS2_MACID_PAUSE_8814B \ + << BIT_SHIFT_P2PPS2_MACID_PAUSE_8814B) +#define BIT_CLEAR_P2PPS2_MACID_PAUSE_8814B(x) \ + ((x) & (~BITS_P2PPS2_MACID_PAUSE_8814B)) +#define BIT_GET_P2PPS2_MACID_PAUSE_8814B(x) \ + (((x) >> BIT_SHIFT_P2PPS2_MACID_PAUSE_8814B) & \ + BIT_MASK_P2PPS2_MACID_PAUSE_8814B) +#define BIT_SET_P2PPS2_MACID_PAUSE_8814B(x, v) \ + (BIT_CLEAR_P2PPS2_MACID_PAUSE_8814B(x) | \ + BIT_P2PPS2_MACID_PAUSE_8814B(v)) + +/* 2 REG_RX_TBTT_SHIFT_8814B */ + +#define BIT_SHIFT_RX_TBTT_SHIFT_SEL_8814B 24 +#define BIT_MASK_RX_TBTT_SHIFT_SEL_8814B 0x7 +#define BIT_RX_TBTT_SHIFT_SEL_8814B(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_SEL_8814B) \ + << BIT_SHIFT_RX_TBTT_SHIFT_SEL_8814B) +#define BITS_RX_TBTT_SHIFT_SEL_8814B \ + (BIT_MASK_RX_TBTT_SHIFT_SEL_8814B << BIT_SHIFT_RX_TBTT_SHIFT_SEL_8814B) +#define BIT_CLEAR_RX_TBTT_SHIFT_SEL_8814B(x) \ + ((x) & (~BITS_RX_TBTT_SHIFT_SEL_8814B)) +#define BIT_GET_RX_TBTT_SHIFT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_SEL_8814B) & \ + BIT_MASK_RX_TBTT_SHIFT_SEL_8814B) +#define BIT_SET_RX_TBTT_SHIFT_SEL_8814B(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_SEL_8814B(x) | BIT_RX_TBTT_SHIFT_SEL_8814B(v)) + +#define BIT_RX_TBTT_SHIFT_RW_FLAG_8814B BIT(15) + +#define BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_8814B 0 +#define BIT_MASK_RX_TBTT_SHIFT_OFFSET_8814B 0xfff +#define BIT_RX_TBTT_SHIFT_OFFSET_8814B(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_OFFSET_8814B) \ + << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_8814B) +#define BITS_RX_TBTT_SHIFT_OFFSET_8814B \ + (BIT_MASK_RX_TBTT_SHIFT_OFFSET_8814B \ + << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_8814B) +#define BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_8814B(x) \ + ((x) & (~BITS_RX_TBTT_SHIFT_OFFSET_8814B)) +#define BIT_GET_RX_TBTT_SHIFT_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_8814B) & \ + BIT_MASK_RX_TBTT_SHIFT_OFFSET_8814B) +#define BIT_SET_RX_TBTT_SHIFT_OFFSET_8814B(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_8814B(x) | \ + BIT_RX_TBTT_SHIFT_OFFSET_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_FREERUN_CNT_LOW_8814B */ + +#define BIT_SHIFT_FREERUN_CNT_LOW_8814B 0 +#define BIT_MASK_FREERUN_CNT_LOW_8814B 0xffffffffL +#define BIT_FREERUN_CNT_LOW_8814B(x) \ + (((x) & BIT_MASK_FREERUN_CNT_LOW_8814B) \ + << BIT_SHIFT_FREERUN_CNT_LOW_8814B) +#define BITS_FREERUN_CNT_LOW_8814B \ + (BIT_MASK_FREERUN_CNT_LOW_8814B << BIT_SHIFT_FREERUN_CNT_LOW_8814B) +#define BIT_CLEAR_FREERUN_CNT_LOW_8814B(x) ((x) & (~BITS_FREERUN_CNT_LOW_8814B)) +#define BIT_GET_FREERUN_CNT_LOW_8814B(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_LOW_8814B) & \ + BIT_MASK_FREERUN_CNT_LOW_8814B) +#define BIT_SET_FREERUN_CNT_LOW_8814B(x, v) \ + (BIT_CLEAR_FREERUN_CNT_LOW_8814B(x) | BIT_FREERUN_CNT_LOW_8814B(v)) + +/* 2 REG_FREERUN_CNT_HIGH_8814B */ + +#define BIT_SHIFT_FREERUN_CNT_HIGH_8814B 0 +#define BIT_MASK_FREERUN_CNT_HIGH_8814B 0xffffffffL +#define BIT_FREERUN_CNT_HIGH_8814B(x) \ + (((x) & BIT_MASK_FREERUN_CNT_HIGH_8814B) \ + << BIT_SHIFT_FREERUN_CNT_HIGH_8814B) +#define BITS_FREERUN_CNT_HIGH_8814B \ + (BIT_MASK_FREERUN_CNT_HIGH_8814B << BIT_SHIFT_FREERUN_CNT_HIGH_8814B) +#define BIT_CLEAR_FREERUN_CNT_HIGH_8814B(x) \ + ((x) & (~BITS_FREERUN_CNT_HIGH_8814B)) +#define BIT_GET_FREERUN_CNT_HIGH_8814B(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_HIGH_8814B) & \ + BIT_MASK_FREERUN_CNT_HIGH_8814B) +#define BIT_SET_FREERUN_CNT_HIGH_8814B(x, v) \ + (BIT_CLEAR_FREERUN_CNT_HIGH_8814B(x) | BIT_FREERUN_CNT_HIGH_8814B(v)) + +/* 2 REG_CPUMGQ_TX_TIMER_V1_8814B */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8814B 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_V1_8814B 0xffffffffL +#define BIT_CPUMGQ_TX_TIMER_V1_8814B(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1_8814B) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8814B) +#define BITS_CPUMGQ_TX_TIMER_V1_8814B \ + (BIT_MASK_CPUMGQ_TX_TIMER_V1_8814B \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8814B) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8814B(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_V1_8814B)) +#define BIT_GET_CPUMGQ_TX_TIMER_V1_8814B(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8814B) & \ + BIT_MASK_CPUMGQ_TX_TIMER_V1_8814B) +#define BIT_SET_CPUMGQ_TX_TIMER_V1_8814B(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8814B(x) | \ + BIT_CPUMGQ_TX_TIMER_V1_8814B(v)) + +/* 2 REG_PS_TIMER_0_8814B */ + +#define BIT_SHIFT_PS_TIMER_0_8814B 0 +#define BIT_MASK_PS_TIMER_0_8814B 0xffffffffL +#define BIT_PS_TIMER_0_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_0_8814B) << BIT_SHIFT_PS_TIMER_0_8814B) +#define BITS_PS_TIMER_0_8814B \ + (BIT_MASK_PS_TIMER_0_8814B << BIT_SHIFT_PS_TIMER_0_8814B) +#define BIT_CLEAR_PS_TIMER_0_8814B(x) ((x) & (~BITS_PS_TIMER_0_8814B)) +#define BIT_GET_PS_TIMER_0_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_0_8814B) & BIT_MASK_PS_TIMER_0_8814B) +#define BIT_SET_PS_TIMER_0_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_0_8814B(x) | BIT_PS_TIMER_0_8814B(v)) + +/* 2 REG_PS_TIMER_1_8814B */ + +#define BIT_SHIFT_PS_TIMER_1_8814B 0 +#define BIT_MASK_PS_TIMER_1_8814B 0xffffffffL +#define BIT_PS_TIMER_1_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_1_8814B) << BIT_SHIFT_PS_TIMER_1_8814B) +#define BITS_PS_TIMER_1_8814B \ + (BIT_MASK_PS_TIMER_1_8814B << BIT_SHIFT_PS_TIMER_1_8814B) +#define BIT_CLEAR_PS_TIMER_1_8814B(x) ((x) & (~BITS_PS_TIMER_1_8814B)) +#define BIT_GET_PS_TIMER_1_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_1_8814B) & BIT_MASK_PS_TIMER_1_8814B) +#define BIT_SET_PS_TIMER_1_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_1_8814B(x) | BIT_PS_TIMER_1_8814B(v)) + +/* 2 REG_PS_TIMER_2_8814B */ + +#define BIT_SHIFT_PS_TIMER_2_8814B 0 +#define BIT_MASK_PS_TIMER_2_8814B 0xffffffffL +#define BIT_PS_TIMER_2_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_2_8814B) << BIT_SHIFT_PS_TIMER_2_8814B) +#define BITS_PS_TIMER_2_8814B \ + (BIT_MASK_PS_TIMER_2_8814B << BIT_SHIFT_PS_TIMER_2_8814B) +#define BIT_CLEAR_PS_TIMER_2_8814B(x) ((x) & (~BITS_PS_TIMER_2_8814B)) +#define BIT_GET_PS_TIMER_2_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_2_8814B) & BIT_MASK_PS_TIMER_2_8814B) +#define BIT_SET_PS_TIMER_2_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_2_8814B(x) | BIT_PS_TIMER_2_8814B(v)) + +/* 2 REG_PS_TIMER_3_8814B */ + +#define BIT_SHIFT_PS_TIMER_3_8814B 0 +#define BIT_MASK_PS_TIMER_3_8814B 0xffffffffL +#define BIT_PS_TIMER_3_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_3_8814B) << BIT_SHIFT_PS_TIMER_3_8814B) +#define BITS_PS_TIMER_3_8814B \ + (BIT_MASK_PS_TIMER_3_8814B << BIT_SHIFT_PS_TIMER_3_8814B) +#define BIT_CLEAR_PS_TIMER_3_8814B(x) ((x) & (~BITS_PS_TIMER_3_8814B)) +#define BIT_GET_PS_TIMER_3_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_3_8814B) & BIT_MASK_PS_TIMER_3_8814B) +#define BIT_SET_PS_TIMER_3_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_3_8814B(x) | BIT_PS_TIMER_3_8814B(v)) + +/* 2 REG_PS_TIMER_4_8814B */ + +#define BIT_SHIFT_PS_TIMER_4_8814B 0 +#define BIT_MASK_PS_TIMER_4_8814B 0xffffffffL +#define BIT_PS_TIMER_4_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_4_8814B) << BIT_SHIFT_PS_TIMER_4_8814B) +#define BITS_PS_TIMER_4_8814B \ + (BIT_MASK_PS_TIMER_4_8814B << BIT_SHIFT_PS_TIMER_4_8814B) +#define BIT_CLEAR_PS_TIMER_4_8814B(x) ((x) & (~BITS_PS_TIMER_4_8814B)) +#define BIT_GET_PS_TIMER_4_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_4_8814B) & BIT_MASK_PS_TIMER_4_8814B) +#define BIT_SET_PS_TIMER_4_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_4_8814B(x) | BIT_PS_TIMER_4_8814B(v)) + +/* 2 REG_PS_TIMER_5_8814B */ + +#define BIT_SHIFT_PS_TIMER_5_8814B 0 +#define BIT_MASK_PS_TIMER_5_8814B 0xffffffffL +#define BIT_PS_TIMER_5_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_5_8814B) << BIT_SHIFT_PS_TIMER_5_8814B) +#define BITS_PS_TIMER_5_8814B \ + (BIT_MASK_PS_TIMER_5_8814B << BIT_SHIFT_PS_TIMER_5_8814B) +#define BIT_CLEAR_PS_TIMER_5_8814B(x) ((x) & (~BITS_PS_TIMER_5_8814B)) +#define BIT_GET_PS_TIMER_5_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_5_8814B) & BIT_MASK_PS_TIMER_5_8814B) +#define BIT_SET_PS_TIMER_5_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_5_8814B(x) | BIT_PS_TIMER_5_8814B(v)) + +/* 2 REG_PS_TIMER_01_CTRL_8814B */ + +#define BIT_SHIFT_PS_TIMER_1_EARLY_TIME_8814B 24 +#define BIT_MASK_PS_TIMER_1_EARLY_TIME_8814B 0xff +#define BIT_PS_TIMER_1_EARLY_TIME_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_1_EARLY_TIME_8814B) \ + << BIT_SHIFT_PS_TIMER_1_EARLY_TIME_8814B) +#define BITS_PS_TIMER_1_EARLY_TIME_8814B \ + (BIT_MASK_PS_TIMER_1_EARLY_TIME_8814B \ + << BIT_SHIFT_PS_TIMER_1_EARLY_TIME_8814B) +#define BIT_CLEAR_PS_TIMER_1_EARLY_TIME_8814B(x) \ + ((x) & (~BITS_PS_TIMER_1_EARLY_TIME_8814B)) +#define BIT_GET_PS_TIMER_1_EARLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_1_EARLY_TIME_8814B) & \ + BIT_MASK_PS_TIMER_1_EARLY_TIME_8814B) +#define BIT_SET_PS_TIMER_1_EARLY_TIME_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_1_EARLY_TIME_8814B(x) | \ + BIT_PS_TIMER_1_EARLY_TIME_8814B(v)) + +#define BIT_PS_TIMER_1_EN_8814B BIT(23) + +#define BIT_SHIFT_PS_TIMER_1_TSF_SEL_8814B 16 +#define BIT_MASK_PS_TIMER_1_TSF_SEL_8814B 0x7 +#define BIT_PS_TIMER_1_TSF_SEL_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_1_TSF_SEL_8814B) \ + << BIT_SHIFT_PS_TIMER_1_TSF_SEL_8814B) +#define BITS_PS_TIMER_1_TSF_SEL_8814B \ + (BIT_MASK_PS_TIMER_1_TSF_SEL_8814B \ + << BIT_SHIFT_PS_TIMER_1_TSF_SEL_8814B) +#define BIT_CLEAR_PS_TIMER_1_TSF_SEL_8814B(x) \ + ((x) & (~BITS_PS_TIMER_1_TSF_SEL_8814B)) +#define BIT_GET_PS_TIMER_1_TSF_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_1_TSF_SEL_8814B) & \ + BIT_MASK_PS_TIMER_1_TSF_SEL_8814B) +#define BIT_SET_PS_TIMER_1_TSF_SEL_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_1_TSF_SEL_8814B(x) | \ + BIT_PS_TIMER_1_TSF_SEL_8814B(v)) + +#define BIT_SHIFT_PS_TIMER_0_EARLY_TIME_8814B 8 +#define BIT_MASK_PS_TIMER_0_EARLY_TIME_8814B 0xff +#define BIT_PS_TIMER_0_EARLY_TIME_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_0_EARLY_TIME_8814B) \ + << BIT_SHIFT_PS_TIMER_0_EARLY_TIME_8814B) +#define BITS_PS_TIMER_0_EARLY_TIME_8814B \ + (BIT_MASK_PS_TIMER_0_EARLY_TIME_8814B \ + << BIT_SHIFT_PS_TIMER_0_EARLY_TIME_8814B) +#define BIT_CLEAR_PS_TIMER_0_EARLY_TIME_8814B(x) \ + ((x) & (~BITS_PS_TIMER_0_EARLY_TIME_8814B)) +#define BIT_GET_PS_TIMER_0_EARLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_0_EARLY_TIME_8814B) & \ + BIT_MASK_PS_TIMER_0_EARLY_TIME_8814B) +#define BIT_SET_PS_TIMER_0_EARLY_TIME_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_0_EARLY_TIME_8814B(x) | \ + BIT_PS_TIMER_0_EARLY_TIME_8814B(v)) + +#define BIT_PS_TIMER_0_EN_8814B BIT(7) + +#define BIT_SHIFT_PS_TIMER_0_TSF_SEL_8814B 0 +#define BIT_MASK_PS_TIMER_0_TSF_SEL_8814B 0x7 +#define BIT_PS_TIMER_0_TSF_SEL_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_0_TSF_SEL_8814B) \ + << BIT_SHIFT_PS_TIMER_0_TSF_SEL_8814B) +#define BITS_PS_TIMER_0_TSF_SEL_8814B \ + (BIT_MASK_PS_TIMER_0_TSF_SEL_8814B \ + << BIT_SHIFT_PS_TIMER_0_TSF_SEL_8814B) +#define BIT_CLEAR_PS_TIMER_0_TSF_SEL_8814B(x) \ + ((x) & (~BITS_PS_TIMER_0_TSF_SEL_8814B)) +#define BIT_GET_PS_TIMER_0_TSF_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_0_TSF_SEL_8814B) & \ + BIT_MASK_PS_TIMER_0_TSF_SEL_8814B) +#define BIT_SET_PS_TIMER_0_TSF_SEL_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_0_TSF_SEL_8814B(x) | \ + BIT_PS_TIMER_0_TSF_SEL_8814B(v)) + +/* 2 REG_PS_TIMER_23_CTRL_8814B */ + +#define BIT_SHIFT_PS_TIMER_3_EARLY_TIME_8814B 24 +#define BIT_MASK_PS_TIMER_3_EARLY_TIME_8814B 0xff +#define BIT_PS_TIMER_3_EARLY_TIME_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_3_EARLY_TIME_8814B) \ + << BIT_SHIFT_PS_TIMER_3_EARLY_TIME_8814B) +#define BITS_PS_TIMER_3_EARLY_TIME_8814B \ + (BIT_MASK_PS_TIMER_3_EARLY_TIME_8814B \ + << BIT_SHIFT_PS_TIMER_3_EARLY_TIME_8814B) +#define BIT_CLEAR_PS_TIMER_3_EARLY_TIME_8814B(x) \ + ((x) & (~BITS_PS_TIMER_3_EARLY_TIME_8814B)) +#define BIT_GET_PS_TIMER_3_EARLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_3_EARLY_TIME_8814B) & \ + BIT_MASK_PS_TIMER_3_EARLY_TIME_8814B) +#define BIT_SET_PS_TIMER_3_EARLY_TIME_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_3_EARLY_TIME_8814B(x) | \ + BIT_PS_TIMER_3_EARLY_TIME_8814B(v)) + +#define BIT_PS_TIMER_3_EN_8814B BIT(23) + +#define BIT_SHIFT_PS_TIMER_3_TSF_SEL_8814B 16 +#define BIT_MASK_PS_TIMER_3_TSF_SEL_8814B 0x7 +#define BIT_PS_TIMER_3_TSF_SEL_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_3_TSF_SEL_8814B) \ + << BIT_SHIFT_PS_TIMER_3_TSF_SEL_8814B) +#define BITS_PS_TIMER_3_TSF_SEL_8814B \ + (BIT_MASK_PS_TIMER_3_TSF_SEL_8814B \ + << BIT_SHIFT_PS_TIMER_3_TSF_SEL_8814B) +#define BIT_CLEAR_PS_TIMER_3_TSF_SEL_8814B(x) \ + ((x) & (~BITS_PS_TIMER_3_TSF_SEL_8814B)) +#define BIT_GET_PS_TIMER_3_TSF_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_3_TSF_SEL_8814B) & \ + BIT_MASK_PS_TIMER_3_TSF_SEL_8814B) +#define BIT_SET_PS_TIMER_3_TSF_SEL_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_3_TSF_SEL_8814B(x) | \ + BIT_PS_TIMER_3_TSF_SEL_8814B(v)) + +#define BIT_SHIFT_PS_TIMER_2_EARLY_TIME_8814B 8 +#define BIT_MASK_PS_TIMER_2_EARLY_TIME_8814B 0xff +#define BIT_PS_TIMER_2_EARLY_TIME_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_2_EARLY_TIME_8814B) \ + << BIT_SHIFT_PS_TIMER_2_EARLY_TIME_8814B) +#define BITS_PS_TIMER_2_EARLY_TIME_8814B \ + (BIT_MASK_PS_TIMER_2_EARLY_TIME_8814B \ + << BIT_SHIFT_PS_TIMER_2_EARLY_TIME_8814B) +#define BIT_CLEAR_PS_TIMER_2_EARLY_TIME_8814B(x) \ + ((x) & (~BITS_PS_TIMER_2_EARLY_TIME_8814B)) +#define BIT_GET_PS_TIMER_2_EARLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_2_EARLY_TIME_8814B) & \ + BIT_MASK_PS_TIMER_2_EARLY_TIME_8814B) +#define BIT_SET_PS_TIMER_2_EARLY_TIME_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_2_EARLY_TIME_8814B(x) | \ + BIT_PS_TIMER_2_EARLY_TIME_8814B(v)) + +#define BIT_PS_TIMER_2_EN_8814B BIT(7) + +#define BIT_SHIFT_PS_TIMER_2_TSF_SEL_8814B 0 +#define BIT_MASK_PS_TIMER_2_TSF_SEL_8814B 0x7 +#define BIT_PS_TIMER_2_TSF_SEL_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_2_TSF_SEL_8814B) \ + << BIT_SHIFT_PS_TIMER_2_TSF_SEL_8814B) +#define BITS_PS_TIMER_2_TSF_SEL_8814B \ + (BIT_MASK_PS_TIMER_2_TSF_SEL_8814B \ + << BIT_SHIFT_PS_TIMER_2_TSF_SEL_8814B) +#define BIT_CLEAR_PS_TIMER_2_TSF_SEL_8814B(x) \ + ((x) & (~BITS_PS_TIMER_2_TSF_SEL_8814B)) +#define BIT_GET_PS_TIMER_2_TSF_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_2_TSF_SEL_8814B) & \ + BIT_MASK_PS_TIMER_2_TSF_SEL_8814B) +#define BIT_SET_PS_TIMER_2_TSF_SEL_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_2_TSF_SEL_8814B(x) | \ + BIT_PS_TIMER_2_TSF_SEL_8814B(v)) + +/* 2 REG_PS_TIMER_45_CTRL_8814B */ + +#define BIT_SHIFT_PS_TIMER_5_EARLY_TIME_8814B 24 +#define BIT_MASK_PS_TIMER_5_EARLY_TIME_8814B 0xff +#define BIT_PS_TIMER_5_EARLY_TIME_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_5_EARLY_TIME_8814B) \ + << BIT_SHIFT_PS_TIMER_5_EARLY_TIME_8814B) +#define BITS_PS_TIMER_5_EARLY_TIME_8814B \ + (BIT_MASK_PS_TIMER_5_EARLY_TIME_8814B \ + << BIT_SHIFT_PS_TIMER_5_EARLY_TIME_8814B) +#define BIT_CLEAR_PS_TIMER_5_EARLY_TIME_8814B(x) \ + ((x) & (~BITS_PS_TIMER_5_EARLY_TIME_8814B)) +#define BIT_GET_PS_TIMER_5_EARLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_5_EARLY_TIME_8814B) & \ + BIT_MASK_PS_TIMER_5_EARLY_TIME_8814B) +#define BIT_SET_PS_TIMER_5_EARLY_TIME_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_5_EARLY_TIME_8814B(x) | \ + BIT_PS_TIMER_5_EARLY_TIME_8814B(v)) + +#define BIT_PS_TIMER_5_EN_8814B BIT(23) + +#define BIT_SHIFT_PS_TIMER_5_TSF_SEL_8814B 16 +#define BIT_MASK_PS_TIMER_5_TSF_SEL_8814B 0x7 +#define BIT_PS_TIMER_5_TSF_SEL_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_5_TSF_SEL_8814B) \ + << BIT_SHIFT_PS_TIMER_5_TSF_SEL_8814B) +#define BITS_PS_TIMER_5_TSF_SEL_8814B \ + (BIT_MASK_PS_TIMER_5_TSF_SEL_8814B \ + << BIT_SHIFT_PS_TIMER_5_TSF_SEL_8814B) +#define BIT_CLEAR_PS_TIMER_5_TSF_SEL_8814B(x) \ + ((x) & (~BITS_PS_TIMER_5_TSF_SEL_8814B)) +#define BIT_GET_PS_TIMER_5_TSF_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_5_TSF_SEL_8814B) & \ + BIT_MASK_PS_TIMER_5_TSF_SEL_8814B) +#define BIT_SET_PS_TIMER_5_TSF_SEL_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_5_TSF_SEL_8814B(x) | \ + BIT_PS_TIMER_5_TSF_SEL_8814B(v)) + +#define BIT_SHIFT_PS_TIMER_4_EARLY_TIME_8814B 8 +#define BIT_MASK_PS_TIMER_4_EARLY_TIME_8814B 0xff +#define BIT_PS_TIMER_4_EARLY_TIME_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_4_EARLY_TIME_8814B) \ + << BIT_SHIFT_PS_TIMER_4_EARLY_TIME_8814B) +#define BITS_PS_TIMER_4_EARLY_TIME_8814B \ + (BIT_MASK_PS_TIMER_4_EARLY_TIME_8814B \ + << BIT_SHIFT_PS_TIMER_4_EARLY_TIME_8814B) +#define BIT_CLEAR_PS_TIMER_4_EARLY_TIME_8814B(x) \ + ((x) & (~BITS_PS_TIMER_4_EARLY_TIME_8814B)) +#define BIT_GET_PS_TIMER_4_EARLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_4_EARLY_TIME_8814B) & \ + BIT_MASK_PS_TIMER_4_EARLY_TIME_8814B) +#define BIT_SET_PS_TIMER_4_EARLY_TIME_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_4_EARLY_TIME_8814B(x) | \ + BIT_PS_TIMER_4_EARLY_TIME_8814B(v)) + +#define BIT_PS_TIMER_4_EN_8814B BIT(7) + +#define BIT_SHIFT_PS_TIMER_4_TSF_SEL_8814B 0 +#define BIT_MASK_PS_TIMER_4_TSF_SEL_8814B 0x7 +#define BIT_PS_TIMER_4_TSF_SEL_8814B(x) \ + (((x) & BIT_MASK_PS_TIMER_4_TSF_SEL_8814B) \ + << BIT_SHIFT_PS_TIMER_4_TSF_SEL_8814B) +#define BITS_PS_TIMER_4_TSF_SEL_8814B \ + (BIT_MASK_PS_TIMER_4_TSF_SEL_8814B \ + << BIT_SHIFT_PS_TIMER_4_TSF_SEL_8814B) +#define BIT_CLEAR_PS_TIMER_4_TSF_SEL_8814B(x) \ + ((x) & (~BITS_PS_TIMER_4_TSF_SEL_8814B)) +#define BIT_GET_PS_TIMER_4_TSF_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_4_TSF_SEL_8814B) & \ + BIT_MASK_PS_TIMER_4_TSF_SEL_8814B) +#define BIT_SET_PS_TIMER_4_TSF_SEL_8814B(x, v) \ + (BIT_CLEAR_PS_TIMER_4_TSF_SEL_8814B(x) | \ + BIT_PS_TIMER_4_TSF_SEL_8814B(v)) + +/* 2 REG_CPUMGQ_FREERUN_TIMER_CTRL_8814B */ +#define BIT_FREECNT_RST_V1_8814B BIT(23) +#define BIT_EN_FREECNT_V1_8814B BIT(16) + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_V1_8814B 8 +#define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_V1_8814B 0xff +#define BIT_CPUMGQ_TX_TIMER_EARLY_V1_8814B(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_V1_8814B) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_V1_8814B) +#define BITS_CPUMGQ_TX_TIMER_EARLY_V1_8814B \ + (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_V1_8814B \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_V1_8814B) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_V1_8814B(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_V1_8814B)) +#define BIT_GET_CPUMGQ_TX_TIMER_EARLY_V1_8814B(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_V1_8814B) & \ + BIT_MASK_CPUMGQ_TX_TIMER_EARLY_V1_8814B) +#define BIT_SET_CPUMGQ_TX_TIMER_EARLY_V1_8814B(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_V1_8814B(x) | \ + BIT_CPUMGQ_TX_TIMER_EARLY_V1_8814B(v)) + +#define BIT_CPUMGQ_TIMER_EN_V1_8814B BIT(7) +#define BIT_CPUMGQ_DROP_BY_HOLDTIME_8814B BIT(5) +#define BIT_CPUMGQ_TX_EN_V1_8814B BIT(4) + +#define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_V1_8814B 0 +#define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_V1_8814B 0x7 +#define BIT_CPUMGQ_TIMER_TSF_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_V1_8814B) \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_V1_8814B) +#define BITS_CPUMGQ_TIMER_TSF_SEL_V1_8814B \ + (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_V1_8814B \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_V1_8814B) +#define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_V1_8814B(x) \ + ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_V1_8814B)) +#define BIT_GET_CPUMGQ_TIMER_TSF_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_V1_8814B) & \ + BIT_MASK_CPUMGQ_TIMER_TSF_SEL_V1_8814B) +#define BIT_SET_CPUMGQ_TIMER_TSF_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_V1_8814B(x) | \ + BIT_CPUMGQ_TIMER_TSF_SEL_V1_8814B(v)) + +/* 2 REG_CPUMGQ_PROHIBIT_8814B */ + +#define BIT_SHIFT_CPUMGQ_HOLD_TIME_8814B 8 +#define BIT_MASK_CPUMGQ_HOLD_TIME_8814B 0xfff +#define BIT_CPUMGQ_HOLD_TIME_8814B(x) \ + (((x) & BIT_MASK_CPUMGQ_HOLD_TIME_8814B) \ + << BIT_SHIFT_CPUMGQ_HOLD_TIME_8814B) +#define BITS_CPUMGQ_HOLD_TIME_8814B \ + (BIT_MASK_CPUMGQ_HOLD_TIME_8814B << BIT_SHIFT_CPUMGQ_HOLD_TIME_8814B) +#define BIT_CLEAR_CPUMGQ_HOLD_TIME_8814B(x) \ + ((x) & (~BITS_CPUMGQ_HOLD_TIME_8814B)) +#define BIT_GET_CPUMGQ_HOLD_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_HOLD_TIME_8814B) & \ + BIT_MASK_CPUMGQ_HOLD_TIME_8814B) +#define BIT_SET_CPUMGQ_HOLD_TIME_8814B(x, v) \ + (BIT_CLEAR_CPUMGQ_HOLD_TIME_8814B(x) | BIT_CPUMGQ_HOLD_TIME_8814B(v)) + +#define BIT_SHIFT_CPUMGQ_PROHIBIT_SETUP_8814B 0 +#define BIT_MASK_CPUMGQ_PROHIBIT_SETUP_8814B 0xf +#define BIT_CPUMGQ_PROHIBIT_SETUP_8814B(x) \ + (((x) & BIT_MASK_CPUMGQ_PROHIBIT_SETUP_8814B) \ + << BIT_SHIFT_CPUMGQ_PROHIBIT_SETUP_8814B) +#define BITS_CPUMGQ_PROHIBIT_SETUP_8814B \ + (BIT_MASK_CPUMGQ_PROHIBIT_SETUP_8814B \ + << BIT_SHIFT_CPUMGQ_PROHIBIT_SETUP_8814B) +#define BIT_CLEAR_CPUMGQ_PROHIBIT_SETUP_8814B(x) \ + ((x) & (~BITS_CPUMGQ_PROHIBIT_SETUP_8814B)) +#define BIT_GET_CPUMGQ_PROHIBIT_SETUP_8814B(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_PROHIBIT_SETUP_8814B) & \ + BIT_MASK_CPUMGQ_PROHIBIT_SETUP_8814B) +#define BIT_SET_CPUMGQ_PROHIBIT_SETUP_8814B(x, v) \ + (BIT_CLEAR_CPUMGQ_PROHIBIT_SETUP_8814B(x) | \ + BIT_CPUMGQ_PROHIBIT_SETUP_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_TIMER_COMPARE_8814B */ +#define BIT_COMP_TRIGGER_8814B BIT(7) + +#define BIT_SHIFT_Y_COMP_8814B 4 +#define BIT_MASK_Y_COMP_8814B 0x7 +#define BIT_Y_COMP_8814B(x) \ + (((x) & BIT_MASK_Y_COMP_8814B) << BIT_SHIFT_Y_COMP_8814B) +#define BITS_Y_COMP_8814B (BIT_MASK_Y_COMP_8814B << BIT_SHIFT_Y_COMP_8814B) +#define BIT_CLEAR_Y_COMP_8814B(x) ((x) & (~BITS_Y_COMP_8814B)) +#define BIT_GET_Y_COMP_8814B(x) \ + (((x) >> BIT_SHIFT_Y_COMP_8814B) & BIT_MASK_Y_COMP_8814B) +#define BIT_SET_Y_COMP_8814B(x, v) \ + (BIT_CLEAR_Y_COMP_8814B(x) | BIT_Y_COMP_8814B(v)) + +#define BIT_X_COMP_Y_OVERFLOW_8814B BIT(3) + +#define BIT_SHIFT_X_COMP_8814B 0 +#define BIT_MASK_X_COMP_8814B 0x7 +#define BIT_X_COMP_8814B(x) \ + (((x) & BIT_MASK_X_COMP_8814B) << BIT_SHIFT_X_COMP_8814B) +#define BITS_X_COMP_8814B (BIT_MASK_X_COMP_8814B << BIT_SHIFT_X_COMP_8814B) +#define BIT_CLEAR_X_COMP_8814B(x) ((x) & (~BITS_X_COMP_8814B)) +#define BIT_GET_X_COMP_8814B(x) \ + (((x) >> BIT_SHIFT_X_COMP_8814B) & BIT_MASK_X_COMP_8814B) +#define BIT_SET_X_COMP_8814B(x, v) \ + (BIT_CLEAR_X_COMP_8814B(x) | BIT_X_COMP_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_TIMER_COMPARE_VALUE_LOW_8814B */ + +#define BIT_SHIFT_COMP_VALUE_LOW_8814B 0 +#define BIT_MASK_COMP_VALUE_LOW_8814B 0xffffffffL +#define BIT_COMP_VALUE_LOW_8814B(x) \ + (((x) & BIT_MASK_COMP_VALUE_LOW_8814B) \ + << BIT_SHIFT_COMP_VALUE_LOW_8814B) +#define BITS_COMP_VALUE_LOW_8814B \ + (BIT_MASK_COMP_VALUE_LOW_8814B << BIT_SHIFT_COMP_VALUE_LOW_8814B) +#define BIT_CLEAR_COMP_VALUE_LOW_8814B(x) ((x) & (~BITS_COMP_VALUE_LOW_8814B)) +#define BIT_GET_COMP_VALUE_LOW_8814B(x) \ + (((x) >> BIT_SHIFT_COMP_VALUE_LOW_8814B) & \ + BIT_MASK_COMP_VALUE_LOW_8814B) +#define BIT_SET_COMP_VALUE_LOW_8814B(x, v) \ + (BIT_CLEAR_COMP_VALUE_LOW_8814B(x) | BIT_COMP_VALUE_LOW_8814B(v)) + +/* 2 REG_TIMER_COMPARE_VALUE_HIGH_8814B */ + +#define BIT_SHIFT_COMP_VALUE_HIGH_8814B 0 +#define BIT_MASK_COMP_VALUE_HIGH_8814B 0xffffffffL +#define BIT_COMP_VALUE_HIGH_8814B(x) \ + (((x) & BIT_MASK_COMP_VALUE_HIGH_8814B) \ + << BIT_SHIFT_COMP_VALUE_HIGH_8814B) +#define BITS_COMP_VALUE_HIGH_8814B \ + (BIT_MASK_COMP_VALUE_HIGH_8814B << BIT_SHIFT_COMP_VALUE_HIGH_8814B) +#define BIT_CLEAR_COMP_VALUE_HIGH_8814B(x) ((x) & (~BITS_COMP_VALUE_HIGH_8814B)) +#define BIT_GET_COMP_VALUE_HIGH_8814B(x) \ + (((x) >> BIT_SHIFT_COMP_VALUE_HIGH_8814B) & \ + BIT_MASK_COMP_VALUE_HIGH_8814B) +#define BIT_SET_COMP_VALUE_HIGH_8814B(x, v) \ + (BIT_CLEAR_COMP_VALUE_HIGH_8814B(x) | BIT_COMP_VALUE_HIGH_8814B(v)) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_SCHEDULER_COUNTER_8814B */ + +#define BIT_SHIFT__SCHEDULER_COUNTER_8814B 16 +#define BIT_MASK__SCHEDULER_COUNTER_8814B 0xffff +#define BIT__SCHEDULER_COUNTER_8814B(x) \ + (((x) & BIT_MASK__SCHEDULER_COUNTER_8814B) \ + << BIT_SHIFT__SCHEDULER_COUNTER_8814B) +#define BITS__SCHEDULER_COUNTER_8814B \ + (BIT_MASK__SCHEDULER_COUNTER_8814B \ + << BIT_SHIFT__SCHEDULER_COUNTER_8814B) +#define BIT_CLEAR__SCHEDULER_COUNTER_8814B(x) \ + ((x) & (~BITS__SCHEDULER_COUNTER_8814B)) +#define BIT_GET__SCHEDULER_COUNTER_8814B(x) \ + (((x) >> BIT_SHIFT__SCHEDULER_COUNTER_8814B) & \ + BIT_MASK__SCHEDULER_COUNTER_8814B) +#define BIT_SET__SCHEDULER_COUNTER_8814B(x, v) \ + (BIT_CLEAR__SCHEDULER_COUNTER_8814B(x) | \ + BIT__SCHEDULER_COUNTER_8814B(v)) + +#define BIT__SCHEDULER_COUNTER_RST_8814B BIT(8) + +#define BIT_SHIFT_SCHEDULER_COUNTER_SEL_8814B 0 +#define BIT_MASK_SCHEDULER_COUNTER_SEL_8814B 0xff +#define BIT_SCHEDULER_COUNTER_SEL_8814B(x) \ + (((x) & BIT_MASK_SCHEDULER_COUNTER_SEL_8814B) \ + << BIT_SHIFT_SCHEDULER_COUNTER_SEL_8814B) +#define BITS_SCHEDULER_COUNTER_SEL_8814B \ + (BIT_MASK_SCHEDULER_COUNTER_SEL_8814B \ + << BIT_SHIFT_SCHEDULER_COUNTER_SEL_8814B) +#define BIT_CLEAR_SCHEDULER_COUNTER_SEL_8814B(x) \ + ((x) & (~BITS_SCHEDULER_COUNTER_SEL_8814B)) +#define BIT_GET_SCHEDULER_COUNTER_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_SCHEDULER_COUNTER_SEL_8814B) & \ + BIT_MASK_SCHEDULER_COUNTER_SEL_8814B) +#define BIT_SET_SCHEDULER_COUNTER_SEL_8814B(x, v) \ + (BIT_CLEAR_SCHEDULER_COUNTER_SEL_8814B(x) | \ + BIT_SCHEDULER_COUNTER_SEL_8814B(v)) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_WMAC_CR_8814B (WMAC CR AND APSD CONTROL REGISTER) */ +#define BIT_IC_MACPHY_M_8814B BIT(0) + +/* 2 REG_WMAC_FWPKT_CR_8814B */ +#define BIT_FWEN_8814B BIT(7) +#define BIT_PHYSTS_PKT_CTRL_8814B BIT(6) +#define BIT_FWFULL_TO_RXFF_EN_8814B BIT(5) +#define BIT_APPHDR_MIDSRCH_FAIL_8814B BIT(4) +#define BIT_FWPARSING_EN_8814B BIT(3) + +#define BIT_SHIFT_APPEND_MHDR_LEN_8814B 0 +#define BIT_MASK_APPEND_MHDR_LEN_8814B 0x7 +#define BIT_APPEND_MHDR_LEN_8814B(x) \ + (((x) & BIT_MASK_APPEND_MHDR_LEN_8814B) \ + << BIT_SHIFT_APPEND_MHDR_LEN_8814B) +#define BITS_APPEND_MHDR_LEN_8814B \ + (BIT_MASK_APPEND_MHDR_LEN_8814B << BIT_SHIFT_APPEND_MHDR_LEN_8814B) +#define BIT_CLEAR_APPEND_MHDR_LEN_8814B(x) ((x) & (~BITS_APPEND_MHDR_LEN_8814B)) +#define BIT_GET_APPEND_MHDR_LEN_8814B(x) \ + (((x) >> BIT_SHIFT_APPEND_MHDR_LEN_8814B) & \ + BIT_MASK_APPEND_MHDR_LEN_8814B) +#define BIT_SET_APPEND_MHDR_LEN_8814B(x, v) \ + (BIT_CLEAR_APPEND_MHDR_LEN_8814B(x) | BIT_APPEND_MHDR_LEN_8814B(v)) + +/* 2 REG_FW_STS_FILTER_8814B */ +#define BIT_DATA_FW_STS_FILTER_8814B BIT(2) +#define BIT_CTRL_FW_STS_FILTER_8814B BIT(1) +#define BIT_MGNT_FW_STS_FILTER_8814B BIT(0) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_TCR_8814B (TRANSMISSION CONFIGURATION REGISTER) */ +#define BIT_WMAC_EN_RTS_ADDR_8814B BIT(31) +#define BIT_WMAC_DISABLE_CCK_8814B BIT(30) +#define BIT_WMAC_RAW_LEN_8814B BIT(29) +#define BIT_WMAC_NOTX_IN_RXNDP_8814B BIT(28) +#define BIT_WMAC_EN_EOF_8814B BIT(27) +#define BIT_WMAC_BF_SEL_8814B BIT(26) +#define BIT_WMAC_TCRPWRMGT_HWCTL_EN_8814B BIT(24) +#define BIT_WMAC_SMOOTH_VAL_8814B BIT(23) +#define BIT_WMAC_EN_SCRAM_INC_8814B BIT(22) +#define BIT_UNDERFLOWEN_CMPLEN_SEL_8814B BIT(21) +#define BIT_FETCH_MPDU_AFTER_WSEC_RDY_8814B BIT(20) +#define BIT_WMAC_TCR_EN_20MST_8814B BIT(19) +#define BIT_WMAC_DIS_SIGTA_8814B BIT(18) +#define BIT_WMAC_DIS_A2B0_8814B BIT(17) +#define BIT_WMAC_MSK_SIGBCRC_8814B BIT(16) +#define BIT_WMAC_TCR_ERRSTEN_3_8814B BIT(15) +#define BIT_WMAC_TCR_ERRSTEN_2_8814B BIT(14) +#define BIT_WMAC_TCR_ERRSTEN_1_8814B BIT(13) +#define BIT_WMAC_TCR_ERRSTEN_0_8814B BIT(12) +#define BIT_WMAC_TCR_TXSK_PERPKT_8814B BIT(11) +#define BIT_ICV_8814B BIT(10) +#define BIT_CRC_8814B BIT(8) +#define BIT_WMAC_TCRPWRMGT_HWDATA_EN_8814B BIT(7) +#define BIT_PWR_ST_8814B BIT(6) +#define BIT_WMAC_TCR_UPD_TIMIE_8814B BIT(5) +#define BIT_WMAC_TCR_UPD_HGQMD_8814B BIT(4) +#define BIT_VHTSIGA1_TXPS_8814B BIT(3) +#define BIT_PAD_SEL_8814B BIT(2) +#define BIT_DIS_GCLK_8814B BIT(1) +#define BIT_WMAC_TCRPWRMGT_HWACT_EN_8814B BIT(0) + +/* 2 REG_RCR_8814B (RECEIVE CONFIGURATION REGISTER) */ +#define BIT_APP_FCS_8814B BIT(31) +#define BIT_APP_MIC_8814B BIT(30) +#define BIT_APP_ICV_8814B BIT(29) +#define BIT_APP_PHYSTS_8814B BIT(28) +#define BIT_APP_BASSN_8814B BIT(27) +#define BIT_VHT_DACK_8814B BIT(26) +#define BIT_TCPOFLD_EN_8814B BIT(25) +#define BIT_ENADDRCAM_8814B BIT(24) +#define BIT_LSIGEN_8814B BIT(23) +#define BIT_MFBEN_8814B BIT(22) +#define BIT_DISCHKPPDLLEN_8814B BIT(21) +#define BIT_PKTCTL_DLEN_8814B BIT(20) +#define BIT_DISGCLK_8814B BIT(19) +#define BIT_TIM_PARSER_EN_8814B BIT(18) +#define BIT_BC_MD_EN_8814B BIT(17) +#define BIT_UC_MD_EN_8814B BIT(16) +#define BIT_RXSK_PERPKT_8814B BIT(15) +#define BIT_HTC_LOC_CTRL_8814B BIT(14) +#define BIT_ACK_WITH_CBSSID_DATA_OPTION_8814B BIT(13) +#define BIT_RPFM_CAM_ENABLE_8814B BIT(12) +#define BIT_TA_BCN_8814B BIT(11) +#define BIT_DISDECMYPKT_8814B BIT(10) +#define BIT_AICV_8814B BIT(9) +#define BIT_ACRC32_8814B BIT(8) +#define BIT_CBSSID_BCN_8814B BIT(7) +#define BIT_CBSSID_DATA_8814B BIT(6) +#define BIT_APWRMGT_8814B BIT(5) +#define BIT_ADD3_8814B BIT(4) +#define BIT_AB_8814B BIT(3) +#define BIT_AM_8814B BIT(2) +#define BIT_APM_8814B BIT(1) +#define BIT_AAP_8814B BIT(0) + +/* 2 REG_RX_PKT_LIMIT_8814B (RX PACKET LENGTH LIMIT REGISTER) */ + +#define BIT_SHIFT_RXPKTLMT_8814B 0 +#define BIT_MASK_RXPKTLMT_8814B 0x3f +#define BIT_RXPKTLMT_8814B(x) \ + (((x) & BIT_MASK_RXPKTLMT_8814B) << BIT_SHIFT_RXPKTLMT_8814B) +#define BITS_RXPKTLMT_8814B \ + (BIT_MASK_RXPKTLMT_8814B << BIT_SHIFT_RXPKTLMT_8814B) +#define BIT_CLEAR_RXPKTLMT_8814B(x) ((x) & (~BITS_RXPKTLMT_8814B)) +#define BIT_GET_RXPKTLMT_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKTLMT_8814B) & BIT_MASK_RXPKTLMT_8814B) +#define BIT_SET_RXPKTLMT_8814B(x, v) \ + (BIT_CLEAR_RXPKTLMT_8814B(x) | BIT_RXPKTLMT_8814B(v)) + +/* 2 REG_RX_DLK_TIME_8814B (RX DEADLOCK TIME REGISTER) */ + +#define BIT_SHIFT_RX_DLK_TIME_8814B 0 +#define BIT_MASK_RX_DLK_TIME_8814B 0xff +#define BIT_RX_DLK_TIME_8814B(x) \ + (((x) & BIT_MASK_RX_DLK_TIME_8814B) << BIT_SHIFT_RX_DLK_TIME_8814B) +#define BITS_RX_DLK_TIME_8814B \ + (BIT_MASK_RX_DLK_TIME_8814B << BIT_SHIFT_RX_DLK_TIME_8814B) +#define BIT_CLEAR_RX_DLK_TIME_8814B(x) ((x) & (~BITS_RX_DLK_TIME_8814B)) +#define BIT_GET_RX_DLK_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_RX_DLK_TIME_8814B) & BIT_MASK_RX_DLK_TIME_8814B) +#define BIT_SET_RX_DLK_TIME_8814B(x, v) \ + (BIT_CLEAR_RX_DLK_TIME_8814B(x) | BIT_RX_DLK_TIME_8814B(v)) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RX_DRVINFO_SZ_8814B (RX DRIVER INFO SIZE REGISTER) */ +#define BIT_PHYSTS_PER_PKT_MODE_8814B BIT(7) + +#define BIT_SHIFT_DRVINFO_SZ_V1_8814B 0 +#define BIT_MASK_DRVINFO_SZ_V1_8814B 0xf +#define BIT_DRVINFO_SZ_V1_8814B(x) \ + (((x) & BIT_MASK_DRVINFO_SZ_V1_8814B) << BIT_SHIFT_DRVINFO_SZ_V1_8814B) +#define BITS_DRVINFO_SZ_V1_8814B \ + (BIT_MASK_DRVINFO_SZ_V1_8814B << BIT_SHIFT_DRVINFO_SZ_V1_8814B) +#define BIT_CLEAR_DRVINFO_SZ_V1_8814B(x) ((x) & (~BITS_DRVINFO_SZ_V1_8814B)) +#define BIT_GET_DRVINFO_SZ_V1_8814B(x) \ + (((x) >> BIT_SHIFT_DRVINFO_SZ_V1_8814B) & BIT_MASK_DRVINFO_SZ_V1_8814B) +#define BIT_SET_DRVINFO_SZ_V1_8814B(x, v) \ + (BIT_CLEAR_DRVINFO_SZ_V1_8814B(x) | BIT_DRVINFO_SZ_V1_8814B(v)) + +/* 2 REG_MACID_8814B (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_V1_8814B 0 +#define BIT_MASK_MACID_V1_8814B 0xffffffffL +#define BIT_MACID_V1_8814B(x) \ + (((x) & BIT_MASK_MACID_V1_8814B) << BIT_SHIFT_MACID_V1_8814B) +#define BITS_MACID_V1_8814B \ + (BIT_MASK_MACID_V1_8814B << BIT_SHIFT_MACID_V1_8814B) +#define BIT_CLEAR_MACID_V1_8814B(x) ((x) & (~BITS_MACID_V1_8814B)) +#define BIT_GET_MACID_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_V1_8814B) & BIT_MASK_MACID_V1_8814B) +#define BIT_SET_MACID_V1_8814B(x, v) \ + (BIT_CLEAR_MACID_V1_8814B(x) | BIT_MACID_V1_8814B(v)) + +/* 2 REG_MACID_H_8814B (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_H_V1_8814B 0 +#define BIT_MASK_MACID_H_V1_8814B 0xffff +#define BIT_MACID_H_V1_8814B(x) \ + (((x) & BIT_MASK_MACID_H_V1_8814B) << BIT_SHIFT_MACID_H_V1_8814B) +#define BITS_MACID_H_V1_8814B \ + (BIT_MASK_MACID_H_V1_8814B << BIT_SHIFT_MACID_H_V1_8814B) +#define BIT_CLEAR_MACID_H_V1_8814B(x) ((x) & (~BITS_MACID_H_V1_8814B)) +#define BIT_GET_MACID_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID_H_V1_8814B) & BIT_MASK_MACID_H_V1_8814B) +#define BIT_SET_MACID_H_V1_8814B(x, v) \ + (BIT_CLEAR_MACID_H_V1_8814B(x) | BIT_MACID_H_V1_8814B(v)) + +/* 2 REG_BSSID_8814B (BSSID REGISTER) */ + +#define BIT_SHIFT_BSSID_V1_8814B 0 +#define BIT_MASK_BSSID_V1_8814B 0xffffffffL +#define BIT_BSSID_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID_V1_8814B) << BIT_SHIFT_BSSID_V1_8814B) +#define BITS_BSSID_V1_8814B \ + (BIT_MASK_BSSID_V1_8814B << BIT_SHIFT_BSSID_V1_8814B) +#define BIT_CLEAR_BSSID_V1_8814B(x) ((x) & (~BITS_BSSID_V1_8814B)) +#define BIT_GET_BSSID_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID_V1_8814B) & BIT_MASK_BSSID_V1_8814B) +#define BIT_SET_BSSID_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID_V1_8814B(x) | BIT_BSSID_V1_8814B(v)) + +/* 2 REG_BSSID_H_8814B (BSSID REGISTER) */ + +/* 2 REG_NOT_VALID_8814B */ + +#define BIT_SHIFT_BSSID_H_V1_8814B 0 +#define BIT_MASK_BSSID_H_V1_8814B 0xffff +#define BIT_BSSID_H_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID_H_V1_8814B) << BIT_SHIFT_BSSID_H_V1_8814B) +#define BITS_BSSID_H_V1_8814B \ + (BIT_MASK_BSSID_H_V1_8814B << BIT_SHIFT_BSSID_H_V1_8814B) +#define BIT_CLEAR_BSSID_H_V1_8814B(x) ((x) & (~BITS_BSSID_H_V1_8814B)) +#define BIT_GET_BSSID_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID_H_V1_8814B) & BIT_MASK_BSSID_H_V1_8814B) +#define BIT_SET_BSSID_H_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID_H_V1_8814B(x) | BIT_BSSID_H_V1_8814B(v)) + +/* 2 REG_MAR_8814B (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_V1_8814B 0 +#define BIT_MASK_MAR_V1_8814B 0xffffffffL +#define BIT_MAR_V1_8814B(x) \ + (((x) & BIT_MASK_MAR_V1_8814B) << BIT_SHIFT_MAR_V1_8814B) +#define BITS_MAR_V1_8814B (BIT_MASK_MAR_V1_8814B << BIT_SHIFT_MAR_V1_8814B) +#define BIT_CLEAR_MAR_V1_8814B(x) ((x) & (~BITS_MAR_V1_8814B)) +#define BIT_GET_MAR_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MAR_V1_8814B) & BIT_MASK_MAR_V1_8814B) +#define BIT_SET_MAR_V1_8814B(x, v) \ + (BIT_CLEAR_MAR_V1_8814B(x) | BIT_MAR_V1_8814B(v)) + +/* 2 REG_MAR_H_8814B (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_H_V1_8814B 0 +#define BIT_MASK_MAR_H_V1_8814B 0xffffffffL +#define BIT_MAR_H_V1_8814B(x) \ + (((x) & BIT_MASK_MAR_H_V1_8814B) << BIT_SHIFT_MAR_H_V1_8814B) +#define BITS_MAR_H_V1_8814B \ + (BIT_MASK_MAR_H_V1_8814B << BIT_SHIFT_MAR_H_V1_8814B) +#define BIT_CLEAR_MAR_H_V1_8814B(x) ((x) & (~BITS_MAR_H_V1_8814B)) +#define BIT_GET_MAR_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MAR_H_V1_8814B) & BIT_MASK_MAR_H_V1_8814B) +#define BIT_SET_MAR_H_V1_8814B(x, v) \ + (BIT_CLEAR_MAR_H_V1_8814B(x) | BIT_MAR_H_V1_8814B(v)) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_WMAC_DEBUG_SEL_8814B */ + +#define BIT_SHIFT_WMAC_ARB_DBG_SEL_8814B 3 +#define BIT_MASK_WMAC_ARB_DBG_SEL_8814B 0x3 +#define BIT_WMAC_ARB_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_WMAC_ARB_DBG_SEL_8814B) \ + << BIT_SHIFT_WMAC_ARB_DBG_SEL_8814B) +#define BITS_WMAC_ARB_DBG_SEL_8814B \ + (BIT_MASK_WMAC_ARB_DBG_SEL_8814B << BIT_SHIFT_WMAC_ARB_DBG_SEL_8814B) +#define BIT_CLEAR_WMAC_ARB_DBG_SEL_8814B(x) \ + ((x) & (~BITS_WMAC_ARB_DBG_SEL_8814B)) +#define BIT_GET_WMAC_ARB_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_ARB_DBG_SEL_8814B) & \ + BIT_MASK_WMAC_ARB_DBG_SEL_8814B) +#define BIT_SET_WMAC_ARB_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_WMAC_ARB_DBG_SEL_8814B(x) | BIT_WMAC_ARB_DBG_SEL_8814B(v)) + +#define BIT_WMAC_EXT_DBG_SEL_8814B BIT(2) + +#define BIT_SHIFT_WMAC_MU_DBGSEL_V1_8814B 0 +#define BIT_MASK_WMAC_MU_DBGSEL_V1_8814B 0x3 +#define BIT_WMAC_MU_DBGSEL_V1_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_DBGSEL_V1_8814B) \ + << BIT_SHIFT_WMAC_MU_DBGSEL_V1_8814B) +#define BITS_WMAC_MU_DBGSEL_V1_8814B \ + (BIT_MASK_WMAC_MU_DBGSEL_V1_8814B << BIT_SHIFT_WMAC_MU_DBGSEL_V1_8814B) +#define BIT_CLEAR_WMAC_MU_DBGSEL_V1_8814B(x) \ + ((x) & (~BITS_WMAC_MU_DBGSEL_V1_8814B)) +#define BIT_GET_WMAC_MU_DBGSEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_DBGSEL_V1_8814B) & \ + BIT_MASK_WMAC_MU_DBGSEL_V1_8814B) +#define BIT_SET_WMAC_MU_DBGSEL_V1_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_DBGSEL_V1_8814B(x) | BIT_WMAC_MU_DBGSEL_V1_8814B(v)) + +/* 2 REG_WMAC_TCR_TSFT_OFS_8814B */ + +#define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8814B 0 +#define BIT_MASK_WMAC_TCR_TSFT_OFS_8814B 0xffff +#define BIT_WMAC_TCR_TSFT_OFS_8814B(x) \ + (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8814B) \ + << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8814B) +#define BITS_WMAC_TCR_TSFT_OFS_8814B \ + (BIT_MASK_WMAC_TCR_TSFT_OFS_8814B << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8814B) +#define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8814B(x) \ + ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8814B)) +#define BIT_GET_WMAC_TCR_TSFT_OFS_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8814B) & \ + BIT_MASK_WMAC_TCR_TSFT_OFS_8814B) +#define BIT_SET_WMAC_TCR_TSFT_OFS_8814B(x, v) \ + (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8814B(x) | BIT_WMAC_TCR_TSFT_OFS_8814B(v)) + +/* 2 REG_UDF_THSD_8814B */ +#define BIT_UDF_THSD_V1_8814B BIT(7) + +#define BIT_SHIFT_UDF_THSD_VALUE_8814B 0 +#define BIT_MASK_UDF_THSD_VALUE_8814B 0x7f +#define BIT_UDF_THSD_VALUE_8814B(x) \ + (((x) & BIT_MASK_UDF_THSD_VALUE_8814B) \ + << BIT_SHIFT_UDF_THSD_VALUE_8814B) +#define BITS_UDF_THSD_VALUE_8814B \ + (BIT_MASK_UDF_THSD_VALUE_8814B << BIT_SHIFT_UDF_THSD_VALUE_8814B) +#define BIT_CLEAR_UDF_THSD_VALUE_8814B(x) ((x) & (~BITS_UDF_THSD_VALUE_8814B)) +#define BIT_GET_UDF_THSD_VALUE_8814B(x) \ + (((x) >> BIT_SHIFT_UDF_THSD_VALUE_8814B) & \ + BIT_MASK_UDF_THSD_VALUE_8814B) +#define BIT_SET_UDF_THSD_VALUE_8814B(x, v) \ + (BIT_CLEAR_UDF_THSD_VALUE_8814B(x) | BIT_UDF_THSD_VALUE_8814B(v)) + +/* 2 REG_ZLD_NUM_8814B */ + +#define BIT_SHIFT_ZLD_NUM_8814B 0 +#define BIT_MASK_ZLD_NUM_8814B 0xff +#define BIT_ZLD_NUM_8814B(x) \ + (((x) & BIT_MASK_ZLD_NUM_8814B) << BIT_SHIFT_ZLD_NUM_8814B) +#define BITS_ZLD_NUM_8814B (BIT_MASK_ZLD_NUM_8814B << BIT_SHIFT_ZLD_NUM_8814B) +#define BIT_CLEAR_ZLD_NUM_8814B(x) ((x) & (~BITS_ZLD_NUM_8814B)) +#define BIT_GET_ZLD_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_ZLD_NUM_8814B) & BIT_MASK_ZLD_NUM_8814B) +#define BIT_SET_ZLD_NUM_8814B(x, v) \ + (BIT_CLEAR_ZLD_NUM_8814B(x) | BIT_ZLD_NUM_8814B(v)) + +/* 2 REG_STMP_THSD_8814B */ + +#define BIT_SHIFT_STMP_THSD_8814B 0 +#define BIT_MASK_STMP_THSD_8814B 0xff +#define BIT_STMP_THSD_8814B(x) \ + (((x) & BIT_MASK_STMP_THSD_8814B) << BIT_SHIFT_STMP_THSD_8814B) +#define BITS_STMP_THSD_8814B \ + (BIT_MASK_STMP_THSD_8814B << BIT_SHIFT_STMP_THSD_8814B) +#define BIT_CLEAR_STMP_THSD_8814B(x) ((x) & (~BITS_STMP_THSD_8814B)) +#define BIT_GET_STMP_THSD_8814B(x) \ + (((x) >> BIT_SHIFT_STMP_THSD_8814B) & BIT_MASK_STMP_THSD_8814B) +#define BIT_SET_STMP_THSD_8814B(x, v) \ + (BIT_CLEAR_STMP_THSD_8814B(x) | BIT_STMP_THSD_8814B(v)) + +/* 2 REG_WMAC_TXTIMEOUT_8814B */ + +#define BIT_SHIFT_WMAC_TXTIMEOUT_8814B 0 +#define BIT_MASK_WMAC_TXTIMEOUT_8814B 0xff +#define BIT_WMAC_TXTIMEOUT_8814B(x) \ + (((x) & BIT_MASK_WMAC_TXTIMEOUT_8814B) \ + << BIT_SHIFT_WMAC_TXTIMEOUT_8814B) +#define BITS_WMAC_TXTIMEOUT_8814B \ + (BIT_MASK_WMAC_TXTIMEOUT_8814B << BIT_SHIFT_WMAC_TXTIMEOUT_8814B) +#define BIT_CLEAR_WMAC_TXTIMEOUT_8814B(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8814B)) +#define BIT_GET_WMAC_TXTIMEOUT_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8814B) & \ + BIT_MASK_WMAC_TXTIMEOUT_8814B) +#define BIT_SET_WMAC_TXTIMEOUT_8814B(x, v) \ + (BIT_CLEAR_WMAC_TXTIMEOUT_8814B(x) | BIT_WMAC_TXTIMEOUT_8814B(v)) + +/* 2 REG_MCU_TEST_2_V1_8814B */ + +#define BIT_SHIFT_MCU_RSVD_2_V1_8814B 0 +#define BIT_MASK_MCU_RSVD_2_V1_8814B 0xffff +#define BIT_MCU_RSVD_2_V1_8814B(x) \ + (((x) & BIT_MASK_MCU_RSVD_2_V1_8814B) << BIT_SHIFT_MCU_RSVD_2_V1_8814B) +#define BITS_MCU_RSVD_2_V1_8814B \ + (BIT_MASK_MCU_RSVD_2_V1_8814B << BIT_SHIFT_MCU_RSVD_2_V1_8814B) +#define BIT_CLEAR_MCU_RSVD_2_V1_8814B(x) ((x) & (~BITS_MCU_RSVD_2_V1_8814B)) +#define BIT_GET_MCU_RSVD_2_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MCU_RSVD_2_V1_8814B) & BIT_MASK_MCU_RSVD_2_V1_8814B) +#define BIT_SET_MCU_RSVD_2_V1_8814B(x, v) \ + (BIT_CLEAR_MCU_RSVD_2_V1_8814B(x) | BIT_MCU_RSVD_2_V1_8814B(v)) + +/* 2 REG_USTIME_EDCA_8814B (US TIME TUNING FOR EDCA REGISTER) */ + +#define BIT_SHIFT_USTIME_EDCA_8814B 0 +#define BIT_MASK_USTIME_EDCA_8814B 0xff +#define BIT_USTIME_EDCA_8814B(x) \ + (((x) & BIT_MASK_USTIME_EDCA_8814B) << BIT_SHIFT_USTIME_EDCA_8814B) +#define BITS_USTIME_EDCA_8814B \ + (BIT_MASK_USTIME_EDCA_8814B << BIT_SHIFT_USTIME_EDCA_8814B) +#define BIT_CLEAR_USTIME_EDCA_8814B(x) ((x) & (~BITS_USTIME_EDCA_8814B)) +#define BIT_GET_USTIME_EDCA_8814B(x) \ + (((x) >> BIT_SHIFT_USTIME_EDCA_8814B) & BIT_MASK_USTIME_EDCA_8814B) +#define BIT_SET_USTIME_EDCA_8814B(x, v) \ + (BIT_CLEAR_USTIME_EDCA_8814B(x) | BIT_USTIME_EDCA_8814B(v)) + +/* 2 REG_ACKTO_CCK_8814B (ACK TIMEOUT REGISTER FOR CCK RATE) */ + +#define BIT_SHIFT_ACKTO_CCK_8814B 0 +#define BIT_MASK_ACKTO_CCK_8814B 0xff +#define BIT_ACKTO_CCK_8814B(x) \ + (((x) & BIT_MASK_ACKTO_CCK_8814B) << BIT_SHIFT_ACKTO_CCK_8814B) +#define BITS_ACKTO_CCK_8814B \ + (BIT_MASK_ACKTO_CCK_8814B << BIT_SHIFT_ACKTO_CCK_8814B) +#define BIT_CLEAR_ACKTO_CCK_8814B(x) ((x) & (~BITS_ACKTO_CCK_8814B)) +#define BIT_GET_ACKTO_CCK_8814B(x) \ + (((x) >> BIT_SHIFT_ACKTO_CCK_8814B) & BIT_MASK_ACKTO_CCK_8814B) +#define BIT_SET_ACKTO_CCK_8814B(x, v) \ + (BIT_CLEAR_ACKTO_CCK_8814B(x) | BIT_ACKTO_CCK_8814B(v)) + +/* 2 REG_MAC_SPEC_SIFS_8814B (SPECIFICATION SIFS REGISTER) */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_8814B 8 +#define BIT_MASK_SPEC_SIFS_OFDM_8814B 0xff +#define BIT_SPEC_SIFS_OFDM_8814B(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_8814B) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_8814B) +#define BITS_SPEC_SIFS_OFDM_8814B \ + (BIT_MASK_SPEC_SIFS_OFDM_8814B << BIT_SHIFT_SPEC_SIFS_OFDM_8814B) +#define BIT_CLEAR_SPEC_SIFS_OFDM_8814B(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8814B)) +#define BIT_GET_SPEC_SIFS_OFDM_8814B(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8814B) & \ + BIT_MASK_SPEC_SIFS_OFDM_8814B) +#define BIT_SET_SPEC_SIFS_OFDM_8814B(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_8814B(x) | BIT_SPEC_SIFS_OFDM_8814B(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_8814B 0 +#define BIT_MASK_SPEC_SIFS_CCK_8814B 0xff +#define BIT_SPEC_SIFS_CCK_8814B(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_8814B) << BIT_SHIFT_SPEC_SIFS_CCK_8814B) +#define BITS_SPEC_SIFS_CCK_8814B \ + (BIT_MASK_SPEC_SIFS_CCK_8814B << BIT_SHIFT_SPEC_SIFS_CCK_8814B) +#define BIT_CLEAR_SPEC_SIFS_CCK_8814B(x) ((x) & (~BITS_SPEC_SIFS_CCK_8814B)) +#define BIT_GET_SPEC_SIFS_CCK_8814B(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8814B) & BIT_MASK_SPEC_SIFS_CCK_8814B) +#define BIT_SET_SPEC_SIFS_CCK_8814B(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_8814B(x) | BIT_SPEC_SIFS_CCK_8814B(v)) + +/* 2 REG_RESP_SIFS_CCK_8814B (RESPONSE SIFS FOR CCK REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_CCK_8814B 8 +#define BIT_MASK_SIFS_R2T_CCK_8814B 0xff +#define BIT_SIFS_R2T_CCK_8814B(x) \ + (((x) & BIT_MASK_SIFS_R2T_CCK_8814B) << BIT_SHIFT_SIFS_R2T_CCK_8814B) +#define BITS_SIFS_R2T_CCK_8814B \ + (BIT_MASK_SIFS_R2T_CCK_8814B << BIT_SHIFT_SIFS_R2T_CCK_8814B) +#define BIT_CLEAR_SIFS_R2T_CCK_8814B(x) ((x) & (~BITS_SIFS_R2T_CCK_8814B)) +#define BIT_GET_SIFS_R2T_CCK_8814B(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_CCK_8814B) & BIT_MASK_SIFS_R2T_CCK_8814B) +#define BIT_SET_SIFS_R2T_CCK_8814B(x, v) \ + (BIT_CLEAR_SIFS_R2T_CCK_8814B(x) | BIT_SIFS_R2T_CCK_8814B(v)) + +#define BIT_SHIFT_SIFS_T2T_CCK_8814B 0 +#define BIT_MASK_SIFS_T2T_CCK_8814B 0xff +#define BIT_SIFS_T2T_CCK_8814B(x) \ + (((x) & BIT_MASK_SIFS_T2T_CCK_8814B) << BIT_SHIFT_SIFS_T2T_CCK_8814B) +#define BITS_SIFS_T2T_CCK_8814B \ + (BIT_MASK_SIFS_T2T_CCK_8814B << BIT_SHIFT_SIFS_T2T_CCK_8814B) +#define BIT_CLEAR_SIFS_T2T_CCK_8814B(x) ((x) & (~BITS_SIFS_T2T_CCK_8814B)) +#define BIT_GET_SIFS_T2T_CCK_8814B(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_CCK_8814B) & BIT_MASK_SIFS_T2T_CCK_8814B) +#define BIT_SET_SIFS_T2T_CCK_8814B(x, v) \ + (BIT_CLEAR_SIFS_T2T_CCK_8814B(x) | BIT_SIFS_T2T_CCK_8814B(v)) + +/* 2 REG_RESP_SIFS_OFDM_8814B (RESPONSE SIFS FOR OFDM REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_OFDM_8814B 8 +#define BIT_MASK_SIFS_R2T_OFDM_8814B 0xff +#define BIT_SIFS_R2T_OFDM_8814B(x) \ + (((x) & BIT_MASK_SIFS_R2T_OFDM_8814B) << BIT_SHIFT_SIFS_R2T_OFDM_8814B) +#define BITS_SIFS_R2T_OFDM_8814B \ + (BIT_MASK_SIFS_R2T_OFDM_8814B << BIT_SHIFT_SIFS_R2T_OFDM_8814B) +#define BIT_CLEAR_SIFS_R2T_OFDM_8814B(x) ((x) & (~BITS_SIFS_R2T_OFDM_8814B)) +#define BIT_GET_SIFS_R2T_OFDM_8814B(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_OFDM_8814B) & BIT_MASK_SIFS_R2T_OFDM_8814B) +#define BIT_SET_SIFS_R2T_OFDM_8814B(x, v) \ + (BIT_CLEAR_SIFS_R2T_OFDM_8814B(x) | BIT_SIFS_R2T_OFDM_8814B(v)) + +#define BIT_SHIFT_SIFS_T2T_OFDM_8814B 0 +#define BIT_MASK_SIFS_T2T_OFDM_8814B 0xff +#define BIT_SIFS_T2T_OFDM_8814B(x) \ + (((x) & BIT_MASK_SIFS_T2T_OFDM_8814B) << BIT_SHIFT_SIFS_T2T_OFDM_8814B) +#define BITS_SIFS_T2T_OFDM_8814B \ + (BIT_MASK_SIFS_T2T_OFDM_8814B << BIT_SHIFT_SIFS_T2T_OFDM_8814B) +#define BIT_CLEAR_SIFS_T2T_OFDM_8814B(x) ((x) & (~BITS_SIFS_T2T_OFDM_8814B)) +#define BIT_GET_SIFS_T2T_OFDM_8814B(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_OFDM_8814B) & BIT_MASK_SIFS_T2T_OFDM_8814B) +#define BIT_SET_SIFS_T2T_OFDM_8814B(x, v) \ + (BIT_CLEAR_SIFS_T2T_OFDM_8814B(x) | BIT_SIFS_T2T_OFDM_8814B(v)) + +/* 2 REG_ACKTO_8814B (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_ACKTO_8814B 0 +#define BIT_MASK_ACKTO_8814B 0xff +#define BIT_ACKTO_8814B(x) \ + (((x) & BIT_MASK_ACKTO_8814B) << BIT_SHIFT_ACKTO_8814B) +#define BITS_ACKTO_8814B (BIT_MASK_ACKTO_8814B << BIT_SHIFT_ACKTO_8814B) +#define BIT_CLEAR_ACKTO_8814B(x) ((x) & (~BITS_ACKTO_8814B)) +#define BIT_GET_ACKTO_8814B(x) \ + (((x) >> BIT_SHIFT_ACKTO_8814B) & BIT_MASK_ACKTO_8814B) +#define BIT_SET_ACKTO_8814B(x, v) \ + (BIT_CLEAR_ACKTO_8814B(x) | BIT_ACKTO_8814B(v)) + +/* 2 REG_CTS2TO_8814B (CTS2 TIMEOUT REGISTER) */ + +#define BIT_SHIFT_CTS2TO_8814B 0 +#define BIT_MASK_CTS2TO_8814B 0xff +#define BIT_CTS2TO_8814B(x) \ + (((x) & BIT_MASK_CTS2TO_8814B) << BIT_SHIFT_CTS2TO_8814B) +#define BITS_CTS2TO_8814B (BIT_MASK_CTS2TO_8814B << BIT_SHIFT_CTS2TO_8814B) +#define BIT_CLEAR_CTS2TO_8814B(x) ((x) & (~BITS_CTS2TO_8814B)) +#define BIT_GET_CTS2TO_8814B(x) \ + (((x) >> BIT_SHIFT_CTS2TO_8814B) & BIT_MASK_CTS2TO_8814B) +#define BIT_SET_CTS2TO_8814B(x, v) \ + (BIT_CLEAR_CTS2TO_8814B(x) | BIT_CTS2TO_8814B(v)) + +/* 2 REG_EIFS_8814B (EIFS REGISTER) */ + +#define BIT_SHIFT_EIFS_8814B 0 +#define BIT_MASK_EIFS_8814B 0xffff +#define BIT_EIFS_8814B(x) (((x) & BIT_MASK_EIFS_8814B) << BIT_SHIFT_EIFS_8814B) +#define BITS_EIFS_8814B (BIT_MASK_EIFS_8814B << BIT_SHIFT_EIFS_8814B) +#define BIT_CLEAR_EIFS_8814B(x) ((x) & (~BITS_EIFS_8814B)) +#define BIT_GET_EIFS_8814B(x) \ + (((x) >> BIT_SHIFT_EIFS_8814B) & BIT_MASK_EIFS_8814B) +#define BIT_SET_EIFS_8814B(x, v) (BIT_CLEAR_EIFS_8814B(x) | BIT_EIFS_8814B(v)) + +/* 2 REG_RPFM_MAP0_8814B */ +#define BIT_MGT_RPFM15EN_8814B BIT(15) +#define BIT_MGT_RPFM14EN_8814B BIT(14) +#define BIT_MGT_RPFM13EN_8814B BIT(13) +#define BIT_MGT_RPFM12EN_8814B BIT(12) +#define BIT_MGT_RPFM11EN_8814B BIT(11) +#define BIT_MGT_RPFM10EN_8814B BIT(10) +#define BIT_MGT_RPFM9EN_8814B BIT(9) +#define BIT_MGT_RPFM8EN_8814B BIT(8) +#define BIT_MGT_RPFM7EN_8814B BIT(7) +#define BIT_MGT_RPFM6EN_8814B BIT(6) +#define BIT_MGT_RPFM5EN_8814B BIT(5) +#define BIT_MGT_RPFM4EN_8814B BIT(4) +#define BIT_MGT_RPFM3EN_8814B BIT(3) +#define BIT_MGT_RPFM2EN_8814B BIT(2) +#define BIT_MGT_RPFM1EN_8814B BIT(1) +#define BIT_MGT_RPFM0EN_8814B BIT(0) + +/* 2 REG_RPFM_MAP1_V1_8814B */ +#define BIT_DATA_RPFM15EN_8814B BIT(15) +#define BIT_DATA_RPFM14EN_8814B BIT(14) +#define BIT_DATA_RPFM13EN_8814B BIT(13) +#define BIT_DATA_RPFM12EN_8814B BIT(12) +#define BIT_DATA_RPFM11EN_8814B BIT(11) +#define BIT_DATA_RPFM10EN_8814B BIT(10) +#define BIT_DATA_RPFM9EN_8814B BIT(9) +#define BIT_DATA_RPFM8EN_8814B BIT(8) +#define BIT_DATA_RPFM7EN_8814B BIT(7) +#define BIT_DATA_RPFM6EN_8814B BIT(6) +#define BIT_DATA_RPFM5EN_8814B BIT(5) +#define BIT_DATA_RPFM4EN_8814B BIT(4) +#define BIT_DATA_RPFM3EN_8814B BIT(3) +#define BIT_DATA_RPFM2EN_8814B BIT(2) +#define BIT_DATA_RPFM1EN_8814B BIT(1) +#define BIT_DATA_RPFM0EN_8814B BIT(0) + +/* 2 REG_RPFM_CAM_CMD_8814B (RX PAYLOAD FRAME MASK CAM COMMAND REGISTER) */ +#define BIT_RPFM_CAM_POLLING_8814B BIT(31) +#define BIT_RPFM_CAM_CLR_8814B BIT(30) +#define BIT_RPFM_CAM_WE_8814B BIT(16) + +#define BIT_SHIFT_RPFM_CAM_ADDR_8814B 0 +#define BIT_MASK_RPFM_CAM_ADDR_8814B 0x7f +#define BIT_RPFM_CAM_ADDR_8814B(x) \ + (((x) & BIT_MASK_RPFM_CAM_ADDR_8814B) << BIT_SHIFT_RPFM_CAM_ADDR_8814B) +#define BITS_RPFM_CAM_ADDR_8814B \ + (BIT_MASK_RPFM_CAM_ADDR_8814B << BIT_SHIFT_RPFM_CAM_ADDR_8814B) +#define BIT_CLEAR_RPFM_CAM_ADDR_8814B(x) ((x) & (~BITS_RPFM_CAM_ADDR_8814B)) +#define BIT_GET_RPFM_CAM_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_ADDR_8814B) & BIT_MASK_RPFM_CAM_ADDR_8814B) +#define BIT_SET_RPFM_CAM_ADDR_8814B(x, v) \ + (BIT_CLEAR_RPFM_CAM_ADDR_8814B(x) | BIT_RPFM_CAM_ADDR_8814B(v)) + +/* 2 REG_RPFM_CAM_RWD_8814B (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_RPFM_CAM_RWD_8814B 0 +#define BIT_MASK_RPFM_CAM_RWD_8814B 0xffffffffL +#define BIT_RPFM_CAM_RWD_8814B(x) \ + (((x) & BIT_MASK_RPFM_CAM_RWD_8814B) << BIT_SHIFT_RPFM_CAM_RWD_8814B) +#define BITS_RPFM_CAM_RWD_8814B \ + (BIT_MASK_RPFM_CAM_RWD_8814B << BIT_SHIFT_RPFM_CAM_RWD_8814B) +#define BIT_CLEAR_RPFM_CAM_RWD_8814B(x) ((x) & (~BITS_RPFM_CAM_RWD_8814B)) +#define BIT_GET_RPFM_CAM_RWD_8814B(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_RWD_8814B) & BIT_MASK_RPFM_CAM_RWD_8814B) +#define BIT_SET_RPFM_CAM_RWD_8814B(x, v) \ + (BIT_CLEAR_RPFM_CAM_RWD_8814B(x) | BIT_RPFM_CAM_RWD_8814B(v)) + +/* 2 REG_NAV_CTRL_8814B (NAV CONTROL REGISTER) */ + +#define BIT_SHIFT_NAV_UPPER_8814B 16 +#define BIT_MASK_NAV_UPPER_8814B 0xff +#define BIT_NAV_UPPER_8814B(x) \ + (((x) & BIT_MASK_NAV_UPPER_8814B) << BIT_SHIFT_NAV_UPPER_8814B) +#define BITS_NAV_UPPER_8814B \ + (BIT_MASK_NAV_UPPER_8814B << BIT_SHIFT_NAV_UPPER_8814B) +#define BIT_CLEAR_NAV_UPPER_8814B(x) ((x) & (~BITS_NAV_UPPER_8814B)) +#define BIT_GET_NAV_UPPER_8814B(x) \ + (((x) >> BIT_SHIFT_NAV_UPPER_8814B) & BIT_MASK_NAV_UPPER_8814B) +#define BIT_SET_NAV_UPPER_8814B(x, v) \ + (BIT_CLEAR_NAV_UPPER_8814B(x) | BIT_NAV_UPPER_8814B(v)) + +#define BIT_SHIFT_RXMYRTS_NAV_8814B 8 +#define BIT_MASK_RXMYRTS_NAV_8814B 0xf +#define BIT_RXMYRTS_NAV_8814B(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_8814B) << BIT_SHIFT_RXMYRTS_NAV_8814B) +#define BITS_RXMYRTS_NAV_8814B \ + (BIT_MASK_RXMYRTS_NAV_8814B << BIT_SHIFT_RXMYRTS_NAV_8814B) +#define BIT_CLEAR_RXMYRTS_NAV_8814B(x) ((x) & (~BITS_RXMYRTS_NAV_8814B)) +#define BIT_GET_RXMYRTS_NAV_8814B(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_8814B) & BIT_MASK_RXMYRTS_NAV_8814B) +#define BIT_SET_RXMYRTS_NAV_8814B(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_8814B(x) | BIT_RXMYRTS_NAV_8814B(v)) + +#define BIT_SHIFT_RTSRST_8814B 0 +#define BIT_MASK_RTSRST_8814B 0xff +#define BIT_RTSRST_8814B(x) \ + (((x) & BIT_MASK_RTSRST_8814B) << BIT_SHIFT_RTSRST_8814B) +#define BITS_RTSRST_8814B (BIT_MASK_RTSRST_8814B << BIT_SHIFT_RTSRST_8814B) +#define BIT_CLEAR_RTSRST_8814B(x) ((x) & (~BITS_RTSRST_8814B)) +#define BIT_GET_RTSRST_8814B(x) \ + (((x) >> BIT_SHIFT_RTSRST_8814B) & BIT_MASK_RTSRST_8814B) +#define BIT_SET_RTSRST_8814B(x, v) \ + (BIT_CLEAR_RTSRST_8814B(x) | BIT_RTSRST_8814B(v)) + +/* 2 REG_BACAMCMD_8814B (BLOCK ACK CAM COMMAND REGISTER) */ +#define BIT_BACAM_POLL_8814B BIT(31) +#define BIT_BACAM_RST_8814B BIT(17) +#define BIT_BACAM_RW_8814B BIT(16) + +#define BIT_SHIFT_TXSBM_8814B 14 +#define BIT_MASK_TXSBM_8814B 0x3 +#define BIT_TXSBM_8814B(x) \ + (((x) & BIT_MASK_TXSBM_8814B) << BIT_SHIFT_TXSBM_8814B) +#define BITS_TXSBM_8814B (BIT_MASK_TXSBM_8814B << BIT_SHIFT_TXSBM_8814B) +#define BIT_CLEAR_TXSBM_8814B(x) ((x) & (~BITS_TXSBM_8814B)) +#define BIT_GET_TXSBM_8814B(x) \ + (((x) >> BIT_SHIFT_TXSBM_8814B) & BIT_MASK_TXSBM_8814B) +#define BIT_SET_TXSBM_8814B(x, v) \ + (BIT_CLEAR_TXSBM_8814B(x) | BIT_TXSBM_8814B(v)) + +#define BIT_SHIFT_BACAM_ADDR_8814B 0 +#define BIT_MASK_BACAM_ADDR_8814B 0x3f +#define BIT_BACAM_ADDR_8814B(x) \ + (((x) & BIT_MASK_BACAM_ADDR_8814B) << BIT_SHIFT_BACAM_ADDR_8814B) +#define BITS_BACAM_ADDR_8814B \ + (BIT_MASK_BACAM_ADDR_8814B << BIT_SHIFT_BACAM_ADDR_8814B) +#define BIT_CLEAR_BACAM_ADDR_8814B(x) ((x) & (~BITS_BACAM_ADDR_8814B)) +#define BIT_GET_BACAM_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_BACAM_ADDR_8814B) & BIT_MASK_BACAM_ADDR_8814B) +#define BIT_SET_BACAM_ADDR_8814B(x, v) \ + (BIT_CLEAR_BACAM_ADDR_8814B(x) | BIT_BACAM_ADDR_8814B(v)) + +/* 2 REG_BACAMCONTENT_8814B (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_L_8814B 0 +#define BIT_MASK_BA_CONTENT_L_8814B 0xffffffffL +#define BIT_BA_CONTENT_L_8814B(x) \ + (((x) & BIT_MASK_BA_CONTENT_L_8814B) << BIT_SHIFT_BA_CONTENT_L_8814B) +#define BITS_BA_CONTENT_L_8814B \ + (BIT_MASK_BA_CONTENT_L_8814B << BIT_SHIFT_BA_CONTENT_L_8814B) +#define BIT_CLEAR_BA_CONTENT_L_8814B(x) ((x) & (~BITS_BA_CONTENT_L_8814B)) +#define BIT_GET_BA_CONTENT_L_8814B(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_L_8814B) & BIT_MASK_BA_CONTENT_L_8814B) +#define BIT_SET_BA_CONTENT_L_8814B(x, v) \ + (BIT_CLEAR_BA_CONTENT_L_8814B(x) | BIT_BA_CONTENT_L_8814B(v)) + +/* 2 REG_BACAMCONTENT_H_8814B (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_H_8814B 0 +#define BIT_MASK_BA_CONTENT_H_8814B 0xffffffffL +#define BIT_BA_CONTENT_H_8814B(x) \ + (((x) & BIT_MASK_BA_CONTENT_H_8814B) << BIT_SHIFT_BA_CONTENT_H_8814B) +#define BITS_BA_CONTENT_H_8814B \ + (BIT_MASK_BA_CONTENT_H_8814B << BIT_SHIFT_BA_CONTENT_H_8814B) +#define BIT_CLEAR_BA_CONTENT_H_8814B(x) ((x) & (~BITS_BA_CONTENT_H_8814B)) +#define BIT_GET_BA_CONTENT_H_8814B(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_H_8814B) & BIT_MASK_BA_CONTENT_H_8814B) +#define BIT_SET_BA_CONTENT_H_8814B(x, v) \ + (BIT_CLEAR_BA_CONTENT_H_8814B(x) | BIT_BA_CONTENT_H_8814B(v)) + +/* 2 REG_LBDLY_8814B (LOOPBACK DELAY REGISTER) */ + +#define BIT_SHIFT_LBDLY_8814B 0 +#define BIT_MASK_LBDLY_8814B 0x1f +#define BIT_LBDLY_8814B(x) \ + (((x) & BIT_MASK_LBDLY_8814B) << BIT_SHIFT_LBDLY_8814B) +#define BITS_LBDLY_8814B (BIT_MASK_LBDLY_8814B << BIT_SHIFT_LBDLY_8814B) +#define BIT_CLEAR_LBDLY_8814B(x) ((x) & (~BITS_LBDLY_8814B)) +#define BIT_GET_LBDLY_8814B(x) \ + (((x) >> BIT_SHIFT_LBDLY_8814B) & BIT_MASK_LBDLY_8814B) +#define BIT_SET_LBDLY_8814B(x, v) \ + (BIT_CLEAR_LBDLY_8814B(x) | BIT_LBDLY_8814B(v)) + +/* 2 REG_WMAC_BACAM_RPMEN_8814B */ + +#define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8814B 2 +#define BIT_MASK_BITMAP_SSNBK_COUNTER_8814B 0x3f +#define BIT_BITMAP_SSNBK_COUNTER_8814B(x) \ + (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8814B) \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8814B) +#define BITS_BITMAP_SSNBK_COUNTER_8814B \ + (BIT_MASK_BITMAP_SSNBK_COUNTER_8814B \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8814B) +#define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8814B(x) \ + ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8814B)) +#define BIT_GET_BITMAP_SSNBK_COUNTER_8814B(x) \ + (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8814B) & \ + BIT_MASK_BITMAP_SSNBK_COUNTER_8814B) +#define BIT_SET_BITMAP_SSNBK_COUNTER_8814B(x, v) \ + (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8814B(x) | \ + BIT_BITMAP_SSNBK_COUNTER_8814B(v)) + +#define BIT_BITMAP_EN_8814B BIT(1) +#define BIT_WMAC_BACAM_RPMEN_8814B BIT(0) + +/* 2 REG_TX_RX_8814B STATUS */ + +#define BIT_SHIFT_RXPKT_TYPE_8814B 2 +#define BIT_MASK_RXPKT_TYPE_8814B 0x3f +#define BIT_RXPKT_TYPE_8814B(x) \ + (((x) & BIT_MASK_RXPKT_TYPE_8814B) << BIT_SHIFT_RXPKT_TYPE_8814B) +#define BITS_RXPKT_TYPE_8814B \ + (BIT_MASK_RXPKT_TYPE_8814B << BIT_SHIFT_RXPKT_TYPE_8814B) +#define BIT_CLEAR_RXPKT_TYPE_8814B(x) ((x) & (~BITS_RXPKT_TYPE_8814B)) +#define BIT_GET_RXPKT_TYPE_8814B(x) \ + (((x) >> BIT_SHIFT_RXPKT_TYPE_8814B) & BIT_MASK_RXPKT_TYPE_8814B) +#define BIT_SET_RXPKT_TYPE_8814B(x, v) \ + (BIT_CLEAR_RXPKT_TYPE_8814B(x) | BIT_RXPKT_TYPE_8814B(v)) + +#define BIT_TXACT_IND_8814B BIT(1) +#define BIT_RXACT_IND_8814B BIT(0) + +/* 2 REG_WMAC_BITMAP_CTL_8814B */ +#define BIT_BITMAP_VO_8814B BIT(7) +#define BIT_BITMAP_VI_8814B BIT(6) +#define BIT_BITMAP_BE_8814B BIT(5) +#define BIT_BITMAP_BK_8814B BIT(4) + +#define BIT_SHIFT_BITMAP_CONDITION_8814B 2 +#define BIT_MASK_BITMAP_CONDITION_8814B 0x3 +#define BIT_BITMAP_CONDITION_8814B(x) \ + (((x) & BIT_MASK_BITMAP_CONDITION_8814B) \ + << BIT_SHIFT_BITMAP_CONDITION_8814B) +#define BITS_BITMAP_CONDITION_8814B \ + (BIT_MASK_BITMAP_CONDITION_8814B << BIT_SHIFT_BITMAP_CONDITION_8814B) +#define BIT_CLEAR_BITMAP_CONDITION_8814B(x) \ + ((x) & (~BITS_BITMAP_CONDITION_8814B)) +#define BIT_GET_BITMAP_CONDITION_8814B(x) \ + (((x) >> BIT_SHIFT_BITMAP_CONDITION_8814B) & \ + BIT_MASK_BITMAP_CONDITION_8814B) +#define BIT_SET_BITMAP_CONDITION_8814B(x, v) \ + (BIT_CLEAR_BITMAP_CONDITION_8814B(x) | BIT_BITMAP_CONDITION_8814B(v)) + +#define BIT_BITMAP_SSNBK_COUNTER_CLR_8814B BIT(1) +#define BIT_BITMAP_FORCE_8814B BIT(0) + +/* 2 REG_RXERR_RPT_8814B (RX ERROR REPORT REGISTER) */ + +#define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8814B 28 +#define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8814B 0xf +#define BIT_RXERR_RPT_SEL_V1_3_0_8814B(x) \ + (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8814B) \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8814B) +#define BITS_RXERR_RPT_SEL_V1_3_0_8814B \ + (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8814B \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8814B) +#define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8814B(x) \ + ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8814B)) +#define BIT_GET_RXERR_RPT_SEL_V1_3_0_8814B(x) \ + (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8814B) & \ + BIT_MASK_RXERR_RPT_SEL_V1_3_0_8814B) +#define BIT_SET_RXERR_RPT_SEL_V1_3_0_8814B(x, v) \ + (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8814B(x) | \ + BIT_RXERR_RPT_SEL_V1_3_0_8814B(v)) + +#define BIT_RXERR_RPT_RST_8814B BIT(27) +#define BIT_RXERR_RPT_SEL_V1_4_8814B BIT(26) +#define BIT_W1S_8814B BIT(23) +#define BIT_UD_SELECT_BSSID_8814B BIT(22) + +#define BIT_SHIFT_UD_SUB_TYPE_8814B 18 +#define BIT_MASK_UD_SUB_TYPE_8814B 0xf +#define BIT_UD_SUB_TYPE_8814B(x) \ + (((x) & BIT_MASK_UD_SUB_TYPE_8814B) << BIT_SHIFT_UD_SUB_TYPE_8814B) +#define BITS_UD_SUB_TYPE_8814B \ + (BIT_MASK_UD_SUB_TYPE_8814B << BIT_SHIFT_UD_SUB_TYPE_8814B) +#define BIT_CLEAR_UD_SUB_TYPE_8814B(x) ((x) & (~BITS_UD_SUB_TYPE_8814B)) +#define BIT_GET_UD_SUB_TYPE_8814B(x) \ + (((x) >> BIT_SHIFT_UD_SUB_TYPE_8814B) & BIT_MASK_UD_SUB_TYPE_8814B) +#define BIT_SET_UD_SUB_TYPE_8814B(x, v) \ + (BIT_CLEAR_UD_SUB_TYPE_8814B(x) | BIT_UD_SUB_TYPE_8814B(v)) + +#define BIT_SHIFT_UD_TYPE_8814B 16 +#define BIT_MASK_UD_TYPE_8814B 0x3 +#define BIT_UD_TYPE_8814B(x) \ + (((x) & BIT_MASK_UD_TYPE_8814B) << BIT_SHIFT_UD_TYPE_8814B) +#define BITS_UD_TYPE_8814B (BIT_MASK_UD_TYPE_8814B << BIT_SHIFT_UD_TYPE_8814B) +#define BIT_CLEAR_UD_TYPE_8814B(x) ((x) & (~BITS_UD_TYPE_8814B)) +#define BIT_GET_UD_TYPE_8814B(x) \ + (((x) >> BIT_SHIFT_UD_TYPE_8814B) & BIT_MASK_UD_TYPE_8814B) +#define BIT_SET_UD_TYPE_8814B(x, v) \ + (BIT_CLEAR_UD_TYPE_8814B(x) | BIT_UD_TYPE_8814B(v)) + +#define BIT_SHIFT_RPT_COUNTER_8814B 0 +#define BIT_MASK_RPT_COUNTER_8814B 0xffff +#define BIT_RPT_COUNTER_8814B(x) \ + (((x) & BIT_MASK_RPT_COUNTER_8814B) << BIT_SHIFT_RPT_COUNTER_8814B) +#define BITS_RPT_COUNTER_8814B \ + (BIT_MASK_RPT_COUNTER_8814B << BIT_SHIFT_RPT_COUNTER_8814B) +#define BIT_CLEAR_RPT_COUNTER_8814B(x) ((x) & (~BITS_RPT_COUNTER_8814B)) +#define BIT_GET_RPT_COUNTER_8814B(x) \ + (((x) >> BIT_SHIFT_RPT_COUNTER_8814B) & BIT_MASK_RPT_COUNTER_8814B) +#define BIT_SET_RPT_COUNTER_8814B(x, v) \ + (BIT_CLEAR_RPT_COUNTER_8814B(x) | BIT_RPT_COUNTER_8814B(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_8814B (WMAC TX/RX PROTOCOL CONTROL REGISTER) */ +#define BIT_EN_TXCTS_INTXOP_8814B BIT(32) +#define BIT_BLK_EDCA_BBSLP_8814B BIT(31) +#define BIT_BLK_EDCA_BBSBY_8814B BIT(30) +#define BIT_ACKTO_BLOCK_SCH_EN_8814B BIT(27) +#define BIT_EIFS_BLOCK_SCH_EN_8814B BIT(26) +#define BIT_PLCPCHK_RST_EIFS_8814B BIT(25) +#define BIT_CCA_RST_EIFS_8814B BIT(24) +#define BIT_DIS_UPD_MYRXPKTNAV_8814B BIT(23) +#define BIT_EARLY_TXBA_8814B BIT(22) + +#define BIT_SHIFT_RESP_CHNBUSY_8814B 20 +#define BIT_MASK_RESP_CHNBUSY_8814B 0x3 +#define BIT_RESP_CHNBUSY_8814B(x) \ + (((x) & BIT_MASK_RESP_CHNBUSY_8814B) << BIT_SHIFT_RESP_CHNBUSY_8814B) +#define BITS_RESP_CHNBUSY_8814B \ + (BIT_MASK_RESP_CHNBUSY_8814B << BIT_SHIFT_RESP_CHNBUSY_8814B) +#define BIT_CLEAR_RESP_CHNBUSY_8814B(x) ((x) & (~BITS_RESP_CHNBUSY_8814B)) +#define BIT_GET_RESP_CHNBUSY_8814B(x) \ + (((x) >> BIT_SHIFT_RESP_CHNBUSY_8814B) & BIT_MASK_RESP_CHNBUSY_8814B) +#define BIT_SET_RESP_CHNBUSY_8814B(x, v) \ + (BIT_CLEAR_RESP_CHNBUSY_8814B(x) | BIT_RESP_CHNBUSY_8814B(v)) + +#define BIT_RESP_DCTS_EN_8814B BIT(19) +#define BIT_RESP_DCFE_EN_8814B BIT(18) +#define BIT_RESP_SPLCPEN_8814B BIT(17) +#define BIT_RESP_SGIEN_8814B BIT(16) +#define BIT_RESP_LDPC_EN_8814B BIT(15) +#define BIT_DIS_RESP_ACKINCCA_8814B BIT(14) +#define BIT_DIS_RESP_CTSINCCA_8814B BIT(13) + +#define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8814B 10 +#define BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8814B 0x7 +#define BIT_R_WMAC_SECOND_CCA_TIMER_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8814B) \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8814B) +#define BITS_R_WMAC_SECOND_CCA_TIMER_8814B \ + (BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8814B \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8814B) +#define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8814B(x) \ + ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER_8814B)) +#define BIT_GET_R_WMAC_SECOND_CCA_TIMER_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8814B) & \ + BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8814B) +#define BIT_SET_R_WMAC_SECOND_CCA_TIMER_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8814B(x) | \ + BIT_R_WMAC_SECOND_CCA_TIMER_8814B(v)) + +#define BIT_SHIFT_RFMOD_8814B 7 +#define BIT_MASK_RFMOD_8814B 0x3 +#define BIT_RFMOD_8814B(x) \ + (((x) & BIT_MASK_RFMOD_8814B) << BIT_SHIFT_RFMOD_8814B) +#define BITS_RFMOD_8814B (BIT_MASK_RFMOD_8814B << BIT_SHIFT_RFMOD_8814B) +#define BIT_CLEAR_RFMOD_8814B(x) ((x) & (~BITS_RFMOD_8814B)) +#define BIT_GET_RFMOD_8814B(x) \ + (((x) >> BIT_SHIFT_RFMOD_8814B) & BIT_MASK_RFMOD_8814B) +#define BIT_SET_RFMOD_8814B(x, v) \ + (BIT_CLEAR_RFMOD_8814B(x) | BIT_RFMOD_8814B(v)) + +#define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8814B 5 +#define BIT_MASK_RESP_CTS_DYNBW_SEL_8814B 0x3 +#define BIT_RESP_CTS_DYNBW_SEL_8814B(x) \ + (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8814B) \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8814B) +#define BITS_RESP_CTS_DYNBW_SEL_8814B \ + (BIT_MASK_RESP_CTS_DYNBW_SEL_8814B \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8814B) +#define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8814B(x) \ + ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8814B)) +#define BIT_GET_RESP_CTS_DYNBW_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8814B) & \ + BIT_MASK_RESP_CTS_DYNBW_SEL_8814B) +#define BIT_SET_RESP_CTS_DYNBW_SEL_8814B(x, v) \ + (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8814B(x) | \ + BIT_RESP_CTS_DYNBW_SEL_8814B(v)) + +#define BIT_DLY_TX_WAIT_RXANTSEL_8814B BIT(4) +#define BIT_TXRESP_BY_RXANTSEL_8814B BIT(3) + +#define BIT_SHIFT_ORIG_DCTS_CHK_8814B 0 +#define BIT_MASK_ORIG_DCTS_CHK_8814B 0x3 +#define BIT_ORIG_DCTS_CHK_8814B(x) \ + (((x) & BIT_MASK_ORIG_DCTS_CHK_8814B) << BIT_SHIFT_ORIG_DCTS_CHK_8814B) +#define BITS_ORIG_DCTS_CHK_8814B \ + (BIT_MASK_ORIG_DCTS_CHK_8814B << BIT_SHIFT_ORIG_DCTS_CHK_8814B) +#define BIT_CLEAR_ORIG_DCTS_CHK_8814B(x) ((x) & (~BITS_ORIG_DCTS_CHK_8814B)) +#define BIT_GET_ORIG_DCTS_CHK_8814B(x) \ + (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8814B) & BIT_MASK_ORIG_DCTS_CHK_8814B) +#define BIT_SET_ORIG_DCTS_CHK_8814B(x, v) \ + (BIT_CLEAR_ORIG_DCTS_CHK_8814B(x) | BIT_ORIG_DCTS_CHK_8814B(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_H_8814B */ + +#define BIT_SHIFT_ACKBA_TYPSEL_8814B 28 +#define BIT_MASK_ACKBA_TYPSEL_8814B 0xf +#define BIT_ACKBA_TYPSEL_8814B(x) \ + (((x) & BIT_MASK_ACKBA_TYPSEL_8814B) << BIT_SHIFT_ACKBA_TYPSEL_8814B) +#define BITS_ACKBA_TYPSEL_8814B \ + (BIT_MASK_ACKBA_TYPSEL_8814B << BIT_SHIFT_ACKBA_TYPSEL_8814B) +#define BIT_CLEAR_ACKBA_TYPSEL_8814B(x) ((x) & (~BITS_ACKBA_TYPSEL_8814B)) +#define BIT_GET_ACKBA_TYPSEL_8814B(x) \ + (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8814B) & BIT_MASK_ACKBA_TYPSEL_8814B) +#define BIT_SET_ACKBA_TYPSEL_8814B(x, v) \ + (BIT_CLEAR_ACKBA_TYPSEL_8814B(x) | BIT_ACKBA_TYPSEL_8814B(v)) + +#define BIT_SHIFT_ACKBA_ACKPCHK_8814B 24 +#define BIT_MASK_ACKBA_ACKPCHK_8814B 0xf +#define BIT_ACKBA_ACKPCHK_8814B(x) \ + (((x) & BIT_MASK_ACKBA_ACKPCHK_8814B) << BIT_SHIFT_ACKBA_ACKPCHK_8814B) +#define BITS_ACKBA_ACKPCHK_8814B \ + (BIT_MASK_ACKBA_ACKPCHK_8814B << BIT_SHIFT_ACKBA_ACKPCHK_8814B) +#define BIT_CLEAR_ACKBA_ACKPCHK_8814B(x) ((x) & (~BITS_ACKBA_ACKPCHK_8814B)) +#define BIT_GET_ACKBA_ACKPCHK_8814B(x) \ + (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8814B) & BIT_MASK_ACKBA_ACKPCHK_8814B) +#define BIT_SET_ACKBA_ACKPCHK_8814B(x, v) \ + (BIT_CLEAR_ACKBA_ACKPCHK_8814B(x) | BIT_ACKBA_ACKPCHK_8814B(v)) + +#define BIT_SHIFT_ACKBAR_TYPESEL_8814B 16 +#define BIT_MASK_ACKBAR_TYPESEL_8814B 0xff +#define BIT_ACKBAR_TYPESEL_8814B(x) \ + (((x) & BIT_MASK_ACKBAR_TYPESEL_8814B) \ + << BIT_SHIFT_ACKBAR_TYPESEL_8814B) +#define BITS_ACKBAR_TYPESEL_8814B \ + (BIT_MASK_ACKBAR_TYPESEL_8814B << BIT_SHIFT_ACKBAR_TYPESEL_8814B) +#define BIT_CLEAR_ACKBAR_TYPESEL_8814B(x) ((x) & (~BITS_ACKBAR_TYPESEL_8814B)) +#define BIT_GET_ACKBAR_TYPESEL_8814B(x) \ + (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8814B) & \ + BIT_MASK_ACKBAR_TYPESEL_8814B) +#define BIT_SET_ACKBAR_TYPESEL_8814B(x, v) \ + (BIT_CLEAR_ACKBAR_TYPESEL_8814B(x) | BIT_ACKBAR_TYPESEL_8814B(v)) + +#define BIT_SHIFT_ACKBAR_ACKPCHK_8814B 12 +#define BIT_MASK_ACKBAR_ACKPCHK_8814B 0xf +#define BIT_ACKBAR_ACKPCHK_8814B(x) \ + (((x) & BIT_MASK_ACKBAR_ACKPCHK_8814B) \ + << BIT_SHIFT_ACKBAR_ACKPCHK_8814B) +#define BITS_ACKBAR_ACKPCHK_8814B \ + (BIT_MASK_ACKBAR_ACKPCHK_8814B << BIT_SHIFT_ACKBAR_ACKPCHK_8814B) +#define BIT_CLEAR_ACKBAR_ACKPCHK_8814B(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8814B)) +#define BIT_GET_ACKBAR_ACKPCHK_8814B(x) \ + (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8814B) & \ + BIT_MASK_ACKBAR_ACKPCHK_8814B) +#define BIT_SET_ACKBAR_ACKPCHK_8814B(x, v) \ + (BIT_CLEAR_ACKBAR_ACKPCHK_8814B(x) | BIT_ACKBAR_ACKPCHK_8814B(v)) + +#define BIT_RXBA_IGNOREA2_V1_8814B BIT(10) +#define BIT_EN_SAVE_ALL_TXOPADDR_V1_8814B BIT(9) +#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_V1_8814B BIT(8) +#define BIT_DIS_TXBA_AMPDUFCSERR_V1_8814B BIT(7) +#define BIT_DIS_TXBA_RXBARINFULL_V1_8814B BIT(6) +#define BIT_DIS_TXCFE_INFULL_V1_8814B BIT(5) +#define BIT_DIS_TXCTS_INFULL_V1_8814B BIT(4) +#define BIT_EN_TXACKBA_IN_TX_RDG_V1_8814B BIT(3) +#define BIT_EN_TXACKBA_IN_TXOP_V1_8814B BIT(2) +#define BIT_EN_TXCTS_IN_RXNAV_V1_8814B BIT(1) +#define BIT_EN_TXCTS_INTXOP_V1_8814B BIT(0) + +/* 2 REG_CAMCMD_8814B (CAM COMMAND REGISTER) */ +#define BIT_SECCAM_POLLING_8814B BIT(31) +#define BIT_SECCAM_CLR_8814B BIT(30) +#define BIT_SECCAM_WE_8814B BIT(16) + +#define BIT_SHIFT_SECCAM_ADDR_V2_8814B 0 +#define BIT_MASK_SECCAM_ADDR_V2_8814B 0x3ff +#define BIT_SECCAM_ADDR_V2_8814B(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V2_8814B) \ + << BIT_SHIFT_SECCAM_ADDR_V2_8814B) +#define BITS_SECCAM_ADDR_V2_8814B \ + (BIT_MASK_SECCAM_ADDR_V2_8814B << BIT_SHIFT_SECCAM_ADDR_V2_8814B) +#define BIT_CLEAR_SECCAM_ADDR_V2_8814B(x) ((x) & (~BITS_SECCAM_ADDR_V2_8814B)) +#define BIT_GET_SECCAM_ADDR_V2_8814B(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V2_8814B) & \ + BIT_MASK_SECCAM_ADDR_V2_8814B) +#define BIT_SET_SECCAM_ADDR_V2_8814B(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V2_8814B(x) | BIT_SECCAM_ADDR_V2_8814B(v)) + +/* 2 REG_CAMWRITE_8814B (CAM WRITE REGISTER) */ + +#define BIT_SHIFT_CAMW_DATA_8814B 0 +#define BIT_MASK_CAMW_DATA_8814B 0xffffffffL +#define BIT_CAMW_DATA_8814B(x) \ + (((x) & BIT_MASK_CAMW_DATA_8814B) << BIT_SHIFT_CAMW_DATA_8814B) +#define BITS_CAMW_DATA_8814B \ + (BIT_MASK_CAMW_DATA_8814B << BIT_SHIFT_CAMW_DATA_8814B) +#define BIT_CLEAR_CAMW_DATA_8814B(x) ((x) & (~BITS_CAMW_DATA_8814B)) +#define BIT_GET_CAMW_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_CAMW_DATA_8814B) & BIT_MASK_CAMW_DATA_8814B) +#define BIT_SET_CAMW_DATA_8814B(x, v) \ + (BIT_CLEAR_CAMW_DATA_8814B(x) | BIT_CAMW_DATA_8814B(v)) + +/* 2 REG_CAMREAD_8814B (CAM READ REGISTER) */ + +#define BIT_SHIFT_CAMR_DATA_8814B 0 +#define BIT_MASK_CAMR_DATA_8814B 0xffffffffL +#define BIT_CAMR_DATA_8814B(x) \ + (((x) & BIT_MASK_CAMR_DATA_8814B) << BIT_SHIFT_CAMR_DATA_8814B) +#define BITS_CAMR_DATA_8814B \ + (BIT_MASK_CAMR_DATA_8814B << BIT_SHIFT_CAMR_DATA_8814B) +#define BIT_CLEAR_CAMR_DATA_8814B(x) ((x) & (~BITS_CAMR_DATA_8814B)) +#define BIT_GET_CAMR_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_CAMR_DATA_8814B) & BIT_MASK_CAMR_DATA_8814B) +#define BIT_SET_CAMR_DATA_8814B(x, v) \ + (BIT_CLEAR_CAMR_DATA_8814B(x) | BIT_CAMR_DATA_8814B(v)) + +/* 2 REG_CAMDBG_8814B (CAM DEBUG REGISTER) */ +#define BIT_SECCAM_INFO_8814B BIT(31) +#define BIT_SEC_KEYFOUND_8814B BIT(15) + +#define BIT_SHIFT_CAMDBG_SEC_TYPE_8814B 12 +#define BIT_MASK_CAMDBG_SEC_TYPE_8814B 0x7 +#define BIT_CAMDBG_SEC_TYPE_8814B(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_TYPE_8814B) \ + << BIT_SHIFT_CAMDBG_SEC_TYPE_8814B) +#define BITS_CAMDBG_SEC_TYPE_8814B \ + (BIT_MASK_CAMDBG_SEC_TYPE_8814B << BIT_SHIFT_CAMDBG_SEC_TYPE_8814B) +#define BIT_CLEAR_CAMDBG_SEC_TYPE_8814B(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_8814B)) +#define BIT_GET_CAMDBG_SEC_TYPE_8814B(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_8814B) & \ + BIT_MASK_CAMDBG_SEC_TYPE_8814B) +#define BIT_SET_CAMDBG_SEC_TYPE_8814B(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_TYPE_8814B(x) | BIT_CAMDBG_SEC_TYPE_8814B(v)) + +#define BIT_CAMDBG_EXT_SECTYPE_8814B BIT(11) + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8814B 5 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX_8814B 0x1f +#define BIT_CAMDBG_MIC_KEY_IDX_8814B(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_8814B) \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8814B) +#define BITS_CAMDBG_MIC_KEY_IDX_8814B \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX_8814B \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8814B) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8814B(x) \ + ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_8814B)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8814B) & \ + BIT_MASK_CAMDBG_MIC_KEY_IDX_8814B) +#define BIT_SET_CAMDBG_MIC_KEY_IDX_8814B(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8814B(x) | \ + BIT_CAMDBG_MIC_KEY_IDX_8814B(v)) + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8814B 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX_8814B 0x1f +#define BIT_CAMDBG_SEC_KEY_IDX_8814B(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_8814B) \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8814B) +#define BITS_CAMDBG_SEC_KEY_IDX_8814B \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX_8814B \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8814B) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8814B(x) \ + ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_8814B)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8814B) & \ + BIT_MASK_CAMDBG_SEC_KEY_IDX_8814B) +#define BIT_SET_CAMDBG_SEC_KEY_IDX_8814B(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8814B(x) | \ + BIT_CAMDBG_SEC_KEY_IDX_8814B(v)) + +/* 2 REG_SECCFG_8814B (SECURITY CONFIGURATION REGISTER) */ +#define BIT_DIS_GCLK_WAPI_8814B BIT(15) +#define BIT_DIS_GCLK_AES_8814B BIT(14) +#define BIT_DIS_GCLK_TKIP_8814B BIT(13) +#define BIT_AES_SEL_QC_1_8814B BIT(12) +#define BIT_AES_SEL_QC_0_8814B BIT(11) +#define BIT_CHK_BMC_8814B BIT(9) +#define BIT_CHK_KEYID_8814B BIT(8) +#define BIT_RXBCUSEDK_8814B BIT(7) +#define BIT_TXBCUSEDK_8814B BIT(6) +#define BIT_NOSKMC_8814B BIT(5) +#define BIT_SKBYA2_8814B BIT(4) +#define BIT_RXDEC_8814B BIT(3) +#define BIT_TXENC_8814B BIT(2) +#define BIT_RXUHUSEDK_8814B BIT(1) +#define BIT_TXUHUSEDK_8814B BIT(0) + +/* 2 REG_RXFILTER_CATEGORY_1_8814B */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_1_8814B 0 +#define BIT_MASK_RXFILTER_CATEGORY_1_8814B 0xff +#define BIT_RXFILTER_CATEGORY_1_8814B(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8814B) \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8814B) +#define BITS_RXFILTER_CATEGORY_1_8814B \ + (BIT_MASK_RXFILTER_CATEGORY_1_8814B \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8814B) +#define BIT_CLEAR_RXFILTER_CATEGORY_1_8814B(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_1_8814B)) +#define BIT_GET_RXFILTER_CATEGORY_1_8814B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8814B) & \ + BIT_MASK_RXFILTER_CATEGORY_1_8814B) +#define BIT_SET_RXFILTER_CATEGORY_1_8814B(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_1_8814B(x) | \ + BIT_RXFILTER_CATEGORY_1_8814B(v)) + +/* 2 REG_RXFILTER_ACTION_1_8814B */ + +#define BIT_SHIFT_RXFILTER_ACTION_1_8814B 0 +#define BIT_MASK_RXFILTER_ACTION_1_8814B 0xff +#define BIT_RXFILTER_ACTION_1_8814B(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_1_8814B) \ + << BIT_SHIFT_RXFILTER_ACTION_1_8814B) +#define BITS_RXFILTER_ACTION_1_8814B \ + (BIT_MASK_RXFILTER_ACTION_1_8814B << BIT_SHIFT_RXFILTER_ACTION_1_8814B) +#define BIT_CLEAR_RXFILTER_ACTION_1_8814B(x) \ + ((x) & (~BITS_RXFILTER_ACTION_1_8814B)) +#define BIT_GET_RXFILTER_ACTION_1_8814B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8814B) & \ + BIT_MASK_RXFILTER_ACTION_1_8814B) +#define BIT_SET_RXFILTER_ACTION_1_8814B(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_1_8814B(x) | BIT_RXFILTER_ACTION_1_8814B(v)) + +/* 2 REG_RXFILTER_CATEGORY_2_8814B */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_2_8814B 0 +#define BIT_MASK_RXFILTER_CATEGORY_2_8814B 0xff +#define BIT_RXFILTER_CATEGORY_2_8814B(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8814B) \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8814B) +#define BITS_RXFILTER_CATEGORY_2_8814B \ + (BIT_MASK_RXFILTER_CATEGORY_2_8814B \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8814B) +#define BIT_CLEAR_RXFILTER_CATEGORY_2_8814B(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_2_8814B)) +#define BIT_GET_RXFILTER_CATEGORY_2_8814B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8814B) & \ + BIT_MASK_RXFILTER_CATEGORY_2_8814B) +#define BIT_SET_RXFILTER_CATEGORY_2_8814B(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_2_8814B(x) | \ + BIT_RXFILTER_CATEGORY_2_8814B(v)) + +/* 2 REG_RXFILTER_ACTION_2_8814B */ + +#define BIT_SHIFT_RXFILTER_ACTION_2_8814B 0 +#define BIT_MASK_RXFILTER_ACTION_2_8814B 0xff +#define BIT_RXFILTER_ACTION_2_8814B(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_2_8814B) \ + << BIT_SHIFT_RXFILTER_ACTION_2_8814B) +#define BITS_RXFILTER_ACTION_2_8814B \ + (BIT_MASK_RXFILTER_ACTION_2_8814B << BIT_SHIFT_RXFILTER_ACTION_2_8814B) +#define BIT_CLEAR_RXFILTER_ACTION_2_8814B(x) \ + ((x) & (~BITS_RXFILTER_ACTION_2_8814B)) +#define BIT_GET_RXFILTER_ACTION_2_8814B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8814B) & \ + BIT_MASK_RXFILTER_ACTION_2_8814B) +#define BIT_SET_RXFILTER_ACTION_2_8814B(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_2_8814B(x) | BIT_RXFILTER_ACTION_2_8814B(v)) + +/* 2 REG_RXFILTER_CATEGORY_3_8814B */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_3_8814B 0 +#define BIT_MASK_RXFILTER_CATEGORY_3_8814B 0xff +#define BIT_RXFILTER_CATEGORY_3_8814B(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8814B) \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8814B) +#define BITS_RXFILTER_CATEGORY_3_8814B \ + (BIT_MASK_RXFILTER_CATEGORY_3_8814B \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8814B) +#define BIT_CLEAR_RXFILTER_CATEGORY_3_8814B(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_3_8814B)) +#define BIT_GET_RXFILTER_CATEGORY_3_8814B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8814B) & \ + BIT_MASK_RXFILTER_CATEGORY_3_8814B) +#define BIT_SET_RXFILTER_CATEGORY_3_8814B(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_3_8814B(x) | \ + BIT_RXFILTER_CATEGORY_3_8814B(v)) + +/* 2 REG_RXFILTER_ACTION_3_8814B */ + +#define BIT_SHIFT_RXFILTER_ACTION_3_8814B 0 +#define BIT_MASK_RXFILTER_ACTION_3_8814B 0xff +#define BIT_RXFILTER_ACTION_3_8814B(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_3_8814B) \ + << BIT_SHIFT_RXFILTER_ACTION_3_8814B) +#define BITS_RXFILTER_ACTION_3_8814B \ + (BIT_MASK_RXFILTER_ACTION_3_8814B << BIT_SHIFT_RXFILTER_ACTION_3_8814B) +#define BIT_CLEAR_RXFILTER_ACTION_3_8814B(x) \ + ((x) & (~BITS_RXFILTER_ACTION_3_8814B)) +#define BIT_GET_RXFILTER_ACTION_3_8814B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8814B) & \ + BIT_MASK_RXFILTER_ACTION_3_8814B) +#define BIT_SET_RXFILTER_ACTION_3_8814B(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_3_8814B(x) | BIT_RXFILTER_ACTION_3_8814B(v)) + +/* 2 REG_RXFLTMAP3_8814B (RX FILTER MAP GROUP 3) */ +#define BIT_MGTFLT15EN_FW_8814B BIT(15) +#define BIT_MGTFLT14EN_FW_8814B BIT(14) +#define BIT_MGTFLT13EN_FW_8814B BIT(13) +#define BIT_MGTFLT12EN_FW_8814B BIT(12) +#define BIT_MGTFLT11EN_FW_8814B BIT(11) +#define BIT_MGTFLT10EN_FW_8814B BIT(10) +#define BIT_MGTFLT9EN_FW_8814B BIT(9) +#define BIT_MGTFLT8EN_FW_8814B BIT(8) +#define BIT_MGTFLT7EN_FW_8814B BIT(7) +#define BIT_MGTFLT6EN_FW_8814B BIT(6) +#define BIT_MGTFLT5EN_FW_8814B BIT(5) +#define BIT_MGTFLT4EN_FW_8814B BIT(4) +#define BIT_MGTFLT3EN_FW_8814B BIT(3) +#define BIT_MGTFLT2EN_FW_8814B BIT(2) +#define BIT_MGTFLT1EN_FW_8814B BIT(1) +#define BIT_MGTFLT0EN_FW_8814B BIT(0) + +/* 2 REG_RXFLTMAP4_8814B (RX FILTER MAP GROUP 4) */ +#define BIT_CTRLFLT15EN_FW_8814B BIT(15) +#define BIT_CTRLFLT14EN_FW_8814B BIT(14) +#define BIT_CTRLFLT13EN_FW_8814B BIT(13) +#define BIT_CTRLFLT12EN_FW_8814B BIT(12) +#define BIT_CTRLFLT11EN_FW_8814B BIT(11) +#define BIT_CTRLFLT10EN_FW_8814B BIT(10) +#define BIT_CTRLFLT9EN_FW_8814B BIT(9) +#define BIT_CTRLFLT8EN_FW_8814B BIT(8) +#define BIT_CTRLFLT7EN_FW_8814B BIT(7) +#define BIT_CTRLFLT6EN_FW_8814B BIT(6) +#define BIT_CTRLFLT5EN_FW_8814B BIT(5) +#define BIT_CTRLFLT4EN_FW_8814B BIT(4) +#define BIT_CTRLFLT3EN_FW_8814B BIT(3) +#define BIT_CTRLFLT2EN_FW_8814B BIT(2) +#define BIT_CTRLFLT1EN_FW_8814B BIT(1) +#define BIT_CTRLFLT0EN_FW_8814B BIT(0) + +/* 2 REG_RXFLTMAP5_8814B (RX FILTER MAP GROUP 5) */ +#define BIT_DATAFLT15EN_FW_8814B BIT(15) +#define BIT_DATAFLT14EN_FW_8814B BIT(14) +#define BIT_DATAFLT13EN_FW_8814B BIT(13) +#define BIT_DATAFLT12EN_FW_8814B BIT(12) +#define BIT_DATAFLT11EN_FW_8814B BIT(11) +#define BIT_DATAFLT10EN_FW_8814B BIT(10) +#define BIT_DATAFLT9EN_FW_8814B BIT(9) +#define BIT_DATAFLT8EN_FW_8814B BIT(8) +#define BIT_DATAFLT7EN_FW_8814B BIT(7) +#define BIT_DATAFLT6EN_FW_8814B BIT(6) +#define BIT_DATAFLT5EN_FW_8814B BIT(5) +#define BIT_DATAFLT4EN_FW_8814B BIT(4) +#define BIT_DATAFLT3EN_FW_8814B BIT(3) +#define BIT_DATAFLT2EN_FW_8814B BIT(2) +#define BIT_DATAFLT1EN_FW_8814B BIT(1) +#define BIT_DATAFLT0EN_FW_8814B BIT(0) + +/* 2 REG_RXFLTMAP6_8814B (RX FILTER MAP GROUP 6) */ +#define BIT_ACTIONFLT15EN_FW_8814B BIT(15) +#define BIT_ACTIONFLT14EN_FW_8814B BIT(14) +#define BIT_ACTIONFLT13EN_FW_8814B BIT(13) +#define BIT_ACTIONFLT12EN_FW_8814B BIT(12) +#define BIT_ACTIONFLT11EN_FW_8814B BIT(11) +#define BIT_ACTIONFLT10EN_FW_8814B BIT(10) +#define BIT_ACTIONFLT9EN_FW_8814B BIT(9) +#define BIT_ACTIONFLT8EN_FW_8814B BIT(8) +#define BIT_ACTIONFLT7EN_FW_8814B BIT(7) +#define BIT_ACTIONFLT6EN_FW_8814B BIT(6) +#define BIT_ACTIONFLT5EN_FW_8814B BIT(5) +#define BIT_ACTIONFLT4EN_FW_8814B BIT(4) +#define BIT_ACTIONFLT3EN_FW_8814B BIT(3) +#define BIT_ACTIONFLT2EN_FW_8814B BIT(2) +#define BIT_ACTIONFLT1EN_FW_8814B BIT(1) +#define BIT_ACTIONFLT0EN_FW_8814B BIT(0) + +/* 2 REG_WOW_CTRL_8814B (WAKE ON WLAN CONTROL REGISTER) */ + +#define BIT_SHIFT_PSF_BSSIDSEL_B2B1_8814B 6 +#define BIT_MASK_PSF_BSSIDSEL_B2B1_8814B 0x3 +#define BIT_PSF_BSSIDSEL_B2B1_8814B(x) \ + (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1_8814B) \ + << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8814B) +#define BITS_PSF_BSSIDSEL_B2B1_8814B \ + (BIT_MASK_PSF_BSSIDSEL_B2B1_8814B << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8814B) +#define BIT_CLEAR_PSF_BSSIDSEL_B2B1_8814B(x) \ + ((x) & (~BITS_PSF_BSSIDSEL_B2B1_8814B)) +#define BIT_GET_PSF_BSSIDSEL_B2B1_8814B(x) \ + (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1_8814B) & \ + BIT_MASK_PSF_BSSIDSEL_B2B1_8814B) +#define BIT_SET_PSF_BSSIDSEL_B2B1_8814B(x, v) \ + (BIT_CLEAR_PSF_BSSIDSEL_B2B1_8814B(x) | BIT_PSF_BSSIDSEL_B2B1_8814B(v)) + +#define BIT_WOWHCI_8814B BIT(5) +#define BIT_PSF_BSSIDSEL_B0_8814B BIT(4) +#define BIT_UWF_8814B BIT(3) +#define BIT_MAGIC_8814B BIT(2) +#define BIT_WOWEN_8814B BIT(1) +#define BIT_FORCE_WAKEUP_8814B BIT(0) + +/* 2 REG_NAN_RX_TSF_FILTER_8814B(NAN_RX_TSF_ADDRESS_FILTER) */ +#define BIT_CHK_TSF_TA_8814B BIT(2) +#define BIT_CHK_TSF_CBSSID_8814B BIT(1) +#define BIT_CHK_TSF_EN_8814B BIT(0) + +/* 2 REG_PS_RX_INFO_8814B (POWER SAVE RX INFORMATION REGISTER) */ + +#define BIT_SHIFT_PORTSEL__PS_RX_INFO_8814B 5 +#define BIT_MASK_PORTSEL__PS_RX_INFO_8814B 0x7 +#define BIT_PORTSEL__PS_RX_INFO_8814B(x) \ + (((x) & BIT_MASK_PORTSEL__PS_RX_INFO_8814B) \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8814B) +#define BITS_PORTSEL__PS_RX_INFO_8814B \ + (BIT_MASK_PORTSEL__PS_RX_INFO_8814B \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8814B) +#define BIT_CLEAR_PORTSEL__PS_RX_INFO_8814B(x) \ + ((x) & (~BITS_PORTSEL__PS_RX_INFO_8814B)) +#define BIT_GET_PORTSEL__PS_RX_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO_8814B) & \ + BIT_MASK_PORTSEL__PS_RX_INFO_8814B) +#define BIT_SET_PORTSEL__PS_RX_INFO_8814B(x, v) \ + (BIT_CLEAR_PORTSEL__PS_RX_INFO_8814B(x) | \ + BIT_PORTSEL__PS_RX_INFO_8814B(v)) + +#define BIT_RXCTRLIN0_8814B BIT(4) +#define BIT_RXMGTIN0_8814B BIT(3) +#define BIT_RXDATAIN2_8814B BIT(2) +#define BIT_RXDATAIN1_8814B BIT(1) +#define BIT_RXDATAIN0_8814B BIT(0) + +/* 2 REG_WMMPS_UAPSD_TID_8814B (WMM POWER SAVE UAPSD TID REGISTER) */ +#define BIT_WMMPS_UAPSD_TID7_8814B BIT(7) +#define BIT_WMMPS_UAPSD_TID6_8814B BIT(6) +#define BIT_WMMPS_UAPSD_TID5_8814B BIT(5) +#define BIT_WMMPS_UAPSD_TID4_8814B BIT(4) +#define BIT_WMMPS_UAPSD_TID3_8814B BIT(3) +#define BIT_WMMPS_UAPSD_TID2_8814B BIT(2) +#define BIT_WMMPS_UAPSD_TID1_8814B BIT(1) +#define BIT_WMMPS_UAPSD_TID0_8814B BIT(0) + +/* 2 REG_LPNAV_CTRL_8814B (LOW POWER NAV CONTROL REGISTER) */ + +/* 2 REG_WKFMCAM_CMD_8814B (WAKEUP FRAME CAM COMMAND REGISTER) */ +#define BIT_WKFCAM_POLLING_V1_8814B BIT(31) +#define BIT_WKFCAM_CLR_V1_8814B BIT(30) +#define BIT_WKFCAM_WE_8814B BIT(16) + +#define BIT_SHIFT_WKFCAM_ADDR_V2_8814B 8 +#define BIT_MASK_WKFCAM_ADDR_V2_8814B 0xff +#define BIT_WKFCAM_ADDR_V2_8814B(x) \ + (((x) & BIT_MASK_WKFCAM_ADDR_V2_8814B) \ + << BIT_SHIFT_WKFCAM_ADDR_V2_8814B) +#define BITS_WKFCAM_ADDR_V2_8814B \ + (BIT_MASK_WKFCAM_ADDR_V2_8814B << BIT_SHIFT_WKFCAM_ADDR_V2_8814B) +#define BIT_CLEAR_WKFCAM_ADDR_V2_8814B(x) ((x) & (~BITS_WKFCAM_ADDR_V2_8814B)) +#define BIT_GET_WKFCAM_ADDR_V2_8814B(x) \ + (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2_8814B) & \ + BIT_MASK_WKFCAM_ADDR_V2_8814B) +#define BIT_SET_WKFCAM_ADDR_V2_8814B(x, v) \ + (BIT_CLEAR_WKFCAM_ADDR_V2_8814B(x) | BIT_WKFCAM_ADDR_V2_8814B(v)) + +#define BIT_SHIFT_WKFCAM_CAM_NUM_V1_8814B 0 +#define BIT_MASK_WKFCAM_CAM_NUM_V1_8814B 0xff +#define BIT_WKFCAM_CAM_NUM_V1_8814B(x) \ + (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1_8814B) \ + << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8814B) +#define BITS_WKFCAM_CAM_NUM_V1_8814B \ + (BIT_MASK_WKFCAM_CAM_NUM_V1_8814B << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8814B) +#define BIT_CLEAR_WKFCAM_CAM_NUM_V1_8814B(x) \ + ((x) & (~BITS_WKFCAM_CAM_NUM_V1_8814B)) +#define BIT_GET_WKFCAM_CAM_NUM_V1_8814B(x) \ + (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1_8814B) & \ + BIT_MASK_WKFCAM_CAM_NUM_V1_8814B) +#define BIT_SET_WKFCAM_CAM_NUM_V1_8814B(x, v) \ + (BIT_CLEAR_WKFCAM_CAM_NUM_V1_8814B(x) | BIT_WKFCAM_CAM_NUM_V1_8814B(v)) + +/* 2 REG_WKFMCAM_RWD_8814B (WAKEUP FRAME READ/WRITE DATA) */ + +#define BIT_SHIFT_WKFMCAM_RWD_8814B 0 +#define BIT_MASK_WKFMCAM_RWD_8814B 0xffffffffL +#define BIT_WKFMCAM_RWD_8814B(x) \ + (((x) & BIT_MASK_WKFMCAM_RWD_8814B) << BIT_SHIFT_WKFMCAM_RWD_8814B) +#define BITS_WKFMCAM_RWD_8814B \ + (BIT_MASK_WKFMCAM_RWD_8814B << BIT_SHIFT_WKFMCAM_RWD_8814B) +#define BIT_CLEAR_WKFMCAM_RWD_8814B(x) ((x) & (~BITS_WKFMCAM_RWD_8814B)) +#define BIT_GET_WKFMCAM_RWD_8814B(x) \ + (((x) >> BIT_SHIFT_WKFMCAM_RWD_8814B) & BIT_MASK_WKFMCAM_RWD_8814B) +#define BIT_SET_WKFMCAM_RWD_8814B(x, v) \ + (BIT_CLEAR_WKFMCAM_RWD_8814B(x) | BIT_WKFMCAM_RWD_8814B(v)) + +/* 2 REG_RXFLTMAP0_8814B (RX FILTER MAP GROUP 0) */ +#define BIT_MGTFLT15EN_8814B BIT(15) +#define BIT_MGTFLT14EN_8814B BIT(14) +#define BIT_MGTFLT13EN_8814B BIT(13) +#define BIT_MGTFLT12EN_8814B BIT(12) +#define BIT_MGTFLT11EN_8814B BIT(11) +#define BIT_MGTFLT10EN_8814B BIT(10) +#define BIT_MGTFLT9EN_8814B BIT(9) +#define BIT_MGTFLT8EN_8814B BIT(8) +#define BIT_MGTFLT7EN_8814B BIT(7) +#define BIT_MGTFLT6EN_8814B BIT(6) +#define BIT_MGTFLT5EN_8814B BIT(5) +#define BIT_MGTFLT4EN_8814B BIT(4) +#define BIT_MGTFLT3EN_8814B BIT(3) +#define BIT_MGTFLT2EN_8814B BIT(2) +#define BIT_MGTFLT1EN_8814B BIT(1) +#define BIT_MGTFLT0EN_8814B BIT(0) + +/* 2 REG_RXFLTMAP1_8814B (RX FILTER MAP GROUP 1) */ +#define BIT_CTRLFLT15EN_8814B BIT(15) +#define BIT_CTRLFLT14EN_8814B BIT(14) +#define BIT_CTRLFLT13EN_8814B BIT(13) +#define BIT_CTRLFLT12EN_8814B BIT(12) +#define BIT_CTRLFLT11EN_8814B BIT(11) +#define BIT_CTRLFLT10EN_8814B BIT(10) +#define BIT_CTRLFLT9EN_8814B BIT(9) +#define BIT_CTRLFLT8EN_8814B BIT(8) +#define BIT_CTRLFLT7EN_8814B BIT(7) +#define BIT_CTRLFLT6EN_8814B BIT(6) +#define BIT_CTRLFLT5EN_8814B BIT(5) +#define BIT_CTRLFLT4EN_8814B BIT(4) +#define BIT_CTRLFLT3EN_8814B BIT(3) +#define BIT_CTRLFLT2EN_8814B BIT(2) +#define BIT_CTRLFLT1EN_8814B BIT(1) +#define BIT_CTRLFLT0EN_8814B BIT(0) + +/* 2 REG_RXFLTMAP2_8814B (RX FILTER MAP GROUP 2) */ +#define BIT_DATAFLT15EN_8814B BIT(15) +#define BIT_DATAFLT14EN_8814B BIT(14) +#define BIT_DATAFLT13EN_8814B BIT(13) +#define BIT_DATAFLT12EN_8814B BIT(12) +#define BIT_DATAFLT11EN_8814B BIT(11) +#define BIT_DATAFLT10EN_8814B BIT(10) +#define BIT_DATAFLT9EN_8814B BIT(9) +#define BIT_DATAFLT8EN_8814B BIT(8) +#define BIT_DATAFLT7EN_8814B BIT(7) +#define BIT_DATAFLT6EN_8814B BIT(6) +#define BIT_DATAFLT5EN_8814B BIT(5) +#define BIT_DATAFLT4EN_8814B BIT(4) +#define BIT_DATAFLT3EN_8814B BIT(3) +#define BIT_DATAFLT2EN_8814B BIT(2) +#define BIT_DATAFLT1EN_8814B BIT(1) +#define BIT_DATAFLT0EN_8814B BIT(0) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_BCN_PSR_RPT_8814B (BEACON PARSER REPORT REGISTER) */ + +#define BIT_SHIFT_DTIM_CNT_8814B 24 +#define BIT_MASK_DTIM_CNT_8814B 0xff +#define BIT_DTIM_CNT_8814B(x) \ + (((x) & BIT_MASK_DTIM_CNT_8814B) << BIT_SHIFT_DTIM_CNT_8814B) +#define BITS_DTIM_CNT_8814B \ + (BIT_MASK_DTIM_CNT_8814B << BIT_SHIFT_DTIM_CNT_8814B) +#define BIT_CLEAR_DTIM_CNT_8814B(x) ((x) & (~BITS_DTIM_CNT_8814B)) +#define BIT_GET_DTIM_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT_8814B) & BIT_MASK_DTIM_CNT_8814B) +#define BIT_SET_DTIM_CNT_8814B(x, v) \ + (BIT_CLEAR_DTIM_CNT_8814B(x) | BIT_DTIM_CNT_8814B(v)) + +#define BIT_SHIFT_DTIM_PERIOD_8814B 16 +#define BIT_MASK_DTIM_PERIOD_8814B 0xff +#define BIT_DTIM_PERIOD_8814B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD_8814B) << BIT_SHIFT_DTIM_PERIOD_8814B) +#define BITS_DTIM_PERIOD_8814B \ + (BIT_MASK_DTIM_PERIOD_8814B << BIT_SHIFT_DTIM_PERIOD_8814B) +#define BIT_CLEAR_DTIM_PERIOD_8814B(x) ((x) & (~BITS_DTIM_PERIOD_8814B)) +#define BIT_GET_DTIM_PERIOD_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD_8814B) & BIT_MASK_DTIM_PERIOD_8814B) +#define BIT_SET_DTIM_PERIOD_8814B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD_8814B(x) | BIT_DTIM_PERIOD_8814B(v)) + +#define BIT_DTIM_8814B BIT(15) +#define BIT_TIM_8814B BIT(14) +#define BIT_RPT_VALID_8814B BIT(13) + +#define BIT_SHIFT_PS_AID_0_8814B 0 +#define BIT_MASK_PS_AID_0_8814B 0x7ff +#define BIT_PS_AID_0_8814B(x) \ + (((x) & BIT_MASK_PS_AID_0_8814B) << BIT_SHIFT_PS_AID_0_8814B) +#define BITS_PS_AID_0_8814B \ + (BIT_MASK_PS_AID_0_8814B << BIT_SHIFT_PS_AID_0_8814B) +#define BIT_CLEAR_PS_AID_0_8814B(x) ((x) & (~BITS_PS_AID_0_8814B)) +#define BIT_GET_PS_AID_0_8814B(x) \ + (((x) >> BIT_SHIFT_PS_AID_0_8814B) & BIT_MASK_PS_AID_0_8814B) +#define BIT_SET_PS_AID_0_8814B(x, v) \ + (BIT_CLEAR_PS_AID_0_8814B(x) | BIT_PS_AID_0_8814B(v)) + +/* 2 REG_FLC_RPC_8814B (FW LPS CONDITION -- RX PKT COUNTER) */ + +#define BIT_SHIFT_FLC_RPC_8814B 0 +#define BIT_MASK_FLC_RPC_8814B 0xff +#define BIT_FLC_RPC_8814B(x) \ + (((x) & BIT_MASK_FLC_RPC_8814B) << BIT_SHIFT_FLC_RPC_8814B) +#define BITS_FLC_RPC_8814B (BIT_MASK_FLC_RPC_8814B << BIT_SHIFT_FLC_RPC_8814B) +#define BIT_CLEAR_FLC_RPC_8814B(x) ((x) & (~BITS_FLC_RPC_8814B)) +#define BIT_GET_FLC_RPC_8814B(x) \ + (((x) >> BIT_SHIFT_FLC_RPC_8814B) & BIT_MASK_FLC_RPC_8814B) +#define BIT_SET_FLC_RPC_8814B(x, v) \ + (BIT_CLEAR_FLC_RPC_8814B(x) | BIT_FLC_RPC_8814B(v)) + +/* 2 REG_FLC_RPCT_8814B (FLC_RPC THRESHOLD) */ + +#define BIT_SHIFT_FLC_RPCT_8814B 0 +#define BIT_MASK_FLC_RPCT_8814B 0xff +#define BIT_FLC_RPCT_8814B(x) \ + (((x) & BIT_MASK_FLC_RPCT_8814B) << BIT_SHIFT_FLC_RPCT_8814B) +#define BITS_FLC_RPCT_8814B \ + (BIT_MASK_FLC_RPCT_8814B << BIT_SHIFT_FLC_RPCT_8814B) +#define BIT_CLEAR_FLC_RPCT_8814B(x) ((x) & (~BITS_FLC_RPCT_8814B)) +#define BIT_GET_FLC_RPCT_8814B(x) \ + (((x) >> BIT_SHIFT_FLC_RPCT_8814B) & BIT_MASK_FLC_RPCT_8814B) +#define BIT_SET_FLC_RPCT_8814B(x, v) \ + (BIT_CLEAR_FLC_RPCT_8814B(x) | BIT_FLC_RPCT_8814B(v)) + +/* 2 REG_FLC_PTS_8814B (PKT TYPE SELECTION OF FLC_RPC T) */ +#define BIT_CMF_8814B BIT(2) +#define BIT_CCF_8814B BIT(1) +#define BIT_CDF_8814B BIT(0) + +/* 2 REG_FLC_TRPC_8814B (TIMER OF FLC_RPC) */ +#define BIT_FLC_RPCT_V1_8814B BIT(7) +#define BIT_MODE_8814B BIT(6) + +#define BIT_SHIFT_TRPCD_8814B 0 +#define BIT_MASK_TRPCD_8814B 0x3f +#define BIT_TRPCD_8814B(x) \ + (((x) & BIT_MASK_TRPCD_8814B) << BIT_SHIFT_TRPCD_8814B) +#define BITS_TRPCD_8814B (BIT_MASK_TRPCD_8814B << BIT_SHIFT_TRPCD_8814B) +#define BIT_CLEAR_TRPCD_8814B(x) ((x) & (~BITS_TRPCD_8814B)) +#define BIT_GET_TRPCD_8814B(x) \ + (((x) >> BIT_SHIFT_TRPCD_8814B) & BIT_MASK_TRPCD_8814B) +#define BIT_SET_TRPCD_8814B(x, v) \ + (BIT_CLEAR_TRPCD_8814B(x) | BIT_TRPCD_8814B(v)) + +/* 2 REG_RXPKTMON_CTRL_8814B */ + +#define BIT_SHIFT_RXBKQPKT_SEQ_8814B 20 +#define BIT_MASK_RXBKQPKT_SEQ_8814B 0xf +#define BIT_RXBKQPKT_SEQ_8814B(x) \ + (((x) & BIT_MASK_RXBKQPKT_SEQ_8814B) << BIT_SHIFT_RXBKQPKT_SEQ_8814B) +#define BITS_RXBKQPKT_SEQ_8814B \ + (BIT_MASK_RXBKQPKT_SEQ_8814B << BIT_SHIFT_RXBKQPKT_SEQ_8814B) +#define BIT_CLEAR_RXBKQPKT_SEQ_8814B(x) ((x) & (~BITS_RXBKQPKT_SEQ_8814B)) +#define BIT_GET_RXBKQPKT_SEQ_8814B(x) \ + (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8814B) & BIT_MASK_RXBKQPKT_SEQ_8814B) +#define BIT_SET_RXBKQPKT_SEQ_8814B(x, v) \ + (BIT_CLEAR_RXBKQPKT_SEQ_8814B(x) | BIT_RXBKQPKT_SEQ_8814B(v)) + +#define BIT_SHIFT_RXBEQPKT_SEQ_8814B 16 +#define BIT_MASK_RXBEQPKT_SEQ_8814B 0xf +#define BIT_RXBEQPKT_SEQ_8814B(x) \ + (((x) & BIT_MASK_RXBEQPKT_SEQ_8814B) << BIT_SHIFT_RXBEQPKT_SEQ_8814B) +#define BITS_RXBEQPKT_SEQ_8814B \ + (BIT_MASK_RXBEQPKT_SEQ_8814B << BIT_SHIFT_RXBEQPKT_SEQ_8814B) +#define BIT_CLEAR_RXBEQPKT_SEQ_8814B(x) ((x) & (~BITS_RXBEQPKT_SEQ_8814B)) +#define BIT_GET_RXBEQPKT_SEQ_8814B(x) \ + (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8814B) & BIT_MASK_RXBEQPKT_SEQ_8814B) +#define BIT_SET_RXBEQPKT_SEQ_8814B(x, v) \ + (BIT_CLEAR_RXBEQPKT_SEQ_8814B(x) | BIT_RXBEQPKT_SEQ_8814B(v)) + +#define BIT_SHIFT_RXVIQPKT_SEQ_8814B 12 +#define BIT_MASK_RXVIQPKT_SEQ_8814B 0xf +#define BIT_RXVIQPKT_SEQ_8814B(x) \ + (((x) & BIT_MASK_RXVIQPKT_SEQ_8814B) << BIT_SHIFT_RXVIQPKT_SEQ_8814B) +#define BITS_RXVIQPKT_SEQ_8814B \ + (BIT_MASK_RXVIQPKT_SEQ_8814B << BIT_SHIFT_RXVIQPKT_SEQ_8814B) +#define BIT_CLEAR_RXVIQPKT_SEQ_8814B(x) ((x) & (~BITS_RXVIQPKT_SEQ_8814B)) +#define BIT_GET_RXVIQPKT_SEQ_8814B(x) \ + (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8814B) & BIT_MASK_RXVIQPKT_SEQ_8814B) +#define BIT_SET_RXVIQPKT_SEQ_8814B(x, v) \ + (BIT_CLEAR_RXVIQPKT_SEQ_8814B(x) | BIT_RXVIQPKT_SEQ_8814B(v)) + +#define BIT_SHIFT_RXVOQPKT_SEQ_8814B 8 +#define BIT_MASK_RXVOQPKT_SEQ_8814B 0xf +#define BIT_RXVOQPKT_SEQ_8814B(x) \ + (((x) & BIT_MASK_RXVOQPKT_SEQ_8814B) << BIT_SHIFT_RXVOQPKT_SEQ_8814B) +#define BITS_RXVOQPKT_SEQ_8814B \ + (BIT_MASK_RXVOQPKT_SEQ_8814B << BIT_SHIFT_RXVOQPKT_SEQ_8814B) +#define BIT_CLEAR_RXVOQPKT_SEQ_8814B(x) ((x) & (~BITS_RXVOQPKT_SEQ_8814B)) +#define BIT_GET_RXVOQPKT_SEQ_8814B(x) \ + (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8814B) & BIT_MASK_RXVOQPKT_SEQ_8814B) +#define BIT_SET_RXVOQPKT_SEQ_8814B(x, v) \ + (BIT_CLEAR_RXVOQPKT_SEQ_8814B(x) | BIT_RXVOQPKT_SEQ_8814B(v)) + +#define BIT_RXBKQPKT_ERR_8814B BIT(7) +#define BIT_RXBEQPKT_ERR_8814B BIT(6) +#define BIT_RXVIQPKT_ERR_8814B BIT(5) +#define BIT_RXVOQPKT_ERR_8814B BIT(4) +#define BIT_RXDMA_MON_EN_8814B BIT(2) +#define BIT_RXPKT_MON_RST_8814B BIT(1) +#define BIT_RXPKT_MON_EN_8814B BIT(0) + +/* 2 REG_STATE_MON_8814B */ + +#define BIT_SHIFT_STATE_SEL_8814B 24 +#define BIT_MASK_STATE_SEL_8814B 0x1f +#define BIT_STATE_SEL_8814B(x) \ + (((x) & BIT_MASK_STATE_SEL_8814B) << BIT_SHIFT_STATE_SEL_8814B) +#define BITS_STATE_SEL_8814B \ + (BIT_MASK_STATE_SEL_8814B << BIT_SHIFT_STATE_SEL_8814B) +#define BIT_CLEAR_STATE_SEL_8814B(x) ((x) & (~BITS_STATE_SEL_8814B)) +#define BIT_GET_STATE_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_STATE_SEL_8814B) & BIT_MASK_STATE_SEL_8814B) +#define BIT_SET_STATE_SEL_8814B(x, v) \ + (BIT_CLEAR_STATE_SEL_8814B(x) | BIT_STATE_SEL_8814B(v)) + +#define BIT_SHIFT_STATE_INFO_8814B 8 +#define BIT_MASK_STATE_INFO_8814B 0xff +#define BIT_STATE_INFO_8814B(x) \ + (((x) & BIT_MASK_STATE_INFO_8814B) << BIT_SHIFT_STATE_INFO_8814B) +#define BITS_STATE_INFO_8814B \ + (BIT_MASK_STATE_INFO_8814B << BIT_SHIFT_STATE_INFO_8814B) +#define BIT_CLEAR_STATE_INFO_8814B(x) ((x) & (~BITS_STATE_INFO_8814B)) +#define BIT_GET_STATE_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_STATE_INFO_8814B) & BIT_MASK_STATE_INFO_8814B) +#define BIT_SET_STATE_INFO_8814B(x, v) \ + (BIT_CLEAR_STATE_INFO_8814B(x) | BIT_STATE_INFO_8814B(v)) + +#define BIT_UPD_NXT_STATE_8814B BIT(7) + +#define BIT_SHIFT_CUR_STATE_8814B 0 +#define BIT_MASK_CUR_STATE_8814B 0x7f +#define BIT_CUR_STATE_8814B(x) \ + (((x) & BIT_MASK_CUR_STATE_8814B) << BIT_SHIFT_CUR_STATE_8814B) +#define BITS_CUR_STATE_8814B \ + (BIT_MASK_CUR_STATE_8814B << BIT_SHIFT_CUR_STATE_8814B) +#define BIT_CLEAR_CUR_STATE_8814B(x) ((x) & (~BITS_CUR_STATE_8814B)) +#define BIT_GET_CUR_STATE_8814B(x) \ + (((x) >> BIT_SHIFT_CUR_STATE_8814B) & BIT_MASK_CUR_STATE_8814B) +#define BIT_SET_CUR_STATE_8814B(x, v) \ + (BIT_CLEAR_CUR_STATE_8814B(x) | BIT_CUR_STATE_8814B(v)) + +/* 2 REG_ERROR_MON_8814B */ +#define BIT_CSIRPT_LEN_BB_MORE_THAN_MAC_8814B BIT(23) +#define BIT_CSI_CHKSUM_ERROR_8814B BIT(22) +#define BIT_MACRX_ERR_5_8814B BIT(21) +#define BIT_MACRX_ERR_4_8814B BIT(20) +#define BIT_MACRX_ERR_3_8814B BIT(19) +#define BIT_MACRX_ERR_2_8814B BIT(18) +#define BIT_MACRX_ERR_1_8814B BIT(17) +#define BIT_MACRX_ERR_0_8814B BIT(16) +#define BIT_WMAC_PRETX_ERRHDL_EN_8814B BIT(15) +#define BIT_MACTX_ERR_5_8814B BIT(5) +#define BIT_MACTX_ERR_4_8814B BIT(4) +#define BIT_MACTX_ERR_3_8814B BIT(3) +#define BIT_MACTX_ERR_2_8814B BIT(2) +#define BIT_MACTX_ERR_1_8814B BIT(1) +#define BIT_MACTX_ERR_0_8814B BIT(0) + +/* 2 REG_SEARCH_MACID_8814B */ +#define BIT_EN_TXRPTBUF_CLK_8814B BIT(31) +#define BIT_WMAC_SRCH_FIFOFULL_8814B BIT(15) +#define BIT_DIS_INFOSRCH_8814B BIT(14) +#define BIT_DISABLE_B0_8814B BIT(13) + +#define BIT_SHIFT_INFO_ADDR_OFFSET_8814B 0 +#define BIT_MASK_INFO_ADDR_OFFSET_8814B 0x1fff +#define BIT_INFO_ADDR_OFFSET_8814B(x) \ + (((x) & BIT_MASK_INFO_ADDR_OFFSET_8814B) \ + << BIT_SHIFT_INFO_ADDR_OFFSET_8814B) +#define BITS_INFO_ADDR_OFFSET_8814B \ + (BIT_MASK_INFO_ADDR_OFFSET_8814B << BIT_SHIFT_INFO_ADDR_OFFSET_8814B) +#define BIT_CLEAR_INFO_ADDR_OFFSET_8814B(x) \ + ((x) & (~BITS_INFO_ADDR_OFFSET_8814B)) +#define BIT_GET_INFO_ADDR_OFFSET_8814B(x) \ + (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8814B) & \ + BIT_MASK_INFO_ADDR_OFFSET_8814B) +#define BIT_SET_INFO_ADDR_OFFSET_8814B(x, v) \ + (BIT_CLEAR_INFO_ADDR_OFFSET_8814B(x) | BIT_INFO_ADDR_OFFSET_8814B(v)) + +/* 2 REG_BT_COEX_TABLE_8814B (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_COEX_TABLE_1_8814B 0 +#define BIT_MASK_COEX_TABLE_1_8814B 0xffffffffL +#define BIT_COEX_TABLE_1_8814B(x) \ + (((x) & BIT_MASK_COEX_TABLE_1_8814B) << BIT_SHIFT_COEX_TABLE_1_8814B) +#define BITS_COEX_TABLE_1_8814B \ + (BIT_MASK_COEX_TABLE_1_8814B << BIT_SHIFT_COEX_TABLE_1_8814B) +#define BIT_CLEAR_COEX_TABLE_1_8814B(x) ((x) & (~BITS_COEX_TABLE_1_8814B)) +#define BIT_GET_COEX_TABLE_1_8814B(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_1_8814B) & BIT_MASK_COEX_TABLE_1_8814B) +#define BIT_SET_COEX_TABLE_1_8814B(x, v) \ + (BIT_CLEAR_COEX_TABLE_1_8814B(x) | BIT_COEX_TABLE_1_8814B(v)) + +/* 2 REG_BT_COEX_TABLE2_8814B (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_COEX_TABLE_2_8814B 0 +#define BIT_MASK_COEX_TABLE_2_8814B 0xffffffffL +#define BIT_COEX_TABLE_2_8814B(x) \ + (((x) & BIT_MASK_COEX_TABLE_2_8814B) << BIT_SHIFT_COEX_TABLE_2_8814B) +#define BITS_COEX_TABLE_2_8814B \ + (BIT_MASK_COEX_TABLE_2_8814B << BIT_SHIFT_COEX_TABLE_2_8814B) +#define BIT_CLEAR_COEX_TABLE_2_8814B(x) ((x) & (~BITS_COEX_TABLE_2_8814B)) +#define BIT_GET_COEX_TABLE_2_8814B(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_2_8814B) & BIT_MASK_COEX_TABLE_2_8814B) +#define BIT_SET_COEX_TABLE_2_8814B(x, v) \ + (BIT_CLEAR_COEX_TABLE_2_8814B(x) | BIT_COEX_TABLE_2_8814B(v)) + +/* 2 REG_BT_COEX_BREAK_TABLE_8814B (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_BREAK_TABLE_2_8814B 16 +#define BIT_MASK_BREAK_TABLE_2_8814B 0xffff +#define BIT_BREAK_TABLE_2_8814B(x) \ + (((x) & BIT_MASK_BREAK_TABLE_2_8814B) << BIT_SHIFT_BREAK_TABLE_2_8814B) +#define BITS_BREAK_TABLE_2_8814B \ + (BIT_MASK_BREAK_TABLE_2_8814B << BIT_SHIFT_BREAK_TABLE_2_8814B) +#define BIT_CLEAR_BREAK_TABLE_2_8814B(x) ((x) & (~BITS_BREAK_TABLE_2_8814B)) +#define BIT_GET_BREAK_TABLE_2_8814B(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_2_8814B) & BIT_MASK_BREAK_TABLE_2_8814B) +#define BIT_SET_BREAK_TABLE_2_8814B(x, v) \ + (BIT_CLEAR_BREAK_TABLE_2_8814B(x) | BIT_BREAK_TABLE_2_8814B(v)) + +#define BIT_SHIFT_BREAK_TABLE_1_8814B 0 +#define BIT_MASK_BREAK_TABLE_1_8814B 0xffff +#define BIT_BREAK_TABLE_1_8814B(x) \ + (((x) & BIT_MASK_BREAK_TABLE_1_8814B) << BIT_SHIFT_BREAK_TABLE_1_8814B) +#define BITS_BREAK_TABLE_1_8814B \ + (BIT_MASK_BREAK_TABLE_1_8814B << BIT_SHIFT_BREAK_TABLE_1_8814B) +#define BIT_CLEAR_BREAK_TABLE_1_8814B(x) ((x) & (~BITS_BREAK_TABLE_1_8814B)) +#define BIT_GET_BREAK_TABLE_1_8814B(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_1_8814B) & BIT_MASK_BREAK_TABLE_1_8814B) +#define BIT_SET_BREAK_TABLE_1_8814B(x, v) \ + (BIT_CLEAR_BREAK_TABLE_1_8814B(x) | BIT_BREAK_TABLE_1_8814B(v)) + +/* 2 REG_BT_COEX_TABLE_H_8814B (BT-COEXISTENCE CONTROL REGISTER) */ +#define BIT_PRI_MASK_RX_RESP_V1_8814B BIT(30) +#define BIT_PRI_MASK_RXOFDM_V1_8814B BIT(29) +#define BIT_PRI_MASK_RXCCK_V1_8814B BIT(28) + +#define BIT_SHIFT_PRI_MASK_TXAC_8814B 21 +#define BIT_MASK_PRI_MASK_TXAC_8814B 0x7f +#define BIT_PRI_MASK_TXAC_8814B(x) \ + (((x) & BIT_MASK_PRI_MASK_TXAC_8814B) << BIT_SHIFT_PRI_MASK_TXAC_8814B) +#define BITS_PRI_MASK_TXAC_8814B \ + (BIT_MASK_PRI_MASK_TXAC_8814B << BIT_SHIFT_PRI_MASK_TXAC_8814B) +#define BIT_CLEAR_PRI_MASK_TXAC_8814B(x) ((x) & (~BITS_PRI_MASK_TXAC_8814B)) +#define BIT_GET_PRI_MASK_TXAC_8814B(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8814B) & BIT_MASK_PRI_MASK_TXAC_8814B) +#define BIT_SET_PRI_MASK_TXAC_8814B(x, v) \ + (BIT_CLEAR_PRI_MASK_TXAC_8814B(x) | BIT_PRI_MASK_TXAC_8814B(v)) + +#define BIT_SHIFT_PRI_MASK_NAV_8814B 13 +#define BIT_MASK_PRI_MASK_NAV_8814B 0xff +#define BIT_PRI_MASK_NAV_8814B(x) \ + (((x) & BIT_MASK_PRI_MASK_NAV_8814B) << BIT_SHIFT_PRI_MASK_NAV_8814B) +#define BITS_PRI_MASK_NAV_8814B \ + (BIT_MASK_PRI_MASK_NAV_8814B << BIT_SHIFT_PRI_MASK_NAV_8814B) +#define BIT_CLEAR_PRI_MASK_NAV_8814B(x) ((x) & (~BITS_PRI_MASK_NAV_8814B)) +#define BIT_GET_PRI_MASK_NAV_8814B(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NAV_8814B) & BIT_MASK_PRI_MASK_NAV_8814B) +#define BIT_SET_PRI_MASK_NAV_8814B(x, v) \ + (BIT_CLEAR_PRI_MASK_NAV_8814B(x) | BIT_PRI_MASK_NAV_8814B(v)) + +#define BIT_PRI_MASK_CCK_V1_8814B BIT(12) +#define BIT_PRI_MASK_OFDM_V1_8814B BIT(11) +#define BIT_PRI_MASK_RTY_V1_8814B BIT(10) + +#define BIT_SHIFT_PRI_MASK_NUM_8814B 6 +#define BIT_MASK_PRI_MASK_NUM_8814B 0xf +#define BIT_PRI_MASK_NUM_8814B(x) \ + (((x) & BIT_MASK_PRI_MASK_NUM_8814B) << BIT_SHIFT_PRI_MASK_NUM_8814B) +#define BITS_PRI_MASK_NUM_8814B \ + (BIT_MASK_PRI_MASK_NUM_8814B << BIT_SHIFT_PRI_MASK_NUM_8814B) +#define BIT_CLEAR_PRI_MASK_NUM_8814B(x) ((x) & (~BITS_PRI_MASK_NUM_8814B)) +#define BIT_GET_PRI_MASK_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NUM_8814B) & BIT_MASK_PRI_MASK_NUM_8814B) +#define BIT_SET_PRI_MASK_NUM_8814B(x, v) \ + (BIT_CLEAR_PRI_MASK_NUM_8814B(x) | BIT_PRI_MASK_NUM_8814B(v)) + +#define BIT_SHIFT_PRI_MASK_TYPE_8814B 2 +#define BIT_MASK_PRI_MASK_TYPE_8814B 0xf +#define BIT_PRI_MASK_TYPE_8814B(x) \ + (((x) & BIT_MASK_PRI_MASK_TYPE_8814B) << BIT_SHIFT_PRI_MASK_TYPE_8814B) +#define BITS_PRI_MASK_TYPE_8814B \ + (BIT_MASK_PRI_MASK_TYPE_8814B << BIT_SHIFT_PRI_MASK_TYPE_8814B) +#define BIT_CLEAR_PRI_MASK_TYPE_8814B(x) ((x) & (~BITS_PRI_MASK_TYPE_8814B)) +#define BIT_GET_PRI_MASK_TYPE_8814B(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8814B) & BIT_MASK_PRI_MASK_TYPE_8814B) +#define BIT_SET_PRI_MASK_TYPE_8814B(x, v) \ + (BIT_CLEAR_PRI_MASK_TYPE_8814B(x) | BIT_PRI_MASK_TYPE_8814B(v)) + +#define BIT_OOB_V1_8814B BIT(1) +#define BIT_ANT_SEL_V1_8814B BIT(0) + +/* 2 REG_RXCMD_0_8814B */ +#define BIT_RXCMD_EN_8814B BIT(31) + +#define BIT_SHIFT_RXCMD_INFO_8814B 0 +#define BIT_MASK_RXCMD_INFO_8814B 0x7fffffffL +#define BIT_RXCMD_INFO_8814B(x) \ + (((x) & BIT_MASK_RXCMD_INFO_8814B) << BIT_SHIFT_RXCMD_INFO_8814B) +#define BITS_RXCMD_INFO_8814B \ + (BIT_MASK_RXCMD_INFO_8814B << BIT_SHIFT_RXCMD_INFO_8814B) +#define BIT_CLEAR_RXCMD_INFO_8814B(x) ((x) & (~BITS_RXCMD_INFO_8814B)) +#define BIT_GET_RXCMD_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_RXCMD_INFO_8814B) & BIT_MASK_RXCMD_INFO_8814B) +#define BIT_SET_RXCMD_INFO_8814B(x, v) \ + (BIT_CLEAR_RXCMD_INFO_8814B(x) | BIT_RXCMD_INFO_8814B(v)) + +/* 2 REG_RXCMD_1_8814B */ + +#define BIT_SHIFT_CSI_RADDR_LATCH_8814B 24 +#define BIT_MASK_CSI_RADDR_LATCH_8814B 0xff +#define BIT_CSI_RADDR_LATCH_8814B(x) \ + (((x) & BIT_MASK_CSI_RADDR_LATCH_8814B) \ + << BIT_SHIFT_CSI_RADDR_LATCH_8814B) +#define BITS_CSI_RADDR_LATCH_8814B \ + (BIT_MASK_CSI_RADDR_LATCH_8814B << BIT_SHIFT_CSI_RADDR_LATCH_8814B) +#define BIT_CLEAR_CSI_RADDR_LATCH_8814B(x) ((x) & (~BITS_CSI_RADDR_LATCH_8814B)) +#define BIT_GET_CSI_RADDR_LATCH_8814B(x) \ + (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_8814B) & \ + BIT_MASK_CSI_RADDR_LATCH_8814B) +#define BIT_SET_CSI_RADDR_LATCH_8814B(x, v) \ + (BIT_CLEAR_CSI_RADDR_LATCH_8814B(x) | BIT_CSI_RADDR_LATCH_8814B(v)) + +#define BIT_SHIFT_CSI_WADDR_LATCH_8814B 16 +#define BIT_MASK_CSI_WADDR_LATCH_8814B 0xff +#define BIT_CSI_WADDR_LATCH_8814B(x) \ + (((x) & BIT_MASK_CSI_WADDR_LATCH_8814B) \ + << BIT_SHIFT_CSI_WADDR_LATCH_8814B) +#define BITS_CSI_WADDR_LATCH_8814B \ + (BIT_MASK_CSI_WADDR_LATCH_8814B << BIT_SHIFT_CSI_WADDR_LATCH_8814B) +#define BIT_CLEAR_CSI_WADDR_LATCH_8814B(x) ((x) & (~BITS_CSI_WADDR_LATCH_8814B)) +#define BIT_GET_CSI_WADDR_LATCH_8814B(x) \ + (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_8814B) & \ + BIT_MASK_CSI_WADDR_LATCH_8814B) +#define BIT_SET_CSI_WADDR_LATCH_8814B(x, v) \ + (BIT_CLEAR_CSI_WADDR_LATCH_8814B(x) | BIT_CSI_WADDR_LATCH_8814B(v)) + +#define BIT_SHIFT_RXCMD_PRD_8814B 0 +#define BIT_MASK_RXCMD_PRD_8814B 0xffff +#define BIT_RXCMD_PRD_8814B(x) \ + (((x) & BIT_MASK_RXCMD_PRD_8814B) << BIT_SHIFT_RXCMD_PRD_8814B) +#define BITS_RXCMD_PRD_8814B \ + (BIT_MASK_RXCMD_PRD_8814B << BIT_SHIFT_RXCMD_PRD_8814B) +#define BIT_CLEAR_RXCMD_PRD_8814B(x) ((x) & (~BITS_RXCMD_PRD_8814B)) +#define BIT_GET_RXCMD_PRD_8814B(x) \ + (((x) >> BIT_SHIFT_RXCMD_PRD_8814B) & BIT_MASK_RXCMD_PRD_8814B) +#define BIT_SET_RXCMD_PRD_8814B(x, v) \ + (BIT_CLEAR_RXCMD_PRD_8814B(x) | BIT_RXCMD_PRD_8814B(v)) + +/* 2 REG_WMAC_RESP_TXINFO_8814B (RESPONSE TXINFO REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_MFB_8814B 25 +#define BIT_MASK_WMAC_RESP_MFB_8814B 0x7f +#define BIT_WMAC_RESP_MFB_8814B(x) \ + (((x) & BIT_MASK_WMAC_RESP_MFB_8814B) << BIT_SHIFT_WMAC_RESP_MFB_8814B) +#define BITS_WMAC_RESP_MFB_8814B \ + (BIT_MASK_WMAC_RESP_MFB_8814B << BIT_SHIFT_WMAC_RESP_MFB_8814B) +#define BIT_CLEAR_WMAC_RESP_MFB_8814B(x) ((x) & (~BITS_WMAC_RESP_MFB_8814B)) +#define BIT_GET_WMAC_RESP_MFB_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_MFB_8814B) & BIT_MASK_WMAC_RESP_MFB_8814B) +#define BIT_SET_WMAC_RESP_MFB_8814B(x, v) \ + (BIT_CLEAR_WMAC_RESP_MFB_8814B(x) | BIT_WMAC_RESP_MFB_8814B(v)) + +#define BIT_SHIFT_WMAC_ANTINF_SEL_8814B 23 +#define BIT_MASK_WMAC_ANTINF_SEL_8814B 0x3 +#define BIT_WMAC_ANTINF_SEL_8814B(x) \ + (((x) & BIT_MASK_WMAC_ANTINF_SEL_8814B) \ + << BIT_SHIFT_WMAC_ANTINF_SEL_8814B) +#define BITS_WMAC_ANTINF_SEL_8814B \ + (BIT_MASK_WMAC_ANTINF_SEL_8814B << BIT_SHIFT_WMAC_ANTINF_SEL_8814B) +#define BIT_CLEAR_WMAC_ANTINF_SEL_8814B(x) ((x) & (~BITS_WMAC_ANTINF_SEL_8814B)) +#define BIT_GET_WMAC_ANTINF_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL_8814B) & \ + BIT_MASK_WMAC_ANTINF_SEL_8814B) +#define BIT_SET_WMAC_ANTINF_SEL_8814B(x, v) \ + (BIT_CLEAR_WMAC_ANTINF_SEL_8814B(x) | BIT_WMAC_ANTINF_SEL_8814B(v)) + +#define BIT_SHIFT_WMAC_ANTSEL_SEL_8814B 21 +#define BIT_MASK_WMAC_ANTSEL_SEL_8814B 0x3 +#define BIT_WMAC_ANTSEL_SEL_8814B(x) \ + (((x) & BIT_MASK_WMAC_ANTSEL_SEL_8814B) \ + << BIT_SHIFT_WMAC_ANTSEL_SEL_8814B) +#define BITS_WMAC_ANTSEL_SEL_8814B \ + (BIT_MASK_WMAC_ANTSEL_SEL_8814B << BIT_SHIFT_WMAC_ANTSEL_SEL_8814B) +#define BIT_CLEAR_WMAC_ANTSEL_SEL_8814B(x) ((x) & (~BITS_WMAC_ANTSEL_SEL_8814B)) +#define BIT_GET_WMAC_ANTSEL_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL_8814B) & \ + BIT_MASK_WMAC_ANTSEL_SEL_8814B) +#define BIT_SET_WMAC_ANTSEL_SEL_8814B(x, v) \ + (BIT_CLEAR_WMAC_ANTSEL_SEL_8814B(x) | BIT_WMAC_ANTSEL_SEL_8814B(v)) + +#define BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B 18 +#define BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B 0x3 +#define BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B) \ + << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B) +#define BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B \ + (BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B \ + << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B) +#define BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B(x) \ + ((x) & (~BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B)) +#define BIT_GET_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B) & \ + BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B) +#define BIT_SET_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B(x) | \ + BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8814B(v)) + +#define BIT_SHIFT_WMAC_RESP_TXANT_V1_8814B 6 +#define BIT_MASK_WMAC_RESP_TXANT_V1_8814B 0xfff +#define BIT_WMAC_RESP_TXANT_V1_8814B(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXANT_V1_8814B) \ + << BIT_SHIFT_WMAC_RESP_TXANT_V1_8814B) +#define BITS_WMAC_RESP_TXANT_V1_8814B \ + (BIT_MASK_WMAC_RESP_TXANT_V1_8814B \ + << BIT_SHIFT_WMAC_RESP_TXANT_V1_8814B) +#define BIT_CLEAR_WMAC_RESP_TXANT_V1_8814B(x) \ + ((x) & (~BITS_WMAC_RESP_TXANT_V1_8814B)) +#define BIT_GET_WMAC_RESP_TXANT_V1_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_V1_8814B) & \ + BIT_MASK_WMAC_RESP_TXANT_V1_8814B) +#define BIT_SET_WMAC_RESP_TXANT_V1_8814B(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXANT_V1_8814B(x) | \ + BIT_WMAC_RESP_TXANT_V1_8814B(v)) + +/* 2 REG_BBPSF_CTRL_8814B */ +#define BIT_CTL_IDLE_CLR_CSI_RPT_8814B BIT(31) +#define BIT_WMAC_USE_NDPARATE_8814B BIT(30) + +#define BIT_SHIFT_WMAC_CSI_RATE_8814B 24 +#define BIT_MASK_WMAC_CSI_RATE_8814B 0x3f +#define BIT_WMAC_CSI_RATE_8814B(x) \ + (((x) & BIT_MASK_WMAC_CSI_RATE_8814B) << BIT_SHIFT_WMAC_CSI_RATE_8814B) +#define BITS_WMAC_CSI_RATE_8814B \ + (BIT_MASK_WMAC_CSI_RATE_8814B << BIT_SHIFT_WMAC_CSI_RATE_8814B) +#define BIT_CLEAR_WMAC_CSI_RATE_8814B(x) ((x) & (~BITS_WMAC_CSI_RATE_8814B)) +#define BIT_GET_WMAC_CSI_RATE_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RATE_8814B) & BIT_MASK_WMAC_CSI_RATE_8814B) +#define BIT_SET_WMAC_CSI_RATE_8814B(x, v) \ + (BIT_CLEAR_WMAC_CSI_RATE_8814B(x) | BIT_WMAC_CSI_RATE_8814B(v)) + +#define BIT_SHIFT_WMAC_RESP_TXRATE_8814B 16 +#define BIT_MASK_WMAC_RESP_TXRATE_8814B 0xff +#define BIT_WMAC_RESP_TXRATE_8814B(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXRATE_8814B) \ + << BIT_SHIFT_WMAC_RESP_TXRATE_8814B) +#define BITS_WMAC_RESP_TXRATE_8814B \ + (BIT_MASK_WMAC_RESP_TXRATE_8814B << BIT_SHIFT_WMAC_RESP_TXRATE_8814B) +#define BIT_CLEAR_WMAC_RESP_TXRATE_8814B(x) \ + ((x) & (~BITS_WMAC_RESP_TXRATE_8814B)) +#define BIT_GET_WMAC_RESP_TXRATE_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE_8814B) & \ + BIT_MASK_WMAC_RESP_TXRATE_8814B) +#define BIT_SET_WMAC_RESP_TXRATE_8814B(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXRATE_8814B(x) | BIT_WMAC_RESP_TXRATE_8814B(v)) + +#define BIT_CSI_FORCE_RATE_EN_8814B BIT(15) + +#define BIT_SHIFT_CSI_RSC_8814B 13 +#define BIT_MASK_CSI_RSC_8814B 0x3 +#define BIT_CSI_RSC_8814B(x) \ + (((x) & BIT_MASK_CSI_RSC_8814B) << BIT_SHIFT_CSI_RSC_8814B) +#define BITS_CSI_RSC_8814B (BIT_MASK_CSI_RSC_8814B << BIT_SHIFT_CSI_RSC_8814B) +#define BIT_CLEAR_CSI_RSC_8814B(x) ((x) & (~BITS_CSI_RSC_8814B)) +#define BIT_GET_CSI_RSC_8814B(x) \ + (((x) >> BIT_SHIFT_CSI_RSC_8814B) & BIT_MASK_CSI_RSC_8814B) +#define BIT_SET_CSI_RSC_8814B(x, v) \ + (BIT_CLEAR_CSI_RSC_8814B(x) | BIT_CSI_RSC_8814B(v)) + +#define BIT_CSI_GID_SEL_8814B BIT(12) +#define BIT_RDCSIMD_FLAG_TRIG_SEL_8814B BIT(11) +#define BIT_NDPVLD_POS_RST_FFPTR_DIS_V1_8814B BIT(10) +#define BIT_NDPVLD_PROTECT_RDRDY_DIS_8814B BIT(9) +#define BIT_RDCSI_EMPTY_APPZERO_8814B BIT(8) +#define BIT_CSI_RATE_FB_EN_8814B BIT(7) +#define BIT_RXFIFO_WRPTR_WO_CHKSUM_8814B BIT(6) + +/* 2 REG_P2P_RX_BCN_NOA_8814B (P2P RX BEACON NOA REGISTER) */ +#define BIT_NOA_PARSER_EN_8814B BIT(15) + +#define BIT_SHIFT_BSSID_SEL_V1_8814B 12 +#define BIT_MASK_BSSID_SEL_V1_8814B 0x7 +#define BIT_BSSID_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID_SEL_V1_8814B) << BIT_SHIFT_BSSID_SEL_V1_8814B) +#define BITS_BSSID_SEL_V1_8814B \ + (BIT_MASK_BSSID_SEL_V1_8814B << BIT_SHIFT_BSSID_SEL_V1_8814B) +#define BIT_CLEAR_BSSID_SEL_V1_8814B(x) ((x) & (~BITS_BSSID_SEL_V1_8814B)) +#define BIT_GET_BSSID_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID_SEL_V1_8814B) & BIT_MASK_BSSID_SEL_V1_8814B) +#define BIT_SET_BSSID_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID_SEL_V1_8814B(x) | BIT_BSSID_SEL_V1_8814B(v)) + +#define BIT_SHIFT_P2P_OUI_TYPE_8814B 0 +#define BIT_MASK_P2P_OUI_TYPE_8814B 0xff +#define BIT_P2P_OUI_TYPE_8814B(x) \ + (((x) & BIT_MASK_P2P_OUI_TYPE_8814B) << BIT_SHIFT_P2P_OUI_TYPE_8814B) +#define BITS_P2P_OUI_TYPE_8814B \ + (BIT_MASK_P2P_OUI_TYPE_8814B << BIT_SHIFT_P2P_OUI_TYPE_8814B) +#define BIT_CLEAR_P2P_OUI_TYPE_8814B(x) ((x) & (~BITS_P2P_OUI_TYPE_8814B)) +#define BIT_GET_P2P_OUI_TYPE_8814B(x) \ + (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8814B) & BIT_MASK_P2P_OUI_TYPE_8814B) +#define BIT_SET_P2P_OUI_TYPE_8814B(x, v) \ + (BIT_CLEAR_P2P_OUI_TYPE_8814B(x) | BIT_P2P_OUI_TYPE_8814B(v)) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_ASSOCIATED_BFMER0_INFO_8814B (ASSOCIATED BEAMFORMER0 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8814B 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8814B 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8814B) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8814B) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8814B \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8814B \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8814B) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8814B(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8814B)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_V1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8814B) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8814B) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_V1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8814B(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8814B(v)) + +/* 2 REG_ASSOCIATED_BFMER0_INFO_H_8814B */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID0_8814B 16 +#define BIT_MASK_R_WMAC_TXCSI_AID0_8814B 0x1ff +#define BIT_R_WMAC_TXCSI_AID0_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8814B) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID0_8814B) +#define BITS_R_WMAC_TXCSI_AID0_8814B \ + (BIT_MASK_R_WMAC_TXCSI_AID0_8814B << BIT_SHIFT_R_WMAC_TXCSI_AID0_8814B) +#define BIT_CLEAR_R_WMAC_TXCSI_AID0_8814B(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID0_8814B)) +#define BIT_GET_R_WMAC_TXCSI_AID0_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8814B) & \ + BIT_MASK_R_WMAC_TXCSI_AID0_8814B) +#define BIT_SET_R_WMAC_TXCSI_AID0_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID0_8814B(x) | BIT_R_WMAC_TXCSI_AID0_8814B(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8814B(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_8814B (ASSOCIATED BEAMFORMER1 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8814B 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8814B 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8814B) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8814B) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8814B \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8814B \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8814B) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8814B(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8814B)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_V1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8814B) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8814B) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_V1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8814B(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8814B(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_H_8814B */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID1_8814B 16 +#define BIT_MASK_R_WMAC_TXCSI_AID1_8814B 0x1ff +#define BIT_R_WMAC_TXCSI_AID1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8814B) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID1_8814B) +#define BITS_R_WMAC_TXCSI_AID1_8814B \ + (BIT_MASK_R_WMAC_TXCSI_AID1_8814B << BIT_SHIFT_R_WMAC_TXCSI_AID1_8814B) +#define BIT_CLEAR_R_WMAC_TXCSI_AID1_8814B(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID1_8814B)) +#define BIT_GET_R_WMAC_TXCSI_AID1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8814B) & \ + BIT_MASK_R_WMAC_TXCSI_AID1_8814B) +#define BIT_SET_R_WMAC_TXCSI_AID1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID1_8814B(x) | BIT_R_WMAC_TXCSI_AID1_8814B(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8814B(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW20_8814B (TX CSI REPORT PARAMETER REGISTER) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8814B 16 +#define BIT_MASK_R_WMAC_BFINFO_20M_1_8814B 0xfff +#define BIT_R_WMAC_BFINFO_20M_1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8814B) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8814B) +#define BITS_R_WMAC_BFINFO_20M_1_8814B \ + (BIT_MASK_R_WMAC_BFINFO_20M_1_8814B \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8814B) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8814B(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8814B)) +#define BIT_GET_R_WMAC_BFINFO_20M_1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8814B) & \ + BIT_MASK_R_WMAC_BFINFO_20M_1_8814B) +#define BIT_SET_R_WMAC_BFINFO_20M_1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8814B(x) | \ + BIT_R_WMAC_BFINFO_20M_1_8814B(v)) + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8814B 0 +#define BIT_MASK_R_WMAC_BFINFO_20M_0_8814B 0xfff +#define BIT_R_WMAC_BFINFO_20M_0_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8814B) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8814B) +#define BITS_R_WMAC_BFINFO_20M_0_8814B \ + (BIT_MASK_R_WMAC_BFINFO_20M_0_8814B \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8814B) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8814B(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8814B)) +#define BIT_GET_R_WMAC_BFINFO_20M_0_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8814B) & \ + BIT_MASK_R_WMAC_BFINFO_20M_0_8814B) +#define BIT_SET_R_WMAC_BFINFO_20M_0_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8814B(x) | \ + BIT_R_WMAC_BFINFO_20M_0_8814B(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40_8814B (TX CSI REPORT PARAMETER_BW40 REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_ANTD_8814B 12 +#define BIT_MASK_WMAC_RESP_ANTD_8814B 0xf +#define BIT_WMAC_RESP_ANTD_8814B(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTD_8814B) \ + << BIT_SHIFT_WMAC_RESP_ANTD_8814B) +#define BITS_WMAC_RESP_ANTD_8814B \ + (BIT_MASK_WMAC_RESP_ANTD_8814B << BIT_SHIFT_WMAC_RESP_ANTD_8814B) +#define BIT_CLEAR_WMAC_RESP_ANTD_8814B(x) ((x) & (~BITS_WMAC_RESP_ANTD_8814B)) +#define BIT_GET_WMAC_RESP_ANTD_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTD_8814B) & \ + BIT_MASK_WMAC_RESP_ANTD_8814B) +#define BIT_SET_WMAC_RESP_ANTD_8814B(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTD_8814B(x) | BIT_WMAC_RESP_ANTD_8814B(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTC_8814B 8 +#define BIT_MASK_WMAC_RESP_ANTC_8814B 0xf +#define BIT_WMAC_RESP_ANTC_8814B(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTC_8814B) \ + << BIT_SHIFT_WMAC_RESP_ANTC_8814B) +#define BITS_WMAC_RESP_ANTC_8814B \ + (BIT_MASK_WMAC_RESP_ANTC_8814B << BIT_SHIFT_WMAC_RESP_ANTC_8814B) +#define BIT_CLEAR_WMAC_RESP_ANTC_8814B(x) ((x) & (~BITS_WMAC_RESP_ANTC_8814B)) +#define BIT_GET_WMAC_RESP_ANTC_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTC_8814B) & \ + BIT_MASK_WMAC_RESP_ANTC_8814B) +#define BIT_SET_WMAC_RESP_ANTC_8814B(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTC_8814B(x) | BIT_WMAC_RESP_ANTC_8814B(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTB_8814B 4 +#define BIT_MASK_WMAC_RESP_ANTB_8814B 0xf +#define BIT_WMAC_RESP_ANTB_8814B(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTB_8814B) \ + << BIT_SHIFT_WMAC_RESP_ANTB_8814B) +#define BITS_WMAC_RESP_ANTB_8814B \ + (BIT_MASK_WMAC_RESP_ANTB_8814B << BIT_SHIFT_WMAC_RESP_ANTB_8814B) +#define BIT_CLEAR_WMAC_RESP_ANTB_8814B(x) ((x) & (~BITS_WMAC_RESP_ANTB_8814B)) +#define BIT_GET_WMAC_RESP_ANTB_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTB_8814B) & \ + BIT_MASK_WMAC_RESP_ANTB_8814B) +#define BIT_SET_WMAC_RESP_ANTB_8814B(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTB_8814B(x) | BIT_WMAC_RESP_ANTB_8814B(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTA_8814B 0 +#define BIT_MASK_WMAC_RESP_ANTA_8814B 0xf +#define BIT_WMAC_RESP_ANTA_8814B(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTA_8814B) \ + << BIT_SHIFT_WMAC_RESP_ANTA_8814B) +#define BITS_WMAC_RESP_ANTA_8814B \ + (BIT_MASK_WMAC_RESP_ANTA_8814B << BIT_SHIFT_WMAC_RESP_ANTA_8814B) +#define BIT_CLEAR_WMAC_RESP_ANTA_8814B(x) ((x) & (~BITS_WMAC_RESP_ANTA_8814B)) +#define BIT_GET_WMAC_RESP_ANTA_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTA_8814B) & \ + BIT_MASK_WMAC_RESP_ANTA_8814B) +#define BIT_SET_WMAC_RESP_ANTA_8814B(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTA_8814B(x) | BIT_WMAC_RESP_ANTA_8814B(v)) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_BCN_PSR_RPT2_8814B (BEACON PARSER REPORT REGISTER2) */ + +#define BIT_SHIFT_DTIM_CNT2_8814B 24 +#define BIT_MASK_DTIM_CNT2_8814B 0xff +#define BIT_DTIM_CNT2_8814B(x) \ + (((x) & BIT_MASK_DTIM_CNT2_8814B) << BIT_SHIFT_DTIM_CNT2_8814B) +#define BITS_DTIM_CNT2_8814B \ + (BIT_MASK_DTIM_CNT2_8814B << BIT_SHIFT_DTIM_CNT2_8814B) +#define BIT_CLEAR_DTIM_CNT2_8814B(x) ((x) & (~BITS_DTIM_CNT2_8814B)) +#define BIT_GET_DTIM_CNT2_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT2_8814B) & BIT_MASK_DTIM_CNT2_8814B) +#define BIT_SET_DTIM_CNT2_8814B(x, v) \ + (BIT_CLEAR_DTIM_CNT2_8814B(x) | BIT_DTIM_CNT2_8814B(v)) + +#define BIT_SHIFT_DTIM_PERIOD2_8814B 16 +#define BIT_MASK_DTIM_PERIOD2_8814B 0xff +#define BIT_DTIM_PERIOD2_8814B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD2_8814B) << BIT_SHIFT_DTIM_PERIOD2_8814B) +#define BITS_DTIM_PERIOD2_8814B \ + (BIT_MASK_DTIM_PERIOD2_8814B << BIT_SHIFT_DTIM_PERIOD2_8814B) +#define BIT_CLEAR_DTIM_PERIOD2_8814B(x) ((x) & (~BITS_DTIM_PERIOD2_8814B)) +#define BIT_GET_DTIM_PERIOD2_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD2_8814B) & BIT_MASK_DTIM_PERIOD2_8814B) +#define BIT_SET_DTIM_PERIOD2_8814B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD2_8814B(x) | BIT_DTIM_PERIOD2_8814B(v)) + +#define BIT_DTIM2_8814B BIT(15) +#define BIT_TIM2_8814B BIT(14) +#define BIT_RPT_VALID_8814B BIT(13) + +#define BIT_SHIFT_PS_AID_2_8814B 0 +#define BIT_MASK_PS_AID_2_8814B 0x7ff +#define BIT_PS_AID_2_8814B(x) \ + (((x) & BIT_MASK_PS_AID_2_8814B) << BIT_SHIFT_PS_AID_2_8814B) +#define BITS_PS_AID_2_8814B \ + (BIT_MASK_PS_AID_2_8814B << BIT_SHIFT_PS_AID_2_8814B) +#define BIT_CLEAR_PS_AID_2_8814B(x) ((x) & (~BITS_PS_AID_2_8814B)) +#define BIT_GET_PS_AID_2_8814B(x) \ + (((x) >> BIT_SHIFT_PS_AID_2_8814B) & BIT_MASK_PS_AID_2_8814B) +#define BIT_SET_PS_AID_2_8814B(x, v) \ + (BIT_CLEAR_PS_AID_2_8814B(x) | BIT_PS_AID_2_8814B(v)) + +/* 2 REG_BCN_PSR_RPT3_8814B (BEACON PARSER REPORT REGISTER3) */ + +#define BIT_SHIFT_DTIM_CNT3_8814B 24 +#define BIT_MASK_DTIM_CNT3_8814B 0xff +#define BIT_DTIM_CNT3_8814B(x) \ + (((x) & BIT_MASK_DTIM_CNT3_8814B) << BIT_SHIFT_DTIM_CNT3_8814B) +#define BITS_DTIM_CNT3_8814B \ + (BIT_MASK_DTIM_CNT3_8814B << BIT_SHIFT_DTIM_CNT3_8814B) +#define BIT_CLEAR_DTIM_CNT3_8814B(x) ((x) & (~BITS_DTIM_CNT3_8814B)) +#define BIT_GET_DTIM_CNT3_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT3_8814B) & BIT_MASK_DTIM_CNT3_8814B) +#define BIT_SET_DTIM_CNT3_8814B(x, v) \ + (BIT_CLEAR_DTIM_CNT3_8814B(x) | BIT_DTIM_CNT3_8814B(v)) + +#define BIT_SHIFT_DTIM_PERIOD3_8814B 16 +#define BIT_MASK_DTIM_PERIOD3_8814B 0xff +#define BIT_DTIM_PERIOD3_8814B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD3_8814B) << BIT_SHIFT_DTIM_PERIOD3_8814B) +#define BITS_DTIM_PERIOD3_8814B \ + (BIT_MASK_DTIM_PERIOD3_8814B << BIT_SHIFT_DTIM_PERIOD3_8814B) +#define BIT_CLEAR_DTIM_PERIOD3_8814B(x) ((x) & (~BITS_DTIM_PERIOD3_8814B)) +#define BIT_GET_DTIM_PERIOD3_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD3_8814B) & BIT_MASK_DTIM_PERIOD3_8814B) +#define BIT_SET_DTIM_PERIOD3_8814B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD3_8814B(x) | BIT_DTIM_PERIOD3_8814B(v)) + +#define BIT_DTIM3_8814B BIT(15) +#define BIT_TIM3_8814B BIT(14) +#define BIT_RPT_VALID_8814B BIT(13) + +#define BIT_SHIFT_PS_AID_3_8814B 0 +#define BIT_MASK_PS_AID_3_8814B 0x7ff +#define BIT_PS_AID_3_8814B(x) \ + (((x) & BIT_MASK_PS_AID_3_8814B) << BIT_SHIFT_PS_AID_3_8814B) +#define BITS_PS_AID_3_8814B \ + (BIT_MASK_PS_AID_3_8814B << BIT_SHIFT_PS_AID_3_8814B) +#define BIT_CLEAR_PS_AID_3_8814B(x) ((x) & (~BITS_PS_AID_3_8814B)) +#define BIT_GET_PS_AID_3_8814B(x) \ + (((x) >> BIT_SHIFT_PS_AID_3_8814B) & BIT_MASK_PS_AID_3_8814B) +#define BIT_SET_PS_AID_3_8814B(x, v) \ + (BIT_CLEAR_PS_AID_3_8814B(x) | BIT_PS_AID_3_8814B(v)) + +/* 2 REG_BCN_PSR_RPT4_8814B (BEACON PARSER REPORT REGISTER4) */ + +#define BIT_SHIFT_DTIM_CNT4_8814B 24 +#define BIT_MASK_DTIM_CNT4_8814B 0xff +#define BIT_DTIM_CNT4_8814B(x) \ + (((x) & BIT_MASK_DTIM_CNT4_8814B) << BIT_SHIFT_DTIM_CNT4_8814B) +#define BITS_DTIM_CNT4_8814B \ + (BIT_MASK_DTIM_CNT4_8814B << BIT_SHIFT_DTIM_CNT4_8814B) +#define BIT_CLEAR_DTIM_CNT4_8814B(x) ((x) & (~BITS_DTIM_CNT4_8814B)) +#define BIT_GET_DTIM_CNT4_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT4_8814B) & BIT_MASK_DTIM_CNT4_8814B) +#define BIT_SET_DTIM_CNT4_8814B(x, v) \ + (BIT_CLEAR_DTIM_CNT4_8814B(x) | BIT_DTIM_CNT4_8814B(v)) + +#define BIT_SHIFT_DTIM_PERIOD4_8814B 16 +#define BIT_MASK_DTIM_PERIOD4_8814B 0xff +#define BIT_DTIM_PERIOD4_8814B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD4_8814B) << BIT_SHIFT_DTIM_PERIOD4_8814B) +#define BITS_DTIM_PERIOD4_8814B \ + (BIT_MASK_DTIM_PERIOD4_8814B << BIT_SHIFT_DTIM_PERIOD4_8814B) +#define BIT_CLEAR_DTIM_PERIOD4_8814B(x) ((x) & (~BITS_DTIM_PERIOD4_8814B)) +#define BIT_GET_DTIM_PERIOD4_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD4_8814B) & BIT_MASK_DTIM_PERIOD4_8814B) +#define BIT_SET_DTIM_PERIOD4_8814B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD4_8814B(x) | BIT_DTIM_PERIOD4_8814B(v)) + +#define BIT_DTIM4_8814B BIT(15) +#define BIT_TIM4_8814B BIT(14) +#define BIT_RPT_VALID_8814B BIT(13) + +#define BIT_SHIFT_PS_AID_4_8814B 0 +#define BIT_MASK_PS_AID_4_8814B 0x7ff +#define BIT_PS_AID_4_8814B(x) \ + (((x) & BIT_MASK_PS_AID_4_8814B) << BIT_SHIFT_PS_AID_4_8814B) +#define BITS_PS_AID_4_8814B \ + (BIT_MASK_PS_AID_4_8814B << BIT_SHIFT_PS_AID_4_8814B) +#define BIT_CLEAR_PS_AID_4_8814B(x) ((x) & (~BITS_PS_AID_4_8814B)) +#define BIT_GET_PS_AID_4_8814B(x) \ + (((x) >> BIT_SHIFT_PS_AID_4_8814B) & BIT_MASK_PS_AID_4_8814B) +#define BIT_SET_PS_AID_4_8814B(x, v) \ + (BIT_CLEAR_PS_AID_4_8814B(x) | BIT_PS_AID_4_8814B(v)) + +/* 2 REG_A1_ADDR_MASK_8814B (A1 ADDR MASK REGISTER) */ + +#define BIT_SHIFT_A1_ADDR_MASK_8814B 0 +#define BIT_MASK_A1_ADDR_MASK_8814B 0xffffffffL +#define BIT_A1_ADDR_MASK_8814B(x) \ + (((x) & BIT_MASK_A1_ADDR_MASK_8814B) << BIT_SHIFT_A1_ADDR_MASK_8814B) +#define BITS_A1_ADDR_MASK_8814B \ + (BIT_MASK_A1_ADDR_MASK_8814B << BIT_SHIFT_A1_ADDR_MASK_8814B) +#define BIT_CLEAR_A1_ADDR_MASK_8814B(x) ((x) & (~BITS_A1_ADDR_MASK_8814B)) +#define BIT_GET_A1_ADDR_MASK_8814B(x) \ + (((x) >> BIT_SHIFT_A1_ADDR_MASK_8814B) & BIT_MASK_A1_ADDR_MASK_8814B) +#define BIT_SET_A1_ADDR_MASK_8814B(x, v) \ + (BIT_CLEAR_A1_ADDR_MASK_8814B(x) | BIT_A1_ADDR_MASK_8814B(v)) + +/* 2 REG_RXPSF_CTRL_8814B */ +#define BIT_RXGCK_FIFOTHR_EN_8814B BIT(28) + +#define BIT_SHIFT_RXGCK_VHT_FIFOTHR_8814B 26 +#define BIT_MASK_RXGCK_VHT_FIFOTHR_8814B 0x3 +#define BIT_RXGCK_VHT_FIFOTHR_8814B(x) \ + (((x) & BIT_MASK_RXGCK_VHT_FIFOTHR_8814B) \ + << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8814B) +#define BITS_RXGCK_VHT_FIFOTHR_8814B \ + (BIT_MASK_RXGCK_VHT_FIFOTHR_8814B << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8814B) +#define BIT_CLEAR_RXGCK_VHT_FIFOTHR_8814B(x) \ + ((x) & (~BITS_RXGCK_VHT_FIFOTHR_8814B)) +#define BIT_GET_RXGCK_VHT_FIFOTHR_8814B(x) \ + (((x) >> BIT_SHIFT_RXGCK_VHT_FIFOTHR_8814B) & \ + BIT_MASK_RXGCK_VHT_FIFOTHR_8814B) +#define BIT_SET_RXGCK_VHT_FIFOTHR_8814B(x, v) \ + (BIT_CLEAR_RXGCK_VHT_FIFOTHR_8814B(x) | BIT_RXGCK_VHT_FIFOTHR_8814B(v)) + +#define BIT_SHIFT_RXGCK_HT_FIFOTHR_8814B 24 +#define BIT_MASK_RXGCK_HT_FIFOTHR_8814B 0x3 +#define BIT_RXGCK_HT_FIFOTHR_8814B(x) \ + (((x) & BIT_MASK_RXGCK_HT_FIFOTHR_8814B) \ + << BIT_SHIFT_RXGCK_HT_FIFOTHR_8814B) +#define BITS_RXGCK_HT_FIFOTHR_8814B \ + (BIT_MASK_RXGCK_HT_FIFOTHR_8814B << BIT_SHIFT_RXGCK_HT_FIFOTHR_8814B) +#define BIT_CLEAR_RXGCK_HT_FIFOTHR_8814B(x) \ + ((x) & (~BITS_RXGCK_HT_FIFOTHR_8814B)) +#define BIT_GET_RXGCK_HT_FIFOTHR_8814B(x) \ + (((x) >> BIT_SHIFT_RXGCK_HT_FIFOTHR_8814B) & \ + BIT_MASK_RXGCK_HT_FIFOTHR_8814B) +#define BIT_SET_RXGCK_HT_FIFOTHR_8814B(x, v) \ + (BIT_CLEAR_RXGCK_HT_FIFOTHR_8814B(x) | BIT_RXGCK_HT_FIFOTHR_8814B(v)) + +#define BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8814B 22 +#define BIT_MASK_RXGCK_OFDM_FIFOTHR_8814B 0x3 +#define BIT_RXGCK_OFDM_FIFOTHR_8814B(x) \ + (((x) & BIT_MASK_RXGCK_OFDM_FIFOTHR_8814B) \ + << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8814B) +#define BITS_RXGCK_OFDM_FIFOTHR_8814B \ + (BIT_MASK_RXGCK_OFDM_FIFOTHR_8814B \ + << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8814B) +#define BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8814B(x) \ + ((x) & (~BITS_RXGCK_OFDM_FIFOTHR_8814B)) +#define BIT_GET_RXGCK_OFDM_FIFOTHR_8814B(x) \ + (((x) >> BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8814B) & \ + BIT_MASK_RXGCK_OFDM_FIFOTHR_8814B) +#define BIT_SET_RXGCK_OFDM_FIFOTHR_8814B(x, v) \ + (BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8814B(x) | \ + BIT_RXGCK_OFDM_FIFOTHR_8814B(v)) + +#define BIT_SHIFT_RXGCK_CCK_FIFOTHR_8814B 20 +#define BIT_MASK_RXGCK_CCK_FIFOTHR_8814B 0x3 +#define BIT_RXGCK_CCK_FIFOTHR_8814B(x) \ + (((x) & BIT_MASK_RXGCK_CCK_FIFOTHR_8814B) \ + << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8814B) +#define BITS_RXGCK_CCK_FIFOTHR_8814B \ + (BIT_MASK_RXGCK_CCK_FIFOTHR_8814B << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8814B) +#define BIT_CLEAR_RXGCK_CCK_FIFOTHR_8814B(x) \ + ((x) & (~BITS_RXGCK_CCK_FIFOTHR_8814B)) +#define BIT_GET_RXGCK_CCK_FIFOTHR_8814B(x) \ + (((x) >> BIT_SHIFT_RXGCK_CCK_FIFOTHR_8814B) & \ + BIT_MASK_RXGCK_CCK_FIFOTHR_8814B) +#define BIT_SET_RXGCK_CCK_FIFOTHR_8814B(x, v) \ + (BIT_CLEAR_RXGCK_CCK_FIFOTHR_8814B(x) | BIT_RXGCK_CCK_FIFOTHR_8814B(v)) + +#define BIT_SHIFT_RXGCK_ENTRY_DELAY_8814B 17 +#define BIT_MASK_RXGCK_ENTRY_DELAY_8814B 0x7 +#define BIT_RXGCK_ENTRY_DELAY_8814B(x) \ + (((x) & BIT_MASK_RXGCK_ENTRY_DELAY_8814B) \ + << BIT_SHIFT_RXGCK_ENTRY_DELAY_8814B) +#define BITS_RXGCK_ENTRY_DELAY_8814B \ + (BIT_MASK_RXGCK_ENTRY_DELAY_8814B << BIT_SHIFT_RXGCK_ENTRY_DELAY_8814B) +#define BIT_CLEAR_RXGCK_ENTRY_DELAY_8814B(x) \ + ((x) & (~BITS_RXGCK_ENTRY_DELAY_8814B)) +#define BIT_GET_RXGCK_ENTRY_DELAY_8814B(x) \ + (((x) >> BIT_SHIFT_RXGCK_ENTRY_DELAY_8814B) & \ + BIT_MASK_RXGCK_ENTRY_DELAY_8814B) +#define BIT_SET_RXGCK_ENTRY_DELAY_8814B(x, v) \ + (BIT_CLEAR_RXGCK_ENTRY_DELAY_8814B(x) | BIT_RXGCK_ENTRY_DELAY_8814B(v)) + +#define BIT_RXGCK_OFDMCCA_EN_8814B BIT(16) + +#define BIT_SHIFT_RXPSF_PKTLENTHR_8814B 13 +#define BIT_MASK_RXPSF_PKTLENTHR_8814B 0x7 +#define BIT_RXPSF_PKTLENTHR_8814B(x) \ + (((x) & BIT_MASK_RXPSF_PKTLENTHR_8814B) \ + << BIT_SHIFT_RXPSF_PKTLENTHR_8814B) +#define BITS_RXPSF_PKTLENTHR_8814B \ + (BIT_MASK_RXPSF_PKTLENTHR_8814B << BIT_SHIFT_RXPSF_PKTLENTHR_8814B) +#define BIT_CLEAR_RXPSF_PKTLENTHR_8814B(x) ((x) & (~BITS_RXPSF_PKTLENTHR_8814B)) +#define BIT_GET_RXPSF_PKTLENTHR_8814B(x) \ + (((x) >> BIT_SHIFT_RXPSF_PKTLENTHR_8814B) & \ + BIT_MASK_RXPSF_PKTLENTHR_8814B) +#define BIT_SET_RXPSF_PKTLENTHR_8814B(x, v) \ + (BIT_CLEAR_RXPSF_PKTLENTHR_8814B(x) | BIT_RXPSF_PKTLENTHR_8814B(v)) + +#define BIT_RXPSF_CTRLEN_8814B BIT(12) +#define BIT_RXPSF_VHTCHKEN_8814B BIT(11) +#define BIT_RXPSF_HTCHKEN_8814B BIT(10) +#define BIT_RXPSF_OFDMCHKEN_8814B BIT(9) +#define BIT_RXPSF_CCKCHKEN_8814B BIT(8) +#define BIT_RXPSF_OFDMRST_8814B BIT(7) +#define BIT_RXPSF_CCKRST_8814B BIT(6) +#define BIT_RXPSF_MHCHKEN_8814B BIT(5) +#define BIT_RXPSF_CONT_ERRCHKEN_8814B BIT(4) +#define BIT_RXPSF_ALL_ERRCHKEN_8814B BIT(3) + +#define BIT_SHIFT_RXPSF_ERRTHR_8814B 0 +#define BIT_MASK_RXPSF_ERRTHR_8814B 0x7 +#define BIT_RXPSF_ERRTHR_8814B(x) \ + (((x) & BIT_MASK_RXPSF_ERRTHR_8814B) << BIT_SHIFT_RXPSF_ERRTHR_8814B) +#define BITS_RXPSF_ERRTHR_8814B \ + (BIT_MASK_RXPSF_ERRTHR_8814B << BIT_SHIFT_RXPSF_ERRTHR_8814B) +#define BIT_CLEAR_RXPSF_ERRTHR_8814B(x) ((x) & (~BITS_RXPSF_ERRTHR_8814B)) +#define BIT_GET_RXPSF_ERRTHR_8814B(x) \ + (((x) >> BIT_SHIFT_RXPSF_ERRTHR_8814B) & BIT_MASK_RXPSF_ERRTHR_8814B) +#define BIT_SET_RXPSF_ERRTHR_8814B(x, v) \ + (BIT_CLEAR_RXPSF_ERRTHR_8814B(x) | BIT_RXPSF_ERRTHR_8814B(v)) + +/* 2 REG_RXPSF_TYPE_CTRL_8814B */ +#define BIT_RXPSF_DATA15EN_8814B BIT(31) +#define BIT_RXPSF_DATA14EN_8814B BIT(30) +#define BIT_RXPSF_DATA13EN_8814B BIT(29) +#define BIT_RXPSF_DATA12EN_8814B BIT(28) +#define BIT_RXPSF_DATA11EN_8814B BIT(27) +#define BIT_RXPSF_DATA10EN_8814B BIT(26) +#define BIT_RXPSF_DATA9EN_8814B BIT(25) +#define BIT_RXPSF_DATA8EN_8814B BIT(24) +#define BIT_RXPSF_DATA7EN_8814B BIT(23) +#define BIT_RXPSF_DATA6EN_8814B BIT(22) +#define BIT_RXPSF_DATA5EN_8814B BIT(21) +#define BIT_RXPSF_DATA4EN_8814B BIT(20) +#define BIT_RXPSF_DATA3EN_8814B BIT(19) +#define BIT_RXPSF_DATA2EN_8814B BIT(18) +#define BIT_RXPSF_DATA1EN_8814B BIT(17) +#define BIT_RXPSF_DATA0EN_8814B BIT(16) +#define BIT_RXPSF_MGT15EN_8814B BIT(15) +#define BIT_RXPSF_MGT14EN_8814B BIT(14) +#define BIT_RXPSF_MGT13EN_8814B BIT(13) +#define BIT_RXPSF_MGT12EN_8814B BIT(12) +#define BIT_RXPSF_MGT11EN_8814B BIT(11) +#define BIT_RXPSF_MGT10EN_8814B BIT(10) +#define BIT_RXPSF_MGT9EN_8814B BIT(9) +#define BIT_RXPSF_MGT8EN_8814B BIT(8) +#define BIT_RXPSF_MGT7EN_8814B BIT(7) +#define BIT_RXPSF_MGT6EN_8814B BIT(6) +#define BIT_RXPSF_MGT5EN_8814B BIT(5) +#define BIT_RXPSF_MGT4EN_8814B BIT(4) +#define BIT_RXPSF_MGT3EN_8814B BIT(3) +#define BIT_RXPSF_MGT2EN_8814B BIT(2) +#define BIT_RXPSF_MGT1EN_8814B BIT(1) +#define BIT_RXPSF_MGT0EN_8814B BIT(0) + +/* 2 REG_CAM_ACCESS_CTRL_8814B */ +#define BIT_INDIRECT_ERR_8814B BIT(6) +#define BIT_DIRECT_ERR_8814B BIT(5) +#define BIT_DIR_ACCESS_EN_RX_BA_8814B BIT(4) +#define BIT_DIR_ACCESS_EN_ADDRCAM_8814B BIT(3) +#define BIT_DIR_ACCESS_EN_KEY_8814B BIT(2) +#define BIT_DIR_ACCESS_EN_WOWLAN_8814B BIT(1) +#define BIT_DIR_ACCESS_EN_FW_FILTER_8814B BIT(0) + +/* 2 REG_CUT_AMSDU_CTRL_8814B */ +#define BIT__CUT_AMSDU_CHKLEN_EN_8814B BIT(31) +#define BIT_EN_CUT_AMSDU_8814B BIT(30) + +#define BIT_SHIFT_CUT_AMSDU_CHKLEN_L_TH_8814B 16 +#define BIT_MASK_CUT_AMSDU_CHKLEN_L_TH_8814B 0xff +#define BIT_CUT_AMSDU_CHKLEN_L_TH_8814B(x) \ + (((x) & BIT_MASK_CUT_AMSDU_CHKLEN_L_TH_8814B) \ + << BIT_SHIFT_CUT_AMSDU_CHKLEN_L_TH_8814B) +#define BITS_CUT_AMSDU_CHKLEN_L_TH_8814B \ + (BIT_MASK_CUT_AMSDU_CHKLEN_L_TH_8814B \ + << BIT_SHIFT_CUT_AMSDU_CHKLEN_L_TH_8814B) +#define BIT_CLEAR_CUT_AMSDU_CHKLEN_L_TH_8814B(x) \ + ((x) & (~BITS_CUT_AMSDU_CHKLEN_L_TH_8814B)) +#define BIT_GET_CUT_AMSDU_CHKLEN_L_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CUT_AMSDU_CHKLEN_L_TH_8814B) & \ + BIT_MASK_CUT_AMSDU_CHKLEN_L_TH_8814B) +#define BIT_SET_CUT_AMSDU_CHKLEN_L_TH_8814B(x, v) \ + (BIT_CLEAR_CUT_AMSDU_CHKLEN_L_TH_8814B(x) | \ + BIT_CUT_AMSDU_CHKLEN_L_TH_8814B(v)) + +#define BIT_SHIFT_CUT_AMSDU_CHKLEN_H_TH_8814B 0 +#define BIT_MASK_CUT_AMSDU_CHKLEN_H_TH_8814B 0xffff +#define BIT_CUT_AMSDU_CHKLEN_H_TH_8814B(x) \ + (((x) & BIT_MASK_CUT_AMSDU_CHKLEN_H_TH_8814B) \ + << BIT_SHIFT_CUT_AMSDU_CHKLEN_H_TH_8814B) +#define BITS_CUT_AMSDU_CHKLEN_H_TH_8814B \ + (BIT_MASK_CUT_AMSDU_CHKLEN_H_TH_8814B \ + << BIT_SHIFT_CUT_AMSDU_CHKLEN_H_TH_8814B) +#define BIT_CLEAR_CUT_AMSDU_CHKLEN_H_TH_8814B(x) \ + ((x) & (~BITS_CUT_AMSDU_CHKLEN_H_TH_8814B)) +#define BIT_GET_CUT_AMSDU_CHKLEN_H_TH_8814B(x) \ + (((x) >> BIT_SHIFT_CUT_AMSDU_CHKLEN_H_TH_8814B) & \ + BIT_MASK_CUT_AMSDU_CHKLEN_H_TH_8814B) +#define BIT_SET_CUT_AMSDU_CHKLEN_H_TH_8814B(x, v) \ + (BIT_CLEAR_CUT_AMSDU_CHKLEN_H_TH_8814B(x) | \ + BIT_CUT_AMSDU_CHKLEN_H_TH_8814B(v)) + +/* 2 REG_MACID2_8814B (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_V1_8814B 0 +#define BIT_MASK_MACID2_V1_8814B 0xffffffffL +#define BIT_MACID2_V1_8814B(x) \ + (((x) & BIT_MASK_MACID2_V1_8814B) << BIT_SHIFT_MACID2_V1_8814B) +#define BITS_MACID2_V1_8814B \ + (BIT_MASK_MACID2_V1_8814B << BIT_SHIFT_MACID2_V1_8814B) +#define BIT_CLEAR_MACID2_V1_8814B(x) ((x) & (~BITS_MACID2_V1_8814B)) +#define BIT_GET_MACID2_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID2_V1_8814B) & BIT_MASK_MACID2_V1_8814B) +#define BIT_SET_MACID2_V1_8814B(x, v) \ + (BIT_CLEAR_MACID2_V1_8814B(x) | BIT_MACID2_V1_8814B(v)) + +/* 2 REG_MACID2_H_8814B (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_H_V1_8814B 0 +#define BIT_MASK_MACID2_H_V1_8814B 0xffff +#define BIT_MACID2_H_V1_8814B(x) \ + (((x) & BIT_MASK_MACID2_H_V1_8814B) << BIT_SHIFT_MACID2_H_V1_8814B) +#define BITS_MACID2_H_V1_8814B \ + (BIT_MASK_MACID2_H_V1_8814B << BIT_SHIFT_MACID2_H_V1_8814B) +#define BIT_CLEAR_MACID2_H_V1_8814B(x) ((x) & (~BITS_MACID2_H_V1_8814B)) +#define BIT_GET_MACID2_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID2_H_V1_8814B) & BIT_MASK_MACID2_H_V1_8814B) +#define BIT_SET_MACID2_H_V1_8814B(x, v) \ + (BIT_CLEAR_MACID2_H_V1_8814B(x) | BIT_MACID2_H_V1_8814B(v)) + +/* 2 REG_BSSID2_8814B (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_V1_8814B 0 +#define BIT_MASK_BSSID2_V1_8814B 0xffffffffL +#define BIT_BSSID2_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID2_V1_8814B) << BIT_SHIFT_BSSID2_V1_8814B) +#define BITS_BSSID2_V1_8814B \ + (BIT_MASK_BSSID2_V1_8814B << BIT_SHIFT_BSSID2_V1_8814B) +#define BIT_CLEAR_BSSID2_V1_8814B(x) ((x) & (~BITS_BSSID2_V1_8814B)) +#define BIT_GET_BSSID2_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID2_V1_8814B) & BIT_MASK_BSSID2_V1_8814B) +#define BIT_SET_BSSID2_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID2_V1_8814B(x) | BIT_BSSID2_V1_8814B(v)) + +/* 2 REG_BSSID2_H_8814B (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_H_V1_8814B 0 +#define BIT_MASK_BSSID2_H_V1_8814B 0xffff +#define BIT_BSSID2_H_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID2_H_V1_8814B) << BIT_SHIFT_BSSID2_H_V1_8814B) +#define BITS_BSSID2_H_V1_8814B \ + (BIT_MASK_BSSID2_H_V1_8814B << BIT_SHIFT_BSSID2_H_V1_8814B) +#define BIT_CLEAR_BSSID2_H_V1_8814B(x) ((x) & (~BITS_BSSID2_H_V1_8814B)) +#define BIT_GET_BSSID2_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID2_H_V1_8814B) & BIT_MASK_BSSID2_H_V1_8814B) +#define BIT_SET_BSSID2_H_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID2_H_V1_8814B(x) | BIT_BSSID2_H_V1_8814B(v)) + +/* 2 REG_MACID3_8814B (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_V1_8814B 0 +#define BIT_MASK_MACID3_V1_8814B 0xffffffffL +#define BIT_MACID3_V1_8814B(x) \ + (((x) & BIT_MASK_MACID3_V1_8814B) << BIT_SHIFT_MACID3_V1_8814B) +#define BITS_MACID3_V1_8814B \ + (BIT_MASK_MACID3_V1_8814B << BIT_SHIFT_MACID3_V1_8814B) +#define BIT_CLEAR_MACID3_V1_8814B(x) ((x) & (~BITS_MACID3_V1_8814B)) +#define BIT_GET_MACID3_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID3_V1_8814B) & BIT_MASK_MACID3_V1_8814B) +#define BIT_SET_MACID3_V1_8814B(x, v) \ + (BIT_CLEAR_MACID3_V1_8814B(x) | BIT_MACID3_V1_8814B(v)) + +/* 2 REG_MACID3_H_8814B (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_H_V1_8814B 0 +#define BIT_MASK_MACID3_H_V1_8814B 0xffff +#define BIT_MACID3_H_V1_8814B(x) \ + (((x) & BIT_MASK_MACID3_H_V1_8814B) << BIT_SHIFT_MACID3_H_V1_8814B) +#define BITS_MACID3_H_V1_8814B \ + (BIT_MASK_MACID3_H_V1_8814B << BIT_SHIFT_MACID3_H_V1_8814B) +#define BIT_CLEAR_MACID3_H_V1_8814B(x) ((x) & (~BITS_MACID3_H_V1_8814B)) +#define BIT_GET_MACID3_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID3_H_V1_8814B) & BIT_MASK_MACID3_H_V1_8814B) +#define BIT_SET_MACID3_H_V1_8814B(x, v) \ + (BIT_CLEAR_MACID3_H_V1_8814B(x) | BIT_MACID3_H_V1_8814B(v)) + +/* 2 REG_BSSID3_8814B (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_V1_8814B 0 +#define BIT_MASK_BSSID3_V1_8814B 0xffffffffL +#define BIT_BSSID3_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID3_V1_8814B) << BIT_SHIFT_BSSID3_V1_8814B) +#define BITS_BSSID3_V1_8814B \ + (BIT_MASK_BSSID3_V1_8814B << BIT_SHIFT_BSSID3_V1_8814B) +#define BIT_CLEAR_BSSID3_V1_8814B(x) ((x) & (~BITS_BSSID3_V1_8814B)) +#define BIT_GET_BSSID3_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID3_V1_8814B) & BIT_MASK_BSSID3_V1_8814B) +#define BIT_SET_BSSID3_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID3_V1_8814B(x) | BIT_BSSID3_V1_8814B(v)) + +/* 2 REG_BSSID3_H_8814B (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_H_V1_8814B 0 +#define BIT_MASK_BSSID3_H_V1_8814B 0xffff +#define BIT_BSSID3_H_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID3_H_V1_8814B) << BIT_SHIFT_BSSID3_H_V1_8814B) +#define BITS_BSSID3_H_V1_8814B \ + (BIT_MASK_BSSID3_H_V1_8814B << BIT_SHIFT_BSSID3_H_V1_8814B) +#define BIT_CLEAR_BSSID3_H_V1_8814B(x) ((x) & (~BITS_BSSID3_H_V1_8814B)) +#define BIT_GET_BSSID3_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID3_H_V1_8814B) & BIT_MASK_BSSID3_H_V1_8814B) +#define BIT_SET_BSSID3_H_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID3_H_V1_8814B(x) | BIT_BSSID3_H_V1_8814B(v)) + +/* 2 REG_MACID4_8814B (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_V1_8814B 0 +#define BIT_MASK_MACID4_V1_8814B 0xffffffffL +#define BIT_MACID4_V1_8814B(x) \ + (((x) & BIT_MASK_MACID4_V1_8814B) << BIT_SHIFT_MACID4_V1_8814B) +#define BITS_MACID4_V1_8814B \ + (BIT_MASK_MACID4_V1_8814B << BIT_SHIFT_MACID4_V1_8814B) +#define BIT_CLEAR_MACID4_V1_8814B(x) ((x) & (~BITS_MACID4_V1_8814B)) +#define BIT_GET_MACID4_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID4_V1_8814B) & BIT_MASK_MACID4_V1_8814B) +#define BIT_SET_MACID4_V1_8814B(x, v) \ + (BIT_CLEAR_MACID4_V1_8814B(x) | BIT_MACID4_V1_8814B(v)) + +/* 2 REG_MACID4_H_8814B (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_H_V1_8814B 0 +#define BIT_MASK_MACID4_H_V1_8814B 0xffff +#define BIT_MACID4_H_V1_8814B(x) \ + (((x) & BIT_MASK_MACID4_H_V1_8814B) << BIT_SHIFT_MACID4_H_V1_8814B) +#define BITS_MACID4_H_V1_8814B \ + (BIT_MASK_MACID4_H_V1_8814B << BIT_SHIFT_MACID4_H_V1_8814B) +#define BIT_CLEAR_MACID4_H_V1_8814B(x) ((x) & (~BITS_MACID4_H_V1_8814B)) +#define BIT_GET_MACID4_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID4_H_V1_8814B) & BIT_MASK_MACID4_H_V1_8814B) +#define BIT_SET_MACID4_H_V1_8814B(x, v) \ + (BIT_CLEAR_MACID4_H_V1_8814B(x) | BIT_MACID4_H_V1_8814B(v)) + +/* 2 REG_BSSID4_8814B (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_V1_8814B 0 +#define BIT_MASK_BSSID4_V1_8814B 0xffffffffL +#define BIT_BSSID4_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID4_V1_8814B) << BIT_SHIFT_BSSID4_V1_8814B) +#define BITS_BSSID4_V1_8814B \ + (BIT_MASK_BSSID4_V1_8814B << BIT_SHIFT_BSSID4_V1_8814B) +#define BIT_CLEAR_BSSID4_V1_8814B(x) ((x) & (~BITS_BSSID4_V1_8814B)) +#define BIT_GET_BSSID4_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID4_V1_8814B) & BIT_MASK_BSSID4_V1_8814B) +#define BIT_SET_BSSID4_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID4_V1_8814B(x) | BIT_BSSID4_V1_8814B(v)) + +/* 2 REG_BSSID4_H_8814B (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_H_V1_8814B 0 +#define BIT_MASK_BSSID4_H_V1_8814B 0xffff +#define BIT_BSSID4_H_V1_8814B(x) \ + (((x) & BIT_MASK_BSSID4_H_V1_8814B) << BIT_SHIFT_BSSID4_H_V1_8814B) +#define BITS_BSSID4_H_V1_8814B \ + (BIT_MASK_BSSID4_H_V1_8814B << BIT_SHIFT_BSSID4_H_V1_8814B) +#define BIT_CLEAR_BSSID4_H_V1_8814B(x) ((x) & (~BITS_BSSID4_H_V1_8814B)) +#define BIT_GET_BSSID4_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID4_H_V1_8814B) & BIT_MASK_BSSID4_H_V1_8814B) +#define BIT_SET_BSSID4_H_V1_8814B(x, v) \ + (BIT_CLEAR_BSSID4_H_V1_8814B(x) | BIT_BSSID4_H_V1_8814B(v)) + +/* 2 REG_NOA_REPORT_8814B */ + +#define BIT_SHIFT_NOA_RPT_8814B 0 +#define BIT_MASK_NOA_RPT_8814B 0xffffffffL +#define BIT_NOA_RPT_8814B(x) \ + (((x) & BIT_MASK_NOA_RPT_8814B) << BIT_SHIFT_NOA_RPT_8814B) +#define BITS_NOA_RPT_8814B (BIT_MASK_NOA_RPT_8814B << BIT_SHIFT_NOA_RPT_8814B) +#define BIT_CLEAR_NOA_RPT_8814B(x) ((x) & (~BITS_NOA_RPT_8814B)) +#define BIT_GET_NOA_RPT_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_RPT_8814B) & BIT_MASK_NOA_RPT_8814B) +#define BIT_SET_NOA_RPT_8814B(x, v) \ + (BIT_CLEAR_NOA_RPT_8814B(x) | BIT_NOA_RPT_8814B(v)) + +/* 2 REG_NOA_REPORT_1_8814B */ + +#define BIT_SHIFT_NOA_RPT_1_8814B 0 +#define BIT_MASK_NOA_RPT_1_8814B 0xffffffffL +#define BIT_NOA_RPT_1_8814B(x) \ + (((x) & BIT_MASK_NOA_RPT_1_8814B) << BIT_SHIFT_NOA_RPT_1_8814B) +#define BITS_NOA_RPT_1_8814B \ + (BIT_MASK_NOA_RPT_1_8814B << BIT_SHIFT_NOA_RPT_1_8814B) +#define BIT_CLEAR_NOA_RPT_1_8814B(x) ((x) & (~BITS_NOA_RPT_1_8814B)) +#define BIT_GET_NOA_RPT_1_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_RPT_1_8814B) & BIT_MASK_NOA_RPT_1_8814B) +#define BIT_SET_NOA_RPT_1_8814B(x, v) \ + (BIT_CLEAR_NOA_RPT_1_8814B(x) | BIT_NOA_RPT_1_8814B(v)) + +/* 2 REG_NOA_REPORT_2_8814B */ + +#define BIT_SHIFT_NOA_RPT_2_8814B 0 +#define BIT_MASK_NOA_RPT_2_8814B 0xffffffffL +#define BIT_NOA_RPT_2_8814B(x) \ + (((x) & BIT_MASK_NOA_RPT_2_8814B) << BIT_SHIFT_NOA_RPT_2_8814B) +#define BITS_NOA_RPT_2_8814B \ + (BIT_MASK_NOA_RPT_2_8814B << BIT_SHIFT_NOA_RPT_2_8814B) +#define BIT_CLEAR_NOA_RPT_2_8814B(x) ((x) & (~BITS_NOA_RPT_2_8814B)) +#define BIT_GET_NOA_RPT_2_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_RPT_2_8814B) & BIT_MASK_NOA_RPT_2_8814B) +#define BIT_SET_NOA_RPT_2_8814B(x, v) \ + (BIT_CLEAR_NOA_RPT_2_8814B(x) | BIT_NOA_RPT_2_8814B(v)) + +/* 2 REG_NOA_REPORT_3_8814B */ + +#define BIT_SHIFT_NOA_RPT_3_8814B 0 +#define BIT_MASK_NOA_RPT_3_8814B 0xff +#define BIT_NOA_RPT_3_8814B(x) \ + (((x) & BIT_MASK_NOA_RPT_3_8814B) << BIT_SHIFT_NOA_RPT_3_8814B) +#define BITS_NOA_RPT_3_8814B \ + (BIT_MASK_NOA_RPT_3_8814B << BIT_SHIFT_NOA_RPT_3_8814B) +#define BIT_CLEAR_NOA_RPT_3_8814B(x) ((x) & (~BITS_NOA_RPT_3_8814B)) +#define BIT_GET_NOA_RPT_3_8814B(x) \ + (((x) >> BIT_SHIFT_NOA_RPT_3_8814B) & BIT_MASK_NOA_RPT_3_8814B) +#define BIT_SET_NOA_RPT_3_8814B(x, v) \ + (BIT_CLEAR_NOA_RPT_3_8814B(x) | BIT_NOA_RPT_3_8814B(v)) + +/* 2 REG_PWRBIT_SETTING_8814B */ +#define BIT_CLI3_WMAC_TCRPWRMGT_HWCTL_EN_8814B BIT(15) +#define BIT_CLI3_WMAC_TCRPWRMGT_HWDATA_EN_8814B BIT(14) +#define BIT_CLI3_WMAC_TCRPWRMGT_HWACT_EN_8814B BIT(13) +#define BIT_CLI3_PWR_ST_V1_8814B BIT(12) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWCTL_EN_8814B BIT(11) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWDATA_EN_8814B BIT(10) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWACT_EN_8814B BIT(9) +#define BIT_CLI2_PWR_ST_V1_8814B BIT(8) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWCTL_EN_8814B BIT(7) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWDATA_EN_8814B BIT(6) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWACT_EN_8814B BIT(5) +#define BIT_CLI1_PWR_ST_V1_8814B BIT(4) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWCTL_EN_8814B BIT(3) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWDATA_EN_8814B BIT(2) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWACT_EN_8814B BIT(1) +#define BIT_CLI0_PWR_ST_V1_8814B BIT(0) + +/* 2 REG_GENERAL_OPTION_8814B */ +#define BIT_FIX_MSDU_TAIL_WR_8814B BIT(12) +#define BIT_FIX_MSDU_SHIFT_8814B BIT(11) +#define BIT_RXFIFO_GNT_CUT_8814B BIT(8) +#define BIT_WMAC_FIX_FIRST_MPDU_WITH_PHYSTS_8814B BIT(5) +#define BIT_DUMMY_RXD_FCS_ERROR_MASK_EN_8814B BIT(4) +#define BIT_PATTERN_MATCH_FIX_EN_8814B BIT(3) +#define BIT_TXSERV_FIELD_SEL_8814B BIT(2) +#define BIT_RXVHT_LEN_SEL_8814B BIT(1) +#define BIT_RXMIC_PROTECT_EN_8814B BIT(0) + +/* 2 REG_FWPHYFF_RCR_8814B */ +#define BIT_RCR2_AAMSDU_8814B BIT(25) +#define BIT_RCR2_CBSSID_BCN_8814B BIT(24) +#define BIT_RCR2_ACRC32_8814B BIT(23) +#define BIT_RCR2_TA_BCN_8814B BIT(22) +#define BIT_RCR2_CBSSID_DATA_8814B BIT(21) +#define BIT_RCR2_ADD3_8814B BIT(20) +#define BIT_RCR2_AB_8814B BIT(19) +#define BIT_RCR2_AM_8814B BIT(18) +#define BIT_RCR2_APM_8814B BIT(17) +#define BIT_RCR2_AAP_8814B BIT(16) +#define BIT_RCR1_AAMSDU_8814B BIT(9) +#define BIT_RCR1_CBSSID_BCN_8814B BIT(8) +#define BIT_RCR1_ACRC32_8814B BIT(7) +#define BIT_RCR1_TA_BCN_8814B BIT(6) +#define BIT_RCR1_CBSSID_DATA_8814B BIT(5) +#define BIT_RCR1_ADD3_8814B BIT(4) +#define BIT_RCR1_AB_8814B BIT(3) +#define BIT_RCR1_AM_8814B BIT(2) +#define BIT_RCR1_APM_8814B BIT(1) +#define BIT_RCR1_AAP_8814B BIT(0) + +/* 2 REG_ADDRCAM_WRITE_CONTENT_8814B */ + +#define BIT_SHIFT_ADDRCAM_WDATA_8814B 0 +#define BIT_MASK_ADDRCAM_WDATA_8814B 0xffffffffL +#define BIT_ADDRCAM_WDATA_8814B(x) \ + (((x) & BIT_MASK_ADDRCAM_WDATA_8814B) << BIT_SHIFT_ADDRCAM_WDATA_8814B) +#define BITS_ADDRCAM_WDATA_8814B \ + (BIT_MASK_ADDRCAM_WDATA_8814B << BIT_SHIFT_ADDRCAM_WDATA_8814B) +#define BIT_CLEAR_ADDRCAM_WDATA_8814B(x) ((x) & (~BITS_ADDRCAM_WDATA_8814B)) +#define BIT_GET_ADDRCAM_WDATA_8814B(x) \ + (((x) >> BIT_SHIFT_ADDRCAM_WDATA_8814B) & BIT_MASK_ADDRCAM_WDATA_8814B) +#define BIT_SET_ADDRCAM_WDATA_8814B(x, v) \ + (BIT_CLEAR_ADDRCAM_WDATA_8814B(x) | BIT_ADDRCAM_WDATA_8814B(v)) + +/* 2 REG_ADDRCAM_READ_CONTENT_8814B */ + +#define BIT_SHIFT_ADDRCAM_RDATA_8814B 0 +#define BIT_MASK_ADDRCAM_RDATA_8814B 0xffffffffL +#define BIT_ADDRCAM_RDATA_8814B(x) \ + (((x) & BIT_MASK_ADDRCAM_RDATA_8814B) << BIT_SHIFT_ADDRCAM_RDATA_8814B) +#define BITS_ADDRCAM_RDATA_8814B \ + (BIT_MASK_ADDRCAM_RDATA_8814B << BIT_SHIFT_ADDRCAM_RDATA_8814B) +#define BIT_CLEAR_ADDRCAM_RDATA_8814B(x) ((x) & (~BITS_ADDRCAM_RDATA_8814B)) +#define BIT_GET_ADDRCAM_RDATA_8814B(x) \ + (((x) >> BIT_SHIFT_ADDRCAM_RDATA_8814B) & BIT_MASK_ADDRCAM_RDATA_8814B) +#define BIT_SET_ADDRCAM_RDATA_8814B(x, v) \ + (BIT_CLEAR_ADDRCAM_RDATA_8814B(x) | BIT_ADDRCAM_RDATA_8814B(v)) + +/* 2 REG_ADDRCAM_CFG_8814B */ +#define BIT_ADDRCAM_POLL_8814B BIT(31) +#define BIT__ADDRCAM_WT_EN_8814B BIT(30) +#define BIT_CLRADDRCAM_8814B BIT(29) + +#define BIT_SHIFT__ADDRCAM_ADDR_8814B 8 +#define BIT_MASK__ADDRCAM_ADDR_8814B 0x3ff +#define BIT__ADDRCAM_ADDR_8814B(x) \ + (((x) & BIT_MASK__ADDRCAM_ADDR_8814B) << BIT_SHIFT__ADDRCAM_ADDR_8814B) +#define BITS__ADDRCAM_ADDR_8814B \ + (BIT_MASK__ADDRCAM_ADDR_8814B << BIT_SHIFT__ADDRCAM_ADDR_8814B) +#define BIT_CLEAR__ADDRCAM_ADDR_8814B(x) ((x) & (~BITS__ADDRCAM_ADDR_8814B)) +#define BIT_GET__ADDRCAM_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT__ADDRCAM_ADDR_8814B) & BIT_MASK__ADDRCAM_ADDR_8814B) +#define BIT_SET__ADDRCAM_ADDR_8814B(x, v) \ + (BIT_CLEAR__ADDRCAM_ADDR_8814B(x) | BIT__ADDRCAM_ADDR_8814B(v)) + +#define BIT_SHIFT_ADDRCAM_RANGE_8814B 0 +#define BIT_MASK_ADDRCAM_RANGE_8814B 0x7f +#define BIT_ADDRCAM_RANGE_8814B(x) \ + (((x) & BIT_MASK_ADDRCAM_RANGE_8814B) << BIT_SHIFT_ADDRCAM_RANGE_8814B) +#define BITS_ADDRCAM_RANGE_8814B \ + (BIT_MASK_ADDRCAM_RANGE_8814B << BIT_SHIFT_ADDRCAM_RANGE_8814B) +#define BIT_CLEAR_ADDRCAM_RANGE_8814B(x) ((x) & (~BITS_ADDRCAM_RANGE_8814B)) +#define BIT_GET_ADDRCAM_RANGE_8814B(x) \ + (((x) >> BIT_SHIFT_ADDRCAM_RANGE_8814B) & BIT_MASK_ADDRCAM_RANGE_8814B) +#define BIT_SET_ADDRCAM_RANGE_8814B(x, v) \ + (BIT_CLEAR_ADDRCAM_RANGE_8814B(x) | BIT_ADDRCAM_RANGE_8814B(v)) + +/* 2 REG_CSI_RRSR_8814B */ +#define BIT_CSI_LDPC_EN_8814B BIT(29) +#define BIT_CSI_STBC_EN_8814B BIT(28) + +#define BIT_SHIFT_CSI_RRSC_BITMAP_8814B 4 +#define BIT_MASK_CSI_RRSC_BITMAP_8814B 0xffffff +#define BIT_CSI_RRSC_BITMAP_8814B(x) \ + (((x) & BIT_MASK_CSI_RRSC_BITMAP_8814B) \ + << BIT_SHIFT_CSI_RRSC_BITMAP_8814B) +#define BITS_CSI_RRSC_BITMAP_8814B \ + (BIT_MASK_CSI_RRSC_BITMAP_8814B << BIT_SHIFT_CSI_RRSC_BITMAP_8814B) +#define BIT_CLEAR_CSI_RRSC_BITMAP_8814B(x) ((x) & (~BITS_CSI_RRSC_BITMAP_8814B)) +#define BIT_GET_CSI_RRSC_BITMAP_8814B(x) \ + (((x) >> BIT_SHIFT_CSI_RRSC_BITMAP_8814B) & \ + BIT_MASK_CSI_RRSC_BITMAP_8814B) +#define BIT_SET_CSI_RRSC_BITMAP_8814B(x, v) \ + (BIT_CLEAR_CSI_RRSC_BITMAP_8814B(x) | BIT_CSI_RRSC_BITMAP_8814B(v)) + +#define BIT_SHIFT_OFDM_LEN_TH_8814B 0 +#define BIT_MASK_OFDM_LEN_TH_8814B 0xf +#define BIT_OFDM_LEN_TH_8814B(x) \ + (((x) & BIT_MASK_OFDM_LEN_TH_8814B) << BIT_SHIFT_OFDM_LEN_TH_8814B) +#define BITS_OFDM_LEN_TH_8814B \ + (BIT_MASK_OFDM_LEN_TH_8814B << BIT_SHIFT_OFDM_LEN_TH_8814B) +#define BIT_CLEAR_OFDM_LEN_TH_8814B(x) ((x) & (~BITS_OFDM_LEN_TH_8814B)) +#define BIT_GET_OFDM_LEN_TH_8814B(x) \ + (((x) >> BIT_SHIFT_OFDM_LEN_TH_8814B) & BIT_MASK_OFDM_LEN_TH_8814B) +#define BIT_SET_OFDM_LEN_TH_8814B(x, v) \ + (BIT_CLEAR_OFDM_LEN_TH_8814B(x) | BIT_OFDM_LEN_TH_8814B(v)) + +/* 2 REG_MU_BF_OPTION_8814B */ +#define BIT_WMAC_RESP_NONSTA1_DIS_8814B BIT(7) +#define BIT_WMAC_TXMU_ACKPOLICY_EN_8814B BIT(6) + +#define BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8814B 4 +#define BIT_MASK_WMAC_TXMU_ACKPOLICY_8814B 0x3 +#define BIT_WMAC_TXMU_ACKPOLICY_8814B(x) \ + (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY_8814B) \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8814B) +#define BITS_WMAC_TXMU_ACKPOLICY_8814B \ + (BIT_MASK_WMAC_TXMU_ACKPOLICY_8814B \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8814B) +#define BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8814B(x) \ + ((x) & (~BITS_WMAC_TXMU_ACKPOLICY_8814B)) +#define BIT_GET_WMAC_TXMU_ACKPOLICY_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8814B) & \ + BIT_MASK_WMAC_TXMU_ACKPOLICY_8814B) +#define BIT_SET_WMAC_TXMU_ACKPOLICY_8814B(x, v) \ + (BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8814B(x) | \ + BIT_WMAC_TXMU_ACKPOLICY_8814B(v)) + +#define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8814B 1 +#define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8814B 0x7 +#define BIT_WMAC_MU_BFEE_PORT_SEL_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8814B) \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8814B) +#define BITS_WMAC_MU_BFEE_PORT_SEL_8814B \ + (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8814B \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8814B) +#define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8814B)) +#define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8814B) & \ + BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8814B) +#define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8814B(x) | \ + BIT_WMAC_MU_BFEE_PORT_SEL_8814B(v)) + +#define BIT_WMAC_MU_BFEE_DIS_8814B BIT(0) + +/* 2 REG_WMAC_PAUSE_BB_CLR_TH_8814B */ + +#define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8814B 0 +#define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8814B 0xff +#define BIT_WMAC_PAUSE_BB_CLR_TH_8814B(x) \ + (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8814B) \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8814B) +#define BITS_WMAC_PAUSE_BB_CLR_TH_8814B \ + (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8814B \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8814B) +#define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8814B(x) \ + ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8814B)) +#define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8814B) & \ + BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8814B) +#define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8814B(x, v) \ + (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8814B(x) | \ + BIT_WMAC_PAUSE_BB_CLR_TH_8814B(v)) + +/* 2 REG_WMAC_MULBK_BUF_8814B */ + +#define BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8814B 0 +#define BIT_MASK_WMAC_MULBK_PAGE_SIZE_8814B 0xff +#define BIT_WMAC_MULBK_PAGE_SIZE_8814B(x) \ + (((x) & BIT_MASK_WMAC_MULBK_PAGE_SIZE_8814B) \ + << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8814B) +#define BITS_WMAC_MULBK_PAGE_SIZE_8814B \ + (BIT_MASK_WMAC_MULBK_PAGE_SIZE_8814B \ + << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8814B) +#define BIT_CLEAR_WMAC_MULBK_PAGE_SIZE_8814B(x) \ + ((x) & (~BITS_WMAC_MULBK_PAGE_SIZE_8814B)) +#define BIT_GET_WMAC_MULBK_PAGE_SIZE_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8814B) & \ + BIT_MASK_WMAC_MULBK_PAGE_SIZE_8814B) +#define BIT_SET_WMAC_MULBK_PAGE_SIZE_8814B(x, v) \ + (BIT_CLEAR_WMAC_MULBK_PAGE_SIZE_8814B(x) | \ + BIT_WMAC_MULBK_PAGE_SIZE_8814B(v)) + +/* 2 REG_WMAC_MU_OPTION_8814B */ +#define BIT_NOCHK_BFPOLL_BMP_8814B BIT(7) + +/* 2 REG_WMAC_MU_BF_CTL_8814B */ +#define BIT_WMAC_INVLD_BFPRT_CHK_8814B BIT(15) +#define BIT_WMAC_RETXBFRPTSEQ_UPD_8814B BIT(14) + +#define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8814B 12 +#define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8814B 0x3 +#define BIT_WMAC_MU_BFRPTSEG_SEL_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8814B) \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8814B) +#define BITS_WMAC_MU_BFRPTSEG_SEL_8814B \ + (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8814B \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8814B) +#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8814B)) +#define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8814B) & \ + BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8814B) +#define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8814B(x) | \ + BIT_WMAC_MU_BFRPTSEG_SEL_8814B(v)) + +#define BIT_SHIFT_WMAC_MU_BF_MYAID_8814B 0 +#define BIT_MASK_WMAC_MU_BF_MYAID_8814B 0xfff +#define BIT_WMAC_MU_BF_MYAID_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8814B) \ + << BIT_SHIFT_WMAC_MU_BF_MYAID_8814B) +#define BITS_WMAC_MU_BF_MYAID_8814B \ + (BIT_MASK_WMAC_MU_BF_MYAID_8814B << BIT_SHIFT_WMAC_MU_BF_MYAID_8814B) +#define BIT_CLEAR_WMAC_MU_BF_MYAID_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BF_MYAID_8814B)) +#define BIT_GET_WMAC_MU_BF_MYAID_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8814B) & \ + BIT_MASK_WMAC_MU_BF_MYAID_8814B) +#define BIT_SET_WMAC_MU_BF_MYAID_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BF_MYAID_8814B(x) | BIT_WMAC_MU_BF_MYAID_8814B(v)) + +/* 2 REG_WMAC_MU_BFRPT_PARA_8814B */ + +#define BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8814B 13 +#define BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8814B 0x7 +#define BIT_BFRPT_PARA_USERID_SEL_V1_8814B(x) \ + (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8814B) \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8814B) +#define BITS_BFRPT_PARA_USERID_SEL_V1_8814B \ + (BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8814B \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8814B) +#define BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8814B(x) \ + ((x) & (~BITS_BFRPT_PARA_USERID_SEL_V1_8814B)) +#define BIT_GET_BFRPT_PARA_USERID_SEL_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8814B) & \ + BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8814B) +#define BIT_SET_BFRPT_PARA_USERID_SEL_V1_8814B(x, v) \ + (BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8814B(x) | \ + BIT_BFRPT_PARA_USERID_SEL_V1_8814B(v)) + +#define BIT_SHIFT_BFRPT_PARA_V1_8814B 0 +#define BIT_MASK_BFRPT_PARA_V1_8814B 0x1fff +#define BIT_BFRPT_PARA_V1_8814B(x) \ + (((x) & BIT_MASK_BFRPT_PARA_V1_8814B) << BIT_SHIFT_BFRPT_PARA_V1_8814B) +#define BITS_BFRPT_PARA_V1_8814B \ + (BIT_MASK_BFRPT_PARA_V1_8814B << BIT_SHIFT_BFRPT_PARA_V1_8814B) +#define BIT_CLEAR_BFRPT_PARA_V1_8814B(x) ((x) & (~BITS_BFRPT_PARA_V1_8814B)) +#define BIT_GET_BFRPT_PARA_V1_8814B(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_V1_8814B) & BIT_MASK_BFRPT_PARA_V1_8814B) +#define BIT_SET_BFRPT_PARA_V1_8814B(x, v) \ + (BIT_CLEAR_BFRPT_PARA_V1_8814B(x) | BIT_BFRPT_PARA_V1_8814B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8814B */ +#define BIT_STATUS_BFEE2_8814B BIT(10) +#define BIT_WMAC_MU_BFEE2_EN_8814B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE2_AID_8814B 0 +#define BIT_MASK_WMAC_MU_BFEE2_AID_8814B 0x1ff +#define BIT_WMAC_MU_BFEE2_AID_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8814B) \ + << BIT_SHIFT_WMAC_MU_BFEE2_AID_8814B) +#define BITS_WMAC_MU_BFEE2_AID_8814B \ + (BIT_MASK_WMAC_MU_BFEE2_AID_8814B << BIT_SHIFT_WMAC_MU_BFEE2_AID_8814B) +#define BIT_CLEAR_WMAC_MU_BFEE2_AID_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE2_AID_8814B)) +#define BIT_GET_WMAC_MU_BFEE2_AID_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8814B) & \ + BIT_MASK_WMAC_MU_BFEE2_AID_8814B) +#define BIT_SET_WMAC_MU_BFEE2_AID_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE2_AID_8814B(x) | BIT_WMAC_MU_BFEE2_AID_8814B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8814B */ +#define BIT_STATUS_BFEE3_8814B BIT(10) +#define BIT_WMAC_MU_BFEE3_EN_8814B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE3_AID_8814B 0 +#define BIT_MASK_WMAC_MU_BFEE3_AID_8814B 0x1ff +#define BIT_WMAC_MU_BFEE3_AID_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8814B) \ + << BIT_SHIFT_WMAC_MU_BFEE3_AID_8814B) +#define BITS_WMAC_MU_BFEE3_AID_8814B \ + (BIT_MASK_WMAC_MU_BFEE3_AID_8814B << BIT_SHIFT_WMAC_MU_BFEE3_AID_8814B) +#define BIT_CLEAR_WMAC_MU_BFEE3_AID_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE3_AID_8814B)) +#define BIT_GET_WMAC_MU_BFEE3_AID_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8814B) & \ + BIT_MASK_WMAC_MU_BFEE3_AID_8814B) +#define BIT_SET_WMAC_MU_BFEE3_AID_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE3_AID_8814B(x) | BIT_WMAC_MU_BFEE3_AID_8814B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8814B */ +#define BIT_STATUS_BFEE4_8814B BIT(10) +#define BIT_WMAC_MU_BFEE4_EN_8814B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE4_AID_8814B 0 +#define BIT_MASK_WMAC_MU_BFEE4_AID_8814B 0x1ff +#define BIT_WMAC_MU_BFEE4_AID_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8814B) \ + << BIT_SHIFT_WMAC_MU_BFEE4_AID_8814B) +#define BITS_WMAC_MU_BFEE4_AID_8814B \ + (BIT_MASK_WMAC_MU_BFEE4_AID_8814B << BIT_SHIFT_WMAC_MU_BFEE4_AID_8814B) +#define BIT_CLEAR_WMAC_MU_BFEE4_AID_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE4_AID_8814B)) +#define BIT_GET_WMAC_MU_BFEE4_AID_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8814B) & \ + BIT_MASK_WMAC_MU_BFEE4_AID_8814B) +#define BIT_SET_WMAC_MU_BFEE4_AID_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE4_AID_8814B(x) | BIT_WMAC_MU_BFEE4_AID_8814B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8814B */ +#define BIT_BIT_STATUS_BFEE5_8814B BIT(10) +#define BIT_WMAC_MU_BFEE5_EN_8814B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE5_AID_8814B 0 +#define BIT_MASK_WMAC_MU_BFEE5_AID_8814B 0x1ff +#define BIT_WMAC_MU_BFEE5_AID_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8814B) \ + << BIT_SHIFT_WMAC_MU_BFEE5_AID_8814B) +#define BITS_WMAC_MU_BFEE5_AID_8814B \ + (BIT_MASK_WMAC_MU_BFEE5_AID_8814B << BIT_SHIFT_WMAC_MU_BFEE5_AID_8814B) +#define BIT_CLEAR_WMAC_MU_BFEE5_AID_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE5_AID_8814B)) +#define BIT_GET_WMAC_MU_BFEE5_AID_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8814B) & \ + BIT_MASK_WMAC_MU_BFEE5_AID_8814B) +#define BIT_SET_WMAC_MU_BFEE5_AID_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE5_AID_8814B(x) | BIT_WMAC_MU_BFEE5_AID_8814B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8814B */ +#define BIT_STATUS_BFEE6_8814B BIT(10) +#define BIT_WMAC_MU_BFEE6_EN_8814B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE6_AID_8814B 0 +#define BIT_MASK_WMAC_MU_BFEE6_AID_8814B 0x1ff +#define BIT_WMAC_MU_BFEE6_AID_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8814B) \ + << BIT_SHIFT_WMAC_MU_BFEE6_AID_8814B) +#define BITS_WMAC_MU_BFEE6_AID_8814B \ + (BIT_MASK_WMAC_MU_BFEE6_AID_8814B << BIT_SHIFT_WMAC_MU_BFEE6_AID_8814B) +#define BIT_CLEAR_WMAC_MU_BFEE6_AID_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE6_AID_8814B)) +#define BIT_GET_WMAC_MU_BFEE6_AID_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8814B) & \ + BIT_MASK_WMAC_MU_BFEE6_AID_8814B) +#define BIT_SET_WMAC_MU_BFEE6_AID_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE6_AID_8814B(x) | BIT_WMAC_MU_BFEE6_AID_8814B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8814B */ +#define BIT_STATUS_BFEE7_8814B BIT(10) +#define BIT_WMAC_MU_BFEE7_EN_8814B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE7_AID_8814B 0 +#define BIT_MASK_WMAC_MU_BFEE7_AID_8814B 0x1ff +#define BIT_WMAC_MU_BFEE7_AID_8814B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8814B) \ + << BIT_SHIFT_WMAC_MU_BFEE7_AID_8814B) +#define BITS_WMAC_MU_BFEE7_AID_8814B \ + (BIT_MASK_WMAC_MU_BFEE7_AID_8814B << BIT_SHIFT_WMAC_MU_BFEE7_AID_8814B) +#define BIT_CLEAR_WMAC_MU_BFEE7_AID_8814B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE7_AID_8814B)) +#define BIT_GET_WMAC_MU_BFEE7_AID_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8814B) & \ + BIT_MASK_WMAC_MU_BFEE7_AID_8814B) +#define BIT_SET_WMAC_MU_BFEE7_AID_8814B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE7_AID_8814B(x) | BIT_WMAC_MU_BFEE7_AID_8814B(v)) + +/* 2 REG_WMAC_BB_STOP_RX_COUNTER_8814B */ +#define BIT_RST_ALL_COUNTER_8814B BIT(31) + +#define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8814B 16 +#define BIT_MASK_ABORT_RX_VBON_COUNTER_8814B 0xff +#define BIT_ABORT_RX_VBON_COUNTER_8814B(x) \ + (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8814B) \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8814B) +#define BITS_ABORT_RX_VBON_COUNTER_8814B \ + (BIT_MASK_ABORT_RX_VBON_COUNTER_8814B \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8814B) +#define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8814B(x) \ + ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8814B)) +#define BIT_GET_ABORT_RX_VBON_COUNTER_8814B(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8814B) & \ + BIT_MASK_ABORT_RX_VBON_COUNTER_8814B) +#define BIT_SET_ABORT_RX_VBON_COUNTER_8814B(x, v) \ + (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8814B(x) | \ + BIT_ABORT_RX_VBON_COUNTER_8814B(v)) + +#define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8814B 8 +#define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8814B 0xff +#define BIT_ABORT_RX_RDRDY_COUNTER_8814B(x) \ + (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8814B) \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8814B) +#define BITS_ABORT_RX_RDRDY_COUNTER_8814B \ + (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8814B \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8814B) +#define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8814B(x) \ + ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8814B)) +#define BIT_GET_ABORT_RX_RDRDY_COUNTER_8814B(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8814B) & \ + BIT_MASK_ABORT_RX_RDRDY_COUNTER_8814B) +#define BIT_SET_ABORT_RX_RDRDY_COUNTER_8814B(x, v) \ + (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8814B(x) | \ + BIT_ABORT_RX_RDRDY_COUNTER_8814B(v)) + +#define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8814B 0 +#define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8814B 0xff +#define BIT_VBON_EARLY_FALLING_COUNTER_8814B(x) \ + (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8814B) \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8814B) +#define BITS_VBON_EARLY_FALLING_COUNTER_8814B \ + (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8814B \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8814B) +#define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8814B(x) \ + ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8814B)) +#define BIT_GET_VBON_EARLY_FALLING_COUNTER_8814B(x) \ + (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8814B) & \ + BIT_MASK_VBON_EARLY_FALLING_COUNTER_8814B) +#define BIT_SET_VBON_EARLY_FALLING_COUNTER_8814B(x, v) \ + (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8814B(x) | \ + BIT_VBON_EARLY_FALLING_COUNTER_8814B(v)) + +/* 2 REG_WMAC_PLCP_MONITOR_8814B */ +#define BIT_WMAC_PLCP_TRX_SEL_8814B BIT(31) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8814B 28 +#define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8814B 0x7 +#define BIT_WMAC_PLCP_RDSIG_SEL_8814B(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8814B) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8814B) +#define BITS_WMAC_PLCP_RDSIG_SEL_8814B \ + (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8814B \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8814B) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8814B(x) \ + ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8814B)) +#define BIT_GET_WMAC_PLCP_RDSIG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8814B) & \ + BIT_MASK_WMAC_PLCP_RDSIG_SEL_8814B) +#define BIT_SET_WMAC_PLCP_RDSIG_SEL_8814B(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8814B(x) | \ + BIT_WMAC_PLCP_RDSIG_SEL_8814B(v)) + +#define BIT_SHIFT_WMAC_RATE_IDX_8814B 24 +#define BIT_MASK_WMAC_RATE_IDX_8814B 0xf +#define BIT_WMAC_RATE_IDX_8814B(x) \ + (((x) & BIT_MASK_WMAC_RATE_IDX_8814B) << BIT_SHIFT_WMAC_RATE_IDX_8814B) +#define BITS_WMAC_RATE_IDX_8814B \ + (BIT_MASK_WMAC_RATE_IDX_8814B << BIT_SHIFT_WMAC_RATE_IDX_8814B) +#define BIT_CLEAR_WMAC_RATE_IDX_8814B(x) ((x) & (~BITS_WMAC_RATE_IDX_8814B)) +#define BIT_GET_WMAC_RATE_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8814B) & BIT_MASK_WMAC_RATE_IDX_8814B) +#define BIT_SET_WMAC_RATE_IDX_8814B(x, v) \ + (BIT_CLEAR_WMAC_RATE_IDX_8814B(x) | BIT_WMAC_RATE_IDX_8814B(v)) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8814B 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8814B 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8814B(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8814B) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8814B) +#define BITS_WMAC_PLCP_RDSIG_8814B \ + (BIT_MASK_WMAC_PLCP_RDSIG_8814B << BIT_SHIFT_WMAC_PLCP_RDSIG_8814B) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8814B(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8814B)) +#define BIT_GET_WMAC_PLCP_RDSIG_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8814B) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8814B) +#define BIT_SET_WMAC_PLCP_RDSIG_8814B(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8814B(x) | BIT_WMAC_PLCP_RDSIG_8814B(v)) + +/* 2 REG_WMAC_DEBUG_PORT_8814B */ + +#define BIT_SHIFT_WMAC_DEBUG_PORT_8814B 0 +#define BIT_MASK_WMAC_DEBUG_PORT_8814B 0xffffffffL +#define BIT_WMAC_DEBUG_PORT_8814B(x) \ + (((x) & BIT_MASK_WMAC_DEBUG_PORT_8814B) \ + << BIT_SHIFT_WMAC_DEBUG_PORT_8814B) +#define BITS_WMAC_DEBUG_PORT_8814B \ + (BIT_MASK_WMAC_DEBUG_PORT_8814B << BIT_SHIFT_WMAC_DEBUG_PORT_8814B) +#define BIT_CLEAR_WMAC_DEBUG_PORT_8814B(x) ((x) & (~BITS_WMAC_DEBUG_PORT_8814B)) +#define BIT_GET_WMAC_DEBUG_PORT_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_DEBUG_PORT_8814B) & \ + BIT_MASK_WMAC_DEBUG_PORT_8814B) +#define BIT_SET_WMAC_DEBUG_PORT_8814B(x, v) \ + (BIT_CLEAR_WMAC_DEBUG_PORT_8814B(x) | BIT_WMAC_DEBUG_PORT_8814B(v)) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_TRANSMIT_ADDRSS_0_8814B (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_V1_8814B 0 +#define BIT_MASK_TA0_V1_8814B 0xffffffffL +#define BIT_TA0_V1_8814B(x) \ + (((x) & BIT_MASK_TA0_V1_8814B) << BIT_SHIFT_TA0_V1_8814B) +#define BITS_TA0_V1_8814B (BIT_MASK_TA0_V1_8814B << BIT_SHIFT_TA0_V1_8814B) +#define BIT_CLEAR_TA0_V1_8814B(x) ((x) & (~BITS_TA0_V1_8814B)) +#define BIT_GET_TA0_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA0_V1_8814B) & BIT_MASK_TA0_V1_8814B) +#define BIT_SET_TA0_V1_8814B(x, v) \ + (BIT_CLEAR_TA0_V1_8814B(x) | BIT_TA0_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_0_H_8814B (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_H_V1_8814B 0 +#define BIT_MASK_TA0_H_V1_8814B 0xffff +#define BIT_TA0_H_V1_8814B(x) \ + (((x) & BIT_MASK_TA0_H_V1_8814B) << BIT_SHIFT_TA0_H_V1_8814B) +#define BITS_TA0_H_V1_8814B \ + (BIT_MASK_TA0_H_V1_8814B << BIT_SHIFT_TA0_H_V1_8814B) +#define BIT_CLEAR_TA0_H_V1_8814B(x) ((x) & (~BITS_TA0_H_V1_8814B)) +#define BIT_GET_TA0_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA0_H_V1_8814B) & BIT_MASK_TA0_H_V1_8814B) +#define BIT_SET_TA0_H_V1_8814B(x, v) \ + (BIT_CLEAR_TA0_H_V1_8814B(x) | BIT_TA0_H_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_8814B (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_V1_8814B 0 +#define BIT_MASK_TA1_V1_8814B 0xffffffffL +#define BIT_TA1_V1_8814B(x) \ + (((x) & BIT_MASK_TA1_V1_8814B) << BIT_SHIFT_TA1_V1_8814B) +#define BITS_TA1_V1_8814B (BIT_MASK_TA1_V1_8814B << BIT_SHIFT_TA1_V1_8814B) +#define BIT_CLEAR_TA1_V1_8814B(x) ((x) & (~BITS_TA1_V1_8814B)) +#define BIT_GET_TA1_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA1_V1_8814B) & BIT_MASK_TA1_V1_8814B) +#define BIT_SET_TA1_V1_8814B(x, v) \ + (BIT_CLEAR_TA1_V1_8814B(x) | BIT_TA1_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_H_8814B (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_H_V1_8814B 0 +#define BIT_MASK_TA1_H_V1_8814B 0xffff +#define BIT_TA1_H_V1_8814B(x) \ + (((x) & BIT_MASK_TA1_H_V1_8814B) << BIT_SHIFT_TA1_H_V1_8814B) +#define BITS_TA1_H_V1_8814B \ + (BIT_MASK_TA1_H_V1_8814B << BIT_SHIFT_TA1_H_V1_8814B) +#define BIT_CLEAR_TA1_H_V1_8814B(x) ((x) & (~BITS_TA1_H_V1_8814B)) +#define BIT_GET_TA1_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA1_H_V1_8814B) & BIT_MASK_TA1_H_V1_8814B) +#define BIT_SET_TA1_H_V1_8814B(x, v) \ + (BIT_CLEAR_TA1_H_V1_8814B(x) | BIT_TA1_H_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_8814B (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_V1_8814B 0 +#define BIT_MASK_TA2_V1_8814B 0xffffffffL +#define BIT_TA2_V1_8814B(x) \ + (((x) & BIT_MASK_TA2_V1_8814B) << BIT_SHIFT_TA2_V1_8814B) +#define BITS_TA2_V1_8814B (BIT_MASK_TA2_V1_8814B << BIT_SHIFT_TA2_V1_8814B) +#define BIT_CLEAR_TA2_V1_8814B(x) ((x) & (~BITS_TA2_V1_8814B)) +#define BIT_GET_TA2_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA2_V1_8814B) & BIT_MASK_TA2_V1_8814B) +#define BIT_SET_TA2_V1_8814B(x, v) \ + (BIT_CLEAR_TA2_V1_8814B(x) | BIT_TA2_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_H_8814B (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_H_V1_8814B 0 +#define BIT_MASK_TA2_H_V1_8814B 0xffff +#define BIT_TA2_H_V1_8814B(x) \ + (((x) & BIT_MASK_TA2_H_V1_8814B) << BIT_SHIFT_TA2_H_V1_8814B) +#define BITS_TA2_H_V1_8814B \ + (BIT_MASK_TA2_H_V1_8814B << BIT_SHIFT_TA2_H_V1_8814B) +#define BIT_CLEAR_TA2_H_V1_8814B(x) ((x) & (~BITS_TA2_H_V1_8814B)) +#define BIT_GET_TA2_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA2_H_V1_8814B) & BIT_MASK_TA2_H_V1_8814B) +#define BIT_SET_TA2_H_V1_8814B(x, v) \ + (BIT_CLEAR_TA2_H_V1_8814B(x) | BIT_TA2_H_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_8814B (TA3 REGISTER) */ + +#define BIT_SHIFT_TA2_V1_8814B 0 +#define BIT_MASK_TA2_V1_8814B 0xffffffffL +#define BIT_TA2_V1_8814B(x) \ + (((x) & BIT_MASK_TA2_V1_8814B) << BIT_SHIFT_TA2_V1_8814B) +#define BITS_TA2_V1_8814B (BIT_MASK_TA2_V1_8814B << BIT_SHIFT_TA2_V1_8814B) +#define BIT_CLEAR_TA2_V1_8814B(x) ((x) & (~BITS_TA2_V1_8814B)) +#define BIT_GET_TA2_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA2_V1_8814B) & BIT_MASK_TA2_V1_8814B) +#define BIT_SET_TA2_V1_8814B(x, v) \ + (BIT_CLEAR_TA2_V1_8814B(x) | BIT_TA2_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_H_8814B (TA3 REGISTER) */ + +#define BIT_SHIFT_TA3_H_V1_8814B 0 +#define BIT_MASK_TA3_H_V1_8814B 0xffff +#define BIT_TA3_H_V1_8814B(x) \ + (((x) & BIT_MASK_TA3_H_V1_8814B) << BIT_SHIFT_TA3_H_V1_8814B) +#define BITS_TA3_H_V1_8814B \ + (BIT_MASK_TA3_H_V1_8814B << BIT_SHIFT_TA3_H_V1_8814B) +#define BIT_CLEAR_TA3_H_V1_8814B(x) ((x) & (~BITS_TA3_H_V1_8814B)) +#define BIT_GET_TA3_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA3_H_V1_8814B) & BIT_MASK_TA3_H_V1_8814B) +#define BIT_SET_TA3_H_V1_8814B(x, v) \ + (BIT_CLEAR_TA3_H_V1_8814B(x) | BIT_TA3_H_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_8814B (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_V1_8814B 0 +#define BIT_MASK_TA4_V1_8814B 0xffffffffL +#define BIT_TA4_V1_8814B(x) \ + (((x) & BIT_MASK_TA4_V1_8814B) << BIT_SHIFT_TA4_V1_8814B) +#define BITS_TA4_V1_8814B (BIT_MASK_TA4_V1_8814B << BIT_SHIFT_TA4_V1_8814B) +#define BIT_CLEAR_TA4_V1_8814B(x) ((x) & (~BITS_TA4_V1_8814B)) +#define BIT_GET_TA4_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA4_V1_8814B) & BIT_MASK_TA4_V1_8814B) +#define BIT_SET_TA4_V1_8814B(x, v) \ + (BIT_CLEAR_TA4_V1_8814B(x) | BIT_TA4_V1_8814B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_H_8814B (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_H_V1_8814B 0 +#define BIT_MASK_TA4_H_V1_8814B 0xffff +#define BIT_TA4_H_V1_8814B(x) \ + (((x) & BIT_MASK_TA4_H_V1_8814B) << BIT_SHIFT_TA4_H_V1_8814B) +#define BITS_TA4_H_V1_8814B \ + (BIT_MASK_TA4_H_V1_8814B << BIT_SHIFT_TA4_H_V1_8814B) +#define BIT_CLEAR_TA4_H_V1_8814B(x) ((x) & (~BITS_TA4_H_V1_8814B)) +#define BIT_GET_TA4_H_V1_8814B(x) \ + (((x) >> BIT_SHIFT_TA4_H_V1_8814B) & BIT_MASK_TA4_H_V1_8814B) +#define BIT_SET_TA4_H_V1_8814B(x, v) \ + (BIT_CLEAR_TA4_H_V1_8814B(x) | BIT_TA4_H_V1_8814B(v)) + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_RSVD_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_MACID1_8814B */ + +#define BIT_SHIFT_MACID1_0_8814B 0 +#define BIT_MASK_MACID1_0_8814B 0xffffffffL +#define BIT_MACID1_0_8814B(x) \ + (((x) & BIT_MASK_MACID1_0_8814B) << BIT_SHIFT_MACID1_0_8814B) +#define BITS_MACID1_0_8814B \ + (BIT_MASK_MACID1_0_8814B << BIT_SHIFT_MACID1_0_8814B) +#define BIT_CLEAR_MACID1_0_8814B(x) ((x) & (~BITS_MACID1_0_8814B)) +#define BIT_GET_MACID1_0_8814B(x) \ + (((x) >> BIT_SHIFT_MACID1_0_8814B) & BIT_MASK_MACID1_0_8814B) +#define BIT_SET_MACID1_0_8814B(x, v) \ + (BIT_CLEAR_MACID1_0_8814B(x) | BIT_MACID1_0_8814B(v)) + +/* 2 REG_MACID1_1_8814B */ + +#define BIT_SHIFT_MACID1_1_8814B 0 +#define BIT_MASK_MACID1_1_8814B 0xffff +#define BIT_MACID1_1_8814B(x) \ + (((x) & BIT_MASK_MACID1_1_8814B) << BIT_SHIFT_MACID1_1_8814B) +#define BITS_MACID1_1_8814B \ + (BIT_MASK_MACID1_1_8814B << BIT_SHIFT_MACID1_1_8814B) +#define BIT_CLEAR_MACID1_1_8814B(x) ((x) & (~BITS_MACID1_1_8814B)) +#define BIT_GET_MACID1_1_8814B(x) \ + (((x) >> BIT_SHIFT_MACID1_1_8814B) & BIT_MASK_MACID1_1_8814B) +#define BIT_SET_MACID1_1_8814B(x, v) \ + (BIT_CLEAR_MACID1_1_8814B(x) | BIT_MACID1_1_8814B(v)) + +/* 2 REG_BSSID1_8814B */ + +#define BIT_SHIFT_BSSID1_0_8814B 0 +#define BIT_MASK_BSSID1_0_8814B 0xffffffffL +#define BIT_BSSID1_0_8814B(x) \ + (((x) & BIT_MASK_BSSID1_0_8814B) << BIT_SHIFT_BSSID1_0_8814B) +#define BITS_BSSID1_0_8814B \ + (BIT_MASK_BSSID1_0_8814B << BIT_SHIFT_BSSID1_0_8814B) +#define BIT_CLEAR_BSSID1_0_8814B(x) ((x) & (~BITS_BSSID1_0_8814B)) +#define BIT_GET_BSSID1_0_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID1_0_8814B) & BIT_MASK_BSSID1_0_8814B) +#define BIT_SET_BSSID1_0_8814B(x, v) \ + (BIT_CLEAR_BSSID1_0_8814B(x) | BIT_BSSID1_0_8814B(v)) + +/* 2 REG_BSSID1_1_8814B */ + +#define BIT_SHIFT_BSSID1_1_8814B 0 +#define BIT_MASK_BSSID1_1_8814B 0xffff +#define BIT_BSSID1_1_8814B(x) \ + (((x) & BIT_MASK_BSSID1_1_8814B) << BIT_SHIFT_BSSID1_1_8814B) +#define BITS_BSSID1_1_8814B \ + (BIT_MASK_BSSID1_1_8814B << BIT_SHIFT_BSSID1_1_8814B) +#define BIT_CLEAR_BSSID1_1_8814B(x) ((x) & (~BITS_BSSID1_1_8814B)) +#define BIT_GET_BSSID1_1_8814B(x) \ + (((x) >> BIT_SHIFT_BSSID1_1_8814B) & BIT_MASK_BSSID1_1_8814B) +#define BIT_SET_BSSID1_1_8814B(x, v) \ + (BIT_CLEAR_BSSID1_1_8814B(x) | BIT_BSSID1_1_8814B(v)) + +/* 2 REG_BCN_PSR_RPT1_8814B */ + +#define BIT_SHIFT_DTIM_CNT1_8814B 24 +#define BIT_MASK_DTIM_CNT1_8814B 0xff +#define BIT_DTIM_CNT1_8814B(x) \ + (((x) & BIT_MASK_DTIM_CNT1_8814B) << BIT_SHIFT_DTIM_CNT1_8814B) +#define BITS_DTIM_CNT1_8814B \ + (BIT_MASK_DTIM_CNT1_8814B << BIT_SHIFT_DTIM_CNT1_8814B) +#define BIT_CLEAR_DTIM_CNT1_8814B(x) ((x) & (~BITS_DTIM_CNT1_8814B)) +#define BIT_GET_DTIM_CNT1_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT1_8814B) & BIT_MASK_DTIM_CNT1_8814B) +#define BIT_SET_DTIM_CNT1_8814B(x, v) \ + (BIT_CLEAR_DTIM_CNT1_8814B(x) | BIT_DTIM_CNT1_8814B(v)) + +#define BIT_SHIFT_DTIM_PERIOD1_8814B 16 +#define BIT_MASK_DTIM_PERIOD1_8814B 0xff +#define BIT_DTIM_PERIOD1_8814B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD1_8814B) << BIT_SHIFT_DTIM_PERIOD1_8814B) +#define BITS_DTIM_PERIOD1_8814B \ + (BIT_MASK_DTIM_PERIOD1_8814B << BIT_SHIFT_DTIM_PERIOD1_8814B) +#define BIT_CLEAR_DTIM_PERIOD1_8814B(x) ((x) & (~BITS_DTIM_PERIOD1_8814B)) +#define BIT_GET_DTIM_PERIOD1_8814B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD1_8814B) & BIT_MASK_DTIM_PERIOD1_8814B) +#define BIT_SET_DTIM_PERIOD1_8814B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD1_8814B(x) | BIT_DTIM_PERIOD1_8814B(v)) + +#define BIT_DTIM1_8814B BIT(15) +#define BIT_TIM1_8814B BIT(14) + +#define BIT_SHIFT_PS_AID_1_8814B 0 +#define BIT_MASK_PS_AID_1_8814B 0x7ff +#define BIT_PS_AID_1_8814B(x) \ + (((x) & BIT_MASK_PS_AID_1_8814B) << BIT_SHIFT_PS_AID_1_8814B) +#define BITS_PS_AID_1_8814B \ + (BIT_MASK_PS_AID_1_8814B << BIT_SHIFT_PS_AID_1_8814B) +#define BIT_CLEAR_PS_AID_1_8814B(x) ((x) & (~BITS_PS_AID_1_8814B)) +#define BIT_GET_PS_AID_1_8814B(x) \ + (((x) >> BIT_SHIFT_PS_AID_1_8814B) & BIT_MASK_PS_AID_1_8814B) +#define BIT_SET_PS_AID_1_8814B(x, v) \ + (BIT_CLEAR_PS_AID_1_8814B(x) | BIT_PS_AID_1_8814B(v)) + +/* 2 REG_ASSOCIATED_BFMEE_SEL_8814B */ +#define BIT_TXUSER_ID1_8814B BIT(25) + +#define BIT_SHIFT_AID1_8814B 16 +#define BIT_MASK_AID1_8814B 0x1ff +#define BIT_AID1_8814B(x) (((x) & BIT_MASK_AID1_8814B) << BIT_SHIFT_AID1_8814B) +#define BITS_AID1_8814B (BIT_MASK_AID1_8814B << BIT_SHIFT_AID1_8814B) +#define BIT_CLEAR_AID1_8814B(x) ((x) & (~BITS_AID1_8814B)) +#define BIT_GET_AID1_8814B(x) \ + (((x) >> BIT_SHIFT_AID1_8814B) & BIT_MASK_AID1_8814B) +#define BIT_SET_AID1_8814B(x, v) (BIT_CLEAR_AID1_8814B(x) | BIT_AID1_8814B(v)) + +#define BIT_TXUSER_ID0_8814B BIT(9) + +#define BIT_SHIFT_AID0_8814B 0 +#define BIT_MASK_AID0_8814B 0x1ff +#define BIT_AID0_8814B(x) (((x) & BIT_MASK_AID0_8814B) << BIT_SHIFT_AID0_8814B) +#define BITS_AID0_8814B (BIT_MASK_AID0_8814B << BIT_SHIFT_AID0_8814B) +#define BIT_CLEAR_AID0_8814B(x) ((x) & (~BITS_AID0_8814B)) +#define BIT_GET_AID0_8814B(x) \ + (((x) >> BIT_SHIFT_AID0_8814B) & BIT_MASK_AID0_8814B) +#define BIT_SET_AID0_8814B(x, v) (BIT_CLEAR_AID0_8814B(x) | BIT_AID0_8814B(v)) + +/* 2 REG_SND_PTCL_CTRL_8814B */ + +#define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8814B 24 +#define BIT_MASK_NDP_RX_STANDBY_TIMER_8814B 0xff +#define BIT_NDP_RX_STANDBY_TIMER_8814B(x) \ + (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8814B) \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8814B) +#define BITS_NDP_RX_STANDBY_TIMER_8814B \ + (BIT_MASK_NDP_RX_STANDBY_TIMER_8814B \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8814B) +#define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8814B(x) \ + ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8814B)) +#define BIT_GET_NDP_RX_STANDBY_TIMER_8814B(x) \ + (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8814B) & \ + BIT_MASK_NDP_RX_STANDBY_TIMER_8814B) +#define BIT_SET_NDP_RX_STANDBY_TIMER_8814B(x, v) \ + (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8814B(x) | \ + BIT_NDP_RX_STANDBY_TIMER_8814B(v)) + +#define BIT_SHIFT_CSI_RPT_OFFSET_HT_8814B 16 +#define BIT_MASK_CSI_RPT_OFFSET_HT_8814B 0xff +#define BIT_CSI_RPT_OFFSET_HT_8814B(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_8814B) \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_8814B) +#define BITS_CSI_RPT_OFFSET_HT_8814B \ + (BIT_MASK_CSI_RPT_OFFSET_HT_8814B << BIT_SHIFT_CSI_RPT_OFFSET_HT_8814B) +#define BIT_CLEAR_CSI_RPT_OFFSET_HT_8814B(x) \ + ((x) & (~BITS_CSI_RPT_OFFSET_HT_8814B)) +#define BIT_GET_CSI_RPT_OFFSET_HT_8814B(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_8814B) & \ + BIT_MASK_CSI_RPT_OFFSET_HT_8814B) +#define BIT_SET_CSI_RPT_OFFSET_HT_8814B(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_HT_8814B(x) | BIT_CSI_RPT_OFFSET_HT_8814B(v)) + +#define BIT_VHTNDP_RPTPOLL_CSI_STR_OFFSET_SEL_8814B BIT(15) +#define BIT_R_WMAC_CSI_CHKSUM_DIS_8814B BIT(14) + +#define BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1_8814B 8 +#define BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1_8814B 0x3f +#define BIT_R_CSI_RPT_OFFSET_VHT_V1_8814B(x) \ + (((x) & BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1_8814B) \ + << BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1_8814B) +#define BITS_R_CSI_RPT_OFFSET_VHT_V1_8814B \ + (BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1_8814B \ + << BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1_8814B) +#define BIT_CLEAR_R_CSI_RPT_OFFSET_VHT_V1_8814B(x) \ + ((x) & (~BITS_R_CSI_RPT_OFFSET_VHT_V1_8814B)) +#define BIT_GET_R_CSI_RPT_OFFSET_VHT_V1_8814B(x) \ + (((x) >> BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1_8814B) & \ + BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1_8814B) +#define BIT_SET_R_CSI_RPT_OFFSET_VHT_V1_8814B(x, v) \ + (BIT_CLEAR_R_CSI_RPT_OFFSET_VHT_V1_8814B(x) | \ + BIT_R_CSI_RPT_OFFSET_VHT_V1_8814B(v)) + +#define BIT_R_WMAC_USE_NSTS_8814B BIT(7) +#define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8814B BIT(6) +#define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8814B BIT(5) +#define BIT_R_WMAC_BFPARAM_SEL_8814B BIT(4) +#define BIT_R_WMAC_CSISEQ_SEL_8814B BIT(3) +#define BIT_R_WMAC_CSI_WITHHTC_EN_8814B BIT(2) +#define BIT_R_WMAC_HT_NDPA_EN_8814B BIT(1) +#define BIT_R_WMAC_VHT_NDPA_EN_8814B BIT(0) + +/* 2 REG_RX_CSI_RPT_INFO_8814B */ +#define BIT_WRITE_ENABLE_8814B BIT(31) +#define BIT_WMAC_CHECK_SOUNDING_SEQ_8814B BIT(30) + +#define BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8814B 1 +#define BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8814B 0xffffff +#define BIT_VHTHT_MIMO_CTRL_FIELD_8814B(x) \ + (((x) & BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8814B) \ + << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8814B) +#define BITS_VHTHT_MIMO_CTRL_FIELD_8814B \ + (BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8814B \ + << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8814B) +#define BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8814B(x) \ + ((x) & (~BITS_VHTHT_MIMO_CTRL_FIELD_8814B)) +#define BIT_GET_VHTHT_MIMO_CTRL_FIELD_8814B(x) \ + (((x) >> BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8814B) & \ + BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8814B) +#define BIT_SET_VHTHT_MIMO_CTRL_FIELD_8814B(x, v) \ + (BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8814B(x) | \ + BIT_VHTHT_MIMO_CTRL_FIELD_8814B(v)) + +#define BIT_CSI_INTERRUPT_STATUS_8814B BIT(0) + +/* 2 REG_NS_ARP_CTRL_8814B */ +#define BIT_R_WMAC_NSARP_RSPEN_8814B BIT(15) +#define BIT_R_WMAC_NSARP_RARP_8814B BIT(9) +#define BIT_R_WMAC_NSARP_RIPV6_8814B BIT(8) + +#define BIT_SHIFT_R_WMAC_NSARP_MODEN_8814B 6 +#define BIT_MASK_R_WMAC_NSARP_MODEN_8814B 0x3 +#define BIT_R_WMAC_NSARP_MODEN_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_MODEN_8814B) \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8814B) +#define BITS_R_WMAC_NSARP_MODEN_8814B \ + (BIT_MASK_R_WMAC_NSARP_MODEN_8814B \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8814B) +#define BIT_CLEAR_R_WMAC_NSARP_MODEN_8814B(x) \ + ((x) & (~BITS_R_WMAC_NSARP_MODEN_8814B)) +#define BIT_GET_R_WMAC_NSARP_MODEN_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN_8814B) & \ + BIT_MASK_R_WMAC_NSARP_MODEN_8814B) +#define BIT_SET_R_WMAC_NSARP_MODEN_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_MODEN_8814B(x) | \ + BIT_R_WMAC_NSARP_MODEN_8814B(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8814B 4 +#define BIT_MASK_R_WMAC_NSARP_RSPFTP_8814B 0x3 +#define BIT_R_WMAC_NSARP_RSPFTP_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP_8814B) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8814B) +#define BITS_R_WMAC_NSARP_RSPFTP_8814B \ + (BIT_MASK_R_WMAC_NSARP_RSPFTP_8814B \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8814B) +#define BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8814B(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPFTP_8814B)) +#define BIT_GET_R_WMAC_NSARP_RSPFTP_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8814B) & \ + BIT_MASK_R_WMAC_NSARP_RSPFTP_8814B) +#define BIT_SET_R_WMAC_NSARP_RSPFTP_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8814B(x) | \ + BIT_R_WMAC_NSARP_RSPFTP_8814B(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8814B 0 +#define BIT_MASK_R_WMAC_NSARP_RSPSEC_8814B 0xf +#define BIT_R_WMAC_NSARP_RSPSEC_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC_8814B) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8814B) +#define BITS_R_WMAC_NSARP_RSPSEC_8814B \ + (BIT_MASK_R_WMAC_NSARP_RSPSEC_8814B \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8814B) +#define BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8814B(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPSEC_8814B)) +#define BIT_GET_R_WMAC_NSARP_RSPSEC_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8814B) & \ + BIT_MASK_R_WMAC_NSARP_RSPSEC_8814B) +#define BIT_SET_R_WMAC_NSARP_RSPSEC_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8814B(x) | \ + BIT_R_WMAC_NSARP_RSPSEC_8814B(v)) + +/* 2 REG_NS_ARP_INFO_8814B */ +#define BIT_REQ_IS_MCNS_8814B BIT(23) +#define BIT_REQ_IS_UCNS_8814B BIT(22) +#define BIT_REQ_IS_USNS_8814B BIT(21) +#define BIT_REQ_IS_ARP_8814B BIT(20) +#define BIT_EXPRSP_MH_WITHQC_8814B BIT(19) + +#define BIT_SHIFT_EXPRSP_SECTYPE_8814B 16 +#define BIT_MASK_EXPRSP_SECTYPE_8814B 0x7 +#define BIT_EXPRSP_SECTYPE_8814B(x) \ + (((x) & BIT_MASK_EXPRSP_SECTYPE_8814B) \ + << BIT_SHIFT_EXPRSP_SECTYPE_8814B) +#define BITS_EXPRSP_SECTYPE_8814B \ + (BIT_MASK_EXPRSP_SECTYPE_8814B << BIT_SHIFT_EXPRSP_SECTYPE_8814B) +#define BIT_CLEAR_EXPRSP_SECTYPE_8814B(x) ((x) & (~BITS_EXPRSP_SECTYPE_8814B)) +#define BIT_GET_EXPRSP_SECTYPE_8814B(x) \ + (((x) >> BIT_SHIFT_EXPRSP_SECTYPE_8814B) & \ + BIT_MASK_EXPRSP_SECTYPE_8814B) +#define BIT_SET_EXPRSP_SECTYPE_8814B(x, v) \ + (BIT_CLEAR_EXPRSP_SECTYPE_8814B(x) | BIT_EXPRSP_SECTYPE_8814B(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8814B 8 +#define BIT_MASK_EXPRSP_CHKSM_7_TO_0_8814B 0xff +#define BIT_EXPRSP_CHKSM_7_TO_0_8814B(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0_8814B) \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8814B) +#define BITS_EXPRSP_CHKSM_7_TO_0_8814B \ + (BIT_MASK_EXPRSP_CHKSM_7_TO_0_8814B \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8814B) +#define BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8814B(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_7_TO_0_8814B)) +#define BIT_GET_EXPRSP_CHKSM_7_TO_0_8814B(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8814B) & \ + BIT_MASK_EXPRSP_CHKSM_7_TO_0_8814B) +#define BIT_SET_EXPRSP_CHKSM_7_TO_0_8814B(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8814B(x) | \ + BIT_EXPRSP_CHKSM_7_TO_0_8814B(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8814B 0 +#define BIT_MASK_EXPRSP_CHKSM_15_TO_8_8814B 0xff +#define BIT_EXPRSP_CHKSM_15_TO_8_8814B(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8_8814B) \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8814B) +#define BITS_EXPRSP_CHKSM_15_TO_8_8814B \ + (BIT_MASK_EXPRSP_CHKSM_15_TO_8_8814B \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8814B) +#define BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8814B(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_15_TO_8_8814B)) +#define BIT_GET_EXPRSP_CHKSM_15_TO_8_8814B(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8814B) & \ + BIT_MASK_EXPRSP_CHKSM_15_TO_8_8814B) +#define BIT_SET_EXPRSP_CHKSM_15_TO_8_8814B(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8814B(x) | \ + BIT_EXPRSP_CHKSM_15_TO_8_8814B(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_V1_8814B */ + +#define BIT_SHIFT_WMAC_ARPIP_8814B 0 +#define BIT_MASK_WMAC_ARPIP_8814B 0xffffffffL +#define BIT_WMAC_ARPIP_8814B(x) \ + (((x) & BIT_MASK_WMAC_ARPIP_8814B) << BIT_SHIFT_WMAC_ARPIP_8814B) +#define BITS_WMAC_ARPIP_8814B \ + (BIT_MASK_WMAC_ARPIP_8814B << BIT_SHIFT_WMAC_ARPIP_8814B) +#define BIT_CLEAR_WMAC_ARPIP_8814B(x) ((x) & (~BITS_WMAC_ARPIP_8814B)) +#define BIT_GET_WMAC_ARPIP_8814B(x) \ + (((x) >> BIT_SHIFT_WMAC_ARPIP_8814B) & BIT_MASK_WMAC_ARPIP_8814B) +#define BIT_SET_WMAC_ARPIP_8814B(x, v) \ + (BIT_CLEAR_WMAC_ARPIP_8814B(x) | BIT_WMAC_ARPIP_8814B(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_8814B */ + +#define BIT_SHIFT_BEAMFORMING_INFO_8814B 0 +#define BIT_MASK_BEAMFORMING_INFO_8814B 0xffffffffL +#define BIT_BEAMFORMING_INFO_8814B(x) \ + (((x) & BIT_MASK_BEAMFORMING_INFO_8814B) \ + << BIT_SHIFT_BEAMFORMING_INFO_8814B) +#define BITS_BEAMFORMING_INFO_8814B \ + (BIT_MASK_BEAMFORMING_INFO_8814B << BIT_SHIFT_BEAMFORMING_INFO_8814B) +#define BIT_CLEAR_BEAMFORMING_INFO_8814B(x) \ + ((x) & (~BITS_BEAMFORMING_INFO_8814B)) +#define BIT_GET_BEAMFORMING_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_BEAMFORMING_INFO_8814B) & \ + BIT_MASK_BEAMFORMING_INFO_8814B) +#define BIT_SET_BEAMFORMING_INFO_8814B(x, v) \ + (BIT_CLEAR_BEAMFORMING_INFO_8814B(x) | BIT_BEAMFORMING_INFO_8814B(v)) + +/* 2 REG_IPV6_8814B */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8814B 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8814B 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_0_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8814B) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8814B) +#define BITS_R_WMAC_IPV6_MYIPAD_0_8814B \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8814B \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8814B) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8814B(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_0_8814B)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_0_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8814B) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8814B) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_0_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8814B(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_0_8814B(v)) + +/* 2 REG_IPV6_1_8814B */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8814B 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8814B 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8814B) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8814B) +#define BITS_R_WMAC_IPV6_MYIPAD_1_8814B \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8814B \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8814B) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8814B(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_1_8814B)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8814B) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8814B) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8814B(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_1_8814B(v)) + +/* 2 REG_IPV6_2_8814B */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8814B 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8814B 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_2_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8814B) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8814B) +#define BITS_R_WMAC_IPV6_MYIPAD_2_8814B \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8814B \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8814B) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8814B(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_2_8814B)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_2_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8814B) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8814B) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_2_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8814B(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_2_8814B(v)) + +/* 2 REG_IPV6_3_8814B */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8814B 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8814B 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_3_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8814B) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8814B) +#define BITS_R_WMAC_IPV6_MYIPAD_3_8814B \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8814B \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8814B) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8814B(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_3_8814B)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_3_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8814B) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8814B) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_3_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8814B(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_3_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG_8814B */ + +#define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8814B 4 +#define BIT_MASK_R_WMAC_CTX_SUBTYPE_8814B 0xf +#define BIT_R_WMAC_CTX_SUBTYPE_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8814B) \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8814B) +#define BITS_R_WMAC_CTX_SUBTYPE_8814B \ + (BIT_MASK_R_WMAC_CTX_SUBTYPE_8814B \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8814B) +#define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8814B(x) \ + ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8814B)) +#define BIT_GET_R_WMAC_CTX_SUBTYPE_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8814B) & \ + BIT_MASK_R_WMAC_CTX_SUBTYPE_8814B) +#define BIT_SET_R_WMAC_CTX_SUBTYPE_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8814B(x) | \ + BIT_R_WMAC_CTX_SUBTYPE_8814B(v)) + +#define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8814B 0 +#define BIT_MASK_R_WMAC_RTX_SUBTYPE_8814B 0xf +#define BIT_R_WMAC_RTX_SUBTYPE_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8814B) \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8814B) +#define BITS_R_WMAC_RTX_SUBTYPE_8814B \ + (BIT_MASK_R_WMAC_RTX_SUBTYPE_8814B \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8814B) +#define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8814B(x) \ + ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8814B)) +#define BIT_GET_R_WMAC_RTX_SUBTYPE_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8814B) & \ + BIT_MASK_R_WMAC_RTX_SUBTYPE_8814B) +#define BIT_SET_R_WMAC_RTX_SUBTYPE_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8814B(x) | \ + BIT_R_WMAC_RTX_SUBTYPE_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_WMAC_SWAES_CFG_8814B */ + +/* 2 REG_BT_COEX_V2_8814B */ +#define BIT_GNT_BT_POLARITY_8814B BIT(12) +#define BIT_GNT_BT_BYPASS_PRIORITY_8814B BIT(8) + +#define BIT_SHIFT_TIMER_8814B 0 +#define BIT_MASK_TIMER_8814B 0xff +#define BIT_TIMER_8814B(x) \ + (((x) & BIT_MASK_TIMER_8814B) << BIT_SHIFT_TIMER_8814B) +#define BITS_TIMER_8814B (BIT_MASK_TIMER_8814B << BIT_SHIFT_TIMER_8814B) +#define BIT_CLEAR_TIMER_8814B(x) ((x) & (~BITS_TIMER_8814B)) +#define BIT_GET_TIMER_8814B(x) \ + (((x) >> BIT_SHIFT_TIMER_8814B) & BIT_MASK_TIMER_8814B) +#define BIT_SET_TIMER_8814B(x, v) \ + (BIT_CLEAR_TIMER_8814B(x) | BIT_TIMER_8814B(v)) + +/* 2 REG_BT_COEX_8814B */ +#define BIT_R_GNT_BT_RFC_SW_8814B BIT(12) +#define BIT_R_GNT_BT_RFC_SW_EN_8814B BIT(11) +#define BIT_R_GNT_BT_BB_SW_8814B BIT(10) +#define BIT_R_GNT_BT_BB_SW_EN_8814B BIT(9) +#define BIT_R_BT_CNT_THREN_8814B BIT(8) + +#define BIT_SHIFT_R_BT_CNT_THR_8814B 0 +#define BIT_MASK_R_BT_CNT_THR_8814B 0xff +#define BIT_R_BT_CNT_THR_8814B(x) \ + (((x) & BIT_MASK_R_BT_CNT_THR_8814B) << BIT_SHIFT_R_BT_CNT_THR_8814B) +#define BITS_R_BT_CNT_THR_8814B \ + (BIT_MASK_R_BT_CNT_THR_8814B << BIT_SHIFT_R_BT_CNT_THR_8814B) +#define BIT_CLEAR_R_BT_CNT_THR_8814B(x) ((x) & (~BITS_R_BT_CNT_THR_8814B)) +#define BIT_GET_R_BT_CNT_THR_8814B(x) \ + (((x) >> BIT_SHIFT_R_BT_CNT_THR_8814B) & BIT_MASK_R_BT_CNT_THR_8814B) +#define BIT_SET_R_BT_CNT_THR_8814B(x, v) \ + (BIT_CLEAR_R_BT_CNT_THR_8814B(x) | BIT_R_BT_CNT_THR_8814B(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_8814B */ + +#define BIT_SHIFT_RXMYRTS_NAV_V1_8814B 8 +#define BIT_MASK_RXMYRTS_NAV_V1_8814B 0xff +#define BIT_RXMYRTS_NAV_V1_8814B(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_V1_8814B) \ + << BIT_SHIFT_RXMYRTS_NAV_V1_8814B) +#define BITS_RXMYRTS_NAV_V1_8814B \ + (BIT_MASK_RXMYRTS_NAV_V1_8814B << BIT_SHIFT_RXMYRTS_NAV_V1_8814B) +#define BIT_CLEAR_RXMYRTS_NAV_V1_8814B(x) ((x) & (~BITS_RXMYRTS_NAV_V1_8814B)) +#define BIT_GET_RXMYRTS_NAV_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1_8814B) & \ + BIT_MASK_RXMYRTS_NAV_V1_8814B) +#define BIT_SET_RXMYRTS_NAV_V1_8814B(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_V1_8814B(x) | BIT_RXMYRTS_NAV_V1_8814B(v)) + +#define BIT_SHIFT_RTSRST_V1_8814B 0 +#define BIT_MASK_RTSRST_V1_8814B 0xff +#define BIT_RTSRST_V1_8814B(x) \ + (((x) & BIT_MASK_RTSRST_V1_8814B) << BIT_SHIFT_RTSRST_V1_8814B) +#define BITS_RTSRST_V1_8814B \ + (BIT_MASK_RTSRST_V1_8814B << BIT_SHIFT_RTSRST_V1_8814B) +#define BIT_CLEAR_RTSRST_V1_8814B(x) ((x) & (~BITS_RTSRST_V1_8814B)) +#define BIT_GET_RTSRST_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RTSRST_V1_8814B) & BIT_MASK_RTSRST_V1_8814B) +#define BIT_SET_RTSRST_V1_8814B(x, v) \ + (BIT_CLEAR_RTSRST_V1_8814B(x) | BIT_RTSRST_V1_8814B(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_1_8814B */ +#define BIT_WLRX_TER_BY_CTL_1_8814B BIT(11) +#define BIT_WLRX_TER_BY_AD_1_8814B BIT(10) +#define BIT_ANT_DIVERSITY_SEL_1_8814B BIT(9) +#define BIT_ANTSEL_FOR_BT_CTRL_EN_1_8814B BIT(8) +#define BIT_WLACT_LOW_GNTWL_EN_1_8814B BIT(2) +#define BIT_WLACT_HIGH_GNTBT_EN_1_8814B BIT(1) +#define BIT_NAV_UPPER_1_V1_8814B BIT(0) + +/* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8814B */ + +#define BIT_SHIFT_BT_STAT_DELAY_8814B 12 +#define BIT_MASK_BT_STAT_DELAY_8814B 0xf +#define BIT_BT_STAT_DELAY_8814B(x) \ + (((x) & BIT_MASK_BT_STAT_DELAY_8814B) << BIT_SHIFT_BT_STAT_DELAY_8814B) +#define BITS_BT_STAT_DELAY_8814B \ + (BIT_MASK_BT_STAT_DELAY_8814B << BIT_SHIFT_BT_STAT_DELAY_8814B) +#define BIT_CLEAR_BT_STAT_DELAY_8814B(x) ((x) & (~BITS_BT_STAT_DELAY_8814B)) +#define BIT_GET_BT_STAT_DELAY_8814B(x) \ + (((x) >> BIT_SHIFT_BT_STAT_DELAY_8814B) & BIT_MASK_BT_STAT_DELAY_8814B) +#define BIT_SET_BT_STAT_DELAY_8814B(x, v) \ + (BIT_CLEAR_BT_STAT_DELAY_8814B(x) | BIT_BT_STAT_DELAY_8814B(v)) + +#define BIT_SHIFT_BT_TRX_INIT_DETECT_8814B 8 +#define BIT_MASK_BT_TRX_INIT_DETECT_8814B 0xf +#define BIT_BT_TRX_INIT_DETECT_8814B(x) \ + (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8814B) \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8814B) +#define BITS_BT_TRX_INIT_DETECT_8814B \ + (BIT_MASK_BT_TRX_INIT_DETECT_8814B \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8814B) +#define BIT_CLEAR_BT_TRX_INIT_DETECT_8814B(x) \ + ((x) & (~BITS_BT_TRX_INIT_DETECT_8814B)) +#define BIT_GET_BT_TRX_INIT_DETECT_8814B(x) \ + (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8814B) & \ + BIT_MASK_BT_TRX_INIT_DETECT_8814B) +#define BIT_SET_BT_TRX_INIT_DETECT_8814B(x, v) \ + (BIT_CLEAR_BT_TRX_INIT_DETECT_8814B(x) | \ + BIT_BT_TRX_INIT_DETECT_8814B(v)) + +#define BIT_SHIFT_BT_PRI_DETECT_TO_8814B 4 +#define BIT_MASK_BT_PRI_DETECT_TO_8814B 0xf +#define BIT_BT_PRI_DETECT_TO_8814B(x) \ + (((x) & BIT_MASK_BT_PRI_DETECT_TO_8814B) \ + << BIT_SHIFT_BT_PRI_DETECT_TO_8814B) +#define BITS_BT_PRI_DETECT_TO_8814B \ + (BIT_MASK_BT_PRI_DETECT_TO_8814B << BIT_SHIFT_BT_PRI_DETECT_TO_8814B) +#define BIT_CLEAR_BT_PRI_DETECT_TO_8814B(x) \ + ((x) & (~BITS_BT_PRI_DETECT_TO_8814B)) +#define BIT_GET_BT_PRI_DETECT_TO_8814B(x) \ + (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8814B) & \ + BIT_MASK_BT_PRI_DETECT_TO_8814B) +#define BIT_SET_BT_PRI_DETECT_TO_8814B(x, v) \ + (BIT_CLEAR_BT_PRI_DETECT_TO_8814B(x) | BIT_BT_PRI_DETECT_TO_8814B(v)) + +#define BIT_R_GRANTALL_WLMASK_8814B BIT(3) +#define BIT_STATIS_BT_EN_8814B BIT(2) +#define BIT_WL_ACT_MASK_ENABLE_8814B BIT(1) +#define BIT_ENHANCED_BT_8814B BIT(0) + +/* 2 REG_BT_ACT_STATISTICS_8814B */ + +#define BIT_SHIFT_STATIS_BT_HI_RX_8814B 16 +#define BIT_MASK_STATIS_BT_HI_RX_8814B 0xffff +#define BIT_STATIS_BT_HI_RX_8814B(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_RX_8814B) \ + << BIT_SHIFT_STATIS_BT_HI_RX_8814B) +#define BITS_STATIS_BT_HI_RX_8814B \ + (BIT_MASK_STATIS_BT_HI_RX_8814B << BIT_SHIFT_STATIS_BT_HI_RX_8814B) +#define BIT_CLEAR_STATIS_BT_HI_RX_8814B(x) ((x) & (~BITS_STATIS_BT_HI_RX_8814B)) +#define BIT_GET_STATIS_BT_HI_RX_8814B(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_RX_8814B) & \ + BIT_MASK_STATIS_BT_HI_RX_8814B) +#define BIT_SET_STATIS_BT_HI_RX_8814B(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_RX_8814B(x) | BIT_STATIS_BT_HI_RX_8814B(v)) + +#define BIT_SHIFT_STATIS_BT_HI_TX_8814B 0 +#define BIT_MASK_STATIS_BT_HI_TX_8814B 0xffff +#define BIT_STATIS_BT_HI_TX_8814B(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_TX_8814B) \ + << BIT_SHIFT_STATIS_BT_HI_TX_8814B) +#define BITS_STATIS_BT_HI_TX_8814B \ + (BIT_MASK_STATIS_BT_HI_TX_8814B << BIT_SHIFT_STATIS_BT_HI_TX_8814B) +#define BIT_CLEAR_STATIS_BT_HI_TX_8814B(x) ((x) & (~BITS_STATIS_BT_HI_TX_8814B)) +#define BIT_GET_STATIS_BT_HI_TX_8814B(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_TX_8814B) & \ + BIT_MASK_STATIS_BT_HI_TX_8814B) +#define BIT_SET_STATIS_BT_HI_TX_8814B(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_TX_8814B(x) | BIT_STATIS_BT_HI_TX_8814B(v)) + +/* 2 REG_BT_ACT_STATISTICS_1_8814B */ + +#define BIT_SHIFT_STATIS_BT_LO_RX_1_8814B 16 +#define BIT_MASK_STATIS_BT_LO_RX_1_8814B 0xffff +#define BIT_STATIS_BT_LO_RX_1_8814B(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_RX_1_8814B) \ + << BIT_SHIFT_STATIS_BT_LO_RX_1_8814B) +#define BITS_STATIS_BT_LO_RX_1_8814B \ + (BIT_MASK_STATIS_BT_LO_RX_1_8814B << BIT_SHIFT_STATIS_BT_LO_RX_1_8814B) +#define BIT_CLEAR_STATIS_BT_LO_RX_1_8814B(x) \ + ((x) & (~BITS_STATIS_BT_LO_RX_1_8814B)) +#define BIT_GET_STATIS_BT_LO_RX_1_8814B(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_1_8814B) & \ + BIT_MASK_STATIS_BT_LO_RX_1_8814B) +#define BIT_SET_STATIS_BT_LO_RX_1_8814B(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_RX_1_8814B(x) | BIT_STATIS_BT_LO_RX_1_8814B(v)) + +#define BIT_SHIFT_STATIS_BT_LO_TX_1_8814B 0 +#define BIT_MASK_STATIS_BT_LO_TX_1_8814B 0xffff +#define BIT_STATIS_BT_LO_TX_1_8814B(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_TX_1_8814B) \ + << BIT_SHIFT_STATIS_BT_LO_TX_1_8814B) +#define BITS_STATIS_BT_LO_TX_1_8814B \ + (BIT_MASK_STATIS_BT_LO_TX_1_8814B << BIT_SHIFT_STATIS_BT_LO_TX_1_8814B) +#define BIT_CLEAR_STATIS_BT_LO_TX_1_8814B(x) \ + ((x) & (~BITS_STATIS_BT_LO_TX_1_8814B)) +#define BIT_GET_STATIS_BT_LO_TX_1_8814B(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_1_8814B) & \ + BIT_MASK_STATIS_BT_LO_TX_1_8814B) +#define BIT_SET_STATIS_BT_LO_TX_1_8814B(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_TX_1_8814B(x) | BIT_STATIS_BT_LO_TX_1_8814B(v)) + +/* 2 REG_BT_STATISTICS_CONTROL_REGISTER_8814B */ + +#define BIT_SHIFT_R_BT_CMD_RPT_8814B 16 +#define BIT_MASK_R_BT_CMD_RPT_8814B 0xffff +#define BIT_R_BT_CMD_RPT_8814B(x) \ + (((x) & BIT_MASK_R_BT_CMD_RPT_8814B) << BIT_SHIFT_R_BT_CMD_RPT_8814B) +#define BITS_R_BT_CMD_RPT_8814B \ + (BIT_MASK_R_BT_CMD_RPT_8814B << BIT_SHIFT_R_BT_CMD_RPT_8814B) +#define BIT_CLEAR_R_BT_CMD_RPT_8814B(x) ((x) & (~BITS_R_BT_CMD_RPT_8814B)) +#define BIT_GET_R_BT_CMD_RPT_8814B(x) \ + (((x) >> BIT_SHIFT_R_BT_CMD_RPT_8814B) & BIT_MASK_R_BT_CMD_RPT_8814B) +#define BIT_SET_R_BT_CMD_RPT_8814B(x, v) \ + (BIT_CLEAR_R_BT_CMD_RPT_8814B(x) | BIT_R_BT_CMD_RPT_8814B(v)) + +#define BIT_SHIFT_R_RPT_FROM_BT_8814B 8 +#define BIT_MASK_R_RPT_FROM_BT_8814B 0xff +#define BIT_R_RPT_FROM_BT_8814B(x) \ + (((x) & BIT_MASK_R_RPT_FROM_BT_8814B) << BIT_SHIFT_R_RPT_FROM_BT_8814B) +#define BITS_R_RPT_FROM_BT_8814B \ + (BIT_MASK_R_RPT_FROM_BT_8814B << BIT_SHIFT_R_RPT_FROM_BT_8814B) +#define BIT_CLEAR_R_RPT_FROM_BT_8814B(x) ((x) & (~BITS_R_RPT_FROM_BT_8814B)) +#define BIT_GET_R_RPT_FROM_BT_8814B(x) \ + (((x) >> BIT_SHIFT_R_RPT_FROM_BT_8814B) & BIT_MASK_R_RPT_FROM_BT_8814B) +#define BIT_SET_R_RPT_FROM_BT_8814B(x, v) \ + (BIT_CLEAR_R_RPT_FROM_BT_8814B(x) | BIT_R_RPT_FROM_BT_8814B(v)) + +#define BIT_SHIFT_BT_HID_ISR_SET_8814B 6 +#define BIT_MASK_BT_HID_ISR_SET_8814B 0x3 +#define BIT_BT_HID_ISR_SET_8814B(x) \ + (((x) & BIT_MASK_BT_HID_ISR_SET_8814B) \ + << BIT_SHIFT_BT_HID_ISR_SET_8814B) +#define BITS_BT_HID_ISR_SET_8814B \ + (BIT_MASK_BT_HID_ISR_SET_8814B << BIT_SHIFT_BT_HID_ISR_SET_8814B) +#define BIT_CLEAR_BT_HID_ISR_SET_8814B(x) ((x) & (~BITS_BT_HID_ISR_SET_8814B)) +#define BIT_GET_BT_HID_ISR_SET_8814B(x) \ + (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8814B) & \ + BIT_MASK_BT_HID_ISR_SET_8814B) +#define BIT_SET_BT_HID_ISR_SET_8814B(x, v) \ + (BIT_CLEAR_BT_HID_ISR_SET_8814B(x) | BIT_BT_HID_ISR_SET_8814B(v)) + +#define BIT_TDMA_BT_START_NOTIFY_8814B BIT(5) +#define BIT_ENABLE_TDMA_FW_MODE_8814B BIT(4) +#define BIT_ENABLE_PTA_TDMA_MODE_8814B BIT(3) +#define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8814B BIT(2) +#define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8814B BIT(1) +#define BIT_RTK_BT_ENABLE_8814B BIT(0) + +/* 2 REG_BT_STATUS_REPORT_REGISTER_8814B */ + +#define BIT_SHIFT_BT_PROFILE_8814B 24 +#define BIT_MASK_BT_PROFILE_8814B 0xff +#define BIT_BT_PROFILE_8814B(x) \ + (((x) & BIT_MASK_BT_PROFILE_8814B) << BIT_SHIFT_BT_PROFILE_8814B) +#define BITS_BT_PROFILE_8814B \ + (BIT_MASK_BT_PROFILE_8814B << BIT_SHIFT_BT_PROFILE_8814B) +#define BIT_CLEAR_BT_PROFILE_8814B(x) ((x) & (~BITS_BT_PROFILE_8814B)) +#define BIT_GET_BT_PROFILE_8814B(x) \ + (((x) >> BIT_SHIFT_BT_PROFILE_8814B) & BIT_MASK_BT_PROFILE_8814B) +#define BIT_SET_BT_PROFILE_8814B(x, v) \ + (BIT_CLEAR_BT_PROFILE_8814B(x) | BIT_BT_PROFILE_8814B(v)) + +#define BIT_SHIFT_BT_POWER_8814B 16 +#define BIT_MASK_BT_POWER_8814B 0xff +#define BIT_BT_POWER_8814B(x) \ + (((x) & BIT_MASK_BT_POWER_8814B) << BIT_SHIFT_BT_POWER_8814B) +#define BITS_BT_POWER_8814B \ + (BIT_MASK_BT_POWER_8814B << BIT_SHIFT_BT_POWER_8814B) +#define BIT_CLEAR_BT_POWER_8814B(x) ((x) & (~BITS_BT_POWER_8814B)) +#define BIT_GET_BT_POWER_8814B(x) \ + (((x) >> BIT_SHIFT_BT_POWER_8814B) & BIT_MASK_BT_POWER_8814B) +#define BIT_SET_BT_POWER_8814B(x, v) \ + (BIT_CLEAR_BT_POWER_8814B(x) | BIT_BT_POWER_8814B(v)) + +#define BIT_SHIFT_BT_PREDECT_STATUS_8814B 8 +#define BIT_MASK_BT_PREDECT_STATUS_8814B 0xff +#define BIT_BT_PREDECT_STATUS_8814B(x) \ + (((x) & BIT_MASK_BT_PREDECT_STATUS_8814B) \ + << BIT_SHIFT_BT_PREDECT_STATUS_8814B) +#define BITS_BT_PREDECT_STATUS_8814B \ + (BIT_MASK_BT_PREDECT_STATUS_8814B << BIT_SHIFT_BT_PREDECT_STATUS_8814B) +#define BIT_CLEAR_BT_PREDECT_STATUS_8814B(x) \ + ((x) & (~BITS_BT_PREDECT_STATUS_8814B)) +#define BIT_GET_BT_PREDECT_STATUS_8814B(x) \ + (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8814B) & \ + BIT_MASK_BT_PREDECT_STATUS_8814B) +#define BIT_SET_BT_PREDECT_STATUS_8814B(x, v) \ + (BIT_CLEAR_BT_PREDECT_STATUS_8814B(x) | BIT_BT_PREDECT_STATUS_8814B(v)) + +#define BIT_SHIFT_BT_CMD_INFO_8814B 0 +#define BIT_MASK_BT_CMD_INFO_8814B 0xff +#define BIT_BT_CMD_INFO_8814B(x) \ + (((x) & BIT_MASK_BT_CMD_INFO_8814B) << BIT_SHIFT_BT_CMD_INFO_8814B) +#define BITS_BT_CMD_INFO_8814B \ + (BIT_MASK_BT_CMD_INFO_8814B << BIT_SHIFT_BT_CMD_INFO_8814B) +#define BIT_CLEAR_BT_CMD_INFO_8814B(x) ((x) & (~BITS_BT_CMD_INFO_8814B)) +#define BIT_GET_BT_CMD_INFO_8814B(x) \ + (((x) >> BIT_SHIFT_BT_CMD_INFO_8814B) & BIT_MASK_BT_CMD_INFO_8814B) +#define BIT_SET_BT_CMD_INFO_8814B(x, v) \ + (BIT_CLEAR_BT_CMD_INFO_8814B(x) | BIT_BT_CMD_INFO_8814B(v)) + +/* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8814B */ +#define BIT_EN_MAC_NULL_PKT_NOTIFY_8814B BIT(31) +#define BIT_EN_WLAN_RPT_AND_BT_QUERY_8814B BIT(30) +#define BIT_EN_BT_STSTUS_RPT_8814B BIT(29) +#define BIT_EN_BT_POWER_8814B BIT(28) +#define BIT_EN_BT_CHANNEL_8814B BIT(27) +#define BIT_EN_BT_SLOT_CHANGE_8814B BIT(26) +#define BIT_EN_BT_PROFILE_OR_HID_8814B BIT(25) +#define BIT_WLAN_RPT_NOTIFY_8814B BIT(24) + +#define BIT_SHIFT_WLAN_RPT_DATA_8814B 16 +#define BIT_MASK_WLAN_RPT_DATA_8814B 0xff +#define BIT_WLAN_RPT_DATA_8814B(x) \ + (((x) & BIT_MASK_WLAN_RPT_DATA_8814B) << BIT_SHIFT_WLAN_RPT_DATA_8814B) +#define BITS_WLAN_RPT_DATA_8814B \ + (BIT_MASK_WLAN_RPT_DATA_8814B << BIT_SHIFT_WLAN_RPT_DATA_8814B) +#define BIT_CLEAR_WLAN_RPT_DATA_8814B(x) ((x) & (~BITS_WLAN_RPT_DATA_8814B)) +#define BIT_GET_WLAN_RPT_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8814B) & BIT_MASK_WLAN_RPT_DATA_8814B) +#define BIT_SET_WLAN_RPT_DATA_8814B(x, v) \ + (BIT_CLEAR_WLAN_RPT_DATA_8814B(x) | BIT_WLAN_RPT_DATA_8814B(v)) + +#define BIT_SHIFT_CMD_ID_8814B 8 +#define BIT_MASK_CMD_ID_8814B 0xff +#define BIT_CMD_ID_8814B(x) \ + (((x) & BIT_MASK_CMD_ID_8814B) << BIT_SHIFT_CMD_ID_8814B) +#define BITS_CMD_ID_8814B (BIT_MASK_CMD_ID_8814B << BIT_SHIFT_CMD_ID_8814B) +#define BIT_CLEAR_CMD_ID_8814B(x) ((x) & (~BITS_CMD_ID_8814B)) +#define BIT_GET_CMD_ID_8814B(x) \ + (((x) >> BIT_SHIFT_CMD_ID_8814B) & BIT_MASK_CMD_ID_8814B) +#define BIT_SET_CMD_ID_8814B(x, v) \ + (BIT_CLEAR_CMD_ID_8814B(x) | BIT_CMD_ID_8814B(v)) + +#define BIT_SHIFT_BT_DATA_8814B 0 +#define BIT_MASK_BT_DATA_8814B 0xff +#define BIT_BT_DATA_8814B(x) \ + (((x) & BIT_MASK_BT_DATA_8814B) << BIT_SHIFT_BT_DATA_8814B) +#define BITS_BT_DATA_8814B (BIT_MASK_BT_DATA_8814B << BIT_SHIFT_BT_DATA_8814B) +#define BIT_CLEAR_BT_DATA_8814B(x) ((x) & (~BITS_BT_DATA_8814B)) +#define BIT_GET_BT_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_BT_DATA_8814B) & BIT_MASK_BT_DATA_8814B) +#define BIT_SET_BT_DATA_8814B(x, v) \ + (BIT_CLEAR_BT_DATA_8814B(x) | BIT_BT_DATA_8814B(v)) + +/* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8814B */ + +#define BIT_SHIFT_WLAN_RPT_TO_8814B 0 +#define BIT_MASK_WLAN_RPT_TO_8814B 0xff +#define BIT_WLAN_RPT_TO_8814B(x) \ + (((x) & BIT_MASK_WLAN_RPT_TO_8814B) << BIT_SHIFT_WLAN_RPT_TO_8814B) +#define BITS_WLAN_RPT_TO_8814B \ + (BIT_MASK_WLAN_RPT_TO_8814B << BIT_SHIFT_WLAN_RPT_TO_8814B) +#define BIT_CLEAR_WLAN_RPT_TO_8814B(x) ((x) & (~BITS_WLAN_RPT_TO_8814B)) +#define BIT_GET_WLAN_RPT_TO_8814B(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_TO_8814B) & BIT_MASK_WLAN_RPT_TO_8814B) +#define BIT_SET_WLAN_RPT_TO_8814B(x, v) \ + (BIT_CLEAR_WLAN_RPT_TO_8814B(x) | BIT_WLAN_RPT_TO_8814B(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8814B */ + +#define BIT_SHIFT_ISOLATION_CHK_0_8814B 1 +#define BIT_MASK_ISOLATION_CHK_0_8814B 0x7fffff +#define BIT_ISOLATION_CHK_0_8814B(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_0_8814B) \ + << BIT_SHIFT_ISOLATION_CHK_0_8814B) +#define BITS_ISOLATION_CHK_0_8814B \ + (BIT_MASK_ISOLATION_CHK_0_8814B << BIT_SHIFT_ISOLATION_CHK_0_8814B) +#define BIT_CLEAR_ISOLATION_CHK_0_8814B(x) ((x) & (~BITS_ISOLATION_CHK_0_8814B)) +#define BIT_GET_ISOLATION_CHK_0_8814B(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_0_8814B) & \ + BIT_MASK_ISOLATION_CHK_0_8814B) +#define BIT_SET_ISOLATION_CHK_0_8814B(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_0_8814B(x) | BIT_ISOLATION_CHK_0_8814B(v)) + +#define BIT_ISOLATION_EN_8814B BIT(0) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8814B */ + +#define BIT_SHIFT_ISOLATION_CHK_1_8814B 0 +#define BIT_MASK_ISOLATION_CHK_1_8814B 0xffffffffL +#define BIT_ISOLATION_CHK_1_8814B(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_1_8814B) \ + << BIT_SHIFT_ISOLATION_CHK_1_8814B) +#define BITS_ISOLATION_CHK_1_8814B \ + (BIT_MASK_ISOLATION_CHK_1_8814B << BIT_SHIFT_ISOLATION_CHK_1_8814B) +#define BIT_CLEAR_ISOLATION_CHK_1_8814B(x) ((x) & (~BITS_ISOLATION_CHK_1_8814B)) +#define BIT_GET_ISOLATION_CHK_1_8814B(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_1_8814B) & \ + BIT_MASK_ISOLATION_CHK_1_8814B) +#define BIT_SET_ISOLATION_CHK_1_8814B(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_1_8814B(x) | BIT_ISOLATION_CHK_1_8814B(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8814B */ + +#define BIT_SHIFT_ISOLATION_CHK_2_8814B 0 +#define BIT_MASK_ISOLATION_CHK_2_8814B 0xffffff +#define BIT_ISOLATION_CHK_2_8814B(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_2_8814B) \ + << BIT_SHIFT_ISOLATION_CHK_2_8814B) +#define BITS_ISOLATION_CHK_2_8814B \ + (BIT_MASK_ISOLATION_CHK_2_8814B << BIT_SHIFT_ISOLATION_CHK_2_8814B) +#define BIT_CLEAR_ISOLATION_CHK_2_8814B(x) ((x) & (~BITS_ISOLATION_CHK_2_8814B)) +#define BIT_GET_ISOLATION_CHK_2_8814B(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_2_8814B) & \ + BIT_MASK_ISOLATION_CHK_2_8814B) +#define BIT_SET_ISOLATION_CHK_2_8814B(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_2_8814B(x) | BIT_ISOLATION_CHK_2_8814B(v)) + +/* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8814B */ +#define BIT_BT_HID_ISR_8814B BIT(7) +#define BIT_BT_QUERY_ISR_8814B BIT(6) +#define BIT_MAC_NULL_PKT_NOTIFY_ISR_8814B BIT(5) +#define BIT_WLAN_RPT_ISR_8814B BIT(4) +#define BIT_BT_POWER_ISR_8814B BIT(3) +#define BIT_BT_CHANNEL_ISR_8814B BIT(2) +#define BIT_BT_SLOT_CHANGE_ISR_8814B BIT(1) +#define BIT_BT_PROFILE_ISR_8814B BIT(0) + +/* 2 REG_BT_TDMA_TIME_REGISTER_8814B */ + +#define BIT_SHIFT_BT_TIME_8814B 6 +#define BIT_MASK_BT_TIME_8814B 0x3ffffff +#define BIT_BT_TIME_8814B(x) \ + (((x) & BIT_MASK_BT_TIME_8814B) << BIT_SHIFT_BT_TIME_8814B) +#define BITS_BT_TIME_8814B (BIT_MASK_BT_TIME_8814B << BIT_SHIFT_BT_TIME_8814B) +#define BIT_CLEAR_BT_TIME_8814B(x) ((x) & (~BITS_BT_TIME_8814B)) +#define BIT_GET_BT_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_BT_TIME_8814B) & BIT_MASK_BT_TIME_8814B) +#define BIT_SET_BT_TIME_8814B(x, v) \ + (BIT_CLEAR_BT_TIME_8814B(x) | BIT_BT_TIME_8814B(v)) + +#define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8814B 0 +#define BIT_MASK_BT_RPT_SAMPLE_RATE_8814B 0x3f +#define BIT_BT_RPT_SAMPLE_RATE_8814B(x) \ + (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8814B) \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8814B) +#define BITS_BT_RPT_SAMPLE_RATE_8814B \ + (BIT_MASK_BT_RPT_SAMPLE_RATE_8814B \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8814B) +#define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8814B(x) \ + ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8814B)) +#define BIT_GET_BT_RPT_SAMPLE_RATE_8814B(x) \ + (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8814B) & \ + BIT_MASK_BT_RPT_SAMPLE_RATE_8814B) +#define BIT_SET_BT_RPT_SAMPLE_RATE_8814B(x, v) \ + (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8814B(x) | \ + BIT_BT_RPT_SAMPLE_RATE_8814B(v)) + +/* 2 REG_BT_ACT_REGISTER_8814B */ + +#define BIT_SHIFT_BT_EISR_EN_8814B 16 +#define BIT_MASK_BT_EISR_EN_8814B 0xff +#define BIT_BT_EISR_EN_8814B(x) \ + (((x) & BIT_MASK_BT_EISR_EN_8814B) << BIT_SHIFT_BT_EISR_EN_8814B) +#define BITS_BT_EISR_EN_8814B \ + (BIT_MASK_BT_EISR_EN_8814B << BIT_SHIFT_BT_EISR_EN_8814B) +#define BIT_CLEAR_BT_EISR_EN_8814B(x) ((x) & (~BITS_BT_EISR_EN_8814B)) +#define BIT_GET_BT_EISR_EN_8814B(x) \ + (((x) >> BIT_SHIFT_BT_EISR_EN_8814B) & BIT_MASK_BT_EISR_EN_8814B) +#define BIT_SET_BT_EISR_EN_8814B(x, v) \ + (BIT_CLEAR_BT_EISR_EN_8814B(x) | BIT_BT_EISR_EN_8814B(v)) + +#define BIT_BT_ACT_FALLING_ISR_8814B BIT(10) +#define BIT_BT_ACT_RISING_ISR_8814B BIT(9) +#define BIT_TDMA_TO_ISR_8814B BIT(8) + +#define BIT_SHIFT_BT_CH_8814B 0 +#define BIT_MASK_BT_CH_8814B 0xff +#define BIT_BT_CH_8814B(x) \ + (((x) & BIT_MASK_BT_CH_8814B) << BIT_SHIFT_BT_CH_8814B) +#define BITS_BT_CH_8814B (BIT_MASK_BT_CH_8814B << BIT_SHIFT_BT_CH_8814B) +#define BIT_CLEAR_BT_CH_8814B(x) ((x) & (~BITS_BT_CH_8814B)) +#define BIT_GET_BT_CH_8814B(x) \ + (((x) >> BIT_SHIFT_BT_CH_8814B) & BIT_MASK_BT_CH_8814B) +#define BIT_SET_BT_CH_8814B(x, v) \ + (BIT_CLEAR_BT_CH_8814B(x) | BIT_BT_CH_8814B(v)) + +/* 2 REG_OBFF_CTRL_BASIC_8814B */ +#define BIT_OBFF_EN_V1_8814B BIT(31) + +#define BIT_SHIFT_OBFF_STATE_V1_8814B 28 +#define BIT_MASK_OBFF_STATE_V1_8814B 0x3 +#define BIT_OBFF_STATE_V1_8814B(x) \ + (((x) & BIT_MASK_OBFF_STATE_V1_8814B) << BIT_SHIFT_OBFF_STATE_V1_8814B) +#define BITS_OBFF_STATE_V1_8814B \ + (BIT_MASK_OBFF_STATE_V1_8814B << BIT_SHIFT_OBFF_STATE_V1_8814B) +#define BIT_CLEAR_OBFF_STATE_V1_8814B(x) ((x) & (~BITS_OBFF_STATE_V1_8814B)) +#define BIT_GET_OBFF_STATE_V1_8814B(x) \ + (((x) >> BIT_SHIFT_OBFF_STATE_V1_8814B) & BIT_MASK_OBFF_STATE_V1_8814B) +#define BIT_SET_OBFF_STATE_V1_8814B(x, v) \ + (BIT_CLEAR_OBFF_STATE_V1_8814B(x) | BIT_OBFF_STATE_V1_8814B(v)) + +#define BIT_OBFF_ACT_RXDMA_EN_8814B BIT(27) +#define BIT_OBFF_BLOCK_INT_EN_8814B BIT(26) +#define BIT_OBFF_AUTOACT_EN_8814B BIT(25) +#define BIT_OBFF_AUTOIDLE_EN_8814B BIT(24) + +#define BIT_SHIFT_WAKE_MAX_PLS_8814B 20 +#define BIT_MASK_WAKE_MAX_PLS_8814B 0x7 +#define BIT_WAKE_MAX_PLS_8814B(x) \ + (((x) & BIT_MASK_WAKE_MAX_PLS_8814B) << BIT_SHIFT_WAKE_MAX_PLS_8814B) +#define BITS_WAKE_MAX_PLS_8814B \ + (BIT_MASK_WAKE_MAX_PLS_8814B << BIT_SHIFT_WAKE_MAX_PLS_8814B) +#define BIT_CLEAR_WAKE_MAX_PLS_8814B(x) ((x) & (~BITS_WAKE_MAX_PLS_8814B)) +#define BIT_GET_WAKE_MAX_PLS_8814B(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_PLS_8814B) & BIT_MASK_WAKE_MAX_PLS_8814B) +#define BIT_SET_WAKE_MAX_PLS_8814B(x, v) \ + (BIT_CLEAR_WAKE_MAX_PLS_8814B(x) | BIT_WAKE_MAX_PLS_8814B(v)) + +#define BIT_SHIFT_WAKE_MIN_PLS_8814B 16 +#define BIT_MASK_WAKE_MIN_PLS_8814B 0x7 +#define BIT_WAKE_MIN_PLS_8814B(x) \ + (((x) & BIT_MASK_WAKE_MIN_PLS_8814B) << BIT_SHIFT_WAKE_MIN_PLS_8814B) +#define BITS_WAKE_MIN_PLS_8814B \ + (BIT_MASK_WAKE_MIN_PLS_8814B << BIT_SHIFT_WAKE_MIN_PLS_8814B) +#define BIT_CLEAR_WAKE_MIN_PLS_8814B(x) ((x) & (~BITS_WAKE_MIN_PLS_8814B)) +#define BIT_GET_WAKE_MIN_PLS_8814B(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_PLS_8814B) & BIT_MASK_WAKE_MIN_PLS_8814B) +#define BIT_SET_WAKE_MIN_PLS_8814B(x, v) \ + (BIT_CLEAR_WAKE_MIN_PLS_8814B(x) | BIT_WAKE_MIN_PLS_8814B(v)) + +#define BIT_SHIFT_WAKE_MAX_F2F_8814B 12 +#define BIT_MASK_WAKE_MAX_F2F_8814B 0x7 +#define BIT_WAKE_MAX_F2F_8814B(x) \ + (((x) & BIT_MASK_WAKE_MAX_F2F_8814B) << BIT_SHIFT_WAKE_MAX_F2F_8814B) +#define BITS_WAKE_MAX_F2F_8814B \ + (BIT_MASK_WAKE_MAX_F2F_8814B << BIT_SHIFT_WAKE_MAX_F2F_8814B) +#define BIT_CLEAR_WAKE_MAX_F2F_8814B(x) ((x) & (~BITS_WAKE_MAX_F2F_8814B)) +#define BIT_GET_WAKE_MAX_F2F_8814B(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_F2F_8814B) & BIT_MASK_WAKE_MAX_F2F_8814B) +#define BIT_SET_WAKE_MAX_F2F_8814B(x, v) \ + (BIT_CLEAR_WAKE_MAX_F2F_8814B(x) | BIT_WAKE_MAX_F2F_8814B(v)) + +#define BIT_SHIFT_WAKE_MIN_F2F_8814B 8 +#define BIT_MASK_WAKE_MIN_F2F_8814B 0x7 +#define BIT_WAKE_MIN_F2F_8814B(x) \ + (((x) & BIT_MASK_WAKE_MIN_F2F_8814B) << BIT_SHIFT_WAKE_MIN_F2F_8814B) +#define BITS_WAKE_MIN_F2F_8814B \ + (BIT_MASK_WAKE_MIN_F2F_8814B << BIT_SHIFT_WAKE_MIN_F2F_8814B) +#define BIT_CLEAR_WAKE_MIN_F2F_8814B(x) ((x) & (~BITS_WAKE_MIN_F2F_8814B)) +#define BIT_GET_WAKE_MIN_F2F_8814B(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_F2F_8814B) & BIT_MASK_WAKE_MIN_F2F_8814B) +#define BIT_SET_WAKE_MIN_F2F_8814B(x, v) \ + (BIT_CLEAR_WAKE_MIN_F2F_8814B(x) | BIT_WAKE_MIN_F2F_8814B(v)) + +#define BIT_APP_CPU_ACT_V1_8814B BIT(3) +#define BIT_APP_OBFF_V1_8814B BIT(2) +#define BIT_APP_IDLE_V1_8814B BIT(1) +#define BIT_APP_INIT_V1_8814B BIT(0) + +/* 2 REG_OBFF_CTRL2_TIMER_8814B */ + +#define BIT_SHIFT_RX_HIGH_TIMER_IDX_8814B 24 +#define BIT_MASK_RX_HIGH_TIMER_IDX_8814B 0x7 +#define BIT_RX_HIGH_TIMER_IDX_8814B(x) \ + (((x) & BIT_MASK_RX_HIGH_TIMER_IDX_8814B) \ + << BIT_SHIFT_RX_HIGH_TIMER_IDX_8814B) +#define BITS_RX_HIGH_TIMER_IDX_8814B \ + (BIT_MASK_RX_HIGH_TIMER_IDX_8814B << BIT_SHIFT_RX_HIGH_TIMER_IDX_8814B) +#define BIT_CLEAR_RX_HIGH_TIMER_IDX_8814B(x) \ + ((x) & (~BITS_RX_HIGH_TIMER_IDX_8814B)) +#define BIT_GET_RX_HIGH_TIMER_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX_8814B) & \ + BIT_MASK_RX_HIGH_TIMER_IDX_8814B) +#define BIT_SET_RX_HIGH_TIMER_IDX_8814B(x, v) \ + (BIT_CLEAR_RX_HIGH_TIMER_IDX_8814B(x) | BIT_RX_HIGH_TIMER_IDX_8814B(v)) + +#define BIT_SHIFT_RX_MED_TIMER_IDX_8814B 16 +#define BIT_MASK_RX_MED_TIMER_IDX_8814B 0x7 +#define BIT_RX_MED_TIMER_IDX_8814B(x) \ + (((x) & BIT_MASK_RX_MED_TIMER_IDX_8814B) \ + << BIT_SHIFT_RX_MED_TIMER_IDX_8814B) +#define BITS_RX_MED_TIMER_IDX_8814B \ + (BIT_MASK_RX_MED_TIMER_IDX_8814B << BIT_SHIFT_RX_MED_TIMER_IDX_8814B) +#define BIT_CLEAR_RX_MED_TIMER_IDX_8814B(x) \ + ((x) & (~BITS_RX_MED_TIMER_IDX_8814B)) +#define BIT_GET_RX_MED_TIMER_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX_8814B) & \ + BIT_MASK_RX_MED_TIMER_IDX_8814B) +#define BIT_SET_RX_MED_TIMER_IDX_8814B(x, v) \ + (BIT_CLEAR_RX_MED_TIMER_IDX_8814B(x) | BIT_RX_MED_TIMER_IDX_8814B(v)) + +#define BIT_SHIFT_RX_LOW_TIMER_IDX_8814B 8 +#define BIT_MASK_RX_LOW_TIMER_IDX_8814B 0x7 +#define BIT_RX_LOW_TIMER_IDX_8814B(x) \ + (((x) & BIT_MASK_RX_LOW_TIMER_IDX_8814B) \ + << BIT_SHIFT_RX_LOW_TIMER_IDX_8814B) +#define BITS_RX_LOW_TIMER_IDX_8814B \ + (BIT_MASK_RX_LOW_TIMER_IDX_8814B << BIT_SHIFT_RX_LOW_TIMER_IDX_8814B) +#define BIT_CLEAR_RX_LOW_TIMER_IDX_8814B(x) \ + ((x) & (~BITS_RX_LOW_TIMER_IDX_8814B)) +#define BIT_GET_RX_LOW_TIMER_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX_8814B) & \ + BIT_MASK_RX_LOW_TIMER_IDX_8814B) +#define BIT_SET_RX_LOW_TIMER_IDX_8814B(x, v) \ + (BIT_CLEAR_RX_LOW_TIMER_IDX_8814B(x) | BIT_RX_LOW_TIMER_IDX_8814B(v)) + +#define BIT_SHIFT_OBFF_INT_TIMER_IDX_8814B 0 +#define BIT_MASK_OBFF_INT_TIMER_IDX_8814B 0x7 +#define BIT_OBFF_INT_TIMER_IDX_8814B(x) \ + (((x) & BIT_MASK_OBFF_INT_TIMER_IDX_8814B) \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8814B) +#define BITS_OBFF_INT_TIMER_IDX_8814B \ + (BIT_MASK_OBFF_INT_TIMER_IDX_8814B \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8814B) +#define BIT_CLEAR_OBFF_INT_TIMER_IDX_8814B(x) \ + ((x) & (~BITS_OBFF_INT_TIMER_IDX_8814B)) +#define BIT_GET_OBFF_INT_TIMER_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX_8814B) & \ + BIT_MASK_OBFF_INT_TIMER_IDX_8814B) +#define BIT_SET_OBFF_INT_TIMER_IDX_8814B(x, v) \ + (BIT_CLEAR_OBFF_INT_TIMER_IDX_8814B(x) | \ + BIT_OBFF_INT_TIMER_IDX_8814B(v)) + +/* 2 REG_LTR_CTRL_BASIC_8814B */ +#define BIT_LTR_EN_V1_8814B BIT(31) +#define BIT_LTR_HW_EN_V1_8814B BIT(30) +#define BIT_LRT_ACT_CTS_EN_8814B BIT(29) +#define BIT_LTR_ACT_RXPKT_EN_8814B BIT(28) +#define BIT_LTR_ACT_RXDMA_EN_8814B BIT(27) +#define BIT_LTR_IDLE_NO_SNOOP_8814B BIT(26) +#define BIT_SPDUP_MGTPKT_8814B BIT(25) +#define BIT_RX_AGG_EN_8814B BIT(24) +#define BIT_APP_LTR_ACT_8814B BIT(23) +#define BIT_APP_LTR_IDLE_8814B BIT(22) + +#define BIT_SHIFT_HIGH_RATE_TRIG_SEL_8814B 20 +#define BIT_MASK_HIGH_RATE_TRIG_SEL_8814B 0x3 +#define BIT_HIGH_RATE_TRIG_SEL_8814B(x) \ + (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL_8814B) \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8814B) +#define BITS_HIGH_RATE_TRIG_SEL_8814B \ + (BIT_MASK_HIGH_RATE_TRIG_SEL_8814B \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8814B) +#define BIT_CLEAR_HIGH_RATE_TRIG_SEL_8814B(x) \ + ((x) & (~BITS_HIGH_RATE_TRIG_SEL_8814B)) +#define BIT_GET_HIGH_RATE_TRIG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL_8814B) & \ + BIT_MASK_HIGH_RATE_TRIG_SEL_8814B) +#define BIT_SET_HIGH_RATE_TRIG_SEL_8814B(x, v) \ + (BIT_CLEAR_HIGH_RATE_TRIG_SEL_8814B(x) | \ + BIT_HIGH_RATE_TRIG_SEL_8814B(v)) + +#define BIT_SHIFT_MED_RATE_TRIG_SEL_8814B 18 +#define BIT_MASK_MED_RATE_TRIG_SEL_8814B 0x3 +#define BIT_MED_RATE_TRIG_SEL_8814B(x) \ + (((x) & BIT_MASK_MED_RATE_TRIG_SEL_8814B) \ + << BIT_SHIFT_MED_RATE_TRIG_SEL_8814B) +#define BITS_MED_RATE_TRIG_SEL_8814B \ + (BIT_MASK_MED_RATE_TRIG_SEL_8814B << BIT_SHIFT_MED_RATE_TRIG_SEL_8814B) +#define BIT_CLEAR_MED_RATE_TRIG_SEL_8814B(x) \ + ((x) & (~BITS_MED_RATE_TRIG_SEL_8814B)) +#define BIT_GET_MED_RATE_TRIG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL_8814B) & \ + BIT_MASK_MED_RATE_TRIG_SEL_8814B) +#define BIT_SET_MED_RATE_TRIG_SEL_8814B(x, v) \ + (BIT_CLEAR_MED_RATE_TRIG_SEL_8814B(x) | BIT_MED_RATE_TRIG_SEL_8814B(v)) + +#define BIT_SHIFT_LOW_RATE_TRIG_SEL_8814B 16 +#define BIT_MASK_LOW_RATE_TRIG_SEL_8814B 0x3 +#define BIT_LOW_RATE_TRIG_SEL_8814B(x) \ + (((x) & BIT_MASK_LOW_RATE_TRIG_SEL_8814B) \ + << BIT_SHIFT_LOW_RATE_TRIG_SEL_8814B) +#define BITS_LOW_RATE_TRIG_SEL_8814B \ + (BIT_MASK_LOW_RATE_TRIG_SEL_8814B << BIT_SHIFT_LOW_RATE_TRIG_SEL_8814B) +#define BIT_CLEAR_LOW_RATE_TRIG_SEL_8814B(x) \ + ((x) & (~BITS_LOW_RATE_TRIG_SEL_8814B)) +#define BIT_GET_LOW_RATE_TRIG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL_8814B) & \ + BIT_MASK_LOW_RATE_TRIG_SEL_8814B) +#define BIT_SET_LOW_RATE_TRIG_SEL_8814B(x, v) \ + (BIT_CLEAR_LOW_RATE_TRIG_SEL_8814B(x) | BIT_LOW_RATE_TRIG_SEL_8814B(v)) + +#define BIT_SHIFT_HIGH_RATE_BD_IDX_8814B 8 +#define BIT_MASK_HIGH_RATE_BD_IDX_8814B 0x7f +#define BIT_HIGH_RATE_BD_IDX_8814B(x) \ + (((x) & BIT_MASK_HIGH_RATE_BD_IDX_8814B) \ + << BIT_SHIFT_HIGH_RATE_BD_IDX_8814B) +#define BITS_HIGH_RATE_BD_IDX_8814B \ + (BIT_MASK_HIGH_RATE_BD_IDX_8814B << BIT_SHIFT_HIGH_RATE_BD_IDX_8814B) +#define BIT_CLEAR_HIGH_RATE_BD_IDX_8814B(x) \ + ((x) & (~BITS_HIGH_RATE_BD_IDX_8814B)) +#define BIT_GET_HIGH_RATE_BD_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX_8814B) & \ + BIT_MASK_HIGH_RATE_BD_IDX_8814B) +#define BIT_SET_HIGH_RATE_BD_IDX_8814B(x, v) \ + (BIT_CLEAR_HIGH_RATE_BD_IDX_8814B(x) | BIT_HIGH_RATE_BD_IDX_8814B(v)) + +#define BIT_SHIFT_LOW_RATE_BD_IDX_8814B 0 +#define BIT_MASK_LOW_RATE_BD_IDX_8814B 0x7f +#define BIT_LOW_RATE_BD_IDX_8814B(x) \ + (((x) & BIT_MASK_LOW_RATE_BD_IDX_8814B) \ + << BIT_SHIFT_LOW_RATE_BD_IDX_8814B) +#define BITS_LOW_RATE_BD_IDX_8814B \ + (BIT_MASK_LOW_RATE_BD_IDX_8814B << BIT_SHIFT_LOW_RATE_BD_IDX_8814B) +#define BIT_CLEAR_LOW_RATE_BD_IDX_8814B(x) ((x) & (~BITS_LOW_RATE_BD_IDX_8814B)) +#define BIT_GET_LOW_RATE_BD_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX_8814B) & \ + BIT_MASK_LOW_RATE_BD_IDX_8814B) +#define BIT_SET_LOW_RATE_BD_IDX_8814B(x, v) \ + (BIT_CLEAR_LOW_RATE_BD_IDX_8814B(x) | BIT_LOW_RATE_BD_IDX_8814B(v)) + +/* 2 REG_LTR_CTRL2_TIMER_THRESHOLD_8814B */ + +#define BIT_SHIFT_RX_EMPTY_TIMER_IDX_8814B 24 +#define BIT_MASK_RX_EMPTY_TIMER_IDX_8814B 0x7 +#define BIT_RX_EMPTY_TIMER_IDX_8814B(x) \ + (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX_8814B) \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8814B) +#define BITS_RX_EMPTY_TIMER_IDX_8814B \ + (BIT_MASK_RX_EMPTY_TIMER_IDX_8814B \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8814B) +#define BIT_CLEAR_RX_EMPTY_TIMER_IDX_8814B(x) \ + ((x) & (~BITS_RX_EMPTY_TIMER_IDX_8814B)) +#define BIT_GET_RX_EMPTY_TIMER_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX_8814B) & \ + BIT_MASK_RX_EMPTY_TIMER_IDX_8814B) +#define BIT_SET_RX_EMPTY_TIMER_IDX_8814B(x, v) \ + (BIT_CLEAR_RX_EMPTY_TIMER_IDX_8814B(x) | \ + BIT_RX_EMPTY_TIMER_IDX_8814B(v)) + +#define BIT_SHIFT_RX_AFULL_TH_IDX_8814B 20 +#define BIT_MASK_RX_AFULL_TH_IDX_8814B 0x7 +#define BIT_RX_AFULL_TH_IDX_8814B(x) \ + (((x) & BIT_MASK_RX_AFULL_TH_IDX_8814B) \ + << BIT_SHIFT_RX_AFULL_TH_IDX_8814B) +#define BITS_RX_AFULL_TH_IDX_8814B \ + (BIT_MASK_RX_AFULL_TH_IDX_8814B << BIT_SHIFT_RX_AFULL_TH_IDX_8814B) +#define BIT_CLEAR_RX_AFULL_TH_IDX_8814B(x) ((x) & (~BITS_RX_AFULL_TH_IDX_8814B)) +#define BIT_GET_RX_AFULL_TH_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX_8814B) & \ + BIT_MASK_RX_AFULL_TH_IDX_8814B) +#define BIT_SET_RX_AFULL_TH_IDX_8814B(x, v) \ + (BIT_CLEAR_RX_AFULL_TH_IDX_8814B(x) | BIT_RX_AFULL_TH_IDX_8814B(v)) + +#define BIT_SHIFT_RX_HIGH_TH_IDX_8814B 16 +#define BIT_MASK_RX_HIGH_TH_IDX_8814B 0x7 +#define BIT_RX_HIGH_TH_IDX_8814B(x) \ + (((x) & BIT_MASK_RX_HIGH_TH_IDX_8814B) \ + << BIT_SHIFT_RX_HIGH_TH_IDX_8814B) +#define BITS_RX_HIGH_TH_IDX_8814B \ + (BIT_MASK_RX_HIGH_TH_IDX_8814B << BIT_SHIFT_RX_HIGH_TH_IDX_8814B) +#define BIT_CLEAR_RX_HIGH_TH_IDX_8814B(x) ((x) & (~BITS_RX_HIGH_TH_IDX_8814B)) +#define BIT_GET_RX_HIGH_TH_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX_8814B) & \ + BIT_MASK_RX_HIGH_TH_IDX_8814B) +#define BIT_SET_RX_HIGH_TH_IDX_8814B(x, v) \ + (BIT_CLEAR_RX_HIGH_TH_IDX_8814B(x) | BIT_RX_HIGH_TH_IDX_8814B(v)) + +#define BIT_SHIFT_RX_MED_TH_IDX_8814B 12 +#define BIT_MASK_RX_MED_TH_IDX_8814B 0x7 +#define BIT_RX_MED_TH_IDX_8814B(x) \ + (((x) & BIT_MASK_RX_MED_TH_IDX_8814B) << BIT_SHIFT_RX_MED_TH_IDX_8814B) +#define BITS_RX_MED_TH_IDX_8814B \ + (BIT_MASK_RX_MED_TH_IDX_8814B << BIT_SHIFT_RX_MED_TH_IDX_8814B) +#define BIT_CLEAR_RX_MED_TH_IDX_8814B(x) ((x) & (~BITS_RX_MED_TH_IDX_8814B)) +#define BIT_GET_RX_MED_TH_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_RX_MED_TH_IDX_8814B) & BIT_MASK_RX_MED_TH_IDX_8814B) +#define BIT_SET_RX_MED_TH_IDX_8814B(x, v) \ + (BIT_CLEAR_RX_MED_TH_IDX_8814B(x) | BIT_RX_MED_TH_IDX_8814B(v)) + +#define BIT_SHIFT_RX_LOW_TH_IDX_8814B 8 +#define BIT_MASK_RX_LOW_TH_IDX_8814B 0x7 +#define BIT_RX_LOW_TH_IDX_8814B(x) \ + (((x) & BIT_MASK_RX_LOW_TH_IDX_8814B) << BIT_SHIFT_RX_LOW_TH_IDX_8814B) +#define BITS_RX_LOW_TH_IDX_8814B \ + (BIT_MASK_RX_LOW_TH_IDX_8814B << BIT_SHIFT_RX_LOW_TH_IDX_8814B) +#define BIT_CLEAR_RX_LOW_TH_IDX_8814B(x) ((x) & (~BITS_RX_LOW_TH_IDX_8814B)) +#define BIT_GET_RX_LOW_TH_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TH_IDX_8814B) & BIT_MASK_RX_LOW_TH_IDX_8814B) +#define BIT_SET_RX_LOW_TH_IDX_8814B(x, v) \ + (BIT_CLEAR_RX_LOW_TH_IDX_8814B(x) | BIT_RX_LOW_TH_IDX_8814B(v)) + +#define BIT_SHIFT_LTR_SPACE_IDX_8814B 4 +#define BIT_MASK_LTR_SPACE_IDX_8814B 0x3 +#define BIT_LTR_SPACE_IDX_8814B(x) \ + (((x) & BIT_MASK_LTR_SPACE_IDX_8814B) << BIT_SHIFT_LTR_SPACE_IDX_8814B) +#define BITS_LTR_SPACE_IDX_8814B \ + (BIT_MASK_LTR_SPACE_IDX_8814B << BIT_SHIFT_LTR_SPACE_IDX_8814B) +#define BIT_CLEAR_LTR_SPACE_IDX_8814B(x) ((x) & (~BITS_LTR_SPACE_IDX_8814B)) +#define BIT_GET_LTR_SPACE_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_LTR_SPACE_IDX_8814B) & BIT_MASK_LTR_SPACE_IDX_8814B) +#define BIT_SET_LTR_SPACE_IDX_8814B(x, v) \ + (BIT_CLEAR_LTR_SPACE_IDX_8814B(x) | BIT_LTR_SPACE_IDX_8814B(v)) + +#define BIT_SHIFT_LTR_IDLE_TIMER_IDX_8814B 0 +#define BIT_MASK_LTR_IDLE_TIMER_IDX_8814B 0x7 +#define BIT_LTR_IDLE_TIMER_IDX_8814B(x) \ + (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX_8814B) \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8814B) +#define BITS_LTR_IDLE_TIMER_IDX_8814B \ + (BIT_MASK_LTR_IDLE_TIMER_IDX_8814B \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8814B) +#define BIT_CLEAR_LTR_IDLE_TIMER_IDX_8814B(x) \ + ((x) & (~BITS_LTR_IDLE_TIMER_IDX_8814B)) +#define BIT_GET_LTR_IDLE_TIMER_IDX_8814B(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX_8814B) & \ + BIT_MASK_LTR_IDLE_TIMER_IDX_8814B) +#define BIT_SET_LTR_IDLE_TIMER_IDX_8814B(x, v) \ + (BIT_CLEAR_LTR_IDLE_TIMER_IDX_8814B(x) | \ + BIT_LTR_IDLE_TIMER_IDX_8814B(v)) + +/* 2 REG_LTR_IDLE_LATENCY_V1_8814B */ + +#define BIT_SHIFT_LTR_IDLE_L_8814B 0 +#define BIT_MASK_LTR_IDLE_L_8814B 0xffffffffL +#define BIT_LTR_IDLE_L_8814B(x) \ + (((x) & BIT_MASK_LTR_IDLE_L_8814B) << BIT_SHIFT_LTR_IDLE_L_8814B) +#define BITS_LTR_IDLE_L_8814B \ + (BIT_MASK_LTR_IDLE_L_8814B << BIT_SHIFT_LTR_IDLE_L_8814B) +#define BIT_CLEAR_LTR_IDLE_L_8814B(x) ((x) & (~BITS_LTR_IDLE_L_8814B)) +#define BIT_GET_LTR_IDLE_L_8814B(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_L_8814B) & BIT_MASK_LTR_IDLE_L_8814B) +#define BIT_SET_LTR_IDLE_L_8814B(x, v) \ + (BIT_CLEAR_LTR_IDLE_L_8814B(x) | BIT_LTR_IDLE_L_8814B(v)) + +/* 2 REG_LTR_ACTIVE_LATENCY_V1_8814B */ + +#define BIT_SHIFT_LTR_ACT_L_8814B 0 +#define BIT_MASK_LTR_ACT_L_8814B 0xffffffffL +#define BIT_LTR_ACT_L_8814B(x) \ + (((x) & BIT_MASK_LTR_ACT_L_8814B) << BIT_SHIFT_LTR_ACT_L_8814B) +#define BITS_LTR_ACT_L_8814B \ + (BIT_MASK_LTR_ACT_L_8814B << BIT_SHIFT_LTR_ACT_L_8814B) +#define BIT_CLEAR_LTR_ACT_L_8814B(x) ((x) & (~BITS_LTR_ACT_L_8814B)) +#define BIT_GET_LTR_ACT_L_8814B(x) \ + (((x) >> BIT_SHIFT_LTR_ACT_L_8814B) & BIT_MASK_LTR_ACT_L_8814B) +#define BIT_SET_LTR_ACT_L_8814B(x, v) \ + (BIT_CLEAR_LTR_ACT_L_8814B(x) | BIT_LTR_ACT_L_8814B(v)) + +#define BIT_SHIFT_ANT_ADDR2_1_8814B 0 +#define BIT_MASK_ANT_ADDR2_1_8814B 0xffffffffL +#define BIT_ANT_ADDR2_1_8814B(x) \ + (((x) & BIT_MASK_ANT_ADDR2_1_8814B) << BIT_SHIFT_ANT_ADDR2_1_8814B) +#define BITS_ANT_ADDR2_1_8814B \ + (BIT_MASK_ANT_ADDR2_1_8814B << BIT_SHIFT_ANT_ADDR2_1_8814B) +#define BIT_CLEAR_ANT_ADDR2_1_8814B(x) ((x) & (~BITS_ANT_ADDR2_1_8814B)) +#define BIT_GET_ANT_ADDR2_1_8814B(x) \ + (((x) >> BIT_SHIFT_ANT_ADDR2_1_8814B) & BIT_MASK_ANT_ADDR2_1_8814B) +#define BIT_SET_ANT_ADDR2_1_8814B(x, v) \ + (BIT_CLEAR_ANT_ADDR2_1_8814B(x) | BIT_ANT_ADDR2_1_8814B(v)) + +/* 2 REG_SMART_ANT_CTRL_8814B */ +#define BIT_ANTTRN_SWITCH_8814B BIT(19) +#define BIT_APPEND_MACID_IN_RESP_EN_1_8814B BIT(18) +#define BIT_ADDR2_MATCH_EN_1_8814B BIT(17) +#define BIT_ANTTRN_EN_1_8814B BIT(16) + +#define BIT_SHIFT_ANT_ADDR2_2_8814B 0 +#define BIT_MASK_ANT_ADDR2_2_8814B 0xffff +#define BIT_ANT_ADDR2_2_8814B(x) \ + (((x) & BIT_MASK_ANT_ADDR2_2_8814B) << BIT_SHIFT_ANT_ADDR2_2_8814B) +#define BITS_ANT_ADDR2_2_8814B \ + (BIT_MASK_ANT_ADDR2_2_8814B << BIT_SHIFT_ANT_ADDR2_2_8814B) +#define BIT_CLEAR_ANT_ADDR2_2_8814B(x) ((x) & (~BITS_ANT_ADDR2_2_8814B)) +#define BIT_GET_ANT_ADDR2_2_8814B(x) \ + (((x) >> BIT_SHIFT_ANT_ADDR2_2_8814B) & BIT_MASK_ANT_ADDR2_2_8814B) +#define BIT_SET_ANT_ADDR2_2_8814B(x, v) \ + (BIT_CLEAR_ANT_ADDR2_2_8814B(x) | BIT_ANT_ADDR2_2_8814B(v)) + +/* 2 REG_CONTROL_FRAME_REPORT_8814B */ + +#define BIT_SHIFT_CONTROL_FRAME_REPORT_8814B 0 +#define BIT_MASK_CONTROL_FRAME_REPORT_8814B 0xffffffffL +#define BIT_CONTROL_FRAME_REPORT_8814B(x) \ + (((x) & BIT_MASK_CONTROL_FRAME_REPORT_8814B) \ + << BIT_SHIFT_CONTROL_FRAME_REPORT_8814B) +#define BITS_CONTROL_FRAME_REPORT_8814B \ + (BIT_MASK_CONTROL_FRAME_REPORT_8814B \ + << BIT_SHIFT_CONTROL_FRAME_REPORT_8814B) +#define BIT_CLEAR_CONTROL_FRAME_REPORT_8814B(x) \ + ((x) & (~BITS_CONTROL_FRAME_REPORT_8814B)) +#define BIT_GET_CONTROL_FRAME_REPORT_8814B(x) \ + (((x) >> BIT_SHIFT_CONTROL_FRAME_REPORT_8814B) & \ + BIT_MASK_CONTROL_FRAME_REPORT_8814B) +#define BIT_SET_CONTROL_FRAME_REPORT_8814B(x, v) \ + (BIT_CLEAR_CONTROL_FRAME_REPORT_8814B(x) | \ + BIT_CONTROL_FRAME_REPORT_8814B(v)) + +/* 2 REG_CONTROL_FRAME_CNT_CTRL_8814B */ +#define BIT_ALLCNTRST_8814B BIT(9) +#define BIT__ALLCNTEN_8814B BIT(8) + +#define BIT_SHIFT_ADDR_8814B 4 +#define BIT_MASK_ADDR_8814B 0xf +#define BIT_ADDR_8814B(x) (((x) & BIT_MASK_ADDR_8814B) << BIT_SHIFT_ADDR_8814B) +#define BITS_ADDR_8814B (BIT_MASK_ADDR_8814B << BIT_SHIFT_ADDR_8814B) +#define BIT_CLEAR_ADDR_8814B(x) ((x) & (~BITS_ADDR_8814B)) +#define BIT_GET_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_ADDR_8814B) & BIT_MASK_ADDR_8814B) +#define BIT_SET_ADDR_8814B(x, v) (BIT_CLEAR_ADDR_8814B(x) | BIT_ADDR_8814B(v)) + +#define BIT_SHIFT_CTRL_SEL_8814B 0 +#define BIT_MASK_CTRL_SEL_8814B 0xf +#define BIT_CTRL_SEL_8814B(x) \ + (((x) & BIT_MASK_CTRL_SEL_8814B) << BIT_SHIFT_CTRL_SEL_8814B) +#define BITS_CTRL_SEL_8814B \ + (BIT_MASK_CTRL_SEL_8814B << BIT_SHIFT_CTRL_SEL_8814B) +#define BIT_CLEAR_CTRL_SEL_8814B(x) ((x) & (~BITS_CTRL_SEL_8814B)) +#define BIT_GET_CTRL_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_CTRL_SEL_8814B) & BIT_MASK_CTRL_SEL_8814B) +#define BIT_SET_CTRL_SEL_8814B(x, v) \ + (BIT_CLEAR_CTRL_SEL_8814B(x) | BIT_CTRL_SEL_8814B(v)) + +/* 2 REG_IQ_DUMP_8814B */ + +#define BIT_SHIFT_DUMP_OK_ADDR_8814B 16 +#define BIT_MASK_DUMP_OK_ADDR_8814B 0xffff +#define BIT_DUMP_OK_ADDR_8814B(x) \ + (((x) & BIT_MASK_DUMP_OK_ADDR_8814B) << BIT_SHIFT_DUMP_OK_ADDR_8814B) +#define BITS_DUMP_OK_ADDR_8814B \ + (BIT_MASK_DUMP_OK_ADDR_8814B << BIT_SHIFT_DUMP_OK_ADDR_8814B) +#define BIT_CLEAR_DUMP_OK_ADDR_8814B(x) ((x) & (~BITS_DUMP_OK_ADDR_8814B)) +#define BIT_GET_DUMP_OK_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_DUMP_OK_ADDR_8814B) & BIT_MASK_DUMP_OK_ADDR_8814B) +#define BIT_SET_DUMP_OK_ADDR_8814B(x, v) \ + (BIT_CLEAR_DUMP_OK_ADDR_8814B(x) | BIT_DUMP_OK_ADDR_8814B(v)) + +#define BIT_SHIFT_R_TRIG_TIME_SEL_8814B 8 +#define BIT_MASK_R_TRIG_TIME_SEL_8814B 0x7f +#define BIT_R_TRIG_TIME_SEL_8814B(x) \ + (((x) & BIT_MASK_R_TRIG_TIME_SEL_8814B) \ + << BIT_SHIFT_R_TRIG_TIME_SEL_8814B) +#define BITS_R_TRIG_TIME_SEL_8814B \ + (BIT_MASK_R_TRIG_TIME_SEL_8814B << BIT_SHIFT_R_TRIG_TIME_SEL_8814B) +#define BIT_CLEAR_R_TRIG_TIME_SEL_8814B(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8814B)) +#define BIT_GET_R_TRIG_TIME_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8814B) & \ + BIT_MASK_R_TRIG_TIME_SEL_8814B) +#define BIT_SET_R_TRIG_TIME_SEL_8814B(x, v) \ + (BIT_CLEAR_R_TRIG_TIME_SEL_8814B(x) | BIT_R_TRIG_TIME_SEL_8814B(v)) + +#define BIT_SHIFT_R_MAC_TRIG_SEL_8814B 6 +#define BIT_MASK_R_MAC_TRIG_SEL_8814B 0x3 +#define BIT_R_MAC_TRIG_SEL_8814B(x) \ + (((x) & BIT_MASK_R_MAC_TRIG_SEL_8814B) \ + << BIT_SHIFT_R_MAC_TRIG_SEL_8814B) +#define BITS_R_MAC_TRIG_SEL_8814B \ + (BIT_MASK_R_MAC_TRIG_SEL_8814B << BIT_SHIFT_R_MAC_TRIG_SEL_8814B) +#define BIT_CLEAR_R_MAC_TRIG_SEL_8814B(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8814B)) +#define BIT_GET_R_MAC_TRIG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8814B) & \ + BIT_MASK_R_MAC_TRIG_SEL_8814B) +#define BIT_SET_R_MAC_TRIG_SEL_8814B(x, v) \ + (BIT_CLEAR_R_MAC_TRIG_SEL_8814B(x) | BIT_R_MAC_TRIG_SEL_8814B(v)) + +#define BIT_MAC_TRIG_REG_8814B BIT(5) + +#define BIT_SHIFT_R_LEVEL_PULSE_SEL_8814B 3 +#define BIT_MASK_R_LEVEL_PULSE_SEL_8814B 0x3 +#define BIT_R_LEVEL_PULSE_SEL_8814B(x) \ + (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8814B) \ + << BIT_SHIFT_R_LEVEL_PULSE_SEL_8814B) +#define BITS_R_LEVEL_PULSE_SEL_8814B \ + (BIT_MASK_R_LEVEL_PULSE_SEL_8814B << BIT_SHIFT_R_LEVEL_PULSE_SEL_8814B) +#define BIT_CLEAR_R_LEVEL_PULSE_SEL_8814B(x) \ + ((x) & (~BITS_R_LEVEL_PULSE_SEL_8814B)) +#define BIT_GET_R_LEVEL_PULSE_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8814B) & \ + BIT_MASK_R_LEVEL_PULSE_SEL_8814B) +#define BIT_SET_R_LEVEL_PULSE_SEL_8814B(x, v) \ + (BIT_CLEAR_R_LEVEL_PULSE_SEL_8814B(x) | BIT_R_LEVEL_PULSE_SEL_8814B(v)) + +#define BIT_EN_LA_MAC_8814B BIT(2) +#define BIT_R_EN_IQDUMP_8814B BIT(1) +#define BIT_R_IQDATA_DUMP_8814B BIT(0) + +/* 2 REG_IQ_DUMP_1_8814B */ + +#define BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8814B 0 +#define BIT_MASK_R_WMAC_MASK_LA_MAC_1_8814B 0xffffffffL +#define BIT_R_WMAC_MASK_LA_MAC_1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_1_8814B) \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8814B) +#define BITS_R_WMAC_MASK_LA_MAC_1_8814B \ + (BIT_MASK_R_WMAC_MASK_LA_MAC_1_8814B \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8814B) +#define BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8814B(x) \ + ((x) & (~BITS_R_WMAC_MASK_LA_MAC_1_8814B)) +#define BIT_GET_R_WMAC_MASK_LA_MAC_1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8814B) & \ + BIT_MASK_R_WMAC_MASK_LA_MAC_1_8814B) +#define BIT_SET_R_WMAC_MASK_LA_MAC_1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8814B(x) | \ + BIT_R_WMAC_MASK_LA_MAC_1_8814B(v)) + +/* 2 REG_IQ_DUMP_2_8814B */ + +#define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8814B 0 +#define BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8814B 0xffffffffL +#define BIT_R_WMAC_MATCH_REF_MAC_2_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8814B) \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8814B) +#define BITS_R_WMAC_MATCH_REF_MAC_2_8814B \ + (BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8814B \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8814B) +#define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8814B(x) \ + ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_2_8814B)) +#define BIT_GET_R_WMAC_MATCH_REF_MAC_2_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8814B) & \ + BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8814B) +#define BIT_SET_R_WMAC_MATCH_REF_MAC_2_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8814B(x) | \ + BIT_R_WMAC_MATCH_REF_MAC_2_8814B(v)) + +/* 2 REG_WMAC_FTM_CTL_8814B */ +#define BIT_RXFTM_TXACK_SC_8814B BIT(6) +#define BIT_RXFTM_TXACK_BW_8814B BIT(5) +#define BIT_RXFTM_EN_8814B BIT(3) +#define BIT_RXFTMREQ_BYDRV_8814B BIT(2) +#define BIT_RXFTMREQ_EN_8814B BIT(1) +#define BIT_FTM_EN_8814B BIT(0) + +/* 2 REG_WMAC_IQ_MDPK_FUNC_8814B */ + +/* 2 REG_WMAC_OPTION_FUNCTION_8814B */ + +#define BIT_SHIFT_R_OFDM_LEN_8814B 26 +#define BIT_MASK_R_OFDM_LEN_8814B 0x3f +#define BIT_R_OFDM_LEN_8814B(x) \ + (((x) & BIT_MASK_R_OFDM_LEN_8814B) << BIT_SHIFT_R_OFDM_LEN_8814B) +#define BITS_R_OFDM_LEN_8814B \ + (BIT_MASK_R_OFDM_LEN_8814B << BIT_SHIFT_R_OFDM_LEN_8814B) +#define BIT_CLEAR_R_OFDM_LEN_8814B(x) ((x) & (~BITS_R_OFDM_LEN_8814B)) +#define BIT_GET_R_OFDM_LEN_8814B(x) \ + (((x) >> BIT_SHIFT_R_OFDM_LEN_8814B) & BIT_MASK_R_OFDM_LEN_8814B) +#define BIT_SET_R_OFDM_LEN_8814B(x, v) \ + (BIT_CLEAR_R_OFDM_LEN_8814B(x) | BIT_R_OFDM_LEN_8814B(v)) + +#define BIT_SHIFT_R_CCK_LEN_8814B 0 +#define BIT_MASK_R_CCK_LEN_8814B 0xffff +#define BIT_R_CCK_LEN_8814B(x) \ + (((x) & BIT_MASK_R_CCK_LEN_8814B) << BIT_SHIFT_R_CCK_LEN_8814B) +#define BITS_R_CCK_LEN_8814B \ + (BIT_MASK_R_CCK_LEN_8814B << BIT_SHIFT_R_CCK_LEN_8814B) +#define BIT_CLEAR_R_CCK_LEN_8814B(x) ((x) & (~BITS_R_CCK_LEN_8814B)) +#define BIT_GET_R_CCK_LEN_8814B(x) \ + (((x) >> BIT_SHIFT_R_CCK_LEN_8814B) & BIT_MASK_R_CCK_LEN_8814B) +#define BIT_SET_R_CCK_LEN_8814B(x, v) \ + (BIT_CLEAR_R_CCK_LEN_8814B(x) | BIT_R_CCK_LEN_8814B(v)) + +/* 2 REG_WMAC_OPTION_FUNCTION_1_8814B */ + +#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8814B 24 +#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8814B 0xff +#define BIT_R_WMAC_RXFIFO_FULL_TH_1_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8814B) \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8814B) +#define BITS_R_WMAC_RXFIFO_FULL_TH_1_8814B \ + (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8814B \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8814B) +#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8814B(x) \ + ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_1_8814B)) +#define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8814B) & \ + BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8814B) +#define BIT_SET_R_WMAC_RXFIFO_FULL_TH_1_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8814B(x) | \ + BIT_R_WMAC_RXFIFO_FULL_TH_1_8814B(v)) + +#define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1_8814B BIT(23) +#define BIT_R_WMAC_RXRST_DLY_1_8814B BIT(22) +#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1_8814B BIT(21) +#define BIT_R_WMAC_SRCH_TXRPT_UA1_1_8814B BIT(20) +#define BIT_R_WMAC_SRCH_TXRPT_TYPE_1_8814B BIT(19) +#define BIT_R_WMAC_NDP_RST_1_8814B BIT(18) +#define BIT_R_WMAC_POWINT_EN_1_8814B BIT(17) +#define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1_8814B BIT(16) +#define BIT_R_WMAC_SRCH_TXRPT_MID_1_8814B BIT(15) +#define BIT_R_WMAC_PFIN_TOEN_1_8814B BIT(14) +#define BIT_R_WMAC_FIL_SECERR_1_8814B BIT(13) +#define BIT_R_WMAC_FIL_CTLPKTLEN_1_8814B BIT(12) +#define BIT_R_WMAC_FIL_FCTYPE_1_8814B BIT(11) +#define BIT_R_WMAC_FIL_FCPROVER_1_8814B BIT(10) +#define BIT_R_WMAC_PHYSTS_SNIF_1_8814B BIT(9) +#define BIT_R_WMAC_PHYSTS_PLCP_1_8814B BIT(8) +#define BIT_R_MAC_TCR_VBONF_RD_1_8814B BIT(7) +#define BIT_R_WMAC_TCR_MPAR_NDP_1_8814B BIT(6) +#define BIT_R_WMAC_NDP_FILTER_1_8814B BIT(5) +#define BIT_R_WMAC_RXLEN_SEL_1_8814B BIT(4) +#define BIT_R_WMAC_RXLEN_SEL1_1_8814B BIT(3) +#define BIT_R_OFDM_FILTER_1_8814B BIT(2) +#define BIT_R_WMAC_CHK_OFDM_LEN_1_8814B BIT(1) +#define BIT_R_WMAC_CHK_CCK_LEN_1_8814B BIT(0) + +/* 2 REG_WMAC_OPTION_FUNCTION_2_8814B */ + +#define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8814B 0 +#define BIT_MASK_R_WMAC_RX_FIL_LEN_2_8814B 0xffff +#define BIT_R_WMAC_RX_FIL_LEN_2_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2_8814B) \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8814B) +#define BITS_R_WMAC_RX_FIL_LEN_2_8814B \ + (BIT_MASK_R_WMAC_RX_FIL_LEN_2_8814B \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8814B) +#define BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8814B(x) \ + ((x) & (~BITS_R_WMAC_RX_FIL_LEN_2_8814B)) +#define BIT_GET_R_WMAC_RX_FIL_LEN_2_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8814B) & \ + BIT_MASK_R_WMAC_RX_FIL_LEN_2_8814B) +#define BIT_SET_R_WMAC_RX_FIL_LEN_2_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8814B(x) | \ + BIT_R_WMAC_RX_FIL_LEN_2_8814B(v)) + +/* 2 REG_RX_FILTER_FUNCTION_8814B */ +#define BIT_RXHANG_EN_8814B BIT(15) +#define BIT_R_WMAC_MHRDDY_LATCH_8814B BIT(14) +#define BIT_R_WMAC_MHRDDY_CLR_8814B BIT(13) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8814B BIT(12) +#define BIT_WMAC_DIS_VHT_PLCP_CHK_MU_8814B BIT(11) +#define BIT_R_CHK_DELIMIT_LEN_8814B BIT(10) +#define BIT_R_REAPTER_ADDR_MATCH_8814B BIT(9) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8814B BIT(8) +#define BIT_R_LATCH_MACHRDY_8814B BIT(7) +#define BIT_R_WMAC_RXFIL_REND_8814B BIT(6) +#define BIT_R_WMAC_MPDURDY_CLR_8814B BIT(5) +#define BIT_R_WMAC_CLRRXSEC_8814B BIT(4) +#define BIT_R_WMAC_RXFIL_RDEL_8814B BIT(3) +#define BIT_R_WMAC_RXFIL_FCSE_8814B BIT(2) +#define BIT_R_WMAC_RXFIL_MESH_DEL_8814B BIT(1) +#define BIT_R_WMAC_RXFIL_MASKM_8814B BIT(0) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NDP_SIG_8814B */ + +#define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8814B 0 +#define BIT_MASK_R_WMAC_TXNDP_SIGB_8814B 0x1fffff +#define BIT_R_WMAC_TXNDP_SIGB_8814B(x) \ + (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8814B) \ + << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8814B) +#define BITS_R_WMAC_TXNDP_SIGB_8814B \ + (BIT_MASK_R_WMAC_TXNDP_SIGB_8814B << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8814B) +#define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8814B(x) \ + ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8814B)) +#define BIT_GET_R_WMAC_TXNDP_SIGB_8814B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8814B) & \ + BIT_MASK_R_WMAC_TXNDP_SIGB_8814B) +#define BIT_SET_R_WMAC_TXNDP_SIGB_8814B(x, v) \ + (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8814B(x) | BIT_R_WMAC_TXNDP_SIGB_8814B(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_8814B */ + +#define BIT_SHIFT_R_MAC_DBG_SHIFT_8814B 8 +#define BIT_MASK_R_MAC_DBG_SHIFT_8814B 0x7 +#define BIT_R_MAC_DBG_SHIFT_8814B(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SHIFT_8814B) \ + << BIT_SHIFT_R_MAC_DBG_SHIFT_8814B) +#define BITS_R_MAC_DBG_SHIFT_8814B \ + (BIT_MASK_R_MAC_DBG_SHIFT_8814B << BIT_SHIFT_R_MAC_DBG_SHIFT_8814B) +#define BIT_CLEAR_R_MAC_DBG_SHIFT_8814B(x) ((x) & (~BITS_R_MAC_DBG_SHIFT_8814B)) +#define BIT_GET_R_MAC_DBG_SHIFT_8814B(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT_8814B) & \ + BIT_MASK_R_MAC_DBG_SHIFT_8814B) +#define BIT_SET_R_MAC_DBG_SHIFT_8814B(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SHIFT_8814B(x) | BIT_R_MAC_DBG_SHIFT_8814B(v)) + +#define BIT_SHIFT_R_MAC_DBG_SEL_8814B 0 +#define BIT_MASK_R_MAC_DBG_SEL_8814B 0x3 +#define BIT_R_MAC_DBG_SEL_8814B(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SEL_8814B) << BIT_SHIFT_R_MAC_DBG_SEL_8814B) +#define BITS_R_MAC_DBG_SEL_8814B \ + (BIT_MASK_R_MAC_DBG_SEL_8814B << BIT_SHIFT_R_MAC_DBG_SEL_8814B) +#define BIT_CLEAR_R_MAC_DBG_SEL_8814B(x) ((x) & (~BITS_R_MAC_DBG_SEL_8814B)) +#define BIT_GET_R_MAC_DBG_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SEL_8814B) & BIT_MASK_R_MAC_DBG_SEL_8814B) +#define BIT_SET_R_MAC_DBG_SEL_8814B(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SEL_8814B(x) | BIT_R_MAC_DBG_SEL_8814B(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_1_8814B */ + +#define BIT_SHIFT_R_MAC_DEBUG_1_8814B 0 +#define BIT_MASK_R_MAC_DEBUG_1_8814B 0xffffffffL +#define BIT_R_MAC_DEBUG_1_8814B(x) \ + (((x) & BIT_MASK_R_MAC_DEBUG_1_8814B) << BIT_SHIFT_R_MAC_DEBUG_1_8814B) +#define BITS_R_MAC_DEBUG_1_8814B \ + (BIT_MASK_R_MAC_DEBUG_1_8814B << BIT_SHIFT_R_MAC_DEBUG_1_8814B) +#define BIT_CLEAR_R_MAC_DEBUG_1_8814B(x) ((x) & (~BITS_R_MAC_DEBUG_1_8814B)) +#define BIT_GET_R_MAC_DEBUG_1_8814B(x) \ + (((x) >> BIT_SHIFT_R_MAC_DEBUG_1_8814B) & BIT_MASK_R_MAC_DEBUG_1_8814B) +#define BIT_SET_R_MAC_DEBUG_1_8814B(x, v) \ + (BIT_CLEAR_R_MAC_DEBUG_1_8814B(x) | BIT_R_MAC_DEBUG_1_8814B(v)) + +/* 2 REG_WSEC_OPTION_8814B */ +#define BIT_RXDEC_BM_MGNT_8814B BIT(22) +#define BIT_TXENC_BM_MGNT_8814B BIT(21) +#define BIT_RXDEC_UNI_MGNT_8814B BIT(20) +#define BIT_TXENC_UNI_MGNT_8814B BIT(19) + +/* 2 REG_RTS_ADDRESS_0_8814B */ + +/* 2 REG_RTS_ADDRESS_0_1_8814B */ + +/* 2 REG_RTS_ADDRESS_1_8814B */ + +/* 2 REG_RTS_ADDRESS_1_1_8814B */ + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8814B */ +#define BIT_LTECOEX_ACCESS_START_V1_8814B BIT(31) +#define BIT_LTECOEX_WRITE_MODE_V1_8814B BIT(30) +#define BIT_LTECOEX_READY_BIT_V1_8814B BIT(29) + +#define BIT_SHIFT_WRITE_BYTE_EN_V1_8814B 16 +#define BIT_MASK_WRITE_BYTE_EN_V1_8814B 0xf +#define BIT_WRITE_BYTE_EN_V1_8814B(x) \ + (((x) & BIT_MASK_WRITE_BYTE_EN_V1_8814B) \ + << BIT_SHIFT_WRITE_BYTE_EN_V1_8814B) +#define BITS_WRITE_BYTE_EN_V1_8814B \ + (BIT_MASK_WRITE_BYTE_EN_V1_8814B << BIT_SHIFT_WRITE_BYTE_EN_V1_8814B) +#define BIT_CLEAR_WRITE_BYTE_EN_V1_8814B(x) \ + ((x) & (~BITS_WRITE_BYTE_EN_V1_8814B)) +#define BIT_GET_WRITE_BYTE_EN_V1_8814B(x) \ + (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1_8814B) & \ + BIT_MASK_WRITE_BYTE_EN_V1_8814B) +#define BIT_SET_WRITE_BYTE_EN_V1_8814B(x, v) \ + (BIT_CLEAR_WRITE_BYTE_EN_V1_8814B(x) | BIT_WRITE_BYTE_EN_V1_8814B(v)) + +#define BIT_SHIFT_LTECOEX_REG_ADDR_V1_8814B 0 +#define BIT_MASK_LTECOEX_REG_ADDR_V1_8814B 0xffff +#define BIT_LTECOEX_REG_ADDR_V1_8814B(x) \ + (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1_8814B) \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8814B) +#define BITS_LTECOEX_REG_ADDR_V1_8814B \ + (BIT_MASK_LTECOEX_REG_ADDR_V1_8814B \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8814B) +#define BIT_CLEAR_LTECOEX_REG_ADDR_V1_8814B(x) \ + ((x) & (~BITS_LTECOEX_REG_ADDR_V1_8814B)) +#define BIT_GET_LTECOEX_REG_ADDR_V1_8814B(x) \ + (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1_8814B) & \ + BIT_MASK_LTECOEX_REG_ADDR_V1_8814B) +#define BIT_SET_LTECOEX_REG_ADDR_V1_8814B(x, v) \ + (BIT_CLEAR_LTECOEX_REG_ADDR_V1_8814B(x) | \ + BIT_LTECOEX_REG_ADDR_V1_8814B(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8814B */ + +#define BIT_SHIFT_LTECOEX_W_DATA_V1_8814B 0 +#define BIT_MASK_LTECOEX_W_DATA_V1_8814B 0xffffffffL +#define BIT_LTECOEX_W_DATA_V1_8814B(x) \ + (((x) & BIT_MASK_LTECOEX_W_DATA_V1_8814B) \ + << BIT_SHIFT_LTECOEX_W_DATA_V1_8814B) +#define BITS_LTECOEX_W_DATA_V1_8814B \ + (BIT_MASK_LTECOEX_W_DATA_V1_8814B << BIT_SHIFT_LTECOEX_W_DATA_V1_8814B) +#define BIT_CLEAR_LTECOEX_W_DATA_V1_8814B(x) \ + ((x) & (~BITS_LTECOEX_W_DATA_V1_8814B)) +#define BIT_GET_LTECOEX_W_DATA_V1_8814B(x) \ + (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1_8814B) & \ + BIT_MASK_LTECOEX_W_DATA_V1_8814B) +#define BIT_SET_LTECOEX_W_DATA_V1_8814B(x, v) \ + (BIT_CLEAR_LTECOEX_W_DATA_V1_8814B(x) | BIT_LTECOEX_W_DATA_V1_8814B(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8814B */ + +#define BIT_SHIFT_LTECOEX_R_DATA_V1_8814B 0 +#define BIT_MASK_LTECOEX_R_DATA_V1_8814B 0xffffffffL +#define BIT_LTECOEX_R_DATA_V1_8814B(x) \ + (((x) & BIT_MASK_LTECOEX_R_DATA_V1_8814B) \ + << BIT_SHIFT_LTECOEX_R_DATA_V1_8814B) +#define BITS_LTECOEX_R_DATA_V1_8814B \ + (BIT_MASK_LTECOEX_R_DATA_V1_8814B << BIT_SHIFT_LTECOEX_R_DATA_V1_8814B) +#define BIT_CLEAR_LTECOEX_R_DATA_V1_8814B(x) \ + ((x) & (~BITS_LTECOEX_R_DATA_V1_8814B)) +#define BIT_GET_LTECOEX_R_DATA_V1_8814B(x) \ + (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1_8814B) & \ + BIT_MASK_LTECOEX_R_DATA_V1_8814B) +#define BIT_SET_LTECOEX_R_DATA_V1_8814B(x, v) \ + (BIT_CLEAR_LTECOEX_R_DATA_V1_8814B(x) | BIT_LTECOEX_R_DATA_V1_8814B(v)) + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_NOT_VALID_8814B */ + +/* 2 REG_PCIE_CFG_FORCE_LINK_L_8814B */ +#define BIT_PCIE_CFG_FORCE_EN_8814B BIT(7) + +/* 2 REG_PCIE_CFG_FORCE_LINK_H_8814B */ +#define BIT_PCIE_CFG_TRXACT_DIS_IDLE_TIMER_8814B BIT(6) + +#define BIT_SHIFT_PCIE_CFG_LINK_STATE_8814B 0 +#define BIT_MASK_PCIE_CFG_LINK_STATE_8814B 0x3f +#define BIT_PCIE_CFG_LINK_STATE_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_LINK_STATE_8814B) \ + << BIT_SHIFT_PCIE_CFG_LINK_STATE_8814B) +#define BITS_PCIE_CFG_LINK_STATE_8814B \ + (BIT_MASK_PCIE_CFG_LINK_STATE_8814B \ + << BIT_SHIFT_PCIE_CFG_LINK_STATE_8814B) +#define BIT_CLEAR_PCIE_CFG_LINK_STATE_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_LINK_STATE_8814B)) +#define BIT_GET_PCIE_CFG_LINK_STATE_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_LINK_STATE_8814B) & \ + BIT_MASK_PCIE_CFG_LINK_STATE_8814B) +#define BIT_SET_PCIE_CFG_LINK_STATE_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_LINK_STATE_8814B(x) | \ + BIT_PCIE_CFG_LINK_STATE_8814B(v)) + +/* 2 REG_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B */ + +#define BIT_SHIFT_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B 0 +#define BIT_MASK_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B 0xff +#define BIT_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B) \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B) +#define BITS_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B \ + (BIT_MASK_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B) +#define BIT_CLEAR_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B)) +#define BIT_GET_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B) & \ + BIT_MASK_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B) +#define BIT_SET_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B(x) | \ + BIT_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B(v)) + +/* 2 REG_PCIE_CFG_CX_NFTS_8814B */ + +#define BIT_SHIFT_PCIE_CFG_CX_NFTS_8814B 0 +#define BIT_MASK_PCIE_CFG_CX_NFTS_8814B 0xff +#define BIT_PCIE_CFG_CX_NFTS_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_CX_NFTS_8814B) \ + << BIT_SHIFT_PCIE_CFG_CX_NFTS_8814B) +#define BITS_PCIE_CFG_CX_NFTS_8814B \ + (BIT_MASK_PCIE_CFG_CX_NFTS_8814B << BIT_SHIFT_PCIE_CFG_CX_NFTS_8814B) +#define BIT_CLEAR_PCIE_CFG_CX_NFTS_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_CX_NFTS_8814B)) +#define BIT_GET_PCIE_CFG_CX_NFTS_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_CX_NFTS_8814B) & \ + BIT_MASK_PCIE_CFG_CX_NFTS_8814B) +#define BIT_SET_PCIE_CFG_CX_NFTS_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_CX_NFTS_8814B(x) | BIT_PCIE_CFG_CX_NFTS_8814B(v)) + +/* 2 REG_PCIE_CFG_DEFAULT_ENTR_LATENCY_8814B */ +#define BIT_PCIE_CFG_REAL_EN_L0S_8814B BIT(7) +#define BIT_PCIE_CFG_ENTER_ASPM_8814B BIT(6) + +#define BIT_SHIFT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B 3 +#define BIT_MASK_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B 0x7 +#define BIT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B) \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B) +#define BITS_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B \ + (BIT_MASK_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B) +#define BIT_CLEAR_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B)) +#define BIT_GET_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B) & \ + BIT_MASK_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B) +#define BIT_SET_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B(x) | \ + BIT_PCIE_CFG_DEFAULT_L1_ENTR_LATENCY_8814B(v)) + +#define BIT_SHIFT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B 0 +#define BIT_MASK_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B 0x7 +#define BIT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B) \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B) +#define BITS_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B \ + (BIT_MASK_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B) +#define BIT_CLEAR_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B)) +#define BIT_GET_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B) & \ + BIT_MASK_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B) +#define BIT_SET_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B(x) | \ + BIT_PCIE_CFG_DEFAULT_L0S_ENTR_LATENCY_8814B(v)) + +/* 2 REG_PCIE_CFG_L1_MISC_SEL_8814B */ +#define BIT_PCIE_CFG_L1_RIDLE_SEL_8814B BIT(6) +#define BIT_PCIE_CFG_L1_TIMEOUT_SEL_8814B BIT(5) +#define BIT_PCIE_CFG_L1_EIDLE_SEL_8814B BIT(4) + +#define BIT_SHIFT_PCIE_CFG_DEFAULT_LINK_RATE_8814B 0 +#define BIT_MASK_PCIE_CFG_DEFAULT_LINK_RATE_8814B 0xf +#define BIT_PCIE_CFG_DEFAULT_LINK_RATE_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_DEFAULT_LINK_RATE_8814B) \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_LINK_RATE_8814B) +#define BITS_PCIE_CFG_DEFAULT_LINK_RATE_8814B \ + (BIT_MASK_PCIE_CFG_DEFAULT_LINK_RATE_8814B \ + << BIT_SHIFT_PCIE_CFG_DEFAULT_LINK_RATE_8814B) +#define BIT_CLEAR_PCIE_CFG_DEFAULT_LINK_RATE_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_DEFAULT_LINK_RATE_8814B)) +#define BIT_GET_PCIE_CFG_DEFAULT_LINK_RATE_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_DEFAULT_LINK_RATE_8814B) & \ + BIT_MASK_PCIE_CFG_DEFAULT_LINK_RATE_8814B) +#define BIT_SET_PCIE_CFG_DEFAULT_LINK_RATE_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_DEFAULT_LINK_RATE_8814B(x) | \ + BIT_PCIE_CFG_DEFAULT_LINK_RATE_8814B(v)) + +/* 2 REG_PCIE_CFG_TIMER_CTRL_MAX_FUNC_NUM_OFF_8814B */ +#define BIT_PCIE_CFG_REAL_PTM_ENABLE_8814B BIT(6) +#define BIT_PCIE_CFG_REAL_EN_L1SUB_8814B BIT(5) + +#define BIT_SHIFT_PCIE_CFG_MAX_FUNC_NUM_8814B 0 +#define BIT_MASK_PCIE_CFG_MAX_FUNC_NUM_8814B 0x7 +#define BIT_PCIE_CFG_MAX_FUNC_NUM_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_MAX_FUNC_NUM_8814B) \ + << BIT_SHIFT_PCIE_CFG_MAX_FUNC_NUM_8814B) +#define BITS_PCIE_CFG_MAX_FUNC_NUM_8814B \ + (BIT_MASK_PCIE_CFG_MAX_FUNC_NUM_8814B \ + << BIT_SHIFT_PCIE_CFG_MAX_FUNC_NUM_8814B) +#define BIT_CLEAR_PCIE_CFG_MAX_FUNC_NUM_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_MAX_FUNC_NUM_8814B)) +#define BIT_GET_PCIE_CFG_MAX_FUNC_NUM_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_MAX_FUNC_NUM_8814B) & \ + BIT_MASK_PCIE_CFG_MAX_FUNC_NUM_8814B) +#define BIT_SET_PCIE_CFG_MAX_FUNC_NUM_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_MAX_FUNC_NUM_8814B(x) | \ + BIT_PCIE_CFG_MAX_FUNC_NUM_8814B(v)) + +/* 2 REG_PCIE_CFG_FORCE_CLKREQ_N_PAD_8814B */ +#define BIT_PCIE_CFG_REAL_EN_64BITS_8814B BIT(5) +#define BIT_PCIE_CFG_REAL_EN_CLKREQ_8814B BIT(4) +#define BIT_PCIE_CFG_REAL_EN_L1_8814B BIT(3) +#define BIT_PCIE_CFG_WAKE_N_EN_8814B BIT(2) +#define BIT_PCIE_CFG_BYPASS_LTR_OPTION_8814B BIT(1) +#define BIT_PCIE_CFG_FORCE_CLKREQ_N_PAD_8814B BIT(0) + +/* 2 REG_PCIE_CFG_TIMER_MODIFIER_FOR_ACK_NAK_LATENCY_8814B */ + +#define BIT_SHIFT_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B 0 +#define BIT_MASK_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B 0xff +#define BIT_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B) \ + << BIT_SHIFT_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B) +#define BITS_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B \ + (BIT_MASK_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B \ + << BIT_SHIFT_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B) +#define BIT_CLEAR_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B)) +#define BIT_GET_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B) & \ + BIT_MASK_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B) +#define BIT_SET_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B(x) | \ + BIT_PCIE_CFG_TIMER_MOD_ACK_NAK_8814B(v)) + +/* 2 REG_PCIE_CFG_TIMER_MODIFIER_FOR_FLOW_CONTROL_WATCHDOG_8814B */ +#define BIT_PCIE_CFG_BYPASS_L1_SUBSTATE_OPTION_8814B BIT(7) + +#define BIT_SHIFT_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B 5 +#define BIT_MASK_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B 0x3 +#define BIT_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B) \ + << BIT_SHIFT_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B) +#define BITS_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B \ + (BIT_MASK_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B \ + << BIT_SHIFT_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B) +#define BIT_CLEAR_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B)) +#define BIT_GET_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B) & \ + BIT_MASK_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B) +#define BIT_SET_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B(x) | \ + BIT_PCIE_CFG_FAST_LINK_SCALING_FACTOR_8814B(v)) + +#define BIT_SHIFT_PCIE_CFG_UPDATE_FREQ_TIMER_8814B 0 +#define BIT_MASK_PCIE_CFG_UPDATE_FREQ_TIMER_8814B 0x1f +#define BIT_PCIE_CFG_UPDATE_FREQ_TIMER_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_UPDATE_FREQ_TIMER_8814B) \ + << BIT_SHIFT_PCIE_CFG_UPDATE_FREQ_TIMER_8814B) +#define BITS_PCIE_CFG_UPDATE_FREQ_TIMER_8814B \ + (BIT_MASK_PCIE_CFG_UPDATE_FREQ_TIMER_8814B \ + << BIT_SHIFT_PCIE_CFG_UPDATE_FREQ_TIMER_8814B) +#define BIT_CLEAR_PCIE_CFG_UPDATE_FREQ_TIMER_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_UPDATE_FREQ_TIMER_8814B)) +#define BIT_GET_PCIE_CFG_UPDATE_FREQ_TIMER_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_UPDATE_FREQ_TIMER_8814B) & \ + BIT_MASK_PCIE_CFG_UPDATE_FREQ_TIMER_8814B) +#define BIT_SET_PCIE_CFG_UPDATE_FREQ_TIMER_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_UPDATE_FREQ_TIMER_8814B(x) | \ + BIT_PCIE_CFG_UPDATE_FREQ_TIMER_8814B(v)) + +/* 2 REG_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B */ + +#define BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B 0 +#define BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B 0xff +#define BIT_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B) \ + << BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B) +#define BITS_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B \ + (BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B \ + << BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B) +#define BIT_CLEAR_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B)) +#define BIT_GET_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B) & \ + BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B) +#define BIT_SET_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B(x) | \ + BIT_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B(v)) + +/* 2 REG_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B */ +#define BIT_PCIE_CFG_DISABLE_FC_WATCHDOG_TIMER_8814B BIT(7) + +#define BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B 0 +#define BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B 0x7 +#define BIT_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B) \ + << BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B) +#define BITS_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B \ + (BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B \ + << BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B) +#define BIT_CLEAR_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B)) +#define BIT_GET_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B) & \ + BIT_MASK_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B) +#define BIT_SET_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B(x) | \ + BIT_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B(v)) + +/* 2 REG_PCIE_CFG_L1_UNIT_SEL_8814B */ + +#define BIT_SHIFT_PCIE_CFG_L1_UNIT_SEL_8814B 0 +#define BIT_MASK_PCIE_CFG_L1_UNIT_SEL_8814B 0xff +#define BIT_PCIE_CFG_L1_UNIT_SEL_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_L1_UNIT_SEL_8814B) \ + << BIT_SHIFT_PCIE_CFG_L1_UNIT_SEL_8814B) +#define BITS_PCIE_CFG_L1_UNIT_SEL_8814B \ + (BIT_MASK_PCIE_CFG_L1_UNIT_SEL_8814B \ + << BIT_SHIFT_PCIE_CFG_L1_UNIT_SEL_8814B) +#define BIT_CLEAR_PCIE_CFG_L1_UNIT_SEL_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_L1_UNIT_SEL_8814B)) +#define BIT_GET_PCIE_CFG_L1_UNIT_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_L1_UNIT_SEL_8814B) & \ + BIT_MASK_PCIE_CFG_L1_UNIT_SEL_8814B) +#define BIT_SET_PCIE_CFG_L1_UNIT_SEL_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_L1_UNIT_SEL_8814B(x) | \ + BIT_PCIE_CFG_L1_UNIT_SEL_8814B(v)) + +/* 2 REG_PCIE_CFG_MIN_CLKREQ_SEL_8814B */ + +#define BIT_SHIFT_PCIE_CFG_MIN_CLKREQ_SEL_8814B 0 +#define BIT_MASK_PCIE_CFG_MIN_CLKREQ_SEL_8814B 0xf +#define BIT_PCIE_CFG_MIN_CLKREQ_SEL_8814B(x) \ + (((x) & BIT_MASK_PCIE_CFG_MIN_CLKREQ_SEL_8814B) \ + << BIT_SHIFT_PCIE_CFG_MIN_CLKREQ_SEL_8814B) +#define BITS_PCIE_CFG_MIN_CLKREQ_SEL_8814B \ + (BIT_MASK_PCIE_CFG_MIN_CLKREQ_SEL_8814B \ + << BIT_SHIFT_PCIE_CFG_MIN_CLKREQ_SEL_8814B) +#define BIT_CLEAR_PCIE_CFG_MIN_CLKREQ_SEL_8814B(x) \ + ((x) & (~BITS_PCIE_CFG_MIN_CLKREQ_SEL_8814B)) +#define BIT_GET_PCIE_CFG_MIN_CLKREQ_SEL_8814B(x) \ + (((x) >> BIT_SHIFT_PCIE_CFG_MIN_CLKREQ_SEL_8814B) & \ + BIT_MASK_PCIE_CFG_MIN_CLKREQ_SEL_8814B) +#define BIT_SET_PCIE_CFG_MIN_CLKREQ_SEL_8814B(x, v) \ + (BIT_CLEAR_PCIE_CFG_MIN_CLKREQ_SEL_8814B(x) | \ + BIT_PCIE_CFG_MIN_CLKREQ_SEL_8814B(v)) + +/* 2 REG_SDIO_TX_CTRL_8814B */ + +#define BIT_SHIFT_SDIO_INT_TIMEOUT_8814B 16 +#define BIT_MASK_SDIO_INT_TIMEOUT_8814B 0xffff +#define BIT_SDIO_INT_TIMEOUT_8814B(x) \ + (((x) & BIT_MASK_SDIO_INT_TIMEOUT_8814B) \ + << BIT_SHIFT_SDIO_INT_TIMEOUT_8814B) +#define BITS_SDIO_INT_TIMEOUT_8814B \ + (BIT_MASK_SDIO_INT_TIMEOUT_8814B << BIT_SHIFT_SDIO_INT_TIMEOUT_8814B) +#define BIT_CLEAR_SDIO_INT_TIMEOUT_8814B(x) \ + ((x) & (~BITS_SDIO_INT_TIMEOUT_8814B)) +#define BIT_GET_SDIO_INT_TIMEOUT_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT_8814B) & \ + BIT_MASK_SDIO_INT_TIMEOUT_8814B) +#define BIT_SET_SDIO_INT_TIMEOUT_8814B(x, v) \ + (BIT_CLEAR_SDIO_INT_TIMEOUT_8814B(x) | BIT_SDIO_INT_TIMEOUT_8814B(v)) + +#define BIT_IO_ERR_STATUS_8814B BIT(15) +#define BIT_REPLY_ERRCRC_IN_DATA_8814B BIT(9) +#define BIT_EN_CMD53_OVERLAP_8814B BIT(8) +#define BIT_REPLY_ERR_IN_R5_8814B BIT(7) +#define BIT_R18A_EN_8814B BIT(6) +#define BIT_SDIO_CMD_FORCE_VLD_8814B BIT(5) +#define BIT_INIT_CMD_EN_8814B BIT(4) +#define BIT_EN_RXDMA_MASK_INT_8814B BIT(2) +#define BIT_EN_MASK_TIMER_8814B BIT(1) +#define BIT_CMD_ERR_STOP_INT_EN_8814B BIT(0) + +/* 2 REG_SDIO_HIMR_8814B */ +#define BIT_SDIO_CRCERR_MSK_8814B BIT(31) +#define BIT_SDIO_HSISR3_IND_MSK_8814B BIT(30) +#define BIT_SDIO_HSISR2_IND_MSK_8814B BIT(29) +#define BIT_SDIO_HEISR_IND_MSK_8814B BIT(28) +#define BIT_SDIO_CTWEND_MSK_8814B BIT(27) +#define BIT_SDIO_ATIMEND_E_MSK_8814B BIT(26) +#define BIT_SDIIO_ATIMEND_MSK_8814B BIT(25) +#define BIT_SDIO_OCPINT_MSK_8814B BIT(24) +#define BIT_SDIO_PSTIMEOUT_MSK_8814B BIT(23) +#define BIT_SDIO_GTINT4_MSK_8814B BIT(22) +#define BIT_SDIO_GTINT3_MSK_8814B BIT(21) +#define BIT_SDIO_HSISR_IND_MSK_8814B BIT(20) +#define BIT_SDIO_CPWM2_MSK_8814B BIT(19) +#define BIT_SDIO_CPWM1_MSK_8814B BIT(18) +#define BIT_SDIO_C2HCMD_INT_MSK_8814B BIT(17) +#define BIT_SDIO_BCNERLY_INT_MSK_8814B BIT(16) +#define BIT_SDIO_TXBCNERR_MSK_8814B BIT(7) +#define BIT_SDIO_TXBCNOK_MSK_8814B BIT(6) +#define BIT_SDIO_RXFOVW_MSK_8814B BIT(5) +#define BIT_SDIO_TXFOVW_MSK_8814B BIT(4) +#define BIT_SDIO_RXERR_MSK_8814B BIT(3) +#define BIT_SDIO_TXERR_MSK_8814B BIT(2) +#define BIT_SDIO_AVAL_MSK_8814B BIT(1) +#define BIT_RX_REQUEST_MSK_8814B BIT(0) + +/* 2 REG_SDIO_HISR_8814B */ +#define BIT_SDIO_CRCERR_8814B BIT(31) +#define BIT_SDIO_HSISR3_IND_8814B BIT(30) +#define BIT_SDIO_HSISR2_IND_8814B BIT(29) +#define BIT_SDIO_HEISR_IND_8814B BIT(28) +#define BIT_SDIO_CTWEND_8814B BIT(27) +#define BIT_SDIO_ATIMEND_E_8814B BIT(26) +#define BIT_SDIO_ATIMEND_8814B BIT(25) +#define BIT_SDIO_OCPINT_8814B BIT(24) +#define BIT_SDIO_PSTIMEOUT_8814B BIT(23) +#define BIT_SDIO_GTINT4_8814B BIT(22) +#define BIT_SDIO_GTINT3_8814B BIT(21) +#define BIT_SDIO_HSISR_IND_8814B BIT(20) +#define BIT_SDIO_CPWM2_8814B BIT(19) +#define BIT_SDIO_CPWM1_8814B BIT(18) +#define BIT_SDIO_C2HCMD_INT_8814B BIT(17) +#define BIT_SDIO_BCNERLY_INT_8814B BIT(16) +#define BIT_SDIO_TXBCNERR_8814B BIT(7) +#define BIT_SDIO_TXBCNOK_8814B BIT(6) +#define BIT_SDIO_RXFOVW_8814B BIT(5) +#define BIT_SDIO_TXFOVW_8814B BIT(4) +#define BIT_SDIO_RXERR_8814B BIT(3) +#define BIT_SDIO_TXERR_8814B BIT(2) +#define BIT_SDIO_AVAL_8814B BIT(1) +#define BIT_RX_REQUEST_8814B BIT(0) + +/* 2 REG_SDIO_RX_REQ_LEN_8814B */ + +#define BIT_SHIFT_RX_REQ_LEN_V1_8814B 0 +#define BIT_MASK_RX_REQ_LEN_V1_8814B 0x3ffff +#define BIT_RX_REQ_LEN_V1_8814B(x) \ + (((x) & BIT_MASK_RX_REQ_LEN_V1_8814B) << BIT_SHIFT_RX_REQ_LEN_V1_8814B) +#define BITS_RX_REQ_LEN_V1_8814B \ + (BIT_MASK_RX_REQ_LEN_V1_8814B << BIT_SHIFT_RX_REQ_LEN_V1_8814B) +#define BIT_CLEAR_RX_REQ_LEN_V1_8814B(x) ((x) & (~BITS_RX_REQ_LEN_V1_8814B)) +#define BIT_GET_RX_REQ_LEN_V1_8814B(x) \ + (((x) >> BIT_SHIFT_RX_REQ_LEN_V1_8814B) & BIT_MASK_RX_REQ_LEN_V1_8814B) +#define BIT_SET_RX_REQ_LEN_V1_8814B(x, v) \ + (BIT_CLEAR_RX_REQ_LEN_V1_8814B(x) | BIT_RX_REQ_LEN_V1_8814B(v)) + +/* 2 REG_SDIO_FREE_TXPG_SEQ_V1_8814B */ + +#define BIT_SHIFT_FREE_TXPG_SEQ_8814B 0 +#define BIT_MASK_FREE_TXPG_SEQ_8814B 0xff +#define BIT_FREE_TXPG_SEQ_8814B(x) \ + (((x) & BIT_MASK_FREE_TXPG_SEQ_8814B) << BIT_SHIFT_FREE_TXPG_SEQ_8814B) +#define BITS_FREE_TXPG_SEQ_8814B \ + (BIT_MASK_FREE_TXPG_SEQ_8814B << BIT_SHIFT_FREE_TXPG_SEQ_8814B) +#define BIT_CLEAR_FREE_TXPG_SEQ_8814B(x) ((x) & (~BITS_FREE_TXPG_SEQ_8814B)) +#define BIT_GET_FREE_TXPG_SEQ_8814B(x) \ + (((x) >> BIT_SHIFT_FREE_TXPG_SEQ_8814B) & BIT_MASK_FREE_TXPG_SEQ_8814B) +#define BIT_SET_FREE_TXPG_SEQ_8814B(x, v) \ + (BIT_CLEAR_FREE_TXPG_SEQ_8814B(x) | BIT_FREE_TXPG_SEQ_8814B(v)) + +/* 2 REG_SDIO_FREE_TXPG_8814B */ + +#define BIT_SHIFT_MID_FREEPG_V1_8814B 16 +#define BIT_MASK_MID_FREEPG_V1_8814B 0xfff +#define BIT_MID_FREEPG_V1_8814B(x) \ + (((x) & BIT_MASK_MID_FREEPG_V1_8814B) << BIT_SHIFT_MID_FREEPG_V1_8814B) +#define BITS_MID_FREEPG_V1_8814B \ + (BIT_MASK_MID_FREEPG_V1_8814B << BIT_SHIFT_MID_FREEPG_V1_8814B) +#define BIT_CLEAR_MID_FREEPG_V1_8814B(x) ((x) & (~BITS_MID_FREEPG_V1_8814B)) +#define BIT_GET_MID_FREEPG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_MID_FREEPG_V1_8814B) & BIT_MASK_MID_FREEPG_V1_8814B) +#define BIT_SET_MID_FREEPG_V1_8814B(x, v) \ + (BIT_CLEAR_MID_FREEPG_V1_8814B(x) | BIT_MID_FREEPG_V1_8814B(v)) + +#define BIT_SHIFT_HIQ_FREEPG_V1_8814B 0 +#define BIT_MASK_HIQ_FREEPG_V1_8814B 0xfff +#define BIT_HIQ_FREEPG_V1_8814B(x) \ + (((x) & BIT_MASK_HIQ_FREEPG_V1_8814B) << BIT_SHIFT_HIQ_FREEPG_V1_8814B) +#define BITS_HIQ_FREEPG_V1_8814B \ + (BIT_MASK_HIQ_FREEPG_V1_8814B << BIT_SHIFT_HIQ_FREEPG_V1_8814B) +#define BIT_CLEAR_HIQ_FREEPG_V1_8814B(x) ((x) & (~BITS_HIQ_FREEPG_V1_8814B)) +#define BIT_GET_HIQ_FREEPG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_HIQ_FREEPG_V1_8814B) & BIT_MASK_HIQ_FREEPG_V1_8814B) +#define BIT_SET_HIQ_FREEPG_V1_8814B(x, v) \ + (BIT_CLEAR_HIQ_FREEPG_V1_8814B(x) | BIT_HIQ_FREEPG_V1_8814B(v)) + +/* 2 REG_SDIO_FREE_TXPG2_8814B */ + +#define BIT_SHIFT_PUB_FREEPG_V1_8814B 16 +#define BIT_MASK_PUB_FREEPG_V1_8814B 0xfff +#define BIT_PUB_FREEPG_V1_8814B(x) \ + (((x) & BIT_MASK_PUB_FREEPG_V1_8814B) << BIT_SHIFT_PUB_FREEPG_V1_8814B) +#define BITS_PUB_FREEPG_V1_8814B \ + (BIT_MASK_PUB_FREEPG_V1_8814B << BIT_SHIFT_PUB_FREEPG_V1_8814B) +#define BIT_CLEAR_PUB_FREEPG_V1_8814B(x) ((x) & (~BITS_PUB_FREEPG_V1_8814B)) +#define BIT_GET_PUB_FREEPG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_PUB_FREEPG_V1_8814B) & BIT_MASK_PUB_FREEPG_V1_8814B) +#define BIT_SET_PUB_FREEPG_V1_8814B(x, v) \ + (BIT_CLEAR_PUB_FREEPG_V1_8814B(x) | BIT_PUB_FREEPG_V1_8814B(v)) + +#define BIT_SHIFT_LOW_FREEPG_V1_8814B 0 +#define BIT_MASK_LOW_FREEPG_V1_8814B 0xfff +#define BIT_LOW_FREEPG_V1_8814B(x) \ + (((x) & BIT_MASK_LOW_FREEPG_V1_8814B) << BIT_SHIFT_LOW_FREEPG_V1_8814B) +#define BITS_LOW_FREEPG_V1_8814B \ + (BIT_MASK_LOW_FREEPG_V1_8814B << BIT_SHIFT_LOW_FREEPG_V1_8814B) +#define BIT_CLEAR_LOW_FREEPG_V1_8814B(x) ((x) & (~BITS_LOW_FREEPG_V1_8814B)) +#define BIT_GET_LOW_FREEPG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_LOW_FREEPG_V1_8814B) & BIT_MASK_LOW_FREEPG_V1_8814B) +#define BIT_SET_LOW_FREEPG_V1_8814B(x, v) \ + (BIT_CLEAR_LOW_FREEPG_V1_8814B(x) | BIT_LOW_FREEPG_V1_8814B(v)) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1_8814B */ + +#define BIT_SHIFT_NOAC_OQT_FREEPG_V1_8814B 24 +#define BIT_MASK_NOAC_OQT_FREEPG_V1_8814B 0xff +#define BIT_NOAC_OQT_FREEPG_V1_8814B(x) \ + (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1_8814B) \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8814B) +#define BITS_NOAC_OQT_FREEPG_V1_8814B \ + (BIT_MASK_NOAC_OQT_FREEPG_V1_8814B \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8814B) +#define BIT_CLEAR_NOAC_OQT_FREEPG_V1_8814B(x) \ + ((x) & (~BITS_NOAC_OQT_FREEPG_V1_8814B)) +#define BIT_GET_NOAC_OQT_FREEPG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1_8814B) & \ + BIT_MASK_NOAC_OQT_FREEPG_V1_8814B) +#define BIT_SET_NOAC_OQT_FREEPG_V1_8814B(x, v) \ + (BIT_CLEAR_NOAC_OQT_FREEPG_V1_8814B(x) | \ + BIT_NOAC_OQT_FREEPG_V1_8814B(v)) + +#define BIT_SHIFT_AC_OQT_FREEPG_V1_8814B 16 +#define BIT_MASK_AC_OQT_FREEPG_V1_8814B 0xff +#define BIT_AC_OQT_FREEPG_V1_8814B(x) \ + (((x) & BIT_MASK_AC_OQT_FREEPG_V1_8814B) \ + << BIT_SHIFT_AC_OQT_FREEPG_V1_8814B) +#define BITS_AC_OQT_FREEPG_V1_8814B \ + (BIT_MASK_AC_OQT_FREEPG_V1_8814B << BIT_SHIFT_AC_OQT_FREEPG_V1_8814B) +#define BIT_CLEAR_AC_OQT_FREEPG_V1_8814B(x) \ + ((x) & (~BITS_AC_OQT_FREEPG_V1_8814B)) +#define BIT_GET_AC_OQT_FREEPG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1_8814B) & \ + BIT_MASK_AC_OQT_FREEPG_V1_8814B) +#define BIT_SET_AC_OQT_FREEPG_V1_8814B(x, v) \ + (BIT_CLEAR_AC_OQT_FREEPG_V1_8814B(x) | BIT_AC_OQT_FREEPG_V1_8814B(v)) + +#define BIT_SHIFT_EXQ_FREEPG_V1_8814B 0 +#define BIT_MASK_EXQ_FREEPG_V1_8814B 0xfff +#define BIT_EXQ_FREEPG_V1_8814B(x) \ + (((x) & BIT_MASK_EXQ_FREEPG_V1_8814B) << BIT_SHIFT_EXQ_FREEPG_V1_8814B) +#define BITS_EXQ_FREEPG_V1_8814B \ + (BIT_MASK_EXQ_FREEPG_V1_8814B << BIT_SHIFT_EXQ_FREEPG_V1_8814B) +#define BIT_CLEAR_EXQ_FREEPG_V1_8814B(x) ((x) & (~BITS_EXQ_FREEPG_V1_8814B)) +#define BIT_GET_EXQ_FREEPG_V1_8814B(x) \ + (((x) >> BIT_SHIFT_EXQ_FREEPG_V1_8814B) & BIT_MASK_EXQ_FREEPG_V1_8814B) +#define BIT_SET_EXQ_FREEPG_V1_8814B(x, v) \ + (BIT_CLEAR_EXQ_FREEPG_V1_8814B(x) | BIT_EXQ_FREEPG_V1_8814B(v)) + +/* 2 REG_SDIO_HTSFR_INFO_8814B */ + +#define BIT_SHIFT_HTSFR1_8814B 16 +#define BIT_MASK_HTSFR1_8814B 0xffff +#define BIT_HTSFR1_8814B(x) \ + (((x) & BIT_MASK_HTSFR1_8814B) << BIT_SHIFT_HTSFR1_8814B) +#define BITS_HTSFR1_8814B (BIT_MASK_HTSFR1_8814B << BIT_SHIFT_HTSFR1_8814B) +#define BIT_CLEAR_HTSFR1_8814B(x) ((x) & (~BITS_HTSFR1_8814B)) +#define BIT_GET_HTSFR1_8814B(x) \ + (((x) >> BIT_SHIFT_HTSFR1_8814B) & BIT_MASK_HTSFR1_8814B) +#define BIT_SET_HTSFR1_8814B(x, v) \ + (BIT_CLEAR_HTSFR1_8814B(x) | BIT_HTSFR1_8814B(v)) + +#define BIT_SHIFT_HTSFR0_8814B 0 +#define BIT_MASK_HTSFR0_8814B 0xffff +#define BIT_HTSFR0_8814B(x) \ + (((x) & BIT_MASK_HTSFR0_8814B) << BIT_SHIFT_HTSFR0_8814B) +#define BITS_HTSFR0_8814B (BIT_MASK_HTSFR0_8814B << BIT_SHIFT_HTSFR0_8814B) +#define BIT_CLEAR_HTSFR0_8814B(x) ((x) & (~BITS_HTSFR0_8814B)) +#define BIT_GET_HTSFR0_8814B(x) \ + (((x) >> BIT_SHIFT_HTSFR0_8814B) & BIT_MASK_HTSFR0_8814B) +#define BIT_SET_HTSFR0_8814B(x, v) \ + (BIT_CLEAR_HTSFR0_8814B(x) | BIT_HTSFR0_8814B(v)) + +/* 2 REG_SDIO_HCPWM1_V2_8814B */ +#define BIT_TOGGLE_8814B BIT(7) +#define BIT_CUR_PS_8814B BIT(0) + +/* 2 REG_SDIO_HCPWM2_V2_8814B */ + +/* 2 REG_SDIO_INDIRECT_REG_CFG_8814B */ +#define BIT_INDIRECT_REG_RDY_8814B BIT(20) +#define BIT_INDIRECT_REG_R_8814B BIT(19) +#define BIT_INDIRECT_REG_W_8814B BIT(18) + +#define BIT_SHIFT_INDIRECT_REG_SIZE_8814B 16 +#define BIT_MASK_INDIRECT_REG_SIZE_8814B 0x3 +#define BIT_INDIRECT_REG_SIZE_8814B(x) \ + (((x) & BIT_MASK_INDIRECT_REG_SIZE_8814B) \ + << BIT_SHIFT_INDIRECT_REG_SIZE_8814B) +#define BITS_INDIRECT_REG_SIZE_8814B \ + (BIT_MASK_INDIRECT_REG_SIZE_8814B << BIT_SHIFT_INDIRECT_REG_SIZE_8814B) +#define BIT_CLEAR_INDIRECT_REG_SIZE_8814B(x) \ + ((x) & (~BITS_INDIRECT_REG_SIZE_8814B)) +#define BIT_GET_INDIRECT_REG_SIZE_8814B(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE_8814B) & \ + BIT_MASK_INDIRECT_REG_SIZE_8814B) +#define BIT_SET_INDIRECT_REG_SIZE_8814B(x, v) \ + (BIT_CLEAR_INDIRECT_REG_SIZE_8814B(x) | BIT_INDIRECT_REG_SIZE_8814B(v)) + +#define BIT_SHIFT_INDIRECT_REG_ADDR_8814B 0 +#define BIT_MASK_INDIRECT_REG_ADDR_8814B 0xffff +#define BIT_INDIRECT_REG_ADDR_8814B(x) \ + (((x) & BIT_MASK_INDIRECT_REG_ADDR_8814B) \ + << BIT_SHIFT_INDIRECT_REG_ADDR_8814B) +#define BITS_INDIRECT_REG_ADDR_8814B \ + (BIT_MASK_INDIRECT_REG_ADDR_8814B << BIT_SHIFT_INDIRECT_REG_ADDR_8814B) +#define BIT_CLEAR_INDIRECT_REG_ADDR_8814B(x) \ + ((x) & (~BITS_INDIRECT_REG_ADDR_8814B)) +#define BIT_GET_INDIRECT_REG_ADDR_8814B(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR_8814B) & \ + BIT_MASK_INDIRECT_REG_ADDR_8814B) +#define BIT_SET_INDIRECT_REG_ADDR_8814B(x, v) \ + (BIT_CLEAR_INDIRECT_REG_ADDR_8814B(x) | BIT_INDIRECT_REG_ADDR_8814B(v)) + +/* 2 REG_SDIO_INDIRECT_REG_DATA_8814B */ + +#define BIT_SHIFT_INDIRECT_REG_DATA_8814B 0 +#define BIT_MASK_INDIRECT_REG_DATA_8814B 0xffffffffL +#define BIT_INDIRECT_REG_DATA_8814B(x) \ + (((x) & BIT_MASK_INDIRECT_REG_DATA_8814B) \ + << BIT_SHIFT_INDIRECT_REG_DATA_8814B) +#define BITS_INDIRECT_REG_DATA_8814B \ + (BIT_MASK_INDIRECT_REG_DATA_8814B << BIT_SHIFT_INDIRECT_REG_DATA_8814B) +#define BIT_CLEAR_INDIRECT_REG_DATA_8814B(x) \ + ((x) & (~BITS_INDIRECT_REG_DATA_8814B)) +#define BIT_GET_INDIRECT_REG_DATA_8814B(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_DATA_8814B) & \ + BIT_MASK_INDIRECT_REG_DATA_8814B) +#define BIT_SET_INDIRECT_REG_DATA_8814B(x, v) \ + (BIT_CLEAR_INDIRECT_REG_DATA_8814B(x) | BIT_INDIRECT_REG_DATA_8814B(v)) + +/* 2 REG_SDIO_H2C_8814B */ + +#define BIT_SHIFT_SDIO_H2C_MSG_8814B 0 +#define BIT_MASK_SDIO_H2C_MSG_8814B 0xffffffffL +#define BIT_SDIO_H2C_MSG_8814B(x) \ + (((x) & BIT_MASK_SDIO_H2C_MSG_8814B) << BIT_SHIFT_SDIO_H2C_MSG_8814B) +#define BITS_SDIO_H2C_MSG_8814B \ + (BIT_MASK_SDIO_H2C_MSG_8814B << BIT_SHIFT_SDIO_H2C_MSG_8814B) +#define BIT_CLEAR_SDIO_H2C_MSG_8814B(x) ((x) & (~BITS_SDIO_H2C_MSG_8814B)) +#define BIT_GET_SDIO_H2C_MSG_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_H2C_MSG_8814B) & BIT_MASK_SDIO_H2C_MSG_8814B) +#define BIT_SET_SDIO_H2C_MSG_8814B(x, v) \ + (BIT_CLEAR_SDIO_H2C_MSG_8814B(x) | BIT_SDIO_H2C_MSG_8814B(v)) + +/* 2 REG_SDIO_C2H_8814B */ + +#define BIT_SHIFT_SDIO_C2H_MSG_8814B 0 +#define BIT_MASK_SDIO_C2H_MSG_8814B 0xffffffffL +#define BIT_SDIO_C2H_MSG_8814B(x) \ + (((x) & BIT_MASK_SDIO_C2H_MSG_8814B) << BIT_SHIFT_SDIO_C2H_MSG_8814B) +#define BITS_SDIO_C2H_MSG_8814B \ + (BIT_MASK_SDIO_C2H_MSG_8814B << BIT_SHIFT_SDIO_C2H_MSG_8814B) +#define BIT_CLEAR_SDIO_C2H_MSG_8814B(x) ((x) & (~BITS_SDIO_C2H_MSG_8814B)) +#define BIT_GET_SDIO_C2H_MSG_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_C2H_MSG_8814B) & BIT_MASK_SDIO_C2H_MSG_8814B) +#define BIT_SET_SDIO_C2H_MSG_8814B(x, v) \ + (BIT_CLEAR_SDIO_C2H_MSG_8814B(x) | BIT_SDIO_C2H_MSG_8814B(v)) + +/* 2 REG_SDIO_HRPWM1_8814B */ +#define BIT_TOGGLE_8814B BIT(7) +#define BIT_ACK_8814B BIT(6) +#define BIT_REQ_PS_8814B BIT(0) + +/* 2 REG_SDIO_HRPWM2_8814B */ + +/* 2 REG_SDIO_HPS_CLKR_8814B */ + +/* 2 REG_SDIO_BUS_CTRL_8814B */ +#define BIT_PAD_CLK_XHGE_EN_8814B BIT(3) +#define BIT_INTER_CLK_EN_8814B BIT(2) +#define BIT_EN_RPT_TXCRC_8814B BIT(1) +#define BIT_DIS_RXDMA_STS_8814B BIT(0) + +/* 2 REG_SDIO_HSUS_CTRL_8814B */ +#define BIT_INTR_CTRL_8814B BIT(4) +#define BIT_SDIO_VOLTAGE_8814B BIT(3) +#define BIT_BYPASS_INIT_8814B BIT(2) +#define BIT_HCI_RESUME_RDY_8814B BIT(1) +#define BIT_HCI_SUS_REQ_8814B BIT(0) + +/* 2 REG_SDIO_RESPONSE_TIMER_8814B */ + +#define BIT_SHIFT_CMDIN_2RESP_TIMER_8814B 0 +#define BIT_MASK_CMDIN_2RESP_TIMER_8814B 0xffff +#define BIT_CMDIN_2RESP_TIMER_8814B(x) \ + (((x) & BIT_MASK_CMDIN_2RESP_TIMER_8814B) \ + << BIT_SHIFT_CMDIN_2RESP_TIMER_8814B) +#define BITS_CMDIN_2RESP_TIMER_8814B \ + (BIT_MASK_CMDIN_2RESP_TIMER_8814B << BIT_SHIFT_CMDIN_2RESP_TIMER_8814B) +#define BIT_CLEAR_CMDIN_2RESP_TIMER_8814B(x) \ + ((x) & (~BITS_CMDIN_2RESP_TIMER_8814B)) +#define BIT_GET_CMDIN_2RESP_TIMER_8814B(x) \ + (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER_8814B) & \ + BIT_MASK_CMDIN_2RESP_TIMER_8814B) +#define BIT_SET_CMDIN_2RESP_TIMER_8814B(x, v) \ + (BIT_CLEAR_CMDIN_2RESP_TIMER_8814B(x) | BIT_CMDIN_2RESP_TIMER_8814B(v)) + +/* 2 REG_SDIO_CMD_CRC_8814B */ + +#define BIT_SHIFT_SDIO_CMD_CRC_V1_8814B 0 +#define BIT_MASK_SDIO_CMD_CRC_V1_8814B 0xff +#define BIT_SDIO_CMD_CRC_V1_8814B(x) \ + (((x) & BIT_MASK_SDIO_CMD_CRC_V1_8814B) \ + << BIT_SHIFT_SDIO_CMD_CRC_V1_8814B) +#define BITS_SDIO_CMD_CRC_V1_8814B \ + (BIT_MASK_SDIO_CMD_CRC_V1_8814B << BIT_SHIFT_SDIO_CMD_CRC_V1_8814B) +#define BIT_CLEAR_SDIO_CMD_CRC_V1_8814B(x) ((x) & (~BITS_SDIO_CMD_CRC_V1_8814B)) +#define BIT_GET_SDIO_CMD_CRC_V1_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1_8814B) & \ + BIT_MASK_SDIO_CMD_CRC_V1_8814B) +#define BIT_SET_SDIO_CMD_CRC_V1_8814B(x, v) \ + (BIT_CLEAR_SDIO_CMD_CRC_V1_8814B(x) | BIT_SDIO_CMD_CRC_V1_8814B(v)) + +/* 2 REG_SDIO_HSISR_8814B */ +#define BIT_DRV_WLAN_INT_CLR_8814B BIT(1) +#define BIT_DRV_WLAN_INT_8814B BIT(0) + +/* 2 REG_SDIO_ERR_RPT_8814B */ +#define BIT_HR_FF_OVF_8814B BIT(6) +#define BIT_HR_FF_UDN_8814B BIT(5) +#define BIT_TXDMA_BUSY_ERR_8814B BIT(4) +#define BIT_TXDMA_VLD_ERR_8814B BIT(3) +#define BIT_QSEL_UNKNOWN_ERR_8814B BIT(2) +#define BIT_QSEL_MIS_ERR_8814B BIT(1) +#define BIT_SDIO_OVERRD_ERR_8814B BIT(0) + +/* 2 REG_SDIO_CMD_ERRCNT_8814B */ + +#define BIT_SHIFT_CMD_CRC_ERR_CNT_8814B 0 +#define BIT_MASK_CMD_CRC_ERR_CNT_8814B 0xff +#define BIT_CMD_CRC_ERR_CNT_8814B(x) \ + (((x) & BIT_MASK_CMD_CRC_ERR_CNT_8814B) \ + << BIT_SHIFT_CMD_CRC_ERR_CNT_8814B) +#define BITS_CMD_CRC_ERR_CNT_8814B \ + (BIT_MASK_CMD_CRC_ERR_CNT_8814B << BIT_SHIFT_CMD_CRC_ERR_CNT_8814B) +#define BIT_CLEAR_CMD_CRC_ERR_CNT_8814B(x) ((x) & (~BITS_CMD_CRC_ERR_CNT_8814B)) +#define BIT_GET_CMD_CRC_ERR_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT_8814B) & \ + BIT_MASK_CMD_CRC_ERR_CNT_8814B) +#define BIT_SET_CMD_CRC_ERR_CNT_8814B(x, v) \ + (BIT_CLEAR_CMD_CRC_ERR_CNT_8814B(x) | BIT_CMD_CRC_ERR_CNT_8814B(v)) + +/* 2 REG_SDIO_DATA_ERRCNT_8814B */ + +#define BIT_SHIFT_DATA_CRC_ERR_CNT_8814B 0 +#define BIT_MASK_DATA_CRC_ERR_CNT_8814B 0xff +#define BIT_DATA_CRC_ERR_CNT_8814B(x) \ + (((x) & BIT_MASK_DATA_CRC_ERR_CNT_8814B) \ + << BIT_SHIFT_DATA_CRC_ERR_CNT_8814B) +#define BITS_DATA_CRC_ERR_CNT_8814B \ + (BIT_MASK_DATA_CRC_ERR_CNT_8814B << BIT_SHIFT_DATA_CRC_ERR_CNT_8814B) +#define BIT_CLEAR_DATA_CRC_ERR_CNT_8814B(x) \ + ((x) & (~BITS_DATA_CRC_ERR_CNT_8814B)) +#define BIT_GET_DATA_CRC_ERR_CNT_8814B(x) \ + (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT_8814B) & \ + BIT_MASK_DATA_CRC_ERR_CNT_8814B) +#define BIT_SET_DATA_CRC_ERR_CNT_8814B(x, v) \ + (BIT_CLEAR_DATA_CRC_ERR_CNT_8814B(x) | BIT_DATA_CRC_ERR_CNT_8814B(v)) + +/* 2 REG_SDIO_CMD_ERR_CONTENT_8814B */ + +#define BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8814B 0 +#define BIT_MASK_SDIO_CMD_ERR_CONTENT_8814B 0xffffffffffL +#define BIT_SDIO_CMD_ERR_CONTENT_8814B(x) \ + (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT_8814B) \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8814B) +#define BITS_SDIO_CMD_ERR_CONTENT_8814B \ + (BIT_MASK_SDIO_CMD_ERR_CONTENT_8814B \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8814B) +#define BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8814B(x) \ + ((x) & (~BITS_SDIO_CMD_ERR_CONTENT_8814B)) +#define BIT_GET_SDIO_CMD_ERR_CONTENT_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8814B) & \ + BIT_MASK_SDIO_CMD_ERR_CONTENT_8814B) +#define BIT_SET_SDIO_CMD_ERR_CONTENT_8814B(x, v) \ + (BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8814B(x) | \ + BIT_SDIO_CMD_ERR_CONTENT_8814B(v)) + +/* 2 REG_SDIO_CRC_ERR_IDX_8814B */ +#define BIT_D3_CRC_ERR_8814B BIT(4) +#define BIT_D2_CRC_ERR_8814B BIT(3) +#define BIT_D1_CRC_ERR_8814B BIT(2) +#define BIT_D0_CRC_ERR_8814B BIT(1) +#define BIT_CMD_CRC_ERR_8814B BIT(0) + +/* 2 REG_SDIO_DATA_CRC_8814B */ + +#define BIT_SHIFT_SDIO_DATA_CRC_8814B 0 +#define BIT_MASK_SDIO_DATA_CRC_8814B 0xffff +#define BIT_SDIO_DATA_CRC_8814B(x) \ + (((x) & BIT_MASK_SDIO_DATA_CRC_8814B) << BIT_SHIFT_SDIO_DATA_CRC_8814B) +#define BITS_SDIO_DATA_CRC_8814B \ + (BIT_MASK_SDIO_DATA_CRC_8814B << BIT_SHIFT_SDIO_DATA_CRC_8814B) +#define BIT_CLEAR_SDIO_DATA_CRC_8814B(x) ((x) & (~BITS_SDIO_DATA_CRC_8814B)) +#define BIT_GET_SDIO_DATA_CRC_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_CRC_8814B) & BIT_MASK_SDIO_DATA_CRC_8814B) +#define BIT_SET_SDIO_DATA_CRC_8814B(x, v) \ + (BIT_CLEAR_SDIO_DATA_CRC_8814B(x) | BIT_SDIO_DATA_CRC_8814B(v)) + +/* 2 REG_SDIO_DATA_REPLY_TIME_8814B */ + +#define BIT_SHIFT_SDIO_DATA_REPLY_TIME_8814B 0 +#define BIT_MASK_SDIO_DATA_REPLY_TIME_8814B 0x7 +#define BIT_SDIO_DATA_REPLY_TIME_8814B(x) \ + (((x) & BIT_MASK_SDIO_DATA_REPLY_TIME_8814B) \ + << BIT_SHIFT_SDIO_DATA_REPLY_TIME_8814B) +#define BITS_SDIO_DATA_REPLY_TIME_8814B \ + (BIT_MASK_SDIO_DATA_REPLY_TIME_8814B \ + << BIT_SHIFT_SDIO_DATA_REPLY_TIME_8814B) +#define BIT_CLEAR_SDIO_DATA_REPLY_TIME_8814B(x) \ + ((x) & (~BITS_SDIO_DATA_REPLY_TIME_8814B)) +#define BIT_GET_SDIO_DATA_REPLY_TIME_8814B(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_REPLY_TIME_8814B) & \ + BIT_MASK_SDIO_DATA_REPLY_TIME_8814B) +#define BIT_SET_SDIO_DATA_REPLY_TIME_8814B(x, v) \ + (BIT_CLEAR_SDIO_DATA_REPLY_TIME_8814B(x) | \ + BIT_SDIO_DATA_REPLY_TIME_8814B(v)) + +#endif diff --git a/hal/halmac/halmac_bit_8821c.h b/hal/halmac/halmac_bit_8821c.h new file mode 100644 index 0000000..d9550a2 --- /dev/null +++ b/hal/halmac/halmac_bit_8821c.h @@ -0,0 +1,19483 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_BIT_8821C_H +#define __INC_HALMAC_BIT_8821C_H + +#define CPU_OPT_WIDTH 0x1F + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_SYS_ISO_CTRL_8821C */ +#define BIT_PWC_EV12V_8821C BIT(15) +#define BIT_PWC_EV25V_8821C BIT(14) +#define BIT_PA33V_EN_8821C BIT(13) +#define BIT_PA12V_EN_8821C BIT(12) +#define BIT_UA33V_EN_8821C BIT(11) +#define BIT_UA12V_EN_8821C BIT(10) +#define BIT_ISO_RFDIO_8821C BIT(9) +#define BIT_ISO_EB2CORE_8821C BIT(8) +#define BIT_ISO_DIOE_8821C BIT(7) +#define BIT_ISO_WLPON2PP_8821C BIT(6) +#define BIT_ISO_IP2MAC_WA2PP_8821C BIT(5) +#define BIT_ISO_PD2CORE_8821C BIT(4) +#define BIT_ISO_PA2PCIE_8821C BIT(3) +#define BIT_ISO_UD2CORE_8821C BIT(2) +#define BIT_ISO_UA2USB_8821C BIT(1) +#define BIT_ISO_WD2PP_8821C BIT(0) + +/* 2 REG_SYS_FUNC_EN_8821C */ +#define BIT_FEN_MREGEN_8821C BIT(15) +#define BIT_FEN_HWPDN_8821C BIT(14) +#define BIT_EN_25_1_8821C BIT(13) +#define BIT_FEN_ELDR_8821C BIT(12) +#define BIT_FEN_DCORE_8821C BIT(11) +#define BIT_FEN_CPUEN_8821C BIT(10) +#define BIT_FEN_DIOE_8821C BIT(9) +#define BIT_FEN_PCIED_8821C BIT(8) +#define BIT_FEN_PPLL_8821C BIT(7) +#define BIT_FEN_PCIEA_8821C BIT(6) +#define BIT_FEN_DIO_PCIE_8821C BIT(5) +#define BIT_FEN_USBD_8821C BIT(4) +#define BIT_FEN_UPLL_8821C BIT(3) +#define BIT_FEN_USBA_8821C BIT(2) +#define BIT_FEN_BB_GLB_RSTN_8821C BIT(1) +#define BIT_FEN_BBRSTB_8821C BIT(0) + +/* 2 REG_SYS_PW_CTRL_8821C */ +#define BIT_SOP_EABM_8821C BIT(31) +#define BIT_SOP_ACKF_8821C BIT(30) +#define BIT_SOP_ERCK_8821C BIT(29) +#define BIT_SOP_ESWR_8821C BIT(28) +#define BIT_SOP_PWMM_8821C BIT(27) +#define BIT_SOP_EECK_8821C BIT(26) +#define BIT_SOP_EXTL_8821C BIT(24) +#define BIT_SYM_OP_RING_12M_8821C BIT(22) +#define BIT_ROP_SWPR_8821C BIT(21) +#define BIT_DIS_HW_LPLDM_8821C BIT(20) +#define BIT_OPT_SWRST_WLMCU_8821C BIT(19) +#define BIT_RDY_SYSPWR_8821C BIT(17) +#define BIT_EN_WLON_8821C BIT(16) +#define BIT_APDM_HPDN_8821C BIT(15) +#define BIT_AFSM_PCIE_SUS_EN_8821C BIT(12) +#define BIT_AFSM_WLSUS_EN_8821C BIT(11) +#define BIT_APFM_SWLPS_8821C BIT(10) +#define BIT_APFM_OFFMAC_8821C BIT(9) +#define BIT_APFN_ONMAC_8821C BIT(8) +#define BIT_CHIP_PDN_EN_8821C BIT(7) +#define BIT_RDY_MACDIS_8821C BIT(6) +#define BIT_RING_CLK_12M_EN_8821C BIT(4) +#define BIT_PFM_WOWL_8821C BIT(3) +#define BIT_PFM_LDKP_8821C BIT(2) +#define BIT_WL_HCI_ALD_8821C BIT(1) +#define BIT_PFM_LDALL_8821C BIT(0) + +/* 2 REG_SYS_CLK_CTRL_8821C */ +#define BIT_LDO_DUMMY_8821C BIT(15) +#define BIT_CPU_CLK_EN_8821C BIT(14) +#define BIT_SYMREG_CLK_EN_8821C BIT(13) +#define BIT_HCI_CLK_EN_8821C BIT(12) +#define BIT_MAC_CLK_EN_8821C BIT(11) +#define BIT_SEC_CLK_EN_8821C BIT(10) +#define BIT_PHY_SSC_RSTB_8821C BIT(9) +#define BIT_EXT_32K_EN_8821C BIT(8) +#define BIT_WL_CLK_TEST_8821C BIT(7) +#define BIT_OP_SPS_PWM_EN_8821C BIT(6) +#define BIT_LOADER_CLK_EN_8821C BIT(5) +#define BIT_MACSLP_8821C BIT(4) +#define BIT_WAKEPAD_EN_8821C BIT(3) +#define BIT_ROMD16V_EN_8821C BIT(2) +#define BIT_CKANA12M_EN_8821C BIT(1) +#define BIT_CNTD16V_EN_8821C BIT(0) + +/* 2 REG_SYS_EEPROM_CTRL_8821C */ + +#define BIT_SHIFT_VPDIDX_8821C 8 +#define BIT_MASK_VPDIDX_8821C 0xff +#define BIT_VPDIDX_8821C(x) \ + (((x) & BIT_MASK_VPDIDX_8821C) << BIT_SHIFT_VPDIDX_8821C) +#define BITS_VPDIDX_8821C (BIT_MASK_VPDIDX_8821C << BIT_SHIFT_VPDIDX_8821C) +#define BIT_CLEAR_VPDIDX_8821C(x) ((x) & (~BITS_VPDIDX_8821C)) +#define BIT_GET_VPDIDX_8821C(x) \ + (((x) >> BIT_SHIFT_VPDIDX_8821C) & BIT_MASK_VPDIDX_8821C) +#define BIT_SET_VPDIDX_8821C(x, v) \ + (BIT_CLEAR_VPDIDX_8821C(x) | BIT_VPDIDX_8821C(v)) + +#define BIT_SHIFT_EEM1_0_8821C 6 +#define BIT_MASK_EEM1_0_8821C 0x3 +#define BIT_EEM1_0_8821C(x) \ + (((x) & BIT_MASK_EEM1_0_8821C) << BIT_SHIFT_EEM1_0_8821C) +#define BITS_EEM1_0_8821C (BIT_MASK_EEM1_0_8821C << BIT_SHIFT_EEM1_0_8821C) +#define BIT_CLEAR_EEM1_0_8821C(x) ((x) & (~BITS_EEM1_0_8821C)) +#define BIT_GET_EEM1_0_8821C(x) \ + (((x) >> BIT_SHIFT_EEM1_0_8821C) & BIT_MASK_EEM1_0_8821C) +#define BIT_SET_EEM1_0_8821C(x, v) \ + (BIT_CLEAR_EEM1_0_8821C(x) | BIT_EEM1_0_8821C(v)) + +#define BIT_AUTOLOAD_SUS_8821C BIT(5) +#define BIT_EERPOMSEL_8821C BIT(4) +#define BIT_EECS_V1_8821C BIT(3) +#define BIT_EESK_V1_8821C BIT(2) +#define BIT_EEDI_V1_8821C BIT(1) +#define BIT_EEDO_V1_8821C BIT(0) + +/* 2 REG_EE_VPD_8821C */ + +#define BIT_SHIFT_VPD_DATA_8821C 0 +#define BIT_MASK_VPD_DATA_8821C 0xffffffffL +#define BIT_VPD_DATA_8821C(x) \ + (((x) & BIT_MASK_VPD_DATA_8821C) << BIT_SHIFT_VPD_DATA_8821C) +#define BITS_VPD_DATA_8821C \ + (BIT_MASK_VPD_DATA_8821C << BIT_SHIFT_VPD_DATA_8821C) +#define BIT_CLEAR_VPD_DATA_8821C(x) ((x) & (~BITS_VPD_DATA_8821C)) +#define BIT_GET_VPD_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_VPD_DATA_8821C) & BIT_MASK_VPD_DATA_8821C) +#define BIT_SET_VPD_DATA_8821C(x, v) \ + (BIT_CLEAR_VPD_DATA_8821C(x) | BIT_VPD_DATA_8821C(v)) + +/* 2 REG_SYS_SWR_CTRL1_8821C */ +#define BIT_C2_L_BIT0_8821C BIT(31) + +#define BIT_SHIFT_C1_L_8821C 29 +#define BIT_MASK_C1_L_8821C 0x3 +#define BIT_C1_L_8821C(x) (((x) & BIT_MASK_C1_L_8821C) << BIT_SHIFT_C1_L_8821C) +#define BITS_C1_L_8821C (BIT_MASK_C1_L_8821C << BIT_SHIFT_C1_L_8821C) +#define BIT_CLEAR_C1_L_8821C(x) ((x) & (~BITS_C1_L_8821C)) +#define BIT_GET_C1_L_8821C(x) \ + (((x) >> BIT_SHIFT_C1_L_8821C) & BIT_MASK_C1_L_8821C) +#define BIT_SET_C1_L_8821C(x, v) (BIT_CLEAR_C1_L_8821C(x) | BIT_C1_L_8821C(v)) + +#define BIT_SHIFT_REG_FREQ_L_8821C 25 +#define BIT_MASK_REG_FREQ_L_8821C 0x7 +#define BIT_REG_FREQ_L_8821C(x) \ + (((x) & BIT_MASK_REG_FREQ_L_8821C) << BIT_SHIFT_REG_FREQ_L_8821C) +#define BITS_REG_FREQ_L_8821C \ + (BIT_MASK_REG_FREQ_L_8821C << BIT_SHIFT_REG_FREQ_L_8821C) +#define BIT_CLEAR_REG_FREQ_L_8821C(x) ((x) & (~BITS_REG_FREQ_L_8821C)) +#define BIT_GET_REG_FREQ_L_8821C(x) \ + (((x) >> BIT_SHIFT_REG_FREQ_L_8821C) & BIT_MASK_REG_FREQ_L_8821C) +#define BIT_SET_REG_FREQ_L_8821C(x, v) \ + (BIT_CLEAR_REG_FREQ_L_8821C(x) | BIT_REG_FREQ_L_8821C(v)) + +#define BIT_REG_EN_DUTY_8821C BIT(24) + +#define BIT_SHIFT_REG_MODE_8821C 22 +#define BIT_MASK_REG_MODE_8821C 0x3 +#define BIT_REG_MODE_8821C(x) \ + (((x) & BIT_MASK_REG_MODE_8821C) << BIT_SHIFT_REG_MODE_8821C) +#define BITS_REG_MODE_8821C \ + (BIT_MASK_REG_MODE_8821C << BIT_SHIFT_REG_MODE_8821C) +#define BIT_CLEAR_REG_MODE_8821C(x) ((x) & (~BITS_REG_MODE_8821C)) +#define BIT_GET_REG_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_REG_MODE_8821C) & BIT_MASK_REG_MODE_8821C) +#define BIT_SET_REG_MODE_8821C(x, v) \ + (BIT_CLEAR_REG_MODE_8821C(x) | BIT_REG_MODE_8821C(v)) + +#define BIT_REG_EN_SP_8821C BIT(21) +#define BIT_REG_AUTO_L_8821C BIT(20) +#define BIT_SW18_SELD_BIT0_8821C BIT(19) +#define BIT_SW18_POWOCP_8821C BIT(18) + +#define BIT_SHIFT_OCP_L1_8821C 15 +#define BIT_MASK_OCP_L1_8821C 0x7 +#define BIT_OCP_L1_8821C(x) \ + (((x) & BIT_MASK_OCP_L1_8821C) << BIT_SHIFT_OCP_L1_8821C) +#define BITS_OCP_L1_8821C (BIT_MASK_OCP_L1_8821C << BIT_SHIFT_OCP_L1_8821C) +#define BIT_CLEAR_OCP_L1_8821C(x) ((x) & (~BITS_OCP_L1_8821C)) +#define BIT_GET_OCP_L1_8821C(x) \ + (((x) >> BIT_SHIFT_OCP_L1_8821C) & BIT_MASK_OCP_L1_8821C) +#define BIT_SET_OCP_L1_8821C(x, v) \ + (BIT_CLEAR_OCP_L1_8821C(x) | BIT_OCP_L1_8821C(v)) + +#define BIT_SHIFT_CF_L_8821C 13 +#define BIT_MASK_CF_L_8821C 0x3 +#define BIT_CF_L_8821C(x) (((x) & BIT_MASK_CF_L_8821C) << BIT_SHIFT_CF_L_8821C) +#define BITS_CF_L_8821C (BIT_MASK_CF_L_8821C << BIT_SHIFT_CF_L_8821C) +#define BIT_CLEAR_CF_L_8821C(x) ((x) & (~BITS_CF_L_8821C)) +#define BIT_GET_CF_L_8821C(x) \ + (((x) >> BIT_SHIFT_CF_L_8821C) & BIT_MASK_CF_L_8821C) +#define BIT_SET_CF_L_8821C(x, v) (BIT_CLEAR_CF_L_8821C(x) | BIT_CF_L_8821C(v)) + +#define BIT_SW18_FPWM_8821C BIT(11) +#define BIT_SW18_SWEN_8821C BIT(9) +#define BIT_SW18_LDEN_8821C BIT(8) +#define BIT_MAC_ID_EN_8821C BIT(7) +#define BIT_AFE_BGEN_8821C BIT(0) + +/* 2 REG_SYS_SWR_CTRL2_8821C */ +#define BIT_POW_ZCD_L_8821C BIT(31) +#define BIT_AUTOZCD_L_8821C BIT(30) + +#define BIT_SHIFT_REG_DELAY_8821C 28 +#define BIT_MASK_REG_DELAY_8821C 0x3 +#define BIT_REG_DELAY_8821C(x) \ + (((x) & BIT_MASK_REG_DELAY_8821C) << BIT_SHIFT_REG_DELAY_8821C) +#define BITS_REG_DELAY_8821C \ + (BIT_MASK_REG_DELAY_8821C << BIT_SHIFT_REG_DELAY_8821C) +#define BIT_CLEAR_REG_DELAY_8821C(x) ((x) & (~BITS_REG_DELAY_8821C)) +#define BIT_GET_REG_DELAY_8821C(x) \ + (((x) >> BIT_SHIFT_REG_DELAY_8821C) & BIT_MASK_REG_DELAY_8821C) +#define BIT_SET_REG_DELAY_8821C(x, v) \ + (BIT_CLEAR_REG_DELAY_8821C(x) | BIT_REG_DELAY_8821C(v)) + +#define BIT_SHIFT_V15ADJ_L1_V1_8821C 24 +#define BIT_MASK_V15ADJ_L1_V1_8821C 0x7 +#define BIT_V15ADJ_L1_V1_8821C(x) \ + (((x) & BIT_MASK_V15ADJ_L1_V1_8821C) << BIT_SHIFT_V15ADJ_L1_V1_8821C) +#define BITS_V15ADJ_L1_V1_8821C \ + (BIT_MASK_V15ADJ_L1_V1_8821C << BIT_SHIFT_V15ADJ_L1_V1_8821C) +#define BIT_CLEAR_V15ADJ_L1_V1_8821C(x) ((x) & (~BITS_V15ADJ_L1_V1_8821C)) +#define BIT_GET_V15ADJ_L1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_V1_8821C) & BIT_MASK_V15ADJ_L1_V1_8821C) +#define BIT_SET_V15ADJ_L1_V1_8821C(x, v) \ + (BIT_CLEAR_V15ADJ_L1_V1_8821C(x) | BIT_V15ADJ_L1_V1_8821C(v)) + +#define BIT_SHIFT_VOL_L1_V1_8821C 20 +#define BIT_MASK_VOL_L1_V1_8821C 0xf +#define BIT_VOL_L1_V1_8821C(x) \ + (((x) & BIT_MASK_VOL_L1_V1_8821C) << BIT_SHIFT_VOL_L1_V1_8821C) +#define BITS_VOL_L1_V1_8821C \ + (BIT_MASK_VOL_L1_V1_8821C << BIT_SHIFT_VOL_L1_V1_8821C) +#define BIT_CLEAR_VOL_L1_V1_8821C(x) ((x) & (~BITS_VOL_L1_V1_8821C)) +#define BIT_GET_VOL_L1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_VOL_L1_V1_8821C) & BIT_MASK_VOL_L1_V1_8821C) +#define BIT_SET_VOL_L1_V1_8821C(x, v) \ + (BIT_CLEAR_VOL_L1_V1_8821C(x) | BIT_VOL_L1_V1_8821C(v)) + +#define BIT_SHIFT_IN_L1_V1_8821C 17 +#define BIT_MASK_IN_L1_V1_8821C 0x7 +#define BIT_IN_L1_V1_8821C(x) \ + (((x) & BIT_MASK_IN_L1_V1_8821C) << BIT_SHIFT_IN_L1_V1_8821C) +#define BITS_IN_L1_V1_8821C \ + (BIT_MASK_IN_L1_V1_8821C << BIT_SHIFT_IN_L1_V1_8821C) +#define BIT_CLEAR_IN_L1_V1_8821C(x) ((x) & (~BITS_IN_L1_V1_8821C)) +#define BIT_GET_IN_L1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_IN_L1_V1_8821C) & BIT_MASK_IN_L1_V1_8821C) +#define BIT_SET_IN_L1_V1_8821C(x, v) \ + (BIT_CLEAR_IN_L1_V1_8821C(x) | BIT_IN_L1_V1_8821C(v)) + +#define BIT_SHIFT_TBOX_L1_8821C 15 +#define BIT_MASK_TBOX_L1_8821C 0x3 +#define BIT_TBOX_L1_8821C(x) \ + (((x) & BIT_MASK_TBOX_L1_8821C) << BIT_SHIFT_TBOX_L1_8821C) +#define BITS_TBOX_L1_8821C (BIT_MASK_TBOX_L1_8821C << BIT_SHIFT_TBOX_L1_8821C) +#define BIT_CLEAR_TBOX_L1_8821C(x) ((x) & (~BITS_TBOX_L1_8821C)) +#define BIT_GET_TBOX_L1_8821C(x) \ + (((x) >> BIT_SHIFT_TBOX_L1_8821C) & BIT_MASK_TBOX_L1_8821C) +#define BIT_SET_TBOX_L1_8821C(x, v) \ + (BIT_CLEAR_TBOX_L1_8821C(x) | BIT_TBOX_L1_8821C(v)) + +#define BIT_SW18_SEL_8821C BIT(13) + +/* 2 REG_NOT_VALID_8821C */ +#define BIT_SW18_SD_8821C BIT(10) + +#define BIT_SHIFT_R3_L_8821C 7 +#define BIT_MASK_R3_L_8821C 0x3 +#define BIT_R3_L_8821C(x) (((x) & BIT_MASK_R3_L_8821C) << BIT_SHIFT_R3_L_8821C) +#define BITS_R3_L_8821C (BIT_MASK_R3_L_8821C << BIT_SHIFT_R3_L_8821C) +#define BIT_CLEAR_R3_L_8821C(x) ((x) & (~BITS_R3_L_8821C)) +#define BIT_GET_R3_L_8821C(x) \ + (((x) >> BIT_SHIFT_R3_L_8821C) & BIT_MASK_R3_L_8821C) +#define BIT_SET_R3_L_8821C(x, v) (BIT_CLEAR_R3_L_8821C(x) | BIT_R3_L_8821C(v)) + +#define BIT_SHIFT_SW18_R2_8821C 5 +#define BIT_MASK_SW18_R2_8821C 0x3 +#define BIT_SW18_R2_8821C(x) \ + (((x) & BIT_MASK_SW18_R2_8821C) << BIT_SHIFT_SW18_R2_8821C) +#define BITS_SW18_R2_8821C (BIT_MASK_SW18_R2_8821C << BIT_SHIFT_SW18_R2_8821C) +#define BIT_CLEAR_SW18_R2_8821C(x) ((x) & (~BITS_SW18_R2_8821C)) +#define BIT_GET_SW18_R2_8821C(x) \ + (((x) >> BIT_SHIFT_SW18_R2_8821C) & BIT_MASK_SW18_R2_8821C) +#define BIT_SET_SW18_R2_8821C(x, v) \ + (BIT_CLEAR_SW18_R2_8821C(x) | BIT_SW18_R2_8821C(v)) + +#define BIT_SHIFT_SW18_R1_8821C 3 +#define BIT_MASK_SW18_R1_8821C 0x3 +#define BIT_SW18_R1_8821C(x) \ + (((x) & BIT_MASK_SW18_R1_8821C) << BIT_SHIFT_SW18_R1_8821C) +#define BITS_SW18_R1_8821C (BIT_MASK_SW18_R1_8821C << BIT_SHIFT_SW18_R1_8821C) +#define BIT_CLEAR_SW18_R1_8821C(x) ((x) & (~BITS_SW18_R1_8821C)) +#define BIT_GET_SW18_R1_8821C(x) \ + (((x) >> BIT_SHIFT_SW18_R1_8821C) & BIT_MASK_SW18_R1_8821C) +#define BIT_SET_SW18_R1_8821C(x, v) \ + (BIT_CLEAR_SW18_R1_8821C(x) | BIT_SW18_R1_8821C(v)) + +#define BIT_SHIFT_C3_L_C3_8821C 1 +#define BIT_MASK_C3_L_C3_8821C 0x3 +#define BIT_C3_L_C3_8821C(x) \ + (((x) & BIT_MASK_C3_L_C3_8821C) << BIT_SHIFT_C3_L_C3_8821C) +#define BITS_C3_L_C3_8821C (BIT_MASK_C3_L_C3_8821C << BIT_SHIFT_C3_L_C3_8821C) +#define BIT_CLEAR_C3_L_C3_8821C(x) ((x) & (~BITS_C3_L_C3_8821C)) +#define BIT_GET_C3_L_C3_8821C(x) \ + (((x) >> BIT_SHIFT_C3_L_C3_8821C) & BIT_MASK_C3_L_C3_8821C) +#define BIT_SET_C3_L_C3_8821C(x, v) \ + (BIT_CLEAR_C3_L_C3_8821C(x) | BIT_C3_L_C3_8821C(v)) + +#define BIT_C2_L_BIT1_8821C BIT(0) + +/* 2 REG_SYS_SWR_CTRL3_8821C */ +#define BIT_SPS18_OCP_DIS_8821C BIT(31) + +#define BIT_SHIFT_SPS18_OCP_TH_8821C 16 +#define BIT_MASK_SPS18_OCP_TH_8821C 0x7fff +#define BIT_SPS18_OCP_TH_8821C(x) \ + (((x) & BIT_MASK_SPS18_OCP_TH_8821C) << BIT_SHIFT_SPS18_OCP_TH_8821C) +#define BITS_SPS18_OCP_TH_8821C \ + (BIT_MASK_SPS18_OCP_TH_8821C << BIT_SHIFT_SPS18_OCP_TH_8821C) +#define BIT_CLEAR_SPS18_OCP_TH_8821C(x) ((x) & (~BITS_SPS18_OCP_TH_8821C)) +#define BIT_GET_SPS18_OCP_TH_8821C(x) \ + (((x) >> BIT_SHIFT_SPS18_OCP_TH_8821C) & BIT_MASK_SPS18_OCP_TH_8821C) +#define BIT_SET_SPS18_OCP_TH_8821C(x, v) \ + (BIT_CLEAR_SPS18_OCP_TH_8821C(x) | BIT_SPS18_OCP_TH_8821C(v)) + +#define BIT_SHIFT_OCP_WINDOW_8821C 0 +#define BIT_MASK_OCP_WINDOW_8821C 0xffff +#define BIT_OCP_WINDOW_8821C(x) \ + (((x) & BIT_MASK_OCP_WINDOW_8821C) << BIT_SHIFT_OCP_WINDOW_8821C) +#define BITS_OCP_WINDOW_8821C \ + (BIT_MASK_OCP_WINDOW_8821C << BIT_SHIFT_OCP_WINDOW_8821C) +#define BIT_CLEAR_OCP_WINDOW_8821C(x) ((x) & (~BITS_OCP_WINDOW_8821C)) +#define BIT_GET_OCP_WINDOW_8821C(x) \ + (((x) >> BIT_SHIFT_OCP_WINDOW_8821C) & BIT_MASK_OCP_WINDOW_8821C) +#define BIT_SET_OCP_WINDOW_8821C(x, v) \ + (BIT_CLEAR_OCP_WINDOW_8821C(x) | BIT_OCP_WINDOW_8821C(v)) + +/* 2 REG_RSV_CTRL_8821C */ +#define BIT_HREG_DBG_8821C BIT(23) +#define BIT_WLMCUIOIF_8821C BIT(8) +#define BIT_LOCK_ALL_EN_8821C BIT(7) +#define BIT_R_DIS_PRST_8821C BIT(6) +#define BIT_WLOCK_1C_B6_8821C BIT(5) +#define BIT_WLOCK_40_8821C BIT(4) +#define BIT_WLOCK_08_8821C BIT(3) +#define BIT_WLOCK_04_8821C BIT(2) +#define BIT_WLOCK_00_8821C BIT(1) +#define BIT_WLOCK_ALL_8821C BIT(0) + +/* 2 REG_RF_CTRL_8821C */ +#define BIT_RF_SDMRSTB_8821C BIT(2) +#define BIT_RF_RSTB_8821C BIT(1) +#define BIT_RF_EN_8821C BIT(0) + +/* 2 REG_AFE_LDO_CTRL_8821C */ + +#define BIT_SHIFT_LPLDH12_RSV_8821C 29 +#define BIT_MASK_LPLDH12_RSV_8821C 0x7 +#define BIT_LPLDH12_RSV_8821C(x) \ + (((x) & BIT_MASK_LPLDH12_RSV_8821C) << BIT_SHIFT_LPLDH12_RSV_8821C) +#define BITS_LPLDH12_RSV_8821C \ + (BIT_MASK_LPLDH12_RSV_8821C << BIT_SHIFT_LPLDH12_RSV_8821C) +#define BIT_CLEAR_LPLDH12_RSV_8821C(x) ((x) & (~BITS_LPLDH12_RSV_8821C)) +#define BIT_GET_LPLDH12_RSV_8821C(x) \ + (((x) >> BIT_SHIFT_LPLDH12_RSV_8821C) & BIT_MASK_LPLDH12_RSV_8821C) +#define BIT_SET_LPLDH12_RSV_8821C(x, v) \ + (BIT_CLEAR_LPLDH12_RSV_8821C(x) | BIT_LPLDH12_RSV_8821C(v)) + +#define BIT_LPLDH12_SLP_8821C BIT(28) + +#define BIT_SHIFT_LPLDH12_VADJ_8821C 24 +#define BIT_MASK_LPLDH12_VADJ_8821C 0xf +#define BIT_LPLDH12_VADJ_8821C(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_8821C) << BIT_SHIFT_LPLDH12_VADJ_8821C) +#define BITS_LPLDH12_VADJ_8821C \ + (BIT_MASK_LPLDH12_VADJ_8821C << BIT_SHIFT_LPLDH12_VADJ_8821C) +#define BIT_CLEAR_LPLDH12_VADJ_8821C(x) ((x) & (~BITS_LPLDH12_VADJ_8821C)) +#define BIT_GET_LPLDH12_VADJ_8821C(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_8821C) & BIT_MASK_LPLDH12_VADJ_8821C) +#define BIT_SET_LPLDH12_VADJ_8821C(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_8821C(x) | BIT_LPLDH12_VADJ_8821C(v)) + +#define BIT_PCIE_CALIB_EN_8821C BIT(17) +#define BIT_LDH12_EN_8821C BIT(16) +#define BIT_WLBBOFF_BIG_PWC_EN_8821C BIT(14) +#define BIT_WLBBOFF_SMALL_PWC_EN_8821C BIT(13) +#define BIT_WLMACOFF_BIG_PWC_EN_8821C BIT(12) +#define BIT_WLPON_PWC_EN_8821C BIT(11) +#define BIT_POW_REGU_P1_8821C BIT(10) +#define BIT_LDOV12W_EN_8821C BIT(8) +#define BIT_EX_XTAL_DRV_DIGI_8821C BIT(7) +#define BIT_EX_XTAL_DRV_USB_8821C BIT(6) +#define BIT_EX_XTAL_DRV_AFE_8821C BIT(5) +#define BIT_EX_XTAL_DRV_RF2_8821C BIT(4) +#define BIT_EX_XTAL_DRV_RF1_8821C BIT(3) +#define BIT_POW_REGU_P0_8821C BIT(2) + +/* 2 REG_NOT_VALID_8821C */ +#define BIT_POW_PLL_LDO_8821C BIT(0) + +/* 2 REG_AFE_CTRL1_8821C */ +#define BIT_AGPIO_GPE_8821C BIT(31) + +#define BIT_SHIFT_XTAL_CAP_XI_8821C 25 +#define BIT_MASK_XTAL_CAP_XI_8821C 0x3f +#define BIT_XTAL_CAP_XI_8821C(x) \ + (((x) & BIT_MASK_XTAL_CAP_XI_8821C) << BIT_SHIFT_XTAL_CAP_XI_8821C) +#define BITS_XTAL_CAP_XI_8821C \ + (BIT_MASK_XTAL_CAP_XI_8821C << BIT_SHIFT_XTAL_CAP_XI_8821C) +#define BIT_CLEAR_XTAL_CAP_XI_8821C(x) ((x) & (~BITS_XTAL_CAP_XI_8821C)) +#define BIT_GET_XTAL_CAP_XI_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_CAP_XI_8821C) & BIT_MASK_XTAL_CAP_XI_8821C) +#define BIT_SET_XTAL_CAP_XI_8821C(x, v) \ + (BIT_CLEAR_XTAL_CAP_XI_8821C(x) | BIT_XTAL_CAP_XI_8821C(v)) + +#define BIT_SHIFT_XTAL_DRV_DIGI_8821C 23 +#define BIT_MASK_XTAL_DRV_DIGI_8821C 0x3 +#define BIT_XTAL_DRV_DIGI_8821C(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI_8821C) << BIT_SHIFT_XTAL_DRV_DIGI_8821C) +#define BITS_XTAL_DRV_DIGI_8821C \ + (BIT_MASK_XTAL_DRV_DIGI_8821C << BIT_SHIFT_XTAL_DRV_DIGI_8821C) +#define BIT_CLEAR_XTAL_DRV_DIGI_8821C(x) ((x) & (~BITS_XTAL_DRV_DIGI_8821C)) +#define BIT_GET_XTAL_DRV_DIGI_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_8821C) & BIT_MASK_XTAL_DRV_DIGI_8821C) +#define BIT_SET_XTAL_DRV_DIGI_8821C(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI_8821C(x) | BIT_XTAL_DRV_DIGI_8821C(v)) + +#define BIT_XTAL_DRV_USB_BIT1_8821C BIT(22) + +#define BIT_SHIFT_MAC_CLK_SEL_8821C 20 +#define BIT_MASK_MAC_CLK_SEL_8821C 0x3 +#define BIT_MAC_CLK_SEL_8821C(x) \ + (((x) & BIT_MASK_MAC_CLK_SEL_8821C) << BIT_SHIFT_MAC_CLK_SEL_8821C) +#define BITS_MAC_CLK_SEL_8821C \ + (BIT_MASK_MAC_CLK_SEL_8821C << BIT_SHIFT_MAC_CLK_SEL_8821C) +#define BIT_CLEAR_MAC_CLK_SEL_8821C(x) ((x) & (~BITS_MAC_CLK_SEL_8821C)) +#define BIT_GET_MAC_CLK_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_MAC_CLK_SEL_8821C) & BIT_MASK_MAC_CLK_SEL_8821C) +#define BIT_SET_MAC_CLK_SEL_8821C(x, v) \ + (BIT_CLEAR_MAC_CLK_SEL_8821C(x) | BIT_MAC_CLK_SEL_8821C(v)) + +#define BIT_XTAL_DRV_USB_BIT0_8821C BIT(19) + +#define BIT_SHIFT_XTAL_DRV_AFE_8821C 17 +#define BIT_MASK_XTAL_DRV_AFE_8821C 0x3 +#define BIT_XTAL_DRV_AFE_8821C(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE_8821C) << BIT_SHIFT_XTAL_DRV_AFE_8821C) +#define BITS_XTAL_DRV_AFE_8821C \ + (BIT_MASK_XTAL_DRV_AFE_8821C << BIT_SHIFT_XTAL_DRV_AFE_8821C) +#define BIT_CLEAR_XTAL_DRV_AFE_8821C(x) ((x) & (~BITS_XTAL_DRV_AFE_8821C)) +#define BIT_GET_XTAL_DRV_AFE_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE_8821C) & BIT_MASK_XTAL_DRV_AFE_8821C) +#define BIT_SET_XTAL_DRV_AFE_8821C(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE_8821C(x) | BIT_XTAL_DRV_AFE_8821C(v)) + +#define BIT_SHIFT_XTAL_DRV_RF2_8821C 15 +#define BIT_MASK_XTAL_DRV_RF2_8821C 0x3 +#define BIT_XTAL_DRV_RF2_8821C(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2_8821C) << BIT_SHIFT_XTAL_DRV_RF2_8821C) +#define BITS_XTAL_DRV_RF2_8821C \ + (BIT_MASK_XTAL_DRV_RF2_8821C << BIT_SHIFT_XTAL_DRV_RF2_8821C) +#define BIT_CLEAR_XTAL_DRV_RF2_8821C(x) ((x) & (~BITS_XTAL_DRV_RF2_8821C)) +#define BIT_GET_XTAL_DRV_RF2_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2_8821C) & BIT_MASK_XTAL_DRV_RF2_8821C) +#define BIT_SET_XTAL_DRV_RF2_8821C(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2_8821C(x) | BIT_XTAL_DRV_RF2_8821C(v)) + +#define BIT_SHIFT_XTAL_DRV_RF1_8821C 13 +#define BIT_MASK_XTAL_DRV_RF1_8821C 0x3 +#define BIT_XTAL_DRV_RF1_8821C(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF1_8821C) << BIT_SHIFT_XTAL_DRV_RF1_8821C) +#define BITS_XTAL_DRV_RF1_8821C \ + (BIT_MASK_XTAL_DRV_RF1_8821C << BIT_SHIFT_XTAL_DRV_RF1_8821C) +#define BIT_CLEAR_XTAL_DRV_RF1_8821C(x) ((x) & (~BITS_XTAL_DRV_RF1_8821C)) +#define BIT_GET_XTAL_DRV_RF1_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF1_8821C) & BIT_MASK_XTAL_DRV_RF1_8821C) +#define BIT_SET_XTAL_DRV_RF1_8821C(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF1_8821C(x) | BIT_XTAL_DRV_RF1_8821C(v)) + +#define BIT_XTAL_DELAY_DIGI_8821C BIT(12) +#define BIT_XTAL_DELAY_USB_8821C BIT(11) +#define BIT_XTAL_DELAY_AFE_8821C BIT(10) + +#define BIT_SHIFT_XTAL_LDO_VREF_8821C 7 +#define BIT_MASK_XTAL_LDO_VREF_8821C 0x7 +#define BIT_XTAL_LDO_VREF_8821C(x) \ + (((x) & BIT_MASK_XTAL_LDO_VREF_8821C) << BIT_SHIFT_XTAL_LDO_VREF_8821C) +#define BITS_XTAL_LDO_VREF_8821C \ + (BIT_MASK_XTAL_LDO_VREF_8821C << BIT_SHIFT_XTAL_LDO_VREF_8821C) +#define BIT_CLEAR_XTAL_LDO_VREF_8821C(x) ((x) & (~BITS_XTAL_LDO_VREF_8821C)) +#define BIT_GET_XTAL_LDO_VREF_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_VREF_8821C) & BIT_MASK_XTAL_LDO_VREF_8821C) +#define BIT_SET_XTAL_LDO_VREF_8821C(x, v) \ + (BIT_CLEAR_XTAL_LDO_VREF_8821C(x) | BIT_XTAL_LDO_VREF_8821C(v)) + +#define BIT_XTAL_XQSEL_RF_8821C BIT(6) +#define BIT_XTAL_XQSEL_8821C BIT(5) + +#define BIT_SHIFT_XTAL_GMN_V2_8821C 3 +#define BIT_MASK_XTAL_GMN_V2_8821C 0x3 +#define BIT_XTAL_GMN_V2_8821C(x) \ + (((x) & BIT_MASK_XTAL_GMN_V2_8821C) << BIT_SHIFT_XTAL_GMN_V2_8821C) +#define BITS_XTAL_GMN_V2_8821C \ + (BIT_MASK_XTAL_GMN_V2_8821C << BIT_SHIFT_XTAL_GMN_V2_8821C) +#define BIT_CLEAR_XTAL_GMN_V2_8821C(x) ((x) & (~BITS_XTAL_GMN_V2_8821C)) +#define BIT_GET_XTAL_GMN_V2_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_V2_8821C) & BIT_MASK_XTAL_GMN_V2_8821C) +#define BIT_SET_XTAL_GMN_V2_8821C(x, v) \ + (BIT_CLEAR_XTAL_GMN_V2_8821C(x) | BIT_XTAL_GMN_V2_8821C(v)) + +#define BIT_SHIFT_XTAL_GMP_V2_8821C 1 +#define BIT_MASK_XTAL_GMP_V2_8821C 0x3 +#define BIT_XTAL_GMP_V2_8821C(x) \ + (((x) & BIT_MASK_XTAL_GMP_V2_8821C) << BIT_SHIFT_XTAL_GMP_V2_8821C) +#define BITS_XTAL_GMP_V2_8821C \ + (BIT_MASK_XTAL_GMP_V2_8821C << BIT_SHIFT_XTAL_GMP_V2_8821C) +#define BIT_CLEAR_XTAL_GMP_V2_8821C(x) ((x) & (~BITS_XTAL_GMP_V2_8821C)) +#define BIT_GET_XTAL_GMP_V2_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_V2_8821C) & BIT_MASK_XTAL_GMP_V2_8821C) +#define BIT_SET_XTAL_GMP_V2_8821C(x, v) \ + (BIT_CLEAR_XTAL_GMP_V2_8821C(x) | BIT_XTAL_GMP_V2_8821C(v)) + +#define BIT_XTAL_EN_8821C BIT(0) + +/* 2 REG_AFE_CTRL2_8821C */ + +#define BIT_SHIFT_REG_C3_V4_8821C 30 +#define BIT_MASK_REG_C3_V4_8821C 0x3 +#define BIT_REG_C3_V4_8821C(x) \ + (((x) & BIT_MASK_REG_C3_V4_8821C) << BIT_SHIFT_REG_C3_V4_8821C) +#define BITS_REG_C3_V4_8821C \ + (BIT_MASK_REG_C3_V4_8821C << BIT_SHIFT_REG_C3_V4_8821C) +#define BIT_CLEAR_REG_C3_V4_8821C(x) ((x) & (~BITS_REG_C3_V4_8821C)) +#define BIT_GET_REG_C3_V4_8821C(x) \ + (((x) >> BIT_SHIFT_REG_C3_V4_8821C) & BIT_MASK_REG_C3_V4_8821C) +#define BIT_SET_REG_C3_V4_8821C(x, v) \ + (BIT_CLEAR_REG_C3_V4_8821C(x) | BIT_REG_C3_V4_8821C(v)) + +#define BIT_REG_CP_BIT1_8821C BIT(29) + +#define BIT_SHIFT_REG_RS_V4_8821C 26 +#define BIT_MASK_REG_RS_V4_8821C 0x7 +#define BIT_REG_RS_V4_8821C(x) \ + (((x) & BIT_MASK_REG_RS_V4_8821C) << BIT_SHIFT_REG_RS_V4_8821C) +#define BITS_REG_RS_V4_8821C \ + (BIT_MASK_REG_RS_V4_8821C << BIT_SHIFT_REG_RS_V4_8821C) +#define BIT_CLEAR_REG_RS_V4_8821C(x) ((x) & (~BITS_REG_RS_V4_8821C)) +#define BIT_GET_REG_RS_V4_8821C(x) \ + (((x) >> BIT_SHIFT_REG_RS_V4_8821C) & BIT_MASK_REG_RS_V4_8821C) +#define BIT_SET_REG_RS_V4_8821C(x, v) \ + (BIT_CLEAR_REG_RS_V4_8821C(x) | BIT_REG_RS_V4_8821C(v)) + +#define BIT_SHIFT_REG__CS_8821C 24 +#define BIT_MASK_REG__CS_8821C 0x3 +#define BIT_REG__CS_8821C(x) \ + (((x) & BIT_MASK_REG__CS_8821C) << BIT_SHIFT_REG__CS_8821C) +#define BITS_REG__CS_8821C (BIT_MASK_REG__CS_8821C << BIT_SHIFT_REG__CS_8821C) +#define BIT_CLEAR_REG__CS_8821C(x) ((x) & (~BITS_REG__CS_8821C)) +#define BIT_GET_REG__CS_8821C(x) \ + (((x) >> BIT_SHIFT_REG__CS_8821C) & BIT_MASK_REG__CS_8821C) +#define BIT_SET_REG__CS_8821C(x, v) \ + (BIT_CLEAR_REG__CS_8821C(x) | BIT_REG__CS_8821C(v)) + +#define BIT_SHIFT_REG_CP_OFFSET_8821C 21 +#define BIT_MASK_REG_CP_OFFSET_8821C 0x7 +#define BIT_REG_CP_OFFSET_8821C(x) \ + (((x) & BIT_MASK_REG_CP_OFFSET_8821C) << BIT_SHIFT_REG_CP_OFFSET_8821C) +#define BITS_REG_CP_OFFSET_8821C \ + (BIT_MASK_REG_CP_OFFSET_8821C << BIT_SHIFT_REG_CP_OFFSET_8821C) +#define BIT_CLEAR_REG_CP_OFFSET_8821C(x) ((x) & (~BITS_REG_CP_OFFSET_8821C)) +#define BIT_GET_REG_CP_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_REG_CP_OFFSET_8821C) & BIT_MASK_REG_CP_OFFSET_8821C) +#define BIT_SET_REG_CP_OFFSET_8821C(x, v) \ + (BIT_CLEAR_REG_CP_OFFSET_8821C(x) | BIT_REG_CP_OFFSET_8821C(v)) + +#define BIT_SHIFT_CP_BIAS_8821C 18 +#define BIT_MASK_CP_BIAS_8821C 0x7 +#define BIT_CP_BIAS_8821C(x) \ + (((x) & BIT_MASK_CP_BIAS_8821C) << BIT_SHIFT_CP_BIAS_8821C) +#define BITS_CP_BIAS_8821C (BIT_MASK_CP_BIAS_8821C << BIT_SHIFT_CP_BIAS_8821C) +#define BIT_CLEAR_CP_BIAS_8821C(x) ((x) & (~BITS_CP_BIAS_8821C)) +#define BIT_GET_CP_BIAS_8821C(x) \ + (((x) >> BIT_SHIFT_CP_BIAS_8821C) & BIT_MASK_CP_BIAS_8821C) +#define BIT_SET_CP_BIAS_8821C(x, v) \ + (BIT_CLEAR_CP_BIAS_8821C(x) | BIT_CP_BIAS_8821C(v)) + +#define BIT_REG_IDOUBLE_V2_8821C BIT(17) +#define BIT_EN_SYN_8821C BIT(16) + +#define BIT_SHIFT_MCCO_8821C 14 +#define BIT_MASK_MCCO_8821C 0x3 +#define BIT_MCCO_8821C(x) (((x) & BIT_MASK_MCCO_8821C) << BIT_SHIFT_MCCO_8821C) +#define BITS_MCCO_8821C (BIT_MASK_MCCO_8821C << BIT_SHIFT_MCCO_8821C) +#define BIT_CLEAR_MCCO_8821C(x) ((x) & (~BITS_MCCO_8821C)) +#define BIT_GET_MCCO_8821C(x) \ + (((x) >> BIT_SHIFT_MCCO_8821C) & BIT_MASK_MCCO_8821C) +#define BIT_SET_MCCO_8821C(x, v) (BIT_CLEAR_MCCO_8821C(x) | BIT_MCCO_8821C(v)) + +#define BIT_SHIFT_REG_LDO_SEL_8821C 12 +#define BIT_MASK_REG_LDO_SEL_8821C 0x3 +#define BIT_REG_LDO_SEL_8821C(x) \ + (((x) & BIT_MASK_REG_LDO_SEL_8821C) << BIT_SHIFT_REG_LDO_SEL_8821C) +#define BITS_REG_LDO_SEL_8821C \ + (BIT_MASK_REG_LDO_SEL_8821C << BIT_SHIFT_REG_LDO_SEL_8821C) +#define BIT_CLEAR_REG_LDO_SEL_8821C(x) ((x) & (~BITS_REG_LDO_SEL_8821C)) +#define BIT_GET_REG_LDO_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_REG_LDO_SEL_8821C) & BIT_MASK_REG_LDO_SEL_8821C) +#define BIT_SET_REG_LDO_SEL_8821C(x, v) \ + (BIT_CLEAR_REG_LDO_SEL_8821C(x) | BIT_REG_LDO_SEL_8821C(v)) + +#define BIT_REG_KVCO_V2_8821C BIT(10) +#define BIT_AGPIO_GPO_8821C BIT(9) + +#define BIT_SHIFT_AGPIO_DRV_8821C 7 +#define BIT_MASK_AGPIO_DRV_8821C 0x3 +#define BIT_AGPIO_DRV_8821C(x) \ + (((x) & BIT_MASK_AGPIO_DRV_8821C) << BIT_SHIFT_AGPIO_DRV_8821C) +#define BITS_AGPIO_DRV_8821C \ + (BIT_MASK_AGPIO_DRV_8821C << BIT_SHIFT_AGPIO_DRV_8821C) +#define BIT_CLEAR_AGPIO_DRV_8821C(x) ((x) & (~BITS_AGPIO_DRV_8821C)) +#define BIT_GET_AGPIO_DRV_8821C(x) \ + (((x) >> BIT_SHIFT_AGPIO_DRV_8821C) & BIT_MASK_AGPIO_DRV_8821C) +#define BIT_SET_AGPIO_DRV_8821C(x, v) \ + (BIT_CLEAR_AGPIO_DRV_8821C(x) | BIT_AGPIO_DRV_8821C(v)) + +#define BIT_SHIFT_XTAL_CAP_XO_8821C 1 +#define BIT_MASK_XTAL_CAP_XO_8821C 0x3f +#define BIT_XTAL_CAP_XO_8821C(x) \ + (((x) & BIT_MASK_XTAL_CAP_XO_8821C) << BIT_SHIFT_XTAL_CAP_XO_8821C) +#define BITS_XTAL_CAP_XO_8821C \ + (BIT_MASK_XTAL_CAP_XO_8821C << BIT_SHIFT_XTAL_CAP_XO_8821C) +#define BIT_CLEAR_XTAL_CAP_XO_8821C(x) ((x) & (~BITS_XTAL_CAP_XO_8821C)) +#define BIT_GET_XTAL_CAP_XO_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_CAP_XO_8821C) & BIT_MASK_XTAL_CAP_XO_8821C) +#define BIT_SET_XTAL_CAP_XO_8821C(x, v) \ + (BIT_CLEAR_XTAL_CAP_XO_8821C(x) | BIT_XTAL_CAP_XO_8821C(v)) + +#define BIT_POW_PLL_8821C BIT(0) + +/* 2 REG_AFE_CTRL3_8821C */ + +#define BIT_SHIFT_PS_8821C 7 +#define BIT_MASK_PS_8821C 0x7 +#define BIT_PS_8821C(x) (((x) & BIT_MASK_PS_8821C) << BIT_SHIFT_PS_8821C) +#define BITS_PS_8821C (BIT_MASK_PS_8821C << BIT_SHIFT_PS_8821C) +#define BIT_CLEAR_PS_8821C(x) ((x) & (~BITS_PS_8821C)) +#define BIT_GET_PS_8821C(x) (((x) >> BIT_SHIFT_PS_8821C) & BIT_MASK_PS_8821C) +#define BIT_SET_PS_8821C(x, v) (BIT_CLEAR_PS_8821C(x) | BIT_PS_8821C(v)) + +#define BIT_PSEN_8821C BIT(6) +#define BIT_DOGENB_8821C BIT(5) +#define BIT_REG_MBIAS_8821C BIT(4) + +#define BIT_SHIFT_REG_R3_V4_8821C 1 +#define BIT_MASK_REG_R3_V4_8821C 0x7 +#define BIT_REG_R3_V4_8821C(x) \ + (((x) & BIT_MASK_REG_R3_V4_8821C) << BIT_SHIFT_REG_R3_V4_8821C) +#define BITS_REG_R3_V4_8821C \ + (BIT_MASK_REG_R3_V4_8821C << BIT_SHIFT_REG_R3_V4_8821C) +#define BIT_CLEAR_REG_R3_V4_8821C(x) ((x) & (~BITS_REG_R3_V4_8821C)) +#define BIT_GET_REG_R3_V4_8821C(x) \ + (((x) >> BIT_SHIFT_REG_R3_V4_8821C) & BIT_MASK_REG_R3_V4_8821C) +#define BIT_SET_REG_R3_V4_8821C(x, v) \ + (BIT_CLEAR_REG_R3_V4_8821C(x) | BIT_REG_R3_V4_8821C(v)) + +#define BIT_REG_CP_BIT0_8821C BIT(0) + +/* 2 REG_EFUSE_CTRL_8821C */ +#define BIT_EF_FLAG_8821C BIT(31) + +#define BIT_SHIFT_EF_PGPD_8821C 28 +#define BIT_MASK_EF_PGPD_8821C 0x7 +#define BIT_EF_PGPD_8821C(x) \ + (((x) & BIT_MASK_EF_PGPD_8821C) << BIT_SHIFT_EF_PGPD_8821C) +#define BITS_EF_PGPD_8821C (BIT_MASK_EF_PGPD_8821C << BIT_SHIFT_EF_PGPD_8821C) +#define BIT_CLEAR_EF_PGPD_8821C(x) ((x) & (~BITS_EF_PGPD_8821C)) +#define BIT_GET_EF_PGPD_8821C(x) \ + (((x) >> BIT_SHIFT_EF_PGPD_8821C) & BIT_MASK_EF_PGPD_8821C) +#define BIT_SET_EF_PGPD_8821C(x, v) \ + (BIT_CLEAR_EF_PGPD_8821C(x) | BIT_EF_PGPD_8821C(v)) + +#define BIT_SHIFT_EF_RDT_8821C 24 +#define BIT_MASK_EF_RDT_8821C 0xf +#define BIT_EF_RDT_8821C(x) \ + (((x) & BIT_MASK_EF_RDT_8821C) << BIT_SHIFT_EF_RDT_8821C) +#define BITS_EF_RDT_8821C (BIT_MASK_EF_RDT_8821C << BIT_SHIFT_EF_RDT_8821C) +#define BIT_CLEAR_EF_RDT_8821C(x) ((x) & (~BITS_EF_RDT_8821C)) +#define BIT_GET_EF_RDT_8821C(x) \ + (((x) >> BIT_SHIFT_EF_RDT_8821C) & BIT_MASK_EF_RDT_8821C) +#define BIT_SET_EF_RDT_8821C(x, v) \ + (BIT_CLEAR_EF_RDT_8821C(x) | BIT_EF_RDT_8821C(v)) + +#define BIT_SHIFT_EF_PGTS_8821C 20 +#define BIT_MASK_EF_PGTS_8821C 0xf +#define BIT_EF_PGTS_8821C(x) \ + (((x) & BIT_MASK_EF_PGTS_8821C) << BIT_SHIFT_EF_PGTS_8821C) +#define BITS_EF_PGTS_8821C (BIT_MASK_EF_PGTS_8821C << BIT_SHIFT_EF_PGTS_8821C) +#define BIT_CLEAR_EF_PGTS_8821C(x) ((x) & (~BITS_EF_PGTS_8821C)) +#define BIT_GET_EF_PGTS_8821C(x) \ + (((x) >> BIT_SHIFT_EF_PGTS_8821C) & BIT_MASK_EF_PGTS_8821C) +#define BIT_SET_EF_PGTS_8821C(x, v) \ + (BIT_CLEAR_EF_PGTS_8821C(x) | BIT_EF_PGTS_8821C(v)) + +#define BIT_EF_PDWN_8821C BIT(19) +#define BIT_EF_ALDEN_8821C BIT(18) + +#define BIT_SHIFT_EF_ADDR_8821C 8 +#define BIT_MASK_EF_ADDR_8821C 0x3ff +#define BIT_EF_ADDR_8821C(x) \ + (((x) & BIT_MASK_EF_ADDR_8821C) << BIT_SHIFT_EF_ADDR_8821C) +#define BITS_EF_ADDR_8821C (BIT_MASK_EF_ADDR_8821C << BIT_SHIFT_EF_ADDR_8821C) +#define BIT_CLEAR_EF_ADDR_8821C(x) ((x) & (~BITS_EF_ADDR_8821C)) +#define BIT_GET_EF_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_EF_ADDR_8821C) & BIT_MASK_EF_ADDR_8821C) +#define BIT_SET_EF_ADDR_8821C(x, v) \ + (BIT_CLEAR_EF_ADDR_8821C(x) | BIT_EF_ADDR_8821C(v)) + +#define BIT_SHIFT_EF_DATA_8821C 0 +#define BIT_MASK_EF_DATA_8821C 0xff +#define BIT_EF_DATA_8821C(x) \ + (((x) & BIT_MASK_EF_DATA_8821C) << BIT_SHIFT_EF_DATA_8821C) +#define BITS_EF_DATA_8821C (BIT_MASK_EF_DATA_8821C << BIT_SHIFT_EF_DATA_8821C) +#define BIT_CLEAR_EF_DATA_8821C(x) ((x) & (~BITS_EF_DATA_8821C)) +#define BIT_GET_EF_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_EF_DATA_8821C) & BIT_MASK_EF_DATA_8821C) +#define BIT_SET_EF_DATA_8821C(x, v) \ + (BIT_CLEAR_EF_DATA_8821C(x) | BIT_EF_DATA_8821C(v)) + +/* 2 REG_LDO_EFUSE_CTRL_8821C */ +#define BIT_LDOE25_EN_8821C BIT(31) + +#define BIT_SHIFT_LDOE25_V12ADJ_L_8821C 27 +#define BIT_MASK_LDOE25_V12ADJ_L_8821C 0xf +#define BIT_LDOE25_V12ADJ_L_8821C(x) \ + (((x) & BIT_MASK_LDOE25_V12ADJ_L_8821C) \ + << BIT_SHIFT_LDOE25_V12ADJ_L_8821C) +#define BITS_LDOE25_V12ADJ_L_8821C \ + (BIT_MASK_LDOE25_V12ADJ_L_8821C << BIT_SHIFT_LDOE25_V12ADJ_L_8821C) +#define BIT_CLEAR_LDOE25_V12ADJ_L_8821C(x) ((x) & (~BITS_LDOE25_V12ADJ_L_8821C)) +#define BIT_GET_LDOE25_V12ADJ_L_8821C(x) \ + (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_8821C) & \ + BIT_MASK_LDOE25_V12ADJ_L_8821C) +#define BIT_SET_LDOE25_V12ADJ_L_8821C(x, v) \ + (BIT_CLEAR_LDOE25_V12ADJ_L_8821C(x) | BIT_LDOE25_V12ADJ_L_8821C(v)) + +#define BIT_EF_CRES_SEL_8821C BIT(26) + +#define BIT_SHIFT_EF_SCAN_START_V1_8821C 16 +#define BIT_MASK_EF_SCAN_START_V1_8821C 0x3ff +#define BIT_EF_SCAN_START_V1_8821C(x) \ + (((x) & BIT_MASK_EF_SCAN_START_V1_8821C) \ + << BIT_SHIFT_EF_SCAN_START_V1_8821C) +#define BITS_EF_SCAN_START_V1_8821C \ + (BIT_MASK_EF_SCAN_START_V1_8821C << BIT_SHIFT_EF_SCAN_START_V1_8821C) +#define BIT_CLEAR_EF_SCAN_START_V1_8821C(x) \ + ((x) & (~BITS_EF_SCAN_START_V1_8821C)) +#define BIT_GET_EF_SCAN_START_V1_8821C(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_START_V1_8821C) & \ + BIT_MASK_EF_SCAN_START_V1_8821C) +#define BIT_SET_EF_SCAN_START_V1_8821C(x, v) \ + (BIT_CLEAR_EF_SCAN_START_V1_8821C(x) | BIT_EF_SCAN_START_V1_8821C(v)) + +#define BIT_SHIFT_EF_SCAN_END_8821C 12 +#define BIT_MASK_EF_SCAN_END_8821C 0xf +#define BIT_EF_SCAN_END_8821C(x) \ + (((x) & BIT_MASK_EF_SCAN_END_8821C) << BIT_SHIFT_EF_SCAN_END_8821C) +#define BITS_EF_SCAN_END_8821C \ + (BIT_MASK_EF_SCAN_END_8821C << BIT_SHIFT_EF_SCAN_END_8821C) +#define BIT_CLEAR_EF_SCAN_END_8821C(x) ((x) & (~BITS_EF_SCAN_END_8821C)) +#define BIT_GET_EF_SCAN_END_8821C(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_END_8821C) & BIT_MASK_EF_SCAN_END_8821C) +#define BIT_SET_EF_SCAN_END_8821C(x, v) \ + (BIT_CLEAR_EF_SCAN_END_8821C(x) | BIT_EF_SCAN_END_8821C(v)) + +#define BIT_EF_PD_DIS_8821C BIT(11) + +#define BIT_SHIFT_EF_CELL_SEL_8821C 8 +#define BIT_MASK_EF_CELL_SEL_8821C 0x3 +#define BIT_EF_CELL_SEL_8821C(x) \ + (((x) & BIT_MASK_EF_CELL_SEL_8821C) << BIT_SHIFT_EF_CELL_SEL_8821C) +#define BITS_EF_CELL_SEL_8821C \ + (BIT_MASK_EF_CELL_SEL_8821C << BIT_SHIFT_EF_CELL_SEL_8821C) +#define BIT_CLEAR_EF_CELL_SEL_8821C(x) ((x) & (~BITS_EF_CELL_SEL_8821C)) +#define BIT_GET_EF_CELL_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_EF_CELL_SEL_8821C) & BIT_MASK_EF_CELL_SEL_8821C) +#define BIT_SET_EF_CELL_SEL_8821C(x, v) \ + (BIT_CLEAR_EF_CELL_SEL_8821C(x) | BIT_EF_CELL_SEL_8821C(v)) + +#define BIT_EF_TRPT_8821C BIT(7) + +#define BIT_SHIFT_EF_TTHD_8821C 0 +#define BIT_MASK_EF_TTHD_8821C 0x7f +#define BIT_EF_TTHD_8821C(x) \ + (((x) & BIT_MASK_EF_TTHD_8821C) << BIT_SHIFT_EF_TTHD_8821C) +#define BITS_EF_TTHD_8821C (BIT_MASK_EF_TTHD_8821C << BIT_SHIFT_EF_TTHD_8821C) +#define BIT_CLEAR_EF_TTHD_8821C(x) ((x) & (~BITS_EF_TTHD_8821C)) +#define BIT_GET_EF_TTHD_8821C(x) \ + (((x) >> BIT_SHIFT_EF_TTHD_8821C) & BIT_MASK_EF_TTHD_8821C) +#define BIT_SET_EF_TTHD_8821C(x, v) \ + (BIT_CLEAR_EF_TTHD_8821C(x) | BIT_EF_TTHD_8821C(v)) + +/* 2 REG_PWR_OPTION_CTRL_8821C */ + +#define BIT_SHIFT_DBG_SEL_V1_8821C 16 +#define BIT_MASK_DBG_SEL_V1_8821C 0xff +#define BIT_DBG_SEL_V1_8821C(x) \ + (((x) & BIT_MASK_DBG_SEL_V1_8821C) << BIT_SHIFT_DBG_SEL_V1_8821C) +#define BITS_DBG_SEL_V1_8821C \ + (BIT_MASK_DBG_SEL_V1_8821C << BIT_SHIFT_DBG_SEL_V1_8821C) +#define BIT_CLEAR_DBG_SEL_V1_8821C(x) ((x) & (~BITS_DBG_SEL_V1_8821C)) +#define BIT_GET_DBG_SEL_V1_8821C(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_V1_8821C) & BIT_MASK_DBG_SEL_V1_8821C) +#define BIT_SET_DBG_SEL_V1_8821C(x, v) \ + (BIT_CLEAR_DBG_SEL_V1_8821C(x) | BIT_DBG_SEL_V1_8821C(v)) + +#define BIT_SHIFT_DBG_SEL_BYTE_8821C 14 +#define BIT_MASK_DBG_SEL_BYTE_8821C 0x3 +#define BIT_DBG_SEL_BYTE_8821C(x) \ + (((x) & BIT_MASK_DBG_SEL_BYTE_8821C) << BIT_SHIFT_DBG_SEL_BYTE_8821C) +#define BITS_DBG_SEL_BYTE_8821C \ + (BIT_MASK_DBG_SEL_BYTE_8821C << BIT_SHIFT_DBG_SEL_BYTE_8821C) +#define BIT_CLEAR_DBG_SEL_BYTE_8821C(x) ((x) & (~BITS_DBG_SEL_BYTE_8821C)) +#define BIT_GET_DBG_SEL_BYTE_8821C(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_BYTE_8821C) & BIT_MASK_DBG_SEL_BYTE_8821C) +#define BIT_SET_DBG_SEL_BYTE_8821C(x, v) \ + (BIT_CLEAR_DBG_SEL_BYTE_8821C(x) | BIT_DBG_SEL_BYTE_8821C(v)) + +#define BIT_SHIFT_STD_L1_V1_8821C 12 +#define BIT_MASK_STD_L1_V1_8821C 0x3 +#define BIT_STD_L1_V1_8821C(x) \ + (((x) & BIT_MASK_STD_L1_V1_8821C) << BIT_SHIFT_STD_L1_V1_8821C) +#define BITS_STD_L1_V1_8821C \ + (BIT_MASK_STD_L1_V1_8821C << BIT_SHIFT_STD_L1_V1_8821C) +#define BIT_CLEAR_STD_L1_V1_8821C(x) ((x) & (~BITS_STD_L1_V1_8821C)) +#define BIT_GET_STD_L1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_STD_L1_V1_8821C) & BIT_MASK_STD_L1_V1_8821C) +#define BIT_SET_STD_L1_V1_8821C(x, v) \ + (BIT_CLEAR_STD_L1_V1_8821C(x) | BIT_STD_L1_V1_8821C(v)) + +#define BIT_SYSON_DBG_PAD_E2_8821C BIT(11) +#define BIT_SYSON_LED_PAD_E2_8821C BIT(10) +#define BIT_SYSON_GPEE_PAD_E2_8821C BIT(9) +#define BIT_SYSON_PCI_PAD_E2_8821C BIT(8) +#define BIT_AUTO_SW_LDO_VOL_EN_8821C BIT(7) + +#define BIT_SHIFT_SYSON_SPS0WWV_WT_8821C 4 +#define BIT_MASK_SYSON_SPS0WWV_WT_8821C 0x3 +#define BIT_SYSON_SPS0WWV_WT_8821C(x) \ + (((x) & BIT_MASK_SYSON_SPS0WWV_WT_8821C) \ + << BIT_SHIFT_SYSON_SPS0WWV_WT_8821C) +#define BITS_SYSON_SPS0WWV_WT_8821C \ + (BIT_MASK_SYSON_SPS0WWV_WT_8821C << BIT_SHIFT_SYSON_SPS0WWV_WT_8821C) +#define BIT_CLEAR_SYSON_SPS0WWV_WT_8821C(x) \ + ((x) & (~BITS_SYSON_SPS0WWV_WT_8821C)) +#define BIT_GET_SYSON_SPS0WWV_WT_8821C(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT_8821C) & \ + BIT_MASK_SYSON_SPS0WWV_WT_8821C) +#define BIT_SET_SYSON_SPS0WWV_WT_8821C(x, v) \ + (BIT_CLEAR_SYSON_SPS0WWV_WT_8821C(x) | BIT_SYSON_SPS0WWV_WT_8821C(v)) + +#define BIT_SHIFT_SYSON_SPS0LDO_WT_8821C 2 +#define BIT_MASK_SYSON_SPS0LDO_WT_8821C 0x3 +#define BIT_SYSON_SPS0LDO_WT_8821C(x) \ + (((x) & BIT_MASK_SYSON_SPS0LDO_WT_8821C) \ + << BIT_SHIFT_SYSON_SPS0LDO_WT_8821C) +#define BITS_SYSON_SPS0LDO_WT_8821C \ + (BIT_MASK_SYSON_SPS0LDO_WT_8821C << BIT_SHIFT_SYSON_SPS0LDO_WT_8821C) +#define BIT_CLEAR_SYSON_SPS0LDO_WT_8821C(x) \ + ((x) & (~BITS_SYSON_SPS0LDO_WT_8821C)) +#define BIT_GET_SYSON_SPS0LDO_WT_8821C(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT_8821C) & \ + BIT_MASK_SYSON_SPS0LDO_WT_8821C) +#define BIT_SET_SYSON_SPS0LDO_WT_8821C(x, v) \ + (BIT_CLEAR_SYSON_SPS0LDO_WT_8821C(x) | BIT_SYSON_SPS0LDO_WT_8821C(v)) + +#define BIT_SHIFT_SYSON_RCLK_SCALE_8821C 0 +#define BIT_MASK_SYSON_RCLK_SCALE_8821C 0x3 +#define BIT_SYSON_RCLK_SCALE_8821C(x) \ + (((x) & BIT_MASK_SYSON_RCLK_SCALE_8821C) \ + << BIT_SHIFT_SYSON_RCLK_SCALE_8821C) +#define BITS_SYSON_RCLK_SCALE_8821C \ + (BIT_MASK_SYSON_RCLK_SCALE_8821C << BIT_SHIFT_SYSON_RCLK_SCALE_8821C) +#define BIT_CLEAR_SYSON_RCLK_SCALE_8821C(x) \ + ((x) & (~BITS_SYSON_RCLK_SCALE_8821C)) +#define BIT_GET_SYSON_RCLK_SCALE_8821C(x) \ + (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE_8821C) & \ + BIT_MASK_SYSON_RCLK_SCALE_8821C) +#define BIT_SET_SYSON_RCLK_SCALE_8821C(x, v) \ + (BIT_CLEAR_SYSON_RCLK_SCALE_8821C(x) | BIT_SYSON_RCLK_SCALE_8821C(v)) + +/* 2 REG_CAL_TIMER_8821C */ + +#define BIT_SHIFT_MATCH_CNT_8821C 8 +#define BIT_MASK_MATCH_CNT_8821C 0xff +#define BIT_MATCH_CNT_8821C(x) \ + (((x) & BIT_MASK_MATCH_CNT_8821C) << BIT_SHIFT_MATCH_CNT_8821C) +#define BITS_MATCH_CNT_8821C \ + (BIT_MASK_MATCH_CNT_8821C << BIT_SHIFT_MATCH_CNT_8821C) +#define BIT_CLEAR_MATCH_CNT_8821C(x) ((x) & (~BITS_MATCH_CNT_8821C)) +#define BIT_GET_MATCH_CNT_8821C(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8821C) & BIT_MASK_MATCH_CNT_8821C) +#define BIT_SET_MATCH_CNT_8821C(x, v) \ + (BIT_CLEAR_MATCH_CNT_8821C(x) | BIT_MATCH_CNT_8821C(v)) + +#define BIT_SHIFT_CAL_SCAL_8821C 0 +#define BIT_MASK_CAL_SCAL_8821C 0xff +#define BIT_CAL_SCAL_8821C(x) \ + (((x) & BIT_MASK_CAL_SCAL_8821C) << BIT_SHIFT_CAL_SCAL_8821C) +#define BITS_CAL_SCAL_8821C \ + (BIT_MASK_CAL_SCAL_8821C << BIT_SHIFT_CAL_SCAL_8821C) +#define BIT_CLEAR_CAL_SCAL_8821C(x) ((x) & (~BITS_CAL_SCAL_8821C)) +#define BIT_GET_CAL_SCAL_8821C(x) \ + (((x) >> BIT_SHIFT_CAL_SCAL_8821C) & BIT_MASK_CAL_SCAL_8821C) +#define BIT_SET_CAL_SCAL_8821C(x, v) \ + (BIT_CLEAR_CAL_SCAL_8821C(x) | BIT_CAL_SCAL_8821C(v)) + +/* 2 REG_ACLK_MON_8821C */ + +#define BIT_SHIFT_RCLK_MON_8821C 5 +#define BIT_MASK_RCLK_MON_8821C 0x7ff +#define BIT_RCLK_MON_8821C(x) \ + (((x) & BIT_MASK_RCLK_MON_8821C) << BIT_SHIFT_RCLK_MON_8821C) +#define BITS_RCLK_MON_8821C \ + (BIT_MASK_RCLK_MON_8821C << BIT_SHIFT_RCLK_MON_8821C) +#define BIT_CLEAR_RCLK_MON_8821C(x) ((x) & (~BITS_RCLK_MON_8821C)) +#define BIT_GET_RCLK_MON_8821C(x) \ + (((x) >> BIT_SHIFT_RCLK_MON_8821C) & BIT_MASK_RCLK_MON_8821C) +#define BIT_SET_RCLK_MON_8821C(x, v) \ + (BIT_CLEAR_RCLK_MON_8821C(x) | BIT_RCLK_MON_8821C(v)) + +#define BIT_CAL_EN_8821C BIT(4) + +#define BIT_SHIFT_DPSTU_8821C 2 +#define BIT_MASK_DPSTU_8821C 0x3 +#define BIT_DPSTU_8821C(x) \ + (((x) & BIT_MASK_DPSTU_8821C) << BIT_SHIFT_DPSTU_8821C) +#define BITS_DPSTU_8821C (BIT_MASK_DPSTU_8821C << BIT_SHIFT_DPSTU_8821C) +#define BIT_CLEAR_DPSTU_8821C(x) ((x) & (~BITS_DPSTU_8821C)) +#define BIT_GET_DPSTU_8821C(x) \ + (((x) >> BIT_SHIFT_DPSTU_8821C) & BIT_MASK_DPSTU_8821C) +#define BIT_SET_DPSTU_8821C(x, v) \ + (BIT_CLEAR_DPSTU_8821C(x) | BIT_DPSTU_8821C(v)) + +#define BIT_SUS_16X_8821C BIT(1) + +/* 2 REG_GPIO_MUXCFG_8821C */ +#define BIT_FSPI_EN_8821C BIT(19) +#define BIT_WL_RTS_EXT_32K_SEL_8821C BIT(18) +#define BIT_WLGP_SPI_EN_8821C BIT(16) +#define BIT_SIC_LBK_8821C BIT(15) +#define BIT_ENHTP_8821C BIT(14) +#define BIT_ENSIC_8821C BIT(12) +#define BIT_SIC_SWRST_8821C BIT(11) +#define BIT_PO_WIFI_PTA_PINS_8821C BIT(10) +#define BIT_PO_BT_PTA_PINS_8821C BIT(9) +#define BIT_ENUART_8821C BIT(8) + +#define BIT_SHIFT_BTMODE_8821C 6 +#define BIT_MASK_BTMODE_8821C 0x3 +#define BIT_BTMODE_8821C(x) \ + (((x) & BIT_MASK_BTMODE_8821C) << BIT_SHIFT_BTMODE_8821C) +#define BITS_BTMODE_8821C (BIT_MASK_BTMODE_8821C << BIT_SHIFT_BTMODE_8821C) +#define BIT_CLEAR_BTMODE_8821C(x) ((x) & (~BITS_BTMODE_8821C)) +#define BIT_GET_BTMODE_8821C(x) \ + (((x) >> BIT_SHIFT_BTMODE_8821C) & BIT_MASK_BTMODE_8821C) +#define BIT_SET_BTMODE_8821C(x, v) \ + (BIT_CLEAR_BTMODE_8821C(x) | BIT_BTMODE_8821C(v)) + +#define BIT_ENBT_8821C BIT(5) +#define BIT_EROM_EN_8821C BIT(4) +#define BIT_WLRFE_6_7_EN_8821C BIT(3) +#define BIT_WLRFE_4_5_EN_8821C BIT(2) + +#define BIT_SHIFT_GPIOSEL_8821C 0 +#define BIT_MASK_GPIOSEL_8821C 0x3 +#define BIT_GPIOSEL_8821C(x) \ + (((x) & BIT_MASK_GPIOSEL_8821C) << BIT_SHIFT_GPIOSEL_8821C) +#define BITS_GPIOSEL_8821C (BIT_MASK_GPIOSEL_8821C << BIT_SHIFT_GPIOSEL_8821C) +#define BIT_CLEAR_GPIOSEL_8821C(x) ((x) & (~BITS_GPIOSEL_8821C)) +#define BIT_GET_GPIOSEL_8821C(x) \ + (((x) >> BIT_SHIFT_GPIOSEL_8821C) & BIT_MASK_GPIOSEL_8821C) +#define BIT_SET_GPIOSEL_8821C(x, v) \ + (BIT_CLEAR_GPIOSEL_8821C(x) | BIT_GPIOSEL_8821C(v)) + +/* 2 REG_GPIO_PIN_CTRL_8821C */ + +#define BIT_SHIFT_GPIO_MOD_7_TO_0_8821C 24 +#define BIT_MASK_GPIO_MOD_7_TO_0_8821C 0xff +#define BIT_GPIO_MOD_7_TO_0_8821C(x) \ + (((x) & BIT_MASK_GPIO_MOD_7_TO_0_8821C) \ + << BIT_SHIFT_GPIO_MOD_7_TO_0_8821C) +#define BITS_GPIO_MOD_7_TO_0_8821C \ + (BIT_MASK_GPIO_MOD_7_TO_0_8821C << BIT_SHIFT_GPIO_MOD_7_TO_0_8821C) +#define BIT_CLEAR_GPIO_MOD_7_TO_0_8821C(x) ((x) & (~BITS_GPIO_MOD_7_TO_0_8821C)) +#define BIT_GET_GPIO_MOD_7_TO_0_8821C(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0_8821C) & \ + BIT_MASK_GPIO_MOD_7_TO_0_8821C) +#define BIT_SET_GPIO_MOD_7_TO_0_8821C(x, v) \ + (BIT_CLEAR_GPIO_MOD_7_TO_0_8821C(x) | BIT_GPIO_MOD_7_TO_0_8821C(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8821C 16 +#define BIT_MASK_GPIO_IO_SEL_7_TO_0_8821C 0xff +#define BIT_GPIO_IO_SEL_7_TO_0_8821C(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0_8821C) \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8821C) +#define BITS_GPIO_IO_SEL_7_TO_0_8821C \ + (BIT_MASK_GPIO_IO_SEL_7_TO_0_8821C \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8821C) +#define BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8821C(x) \ + ((x) & (~BITS_GPIO_IO_SEL_7_TO_0_8821C)) +#define BIT_GET_GPIO_IO_SEL_7_TO_0_8821C(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8821C) & \ + BIT_MASK_GPIO_IO_SEL_7_TO_0_8821C) +#define BIT_SET_GPIO_IO_SEL_7_TO_0_8821C(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8821C(x) | \ + BIT_GPIO_IO_SEL_7_TO_0_8821C(v)) + +#define BIT_SHIFT_GPIO_OUT_7_TO_0_8821C 8 +#define BIT_MASK_GPIO_OUT_7_TO_0_8821C 0xff +#define BIT_GPIO_OUT_7_TO_0_8821C(x) \ + (((x) & BIT_MASK_GPIO_OUT_7_TO_0_8821C) \ + << BIT_SHIFT_GPIO_OUT_7_TO_0_8821C) +#define BITS_GPIO_OUT_7_TO_0_8821C \ + (BIT_MASK_GPIO_OUT_7_TO_0_8821C << BIT_SHIFT_GPIO_OUT_7_TO_0_8821C) +#define BIT_CLEAR_GPIO_OUT_7_TO_0_8821C(x) ((x) & (~BITS_GPIO_OUT_7_TO_0_8821C)) +#define BIT_GET_GPIO_OUT_7_TO_0_8821C(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0_8821C) & \ + BIT_MASK_GPIO_OUT_7_TO_0_8821C) +#define BIT_SET_GPIO_OUT_7_TO_0_8821C(x, v) \ + (BIT_CLEAR_GPIO_OUT_7_TO_0_8821C(x) | BIT_GPIO_OUT_7_TO_0_8821C(v)) + +#define BIT_SHIFT_GPIO_IN_7_TO_0_8821C 0 +#define BIT_MASK_GPIO_IN_7_TO_0_8821C 0xff +#define BIT_GPIO_IN_7_TO_0_8821C(x) \ + (((x) & BIT_MASK_GPIO_IN_7_TO_0_8821C) \ + << BIT_SHIFT_GPIO_IN_7_TO_0_8821C) +#define BITS_GPIO_IN_7_TO_0_8821C \ + (BIT_MASK_GPIO_IN_7_TO_0_8821C << BIT_SHIFT_GPIO_IN_7_TO_0_8821C) +#define BIT_CLEAR_GPIO_IN_7_TO_0_8821C(x) ((x) & (~BITS_GPIO_IN_7_TO_0_8821C)) +#define BIT_GET_GPIO_IN_7_TO_0_8821C(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0_8821C) & \ + BIT_MASK_GPIO_IN_7_TO_0_8821C) +#define BIT_SET_GPIO_IN_7_TO_0_8821C(x, v) \ + (BIT_CLEAR_GPIO_IN_7_TO_0_8821C(x) | BIT_GPIO_IN_7_TO_0_8821C(v)) + +/* 2 REG_GPIO_INTM_8821C */ + +#define BIT_SHIFT_MUXDBG_SEL_8821C 30 +#define BIT_MASK_MUXDBG_SEL_8821C 0x3 +#define BIT_MUXDBG_SEL_8821C(x) \ + (((x) & BIT_MASK_MUXDBG_SEL_8821C) << BIT_SHIFT_MUXDBG_SEL_8821C) +#define BITS_MUXDBG_SEL_8821C \ + (BIT_MASK_MUXDBG_SEL_8821C << BIT_SHIFT_MUXDBG_SEL_8821C) +#define BIT_CLEAR_MUXDBG_SEL_8821C(x) ((x) & (~BITS_MUXDBG_SEL_8821C)) +#define BIT_GET_MUXDBG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_MUXDBG_SEL_8821C) & BIT_MASK_MUXDBG_SEL_8821C) +#define BIT_SET_MUXDBG_SEL_8821C(x, v) \ + (BIT_CLEAR_MUXDBG_SEL_8821C(x) | BIT_MUXDBG_SEL_8821C(v)) + +#define BIT_EXTWOL_SEL_8821C BIT(17) +#define BIT_EXTWOL_EN_8821C BIT(16) +#define BIT_GPIOF_INT_MD_8821C BIT(15) +#define BIT_GPIOE_INT_MD_8821C BIT(14) +#define BIT_GPIOD_INT_MD_8821C BIT(13) +#define BIT_GPIOF_INT_MD_8821C BIT(15) +#define BIT_GPIOE_INT_MD_8821C BIT(14) +#define BIT_GPIOD_INT_MD_8821C BIT(13) +#define BIT_GPIOC_INT_MD_8821C BIT(12) +#define BIT_GPIOB_INT_MD_8821C BIT(11) +#define BIT_GPIOA_INT_MD_8821C BIT(10) +#define BIT_GPIO9_INT_MD_8821C BIT(9) +#define BIT_GPIO8_INT_MD_8821C BIT(8) +#define BIT_GPIO7_INT_MD_8821C BIT(7) +#define BIT_GPIO6_INT_MD_8821C BIT(6) +#define BIT_GPIO5_INT_MD_8821C BIT(5) +#define BIT_GPIO4_INT_MD_8821C BIT(4) +#define BIT_GPIO3_INT_MD_8821C BIT(3) +#define BIT_GPIO2_INT_MD_8821C BIT(2) +#define BIT_GPIO1_INT_MD_8821C BIT(1) +#define BIT_GPIO0_INT_MD_8821C BIT(0) + +/* 2 REG_LED_CFG_8821C */ +#define BIT_GPIO3_WL_CTRL_EN_8821C BIT(27) +#define BIT_LNAON_SEL_EN_8821C BIT(26) +#define BIT_PAPE_SEL_EN_8821C BIT(25) +#define BIT_DPDT_WLBT_SEL_8821C BIT(24) +#define BIT_DPDT_SEL_EN_8821C BIT(23) +#define BIT_GPIO13_14_WL_CTRL_EN_8821C BIT(22) +#define BIT_LED2DIS_8821C BIT(21) +#define BIT_LED2PL_8821C BIT(20) +#define BIT_LED2SV_8821C BIT(19) + +#define BIT_SHIFT_LED2CM_8821C 16 +#define BIT_MASK_LED2CM_8821C 0x7 +#define BIT_LED2CM_8821C(x) \ + (((x) & BIT_MASK_LED2CM_8821C) << BIT_SHIFT_LED2CM_8821C) +#define BITS_LED2CM_8821C (BIT_MASK_LED2CM_8821C << BIT_SHIFT_LED2CM_8821C) +#define BIT_CLEAR_LED2CM_8821C(x) ((x) & (~BITS_LED2CM_8821C)) +#define BIT_GET_LED2CM_8821C(x) \ + (((x) >> BIT_SHIFT_LED2CM_8821C) & BIT_MASK_LED2CM_8821C) +#define BIT_SET_LED2CM_8821C(x, v) \ + (BIT_CLEAR_LED2CM_8821C(x) | BIT_LED2CM_8821C(v)) + +#define BIT_LED1DIS_8821C BIT(15) +#define BIT_LED1PL_8821C BIT(12) +#define BIT_LED1SV_8821C BIT(11) + +#define BIT_SHIFT_LED1CM_8821C 8 +#define BIT_MASK_LED1CM_8821C 0x7 +#define BIT_LED1CM_8821C(x) \ + (((x) & BIT_MASK_LED1CM_8821C) << BIT_SHIFT_LED1CM_8821C) +#define BITS_LED1CM_8821C (BIT_MASK_LED1CM_8821C << BIT_SHIFT_LED1CM_8821C) +#define BIT_CLEAR_LED1CM_8821C(x) ((x) & (~BITS_LED1CM_8821C)) +#define BIT_GET_LED1CM_8821C(x) \ + (((x) >> BIT_SHIFT_LED1CM_8821C) & BIT_MASK_LED1CM_8821C) +#define BIT_SET_LED1CM_8821C(x, v) \ + (BIT_CLEAR_LED1CM_8821C(x) | BIT_LED1CM_8821C(v)) + +#define BIT_LED0DIS_8821C BIT(7) + +#define BIT_SHIFT_AFE_LDO_SWR_CHECK_8821C 5 +#define BIT_MASK_AFE_LDO_SWR_CHECK_8821C 0x3 +#define BIT_AFE_LDO_SWR_CHECK_8821C(x) \ + (((x) & BIT_MASK_AFE_LDO_SWR_CHECK_8821C) \ + << BIT_SHIFT_AFE_LDO_SWR_CHECK_8821C) +#define BITS_AFE_LDO_SWR_CHECK_8821C \ + (BIT_MASK_AFE_LDO_SWR_CHECK_8821C << BIT_SHIFT_AFE_LDO_SWR_CHECK_8821C) +#define BIT_CLEAR_AFE_LDO_SWR_CHECK_8821C(x) \ + ((x) & (~BITS_AFE_LDO_SWR_CHECK_8821C)) +#define BIT_GET_AFE_LDO_SWR_CHECK_8821C(x) \ + (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK_8821C) & \ + BIT_MASK_AFE_LDO_SWR_CHECK_8821C) +#define BIT_SET_AFE_LDO_SWR_CHECK_8821C(x, v) \ + (BIT_CLEAR_AFE_LDO_SWR_CHECK_8821C(x) | BIT_AFE_LDO_SWR_CHECK_8821C(v)) + +#define BIT_LED0PL_8821C BIT(4) +#define BIT_LED0SV_8821C BIT(3) + +#define BIT_SHIFT_LED0CM_8821C 0 +#define BIT_MASK_LED0CM_8821C 0x7 +#define BIT_LED0CM_8821C(x) \ + (((x) & BIT_MASK_LED0CM_8821C) << BIT_SHIFT_LED0CM_8821C) +#define BITS_LED0CM_8821C (BIT_MASK_LED0CM_8821C << BIT_SHIFT_LED0CM_8821C) +#define BIT_CLEAR_LED0CM_8821C(x) ((x) & (~BITS_LED0CM_8821C)) +#define BIT_GET_LED0CM_8821C(x) \ + (((x) >> BIT_SHIFT_LED0CM_8821C) & BIT_MASK_LED0CM_8821C) +#define BIT_SET_LED0CM_8821C(x, v) \ + (BIT_CLEAR_LED0CM_8821C(x) | BIT_LED0CM_8821C(v)) + +/* 2 REG_FSIMR_8821C */ +#define BIT_FS_PDNINT_EN_8821C BIT(31) +#define BIT_NFC_INT_PAD_EN_8821C BIT(30) +#define BIT_FS_SPS_OCP_INT_EN_8821C BIT(29) +#define BIT_FS_PWMERR_INT_EN_8821C BIT(28) +#define BIT_FS_GPIOF_INT_EN_8821C BIT(27) +#define BIT_FS_GPIOE_INT_EN_8821C BIT(26) +#define BIT_FS_GPIOD_INT_EN_8821C BIT(25) +#define BIT_FS_GPIOC_INT_EN_8821C BIT(24) +#define BIT_FS_GPIOB_INT_EN_8821C BIT(23) +#define BIT_FS_GPIOA_INT_EN_8821C BIT(22) +#define BIT_FS_GPIO9_INT_EN_8821C BIT(21) +#define BIT_FS_GPIO8_INT_EN_8821C BIT(20) +#define BIT_FS_GPIO7_INT_EN_8821C BIT(19) +#define BIT_FS_GPIO6_INT_EN_8821C BIT(18) +#define BIT_FS_GPIO5_INT_EN_8821C BIT(17) +#define BIT_FS_GPIO4_INT_EN_8821C BIT(16) +#define BIT_FS_GPIO3_INT_EN_8821C BIT(15) +#define BIT_FS_GPIO2_INT_EN_8821C BIT(14) +#define BIT_FS_GPIO1_INT_EN_8821C BIT(13) +#define BIT_FS_GPIO0_INT_EN_8821C BIT(12) +#define BIT_FS_HCI_SUS_EN_8821C BIT(11) +#define BIT_FS_HCI_RES_EN_8821C BIT(10) +#define BIT_FS_HCI_RESET_EN_8821C BIT(9) +#define BIT_USB_SCSI_CMD_EN_8821C BIT(8) +#define BIT_FS_BTON_STS_UPDATE_MSK_EN_8821C BIT(7) +#define BIT_ACT2RECOVERY_INT_EN_V1_8821C BIT(6) +#define BIT_GEN1GEN2_SWITCH_8821C BIT(5) +#define BIT_HCI_TXDMA_REQ_HIMR_8821C BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_MAK_8821C BIT(3) +#define BIT_FS_32K_ENTER_SETTING_MAK_8821C BIT(2) +#define BIT_FS_USB_LPMRSM_MSK_8821C BIT(1) +#define BIT_FS_USB_LPMINT_MSK_8821C BIT(0) + +/* 2 REG_FSISR_8821C */ +#define BIT_FS_PDNINT_8821C BIT(31) +#define BIT_FS_SPS_OCP_INT_8821C BIT(29) +#define BIT_FS_PWMERR_INT_8821C BIT(28) +#define BIT_FS_GPIOF_INT_8821C BIT(27) +#define BIT_FS_GPIOE_INT_8821C BIT(26) +#define BIT_FS_GPIOD_INT_8821C BIT(25) +#define BIT_FS_GPIOC_INT_8821C BIT(24) +#define BIT_FS_GPIOB_INT_8821C BIT(23) +#define BIT_FS_GPIOA_INT_8821C BIT(22) +#define BIT_FS_GPIO9_INT_8821C BIT(21) +#define BIT_FS_GPIO8_INT_8821C BIT(20) +#define BIT_FS_GPIO7_INT_8821C BIT(19) +#define BIT_FS_GPIO6_INT_8821C BIT(18) +#define BIT_FS_GPIO5_INT_8821C BIT(17) +#define BIT_FS_GPIO4_INT_8821C BIT(16) +#define BIT_FS_GPIO3_INT_8821C BIT(15) +#define BIT_FS_GPIO2_INT_8821C BIT(14) +#define BIT_FS_GPIO1_INT_8821C BIT(13) +#define BIT_FS_GPIO0_INT_8821C BIT(12) +#define BIT_FS_HCI_SUS_INT_8821C BIT(11) +#define BIT_FS_HCI_RES_INT_8821C BIT(10) +#define BIT_FS_HCI_RESET_INT_8821C BIT(9) +#define BIT_USB_SCSI_CMD_INT_8821C BIT(8) +#define BIT_ACT2RECOVERY_8821C BIT(6) +#define BIT_GEN1GEN2_SWITCH_8821C BIT(5) +#define BIT_HCI_TXDMA_REQ_HISR_8821C BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_INT_8821C BIT(3) +#define BIT_FS_32K_ENTER_SETTING_INT_8821C BIT(2) +#define BIT_FS_USB_LPMRSM_INT_8821C BIT(1) +#define BIT_FS_USB_LPMINT_INT_8821C BIT(0) + +/* 2 REG_HSIMR_8821C */ +#define BIT_GPIOF_INT_EN_8821C BIT(31) +#define BIT_GPIOE_INT_EN_8821C BIT(30) +#define BIT_GPIOD_INT_EN_8821C BIT(29) +#define BIT_GPIOC_INT_EN_8821C BIT(28) +#define BIT_GPIOB_INT_EN_8821C BIT(27) +#define BIT_GPIOA_INT_EN_8821C BIT(26) +#define BIT_GPIO9_INT_EN_8821C BIT(25) +#define BIT_GPIO8_INT_EN_8821C BIT(24) +#define BIT_GPIO7_INT_EN_8821C BIT(23) +#define BIT_GPIO6_INT_EN_8821C BIT(22) +#define BIT_GPIO5_INT_EN_8821C BIT(21) +#define BIT_GPIO4_INT_EN_8821C BIT(20) +#define BIT_GPIO3_INT_EN_8821C BIT(19) +#define BIT_GPIO2_INT_EN_V1_8821C BIT(18) +#define BIT_GPIO1_INT_EN_8821C BIT(17) +#define BIT_GPIO0_INT_EN_8821C BIT(16) +#define BIT_PDNINT_EN_8821C BIT(7) +#define BIT_RON_INT_EN_8821C BIT(6) +#define BIT_SPS_OCP_INT_EN_8821C BIT(5) +#define BIT_GPIO15_0_INT_EN_8821C BIT(0) + +/* 2 REG_HSISR_8821C */ +#define BIT_GPIOF_INT_8821C BIT(31) +#define BIT_GPIOE_INT_8821C BIT(30) +#define BIT_GPIOD_INT_8821C BIT(29) +#define BIT_GPIOC_INT_8821C BIT(28) +#define BIT_GPIOB_INT_8821C BIT(27) +#define BIT_GPIOA_INT_8821C BIT(26) +#define BIT_GPIO9_INT_8821C BIT(25) +#define BIT_GPIO8_INT_8821C BIT(24) +#define BIT_GPIO7_INT_8821C BIT(23) +#define BIT_GPIO6_INT_8821C BIT(22) +#define BIT_GPIO5_INT_8821C BIT(21) +#define BIT_GPIO4_INT_8821C BIT(20) +#define BIT_GPIO3_INT_8821C BIT(19) +#define BIT_GPIO2_INT_V1_8821C BIT(18) +#define BIT_GPIO1_INT_8821C BIT(17) +#define BIT_GPIO0_INT_8821C BIT(16) +#define BIT_PDNINT_8821C BIT(7) +#define BIT_RON_INT_8821C BIT(6) +#define BIT_SPS_OCP_INT_8821C BIT(5) +#define BIT_GPIO15_0_INT_8821C BIT(0) + +/* 2 REG_GPIO_EXT_CTRL_8821C */ + +#define BIT_SHIFT_GPIO_MOD_15_TO_8_8821C 24 +#define BIT_MASK_GPIO_MOD_15_TO_8_8821C 0xff +#define BIT_GPIO_MOD_15_TO_8_8821C(x) \ + (((x) & BIT_MASK_GPIO_MOD_15_TO_8_8821C) \ + << BIT_SHIFT_GPIO_MOD_15_TO_8_8821C) +#define BITS_GPIO_MOD_15_TO_8_8821C \ + (BIT_MASK_GPIO_MOD_15_TO_8_8821C << BIT_SHIFT_GPIO_MOD_15_TO_8_8821C) +#define BIT_CLEAR_GPIO_MOD_15_TO_8_8821C(x) \ + ((x) & (~BITS_GPIO_MOD_15_TO_8_8821C)) +#define BIT_GET_GPIO_MOD_15_TO_8_8821C(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8_8821C) & \ + BIT_MASK_GPIO_MOD_15_TO_8_8821C) +#define BIT_SET_GPIO_MOD_15_TO_8_8821C(x, v) \ + (BIT_CLEAR_GPIO_MOD_15_TO_8_8821C(x) | BIT_GPIO_MOD_15_TO_8_8821C(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8821C 16 +#define BIT_MASK_GPIO_IO_SEL_15_TO_8_8821C 0xff +#define BIT_GPIO_IO_SEL_15_TO_8_8821C(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8_8821C) \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8821C) +#define BITS_GPIO_IO_SEL_15_TO_8_8821C \ + (BIT_MASK_GPIO_IO_SEL_15_TO_8_8821C \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8821C) +#define BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8821C(x) \ + ((x) & (~BITS_GPIO_IO_SEL_15_TO_8_8821C)) +#define BIT_GET_GPIO_IO_SEL_15_TO_8_8821C(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8821C) & \ + BIT_MASK_GPIO_IO_SEL_15_TO_8_8821C) +#define BIT_SET_GPIO_IO_SEL_15_TO_8_8821C(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8821C(x) | \ + BIT_GPIO_IO_SEL_15_TO_8_8821C(v)) + +#define BIT_SHIFT_GPIO_OUT_15_TO_8_8821C 8 +#define BIT_MASK_GPIO_OUT_15_TO_8_8821C 0xff +#define BIT_GPIO_OUT_15_TO_8_8821C(x) \ + (((x) & BIT_MASK_GPIO_OUT_15_TO_8_8821C) \ + << BIT_SHIFT_GPIO_OUT_15_TO_8_8821C) +#define BITS_GPIO_OUT_15_TO_8_8821C \ + (BIT_MASK_GPIO_OUT_15_TO_8_8821C << BIT_SHIFT_GPIO_OUT_15_TO_8_8821C) +#define BIT_CLEAR_GPIO_OUT_15_TO_8_8821C(x) \ + ((x) & (~BITS_GPIO_OUT_15_TO_8_8821C)) +#define BIT_GET_GPIO_OUT_15_TO_8_8821C(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8_8821C) & \ + BIT_MASK_GPIO_OUT_15_TO_8_8821C) +#define BIT_SET_GPIO_OUT_15_TO_8_8821C(x, v) \ + (BIT_CLEAR_GPIO_OUT_15_TO_8_8821C(x) | BIT_GPIO_OUT_15_TO_8_8821C(v)) + +#define BIT_SHIFT_GPIO_IN_15_TO_8_8821C 0 +#define BIT_MASK_GPIO_IN_15_TO_8_8821C 0xff +#define BIT_GPIO_IN_15_TO_8_8821C(x) \ + (((x) & BIT_MASK_GPIO_IN_15_TO_8_8821C) \ + << BIT_SHIFT_GPIO_IN_15_TO_8_8821C) +#define BITS_GPIO_IN_15_TO_8_8821C \ + (BIT_MASK_GPIO_IN_15_TO_8_8821C << BIT_SHIFT_GPIO_IN_15_TO_8_8821C) +#define BIT_CLEAR_GPIO_IN_15_TO_8_8821C(x) ((x) & (~BITS_GPIO_IN_15_TO_8_8821C)) +#define BIT_GET_GPIO_IN_15_TO_8_8821C(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8_8821C) & \ + BIT_MASK_GPIO_IN_15_TO_8_8821C) +#define BIT_SET_GPIO_IN_15_TO_8_8821C(x, v) \ + (BIT_CLEAR_GPIO_IN_15_TO_8_8821C(x) | BIT_GPIO_IN_15_TO_8_8821C(v)) + +/* 2 REG_PAD_CTRL1_8821C */ +#define BIT_PAPE_WLBT_SEL_8821C BIT(29) +#define BIT_LNAON_WLBT_SEL_8821C BIT(28) +#define BIT_BTGP_GPG3_FEN_8821C BIT(26) +#define BIT_BTGP_GPG2_FEN_8821C BIT(25) +#define BIT_BTGP_JTAG_EN_8821C BIT(24) +#define BIT_XTAL_CLK_EXTARNAL_EN_8821C BIT(23) +#define BIT_BTGP_UART0_EN_8821C BIT(22) +#define BIT_BTGP_UART1_EN_8821C BIT(21) +#define BIT_BTGP_SPI_EN_8821C BIT(20) +#define BIT_BTGP_GPIO_E2_8821C BIT(19) +#define BIT_BTGP_GPIO_EN_8821C BIT(18) + +#define BIT_SHIFT_BTGP_GPIO_SL_8821C 16 +#define BIT_MASK_BTGP_GPIO_SL_8821C 0x3 +#define BIT_BTGP_GPIO_SL_8821C(x) \ + (((x) & BIT_MASK_BTGP_GPIO_SL_8821C) << BIT_SHIFT_BTGP_GPIO_SL_8821C) +#define BITS_BTGP_GPIO_SL_8821C \ + (BIT_MASK_BTGP_GPIO_SL_8821C << BIT_SHIFT_BTGP_GPIO_SL_8821C) +#define BIT_CLEAR_BTGP_GPIO_SL_8821C(x) ((x) & (~BITS_BTGP_GPIO_SL_8821C)) +#define BIT_GET_BTGP_GPIO_SL_8821C(x) \ + (((x) >> BIT_SHIFT_BTGP_GPIO_SL_8821C) & BIT_MASK_BTGP_GPIO_SL_8821C) +#define BIT_SET_BTGP_GPIO_SL_8821C(x, v) \ + (BIT_CLEAR_BTGP_GPIO_SL_8821C(x) | BIT_BTGP_GPIO_SL_8821C(v)) + +#define BIT_PAD_SDIO_SR_8821C BIT(14) +#define BIT_GPIO14_OUTPUT_PL_8821C BIT(13) +#define BIT_HOST_WAKE_PAD_PULL_EN_8821C BIT(12) +#define BIT_HOST_WAKE_PAD_SL_8821C BIT(11) +#define BIT_PAD_LNAON_SR_8821C BIT(10) +#define BIT_PAD_LNAON_E2_8821C BIT(9) +#define BIT_SW_LNAON_G_SEL_DATA_8821C BIT(8) +#define BIT_SW_LNAON_A_SEL_DATA_8821C BIT(7) +#define BIT_PAD_PAPE_SR_8821C BIT(6) +#define BIT_PAD_PAPE_E2_8821C BIT(5) +#define BIT_SW_PAPE_G_SEL_DATA_8821C BIT(4) +#define BIT_SW_PAPE_A_SEL_DATA_8821C BIT(3) +#define BIT_PAD_DPDT_SR_8821C BIT(2) +#define BIT_PAD_DPDT_PAD_E2_8821C BIT(1) +#define BIT_SW_DPDT_SEL_DATA_8821C BIT(0) + +/* 2 REG_WL_BT_PWR_CTRL_8821C */ +#define BIT_ISO_BD2PP_8821C BIT(31) +#define BIT_LDOV12B_EN_8821C BIT(30) +#define BIT_CKEN_BTGPS_8821C BIT(29) +#define BIT_FEN_BTGPS_8821C BIT(28) +#define BIT_BTCPU_BOOTSEL_8821C BIT(27) +#define BIT_SPI_SPEEDUP_8821C BIT(26) +#define BIT_DEVWAKE_PAD_TYPE_SEL_8821C BIT(24) +#define BIT_CLKREQ_PAD_TYPE_SEL_8821C BIT(23) +#define BIT_ISO_BTPON2PP_8821C BIT(22) +#define BIT_BT_HWROF_EN_8821C BIT(19) +#define BIT_BT_FUNC_EN_8821C BIT(18) +#define BIT_BT_HWPDN_SL_8821C BIT(17) +#define BIT_BT_DISN_EN_8821C BIT(16) +#define BIT_BT_PDN_PULL_EN_8821C BIT(15) +#define BIT_WL_PDN_PULL_EN_8821C BIT(14) +#define BIT_EXTERNAL_REQUEST_PL_8821C BIT(13) +#define BIT_GPIO0_2_3_PULL_LOW_EN_8821C BIT(12) +#define BIT_ISO_BA2PP_8821C BIT(11) +#define BIT_BT_AFE_LDO_EN_8821C BIT(10) +#define BIT_BT_AFE_PLL_EN_8821C BIT(9) +#define BIT_BT_DIG_CLK_EN_8821C BIT(8) +#define BIT_WL_DRV_EXIST_IDX_8821C BIT(5) +#define BIT_DOP_EHPAD_8821C BIT(4) +#define BIT_WL_HWROF_EN_8821C BIT(3) +#define BIT_WL_FUNC_EN_8821C BIT(2) +#define BIT_WL_HWPDN_SL_8821C BIT(1) +#define BIT_WL_HWPDN_EN_8821C BIT(0) + +/* 2 REG_SDM_DEBUG_8821C */ + +#define BIT_SHIFT_WLCLK_PHASE_8821C 0 +#define BIT_MASK_WLCLK_PHASE_8821C 0x1f +#define BIT_WLCLK_PHASE_8821C(x) \ + (((x) & BIT_MASK_WLCLK_PHASE_8821C) << BIT_SHIFT_WLCLK_PHASE_8821C) +#define BITS_WLCLK_PHASE_8821C \ + (BIT_MASK_WLCLK_PHASE_8821C << BIT_SHIFT_WLCLK_PHASE_8821C) +#define BIT_CLEAR_WLCLK_PHASE_8821C(x) ((x) & (~BITS_WLCLK_PHASE_8821C)) +#define BIT_GET_WLCLK_PHASE_8821C(x) \ + (((x) >> BIT_SHIFT_WLCLK_PHASE_8821C) & BIT_MASK_WLCLK_PHASE_8821C) +#define BIT_SET_WLCLK_PHASE_8821C(x, v) \ + (BIT_CLEAR_WLCLK_PHASE_8821C(x) | BIT_WLCLK_PHASE_8821C(v)) + +/* 2 REG_SYS_SDIO_CTRL_8821C */ +#define BIT_DBG_GNT_WL_BT_8821C BIT(27) +#define BIT_LTE_MUX_CTRL_PATH_8821C BIT(26) +#define BIT_LTE_COEX_UART_8821C BIT(25) +#define BIT_3W_LTE_WL_GPIO_8821C BIT(24) +#define BIT_SDIO_INT_POLARITY_8821C BIT(19) +#define BIT_SDIO_INT_8821C BIT(18) +#define BIT_SDIO_OFF_EN_8821C BIT(17) +#define BIT_SDIO_ON_EN_8821C BIT(16) +#define BIT_PCIE_WAIT_TIMEOUT_EVENT_8821C BIT(10) +#define BIT_PCIE_WAIT_TIME_8821C BIT(9) +#define BIT_MPCIE_REFCLK_XTAL_SEL_8821C BIT(8) +#define BIT_RES_USB_MASS_STORAGE_DESC_8821C BIT(1) +#define BIT_USB_WAIT_TIME_8821C BIT(0) + +/* 2 REG_HCI_OPT_CTRL_8821C */ + +#define BIT_SHIFT_TSFT_SEL_8821C 29 +#define BIT_MASK_TSFT_SEL_8821C 0x7 +#define BIT_TSFT_SEL_8821C(x) \ + (((x) & BIT_MASK_TSFT_SEL_8821C) << BIT_SHIFT_TSFT_SEL_8821C) +#define BITS_TSFT_SEL_8821C \ + (BIT_MASK_TSFT_SEL_8821C << BIT_SHIFT_TSFT_SEL_8821C) +#define BIT_CLEAR_TSFT_SEL_8821C(x) ((x) & (~BITS_TSFT_SEL_8821C)) +#define BIT_GET_TSFT_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_8821C) & BIT_MASK_TSFT_SEL_8821C) +#define BIT_SET_TSFT_SEL_8821C(x, v) \ + (BIT_CLEAR_TSFT_SEL_8821C(x) | BIT_TSFT_SEL_8821C(v)) + +#define BIT_SDIO_PAD_E5_8821C BIT(18) +#define BIT_USB_HOST_PWR_OFF_EN_8821C BIT(12) +#define BIT_SYM_LPS_BLOCK_EN_8821C BIT(11) +#define BIT_USB_LPM_ACT_EN_8821C BIT(10) +#define BIT_USB_LPM_NY_8821C BIT(9) +#define BIT_USB_SUS_DIS_8821C BIT(8) + +#define BIT_SHIFT_SDIO_PAD_E_8821C 5 +#define BIT_MASK_SDIO_PAD_E_8821C 0x7 +#define BIT_SDIO_PAD_E_8821C(x) \ + (((x) & BIT_MASK_SDIO_PAD_E_8821C) << BIT_SHIFT_SDIO_PAD_E_8821C) +#define BITS_SDIO_PAD_E_8821C \ + (BIT_MASK_SDIO_PAD_E_8821C << BIT_SHIFT_SDIO_PAD_E_8821C) +#define BIT_CLEAR_SDIO_PAD_E_8821C(x) ((x) & (~BITS_SDIO_PAD_E_8821C)) +#define BIT_GET_SDIO_PAD_E_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_PAD_E_8821C) & BIT_MASK_SDIO_PAD_E_8821C) +#define BIT_SET_SDIO_PAD_E_8821C(x, v) \ + (BIT_CLEAR_SDIO_PAD_E_8821C(x) | BIT_SDIO_PAD_E_8821C(v)) + +#define BIT_USB_LPPLL_EN_8821C BIT(4) +#define BIT_ROP_SW15_8821C BIT(2) +#define BIT_PCI_CKRDY_OPT_8821C BIT(1) +#define BIT_PCI_VAUX_EN_8821C BIT(0) + +/* 2 REG_AFE_CTRL4_8821C */ + +/* 2 REG_LDO_SWR_CTRL_8821C */ +#define BIT_ZCD_HW_AUTO_EN_8821C BIT(27) +#define BIT_ZCD_REGSEL_8821C BIT(26) + +#define BIT_SHIFT_AUTO_ZCD_IN_CODE_8821C 21 +#define BIT_MASK_AUTO_ZCD_IN_CODE_8821C 0x1f +#define BIT_AUTO_ZCD_IN_CODE_8821C(x) \ + (((x) & BIT_MASK_AUTO_ZCD_IN_CODE_8821C) \ + << BIT_SHIFT_AUTO_ZCD_IN_CODE_8821C) +#define BITS_AUTO_ZCD_IN_CODE_8821C \ + (BIT_MASK_AUTO_ZCD_IN_CODE_8821C << BIT_SHIFT_AUTO_ZCD_IN_CODE_8821C) +#define BIT_CLEAR_AUTO_ZCD_IN_CODE_8821C(x) \ + ((x) & (~BITS_AUTO_ZCD_IN_CODE_8821C)) +#define BIT_GET_AUTO_ZCD_IN_CODE_8821C(x) \ + (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE_8821C) & \ + BIT_MASK_AUTO_ZCD_IN_CODE_8821C) +#define BIT_SET_AUTO_ZCD_IN_CODE_8821C(x, v) \ + (BIT_CLEAR_AUTO_ZCD_IN_CODE_8821C(x) | BIT_AUTO_ZCD_IN_CODE_8821C(v)) + +#define BIT_SHIFT_ZCD_CODE_IN_L_8821C 16 +#define BIT_MASK_ZCD_CODE_IN_L_8821C 0x1f +#define BIT_ZCD_CODE_IN_L_8821C(x) \ + (((x) & BIT_MASK_ZCD_CODE_IN_L_8821C) << BIT_SHIFT_ZCD_CODE_IN_L_8821C) +#define BITS_ZCD_CODE_IN_L_8821C \ + (BIT_MASK_ZCD_CODE_IN_L_8821C << BIT_SHIFT_ZCD_CODE_IN_L_8821C) +#define BIT_CLEAR_ZCD_CODE_IN_L_8821C(x) ((x) & (~BITS_ZCD_CODE_IN_L_8821C)) +#define BIT_GET_ZCD_CODE_IN_L_8821C(x) \ + (((x) >> BIT_SHIFT_ZCD_CODE_IN_L_8821C) & BIT_MASK_ZCD_CODE_IN_L_8821C) +#define BIT_SET_ZCD_CODE_IN_L_8821C(x, v) \ + (BIT_CLEAR_ZCD_CODE_IN_L_8821C(x) | BIT_ZCD_CODE_IN_L_8821C(v)) + +#define BIT_SHIFT_LDO_HV5_DUMMY_8821C 14 +#define BIT_MASK_LDO_HV5_DUMMY_8821C 0x3 +#define BIT_LDO_HV5_DUMMY_8821C(x) \ + (((x) & BIT_MASK_LDO_HV5_DUMMY_8821C) << BIT_SHIFT_LDO_HV5_DUMMY_8821C) +#define BITS_LDO_HV5_DUMMY_8821C \ + (BIT_MASK_LDO_HV5_DUMMY_8821C << BIT_SHIFT_LDO_HV5_DUMMY_8821C) +#define BIT_CLEAR_LDO_HV5_DUMMY_8821C(x) ((x) & (~BITS_LDO_HV5_DUMMY_8821C)) +#define BIT_GET_LDO_HV5_DUMMY_8821C(x) \ + (((x) >> BIT_SHIFT_LDO_HV5_DUMMY_8821C) & BIT_MASK_LDO_HV5_DUMMY_8821C) +#define BIT_SET_LDO_HV5_DUMMY_8821C(x, v) \ + (BIT_CLEAR_LDO_HV5_DUMMY_8821C(x) | BIT_LDO_HV5_DUMMY_8821C(v)) + +#define BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8821C 12 +#define BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8821C 0x3 +#define BIT_REG_VTUNE33_BIT0_TO_BIT1_8821C(x) \ + (((x) & BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8821C) \ + << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8821C) +#define BITS_REG_VTUNE33_BIT0_TO_BIT1_8821C \ + (BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8821C \ + << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8821C) +#define BIT_CLEAR_REG_VTUNE33_BIT0_TO_BIT1_8821C(x) \ + ((x) & (~BITS_REG_VTUNE33_BIT0_TO_BIT1_8821C)) +#define BIT_GET_REG_VTUNE33_BIT0_TO_BIT1_8821C(x) \ + (((x) >> BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8821C) & \ + BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8821C) +#define BIT_SET_REG_VTUNE33_BIT0_TO_BIT1_8821C(x, v) \ + (BIT_CLEAR_REG_VTUNE33_BIT0_TO_BIT1_8821C(x) | \ + BIT_REG_VTUNE33_BIT0_TO_BIT1_8821C(v)) + +#define BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8821C 10 +#define BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8821C 0x3 +#define BIT_REG_STANDBY33_BIT0_TO_BIT1_8821C(x) \ + (((x) & BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8821C) \ + << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8821C) +#define BITS_REG_STANDBY33_BIT0_TO_BIT1_8821C \ + (BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8821C \ + << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8821C) +#define BIT_CLEAR_REG_STANDBY33_BIT0_TO_BIT1_8821C(x) \ + ((x) & (~BITS_REG_STANDBY33_BIT0_TO_BIT1_8821C)) +#define BIT_GET_REG_STANDBY33_BIT0_TO_BIT1_8821C(x) \ + (((x) >> BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8821C) & \ + BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8821C) +#define BIT_SET_REG_STANDBY33_BIT0_TO_BIT1_8821C(x, v) \ + (BIT_CLEAR_REG_STANDBY33_BIT0_TO_BIT1_8821C(x) | \ + BIT_REG_STANDBY33_BIT0_TO_BIT1_8821C(v)) + +#define BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8821C 8 +#define BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8821C 0x3 +#define BIT_REG_LOAD33_BIT0_TO_BIT1_8821C(x) \ + (((x) & BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8821C) \ + << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8821C) +#define BITS_REG_LOAD33_BIT0_TO_BIT1_8821C \ + (BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8821C \ + << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8821C) +#define BIT_CLEAR_REG_LOAD33_BIT0_TO_BIT1_8821C(x) \ + ((x) & (~BITS_REG_LOAD33_BIT0_TO_BIT1_8821C)) +#define BIT_GET_REG_LOAD33_BIT0_TO_BIT1_8821C(x) \ + (((x) >> BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8821C) & \ + BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8821C) +#define BIT_SET_REG_LOAD33_BIT0_TO_BIT1_8821C(x, v) \ + (BIT_CLEAR_REG_LOAD33_BIT0_TO_BIT1_8821C(x) | \ + BIT_REG_LOAD33_BIT0_TO_BIT1_8821C(v)) + +#define BIT_REG_BYPASS_L_8821C BIT(7) +#define BIT_REG_LDOF_L_8821C BIT(6) +#define BIT_REG_OCPS_L_8821C BIT(5) +#define BIT_ARENB_L_8821C BIT(3) + +#define BIT_SHIFT_CFC_L_8821C 1 +#define BIT_MASK_CFC_L_8821C 0x3 +#define BIT_CFC_L_8821C(x) \ + (((x) & BIT_MASK_CFC_L_8821C) << BIT_SHIFT_CFC_L_8821C) +#define BITS_CFC_L_8821C (BIT_MASK_CFC_L_8821C << BIT_SHIFT_CFC_L_8821C) +#define BIT_CLEAR_CFC_L_8821C(x) ((x) & (~BITS_CFC_L_8821C)) +#define BIT_GET_CFC_L_8821C(x) \ + (((x) >> BIT_SHIFT_CFC_L_8821C) & BIT_MASK_CFC_L_8821C) +#define BIT_SET_CFC_L_8821C(x, v) \ + (BIT_CLEAR_CFC_L_8821C(x) | BIT_CFC_L_8821C(v)) + +#define BIT_REG_TYPE_L_8821C BIT(0) + +/* 2 REG_MCUFW_CTRL_8821C */ + +#define BIT_SHIFT_RPWM_8821C 24 +#define BIT_MASK_RPWM_8821C 0xff +#define BIT_RPWM_8821C(x) (((x) & BIT_MASK_RPWM_8821C) << BIT_SHIFT_RPWM_8821C) +#define BITS_RPWM_8821C (BIT_MASK_RPWM_8821C << BIT_SHIFT_RPWM_8821C) +#define BIT_CLEAR_RPWM_8821C(x) ((x) & (~BITS_RPWM_8821C)) +#define BIT_GET_RPWM_8821C(x) \ + (((x) >> BIT_SHIFT_RPWM_8821C) & BIT_MASK_RPWM_8821C) +#define BIT_SET_RPWM_8821C(x, v) (BIT_CLEAR_RPWM_8821C(x) | BIT_RPWM_8821C(v)) + +#define BIT_ANA_PORT_EN_8821C BIT(22) +#define BIT_MAC_PORT_EN_8821C BIT(21) +#define BIT_BOOT_FSPI_EN_8821C BIT(20) +#define BIT_ROM_DLEN_8821C BIT(19) + +#define BIT_SHIFT_ROM_PGE_8821C 16 +#define BIT_MASK_ROM_PGE_8821C 0x7 +#define BIT_ROM_PGE_8821C(x) \ + (((x) & BIT_MASK_ROM_PGE_8821C) << BIT_SHIFT_ROM_PGE_8821C) +#define BITS_ROM_PGE_8821C (BIT_MASK_ROM_PGE_8821C << BIT_SHIFT_ROM_PGE_8821C) +#define BIT_CLEAR_ROM_PGE_8821C(x) ((x) & (~BITS_ROM_PGE_8821C)) +#define BIT_GET_ROM_PGE_8821C(x) \ + (((x) >> BIT_SHIFT_ROM_PGE_8821C) & BIT_MASK_ROM_PGE_8821C) +#define BIT_SET_ROM_PGE_8821C(x, v) \ + (BIT_CLEAR_ROM_PGE_8821C(x) | BIT_ROM_PGE_8821C(v)) + +#define BIT_FW_INIT_RDY_8821C BIT(15) +#define BIT_FW_DW_RDY_8821C BIT(14) + +#define BIT_SHIFT_CPU_CLK_SEL_8821C 12 +#define BIT_MASK_CPU_CLK_SEL_8821C 0x3 +#define BIT_CPU_CLK_SEL_8821C(x) \ + (((x) & BIT_MASK_CPU_CLK_SEL_8821C) << BIT_SHIFT_CPU_CLK_SEL_8821C) +#define BITS_CPU_CLK_SEL_8821C \ + (BIT_MASK_CPU_CLK_SEL_8821C << BIT_SHIFT_CPU_CLK_SEL_8821C) +#define BIT_CLEAR_CPU_CLK_SEL_8821C(x) ((x) & (~BITS_CPU_CLK_SEL_8821C)) +#define BIT_GET_CPU_CLK_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_CPU_CLK_SEL_8821C) & BIT_MASK_CPU_CLK_SEL_8821C) +#define BIT_SET_CPU_CLK_SEL_8821C(x, v) \ + (BIT_CLEAR_CPU_CLK_SEL_8821C(x) | BIT_CPU_CLK_SEL_8821C(v)) + +#define BIT_CCLK_CHG_MASK_8821C BIT(11) +#define BIT_EMEM__TXBUF_CHKSUM_OK_8821C BIT(10) +#define BIT_EMEM_TXBUF_DW_RDY_8821C BIT(9) +#define BIT_EMEM_CHKSUM_OK_8821C BIT(8) +#define BIT_EMEM_DW_OK_8821C BIT(7) +#define BIT_DMEM_CHKSUM_OK_8821C BIT(6) +#define BIT_DMEM_DW_OK_8821C BIT(5) +#define BIT_IMEM_CHKSUM_OK_8821C BIT(4) +#define BIT_IMEM_DW_OK_8821C BIT(3) +#define BIT_IMEM_BOOT_LOAD_CHKSUM_OK_8821C BIT(2) +#define BIT_IMEM_BOOT_LOAD_DW_OK_8821C BIT(1) +#define BIT_MCUFWDL_EN_8821C BIT(0) + +/* 2 REG_MCU_TST_CFG_8821C */ + +#define BIT_SHIFT_C2H_MSG_8821C 0 +#define BIT_MASK_C2H_MSG_8821C 0xffff +#define BIT_C2H_MSG_8821C(x) \ + (((x) & BIT_MASK_C2H_MSG_8821C) << BIT_SHIFT_C2H_MSG_8821C) +#define BITS_C2H_MSG_8821C (BIT_MASK_C2H_MSG_8821C << BIT_SHIFT_C2H_MSG_8821C) +#define BIT_CLEAR_C2H_MSG_8821C(x) ((x) & (~BITS_C2H_MSG_8821C)) +#define BIT_GET_C2H_MSG_8821C(x) \ + (((x) >> BIT_SHIFT_C2H_MSG_8821C) & BIT_MASK_C2H_MSG_8821C) +#define BIT_SET_C2H_MSG_8821C(x, v) \ + (BIT_CLEAR_C2H_MSG_8821C(x) | BIT_C2H_MSG_8821C(v)) + +/* 2 REG_HMEBOX_E0_E1_8821C */ + +#define BIT_SHIFT_HOST_MSG_E1_8821C 16 +#define BIT_MASK_HOST_MSG_E1_8821C 0xffff +#define BIT_HOST_MSG_E1_8821C(x) \ + (((x) & BIT_MASK_HOST_MSG_E1_8821C) << BIT_SHIFT_HOST_MSG_E1_8821C) +#define BITS_HOST_MSG_E1_8821C \ + (BIT_MASK_HOST_MSG_E1_8821C << BIT_SHIFT_HOST_MSG_E1_8821C) +#define BIT_CLEAR_HOST_MSG_E1_8821C(x) ((x) & (~BITS_HOST_MSG_E1_8821C)) +#define BIT_GET_HOST_MSG_E1_8821C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E1_8821C) & BIT_MASK_HOST_MSG_E1_8821C) +#define BIT_SET_HOST_MSG_E1_8821C(x, v) \ + (BIT_CLEAR_HOST_MSG_E1_8821C(x) | BIT_HOST_MSG_E1_8821C(v)) + +#define BIT_SHIFT_HOST_MSG_E0_8821C 0 +#define BIT_MASK_HOST_MSG_E0_8821C 0xffff +#define BIT_HOST_MSG_E0_8821C(x) \ + (((x) & BIT_MASK_HOST_MSG_E0_8821C) << BIT_SHIFT_HOST_MSG_E0_8821C) +#define BITS_HOST_MSG_E0_8821C \ + (BIT_MASK_HOST_MSG_E0_8821C << BIT_SHIFT_HOST_MSG_E0_8821C) +#define BIT_CLEAR_HOST_MSG_E0_8821C(x) ((x) & (~BITS_HOST_MSG_E0_8821C)) +#define BIT_GET_HOST_MSG_E0_8821C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E0_8821C) & BIT_MASK_HOST_MSG_E0_8821C) +#define BIT_SET_HOST_MSG_E0_8821C(x, v) \ + (BIT_CLEAR_HOST_MSG_E0_8821C(x) | BIT_HOST_MSG_E0_8821C(v)) + +/* 2 REG_HMEBOX_E2_E3_8821C */ + +#define BIT_SHIFT_HOST_MSG_E3_8821C 16 +#define BIT_MASK_HOST_MSG_E3_8821C 0xffff +#define BIT_HOST_MSG_E3_8821C(x) \ + (((x) & BIT_MASK_HOST_MSG_E3_8821C) << BIT_SHIFT_HOST_MSG_E3_8821C) +#define BITS_HOST_MSG_E3_8821C \ + (BIT_MASK_HOST_MSG_E3_8821C << BIT_SHIFT_HOST_MSG_E3_8821C) +#define BIT_CLEAR_HOST_MSG_E3_8821C(x) ((x) & (~BITS_HOST_MSG_E3_8821C)) +#define BIT_GET_HOST_MSG_E3_8821C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E3_8821C) & BIT_MASK_HOST_MSG_E3_8821C) +#define BIT_SET_HOST_MSG_E3_8821C(x, v) \ + (BIT_CLEAR_HOST_MSG_E3_8821C(x) | BIT_HOST_MSG_E3_8821C(v)) + +#define BIT_SHIFT_HOST_MSG_E2_8821C 0 +#define BIT_MASK_HOST_MSG_E2_8821C 0xffff +#define BIT_HOST_MSG_E2_8821C(x) \ + (((x) & BIT_MASK_HOST_MSG_E2_8821C) << BIT_SHIFT_HOST_MSG_E2_8821C) +#define BITS_HOST_MSG_E2_8821C \ + (BIT_MASK_HOST_MSG_E2_8821C << BIT_SHIFT_HOST_MSG_E2_8821C) +#define BIT_CLEAR_HOST_MSG_E2_8821C(x) ((x) & (~BITS_HOST_MSG_E2_8821C)) +#define BIT_GET_HOST_MSG_E2_8821C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E2_8821C) & BIT_MASK_HOST_MSG_E2_8821C) +#define BIT_SET_HOST_MSG_E2_8821C(x, v) \ + (BIT_CLEAR_HOST_MSG_E2_8821C(x) | BIT_HOST_MSG_E2_8821C(v)) + +/* 2 REG_WLLPS_CTRL_8821C */ +#define BIT_WLLPSOP_EABM_8821C BIT(31) +#define BIT_WLLPSOP_ACKF_8821C BIT(30) +#define BIT_WLLPSOP_DLDM_8821C BIT(29) +#define BIT_WLLPSOP_ESWR_8821C BIT(28) +#define BIT_WLLPSOP_PWMM_8821C BIT(27) +#define BIT_WLLPSOP_EECK_8821C BIT(26) +#define BIT_WLLPSOP_WLMACOFF_8821C BIT(25) +#define BIT_WLLPSOP_EXTAL_8821C BIT(24) +#define BIT_WL_SYNPON_VOLTSPDN_8821C BIT(23) +#define BIT_WLLPSOP_WLBBOFF_8821C BIT(22) +#define BIT_WLLPSOP_WLMEM_DS_8821C BIT(21) + +#define BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8821C 12 +#define BIT_MASK_LPLDH12_VADJ_STEP_DN_8821C 0xf +#define BIT_LPLDH12_VADJ_STEP_DN_8821C(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN_8821C) \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8821C) +#define BITS_LPLDH12_VADJ_STEP_DN_8821C \ + (BIT_MASK_LPLDH12_VADJ_STEP_DN_8821C \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8821C) +#define BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8821C(x) \ + ((x) & (~BITS_LPLDH12_VADJ_STEP_DN_8821C)) +#define BIT_GET_LPLDH12_VADJ_STEP_DN_8821C(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8821C) & \ + BIT_MASK_LPLDH12_VADJ_STEP_DN_8821C) +#define BIT_SET_LPLDH12_VADJ_STEP_DN_8821C(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8821C(x) | \ + BIT_LPLDH12_VADJ_STEP_DN_8821C(v)) + +#define BIT_SHIFT_V15ADJ_L1_STEP_DN_8821C 8 +#define BIT_MASK_V15ADJ_L1_STEP_DN_8821C 0x7 +#define BIT_V15ADJ_L1_STEP_DN_8821C(x) \ + (((x) & BIT_MASK_V15ADJ_L1_STEP_DN_8821C) \ + << BIT_SHIFT_V15ADJ_L1_STEP_DN_8821C) +#define BITS_V15ADJ_L1_STEP_DN_8821C \ + (BIT_MASK_V15ADJ_L1_STEP_DN_8821C << BIT_SHIFT_V15ADJ_L1_STEP_DN_8821C) +#define BIT_CLEAR_V15ADJ_L1_STEP_DN_8821C(x) \ + ((x) & (~BITS_V15ADJ_L1_STEP_DN_8821C)) +#define BIT_GET_V15ADJ_L1_STEP_DN_8821C(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN_8821C) & \ + BIT_MASK_V15ADJ_L1_STEP_DN_8821C) +#define BIT_SET_V15ADJ_L1_STEP_DN_8821C(x, v) \ + (BIT_CLEAR_V15ADJ_L1_STEP_DN_8821C(x) | BIT_V15ADJ_L1_STEP_DN_8821C(v)) + +#define BIT_REGU_32K_CLK_EN_8821C BIT(1) +#define BIT_WL_LPS_EN_8821C BIT(0) + +/* 2 REG_AFE_CTRL5_8821C */ +#define BIT_BB_DBG_SEL_AFE_SDM_BIT0_8821C BIT(31) +#define BIT_ORDER_SDM_8821C BIT(30) +#define BIT_RFE_SEL_SDM_8821C BIT(29) + +#define BIT_SHIFT_REF_SEL_8821C 25 +#define BIT_MASK_REF_SEL_8821C 0xf +#define BIT_REF_SEL_8821C(x) \ + (((x) & BIT_MASK_REF_SEL_8821C) << BIT_SHIFT_REF_SEL_8821C) +#define BITS_REF_SEL_8821C (BIT_MASK_REF_SEL_8821C << BIT_SHIFT_REF_SEL_8821C) +#define BIT_CLEAR_REF_SEL_8821C(x) ((x) & (~BITS_REF_SEL_8821C)) +#define BIT_GET_REF_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_REF_SEL_8821C) & BIT_MASK_REF_SEL_8821C) +#define BIT_SET_REF_SEL_8821C(x, v) \ + (BIT_CLEAR_REF_SEL_8821C(x) | BIT_REF_SEL_8821C(v)) + +#define BIT_SHIFT_F0F_SDM_8821C 12 +#define BIT_MASK_F0F_SDM_8821C 0x1fff +#define BIT_F0F_SDM_8821C(x) \ + (((x) & BIT_MASK_F0F_SDM_8821C) << BIT_SHIFT_F0F_SDM_8821C) +#define BITS_F0F_SDM_8821C (BIT_MASK_F0F_SDM_8821C << BIT_SHIFT_F0F_SDM_8821C) +#define BIT_CLEAR_F0F_SDM_8821C(x) ((x) & (~BITS_F0F_SDM_8821C)) +#define BIT_GET_F0F_SDM_8821C(x) \ + (((x) >> BIT_SHIFT_F0F_SDM_8821C) & BIT_MASK_F0F_SDM_8821C) +#define BIT_SET_F0F_SDM_8821C(x, v) \ + (BIT_CLEAR_F0F_SDM_8821C(x) | BIT_F0F_SDM_8821C(v)) + +#define BIT_SHIFT_F0N_SDM_8821C 9 +#define BIT_MASK_F0N_SDM_8821C 0x7 +#define BIT_F0N_SDM_8821C(x) \ + (((x) & BIT_MASK_F0N_SDM_8821C) << BIT_SHIFT_F0N_SDM_8821C) +#define BITS_F0N_SDM_8821C (BIT_MASK_F0N_SDM_8821C << BIT_SHIFT_F0N_SDM_8821C) +#define BIT_CLEAR_F0N_SDM_8821C(x) ((x) & (~BITS_F0N_SDM_8821C)) +#define BIT_GET_F0N_SDM_8821C(x) \ + (((x) >> BIT_SHIFT_F0N_SDM_8821C) & BIT_MASK_F0N_SDM_8821C) +#define BIT_SET_F0N_SDM_8821C(x, v) \ + (BIT_CLEAR_F0N_SDM_8821C(x) | BIT_F0N_SDM_8821C(v)) + +#define BIT_SHIFT_DIVN_SDM_8821C 3 +#define BIT_MASK_DIVN_SDM_8821C 0x3f +#define BIT_DIVN_SDM_8821C(x) \ + (((x) & BIT_MASK_DIVN_SDM_8821C) << BIT_SHIFT_DIVN_SDM_8821C) +#define BITS_DIVN_SDM_8821C \ + (BIT_MASK_DIVN_SDM_8821C << BIT_SHIFT_DIVN_SDM_8821C) +#define BIT_CLEAR_DIVN_SDM_8821C(x) ((x) & (~BITS_DIVN_SDM_8821C)) +#define BIT_GET_DIVN_SDM_8821C(x) \ + (((x) >> BIT_SHIFT_DIVN_SDM_8821C) & BIT_MASK_DIVN_SDM_8821C) +#define BIT_SET_DIVN_SDM_8821C(x, v) \ + (BIT_CLEAR_DIVN_SDM_8821C(x) | BIT_DIVN_SDM_8821C(v)) + +/* 2 REG_GPIO_DEBOUNCE_CTRL_8821C */ +#define BIT_WLGP_DBC1EN_8821C BIT(15) + +#define BIT_SHIFT_WLGP_DBC1_8821C 8 +#define BIT_MASK_WLGP_DBC1_8821C 0xf +#define BIT_WLGP_DBC1_8821C(x) \ + (((x) & BIT_MASK_WLGP_DBC1_8821C) << BIT_SHIFT_WLGP_DBC1_8821C) +#define BITS_WLGP_DBC1_8821C \ + (BIT_MASK_WLGP_DBC1_8821C << BIT_SHIFT_WLGP_DBC1_8821C) +#define BIT_CLEAR_WLGP_DBC1_8821C(x) ((x) & (~BITS_WLGP_DBC1_8821C)) +#define BIT_GET_WLGP_DBC1_8821C(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC1_8821C) & BIT_MASK_WLGP_DBC1_8821C) +#define BIT_SET_WLGP_DBC1_8821C(x, v) \ + (BIT_CLEAR_WLGP_DBC1_8821C(x) | BIT_WLGP_DBC1_8821C(v)) + +#define BIT_WLGP_DBC0EN_8821C BIT(7) + +#define BIT_SHIFT_WLGP_DBC0_8821C 0 +#define BIT_MASK_WLGP_DBC0_8821C 0xf +#define BIT_WLGP_DBC0_8821C(x) \ + (((x) & BIT_MASK_WLGP_DBC0_8821C) << BIT_SHIFT_WLGP_DBC0_8821C) +#define BITS_WLGP_DBC0_8821C \ + (BIT_MASK_WLGP_DBC0_8821C << BIT_SHIFT_WLGP_DBC0_8821C) +#define BIT_CLEAR_WLGP_DBC0_8821C(x) ((x) & (~BITS_WLGP_DBC0_8821C)) +#define BIT_GET_WLGP_DBC0_8821C(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC0_8821C) & BIT_MASK_WLGP_DBC0_8821C) +#define BIT_SET_WLGP_DBC0_8821C(x, v) \ + (BIT_CLEAR_WLGP_DBC0_8821C(x) | BIT_WLGP_DBC0_8821C(v)) + +/* 2 REG_RPWM2_8821C */ + +#define BIT_SHIFT_RPWM2_8821C 16 +#define BIT_MASK_RPWM2_8821C 0xffff +#define BIT_RPWM2_8821C(x) \ + (((x) & BIT_MASK_RPWM2_8821C) << BIT_SHIFT_RPWM2_8821C) +#define BITS_RPWM2_8821C (BIT_MASK_RPWM2_8821C << BIT_SHIFT_RPWM2_8821C) +#define BIT_CLEAR_RPWM2_8821C(x) ((x) & (~BITS_RPWM2_8821C)) +#define BIT_GET_RPWM2_8821C(x) \ + (((x) >> BIT_SHIFT_RPWM2_8821C) & BIT_MASK_RPWM2_8821C) +#define BIT_SET_RPWM2_8821C(x, v) \ + (BIT_CLEAR_RPWM2_8821C(x) | BIT_RPWM2_8821C(v)) + +/* 2 REG_SYSON_FSM_MON_8821C */ + +#define BIT_SHIFT_FSM_MON_SEL_8821C 24 +#define BIT_MASK_FSM_MON_SEL_8821C 0x7 +#define BIT_FSM_MON_SEL_8821C(x) \ + (((x) & BIT_MASK_FSM_MON_SEL_8821C) << BIT_SHIFT_FSM_MON_SEL_8821C) +#define BITS_FSM_MON_SEL_8821C \ + (BIT_MASK_FSM_MON_SEL_8821C << BIT_SHIFT_FSM_MON_SEL_8821C) +#define BIT_CLEAR_FSM_MON_SEL_8821C(x) ((x) & (~BITS_FSM_MON_SEL_8821C)) +#define BIT_GET_FSM_MON_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_FSM_MON_SEL_8821C) & BIT_MASK_FSM_MON_SEL_8821C) +#define BIT_SET_FSM_MON_SEL_8821C(x, v) \ + (BIT_CLEAR_FSM_MON_SEL_8821C(x) | BIT_FSM_MON_SEL_8821C(v)) + +#define BIT_DOP_ELDO_8821C BIT(23) +#define BIT_FSM_MON_UPD_8821C BIT(15) + +#define BIT_SHIFT_FSM_PAR_8821C 0 +#define BIT_MASK_FSM_PAR_8821C 0x7fff +#define BIT_FSM_PAR_8821C(x) \ + (((x) & BIT_MASK_FSM_PAR_8821C) << BIT_SHIFT_FSM_PAR_8821C) +#define BITS_FSM_PAR_8821C (BIT_MASK_FSM_PAR_8821C << BIT_SHIFT_FSM_PAR_8821C) +#define BIT_CLEAR_FSM_PAR_8821C(x) ((x) & (~BITS_FSM_PAR_8821C)) +#define BIT_GET_FSM_PAR_8821C(x) \ + (((x) >> BIT_SHIFT_FSM_PAR_8821C) & BIT_MASK_FSM_PAR_8821C) +#define BIT_SET_FSM_PAR_8821C(x, v) \ + (BIT_CLEAR_FSM_PAR_8821C(x) | BIT_FSM_PAR_8821C(v)) + +/* 2 REG_AFE_CTRL6_8821C */ + +#define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C 0 +#define BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C 0x7 +#define BIT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x) \ + (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C) \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C) +#define BITS_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C \ + (BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C) +#define BIT_CLEAR_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x) \ + ((x) & (~BITS_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C)) +#define BIT_GET_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x) \ + (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C) & \ + BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C) +#define BIT_SET_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x, v) \ + (BIT_CLEAR_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x) | \ + BIT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(v)) + +/* 2 REG_PMC_DBG_CTRL1_8821C */ +#define BIT_BT_INT_EN_8821C BIT(31) + +#define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8821C 16 +#define BIT_MASK_RD_WR_WIFI_BT_INFO_8821C 0x7fff +#define BIT_RD_WR_WIFI_BT_INFO_8821C(x) \ + (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8821C) \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8821C) +#define BITS_RD_WR_WIFI_BT_INFO_8821C \ + (BIT_MASK_RD_WR_WIFI_BT_INFO_8821C \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8821C) +#define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8821C(x) \ + ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8821C)) +#define BIT_GET_RD_WR_WIFI_BT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8821C) & \ + BIT_MASK_RD_WR_WIFI_BT_INFO_8821C) +#define BIT_SET_RD_WR_WIFI_BT_INFO_8821C(x, v) \ + (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8821C(x) | \ + BIT_RD_WR_WIFI_BT_INFO_8821C(v)) + +#define BIT_PMC_WR_OVF_8821C BIT(8) + +#define BIT_SHIFT_WLPMC_ERRINT_8821C 0 +#define BIT_MASK_WLPMC_ERRINT_8821C 0xff +#define BIT_WLPMC_ERRINT_8821C(x) \ + (((x) & BIT_MASK_WLPMC_ERRINT_8821C) << BIT_SHIFT_WLPMC_ERRINT_8821C) +#define BITS_WLPMC_ERRINT_8821C \ + (BIT_MASK_WLPMC_ERRINT_8821C << BIT_SHIFT_WLPMC_ERRINT_8821C) +#define BIT_CLEAR_WLPMC_ERRINT_8821C(x) ((x) & (~BITS_WLPMC_ERRINT_8821C)) +#define BIT_GET_WLPMC_ERRINT_8821C(x) \ + (((x) >> BIT_SHIFT_WLPMC_ERRINT_8821C) & BIT_MASK_WLPMC_ERRINT_8821C) +#define BIT_SET_WLPMC_ERRINT_8821C(x, v) \ + (BIT_CLEAR_WLPMC_ERRINT_8821C(x) | BIT_WLPMC_ERRINT_8821C(v)) + +/* 2 REG_AFE_CTRL7_8821C */ + +#define BIT_SHIFT_SEL_V_8821C 30 +#define BIT_MASK_SEL_V_8821C 0x3 +#define BIT_SEL_V_8821C(x) \ + (((x) & BIT_MASK_SEL_V_8821C) << BIT_SHIFT_SEL_V_8821C) +#define BITS_SEL_V_8821C (BIT_MASK_SEL_V_8821C << BIT_SHIFT_SEL_V_8821C) +#define BIT_CLEAR_SEL_V_8821C(x) ((x) & (~BITS_SEL_V_8821C)) +#define BIT_GET_SEL_V_8821C(x) \ + (((x) >> BIT_SHIFT_SEL_V_8821C) & BIT_MASK_SEL_V_8821C) +#define BIT_SET_SEL_V_8821C(x, v) \ + (BIT_CLEAR_SEL_V_8821C(x) | BIT_SEL_V_8821C(v)) + +#define BIT_SEL_LDO_PC_8821C BIT(29) + +#define BIT_SHIFT_CK_MON_SEL_8821C 26 +#define BIT_MASK_CK_MON_SEL_8821C 0x7 +#define BIT_CK_MON_SEL_8821C(x) \ + (((x) & BIT_MASK_CK_MON_SEL_8821C) << BIT_SHIFT_CK_MON_SEL_8821C) +#define BITS_CK_MON_SEL_8821C \ + (BIT_MASK_CK_MON_SEL_8821C << BIT_SHIFT_CK_MON_SEL_8821C) +#define BIT_CLEAR_CK_MON_SEL_8821C(x) ((x) & (~BITS_CK_MON_SEL_8821C)) +#define BIT_GET_CK_MON_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_CK_MON_SEL_8821C) & BIT_MASK_CK_MON_SEL_8821C) +#define BIT_SET_CK_MON_SEL_8821C(x, v) \ + (BIT_CLEAR_CK_MON_SEL_8821C(x) | BIT_CK_MON_SEL_8821C(v)) + +#define BIT_CK_MON_EN_8821C BIT(25) +#define BIT_FREF_EDGE_8821C BIT(24) +#define BIT_CK320M_EN_8821C BIT(23) +#define BIT_CK_5M_EN_8821C BIT(22) +#define BIT_TESTEN_8821C BIT(21) + +/* 2 REG_HIMR0_8821C */ +#define BIT_TIMEOUT_INTERRUPT2_MASK_8821C BIT(31) +#define BIT_TIMEOUT_INTERRUTP1_MASK_8821C BIT(30) +#define BIT_PSTIMEOUT_MSK_8821C BIT(29) +#define BIT_GTINT4_MSK_8821C BIT(28) +#define BIT_GTINT3_MSK_8821C BIT(27) +#define BIT_TXBCN0ERR_MSK_8821C BIT(26) +#define BIT_TXBCN0OK_MSK_8821C BIT(25) +#define BIT_TSF_BIT32_TOGGLE_MSK_8821C BIT(24) +#define BIT_BCNDMAINT0_MSK_8821C BIT(20) +#define BIT_BCNDERR0_MSK_8821C BIT(16) +#define BIT_HSISR_IND_ON_INT_MSK_8821C BIT(15) +#define BIT_BCNDMAINT_E_MSK_8821C BIT(14) +#define BIT_CTWEND_MSK_8821C BIT(12) +#define BIT_HISR1_IND_MSK_8821C BIT(11) +#define BIT_C2HCMD_MSK_8821C BIT(10) +#define BIT_CPWM2_MSK_8821C BIT(9) +#define BIT_CPWM_MSK_8821C BIT(8) +#define BIT_HIGHDOK_MSK_8821C BIT(7) +#define BIT_MGTDOK_MSK_8821C BIT(6) +#define BIT_BKDOK_MSK_8821C BIT(5) +#define BIT_BEDOK_MSK_8821C BIT(4) +#define BIT_VIDOK_MSK_8821C BIT(3) +#define BIT_VODOK_MSK_8821C BIT(2) +#define BIT_RDU_MSK_8821C BIT(1) +#define BIT_RXOK_MSK_8821C BIT(0) + +/* 2 REG_HISR0_8821C */ +#define BIT_PSTIMEOUT2_8821C BIT(31) +#define BIT_PSTIMEOUT1_8821C BIT(30) +#define BIT_PSTIMEOUT_8821C BIT(29) +#define BIT_GTINT4_8821C BIT(28) +#define BIT_GTINT3_8821C BIT(27) +#define BIT_TXBCN0ERR_8821C BIT(26) +#define BIT_TXBCN0OK_8821C BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8821C BIT(24) +#define BIT_BCNDMAINT0_8821C BIT(20) +#define BIT_BCNDERR0_8821C BIT(16) +#define BIT_HSISR_IND_ON_INT_8821C BIT(15) +#define BIT_BCNDMAINT_E_8821C BIT(14) +#define BIT_CTWEND_8821C BIT(12) +#define BIT_HISR1_IND_INT_8821C BIT(11) +#define BIT_C2HCMD_8821C BIT(10) +#define BIT_CPWM2_8821C BIT(9) +#define BIT_CPWM_8821C BIT(8) +#define BIT_HIGHDOK_8821C BIT(7) +#define BIT_MGTDOK_8821C BIT(6) +#define BIT_BKDOK_8821C BIT(5) +#define BIT_BEDOK_8821C BIT(4) +#define BIT_VIDOK_8821C BIT(3) +#define BIT_VODOK_8821C BIT(2) +#define BIT_RDU_8821C BIT(1) +#define BIT_RXOK_8821C BIT(0) + +/* 2 REG_HIMR1_8821C */ +#define BIT_TXFIFO_TH_INT_8821C BIT(30) +#define BIT_BTON_STS_UPDATE_MASK_8821C BIT(29) +#define BIT_MCU_ERR_MASK_8821C BIT(28) +#define BIT_BCNDMAINT7__MSK_8821C BIT(27) +#define BIT_BCNDMAINT6__MSK_8821C BIT(26) +#define BIT_BCNDMAINT5__MSK_8821C BIT(25) +#define BIT_BCNDMAINT4__MSK_8821C BIT(24) +#define BIT_BCNDMAINT3_MSK_8821C BIT(23) +#define BIT_BCNDMAINT2_MSK_8821C BIT(22) +#define BIT_BCNDMAINT1_MSK_8821C BIT(21) +#define BIT_BCNDERR7_MSK_8821C BIT(20) +#define BIT_BCNDERR6_MSK_8821C BIT(19) +#define BIT_BCNDERR5_MSK_8821C BIT(18) +#define BIT_BCNDERR4_MSK_8821C BIT(17) +#define BIT_BCNDERR3_MSK_8821C BIT(16) +#define BIT_BCNDERR2_MSK_8821C BIT(15) +#define BIT_BCNDERR1_MSK_8821C BIT(14) +#define BIT_ATIMEND_E_MSK_8821C BIT(13) +#define BIT_ATIMEND__MSK_8821C BIT(12) +#define BIT_TXERR_MSK_8821C BIT(11) +#define BIT_RXERR_MSK_8821C BIT(10) +#define BIT_TXFOVW_MSK_8821C BIT(9) +#define BIT_FOVW_MSK_8821C BIT(8) +#define BIT_CPU_MGQ_TXDONE_MSK_8821C BIT(5) +#define BIT_PS_TIMER_C_MSK_8821C BIT(4) +#define BIT_PS_TIMER_B_MSK_8821C BIT(3) +#define BIT_PS_TIMER_A_MSK_8821C BIT(2) +#define BIT_CPUMGQ_TX_TIMER_MSK_8821C BIT(1) + +/* 2 REG_HISR1_8821C */ +#define BIT_TXFIFO_TH_INT_8821C BIT(30) +#define BIT_BTON_STS_UPDATE_INT_8821C BIT(29) +#define BIT_MCU_ERR_8821C BIT(28) +#define BIT_BCNDMAINT7_8821C BIT(27) +#define BIT_BCNDMAINT6_8821C BIT(26) +#define BIT_BCNDMAINT5_8821C BIT(25) +#define BIT_BCNDMAINT4_8821C BIT(24) +#define BIT_BCNDMAINT3_8821C BIT(23) +#define BIT_BCNDMAINT2_8821C BIT(22) +#define BIT_BCNDMAINT1_8821C BIT(21) +#define BIT_BCNDERR7_8821C BIT(20) +#define BIT_BCNDERR6_8821C BIT(19) +#define BIT_BCNDERR5_8821C BIT(18) +#define BIT_BCNDERR4_8821C BIT(17) +#define BIT_BCNDERR3_8821C BIT(16) +#define BIT_BCNDERR2_8821C BIT(15) +#define BIT_BCNDERR1_8821C BIT(14) +#define BIT_ATIMEND_E_8821C BIT(13) +#define BIT_ATIMEND_8821C BIT(12) +#define BIT_TXERR_INT_8821C BIT(11) +#define BIT_RXERR_INT_8821C BIT(10) +#define BIT_TXFOVW_8821C BIT(9) +#define BIT_FOVW_8821C BIT(8) + +/* 2 REG_NOT_VALID_8821C */ +#define BIT_CPU_MGQ_TXDONE_8821C BIT(5) +#define BIT_PS_TIMER_C_8821C BIT(4) +#define BIT_PS_TIMER_B_8821C BIT(3) +#define BIT_PS_TIMER_A_8821C BIT(2) +#define BIT_CPUMGQ_TX_TIMER_8821C BIT(1) + +/* 2 REG_DBG_PORT_SEL_8821C */ + +#define BIT_SHIFT_DEBUG_ST_8821C 0 +#define BIT_MASK_DEBUG_ST_8821C 0xffffffffL +#define BIT_DEBUG_ST_8821C(x) \ + (((x) & BIT_MASK_DEBUG_ST_8821C) << BIT_SHIFT_DEBUG_ST_8821C) +#define BITS_DEBUG_ST_8821C \ + (BIT_MASK_DEBUG_ST_8821C << BIT_SHIFT_DEBUG_ST_8821C) +#define BIT_CLEAR_DEBUG_ST_8821C(x) ((x) & (~BITS_DEBUG_ST_8821C)) +#define BIT_GET_DEBUG_ST_8821C(x) \ + (((x) >> BIT_SHIFT_DEBUG_ST_8821C) & BIT_MASK_DEBUG_ST_8821C) +#define BIT_SET_DEBUG_ST_8821C(x, v) \ + (BIT_CLEAR_DEBUG_ST_8821C(x) | BIT_DEBUG_ST_8821C(v)) + +/* 2 REG_PAD_CTRL2_8821C */ +#define BIT_USB3_USB2_TRANSITION_8821C BIT(20) + +#define BIT_SHIFT_USB23_SW_MODE_V1_8821C 18 +#define BIT_MASK_USB23_SW_MODE_V1_8821C 0x3 +#define BIT_USB23_SW_MODE_V1_8821C(x) \ + (((x) & BIT_MASK_USB23_SW_MODE_V1_8821C) \ + << BIT_SHIFT_USB23_SW_MODE_V1_8821C) +#define BITS_USB23_SW_MODE_V1_8821C \ + (BIT_MASK_USB23_SW_MODE_V1_8821C << BIT_SHIFT_USB23_SW_MODE_V1_8821C) +#define BIT_CLEAR_USB23_SW_MODE_V1_8821C(x) \ + ((x) & (~BITS_USB23_SW_MODE_V1_8821C)) +#define BIT_GET_USB23_SW_MODE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_USB23_SW_MODE_V1_8821C) & \ + BIT_MASK_USB23_SW_MODE_V1_8821C) +#define BIT_SET_USB23_SW_MODE_V1_8821C(x, v) \ + (BIT_CLEAR_USB23_SW_MODE_V1_8821C(x) | BIT_USB23_SW_MODE_V1_8821C(v)) + +#define BIT_NO_PDN_CHIPOFF_V1_8821C BIT(17) +#define BIT_RSM_EN_V1_8821C BIT(16) + +#define BIT_SHIFT_MATCH_CNT_8821C 8 +#define BIT_MASK_MATCH_CNT_8821C 0xff +#define BIT_MATCH_CNT_8821C(x) \ + (((x) & BIT_MASK_MATCH_CNT_8821C) << BIT_SHIFT_MATCH_CNT_8821C) +#define BITS_MATCH_CNT_8821C \ + (BIT_MASK_MATCH_CNT_8821C << BIT_SHIFT_MATCH_CNT_8821C) +#define BIT_CLEAR_MATCH_CNT_8821C(x) ((x) & (~BITS_MATCH_CNT_8821C)) +#define BIT_GET_MATCH_CNT_8821C(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8821C) & BIT_MASK_MATCH_CNT_8821C) +#define BIT_SET_MATCH_CNT_8821C(x, v) \ + (BIT_CLEAR_MATCH_CNT_8821C(x) | BIT_MATCH_CNT_8821C(v)) + +#define BIT_LD_B12V_EN_8821C BIT(7) +#define BIT_EECS_IOSEL_V1_8821C BIT(6) +#define BIT_EECS_DATA_O_V1_8821C BIT(5) +#define BIT_EECS_DATA_I_V1_8821C BIT(4) +#define BIT_EESK_IOSEL_V1_8821C BIT(2) +#define BIT_EESK_DATA_O_V1_8821C BIT(1) +#define BIT_EESK_DATA_I_V1_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_PMC_DBG_CTRL2_8821C */ + +#define BIT_SHIFT_EFUSE_BURN_GNT_8821C 24 +#define BIT_MASK_EFUSE_BURN_GNT_8821C 0xff +#define BIT_EFUSE_BURN_GNT_8821C(x) \ + (((x) & BIT_MASK_EFUSE_BURN_GNT_8821C) \ + << BIT_SHIFT_EFUSE_BURN_GNT_8821C) +#define BITS_EFUSE_BURN_GNT_8821C \ + (BIT_MASK_EFUSE_BURN_GNT_8821C << BIT_SHIFT_EFUSE_BURN_GNT_8821C) +#define BIT_CLEAR_EFUSE_BURN_GNT_8821C(x) ((x) & (~BITS_EFUSE_BURN_GNT_8821C)) +#define BIT_GET_EFUSE_BURN_GNT_8821C(x) \ + (((x) >> BIT_SHIFT_EFUSE_BURN_GNT_8821C) & \ + BIT_MASK_EFUSE_BURN_GNT_8821C) +#define BIT_SET_EFUSE_BURN_GNT_8821C(x, v) \ + (BIT_CLEAR_EFUSE_BURN_GNT_8821C(x) | BIT_EFUSE_BURN_GNT_8821C(v)) + +#define BIT_STOP_WL_PMC_8821C BIT(9) +#define BIT_STOP_SYM_PMC_8821C BIT(8) +#define BIT_BT_ACCESS_WL_PAGE0_8821C BIT(6) +#define BIT_REG_RST_WLPMC_8821C BIT(5) +#define BIT_REG_RST_PD12N_8821C BIT(4) +#define BIT_SYSON_DIS_WLREG_WRMSK_8821C BIT(3) +#define BIT_SYSON_DIS_PMCREG_WRMSK_8821C BIT(2) + +#define BIT_SHIFT_SYSON_REG_ARB_8821C 0 +#define BIT_MASK_SYSON_REG_ARB_8821C 0x3 +#define BIT_SYSON_REG_ARB_8821C(x) \ + (((x) & BIT_MASK_SYSON_REG_ARB_8821C) << BIT_SHIFT_SYSON_REG_ARB_8821C) +#define BITS_SYSON_REG_ARB_8821C \ + (BIT_MASK_SYSON_REG_ARB_8821C << BIT_SHIFT_SYSON_REG_ARB_8821C) +#define BIT_CLEAR_SYSON_REG_ARB_8821C(x) ((x) & (~BITS_SYSON_REG_ARB_8821C)) +#define BIT_GET_SYSON_REG_ARB_8821C(x) \ + (((x) >> BIT_SHIFT_SYSON_REG_ARB_8821C) & BIT_MASK_SYSON_REG_ARB_8821C) +#define BIT_SET_SYSON_REG_ARB_8821C(x, v) \ + (BIT_CLEAR_SYSON_REG_ARB_8821C(x) | BIT_SYSON_REG_ARB_8821C(v)) + +/* 2 REG_BIST_CTRL_8821C */ +#define BIT_BIST_USB_DIS_8821C BIT(27) +#define BIT_BIST_PCI_DIS_8821C BIT(26) +#define BIT_BIST_BT_DIS_8821C BIT(25) +#define BIT_BIST_WL_DIS_8821C BIT(24) + +#define BIT_SHIFT_BIST_RPT_SEL_8821C 16 +#define BIT_MASK_BIST_RPT_SEL_8821C 0xf +#define BIT_BIST_RPT_SEL_8821C(x) \ + (((x) & BIT_MASK_BIST_RPT_SEL_8821C) << BIT_SHIFT_BIST_RPT_SEL_8821C) +#define BITS_BIST_RPT_SEL_8821C \ + (BIT_MASK_BIST_RPT_SEL_8821C << BIT_SHIFT_BIST_RPT_SEL_8821C) +#define BIT_CLEAR_BIST_RPT_SEL_8821C(x) ((x) & (~BITS_BIST_RPT_SEL_8821C)) +#define BIT_GET_BIST_RPT_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_BIST_RPT_SEL_8821C) & BIT_MASK_BIST_RPT_SEL_8821C) +#define BIT_SET_BIST_RPT_SEL_8821C(x, v) \ + (BIT_CLEAR_BIST_RPT_SEL_8821C(x) | BIT_BIST_RPT_SEL_8821C(v)) + +#define BIT_BIST_RESUME_PS_8821C BIT(4) +#define BIT_BIST_RESUME_8821C BIT(3) +#define BIT_BIST_NORMAL_8821C BIT(2) +#define BIT_BIST_RSTN_8821C BIT(1) +#define BIT_BIST_CLK_EN_8821C BIT(0) + +/* 2 REG_BIST_RPT_8821C */ + +#define BIT_SHIFT_MBIST_REPORT_8821C 0 +#define BIT_MASK_MBIST_REPORT_8821C 0xffffffffL +#define BIT_MBIST_REPORT_8821C(x) \ + (((x) & BIT_MASK_MBIST_REPORT_8821C) << BIT_SHIFT_MBIST_REPORT_8821C) +#define BITS_MBIST_REPORT_8821C \ + (BIT_MASK_MBIST_REPORT_8821C << BIT_SHIFT_MBIST_REPORT_8821C) +#define BIT_CLEAR_MBIST_REPORT_8821C(x) ((x) & (~BITS_MBIST_REPORT_8821C)) +#define BIT_GET_MBIST_REPORT_8821C(x) \ + (((x) >> BIT_SHIFT_MBIST_REPORT_8821C) & BIT_MASK_MBIST_REPORT_8821C) +#define BIT_SET_MBIST_REPORT_8821C(x, v) \ + (BIT_CLEAR_MBIST_REPORT_8821C(x) | BIT_MBIST_REPORT_8821C(v)) + +/* 2 REG_MEM_CTRL_8821C */ +#define BIT_UMEM_RME_8821C BIT(31) + +#define BIT_SHIFT_BT_SPRAM_8821C 28 +#define BIT_MASK_BT_SPRAM_8821C 0x3 +#define BIT_BT_SPRAM_8821C(x) \ + (((x) & BIT_MASK_BT_SPRAM_8821C) << BIT_SHIFT_BT_SPRAM_8821C) +#define BITS_BT_SPRAM_8821C \ + (BIT_MASK_BT_SPRAM_8821C << BIT_SHIFT_BT_SPRAM_8821C) +#define BIT_CLEAR_BT_SPRAM_8821C(x) ((x) & (~BITS_BT_SPRAM_8821C)) +#define BIT_GET_BT_SPRAM_8821C(x) \ + (((x) >> BIT_SHIFT_BT_SPRAM_8821C) & BIT_MASK_BT_SPRAM_8821C) +#define BIT_SET_BT_SPRAM_8821C(x, v) \ + (BIT_CLEAR_BT_SPRAM_8821C(x) | BIT_BT_SPRAM_8821C(v)) + +#define BIT_SHIFT_BT_ROM_8821C 24 +#define BIT_MASK_BT_ROM_8821C 0xf +#define BIT_BT_ROM_8821C(x) \ + (((x) & BIT_MASK_BT_ROM_8821C) << BIT_SHIFT_BT_ROM_8821C) +#define BITS_BT_ROM_8821C (BIT_MASK_BT_ROM_8821C << BIT_SHIFT_BT_ROM_8821C) +#define BIT_CLEAR_BT_ROM_8821C(x) ((x) & (~BITS_BT_ROM_8821C)) +#define BIT_GET_BT_ROM_8821C(x) \ + (((x) >> BIT_SHIFT_BT_ROM_8821C) & BIT_MASK_BT_ROM_8821C) +#define BIT_SET_BT_ROM_8821C(x, v) \ + (BIT_CLEAR_BT_ROM_8821C(x) | BIT_BT_ROM_8821C(v)) + +#define BIT_SHIFT_PCI_DPRAM_8821C 10 +#define BIT_MASK_PCI_DPRAM_8821C 0x3 +#define BIT_PCI_DPRAM_8821C(x) \ + (((x) & BIT_MASK_PCI_DPRAM_8821C) << BIT_SHIFT_PCI_DPRAM_8821C) +#define BITS_PCI_DPRAM_8821C \ + (BIT_MASK_PCI_DPRAM_8821C << BIT_SHIFT_PCI_DPRAM_8821C) +#define BIT_CLEAR_PCI_DPRAM_8821C(x) ((x) & (~BITS_PCI_DPRAM_8821C)) +#define BIT_GET_PCI_DPRAM_8821C(x) \ + (((x) >> BIT_SHIFT_PCI_DPRAM_8821C) & BIT_MASK_PCI_DPRAM_8821C) +#define BIT_SET_PCI_DPRAM_8821C(x, v) \ + (BIT_CLEAR_PCI_DPRAM_8821C(x) | BIT_PCI_DPRAM_8821C(v)) + +#define BIT_SHIFT_PCI_SPRAM_8821C 8 +#define BIT_MASK_PCI_SPRAM_8821C 0x3 +#define BIT_PCI_SPRAM_8821C(x) \ + (((x) & BIT_MASK_PCI_SPRAM_8821C) << BIT_SHIFT_PCI_SPRAM_8821C) +#define BITS_PCI_SPRAM_8821C \ + (BIT_MASK_PCI_SPRAM_8821C << BIT_SHIFT_PCI_SPRAM_8821C) +#define BIT_CLEAR_PCI_SPRAM_8821C(x) ((x) & (~BITS_PCI_SPRAM_8821C)) +#define BIT_GET_PCI_SPRAM_8821C(x) \ + (((x) >> BIT_SHIFT_PCI_SPRAM_8821C) & BIT_MASK_PCI_SPRAM_8821C) +#define BIT_SET_PCI_SPRAM_8821C(x, v) \ + (BIT_CLEAR_PCI_SPRAM_8821C(x) | BIT_PCI_SPRAM_8821C(v)) + +#define BIT_SHIFT_USB_SPRAM_8821C 6 +#define BIT_MASK_USB_SPRAM_8821C 0x3 +#define BIT_USB_SPRAM_8821C(x) \ + (((x) & BIT_MASK_USB_SPRAM_8821C) << BIT_SHIFT_USB_SPRAM_8821C) +#define BITS_USB_SPRAM_8821C \ + (BIT_MASK_USB_SPRAM_8821C << BIT_SHIFT_USB_SPRAM_8821C) +#define BIT_CLEAR_USB_SPRAM_8821C(x) ((x) & (~BITS_USB_SPRAM_8821C)) +#define BIT_GET_USB_SPRAM_8821C(x) \ + (((x) >> BIT_SHIFT_USB_SPRAM_8821C) & BIT_MASK_USB_SPRAM_8821C) +#define BIT_SET_USB_SPRAM_8821C(x, v) \ + (BIT_CLEAR_USB_SPRAM_8821C(x) | BIT_USB_SPRAM_8821C(v)) + +#define BIT_SHIFT_USB_SPRF_8821C 4 +#define BIT_MASK_USB_SPRF_8821C 0x3 +#define BIT_USB_SPRF_8821C(x) \ + (((x) & BIT_MASK_USB_SPRF_8821C) << BIT_SHIFT_USB_SPRF_8821C) +#define BITS_USB_SPRF_8821C \ + (BIT_MASK_USB_SPRF_8821C << BIT_SHIFT_USB_SPRF_8821C) +#define BIT_CLEAR_USB_SPRF_8821C(x) ((x) & (~BITS_USB_SPRF_8821C)) +#define BIT_GET_USB_SPRF_8821C(x) \ + (((x) >> BIT_SHIFT_USB_SPRF_8821C) & BIT_MASK_USB_SPRF_8821C) +#define BIT_SET_USB_SPRF_8821C(x, v) \ + (BIT_CLEAR_USB_SPRF_8821C(x) | BIT_USB_SPRF_8821C(v)) + +#define BIT_SHIFT_MCU_ROM_8821C 0 +#define BIT_MASK_MCU_ROM_8821C 0xf +#define BIT_MCU_ROM_8821C(x) \ + (((x) & BIT_MASK_MCU_ROM_8821C) << BIT_SHIFT_MCU_ROM_8821C) +#define BITS_MCU_ROM_8821C (BIT_MASK_MCU_ROM_8821C << BIT_SHIFT_MCU_ROM_8821C) +#define BIT_CLEAR_MCU_ROM_8821C(x) ((x) & (~BITS_MCU_ROM_8821C)) +#define BIT_GET_MCU_ROM_8821C(x) \ + (((x) >> BIT_SHIFT_MCU_ROM_8821C) & BIT_MASK_MCU_ROM_8821C) +#define BIT_SET_MCU_ROM_8821C(x, v) \ + (BIT_CLEAR_MCU_ROM_8821C(x) | BIT_MCU_ROM_8821C(v)) + +/* 2 REG_AFE_CTRL8_8821C */ +#define BIT_SYN_AGPIO_8821C BIT(20) +#define BIT_XTAL_LP_8821C BIT(4) +#define BIT_XTAL_GM_SEP_8821C BIT(3) + +#define BIT_SHIFT_XTAL_SEL_TOK_8821C 0 +#define BIT_MASK_XTAL_SEL_TOK_8821C 0x7 +#define BIT_XTAL_SEL_TOK_8821C(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_8821C) << BIT_SHIFT_XTAL_SEL_TOK_8821C) +#define BITS_XTAL_SEL_TOK_8821C \ + (BIT_MASK_XTAL_SEL_TOK_8821C << BIT_SHIFT_XTAL_SEL_TOK_8821C) +#define BIT_CLEAR_XTAL_SEL_TOK_8821C(x) ((x) & (~BITS_XTAL_SEL_TOK_8821C)) +#define BIT_GET_XTAL_SEL_TOK_8821C(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_8821C) & BIT_MASK_XTAL_SEL_TOK_8821C) +#define BIT_SET_XTAL_SEL_TOK_8821C(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_8821C(x) | BIT_XTAL_SEL_TOK_8821C(v)) + +/* 2 REG_USB_SIE_INTF_8821C */ +#define BIT_RD_SEL_8821C BIT(31) +#define BIT_USB_SIE_INTF_WE_V1_8821C BIT(30) +#define BIT_USB_SIE_INTF_BYIOREG_V1_8821C BIT(29) +#define BIT_USB_SIE_SELECT_8821C BIT(28) + +#define BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8821C 16 +#define BIT_MASK_USB_SIE_INTF_ADDR_V1_8821C 0x1ff +#define BIT_USB_SIE_INTF_ADDR_V1_8821C(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1_8821C) \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8821C) +#define BITS_USB_SIE_INTF_ADDR_V1_8821C \ + (BIT_MASK_USB_SIE_INTF_ADDR_V1_8821C \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8821C) +#define BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8821C(x) \ + ((x) & (~BITS_USB_SIE_INTF_ADDR_V1_8821C)) +#define BIT_GET_USB_SIE_INTF_ADDR_V1_8821C(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8821C) & \ + BIT_MASK_USB_SIE_INTF_ADDR_V1_8821C) +#define BIT_SET_USB_SIE_INTF_ADDR_V1_8821C(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8821C(x) | \ + BIT_USB_SIE_INTF_ADDR_V1_8821C(v)) + +#define BIT_SHIFT_USB_SIE_INTF_RD_8821C 8 +#define BIT_MASK_USB_SIE_INTF_RD_8821C 0xff +#define BIT_USB_SIE_INTF_RD_8821C(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_RD_8821C) \ + << BIT_SHIFT_USB_SIE_INTF_RD_8821C) +#define BITS_USB_SIE_INTF_RD_8821C \ + (BIT_MASK_USB_SIE_INTF_RD_8821C << BIT_SHIFT_USB_SIE_INTF_RD_8821C) +#define BIT_CLEAR_USB_SIE_INTF_RD_8821C(x) ((x) & (~BITS_USB_SIE_INTF_RD_8821C)) +#define BIT_GET_USB_SIE_INTF_RD_8821C(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_RD_8821C) & \ + BIT_MASK_USB_SIE_INTF_RD_8821C) +#define BIT_SET_USB_SIE_INTF_RD_8821C(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_RD_8821C(x) | BIT_USB_SIE_INTF_RD_8821C(v)) + +#define BIT_SHIFT_USB_SIE_INTF_WD_8821C 0 +#define BIT_MASK_USB_SIE_INTF_WD_8821C 0xff +#define BIT_USB_SIE_INTF_WD_8821C(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_WD_8821C) \ + << BIT_SHIFT_USB_SIE_INTF_WD_8821C) +#define BITS_USB_SIE_INTF_WD_8821C \ + (BIT_MASK_USB_SIE_INTF_WD_8821C << BIT_SHIFT_USB_SIE_INTF_WD_8821C) +#define BIT_CLEAR_USB_SIE_INTF_WD_8821C(x) ((x) & (~BITS_USB_SIE_INTF_WD_8821C)) +#define BIT_GET_USB_SIE_INTF_WD_8821C(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_WD_8821C) & \ + BIT_MASK_USB_SIE_INTF_WD_8821C) +#define BIT_SET_USB_SIE_INTF_WD_8821C(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_WD_8821C(x) | BIT_USB_SIE_INTF_WD_8821C(v)) + +/* 2 REG_PCIE_MIO_INTF_8821C */ + +#define BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8821C 16 +#define BIT_MASK_PCIE_MIO_ADDR_PAGE_8821C 0x3 +#define BIT_PCIE_MIO_ADDR_PAGE_8821C(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_PAGE_8821C) \ + << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8821C) +#define BITS_PCIE_MIO_ADDR_PAGE_8821C \ + (BIT_MASK_PCIE_MIO_ADDR_PAGE_8821C \ + << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8821C) +#define BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8821C(x) \ + ((x) & (~BITS_PCIE_MIO_ADDR_PAGE_8821C)) +#define BIT_GET_PCIE_MIO_ADDR_PAGE_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8821C) & \ + BIT_MASK_PCIE_MIO_ADDR_PAGE_8821C) +#define BIT_SET_PCIE_MIO_ADDR_PAGE_8821C(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8821C(x) | \ + BIT_PCIE_MIO_ADDR_PAGE_8821C(v)) + +#define BIT_PCIE_MIO_BYIOREG_8821C BIT(13) +#define BIT_PCIE_MIO_RE_8821C BIT(12) + +#define BIT_SHIFT_PCIE_MIO_WE_8821C 8 +#define BIT_MASK_PCIE_MIO_WE_8821C 0xf +#define BIT_PCIE_MIO_WE_8821C(x) \ + (((x) & BIT_MASK_PCIE_MIO_WE_8821C) << BIT_SHIFT_PCIE_MIO_WE_8821C) +#define BITS_PCIE_MIO_WE_8821C \ + (BIT_MASK_PCIE_MIO_WE_8821C << BIT_SHIFT_PCIE_MIO_WE_8821C) +#define BIT_CLEAR_PCIE_MIO_WE_8821C(x) ((x) & (~BITS_PCIE_MIO_WE_8821C)) +#define BIT_GET_PCIE_MIO_WE_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_WE_8821C) & BIT_MASK_PCIE_MIO_WE_8821C) +#define BIT_SET_PCIE_MIO_WE_8821C(x, v) \ + (BIT_CLEAR_PCIE_MIO_WE_8821C(x) | BIT_PCIE_MIO_WE_8821C(v)) + +#define BIT_SHIFT_PCIE_MIO_ADDR_8821C 0 +#define BIT_MASK_PCIE_MIO_ADDR_8821C 0xff +#define BIT_PCIE_MIO_ADDR_8821C(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_8821C) << BIT_SHIFT_PCIE_MIO_ADDR_8821C) +#define BITS_PCIE_MIO_ADDR_8821C \ + (BIT_MASK_PCIE_MIO_ADDR_8821C << BIT_SHIFT_PCIE_MIO_ADDR_8821C) +#define BIT_CLEAR_PCIE_MIO_ADDR_8821C(x) ((x) & (~BITS_PCIE_MIO_ADDR_8821C)) +#define BIT_GET_PCIE_MIO_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_8821C) & BIT_MASK_PCIE_MIO_ADDR_8821C) +#define BIT_SET_PCIE_MIO_ADDR_8821C(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_8821C(x) | BIT_PCIE_MIO_ADDR_8821C(v)) + +/* 2 REG_PCIE_MIO_INTD_8821C */ + +#define BIT_SHIFT_PCIE_MIO_DATA_8821C 0 +#define BIT_MASK_PCIE_MIO_DATA_8821C 0xffffffffL +#define BIT_PCIE_MIO_DATA_8821C(x) \ + (((x) & BIT_MASK_PCIE_MIO_DATA_8821C) << BIT_SHIFT_PCIE_MIO_DATA_8821C) +#define BITS_PCIE_MIO_DATA_8821C \ + (BIT_MASK_PCIE_MIO_DATA_8821C << BIT_SHIFT_PCIE_MIO_DATA_8821C) +#define BIT_CLEAR_PCIE_MIO_DATA_8821C(x) ((x) & (~BITS_PCIE_MIO_DATA_8821C)) +#define BIT_GET_PCIE_MIO_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_DATA_8821C) & BIT_MASK_PCIE_MIO_DATA_8821C) +#define BIT_SET_PCIE_MIO_DATA_8821C(x, v) \ + (BIT_CLEAR_PCIE_MIO_DATA_8821C(x) | BIT_PCIE_MIO_DATA_8821C(v)) + +/* 2 REG_WLRF1_8821C */ + +#define BIT_SHIFT_WLRF1_CTRL_8821C 24 +#define BIT_MASK_WLRF1_CTRL_8821C 0xff +#define BIT_WLRF1_CTRL_8821C(x) \ + (((x) & BIT_MASK_WLRF1_CTRL_8821C) << BIT_SHIFT_WLRF1_CTRL_8821C) +#define BITS_WLRF1_CTRL_8821C \ + (BIT_MASK_WLRF1_CTRL_8821C << BIT_SHIFT_WLRF1_CTRL_8821C) +#define BIT_CLEAR_WLRF1_CTRL_8821C(x) ((x) & (~BITS_WLRF1_CTRL_8821C)) +#define BIT_GET_WLRF1_CTRL_8821C(x) \ + (((x) >> BIT_SHIFT_WLRF1_CTRL_8821C) & BIT_MASK_WLRF1_CTRL_8821C) +#define BIT_SET_WLRF1_CTRL_8821C(x, v) \ + (BIT_CLEAR_WLRF1_CTRL_8821C(x) | BIT_WLRF1_CTRL_8821C(v)) + +/* 2 REG_SYS_CFG1_8821C */ + +#define BIT_SHIFT_TRP_ICFG_8821C 28 +#define BIT_MASK_TRP_ICFG_8821C 0xf +#define BIT_TRP_ICFG_8821C(x) \ + (((x) & BIT_MASK_TRP_ICFG_8821C) << BIT_SHIFT_TRP_ICFG_8821C) +#define BITS_TRP_ICFG_8821C \ + (BIT_MASK_TRP_ICFG_8821C << BIT_SHIFT_TRP_ICFG_8821C) +#define BIT_CLEAR_TRP_ICFG_8821C(x) ((x) & (~BITS_TRP_ICFG_8821C)) +#define BIT_GET_TRP_ICFG_8821C(x) \ + (((x) >> BIT_SHIFT_TRP_ICFG_8821C) & BIT_MASK_TRP_ICFG_8821C) +#define BIT_SET_TRP_ICFG_8821C(x, v) \ + (BIT_CLEAR_TRP_ICFG_8821C(x) | BIT_TRP_ICFG_8821C(v)) + +#define BIT_RF_TYPE_ID_8821C BIT(27) +#define BIT_BD_HCI_SEL_8821C BIT(26) +#define BIT_BD_PKG_SEL_8821C BIT(25) +#define BIT_SPSLDO_SEL_8821C BIT(24) +#define BIT_RTL_ID_8821C BIT(23) +#define BIT_PAD_HWPD_IDN_8821C BIT(22) +#define BIT_TESTMODE_8821C BIT(20) + +#define BIT_SHIFT_VENDOR_ID_8821C 16 +#define BIT_MASK_VENDOR_ID_8821C 0xf +#define BIT_VENDOR_ID_8821C(x) \ + (((x) & BIT_MASK_VENDOR_ID_8821C) << BIT_SHIFT_VENDOR_ID_8821C) +#define BITS_VENDOR_ID_8821C \ + (BIT_MASK_VENDOR_ID_8821C << BIT_SHIFT_VENDOR_ID_8821C) +#define BIT_CLEAR_VENDOR_ID_8821C(x) ((x) & (~BITS_VENDOR_ID_8821C)) +#define BIT_GET_VENDOR_ID_8821C(x) \ + (((x) >> BIT_SHIFT_VENDOR_ID_8821C) & BIT_MASK_VENDOR_ID_8821C) +#define BIT_SET_VENDOR_ID_8821C(x, v) \ + (BIT_CLEAR_VENDOR_ID_8821C(x) | BIT_VENDOR_ID_8821C(v)) + +#define BIT_SHIFT_CHIP_VER_8821C 12 +#define BIT_MASK_CHIP_VER_8821C 0xf +#define BIT_CHIP_VER_8821C(x) \ + (((x) & BIT_MASK_CHIP_VER_8821C) << BIT_SHIFT_CHIP_VER_8821C) +#define BITS_CHIP_VER_8821C \ + (BIT_MASK_CHIP_VER_8821C << BIT_SHIFT_CHIP_VER_8821C) +#define BIT_CLEAR_CHIP_VER_8821C(x) ((x) & (~BITS_CHIP_VER_8821C)) +#define BIT_GET_CHIP_VER_8821C(x) \ + (((x) >> BIT_SHIFT_CHIP_VER_8821C) & BIT_MASK_CHIP_VER_8821C) +#define BIT_SET_CHIP_VER_8821C(x, v) \ + (BIT_CLEAR_CHIP_VER_8821C(x) | BIT_CHIP_VER_8821C(v)) + +#define BIT_BD_MAC3_8821C BIT(11) +#define BIT_BD_MAC1_8821C BIT(10) +#define BIT_BD_MAC2_8821C BIT(9) +#define BIT_SIC_IDLE_8821C BIT(8) +#define BIT_SW_OFFLOAD_EN_8821C BIT(7) +#define BIT_OCP_SHUTDN_8821C BIT(6) +#define BIT_V15_VLD_8821C BIT(5) +#define BIT_PCIRSTB_8821C BIT(4) +#define BIT_PCLK_VLD_8821C BIT(3) +#define BIT_UCLK_VLD_8821C BIT(2) +#define BIT_ACLK_VLD_8821C BIT(1) +#define BIT_XCLK_VLD_8821C BIT(0) + +/* 2 REG_SYS_STATUS1_8821C */ + +#define BIT_SHIFT_RF_RL_ID_8821C 28 +#define BIT_MASK_RF_RL_ID_8821C 0xf +#define BIT_RF_RL_ID_8821C(x) \ + (((x) & BIT_MASK_RF_RL_ID_8821C) << BIT_SHIFT_RF_RL_ID_8821C) +#define BITS_RF_RL_ID_8821C \ + (BIT_MASK_RF_RL_ID_8821C << BIT_SHIFT_RF_RL_ID_8821C) +#define BIT_CLEAR_RF_RL_ID_8821C(x) ((x) & (~BITS_RF_RL_ID_8821C)) +#define BIT_GET_RF_RL_ID_8821C(x) \ + (((x) >> BIT_SHIFT_RF_RL_ID_8821C) & BIT_MASK_RF_RL_ID_8821C) +#define BIT_SET_RF_RL_ID_8821C(x, v) \ + (BIT_CLEAR_RF_RL_ID_8821C(x) | BIT_RF_RL_ID_8821C(v)) + +#define BIT_HPHY_ICFG_8821C BIT(19) + +#define BIT_SHIFT_SEL_0XC0_8821C 16 +#define BIT_MASK_SEL_0XC0_8821C 0x3 +#define BIT_SEL_0XC0_8821C(x) \ + (((x) & BIT_MASK_SEL_0XC0_8821C) << BIT_SHIFT_SEL_0XC0_8821C) +#define BITS_SEL_0XC0_8821C \ + (BIT_MASK_SEL_0XC0_8821C << BIT_SHIFT_SEL_0XC0_8821C) +#define BIT_CLEAR_SEL_0XC0_8821C(x) ((x) & (~BITS_SEL_0XC0_8821C)) +#define BIT_GET_SEL_0XC0_8821C(x) \ + (((x) >> BIT_SHIFT_SEL_0XC0_8821C) & BIT_MASK_SEL_0XC0_8821C) +#define BIT_SET_SEL_0XC0_8821C(x, v) \ + (BIT_CLEAR_SEL_0XC0_8821C(x) | BIT_SEL_0XC0_8821C(v)) + +#define BIT_SHIFT_HCI_SEL_V4_8821C 12 +#define BIT_MASK_HCI_SEL_V4_8821C 0x3 +#define BIT_HCI_SEL_V4_8821C(x) \ + (((x) & BIT_MASK_HCI_SEL_V4_8821C) << BIT_SHIFT_HCI_SEL_V4_8821C) +#define BITS_HCI_SEL_V4_8821C \ + (BIT_MASK_HCI_SEL_V4_8821C << BIT_SHIFT_HCI_SEL_V4_8821C) +#define BIT_CLEAR_HCI_SEL_V4_8821C(x) ((x) & (~BITS_HCI_SEL_V4_8821C)) +#define BIT_GET_HCI_SEL_V4_8821C(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_V4_8821C) & BIT_MASK_HCI_SEL_V4_8821C) +#define BIT_SET_HCI_SEL_V4_8821C(x, v) \ + (BIT_CLEAR_HCI_SEL_V4_8821C(x) | BIT_HCI_SEL_V4_8821C(v)) + +#define BIT_USB_OPERATION_MODE_8821C BIT(10) +#define BIT_BT_PDN_8821C BIT(9) +#define BIT_AUTO_WLPON_8821C BIT(8) +#define BIT_WL_MODE_8821C BIT(7) +#define BIT_PKG_SEL_HCI_8821C BIT(6) + +#define BIT_SHIFT_PAD_HCI_SEL_V2_8821C 3 +#define BIT_MASK_PAD_HCI_SEL_V2_8821C 0x3 +#define BIT_PAD_HCI_SEL_V2_8821C(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL_V2_8821C) \ + << BIT_SHIFT_PAD_HCI_SEL_V2_8821C) +#define BITS_PAD_HCI_SEL_V2_8821C \ + (BIT_MASK_PAD_HCI_SEL_V2_8821C << BIT_SHIFT_PAD_HCI_SEL_V2_8821C) +#define BIT_CLEAR_PAD_HCI_SEL_V2_8821C(x) ((x) & (~BITS_PAD_HCI_SEL_V2_8821C)) +#define BIT_GET_PAD_HCI_SEL_V2_8821C(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL_V2_8821C) & \ + BIT_MASK_PAD_HCI_SEL_V2_8821C) +#define BIT_SET_PAD_HCI_SEL_V2_8821C(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL_V2_8821C(x) | BIT_PAD_HCI_SEL_V2_8821C(v)) + +#define BIT_SHIFT_EFS_HCI_SEL_8821C 0 +#define BIT_MASK_EFS_HCI_SEL_8821C 0x3 +#define BIT_EFS_HCI_SEL_8821C(x) \ + (((x) & BIT_MASK_EFS_HCI_SEL_8821C) << BIT_SHIFT_EFS_HCI_SEL_8821C) +#define BITS_EFS_HCI_SEL_8821C \ + (BIT_MASK_EFS_HCI_SEL_8821C << BIT_SHIFT_EFS_HCI_SEL_8821C) +#define BIT_CLEAR_EFS_HCI_SEL_8821C(x) ((x) & (~BITS_EFS_HCI_SEL_8821C)) +#define BIT_GET_EFS_HCI_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_EFS_HCI_SEL_8821C) & BIT_MASK_EFS_HCI_SEL_8821C) +#define BIT_SET_EFS_HCI_SEL_8821C(x, v) \ + (BIT_CLEAR_EFS_HCI_SEL_8821C(x) | BIT_EFS_HCI_SEL_8821C(v)) + +/* 2 REG_SYS_STATUS2_8821C */ +#define BIT_SIO_ALDN_8821C BIT(19) +#define BIT_USB_ALDN_8821C BIT(18) +#define BIT_PCI_ALDN_8821C BIT(17) +#define BIT_SYS_ALDN_8821C BIT(16) + +#define BIT_SHIFT_EPVID1_8821C 8 +#define BIT_MASK_EPVID1_8821C 0xff +#define BIT_EPVID1_8821C(x) \ + (((x) & BIT_MASK_EPVID1_8821C) << BIT_SHIFT_EPVID1_8821C) +#define BITS_EPVID1_8821C (BIT_MASK_EPVID1_8821C << BIT_SHIFT_EPVID1_8821C) +#define BIT_CLEAR_EPVID1_8821C(x) ((x) & (~BITS_EPVID1_8821C)) +#define BIT_GET_EPVID1_8821C(x) \ + (((x) >> BIT_SHIFT_EPVID1_8821C) & BIT_MASK_EPVID1_8821C) +#define BIT_SET_EPVID1_8821C(x, v) \ + (BIT_CLEAR_EPVID1_8821C(x) | BIT_EPVID1_8821C(v)) + +#define BIT_SHIFT_EPVID0_8821C 0 +#define BIT_MASK_EPVID0_8821C 0xff +#define BIT_EPVID0_8821C(x) \ + (((x) & BIT_MASK_EPVID0_8821C) << BIT_SHIFT_EPVID0_8821C) +#define BITS_EPVID0_8821C (BIT_MASK_EPVID0_8821C << BIT_SHIFT_EPVID0_8821C) +#define BIT_CLEAR_EPVID0_8821C(x) ((x) & (~BITS_EPVID0_8821C)) +#define BIT_GET_EPVID0_8821C(x) \ + (((x) >> BIT_SHIFT_EPVID0_8821C) & BIT_MASK_EPVID0_8821C) +#define BIT_SET_EPVID0_8821C(x, v) \ + (BIT_CLEAR_EPVID0_8821C(x) | BIT_EPVID0_8821C(v)) + +/* 2 REG_SYS_CFG2_8821C */ +#define BIT_HCI_SEL_EMBEDDED_8821C BIT(8) + +#define BIT_SHIFT_HW_ID_8821C 0 +#define BIT_MASK_HW_ID_8821C 0xff +#define BIT_HW_ID_8821C(x) \ + (((x) & BIT_MASK_HW_ID_8821C) << BIT_SHIFT_HW_ID_8821C) +#define BITS_HW_ID_8821C (BIT_MASK_HW_ID_8821C << BIT_SHIFT_HW_ID_8821C) +#define BIT_CLEAR_HW_ID_8821C(x) ((x) & (~BITS_HW_ID_8821C)) +#define BIT_GET_HW_ID_8821C(x) \ + (((x) >> BIT_SHIFT_HW_ID_8821C) & BIT_MASK_HW_ID_8821C) +#define BIT_SET_HW_ID_8821C(x, v) \ + (BIT_CLEAR_HW_ID_8821C(x) | BIT_HW_ID_8821C(v)) + +/* 2 REG_SYS_CFG3_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_SYS_CFG5_8821C */ +#define BIT_LPS_STATUS_8821C BIT(3) +#define BIT_HCI_TXDMA_BUSY_8821C BIT(2) +#define BIT_HCI_TXDMA_ALLOW_8821C BIT(1) +#define BIT_FW_CTRL_HCI_TXDMA_EN_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_CPU_DMEM_CON_8821C */ +#define BIT_WDT_AUTO_MODE_8821C BIT(22) +#define BIT_WDT_PLATFORM_EN_8821C BIT(21) +#define BIT_WDT_CPU_EN_8821C BIT(20) +#define BIT_WDT_OPT_IOWRAPPER_8821C BIT(19) +#define BIT_ANA_PORT_IDLE_8821C BIT(18) +#define BIT_MAC_PORT_IDLE_8821C BIT(17) +#define BIT_WL_PLATFORM_RST_8821C BIT(16) +#define BIT_WL_SECURITY_CLK_8821C BIT(15) + +#define BIT_SHIFT_CPU_DMEM_CON_8821C 0 +#define BIT_MASK_CPU_DMEM_CON_8821C 0xff +#define BIT_CPU_DMEM_CON_8821C(x) \ + (((x) & BIT_MASK_CPU_DMEM_CON_8821C) << BIT_SHIFT_CPU_DMEM_CON_8821C) +#define BITS_CPU_DMEM_CON_8821C \ + (BIT_MASK_CPU_DMEM_CON_8821C << BIT_SHIFT_CPU_DMEM_CON_8821C) +#define BIT_CLEAR_CPU_DMEM_CON_8821C(x) ((x) & (~BITS_CPU_DMEM_CON_8821C)) +#define BIT_GET_CPU_DMEM_CON_8821C(x) \ + (((x) >> BIT_SHIFT_CPU_DMEM_CON_8821C) & BIT_MASK_CPU_DMEM_CON_8821C) +#define BIT_SET_CPU_DMEM_CON_8821C(x, v) \ + (BIT_CLEAR_CPU_DMEM_CON_8821C(x) | BIT_CPU_DMEM_CON_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_BOOT_REASON_8821C */ + +#define BIT_SHIFT_BOOT_REASON_V1_8821C 0 +#define BIT_MASK_BOOT_REASON_V1_8821C 0x7 +#define BIT_BOOT_REASON_V1_8821C(x) \ + (((x) & BIT_MASK_BOOT_REASON_V1_8821C) \ + << BIT_SHIFT_BOOT_REASON_V1_8821C) +#define BITS_BOOT_REASON_V1_8821C \ + (BIT_MASK_BOOT_REASON_V1_8821C << BIT_SHIFT_BOOT_REASON_V1_8821C) +#define BIT_CLEAR_BOOT_REASON_V1_8821C(x) ((x) & (~BITS_BOOT_REASON_V1_8821C)) +#define BIT_GET_BOOT_REASON_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BOOT_REASON_V1_8821C) & \ + BIT_MASK_BOOT_REASON_V1_8821C) +#define BIT_SET_BOOT_REASON_V1_8821C(x, v) \ + (BIT_CLEAR_BOOT_REASON_V1_8821C(x) | BIT_BOOT_REASON_V1_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NFCPAD_CTRL_8821C */ +#define BIT_PAD_SHUTDW_8821C BIT(18) +#define BIT_SYSON_NFC_PAD_8821C BIT(17) +#define BIT_NFC_INT_PAD_CTRL_8821C BIT(16) +#define BIT_NFC_RFDIS_PAD_CTRL_8821C BIT(15) +#define BIT_NFC_CLK_PAD_CTRL_8821C BIT(14) +#define BIT_NFC_DATA_PAD_CTRL_8821C BIT(13) +#define BIT_NFC_PAD_PULL_CTRL_8821C BIT(12) + +#define BIT_SHIFT_NFCPAD_IO_SEL_8821C 8 +#define BIT_MASK_NFCPAD_IO_SEL_8821C 0xf +#define BIT_NFCPAD_IO_SEL_8821C(x) \ + (((x) & BIT_MASK_NFCPAD_IO_SEL_8821C) << BIT_SHIFT_NFCPAD_IO_SEL_8821C) +#define BITS_NFCPAD_IO_SEL_8821C \ + (BIT_MASK_NFCPAD_IO_SEL_8821C << BIT_SHIFT_NFCPAD_IO_SEL_8821C) +#define BIT_CLEAR_NFCPAD_IO_SEL_8821C(x) ((x) & (~BITS_NFCPAD_IO_SEL_8821C)) +#define BIT_GET_NFCPAD_IO_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_NFCPAD_IO_SEL_8821C) & BIT_MASK_NFCPAD_IO_SEL_8821C) +#define BIT_SET_NFCPAD_IO_SEL_8821C(x, v) \ + (BIT_CLEAR_NFCPAD_IO_SEL_8821C(x) | BIT_NFCPAD_IO_SEL_8821C(v)) + +#define BIT_SHIFT_NFCPAD_OUT_8821C 4 +#define BIT_MASK_NFCPAD_OUT_8821C 0xf +#define BIT_NFCPAD_OUT_8821C(x) \ + (((x) & BIT_MASK_NFCPAD_OUT_8821C) << BIT_SHIFT_NFCPAD_OUT_8821C) +#define BITS_NFCPAD_OUT_8821C \ + (BIT_MASK_NFCPAD_OUT_8821C << BIT_SHIFT_NFCPAD_OUT_8821C) +#define BIT_CLEAR_NFCPAD_OUT_8821C(x) ((x) & (~BITS_NFCPAD_OUT_8821C)) +#define BIT_GET_NFCPAD_OUT_8821C(x) \ + (((x) >> BIT_SHIFT_NFCPAD_OUT_8821C) & BIT_MASK_NFCPAD_OUT_8821C) +#define BIT_SET_NFCPAD_OUT_8821C(x, v) \ + (BIT_CLEAR_NFCPAD_OUT_8821C(x) | BIT_NFCPAD_OUT_8821C(v)) + +#define BIT_SHIFT_NFCPAD_IN_8821C 0 +#define BIT_MASK_NFCPAD_IN_8821C 0xf +#define BIT_NFCPAD_IN_8821C(x) \ + (((x) & BIT_MASK_NFCPAD_IN_8821C) << BIT_SHIFT_NFCPAD_IN_8821C) +#define BITS_NFCPAD_IN_8821C \ + (BIT_MASK_NFCPAD_IN_8821C << BIT_SHIFT_NFCPAD_IN_8821C) +#define BIT_CLEAR_NFCPAD_IN_8821C(x) ((x) & (~BITS_NFCPAD_IN_8821C)) +#define BIT_GET_NFCPAD_IN_8821C(x) \ + (((x) >> BIT_SHIFT_NFCPAD_IN_8821C) & BIT_MASK_NFCPAD_IN_8821C) +#define BIT_SET_NFCPAD_IN_8821C(x, v) \ + (BIT_CLEAR_NFCPAD_IN_8821C(x) | BIT_NFCPAD_IN_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_HIMR2_8821C */ +#define BIT_BCNDMAINT_P4_MSK_8821C BIT(31) +#define BIT_BCNDMAINT_P3_MSK_8821C BIT(30) +#define BIT_BCNDMAINT_P2_MSK_8821C BIT(29) +#define BIT_BCNDMAINT_P1_MSK_8821C BIT(28) +#define BIT_ATIMEND7_MSK_8821C BIT(22) +#define BIT_ATIMEND6_MSK_8821C BIT(21) +#define BIT_ATIMEND5_MSK_8821C BIT(20) +#define BIT_ATIMEND4_MSK_8821C BIT(19) +#define BIT_ATIMEND3_MSK_8821C BIT(18) +#define BIT_ATIMEND2_MSK_8821C BIT(17) +#define BIT_ATIMEND1_MSK_8821C BIT(16) +#define BIT_TXBCN7OK_MSK_8821C BIT(14) +#define BIT_TXBCN6OK_MSK_8821C BIT(13) +#define BIT_TXBCN5OK_MSK_8821C BIT(12) +#define BIT_TXBCN4OK_MSK_8821C BIT(11) +#define BIT_TXBCN3OK_MSK_8821C BIT(10) +#define BIT_TXBCN2OK_MSK_8821C BIT(9) +#define BIT_TXBCN1OK_MSK_V1_8821C BIT(8) +#define BIT_TXBCN7ERR_MSK_8821C BIT(6) +#define BIT_TXBCN6ERR_MSK_8821C BIT(5) +#define BIT_TXBCN5ERR_MSK_8821C BIT(4) +#define BIT_TXBCN4ERR_MSK_8821C BIT(3) +#define BIT_TXBCN3ERR_MSK_8821C BIT(2) +#define BIT_TXBCN2ERR_MSK_8821C BIT(1) +#define BIT_TXBCN1ERR_MSK_V1_8821C BIT(0) + +/* 2 REG_HISR2_8821C */ +#define BIT_BCNDMAINT_P4_8821C BIT(31) +#define BIT_BCNDMAINT_P3_8821C BIT(30) +#define BIT_BCNDMAINT_P2_8821C BIT(29) +#define BIT_BCNDMAINT_P1_8821C BIT(28) +#define BIT_ATIMEND7_8821C BIT(22) +#define BIT_ATIMEND6_8821C BIT(21) +#define BIT_ATIMEND5_8821C BIT(20) +#define BIT_ATIMEND4_8821C BIT(19) +#define BIT_ATIMEND3_8821C BIT(18) +#define BIT_ATIMEND2_8821C BIT(17) +#define BIT_ATIMEND1_8821C BIT(16) +#define BIT_TXBCN7OK_8821C BIT(14) +#define BIT_TXBCN6OK_8821C BIT(13) +#define BIT_TXBCN5OK_8821C BIT(12) +#define BIT_TXBCN4OK_8821C BIT(11) +#define BIT_TXBCN3OK_8821C BIT(10) +#define BIT_TXBCN2OK_8821C BIT(9) +#define BIT_TXBCN1OK_8821C BIT(8) +#define BIT_TXBCN7ERR_8821C BIT(6) +#define BIT_TXBCN6ERR_8821C BIT(5) +#define BIT_TXBCN5ERR_8821C BIT(4) +#define BIT_TXBCN4ERR_8821C BIT(3) +#define BIT_TXBCN3ERR_8821C BIT(2) +#define BIT_TXBCN2ERR_8821C BIT(1) +#define BIT_TXBCN1ERR_8821C BIT(0) + +/* 2 REG_HIMR3_8821C */ +#define BIT_WDT_PLATFORM_INT_MSK_8821C BIT(18) +#define BIT_WDT_CPU_INT_MSK_8821C BIT(17) +#define BIT_SETH2CDOK_MASK_8821C BIT(16) +#define BIT_H2C_CMD_FULL_MASK_8821C BIT(15) +#define BIT_PWR_INT_127_MASK_8821C BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK_8821C BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_MASK_8821C BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_MASK_8821C BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_MAS_8821C BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_MASK_8821C BIT(9) +#define BIT_PWR_INT_127_MASK_V1_8821C BIT(8) +#define BIT_PWR_INT_126TO96_MASK_8821C BIT(7) +#define BIT_PWR_INT_95TO64_MASK_8821C BIT(6) +#define BIT_PWR_INT_63TO32_MASK_8821C BIT(5) +#define BIT_PWR_INT_31TO0_MASK_8821C BIT(4) +#define BIT_DDMA0_LP_INT_MSK_8821C BIT(1) +#define BIT_DDMA0_HP_INT_MSK_8821C BIT(0) + +/* 2 REG_HISR3_8821C */ +#define BIT_WDT_PLATFORM_INT_8821C BIT(18) +#define BIT_WDT_CPU_INT_8821C BIT(17) +#define BIT_SETH2CDOK_8821C BIT(16) +#define BIT_H2C_CMD_FULL_8821C BIT(15) +#define BIT_PWR_INT_127_8821C BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8821C BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8821C BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8821C BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8821C BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8821C BIT(9) +#define BIT_PWR_INT_127_V1_8821C BIT(8) +#define BIT_PWR_INT_126TO96_8821C BIT(7) +#define BIT_PWR_INT_95TO64_8821C BIT(6) +#define BIT_PWR_INT_63TO32_8821C BIT(5) +#define BIT_PWR_INT_31TO0_8821C BIT(4) +#define BIT_DDMA0_LP_INT_8821C BIT(1) +#define BIT_DDMA0_HP_INT_8821C BIT(0) + +/* 2 REG_SW_MDIO_8821C */ +#define BIT_DIS_TIMEOUT_IO_8821C BIT(24) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_H2C_PKT_READADDR_8821C */ + +#define BIT_SHIFT_H2C_PKT_READADDR_8821C 0 +#define BIT_MASK_H2C_PKT_READADDR_8821C 0x3ffff +#define BIT_H2C_PKT_READADDR_8821C(x) \ + (((x) & BIT_MASK_H2C_PKT_READADDR_8821C) \ + << BIT_SHIFT_H2C_PKT_READADDR_8821C) +#define BITS_H2C_PKT_READADDR_8821C \ + (BIT_MASK_H2C_PKT_READADDR_8821C << BIT_SHIFT_H2C_PKT_READADDR_8821C) +#define BIT_CLEAR_H2C_PKT_READADDR_8821C(x) \ + ((x) & (~BITS_H2C_PKT_READADDR_8821C)) +#define BIT_GET_H2C_PKT_READADDR_8821C(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_READADDR_8821C) & \ + BIT_MASK_H2C_PKT_READADDR_8821C) +#define BIT_SET_H2C_PKT_READADDR_8821C(x, v) \ + (BIT_CLEAR_H2C_PKT_READADDR_8821C(x) | BIT_H2C_PKT_READADDR_8821C(v)) + +/* 2 REG_H2C_PKT_WRITEADDR_8821C */ + +#define BIT_SHIFT_H2C_PKT_WRITEADDR_8821C 0 +#define BIT_MASK_H2C_PKT_WRITEADDR_8821C 0x3ffff +#define BIT_H2C_PKT_WRITEADDR_8821C(x) \ + (((x) & BIT_MASK_H2C_PKT_WRITEADDR_8821C) \ + << BIT_SHIFT_H2C_PKT_WRITEADDR_8821C) +#define BITS_H2C_PKT_WRITEADDR_8821C \ + (BIT_MASK_H2C_PKT_WRITEADDR_8821C << BIT_SHIFT_H2C_PKT_WRITEADDR_8821C) +#define BIT_CLEAR_H2C_PKT_WRITEADDR_8821C(x) \ + ((x) & (~BITS_H2C_PKT_WRITEADDR_8821C)) +#define BIT_GET_H2C_PKT_WRITEADDR_8821C(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR_8821C) & \ + BIT_MASK_H2C_PKT_WRITEADDR_8821C) +#define BIT_SET_H2C_PKT_WRITEADDR_8821C(x, v) \ + (BIT_CLEAR_H2C_PKT_WRITEADDR_8821C(x) | BIT_H2C_PKT_WRITEADDR_8821C(v)) + +/* 2 REG_MEM_PWR_CRTL_8821C */ +#define BIT_MEM_BB_SD_8821C BIT(17) +#define BIT_MEM_BB_DS_8821C BIT(16) +#define BIT_MEM_BT_DS_8821C BIT(10) +#define BIT_MEM_SDIO_LS_8821C BIT(9) +#define BIT_MEM_SDIO_DS_8821C BIT(8) +#define BIT_MEM_USB_LS_8821C BIT(7) +#define BIT_MEM_USB_DS_8821C BIT(6) +#define BIT_MEM_PCI_LS_8821C BIT(5) +#define BIT_MEM_PCI_DS_8821C BIT(4) +#define BIT_MEM_WLMAC_LS_8821C BIT(3) +#define BIT_MEM_WLMAC_DS_8821C BIT(2) +#define BIT_MEM_WLMCU_LS_8821C BIT(1) +#define BIT_MEM_WLMCU_DS_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_FW_DBG6_8821C */ + +#define BIT_SHIFT_FW_DBG6_8821C 0 +#define BIT_MASK_FW_DBG6_8821C 0xffffffffL +#define BIT_FW_DBG6_8821C(x) \ + (((x) & BIT_MASK_FW_DBG6_8821C) << BIT_SHIFT_FW_DBG6_8821C) +#define BITS_FW_DBG6_8821C (BIT_MASK_FW_DBG6_8821C << BIT_SHIFT_FW_DBG6_8821C) +#define BIT_CLEAR_FW_DBG6_8821C(x) ((x) & (~BITS_FW_DBG6_8821C)) +#define BIT_GET_FW_DBG6_8821C(x) \ + (((x) >> BIT_SHIFT_FW_DBG6_8821C) & BIT_MASK_FW_DBG6_8821C) +#define BIT_SET_FW_DBG6_8821C(x, v) \ + (BIT_CLEAR_FW_DBG6_8821C(x) | BIT_FW_DBG6_8821C(v)) + +/* 2 REG_FW_DBG7_8821C */ + +#define BIT_SHIFT_FW_DBG7_8821C 0 +#define BIT_MASK_FW_DBG7_8821C 0xffffffffL +#define BIT_FW_DBG7_8821C(x) \ + (((x) & BIT_MASK_FW_DBG7_8821C) << BIT_SHIFT_FW_DBG7_8821C) +#define BITS_FW_DBG7_8821C (BIT_MASK_FW_DBG7_8821C << BIT_SHIFT_FW_DBG7_8821C) +#define BIT_CLEAR_FW_DBG7_8821C(x) ((x) & (~BITS_FW_DBG7_8821C)) +#define BIT_GET_FW_DBG7_8821C(x) \ + (((x) >> BIT_SHIFT_FW_DBG7_8821C) & BIT_MASK_FW_DBG7_8821C) +#define BIT_SET_FW_DBG7_8821C(x, v) \ + (BIT_CLEAR_FW_DBG7_8821C(x) | BIT_FW_DBG7_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_CR_8821C */ + +#define BIT_SHIFT_LBMODE_8821C 24 +#define BIT_MASK_LBMODE_8821C 0x1f +#define BIT_LBMODE_8821C(x) \ + (((x) & BIT_MASK_LBMODE_8821C) << BIT_SHIFT_LBMODE_8821C) +#define BITS_LBMODE_8821C (BIT_MASK_LBMODE_8821C << BIT_SHIFT_LBMODE_8821C) +#define BIT_CLEAR_LBMODE_8821C(x) ((x) & (~BITS_LBMODE_8821C)) +#define BIT_GET_LBMODE_8821C(x) \ + (((x) >> BIT_SHIFT_LBMODE_8821C) & BIT_MASK_LBMODE_8821C) +#define BIT_SET_LBMODE_8821C(x, v) \ + (BIT_CLEAR_LBMODE_8821C(x) | BIT_LBMODE_8821C(v)) + +#define BIT_SHIFT_NETYPE1_8821C 18 +#define BIT_MASK_NETYPE1_8821C 0x3 +#define BIT_NETYPE1_8821C(x) \ + (((x) & BIT_MASK_NETYPE1_8821C) << BIT_SHIFT_NETYPE1_8821C) +#define BITS_NETYPE1_8821C (BIT_MASK_NETYPE1_8821C << BIT_SHIFT_NETYPE1_8821C) +#define BIT_CLEAR_NETYPE1_8821C(x) ((x) & (~BITS_NETYPE1_8821C)) +#define BIT_GET_NETYPE1_8821C(x) \ + (((x) >> BIT_SHIFT_NETYPE1_8821C) & BIT_MASK_NETYPE1_8821C) +#define BIT_SET_NETYPE1_8821C(x, v) \ + (BIT_CLEAR_NETYPE1_8821C(x) | BIT_NETYPE1_8821C(v)) + +#define BIT_SHIFT_NETYPE0_8821C 16 +#define BIT_MASK_NETYPE0_8821C 0x3 +#define BIT_NETYPE0_8821C(x) \ + (((x) & BIT_MASK_NETYPE0_8821C) << BIT_SHIFT_NETYPE0_8821C) +#define BITS_NETYPE0_8821C (BIT_MASK_NETYPE0_8821C << BIT_SHIFT_NETYPE0_8821C) +#define BIT_CLEAR_NETYPE0_8821C(x) ((x) & (~BITS_NETYPE0_8821C)) +#define BIT_GET_NETYPE0_8821C(x) \ + (((x) >> BIT_SHIFT_NETYPE0_8821C) & BIT_MASK_NETYPE0_8821C) +#define BIT_SET_NETYPE0_8821C(x, v) \ + (BIT_CLEAR_NETYPE0_8821C(x) | BIT_NETYPE0_8821C(v)) + +#define BIT_COUNTER_STS_EN_8821C BIT(13) +#define BIT_I2C_MAILBOX_EN_8821C BIT(12) +#define BIT_SHCUT_EN_8821C BIT(11) +#define BIT_32K_CAL_TMR_EN_8821C BIT(10) +#define BIT_MAC_SEC_EN_8821C BIT(9) +#define BIT_ENSWBCN_8821C BIT(8) +#define BIT_MACRXEN_8821C BIT(7) +#define BIT_MACTXEN_8821C BIT(6) +#define BIT_SCHEDULE_EN_8821C BIT(5) +#define BIT_PROTOCOL_EN_8821C BIT(4) +#define BIT_RXDMA_EN_8821C BIT(3) +#define BIT_TXDMA_EN_8821C BIT(2) +#define BIT_HCI_RXDMA_EN_8821C BIT(1) +#define BIT_HCI_TXDMA_EN_8821C BIT(0) + +/* 2 REG_PG_SIZE_8821C */ + +#define BIT_SHIFT_DBG_FIFO_SEL_8821C 16 +#define BIT_MASK_DBG_FIFO_SEL_8821C 0xff +#define BIT_DBG_FIFO_SEL_8821C(x) \ + (((x) & BIT_MASK_DBG_FIFO_SEL_8821C) << BIT_SHIFT_DBG_FIFO_SEL_8821C) +#define BITS_DBG_FIFO_SEL_8821C \ + (BIT_MASK_DBG_FIFO_SEL_8821C << BIT_SHIFT_DBG_FIFO_SEL_8821C) +#define BIT_CLEAR_DBG_FIFO_SEL_8821C(x) ((x) & (~BITS_DBG_FIFO_SEL_8821C)) +#define BIT_GET_DBG_FIFO_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_DBG_FIFO_SEL_8821C) & BIT_MASK_DBG_FIFO_SEL_8821C) +#define BIT_SET_DBG_FIFO_SEL_8821C(x, v) \ + (BIT_CLEAR_DBG_FIFO_SEL_8821C(x) | BIT_DBG_FIFO_SEL_8821C(v)) + +/* 2 REG_PKT_BUFF_ACCESS_CTRL_8821C */ + +#define BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8821C 0 +#define BIT_MASK_PKT_BUFF_ACCESS_CTRL_8821C 0xff +#define BIT_PKT_BUFF_ACCESS_CTRL_8821C(x) \ + (((x) & BIT_MASK_PKT_BUFF_ACCESS_CTRL_8821C) \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8821C) +#define BITS_PKT_BUFF_ACCESS_CTRL_8821C \ + (BIT_MASK_PKT_BUFF_ACCESS_CTRL_8821C \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8821C) +#define BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8821C(x) \ + ((x) & (~BITS_PKT_BUFF_ACCESS_CTRL_8821C)) +#define BIT_GET_PKT_BUFF_ACCESS_CTRL_8821C(x) \ + (((x) >> BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8821C) & \ + BIT_MASK_PKT_BUFF_ACCESS_CTRL_8821C) +#define BIT_SET_PKT_BUFF_ACCESS_CTRL_8821C(x, v) \ + (BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8821C(x) | \ + BIT_PKT_BUFF_ACCESS_CTRL_8821C(v)) + +/* 2 REG_TSF_CLK_STATE_8821C */ +#define BIT_TSF_CLK_STABLE_8821C BIT(15) + +/* 2 REG_TXDMA_PQ_MAP_8821C */ + +#define BIT_SHIFT_TXDMA_H2C_MAP_8821C 16 +#define BIT_MASK_TXDMA_H2C_MAP_8821C 0x3 +#define BIT_TXDMA_H2C_MAP_8821C(x) \ + (((x) & BIT_MASK_TXDMA_H2C_MAP_8821C) << BIT_SHIFT_TXDMA_H2C_MAP_8821C) +#define BITS_TXDMA_H2C_MAP_8821C \ + (BIT_MASK_TXDMA_H2C_MAP_8821C << BIT_SHIFT_TXDMA_H2C_MAP_8821C) +#define BIT_CLEAR_TXDMA_H2C_MAP_8821C(x) ((x) & (~BITS_TXDMA_H2C_MAP_8821C)) +#define BIT_GET_TXDMA_H2C_MAP_8821C(x) \ + (((x) >> BIT_SHIFT_TXDMA_H2C_MAP_8821C) & BIT_MASK_TXDMA_H2C_MAP_8821C) +#define BIT_SET_TXDMA_H2C_MAP_8821C(x, v) \ + (BIT_CLEAR_TXDMA_H2C_MAP_8821C(x) | BIT_TXDMA_H2C_MAP_8821C(v)) + +#define BIT_SHIFT_TXDMA_HIQ_MAP_8821C 14 +#define BIT_MASK_TXDMA_HIQ_MAP_8821C 0x3 +#define BIT_TXDMA_HIQ_MAP_8821C(x) \ + (((x) & BIT_MASK_TXDMA_HIQ_MAP_8821C) << BIT_SHIFT_TXDMA_HIQ_MAP_8821C) +#define BITS_TXDMA_HIQ_MAP_8821C \ + (BIT_MASK_TXDMA_HIQ_MAP_8821C << BIT_SHIFT_TXDMA_HIQ_MAP_8821C) +#define BIT_CLEAR_TXDMA_HIQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8821C)) +#define BIT_GET_TXDMA_HIQ_MAP_8821C(x) \ + (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8821C) & BIT_MASK_TXDMA_HIQ_MAP_8821C) +#define BIT_SET_TXDMA_HIQ_MAP_8821C(x, v) \ + (BIT_CLEAR_TXDMA_HIQ_MAP_8821C(x) | BIT_TXDMA_HIQ_MAP_8821C(v)) + +#define BIT_SHIFT_TXDMA_MGQ_MAP_8821C 12 +#define BIT_MASK_TXDMA_MGQ_MAP_8821C 0x3 +#define BIT_TXDMA_MGQ_MAP_8821C(x) \ + (((x) & BIT_MASK_TXDMA_MGQ_MAP_8821C) << BIT_SHIFT_TXDMA_MGQ_MAP_8821C) +#define BITS_TXDMA_MGQ_MAP_8821C \ + (BIT_MASK_TXDMA_MGQ_MAP_8821C << BIT_SHIFT_TXDMA_MGQ_MAP_8821C) +#define BIT_CLEAR_TXDMA_MGQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8821C)) +#define BIT_GET_TXDMA_MGQ_MAP_8821C(x) \ + (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8821C) & BIT_MASK_TXDMA_MGQ_MAP_8821C) +#define BIT_SET_TXDMA_MGQ_MAP_8821C(x, v) \ + (BIT_CLEAR_TXDMA_MGQ_MAP_8821C(x) | BIT_TXDMA_MGQ_MAP_8821C(v)) + +#define BIT_SHIFT_TXDMA_BKQ_MAP_8821C 10 +#define BIT_MASK_TXDMA_BKQ_MAP_8821C 0x3 +#define BIT_TXDMA_BKQ_MAP_8821C(x) \ + (((x) & BIT_MASK_TXDMA_BKQ_MAP_8821C) << BIT_SHIFT_TXDMA_BKQ_MAP_8821C) +#define BITS_TXDMA_BKQ_MAP_8821C \ + (BIT_MASK_TXDMA_BKQ_MAP_8821C << BIT_SHIFT_TXDMA_BKQ_MAP_8821C) +#define BIT_CLEAR_TXDMA_BKQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8821C)) +#define BIT_GET_TXDMA_BKQ_MAP_8821C(x) \ + (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8821C) & BIT_MASK_TXDMA_BKQ_MAP_8821C) +#define BIT_SET_TXDMA_BKQ_MAP_8821C(x, v) \ + (BIT_CLEAR_TXDMA_BKQ_MAP_8821C(x) | BIT_TXDMA_BKQ_MAP_8821C(v)) + +#define BIT_SHIFT_TXDMA_BEQ_MAP_8821C 8 +#define BIT_MASK_TXDMA_BEQ_MAP_8821C 0x3 +#define BIT_TXDMA_BEQ_MAP_8821C(x) \ + (((x) & BIT_MASK_TXDMA_BEQ_MAP_8821C) << BIT_SHIFT_TXDMA_BEQ_MAP_8821C) +#define BITS_TXDMA_BEQ_MAP_8821C \ + (BIT_MASK_TXDMA_BEQ_MAP_8821C << BIT_SHIFT_TXDMA_BEQ_MAP_8821C) +#define BIT_CLEAR_TXDMA_BEQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8821C)) +#define BIT_GET_TXDMA_BEQ_MAP_8821C(x) \ + (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8821C) & BIT_MASK_TXDMA_BEQ_MAP_8821C) +#define BIT_SET_TXDMA_BEQ_MAP_8821C(x, v) \ + (BIT_CLEAR_TXDMA_BEQ_MAP_8821C(x) | BIT_TXDMA_BEQ_MAP_8821C(v)) + +#define BIT_SHIFT_TXDMA_VIQ_MAP_8821C 6 +#define BIT_MASK_TXDMA_VIQ_MAP_8821C 0x3 +#define BIT_TXDMA_VIQ_MAP_8821C(x) \ + (((x) & BIT_MASK_TXDMA_VIQ_MAP_8821C) << BIT_SHIFT_TXDMA_VIQ_MAP_8821C) +#define BITS_TXDMA_VIQ_MAP_8821C \ + (BIT_MASK_TXDMA_VIQ_MAP_8821C << BIT_SHIFT_TXDMA_VIQ_MAP_8821C) +#define BIT_CLEAR_TXDMA_VIQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8821C)) +#define BIT_GET_TXDMA_VIQ_MAP_8821C(x) \ + (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8821C) & BIT_MASK_TXDMA_VIQ_MAP_8821C) +#define BIT_SET_TXDMA_VIQ_MAP_8821C(x, v) \ + (BIT_CLEAR_TXDMA_VIQ_MAP_8821C(x) | BIT_TXDMA_VIQ_MAP_8821C(v)) + +#define BIT_SHIFT_TXDMA_VOQ_MAP_8821C 4 +#define BIT_MASK_TXDMA_VOQ_MAP_8821C 0x3 +#define BIT_TXDMA_VOQ_MAP_8821C(x) \ + (((x) & BIT_MASK_TXDMA_VOQ_MAP_8821C) << BIT_SHIFT_TXDMA_VOQ_MAP_8821C) +#define BITS_TXDMA_VOQ_MAP_8821C \ + (BIT_MASK_TXDMA_VOQ_MAP_8821C << BIT_SHIFT_TXDMA_VOQ_MAP_8821C) +#define BIT_CLEAR_TXDMA_VOQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8821C)) +#define BIT_GET_TXDMA_VOQ_MAP_8821C(x) \ + (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8821C) & BIT_MASK_TXDMA_VOQ_MAP_8821C) +#define BIT_SET_TXDMA_VOQ_MAP_8821C(x, v) \ + (BIT_CLEAR_TXDMA_VOQ_MAP_8821C(x) | BIT_TXDMA_VOQ_MAP_8821C(v)) + +#define BIT_RXDMA_AGG_EN_8821C BIT(2) +#define BIT_RXSHFT_EN_8821C BIT(1) +#define BIT_RXDMA_ARBBW_EN_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_TRXFF_BNDY_8821C */ + +#define BIT_SHIFT_RXFFOVFL_RSV_V2_8821C 8 +#define BIT_MASK_RXFFOVFL_RSV_V2_8821C 0xf +#define BIT_RXFFOVFL_RSV_V2_8821C(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV_V2_8821C) \ + << BIT_SHIFT_RXFFOVFL_RSV_V2_8821C) +#define BITS_RXFFOVFL_RSV_V2_8821C \ + (BIT_MASK_RXFFOVFL_RSV_V2_8821C << BIT_SHIFT_RXFFOVFL_RSV_V2_8821C) +#define BIT_CLEAR_RXFFOVFL_RSV_V2_8821C(x) ((x) & (~BITS_RXFFOVFL_RSV_V2_8821C)) +#define BIT_GET_RXFFOVFL_RSV_V2_8821C(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2_8821C) & \ + BIT_MASK_RXFFOVFL_RSV_V2_8821C) +#define BIT_SET_RXFFOVFL_RSV_V2_8821C(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV_V2_8821C(x) | BIT_RXFFOVFL_RSV_V2_8821C(v)) + +/* 2 REG_PTA_I2C_MBOX_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_I2C_M_STATUS_8821C 8 +#define BIT_MASK_I2C_M_STATUS_8821C 0xf +#define BIT_I2C_M_STATUS_8821C(x) \ + (((x) & BIT_MASK_I2C_M_STATUS_8821C) << BIT_SHIFT_I2C_M_STATUS_8821C) +#define BITS_I2C_M_STATUS_8821C \ + (BIT_MASK_I2C_M_STATUS_8821C << BIT_SHIFT_I2C_M_STATUS_8821C) +#define BIT_CLEAR_I2C_M_STATUS_8821C(x) ((x) & (~BITS_I2C_M_STATUS_8821C)) +#define BIT_GET_I2C_M_STATUS_8821C(x) \ + (((x) >> BIT_SHIFT_I2C_M_STATUS_8821C) & BIT_MASK_I2C_M_STATUS_8821C) +#define BIT_SET_I2C_M_STATUS_8821C(x, v) \ + (BIT_CLEAR_I2C_M_STATUS_8821C(x) | BIT_I2C_M_STATUS_8821C(v)) + +#define BIT_SHIFT_I2C_M_BUS_GNT_FW_8821C 4 +#define BIT_MASK_I2C_M_BUS_GNT_FW_8821C 0x7 +#define BIT_I2C_M_BUS_GNT_FW_8821C(x) \ + (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8821C) \ + << BIT_SHIFT_I2C_M_BUS_GNT_FW_8821C) +#define BITS_I2C_M_BUS_GNT_FW_8821C \ + (BIT_MASK_I2C_M_BUS_GNT_FW_8821C << BIT_SHIFT_I2C_M_BUS_GNT_FW_8821C) +#define BIT_CLEAR_I2C_M_BUS_GNT_FW_8821C(x) \ + ((x) & (~BITS_I2C_M_BUS_GNT_FW_8821C)) +#define BIT_GET_I2C_M_BUS_GNT_FW_8821C(x) \ + (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8821C) & \ + BIT_MASK_I2C_M_BUS_GNT_FW_8821C) +#define BIT_SET_I2C_M_BUS_GNT_FW_8821C(x, v) \ + (BIT_CLEAR_I2C_M_BUS_GNT_FW_8821C(x) | BIT_I2C_M_BUS_GNT_FW_8821C(v)) + +#define BIT_I2C_M_GNT_FW_8821C BIT(3) + +#define BIT_SHIFT_I2C_M_SPEED_8821C 1 +#define BIT_MASK_I2C_M_SPEED_8821C 0x3 +#define BIT_I2C_M_SPEED_8821C(x) \ + (((x) & BIT_MASK_I2C_M_SPEED_8821C) << BIT_SHIFT_I2C_M_SPEED_8821C) +#define BITS_I2C_M_SPEED_8821C \ + (BIT_MASK_I2C_M_SPEED_8821C << BIT_SHIFT_I2C_M_SPEED_8821C) +#define BIT_CLEAR_I2C_M_SPEED_8821C(x) ((x) & (~BITS_I2C_M_SPEED_8821C)) +#define BIT_GET_I2C_M_SPEED_8821C(x) \ + (((x) >> BIT_SHIFT_I2C_M_SPEED_8821C) & BIT_MASK_I2C_M_SPEED_8821C) +#define BIT_SET_I2C_M_SPEED_8821C(x, v) \ + (BIT_CLEAR_I2C_M_SPEED_8821C(x) | BIT_I2C_M_SPEED_8821C(v)) + +#define BIT_I2C_M_UNLOCK_8821C BIT(0) + +/* 2 REG_RXFF_BNDY_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_RXFF0_BNDY_V2_8821C 0 +#define BIT_MASK_RXFF0_BNDY_V2_8821C 0x3ffff +#define BIT_RXFF0_BNDY_V2_8821C(x) \ + (((x) & BIT_MASK_RXFF0_BNDY_V2_8821C) << BIT_SHIFT_RXFF0_BNDY_V2_8821C) +#define BITS_RXFF0_BNDY_V2_8821C \ + (BIT_MASK_RXFF0_BNDY_V2_8821C << BIT_SHIFT_RXFF0_BNDY_V2_8821C) +#define BIT_CLEAR_RXFF0_BNDY_V2_8821C(x) ((x) & (~BITS_RXFF0_BNDY_V2_8821C)) +#define BIT_GET_RXFF0_BNDY_V2_8821C(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY_V2_8821C) & BIT_MASK_RXFF0_BNDY_V2_8821C) +#define BIT_SET_RXFF0_BNDY_V2_8821C(x, v) \ + (BIT_CLEAR_RXFF0_BNDY_V2_8821C(x) | BIT_RXFF0_BNDY_V2_8821C(v)) + +/* 2 REG_FE1IMR_8821C */ +#define BIT_FS_RXDMA2_DONE_INT_EN_8821C BIT(28) +#define BIT_FS_RXDONE3_INT_EN_8821C BIT(27) +#define BIT_FS_RXDONE2_INT_EN_8821C BIT(26) +#define BIT_FS_RX_BCN_P4_INT_EN_8821C BIT(25) +#define BIT_FS_RX_BCN_P3_INT_EN_8821C BIT(24) +#define BIT_FS_RX_BCN_P2_INT_EN_8821C BIT(23) +#define BIT_FS_RX_BCN_P1_INT_EN_8821C BIT(22) +#define BIT_FS_RX_BCN_P0_INT_EN_8821C BIT(21) +#define BIT_FS_RX_UMD0_INT_EN_8821C BIT(20) +#define BIT_FS_RX_UMD1_INT_EN_8821C BIT(19) +#define BIT_FS_RX_BMD0_INT_EN_8821C BIT(18) +#define BIT_FS_RX_BMD1_INT_EN_8821C BIT(17) +#define BIT_FS_RXDONE_INT_EN_8821C BIT(16) +#define BIT_FS_WWLAN_INT_EN_8821C BIT(15) +#define BIT_FS_SOUND_DONE_INT_EN_8821C BIT(14) +#define BIT_FS_LP_STBY_INT_EN_8821C BIT(13) +#define BIT_FS_TRL_MTR_INT_EN_8821C BIT(12) +#define BIT_FS_BF1_PRETO_INT_EN_8821C BIT(11) +#define BIT_FS_BF0_PRETO_INT_EN_8821C BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8821C BIT(9) +#define BIT_FS_LTE_COEX_EN_8821C BIT(6) +#define BIT_FS_WLACTOFF_INT_EN_8821C BIT(5) +#define BIT_FS_WLACTON_INT_EN_8821C BIT(4) +#define BIT_FS_BTCMD_INT_EN_8821C BIT(3) +#define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8821C BIT(2) +#define BIT_FS_TRPC_TO_INT_EN_V1_8821C BIT(1) +#define BIT_FS_RPC_O_T_INT_EN_V1_8821C BIT(0) + +/* 2 REG_FE1ISR_8821C */ +#define BIT_FS_RXDMA2_DONE_INT_8821C BIT(28) +#define BIT_FS_RXDONE3_INT_8821C BIT(27) +#define BIT_FS_RXDONE2_INT_8821C BIT(26) +#define BIT_FS_RX_BCN_P4_INT_8821C BIT(25) +#define BIT_FS_RX_BCN_P3_INT_8821C BIT(24) +#define BIT_FS_RX_BCN_P2_INT_8821C BIT(23) +#define BIT_FS_RX_BCN_P1_INT_8821C BIT(22) +#define BIT_FS_RX_BCN_P0_INT_8821C BIT(21) +#define BIT_FS_RX_UMD0_INT_8821C BIT(20) +#define BIT_FS_RX_UMD1_INT_8821C BIT(19) +#define BIT_FS_RX_BMD0_INT_8821C BIT(18) +#define BIT_FS_RX_BMD1_INT_8821C BIT(17) +#define BIT_FS_RXDONE_INT_8821C BIT(16) +#define BIT_FS_WWLAN_INT_8821C BIT(15) +#define BIT_FS_SOUND_DONE_INT_8821C BIT(14) +#define BIT_FS_LP_STBY_INT_8821C BIT(13) +#define BIT_FS_TRL_MTR_INT_8821C BIT(12) +#define BIT_FS_BF1_PRETO_INT_8821C BIT(11) +#define BIT_FS_BF0_PRETO_INT_8821C BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_8821C BIT(9) +#define BIT_FS_LTE_COEX_INT_8821C BIT(6) +#define BIT_FS_WLACTOFF_INT_8821C BIT(5) +#define BIT_FS_WLACTON_INT_8821C BIT(4) +#define BIT_FS_BCN_RX_INT_INT_8821C BIT(3) +#define BIT_FS_MAILBOX_TO_I2C_INT_8821C BIT(2) +#define BIT_FS_TRPC_TO_INT_8821C BIT(1) +#define BIT_FS_RPC_O_T_INT_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_CPWM_8821C */ +#define BIT_CPWM_TOGGLING_8821C BIT(31) + +#define BIT_SHIFT_CPWM_MOD_8821C 24 +#define BIT_MASK_CPWM_MOD_8821C 0x7f +#define BIT_CPWM_MOD_8821C(x) \ + (((x) & BIT_MASK_CPWM_MOD_8821C) << BIT_SHIFT_CPWM_MOD_8821C) +#define BITS_CPWM_MOD_8821C \ + (BIT_MASK_CPWM_MOD_8821C << BIT_SHIFT_CPWM_MOD_8821C) +#define BIT_CLEAR_CPWM_MOD_8821C(x) ((x) & (~BITS_CPWM_MOD_8821C)) +#define BIT_GET_CPWM_MOD_8821C(x) \ + (((x) >> BIT_SHIFT_CPWM_MOD_8821C) & BIT_MASK_CPWM_MOD_8821C) +#define BIT_SET_CPWM_MOD_8821C(x, v) \ + (BIT_CLEAR_CPWM_MOD_8821C(x) | BIT_CPWM_MOD_8821C(v)) + +/* 2 REG_FWIMR_8821C */ +#define BIT_FS_TXBCNOK_MB7_INT_EN_8821C BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_EN_8821C BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_EN_8821C BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_EN_8821C BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_EN_8821C BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_EN_8821C BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_EN_8821C BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_EN_8821C BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_EN_8821C BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_EN_8821C BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_EN_8821C BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_EN_8821C BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_EN_8821C BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_EN_8821C BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_EN_8821C BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_EN_8821C BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_EN_8821C BIT(15) +#define BIT_SIFS_OVERSPEC_INT_EN_8821C BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN_8821C BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_EN_8821C BIT(12) +#define BIT_FS_DDMA1_LP_INT_EN_8821C BIT(11) +#define BIT_FS_DDMA1_HP_INT_EN_8821C BIT(10) +#define BIT_FS_DDMA0_LP_INT_EN_8821C BIT(9) +#define BIT_FS_DDMA0_HP_INT_EN_8821C BIT(8) +#define BIT_FS_TRXRPT_INT_EN_8821C BIT(7) +#define BIT_FS_C2H_W_READY_INT_EN_8821C BIT(6) +#define BIT_FS_HRCV_INT_EN_8821C BIT(5) +#define BIT_FS_H2CCMD_INT_EN_8821C BIT(4) +#define BIT_FS_TXPKTIN_INT_EN_8821C BIT(3) +#define BIT_FS_ERRORHDL_INT_EN_8821C BIT(2) +#define BIT_FS_TXCCX_INT_EN_8821C BIT(1) +#define BIT_FS_TXCLOSE_INT_EN_8821C BIT(0) + +/* 2 REG_FWISR_8821C */ +#define BIT_FS_TXBCNOK_MB7_INT_8821C BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_8821C BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_8821C BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_8821C BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_8821C BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_8821C BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_8821C BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_8821C BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_8821C BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_8821C BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_8821C BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_8821C BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_8821C BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_8821C BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_8821C BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_8821C BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_8821C BIT(15) +#define BIT_SIFS_OVERSPEC_INT_8821C BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_8821C BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_8821C BIT(12) +#define BIT_FS_DDMA1_LP_INT_8821C BIT(11) +#define BIT_FS_DDMA1_HP_INT_8821C BIT(10) +#define BIT_FS_DDMA0_LP_INT_8821C BIT(9) +#define BIT_FS_DDMA0_HP_INT_8821C BIT(8) +#define BIT_FS_TRXRPT_INT_8821C BIT(7) +#define BIT_FS_C2H_W_READY_INT_8821C BIT(6) +#define BIT_FS_HRCV_INT_8821C BIT(5) +#define BIT_FS_H2CCMD_INT_8821C BIT(4) +#define BIT_FS_TXPKTIN_INT_8821C BIT(3) +#define BIT_FS_ERRORHDL_INT_8821C BIT(2) +#define BIT_FS_TXCCX_INT_8821C BIT(1) +#define BIT_FS_TXCLOSE_INT_8821C BIT(0) + +/* 2 REG_FTIMR_8821C */ +#define BIT_PS_TIMER_C_EARLY_INT_EN_8821C BIT(23) +#define BIT_PS_TIMER_B_EARLY_INT_EN_8821C BIT(22) +#define BIT_PS_TIMER_A_EARLY_INT_EN_8821C BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN_8821C BIT(20) +#define BIT_PS_TIMER_C_INT_EN_8821C BIT(19) +#define BIT_PS_TIMER_B_INT_EN_8821C BIT(18) +#define BIT_PS_TIMER_A_INT_EN_8821C BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_EN_8821C BIT(16) +#define BIT_FS_PS_TIMEOUT2_EN_8821C BIT(15) +#define BIT_FS_PS_TIMEOUT1_EN_8821C BIT(14) +#define BIT_FS_PS_TIMEOUT0_EN_8821C BIT(13) +#define BIT_FS_GTINT8_EN_8821C BIT(8) +#define BIT_FS_GTINT7_EN_8821C BIT(7) +#define BIT_FS_GTINT6_EN_8821C BIT(6) +#define BIT_FS_GTINT5_EN_8821C BIT(5) +#define BIT_FS_GTINT4_EN_8821C BIT(4) +#define BIT_FS_GTINT3_EN_8821C BIT(3) +#define BIT_FS_GTINT2_EN_8821C BIT(2) +#define BIT_FS_GTINT1_EN_8821C BIT(1) +#define BIT_FS_GTINT0_EN_8821C BIT(0) + +/* 2 REG_FTISR_8821C */ +#define BIT_PS_TIMER_C_EARLY__INT_8821C BIT(23) +#define BIT_PS_TIMER_B_EARLY__INT_8821C BIT(22) +#define BIT_PS_TIMER_A_EARLY__INT_8821C BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_8821C BIT(20) +#define BIT_PS_TIMER_C_INT_8821C BIT(19) +#define BIT_PS_TIMER_B_INT_8821C BIT(18) +#define BIT_PS_TIMER_A_INT_8821C BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_8821C BIT(16) +#define BIT_FS_PS_TIMEOUT2_INT_8821C BIT(15) +#define BIT_FS_PS_TIMEOUT1_INT_8821C BIT(14) +#define BIT_FS_PS_TIMEOUT0_INT_8821C BIT(13) +#define BIT_FS_GTINT8_INT_8821C BIT(8) +#define BIT_FS_GTINT7_INT_8821C BIT(7) +#define BIT_FS_GTINT6_INT_8821C BIT(6) +#define BIT_FS_GTINT5_INT_8821C BIT(5) +#define BIT_FS_GTINT4_INT_8821C BIT(4) +#define BIT_FS_GTINT3_INT_8821C BIT(3) +#define BIT_FS_GTINT2_INT_8821C BIT(2) +#define BIT_FS_GTINT1_INT_8821C BIT(1) +#define BIT_FS_GTINT0_INT_8821C BIT(0) + +/* 2 REG_PKTBUF_DBG_CTRL_8821C */ + +#define BIT_SHIFT_PKTBUF_WRITE_EN_8821C 24 +#define BIT_MASK_PKTBUF_WRITE_EN_8821C 0xff +#define BIT_PKTBUF_WRITE_EN_8821C(x) \ + (((x) & BIT_MASK_PKTBUF_WRITE_EN_8821C) \ + << BIT_SHIFT_PKTBUF_WRITE_EN_8821C) +#define BITS_PKTBUF_WRITE_EN_8821C \ + (BIT_MASK_PKTBUF_WRITE_EN_8821C << BIT_SHIFT_PKTBUF_WRITE_EN_8821C) +#define BIT_CLEAR_PKTBUF_WRITE_EN_8821C(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8821C)) +#define BIT_GET_PKTBUF_WRITE_EN_8821C(x) \ + (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8821C) & \ + BIT_MASK_PKTBUF_WRITE_EN_8821C) +#define BIT_SET_PKTBUF_WRITE_EN_8821C(x, v) \ + (BIT_CLEAR_PKTBUF_WRITE_EN_8821C(x) | BIT_PKTBUF_WRITE_EN_8821C(v)) + +#define BIT_TXRPTBUF_DBG_8821C BIT(23) + +/* 2 REG_NOT_VALID_8821C */ +#define BIT_TXPKTBUF_DBG_V2_8821C BIT(20) +#define BIT_RXPKTBUF_DBG_8821C BIT(16) + +#define BIT_SHIFT_PKTBUF_DBG_ADDR_8821C 0 +#define BIT_MASK_PKTBUF_DBG_ADDR_8821C 0x1fff +#define BIT_PKTBUF_DBG_ADDR_8821C(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_ADDR_8821C) \ + << BIT_SHIFT_PKTBUF_DBG_ADDR_8821C) +#define BITS_PKTBUF_DBG_ADDR_8821C \ + (BIT_MASK_PKTBUF_DBG_ADDR_8821C << BIT_SHIFT_PKTBUF_DBG_ADDR_8821C) +#define BIT_CLEAR_PKTBUF_DBG_ADDR_8821C(x) ((x) & (~BITS_PKTBUF_DBG_ADDR_8821C)) +#define BIT_GET_PKTBUF_DBG_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR_8821C) & \ + BIT_MASK_PKTBUF_DBG_ADDR_8821C) +#define BIT_SET_PKTBUF_DBG_ADDR_8821C(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_ADDR_8821C(x) | BIT_PKTBUF_DBG_ADDR_8821C(v)) + +/* 2 REG_PKTBUF_DBG_DATA_L_8821C */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_L_8821C 0 +#define BIT_MASK_PKTBUF_DBG_DATA_L_8821C 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_L_8821C(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8821C) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_L_8821C) +#define BITS_PKTBUF_DBG_DATA_L_8821C \ + (BIT_MASK_PKTBUF_DBG_DATA_L_8821C << BIT_SHIFT_PKTBUF_DBG_DATA_L_8821C) +#define BIT_CLEAR_PKTBUF_DBG_DATA_L_8821C(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_L_8821C)) +#define BIT_GET_PKTBUF_DBG_DATA_L_8821C(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8821C) & \ + BIT_MASK_PKTBUF_DBG_DATA_L_8821C) +#define BIT_SET_PKTBUF_DBG_DATA_L_8821C(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_L_8821C(x) | BIT_PKTBUF_DBG_DATA_L_8821C(v)) + +/* 2 REG_PKTBUF_DBG_DATA_H_8821C */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_H_8821C 0 +#define BIT_MASK_PKTBUF_DBG_DATA_H_8821C 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_H_8821C(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8821C) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_H_8821C) +#define BITS_PKTBUF_DBG_DATA_H_8821C \ + (BIT_MASK_PKTBUF_DBG_DATA_H_8821C << BIT_SHIFT_PKTBUF_DBG_DATA_H_8821C) +#define BIT_CLEAR_PKTBUF_DBG_DATA_H_8821C(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_H_8821C)) +#define BIT_GET_PKTBUF_DBG_DATA_H_8821C(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8821C) & \ + BIT_MASK_PKTBUF_DBG_DATA_H_8821C) +#define BIT_SET_PKTBUF_DBG_DATA_H_8821C(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_H_8821C(x) | BIT_PKTBUF_DBG_DATA_H_8821C(v)) + +/* 2 REG_CPWM2_8821C */ + +#define BIT_SHIFT_L0S_TO_RCVY_NUM_8821C 16 +#define BIT_MASK_L0S_TO_RCVY_NUM_8821C 0xff +#define BIT_L0S_TO_RCVY_NUM_8821C(x) \ + (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8821C) \ + << BIT_SHIFT_L0S_TO_RCVY_NUM_8821C) +#define BITS_L0S_TO_RCVY_NUM_8821C \ + (BIT_MASK_L0S_TO_RCVY_NUM_8821C << BIT_SHIFT_L0S_TO_RCVY_NUM_8821C) +#define BIT_CLEAR_L0S_TO_RCVY_NUM_8821C(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8821C)) +#define BIT_GET_L0S_TO_RCVY_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8821C) & \ + BIT_MASK_L0S_TO_RCVY_NUM_8821C) +#define BIT_SET_L0S_TO_RCVY_NUM_8821C(x, v) \ + (BIT_CLEAR_L0S_TO_RCVY_NUM_8821C(x) | BIT_L0S_TO_RCVY_NUM_8821C(v)) + +#define BIT_CPWM2_TOGGLING_8821C BIT(15) + +#define BIT_SHIFT_CPWM2_MOD_8821C 0 +#define BIT_MASK_CPWM2_MOD_8821C 0x7fff +#define BIT_CPWM2_MOD_8821C(x) \ + (((x) & BIT_MASK_CPWM2_MOD_8821C) << BIT_SHIFT_CPWM2_MOD_8821C) +#define BITS_CPWM2_MOD_8821C \ + (BIT_MASK_CPWM2_MOD_8821C << BIT_SHIFT_CPWM2_MOD_8821C) +#define BIT_CLEAR_CPWM2_MOD_8821C(x) ((x) & (~BITS_CPWM2_MOD_8821C)) +#define BIT_GET_CPWM2_MOD_8821C(x) \ + (((x) >> BIT_SHIFT_CPWM2_MOD_8821C) & BIT_MASK_CPWM2_MOD_8821C) +#define BIT_SET_CPWM2_MOD_8821C(x, v) \ + (BIT_CLEAR_CPWM2_MOD_8821C(x) | BIT_CPWM2_MOD_8821C(v)) + +/* 2 REG_TC0_CTRL_8821C */ +#define BIT_TC0INT_EN_8821C BIT(26) +#define BIT_TC0MODE_8821C BIT(25) +#define BIT_TC0EN_8821C BIT(24) + +#define BIT_SHIFT_TC0DATA_8821C 0 +#define BIT_MASK_TC0DATA_8821C 0xffffff +#define BIT_TC0DATA_8821C(x) \ + (((x) & BIT_MASK_TC0DATA_8821C) << BIT_SHIFT_TC0DATA_8821C) +#define BITS_TC0DATA_8821C (BIT_MASK_TC0DATA_8821C << BIT_SHIFT_TC0DATA_8821C) +#define BIT_CLEAR_TC0DATA_8821C(x) ((x) & (~BITS_TC0DATA_8821C)) +#define BIT_GET_TC0DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC0DATA_8821C) & BIT_MASK_TC0DATA_8821C) +#define BIT_SET_TC0DATA_8821C(x, v) \ + (BIT_CLEAR_TC0DATA_8821C(x) | BIT_TC0DATA_8821C(v)) + +/* 2 REG_TC1_CTRL_8821C */ +#define BIT_TC1INT_EN_8821C BIT(26) +#define BIT_TC1MODE_8821C BIT(25) +#define BIT_TC1EN_8821C BIT(24) + +#define BIT_SHIFT_TC1DATA_8821C 0 +#define BIT_MASK_TC1DATA_8821C 0xffffff +#define BIT_TC1DATA_8821C(x) \ + (((x) & BIT_MASK_TC1DATA_8821C) << BIT_SHIFT_TC1DATA_8821C) +#define BITS_TC1DATA_8821C (BIT_MASK_TC1DATA_8821C << BIT_SHIFT_TC1DATA_8821C) +#define BIT_CLEAR_TC1DATA_8821C(x) ((x) & (~BITS_TC1DATA_8821C)) +#define BIT_GET_TC1DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC1DATA_8821C) & BIT_MASK_TC1DATA_8821C) +#define BIT_SET_TC1DATA_8821C(x, v) \ + (BIT_CLEAR_TC1DATA_8821C(x) | BIT_TC1DATA_8821C(v)) + +/* 2 REG_TC2_CTRL_8821C */ +#define BIT_TC2INT_EN_8821C BIT(26) +#define BIT_TC2MODE_8821C BIT(25) +#define BIT_TC2EN_8821C BIT(24) + +#define BIT_SHIFT_TC2DATA_8821C 0 +#define BIT_MASK_TC2DATA_8821C 0xffffff +#define BIT_TC2DATA_8821C(x) \ + (((x) & BIT_MASK_TC2DATA_8821C) << BIT_SHIFT_TC2DATA_8821C) +#define BITS_TC2DATA_8821C (BIT_MASK_TC2DATA_8821C << BIT_SHIFT_TC2DATA_8821C) +#define BIT_CLEAR_TC2DATA_8821C(x) ((x) & (~BITS_TC2DATA_8821C)) +#define BIT_GET_TC2DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC2DATA_8821C) & BIT_MASK_TC2DATA_8821C) +#define BIT_SET_TC2DATA_8821C(x, v) \ + (BIT_CLEAR_TC2DATA_8821C(x) | BIT_TC2DATA_8821C(v)) + +/* 2 REG_TC3_CTRL_8821C */ +#define BIT_TC3INT_EN_8821C BIT(26) +#define BIT_TC3MODE_8821C BIT(25) +#define BIT_TC3EN_8821C BIT(24) + +#define BIT_SHIFT_TC3DATA_8821C 0 +#define BIT_MASK_TC3DATA_8821C 0xffffff +#define BIT_TC3DATA_8821C(x) \ + (((x) & BIT_MASK_TC3DATA_8821C) << BIT_SHIFT_TC3DATA_8821C) +#define BITS_TC3DATA_8821C (BIT_MASK_TC3DATA_8821C << BIT_SHIFT_TC3DATA_8821C) +#define BIT_CLEAR_TC3DATA_8821C(x) ((x) & (~BITS_TC3DATA_8821C)) +#define BIT_GET_TC3DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC3DATA_8821C) & BIT_MASK_TC3DATA_8821C) +#define BIT_SET_TC3DATA_8821C(x, v) \ + (BIT_CLEAR_TC3DATA_8821C(x) | BIT_TC3DATA_8821C(v)) + +/* 2 REG_TC4_CTRL_8821C */ +#define BIT_TC4INT_EN_8821C BIT(26) +#define BIT_TC4MODE_8821C BIT(25) +#define BIT_TC4EN_8821C BIT(24) + +#define BIT_SHIFT_TC4DATA_8821C 0 +#define BIT_MASK_TC4DATA_8821C 0xffffff +#define BIT_TC4DATA_8821C(x) \ + (((x) & BIT_MASK_TC4DATA_8821C) << BIT_SHIFT_TC4DATA_8821C) +#define BITS_TC4DATA_8821C (BIT_MASK_TC4DATA_8821C << BIT_SHIFT_TC4DATA_8821C) +#define BIT_CLEAR_TC4DATA_8821C(x) ((x) & (~BITS_TC4DATA_8821C)) +#define BIT_GET_TC4DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC4DATA_8821C) & BIT_MASK_TC4DATA_8821C) +#define BIT_SET_TC4DATA_8821C(x, v) \ + (BIT_CLEAR_TC4DATA_8821C(x) | BIT_TC4DATA_8821C(v)) + +/* 2 REG_TCUNIT_BASE_8821C */ + +#define BIT_SHIFT_TCUNIT_BASE_8821C 0 +#define BIT_MASK_TCUNIT_BASE_8821C 0x3fff +#define BIT_TCUNIT_BASE_8821C(x) \ + (((x) & BIT_MASK_TCUNIT_BASE_8821C) << BIT_SHIFT_TCUNIT_BASE_8821C) +#define BITS_TCUNIT_BASE_8821C \ + (BIT_MASK_TCUNIT_BASE_8821C << BIT_SHIFT_TCUNIT_BASE_8821C) +#define BIT_CLEAR_TCUNIT_BASE_8821C(x) ((x) & (~BITS_TCUNIT_BASE_8821C)) +#define BIT_GET_TCUNIT_BASE_8821C(x) \ + (((x) >> BIT_SHIFT_TCUNIT_BASE_8821C) & BIT_MASK_TCUNIT_BASE_8821C) +#define BIT_SET_TCUNIT_BASE_8821C(x, v) \ + (BIT_CLEAR_TCUNIT_BASE_8821C(x) | BIT_TCUNIT_BASE_8821C(v)) + +/* 2 REG_TC5_CTRL_8821C */ +#define BIT_TC5INT_EN_8821C BIT(26) +#define BIT_TC5MODE_8821C BIT(25) +#define BIT_TC5EN_8821C BIT(24) + +#define BIT_SHIFT_TC5DATA_8821C 0 +#define BIT_MASK_TC5DATA_8821C 0xffffff +#define BIT_TC5DATA_8821C(x) \ + (((x) & BIT_MASK_TC5DATA_8821C) << BIT_SHIFT_TC5DATA_8821C) +#define BITS_TC5DATA_8821C (BIT_MASK_TC5DATA_8821C << BIT_SHIFT_TC5DATA_8821C) +#define BIT_CLEAR_TC5DATA_8821C(x) ((x) & (~BITS_TC5DATA_8821C)) +#define BIT_GET_TC5DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC5DATA_8821C) & BIT_MASK_TC5DATA_8821C) +#define BIT_SET_TC5DATA_8821C(x, v) \ + (BIT_CLEAR_TC5DATA_8821C(x) | BIT_TC5DATA_8821C(v)) + +/* 2 REG_TC6_CTRL_8821C */ +#define BIT_TC6INT_EN_8821C BIT(26) +#define BIT_TC6MODE_8821C BIT(25) +#define BIT_TC6EN_8821C BIT(24) + +#define BIT_SHIFT_TC6DATA_8821C 0 +#define BIT_MASK_TC6DATA_8821C 0xffffff +#define BIT_TC6DATA_8821C(x) \ + (((x) & BIT_MASK_TC6DATA_8821C) << BIT_SHIFT_TC6DATA_8821C) +#define BITS_TC6DATA_8821C (BIT_MASK_TC6DATA_8821C << BIT_SHIFT_TC6DATA_8821C) +#define BIT_CLEAR_TC6DATA_8821C(x) ((x) & (~BITS_TC6DATA_8821C)) +#define BIT_GET_TC6DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC6DATA_8821C) & BIT_MASK_TC6DATA_8821C) +#define BIT_SET_TC6DATA_8821C(x, v) \ + (BIT_CLEAR_TC6DATA_8821C(x) | BIT_TC6DATA_8821C(v)) + +/* 2 REG_MBIST_DRF_FAIL_8821C */ + +#define BIT_SHIFT_8051_MBIST_DRF_FAIL_8821C 26 +#define BIT_MASK_8051_MBIST_DRF_FAIL_8821C 0x3f +#define BIT_8051_MBIST_DRF_FAIL_8821C(x) \ + (((x) & BIT_MASK_8051_MBIST_DRF_FAIL_8821C) \ + << BIT_SHIFT_8051_MBIST_DRF_FAIL_8821C) +#define BITS_8051_MBIST_DRF_FAIL_8821C \ + (BIT_MASK_8051_MBIST_DRF_FAIL_8821C \ + << BIT_SHIFT_8051_MBIST_DRF_FAIL_8821C) +#define BIT_CLEAR_8051_MBIST_DRF_FAIL_8821C(x) \ + ((x) & (~BITS_8051_MBIST_DRF_FAIL_8821C)) +#define BIT_GET_8051_MBIST_DRF_FAIL_8821C(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DRF_FAIL_8821C) & \ + BIT_MASK_8051_MBIST_DRF_FAIL_8821C) +#define BIT_SET_8051_MBIST_DRF_FAIL_8821C(x, v) \ + (BIT_CLEAR_8051_MBIST_DRF_FAIL_8821C(x) | \ + BIT_8051_MBIST_DRF_FAIL_8821C(v)) + +#define BIT_SHIFT_USB_MBIST_DRF_FAIL_8821C 24 +#define BIT_MASK_USB_MBIST_DRF_FAIL_8821C 0x3 +#define BIT_USB_MBIST_DRF_FAIL_8821C(x) \ + (((x) & BIT_MASK_USB_MBIST_DRF_FAIL_8821C) \ + << BIT_SHIFT_USB_MBIST_DRF_FAIL_8821C) +#define BITS_USB_MBIST_DRF_FAIL_8821C \ + (BIT_MASK_USB_MBIST_DRF_FAIL_8821C \ + << BIT_SHIFT_USB_MBIST_DRF_FAIL_8821C) +#define BIT_CLEAR_USB_MBIST_DRF_FAIL_8821C(x) \ + ((x) & (~BITS_USB_MBIST_DRF_FAIL_8821C)) +#define BIT_GET_USB_MBIST_DRF_FAIL_8821C(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DRF_FAIL_8821C) & \ + BIT_MASK_USB_MBIST_DRF_FAIL_8821C) +#define BIT_SET_USB_MBIST_DRF_FAIL_8821C(x, v) \ + (BIT_CLEAR_USB_MBIST_DRF_FAIL_8821C(x) | \ + BIT_USB_MBIST_DRF_FAIL_8821C(v)) + +#define BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8821C 18 +#define BIT_MASK_PCIE_MBIST_DRF_FAIL_8821C 0x3f +#define BIT_PCIE_MBIST_DRF_FAIL_8821C(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DRF_FAIL_8821C) \ + << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8821C) +#define BITS_PCIE_MBIST_DRF_FAIL_8821C \ + (BIT_MASK_PCIE_MBIST_DRF_FAIL_8821C \ + << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8821C) +#define BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8821C(x) \ + ((x) & (~BITS_PCIE_MBIST_DRF_FAIL_8821C)) +#define BIT_GET_PCIE_MBIST_DRF_FAIL_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8821C) & \ + BIT_MASK_PCIE_MBIST_DRF_FAIL_8821C) +#define BIT_SET_PCIE_MBIST_DRF_FAIL_8821C(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8821C(x) | \ + BIT_PCIE_MBIST_DRF_FAIL_8821C(v)) + +#define BIT_SHIFT_MAC_MBIST_DRF_FAIL_8821C 0 +#define BIT_MASK_MAC_MBIST_DRF_FAIL_8821C 0x3ffff +#define BIT_MAC_MBIST_DRF_FAIL_8821C(x) \ + (((x) & BIT_MASK_MAC_MBIST_DRF_FAIL_8821C) \ + << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8821C) +#define BITS_MAC_MBIST_DRF_FAIL_8821C \ + (BIT_MASK_MAC_MBIST_DRF_FAIL_8821C \ + << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8821C) +#define BIT_CLEAR_MAC_MBIST_DRF_FAIL_8821C(x) \ + ((x) & (~BITS_MAC_MBIST_DRF_FAIL_8821C)) +#define BIT_GET_MAC_MBIST_DRF_FAIL_8821C(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DRF_FAIL_8821C) & \ + BIT_MASK_MAC_MBIST_DRF_FAIL_8821C) +#define BIT_SET_MAC_MBIST_DRF_FAIL_8821C(x, v) \ + (BIT_CLEAR_MAC_MBIST_DRF_FAIL_8821C(x) | \ + BIT_MAC_MBIST_DRF_FAIL_8821C(v)) + +/* 2 REG_MBIST_START_PAUSE_8821C */ + +#define BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8821C 26 +#define BIT_MASK_8051_MBIST_START_PAUSE_V1_8821C 0x3f +#define BIT_8051_MBIST_START_PAUSE_V1_8821C(x) \ + (((x) & BIT_MASK_8051_MBIST_START_PAUSE_V1_8821C) \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8821C) +#define BITS_8051_MBIST_START_PAUSE_V1_8821C \ + (BIT_MASK_8051_MBIST_START_PAUSE_V1_8821C \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8821C) +#define BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8821C(x) \ + ((x) & (~BITS_8051_MBIST_START_PAUSE_V1_8821C)) +#define BIT_GET_8051_MBIST_START_PAUSE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8821C) & \ + BIT_MASK_8051_MBIST_START_PAUSE_V1_8821C) +#define BIT_SET_8051_MBIST_START_PAUSE_V1_8821C(x, v) \ + (BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8821C(x) | \ + BIT_8051_MBIST_START_PAUSE_V1_8821C(v)) + +#define BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8821C 24 +#define BIT_MASK_USB_MBIST_START_PAUSE_V1_8821C 0x3 +#define BIT_USB_MBIST_START_PAUSE_V1_8821C(x) \ + (((x) & BIT_MASK_USB_MBIST_START_PAUSE_V1_8821C) \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8821C) +#define BITS_USB_MBIST_START_PAUSE_V1_8821C \ + (BIT_MASK_USB_MBIST_START_PAUSE_V1_8821C \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8821C) +#define BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8821C(x) \ + ((x) & (~BITS_USB_MBIST_START_PAUSE_V1_8821C)) +#define BIT_GET_USB_MBIST_START_PAUSE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8821C) & \ + BIT_MASK_USB_MBIST_START_PAUSE_V1_8821C) +#define BIT_SET_USB_MBIST_START_PAUSE_V1_8821C(x, v) \ + (BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8821C(x) | \ + BIT_USB_MBIST_START_PAUSE_V1_8821C(v)) + +#define BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8821C 18 +#define BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8821C 0x3f +#define BIT_PCIE_MBIST_START_PAUSE_V1_8821C(x) \ + (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8821C) \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8821C) +#define BITS_PCIE_MBIST_START_PAUSE_V1_8821C \ + (BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8821C \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8821C) +#define BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8821C(x) \ + ((x) & (~BITS_PCIE_MBIST_START_PAUSE_V1_8821C)) +#define BIT_GET_PCIE_MBIST_START_PAUSE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8821C) & \ + BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8821C) +#define BIT_SET_PCIE_MBIST_START_PAUSE_V1_8821C(x, v) \ + (BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8821C(x) | \ + BIT_PCIE_MBIST_START_PAUSE_V1_8821C(v)) + +#define BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8821C 0 +#define BIT_MASK_MAC_MBIST_START_PAUSE_V1_8821C 0x3ffff +#define BIT_MAC_MBIST_START_PAUSE_V1_8821C(x) \ + (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V1_8821C) \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8821C) +#define BITS_MAC_MBIST_START_PAUSE_V1_8821C \ + (BIT_MASK_MAC_MBIST_START_PAUSE_V1_8821C \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8821C) +#define BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8821C(x) \ + ((x) & (~BITS_MAC_MBIST_START_PAUSE_V1_8821C)) +#define BIT_GET_MAC_MBIST_START_PAUSE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8821C) & \ + BIT_MASK_MAC_MBIST_START_PAUSE_V1_8821C) +#define BIT_SET_MAC_MBIST_START_PAUSE_V1_8821C(x, v) \ + (BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8821C(x) | \ + BIT_MAC_MBIST_START_PAUSE_V1_8821C(v)) + +/* 2 REG_MBIST_DONE_8821C */ + +#define BIT_SHIFT_8051_MBIST_DONE_V1_8821C 26 +#define BIT_MASK_8051_MBIST_DONE_V1_8821C 0x3f +#define BIT_8051_MBIST_DONE_V1_8821C(x) \ + (((x) & BIT_MASK_8051_MBIST_DONE_V1_8821C) \ + << BIT_SHIFT_8051_MBIST_DONE_V1_8821C) +#define BITS_8051_MBIST_DONE_V1_8821C \ + (BIT_MASK_8051_MBIST_DONE_V1_8821C \ + << BIT_SHIFT_8051_MBIST_DONE_V1_8821C) +#define BIT_CLEAR_8051_MBIST_DONE_V1_8821C(x) \ + ((x) & (~BITS_8051_MBIST_DONE_V1_8821C)) +#define BIT_GET_8051_MBIST_DONE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DONE_V1_8821C) & \ + BIT_MASK_8051_MBIST_DONE_V1_8821C) +#define BIT_SET_8051_MBIST_DONE_V1_8821C(x, v) \ + (BIT_CLEAR_8051_MBIST_DONE_V1_8821C(x) | \ + BIT_8051_MBIST_DONE_V1_8821C(v)) + +#define BIT_SHIFT_USB_MBIST_DONE_V1_8821C 24 +#define BIT_MASK_USB_MBIST_DONE_V1_8821C 0x3 +#define BIT_USB_MBIST_DONE_V1_8821C(x) \ + (((x) & BIT_MASK_USB_MBIST_DONE_V1_8821C) \ + << BIT_SHIFT_USB_MBIST_DONE_V1_8821C) +#define BITS_USB_MBIST_DONE_V1_8821C \ + (BIT_MASK_USB_MBIST_DONE_V1_8821C << BIT_SHIFT_USB_MBIST_DONE_V1_8821C) +#define BIT_CLEAR_USB_MBIST_DONE_V1_8821C(x) \ + ((x) & (~BITS_USB_MBIST_DONE_V1_8821C)) +#define BIT_GET_USB_MBIST_DONE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DONE_V1_8821C) & \ + BIT_MASK_USB_MBIST_DONE_V1_8821C) +#define BIT_SET_USB_MBIST_DONE_V1_8821C(x, v) \ + (BIT_CLEAR_USB_MBIST_DONE_V1_8821C(x) | BIT_USB_MBIST_DONE_V1_8821C(v)) + +#define BIT_SHIFT_PCIE_MBIST_DONE_V1_8821C 18 +#define BIT_MASK_PCIE_MBIST_DONE_V1_8821C 0x3f +#define BIT_PCIE_MBIST_DONE_V1_8821C(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DONE_V1_8821C) \ + << BIT_SHIFT_PCIE_MBIST_DONE_V1_8821C) +#define BITS_PCIE_MBIST_DONE_V1_8821C \ + (BIT_MASK_PCIE_MBIST_DONE_V1_8821C \ + << BIT_SHIFT_PCIE_MBIST_DONE_V1_8821C) +#define BIT_CLEAR_PCIE_MBIST_DONE_V1_8821C(x) \ + ((x) & (~BITS_PCIE_MBIST_DONE_V1_8821C)) +#define BIT_GET_PCIE_MBIST_DONE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_V1_8821C) & \ + BIT_MASK_PCIE_MBIST_DONE_V1_8821C) +#define BIT_SET_PCIE_MBIST_DONE_V1_8821C(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DONE_V1_8821C(x) | \ + BIT_PCIE_MBIST_DONE_V1_8821C(v)) + +#define BIT_SHIFT_MAC_MBIST_DONE_V1_8821C 0 +#define BIT_MASK_MAC_MBIST_DONE_V1_8821C 0x3ffff +#define BIT_MAC_MBIST_DONE_V1_8821C(x) \ + (((x) & BIT_MASK_MAC_MBIST_DONE_V1_8821C) \ + << BIT_SHIFT_MAC_MBIST_DONE_V1_8821C) +#define BITS_MAC_MBIST_DONE_V1_8821C \ + (BIT_MASK_MAC_MBIST_DONE_V1_8821C << BIT_SHIFT_MAC_MBIST_DONE_V1_8821C) +#define BIT_CLEAR_MAC_MBIST_DONE_V1_8821C(x) \ + ((x) & (~BITS_MAC_MBIST_DONE_V1_8821C)) +#define BIT_GET_MAC_MBIST_DONE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V1_8821C) & \ + BIT_MASK_MAC_MBIST_DONE_V1_8821C) +#define BIT_SET_MAC_MBIST_DONE_V1_8821C(x, v) \ + (BIT_CLEAR_MAC_MBIST_DONE_V1_8821C(x) | BIT_MAC_MBIST_DONE_V1_8821C(v)) + +/* 2 REG_MBIST_READ_BIST_RPT_8821C */ + +#define BIT_SHIFT_MBIST_READ_BIST_RPT_8821C 0 +#define BIT_MASK_MBIST_READ_BIST_RPT_8821C 0xffffffffL +#define BIT_MBIST_READ_BIST_RPT_8821C(x) \ + (((x) & BIT_MASK_MBIST_READ_BIST_RPT_8821C) \ + << BIT_SHIFT_MBIST_READ_BIST_RPT_8821C) +#define BITS_MBIST_READ_BIST_RPT_8821C \ + (BIT_MASK_MBIST_READ_BIST_RPT_8821C \ + << BIT_SHIFT_MBIST_READ_BIST_RPT_8821C) +#define BIT_CLEAR_MBIST_READ_BIST_RPT_8821C(x) \ + ((x) & (~BITS_MBIST_READ_BIST_RPT_8821C)) +#define BIT_GET_MBIST_READ_BIST_RPT_8821C(x) \ + (((x) >> BIT_SHIFT_MBIST_READ_BIST_RPT_8821C) & \ + BIT_MASK_MBIST_READ_BIST_RPT_8821C) +#define BIT_SET_MBIST_READ_BIST_RPT_8821C(x, v) \ + (BIT_CLEAR_MBIST_READ_BIST_RPT_8821C(x) | \ + BIT_MBIST_READ_BIST_RPT_8821C(v)) + +/* 2 REG_AES_DECRPT_DATA_8821C */ + +#define BIT_SHIFT_IPS_CFG_ADDR_8821C 0 +#define BIT_MASK_IPS_CFG_ADDR_8821C 0xff +#define BIT_IPS_CFG_ADDR_8821C(x) \ + (((x) & BIT_MASK_IPS_CFG_ADDR_8821C) << BIT_SHIFT_IPS_CFG_ADDR_8821C) +#define BITS_IPS_CFG_ADDR_8821C \ + (BIT_MASK_IPS_CFG_ADDR_8821C << BIT_SHIFT_IPS_CFG_ADDR_8821C) +#define BIT_CLEAR_IPS_CFG_ADDR_8821C(x) ((x) & (~BITS_IPS_CFG_ADDR_8821C)) +#define BIT_GET_IPS_CFG_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8821C) & BIT_MASK_IPS_CFG_ADDR_8821C) +#define BIT_SET_IPS_CFG_ADDR_8821C(x, v) \ + (BIT_CLEAR_IPS_CFG_ADDR_8821C(x) | BIT_IPS_CFG_ADDR_8821C(v)) + +/* 2 REG_AES_DECRPT_CFG_8821C */ + +#define BIT_SHIFT_IPS_CFG_DATA_8821C 0 +#define BIT_MASK_IPS_CFG_DATA_8821C 0xffffffffL +#define BIT_IPS_CFG_DATA_8821C(x) \ + (((x) & BIT_MASK_IPS_CFG_DATA_8821C) << BIT_SHIFT_IPS_CFG_DATA_8821C) +#define BITS_IPS_CFG_DATA_8821C \ + (BIT_MASK_IPS_CFG_DATA_8821C << BIT_SHIFT_IPS_CFG_DATA_8821C) +#define BIT_CLEAR_IPS_CFG_DATA_8821C(x) ((x) & (~BITS_IPS_CFG_DATA_8821C)) +#define BIT_GET_IPS_CFG_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_DATA_8821C) & BIT_MASK_IPS_CFG_DATA_8821C) +#define BIT_SET_IPS_CFG_DATA_8821C(x, v) \ + (BIT_CLEAR_IPS_CFG_DATA_8821C(x) | BIT_IPS_CFG_DATA_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_TMETER_8821C */ +#define BIT_TEMP_VALID_8821C BIT(31) + +#define BIT_SHIFT_TEMP_VALUE_8821C 24 +#define BIT_MASK_TEMP_VALUE_8821C 0x3f +#define BIT_TEMP_VALUE_8821C(x) \ + (((x) & BIT_MASK_TEMP_VALUE_8821C) << BIT_SHIFT_TEMP_VALUE_8821C) +#define BITS_TEMP_VALUE_8821C \ + (BIT_MASK_TEMP_VALUE_8821C << BIT_SHIFT_TEMP_VALUE_8821C) +#define BIT_CLEAR_TEMP_VALUE_8821C(x) ((x) & (~BITS_TEMP_VALUE_8821C)) +#define BIT_GET_TEMP_VALUE_8821C(x) \ + (((x) >> BIT_SHIFT_TEMP_VALUE_8821C) & BIT_MASK_TEMP_VALUE_8821C) +#define BIT_SET_TEMP_VALUE_8821C(x, v) \ + (BIT_CLEAR_TEMP_VALUE_8821C(x) | BIT_TEMP_VALUE_8821C(v)) + +#define BIT_SHIFT_REG_TMETER_TIMER_8821C 8 +#define BIT_MASK_REG_TMETER_TIMER_8821C 0xfff +#define BIT_REG_TMETER_TIMER_8821C(x) \ + (((x) & BIT_MASK_REG_TMETER_TIMER_8821C) \ + << BIT_SHIFT_REG_TMETER_TIMER_8821C) +#define BITS_REG_TMETER_TIMER_8821C \ + (BIT_MASK_REG_TMETER_TIMER_8821C << BIT_SHIFT_REG_TMETER_TIMER_8821C) +#define BIT_CLEAR_REG_TMETER_TIMER_8821C(x) \ + ((x) & (~BITS_REG_TMETER_TIMER_8821C)) +#define BIT_GET_REG_TMETER_TIMER_8821C(x) \ + (((x) >> BIT_SHIFT_REG_TMETER_TIMER_8821C) & \ + BIT_MASK_REG_TMETER_TIMER_8821C) +#define BIT_SET_REG_TMETER_TIMER_8821C(x, v) \ + (BIT_CLEAR_REG_TMETER_TIMER_8821C(x) | BIT_REG_TMETER_TIMER_8821C(v)) + +#define BIT_SHIFT_REG_TEMP_DELTA_8821C 2 +#define BIT_MASK_REG_TEMP_DELTA_8821C 0x3f +#define BIT_REG_TEMP_DELTA_8821C(x) \ + (((x) & BIT_MASK_REG_TEMP_DELTA_8821C) \ + << BIT_SHIFT_REG_TEMP_DELTA_8821C) +#define BITS_REG_TEMP_DELTA_8821C \ + (BIT_MASK_REG_TEMP_DELTA_8821C << BIT_SHIFT_REG_TEMP_DELTA_8821C) +#define BIT_CLEAR_REG_TEMP_DELTA_8821C(x) ((x) & (~BITS_REG_TEMP_DELTA_8821C)) +#define BIT_GET_REG_TEMP_DELTA_8821C(x) \ + (((x) >> BIT_SHIFT_REG_TEMP_DELTA_8821C) & \ + BIT_MASK_REG_TEMP_DELTA_8821C) +#define BIT_SET_REG_TEMP_DELTA_8821C(x, v) \ + (BIT_CLEAR_REG_TEMP_DELTA_8821C(x) | BIT_REG_TEMP_DELTA_8821C(v)) + +#define BIT_REG_TMETER_EN_8821C BIT(0) + +/* 2 REG_OSC_32K_CTRL_8821C */ + +#define BIT_SHIFT_OSC_32K_CLKGEN_0_8821C 16 +#define BIT_MASK_OSC_32K_CLKGEN_0_8821C 0xffff +#define BIT_OSC_32K_CLKGEN_0_8821C(x) \ + (((x) & BIT_MASK_OSC_32K_CLKGEN_0_8821C) \ + << BIT_SHIFT_OSC_32K_CLKGEN_0_8821C) +#define BITS_OSC_32K_CLKGEN_0_8821C \ + (BIT_MASK_OSC_32K_CLKGEN_0_8821C << BIT_SHIFT_OSC_32K_CLKGEN_0_8821C) +#define BIT_CLEAR_OSC_32K_CLKGEN_0_8821C(x) \ + ((x) & (~BITS_OSC_32K_CLKGEN_0_8821C)) +#define BIT_GET_OSC_32K_CLKGEN_0_8821C(x) \ + (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0_8821C) & \ + BIT_MASK_OSC_32K_CLKGEN_0_8821C) +#define BIT_SET_OSC_32K_CLKGEN_0_8821C(x, v) \ + (BIT_CLEAR_OSC_32K_CLKGEN_0_8821C(x) | BIT_OSC_32K_CLKGEN_0_8821C(v)) + +#define BIT_SHIFT_OSC_32K_RES_COMP_8821C 4 +#define BIT_MASK_OSC_32K_RES_COMP_8821C 0x3 +#define BIT_OSC_32K_RES_COMP_8821C(x) \ + (((x) & BIT_MASK_OSC_32K_RES_COMP_8821C) \ + << BIT_SHIFT_OSC_32K_RES_COMP_8821C) +#define BITS_OSC_32K_RES_COMP_8821C \ + (BIT_MASK_OSC_32K_RES_COMP_8821C << BIT_SHIFT_OSC_32K_RES_COMP_8821C) +#define BIT_CLEAR_OSC_32K_RES_COMP_8821C(x) \ + ((x) & (~BITS_OSC_32K_RES_COMP_8821C)) +#define BIT_GET_OSC_32K_RES_COMP_8821C(x) \ + (((x) >> BIT_SHIFT_OSC_32K_RES_COMP_8821C) & \ + BIT_MASK_OSC_32K_RES_COMP_8821C) +#define BIT_SET_OSC_32K_RES_COMP_8821C(x, v) \ + (BIT_CLEAR_OSC_32K_RES_COMP_8821C(x) | BIT_OSC_32K_RES_COMP_8821C(v)) + +#define BIT_OSC_32K_OUT_SEL_8821C BIT(3) +#define BIT_ISO_WL_2_OSC_32K_8821C BIT(1) +#define BIT_POW_CKGEN_8821C BIT(0) + +/* 2 REG_32K_CAL_REG1_8821C */ +#define BIT_CAL_32K_REG_WR_8821C BIT(31) +#define BIT_CAL_32K_DBG_SEL_8821C BIT(22) + +#define BIT_SHIFT_CAL_32K_REG_ADDR_8821C 16 +#define BIT_MASK_CAL_32K_REG_ADDR_8821C 0x3f +#define BIT_CAL_32K_REG_ADDR_8821C(x) \ + (((x) & BIT_MASK_CAL_32K_REG_ADDR_8821C) \ + << BIT_SHIFT_CAL_32K_REG_ADDR_8821C) +#define BITS_CAL_32K_REG_ADDR_8821C \ + (BIT_MASK_CAL_32K_REG_ADDR_8821C << BIT_SHIFT_CAL_32K_REG_ADDR_8821C) +#define BIT_CLEAR_CAL_32K_REG_ADDR_8821C(x) \ + ((x) & (~BITS_CAL_32K_REG_ADDR_8821C)) +#define BIT_GET_CAL_32K_REG_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR_8821C) & \ + BIT_MASK_CAL_32K_REG_ADDR_8821C) +#define BIT_SET_CAL_32K_REG_ADDR_8821C(x, v) \ + (BIT_CLEAR_CAL_32K_REG_ADDR_8821C(x) | BIT_CAL_32K_REG_ADDR_8821C(v)) + +#define BIT_SHIFT_CAL_32K_REG_DATA_8821C 0 +#define BIT_MASK_CAL_32K_REG_DATA_8821C 0xffff +#define BIT_CAL_32K_REG_DATA_8821C(x) \ + (((x) & BIT_MASK_CAL_32K_REG_DATA_8821C) \ + << BIT_SHIFT_CAL_32K_REG_DATA_8821C) +#define BITS_CAL_32K_REG_DATA_8821C \ + (BIT_MASK_CAL_32K_REG_DATA_8821C << BIT_SHIFT_CAL_32K_REG_DATA_8821C) +#define BIT_CLEAR_CAL_32K_REG_DATA_8821C(x) \ + ((x) & (~BITS_CAL_32K_REG_DATA_8821C)) +#define BIT_GET_CAL_32K_REG_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_DATA_8821C) & \ + BIT_MASK_CAL_32K_REG_DATA_8821C) +#define BIT_SET_CAL_32K_REG_DATA_8821C(x, v) \ + (BIT_CLEAR_CAL_32K_REG_DATA_8821C(x) | BIT_CAL_32K_REG_DATA_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_C2HEVT_8821C */ + +#define BIT_SHIFT_C2HEVT_MSG_V1_8821C 0 +#define BIT_MASK_C2HEVT_MSG_V1_8821C 0xffffffffL +#define BIT_C2HEVT_MSG_V1_8821C(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_V1_8821C) << BIT_SHIFT_C2HEVT_MSG_V1_8821C) +#define BITS_C2HEVT_MSG_V1_8821C \ + (BIT_MASK_C2HEVT_MSG_V1_8821C << BIT_SHIFT_C2HEVT_MSG_V1_8821C) +#define BIT_CLEAR_C2HEVT_MSG_V1_8821C(x) ((x) & (~BITS_C2HEVT_MSG_V1_8821C)) +#define BIT_GET_C2HEVT_MSG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_V1_8821C) & BIT_MASK_C2HEVT_MSG_V1_8821C) +#define BIT_SET_C2HEVT_MSG_V1_8821C(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_V1_8821C(x) | BIT_C2HEVT_MSG_V1_8821C(v)) + +/* 2 REG_C2HEVT_1_8821C */ + +#define BIT_SHIFT_C2HEVT_MSG_1_8821C 0 +#define BIT_MASK_C2HEVT_MSG_1_8821C 0xffffffffL +#define BIT_C2HEVT_MSG_1_8821C(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_1_8821C) << BIT_SHIFT_C2HEVT_MSG_1_8821C) +#define BITS_C2HEVT_MSG_1_8821C \ + (BIT_MASK_C2HEVT_MSG_1_8821C << BIT_SHIFT_C2HEVT_MSG_1_8821C) +#define BIT_CLEAR_C2HEVT_MSG_1_8821C(x) ((x) & (~BITS_C2HEVT_MSG_1_8821C)) +#define BIT_GET_C2HEVT_MSG_1_8821C(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_1_8821C) & BIT_MASK_C2HEVT_MSG_1_8821C) +#define BIT_SET_C2HEVT_MSG_1_8821C(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_1_8821C(x) | BIT_C2HEVT_MSG_1_8821C(v)) + +/* 2 REG_C2HEVT_2_8821C */ + +#define BIT_SHIFT_C2HEVT_MSG_2_8821C 0 +#define BIT_MASK_C2HEVT_MSG_2_8821C 0xffffffffL +#define BIT_C2HEVT_MSG_2_8821C(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_2_8821C) << BIT_SHIFT_C2HEVT_MSG_2_8821C) +#define BITS_C2HEVT_MSG_2_8821C \ + (BIT_MASK_C2HEVT_MSG_2_8821C << BIT_SHIFT_C2HEVT_MSG_2_8821C) +#define BIT_CLEAR_C2HEVT_MSG_2_8821C(x) ((x) & (~BITS_C2HEVT_MSG_2_8821C)) +#define BIT_GET_C2HEVT_MSG_2_8821C(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_2_8821C) & BIT_MASK_C2HEVT_MSG_2_8821C) +#define BIT_SET_C2HEVT_MSG_2_8821C(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_2_8821C(x) | BIT_C2HEVT_MSG_2_8821C(v)) + +/* 2 REG_C2HEVT_3_8821C */ + +#define BIT_SHIFT_C2HEVT_MSG_3_8821C 0 +#define BIT_MASK_C2HEVT_MSG_3_8821C 0xffffffffL +#define BIT_C2HEVT_MSG_3_8821C(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_3_8821C) << BIT_SHIFT_C2HEVT_MSG_3_8821C) +#define BITS_C2HEVT_MSG_3_8821C \ + (BIT_MASK_C2HEVT_MSG_3_8821C << BIT_SHIFT_C2HEVT_MSG_3_8821C) +#define BIT_CLEAR_C2HEVT_MSG_3_8821C(x) ((x) & (~BITS_C2HEVT_MSG_3_8821C)) +#define BIT_GET_C2HEVT_MSG_3_8821C(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_3_8821C) & BIT_MASK_C2HEVT_MSG_3_8821C) +#define BIT_SET_C2HEVT_MSG_3_8821C(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_3_8821C(x) | BIT_C2HEVT_MSG_3_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_SW_DEFINED_PAGE1_8821C */ + +#define BIT_SHIFT_SW_DEFINED_PAGE1_V1_8821C 0 +#define BIT_MASK_SW_DEFINED_PAGE1_V1_8821C 0xffffffffL +#define BIT_SW_DEFINED_PAGE1_V1_8821C(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1_8821C) \ + << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8821C) +#define BITS_SW_DEFINED_PAGE1_V1_8821C \ + (BIT_MASK_SW_DEFINED_PAGE1_V1_8821C \ + << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8821C) +#define BIT_CLEAR_SW_DEFINED_PAGE1_V1_8821C(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE1_V1_8821C)) +#define BIT_GET_SW_DEFINED_PAGE1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1_8821C) & \ + BIT_MASK_SW_DEFINED_PAGE1_V1_8821C) +#define BIT_SET_SW_DEFINED_PAGE1_V1_8821C(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE1_V1_8821C(x) | \ + BIT_SW_DEFINED_PAGE1_V1_8821C(v)) + +/* 2 REG_SW_DEFINED_PAGE2_8821C */ + +#define BIT_SHIFT_SW_DEFINED_PAGE2_8821C 0 +#define BIT_MASK_SW_DEFINED_PAGE2_8821C 0xffffffffL +#define BIT_SW_DEFINED_PAGE2_8821C(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE2_8821C) \ + << BIT_SHIFT_SW_DEFINED_PAGE2_8821C) +#define BITS_SW_DEFINED_PAGE2_8821C \ + (BIT_MASK_SW_DEFINED_PAGE2_8821C << BIT_SHIFT_SW_DEFINED_PAGE2_8821C) +#define BIT_CLEAR_SW_DEFINED_PAGE2_8821C(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE2_8821C)) +#define BIT_GET_SW_DEFINED_PAGE2_8821C(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2_8821C) & \ + BIT_MASK_SW_DEFINED_PAGE2_8821C) +#define BIT_SET_SW_DEFINED_PAGE2_8821C(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE2_8821C(x) | BIT_SW_DEFINED_PAGE2_8821C(v)) + +/* 2 REG_MCUTST_I_8821C */ + +#define BIT_SHIFT_MCUDMSG_I_8821C 0 +#define BIT_MASK_MCUDMSG_I_8821C 0xffffffffL +#define BIT_MCUDMSG_I_8821C(x) \ + (((x) & BIT_MASK_MCUDMSG_I_8821C) << BIT_SHIFT_MCUDMSG_I_8821C) +#define BITS_MCUDMSG_I_8821C \ + (BIT_MASK_MCUDMSG_I_8821C << BIT_SHIFT_MCUDMSG_I_8821C) +#define BIT_CLEAR_MCUDMSG_I_8821C(x) ((x) & (~BITS_MCUDMSG_I_8821C)) +#define BIT_GET_MCUDMSG_I_8821C(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_I_8821C) & BIT_MASK_MCUDMSG_I_8821C) +#define BIT_SET_MCUDMSG_I_8821C(x, v) \ + (BIT_CLEAR_MCUDMSG_I_8821C(x) | BIT_MCUDMSG_I_8821C(v)) + +/* 2 REG_MCUTST_II_8821C */ + +#define BIT_SHIFT_MCUDMSG_II_8821C 0 +#define BIT_MASK_MCUDMSG_II_8821C 0xffffffffL +#define BIT_MCUDMSG_II_8821C(x) \ + (((x) & BIT_MASK_MCUDMSG_II_8821C) << BIT_SHIFT_MCUDMSG_II_8821C) +#define BITS_MCUDMSG_II_8821C \ + (BIT_MASK_MCUDMSG_II_8821C << BIT_SHIFT_MCUDMSG_II_8821C) +#define BIT_CLEAR_MCUDMSG_II_8821C(x) ((x) & (~BITS_MCUDMSG_II_8821C)) +#define BIT_GET_MCUDMSG_II_8821C(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_II_8821C) & BIT_MASK_MCUDMSG_II_8821C) +#define BIT_SET_MCUDMSG_II_8821C(x, v) \ + (BIT_CLEAR_MCUDMSG_II_8821C(x) | BIT_MCUDMSG_II_8821C(v)) + +/* 2 REG_FMETHR_8821C */ +#define BIT_FMSG_INT_8821C BIT(31) + +#define BIT_SHIFT_FW_MSG_8821C 0 +#define BIT_MASK_FW_MSG_8821C 0xffffffffL +#define BIT_FW_MSG_8821C(x) \ + (((x) & BIT_MASK_FW_MSG_8821C) << BIT_SHIFT_FW_MSG_8821C) +#define BITS_FW_MSG_8821C (BIT_MASK_FW_MSG_8821C << BIT_SHIFT_FW_MSG_8821C) +#define BIT_CLEAR_FW_MSG_8821C(x) ((x) & (~BITS_FW_MSG_8821C)) +#define BIT_GET_FW_MSG_8821C(x) \ + (((x) >> BIT_SHIFT_FW_MSG_8821C) & BIT_MASK_FW_MSG_8821C) +#define BIT_SET_FW_MSG_8821C(x, v) \ + (BIT_CLEAR_FW_MSG_8821C(x) | BIT_FW_MSG_8821C(v)) + +/* 2 REG_HMETFR_8821C */ + +#define BIT_SHIFT_HRCV_MSG_8821C 24 +#define BIT_MASK_HRCV_MSG_8821C 0xff +#define BIT_HRCV_MSG_8821C(x) \ + (((x) & BIT_MASK_HRCV_MSG_8821C) << BIT_SHIFT_HRCV_MSG_8821C) +#define BITS_HRCV_MSG_8821C \ + (BIT_MASK_HRCV_MSG_8821C << BIT_SHIFT_HRCV_MSG_8821C) +#define BIT_CLEAR_HRCV_MSG_8821C(x) ((x) & (~BITS_HRCV_MSG_8821C)) +#define BIT_GET_HRCV_MSG_8821C(x) \ + (((x) >> BIT_SHIFT_HRCV_MSG_8821C) & BIT_MASK_HRCV_MSG_8821C) +#define BIT_SET_HRCV_MSG_8821C(x, v) \ + (BIT_CLEAR_HRCV_MSG_8821C(x) | BIT_HRCV_MSG_8821C(v)) + +#define BIT_INT_BOX3_8821C BIT(3) +#define BIT_INT_BOX2_8821C BIT(2) +#define BIT_INT_BOX1_8821C BIT(1) +#define BIT_INT_BOX0_8821C BIT(0) + +/* 2 REG_HMEBOX0_8821C */ + +#define BIT_SHIFT_HOST_MSG_0_8821C 0 +#define BIT_MASK_HOST_MSG_0_8821C 0xffffffffL +#define BIT_HOST_MSG_0_8821C(x) \ + (((x) & BIT_MASK_HOST_MSG_0_8821C) << BIT_SHIFT_HOST_MSG_0_8821C) +#define BITS_HOST_MSG_0_8821C \ + (BIT_MASK_HOST_MSG_0_8821C << BIT_SHIFT_HOST_MSG_0_8821C) +#define BIT_CLEAR_HOST_MSG_0_8821C(x) ((x) & (~BITS_HOST_MSG_0_8821C)) +#define BIT_GET_HOST_MSG_0_8821C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_0_8821C) & BIT_MASK_HOST_MSG_0_8821C) +#define BIT_SET_HOST_MSG_0_8821C(x, v) \ + (BIT_CLEAR_HOST_MSG_0_8821C(x) | BIT_HOST_MSG_0_8821C(v)) + +/* 2 REG_HMEBOX1_8821C */ + +#define BIT_SHIFT_HOST_MSG_1_8821C 0 +#define BIT_MASK_HOST_MSG_1_8821C 0xffffffffL +#define BIT_HOST_MSG_1_8821C(x) \ + (((x) & BIT_MASK_HOST_MSG_1_8821C) << BIT_SHIFT_HOST_MSG_1_8821C) +#define BITS_HOST_MSG_1_8821C \ + (BIT_MASK_HOST_MSG_1_8821C << BIT_SHIFT_HOST_MSG_1_8821C) +#define BIT_CLEAR_HOST_MSG_1_8821C(x) ((x) & (~BITS_HOST_MSG_1_8821C)) +#define BIT_GET_HOST_MSG_1_8821C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_1_8821C) & BIT_MASK_HOST_MSG_1_8821C) +#define BIT_SET_HOST_MSG_1_8821C(x, v) \ + (BIT_CLEAR_HOST_MSG_1_8821C(x) | BIT_HOST_MSG_1_8821C(v)) + +/* 2 REG_HMEBOX2_8821C */ + +#define BIT_SHIFT_HOST_MSG_2_8821C 0 +#define BIT_MASK_HOST_MSG_2_8821C 0xffffffffL +#define BIT_HOST_MSG_2_8821C(x) \ + (((x) & BIT_MASK_HOST_MSG_2_8821C) << BIT_SHIFT_HOST_MSG_2_8821C) +#define BITS_HOST_MSG_2_8821C \ + (BIT_MASK_HOST_MSG_2_8821C << BIT_SHIFT_HOST_MSG_2_8821C) +#define BIT_CLEAR_HOST_MSG_2_8821C(x) ((x) & (~BITS_HOST_MSG_2_8821C)) +#define BIT_GET_HOST_MSG_2_8821C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_2_8821C) & BIT_MASK_HOST_MSG_2_8821C) +#define BIT_SET_HOST_MSG_2_8821C(x, v) \ + (BIT_CLEAR_HOST_MSG_2_8821C(x) | BIT_HOST_MSG_2_8821C(v)) + +/* 2 REG_HMEBOX3_8821C */ + +#define BIT_SHIFT_HOST_MSG_3_8821C 0 +#define BIT_MASK_HOST_MSG_3_8821C 0xffffffffL +#define BIT_HOST_MSG_3_8821C(x) \ + (((x) & BIT_MASK_HOST_MSG_3_8821C) << BIT_SHIFT_HOST_MSG_3_8821C) +#define BITS_HOST_MSG_3_8821C \ + (BIT_MASK_HOST_MSG_3_8821C << BIT_SHIFT_HOST_MSG_3_8821C) +#define BIT_CLEAR_HOST_MSG_3_8821C(x) ((x) & (~BITS_HOST_MSG_3_8821C)) +#define BIT_GET_HOST_MSG_3_8821C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_3_8821C) & BIT_MASK_HOST_MSG_3_8821C) +#define BIT_SET_HOST_MSG_3_8821C(x, v) \ + (BIT_CLEAR_HOST_MSG_3_8821C(x) | BIT_HOST_MSG_3_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_BB_ACCESS_CTRL_8821C */ + +#define BIT_SHIFT_BB_WRITE_READ_8821C 30 +#define BIT_MASK_BB_WRITE_READ_8821C 0x3 +#define BIT_BB_WRITE_READ_8821C(x) \ + (((x) & BIT_MASK_BB_WRITE_READ_8821C) << BIT_SHIFT_BB_WRITE_READ_8821C) +#define BITS_BB_WRITE_READ_8821C \ + (BIT_MASK_BB_WRITE_READ_8821C << BIT_SHIFT_BB_WRITE_READ_8821C) +#define BIT_CLEAR_BB_WRITE_READ_8821C(x) ((x) & (~BITS_BB_WRITE_READ_8821C)) +#define BIT_GET_BB_WRITE_READ_8821C(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_READ_8821C) & BIT_MASK_BB_WRITE_READ_8821C) +#define BIT_SET_BB_WRITE_READ_8821C(x, v) \ + (BIT_CLEAR_BB_WRITE_READ_8821C(x) | BIT_BB_WRITE_READ_8821C(v)) + +#define BIT_SHIFT_BB_WRITE_EN_8821C 12 +#define BIT_MASK_BB_WRITE_EN_8821C 0xf +#define BIT_BB_WRITE_EN_8821C(x) \ + (((x) & BIT_MASK_BB_WRITE_EN_8821C) << BIT_SHIFT_BB_WRITE_EN_8821C) +#define BITS_BB_WRITE_EN_8821C \ + (BIT_MASK_BB_WRITE_EN_8821C << BIT_SHIFT_BB_WRITE_EN_8821C) +#define BIT_CLEAR_BB_WRITE_EN_8821C(x) ((x) & (~BITS_BB_WRITE_EN_8821C)) +#define BIT_GET_BB_WRITE_EN_8821C(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_EN_8821C) & BIT_MASK_BB_WRITE_EN_8821C) +#define BIT_SET_BB_WRITE_EN_8821C(x, v) \ + (BIT_CLEAR_BB_WRITE_EN_8821C(x) | BIT_BB_WRITE_EN_8821C(v)) + +#define BIT_SHIFT_BB_ADDR_8821C 2 +#define BIT_MASK_BB_ADDR_8821C 0x1ff +#define BIT_BB_ADDR_8821C(x) \ + (((x) & BIT_MASK_BB_ADDR_8821C) << BIT_SHIFT_BB_ADDR_8821C) +#define BITS_BB_ADDR_8821C (BIT_MASK_BB_ADDR_8821C << BIT_SHIFT_BB_ADDR_8821C) +#define BIT_CLEAR_BB_ADDR_8821C(x) ((x) & (~BITS_BB_ADDR_8821C)) +#define BIT_GET_BB_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_BB_ADDR_8821C) & BIT_MASK_BB_ADDR_8821C) +#define BIT_SET_BB_ADDR_8821C(x, v) \ + (BIT_CLEAR_BB_ADDR_8821C(x) | BIT_BB_ADDR_8821C(v)) + +#define BIT_BB_ERRACC_8821C BIT(0) + +/* 2 REG_BB_ACCESS_DATA_8821C */ + +#define BIT_SHIFT_BB_DATA_8821C 0 +#define BIT_MASK_BB_DATA_8821C 0xffffffffL +#define BIT_BB_DATA_8821C(x) \ + (((x) & BIT_MASK_BB_DATA_8821C) << BIT_SHIFT_BB_DATA_8821C) +#define BITS_BB_DATA_8821C (BIT_MASK_BB_DATA_8821C << BIT_SHIFT_BB_DATA_8821C) +#define BIT_CLEAR_BB_DATA_8821C(x) ((x) & (~BITS_BB_DATA_8821C)) +#define BIT_GET_BB_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_BB_DATA_8821C) & BIT_MASK_BB_DATA_8821C) +#define BIT_SET_BB_DATA_8821C(x, v) \ + (BIT_CLEAR_BB_DATA_8821C(x) | BIT_BB_DATA_8821C(v)) + +/* 2 REG_HMEBOX_E0_8821C */ + +#define BIT_SHIFT_HMEBOX_E0_8821C 0 +#define BIT_MASK_HMEBOX_E0_8821C 0xffffffffL +#define BIT_HMEBOX_E0_8821C(x) \ + (((x) & BIT_MASK_HMEBOX_E0_8821C) << BIT_SHIFT_HMEBOX_E0_8821C) +#define BITS_HMEBOX_E0_8821C \ + (BIT_MASK_HMEBOX_E0_8821C << BIT_SHIFT_HMEBOX_E0_8821C) +#define BIT_CLEAR_HMEBOX_E0_8821C(x) ((x) & (~BITS_HMEBOX_E0_8821C)) +#define BIT_GET_HMEBOX_E0_8821C(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E0_8821C) & BIT_MASK_HMEBOX_E0_8821C) +#define BIT_SET_HMEBOX_E0_8821C(x, v) \ + (BIT_CLEAR_HMEBOX_E0_8821C(x) | BIT_HMEBOX_E0_8821C(v)) + +/* 2 REG_HMEBOX_E1_8821C */ + +#define BIT_SHIFT_HMEBOX_E1_8821C 0 +#define BIT_MASK_HMEBOX_E1_8821C 0xffffffffL +#define BIT_HMEBOX_E1_8821C(x) \ + (((x) & BIT_MASK_HMEBOX_E1_8821C) << BIT_SHIFT_HMEBOX_E1_8821C) +#define BITS_HMEBOX_E1_8821C \ + (BIT_MASK_HMEBOX_E1_8821C << BIT_SHIFT_HMEBOX_E1_8821C) +#define BIT_CLEAR_HMEBOX_E1_8821C(x) ((x) & (~BITS_HMEBOX_E1_8821C)) +#define BIT_GET_HMEBOX_E1_8821C(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E1_8821C) & BIT_MASK_HMEBOX_E1_8821C) +#define BIT_SET_HMEBOX_E1_8821C(x, v) \ + (BIT_CLEAR_HMEBOX_E1_8821C(x) | BIT_HMEBOX_E1_8821C(v)) + +/* 2 REG_HMEBOX_E2_8821C */ + +#define BIT_SHIFT_HMEBOX_E2_8821C 0 +#define BIT_MASK_HMEBOX_E2_8821C 0xffffffffL +#define BIT_HMEBOX_E2_8821C(x) \ + (((x) & BIT_MASK_HMEBOX_E2_8821C) << BIT_SHIFT_HMEBOX_E2_8821C) +#define BITS_HMEBOX_E2_8821C \ + (BIT_MASK_HMEBOX_E2_8821C << BIT_SHIFT_HMEBOX_E2_8821C) +#define BIT_CLEAR_HMEBOX_E2_8821C(x) ((x) & (~BITS_HMEBOX_E2_8821C)) +#define BIT_GET_HMEBOX_E2_8821C(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E2_8821C) & BIT_MASK_HMEBOX_E2_8821C) +#define BIT_SET_HMEBOX_E2_8821C(x, v) \ + (BIT_CLEAR_HMEBOX_E2_8821C(x) | BIT_HMEBOX_E2_8821C(v)) + +/* 2 REG_HMEBOX_E3_8821C */ + +#define BIT_SHIFT_HMEBOX_E3_8821C 0 +#define BIT_MASK_HMEBOX_E3_8821C 0xffffffffL +#define BIT_HMEBOX_E3_8821C(x) \ + (((x) & BIT_MASK_HMEBOX_E3_8821C) << BIT_SHIFT_HMEBOX_E3_8821C) +#define BITS_HMEBOX_E3_8821C \ + (BIT_MASK_HMEBOX_E3_8821C << BIT_SHIFT_HMEBOX_E3_8821C) +#define BIT_CLEAR_HMEBOX_E3_8821C(x) ((x) & (~BITS_HMEBOX_E3_8821C)) +#define BIT_GET_HMEBOX_E3_8821C(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E3_8821C) & BIT_MASK_HMEBOX_E3_8821C) +#define BIT_SET_HMEBOX_E3_8821C(x, v) \ + (BIT_CLEAR_HMEBOX_E3_8821C(x) | BIT_HMEBOX_E3_8821C(v)) + +/* 2 REG_CR_EXT_8821C */ + +#define BIT_SHIFT_PHY_REQ_DELAY_8821C 24 +#define BIT_MASK_PHY_REQ_DELAY_8821C 0xf +#define BIT_PHY_REQ_DELAY_8821C(x) \ + (((x) & BIT_MASK_PHY_REQ_DELAY_8821C) << BIT_SHIFT_PHY_REQ_DELAY_8821C) +#define BITS_PHY_REQ_DELAY_8821C \ + (BIT_MASK_PHY_REQ_DELAY_8821C << BIT_SHIFT_PHY_REQ_DELAY_8821C) +#define BIT_CLEAR_PHY_REQ_DELAY_8821C(x) ((x) & (~BITS_PHY_REQ_DELAY_8821C)) +#define BIT_GET_PHY_REQ_DELAY_8821C(x) \ + (((x) >> BIT_SHIFT_PHY_REQ_DELAY_8821C) & BIT_MASK_PHY_REQ_DELAY_8821C) +#define BIT_SET_PHY_REQ_DELAY_8821C(x, v) \ + (BIT_CLEAR_PHY_REQ_DELAY_8821C(x) | BIT_PHY_REQ_DELAY_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ +#define BIT_SPD_DOWN_8821C BIT(16) + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_NETYPE4_8821C 4 +#define BIT_MASK_NETYPE4_8821C 0x3 +#define BIT_NETYPE4_8821C(x) \ + (((x) & BIT_MASK_NETYPE4_8821C) << BIT_SHIFT_NETYPE4_8821C) +#define BITS_NETYPE4_8821C (BIT_MASK_NETYPE4_8821C << BIT_SHIFT_NETYPE4_8821C) +#define BIT_CLEAR_NETYPE4_8821C(x) ((x) & (~BITS_NETYPE4_8821C)) +#define BIT_GET_NETYPE4_8821C(x) \ + (((x) >> BIT_SHIFT_NETYPE4_8821C) & BIT_MASK_NETYPE4_8821C) +#define BIT_SET_NETYPE4_8821C(x, v) \ + (BIT_CLEAR_NETYPE4_8821C(x) | BIT_NETYPE4_8821C(v)) + +#define BIT_SHIFT_NETYPE3_8821C 2 +#define BIT_MASK_NETYPE3_8821C 0x3 +#define BIT_NETYPE3_8821C(x) \ + (((x) & BIT_MASK_NETYPE3_8821C) << BIT_SHIFT_NETYPE3_8821C) +#define BITS_NETYPE3_8821C (BIT_MASK_NETYPE3_8821C << BIT_SHIFT_NETYPE3_8821C) +#define BIT_CLEAR_NETYPE3_8821C(x) ((x) & (~BITS_NETYPE3_8821C)) +#define BIT_GET_NETYPE3_8821C(x) \ + (((x) >> BIT_SHIFT_NETYPE3_8821C) & BIT_MASK_NETYPE3_8821C) +#define BIT_SET_NETYPE3_8821C(x, v) \ + (BIT_CLEAR_NETYPE3_8821C(x) | BIT_NETYPE3_8821C(v)) + +#define BIT_SHIFT_NETYPE2_8821C 0 +#define BIT_MASK_NETYPE2_8821C 0x3 +#define BIT_NETYPE2_8821C(x) \ + (((x) & BIT_MASK_NETYPE2_8821C) << BIT_SHIFT_NETYPE2_8821C) +#define BITS_NETYPE2_8821C (BIT_MASK_NETYPE2_8821C << BIT_SHIFT_NETYPE2_8821C) +#define BIT_CLEAR_NETYPE2_8821C(x) ((x) & (~BITS_NETYPE2_8821C)) +#define BIT_GET_NETYPE2_8821C(x) \ + (((x) >> BIT_SHIFT_NETYPE2_8821C) & BIT_MASK_NETYPE2_8821C) +#define BIT_SET_NETYPE2_8821C(x, v) \ + (BIT_CLEAR_NETYPE2_8821C(x) | BIT_NETYPE2_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_FWFF_8821C */ + +#define BIT_SHIFT_PKTNUM_TH_V1_8821C 24 +#define BIT_MASK_PKTNUM_TH_V1_8821C 0xff +#define BIT_PKTNUM_TH_V1_8821C(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V1_8821C) << BIT_SHIFT_PKTNUM_TH_V1_8821C) +#define BITS_PKTNUM_TH_V1_8821C \ + (BIT_MASK_PKTNUM_TH_V1_8821C << BIT_SHIFT_PKTNUM_TH_V1_8821C) +#define BIT_CLEAR_PKTNUM_TH_V1_8821C(x) ((x) & (~BITS_PKTNUM_TH_V1_8821C)) +#define BIT_GET_PKTNUM_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V1_8821C) & BIT_MASK_PKTNUM_TH_V1_8821C) +#define BIT_SET_PKTNUM_TH_V1_8821C(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V1_8821C(x) | BIT_PKTNUM_TH_V1_8821C(v)) + +#define BIT_SHIFT_TIMER_TH_8821C 16 +#define BIT_MASK_TIMER_TH_8821C 0xff +#define BIT_TIMER_TH_8821C(x) \ + (((x) & BIT_MASK_TIMER_TH_8821C) << BIT_SHIFT_TIMER_TH_8821C) +#define BITS_TIMER_TH_8821C \ + (BIT_MASK_TIMER_TH_8821C << BIT_SHIFT_TIMER_TH_8821C) +#define BIT_CLEAR_TIMER_TH_8821C(x) ((x) & (~BITS_TIMER_TH_8821C)) +#define BIT_GET_TIMER_TH_8821C(x) \ + (((x) >> BIT_SHIFT_TIMER_TH_8821C) & BIT_MASK_TIMER_TH_8821C) +#define BIT_SET_TIMER_TH_8821C(x, v) \ + (BIT_CLEAR_TIMER_TH_8821C(x) | BIT_TIMER_TH_8821C(v)) + +#define BIT_SHIFT_RXPKT1ENADDR_8821C 0 +#define BIT_MASK_RXPKT1ENADDR_8821C 0xffff +#define BIT_RXPKT1ENADDR_8821C(x) \ + (((x) & BIT_MASK_RXPKT1ENADDR_8821C) << BIT_SHIFT_RXPKT1ENADDR_8821C) +#define BITS_RXPKT1ENADDR_8821C \ + (BIT_MASK_RXPKT1ENADDR_8821C << BIT_SHIFT_RXPKT1ENADDR_8821C) +#define BIT_CLEAR_RXPKT1ENADDR_8821C(x) ((x) & (~BITS_RXPKT1ENADDR_8821C)) +#define BIT_GET_RXPKT1ENADDR_8821C(x) \ + (((x) >> BIT_SHIFT_RXPKT1ENADDR_8821C) & BIT_MASK_RXPKT1ENADDR_8821C) +#define BIT_SET_RXPKT1ENADDR_8821C(x, v) \ + (BIT_CLEAR_RXPKT1ENADDR_8821C(x) | BIT_RXPKT1ENADDR_8821C(v)) + +/* 2 REG_RXFF_PTR_V1_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_RXFF0_RDPTR_V2_8821C 0 +#define BIT_MASK_RXFF0_RDPTR_V2_8821C 0x3ffff +#define BIT_RXFF0_RDPTR_V2_8821C(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR_V2_8821C) \ + << BIT_SHIFT_RXFF0_RDPTR_V2_8821C) +#define BITS_RXFF0_RDPTR_V2_8821C \ + (BIT_MASK_RXFF0_RDPTR_V2_8821C << BIT_SHIFT_RXFF0_RDPTR_V2_8821C) +#define BIT_CLEAR_RXFF0_RDPTR_V2_8821C(x) ((x) & (~BITS_RXFF0_RDPTR_V2_8821C)) +#define BIT_GET_RXFF0_RDPTR_V2_8821C(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2_8821C) & \ + BIT_MASK_RXFF0_RDPTR_V2_8821C) +#define BIT_SET_RXFF0_RDPTR_V2_8821C(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR_V2_8821C(x) | BIT_RXFF0_RDPTR_V2_8821C(v)) + +/* 2 REG_RXFF_WTR_V1_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_RXFF0_WTPTR_V2_8821C 0 +#define BIT_MASK_RXFF0_WTPTR_V2_8821C 0x3ffff +#define BIT_RXFF0_WTPTR_V2_8821C(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR_V2_8821C) \ + << BIT_SHIFT_RXFF0_WTPTR_V2_8821C) +#define BITS_RXFF0_WTPTR_V2_8821C \ + (BIT_MASK_RXFF0_WTPTR_V2_8821C << BIT_SHIFT_RXFF0_WTPTR_V2_8821C) +#define BIT_CLEAR_RXFF0_WTPTR_V2_8821C(x) ((x) & (~BITS_RXFF0_WTPTR_V2_8821C)) +#define BIT_GET_RXFF0_WTPTR_V2_8821C(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2_8821C) & \ + BIT_MASK_RXFF0_WTPTR_V2_8821C) +#define BIT_SET_RXFF0_WTPTR_V2_8821C(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR_V2_8821C(x) | BIT_RXFF0_WTPTR_V2_8821C(v)) + +/* 2 REG_FE2IMR_8821C */ +#define BIT__FE4ISR__IND_MSK_8821C BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_EN_8821C BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_EN_8821C BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_EN_8821C BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_EN_8821C BIT(25) +#define BIT_FS_TXSC_VODONE_INT_EN_8821C BIT(24) +#define BIT_FS_ATIM_MB7_INT_EN_8821C BIT(23) +#define BIT_FS_ATIM_MB6_INT_EN_8821C BIT(22) +#define BIT_FS_ATIM_MB5_INT_EN_8821C BIT(21) +#define BIT_FS_ATIM_MB4_INT_EN_8821C BIT(20) +#define BIT_FS_ATIM_MB3_INT_EN_8821C BIT(19) +#define BIT_FS_ATIM_MB2_INT_EN_8821C BIT(18) +#define BIT_FS_ATIM_MB1_INT_EN_8821C BIT(17) +#define BIT_FS_ATIM_MB0_INT_EN_8821C BIT(16) +#define BIT_FS_TBTT4INT_EN_8821C BIT(11) +#define BIT_FS_TBTT3INT_EN_8821C BIT(10) +#define BIT_FS_TBTT2INT_EN_8821C BIT(9) +#define BIT_FS_TBTT1INT_EN_8821C BIT(8) +#define BIT_FS_TBTT0_MB7INT_EN_8821C BIT(7) +#define BIT_FS_TBTT0_MB6INT_EN_8821C BIT(6) +#define BIT_FS_TBTT0_MB5INT_EN_8821C BIT(5) +#define BIT_FS_TBTT0_MB4INT_EN_8821C BIT(4) +#define BIT_FS_TBTT0_MB3INT_EN_8821C BIT(3) +#define BIT_FS_TBTT0_MB2INT_EN_8821C BIT(2) +#define BIT_FS_TBTT0_MB1INT_EN_8821C BIT(1) +#define BIT_FS_TBTT0_INT_EN_8821C BIT(0) + +/* 2 REG_FE2ISR_8821C */ +#define BIT__FE4ISR__IND_INT_8821C BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_8821C BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_8821C BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_8821C BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_8821C BIT(25) +#define BIT_FS_TXSC_VODONE_INT_8821C BIT(24) +#define BIT_FS_ATIM_MB7_INT_8821C BIT(23) +#define BIT_FS_ATIM_MB6_INT_8821C BIT(22) +#define BIT_FS_ATIM_MB5_INT_8821C BIT(21) +#define BIT_FS_ATIM_MB4_INT_8821C BIT(20) +#define BIT_FS_ATIM_MB3_INT_8821C BIT(19) +#define BIT_FS_ATIM_MB2_INT_8821C BIT(18) +#define BIT_FS_ATIM_MB1_INT_8821C BIT(17) +#define BIT_FS_ATIM_MB0_INT_8821C BIT(16) +#define BIT_FS_TBTT4INT_8821C BIT(11) +#define BIT_FS_TBTT3INT_8821C BIT(10) +#define BIT_FS_TBTT2INT_8821C BIT(9) +#define BIT_FS_TBTT1INT_8821C BIT(8) +#define BIT_FS_TBTT0_MB7INT_8821C BIT(7) +#define BIT_FS_TBTT0_MB6INT_8821C BIT(6) +#define BIT_FS_TBTT0_MB5INT_8821C BIT(5) +#define BIT_FS_TBTT0_MB4INT_8821C BIT(4) +#define BIT_FS_TBTT0_MB3INT_8821C BIT(3) +#define BIT_FS_TBTT0_MB2INT_8821C BIT(2) +#define BIT_FS_TBTT0_MB1INT_8821C BIT(1) +#define BIT_FS_TBTT0_INT_8821C BIT(0) + +/* 2 REG_FE3IMR_8821C */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN_8821C BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN_8821C BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN_8821C BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN_8821C BIT(28) +#define BIT_FS_BCNDMA4_INT_EN_8821C BIT(27) +#define BIT_FS_BCNDMA3_INT_EN_8821C BIT(26) +#define BIT_FS_BCNDMA2_INT_EN_8821C BIT(25) +#define BIT_FS_BCNDMA1_INT_EN_8821C BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_EN_8821C BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_EN_8821C BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_EN_8821C BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_EN_8821C BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_EN_8821C BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_EN_8821C BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_EN_8821C BIT(17) +#define BIT_FS_BCNDMA0_INT_EN_8821C BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT__EN_8821C BIT(15) +#define BIT_FS_BCNERLY4_INT_EN_8821C BIT(11) +#define BIT_FS_BCNERLY3_INT_EN_8821C BIT(10) +#define BIT_FS_BCNERLY2_INT_EN_8821C BIT(9) +#define BIT_FS_BCNERLY1_INT_EN_8821C BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_EN_8821C BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_EN_8821C BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_EN_8821C BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_EN_8821C BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_EN_8821C BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_EN_8821C BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_EN_8821C BIT(1) +#define BIT_FS_BCNERLY0_INT_EN_8821C BIT(0) + +/* 2 REG_FE3ISR_8821C */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT_8821C BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT_8821C BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT_8821C BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT_8821C BIT(28) +#define BIT_FS_BCNDMA4_INT_8821C BIT(27) +#define BIT_FS_BCNDMA3_INT_8821C BIT(26) +#define BIT_FS_BCNDMA2_INT_8821C BIT(25) +#define BIT_FS_BCNDMA1_INT_8821C BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_8821C BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_8821C BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_8821C BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_8821C BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_8821C BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_8821C BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_8821C BIT(17) +#define BIT_FS_BCNDMA0_INT_8821C BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT_8821C BIT(15) +#define BIT_FS_BCNERLY4_INT_8821C BIT(11) +#define BIT_FS_BCNERLY3_INT_8821C BIT(10) +#define BIT_FS_BCNERLY2_INT_8821C BIT(9) +#define BIT_FS_BCNERLY1_INT_8821C BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_8821C BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_8821C BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_8821C BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_8821C BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_8821C BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_8821C BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_8821C BIT(1) +#define BIT_FS_BCNERLY0_INT_8821C BIT(0) + +/* 2 REG_FE4IMR_8821C */ +#define BIT_FS_CLI3_TXPKTIN_INT_EN_8821C BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_EN_8821C BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_EN_8821C BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_EN_8821C BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_EN_8821C BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_EN_8821C BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_EN_8821C BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_EN_8821C BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_EN_8821C BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_EN_8821C BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_EN_8821C BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_EN_8821C BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_EN_8821C BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_EN_8821C BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_EN_8821C BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_EN_8821C BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_EN_8821C BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_EN_8821C BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_EN_8821C BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_EN_8821C BIT(0) + +/* 2 REG_FE4ISR_8821C */ +#define BIT_FS_CLI3_TXPKTIN_INT_8821C BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_8821C BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_8821C BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_8821C BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_8821C BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_8821C BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_8821C BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_8821C BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_8821C BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_8821C BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_8821C BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_8821C BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_8821C BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_8821C BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_8821C BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_8821C BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_8821C BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_8821C BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_8821C BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_8821C BIT(0) + +/* 2 REG_FT1IMR_8821C */ +#define BIT__FT2ISR__IND_MSK_8821C BIT(30) +#define BIT_FTM_PTT_INT_EN_8821C BIT(29) +#define BIT_RXFTMREQ_INT_EN_8821C BIT(28) +#define BIT_RXFTM_INT_EN_8821C BIT(27) +#define BIT_TXFTM_INT_EN_8821C BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_EN_8821C BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_EN_8821C BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_EN_8821C BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_EN_8821C BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_EN_8821C BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_EN_8821C BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_EN_8821C BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_EN_8821C BIT(18) +#define BIT_FS_CTWEND2_INT_EN_8821C BIT(17) +#define BIT_FS_CTWEND1_INT_EN_8821C BIT(16) +#define BIT_FS_CTWEND0_INT_EN_8821C BIT(15) +#define BIT_FS_TX_NULL1_INT_EN_8821C BIT(14) +#define BIT_FS_TX_NULL0_INT_EN_8821C BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_EN_8821C BIT(12) +#define BIT_FS_P2P_RFON2_INT_EN_8821C BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_EN_8821C BIT(10) +#define BIT_FS_P2P_RFON1_INT_EN_8821C BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_EN_8821C BIT(8) +#define BIT_FS_P2P_RFON0_INT_EN_8821C BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_EN_8821C BIT(6) +#define BIT_FS_RX_UAPSDMD1_EN_8821C BIT(5) +#define BIT_FS_RX_UAPSDMD0_EN_8821C BIT(4) +#define BIT_FS_TRIGGER_PKT_EN_8821C BIT(3) +#define BIT_FS_EOSP_INT_EN_8821C BIT(2) +#define BIT_FS_RPWM2_INT_EN_8821C BIT(1) +#define BIT_FS_RPWM_INT_EN_8821C BIT(0) + +/* 2 REG_FT1ISR_8821C */ +#define BIT__FT2ISR__IND_INT_8821C BIT(30) +#define BIT_FTM_PTT_INT_8821C BIT(29) +#define BIT_RXFTMREQ_INT_8821C BIT(28) +#define BIT_RXFTM_INT_8821C BIT(27) +#define BIT_TXFTM_INT_8821C BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_8821C BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_8821C BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_8821C BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_8821C BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_8821C BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_8821C BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_8821C BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_8821C BIT(18) +#define BIT_FS_CTWEND2_INT_8821C BIT(17) +#define BIT_FS_CTWEND1_INT_8821C BIT(16) +#define BIT_FS_CTWEND0_INT_8821C BIT(15) +#define BIT_FS_TX_NULL1_INT_8821C BIT(14) +#define BIT_FS_TX_NULL0_INT_8821C BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_INT_8821C BIT(12) +#define BIT_FS_P2P_RFON2_INT_8821C BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_8821C BIT(10) +#define BIT_FS_P2P_RFON1_INT_8821C BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_8821C BIT(8) +#define BIT_FS_P2P_RFON0_INT_8821C BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_8821C BIT(6) +#define BIT_FS_RX_UAPSDMD1_INT_8821C BIT(5) +#define BIT_FS_RX_UAPSDMD0_INT_8821C BIT(4) +#define BIT_FS_TRIGGER_PKT_INT_8821C BIT(3) +#define BIT_FS_EOSP_INT_8821C BIT(2) +#define BIT_FS_RPWM2_INT_8821C BIT(1) +#define BIT_FS_RPWM_INT_8821C BIT(0) + +/* 2 REG_SPWR0_8821C */ + +#define BIT_SHIFT_MID_31TO0_8821C 0 +#define BIT_MASK_MID_31TO0_8821C 0xffffffffL +#define BIT_MID_31TO0_8821C(x) \ + (((x) & BIT_MASK_MID_31TO0_8821C) << BIT_SHIFT_MID_31TO0_8821C) +#define BITS_MID_31TO0_8821C \ + (BIT_MASK_MID_31TO0_8821C << BIT_SHIFT_MID_31TO0_8821C) +#define BIT_CLEAR_MID_31TO0_8821C(x) ((x) & (~BITS_MID_31TO0_8821C)) +#define BIT_GET_MID_31TO0_8821C(x) \ + (((x) >> BIT_SHIFT_MID_31TO0_8821C) & BIT_MASK_MID_31TO0_8821C) +#define BIT_SET_MID_31TO0_8821C(x, v) \ + (BIT_CLEAR_MID_31TO0_8821C(x) | BIT_MID_31TO0_8821C(v)) + +/* 2 REG_SPWR1_8821C */ + +#define BIT_SHIFT_MID_63TO32_8821C 0 +#define BIT_MASK_MID_63TO32_8821C 0xffffffffL +#define BIT_MID_63TO32_8821C(x) \ + (((x) & BIT_MASK_MID_63TO32_8821C) << BIT_SHIFT_MID_63TO32_8821C) +#define BITS_MID_63TO32_8821C \ + (BIT_MASK_MID_63TO32_8821C << BIT_SHIFT_MID_63TO32_8821C) +#define BIT_CLEAR_MID_63TO32_8821C(x) ((x) & (~BITS_MID_63TO32_8821C)) +#define BIT_GET_MID_63TO32_8821C(x) \ + (((x) >> BIT_SHIFT_MID_63TO32_8821C) & BIT_MASK_MID_63TO32_8821C) +#define BIT_SET_MID_63TO32_8821C(x, v) \ + (BIT_CLEAR_MID_63TO32_8821C(x) | BIT_MID_63TO32_8821C(v)) + +/* 2 REG_SPWR2_8821C */ + +#define BIT_SHIFT_MID_95O64_8821C 0 +#define BIT_MASK_MID_95O64_8821C 0xffffffffL +#define BIT_MID_95O64_8821C(x) \ + (((x) & BIT_MASK_MID_95O64_8821C) << BIT_SHIFT_MID_95O64_8821C) +#define BITS_MID_95O64_8821C \ + (BIT_MASK_MID_95O64_8821C << BIT_SHIFT_MID_95O64_8821C) +#define BIT_CLEAR_MID_95O64_8821C(x) ((x) & (~BITS_MID_95O64_8821C)) +#define BIT_GET_MID_95O64_8821C(x) \ + (((x) >> BIT_SHIFT_MID_95O64_8821C) & BIT_MASK_MID_95O64_8821C) +#define BIT_SET_MID_95O64_8821C(x, v) \ + (BIT_CLEAR_MID_95O64_8821C(x) | BIT_MID_95O64_8821C(v)) + +/* 2 REG_SPWR3_8821C */ + +#define BIT_SHIFT_MID_127TO96_8821C 0 +#define BIT_MASK_MID_127TO96_8821C 0xffffffffL +#define BIT_MID_127TO96_8821C(x) \ + (((x) & BIT_MASK_MID_127TO96_8821C) << BIT_SHIFT_MID_127TO96_8821C) +#define BITS_MID_127TO96_8821C \ + (BIT_MASK_MID_127TO96_8821C << BIT_SHIFT_MID_127TO96_8821C) +#define BIT_CLEAR_MID_127TO96_8821C(x) ((x) & (~BITS_MID_127TO96_8821C)) +#define BIT_GET_MID_127TO96_8821C(x) \ + (((x) >> BIT_SHIFT_MID_127TO96_8821C) & BIT_MASK_MID_127TO96_8821C) +#define BIT_SET_MID_127TO96_8821C(x, v) \ + (BIT_CLEAR_MID_127TO96_8821C(x) | BIT_MID_127TO96_8821C(v)) + +/* 2 REG_POWSEQ_8821C */ + +#define BIT_SHIFT_SEQNUM_MID_8821C 16 +#define BIT_MASK_SEQNUM_MID_8821C 0xffff +#define BIT_SEQNUM_MID_8821C(x) \ + (((x) & BIT_MASK_SEQNUM_MID_8821C) << BIT_SHIFT_SEQNUM_MID_8821C) +#define BITS_SEQNUM_MID_8821C \ + (BIT_MASK_SEQNUM_MID_8821C << BIT_SHIFT_SEQNUM_MID_8821C) +#define BIT_CLEAR_SEQNUM_MID_8821C(x) ((x) & (~BITS_SEQNUM_MID_8821C)) +#define BIT_GET_SEQNUM_MID_8821C(x) \ + (((x) >> BIT_SHIFT_SEQNUM_MID_8821C) & BIT_MASK_SEQNUM_MID_8821C) +#define BIT_SET_SEQNUM_MID_8821C(x, v) \ + (BIT_CLEAR_SEQNUM_MID_8821C(x) | BIT_SEQNUM_MID_8821C(v)) + +#define BIT_SHIFT_REF_MID_8821C 0 +#define BIT_MASK_REF_MID_8821C 0x7f +#define BIT_REF_MID_8821C(x) \ + (((x) & BIT_MASK_REF_MID_8821C) << BIT_SHIFT_REF_MID_8821C) +#define BITS_REF_MID_8821C (BIT_MASK_REF_MID_8821C << BIT_SHIFT_REF_MID_8821C) +#define BIT_CLEAR_REF_MID_8821C(x) ((x) & (~BITS_REF_MID_8821C)) +#define BIT_GET_REF_MID_8821C(x) \ + (((x) >> BIT_SHIFT_REF_MID_8821C) & BIT_MASK_REF_MID_8821C) +#define BIT_SET_REF_MID_8821C(x, v) \ + (BIT_CLEAR_REF_MID_8821C(x) | BIT_REF_MID_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_TC7_CTRL_V1_8821C */ +#define BIT_TC7INT_EN_8821C BIT(26) +#define BIT_TC7MODE_8821C BIT(25) +#define BIT_TC7EN_8821C BIT(24) + +#define BIT_SHIFT_TC7DATA_8821C 0 +#define BIT_MASK_TC7DATA_8821C 0xffffff +#define BIT_TC7DATA_8821C(x) \ + (((x) & BIT_MASK_TC7DATA_8821C) << BIT_SHIFT_TC7DATA_8821C) +#define BITS_TC7DATA_8821C (BIT_MASK_TC7DATA_8821C << BIT_SHIFT_TC7DATA_8821C) +#define BIT_CLEAR_TC7DATA_8821C(x) ((x) & (~BITS_TC7DATA_8821C)) +#define BIT_GET_TC7DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC7DATA_8821C) & BIT_MASK_TC7DATA_8821C) +#define BIT_SET_TC7DATA_8821C(x, v) \ + (BIT_CLEAR_TC7DATA_8821C(x) | BIT_TC7DATA_8821C(v)) + +/* 2 REG_TC8_CTRL_V1_8821C */ +#define BIT_TC8INT_EN_8821C BIT(26) +#define BIT_TC8MODE_8821C BIT(25) +#define BIT_TC8EN_8821C BIT(24) + +#define BIT_SHIFT_TC8DATA_8821C 0 +#define BIT_MASK_TC8DATA_8821C 0xffffff +#define BIT_TC8DATA_8821C(x) \ + (((x) & BIT_MASK_TC8DATA_8821C) << BIT_SHIFT_TC8DATA_8821C) +#define BITS_TC8DATA_8821C (BIT_MASK_TC8DATA_8821C << BIT_SHIFT_TC8DATA_8821C) +#define BIT_CLEAR_TC8DATA_8821C(x) ((x) & (~BITS_TC8DATA_8821C)) +#define BIT_GET_TC8DATA_8821C(x) \ + (((x) >> BIT_SHIFT_TC8DATA_8821C) & BIT_MASK_TC8DATA_8821C) +#define BIT_SET_TC8DATA_8821C(x, v) \ + (BIT_CLEAR_TC8DATA_8821C(x) | BIT_TC8DATA_8821C(v)) + +/* 2 REG_RX_BCN_TBTT_ITVL0_8821C */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8821C 24 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8821C 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8821C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8821C) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT2_8821C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8821C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8821C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT2_8821C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8821C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8821C) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT2_8821C(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8821C 16 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8821C 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8821C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8821C) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT1_8821C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8821C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8821C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT1_8821C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8821C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8821C) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT1_8821C(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8821C 8 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8821C 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8821C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8821C) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT0_8821C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8821C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8821C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT0_8821C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8821C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8821C) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT0_8821C(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8821C 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8821C 0xff +#define BIT_RX_BCN_TBTT_ITVL_PORT0_8821C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8821C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8821C) +#define BITS_RX_BCN_TBTT_ITVL_PORT0_8821C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8821C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8821C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8821C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_PORT0_8821C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_PORT0_8821C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8821C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8821C) +#define BIT_SET_RX_BCN_TBTT_ITVL_PORT0_8821C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8821C(x) | \ + BIT_RX_BCN_TBTT_ITVL_PORT0_8821C(v)) + +/* 2 REG_RX_BCN_TBTT_ITVL1_8821C */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8821C 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8821C 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8821C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8821C) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT3_8821C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8821C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8821C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT3_8821C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8821C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8821C) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT3_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_IO_WRAP_ERR_FLAG_8821C */ +#define BIT_IO_WRAP_ERR_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_SPEED_SENSOR_8821C */ +#define BIT_DSS_1_RST_N_8821C BIT(31) +#define BIT_DSS_1_SPEED_EN_8821C BIT(30) +#define BIT_DSS_1_WIRE_SEL_8821C BIT(29) +#define BIT_DSS_ENCLK_8821C BIT(28) + +#define BIT_SHIFT_DSS_1_RO_SEL_8821C 24 +#define BIT_MASK_DSS_1_RO_SEL_8821C 0x7 +#define BIT_DSS_1_RO_SEL_8821C(x) \ + (((x) & BIT_MASK_DSS_1_RO_SEL_8821C) << BIT_SHIFT_DSS_1_RO_SEL_8821C) +#define BITS_DSS_1_RO_SEL_8821C \ + (BIT_MASK_DSS_1_RO_SEL_8821C << BIT_SHIFT_DSS_1_RO_SEL_8821C) +#define BIT_CLEAR_DSS_1_RO_SEL_8821C(x) ((x) & (~BITS_DSS_1_RO_SEL_8821C)) +#define BIT_GET_DSS_1_RO_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_1_RO_SEL_8821C) & BIT_MASK_DSS_1_RO_SEL_8821C) +#define BIT_SET_DSS_1_RO_SEL_8821C(x, v) \ + (BIT_CLEAR_DSS_1_RO_SEL_8821C(x) | BIT_DSS_1_RO_SEL_8821C(v)) + +#define BIT_SHIFT_DSS_1_DATA_IN_8821C 0 +#define BIT_MASK_DSS_1_DATA_IN_8821C 0xfffff +#define BIT_DSS_1_DATA_IN_8821C(x) \ + (((x) & BIT_MASK_DSS_1_DATA_IN_8821C) << BIT_SHIFT_DSS_1_DATA_IN_8821C) +#define BITS_DSS_1_DATA_IN_8821C \ + (BIT_MASK_DSS_1_DATA_IN_8821C << BIT_SHIFT_DSS_1_DATA_IN_8821C) +#define BIT_CLEAR_DSS_1_DATA_IN_8821C(x) ((x) & (~BITS_DSS_1_DATA_IN_8821C)) +#define BIT_GET_DSS_1_DATA_IN_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_1_DATA_IN_8821C) & BIT_MASK_DSS_1_DATA_IN_8821C) +#define BIT_SET_DSS_1_DATA_IN_8821C(x, v) \ + (BIT_CLEAR_DSS_1_DATA_IN_8821C(x) | BIT_DSS_1_DATA_IN_8821C(v)) + +/* 2 REG_SPEED_SENSOR1_8821C */ +#define BIT_DSS_1_READY_8821C BIT(31) +#define BIT_DSS_1_WSORT_GO_8821C BIT(30) + +#define BIT_SHIFT_DSS_1_COUNT_OUT_8821C 0 +#define BIT_MASK_DSS_1_COUNT_OUT_8821C 0xfffff +#define BIT_DSS_1_COUNT_OUT_8821C(x) \ + (((x) & BIT_MASK_DSS_1_COUNT_OUT_8821C) \ + << BIT_SHIFT_DSS_1_COUNT_OUT_8821C) +#define BITS_DSS_1_COUNT_OUT_8821C \ + (BIT_MASK_DSS_1_COUNT_OUT_8821C << BIT_SHIFT_DSS_1_COUNT_OUT_8821C) +#define BIT_CLEAR_DSS_1_COUNT_OUT_8821C(x) ((x) & (~BITS_DSS_1_COUNT_OUT_8821C)) +#define BIT_GET_DSS_1_COUNT_OUT_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_1_COUNT_OUT_8821C) & \ + BIT_MASK_DSS_1_COUNT_OUT_8821C) +#define BIT_SET_DSS_1_COUNT_OUT_8821C(x, v) \ + (BIT_CLEAR_DSS_1_COUNT_OUT_8821C(x) | BIT_DSS_1_COUNT_OUT_8821C(v)) + +/* 2 REG_SPEED_SENSOR2_8821C */ +#define BIT_DSS_2_RST_N_8821C BIT(31) +#define BIT_DSS_2_SPEED_EN_8821C BIT(30) +#define BIT_DSS_2_WIRE_SEL_8821C BIT(29) +#define BIT_DSS_ENCLK_8821C BIT(28) + +#define BIT_SHIFT_DSS_2_RO_SEL_8821C 24 +#define BIT_MASK_DSS_2_RO_SEL_8821C 0x7 +#define BIT_DSS_2_RO_SEL_8821C(x) \ + (((x) & BIT_MASK_DSS_2_RO_SEL_8821C) << BIT_SHIFT_DSS_2_RO_SEL_8821C) +#define BITS_DSS_2_RO_SEL_8821C \ + (BIT_MASK_DSS_2_RO_SEL_8821C << BIT_SHIFT_DSS_2_RO_SEL_8821C) +#define BIT_CLEAR_DSS_2_RO_SEL_8821C(x) ((x) & (~BITS_DSS_2_RO_SEL_8821C)) +#define BIT_GET_DSS_2_RO_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_2_RO_SEL_8821C) & BIT_MASK_DSS_2_RO_SEL_8821C) +#define BIT_SET_DSS_2_RO_SEL_8821C(x, v) \ + (BIT_CLEAR_DSS_2_RO_SEL_8821C(x) | BIT_DSS_2_RO_SEL_8821C(v)) + +#define BIT_SHIFT_DSS_2_DATA_IN_8821C 0 +#define BIT_MASK_DSS_2_DATA_IN_8821C 0xfffff +#define BIT_DSS_2_DATA_IN_8821C(x) \ + (((x) & BIT_MASK_DSS_2_DATA_IN_8821C) << BIT_SHIFT_DSS_2_DATA_IN_8821C) +#define BITS_DSS_2_DATA_IN_8821C \ + (BIT_MASK_DSS_2_DATA_IN_8821C << BIT_SHIFT_DSS_2_DATA_IN_8821C) +#define BIT_CLEAR_DSS_2_DATA_IN_8821C(x) ((x) & (~BITS_DSS_2_DATA_IN_8821C)) +#define BIT_GET_DSS_2_DATA_IN_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_2_DATA_IN_8821C) & BIT_MASK_DSS_2_DATA_IN_8821C) +#define BIT_SET_DSS_2_DATA_IN_8821C(x, v) \ + (BIT_CLEAR_DSS_2_DATA_IN_8821C(x) | BIT_DSS_2_DATA_IN_8821C(v)) + +/* 2 REG_SPEED_SENSOR3_8821C */ +#define BIT_DSS_2_READY_8821C BIT(31) +#define BIT_DSS_2_WSORT_GO_8821C BIT(30) + +#define BIT_SHIFT_DSS_2_COUNT_OUT_8821C 0 +#define BIT_MASK_DSS_2_COUNT_OUT_8821C 0xfffff +#define BIT_DSS_2_COUNT_OUT_8821C(x) \ + (((x) & BIT_MASK_DSS_2_COUNT_OUT_8821C) \ + << BIT_SHIFT_DSS_2_COUNT_OUT_8821C) +#define BITS_DSS_2_COUNT_OUT_8821C \ + (BIT_MASK_DSS_2_COUNT_OUT_8821C << BIT_SHIFT_DSS_2_COUNT_OUT_8821C) +#define BIT_CLEAR_DSS_2_COUNT_OUT_8821C(x) ((x) & (~BITS_DSS_2_COUNT_OUT_8821C)) +#define BIT_GET_DSS_2_COUNT_OUT_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_2_COUNT_OUT_8821C) & \ + BIT_MASK_DSS_2_COUNT_OUT_8821C) +#define BIT_SET_DSS_2_COUNT_OUT_8821C(x, v) \ + (BIT_CLEAR_DSS_2_COUNT_OUT_8821C(x) | BIT_DSS_2_COUNT_OUT_8821C(v)) + +/* 2 REG_SPEED_SENSOR4_8821C */ +#define BIT_DSS_3_RST_N_8821C BIT(31) +#define BIT_DSS_3_SPEED_EN_8821C BIT(30) +#define BIT_DSS_3_WIRE_SEL_8821C BIT(29) +#define BIT_DSS_ENCLK_8821C BIT(28) + +#define BIT_SHIFT_DSS_3_RO_SEL_8821C 24 +#define BIT_MASK_DSS_3_RO_SEL_8821C 0x7 +#define BIT_DSS_3_RO_SEL_8821C(x) \ + (((x) & BIT_MASK_DSS_3_RO_SEL_8821C) << BIT_SHIFT_DSS_3_RO_SEL_8821C) +#define BITS_DSS_3_RO_SEL_8821C \ + (BIT_MASK_DSS_3_RO_SEL_8821C << BIT_SHIFT_DSS_3_RO_SEL_8821C) +#define BIT_CLEAR_DSS_3_RO_SEL_8821C(x) ((x) & (~BITS_DSS_3_RO_SEL_8821C)) +#define BIT_GET_DSS_3_RO_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_3_RO_SEL_8821C) & BIT_MASK_DSS_3_RO_SEL_8821C) +#define BIT_SET_DSS_3_RO_SEL_8821C(x, v) \ + (BIT_CLEAR_DSS_3_RO_SEL_8821C(x) | BIT_DSS_3_RO_SEL_8821C(v)) + +#define BIT_SHIFT_DSS_3_DATA_IN_8821C 0 +#define BIT_MASK_DSS_3_DATA_IN_8821C 0xfffff +#define BIT_DSS_3_DATA_IN_8821C(x) \ + (((x) & BIT_MASK_DSS_3_DATA_IN_8821C) << BIT_SHIFT_DSS_3_DATA_IN_8821C) +#define BITS_DSS_3_DATA_IN_8821C \ + (BIT_MASK_DSS_3_DATA_IN_8821C << BIT_SHIFT_DSS_3_DATA_IN_8821C) +#define BIT_CLEAR_DSS_3_DATA_IN_8821C(x) ((x) & (~BITS_DSS_3_DATA_IN_8821C)) +#define BIT_GET_DSS_3_DATA_IN_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_3_DATA_IN_8821C) & BIT_MASK_DSS_3_DATA_IN_8821C) +#define BIT_SET_DSS_3_DATA_IN_8821C(x, v) \ + (BIT_CLEAR_DSS_3_DATA_IN_8821C(x) | BIT_DSS_3_DATA_IN_8821C(v)) + +/* 2 REG_SPEED_SENSOR5_8821C */ +#define BIT_DSS_3_READY_8821C BIT(31) +#define BIT_DSS_3_WSORT_GO_8821C BIT(30) + +#define BIT_SHIFT_DSS_3_COUNT_OUT_8821C 0 +#define BIT_MASK_DSS_3_COUNT_OUT_8821C 0xfffff +#define BIT_DSS_3_COUNT_OUT_8821C(x) \ + (((x) & BIT_MASK_DSS_3_COUNT_OUT_8821C) \ + << BIT_SHIFT_DSS_3_COUNT_OUT_8821C) +#define BITS_DSS_3_COUNT_OUT_8821C \ + (BIT_MASK_DSS_3_COUNT_OUT_8821C << BIT_SHIFT_DSS_3_COUNT_OUT_8821C) +#define BIT_CLEAR_DSS_3_COUNT_OUT_8821C(x) ((x) & (~BITS_DSS_3_COUNT_OUT_8821C)) +#define BIT_GET_DSS_3_COUNT_OUT_8821C(x) \ + (((x) >> BIT_SHIFT_DSS_3_COUNT_OUT_8821C) & \ + BIT_MASK_DSS_3_COUNT_OUT_8821C) +#define BIT_SET_DSS_3_COUNT_OUT_8821C(x, v) \ + (BIT_CLEAR_DSS_3_COUNT_OUT_8821C(x) | BIT_DSS_3_COUNT_OUT_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_COUNTER_CTRL_8821C */ + +#define BIT_SHIFT_COUNTER_BASE_8821C 16 +#define BIT_MASK_COUNTER_BASE_8821C 0x1fff +#define BIT_COUNTER_BASE_8821C(x) \ + (((x) & BIT_MASK_COUNTER_BASE_8821C) << BIT_SHIFT_COUNTER_BASE_8821C) +#define BITS_COUNTER_BASE_8821C \ + (BIT_MASK_COUNTER_BASE_8821C << BIT_SHIFT_COUNTER_BASE_8821C) +#define BIT_CLEAR_COUNTER_BASE_8821C(x) ((x) & (~BITS_COUNTER_BASE_8821C)) +#define BIT_GET_COUNTER_BASE_8821C(x) \ + (((x) >> BIT_SHIFT_COUNTER_BASE_8821C) & BIT_MASK_COUNTER_BASE_8821C) +#define BIT_SET_COUNTER_BASE_8821C(x, v) \ + (BIT_CLEAR_COUNTER_BASE_8821C(x) | BIT_COUNTER_BASE_8821C(v)) + +#define BIT_EN_RTS_REQ_8821C BIT(9) +#define BIT_EN_EDCA_REQ_8821C BIT(8) +#define BIT_EN_PTCL_REQ_8821C BIT(7) +#define BIT_EN_SCH_REQ_8821C BIT(6) +#define BIT_USB_COUNT_EN_8821C BIT(5) +#define BIT_PCIE_COUNT_EN_8821C BIT(4) +#define BIT_RQPN_COUNT_EN_8821C BIT(3) +#define BIT_RDE_COUNT_EN_8821C BIT(2) +#define BIT_TDE_COUNT_EN_8821C BIT(1) +#define BIT_DISABLE_COUNTER_8821C BIT(0) + +/* 2 REG_COUNTER_THRESHOLD_8821C */ +#define BIT_SEL_ALL_MACID_8821C BIT(31) + +#define BIT_SHIFT_COUNTER_MACID_8821C 24 +#define BIT_MASK_COUNTER_MACID_8821C 0x7f +#define BIT_COUNTER_MACID_8821C(x) \ + (((x) & BIT_MASK_COUNTER_MACID_8821C) << BIT_SHIFT_COUNTER_MACID_8821C) +#define BITS_COUNTER_MACID_8821C \ + (BIT_MASK_COUNTER_MACID_8821C << BIT_SHIFT_COUNTER_MACID_8821C) +#define BIT_CLEAR_COUNTER_MACID_8821C(x) ((x) & (~BITS_COUNTER_MACID_8821C)) +#define BIT_GET_COUNTER_MACID_8821C(x) \ + (((x) >> BIT_SHIFT_COUNTER_MACID_8821C) & BIT_MASK_COUNTER_MACID_8821C) +#define BIT_SET_COUNTER_MACID_8821C(x, v) \ + (BIT_CLEAR_COUNTER_MACID_8821C(x) | BIT_COUNTER_MACID_8821C(v)) + +#define BIT_SHIFT_AGG_VALUE2_8821C 16 +#define BIT_MASK_AGG_VALUE2_8821C 0x7f +#define BIT_AGG_VALUE2_8821C(x) \ + (((x) & BIT_MASK_AGG_VALUE2_8821C) << BIT_SHIFT_AGG_VALUE2_8821C) +#define BITS_AGG_VALUE2_8821C \ + (BIT_MASK_AGG_VALUE2_8821C << BIT_SHIFT_AGG_VALUE2_8821C) +#define BIT_CLEAR_AGG_VALUE2_8821C(x) ((x) & (~BITS_AGG_VALUE2_8821C)) +#define BIT_GET_AGG_VALUE2_8821C(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE2_8821C) & BIT_MASK_AGG_VALUE2_8821C) +#define BIT_SET_AGG_VALUE2_8821C(x, v) \ + (BIT_CLEAR_AGG_VALUE2_8821C(x) | BIT_AGG_VALUE2_8821C(v)) + +#define BIT_SHIFT_AGG_VALUE1_8821C 8 +#define BIT_MASK_AGG_VALUE1_8821C 0x7f +#define BIT_AGG_VALUE1_8821C(x) \ + (((x) & BIT_MASK_AGG_VALUE1_8821C) << BIT_SHIFT_AGG_VALUE1_8821C) +#define BITS_AGG_VALUE1_8821C \ + (BIT_MASK_AGG_VALUE1_8821C << BIT_SHIFT_AGG_VALUE1_8821C) +#define BIT_CLEAR_AGG_VALUE1_8821C(x) ((x) & (~BITS_AGG_VALUE1_8821C)) +#define BIT_GET_AGG_VALUE1_8821C(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE1_8821C) & BIT_MASK_AGG_VALUE1_8821C) +#define BIT_SET_AGG_VALUE1_8821C(x, v) \ + (BIT_CLEAR_AGG_VALUE1_8821C(x) | BIT_AGG_VALUE1_8821C(v)) + +#define BIT_SHIFT_AGG_VALUE0_8821C 0 +#define BIT_MASK_AGG_VALUE0_8821C 0x7f +#define BIT_AGG_VALUE0_8821C(x) \ + (((x) & BIT_MASK_AGG_VALUE0_8821C) << BIT_SHIFT_AGG_VALUE0_8821C) +#define BITS_AGG_VALUE0_8821C \ + (BIT_MASK_AGG_VALUE0_8821C << BIT_SHIFT_AGG_VALUE0_8821C) +#define BIT_CLEAR_AGG_VALUE0_8821C(x) ((x) & (~BITS_AGG_VALUE0_8821C)) +#define BIT_GET_AGG_VALUE0_8821C(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE0_8821C) & BIT_MASK_AGG_VALUE0_8821C) +#define BIT_SET_AGG_VALUE0_8821C(x, v) \ + (BIT_CLEAR_AGG_VALUE0_8821C(x) | BIT_AGG_VALUE0_8821C(v)) + +/* 2 REG_COUNTER_SET_8821C */ + +#define BIT_SHIFT_REQUEST_RESET_8821C 16 +#define BIT_MASK_REQUEST_RESET_8821C 0xffff +#define BIT_REQUEST_RESET_8821C(x) \ + (((x) & BIT_MASK_REQUEST_RESET_8821C) << BIT_SHIFT_REQUEST_RESET_8821C) +#define BITS_REQUEST_RESET_8821C \ + (BIT_MASK_REQUEST_RESET_8821C << BIT_SHIFT_REQUEST_RESET_8821C) +#define BIT_CLEAR_REQUEST_RESET_8821C(x) ((x) & (~BITS_REQUEST_RESET_8821C)) +#define BIT_GET_REQUEST_RESET_8821C(x) \ + (((x) >> BIT_SHIFT_REQUEST_RESET_8821C) & BIT_MASK_REQUEST_RESET_8821C) +#define BIT_SET_REQUEST_RESET_8821C(x, v) \ + (BIT_CLEAR_REQUEST_RESET_8821C(x) | BIT_REQUEST_RESET_8821C(v)) + +#define BIT_SHIFT_REQUEST_START_8821C 0 +#define BIT_MASK_REQUEST_START_8821C 0xffff +#define BIT_REQUEST_START_8821C(x) \ + (((x) & BIT_MASK_REQUEST_START_8821C) << BIT_SHIFT_REQUEST_START_8821C) +#define BITS_REQUEST_START_8821C \ + (BIT_MASK_REQUEST_START_8821C << BIT_SHIFT_REQUEST_START_8821C) +#define BIT_CLEAR_REQUEST_START_8821C(x) ((x) & (~BITS_REQUEST_START_8821C)) +#define BIT_GET_REQUEST_START_8821C(x) \ + (((x) >> BIT_SHIFT_REQUEST_START_8821C) & BIT_MASK_REQUEST_START_8821C) +#define BIT_SET_REQUEST_START_8821C(x, v) \ + (BIT_CLEAR_REQUEST_START_8821C(x) | BIT_REQUEST_START_8821C(v)) + +/* 2 REG_COUNTER_OVERFLOW_8821C */ + +#define BIT_SHIFT_CNT_OVF_REG_8821C 0 +#define BIT_MASK_CNT_OVF_REG_8821C 0xffff +#define BIT_CNT_OVF_REG_8821C(x) \ + (((x) & BIT_MASK_CNT_OVF_REG_8821C) << BIT_SHIFT_CNT_OVF_REG_8821C) +#define BITS_CNT_OVF_REG_8821C \ + (BIT_MASK_CNT_OVF_REG_8821C << BIT_SHIFT_CNT_OVF_REG_8821C) +#define BIT_CLEAR_CNT_OVF_REG_8821C(x) ((x) & (~BITS_CNT_OVF_REG_8821C)) +#define BIT_GET_CNT_OVF_REG_8821C(x) \ + (((x) >> BIT_SHIFT_CNT_OVF_REG_8821C) & BIT_MASK_CNT_OVF_REG_8821C) +#define BIT_SET_CNT_OVF_REG_8821C(x, v) \ + (BIT_CLEAR_CNT_OVF_REG_8821C(x) | BIT_CNT_OVF_REG_8821C(v)) + +/* 2 REG_TXDMA_LEN_THRESHOLD_8821C */ + +#define BIT_SHIFT_TDE_LEN_TH1_8821C 16 +#define BIT_MASK_TDE_LEN_TH1_8821C 0xffff +#define BIT_TDE_LEN_TH1_8821C(x) \ + (((x) & BIT_MASK_TDE_LEN_TH1_8821C) << BIT_SHIFT_TDE_LEN_TH1_8821C) +#define BITS_TDE_LEN_TH1_8821C \ + (BIT_MASK_TDE_LEN_TH1_8821C << BIT_SHIFT_TDE_LEN_TH1_8821C) +#define BIT_CLEAR_TDE_LEN_TH1_8821C(x) ((x) & (~BITS_TDE_LEN_TH1_8821C)) +#define BIT_GET_TDE_LEN_TH1_8821C(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH1_8821C) & BIT_MASK_TDE_LEN_TH1_8821C) +#define BIT_SET_TDE_LEN_TH1_8821C(x, v) \ + (BIT_CLEAR_TDE_LEN_TH1_8821C(x) | BIT_TDE_LEN_TH1_8821C(v)) + +#define BIT_SHIFT_TDE_LEN_TH0_8821C 0 +#define BIT_MASK_TDE_LEN_TH0_8821C 0xffff +#define BIT_TDE_LEN_TH0_8821C(x) \ + (((x) & BIT_MASK_TDE_LEN_TH0_8821C) << BIT_SHIFT_TDE_LEN_TH0_8821C) +#define BITS_TDE_LEN_TH0_8821C \ + (BIT_MASK_TDE_LEN_TH0_8821C << BIT_SHIFT_TDE_LEN_TH0_8821C) +#define BIT_CLEAR_TDE_LEN_TH0_8821C(x) ((x) & (~BITS_TDE_LEN_TH0_8821C)) +#define BIT_GET_TDE_LEN_TH0_8821C(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH0_8821C) & BIT_MASK_TDE_LEN_TH0_8821C) +#define BIT_SET_TDE_LEN_TH0_8821C(x, v) \ + (BIT_CLEAR_TDE_LEN_TH0_8821C(x) | BIT_TDE_LEN_TH0_8821C(v)) + +/* 2 REG_RXDMA_LEN_THRESHOLD_8821C */ + +#define BIT_SHIFT_RDE_LEN_TH1_8821C 16 +#define BIT_MASK_RDE_LEN_TH1_8821C 0xffff +#define BIT_RDE_LEN_TH1_8821C(x) \ + (((x) & BIT_MASK_RDE_LEN_TH1_8821C) << BIT_SHIFT_RDE_LEN_TH1_8821C) +#define BITS_RDE_LEN_TH1_8821C \ + (BIT_MASK_RDE_LEN_TH1_8821C << BIT_SHIFT_RDE_LEN_TH1_8821C) +#define BIT_CLEAR_RDE_LEN_TH1_8821C(x) ((x) & (~BITS_RDE_LEN_TH1_8821C)) +#define BIT_GET_RDE_LEN_TH1_8821C(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH1_8821C) & BIT_MASK_RDE_LEN_TH1_8821C) +#define BIT_SET_RDE_LEN_TH1_8821C(x, v) \ + (BIT_CLEAR_RDE_LEN_TH1_8821C(x) | BIT_RDE_LEN_TH1_8821C(v)) + +#define BIT_SHIFT_RDE_LEN_TH0_8821C 0 +#define BIT_MASK_RDE_LEN_TH0_8821C 0xffff +#define BIT_RDE_LEN_TH0_8821C(x) \ + (((x) & BIT_MASK_RDE_LEN_TH0_8821C) << BIT_SHIFT_RDE_LEN_TH0_8821C) +#define BITS_RDE_LEN_TH0_8821C \ + (BIT_MASK_RDE_LEN_TH0_8821C << BIT_SHIFT_RDE_LEN_TH0_8821C) +#define BIT_CLEAR_RDE_LEN_TH0_8821C(x) ((x) & (~BITS_RDE_LEN_TH0_8821C)) +#define BIT_GET_RDE_LEN_TH0_8821C(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH0_8821C) & BIT_MASK_RDE_LEN_TH0_8821C) +#define BIT_SET_RDE_LEN_TH0_8821C(x, v) \ + (BIT_CLEAR_RDE_LEN_TH0_8821C(x) | BIT_RDE_LEN_TH0_8821C(v)) + +/* 2 REG_PCIE_EXEC_TIME_THRESHOLD_8821C */ + +#define BIT_SHIFT_COUNT_INT_SEL_8821C 16 +#define BIT_MASK_COUNT_INT_SEL_8821C 0x3 +#define BIT_COUNT_INT_SEL_8821C(x) \ + (((x) & BIT_MASK_COUNT_INT_SEL_8821C) << BIT_SHIFT_COUNT_INT_SEL_8821C) +#define BITS_COUNT_INT_SEL_8821C \ + (BIT_MASK_COUNT_INT_SEL_8821C << BIT_SHIFT_COUNT_INT_SEL_8821C) +#define BIT_CLEAR_COUNT_INT_SEL_8821C(x) ((x) & (~BITS_COUNT_INT_SEL_8821C)) +#define BIT_GET_COUNT_INT_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_COUNT_INT_SEL_8821C) & BIT_MASK_COUNT_INT_SEL_8821C) +#define BIT_SET_COUNT_INT_SEL_8821C(x, v) \ + (BIT_CLEAR_COUNT_INT_SEL_8821C(x) | BIT_COUNT_INT_SEL_8821C(v)) + +#define BIT_SHIFT_EXEC_TIME_TH_8821C 0 +#define BIT_MASK_EXEC_TIME_TH_8821C 0xffff +#define BIT_EXEC_TIME_TH_8821C(x) \ + (((x) & BIT_MASK_EXEC_TIME_TH_8821C) << BIT_SHIFT_EXEC_TIME_TH_8821C) +#define BITS_EXEC_TIME_TH_8821C \ + (BIT_MASK_EXEC_TIME_TH_8821C << BIT_SHIFT_EXEC_TIME_TH_8821C) +#define BIT_CLEAR_EXEC_TIME_TH_8821C(x) ((x) & (~BITS_EXEC_TIME_TH_8821C)) +#define BIT_GET_EXEC_TIME_TH_8821C(x) \ + (((x) >> BIT_SHIFT_EXEC_TIME_TH_8821C) & BIT_MASK_EXEC_TIME_TH_8821C) +#define BIT_SET_EXEC_TIME_TH_8821C(x, v) \ + (BIT_CLEAR_EXEC_TIME_TH_8821C(x) | BIT_EXEC_TIME_TH_8821C(v)) + +/* 2 REG_FT2IMR_8821C */ +#define BIT_FS_CLI3_RX_UAPSDMD1_EN_8821C BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_EN_8821C BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_EN_8821C BIT(29) +#define BIT_FS_CLI3_EOSP_INT_EN_8821C BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_EN_8821C BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_EN_8821C BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_EN_8821C BIT(25) +#define BIT_FS_CLI2_EOSP_INT_EN_8821C BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_EN_8821C BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_EN_8821C BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_EN_8821C BIT(21) +#define BIT_FS_CLI1_EOSP_INT_EN_8821C BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_EN_8821C BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_EN_8821C BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_EN_8821C BIT(17) +#define BIT_FS_CLI0_EOSP_INT_EN_8821C BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN_8821C BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN_8821C BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_EN_8821C BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_EN_8821C BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_EN_8821C BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_EN_8821C BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_EN_8821C BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_EN_8821C BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_EN_8821C BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_EN_8821C BIT(0) + +/* 2 REG_FT2ISR_8821C */ +#define BIT_FS_CLI3_RX_UAPSDMD1_INT_8821C BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_INT_8821C BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_INT_8821C BIT(29) +#define BIT_FS_CLI3_EOSP_INT_8821C BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_INT_8821C BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_INT_8821C BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_INT_8821C BIT(25) +#define BIT_FS_CLI2_EOSP_INT_8821C BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_INT_8821C BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_INT_8821C BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_INT_8821C BIT(21) +#define BIT_FS_CLI1_EOSP_INT_8821C BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_INT_8821C BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_INT_8821C BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_INT_8821C BIT(17) +#define BIT_FS_CLI0_EOSP_INT_8821C BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT_8821C BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT_8821C BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_8821C BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_8821C BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_8821C BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_8821C BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_8821C BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_8821C BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_8821C BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_MSG2_8821C */ + +#define BIT_SHIFT_FW_MSG2_8821C 0 +#define BIT_MASK_FW_MSG2_8821C 0xffffffffL +#define BIT_FW_MSG2_8821C(x) \ + (((x) & BIT_MASK_FW_MSG2_8821C) << BIT_SHIFT_FW_MSG2_8821C) +#define BITS_FW_MSG2_8821C (BIT_MASK_FW_MSG2_8821C << BIT_SHIFT_FW_MSG2_8821C) +#define BIT_CLEAR_FW_MSG2_8821C(x) ((x) & (~BITS_FW_MSG2_8821C)) +#define BIT_GET_FW_MSG2_8821C(x) \ + (((x) >> BIT_SHIFT_FW_MSG2_8821C) & BIT_MASK_FW_MSG2_8821C) +#define BIT_SET_FW_MSG2_8821C(x, v) \ + (BIT_CLEAR_FW_MSG2_8821C(x) | BIT_FW_MSG2_8821C(v)) + +/* 2 REG_MSG3_8821C */ + +#define BIT_SHIFT_FW_MSG3_8821C 0 +#define BIT_MASK_FW_MSG3_8821C 0xffffffffL +#define BIT_FW_MSG3_8821C(x) \ + (((x) & BIT_MASK_FW_MSG3_8821C) << BIT_SHIFT_FW_MSG3_8821C) +#define BITS_FW_MSG3_8821C (BIT_MASK_FW_MSG3_8821C << BIT_SHIFT_FW_MSG3_8821C) +#define BIT_CLEAR_FW_MSG3_8821C(x) ((x) & (~BITS_FW_MSG3_8821C)) +#define BIT_GET_FW_MSG3_8821C(x) \ + (((x) >> BIT_SHIFT_FW_MSG3_8821C) & BIT_MASK_FW_MSG3_8821C) +#define BIT_SET_FW_MSG3_8821C(x, v) \ + (BIT_CLEAR_FW_MSG3_8821C(x) | BIT_FW_MSG3_8821C(v)) + +/* 2 REG_MSG4_8821C */ + +#define BIT_SHIFT_FW_MSG4_8821C 0 +#define BIT_MASK_FW_MSG4_8821C 0xffffffffL +#define BIT_FW_MSG4_8821C(x) \ + (((x) & BIT_MASK_FW_MSG4_8821C) << BIT_SHIFT_FW_MSG4_8821C) +#define BITS_FW_MSG4_8821C (BIT_MASK_FW_MSG4_8821C << BIT_SHIFT_FW_MSG4_8821C) +#define BIT_CLEAR_FW_MSG4_8821C(x) ((x) & (~BITS_FW_MSG4_8821C)) +#define BIT_GET_FW_MSG4_8821C(x) \ + (((x) >> BIT_SHIFT_FW_MSG4_8821C) & BIT_MASK_FW_MSG4_8821C) +#define BIT_SET_FW_MSG4_8821C(x, v) \ + (BIT_CLEAR_FW_MSG4_8821C(x) | BIT_FW_MSG4_8821C(v)) + +/* 2 REG_MSG5_8821C */ + +#define BIT_SHIFT_FW_MSG5_8821C 0 +#define BIT_MASK_FW_MSG5_8821C 0xffffffffL +#define BIT_FW_MSG5_8821C(x) \ + (((x) & BIT_MASK_FW_MSG5_8821C) << BIT_SHIFT_FW_MSG5_8821C) +#define BITS_FW_MSG5_8821C (BIT_MASK_FW_MSG5_8821C << BIT_SHIFT_FW_MSG5_8821C) +#define BIT_CLEAR_FW_MSG5_8821C(x) ((x) & (~BITS_FW_MSG5_8821C)) +#define BIT_GET_FW_MSG5_8821C(x) \ + (((x) >> BIT_SHIFT_FW_MSG5_8821C) & BIT_MASK_FW_MSG5_8821C) +#define BIT_SET_FW_MSG5_8821C(x, v) \ + (BIT_CLEAR_FW_MSG5_8821C(x) | BIT_FW_MSG5_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_FIFOPAGE_CTRL_1_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8821C 16 +#define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8821C 0xff +#define BIT_TX_OQT_HE_FREE_SPACE_V1_8821C(x) \ + (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8821C) \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8821C) +#define BITS_TX_OQT_HE_FREE_SPACE_V1_8821C \ + (BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8821C \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8821C) +#define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8821C(x) \ + ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_V1_8821C)) +#define BIT_GET_TX_OQT_HE_FREE_SPACE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8821C) & \ + BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8821C) +#define BIT_SET_TX_OQT_HE_FREE_SPACE_V1_8821C(x, v) \ + (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8821C(x) | \ + BIT_TX_OQT_HE_FREE_SPACE_V1_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8821C 0 +#define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8821C 0xff +#define BIT_TX_OQT_NL_FREE_SPACE_V1_8821C(x) \ + (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8821C) \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8821C) +#define BITS_TX_OQT_NL_FREE_SPACE_V1_8821C \ + (BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8821C \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8821C) +#define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8821C(x) \ + ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_V1_8821C)) +#define BIT_GET_TX_OQT_NL_FREE_SPACE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8821C) & \ + BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8821C) +#define BIT_SET_TX_OQT_NL_FREE_SPACE_V1_8821C(x, v) \ + (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8821C(x) | \ + BIT_TX_OQT_NL_FREE_SPACE_V1_8821C(v)) + +/* 2 REG_FIFOPAGE_CTRL_2_8821C */ +#define BIT_BCN_VALID_1_V1_8821C BIT(31) + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_BCN_HEAD_1_V1_8821C 16 +#define BIT_MASK_BCN_HEAD_1_V1_8821C 0xfff +#define BIT_BCN_HEAD_1_V1_8821C(x) \ + (((x) & BIT_MASK_BCN_HEAD_1_V1_8821C) << BIT_SHIFT_BCN_HEAD_1_V1_8821C) +#define BITS_BCN_HEAD_1_V1_8821C \ + (BIT_MASK_BCN_HEAD_1_V1_8821C << BIT_SHIFT_BCN_HEAD_1_V1_8821C) +#define BIT_CLEAR_BCN_HEAD_1_V1_8821C(x) ((x) & (~BITS_BCN_HEAD_1_V1_8821C)) +#define BIT_GET_BCN_HEAD_1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_1_V1_8821C) & BIT_MASK_BCN_HEAD_1_V1_8821C) +#define BIT_SET_BCN_HEAD_1_V1_8821C(x, v) \ + (BIT_CLEAR_BCN_HEAD_1_V1_8821C(x) | BIT_BCN_HEAD_1_V1_8821C(v)) + +#define BIT_BCN_VALID_V1_8821C BIT(15) + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_BCN_HEAD_V1_8821C 0 +#define BIT_MASK_BCN_HEAD_V1_8821C 0xfff +#define BIT_BCN_HEAD_V1_8821C(x) \ + (((x) & BIT_MASK_BCN_HEAD_V1_8821C) << BIT_SHIFT_BCN_HEAD_V1_8821C) +#define BITS_BCN_HEAD_V1_8821C \ + (BIT_MASK_BCN_HEAD_V1_8821C << BIT_SHIFT_BCN_HEAD_V1_8821C) +#define BIT_CLEAR_BCN_HEAD_V1_8821C(x) ((x) & (~BITS_BCN_HEAD_V1_8821C)) +#define BIT_GET_BCN_HEAD_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_V1_8821C) & BIT_MASK_BCN_HEAD_V1_8821C) +#define BIT_SET_BCN_HEAD_V1_8821C(x, v) \ + (BIT_CLEAR_BCN_HEAD_V1_8821C(x) | BIT_BCN_HEAD_V1_8821C(v)) + +/* 2 REG_AUTO_LLT_V1_8821C */ + +#define BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C 24 +#define BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C 0xff +#define BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C) \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C) +#define BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C \ + (BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C) +#define BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x) \ + ((x) & (~BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C)) +#define BIT_GET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C) & \ + BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C) +#define BIT_SET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x) | \ + BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(v)) + +#define BIT_SHIFT_LLT_FREE_PAGE_V1_8821C 8 +#define BIT_MASK_LLT_FREE_PAGE_V1_8821C 0xffff +#define BIT_LLT_FREE_PAGE_V1_8821C(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE_V1_8821C) \ + << BIT_SHIFT_LLT_FREE_PAGE_V1_8821C) +#define BITS_LLT_FREE_PAGE_V1_8821C \ + (BIT_MASK_LLT_FREE_PAGE_V1_8821C << BIT_SHIFT_LLT_FREE_PAGE_V1_8821C) +#define BIT_CLEAR_LLT_FREE_PAGE_V1_8821C(x) \ + ((x) & (~BITS_LLT_FREE_PAGE_V1_8821C)) +#define BIT_GET_LLT_FREE_PAGE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V1_8821C) & \ + BIT_MASK_LLT_FREE_PAGE_V1_8821C) +#define BIT_SET_LLT_FREE_PAGE_V1_8821C(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE_V1_8821C(x) | BIT_LLT_FREE_PAGE_V1_8821C(v)) + +#define BIT_SHIFT_BLK_DESC_NUM_8821C 4 +#define BIT_MASK_BLK_DESC_NUM_8821C 0xf +#define BIT_BLK_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_BLK_DESC_NUM_8821C) << BIT_SHIFT_BLK_DESC_NUM_8821C) +#define BITS_BLK_DESC_NUM_8821C \ + (BIT_MASK_BLK_DESC_NUM_8821C << BIT_SHIFT_BLK_DESC_NUM_8821C) +#define BIT_CLEAR_BLK_DESC_NUM_8821C(x) ((x) & (~BITS_BLK_DESC_NUM_8821C)) +#define BIT_GET_BLK_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_BLK_DESC_NUM_8821C) & BIT_MASK_BLK_DESC_NUM_8821C) +#define BIT_SET_BLK_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_BLK_DESC_NUM_8821C(x) | BIT_BLK_DESC_NUM_8821C(v)) + +#define BIT_R_BCN_HEAD_SEL_8821C BIT(3) +#define BIT_R_EN_BCN_SW_HEAD_SEL_8821C BIT(2) +#define BIT_LLT_DBG_SEL_8821C BIT(1) +#define BIT_AUTO_INIT_LLT_V1_8821C BIT(0) + +/* 2 REG_TXDMA_OFFSET_CHK_8821C */ +#define BIT_EM_CHKSUM_FIN_8821C BIT(31) +#define BIT_EMN_PCIE_DMA_MOD_8821C BIT(30) +#define BIT_EN_TXQUE_CLR_8821C BIT(29) +#define BIT_EN_PCIE_FIFO_MODE_8821C BIT(28) + +#define BIT_SHIFT_PG_UNDER_TH_V1_8821C 16 +#define BIT_MASK_PG_UNDER_TH_V1_8821C 0xfff +#define BIT_PG_UNDER_TH_V1_8821C(x) \ + (((x) & BIT_MASK_PG_UNDER_TH_V1_8821C) \ + << BIT_SHIFT_PG_UNDER_TH_V1_8821C) +#define BITS_PG_UNDER_TH_V1_8821C \ + (BIT_MASK_PG_UNDER_TH_V1_8821C << BIT_SHIFT_PG_UNDER_TH_V1_8821C) +#define BIT_CLEAR_PG_UNDER_TH_V1_8821C(x) ((x) & (~BITS_PG_UNDER_TH_V1_8821C)) +#define BIT_GET_PG_UNDER_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH_V1_8821C) & \ + BIT_MASK_PG_UNDER_TH_V1_8821C) +#define BIT_SET_PG_UNDER_TH_V1_8821C(x, v) \ + (BIT_CLEAR_PG_UNDER_TH_V1_8821C(x) | BIT_PG_UNDER_TH_V1_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ +#define BIT_SDIO_TXDESC_CHKSUM_EN_8821C BIT(13) +#define BIT_RST_RDPTR_8821C BIT(12) +#define BIT_RST_WRPTR_8821C BIT(11) +#define BIT_CHK_PG_TH_EN_8821C BIT(10) +#define BIT_DROP_DATA_EN_8821C BIT(9) +#define BIT_CHECK_OFFSET_EN_8821C BIT(8) + +#define BIT_SHIFT_CHECK_OFFSET_8821C 0 +#define BIT_MASK_CHECK_OFFSET_8821C 0xff +#define BIT_CHECK_OFFSET_8821C(x) \ + (((x) & BIT_MASK_CHECK_OFFSET_8821C) << BIT_SHIFT_CHECK_OFFSET_8821C) +#define BITS_CHECK_OFFSET_8821C \ + (BIT_MASK_CHECK_OFFSET_8821C << BIT_SHIFT_CHECK_OFFSET_8821C) +#define BIT_CLEAR_CHECK_OFFSET_8821C(x) ((x) & (~BITS_CHECK_OFFSET_8821C)) +#define BIT_GET_CHECK_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_CHECK_OFFSET_8821C) & BIT_MASK_CHECK_OFFSET_8821C) +#define BIT_SET_CHECK_OFFSET_8821C(x, v) \ + (BIT_CLEAR_CHECK_OFFSET_8821C(x) | BIT_CHECK_OFFSET_8821C(v)) + +/* 2 REG_TXDMA_STATUS_8821C */ +#define BIT_TXPKTBUF_REQ_ERR_8821C BIT(18) +#define BIT_HI_OQT_UDN_8821C BIT(17) +#define BIT_HI_OQT_OVF_8821C BIT(16) +#define BIT_PAYLOAD_CHKSUM_ERR_8821C BIT(15) +#define BIT_PAYLOAD_UDN_8821C BIT(14) +#define BIT_PAYLOAD_OVF_8821C BIT(13) +#define BIT_DSC_CHKSUM_FAIL_8821C BIT(12) +#define BIT_UNKNOWN_QSEL_8821C BIT(11) +#define BIT_EP_QSEL_DIFF_8821C BIT(10) +#define BIT_TX_OFFS_UNMATCH_8821C BIT(9) +#define BIT_TXOQT_UDN_8821C BIT(8) +#define BIT_TXOQT_OVF_8821C BIT(7) +#define BIT_TXDMA_SFF_UDN_8821C BIT(6) +#define BIT_TXDMA_SFF_OVF_8821C BIT(5) +#define BIT_LLT_NULL_PG_8821C BIT(4) +#define BIT_PAGE_UDN_8821C BIT(3) +#define BIT_PAGE_OVF_8821C BIT(2) +#define BIT_TXFF_PG_UDN_8821C BIT(1) +#define BIT_TXFF_PG_OVF_8821C BIT(0) + +/* 2 REG_TX_DMA_DBG_8821C */ + +/* 2 REG_TQPNT1_8821C */ +#define BIT_HPQ_INT_EN_8821C BIT(31) + +#define BIT_SHIFT_HPQ_HIGH_TH_V1_8821C 16 +#define BIT_MASK_HPQ_HIGH_TH_V1_8821C 0xfff +#define BIT_HPQ_HIGH_TH_V1_8821C(x) \ + (((x) & BIT_MASK_HPQ_HIGH_TH_V1_8821C) \ + << BIT_SHIFT_HPQ_HIGH_TH_V1_8821C) +#define BITS_HPQ_HIGH_TH_V1_8821C \ + (BIT_MASK_HPQ_HIGH_TH_V1_8821C << BIT_SHIFT_HPQ_HIGH_TH_V1_8821C) +#define BIT_CLEAR_HPQ_HIGH_TH_V1_8821C(x) ((x) & (~BITS_HPQ_HIGH_TH_V1_8821C)) +#define BIT_GET_HPQ_HIGH_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1_8821C) & \ + BIT_MASK_HPQ_HIGH_TH_V1_8821C) +#define BIT_SET_HPQ_HIGH_TH_V1_8821C(x, v) \ + (BIT_CLEAR_HPQ_HIGH_TH_V1_8821C(x) | BIT_HPQ_HIGH_TH_V1_8821C(v)) + +#define BIT_SHIFT_HPQ_LOW_TH_V1_8821C 0 +#define BIT_MASK_HPQ_LOW_TH_V1_8821C 0xfff +#define BIT_HPQ_LOW_TH_V1_8821C(x) \ + (((x) & BIT_MASK_HPQ_LOW_TH_V1_8821C) << BIT_SHIFT_HPQ_LOW_TH_V1_8821C) +#define BITS_HPQ_LOW_TH_V1_8821C \ + (BIT_MASK_HPQ_LOW_TH_V1_8821C << BIT_SHIFT_HPQ_LOW_TH_V1_8821C) +#define BIT_CLEAR_HPQ_LOW_TH_V1_8821C(x) ((x) & (~BITS_HPQ_LOW_TH_V1_8821C)) +#define BIT_GET_HPQ_LOW_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1_8821C) & BIT_MASK_HPQ_LOW_TH_V1_8821C) +#define BIT_SET_HPQ_LOW_TH_V1_8821C(x, v) \ + (BIT_CLEAR_HPQ_LOW_TH_V1_8821C(x) | BIT_HPQ_LOW_TH_V1_8821C(v)) + +/* 2 REG_TQPNT2_8821C */ +#define BIT_NPQ_INT_EN_8821C BIT(31) + +#define BIT_SHIFT_NPQ_HIGH_TH_V1_8821C 16 +#define BIT_MASK_NPQ_HIGH_TH_V1_8821C 0xfff +#define BIT_NPQ_HIGH_TH_V1_8821C(x) \ + (((x) & BIT_MASK_NPQ_HIGH_TH_V1_8821C) \ + << BIT_SHIFT_NPQ_HIGH_TH_V1_8821C) +#define BITS_NPQ_HIGH_TH_V1_8821C \ + (BIT_MASK_NPQ_HIGH_TH_V1_8821C << BIT_SHIFT_NPQ_HIGH_TH_V1_8821C) +#define BIT_CLEAR_NPQ_HIGH_TH_V1_8821C(x) ((x) & (~BITS_NPQ_HIGH_TH_V1_8821C)) +#define BIT_GET_NPQ_HIGH_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1_8821C) & \ + BIT_MASK_NPQ_HIGH_TH_V1_8821C) +#define BIT_SET_NPQ_HIGH_TH_V1_8821C(x, v) \ + (BIT_CLEAR_NPQ_HIGH_TH_V1_8821C(x) | BIT_NPQ_HIGH_TH_V1_8821C(v)) + +#define BIT_SHIFT_NPQ_LOW_TH_V1_8821C 0 +#define BIT_MASK_NPQ_LOW_TH_V1_8821C 0xfff +#define BIT_NPQ_LOW_TH_V1_8821C(x) \ + (((x) & BIT_MASK_NPQ_LOW_TH_V1_8821C) << BIT_SHIFT_NPQ_LOW_TH_V1_8821C) +#define BITS_NPQ_LOW_TH_V1_8821C \ + (BIT_MASK_NPQ_LOW_TH_V1_8821C << BIT_SHIFT_NPQ_LOW_TH_V1_8821C) +#define BIT_CLEAR_NPQ_LOW_TH_V1_8821C(x) ((x) & (~BITS_NPQ_LOW_TH_V1_8821C)) +#define BIT_GET_NPQ_LOW_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1_8821C) & BIT_MASK_NPQ_LOW_TH_V1_8821C) +#define BIT_SET_NPQ_LOW_TH_V1_8821C(x, v) \ + (BIT_CLEAR_NPQ_LOW_TH_V1_8821C(x) | BIT_NPQ_LOW_TH_V1_8821C(v)) + +/* 2 REG_TQPNT3_8821C */ +#define BIT_LPQ_INT_EN_8821C BIT(31) + +#define BIT_SHIFT_LPQ_HIGH_TH_V1_8821C 16 +#define BIT_MASK_LPQ_HIGH_TH_V1_8821C 0xfff +#define BIT_LPQ_HIGH_TH_V1_8821C(x) \ + (((x) & BIT_MASK_LPQ_HIGH_TH_V1_8821C) \ + << BIT_SHIFT_LPQ_HIGH_TH_V1_8821C) +#define BITS_LPQ_HIGH_TH_V1_8821C \ + (BIT_MASK_LPQ_HIGH_TH_V1_8821C << BIT_SHIFT_LPQ_HIGH_TH_V1_8821C) +#define BIT_CLEAR_LPQ_HIGH_TH_V1_8821C(x) ((x) & (~BITS_LPQ_HIGH_TH_V1_8821C)) +#define BIT_GET_LPQ_HIGH_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1_8821C) & \ + BIT_MASK_LPQ_HIGH_TH_V1_8821C) +#define BIT_SET_LPQ_HIGH_TH_V1_8821C(x, v) \ + (BIT_CLEAR_LPQ_HIGH_TH_V1_8821C(x) | BIT_LPQ_HIGH_TH_V1_8821C(v)) + +#define BIT_SHIFT_LPQ_LOW_TH_V1_8821C 0 +#define BIT_MASK_LPQ_LOW_TH_V1_8821C 0xfff +#define BIT_LPQ_LOW_TH_V1_8821C(x) \ + (((x) & BIT_MASK_LPQ_LOW_TH_V1_8821C) << BIT_SHIFT_LPQ_LOW_TH_V1_8821C) +#define BITS_LPQ_LOW_TH_V1_8821C \ + (BIT_MASK_LPQ_LOW_TH_V1_8821C << BIT_SHIFT_LPQ_LOW_TH_V1_8821C) +#define BIT_CLEAR_LPQ_LOW_TH_V1_8821C(x) ((x) & (~BITS_LPQ_LOW_TH_V1_8821C)) +#define BIT_GET_LPQ_LOW_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1_8821C) & BIT_MASK_LPQ_LOW_TH_V1_8821C) +#define BIT_SET_LPQ_LOW_TH_V1_8821C(x, v) \ + (BIT_CLEAR_LPQ_LOW_TH_V1_8821C(x) | BIT_LPQ_LOW_TH_V1_8821C(v)) + +/* 2 REG_TQPNT4_8821C */ +#define BIT_EXQ_INT_EN_8821C BIT(31) + +#define BIT_SHIFT_EXQ_HIGH_TH_V1_8821C 16 +#define BIT_MASK_EXQ_HIGH_TH_V1_8821C 0xfff +#define BIT_EXQ_HIGH_TH_V1_8821C(x) \ + (((x) & BIT_MASK_EXQ_HIGH_TH_V1_8821C) \ + << BIT_SHIFT_EXQ_HIGH_TH_V1_8821C) +#define BITS_EXQ_HIGH_TH_V1_8821C \ + (BIT_MASK_EXQ_HIGH_TH_V1_8821C << BIT_SHIFT_EXQ_HIGH_TH_V1_8821C) +#define BIT_CLEAR_EXQ_HIGH_TH_V1_8821C(x) ((x) & (~BITS_EXQ_HIGH_TH_V1_8821C)) +#define BIT_GET_EXQ_HIGH_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1_8821C) & \ + BIT_MASK_EXQ_HIGH_TH_V1_8821C) +#define BIT_SET_EXQ_HIGH_TH_V1_8821C(x, v) \ + (BIT_CLEAR_EXQ_HIGH_TH_V1_8821C(x) | BIT_EXQ_HIGH_TH_V1_8821C(v)) + +#define BIT_SHIFT_EXQ_LOW_TH_V1_8821C 0 +#define BIT_MASK_EXQ_LOW_TH_V1_8821C 0xfff +#define BIT_EXQ_LOW_TH_V1_8821C(x) \ + (((x) & BIT_MASK_EXQ_LOW_TH_V1_8821C) << BIT_SHIFT_EXQ_LOW_TH_V1_8821C) +#define BITS_EXQ_LOW_TH_V1_8821C \ + (BIT_MASK_EXQ_LOW_TH_V1_8821C << BIT_SHIFT_EXQ_LOW_TH_V1_8821C) +#define BIT_CLEAR_EXQ_LOW_TH_V1_8821C(x) ((x) & (~BITS_EXQ_LOW_TH_V1_8821C)) +#define BIT_GET_EXQ_LOW_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1_8821C) & BIT_MASK_EXQ_LOW_TH_V1_8821C) +#define BIT_SET_EXQ_LOW_TH_V1_8821C(x, v) \ + (BIT_CLEAR_EXQ_LOW_TH_V1_8821C(x) | BIT_EXQ_LOW_TH_V1_8821C(v)) + +/* 2 REG_RQPN_CTRL_1_8821C */ + +#define BIT_SHIFT_TXPKTNUM_H_8821C 16 +#define BIT_MASK_TXPKTNUM_H_8821C 0xffff +#define BIT_TXPKTNUM_H_8821C(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_8821C) << BIT_SHIFT_TXPKTNUM_H_8821C) +#define BITS_TXPKTNUM_H_8821C \ + (BIT_MASK_TXPKTNUM_H_8821C << BIT_SHIFT_TXPKTNUM_H_8821C) +#define BIT_CLEAR_TXPKTNUM_H_8821C(x) ((x) & (~BITS_TXPKTNUM_H_8821C)) +#define BIT_GET_TXPKTNUM_H_8821C(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_8821C) & BIT_MASK_TXPKTNUM_H_8821C) +#define BIT_SET_TXPKTNUM_H_8821C(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_8821C(x) | BIT_TXPKTNUM_H_8821C(v)) + +#define BIT_SHIFT_TXPKTNUM_V2_8821C 0 +#define BIT_MASK_TXPKTNUM_V2_8821C 0xffff +#define BIT_TXPKTNUM_V2_8821C(x) \ + (((x) & BIT_MASK_TXPKTNUM_V2_8821C) << BIT_SHIFT_TXPKTNUM_V2_8821C) +#define BITS_TXPKTNUM_V2_8821C \ + (BIT_MASK_TXPKTNUM_V2_8821C << BIT_SHIFT_TXPKTNUM_V2_8821C) +#define BIT_CLEAR_TXPKTNUM_V2_8821C(x) ((x) & (~BITS_TXPKTNUM_V2_8821C)) +#define BIT_GET_TXPKTNUM_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_V2_8821C) & BIT_MASK_TXPKTNUM_V2_8821C) +#define BIT_SET_TXPKTNUM_V2_8821C(x, v) \ + (BIT_CLEAR_TXPKTNUM_V2_8821C(x) | BIT_TXPKTNUM_V2_8821C(v)) + +/* 2 REG_RQPN_CTRL_2_8821C */ +#define BIT_LD_RQPN_8821C BIT(31) +#define BIT_EXQ_PUBLIC_DIS_V1_8821C BIT(19) +#define BIT_NPQ_PUBLIC_DIS_V1_8821C BIT(18) +#define BIT_LPQ_PUBLIC_DIS_V1_8821C BIT(17) +#define BIT_HPQ_PUBLIC_DIS_V1_8821C BIT(16) +#define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN_8821C BIT(15) + +#define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8821C 0 +#define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8821C 0xfff +#define BIT_SDIO_TXAGG_ALIGN_SIZE_8821C(x) \ + (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8821C) \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8821C) +#define BITS_SDIO_TXAGG_ALIGN_SIZE_8821C \ + (BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8821C \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8821C) +#define BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8821C(x) \ + ((x) & (~BITS_SDIO_TXAGG_ALIGN_SIZE_8821C)) +#define BIT_GET_SDIO_TXAGG_ALIGN_SIZE_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8821C) & \ + BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8821C) +#define BIT_SET_SDIO_TXAGG_ALIGN_SIZE_8821C(x, v) \ + (BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8821C(x) | \ + BIT_SDIO_TXAGG_ALIGN_SIZE_8821C(v)) + +/* 2 REG_FIFOPAGE_INFO_1_8821C */ + +#define BIT_SHIFT_HPQ_AVAL_PG_V1_8821C 16 +#define BIT_MASK_HPQ_AVAL_PG_V1_8821C 0xfff +#define BIT_HPQ_AVAL_PG_V1_8821C(x) \ + (((x) & BIT_MASK_HPQ_AVAL_PG_V1_8821C) \ + << BIT_SHIFT_HPQ_AVAL_PG_V1_8821C) +#define BITS_HPQ_AVAL_PG_V1_8821C \ + (BIT_MASK_HPQ_AVAL_PG_V1_8821C << BIT_SHIFT_HPQ_AVAL_PG_V1_8821C) +#define BIT_CLEAR_HPQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_HPQ_AVAL_PG_V1_8821C)) +#define BIT_GET_HPQ_AVAL_PG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1_8821C) & \ + BIT_MASK_HPQ_AVAL_PG_V1_8821C) +#define BIT_SET_HPQ_AVAL_PG_V1_8821C(x, v) \ + (BIT_CLEAR_HPQ_AVAL_PG_V1_8821C(x) | BIT_HPQ_AVAL_PG_V1_8821C(v)) + +#define BIT_SHIFT_HPQ_V1_8821C 0 +#define BIT_MASK_HPQ_V1_8821C 0xfff +#define BIT_HPQ_V1_8821C(x) \ + (((x) & BIT_MASK_HPQ_V1_8821C) << BIT_SHIFT_HPQ_V1_8821C) +#define BITS_HPQ_V1_8821C (BIT_MASK_HPQ_V1_8821C << BIT_SHIFT_HPQ_V1_8821C) +#define BIT_CLEAR_HPQ_V1_8821C(x) ((x) & (~BITS_HPQ_V1_8821C)) +#define BIT_GET_HPQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HPQ_V1_8821C) & BIT_MASK_HPQ_V1_8821C) +#define BIT_SET_HPQ_V1_8821C(x, v) \ + (BIT_CLEAR_HPQ_V1_8821C(x) | BIT_HPQ_V1_8821C(v)) + +/* 2 REG_FIFOPAGE_INFO_2_8821C */ + +#define BIT_SHIFT_LPQ_AVAL_PG_V1_8821C 16 +#define BIT_MASK_LPQ_AVAL_PG_V1_8821C 0xfff +#define BIT_LPQ_AVAL_PG_V1_8821C(x) \ + (((x) & BIT_MASK_LPQ_AVAL_PG_V1_8821C) \ + << BIT_SHIFT_LPQ_AVAL_PG_V1_8821C) +#define BITS_LPQ_AVAL_PG_V1_8821C \ + (BIT_MASK_LPQ_AVAL_PG_V1_8821C << BIT_SHIFT_LPQ_AVAL_PG_V1_8821C) +#define BIT_CLEAR_LPQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_LPQ_AVAL_PG_V1_8821C)) +#define BIT_GET_LPQ_AVAL_PG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1_8821C) & \ + BIT_MASK_LPQ_AVAL_PG_V1_8821C) +#define BIT_SET_LPQ_AVAL_PG_V1_8821C(x, v) \ + (BIT_CLEAR_LPQ_AVAL_PG_V1_8821C(x) | BIT_LPQ_AVAL_PG_V1_8821C(v)) + +#define BIT_SHIFT_LPQ_V1_8821C 0 +#define BIT_MASK_LPQ_V1_8821C 0xfff +#define BIT_LPQ_V1_8821C(x) \ + (((x) & BIT_MASK_LPQ_V1_8821C) << BIT_SHIFT_LPQ_V1_8821C) +#define BITS_LPQ_V1_8821C (BIT_MASK_LPQ_V1_8821C << BIT_SHIFT_LPQ_V1_8821C) +#define BIT_CLEAR_LPQ_V1_8821C(x) ((x) & (~BITS_LPQ_V1_8821C)) +#define BIT_GET_LPQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LPQ_V1_8821C) & BIT_MASK_LPQ_V1_8821C) +#define BIT_SET_LPQ_V1_8821C(x, v) \ + (BIT_CLEAR_LPQ_V1_8821C(x) | BIT_LPQ_V1_8821C(v)) + +/* 2 REG_FIFOPAGE_INFO_3_8821C */ + +#define BIT_SHIFT_NPQ_AVAL_PG_V1_8821C 16 +#define BIT_MASK_NPQ_AVAL_PG_V1_8821C 0xfff +#define BIT_NPQ_AVAL_PG_V1_8821C(x) \ + (((x) & BIT_MASK_NPQ_AVAL_PG_V1_8821C) \ + << BIT_SHIFT_NPQ_AVAL_PG_V1_8821C) +#define BITS_NPQ_AVAL_PG_V1_8821C \ + (BIT_MASK_NPQ_AVAL_PG_V1_8821C << BIT_SHIFT_NPQ_AVAL_PG_V1_8821C) +#define BIT_CLEAR_NPQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_NPQ_AVAL_PG_V1_8821C)) +#define BIT_GET_NPQ_AVAL_PG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1_8821C) & \ + BIT_MASK_NPQ_AVAL_PG_V1_8821C) +#define BIT_SET_NPQ_AVAL_PG_V1_8821C(x, v) \ + (BIT_CLEAR_NPQ_AVAL_PG_V1_8821C(x) | BIT_NPQ_AVAL_PG_V1_8821C(v)) + +#define BIT_SHIFT_NPQ_V1_8821C 0 +#define BIT_MASK_NPQ_V1_8821C 0xfff +#define BIT_NPQ_V1_8821C(x) \ + (((x) & BIT_MASK_NPQ_V1_8821C) << BIT_SHIFT_NPQ_V1_8821C) +#define BITS_NPQ_V1_8821C (BIT_MASK_NPQ_V1_8821C << BIT_SHIFT_NPQ_V1_8821C) +#define BIT_CLEAR_NPQ_V1_8821C(x) ((x) & (~BITS_NPQ_V1_8821C)) +#define BIT_GET_NPQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NPQ_V1_8821C) & BIT_MASK_NPQ_V1_8821C) +#define BIT_SET_NPQ_V1_8821C(x, v) \ + (BIT_CLEAR_NPQ_V1_8821C(x) | BIT_NPQ_V1_8821C(v)) + +/* 2 REG_FIFOPAGE_INFO_4_8821C */ + +#define BIT_SHIFT_EXQ_AVAL_PG_V1_8821C 16 +#define BIT_MASK_EXQ_AVAL_PG_V1_8821C 0xfff +#define BIT_EXQ_AVAL_PG_V1_8821C(x) \ + (((x) & BIT_MASK_EXQ_AVAL_PG_V1_8821C) \ + << BIT_SHIFT_EXQ_AVAL_PG_V1_8821C) +#define BITS_EXQ_AVAL_PG_V1_8821C \ + (BIT_MASK_EXQ_AVAL_PG_V1_8821C << BIT_SHIFT_EXQ_AVAL_PG_V1_8821C) +#define BIT_CLEAR_EXQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_EXQ_AVAL_PG_V1_8821C)) +#define BIT_GET_EXQ_AVAL_PG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1_8821C) & \ + BIT_MASK_EXQ_AVAL_PG_V1_8821C) +#define BIT_SET_EXQ_AVAL_PG_V1_8821C(x, v) \ + (BIT_CLEAR_EXQ_AVAL_PG_V1_8821C(x) | BIT_EXQ_AVAL_PG_V1_8821C(v)) + +#define BIT_SHIFT_EXQ_V1_8821C 0 +#define BIT_MASK_EXQ_V1_8821C 0xfff +#define BIT_EXQ_V1_8821C(x) \ + (((x) & BIT_MASK_EXQ_V1_8821C) << BIT_SHIFT_EXQ_V1_8821C) +#define BITS_EXQ_V1_8821C (BIT_MASK_EXQ_V1_8821C << BIT_SHIFT_EXQ_V1_8821C) +#define BIT_CLEAR_EXQ_V1_8821C(x) ((x) & (~BITS_EXQ_V1_8821C)) +#define BIT_GET_EXQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_EXQ_V1_8821C) & BIT_MASK_EXQ_V1_8821C) +#define BIT_SET_EXQ_V1_8821C(x, v) \ + (BIT_CLEAR_EXQ_V1_8821C(x) | BIT_EXQ_V1_8821C(v)) + +/* 2 REG_FIFOPAGE_INFO_5_8821C */ + +#define BIT_SHIFT_PUBQ_AVAL_PG_V1_8821C 16 +#define BIT_MASK_PUBQ_AVAL_PG_V1_8821C 0xfff +#define BIT_PUBQ_AVAL_PG_V1_8821C(x) \ + (((x) & BIT_MASK_PUBQ_AVAL_PG_V1_8821C) \ + << BIT_SHIFT_PUBQ_AVAL_PG_V1_8821C) +#define BITS_PUBQ_AVAL_PG_V1_8821C \ + (BIT_MASK_PUBQ_AVAL_PG_V1_8821C << BIT_SHIFT_PUBQ_AVAL_PG_V1_8821C) +#define BIT_CLEAR_PUBQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_PUBQ_AVAL_PG_V1_8821C)) +#define BIT_GET_PUBQ_AVAL_PG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1_8821C) & \ + BIT_MASK_PUBQ_AVAL_PG_V1_8821C) +#define BIT_SET_PUBQ_AVAL_PG_V1_8821C(x, v) \ + (BIT_CLEAR_PUBQ_AVAL_PG_V1_8821C(x) | BIT_PUBQ_AVAL_PG_V1_8821C(v)) + +#define BIT_SHIFT_PUBQ_V1_8821C 0 +#define BIT_MASK_PUBQ_V1_8821C 0xfff +#define BIT_PUBQ_V1_8821C(x) \ + (((x) & BIT_MASK_PUBQ_V1_8821C) << BIT_SHIFT_PUBQ_V1_8821C) +#define BITS_PUBQ_V1_8821C (BIT_MASK_PUBQ_V1_8821C << BIT_SHIFT_PUBQ_V1_8821C) +#define BIT_CLEAR_PUBQ_V1_8821C(x) ((x) & (~BITS_PUBQ_V1_8821C)) +#define BIT_GET_PUBQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PUBQ_V1_8821C) & BIT_MASK_PUBQ_V1_8821C) +#define BIT_SET_PUBQ_V1_8821C(x, v) \ + (BIT_CLEAR_PUBQ_V1_8821C(x) | BIT_PUBQ_V1_8821C(v)) + +/* 2 REG_H2C_HEAD_8821C */ + +#define BIT_SHIFT_H2C_HEAD_8821C 0 +#define BIT_MASK_H2C_HEAD_8821C 0x3ffff +#define BIT_H2C_HEAD_8821C(x) \ + (((x) & BIT_MASK_H2C_HEAD_8821C) << BIT_SHIFT_H2C_HEAD_8821C) +#define BITS_H2C_HEAD_8821C \ + (BIT_MASK_H2C_HEAD_8821C << BIT_SHIFT_H2C_HEAD_8821C) +#define BIT_CLEAR_H2C_HEAD_8821C(x) ((x) & (~BITS_H2C_HEAD_8821C)) +#define BIT_GET_H2C_HEAD_8821C(x) \ + (((x) >> BIT_SHIFT_H2C_HEAD_8821C) & BIT_MASK_H2C_HEAD_8821C) +#define BIT_SET_H2C_HEAD_8821C(x, v) \ + (BIT_CLEAR_H2C_HEAD_8821C(x) | BIT_H2C_HEAD_8821C(v)) + +/* 2 REG_H2C_TAIL_8821C */ + +#define BIT_SHIFT_H2C_TAIL_8821C 0 +#define BIT_MASK_H2C_TAIL_8821C 0x3ffff +#define BIT_H2C_TAIL_8821C(x) \ + (((x) & BIT_MASK_H2C_TAIL_8821C) << BIT_SHIFT_H2C_TAIL_8821C) +#define BITS_H2C_TAIL_8821C \ + (BIT_MASK_H2C_TAIL_8821C << BIT_SHIFT_H2C_TAIL_8821C) +#define BIT_CLEAR_H2C_TAIL_8821C(x) ((x) & (~BITS_H2C_TAIL_8821C)) +#define BIT_GET_H2C_TAIL_8821C(x) \ + (((x) >> BIT_SHIFT_H2C_TAIL_8821C) & BIT_MASK_H2C_TAIL_8821C) +#define BIT_SET_H2C_TAIL_8821C(x, v) \ + (BIT_CLEAR_H2C_TAIL_8821C(x) | BIT_H2C_TAIL_8821C(v)) + +/* 2 REG_H2C_READ_ADDR_8821C */ + +#define BIT_SHIFT_H2C_READ_ADDR_8821C 0 +#define BIT_MASK_H2C_READ_ADDR_8821C 0x3ffff +#define BIT_H2C_READ_ADDR_8821C(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR_8821C) << BIT_SHIFT_H2C_READ_ADDR_8821C) +#define BITS_H2C_READ_ADDR_8821C \ + (BIT_MASK_H2C_READ_ADDR_8821C << BIT_SHIFT_H2C_READ_ADDR_8821C) +#define BIT_CLEAR_H2C_READ_ADDR_8821C(x) ((x) & (~BITS_H2C_READ_ADDR_8821C)) +#define BIT_GET_H2C_READ_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR_8821C) & BIT_MASK_H2C_READ_ADDR_8821C) +#define BIT_SET_H2C_READ_ADDR_8821C(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR_8821C(x) | BIT_H2C_READ_ADDR_8821C(v)) + +/* 2 REG_H2C_WR_ADDR_8821C */ + +#define BIT_SHIFT_H2C_WR_ADDR_8821C 0 +#define BIT_MASK_H2C_WR_ADDR_8821C 0x3ffff +#define BIT_H2C_WR_ADDR_8821C(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR_8821C) << BIT_SHIFT_H2C_WR_ADDR_8821C) +#define BITS_H2C_WR_ADDR_8821C \ + (BIT_MASK_H2C_WR_ADDR_8821C << BIT_SHIFT_H2C_WR_ADDR_8821C) +#define BIT_CLEAR_H2C_WR_ADDR_8821C(x) ((x) & (~BITS_H2C_WR_ADDR_8821C)) +#define BIT_GET_H2C_WR_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR_8821C) & BIT_MASK_H2C_WR_ADDR_8821C) +#define BIT_SET_H2C_WR_ADDR_8821C(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR_8821C(x) | BIT_H2C_WR_ADDR_8821C(v)) + +/* 2 REG_H2C_INFO_8821C */ +#define BIT_H2C_SPACE_VLD_8821C BIT(3) +#define BIT_H2C_WR_ADDR_RST_8821C BIT(2) + +#define BIT_SHIFT_H2C_LEN_SEL_8821C 0 +#define BIT_MASK_H2C_LEN_SEL_8821C 0x3 +#define BIT_H2C_LEN_SEL_8821C(x) \ + (((x) & BIT_MASK_H2C_LEN_SEL_8821C) << BIT_SHIFT_H2C_LEN_SEL_8821C) +#define BITS_H2C_LEN_SEL_8821C \ + (BIT_MASK_H2C_LEN_SEL_8821C << BIT_SHIFT_H2C_LEN_SEL_8821C) +#define BIT_CLEAR_H2C_LEN_SEL_8821C(x) ((x) & (~BITS_H2C_LEN_SEL_8821C)) +#define BIT_GET_H2C_LEN_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_H2C_LEN_SEL_8821C) & BIT_MASK_H2C_LEN_SEL_8821C) +#define BIT_SET_H2C_LEN_SEL_8821C(x, v) \ + (BIT_CLEAR_H2C_LEN_SEL_8821C(x) | BIT_H2C_LEN_SEL_8821C(v)) + +/* 2 REG_RXDMA_AGG_PG_TH_8821C */ +#define BIT_USB_RXDMA_AGG_EN_8821C BIT(31) +#define BIT_EN_PRE_CALC_8821C BIT(29) +#define BIT_RXAGG_SW_EN_8821C BIT(28) +#define BIT_RXAGG_SW_TRIG_8821C BIT(27) + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_PKT_NUM_WOL_8821C 16 +#define BIT_MASK_PKT_NUM_WOL_8821C 0xff +#define BIT_PKT_NUM_WOL_8821C(x) \ + (((x) & BIT_MASK_PKT_NUM_WOL_8821C) << BIT_SHIFT_PKT_NUM_WOL_8821C) +#define BITS_PKT_NUM_WOL_8821C \ + (BIT_MASK_PKT_NUM_WOL_8821C << BIT_SHIFT_PKT_NUM_WOL_8821C) +#define BIT_CLEAR_PKT_NUM_WOL_8821C(x) ((x) & (~BITS_PKT_NUM_WOL_8821C)) +#define BIT_GET_PKT_NUM_WOL_8821C(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_WOL_8821C) & BIT_MASK_PKT_NUM_WOL_8821C) +#define BIT_SET_PKT_NUM_WOL_8821C(x, v) \ + (BIT_CLEAR_PKT_NUM_WOL_8821C(x) | BIT_PKT_NUM_WOL_8821C(v)) + +#define BIT_SHIFT_DMA_AGG_TO_V1_8821C 8 +#define BIT_MASK_DMA_AGG_TO_V1_8821C 0xff +#define BIT_DMA_AGG_TO_V1_8821C(x) \ + (((x) & BIT_MASK_DMA_AGG_TO_V1_8821C) << BIT_SHIFT_DMA_AGG_TO_V1_8821C) +#define BITS_DMA_AGG_TO_V1_8821C \ + (BIT_MASK_DMA_AGG_TO_V1_8821C << BIT_SHIFT_DMA_AGG_TO_V1_8821C) +#define BIT_CLEAR_DMA_AGG_TO_V1_8821C(x) ((x) & (~BITS_DMA_AGG_TO_V1_8821C)) +#define BIT_GET_DMA_AGG_TO_V1_8821C(x) \ + (((x) >> BIT_SHIFT_DMA_AGG_TO_V1_8821C) & BIT_MASK_DMA_AGG_TO_V1_8821C) +#define BIT_SET_DMA_AGG_TO_V1_8821C(x, v) \ + (BIT_CLEAR_DMA_AGG_TO_V1_8821C(x) | BIT_DMA_AGG_TO_V1_8821C(v)) + +#define BIT_SHIFT_RXDMA_AGG_PG_TH_8821C 0 +#define BIT_MASK_RXDMA_AGG_PG_TH_8821C 0xff +#define BIT_RXDMA_AGG_PG_TH_8821C(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8821C) \ + << BIT_SHIFT_RXDMA_AGG_PG_TH_8821C) +#define BITS_RXDMA_AGG_PG_TH_8821C \ + (BIT_MASK_RXDMA_AGG_PG_TH_8821C << BIT_SHIFT_RXDMA_AGG_PG_TH_8821C) +#define BIT_CLEAR_RXDMA_AGG_PG_TH_8821C(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8821C)) +#define BIT_GET_RXDMA_AGG_PG_TH_8821C(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8821C) & \ + BIT_MASK_RXDMA_AGG_PG_TH_8821C) +#define BIT_SET_RXDMA_AGG_PG_TH_8821C(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH_8821C(x) | BIT_RXDMA_AGG_PG_TH_8821C(v)) + +/* 2 REG_RXPKT_NUM_8821C */ + +#define BIT_SHIFT_RXPKT_NUM_8821C 24 +#define BIT_MASK_RXPKT_NUM_8821C 0xff +#define BIT_RXPKT_NUM_8821C(x) \ + (((x) & BIT_MASK_RXPKT_NUM_8821C) << BIT_SHIFT_RXPKT_NUM_8821C) +#define BITS_RXPKT_NUM_8821C \ + (BIT_MASK_RXPKT_NUM_8821C << BIT_SHIFT_RXPKT_NUM_8821C) +#define BIT_CLEAR_RXPKT_NUM_8821C(x) ((x) & (~BITS_RXPKT_NUM_8821C)) +#define BIT_GET_RXPKT_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_8821C) & BIT_MASK_RXPKT_NUM_8821C) +#define BIT_SET_RXPKT_NUM_8821C(x, v) \ + (BIT_CLEAR_RXPKT_NUM_8821C(x) | BIT_RXPKT_NUM_8821C(v)) + +#define BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8821C 20 +#define BIT_MASK_FW_UPD_RDPTR19_TO_16_8821C 0xf +#define BIT_FW_UPD_RDPTR19_TO_16_8821C(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16_8821C) \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8821C) +#define BITS_FW_UPD_RDPTR19_TO_16_8821C \ + (BIT_MASK_FW_UPD_RDPTR19_TO_16_8821C \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8821C) +#define BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8821C(x) \ + ((x) & (~BITS_FW_UPD_RDPTR19_TO_16_8821C)) +#define BIT_GET_FW_UPD_RDPTR19_TO_16_8821C(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8821C) & \ + BIT_MASK_FW_UPD_RDPTR19_TO_16_8821C) +#define BIT_SET_FW_UPD_RDPTR19_TO_16_8821C(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8821C(x) | \ + BIT_FW_UPD_RDPTR19_TO_16_8821C(v)) + +#define BIT_RXDMA_REQ_8821C BIT(19) +#define BIT_RW_RELEASE_EN_8821C BIT(18) +#define BIT_RXDMA_IDLE_8821C BIT(17) +#define BIT_RXPKT_RELEASE_POLL_8821C BIT(16) + +#define BIT_SHIFT_FW_UPD_RDPTR_8821C 0 +#define BIT_MASK_FW_UPD_RDPTR_8821C 0xffff +#define BIT_FW_UPD_RDPTR_8821C(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR_8821C) << BIT_SHIFT_FW_UPD_RDPTR_8821C) +#define BITS_FW_UPD_RDPTR_8821C \ + (BIT_MASK_FW_UPD_RDPTR_8821C << BIT_SHIFT_FW_UPD_RDPTR_8821C) +#define BIT_CLEAR_FW_UPD_RDPTR_8821C(x) ((x) & (~BITS_FW_UPD_RDPTR_8821C)) +#define BIT_GET_FW_UPD_RDPTR_8821C(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR_8821C) & BIT_MASK_FW_UPD_RDPTR_8821C) +#define BIT_SET_FW_UPD_RDPTR_8821C(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR_8821C(x) | BIT_FW_UPD_RDPTR_8821C(v)) + +/* 2 REG_RXDMA_STATUS_8821C */ +#define BIT_C2H_PKT_OVF_8821C BIT(7) +#define BIT_AGG_CONFGI_ISSUE_8821C BIT(6) +#define BIT_FW_POLL_ISSUE_8821C BIT(5) +#define BIT_RX_DATA_UDN_8821C BIT(4) +#define BIT_RX_SFF_UDN_8821C BIT(3) +#define BIT_RX_SFF_OVF_8821C BIT(2) +#define BIT_RXPKT_OVF_8821C BIT(0) + +/* 2 REG_RXDMA_DPR_8821C */ + +#define BIT_SHIFT_RDE_DEBUG_8821C 0 +#define BIT_MASK_RDE_DEBUG_8821C 0xffffffffL +#define BIT_RDE_DEBUG_8821C(x) \ + (((x) & BIT_MASK_RDE_DEBUG_8821C) << BIT_SHIFT_RDE_DEBUG_8821C) +#define BITS_RDE_DEBUG_8821C \ + (BIT_MASK_RDE_DEBUG_8821C << BIT_SHIFT_RDE_DEBUG_8821C) +#define BIT_CLEAR_RDE_DEBUG_8821C(x) ((x) & (~BITS_RDE_DEBUG_8821C)) +#define BIT_GET_RDE_DEBUG_8821C(x) \ + (((x) >> BIT_SHIFT_RDE_DEBUG_8821C) & BIT_MASK_RDE_DEBUG_8821C) +#define BIT_SET_RDE_DEBUG_8821C(x, v) \ + (BIT_CLEAR_RDE_DEBUG_8821C(x) | BIT_RDE_DEBUG_8821C(v)) + +/* 2 REG_RXDMA_MODE_8821C */ + +#define BIT_SHIFT_PKTNUM_TH_V2_8821C 24 +#define BIT_MASK_PKTNUM_TH_V2_8821C 0x1f +#define BIT_PKTNUM_TH_V2_8821C(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V2_8821C) << BIT_SHIFT_PKTNUM_TH_V2_8821C) +#define BITS_PKTNUM_TH_V2_8821C \ + (BIT_MASK_PKTNUM_TH_V2_8821C << BIT_SHIFT_PKTNUM_TH_V2_8821C) +#define BIT_CLEAR_PKTNUM_TH_V2_8821C(x) ((x) & (~BITS_PKTNUM_TH_V2_8821C)) +#define BIT_GET_PKTNUM_TH_V2_8821C(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V2_8821C) & BIT_MASK_PKTNUM_TH_V2_8821C) +#define BIT_SET_PKTNUM_TH_V2_8821C(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V2_8821C(x) | BIT_PKTNUM_TH_V2_8821C(v)) + +#define BIT_TXBA_BREAK_USBAGG_8821C BIT(23) + +#define BIT_SHIFT_PKTLEN_PARA_8821C 16 +#define BIT_MASK_PKTLEN_PARA_8821C 0x7 +#define BIT_PKTLEN_PARA_8821C(x) \ + (((x) & BIT_MASK_PKTLEN_PARA_8821C) << BIT_SHIFT_PKTLEN_PARA_8821C) +#define BITS_PKTLEN_PARA_8821C \ + (BIT_MASK_PKTLEN_PARA_8821C << BIT_SHIFT_PKTLEN_PARA_8821C) +#define BIT_CLEAR_PKTLEN_PARA_8821C(x) ((x) & (~BITS_PKTLEN_PARA_8821C)) +#define BIT_GET_PKTLEN_PARA_8821C(x) \ + (((x) >> BIT_SHIFT_PKTLEN_PARA_8821C) & BIT_MASK_PKTLEN_PARA_8821C) +#define BIT_SET_PKTLEN_PARA_8821C(x, v) \ + (BIT_CLEAR_PKTLEN_PARA_8821C(x) | BIT_PKTLEN_PARA_8821C(v)) + +#define BIT_SHIFT_BURST_SIZE_8821C 4 +#define BIT_MASK_BURST_SIZE_8821C 0x3 +#define BIT_BURST_SIZE_8821C(x) \ + (((x) & BIT_MASK_BURST_SIZE_8821C) << BIT_SHIFT_BURST_SIZE_8821C) +#define BITS_BURST_SIZE_8821C \ + (BIT_MASK_BURST_SIZE_8821C << BIT_SHIFT_BURST_SIZE_8821C) +#define BIT_CLEAR_BURST_SIZE_8821C(x) ((x) & (~BITS_BURST_SIZE_8821C)) +#define BIT_GET_BURST_SIZE_8821C(x) \ + (((x) >> BIT_SHIFT_BURST_SIZE_8821C) & BIT_MASK_BURST_SIZE_8821C) +#define BIT_SET_BURST_SIZE_8821C(x, v) \ + (BIT_CLEAR_BURST_SIZE_8821C(x) | BIT_BURST_SIZE_8821C(v)) + +#define BIT_SHIFT_BURST_CNT_8821C 2 +#define BIT_MASK_BURST_CNT_8821C 0x3 +#define BIT_BURST_CNT_8821C(x) \ + (((x) & BIT_MASK_BURST_CNT_8821C) << BIT_SHIFT_BURST_CNT_8821C) +#define BITS_BURST_CNT_8821C \ + (BIT_MASK_BURST_CNT_8821C << BIT_SHIFT_BURST_CNT_8821C) +#define BIT_CLEAR_BURST_CNT_8821C(x) ((x) & (~BITS_BURST_CNT_8821C)) +#define BIT_GET_BURST_CNT_8821C(x) \ + (((x) >> BIT_SHIFT_BURST_CNT_8821C) & BIT_MASK_BURST_CNT_8821C) +#define BIT_SET_BURST_CNT_8821C(x, v) \ + (BIT_CLEAR_BURST_CNT_8821C(x) | BIT_BURST_CNT_8821C(v)) + +#define BIT_DMA_MODE_8821C BIT(1) + +/* 2 REG_C2H_PKT_8821C */ + +#define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8821C 24 +#define BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8821C 0xf +#define BIT_R_C2H_STR_ADDR_16_TO_19_8821C(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8821C) \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8821C) +#define BITS_R_C2H_STR_ADDR_16_TO_19_8821C \ + (BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8821C \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8821C) +#define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8821C(x) \ + ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19_8821C)) +#define BIT_GET_R_C2H_STR_ADDR_16_TO_19_8821C(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8821C) & \ + BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8821C) +#define BIT_SET_R_C2H_STR_ADDR_16_TO_19_8821C(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8821C(x) | \ + BIT_R_C2H_STR_ADDR_16_TO_19_8821C(v)) + +#define BIT_R_C2H_PKT_REQ_8821C BIT(16) + +#define BIT_SHIFT_R_C2H_STR_ADDR_8821C 0 +#define BIT_MASK_R_C2H_STR_ADDR_8821C 0xffff +#define BIT_R_C2H_STR_ADDR_8821C(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_8821C) \ + << BIT_SHIFT_R_C2H_STR_ADDR_8821C) +#define BITS_R_C2H_STR_ADDR_8821C \ + (BIT_MASK_R_C2H_STR_ADDR_8821C << BIT_SHIFT_R_C2H_STR_ADDR_8821C) +#define BIT_CLEAR_R_C2H_STR_ADDR_8821C(x) ((x) & (~BITS_R_C2H_STR_ADDR_8821C)) +#define BIT_GET_R_C2H_STR_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8821C) & \ + BIT_MASK_R_C2H_STR_ADDR_8821C) +#define BIT_SET_R_C2H_STR_ADDR_8821C(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_8821C(x) | BIT_R_C2H_STR_ADDR_8821C(v)) + +/* 2 REG_FWFF_C2H_8821C */ + +#define BIT_SHIFT_C2H_DMA_ADDR_8821C 0 +#define BIT_MASK_C2H_DMA_ADDR_8821C 0x3ffff +#define BIT_C2H_DMA_ADDR_8821C(x) \ + (((x) & BIT_MASK_C2H_DMA_ADDR_8821C) << BIT_SHIFT_C2H_DMA_ADDR_8821C) +#define BITS_C2H_DMA_ADDR_8821C \ + (BIT_MASK_C2H_DMA_ADDR_8821C << BIT_SHIFT_C2H_DMA_ADDR_8821C) +#define BIT_CLEAR_C2H_DMA_ADDR_8821C(x) ((x) & (~BITS_C2H_DMA_ADDR_8821C)) +#define BIT_GET_C2H_DMA_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_C2H_DMA_ADDR_8821C) & BIT_MASK_C2H_DMA_ADDR_8821C) +#define BIT_SET_C2H_DMA_ADDR_8821C(x, v) \ + (BIT_CLEAR_C2H_DMA_ADDR_8821C(x) | BIT_C2H_DMA_ADDR_8821C(v)) + +/* 2 REG_FWFF_CTRL_8821C */ +#define BIT_FWFF_DMAPKT_REQ_8821C BIT(31) + +#define BIT_SHIFT_FWFF_DMA_PKT_NUM_8821C 16 +#define BIT_MASK_FWFF_DMA_PKT_NUM_8821C 0xff +#define BIT_FWFF_DMA_PKT_NUM_8821C(x) \ + (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_8821C) \ + << BIT_SHIFT_FWFF_DMA_PKT_NUM_8821C) +#define BITS_FWFF_DMA_PKT_NUM_8821C \ + (BIT_MASK_FWFF_DMA_PKT_NUM_8821C << BIT_SHIFT_FWFF_DMA_PKT_NUM_8821C) +#define BIT_CLEAR_FWFF_DMA_PKT_NUM_8821C(x) \ + ((x) & (~BITS_FWFF_DMA_PKT_NUM_8821C)) +#define BIT_GET_FWFF_DMA_PKT_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_8821C) & \ + BIT_MASK_FWFF_DMA_PKT_NUM_8821C) +#define BIT_SET_FWFF_DMA_PKT_NUM_8821C(x, v) \ + (BIT_CLEAR_FWFF_DMA_PKT_NUM_8821C(x) | BIT_FWFF_DMA_PKT_NUM_8821C(v)) + +#define BIT_SHIFT_FWFF_STR_ADDR_8821C 0 +#define BIT_MASK_FWFF_STR_ADDR_8821C 0xffff +#define BIT_FWFF_STR_ADDR_8821C(x) \ + (((x) & BIT_MASK_FWFF_STR_ADDR_8821C) << BIT_SHIFT_FWFF_STR_ADDR_8821C) +#define BITS_FWFF_STR_ADDR_8821C \ + (BIT_MASK_FWFF_STR_ADDR_8821C << BIT_SHIFT_FWFF_STR_ADDR_8821C) +#define BIT_CLEAR_FWFF_STR_ADDR_8821C(x) ((x) & (~BITS_FWFF_STR_ADDR_8821C)) +#define BIT_GET_FWFF_STR_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_FWFF_STR_ADDR_8821C) & BIT_MASK_FWFF_STR_ADDR_8821C) +#define BIT_SET_FWFF_STR_ADDR_8821C(x, v) \ + (BIT_CLEAR_FWFF_STR_ADDR_8821C(x) | BIT_FWFF_STR_ADDR_8821C(v)) + +/* 2 REG_FWFF_PKT_INFO_8821C */ + +#define BIT_SHIFT_FWFF_PKT_QUEUED_8821C 16 +#define BIT_MASK_FWFF_PKT_QUEUED_8821C 0xff +#define BIT_FWFF_PKT_QUEUED_8821C(x) \ + (((x) & BIT_MASK_FWFF_PKT_QUEUED_8821C) \ + << BIT_SHIFT_FWFF_PKT_QUEUED_8821C) +#define BITS_FWFF_PKT_QUEUED_8821C \ + (BIT_MASK_FWFF_PKT_QUEUED_8821C << BIT_SHIFT_FWFF_PKT_QUEUED_8821C) +#define BIT_CLEAR_FWFF_PKT_QUEUED_8821C(x) ((x) & (~BITS_FWFF_PKT_QUEUED_8821C)) +#define BIT_GET_FWFF_PKT_QUEUED_8821C(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_8821C) & \ + BIT_MASK_FWFF_PKT_QUEUED_8821C) +#define BIT_SET_FWFF_PKT_QUEUED_8821C(x, v) \ + (BIT_CLEAR_FWFF_PKT_QUEUED_8821C(x) | BIT_FWFF_PKT_QUEUED_8821C(v)) + +#define BIT_SHIFT_FWFF_PKT_STR_ADDR_8821C 0 +#define BIT_MASK_FWFF_PKT_STR_ADDR_8821C 0xffff +#define BIT_FWFF_PKT_STR_ADDR_8821C(x) \ + (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_8821C) \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_8821C) +#define BITS_FWFF_PKT_STR_ADDR_8821C \ + (BIT_MASK_FWFF_PKT_STR_ADDR_8821C << BIT_SHIFT_FWFF_PKT_STR_ADDR_8821C) +#define BIT_CLEAR_FWFF_PKT_STR_ADDR_8821C(x) \ + ((x) & (~BITS_FWFF_PKT_STR_ADDR_8821C)) +#define BIT_GET_FWFF_PKT_STR_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_8821C) & \ + BIT_MASK_FWFF_PKT_STR_ADDR_8821C) +#define BIT_SET_FWFF_PKT_STR_ADDR_8821C(x, v) \ + (BIT_CLEAR_FWFF_PKT_STR_ADDR_8821C(x) | BIT_FWFF_PKT_STR_ADDR_8821C(v)) + +/* 2 REG_DDMA_CH0SA_8821C */ + +#define BIT_SHIFT_DDMACH0_SA_8821C 0 +#define BIT_MASK_DDMACH0_SA_8821C 0xffffffffL +#define BIT_DDMACH0_SA_8821C(x) \ + (((x) & BIT_MASK_DDMACH0_SA_8821C) << BIT_SHIFT_DDMACH0_SA_8821C) +#define BITS_DDMACH0_SA_8821C \ + (BIT_MASK_DDMACH0_SA_8821C << BIT_SHIFT_DDMACH0_SA_8821C) +#define BIT_CLEAR_DDMACH0_SA_8821C(x) ((x) & (~BITS_DDMACH0_SA_8821C)) +#define BIT_GET_DDMACH0_SA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH0_SA_8821C) & BIT_MASK_DDMACH0_SA_8821C) +#define BIT_SET_DDMACH0_SA_8821C(x, v) \ + (BIT_CLEAR_DDMACH0_SA_8821C(x) | BIT_DDMACH0_SA_8821C(v)) + +/* 2 REG_DDMA_CH0DA_8821C */ + +#define BIT_SHIFT_DDMACH0_DA_8821C 0 +#define BIT_MASK_DDMACH0_DA_8821C 0xffffffffL +#define BIT_DDMACH0_DA_8821C(x) \ + (((x) & BIT_MASK_DDMACH0_DA_8821C) << BIT_SHIFT_DDMACH0_DA_8821C) +#define BITS_DDMACH0_DA_8821C \ + (BIT_MASK_DDMACH0_DA_8821C << BIT_SHIFT_DDMACH0_DA_8821C) +#define BIT_CLEAR_DDMACH0_DA_8821C(x) ((x) & (~BITS_DDMACH0_DA_8821C)) +#define BIT_GET_DDMACH0_DA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DA_8821C) & BIT_MASK_DDMACH0_DA_8821C) +#define BIT_SET_DDMACH0_DA_8821C(x, v) \ + (BIT_CLEAR_DDMACH0_DA_8821C(x) | BIT_DDMACH0_DA_8821C(v)) + +/* 2 REG_DDMA_CH0CTRL_8821C */ +#define BIT_DDMACH0_OWN_8821C BIT(31) +#define BIT_DDMACH0_IDMEM_ERR_8821C BIT(30) +#define BIT_DDMACH0_CHKSUM_EN_8821C BIT(29) +#define BIT_DDMACH0_DA_W_DISABLE_8821C BIT(28) +#define BIT_DDMACH0_CHKSUM_STS_8821C BIT(27) +#define BIT_DDMACH0_DDMA_MODE_8821C BIT(26) +#define BIT_DDMACH0_RESET_CHKSUM_STS_8821C BIT(25) +#define BIT_DDMACH0_CHKSUM_CONT_8821C BIT(24) + +#define BIT_SHIFT_DDMACH0_DLEN_8821C 0 +#define BIT_MASK_DDMACH0_DLEN_8821C 0x3ffff +#define BIT_DDMACH0_DLEN_8821C(x) \ + (((x) & BIT_MASK_DDMACH0_DLEN_8821C) << BIT_SHIFT_DDMACH0_DLEN_8821C) +#define BITS_DDMACH0_DLEN_8821C \ + (BIT_MASK_DDMACH0_DLEN_8821C << BIT_SHIFT_DDMACH0_DLEN_8821C) +#define BIT_CLEAR_DDMACH0_DLEN_8821C(x) ((x) & (~BITS_DDMACH0_DLEN_8821C)) +#define BIT_GET_DDMACH0_DLEN_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DLEN_8821C) & BIT_MASK_DDMACH0_DLEN_8821C) +#define BIT_SET_DDMACH0_DLEN_8821C(x, v) \ + (BIT_CLEAR_DDMACH0_DLEN_8821C(x) | BIT_DDMACH0_DLEN_8821C(v)) + +/* 2 REG_DDMA_CH1SA_8821C */ + +#define BIT_SHIFT_DDMACH1_SA_8821C 0 +#define BIT_MASK_DDMACH1_SA_8821C 0xffffffffL +#define BIT_DDMACH1_SA_8821C(x) \ + (((x) & BIT_MASK_DDMACH1_SA_8821C) << BIT_SHIFT_DDMACH1_SA_8821C) +#define BITS_DDMACH1_SA_8821C \ + (BIT_MASK_DDMACH1_SA_8821C << BIT_SHIFT_DDMACH1_SA_8821C) +#define BIT_CLEAR_DDMACH1_SA_8821C(x) ((x) & (~BITS_DDMACH1_SA_8821C)) +#define BIT_GET_DDMACH1_SA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH1_SA_8821C) & BIT_MASK_DDMACH1_SA_8821C) +#define BIT_SET_DDMACH1_SA_8821C(x, v) \ + (BIT_CLEAR_DDMACH1_SA_8821C(x) | BIT_DDMACH1_SA_8821C(v)) + +/* 2 REG_DDMA_CH1DA_8821C */ + +#define BIT_SHIFT_DDMACH1_DA_8821C 0 +#define BIT_MASK_DDMACH1_DA_8821C 0xffffffffL +#define BIT_DDMACH1_DA_8821C(x) \ + (((x) & BIT_MASK_DDMACH1_DA_8821C) << BIT_SHIFT_DDMACH1_DA_8821C) +#define BITS_DDMACH1_DA_8821C \ + (BIT_MASK_DDMACH1_DA_8821C << BIT_SHIFT_DDMACH1_DA_8821C) +#define BIT_CLEAR_DDMACH1_DA_8821C(x) ((x) & (~BITS_DDMACH1_DA_8821C)) +#define BIT_GET_DDMACH1_DA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DA_8821C) & BIT_MASK_DDMACH1_DA_8821C) +#define BIT_SET_DDMACH1_DA_8821C(x, v) \ + (BIT_CLEAR_DDMACH1_DA_8821C(x) | BIT_DDMACH1_DA_8821C(v)) + +/* 2 REG_DDMA_CH1CTRL_8821C */ +#define BIT_DDMACH1_OWN_8821C BIT(31) +#define BIT_DDMACH1_IDMEM_ERR_8821C BIT(30) +#define BIT_DDMACH1_CHKSUM_EN_8821C BIT(29) +#define BIT_DDMACH1_DA_W_DISABLE_8821C BIT(28) +#define BIT_DDMACH1_CHKSUM_STS_8821C BIT(27) +#define BIT_DDMACH1_DDMA_MODE_8821C BIT(26) +#define BIT_DDMACH1_RESET_CHKSUM_STS_8821C BIT(25) +#define BIT_DDMACH1_CHKSUM_CONT_8821C BIT(24) + +#define BIT_SHIFT_DDMACH1_DLEN_8821C 0 +#define BIT_MASK_DDMACH1_DLEN_8821C 0x3ffff +#define BIT_DDMACH1_DLEN_8821C(x) \ + (((x) & BIT_MASK_DDMACH1_DLEN_8821C) << BIT_SHIFT_DDMACH1_DLEN_8821C) +#define BITS_DDMACH1_DLEN_8821C \ + (BIT_MASK_DDMACH1_DLEN_8821C << BIT_SHIFT_DDMACH1_DLEN_8821C) +#define BIT_CLEAR_DDMACH1_DLEN_8821C(x) ((x) & (~BITS_DDMACH1_DLEN_8821C)) +#define BIT_GET_DDMACH1_DLEN_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DLEN_8821C) & BIT_MASK_DDMACH1_DLEN_8821C) +#define BIT_SET_DDMACH1_DLEN_8821C(x, v) \ + (BIT_CLEAR_DDMACH1_DLEN_8821C(x) | BIT_DDMACH1_DLEN_8821C(v)) + +/* 2 REG_DDMA_CH2SA_8821C */ + +#define BIT_SHIFT_DDMACH2_SA_8821C 0 +#define BIT_MASK_DDMACH2_SA_8821C 0xffffffffL +#define BIT_DDMACH2_SA_8821C(x) \ + (((x) & BIT_MASK_DDMACH2_SA_8821C) << BIT_SHIFT_DDMACH2_SA_8821C) +#define BITS_DDMACH2_SA_8821C \ + (BIT_MASK_DDMACH2_SA_8821C << BIT_SHIFT_DDMACH2_SA_8821C) +#define BIT_CLEAR_DDMACH2_SA_8821C(x) ((x) & (~BITS_DDMACH2_SA_8821C)) +#define BIT_GET_DDMACH2_SA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH2_SA_8821C) & BIT_MASK_DDMACH2_SA_8821C) +#define BIT_SET_DDMACH2_SA_8821C(x, v) \ + (BIT_CLEAR_DDMACH2_SA_8821C(x) | BIT_DDMACH2_SA_8821C(v)) + +/* 2 REG_DDMA_CH2DA_8821C */ + +#define BIT_SHIFT_DDMACH2_DA_8821C 0 +#define BIT_MASK_DDMACH2_DA_8821C 0xffffffffL +#define BIT_DDMACH2_DA_8821C(x) \ + (((x) & BIT_MASK_DDMACH2_DA_8821C) << BIT_SHIFT_DDMACH2_DA_8821C) +#define BITS_DDMACH2_DA_8821C \ + (BIT_MASK_DDMACH2_DA_8821C << BIT_SHIFT_DDMACH2_DA_8821C) +#define BIT_CLEAR_DDMACH2_DA_8821C(x) ((x) & (~BITS_DDMACH2_DA_8821C)) +#define BIT_GET_DDMACH2_DA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DA_8821C) & BIT_MASK_DDMACH2_DA_8821C) +#define BIT_SET_DDMACH2_DA_8821C(x, v) \ + (BIT_CLEAR_DDMACH2_DA_8821C(x) | BIT_DDMACH2_DA_8821C(v)) + +/* 2 REG_DDMA_CH2CTRL_8821C */ +#define BIT_DDMACH2_OWN_8821C BIT(31) +#define BIT_DDMACH2_IDMEM_ERR_8821C BIT(30) +#define BIT_DDMACH2_CHKSUM_EN_8821C BIT(29) +#define BIT_DDMACH2_DA_W_DISABLE_8821C BIT(28) +#define BIT_DDMACH2_CHKSUM_STS_8821C BIT(27) +#define BIT_DDMACH2_DDMA_MODE_8821C BIT(26) +#define BIT_DDMACH2_RESET_CHKSUM_STS_8821C BIT(25) +#define BIT_DDMACH2_CHKSUM_CONT_8821C BIT(24) + +#define BIT_SHIFT_DDMACH2_DLEN_8821C 0 +#define BIT_MASK_DDMACH2_DLEN_8821C 0x3ffff +#define BIT_DDMACH2_DLEN_8821C(x) \ + (((x) & BIT_MASK_DDMACH2_DLEN_8821C) << BIT_SHIFT_DDMACH2_DLEN_8821C) +#define BITS_DDMACH2_DLEN_8821C \ + (BIT_MASK_DDMACH2_DLEN_8821C << BIT_SHIFT_DDMACH2_DLEN_8821C) +#define BIT_CLEAR_DDMACH2_DLEN_8821C(x) ((x) & (~BITS_DDMACH2_DLEN_8821C)) +#define BIT_GET_DDMACH2_DLEN_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DLEN_8821C) & BIT_MASK_DDMACH2_DLEN_8821C) +#define BIT_SET_DDMACH2_DLEN_8821C(x, v) \ + (BIT_CLEAR_DDMACH2_DLEN_8821C(x) | BIT_DDMACH2_DLEN_8821C(v)) + +/* 2 REG_DDMA_CH3SA_8821C */ + +#define BIT_SHIFT_DDMACH3_SA_8821C 0 +#define BIT_MASK_DDMACH3_SA_8821C 0xffffffffL +#define BIT_DDMACH3_SA_8821C(x) \ + (((x) & BIT_MASK_DDMACH3_SA_8821C) << BIT_SHIFT_DDMACH3_SA_8821C) +#define BITS_DDMACH3_SA_8821C \ + (BIT_MASK_DDMACH3_SA_8821C << BIT_SHIFT_DDMACH3_SA_8821C) +#define BIT_CLEAR_DDMACH3_SA_8821C(x) ((x) & (~BITS_DDMACH3_SA_8821C)) +#define BIT_GET_DDMACH3_SA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH3_SA_8821C) & BIT_MASK_DDMACH3_SA_8821C) +#define BIT_SET_DDMACH3_SA_8821C(x, v) \ + (BIT_CLEAR_DDMACH3_SA_8821C(x) | BIT_DDMACH3_SA_8821C(v)) + +/* 2 REG_DDMA_CH3DA_8821C */ + +#define BIT_SHIFT_DDMACH3_DA_8821C 0 +#define BIT_MASK_DDMACH3_DA_8821C 0xffffffffL +#define BIT_DDMACH3_DA_8821C(x) \ + (((x) & BIT_MASK_DDMACH3_DA_8821C) << BIT_SHIFT_DDMACH3_DA_8821C) +#define BITS_DDMACH3_DA_8821C \ + (BIT_MASK_DDMACH3_DA_8821C << BIT_SHIFT_DDMACH3_DA_8821C) +#define BIT_CLEAR_DDMACH3_DA_8821C(x) ((x) & (~BITS_DDMACH3_DA_8821C)) +#define BIT_GET_DDMACH3_DA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DA_8821C) & BIT_MASK_DDMACH3_DA_8821C) +#define BIT_SET_DDMACH3_DA_8821C(x, v) \ + (BIT_CLEAR_DDMACH3_DA_8821C(x) | BIT_DDMACH3_DA_8821C(v)) + +/* 2 REG_DDMA_CH3CTRL_8821C */ +#define BIT_DDMACH3_OWN_8821C BIT(31) +#define BIT_DDMACH3_IDMEM_ERR_8821C BIT(30) +#define BIT_DDMACH3_CHKSUM_EN_8821C BIT(29) +#define BIT_DDMACH3_DA_W_DISABLE_8821C BIT(28) +#define BIT_DDMACH3_CHKSUM_STS_8821C BIT(27) +#define BIT_DDMACH3_DDMA_MODE_8821C BIT(26) +#define BIT_DDMACH3_RESET_CHKSUM_STS_8821C BIT(25) +#define BIT_DDMACH3_CHKSUM_CONT_8821C BIT(24) + +#define BIT_SHIFT_DDMACH3_DLEN_8821C 0 +#define BIT_MASK_DDMACH3_DLEN_8821C 0x3ffff +#define BIT_DDMACH3_DLEN_8821C(x) \ + (((x) & BIT_MASK_DDMACH3_DLEN_8821C) << BIT_SHIFT_DDMACH3_DLEN_8821C) +#define BITS_DDMACH3_DLEN_8821C \ + (BIT_MASK_DDMACH3_DLEN_8821C << BIT_SHIFT_DDMACH3_DLEN_8821C) +#define BIT_CLEAR_DDMACH3_DLEN_8821C(x) ((x) & (~BITS_DDMACH3_DLEN_8821C)) +#define BIT_GET_DDMACH3_DLEN_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DLEN_8821C) & BIT_MASK_DDMACH3_DLEN_8821C) +#define BIT_SET_DDMACH3_DLEN_8821C(x, v) \ + (BIT_CLEAR_DDMACH3_DLEN_8821C(x) | BIT_DDMACH3_DLEN_8821C(v)) + +/* 2 REG_DDMA_CH4SA_8821C */ + +#define BIT_SHIFT_DDMACH4_SA_8821C 0 +#define BIT_MASK_DDMACH4_SA_8821C 0xffffffffL +#define BIT_DDMACH4_SA_8821C(x) \ + (((x) & BIT_MASK_DDMACH4_SA_8821C) << BIT_SHIFT_DDMACH4_SA_8821C) +#define BITS_DDMACH4_SA_8821C \ + (BIT_MASK_DDMACH4_SA_8821C << BIT_SHIFT_DDMACH4_SA_8821C) +#define BIT_CLEAR_DDMACH4_SA_8821C(x) ((x) & (~BITS_DDMACH4_SA_8821C)) +#define BIT_GET_DDMACH4_SA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH4_SA_8821C) & BIT_MASK_DDMACH4_SA_8821C) +#define BIT_SET_DDMACH4_SA_8821C(x, v) \ + (BIT_CLEAR_DDMACH4_SA_8821C(x) | BIT_DDMACH4_SA_8821C(v)) + +/* 2 REG_DDMA_CH4DA_8821C */ + +#define BIT_SHIFT_DDMACH4_DA_8821C 0 +#define BIT_MASK_DDMACH4_DA_8821C 0xffffffffL +#define BIT_DDMACH4_DA_8821C(x) \ + (((x) & BIT_MASK_DDMACH4_DA_8821C) << BIT_SHIFT_DDMACH4_DA_8821C) +#define BITS_DDMACH4_DA_8821C \ + (BIT_MASK_DDMACH4_DA_8821C << BIT_SHIFT_DDMACH4_DA_8821C) +#define BIT_CLEAR_DDMACH4_DA_8821C(x) ((x) & (~BITS_DDMACH4_DA_8821C)) +#define BIT_GET_DDMACH4_DA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DA_8821C) & BIT_MASK_DDMACH4_DA_8821C) +#define BIT_SET_DDMACH4_DA_8821C(x, v) \ + (BIT_CLEAR_DDMACH4_DA_8821C(x) | BIT_DDMACH4_DA_8821C(v)) + +/* 2 REG_DDMA_CH4CTRL_8821C */ +#define BIT_DDMACH4_OWN_8821C BIT(31) +#define BIT_DDMACH4_IDMEM_ERR_8821C BIT(30) +#define BIT_DDMACH4_CHKSUM_EN_8821C BIT(29) +#define BIT_DDMACH4_DA_W_DISABLE_8821C BIT(28) +#define BIT_DDMACH4_CHKSUM_STS_8821C BIT(27) +#define BIT_DDMACH4_DDMA_MODE_8821C BIT(26) +#define BIT_DDMACH4_RESET_CHKSUM_STS_8821C BIT(25) +#define BIT_DDMACH4_CHKSUM_CONT_8821C BIT(24) + +#define BIT_SHIFT_DDMACH4_DLEN_8821C 0 +#define BIT_MASK_DDMACH4_DLEN_8821C 0x3ffff +#define BIT_DDMACH4_DLEN_8821C(x) \ + (((x) & BIT_MASK_DDMACH4_DLEN_8821C) << BIT_SHIFT_DDMACH4_DLEN_8821C) +#define BITS_DDMACH4_DLEN_8821C \ + (BIT_MASK_DDMACH4_DLEN_8821C << BIT_SHIFT_DDMACH4_DLEN_8821C) +#define BIT_CLEAR_DDMACH4_DLEN_8821C(x) ((x) & (~BITS_DDMACH4_DLEN_8821C)) +#define BIT_GET_DDMACH4_DLEN_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DLEN_8821C) & BIT_MASK_DDMACH4_DLEN_8821C) +#define BIT_SET_DDMACH4_DLEN_8821C(x, v) \ + (BIT_CLEAR_DDMACH4_DLEN_8821C(x) | BIT_DDMACH4_DLEN_8821C(v)) + +/* 2 REG_DDMA_CH5SA_8821C */ + +#define BIT_SHIFT_DDMACH5_SA_8821C 0 +#define BIT_MASK_DDMACH5_SA_8821C 0xffffffffL +#define BIT_DDMACH5_SA_8821C(x) \ + (((x) & BIT_MASK_DDMACH5_SA_8821C) << BIT_SHIFT_DDMACH5_SA_8821C) +#define BITS_DDMACH5_SA_8821C \ + (BIT_MASK_DDMACH5_SA_8821C << BIT_SHIFT_DDMACH5_SA_8821C) +#define BIT_CLEAR_DDMACH5_SA_8821C(x) ((x) & (~BITS_DDMACH5_SA_8821C)) +#define BIT_GET_DDMACH5_SA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH5_SA_8821C) & BIT_MASK_DDMACH5_SA_8821C) +#define BIT_SET_DDMACH5_SA_8821C(x, v) \ + (BIT_CLEAR_DDMACH5_SA_8821C(x) | BIT_DDMACH5_SA_8821C(v)) + +/* 2 REG_DDMA_CH5DA_8821C */ + +#define BIT_SHIFT_DDMACH5_DA_8821C 0 +#define BIT_MASK_DDMACH5_DA_8821C 0xffffffffL +#define BIT_DDMACH5_DA_8821C(x) \ + (((x) & BIT_MASK_DDMACH5_DA_8821C) << BIT_SHIFT_DDMACH5_DA_8821C) +#define BITS_DDMACH5_DA_8821C \ + (BIT_MASK_DDMACH5_DA_8821C << BIT_SHIFT_DDMACH5_DA_8821C) +#define BIT_CLEAR_DDMACH5_DA_8821C(x) ((x) & (~BITS_DDMACH5_DA_8821C)) +#define BIT_GET_DDMACH5_DA_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DA_8821C) & BIT_MASK_DDMACH5_DA_8821C) +#define BIT_SET_DDMACH5_DA_8821C(x, v) \ + (BIT_CLEAR_DDMACH5_DA_8821C(x) | BIT_DDMACH5_DA_8821C(v)) + +/* 2 REG_DDMA_CH5CTRL_8821C */ +#define BIT_DDMACH5_OWN_8821C BIT(31) +#define BIT_DDMACH5_IDMEM_ERR_8821C BIT(30) +#define BIT_DDMACH5_CHKSUM_EN_8821C BIT(29) +#define BIT_DDMACH5_DA_W_DISABLE_8821C BIT(28) +#define BIT_DDMACH5_CHKSUM_STS_8821C BIT(27) +#define BIT_DDMACH5_DDMA_MODE_8821C BIT(26) +#define BIT_DDMACH5_RESET_CHKSUM_STS_8821C BIT(25) +#define BIT_DDMACH5_CHKSUM_CONT_8821C BIT(24) + +#define BIT_SHIFT_DDMACH5_DLEN_8821C 0 +#define BIT_MASK_DDMACH5_DLEN_8821C 0x3ffff +#define BIT_DDMACH5_DLEN_8821C(x) \ + (((x) & BIT_MASK_DDMACH5_DLEN_8821C) << BIT_SHIFT_DDMACH5_DLEN_8821C) +#define BITS_DDMACH5_DLEN_8821C \ + (BIT_MASK_DDMACH5_DLEN_8821C << BIT_SHIFT_DDMACH5_DLEN_8821C) +#define BIT_CLEAR_DDMACH5_DLEN_8821C(x) ((x) & (~BITS_DDMACH5_DLEN_8821C)) +#define BIT_GET_DDMACH5_DLEN_8821C(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DLEN_8821C) & BIT_MASK_DDMACH5_DLEN_8821C) +#define BIT_SET_DDMACH5_DLEN_8821C(x, v) \ + (BIT_CLEAR_DDMACH5_DLEN_8821C(x) | BIT_DDMACH5_DLEN_8821C(v)) + +/* 2 REG_DDMA_INT_MSK_8821C */ +#define BIT_DDMACH5_MSK_8821C BIT(5) +#define BIT_DDMACH4_MSK_8821C BIT(4) +#define BIT_DDMACH3_MSK_8821C BIT(3) +#define BIT_DDMACH2_MSK_8821C BIT(2) +#define BIT_DDMACH1_MSK_8821C BIT(1) +#define BIT_DDMACH0_MSK_8821C BIT(0) + +/* 2 REG_DDMA_CHSTATUS_8821C */ +#define BIT_DDMACH5_BUSY_8821C BIT(5) +#define BIT_DDMACH4_BUSY_8821C BIT(4) +#define BIT_DDMACH3_BUSY_8821C BIT(3) +#define BIT_DDMACH2_BUSY_8821C BIT(2) +#define BIT_DDMACH1_BUSY_8821C BIT(1) +#define BIT_DDMACH0_BUSY_8821C BIT(0) + +/* 2 REG_DDMA_CHKSUM_8821C */ + +#define BIT_SHIFT_IDDMA0_CHKSUM_8821C 0 +#define BIT_MASK_IDDMA0_CHKSUM_8821C 0xffff +#define BIT_IDDMA0_CHKSUM_8821C(x) \ + (((x) & BIT_MASK_IDDMA0_CHKSUM_8821C) << BIT_SHIFT_IDDMA0_CHKSUM_8821C) +#define BITS_IDDMA0_CHKSUM_8821C \ + (BIT_MASK_IDDMA0_CHKSUM_8821C << BIT_SHIFT_IDDMA0_CHKSUM_8821C) +#define BIT_CLEAR_IDDMA0_CHKSUM_8821C(x) ((x) & (~BITS_IDDMA0_CHKSUM_8821C)) +#define BIT_GET_IDDMA0_CHKSUM_8821C(x) \ + (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8821C) & BIT_MASK_IDDMA0_CHKSUM_8821C) +#define BIT_SET_IDDMA0_CHKSUM_8821C(x, v) \ + (BIT_CLEAR_IDDMA0_CHKSUM_8821C(x) | BIT_IDDMA0_CHKSUM_8821C(v)) + +/* 2 REG_DDMA_MONITOR_8821C */ +#define BIT_IDDMA0_PERMU_UNDERFLOW_8821C BIT(14) +#define BIT_IDDMA0_FIFO_UNDERFLOW_8821C BIT(13) +#define BIT_IDDMA0_FIFO_OVERFLOW_8821C BIT(12) +#define BIT_CH5_ERR_8821C BIT(5) +#define BIT_CH4_ERR_8821C BIT(4) +#define BIT_CH3_ERR_8821C BIT(3) +#define BIT_CH2_ERR_8821C BIT(2) +#define BIT_CH1_ERR_8821C BIT(1) +#define BIT_CH0_ERR_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_PCIE_CTRL_8821C */ +#define BIT_PCIEIO_PERSTB_SEL_8821C BIT(31) + +#define BIT_SHIFT_PCIE_MAX_RXDMA_8821C 28 +#define BIT_MASK_PCIE_MAX_RXDMA_8821C 0x7 +#define BIT_PCIE_MAX_RXDMA_8821C(x) \ + (((x) & BIT_MASK_PCIE_MAX_RXDMA_8821C) \ + << BIT_SHIFT_PCIE_MAX_RXDMA_8821C) +#define BITS_PCIE_MAX_RXDMA_8821C \ + (BIT_MASK_PCIE_MAX_RXDMA_8821C << BIT_SHIFT_PCIE_MAX_RXDMA_8821C) +#define BIT_CLEAR_PCIE_MAX_RXDMA_8821C(x) ((x) & (~BITS_PCIE_MAX_RXDMA_8821C)) +#define BIT_GET_PCIE_MAX_RXDMA_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA_8821C) & \ + BIT_MASK_PCIE_MAX_RXDMA_8821C) +#define BIT_SET_PCIE_MAX_RXDMA_8821C(x, v) \ + (BIT_CLEAR_PCIE_MAX_RXDMA_8821C(x) | BIT_PCIE_MAX_RXDMA_8821C(v)) + +#define BIT_MULRW_8821C BIT(27) + +#define BIT_SHIFT_PCIE_MAX_TXDMA_8821C 24 +#define BIT_MASK_PCIE_MAX_TXDMA_8821C 0x7 +#define BIT_PCIE_MAX_TXDMA_8821C(x) \ + (((x) & BIT_MASK_PCIE_MAX_TXDMA_8821C) \ + << BIT_SHIFT_PCIE_MAX_TXDMA_8821C) +#define BITS_PCIE_MAX_TXDMA_8821C \ + (BIT_MASK_PCIE_MAX_TXDMA_8821C << BIT_SHIFT_PCIE_MAX_TXDMA_8821C) +#define BIT_CLEAR_PCIE_MAX_TXDMA_8821C(x) ((x) & (~BITS_PCIE_MAX_TXDMA_8821C)) +#define BIT_GET_PCIE_MAX_TXDMA_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA_8821C) & \ + BIT_MASK_PCIE_MAX_TXDMA_8821C) +#define BIT_SET_PCIE_MAX_TXDMA_8821C(x, v) \ + (BIT_CLEAR_PCIE_MAX_TXDMA_8821C(x) | BIT_PCIE_MAX_TXDMA_8821C(v)) + +#define BIT_EN_CPL_TIMEOUT_PS_8821C BIT(22) +#define BIT_REG_TXDMA_FAIL_PS_8821C BIT(21) +#define BIT_PCIE_RST_TRXDMA_INTF_8821C BIT(20) +#define BIT_EN_HWENTR_L1_8821C BIT(19) +#define BIT_EN_ADV_CLKGATE_8821C BIT(18) +#define BIT_PCIE_EN_SWENT_L23_8821C BIT(17) +#define BIT_PCIE_EN_HWEXT_L1_8821C BIT(16) +#define BIT_RX_CLOSE_EN_8821C BIT(15) +#define BIT_STOP_BCNQ_8821C BIT(14) +#define BIT_STOP_MGQ_8821C BIT(13) +#define BIT_STOP_VOQ_8821C BIT(12) +#define BIT_STOP_VIQ_8821C BIT(11) +#define BIT_STOP_BEQ_8821C BIT(10) +#define BIT_STOP_BKQ_8821C BIT(9) +#define BIT_STOP_RXQ_8821C BIT(8) +#define BIT_STOP_HI7Q_8821C BIT(7) +#define BIT_STOP_HI6Q_8821C BIT(6) +#define BIT_STOP_HI5Q_8821C BIT(5) +#define BIT_STOP_HI4Q_8821C BIT(4) +#define BIT_STOP_HI3Q_8821C BIT(3) +#define BIT_STOP_HI2Q_8821C BIT(2) +#define BIT_STOP_HI1Q_8821C BIT(1) +#define BIT_STOP_HI0Q_8821C BIT(0) + +/* 2 REG_INT_MIG_8821C */ + +#define BIT_SHIFT_TXTTIMER_MATCH_NUM_8821C 28 +#define BIT_MASK_TXTTIMER_MATCH_NUM_8821C 0xf +#define BIT_TXTTIMER_MATCH_NUM_8821C(x) \ + (((x) & BIT_MASK_TXTTIMER_MATCH_NUM_8821C) \ + << BIT_SHIFT_TXTTIMER_MATCH_NUM_8821C) +#define BITS_TXTTIMER_MATCH_NUM_8821C \ + (BIT_MASK_TXTTIMER_MATCH_NUM_8821C \ + << BIT_SHIFT_TXTTIMER_MATCH_NUM_8821C) +#define BIT_CLEAR_TXTTIMER_MATCH_NUM_8821C(x) \ + ((x) & (~BITS_TXTTIMER_MATCH_NUM_8821C)) +#define BIT_GET_TXTTIMER_MATCH_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_TXTTIMER_MATCH_NUM_8821C) & \ + BIT_MASK_TXTTIMER_MATCH_NUM_8821C) +#define BIT_SET_TXTTIMER_MATCH_NUM_8821C(x, v) \ + (BIT_CLEAR_TXTTIMER_MATCH_NUM_8821C(x) | \ + BIT_TXTTIMER_MATCH_NUM_8821C(v)) + +#define BIT_SHIFT_TXPKT_NUM_MATCH_8821C 24 +#define BIT_MASK_TXPKT_NUM_MATCH_8821C 0xf +#define BIT_TXPKT_NUM_MATCH_8821C(x) \ + (((x) & BIT_MASK_TXPKT_NUM_MATCH_8821C) \ + << BIT_SHIFT_TXPKT_NUM_MATCH_8821C) +#define BITS_TXPKT_NUM_MATCH_8821C \ + (BIT_MASK_TXPKT_NUM_MATCH_8821C << BIT_SHIFT_TXPKT_NUM_MATCH_8821C) +#define BIT_CLEAR_TXPKT_NUM_MATCH_8821C(x) ((x) & (~BITS_TXPKT_NUM_MATCH_8821C)) +#define BIT_GET_TXPKT_NUM_MATCH_8821C(x) \ + (((x) >> BIT_SHIFT_TXPKT_NUM_MATCH_8821C) & \ + BIT_MASK_TXPKT_NUM_MATCH_8821C) +#define BIT_SET_TXPKT_NUM_MATCH_8821C(x, v) \ + (BIT_CLEAR_TXPKT_NUM_MATCH_8821C(x) | BIT_TXPKT_NUM_MATCH_8821C(v)) + +#define BIT_SHIFT_RXTTIMER_MATCH_NUM_8821C 20 +#define BIT_MASK_RXTTIMER_MATCH_NUM_8821C 0xf +#define BIT_RXTTIMER_MATCH_NUM_8821C(x) \ + (((x) & BIT_MASK_RXTTIMER_MATCH_NUM_8821C) \ + << BIT_SHIFT_RXTTIMER_MATCH_NUM_8821C) +#define BITS_RXTTIMER_MATCH_NUM_8821C \ + (BIT_MASK_RXTTIMER_MATCH_NUM_8821C \ + << BIT_SHIFT_RXTTIMER_MATCH_NUM_8821C) +#define BIT_CLEAR_RXTTIMER_MATCH_NUM_8821C(x) \ + ((x) & (~BITS_RXTTIMER_MATCH_NUM_8821C)) +#define BIT_GET_RXTTIMER_MATCH_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_RXTTIMER_MATCH_NUM_8821C) & \ + BIT_MASK_RXTTIMER_MATCH_NUM_8821C) +#define BIT_SET_RXTTIMER_MATCH_NUM_8821C(x, v) \ + (BIT_CLEAR_RXTTIMER_MATCH_NUM_8821C(x) | \ + BIT_RXTTIMER_MATCH_NUM_8821C(v)) + +#define BIT_SHIFT_RXPKT_NUM_MATCH_8821C 16 +#define BIT_MASK_RXPKT_NUM_MATCH_8821C 0xf +#define BIT_RXPKT_NUM_MATCH_8821C(x) \ + (((x) & BIT_MASK_RXPKT_NUM_MATCH_8821C) \ + << BIT_SHIFT_RXPKT_NUM_MATCH_8821C) +#define BITS_RXPKT_NUM_MATCH_8821C \ + (BIT_MASK_RXPKT_NUM_MATCH_8821C << BIT_SHIFT_RXPKT_NUM_MATCH_8821C) +#define BIT_CLEAR_RXPKT_NUM_MATCH_8821C(x) ((x) & (~BITS_RXPKT_NUM_MATCH_8821C)) +#define BIT_GET_RXPKT_NUM_MATCH_8821C(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_MATCH_8821C) & \ + BIT_MASK_RXPKT_NUM_MATCH_8821C) +#define BIT_SET_RXPKT_NUM_MATCH_8821C(x, v) \ + (BIT_CLEAR_RXPKT_NUM_MATCH_8821C(x) | BIT_RXPKT_NUM_MATCH_8821C(v)) + +#define BIT_SHIFT_MIGRATE_TIMER_8821C 0 +#define BIT_MASK_MIGRATE_TIMER_8821C 0xffff +#define BIT_MIGRATE_TIMER_8821C(x) \ + (((x) & BIT_MASK_MIGRATE_TIMER_8821C) << BIT_SHIFT_MIGRATE_TIMER_8821C) +#define BITS_MIGRATE_TIMER_8821C \ + (BIT_MASK_MIGRATE_TIMER_8821C << BIT_SHIFT_MIGRATE_TIMER_8821C) +#define BIT_CLEAR_MIGRATE_TIMER_8821C(x) ((x) & (~BITS_MIGRATE_TIMER_8821C)) +#define BIT_GET_MIGRATE_TIMER_8821C(x) \ + (((x) >> BIT_SHIFT_MIGRATE_TIMER_8821C) & BIT_MASK_MIGRATE_TIMER_8821C) +#define BIT_SET_MIGRATE_TIMER_8821C(x, v) \ + (BIT_CLEAR_MIGRATE_TIMER_8821C(x) | BIT_MIGRATE_TIMER_8821C(v)) + +/* 2 REG_BCNQ_TXBD_DESA_8821C */ + +#define BIT_SHIFT_BCNQ_TXBD_DESA_8821C 0 +#define BIT_MASK_BCNQ_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_BCNQ_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_BCNQ_TXBD_DESA_8821C) \ + << BIT_SHIFT_BCNQ_TXBD_DESA_8821C) +#define BITS_BCNQ_TXBD_DESA_8821C \ + (BIT_MASK_BCNQ_TXBD_DESA_8821C << BIT_SHIFT_BCNQ_TXBD_DESA_8821C) +#define BIT_CLEAR_BCNQ_TXBD_DESA_8821C(x) ((x) & (~BITS_BCNQ_TXBD_DESA_8821C)) +#define BIT_GET_BCNQ_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA_8821C) & \ + BIT_MASK_BCNQ_TXBD_DESA_8821C) +#define BIT_SET_BCNQ_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_BCNQ_TXBD_DESA_8821C(x) | BIT_BCNQ_TXBD_DESA_8821C(v)) + +/* 2 REG_MGQ_TXBD_DESA_8821C */ + +#define BIT_SHIFT_MGQ_TXBD_DESA_8821C 0 +#define BIT_MASK_MGQ_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_MGQ_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_MGQ_TXBD_DESA_8821C) << BIT_SHIFT_MGQ_TXBD_DESA_8821C) +#define BITS_MGQ_TXBD_DESA_8821C \ + (BIT_MASK_MGQ_TXBD_DESA_8821C << BIT_SHIFT_MGQ_TXBD_DESA_8821C) +#define BIT_CLEAR_MGQ_TXBD_DESA_8821C(x) ((x) & (~BITS_MGQ_TXBD_DESA_8821C)) +#define BIT_GET_MGQ_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_TXBD_DESA_8821C) & BIT_MASK_MGQ_TXBD_DESA_8821C) +#define BIT_SET_MGQ_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_MGQ_TXBD_DESA_8821C(x) | BIT_MGQ_TXBD_DESA_8821C(v)) + +/* 2 REG_VOQ_TXBD_DESA_8821C */ + +#define BIT_SHIFT_VOQ_TXBD_DESA_8821C 0 +#define BIT_MASK_VOQ_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_VOQ_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_VOQ_TXBD_DESA_8821C) << BIT_SHIFT_VOQ_TXBD_DESA_8821C) +#define BITS_VOQ_TXBD_DESA_8821C \ + (BIT_MASK_VOQ_TXBD_DESA_8821C << BIT_SHIFT_VOQ_TXBD_DESA_8821C) +#define BIT_CLEAR_VOQ_TXBD_DESA_8821C(x) ((x) & (~BITS_VOQ_TXBD_DESA_8821C)) +#define BIT_GET_VOQ_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_VOQ_TXBD_DESA_8821C) & BIT_MASK_VOQ_TXBD_DESA_8821C) +#define BIT_SET_VOQ_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_VOQ_TXBD_DESA_8821C(x) | BIT_VOQ_TXBD_DESA_8821C(v)) + +/* 2 REG_VIQ_TXBD_DESA_8821C */ + +#define BIT_SHIFT_VIQ_TXBD_DESA_8821C 0 +#define BIT_MASK_VIQ_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_VIQ_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_VIQ_TXBD_DESA_8821C) << BIT_SHIFT_VIQ_TXBD_DESA_8821C) +#define BITS_VIQ_TXBD_DESA_8821C \ + (BIT_MASK_VIQ_TXBD_DESA_8821C << BIT_SHIFT_VIQ_TXBD_DESA_8821C) +#define BIT_CLEAR_VIQ_TXBD_DESA_8821C(x) ((x) & (~BITS_VIQ_TXBD_DESA_8821C)) +#define BIT_GET_VIQ_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_VIQ_TXBD_DESA_8821C) & BIT_MASK_VIQ_TXBD_DESA_8821C) +#define BIT_SET_VIQ_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_VIQ_TXBD_DESA_8821C(x) | BIT_VIQ_TXBD_DESA_8821C(v)) + +/* 2 REG_BEQ_TXBD_DESA_8821C */ + +#define BIT_SHIFT_BEQ_TXBD_DESA_8821C 0 +#define BIT_MASK_BEQ_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_BEQ_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_BEQ_TXBD_DESA_8821C) << BIT_SHIFT_BEQ_TXBD_DESA_8821C) +#define BITS_BEQ_TXBD_DESA_8821C \ + (BIT_MASK_BEQ_TXBD_DESA_8821C << BIT_SHIFT_BEQ_TXBD_DESA_8821C) +#define BIT_CLEAR_BEQ_TXBD_DESA_8821C(x) ((x) & (~BITS_BEQ_TXBD_DESA_8821C)) +#define BIT_GET_BEQ_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_BEQ_TXBD_DESA_8821C) & BIT_MASK_BEQ_TXBD_DESA_8821C) +#define BIT_SET_BEQ_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_BEQ_TXBD_DESA_8821C(x) | BIT_BEQ_TXBD_DESA_8821C(v)) + +/* 2 REG_BKQ_TXBD_DESA_8821C */ + +#define BIT_SHIFT_BKQ_TXBD_DESA_8821C 0 +#define BIT_MASK_BKQ_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_BKQ_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_BKQ_TXBD_DESA_8821C) << BIT_SHIFT_BKQ_TXBD_DESA_8821C) +#define BITS_BKQ_TXBD_DESA_8821C \ + (BIT_MASK_BKQ_TXBD_DESA_8821C << BIT_SHIFT_BKQ_TXBD_DESA_8821C) +#define BIT_CLEAR_BKQ_TXBD_DESA_8821C(x) ((x) & (~BITS_BKQ_TXBD_DESA_8821C)) +#define BIT_GET_BKQ_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_BKQ_TXBD_DESA_8821C) & BIT_MASK_BKQ_TXBD_DESA_8821C) +#define BIT_SET_BKQ_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_BKQ_TXBD_DESA_8821C(x) | BIT_BKQ_TXBD_DESA_8821C(v)) + +/* 2 REG_RXQ_RXBD_DESA_8821C */ + +#define BIT_SHIFT_RXQ_RXBD_DESA_8821C 0 +#define BIT_MASK_RXQ_RXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_RXQ_RXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_RXQ_RXBD_DESA_8821C) << BIT_SHIFT_RXQ_RXBD_DESA_8821C) +#define BITS_RXQ_RXBD_DESA_8821C \ + (BIT_MASK_RXQ_RXBD_DESA_8821C << BIT_SHIFT_RXQ_RXBD_DESA_8821C) +#define BIT_CLEAR_RXQ_RXBD_DESA_8821C(x) ((x) & (~BITS_RXQ_RXBD_DESA_8821C)) +#define BIT_GET_RXQ_RXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_RXQ_RXBD_DESA_8821C) & BIT_MASK_RXQ_RXBD_DESA_8821C) +#define BIT_SET_RXQ_RXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_RXQ_RXBD_DESA_8821C(x) | BIT_RXQ_RXBD_DESA_8821C(v)) + +/* 2 REG_HI0Q_TXBD_DESA_8821C */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_8821C 0 +#define BIT_MASK_HI0Q_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_HI0Q_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_8821C) \ + << BIT_SHIFT_HI0Q_TXBD_DESA_8821C) +#define BITS_HI0Q_TXBD_DESA_8821C \ + (BIT_MASK_HI0Q_TXBD_DESA_8821C << BIT_SHIFT_HI0Q_TXBD_DESA_8821C) +#define BIT_CLEAR_HI0Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI0Q_TXBD_DESA_8821C)) +#define BIT_GET_HI0Q_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_8821C) & \ + BIT_MASK_HI0Q_TXBD_DESA_8821C) +#define BIT_SET_HI0Q_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_8821C(x) | BIT_HI0Q_TXBD_DESA_8821C(v)) + +/* 2 REG_HI1Q_TXBD_DESA_8821C */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_8821C 0 +#define BIT_MASK_HI1Q_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_HI1Q_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_8821C) \ + << BIT_SHIFT_HI1Q_TXBD_DESA_8821C) +#define BITS_HI1Q_TXBD_DESA_8821C \ + (BIT_MASK_HI1Q_TXBD_DESA_8821C << BIT_SHIFT_HI1Q_TXBD_DESA_8821C) +#define BIT_CLEAR_HI1Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI1Q_TXBD_DESA_8821C)) +#define BIT_GET_HI1Q_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_8821C) & \ + BIT_MASK_HI1Q_TXBD_DESA_8821C) +#define BIT_SET_HI1Q_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_8821C(x) | BIT_HI1Q_TXBD_DESA_8821C(v)) + +/* 2 REG_HI2Q_TXBD_DESA_8821C */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_8821C 0 +#define BIT_MASK_HI2Q_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_HI2Q_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_8821C) \ + << BIT_SHIFT_HI2Q_TXBD_DESA_8821C) +#define BITS_HI2Q_TXBD_DESA_8821C \ + (BIT_MASK_HI2Q_TXBD_DESA_8821C << BIT_SHIFT_HI2Q_TXBD_DESA_8821C) +#define BIT_CLEAR_HI2Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI2Q_TXBD_DESA_8821C)) +#define BIT_GET_HI2Q_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_8821C) & \ + BIT_MASK_HI2Q_TXBD_DESA_8821C) +#define BIT_SET_HI2Q_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_8821C(x) | BIT_HI2Q_TXBD_DESA_8821C(v)) + +/* 2 REG_HI3Q_TXBD_DESA_8821C */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_8821C 0 +#define BIT_MASK_HI3Q_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_HI3Q_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_8821C) \ + << BIT_SHIFT_HI3Q_TXBD_DESA_8821C) +#define BITS_HI3Q_TXBD_DESA_8821C \ + (BIT_MASK_HI3Q_TXBD_DESA_8821C << BIT_SHIFT_HI3Q_TXBD_DESA_8821C) +#define BIT_CLEAR_HI3Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI3Q_TXBD_DESA_8821C)) +#define BIT_GET_HI3Q_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_8821C) & \ + BIT_MASK_HI3Q_TXBD_DESA_8821C) +#define BIT_SET_HI3Q_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_8821C(x) | BIT_HI3Q_TXBD_DESA_8821C(v)) + +/* 2 REG_HI4Q_TXBD_DESA_8821C */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_8821C 0 +#define BIT_MASK_HI4Q_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_HI4Q_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_8821C) \ + << BIT_SHIFT_HI4Q_TXBD_DESA_8821C) +#define BITS_HI4Q_TXBD_DESA_8821C \ + (BIT_MASK_HI4Q_TXBD_DESA_8821C << BIT_SHIFT_HI4Q_TXBD_DESA_8821C) +#define BIT_CLEAR_HI4Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI4Q_TXBD_DESA_8821C)) +#define BIT_GET_HI4Q_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_8821C) & \ + BIT_MASK_HI4Q_TXBD_DESA_8821C) +#define BIT_SET_HI4Q_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_8821C(x) | BIT_HI4Q_TXBD_DESA_8821C(v)) + +/* 2 REG_HI5Q_TXBD_DESA_8821C */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_8821C 0 +#define BIT_MASK_HI5Q_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_HI5Q_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_8821C) \ + << BIT_SHIFT_HI5Q_TXBD_DESA_8821C) +#define BITS_HI5Q_TXBD_DESA_8821C \ + (BIT_MASK_HI5Q_TXBD_DESA_8821C << BIT_SHIFT_HI5Q_TXBD_DESA_8821C) +#define BIT_CLEAR_HI5Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI5Q_TXBD_DESA_8821C)) +#define BIT_GET_HI5Q_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_8821C) & \ + BIT_MASK_HI5Q_TXBD_DESA_8821C) +#define BIT_SET_HI5Q_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_8821C(x) | BIT_HI5Q_TXBD_DESA_8821C(v)) + +/* 2 REG_HI6Q_TXBD_DESA_8821C */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_8821C 0 +#define BIT_MASK_HI6Q_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_HI6Q_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_8821C) \ + << BIT_SHIFT_HI6Q_TXBD_DESA_8821C) +#define BITS_HI6Q_TXBD_DESA_8821C \ + (BIT_MASK_HI6Q_TXBD_DESA_8821C << BIT_SHIFT_HI6Q_TXBD_DESA_8821C) +#define BIT_CLEAR_HI6Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI6Q_TXBD_DESA_8821C)) +#define BIT_GET_HI6Q_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_8821C) & \ + BIT_MASK_HI6Q_TXBD_DESA_8821C) +#define BIT_SET_HI6Q_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_8821C(x) | BIT_HI6Q_TXBD_DESA_8821C(v)) + +/* 2 REG_HI7Q_TXBD_DESA_8821C */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_8821C 0 +#define BIT_MASK_HI7Q_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_HI7Q_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_8821C) \ + << BIT_SHIFT_HI7Q_TXBD_DESA_8821C) +#define BITS_HI7Q_TXBD_DESA_8821C \ + (BIT_MASK_HI7Q_TXBD_DESA_8821C << BIT_SHIFT_HI7Q_TXBD_DESA_8821C) +#define BIT_CLEAR_HI7Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI7Q_TXBD_DESA_8821C)) +#define BIT_GET_HI7Q_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_8821C) & \ + BIT_MASK_HI7Q_TXBD_DESA_8821C) +#define BIT_SET_HI7Q_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_8821C(x) | BIT_HI7Q_TXBD_DESA_8821C(v)) + +/* 2 REG_MGQ_TXBD_NUM_8821C */ +#define BIT_PCIE_MGQ_FLAG_8821C BIT(14) + +#define BIT_SHIFT_MGQ_DESC_MODE_8821C 12 +#define BIT_MASK_MGQ_DESC_MODE_8821C 0x3 +#define BIT_MGQ_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_MGQ_DESC_MODE_8821C) << BIT_SHIFT_MGQ_DESC_MODE_8821C) +#define BITS_MGQ_DESC_MODE_8821C \ + (BIT_MASK_MGQ_DESC_MODE_8821C << BIT_SHIFT_MGQ_DESC_MODE_8821C) +#define BIT_CLEAR_MGQ_DESC_MODE_8821C(x) ((x) & (~BITS_MGQ_DESC_MODE_8821C)) +#define BIT_GET_MGQ_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_MODE_8821C) & BIT_MASK_MGQ_DESC_MODE_8821C) +#define BIT_SET_MGQ_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_MGQ_DESC_MODE_8821C(x) | BIT_MGQ_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_MGQ_DESC_NUM_8821C 0 +#define BIT_MASK_MGQ_DESC_NUM_8821C 0xfff +#define BIT_MGQ_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_MGQ_DESC_NUM_8821C) << BIT_SHIFT_MGQ_DESC_NUM_8821C) +#define BITS_MGQ_DESC_NUM_8821C \ + (BIT_MASK_MGQ_DESC_NUM_8821C << BIT_SHIFT_MGQ_DESC_NUM_8821C) +#define BIT_CLEAR_MGQ_DESC_NUM_8821C(x) ((x) & (~BITS_MGQ_DESC_NUM_8821C)) +#define BIT_GET_MGQ_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_NUM_8821C) & BIT_MASK_MGQ_DESC_NUM_8821C) +#define BIT_SET_MGQ_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_MGQ_DESC_NUM_8821C(x) | BIT_MGQ_DESC_NUM_8821C(v)) + +/* 2 REG_RX_RXBD_NUM_8821C */ +#define BIT_SYS_32_64_8821C BIT(15) + +#define BIT_SHIFT_BCNQ_DESC_MODE_8821C 13 +#define BIT_MASK_BCNQ_DESC_MODE_8821C 0x3 +#define BIT_BCNQ_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_BCNQ_DESC_MODE_8821C) \ + << BIT_SHIFT_BCNQ_DESC_MODE_8821C) +#define BITS_BCNQ_DESC_MODE_8821C \ + (BIT_MASK_BCNQ_DESC_MODE_8821C << BIT_SHIFT_BCNQ_DESC_MODE_8821C) +#define BIT_CLEAR_BCNQ_DESC_MODE_8821C(x) ((x) & (~BITS_BCNQ_DESC_MODE_8821C)) +#define BIT_GET_BCNQ_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_BCNQ_DESC_MODE_8821C) & \ + BIT_MASK_BCNQ_DESC_MODE_8821C) +#define BIT_SET_BCNQ_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_BCNQ_DESC_MODE_8821C(x) | BIT_BCNQ_DESC_MODE_8821C(v)) + +#define BIT_PCIE_BCNQ_FLAG_8821C BIT(12) + +#define BIT_SHIFT_RXQ_DESC_NUM_8821C 0 +#define BIT_MASK_RXQ_DESC_NUM_8821C 0xfff +#define BIT_RXQ_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_RXQ_DESC_NUM_8821C) << BIT_SHIFT_RXQ_DESC_NUM_8821C) +#define BITS_RXQ_DESC_NUM_8821C \ + (BIT_MASK_RXQ_DESC_NUM_8821C << BIT_SHIFT_RXQ_DESC_NUM_8821C) +#define BIT_CLEAR_RXQ_DESC_NUM_8821C(x) ((x) & (~BITS_RXQ_DESC_NUM_8821C)) +#define BIT_GET_RXQ_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_RXQ_DESC_NUM_8821C) & BIT_MASK_RXQ_DESC_NUM_8821C) +#define BIT_SET_RXQ_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_RXQ_DESC_NUM_8821C(x) | BIT_RXQ_DESC_NUM_8821C(v)) + +/* 2 REG_VOQ_TXBD_NUM_8821C */ +#define BIT_PCIE_VOQ_FLAG_8821C BIT(14) + +#define BIT_SHIFT_VOQ_DESC_MODE_8821C 12 +#define BIT_MASK_VOQ_DESC_MODE_8821C 0x3 +#define BIT_VOQ_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_VOQ_DESC_MODE_8821C) << BIT_SHIFT_VOQ_DESC_MODE_8821C) +#define BITS_VOQ_DESC_MODE_8821C \ + (BIT_MASK_VOQ_DESC_MODE_8821C << BIT_SHIFT_VOQ_DESC_MODE_8821C) +#define BIT_CLEAR_VOQ_DESC_MODE_8821C(x) ((x) & (~BITS_VOQ_DESC_MODE_8821C)) +#define BIT_GET_VOQ_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_MODE_8821C) & BIT_MASK_VOQ_DESC_MODE_8821C) +#define BIT_SET_VOQ_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_VOQ_DESC_MODE_8821C(x) | BIT_VOQ_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_VOQ_DESC_NUM_8821C 0 +#define BIT_MASK_VOQ_DESC_NUM_8821C 0xfff +#define BIT_VOQ_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_VOQ_DESC_NUM_8821C) << BIT_SHIFT_VOQ_DESC_NUM_8821C) +#define BITS_VOQ_DESC_NUM_8821C \ + (BIT_MASK_VOQ_DESC_NUM_8821C << BIT_SHIFT_VOQ_DESC_NUM_8821C) +#define BIT_CLEAR_VOQ_DESC_NUM_8821C(x) ((x) & (~BITS_VOQ_DESC_NUM_8821C)) +#define BIT_GET_VOQ_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_NUM_8821C) & BIT_MASK_VOQ_DESC_NUM_8821C) +#define BIT_SET_VOQ_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_VOQ_DESC_NUM_8821C(x) | BIT_VOQ_DESC_NUM_8821C(v)) + +/* 2 REG_VIQ_TXBD_NUM_8821C */ +#define BIT_PCIE_VIQ_FLAG_8821C BIT(14) + +#define BIT_SHIFT_VIQ_DESC_MODE_8821C 12 +#define BIT_MASK_VIQ_DESC_MODE_8821C 0x3 +#define BIT_VIQ_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_VIQ_DESC_MODE_8821C) << BIT_SHIFT_VIQ_DESC_MODE_8821C) +#define BITS_VIQ_DESC_MODE_8821C \ + (BIT_MASK_VIQ_DESC_MODE_8821C << BIT_SHIFT_VIQ_DESC_MODE_8821C) +#define BIT_CLEAR_VIQ_DESC_MODE_8821C(x) ((x) & (~BITS_VIQ_DESC_MODE_8821C)) +#define BIT_GET_VIQ_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_MODE_8821C) & BIT_MASK_VIQ_DESC_MODE_8821C) +#define BIT_SET_VIQ_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_VIQ_DESC_MODE_8821C(x) | BIT_VIQ_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_VIQ_DESC_NUM_8821C 0 +#define BIT_MASK_VIQ_DESC_NUM_8821C 0xfff +#define BIT_VIQ_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_VIQ_DESC_NUM_8821C) << BIT_SHIFT_VIQ_DESC_NUM_8821C) +#define BITS_VIQ_DESC_NUM_8821C \ + (BIT_MASK_VIQ_DESC_NUM_8821C << BIT_SHIFT_VIQ_DESC_NUM_8821C) +#define BIT_CLEAR_VIQ_DESC_NUM_8821C(x) ((x) & (~BITS_VIQ_DESC_NUM_8821C)) +#define BIT_GET_VIQ_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_NUM_8821C) & BIT_MASK_VIQ_DESC_NUM_8821C) +#define BIT_SET_VIQ_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_VIQ_DESC_NUM_8821C(x) | BIT_VIQ_DESC_NUM_8821C(v)) + +/* 2 REG_BEQ_TXBD_NUM_8821C */ +#define BIT_PCIE_BEQ_FLAG_8821C BIT(14) + +#define BIT_SHIFT_BEQ_DESC_MODE_8821C 12 +#define BIT_MASK_BEQ_DESC_MODE_8821C 0x3 +#define BIT_BEQ_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_BEQ_DESC_MODE_8821C) << BIT_SHIFT_BEQ_DESC_MODE_8821C) +#define BITS_BEQ_DESC_MODE_8821C \ + (BIT_MASK_BEQ_DESC_MODE_8821C << BIT_SHIFT_BEQ_DESC_MODE_8821C) +#define BIT_CLEAR_BEQ_DESC_MODE_8821C(x) ((x) & (~BITS_BEQ_DESC_MODE_8821C)) +#define BIT_GET_BEQ_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_MODE_8821C) & BIT_MASK_BEQ_DESC_MODE_8821C) +#define BIT_SET_BEQ_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_BEQ_DESC_MODE_8821C(x) | BIT_BEQ_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_BEQ_DESC_NUM_8821C 0 +#define BIT_MASK_BEQ_DESC_NUM_8821C 0xfff +#define BIT_BEQ_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_BEQ_DESC_NUM_8821C) << BIT_SHIFT_BEQ_DESC_NUM_8821C) +#define BITS_BEQ_DESC_NUM_8821C \ + (BIT_MASK_BEQ_DESC_NUM_8821C << BIT_SHIFT_BEQ_DESC_NUM_8821C) +#define BIT_CLEAR_BEQ_DESC_NUM_8821C(x) ((x) & (~BITS_BEQ_DESC_NUM_8821C)) +#define BIT_GET_BEQ_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_NUM_8821C) & BIT_MASK_BEQ_DESC_NUM_8821C) +#define BIT_SET_BEQ_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_BEQ_DESC_NUM_8821C(x) | BIT_BEQ_DESC_NUM_8821C(v)) + +/* 2 REG_BKQ_TXBD_NUM_8821C */ +#define BIT_PCIE_BKQ_FLAG_8821C BIT(14) + +#define BIT_SHIFT_BKQ_DESC_MODE_8821C 12 +#define BIT_MASK_BKQ_DESC_MODE_8821C 0x3 +#define BIT_BKQ_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_BKQ_DESC_MODE_8821C) << BIT_SHIFT_BKQ_DESC_MODE_8821C) +#define BITS_BKQ_DESC_MODE_8821C \ + (BIT_MASK_BKQ_DESC_MODE_8821C << BIT_SHIFT_BKQ_DESC_MODE_8821C) +#define BIT_CLEAR_BKQ_DESC_MODE_8821C(x) ((x) & (~BITS_BKQ_DESC_MODE_8821C)) +#define BIT_GET_BKQ_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_MODE_8821C) & BIT_MASK_BKQ_DESC_MODE_8821C) +#define BIT_SET_BKQ_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_BKQ_DESC_MODE_8821C(x) | BIT_BKQ_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_BKQ_DESC_NUM_8821C 0 +#define BIT_MASK_BKQ_DESC_NUM_8821C 0xfff +#define BIT_BKQ_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_BKQ_DESC_NUM_8821C) << BIT_SHIFT_BKQ_DESC_NUM_8821C) +#define BITS_BKQ_DESC_NUM_8821C \ + (BIT_MASK_BKQ_DESC_NUM_8821C << BIT_SHIFT_BKQ_DESC_NUM_8821C) +#define BIT_CLEAR_BKQ_DESC_NUM_8821C(x) ((x) & (~BITS_BKQ_DESC_NUM_8821C)) +#define BIT_GET_BKQ_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_NUM_8821C) & BIT_MASK_BKQ_DESC_NUM_8821C) +#define BIT_SET_BKQ_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_BKQ_DESC_NUM_8821C(x) | BIT_BKQ_DESC_NUM_8821C(v)) + +/* 2 REG_HI0Q_TXBD_NUM_8821C */ +#define BIT_HI0Q_FLAG_8821C BIT(14) + +#define BIT_SHIFT_HI0Q_DESC_MODE_8821C 12 +#define BIT_MASK_HI0Q_DESC_MODE_8821C 0x3 +#define BIT_HI0Q_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_HI0Q_DESC_MODE_8821C) \ + << BIT_SHIFT_HI0Q_DESC_MODE_8821C) +#define BITS_HI0Q_DESC_MODE_8821C \ + (BIT_MASK_HI0Q_DESC_MODE_8821C << BIT_SHIFT_HI0Q_DESC_MODE_8821C) +#define BIT_CLEAR_HI0Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI0Q_DESC_MODE_8821C)) +#define BIT_GET_HI0Q_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_MODE_8821C) & \ + BIT_MASK_HI0Q_DESC_MODE_8821C) +#define BIT_SET_HI0Q_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_HI0Q_DESC_MODE_8821C(x) | BIT_HI0Q_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_HI0Q_DESC_NUM_8821C 0 +#define BIT_MASK_HI0Q_DESC_NUM_8821C 0xfff +#define BIT_HI0Q_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_HI0Q_DESC_NUM_8821C) << BIT_SHIFT_HI0Q_DESC_NUM_8821C) +#define BITS_HI0Q_DESC_NUM_8821C \ + (BIT_MASK_HI0Q_DESC_NUM_8821C << BIT_SHIFT_HI0Q_DESC_NUM_8821C) +#define BIT_CLEAR_HI0Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI0Q_DESC_NUM_8821C)) +#define BIT_GET_HI0Q_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_NUM_8821C) & BIT_MASK_HI0Q_DESC_NUM_8821C) +#define BIT_SET_HI0Q_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_HI0Q_DESC_NUM_8821C(x) | BIT_HI0Q_DESC_NUM_8821C(v)) + +/* 2 REG_HI1Q_TXBD_NUM_8821C */ +#define BIT_HI1Q_FLAG_8821C BIT(14) + +#define BIT_SHIFT_HI1Q_DESC_MODE_8821C 12 +#define BIT_MASK_HI1Q_DESC_MODE_8821C 0x3 +#define BIT_HI1Q_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_HI1Q_DESC_MODE_8821C) \ + << BIT_SHIFT_HI1Q_DESC_MODE_8821C) +#define BITS_HI1Q_DESC_MODE_8821C \ + (BIT_MASK_HI1Q_DESC_MODE_8821C << BIT_SHIFT_HI1Q_DESC_MODE_8821C) +#define BIT_CLEAR_HI1Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI1Q_DESC_MODE_8821C)) +#define BIT_GET_HI1Q_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_MODE_8821C) & \ + BIT_MASK_HI1Q_DESC_MODE_8821C) +#define BIT_SET_HI1Q_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_HI1Q_DESC_MODE_8821C(x) | BIT_HI1Q_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_HI1Q_DESC_NUM_8821C 0 +#define BIT_MASK_HI1Q_DESC_NUM_8821C 0xfff +#define BIT_HI1Q_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_HI1Q_DESC_NUM_8821C) << BIT_SHIFT_HI1Q_DESC_NUM_8821C) +#define BITS_HI1Q_DESC_NUM_8821C \ + (BIT_MASK_HI1Q_DESC_NUM_8821C << BIT_SHIFT_HI1Q_DESC_NUM_8821C) +#define BIT_CLEAR_HI1Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI1Q_DESC_NUM_8821C)) +#define BIT_GET_HI1Q_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_NUM_8821C) & BIT_MASK_HI1Q_DESC_NUM_8821C) +#define BIT_SET_HI1Q_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_HI1Q_DESC_NUM_8821C(x) | BIT_HI1Q_DESC_NUM_8821C(v)) + +/* 2 REG_HI2Q_TXBD_NUM_8821C */ +#define BIT_HI2Q_FLAG_8821C BIT(14) + +#define BIT_SHIFT_HI2Q_DESC_MODE_8821C 12 +#define BIT_MASK_HI2Q_DESC_MODE_8821C 0x3 +#define BIT_HI2Q_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_HI2Q_DESC_MODE_8821C) \ + << BIT_SHIFT_HI2Q_DESC_MODE_8821C) +#define BITS_HI2Q_DESC_MODE_8821C \ + (BIT_MASK_HI2Q_DESC_MODE_8821C << BIT_SHIFT_HI2Q_DESC_MODE_8821C) +#define BIT_CLEAR_HI2Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI2Q_DESC_MODE_8821C)) +#define BIT_GET_HI2Q_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_MODE_8821C) & \ + BIT_MASK_HI2Q_DESC_MODE_8821C) +#define BIT_SET_HI2Q_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_HI2Q_DESC_MODE_8821C(x) | BIT_HI2Q_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_HI2Q_DESC_NUM_8821C 0 +#define BIT_MASK_HI2Q_DESC_NUM_8821C 0xfff +#define BIT_HI2Q_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_HI2Q_DESC_NUM_8821C) << BIT_SHIFT_HI2Q_DESC_NUM_8821C) +#define BITS_HI2Q_DESC_NUM_8821C \ + (BIT_MASK_HI2Q_DESC_NUM_8821C << BIT_SHIFT_HI2Q_DESC_NUM_8821C) +#define BIT_CLEAR_HI2Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI2Q_DESC_NUM_8821C)) +#define BIT_GET_HI2Q_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_NUM_8821C) & BIT_MASK_HI2Q_DESC_NUM_8821C) +#define BIT_SET_HI2Q_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_HI2Q_DESC_NUM_8821C(x) | BIT_HI2Q_DESC_NUM_8821C(v)) + +/* 2 REG_HI3Q_TXBD_NUM_8821C */ +#define BIT_HI3Q_FLAG_8821C BIT(14) + +#define BIT_SHIFT_HI3Q_DESC_MODE_8821C 12 +#define BIT_MASK_HI3Q_DESC_MODE_8821C 0x3 +#define BIT_HI3Q_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_HI3Q_DESC_MODE_8821C) \ + << BIT_SHIFT_HI3Q_DESC_MODE_8821C) +#define BITS_HI3Q_DESC_MODE_8821C \ + (BIT_MASK_HI3Q_DESC_MODE_8821C << BIT_SHIFT_HI3Q_DESC_MODE_8821C) +#define BIT_CLEAR_HI3Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI3Q_DESC_MODE_8821C)) +#define BIT_GET_HI3Q_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_MODE_8821C) & \ + BIT_MASK_HI3Q_DESC_MODE_8821C) +#define BIT_SET_HI3Q_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_HI3Q_DESC_MODE_8821C(x) | BIT_HI3Q_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_HI3Q_DESC_NUM_8821C 0 +#define BIT_MASK_HI3Q_DESC_NUM_8821C 0xfff +#define BIT_HI3Q_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_HI3Q_DESC_NUM_8821C) << BIT_SHIFT_HI3Q_DESC_NUM_8821C) +#define BITS_HI3Q_DESC_NUM_8821C \ + (BIT_MASK_HI3Q_DESC_NUM_8821C << BIT_SHIFT_HI3Q_DESC_NUM_8821C) +#define BIT_CLEAR_HI3Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI3Q_DESC_NUM_8821C)) +#define BIT_GET_HI3Q_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_NUM_8821C) & BIT_MASK_HI3Q_DESC_NUM_8821C) +#define BIT_SET_HI3Q_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_HI3Q_DESC_NUM_8821C(x) | BIT_HI3Q_DESC_NUM_8821C(v)) + +/* 2 REG_HI4Q_TXBD_NUM_8821C */ +#define BIT_HI4Q_FLAG_8821C BIT(14) + +#define BIT_SHIFT_HI4Q_DESC_MODE_8821C 12 +#define BIT_MASK_HI4Q_DESC_MODE_8821C 0x3 +#define BIT_HI4Q_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_HI4Q_DESC_MODE_8821C) \ + << BIT_SHIFT_HI4Q_DESC_MODE_8821C) +#define BITS_HI4Q_DESC_MODE_8821C \ + (BIT_MASK_HI4Q_DESC_MODE_8821C << BIT_SHIFT_HI4Q_DESC_MODE_8821C) +#define BIT_CLEAR_HI4Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI4Q_DESC_MODE_8821C)) +#define BIT_GET_HI4Q_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_MODE_8821C) & \ + BIT_MASK_HI4Q_DESC_MODE_8821C) +#define BIT_SET_HI4Q_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_HI4Q_DESC_MODE_8821C(x) | BIT_HI4Q_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_HI4Q_DESC_NUM_8821C 0 +#define BIT_MASK_HI4Q_DESC_NUM_8821C 0xfff +#define BIT_HI4Q_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_HI4Q_DESC_NUM_8821C) << BIT_SHIFT_HI4Q_DESC_NUM_8821C) +#define BITS_HI4Q_DESC_NUM_8821C \ + (BIT_MASK_HI4Q_DESC_NUM_8821C << BIT_SHIFT_HI4Q_DESC_NUM_8821C) +#define BIT_CLEAR_HI4Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI4Q_DESC_NUM_8821C)) +#define BIT_GET_HI4Q_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_NUM_8821C) & BIT_MASK_HI4Q_DESC_NUM_8821C) +#define BIT_SET_HI4Q_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_HI4Q_DESC_NUM_8821C(x) | BIT_HI4Q_DESC_NUM_8821C(v)) + +/* 2 REG_HI5Q_TXBD_NUM_8821C */ +#define BIT_HI5Q_FLAG_8821C BIT(14) + +#define BIT_SHIFT_HI5Q_DESC_MODE_8821C 12 +#define BIT_MASK_HI5Q_DESC_MODE_8821C 0x3 +#define BIT_HI5Q_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_HI5Q_DESC_MODE_8821C) \ + << BIT_SHIFT_HI5Q_DESC_MODE_8821C) +#define BITS_HI5Q_DESC_MODE_8821C \ + (BIT_MASK_HI5Q_DESC_MODE_8821C << BIT_SHIFT_HI5Q_DESC_MODE_8821C) +#define BIT_CLEAR_HI5Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI5Q_DESC_MODE_8821C)) +#define BIT_GET_HI5Q_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_MODE_8821C) & \ + BIT_MASK_HI5Q_DESC_MODE_8821C) +#define BIT_SET_HI5Q_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_HI5Q_DESC_MODE_8821C(x) | BIT_HI5Q_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_HI5Q_DESC_NUM_8821C 0 +#define BIT_MASK_HI5Q_DESC_NUM_8821C 0xfff +#define BIT_HI5Q_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_HI5Q_DESC_NUM_8821C) << BIT_SHIFT_HI5Q_DESC_NUM_8821C) +#define BITS_HI5Q_DESC_NUM_8821C \ + (BIT_MASK_HI5Q_DESC_NUM_8821C << BIT_SHIFT_HI5Q_DESC_NUM_8821C) +#define BIT_CLEAR_HI5Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI5Q_DESC_NUM_8821C)) +#define BIT_GET_HI5Q_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_NUM_8821C) & BIT_MASK_HI5Q_DESC_NUM_8821C) +#define BIT_SET_HI5Q_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_HI5Q_DESC_NUM_8821C(x) | BIT_HI5Q_DESC_NUM_8821C(v)) + +/* 2 REG_HI6Q_TXBD_NUM_8821C */ +#define BIT_HI6Q_FLAG_8821C BIT(14) + +#define BIT_SHIFT_HI6Q_DESC_MODE_8821C 12 +#define BIT_MASK_HI6Q_DESC_MODE_8821C 0x3 +#define BIT_HI6Q_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_HI6Q_DESC_MODE_8821C) \ + << BIT_SHIFT_HI6Q_DESC_MODE_8821C) +#define BITS_HI6Q_DESC_MODE_8821C \ + (BIT_MASK_HI6Q_DESC_MODE_8821C << BIT_SHIFT_HI6Q_DESC_MODE_8821C) +#define BIT_CLEAR_HI6Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI6Q_DESC_MODE_8821C)) +#define BIT_GET_HI6Q_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_MODE_8821C) & \ + BIT_MASK_HI6Q_DESC_MODE_8821C) +#define BIT_SET_HI6Q_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_HI6Q_DESC_MODE_8821C(x) | BIT_HI6Q_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_HI6Q_DESC_NUM_8821C 0 +#define BIT_MASK_HI6Q_DESC_NUM_8821C 0xfff +#define BIT_HI6Q_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_HI6Q_DESC_NUM_8821C) << BIT_SHIFT_HI6Q_DESC_NUM_8821C) +#define BITS_HI6Q_DESC_NUM_8821C \ + (BIT_MASK_HI6Q_DESC_NUM_8821C << BIT_SHIFT_HI6Q_DESC_NUM_8821C) +#define BIT_CLEAR_HI6Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI6Q_DESC_NUM_8821C)) +#define BIT_GET_HI6Q_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_NUM_8821C) & BIT_MASK_HI6Q_DESC_NUM_8821C) +#define BIT_SET_HI6Q_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_HI6Q_DESC_NUM_8821C(x) | BIT_HI6Q_DESC_NUM_8821C(v)) + +/* 2 REG_HI7Q_TXBD_NUM_8821C */ +#define BIT_HI7Q_FLAG_8821C BIT(14) + +#define BIT_SHIFT_HI7Q_DESC_MODE_8821C 12 +#define BIT_MASK_HI7Q_DESC_MODE_8821C 0x3 +#define BIT_HI7Q_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_HI7Q_DESC_MODE_8821C) \ + << BIT_SHIFT_HI7Q_DESC_MODE_8821C) +#define BITS_HI7Q_DESC_MODE_8821C \ + (BIT_MASK_HI7Q_DESC_MODE_8821C << BIT_SHIFT_HI7Q_DESC_MODE_8821C) +#define BIT_CLEAR_HI7Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI7Q_DESC_MODE_8821C)) +#define BIT_GET_HI7Q_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_MODE_8821C) & \ + BIT_MASK_HI7Q_DESC_MODE_8821C) +#define BIT_SET_HI7Q_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_HI7Q_DESC_MODE_8821C(x) | BIT_HI7Q_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_HI7Q_DESC_NUM_8821C 0 +#define BIT_MASK_HI7Q_DESC_NUM_8821C 0xfff +#define BIT_HI7Q_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_HI7Q_DESC_NUM_8821C) << BIT_SHIFT_HI7Q_DESC_NUM_8821C) +#define BITS_HI7Q_DESC_NUM_8821C \ + (BIT_MASK_HI7Q_DESC_NUM_8821C << BIT_SHIFT_HI7Q_DESC_NUM_8821C) +#define BIT_CLEAR_HI7Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI7Q_DESC_NUM_8821C)) +#define BIT_GET_HI7Q_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_NUM_8821C) & BIT_MASK_HI7Q_DESC_NUM_8821C) +#define BIT_SET_HI7Q_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_HI7Q_DESC_NUM_8821C(x) | BIT_HI7Q_DESC_NUM_8821C(v)) + +/* 2 REG_TSFTIMER_HCI_8821C */ + +#define BIT_SHIFT_TSFT2_HCI_8821C 16 +#define BIT_MASK_TSFT2_HCI_8821C 0xffff +#define BIT_TSFT2_HCI_8821C(x) \ + (((x) & BIT_MASK_TSFT2_HCI_8821C) << BIT_SHIFT_TSFT2_HCI_8821C) +#define BITS_TSFT2_HCI_8821C \ + (BIT_MASK_TSFT2_HCI_8821C << BIT_SHIFT_TSFT2_HCI_8821C) +#define BIT_CLEAR_TSFT2_HCI_8821C(x) ((x) & (~BITS_TSFT2_HCI_8821C)) +#define BIT_GET_TSFT2_HCI_8821C(x) \ + (((x) >> BIT_SHIFT_TSFT2_HCI_8821C) & BIT_MASK_TSFT2_HCI_8821C) +#define BIT_SET_TSFT2_HCI_8821C(x, v) \ + (BIT_CLEAR_TSFT2_HCI_8821C(x) | BIT_TSFT2_HCI_8821C(v)) + +#define BIT_SHIFT_TSFT1_HCI_8821C 0 +#define BIT_MASK_TSFT1_HCI_8821C 0xffff +#define BIT_TSFT1_HCI_8821C(x) \ + (((x) & BIT_MASK_TSFT1_HCI_8821C) << BIT_SHIFT_TSFT1_HCI_8821C) +#define BITS_TSFT1_HCI_8821C \ + (BIT_MASK_TSFT1_HCI_8821C << BIT_SHIFT_TSFT1_HCI_8821C) +#define BIT_CLEAR_TSFT1_HCI_8821C(x) ((x) & (~BITS_TSFT1_HCI_8821C)) +#define BIT_GET_TSFT1_HCI_8821C(x) \ + (((x) >> BIT_SHIFT_TSFT1_HCI_8821C) & BIT_MASK_TSFT1_HCI_8821C) +#define BIT_SET_TSFT1_HCI_8821C(x, v) \ + (BIT_CLEAR_TSFT1_HCI_8821C(x) | BIT_TSFT1_HCI_8821C(v)) + +/* 2 REG_BD_RWPTR_CLR_8821C */ +#define BIT_CLR_HI7Q_HW_IDX_8821C BIT(29) +#define BIT_CLR_HI6Q_HW_IDX_8821C BIT(28) +#define BIT_CLR_HI5Q_HW_IDX_8821C BIT(27) +#define BIT_CLR_HI4Q_HW_IDX_8821C BIT(26) +#define BIT_CLR_HI3Q_HW_IDX_8821C BIT(25) +#define BIT_CLR_HI2Q_HW_IDX_8821C BIT(24) +#define BIT_CLR_HI1Q_HW_IDX_8821C BIT(23) +#define BIT_CLR_HI0Q_HW_IDX_8821C BIT(22) +#define BIT_CLR_BKQ_HW_IDX_8821C BIT(21) +#define BIT_CLR_BEQ_HW_IDX_8821C BIT(20) +#define BIT_CLR_VIQ_HW_IDX_8821C BIT(19) +#define BIT_CLR_VOQ_HW_IDX_8821C BIT(18) +#define BIT_CLR_MGQ_HW_IDX_8821C BIT(17) +#define BIT_CLR_RXQ_HW_IDX_8821C BIT(16) +#define BIT_CLR_HI7Q_HOST_IDX_8821C BIT(13) +#define BIT_CLR_HI6Q_HOST_IDX_8821C BIT(12) +#define BIT_CLR_HI5Q_HOST_IDX_8821C BIT(11) +#define BIT_CLR_HI4Q_HOST_IDX_8821C BIT(10) +#define BIT_CLR_HI3Q_HOST_IDX_8821C BIT(9) +#define BIT_CLR_HI2Q_HOST_IDX_8821C BIT(8) +#define BIT_CLR_HI1Q_HOST_IDX_8821C BIT(7) +#define BIT_CLR_HI0Q_HOST_IDX_8821C BIT(6) +#define BIT_CLR_BKQ_HOST_IDX_8821C BIT(5) +#define BIT_CLR_BEQ_HOST_IDX_8821C BIT(4) +#define BIT_CLR_VIQ_HOST_IDX_8821C BIT(3) +#define BIT_CLR_VOQ_HOST_IDX_8821C BIT(2) +#define BIT_CLR_MGQ_HOST_IDX_8821C BIT(1) +#define BIT_CLR_RXQ_HOST_IDX_8821C BIT(0) + +/* 2 REG_VOQ_TXBD_IDX_8821C */ + +#define BIT_SHIFT_VOQ_HW_IDX_8821C 16 +#define BIT_MASK_VOQ_HW_IDX_8821C 0xfff +#define BIT_VOQ_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_VOQ_HW_IDX_8821C) << BIT_SHIFT_VOQ_HW_IDX_8821C) +#define BITS_VOQ_HW_IDX_8821C \ + (BIT_MASK_VOQ_HW_IDX_8821C << BIT_SHIFT_VOQ_HW_IDX_8821C) +#define BIT_CLEAR_VOQ_HW_IDX_8821C(x) ((x) & (~BITS_VOQ_HW_IDX_8821C)) +#define BIT_GET_VOQ_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_VOQ_HW_IDX_8821C) & BIT_MASK_VOQ_HW_IDX_8821C) +#define BIT_SET_VOQ_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_VOQ_HW_IDX_8821C(x) | BIT_VOQ_HW_IDX_8821C(v)) + +#define BIT_SHIFT_VOQ_HOST_IDX_8821C 0 +#define BIT_MASK_VOQ_HOST_IDX_8821C 0xfff +#define BIT_VOQ_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_VOQ_HOST_IDX_8821C) << BIT_SHIFT_VOQ_HOST_IDX_8821C) +#define BITS_VOQ_HOST_IDX_8821C \ + (BIT_MASK_VOQ_HOST_IDX_8821C << BIT_SHIFT_VOQ_HOST_IDX_8821C) +#define BIT_CLEAR_VOQ_HOST_IDX_8821C(x) ((x) & (~BITS_VOQ_HOST_IDX_8821C)) +#define BIT_GET_VOQ_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_VOQ_HOST_IDX_8821C) & BIT_MASK_VOQ_HOST_IDX_8821C) +#define BIT_SET_VOQ_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_VOQ_HOST_IDX_8821C(x) | BIT_VOQ_HOST_IDX_8821C(v)) + +/* 2 REG_VIQ_TXBD_IDX_8821C */ + +#define BIT_SHIFT_VIQ_HW_IDX_8821C 16 +#define BIT_MASK_VIQ_HW_IDX_8821C 0xfff +#define BIT_VIQ_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_VIQ_HW_IDX_8821C) << BIT_SHIFT_VIQ_HW_IDX_8821C) +#define BITS_VIQ_HW_IDX_8821C \ + (BIT_MASK_VIQ_HW_IDX_8821C << BIT_SHIFT_VIQ_HW_IDX_8821C) +#define BIT_CLEAR_VIQ_HW_IDX_8821C(x) ((x) & (~BITS_VIQ_HW_IDX_8821C)) +#define BIT_GET_VIQ_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_VIQ_HW_IDX_8821C) & BIT_MASK_VIQ_HW_IDX_8821C) +#define BIT_SET_VIQ_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_VIQ_HW_IDX_8821C(x) | BIT_VIQ_HW_IDX_8821C(v)) + +#define BIT_SHIFT_VIQ_HOST_IDX_8821C 0 +#define BIT_MASK_VIQ_HOST_IDX_8821C 0xfff +#define BIT_VIQ_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_VIQ_HOST_IDX_8821C) << BIT_SHIFT_VIQ_HOST_IDX_8821C) +#define BITS_VIQ_HOST_IDX_8821C \ + (BIT_MASK_VIQ_HOST_IDX_8821C << BIT_SHIFT_VIQ_HOST_IDX_8821C) +#define BIT_CLEAR_VIQ_HOST_IDX_8821C(x) ((x) & (~BITS_VIQ_HOST_IDX_8821C)) +#define BIT_GET_VIQ_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_VIQ_HOST_IDX_8821C) & BIT_MASK_VIQ_HOST_IDX_8821C) +#define BIT_SET_VIQ_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_VIQ_HOST_IDX_8821C(x) | BIT_VIQ_HOST_IDX_8821C(v)) + +/* 2 REG_BEQ_TXBD_IDX_8821C */ + +#define BIT_SHIFT_BEQ_HW_IDX_8821C 16 +#define BIT_MASK_BEQ_HW_IDX_8821C 0xfff +#define BIT_BEQ_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_BEQ_HW_IDX_8821C) << BIT_SHIFT_BEQ_HW_IDX_8821C) +#define BITS_BEQ_HW_IDX_8821C \ + (BIT_MASK_BEQ_HW_IDX_8821C << BIT_SHIFT_BEQ_HW_IDX_8821C) +#define BIT_CLEAR_BEQ_HW_IDX_8821C(x) ((x) & (~BITS_BEQ_HW_IDX_8821C)) +#define BIT_GET_BEQ_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_BEQ_HW_IDX_8821C) & BIT_MASK_BEQ_HW_IDX_8821C) +#define BIT_SET_BEQ_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_BEQ_HW_IDX_8821C(x) | BIT_BEQ_HW_IDX_8821C(v)) + +#define BIT_SHIFT_BEQ_HOST_IDX_8821C 0 +#define BIT_MASK_BEQ_HOST_IDX_8821C 0xfff +#define BIT_BEQ_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_BEQ_HOST_IDX_8821C) << BIT_SHIFT_BEQ_HOST_IDX_8821C) +#define BITS_BEQ_HOST_IDX_8821C \ + (BIT_MASK_BEQ_HOST_IDX_8821C << BIT_SHIFT_BEQ_HOST_IDX_8821C) +#define BIT_CLEAR_BEQ_HOST_IDX_8821C(x) ((x) & (~BITS_BEQ_HOST_IDX_8821C)) +#define BIT_GET_BEQ_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_BEQ_HOST_IDX_8821C) & BIT_MASK_BEQ_HOST_IDX_8821C) +#define BIT_SET_BEQ_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_BEQ_HOST_IDX_8821C(x) | BIT_BEQ_HOST_IDX_8821C(v)) + +/* 2 REG_BKQ_TXBD_IDX_8821C */ + +#define BIT_SHIFT_BKQ_HW_IDX_8821C 16 +#define BIT_MASK_BKQ_HW_IDX_8821C 0xfff +#define BIT_BKQ_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_BKQ_HW_IDX_8821C) << BIT_SHIFT_BKQ_HW_IDX_8821C) +#define BITS_BKQ_HW_IDX_8821C \ + (BIT_MASK_BKQ_HW_IDX_8821C << BIT_SHIFT_BKQ_HW_IDX_8821C) +#define BIT_CLEAR_BKQ_HW_IDX_8821C(x) ((x) & (~BITS_BKQ_HW_IDX_8821C)) +#define BIT_GET_BKQ_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_BKQ_HW_IDX_8821C) & BIT_MASK_BKQ_HW_IDX_8821C) +#define BIT_SET_BKQ_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_BKQ_HW_IDX_8821C(x) | BIT_BKQ_HW_IDX_8821C(v)) + +#define BIT_SHIFT_BKQ_HOST_IDX_8821C 0 +#define BIT_MASK_BKQ_HOST_IDX_8821C 0xfff +#define BIT_BKQ_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_BKQ_HOST_IDX_8821C) << BIT_SHIFT_BKQ_HOST_IDX_8821C) +#define BITS_BKQ_HOST_IDX_8821C \ + (BIT_MASK_BKQ_HOST_IDX_8821C << BIT_SHIFT_BKQ_HOST_IDX_8821C) +#define BIT_CLEAR_BKQ_HOST_IDX_8821C(x) ((x) & (~BITS_BKQ_HOST_IDX_8821C)) +#define BIT_GET_BKQ_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_BKQ_HOST_IDX_8821C) & BIT_MASK_BKQ_HOST_IDX_8821C) +#define BIT_SET_BKQ_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_BKQ_HOST_IDX_8821C(x) | BIT_BKQ_HOST_IDX_8821C(v)) + +/* 2 REG_MGQ_TXBD_IDX_8821C */ + +#define BIT_SHIFT_MGQ_HW_IDX_8821C 16 +#define BIT_MASK_MGQ_HW_IDX_8821C 0xfff +#define BIT_MGQ_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_MGQ_HW_IDX_8821C) << BIT_SHIFT_MGQ_HW_IDX_8821C) +#define BITS_MGQ_HW_IDX_8821C \ + (BIT_MASK_MGQ_HW_IDX_8821C << BIT_SHIFT_MGQ_HW_IDX_8821C) +#define BIT_CLEAR_MGQ_HW_IDX_8821C(x) ((x) & (~BITS_MGQ_HW_IDX_8821C)) +#define BIT_GET_MGQ_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_HW_IDX_8821C) & BIT_MASK_MGQ_HW_IDX_8821C) +#define BIT_SET_MGQ_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_MGQ_HW_IDX_8821C(x) | BIT_MGQ_HW_IDX_8821C(v)) + +#define BIT_SHIFT_MGQ_HOST_IDX_8821C 0 +#define BIT_MASK_MGQ_HOST_IDX_8821C 0xfff +#define BIT_MGQ_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_MGQ_HOST_IDX_8821C) << BIT_SHIFT_MGQ_HOST_IDX_8821C) +#define BITS_MGQ_HOST_IDX_8821C \ + (BIT_MASK_MGQ_HOST_IDX_8821C << BIT_SHIFT_MGQ_HOST_IDX_8821C) +#define BIT_CLEAR_MGQ_HOST_IDX_8821C(x) ((x) & (~BITS_MGQ_HOST_IDX_8821C)) +#define BIT_GET_MGQ_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_HOST_IDX_8821C) & BIT_MASK_MGQ_HOST_IDX_8821C) +#define BIT_SET_MGQ_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_MGQ_HOST_IDX_8821C(x) | BIT_MGQ_HOST_IDX_8821C(v)) + +/* 2 REG_RXQ_RXBD_IDX_8821C */ + +#define BIT_SHIFT_RXQ_HW_IDX_8821C 16 +#define BIT_MASK_RXQ_HW_IDX_8821C 0xfff +#define BIT_RXQ_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_RXQ_HW_IDX_8821C) << BIT_SHIFT_RXQ_HW_IDX_8821C) +#define BITS_RXQ_HW_IDX_8821C \ + (BIT_MASK_RXQ_HW_IDX_8821C << BIT_SHIFT_RXQ_HW_IDX_8821C) +#define BIT_CLEAR_RXQ_HW_IDX_8821C(x) ((x) & (~BITS_RXQ_HW_IDX_8821C)) +#define BIT_GET_RXQ_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RXQ_HW_IDX_8821C) & BIT_MASK_RXQ_HW_IDX_8821C) +#define BIT_SET_RXQ_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_RXQ_HW_IDX_8821C(x) | BIT_RXQ_HW_IDX_8821C(v)) + +#define BIT_SHIFT_RXQ_HOST_IDX_8821C 0 +#define BIT_MASK_RXQ_HOST_IDX_8821C 0xfff +#define BIT_RXQ_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_RXQ_HOST_IDX_8821C) << BIT_SHIFT_RXQ_HOST_IDX_8821C) +#define BITS_RXQ_HOST_IDX_8821C \ + (BIT_MASK_RXQ_HOST_IDX_8821C << BIT_SHIFT_RXQ_HOST_IDX_8821C) +#define BIT_CLEAR_RXQ_HOST_IDX_8821C(x) ((x) & (~BITS_RXQ_HOST_IDX_8821C)) +#define BIT_GET_RXQ_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RXQ_HOST_IDX_8821C) & BIT_MASK_RXQ_HOST_IDX_8821C) +#define BIT_SET_RXQ_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_RXQ_HOST_IDX_8821C(x) | BIT_RXQ_HOST_IDX_8821C(v)) + +/* 2 REG_HI0Q_TXBD_IDX_8821C */ + +#define BIT_SHIFT_HI0Q_HW_IDX_8821C 16 +#define BIT_MASK_HI0Q_HW_IDX_8821C 0xfff +#define BIT_HI0Q_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_HI0Q_HW_IDX_8821C) << BIT_SHIFT_HI0Q_HW_IDX_8821C) +#define BITS_HI0Q_HW_IDX_8821C \ + (BIT_MASK_HI0Q_HW_IDX_8821C << BIT_SHIFT_HI0Q_HW_IDX_8821C) +#define BIT_CLEAR_HI0Q_HW_IDX_8821C(x) ((x) & (~BITS_HI0Q_HW_IDX_8821C)) +#define BIT_GET_HI0Q_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI0Q_HW_IDX_8821C) & BIT_MASK_HI0Q_HW_IDX_8821C) +#define BIT_SET_HI0Q_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_HI0Q_HW_IDX_8821C(x) | BIT_HI0Q_HW_IDX_8821C(v)) + +#define BIT_SHIFT_HI0Q_HOST_IDX_8821C 0 +#define BIT_MASK_HI0Q_HOST_IDX_8821C 0xfff +#define BIT_HI0Q_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_HI0Q_HOST_IDX_8821C) << BIT_SHIFT_HI0Q_HOST_IDX_8821C) +#define BITS_HI0Q_HOST_IDX_8821C \ + (BIT_MASK_HI0Q_HOST_IDX_8821C << BIT_SHIFT_HI0Q_HOST_IDX_8821C) +#define BIT_CLEAR_HI0Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI0Q_HOST_IDX_8821C)) +#define BIT_GET_HI0Q_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI0Q_HOST_IDX_8821C) & BIT_MASK_HI0Q_HOST_IDX_8821C) +#define BIT_SET_HI0Q_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_HI0Q_HOST_IDX_8821C(x) | BIT_HI0Q_HOST_IDX_8821C(v)) + +/* 2 REG_HI1Q_TXBD_IDX_8821C */ + +#define BIT_SHIFT_HI1Q_HW_IDX_8821C 16 +#define BIT_MASK_HI1Q_HW_IDX_8821C 0xfff +#define BIT_HI1Q_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_HI1Q_HW_IDX_8821C) << BIT_SHIFT_HI1Q_HW_IDX_8821C) +#define BITS_HI1Q_HW_IDX_8821C \ + (BIT_MASK_HI1Q_HW_IDX_8821C << BIT_SHIFT_HI1Q_HW_IDX_8821C) +#define BIT_CLEAR_HI1Q_HW_IDX_8821C(x) ((x) & (~BITS_HI1Q_HW_IDX_8821C)) +#define BIT_GET_HI1Q_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI1Q_HW_IDX_8821C) & BIT_MASK_HI1Q_HW_IDX_8821C) +#define BIT_SET_HI1Q_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_HI1Q_HW_IDX_8821C(x) | BIT_HI1Q_HW_IDX_8821C(v)) + +#define BIT_SHIFT_HI1Q_HOST_IDX_8821C 0 +#define BIT_MASK_HI1Q_HOST_IDX_8821C 0xfff +#define BIT_HI1Q_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_HI1Q_HOST_IDX_8821C) << BIT_SHIFT_HI1Q_HOST_IDX_8821C) +#define BITS_HI1Q_HOST_IDX_8821C \ + (BIT_MASK_HI1Q_HOST_IDX_8821C << BIT_SHIFT_HI1Q_HOST_IDX_8821C) +#define BIT_CLEAR_HI1Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI1Q_HOST_IDX_8821C)) +#define BIT_GET_HI1Q_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI1Q_HOST_IDX_8821C) & BIT_MASK_HI1Q_HOST_IDX_8821C) +#define BIT_SET_HI1Q_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_HI1Q_HOST_IDX_8821C(x) | BIT_HI1Q_HOST_IDX_8821C(v)) + +/* 2 REG_HI2Q_TXBD_IDX_8821C */ + +#define BIT_SHIFT_HI2Q_HW_IDX_8821C 16 +#define BIT_MASK_HI2Q_HW_IDX_8821C 0xfff +#define BIT_HI2Q_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_HI2Q_HW_IDX_8821C) << BIT_SHIFT_HI2Q_HW_IDX_8821C) +#define BITS_HI2Q_HW_IDX_8821C \ + (BIT_MASK_HI2Q_HW_IDX_8821C << BIT_SHIFT_HI2Q_HW_IDX_8821C) +#define BIT_CLEAR_HI2Q_HW_IDX_8821C(x) ((x) & (~BITS_HI2Q_HW_IDX_8821C)) +#define BIT_GET_HI2Q_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI2Q_HW_IDX_8821C) & BIT_MASK_HI2Q_HW_IDX_8821C) +#define BIT_SET_HI2Q_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_HI2Q_HW_IDX_8821C(x) | BIT_HI2Q_HW_IDX_8821C(v)) + +#define BIT_SHIFT_HI2Q_HOST_IDX_8821C 0 +#define BIT_MASK_HI2Q_HOST_IDX_8821C 0xfff +#define BIT_HI2Q_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_HI2Q_HOST_IDX_8821C) << BIT_SHIFT_HI2Q_HOST_IDX_8821C) +#define BITS_HI2Q_HOST_IDX_8821C \ + (BIT_MASK_HI2Q_HOST_IDX_8821C << BIT_SHIFT_HI2Q_HOST_IDX_8821C) +#define BIT_CLEAR_HI2Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI2Q_HOST_IDX_8821C)) +#define BIT_GET_HI2Q_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI2Q_HOST_IDX_8821C) & BIT_MASK_HI2Q_HOST_IDX_8821C) +#define BIT_SET_HI2Q_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_HI2Q_HOST_IDX_8821C(x) | BIT_HI2Q_HOST_IDX_8821C(v)) + +/* 2 REG_HI3Q_TXBD_IDX_8821C */ + +#define BIT_SHIFT_HI3Q_HW_IDX_8821C 16 +#define BIT_MASK_HI3Q_HW_IDX_8821C 0xfff +#define BIT_HI3Q_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_HI3Q_HW_IDX_8821C) << BIT_SHIFT_HI3Q_HW_IDX_8821C) +#define BITS_HI3Q_HW_IDX_8821C \ + (BIT_MASK_HI3Q_HW_IDX_8821C << BIT_SHIFT_HI3Q_HW_IDX_8821C) +#define BIT_CLEAR_HI3Q_HW_IDX_8821C(x) ((x) & (~BITS_HI3Q_HW_IDX_8821C)) +#define BIT_GET_HI3Q_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI3Q_HW_IDX_8821C) & BIT_MASK_HI3Q_HW_IDX_8821C) +#define BIT_SET_HI3Q_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_HI3Q_HW_IDX_8821C(x) | BIT_HI3Q_HW_IDX_8821C(v)) + +#define BIT_SHIFT_HI3Q_HOST_IDX_8821C 0 +#define BIT_MASK_HI3Q_HOST_IDX_8821C 0xfff +#define BIT_HI3Q_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_HI3Q_HOST_IDX_8821C) << BIT_SHIFT_HI3Q_HOST_IDX_8821C) +#define BITS_HI3Q_HOST_IDX_8821C \ + (BIT_MASK_HI3Q_HOST_IDX_8821C << BIT_SHIFT_HI3Q_HOST_IDX_8821C) +#define BIT_CLEAR_HI3Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI3Q_HOST_IDX_8821C)) +#define BIT_GET_HI3Q_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI3Q_HOST_IDX_8821C) & BIT_MASK_HI3Q_HOST_IDX_8821C) +#define BIT_SET_HI3Q_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_HI3Q_HOST_IDX_8821C(x) | BIT_HI3Q_HOST_IDX_8821C(v)) + +/* 2 REG_HI4Q_TXBD_IDX_8821C */ + +#define BIT_SHIFT_HI4Q_HW_IDX_8821C 16 +#define BIT_MASK_HI4Q_HW_IDX_8821C 0xfff +#define BIT_HI4Q_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_HI4Q_HW_IDX_8821C) << BIT_SHIFT_HI4Q_HW_IDX_8821C) +#define BITS_HI4Q_HW_IDX_8821C \ + (BIT_MASK_HI4Q_HW_IDX_8821C << BIT_SHIFT_HI4Q_HW_IDX_8821C) +#define BIT_CLEAR_HI4Q_HW_IDX_8821C(x) ((x) & (~BITS_HI4Q_HW_IDX_8821C)) +#define BIT_GET_HI4Q_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI4Q_HW_IDX_8821C) & BIT_MASK_HI4Q_HW_IDX_8821C) +#define BIT_SET_HI4Q_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_HI4Q_HW_IDX_8821C(x) | BIT_HI4Q_HW_IDX_8821C(v)) + +#define BIT_SHIFT_HI4Q_HOST_IDX_8821C 0 +#define BIT_MASK_HI4Q_HOST_IDX_8821C 0xfff +#define BIT_HI4Q_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_HI4Q_HOST_IDX_8821C) << BIT_SHIFT_HI4Q_HOST_IDX_8821C) +#define BITS_HI4Q_HOST_IDX_8821C \ + (BIT_MASK_HI4Q_HOST_IDX_8821C << BIT_SHIFT_HI4Q_HOST_IDX_8821C) +#define BIT_CLEAR_HI4Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI4Q_HOST_IDX_8821C)) +#define BIT_GET_HI4Q_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI4Q_HOST_IDX_8821C) & BIT_MASK_HI4Q_HOST_IDX_8821C) +#define BIT_SET_HI4Q_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_HI4Q_HOST_IDX_8821C(x) | BIT_HI4Q_HOST_IDX_8821C(v)) + +/* 2 REG_HI5Q_TXBD_IDX_8821C */ + +#define BIT_SHIFT_HI5Q_HW_IDX_8821C 16 +#define BIT_MASK_HI5Q_HW_IDX_8821C 0xfff +#define BIT_HI5Q_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_HI5Q_HW_IDX_8821C) << BIT_SHIFT_HI5Q_HW_IDX_8821C) +#define BITS_HI5Q_HW_IDX_8821C \ + (BIT_MASK_HI5Q_HW_IDX_8821C << BIT_SHIFT_HI5Q_HW_IDX_8821C) +#define BIT_CLEAR_HI5Q_HW_IDX_8821C(x) ((x) & (~BITS_HI5Q_HW_IDX_8821C)) +#define BIT_GET_HI5Q_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI5Q_HW_IDX_8821C) & BIT_MASK_HI5Q_HW_IDX_8821C) +#define BIT_SET_HI5Q_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_HI5Q_HW_IDX_8821C(x) | BIT_HI5Q_HW_IDX_8821C(v)) + +#define BIT_SHIFT_HI5Q_HOST_IDX_8821C 0 +#define BIT_MASK_HI5Q_HOST_IDX_8821C 0xfff +#define BIT_HI5Q_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_HI5Q_HOST_IDX_8821C) << BIT_SHIFT_HI5Q_HOST_IDX_8821C) +#define BITS_HI5Q_HOST_IDX_8821C \ + (BIT_MASK_HI5Q_HOST_IDX_8821C << BIT_SHIFT_HI5Q_HOST_IDX_8821C) +#define BIT_CLEAR_HI5Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI5Q_HOST_IDX_8821C)) +#define BIT_GET_HI5Q_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI5Q_HOST_IDX_8821C) & BIT_MASK_HI5Q_HOST_IDX_8821C) +#define BIT_SET_HI5Q_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_HI5Q_HOST_IDX_8821C(x) | BIT_HI5Q_HOST_IDX_8821C(v)) + +/* 2 REG_HI6Q_TXBD_IDX_8821C */ + +#define BIT_SHIFT_HI6Q_HW_IDX_8821C 16 +#define BIT_MASK_HI6Q_HW_IDX_8821C 0xfff +#define BIT_HI6Q_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_HI6Q_HW_IDX_8821C) << BIT_SHIFT_HI6Q_HW_IDX_8821C) +#define BITS_HI6Q_HW_IDX_8821C \ + (BIT_MASK_HI6Q_HW_IDX_8821C << BIT_SHIFT_HI6Q_HW_IDX_8821C) +#define BIT_CLEAR_HI6Q_HW_IDX_8821C(x) ((x) & (~BITS_HI6Q_HW_IDX_8821C)) +#define BIT_GET_HI6Q_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI6Q_HW_IDX_8821C) & BIT_MASK_HI6Q_HW_IDX_8821C) +#define BIT_SET_HI6Q_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_HI6Q_HW_IDX_8821C(x) | BIT_HI6Q_HW_IDX_8821C(v)) + +#define BIT_SHIFT_HI6Q_HOST_IDX_8821C 0 +#define BIT_MASK_HI6Q_HOST_IDX_8821C 0xfff +#define BIT_HI6Q_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_HI6Q_HOST_IDX_8821C) << BIT_SHIFT_HI6Q_HOST_IDX_8821C) +#define BITS_HI6Q_HOST_IDX_8821C \ + (BIT_MASK_HI6Q_HOST_IDX_8821C << BIT_SHIFT_HI6Q_HOST_IDX_8821C) +#define BIT_CLEAR_HI6Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI6Q_HOST_IDX_8821C)) +#define BIT_GET_HI6Q_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI6Q_HOST_IDX_8821C) & BIT_MASK_HI6Q_HOST_IDX_8821C) +#define BIT_SET_HI6Q_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_HI6Q_HOST_IDX_8821C(x) | BIT_HI6Q_HOST_IDX_8821C(v)) + +/* 2 REG_HI7Q_TXBD_IDX_8821C */ + +#define BIT_SHIFT_HI7Q_HW_IDX_8821C 16 +#define BIT_MASK_HI7Q_HW_IDX_8821C 0xfff +#define BIT_HI7Q_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_HI7Q_HW_IDX_8821C) << BIT_SHIFT_HI7Q_HW_IDX_8821C) +#define BITS_HI7Q_HW_IDX_8821C \ + (BIT_MASK_HI7Q_HW_IDX_8821C << BIT_SHIFT_HI7Q_HW_IDX_8821C) +#define BIT_CLEAR_HI7Q_HW_IDX_8821C(x) ((x) & (~BITS_HI7Q_HW_IDX_8821C)) +#define BIT_GET_HI7Q_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI7Q_HW_IDX_8821C) & BIT_MASK_HI7Q_HW_IDX_8821C) +#define BIT_SET_HI7Q_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_HI7Q_HW_IDX_8821C(x) | BIT_HI7Q_HW_IDX_8821C(v)) + +#define BIT_SHIFT_HI7Q_HOST_IDX_8821C 0 +#define BIT_MASK_HI7Q_HOST_IDX_8821C 0xfff +#define BIT_HI7Q_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_HI7Q_HOST_IDX_8821C) << BIT_SHIFT_HI7Q_HOST_IDX_8821C) +#define BITS_HI7Q_HOST_IDX_8821C \ + (BIT_MASK_HI7Q_HOST_IDX_8821C << BIT_SHIFT_HI7Q_HOST_IDX_8821C) +#define BIT_CLEAR_HI7Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI7Q_HOST_IDX_8821C)) +#define BIT_GET_HI7Q_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HI7Q_HOST_IDX_8821C) & BIT_MASK_HI7Q_HOST_IDX_8821C) +#define BIT_SET_HI7Q_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_HI7Q_HOST_IDX_8821C(x) | BIT_HI7Q_HOST_IDX_8821C(v)) + +/* 2 REG_DBG_SEL_V1_8821C */ + +#define BIT_SHIFT_DBG_SEL_8821C 0 +#define BIT_MASK_DBG_SEL_8821C 0xff +#define BIT_DBG_SEL_8821C(x) \ + (((x) & BIT_MASK_DBG_SEL_8821C) << BIT_SHIFT_DBG_SEL_8821C) +#define BITS_DBG_SEL_8821C (BIT_MASK_DBG_SEL_8821C << BIT_SHIFT_DBG_SEL_8821C) +#define BIT_CLEAR_DBG_SEL_8821C(x) ((x) & (~BITS_DBG_SEL_8821C)) +#define BIT_GET_DBG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_8821C) & BIT_MASK_DBG_SEL_8821C) +#define BIT_SET_DBG_SEL_8821C(x, v) \ + (BIT_CLEAR_DBG_SEL_8821C(x) | BIT_DBG_SEL_8821C(v)) + +/* 2 REG_PCIE_HRPWM1_V1_8821C */ + +#define BIT_SHIFT_PCIE_HRPWM_8821C 0 +#define BIT_MASK_PCIE_HRPWM_8821C 0xff +#define BIT_PCIE_HRPWM_8821C(x) \ + (((x) & BIT_MASK_PCIE_HRPWM_8821C) << BIT_SHIFT_PCIE_HRPWM_8821C) +#define BITS_PCIE_HRPWM_8821C \ + (BIT_MASK_PCIE_HRPWM_8821C << BIT_SHIFT_PCIE_HRPWM_8821C) +#define BIT_CLEAR_PCIE_HRPWM_8821C(x) ((x) & (~BITS_PCIE_HRPWM_8821C)) +#define BIT_GET_PCIE_HRPWM_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM_8821C) & BIT_MASK_PCIE_HRPWM_8821C) +#define BIT_SET_PCIE_HRPWM_8821C(x, v) \ + (BIT_CLEAR_PCIE_HRPWM_8821C(x) | BIT_PCIE_HRPWM_8821C(v)) + +/* 2 REG_PCIE_HCPWM1_V1_8821C */ + +#define BIT_SHIFT_PCIE_HCPWM_8821C 0 +#define BIT_MASK_PCIE_HCPWM_8821C 0xff +#define BIT_PCIE_HCPWM_8821C(x) \ + (((x) & BIT_MASK_PCIE_HCPWM_8821C) << BIT_SHIFT_PCIE_HCPWM_8821C) +#define BITS_PCIE_HCPWM_8821C \ + (BIT_MASK_PCIE_HCPWM_8821C << BIT_SHIFT_PCIE_HCPWM_8821C) +#define BIT_CLEAR_PCIE_HCPWM_8821C(x) ((x) & (~BITS_PCIE_HCPWM_8821C)) +#define BIT_GET_PCIE_HCPWM_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM_8821C) & BIT_MASK_PCIE_HCPWM_8821C) +#define BIT_SET_PCIE_HCPWM_8821C(x, v) \ + (BIT_CLEAR_PCIE_HCPWM_8821C(x) | BIT_PCIE_HCPWM_8821C(v)) + +/* 2 REG_PCIE_CTRL2_8821C */ +#define BIT_DIS_TXDMA_PRE_8821C BIT(7) +#define BIT_DIS_RXDMA_PRE_8821C BIT(6) + +#define BIT_SHIFT_HPS_CLKR_PCIE_8821C 4 +#define BIT_MASK_HPS_CLKR_PCIE_8821C 0x3 +#define BIT_HPS_CLKR_PCIE_8821C(x) \ + (((x) & BIT_MASK_HPS_CLKR_PCIE_8821C) << BIT_SHIFT_HPS_CLKR_PCIE_8821C) +#define BITS_HPS_CLKR_PCIE_8821C \ + (BIT_MASK_HPS_CLKR_PCIE_8821C << BIT_SHIFT_HPS_CLKR_PCIE_8821C) +#define BIT_CLEAR_HPS_CLKR_PCIE_8821C(x) ((x) & (~BITS_HPS_CLKR_PCIE_8821C)) +#define BIT_GET_HPS_CLKR_PCIE_8821C(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_PCIE_8821C) & BIT_MASK_HPS_CLKR_PCIE_8821C) +#define BIT_SET_HPS_CLKR_PCIE_8821C(x, v) \ + (BIT_CLEAR_HPS_CLKR_PCIE_8821C(x) | BIT_HPS_CLKR_PCIE_8821C(v)) + +#define BIT_PCIE_INT_8821C BIT(3) +#define BIT_TXFLAG_EXIT_L1_EN_8821C BIT(2) +#define BIT_EN_RXDMA_ALIGN_8821C BIT(1) +#define BIT_EN_TXDMA_ALIGN_8821C BIT(0) + +/* 2 REG_PCIE_HRPWM2_V1_8821C */ + +#define BIT_SHIFT_PCIE_HRPWM2_8821C 0 +#define BIT_MASK_PCIE_HRPWM2_8821C 0xffff +#define BIT_PCIE_HRPWM2_8821C(x) \ + (((x) & BIT_MASK_PCIE_HRPWM2_8821C) << BIT_SHIFT_PCIE_HRPWM2_8821C) +#define BITS_PCIE_HRPWM2_8821C \ + (BIT_MASK_PCIE_HRPWM2_8821C << BIT_SHIFT_PCIE_HRPWM2_8821C) +#define BIT_CLEAR_PCIE_HRPWM2_8821C(x) ((x) & (~BITS_PCIE_HRPWM2_8821C)) +#define BIT_GET_PCIE_HRPWM2_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM2_8821C) & BIT_MASK_PCIE_HRPWM2_8821C) +#define BIT_SET_PCIE_HRPWM2_8821C(x, v) \ + (BIT_CLEAR_PCIE_HRPWM2_8821C(x) | BIT_PCIE_HRPWM2_8821C(v)) + +/* 2 REG_PCIE_HCPWM2_V1_8821C */ + +#define BIT_SHIFT_PCIE_HCPWM2_8821C 0 +#define BIT_MASK_PCIE_HCPWM2_8821C 0xffff +#define BIT_PCIE_HCPWM2_8821C(x) \ + (((x) & BIT_MASK_PCIE_HCPWM2_8821C) << BIT_SHIFT_PCIE_HCPWM2_8821C) +#define BITS_PCIE_HCPWM2_8821C \ + (BIT_MASK_PCIE_HCPWM2_8821C << BIT_SHIFT_PCIE_HCPWM2_8821C) +#define BIT_CLEAR_PCIE_HCPWM2_8821C(x) ((x) & (~BITS_PCIE_HCPWM2_8821C)) +#define BIT_GET_PCIE_HCPWM2_8821C(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM2_8821C) & BIT_MASK_PCIE_HCPWM2_8821C) +#define BIT_SET_PCIE_HCPWM2_8821C(x, v) \ + (BIT_CLEAR_PCIE_HCPWM2_8821C(x) | BIT_PCIE_HCPWM2_8821C(v)) + +/* 2 REG_PCIE_H2C_MSG_V1_8821C */ + +#define BIT_SHIFT_DRV2FW_INFO_8821C 0 +#define BIT_MASK_DRV2FW_INFO_8821C 0xffffffffL +#define BIT_DRV2FW_INFO_8821C(x) \ + (((x) & BIT_MASK_DRV2FW_INFO_8821C) << BIT_SHIFT_DRV2FW_INFO_8821C) +#define BITS_DRV2FW_INFO_8821C \ + (BIT_MASK_DRV2FW_INFO_8821C << BIT_SHIFT_DRV2FW_INFO_8821C) +#define BIT_CLEAR_DRV2FW_INFO_8821C(x) ((x) & (~BITS_DRV2FW_INFO_8821C)) +#define BIT_GET_DRV2FW_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_DRV2FW_INFO_8821C) & BIT_MASK_DRV2FW_INFO_8821C) +#define BIT_SET_DRV2FW_INFO_8821C(x, v) \ + (BIT_CLEAR_DRV2FW_INFO_8821C(x) | BIT_DRV2FW_INFO_8821C(v)) + +/* 2 REG_PCIE_C2H_MSG_V1_8821C */ + +#define BIT_SHIFT_HCI_PCIE_C2H_MSG_8821C 0 +#define BIT_MASK_HCI_PCIE_C2H_MSG_8821C 0xffffffffL +#define BIT_HCI_PCIE_C2H_MSG_8821C(x) \ + (((x) & BIT_MASK_HCI_PCIE_C2H_MSG_8821C) \ + << BIT_SHIFT_HCI_PCIE_C2H_MSG_8821C) +#define BITS_HCI_PCIE_C2H_MSG_8821C \ + (BIT_MASK_HCI_PCIE_C2H_MSG_8821C << BIT_SHIFT_HCI_PCIE_C2H_MSG_8821C) +#define BIT_CLEAR_HCI_PCIE_C2H_MSG_8821C(x) \ + ((x) & (~BITS_HCI_PCIE_C2H_MSG_8821C)) +#define BIT_GET_HCI_PCIE_C2H_MSG_8821C(x) \ + (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG_8821C) & \ + BIT_MASK_HCI_PCIE_C2H_MSG_8821C) +#define BIT_SET_HCI_PCIE_C2H_MSG_8821C(x, v) \ + (BIT_CLEAR_HCI_PCIE_C2H_MSG_8821C(x) | BIT_HCI_PCIE_C2H_MSG_8821C(v)) + +/* 2 REG_DBI_WDATA_V1_8821C */ + +#define BIT_SHIFT_DBI_WDATA_8821C 0 +#define BIT_MASK_DBI_WDATA_8821C 0xffffffffL +#define BIT_DBI_WDATA_8821C(x) \ + (((x) & BIT_MASK_DBI_WDATA_8821C) << BIT_SHIFT_DBI_WDATA_8821C) +#define BITS_DBI_WDATA_8821C \ + (BIT_MASK_DBI_WDATA_8821C << BIT_SHIFT_DBI_WDATA_8821C) +#define BIT_CLEAR_DBI_WDATA_8821C(x) ((x) & (~BITS_DBI_WDATA_8821C)) +#define BIT_GET_DBI_WDATA_8821C(x) \ + (((x) >> BIT_SHIFT_DBI_WDATA_8821C) & BIT_MASK_DBI_WDATA_8821C) +#define BIT_SET_DBI_WDATA_8821C(x, v) \ + (BIT_CLEAR_DBI_WDATA_8821C(x) | BIT_DBI_WDATA_8821C(v)) + +/* 2 REG_DBI_RDATA_V1_8821C */ + +#define BIT_SHIFT_DBI_RDATA_8821C 0 +#define BIT_MASK_DBI_RDATA_8821C 0xffffffffL +#define BIT_DBI_RDATA_8821C(x) \ + (((x) & BIT_MASK_DBI_RDATA_8821C) << BIT_SHIFT_DBI_RDATA_8821C) +#define BITS_DBI_RDATA_8821C \ + (BIT_MASK_DBI_RDATA_8821C << BIT_SHIFT_DBI_RDATA_8821C) +#define BIT_CLEAR_DBI_RDATA_8821C(x) ((x) & (~BITS_DBI_RDATA_8821C)) +#define BIT_GET_DBI_RDATA_8821C(x) \ + (((x) >> BIT_SHIFT_DBI_RDATA_8821C) & BIT_MASK_DBI_RDATA_8821C) +#define BIT_SET_DBI_RDATA_8821C(x, v) \ + (BIT_CLEAR_DBI_RDATA_8821C(x) | BIT_DBI_RDATA_8821C(v)) + +/* 2 REG_DBI_FLAG_V1_8821C */ +#define BIT_EN_STUCK_DBG_8821C BIT(26) +#define BIT_RX_STUCK_8821C BIT(25) +#define BIT_TX_STUCK_8821C BIT(24) +#define BIT_DBI_RFLAG_8821C BIT(17) +#define BIT_DBI_WFLAG_8821C BIT(16) + +#define BIT_SHIFT_DBI_WREN_8821C 12 +#define BIT_MASK_DBI_WREN_8821C 0xf +#define BIT_DBI_WREN_8821C(x) \ + (((x) & BIT_MASK_DBI_WREN_8821C) << BIT_SHIFT_DBI_WREN_8821C) +#define BITS_DBI_WREN_8821C \ + (BIT_MASK_DBI_WREN_8821C << BIT_SHIFT_DBI_WREN_8821C) +#define BIT_CLEAR_DBI_WREN_8821C(x) ((x) & (~BITS_DBI_WREN_8821C)) +#define BIT_GET_DBI_WREN_8821C(x) \ + (((x) >> BIT_SHIFT_DBI_WREN_8821C) & BIT_MASK_DBI_WREN_8821C) +#define BIT_SET_DBI_WREN_8821C(x, v) \ + (BIT_CLEAR_DBI_WREN_8821C(x) | BIT_DBI_WREN_8821C(v)) + +#define BIT_SHIFT_DBI_ADDR_8821C 0 +#define BIT_MASK_DBI_ADDR_8821C 0xfff +#define BIT_DBI_ADDR_8821C(x) \ + (((x) & BIT_MASK_DBI_ADDR_8821C) << BIT_SHIFT_DBI_ADDR_8821C) +#define BITS_DBI_ADDR_8821C \ + (BIT_MASK_DBI_ADDR_8821C << BIT_SHIFT_DBI_ADDR_8821C) +#define BIT_CLEAR_DBI_ADDR_8821C(x) ((x) & (~BITS_DBI_ADDR_8821C)) +#define BIT_GET_DBI_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_DBI_ADDR_8821C) & BIT_MASK_DBI_ADDR_8821C) +#define BIT_SET_DBI_ADDR_8821C(x, v) \ + (BIT_CLEAR_DBI_ADDR_8821C(x) | BIT_DBI_ADDR_8821C(v)) + +/* 2 REG_MDIO_V1_8821C */ + +#define BIT_SHIFT_MDIO_RDATA_8821C 16 +#define BIT_MASK_MDIO_RDATA_8821C 0xffff +#define BIT_MDIO_RDATA_8821C(x) \ + (((x) & BIT_MASK_MDIO_RDATA_8821C) << BIT_SHIFT_MDIO_RDATA_8821C) +#define BITS_MDIO_RDATA_8821C \ + (BIT_MASK_MDIO_RDATA_8821C << BIT_SHIFT_MDIO_RDATA_8821C) +#define BIT_CLEAR_MDIO_RDATA_8821C(x) ((x) & (~BITS_MDIO_RDATA_8821C)) +#define BIT_GET_MDIO_RDATA_8821C(x) \ + (((x) >> BIT_SHIFT_MDIO_RDATA_8821C) & BIT_MASK_MDIO_RDATA_8821C) +#define BIT_SET_MDIO_RDATA_8821C(x, v) \ + (BIT_CLEAR_MDIO_RDATA_8821C(x) | BIT_MDIO_RDATA_8821C(v)) + +#define BIT_SHIFT_MDIO_WDATA_8821C 0 +#define BIT_MASK_MDIO_WDATA_8821C 0xffff +#define BIT_MDIO_WDATA_8821C(x) \ + (((x) & BIT_MASK_MDIO_WDATA_8821C) << BIT_SHIFT_MDIO_WDATA_8821C) +#define BITS_MDIO_WDATA_8821C \ + (BIT_MASK_MDIO_WDATA_8821C << BIT_SHIFT_MDIO_WDATA_8821C) +#define BIT_CLEAR_MDIO_WDATA_8821C(x) ((x) & (~BITS_MDIO_WDATA_8821C)) +#define BIT_GET_MDIO_WDATA_8821C(x) \ + (((x) >> BIT_SHIFT_MDIO_WDATA_8821C) & BIT_MASK_MDIO_WDATA_8821C) +#define BIT_SET_MDIO_WDATA_8821C(x, v) \ + (BIT_CLEAR_MDIO_WDATA_8821C(x) | BIT_MDIO_WDATA_8821C(v)) + +/* 2 REG_PCIE_MIX_CFG_8821C */ + +#define BIT_SHIFT_MDIO_PHY_ADDR_8821C 24 +#define BIT_MASK_MDIO_PHY_ADDR_8821C 0x1f +#define BIT_MDIO_PHY_ADDR_8821C(x) \ + (((x) & BIT_MASK_MDIO_PHY_ADDR_8821C) << BIT_SHIFT_MDIO_PHY_ADDR_8821C) +#define BITS_MDIO_PHY_ADDR_8821C \ + (BIT_MASK_MDIO_PHY_ADDR_8821C << BIT_SHIFT_MDIO_PHY_ADDR_8821C) +#define BIT_CLEAR_MDIO_PHY_ADDR_8821C(x) ((x) & (~BITS_MDIO_PHY_ADDR_8821C)) +#define BIT_GET_MDIO_PHY_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_MDIO_PHY_ADDR_8821C) & BIT_MASK_MDIO_PHY_ADDR_8821C) +#define BIT_SET_MDIO_PHY_ADDR_8821C(x, v) \ + (BIT_CLEAR_MDIO_PHY_ADDR_8821C(x) | BIT_MDIO_PHY_ADDR_8821C(v)) + +#define BIT_SHIFT_WATCH_DOG_RECORD_V1_8821C 10 +#define BIT_MASK_WATCH_DOG_RECORD_V1_8821C 0x3fff +#define BIT_WATCH_DOG_RECORD_V1_8821C(x) \ + (((x) & BIT_MASK_WATCH_DOG_RECORD_V1_8821C) \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8821C) +#define BITS_WATCH_DOG_RECORD_V1_8821C \ + (BIT_MASK_WATCH_DOG_RECORD_V1_8821C \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8821C) +#define BIT_CLEAR_WATCH_DOG_RECORD_V1_8821C(x) \ + ((x) & (~BITS_WATCH_DOG_RECORD_V1_8821C)) +#define BIT_GET_WATCH_DOG_RECORD_V1_8821C(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1_8821C) & \ + BIT_MASK_WATCH_DOG_RECORD_V1_8821C) +#define BIT_SET_WATCH_DOG_RECORD_V1_8821C(x, v) \ + (BIT_CLEAR_WATCH_DOG_RECORD_V1_8821C(x) | \ + BIT_WATCH_DOG_RECORD_V1_8821C(v)) + +#define BIT_R_IO_TIMEOUT_FLAG_V1_8821C BIT(9) +#define BIT_EN_WATCH_DOG_8821C BIT(8) +#define BIT_ECRC_EN_V1_8821C BIT(7) +#define BIT_MDIO_RFLAG_V1_8821C BIT(6) +#define BIT_MDIO_WFLAG_V1_8821C BIT(5) + +#define BIT_SHIFT_MDIO_REG_ADDR_V1_8821C 0 +#define BIT_MASK_MDIO_REG_ADDR_V1_8821C 0x1f +#define BIT_MDIO_REG_ADDR_V1_8821C(x) \ + (((x) & BIT_MASK_MDIO_REG_ADDR_V1_8821C) \ + << BIT_SHIFT_MDIO_REG_ADDR_V1_8821C) +#define BITS_MDIO_REG_ADDR_V1_8821C \ + (BIT_MASK_MDIO_REG_ADDR_V1_8821C << BIT_SHIFT_MDIO_REG_ADDR_V1_8821C) +#define BIT_CLEAR_MDIO_REG_ADDR_V1_8821C(x) \ + ((x) & (~BITS_MDIO_REG_ADDR_V1_8821C)) +#define BIT_GET_MDIO_REG_ADDR_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MDIO_REG_ADDR_V1_8821C) & \ + BIT_MASK_MDIO_REG_ADDR_V1_8821C) +#define BIT_SET_MDIO_REG_ADDR_V1_8821C(x, v) \ + (BIT_CLEAR_MDIO_REG_ADDR_V1_8821C(x) | BIT_MDIO_REG_ADDR_V1_8821C(v)) + +/* 2 REG_HCI_MIX_CFG_8821C */ +#define BIT_HOST_GEN2_SUPPORT_8821C BIT(20) + +#define BIT_SHIFT_TXDMA_ERR_FLAG_8821C 16 +#define BIT_MASK_TXDMA_ERR_FLAG_8821C 0xf +#define BIT_TXDMA_ERR_FLAG_8821C(x) \ + (((x) & BIT_MASK_TXDMA_ERR_FLAG_8821C) \ + << BIT_SHIFT_TXDMA_ERR_FLAG_8821C) +#define BITS_TXDMA_ERR_FLAG_8821C \ + (BIT_MASK_TXDMA_ERR_FLAG_8821C << BIT_SHIFT_TXDMA_ERR_FLAG_8821C) +#define BIT_CLEAR_TXDMA_ERR_FLAG_8821C(x) ((x) & (~BITS_TXDMA_ERR_FLAG_8821C)) +#define BIT_GET_TXDMA_ERR_FLAG_8821C(x) \ + (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_8821C) & \ + BIT_MASK_TXDMA_ERR_FLAG_8821C) +#define BIT_SET_TXDMA_ERR_FLAG_8821C(x, v) \ + (BIT_CLEAR_TXDMA_ERR_FLAG_8821C(x) | BIT_TXDMA_ERR_FLAG_8821C(v)) + +#define BIT_SHIFT_EARLY_MODE_SEL_8821C 12 +#define BIT_MASK_EARLY_MODE_SEL_8821C 0xf +#define BIT_EARLY_MODE_SEL_8821C(x) \ + (((x) & BIT_MASK_EARLY_MODE_SEL_8821C) \ + << BIT_SHIFT_EARLY_MODE_SEL_8821C) +#define BITS_EARLY_MODE_SEL_8821C \ + (BIT_MASK_EARLY_MODE_SEL_8821C << BIT_SHIFT_EARLY_MODE_SEL_8821C) +#define BIT_CLEAR_EARLY_MODE_SEL_8821C(x) ((x) & (~BITS_EARLY_MODE_SEL_8821C)) +#define BIT_GET_EARLY_MODE_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_EARLY_MODE_SEL_8821C) & \ + BIT_MASK_EARLY_MODE_SEL_8821C) +#define BIT_SET_EARLY_MODE_SEL_8821C(x, v) \ + (BIT_CLEAR_EARLY_MODE_SEL_8821C(x) | BIT_EARLY_MODE_SEL_8821C(v)) + +#define BIT_EPHY_RX50_EN_8821C BIT(11) + +#define BIT_SHIFT_MSI_TIMEOUT_ID_V1_8821C 8 +#define BIT_MASK_MSI_TIMEOUT_ID_V1_8821C 0x7 +#define BIT_MSI_TIMEOUT_ID_V1_8821C(x) \ + (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1_8821C) \ + << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8821C) +#define BITS_MSI_TIMEOUT_ID_V1_8821C \ + (BIT_MASK_MSI_TIMEOUT_ID_V1_8821C << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8821C) +#define BIT_CLEAR_MSI_TIMEOUT_ID_V1_8821C(x) \ + ((x) & (~BITS_MSI_TIMEOUT_ID_V1_8821C)) +#define BIT_GET_MSI_TIMEOUT_ID_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1_8821C) & \ + BIT_MASK_MSI_TIMEOUT_ID_V1_8821C) +#define BIT_SET_MSI_TIMEOUT_ID_V1_8821C(x, v) \ + (BIT_CLEAR_MSI_TIMEOUT_ID_V1_8821C(x) | BIT_MSI_TIMEOUT_ID_V1_8821C(v)) + +#define BIT_RADDR_RD_8821C BIT(7) +#define BIT_EN_MUL_TAG_8821C BIT(6) +#define BIT_EN_EARLY_MODE_8821C BIT(5) +#define BIT_L0S_LINK_OFF_8821C BIT(4) +#define BIT_ACT_LINK_OFF_8821C BIT(3) +#define BIT_EN_SLOW_MAC_TX_8821C BIT(2) +#define BIT_EN_SLOW_MAC_RX_8821C BIT(1) + +/* 2 REG_STC_INT_CS_8821C(PCIE STATE CHANGE INTERRUPT CONTROL AND STATUS) */ +#define BIT_STC_INT_EN_8821C BIT(31) + +#define BIT_SHIFT_STC_INT_FLAG_8821C 16 +#define BIT_MASK_STC_INT_FLAG_8821C 0xff +#define BIT_STC_INT_FLAG_8821C(x) \ + (((x) & BIT_MASK_STC_INT_FLAG_8821C) << BIT_SHIFT_STC_INT_FLAG_8821C) +#define BITS_STC_INT_FLAG_8821C \ + (BIT_MASK_STC_INT_FLAG_8821C << BIT_SHIFT_STC_INT_FLAG_8821C) +#define BIT_CLEAR_STC_INT_FLAG_8821C(x) ((x) & (~BITS_STC_INT_FLAG_8821C)) +#define BIT_GET_STC_INT_FLAG_8821C(x) \ + (((x) >> BIT_SHIFT_STC_INT_FLAG_8821C) & BIT_MASK_STC_INT_FLAG_8821C) +#define BIT_SET_STC_INT_FLAG_8821C(x, v) \ + (BIT_CLEAR_STC_INT_FLAG_8821C(x) | BIT_STC_INT_FLAG_8821C(v)) + +#define BIT_SHIFT_STC_INT_IDX_8821C 8 +#define BIT_MASK_STC_INT_IDX_8821C 0x7 +#define BIT_STC_INT_IDX_8821C(x) \ + (((x) & BIT_MASK_STC_INT_IDX_8821C) << BIT_SHIFT_STC_INT_IDX_8821C) +#define BITS_STC_INT_IDX_8821C \ + (BIT_MASK_STC_INT_IDX_8821C << BIT_SHIFT_STC_INT_IDX_8821C) +#define BIT_CLEAR_STC_INT_IDX_8821C(x) ((x) & (~BITS_STC_INT_IDX_8821C)) +#define BIT_GET_STC_INT_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_STC_INT_IDX_8821C) & BIT_MASK_STC_INT_IDX_8821C) +#define BIT_SET_STC_INT_IDX_8821C(x, v) \ + (BIT_CLEAR_STC_INT_IDX_8821C(x) | BIT_STC_INT_IDX_8821C(v)) + +#define BIT_SHIFT_STC_INT_REALTIME_CS_8821C 0 +#define BIT_MASK_STC_INT_REALTIME_CS_8821C 0x3f +#define BIT_STC_INT_REALTIME_CS_8821C(x) \ + (((x) & BIT_MASK_STC_INT_REALTIME_CS_8821C) \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8821C) +#define BITS_STC_INT_REALTIME_CS_8821C \ + (BIT_MASK_STC_INT_REALTIME_CS_8821C \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8821C) +#define BIT_CLEAR_STC_INT_REALTIME_CS_8821C(x) \ + ((x) & (~BITS_STC_INT_REALTIME_CS_8821C)) +#define BIT_GET_STC_INT_REALTIME_CS_8821C(x) \ + (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS_8821C) & \ + BIT_MASK_STC_INT_REALTIME_CS_8821C) +#define BIT_SET_STC_INT_REALTIME_CS_8821C(x, v) \ + (BIT_CLEAR_STC_INT_REALTIME_CS_8821C(x) | \ + BIT_STC_INT_REALTIME_CS_8821C(v)) + +/* 2 REG_ST_INT_CFG_8821C(PCIE STATE CHANGE INTERRUPT CONFIGURATION) */ +#define BIT_STC_INT_GRP_EN_8821C BIT(31) + +#define BIT_SHIFT_STC_INT_EXPECT_LS_8821C 8 +#define BIT_MASK_STC_INT_EXPECT_LS_8821C 0x3f +#define BIT_STC_INT_EXPECT_LS_8821C(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_LS_8821C) \ + << BIT_SHIFT_STC_INT_EXPECT_LS_8821C) +#define BITS_STC_INT_EXPECT_LS_8821C \ + (BIT_MASK_STC_INT_EXPECT_LS_8821C << BIT_SHIFT_STC_INT_EXPECT_LS_8821C) +#define BIT_CLEAR_STC_INT_EXPECT_LS_8821C(x) \ + ((x) & (~BITS_STC_INT_EXPECT_LS_8821C)) +#define BIT_GET_STC_INT_EXPECT_LS_8821C(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS_8821C) & \ + BIT_MASK_STC_INT_EXPECT_LS_8821C) +#define BIT_SET_STC_INT_EXPECT_LS_8821C(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_LS_8821C(x) | BIT_STC_INT_EXPECT_LS_8821C(v)) + +#define BIT_SHIFT_STC_INT_EXPECT_CS_8821C 0 +#define BIT_MASK_STC_INT_EXPECT_CS_8821C 0x3f +#define BIT_STC_INT_EXPECT_CS_8821C(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_CS_8821C) \ + << BIT_SHIFT_STC_INT_EXPECT_CS_8821C) +#define BITS_STC_INT_EXPECT_CS_8821C \ + (BIT_MASK_STC_INT_EXPECT_CS_8821C << BIT_SHIFT_STC_INT_EXPECT_CS_8821C) +#define BIT_CLEAR_STC_INT_EXPECT_CS_8821C(x) \ + ((x) & (~BITS_STC_INT_EXPECT_CS_8821C)) +#define BIT_GET_STC_INT_EXPECT_CS_8821C(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS_8821C) & \ + BIT_MASK_STC_INT_EXPECT_CS_8821C) +#define BIT_SET_STC_INT_EXPECT_CS_8821C(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_CS_8821C(x) | BIT_STC_INT_EXPECT_CS_8821C(v)) + +/* 2 REG_CMU_DLY_CTRL_8821C(PCIE PHY CLOCK MGT UNIT DELAY CONTROL ) */ +#define BIT_CMU_DLY_EN_8821C BIT(31) +#define BIT_CMU_DLY_MODE_8821C BIT(30) + +#define BIT_SHIFT_CMU_DLY_PRE_DIV_8821C 0 +#define BIT_MASK_CMU_DLY_PRE_DIV_8821C 0xff +#define BIT_CMU_DLY_PRE_DIV_8821C(x) \ + (((x) & BIT_MASK_CMU_DLY_PRE_DIV_8821C) \ + << BIT_SHIFT_CMU_DLY_PRE_DIV_8821C) +#define BITS_CMU_DLY_PRE_DIV_8821C \ + (BIT_MASK_CMU_DLY_PRE_DIV_8821C << BIT_SHIFT_CMU_DLY_PRE_DIV_8821C) +#define BIT_CLEAR_CMU_DLY_PRE_DIV_8821C(x) ((x) & (~BITS_CMU_DLY_PRE_DIV_8821C)) +#define BIT_GET_CMU_DLY_PRE_DIV_8821C(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_PRE_DIV_8821C) & \ + BIT_MASK_CMU_DLY_PRE_DIV_8821C) +#define BIT_SET_CMU_DLY_PRE_DIV_8821C(x, v) \ + (BIT_CLEAR_CMU_DLY_PRE_DIV_8821C(x) | BIT_CMU_DLY_PRE_DIV_8821C(v)) + +/* 2 REG_CMU_DLY_CFG_8821C(PCIE PHY CLOCK MGT UNIT DELAY CONFIGURATION ) */ + +#define BIT_SHIFT_CMU_DLY_LTR_A2I_8821C 24 +#define BIT_MASK_CMU_DLY_LTR_A2I_8821C 0xff +#define BIT_CMU_DLY_LTR_A2I_8821C(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_A2I_8821C) \ + << BIT_SHIFT_CMU_DLY_LTR_A2I_8821C) +#define BITS_CMU_DLY_LTR_A2I_8821C \ + (BIT_MASK_CMU_DLY_LTR_A2I_8821C << BIT_SHIFT_CMU_DLY_LTR_A2I_8821C) +#define BIT_CLEAR_CMU_DLY_LTR_A2I_8821C(x) ((x) & (~BITS_CMU_DLY_LTR_A2I_8821C)) +#define BIT_GET_CMU_DLY_LTR_A2I_8821C(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_A2I_8821C) & \ + BIT_MASK_CMU_DLY_LTR_A2I_8821C) +#define BIT_SET_CMU_DLY_LTR_A2I_8821C(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_A2I_8821C(x) | BIT_CMU_DLY_LTR_A2I_8821C(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_I2A_8821C 16 +#define BIT_MASK_CMU_DLY_LTR_I2A_8821C 0xff +#define BIT_CMU_DLY_LTR_I2A_8821C(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_I2A_8821C) \ + << BIT_SHIFT_CMU_DLY_LTR_I2A_8821C) +#define BITS_CMU_DLY_LTR_I2A_8821C \ + (BIT_MASK_CMU_DLY_LTR_I2A_8821C << BIT_SHIFT_CMU_DLY_LTR_I2A_8821C) +#define BIT_CLEAR_CMU_DLY_LTR_I2A_8821C(x) ((x) & (~BITS_CMU_DLY_LTR_I2A_8821C)) +#define BIT_GET_CMU_DLY_LTR_I2A_8821C(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_I2A_8821C) & \ + BIT_MASK_CMU_DLY_LTR_I2A_8821C) +#define BIT_SET_CMU_DLY_LTR_I2A_8821C(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_I2A_8821C(x) | BIT_CMU_DLY_LTR_I2A_8821C(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_IDLE_8821C 8 +#define BIT_MASK_CMU_DLY_LTR_IDLE_8821C 0xff +#define BIT_CMU_DLY_LTR_IDLE_8821C(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_IDLE_8821C) \ + << BIT_SHIFT_CMU_DLY_LTR_IDLE_8821C) +#define BITS_CMU_DLY_LTR_IDLE_8821C \ + (BIT_MASK_CMU_DLY_LTR_IDLE_8821C << BIT_SHIFT_CMU_DLY_LTR_IDLE_8821C) +#define BIT_CLEAR_CMU_DLY_LTR_IDLE_8821C(x) \ + ((x) & (~BITS_CMU_DLY_LTR_IDLE_8821C)) +#define BIT_GET_CMU_DLY_LTR_IDLE_8821C(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_IDLE_8821C) & \ + BIT_MASK_CMU_DLY_LTR_IDLE_8821C) +#define BIT_SET_CMU_DLY_LTR_IDLE_8821C(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_IDLE_8821C(x) | BIT_CMU_DLY_LTR_IDLE_8821C(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_ACT_8821C 0 +#define BIT_MASK_CMU_DLY_LTR_ACT_8821C 0xff +#define BIT_CMU_DLY_LTR_ACT_8821C(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_ACT_8821C) \ + << BIT_SHIFT_CMU_DLY_LTR_ACT_8821C) +#define BITS_CMU_DLY_LTR_ACT_8821C \ + (BIT_MASK_CMU_DLY_LTR_ACT_8821C << BIT_SHIFT_CMU_DLY_LTR_ACT_8821C) +#define BIT_CLEAR_CMU_DLY_LTR_ACT_8821C(x) ((x) & (~BITS_CMU_DLY_LTR_ACT_8821C)) +#define BIT_GET_CMU_DLY_LTR_ACT_8821C(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_ACT_8821C) & \ + BIT_MASK_CMU_DLY_LTR_ACT_8821C) +#define BIT_SET_CMU_DLY_LTR_ACT_8821C(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_ACT_8821C(x) | BIT_CMU_DLY_LTR_ACT_8821C(v)) + +/* 2 REG_H2CQ_TXBD_DESA_8821C */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_8821C 0 +#define BIT_MASK_H2CQ_TXBD_DESA_8821C 0xffffffffffffffffL +#define BIT_H2CQ_TXBD_DESA_8821C(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_8821C) \ + << BIT_SHIFT_H2CQ_TXBD_DESA_8821C) +#define BITS_H2CQ_TXBD_DESA_8821C \ + (BIT_MASK_H2CQ_TXBD_DESA_8821C << BIT_SHIFT_H2CQ_TXBD_DESA_8821C) +#define BIT_CLEAR_H2CQ_TXBD_DESA_8821C(x) ((x) & (~BITS_H2CQ_TXBD_DESA_8821C)) +#define BIT_GET_H2CQ_TXBD_DESA_8821C(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_8821C) & \ + BIT_MASK_H2CQ_TXBD_DESA_8821C) +#define BIT_SET_H2CQ_TXBD_DESA_8821C(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_8821C(x) | BIT_H2CQ_TXBD_DESA_8821C(v)) + +/* 2 REG_H2CQ_TXBD_NUM_8821C */ +#define BIT_PCIE_H2CQ_FLAG_8821C BIT(14) + +#define BIT_SHIFT_H2CQ_DESC_MODE_8821C 12 +#define BIT_MASK_H2CQ_DESC_MODE_8821C 0x3 +#define BIT_H2CQ_DESC_MODE_8821C(x) \ + (((x) & BIT_MASK_H2CQ_DESC_MODE_8821C) \ + << BIT_SHIFT_H2CQ_DESC_MODE_8821C) +#define BITS_H2CQ_DESC_MODE_8821C \ + (BIT_MASK_H2CQ_DESC_MODE_8821C << BIT_SHIFT_H2CQ_DESC_MODE_8821C) +#define BIT_CLEAR_H2CQ_DESC_MODE_8821C(x) ((x) & (~BITS_H2CQ_DESC_MODE_8821C)) +#define BIT_GET_H2CQ_DESC_MODE_8821C(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8821C) & \ + BIT_MASK_H2CQ_DESC_MODE_8821C) +#define BIT_SET_H2CQ_DESC_MODE_8821C(x, v) \ + (BIT_CLEAR_H2CQ_DESC_MODE_8821C(x) | BIT_H2CQ_DESC_MODE_8821C(v)) + +#define BIT_SHIFT_H2CQ_DESC_NUM_8821C 0 +#define BIT_MASK_H2CQ_DESC_NUM_8821C 0xfff +#define BIT_H2CQ_DESC_NUM_8821C(x) \ + (((x) & BIT_MASK_H2CQ_DESC_NUM_8821C) << BIT_SHIFT_H2CQ_DESC_NUM_8821C) +#define BITS_H2CQ_DESC_NUM_8821C \ + (BIT_MASK_H2CQ_DESC_NUM_8821C << BIT_SHIFT_H2CQ_DESC_NUM_8821C) +#define BIT_CLEAR_H2CQ_DESC_NUM_8821C(x) ((x) & (~BITS_H2CQ_DESC_NUM_8821C)) +#define BIT_GET_H2CQ_DESC_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_NUM_8821C) & BIT_MASK_H2CQ_DESC_NUM_8821C) +#define BIT_SET_H2CQ_DESC_NUM_8821C(x, v) \ + (BIT_CLEAR_H2CQ_DESC_NUM_8821C(x) | BIT_H2CQ_DESC_NUM_8821C(v)) + +/* 2 REG_H2CQ_TXBD_IDX_8821C */ + +#define BIT_SHIFT_H2CQ_HW_IDX_8821C 16 +#define BIT_MASK_H2CQ_HW_IDX_8821C 0xfff +#define BIT_H2CQ_HW_IDX_8821C(x) \ + (((x) & BIT_MASK_H2CQ_HW_IDX_8821C) << BIT_SHIFT_H2CQ_HW_IDX_8821C) +#define BITS_H2CQ_HW_IDX_8821C \ + (BIT_MASK_H2CQ_HW_IDX_8821C << BIT_SHIFT_H2CQ_HW_IDX_8821C) +#define BIT_CLEAR_H2CQ_HW_IDX_8821C(x) ((x) & (~BITS_H2CQ_HW_IDX_8821C)) +#define BIT_GET_H2CQ_HW_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8821C) & BIT_MASK_H2CQ_HW_IDX_8821C) +#define BIT_SET_H2CQ_HW_IDX_8821C(x, v) \ + (BIT_CLEAR_H2CQ_HW_IDX_8821C(x) | BIT_H2CQ_HW_IDX_8821C(v)) + +#define BIT_SHIFT_H2CQ_HOST_IDX_8821C 0 +#define BIT_MASK_H2CQ_HOST_IDX_8821C 0xfff +#define BIT_H2CQ_HOST_IDX_8821C(x) \ + (((x) & BIT_MASK_H2CQ_HOST_IDX_8821C) << BIT_SHIFT_H2CQ_HOST_IDX_8821C) +#define BITS_H2CQ_HOST_IDX_8821C \ + (BIT_MASK_H2CQ_HOST_IDX_8821C << BIT_SHIFT_H2CQ_HOST_IDX_8821C) +#define BIT_CLEAR_H2CQ_HOST_IDX_8821C(x) ((x) & (~BITS_H2CQ_HOST_IDX_8821C)) +#define BIT_GET_H2CQ_HOST_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8821C) & BIT_MASK_H2CQ_HOST_IDX_8821C) +#define BIT_SET_H2CQ_HOST_IDX_8821C(x, v) \ + (BIT_CLEAR_H2CQ_HOST_IDX_8821C(x) | BIT_H2CQ_HOST_IDX_8821C(v)) + +/* 2 REG_H2CQ_CSR_8821C[31:0] (H2CQ CONTROL AND STATUS) */ +#define BIT_H2CQ_FULL_8821C BIT(31) +#define BIT_CLR_H2CQ_HOST_IDX_8821C BIT(16) +#define BIT_CLR_H2CQ_HW_IDX_8821C BIT(8) +#define BIT_STOP_H2CQ_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_Q0_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_Q0_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_Q0_V1_8821C 0x7f +#define BIT_QUEUEMACID_Q0_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q0_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_Q0_V1_8821C) +#define BITS_QUEUEMACID_Q0_V1_8821C \ + (BIT_MASK_QUEUEMACID_Q0_V1_8821C << BIT_SHIFT_QUEUEMACID_Q0_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_Q0_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_Q0_V1_8821C)) +#define BIT_GET_QUEUEMACID_Q0_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1_8821C) & \ + BIT_MASK_QUEUEMACID_Q0_V1_8821C) +#define BIT_SET_QUEUEMACID_Q0_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q0_V1_8821C(x) | BIT_QUEUEMACID_Q0_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_Q0_V1_8821C 23 +#define BIT_MASK_QUEUEAC_Q0_V1_8821C 0x3 +#define BIT_QUEUEAC_Q0_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q0_V1_8821C) << BIT_SHIFT_QUEUEAC_Q0_V1_8821C) +#define BITS_QUEUEAC_Q0_V1_8821C \ + (BIT_MASK_QUEUEAC_Q0_V1_8821C << BIT_SHIFT_QUEUEAC_Q0_V1_8821C) +#define BIT_CLEAR_QUEUEAC_Q0_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q0_V1_8821C)) +#define BIT_GET_QUEUEAC_Q0_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1_8821C) & BIT_MASK_QUEUEAC_Q0_V1_8821C) +#define BIT_SET_QUEUEAC_Q0_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q0_V1_8821C(x) | BIT_QUEUEAC_Q0_V1_8821C(v)) + +#define BIT_TIDEMPTY_Q0_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q0_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q0_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q0_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q0_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q0_V2_8821C) +#define BITS_TAIL_PKT_Q0_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q0_V2_8821C << BIT_SHIFT_TAIL_PKT_Q0_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q0_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q0_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q0_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q0_V2_8821C) +#define BIT_SET_TAIL_PKT_Q0_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q0_V2_8821C(x) | BIT_TAIL_PKT_Q0_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q0_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_Q0_V1_8821C 0x7ff +#define BIT_HEAD_PKT_Q0_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q0_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_Q0_V1_8821C) +#define BITS_HEAD_PKT_Q0_V1_8821C \ + (BIT_MASK_HEAD_PKT_Q0_V1_8821C << BIT_SHIFT_HEAD_PKT_Q0_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_Q0_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q0_V1_8821C)) +#define BIT_GET_HEAD_PKT_Q0_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1_8821C) & \ + BIT_MASK_HEAD_PKT_Q0_V1_8821C) +#define BIT_SET_HEAD_PKT_Q0_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q0_V1_8821C(x) | BIT_HEAD_PKT_Q0_V1_8821C(v)) + +/* 2 REG_Q1_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_Q1_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_Q1_V1_8821C 0x7f +#define BIT_QUEUEMACID_Q1_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q1_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_Q1_V1_8821C) +#define BITS_QUEUEMACID_Q1_V1_8821C \ + (BIT_MASK_QUEUEMACID_Q1_V1_8821C << BIT_SHIFT_QUEUEMACID_Q1_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_Q1_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_Q1_V1_8821C)) +#define BIT_GET_QUEUEMACID_Q1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1_8821C) & \ + BIT_MASK_QUEUEMACID_Q1_V1_8821C) +#define BIT_SET_QUEUEMACID_Q1_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q1_V1_8821C(x) | BIT_QUEUEMACID_Q1_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_Q1_V1_8821C 23 +#define BIT_MASK_QUEUEAC_Q1_V1_8821C 0x3 +#define BIT_QUEUEAC_Q1_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q1_V1_8821C) << BIT_SHIFT_QUEUEAC_Q1_V1_8821C) +#define BITS_QUEUEAC_Q1_V1_8821C \ + (BIT_MASK_QUEUEAC_Q1_V1_8821C << BIT_SHIFT_QUEUEAC_Q1_V1_8821C) +#define BIT_CLEAR_QUEUEAC_Q1_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q1_V1_8821C)) +#define BIT_GET_QUEUEAC_Q1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1_8821C) & BIT_MASK_QUEUEAC_Q1_V1_8821C) +#define BIT_SET_QUEUEAC_Q1_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q1_V1_8821C(x) | BIT_QUEUEAC_Q1_V1_8821C(v)) + +#define BIT_TIDEMPTY_Q1_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q1_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q1_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q1_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q1_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q1_V2_8821C) +#define BITS_TAIL_PKT_Q1_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q1_V2_8821C << BIT_SHIFT_TAIL_PKT_Q1_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q1_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q1_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q1_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q1_V2_8821C) +#define BIT_SET_TAIL_PKT_Q1_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q1_V2_8821C(x) | BIT_TAIL_PKT_Q1_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q1_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_Q1_V1_8821C 0x7ff +#define BIT_HEAD_PKT_Q1_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q1_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_Q1_V1_8821C) +#define BITS_HEAD_PKT_Q1_V1_8821C \ + (BIT_MASK_HEAD_PKT_Q1_V1_8821C << BIT_SHIFT_HEAD_PKT_Q1_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_Q1_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q1_V1_8821C)) +#define BIT_GET_HEAD_PKT_Q1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1_8821C) & \ + BIT_MASK_HEAD_PKT_Q1_V1_8821C) +#define BIT_SET_HEAD_PKT_Q1_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q1_V1_8821C(x) | BIT_HEAD_PKT_Q1_V1_8821C(v)) + +/* 2 REG_Q2_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_Q2_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_Q2_V1_8821C 0x7f +#define BIT_QUEUEMACID_Q2_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q2_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_Q2_V1_8821C) +#define BITS_QUEUEMACID_Q2_V1_8821C \ + (BIT_MASK_QUEUEMACID_Q2_V1_8821C << BIT_SHIFT_QUEUEMACID_Q2_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_Q2_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_Q2_V1_8821C)) +#define BIT_GET_QUEUEMACID_Q2_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1_8821C) & \ + BIT_MASK_QUEUEMACID_Q2_V1_8821C) +#define BIT_SET_QUEUEMACID_Q2_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q2_V1_8821C(x) | BIT_QUEUEMACID_Q2_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_Q2_V1_8821C 23 +#define BIT_MASK_QUEUEAC_Q2_V1_8821C 0x3 +#define BIT_QUEUEAC_Q2_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q2_V1_8821C) << BIT_SHIFT_QUEUEAC_Q2_V1_8821C) +#define BITS_QUEUEAC_Q2_V1_8821C \ + (BIT_MASK_QUEUEAC_Q2_V1_8821C << BIT_SHIFT_QUEUEAC_Q2_V1_8821C) +#define BIT_CLEAR_QUEUEAC_Q2_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q2_V1_8821C)) +#define BIT_GET_QUEUEAC_Q2_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1_8821C) & BIT_MASK_QUEUEAC_Q2_V1_8821C) +#define BIT_SET_QUEUEAC_Q2_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q2_V1_8821C(x) | BIT_QUEUEAC_Q2_V1_8821C(v)) + +#define BIT_TIDEMPTY_Q2_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q2_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q2_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q2_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q2_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q2_V2_8821C) +#define BITS_TAIL_PKT_Q2_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q2_V2_8821C << BIT_SHIFT_TAIL_PKT_Q2_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q2_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q2_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q2_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q2_V2_8821C) +#define BIT_SET_TAIL_PKT_Q2_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q2_V2_8821C(x) | BIT_TAIL_PKT_Q2_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q2_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_Q2_V1_8821C 0x7ff +#define BIT_HEAD_PKT_Q2_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q2_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_Q2_V1_8821C) +#define BITS_HEAD_PKT_Q2_V1_8821C \ + (BIT_MASK_HEAD_PKT_Q2_V1_8821C << BIT_SHIFT_HEAD_PKT_Q2_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_Q2_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q2_V1_8821C)) +#define BIT_GET_HEAD_PKT_Q2_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1_8821C) & \ + BIT_MASK_HEAD_PKT_Q2_V1_8821C) +#define BIT_SET_HEAD_PKT_Q2_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q2_V1_8821C(x) | BIT_HEAD_PKT_Q2_V1_8821C(v)) + +/* 2 REG_Q3_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_Q3_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_Q3_V1_8821C 0x7f +#define BIT_QUEUEMACID_Q3_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q3_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_Q3_V1_8821C) +#define BITS_QUEUEMACID_Q3_V1_8821C \ + (BIT_MASK_QUEUEMACID_Q3_V1_8821C << BIT_SHIFT_QUEUEMACID_Q3_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_Q3_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_Q3_V1_8821C)) +#define BIT_GET_QUEUEMACID_Q3_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1_8821C) & \ + BIT_MASK_QUEUEMACID_Q3_V1_8821C) +#define BIT_SET_QUEUEMACID_Q3_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q3_V1_8821C(x) | BIT_QUEUEMACID_Q3_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_Q3_V1_8821C 23 +#define BIT_MASK_QUEUEAC_Q3_V1_8821C 0x3 +#define BIT_QUEUEAC_Q3_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q3_V1_8821C) << BIT_SHIFT_QUEUEAC_Q3_V1_8821C) +#define BITS_QUEUEAC_Q3_V1_8821C \ + (BIT_MASK_QUEUEAC_Q3_V1_8821C << BIT_SHIFT_QUEUEAC_Q3_V1_8821C) +#define BIT_CLEAR_QUEUEAC_Q3_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q3_V1_8821C)) +#define BIT_GET_QUEUEAC_Q3_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1_8821C) & BIT_MASK_QUEUEAC_Q3_V1_8821C) +#define BIT_SET_QUEUEAC_Q3_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q3_V1_8821C(x) | BIT_QUEUEAC_Q3_V1_8821C(v)) + +#define BIT_TIDEMPTY_Q3_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q3_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q3_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q3_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q3_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q3_V2_8821C) +#define BITS_TAIL_PKT_Q3_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q3_V2_8821C << BIT_SHIFT_TAIL_PKT_Q3_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q3_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q3_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q3_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q3_V2_8821C) +#define BIT_SET_TAIL_PKT_Q3_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q3_V2_8821C(x) | BIT_TAIL_PKT_Q3_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q3_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_Q3_V1_8821C 0x7ff +#define BIT_HEAD_PKT_Q3_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q3_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_Q3_V1_8821C) +#define BITS_HEAD_PKT_Q3_V1_8821C \ + (BIT_MASK_HEAD_PKT_Q3_V1_8821C << BIT_SHIFT_HEAD_PKT_Q3_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_Q3_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q3_V1_8821C)) +#define BIT_GET_HEAD_PKT_Q3_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1_8821C) & \ + BIT_MASK_HEAD_PKT_Q3_V1_8821C) +#define BIT_SET_HEAD_PKT_Q3_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q3_V1_8821C(x) | BIT_HEAD_PKT_Q3_V1_8821C(v)) + +/* 2 REG_MGQ_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_MGQ_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_MGQ_V1_8821C 0x7f +#define BIT_QUEUEMACID_MGQ_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_MGQ_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_MGQ_V1_8821C) +#define BITS_QUEUEMACID_MGQ_V1_8821C \ + (BIT_MASK_QUEUEMACID_MGQ_V1_8821C << BIT_SHIFT_QUEUEMACID_MGQ_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_MGQ_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_MGQ_V1_8821C)) +#define BIT_GET_QUEUEMACID_MGQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1_8821C) & \ + BIT_MASK_QUEUEMACID_MGQ_V1_8821C) +#define BIT_SET_QUEUEMACID_MGQ_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_MGQ_V1_8821C(x) | BIT_QUEUEMACID_MGQ_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_MGQ_V1_8821C 23 +#define BIT_MASK_QUEUEAC_MGQ_V1_8821C 0x3 +#define BIT_QUEUEAC_MGQ_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_MGQ_V1_8821C) \ + << BIT_SHIFT_QUEUEAC_MGQ_V1_8821C) +#define BITS_QUEUEAC_MGQ_V1_8821C \ + (BIT_MASK_QUEUEAC_MGQ_V1_8821C << BIT_SHIFT_QUEUEAC_MGQ_V1_8821C) +#define BIT_CLEAR_QUEUEAC_MGQ_V1_8821C(x) ((x) & (~BITS_QUEUEAC_MGQ_V1_8821C)) +#define BIT_GET_QUEUEAC_MGQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1_8821C) & \ + BIT_MASK_QUEUEAC_MGQ_V1_8821C) +#define BIT_SET_QUEUEAC_MGQ_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_MGQ_V1_8821C(x) | BIT_QUEUEAC_MGQ_V1_8821C(v)) + +#define BIT_TIDEMPTY_MGQ_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_MGQ_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_MGQ_V2_8821C 0x7ff +#define BIT_TAIL_PKT_MGQ_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_MGQ_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_MGQ_V2_8821C) +#define BITS_TAIL_PKT_MGQ_V2_8821C \ + (BIT_MASK_TAIL_PKT_MGQ_V2_8821C << BIT_SHIFT_TAIL_PKT_MGQ_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_MGQ_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_MGQ_V2_8821C)) +#define BIT_GET_TAIL_PKT_MGQ_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2_8821C) & \ + BIT_MASK_TAIL_PKT_MGQ_V2_8821C) +#define BIT_SET_TAIL_PKT_MGQ_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_MGQ_V2_8821C(x) | BIT_TAIL_PKT_MGQ_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_MGQ_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_MGQ_V1_8821C 0x7ff +#define BIT_HEAD_PKT_MGQ_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_MGQ_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_MGQ_V1_8821C) +#define BITS_HEAD_PKT_MGQ_V1_8821C \ + (BIT_MASK_HEAD_PKT_MGQ_V1_8821C << BIT_SHIFT_HEAD_PKT_MGQ_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_MGQ_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_MGQ_V1_8821C)) +#define BIT_GET_HEAD_PKT_MGQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1_8821C) & \ + BIT_MASK_HEAD_PKT_MGQ_V1_8821C) +#define BIT_SET_HEAD_PKT_MGQ_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_MGQ_V1_8821C(x) | BIT_HEAD_PKT_MGQ_V1_8821C(v)) + +/* 2 REG_HIQ_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_HIQ_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_HIQ_V1_8821C 0x7f +#define BIT_QUEUEMACID_HIQ_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_HIQ_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_HIQ_V1_8821C) +#define BITS_QUEUEMACID_HIQ_V1_8821C \ + (BIT_MASK_QUEUEMACID_HIQ_V1_8821C << BIT_SHIFT_QUEUEMACID_HIQ_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_HIQ_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_HIQ_V1_8821C)) +#define BIT_GET_QUEUEMACID_HIQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1_8821C) & \ + BIT_MASK_QUEUEMACID_HIQ_V1_8821C) +#define BIT_SET_QUEUEMACID_HIQ_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_HIQ_V1_8821C(x) | BIT_QUEUEMACID_HIQ_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_HIQ_V1_8821C 23 +#define BIT_MASK_QUEUEAC_HIQ_V1_8821C 0x3 +#define BIT_QUEUEAC_HIQ_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_HIQ_V1_8821C) \ + << BIT_SHIFT_QUEUEAC_HIQ_V1_8821C) +#define BITS_QUEUEAC_HIQ_V1_8821C \ + (BIT_MASK_QUEUEAC_HIQ_V1_8821C << BIT_SHIFT_QUEUEAC_HIQ_V1_8821C) +#define BIT_CLEAR_QUEUEAC_HIQ_V1_8821C(x) ((x) & (~BITS_QUEUEAC_HIQ_V1_8821C)) +#define BIT_GET_QUEUEAC_HIQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1_8821C) & \ + BIT_MASK_QUEUEAC_HIQ_V1_8821C) +#define BIT_SET_QUEUEAC_HIQ_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_HIQ_V1_8821C(x) | BIT_QUEUEAC_HIQ_V1_8821C(v)) + +#define BIT_TIDEMPTY_HIQ_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_HIQ_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_HIQ_V2_8821C 0x7ff +#define BIT_TAIL_PKT_HIQ_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_HIQ_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_HIQ_V2_8821C) +#define BITS_TAIL_PKT_HIQ_V2_8821C \ + (BIT_MASK_TAIL_PKT_HIQ_V2_8821C << BIT_SHIFT_TAIL_PKT_HIQ_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_HIQ_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_HIQ_V2_8821C)) +#define BIT_GET_TAIL_PKT_HIQ_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2_8821C) & \ + BIT_MASK_TAIL_PKT_HIQ_V2_8821C) +#define BIT_SET_TAIL_PKT_HIQ_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_HIQ_V2_8821C(x) | BIT_TAIL_PKT_HIQ_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_HIQ_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_HIQ_V1_8821C 0x7ff +#define BIT_HEAD_PKT_HIQ_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_HIQ_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_HIQ_V1_8821C) +#define BITS_HEAD_PKT_HIQ_V1_8821C \ + (BIT_MASK_HEAD_PKT_HIQ_V1_8821C << BIT_SHIFT_HEAD_PKT_HIQ_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_HIQ_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_HIQ_V1_8821C)) +#define BIT_GET_HEAD_PKT_HIQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1_8821C) & \ + BIT_MASK_HEAD_PKT_HIQ_V1_8821C) +#define BIT_SET_HEAD_PKT_HIQ_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_HIQ_V1_8821C(x) | BIT_HEAD_PKT_HIQ_V1_8821C(v)) + +/* 2 REG_BCNQ_INFO_8821C */ + +#define BIT_SHIFT_BCNQ_HEAD_PG_V1_8821C 0 +#define BIT_MASK_BCNQ_HEAD_PG_V1_8821C 0xfff +#define BIT_BCNQ_HEAD_PG_V1_8821C(x) \ + (((x) & BIT_MASK_BCNQ_HEAD_PG_V1_8821C) \ + << BIT_SHIFT_BCNQ_HEAD_PG_V1_8821C) +#define BITS_BCNQ_HEAD_PG_V1_8821C \ + (BIT_MASK_BCNQ_HEAD_PG_V1_8821C << BIT_SHIFT_BCNQ_HEAD_PG_V1_8821C) +#define BIT_CLEAR_BCNQ_HEAD_PG_V1_8821C(x) ((x) & (~BITS_BCNQ_HEAD_PG_V1_8821C)) +#define BIT_GET_BCNQ_HEAD_PG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1_8821C) & \ + BIT_MASK_BCNQ_HEAD_PG_V1_8821C) +#define BIT_SET_BCNQ_HEAD_PG_V1_8821C(x, v) \ + (BIT_CLEAR_BCNQ_HEAD_PG_V1_8821C(x) | BIT_BCNQ_HEAD_PG_V1_8821C(v)) + +/* 2 REG_TXPKT_EMPTY_8821C */ +#define BIT_BCNQ_EMPTY_8821C BIT(11) +#define BIT_HQQ_EMPTY_8821C BIT(10) +#define BIT_MQQ_EMPTY_8821C BIT(9) +#define BIT_MGQ_CPU_EMPTY_8821C BIT(8) +#define BIT_AC7Q_EMPTY_8821C BIT(7) +#define BIT_AC6Q_EMPTY_8821C BIT(6) +#define BIT_AC5Q_EMPTY_8821C BIT(5) +#define BIT_AC4Q_EMPTY_8821C BIT(4) +#define BIT_AC3Q_EMPTY_8821C BIT(3) +#define BIT_AC2Q_EMPTY_8821C BIT(2) +#define BIT_AC1Q_EMPTY_8821C BIT(1) +#define BIT_AC0Q_EMPTY_8821C BIT(0) + +/* 2 REG_CPU_MGQ_INFO_8821C */ +#define BIT_BCN1_POLL_8821C BIT(30) +#define BIT_CPUMGT_POLL_8821C BIT(29) +#define BIT_BCN_POLL_8821C BIT(28) +#define BIT_CPUMGQ_FW_NUM_V1_8821C BIT(12) + +#define BIT_SHIFT_FW_FREE_TAIL_V1_8821C 0 +#define BIT_MASK_FW_FREE_TAIL_V1_8821C 0xfff +#define BIT_FW_FREE_TAIL_V1_8821C(x) \ + (((x) & BIT_MASK_FW_FREE_TAIL_V1_8821C) \ + << BIT_SHIFT_FW_FREE_TAIL_V1_8821C) +#define BITS_FW_FREE_TAIL_V1_8821C \ + (BIT_MASK_FW_FREE_TAIL_V1_8821C << BIT_SHIFT_FW_FREE_TAIL_V1_8821C) +#define BIT_CLEAR_FW_FREE_TAIL_V1_8821C(x) ((x) & (~BITS_FW_FREE_TAIL_V1_8821C)) +#define BIT_GET_FW_FREE_TAIL_V1_8821C(x) \ + (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1_8821C) & \ + BIT_MASK_FW_FREE_TAIL_V1_8821C) +#define BIT_SET_FW_FREE_TAIL_V1_8821C(x, v) \ + (BIT_CLEAR_FW_FREE_TAIL_V1_8821C(x) | BIT_FW_FREE_TAIL_V1_8821C(v)) + +/* 2 REG_FWHW_TXQ_CTRL_8821C */ +#define BIT_RTS_LIMIT_IN_OFDM_8821C BIT(23) +#define BIT_EN_BCNQ_DL_8821C BIT(22) +#define BIT_EN_RD_RESP_NAV_BK_8821C BIT(21) +#define BIT_EN_WR_FREE_TAIL_8821C BIT(20) + +#define BIT_SHIFT_EN_QUEUE_RPT_8821C 8 +#define BIT_MASK_EN_QUEUE_RPT_8821C 0xff +#define BIT_EN_QUEUE_RPT_8821C(x) \ + (((x) & BIT_MASK_EN_QUEUE_RPT_8821C) << BIT_SHIFT_EN_QUEUE_RPT_8821C) +#define BITS_EN_QUEUE_RPT_8821C \ + (BIT_MASK_EN_QUEUE_RPT_8821C << BIT_SHIFT_EN_QUEUE_RPT_8821C) +#define BIT_CLEAR_EN_QUEUE_RPT_8821C(x) ((x) & (~BITS_EN_QUEUE_RPT_8821C)) +#define BIT_GET_EN_QUEUE_RPT_8821C(x) \ + (((x) >> BIT_SHIFT_EN_QUEUE_RPT_8821C) & BIT_MASK_EN_QUEUE_RPT_8821C) +#define BIT_SET_EN_QUEUE_RPT_8821C(x, v) \ + (BIT_CLEAR_EN_QUEUE_RPT_8821C(x) | BIT_EN_QUEUE_RPT_8821C(v)) + +#define BIT_EN_RTY_BK_8821C BIT(7) +#define BIT_EN_USE_INI_RAT_8821C BIT(6) +#define BIT_EN_RTS_NAV_BK_8821C BIT(5) +#define BIT_DIS_SSN_CHECK_8821C BIT(4) +#define BIT_MACID_MATCH_RTS_8821C BIT(3) +#define BIT_EN_BCN_TRXRPT_V1_8821C BIT(2) +#define BIT_R_EN_FTMRPT_V1_8821C BIT(1) +#define BIT_R_BMC_NAV_PROTECT_8821C BIT(0) + +/* 2 REG_DATAFB_SEL_8821C */ +#define BIT_BROADCAST_RTY_EN_8821C BIT(3) +#define BIT_EN_RTY_BK_COD_8821C BIT(2) + +#define BIT_SHIFT__R_DATA_FALLBACK_SEL_8821C 0 +#define BIT_MASK__R_DATA_FALLBACK_SEL_8821C 0x3 +#define BIT__R_DATA_FALLBACK_SEL_8821C(x) \ + (((x) & BIT_MASK__R_DATA_FALLBACK_SEL_8821C) \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8821C) +#define BITS__R_DATA_FALLBACK_SEL_8821C \ + (BIT_MASK__R_DATA_FALLBACK_SEL_8821C \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8821C) +#define BIT_CLEAR__R_DATA_FALLBACK_SEL_8821C(x) \ + ((x) & (~BITS__R_DATA_FALLBACK_SEL_8821C)) +#define BIT_GET__R_DATA_FALLBACK_SEL_8821C(x) \ + (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL_8821C) & \ + BIT_MASK__R_DATA_FALLBACK_SEL_8821C) +#define BIT_SET__R_DATA_FALLBACK_SEL_8821C(x, v) \ + (BIT_CLEAR__R_DATA_FALLBACK_SEL_8821C(x) | \ + BIT__R_DATA_FALLBACK_SEL_8821C(v)) + +/* 2 REG_BCNQ_BDNY_V1_8821C */ + +#define BIT_SHIFT_BCNQ_PGBNDY_V1_8821C 0 +#define BIT_MASK_BCNQ_PGBNDY_V1_8821C 0xfff +#define BIT_BCNQ_PGBNDY_V1_8821C(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_V1_8821C) \ + << BIT_SHIFT_BCNQ_PGBNDY_V1_8821C) +#define BITS_BCNQ_PGBNDY_V1_8821C \ + (BIT_MASK_BCNQ_PGBNDY_V1_8821C << BIT_SHIFT_BCNQ_PGBNDY_V1_8821C) +#define BIT_CLEAR_BCNQ_PGBNDY_V1_8821C(x) ((x) & (~BITS_BCNQ_PGBNDY_V1_8821C)) +#define BIT_GET_BCNQ_PGBNDY_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1_8821C) & \ + BIT_MASK_BCNQ_PGBNDY_V1_8821C) +#define BIT_SET_BCNQ_PGBNDY_V1_8821C(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_V1_8821C(x) | BIT_BCNQ_PGBNDY_V1_8821C(v)) + +/* 2 REG_LIFETIME_EN_8821C */ +#define BIT_BT_INT_CPU_8821C BIT(7) +#define BIT_BT_INT_PTA_8821C BIT(6) +#define BIT_EN_CTRL_RTYBIT_8821C BIT(4) +#define BIT_LIFETIME_BK_EN_8821C BIT(3) +#define BIT_LIFETIME_BE_EN_8821C BIT(2) +#define BIT_LIFETIME_VI_EN_8821C BIT(1) +#define BIT_LIFETIME_VO_EN_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_SPEC_SIFS_8821C */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8821C 8 +#define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8821C 0xff +#define BIT_SPEC_SIFS_OFDM_PTCL_8821C(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8821C) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8821C) +#define BITS_SPEC_SIFS_OFDM_PTCL_8821C \ + (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8821C \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8821C) +#define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8821C(x) \ + ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8821C)) +#define BIT_GET_SPEC_SIFS_OFDM_PTCL_8821C(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8821C) & \ + BIT_MASK_SPEC_SIFS_OFDM_PTCL_8821C) +#define BIT_SET_SPEC_SIFS_OFDM_PTCL_8821C(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8821C(x) | \ + BIT_SPEC_SIFS_OFDM_PTCL_8821C(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8821C 0 +#define BIT_MASK_SPEC_SIFS_CCK_PTCL_8821C 0xff +#define BIT_SPEC_SIFS_CCK_PTCL_8821C(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8821C) \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8821C) +#define BITS_SPEC_SIFS_CCK_PTCL_8821C \ + (BIT_MASK_SPEC_SIFS_CCK_PTCL_8821C \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8821C) +#define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8821C(x) \ + ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8821C)) +#define BIT_GET_SPEC_SIFS_CCK_PTCL_8821C(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8821C) & \ + BIT_MASK_SPEC_SIFS_CCK_PTCL_8821C) +#define BIT_SET_SPEC_SIFS_CCK_PTCL_8821C(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8821C(x) | \ + BIT_SPEC_SIFS_CCK_PTCL_8821C(v)) + +/* 2 REG_RETRY_LIMIT_8821C */ + +#define BIT_SHIFT_SRL_8821C 8 +#define BIT_MASK_SRL_8821C 0x3f +#define BIT_SRL_8821C(x) (((x) & BIT_MASK_SRL_8821C) << BIT_SHIFT_SRL_8821C) +#define BITS_SRL_8821C (BIT_MASK_SRL_8821C << BIT_SHIFT_SRL_8821C) +#define BIT_CLEAR_SRL_8821C(x) ((x) & (~BITS_SRL_8821C)) +#define BIT_GET_SRL_8821C(x) (((x) >> BIT_SHIFT_SRL_8821C) & BIT_MASK_SRL_8821C) +#define BIT_SET_SRL_8821C(x, v) (BIT_CLEAR_SRL_8821C(x) | BIT_SRL_8821C(v)) + +#define BIT_SHIFT_LRL_8821C 0 +#define BIT_MASK_LRL_8821C 0x3f +#define BIT_LRL_8821C(x) (((x) & BIT_MASK_LRL_8821C) << BIT_SHIFT_LRL_8821C) +#define BITS_LRL_8821C (BIT_MASK_LRL_8821C << BIT_SHIFT_LRL_8821C) +#define BIT_CLEAR_LRL_8821C(x) ((x) & (~BITS_LRL_8821C)) +#define BIT_GET_LRL_8821C(x) (((x) >> BIT_SHIFT_LRL_8821C) & BIT_MASK_LRL_8821C) +#define BIT_SET_LRL_8821C(x, v) (BIT_CLEAR_LRL_8821C(x) | BIT_LRL_8821C(v)) + +/* 2 REG_TXBF_CTRL_8821C */ +#define BIT_R_ENABLE_NDPA_8821C BIT(31) +#define BIT_USE_NDPA_PARAMETER_8821C BIT(30) +#define BIT_R_PROP_TXBF_8821C BIT(29) +#define BIT_R_EN_NDPA_INT_8821C BIT(28) +#define BIT_R_TXBF1_80M_8821C BIT(27) +#define BIT_R_TXBF1_40M_8821C BIT(26) +#define BIT_R_TXBF1_20M_8821C BIT(25) + +#define BIT_SHIFT_R_TXBF1_AID_8821C 16 +#define BIT_MASK_R_TXBF1_AID_8821C 0x1ff +#define BIT_R_TXBF1_AID_8821C(x) \ + (((x) & BIT_MASK_R_TXBF1_AID_8821C) << BIT_SHIFT_R_TXBF1_AID_8821C) +#define BITS_R_TXBF1_AID_8821C \ + (BIT_MASK_R_TXBF1_AID_8821C << BIT_SHIFT_R_TXBF1_AID_8821C) +#define BIT_CLEAR_R_TXBF1_AID_8821C(x) ((x) & (~BITS_R_TXBF1_AID_8821C)) +#define BIT_GET_R_TXBF1_AID_8821C(x) \ + (((x) >> BIT_SHIFT_R_TXBF1_AID_8821C) & BIT_MASK_R_TXBF1_AID_8821C) +#define BIT_SET_R_TXBF1_AID_8821C(x, v) \ + (BIT_CLEAR_R_TXBF1_AID_8821C(x) | BIT_R_TXBF1_AID_8821C(v)) + +#define BIT_DIS_NDP_BFEN_8821C BIT(15) +#define BIT_R_TXBCN_NOBLOCK_NDP_8821C BIT(14) +#define BIT_R_TXBF0_80M_8821C BIT(11) +#define BIT_R_TXBF0_40M_8821C BIT(10) +#define BIT_R_TXBF0_20M_8821C BIT(9) + +#define BIT_SHIFT_R_TXBF0_AID_8821C 0 +#define BIT_MASK_R_TXBF0_AID_8821C 0x1ff +#define BIT_R_TXBF0_AID_8821C(x) \ + (((x) & BIT_MASK_R_TXBF0_AID_8821C) << BIT_SHIFT_R_TXBF0_AID_8821C) +#define BITS_R_TXBF0_AID_8821C \ + (BIT_MASK_R_TXBF0_AID_8821C << BIT_SHIFT_R_TXBF0_AID_8821C) +#define BIT_CLEAR_R_TXBF0_AID_8821C(x) ((x) & (~BITS_R_TXBF0_AID_8821C)) +#define BIT_GET_R_TXBF0_AID_8821C(x) \ + (((x) >> BIT_SHIFT_R_TXBF0_AID_8821C) & BIT_MASK_R_TXBF0_AID_8821C) +#define BIT_SET_R_TXBF0_AID_8821C(x, v) \ + (BIT_CLEAR_R_TXBF0_AID_8821C(x) | BIT_R_TXBF0_AID_8821C(v)) + +/* 2 REG_DARFRC_8821C */ + +#define BIT_SHIFT_DARF_RC4_8821C 24 +#define BIT_MASK_DARF_RC4_8821C 0x1f +#define BIT_DARF_RC4_8821C(x) \ + (((x) & BIT_MASK_DARF_RC4_8821C) << BIT_SHIFT_DARF_RC4_8821C) +#define BITS_DARF_RC4_8821C \ + (BIT_MASK_DARF_RC4_8821C << BIT_SHIFT_DARF_RC4_8821C) +#define BIT_CLEAR_DARF_RC4_8821C(x) ((x) & (~BITS_DARF_RC4_8821C)) +#define BIT_GET_DARF_RC4_8821C(x) \ + (((x) >> BIT_SHIFT_DARF_RC4_8821C) & BIT_MASK_DARF_RC4_8821C) +#define BIT_SET_DARF_RC4_8821C(x, v) \ + (BIT_CLEAR_DARF_RC4_8821C(x) | BIT_DARF_RC4_8821C(v)) + +#define BIT_SHIFT_DARF_RC3_8821C 16 +#define BIT_MASK_DARF_RC3_8821C 0x1f +#define BIT_DARF_RC3_8821C(x) \ + (((x) & BIT_MASK_DARF_RC3_8821C) << BIT_SHIFT_DARF_RC3_8821C) +#define BITS_DARF_RC3_8821C \ + (BIT_MASK_DARF_RC3_8821C << BIT_SHIFT_DARF_RC3_8821C) +#define BIT_CLEAR_DARF_RC3_8821C(x) ((x) & (~BITS_DARF_RC3_8821C)) +#define BIT_GET_DARF_RC3_8821C(x) \ + (((x) >> BIT_SHIFT_DARF_RC3_8821C) & BIT_MASK_DARF_RC3_8821C) +#define BIT_SET_DARF_RC3_8821C(x, v) \ + (BIT_CLEAR_DARF_RC3_8821C(x) | BIT_DARF_RC3_8821C(v)) + +#define BIT_SHIFT_DARF_RC2_8821C 8 +#define BIT_MASK_DARF_RC2_8821C 0x1f +#define BIT_DARF_RC2_8821C(x) \ + (((x) & BIT_MASK_DARF_RC2_8821C) << BIT_SHIFT_DARF_RC2_8821C) +#define BITS_DARF_RC2_8821C \ + (BIT_MASK_DARF_RC2_8821C << BIT_SHIFT_DARF_RC2_8821C) +#define BIT_CLEAR_DARF_RC2_8821C(x) ((x) & (~BITS_DARF_RC2_8821C)) +#define BIT_GET_DARF_RC2_8821C(x) \ + (((x) >> BIT_SHIFT_DARF_RC2_8821C) & BIT_MASK_DARF_RC2_8821C) +#define BIT_SET_DARF_RC2_8821C(x, v) \ + (BIT_CLEAR_DARF_RC2_8821C(x) | BIT_DARF_RC2_8821C(v)) + +#define BIT_SHIFT_DARF_RC1_8821C 0 +#define BIT_MASK_DARF_RC1_8821C 0x1f +#define BIT_DARF_RC1_8821C(x) \ + (((x) & BIT_MASK_DARF_RC1_8821C) << BIT_SHIFT_DARF_RC1_8821C) +#define BITS_DARF_RC1_8821C \ + (BIT_MASK_DARF_RC1_8821C << BIT_SHIFT_DARF_RC1_8821C) +#define BIT_CLEAR_DARF_RC1_8821C(x) ((x) & (~BITS_DARF_RC1_8821C)) +#define BIT_GET_DARF_RC1_8821C(x) \ + (((x) >> BIT_SHIFT_DARF_RC1_8821C) & BIT_MASK_DARF_RC1_8821C) +#define BIT_SET_DARF_RC1_8821C(x, v) \ + (BIT_CLEAR_DARF_RC1_8821C(x) | BIT_DARF_RC1_8821C(v)) + +/* 2 REG_DARFRCH_8821C */ + +#define BIT_SHIFT_DARF_RC8_V1_8821C 24 +#define BIT_MASK_DARF_RC8_V1_8821C 0x1f +#define BIT_DARF_RC8_V1_8821C(x) \ + (((x) & BIT_MASK_DARF_RC8_V1_8821C) << BIT_SHIFT_DARF_RC8_V1_8821C) +#define BITS_DARF_RC8_V1_8821C \ + (BIT_MASK_DARF_RC8_V1_8821C << BIT_SHIFT_DARF_RC8_V1_8821C) +#define BIT_CLEAR_DARF_RC8_V1_8821C(x) ((x) & (~BITS_DARF_RC8_V1_8821C)) +#define BIT_GET_DARF_RC8_V1_8821C(x) \ + (((x) >> BIT_SHIFT_DARF_RC8_V1_8821C) & BIT_MASK_DARF_RC8_V1_8821C) +#define BIT_SET_DARF_RC8_V1_8821C(x, v) \ + (BIT_CLEAR_DARF_RC8_V1_8821C(x) | BIT_DARF_RC8_V1_8821C(v)) + +#define BIT_SHIFT_DARF_RC7_V1_8821C 16 +#define BIT_MASK_DARF_RC7_V1_8821C 0x1f +#define BIT_DARF_RC7_V1_8821C(x) \ + (((x) & BIT_MASK_DARF_RC7_V1_8821C) << BIT_SHIFT_DARF_RC7_V1_8821C) +#define BITS_DARF_RC7_V1_8821C \ + (BIT_MASK_DARF_RC7_V1_8821C << BIT_SHIFT_DARF_RC7_V1_8821C) +#define BIT_CLEAR_DARF_RC7_V1_8821C(x) ((x) & (~BITS_DARF_RC7_V1_8821C)) +#define BIT_GET_DARF_RC7_V1_8821C(x) \ + (((x) >> BIT_SHIFT_DARF_RC7_V1_8821C) & BIT_MASK_DARF_RC7_V1_8821C) +#define BIT_SET_DARF_RC7_V1_8821C(x, v) \ + (BIT_CLEAR_DARF_RC7_V1_8821C(x) | BIT_DARF_RC7_V1_8821C(v)) + +#define BIT_SHIFT_DARF_RC6_V1_8821C 8 +#define BIT_MASK_DARF_RC6_V1_8821C 0x1f +#define BIT_DARF_RC6_V1_8821C(x) \ + (((x) & BIT_MASK_DARF_RC6_V1_8821C) << BIT_SHIFT_DARF_RC6_V1_8821C) +#define BITS_DARF_RC6_V1_8821C \ + (BIT_MASK_DARF_RC6_V1_8821C << BIT_SHIFT_DARF_RC6_V1_8821C) +#define BIT_CLEAR_DARF_RC6_V1_8821C(x) ((x) & (~BITS_DARF_RC6_V1_8821C)) +#define BIT_GET_DARF_RC6_V1_8821C(x) \ + (((x) >> BIT_SHIFT_DARF_RC6_V1_8821C) & BIT_MASK_DARF_RC6_V1_8821C) +#define BIT_SET_DARF_RC6_V1_8821C(x, v) \ + (BIT_CLEAR_DARF_RC6_V1_8821C(x) | BIT_DARF_RC6_V1_8821C(v)) + +#define BIT_SHIFT_DARF_RC5_V1_8821C 0 +#define BIT_MASK_DARF_RC5_V1_8821C 0x1f +#define BIT_DARF_RC5_V1_8821C(x) \ + (((x) & BIT_MASK_DARF_RC5_V1_8821C) << BIT_SHIFT_DARF_RC5_V1_8821C) +#define BITS_DARF_RC5_V1_8821C \ + (BIT_MASK_DARF_RC5_V1_8821C << BIT_SHIFT_DARF_RC5_V1_8821C) +#define BIT_CLEAR_DARF_RC5_V1_8821C(x) ((x) & (~BITS_DARF_RC5_V1_8821C)) +#define BIT_GET_DARF_RC5_V1_8821C(x) \ + (((x) >> BIT_SHIFT_DARF_RC5_V1_8821C) & BIT_MASK_DARF_RC5_V1_8821C) +#define BIT_SET_DARF_RC5_V1_8821C(x, v) \ + (BIT_CLEAR_DARF_RC5_V1_8821C(x) | BIT_DARF_RC5_V1_8821C(v)) + +/* 2 REG_RARFRC_8821C */ + +#define BIT_SHIFT_RARF_RC4_8821C 24 +#define BIT_MASK_RARF_RC4_8821C 0x1f +#define BIT_RARF_RC4_8821C(x) \ + (((x) & BIT_MASK_RARF_RC4_8821C) << BIT_SHIFT_RARF_RC4_8821C) +#define BITS_RARF_RC4_8821C \ + (BIT_MASK_RARF_RC4_8821C << BIT_SHIFT_RARF_RC4_8821C) +#define BIT_CLEAR_RARF_RC4_8821C(x) ((x) & (~BITS_RARF_RC4_8821C)) +#define BIT_GET_RARF_RC4_8821C(x) \ + (((x) >> BIT_SHIFT_RARF_RC4_8821C) & BIT_MASK_RARF_RC4_8821C) +#define BIT_SET_RARF_RC4_8821C(x, v) \ + (BIT_CLEAR_RARF_RC4_8821C(x) | BIT_RARF_RC4_8821C(v)) + +#define BIT_SHIFT_RARF_RC3_8821C 16 +#define BIT_MASK_RARF_RC3_8821C 0x1f +#define BIT_RARF_RC3_8821C(x) \ + (((x) & BIT_MASK_RARF_RC3_8821C) << BIT_SHIFT_RARF_RC3_8821C) +#define BITS_RARF_RC3_8821C \ + (BIT_MASK_RARF_RC3_8821C << BIT_SHIFT_RARF_RC3_8821C) +#define BIT_CLEAR_RARF_RC3_8821C(x) ((x) & (~BITS_RARF_RC3_8821C)) +#define BIT_GET_RARF_RC3_8821C(x) \ + (((x) >> BIT_SHIFT_RARF_RC3_8821C) & BIT_MASK_RARF_RC3_8821C) +#define BIT_SET_RARF_RC3_8821C(x, v) \ + (BIT_CLEAR_RARF_RC3_8821C(x) | BIT_RARF_RC3_8821C(v)) + +#define BIT_SHIFT_RARF_RC2_8821C 8 +#define BIT_MASK_RARF_RC2_8821C 0x1f +#define BIT_RARF_RC2_8821C(x) \ + (((x) & BIT_MASK_RARF_RC2_8821C) << BIT_SHIFT_RARF_RC2_8821C) +#define BITS_RARF_RC2_8821C \ + (BIT_MASK_RARF_RC2_8821C << BIT_SHIFT_RARF_RC2_8821C) +#define BIT_CLEAR_RARF_RC2_8821C(x) ((x) & (~BITS_RARF_RC2_8821C)) +#define BIT_GET_RARF_RC2_8821C(x) \ + (((x) >> BIT_SHIFT_RARF_RC2_8821C) & BIT_MASK_RARF_RC2_8821C) +#define BIT_SET_RARF_RC2_8821C(x, v) \ + (BIT_CLEAR_RARF_RC2_8821C(x) | BIT_RARF_RC2_8821C(v)) + +#define BIT_SHIFT_RARF_RC1_8821C 0 +#define BIT_MASK_RARF_RC1_8821C 0x1f +#define BIT_RARF_RC1_8821C(x) \ + (((x) & BIT_MASK_RARF_RC1_8821C) << BIT_SHIFT_RARF_RC1_8821C) +#define BITS_RARF_RC1_8821C \ + (BIT_MASK_RARF_RC1_8821C << BIT_SHIFT_RARF_RC1_8821C) +#define BIT_CLEAR_RARF_RC1_8821C(x) ((x) & (~BITS_RARF_RC1_8821C)) +#define BIT_GET_RARF_RC1_8821C(x) \ + (((x) >> BIT_SHIFT_RARF_RC1_8821C) & BIT_MASK_RARF_RC1_8821C) +#define BIT_SET_RARF_RC1_8821C(x, v) \ + (BIT_CLEAR_RARF_RC1_8821C(x) | BIT_RARF_RC1_8821C(v)) + +/* 2 REG_RARFRCH_8821C */ + +#define BIT_SHIFT_RARF_RC8_V1_8821C 24 +#define BIT_MASK_RARF_RC8_V1_8821C 0x1f +#define BIT_RARF_RC8_V1_8821C(x) \ + (((x) & BIT_MASK_RARF_RC8_V1_8821C) << BIT_SHIFT_RARF_RC8_V1_8821C) +#define BITS_RARF_RC8_V1_8821C \ + (BIT_MASK_RARF_RC8_V1_8821C << BIT_SHIFT_RARF_RC8_V1_8821C) +#define BIT_CLEAR_RARF_RC8_V1_8821C(x) ((x) & (~BITS_RARF_RC8_V1_8821C)) +#define BIT_GET_RARF_RC8_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RARF_RC8_V1_8821C) & BIT_MASK_RARF_RC8_V1_8821C) +#define BIT_SET_RARF_RC8_V1_8821C(x, v) \ + (BIT_CLEAR_RARF_RC8_V1_8821C(x) | BIT_RARF_RC8_V1_8821C(v)) + +#define BIT_SHIFT_RARF_RC7_V1_8821C 16 +#define BIT_MASK_RARF_RC7_V1_8821C 0x1f +#define BIT_RARF_RC7_V1_8821C(x) \ + (((x) & BIT_MASK_RARF_RC7_V1_8821C) << BIT_SHIFT_RARF_RC7_V1_8821C) +#define BITS_RARF_RC7_V1_8821C \ + (BIT_MASK_RARF_RC7_V1_8821C << BIT_SHIFT_RARF_RC7_V1_8821C) +#define BIT_CLEAR_RARF_RC7_V1_8821C(x) ((x) & (~BITS_RARF_RC7_V1_8821C)) +#define BIT_GET_RARF_RC7_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RARF_RC7_V1_8821C) & BIT_MASK_RARF_RC7_V1_8821C) +#define BIT_SET_RARF_RC7_V1_8821C(x, v) \ + (BIT_CLEAR_RARF_RC7_V1_8821C(x) | BIT_RARF_RC7_V1_8821C(v)) + +#define BIT_SHIFT_RARF_RC6_V1_8821C 8 +#define BIT_MASK_RARF_RC6_V1_8821C 0x1f +#define BIT_RARF_RC6_V1_8821C(x) \ + (((x) & BIT_MASK_RARF_RC6_V1_8821C) << BIT_SHIFT_RARF_RC6_V1_8821C) +#define BITS_RARF_RC6_V1_8821C \ + (BIT_MASK_RARF_RC6_V1_8821C << BIT_SHIFT_RARF_RC6_V1_8821C) +#define BIT_CLEAR_RARF_RC6_V1_8821C(x) ((x) & (~BITS_RARF_RC6_V1_8821C)) +#define BIT_GET_RARF_RC6_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RARF_RC6_V1_8821C) & BIT_MASK_RARF_RC6_V1_8821C) +#define BIT_SET_RARF_RC6_V1_8821C(x, v) \ + (BIT_CLEAR_RARF_RC6_V1_8821C(x) | BIT_RARF_RC6_V1_8821C(v)) + +#define BIT_SHIFT_RARF_RC5_V1_8821C 0 +#define BIT_MASK_RARF_RC5_V1_8821C 0x1f +#define BIT_RARF_RC5_V1_8821C(x) \ + (((x) & BIT_MASK_RARF_RC5_V1_8821C) << BIT_SHIFT_RARF_RC5_V1_8821C) +#define BITS_RARF_RC5_V1_8821C \ + (BIT_MASK_RARF_RC5_V1_8821C << BIT_SHIFT_RARF_RC5_V1_8821C) +#define BIT_CLEAR_RARF_RC5_V1_8821C(x) ((x) & (~BITS_RARF_RC5_V1_8821C)) +#define BIT_GET_RARF_RC5_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RARF_RC5_V1_8821C) & BIT_MASK_RARF_RC5_V1_8821C) +#define BIT_SET_RARF_RC5_V1_8821C(x, v) \ + (BIT_CLEAR_RARF_RC5_V1_8821C(x) | BIT_RARF_RC5_V1_8821C(v)) + +/* 2 REG_RRSR_8821C */ + +#define BIT_SHIFT_RRSR_RSC_8821C 21 +#define BIT_MASK_RRSR_RSC_8821C 0x3 +#define BIT_RRSR_RSC_8821C(x) \ + (((x) & BIT_MASK_RRSR_RSC_8821C) << BIT_SHIFT_RRSR_RSC_8821C) +#define BITS_RRSR_RSC_8821C \ + (BIT_MASK_RRSR_RSC_8821C << BIT_SHIFT_RRSR_RSC_8821C) +#define BIT_CLEAR_RRSR_RSC_8821C(x) ((x) & (~BITS_RRSR_RSC_8821C)) +#define BIT_GET_RRSR_RSC_8821C(x) \ + (((x) >> BIT_SHIFT_RRSR_RSC_8821C) & BIT_MASK_RRSR_RSC_8821C) +#define BIT_SET_RRSR_RSC_8821C(x, v) \ + (BIT_CLEAR_RRSR_RSC_8821C(x) | BIT_RRSR_RSC_8821C(v)) + +#define BIT_SHIFT_RRSC_BITMAP_8821C 0 +#define BIT_MASK_RRSC_BITMAP_8821C 0xfffff +#define BIT_RRSC_BITMAP_8821C(x) \ + (((x) & BIT_MASK_RRSC_BITMAP_8821C) << BIT_SHIFT_RRSC_BITMAP_8821C) +#define BITS_RRSC_BITMAP_8821C \ + (BIT_MASK_RRSC_BITMAP_8821C << BIT_SHIFT_RRSC_BITMAP_8821C) +#define BIT_CLEAR_RRSC_BITMAP_8821C(x) ((x) & (~BITS_RRSC_BITMAP_8821C)) +#define BIT_GET_RRSC_BITMAP_8821C(x) \ + (((x) >> BIT_SHIFT_RRSC_BITMAP_8821C) & BIT_MASK_RRSC_BITMAP_8821C) +#define BIT_SET_RRSC_BITMAP_8821C(x, v) \ + (BIT_CLEAR_RRSC_BITMAP_8821C(x) | BIT_RRSC_BITMAP_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_ARFR0_8821C */ + +#define BIT_SHIFT_ARFRL0_8821C 0 +#define BIT_MASK_ARFRL0_8821C 0xffffffffL +#define BIT_ARFRL0_8821C(x) \ + (((x) & BIT_MASK_ARFRL0_8821C) << BIT_SHIFT_ARFRL0_8821C) +#define BITS_ARFRL0_8821C (BIT_MASK_ARFRL0_8821C << BIT_SHIFT_ARFRL0_8821C) +#define BIT_CLEAR_ARFRL0_8821C(x) ((x) & (~BITS_ARFRL0_8821C)) +#define BIT_GET_ARFRL0_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRL0_8821C) & BIT_MASK_ARFRL0_8821C) +#define BIT_SET_ARFRL0_8821C(x, v) \ + (BIT_CLEAR_ARFRL0_8821C(x) | BIT_ARFRL0_8821C(v)) + +/* 2 REG_ARFRH0_8821C */ + +#define BIT_SHIFT_ARFRH0_8821C 0 +#define BIT_MASK_ARFRH0_8821C 0xffffffffL +#define BIT_ARFRH0_8821C(x) \ + (((x) & BIT_MASK_ARFRH0_8821C) << BIT_SHIFT_ARFRH0_8821C) +#define BITS_ARFRH0_8821C (BIT_MASK_ARFRH0_8821C << BIT_SHIFT_ARFRH0_8821C) +#define BIT_CLEAR_ARFRH0_8821C(x) ((x) & (~BITS_ARFRH0_8821C)) +#define BIT_GET_ARFRH0_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRH0_8821C) & BIT_MASK_ARFRH0_8821C) +#define BIT_SET_ARFRH0_8821C(x, v) \ + (BIT_CLEAR_ARFRH0_8821C(x) | BIT_ARFRH0_8821C(v)) + +/* 2 REG_ARFR1_V1_8821C */ + +#define BIT_SHIFT_ARFRL1_8821C 0 +#define BIT_MASK_ARFRL1_8821C 0xffffffffL +#define BIT_ARFRL1_8821C(x) \ + (((x) & BIT_MASK_ARFRL1_8821C) << BIT_SHIFT_ARFRL1_8821C) +#define BITS_ARFRL1_8821C (BIT_MASK_ARFRL1_8821C << BIT_SHIFT_ARFRL1_8821C) +#define BIT_CLEAR_ARFRL1_8821C(x) ((x) & (~BITS_ARFRL1_8821C)) +#define BIT_GET_ARFRL1_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRL1_8821C) & BIT_MASK_ARFRL1_8821C) +#define BIT_SET_ARFRL1_8821C(x, v) \ + (BIT_CLEAR_ARFRL1_8821C(x) | BIT_ARFRL1_8821C(v)) + +/* 2 REG_ARFRH1_V1_8821C */ + +#define BIT_SHIFT_ARFRH1_8821C 0 +#define BIT_MASK_ARFRH1_8821C 0xffffffffL +#define BIT_ARFRH1_8821C(x) \ + (((x) & BIT_MASK_ARFRH1_8821C) << BIT_SHIFT_ARFRH1_8821C) +#define BITS_ARFRH1_8821C (BIT_MASK_ARFRH1_8821C << BIT_SHIFT_ARFRH1_8821C) +#define BIT_CLEAR_ARFRH1_8821C(x) ((x) & (~BITS_ARFRH1_8821C)) +#define BIT_GET_ARFRH1_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRH1_8821C) & BIT_MASK_ARFRH1_8821C) +#define BIT_SET_ARFRH1_8821C(x, v) \ + (BIT_CLEAR_ARFRH1_8821C(x) | BIT_ARFRH1_8821C(v)) + +/* 2 REG_CCK_CHECK_8821C */ +#define BIT_CHECK_CCK_EN_8821C BIT(7) +#define BIT_EN_BCN_PKT_REL_8821C BIT(6) +#define BIT_BCN_PORT_SEL_8821C BIT(5) +#define BIT_MOREDATA_BYPASS_8821C BIT(4) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_8821C BIT(3) +#define BIT_R_EN_SET_MOREDATA_8821C BIT(2) +#define BIT__R_DIS_CLEAR_MACID_RELEASE_8821C BIT(1) +#define BIT__R_MACID_RELEASE_EN_8821C BIT(0) + +/* 2 REG_AMPDU_MAX_TIME_V1_8821C */ + +#define BIT_SHIFT_AMPDU_MAX_TIME_8821C 0 +#define BIT_MASK_AMPDU_MAX_TIME_8821C 0xff +#define BIT_AMPDU_MAX_TIME_8821C(x) \ + (((x) & BIT_MASK_AMPDU_MAX_TIME_8821C) \ + << BIT_SHIFT_AMPDU_MAX_TIME_8821C) +#define BITS_AMPDU_MAX_TIME_8821C \ + (BIT_MASK_AMPDU_MAX_TIME_8821C << BIT_SHIFT_AMPDU_MAX_TIME_8821C) +#define BIT_CLEAR_AMPDU_MAX_TIME_8821C(x) ((x) & (~BITS_AMPDU_MAX_TIME_8821C)) +#define BIT_GET_AMPDU_MAX_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8821C) & \ + BIT_MASK_AMPDU_MAX_TIME_8821C) +#define BIT_SET_AMPDU_MAX_TIME_8821C(x, v) \ + (BIT_CLEAR_AMPDU_MAX_TIME_8821C(x) | BIT_AMPDU_MAX_TIME_8821C(v)) + +/* 2 REG_BCNQ1_BDNY_V1_8821C */ + +#define BIT_SHIFT_BCNQ1_PGBNDY_V1_8821C 0 +#define BIT_MASK_BCNQ1_PGBNDY_V1_8821C 0xfff +#define BIT_BCNQ1_PGBNDY_V1_8821C(x) \ + (((x) & BIT_MASK_BCNQ1_PGBNDY_V1_8821C) \ + << BIT_SHIFT_BCNQ1_PGBNDY_V1_8821C) +#define BITS_BCNQ1_PGBNDY_V1_8821C \ + (BIT_MASK_BCNQ1_PGBNDY_V1_8821C << BIT_SHIFT_BCNQ1_PGBNDY_V1_8821C) +#define BIT_CLEAR_BCNQ1_PGBNDY_V1_8821C(x) ((x) & (~BITS_BCNQ1_PGBNDY_V1_8821C)) +#define BIT_GET_BCNQ1_PGBNDY_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1_8821C) & \ + BIT_MASK_BCNQ1_PGBNDY_V1_8821C) +#define BIT_SET_BCNQ1_PGBNDY_V1_8821C(x, v) \ + (BIT_CLEAR_BCNQ1_PGBNDY_V1_8821C(x) | BIT_BCNQ1_PGBNDY_V1_8821C(v)) + +/* 2 REG_AMPDU_MAX_LENGTH_8821C */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_8821C 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_8821C 0xffffffffL +#define BIT_AMPDU_MAX_LENGTH_8821C(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_8821C) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_8821C) +#define BITS_AMPDU_MAX_LENGTH_8821C \ + (BIT_MASK_AMPDU_MAX_LENGTH_8821C << BIT_SHIFT_AMPDU_MAX_LENGTH_8821C) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_8821C(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_8821C)) +#define BIT_GET_AMPDU_MAX_LENGTH_8821C(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_8821C) & \ + BIT_MASK_AMPDU_MAX_LENGTH_8821C) +#define BIT_SET_AMPDU_MAX_LENGTH_8821C(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_8821C(x) | BIT_AMPDU_MAX_LENGTH_8821C(v)) + +/* 2 REG_ACQ_STOP_8821C */ +#define BIT_AC7Q_STOP_8821C BIT(7) +#define BIT_AC6Q_STOP_8821C BIT(6) +#define BIT_AC5Q_STOP_8821C BIT(5) +#define BIT_AC4Q_STOP_8821C BIT(4) +#define BIT_AC3Q_STOP_8821C BIT(3) +#define BIT_AC2Q_STOP_8821C BIT(2) +#define BIT_AC1Q_STOP_8821C BIT(1) +#define BIT_AC0Q_STOP_8821C BIT(0) + +/* 2 REG_NDPA_RATE_8821C */ + +#define BIT_SHIFT_R_NDPA_RATE_V1_8821C 0 +#define BIT_MASK_R_NDPA_RATE_V1_8821C 0xff +#define BIT_R_NDPA_RATE_V1_8821C(x) \ + (((x) & BIT_MASK_R_NDPA_RATE_V1_8821C) \ + << BIT_SHIFT_R_NDPA_RATE_V1_8821C) +#define BITS_R_NDPA_RATE_V1_8821C \ + (BIT_MASK_R_NDPA_RATE_V1_8821C << BIT_SHIFT_R_NDPA_RATE_V1_8821C) +#define BIT_CLEAR_R_NDPA_RATE_V1_8821C(x) ((x) & (~BITS_R_NDPA_RATE_V1_8821C)) +#define BIT_GET_R_NDPA_RATE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_R_NDPA_RATE_V1_8821C) & \ + BIT_MASK_R_NDPA_RATE_V1_8821C) +#define BIT_SET_R_NDPA_RATE_V1_8821C(x, v) \ + (BIT_CLEAR_R_NDPA_RATE_V1_8821C(x) | BIT_R_NDPA_RATE_V1_8821C(v)) + +/* 2 REG_TX_HANG_CTRL_8821C */ +#define BIT_R_EN_GNT_BT_AWAKE_8821C BIT(3) +#define BIT_EN_EOF_V1_8821C BIT(2) +#define BIT_DIS_OQT_BLOCK_8821C BIT(1) +#define BIT_SEARCH_QUEUE_EN_8821C BIT(0) + +/* 2 REG_NDPA_OPT_CTRL_8821C */ +#define BIT_R_DIS_MACID_RELEASE_RTY_8821C BIT(5) + +#define BIT_SHIFT_BW_SIGTA_8821C 3 +#define BIT_MASK_BW_SIGTA_8821C 0x3 +#define BIT_BW_SIGTA_8821C(x) \ + (((x) & BIT_MASK_BW_SIGTA_8821C) << BIT_SHIFT_BW_SIGTA_8821C) +#define BITS_BW_SIGTA_8821C \ + (BIT_MASK_BW_SIGTA_8821C << BIT_SHIFT_BW_SIGTA_8821C) +#define BIT_CLEAR_BW_SIGTA_8821C(x) ((x) & (~BITS_BW_SIGTA_8821C)) +#define BIT_GET_BW_SIGTA_8821C(x) \ + (((x) >> BIT_SHIFT_BW_SIGTA_8821C) & BIT_MASK_BW_SIGTA_8821C) +#define BIT_SET_BW_SIGTA_8821C(x, v) \ + (BIT_CLEAR_BW_SIGTA_8821C(x) | BIT_BW_SIGTA_8821C(v)) + +#define BIT_EN_BAR_SIGTA_8821C BIT(2) + +#define BIT_SHIFT_R_NDPA_BW_8821C 0 +#define BIT_MASK_R_NDPA_BW_8821C 0x3 +#define BIT_R_NDPA_BW_8821C(x) \ + (((x) & BIT_MASK_R_NDPA_BW_8821C) << BIT_SHIFT_R_NDPA_BW_8821C) +#define BITS_R_NDPA_BW_8821C \ + (BIT_MASK_R_NDPA_BW_8821C << BIT_SHIFT_R_NDPA_BW_8821C) +#define BIT_CLEAR_R_NDPA_BW_8821C(x) ((x) & (~BITS_R_NDPA_BW_8821C)) +#define BIT_GET_R_NDPA_BW_8821C(x) \ + (((x) >> BIT_SHIFT_R_NDPA_BW_8821C) & BIT_MASK_R_NDPA_BW_8821C) +#define BIT_SET_R_NDPA_BW_8821C(x, v) \ + (BIT_CLEAR_R_NDPA_BW_8821C(x) | BIT_R_NDPA_BW_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_RD_RESP_PKT_TH_8821C */ + +#define BIT_SHIFT_RD_RESP_PKT_TH_V1_8821C 0 +#define BIT_MASK_RD_RESP_PKT_TH_V1_8821C 0x3f +#define BIT_RD_RESP_PKT_TH_V1_8821C(x) \ + (((x) & BIT_MASK_RD_RESP_PKT_TH_V1_8821C) \ + << BIT_SHIFT_RD_RESP_PKT_TH_V1_8821C) +#define BITS_RD_RESP_PKT_TH_V1_8821C \ + (BIT_MASK_RD_RESP_PKT_TH_V1_8821C << BIT_SHIFT_RD_RESP_PKT_TH_V1_8821C) +#define BIT_CLEAR_RD_RESP_PKT_TH_V1_8821C(x) \ + ((x) & (~BITS_RD_RESP_PKT_TH_V1_8821C)) +#define BIT_GET_RD_RESP_PKT_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1_8821C) & \ + BIT_MASK_RD_RESP_PKT_TH_V1_8821C) +#define BIT_SET_RD_RESP_PKT_TH_V1_8821C(x, v) \ + (BIT_CLEAR_RD_RESP_PKT_TH_V1_8821C(x) | BIT_RD_RESP_PKT_TH_V1_8821C(v)) + +/* 2 REG_CMDQ_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_CMDQ_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_CMDQ_V1_8821C 0x7f +#define BIT_QUEUEMACID_CMDQ_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_CMDQ_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8821C) +#define BITS_QUEUEMACID_CMDQ_V1_8821C \ + (BIT_MASK_QUEUEMACID_CMDQ_V1_8821C \ + << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_CMDQ_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_CMDQ_V1_8821C)) +#define BIT_GET_QUEUEMACID_CMDQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_CMDQ_V1_8821C) & \ + BIT_MASK_QUEUEMACID_CMDQ_V1_8821C) +#define BIT_SET_QUEUEMACID_CMDQ_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_CMDQ_V1_8821C(x) | \ + BIT_QUEUEMACID_CMDQ_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_CMDQ_V1_8821C 23 +#define BIT_MASK_QUEUEAC_CMDQ_V1_8821C 0x3 +#define BIT_QUEUEAC_CMDQ_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_CMDQ_V1_8821C) \ + << BIT_SHIFT_QUEUEAC_CMDQ_V1_8821C) +#define BITS_QUEUEAC_CMDQ_V1_8821C \ + (BIT_MASK_QUEUEAC_CMDQ_V1_8821C << BIT_SHIFT_QUEUEAC_CMDQ_V1_8821C) +#define BIT_CLEAR_QUEUEAC_CMDQ_V1_8821C(x) ((x) & (~BITS_QUEUEAC_CMDQ_V1_8821C)) +#define BIT_GET_QUEUEAC_CMDQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_CMDQ_V1_8821C) & \ + BIT_MASK_QUEUEAC_CMDQ_V1_8821C) +#define BIT_SET_QUEUEAC_CMDQ_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_CMDQ_V1_8821C(x) | BIT_QUEUEAC_CMDQ_V1_8821C(v)) + +#define BIT_TIDEMPTY_CMDQ_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q4_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q4_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q4_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q4_V2_8821C) +#define BITS_TAIL_PKT_Q4_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q4_V2_8821C << BIT_SHIFT_TAIL_PKT_Q4_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q4_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q4_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q4_V2_8821C) +#define BIT_SET_TAIL_PKT_Q4_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2_8821C(x) | BIT_TAIL_PKT_Q4_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_CMDQ_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_CMDQ_V1_8821C 0x7ff +#define BIT_HEAD_PKT_CMDQ_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8821C) +#define BITS_HEAD_PKT_CMDQ_V1_8821C \ + (BIT_MASK_HEAD_PKT_CMDQ_V1_8821C << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_CMDQ_V1_8821C(x) \ + ((x) & (~BITS_HEAD_PKT_CMDQ_V1_8821C)) +#define BIT_GET_HEAD_PKT_CMDQ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1_8821C) & \ + BIT_MASK_HEAD_PKT_CMDQ_V1_8821C) +#define BIT_SET_HEAD_PKT_CMDQ_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_CMDQ_V1_8821C(x) | BIT_HEAD_PKT_CMDQ_V1_8821C(v)) + +/* 2 REG_Q4_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_Q4_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_Q4_V1_8821C 0x7f +#define BIT_QUEUEMACID_Q4_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q4_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_Q4_V1_8821C) +#define BITS_QUEUEMACID_Q4_V1_8821C \ + (BIT_MASK_QUEUEMACID_Q4_V1_8821C << BIT_SHIFT_QUEUEMACID_Q4_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_Q4_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_Q4_V1_8821C)) +#define BIT_GET_QUEUEMACID_Q4_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1_8821C) & \ + BIT_MASK_QUEUEMACID_Q4_V1_8821C) +#define BIT_SET_QUEUEMACID_Q4_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q4_V1_8821C(x) | BIT_QUEUEMACID_Q4_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_Q4_V1_8821C 23 +#define BIT_MASK_QUEUEAC_Q4_V1_8821C 0x3 +#define BIT_QUEUEAC_Q4_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q4_V1_8821C) << BIT_SHIFT_QUEUEAC_Q4_V1_8821C) +#define BITS_QUEUEAC_Q4_V1_8821C \ + (BIT_MASK_QUEUEAC_Q4_V1_8821C << BIT_SHIFT_QUEUEAC_Q4_V1_8821C) +#define BIT_CLEAR_QUEUEAC_Q4_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q4_V1_8821C)) +#define BIT_GET_QUEUEAC_Q4_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1_8821C) & BIT_MASK_QUEUEAC_Q4_V1_8821C) +#define BIT_SET_QUEUEAC_Q4_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q4_V1_8821C(x) | BIT_QUEUEAC_Q4_V1_8821C(v)) + +#define BIT_TIDEMPTY_Q4_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q4_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q4_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q4_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q4_V2_8821C) +#define BITS_TAIL_PKT_Q4_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q4_V2_8821C << BIT_SHIFT_TAIL_PKT_Q4_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q4_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q4_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q4_V2_8821C) +#define BIT_SET_TAIL_PKT_Q4_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2_8821C(x) | BIT_TAIL_PKT_Q4_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q4_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_Q4_V1_8821C 0x7ff +#define BIT_HEAD_PKT_Q4_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q4_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_Q4_V1_8821C) +#define BITS_HEAD_PKT_Q4_V1_8821C \ + (BIT_MASK_HEAD_PKT_Q4_V1_8821C << BIT_SHIFT_HEAD_PKT_Q4_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_Q4_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q4_V1_8821C)) +#define BIT_GET_HEAD_PKT_Q4_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1_8821C) & \ + BIT_MASK_HEAD_PKT_Q4_V1_8821C) +#define BIT_SET_HEAD_PKT_Q4_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q4_V1_8821C(x) | BIT_HEAD_PKT_Q4_V1_8821C(v)) + +/* 2 REG_Q5_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_Q5_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_Q5_V1_8821C 0x7f +#define BIT_QUEUEMACID_Q5_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q5_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_Q5_V1_8821C) +#define BITS_QUEUEMACID_Q5_V1_8821C \ + (BIT_MASK_QUEUEMACID_Q5_V1_8821C << BIT_SHIFT_QUEUEMACID_Q5_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_Q5_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_Q5_V1_8821C)) +#define BIT_GET_QUEUEMACID_Q5_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1_8821C) & \ + BIT_MASK_QUEUEMACID_Q5_V1_8821C) +#define BIT_SET_QUEUEMACID_Q5_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q5_V1_8821C(x) | BIT_QUEUEMACID_Q5_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_Q5_V1_8821C 23 +#define BIT_MASK_QUEUEAC_Q5_V1_8821C 0x3 +#define BIT_QUEUEAC_Q5_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q5_V1_8821C) << BIT_SHIFT_QUEUEAC_Q5_V1_8821C) +#define BITS_QUEUEAC_Q5_V1_8821C \ + (BIT_MASK_QUEUEAC_Q5_V1_8821C << BIT_SHIFT_QUEUEAC_Q5_V1_8821C) +#define BIT_CLEAR_QUEUEAC_Q5_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q5_V1_8821C)) +#define BIT_GET_QUEUEAC_Q5_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1_8821C) & BIT_MASK_QUEUEAC_Q5_V1_8821C) +#define BIT_SET_QUEUEAC_Q5_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q5_V1_8821C(x) | BIT_QUEUEAC_Q5_V1_8821C(v)) + +#define BIT_TIDEMPTY_Q5_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q5_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q5_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q5_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q5_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q5_V2_8821C) +#define BITS_TAIL_PKT_Q5_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q5_V2_8821C << BIT_SHIFT_TAIL_PKT_Q5_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q5_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q5_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q5_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q5_V2_8821C) +#define BIT_SET_TAIL_PKT_Q5_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q5_V2_8821C(x) | BIT_TAIL_PKT_Q5_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q5_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_Q5_V1_8821C 0x7ff +#define BIT_HEAD_PKT_Q5_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q5_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_Q5_V1_8821C) +#define BITS_HEAD_PKT_Q5_V1_8821C \ + (BIT_MASK_HEAD_PKT_Q5_V1_8821C << BIT_SHIFT_HEAD_PKT_Q5_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_Q5_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q5_V1_8821C)) +#define BIT_GET_HEAD_PKT_Q5_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1_8821C) & \ + BIT_MASK_HEAD_PKT_Q5_V1_8821C) +#define BIT_SET_HEAD_PKT_Q5_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q5_V1_8821C(x) | BIT_HEAD_PKT_Q5_V1_8821C(v)) + +/* 2 REG_Q6_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_Q6_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_Q6_V1_8821C 0x7f +#define BIT_QUEUEMACID_Q6_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q6_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_Q6_V1_8821C) +#define BITS_QUEUEMACID_Q6_V1_8821C \ + (BIT_MASK_QUEUEMACID_Q6_V1_8821C << BIT_SHIFT_QUEUEMACID_Q6_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_Q6_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_Q6_V1_8821C)) +#define BIT_GET_QUEUEMACID_Q6_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1_8821C) & \ + BIT_MASK_QUEUEMACID_Q6_V1_8821C) +#define BIT_SET_QUEUEMACID_Q6_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q6_V1_8821C(x) | BIT_QUEUEMACID_Q6_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_Q6_V1_8821C 23 +#define BIT_MASK_QUEUEAC_Q6_V1_8821C 0x3 +#define BIT_QUEUEAC_Q6_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q6_V1_8821C) << BIT_SHIFT_QUEUEAC_Q6_V1_8821C) +#define BITS_QUEUEAC_Q6_V1_8821C \ + (BIT_MASK_QUEUEAC_Q6_V1_8821C << BIT_SHIFT_QUEUEAC_Q6_V1_8821C) +#define BIT_CLEAR_QUEUEAC_Q6_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q6_V1_8821C)) +#define BIT_GET_QUEUEAC_Q6_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1_8821C) & BIT_MASK_QUEUEAC_Q6_V1_8821C) +#define BIT_SET_QUEUEAC_Q6_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q6_V1_8821C(x) | BIT_QUEUEAC_Q6_V1_8821C(v)) + +#define BIT_TIDEMPTY_Q6_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q6_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q6_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q6_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q6_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q6_V2_8821C) +#define BITS_TAIL_PKT_Q6_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q6_V2_8821C << BIT_SHIFT_TAIL_PKT_Q6_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q6_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q6_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q6_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q6_V2_8821C) +#define BIT_SET_TAIL_PKT_Q6_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q6_V2_8821C(x) | BIT_TAIL_PKT_Q6_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q6_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_Q6_V1_8821C 0x7ff +#define BIT_HEAD_PKT_Q6_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q6_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_Q6_V1_8821C) +#define BITS_HEAD_PKT_Q6_V1_8821C \ + (BIT_MASK_HEAD_PKT_Q6_V1_8821C << BIT_SHIFT_HEAD_PKT_Q6_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_Q6_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q6_V1_8821C)) +#define BIT_GET_HEAD_PKT_Q6_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1_8821C) & \ + BIT_MASK_HEAD_PKT_Q6_V1_8821C) +#define BIT_SET_HEAD_PKT_Q6_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q6_V1_8821C(x) | BIT_HEAD_PKT_Q6_V1_8821C(v)) + +/* 2 REG_Q7_INFO_8821C */ + +#define BIT_SHIFT_QUEUEMACID_Q7_V1_8821C 25 +#define BIT_MASK_QUEUEMACID_Q7_V1_8821C 0x7f +#define BIT_QUEUEMACID_Q7_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q7_V1_8821C) \ + << BIT_SHIFT_QUEUEMACID_Q7_V1_8821C) +#define BITS_QUEUEMACID_Q7_V1_8821C \ + (BIT_MASK_QUEUEMACID_Q7_V1_8821C << BIT_SHIFT_QUEUEMACID_Q7_V1_8821C) +#define BIT_CLEAR_QUEUEMACID_Q7_V1_8821C(x) \ + ((x) & (~BITS_QUEUEMACID_Q7_V1_8821C)) +#define BIT_GET_QUEUEMACID_Q7_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1_8821C) & \ + BIT_MASK_QUEUEMACID_Q7_V1_8821C) +#define BIT_SET_QUEUEMACID_Q7_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q7_V1_8821C(x) | BIT_QUEUEMACID_Q7_V1_8821C(v)) + +#define BIT_SHIFT_QUEUEAC_Q7_V1_8821C 23 +#define BIT_MASK_QUEUEAC_Q7_V1_8821C 0x3 +#define BIT_QUEUEAC_Q7_V1_8821C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q7_V1_8821C) << BIT_SHIFT_QUEUEAC_Q7_V1_8821C) +#define BITS_QUEUEAC_Q7_V1_8821C \ + (BIT_MASK_QUEUEAC_Q7_V1_8821C << BIT_SHIFT_QUEUEAC_Q7_V1_8821C) +#define BIT_CLEAR_QUEUEAC_Q7_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q7_V1_8821C)) +#define BIT_GET_QUEUEAC_Q7_V1_8821C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1_8821C) & BIT_MASK_QUEUEAC_Q7_V1_8821C) +#define BIT_SET_QUEUEAC_Q7_V1_8821C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q7_V1_8821C(x) | BIT_QUEUEAC_Q7_V1_8821C(v)) + +#define BIT_TIDEMPTY_Q7_V1_8821C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q7_V2_8821C 11 +#define BIT_MASK_TAIL_PKT_Q7_V2_8821C 0x7ff +#define BIT_TAIL_PKT_Q7_V2_8821C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q7_V2_8821C) \ + << BIT_SHIFT_TAIL_PKT_Q7_V2_8821C) +#define BITS_TAIL_PKT_Q7_V2_8821C \ + (BIT_MASK_TAIL_PKT_Q7_V2_8821C << BIT_SHIFT_TAIL_PKT_Q7_V2_8821C) +#define BIT_CLEAR_TAIL_PKT_Q7_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q7_V2_8821C)) +#define BIT_GET_TAIL_PKT_Q7_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2_8821C) & \ + BIT_MASK_TAIL_PKT_Q7_V2_8821C) +#define BIT_SET_TAIL_PKT_Q7_V2_8821C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q7_V2_8821C(x) | BIT_TAIL_PKT_Q7_V2_8821C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q7_V1_8821C 0 +#define BIT_MASK_HEAD_PKT_Q7_V1_8821C 0x7ff +#define BIT_HEAD_PKT_Q7_V1_8821C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q7_V1_8821C) \ + << BIT_SHIFT_HEAD_PKT_Q7_V1_8821C) +#define BITS_HEAD_PKT_Q7_V1_8821C \ + (BIT_MASK_HEAD_PKT_Q7_V1_8821C << BIT_SHIFT_HEAD_PKT_Q7_V1_8821C) +#define BIT_CLEAR_HEAD_PKT_Q7_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q7_V1_8821C)) +#define BIT_GET_HEAD_PKT_Q7_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1_8821C) & \ + BIT_MASK_HEAD_PKT_Q7_V1_8821C) +#define BIT_SET_HEAD_PKT_Q7_V1_8821C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q7_V1_8821C(x) | BIT_HEAD_PKT_Q7_V1_8821C(v)) + +/* 2 REG_WMAC_LBK_BUF_HD_V1_8821C */ + +#define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8821C 0 +#define BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8821C 0xfff +#define BIT_WMAC_LBK_BUF_HEAD_V1_8821C(x) \ + (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8821C) \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8821C) +#define BITS_WMAC_LBK_BUF_HEAD_V1_8821C \ + (BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8821C \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8821C) +#define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8821C(x) \ + ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1_8821C)) +#define BIT_GET_WMAC_LBK_BUF_HEAD_V1_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8821C) & \ + BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8821C) +#define BIT_SET_WMAC_LBK_BUF_HEAD_V1_8821C(x, v) \ + (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8821C(x) | \ + BIT_WMAC_LBK_BUF_HEAD_V1_8821C(v)) + +/* 2 REG_MGQ_BDNY_V1_8821C */ + +#define BIT_SHIFT_MGQ_PGBNDY_V1_8821C 0 +#define BIT_MASK_MGQ_PGBNDY_V1_8821C 0xfff +#define BIT_MGQ_PGBNDY_V1_8821C(x) \ + (((x) & BIT_MASK_MGQ_PGBNDY_V1_8821C) << BIT_SHIFT_MGQ_PGBNDY_V1_8821C) +#define BITS_MGQ_PGBNDY_V1_8821C \ + (BIT_MASK_MGQ_PGBNDY_V1_8821C << BIT_SHIFT_MGQ_PGBNDY_V1_8821C) +#define BIT_CLEAR_MGQ_PGBNDY_V1_8821C(x) ((x) & (~BITS_MGQ_PGBNDY_V1_8821C)) +#define BIT_GET_MGQ_PGBNDY_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1_8821C) & BIT_MASK_MGQ_PGBNDY_V1_8821C) +#define BIT_SET_MGQ_PGBNDY_V1_8821C(x, v) \ + (BIT_CLEAR_MGQ_PGBNDY_V1_8821C(x) | BIT_MGQ_PGBNDY_V1_8821C(v)) + +/* 2 REG_TXRPT_CTRL_8821C */ + +#define BIT_SHIFT_TRXRPT_TIMER_TH_8821C 24 +#define BIT_MASK_TRXRPT_TIMER_TH_8821C 0xff +#define BIT_TRXRPT_TIMER_TH_8821C(x) \ + (((x) & BIT_MASK_TRXRPT_TIMER_TH_8821C) \ + << BIT_SHIFT_TRXRPT_TIMER_TH_8821C) +#define BITS_TRXRPT_TIMER_TH_8821C \ + (BIT_MASK_TRXRPT_TIMER_TH_8821C << BIT_SHIFT_TRXRPT_TIMER_TH_8821C) +#define BIT_CLEAR_TRXRPT_TIMER_TH_8821C(x) ((x) & (~BITS_TRXRPT_TIMER_TH_8821C)) +#define BIT_GET_TRXRPT_TIMER_TH_8821C(x) \ + (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH_8821C) & \ + BIT_MASK_TRXRPT_TIMER_TH_8821C) +#define BIT_SET_TRXRPT_TIMER_TH_8821C(x, v) \ + (BIT_CLEAR_TRXRPT_TIMER_TH_8821C(x) | BIT_TRXRPT_TIMER_TH_8821C(v)) + +#define BIT_SHIFT_TRXRPT_LEN_TH_8821C 16 +#define BIT_MASK_TRXRPT_LEN_TH_8821C 0xff +#define BIT_TRXRPT_LEN_TH_8821C(x) \ + (((x) & BIT_MASK_TRXRPT_LEN_TH_8821C) << BIT_SHIFT_TRXRPT_LEN_TH_8821C) +#define BITS_TRXRPT_LEN_TH_8821C \ + (BIT_MASK_TRXRPT_LEN_TH_8821C << BIT_SHIFT_TRXRPT_LEN_TH_8821C) +#define BIT_CLEAR_TRXRPT_LEN_TH_8821C(x) ((x) & (~BITS_TRXRPT_LEN_TH_8821C)) +#define BIT_GET_TRXRPT_LEN_TH_8821C(x) \ + (((x) >> BIT_SHIFT_TRXRPT_LEN_TH_8821C) & BIT_MASK_TRXRPT_LEN_TH_8821C) +#define BIT_SET_TRXRPT_LEN_TH_8821C(x, v) \ + (BIT_CLEAR_TRXRPT_LEN_TH_8821C(x) | BIT_TRXRPT_LEN_TH_8821C(v)) + +#define BIT_SHIFT_TRXRPT_READ_PTR_8821C 8 +#define BIT_MASK_TRXRPT_READ_PTR_8821C 0xff +#define BIT_TRXRPT_READ_PTR_8821C(x) \ + (((x) & BIT_MASK_TRXRPT_READ_PTR_8821C) \ + << BIT_SHIFT_TRXRPT_READ_PTR_8821C) +#define BITS_TRXRPT_READ_PTR_8821C \ + (BIT_MASK_TRXRPT_READ_PTR_8821C << BIT_SHIFT_TRXRPT_READ_PTR_8821C) +#define BIT_CLEAR_TRXRPT_READ_PTR_8821C(x) ((x) & (~BITS_TRXRPT_READ_PTR_8821C)) +#define BIT_GET_TRXRPT_READ_PTR_8821C(x) \ + (((x) >> BIT_SHIFT_TRXRPT_READ_PTR_8821C) & \ + BIT_MASK_TRXRPT_READ_PTR_8821C) +#define BIT_SET_TRXRPT_READ_PTR_8821C(x, v) \ + (BIT_CLEAR_TRXRPT_READ_PTR_8821C(x) | BIT_TRXRPT_READ_PTR_8821C(v)) + +#define BIT_SHIFT_TRXRPT_WRITE_PTR_8821C 0 +#define BIT_MASK_TRXRPT_WRITE_PTR_8821C 0xff +#define BIT_TRXRPT_WRITE_PTR_8821C(x) \ + (((x) & BIT_MASK_TRXRPT_WRITE_PTR_8821C) \ + << BIT_SHIFT_TRXRPT_WRITE_PTR_8821C) +#define BITS_TRXRPT_WRITE_PTR_8821C \ + (BIT_MASK_TRXRPT_WRITE_PTR_8821C << BIT_SHIFT_TRXRPT_WRITE_PTR_8821C) +#define BIT_CLEAR_TRXRPT_WRITE_PTR_8821C(x) \ + ((x) & (~BITS_TRXRPT_WRITE_PTR_8821C)) +#define BIT_GET_TRXRPT_WRITE_PTR_8821C(x) \ + (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR_8821C) & \ + BIT_MASK_TRXRPT_WRITE_PTR_8821C) +#define BIT_SET_TRXRPT_WRITE_PTR_8821C(x, v) \ + (BIT_CLEAR_TRXRPT_WRITE_PTR_8821C(x) | BIT_TRXRPT_WRITE_PTR_8821C(v)) + +/* 2 REG_INIRTS_RATE_SEL_8821C */ +#define BIT_LEAG_RTS_BW_DUP_8821C BIT(5) + +/* 2 REG_BASIC_CFEND_RATE_8821C */ + +#define BIT_SHIFT_BASIC_CFEND_RATE_8821C 0 +#define BIT_MASK_BASIC_CFEND_RATE_8821C 0x1f +#define BIT_BASIC_CFEND_RATE_8821C(x) \ + (((x) & BIT_MASK_BASIC_CFEND_RATE_8821C) \ + << BIT_SHIFT_BASIC_CFEND_RATE_8821C) +#define BITS_BASIC_CFEND_RATE_8821C \ + (BIT_MASK_BASIC_CFEND_RATE_8821C << BIT_SHIFT_BASIC_CFEND_RATE_8821C) +#define BIT_CLEAR_BASIC_CFEND_RATE_8821C(x) \ + ((x) & (~BITS_BASIC_CFEND_RATE_8821C)) +#define BIT_GET_BASIC_CFEND_RATE_8821C(x) \ + (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8821C) & \ + BIT_MASK_BASIC_CFEND_RATE_8821C) +#define BIT_SET_BASIC_CFEND_RATE_8821C(x, v) \ + (BIT_CLEAR_BASIC_CFEND_RATE_8821C(x) | BIT_BASIC_CFEND_RATE_8821C(v)) + +/* 2 REG_STBC_CFEND_RATE_8821C */ + +#define BIT_SHIFT_STBC_CFEND_RATE_8821C 0 +#define BIT_MASK_STBC_CFEND_RATE_8821C 0x1f +#define BIT_STBC_CFEND_RATE_8821C(x) \ + (((x) & BIT_MASK_STBC_CFEND_RATE_8821C) \ + << BIT_SHIFT_STBC_CFEND_RATE_8821C) +#define BITS_STBC_CFEND_RATE_8821C \ + (BIT_MASK_STBC_CFEND_RATE_8821C << BIT_SHIFT_STBC_CFEND_RATE_8821C) +#define BIT_CLEAR_STBC_CFEND_RATE_8821C(x) ((x) & (~BITS_STBC_CFEND_RATE_8821C)) +#define BIT_GET_STBC_CFEND_RATE_8821C(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8821C) & \ + BIT_MASK_STBC_CFEND_RATE_8821C) +#define BIT_SET_STBC_CFEND_RATE_8821C(x, v) \ + (BIT_CLEAR_STBC_CFEND_RATE_8821C(x) | BIT_STBC_CFEND_RATE_8821C(v)) + +/* 2 REG_DATA_SC_8821C */ + +#define BIT_SHIFT_TXSC_40M_8821C 4 +#define BIT_MASK_TXSC_40M_8821C 0xf +#define BIT_TXSC_40M_8821C(x) \ + (((x) & BIT_MASK_TXSC_40M_8821C) << BIT_SHIFT_TXSC_40M_8821C) +#define BITS_TXSC_40M_8821C \ + (BIT_MASK_TXSC_40M_8821C << BIT_SHIFT_TXSC_40M_8821C) +#define BIT_CLEAR_TXSC_40M_8821C(x) ((x) & (~BITS_TXSC_40M_8821C)) +#define BIT_GET_TXSC_40M_8821C(x) \ + (((x) >> BIT_SHIFT_TXSC_40M_8821C) & BIT_MASK_TXSC_40M_8821C) +#define BIT_SET_TXSC_40M_8821C(x, v) \ + (BIT_CLEAR_TXSC_40M_8821C(x) | BIT_TXSC_40M_8821C(v)) + +#define BIT_SHIFT_TXSC_20M_8821C 0 +#define BIT_MASK_TXSC_20M_8821C 0xf +#define BIT_TXSC_20M_8821C(x) \ + (((x) & BIT_MASK_TXSC_20M_8821C) << BIT_SHIFT_TXSC_20M_8821C) +#define BITS_TXSC_20M_8821C \ + (BIT_MASK_TXSC_20M_8821C << BIT_SHIFT_TXSC_20M_8821C) +#define BIT_CLEAR_TXSC_20M_8821C(x) ((x) & (~BITS_TXSC_20M_8821C)) +#define BIT_GET_TXSC_20M_8821C(x) \ + (((x) >> BIT_SHIFT_TXSC_20M_8821C) & BIT_MASK_TXSC_20M_8821C) +#define BIT_SET_TXSC_20M_8821C(x, v) \ + (BIT_CLEAR_TXSC_20M_8821C(x) | BIT_TXSC_20M_8821C(v)) + +/* 2 REG_MACID_SLEEP3_8821C */ + +#define BIT_SHIFT_MACID127_96_PKTSLEEP_8821C 0 +#define BIT_MASK_MACID127_96_PKTSLEEP_8821C 0xffffffffL +#define BIT_MACID127_96_PKTSLEEP_8821C(x) \ + (((x) & BIT_MASK_MACID127_96_PKTSLEEP_8821C) \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8821C) +#define BITS_MACID127_96_PKTSLEEP_8821C \ + (BIT_MASK_MACID127_96_PKTSLEEP_8821C \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8821C) +#define BIT_CLEAR_MACID127_96_PKTSLEEP_8821C(x) \ + ((x) & (~BITS_MACID127_96_PKTSLEEP_8821C)) +#define BIT_GET_MACID127_96_PKTSLEEP_8821C(x) \ + (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP_8821C) & \ + BIT_MASK_MACID127_96_PKTSLEEP_8821C) +#define BIT_SET_MACID127_96_PKTSLEEP_8821C(x, v) \ + (BIT_CLEAR_MACID127_96_PKTSLEEP_8821C(x) | \ + BIT_MACID127_96_PKTSLEEP_8821C(v)) + +/* 2 REG_MACID_SLEEP1_8821C */ + +#define BIT_SHIFT_MACID63_32_PKTSLEEP_8821C 0 +#define BIT_MASK_MACID63_32_PKTSLEEP_8821C 0xffffffffL +#define BIT_MACID63_32_PKTSLEEP_8821C(x) \ + (((x) & BIT_MASK_MACID63_32_PKTSLEEP_8821C) \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8821C) +#define BITS_MACID63_32_PKTSLEEP_8821C \ + (BIT_MASK_MACID63_32_PKTSLEEP_8821C \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8821C) +#define BIT_CLEAR_MACID63_32_PKTSLEEP_8821C(x) \ + ((x) & (~BITS_MACID63_32_PKTSLEEP_8821C)) +#define BIT_GET_MACID63_32_PKTSLEEP_8821C(x) \ + (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP_8821C) & \ + BIT_MASK_MACID63_32_PKTSLEEP_8821C) +#define BIT_SET_MACID63_32_PKTSLEEP_8821C(x, v) \ + (BIT_CLEAR_MACID63_32_PKTSLEEP_8821C(x) | \ + BIT_MACID63_32_PKTSLEEP_8821C(v)) + +/* 2 REG_ARFR2_V1_8821C */ + +#define BIT_SHIFT_ARFRL2_8821C 0 +#define BIT_MASK_ARFRL2_8821C 0xffffffffL +#define BIT_ARFRL2_8821C(x) \ + (((x) & BIT_MASK_ARFRL2_8821C) << BIT_SHIFT_ARFRL2_8821C) +#define BITS_ARFRL2_8821C (BIT_MASK_ARFRL2_8821C << BIT_SHIFT_ARFRL2_8821C) +#define BIT_CLEAR_ARFRL2_8821C(x) ((x) & (~BITS_ARFRL2_8821C)) +#define BIT_GET_ARFRL2_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRL2_8821C) & BIT_MASK_ARFRL2_8821C) +#define BIT_SET_ARFRL2_8821C(x, v) \ + (BIT_CLEAR_ARFRL2_8821C(x) | BIT_ARFRL2_8821C(v)) + +/* 2 REG_ARFRH2_V1_8821C */ + +#define BIT_SHIFT_ARFRH2_8821C 0 +#define BIT_MASK_ARFRH2_8821C 0xffffffffL +#define BIT_ARFRH2_8821C(x) \ + (((x) & BIT_MASK_ARFRH2_8821C) << BIT_SHIFT_ARFRH2_8821C) +#define BITS_ARFRH2_8821C (BIT_MASK_ARFRH2_8821C << BIT_SHIFT_ARFRH2_8821C) +#define BIT_CLEAR_ARFRH2_8821C(x) ((x) & (~BITS_ARFRH2_8821C)) +#define BIT_GET_ARFRH2_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRH2_8821C) & BIT_MASK_ARFRH2_8821C) +#define BIT_SET_ARFRH2_8821C(x, v) \ + (BIT_CLEAR_ARFRH2_8821C(x) | BIT_ARFRH2_8821C(v)) + +/* 2 REG_ARFR3_V1_8821C */ + +#define BIT_SHIFT_ARFRL3_8821C 0 +#define BIT_MASK_ARFRL3_8821C 0xffffffffL +#define BIT_ARFRL3_8821C(x) \ + (((x) & BIT_MASK_ARFRL3_8821C) << BIT_SHIFT_ARFRL3_8821C) +#define BITS_ARFRL3_8821C (BIT_MASK_ARFRL3_8821C << BIT_SHIFT_ARFRL3_8821C) +#define BIT_CLEAR_ARFRL3_8821C(x) ((x) & (~BITS_ARFRL3_8821C)) +#define BIT_GET_ARFRL3_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRL3_8821C) & BIT_MASK_ARFRL3_8821C) +#define BIT_SET_ARFRL3_8821C(x, v) \ + (BIT_CLEAR_ARFRL3_8821C(x) | BIT_ARFRL3_8821C(v)) + +/* 2 REG_ARFRH3_V1_8821C */ + +#define BIT_SHIFT_ARFRH3_8821C 0 +#define BIT_MASK_ARFRH3_8821C 0xffffffffL +#define BIT_ARFRH3_8821C(x) \ + (((x) & BIT_MASK_ARFRH3_8821C) << BIT_SHIFT_ARFRH3_8821C) +#define BITS_ARFRH3_8821C (BIT_MASK_ARFRH3_8821C << BIT_SHIFT_ARFRH3_8821C) +#define BIT_CLEAR_ARFRH3_8821C(x) ((x) & (~BITS_ARFRH3_8821C)) +#define BIT_GET_ARFRH3_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRH3_8821C) & BIT_MASK_ARFRH3_8821C) +#define BIT_SET_ARFRH3_8821C(x, v) \ + (BIT_CLEAR_ARFRH3_8821C(x) | BIT_ARFRH3_8821C(v)) + +/* 2 REG_ARFR4_8821C */ + +#define BIT_SHIFT_ARFRL4_8821C 0 +#define BIT_MASK_ARFRL4_8821C 0xffffffffL +#define BIT_ARFRL4_8821C(x) \ + (((x) & BIT_MASK_ARFRL4_8821C) << BIT_SHIFT_ARFRL4_8821C) +#define BITS_ARFRL4_8821C (BIT_MASK_ARFRL4_8821C << BIT_SHIFT_ARFRL4_8821C) +#define BIT_CLEAR_ARFRL4_8821C(x) ((x) & (~BITS_ARFRL4_8821C)) +#define BIT_GET_ARFRL4_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRL4_8821C) & BIT_MASK_ARFRL4_8821C) +#define BIT_SET_ARFRL4_8821C(x, v) \ + (BIT_CLEAR_ARFRL4_8821C(x) | BIT_ARFRL4_8821C(v)) + +/* 2 REG_ARFRH4_8821C */ + +#define BIT_SHIFT_ARFRH4_8821C 0 +#define BIT_MASK_ARFRH4_8821C 0xffffffffL +#define BIT_ARFRH4_8821C(x) \ + (((x) & BIT_MASK_ARFRH4_8821C) << BIT_SHIFT_ARFRH4_8821C) +#define BITS_ARFRH4_8821C (BIT_MASK_ARFRH4_8821C << BIT_SHIFT_ARFRH4_8821C) +#define BIT_CLEAR_ARFRH4_8821C(x) ((x) & (~BITS_ARFRH4_8821C)) +#define BIT_GET_ARFRH4_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRH4_8821C) & BIT_MASK_ARFRH4_8821C) +#define BIT_SET_ARFRH4_8821C(x, v) \ + (BIT_CLEAR_ARFRH4_8821C(x) | BIT_ARFRH4_8821C(v)) + +/* 2 REG_ARFR5_8821C */ + +#define BIT_SHIFT_ARFRL5_8821C 0 +#define BIT_MASK_ARFRL5_8821C 0xffffffffL +#define BIT_ARFRL5_8821C(x) \ + (((x) & BIT_MASK_ARFRL5_8821C) << BIT_SHIFT_ARFRL5_8821C) +#define BITS_ARFRL5_8821C (BIT_MASK_ARFRL5_8821C << BIT_SHIFT_ARFRL5_8821C) +#define BIT_CLEAR_ARFRL5_8821C(x) ((x) & (~BITS_ARFRL5_8821C)) +#define BIT_GET_ARFRL5_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRL5_8821C) & BIT_MASK_ARFRL5_8821C) +#define BIT_SET_ARFRL5_8821C(x, v) \ + (BIT_CLEAR_ARFRL5_8821C(x) | BIT_ARFRL5_8821C(v)) + +/* 2 REG_ARFRH5_8821C */ + +#define BIT_SHIFT_ARFRH5_8821C 0 +#define BIT_MASK_ARFRH5_8821C 0xffffffffL +#define BIT_ARFRH5_8821C(x) \ + (((x) & BIT_MASK_ARFRH5_8821C) << BIT_SHIFT_ARFRH5_8821C) +#define BITS_ARFRH5_8821C (BIT_MASK_ARFRH5_8821C << BIT_SHIFT_ARFRH5_8821C) +#define BIT_CLEAR_ARFRH5_8821C(x) ((x) & (~BITS_ARFRH5_8821C)) +#define BIT_GET_ARFRH5_8821C(x) \ + (((x) >> BIT_SHIFT_ARFRH5_8821C) & BIT_MASK_ARFRH5_8821C) +#define BIT_SET_ARFRH5_8821C(x, v) \ + (BIT_CLEAR_ARFRH5_8821C(x) | BIT_ARFRH5_8821C(v)) + +/* 2 REG_TXRPT_START_OFFSET_8821C */ + +#define BIT_SHIFT_R_MUTAB_TXRPT_OFFSET_8821C 24 +#define BIT_MASK_R_MUTAB_TXRPT_OFFSET_8821C 0xff +#define BIT_R_MUTAB_TXRPT_OFFSET_8821C(x) \ + (((x) & BIT_MASK_R_MUTAB_TXRPT_OFFSET_8821C) \ + << BIT_SHIFT_R_MUTAB_TXRPT_OFFSET_8821C) +#define BITS_R_MUTAB_TXRPT_OFFSET_8821C \ + (BIT_MASK_R_MUTAB_TXRPT_OFFSET_8821C \ + << BIT_SHIFT_R_MUTAB_TXRPT_OFFSET_8821C) +#define BIT_CLEAR_R_MUTAB_TXRPT_OFFSET_8821C(x) \ + ((x) & (~BITS_R_MUTAB_TXRPT_OFFSET_8821C)) +#define BIT_GET_R_MUTAB_TXRPT_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_R_MUTAB_TXRPT_OFFSET_8821C) & \ + BIT_MASK_R_MUTAB_TXRPT_OFFSET_8821C) +#define BIT_SET_R_MUTAB_TXRPT_OFFSET_8821C(x, v) \ + (BIT_CLEAR_R_MUTAB_TXRPT_OFFSET_8821C(x) | \ + BIT_R_MUTAB_TXRPT_OFFSET_8821C(v)) + +#define BIT__R_RPTFIFO_1K_8821C BIT(16) + +#define BIT_SHIFT_MACID_CTRL_OFFSET_8821C 8 +#define BIT_MASK_MACID_CTRL_OFFSET_8821C 0xff +#define BIT_MACID_CTRL_OFFSET_8821C(x) \ + (((x) & BIT_MASK_MACID_CTRL_OFFSET_8821C) \ + << BIT_SHIFT_MACID_CTRL_OFFSET_8821C) +#define BITS_MACID_CTRL_OFFSET_8821C \ + (BIT_MASK_MACID_CTRL_OFFSET_8821C << BIT_SHIFT_MACID_CTRL_OFFSET_8821C) +#define BIT_CLEAR_MACID_CTRL_OFFSET_8821C(x) \ + ((x) & (~BITS_MACID_CTRL_OFFSET_8821C)) +#define BIT_GET_MACID_CTRL_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_8821C) & \ + BIT_MASK_MACID_CTRL_OFFSET_8821C) +#define BIT_SET_MACID_CTRL_OFFSET_8821C(x, v) \ + (BIT_CLEAR_MACID_CTRL_OFFSET_8821C(x) | BIT_MACID_CTRL_OFFSET_8821C(v)) + +#define BIT_SHIFT_AMPDU_TXRPT_OFFSET_8821C 0 +#define BIT_MASK_AMPDU_TXRPT_OFFSET_8821C 0xff +#define BIT_AMPDU_TXRPT_OFFSET_8821C(x) \ + (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_8821C) \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8821C) +#define BITS_AMPDU_TXRPT_OFFSET_8821C \ + (BIT_MASK_AMPDU_TXRPT_OFFSET_8821C \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8821C) +#define BIT_CLEAR_AMPDU_TXRPT_OFFSET_8821C(x) \ + ((x) & (~BITS_AMPDU_TXRPT_OFFSET_8821C)) +#define BIT_GET_AMPDU_TXRPT_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_8821C) & \ + BIT_MASK_AMPDU_TXRPT_OFFSET_8821C) +#define BIT_SET_AMPDU_TXRPT_OFFSET_8821C(x, v) \ + (BIT_CLEAR_AMPDU_TXRPT_OFFSET_8821C(x) | \ + BIT_AMPDU_TXRPT_OFFSET_8821C(v)) + +/* 2 REG_POWER_STAGE1_8821C */ +#define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8821C BIT(31) +#define BIT_PTA_WL_PRI_MASK_BCNQ_8821C BIT(30) +#define BIT_PTA_WL_PRI_MASK_HIQ_8821C BIT(29) +#define BIT_PTA_WL_PRI_MASK_MGQ_8821C BIT(28) +#define BIT_PTA_WL_PRI_MASK_BK_8821C BIT(27) +#define BIT_PTA_WL_PRI_MASK_BE_8821C BIT(26) +#define BIT_PTA_WL_PRI_MASK_VI_8821C BIT(25) +#define BIT_PTA_WL_PRI_MASK_VO_8821C BIT(24) + +#define BIT_SHIFT_POWER_STAGE1_8821C 0 +#define BIT_MASK_POWER_STAGE1_8821C 0xffffff +#define BIT_POWER_STAGE1_8821C(x) \ + (((x) & BIT_MASK_POWER_STAGE1_8821C) << BIT_SHIFT_POWER_STAGE1_8821C) +#define BITS_POWER_STAGE1_8821C \ + (BIT_MASK_POWER_STAGE1_8821C << BIT_SHIFT_POWER_STAGE1_8821C) +#define BIT_CLEAR_POWER_STAGE1_8821C(x) ((x) & (~BITS_POWER_STAGE1_8821C)) +#define BIT_GET_POWER_STAGE1_8821C(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE1_8821C) & BIT_MASK_POWER_STAGE1_8821C) +#define BIT_SET_POWER_STAGE1_8821C(x, v) \ + (BIT_CLEAR_POWER_STAGE1_8821C(x) | BIT_POWER_STAGE1_8821C(v)) + +/* 2 REG_POWER_STAGE2_8821C */ +#define BIT__R_CTRL_PKT_POW_ADJ_8821C BIT(24) + +#define BIT_SHIFT_POWER_STAGE2_8821C 0 +#define BIT_MASK_POWER_STAGE2_8821C 0xffffff +#define BIT_POWER_STAGE2_8821C(x) \ + (((x) & BIT_MASK_POWER_STAGE2_8821C) << BIT_SHIFT_POWER_STAGE2_8821C) +#define BITS_POWER_STAGE2_8821C \ + (BIT_MASK_POWER_STAGE2_8821C << BIT_SHIFT_POWER_STAGE2_8821C) +#define BIT_CLEAR_POWER_STAGE2_8821C(x) ((x) & (~BITS_POWER_STAGE2_8821C)) +#define BIT_GET_POWER_STAGE2_8821C(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE2_8821C) & BIT_MASK_POWER_STAGE2_8821C) +#define BIT_SET_POWER_STAGE2_8821C(x, v) \ + (BIT_CLEAR_POWER_STAGE2_8821C(x) | BIT_POWER_STAGE2_8821C(v)) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8821C */ + +#define BIT_SHIFT_PAD_NUM_THRES_8821C 24 +#define BIT_MASK_PAD_NUM_THRES_8821C 0x3f +#define BIT_PAD_NUM_THRES_8821C(x) \ + (((x) & BIT_MASK_PAD_NUM_THRES_8821C) << BIT_SHIFT_PAD_NUM_THRES_8821C) +#define BITS_PAD_NUM_THRES_8821C \ + (BIT_MASK_PAD_NUM_THRES_8821C << BIT_SHIFT_PAD_NUM_THRES_8821C) +#define BIT_CLEAR_PAD_NUM_THRES_8821C(x) ((x) & (~BITS_PAD_NUM_THRES_8821C)) +#define BIT_GET_PAD_NUM_THRES_8821C(x) \ + (((x) >> BIT_SHIFT_PAD_NUM_THRES_8821C) & BIT_MASK_PAD_NUM_THRES_8821C) +#define BIT_SET_PAD_NUM_THRES_8821C(x, v) \ + (BIT_CLEAR_PAD_NUM_THRES_8821C(x) | BIT_PAD_NUM_THRES_8821C(v)) + +#define BIT_R_DMA_THIS_QUEUE_BK_8821C BIT(23) +#define BIT_R_DMA_THIS_QUEUE_BE_8821C BIT(22) +#define BIT_R_DMA_THIS_QUEUE_VI_8821C BIT(21) +#define BIT_R_DMA_THIS_QUEUE_VO_8821C BIT(20) + +#define BIT_SHIFT_R_TOTAL_LEN_TH_8821C 8 +#define BIT_MASK_R_TOTAL_LEN_TH_8821C 0xfff +#define BIT_R_TOTAL_LEN_TH_8821C(x) \ + (((x) & BIT_MASK_R_TOTAL_LEN_TH_8821C) \ + << BIT_SHIFT_R_TOTAL_LEN_TH_8821C) +#define BITS_R_TOTAL_LEN_TH_8821C \ + (BIT_MASK_R_TOTAL_LEN_TH_8821C << BIT_SHIFT_R_TOTAL_LEN_TH_8821C) +#define BIT_CLEAR_R_TOTAL_LEN_TH_8821C(x) ((x) & (~BITS_R_TOTAL_LEN_TH_8821C)) +#define BIT_GET_R_TOTAL_LEN_TH_8821C(x) \ + (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH_8821C) & \ + BIT_MASK_R_TOTAL_LEN_TH_8821C) +#define BIT_SET_R_TOTAL_LEN_TH_8821C(x, v) \ + (BIT_CLEAR_R_TOTAL_LEN_TH_8821C(x) | BIT_R_TOTAL_LEN_TH_8821C(v)) + +#define BIT_EN_NEW_EARLY_8821C BIT(7) +#define BIT_PRE_TX_CMD_8821C BIT(6) + +#define BIT_SHIFT_NUM_SCL_EN_8821C 4 +#define BIT_MASK_NUM_SCL_EN_8821C 0x3 +#define BIT_NUM_SCL_EN_8821C(x) \ + (((x) & BIT_MASK_NUM_SCL_EN_8821C) << BIT_SHIFT_NUM_SCL_EN_8821C) +#define BITS_NUM_SCL_EN_8821C \ + (BIT_MASK_NUM_SCL_EN_8821C << BIT_SHIFT_NUM_SCL_EN_8821C) +#define BIT_CLEAR_NUM_SCL_EN_8821C(x) ((x) & (~BITS_NUM_SCL_EN_8821C)) +#define BIT_GET_NUM_SCL_EN_8821C(x) \ + (((x) >> BIT_SHIFT_NUM_SCL_EN_8821C) & BIT_MASK_NUM_SCL_EN_8821C) +#define BIT_SET_NUM_SCL_EN_8821C(x, v) \ + (BIT_CLEAR_NUM_SCL_EN_8821C(x) | BIT_NUM_SCL_EN_8821C(v)) + +#define BIT_BK_EN_8821C BIT(3) +#define BIT_BE_EN_8821C BIT(2) +#define BIT_VI_EN_8821C BIT(1) +#define BIT_VO_EN_8821C BIT(0) + +/* 2 REG_PKT_LIFE_TIME_8821C */ + +#define BIT_SHIFT_PKT_LIFTIME_BEBK_8821C 16 +#define BIT_MASK_PKT_LIFTIME_BEBK_8821C 0xffff +#define BIT_PKT_LIFTIME_BEBK_8821C(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8821C) \ + << BIT_SHIFT_PKT_LIFTIME_BEBK_8821C) +#define BITS_PKT_LIFTIME_BEBK_8821C \ + (BIT_MASK_PKT_LIFTIME_BEBK_8821C << BIT_SHIFT_PKT_LIFTIME_BEBK_8821C) +#define BIT_CLEAR_PKT_LIFTIME_BEBK_8821C(x) \ + ((x) & (~BITS_PKT_LIFTIME_BEBK_8821C)) +#define BIT_GET_PKT_LIFTIME_BEBK_8821C(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8821C) & \ + BIT_MASK_PKT_LIFTIME_BEBK_8821C) +#define BIT_SET_PKT_LIFTIME_BEBK_8821C(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_BEBK_8821C(x) | BIT_PKT_LIFTIME_BEBK_8821C(v)) + +#define BIT_SHIFT_PKT_LIFTIME_VOVI_8821C 0 +#define BIT_MASK_PKT_LIFTIME_VOVI_8821C 0xffff +#define BIT_PKT_LIFTIME_VOVI_8821C(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8821C) \ + << BIT_SHIFT_PKT_LIFTIME_VOVI_8821C) +#define BITS_PKT_LIFTIME_VOVI_8821C \ + (BIT_MASK_PKT_LIFTIME_VOVI_8821C << BIT_SHIFT_PKT_LIFTIME_VOVI_8821C) +#define BIT_CLEAR_PKT_LIFTIME_VOVI_8821C(x) \ + ((x) & (~BITS_PKT_LIFTIME_VOVI_8821C)) +#define BIT_GET_PKT_LIFTIME_VOVI_8821C(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8821C) & \ + BIT_MASK_PKT_LIFTIME_VOVI_8821C) +#define BIT_SET_PKT_LIFTIME_VOVI_8821C(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_VOVI_8821C(x) | BIT_PKT_LIFTIME_VOVI_8821C(v)) + +/* 2 REG_STBC_SETTING_8821C */ + +#define BIT_SHIFT_CDEND_TXTIME_L_8821C 4 +#define BIT_MASK_CDEND_TXTIME_L_8821C 0xf +#define BIT_CDEND_TXTIME_L_8821C(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_L_8821C) \ + << BIT_SHIFT_CDEND_TXTIME_L_8821C) +#define BITS_CDEND_TXTIME_L_8821C \ + (BIT_MASK_CDEND_TXTIME_L_8821C << BIT_SHIFT_CDEND_TXTIME_L_8821C) +#define BIT_CLEAR_CDEND_TXTIME_L_8821C(x) ((x) & (~BITS_CDEND_TXTIME_L_8821C)) +#define BIT_GET_CDEND_TXTIME_L_8821C(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8821C) & \ + BIT_MASK_CDEND_TXTIME_L_8821C) +#define BIT_SET_CDEND_TXTIME_L_8821C(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_L_8821C(x) | BIT_CDEND_TXTIME_L_8821C(v)) + +#define BIT_SHIFT_NESS_8821C 2 +#define BIT_MASK_NESS_8821C 0x3 +#define BIT_NESS_8821C(x) (((x) & BIT_MASK_NESS_8821C) << BIT_SHIFT_NESS_8821C) +#define BITS_NESS_8821C (BIT_MASK_NESS_8821C << BIT_SHIFT_NESS_8821C) +#define BIT_CLEAR_NESS_8821C(x) ((x) & (~BITS_NESS_8821C)) +#define BIT_GET_NESS_8821C(x) \ + (((x) >> BIT_SHIFT_NESS_8821C) & BIT_MASK_NESS_8821C) +#define BIT_SET_NESS_8821C(x, v) (BIT_CLEAR_NESS_8821C(x) | BIT_NESS_8821C(v)) + +#define BIT_SHIFT_STBC_CFEND_8821C 0 +#define BIT_MASK_STBC_CFEND_8821C 0x3 +#define BIT_STBC_CFEND_8821C(x) \ + (((x) & BIT_MASK_STBC_CFEND_8821C) << BIT_SHIFT_STBC_CFEND_8821C) +#define BITS_STBC_CFEND_8821C \ + (BIT_MASK_STBC_CFEND_8821C << BIT_SHIFT_STBC_CFEND_8821C) +#define BIT_CLEAR_STBC_CFEND_8821C(x) ((x) & (~BITS_STBC_CFEND_8821C)) +#define BIT_GET_STBC_CFEND_8821C(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_8821C) & BIT_MASK_STBC_CFEND_8821C) +#define BIT_SET_STBC_CFEND_8821C(x, v) \ + (BIT_CLEAR_STBC_CFEND_8821C(x) | BIT_STBC_CFEND_8821C(v)) + +/* 2 REG_STBC_SETTING2_8821C */ + +#define BIT_SHIFT_CDEND_TXTIME_H_8821C 0 +#define BIT_MASK_CDEND_TXTIME_H_8821C 0x1f +#define BIT_CDEND_TXTIME_H_8821C(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_H_8821C) \ + << BIT_SHIFT_CDEND_TXTIME_H_8821C) +#define BITS_CDEND_TXTIME_H_8821C \ + (BIT_MASK_CDEND_TXTIME_H_8821C << BIT_SHIFT_CDEND_TXTIME_H_8821C) +#define BIT_CLEAR_CDEND_TXTIME_H_8821C(x) ((x) & (~BITS_CDEND_TXTIME_H_8821C)) +#define BIT_GET_CDEND_TXTIME_H_8821C(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8821C) & \ + BIT_MASK_CDEND_TXTIME_H_8821C) +#define BIT_SET_CDEND_TXTIME_H_8821C(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_H_8821C(x) | BIT_CDEND_TXTIME_H_8821C(v)) + +/* 2 REG_QUEUE_CTRL_8821C */ +#define BIT_PTA_EDCCA_EN_8821C BIT(5) +#define BIT_PTA_WL_TX_EN_8821C BIT(4) +#define BIT_R_USE_DATA_BW_8821C BIT(3) +#define BIT_TRI_PKT_INT_MODE1_8821C BIT(2) +#define BIT_TRI_PKT_INT_MODE0_8821C BIT(1) +#define BIT_ACQ_MODE_SEL_8821C BIT(0) + +/* 2 REG_SINGLE_AMPDU_CTRL_8821C */ +#define BIT_EN_SINGLE_APMDU_8821C BIT(7) + +/* 2 REG_PROT_MODE_CTRL_8821C */ + +#define BIT_SHIFT_RTS_MAX_AGG_NUM_8821C 24 +#define BIT_MASK_RTS_MAX_AGG_NUM_8821C 0x3f +#define BIT_RTS_MAX_AGG_NUM_8821C(x) \ + (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8821C) \ + << BIT_SHIFT_RTS_MAX_AGG_NUM_8821C) +#define BITS_RTS_MAX_AGG_NUM_8821C \ + (BIT_MASK_RTS_MAX_AGG_NUM_8821C << BIT_SHIFT_RTS_MAX_AGG_NUM_8821C) +#define BIT_CLEAR_RTS_MAX_AGG_NUM_8821C(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8821C)) +#define BIT_GET_RTS_MAX_AGG_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8821C) & \ + BIT_MASK_RTS_MAX_AGG_NUM_8821C) +#define BIT_SET_RTS_MAX_AGG_NUM_8821C(x, v) \ + (BIT_CLEAR_RTS_MAX_AGG_NUM_8821C(x) | BIT_RTS_MAX_AGG_NUM_8821C(v)) + +#define BIT_SHIFT_MAX_AGG_NUM_8821C 16 +#define BIT_MASK_MAX_AGG_NUM_8821C 0x3f +#define BIT_MAX_AGG_NUM_8821C(x) \ + (((x) & BIT_MASK_MAX_AGG_NUM_8821C) << BIT_SHIFT_MAX_AGG_NUM_8821C) +#define BITS_MAX_AGG_NUM_8821C \ + (BIT_MASK_MAX_AGG_NUM_8821C << BIT_SHIFT_MAX_AGG_NUM_8821C) +#define BIT_CLEAR_MAX_AGG_NUM_8821C(x) ((x) & (~BITS_MAX_AGG_NUM_8821C)) +#define BIT_GET_MAX_AGG_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_MAX_AGG_NUM_8821C) & BIT_MASK_MAX_AGG_NUM_8821C) +#define BIT_SET_MAX_AGG_NUM_8821C(x, v) \ + (BIT_CLEAR_MAX_AGG_NUM_8821C(x) | BIT_MAX_AGG_NUM_8821C(v)) + +#define BIT_SHIFT_RTS_TXTIME_TH_8821C 8 +#define BIT_MASK_RTS_TXTIME_TH_8821C 0xff +#define BIT_RTS_TXTIME_TH_8821C(x) \ + (((x) & BIT_MASK_RTS_TXTIME_TH_8821C) << BIT_SHIFT_RTS_TXTIME_TH_8821C) +#define BITS_RTS_TXTIME_TH_8821C \ + (BIT_MASK_RTS_TXTIME_TH_8821C << BIT_SHIFT_RTS_TXTIME_TH_8821C) +#define BIT_CLEAR_RTS_TXTIME_TH_8821C(x) ((x) & (~BITS_RTS_TXTIME_TH_8821C)) +#define BIT_GET_RTS_TXTIME_TH_8821C(x) \ + (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8821C) & BIT_MASK_RTS_TXTIME_TH_8821C) +#define BIT_SET_RTS_TXTIME_TH_8821C(x, v) \ + (BIT_CLEAR_RTS_TXTIME_TH_8821C(x) | BIT_RTS_TXTIME_TH_8821C(v)) + +#define BIT_SHIFT_RTS_LEN_TH_8821C 0 +#define BIT_MASK_RTS_LEN_TH_8821C 0xff +#define BIT_RTS_LEN_TH_8821C(x) \ + (((x) & BIT_MASK_RTS_LEN_TH_8821C) << BIT_SHIFT_RTS_LEN_TH_8821C) +#define BITS_RTS_LEN_TH_8821C \ + (BIT_MASK_RTS_LEN_TH_8821C << BIT_SHIFT_RTS_LEN_TH_8821C) +#define BIT_CLEAR_RTS_LEN_TH_8821C(x) ((x) & (~BITS_RTS_LEN_TH_8821C)) +#define BIT_GET_RTS_LEN_TH_8821C(x) \ + (((x) >> BIT_SHIFT_RTS_LEN_TH_8821C) & BIT_MASK_RTS_LEN_TH_8821C) +#define BIT_SET_RTS_LEN_TH_8821C(x, v) \ + (BIT_CLEAR_RTS_LEN_TH_8821C(x) | BIT_RTS_LEN_TH_8821C(v)) + +/* 2 REG_BAR_MODE_CTRL_8821C */ + +#define BIT_SHIFT_BAR_RTY_LMT_8821C 16 +#define BIT_MASK_BAR_RTY_LMT_8821C 0x3 +#define BIT_BAR_RTY_LMT_8821C(x) \ + (((x) & BIT_MASK_BAR_RTY_LMT_8821C) << BIT_SHIFT_BAR_RTY_LMT_8821C) +#define BITS_BAR_RTY_LMT_8821C \ + (BIT_MASK_BAR_RTY_LMT_8821C << BIT_SHIFT_BAR_RTY_LMT_8821C) +#define BIT_CLEAR_BAR_RTY_LMT_8821C(x) ((x) & (~BITS_BAR_RTY_LMT_8821C)) +#define BIT_GET_BAR_RTY_LMT_8821C(x) \ + (((x) >> BIT_SHIFT_BAR_RTY_LMT_8821C) & BIT_MASK_BAR_RTY_LMT_8821C) +#define BIT_SET_BAR_RTY_LMT_8821C(x, v) \ + (BIT_CLEAR_BAR_RTY_LMT_8821C(x) | BIT_BAR_RTY_LMT_8821C(v)) + +#define BIT_SHIFT_BAR_PKT_TXTIME_TH_8821C 8 +#define BIT_MASK_BAR_PKT_TXTIME_TH_8821C 0xff +#define BIT_BAR_PKT_TXTIME_TH_8821C(x) \ + (((x) & BIT_MASK_BAR_PKT_TXTIME_TH_8821C) \ + << BIT_SHIFT_BAR_PKT_TXTIME_TH_8821C) +#define BITS_BAR_PKT_TXTIME_TH_8821C \ + (BIT_MASK_BAR_PKT_TXTIME_TH_8821C << BIT_SHIFT_BAR_PKT_TXTIME_TH_8821C) +#define BIT_CLEAR_BAR_PKT_TXTIME_TH_8821C(x) \ + ((x) & (~BITS_BAR_PKT_TXTIME_TH_8821C)) +#define BIT_GET_BAR_PKT_TXTIME_TH_8821C(x) \ + (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH_8821C) & \ + BIT_MASK_BAR_PKT_TXTIME_TH_8821C) +#define BIT_SET_BAR_PKT_TXTIME_TH_8821C(x, v) \ + (BIT_CLEAR_BAR_PKT_TXTIME_TH_8821C(x) | BIT_BAR_PKT_TXTIME_TH_8821C(v)) + +#define BIT_BAR_EN_V1_8821C BIT(6) + +#define BIT_SHIFT_BAR_PKTNUM_TH_V1_8821C 0 +#define BIT_MASK_BAR_PKTNUM_TH_V1_8821C 0x3f +#define BIT_BAR_PKTNUM_TH_V1_8821C(x) \ + (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8821C) \ + << BIT_SHIFT_BAR_PKTNUM_TH_V1_8821C) +#define BITS_BAR_PKTNUM_TH_V1_8821C \ + (BIT_MASK_BAR_PKTNUM_TH_V1_8821C << BIT_SHIFT_BAR_PKTNUM_TH_V1_8821C) +#define BIT_CLEAR_BAR_PKTNUM_TH_V1_8821C(x) \ + ((x) & (~BITS_BAR_PKTNUM_TH_V1_8821C)) +#define BIT_GET_BAR_PKTNUM_TH_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8821C) & \ + BIT_MASK_BAR_PKTNUM_TH_V1_8821C) +#define BIT_SET_BAR_PKTNUM_TH_V1_8821C(x, v) \ + (BIT_CLEAR_BAR_PKTNUM_TH_V1_8821C(x) | BIT_BAR_PKTNUM_TH_V1_8821C(v)) + +/* 2 REG_RA_TRY_RATE_AGG_LMT_8821C */ + +#define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8821C 0 +#define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8821C 0x3f +#define BIT_RA_TRY_RATE_AGG_LMT_V1_8821C(x) \ + (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8821C) \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8821C) +#define BITS_RA_TRY_RATE_AGG_LMT_V1_8821C \ + (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8821C \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8821C) +#define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8821C(x) \ + ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1_8821C)) +#define BIT_GET_RA_TRY_RATE_AGG_LMT_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8821C) & \ + BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8821C) +#define BIT_SET_RA_TRY_RATE_AGG_LMT_V1_8821C(x, v) \ + (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8821C(x) | \ + BIT_RA_TRY_RATE_AGG_LMT_V1_8821C(v)) + +/* 2 REG_MACID_SLEEP2_8821C */ + +#define BIT_SHIFT_MACID95_64PKTSLEEP_8821C 0 +#define BIT_MASK_MACID95_64PKTSLEEP_8821C 0xffffffffL +#define BIT_MACID95_64PKTSLEEP_8821C(x) \ + (((x) & BIT_MASK_MACID95_64PKTSLEEP_8821C) \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8821C) +#define BITS_MACID95_64PKTSLEEP_8821C \ + (BIT_MASK_MACID95_64PKTSLEEP_8821C \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8821C) +#define BIT_CLEAR_MACID95_64PKTSLEEP_8821C(x) \ + ((x) & (~BITS_MACID95_64PKTSLEEP_8821C)) +#define BIT_GET_MACID95_64PKTSLEEP_8821C(x) \ + (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP_8821C) & \ + BIT_MASK_MACID95_64PKTSLEEP_8821C) +#define BIT_SET_MACID95_64PKTSLEEP_8821C(x, v) \ + (BIT_CLEAR_MACID95_64PKTSLEEP_8821C(x) | \ + BIT_MACID95_64PKTSLEEP_8821C(v)) + +/* 2 REG_MACID_SLEEP_8821C */ + +#define BIT_SHIFT_MACID31_0_PKTSLEEP_8821C 0 +#define BIT_MASK_MACID31_0_PKTSLEEP_8821C 0xffffffffL +#define BIT_MACID31_0_PKTSLEEP_8821C(x) \ + (((x) & BIT_MASK_MACID31_0_PKTSLEEP_8821C) \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8821C) +#define BITS_MACID31_0_PKTSLEEP_8821C \ + (BIT_MASK_MACID31_0_PKTSLEEP_8821C \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8821C) +#define BIT_CLEAR_MACID31_0_PKTSLEEP_8821C(x) \ + ((x) & (~BITS_MACID31_0_PKTSLEEP_8821C)) +#define BIT_GET_MACID31_0_PKTSLEEP_8821C(x) \ + (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP_8821C) & \ + BIT_MASK_MACID31_0_PKTSLEEP_8821C) +#define BIT_SET_MACID31_0_PKTSLEEP_8821C(x, v) \ + (BIT_CLEAR_MACID31_0_PKTSLEEP_8821C(x) | \ + BIT_MACID31_0_PKTSLEEP_8821C(v)) + +/* 2 REG_HW_SEQ0_8821C */ + +#define BIT_SHIFT_HW_SSN_SEQ0_8821C 0 +#define BIT_MASK_HW_SSN_SEQ0_8821C 0xfff +#define BIT_HW_SSN_SEQ0_8821C(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ0_8821C) << BIT_SHIFT_HW_SSN_SEQ0_8821C) +#define BITS_HW_SSN_SEQ0_8821C \ + (BIT_MASK_HW_SSN_SEQ0_8821C << BIT_SHIFT_HW_SSN_SEQ0_8821C) +#define BIT_CLEAR_HW_SSN_SEQ0_8821C(x) ((x) & (~BITS_HW_SSN_SEQ0_8821C)) +#define BIT_GET_HW_SSN_SEQ0_8821C(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8821C) & BIT_MASK_HW_SSN_SEQ0_8821C) +#define BIT_SET_HW_SSN_SEQ0_8821C(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ0_8821C(x) | BIT_HW_SSN_SEQ0_8821C(v)) + +/* 2 REG_HW_SEQ1_8821C */ + +#define BIT_SHIFT_HW_SSN_SEQ1_8821C 0 +#define BIT_MASK_HW_SSN_SEQ1_8821C 0xfff +#define BIT_HW_SSN_SEQ1_8821C(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ1_8821C) << BIT_SHIFT_HW_SSN_SEQ1_8821C) +#define BITS_HW_SSN_SEQ1_8821C \ + (BIT_MASK_HW_SSN_SEQ1_8821C << BIT_SHIFT_HW_SSN_SEQ1_8821C) +#define BIT_CLEAR_HW_SSN_SEQ1_8821C(x) ((x) & (~BITS_HW_SSN_SEQ1_8821C)) +#define BIT_GET_HW_SSN_SEQ1_8821C(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8821C) & BIT_MASK_HW_SSN_SEQ1_8821C) +#define BIT_SET_HW_SSN_SEQ1_8821C(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ1_8821C(x) | BIT_HW_SSN_SEQ1_8821C(v)) + +/* 2 REG_HW_SEQ2_8821C */ + +#define BIT_SHIFT_HW_SSN_SEQ2_8821C 0 +#define BIT_MASK_HW_SSN_SEQ2_8821C 0xfff +#define BIT_HW_SSN_SEQ2_8821C(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ2_8821C) << BIT_SHIFT_HW_SSN_SEQ2_8821C) +#define BITS_HW_SSN_SEQ2_8821C \ + (BIT_MASK_HW_SSN_SEQ2_8821C << BIT_SHIFT_HW_SSN_SEQ2_8821C) +#define BIT_CLEAR_HW_SSN_SEQ2_8821C(x) ((x) & (~BITS_HW_SSN_SEQ2_8821C)) +#define BIT_GET_HW_SSN_SEQ2_8821C(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8821C) & BIT_MASK_HW_SSN_SEQ2_8821C) +#define BIT_SET_HW_SSN_SEQ2_8821C(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ2_8821C(x) | BIT_HW_SSN_SEQ2_8821C(v)) + +/* 2 REG_HW_SEQ3_8821C */ + +#define BIT_SHIFT_CSI_HWSEQ_SEL_8821C 12 +#define BIT_MASK_CSI_HWSEQ_SEL_8821C 0x3 +#define BIT_CSI_HWSEQ_SEL_8821C(x) \ + (((x) & BIT_MASK_CSI_HWSEQ_SEL_8821C) << BIT_SHIFT_CSI_HWSEQ_SEL_8821C) +#define BITS_CSI_HWSEQ_SEL_8821C \ + (BIT_MASK_CSI_HWSEQ_SEL_8821C << BIT_SHIFT_CSI_HWSEQ_SEL_8821C) +#define BIT_CLEAR_CSI_HWSEQ_SEL_8821C(x) ((x) & (~BITS_CSI_HWSEQ_SEL_8821C)) +#define BIT_GET_CSI_HWSEQ_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_CSI_HWSEQ_SEL_8821C) & BIT_MASK_CSI_HWSEQ_SEL_8821C) +#define BIT_SET_CSI_HWSEQ_SEL_8821C(x, v) \ + (BIT_CLEAR_CSI_HWSEQ_SEL_8821C(x) | BIT_CSI_HWSEQ_SEL_8821C(v)) + +#define BIT_SHIFT_HW_SSN_SEQ3_8821C 0 +#define BIT_MASK_HW_SSN_SEQ3_8821C 0xfff +#define BIT_HW_SSN_SEQ3_8821C(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ3_8821C) << BIT_SHIFT_HW_SSN_SEQ3_8821C) +#define BITS_HW_SSN_SEQ3_8821C \ + (BIT_MASK_HW_SSN_SEQ3_8821C << BIT_SHIFT_HW_SSN_SEQ3_8821C) +#define BIT_CLEAR_HW_SSN_SEQ3_8821C(x) ((x) & (~BITS_HW_SSN_SEQ3_8821C)) +#define BIT_GET_HW_SSN_SEQ3_8821C(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8821C) & BIT_MASK_HW_SSN_SEQ3_8821C) +#define BIT_SET_HW_SSN_SEQ3_8821C(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ3_8821C(x) | BIT_HW_SSN_SEQ3_8821C(v)) + +/* 2 REG_NULL_PKT_STATUS_V1_8821C */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V2_8821C 2 +#define BIT_MASK_PTCL_TOTAL_PG_V2_8821C 0x3fff +#define BIT_PTCL_TOTAL_PG_V2_8821C(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V2_8821C) \ + << BIT_SHIFT_PTCL_TOTAL_PG_V2_8821C) +#define BITS_PTCL_TOTAL_PG_V2_8821C \ + (BIT_MASK_PTCL_TOTAL_PG_V2_8821C << BIT_SHIFT_PTCL_TOTAL_PG_V2_8821C) +#define BIT_CLEAR_PTCL_TOTAL_PG_V2_8821C(x) \ + ((x) & (~BITS_PTCL_TOTAL_PG_V2_8821C)) +#define BIT_GET_PTCL_TOTAL_PG_V2_8821C(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V2_8821C) & \ + BIT_MASK_PTCL_TOTAL_PG_V2_8821C) +#define BIT_SET_PTCL_TOTAL_PG_V2_8821C(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V2_8821C(x) | BIT_PTCL_TOTAL_PG_V2_8821C(v)) + +#define BIT_TX_NULL_1_8821C BIT(1) +#define BIT_TX_NULL_0_8821C BIT(0) + +/* 2 REG_PTCL_ERR_STATUS_8821C */ +#define BIT_PTCL_RATE_TABLE_INVALID_8821C BIT(7) +#define BIT_FTM_T2R_ERROR_8821C BIT(6) +#define BIT_PTCL_ERR0_8821C BIT(5) +#define BIT_PTCL_ERR1_8821C BIT(4) +#define BIT_PTCL_ERR2_8821C BIT(3) +#define BIT_PTCL_ERR3_8821C BIT(2) +#define BIT_PTCL_ERR4_8821C BIT(1) +#define BIT_PTCL_ERR5_8821C BIT(0) + +/* 2 REG_NULL_PKT_STATUS_EXTEND_8821C */ +#define BIT_CLI3_TX_NULL_1_8821C BIT(7) +#define BIT_CLI3_TX_NULL_0_8821C BIT(6) +#define BIT_CLI2_TX_NULL_1_8821C BIT(5) +#define BIT_CLI2_TX_NULL_0_8821C BIT(4) +#define BIT_CLI1_TX_NULL_1_8821C BIT(3) +#define BIT_CLI1_TX_NULL_0_8821C BIT(2) +#define BIT_CLI0_TX_NULL_1_8821C BIT(1) +#define BIT_CLI0_TX_NULL_0_8821C BIT(0) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN_8821C */ +#define BIT_HIQ_DROP_8821C BIT(7) +#define BIT_MGQ_DROP_8821C BIT(6) +#define BIT_VIDEO_JUST_DROP_8821C BIT(1) +#define BIT_VIDEO_ENHANCEMENT_FUN_EN_8821C BIT(0) + +/* 2 REG_PRECNT_CTRL_8821C */ +#define BIT_EN_PRECNT_8821C BIT(11) + +#define BIT_SHIFT_PRECNT_TH_8821C 0 +#define BIT_MASK_PRECNT_TH_8821C 0x7ff +#define BIT_PRECNT_TH_8821C(x) \ + (((x) & BIT_MASK_PRECNT_TH_8821C) << BIT_SHIFT_PRECNT_TH_8821C) +#define BITS_PRECNT_TH_8821C \ + (BIT_MASK_PRECNT_TH_8821C << BIT_SHIFT_PRECNT_TH_8821C) +#define BIT_CLEAR_PRECNT_TH_8821C(x) ((x) & (~BITS_PRECNT_TH_8821C)) +#define BIT_GET_PRECNT_TH_8821C(x) \ + (((x) >> BIT_SHIFT_PRECNT_TH_8821C) & BIT_MASK_PRECNT_TH_8821C) +#define BIT_SET_PRECNT_TH_8821C(x, v) \ + (BIT_CLEAR_PRECNT_TH_8821C(x) | BIT_PRECNT_TH_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_BT_POLLUTE_PKT_CNT_8821C */ + +#define BIT_SHIFT_BT_POLLUTE_PKT_CNT_8821C 0 +#define BIT_MASK_BT_POLLUTE_PKT_CNT_8821C 0xffff +#define BIT_BT_POLLUTE_PKT_CNT_8821C(x) \ + (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT_8821C) \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8821C) +#define BITS_BT_POLLUTE_PKT_CNT_8821C \ + (BIT_MASK_BT_POLLUTE_PKT_CNT_8821C \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8821C) +#define BIT_CLEAR_BT_POLLUTE_PKT_CNT_8821C(x) \ + ((x) & (~BITS_BT_POLLUTE_PKT_CNT_8821C)) +#define BIT_GET_BT_POLLUTE_PKT_CNT_8821C(x) \ + (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT_8821C) & \ + BIT_MASK_BT_POLLUTE_PKT_CNT_8821C) +#define BIT_SET_BT_POLLUTE_PKT_CNT_8821C(x, v) \ + (BIT_CLEAR_BT_POLLUTE_PKT_CNT_8821C(x) | \ + BIT_BT_POLLUTE_PKT_CNT_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_PTCL_DBG_8821C */ + +#define BIT_SHIFT_PTCL_DBG_8821C 0 +#define BIT_MASK_PTCL_DBG_8821C 0xffffffffL +#define BIT_PTCL_DBG_8821C(x) \ + (((x) & BIT_MASK_PTCL_DBG_8821C) << BIT_SHIFT_PTCL_DBG_8821C) +#define BITS_PTCL_DBG_8821C \ + (BIT_MASK_PTCL_DBG_8821C << BIT_SHIFT_PTCL_DBG_8821C) +#define BIT_CLEAR_PTCL_DBG_8821C(x) ((x) & (~BITS_PTCL_DBG_8821C)) +#define BIT_GET_PTCL_DBG_8821C(x) \ + (((x) >> BIT_SHIFT_PTCL_DBG_8821C) & BIT_MASK_PTCL_DBG_8821C) +#define BIT_SET_PTCL_DBG_8821C(x, v) \ + (BIT_CLEAR_PTCL_DBG_8821C(x) | BIT_PTCL_DBG_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_CPUMGQ_TIMER_CTRL2_8821C */ + +#define BIT_SHIFT_TRI_HEAD_ADDR_8821C 16 +#define BIT_MASK_TRI_HEAD_ADDR_8821C 0xfff +#define BIT_TRI_HEAD_ADDR_8821C(x) \ + (((x) & BIT_MASK_TRI_HEAD_ADDR_8821C) << BIT_SHIFT_TRI_HEAD_ADDR_8821C) +#define BITS_TRI_HEAD_ADDR_8821C \ + (BIT_MASK_TRI_HEAD_ADDR_8821C << BIT_SHIFT_TRI_HEAD_ADDR_8821C) +#define BIT_CLEAR_TRI_HEAD_ADDR_8821C(x) ((x) & (~BITS_TRI_HEAD_ADDR_8821C)) +#define BIT_GET_TRI_HEAD_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_TRI_HEAD_ADDR_8821C) & BIT_MASK_TRI_HEAD_ADDR_8821C) +#define BIT_SET_TRI_HEAD_ADDR_8821C(x, v) \ + (BIT_CLEAR_TRI_HEAD_ADDR_8821C(x) | BIT_TRI_HEAD_ADDR_8821C(v)) + +#define BIT_DROP_TH_EN_8821C BIT(8) + +#define BIT_SHIFT_DROP_TH_8821C 0 +#define BIT_MASK_DROP_TH_8821C 0xff +#define BIT_DROP_TH_8821C(x) \ + (((x) & BIT_MASK_DROP_TH_8821C) << BIT_SHIFT_DROP_TH_8821C) +#define BITS_DROP_TH_8821C (BIT_MASK_DROP_TH_8821C << BIT_SHIFT_DROP_TH_8821C) +#define BIT_CLEAR_DROP_TH_8821C(x) ((x) & (~BITS_DROP_TH_8821C)) +#define BIT_GET_DROP_TH_8821C(x) \ + (((x) >> BIT_SHIFT_DROP_TH_8821C) & BIT_MASK_DROP_TH_8821C) +#define BIT_SET_DROP_TH_8821C(x, v) \ + (BIT_CLEAR_DROP_TH_8821C(x) | BIT_DROP_TH_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_DUMMY_PAGE4_V1_8821C */ + +/* 2 REG_MOREDATA_8821C */ +#define BIT_MOREDATA_CTRL2_EN_V1_8821C BIT(3) +#define BIT_MOREDATA_CTRL1_EN_V1_8821C BIT(2) +#define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1_8821C BIT(0) + +/* 2 REG_Q0_Q1_INFO_8821C */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8821C BIT(31) + +#define BIT_SHIFT_GTAB_ID_8821C 28 +#define BIT_MASK_GTAB_ID_8821C 0x7 +#define BIT_GTAB_ID_8821C(x) \ + (((x) & BIT_MASK_GTAB_ID_8821C) << BIT_SHIFT_GTAB_ID_8821C) +#define BITS_GTAB_ID_8821C (BIT_MASK_GTAB_ID_8821C << BIT_SHIFT_GTAB_ID_8821C) +#define BIT_CLEAR_GTAB_ID_8821C(x) ((x) & (~BITS_GTAB_ID_8821C)) +#define BIT_GET_GTAB_ID_8821C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8821C) & BIT_MASK_GTAB_ID_8821C) +#define BIT_SET_GTAB_ID_8821C(x, v) \ + (BIT_CLEAR_GTAB_ID_8821C(x) | BIT_GTAB_ID_8821C(v)) + +#define BIT_SHIFT_AC1_PKT_INFO_8821C 16 +#define BIT_MASK_AC1_PKT_INFO_8821C 0xfff +#define BIT_AC1_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_AC1_PKT_INFO_8821C) << BIT_SHIFT_AC1_PKT_INFO_8821C) +#define BITS_AC1_PKT_INFO_8821C \ + (BIT_MASK_AC1_PKT_INFO_8821C << BIT_SHIFT_AC1_PKT_INFO_8821C) +#define BIT_CLEAR_AC1_PKT_INFO_8821C(x) ((x) & (~BITS_AC1_PKT_INFO_8821C)) +#define BIT_GET_AC1_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_AC1_PKT_INFO_8821C) & BIT_MASK_AC1_PKT_INFO_8821C) +#define BIT_SET_AC1_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_AC1_PKT_INFO_8821C(x) | BIT_AC1_PKT_INFO_8821C(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8821C BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8821C 12 +#define BIT_MASK_GTAB_ID_V1_8821C 0x7 +#define BIT_GTAB_ID_V1_8821C(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8821C) << BIT_SHIFT_GTAB_ID_V1_8821C) +#define BITS_GTAB_ID_V1_8821C \ + (BIT_MASK_GTAB_ID_V1_8821C << BIT_SHIFT_GTAB_ID_V1_8821C) +#define BIT_CLEAR_GTAB_ID_V1_8821C(x) ((x) & (~BITS_GTAB_ID_V1_8821C)) +#define BIT_GET_GTAB_ID_V1_8821C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8821C) & BIT_MASK_GTAB_ID_V1_8821C) +#define BIT_SET_GTAB_ID_V1_8821C(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8821C(x) | BIT_GTAB_ID_V1_8821C(v)) + +#define BIT_SHIFT_AC0_PKT_INFO_8821C 0 +#define BIT_MASK_AC0_PKT_INFO_8821C 0xfff +#define BIT_AC0_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_AC0_PKT_INFO_8821C) << BIT_SHIFT_AC0_PKT_INFO_8821C) +#define BITS_AC0_PKT_INFO_8821C \ + (BIT_MASK_AC0_PKT_INFO_8821C << BIT_SHIFT_AC0_PKT_INFO_8821C) +#define BIT_CLEAR_AC0_PKT_INFO_8821C(x) ((x) & (~BITS_AC0_PKT_INFO_8821C)) +#define BIT_GET_AC0_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_AC0_PKT_INFO_8821C) & BIT_MASK_AC0_PKT_INFO_8821C) +#define BIT_SET_AC0_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_AC0_PKT_INFO_8821C(x) | BIT_AC0_PKT_INFO_8821C(v)) + +/* 2 REG_Q2_Q3_INFO_8821C */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8821C BIT(31) + +#define BIT_SHIFT_GTAB_ID_8821C 28 +#define BIT_MASK_GTAB_ID_8821C 0x7 +#define BIT_GTAB_ID_8821C(x) \ + (((x) & BIT_MASK_GTAB_ID_8821C) << BIT_SHIFT_GTAB_ID_8821C) +#define BITS_GTAB_ID_8821C (BIT_MASK_GTAB_ID_8821C << BIT_SHIFT_GTAB_ID_8821C) +#define BIT_CLEAR_GTAB_ID_8821C(x) ((x) & (~BITS_GTAB_ID_8821C)) +#define BIT_GET_GTAB_ID_8821C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8821C) & BIT_MASK_GTAB_ID_8821C) +#define BIT_SET_GTAB_ID_8821C(x, v) \ + (BIT_CLEAR_GTAB_ID_8821C(x) | BIT_GTAB_ID_8821C(v)) + +#define BIT_SHIFT_AC3_PKT_INFO_8821C 16 +#define BIT_MASK_AC3_PKT_INFO_8821C 0xfff +#define BIT_AC3_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_AC3_PKT_INFO_8821C) << BIT_SHIFT_AC3_PKT_INFO_8821C) +#define BITS_AC3_PKT_INFO_8821C \ + (BIT_MASK_AC3_PKT_INFO_8821C << BIT_SHIFT_AC3_PKT_INFO_8821C) +#define BIT_CLEAR_AC3_PKT_INFO_8821C(x) ((x) & (~BITS_AC3_PKT_INFO_8821C)) +#define BIT_GET_AC3_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_AC3_PKT_INFO_8821C) & BIT_MASK_AC3_PKT_INFO_8821C) +#define BIT_SET_AC3_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_AC3_PKT_INFO_8821C(x) | BIT_AC3_PKT_INFO_8821C(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8821C BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8821C 12 +#define BIT_MASK_GTAB_ID_V1_8821C 0x7 +#define BIT_GTAB_ID_V1_8821C(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8821C) << BIT_SHIFT_GTAB_ID_V1_8821C) +#define BITS_GTAB_ID_V1_8821C \ + (BIT_MASK_GTAB_ID_V1_8821C << BIT_SHIFT_GTAB_ID_V1_8821C) +#define BIT_CLEAR_GTAB_ID_V1_8821C(x) ((x) & (~BITS_GTAB_ID_V1_8821C)) +#define BIT_GET_GTAB_ID_V1_8821C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8821C) & BIT_MASK_GTAB_ID_V1_8821C) +#define BIT_SET_GTAB_ID_V1_8821C(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8821C(x) | BIT_GTAB_ID_V1_8821C(v)) + +#define BIT_SHIFT_AC2_PKT_INFO_8821C 0 +#define BIT_MASK_AC2_PKT_INFO_8821C 0xfff +#define BIT_AC2_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_AC2_PKT_INFO_8821C) << BIT_SHIFT_AC2_PKT_INFO_8821C) +#define BITS_AC2_PKT_INFO_8821C \ + (BIT_MASK_AC2_PKT_INFO_8821C << BIT_SHIFT_AC2_PKT_INFO_8821C) +#define BIT_CLEAR_AC2_PKT_INFO_8821C(x) ((x) & (~BITS_AC2_PKT_INFO_8821C)) +#define BIT_GET_AC2_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_AC2_PKT_INFO_8821C) & BIT_MASK_AC2_PKT_INFO_8821C) +#define BIT_SET_AC2_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_AC2_PKT_INFO_8821C(x) | BIT_AC2_PKT_INFO_8821C(v)) + +/* 2 REG_Q4_Q5_INFO_8821C */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8821C BIT(31) + +#define BIT_SHIFT_GTAB_ID_8821C 28 +#define BIT_MASK_GTAB_ID_8821C 0x7 +#define BIT_GTAB_ID_8821C(x) \ + (((x) & BIT_MASK_GTAB_ID_8821C) << BIT_SHIFT_GTAB_ID_8821C) +#define BITS_GTAB_ID_8821C (BIT_MASK_GTAB_ID_8821C << BIT_SHIFT_GTAB_ID_8821C) +#define BIT_CLEAR_GTAB_ID_8821C(x) ((x) & (~BITS_GTAB_ID_8821C)) +#define BIT_GET_GTAB_ID_8821C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8821C) & BIT_MASK_GTAB_ID_8821C) +#define BIT_SET_GTAB_ID_8821C(x, v) \ + (BIT_CLEAR_GTAB_ID_8821C(x) | BIT_GTAB_ID_8821C(v)) + +#define BIT_SHIFT_AC5_PKT_INFO_8821C 16 +#define BIT_MASK_AC5_PKT_INFO_8821C 0xfff +#define BIT_AC5_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_AC5_PKT_INFO_8821C) << BIT_SHIFT_AC5_PKT_INFO_8821C) +#define BITS_AC5_PKT_INFO_8821C \ + (BIT_MASK_AC5_PKT_INFO_8821C << BIT_SHIFT_AC5_PKT_INFO_8821C) +#define BIT_CLEAR_AC5_PKT_INFO_8821C(x) ((x) & (~BITS_AC5_PKT_INFO_8821C)) +#define BIT_GET_AC5_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_AC5_PKT_INFO_8821C) & BIT_MASK_AC5_PKT_INFO_8821C) +#define BIT_SET_AC5_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_AC5_PKT_INFO_8821C(x) | BIT_AC5_PKT_INFO_8821C(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8821C BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8821C 12 +#define BIT_MASK_GTAB_ID_V1_8821C 0x7 +#define BIT_GTAB_ID_V1_8821C(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8821C) << BIT_SHIFT_GTAB_ID_V1_8821C) +#define BITS_GTAB_ID_V1_8821C \ + (BIT_MASK_GTAB_ID_V1_8821C << BIT_SHIFT_GTAB_ID_V1_8821C) +#define BIT_CLEAR_GTAB_ID_V1_8821C(x) ((x) & (~BITS_GTAB_ID_V1_8821C)) +#define BIT_GET_GTAB_ID_V1_8821C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8821C) & BIT_MASK_GTAB_ID_V1_8821C) +#define BIT_SET_GTAB_ID_V1_8821C(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8821C(x) | BIT_GTAB_ID_V1_8821C(v)) + +#define BIT_SHIFT_AC4_PKT_INFO_8821C 0 +#define BIT_MASK_AC4_PKT_INFO_8821C 0xfff +#define BIT_AC4_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_AC4_PKT_INFO_8821C) << BIT_SHIFT_AC4_PKT_INFO_8821C) +#define BITS_AC4_PKT_INFO_8821C \ + (BIT_MASK_AC4_PKT_INFO_8821C << BIT_SHIFT_AC4_PKT_INFO_8821C) +#define BIT_CLEAR_AC4_PKT_INFO_8821C(x) ((x) & (~BITS_AC4_PKT_INFO_8821C)) +#define BIT_GET_AC4_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_AC4_PKT_INFO_8821C) & BIT_MASK_AC4_PKT_INFO_8821C) +#define BIT_SET_AC4_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_AC4_PKT_INFO_8821C(x) | BIT_AC4_PKT_INFO_8821C(v)) + +/* 2 REG_Q6_Q7_INFO_8821C */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8821C BIT(31) + +#define BIT_SHIFT_GTAB_ID_8821C 28 +#define BIT_MASK_GTAB_ID_8821C 0x7 +#define BIT_GTAB_ID_8821C(x) \ + (((x) & BIT_MASK_GTAB_ID_8821C) << BIT_SHIFT_GTAB_ID_8821C) +#define BITS_GTAB_ID_8821C (BIT_MASK_GTAB_ID_8821C << BIT_SHIFT_GTAB_ID_8821C) +#define BIT_CLEAR_GTAB_ID_8821C(x) ((x) & (~BITS_GTAB_ID_8821C)) +#define BIT_GET_GTAB_ID_8821C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8821C) & BIT_MASK_GTAB_ID_8821C) +#define BIT_SET_GTAB_ID_8821C(x, v) \ + (BIT_CLEAR_GTAB_ID_8821C(x) | BIT_GTAB_ID_8821C(v)) + +#define BIT_SHIFT_AC7_PKT_INFO_8821C 16 +#define BIT_MASK_AC7_PKT_INFO_8821C 0xfff +#define BIT_AC7_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_AC7_PKT_INFO_8821C) << BIT_SHIFT_AC7_PKT_INFO_8821C) +#define BITS_AC7_PKT_INFO_8821C \ + (BIT_MASK_AC7_PKT_INFO_8821C << BIT_SHIFT_AC7_PKT_INFO_8821C) +#define BIT_CLEAR_AC7_PKT_INFO_8821C(x) ((x) & (~BITS_AC7_PKT_INFO_8821C)) +#define BIT_GET_AC7_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_AC7_PKT_INFO_8821C) & BIT_MASK_AC7_PKT_INFO_8821C) +#define BIT_SET_AC7_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_AC7_PKT_INFO_8821C(x) | BIT_AC7_PKT_INFO_8821C(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8821C BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8821C 12 +#define BIT_MASK_GTAB_ID_V1_8821C 0x7 +#define BIT_GTAB_ID_V1_8821C(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8821C) << BIT_SHIFT_GTAB_ID_V1_8821C) +#define BITS_GTAB_ID_V1_8821C \ + (BIT_MASK_GTAB_ID_V1_8821C << BIT_SHIFT_GTAB_ID_V1_8821C) +#define BIT_CLEAR_GTAB_ID_V1_8821C(x) ((x) & (~BITS_GTAB_ID_V1_8821C)) +#define BIT_GET_GTAB_ID_V1_8821C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8821C) & BIT_MASK_GTAB_ID_V1_8821C) +#define BIT_SET_GTAB_ID_V1_8821C(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8821C(x) | BIT_GTAB_ID_V1_8821C(v)) + +#define BIT_SHIFT_AC6_PKT_INFO_8821C 0 +#define BIT_MASK_AC6_PKT_INFO_8821C 0xfff +#define BIT_AC6_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_AC6_PKT_INFO_8821C) << BIT_SHIFT_AC6_PKT_INFO_8821C) +#define BITS_AC6_PKT_INFO_8821C \ + (BIT_MASK_AC6_PKT_INFO_8821C << BIT_SHIFT_AC6_PKT_INFO_8821C) +#define BIT_CLEAR_AC6_PKT_INFO_8821C(x) ((x) & (~BITS_AC6_PKT_INFO_8821C)) +#define BIT_GET_AC6_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_AC6_PKT_INFO_8821C) & BIT_MASK_AC6_PKT_INFO_8821C) +#define BIT_SET_AC6_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_AC6_PKT_INFO_8821C(x) | BIT_AC6_PKT_INFO_8821C(v)) + +/* 2 REG_MGQ_HIQ_INFO_8821C */ + +#define BIT_SHIFT_HIQ_PKT_INFO_8821C 16 +#define BIT_MASK_HIQ_PKT_INFO_8821C 0xfff +#define BIT_HIQ_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_HIQ_PKT_INFO_8821C) << BIT_SHIFT_HIQ_PKT_INFO_8821C) +#define BITS_HIQ_PKT_INFO_8821C \ + (BIT_MASK_HIQ_PKT_INFO_8821C << BIT_SHIFT_HIQ_PKT_INFO_8821C) +#define BIT_CLEAR_HIQ_PKT_INFO_8821C(x) ((x) & (~BITS_HIQ_PKT_INFO_8821C)) +#define BIT_GET_HIQ_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_HIQ_PKT_INFO_8821C) & BIT_MASK_HIQ_PKT_INFO_8821C) +#define BIT_SET_HIQ_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_HIQ_PKT_INFO_8821C(x) | BIT_HIQ_PKT_INFO_8821C(v)) + +#define BIT_SHIFT_MGQ_PKT_INFO_8821C 0 +#define BIT_MASK_MGQ_PKT_INFO_8821C 0xfff +#define BIT_MGQ_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_MGQ_PKT_INFO_8821C) << BIT_SHIFT_MGQ_PKT_INFO_8821C) +#define BITS_MGQ_PKT_INFO_8821C \ + (BIT_MASK_MGQ_PKT_INFO_8821C << BIT_SHIFT_MGQ_PKT_INFO_8821C) +#define BIT_CLEAR_MGQ_PKT_INFO_8821C(x) ((x) & (~BITS_MGQ_PKT_INFO_8821C)) +#define BIT_GET_MGQ_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_PKT_INFO_8821C) & BIT_MASK_MGQ_PKT_INFO_8821C) +#define BIT_SET_MGQ_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_MGQ_PKT_INFO_8821C(x) | BIT_MGQ_PKT_INFO_8821C(v)) + +/* 2 REG_CMDQ_BCNQ_INFO_8821C */ + +#define BIT_SHIFT_CMDQ_PKT_INFO_8821C 16 +#define BIT_MASK_CMDQ_PKT_INFO_8821C 0xfff +#define BIT_CMDQ_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_CMDQ_PKT_INFO_8821C) << BIT_SHIFT_CMDQ_PKT_INFO_8821C) +#define BITS_CMDQ_PKT_INFO_8821C \ + (BIT_MASK_CMDQ_PKT_INFO_8821C << BIT_SHIFT_CMDQ_PKT_INFO_8821C) +#define BIT_CLEAR_CMDQ_PKT_INFO_8821C(x) ((x) & (~BITS_CMDQ_PKT_INFO_8821C)) +#define BIT_GET_CMDQ_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_8821C) & BIT_MASK_CMDQ_PKT_INFO_8821C) +#define BIT_SET_CMDQ_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_CMDQ_PKT_INFO_8821C(x) | BIT_CMDQ_PKT_INFO_8821C(v)) + +#define BIT_SHIFT_BCNQ_PKT_INFO_8821C 0 +#define BIT_MASK_BCNQ_PKT_INFO_8821C 0xfff +#define BIT_BCNQ_PKT_INFO_8821C(x) \ + (((x) & BIT_MASK_BCNQ_PKT_INFO_8821C) << BIT_SHIFT_BCNQ_PKT_INFO_8821C) +#define BITS_BCNQ_PKT_INFO_8821C \ + (BIT_MASK_BCNQ_PKT_INFO_8821C << BIT_SHIFT_BCNQ_PKT_INFO_8821C) +#define BIT_CLEAR_BCNQ_PKT_INFO_8821C(x) ((x) & (~BITS_BCNQ_PKT_INFO_8821C)) +#define BIT_GET_BCNQ_PKT_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_8821C) & BIT_MASK_BCNQ_PKT_INFO_8821C) +#define BIT_SET_BCNQ_PKT_INFO_8821C(x, v) \ + (BIT_CLEAR_BCNQ_PKT_INFO_8821C(x) | BIT_BCNQ_PKT_INFO_8821C(v)) + +/* 2 REG_USEREG_SETTING_8821C */ +#define BIT_NDPA_USEREG_8821C BIT(21) + +#define BIT_SHIFT_RETRY_USEREG_8821C 19 +#define BIT_MASK_RETRY_USEREG_8821C 0x3 +#define BIT_RETRY_USEREG_8821C(x) \ + (((x) & BIT_MASK_RETRY_USEREG_8821C) << BIT_SHIFT_RETRY_USEREG_8821C) +#define BITS_RETRY_USEREG_8821C \ + (BIT_MASK_RETRY_USEREG_8821C << BIT_SHIFT_RETRY_USEREG_8821C) +#define BIT_CLEAR_RETRY_USEREG_8821C(x) ((x) & (~BITS_RETRY_USEREG_8821C)) +#define BIT_GET_RETRY_USEREG_8821C(x) \ + (((x) >> BIT_SHIFT_RETRY_USEREG_8821C) & BIT_MASK_RETRY_USEREG_8821C) +#define BIT_SET_RETRY_USEREG_8821C(x, v) \ + (BIT_CLEAR_RETRY_USEREG_8821C(x) | BIT_RETRY_USEREG_8821C(v)) + +#define BIT_SHIFT_TRYPKT_USEREG_8821C 17 +#define BIT_MASK_TRYPKT_USEREG_8821C 0x3 +#define BIT_TRYPKT_USEREG_8821C(x) \ + (((x) & BIT_MASK_TRYPKT_USEREG_8821C) << BIT_SHIFT_TRYPKT_USEREG_8821C) +#define BITS_TRYPKT_USEREG_8821C \ + (BIT_MASK_TRYPKT_USEREG_8821C << BIT_SHIFT_TRYPKT_USEREG_8821C) +#define BIT_CLEAR_TRYPKT_USEREG_8821C(x) ((x) & (~BITS_TRYPKT_USEREG_8821C)) +#define BIT_GET_TRYPKT_USEREG_8821C(x) \ + (((x) >> BIT_SHIFT_TRYPKT_USEREG_8821C) & BIT_MASK_TRYPKT_USEREG_8821C) +#define BIT_SET_TRYPKT_USEREG_8821C(x, v) \ + (BIT_CLEAR_TRYPKT_USEREG_8821C(x) | BIT_TRYPKT_USEREG_8821C(v)) + +#define BIT_CTLPKT_USEREG_8821C BIT(16) + +/* 2 REG_AESIV_SETTING_8821C */ + +#define BIT_SHIFT_AESIV_OFFSET_8821C 0 +#define BIT_MASK_AESIV_OFFSET_8821C 0xfff +#define BIT_AESIV_OFFSET_8821C(x) \ + (((x) & BIT_MASK_AESIV_OFFSET_8821C) << BIT_SHIFT_AESIV_OFFSET_8821C) +#define BITS_AESIV_OFFSET_8821C \ + (BIT_MASK_AESIV_OFFSET_8821C << BIT_SHIFT_AESIV_OFFSET_8821C) +#define BIT_CLEAR_AESIV_OFFSET_8821C(x) ((x) & (~BITS_AESIV_OFFSET_8821C)) +#define BIT_GET_AESIV_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_AESIV_OFFSET_8821C) & BIT_MASK_AESIV_OFFSET_8821C) +#define BIT_SET_AESIV_OFFSET_8821C(x, v) \ + (BIT_CLEAR_AESIV_OFFSET_8821C(x) | BIT_AESIV_OFFSET_8821C(v)) + +/* 2 REG_BF0_TIME_SETTING_8821C */ +#define BIT_BF0_TIMER_SET_8821C BIT(31) +#define BIT_BF0_TIMER_CLR_8821C BIT(30) +#define BIT_BF0_UPDATE_EN_8821C BIT(29) +#define BIT_BF0_TIMER_EN_8821C BIT(28) + +#define BIT_SHIFT_BF0_PRETIME_OVER_8821C 16 +#define BIT_MASK_BF0_PRETIME_OVER_8821C 0xfff +#define BIT_BF0_PRETIME_OVER_8821C(x) \ + (((x) & BIT_MASK_BF0_PRETIME_OVER_8821C) \ + << BIT_SHIFT_BF0_PRETIME_OVER_8821C) +#define BITS_BF0_PRETIME_OVER_8821C \ + (BIT_MASK_BF0_PRETIME_OVER_8821C << BIT_SHIFT_BF0_PRETIME_OVER_8821C) +#define BIT_CLEAR_BF0_PRETIME_OVER_8821C(x) \ + ((x) & (~BITS_BF0_PRETIME_OVER_8821C)) +#define BIT_GET_BF0_PRETIME_OVER_8821C(x) \ + (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8821C) & \ + BIT_MASK_BF0_PRETIME_OVER_8821C) +#define BIT_SET_BF0_PRETIME_OVER_8821C(x, v) \ + (BIT_CLEAR_BF0_PRETIME_OVER_8821C(x) | BIT_BF0_PRETIME_OVER_8821C(v)) + +#define BIT_SHIFT_BF0_LIFETIME_8821C 0 +#define BIT_MASK_BF0_LIFETIME_8821C 0xffff +#define BIT_BF0_LIFETIME_8821C(x) \ + (((x) & BIT_MASK_BF0_LIFETIME_8821C) << BIT_SHIFT_BF0_LIFETIME_8821C) +#define BITS_BF0_LIFETIME_8821C \ + (BIT_MASK_BF0_LIFETIME_8821C << BIT_SHIFT_BF0_LIFETIME_8821C) +#define BIT_CLEAR_BF0_LIFETIME_8821C(x) ((x) & (~BITS_BF0_LIFETIME_8821C)) +#define BIT_GET_BF0_LIFETIME_8821C(x) \ + (((x) >> BIT_SHIFT_BF0_LIFETIME_8821C) & BIT_MASK_BF0_LIFETIME_8821C) +#define BIT_SET_BF0_LIFETIME_8821C(x, v) \ + (BIT_CLEAR_BF0_LIFETIME_8821C(x) | BIT_BF0_LIFETIME_8821C(v)) + +/* 2 REG_BF1_TIME_SETTING_8821C */ +#define BIT_BF1_TIMER_SET_8821C BIT(31) +#define BIT_BF1_TIMER_CLR_8821C BIT(30) +#define BIT_BF1_UPDATE_EN_8821C BIT(29) +#define BIT_BF1_TIMER_EN_8821C BIT(28) + +#define BIT_SHIFT_BF1_PRETIME_OVER_8821C 16 +#define BIT_MASK_BF1_PRETIME_OVER_8821C 0xfff +#define BIT_BF1_PRETIME_OVER_8821C(x) \ + (((x) & BIT_MASK_BF1_PRETIME_OVER_8821C) \ + << BIT_SHIFT_BF1_PRETIME_OVER_8821C) +#define BITS_BF1_PRETIME_OVER_8821C \ + (BIT_MASK_BF1_PRETIME_OVER_8821C << BIT_SHIFT_BF1_PRETIME_OVER_8821C) +#define BIT_CLEAR_BF1_PRETIME_OVER_8821C(x) \ + ((x) & (~BITS_BF1_PRETIME_OVER_8821C)) +#define BIT_GET_BF1_PRETIME_OVER_8821C(x) \ + (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8821C) & \ + BIT_MASK_BF1_PRETIME_OVER_8821C) +#define BIT_SET_BF1_PRETIME_OVER_8821C(x, v) \ + (BIT_CLEAR_BF1_PRETIME_OVER_8821C(x) | BIT_BF1_PRETIME_OVER_8821C(v)) + +#define BIT_SHIFT_BF1_LIFETIME_8821C 0 +#define BIT_MASK_BF1_LIFETIME_8821C 0xffff +#define BIT_BF1_LIFETIME_8821C(x) \ + (((x) & BIT_MASK_BF1_LIFETIME_8821C) << BIT_SHIFT_BF1_LIFETIME_8821C) +#define BITS_BF1_LIFETIME_8821C \ + (BIT_MASK_BF1_LIFETIME_8821C << BIT_SHIFT_BF1_LIFETIME_8821C) +#define BIT_CLEAR_BF1_LIFETIME_8821C(x) ((x) & (~BITS_BF1_LIFETIME_8821C)) +#define BIT_GET_BF1_LIFETIME_8821C(x) \ + (((x) >> BIT_SHIFT_BF1_LIFETIME_8821C) & BIT_MASK_BF1_LIFETIME_8821C) +#define BIT_SET_BF1_LIFETIME_8821C(x, v) \ + (BIT_CLEAR_BF1_LIFETIME_8821C(x) | BIT_BF1_LIFETIME_8821C(v)) + +/* 2 REG_BF_TIMEOUT_EN_8821C */ +#define BIT_EN_VHT_LDPC_8821C BIT(9) +#define BIT_EN_HT_LDPC_8821C BIT(8) +#define BIT_BF1_TIMEOUT_EN_8821C BIT(1) +#define BIT_BF0_TIMEOUT_EN_8821C BIT(0) + +/* 2 REG_MACID_RELEASE0_8821C */ + +#define BIT_SHIFT_MACID31_0_RELEASE_8821C 0 +#define BIT_MASK_MACID31_0_RELEASE_8821C 0xffffffffL +#define BIT_MACID31_0_RELEASE_8821C(x) \ + (((x) & BIT_MASK_MACID31_0_RELEASE_8821C) \ + << BIT_SHIFT_MACID31_0_RELEASE_8821C) +#define BITS_MACID31_0_RELEASE_8821C \ + (BIT_MASK_MACID31_0_RELEASE_8821C << BIT_SHIFT_MACID31_0_RELEASE_8821C) +#define BIT_CLEAR_MACID31_0_RELEASE_8821C(x) \ + ((x) & (~BITS_MACID31_0_RELEASE_8821C)) +#define BIT_GET_MACID31_0_RELEASE_8821C(x) \ + (((x) >> BIT_SHIFT_MACID31_0_RELEASE_8821C) & \ + BIT_MASK_MACID31_0_RELEASE_8821C) +#define BIT_SET_MACID31_0_RELEASE_8821C(x, v) \ + (BIT_CLEAR_MACID31_0_RELEASE_8821C(x) | BIT_MACID31_0_RELEASE_8821C(v)) + +/* 2 REG_MACID_RELEASE1_8821C */ + +#define BIT_SHIFT_MACID63_32_RELEASE_8821C 0 +#define BIT_MASK_MACID63_32_RELEASE_8821C 0xffffffffL +#define BIT_MACID63_32_RELEASE_8821C(x) \ + (((x) & BIT_MASK_MACID63_32_RELEASE_8821C) \ + << BIT_SHIFT_MACID63_32_RELEASE_8821C) +#define BITS_MACID63_32_RELEASE_8821C \ + (BIT_MASK_MACID63_32_RELEASE_8821C \ + << BIT_SHIFT_MACID63_32_RELEASE_8821C) +#define BIT_CLEAR_MACID63_32_RELEASE_8821C(x) \ + ((x) & (~BITS_MACID63_32_RELEASE_8821C)) +#define BIT_GET_MACID63_32_RELEASE_8821C(x) \ + (((x) >> BIT_SHIFT_MACID63_32_RELEASE_8821C) & \ + BIT_MASK_MACID63_32_RELEASE_8821C) +#define BIT_SET_MACID63_32_RELEASE_8821C(x, v) \ + (BIT_CLEAR_MACID63_32_RELEASE_8821C(x) | \ + BIT_MACID63_32_RELEASE_8821C(v)) + +/* 2 REG_MACID_RELEASE2_8821C */ + +#define BIT_SHIFT_MACID95_64_RELEASE_8821C 0 +#define BIT_MASK_MACID95_64_RELEASE_8821C 0xffffffffL +#define BIT_MACID95_64_RELEASE_8821C(x) \ + (((x) & BIT_MASK_MACID95_64_RELEASE_8821C) \ + << BIT_SHIFT_MACID95_64_RELEASE_8821C) +#define BITS_MACID95_64_RELEASE_8821C \ + (BIT_MASK_MACID95_64_RELEASE_8821C \ + << BIT_SHIFT_MACID95_64_RELEASE_8821C) +#define BIT_CLEAR_MACID95_64_RELEASE_8821C(x) \ + ((x) & (~BITS_MACID95_64_RELEASE_8821C)) +#define BIT_GET_MACID95_64_RELEASE_8821C(x) \ + (((x) >> BIT_SHIFT_MACID95_64_RELEASE_8821C) & \ + BIT_MASK_MACID95_64_RELEASE_8821C) +#define BIT_SET_MACID95_64_RELEASE_8821C(x, v) \ + (BIT_CLEAR_MACID95_64_RELEASE_8821C(x) | \ + BIT_MACID95_64_RELEASE_8821C(v)) + +/* 2 REG_MACID_RELEASE3_8821C */ + +#define BIT_SHIFT_MACID127_96_RELEASE_8821C 0 +#define BIT_MASK_MACID127_96_RELEASE_8821C 0xffffffffL +#define BIT_MACID127_96_RELEASE_8821C(x) \ + (((x) & BIT_MASK_MACID127_96_RELEASE_8821C) \ + << BIT_SHIFT_MACID127_96_RELEASE_8821C) +#define BITS_MACID127_96_RELEASE_8821C \ + (BIT_MASK_MACID127_96_RELEASE_8821C \ + << BIT_SHIFT_MACID127_96_RELEASE_8821C) +#define BIT_CLEAR_MACID127_96_RELEASE_8821C(x) \ + ((x) & (~BITS_MACID127_96_RELEASE_8821C)) +#define BIT_GET_MACID127_96_RELEASE_8821C(x) \ + (((x) >> BIT_SHIFT_MACID127_96_RELEASE_8821C) & \ + BIT_MASK_MACID127_96_RELEASE_8821C) +#define BIT_SET_MACID127_96_RELEASE_8821C(x, v) \ + (BIT_CLEAR_MACID127_96_RELEASE_8821C(x) | \ + BIT_MACID127_96_RELEASE_8821C(v)) + +/* 2 REG_MACID_RELEASE_SETTING_8821C */ +#define BIT_MACID_VALUE_8821C BIT(7) + +#define BIT_SHIFT_MACID_OFFSET_8821C 0 +#define BIT_MASK_MACID_OFFSET_8821C 0x7f +#define BIT_MACID_OFFSET_8821C(x) \ + (((x) & BIT_MASK_MACID_OFFSET_8821C) << BIT_SHIFT_MACID_OFFSET_8821C) +#define BITS_MACID_OFFSET_8821C \ + (BIT_MASK_MACID_OFFSET_8821C << BIT_SHIFT_MACID_OFFSET_8821C) +#define BIT_CLEAR_MACID_OFFSET_8821C(x) ((x) & (~BITS_MACID_OFFSET_8821C)) +#define BIT_GET_MACID_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_MACID_OFFSET_8821C) & BIT_MASK_MACID_OFFSET_8821C) +#define BIT_SET_MACID_OFFSET_8821C(x, v) \ + (BIT_CLEAR_MACID_OFFSET_8821C(x) | BIT_MACID_OFFSET_8821C(v)) + +/* 2 REG_FAST_EDCA_VOVI_SETTING_8821C */ + +#define BIT_SHIFT_VI_FAST_EDCA_TO_8821C 24 +#define BIT_MASK_VI_FAST_EDCA_TO_8821C 0xff +#define BIT_VI_FAST_EDCA_TO_8821C(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_TO_8821C) \ + << BIT_SHIFT_VI_FAST_EDCA_TO_8821C) +#define BITS_VI_FAST_EDCA_TO_8821C \ + (BIT_MASK_VI_FAST_EDCA_TO_8821C << BIT_SHIFT_VI_FAST_EDCA_TO_8821C) +#define BIT_CLEAR_VI_FAST_EDCA_TO_8821C(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8821C)) +#define BIT_GET_VI_FAST_EDCA_TO_8821C(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8821C) & \ + BIT_MASK_VI_FAST_EDCA_TO_8821C) +#define BIT_SET_VI_FAST_EDCA_TO_8821C(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_TO_8821C(x) | BIT_VI_FAST_EDCA_TO_8821C(v)) + +#define BIT_VI_THRESHOLD_SEL_8821C BIT(23) + +#define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8821C 16 +#define BIT_MASK_VI_FAST_EDCA_PKT_TH_8821C 0x7f +#define BIT_VI_FAST_EDCA_PKT_TH_8821C(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8821C) \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8821C) +#define BITS_VI_FAST_EDCA_PKT_TH_8821C \ + (BIT_MASK_VI_FAST_EDCA_PKT_TH_8821C \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8821C) +#define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8821C(x) \ + ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8821C)) +#define BIT_GET_VI_FAST_EDCA_PKT_TH_8821C(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8821C) & \ + BIT_MASK_VI_FAST_EDCA_PKT_TH_8821C) +#define BIT_SET_VI_FAST_EDCA_PKT_TH_8821C(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8821C(x) | \ + BIT_VI_FAST_EDCA_PKT_TH_8821C(v)) + +#define BIT_SHIFT_VO_FAST_EDCA_TO_8821C 8 +#define BIT_MASK_VO_FAST_EDCA_TO_8821C 0xff +#define BIT_VO_FAST_EDCA_TO_8821C(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_TO_8821C) \ + << BIT_SHIFT_VO_FAST_EDCA_TO_8821C) +#define BITS_VO_FAST_EDCA_TO_8821C \ + (BIT_MASK_VO_FAST_EDCA_TO_8821C << BIT_SHIFT_VO_FAST_EDCA_TO_8821C) +#define BIT_CLEAR_VO_FAST_EDCA_TO_8821C(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8821C)) +#define BIT_GET_VO_FAST_EDCA_TO_8821C(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8821C) & \ + BIT_MASK_VO_FAST_EDCA_TO_8821C) +#define BIT_SET_VO_FAST_EDCA_TO_8821C(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_TO_8821C(x) | BIT_VO_FAST_EDCA_TO_8821C(v)) + +#define BIT_VO_THRESHOLD_SEL_8821C BIT(7) + +#define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8821C 0 +#define BIT_MASK_VO_FAST_EDCA_PKT_TH_8821C 0x7f +#define BIT_VO_FAST_EDCA_PKT_TH_8821C(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8821C) \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8821C) +#define BITS_VO_FAST_EDCA_PKT_TH_8821C \ + (BIT_MASK_VO_FAST_EDCA_PKT_TH_8821C \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8821C) +#define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8821C(x) \ + ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8821C)) +#define BIT_GET_VO_FAST_EDCA_PKT_TH_8821C(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8821C) & \ + BIT_MASK_VO_FAST_EDCA_PKT_TH_8821C) +#define BIT_SET_VO_FAST_EDCA_PKT_TH_8821C(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8821C(x) | \ + BIT_VO_FAST_EDCA_PKT_TH_8821C(v)) + +/* 2 REG_FAST_EDCA_BEBK_SETTING_8821C */ + +#define BIT_SHIFT_BK_FAST_EDCA_TO_8821C 24 +#define BIT_MASK_BK_FAST_EDCA_TO_8821C 0xff +#define BIT_BK_FAST_EDCA_TO_8821C(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_TO_8821C) \ + << BIT_SHIFT_BK_FAST_EDCA_TO_8821C) +#define BITS_BK_FAST_EDCA_TO_8821C \ + (BIT_MASK_BK_FAST_EDCA_TO_8821C << BIT_SHIFT_BK_FAST_EDCA_TO_8821C) +#define BIT_CLEAR_BK_FAST_EDCA_TO_8821C(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8821C)) +#define BIT_GET_BK_FAST_EDCA_TO_8821C(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8821C) & \ + BIT_MASK_BK_FAST_EDCA_TO_8821C) +#define BIT_SET_BK_FAST_EDCA_TO_8821C(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_TO_8821C(x) | BIT_BK_FAST_EDCA_TO_8821C(v)) + +#define BIT_BK_THRESHOLD_SEL_8821C BIT(23) + +#define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8821C 16 +#define BIT_MASK_BK_FAST_EDCA_PKT_TH_8821C 0x7f +#define BIT_BK_FAST_EDCA_PKT_TH_8821C(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8821C) \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8821C) +#define BITS_BK_FAST_EDCA_PKT_TH_8821C \ + (BIT_MASK_BK_FAST_EDCA_PKT_TH_8821C \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8821C) +#define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8821C(x) \ + ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8821C)) +#define BIT_GET_BK_FAST_EDCA_PKT_TH_8821C(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8821C) & \ + BIT_MASK_BK_FAST_EDCA_PKT_TH_8821C) +#define BIT_SET_BK_FAST_EDCA_PKT_TH_8821C(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8821C(x) | \ + BIT_BK_FAST_EDCA_PKT_TH_8821C(v)) + +#define BIT_SHIFT_BE_FAST_EDCA_TO_8821C 8 +#define BIT_MASK_BE_FAST_EDCA_TO_8821C 0xff +#define BIT_BE_FAST_EDCA_TO_8821C(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_TO_8821C) \ + << BIT_SHIFT_BE_FAST_EDCA_TO_8821C) +#define BITS_BE_FAST_EDCA_TO_8821C \ + (BIT_MASK_BE_FAST_EDCA_TO_8821C << BIT_SHIFT_BE_FAST_EDCA_TO_8821C) +#define BIT_CLEAR_BE_FAST_EDCA_TO_8821C(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8821C)) +#define BIT_GET_BE_FAST_EDCA_TO_8821C(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8821C) & \ + BIT_MASK_BE_FAST_EDCA_TO_8821C) +#define BIT_SET_BE_FAST_EDCA_TO_8821C(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_TO_8821C(x) | BIT_BE_FAST_EDCA_TO_8821C(v)) + +#define BIT_BE_THRESHOLD_SEL_8821C BIT(7) + +#define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8821C 0 +#define BIT_MASK_BE_FAST_EDCA_PKT_TH_8821C 0x7f +#define BIT_BE_FAST_EDCA_PKT_TH_8821C(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8821C) \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8821C) +#define BITS_BE_FAST_EDCA_PKT_TH_8821C \ + (BIT_MASK_BE_FAST_EDCA_PKT_TH_8821C \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8821C) +#define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8821C(x) \ + ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8821C)) +#define BIT_GET_BE_FAST_EDCA_PKT_TH_8821C(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8821C) & \ + BIT_MASK_BE_FAST_EDCA_PKT_TH_8821C) +#define BIT_SET_BE_FAST_EDCA_PKT_TH_8821C(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8821C(x) | \ + BIT_BE_FAST_EDCA_PKT_TH_8821C(v)) + +/* 2 REG_MACID_DROP0_8821C */ + +#define BIT_SHIFT_MACID31_0_DROP_8821C 0 +#define BIT_MASK_MACID31_0_DROP_8821C 0xffffffffL +#define BIT_MACID31_0_DROP_8821C(x) \ + (((x) & BIT_MASK_MACID31_0_DROP_8821C) \ + << BIT_SHIFT_MACID31_0_DROP_8821C) +#define BITS_MACID31_0_DROP_8821C \ + (BIT_MASK_MACID31_0_DROP_8821C << BIT_SHIFT_MACID31_0_DROP_8821C) +#define BIT_CLEAR_MACID31_0_DROP_8821C(x) ((x) & (~BITS_MACID31_0_DROP_8821C)) +#define BIT_GET_MACID31_0_DROP_8821C(x) \ + (((x) >> BIT_SHIFT_MACID31_0_DROP_8821C) & \ + BIT_MASK_MACID31_0_DROP_8821C) +#define BIT_SET_MACID31_0_DROP_8821C(x, v) \ + (BIT_CLEAR_MACID31_0_DROP_8821C(x) | BIT_MACID31_0_DROP_8821C(v)) + +/* 2 REG_MACID_DROP1_8821C */ + +#define BIT_SHIFT_MACID63_32_DROP_8821C 0 +#define BIT_MASK_MACID63_32_DROP_8821C 0xffffffffL +#define BIT_MACID63_32_DROP_8821C(x) \ + (((x) & BIT_MASK_MACID63_32_DROP_8821C) \ + << BIT_SHIFT_MACID63_32_DROP_8821C) +#define BITS_MACID63_32_DROP_8821C \ + (BIT_MASK_MACID63_32_DROP_8821C << BIT_SHIFT_MACID63_32_DROP_8821C) +#define BIT_CLEAR_MACID63_32_DROP_8821C(x) ((x) & (~BITS_MACID63_32_DROP_8821C)) +#define BIT_GET_MACID63_32_DROP_8821C(x) \ + (((x) >> BIT_SHIFT_MACID63_32_DROP_8821C) & \ + BIT_MASK_MACID63_32_DROP_8821C) +#define BIT_SET_MACID63_32_DROP_8821C(x, v) \ + (BIT_CLEAR_MACID63_32_DROP_8821C(x) | BIT_MACID63_32_DROP_8821C(v)) + +/* 2 REG_MACID_DROP2_8821C */ + +#define BIT_SHIFT_MACID95_64_DROP_8821C 0 +#define BIT_MASK_MACID95_64_DROP_8821C 0xffffffffL +#define BIT_MACID95_64_DROP_8821C(x) \ + (((x) & BIT_MASK_MACID95_64_DROP_8821C) \ + << BIT_SHIFT_MACID95_64_DROP_8821C) +#define BITS_MACID95_64_DROP_8821C \ + (BIT_MASK_MACID95_64_DROP_8821C << BIT_SHIFT_MACID95_64_DROP_8821C) +#define BIT_CLEAR_MACID95_64_DROP_8821C(x) ((x) & (~BITS_MACID95_64_DROP_8821C)) +#define BIT_GET_MACID95_64_DROP_8821C(x) \ + (((x) >> BIT_SHIFT_MACID95_64_DROP_8821C) & \ + BIT_MASK_MACID95_64_DROP_8821C) +#define BIT_SET_MACID95_64_DROP_8821C(x, v) \ + (BIT_CLEAR_MACID95_64_DROP_8821C(x) | BIT_MACID95_64_DROP_8821C(v)) + +/* 2 REG_MACID_DROP3_8821C */ + +#define BIT_SHIFT_MACID127_96_DROP_8821C 0 +#define BIT_MASK_MACID127_96_DROP_8821C 0xffffffffL +#define BIT_MACID127_96_DROP_8821C(x) \ + (((x) & BIT_MASK_MACID127_96_DROP_8821C) \ + << BIT_SHIFT_MACID127_96_DROP_8821C) +#define BITS_MACID127_96_DROP_8821C \ + (BIT_MASK_MACID127_96_DROP_8821C << BIT_SHIFT_MACID127_96_DROP_8821C) +#define BIT_CLEAR_MACID127_96_DROP_8821C(x) \ + ((x) & (~BITS_MACID127_96_DROP_8821C)) +#define BIT_GET_MACID127_96_DROP_8821C(x) \ + (((x) >> BIT_SHIFT_MACID127_96_DROP_8821C) & \ + BIT_MASK_MACID127_96_DROP_8821C) +#define BIT_SET_MACID127_96_DROP_8821C(x, v) \ + (BIT_CLEAR_MACID127_96_DROP_8821C(x) | BIT_MACID127_96_DROP_8821C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_0_8821C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8821C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8821C 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_0_8821C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8821C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8821C) +#define BITS_R_MACID_RELEASE_SUCCESS_0_8821C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8821C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8821C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8821C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0_8821C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_0_8821C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8821C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8821C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_0_8821C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8821C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_0_8821C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_1_8821C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8821C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8821C 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_1_8821C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8821C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8821C) +#define BITS_R_MACID_RELEASE_SUCCESS_1_8821C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8821C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8821C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8821C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1_8821C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_1_8821C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8821C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8821C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_1_8821C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8821C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_1_8821C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_2_8821C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8821C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8821C 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_2_8821C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8821C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8821C) +#define BITS_R_MACID_RELEASE_SUCCESS_2_8821C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8821C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8821C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8821C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2_8821C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_2_8821C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8821C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8821C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_2_8821C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8821C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_2_8821C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_3_8821C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8821C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8821C 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_3_8821C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8821C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8821C) +#define BITS_R_MACID_RELEASE_SUCCESS_3_8821C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8821C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8821C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8821C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3_8821C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_3_8821C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8821C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8821C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_3_8821C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8821C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_3_8821C(v)) + +/* 2 REG_MGQ_FIFO_WRITE_POINTER_8821C */ +#define BIT_MGQ_FIFO_OV_8821C BIT(7) +#define BIT_MGQ_FIFO_WPTR_ERROR_8821C BIT(6) +#define BIT_EN_MGQ_FIFO_LIFETIME_8821C BIT(5) + +#define BIT_SHIFT_MGQ_FIFO_WPTR_8821C 0 +#define BIT_MASK_MGQ_FIFO_WPTR_8821C 0x1f +#define BIT_MGQ_FIFO_WPTR_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_WPTR_8821C) << BIT_SHIFT_MGQ_FIFO_WPTR_8821C) +#define BITS_MGQ_FIFO_WPTR_8821C \ + (BIT_MASK_MGQ_FIFO_WPTR_8821C << BIT_SHIFT_MGQ_FIFO_WPTR_8821C) +#define BIT_CLEAR_MGQ_FIFO_WPTR_8821C(x) ((x) & (~BITS_MGQ_FIFO_WPTR_8821C)) +#define BIT_GET_MGQ_FIFO_WPTR_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_WPTR_8821C) & BIT_MASK_MGQ_FIFO_WPTR_8821C) +#define BIT_SET_MGQ_FIFO_WPTR_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_WPTR_8821C(x) | BIT_MGQ_FIFO_WPTR_8821C(v)) + +/* 2 REG_MGQ_FIFO_READ_POINTER_8821C */ + +#define BIT_SHIFT_MGQ_FIFO_SIZE_8821C 14 +#define BIT_MASK_MGQ_FIFO_SIZE_8821C 0x3 +#define BIT_MGQ_FIFO_SIZE_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_SIZE_8821C) << BIT_SHIFT_MGQ_FIFO_SIZE_8821C) +#define BITS_MGQ_FIFO_SIZE_8821C \ + (BIT_MASK_MGQ_FIFO_SIZE_8821C << BIT_SHIFT_MGQ_FIFO_SIZE_8821C) +#define BIT_CLEAR_MGQ_FIFO_SIZE_8821C(x) ((x) & (~BITS_MGQ_FIFO_SIZE_8821C)) +#define BIT_GET_MGQ_FIFO_SIZE_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_SIZE_8821C) & BIT_MASK_MGQ_FIFO_SIZE_8821C) +#define BIT_SET_MGQ_FIFO_SIZE_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_SIZE_8821C(x) | BIT_MGQ_FIFO_SIZE_8821C(v)) + +#define BIT_MGQ_FIFO_PAUSE_8821C BIT(13) + +#define BIT_SHIFT_MGQ_FIFO_RPTR_8821C 8 +#define BIT_MASK_MGQ_FIFO_RPTR_8821C 0x1f +#define BIT_MGQ_FIFO_RPTR_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_RPTR_8821C) << BIT_SHIFT_MGQ_FIFO_RPTR_8821C) +#define BITS_MGQ_FIFO_RPTR_8821C \ + (BIT_MASK_MGQ_FIFO_RPTR_8821C << BIT_SHIFT_MGQ_FIFO_RPTR_8821C) +#define BIT_CLEAR_MGQ_FIFO_RPTR_8821C(x) ((x) & (~BITS_MGQ_FIFO_RPTR_8821C)) +#define BIT_GET_MGQ_FIFO_RPTR_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_RPTR_8821C) & BIT_MASK_MGQ_FIFO_RPTR_8821C) +#define BIT_SET_MGQ_FIFO_RPTR_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_RPTR_8821C(x) | BIT_MGQ_FIFO_RPTR_8821C(v)) + +/* 2 REG_MGQ_FIFO_ENABLE_8821C */ +#define BIT_MGQ_FIFO_EN_8821C BIT(15) + +#define BIT_SHIFT_MGQ_FIFO_PG_SIZE_8821C 12 +#define BIT_MASK_MGQ_FIFO_PG_SIZE_8821C 0x7 +#define BIT_MGQ_FIFO_PG_SIZE_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PG_SIZE_8821C) \ + << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8821C) +#define BITS_MGQ_FIFO_PG_SIZE_8821C \ + (BIT_MASK_MGQ_FIFO_PG_SIZE_8821C << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8821C) +#define BIT_CLEAR_MGQ_FIFO_PG_SIZE_8821C(x) \ + ((x) & (~BITS_MGQ_FIFO_PG_SIZE_8821C)) +#define BIT_GET_MGQ_FIFO_PG_SIZE_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PG_SIZE_8821C) & \ + BIT_MASK_MGQ_FIFO_PG_SIZE_8821C) +#define BIT_SET_MGQ_FIFO_PG_SIZE_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PG_SIZE_8821C(x) | BIT_MGQ_FIFO_PG_SIZE_8821C(v)) + +#define BIT_SHIFT_MGQ_FIFO_START_PG_8821C 0 +#define BIT_MASK_MGQ_FIFO_START_PG_8821C 0xfff +#define BIT_MGQ_FIFO_START_PG_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_START_PG_8821C) \ + << BIT_SHIFT_MGQ_FIFO_START_PG_8821C) +#define BITS_MGQ_FIFO_START_PG_8821C \ + (BIT_MASK_MGQ_FIFO_START_PG_8821C << BIT_SHIFT_MGQ_FIFO_START_PG_8821C) +#define BIT_CLEAR_MGQ_FIFO_START_PG_8821C(x) \ + ((x) & (~BITS_MGQ_FIFO_START_PG_8821C)) +#define BIT_GET_MGQ_FIFO_START_PG_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_START_PG_8821C) & \ + BIT_MASK_MGQ_FIFO_START_PG_8821C) +#define BIT_SET_MGQ_FIFO_START_PG_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_START_PG_8821C(x) | BIT_MGQ_FIFO_START_PG_8821C(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_MASK_8821C */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8821C 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_MASK_8821C 0xffff +#define BIT_MGQ_FIFO_REL_INT_MASK_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_MASK_8821C) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8821C) +#define BITS_MGQ_FIFO_REL_INT_MASK_8821C \ + (BIT_MASK_MGQ_FIFO_REL_INT_MASK_8821C \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8821C) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8821C(x) \ + ((x) & (~BITS_MGQ_FIFO_REL_INT_MASK_8821C)) +#define BIT_GET_MGQ_FIFO_REL_INT_MASK_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8821C) & \ + BIT_MASK_MGQ_FIFO_REL_INT_MASK_8821C) +#define BIT_SET_MGQ_FIFO_REL_INT_MASK_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8821C(x) | \ + BIT_MGQ_FIFO_REL_INT_MASK_8821C(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_FLAG_8821C */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8821C 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8821C 0xffff +#define BIT_MGQ_FIFO_REL_INT_FLAG_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8821C) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8821C) +#define BITS_MGQ_FIFO_REL_INT_FLAG_8821C \ + (BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8821C \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8821C) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8821C(x) \ + ((x) & (~BITS_MGQ_FIFO_REL_INT_FLAG_8821C)) +#define BIT_GET_MGQ_FIFO_REL_INT_FLAG_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8821C) & \ + BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8821C) +#define BIT_SET_MGQ_FIFO_REL_INT_FLAG_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8821C(x) | \ + BIT_MGQ_FIFO_REL_INT_FLAG_8821C(v)) + +/* 2 REG_MGQ_FIFO_VALID_MAP_8821C */ + +#define BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8821C 0 +#define BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8821C 0xffff +#define BIT_MGQ_FIFO_PKT_VALID_MAP_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8821C) \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8821C) +#define BITS_MGQ_FIFO_PKT_VALID_MAP_8821C \ + (BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8821C \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8821C) +#define BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8821C(x) \ + ((x) & (~BITS_MGQ_FIFO_PKT_VALID_MAP_8821C)) +#define BIT_GET_MGQ_FIFO_PKT_VALID_MAP_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8821C) & \ + BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8821C) +#define BIT_SET_MGQ_FIFO_PKT_VALID_MAP_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8821C(x) | \ + BIT_MGQ_FIFO_PKT_VALID_MAP_8821C(v)) + +/* 2 REG_MGQ_FIFO_LIFETIME_8821C */ + +#define BIT_SHIFT_MGQ_FIFO_LIFETIME_8821C 0 +#define BIT_MASK_MGQ_FIFO_LIFETIME_8821C 0xffff +#define BIT_MGQ_FIFO_LIFETIME_8821C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_LIFETIME_8821C) \ + << BIT_SHIFT_MGQ_FIFO_LIFETIME_8821C) +#define BITS_MGQ_FIFO_LIFETIME_8821C \ + (BIT_MASK_MGQ_FIFO_LIFETIME_8821C << BIT_SHIFT_MGQ_FIFO_LIFETIME_8821C) +#define BIT_CLEAR_MGQ_FIFO_LIFETIME_8821C(x) \ + ((x) & (~BITS_MGQ_FIFO_LIFETIME_8821C)) +#define BIT_GET_MGQ_FIFO_LIFETIME_8821C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_LIFETIME_8821C) & \ + BIT_MASK_MGQ_FIFO_LIFETIME_8821C) +#define BIT_SET_MGQ_FIFO_LIFETIME_8821C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_LIFETIME_8821C(x) | BIT_MGQ_FIFO_LIFETIME_8821C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C 0x7f +#define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C) +#define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(v)) + +/* 2 REG_SHCUT_SETTING_8821C */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE0_8821C */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE1_8821C */ + +/* 2 REG_SHCUT_LLC_OUI0_8821C */ + +/* 2 REG_SHCUT_LLC_OUI1_8821C */ + +/* 2 REG_SHCUT_LLC_OUI2_8821C */ + +/* 2 REG_MU_TX_CTL_8821C */ +#define BIT_R_MU_P1_WAIT_STATE_EN_8821C BIT(16) + +#define BIT_SHIFT_R_MU_RL_8821C 12 +#define BIT_MASK_R_MU_RL_8821C 0xf +#define BIT_R_MU_RL_8821C(x) \ + (((x) & BIT_MASK_R_MU_RL_8821C) << BIT_SHIFT_R_MU_RL_8821C) +#define BITS_R_MU_RL_8821C (BIT_MASK_R_MU_RL_8821C << BIT_SHIFT_R_MU_RL_8821C) +#define BIT_CLEAR_R_MU_RL_8821C(x) ((x) & (~BITS_R_MU_RL_8821C)) +#define BIT_GET_R_MU_RL_8821C(x) \ + (((x) >> BIT_SHIFT_R_MU_RL_8821C) & BIT_MASK_R_MU_RL_8821C) +#define BIT_SET_R_MU_RL_8821C(x, v) \ + (BIT_CLEAR_R_MU_RL_8821C(x) | BIT_R_MU_RL_8821C(v)) + +#define BIT_R_FORCE_P1_RATEDOWN_8821C BIT(11) + +#define BIT_SHIFT_R_MU_TAB_SEL_8821C 8 +#define BIT_MASK_R_MU_TAB_SEL_8821C 0x7 +#define BIT_R_MU_TAB_SEL_8821C(x) \ + (((x) & BIT_MASK_R_MU_TAB_SEL_8821C) << BIT_SHIFT_R_MU_TAB_SEL_8821C) +#define BITS_R_MU_TAB_SEL_8821C \ + (BIT_MASK_R_MU_TAB_SEL_8821C << BIT_SHIFT_R_MU_TAB_SEL_8821C) +#define BIT_CLEAR_R_MU_TAB_SEL_8821C(x) ((x) & (~BITS_R_MU_TAB_SEL_8821C)) +#define BIT_GET_R_MU_TAB_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_R_MU_TAB_SEL_8821C) & BIT_MASK_R_MU_TAB_SEL_8821C) +#define BIT_SET_R_MU_TAB_SEL_8821C(x, v) \ + (BIT_CLEAR_R_MU_TAB_SEL_8821C(x) | BIT_R_MU_TAB_SEL_8821C(v)) + +#define BIT_R_EN_MU_MIMO_8821C BIT(7) +#define BIT_R_EN_REVERS_GTAB_8821C BIT(6) + +#define BIT_SHIFT_R_MU_TABLE_VALID_8821C 0 +#define BIT_MASK_R_MU_TABLE_VALID_8821C 0x3f +#define BIT_R_MU_TABLE_VALID_8821C(x) \ + (((x) & BIT_MASK_R_MU_TABLE_VALID_8821C) \ + << BIT_SHIFT_R_MU_TABLE_VALID_8821C) +#define BITS_R_MU_TABLE_VALID_8821C \ + (BIT_MASK_R_MU_TABLE_VALID_8821C << BIT_SHIFT_R_MU_TABLE_VALID_8821C) +#define BIT_CLEAR_R_MU_TABLE_VALID_8821C(x) \ + ((x) & (~BITS_R_MU_TABLE_VALID_8821C)) +#define BIT_GET_R_MU_TABLE_VALID_8821C(x) \ + (((x) >> BIT_SHIFT_R_MU_TABLE_VALID_8821C) & \ + BIT_MASK_R_MU_TABLE_VALID_8821C) +#define BIT_SET_R_MU_TABLE_VALID_8821C(x, v) \ + (BIT_CLEAR_R_MU_TABLE_VALID_8821C(x) | BIT_R_MU_TABLE_VALID_8821C(v)) + +/* 2 REG_MU_STA_GID_VLD_8821C */ + +#define BIT_SHIFT_R_MU_STA_GTAB_VALID_8821C 0 +#define BIT_MASK_R_MU_STA_GTAB_VALID_8821C 0xffffffffL +#define BIT_R_MU_STA_GTAB_VALID_8821C(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8821C) \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8821C) +#define BITS_R_MU_STA_GTAB_VALID_8821C \ + (BIT_MASK_R_MU_STA_GTAB_VALID_8821C \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8821C) +#define BIT_CLEAR_R_MU_STA_GTAB_VALID_8821C(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_VALID_8821C)) +#define BIT_GET_R_MU_STA_GTAB_VALID_8821C(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8821C) & \ + BIT_MASK_R_MU_STA_GTAB_VALID_8821C) +#define BIT_SET_R_MU_STA_GTAB_VALID_8821C(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_VALID_8821C(x) | \ + BIT_R_MU_STA_GTAB_VALID_8821C(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_8821C */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8821C 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_L_8821C 0xffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_L_8821C(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_L_8821C) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8821C) +#define BITS_R_MU_STA_GTAB_POSITION_L_8821C \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_L_8821C \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8821C) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8821C(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_L_8821C)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_L_8821C(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8821C) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_L_8821C) +#define BIT_SET_R_MU_STA_GTAB_POSITION_L_8821C(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8821C(x) | \ + BIT_R_MU_STA_GTAB_POSITION_L_8821C(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_H_8821C */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8821C 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_H_8821C 0xffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_H_8821C(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_H_8821C) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8821C) +#define BITS_R_MU_STA_GTAB_POSITION_H_8821C \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_H_8821C \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8821C) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8821C(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_H_8821C)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_H_8821C(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8821C) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_H_8821C) +#define BIT_SET_R_MU_STA_GTAB_POSITION_H_8821C(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8821C(x) | \ + BIT_R_MU_STA_GTAB_POSITION_H_8821C(v)) + +/* 2 REG_MU_TRX_DBG_CNT_8821C */ +#define BIT_MU_DNGCNT_RST_8821C BIT(20) + +#define BIT_SHIFT_MU_DBGCNT_SEL_8821C 16 +#define BIT_MASK_MU_DBGCNT_SEL_8821C 0xf +#define BIT_MU_DBGCNT_SEL_8821C(x) \ + (((x) & BIT_MASK_MU_DBGCNT_SEL_8821C) << BIT_SHIFT_MU_DBGCNT_SEL_8821C) +#define BITS_MU_DBGCNT_SEL_8821C \ + (BIT_MASK_MU_DBGCNT_SEL_8821C << BIT_SHIFT_MU_DBGCNT_SEL_8821C) +#define BIT_CLEAR_MU_DBGCNT_SEL_8821C(x) ((x) & (~BITS_MU_DBGCNT_SEL_8821C)) +#define BIT_GET_MU_DBGCNT_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_MU_DBGCNT_SEL_8821C) & BIT_MASK_MU_DBGCNT_SEL_8821C) +#define BIT_SET_MU_DBGCNT_SEL_8821C(x, v) \ + (BIT_CLEAR_MU_DBGCNT_SEL_8821C(x) | BIT_MU_DBGCNT_SEL_8821C(v)) + +#define BIT_SHIFT_MU_DNGCNT_8821C 0 +#define BIT_MASK_MU_DNGCNT_8821C 0xffff +#define BIT_MU_DNGCNT_8821C(x) \ + (((x) & BIT_MASK_MU_DNGCNT_8821C) << BIT_SHIFT_MU_DNGCNT_8821C) +#define BITS_MU_DNGCNT_8821C \ + (BIT_MASK_MU_DNGCNT_8821C << BIT_SHIFT_MU_DNGCNT_8821C) +#define BIT_CLEAR_MU_DNGCNT_8821C(x) ((x) & (~BITS_MU_DNGCNT_8821C)) +#define BIT_GET_MU_DNGCNT_8821C(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_8821C) & BIT_MASK_MU_DNGCNT_8821C) +#define BIT_SET_MU_DNGCNT_8821C(x, v) \ + (BIT_CLEAR_MU_DNGCNT_8821C(x) | BIT_MU_DNGCNT_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_EDCA_VO_PARAM_8821C */ + +#define BIT_SHIFT_TXOPLIMIT_8821C 16 +#define BIT_MASK_TXOPLIMIT_8821C 0x7ff +#define BIT_TXOPLIMIT_8821C(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8821C) << BIT_SHIFT_TXOPLIMIT_8821C) +#define BITS_TXOPLIMIT_8821C \ + (BIT_MASK_TXOPLIMIT_8821C << BIT_SHIFT_TXOPLIMIT_8821C) +#define BIT_CLEAR_TXOPLIMIT_8821C(x) ((x) & (~BITS_TXOPLIMIT_8821C)) +#define BIT_GET_TXOPLIMIT_8821C(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8821C) & BIT_MASK_TXOPLIMIT_8821C) +#define BIT_SET_TXOPLIMIT_8821C(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8821C(x) | BIT_TXOPLIMIT_8821C(v)) + +#define BIT_SHIFT_CW_8821C 8 +#define BIT_MASK_CW_8821C 0xff +#define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C) +#define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C) +#define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C)) +#define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C) +#define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v)) + +#define BIT_SHIFT_AIFS_8821C 0 +#define BIT_MASK_AIFS_8821C 0xff +#define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C) +#define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C) +#define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C)) +#define BIT_GET_AIFS_8821C(x) \ + (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C) +#define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v)) + +/* 2 REG_EDCA_VI_PARAM_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_TXOPLIMIT_8821C 16 +#define BIT_MASK_TXOPLIMIT_8821C 0x7ff +#define BIT_TXOPLIMIT_8821C(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8821C) << BIT_SHIFT_TXOPLIMIT_8821C) +#define BITS_TXOPLIMIT_8821C \ + (BIT_MASK_TXOPLIMIT_8821C << BIT_SHIFT_TXOPLIMIT_8821C) +#define BIT_CLEAR_TXOPLIMIT_8821C(x) ((x) & (~BITS_TXOPLIMIT_8821C)) +#define BIT_GET_TXOPLIMIT_8821C(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8821C) & BIT_MASK_TXOPLIMIT_8821C) +#define BIT_SET_TXOPLIMIT_8821C(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8821C(x) | BIT_TXOPLIMIT_8821C(v)) + +#define BIT_SHIFT_CW_8821C 8 +#define BIT_MASK_CW_8821C 0xff +#define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C) +#define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C) +#define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C)) +#define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C) +#define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v)) + +#define BIT_SHIFT_AIFS_8821C 0 +#define BIT_MASK_AIFS_8821C 0xff +#define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C) +#define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C) +#define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C)) +#define BIT_GET_AIFS_8821C(x) \ + (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C) +#define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v)) + +/* 2 REG_EDCA_BE_PARAM_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_TXOPLIMIT_8821C 16 +#define BIT_MASK_TXOPLIMIT_8821C 0x7ff +#define BIT_TXOPLIMIT_8821C(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8821C) << BIT_SHIFT_TXOPLIMIT_8821C) +#define BITS_TXOPLIMIT_8821C \ + (BIT_MASK_TXOPLIMIT_8821C << BIT_SHIFT_TXOPLIMIT_8821C) +#define BIT_CLEAR_TXOPLIMIT_8821C(x) ((x) & (~BITS_TXOPLIMIT_8821C)) +#define BIT_GET_TXOPLIMIT_8821C(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8821C) & BIT_MASK_TXOPLIMIT_8821C) +#define BIT_SET_TXOPLIMIT_8821C(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8821C(x) | BIT_TXOPLIMIT_8821C(v)) + +#define BIT_SHIFT_CW_8821C 8 +#define BIT_MASK_CW_8821C 0xff +#define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C) +#define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C) +#define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C)) +#define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C) +#define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v)) + +#define BIT_SHIFT_AIFS_8821C 0 +#define BIT_MASK_AIFS_8821C 0xff +#define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C) +#define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C) +#define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C)) +#define BIT_GET_AIFS_8821C(x) \ + (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C) +#define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v)) + +/* 2 REG_EDCA_BK_PARAM_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_TXOPLIMIT_8821C 16 +#define BIT_MASK_TXOPLIMIT_8821C 0x7ff +#define BIT_TXOPLIMIT_8821C(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8821C) << BIT_SHIFT_TXOPLIMIT_8821C) +#define BITS_TXOPLIMIT_8821C \ + (BIT_MASK_TXOPLIMIT_8821C << BIT_SHIFT_TXOPLIMIT_8821C) +#define BIT_CLEAR_TXOPLIMIT_8821C(x) ((x) & (~BITS_TXOPLIMIT_8821C)) +#define BIT_GET_TXOPLIMIT_8821C(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8821C) & BIT_MASK_TXOPLIMIT_8821C) +#define BIT_SET_TXOPLIMIT_8821C(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8821C(x) | BIT_TXOPLIMIT_8821C(v)) + +#define BIT_SHIFT_CW_8821C 8 +#define BIT_MASK_CW_8821C 0xff +#define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C) +#define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C) +#define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C)) +#define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C) +#define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v)) + +#define BIT_SHIFT_AIFS_8821C 0 +#define BIT_MASK_AIFS_8821C 0xff +#define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C) +#define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C) +#define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C)) +#define BIT_GET_AIFS_8821C(x) \ + (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C) +#define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v)) + +/* 2 REG_BCNTCFG_8821C */ + +#define BIT_SHIFT_BCNCW_MAX_8821C 12 +#define BIT_MASK_BCNCW_MAX_8821C 0xf +#define BIT_BCNCW_MAX_8821C(x) \ + (((x) & BIT_MASK_BCNCW_MAX_8821C) << BIT_SHIFT_BCNCW_MAX_8821C) +#define BITS_BCNCW_MAX_8821C \ + (BIT_MASK_BCNCW_MAX_8821C << BIT_SHIFT_BCNCW_MAX_8821C) +#define BIT_CLEAR_BCNCW_MAX_8821C(x) ((x) & (~BITS_BCNCW_MAX_8821C)) +#define BIT_GET_BCNCW_MAX_8821C(x) \ + (((x) >> BIT_SHIFT_BCNCW_MAX_8821C) & BIT_MASK_BCNCW_MAX_8821C) +#define BIT_SET_BCNCW_MAX_8821C(x, v) \ + (BIT_CLEAR_BCNCW_MAX_8821C(x) | BIT_BCNCW_MAX_8821C(v)) + +#define BIT_SHIFT_BCNCW_MIN_8821C 8 +#define BIT_MASK_BCNCW_MIN_8821C 0xf +#define BIT_BCNCW_MIN_8821C(x) \ + (((x) & BIT_MASK_BCNCW_MIN_8821C) << BIT_SHIFT_BCNCW_MIN_8821C) +#define BITS_BCNCW_MIN_8821C \ + (BIT_MASK_BCNCW_MIN_8821C << BIT_SHIFT_BCNCW_MIN_8821C) +#define BIT_CLEAR_BCNCW_MIN_8821C(x) ((x) & (~BITS_BCNCW_MIN_8821C)) +#define BIT_GET_BCNCW_MIN_8821C(x) \ + (((x) >> BIT_SHIFT_BCNCW_MIN_8821C) & BIT_MASK_BCNCW_MIN_8821C) +#define BIT_SET_BCNCW_MIN_8821C(x, v) \ + (BIT_CLEAR_BCNCW_MIN_8821C(x) | BIT_BCNCW_MIN_8821C(v)) + +#define BIT_SHIFT_BCNIFS_8821C 0 +#define BIT_MASK_BCNIFS_8821C 0xff +#define BIT_BCNIFS_8821C(x) \ + (((x) & BIT_MASK_BCNIFS_8821C) << BIT_SHIFT_BCNIFS_8821C) +#define BITS_BCNIFS_8821C (BIT_MASK_BCNIFS_8821C << BIT_SHIFT_BCNIFS_8821C) +#define BIT_CLEAR_BCNIFS_8821C(x) ((x) & (~BITS_BCNIFS_8821C)) +#define BIT_GET_BCNIFS_8821C(x) \ + (((x) >> BIT_SHIFT_BCNIFS_8821C) & BIT_MASK_BCNIFS_8821C) +#define BIT_SET_BCNIFS_8821C(x, v) \ + (BIT_CLEAR_BCNIFS_8821C(x) | BIT_BCNIFS_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_PIFS_8821C */ + +#define BIT_SHIFT_PIFS_8821C 0 +#define BIT_MASK_PIFS_8821C 0xff +#define BIT_PIFS_8821C(x) (((x) & BIT_MASK_PIFS_8821C) << BIT_SHIFT_PIFS_8821C) +#define BITS_PIFS_8821C (BIT_MASK_PIFS_8821C << BIT_SHIFT_PIFS_8821C) +#define BIT_CLEAR_PIFS_8821C(x) ((x) & (~BITS_PIFS_8821C)) +#define BIT_GET_PIFS_8821C(x) \ + (((x) >> BIT_SHIFT_PIFS_8821C) & BIT_MASK_PIFS_8821C) +#define BIT_SET_PIFS_8821C(x, v) (BIT_CLEAR_PIFS_8821C(x) | BIT_PIFS_8821C(v)) + +/* 2 REG_RDG_PIFS_8821C */ + +#define BIT_SHIFT_RDG_PIFS_8821C 0 +#define BIT_MASK_RDG_PIFS_8821C 0xff +#define BIT_RDG_PIFS_8821C(x) \ + (((x) & BIT_MASK_RDG_PIFS_8821C) << BIT_SHIFT_RDG_PIFS_8821C) +#define BITS_RDG_PIFS_8821C \ + (BIT_MASK_RDG_PIFS_8821C << BIT_SHIFT_RDG_PIFS_8821C) +#define BIT_CLEAR_RDG_PIFS_8821C(x) ((x) & (~BITS_RDG_PIFS_8821C)) +#define BIT_GET_RDG_PIFS_8821C(x) \ + (((x) >> BIT_SHIFT_RDG_PIFS_8821C) & BIT_MASK_RDG_PIFS_8821C) +#define BIT_SET_RDG_PIFS_8821C(x, v) \ + (BIT_CLEAR_RDG_PIFS_8821C(x) | BIT_RDG_PIFS_8821C(v)) + +/* 2 REG_SIFS_8821C */ + +#define BIT_SHIFT_SIFS_OFDM_TRX_8821C 24 +#define BIT_MASK_SIFS_OFDM_TRX_8821C 0xff +#define BIT_SIFS_OFDM_TRX_8821C(x) \ + (((x) & BIT_MASK_SIFS_OFDM_TRX_8821C) << BIT_SHIFT_SIFS_OFDM_TRX_8821C) +#define BITS_SIFS_OFDM_TRX_8821C \ + (BIT_MASK_SIFS_OFDM_TRX_8821C << BIT_SHIFT_SIFS_OFDM_TRX_8821C) +#define BIT_CLEAR_SIFS_OFDM_TRX_8821C(x) ((x) & (~BITS_SIFS_OFDM_TRX_8821C)) +#define BIT_GET_SIFS_OFDM_TRX_8821C(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8821C) & BIT_MASK_SIFS_OFDM_TRX_8821C) +#define BIT_SET_SIFS_OFDM_TRX_8821C(x, v) \ + (BIT_CLEAR_SIFS_OFDM_TRX_8821C(x) | BIT_SIFS_OFDM_TRX_8821C(v)) + +#define BIT_SHIFT_SIFS_CCK_TRX_8821C 16 +#define BIT_MASK_SIFS_CCK_TRX_8821C 0xff +#define BIT_SIFS_CCK_TRX_8821C(x) \ + (((x) & BIT_MASK_SIFS_CCK_TRX_8821C) << BIT_SHIFT_SIFS_CCK_TRX_8821C) +#define BITS_SIFS_CCK_TRX_8821C \ + (BIT_MASK_SIFS_CCK_TRX_8821C << BIT_SHIFT_SIFS_CCK_TRX_8821C) +#define BIT_CLEAR_SIFS_CCK_TRX_8821C(x) ((x) & (~BITS_SIFS_CCK_TRX_8821C)) +#define BIT_GET_SIFS_CCK_TRX_8821C(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8821C) & BIT_MASK_SIFS_CCK_TRX_8821C) +#define BIT_SET_SIFS_CCK_TRX_8821C(x, v) \ + (BIT_CLEAR_SIFS_CCK_TRX_8821C(x) | BIT_SIFS_CCK_TRX_8821C(v)) + +#define BIT_SHIFT_SIFS_OFDM_CTX_8821C 8 +#define BIT_MASK_SIFS_OFDM_CTX_8821C 0xff +#define BIT_SIFS_OFDM_CTX_8821C(x) \ + (((x) & BIT_MASK_SIFS_OFDM_CTX_8821C) << BIT_SHIFT_SIFS_OFDM_CTX_8821C) +#define BITS_SIFS_OFDM_CTX_8821C \ + (BIT_MASK_SIFS_OFDM_CTX_8821C << BIT_SHIFT_SIFS_OFDM_CTX_8821C) +#define BIT_CLEAR_SIFS_OFDM_CTX_8821C(x) ((x) & (~BITS_SIFS_OFDM_CTX_8821C)) +#define BIT_GET_SIFS_OFDM_CTX_8821C(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8821C) & BIT_MASK_SIFS_OFDM_CTX_8821C) +#define BIT_SET_SIFS_OFDM_CTX_8821C(x, v) \ + (BIT_CLEAR_SIFS_OFDM_CTX_8821C(x) | BIT_SIFS_OFDM_CTX_8821C(v)) + +#define BIT_SHIFT_SIFS_CCK_CTX_8821C 0 +#define BIT_MASK_SIFS_CCK_CTX_8821C 0xff +#define BIT_SIFS_CCK_CTX_8821C(x) \ + (((x) & BIT_MASK_SIFS_CCK_CTX_8821C) << BIT_SHIFT_SIFS_CCK_CTX_8821C) +#define BITS_SIFS_CCK_CTX_8821C \ + (BIT_MASK_SIFS_CCK_CTX_8821C << BIT_SHIFT_SIFS_CCK_CTX_8821C) +#define BIT_CLEAR_SIFS_CCK_CTX_8821C(x) ((x) & (~BITS_SIFS_CCK_CTX_8821C)) +#define BIT_GET_SIFS_CCK_CTX_8821C(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8821C) & BIT_MASK_SIFS_CCK_CTX_8821C) +#define BIT_SET_SIFS_CCK_CTX_8821C(x, v) \ + (BIT_CLEAR_SIFS_CCK_CTX_8821C(x) | BIT_SIFS_CCK_CTX_8821C(v)) + +/* 2 REG_TSFTR_SYN_OFFSET_8821C */ + +#define BIT_SHIFT_TSFTR_SNC_OFFSET_8821C 0 +#define BIT_MASK_TSFTR_SNC_OFFSET_8821C 0xffff +#define BIT_TSFTR_SNC_OFFSET_8821C(x) \ + (((x) & BIT_MASK_TSFTR_SNC_OFFSET_8821C) \ + << BIT_SHIFT_TSFTR_SNC_OFFSET_8821C) +#define BITS_TSFTR_SNC_OFFSET_8821C \ + (BIT_MASK_TSFTR_SNC_OFFSET_8821C << BIT_SHIFT_TSFTR_SNC_OFFSET_8821C) +#define BIT_CLEAR_TSFTR_SNC_OFFSET_8821C(x) \ + ((x) & (~BITS_TSFTR_SNC_OFFSET_8821C)) +#define BIT_GET_TSFTR_SNC_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_8821C) & \ + BIT_MASK_TSFTR_SNC_OFFSET_8821C) +#define BIT_SET_TSFTR_SNC_OFFSET_8821C(x, v) \ + (BIT_CLEAR_TSFTR_SNC_OFFSET_8821C(x) | BIT_TSFTR_SNC_OFFSET_8821C(v)) + +/* 2 REG_AGGR_BREAK_TIME_8821C */ + +#define BIT_SHIFT_AGGR_BK_TIME_8821C 0 +#define BIT_MASK_AGGR_BK_TIME_8821C 0xff +#define BIT_AGGR_BK_TIME_8821C(x) \ + (((x) & BIT_MASK_AGGR_BK_TIME_8821C) << BIT_SHIFT_AGGR_BK_TIME_8821C) +#define BITS_AGGR_BK_TIME_8821C \ + (BIT_MASK_AGGR_BK_TIME_8821C << BIT_SHIFT_AGGR_BK_TIME_8821C) +#define BIT_CLEAR_AGGR_BK_TIME_8821C(x) ((x) & (~BITS_AGGR_BK_TIME_8821C)) +#define BIT_GET_AGGR_BK_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_AGGR_BK_TIME_8821C) & BIT_MASK_AGGR_BK_TIME_8821C) +#define BIT_SET_AGGR_BK_TIME_8821C(x, v) \ + (BIT_CLEAR_AGGR_BK_TIME_8821C(x) | BIT_AGGR_BK_TIME_8821C(v)) + +/* 2 REG_SLOT_8821C */ + +#define BIT_SHIFT_SLOT_8821C 0 +#define BIT_MASK_SLOT_8821C 0xff +#define BIT_SLOT_8821C(x) (((x) & BIT_MASK_SLOT_8821C) << BIT_SHIFT_SLOT_8821C) +#define BITS_SLOT_8821C (BIT_MASK_SLOT_8821C << BIT_SHIFT_SLOT_8821C) +#define BIT_CLEAR_SLOT_8821C(x) ((x) & (~BITS_SLOT_8821C)) +#define BIT_GET_SLOT_8821C(x) \ + (((x) >> BIT_SHIFT_SLOT_8821C) & BIT_MASK_SLOT_8821C) +#define BIT_SET_SLOT_8821C(x, v) (BIT_CLEAR_SLOT_8821C(x) | BIT_SLOT_8821C(v)) + +/* 2 REG_NOA_ON_ERLY_TIME_8821C */ + +#define BIT_SHIFT__NOA_ON_ERLY_TIME_8821C 0 +#define BIT_MASK__NOA_ON_ERLY_TIME_8821C 0xff +#define BIT__NOA_ON_ERLY_TIME_8821C(x) \ + (((x) & BIT_MASK__NOA_ON_ERLY_TIME_8821C) \ + << BIT_SHIFT__NOA_ON_ERLY_TIME_8821C) +#define BITS__NOA_ON_ERLY_TIME_8821C \ + (BIT_MASK__NOA_ON_ERLY_TIME_8821C << BIT_SHIFT__NOA_ON_ERLY_TIME_8821C) +#define BIT_CLEAR__NOA_ON_ERLY_TIME_8821C(x) \ + ((x) & (~BITS__NOA_ON_ERLY_TIME_8821C)) +#define BIT_GET__NOA_ON_ERLY_TIME_8821C(x) \ + (((x) >> BIT_SHIFT__NOA_ON_ERLY_TIME_8821C) & \ + BIT_MASK__NOA_ON_ERLY_TIME_8821C) +#define BIT_SET__NOA_ON_ERLY_TIME_8821C(x, v) \ + (BIT_CLEAR__NOA_ON_ERLY_TIME_8821C(x) | BIT__NOA_ON_ERLY_TIME_8821C(v)) + +/* 2 REG_NOA_OFF_ERLY_TIME_8821C */ + +#define BIT_SHIFT__NOA_OFF_ERLY_TIME_8821C 0 +#define BIT_MASK__NOA_OFF_ERLY_TIME_8821C 0xff +#define BIT__NOA_OFF_ERLY_TIME_8821C(x) \ + (((x) & BIT_MASK__NOA_OFF_ERLY_TIME_8821C) \ + << BIT_SHIFT__NOA_OFF_ERLY_TIME_8821C) +#define BITS__NOA_OFF_ERLY_TIME_8821C \ + (BIT_MASK__NOA_OFF_ERLY_TIME_8821C \ + << BIT_SHIFT__NOA_OFF_ERLY_TIME_8821C) +#define BIT_CLEAR__NOA_OFF_ERLY_TIME_8821C(x) \ + ((x) & (~BITS__NOA_OFF_ERLY_TIME_8821C)) +#define BIT_GET__NOA_OFF_ERLY_TIME_8821C(x) \ + (((x) >> BIT_SHIFT__NOA_OFF_ERLY_TIME_8821C) & \ + BIT_MASK__NOA_OFF_ERLY_TIME_8821C) +#define BIT_SET__NOA_OFF_ERLY_TIME_8821C(x, v) \ + (BIT_CLEAR__NOA_OFF_ERLY_TIME_8821C(x) | \ + BIT__NOA_OFF_ERLY_TIME_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_TX_PTCL_CTRL_8821C */ +#define BIT_DIS_EDCCA_8821C BIT(15) +#define BIT_DIS_CCA_8821C BIT(14) +#define BIT_LSIG_TXOP_TXCMD_NAV_8821C BIT(13) +#define BIT_SIFS_BK_EN_8821C BIT(12) + +#define BIT_SHIFT_TXQ_NAV_MSK_8821C 8 +#define BIT_MASK_TXQ_NAV_MSK_8821C 0xf +#define BIT_TXQ_NAV_MSK_8821C(x) \ + (((x) & BIT_MASK_TXQ_NAV_MSK_8821C) << BIT_SHIFT_TXQ_NAV_MSK_8821C) +#define BITS_TXQ_NAV_MSK_8821C \ + (BIT_MASK_TXQ_NAV_MSK_8821C << BIT_SHIFT_TXQ_NAV_MSK_8821C) +#define BIT_CLEAR_TXQ_NAV_MSK_8821C(x) ((x) & (~BITS_TXQ_NAV_MSK_8821C)) +#define BIT_GET_TXQ_NAV_MSK_8821C(x) \ + (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8821C) & BIT_MASK_TXQ_NAV_MSK_8821C) +#define BIT_SET_TXQ_NAV_MSK_8821C(x, v) \ + (BIT_CLEAR_TXQ_NAV_MSK_8821C(x) | BIT_TXQ_NAV_MSK_8821C(v)) + +#define BIT_DIS_CW_8821C BIT(7) +#define BIT_NAV_END_TXOP_8821C BIT(6) +#define BIT_RDG_END_TXOP_8821C BIT(5) +#define BIT_AC_INBCN_HOLD_8821C BIT(4) +#define BIT_MGTQ_TXOP_EN_8821C BIT(3) +#define BIT_MGTQ_RTSMF_EN_8821C BIT(2) +#define BIT_HIQ_RTSMF_EN_8821C BIT(1) +#define BIT_BCN_RTSMF_EN_8821C BIT(0) + +/* 2 REG_TXPAUSE_8821C */ +#define BIT_STOP_BCN_HI_MGT_8821C BIT(7) +#define BIT_MAC_STOPBCNQ_8821C BIT(6) +#define BIT_MAC_STOPHIQ_8821C BIT(5) +#define BIT_MAC_STOPMGQ_8821C BIT(4) +#define BIT_MAC_STOPBK_8821C BIT(3) +#define BIT_MAC_STOPBE_8821C BIT(2) +#define BIT_MAC_STOPVI_8821C BIT(1) +#define BIT_MAC_STOPVO_8821C BIT(0) + +/* 2 REG_DIS_TXREQ_CLR_8821C */ +#define BIT_DIS_BT_CCA_8821C BIT(7) +#define BIT_DIS_TXREQ_CLR_HI_8821C BIT(5) +#define BIT_DIS_TXREQ_CLR_MGQ_8821C BIT(4) +#define BIT_DIS_TXREQ_CLR_VO_8821C BIT(3) +#define BIT_DIS_TXREQ_CLR_VI_8821C BIT(2) +#define BIT_DIS_TXREQ_CLR_BE_8821C BIT(1) +#define BIT_DIS_TXREQ_CLR_BK_8821C BIT(0) + +/* 2 REG_RD_CTRL_8821C */ +#define BIT_EN_CLR_TXREQ_INCCA_8821C BIT(15) +#define BIT_DIS_TX_OVER_BCNQ_8821C BIT(14) +#define BIT_EN_BCNERR_INCCCA_8821C BIT(13) +#define BIT_EDCCA_MSK_CNTDOWN_EN_8821C BIT(11) +#define BIT_DIS_TXOP_CFE_8821C BIT(10) +#define BIT_DIS_LSIG_CFE_8821C BIT(9) +#define BIT_DIS_STBC_CFE_8821C BIT(8) +#define BIT_BKQ_RD_INIT_EN_8821C BIT(7) +#define BIT_BEQ_RD_INIT_EN_8821C BIT(6) +#define BIT_VIQ_RD_INIT_EN_8821C BIT(5) +#define BIT_VOQ_RD_INIT_EN_8821C BIT(4) +#define BIT_BKQ_RD_RESP_EN_8821C BIT(3) +#define BIT_BEQ_RD_RESP_EN_8821C BIT(2) +#define BIT_VIQ_RD_RESP_EN_8821C BIT(1) +#define BIT_VOQ_RD_RESP_EN_8821C BIT(0) + +/* 2 REG_MBSSID_CTRL_8821C */ +#define BIT_MBID_BCNQ7_EN_8821C BIT(7) +#define BIT_MBID_BCNQ6_EN_8821C BIT(6) +#define BIT_MBID_BCNQ5_EN_8821C BIT(5) +#define BIT_MBID_BCNQ4_EN_8821C BIT(4) +#define BIT_MBID_BCNQ3_EN_8821C BIT(3) +#define BIT_MBID_BCNQ2_EN_8821C BIT(2) +#define BIT_MBID_BCNQ1_EN_8821C BIT(1) +#define BIT_MBID_BCNQ0_EN_8821C BIT(0) + +/* 2 REG_P2PPS_CTRL_8821C */ +#define BIT_P2P_CTW_ALLSTASLEEP_8821C BIT(7) +#define BIT_P2P_OFF_DISTX_EN_8821C BIT(6) +#define BIT_PWR_MGT_EN_8821C BIT(5) +#define BIT_P2P_NOA1_EN_8821C BIT(2) +#define BIT_P2P_NOA0_EN_8821C BIT(1) + +/* 2 REG_PKT_LIFETIME_CTRL_8821C */ +#define BIT_EN_P2P_CTWND1_8821C BIT(23) +#define BIT_EN_BKF_CLR_TXREQ_8821C BIT(22) +#define BIT_EN_TSFBIT32_RST_P2P_8821C BIT(21) +#define BIT_EN_BCN_TX_BTCCA_8821C BIT(20) +#define BIT_DIS_PKT_TX_ATIM_8821C BIT(19) +#define BIT_DIS_BCN_DIS_CTN_8821C BIT(18) +#define BIT_EN_NAVEND_RST_TXOP_8821C BIT(17) +#define BIT_EN_FILTER_CCA_8821C BIT(16) + +#define BIT_SHIFT_CCA_FILTER_THRS_8821C 8 +#define BIT_MASK_CCA_FILTER_THRS_8821C 0xff +#define BIT_CCA_FILTER_THRS_8821C(x) \ + (((x) & BIT_MASK_CCA_FILTER_THRS_8821C) \ + << BIT_SHIFT_CCA_FILTER_THRS_8821C) +#define BITS_CCA_FILTER_THRS_8821C \ + (BIT_MASK_CCA_FILTER_THRS_8821C << BIT_SHIFT_CCA_FILTER_THRS_8821C) +#define BIT_CLEAR_CCA_FILTER_THRS_8821C(x) ((x) & (~BITS_CCA_FILTER_THRS_8821C)) +#define BIT_GET_CCA_FILTER_THRS_8821C(x) \ + (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8821C) & \ + BIT_MASK_CCA_FILTER_THRS_8821C) +#define BIT_SET_CCA_FILTER_THRS_8821C(x, v) \ + (BIT_CLEAR_CCA_FILTER_THRS_8821C(x) | BIT_CCA_FILTER_THRS_8821C(v)) + +#define BIT_SHIFT_EDCCA_THRS_8821C 0 +#define BIT_MASK_EDCCA_THRS_8821C 0xff +#define BIT_EDCCA_THRS_8821C(x) \ + (((x) & BIT_MASK_EDCCA_THRS_8821C) << BIT_SHIFT_EDCCA_THRS_8821C) +#define BITS_EDCCA_THRS_8821C \ + (BIT_MASK_EDCCA_THRS_8821C << BIT_SHIFT_EDCCA_THRS_8821C) +#define BIT_CLEAR_EDCCA_THRS_8821C(x) ((x) & (~BITS_EDCCA_THRS_8821C)) +#define BIT_GET_EDCCA_THRS_8821C(x) \ + (((x) >> BIT_SHIFT_EDCCA_THRS_8821C) & BIT_MASK_EDCCA_THRS_8821C) +#define BIT_SET_EDCCA_THRS_8821C(x, v) \ + (BIT_CLEAR_EDCCA_THRS_8821C(x) | BIT_EDCCA_THRS_8821C(v)) + +/* 2 REG_P2PPS_SPEC_STATE_8821C */ +#define BIT_SPEC_POWER_STATE_8821C BIT(7) +#define BIT_SPEC_CTWINDOW_ON_8821C BIT(6) +#define BIT_SPEC_BEACON_AREA_ON_8821C BIT(5) +#define BIT_SPEC_CTWIN_EARLY_DISTX_8821C BIT(4) +#define BIT_SPEC_NOA1_OFF_PERIOD_8821C BIT(3) +#define BIT_SPEC_FORCE_DOZE1_8821C BIT(2) +#define BIT_SPEC_NOA0_OFF_PERIOD_8821C BIT(1) +#define BIT_SPEC_FORCE_DOZE0_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_BAR_TX_CTRL_8821C */ + +/* 2 REG_P2PON_DIS_TXTIME_8821C */ + +#define BIT_SHIFT_P2PON_DIS_TXTIME_8821C 0 +#define BIT_MASK_P2PON_DIS_TXTIME_8821C 0xff +#define BIT_P2PON_DIS_TXTIME_8821C(x) \ + (((x) & BIT_MASK_P2PON_DIS_TXTIME_8821C) \ + << BIT_SHIFT_P2PON_DIS_TXTIME_8821C) +#define BITS_P2PON_DIS_TXTIME_8821C \ + (BIT_MASK_P2PON_DIS_TXTIME_8821C << BIT_SHIFT_P2PON_DIS_TXTIME_8821C) +#define BIT_CLEAR_P2PON_DIS_TXTIME_8821C(x) \ + ((x) & (~BITS_P2PON_DIS_TXTIME_8821C)) +#define BIT_GET_P2PON_DIS_TXTIME_8821C(x) \ + (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8821C) & \ + BIT_MASK_P2PON_DIS_TXTIME_8821C) +#define BIT_SET_P2PON_DIS_TXTIME_8821C(x, v) \ + (BIT_CLEAR_P2PON_DIS_TXTIME_8821C(x) | BIT_P2PON_DIS_TXTIME_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_TBTT_PROHIBIT_8821C */ + +#define BIT_SHIFT_TBTT_HOLD_TIME_AP_8821C 8 +#define BIT_MASK_TBTT_HOLD_TIME_AP_8821C 0xfff +#define BIT_TBTT_HOLD_TIME_AP_8821C(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME_AP_8821C) \ + << BIT_SHIFT_TBTT_HOLD_TIME_AP_8821C) +#define BITS_TBTT_HOLD_TIME_AP_8821C \ + (BIT_MASK_TBTT_HOLD_TIME_AP_8821C << BIT_SHIFT_TBTT_HOLD_TIME_AP_8821C) +#define BIT_CLEAR_TBTT_HOLD_TIME_AP_8821C(x) \ + ((x) & (~BITS_TBTT_HOLD_TIME_AP_8821C)) +#define BIT_GET_TBTT_HOLD_TIME_AP_8821C(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP_8821C) & \ + BIT_MASK_TBTT_HOLD_TIME_AP_8821C) +#define BIT_SET_TBTT_HOLD_TIME_AP_8821C(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME_AP_8821C(x) | BIT_TBTT_HOLD_TIME_AP_8821C(v)) + +#define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8821C 0 +#define BIT_MASK_TBTT_PROHIBIT_SETUP_8821C 0xf +#define BIT_TBTT_PROHIBIT_SETUP_8821C(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8821C) \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8821C) +#define BITS_TBTT_PROHIBIT_SETUP_8821C \ + (BIT_MASK_TBTT_PROHIBIT_SETUP_8821C \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8821C) +#define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8821C(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8821C)) +#define BIT_GET_TBTT_PROHIBIT_SETUP_8821C(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8821C) & \ + BIT_MASK_TBTT_PROHIBIT_SETUP_8821C) +#define BIT_SET_TBTT_PROHIBIT_SETUP_8821C(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8821C(x) | \ + BIT_TBTT_PROHIBIT_SETUP_8821C(v)) + +/* 2 REG_P2PPS_STATE_8821C */ +#define BIT_POWER_STATE_8821C BIT(7) +#define BIT_CTWINDOW_ON_8821C BIT(6) +#define BIT_BEACON_AREA_ON_8821C BIT(5) +#define BIT_CTWIN_EARLY_DISTX_8821C BIT(4) +#define BIT_NOA1_OFF_PERIOD_8821C BIT(3) +#define BIT_FORCE_DOZE1_8821C BIT(2) +#define BIT_NOA0_OFF_PERIOD_8821C BIT(1) +#define BIT_FORCE_DOZE0_8821C BIT(0) + +/* 2 REG_RD_NAV_NXT_8821C */ + +#define BIT_SHIFT_RD_NAV_PROT_NXT_8821C 0 +#define BIT_MASK_RD_NAV_PROT_NXT_8821C 0xffff +#define BIT_RD_NAV_PROT_NXT_8821C(x) \ + (((x) & BIT_MASK_RD_NAV_PROT_NXT_8821C) \ + << BIT_SHIFT_RD_NAV_PROT_NXT_8821C) +#define BITS_RD_NAV_PROT_NXT_8821C \ + (BIT_MASK_RD_NAV_PROT_NXT_8821C << BIT_SHIFT_RD_NAV_PROT_NXT_8821C) +#define BIT_CLEAR_RD_NAV_PROT_NXT_8821C(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8821C)) +#define BIT_GET_RD_NAV_PROT_NXT_8821C(x) \ + (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8821C) & \ + BIT_MASK_RD_NAV_PROT_NXT_8821C) +#define BIT_SET_RD_NAV_PROT_NXT_8821C(x, v) \ + (BIT_CLEAR_RD_NAV_PROT_NXT_8821C(x) | BIT_RD_NAV_PROT_NXT_8821C(v)) + +/* 2 REG_NAV_PROT_LEN_8821C */ + +#define BIT_SHIFT_NAV_PROT_LEN_8821C 0 +#define BIT_MASK_NAV_PROT_LEN_8821C 0xffff +#define BIT_NAV_PROT_LEN_8821C(x) \ + (((x) & BIT_MASK_NAV_PROT_LEN_8821C) << BIT_SHIFT_NAV_PROT_LEN_8821C) +#define BITS_NAV_PROT_LEN_8821C \ + (BIT_MASK_NAV_PROT_LEN_8821C << BIT_SHIFT_NAV_PROT_LEN_8821C) +#define BIT_CLEAR_NAV_PROT_LEN_8821C(x) ((x) & (~BITS_NAV_PROT_LEN_8821C)) +#define BIT_GET_NAV_PROT_LEN_8821C(x) \ + (((x) >> BIT_SHIFT_NAV_PROT_LEN_8821C) & BIT_MASK_NAV_PROT_LEN_8821C) +#define BIT_SET_NAV_PROT_LEN_8821C(x, v) \ + (BIT_CLEAR_NAV_PROT_LEN_8821C(x) | BIT_NAV_PROT_LEN_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_BCN_CTRL_8821C */ +#define BIT_DIS_RX_BSSID_FIT_8821C BIT(6) +#define BIT_P0_EN_TXBCN_RPT_8821C BIT(5) +#define BIT_DIS_TSF_UDT_8821C BIT(4) +#define BIT_EN_BCN_FUNCTION_8821C BIT(3) +#define BIT_P0_EN_RXBCN_RPT_8821C BIT(2) +#define BIT_EN_P2P_CTWINDOW_8821C BIT(1) +#define BIT_EN_P2P_BCNQ_AREA_8821C BIT(0) + +/* 2 REG_BCN_CTRL_CLINT0_8821C */ +#define BIT_CLI0_DIS_RX_BSSID_FIT_8821C BIT(6) +#define BIT_CLI0_DIS_TSF_UDT_8821C BIT(4) +#define BIT_CLI0_EN_BCN_FUNCTION_8821C BIT(3) +#define BIT_CLI0_EN_RXBCN_RPT_8821C BIT(2) +#define BIT_CLI0_ENP2P_CTWINDOW_8821C BIT(1) +#define BIT_CLI0_ENP2P_BCNQ_AREA_8821C BIT(0) + +/* 2 REG_MBID_NUM_8821C */ +#define BIT_EN_PRE_DL_BEACON_8821C BIT(3) + +#define BIT_SHIFT_MBID_BCN_NUM_8821C 0 +#define BIT_MASK_MBID_BCN_NUM_8821C 0x7 +#define BIT_MBID_BCN_NUM_8821C(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM_8821C) << BIT_SHIFT_MBID_BCN_NUM_8821C) +#define BITS_MBID_BCN_NUM_8821C \ + (BIT_MASK_MBID_BCN_NUM_8821C << BIT_SHIFT_MBID_BCN_NUM_8821C) +#define BIT_CLEAR_MBID_BCN_NUM_8821C(x) ((x) & (~BITS_MBID_BCN_NUM_8821C)) +#define BIT_GET_MBID_BCN_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM_8821C) & BIT_MASK_MBID_BCN_NUM_8821C) +#define BIT_SET_MBID_BCN_NUM_8821C(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM_8821C(x) | BIT_MBID_BCN_NUM_8821C(v)) + +/* 2 REG_DUAL_TSF_RST_8821C */ +#define BIT_FREECNT_RST_8821C BIT(5) +#define BIT_TSFTR_CLI3_RST_8821C BIT(4) +#define BIT_TSFTR_CLI2_RST_8821C BIT(3) +#define BIT_TSFTR_CLI1_RST_8821C BIT(2) +#define BIT_TSFTR_CLI0_RST_8821C BIT(1) +#define BIT_TSFTR_RST_8821C BIT(0) + +/* 2 REG_MBSSID_BCN_SPACE_8821C */ + +#define BIT_SHIFT_BCN_TIMER_SEL_FWRD_8821C 28 +#define BIT_MASK_BCN_TIMER_SEL_FWRD_8821C 0x7 +#define BIT_BCN_TIMER_SEL_FWRD_8821C(x) \ + (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_8821C) \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8821C) +#define BITS_BCN_TIMER_SEL_FWRD_8821C \ + (BIT_MASK_BCN_TIMER_SEL_FWRD_8821C \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8821C) +#define BIT_CLEAR_BCN_TIMER_SEL_FWRD_8821C(x) \ + ((x) & (~BITS_BCN_TIMER_SEL_FWRD_8821C)) +#define BIT_GET_BCN_TIMER_SEL_FWRD_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_8821C) & \ + BIT_MASK_BCN_TIMER_SEL_FWRD_8821C) +#define BIT_SET_BCN_TIMER_SEL_FWRD_8821C(x, v) \ + (BIT_CLEAR_BCN_TIMER_SEL_FWRD_8821C(x) | \ + BIT_BCN_TIMER_SEL_FWRD_8821C(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT0_8821C 16 +#define BIT_MASK_BCN_SPACE_CLINT0_8821C 0xfff +#define BIT_BCN_SPACE_CLINT0_8821C(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT0_8821C) \ + << BIT_SHIFT_BCN_SPACE_CLINT0_8821C) +#define BITS_BCN_SPACE_CLINT0_8821C \ + (BIT_MASK_BCN_SPACE_CLINT0_8821C << BIT_SHIFT_BCN_SPACE_CLINT0_8821C) +#define BIT_CLEAR_BCN_SPACE_CLINT0_8821C(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT0_8821C)) +#define BIT_GET_BCN_SPACE_CLINT0_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0_8821C) & \ + BIT_MASK_BCN_SPACE_CLINT0_8821C) +#define BIT_SET_BCN_SPACE_CLINT0_8821C(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT0_8821C(x) | BIT_BCN_SPACE_CLINT0_8821C(v)) + +#define BIT_SHIFT_BCN_SPACE0_8821C 0 +#define BIT_MASK_BCN_SPACE0_8821C 0xffff +#define BIT_BCN_SPACE0_8821C(x) \ + (((x) & BIT_MASK_BCN_SPACE0_8821C) << BIT_SHIFT_BCN_SPACE0_8821C) +#define BITS_BCN_SPACE0_8821C \ + (BIT_MASK_BCN_SPACE0_8821C << BIT_SHIFT_BCN_SPACE0_8821C) +#define BIT_CLEAR_BCN_SPACE0_8821C(x) ((x) & (~BITS_BCN_SPACE0_8821C)) +#define BIT_GET_BCN_SPACE0_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE0_8821C) & BIT_MASK_BCN_SPACE0_8821C) +#define BIT_SET_BCN_SPACE0_8821C(x, v) \ + (BIT_CLEAR_BCN_SPACE0_8821C(x) | BIT_BCN_SPACE0_8821C(v)) + +/* 2 REG_DRVERLYINT_8821C */ + +#define BIT_SHIFT_DRVERLYITV_8821C 0 +#define BIT_MASK_DRVERLYITV_8821C 0xff +#define BIT_DRVERLYITV_8821C(x) \ + (((x) & BIT_MASK_DRVERLYITV_8821C) << BIT_SHIFT_DRVERLYITV_8821C) +#define BITS_DRVERLYITV_8821C \ + (BIT_MASK_DRVERLYITV_8821C << BIT_SHIFT_DRVERLYITV_8821C) +#define BIT_CLEAR_DRVERLYITV_8821C(x) ((x) & (~BITS_DRVERLYITV_8821C)) +#define BIT_GET_DRVERLYITV_8821C(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV_8821C) & BIT_MASK_DRVERLYITV_8821C) +#define BIT_SET_DRVERLYITV_8821C(x, v) \ + (BIT_CLEAR_DRVERLYITV_8821C(x) | BIT_DRVERLYITV_8821C(v)) + +/* 2 REG_BCNDMATIM_8821C */ + +#define BIT_SHIFT_BCNDMATIM_8821C 0 +#define BIT_MASK_BCNDMATIM_8821C 0xff +#define BIT_BCNDMATIM_8821C(x) \ + (((x) & BIT_MASK_BCNDMATIM_8821C) << BIT_SHIFT_BCNDMATIM_8821C) +#define BITS_BCNDMATIM_8821C \ + (BIT_MASK_BCNDMATIM_8821C << BIT_SHIFT_BCNDMATIM_8821C) +#define BIT_CLEAR_BCNDMATIM_8821C(x) ((x) & (~BITS_BCNDMATIM_8821C)) +#define BIT_GET_BCNDMATIM_8821C(x) \ + (((x) >> BIT_SHIFT_BCNDMATIM_8821C) & BIT_MASK_BCNDMATIM_8821C) +#define BIT_SET_BCNDMATIM_8821C(x, v) \ + (BIT_CLEAR_BCNDMATIM_8821C(x) | BIT_BCNDMATIM_8821C(v)) + +/* 2 REG_ATIMWND_8821C */ + +#define BIT_SHIFT_ATIMWND0_8821C 0 +#define BIT_MASK_ATIMWND0_8821C 0xffff +#define BIT_ATIMWND0_8821C(x) \ + (((x) & BIT_MASK_ATIMWND0_8821C) << BIT_SHIFT_ATIMWND0_8821C) +#define BITS_ATIMWND0_8821C \ + (BIT_MASK_ATIMWND0_8821C << BIT_SHIFT_ATIMWND0_8821C) +#define BIT_CLEAR_ATIMWND0_8821C(x) ((x) & (~BITS_ATIMWND0_8821C)) +#define BIT_GET_ATIMWND0_8821C(x) \ + (((x) >> BIT_SHIFT_ATIMWND0_8821C) & BIT_MASK_ATIMWND0_8821C) +#define BIT_SET_ATIMWND0_8821C(x, v) \ + (BIT_CLEAR_ATIMWND0_8821C(x) | BIT_ATIMWND0_8821C(v)) + +/* 2 REG_USTIME_TSF_8821C */ + +#define BIT_SHIFT_USTIME_TSF_V1_8821C 0 +#define BIT_MASK_USTIME_TSF_V1_8821C 0xff +#define BIT_USTIME_TSF_V1_8821C(x) \ + (((x) & BIT_MASK_USTIME_TSF_V1_8821C) << BIT_SHIFT_USTIME_TSF_V1_8821C) +#define BITS_USTIME_TSF_V1_8821C \ + (BIT_MASK_USTIME_TSF_V1_8821C << BIT_SHIFT_USTIME_TSF_V1_8821C) +#define BIT_CLEAR_USTIME_TSF_V1_8821C(x) ((x) & (~BITS_USTIME_TSF_V1_8821C)) +#define BIT_GET_USTIME_TSF_V1_8821C(x) \ + (((x) >> BIT_SHIFT_USTIME_TSF_V1_8821C) & BIT_MASK_USTIME_TSF_V1_8821C) +#define BIT_SET_USTIME_TSF_V1_8821C(x, v) \ + (BIT_CLEAR_USTIME_TSF_V1_8821C(x) | BIT_USTIME_TSF_V1_8821C(v)) + +/* 2 REG_BCN_MAX_ERR_8821C */ + +#define BIT_SHIFT_BCN_MAX_ERR_8821C 0 +#define BIT_MASK_BCN_MAX_ERR_8821C 0xff +#define BIT_BCN_MAX_ERR_8821C(x) \ + (((x) & BIT_MASK_BCN_MAX_ERR_8821C) << BIT_SHIFT_BCN_MAX_ERR_8821C) +#define BITS_BCN_MAX_ERR_8821C \ + (BIT_MASK_BCN_MAX_ERR_8821C << BIT_SHIFT_BCN_MAX_ERR_8821C) +#define BIT_CLEAR_BCN_MAX_ERR_8821C(x) ((x) & (~BITS_BCN_MAX_ERR_8821C)) +#define BIT_GET_BCN_MAX_ERR_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_MAX_ERR_8821C) & BIT_MASK_BCN_MAX_ERR_8821C) +#define BIT_SET_BCN_MAX_ERR_8821C(x, v) \ + (BIT_CLEAR_BCN_MAX_ERR_8821C(x) | BIT_BCN_MAX_ERR_8821C(v)) + +/* 2 REG_RXTSF_OFFSET_CCK_8821C */ + +#define BIT_SHIFT_CCK_RXTSF_OFFSET_8821C 0 +#define BIT_MASK_CCK_RXTSF_OFFSET_8821C 0xff +#define BIT_CCK_RXTSF_OFFSET_8821C(x) \ + (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8821C) \ + << BIT_SHIFT_CCK_RXTSF_OFFSET_8821C) +#define BITS_CCK_RXTSF_OFFSET_8821C \ + (BIT_MASK_CCK_RXTSF_OFFSET_8821C << BIT_SHIFT_CCK_RXTSF_OFFSET_8821C) +#define BIT_CLEAR_CCK_RXTSF_OFFSET_8821C(x) \ + ((x) & (~BITS_CCK_RXTSF_OFFSET_8821C)) +#define BIT_GET_CCK_RXTSF_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8821C) & \ + BIT_MASK_CCK_RXTSF_OFFSET_8821C) +#define BIT_SET_CCK_RXTSF_OFFSET_8821C(x, v) \ + (BIT_CLEAR_CCK_RXTSF_OFFSET_8821C(x) | BIT_CCK_RXTSF_OFFSET_8821C(v)) + +/* 2 REG_RXTSF_OFFSET_OFDM_8821C */ + +#define BIT_SHIFT_OFDM_RXTSF_OFFSET_8821C 0 +#define BIT_MASK_OFDM_RXTSF_OFFSET_8821C 0xff +#define BIT_OFDM_RXTSF_OFFSET_8821C(x) \ + (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8821C) \ + << BIT_SHIFT_OFDM_RXTSF_OFFSET_8821C) +#define BITS_OFDM_RXTSF_OFFSET_8821C \ + (BIT_MASK_OFDM_RXTSF_OFFSET_8821C << BIT_SHIFT_OFDM_RXTSF_OFFSET_8821C) +#define BIT_CLEAR_OFDM_RXTSF_OFFSET_8821C(x) \ + ((x) & (~BITS_OFDM_RXTSF_OFFSET_8821C)) +#define BIT_GET_OFDM_RXTSF_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8821C) & \ + BIT_MASK_OFDM_RXTSF_OFFSET_8821C) +#define BIT_SET_OFDM_RXTSF_OFFSET_8821C(x, v) \ + (BIT_CLEAR_OFDM_RXTSF_OFFSET_8821C(x) | BIT_OFDM_RXTSF_OFFSET_8821C(v)) + +/* 2 REG_TSFTR_8821C */ + +#define BIT_SHIFT_TSF_TIMER_V1_8821C 0 +#define BIT_MASK_TSF_TIMER_V1_8821C 0xffffffffL +#define BIT_TSF_TIMER_V1_8821C(x) \ + (((x) & BIT_MASK_TSF_TIMER_V1_8821C) << BIT_SHIFT_TSF_TIMER_V1_8821C) +#define BITS_TSF_TIMER_V1_8821C \ + (BIT_MASK_TSF_TIMER_V1_8821C << BIT_SHIFT_TSF_TIMER_V1_8821C) +#define BIT_CLEAR_TSF_TIMER_V1_8821C(x) ((x) & (~BITS_TSF_TIMER_V1_8821C)) +#define BIT_GET_TSF_TIMER_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_V1_8821C) & BIT_MASK_TSF_TIMER_V1_8821C) +#define BIT_SET_TSF_TIMER_V1_8821C(x, v) \ + (BIT_CLEAR_TSF_TIMER_V1_8821C(x) | BIT_TSF_TIMER_V1_8821C(v)) + +/* 2 REG_TSFTR_1_8821C */ + +#define BIT_SHIFT_TSF_TIMER_V2_8821C 0 +#define BIT_MASK_TSF_TIMER_V2_8821C 0xffffffffL +#define BIT_TSF_TIMER_V2_8821C(x) \ + (((x) & BIT_MASK_TSF_TIMER_V2_8821C) << BIT_SHIFT_TSF_TIMER_V2_8821C) +#define BITS_TSF_TIMER_V2_8821C \ + (BIT_MASK_TSF_TIMER_V2_8821C << BIT_SHIFT_TSF_TIMER_V2_8821C) +#define BIT_CLEAR_TSF_TIMER_V2_8821C(x) ((x) & (~BITS_TSF_TIMER_V2_8821C)) +#define BIT_GET_TSF_TIMER_V2_8821C(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_V2_8821C) & BIT_MASK_TSF_TIMER_V2_8821C) +#define BIT_SET_TSF_TIMER_V2_8821C(x, v) \ + (BIT_CLEAR_TSF_TIMER_V2_8821C(x) | BIT_TSF_TIMER_V2_8821C(v)) + +/* 2 REG_FREERUN_CNT_8821C */ + +#define BIT_SHIFT_FREERUN_CNT_V1_8821C 0 +#define BIT_MASK_FREERUN_CNT_V1_8821C 0xffffffffL +#define BIT_FREERUN_CNT_V1_8821C(x) \ + (((x) & BIT_MASK_FREERUN_CNT_V1_8821C) \ + << BIT_SHIFT_FREERUN_CNT_V1_8821C) +#define BITS_FREERUN_CNT_V1_8821C \ + (BIT_MASK_FREERUN_CNT_V1_8821C << BIT_SHIFT_FREERUN_CNT_V1_8821C) +#define BIT_CLEAR_FREERUN_CNT_V1_8821C(x) ((x) & (~BITS_FREERUN_CNT_V1_8821C)) +#define BIT_GET_FREERUN_CNT_V1_8821C(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_V1_8821C) & \ + BIT_MASK_FREERUN_CNT_V1_8821C) +#define BIT_SET_FREERUN_CNT_V1_8821C(x, v) \ + (BIT_CLEAR_FREERUN_CNT_V1_8821C(x) | BIT_FREERUN_CNT_V1_8821C(v)) + +/* 2 REG_FREERUN_CNT_1_8821C */ + +#define BIT_SHIFT_FREERUN_CNT_V2_8821C 0 +#define BIT_MASK_FREERUN_CNT_V2_8821C 0xffffffffL +#define BIT_FREERUN_CNT_V2_8821C(x) \ + (((x) & BIT_MASK_FREERUN_CNT_V2_8821C) \ + << BIT_SHIFT_FREERUN_CNT_V2_8821C) +#define BITS_FREERUN_CNT_V2_8821C \ + (BIT_MASK_FREERUN_CNT_V2_8821C << BIT_SHIFT_FREERUN_CNT_V2_8821C) +#define BIT_CLEAR_FREERUN_CNT_V2_8821C(x) ((x) & (~BITS_FREERUN_CNT_V2_8821C)) +#define BIT_GET_FREERUN_CNT_V2_8821C(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_V2_8821C) & \ + BIT_MASK_FREERUN_CNT_V2_8821C) +#define BIT_SET_FREERUN_CNT_V2_8821C(x, v) \ + (BIT_CLEAR_FREERUN_CNT_V2_8821C(x) | BIT_FREERUN_CNT_V2_8821C(v)) + +/* 2 REG_ATIMWND1_V1_8821C */ + +#define BIT_SHIFT_ATIMWND1_V1_8821C 0 +#define BIT_MASK_ATIMWND1_V1_8821C 0xff +#define BIT_ATIMWND1_V1_8821C(x) \ + (((x) & BIT_MASK_ATIMWND1_V1_8821C) << BIT_SHIFT_ATIMWND1_V1_8821C) +#define BITS_ATIMWND1_V1_8821C \ + (BIT_MASK_ATIMWND1_V1_8821C << BIT_SHIFT_ATIMWND1_V1_8821C) +#define BIT_CLEAR_ATIMWND1_V1_8821C(x) ((x) & (~BITS_ATIMWND1_V1_8821C)) +#define BIT_GET_ATIMWND1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_ATIMWND1_V1_8821C) & BIT_MASK_ATIMWND1_V1_8821C) +#define BIT_SET_ATIMWND1_V1_8821C(x, v) \ + (BIT_CLEAR_ATIMWND1_V1_8821C(x) | BIT_ATIMWND1_V1_8821C(v)) + +/* 2 REG_TBTT_PROHIBIT_INFRA_8821C */ + +#define BIT_SHIFT_TBTT_PROHIBIT_INFRA_8821C 0 +#define BIT_MASK_TBTT_PROHIBIT_INFRA_8821C 0xff +#define BIT_TBTT_PROHIBIT_INFRA_8821C(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA_8821C) \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8821C) +#define BITS_TBTT_PROHIBIT_INFRA_8821C \ + (BIT_MASK_TBTT_PROHIBIT_INFRA_8821C \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8821C) +#define BIT_CLEAR_TBTT_PROHIBIT_INFRA_8821C(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_INFRA_8821C)) +#define BIT_GET_TBTT_PROHIBIT_INFRA_8821C(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA_8821C) & \ + BIT_MASK_TBTT_PROHIBIT_INFRA_8821C) +#define BIT_SET_TBTT_PROHIBIT_INFRA_8821C(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_INFRA_8821C(x) | \ + BIT_TBTT_PROHIBIT_INFRA_8821C(v)) + +/* 2 REG_CTWND_8821C */ + +#define BIT_SHIFT_CTWND_8821C 0 +#define BIT_MASK_CTWND_8821C 0xff +#define BIT_CTWND_8821C(x) \ + (((x) & BIT_MASK_CTWND_8821C) << BIT_SHIFT_CTWND_8821C) +#define BITS_CTWND_8821C (BIT_MASK_CTWND_8821C << BIT_SHIFT_CTWND_8821C) +#define BIT_CLEAR_CTWND_8821C(x) ((x) & (~BITS_CTWND_8821C)) +#define BIT_GET_CTWND_8821C(x) \ + (((x) >> BIT_SHIFT_CTWND_8821C) & BIT_MASK_CTWND_8821C) +#define BIT_SET_CTWND_8821C(x, v) \ + (BIT_CLEAR_CTWND_8821C(x) | BIT_CTWND_8821C(v)) + +/* 2 REG_BCNIVLCUNT_8821C */ + +#define BIT_SHIFT_BCNIVLCUNT_8821C 0 +#define BIT_MASK_BCNIVLCUNT_8821C 0x7f +#define BIT_BCNIVLCUNT_8821C(x) \ + (((x) & BIT_MASK_BCNIVLCUNT_8821C) << BIT_SHIFT_BCNIVLCUNT_8821C) +#define BITS_BCNIVLCUNT_8821C \ + (BIT_MASK_BCNIVLCUNT_8821C << BIT_SHIFT_BCNIVLCUNT_8821C) +#define BIT_CLEAR_BCNIVLCUNT_8821C(x) ((x) & (~BITS_BCNIVLCUNT_8821C)) +#define BIT_GET_BCNIVLCUNT_8821C(x) \ + (((x) >> BIT_SHIFT_BCNIVLCUNT_8821C) & BIT_MASK_BCNIVLCUNT_8821C) +#define BIT_SET_BCNIVLCUNT_8821C(x, v) \ + (BIT_CLEAR_BCNIVLCUNT_8821C(x) | BIT_BCNIVLCUNT_8821C(v)) + +/* 2 REG_BCNDROPCTRL_8821C */ +#define BIT_BEACON_DROP_EN_8821C BIT(7) + +#define BIT_SHIFT_BEACON_DROP_IVL_8821C 0 +#define BIT_MASK_BEACON_DROP_IVL_8821C 0x7f +#define BIT_BEACON_DROP_IVL_8821C(x) \ + (((x) & BIT_MASK_BEACON_DROP_IVL_8821C) \ + << BIT_SHIFT_BEACON_DROP_IVL_8821C) +#define BITS_BEACON_DROP_IVL_8821C \ + (BIT_MASK_BEACON_DROP_IVL_8821C << BIT_SHIFT_BEACON_DROP_IVL_8821C) +#define BIT_CLEAR_BEACON_DROP_IVL_8821C(x) ((x) & (~BITS_BEACON_DROP_IVL_8821C)) +#define BIT_GET_BEACON_DROP_IVL_8821C(x) \ + (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8821C) & \ + BIT_MASK_BEACON_DROP_IVL_8821C) +#define BIT_SET_BEACON_DROP_IVL_8821C(x, v) \ + (BIT_CLEAR_BEACON_DROP_IVL_8821C(x) | BIT_BEACON_DROP_IVL_8821C(v)) + +/* 2 REG_HGQ_TIMEOUT_PERIOD_8821C */ + +#define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8821C 0 +#define BIT_MASK_HGQ_TIMEOUT_PERIOD_8821C 0xff +#define BIT_HGQ_TIMEOUT_PERIOD_8821C(x) \ + (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8821C) \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8821C) +#define BITS_HGQ_TIMEOUT_PERIOD_8821C \ + (BIT_MASK_HGQ_TIMEOUT_PERIOD_8821C \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8821C) +#define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8821C(x) \ + ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8821C)) +#define BIT_GET_HGQ_TIMEOUT_PERIOD_8821C(x) \ + (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8821C) & \ + BIT_MASK_HGQ_TIMEOUT_PERIOD_8821C) +#define BIT_SET_HGQ_TIMEOUT_PERIOD_8821C(x, v) \ + (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8821C(x) | \ + BIT_HGQ_TIMEOUT_PERIOD_8821C(v)) + +/* 2 REG_TXCMD_TIMEOUT_PERIOD_8821C */ + +#define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8821C 0 +#define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8821C 0xff +#define BIT_TXCMD_TIMEOUT_PERIOD_8821C(x) \ + (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8821C) \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8821C) +#define BITS_TXCMD_TIMEOUT_PERIOD_8821C \ + (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8821C \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8821C) +#define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8821C(x) \ + ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8821C)) +#define BIT_GET_TXCMD_TIMEOUT_PERIOD_8821C(x) \ + (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8821C) & \ + BIT_MASK_TXCMD_TIMEOUT_PERIOD_8821C) +#define BIT_SET_TXCMD_TIMEOUT_PERIOD_8821C(x, v) \ + (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8821C(x) | \ + BIT_TXCMD_TIMEOUT_PERIOD_8821C(v)) + +/* 2 REG_MISC_CTRL_8821C */ +#define BIT_AUTO_SYNC_BY_TBTT_8821C BIT(6) +#define BIT_DIS_TRX_CAL_BCN_8821C BIT(5) +#define BIT_DIS_TX_CAL_TBTT_8821C BIT(4) +#define BIT_EN_FREECNT_8821C BIT(3) +#define BIT_BCN_AGGRESSION_8821C BIT(2) + +#define BIT_SHIFT_DIS_SECONDARY_CCA_8821C 0 +#define BIT_MASK_DIS_SECONDARY_CCA_8821C 0x3 +#define BIT_DIS_SECONDARY_CCA_8821C(x) \ + (((x) & BIT_MASK_DIS_SECONDARY_CCA_8821C) \ + << BIT_SHIFT_DIS_SECONDARY_CCA_8821C) +#define BITS_DIS_SECONDARY_CCA_8821C \ + (BIT_MASK_DIS_SECONDARY_CCA_8821C << BIT_SHIFT_DIS_SECONDARY_CCA_8821C) +#define BIT_CLEAR_DIS_SECONDARY_CCA_8821C(x) \ + ((x) & (~BITS_DIS_SECONDARY_CCA_8821C)) +#define BIT_GET_DIS_SECONDARY_CCA_8821C(x) \ + (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA_8821C) & \ + BIT_MASK_DIS_SECONDARY_CCA_8821C) +#define BIT_SET_DIS_SECONDARY_CCA_8821C(x, v) \ + (BIT_CLEAR_DIS_SECONDARY_CCA_8821C(x) | BIT_DIS_SECONDARY_CCA_8821C(v)) + +/* 2 REG_BCN_CTRL_CLINT1_8821C */ +#define BIT_CLI1_DIS_RX_BSSID_FIT_8821C BIT(6) +#define BIT_CLI1_DIS_TSF_UDT_8821C BIT(4) +#define BIT_CLI1_EN_BCN_FUNCTION_8821C BIT(3) +#define BIT_CLI1_EN_RXBCN_RPT_8821C BIT(2) +#define BIT_CLI1_ENP2P_CTWINDOW_8821C BIT(1) +#define BIT_CLI1_ENP2P_BCNQ_AREA_8821C BIT(0) + +/* 2 REG_BCN_CTRL_CLINT2_8821C */ +#define BIT_CLI2_DIS_RX_BSSID_FIT_8821C BIT(6) +#define BIT_CLI2_DIS_TSF_UDT_8821C BIT(4) +#define BIT_CLI2_EN_BCN_FUNCTION_8821C BIT(3) +#define BIT_CLI2_EN_RXBCN_RPT_8821C BIT(2) +#define BIT_CLI2_ENP2P_CTWINDOW_8821C BIT(1) +#define BIT_CLI2_ENP2P_BCNQ_AREA_8821C BIT(0) + +/* 2 REG_BCN_CTRL_CLINT3_8821C */ +#define BIT_CLI3_DIS_RX_BSSID_FIT_8821C BIT(6) +#define BIT_CLI3_DIS_TSF_UDT_8821C BIT(4) +#define BIT_CLI3_EN_BCN_FUNCTION_8821C BIT(3) +#define BIT_CLI3_EN_RXBCN_RPT_8821C BIT(2) +#define BIT_CLI3_ENP2P_CTWINDOW_8821C BIT(1) +#define BIT_CLI3_ENP2P_BCNQ_AREA_8821C BIT(0) + +/* 2 REG_EXTEND_CTRL_8821C */ +#define BIT_EN_TSFBIT32_RST_P2P2_8821C BIT(5) +#define BIT_EN_TSFBIT32_RST_P2P1_8821C BIT(4) + +#define BIT_SHIFT_PORT_SEL_8821C 0 +#define BIT_MASK_PORT_SEL_8821C 0x7 +#define BIT_PORT_SEL_8821C(x) \ + (((x) & BIT_MASK_PORT_SEL_8821C) << BIT_SHIFT_PORT_SEL_8821C) +#define BITS_PORT_SEL_8821C \ + (BIT_MASK_PORT_SEL_8821C << BIT_SHIFT_PORT_SEL_8821C) +#define BIT_CLEAR_PORT_SEL_8821C(x) ((x) & (~BITS_PORT_SEL_8821C)) +#define BIT_GET_PORT_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_PORT_SEL_8821C) & BIT_MASK_PORT_SEL_8821C) +#define BIT_SET_PORT_SEL_8821C(x, v) \ + (BIT_CLEAR_PORT_SEL_8821C(x) | BIT_PORT_SEL_8821C(v)) + +/* 2 REG_P2PPS1_SPEC_STATE_8821C */ +#define BIT_P2P1_SPEC_POWER_STATE_8821C BIT(7) +#define BIT_P2P1_SPEC_CTWINDOW_ON_8821C BIT(6) +#define BIT_P2P1_SPEC_BCN_AREA_ON_8821C BIT(5) +#define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX_8821C BIT(4) +#define BIT_P2P1_SPEC_NOA1_OFF_PERIOD_8821C BIT(3) +#define BIT_P2P1_SPEC_FORCE_DOZE1_8821C BIT(2) +#define BIT_P2P1_SPEC_NOA0_OFF_PERIOD_8821C BIT(1) +#define BIT_P2P1_SPEC_FORCE_DOZE0_8821C BIT(0) + +/* 2 REG_P2PPS1_STATE_8821C */ +#define BIT_P2P1_POWER_STATE_8821C BIT(7) +#define BIT_P2P1_CTWINDOW_ON_8821C BIT(6) +#define BIT_P2P1_BEACON_AREA_ON_8821C BIT(5) +#define BIT_P2P1_CTWIN_EARLY_DISTX_8821C BIT(4) +#define BIT_P2P1_NOA1_OFF_PERIOD_8821C BIT(3) +#define BIT_P2P1_FORCE_DOZE1_8821C BIT(2) +#define BIT_P2P1_NOA0_OFF_PERIOD_8821C BIT(1) +#define BIT_P2P1_FORCE_DOZE0_8821C BIT(0) + +/* 2 REG_P2PPS2_SPEC_STATE_8821C */ +#define BIT_P2P2_SPEC_POWER_STATE_8821C BIT(7) +#define BIT_P2P2_SPEC_CTWINDOW_ON_8821C BIT(6) +#define BIT_P2P2_SPEC_BCN_AREA_ON_8821C BIT(5) +#define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX_8821C BIT(4) +#define BIT_P2P2_SPEC_NOA1_OFF_PERIOD_8821C BIT(3) +#define BIT_P2P2_SPEC_FORCE_DOZE1_8821C BIT(2) +#define BIT_P2P2_SPEC_NOA0_OFF_PERIOD_8821C BIT(1) +#define BIT_P2P2_SPEC_FORCE_DOZE0_8821C BIT(0) + +/* 2 REG_P2PPS2_STATE_8821C */ +#define BIT_P2P2_POWER_STATE_8821C BIT(7) +#define BIT_P2P2_CTWINDOW_ON_8821C BIT(6) +#define BIT_P2P2_BEACON_AREA_ON_8821C BIT(5) +#define BIT_P2P2_CTWIN_EARLY_DISTX_8821C BIT(4) +#define BIT_P2P2_NOA1_OFF_PERIOD_8821C BIT(3) +#define BIT_P2P2_FORCE_DOZE1_8821C BIT(2) +#define BIT_P2P2_NOA0_OFF_PERIOD_8821C BIT(1) +#define BIT_P2P2_FORCE_DOZE0_8821C BIT(0) + +/* 2 REG_PS_TIMER0_8821C */ + +#define BIT_SHIFT_PSTIMER0_INT_8821C 5 +#define BIT_MASK_PSTIMER0_INT_8821C 0x7ffffff +#define BIT_PSTIMER0_INT_8821C(x) \ + (((x) & BIT_MASK_PSTIMER0_INT_8821C) << BIT_SHIFT_PSTIMER0_INT_8821C) +#define BITS_PSTIMER0_INT_8821C \ + (BIT_MASK_PSTIMER0_INT_8821C << BIT_SHIFT_PSTIMER0_INT_8821C) +#define BIT_CLEAR_PSTIMER0_INT_8821C(x) ((x) & (~BITS_PSTIMER0_INT_8821C)) +#define BIT_GET_PSTIMER0_INT_8821C(x) \ + (((x) >> BIT_SHIFT_PSTIMER0_INT_8821C) & BIT_MASK_PSTIMER0_INT_8821C) +#define BIT_SET_PSTIMER0_INT_8821C(x, v) \ + (BIT_CLEAR_PSTIMER0_INT_8821C(x) | BIT_PSTIMER0_INT_8821C(v)) + +/* 2 REG_PS_TIMER1_8821C */ + +#define BIT_SHIFT_PSTIMER1_INT_8821C 5 +#define BIT_MASK_PSTIMER1_INT_8821C 0x7ffffff +#define BIT_PSTIMER1_INT_8821C(x) \ + (((x) & BIT_MASK_PSTIMER1_INT_8821C) << BIT_SHIFT_PSTIMER1_INT_8821C) +#define BITS_PSTIMER1_INT_8821C \ + (BIT_MASK_PSTIMER1_INT_8821C << BIT_SHIFT_PSTIMER1_INT_8821C) +#define BIT_CLEAR_PSTIMER1_INT_8821C(x) ((x) & (~BITS_PSTIMER1_INT_8821C)) +#define BIT_GET_PSTIMER1_INT_8821C(x) \ + (((x) >> BIT_SHIFT_PSTIMER1_INT_8821C) & BIT_MASK_PSTIMER1_INT_8821C) +#define BIT_SET_PSTIMER1_INT_8821C(x, v) \ + (BIT_CLEAR_PSTIMER1_INT_8821C(x) | BIT_PSTIMER1_INT_8821C(v)) + +/* 2 REG_PS_TIMER2_8821C */ + +#define BIT_SHIFT_PSTIMER2_INT_8821C 5 +#define BIT_MASK_PSTIMER2_INT_8821C 0x7ffffff +#define BIT_PSTIMER2_INT_8821C(x) \ + (((x) & BIT_MASK_PSTIMER2_INT_8821C) << BIT_SHIFT_PSTIMER2_INT_8821C) +#define BITS_PSTIMER2_INT_8821C \ + (BIT_MASK_PSTIMER2_INT_8821C << BIT_SHIFT_PSTIMER2_INT_8821C) +#define BIT_CLEAR_PSTIMER2_INT_8821C(x) ((x) & (~BITS_PSTIMER2_INT_8821C)) +#define BIT_GET_PSTIMER2_INT_8821C(x) \ + (((x) >> BIT_SHIFT_PSTIMER2_INT_8821C) & BIT_MASK_PSTIMER2_INT_8821C) +#define BIT_SET_PSTIMER2_INT_8821C(x, v) \ + (BIT_CLEAR_PSTIMER2_INT_8821C(x) | BIT_PSTIMER2_INT_8821C(v)) + +/* 2 REG_TBTT_CTN_AREA_8821C */ + +#define BIT_SHIFT_TBTT_CTN_AREA_8821C 0 +#define BIT_MASK_TBTT_CTN_AREA_8821C 0xff +#define BIT_TBTT_CTN_AREA_8821C(x) \ + (((x) & BIT_MASK_TBTT_CTN_AREA_8821C) << BIT_SHIFT_TBTT_CTN_AREA_8821C) +#define BITS_TBTT_CTN_AREA_8821C \ + (BIT_MASK_TBTT_CTN_AREA_8821C << BIT_SHIFT_TBTT_CTN_AREA_8821C) +#define BIT_CLEAR_TBTT_CTN_AREA_8821C(x) ((x) & (~BITS_TBTT_CTN_AREA_8821C)) +#define BIT_GET_TBTT_CTN_AREA_8821C(x) \ + (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8821C) & BIT_MASK_TBTT_CTN_AREA_8821C) +#define BIT_SET_TBTT_CTN_AREA_8821C(x, v) \ + (BIT_CLEAR_TBTT_CTN_AREA_8821C(x) | BIT_TBTT_CTN_AREA_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_FORCE_BCN_IFS_8821C */ + +#define BIT_SHIFT_FORCE_BCN_IFS_8821C 0 +#define BIT_MASK_FORCE_BCN_IFS_8821C 0xff +#define BIT_FORCE_BCN_IFS_8821C(x) \ + (((x) & BIT_MASK_FORCE_BCN_IFS_8821C) << BIT_SHIFT_FORCE_BCN_IFS_8821C) +#define BITS_FORCE_BCN_IFS_8821C \ + (BIT_MASK_FORCE_BCN_IFS_8821C << BIT_SHIFT_FORCE_BCN_IFS_8821C) +#define BIT_CLEAR_FORCE_BCN_IFS_8821C(x) ((x) & (~BITS_FORCE_BCN_IFS_8821C)) +#define BIT_GET_FORCE_BCN_IFS_8821C(x) \ + (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8821C) & BIT_MASK_FORCE_BCN_IFS_8821C) +#define BIT_SET_FORCE_BCN_IFS_8821C(x, v) \ + (BIT_CLEAR_FORCE_BCN_IFS_8821C(x) | BIT_FORCE_BCN_IFS_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_TXOP_MIN_8821C */ + +#define BIT_SHIFT_TXOP_MIN_8821C 0 +#define BIT_MASK_TXOP_MIN_8821C 0x3fff +#define BIT_TXOP_MIN_8821C(x) \ + (((x) & BIT_MASK_TXOP_MIN_8821C) << BIT_SHIFT_TXOP_MIN_8821C) +#define BITS_TXOP_MIN_8821C \ + (BIT_MASK_TXOP_MIN_8821C << BIT_SHIFT_TXOP_MIN_8821C) +#define BIT_CLEAR_TXOP_MIN_8821C(x) ((x) & (~BITS_TXOP_MIN_8821C)) +#define BIT_GET_TXOP_MIN_8821C(x) \ + (((x) >> BIT_SHIFT_TXOP_MIN_8821C) & BIT_MASK_TXOP_MIN_8821C) +#define BIT_SET_TXOP_MIN_8821C(x, v) \ + (BIT_CLEAR_TXOP_MIN_8821C(x) | BIT_TXOP_MIN_8821C(v)) + +/* 2 REG_PRE_BKF_TIME_8821C */ + +#define BIT_SHIFT_PRE_BKF_TIME_8821C 0 +#define BIT_MASK_PRE_BKF_TIME_8821C 0xff +#define BIT_PRE_BKF_TIME_8821C(x) \ + (((x) & BIT_MASK_PRE_BKF_TIME_8821C) << BIT_SHIFT_PRE_BKF_TIME_8821C) +#define BITS_PRE_BKF_TIME_8821C \ + (BIT_MASK_PRE_BKF_TIME_8821C << BIT_SHIFT_PRE_BKF_TIME_8821C) +#define BIT_CLEAR_PRE_BKF_TIME_8821C(x) ((x) & (~BITS_PRE_BKF_TIME_8821C)) +#define BIT_GET_PRE_BKF_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_PRE_BKF_TIME_8821C) & BIT_MASK_PRE_BKF_TIME_8821C) +#define BIT_SET_PRE_BKF_TIME_8821C(x, v) \ + (BIT_CLEAR_PRE_BKF_TIME_8821C(x) | BIT_PRE_BKF_TIME_8821C(v)) + +/* 2 REG_CROSS_TXOP_CTRL_8821C */ +#define BIT_TXFAIL_BREACK_TXOP_EN_8821C BIT(3) +#define BIT_DTIM_BYPASS_8821C BIT(2) +#define BIT_RTS_NAV_TXOP_8821C BIT(1) +#define BIT_NOT_CROSS_TXOP_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_ATIMWND2_8821C */ + +#define BIT_SHIFT_ATIMWND2_8821C 0 +#define BIT_MASK_ATIMWND2_8821C 0xff +#define BIT_ATIMWND2_8821C(x) \ + (((x) & BIT_MASK_ATIMWND2_8821C) << BIT_SHIFT_ATIMWND2_8821C) +#define BITS_ATIMWND2_8821C \ + (BIT_MASK_ATIMWND2_8821C << BIT_SHIFT_ATIMWND2_8821C) +#define BIT_CLEAR_ATIMWND2_8821C(x) ((x) & (~BITS_ATIMWND2_8821C)) +#define BIT_GET_ATIMWND2_8821C(x) \ + (((x) >> BIT_SHIFT_ATIMWND2_8821C) & BIT_MASK_ATIMWND2_8821C) +#define BIT_SET_ATIMWND2_8821C(x, v) \ + (BIT_CLEAR_ATIMWND2_8821C(x) | BIT_ATIMWND2_8821C(v)) + +/* 2 REG_ATIMWND3_8821C */ + +#define BIT_SHIFT_ATIMWND3_8821C 0 +#define BIT_MASK_ATIMWND3_8821C 0xff +#define BIT_ATIMWND3_8821C(x) \ + (((x) & BIT_MASK_ATIMWND3_8821C) << BIT_SHIFT_ATIMWND3_8821C) +#define BITS_ATIMWND3_8821C \ + (BIT_MASK_ATIMWND3_8821C << BIT_SHIFT_ATIMWND3_8821C) +#define BIT_CLEAR_ATIMWND3_8821C(x) ((x) & (~BITS_ATIMWND3_8821C)) +#define BIT_GET_ATIMWND3_8821C(x) \ + (((x) >> BIT_SHIFT_ATIMWND3_8821C) & BIT_MASK_ATIMWND3_8821C) +#define BIT_SET_ATIMWND3_8821C(x, v) \ + (BIT_CLEAR_ATIMWND3_8821C(x) | BIT_ATIMWND3_8821C(v)) + +/* 2 REG_ATIMWND4_8821C */ + +#define BIT_SHIFT_ATIMWND4_8821C 0 +#define BIT_MASK_ATIMWND4_8821C 0xff +#define BIT_ATIMWND4_8821C(x) \ + (((x) & BIT_MASK_ATIMWND4_8821C) << BIT_SHIFT_ATIMWND4_8821C) +#define BITS_ATIMWND4_8821C \ + (BIT_MASK_ATIMWND4_8821C << BIT_SHIFT_ATIMWND4_8821C) +#define BIT_CLEAR_ATIMWND4_8821C(x) ((x) & (~BITS_ATIMWND4_8821C)) +#define BIT_GET_ATIMWND4_8821C(x) \ + (((x) >> BIT_SHIFT_ATIMWND4_8821C) & BIT_MASK_ATIMWND4_8821C) +#define BIT_SET_ATIMWND4_8821C(x, v) \ + (BIT_CLEAR_ATIMWND4_8821C(x) | BIT_ATIMWND4_8821C(v)) + +/* 2 REG_ATIMWND5_8821C */ + +#define BIT_SHIFT_ATIMWND5_8821C 0 +#define BIT_MASK_ATIMWND5_8821C 0xff +#define BIT_ATIMWND5_8821C(x) \ + (((x) & BIT_MASK_ATIMWND5_8821C) << BIT_SHIFT_ATIMWND5_8821C) +#define BITS_ATIMWND5_8821C \ + (BIT_MASK_ATIMWND5_8821C << BIT_SHIFT_ATIMWND5_8821C) +#define BIT_CLEAR_ATIMWND5_8821C(x) ((x) & (~BITS_ATIMWND5_8821C)) +#define BIT_GET_ATIMWND5_8821C(x) \ + (((x) >> BIT_SHIFT_ATIMWND5_8821C) & BIT_MASK_ATIMWND5_8821C) +#define BIT_SET_ATIMWND5_8821C(x, v) \ + (BIT_CLEAR_ATIMWND5_8821C(x) | BIT_ATIMWND5_8821C(v)) + +/* 2 REG_ATIMWND6_8821C */ + +#define BIT_SHIFT_ATIMWND6_8821C 0 +#define BIT_MASK_ATIMWND6_8821C 0xff +#define BIT_ATIMWND6_8821C(x) \ + (((x) & BIT_MASK_ATIMWND6_8821C) << BIT_SHIFT_ATIMWND6_8821C) +#define BITS_ATIMWND6_8821C \ + (BIT_MASK_ATIMWND6_8821C << BIT_SHIFT_ATIMWND6_8821C) +#define BIT_CLEAR_ATIMWND6_8821C(x) ((x) & (~BITS_ATIMWND6_8821C)) +#define BIT_GET_ATIMWND6_8821C(x) \ + (((x) >> BIT_SHIFT_ATIMWND6_8821C) & BIT_MASK_ATIMWND6_8821C) +#define BIT_SET_ATIMWND6_8821C(x, v) \ + (BIT_CLEAR_ATIMWND6_8821C(x) | BIT_ATIMWND6_8821C(v)) + +/* 2 REG_ATIMWND7_8821C */ + +#define BIT_SHIFT_ATIMWND7_8821C 0 +#define BIT_MASK_ATIMWND7_8821C 0xff +#define BIT_ATIMWND7_8821C(x) \ + (((x) & BIT_MASK_ATIMWND7_8821C) << BIT_SHIFT_ATIMWND7_8821C) +#define BITS_ATIMWND7_8821C \ + (BIT_MASK_ATIMWND7_8821C << BIT_SHIFT_ATIMWND7_8821C) +#define BIT_CLEAR_ATIMWND7_8821C(x) ((x) & (~BITS_ATIMWND7_8821C)) +#define BIT_GET_ATIMWND7_8821C(x) \ + (((x) >> BIT_SHIFT_ATIMWND7_8821C) & BIT_MASK_ATIMWND7_8821C) +#define BIT_SET_ATIMWND7_8821C(x, v) \ + (BIT_CLEAR_ATIMWND7_8821C(x) | BIT_ATIMWND7_8821C(v)) + +/* 2 REG_ATIMUGT_8821C */ + +#define BIT_SHIFT_ATIM_URGENT_8821C 0 +#define BIT_MASK_ATIM_URGENT_8821C 0xff +#define BIT_ATIM_URGENT_8821C(x) \ + (((x) & BIT_MASK_ATIM_URGENT_8821C) << BIT_SHIFT_ATIM_URGENT_8821C) +#define BITS_ATIM_URGENT_8821C \ + (BIT_MASK_ATIM_URGENT_8821C << BIT_SHIFT_ATIM_URGENT_8821C) +#define BIT_CLEAR_ATIM_URGENT_8821C(x) ((x) & (~BITS_ATIM_URGENT_8821C)) +#define BIT_GET_ATIM_URGENT_8821C(x) \ + (((x) >> BIT_SHIFT_ATIM_URGENT_8821C) & BIT_MASK_ATIM_URGENT_8821C) +#define BIT_SET_ATIM_URGENT_8821C(x, v) \ + (BIT_CLEAR_ATIM_URGENT_8821C(x) | BIT_ATIM_URGENT_8821C(v)) + +/* 2 REG_HIQ_NO_LMT_EN_8821C */ +#define BIT_HIQ_NO_LMT_EN_VAP7_8821C BIT(7) +#define BIT_HIQ_NO_LMT_EN_VAP6_8821C BIT(6) +#define BIT_HIQ_NO_LMT_EN_VAP5_8821C BIT(5) +#define BIT_HIQ_NO_LMT_EN_VAP4_8821C BIT(4) +#define BIT_HIQ_NO_LMT_EN_VAP3_8821C BIT(3) +#define BIT_HIQ_NO_LMT_EN_VAP2_8821C BIT(2) +#define BIT_HIQ_NO_LMT_EN_VAP1_8821C BIT(1) +#define BIT_HIQ_NO_LMT_EN_ROOT_8821C BIT(0) + +/* 2 REG_DTIM_COUNTER_ROOT_8821C */ + +#define BIT_SHIFT_DTIM_COUNT_ROOT_8821C 0 +#define BIT_MASK_DTIM_COUNT_ROOT_8821C 0xff +#define BIT_DTIM_COUNT_ROOT_8821C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_ROOT_8821C) \ + << BIT_SHIFT_DTIM_COUNT_ROOT_8821C) +#define BITS_DTIM_COUNT_ROOT_8821C \ + (BIT_MASK_DTIM_COUNT_ROOT_8821C << BIT_SHIFT_DTIM_COUNT_ROOT_8821C) +#define BIT_CLEAR_DTIM_COUNT_ROOT_8821C(x) ((x) & (~BITS_DTIM_COUNT_ROOT_8821C)) +#define BIT_GET_DTIM_COUNT_ROOT_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT_8821C) & \ + BIT_MASK_DTIM_COUNT_ROOT_8821C) +#define BIT_SET_DTIM_COUNT_ROOT_8821C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_ROOT_8821C(x) | BIT_DTIM_COUNT_ROOT_8821C(v)) + +/* 2 REG_DTIM_COUNTER_VAP1_8821C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP1_8821C 0 +#define BIT_MASK_DTIM_COUNT_VAP1_8821C 0xff +#define BIT_DTIM_COUNT_VAP1_8821C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP1_8821C) \ + << BIT_SHIFT_DTIM_COUNT_VAP1_8821C) +#define BITS_DTIM_COUNT_VAP1_8821C \ + (BIT_MASK_DTIM_COUNT_VAP1_8821C << BIT_SHIFT_DTIM_COUNT_VAP1_8821C) +#define BIT_CLEAR_DTIM_COUNT_VAP1_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP1_8821C)) +#define BIT_GET_DTIM_COUNT_VAP1_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1_8821C) & \ + BIT_MASK_DTIM_COUNT_VAP1_8821C) +#define BIT_SET_DTIM_COUNT_VAP1_8821C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP1_8821C(x) | BIT_DTIM_COUNT_VAP1_8821C(v)) + +/* 2 REG_DTIM_COUNTER_VAP2_8821C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP2_8821C 0 +#define BIT_MASK_DTIM_COUNT_VAP2_8821C 0xff +#define BIT_DTIM_COUNT_VAP2_8821C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP2_8821C) \ + << BIT_SHIFT_DTIM_COUNT_VAP2_8821C) +#define BITS_DTIM_COUNT_VAP2_8821C \ + (BIT_MASK_DTIM_COUNT_VAP2_8821C << BIT_SHIFT_DTIM_COUNT_VAP2_8821C) +#define BIT_CLEAR_DTIM_COUNT_VAP2_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP2_8821C)) +#define BIT_GET_DTIM_COUNT_VAP2_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2_8821C) & \ + BIT_MASK_DTIM_COUNT_VAP2_8821C) +#define BIT_SET_DTIM_COUNT_VAP2_8821C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP2_8821C(x) | BIT_DTIM_COUNT_VAP2_8821C(v)) + +/* 2 REG_DTIM_COUNTER_VAP3_8821C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP3_8821C 0 +#define BIT_MASK_DTIM_COUNT_VAP3_8821C 0xff +#define BIT_DTIM_COUNT_VAP3_8821C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP3_8821C) \ + << BIT_SHIFT_DTIM_COUNT_VAP3_8821C) +#define BITS_DTIM_COUNT_VAP3_8821C \ + (BIT_MASK_DTIM_COUNT_VAP3_8821C << BIT_SHIFT_DTIM_COUNT_VAP3_8821C) +#define BIT_CLEAR_DTIM_COUNT_VAP3_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP3_8821C)) +#define BIT_GET_DTIM_COUNT_VAP3_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3_8821C) & \ + BIT_MASK_DTIM_COUNT_VAP3_8821C) +#define BIT_SET_DTIM_COUNT_VAP3_8821C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP3_8821C(x) | BIT_DTIM_COUNT_VAP3_8821C(v)) + +/* 2 REG_DTIM_COUNTER_VAP4_8821C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP4_8821C 0 +#define BIT_MASK_DTIM_COUNT_VAP4_8821C 0xff +#define BIT_DTIM_COUNT_VAP4_8821C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP4_8821C) \ + << BIT_SHIFT_DTIM_COUNT_VAP4_8821C) +#define BITS_DTIM_COUNT_VAP4_8821C \ + (BIT_MASK_DTIM_COUNT_VAP4_8821C << BIT_SHIFT_DTIM_COUNT_VAP4_8821C) +#define BIT_CLEAR_DTIM_COUNT_VAP4_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP4_8821C)) +#define BIT_GET_DTIM_COUNT_VAP4_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4_8821C) & \ + BIT_MASK_DTIM_COUNT_VAP4_8821C) +#define BIT_SET_DTIM_COUNT_VAP4_8821C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP4_8821C(x) | BIT_DTIM_COUNT_VAP4_8821C(v)) + +/* 2 REG_DTIM_COUNTER_VAP5_8821C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP5_8821C 0 +#define BIT_MASK_DTIM_COUNT_VAP5_8821C 0xff +#define BIT_DTIM_COUNT_VAP5_8821C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP5_8821C) \ + << BIT_SHIFT_DTIM_COUNT_VAP5_8821C) +#define BITS_DTIM_COUNT_VAP5_8821C \ + (BIT_MASK_DTIM_COUNT_VAP5_8821C << BIT_SHIFT_DTIM_COUNT_VAP5_8821C) +#define BIT_CLEAR_DTIM_COUNT_VAP5_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP5_8821C)) +#define BIT_GET_DTIM_COUNT_VAP5_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5_8821C) & \ + BIT_MASK_DTIM_COUNT_VAP5_8821C) +#define BIT_SET_DTIM_COUNT_VAP5_8821C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP5_8821C(x) | BIT_DTIM_COUNT_VAP5_8821C(v)) + +/* 2 REG_DTIM_COUNTER_VAP6_8821C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP6_8821C 0 +#define BIT_MASK_DTIM_COUNT_VAP6_8821C 0xff +#define BIT_DTIM_COUNT_VAP6_8821C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP6_8821C) \ + << BIT_SHIFT_DTIM_COUNT_VAP6_8821C) +#define BITS_DTIM_COUNT_VAP6_8821C \ + (BIT_MASK_DTIM_COUNT_VAP6_8821C << BIT_SHIFT_DTIM_COUNT_VAP6_8821C) +#define BIT_CLEAR_DTIM_COUNT_VAP6_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP6_8821C)) +#define BIT_GET_DTIM_COUNT_VAP6_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6_8821C) & \ + BIT_MASK_DTIM_COUNT_VAP6_8821C) +#define BIT_SET_DTIM_COUNT_VAP6_8821C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP6_8821C(x) | BIT_DTIM_COUNT_VAP6_8821C(v)) + +/* 2 REG_DTIM_COUNTER_VAP7_8821C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP7_8821C 0 +#define BIT_MASK_DTIM_COUNT_VAP7_8821C 0xff +#define BIT_DTIM_COUNT_VAP7_8821C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP7_8821C) \ + << BIT_SHIFT_DTIM_COUNT_VAP7_8821C) +#define BITS_DTIM_COUNT_VAP7_8821C \ + (BIT_MASK_DTIM_COUNT_VAP7_8821C << BIT_SHIFT_DTIM_COUNT_VAP7_8821C) +#define BIT_CLEAR_DTIM_COUNT_VAP7_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP7_8821C)) +#define BIT_GET_DTIM_COUNT_VAP7_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7_8821C) & \ + BIT_MASK_DTIM_COUNT_VAP7_8821C) +#define BIT_SET_DTIM_COUNT_VAP7_8821C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP7_8821C(x) | BIT_DTIM_COUNT_VAP7_8821C(v)) + +/* 2 REG_DIS_ATIM_8821C */ +#define BIT_DIS_ATIM_VAP7_8821C BIT(7) +#define BIT_DIS_ATIM_VAP6_8821C BIT(6) +#define BIT_DIS_ATIM_VAP5_8821C BIT(5) +#define BIT_DIS_ATIM_VAP4_8821C BIT(4) +#define BIT_DIS_ATIM_VAP3_8821C BIT(3) +#define BIT_DIS_ATIM_VAP2_8821C BIT(2) +#define BIT_DIS_ATIM_VAP1_8821C BIT(1) +#define BIT_DIS_ATIM_ROOT_8821C BIT(0) + +/* 2 REG_EARLY_128US_8821C */ + +#define BIT_SHIFT_TSFT_SEL_TIMER1_8821C 3 +#define BIT_MASK_TSFT_SEL_TIMER1_8821C 0x7 +#define BIT_TSFT_SEL_TIMER1_8821C(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER1_8821C) \ + << BIT_SHIFT_TSFT_SEL_TIMER1_8821C) +#define BITS_TSFT_SEL_TIMER1_8821C \ + (BIT_MASK_TSFT_SEL_TIMER1_8821C << BIT_SHIFT_TSFT_SEL_TIMER1_8821C) +#define BIT_CLEAR_TSFT_SEL_TIMER1_8821C(x) ((x) & (~BITS_TSFT_SEL_TIMER1_8821C)) +#define BIT_GET_TSFT_SEL_TIMER1_8821C(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1_8821C) & \ + BIT_MASK_TSFT_SEL_TIMER1_8821C) +#define BIT_SET_TSFT_SEL_TIMER1_8821C(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER1_8821C(x) | BIT_TSFT_SEL_TIMER1_8821C(v)) + +#define BIT_SHIFT_EARLY_128US_8821C 0 +#define BIT_MASK_EARLY_128US_8821C 0x7 +#define BIT_EARLY_128US_8821C(x) \ + (((x) & BIT_MASK_EARLY_128US_8821C) << BIT_SHIFT_EARLY_128US_8821C) +#define BITS_EARLY_128US_8821C \ + (BIT_MASK_EARLY_128US_8821C << BIT_SHIFT_EARLY_128US_8821C) +#define BIT_CLEAR_EARLY_128US_8821C(x) ((x) & (~BITS_EARLY_128US_8821C)) +#define BIT_GET_EARLY_128US_8821C(x) \ + (((x) >> BIT_SHIFT_EARLY_128US_8821C) & BIT_MASK_EARLY_128US_8821C) +#define BIT_SET_EARLY_128US_8821C(x, v) \ + (BIT_CLEAR_EARLY_128US_8821C(x) | BIT_EARLY_128US_8821C(v)) + +/* 2 REG_P2PPS1_CTRL_8821C */ +#define BIT_P2P1_CTW_ALLSTASLEEP_8821C BIT(7) +#define BIT_P2P1_OFF_DISTX_EN_8821C BIT(6) +#define BIT_P2P1_PWR_MGT_EN_8821C BIT(5) +#define BIT_P2P1_NOA1_EN_8821C BIT(2) +#define BIT_P2P1_NOA0_EN_8821C BIT(1) + +/* 2 REG_P2PPS2_CTRL_8821C */ +#define BIT_P2P2_CTW_ALLSTASLEEP_8821C BIT(7) +#define BIT_P2P2_OFF_DISTX_EN_8821C BIT(6) +#define BIT_P2P2_PWR_MGT_EN_8821C BIT(5) +#define BIT_P2P2_NOA1_EN_8821C BIT(2) +#define BIT_P2P2_NOA0_EN_8821C BIT(1) + +/* 2 REG_TIMER0_SRC_SEL_8821C */ + +#define BIT_SHIFT_SYNC_CLI_SEL_8821C 4 +#define BIT_MASK_SYNC_CLI_SEL_8821C 0x7 +#define BIT_SYNC_CLI_SEL_8821C(x) \ + (((x) & BIT_MASK_SYNC_CLI_SEL_8821C) << BIT_SHIFT_SYNC_CLI_SEL_8821C) +#define BITS_SYNC_CLI_SEL_8821C \ + (BIT_MASK_SYNC_CLI_SEL_8821C << BIT_SHIFT_SYNC_CLI_SEL_8821C) +#define BIT_CLEAR_SYNC_CLI_SEL_8821C(x) ((x) & (~BITS_SYNC_CLI_SEL_8821C)) +#define BIT_GET_SYNC_CLI_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_SYNC_CLI_SEL_8821C) & BIT_MASK_SYNC_CLI_SEL_8821C) +#define BIT_SET_SYNC_CLI_SEL_8821C(x, v) \ + (BIT_CLEAR_SYNC_CLI_SEL_8821C(x) | BIT_SYNC_CLI_SEL_8821C(v)) + +#define BIT_SHIFT_TSFT_SEL_TIMER0_8821C 0 +#define BIT_MASK_TSFT_SEL_TIMER0_8821C 0x7 +#define BIT_TSFT_SEL_TIMER0_8821C(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER0_8821C) \ + << BIT_SHIFT_TSFT_SEL_TIMER0_8821C) +#define BITS_TSFT_SEL_TIMER0_8821C \ + (BIT_MASK_TSFT_SEL_TIMER0_8821C << BIT_SHIFT_TSFT_SEL_TIMER0_8821C) +#define BIT_CLEAR_TSFT_SEL_TIMER0_8821C(x) ((x) & (~BITS_TSFT_SEL_TIMER0_8821C)) +#define BIT_GET_TSFT_SEL_TIMER0_8821C(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0_8821C) & \ + BIT_MASK_TSFT_SEL_TIMER0_8821C) +#define BIT_SET_TSFT_SEL_TIMER0_8821C(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER0_8821C(x) | BIT_TSFT_SEL_TIMER0_8821C(v)) + +/* 2 REG_NOA_UNIT_SEL_8821C */ + +#define BIT_SHIFT_NOA_UNIT2_SEL_8821C 8 +#define BIT_MASK_NOA_UNIT2_SEL_8821C 0x7 +#define BIT_NOA_UNIT2_SEL_8821C(x) \ + (((x) & BIT_MASK_NOA_UNIT2_SEL_8821C) << BIT_SHIFT_NOA_UNIT2_SEL_8821C) +#define BITS_NOA_UNIT2_SEL_8821C \ + (BIT_MASK_NOA_UNIT2_SEL_8821C << BIT_SHIFT_NOA_UNIT2_SEL_8821C) +#define BIT_CLEAR_NOA_UNIT2_SEL_8821C(x) ((x) & (~BITS_NOA_UNIT2_SEL_8821C)) +#define BIT_GET_NOA_UNIT2_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_8821C) & BIT_MASK_NOA_UNIT2_SEL_8821C) +#define BIT_SET_NOA_UNIT2_SEL_8821C(x, v) \ + (BIT_CLEAR_NOA_UNIT2_SEL_8821C(x) | BIT_NOA_UNIT2_SEL_8821C(v)) + +#define BIT_SHIFT_NOA_UNIT1_SEL_8821C 4 +#define BIT_MASK_NOA_UNIT1_SEL_8821C 0x7 +#define BIT_NOA_UNIT1_SEL_8821C(x) \ + (((x) & BIT_MASK_NOA_UNIT1_SEL_8821C) << BIT_SHIFT_NOA_UNIT1_SEL_8821C) +#define BITS_NOA_UNIT1_SEL_8821C \ + (BIT_MASK_NOA_UNIT1_SEL_8821C << BIT_SHIFT_NOA_UNIT1_SEL_8821C) +#define BIT_CLEAR_NOA_UNIT1_SEL_8821C(x) ((x) & (~BITS_NOA_UNIT1_SEL_8821C)) +#define BIT_GET_NOA_UNIT1_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_8821C) & BIT_MASK_NOA_UNIT1_SEL_8821C) +#define BIT_SET_NOA_UNIT1_SEL_8821C(x, v) \ + (BIT_CLEAR_NOA_UNIT1_SEL_8821C(x) | BIT_NOA_UNIT1_SEL_8821C(v)) + +#define BIT_SHIFT_NOA_UNIT0_SEL_8821C 0 +#define BIT_MASK_NOA_UNIT0_SEL_8821C 0x7 +#define BIT_NOA_UNIT0_SEL_8821C(x) \ + (((x) & BIT_MASK_NOA_UNIT0_SEL_8821C) << BIT_SHIFT_NOA_UNIT0_SEL_8821C) +#define BITS_NOA_UNIT0_SEL_8821C \ + (BIT_MASK_NOA_UNIT0_SEL_8821C << BIT_SHIFT_NOA_UNIT0_SEL_8821C) +#define BIT_CLEAR_NOA_UNIT0_SEL_8821C(x) ((x) & (~BITS_NOA_UNIT0_SEL_8821C)) +#define BIT_GET_NOA_UNIT0_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_8821C) & BIT_MASK_NOA_UNIT0_SEL_8821C) +#define BIT_SET_NOA_UNIT0_SEL_8821C(x, v) \ + (BIT_CLEAR_NOA_UNIT0_SEL_8821C(x) | BIT_NOA_UNIT0_SEL_8821C(v)) + +/* 2 REG_P2POFF_DIS_TXTIME_8821C */ + +#define BIT_SHIFT_P2POFF_DIS_TXTIME_8821C 0 +#define BIT_MASK_P2POFF_DIS_TXTIME_8821C 0xff +#define BIT_P2POFF_DIS_TXTIME_8821C(x) \ + (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8821C) \ + << BIT_SHIFT_P2POFF_DIS_TXTIME_8821C) +#define BITS_P2POFF_DIS_TXTIME_8821C \ + (BIT_MASK_P2POFF_DIS_TXTIME_8821C << BIT_SHIFT_P2POFF_DIS_TXTIME_8821C) +#define BIT_CLEAR_P2POFF_DIS_TXTIME_8821C(x) \ + ((x) & (~BITS_P2POFF_DIS_TXTIME_8821C)) +#define BIT_GET_P2POFF_DIS_TXTIME_8821C(x) \ + (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8821C) & \ + BIT_MASK_P2POFF_DIS_TXTIME_8821C) +#define BIT_SET_P2POFF_DIS_TXTIME_8821C(x, v) \ + (BIT_CLEAR_P2POFF_DIS_TXTIME_8821C(x) | BIT_P2POFF_DIS_TXTIME_8821C(v)) + +/* 2 REG_MBSSID_BCN_SPACE2_8821C */ + +#define BIT_SHIFT_BCN_SPACE_CLINT2_8821C 16 +#define BIT_MASK_BCN_SPACE_CLINT2_8821C 0xfff +#define BIT_BCN_SPACE_CLINT2_8821C(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT2_8821C) \ + << BIT_SHIFT_BCN_SPACE_CLINT2_8821C) +#define BITS_BCN_SPACE_CLINT2_8821C \ + (BIT_MASK_BCN_SPACE_CLINT2_8821C << BIT_SHIFT_BCN_SPACE_CLINT2_8821C) +#define BIT_CLEAR_BCN_SPACE_CLINT2_8821C(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT2_8821C)) +#define BIT_GET_BCN_SPACE_CLINT2_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2_8821C) & \ + BIT_MASK_BCN_SPACE_CLINT2_8821C) +#define BIT_SET_BCN_SPACE_CLINT2_8821C(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT2_8821C(x) | BIT_BCN_SPACE_CLINT2_8821C(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT1_8821C 0 +#define BIT_MASK_BCN_SPACE_CLINT1_8821C 0xfff +#define BIT_BCN_SPACE_CLINT1_8821C(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT1_8821C) \ + << BIT_SHIFT_BCN_SPACE_CLINT1_8821C) +#define BITS_BCN_SPACE_CLINT1_8821C \ + (BIT_MASK_BCN_SPACE_CLINT1_8821C << BIT_SHIFT_BCN_SPACE_CLINT1_8821C) +#define BIT_CLEAR_BCN_SPACE_CLINT1_8821C(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT1_8821C)) +#define BIT_GET_BCN_SPACE_CLINT1_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1_8821C) & \ + BIT_MASK_BCN_SPACE_CLINT1_8821C) +#define BIT_SET_BCN_SPACE_CLINT1_8821C(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT1_8821C(x) | BIT_BCN_SPACE_CLINT1_8821C(v)) + +/* 2 REG_MBSSID_BCN_SPACE3_8821C */ + +#define BIT_SHIFT_SUB_BCN_SPACE_8821C 16 +#define BIT_MASK_SUB_BCN_SPACE_8821C 0xff +#define BIT_SUB_BCN_SPACE_8821C(x) \ + (((x) & BIT_MASK_SUB_BCN_SPACE_8821C) << BIT_SHIFT_SUB_BCN_SPACE_8821C) +#define BITS_SUB_BCN_SPACE_8821C \ + (BIT_MASK_SUB_BCN_SPACE_8821C << BIT_SHIFT_SUB_BCN_SPACE_8821C) +#define BIT_CLEAR_SUB_BCN_SPACE_8821C(x) ((x) & (~BITS_SUB_BCN_SPACE_8821C)) +#define BIT_GET_SUB_BCN_SPACE_8821C(x) \ + (((x) >> BIT_SHIFT_SUB_BCN_SPACE_8821C) & BIT_MASK_SUB_BCN_SPACE_8821C) +#define BIT_SET_SUB_BCN_SPACE_8821C(x, v) \ + (BIT_CLEAR_SUB_BCN_SPACE_8821C(x) | BIT_SUB_BCN_SPACE_8821C(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT3_8821C 0 +#define BIT_MASK_BCN_SPACE_CLINT3_8821C 0xfff +#define BIT_BCN_SPACE_CLINT3_8821C(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT3_8821C) \ + << BIT_SHIFT_BCN_SPACE_CLINT3_8821C) +#define BITS_BCN_SPACE_CLINT3_8821C \ + (BIT_MASK_BCN_SPACE_CLINT3_8821C << BIT_SHIFT_BCN_SPACE_CLINT3_8821C) +#define BIT_CLEAR_BCN_SPACE_CLINT3_8821C(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT3_8821C)) +#define BIT_GET_BCN_SPACE_CLINT3_8821C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3_8821C) & \ + BIT_MASK_BCN_SPACE_CLINT3_8821C) +#define BIT_SET_BCN_SPACE_CLINT3_8821C(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT3_8821C(x) | BIT_BCN_SPACE_CLINT3_8821C(v)) + +/* 2 REG_ACMHWCTRL_8821C */ +#define BIT_BEQ_ACM_STATUS_8821C BIT(7) +#define BIT_VIQ_ACM_STATUS_8821C BIT(6) +#define BIT_VOQ_ACM_STATUS_8821C BIT(5) +#define BIT_BEQ_ACM_EN_8821C BIT(3) +#define BIT_VIQ_ACM_EN_8821C BIT(2) +#define BIT_VOQ_ACM_EN_8821C BIT(1) +#define BIT_ACMHWEN_8821C BIT(0) + +/* 2 REG_ACMRSTCTRL_8821C */ +#define BIT_BE_ACM_RESET_USED_TIME_8821C BIT(2) +#define BIT_VI_ACM_RESET_USED_TIME_8821C BIT(1) +#define BIT_VO_ACM_RESET_USED_TIME_8821C BIT(0) + +/* 2 REG_ACMAVG_8821C */ + +#define BIT_SHIFT_AVGPERIOD_8821C 0 +#define BIT_MASK_AVGPERIOD_8821C 0xffff +#define BIT_AVGPERIOD_8821C(x) \ + (((x) & BIT_MASK_AVGPERIOD_8821C) << BIT_SHIFT_AVGPERIOD_8821C) +#define BITS_AVGPERIOD_8821C \ + (BIT_MASK_AVGPERIOD_8821C << BIT_SHIFT_AVGPERIOD_8821C) +#define BIT_CLEAR_AVGPERIOD_8821C(x) ((x) & (~BITS_AVGPERIOD_8821C)) +#define BIT_GET_AVGPERIOD_8821C(x) \ + (((x) >> BIT_SHIFT_AVGPERIOD_8821C) & BIT_MASK_AVGPERIOD_8821C) +#define BIT_SET_AVGPERIOD_8821C(x, v) \ + (BIT_CLEAR_AVGPERIOD_8821C(x) | BIT_AVGPERIOD_8821C(v)) + +/* 2 REG_VO_ADMTIME_8821C */ + +#define BIT_SHIFT_VO_ADMITTED_TIME_8821C 0 +#define BIT_MASK_VO_ADMITTED_TIME_8821C 0xffff +#define BIT_VO_ADMITTED_TIME_8821C(x) \ + (((x) & BIT_MASK_VO_ADMITTED_TIME_8821C) \ + << BIT_SHIFT_VO_ADMITTED_TIME_8821C) +#define BITS_VO_ADMITTED_TIME_8821C \ + (BIT_MASK_VO_ADMITTED_TIME_8821C << BIT_SHIFT_VO_ADMITTED_TIME_8821C) +#define BIT_CLEAR_VO_ADMITTED_TIME_8821C(x) \ + ((x) & (~BITS_VO_ADMITTED_TIME_8821C)) +#define BIT_GET_VO_ADMITTED_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8821C) & \ + BIT_MASK_VO_ADMITTED_TIME_8821C) +#define BIT_SET_VO_ADMITTED_TIME_8821C(x, v) \ + (BIT_CLEAR_VO_ADMITTED_TIME_8821C(x) | BIT_VO_ADMITTED_TIME_8821C(v)) + +/* 2 REG_VI_ADMTIME_8821C */ + +#define BIT_SHIFT_VI_ADMITTED_TIME_8821C 0 +#define BIT_MASK_VI_ADMITTED_TIME_8821C 0xffff +#define BIT_VI_ADMITTED_TIME_8821C(x) \ + (((x) & BIT_MASK_VI_ADMITTED_TIME_8821C) \ + << BIT_SHIFT_VI_ADMITTED_TIME_8821C) +#define BITS_VI_ADMITTED_TIME_8821C \ + (BIT_MASK_VI_ADMITTED_TIME_8821C << BIT_SHIFT_VI_ADMITTED_TIME_8821C) +#define BIT_CLEAR_VI_ADMITTED_TIME_8821C(x) \ + ((x) & (~BITS_VI_ADMITTED_TIME_8821C)) +#define BIT_GET_VI_ADMITTED_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8821C) & \ + BIT_MASK_VI_ADMITTED_TIME_8821C) +#define BIT_SET_VI_ADMITTED_TIME_8821C(x, v) \ + (BIT_CLEAR_VI_ADMITTED_TIME_8821C(x) | BIT_VI_ADMITTED_TIME_8821C(v)) + +/* 2 REG_BE_ADMTIME_8821C */ + +#define BIT_SHIFT_BE_ADMITTED_TIME_8821C 0 +#define BIT_MASK_BE_ADMITTED_TIME_8821C 0xffff +#define BIT_BE_ADMITTED_TIME_8821C(x) \ + (((x) & BIT_MASK_BE_ADMITTED_TIME_8821C) \ + << BIT_SHIFT_BE_ADMITTED_TIME_8821C) +#define BITS_BE_ADMITTED_TIME_8821C \ + (BIT_MASK_BE_ADMITTED_TIME_8821C << BIT_SHIFT_BE_ADMITTED_TIME_8821C) +#define BIT_CLEAR_BE_ADMITTED_TIME_8821C(x) \ + ((x) & (~BITS_BE_ADMITTED_TIME_8821C)) +#define BIT_GET_BE_ADMITTED_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8821C) & \ + BIT_MASK_BE_ADMITTED_TIME_8821C) +#define BIT_SET_BE_ADMITTED_TIME_8821C(x, v) \ + (BIT_CLEAR_BE_ADMITTED_TIME_8821C(x) | BIT_BE_ADMITTED_TIME_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_EDCA_RANDOM_GEN_8821C */ + +#define BIT_SHIFT_RANDOM_GEN_8821C 0 +#define BIT_MASK_RANDOM_GEN_8821C 0xffffff +#define BIT_RANDOM_GEN_8821C(x) \ + (((x) & BIT_MASK_RANDOM_GEN_8821C) << BIT_SHIFT_RANDOM_GEN_8821C) +#define BITS_RANDOM_GEN_8821C \ + (BIT_MASK_RANDOM_GEN_8821C << BIT_SHIFT_RANDOM_GEN_8821C) +#define BIT_CLEAR_RANDOM_GEN_8821C(x) ((x) & (~BITS_RANDOM_GEN_8821C)) +#define BIT_GET_RANDOM_GEN_8821C(x) \ + (((x) >> BIT_SHIFT_RANDOM_GEN_8821C) & BIT_MASK_RANDOM_GEN_8821C) +#define BIT_SET_RANDOM_GEN_8821C(x, v) \ + (BIT_CLEAR_RANDOM_GEN_8821C(x) | BIT_RANDOM_GEN_8821C(v)) + +/* 2 REG_TXCMD_NOA_SEL_8821C */ + +#define BIT_SHIFT_NOA_SEL_V2_8821C 4 +#define BIT_MASK_NOA_SEL_V2_8821C 0x7 +#define BIT_NOA_SEL_V2_8821C(x) \ + (((x) & BIT_MASK_NOA_SEL_V2_8821C) << BIT_SHIFT_NOA_SEL_V2_8821C) +#define BITS_NOA_SEL_V2_8821C \ + (BIT_MASK_NOA_SEL_V2_8821C << BIT_SHIFT_NOA_SEL_V2_8821C) +#define BIT_CLEAR_NOA_SEL_V2_8821C(x) ((x) & (~BITS_NOA_SEL_V2_8821C)) +#define BIT_GET_NOA_SEL_V2_8821C(x) \ + (((x) >> BIT_SHIFT_NOA_SEL_V2_8821C) & BIT_MASK_NOA_SEL_V2_8821C) +#define BIT_SET_NOA_SEL_V2_8821C(x, v) \ + (BIT_CLEAR_NOA_SEL_V2_8821C(x) | BIT_NOA_SEL_V2_8821C(v)) + +#define BIT_SHIFT_TXCMD_SEG_SEL_8821C 0 +#define BIT_MASK_TXCMD_SEG_SEL_8821C 0xf +#define BIT_TXCMD_SEG_SEL_8821C(x) \ + (((x) & BIT_MASK_TXCMD_SEG_SEL_8821C) << BIT_SHIFT_TXCMD_SEG_SEL_8821C) +#define BITS_TXCMD_SEG_SEL_8821C \ + (BIT_MASK_TXCMD_SEG_SEL_8821C << BIT_SHIFT_TXCMD_SEG_SEL_8821C) +#define BIT_CLEAR_TXCMD_SEG_SEL_8821C(x) ((x) & (~BITS_TXCMD_SEG_SEL_8821C)) +#define BIT_GET_TXCMD_SEG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8821C) & BIT_MASK_TXCMD_SEG_SEL_8821C) +#define BIT_SET_TXCMD_SEG_SEL_8821C(x, v) \ + (BIT_CLEAR_TXCMD_SEG_SEL_8821C(x) | BIT_TXCMD_SEG_SEL_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOA_PARAM_8821C */ + +#define BIT_SHIFT_NOA_DURATION_V1_8821C 0 +#define BIT_MASK_NOA_DURATION_V1_8821C 0xffffffffL +#define BIT_NOA_DURATION_V1_8821C(x) \ + (((x) & BIT_MASK_NOA_DURATION_V1_8821C) \ + << BIT_SHIFT_NOA_DURATION_V1_8821C) +#define BITS_NOA_DURATION_V1_8821C \ + (BIT_MASK_NOA_DURATION_V1_8821C << BIT_SHIFT_NOA_DURATION_V1_8821C) +#define BIT_CLEAR_NOA_DURATION_V1_8821C(x) ((x) & (~BITS_NOA_DURATION_V1_8821C)) +#define BIT_GET_NOA_DURATION_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NOA_DURATION_V1_8821C) & \ + BIT_MASK_NOA_DURATION_V1_8821C) +#define BIT_SET_NOA_DURATION_V1_8821C(x, v) \ + (BIT_CLEAR_NOA_DURATION_V1_8821C(x) | BIT_NOA_DURATION_V1_8821C(v)) + +/* 2 REG_NOA_PARAM_1_8821C */ + +#define BIT_SHIFT_NOA_INTERVAL_V1_8821C 0 +#define BIT_MASK_NOA_INTERVAL_V1_8821C 0xffffffffL +#define BIT_NOA_INTERVAL_V1_8821C(x) \ + (((x) & BIT_MASK_NOA_INTERVAL_V1_8821C) \ + << BIT_SHIFT_NOA_INTERVAL_V1_8821C) +#define BITS_NOA_INTERVAL_V1_8821C \ + (BIT_MASK_NOA_INTERVAL_V1_8821C << BIT_SHIFT_NOA_INTERVAL_V1_8821C) +#define BIT_CLEAR_NOA_INTERVAL_V1_8821C(x) ((x) & (~BITS_NOA_INTERVAL_V1_8821C)) +#define BIT_GET_NOA_INTERVAL_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NOA_INTERVAL_V1_8821C) & \ + BIT_MASK_NOA_INTERVAL_V1_8821C) +#define BIT_SET_NOA_INTERVAL_V1_8821C(x, v) \ + (BIT_CLEAR_NOA_INTERVAL_V1_8821C(x) | BIT_NOA_INTERVAL_V1_8821C(v)) + +/* 2 REG_NOA_PARAM_2_8821C */ + +#define BIT_SHIFT_NOA_START_TIME_V1_8821C 0 +#define BIT_MASK_NOA_START_TIME_V1_8821C 0xffffffffL +#define BIT_NOA_START_TIME_V1_8821C(x) \ + (((x) & BIT_MASK_NOA_START_TIME_V1_8821C) \ + << BIT_SHIFT_NOA_START_TIME_V1_8821C) +#define BITS_NOA_START_TIME_V1_8821C \ + (BIT_MASK_NOA_START_TIME_V1_8821C << BIT_SHIFT_NOA_START_TIME_V1_8821C) +#define BIT_CLEAR_NOA_START_TIME_V1_8821C(x) \ + ((x) & (~BITS_NOA_START_TIME_V1_8821C)) +#define BIT_GET_NOA_START_TIME_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NOA_START_TIME_V1_8821C) & \ + BIT_MASK_NOA_START_TIME_V1_8821C) +#define BIT_SET_NOA_START_TIME_V1_8821C(x, v) \ + (BIT_CLEAR_NOA_START_TIME_V1_8821C(x) | BIT_NOA_START_TIME_V1_8821C(v)) + +/* 2 REG_NOA_PARAM_3_8821C */ + +#define BIT_SHIFT_NOA_COUNT_V1_8821C 0 +#define BIT_MASK_NOA_COUNT_V1_8821C 0xffffffffL +#define BIT_NOA_COUNT_V1_8821C(x) \ + (((x) & BIT_MASK_NOA_COUNT_V1_8821C) << BIT_SHIFT_NOA_COUNT_V1_8821C) +#define BITS_NOA_COUNT_V1_8821C \ + (BIT_MASK_NOA_COUNT_V1_8821C << BIT_SHIFT_NOA_COUNT_V1_8821C) +#define BIT_CLEAR_NOA_COUNT_V1_8821C(x) ((x) & (~BITS_NOA_COUNT_V1_8821C)) +#define BIT_GET_NOA_COUNT_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_V1_8821C) & BIT_MASK_NOA_COUNT_V1_8821C) +#define BIT_SET_NOA_COUNT_V1_8821C(x, v) \ + (BIT_CLEAR_NOA_COUNT_V1_8821C(x) | BIT_NOA_COUNT_V1_8821C(v)) + +/* 2 REG_P2P_RST_8821C */ +#define BIT_P2P2_PWR_RST1_8821C BIT(5) +#define BIT_P2P2_PWR_RST0_8821C BIT(4) +#define BIT_P2P1_PWR_RST1_8821C BIT(3) +#define BIT_P2P1_PWR_RST0_8821C BIT(2) +#define BIT_P2P_PWR_RST1_V1_8821C BIT(1) +#define BIT_P2P_PWR_RST0_V1_8821C BIT(0) + +/* 2 REG_SCHEDULER_RST_8821C */ +#define BIT_SYNC_CLI_ONCE_RIGHT_NOW_8821C BIT(2) +#define BIT_SYNC_CLI_ONCE_BY_TBTT_8821C BIT(1) +#define BIT_SCHEDULER_RST_V1_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_SCH_TXCMD_8821C */ + +#define BIT_SHIFT_SCH_TXCMD_8821C 0 +#define BIT_MASK_SCH_TXCMD_8821C 0xffffffffL +#define BIT_SCH_TXCMD_8821C(x) \ + (((x) & BIT_MASK_SCH_TXCMD_8821C) << BIT_SHIFT_SCH_TXCMD_8821C) +#define BITS_SCH_TXCMD_8821C \ + (BIT_MASK_SCH_TXCMD_8821C << BIT_SHIFT_SCH_TXCMD_8821C) +#define BIT_CLEAR_SCH_TXCMD_8821C(x) ((x) & (~BITS_SCH_TXCMD_8821C)) +#define BIT_GET_SCH_TXCMD_8821C(x) \ + (((x) >> BIT_SHIFT_SCH_TXCMD_8821C) & BIT_MASK_SCH_TXCMD_8821C) +#define BIT_SET_SCH_TXCMD_8821C(x, v) \ + (BIT_CLEAR_SCH_TXCMD_8821C(x) | BIT_SCH_TXCMD_8821C(v)) + +/* 2 REG_PAGE5_DUMMY_8821C */ +#define BIT_ECO_TXOP_BREAK_FORCE_CFEND_8821C BIT(0) + +/* 2 REG_CPUMGQ_TX_TIMER_8821C */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8821C 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_V1_8821C 0xffffffffL +#define BIT_CPUMGQ_TX_TIMER_V1_8821C(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1_8821C) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8821C) +#define BITS_CPUMGQ_TX_TIMER_V1_8821C \ + (BIT_MASK_CPUMGQ_TX_TIMER_V1_8821C \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8821C) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8821C(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_V1_8821C)) +#define BIT_GET_CPUMGQ_TX_TIMER_V1_8821C(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8821C) & \ + BIT_MASK_CPUMGQ_TX_TIMER_V1_8821C) +#define BIT_SET_CPUMGQ_TX_TIMER_V1_8821C(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8821C(x) | \ + BIT_CPUMGQ_TX_TIMER_V1_8821C(v)) + +/* 2 REG_PS_TIMER_A_8821C */ + +#define BIT_SHIFT_PS_TIMER_A_V1_8821C 0 +#define BIT_MASK_PS_TIMER_A_V1_8821C 0xffffffffL +#define BIT_PS_TIMER_A_V1_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_A_V1_8821C) << BIT_SHIFT_PS_TIMER_A_V1_8821C) +#define BITS_PS_TIMER_A_V1_8821C \ + (BIT_MASK_PS_TIMER_A_V1_8821C << BIT_SHIFT_PS_TIMER_A_V1_8821C) +#define BIT_CLEAR_PS_TIMER_A_V1_8821C(x) ((x) & (~BITS_PS_TIMER_A_V1_8821C)) +#define BIT_GET_PS_TIMER_A_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_V1_8821C) & BIT_MASK_PS_TIMER_A_V1_8821C) +#define BIT_SET_PS_TIMER_A_V1_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_A_V1_8821C(x) | BIT_PS_TIMER_A_V1_8821C(v)) + +/* 2 REG_PS_TIMER_B_8821C */ + +#define BIT_SHIFT_PS_TIMER_B_V1_8821C 0 +#define BIT_MASK_PS_TIMER_B_V1_8821C 0xffffffffL +#define BIT_PS_TIMER_B_V1_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_B_V1_8821C) << BIT_SHIFT_PS_TIMER_B_V1_8821C) +#define BITS_PS_TIMER_B_V1_8821C \ + (BIT_MASK_PS_TIMER_B_V1_8821C << BIT_SHIFT_PS_TIMER_B_V1_8821C) +#define BIT_CLEAR_PS_TIMER_B_V1_8821C(x) ((x) & (~BITS_PS_TIMER_B_V1_8821C)) +#define BIT_GET_PS_TIMER_B_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_V1_8821C) & BIT_MASK_PS_TIMER_B_V1_8821C) +#define BIT_SET_PS_TIMER_B_V1_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_B_V1_8821C(x) | BIT_PS_TIMER_B_V1_8821C(v)) + +/* 2 REG_PS_TIMER_C_8821C */ + +#define BIT_SHIFT_PS_TIMER_C_V1_8821C 0 +#define BIT_MASK_PS_TIMER_C_V1_8821C 0xffffffffL +#define BIT_PS_TIMER_C_V1_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_C_V1_8821C) << BIT_SHIFT_PS_TIMER_C_V1_8821C) +#define BITS_PS_TIMER_C_V1_8821C \ + (BIT_MASK_PS_TIMER_C_V1_8821C << BIT_SHIFT_PS_TIMER_C_V1_8821C) +#define BIT_CLEAR_PS_TIMER_C_V1_8821C(x) ((x) & (~BITS_PS_TIMER_C_V1_8821C)) +#define BIT_GET_PS_TIMER_C_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_V1_8821C) & BIT_MASK_PS_TIMER_C_V1_8821C) +#define BIT_SET_PS_TIMER_C_V1_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_C_V1_8821C(x) | BIT_PS_TIMER_C_V1_8821C(v)) + +/* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8821C */ +#define BIT_CPUMGQ_TIMER_EN_8821C BIT(31) +#define BIT_CPUMGQ_TX_EN_8821C BIT(28) + +#define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8821C 24 +#define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8821C 0x7 +#define BIT_CPUMGQ_TIMER_TSF_SEL_8821C(x) \ + (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8821C) \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8821C) +#define BITS_CPUMGQ_TIMER_TSF_SEL_8821C \ + (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8821C \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8821C) +#define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8821C(x) \ + ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_8821C)) +#define BIT_GET_CPUMGQ_TIMER_TSF_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8821C) & \ + BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8821C) +#define BIT_SET_CPUMGQ_TIMER_TSF_SEL_8821C(x, v) \ + (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8821C(x) | \ + BIT_CPUMGQ_TIMER_TSF_SEL_8821C(v)) + +#define BIT_PS_TIMER_C_EN_8821C BIT(23) + +#define BIT_SHIFT_PS_TIMER_C_TSF_SEL_8821C 16 +#define BIT_MASK_PS_TIMER_C_TSF_SEL_8821C 0x7 +#define BIT_PS_TIMER_C_TSF_SEL_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL_8821C) \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8821C) +#define BITS_PS_TIMER_C_TSF_SEL_8821C \ + (BIT_MASK_PS_TIMER_C_TSF_SEL_8821C \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8821C) +#define BIT_CLEAR_PS_TIMER_C_TSF_SEL_8821C(x) \ + ((x) & (~BITS_PS_TIMER_C_TSF_SEL_8821C)) +#define BIT_GET_PS_TIMER_C_TSF_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL_8821C) & \ + BIT_MASK_PS_TIMER_C_TSF_SEL_8821C) +#define BIT_SET_PS_TIMER_C_TSF_SEL_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_C_TSF_SEL_8821C(x) | \ + BIT_PS_TIMER_C_TSF_SEL_8821C(v)) + +#define BIT_PS_TIMER_B_EN_8821C BIT(15) + +#define BIT_SHIFT_PS_TIMER_B_TSF_SEL_8821C 8 +#define BIT_MASK_PS_TIMER_B_TSF_SEL_8821C 0x7 +#define BIT_PS_TIMER_B_TSF_SEL_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_8821C) \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8821C) +#define BITS_PS_TIMER_B_TSF_SEL_8821C \ + (BIT_MASK_PS_TIMER_B_TSF_SEL_8821C \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8821C) +#define BIT_CLEAR_PS_TIMER_B_TSF_SEL_8821C(x) \ + ((x) & (~BITS_PS_TIMER_B_TSF_SEL_8821C)) +#define BIT_GET_PS_TIMER_B_TSF_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_8821C) & \ + BIT_MASK_PS_TIMER_B_TSF_SEL_8821C) +#define BIT_SET_PS_TIMER_B_TSF_SEL_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_B_TSF_SEL_8821C(x) | \ + BIT_PS_TIMER_B_TSF_SEL_8821C(v)) + +#define BIT_PS_TIMER_A_EN_8821C BIT(7) + +#define BIT_SHIFT_PS_TIMER_A_TSF_SEL_8821C 0 +#define BIT_MASK_PS_TIMER_A_TSF_SEL_8821C 0x7 +#define BIT_PS_TIMER_A_TSF_SEL_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_8821C) \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8821C) +#define BITS_PS_TIMER_A_TSF_SEL_8821C \ + (BIT_MASK_PS_TIMER_A_TSF_SEL_8821C \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8821C) +#define BIT_CLEAR_PS_TIMER_A_TSF_SEL_8821C(x) \ + ((x) & (~BITS_PS_TIMER_A_TSF_SEL_8821C)) +#define BIT_GET_PS_TIMER_A_TSF_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_8821C) & \ + BIT_MASK_PS_TIMER_A_TSF_SEL_8821C) +#define BIT_SET_PS_TIMER_A_TSF_SEL_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_A_TSF_SEL_8821C(x) | \ + BIT_PS_TIMER_A_TSF_SEL_8821C(v)) + +/* 2 REG_CPUMGQ_TX_TIMER_EARLY_8821C */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8821C 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8821C 0xff +#define BIT_CPUMGQ_TX_TIMER_EARLY_8821C(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8821C) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8821C) +#define BITS_CPUMGQ_TX_TIMER_EARLY_8821C \ + (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8821C \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8821C) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8821C(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_8821C)) +#define BIT_GET_CPUMGQ_TX_TIMER_EARLY_8821C(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8821C) & \ + BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8821C) +#define BIT_SET_CPUMGQ_TX_TIMER_EARLY_8821C(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8821C(x) | \ + BIT_CPUMGQ_TX_TIMER_EARLY_8821C(v)) + +/* 2 REG_PS_TIMER_A_EARLY_8821C */ + +#define BIT_SHIFT_PS_TIMER_A_EARLY_8821C 0 +#define BIT_MASK_PS_TIMER_A_EARLY_8821C 0xff +#define BIT_PS_TIMER_A_EARLY_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_A_EARLY_8821C) \ + << BIT_SHIFT_PS_TIMER_A_EARLY_8821C) +#define BITS_PS_TIMER_A_EARLY_8821C \ + (BIT_MASK_PS_TIMER_A_EARLY_8821C << BIT_SHIFT_PS_TIMER_A_EARLY_8821C) +#define BIT_CLEAR_PS_TIMER_A_EARLY_8821C(x) \ + ((x) & (~BITS_PS_TIMER_A_EARLY_8821C)) +#define BIT_GET_PS_TIMER_A_EARLY_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY_8821C) & \ + BIT_MASK_PS_TIMER_A_EARLY_8821C) +#define BIT_SET_PS_TIMER_A_EARLY_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_A_EARLY_8821C(x) | BIT_PS_TIMER_A_EARLY_8821C(v)) + +/* 2 REG_PS_TIMER_B_EARLY_8821C */ + +#define BIT_SHIFT_PS_TIMER_B_EARLY_8821C 0 +#define BIT_MASK_PS_TIMER_B_EARLY_8821C 0xff +#define BIT_PS_TIMER_B_EARLY_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_B_EARLY_8821C) \ + << BIT_SHIFT_PS_TIMER_B_EARLY_8821C) +#define BITS_PS_TIMER_B_EARLY_8821C \ + (BIT_MASK_PS_TIMER_B_EARLY_8821C << BIT_SHIFT_PS_TIMER_B_EARLY_8821C) +#define BIT_CLEAR_PS_TIMER_B_EARLY_8821C(x) \ + ((x) & (~BITS_PS_TIMER_B_EARLY_8821C)) +#define BIT_GET_PS_TIMER_B_EARLY_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY_8821C) & \ + BIT_MASK_PS_TIMER_B_EARLY_8821C) +#define BIT_SET_PS_TIMER_B_EARLY_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_B_EARLY_8821C(x) | BIT_PS_TIMER_B_EARLY_8821C(v)) + +/* 2 REG_PS_TIMER_C_EARLY_8821C */ + +#define BIT_SHIFT_PS_TIMER_C_EARLY_8821C 0 +#define BIT_MASK_PS_TIMER_C_EARLY_8821C 0xff +#define BIT_PS_TIMER_C_EARLY_8821C(x) \ + (((x) & BIT_MASK_PS_TIMER_C_EARLY_8821C) \ + << BIT_SHIFT_PS_TIMER_C_EARLY_8821C) +#define BITS_PS_TIMER_C_EARLY_8821C \ + (BIT_MASK_PS_TIMER_C_EARLY_8821C << BIT_SHIFT_PS_TIMER_C_EARLY_8821C) +#define BIT_CLEAR_PS_TIMER_C_EARLY_8821C(x) \ + ((x) & (~BITS_PS_TIMER_C_EARLY_8821C)) +#define BIT_GET_PS_TIMER_C_EARLY_8821C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY_8821C) & \ + BIT_MASK_PS_TIMER_C_EARLY_8821C) +#define BIT_SET_PS_TIMER_C_EARLY_8821C(x, v) \ + (BIT_CLEAR_PS_TIMER_C_EARLY_8821C(x) | BIT_PS_TIMER_C_EARLY_8821C(v)) + +/* 2 REG_CPUMGQ_PARAMETER_8821C */ + +/* 2 REG_NOT_VALID_8821C */ +#define BIT_MAC_STOP_CPUMGQ_8821C BIT(16) + +#define BIT_SHIFT_CW_8821C 8 +#define BIT_MASK_CW_8821C 0xff +#define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C) +#define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C) +#define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C)) +#define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C) +#define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v)) + +#define BIT_SHIFT_AIFS_8821C 0 +#define BIT_MASK_AIFS_8821C 0xff +#define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C) +#define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C) +#define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C)) +#define BIT_GET_AIFS_8821C(x) \ + (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C) +#define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_WMAC_CR_8821C (WMAC CR AND APSD CONTROL REGISTER) */ +#define BIT_IC_MACPHY_M_8821C BIT(0) + +/* 2 REG_WMAC_FWPKT_CR_8821C */ +#define BIT_FWEN_8821C BIT(7) +#define BIT_PHYSTS_PKT_CTRL_8821C BIT(6) +#define BIT_FWFULL_TO_RXFF_EN_8821C BIT(5) +#define BIT_APPHDR_MIDSRCH_FAIL_8821C BIT(4) +#define BIT_FWPARSING_EN_8821C BIT(3) + +#define BIT_SHIFT_APPEND_MHDR_LEN_8821C 0 +#define BIT_MASK_APPEND_MHDR_LEN_8821C 0x7 +#define BIT_APPEND_MHDR_LEN_8821C(x) \ + (((x) & BIT_MASK_APPEND_MHDR_LEN_8821C) \ + << BIT_SHIFT_APPEND_MHDR_LEN_8821C) +#define BITS_APPEND_MHDR_LEN_8821C \ + (BIT_MASK_APPEND_MHDR_LEN_8821C << BIT_SHIFT_APPEND_MHDR_LEN_8821C) +#define BIT_CLEAR_APPEND_MHDR_LEN_8821C(x) ((x) & (~BITS_APPEND_MHDR_LEN_8821C)) +#define BIT_GET_APPEND_MHDR_LEN_8821C(x) \ + (((x) >> BIT_SHIFT_APPEND_MHDR_LEN_8821C) & \ + BIT_MASK_APPEND_MHDR_LEN_8821C) +#define BIT_SET_APPEND_MHDR_LEN_8821C(x, v) \ + (BIT_CLEAR_APPEND_MHDR_LEN_8821C(x) | BIT_APPEND_MHDR_LEN_8821C(v)) + +/* 2 REG_FW_STS_FILTER_8821C */ +#define BIT_DATA_FW_STS_FILTER_8821C BIT(2) +#define BIT_CTRL_FW_STS_FILTER_8821C BIT(1) +#define BIT_MGNT_FW_STS_FILTER_8821C BIT(0) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_TCR_8821C (TRANSMISSION CONFIGURATION REGISTER) */ +#define BIT_WMAC_EN_RTS_ADDR_8821C BIT(31) +#define BIT_WMAC_DISABLE_CCK_8821C BIT(30) +#define BIT_WMAC_RAW_LEN_8821C BIT(29) +#define BIT_WMAC_NOTX_IN_RXNDP_8821C BIT(28) +#define BIT_WMAC_EN_EOF_8821C BIT(27) +#define BIT_WMAC_BF_SEL_8821C BIT(26) +#define BIT_WMAC_ANTMODE_SEL_8821C BIT(25) +#define BIT_WMAC_TCRPWRMGT_HWCTL_8821C BIT(24) +#define BIT_WMAC_SMOOTH_VAL_8821C BIT(23) +#define BIT_FETCH_MPDU_AFTER_WSEC_RDY_8821C BIT(20) +#define BIT_WMAC_TCR_EN_20MST_8821C BIT(19) +#define BIT_WMAC_DIS_SIGTA_8821C BIT(18) +#define BIT_WMAC_DIS_A2B0_8821C BIT(17) +#define BIT_WMAC_MSK_SIGBCRC_8821C BIT(16) +#define BIT_WMAC_TCR_ERRSTEN_3_8821C BIT(15) +#define BIT_WMAC_TCR_ERRSTEN_2_8821C BIT(14) +#define BIT_WMAC_TCR_ERRSTEN_1_8821C BIT(13) +#define BIT_WMAC_TCR_ERRSTEN_0_8821C BIT(12) +#define BIT_WMAC_TCR_TXSK_PERPKT_8821C BIT(11) +#define BIT_ICV_8821C BIT(10) +#define BIT_CFEND_FORMAT_8821C BIT(9) +#define BIT_CRC_8821C BIT(8) +#define BIT_PWRBIT_OW_EN_8821C BIT(7) +#define BIT_PWR_ST_8821C BIT(6) +#define BIT_WMAC_TCR_UPD_TIMIE_8821C BIT(5) +#define BIT_WMAC_TCR_UPD_HGQMD_8821C BIT(4) +#define BIT_VHTSIGA1_TXPS_8821C BIT(3) +#define BIT_PAD_SEL_8821C BIT(2) +#define BIT_DIS_GCLK_8821C BIT(1) + +/* 2 REG_RCR_8821C (RECEIVE CONFIGURATION REGISTER) */ +#define BIT_APP_FCS_8821C BIT(31) +#define BIT_APP_MIC_8821C BIT(30) +#define BIT_APP_ICV_8821C BIT(29) +#define BIT_APP_PHYSTS_8821C BIT(28) +#define BIT_APP_BASSN_8821C BIT(27) +#define BIT_VHT_DACK_8821C BIT(26) +#define BIT_TCPOFLD_EN_8821C BIT(25) +#define BIT_ENMBID_8821C BIT(24) +#define BIT_LSIGEN_8821C BIT(23) +#define BIT_MFBEN_8821C BIT(22) +#define BIT_DISCHKPPDLLEN_8821C BIT(21) +#define BIT_PKTCTL_DLEN_8821C BIT(20) +#define BIT_TIM_PARSER_EN_8821C BIT(18) +#define BIT_BC_MD_EN_8821C BIT(17) +#define BIT_UC_MD_EN_8821C BIT(16) +#define BIT_RXSK_PERPKT_8821C BIT(15) +#define BIT_HTC_LOC_CTRL_8821C BIT(14) +#define BIT_RPFM_CAM_ENABLE_8821C BIT(12) +#define BIT_TA_BCN_8821C BIT(11) +#define BIT_DISDECMYPKT_8821C BIT(10) +#define BIT_AICV_8821C BIT(9) +#define BIT_ACRC32_8821C BIT(8) +#define BIT_CBSSID_BCN_8821C BIT(7) +#define BIT_CBSSID_DATA_8821C BIT(6) +#define BIT_APWRMGT_8821C BIT(5) +#define BIT_ADD3_8821C BIT(4) +#define BIT_AB_8821C BIT(3) +#define BIT_AM_8821C BIT(2) +#define BIT_APM_8821C BIT(1) +#define BIT_AAP_8821C BIT(0) + +/* 2 REG_RX_PKT_LIMIT_8821C (RX PACKET LENGTH LIMIT REGISTER) */ + +#define BIT_SHIFT_RXPKTLMT_8821C 0 +#define BIT_MASK_RXPKTLMT_8821C 0x3f +#define BIT_RXPKTLMT_8821C(x) \ + (((x) & BIT_MASK_RXPKTLMT_8821C) << BIT_SHIFT_RXPKTLMT_8821C) +#define BITS_RXPKTLMT_8821C \ + (BIT_MASK_RXPKTLMT_8821C << BIT_SHIFT_RXPKTLMT_8821C) +#define BIT_CLEAR_RXPKTLMT_8821C(x) ((x) & (~BITS_RXPKTLMT_8821C)) +#define BIT_GET_RXPKTLMT_8821C(x) \ + (((x) >> BIT_SHIFT_RXPKTLMT_8821C) & BIT_MASK_RXPKTLMT_8821C) +#define BIT_SET_RXPKTLMT_8821C(x, v) \ + (BIT_CLEAR_RXPKTLMT_8821C(x) | BIT_RXPKTLMT_8821C(v)) + +/* 2 REG_RX_DLK_TIME_8821C (RX DEADLOCK TIME REGISTER) */ + +#define BIT_SHIFT_RX_DLK_TIME_8821C 0 +#define BIT_MASK_RX_DLK_TIME_8821C 0xff +#define BIT_RX_DLK_TIME_8821C(x) \ + (((x) & BIT_MASK_RX_DLK_TIME_8821C) << BIT_SHIFT_RX_DLK_TIME_8821C) +#define BITS_RX_DLK_TIME_8821C \ + (BIT_MASK_RX_DLK_TIME_8821C << BIT_SHIFT_RX_DLK_TIME_8821C) +#define BIT_CLEAR_RX_DLK_TIME_8821C(x) ((x) & (~BITS_RX_DLK_TIME_8821C)) +#define BIT_GET_RX_DLK_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_RX_DLK_TIME_8821C) & BIT_MASK_RX_DLK_TIME_8821C) +#define BIT_SET_RX_DLK_TIME_8821C(x, v) \ + (BIT_CLEAR_RX_DLK_TIME_8821C(x) | BIT_RX_DLK_TIME_8821C(v)) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RX_DRVINFO_SZ_8821C (RX DRIVER INFO SIZE REGISTER) */ +#define BIT_PHYSTS_PER_PKT_MODE_8821C BIT(7) + +#define BIT_SHIFT_DRVINFO_SZ_V1_8821C 0 +#define BIT_MASK_DRVINFO_SZ_V1_8821C 0xf +#define BIT_DRVINFO_SZ_V1_8821C(x) \ + (((x) & BIT_MASK_DRVINFO_SZ_V1_8821C) << BIT_SHIFT_DRVINFO_SZ_V1_8821C) +#define BITS_DRVINFO_SZ_V1_8821C \ + (BIT_MASK_DRVINFO_SZ_V1_8821C << BIT_SHIFT_DRVINFO_SZ_V1_8821C) +#define BIT_CLEAR_DRVINFO_SZ_V1_8821C(x) ((x) & (~BITS_DRVINFO_SZ_V1_8821C)) +#define BIT_GET_DRVINFO_SZ_V1_8821C(x) \ + (((x) >> BIT_SHIFT_DRVINFO_SZ_V1_8821C) & BIT_MASK_DRVINFO_SZ_V1_8821C) +#define BIT_SET_DRVINFO_SZ_V1_8821C(x, v) \ + (BIT_CLEAR_DRVINFO_SZ_V1_8821C(x) | BIT_DRVINFO_SZ_V1_8821C(v)) + +/* 2 REG_MACID_8821C (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_V1_8821C 0 +#define BIT_MASK_MACID_V1_8821C 0xffffffffL +#define BIT_MACID_V1_8821C(x) \ + (((x) & BIT_MASK_MACID_V1_8821C) << BIT_SHIFT_MACID_V1_8821C) +#define BITS_MACID_V1_8821C \ + (BIT_MASK_MACID_V1_8821C << BIT_SHIFT_MACID_V1_8821C) +#define BIT_CLEAR_MACID_V1_8821C(x) ((x) & (~BITS_MACID_V1_8821C)) +#define BIT_GET_MACID_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID_V1_8821C) & BIT_MASK_MACID_V1_8821C) +#define BIT_SET_MACID_V1_8821C(x, v) \ + (BIT_CLEAR_MACID_V1_8821C(x) | BIT_MACID_V1_8821C(v)) + +/* 2 REG_MACID_H_8821C (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_H_V1_8821C 0 +#define BIT_MASK_MACID_H_V1_8821C 0xffff +#define BIT_MACID_H_V1_8821C(x) \ + (((x) & BIT_MASK_MACID_H_V1_8821C) << BIT_SHIFT_MACID_H_V1_8821C) +#define BITS_MACID_H_V1_8821C \ + (BIT_MASK_MACID_H_V1_8821C << BIT_SHIFT_MACID_H_V1_8821C) +#define BIT_CLEAR_MACID_H_V1_8821C(x) ((x) & (~BITS_MACID_H_V1_8821C)) +#define BIT_GET_MACID_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID_H_V1_8821C) & BIT_MASK_MACID_H_V1_8821C) +#define BIT_SET_MACID_H_V1_8821C(x, v) \ + (BIT_CLEAR_MACID_H_V1_8821C(x) | BIT_MACID_H_V1_8821C(v)) + +/* 2 REG_BSSID_8821C (BSSID REGISTER) */ + +#define BIT_SHIFT_BSSID_V1_8821C 0 +#define BIT_MASK_BSSID_V1_8821C 0xffffffffL +#define BIT_BSSID_V1_8821C(x) \ + (((x) & BIT_MASK_BSSID_V1_8821C) << BIT_SHIFT_BSSID_V1_8821C) +#define BITS_BSSID_V1_8821C \ + (BIT_MASK_BSSID_V1_8821C << BIT_SHIFT_BSSID_V1_8821C) +#define BIT_CLEAR_BSSID_V1_8821C(x) ((x) & (~BITS_BSSID_V1_8821C)) +#define BIT_GET_BSSID_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID_V1_8821C) & BIT_MASK_BSSID_V1_8821C) +#define BIT_SET_BSSID_V1_8821C(x, v) \ + (BIT_CLEAR_BSSID_V1_8821C(x) | BIT_BSSID_V1_8821C(v)) + +/* 2 REG_BSSID_H_8821C (BSSID REGISTER) */ + +/* 2 REG_NOT_VALID_8821C */ + +#define BIT_SHIFT_BSSID_H_V1_8821C 0 +#define BIT_MASK_BSSID_H_V1_8821C 0xffff +#define BIT_BSSID_H_V1_8821C(x) \ + (((x) & BIT_MASK_BSSID_H_V1_8821C) << BIT_SHIFT_BSSID_H_V1_8821C) +#define BITS_BSSID_H_V1_8821C \ + (BIT_MASK_BSSID_H_V1_8821C << BIT_SHIFT_BSSID_H_V1_8821C) +#define BIT_CLEAR_BSSID_H_V1_8821C(x) ((x) & (~BITS_BSSID_H_V1_8821C)) +#define BIT_GET_BSSID_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID_H_V1_8821C) & BIT_MASK_BSSID_H_V1_8821C) +#define BIT_SET_BSSID_H_V1_8821C(x, v) \ + (BIT_CLEAR_BSSID_H_V1_8821C(x) | BIT_BSSID_H_V1_8821C(v)) + +/* 2 REG_MAR_8821C (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_V1_8821C 0 +#define BIT_MASK_MAR_V1_8821C 0xffffffffL +#define BIT_MAR_V1_8821C(x) \ + (((x) & BIT_MASK_MAR_V1_8821C) << BIT_SHIFT_MAR_V1_8821C) +#define BITS_MAR_V1_8821C (BIT_MASK_MAR_V1_8821C << BIT_SHIFT_MAR_V1_8821C) +#define BIT_CLEAR_MAR_V1_8821C(x) ((x) & (~BITS_MAR_V1_8821C)) +#define BIT_GET_MAR_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MAR_V1_8821C) & BIT_MASK_MAR_V1_8821C) +#define BIT_SET_MAR_V1_8821C(x, v) \ + (BIT_CLEAR_MAR_V1_8821C(x) | BIT_MAR_V1_8821C(v)) + +/* 2 REG_MAR_H_8821C (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_H_V1_8821C 0 +#define BIT_MASK_MAR_H_V1_8821C 0xffffffffL +#define BIT_MAR_H_V1_8821C(x) \ + (((x) & BIT_MASK_MAR_H_V1_8821C) << BIT_SHIFT_MAR_H_V1_8821C) +#define BITS_MAR_H_V1_8821C \ + (BIT_MASK_MAR_H_V1_8821C << BIT_SHIFT_MAR_H_V1_8821C) +#define BIT_CLEAR_MAR_H_V1_8821C(x) ((x) & (~BITS_MAR_H_V1_8821C)) +#define BIT_GET_MAR_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MAR_H_V1_8821C) & BIT_MASK_MAR_H_V1_8821C) +#define BIT_SET_MAR_H_V1_8821C(x, v) \ + (BIT_CLEAR_MAR_H_V1_8821C(x) | BIT_MAR_H_V1_8821C(v)) + +/* 2 REG_MBIDCAMCFG_1_8821C (MBSSID CAM CONFIGURATION REGISTER) */ + +#define BIT_SHIFT_MBIDCAM_RWDATA_L_8821C 0 +#define BIT_MASK_MBIDCAM_RWDATA_L_8821C 0xffffffffL +#define BIT_MBIDCAM_RWDATA_L_8821C(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_L_8821C) \ + << BIT_SHIFT_MBIDCAM_RWDATA_L_8821C) +#define BITS_MBIDCAM_RWDATA_L_8821C \ + (BIT_MASK_MBIDCAM_RWDATA_L_8821C << BIT_SHIFT_MBIDCAM_RWDATA_L_8821C) +#define BIT_CLEAR_MBIDCAM_RWDATA_L_8821C(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_L_8821C)) +#define BIT_GET_MBIDCAM_RWDATA_L_8821C(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L_8821C) & \ + BIT_MASK_MBIDCAM_RWDATA_L_8821C) +#define BIT_SET_MBIDCAM_RWDATA_L_8821C(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_L_8821C(x) | BIT_MBIDCAM_RWDATA_L_8821C(v)) + +/* 2 REG_MBIDCAMCFG_2_8821C (MBSSID CAM CONFIGURATION REGISTER) */ +#define BIT_MBIDCAM_POLL_8821C BIT(31) +#define BIT_MBIDCAM_WT_EN_8821C BIT(30) + +#define BIT_SHIFT_MBIDCAM_ADDR_8821C 24 +#define BIT_MASK_MBIDCAM_ADDR_8821C 0x1f +#define BIT_MBIDCAM_ADDR_8821C(x) \ + (((x) & BIT_MASK_MBIDCAM_ADDR_8821C) << BIT_SHIFT_MBIDCAM_ADDR_8821C) +#define BITS_MBIDCAM_ADDR_8821C \ + (BIT_MASK_MBIDCAM_ADDR_8821C << BIT_SHIFT_MBIDCAM_ADDR_8821C) +#define BIT_CLEAR_MBIDCAM_ADDR_8821C(x) ((x) & (~BITS_MBIDCAM_ADDR_8821C)) +#define BIT_GET_MBIDCAM_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_ADDR_8821C) & BIT_MASK_MBIDCAM_ADDR_8821C) +#define BIT_SET_MBIDCAM_ADDR_8821C(x, v) \ + (BIT_CLEAR_MBIDCAM_ADDR_8821C(x) | BIT_MBIDCAM_ADDR_8821C(v)) + +#define BIT_MBIDCAM_VALID_8821C BIT(23) +#define BIT_LSIC_TXOP_EN_8821C BIT(17) +#define BIT_CTS_EN_8821C BIT(16) + +#define BIT_SHIFT_MBIDCAM_RWDATA_H_8821C 0 +#define BIT_MASK_MBIDCAM_RWDATA_H_8821C 0xffff +#define BIT_MBIDCAM_RWDATA_H_8821C(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_H_8821C) \ + << BIT_SHIFT_MBIDCAM_RWDATA_H_8821C) +#define BITS_MBIDCAM_RWDATA_H_8821C \ + (BIT_MASK_MBIDCAM_RWDATA_H_8821C << BIT_SHIFT_MBIDCAM_RWDATA_H_8821C) +#define BIT_CLEAR_MBIDCAM_RWDATA_H_8821C(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_H_8821C)) +#define BIT_GET_MBIDCAM_RWDATA_H_8821C(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H_8821C) & \ + BIT_MASK_MBIDCAM_RWDATA_H_8821C) +#define BIT_SET_MBIDCAM_RWDATA_H_8821C(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_H_8821C(x) | BIT_MBIDCAM_RWDATA_H_8821C(v)) + +/* 2 REG_WMAC_TCR_TSFT_OFS_8821C */ + +#define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8821C 0 +#define BIT_MASK_WMAC_TCR_TSFT_OFS_8821C 0xffff +#define BIT_WMAC_TCR_TSFT_OFS_8821C(x) \ + (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8821C) \ + << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8821C) +#define BITS_WMAC_TCR_TSFT_OFS_8821C \ + (BIT_MASK_WMAC_TCR_TSFT_OFS_8821C << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8821C) +#define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8821C(x) \ + ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8821C)) +#define BIT_GET_WMAC_TCR_TSFT_OFS_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8821C) & \ + BIT_MASK_WMAC_TCR_TSFT_OFS_8821C) +#define BIT_SET_WMAC_TCR_TSFT_OFS_8821C(x, v) \ + (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8821C(x) | BIT_WMAC_TCR_TSFT_OFS_8821C(v)) + +/* 2 REG_UDF_THSD_8821C */ + +#define BIT_SHIFT_UDF_THSD_8821C 0 +#define BIT_MASK_UDF_THSD_8821C 0xff +#define BIT_UDF_THSD_8821C(x) \ + (((x) & BIT_MASK_UDF_THSD_8821C) << BIT_SHIFT_UDF_THSD_8821C) +#define BITS_UDF_THSD_8821C \ + (BIT_MASK_UDF_THSD_8821C << BIT_SHIFT_UDF_THSD_8821C) +#define BIT_CLEAR_UDF_THSD_8821C(x) ((x) & (~BITS_UDF_THSD_8821C)) +#define BIT_GET_UDF_THSD_8821C(x) \ + (((x) >> BIT_SHIFT_UDF_THSD_8821C) & BIT_MASK_UDF_THSD_8821C) +#define BIT_SET_UDF_THSD_8821C(x, v) \ + (BIT_CLEAR_UDF_THSD_8821C(x) | BIT_UDF_THSD_8821C(v)) + +/* 2 REG_ZLD_NUM_8821C */ + +#define BIT_SHIFT_ZLD_NUM_8821C 0 +#define BIT_MASK_ZLD_NUM_8821C 0xff +#define BIT_ZLD_NUM_8821C(x) \ + (((x) & BIT_MASK_ZLD_NUM_8821C) << BIT_SHIFT_ZLD_NUM_8821C) +#define BITS_ZLD_NUM_8821C (BIT_MASK_ZLD_NUM_8821C << BIT_SHIFT_ZLD_NUM_8821C) +#define BIT_CLEAR_ZLD_NUM_8821C(x) ((x) & (~BITS_ZLD_NUM_8821C)) +#define BIT_GET_ZLD_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_ZLD_NUM_8821C) & BIT_MASK_ZLD_NUM_8821C) +#define BIT_SET_ZLD_NUM_8821C(x, v) \ + (BIT_CLEAR_ZLD_NUM_8821C(x) | BIT_ZLD_NUM_8821C(v)) + +/* 2 REG_STMP_THSD_8821C */ + +#define BIT_SHIFT_STMP_THSD_8821C 0 +#define BIT_MASK_STMP_THSD_8821C 0xff +#define BIT_STMP_THSD_8821C(x) \ + (((x) & BIT_MASK_STMP_THSD_8821C) << BIT_SHIFT_STMP_THSD_8821C) +#define BITS_STMP_THSD_8821C \ + (BIT_MASK_STMP_THSD_8821C << BIT_SHIFT_STMP_THSD_8821C) +#define BIT_CLEAR_STMP_THSD_8821C(x) ((x) & (~BITS_STMP_THSD_8821C)) +#define BIT_GET_STMP_THSD_8821C(x) \ + (((x) >> BIT_SHIFT_STMP_THSD_8821C) & BIT_MASK_STMP_THSD_8821C) +#define BIT_SET_STMP_THSD_8821C(x, v) \ + (BIT_CLEAR_STMP_THSD_8821C(x) | BIT_STMP_THSD_8821C(v)) + +/* 2 REG_WMAC_TXTIMEOUT_8821C */ + +#define BIT_SHIFT_WMAC_TXTIMEOUT_8821C 0 +#define BIT_MASK_WMAC_TXTIMEOUT_8821C 0xff +#define BIT_WMAC_TXTIMEOUT_8821C(x) \ + (((x) & BIT_MASK_WMAC_TXTIMEOUT_8821C) \ + << BIT_SHIFT_WMAC_TXTIMEOUT_8821C) +#define BITS_WMAC_TXTIMEOUT_8821C \ + (BIT_MASK_WMAC_TXTIMEOUT_8821C << BIT_SHIFT_WMAC_TXTIMEOUT_8821C) +#define BIT_CLEAR_WMAC_TXTIMEOUT_8821C(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8821C)) +#define BIT_GET_WMAC_TXTIMEOUT_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8821C) & \ + BIT_MASK_WMAC_TXTIMEOUT_8821C) +#define BIT_SET_WMAC_TXTIMEOUT_8821C(x, v) \ + (BIT_CLEAR_WMAC_TXTIMEOUT_8821C(x) | BIT_WMAC_TXTIMEOUT_8821C(v)) + +/* 2 REG_MCU_TEST_2_V1_8821C */ + +#define BIT_SHIFT_MCU_RSVD_2_V1_8821C 0 +#define BIT_MASK_MCU_RSVD_2_V1_8821C 0xffff +#define BIT_MCU_RSVD_2_V1_8821C(x) \ + (((x) & BIT_MASK_MCU_RSVD_2_V1_8821C) << BIT_SHIFT_MCU_RSVD_2_V1_8821C) +#define BITS_MCU_RSVD_2_V1_8821C \ + (BIT_MASK_MCU_RSVD_2_V1_8821C << BIT_SHIFT_MCU_RSVD_2_V1_8821C) +#define BIT_CLEAR_MCU_RSVD_2_V1_8821C(x) ((x) & (~BITS_MCU_RSVD_2_V1_8821C)) +#define BIT_GET_MCU_RSVD_2_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MCU_RSVD_2_V1_8821C) & BIT_MASK_MCU_RSVD_2_V1_8821C) +#define BIT_SET_MCU_RSVD_2_V1_8821C(x, v) \ + (BIT_CLEAR_MCU_RSVD_2_V1_8821C(x) | BIT_MCU_RSVD_2_V1_8821C(v)) + +/* 2 REG_USTIME_EDCA_8821C (US TIME TUNING FOR EDCA REGISTER) */ + +#define BIT_SHIFT_USTIME_EDCA_8821C 0 +#define BIT_MASK_USTIME_EDCA_8821C 0xff +#define BIT_USTIME_EDCA_8821C(x) \ + (((x) & BIT_MASK_USTIME_EDCA_8821C) << BIT_SHIFT_USTIME_EDCA_8821C) +#define BITS_USTIME_EDCA_8821C \ + (BIT_MASK_USTIME_EDCA_8821C << BIT_SHIFT_USTIME_EDCA_8821C) +#define BIT_CLEAR_USTIME_EDCA_8821C(x) ((x) & (~BITS_USTIME_EDCA_8821C)) +#define BIT_GET_USTIME_EDCA_8821C(x) \ + (((x) >> BIT_SHIFT_USTIME_EDCA_8821C) & BIT_MASK_USTIME_EDCA_8821C) +#define BIT_SET_USTIME_EDCA_8821C(x, v) \ + (BIT_CLEAR_USTIME_EDCA_8821C(x) | BIT_USTIME_EDCA_8821C(v)) + +/* 2 REG_ACKTO_CCK_8821C (ACK TIMEOUT REGISTER FOR CCK RATE) */ + +#define BIT_SHIFT_ACKTO_CCK_8821C 0 +#define BIT_MASK_ACKTO_CCK_8821C 0xff +#define BIT_ACKTO_CCK_8821C(x) \ + (((x) & BIT_MASK_ACKTO_CCK_8821C) << BIT_SHIFT_ACKTO_CCK_8821C) +#define BITS_ACKTO_CCK_8821C \ + (BIT_MASK_ACKTO_CCK_8821C << BIT_SHIFT_ACKTO_CCK_8821C) +#define BIT_CLEAR_ACKTO_CCK_8821C(x) ((x) & (~BITS_ACKTO_CCK_8821C)) +#define BIT_GET_ACKTO_CCK_8821C(x) \ + (((x) >> BIT_SHIFT_ACKTO_CCK_8821C) & BIT_MASK_ACKTO_CCK_8821C) +#define BIT_SET_ACKTO_CCK_8821C(x, v) \ + (BIT_CLEAR_ACKTO_CCK_8821C(x) | BIT_ACKTO_CCK_8821C(v)) + +/* 2 REG_MAC_SPEC_SIFS_8821C (SPECIFICATION SIFS REGISTER) */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_8821C 8 +#define BIT_MASK_SPEC_SIFS_OFDM_8821C 0xff +#define BIT_SPEC_SIFS_OFDM_8821C(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_8821C) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_8821C) +#define BITS_SPEC_SIFS_OFDM_8821C \ + (BIT_MASK_SPEC_SIFS_OFDM_8821C << BIT_SHIFT_SPEC_SIFS_OFDM_8821C) +#define BIT_CLEAR_SPEC_SIFS_OFDM_8821C(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8821C)) +#define BIT_GET_SPEC_SIFS_OFDM_8821C(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8821C) & \ + BIT_MASK_SPEC_SIFS_OFDM_8821C) +#define BIT_SET_SPEC_SIFS_OFDM_8821C(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_8821C(x) | BIT_SPEC_SIFS_OFDM_8821C(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_8821C 0 +#define BIT_MASK_SPEC_SIFS_CCK_8821C 0xff +#define BIT_SPEC_SIFS_CCK_8821C(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_8821C) << BIT_SHIFT_SPEC_SIFS_CCK_8821C) +#define BITS_SPEC_SIFS_CCK_8821C \ + (BIT_MASK_SPEC_SIFS_CCK_8821C << BIT_SHIFT_SPEC_SIFS_CCK_8821C) +#define BIT_CLEAR_SPEC_SIFS_CCK_8821C(x) ((x) & (~BITS_SPEC_SIFS_CCK_8821C)) +#define BIT_GET_SPEC_SIFS_CCK_8821C(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8821C) & BIT_MASK_SPEC_SIFS_CCK_8821C) +#define BIT_SET_SPEC_SIFS_CCK_8821C(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_8821C(x) | BIT_SPEC_SIFS_CCK_8821C(v)) + +/* 2 REG_RESP_SIFS_CCK_8821C (RESPONSE SIFS FOR CCK REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_CCK_8821C 8 +#define BIT_MASK_SIFS_R2T_CCK_8821C 0xff +#define BIT_SIFS_R2T_CCK_8821C(x) \ + (((x) & BIT_MASK_SIFS_R2T_CCK_8821C) << BIT_SHIFT_SIFS_R2T_CCK_8821C) +#define BITS_SIFS_R2T_CCK_8821C \ + (BIT_MASK_SIFS_R2T_CCK_8821C << BIT_SHIFT_SIFS_R2T_CCK_8821C) +#define BIT_CLEAR_SIFS_R2T_CCK_8821C(x) ((x) & (~BITS_SIFS_R2T_CCK_8821C)) +#define BIT_GET_SIFS_R2T_CCK_8821C(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_CCK_8821C) & BIT_MASK_SIFS_R2T_CCK_8821C) +#define BIT_SET_SIFS_R2T_CCK_8821C(x, v) \ + (BIT_CLEAR_SIFS_R2T_CCK_8821C(x) | BIT_SIFS_R2T_CCK_8821C(v)) + +#define BIT_SHIFT_SIFS_T2T_CCK_8821C 0 +#define BIT_MASK_SIFS_T2T_CCK_8821C 0xff +#define BIT_SIFS_T2T_CCK_8821C(x) \ + (((x) & BIT_MASK_SIFS_T2T_CCK_8821C) << BIT_SHIFT_SIFS_T2T_CCK_8821C) +#define BITS_SIFS_T2T_CCK_8821C \ + (BIT_MASK_SIFS_T2T_CCK_8821C << BIT_SHIFT_SIFS_T2T_CCK_8821C) +#define BIT_CLEAR_SIFS_T2T_CCK_8821C(x) ((x) & (~BITS_SIFS_T2T_CCK_8821C)) +#define BIT_GET_SIFS_T2T_CCK_8821C(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_CCK_8821C) & BIT_MASK_SIFS_T2T_CCK_8821C) +#define BIT_SET_SIFS_T2T_CCK_8821C(x, v) \ + (BIT_CLEAR_SIFS_T2T_CCK_8821C(x) | BIT_SIFS_T2T_CCK_8821C(v)) + +/* 2 REG_RESP_SIFS_OFDM_8821C (RESPONSE SIFS FOR OFDM REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_OFDM_8821C 8 +#define BIT_MASK_SIFS_R2T_OFDM_8821C 0xff +#define BIT_SIFS_R2T_OFDM_8821C(x) \ + (((x) & BIT_MASK_SIFS_R2T_OFDM_8821C) << BIT_SHIFT_SIFS_R2T_OFDM_8821C) +#define BITS_SIFS_R2T_OFDM_8821C \ + (BIT_MASK_SIFS_R2T_OFDM_8821C << BIT_SHIFT_SIFS_R2T_OFDM_8821C) +#define BIT_CLEAR_SIFS_R2T_OFDM_8821C(x) ((x) & (~BITS_SIFS_R2T_OFDM_8821C)) +#define BIT_GET_SIFS_R2T_OFDM_8821C(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_OFDM_8821C) & BIT_MASK_SIFS_R2T_OFDM_8821C) +#define BIT_SET_SIFS_R2T_OFDM_8821C(x, v) \ + (BIT_CLEAR_SIFS_R2T_OFDM_8821C(x) | BIT_SIFS_R2T_OFDM_8821C(v)) + +#define BIT_SHIFT_SIFS_T2T_OFDM_8821C 0 +#define BIT_MASK_SIFS_T2T_OFDM_8821C 0xff +#define BIT_SIFS_T2T_OFDM_8821C(x) \ + (((x) & BIT_MASK_SIFS_T2T_OFDM_8821C) << BIT_SHIFT_SIFS_T2T_OFDM_8821C) +#define BITS_SIFS_T2T_OFDM_8821C \ + (BIT_MASK_SIFS_T2T_OFDM_8821C << BIT_SHIFT_SIFS_T2T_OFDM_8821C) +#define BIT_CLEAR_SIFS_T2T_OFDM_8821C(x) ((x) & (~BITS_SIFS_T2T_OFDM_8821C)) +#define BIT_GET_SIFS_T2T_OFDM_8821C(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_OFDM_8821C) & BIT_MASK_SIFS_T2T_OFDM_8821C) +#define BIT_SET_SIFS_T2T_OFDM_8821C(x, v) \ + (BIT_CLEAR_SIFS_T2T_OFDM_8821C(x) | BIT_SIFS_T2T_OFDM_8821C(v)) + +/* 2 REG_ACKTO_8821C (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_ACKTO_8821C 0 +#define BIT_MASK_ACKTO_8821C 0xff +#define BIT_ACKTO_8821C(x) \ + (((x) & BIT_MASK_ACKTO_8821C) << BIT_SHIFT_ACKTO_8821C) +#define BITS_ACKTO_8821C (BIT_MASK_ACKTO_8821C << BIT_SHIFT_ACKTO_8821C) +#define BIT_CLEAR_ACKTO_8821C(x) ((x) & (~BITS_ACKTO_8821C)) +#define BIT_GET_ACKTO_8821C(x) \ + (((x) >> BIT_SHIFT_ACKTO_8821C) & BIT_MASK_ACKTO_8821C) +#define BIT_SET_ACKTO_8821C(x, v) \ + (BIT_CLEAR_ACKTO_8821C(x) | BIT_ACKTO_8821C(v)) + +/* 2 REG_CTS2TO_8821C (CTS2 TIMEOUT REGISTER) */ + +#define BIT_SHIFT_CTS2TO_8821C 0 +#define BIT_MASK_CTS2TO_8821C 0xff +#define BIT_CTS2TO_8821C(x) \ + (((x) & BIT_MASK_CTS2TO_8821C) << BIT_SHIFT_CTS2TO_8821C) +#define BITS_CTS2TO_8821C (BIT_MASK_CTS2TO_8821C << BIT_SHIFT_CTS2TO_8821C) +#define BIT_CLEAR_CTS2TO_8821C(x) ((x) & (~BITS_CTS2TO_8821C)) +#define BIT_GET_CTS2TO_8821C(x) \ + (((x) >> BIT_SHIFT_CTS2TO_8821C) & BIT_MASK_CTS2TO_8821C) +#define BIT_SET_CTS2TO_8821C(x, v) \ + (BIT_CLEAR_CTS2TO_8821C(x) | BIT_CTS2TO_8821C(v)) + +/* 2 REG_EIFS_8821C (EIFS REGISTER) */ + +#define BIT_SHIFT_EIFS_8821C 0 +#define BIT_MASK_EIFS_8821C 0xffff +#define BIT_EIFS_8821C(x) (((x) & BIT_MASK_EIFS_8821C) << BIT_SHIFT_EIFS_8821C) +#define BITS_EIFS_8821C (BIT_MASK_EIFS_8821C << BIT_SHIFT_EIFS_8821C) +#define BIT_CLEAR_EIFS_8821C(x) ((x) & (~BITS_EIFS_8821C)) +#define BIT_GET_EIFS_8821C(x) \ + (((x) >> BIT_SHIFT_EIFS_8821C) & BIT_MASK_EIFS_8821C) +#define BIT_SET_EIFS_8821C(x, v) (BIT_CLEAR_EIFS_8821C(x) | BIT_EIFS_8821C(v)) + +/* 2 REG_RPFM_MAP0_8821C */ +#define BIT_MGT_RPFM15EN_8821C BIT(15) +#define BIT_MGT_RPFM14EN_8821C BIT(14) +#define BIT_MGT_RPFM13EN_8821C BIT(13) +#define BIT_MGT_RPFM12EN_8821C BIT(12) +#define BIT_MGT_RPFM11EN_8821C BIT(11) +#define BIT_MGT_RPFM10EN_8821C BIT(10) +#define BIT_MGT_RPFM9EN_8821C BIT(9) +#define BIT_MGT_RPFM8EN_8821C BIT(8) +#define BIT_MGT_RPFM7EN_8821C BIT(7) +#define BIT_MGT_RPFM6EN_8821C BIT(6) +#define BIT_MGT_RPFM5EN_8821C BIT(5) +#define BIT_MGT_RPFM4EN_8821C BIT(4) +#define BIT_MGT_RPFM3EN_8821C BIT(3) +#define BIT_MGT_RPFM2EN_8821C BIT(2) +#define BIT_MGT_RPFM1EN_8821C BIT(1) +#define BIT_MGT_RPFM0EN_8821C BIT(0) + +/* 2 REG_RPFM_MAP1_V1_8821C */ +#define BIT_DATA_RPFM15EN_8821C BIT(15) +#define BIT_DATA_RPFM14EN_8821C BIT(14) +#define BIT_DATA_RPFM13EN_8821C BIT(13) +#define BIT_DATA_RPFM12EN_8821C BIT(12) +#define BIT_DATA_RPFM11EN_8821C BIT(11) +#define BIT_DATA_RPFM10EN_8821C BIT(10) +#define BIT_DATA_RPFM9EN_8821C BIT(9) +#define BIT_DATA_RPFM8EN_8821C BIT(8) +#define BIT_DATA_RPFM7EN_8821C BIT(7) +#define BIT_DATA_RPFM6EN_8821C BIT(6) +#define BIT_DATA_RPFM5EN_8821C BIT(5) +#define BIT_DATA_RPFM4EN_8821C BIT(4) +#define BIT_DATA_RPFM3EN_8821C BIT(3) +#define BIT_DATA_RPFM2EN_8821C BIT(2) +#define BIT_DATA_RPFM1EN_8821C BIT(1) +#define BIT_DATA_RPFM0EN_8821C BIT(0) + +/* 2 REG_RPFM_CAM_CMD_8821C (RX PAYLOAD FRAME MASK CAM COMMAND REGISTER) */ +#define BIT_RPFM_CAM_POLLING_8821C BIT(31) +#define BIT_RPFM_CAM_CLR_8821C BIT(30) +#define BIT_RPFM_CAM_WE_8821C BIT(16) + +#define BIT_SHIFT_RPFM_CAM_ADDR_8821C 0 +#define BIT_MASK_RPFM_CAM_ADDR_8821C 0x7f +#define BIT_RPFM_CAM_ADDR_8821C(x) \ + (((x) & BIT_MASK_RPFM_CAM_ADDR_8821C) << BIT_SHIFT_RPFM_CAM_ADDR_8821C) +#define BITS_RPFM_CAM_ADDR_8821C \ + (BIT_MASK_RPFM_CAM_ADDR_8821C << BIT_SHIFT_RPFM_CAM_ADDR_8821C) +#define BIT_CLEAR_RPFM_CAM_ADDR_8821C(x) ((x) & (~BITS_RPFM_CAM_ADDR_8821C)) +#define BIT_GET_RPFM_CAM_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_ADDR_8821C) & BIT_MASK_RPFM_CAM_ADDR_8821C) +#define BIT_SET_RPFM_CAM_ADDR_8821C(x, v) \ + (BIT_CLEAR_RPFM_CAM_ADDR_8821C(x) | BIT_RPFM_CAM_ADDR_8821C(v)) + +/* 2 REG_RPFM_CAM_RWD_8821C (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_RPFM_CAM_RWD_8821C 0 +#define BIT_MASK_RPFM_CAM_RWD_8821C 0xffffffffL +#define BIT_RPFM_CAM_RWD_8821C(x) \ + (((x) & BIT_MASK_RPFM_CAM_RWD_8821C) << BIT_SHIFT_RPFM_CAM_RWD_8821C) +#define BITS_RPFM_CAM_RWD_8821C \ + (BIT_MASK_RPFM_CAM_RWD_8821C << BIT_SHIFT_RPFM_CAM_RWD_8821C) +#define BIT_CLEAR_RPFM_CAM_RWD_8821C(x) ((x) & (~BITS_RPFM_CAM_RWD_8821C)) +#define BIT_GET_RPFM_CAM_RWD_8821C(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_RWD_8821C) & BIT_MASK_RPFM_CAM_RWD_8821C) +#define BIT_SET_RPFM_CAM_RWD_8821C(x, v) \ + (BIT_CLEAR_RPFM_CAM_RWD_8821C(x) | BIT_RPFM_CAM_RWD_8821C(v)) + +/* 2 REG_NAV_CTRL_8821C (NAV CONTROL REGISTER) */ + +#define BIT_SHIFT_NAV_UPPER_8821C 16 +#define BIT_MASK_NAV_UPPER_8821C 0xff +#define BIT_NAV_UPPER_8821C(x) \ + (((x) & BIT_MASK_NAV_UPPER_8821C) << BIT_SHIFT_NAV_UPPER_8821C) +#define BITS_NAV_UPPER_8821C \ + (BIT_MASK_NAV_UPPER_8821C << BIT_SHIFT_NAV_UPPER_8821C) +#define BIT_CLEAR_NAV_UPPER_8821C(x) ((x) & (~BITS_NAV_UPPER_8821C)) +#define BIT_GET_NAV_UPPER_8821C(x) \ + (((x) >> BIT_SHIFT_NAV_UPPER_8821C) & BIT_MASK_NAV_UPPER_8821C) +#define BIT_SET_NAV_UPPER_8821C(x, v) \ + (BIT_CLEAR_NAV_UPPER_8821C(x) | BIT_NAV_UPPER_8821C(v)) + +#define BIT_SHIFT_RXMYRTS_NAV_8821C 8 +#define BIT_MASK_RXMYRTS_NAV_8821C 0xf +#define BIT_RXMYRTS_NAV_8821C(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_8821C) << BIT_SHIFT_RXMYRTS_NAV_8821C) +#define BITS_RXMYRTS_NAV_8821C \ + (BIT_MASK_RXMYRTS_NAV_8821C << BIT_SHIFT_RXMYRTS_NAV_8821C) +#define BIT_CLEAR_RXMYRTS_NAV_8821C(x) ((x) & (~BITS_RXMYRTS_NAV_8821C)) +#define BIT_GET_RXMYRTS_NAV_8821C(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_8821C) & BIT_MASK_RXMYRTS_NAV_8821C) +#define BIT_SET_RXMYRTS_NAV_8821C(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_8821C(x) | BIT_RXMYRTS_NAV_8821C(v)) + +#define BIT_SHIFT_RTSRST_8821C 0 +#define BIT_MASK_RTSRST_8821C 0xff +#define BIT_RTSRST_8821C(x) \ + (((x) & BIT_MASK_RTSRST_8821C) << BIT_SHIFT_RTSRST_8821C) +#define BITS_RTSRST_8821C (BIT_MASK_RTSRST_8821C << BIT_SHIFT_RTSRST_8821C) +#define BIT_CLEAR_RTSRST_8821C(x) ((x) & (~BITS_RTSRST_8821C)) +#define BIT_GET_RTSRST_8821C(x) \ + (((x) >> BIT_SHIFT_RTSRST_8821C) & BIT_MASK_RTSRST_8821C) +#define BIT_SET_RTSRST_8821C(x, v) \ + (BIT_CLEAR_RTSRST_8821C(x) | BIT_RTSRST_8821C(v)) + +/* 2 REG_BACAMCMD_8821C (BLOCK ACK CAM COMMAND REGISTER) */ +#define BIT_BACAM_POLL_8821C BIT(31) +#define BIT_BACAM_RST_8821C BIT(17) +#define BIT_BACAM_RW_8821C BIT(16) + +#define BIT_SHIFT_TXSBM_8821C 14 +#define BIT_MASK_TXSBM_8821C 0x3 +#define BIT_TXSBM_8821C(x) \ + (((x) & BIT_MASK_TXSBM_8821C) << BIT_SHIFT_TXSBM_8821C) +#define BITS_TXSBM_8821C (BIT_MASK_TXSBM_8821C << BIT_SHIFT_TXSBM_8821C) +#define BIT_CLEAR_TXSBM_8821C(x) ((x) & (~BITS_TXSBM_8821C)) +#define BIT_GET_TXSBM_8821C(x) \ + (((x) >> BIT_SHIFT_TXSBM_8821C) & BIT_MASK_TXSBM_8821C) +#define BIT_SET_TXSBM_8821C(x, v) \ + (BIT_CLEAR_TXSBM_8821C(x) | BIT_TXSBM_8821C(v)) + +#define BIT_SHIFT_BACAM_ADDR_8821C 0 +#define BIT_MASK_BACAM_ADDR_8821C 0x3f +#define BIT_BACAM_ADDR_8821C(x) \ + (((x) & BIT_MASK_BACAM_ADDR_8821C) << BIT_SHIFT_BACAM_ADDR_8821C) +#define BITS_BACAM_ADDR_8821C \ + (BIT_MASK_BACAM_ADDR_8821C << BIT_SHIFT_BACAM_ADDR_8821C) +#define BIT_CLEAR_BACAM_ADDR_8821C(x) ((x) & (~BITS_BACAM_ADDR_8821C)) +#define BIT_GET_BACAM_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_BACAM_ADDR_8821C) & BIT_MASK_BACAM_ADDR_8821C) +#define BIT_SET_BACAM_ADDR_8821C(x, v) \ + (BIT_CLEAR_BACAM_ADDR_8821C(x) | BIT_BACAM_ADDR_8821C(v)) + +/* 2 REG_BACAMCONTENT_8821C (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_L_8821C 0 +#define BIT_MASK_BA_CONTENT_L_8821C 0xffffffffL +#define BIT_BA_CONTENT_L_8821C(x) \ + (((x) & BIT_MASK_BA_CONTENT_L_8821C) << BIT_SHIFT_BA_CONTENT_L_8821C) +#define BITS_BA_CONTENT_L_8821C \ + (BIT_MASK_BA_CONTENT_L_8821C << BIT_SHIFT_BA_CONTENT_L_8821C) +#define BIT_CLEAR_BA_CONTENT_L_8821C(x) ((x) & (~BITS_BA_CONTENT_L_8821C)) +#define BIT_GET_BA_CONTENT_L_8821C(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_L_8821C) & BIT_MASK_BA_CONTENT_L_8821C) +#define BIT_SET_BA_CONTENT_L_8821C(x, v) \ + (BIT_CLEAR_BA_CONTENT_L_8821C(x) | BIT_BA_CONTENT_L_8821C(v)) + +/* 2 REG_BACAMCONTENT_H_8821C (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_H_8821C 0 +#define BIT_MASK_BA_CONTENT_H_8821C 0xffffffffL +#define BIT_BA_CONTENT_H_8821C(x) \ + (((x) & BIT_MASK_BA_CONTENT_H_8821C) << BIT_SHIFT_BA_CONTENT_H_8821C) +#define BITS_BA_CONTENT_H_8821C \ + (BIT_MASK_BA_CONTENT_H_8821C << BIT_SHIFT_BA_CONTENT_H_8821C) +#define BIT_CLEAR_BA_CONTENT_H_8821C(x) ((x) & (~BITS_BA_CONTENT_H_8821C)) +#define BIT_GET_BA_CONTENT_H_8821C(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_H_8821C) & BIT_MASK_BA_CONTENT_H_8821C) +#define BIT_SET_BA_CONTENT_H_8821C(x, v) \ + (BIT_CLEAR_BA_CONTENT_H_8821C(x) | BIT_BA_CONTENT_H_8821C(v)) + +/* 2 REG_LBDLY_8821C (LOOPBACK DELAY REGISTER) */ + +#define BIT_SHIFT_LBDLY_8821C 0 +#define BIT_MASK_LBDLY_8821C 0x1f +#define BIT_LBDLY_8821C(x) \ + (((x) & BIT_MASK_LBDLY_8821C) << BIT_SHIFT_LBDLY_8821C) +#define BITS_LBDLY_8821C (BIT_MASK_LBDLY_8821C << BIT_SHIFT_LBDLY_8821C) +#define BIT_CLEAR_LBDLY_8821C(x) ((x) & (~BITS_LBDLY_8821C)) +#define BIT_GET_LBDLY_8821C(x) \ + (((x) >> BIT_SHIFT_LBDLY_8821C) & BIT_MASK_LBDLY_8821C) +#define BIT_SET_LBDLY_8821C(x, v) \ + (BIT_CLEAR_LBDLY_8821C(x) | BIT_LBDLY_8821C(v)) + +/* 2 REG_WMAC_BACAM_RPMEN_8821C */ + +#define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8821C 2 +#define BIT_MASK_BITMAP_SSNBK_COUNTER_8821C 0x3f +#define BIT_BITMAP_SSNBK_COUNTER_8821C(x) \ + (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8821C) \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8821C) +#define BITS_BITMAP_SSNBK_COUNTER_8821C \ + (BIT_MASK_BITMAP_SSNBK_COUNTER_8821C \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8821C) +#define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8821C(x) \ + ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8821C)) +#define BIT_GET_BITMAP_SSNBK_COUNTER_8821C(x) \ + (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8821C) & \ + BIT_MASK_BITMAP_SSNBK_COUNTER_8821C) +#define BIT_SET_BITMAP_SSNBK_COUNTER_8821C(x, v) \ + (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8821C(x) | \ + BIT_BITMAP_SSNBK_COUNTER_8821C(v)) + +#define BIT_BITMAP_EN_8821C BIT(1) +#define BIT_WMAC_BACAM_RPMEN_8821C BIT(0) + +/* 2 REG_TX_RX_8821C STATUS */ + +#define BIT_SHIFT_RXPKT_TYPE_8821C 2 +#define BIT_MASK_RXPKT_TYPE_8821C 0x3f +#define BIT_RXPKT_TYPE_8821C(x) \ + (((x) & BIT_MASK_RXPKT_TYPE_8821C) << BIT_SHIFT_RXPKT_TYPE_8821C) +#define BITS_RXPKT_TYPE_8821C \ + (BIT_MASK_RXPKT_TYPE_8821C << BIT_SHIFT_RXPKT_TYPE_8821C) +#define BIT_CLEAR_RXPKT_TYPE_8821C(x) ((x) & (~BITS_RXPKT_TYPE_8821C)) +#define BIT_GET_RXPKT_TYPE_8821C(x) \ + (((x) >> BIT_SHIFT_RXPKT_TYPE_8821C) & BIT_MASK_RXPKT_TYPE_8821C) +#define BIT_SET_RXPKT_TYPE_8821C(x, v) \ + (BIT_CLEAR_RXPKT_TYPE_8821C(x) | BIT_RXPKT_TYPE_8821C(v)) + +#define BIT_TXACT_IND_8821C BIT(1) +#define BIT_RXACT_IND_8821C BIT(0) + +/* 2 REG_WMAC_BITMAP_CTL_8821C */ +#define BIT_BITMAP_VO_8821C BIT(7) +#define BIT_BITMAP_VI_8821C BIT(6) +#define BIT_BITMAP_BE_8821C BIT(5) +#define BIT_BITMAP_BK_8821C BIT(4) + +#define BIT_SHIFT_BITMAP_CONDITION_8821C 2 +#define BIT_MASK_BITMAP_CONDITION_8821C 0x3 +#define BIT_BITMAP_CONDITION_8821C(x) \ + (((x) & BIT_MASK_BITMAP_CONDITION_8821C) \ + << BIT_SHIFT_BITMAP_CONDITION_8821C) +#define BITS_BITMAP_CONDITION_8821C \ + (BIT_MASK_BITMAP_CONDITION_8821C << BIT_SHIFT_BITMAP_CONDITION_8821C) +#define BIT_CLEAR_BITMAP_CONDITION_8821C(x) \ + ((x) & (~BITS_BITMAP_CONDITION_8821C)) +#define BIT_GET_BITMAP_CONDITION_8821C(x) \ + (((x) >> BIT_SHIFT_BITMAP_CONDITION_8821C) & \ + BIT_MASK_BITMAP_CONDITION_8821C) +#define BIT_SET_BITMAP_CONDITION_8821C(x, v) \ + (BIT_CLEAR_BITMAP_CONDITION_8821C(x) | BIT_BITMAP_CONDITION_8821C(v)) + +#define BIT_BITMAP_SSNBK_COUNTER_CLR_8821C BIT(1) +#define BIT_BITMAP_FORCE_8821C BIT(0) + +/* 2 REG_RXERR_RPT_8821C (RX ERROR REPORT REGISTER) */ + +#define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8821C 28 +#define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8821C 0xf +#define BIT_RXERR_RPT_SEL_V1_3_0_8821C(x) \ + (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8821C) \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8821C) +#define BITS_RXERR_RPT_SEL_V1_3_0_8821C \ + (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8821C \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8821C) +#define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8821C(x) \ + ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8821C)) +#define BIT_GET_RXERR_RPT_SEL_V1_3_0_8821C(x) \ + (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8821C) & \ + BIT_MASK_RXERR_RPT_SEL_V1_3_0_8821C) +#define BIT_SET_RXERR_RPT_SEL_V1_3_0_8821C(x, v) \ + (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8821C(x) | \ + BIT_RXERR_RPT_SEL_V1_3_0_8821C(v)) + +#define BIT_RXERR_RPT_RST_8821C BIT(27) +#define BIT_RXERR_RPT_SEL_V1_4_8821C BIT(26) +#define BIT_W1S_8821C BIT(23) +#define BIT_UD_SELECT_BSSID_8821C BIT(22) + +#define BIT_SHIFT_UD_SUB_TYPE_8821C 18 +#define BIT_MASK_UD_SUB_TYPE_8821C 0xf +#define BIT_UD_SUB_TYPE_8821C(x) \ + (((x) & BIT_MASK_UD_SUB_TYPE_8821C) << BIT_SHIFT_UD_SUB_TYPE_8821C) +#define BITS_UD_SUB_TYPE_8821C \ + (BIT_MASK_UD_SUB_TYPE_8821C << BIT_SHIFT_UD_SUB_TYPE_8821C) +#define BIT_CLEAR_UD_SUB_TYPE_8821C(x) ((x) & (~BITS_UD_SUB_TYPE_8821C)) +#define BIT_GET_UD_SUB_TYPE_8821C(x) \ + (((x) >> BIT_SHIFT_UD_SUB_TYPE_8821C) & BIT_MASK_UD_SUB_TYPE_8821C) +#define BIT_SET_UD_SUB_TYPE_8821C(x, v) \ + (BIT_CLEAR_UD_SUB_TYPE_8821C(x) | BIT_UD_SUB_TYPE_8821C(v)) + +#define BIT_SHIFT_UD_TYPE_8821C 16 +#define BIT_MASK_UD_TYPE_8821C 0x3 +#define BIT_UD_TYPE_8821C(x) \ + (((x) & BIT_MASK_UD_TYPE_8821C) << BIT_SHIFT_UD_TYPE_8821C) +#define BITS_UD_TYPE_8821C (BIT_MASK_UD_TYPE_8821C << BIT_SHIFT_UD_TYPE_8821C) +#define BIT_CLEAR_UD_TYPE_8821C(x) ((x) & (~BITS_UD_TYPE_8821C)) +#define BIT_GET_UD_TYPE_8821C(x) \ + (((x) >> BIT_SHIFT_UD_TYPE_8821C) & BIT_MASK_UD_TYPE_8821C) +#define BIT_SET_UD_TYPE_8821C(x, v) \ + (BIT_CLEAR_UD_TYPE_8821C(x) | BIT_UD_TYPE_8821C(v)) + +#define BIT_SHIFT_RPT_COUNTER_8821C 0 +#define BIT_MASK_RPT_COUNTER_8821C 0xffff +#define BIT_RPT_COUNTER_8821C(x) \ + (((x) & BIT_MASK_RPT_COUNTER_8821C) << BIT_SHIFT_RPT_COUNTER_8821C) +#define BITS_RPT_COUNTER_8821C \ + (BIT_MASK_RPT_COUNTER_8821C << BIT_SHIFT_RPT_COUNTER_8821C) +#define BIT_CLEAR_RPT_COUNTER_8821C(x) ((x) & (~BITS_RPT_COUNTER_8821C)) +#define BIT_GET_RPT_COUNTER_8821C(x) \ + (((x) >> BIT_SHIFT_RPT_COUNTER_8821C) & BIT_MASK_RPT_COUNTER_8821C) +#define BIT_SET_RPT_COUNTER_8821C(x, v) \ + (BIT_CLEAR_RPT_COUNTER_8821C(x) | BIT_RPT_COUNTER_8821C(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_8821C (WMAC TX/RX PROTOCOL CONTROL REGISTER) */ +#define BIT_EN_TXCTS_INTXOP_8821C BIT(32) +#define BIT_BLK_EDCA_BBSLP_8821C BIT(31) +#define BIT_BLK_EDCA_BBSBY_8821C BIT(30) +#define BIT_ACKTO_BLOCK_SCH_EN_8821C BIT(27) +#define BIT_EIFS_BLOCK_SCH_EN_8821C BIT(26) +#define BIT_PLCPCHK_RST_EIFS_8821C BIT(25) +#define BIT_CCA_RST_EIFS_8821C BIT(24) +#define BIT_DIS_UPD_MYRXPKTNAV_8821C BIT(23) +#define BIT_EARLY_TXBA_8821C BIT(22) + +#define BIT_SHIFT_RESP_CHNBUSY_8821C 20 +#define BIT_MASK_RESP_CHNBUSY_8821C 0x3 +#define BIT_RESP_CHNBUSY_8821C(x) \ + (((x) & BIT_MASK_RESP_CHNBUSY_8821C) << BIT_SHIFT_RESP_CHNBUSY_8821C) +#define BITS_RESP_CHNBUSY_8821C \ + (BIT_MASK_RESP_CHNBUSY_8821C << BIT_SHIFT_RESP_CHNBUSY_8821C) +#define BIT_CLEAR_RESP_CHNBUSY_8821C(x) ((x) & (~BITS_RESP_CHNBUSY_8821C)) +#define BIT_GET_RESP_CHNBUSY_8821C(x) \ + (((x) >> BIT_SHIFT_RESP_CHNBUSY_8821C) & BIT_MASK_RESP_CHNBUSY_8821C) +#define BIT_SET_RESP_CHNBUSY_8821C(x, v) \ + (BIT_CLEAR_RESP_CHNBUSY_8821C(x) | BIT_RESP_CHNBUSY_8821C(v)) + +#define BIT_RESP_DCTS_EN_8821C BIT(19) +#define BIT_RESP_DCFE_EN_8821C BIT(18) +#define BIT_RESP_SPLCPEN_8821C BIT(17) +#define BIT_RESP_SGIEN_8821C BIT(16) +#define BIT_RESP_LDPC_EN_8821C BIT(15) +#define BIT_DIS_RESP_ACKINCCA_8821C BIT(14) +#define BIT_DIS_RESP_CTSINCCA_8821C BIT(13) + +#define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8821C 10 +#define BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8821C 0x7 +#define BIT_R_WMAC_SECOND_CCA_TIMER_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8821C) \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8821C) +#define BITS_R_WMAC_SECOND_CCA_TIMER_8821C \ + (BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8821C \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8821C) +#define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8821C(x) \ + ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER_8821C)) +#define BIT_GET_R_WMAC_SECOND_CCA_TIMER_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8821C) & \ + BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8821C) +#define BIT_SET_R_WMAC_SECOND_CCA_TIMER_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8821C(x) | \ + BIT_R_WMAC_SECOND_CCA_TIMER_8821C(v)) + +#define BIT_SHIFT_RFMOD_8821C 7 +#define BIT_MASK_RFMOD_8821C 0x3 +#define BIT_RFMOD_8821C(x) \ + (((x) & BIT_MASK_RFMOD_8821C) << BIT_SHIFT_RFMOD_8821C) +#define BITS_RFMOD_8821C (BIT_MASK_RFMOD_8821C << BIT_SHIFT_RFMOD_8821C) +#define BIT_CLEAR_RFMOD_8821C(x) ((x) & (~BITS_RFMOD_8821C)) +#define BIT_GET_RFMOD_8821C(x) \ + (((x) >> BIT_SHIFT_RFMOD_8821C) & BIT_MASK_RFMOD_8821C) +#define BIT_SET_RFMOD_8821C(x, v) \ + (BIT_CLEAR_RFMOD_8821C(x) | BIT_RFMOD_8821C(v)) + +#define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8821C 5 +#define BIT_MASK_RESP_CTS_DYNBW_SEL_8821C 0x3 +#define BIT_RESP_CTS_DYNBW_SEL_8821C(x) \ + (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8821C) \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8821C) +#define BITS_RESP_CTS_DYNBW_SEL_8821C \ + (BIT_MASK_RESP_CTS_DYNBW_SEL_8821C \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8821C) +#define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8821C(x) \ + ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8821C)) +#define BIT_GET_RESP_CTS_DYNBW_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8821C) & \ + BIT_MASK_RESP_CTS_DYNBW_SEL_8821C) +#define BIT_SET_RESP_CTS_DYNBW_SEL_8821C(x, v) \ + (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8821C(x) | \ + BIT_RESP_CTS_DYNBW_SEL_8821C(v)) + +#define BIT_DLY_TX_WAIT_RXANTSEL_8821C BIT(4) +#define BIT_TXRESP_BY_RXANTSEL_8821C BIT(3) + +#define BIT_SHIFT_ORIG_DCTS_CHK_8821C 0 +#define BIT_MASK_ORIG_DCTS_CHK_8821C 0x3 +#define BIT_ORIG_DCTS_CHK_8821C(x) \ + (((x) & BIT_MASK_ORIG_DCTS_CHK_8821C) << BIT_SHIFT_ORIG_DCTS_CHK_8821C) +#define BITS_ORIG_DCTS_CHK_8821C \ + (BIT_MASK_ORIG_DCTS_CHK_8821C << BIT_SHIFT_ORIG_DCTS_CHK_8821C) +#define BIT_CLEAR_ORIG_DCTS_CHK_8821C(x) ((x) & (~BITS_ORIG_DCTS_CHK_8821C)) +#define BIT_GET_ORIG_DCTS_CHK_8821C(x) \ + (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8821C) & BIT_MASK_ORIG_DCTS_CHK_8821C) +#define BIT_SET_ORIG_DCTS_CHK_8821C(x, v) \ + (BIT_CLEAR_ORIG_DCTS_CHK_8821C(x) | BIT_ORIG_DCTS_CHK_8821C(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_H_8821C */ + +#define BIT_SHIFT_ACKBA_TYPSEL_8821C 28 +#define BIT_MASK_ACKBA_TYPSEL_8821C 0xf +#define BIT_ACKBA_TYPSEL_8821C(x) \ + (((x) & BIT_MASK_ACKBA_TYPSEL_8821C) << BIT_SHIFT_ACKBA_TYPSEL_8821C) +#define BITS_ACKBA_TYPSEL_8821C \ + (BIT_MASK_ACKBA_TYPSEL_8821C << BIT_SHIFT_ACKBA_TYPSEL_8821C) +#define BIT_CLEAR_ACKBA_TYPSEL_8821C(x) ((x) & (~BITS_ACKBA_TYPSEL_8821C)) +#define BIT_GET_ACKBA_TYPSEL_8821C(x) \ + (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8821C) & BIT_MASK_ACKBA_TYPSEL_8821C) +#define BIT_SET_ACKBA_TYPSEL_8821C(x, v) \ + (BIT_CLEAR_ACKBA_TYPSEL_8821C(x) | BIT_ACKBA_TYPSEL_8821C(v)) + +#define BIT_SHIFT_ACKBA_ACKPCHK_8821C 24 +#define BIT_MASK_ACKBA_ACKPCHK_8821C 0xf +#define BIT_ACKBA_ACKPCHK_8821C(x) \ + (((x) & BIT_MASK_ACKBA_ACKPCHK_8821C) << BIT_SHIFT_ACKBA_ACKPCHK_8821C) +#define BITS_ACKBA_ACKPCHK_8821C \ + (BIT_MASK_ACKBA_ACKPCHK_8821C << BIT_SHIFT_ACKBA_ACKPCHK_8821C) +#define BIT_CLEAR_ACKBA_ACKPCHK_8821C(x) ((x) & (~BITS_ACKBA_ACKPCHK_8821C)) +#define BIT_GET_ACKBA_ACKPCHK_8821C(x) \ + (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8821C) & BIT_MASK_ACKBA_ACKPCHK_8821C) +#define BIT_SET_ACKBA_ACKPCHK_8821C(x, v) \ + (BIT_CLEAR_ACKBA_ACKPCHK_8821C(x) | BIT_ACKBA_ACKPCHK_8821C(v)) + +#define BIT_SHIFT_ACKBAR_TYPESEL_8821C 16 +#define BIT_MASK_ACKBAR_TYPESEL_8821C 0xff +#define BIT_ACKBAR_TYPESEL_8821C(x) \ + (((x) & BIT_MASK_ACKBAR_TYPESEL_8821C) \ + << BIT_SHIFT_ACKBAR_TYPESEL_8821C) +#define BITS_ACKBAR_TYPESEL_8821C \ + (BIT_MASK_ACKBAR_TYPESEL_8821C << BIT_SHIFT_ACKBAR_TYPESEL_8821C) +#define BIT_CLEAR_ACKBAR_TYPESEL_8821C(x) ((x) & (~BITS_ACKBAR_TYPESEL_8821C)) +#define BIT_GET_ACKBAR_TYPESEL_8821C(x) \ + (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8821C) & \ + BIT_MASK_ACKBAR_TYPESEL_8821C) +#define BIT_SET_ACKBAR_TYPESEL_8821C(x, v) \ + (BIT_CLEAR_ACKBAR_TYPESEL_8821C(x) | BIT_ACKBAR_TYPESEL_8821C(v)) + +#define BIT_SHIFT_ACKBAR_ACKPCHK_8821C 12 +#define BIT_MASK_ACKBAR_ACKPCHK_8821C 0xf +#define BIT_ACKBAR_ACKPCHK_8821C(x) \ + (((x) & BIT_MASK_ACKBAR_ACKPCHK_8821C) \ + << BIT_SHIFT_ACKBAR_ACKPCHK_8821C) +#define BITS_ACKBAR_ACKPCHK_8821C \ + (BIT_MASK_ACKBAR_ACKPCHK_8821C << BIT_SHIFT_ACKBAR_ACKPCHK_8821C) +#define BIT_CLEAR_ACKBAR_ACKPCHK_8821C(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8821C)) +#define BIT_GET_ACKBAR_ACKPCHK_8821C(x) \ + (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8821C) & \ + BIT_MASK_ACKBAR_ACKPCHK_8821C) +#define BIT_SET_ACKBAR_ACKPCHK_8821C(x, v) \ + (BIT_CLEAR_ACKBAR_ACKPCHK_8821C(x) | BIT_ACKBAR_ACKPCHK_8821C(v)) + +#define BIT_RXBA_IGNOREA2_V1_8821C BIT(10) +#define BIT_EN_SAVE_ALL_TXOPADDR_V1_8821C BIT(9) +#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_V1_8821C BIT(8) +#define BIT_DIS_TXBA_AMPDUFCSERR_V1_8821C BIT(7) +#define BIT_DIS_TXBA_RXBARINFULL_V1_8821C BIT(6) +#define BIT_DIS_TXCFE_INFULL_V1_8821C BIT(5) +#define BIT_DIS_TXCTS_INFULL_V1_8821C BIT(4) +#define BIT_EN_TXACKBA_IN_TX_RDG_V1_8821C BIT(3) +#define BIT_EN_TXACKBA_IN_TXOP_V1_8821C BIT(2) +#define BIT_EN_TXCTS_IN_RXNAV_V1_8821C BIT(1) +#define BIT_EN_TXCTS_INTXOP_V1_8821C BIT(0) + +/* 2 REG_CAMCMD_8821C (CAM COMMAND REGISTER) */ +#define BIT_SECCAM_POLLING_8821C BIT(31) +#define BIT_SECCAM_CLR_8821C BIT(30) +#define BIT_MFBCAM_CLR_8821C BIT(29) +#define BIT_SECCAM_WE_8821C BIT(16) + +#define BIT_SHIFT_SECCAM_ADDR_V2_8821C 0 +#define BIT_MASK_SECCAM_ADDR_V2_8821C 0x3ff +#define BIT_SECCAM_ADDR_V2_8821C(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V2_8821C) \ + << BIT_SHIFT_SECCAM_ADDR_V2_8821C) +#define BITS_SECCAM_ADDR_V2_8821C \ + (BIT_MASK_SECCAM_ADDR_V2_8821C << BIT_SHIFT_SECCAM_ADDR_V2_8821C) +#define BIT_CLEAR_SECCAM_ADDR_V2_8821C(x) ((x) & (~BITS_SECCAM_ADDR_V2_8821C)) +#define BIT_GET_SECCAM_ADDR_V2_8821C(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V2_8821C) & \ + BIT_MASK_SECCAM_ADDR_V2_8821C) +#define BIT_SET_SECCAM_ADDR_V2_8821C(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V2_8821C(x) | BIT_SECCAM_ADDR_V2_8821C(v)) + +/* 2 REG_CAMWRITE_8821C (CAM WRITE REGISTER) */ + +#define BIT_SHIFT_CAMW_DATA_8821C 0 +#define BIT_MASK_CAMW_DATA_8821C 0xffffffffL +#define BIT_CAMW_DATA_8821C(x) \ + (((x) & BIT_MASK_CAMW_DATA_8821C) << BIT_SHIFT_CAMW_DATA_8821C) +#define BITS_CAMW_DATA_8821C \ + (BIT_MASK_CAMW_DATA_8821C << BIT_SHIFT_CAMW_DATA_8821C) +#define BIT_CLEAR_CAMW_DATA_8821C(x) ((x) & (~BITS_CAMW_DATA_8821C)) +#define BIT_GET_CAMW_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_CAMW_DATA_8821C) & BIT_MASK_CAMW_DATA_8821C) +#define BIT_SET_CAMW_DATA_8821C(x, v) \ + (BIT_CLEAR_CAMW_DATA_8821C(x) | BIT_CAMW_DATA_8821C(v)) + +/* 2 REG_CAMREAD_8821C (CAM READ REGISTER) */ + +#define BIT_SHIFT_CAMR_DATA_8821C 0 +#define BIT_MASK_CAMR_DATA_8821C 0xffffffffL +#define BIT_CAMR_DATA_8821C(x) \ + (((x) & BIT_MASK_CAMR_DATA_8821C) << BIT_SHIFT_CAMR_DATA_8821C) +#define BITS_CAMR_DATA_8821C \ + (BIT_MASK_CAMR_DATA_8821C << BIT_SHIFT_CAMR_DATA_8821C) +#define BIT_CLEAR_CAMR_DATA_8821C(x) ((x) & (~BITS_CAMR_DATA_8821C)) +#define BIT_GET_CAMR_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_CAMR_DATA_8821C) & BIT_MASK_CAMR_DATA_8821C) +#define BIT_SET_CAMR_DATA_8821C(x, v) \ + (BIT_CLEAR_CAMR_DATA_8821C(x) | BIT_CAMR_DATA_8821C(v)) + +/* 2 REG_CAMDBG_8821C (CAM DEBUG REGISTER) */ +#define BIT_SECCAM_INFO_8821C BIT(31) +#define BIT_SEC_KEYFOUND_8821C BIT(15) + +#define BIT_SHIFT_CAMDBG_SEC_TYPE_8821C 12 +#define BIT_MASK_CAMDBG_SEC_TYPE_8821C 0x7 +#define BIT_CAMDBG_SEC_TYPE_8821C(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_TYPE_8821C) \ + << BIT_SHIFT_CAMDBG_SEC_TYPE_8821C) +#define BITS_CAMDBG_SEC_TYPE_8821C \ + (BIT_MASK_CAMDBG_SEC_TYPE_8821C << BIT_SHIFT_CAMDBG_SEC_TYPE_8821C) +#define BIT_CLEAR_CAMDBG_SEC_TYPE_8821C(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_8821C)) +#define BIT_GET_CAMDBG_SEC_TYPE_8821C(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_8821C) & \ + BIT_MASK_CAMDBG_SEC_TYPE_8821C) +#define BIT_SET_CAMDBG_SEC_TYPE_8821C(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_TYPE_8821C(x) | BIT_CAMDBG_SEC_TYPE_8821C(v)) + +#define BIT_CAMDBG_EXT_SECTYPE_8821C BIT(11) + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8821C 5 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX_8821C 0x1f +#define BIT_CAMDBG_MIC_KEY_IDX_8821C(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_8821C) \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8821C) +#define BITS_CAMDBG_MIC_KEY_IDX_8821C \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX_8821C \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8821C) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8821C(x) \ + ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_8821C)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8821C) & \ + BIT_MASK_CAMDBG_MIC_KEY_IDX_8821C) +#define BIT_SET_CAMDBG_MIC_KEY_IDX_8821C(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8821C(x) | \ + BIT_CAMDBG_MIC_KEY_IDX_8821C(v)) + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8821C 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX_8821C 0x1f +#define BIT_CAMDBG_SEC_KEY_IDX_8821C(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_8821C) \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8821C) +#define BITS_CAMDBG_SEC_KEY_IDX_8821C \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX_8821C \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8821C) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8821C(x) \ + ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_8821C)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8821C) & \ + BIT_MASK_CAMDBG_SEC_KEY_IDX_8821C) +#define BIT_SET_CAMDBG_SEC_KEY_IDX_8821C(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8821C(x) | \ + BIT_CAMDBG_SEC_KEY_IDX_8821C(v)) + +/* 2 REG_SECCFG_8821C (SECURITY CONFIGURATION REGISTER) */ +#define BIT_DIS_GCLK_WAPI_8821C BIT(15) +#define BIT_DIS_GCLK_AES_8821C BIT(14) +#define BIT_DIS_GCLK_TKIP_8821C BIT(13) +#define BIT_AES_SEL_QC_1_8821C BIT(12) +#define BIT_AES_SEL_QC_0_8821C BIT(11) +#define BIT_CHK_BMC_8821C BIT(9) +#define BIT_CHK_KEYID_8821C BIT(8) +#define BIT_RXBCUSEDK_8821C BIT(7) +#define BIT_TXBCUSEDK_8821C BIT(6) +#define BIT_NOSKMC_8821C BIT(5) +#define BIT_SKBYA2_8821C BIT(4) +#define BIT_RXDEC_8821C BIT(3) +#define BIT_TXENC_8821C BIT(2) +#define BIT_RXUHUSEDK_8821C BIT(1) +#define BIT_TXUHUSEDK_8821C BIT(0) + +/* 2 REG_RXFILTER_CATEGORY_1_8821C */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_1_8821C 0 +#define BIT_MASK_RXFILTER_CATEGORY_1_8821C 0xff +#define BIT_RXFILTER_CATEGORY_1_8821C(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8821C) \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8821C) +#define BITS_RXFILTER_CATEGORY_1_8821C \ + (BIT_MASK_RXFILTER_CATEGORY_1_8821C \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8821C) +#define BIT_CLEAR_RXFILTER_CATEGORY_1_8821C(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_1_8821C)) +#define BIT_GET_RXFILTER_CATEGORY_1_8821C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8821C) & \ + BIT_MASK_RXFILTER_CATEGORY_1_8821C) +#define BIT_SET_RXFILTER_CATEGORY_1_8821C(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_1_8821C(x) | \ + BIT_RXFILTER_CATEGORY_1_8821C(v)) + +/* 2 REG_RXFILTER_ACTION_1_8821C */ + +#define BIT_SHIFT_RXFILTER_ACTION_1_8821C 0 +#define BIT_MASK_RXFILTER_ACTION_1_8821C 0xff +#define BIT_RXFILTER_ACTION_1_8821C(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_1_8821C) \ + << BIT_SHIFT_RXFILTER_ACTION_1_8821C) +#define BITS_RXFILTER_ACTION_1_8821C \ + (BIT_MASK_RXFILTER_ACTION_1_8821C << BIT_SHIFT_RXFILTER_ACTION_1_8821C) +#define BIT_CLEAR_RXFILTER_ACTION_1_8821C(x) \ + ((x) & (~BITS_RXFILTER_ACTION_1_8821C)) +#define BIT_GET_RXFILTER_ACTION_1_8821C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8821C) & \ + BIT_MASK_RXFILTER_ACTION_1_8821C) +#define BIT_SET_RXFILTER_ACTION_1_8821C(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_1_8821C(x) | BIT_RXFILTER_ACTION_1_8821C(v)) + +/* 2 REG_RXFILTER_CATEGORY_2_8821C */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_2_8821C 0 +#define BIT_MASK_RXFILTER_CATEGORY_2_8821C 0xff +#define BIT_RXFILTER_CATEGORY_2_8821C(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8821C) \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8821C) +#define BITS_RXFILTER_CATEGORY_2_8821C \ + (BIT_MASK_RXFILTER_CATEGORY_2_8821C \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8821C) +#define BIT_CLEAR_RXFILTER_CATEGORY_2_8821C(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_2_8821C)) +#define BIT_GET_RXFILTER_CATEGORY_2_8821C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8821C) & \ + BIT_MASK_RXFILTER_CATEGORY_2_8821C) +#define BIT_SET_RXFILTER_CATEGORY_2_8821C(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_2_8821C(x) | \ + BIT_RXFILTER_CATEGORY_2_8821C(v)) + +/* 2 REG_RXFILTER_ACTION_2_8821C */ + +#define BIT_SHIFT_RXFILTER_ACTION_2_8821C 0 +#define BIT_MASK_RXFILTER_ACTION_2_8821C 0xff +#define BIT_RXFILTER_ACTION_2_8821C(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_2_8821C) \ + << BIT_SHIFT_RXFILTER_ACTION_2_8821C) +#define BITS_RXFILTER_ACTION_2_8821C \ + (BIT_MASK_RXFILTER_ACTION_2_8821C << BIT_SHIFT_RXFILTER_ACTION_2_8821C) +#define BIT_CLEAR_RXFILTER_ACTION_2_8821C(x) \ + ((x) & (~BITS_RXFILTER_ACTION_2_8821C)) +#define BIT_GET_RXFILTER_ACTION_2_8821C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8821C) & \ + BIT_MASK_RXFILTER_ACTION_2_8821C) +#define BIT_SET_RXFILTER_ACTION_2_8821C(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_2_8821C(x) | BIT_RXFILTER_ACTION_2_8821C(v)) + +/* 2 REG_RXFILTER_CATEGORY_3_8821C */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_3_8821C 0 +#define BIT_MASK_RXFILTER_CATEGORY_3_8821C 0xff +#define BIT_RXFILTER_CATEGORY_3_8821C(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8821C) \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8821C) +#define BITS_RXFILTER_CATEGORY_3_8821C \ + (BIT_MASK_RXFILTER_CATEGORY_3_8821C \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8821C) +#define BIT_CLEAR_RXFILTER_CATEGORY_3_8821C(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_3_8821C)) +#define BIT_GET_RXFILTER_CATEGORY_3_8821C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8821C) & \ + BIT_MASK_RXFILTER_CATEGORY_3_8821C) +#define BIT_SET_RXFILTER_CATEGORY_3_8821C(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_3_8821C(x) | \ + BIT_RXFILTER_CATEGORY_3_8821C(v)) + +/* 2 REG_RXFILTER_ACTION_3_8821C */ + +#define BIT_SHIFT_RXFILTER_ACTION_3_8821C 0 +#define BIT_MASK_RXFILTER_ACTION_3_8821C 0xff +#define BIT_RXFILTER_ACTION_3_8821C(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_3_8821C) \ + << BIT_SHIFT_RXFILTER_ACTION_3_8821C) +#define BITS_RXFILTER_ACTION_3_8821C \ + (BIT_MASK_RXFILTER_ACTION_3_8821C << BIT_SHIFT_RXFILTER_ACTION_3_8821C) +#define BIT_CLEAR_RXFILTER_ACTION_3_8821C(x) \ + ((x) & (~BITS_RXFILTER_ACTION_3_8821C)) +#define BIT_GET_RXFILTER_ACTION_3_8821C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8821C) & \ + BIT_MASK_RXFILTER_ACTION_3_8821C) +#define BIT_SET_RXFILTER_ACTION_3_8821C(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_3_8821C(x) | BIT_RXFILTER_ACTION_3_8821C(v)) + +/* 2 REG_RXFLTMAP3_8821C (RX FILTER MAP GROUP 3) */ +#define BIT_MGTFLT15EN_FW_8821C BIT(15) +#define BIT_MGTFLT14EN_FW_8821C BIT(14) +#define BIT_MGTFLT13EN_FW_8821C BIT(13) +#define BIT_MGTFLT12EN_FW_8821C BIT(12) +#define BIT_MGTFLT11EN_FW_8821C BIT(11) +#define BIT_MGTFLT10EN_FW_8821C BIT(10) +#define BIT_MGTFLT9EN_FW_8821C BIT(9) +#define BIT_MGTFLT8EN_FW_8821C BIT(8) +#define BIT_MGTFLT7EN_FW_8821C BIT(7) +#define BIT_MGTFLT6EN_FW_8821C BIT(6) +#define BIT_MGTFLT5EN_FW_8821C BIT(5) +#define BIT_MGTFLT4EN_FW_8821C BIT(4) +#define BIT_MGTFLT3EN_FW_8821C BIT(3) +#define BIT_MGTFLT2EN_FW_8821C BIT(2) +#define BIT_MGTFLT1EN_FW_8821C BIT(1) +#define BIT_MGTFLT0EN_FW_8821C BIT(0) + +/* 2 REG_RXFLTMAP4_8821C (RX FILTER MAP GROUP 4) */ +#define BIT_CTRLFLT15EN_FW_8821C BIT(15) +#define BIT_CTRLFLT14EN_FW_8821C BIT(14) +#define BIT_CTRLFLT13EN_FW_8821C BIT(13) +#define BIT_CTRLFLT12EN_FW_8821C BIT(12) +#define BIT_CTRLFLT11EN_FW_8821C BIT(11) +#define BIT_CTRLFLT10EN_FW_8821C BIT(10) +#define BIT_CTRLFLT9EN_FW_8821C BIT(9) +#define BIT_CTRLFLT8EN_FW_8821C BIT(8) +#define BIT_CTRLFLT7EN_FW_8821C BIT(7) +#define BIT_CTRLFLT6EN_FW_8821C BIT(6) +#define BIT_CTRLFLT5EN_FW_8821C BIT(5) +#define BIT_CTRLFLT4EN_FW_8821C BIT(4) +#define BIT_CTRLFLT3EN_FW_8821C BIT(3) +#define BIT_CTRLFLT2EN_FW_8821C BIT(2) +#define BIT_CTRLFLT1EN_FW_8821C BIT(1) +#define BIT_CTRLFLT0EN_FW_8821C BIT(0) + +/* 2 REG_RXFLTMAP5_8821C (RX FILTER MAP GROUP 5) */ +#define BIT_DATAFLT15EN_FW_8821C BIT(15) +#define BIT_DATAFLT14EN_FW_8821C BIT(14) +#define BIT_DATAFLT13EN_FW_8821C BIT(13) +#define BIT_DATAFLT12EN_FW_8821C BIT(12) +#define BIT_DATAFLT11EN_FW_8821C BIT(11) +#define BIT_DATAFLT10EN_FW_8821C BIT(10) +#define BIT_DATAFLT9EN_FW_8821C BIT(9) +#define BIT_DATAFLT8EN_FW_8821C BIT(8) +#define BIT_DATAFLT7EN_FW_8821C BIT(7) +#define BIT_DATAFLT6EN_FW_8821C BIT(6) +#define BIT_DATAFLT5EN_FW_8821C BIT(5) +#define BIT_DATAFLT4EN_FW_8821C BIT(4) +#define BIT_DATAFLT3EN_FW_8821C BIT(3) +#define BIT_DATAFLT2EN_FW_8821C BIT(2) +#define BIT_DATAFLT1EN_FW_8821C BIT(1) +#define BIT_DATAFLT0EN_FW_8821C BIT(0) + +/* 2 REG_RXFLTMAP6_8821C (RX FILTER MAP GROUP 6) */ +#define BIT_ACTIONFLT15EN_FW_8821C BIT(15) +#define BIT_ACTIONFLT14EN_FW_8821C BIT(14) +#define BIT_ACTIONFLT13EN_FW_8821C BIT(13) +#define BIT_ACTIONFLT12EN_FW_8821C BIT(12) +#define BIT_ACTIONFLT11EN_FW_8821C BIT(11) +#define BIT_ACTIONFLT10EN_FW_8821C BIT(10) +#define BIT_ACTIONFLT9EN_FW_8821C BIT(9) +#define BIT_ACTIONFLT8EN_FW_8821C BIT(8) +#define BIT_ACTIONFLT7EN_FW_8821C BIT(7) +#define BIT_ACTIONFLT6EN_FW_8821C BIT(6) +#define BIT_ACTIONFLT5EN_FW_8821C BIT(5) +#define BIT_ACTIONFLT4EN_FW_8821C BIT(4) +#define BIT_ACTIONFLT3EN_FW_8821C BIT(3) +#define BIT_ACTIONFLT2EN_FW_8821C BIT(2) +#define BIT_ACTIONFLT1EN_FW_8821C BIT(1) +#define BIT_ACTIONFLT0EN_FW_8821C BIT(0) + +/* 2 REG_WOW_CTRL_8821C (WAKE ON WLAN CONTROL REGISTER) */ + +#define BIT_SHIFT_PSF_BSSIDSEL_B2B1_8821C 6 +#define BIT_MASK_PSF_BSSIDSEL_B2B1_8821C 0x3 +#define BIT_PSF_BSSIDSEL_B2B1_8821C(x) \ + (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1_8821C) \ + << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8821C) +#define BITS_PSF_BSSIDSEL_B2B1_8821C \ + (BIT_MASK_PSF_BSSIDSEL_B2B1_8821C << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8821C) +#define BIT_CLEAR_PSF_BSSIDSEL_B2B1_8821C(x) \ + ((x) & (~BITS_PSF_BSSIDSEL_B2B1_8821C)) +#define BIT_GET_PSF_BSSIDSEL_B2B1_8821C(x) \ + (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1_8821C) & \ + BIT_MASK_PSF_BSSIDSEL_B2B1_8821C) +#define BIT_SET_PSF_BSSIDSEL_B2B1_8821C(x, v) \ + (BIT_CLEAR_PSF_BSSIDSEL_B2B1_8821C(x) | BIT_PSF_BSSIDSEL_B2B1_8821C(v)) + +#define BIT_WOWHCI_8821C BIT(5) +#define BIT_PSF_BSSIDSEL_B0_8821C BIT(4) +#define BIT_UWF_8821C BIT(3) +#define BIT_MAGIC_8821C BIT(2) +#define BIT_WOWEN_8821C BIT(1) +#define BIT_FORCE_WAKEUP_8821C BIT(0) + +/* 2 REG_NAN_RX_TSF_FILTER_8821C(NAN_RX_TSF_ADDRESS_FILTER) */ +#define BIT_CHK_TSF_TA_8821C BIT(2) +#define BIT_CHK_TSF_CBSSID_8821C BIT(1) +#define BIT_CHK_TSF_EN_8821C BIT(0) + +/* 2 REG_PS_RX_INFO_8821C (POWER SAVE RX INFORMATION REGISTER) */ + +#define BIT_SHIFT_PORTSEL__PS_RX_INFO_8821C 5 +#define BIT_MASK_PORTSEL__PS_RX_INFO_8821C 0x7 +#define BIT_PORTSEL__PS_RX_INFO_8821C(x) \ + (((x) & BIT_MASK_PORTSEL__PS_RX_INFO_8821C) \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8821C) +#define BITS_PORTSEL__PS_RX_INFO_8821C \ + (BIT_MASK_PORTSEL__PS_RX_INFO_8821C \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8821C) +#define BIT_CLEAR_PORTSEL__PS_RX_INFO_8821C(x) \ + ((x) & (~BITS_PORTSEL__PS_RX_INFO_8821C)) +#define BIT_GET_PORTSEL__PS_RX_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO_8821C) & \ + BIT_MASK_PORTSEL__PS_RX_INFO_8821C) +#define BIT_SET_PORTSEL__PS_RX_INFO_8821C(x, v) \ + (BIT_CLEAR_PORTSEL__PS_RX_INFO_8821C(x) | \ + BIT_PORTSEL__PS_RX_INFO_8821C(v)) + +#define BIT_RXCTRLIN0_8821C BIT(4) +#define BIT_RXMGTIN0_8821C BIT(3) +#define BIT_RXDATAIN2_8821C BIT(2) +#define BIT_RXDATAIN1_8821C BIT(1) +#define BIT_RXDATAIN0_8821C BIT(0) + +/* 2 REG_WMMPS_UAPSD_TID_8821C (WMM POWER SAVE UAPSD TID REGISTER) */ +#define BIT_WMMPS_UAPSD_TID7_8821C BIT(7) +#define BIT_WMMPS_UAPSD_TID6_8821C BIT(6) +#define BIT_WMMPS_UAPSD_TID5_8821C BIT(5) +#define BIT_WMMPS_UAPSD_TID4_8821C BIT(4) +#define BIT_WMMPS_UAPSD_TID3_8821C BIT(3) +#define BIT_WMMPS_UAPSD_TID2_8821C BIT(2) +#define BIT_WMMPS_UAPSD_TID1_8821C BIT(1) +#define BIT_WMMPS_UAPSD_TID0_8821C BIT(0) + +/* 2 REG_LPNAV_CTRL_8821C (LOW POWER NAV CONTROL REGISTER) */ +#define BIT_LPNAV_EN_8821C BIT(31) + +#define BIT_SHIFT_LPNAV_EARLY_8821C 16 +#define BIT_MASK_LPNAV_EARLY_8821C 0x7fff +#define BIT_LPNAV_EARLY_8821C(x) \ + (((x) & BIT_MASK_LPNAV_EARLY_8821C) << BIT_SHIFT_LPNAV_EARLY_8821C) +#define BITS_LPNAV_EARLY_8821C \ + (BIT_MASK_LPNAV_EARLY_8821C << BIT_SHIFT_LPNAV_EARLY_8821C) +#define BIT_CLEAR_LPNAV_EARLY_8821C(x) ((x) & (~BITS_LPNAV_EARLY_8821C)) +#define BIT_GET_LPNAV_EARLY_8821C(x) \ + (((x) >> BIT_SHIFT_LPNAV_EARLY_8821C) & BIT_MASK_LPNAV_EARLY_8821C) +#define BIT_SET_LPNAV_EARLY_8821C(x, v) \ + (BIT_CLEAR_LPNAV_EARLY_8821C(x) | BIT_LPNAV_EARLY_8821C(v)) + +#define BIT_SHIFT_LPNAV_TH_8821C 0 +#define BIT_MASK_LPNAV_TH_8821C 0xffff +#define BIT_LPNAV_TH_8821C(x) \ + (((x) & BIT_MASK_LPNAV_TH_8821C) << BIT_SHIFT_LPNAV_TH_8821C) +#define BITS_LPNAV_TH_8821C \ + (BIT_MASK_LPNAV_TH_8821C << BIT_SHIFT_LPNAV_TH_8821C) +#define BIT_CLEAR_LPNAV_TH_8821C(x) ((x) & (~BITS_LPNAV_TH_8821C)) +#define BIT_GET_LPNAV_TH_8821C(x) \ + (((x) >> BIT_SHIFT_LPNAV_TH_8821C) & BIT_MASK_LPNAV_TH_8821C) +#define BIT_SET_LPNAV_TH_8821C(x, v) \ + (BIT_CLEAR_LPNAV_TH_8821C(x) | BIT_LPNAV_TH_8821C(v)) + +/* 2 REG_WKFMCAM_CMD_8821C (WAKEUP FRAME CAM COMMAND REGISTER) */ +#define BIT_WKFCAM_POLLING_V1_8821C BIT(31) +#define BIT_WKFCAM_CLR_V1_8821C BIT(30) +#define BIT_WKFCAM_WE_8821C BIT(16) + +#define BIT_SHIFT_WKFCAM_ADDR_V2_8821C 8 +#define BIT_MASK_WKFCAM_ADDR_V2_8821C 0xff +#define BIT_WKFCAM_ADDR_V2_8821C(x) \ + (((x) & BIT_MASK_WKFCAM_ADDR_V2_8821C) \ + << BIT_SHIFT_WKFCAM_ADDR_V2_8821C) +#define BITS_WKFCAM_ADDR_V2_8821C \ + (BIT_MASK_WKFCAM_ADDR_V2_8821C << BIT_SHIFT_WKFCAM_ADDR_V2_8821C) +#define BIT_CLEAR_WKFCAM_ADDR_V2_8821C(x) ((x) & (~BITS_WKFCAM_ADDR_V2_8821C)) +#define BIT_GET_WKFCAM_ADDR_V2_8821C(x) \ + (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2_8821C) & \ + BIT_MASK_WKFCAM_ADDR_V2_8821C) +#define BIT_SET_WKFCAM_ADDR_V2_8821C(x, v) \ + (BIT_CLEAR_WKFCAM_ADDR_V2_8821C(x) | BIT_WKFCAM_ADDR_V2_8821C(v)) + +#define BIT_SHIFT_WKFCAM_CAM_NUM_V1_8821C 0 +#define BIT_MASK_WKFCAM_CAM_NUM_V1_8821C 0xff +#define BIT_WKFCAM_CAM_NUM_V1_8821C(x) \ + (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1_8821C) \ + << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8821C) +#define BITS_WKFCAM_CAM_NUM_V1_8821C \ + (BIT_MASK_WKFCAM_CAM_NUM_V1_8821C << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8821C) +#define BIT_CLEAR_WKFCAM_CAM_NUM_V1_8821C(x) \ + ((x) & (~BITS_WKFCAM_CAM_NUM_V1_8821C)) +#define BIT_GET_WKFCAM_CAM_NUM_V1_8821C(x) \ + (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1_8821C) & \ + BIT_MASK_WKFCAM_CAM_NUM_V1_8821C) +#define BIT_SET_WKFCAM_CAM_NUM_V1_8821C(x, v) \ + (BIT_CLEAR_WKFCAM_CAM_NUM_V1_8821C(x) | BIT_WKFCAM_CAM_NUM_V1_8821C(v)) + +/* 2 REG_WKFMCAM_RWD_8821C (WAKEUP FRAME READ/WRITE DATA) */ + +#define BIT_SHIFT_WKFMCAM_RWD_8821C 0 +#define BIT_MASK_WKFMCAM_RWD_8821C 0xffffffffL +#define BIT_WKFMCAM_RWD_8821C(x) \ + (((x) & BIT_MASK_WKFMCAM_RWD_8821C) << BIT_SHIFT_WKFMCAM_RWD_8821C) +#define BITS_WKFMCAM_RWD_8821C \ + (BIT_MASK_WKFMCAM_RWD_8821C << BIT_SHIFT_WKFMCAM_RWD_8821C) +#define BIT_CLEAR_WKFMCAM_RWD_8821C(x) ((x) & (~BITS_WKFMCAM_RWD_8821C)) +#define BIT_GET_WKFMCAM_RWD_8821C(x) \ + (((x) >> BIT_SHIFT_WKFMCAM_RWD_8821C) & BIT_MASK_WKFMCAM_RWD_8821C) +#define BIT_SET_WKFMCAM_RWD_8821C(x, v) \ + (BIT_CLEAR_WKFMCAM_RWD_8821C(x) | BIT_WKFMCAM_RWD_8821C(v)) + +/* 2 REG_RXFLTMAP0_8821C (RX FILTER MAP GROUP 0) */ +#define BIT_MGTFLT15EN_8821C BIT(15) +#define BIT_MGTFLT14EN_8821C BIT(14) +#define BIT_MGTFLT13EN_8821C BIT(13) +#define BIT_MGTFLT12EN_8821C BIT(12) +#define BIT_MGTFLT11EN_8821C BIT(11) +#define BIT_MGTFLT10EN_8821C BIT(10) +#define BIT_MGTFLT9EN_8821C BIT(9) +#define BIT_MGTFLT8EN_8821C BIT(8) +#define BIT_MGTFLT7EN_8821C BIT(7) +#define BIT_MGTFLT6EN_8821C BIT(6) +#define BIT_MGTFLT5EN_8821C BIT(5) +#define BIT_MGTFLT4EN_8821C BIT(4) +#define BIT_MGTFLT3EN_8821C BIT(3) +#define BIT_MGTFLT2EN_8821C BIT(2) +#define BIT_MGTFLT1EN_8821C BIT(1) +#define BIT_MGTFLT0EN_8821C BIT(0) + +/* 2 REG_RXFLTMAP1_8821C (RX FILTER MAP GROUP 1) */ +#define BIT_CTRLFLT15EN_8821C BIT(15) +#define BIT_CTRLFLT14EN_8821C BIT(14) +#define BIT_CTRLFLT13EN_8821C BIT(13) +#define BIT_CTRLFLT12EN_8821C BIT(12) +#define BIT_CTRLFLT11EN_8821C BIT(11) +#define BIT_CTRLFLT10EN_8821C BIT(10) +#define BIT_CTRLFLT9EN_8821C BIT(9) +#define BIT_CTRLFLT8EN_8821C BIT(8) +#define BIT_CTRLFLT7EN_8821C BIT(7) +#define BIT_CTRLFLT6EN_8821C BIT(6) +#define BIT_CTRLFLT5EN_8821C BIT(5) +#define BIT_CTRLFLT4EN_8821C BIT(4) +#define BIT_CTRLFLT3EN_8821C BIT(3) +#define BIT_CTRLFLT2EN_8821C BIT(2) +#define BIT_CTRLFLT1EN_8821C BIT(1) +#define BIT_CTRLFLT0EN_8821C BIT(0) + +/* 2 REG_RXFLTMAP2_8821C (RX FILTER MAP GROUP 2) */ +#define BIT_DATAFLT15EN_8821C BIT(15) +#define BIT_DATAFLT14EN_8821C BIT(14) +#define BIT_DATAFLT13EN_8821C BIT(13) +#define BIT_DATAFLT12EN_8821C BIT(12) +#define BIT_DATAFLT11EN_8821C BIT(11) +#define BIT_DATAFLT10EN_8821C BIT(10) +#define BIT_DATAFLT9EN_8821C BIT(9) +#define BIT_DATAFLT8EN_8821C BIT(8) +#define BIT_DATAFLT7EN_8821C BIT(7) +#define BIT_DATAFLT6EN_8821C BIT(6) +#define BIT_DATAFLT5EN_8821C BIT(5) +#define BIT_DATAFLT4EN_8821C BIT(4) +#define BIT_DATAFLT3EN_8821C BIT(3) +#define BIT_DATAFLT2EN_8821C BIT(2) +#define BIT_DATAFLT1EN_8821C BIT(1) +#define BIT_DATAFLT0EN_8821C BIT(0) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_BCN_PSR_RPT_8821C (BEACON PARSER REPORT REGISTER) */ + +#define BIT_SHIFT_DTIM_CNT_8821C 24 +#define BIT_MASK_DTIM_CNT_8821C 0xff +#define BIT_DTIM_CNT_8821C(x) \ + (((x) & BIT_MASK_DTIM_CNT_8821C) << BIT_SHIFT_DTIM_CNT_8821C) +#define BITS_DTIM_CNT_8821C \ + (BIT_MASK_DTIM_CNT_8821C << BIT_SHIFT_DTIM_CNT_8821C) +#define BIT_CLEAR_DTIM_CNT_8821C(x) ((x) & (~BITS_DTIM_CNT_8821C)) +#define BIT_GET_DTIM_CNT_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT_8821C) & BIT_MASK_DTIM_CNT_8821C) +#define BIT_SET_DTIM_CNT_8821C(x, v) \ + (BIT_CLEAR_DTIM_CNT_8821C(x) | BIT_DTIM_CNT_8821C(v)) + +#define BIT_SHIFT_DTIM_PERIOD_8821C 16 +#define BIT_MASK_DTIM_PERIOD_8821C 0xff +#define BIT_DTIM_PERIOD_8821C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD_8821C) << BIT_SHIFT_DTIM_PERIOD_8821C) +#define BITS_DTIM_PERIOD_8821C \ + (BIT_MASK_DTIM_PERIOD_8821C << BIT_SHIFT_DTIM_PERIOD_8821C) +#define BIT_CLEAR_DTIM_PERIOD_8821C(x) ((x) & (~BITS_DTIM_PERIOD_8821C)) +#define BIT_GET_DTIM_PERIOD_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD_8821C) & BIT_MASK_DTIM_PERIOD_8821C) +#define BIT_SET_DTIM_PERIOD_8821C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD_8821C(x) | BIT_DTIM_PERIOD_8821C(v)) + +#define BIT_DTIM_8821C BIT(15) +#define BIT_TIM_8821C BIT(14) +#define BIT_RPT_VALID_8821C BIT(13) + +#define BIT_SHIFT_PS_AID_0_8821C 0 +#define BIT_MASK_PS_AID_0_8821C 0x7ff +#define BIT_PS_AID_0_8821C(x) \ + (((x) & BIT_MASK_PS_AID_0_8821C) << BIT_SHIFT_PS_AID_0_8821C) +#define BITS_PS_AID_0_8821C \ + (BIT_MASK_PS_AID_0_8821C << BIT_SHIFT_PS_AID_0_8821C) +#define BIT_CLEAR_PS_AID_0_8821C(x) ((x) & (~BITS_PS_AID_0_8821C)) +#define BIT_GET_PS_AID_0_8821C(x) \ + (((x) >> BIT_SHIFT_PS_AID_0_8821C) & BIT_MASK_PS_AID_0_8821C) +#define BIT_SET_PS_AID_0_8821C(x, v) \ + (BIT_CLEAR_PS_AID_0_8821C(x) | BIT_PS_AID_0_8821C(v)) + +/* 2 REG_FLC_RPC_8821C (FW LPS CONDITION -- RX PKT COUNTER) */ + +#define BIT_SHIFT_FLC_RPC_8821C 0 +#define BIT_MASK_FLC_RPC_8821C 0xff +#define BIT_FLC_RPC_8821C(x) \ + (((x) & BIT_MASK_FLC_RPC_8821C) << BIT_SHIFT_FLC_RPC_8821C) +#define BITS_FLC_RPC_8821C (BIT_MASK_FLC_RPC_8821C << BIT_SHIFT_FLC_RPC_8821C) +#define BIT_CLEAR_FLC_RPC_8821C(x) ((x) & (~BITS_FLC_RPC_8821C)) +#define BIT_GET_FLC_RPC_8821C(x) \ + (((x) >> BIT_SHIFT_FLC_RPC_8821C) & BIT_MASK_FLC_RPC_8821C) +#define BIT_SET_FLC_RPC_8821C(x, v) \ + (BIT_CLEAR_FLC_RPC_8821C(x) | BIT_FLC_RPC_8821C(v)) + +/* 2 REG_FLC_RPCT_8821C (FLC_RPC THRESHOLD) */ + +#define BIT_SHIFT_FLC_RPCT_8821C 0 +#define BIT_MASK_FLC_RPCT_8821C 0xff +#define BIT_FLC_RPCT_8821C(x) \ + (((x) & BIT_MASK_FLC_RPCT_8821C) << BIT_SHIFT_FLC_RPCT_8821C) +#define BITS_FLC_RPCT_8821C \ + (BIT_MASK_FLC_RPCT_8821C << BIT_SHIFT_FLC_RPCT_8821C) +#define BIT_CLEAR_FLC_RPCT_8821C(x) ((x) & (~BITS_FLC_RPCT_8821C)) +#define BIT_GET_FLC_RPCT_8821C(x) \ + (((x) >> BIT_SHIFT_FLC_RPCT_8821C) & BIT_MASK_FLC_RPCT_8821C) +#define BIT_SET_FLC_RPCT_8821C(x, v) \ + (BIT_CLEAR_FLC_RPCT_8821C(x) | BIT_FLC_RPCT_8821C(v)) + +/* 2 REG_FLC_PTS_8821C (PKT TYPE SELECTION OF FLC_RPC T) */ +#define BIT_CMF_8821C BIT(2) +#define BIT_CCF_8821C BIT(1) +#define BIT_CDF_8821C BIT(0) + +/* 2 REG_FLC_TRPC_8821C (TIMER OF FLC_RPC) */ +#define BIT_FLC_RPCT_V1_8821C BIT(7) +#define BIT_MODE_8821C BIT(6) + +#define BIT_SHIFT_TRPCD_8821C 0 +#define BIT_MASK_TRPCD_8821C 0x3f +#define BIT_TRPCD_8821C(x) \ + (((x) & BIT_MASK_TRPCD_8821C) << BIT_SHIFT_TRPCD_8821C) +#define BITS_TRPCD_8821C (BIT_MASK_TRPCD_8821C << BIT_SHIFT_TRPCD_8821C) +#define BIT_CLEAR_TRPCD_8821C(x) ((x) & (~BITS_TRPCD_8821C)) +#define BIT_GET_TRPCD_8821C(x) \ + (((x) >> BIT_SHIFT_TRPCD_8821C) & BIT_MASK_TRPCD_8821C) +#define BIT_SET_TRPCD_8821C(x, v) \ + (BIT_CLEAR_TRPCD_8821C(x) | BIT_TRPCD_8821C(v)) + +/* 2 REG_RXPKTMON_CTRL_8821C */ + +#define BIT_SHIFT_RXBKQPKT_SEQ_8821C 20 +#define BIT_MASK_RXBKQPKT_SEQ_8821C 0xf +#define BIT_RXBKQPKT_SEQ_8821C(x) \ + (((x) & BIT_MASK_RXBKQPKT_SEQ_8821C) << BIT_SHIFT_RXBKQPKT_SEQ_8821C) +#define BITS_RXBKQPKT_SEQ_8821C \ + (BIT_MASK_RXBKQPKT_SEQ_8821C << BIT_SHIFT_RXBKQPKT_SEQ_8821C) +#define BIT_CLEAR_RXBKQPKT_SEQ_8821C(x) ((x) & (~BITS_RXBKQPKT_SEQ_8821C)) +#define BIT_GET_RXBKQPKT_SEQ_8821C(x) \ + (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8821C) & BIT_MASK_RXBKQPKT_SEQ_8821C) +#define BIT_SET_RXBKQPKT_SEQ_8821C(x, v) \ + (BIT_CLEAR_RXBKQPKT_SEQ_8821C(x) | BIT_RXBKQPKT_SEQ_8821C(v)) + +#define BIT_SHIFT_RXBEQPKT_SEQ_8821C 16 +#define BIT_MASK_RXBEQPKT_SEQ_8821C 0xf +#define BIT_RXBEQPKT_SEQ_8821C(x) \ + (((x) & BIT_MASK_RXBEQPKT_SEQ_8821C) << BIT_SHIFT_RXBEQPKT_SEQ_8821C) +#define BITS_RXBEQPKT_SEQ_8821C \ + (BIT_MASK_RXBEQPKT_SEQ_8821C << BIT_SHIFT_RXBEQPKT_SEQ_8821C) +#define BIT_CLEAR_RXBEQPKT_SEQ_8821C(x) ((x) & (~BITS_RXBEQPKT_SEQ_8821C)) +#define BIT_GET_RXBEQPKT_SEQ_8821C(x) \ + (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8821C) & BIT_MASK_RXBEQPKT_SEQ_8821C) +#define BIT_SET_RXBEQPKT_SEQ_8821C(x, v) \ + (BIT_CLEAR_RXBEQPKT_SEQ_8821C(x) | BIT_RXBEQPKT_SEQ_8821C(v)) + +#define BIT_SHIFT_RXVIQPKT_SEQ_8821C 12 +#define BIT_MASK_RXVIQPKT_SEQ_8821C 0xf +#define BIT_RXVIQPKT_SEQ_8821C(x) \ + (((x) & BIT_MASK_RXVIQPKT_SEQ_8821C) << BIT_SHIFT_RXVIQPKT_SEQ_8821C) +#define BITS_RXVIQPKT_SEQ_8821C \ + (BIT_MASK_RXVIQPKT_SEQ_8821C << BIT_SHIFT_RXVIQPKT_SEQ_8821C) +#define BIT_CLEAR_RXVIQPKT_SEQ_8821C(x) ((x) & (~BITS_RXVIQPKT_SEQ_8821C)) +#define BIT_GET_RXVIQPKT_SEQ_8821C(x) \ + (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8821C) & BIT_MASK_RXVIQPKT_SEQ_8821C) +#define BIT_SET_RXVIQPKT_SEQ_8821C(x, v) \ + (BIT_CLEAR_RXVIQPKT_SEQ_8821C(x) | BIT_RXVIQPKT_SEQ_8821C(v)) + +#define BIT_SHIFT_RXVOQPKT_SEQ_8821C 8 +#define BIT_MASK_RXVOQPKT_SEQ_8821C 0xf +#define BIT_RXVOQPKT_SEQ_8821C(x) \ + (((x) & BIT_MASK_RXVOQPKT_SEQ_8821C) << BIT_SHIFT_RXVOQPKT_SEQ_8821C) +#define BITS_RXVOQPKT_SEQ_8821C \ + (BIT_MASK_RXVOQPKT_SEQ_8821C << BIT_SHIFT_RXVOQPKT_SEQ_8821C) +#define BIT_CLEAR_RXVOQPKT_SEQ_8821C(x) ((x) & (~BITS_RXVOQPKT_SEQ_8821C)) +#define BIT_GET_RXVOQPKT_SEQ_8821C(x) \ + (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8821C) & BIT_MASK_RXVOQPKT_SEQ_8821C) +#define BIT_SET_RXVOQPKT_SEQ_8821C(x, v) \ + (BIT_CLEAR_RXVOQPKT_SEQ_8821C(x) | BIT_RXVOQPKT_SEQ_8821C(v)) + +#define BIT_RXBKQPKT_ERR_8821C BIT(7) +#define BIT_RXBEQPKT_ERR_8821C BIT(6) +#define BIT_RXVIQPKT_ERR_8821C BIT(5) +#define BIT_RXVOQPKT_ERR_8821C BIT(4) +#define BIT_RXDMA_MON_EN_8821C BIT(2) +#define BIT_RXPKT_MON_RST_8821C BIT(1) +#define BIT_RXPKT_MON_EN_8821C BIT(0) + +/* 2 REG_STATE_MON_8821C */ + +#define BIT_SHIFT_STATE_SEL_8821C 24 +#define BIT_MASK_STATE_SEL_8821C 0x1f +#define BIT_STATE_SEL_8821C(x) \ + (((x) & BIT_MASK_STATE_SEL_8821C) << BIT_SHIFT_STATE_SEL_8821C) +#define BITS_STATE_SEL_8821C \ + (BIT_MASK_STATE_SEL_8821C << BIT_SHIFT_STATE_SEL_8821C) +#define BIT_CLEAR_STATE_SEL_8821C(x) ((x) & (~BITS_STATE_SEL_8821C)) +#define BIT_GET_STATE_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_STATE_SEL_8821C) & BIT_MASK_STATE_SEL_8821C) +#define BIT_SET_STATE_SEL_8821C(x, v) \ + (BIT_CLEAR_STATE_SEL_8821C(x) | BIT_STATE_SEL_8821C(v)) + +#define BIT_SHIFT_STATE_INFO_8821C 8 +#define BIT_MASK_STATE_INFO_8821C 0xff +#define BIT_STATE_INFO_8821C(x) \ + (((x) & BIT_MASK_STATE_INFO_8821C) << BIT_SHIFT_STATE_INFO_8821C) +#define BITS_STATE_INFO_8821C \ + (BIT_MASK_STATE_INFO_8821C << BIT_SHIFT_STATE_INFO_8821C) +#define BIT_CLEAR_STATE_INFO_8821C(x) ((x) & (~BITS_STATE_INFO_8821C)) +#define BIT_GET_STATE_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_STATE_INFO_8821C) & BIT_MASK_STATE_INFO_8821C) +#define BIT_SET_STATE_INFO_8821C(x, v) \ + (BIT_CLEAR_STATE_INFO_8821C(x) | BIT_STATE_INFO_8821C(v)) + +#define BIT_UPD_NXT_STATE_8821C BIT(7) + +#define BIT_SHIFT_CUR_STATE_8821C 0 +#define BIT_MASK_CUR_STATE_8821C 0x7f +#define BIT_CUR_STATE_8821C(x) \ + (((x) & BIT_MASK_CUR_STATE_8821C) << BIT_SHIFT_CUR_STATE_8821C) +#define BITS_CUR_STATE_8821C \ + (BIT_MASK_CUR_STATE_8821C << BIT_SHIFT_CUR_STATE_8821C) +#define BIT_CLEAR_CUR_STATE_8821C(x) ((x) & (~BITS_CUR_STATE_8821C)) +#define BIT_GET_CUR_STATE_8821C(x) \ + (((x) >> BIT_SHIFT_CUR_STATE_8821C) & BIT_MASK_CUR_STATE_8821C) +#define BIT_SET_CUR_STATE_8821C(x, v) \ + (BIT_CLEAR_CUR_STATE_8821C(x) | BIT_CUR_STATE_8821C(v)) + +/* 2 REG_ERROR_MON_8821C */ +#define BIT_MACRX_ERR_1_8821C BIT(17) +#define BIT_MACRX_ERR_0_8821C BIT(16) +#define BIT_MACTX_ERR_3_8821C BIT(3) +#define BIT_MACTX_ERR_2_8821C BIT(2) +#define BIT_MACTX_ERR_1_8821C BIT(1) +#define BIT_MACTX_ERR_0_8821C BIT(0) + +/* 2 REG_SEARCH_MACID_8821C */ +#define BIT_EN_TXRPTBUF_CLK_8821C BIT(31) + +#define BIT_SHIFT_INFO_INDEX_OFFSET_8821C 16 +#define BIT_MASK_INFO_INDEX_OFFSET_8821C 0x1fff +#define BIT_INFO_INDEX_OFFSET_8821C(x) \ + (((x) & BIT_MASK_INFO_INDEX_OFFSET_8821C) \ + << BIT_SHIFT_INFO_INDEX_OFFSET_8821C) +#define BITS_INFO_INDEX_OFFSET_8821C \ + (BIT_MASK_INFO_INDEX_OFFSET_8821C << BIT_SHIFT_INFO_INDEX_OFFSET_8821C) +#define BIT_CLEAR_INFO_INDEX_OFFSET_8821C(x) \ + ((x) & (~BITS_INFO_INDEX_OFFSET_8821C)) +#define BIT_GET_INFO_INDEX_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET_8821C) & \ + BIT_MASK_INFO_INDEX_OFFSET_8821C) +#define BIT_SET_INFO_INDEX_OFFSET_8821C(x, v) \ + (BIT_CLEAR_INFO_INDEX_OFFSET_8821C(x) | BIT_INFO_INDEX_OFFSET_8821C(v)) + +#define BIT_WMAC_SRCH_FIFOFULL_8821C BIT(15) +#define BIT_DIS_INFOSRCH_8821C BIT(14) +#define BIT_DISABLE_B0_8821C BIT(13) + +#define BIT_SHIFT_INFO_ADDR_OFFSET_8821C 0 +#define BIT_MASK_INFO_ADDR_OFFSET_8821C 0x1fff +#define BIT_INFO_ADDR_OFFSET_8821C(x) \ + (((x) & BIT_MASK_INFO_ADDR_OFFSET_8821C) \ + << BIT_SHIFT_INFO_ADDR_OFFSET_8821C) +#define BITS_INFO_ADDR_OFFSET_8821C \ + (BIT_MASK_INFO_ADDR_OFFSET_8821C << BIT_SHIFT_INFO_ADDR_OFFSET_8821C) +#define BIT_CLEAR_INFO_ADDR_OFFSET_8821C(x) \ + ((x) & (~BITS_INFO_ADDR_OFFSET_8821C)) +#define BIT_GET_INFO_ADDR_OFFSET_8821C(x) \ + (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8821C) & \ + BIT_MASK_INFO_ADDR_OFFSET_8821C) +#define BIT_SET_INFO_ADDR_OFFSET_8821C(x, v) \ + (BIT_CLEAR_INFO_ADDR_OFFSET_8821C(x) | BIT_INFO_ADDR_OFFSET_8821C(v)) + +/* 2 REG_BT_COEX_TABLE_8821C (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_COEX_TABLE_1_8821C 0 +#define BIT_MASK_COEX_TABLE_1_8821C 0xffffffffL +#define BIT_COEX_TABLE_1_8821C(x) \ + (((x) & BIT_MASK_COEX_TABLE_1_8821C) << BIT_SHIFT_COEX_TABLE_1_8821C) +#define BITS_COEX_TABLE_1_8821C \ + (BIT_MASK_COEX_TABLE_1_8821C << BIT_SHIFT_COEX_TABLE_1_8821C) +#define BIT_CLEAR_COEX_TABLE_1_8821C(x) ((x) & (~BITS_COEX_TABLE_1_8821C)) +#define BIT_GET_COEX_TABLE_1_8821C(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_1_8821C) & BIT_MASK_COEX_TABLE_1_8821C) +#define BIT_SET_COEX_TABLE_1_8821C(x, v) \ + (BIT_CLEAR_COEX_TABLE_1_8821C(x) | BIT_COEX_TABLE_1_8821C(v)) + +/* 2 REG_BT_COEX_TABLE2_8821C (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_COEX_TABLE_2_8821C 0 +#define BIT_MASK_COEX_TABLE_2_8821C 0xffffffffL +#define BIT_COEX_TABLE_2_8821C(x) \ + (((x) & BIT_MASK_COEX_TABLE_2_8821C) << BIT_SHIFT_COEX_TABLE_2_8821C) +#define BITS_COEX_TABLE_2_8821C \ + (BIT_MASK_COEX_TABLE_2_8821C << BIT_SHIFT_COEX_TABLE_2_8821C) +#define BIT_CLEAR_COEX_TABLE_2_8821C(x) ((x) & (~BITS_COEX_TABLE_2_8821C)) +#define BIT_GET_COEX_TABLE_2_8821C(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_2_8821C) & BIT_MASK_COEX_TABLE_2_8821C) +#define BIT_SET_COEX_TABLE_2_8821C(x, v) \ + (BIT_CLEAR_COEX_TABLE_2_8821C(x) | BIT_COEX_TABLE_2_8821C(v)) + +/* 2 REG_BT_COEX_BREAK_TABLE_8821C (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_BREAK_TABLE_2_8821C 16 +#define BIT_MASK_BREAK_TABLE_2_8821C 0xffff +#define BIT_BREAK_TABLE_2_8821C(x) \ + (((x) & BIT_MASK_BREAK_TABLE_2_8821C) << BIT_SHIFT_BREAK_TABLE_2_8821C) +#define BITS_BREAK_TABLE_2_8821C \ + (BIT_MASK_BREAK_TABLE_2_8821C << BIT_SHIFT_BREAK_TABLE_2_8821C) +#define BIT_CLEAR_BREAK_TABLE_2_8821C(x) ((x) & (~BITS_BREAK_TABLE_2_8821C)) +#define BIT_GET_BREAK_TABLE_2_8821C(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_2_8821C) & BIT_MASK_BREAK_TABLE_2_8821C) +#define BIT_SET_BREAK_TABLE_2_8821C(x, v) \ + (BIT_CLEAR_BREAK_TABLE_2_8821C(x) | BIT_BREAK_TABLE_2_8821C(v)) + +#define BIT_SHIFT_BREAK_TABLE_1_8821C 0 +#define BIT_MASK_BREAK_TABLE_1_8821C 0xffff +#define BIT_BREAK_TABLE_1_8821C(x) \ + (((x) & BIT_MASK_BREAK_TABLE_1_8821C) << BIT_SHIFT_BREAK_TABLE_1_8821C) +#define BITS_BREAK_TABLE_1_8821C \ + (BIT_MASK_BREAK_TABLE_1_8821C << BIT_SHIFT_BREAK_TABLE_1_8821C) +#define BIT_CLEAR_BREAK_TABLE_1_8821C(x) ((x) & (~BITS_BREAK_TABLE_1_8821C)) +#define BIT_GET_BREAK_TABLE_1_8821C(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_1_8821C) & BIT_MASK_BREAK_TABLE_1_8821C) +#define BIT_SET_BREAK_TABLE_1_8821C(x, v) \ + (BIT_CLEAR_BREAK_TABLE_1_8821C(x) | BIT_BREAK_TABLE_1_8821C(v)) + +/* 2 REG_BT_COEX_TABLE_H_8821C (BT-COEXISTENCE CONTROL REGISTER) */ +#define BIT_PRI_MASK_RX_RESP_V1_8821C BIT(30) +#define BIT_PRI_MASK_RXOFDM_V1_8821C BIT(29) +#define BIT_PRI_MASK_RXCCK_V1_8821C BIT(28) + +#define BIT_SHIFT_PRI_MASK_TXAC_8821C 21 +#define BIT_MASK_PRI_MASK_TXAC_8821C 0x7f +#define BIT_PRI_MASK_TXAC_8821C(x) \ + (((x) & BIT_MASK_PRI_MASK_TXAC_8821C) << BIT_SHIFT_PRI_MASK_TXAC_8821C) +#define BITS_PRI_MASK_TXAC_8821C \ + (BIT_MASK_PRI_MASK_TXAC_8821C << BIT_SHIFT_PRI_MASK_TXAC_8821C) +#define BIT_CLEAR_PRI_MASK_TXAC_8821C(x) ((x) & (~BITS_PRI_MASK_TXAC_8821C)) +#define BIT_GET_PRI_MASK_TXAC_8821C(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8821C) & BIT_MASK_PRI_MASK_TXAC_8821C) +#define BIT_SET_PRI_MASK_TXAC_8821C(x, v) \ + (BIT_CLEAR_PRI_MASK_TXAC_8821C(x) | BIT_PRI_MASK_TXAC_8821C(v)) + +#define BIT_SHIFT_PRI_MASK_NAV_8821C 13 +#define BIT_MASK_PRI_MASK_NAV_8821C 0xff +#define BIT_PRI_MASK_NAV_8821C(x) \ + (((x) & BIT_MASK_PRI_MASK_NAV_8821C) << BIT_SHIFT_PRI_MASK_NAV_8821C) +#define BITS_PRI_MASK_NAV_8821C \ + (BIT_MASK_PRI_MASK_NAV_8821C << BIT_SHIFT_PRI_MASK_NAV_8821C) +#define BIT_CLEAR_PRI_MASK_NAV_8821C(x) ((x) & (~BITS_PRI_MASK_NAV_8821C)) +#define BIT_GET_PRI_MASK_NAV_8821C(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NAV_8821C) & BIT_MASK_PRI_MASK_NAV_8821C) +#define BIT_SET_PRI_MASK_NAV_8821C(x, v) \ + (BIT_CLEAR_PRI_MASK_NAV_8821C(x) | BIT_PRI_MASK_NAV_8821C(v)) + +#define BIT_PRI_MASK_CCK_V1_8821C BIT(12) +#define BIT_PRI_MASK_OFDM_V1_8821C BIT(11) +#define BIT_PRI_MASK_RTY_V1_8821C BIT(10) + +#define BIT_SHIFT_PRI_MASK_NUM_8821C 6 +#define BIT_MASK_PRI_MASK_NUM_8821C 0xf +#define BIT_PRI_MASK_NUM_8821C(x) \ + (((x) & BIT_MASK_PRI_MASK_NUM_8821C) << BIT_SHIFT_PRI_MASK_NUM_8821C) +#define BITS_PRI_MASK_NUM_8821C \ + (BIT_MASK_PRI_MASK_NUM_8821C << BIT_SHIFT_PRI_MASK_NUM_8821C) +#define BIT_CLEAR_PRI_MASK_NUM_8821C(x) ((x) & (~BITS_PRI_MASK_NUM_8821C)) +#define BIT_GET_PRI_MASK_NUM_8821C(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NUM_8821C) & BIT_MASK_PRI_MASK_NUM_8821C) +#define BIT_SET_PRI_MASK_NUM_8821C(x, v) \ + (BIT_CLEAR_PRI_MASK_NUM_8821C(x) | BIT_PRI_MASK_NUM_8821C(v)) + +#define BIT_SHIFT_PRI_MASK_TYPE_8821C 2 +#define BIT_MASK_PRI_MASK_TYPE_8821C 0xf +#define BIT_PRI_MASK_TYPE_8821C(x) \ + (((x) & BIT_MASK_PRI_MASK_TYPE_8821C) << BIT_SHIFT_PRI_MASK_TYPE_8821C) +#define BITS_PRI_MASK_TYPE_8821C \ + (BIT_MASK_PRI_MASK_TYPE_8821C << BIT_SHIFT_PRI_MASK_TYPE_8821C) +#define BIT_CLEAR_PRI_MASK_TYPE_8821C(x) ((x) & (~BITS_PRI_MASK_TYPE_8821C)) +#define BIT_GET_PRI_MASK_TYPE_8821C(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8821C) & BIT_MASK_PRI_MASK_TYPE_8821C) +#define BIT_SET_PRI_MASK_TYPE_8821C(x, v) \ + (BIT_CLEAR_PRI_MASK_TYPE_8821C(x) | BIT_PRI_MASK_TYPE_8821C(v)) + +#define BIT_OOB_V1_8821C BIT(1) +#define BIT_ANT_SEL_V1_8821C BIT(0) + +/* 2 REG_RXCMD_0_8821C */ +#define BIT_RXCMD_EN_8821C BIT(31) + +#define BIT_SHIFT_RXCMD_INFO_8821C 0 +#define BIT_MASK_RXCMD_INFO_8821C 0x7fffffffL +#define BIT_RXCMD_INFO_8821C(x) \ + (((x) & BIT_MASK_RXCMD_INFO_8821C) << BIT_SHIFT_RXCMD_INFO_8821C) +#define BITS_RXCMD_INFO_8821C \ + (BIT_MASK_RXCMD_INFO_8821C << BIT_SHIFT_RXCMD_INFO_8821C) +#define BIT_CLEAR_RXCMD_INFO_8821C(x) ((x) & (~BITS_RXCMD_INFO_8821C)) +#define BIT_GET_RXCMD_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_RXCMD_INFO_8821C) & BIT_MASK_RXCMD_INFO_8821C) +#define BIT_SET_RXCMD_INFO_8821C(x, v) \ + (BIT_CLEAR_RXCMD_INFO_8821C(x) | BIT_RXCMD_INFO_8821C(v)) + +/* 2 REG_RXCMD_1_8821C */ + +#define BIT_SHIFT_CSI_RADDR_LATCH_8821C 24 +#define BIT_MASK_CSI_RADDR_LATCH_8821C 0xff +#define BIT_CSI_RADDR_LATCH_8821C(x) \ + (((x) & BIT_MASK_CSI_RADDR_LATCH_8821C) \ + << BIT_SHIFT_CSI_RADDR_LATCH_8821C) +#define BITS_CSI_RADDR_LATCH_8821C \ + (BIT_MASK_CSI_RADDR_LATCH_8821C << BIT_SHIFT_CSI_RADDR_LATCH_8821C) +#define BIT_CLEAR_CSI_RADDR_LATCH_8821C(x) ((x) & (~BITS_CSI_RADDR_LATCH_8821C)) +#define BIT_GET_CSI_RADDR_LATCH_8821C(x) \ + (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_8821C) & \ + BIT_MASK_CSI_RADDR_LATCH_8821C) +#define BIT_SET_CSI_RADDR_LATCH_8821C(x, v) \ + (BIT_CLEAR_CSI_RADDR_LATCH_8821C(x) | BIT_CSI_RADDR_LATCH_8821C(v)) + +#define BIT_SHIFT_CSI_WADDR_LATCH_8821C 16 +#define BIT_MASK_CSI_WADDR_LATCH_8821C 0xff +#define BIT_CSI_WADDR_LATCH_8821C(x) \ + (((x) & BIT_MASK_CSI_WADDR_LATCH_8821C) \ + << BIT_SHIFT_CSI_WADDR_LATCH_8821C) +#define BITS_CSI_WADDR_LATCH_8821C \ + (BIT_MASK_CSI_WADDR_LATCH_8821C << BIT_SHIFT_CSI_WADDR_LATCH_8821C) +#define BIT_CLEAR_CSI_WADDR_LATCH_8821C(x) ((x) & (~BITS_CSI_WADDR_LATCH_8821C)) +#define BIT_GET_CSI_WADDR_LATCH_8821C(x) \ + (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_8821C) & \ + BIT_MASK_CSI_WADDR_LATCH_8821C) +#define BIT_SET_CSI_WADDR_LATCH_8821C(x, v) \ + (BIT_CLEAR_CSI_WADDR_LATCH_8821C(x) | BIT_CSI_WADDR_LATCH_8821C(v)) + +#define BIT_SHIFT_RXCMD_PRD_8821C 0 +#define BIT_MASK_RXCMD_PRD_8821C 0xffff +#define BIT_RXCMD_PRD_8821C(x) \ + (((x) & BIT_MASK_RXCMD_PRD_8821C) << BIT_SHIFT_RXCMD_PRD_8821C) +#define BITS_RXCMD_PRD_8821C \ + (BIT_MASK_RXCMD_PRD_8821C << BIT_SHIFT_RXCMD_PRD_8821C) +#define BIT_CLEAR_RXCMD_PRD_8821C(x) ((x) & (~BITS_RXCMD_PRD_8821C)) +#define BIT_GET_RXCMD_PRD_8821C(x) \ + (((x) >> BIT_SHIFT_RXCMD_PRD_8821C) & BIT_MASK_RXCMD_PRD_8821C) +#define BIT_SET_RXCMD_PRD_8821C(x, v) \ + (BIT_CLEAR_RXCMD_PRD_8821C(x) | BIT_RXCMD_PRD_8821C(v)) + +/* 2 REG_WMAC_RESP_TXINFO_8821C (RESPONSE TXINFO REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_MFB_8821C 25 +#define BIT_MASK_WMAC_RESP_MFB_8821C 0x7f +#define BIT_WMAC_RESP_MFB_8821C(x) \ + (((x) & BIT_MASK_WMAC_RESP_MFB_8821C) << BIT_SHIFT_WMAC_RESP_MFB_8821C) +#define BITS_WMAC_RESP_MFB_8821C \ + (BIT_MASK_WMAC_RESP_MFB_8821C << BIT_SHIFT_WMAC_RESP_MFB_8821C) +#define BIT_CLEAR_WMAC_RESP_MFB_8821C(x) ((x) & (~BITS_WMAC_RESP_MFB_8821C)) +#define BIT_GET_WMAC_RESP_MFB_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_MFB_8821C) & BIT_MASK_WMAC_RESP_MFB_8821C) +#define BIT_SET_WMAC_RESP_MFB_8821C(x, v) \ + (BIT_CLEAR_WMAC_RESP_MFB_8821C(x) | BIT_WMAC_RESP_MFB_8821C(v)) + +#define BIT_SHIFT_WMAC_ANTINF_SEL_8821C 23 +#define BIT_MASK_WMAC_ANTINF_SEL_8821C 0x3 +#define BIT_WMAC_ANTINF_SEL_8821C(x) \ + (((x) & BIT_MASK_WMAC_ANTINF_SEL_8821C) \ + << BIT_SHIFT_WMAC_ANTINF_SEL_8821C) +#define BITS_WMAC_ANTINF_SEL_8821C \ + (BIT_MASK_WMAC_ANTINF_SEL_8821C << BIT_SHIFT_WMAC_ANTINF_SEL_8821C) +#define BIT_CLEAR_WMAC_ANTINF_SEL_8821C(x) ((x) & (~BITS_WMAC_ANTINF_SEL_8821C)) +#define BIT_GET_WMAC_ANTINF_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL_8821C) & \ + BIT_MASK_WMAC_ANTINF_SEL_8821C) +#define BIT_SET_WMAC_ANTINF_SEL_8821C(x, v) \ + (BIT_CLEAR_WMAC_ANTINF_SEL_8821C(x) | BIT_WMAC_ANTINF_SEL_8821C(v)) + +#define BIT_SHIFT_WMAC_ANTSEL_SEL_8821C 21 +#define BIT_MASK_WMAC_ANTSEL_SEL_8821C 0x3 +#define BIT_WMAC_ANTSEL_SEL_8821C(x) \ + (((x) & BIT_MASK_WMAC_ANTSEL_SEL_8821C) \ + << BIT_SHIFT_WMAC_ANTSEL_SEL_8821C) +#define BITS_WMAC_ANTSEL_SEL_8821C \ + (BIT_MASK_WMAC_ANTSEL_SEL_8821C << BIT_SHIFT_WMAC_ANTSEL_SEL_8821C) +#define BIT_CLEAR_WMAC_ANTSEL_SEL_8821C(x) ((x) & (~BITS_WMAC_ANTSEL_SEL_8821C)) +#define BIT_GET_WMAC_ANTSEL_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL_8821C) & \ + BIT_MASK_WMAC_ANTSEL_SEL_8821C) +#define BIT_SET_WMAC_ANTSEL_SEL_8821C(x, v) \ + (BIT_CLEAR_WMAC_ANTSEL_SEL_8821C(x) | BIT_WMAC_ANTSEL_SEL_8821C(v)) + +#define BIT_SHIFT_R_WMAC_RESP_TXPOWER_8821C 18 +#define BIT_MASK_R_WMAC_RESP_TXPOWER_8821C 0x7 +#define BIT_R_WMAC_RESP_TXPOWER_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_RESP_TXPOWER_8821C) \ + << BIT_SHIFT_R_WMAC_RESP_TXPOWER_8821C) +#define BITS_R_WMAC_RESP_TXPOWER_8821C \ + (BIT_MASK_R_WMAC_RESP_TXPOWER_8821C \ + << BIT_SHIFT_R_WMAC_RESP_TXPOWER_8821C) +#define BIT_CLEAR_R_WMAC_RESP_TXPOWER_8821C(x) \ + ((x) & (~BITS_R_WMAC_RESP_TXPOWER_8821C)) +#define BIT_GET_R_WMAC_RESP_TXPOWER_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RESP_TXPOWER_8821C) & \ + BIT_MASK_R_WMAC_RESP_TXPOWER_8821C) +#define BIT_SET_R_WMAC_RESP_TXPOWER_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_RESP_TXPOWER_8821C(x) | \ + BIT_R_WMAC_RESP_TXPOWER_8821C(v)) + +#define BIT_SHIFT_WMAC_RESP_TXANT_8821C 0 +#define BIT_MASK_WMAC_RESP_TXANT_8821C 0x3ffff +#define BIT_WMAC_RESP_TXANT_8821C(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXANT_8821C) \ + << BIT_SHIFT_WMAC_RESP_TXANT_8821C) +#define BITS_WMAC_RESP_TXANT_8821C \ + (BIT_MASK_WMAC_RESP_TXANT_8821C << BIT_SHIFT_WMAC_RESP_TXANT_8821C) +#define BIT_CLEAR_WMAC_RESP_TXANT_8821C(x) ((x) & (~BITS_WMAC_RESP_TXANT_8821C)) +#define BIT_GET_WMAC_RESP_TXANT_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_8821C) & \ + BIT_MASK_WMAC_RESP_TXANT_8821C) +#define BIT_SET_WMAC_RESP_TXANT_8821C(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXANT_8821C(x) | BIT_WMAC_RESP_TXANT_8821C(v)) + +/* 2 REG_BBPSF_CTRL_8821C */ +#define BIT_CTL_IDLE_CLR_CSI_RPT_8821C BIT(31) +#define BIT_WMAC_USE_NDPARATE_8821C BIT(30) + +#define BIT_SHIFT_WMAC_CSI_RATE_8821C 24 +#define BIT_MASK_WMAC_CSI_RATE_8821C 0x3f +#define BIT_WMAC_CSI_RATE_8821C(x) \ + (((x) & BIT_MASK_WMAC_CSI_RATE_8821C) << BIT_SHIFT_WMAC_CSI_RATE_8821C) +#define BITS_WMAC_CSI_RATE_8821C \ + (BIT_MASK_WMAC_CSI_RATE_8821C << BIT_SHIFT_WMAC_CSI_RATE_8821C) +#define BIT_CLEAR_WMAC_CSI_RATE_8821C(x) ((x) & (~BITS_WMAC_CSI_RATE_8821C)) +#define BIT_GET_WMAC_CSI_RATE_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RATE_8821C) & BIT_MASK_WMAC_CSI_RATE_8821C) +#define BIT_SET_WMAC_CSI_RATE_8821C(x, v) \ + (BIT_CLEAR_WMAC_CSI_RATE_8821C(x) | BIT_WMAC_CSI_RATE_8821C(v)) + +#define BIT_SHIFT_WMAC_RESP_TXRATE_8821C 16 +#define BIT_MASK_WMAC_RESP_TXRATE_8821C 0xff +#define BIT_WMAC_RESP_TXRATE_8821C(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXRATE_8821C) \ + << BIT_SHIFT_WMAC_RESP_TXRATE_8821C) +#define BITS_WMAC_RESP_TXRATE_8821C \ + (BIT_MASK_WMAC_RESP_TXRATE_8821C << BIT_SHIFT_WMAC_RESP_TXRATE_8821C) +#define BIT_CLEAR_WMAC_RESP_TXRATE_8821C(x) \ + ((x) & (~BITS_WMAC_RESP_TXRATE_8821C)) +#define BIT_GET_WMAC_RESP_TXRATE_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE_8821C) & \ + BIT_MASK_WMAC_RESP_TXRATE_8821C) +#define BIT_SET_WMAC_RESP_TXRATE_8821C(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXRATE_8821C(x) | BIT_WMAC_RESP_TXRATE_8821C(v)) + +#define BIT_CSI_FORCE_RATE_EN_8821C BIT(15) + +#define BIT_SHIFT_CSI_RSC_8821C 13 +#define BIT_MASK_CSI_RSC_8821C 0x3 +#define BIT_CSI_RSC_8821C(x) \ + (((x) & BIT_MASK_CSI_RSC_8821C) << BIT_SHIFT_CSI_RSC_8821C) +#define BITS_CSI_RSC_8821C (BIT_MASK_CSI_RSC_8821C << BIT_SHIFT_CSI_RSC_8821C) +#define BIT_CLEAR_CSI_RSC_8821C(x) ((x) & (~BITS_CSI_RSC_8821C)) +#define BIT_GET_CSI_RSC_8821C(x) \ + (((x) >> BIT_SHIFT_CSI_RSC_8821C) & BIT_MASK_CSI_RSC_8821C) +#define BIT_SET_CSI_RSC_8821C(x, v) \ + (BIT_CLEAR_CSI_RSC_8821C(x) | BIT_CSI_RSC_8821C(v)) + +#define BIT_CSI_GID_SEL_8821C BIT(12) +#define BIT_RDCSIMD_FLAG_TRIG_SEL_8821C BIT(11) +#define BIT_NDPVLD_POS_RST_FFPTR_DIS_V1_8821C BIT(10) +#define BIT_NDPVLD_PROTECT_RDRDY_DIS_8821C BIT(9) +#define BIT_RDCSI_EMPTY_APPZERO_8821C BIT(8) +#define BIT_BBPSF_MPDUCHKEN_8821C BIT(5) +#define BIT_BBPSF_MHCHKEN_8821C BIT(4) +#define BIT_BBPSF_ERRCHKEN_8821C BIT(3) + +#define BIT_SHIFT_BBPSF_ERRTHR_8821C 0 +#define BIT_MASK_BBPSF_ERRTHR_8821C 0x7 +#define BIT_BBPSF_ERRTHR_8821C(x) \ + (((x) & BIT_MASK_BBPSF_ERRTHR_8821C) << BIT_SHIFT_BBPSF_ERRTHR_8821C) +#define BITS_BBPSF_ERRTHR_8821C \ + (BIT_MASK_BBPSF_ERRTHR_8821C << BIT_SHIFT_BBPSF_ERRTHR_8821C) +#define BIT_CLEAR_BBPSF_ERRTHR_8821C(x) ((x) & (~BITS_BBPSF_ERRTHR_8821C)) +#define BIT_GET_BBPSF_ERRTHR_8821C(x) \ + (((x) >> BIT_SHIFT_BBPSF_ERRTHR_8821C) & BIT_MASK_BBPSF_ERRTHR_8821C) +#define BIT_SET_BBPSF_ERRTHR_8821C(x, v) \ + (BIT_CLEAR_BBPSF_ERRTHR_8821C(x) | BIT_BBPSF_ERRTHR_8821C(v)) + +/* 2 REG_P2P_RX_BCN_NOA_8821C (P2P RX BEACON NOA REGISTER) */ +#define BIT_NOA_PARSER_EN_8821C BIT(15) +#define BIT_BSSID_SEL_8821C BIT(14) + +#define BIT_SHIFT_P2P_OUI_TYPE_8821C 0 +#define BIT_MASK_P2P_OUI_TYPE_8821C 0xff +#define BIT_P2P_OUI_TYPE_8821C(x) \ + (((x) & BIT_MASK_P2P_OUI_TYPE_8821C) << BIT_SHIFT_P2P_OUI_TYPE_8821C) +#define BITS_P2P_OUI_TYPE_8821C \ + (BIT_MASK_P2P_OUI_TYPE_8821C << BIT_SHIFT_P2P_OUI_TYPE_8821C) +#define BIT_CLEAR_P2P_OUI_TYPE_8821C(x) ((x) & (~BITS_P2P_OUI_TYPE_8821C)) +#define BIT_GET_P2P_OUI_TYPE_8821C(x) \ + (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8821C) & BIT_MASK_P2P_OUI_TYPE_8821C) +#define BIT_SET_P2P_OUI_TYPE_8821C(x, v) \ + (BIT_CLEAR_P2P_OUI_TYPE_8821C(x) | BIT_P2P_OUI_TYPE_8821C(v)) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_ASSOCIATED_BFMER0_INFO_8821C (ASSOCIATED BEAMFORMER0 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8821C 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8821C) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8821C \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8821C \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8821C)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8821C) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(v)) + +/* 2 REG_ASSOCIATED_BFMER0_INFO_H_8821C */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID0_8821C 16 +#define BIT_MASK_R_WMAC_TXCSI_AID0_8821C 0x1ff +#define BIT_R_WMAC_TXCSI_AID0_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8821C) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID0_8821C) +#define BITS_R_WMAC_TXCSI_AID0_8821C \ + (BIT_MASK_R_WMAC_TXCSI_AID0_8821C << BIT_SHIFT_R_WMAC_TXCSI_AID0_8821C) +#define BIT_CLEAR_R_WMAC_TXCSI_AID0_8821C(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID0_8821C)) +#define BIT_GET_R_WMAC_TXCSI_AID0_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8821C) & \ + BIT_MASK_R_WMAC_TXCSI_AID0_8821C) +#define BIT_SET_R_WMAC_TXCSI_AID0_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID0_8821C(x) | BIT_R_WMAC_TXCSI_AID0_8821C(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_8821C (ASSOCIATED BEAMFORMER1 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8821C 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8821C) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8821C \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8821C \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8821C)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8821C) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_H_8821C */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID1_8821C 16 +#define BIT_MASK_R_WMAC_TXCSI_AID1_8821C 0x1ff +#define BIT_R_WMAC_TXCSI_AID1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8821C) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID1_8821C) +#define BITS_R_WMAC_TXCSI_AID1_8821C \ + (BIT_MASK_R_WMAC_TXCSI_AID1_8821C << BIT_SHIFT_R_WMAC_TXCSI_AID1_8821C) +#define BIT_CLEAR_R_WMAC_TXCSI_AID1_8821C(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID1_8821C)) +#define BIT_GET_R_WMAC_TXCSI_AID1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8821C) & \ + BIT_MASK_R_WMAC_TXCSI_AID1_8821C) +#define BIT_SET_R_WMAC_TXCSI_AID1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID1_8821C(x) | BIT_R_WMAC_TXCSI_AID1_8821C(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW20_8821C (TX CSI REPORT PARAMETER REGISTER) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8821C 16 +#define BIT_MASK_R_WMAC_BFINFO_20M_1_8821C 0xfff +#define BIT_R_WMAC_BFINFO_20M_1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8821C) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8821C) +#define BITS_R_WMAC_BFINFO_20M_1_8821C \ + (BIT_MASK_R_WMAC_BFINFO_20M_1_8821C \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8821C) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8821C(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8821C)) +#define BIT_GET_R_WMAC_BFINFO_20M_1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8821C) & \ + BIT_MASK_R_WMAC_BFINFO_20M_1_8821C) +#define BIT_SET_R_WMAC_BFINFO_20M_1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8821C(x) | \ + BIT_R_WMAC_BFINFO_20M_1_8821C(v)) + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8821C 0 +#define BIT_MASK_R_WMAC_BFINFO_20M_0_8821C 0xfff +#define BIT_R_WMAC_BFINFO_20M_0_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8821C) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8821C) +#define BITS_R_WMAC_BFINFO_20M_0_8821C \ + (BIT_MASK_R_WMAC_BFINFO_20M_0_8821C \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8821C) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8821C(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8821C)) +#define BIT_GET_R_WMAC_BFINFO_20M_0_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8821C) & \ + BIT_MASK_R_WMAC_BFINFO_20M_0_8821C) +#define BIT_SET_R_WMAC_BFINFO_20M_0_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8821C(x) | \ + BIT_R_WMAC_BFINFO_20M_0_8821C(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40_8821C (TX CSI REPORT PARAMETER_BW40 REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_ANTCD_8821C 0 +#define BIT_MASK_WMAC_RESP_ANTCD_8821C 0xf +#define BIT_WMAC_RESP_ANTCD_8821C(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTCD_8821C) \ + << BIT_SHIFT_WMAC_RESP_ANTCD_8821C) +#define BITS_WMAC_RESP_ANTCD_8821C \ + (BIT_MASK_WMAC_RESP_ANTCD_8821C << BIT_SHIFT_WMAC_RESP_ANTCD_8821C) +#define BIT_CLEAR_WMAC_RESP_ANTCD_8821C(x) ((x) & (~BITS_WMAC_RESP_ANTCD_8821C)) +#define BIT_GET_WMAC_RESP_ANTCD_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTCD_8821C) & \ + BIT_MASK_WMAC_RESP_ANTCD_8821C) +#define BIT_SET_WMAC_RESP_ANTCD_8821C(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTCD_8821C(x) | BIT_WMAC_RESP_ANTCD_8821C(v)) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_BCN_PSR_RPT2_8821C (BEACON PARSER REPORT REGISTER2) */ + +#define BIT_SHIFT_DTIM_CNT2_8821C 24 +#define BIT_MASK_DTIM_CNT2_8821C 0xff +#define BIT_DTIM_CNT2_8821C(x) \ + (((x) & BIT_MASK_DTIM_CNT2_8821C) << BIT_SHIFT_DTIM_CNT2_8821C) +#define BITS_DTIM_CNT2_8821C \ + (BIT_MASK_DTIM_CNT2_8821C << BIT_SHIFT_DTIM_CNT2_8821C) +#define BIT_CLEAR_DTIM_CNT2_8821C(x) ((x) & (~BITS_DTIM_CNT2_8821C)) +#define BIT_GET_DTIM_CNT2_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT2_8821C) & BIT_MASK_DTIM_CNT2_8821C) +#define BIT_SET_DTIM_CNT2_8821C(x, v) \ + (BIT_CLEAR_DTIM_CNT2_8821C(x) | BIT_DTIM_CNT2_8821C(v)) + +#define BIT_SHIFT_DTIM_PERIOD2_8821C 16 +#define BIT_MASK_DTIM_PERIOD2_8821C 0xff +#define BIT_DTIM_PERIOD2_8821C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD2_8821C) << BIT_SHIFT_DTIM_PERIOD2_8821C) +#define BITS_DTIM_PERIOD2_8821C \ + (BIT_MASK_DTIM_PERIOD2_8821C << BIT_SHIFT_DTIM_PERIOD2_8821C) +#define BIT_CLEAR_DTIM_PERIOD2_8821C(x) ((x) & (~BITS_DTIM_PERIOD2_8821C)) +#define BIT_GET_DTIM_PERIOD2_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD2_8821C) & BIT_MASK_DTIM_PERIOD2_8821C) +#define BIT_SET_DTIM_PERIOD2_8821C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD2_8821C(x) | BIT_DTIM_PERIOD2_8821C(v)) + +#define BIT_DTIM2_8821C BIT(15) +#define BIT_TIM2_8821C BIT(14) + +#define BIT_SHIFT_PS_AID_2_8821C 0 +#define BIT_MASK_PS_AID_2_8821C 0x7ff +#define BIT_PS_AID_2_8821C(x) \ + (((x) & BIT_MASK_PS_AID_2_8821C) << BIT_SHIFT_PS_AID_2_8821C) +#define BITS_PS_AID_2_8821C \ + (BIT_MASK_PS_AID_2_8821C << BIT_SHIFT_PS_AID_2_8821C) +#define BIT_CLEAR_PS_AID_2_8821C(x) ((x) & (~BITS_PS_AID_2_8821C)) +#define BIT_GET_PS_AID_2_8821C(x) \ + (((x) >> BIT_SHIFT_PS_AID_2_8821C) & BIT_MASK_PS_AID_2_8821C) +#define BIT_SET_PS_AID_2_8821C(x, v) \ + (BIT_CLEAR_PS_AID_2_8821C(x) | BIT_PS_AID_2_8821C(v)) + +/* 2 REG_BCN_PSR_RPT3_8821C (BEACON PARSER REPORT REGISTER3) */ + +#define BIT_SHIFT_DTIM_CNT3_8821C 24 +#define BIT_MASK_DTIM_CNT3_8821C 0xff +#define BIT_DTIM_CNT3_8821C(x) \ + (((x) & BIT_MASK_DTIM_CNT3_8821C) << BIT_SHIFT_DTIM_CNT3_8821C) +#define BITS_DTIM_CNT3_8821C \ + (BIT_MASK_DTIM_CNT3_8821C << BIT_SHIFT_DTIM_CNT3_8821C) +#define BIT_CLEAR_DTIM_CNT3_8821C(x) ((x) & (~BITS_DTIM_CNT3_8821C)) +#define BIT_GET_DTIM_CNT3_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT3_8821C) & BIT_MASK_DTIM_CNT3_8821C) +#define BIT_SET_DTIM_CNT3_8821C(x, v) \ + (BIT_CLEAR_DTIM_CNT3_8821C(x) | BIT_DTIM_CNT3_8821C(v)) + +#define BIT_SHIFT_DTIM_PERIOD3_8821C 16 +#define BIT_MASK_DTIM_PERIOD3_8821C 0xff +#define BIT_DTIM_PERIOD3_8821C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD3_8821C) << BIT_SHIFT_DTIM_PERIOD3_8821C) +#define BITS_DTIM_PERIOD3_8821C \ + (BIT_MASK_DTIM_PERIOD3_8821C << BIT_SHIFT_DTIM_PERIOD3_8821C) +#define BIT_CLEAR_DTIM_PERIOD3_8821C(x) ((x) & (~BITS_DTIM_PERIOD3_8821C)) +#define BIT_GET_DTIM_PERIOD3_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD3_8821C) & BIT_MASK_DTIM_PERIOD3_8821C) +#define BIT_SET_DTIM_PERIOD3_8821C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD3_8821C(x) | BIT_DTIM_PERIOD3_8821C(v)) + +#define BIT_DTIM3_8821C BIT(15) +#define BIT_TIM3_8821C BIT(14) + +#define BIT_SHIFT_PS_AID_3_8821C 0 +#define BIT_MASK_PS_AID_3_8821C 0x7ff +#define BIT_PS_AID_3_8821C(x) \ + (((x) & BIT_MASK_PS_AID_3_8821C) << BIT_SHIFT_PS_AID_3_8821C) +#define BITS_PS_AID_3_8821C \ + (BIT_MASK_PS_AID_3_8821C << BIT_SHIFT_PS_AID_3_8821C) +#define BIT_CLEAR_PS_AID_3_8821C(x) ((x) & (~BITS_PS_AID_3_8821C)) +#define BIT_GET_PS_AID_3_8821C(x) \ + (((x) >> BIT_SHIFT_PS_AID_3_8821C) & BIT_MASK_PS_AID_3_8821C) +#define BIT_SET_PS_AID_3_8821C(x, v) \ + (BIT_CLEAR_PS_AID_3_8821C(x) | BIT_PS_AID_3_8821C(v)) + +/* 2 REG_BCN_PSR_RPT4_8821C (BEACON PARSER REPORT REGISTER4) */ + +#define BIT_SHIFT_DTIM_CNT4_8821C 24 +#define BIT_MASK_DTIM_CNT4_8821C 0xff +#define BIT_DTIM_CNT4_8821C(x) \ + (((x) & BIT_MASK_DTIM_CNT4_8821C) << BIT_SHIFT_DTIM_CNT4_8821C) +#define BITS_DTIM_CNT4_8821C \ + (BIT_MASK_DTIM_CNT4_8821C << BIT_SHIFT_DTIM_CNT4_8821C) +#define BIT_CLEAR_DTIM_CNT4_8821C(x) ((x) & (~BITS_DTIM_CNT4_8821C)) +#define BIT_GET_DTIM_CNT4_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT4_8821C) & BIT_MASK_DTIM_CNT4_8821C) +#define BIT_SET_DTIM_CNT4_8821C(x, v) \ + (BIT_CLEAR_DTIM_CNT4_8821C(x) | BIT_DTIM_CNT4_8821C(v)) + +#define BIT_SHIFT_DTIM_PERIOD4_8821C 16 +#define BIT_MASK_DTIM_PERIOD4_8821C 0xff +#define BIT_DTIM_PERIOD4_8821C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD4_8821C) << BIT_SHIFT_DTIM_PERIOD4_8821C) +#define BITS_DTIM_PERIOD4_8821C \ + (BIT_MASK_DTIM_PERIOD4_8821C << BIT_SHIFT_DTIM_PERIOD4_8821C) +#define BIT_CLEAR_DTIM_PERIOD4_8821C(x) ((x) & (~BITS_DTIM_PERIOD4_8821C)) +#define BIT_GET_DTIM_PERIOD4_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD4_8821C) & BIT_MASK_DTIM_PERIOD4_8821C) +#define BIT_SET_DTIM_PERIOD4_8821C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD4_8821C(x) | BIT_DTIM_PERIOD4_8821C(v)) + +#define BIT_DTIM4_8821C BIT(15) +#define BIT_TIM4_8821C BIT(14) + +#define BIT_SHIFT_PS_AID_4_8821C 0 +#define BIT_MASK_PS_AID_4_8821C 0x7ff +#define BIT_PS_AID_4_8821C(x) \ + (((x) & BIT_MASK_PS_AID_4_8821C) << BIT_SHIFT_PS_AID_4_8821C) +#define BITS_PS_AID_4_8821C \ + (BIT_MASK_PS_AID_4_8821C << BIT_SHIFT_PS_AID_4_8821C) +#define BIT_CLEAR_PS_AID_4_8821C(x) ((x) & (~BITS_PS_AID_4_8821C)) +#define BIT_GET_PS_AID_4_8821C(x) \ + (((x) >> BIT_SHIFT_PS_AID_4_8821C) & BIT_MASK_PS_AID_4_8821C) +#define BIT_SET_PS_AID_4_8821C(x, v) \ + (BIT_CLEAR_PS_AID_4_8821C(x) | BIT_PS_AID_4_8821C(v)) + +/* 2 REG_A1_ADDR_MASK_8821C (A1 ADDR MASK REGISTER) */ + +#define BIT_SHIFT_A1_ADDR_MASK_8821C 0 +#define BIT_MASK_A1_ADDR_MASK_8821C 0xffffffffL +#define BIT_A1_ADDR_MASK_8821C(x) \ + (((x) & BIT_MASK_A1_ADDR_MASK_8821C) << BIT_SHIFT_A1_ADDR_MASK_8821C) +#define BITS_A1_ADDR_MASK_8821C \ + (BIT_MASK_A1_ADDR_MASK_8821C << BIT_SHIFT_A1_ADDR_MASK_8821C) +#define BIT_CLEAR_A1_ADDR_MASK_8821C(x) ((x) & (~BITS_A1_ADDR_MASK_8821C)) +#define BIT_GET_A1_ADDR_MASK_8821C(x) \ + (((x) >> BIT_SHIFT_A1_ADDR_MASK_8821C) & BIT_MASK_A1_ADDR_MASK_8821C) +#define BIT_SET_A1_ADDR_MASK_8821C(x, v) \ + (BIT_CLEAR_A1_ADDR_MASK_8821C(x) | BIT_A1_ADDR_MASK_8821C(v)) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_MACID2_8821C (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_V1_8821C 0 +#define BIT_MASK_MACID2_V1_8821C 0xffffffffL +#define BIT_MACID2_V1_8821C(x) \ + (((x) & BIT_MASK_MACID2_V1_8821C) << BIT_SHIFT_MACID2_V1_8821C) +#define BITS_MACID2_V1_8821C \ + (BIT_MASK_MACID2_V1_8821C << BIT_SHIFT_MACID2_V1_8821C) +#define BIT_CLEAR_MACID2_V1_8821C(x) ((x) & (~BITS_MACID2_V1_8821C)) +#define BIT_GET_MACID2_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID2_V1_8821C) & BIT_MASK_MACID2_V1_8821C) +#define BIT_SET_MACID2_V1_8821C(x, v) \ + (BIT_CLEAR_MACID2_V1_8821C(x) | BIT_MACID2_V1_8821C(v)) + +/* 2 REG_MACID2_H_8821C (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_H_V1_8821C 0 +#define BIT_MASK_MACID2_H_V1_8821C 0xffff +#define BIT_MACID2_H_V1_8821C(x) \ + (((x) & BIT_MASK_MACID2_H_V1_8821C) << BIT_SHIFT_MACID2_H_V1_8821C) +#define BITS_MACID2_H_V1_8821C \ + (BIT_MASK_MACID2_H_V1_8821C << BIT_SHIFT_MACID2_H_V1_8821C) +#define BIT_CLEAR_MACID2_H_V1_8821C(x) ((x) & (~BITS_MACID2_H_V1_8821C)) +#define BIT_GET_MACID2_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID2_H_V1_8821C) & BIT_MASK_MACID2_H_V1_8821C) +#define BIT_SET_MACID2_H_V1_8821C(x, v) \ + (BIT_CLEAR_MACID2_H_V1_8821C(x) | BIT_MACID2_H_V1_8821C(v)) + +/* 2 REG_BSSID2_8821C (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_V1_8821C 0 +#define BIT_MASK_BSSID2_V1_8821C 0xffffffffL +#define BIT_BSSID2_V1_8821C(x) \ + (((x) & BIT_MASK_BSSID2_V1_8821C) << BIT_SHIFT_BSSID2_V1_8821C) +#define BITS_BSSID2_V1_8821C \ + (BIT_MASK_BSSID2_V1_8821C << BIT_SHIFT_BSSID2_V1_8821C) +#define BIT_CLEAR_BSSID2_V1_8821C(x) ((x) & (~BITS_BSSID2_V1_8821C)) +#define BIT_GET_BSSID2_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID2_V1_8821C) & BIT_MASK_BSSID2_V1_8821C) +#define BIT_SET_BSSID2_V1_8821C(x, v) \ + (BIT_CLEAR_BSSID2_V1_8821C(x) | BIT_BSSID2_V1_8821C(v)) + +/* 2 REG_BSSID2_H_8821C (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_H_V1_8821C 0 +#define BIT_MASK_BSSID2_H_V1_8821C 0xffff +#define BIT_BSSID2_H_V1_8821C(x) \ + (((x) & BIT_MASK_BSSID2_H_V1_8821C) << BIT_SHIFT_BSSID2_H_V1_8821C) +#define BITS_BSSID2_H_V1_8821C \ + (BIT_MASK_BSSID2_H_V1_8821C << BIT_SHIFT_BSSID2_H_V1_8821C) +#define BIT_CLEAR_BSSID2_H_V1_8821C(x) ((x) & (~BITS_BSSID2_H_V1_8821C)) +#define BIT_GET_BSSID2_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID2_H_V1_8821C) & BIT_MASK_BSSID2_H_V1_8821C) +#define BIT_SET_BSSID2_H_V1_8821C(x, v) \ + (BIT_CLEAR_BSSID2_H_V1_8821C(x) | BIT_BSSID2_H_V1_8821C(v)) + +/* 2 REG_MACID3_8821C (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_V1_8821C 0 +#define BIT_MASK_MACID3_V1_8821C 0xffffffffL +#define BIT_MACID3_V1_8821C(x) \ + (((x) & BIT_MASK_MACID3_V1_8821C) << BIT_SHIFT_MACID3_V1_8821C) +#define BITS_MACID3_V1_8821C \ + (BIT_MASK_MACID3_V1_8821C << BIT_SHIFT_MACID3_V1_8821C) +#define BIT_CLEAR_MACID3_V1_8821C(x) ((x) & (~BITS_MACID3_V1_8821C)) +#define BIT_GET_MACID3_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID3_V1_8821C) & BIT_MASK_MACID3_V1_8821C) +#define BIT_SET_MACID3_V1_8821C(x, v) \ + (BIT_CLEAR_MACID3_V1_8821C(x) | BIT_MACID3_V1_8821C(v)) + +/* 2 REG_MACID3_H_8821C (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_H_V1_8821C 0 +#define BIT_MASK_MACID3_H_V1_8821C 0xffff +#define BIT_MACID3_H_V1_8821C(x) \ + (((x) & BIT_MASK_MACID3_H_V1_8821C) << BIT_SHIFT_MACID3_H_V1_8821C) +#define BITS_MACID3_H_V1_8821C \ + (BIT_MASK_MACID3_H_V1_8821C << BIT_SHIFT_MACID3_H_V1_8821C) +#define BIT_CLEAR_MACID3_H_V1_8821C(x) ((x) & (~BITS_MACID3_H_V1_8821C)) +#define BIT_GET_MACID3_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID3_H_V1_8821C) & BIT_MASK_MACID3_H_V1_8821C) +#define BIT_SET_MACID3_H_V1_8821C(x, v) \ + (BIT_CLEAR_MACID3_H_V1_8821C(x) | BIT_MACID3_H_V1_8821C(v)) + +/* 2 REG_BSSID3_8821C (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_V1_8821C 0 +#define BIT_MASK_BSSID3_V1_8821C 0xffffffffL +#define BIT_BSSID3_V1_8821C(x) \ + (((x) & BIT_MASK_BSSID3_V1_8821C) << BIT_SHIFT_BSSID3_V1_8821C) +#define BITS_BSSID3_V1_8821C \ + (BIT_MASK_BSSID3_V1_8821C << BIT_SHIFT_BSSID3_V1_8821C) +#define BIT_CLEAR_BSSID3_V1_8821C(x) ((x) & (~BITS_BSSID3_V1_8821C)) +#define BIT_GET_BSSID3_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID3_V1_8821C) & BIT_MASK_BSSID3_V1_8821C) +#define BIT_SET_BSSID3_V1_8821C(x, v) \ + (BIT_CLEAR_BSSID3_V1_8821C(x) | BIT_BSSID3_V1_8821C(v)) + +/* 2 REG_BSSID3_H_8821C (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_H_V1_8821C 0 +#define BIT_MASK_BSSID3_H_V1_8821C 0xffff +#define BIT_BSSID3_H_V1_8821C(x) \ + (((x) & BIT_MASK_BSSID3_H_V1_8821C) << BIT_SHIFT_BSSID3_H_V1_8821C) +#define BITS_BSSID3_H_V1_8821C \ + (BIT_MASK_BSSID3_H_V1_8821C << BIT_SHIFT_BSSID3_H_V1_8821C) +#define BIT_CLEAR_BSSID3_H_V1_8821C(x) ((x) & (~BITS_BSSID3_H_V1_8821C)) +#define BIT_GET_BSSID3_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID3_H_V1_8821C) & BIT_MASK_BSSID3_H_V1_8821C) +#define BIT_SET_BSSID3_H_V1_8821C(x, v) \ + (BIT_CLEAR_BSSID3_H_V1_8821C(x) | BIT_BSSID3_H_V1_8821C(v)) + +/* 2 REG_MACID4_8821C (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_V1_8821C 0 +#define BIT_MASK_MACID4_V1_8821C 0xffffffffL +#define BIT_MACID4_V1_8821C(x) \ + (((x) & BIT_MASK_MACID4_V1_8821C) << BIT_SHIFT_MACID4_V1_8821C) +#define BITS_MACID4_V1_8821C \ + (BIT_MASK_MACID4_V1_8821C << BIT_SHIFT_MACID4_V1_8821C) +#define BIT_CLEAR_MACID4_V1_8821C(x) ((x) & (~BITS_MACID4_V1_8821C)) +#define BIT_GET_MACID4_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID4_V1_8821C) & BIT_MASK_MACID4_V1_8821C) +#define BIT_SET_MACID4_V1_8821C(x, v) \ + (BIT_CLEAR_MACID4_V1_8821C(x) | BIT_MACID4_V1_8821C(v)) + +/* 2 REG_MACID4_H_8821C (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_H_V1_8821C 0 +#define BIT_MASK_MACID4_H_V1_8821C 0xffff +#define BIT_MACID4_H_V1_8821C(x) \ + (((x) & BIT_MASK_MACID4_H_V1_8821C) << BIT_SHIFT_MACID4_H_V1_8821C) +#define BITS_MACID4_H_V1_8821C \ + (BIT_MASK_MACID4_H_V1_8821C << BIT_SHIFT_MACID4_H_V1_8821C) +#define BIT_CLEAR_MACID4_H_V1_8821C(x) ((x) & (~BITS_MACID4_H_V1_8821C)) +#define BIT_GET_MACID4_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID4_H_V1_8821C) & BIT_MASK_MACID4_H_V1_8821C) +#define BIT_SET_MACID4_H_V1_8821C(x, v) \ + (BIT_CLEAR_MACID4_H_V1_8821C(x) | BIT_MACID4_H_V1_8821C(v)) + +/* 2 REG_BSSID4_8821C (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_V1_8821C 0 +#define BIT_MASK_BSSID4_V1_8821C 0xffffffffL +#define BIT_BSSID4_V1_8821C(x) \ + (((x) & BIT_MASK_BSSID4_V1_8821C) << BIT_SHIFT_BSSID4_V1_8821C) +#define BITS_BSSID4_V1_8821C \ + (BIT_MASK_BSSID4_V1_8821C << BIT_SHIFT_BSSID4_V1_8821C) +#define BIT_CLEAR_BSSID4_V1_8821C(x) ((x) & (~BITS_BSSID4_V1_8821C)) +#define BIT_GET_BSSID4_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID4_V1_8821C) & BIT_MASK_BSSID4_V1_8821C) +#define BIT_SET_BSSID4_V1_8821C(x, v) \ + (BIT_CLEAR_BSSID4_V1_8821C(x) | BIT_BSSID4_V1_8821C(v)) + +/* 2 REG_BSSID4_H_8821C (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_H_V1_8821C 0 +#define BIT_MASK_BSSID4_H_V1_8821C 0xffff +#define BIT_BSSID4_H_V1_8821C(x) \ + (((x) & BIT_MASK_BSSID4_H_V1_8821C) << BIT_SHIFT_BSSID4_H_V1_8821C) +#define BITS_BSSID4_H_V1_8821C \ + (BIT_MASK_BSSID4_H_V1_8821C << BIT_SHIFT_BSSID4_H_V1_8821C) +#define BIT_CLEAR_BSSID4_H_V1_8821C(x) ((x) & (~BITS_BSSID4_H_V1_8821C)) +#define BIT_GET_BSSID4_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID4_H_V1_8821C) & BIT_MASK_BSSID4_H_V1_8821C) +#define BIT_SET_BSSID4_H_V1_8821C(x, v) \ + (BIT_CLEAR_BSSID4_H_V1_8821C(x) | BIT_BSSID4_H_V1_8821C(v)) + +/* 2 REG_NOA_REPORT_8821C */ + +/* 2 REG_NOA_REPORT_1_8821C */ + +/* 2 REG_NOA_REPORT_2_8821C */ + +/* 2 REG_NOA_REPORT_3_8821C */ + +/* 2 REG_PWRBIT_SETTING_8821C */ +#define BIT_CLI3_PWRBIT_OW_EN_8821C BIT(7) +#define BIT_CLI3_PWR_ST_8821C BIT(6) +#define BIT_CLI2_PWRBIT_OW_EN_8821C BIT(5) +#define BIT_CLI2_PWR_ST_8821C BIT(4) +#define BIT_CLI1_PWRBIT_OW_EN_8821C BIT(3) +#define BIT_CLI1_PWR_ST_8821C BIT(2) +#define BIT_CLI0_PWRBIT_OW_EN_8821C BIT(1) +#define BIT_CLI0_PWR_ST_8821C BIT(0) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_MU_BF_OPTION_8821C */ +#define BIT_WMAC_RESP_NONSTA1_DIS_8821C BIT(7) +#define BIT_WMAC_TXMU_ACKPOLICY_EN_8821C BIT(6) + +#define BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8821C 4 +#define BIT_MASK_WMAC_TXMU_ACKPOLICY_8821C 0x3 +#define BIT_WMAC_TXMU_ACKPOLICY_8821C(x) \ + (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY_8821C) \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8821C) +#define BITS_WMAC_TXMU_ACKPOLICY_8821C \ + (BIT_MASK_WMAC_TXMU_ACKPOLICY_8821C \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8821C) +#define BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8821C(x) \ + ((x) & (~BITS_WMAC_TXMU_ACKPOLICY_8821C)) +#define BIT_GET_WMAC_TXMU_ACKPOLICY_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8821C) & \ + BIT_MASK_WMAC_TXMU_ACKPOLICY_8821C) +#define BIT_SET_WMAC_TXMU_ACKPOLICY_8821C(x, v) \ + (BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8821C(x) | \ + BIT_WMAC_TXMU_ACKPOLICY_8821C(v)) + +#define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8821C 1 +#define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8821C 0x7 +#define BIT_WMAC_MU_BFEE_PORT_SEL_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8821C) \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8821C) +#define BITS_WMAC_MU_BFEE_PORT_SEL_8821C \ + (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8821C \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8821C) +#define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8821C)) +#define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8821C) & \ + BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8821C) +#define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8821C(x) | \ + BIT_WMAC_MU_BFEE_PORT_SEL_8821C(v)) + +#define BIT_WMAC_MU_BFEE_DIS_8821C BIT(0) + +/* 2 REG_WMAC_PAUSE_BB_CLR_TH_8821C */ + +#define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8821C 0 +#define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8821C 0xff +#define BIT_WMAC_PAUSE_BB_CLR_TH_8821C(x) \ + (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8821C) \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8821C) +#define BITS_WMAC_PAUSE_BB_CLR_TH_8821C \ + (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8821C \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8821C) +#define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8821C(x) \ + ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8821C)) +#define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8821C) & \ + BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8821C) +#define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8821C(x, v) \ + (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8821C(x) | \ + BIT_WMAC_PAUSE_BB_CLR_TH_8821C(v)) + +/* 2 REG_WMAC_MU_ARB_8821C */ +#define BIT_WMAC_ARB_HW_ADAPT_EN_8821C BIT(7) +#define BIT_WMAC_ARB_SW_EN_8821C BIT(6) + +#define BIT_SHIFT_WMAC_ARB_SW_STATE_8821C 0 +#define BIT_MASK_WMAC_ARB_SW_STATE_8821C 0x3f +#define BIT_WMAC_ARB_SW_STATE_8821C(x) \ + (((x) & BIT_MASK_WMAC_ARB_SW_STATE_8821C) \ + << BIT_SHIFT_WMAC_ARB_SW_STATE_8821C) +#define BITS_WMAC_ARB_SW_STATE_8821C \ + (BIT_MASK_WMAC_ARB_SW_STATE_8821C << BIT_SHIFT_WMAC_ARB_SW_STATE_8821C) +#define BIT_CLEAR_WMAC_ARB_SW_STATE_8821C(x) \ + ((x) & (~BITS_WMAC_ARB_SW_STATE_8821C)) +#define BIT_GET_WMAC_ARB_SW_STATE_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_ARB_SW_STATE_8821C) & \ + BIT_MASK_WMAC_ARB_SW_STATE_8821C) +#define BIT_SET_WMAC_ARB_SW_STATE_8821C(x, v) \ + (BIT_CLEAR_WMAC_ARB_SW_STATE_8821C(x) | BIT_WMAC_ARB_SW_STATE_8821C(v)) + +/* 2 REG_WMAC_MU_OPTION_8821C */ + +#define BIT_SHIFT_WMAC_MU_DBGSEL_8821C 5 +#define BIT_MASK_WMAC_MU_DBGSEL_8821C 0x3 +#define BIT_WMAC_MU_DBGSEL_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_DBGSEL_8821C) \ + << BIT_SHIFT_WMAC_MU_DBGSEL_8821C) +#define BITS_WMAC_MU_DBGSEL_8821C \ + (BIT_MASK_WMAC_MU_DBGSEL_8821C << BIT_SHIFT_WMAC_MU_DBGSEL_8821C) +#define BIT_CLEAR_WMAC_MU_DBGSEL_8821C(x) ((x) & (~BITS_WMAC_MU_DBGSEL_8821C)) +#define BIT_GET_WMAC_MU_DBGSEL_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_DBGSEL_8821C) & \ + BIT_MASK_WMAC_MU_DBGSEL_8821C) +#define BIT_SET_WMAC_MU_DBGSEL_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_DBGSEL_8821C(x) | BIT_WMAC_MU_DBGSEL_8821C(v)) + +#define BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8821C 0 +#define BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8821C 0x1f +#define BIT_WMAC_MU_CPRD_TIMEOUT_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8821C) \ + << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8821C) +#define BITS_WMAC_MU_CPRD_TIMEOUT_8821C \ + (BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8821C \ + << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8821C) +#define BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT_8821C(x) \ + ((x) & (~BITS_WMAC_MU_CPRD_TIMEOUT_8821C)) +#define BIT_GET_WMAC_MU_CPRD_TIMEOUT_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8821C) & \ + BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8821C) +#define BIT_SET_WMAC_MU_CPRD_TIMEOUT_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT_8821C(x) | \ + BIT_WMAC_MU_CPRD_TIMEOUT_8821C(v)) + +/* 2 REG_WMAC_MU_BF_CTL_8821C */ +#define BIT_WMAC_INVLD_BFPRT_CHK_8821C BIT(15) +#define BIT_WMAC_RETXBFRPTSEQ_UPD_8821C BIT(14) + +#define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C 12 +#define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C 0x3 +#define BIT_WMAC_MU_BFRPTSEG_SEL_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C) \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C) +#define BITS_WMAC_MU_BFRPTSEG_SEL_8821C \ + (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C) +#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8821C)) +#define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C) & \ + BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C) +#define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8821C(x) | \ + BIT_WMAC_MU_BFRPTSEG_SEL_8821C(v)) + +#define BIT_SHIFT_WMAC_MU_BF_MYAID_8821C 0 +#define BIT_MASK_WMAC_MU_BF_MYAID_8821C 0xfff +#define BIT_WMAC_MU_BF_MYAID_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8821C) \ + << BIT_SHIFT_WMAC_MU_BF_MYAID_8821C) +#define BITS_WMAC_MU_BF_MYAID_8821C \ + (BIT_MASK_WMAC_MU_BF_MYAID_8821C << BIT_SHIFT_WMAC_MU_BF_MYAID_8821C) +#define BIT_CLEAR_WMAC_MU_BF_MYAID_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BF_MYAID_8821C)) +#define BIT_GET_WMAC_MU_BF_MYAID_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8821C) & \ + BIT_MASK_WMAC_MU_BF_MYAID_8821C) +#define BIT_SET_WMAC_MU_BF_MYAID_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BF_MYAID_8821C(x) | BIT_WMAC_MU_BF_MYAID_8821C(v)) + +/* 2 REG_WMAC_MU_BFRPT_PARA_8821C */ + +#define BIT_SHIFT_BFRPT_PARA_USERID_SEL_8821C 12 +#define BIT_MASK_BFRPT_PARA_USERID_SEL_8821C 0x7 +#define BIT_BFRPT_PARA_USERID_SEL_8821C(x) \ + (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_8821C) \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_8821C) +#define BITS_BFRPT_PARA_USERID_SEL_8821C \ + (BIT_MASK_BFRPT_PARA_USERID_SEL_8821C \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_8821C) +#define BIT_CLEAR_BFRPT_PARA_USERID_SEL_8821C(x) \ + ((x) & (~BITS_BFRPT_PARA_USERID_SEL_8821C)) +#define BIT_GET_BFRPT_PARA_USERID_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_8821C) & \ + BIT_MASK_BFRPT_PARA_USERID_SEL_8821C) +#define BIT_SET_BFRPT_PARA_USERID_SEL_8821C(x, v) \ + (BIT_CLEAR_BFRPT_PARA_USERID_SEL_8821C(x) | \ + BIT_BFRPT_PARA_USERID_SEL_8821C(v)) + +#define BIT_SHIFT_BFRPT_PARA_8821C 0 +#define BIT_MASK_BFRPT_PARA_8821C 0xfff +#define BIT_BFRPT_PARA_8821C(x) \ + (((x) & BIT_MASK_BFRPT_PARA_8821C) << BIT_SHIFT_BFRPT_PARA_8821C) +#define BITS_BFRPT_PARA_8821C \ + (BIT_MASK_BFRPT_PARA_8821C << BIT_SHIFT_BFRPT_PARA_8821C) +#define BIT_CLEAR_BFRPT_PARA_8821C(x) ((x) & (~BITS_BFRPT_PARA_8821C)) +#define BIT_GET_BFRPT_PARA_8821C(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_8821C) & BIT_MASK_BFRPT_PARA_8821C) +#define BIT_SET_BFRPT_PARA_8821C(x, v) \ + (BIT_CLEAR_BFRPT_PARA_8821C(x) | BIT_BFRPT_PARA_8821C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8821C */ +#define BIT_STATUS_BFEE2_8821C BIT(10) +#define BIT_WMAC_MU_BFEE2_EN_8821C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE2_AID_8821C 0 +#define BIT_MASK_WMAC_MU_BFEE2_AID_8821C 0x1ff +#define BIT_WMAC_MU_BFEE2_AID_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8821C) \ + << BIT_SHIFT_WMAC_MU_BFEE2_AID_8821C) +#define BITS_WMAC_MU_BFEE2_AID_8821C \ + (BIT_MASK_WMAC_MU_BFEE2_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE2_AID_8821C) +#define BIT_CLEAR_WMAC_MU_BFEE2_AID_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE2_AID_8821C)) +#define BIT_GET_WMAC_MU_BFEE2_AID_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8821C) & \ + BIT_MASK_WMAC_MU_BFEE2_AID_8821C) +#define BIT_SET_WMAC_MU_BFEE2_AID_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE2_AID_8821C(x) | BIT_WMAC_MU_BFEE2_AID_8821C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8821C */ +#define BIT_STATUS_BFEE3_8821C BIT(10) +#define BIT_WMAC_MU_BFEE3_EN_8821C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE3_AID_8821C 0 +#define BIT_MASK_WMAC_MU_BFEE3_AID_8821C 0x1ff +#define BIT_WMAC_MU_BFEE3_AID_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8821C) \ + << BIT_SHIFT_WMAC_MU_BFEE3_AID_8821C) +#define BITS_WMAC_MU_BFEE3_AID_8821C \ + (BIT_MASK_WMAC_MU_BFEE3_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE3_AID_8821C) +#define BIT_CLEAR_WMAC_MU_BFEE3_AID_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE3_AID_8821C)) +#define BIT_GET_WMAC_MU_BFEE3_AID_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8821C) & \ + BIT_MASK_WMAC_MU_BFEE3_AID_8821C) +#define BIT_SET_WMAC_MU_BFEE3_AID_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE3_AID_8821C(x) | BIT_WMAC_MU_BFEE3_AID_8821C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8821C */ +#define BIT_STATUS_BFEE4_8821C BIT(10) +#define BIT_WMAC_MU_BFEE4_EN_8821C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE4_AID_8821C 0 +#define BIT_MASK_WMAC_MU_BFEE4_AID_8821C 0x1ff +#define BIT_WMAC_MU_BFEE4_AID_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8821C) \ + << BIT_SHIFT_WMAC_MU_BFEE4_AID_8821C) +#define BITS_WMAC_MU_BFEE4_AID_8821C \ + (BIT_MASK_WMAC_MU_BFEE4_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE4_AID_8821C) +#define BIT_CLEAR_WMAC_MU_BFEE4_AID_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE4_AID_8821C)) +#define BIT_GET_WMAC_MU_BFEE4_AID_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8821C) & \ + BIT_MASK_WMAC_MU_BFEE4_AID_8821C) +#define BIT_SET_WMAC_MU_BFEE4_AID_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE4_AID_8821C(x) | BIT_WMAC_MU_BFEE4_AID_8821C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8821C */ +#define BIT_BIT_STATUS_BFEE5_8821C BIT(10) +#define BIT_WMAC_MU_BFEE5_EN_8821C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE5_AID_8821C 0 +#define BIT_MASK_WMAC_MU_BFEE5_AID_8821C 0x1ff +#define BIT_WMAC_MU_BFEE5_AID_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8821C) \ + << BIT_SHIFT_WMAC_MU_BFEE5_AID_8821C) +#define BITS_WMAC_MU_BFEE5_AID_8821C \ + (BIT_MASK_WMAC_MU_BFEE5_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE5_AID_8821C) +#define BIT_CLEAR_WMAC_MU_BFEE5_AID_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE5_AID_8821C)) +#define BIT_GET_WMAC_MU_BFEE5_AID_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8821C) & \ + BIT_MASK_WMAC_MU_BFEE5_AID_8821C) +#define BIT_SET_WMAC_MU_BFEE5_AID_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE5_AID_8821C(x) | BIT_WMAC_MU_BFEE5_AID_8821C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8821C */ +#define BIT_STATUS_BFEE6_8821C BIT(10) +#define BIT_WMAC_MU_BFEE6_EN_8821C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE6_AID_8821C 0 +#define BIT_MASK_WMAC_MU_BFEE6_AID_8821C 0x1ff +#define BIT_WMAC_MU_BFEE6_AID_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8821C) \ + << BIT_SHIFT_WMAC_MU_BFEE6_AID_8821C) +#define BITS_WMAC_MU_BFEE6_AID_8821C \ + (BIT_MASK_WMAC_MU_BFEE6_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE6_AID_8821C) +#define BIT_CLEAR_WMAC_MU_BFEE6_AID_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE6_AID_8821C)) +#define BIT_GET_WMAC_MU_BFEE6_AID_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8821C) & \ + BIT_MASK_WMAC_MU_BFEE6_AID_8821C) +#define BIT_SET_WMAC_MU_BFEE6_AID_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE6_AID_8821C(x) | BIT_WMAC_MU_BFEE6_AID_8821C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8821C */ +#define BIT_STATUS_BFEE7_8821C BIT(10) +#define BIT_WMAC_MU_BFEE7_EN_8821C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE7_AID_8821C 0 +#define BIT_MASK_WMAC_MU_BFEE7_AID_8821C 0x1ff +#define BIT_WMAC_MU_BFEE7_AID_8821C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8821C) \ + << BIT_SHIFT_WMAC_MU_BFEE7_AID_8821C) +#define BITS_WMAC_MU_BFEE7_AID_8821C \ + (BIT_MASK_WMAC_MU_BFEE7_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE7_AID_8821C) +#define BIT_CLEAR_WMAC_MU_BFEE7_AID_8821C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE7_AID_8821C)) +#define BIT_GET_WMAC_MU_BFEE7_AID_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8821C) & \ + BIT_MASK_WMAC_MU_BFEE7_AID_8821C) +#define BIT_SET_WMAC_MU_BFEE7_AID_8821C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE7_AID_8821C(x) | BIT_WMAC_MU_BFEE7_AID_8821C(v)) + +/* 2 REG_WMAC_BB_STOP_RX_COUNTER_8821C */ +#define BIT_RST_ALL_COUNTER_8821C BIT(31) + +#define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8821C 16 +#define BIT_MASK_ABORT_RX_VBON_COUNTER_8821C 0xff +#define BIT_ABORT_RX_VBON_COUNTER_8821C(x) \ + (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8821C) \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8821C) +#define BITS_ABORT_RX_VBON_COUNTER_8821C \ + (BIT_MASK_ABORT_RX_VBON_COUNTER_8821C \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8821C) +#define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8821C(x) \ + ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8821C)) +#define BIT_GET_ABORT_RX_VBON_COUNTER_8821C(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8821C) & \ + BIT_MASK_ABORT_RX_VBON_COUNTER_8821C) +#define BIT_SET_ABORT_RX_VBON_COUNTER_8821C(x, v) \ + (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8821C(x) | \ + BIT_ABORT_RX_VBON_COUNTER_8821C(v)) + +#define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8821C 8 +#define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8821C 0xff +#define BIT_ABORT_RX_RDRDY_COUNTER_8821C(x) \ + (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8821C) \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8821C) +#define BITS_ABORT_RX_RDRDY_COUNTER_8821C \ + (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8821C \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8821C) +#define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8821C(x) \ + ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8821C)) +#define BIT_GET_ABORT_RX_RDRDY_COUNTER_8821C(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8821C) & \ + BIT_MASK_ABORT_RX_RDRDY_COUNTER_8821C) +#define BIT_SET_ABORT_RX_RDRDY_COUNTER_8821C(x, v) \ + (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8821C(x) | \ + BIT_ABORT_RX_RDRDY_COUNTER_8821C(v)) + +#define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8821C 0 +#define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8821C 0xff +#define BIT_VBON_EARLY_FALLING_COUNTER_8821C(x) \ + (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8821C) \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8821C) +#define BITS_VBON_EARLY_FALLING_COUNTER_8821C \ + (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8821C \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8821C) +#define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8821C(x) \ + ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8821C)) +#define BIT_GET_VBON_EARLY_FALLING_COUNTER_8821C(x) \ + (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8821C) & \ + BIT_MASK_VBON_EARLY_FALLING_COUNTER_8821C) +#define BIT_SET_VBON_EARLY_FALLING_COUNTER_8821C(x, v) \ + (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8821C(x) | \ + BIT_VBON_EARLY_FALLING_COUNTER_8821C(v)) + +/* 2 REG_WMAC_PLCP_MONITOR_8821C */ +#define BIT_WMAC_PLCP_TRX_SEL_8821C BIT(31) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8821C 28 +#define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8821C 0x7 +#define BIT_WMAC_PLCP_RDSIG_SEL_8821C(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8821C) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8821C) +#define BITS_WMAC_PLCP_RDSIG_SEL_8821C \ + (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8821C \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8821C) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8821C(x) \ + ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8821C)) +#define BIT_GET_WMAC_PLCP_RDSIG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8821C) & \ + BIT_MASK_WMAC_PLCP_RDSIG_SEL_8821C) +#define BIT_SET_WMAC_PLCP_RDSIG_SEL_8821C(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8821C(x) | \ + BIT_WMAC_PLCP_RDSIG_SEL_8821C(v)) + +#define BIT_SHIFT_WMAC_RATE_IDX_8821C 24 +#define BIT_MASK_WMAC_RATE_IDX_8821C 0xf +#define BIT_WMAC_RATE_IDX_8821C(x) \ + (((x) & BIT_MASK_WMAC_RATE_IDX_8821C) << BIT_SHIFT_WMAC_RATE_IDX_8821C) +#define BITS_WMAC_RATE_IDX_8821C \ + (BIT_MASK_WMAC_RATE_IDX_8821C << BIT_SHIFT_WMAC_RATE_IDX_8821C) +#define BIT_CLEAR_WMAC_RATE_IDX_8821C(x) ((x) & (~BITS_WMAC_RATE_IDX_8821C)) +#define BIT_GET_WMAC_RATE_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8821C) & BIT_MASK_WMAC_RATE_IDX_8821C) +#define BIT_SET_WMAC_RATE_IDX_8821C(x, v) \ + (BIT_CLEAR_WMAC_RATE_IDX_8821C(x) | BIT_WMAC_RATE_IDX_8821C(v)) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8821C 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8821C 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8821C(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8821C) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8821C) +#define BITS_WMAC_PLCP_RDSIG_8821C \ + (BIT_MASK_WMAC_PLCP_RDSIG_8821C << BIT_SHIFT_WMAC_PLCP_RDSIG_8821C) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8821C(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8821C)) +#define BIT_GET_WMAC_PLCP_RDSIG_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8821C) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8821C) +#define BIT_SET_WMAC_PLCP_RDSIG_8821C(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8821C(x) | BIT_WMAC_PLCP_RDSIG_8821C(v)) + +/* 2 REG_WMAC_PLCP_MONITOR_MUTX_8821C */ +#define BIT_WMAC_MUTX_IDX_8821C BIT(24) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8821C 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8821C 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8821C(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8821C) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8821C) +#define BITS_WMAC_PLCP_RDSIG_8821C \ + (BIT_MASK_WMAC_PLCP_RDSIG_8821C << BIT_SHIFT_WMAC_PLCP_RDSIG_8821C) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8821C(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8821C)) +#define BIT_GET_WMAC_PLCP_RDSIG_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8821C) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8821C) +#define BIT_SET_WMAC_PLCP_RDSIG_8821C(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8821C(x) | BIT_WMAC_PLCP_RDSIG_8821C(v)) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_TRANSMIT_ADDRSS_0_8821C (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_V1_8821C 0 +#define BIT_MASK_TA0_V1_8821C 0xffffffffL +#define BIT_TA0_V1_8821C(x) \ + (((x) & BIT_MASK_TA0_V1_8821C) << BIT_SHIFT_TA0_V1_8821C) +#define BITS_TA0_V1_8821C (BIT_MASK_TA0_V1_8821C << BIT_SHIFT_TA0_V1_8821C) +#define BIT_CLEAR_TA0_V1_8821C(x) ((x) & (~BITS_TA0_V1_8821C)) +#define BIT_GET_TA0_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA0_V1_8821C) & BIT_MASK_TA0_V1_8821C) +#define BIT_SET_TA0_V1_8821C(x, v) \ + (BIT_CLEAR_TA0_V1_8821C(x) | BIT_TA0_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_0_H_8821C (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_H_V1_8821C 0 +#define BIT_MASK_TA0_H_V1_8821C 0xffff +#define BIT_TA0_H_V1_8821C(x) \ + (((x) & BIT_MASK_TA0_H_V1_8821C) << BIT_SHIFT_TA0_H_V1_8821C) +#define BITS_TA0_H_V1_8821C \ + (BIT_MASK_TA0_H_V1_8821C << BIT_SHIFT_TA0_H_V1_8821C) +#define BIT_CLEAR_TA0_H_V1_8821C(x) ((x) & (~BITS_TA0_H_V1_8821C)) +#define BIT_GET_TA0_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA0_H_V1_8821C) & BIT_MASK_TA0_H_V1_8821C) +#define BIT_SET_TA0_H_V1_8821C(x, v) \ + (BIT_CLEAR_TA0_H_V1_8821C(x) | BIT_TA0_H_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_8821C (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_V1_8821C 0 +#define BIT_MASK_TA1_V1_8821C 0xffffffffL +#define BIT_TA1_V1_8821C(x) \ + (((x) & BIT_MASK_TA1_V1_8821C) << BIT_SHIFT_TA1_V1_8821C) +#define BITS_TA1_V1_8821C (BIT_MASK_TA1_V1_8821C << BIT_SHIFT_TA1_V1_8821C) +#define BIT_CLEAR_TA1_V1_8821C(x) ((x) & (~BITS_TA1_V1_8821C)) +#define BIT_GET_TA1_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA1_V1_8821C) & BIT_MASK_TA1_V1_8821C) +#define BIT_SET_TA1_V1_8821C(x, v) \ + (BIT_CLEAR_TA1_V1_8821C(x) | BIT_TA1_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_H_8821C (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_H_V1_8821C 0 +#define BIT_MASK_TA1_H_V1_8821C 0xffff +#define BIT_TA1_H_V1_8821C(x) \ + (((x) & BIT_MASK_TA1_H_V1_8821C) << BIT_SHIFT_TA1_H_V1_8821C) +#define BITS_TA1_H_V1_8821C \ + (BIT_MASK_TA1_H_V1_8821C << BIT_SHIFT_TA1_H_V1_8821C) +#define BIT_CLEAR_TA1_H_V1_8821C(x) ((x) & (~BITS_TA1_H_V1_8821C)) +#define BIT_GET_TA1_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA1_H_V1_8821C) & BIT_MASK_TA1_H_V1_8821C) +#define BIT_SET_TA1_H_V1_8821C(x, v) \ + (BIT_CLEAR_TA1_H_V1_8821C(x) | BIT_TA1_H_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_8821C (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_V1_8821C 0 +#define BIT_MASK_TA2_V1_8821C 0xffffffffL +#define BIT_TA2_V1_8821C(x) \ + (((x) & BIT_MASK_TA2_V1_8821C) << BIT_SHIFT_TA2_V1_8821C) +#define BITS_TA2_V1_8821C (BIT_MASK_TA2_V1_8821C << BIT_SHIFT_TA2_V1_8821C) +#define BIT_CLEAR_TA2_V1_8821C(x) ((x) & (~BITS_TA2_V1_8821C)) +#define BIT_GET_TA2_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA2_V1_8821C) & BIT_MASK_TA2_V1_8821C) +#define BIT_SET_TA2_V1_8821C(x, v) \ + (BIT_CLEAR_TA2_V1_8821C(x) | BIT_TA2_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_H_8821C (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_H_V1_8821C 0 +#define BIT_MASK_TA2_H_V1_8821C 0xffff +#define BIT_TA2_H_V1_8821C(x) \ + (((x) & BIT_MASK_TA2_H_V1_8821C) << BIT_SHIFT_TA2_H_V1_8821C) +#define BITS_TA2_H_V1_8821C \ + (BIT_MASK_TA2_H_V1_8821C << BIT_SHIFT_TA2_H_V1_8821C) +#define BIT_CLEAR_TA2_H_V1_8821C(x) ((x) & (~BITS_TA2_H_V1_8821C)) +#define BIT_GET_TA2_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA2_H_V1_8821C) & BIT_MASK_TA2_H_V1_8821C) +#define BIT_SET_TA2_H_V1_8821C(x, v) \ + (BIT_CLEAR_TA2_H_V1_8821C(x) | BIT_TA2_H_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_8821C (TA3 REGISTER) */ + +#define BIT_SHIFT_TA2_V1_8821C 0 +#define BIT_MASK_TA2_V1_8821C 0xffffffffL +#define BIT_TA2_V1_8821C(x) \ + (((x) & BIT_MASK_TA2_V1_8821C) << BIT_SHIFT_TA2_V1_8821C) +#define BITS_TA2_V1_8821C (BIT_MASK_TA2_V1_8821C << BIT_SHIFT_TA2_V1_8821C) +#define BIT_CLEAR_TA2_V1_8821C(x) ((x) & (~BITS_TA2_V1_8821C)) +#define BIT_GET_TA2_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA2_V1_8821C) & BIT_MASK_TA2_V1_8821C) +#define BIT_SET_TA2_V1_8821C(x, v) \ + (BIT_CLEAR_TA2_V1_8821C(x) | BIT_TA2_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_H_8821C (TA3 REGISTER) */ + +#define BIT_SHIFT_TA3_H_V1_8821C 0 +#define BIT_MASK_TA3_H_V1_8821C 0xffff +#define BIT_TA3_H_V1_8821C(x) \ + (((x) & BIT_MASK_TA3_H_V1_8821C) << BIT_SHIFT_TA3_H_V1_8821C) +#define BITS_TA3_H_V1_8821C \ + (BIT_MASK_TA3_H_V1_8821C << BIT_SHIFT_TA3_H_V1_8821C) +#define BIT_CLEAR_TA3_H_V1_8821C(x) ((x) & (~BITS_TA3_H_V1_8821C)) +#define BIT_GET_TA3_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA3_H_V1_8821C) & BIT_MASK_TA3_H_V1_8821C) +#define BIT_SET_TA3_H_V1_8821C(x, v) \ + (BIT_CLEAR_TA3_H_V1_8821C(x) | BIT_TA3_H_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_8821C (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_V1_8821C 0 +#define BIT_MASK_TA4_V1_8821C 0xffffffffL +#define BIT_TA4_V1_8821C(x) \ + (((x) & BIT_MASK_TA4_V1_8821C) << BIT_SHIFT_TA4_V1_8821C) +#define BITS_TA4_V1_8821C (BIT_MASK_TA4_V1_8821C << BIT_SHIFT_TA4_V1_8821C) +#define BIT_CLEAR_TA4_V1_8821C(x) ((x) & (~BITS_TA4_V1_8821C)) +#define BIT_GET_TA4_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA4_V1_8821C) & BIT_MASK_TA4_V1_8821C) +#define BIT_SET_TA4_V1_8821C(x, v) \ + (BIT_CLEAR_TA4_V1_8821C(x) | BIT_TA4_V1_8821C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_H_8821C (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_H_V1_8821C 0 +#define BIT_MASK_TA4_H_V1_8821C 0xffff +#define BIT_TA4_H_V1_8821C(x) \ + (((x) & BIT_MASK_TA4_H_V1_8821C) << BIT_SHIFT_TA4_H_V1_8821C) +#define BITS_TA4_H_V1_8821C \ + (BIT_MASK_TA4_H_V1_8821C << BIT_SHIFT_TA4_H_V1_8821C) +#define BIT_CLEAR_TA4_H_V1_8821C(x) ((x) & (~BITS_TA4_H_V1_8821C)) +#define BIT_GET_TA4_H_V1_8821C(x) \ + (((x) >> BIT_SHIFT_TA4_H_V1_8821C) & BIT_MASK_TA4_H_V1_8821C) +#define BIT_SET_TA4_H_V1_8821C(x, v) \ + (BIT_CLEAR_TA4_H_V1_8821C(x) | BIT_TA4_H_V1_8821C(v)) + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_RSVD_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_MACID1_8821C */ + +#define BIT_SHIFT_MACID1_0_8821C 0 +#define BIT_MASK_MACID1_0_8821C 0xffffffffL +#define BIT_MACID1_0_8821C(x) \ + (((x) & BIT_MASK_MACID1_0_8821C) << BIT_SHIFT_MACID1_0_8821C) +#define BITS_MACID1_0_8821C \ + (BIT_MASK_MACID1_0_8821C << BIT_SHIFT_MACID1_0_8821C) +#define BIT_CLEAR_MACID1_0_8821C(x) ((x) & (~BITS_MACID1_0_8821C)) +#define BIT_GET_MACID1_0_8821C(x) \ + (((x) >> BIT_SHIFT_MACID1_0_8821C) & BIT_MASK_MACID1_0_8821C) +#define BIT_SET_MACID1_0_8821C(x, v) \ + (BIT_CLEAR_MACID1_0_8821C(x) | BIT_MACID1_0_8821C(v)) + +/* 2 REG_MACID1_1_8821C */ + +#define BIT_SHIFT_MACID1_1_8821C 0 +#define BIT_MASK_MACID1_1_8821C 0xffff +#define BIT_MACID1_1_8821C(x) \ + (((x) & BIT_MASK_MACID1_1_8821C) << BIT_SHIFT_MACID1_1_8821C) +#define BITS_MACID1_1_8821C \ + (BIT_MASK_MACID1_1_8821C << BIT_SHIFT_MACID1_1_8821C) +#define BIT_CLEAR_MACID1_1_8821C(x) ((x) & (~BITS_MACID1_1_8821C)) +#define BIT_GET_MACID1_1_8821C(x) \ + (((x) >> BIT_SHIFT_MACID1_1_8821C) & BIT_MASK_MACID1_1_8821C) +#define BIT_SET_MACID1_1_8821C(x, v) \ + (BIT_CLEAR_MACID1_1_8821C(x) | BIT_MACID1_1_8821C(v)) + +/* 2 REG_BSSID1_8821C */ + +#define BIT_SHIFT_BSSID1_0_8821C 0 +#define BIT_MASK_BSSID1_0_8821C 0xffffffffL +#define BIT_BSSID1_0_8821C(x) \ + (((x) & BIT_MASK_BSSID1_0_8821C) << BIT_SHIFT_BSSID1_0_8821C) +#define BITS_BSSID1_0_8821C \ + (BIT_MASK_BSSID1_0_8821C << BIT_SHIFT_BSSID1_0_8821C) +#define BIT_CLEAR_BSSID1_0_8821C(x) ((x) & (~BITS_BSSID1_0_8821C)) +#define BIT_GET_BSSID1_0_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID1_0_8821C) & BIT_MASK_BSSID1_0_8821C) +#define BIT_SET_BSSID1_0_8821C(x, v) \ + (BIT_CLEAR_BSSID1_0_8821C(x) | BIT_BSSID1_0_8821C(v)) + +/* 2 REG_BSSID1_1_8821C */ + +#define BIT_SHIFT_BSSID1_1_8821C 0 +#define BIT_MASK_BSSID1_1_8821C 0xffff +#define BIT_BSSID1_1_8821C(x) \ + (((x) & BIT_MASK_BSSID1_1_8821C) << BIT_SHIFT_BSSID1_1_8821C) +#define BITS_BSSID1_1_8821C \ + (BIT_MASK_BSSID1_1_8821C << BIT_SHIFT_BSSID1_1_8821C) +#define BIT_CLEAR_BSSID1_1_8821C(x) ((x) & (~BITS_BSSID1_1_8821C)) +#define BIT_GET_BSSID1_1_8821C(x) \ + (((x) >> BIT_SHIFT_BSSID1_1_8821C) & BIT_MASK_BSSID1_1_8821C) +#define BIT_SET_BSSID1_1_8821C(x, v) \ + (BIT_CLEAR_BSSID1_1_8821C(x) | BIT_BSSID1_1_8821C(v)) + +/* 2 REG_BCN_PSR_RPT1_8821C */ + +#define BIT_SHIFT_DTIM_CNT1_8821C 24 +#define BIT_MASK_DTIM_CNT1_8821C 0xff +#define BIT_DTIM_CNT1_8821C(x) \ + (((x) & BIT_MASK_DTIM_CNT1_8821C) << BIT_SHIFT_DTIM_CNT1_8821C) +#define BITS_DTIM_CNT1_8821C \ + (BIT_MASK_DTIM_CNT1_8821C << BIT_SHIFT_DTIM_CNT1_8821C) +#define BIT_CLEAR_DTIM_CNT1_8821C(x) ((x) & (~BITS_DTIM_CNT1_8821C)) +#define BIT_GET_DTIM_CNT1_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT1_8821C) & BIT_MASK_DTIM_CNT1_8821C) +#define BIT_SET_DTIM_CNT1_8821C(x, v) \ + (BIT_CLEAR_DTIM_CNT1_8821C(x) | BIT_DTIM_CNT1_8821C(v)) + +#define BIT_SHIFT_DTIM_PERIOD1_8821C 16 +#define BIT_MASK_DTIM_PERIOD1_8821C 0xff +#define BIT_DTIM_PERIOD1_8821C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD1_8821C) << BIT_SHIFT_DTIM_PERIOD1_8821C) +#define BITS_DTIM_PERIOD1_8821C \ + (BIT_MASK_DTIM_PERIOD1_8821C << BIT_SHIFT_DTIM_PERIOD1_8821C) +#define BIT_CLEAR_DTIM_PERIOD1_8821C(x) ((x) & (~BITS_DTIM_PERIOD1_8821C)) +#define BIT_GET_DTIM_PERIOD1_8821C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD1_8821C) & BIT_MASK_DTIM_PERIOD1_8821C) +#define BIT_SET_DTIM_PERIOD1_8821C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD1_8821C(x) | BIT_DTIM_PERIOD1_8821C(v)) + +#define BIT_DTIM1_8821C BIT(15) +#define BIT_TIM1_8821C BIT(14) + +#define BIT_SHIFT_PS_AID_1_8821C 0 +#define BIT_MASK_PS_AID_1_8821C 0x7ff +#define BIT_PS_AID_1_8821C(x) \ + (((x) & BIT_MASK_PS_AID_1_8821C) << BIT_SHIFT_PS_AID_1_8821C) +#define BITS_PS_AID_1_8821C \ + (BIT_MASK_PS_AID_1_8821C << BIT_SHIFT_PS_AID_1_8821C) +#define BIT_CLEAR_PS_AID_1_8821C(x) ((x) & (~BITS_PS_AID_1_8821C)) +#define BIT_GET_PS_AID_1_8821C(x) \ + (((x) >> BIT_SHIFT_PS_AID_1_8821C) & BIT_MASK_PS_AID_1_8821C) +#define BIT_SET_PS_AID_1_8821C(x, v) \ + (BIT_CLEAR_PS_AID_1_8821C(x) | BIT_PS_AID_1_8821C(v)) + +/* 2 REG_ASSOCIATED_BFMEE_SEL_8821C */ +#define BIT_TXUSER_ID1_8821C BIT(25) + +#define BIT_SHIFT_AID1_8821C 16 +#define BIT_MASK_AID1_8821C 0x1ff +#define BIT_AID1_8821C(x) (((x) & BIT_MASK_AID1_8821C) << BIT_SHIFT_AID1_8821C) +#define BITS_AID1_8821C (BIT_MASK_AID1_8821C << BIT_SHIFT_AID1_8821C) +#define BIT_CLEAR_AID1_8821C(x) ((x) & (~BITS_AID1_8821C)) +#define BIT_GET_AID1_8821C(x) \ + (((x) >> BIT_SHIFT_AID1_8821C) & BIT_MASK_AID1_8821C) +#define BIT_SET_AID1_8821C(x, v) (BIT_CLEAR_AID1_8821C(x) | BIT_AID1_8821C(v)) + +#define BIT_TXUSER_ID0_8821C BIT(9) + +#define BIT_SHIFT_AID0_8821C 0 +#define BIT_MASK_AID0_8821C 0x1ff +#define BIT_AID0_8821C(x) (((x) & BIT_MASK_AID0_8821C) << BIT_SHIFT_AID0_8821C) +#define BITS_AID0_8821C (BIT_MASK_AID0_8821C << BIT_SHIFT_AID0_8821C) +#define BIT_CLEAR_AID0_8821C(x) ((x) & (~BITS_AID0_8821C)) +#define BIT_GET_AID0_8821C(x) \ + (((x) >> BIT_SHIFT_AID0_8821C) & BIT_MASK_AID0_8821C) +#define BIT_SET_AID0_8821C(x, v) (BIT_CLEAR_AID0_8821C(x) | BIT_AID0_8821C(v)) + +/* 2 REG_SND_PTCL_CTRL_8821C */ + +#define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8821C 24 +#define BIT_MASK_NDP_RX_STANDBY_TIMER_8821C 0xff +#define BIT_NDP_RX_STANDBY_TIMER_8821C(x) \ + (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8821C) \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8821C) +#define BITS_NDP_RX_STANDBY_TIMER_8821C \ + (BIT_MASK_NDP_RX_STANDBY_TIMER_8821C \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8821C) +#define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8821C(x) \ + ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8821C)) +#define BIT_GET_NDP_RX_STANDBY_TIMER_8821C(x) \ + (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8821C) & \ + BIT_MASK_NDP_RX_STANDBY_TIMER_8821C) +#define BIT_SET_NDP_RX_STANDBY_TIMER_8821C(x, v) \ + (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8821C(x) | \ + BIT_NDP_RX_STANDBY_TIMER_8821C(v)) + +#define BIT_SHIFT_CSI_RPT_OFFSET_HT_8821C 16 +#define BIT_MASK_CSI_RPT_OFFSET_HT_8821C 0xff +#define BIT_CSI_RPT_OFFSET_HT_8821C(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_8821C) \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_8821C) +#define BITS_CSI_RPT_OFFSET_HT_8821C \ + (BIT_MASK_CSI_RPT_OFFSET_HT_8821C << BIT_SHIFT_CSI_RPT_OFFSET_HT_8821C) +#define BIT_CLEAR_CSI_RPT_OFFSET_HT_8821C(x) \ + ((x) & (~BITS_CSI_RPT_OFFSET_HT_8821C)) +#define BIT_GET_CSI_RPT_OFFSET_HT_8821C(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_8821C) & \ + BIT_MASK_CSI_RPT_OFFSET_HT_8821C) +#define BIT_SET_CSI_RPT_OFFSET_HT_8821C(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_HT_8821C(x) | BIT_CSI_RPT_OFFSET_HT_8821C(v)) + +#define BIT_SHIFT_R_WMAC_VHT_CATEGORY_8821C 8 +#define BIT_MASK_R_WMAC_VHT_CATEGORY_8821C 0xff +#define BIT_R_WMAC_VHT_CATEGORY_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY_8821C) \ + << BIT_SHIFT_R_WMAC_VHT_CATEGORY_8821C) +#define BITS_R_WMAC_VHT_CATEGORY_8821C \ + (BIT_MASK_R_WMAC_VHT_CATEGORY_8821C \ + << BIT_SHIFT_R_WMAC_VHT_CATEGORY_8821C) +#define BIT_CLEAR_R_WMAC_VHT_CATEGORY_8821C(x) \ + ((x) & (~BITS_R_WMAC_VHT_CATEGORY_8821C)) +#define BIT_GET_R_WMAC_VHT_CATEGORY_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY_8821C) & \ + BIT_MASK_R_WMAC_VHT_CATEGORY_8821C) +#define BIT_SET_R_WMAC_VHT_CATEGORY_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_VHT_CATEGORY_8821C(x) | \ + BIT_R_WMAC_VHT_CATEGORY_8821C(v)) + +#define BIT_R_WMAC_USE_NSTS_8821C BIT(7) +#define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8821C BIT(6) +#define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8821C BIT(5) +#define BIT_R_WMAC_BFPARAM_SEL_8821C BIT(4) +#define BIT_R_WMAC_CSISEQ_SEL_8821C BIT(3) +#define BIT_R_WMAC_CSI_WITHHTC_EN_8821C BIT(2) +#define BIT_R_WMAC_HT_NDPA_EN_8821C BIT(1) +#define BIT_R_WMAC_VHT_NDPA_EN_8821C BIT(0) + +/* 2 REG_RX_CSI_RPT_INFO_8821C */ + +/* 2 REG_NS_ARP_CTRL_8821C */ +#define BIT_R_WMAC_NSARP_RSPEN_8821C BIT(15) +#define BIT_R_WMAC_NSARP_RARP_8821C BIT(9) +#define BIT_R_WMAC_NSARP_RIPV6_8821C BIT(8) + +#define BIT_SHIFT_R_WMAC_NSARP_MODEN_8821C 6 +#define BIT_MASK_R_WMAC_NSARP_MODEN_8821C 0x3 +#define BIT_R_WMAC_NSARP_MODEN_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_MODEN_8821C) \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8821C) +#define BITS_R_WMAC_NSARP_MODEN_8821C \ + (BIT_MASK_R_WMAC_NSARP_MODEN_8821C \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8821C) +#define BIT_CLEAR_R_WMAC_NSARP_MODEN_8821C(x) \ + ((x) & (~BITS_R_WMAC_NSARP_MODEN_8821C)) +#define BIT_GET_R_WMAC_NSARP_MODEN_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN_8821C) & \ + BIT_MASK_R_WMAC_NSARP_MODEN_8821C) +#define BIT_SET_R_WMAC_NSARP_MODEN_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_MODEN_8821C(x) | \ + BIT_R_WMAC_NSARP_MODEN_8821C(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8821C 4 +#define BIT_MASK_R_WMAC_NSARP_RSPFTP_8821C 0x3 +#define BIT_R_WMAC_NSARP_RSPFTP_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP_8821C) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8821C) +#define BITS_R_WMAC_NSARP_RSPFTP_8821C \ + (BIT_MASK_R_WMAC_NSARP_RSPFTP_8821C \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8821C) +#define BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8821C(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPFTP_8821C)) +#define BIT_GET_R_WMAC_NSARP_RSPFTP_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8821C) & \ + BIT_MASK_R_WMAC_NSARP_RSPFTP_8821C) +#define BIT_SET_R_WMAC_NSARP_RSPFTP_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8821C(x) | \ + BIT_R_WMAC_NSARP_RSPFTP_8821C(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8821C 0 +#define BIT_MASK_R_WMAC_NSARP_RSPSEC_8821C 0xf +#define BIT_R_WMAC_NSARP_RSPSEC_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC_8821C) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8821C) +#define BITS_R_WMAC_NSARP_RSPSEC_8821C \ + (BIT_MASK_R_WMAC_NSARP_RSPSEC_8821C \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8821C) +#define BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8821C(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPSEC_8821C)) +#define BIT_GET_R_WMAC_NSARP_RSPSEC_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8821C) & \ + BIT_MASK_R_WMAC_NSARP_RSPSEC_8821C) +#define BIT_SET_R_WMAC_NSARP_RSPSEC_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8821C(x) | \ + BIT_R_WMAC_NSARP_RSPSEC_8821C(v)) + +/* 2 REG_NS_ARP_INFO_8821C */ +#define BIT_REQ_IS_MCNS_8821C BIT(23) +#define BIT_REQ_IS_UCNS_8821C BIT(22) +#define BIT_REQ_IS_USNS_8821C BIT(21) +#define BIT_REQ_IS_ARP_8821C BIT(20) +#define BIT_EXPRSP_MH_WITHQC_8821C BIT(19) + +#define BIT_SHIFT_EXPRSP_SECTYPE_8821C 16 +#define BIT_MASK_EXPRSP_SECTYPE_8821C 0x7 +#define BIT_EXPRSP_SECTYPE_8821C(x) \ + (((x) & BIT_MASK_EXPRSP_SECTYPE_8821C) \ + << BIT_SHIFT_EXPRSP_SECTYPE_8821C) +#define BITS_EXPRSP_SECTYPE_8821C \ + (BIT_MASK_EXPRSP_SECTYPE_8821C << BIT_SHIFT_EXPRSP_SECTYPE_8821C) +#define BIT_CLEAR_EXPRSP_SECTYPE_8821C(x) ((x) & (~BITS_EXPRSP_SECTYPE_8821C)) +#define BIT_GET_EXPRSP_SECTYPE_8821C(x) \ + (((x) >> BIT_SHIFT_EXPRSP_SECTYPE_8821C) & \ + BIT_MASK_EXPRSP_SECTYPE_8821C) +#define BIT_SET_EXPRSP_SECTYPE_8821C(x, v) \ + (BIT_CLEAR_EXPRSP_SECTYPE_8821C(x) | BIT_EXPRSP_SECTYPE_8821C(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8821C 8 +#define BIT_MASK_EXPRSP_CHKSM_7_TO_0_8821C 0xff +#define BIT_EXPRSP_CHKSM_7_TO_0_8821C(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0_8821C) \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8821C) +#define BITS_EXPRSP_CHKSM_7_TO_0_8821C \ + (BIT_MASK_EXPRSP_CHKSM_7_TO_0_8821C \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8821C) +#define BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8821C(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_7_TO_0_8821C)) +#define BIT_GET_EXPRSP_CHKSM_7_TO_0_8821C(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8821C) & \ + BIT_MASK_EXPRSP_CHKSM_7_TO_0_8821C) +#define BIT_SET_EXPRSP_CHKSM_7_TO_0_8821C(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8821C(x) | \ + BIT_EXPRSP_CHKSM_7_TO_0_8821C(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8821C 0 +#define BIT_MASK_EXPRSP_CHKSM_15_TO_8_8821C 0xff +#define BIT_EXPRSP_CHKSM_15_TO_8_8821C(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8_8821C) \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8821C) +#define BITS_EXPRSP_CHKSM_15_TO_8_8821C \ + (BIT_MASK_EXPRSP_CHKSM_15_TO_8_8821C \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8821C) +#define BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8821C(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_15_TO_8_8821C)) +#define BIT_GET_EXPRSP_CHKSM_15_TO_8_8821C(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8821C) & \ + BIT_MASK_EXPRSP_CHKSM_15_TO_8_8821C) +#define BIT_SET_EXPRSP_CHKSM_15_TO_8_8821C(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8821C(x) | \ + BIT_EXPRSP_CHKSM_15_TO_8_8821C(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_V1_8821C */ + +#define BIT_SHIFT_WMAC_ARPIP_8821C 0 +#define BIT_MASK_WMAC_ARPIP_8821C 0xffffffffL +#define BIT_WMAC_ARPIP_8821C(x) \ + (((x) & BIT_MASK_WMAC_ARPIP_8821C) << BIT_SHIFT_WMAC_ARPIP_8821C) +#define BITS_WMAC_ARPIP_8821C \ + (BIT_MASK_WMAC_ARPIP_8821C << BIT_SHIFT_WMAC_ARPIP_8821C) +#define BIT_CLEAR_WMAC_ARPIP_8821C(x) ((x) & (~BITS_WMAC_ARPIP_8821C)) +#define BIT_GET_WMAC_ARPIP_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_ARPIP_8821C) & BIT_MASK_WMAC_ARPIP_8821C) +#define BIT_SET_WMAC_ARPIP_8821C(x, v) \ + (BIT_CLEAR_WMAC_ARPIP_8821C(x) | BIT_WMAC_ARPIP_8821C(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_8821C */ + +#define BIT_SHIFT_BEAMFORMING_INFO_8821C 0 +#define BIT_MASK_BEAMFORMING_INFO_8821C 0xffffffffL +#define BIT_BEAMFORMING_INFO_8821C(x) \ + (((x) & BIT_MASK_BEAMFORMING_INFO_8821C) \ + << BIT_SHIFT_BEAMFORMING_INFO_8821C) +#define BITS_BEAMFORMING_INFO_8821C \ + (BIT_MASK_BEAMFORMING_INFO_8821C << BIT_SHIFT_BEAMFORMING_INFO_8821C) +#define BIT_CLEAR_BEAMFORMING_INFO_8821C(x) \ + ((x) & (~BITS_BEAMFORMING_INFO_8821C)) +#define BIT_GET_BEAMFORMING_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_BEAMFORMING_INFO_8821C) & \ + BIT_MASK_BEAMFORMING_INFO_8821C) +#define BIT_SET_BEAMFORMING_INFO_8821C(x, v) \ + (BIT_CLEAR_BEAMFORMING_INFO_8821C(x) | BIT_BEAMFORMING_INFO_8821C(v)) + +/* 2 REG_IPV6_8821C */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8821C 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8821C 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_0_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8821C) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8821C) +#define BITS_R_WMAC_IPV6_MYIPAD_0_8821C \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8821C \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8821C) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8821C(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_0_8821C)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_0_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8821C) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8821C) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_0_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8821C(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_0_8821C(v)) + +/* 2 REG_IPV6_1_8821C */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8821C 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8821C 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8821C) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8821C) +#define BITS_R_WMAC_IPV6_MYIPAD_1_8821C \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8821C \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8821C) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8821C(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_1_8821C)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8821C) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8821C) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8821C(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_1_8821C(v)) + +/* 2 REG_IPV6_2_8821C */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8821C 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8821C 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_2_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8821C) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8821C) +#define BITS_R_WMAC_IPV6_MYIPAD_2_8821C \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8821C \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8821C) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8821C(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_2_8821C)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_2_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8821C) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8821C) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_2_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8821C(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_2_8821C(v)) + +/* 2 REG_IPV6_3_8821C */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8821C 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8821C 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_3_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8821C) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8821C) +#define BITS_R_WMAC_IPV6_MYIPAD_3_8821C \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8821C \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8821C) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8821C(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_3_8821C)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_3_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8821C) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8821C) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_3_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8821C(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_3_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG_8821C */ + +#define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8821C 4 +#define BIT_MASK_R_WMAC_CTX_SUBTYPE_8821C 0xf +#define BIT_R_WMAC_CTX_SUBTYPE_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8821C) \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8821C) +#define BITS_R_WMAC_CTX_SUBTYPE_8821C \ + (BIT_MASK_R_WMAC_CTX_SUBTYPE_8821C \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8821C) +#define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8821C(x) \ + ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8821C)) +#define BIT_GET_R_WMAC_CTX_SUBTYPE_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8821C) & \ + BIT_MASK_R_WMAC_CTX_SUBTYPE_8821C) +#define BIT_SET_R_WMAC_CTX_SUBTYPE_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8821C(x) | \ + BIT_R_WMAC_CTX_SUBTYPE_8821C(v)) + +#define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8821C 0 +#define BIT_MASK_R_WMAC_RTX_SUBTYPE_8821C 0xf +#define BIT_R_WMAC_RTX_SUBTYPE_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8821C) \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8821C) +#define BITS_R_WMAC_RTX_SUBTYPE_8821C \ + (BIT_MASK_R_WMAC_RTX_SUBTYPE_8821C \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8821C) +#define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8821C(x) \ + ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8821C)) +#define BIT_GET_R_WMAC_RTX_SUBTYPE_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8821C) & \ + BIT_MASK_R_WMAC_RTX_SUBTYPE_8821C) +#define BIT_SET_R_WMAC_RTX_SUBTYPE_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8821C(x) | \ + BIT_R_WMAC_RTX_SUBTYPE_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_WMAC_SWAES_CFG_8821C */ + +/* 2 REG_BT_COEX_V2_8821C */ +#define BIT_GNT_BT_POLARITY_8821C BIT(12) +#define BIT_GNT_BT_BYPASS_PRIORITY_8821C BIT(8) + +#define BIT_SHIFT_TIMER_8821C 0 +#define BIT_MASK_TIMER_8821C 0xff +#define BIT_TIMER_8821C(x) \ + (((x) & BIT_MASK_TIMER_8821C) << BIT_SHIFT_TIMER_8821C) +#define BITS_TIMER_8821C (BIT_MASK_TIMER_8821C << BIT_SHIFT_TIMER_8821C) +#define BIT_CLEAR_TIMER_8821C(x) ((x) & (~BITS_TIMER_8821C)) +#define BIT_GET_TIMER_8821C(x) \ + (((x) >> BIT_SHIFT_TIMER_8821C) & BIT_MASK_TIMER_8821C) +#define BIT_SET_TIMER_8821C(x, v) \ + (BIT_CLEAR_TIMER_8821C(x) | BIT_TIMER_8821C(v)) + +/* 2 REG_BT_COEX_8821C */ +#define BIT_R_GNT_BT_RFC_SW_8821C BIT(12) +#define BIT_R_GNT_BT_RFC_SW_EN_8821C BIT(11) +#define BIT_R_GNT_BT_BB_SW_8821C BIT(10) +#define BIT_R_GNT_BT_BB_SW_EN_8821C BIT(9) +#define BIT_R_BT_CNT_THREN_8821C BIT(8) + +#define BIT_SHIFT_R_BT_CNT_THR_8821C 0 +#define BIT_MASK_R_BT_CNT_THR_8821C 0xff +#define BIT_R_BT_CNT_THR_8821C(x) \ + (((x) & BIT_MASK_R_BT_CNT_THR_8821C) << BIT_SHIFT_R_BT_CNT_THR_8821C) +#define BITS_R_BT_CNT_THR_8821C \ + (BIT_MASK_R_BT_CNT_THR_8821C << BIT_SHIFT_R_BT_CNT_THR_8821C) +#define BIT_CLEAR_R_BT_CNT_THR_8821C(x) ((x) & (~BITS_R_BT_CNT_THR_8821C)) +#define BIT_GET_R_BT_CNT_THR_8821C(x) \ + (((x) >> BIT_SHIFT_R_BT_CNT_THR_8821C) & BIT_MASK_R_BT_CNT_THR_8821C) +#define BIT_SET_R_BT_CNT_THR_8821C(x, v) \ + (BIT_CLEAR_R_BT_CNT_THR_8821C(x) | BIT_R_BT_CNT_THR_8821C(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_8821C */ + +#define BIT_SHIFT_RXMYRTS_NAV_V1_8821C 8 +#define BIT_MASK_RXMYRTS_NAV_V1_8821C 0xff +#define BIT_RXMYRTS_NAV_V1_8821C(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_V1_8821C) \ + << BIT_SHIFT_RXMYRTS_NAV_V1_8821C) +#define BITS_RXMYRTS_NAV_V1_8821C \ + (BIT_MASK_RXMYRTS_NAV_V1_8821C << BIT_SHIFT_RXMYRTS_NAV_V1_8821C) +#define BIT_CLEAR_RXMYRTS_NAV_V1_8821C(x) ((x) & (~BITS_RXMYRTS_NAV_V1_8821C)) +#define BIT_GET_RXMYRTS_NAV_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1_8821C) & \ + BIT_MASK_RXMYRTS_NAV_V1_8821C) +#define BIT_SET_RXMYRTS_NAV_V1_8821C(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_V1_8821C(x) | BIT_RXMYRTS_NAV_V1_8821C(v)) + +#define BIT_SHIFT_RTSRST_V1_8821C 0 +#define BIT_MASK_RTSRST_V1_8821C 0xff +#define BIT_RTSRST_V1_8821C(x) \ + (((x) & BIT_MASK_RTSRST_V1_8821C) << BIT_SHIFT_RTSRST_V1_8821C) +#define BITS_RTSRST_V1_8821C \ + (BIT_MASK_RTSRST_V1_8821C << BIT_SHIFT_RTSRST_V1_8821C) +#define BIT_CLEAR_RTSRST_V1_8821C(x) ((x) & (~BITS_RTSRST_V1_8821C)) +#define BIT_GET_RTSRST_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RTSRST_V1_8821C) & BIT_MASK_RTSRST_V1_8821C) +#define BIT_SET_RTSRST_V1_8821C(x, v) \ + (BIT_CLEAR_RTSRST_V1_8821C(x) | BIT_RTSRST_V1_8821C(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_1_8821C */ +#define BIT_WLRX_TER_BY_CTL_1_8821C BIT(11) +#define BIT_WLRX_TER_BY_AD_1_8821C BIT(10) +#define BIT_ANT_DIVERSITY_SEL_1_8821C BIT(9) +#define BIT_ANTSEL_FOR_BT_CTRL_EN_1_8821C BIT(8) +#define BIT_WLACT_LOW_GNTWL_EN_1_8821C BIT(2) +#define BIT_WLACT_HIGH_GNTBT_EN_1_8821C BIT(1) +#define BIT_NAV_UPPER_1_V1_8821C BIT(0) + +/* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8821C */ + +#define BIT_SHIFT_BT_STAT_DELAY_8821C 12 +#define BIT_MASK_BT_STAT_DELAY_8821C 0xf +#define BIT_BT_STAT_DELAY_8821C(x) \ + (((x) & BIT_MASK_BT_STAT_DELAY_8821C) << BIT_SHIFT_BT_STAT_DELAY_8821C) +#define BITS_BT_STAT_DELAY_8821C \ + (BIT_MASK_BT_STAT_DELAY_8821C << BIT_SHIFT_BT_STAT_DELAY_8821C) +#define BIT_CLEAR_BT_STAT_DELAY_8821C(x) ((x) & (~BITS_BT_STAT_DELAY_8821C)) +#define BIT_GET_BT_STAT_DELAY_8821C(x) \ + (((x) >> BIT_SHIFT_BT_STAT_DELAY_8821C) & BIT_MASK_BT_STAT_DELAY_8821C) +#define BIT_SET_BT_STAT_DELAY_8821C(x, v) \ + (BIT_CLEAR_BT_STAT_DELAY_8821C(x) | BIT_BT_STAT_DELAY_8821C(v)) + +#define BIT_SHIFT_BT_TRX_INIT_DETECT_8821C 8 +#define BIT_MASK_BT_TRX_INIT_DETECT_8821C 0xf +#define BIT_BT_TRX_INIT_DETECT_8821C(x) \ + (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8821C) \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8821C) +#define BITS_BT_TRX_INIT_DETECT_8821C \ + (BIT_MASK_BT_TRX_INIT_DETECT_8821C \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8821C) +#define BIT_CLEAR_BT_TRX_INIT_DETECT_8821C(x) \ + ((x) & (~BITS_BT_TRX_INIT_DETECT_8821C)) +#define BIT_GET_BT_TRX_INIT_DETECT_8821C(x) \ + (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8821C) & \ + BIT_MASK_BT_TRX_INIT_DETECT_8821C) +#define BIT_SET_BT_TRX_INIT_DETECT_8821C(x, v) \ + (BIT_CLEAR_BT_TRX_INIT_DETECT_8821C(x) | \ + BIT_BT_TRX_INIT_DETECT_8821C(v)) + +#define BIT_SHIFT_BT_PRI_DETECT_TO_8821C 4 +#define BIT_MASK_BT_PRI_DETECT_TO_8821C 0xf +#define BIT_BT_PRI_DETECT_TO_8821C(x) \ + (((x) & BIT_MASK_BT_PRI_DETECT_TO_8821C) \ + << BIT_SHIFT_BT_PRI_DETECT_TO_8821C) +#define BITS_BT_PRI_DETECT_TO_8821C \ + (BIT_MASK_BT_PRI_DETECT_TO_8821C << BIT_SHIFT_BT_PRI_DETECT_TO_8821C) +#define BIT_CLEAR_BT_PRI_DETECT_TO_8821C(x) \ + ((x) & (~BITS_BT_PRI_DETECT_TO_8821C)) +#define BIT_GET_BT_PRI_DETECT_TO_8821C(x) \ + (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8821C) & \ + BIT_MASK_BT_PRI_DETECT_TO_8821C) +#define BIT_SET_BT_PRI_DETECT_TO_8821C(x, v) \ + (BIT_CLEAR_BT_PRI_DETECT_TO_8821C(x) | BIT_BT_PRI_DETECT_TO_8821C(v)) + +#define BIT_R_GRANTALL_WLMASK_8821C BIT(3) +#define BIT_STATIS_BT_EN_8821C BIT(2) +#define BIT_WL_ACT_MASK_ENABLE_8821C BIT(1) +#define BIT_ENHANCED_BT_8821C BIT(0) + +/* 2 REG_BT_ACT_STATISTICS_8821C */ + +#define BIT_SHIFT_STATIS_BT_HI_RX_8821C 16 +#define BIT_MASK_STATIS_BT_HI_RX_8821C 0xffff +#define BIT_STATIS_BT_HI_RX_8821C(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_RX_8821C) \ + << BIT_SHIFT_STATIS_BT_HI_RX_8821C) +#define BITS_STATIS_BT_HI_RX_8821C \ + (BIT_MASK_STATIS_BT_HI_RX_8821C << BIT_SHIFT_STATIS_BT_HI_RX_8821C) +#define BIT_CLEAR_STATIS_BT_HI_RX_8821C(x) ((x) & (~BITS_STATIS_BT_HI_RX_8821C)) +#define BIT_GET_STATIS_BT_HI_RX_8821C(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_RX_8821C) & \ + BIT_MASK_STATIS_BT_HI_RX_8821C) +#define BIT_SET_STATIS_BT_HI_RX_8821C(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_RX_8821C(x) | BIT_STATIS_BT_HI_RX_8821C(v)) + +#define BIT_SHIFT_STATIS_BT_HI_TX_8821C 0 +#define BIT_MASK_STATIS_BT_HI_TX_8821C 0xffff +#define BIT_STATIS_BT_HI_TX_8821C(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_TX_8821C) \ + << BIT_SHIFT_STATIS_BT_HI_TX_8821C) +#define BITS_STATIS_BT_HI_TX_8821C \ + (BIT_MASK_STATIS_BT_HI_TX_8821C << BIT_SHIFT_STATIS_BT_HI_TX_8821C) +#define BIT_CLEAR_STATIS_BT_HI_TX_8821C(x) ((x) & (~BITS_STATIS_BT_HI_TX_8821C)) +#define BIT_GET_STATIS_BT_HI_TX_8821C(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_TX_8821C) & \ + BIT_MASK_STATIS_BT_HI_TX_8821C) +#define BIT_SET_STATIS_BT_HI_TX_8821C(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_TX_8821C(x) | BIT_STATIS_BT_HI_TX_8821C(v)) + +/* 2 REG_BT_ACT_STATISTICS_1_8821C */ + +#define BIT_SHIFT_STATIS_BT_LO_RX_1_8821C 16 +#define BIT_MASK_STATIS_BT_LO_RX_1_8821C 0xffff +#define BIT_STATIS_BT_LO_RX_1_8821C(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_RX_1_8821C) \ + << BIT_SHIFT_STATIS_BT_LO_RX_1_8821C) +#define BITS_STATIS_BT_LO_RX_1_8821C \ + (BIT_MASK_STATIS_BT_LO_RX_1_8821C << BIT_SHIFT_STATIS_BT_LO_RX_1_8821C) +#define BIT_CLEAR_STATIS_BT_LO_RX_1_8821C(x) \ + ((x) & (~BITS_STATIS_BT_LO_RX_1_8821C)) +#define BIT_GET_STATIS_BT_LO_RX_1_8821C(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_1_8821C) & \ + BIT_MASK_STATIS_BT_LO_RX_1_8821C) +#define BIT_SET_STATIS_BT_LO_RX_1_8821C(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_RX_1_8821C(x) | BIT_STATIS_BT_LO_RX_1_8821C(v)) + +#define BIT_SHIFT_STATIS_BT_LO_TX_1_8821C 0 +#define BIT_MASK_STATIS_BT_LO_TX_1_8821C 0xffff +#define BIT_STATIS_BT_LO_TX_1_8821C(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_TX_1_8821C) \ + << BIT_SHIFT_STATIS_BT_LO_TX_1_8821C) +#define BITS_STATIS_BT_LO_TX_1_8821C \ + (BIT_MASK_STATIS_BT_LO_TX_1_8821C << BIT_SHIFT_STATIS_BT_LO_TX_1_8821C) +#define BIT_CLEAR_STATIS_BT_LO_TX_1_8821C(x) \ + ((x) & (~BITS_STATIS_BT_LO_TX_1_8821C)) +#define BIT_GET_STATIS_BT_LO_TX_1_8821C(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_1_8821C) & \ + BIT_MASK_STATIS_BT_LO_TX_1_8821C) +#define BIT_SET_STATIS_BT_LO_TX_1_8821C(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_TX_1_8821C(x) | BIT_STATIS_BT_LO_TX_1_8821C(v)) + +/* 2 REG_BT_STATISTICS_CONTROL_REGISTER_8821C */ + +#define BIT_SHIFT_R_BT_CMD_RPT_8821C 16 +#define BIT_MASK_R_BT_CMD_RPT_8821C 0xffff +#define BIT_R_BT_CMD_RPT_8821C(x) \ + (((x) & BIT_MASK_R_BT_CMD_RPT_8821C) << BIT_SHIFT_R_BT_CMD_RPT_8821C) +#define BITS_R_BT_CMD_RPT_8821C \ + (BIT_MASK_R_BT_CMD_RPT_8821C << BIT_SHIFT_R_BT_CMD_RPT_8821C) +#define BIT_CLEAR_R_BT_CMD_RPT_8821C(x) ((x) & (~BITS_R_BT_CMD_RPT_8821C)) +#define BIT_GET_R_BT_CMD_RPT_8821C(x) \ + (((x) >> BIT_SHIFT_R_BT_CMD_RPT_8821C) & BIT_MASK_R_BT_CMD_RPT_8821C) +#define BIT_SET_R_BT_CMD_RPT_8821C(x, v) \ + (BIT_CLEAR_R_BT_CMD_RPT_8821C(x) | BIT_R_BT_CMD_RPT_8821C(v)) + +#define BIT_SHIFT_R_RPT_FROM_BT_8821C 8 +#define BIT_MASK_R_RPT_FROM_BT_8821C 0xff +#define BIT_R_RPT_FROM_BT_8821C(x) \ + (((x) & BIT_MASK_R_RPT_FROM_BT_8821C) << BIT_SHIFT_R_RPT_FROM_BT_8821C) +#define BITS_R_RPT_FROM_BT_8821C \ + (BIT_MASK_R_RPT_FROM_BT_8821C << BIT_SHIFT_R_RPT_FROM_BT_8821C) +#define BIT_CLEAR_R_RPT_FROM_BT_8821C(x) ((x) & (~BITS_R_RPT_FROM_BT_8821C)) +#define BIT_GET_R_RPT_FROM_BT_8821C(x) \ + (((x) >> BIT_SHIFT_R_RPT_FROM_BT_8821C) & BIT_MASK_R_RPT_FROM_BT_8821C) +#define BIT_SET_R_RPT_FROM_BT_8821C(x, v) \ + (BIT_CLEAR_R_RPT_FROM_BT_8821C(x) | BIT_R_RPT_FROM_BT_8821C(v)) + +#define BIT_SHIFT_BT_HID_ISR_SET_8821C 6 +#define BIT_MASK_BT_HID_ISR_SET_8821C 0x3 +#define BIT_BT_HID_ISR_SET_8821C(x) \ + (((x) & BIT_MASK_BT_HID_ISR_SET_8821C) \ + << BIT_SHIFT_BT_HID_ISR_SET_8821C) +#define BITS_BT_HID_ISR_SET_8821C \ + (BIT_MASK_BT_HID_ISR_SET_8821C << BIT_SHIFT_BT_HID_ISR_SET_8821C) +#define BIT_CLEAR_BT_HID_ISR_SET_8821C(x) ((x) & (~BITS_BT_HID_ISR_SET_8821C)) +#define BIT_GET_BT_HID_ISR_SET_8821C(x) \ + (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8821C) & \ + BIT_MASK_BT_HID_ISR_SET_8821C) +#define BIT_SET_BT_HID_ISR_SET_8821C(x, v) \ + (BIT_CLEAR_BT_HID_ISR_SET_8821C(x) | BIT_BT_HID_ISR_SET_8821C(v)) + +#define BIT_TDMA_BT_START_NOTIFY_8821C BIT(5) +#define BIT_ENABLE_TDMA_FW_MODE_8821C BIT(4) +#define BIT_ENABLE_PTA_TDMA_MODE_8821C BIT(3) +#define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8821C BIT(2) +#define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8821C BIT(1) +#define BIT_RTK_BT_ENABLE_8821C BIT(0) + +/* 2 REG_BT_STATUS_REPORT_REGISTER_8821C */ + +#define BIT_SHIFT_BT_PROFILE_8821C 24 +#define BIT_MASK_BT_PROFILE_8821C 0xff +#define BIT_BT_PROFILE_8821C(x) \ + (((x) & BIT_MASK_BT_PROFILE_8821C) << BIT_SHIFT_BT_PROFILE_8821C) +#define BITS_BT_PROFILE_8821C \ + (BIT_MASK_BT_PROFILE_8821C << BIT_SHIFT_BT_PROFILE_8821C) +#define BIT_CLEAR_BT_PROFILE_8821C(x) ((x) & (~BITS_BT_PROFILE_8821C)) +#define BIT_GET_BT_PROFILE_8821C(x) \ + (((x) >> BIT_SHIFT_BT_PROFILE_8821C) & BIT_MASK_BT_PROFILE_8821C) +#define BIT_SET_BT_PROFILE_8821C(x, v) \ + (BIT_CLEAR_BT_PROFILE_8821C(x) | BIT_BT_PROFILE_8821C(v)) + +#define BIT_SHIFT_BT_POWER_8821C 16 +#define BIT_MASK_BT_POWER_8821C 0xff +#define BIT_BT_POWER_8821C(x) \ + (((x) & BIT_MASK_BT_POWER_8821C) << BIT_SHIFT_BT_POWER_8821C) +#define BITS_BT_POWER_8821C \ + (BIT_MASK_BT_POWER_8821C << BIT_SHIFT_BT_POWER_8821C) +#define BIT_CLEAR_BT_POWER_8821C(x) ((x) & (~BITS_BT_POWER_8821C)) +#define BIT_GET_BT_POWER_8821C(x) \ + (((x) >> BIT_SHIFT_BT_POWER_8821C) & BIT_MASK_BT_POWER_8821C) +#define BIT_SET_BT_POWER_8821C(x, v) \ + (BIT_CLEAR_BT_POWER_8821C(x) | BIT_BT_POWER_8821C(v)) + +#define BIT_SHIFT_BT_PREDECT_STATUS_8821C 8 +#define BIT_MASK_BT_PREDECT_STATUS_8821C 0xff +#define BIT_BT_PREDECT_STATUS_8821C(x) \ + (((x) & BIT_MASK_BT_PREDECT_STATUS_8821C) \ + << BIT_SHIFT_BT_PREDECT_STATUS_8821C) +#define BITS_BT_PREDECT_STATUS_8821C \ + (BIT_MASK_BT_PREDECT_STATUS_8821C << BIT_SHIFT_BT_PREDECT_STATUS_8821C) +#define BIT_CLEAR_BT_PREDECT_STATUS_8821C(x) \ + ((x) & (~BITS_BT_PREDECT_STATUS_8821C)) +#define BIT_GET_BT_PREDECT_STATUS_8821C(x) \ + (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8821C) & \ + BIT_MASK_BT_PREDECT_STATUS_8821C) +#define BIT_SET_BT_PREDECT_STATUS_8821C(x, v) \ + (BIT_CLEAR_BT_PREDECT_STATUS_8821C(x) | BIT_BT_PREDECT_STATUS_8821C(v)) + +#define BIT_SHIFT_BT_CMD_INFO_8821C 0 +#define BIT_MASK_BT_CMD_INFO_8821C 0xff +#define BIT_BT_CMD_INFO_8821C(x) \ + (((x) & BIT_MASK_BT_CMD_INFO_8821C) << BIT_SHIFT_BT_CMD_INFO_8821C) +#define BITS_BT_CMD_INFO_8821C \ + (BIT_MASK_BT_CMD_INFO_8821C << BIT_SHIFT_BT_CMD_INFO_8821C) +#define BIT_CLEAR_BT_CMD_INFO_8821C(x) ((x) & (~BITS_BT_CMD_INFO_8821C)) +#define BIT_GET_BT_CMD_INFO_8821C(x) \ + (((x) >> BIT_SHIFT_BT_CMD_INFO_8821C) & BIT_MASK_BT_CMD_INFO_8821C) +#define BIT_SET_BT_CMD_INFO_8821C(x, v) \ + (BIT_CLEAR_BT_CMD_INFO_8821C(x) | BIT_BT_CMD_INFO_8821C(v)) + +/* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8821C */ +#define BIT_EN_MAC_NULL_PKT_NOTIFY_8821C BIT(31) +#define BIT_EN_WLAN_RPT_AND_BT_QUERY_8821C BIT(30) +#define BIT_EN_BT_STSTUS_RPT_8821C BIT(29) +#define BIT_EN_BT_POWER_8821C BIT(28) +#define BIT_EN_BT_CHANNEL_8821C BIT(27) +#define BIT_EN_BT_SLOT_CHANGE_8821C BIT(26) +#define BIT_EN_BT_PROFILE_OR_HID_8821C BIT(25) +#define BIT_WLAN_RPT_NOTIFY_8821C BIT(24) + +#define BIT_SHIFT_WLAN_RPT_DATA_8821C 16 +#define BIT_MASK_WLAN_RPT_DATA_8821C 0xff +#define BIT_WLAN_RPT_DATA_8821C(x) \ + (((x) & BIT_MASK_WLAN_RPT_DATA_8821C) << BIT_SHIFT_WLAN_RPT_DATA_8821C) +#define BITS_WLAN_RPT_DATA_8821C \ + (BIT_MASK_WLAN_RPT_DATA_8821C << BIT_SHIFT_WLAN_RPT_DATA_8821C) +#define BIT_CLEAR_WLAN_RPT_DATA_8821C(x) ((x) & (~BITS_WLAN_RPT_DATA_8821C)) +#define BIT_GET_WLAN_RPT_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8821C) & BIT_MASK_WLAN_RPT_DATA_8821C) +#define BIT_SET_WLAN_RPT_DATA_8821C(x, v) \ + (BIT_CLEAR_WLAN_RPT_DATA_8821C(x) | BIT_WLAN_RPT_DATA_8821C(v)) + +#define BIT_SHIFT_CMD_ID_8821C 8 +#define BIT_MASK_CMD_ID_8821C 0xff +#define BIT_CMD_ID_8821C(x) \ + (((x) & BIT_MASK_CMD_ID_8821C) << BIT_SHIFT_CMD_ID_8821C) +#define BITS_CMD_ID_8821C (BIT_MASK_CMD_ID_8821C << BIT_SHIFT_CMD_ID_8821C) +#define BIT_CLEAR_CMD_ID_8821C(x) ((x) & (~BITS_CMD_ID_8821C)) +#define BIT_GET_CMD_ID_8821C(x) \ + (((x) >> BIT_SHIFT_CMD_ID_8821C) & BIT_MASK_CMD_ID_8821C) +#define BIT_SET_CMD_ID_8821C(x, v) \ + (BIT_CLEAR_CMD_ID_8821C(x) | BIT_CMD_ID_8821C(v)) + +#define BIT_SHIFT_BT_DATA_8821C 0 +#define BIT_MASK_BT_DATA_8821C 0xff +#define BIT_BT_DATA_8821C(x) \ + (((x) & BIT_MASK_BT_DATA_8821C) << BIT_SHIFT_BT_DATA_8821C) +#define BITS_BT_DATA_8821C (BIT_MASK_BT_DATA_8821C << BIT_SHIFT_BT_DATA_8821C) +#define BIT_CLEAR_BT_DATA_8821C(x) ((x) & (~BITS_BT_DATA_8821C)) +#define BIT_GET_BT_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_BT_DATA_8821C) & BIT_MASK_BT_DATA_8821C) +#define BIT_SET_BT_DATA_8821C(x, v) \ + (BIT_CLEAR_BT_DATA_8821C(x) | BIT_BT_DATA_8821C(v)) + +/* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8821C */ + +#define BIT_SHIFT_WLAN_RPT_TO_8821C 0 +#define BIT_MASK_WLAN_RPT_TO_8821C 0xff +#define BIT_WLAN_RPT_TO_8821C(x) \ + (((x) & BIT_MASK_WLAN_RPT_TO_8821C) << BIT_SHIFT_WLAN_RPT_TO_8821C) +#define BITS_WLAN_RPT_TO_8821C \ + (BIT_MASK_WLAN_RPT_TO_8821C << BIT_SHIFT_WLAN_RPT_TO_8821C) +#define BIT_CLEAR_WLAN_RPT_TO_8821C(x) ((x) & (~BITS_WLAN_RPT_TO_8821C)) +#define BIT_GET_WLAN_RPT_TO_8821C(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_TO_8821C) & BIT_MASK_WLAN_RPT_TO_8821C) +#define BIT_SET_WLAN_RPT_TO_8821C(x, v) \ + (BIT_CLEAR_WLAN_RPT_TO_8821C(x) | BIT_WLAN_RPT_TO_8821C(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8821C */ + +#define BIT_SHIFT_ISOLATION_CHK_0_8821C 1 +#define BIT_MASK_ISOLATION_CHK_0_8821C 0x7fffff +#define BIT_ISOLATION_CHK_0_8821C(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_0_8821C) \ + << BIT_SHIFT_ISOLATION_CHK_0_8821C) +#define BITS_ISOLATION_CHK_0_8821C \ + (BIT_MASK_ISOLATION_CHK_0_8821C << BIT_SHIFT_ISOLATION_CHK_0_8821C) +#define BIT_CLEAR_ISOLATION_CHK_0_8821C(x) ((x) & (~BITS_ISOLATION_CHK_0_8821C)) +#define BIT_GET_ISOLATION_CHK_0_8821C(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_0_8821C) & \ + BIT_MASK_ISOLATION_CHK_0_8821C) +#define BIT_SET_ISOLATION_CHK_0_8821C(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_0_8821C(x) | BIT_ISOLATION_CHK_0_8821C(v)) + +#define BIT_ISOLATION_EN_8821C BIT(0) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8821C */ + +#define BIT_SHIFT_ISOLATION_CHK_1_8821C 0 +#define BIT_MASK_ISOLATION_CHK_1_8821C 0xffffffffL +#define BIT_ISOLATION_CHK_1_8821C(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_1_8821C) \ + << BIT_SHIFT_ISOLATION_CHK_1_8821C) +#define BITS_ISOLATION_CHK_1_8821C \ + (BIT_MASK_ISOLATION_CHK_1_8821C << BIT_SHIFT_ISOLATION_CHK_1_8821C) +#define BIT_CLEAR_ISOLATION_CHK_1_8821C(x) ((x) & (~BITS_ISOLATION_CHK_1_8821C)) +#define BIT_GET_ISOLATION_CHK_1_8821C(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_1_8821C) & \ + BIT_MASK_ISOLATION_CHK_1_8821C) +#define BIT_SET_ISOLATION_CHK_1_8821C(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_1_8821C(x) | BIT_ISOLATION_CHK_1_8821C(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8821C */ + +#define BIT_SHIFT_ISOLATION_CHK_2_8821C 0 +#define BIT_MASK_ISOLATION_CHK_2_8821C 0xffffff +#define BIT_ISOLATION_CHK_2_8821C(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_2_8821C) \ + << BIT_SHIFT_ISOLATION_CHK_2_8821C) +#define BITS_ISOLATION_CHK_2_8821C \ + (BIT_MASK_ISOLATION_CHK_2_8821C << BIT_SHIFT_ISOLATION_CHK_2_8821C) +#define BIT_CLEAR_ISOLATION_CHK_2_8821C(x) ((x) & (~BITS_ISOLATION_CHK_2_8821C)) +#define BIT_GET_ISOLATION_CHK_2_8821C(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_2_8821C) & \ + BIT_MASK_ISOLATION_CHK_2_8821C) +#define BIT_SET_ISOLATION_CHK_2_8821C(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_2_8821C(x) | BIT_ISOLATION_CHK_2_8821C(v)) + +/* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8821C */ +#define BIT_BT_HID_ISR_8821C BIT(7) +#define BIT_BT_QUERY_ISR_8821C BIT(6) +#define BIT_MAC_NULL_PKT_NOTIFY_ISR_8821C BIT(5) +#define BIT_WLAN_RPT_ISR_8821C BIT(4) +#define BIT_BT_POWER_ISR_8821C BIT(3) +#define BIT_BT_CHANNEL_ISR_8821C BIT(2) +#define BIT_BT_SLOT_CHANGE_ISR_8821C BIT(1) +#define BIT_BT_PROFILE_ISR_8821C BIT(0) + +/* 2 REG_BT_TDMA_TIME_REGISTER_8821C */ + +#define BIT_SHIFT_BT_TIME_8821C 6 +#define BIT_MASK_BT_TIME_8821C 0x3ffffff +#define BIT_BT_TIME_8821C(x) \ + (((x) & BIT_MASK_BT_TIME_8821C) << BIT_SHIFT_BT_TIME_8821C) +#define BITS_BT_TIME_8821C (BIT_MASK_BT_TIME_8821C << BIT_SHIFT_BT_TIME_8821C) +#define BIT_CLEAR_BT_TIME_8821C(x) ((x) & (~BITS_BT_TIME_8821C)) +#define BIT_GET_BT_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_BT_TIME_8821C) & BIT_MASK_BT_TIME_8821C) +#define BIT_SET_BT_TIME_8821C(x, v) \ + (BIT_CLEAR_BT_TIME_8821C(x) | BIT_BT_TIME_8821C(v)) + +#define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8821C 0 +#define BIT_MASK_BT_RPT_SAMPLE_RATE_8821C 0x3f +#define BIT_BT_RPT_SAMPLE_RATE_8821C(x) \ + (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8821C) \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8821C) +#define BITS_BT_RPT_SAMPLE_RATE_8821C \ + (BIT_MASK_BT_RPT_SAMPLE_RATE_8821C \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8821C) +#define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8821C(x) \ + ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8821C)) +#define BIT_GET_BT_RPT_SAMPLE_RATE_8821C(x) \ + (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8821C) & \ + BIT_MASK_BT_RPT_SAMPLE_RATE_8821C) +#define BIT_SET_BT_RPT_SAMPLE_RATE_8821C(x, v) \ + (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8821C(x) | \ + BIT_BT_RPT_SAMPLE_RATE_8821C(v)) + +/* 2 REG_BT_ACT_REGISTER_8821C */ + +#define BIT_SHIFT_BT_EISR_EN_8821C 16 +#define BIT_MASK_BT_EISR_EN_8821C 0xff +#define BIT_BT_EISR_EN_8821C(x) \ + (((x) & BIT_MASK_BT_EISR_EN_8821C) << BIT_SHIFT_BT_EISR_EN_8821C) +#define BITS_BT_EISR_EN_8821C \ + (BIT_MASK_BT_EISR_EN_8821C << BIT_SHIFT_BT_EISR_EN_8821C) +#define BIT_CLEAR_BT_EISR_EN_8821C(x) ((x) & (~BITS_BT_EISR_EN_8821C)) +#define BIT_GET_BT_EISR_EN_8821C(x) \ + (((x) >> BIT_SHIFT_BT_EISR_EN_8821C) & BIT_MASK_BT_EISR_EN_8821C) +#define BIT_SET_BT_EISR_EN_8821C(x, v) \ + (BIT_CLEAR_BT_EISR_EN_8821C(x) | BIT_BT_EISR_EN_8821C(v)) + +#define BIT_BT_ACT_FALLING_ISR_8821C BIT(10) +#define BIT_BT_ACT_RISING_ISR_8821C BIT(9) +#define BIT_TDMA_TO_ISR_8821C BIT(8) + +#define BIT_SHIFT_BT_CH_8821C 0 +#define BIT_MASK_BT_CH_8821C 0xff +#define BIT_BT_CH_8821C(x) \ + (((x) & BIT_MASK_BT_CH_8821C) << BIT_SHIFT_BT_CH_8821C) +#define BITS_BT_CH_8821C (BIT_MASK_BT_CH_8821C << BIT_SHIFT_BT_CH_8821C) +#define BIT_CLEAR_BT_CH_8821C(x) ((x) & (~BITS_BT_CH_8821C)) +#define BIT_GET_BT_CH_8821C(x) \ + (((x) >> BIT_SHIFT_BT_CH_8821C) & BIT_MASK_BT_CH_8821C) +#define BIT_SET_BT_CH_8821C(x, v) \ + (BIT_CLEAR_BT_CH_8821C(x) | BIT_BT_CH_8821C(v)) + +/* 2 REG_OBFF_CTRL_BASIC_8821C */ +#define BIT_OBFF_EN_V1_8821C BIT(31) + +#define BIT_SHIFT_OBFF_STATE_V1_8821C 28 +#define BIT_MASK_OBFF_STATE_V1_8821C 0x3 +#define BIT_OBFF_STATE_V1_8821C(x) \ + (((x) & BIT_MASK_OBFF_STATE_V1_8821C) << BIT_SHIFT_OBFF_STATE_V1_8821C) +#define BITS_OBFF_STATE_V1_8821C \ + (BIT_MASK_OBFF_STATE_V1_8821C << BIT_SHIFT_OBFF_STATE_V1_8821C) +#define BIT_CLEAR_OBFF_STATE_V1_8821C(x) ((x) & (~BITS_OBFF_STATE_V1_8821C)) +#define BIT_GET_OBFF_STATE_V1_8821C(x) \ + (((x) >> BIT_SHIFT_OBFF_STATE_V1_8821C) & BIT_MASK_OBFF_STATE_V1_8821C) +#define BIT_SET_OBFF_STATE_V1_8821C(x, v) \ + (BIT_CLEAR_OBFF_STATE_V1_8821C(x) | BIT_OBFF_STATE_V1_8821C(v)) + +#define BIT_OBFF_ACT_RXDMA_EN_8821C BIT(27) +#define BIT_OBFF_BLOCK_INT_EN_8821C BIT(26) +#define BIT_OBFF_AUTOACT_EN_8821C BIT(25) +#define BIT_OBFF_AUTOIDLE_EN_8821C BIT(24) + +#define BIT_SHIFT_WAKE_MAX_PLS_8821C 20 +#define BIT_MASK_WAKE_MAX_PLS_8821C 0x7 +#define BIT_WAKE_MAX_PLS_8821C(x) \ + (((x) & BIT_MASK_WAKE_MAX_PLS_8821C) << BIT_SHIFT_WAKE_MAX_PLS_8821C) +#define BITS_WAKE_MAX_PLS_8821C \ + (BIT_MASK_WAKE_MAX_PLS_8821C << BIT_SHIFT_WAKE_MAX_PLS_8821C) +#define BIT_CLEAR_WAKE_MAX_PLS_8821C(x) ((x) & (~BITS_WAKE_MAX_PLS_8821C)) +#define BIT_GET_WAKE_MAX_PLS_8821C(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_PLS_8821C) & BIT_MASK_WAKE_MAX_PLS_8821C) +#define BIT_SET_WAKE_MAX_PLS_8821C(x, v) \ + (BIT_CLEAR_WAKE_MAX_PLS_8821C(x) | BIT_WAKE_MAX_PLS_8821C(v)) + +#define BIT_SHIFT_WAKE_MIN_PLS_8821C 16 +#define BIT_MASK_WAKE_MIN_PLS_8821C 0x7 +#define BIT_WAKE_MIN_PLS_8821C(x) \ + (((x) & BIT_MASK_WAKE_MIN_PLS_8821C) << BIT_SHIFT_WAKE_MIN_PLS_8821C) +#define BITS_WAKE_MIN_PLS_8821C \ + (BIT_MASK_WAKE_MIN_PLS_8821C << BIT_SHIFT_WAKE_MIN_PLS_8821C) +#define BIT_CLEAR_WAKE_MIN_PLS_8821C(x) ((x) & (~BITS_WAKE_MIN_PLS_8821C)) +#define BIT_GET_WAKE_MIN_PLS_8821C(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_PLS_8821C) & BIT_MASK_WAKE_MIN_PLS_8821C) +#define BIT_SET_WAKE_MIN_PLS_8821C(x, v) \ + (BIT_CLEAR_WAKE_MIN_PLS_8821C(x) | BIT_WAKE_MIN_PLS_8821C(v)) + +#define BIT_SHIFT_WAKE_MAX_F2F_8821C 12 +#define BIT_MASK_WAKE_MAX_F2F_8821C 0x7 +#define BIT_WAKE_MAX_F2F_8821C(x) \ + (((x) & BIT_MASK_WAKE_MAX_F2F_8821C) << BIT_SHIFT_WAKE_MAX_F2F_8821C) +#define BITS_WAKE_MAX_F2F_8821C \ + (BIT_MASK_WAKE_MAX_F2F_8821C << BIT_SHIFT_WAKE_MAX_F2F_8821C) +#define BIT_CLEAR_WAKE_MAX_F2F_8821C(x) ((x) & (~BITS_WAKE_MAX_F2F_8821C)) +#define BIT_GET_WAKE_MAX_F2F_8821C(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_F2F_8821C) & BIT_MASK_WAKE_MAX_F2F_8821C) +#define BIT_SET_WAKE_MAX_F2F_8821C(x, v) \ + (BIT_CLEAR_WAKE_MAX_F2F_8821C(x) | BIT_WAKE_MAX_F2F_8821C(v)) + +#define BIT_SHIFT_WAKE_MIN_F2F_8821C 8 +#define BIT_MASK_WAKE_MIN_F2F_8821C 0x7 +#define BIT_WAKE_MIN_F2F_8821C(x) \ + (((x) & BIT_MASK_WAKE_MIN_F2F_8821C) << BIT_SHIFT_WAKE_MIN_F2F_8821C) +#define BITS_WAKE_MIN_F2F_8821C \ + (BIT_MASK_WAKE_MIN_F2F_8821C << BIT_SHIFT_WAKE_MIN_F2F_8821C) +#define BIT_CLEAR_WAKE_MIN_F2F_8821C(x) ((x) & (~BITS_WAKE_MIN_F2F_8821C)) +#define BIT_GET_WAKE_MIN_F2F_8821C(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_F2F_8821C) & BIT_MASK_WAKE_MIN_F2F_8821C) +#define BIT_SET_WAKE_MIN_F2F_8821C(x, v) \ + (BIT_CLEAR_WAKE_MIN_F2F_8821C(x) | BIT_WAKE_MIN_F2F_8821C(v)) + +#define BIT_APP_CPU_ACT_V1_8821C BIT(3) +#define BIT_APP_OBFF_V1_8821C BIT(2) +#define BIT_APP_IDLE_V1_8821C BIT(1) +#define BIT_APP_INIT_V1_8821C BIT(0) + +/* 2 REG_OBFF_CTRL2_TIMER_8821C */ + +#define BIT_SHIFT_RX_HIGH_TIMER_IDX_8821C 24 +#define BIT_MASK_RX_HIGH_TIMER_IDX_8821C 0x7 +#define BIT_RX_HIGH_TIMER_IDX_8821C(x) \ + (((x) & BIT_MASK_RX_HIGH_TIMER_IDX_8821C) \ + << BIT_SHIFT_RX_HIGH_TIMER_IDX_8821C) +#define BITS_RX_HIGH_TIMER_IDX_8821C \ + (BIT_MASK_RX_HIGH_TIMER_IDX_8821C << BIT_SHIFT_RX_HIGH_TIMER_IDX_8821C) +#define BIT_CLEAR_RX_HIGH_TIMER_IDX_8821C(x) \ + ((x) & (~BITS_RX_HIGH_TIMER_IDX_8821C)) +#define BIT_GET_RX_HIGH_TIMER_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX_8821C) & \ + BIT_MASK_RX_HIGH_TIMER_IDX_8821C) +#define BIT_SET_RX_HIGH_TIMER_IDX_8821C(x, v) \ + (BIT_CLEAR_RX_HIGH_TIMER_IDX_8821C(x) | BIT_RX_HIGH_TIMER_IDX_8821C(v)) + +#define BIT_SHIFT_RX_MED_TIMER_IDX_8821C 16 +#define BIT_MASK_RX_MED_TIMER_IDX_8821C 0x7 +#define BIT_RX_MED_TIMER_IDX_8821C(x) \ + (((x) & BIT_MASK_RX_MED_TIMER_IDX_8821C) \ + << BIT_SHIFT_RX_MED_TIMER_IDX_8821C) +#define BITS_RX_MED_TIMER_IDX_8821C \ + (BIT_MASK_RX_MED_TIMER_IDX_8821C << BIT_SHIFT_RX_MED_TIMER_IDX_8821C) +#define BIT_CLEAR_RX_MED_TIMER_IDX_8821C(x) \ + ((x) & (~BITS_RX_MED_TIMER_IDX_8821C)) +#define BIT_GET_RX_MED_TIMER_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX_8821C) & \ + BIT_MASK_RX_MED_TIMER_IDX_8821C) +#define BIT_SET_RX_MED_TIMER_IDX_8821C(x, v) \ + (BIT_CLEAR_RX_MED_TIMER_IDX_8821C(x) | BIT_RX_MED_TIMER_IDX_8821C(v)) + +#define BIT_SHIFT_RX_LOW_TIMER_IDX_8821C 8 +#define BIT_MASK_RX_LOW_TIMER_IDX_8821C 0x7 +#define BIT_RX_LOW_TIMER_IDX_8821C(x) \ + (((x) & BIT_MASK_RX_LOW_TIMER_IDX_8821C) \ + << BIT_SHIFT_RX_LOW_TIMER_IDX_8821C) +#define BITS_RX_LOW_TIMER_IDX_8821C \ + (BIT_MASK_RX_LOW_TIMER_IDX_8821C << BIT_SHIFT_RX_LOW_TIMER_IDX_8821C) +#define BIT_CLEAR_RX_LOW_TIMER_IDX_8821C(x) \ + ((x) & (~BITS_RX_LOW_TIMER_IDX_8821C)) +#define BIT_GET_RX_LOW_TIMER_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX_8821C) & \ + BIT_MASK_RX_LOW_TIMER_IDX_8821C) +#define BIT_SET_RX_LOW_TIMER_IDX_8821C(x, v) \ + (BIT_CLEAR_RX_LOW_TIMER_IDX_8821C(x) | BIT_RX_LOW_TIMER_IDX_8821C(v)) + +#define BIT_SHIFT_OBFF_INT_TIMER_IDX_8821C 0 +#define BIT_MASK_OBFF_INT_TIMER_IDX_8821C 0x7 +#define BIT_OBFF_INT_TIMER_IDX_8821C(x) \ + (((x) & BIT_MASK_OBFF_INT_TIMER_IDX_8821C) \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8821C) +#define BITS_OBFF_INT_TIMER_IDX_8821C \ + (BIT_MASK_OBFF_INT_TIMER_IDX_8821C \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8821C) +#define BIT_CLEAR_OBFF_INT_TIMER_IDX_8821C(x) \ + ((x) & (~BITS_OBFF_INT_TIMER_IDX_8821C)) +#define BIT_GET_OBFF_INT_TIMER_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX_8821C) & \ + BIT_MASK_OBFF_INT_TIMER_IDX_8821C) +#define BIT_SET_OBFF_INT_TIMER_IDX_8821C(x, v) \ + (BIT_CLEAR_OBFF_INT_TIMER_IDX_8821C(x) | \ + BIT_OBFF_INT_TIMER_IDX_8821C(v)) + +/* 2 REG_LTR_CTRL_BASIC_8821C */ +#define BIT_LTR_EN_V1_8821C BIT(31) +#define BIT_LTR_HW_EN_V1_8821C BIT(30) +#define BIT_LRT_ACT_CTS_EN_8821C BIT(29) +#define BIT_LTR_ACT_RXPKT_EN_8821C BIT(28) +#define BIT_LTR_ACT_RXDMA_EN_8821C BIT(27) +#define BIT_LTR_IDLE_NO_SNOOP_8821C BIT(26) +#define BIT_SPDUP_MGTPKT_8821C BIT(25) +#define BIT_RX_AGG_EN_8821C BIT(24) +#define BIT_APP_LTR_ACT_8821C BIT(23) +#define BIT_APP_LTR_IDLE_8821C BIT(22) + +#define BIT_SHIFT_HIGH_RATE_TRIG_SEL_8821C 20 +#define BIT_MASK_HIGH_RATE_TRIG_SEL_8821C 0x3 +#define BIT_HIGH_RATE_TRIG_SEL_8821C(x) \ + (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL_8821C) \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8821C) +#define BITS_HIGH_RATE_TRIG_SEL_8821C \ + (BIT_MASK_HIGH_RATE_TRIG_SEL_8821C \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8821C) +#define BIT_CLEAR_HIGH_RATE_TRIG_SEL_8821C(x) \ + ((x) & (~BITS_HIGH_RATE_TRIG_SEL_8821C)) +#define BIT_GET_HIGH_RATE_TRIG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL_8821C) & \ + BIT_MASK_HIGH_RATE_TRIG_SEL_8821C) +#define BIT_SET_HIGH_RATE_TRIG_SEL_8821C(x, v) \ + (BIT_CLEAR_HIGH_RATE_TRIG_SEL_8821C(x) | \ + BIT_HIGH_RATE_TRIG_SEL_8821C(v)) + +#define BIT_SHIFT_MED_RATE_TRIG_SEL_8821C 18 +#define BIT_MASK_MED_RATE_TRIG_SEL_8821C 0x3 +#define BIT_MED_RATE_TRIG_SEL_8821C(x) \ + (((x) & BIT_MASK_MED_RATE_TRIG_SEL_8821C) \ + << BIT_SHIFT_MED_RATE_TRIG_SEL_8821C) +#define BITS_MED_RATE_TRIG_SEL_8821C \ + (BIT_MASK_MED_RATE_TRIG_SEL_8821C << BIT_SHIFT_MED_RATE_TRIG_SEL_8821C) +#define BIT_CLEAR_MED_RATE_TRIG_SEL_8821C(x) \ + ((x) & (~BITS_MED_RATE_TRIG_SEL_8821C)) +#define BIT_GET_MED_RATE_TRIG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL_8821C) & \ + BIT_MASK_MED_RATE_TRIG_SEL_8821C) +#define BIT_SET_MED_RATE_TRIG_SEL_8821C(x, v) \ + (BIT_CLEAR_MED_RATE_TRIG_SEL_8821C(x) | BIT_MED_RATE_TRIG_SEL_8821C(v)) + +#define BIT_SHIFT_LOW_RATE_TRIG_SEL_8821C 16 +#define BIT_MASK_LOW_RATE_TRIG_SEL_8821C 0x3 +#define BIT_LOW_RATE_TRIG_SEL_8821C(x) \ + (((x) & BIT_MASK_LOW_RATE_TRIG_SEL_8821C) \ + << BIT_SHIFT_LOW_RATE_TRIG_SEL_8821C) +#define BITS_LOW_RATE_TRIG_SEL_8821C \ + (BIT_MASK_LOW_RATE_TRIG_SEL_8821C << BIT_SHIFT_LOW_RATE_TRIG_SEL_8821C) +#define BIT_CLEAR_LOW_RATE_TRIG_SEL_8821C(x) \ + ((x) & (~BITS_LOW_RATE_TRIG_SEL_8821C)) +#define BIT_GET_LOW_RATE_TRIG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL_8821C) & \ + BIT_MASK_LOW_RATE_TRIG_SEL_8821C) +#define BIT_SET_LOW_RATE_TRIG_SEL_8821C(x, v) \ + (BIT_CLEAR_LOW_RATE_TRIG_SEL_8821C(x) | BIT_LOW_RATE_TRIG_SEL_8821C(v)) + +#define BIT_SHIFT_HIGH_RATE_BD_IDX_8821C 8 +#define BIT_MASK_HIGH_RATE_BD_IDX_8821C 0x7f +#define BIT_HIGH_RATE_BD_IDX_8821C(x) \ + (((x) & BIT_MASK_HIGH_RATE_BD_IDX_8821C) \ + << BIT_SHIFT_HIGH_RATE_BD_IDX_8821C) +#define BITS_HIGH_RATE_BD_IDX_8821C \ + (BIT_MASK_HIGH_RATE_BD_IDX_8821C << BIT_SHIFT_HIGH_RATE_BD_IDX_8821C) +#define BIT_CLEAR_HIGH_RATE_BD_IDX_8821C(x) \ + ((x) & (~BITS_HIGH_RATE_BD_IDX_8821C)) +#define BIT_GET_HIGH_RATE_BD_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX_8821C) & \ + BIT_MASK_HIGH_RATE_BD_IDX_8821C) +#define BIT_SET_HIGH_RATE_BD_IDX_8821C(x, v) \ + (BIT_CLEAR_HIGH_RATE_BD_IDX_8821C(x) | BIT_HIGH_RATE_BD_IDX_8821C(v)) + +#define BIT_SHIFT_LOW_RATE_BD_IDX_8821C 0 +#define BIT_MASK_LOW_RATE_BD_IDX_8821C 0x7f +#define BIT_LOW_RATE_BD_IDX_8821C(x) \ + (((x) & BIT_MASK_LOW_RATE_BD_IDX_8821C) \ + << BIT_SHIFT_LOW_RATE_BD_IDX_8821C) +#define BITS_LOW_RATE_BD_IDX_8821C \ + (BIT_MASK_LOW_RATE_BD_IDX_8821C << BIT_SHIFT_LOW_RATE_BD_IDX_8821C) +#define BIT_CLEAR_LOW_RATE_BD_IDX_8821C(x) ((x) & (~BITS_LOW_RATE_BD_IDX_8821C)) +#define BIT_GET_LOW_RATE_BD_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX_8821C) & \ + BIT_MASK_LOW_RATE_BD_IDX_8821C) +#define BIT_SET_LOW_RATE_BD_IDX_8821C(x, v) \ + (BIT_CLEAR_LOW_RATE_BD_IDX_8821C(x) | BIT_LOW_RATE_BD_IDX_8821C(v)) + +/* 2 REG_LTR_CTRL2_TIMER_THRESHOLD_8821C */ + +#define BIT_SHIFT_RX_EMPTY_TIMER_IDX_8821C 24 +#define BIT_MASK_RX_EMPTY_TIMER_IDX_8821C 0x7 +#define BIT_RX_EMPTY_TIMER_IDX_8821C(x) \ + (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX_8821C) \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8821C) +#define BITS_RX_EMPTY_TIMER_IDX_8821C \ + (BIT_MASK_RX_EMPTY_TIMER_IDX_8821C \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8821C) +#define BIT_CLEAR_RX_EMPTY_TIMER_IDX_8821C(x) \ + ((x) & (~BITS_RX_EMPTY_TIMER_IDX_8821C)) +#define BIT_GET_RX_EMPTY_TIMER_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX_8821C) & \ + BIT_MASK_RX_EMPTY_TIMER_IDX_8821C) +#define BIT_SET_RX_EMPTY_TIMER_IDX_8821C(x, v) \ + (BIT_CLEAR_RX_EMPTY_TIMER_IDX_8821C(x) | \ + BIT_RX_EMPTY_TIMER_IDX_8821C(v)) + +#define BIT_SHIFT_RX_AFULL_TH_IDX_8821C 20 +#define BIT_MASK_RX_AFULL_TH_IDX_8821C 0x7 +#define BIT_RX_AFULL_TH_IDX_8821C(x) \ + (((x) & BIT_MASK_RX_AFULL_TH_IDX_8821C) \ + << BIT_SHIFT_RX_AFULL_TH_IDX_8821C) +#define BITS_RX_AFULL_TH_IDX_8821C \ + (BIT_MASK_RX_AFULL_TH_IDX_8821C << BIT_SHIFT_RX_AFULL_TH_IDX_8821C) +#define BIT_CLEAR_RX_AFULL_TH_IDX_8821C(x) ((x) & (~BITS_RX_AFULL_TH_IDX_8821C)) +#define BIT_GET_RX_AFULL_TH_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX_8821C) & \ + BIT_MASK_RX_AFULL_TH_IDX_8821C) +#define BIT_SET_RX_AFULL_TH_IDX_8821C(x, v) \ + (BIT_CLEAR_RX_AFULL_TH_IDX_8821C(x) | BIT_RX_AFULL_TH_IDX_8821C(v)) + +#define BIT_SHIFT_RX_HIGH_TH_IDX_8821C 16 +#define BIT_MASK_RX_HIGH_TH_IDX_8821C 0x7 +#define BIT_RX_HIGH_TH_IDX_8821C(x) \ + (((x) & BIT_MASK_RX_HIGH_TH_IDX_8821C) \ + << BIT_SHIFT_RX_HIGH_TH_IDX_8821C) +#define BITS_RX_HIGH_TH_IDX_8821C \ + (BIT_MASK_RX_HIGH_TH_IDX_8821C << BIT_SHIFT_RX_HIGH_TH_IDX_8821C) +#define BIT_CLEAR_RX_HIGH_TH_IDX_8821C(x) ((x) & (~BITS_RX_HIGH_TH_IDX_8821C)) +#define BIT_GET_RX_HIGH_TH_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX_8821C) & \ + BIT_MASK_RX_HIGH_TH_IDX_8821C) +#define BIT_SET_RX_HIGH_TH_IDX_8821C(x, v) \ + (BIT_CLEAR_RX_HIGH_TH_IDX_8821C(x) | BIT_RX_HIGH_TH_IDX_8821C(v)) + +#define BIT_SHIFT_RX_MED_TH_IDX_8821C 12 +#define BIT_MASK_RX_MED_TH_IDX_8821C 0x7 +#define BIT_RX_MED_TH_IDX_8821C(x) \ + (((x) & BIT_MASK_RX_MED_TH_IDX_8821C) << BIT_SHIFT_RX_MED_TH_IDX_8821C) +#define BITS_RX_MED_TH_IDX_8821C \ + (BIT_MASK_RX_MED_TH_IDX_8821C << BIT_SHIFT_RX_MED_TH_IDX_8821C) +#define BIT_CLEAR_RX_MED_TH_IDX_8821C(x) ((x) & (~BITS_RX_MED_TH_IDX_8821C)) +#define BIT_GET_RX_MED_TH_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RX_MED_TH_IDX_8821C) & BIT_MASK_RX_MED_TH_IDX_8821C) +#define BIT_SET_RX_MED_TH_IDX_8821C(x, v) \ + (BIT_CLEAR_RX_MED_TH_IDX_8821C(x) | BIT_RX_MED_TH_IDX_8821C(v)) + +#define BIT_SHIFT_RX_LOW_TH_IDX_8821C 8 +#define BIT_MASK_RX_LOW_TH_IDX_8821C 0x7 +#define BIT_RX_LOW_TH_IDX_8821C(x) \ + (((x) & BIT_MASK_RX_LOW_TH_IDX_8821C) << BIT_SHIFT_RX_LOW_TH_IDX_8821C) +#define BITS_RX_LOW_TH_IDX_8821C \ + (BIT_MASK_RX_LOW_TH_IDX_8821C << BIT_SHIFT_RX_LOW_TH_IDX_8821C) +#define BIT_CLEAR_RX_LOW_TH_IDX_8821C(x) ((x) & (~BITS_RX_LOW_TH_IDX_8821C)) +#define BIT_GET_RX_LOW_TH_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TH_IDX_8821C) & BIT_MASK_RX_LOW_TH_IDX_8821C) +#define BIT_SET_RX_LOW_TH_IDX_8821C(x, v) \ + (BIT_CLEAR_RX_LOW_TH_IDX_8821C(x) | BIT_RX_LOW_TH_IDX_8821C(v)) + +#define BIT_SHIFT_LTR_SPACE_IDX_8821C 4 +#define BIT_MASK_LTR_SPACE_IDX_8821C 0x3 +#define BIT_LTR_SPACE_IDX_8821C(x) \ + (((x) & BIT_MASK_LTR_SPACE_IDX_8821C) << BIT_SHIFT_LTR_SPACE_IDX_8821C) +#define BITS_LTR_SPACE_IDX_8821C \ + (BIT_MASK_LTR_SPACE_IDX_8821C << BIT_SHIFT_LTR_SPACE_IDX_8821C) +#define BIT_CLEAR_LTR_SPACE_IDX_8821C(x) ((x) & (~BITS_LTR_SPACE_IDX_8821C)) +#define BIT_GET_LTR_SPACE_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_LTR_SPACE_IDX_8821C) & BIT_MASK_LTR_SPACE_IDX_8821C) +#define BIT_SET_LTR_SPACE_IDX_8821C(x, v) \ + (BIT_CLEAR_LTR_SPACE_IDX_8821C(x) | BIT_LTR_SPACE_IDX_8821C(v)) + +#define BIT_SHIFT_LTR_IDLE_TIMER_IDX_8821C 0 +#define BIT_MASK_LTR_IDLE_TIMER_IDX_8821C 0x7 +#define BIT_LTR_IDLE_TIMER_IDX_8821C(x) \ + (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX_8821C) \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8821C) +#define BITS_LTR_IDLE_TIMER_IDX_8821C \ + (BIT_MASK_LTR_IDLE_TIMER_IDX_8821C \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8821C) +#define BIT_CLEAR_LTR_IDLE_TIMER_IDX_8821C(x) \ + ((x) & (~BITS_LTR_IDLE_TIMER_IDX_8821C)) +#define BIT_GET_LTR_IDLE_TIMER_IDX_8821C(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX_8821C) & \ + BIT_MASK_LTR_IDLE_TIMER_IDX_8821C) +#define BIT_SET_LTR_IDLE_TIMER_IDX_8821C(x, v) \ + (BIT_CLEAR_LTR_IDLE_TIMER_IDX_8821C(x) | \ + BIT_LTR_IDLE_TIMER_IDX_8821C(v)) + +/* 2 REG_LTR_IDLE_LATENCY_V1_8821C */ + +#define BIT_SHIFT_LTR_IDLE_L_8821C 0 +#define BIT_MASK_LTR_IDLE_L_8821C 0xffffffffL +#define BIT_LTR_IDLE_L_8821C(x) \ + (((x) & BIT_MASK_LTR_IDLE_L_8821C) << BIT_SHIFT_LTR_IDLE_L_8821C) +#define BITS_LTR_IDLE_L_8821C \ + (BIT_MASK_LTR_IDLE_L_8821C << BIT_SHIFT_LTR_IDLE_L_8821C) +#define BIT_CLEAR_LTR_IDLE_L_8821C(x) ((x) & (~BITS_LTR_IDLE_L_8821C)) +#define BIT_GET_LTR_IDLE_L_8821C(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_L_8821C) & BIT_MASK_LTR_IDLE_L_8821C) +#define BIT_SET_LTR_IDLE_L_8821C(x, v) \ + (BIT_CLEAR_LTR_IDLE_L_8821C(x) | BIT_LTR_IDLE_L_8821C(v)) + +/* 2 REG_LTR_ACTIVE_LATENCY_V1_8821C */ + +#define BIT_SHIFT_LTR_ACT_L_8821C 0 +#define BIT_MASK_LTR_ACT_L_8821C 0xffffffffL +#define BIT_LTR_ACT_L_8821C(x) \ + (((x) & BIT_MASK_LTR_ACT_L_8821C) << BIT_SHIFT_LTR_ACT_L_8821C) +#define BITS_LTR_ACT_L_8821C \ + (BIT_MASK_LTR_ACT_L_8821C << BIT_SHIFT_LTR_ACT_L_8821C) +#define BIT_CLEAR_LTR_ACT_L_8821C(x) ((x) & (~BITS_LTR_ACT_L_8821C)) +#define BIT_GET_LTR_ACT_L_8821C(x) \ + (((x) >> BIT_SHIFT_LTR_ACT_L_8821C) & BIT_MASK_LTR_ACT_L_8821C) +#define BIT_SET_LTR_ACT_L_8821C(x, v) \ + (BIT_CLEAR_LTR_ACT_L_8821C(x) | BIT_LTR_ACT_L_8821C(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_8821C */ + +#define BIT_SHIFT_TRAIN_STA_ADDR_0_8821C 0 +#define BIT_MASK_TRAIN_STA_ADDR_0_8821C 0xffffffffL +#define BIT_TRAIN_STA_ADDR_0_8821C(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_0_8821C) \ + << BIT_SHIFT_TRAIN_STA_ADDR_0_8821C) +#define BITS_TRAIN_STA_ADDR_0_8821C \ + (BIT_MASK_TRAIN_STA_ADDR_0_8821C << BIT_SHIFT_TRAIN_STA_ADDR_0_8821C) +#define BIT_CLEAR_TRAIN_STA_ADDR_0_8821C(x) \ + ((x) & (~BITS_TRAIN_STA_ADDR_0_8821C)) +#define BIT_GET_TRAIN_STA_ADDR_0_8821C(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_0_8821C) & \ + BIT_MASK_TRAIN_STA_ADDR_0_8821C) +#define BIT_SET_TRAIN_STA_ADDR_0_8821C(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_0_8821C(x) | BIT_TRAIN_STA_ADDR_0_8821C(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_1_8821C */ +#define BIT_APPEND_MACID_IN_RESP_EN_1_8821C BIT(18) +#define BIT_ADDR2_MATCH_EN_1_8821C BIT(17) +#define BIT_ANTTRN_EN_1_8821C BIT(16) + +#define BIT_SHIFT_TRAIN_STA_ADDR_1_8821C 0 +#define BIT_MASK_TRAIN_STA_ADDR_1_8821C 0xffff +#define BIT_TRAIN_STA_ADDR_1_8821C(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_1_8821C) \ + << BIT_SHIFT_TRAIN_STA_ADDR_1_8821C) +#define BITS_TRAIN_STA_ADDR_1_8821C \ + (BIT_MASK_TRAIN_STA_ADDR_1_8821C << BIT_SHIFT_TRAIN_STA_ADDR_1_8821C) +#define BIT_CLEAR_TRAIN_STA_ADDR_1_8821C(x) \ + ((x) & (~BITS_TRAIN_STA_ADDR_1_8821C)) +#define BIT_GET_TRAIN_STA_ADDR_1_8821C(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_1_8821C) & \ + BIT_MASK_TRAIN_STA_ADDR_1_8821C) +#define BIT_SET_TRAIN_STA_ADDR_1_8821C(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_1_8821C(x) | BIT_TRAIN_STA_ADDR_1_8821C(v)) + +/* 2 REG_WMAC_PKTCNT_RWD_8821C */ + +#define BIT_SHIFT_PKTCNT_BSSIDMAP_8821C 4 +#define BIT_MASK_PKTCNT_BSSIDMAP_8821C 0xf +#define BIT_PKTCNT_BSSIDMAP_8821C(x) \ + (((x) & BIT_MASK_PKTCNT_BSSIDMAP_8821C) \ + << BIT_SHIFT_PKTCNT_BSSIDMAP_8821C) +#define BITS_PKTCNT_BSSIDMAP_8821C \ + (BIT_MASK_PKTCNT_BSSIDMAP_8821C << BIT_SHIFT_PKTCNT_BSSIDMAP_8821C) +#define BIT_CLEAR_PKTCNT_BSSIDMAP_8821C(x) ((x) & (~BITS_PKTCNT_BSSIDMAP_8821C)) +#define BIT_GET_PKTCNT_BSSIDMAP_8821C(x) \ + (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP_8821C) & \ + BIT_MASK_PKTCNT_BSSIDMAP_8821C) +#define BIT_SET_PKTCNT_BSSIDMAP_8821C(x, v) \ + (BIT_CLEAR_PKTCNT_BSSIDMAP_8821C(x) | BIT_PKTCNT_BSSIDMAP_8821C(v)) + +#define BIT_PKTCNT_CNTRST_8821C BIT(1) +#define BIT_PKTCNT_CNTEN_8821C BIT(0) + +/* 2 REG_WMAC_PKTCNT_CTRL_8821C */ +#define BIT_WMAC_PKTCNT_TRST_8821C BIT(9) +#define BIT_WMAC_PKTCNT_FEN_8821C BIT(8) + +#define BIT_SHIFT_WMAC_PKTCNT_CFGAD_8821C 0 +#define BIT_MASK_WMAC_PKTCNT_CFGAD_8821C 0xff +#define BIT_WMAC_PKTCNT_CFGAD_8821C(x) \ + (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD_8821C) \ + << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8821C) +#define BITS_WMAC_PKTCNT_CFGAD_8821C \ + (BIT_MASK_WMAC_PKTCNT_CFGAD_8821C << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8821C) +#define BIT_CLEAR_WMAC_PKTCNT_CFGAD_8821C(x) \ + ((x) & (~BITS_WMAC_PKTCNT_CFGAD_8821C)) +#define BIT_GET_WMAC_PKTCNT_CFGAD_8821C(x) \ + (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD_8821C) & \ + BIT_MASK_WMAC_PKTCNT_CFGAD_8821C) +#define BIT_SET_WMAC_PKTCNT_CFGAD_8821C(x, v) \ + (BIT_CLEAR_WMAC_PKTCNT_CFGAD_8821C(x) | BIT_WMAC_PKTCNT_CFGAD_8821C(v)) + +/* 2 REG_IQ_DUMP_8821C */ + +#define BIT_SHIFT_DUMP_OK_ADDR_8821C 16 +#define BIT_MASK_DUMP_OK_ADDR_8821C 0xffff +#define BIT_DUMP_OK_ADDR_8821C(x) \ + (((x) & BIT_MASK_DUMP_OK_ADDR_8821C) << BIT_SHIFT_DUMP_OK_ADDR_8821C) +#define BITS_DUMP_OK_ADDR_8821C \ + (BIT_MASK_DUMP_OK_ADDR_8821C << BIT_SHIFT_DUMP_OK_ADDR_8821C) +#define BIT_CLEAR_DUMP_OK_ADDR_8821C(x) ((x) & (~BITS_DUMP_OK_ADDR_8821C)) +#define BIT_GET_DUMP_OK_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_DUMP_OK_ADDR_8821C) & BIT_MASK_DUMP_OK_ADDR_8821C) +#define BIT_SET_DUMP_OK_ADDR_8821C(x, v) \ + (BIT_CLEAR_DUMP_OK_ADDR_8821C(x) | BIT_DUMP_OK_ADDR_8821C(v)) + +#define BIT_SHIFT_R_TRIG_TIME_SEL_8821C 8 +#define BIT_MASK_R_TRIG_TIME_SEL_8821C 0x7f +#define BIT_R_TRIG_TIME_SEL_8821C(x) \ + (((x) & BIT_MASK_R_TRIG_TIME_SEL_8821C) \ + << BIT_SHIFT_R_TRIG_TIME_SEL_8821C) +#define BITS_R_TRIG_TIME_SEL_8821C \ + (BIT_MASK_R_TRIG_TIME_SEL_8821C << BIT_SHIFT_R_TRIG_TIME_SEL_8821C) +#define BIT_CLEAR_R_TRIG_TIME_SEL_8821C(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8821C)) +#define BIT_GET_R_TRIG_TIME_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8821C) & \ + BIT_MASK_R_TRIG_TIME_SEL_8821C) +#define BIT_SET_R_TRIG_TIME_SEL_8821C(x, v) \ + (BIT_CLEAR_R_TRIG_TIME_SEL_8821C(x) | BIT_R_TRIG_TIME_SEL_8821C(v)) + +#define BIT_SHIFT_R_MAC_TRIG_SEL_8821C 6 +#define BIT_MASK_R_MAC_TRIG_SEL_8821C 0x3 +#define BIT_R_MAC_TRIG_SEL_8821C(x) \ + (((x) & BIT_MASK_R_MAC_TRIG_SEL_8821C) \ + << BIT_SHIFT_R_MAC_TRIG_SEL_8821C) +#define BITS_R_MAC_TRIG_SEL_8821C \ + (BIT_MASK_R_MAC_TRIG_SEL_8821C << BIT_SHIFT_R_MAC_TRIG_SEL_8821C) +#define BIT_CLEAR_R_MAC_TRIG_SEL_8821C(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8821C)) +#define BIT_GET_R_MAC_TRIG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8821C) & \ + BIT_MASK_R_MAC_TRIG_SEL_8821C) +#define BIT_SET_R_MAC_TRIG_SEL_8821C(x, v) \ + (BIT_CLEAR_R_MAC_TRIG_SEL_8821C(x) | BIT_R_MAC_TRIG_SEL_8821C(v)) + +#define BIT_MAC_TRIG_REG_8821C BIT(5) + +#define BIT_SHIFT_R_LEVEL_PULSE_SEL_8821C 3 +#define BIT_MASK_R_LEVEL_PULSE_SEL_8821C 0x3 +#define BIT_R_LEVEL_PULSE_SEL_8821C(x) \ + (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8821C) \ + << BIT_SHIFT_R_LEVEL_PULSE_SEL_8821C) +#define BITS_R_LEVEL_PULSE_SEL_8821C \ + (BIT_MASK_R_LEVEL_PULSE_SEL_8821C << BIT_SHIFT_R_LEVEL_PULSE_SEL_8821C) +#define BIT_CLEAR_R_LEVEL_PULSE_SEL_8821C(x) \ + ((x) & (~BITS_R_LEVEL_PULSE_SEL_8821C)) +#define BIT_GET_R_LEVEL_PULSE_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8821C) & \ + BIT_MASK_R_LEVEL_PULSE_SEL_8821C) +#define BIT_SET_R_LEVEL_PULSE_SEL_8821C(x, v) \ + (BIT_CLEAR_R_LEVEL_PULSE_SEL_8821C(x) | BIT_R_LEVEL_PULSE_SEL_8821C(v)) + +#define BIT_EN_LA_MAC_8821C BIT(2) +#define BIT_R_EN_IQDUMP_8821C BIT(1) +#define BIT_R_IQDATA_DUMP_8821C BIT(0) + +/* 2 REG_IQ_DUMP_1_8821C */ + +#define BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8821C 0 +#define BIT_MASK_R_WMAC_MASK_LA_MAC_1_8821C 0xffffffffL +#define BIT_R_WMAC_MASK_LA_MAC_1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_1_8821C) \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8821C) +#define BITS_R_WMAC_MASK_LA_MAC_1_8821C \ + (BIT_MASK_R_WMAC_MASK_LA_MAC_1_8821C \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8821C) +#define BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8821C(x) \ + ((x) & (~BITS_R_WMAC_MASK_LA_MAC_1_8821C)) +#define BIT_GET_R_WMAC_MASK_LA_MAC_1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8821C) & \ + BIT_MASK_R_WMAC_MASK_LA_MAC_1_8821C) +#define BIT_SET_R_WMAC_MASK_LA_MAC_1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8821C(x) | \ + BIT_R_WMAC_MASK_LA_MAC_1_8821C(v)) + +/* 2 REG_IQ_DUMP_2_8821C */ + +#define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8821C 0 +#define BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8821C 0xffffffffL +#define BIT_R_WMAC_MATCH_REF_MAC_2_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8821C) \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8821C) +#define BITS_R_WMAC_MATCH_REF_MAC_2_8821C \ + (BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8821C \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8821C) +#define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8821C(x) \ + ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_2_8821C)) +#define BIT_GET_R_WMAC_MATCH_REF_MAC_2_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8821C) & \ + BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8821C) +#define BIT_SET_R_WMAC_MATCH_REF_MAC_2_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8821C(x) | \ + BIT_R_WMAC_MATCH_REF_MAC_2_8821C(v)) + +/* 2 REG_WMAC_FTM_CTL_8821C */ +#define BIT_RXFTM_TXACK_SC_8821C BIT(6) +#define BIT_RXFTM_TXACK_BW_8821C BIT(5) +#define BIT_RXFTM_EN_8821C BIT(3) +#define BIT_RXFTMREQ_BYDRV_8821C BIT(2) +#define BIT_RXFTMREQ_EN_8821C BIT(1) +#define BIT_FTM_EN_8821C BIT(0) + +/* 2 REG_WMAC_IQ_MDPK_FUNC_8821C */ + +/* 2 REG_WMAC_OPTION_FUNCTION_8821C */ + +#define BIT_SHIFT_R_OFDM_LEN_8821C 26 +#define BIT_MASK_R_OFDM_LEN_8821C 0x3f +#define BIT_R_OFDM_LEN_8821C(x) \ + (((x) & BIT_MASK_R_OFDM_LEN_8821C) << BIT_SHIFT_R_OFDM_LEN_8821C) +#define BITS_R_OFDM_LEN_8821C \ + (BIT_MASK_R_OFDM_LEN_8821C << BIT_SHIFT_R_OFDM_LEN_8821C) +#define BIT_CLEAR_R_OFDM_LEN_8821C(x) ((x) & (~BITS_R_OFDM_LEN_8821C)) +#define BIT_GET_R_OFDM_LEN_8821C(x) \ + (((x) >> BIT_SHIFT_R_OFDM_LEN_8821C) & BIT_MASK_R_OFDM_LEN_8821C) +#define BIT_SET_R_OFDM_LEN_8821C(x, v) \ + (BIT_CLEAR_R_OFDM_LEN_8821C(x) | BIT_R_OFDM_LEN_8821C(v)) + +#define BIT_SHIFT_R_CCK_LEN_8821C 0 +#define BIT_MASK_R_CCK_LEN_8821C 0xffff +#define BIT_R_CCK_LEN_8821C(x) \ + (((x) & BIT_MASK_R_CCK_LEN_8821C) << BIT_SHIFT_R_CCK_LEN_8821C) +#define BITS_R_CCK_LEN_8821C \ + (BIT_MASK_R_CCK_LEN_8821C << BIT_SHIFT_R_CCK_LEN_8821C) +#define BIT_CLEAR_R_CCK_LEN_8821C(x) ((x) & (~BITS_R_CCK_LEN_8821C)) +#define BIT_GET_R_CCK_LEN_8821C(x) \ + (((x) >> BIT_SHIFT_R_CCK_LEN_8821C) & BIT_MASK_R_CCK_LEN_8821C) +#define BIT_SET_R_CCK_LEN_8821C(x, v) \ + (BIT_CLEAR_R_CCK_LEN_8821C(x) | BIT_R_CCK_LEN_8821C(v)) + +/* 2 REG_WMAC_OPTION_FUNCTION_1_8821C */ + +#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8821C 24 +#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8821C 0xff +#define BIT_R_WMAC_RXFIFO_FULL_TH_1_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8821C) \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8821C) +#define BITS_R_WMAC_RXFIFO_FULL_TH_1_8821C \ + (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8821C \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8821C) +#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8821C(x) \ + ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_1_8821C)) +#define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8821C) & \ + BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8821C) +#define BIT_SET_R_WMAC_RXFIFO_FULL_TH_1_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8821C(x) | \ + BIT_R_WMAC_RXFIFO_FULL_TH_1_8821C(v)) + +#define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1_8821C BIT(23) +#define BIT_R_WMAC_RXRST_DLY_1_8821C BIT(22) +#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1_8821C BIT(21) +#define BIT_R_WMAC_SRCH_TXRPT_UA1_1_8821C BIT(20) +#define BIT_R_WMAC_SRCH_TXRPT_TYPE_1_8821C BIT(19) +#define BIT_R_WMAC_NDP_RST_1_8821C BIT(18) +#define BIT_R_WMAC_POWINT_EN_1_8821C BIT(17) +#define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1_8821C BIT(16) +#define BIT_R_WMAC_SRCH_TXRPT_MID_1_8821C BIT(15) +#define BIT_R_WMAC_PFIN_TOEN_1_8821C BIT(14) +#define BIT_R_WMAC_FIL_SECERR_1_8821C BIT(13) +#define BIT_R_WMAC_FIL_CTLPKTLEN_1_8821C BIT(12) +#define BIT_R_WMAC_FIL_FCTYPE_1_8821C BIT(11) +#define BIT_R_WMAC_FIL_FCPROVER_1_8821C BIT(10) +#define BIT_R_WMAC_PHYSTS_SNIF_1_8821C BIT(9) +#define BIT_R_WMAC_PHYSTS_PLCP_1_8821C BIT(8) +#define BIT_R_MAC_TCR_VBONF_RD_1_8821C BIT(7) +#define BIT_R_WMAC_TCR_MPAR_NDP_1_8821C BIT(6) +#define BIT_R_WMAC_NDP_FILTER_1_8821C BIT(5) +#define BIT_R_WMAC_RXLEN_SEL_1_8821C BIT(4) +#define BIT_R_WMAC_RXLEN_SEL1_1_8821C BIT(3) +#define BIT_R_OFDM_FILTER_1_8821C BIT(2) +#define BIT_R_WMAC_CHK_OFDM_LEN_1_8821C BIT(1) +#define BIT_R_WMAC_CHK_CCK_LEN_1_8821C BIT(0) + +/* 2 REG_WMAC_OPTION_FUNCTION_2_8821C */ + +#define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8821C 0 +#define BIT_MASK_R_WMAC_RX_FIL_LEN_2_8821C 0xffff +#define BIT_R_WMAC_RX_FIL_LEN_2_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2_8821C) \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8821C) +#define BITS_R_WMAC_RX_FIL_LEN_2_8821C \ + (BIT_MASK_R_WMAC_RX_FIL_LEN_2_8821C \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8821C) +#define BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8821C(x) \ + ((x) & (~BITS_R_WMAC_RX_FIL_LEN_2_8821C)) +#define BIT_GET_R_WMAC_RX_FIL_LEN_2_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8821C) & \ + BIT_MASK_R_WMAC_RX_FIL_LEN_2_8821C) +#define BIT_SET_R_WMAC_RX_FIL_LEN_2_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8821C(x) | \ + BIT_R_WMAC_RX_FIL_LEN_2_8821C(v)) + +/* 2 REG_RX_FILTER_FUNCTION_8821C */ +#define BIT_R_WMAC_MHRDDY_LATCH_8821C BIT(14) +#define BIT_R_WMAC_MHRDDY_CLR_8821C BIT(13) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8821C BIT(12) +#define BIT_WMAC_DIS_VHT_PLCP_CHK_MU_8821C BIT(11) +#define BIT_R_CHK_DELIMIT_LEN_8821C BIT(10) +#define BIT_R_REAPTER_ADDR_MATCH_8821C BIT(9) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8821C BIT(8) +#define BIT_R_LATCH_MACHRDY_8821C BIT(7) +#define BIT_R_WMAC_RXFIL_REND_8821C BIT(6) +#define BIT_R_WMAC_MPDURDY_CLR_8821C BIT(5) +#define BIT_R_WMAC_CLRRXSEC_8821C BIT(4) +#define BIT_R_WMAC_RXFIL_RDEL_8821C BIT(3) +#define BIT_R_WMAC_RXFIL_FCSE_8821C BIT(2) +#define BIT_R_WMAC_RXFIL_MESH_DEL_8821C BIT(1) +#define BIT_R_WMAC_RXFIL_MASKM_8821C BIT(0) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NDP_SIG_8821C */ + +#define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8821C 0 +#define BIT_MASK_R_WMAC_TXNDP_SIGB_8821C 0x1fffff +#define BIT_R_WMAC_TXNDP_SIGB_8821C(x) \ + (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8821C) \ + << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8821C) +#define BITS_R_WMAC_TXNDP_SIGB_8821C \ + (BIT_MASK_R_WMAC_TXNDP_SIGB_8821C << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8821C) +#define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8821C(x) \ + ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8821C)) +#define BIT_GET_R_WMAC_TXNDP_SIGB_8821C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8821C) & \ + BIT_MASK_R_WMAC_TXNDP_SIGB_8821C) +#define BIT_SET_R_WMAC_TXNDP_SIGB_8821C(x, v) \ + (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8821C(x) | BIT_R_WMAC_TXNDP_SIGB_8821C(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_8821C */ + +#define BIT_SHIFT_R_MAC_DBG_SHIFT_8821C 8 +#define BIT_MASK_R_MAC_DBG_SHIFT_8821C 0x7 +#define BIT_R_MAC_DBG_SHIFT_8821C(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SHIFT_8821C) \ + << BIT_SHIFT_R_MAC_DBG_SHIFT_8821C) +#define BITS_R_MAC_DBG_SHIFT_8821C \ + (BIT_MASK_R_MAC_DBG_SHIFT_8821C << BIT_SHIFT_R_MAC_DBG_SHIFT_8821C) +#define BIT_CLEAR_R_MAC_DBG_SHIFT_8821C(x) ((x) & (~BITS_R_MAC_DBG_SHIFT_8821C)) +#define BIT_GET_R_MAC_DBG_SHIFT_8821C(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT_8821C) & \ + BIT_MASK_R_MAC_DBG_SHIFT_8821C) +#define BIT_SET_R_MAC_DBG_SHIFT_8821C(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SHIFT_8821C(x) | BIT_R_MAC_DBG_SHIFT_8821C(v)) + +#define BIT_SHIFT_R_MAC_DBG_SEL_8821C 0 +#define BIT_MASK_R_MAC_DBG_SEL_8821C 0x3 +#define BIT_R_MAC_DBG_SEL_8821C(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SEL_8821C) << BIT_SHIFT_R_MAC_DBG_SEL_8821C) +#define BITS_R_MAC_DBG_SEL_8821C \ + (BIT_MASK_R_MAC_DBG_SEL_8821C << BIT_SHIFT_R_MAC_DBG_SEL_8821C) +#define BIT_CLEAR_R_MAC_DBG_SEL_8821C(x) ((x) & (~BITS_R_MAC_DBG_SEL_8821C)) +#define BIT_GET_R_MAC_DBG_SEL_8821C(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SEL_8821C) & BIT_MASK_R_MAC_DBG_SEL_8821C) +#define BIT_SET_R_MAC_DBG_SEL_8821C(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SEL_8821C(x) | BIT_R_MAC_DBG_SEL_8821C(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_1_8821C */ + +#define BIT_SHIFT_R_MAC_DEBUG_1_8821C 0 +#define BIT_MASK_R_MAC_DEBUG_1_8821C 0xffffffffL +#define BIT_R_MAC_DEBUG_1_8821C(x) \ + (((x) & BIT_MASK_R_MAC_DEBUG_1_8821C) << BIT_SHIFT_R_MAC_DEBUG_1_8821C) +#define BITS_R_MAC_DEBUG_1_8821C \ + (BIT_MASK_R_MAC_DEBUG_1_8821C << BIT_SHIFT_R_MAC_DEBUG_1_8821C) +#define BIT_CLEAR_R_MAC_DEBUG_1_8821C(x) ((x) & (~BITS_R_MAC_DEBUG_1_8821C)) +#define BIT_GET_R_MAC_DEBUG_1_8821C(x) \ + (((x) >> BIT_SHIFT_R_MAC_DEBUG_1_8821C) & BIT_MASK_R_MAC_DEBUG_1_8821C) +#define BIT_SET_R_MAC_DEBUG_1_8821C(x, v) \ + (BIT_CLEAR_R_MAC_DEBUG_1_8821C(x) | BIT_R_MAC_DEBUG_1_8821C(v)) + +/* 2 REG_WSEC_OPTION_8821C */ +#define BIT_RXDEC_BM_MGNT_8821C BIT(22) +#define BIT_TXENC_BM_MGNT_8821C BIT(21) +#define BIT_RXDEC_UNI_MGNT_8821C BIT(20) +#define BIT_TXENC_UNI_MGNT_8821C BIT(19) + +/* 2 REG_RTS_ADDRESS_0_8821C */ + +/* 2 REG_RTS_ADDRESS_0_1_8821C */ + +/* 2 REG_RTS_ADDRESS_1_8821C */ + +/* 2 REG_RTS_ADDRESS_1_1_8821C */ + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8821C */ +#define BIT_LTECOEX_ACCESS_START_V1_8821C BIT(31) +#define BIT_LTECOEX_WRITE_MODE_V1_8821C BIT(30) +#define BIT_LTECOEX_READY_BIT_V1_8821C BIT(29) + +#define BIT_SHIFT_WRITE_BYTE_EN_V1_8821C 16 +#define BIT_MASK_WRITE_BYTE_EN_V1_8821C 0xf +#define BIT_WRITE_BYTE_EN_V1_8821C(x) \ + (((x) & BIT_MASK_WRITE_BYTE_EN_V1_8821C) \ + << BIT_SHIFT_WRITE_BYTE_EN_V1_8821C) +#define BITS_WRITE_BYTE_EN_V1_8821C \ + (BIT_MASK_WRITE_BYTE_EN_V1_8821C << BIT_SHIFT_WRITE_BYTE_EN_V1_8821C) +#define BIT_CLEAR_WRITE_BYTE_EN_V1_8821C(x) \ + ((x) & (~BITS_WRITE_BYTE_EN_V1_8821C)) +#define BIT_GET_WRITE_BYTE_EN_V1_8821C(x) \ + (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1_8821C) & \ + BIT_MASK_WRITE_BYTE_EN_V1_8821C) +#define BIT_SET_WRITE_BYTE_EN_V1_8821C(x, v) \ + (BIT_CLEAR_WRITE_BYTE_EN_V1_8821C(x) | BIT_WRITE_BYTE_EN_V1_8821C(v)) + +#define BIT_SHIFT_LTECOEX_REG_ADDR_V1_8821C 0 +#define BIT_MASK_LTECOEX_REG_ADDR_V1_8821C 0xffff +#define BIT_LTECOEX_REG_ADDR_V1_8821C(x) \ + (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1_8821C) \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8821C) +#define BITS_LTECOEX_REG_ADDR_V1_8821C \ + (BIT_MASK_LTECOEX_REG_ADDR_V1_8821C \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8821C) +#define BIT_CLEAR_LTECOEX_REG_ADDR_V1_8821C(x) \ + ((x) & (~BITS_LTECOEX_REG_ADDR_V1_8821C)) +#define BIT_GET_LTECOEX_REG_ADDR_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1_8821C) & \ + BIT_MASK_LTECOEX_REG_ADDR_V1_8821C) +#define BIT_SET_LTECOEX_REG_ADDR_V1_8821C(x, v) \ + (BIT_CLEAR_LTECOEX_REG_ADDR_V1_8821C(x) | \ + BIT_LTECOEX_REG_ADDR_V1_8821C(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8821C */ + +#define BIT_SHIFT_LTECOEX_W_DATA_V1_8821C 0 +#define BIT_MASK_LTECOEX_W_DATA_V1_8821C 0xffffffffL +#define BIT_LTECOEX_W_DATA_V1_8821C(x) \ + (((x) & BIT_MASK_LTECOEX_W_DATA_V1_8821C) \ + << BIT_SHIFT_LTECOEX_W_DATA_V1_8821C) +#define BITS_LTECOEX_W_DATA_V1_8821C \ + (BIT_MASK_LTECOEX_W_DATA_V1_8821C << BIT_SHIFT_LTECOEX_W_DATA_V1_8821C) +#define BIT_CLEAR_LTECOEX_W_DATA_V1_8821C(x) \ + ((x) & (~BITS_LTECOEX_W_DATA_V1_8821C)) +#define BIT_GET_LTECOEX_W_DATA_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1_8821C) & \ + BIT_MASK_LTECOEX_W_DATA_V1_8821C) +#define BIT_SET_LTECOEX_W_DATA_V1_8821C(x, v) \ + (BIT_CLEAR_LTECOEX_W_DATA_V1_8821C(x) | BIT_LTECOEX_W_DATA_V1_8821C(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8821C */ + +#define BIT_SHIFT_LTECOEX_R_DATA_V1_8821C 0 +#define BIT_MASK_LTECOEX_R_DATA_V1_8821C 0xffffffffL +#define BIT_LTECOEX_R_DATA_V1_8821C(x) \ + (((x) & BIT_MASK_LTECOEX_R_DATA_V1_8821C) \ + << BIT_SHIFT_LTECOEX_R_DATA_V1_8821C) +#define BITS_LTECOEX_R_DATA_V1_8821C \ + (BIT_MASK_LTECOEX_R_DATA_V1_8821C << BIT_SHIFT_LTECOEX_R_DATA_V1_8821C) +#define BIT_CLEAR_LTECOEX_R_DATA_V1_8821C(x) \ + ((x) & (~BITS_LTECOEX_R_DATA_V1_8821C)) +#define BIT_GET_LTECOEX_R_DATA_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1_8821C) & \ + BIT_MASK_LTECOEX_R_DATA_V1_8821C) +#define BIT_SET_LTECOEX_R_DATA_V1_8821C(x, v) \ + (BIT_CLEAR_LTECOEX_R_DATA_V1_8821C(x) | BIT_LTECOEX_R_DATA_V1_8821C(v)) + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_NOT_VALID_8821C */ + +/* 2 REG_SDIO_TX_CTRL_8821C */ + +#define BIT_SHIFT_SDIO_INT_TIMEOUT_8821C 16 +#define BIT_MASK_SDIO_INT_TIMEOUT_8821C 0xffff +#define BIT_SDIO_INT_TIMEOUT_8821C(x) \ + (((x) & BIT_MASK_SDIO_INT_TIMEOUT_8821C) \ + << BIT_SHIFT_SDIO_INT_TIMEOUT_8821C) +#define BITS_SDIO_INT_TIMEOUT_8821C \ + (BIT_MASK_SDIO_INT_TIMEOUT_8821C << BIT_SHIFT_SDIO_INT_TIMEOUT_8821C) +#define BIT_CLEAR_SDIO_INT_TIMEOUT_8821C(x) \ + ((x) & (~BITS_SDIO_INT_TIMEOUT_8821C)) +#define BIT_GET_SDIO_INT_TIMEOUT_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT_8821C) & \ + BIT_MASK_SDIO_INT_TIMEOUT_8821C) +#define BIT_SET_SDIO_INT_TIMEOUT_8821C(x, v) \ + (BIT_CLEAR_SDIO_INT_TIMEOUT_8821C(x) | BIT_SDIO_INT_TIMEOUT_8821C(v)) + +#define BIT_IO_ERR_STATUS_8821C BIT(15) +#define BIT_REPLY_ERRCRC_IN_DATA_8821C BIT(9) +#define BIT_EN_CMD53_OVERLAP_8821C BIT(8) +#define BIT_REPLY_ERR_IN_R5_8821C BIT(7) +#define BIT_R18A_EN_8821C BIT(6) +#define BIT_SDIO_CMD_FORCE_VLD_8821C BIT(5) +#define BIT_INIT_CMD_EN_8821C BIT(4) +#define BIT_EN_RXDMA_MASK_INT_8821C BIT(2) +#define BIT_EN_MASK_TIMER_8821C BIT(1) +#define BIT_CMD_ERR_STOP_INT_EN_8821C BIT(0) + +/* 2 REG_SDIO_HIMR_8821C */ +#define BIT_SDIO_CRCERR_MSK_8821C BIT(31) +#define BIT_SDIO_HSISR3_IND_MSK_8821C BIT(30) +#define BIT_SDIO_HSISR2_IND_MSK_8821C BIT(29) +#define BIT_SDIO_HEISR_IND_MSK_8821C BIT(28) +#define BIT_SDIO_CTWEND_MSK_8821C BIT(27) +#define BIT_SDIO_ATIMEND_E_MSK_8821C BIT(26) +#define BIT_SDIIO_ATIMEND_MSK_8821C BIT(25) +#define BIT_SDIO_OCPINT_MSK_8821C BIT(24) +#define BIT_SDIO_PSTIMEOUT_MSK_8821C BIT(23) +#define BIT_SDIO_GTINT4_MSK_8821C BIT(22) +#define BIT_SDIO_GTINT3_MSK_8821C BIT(21) +#define BIT_SDIO_HSISR_IND_MSK_8821C BIT(20) +#define BIT_SDIO_CPWM2_MSK_8821C BIT(19) +#define BIT_SDIO_CPWM1_MSK_8821C BIT(18) +#define BIT_SDIO_C2HCMD_INT_MSK_8821C BIT(17) +#define BIT_SDIO_BCNERLY_INT_MSK_8821C BIT(16) +#define BIT_SDIO_TXBCNERR_MSK_8821C BIT(7) +#define BIT_SDIO_TXBCNOK_MSK_8821C BIT(6) +#define BIT_SDIO_RXFOVW_MSK_8821C BIT(5) +#define BIT_SDIO_TXFOVW_MSK_8821C BIT(4) +#define BIT_SDIO_RXERR_MSK_8821C BIT(3) +#define BIT_SDIO_TXERR_MSK_8821C BIT(2) +#define BIT_SDIO_AVAL_MSK_8821C BIT(1) +#define BIT_RX_REQUEST_MSK_8821C BIT(0) + +/* 2 REG_SDIO_HISR_8821C */ +#define BIT_SDIO_CRCERR_8821C BIT(31) +#define BIT_SDIO_HSISR3_IND_8821C BIT(30) +#define BIT_SDIO_HSISR2_IND_8821C BIT(29) +#define BIT_SDIO_HEISR_IND_8821C BIT(28) +#define BIT_SDIO_CTWEND_8821C BIT(27) +#define BIT_SDIO_ATIMEND_E_8821C BIT(26) +#define BIT_SDIO_ATIMEND_8821C BIT(25) +#define BIT_SDIO_OCPINT_8821C BIT(24) +#define BIT_SDIO_PSTIMEOUT_8821C BIT(23) +#define BIT_SDIO_GTINT4_8821C BIT(22) +#define BIT_SDIO_GTINT3_8821C BIT(21) +#define BIT_SDIO_HSISR_IND_8821C BIT(20) +#define BIT_SDIO_CPWM2_8821C BIT(19) +#define BIT_SDIO_CPWM1_8821C BIT(18) +#define BIT_SDIO_C2HCMD_INT_8821C BIT(17) +#define BIT_SDIO_BCNERLY_INT_8821C BIT(16) +#define BIT_SDIO_TXBCNERR_8821C BIT(7) +#define BIT_SDIO_TXBCNOK_8821C BIT(6) +#define BIT_SDIO_RXFOVW_8821C BIT(5) +#define BIT_SDIO_TXFOVW_8821C BIT(4) +#define BIT_SDIO_RXERR_8821C BIT(3) +#define BIT_SDIO_TXERR_8821C BIT(2) +#define BIT_SDIO_AVAL_8821C BIT(1) +#define BIT_RX_REQUEST_8821C BIT(0) + +/* 2 REG_SDIO_RX_REQ_LEN_8821C */ + +#define BIT_SHIFT_RX_REQ_LEN_V1_8821C 0 +#define BIT_MASK_RX_REQ_LEN_V1_8821C 0x3ffff +#define BIT_RX_REQ_LEN_V1_8821C(x) \ + (((x) & BIT_MASK_RX_REQ_LEN_V1_8821C) << BIT_SHIFT_RX_REQ_LEN_V1_8821C) +#define BITS_RX_REQ_LEN_V1_8821C \ + (BIT_MASK_RX_REQ_LEN_V1_8821C << BIT_SHIFT_RX_REQ_LEN_V1_8821C) +#define BIT_CLEAR_RX_REQ_LEN_V1_8821C(x) ((x) & (~BITS_RX_REQ_LEN_V1_8821C)) +#define BIT_GET_RX_REQ_LEN_V1_8821C(x) \ + (((x) >> BIT_SHIFT_RX_REQ_LEN_V1_8821C) & BIT_MASK_RX_REQ_LEN_V1_8821C) +#define BIT_SET_RX_REQ_LEN_V1_8821C(x, v) \ + (BIT_CLEAR_RX_REQ_LEN_V1_8821C(x) | BIT_RX_REQ_LEN_V1_8821C(v)) + +/* 2 REG_SDIO_FREE_TXPG_SEQ_V1_8821C */ + +#define BIT_SHIFT_FREE_TXPG_SEQ_8821C 0 +#define BIT_MASK_FREE_TXPG_SEQ_8821C 0xff +#define BIT_FREE_TXPG_SEQ_8821C(x) \ + (((x) & BIT_MASK_FREE_TXPG_SEQ_8821C) << BIT_SHIFT_FREE_TXPG_SEQ_8821C) +#define BITS_FREE_TXPG_SEQ_8821C \ + (BIT_MASK_FREE_TXPG_SEQ_8821C << BIT_SHIFT_FREE_TXPG_SEQ_8821C) +#define BIT_CLEAR_FREE_TXPG_SEQ_8821C(x) ((x) & (~BITS_FREE_TXPG_SEQ_8821C)) +#define BIT_GET_FREE_TXPG_SEQ_8821C(x) \ + (((x) >> BIT_SHIFT_FREE_TXPG_SEQ_8821C) & BIT_MASK_FREE_TXPG_SEQ_8821C) +#define BIT_SET_FREE_TXPG_SEQ_8821C(x, v) \ + (BIT_CLEAR_FREE_TXPG_SEQ_8821C(x) | BIT_FREE_TXPG_SEQ_8821C(v)) + +/* 2 REG_SDIO_FREE_TXPG_8821C */ + +#define BIT_SHIFT_MID_FREEPG_V1_8821C 16 +#define BIT_MASK_MID_FREEPG_V1_8821C 0xfff +#define BIT_MID_FREEPG_V1_8821C(x) \ + (((x) & BIT_MASK_MID_FREEPG_V1_8821C) << BIT_SHIFT_MID_FREEPG_V1_8821C) +#define BITS_MID_FREEPG_V1_8821C \ + (BIT_MASK_MID_FREEPG_V1_8821C << BIT_SHIFT_MID_FREEPG_V1_8821C) +#define BIT_CLEAR_MID_FREEPG_V1_8821C(x) ((x) & (~BITS_MID_FREEPG_V1_8821C)) +#define BIT_GET_MID_FREEPG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_MID_FREEPG_V1_8821C) & BIT_MASK_MID_FREEPG_V1_8821C) +#define BIT_SET_MID_FREEPG_V1_8821C(x, v) \ + (BIT_CLEAR_MID_FREEPG_V1_8821C(x) | BIT_MID_FREEPG_V1_8821C(v)) + +#define BIT_SHIFT_HIQ_FREEPG_V1_8821C 0 +#define BIT_MASK_HIQ_FREEPG_V1_8821C 0xfff +#define BIT_HIQ_FREEPG_V1_8821C(x) \ + (((x) & BIT_MASK_HIQ_FREEPG_V1_8821C) << BIT_SHIFT_HIQ_FREEPG_V1_8821C) +#define BITS_HIQ_FREEPG_V1_8821C \ + (BIT_MASK_HIQ_FREEPG_V1_8821C << BIT_SHIFT_HIQ_FREEPG_V1_8821C) +#define BIT_CLEAR_HIQ_FREEPG_V1_8821C(x) ((x) & (~BITS_HIQ_FREEPG_V1_8821C)) +#define BIT_GET_HIQ_FREEPG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_HIQ_FREEPG_V1_8821C) & BIT_MASK_HIQ_FREEPG_V1_8821C) +#define BIT_SET_HIQ_FREEPG_V1_8821C(x, v) \ + (BIT_CLEAR_HIQ_FREEPG_V1_8821C(x) | BIT_HIQ_FREEPG_V1_8821C(v)) + +/* 2 REG_SDIO_FREE_TXPG2_8821C */ + +#define BIT_SHIFT_PUB_FREEPG_V1_8821C 16 +#define BIT_MASK_PUB_FREEPG_V1_8821C 0xfff +#define BIT_PUB_FREEPG_V1_8821C(x) \ + (((x) & BIT_MASK_PUB_FREEPG_V1_8821C) << BIT_SHIFT_PUB_FREEPG_V1_8821C) +#define BITS_PUB_FREEPG_V1_8821C \ + (BIT_MASK_PUB_FREEPG_V1_8821C << BIT_SHIFT_PUB_FREEPG_V1_8821C) +#define BIT_CLEAR_PUB_FREEPG_V1_8821C(x) ((x) & (~BITS_PUB_FREEPG_V1_8821C)) +#define BIT_GET_PUB_FREEPG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_PUB_FREEPG_V1_8821C) & BIT_MASK_PUB_FREEPG_V1_8821C) +#define BIT_SET_PUB_FREEPG_V1_8821C(x, v) \ + (BIT_CLEAR_PUB_FREEPG_V1_8821C(x) | BIT_PUB_FREEPG_V1_8821C(v)) + +#define BIT_SHIFT_LOW_FREEPG_V1_8821C 0 +#define BIT_MASK_LOW_FREEPG_V1_8821C 0xfff +#define BIT_LOW_FREEPG_V1_8821C(x) \ + (((x) & BIT_MASK_LOW_FREEPG_V1_8821C) << BIT_SHIFT_LOW_FREEPG_V1_8821C) +#define BITS_LOW_FREEPG_V1_8821C \ + (BIT_MASK_LOW_FREEPG_V1_8821C << BIT_SHIFT_LOW_FREEPG_V1_8821C) +#define BIT_CLEAR_LOW_FREEPG_V1_8821C(x) ((x) & (~BITS_LOW_FREEPG_V1_8821C)) +#define BIT_GET_LOW_FREEPG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_LOW_FREEPG_V1_8821C) & BIT_MASK_LOW_FREEPG_V1_8821C) +#define BIT_SET_LOW_FREEPG_V1_8821C(x, v) \ + (BIT_CLEAR_LOW_FREEPG_V1_8821C(x) | BIT_LOW_FREEPG_V1_8821C(v)) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1_8821C */ + +#define BIT_SHIFT_NOAC_OQT_FREEPG_V1_8821C 24 +#define BIT_MASK_NOAC_OQT_FREEPG_V1_8821C 0xff +#define BIT_NOAC_OQT_FREEPG_V1_8821C(x) \ + (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1_8821C) \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8821C) +#define BITS_NOAC_OQT_FREEPG_V1_8821C \ + (BIT_MASK_NOAC_OQT_FREEPG_V1_8821C \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8821C) +#define BIT_CLEAR_NOAC_OQT_FREEPG_V1_8821C(x) \ + ((x) & (~BITS_NOAC_OQT_FREEPG_V1_8821C)) +#define BIT_GET_NOAC_OQT_FREEPG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1_8821C) & \ + BIT_MASK_NOAC_OQT_FREEPG_V1_8821C) +#define BIT_SET_NOAC_OQT_FREEPG_V1_8821C(x, v) \ + (BIT_CLEAR_NOAC_OQT_FREEPG_V1_8821C(x) | \ + BIT_NOAC_OQT_FREEPG_V1_8821C(v)) + +#define BIT_SHIFT_AC_OQT_FREEPG_V1_8821C 16 +#define BIT_MASK_AC_OQT_FREEPG_V1_8821C 0xff +#define BIT_AC_OQT_FREEPG_V1_8821C(x) \ + (((x) & BIT_MASK_AC_OQT_FREEPG_V1_8821C) \ + << BIT_SHIFT_AC_OQT_FREEPG_V1_8821C) +#define BITS_AC_OQT_FREEPG_V1_8821C \ + (BIT_MASK_AC_OQT_FREEPG_V1_8821C << BIT_SHIFT_AC_OQT_FREEPG_V1_8821C) +#define BIT_CLEAR_AC_OQT_FREEPG_V1_8821C(x) \ + ((x) & (~BITS_AC_OQT_FREEPG_V1_8821C)) +#define BIT_GET_AC_OQT_FREEPG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1_8821C) & \ + BIT_MASK_AC_OQT_FREEPG_V1_8821C) +#define BIT_SET_AC_OQT_FREEPG_V1_8821C(x, v) \ + (BIT_CLEAR_AC_OQT_FREEPG_V1_8821C(x) | BIT_AC_OQT_FREEPG_V1_8821C(v)) + +#define BIT_SHIFT_EXQ_FREEPG_V1_8821C 0 +#define BIT_MASK_EXQ_FREEPG_V1_8821C 0xfff +#define BIT_EXQ_FREEPG_V1_8821C(x) \ + (((x) & BIT_MASK_EXQ_FREEPG_V1_8821C) << BIT_SHIFT_EXQ_FREEPG_V1_8821C) +#define BITS_EXQ_FREEPG_V1_8821C \ + (BIT_MASK_EXQ_FREEPG_V1_8821C << BIT_SHIFT_EXQ_FREEPG_V1_8821C) +#define BIT_CLEAR_EXQ_FREEPG_V1_8821C(x) ((x) & (~BITS_EXQ_FREEPG_V1_8821C)) +#define BIT_GET_EXQ_FREEPG_V1_8821C(x) \ + (((x) >> BIT_SHIFT_EXQ_FREEPG_V1_8821C) & BIT_MASK_EXQ_FREEPG_V1_8821C) +#define BIT_SET_EXQ_FREEPG_V1_8821C(x, v) \ + (BIT_CLEAR_EXQ_FREEPG_V1_8821C(x) | BIT_EXQ_FREEPG_V1_8821C(v)) + +/* 2 REG_SDIO_HTSFR_INFO_8821C */ + +#define BIT_SHIFT_HTSFR1_8821C 16 +#define BIT_MASK_HTSFR1_8821C 0xffff +#define BIT_HTSFR1_8821C(x) \ + (((x) & BIT_MASK_HTSFR1_8821C) << BIT_SHIFT_HTSFR1_8821C) +#define BITS_HTSFR1_8821C (BIT_MASK_HTSFR1_8821C << BIT_SHIFT_HTSFR1_8821C) +#define BIT_CLEAR_HTSFR1_8821C(x) ((x) & (~BITS_HTSFR1_8821C)) +#define BIT_GET_HTSFR1_8821C(x) \ + (((x) >> BIT_SHIFT_HTSFR1_8821C) & BIT_MASK_HTSFR1_8821C) +#define BIT_SET_HTSFR1_8821C(x, v) \ + (BIT_CLEAR_HTSFR1_8821C(x) | BIT_HTSFR1_8821C(v)) + +#define BIT_SHIFT_HTSFR0_8821C 0 +#define BIT_MASK_HTSFR0_8821C 0xffff +#define BIT_HTSFR0_8821C(x) \ + (((x) & BIT_MASK_HTSFR0_8821C) << BIT_SHIFT_HTSFR0_8821C) +#define BITS_HTSFR0_8821C (BIT_MASK_HTSFR0_8821C << BIT_SHIFT_HTSFR0_8821C) +#define BIT_CLEAR_HTSFR0_8821C(x) ((x) & (~BITS_HTSFR0_8821C)) +#define BIT_GET_HTSFR0_8821C(x) \ + (((x) >> BIT_SHIFT_HTSFR0_8821C) & BIT_MASK_HTSFR0_8821C) +#define BIT_SET_HTSFR0_8821C(x, v) \ + (BIT_CLEAR_HTSFR0_8821C(x) | BIT_HTSFR0_8821C(v)) + +/* 2 REG_SDIO_HCPWM1_V2_8821C */ +#define BIT_TOGGLE_8821C BIT(7) +#define BIT_CUR_PS_8821C BIT(0) + +/* 2 REG_SDIO_HCPWM2_V2_8821C */ + +/* 2 REG_SDIO_INDIRECT_REG_CFG_8821C */ +#define BIT_INDIRECT_REG_RDY_8821C BIT(20) +#define BIT_INDIRECT_REG_R_8821C BIT(19) +#define BIT_INDIRECT_REG_W_8821C BIT(18) + +#define BIT_SHIFT_INDIRECT_REG_SIZE_8821C 16 +#define BIT_MASK_INDIRECT_REG_SIZE_8821C 0x3 +#define BIT_INDIRECT_REG_SIZE_8821C(x) \ + (((x) & BIT_MASK_INDIRECT_REG_SIZE_8821C) \ + << BIT_SHIFT_INDIRECT_REG_SIZE_8821C) +#define BITS_INDIRECT_REG_SIZE_8821C \ + (BIT_MASK_INDIRECT_REG_SIZE_8821C << BIT_SHIFT_INDIRECT_REG_SIZE_8821C) +#define BIT_CLEAR_INDIRECT_REG_SIZE_8821C(x) \ + ((x) & (~BITS_INDIRECT_REG_SIZE_8821C)) +#define BIT_GET_INDIRECT_REG_SIZE_8821C(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE_8821C) & \ + BIT_MASK_INDIRECT_REG_SIZE_8821C) +#define BIT_SET_INDIRECT_REG_SIZE_8821C(x, v) \ + (BIT_CLEAR_INDIRECT_REG_SIZE_8821C(x) | BIT_INDIRECT_REG_SIZE_8821C(v)) + +#define BIT_SHIFT_INDIRECT_REG_ADDR_8821C 0 +#define BIT_MASK_INDIRECT_REG_ADDR_8821C 0xffff +#define BIT_INDIRECT_REG_ADDR_8821C(x) \ + (((x) & BIT_MASK_INDIRECT_REG_ADDR_8821C) \ + << BIT_SHIFT_INDIRECT_REG_ADDR_8821C) +#define BITS_INDIRECT_REG_ADDR_8821C \ + (BIT_MASK_INDIRECT_REG_ADDR_8821C << BIT_SHIFT_INDIRECT_REG_ADDR_8821C) +#define BIT_CLEAR_INDIRECT_REG_ADDR_8821C(x) \ + ((x) & (~BITS_INDIRECT_REG_ADDR_8821C)) +#define BIT_GET_INDIRECT_REG_ADDR_8821C(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR_8821C) & \ + BIT_MASK_INDIRECT_REG_ADDR_8821C) +#define BIT_SET_INDIRECT_REG_ADDR_8821C(x, v) \ + (BIT_CLEAR_INDIRECT_REG_ADDR_8821C(x) | BIT_INDIRECT_REG_ADDR_8821C(v)) + +/* 2 REG_SDIO_INDIRECT_REG_DATA_8821C */ + +#define BIT_SHIFT_INDIRECT_REG_DATA_8821C 0 +#define BIT_MASK_INDIRECT_REG_DATA_8821C 0xffffffffL +#define BIT_INDIRECT_REG_DATA_8821C(x) \ + (((x) & BIT_MASK_INDIRECT_REG_DATA_8821C) \ + << BIT_SHIFT_INDIRECT_REG_DATA_8821C) +#define BITS_INDIRECT_REG_DATA_8821C \ + (BIT_MASK_INDIRECT_REG_DATA_8821C << BIT_SHIFT_INDIRECT_REG_DATA_8821C) +#define BIT_CLEAR_INDIRECT_REG_DATA_8821C(x) \ + ((x) & (~BITS_INDIRECT_REG_DATA_8821C)) +#define BIT_GET_INDIRECT_REG_DATA_8821C(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_DATA_8821C) & \ + BIT_MASK_INDIRECT_REG_DATA_8821C) +#define BIT_SET_INDIRECT_REG_DATA_8821C(x, v) \ + (BIT_CLEAR_INDIRECT_REG_DATA_8821C(x) | BIT_INDIRECT_REG_DATA_8821C(v)) + +/* 2 REG_SDIO_H2C_8821C */ + +#define BIT_SHIFT_SDIO_H2C_MSG_8821C 0 +#define BIT_MASK_SDIO_H2C_MSG_8821C 0xffffffffL +#define BIT_SDIO_H2C_MSG_8821C(x) \ + (((x) & BIT_MASK_SDIO_H2C_MSG_8821C) << BIT_SHIFT_SDIO_H2C_MSG_8821C) +#define BITS_SDIO_H2C_MSG_8821C \ + (BIT_MASK_SDIO_H2C_MSG_8821C << BIT_SHIFT_SDIO_H2C_MSG_8821C) +#define BIT_CLEAR_SDIO_H2C_MSG_8821C(x) ((x) & (~BITS_SDIO_H2C_MSG_8821C)) +#define BIT_GET_SDIO_H2C_MSG_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_H2C_MSG_8821C) & BIT_MASK_SDIO_H2C_MSG_8821C) +#define BIT_SET_SDIO_H2C_MSG_8821C(x, v) \ + (BIT_CLEAR_SDIO_H2C_MSG_8821C(x) | BIT_SDIO_H2C_MSG_8821C(v)) + +/* 2 REG_SDIO_C2H_8821C */ + +#define BIT_SHIFT_SDIO_C2H_MSG_8821C 0 +#define BIT_MASK_SDIO_C2H_MSG_8821C 0xffffffffL +#define BIT_SDIO_C2H_MSG_8821C(x) \ + (((x) & BIT_MASK_SDIO_C2H_MSG_8821C) << BIT_SHIFT_SDIO_C2H_MSG_8821C) +#define BITS_SDIO_C2H_MSG_8821C \ + (BIT_MASK_SDIO_C2H_MSG_8821C << BIT_SHIFT_SDIO_C2H_MSG_8821C) +#define BIT_CLEAR_SDIO_C2H_MSG_8821C(x) ((x) & (~BITS_SDIO_C2H_MSG_8821C)) +#define BIT_GET_SDIO_C2H_MSG_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_C2H_MSG_8821C) & BIT_MASK_SDIO_C2H_MSG_8821C) +#define BIT_SET_SDIO_C2H_MSG_8821C(x, v) \ + (BIT_CLEAR_SDIO_C2H_MSG_8821C(x) | BIT_SDIO_C2H_MSG_8821C(v)) + +/* 2 REG_SDIO_HRPWM1_8821C */ +#define BIT_TOGGLE_8821C BIT(7) +#define BIT_ACK_8821C BIT(6) +#define BIT_REQ_PS_8821C BIT(0) + +/* 2 REG_SDIO_HRPWM2_8821C */ + +/* 2 REG_SDIO_HPS_CLKR_8821C */ + +/* 2 REG_SDIO_BUS_CTRL_8821C */ +#define BIT_PAD_CLK_XHGE_EN_8821C BIT(3) +#define BIT_INTER_CLK_EN_8821C BIT(2) +#define BIT_EN_RPT_TXCRC_8821C BIT(1) +#define BIT_DIS_RXDMA_STS_8821C BIT(0) + +/* 2 REG_SDIO_HSUS_CTRL_8821C */ +#define BIT_INTR_CTRL_8821C BIT(4) +#define BIT_SDIO_VOLTAGE_8821C BIT(3) +#define BIT_BYPASS_INIT_8821C BIT(2) +#define BIT_HCI_RESUME_RDY_8821C BIT(1) +#define BIT_HCI_SUS_REQ_8821C BIT(0) + +/* 2 REG_SDIO_RESPONSE_TIMER_8821C */ + +#define BIT_SHIFT_CMDIN_2RESP_TIMER_8821C 0 +#define BIT_MASK_CMDIN_2RESP_TIMER_8821C 0xffff +#define BIT_CMDIN_2RESP_TIMER_8821C(x) \ + (((x) & BIT_MASK_CMDIN_2RESP_TIMER_8821C) \ + << BIT_SHIFT_CMDIN_2RESP_TIMER_8821C) +#define BITS_CMDIN_2RESP_TIMER_8821C \ + (BIT_MASK_CMDIN_2RESP_TIMER_8821C << BIT_SHIFT_CMDIN_2RESP_TIMER_8821C) +#define BIT_CLEAR_CMDIN_2RESP_TIMER_8821C(x) \ + ((x) & (~BITS_CMDIN_2RESP_TIMER_8821C)) +#define BIT_GET_CMDIN_2RESP_TIMER_8821C(x) \ + (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER_8821C) & \ + BIT_MASK_CMDIN_2RESP_TIMER_8821C) +#define BIT_SET_CMDIN_2RESP_TIMER_8821C(x, v) \ + (BIT_CLEAR_CMDIN_2RESP_TIMER_8821C(x) | BIT_CMDIN_2RESP_TIMER_8821C(v)) + +/* 2 REG_SDIO_CMD_CRC_8821C */ + +#define BIT_SHIFT_SDIO_CMD_CRC_V1_8821C 0 +#define BIT_MASK_SDIO_CMD_CRC_V1_8821C 0xff +#define BIT_SDIO_CMD_CRC_V1_8821C(x) \ + (((x) & BIT_MASK_SDIO_CMD_CRC_V1_8821C) \ + << BIT_SHIFT_SDIO_CMD_CRC_V1_8821C) +#define BITS_SDIO_CMD_CRC_V1_8821C \ + (BIT_MASK_SDIO_CMD_CRC_V1_8821C << BIT_SHIFT_SDIO_CMD_CRC_V1_8821C) +#define BIT_CLEAR_SDIO_CMD_CRC_V1_8821C(x) ((x) & (~BITS_SDIO_CMD_CRC_V1_8821C)) +#define BIT_GET_SDIO_CMD_CRC_V1_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1_8821C) & \ + BIT_MASK_SDIO_CMD_CRC_V1_8821C) +#define BIT_SET_SDIO_CMD_CRC_V1_8821C(x, v) \ + (BIT_CLEAR_SDIO_CMD_CRC_V1_8821C(x) | BIT_SDIO_CMD_CRC_V1_8821C(v)) + +/* 2 REG_SDIO_HSISR_8821C */ +#define BIT_DRV_WLAN_INT_CLR_8821C BIT(1) +#define BIT_DRV_WLAN_INT_8821C BIT(0) + +/* 2 REG_SDIO_ERR_RPT_8821C */ +#define BIT_HR_FF_OVF_8821C BIT(6) +#define BIT_HR_FF_UDN_8821C BIT(5) +#define BIT_TXDMA_BUSY_ERR_8821C BIT(4) +#define BIT_TXDMA_VLD_ERR_8821C BIT(3) +#define BIT_QSEL_UNKNOWN_ERR_8821C BIT(2) +#define BIT_QSEL_MIS_ERR_8821C BIT(1) +#define BIT_SDIO_OVERRD_ERR_8821C BIT(0) + +/* 2 REG_SDIO_CMD_ERRCNT_8821C */ + +#define BIT_SHIFT_CMD_CRC_ERR_CNT_8821C 0 +#define BIT_MASK_CMD_CRC_ERR_CNT_8821C 0xff +#define BIT_CMD_CRC_ERR_CNT_8821C(x) \ + (((x) & BIT_MASK_CMD_CRC_ERR_CNT_8821C) \ + << BIT_SHIFT_CMD_CRC_ERR_CNT_8821C) +#define BITS_CMD_CRC_ERR_CNT_8821C \ + (BIT_MASK_CMD_CRC_ERR_CNT_8821C << BIT_SHIFT_CMD_CRC_ERR_CNT_8821C) +#define BIT_CLEAR_CMD_CRC_ERR_CNT_8821C(x) ((x) & (~BITS_CMD_CRC_ERR_CNT_8821C)) +#define BIT_GET_CMD_CRC_ERR_CNT_8821C(x) \ + (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT_8821C) & \ + BIT_MASK_CMD_CRC_ERR_CNT_8821C) +#define BIT_SET_CMD_CRC_ERR_CNT_8821C(x, v) \ + (BIT_CLEAR_CMD_CRC_ERR_CNT_8821C(x) | BIT_CMD_CRC_ERR_CNT_8821C(v)) + +/* 2 REG_SDIO_DATA_ERRCNT_8821C */ + +#define BIT_SHIFT_DATA_CRC_ERR_CNT_8821C 0 +#define BIT_MASK_DATA_CRC_ERR_CNT_8821C 0xff +#define BIT_DATA_CRC_ERR_CNT_8821C(x) \ + (((x) & BIT_MASK_DATA_CRC_ERR_CNT_8821C) \ + << BIT_SHIFT_DATA_CRC_ERR_CNT_8821C) +#define BITS_DATA_CRC_ERR_CNT_8821C \ + (BIT_MASK_DATA_CRC_ERR_CNT_8821C << BIT_SHIFT_DATA_CRC_ERR_CNT_8821C) +#define BIT_CLEAR_DATA_CRC_ERR_CNT_8821C(x) \ + ((x) & (~BITS_DATA_CRC_ERR_CNT_8821C)) +#define BIT_GET_DATA_CRC_ERR_CNT_8821C(x) \ + (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT_8821C) & \ + BIT_MASK_DATA_CRC_ERR_CNT_8821C) +#define BIT_SET_DATA_CRC_ERR_CNT_8821C(x, v) \ + (BIT_CLEAR_DATA_CRC_ERR_CNT_8821C(x) | BIT_DATA_CRC_ERR_CNT_8821C(v)) + +/* 2 REG_SDIO_CMD_ERR_CONTENT_8821C */ + +#define BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8821C 0 +#define BIT_MASK_SDIO_CMD_ERR_CONTENT_8821C 0xffffffffffL +#define BIT_SDIO_CMD_ERR_CONTENT_8821C(x) \ + (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT_8821C) \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8821C) +#define BITS_SDIO_CMD_ERR_CONTENT_8821C \ + (BIT_MASK_SDIO_CMD_ERR_CONTENT_8821C \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8821C) +#define BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8821C(x) \ + ((x) & (~BITS_SDIO_CMD_ERR_CONTENT_8821C)) +#define BIT_GET_SDIO_CMD_ERR_CONTENT_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8821C) & \ + BIT_MASK_SDIO_CMD_ERR_CONTENT_8821C) +#define BIT_SET_SDIO_CMD_ERR_CONTENT_8821C(x, v) \ + (BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8821C(x) | \ + BIT_SDIO_CMD_ERR_CONTENT_8821C(v)) + +/* 2 REG_SDIO_CRC_ERR_IDX_8821C */ +#define BIT_D3_CRC_ERR_8821C BIT(4) +#define BIT_D2_CRC_ERR_8821C BIT(3) +#define BIT_D1_CRC_ERR_8821C BIT(2) +#define BIT_D0_CRC_ERR_8821C BIT(1) +#define BIT_CMD_CRC_ERR_8821C BIT(0) + +/* 2 REG_SDIO_DATA_CRC_8821C */ + +#define BIT_SHIFT_SDIO_DATA_CRC_8821C 0 +#define BIT_MASK_SDIO_DATA_CRC_8821C 0xffff +#define BIT_SDIO_DATA_CRC_8821C(x) \ + (((x) & BIT_MASK_SDIO_DATA_CRC_8821C) << BIT_SHIFT_SDIO_DATA_CRC_8821C) +#define BITS_SDIO_DATA_CRC_8821C \ + (BIT_MASK_SDIO_DATA_CRC_8821C << BIT_SHIFT_SDIO_DATA_CRC_8821C) +#define BIT_CLEAR_SDIO_DATA_CRC_8821C(x) ((x) & (~BITS_SDIO_DATA_CRC_8821C)) +#define BIT_GET_SDIO_DATA_CRC_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_CRC_8821C) & BIT_MASK_SDIO_DATA_CRC_8821C) +#define BIT_SET_SDIO_DATA_CRC_8821C(x, v) \ + (BIT_CLEAR_SDIO_DATA_CRC_8821C(x) | BIT_SDIO_DATA_CRC_8821C(v)) + +/* 2 REG_SDIO_DATA_REPLY_TIME_8821C */ + +#define BIT_SHIFT_SDIO_DATA_REPLY_TIME_8821C 0 +#define BIT_MASK_SDIO_DATA_REPLY_TIME_8821C 0x7 +#define BIT_SDIO_DATA_REPLY_TIME_8821C(x) \ + (((x) & BIT_MASK_SDIO_DATA_REPLY_TIME_8821C) \ + << BIT_SHIFT_SDIO_DATA_REPLY_TIME_8821C) +#define BITS_SDIO_DATA_REPLY_TIME_8821C \ + (BIT_MASK_SDIO_DATA_REPLY_TIME_8821C \ + << BIT_SHIFT_SDIO_DATA_REPLY_TIME_8821C) +#define BIT_CLEAR_SDIO_DATA_REPLY_TIME_8821C(x) \ + ((x) & (~BITS_SDIO_DATA_REPLY_TIME_8821C)) +#define BIT_GET_SDIO_DATA_REPLY_TIME_8821C(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_REPLY_TIME_8821C) & \ + BIT_MASK_SDIO_DATA_REPLY_TIME_8821C) +#define BIT_SET_SDIO_DATA_REPLY_TIME_8821C(x, v) \ + (BIT_CLEAR_SDIO_DATA_REPLY_TIME_8821C(x) | \ + BIT_SDIO_DATA_REPLY_TIME_8821C(v)) + +#endif diff --git a/hal/halmac/halmac_bit_8822b.h b/hal/halmac/halmac_bit_8822b.h new file mode 100644 index 0000000..9600e9a --- /dev/null +++ b/hal/halmac/halmac_bit_8822b.h @@ -0,0 +1,17886 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_BIT_8822B_H +#define __INC_HALMAC_BIT_8822B_H + +#define CPU_OPT_WIDTH 0x1F + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_SYS_ISO_CTRL_8822B */ +#define BIT_PWC_EV12V_8822B BIT(15) +#define BIT_PWC_EV25V_8822B BIT(14) +#define BIT_PA33V_EN_8822B BIT(13) +#define BIT_PA12V_EN_8822B BIT(12) +#define BIT_UA33V_EN_8822B BIT(11) +#define BIT_UA12V_EN_8822B BIT(10) +#define BIT_ISO_RFDIO_8822B BIT(9) +#define BIT_ISO_EB2CORE_8822B BIT(8) +#define BIT_ISO_DIOE_8822B BIT(7) +#define BIT_ISO_WLPON2PP_8822B BIT(6) +#define BIT_ISO_IP2MAC_WA2PP_8822B BIT(5) +#define BIT_ISO_PD2CORE_8822B BIT(4) +#define BIT_ISO_PA2PCIE_8822B BIT(3) +#define BIT_ISO_UD2CORE_8822B BIT(2) +#define BIT_ISO_UA2USB_8822B BIT(1) +#define BIT_ISO_WD2PP_8822B BIT(0) + +/* 2 REG_SYS_FUNC_EN_8822B */ +#define BIT_FEN_MREGEN_8822B BIT(15) +#define BIT_FEN_HWPDN_8822B BIT(14) +#define BIT_EN_25_1_8822B BIT(13) +#define BIT_FEN_ELDR_8822B BIT(12) +#define BIT_FEN_DCORE_8822B BIT(11) +#define BIT_FEN_CPUEN_8822B BIT(10) +#define BIT_FEN_DIOE_8822B BIT(9) +#define BIT_FEN_PCIED_8822B BIT(8) +#define BIT_FEN_PPLL_8822B BIT(7) +#define BIT_FEN_PCIEA_8822B BIT(6) +#define BIT_FEN_DIO_PCIE_8822B BIT(5) +#define BIT_FEN_USBD_8822B BIT(4) +#define BIT_FEN_UPLL_8822B BIT(3) +#define BIT_FEN_USBA_8822B BIT(2) +#define BIT_FEN_BB_GLB_RSTN_8822B BIT(1) +#define BIT_FEN_BBRSTB_8822B BIT(0) + +/* 2 REG_SYS_PW_CTRL_8822B */ +#define BIT_SOP_EABM_8822B BIT(31) +#define BIT_SOP_ACKF_8822B BIT(30) +#define BIT_SOP_ERCK_8822B BIT(29) +#define BIT_SOP_ESWR_8822B BIT(28) +#define BIT_SOP_PWMM_8822B BIT(27) +#define BIT_SOP_EECK_8822B BIT(26) +#define BIT_SOP_EXTL_8822B BIT(24) +#define BIT_SYM_OP_RING_12M_8822B BIT(22) +#define BIT_ROP_SWPR_8822B BIT(21) +#define BIT_DIS_HW_LPLDM_8822B BIT(20) +#define BIT_OPT_SWRST_WLMCU_8822B BIT(19) +#define BIT_RDY_SYSPWR_8822B BIT(17) +#define BIT_EN_WLON_8822B BIT(16) +#define BIT_APDM_HPDN_8822B BIT(15) +#define BIT_AFSM_PCIE_SUS_EN_8822B BIT(12) +#define BIT_AFSM_WLSUS_EN_8822B BIT(11) +#define BIT_APFM_SWLPS_8822B BIT(10) +#define BIT_APFM_OFFMAC_8822B BIT(9) +#define BIT_APFN_ONMAC_8822B BIT(8) +#define BIT_CHIP_PDN_EN_8822B BIT(7) +#define BIT_RDY_MACDIS_8822B BIT(6) +#define BIT_RING_CLK_12M_EN_8822B BIT(4) +#define BIT_PFM_WOWL_8822B BIT(3) +#define BIT_PFM_LDKP_8822B BIT(2) +#define BIT_WL_HCI_ALD_8822B BIT(1) +#define BIT_PFM_LDALL_8822B BIT(0) + +/* 2 REG_SYS_CLK_CTRL_8822B */ +#define BIT_LDO_DUMMY_8822B BIT(15) +#define BIT_CPU_CLK_EN_8822B BIT(14) +#define BIT_SYMREG_CLK_EN_8822B BIT(13) +#define BIT_HCI_CLK_EN_8822B BIT(12) +#define BIT_MAC_CLK_EN_8822B BIT(11) +#define BIT_SEC_CLK_EN_8822B BIT(10) +#define BIT_PHY_SSC_RSTB_8822B BIT(9) +#define BIT_EXT_32K_EN_8822B BIT(8) +#define BIT_WL_CLK_TEST_8822B BIT(7) +#define BIT_OP_SPS_PWM_EN_8822B BIT(6) +#define BIT_LOADER_CLK_EN_8822B BIT(5) +#define BIT_MACSLP_8822B BIT(4) +#define BIT_WAKEPAD_EN_8822B BIT(3) +#define BIT_ROMD16V_EN_8822B BIT(2) +#define BIT_CKANA12M_EN_8822B BIT(1) +#define BIT_CNTD16V_EN_8822B BIT(0) + +/* 2 REG_SYS_EEPROM_CTRL_8822B */ + +#define BIT_SHIFT_VPDIDX_8822B 8 +#define BIT_MASK_VPDIDX_8822B 0xff +#define BIT_VPDIDX_8822B(x) \ + (((x) & BIT_MASK_VPDIDX_8822B) << BIT_SHIFT_VPDIDX_8822B) +#define BITS_VPDIDX_8822B (BIT_MASK_VPDIDX_8822B << BIT_SHIFT_VPDIDX_8822B) +#define BIT_CLEAR_VPDIDX_8822B(x) ((x) & (~BITS_VPDIDX_8822B)) +#define BIT_GET_VPDIDX_8822B(x) \ + (((x) >> BIT_SHIFT_VPDIDX_8822B) & BIT_MASK_VPDIDX_8822B) +#define BIT_SET_VPDIDX_8822B(x, v) \ + (BIT_CLEAR_VPDIDX_8822B(x) | BIT_VPDIDX_8822B(v)) + +#define BIT_SHIFT_EEM1_0_8822B 6 +#define BIT_MASK_EEM1_0_8822B 0x3 +#define BIT_EEM1_0_8822B(x) \ + (((x) & BIT_MASK_EEM1_0_8822B) << BIT_SHIFT_EEM1_0_8822B) +#define BITS_EEM1_0_8822B (BIT_MASK_EEM1_0_8822B << BIT_SHIFT_EEM1_0_8822B) +#define BIT_CLEAR_EEM1_0_8822B(x) ((x) & (~BITS_EEM1_0_8822B)) +#define BIT_GET_EEM1_0_8822B(x) \ + (((x) >> BIT_SHIFT_EEM1_0_8822B) & BIT_MASK_EEM1_0_8822B) +#define BIT_SET_EEM1_0_8822B(x, v) \ + (BIT_CLEAR_EEM1_0_8822B(x) | BIT_EEM1_0_8822B(v)) + +#define BIT_AUTOLOAD_SUS_8822B BIT(5) +#define BIT_EERPOMSEL_8822B BIT(4) +#define BIT_EECS_V1_8822B BIT(3) +#define BIT_EESK_V1_8822B BIT(2) +#define BIT_EEDI_V1_8822B BIT(1) +#define BIT_EEDO_V1_8822B BIT(0) + +/* 2 REG_EE_VPD_8822B */ + +#define BIT_SHIFT_VPD_DATA_8822B 0 +#define BIT_MASK_VPD_DATA_8822B 0xffffffffL +#define BIT_VPD_DATA_8822B(x) \ + (((x) & BIT_MASK_VPD_DATA_8822B) << BIT_SHIFT_VPD_DATA_8822B) +#define BITS_VPD_DATA_8822B \ + (BIT_MASK_VPD_DATA_8822B << BIT_SHIFT_VPD_DATA_8822B) +#define BIT_CLEAR_VPD_DATA_8822B(x) ((x) & (~BITS_VPD_DATA_8822B)) +#define BIT_GET_VPD_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_VPD_DATA_8822B) & BIT_MASK_VPD_DATA_8822B) +#define BIT_SET_VPD_DATA_8822B(x, v) \ + (BIT_CLEAR_VPD_DATA_8822B(x) | BIT_VPD_DATA_8822B(v)) + +/* 2 REG_SYS_SWR_CTRL1_8822B */ +#define BIT_C2_L_BIT0_8822B BIT(31) + +#define BIT_SHIFT_C1_L_8822B 29 +#define BIT_MASK_C1_L_8822B 0x3 +#define BIT_C1_L_8822B(x) (((x) & BIT_MASK_C1_L_8822B) << BIT_SHIFT_C1_L_8822B) +#define BITS_C1_L_8822B (BIT_MASK_C1_L_8822B << BIT_SHIFT_C1_L_8822B) +#define BIT_CLEAR_C1_L_8822B(x) ((x) & (~BITS_C1_L_8822B)) +#define BIT_GET_C1_L_8822B(x) \ + (((x) >> BIT_SHIFT_C1_L_8822B) & BIT_MASK_C1_L_8822B) +#define BIT_SET_C1_L_8822B(x, v) (BIT_CLEAR_C1_L_8822B(x) | BIT_C1_L_8822B(v)) + +#define BIT_SHIFT_REG_FREQ_L_8822B 25 +#define BIT_MASK_REG_FREQ_L_8822B 0x7 +#define BIT_REG_FREQ_L_8822B(x) \ + (((x) & BIT_MASK_REG_FREQ_L_8822B) << BIT_SHIFT_REG_FREQ_L_8822B) +#define BITS_REG_FREQ_L_8822B \ + (BIT_MASK_REG_FREQ_L_8822B << BIT_SHIFT_REG_FREQ_L_8822B) +#define BIT_CLEAR_REG_FREQ_L_8822B(x) ((x) & (~BITS_REG_FREQ_L_8822B)) +#define BIT_GET_REG_FREQ_L_8822B(x) \ + (((x) >> BIT_SHIFT_REG_FREQ_L_8822B) & BIT_MASK_REG_FREQ_L_8822B) +#define BIT_SET_REG_FREQ_L_8822B(x, v) \ + (BIT_CLEAR_REG_FREQ_L_8822B(x) | BIT_REG_FREQ_L_8822B(v)) + +#define BIT_REG_EN_DUTY_8822B BIT(24) + +#define BIT_SHIFT_REG_MODE_8822B 22 +#define BIT_MASK_REG_MODE_8822B 0x3 +#define BIT_REG_MODE_8822B(x) \ + (((x) & BIT_MASK_REG_MODE_8822B) << BIT_SHIFT_REG_MODE_8822B) +#define BITS_REG_MODE_8822B \ + (BIT_MASK_REG_MODE_8822B << BIT_SHIFT_REG_MODE_8822B) +#define BIT_CLEAR_REG_MODE_8822B(x) ((x) & (~BITS_REG_MODE_8822B)) +#define BIT_GET_REG_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_REG_MODE_8822B) & BIT_MASK_REG_MODE_8822B) +#define BIT_SET_REG_MODE_8822B(x, v) \ + (BIT_CLEAR_REG_MODE_8822B(x) | BIT_REG_MODE_8822B(v)) + +#define BIT_REG_EN_SP_8822B BIT(21) +#define BIT_REG_AUTO_L_8822B BIT(20) +#define BIT_SW18_SELD_BIT0_8822B BIT(19) +#define BIT_SW18_POWOCP_8822B BIT(18) + +#define BIT_SHIFT_OCP_L1_8822B 15 +#define BIT_MASK_OCP_L1_8822B 0x7 +#define BIT_OCP_L1_8822B(x) \ + (((x) & BIT_MASK_OCP_L1_8822B) << BIT_SHIFT_OCP_L1_8822B) +#define BITS_OCP_L1_8822B (BIT_MASK_OCP_L1_8822B << BIT_SHIFT_OCP_L1_8822B) +#define BIT_CLEAR_OCP_L1_8822B(x) ((x) & (~BITS_OCP_L1_8822B)) +#define BIT_GET_OCP_L1_8822B(x) \ + (((x) >> BIT_SHIFT_OCP_L1_8822B) & BIT_MASK_OCP_L1_8822B) +#define BIT_SET_OCP_L1_8822B(x, v) \ + (BIT_CLEAR_OCP_L1_8822B(x) | BIT_OCP_L1_8822B(v)) + +#define BIT_SHIFT_CF_L_8822B 13 +#define BIT_MASK_CF_L_8822B 0x3 +#define BIT_CF_L_8822B(x) (((x) & BIT_MASK_CF_L_8822B) << BIT_SHIFT_CF_L_8822B) +#define BITS_CF_L_8822B (BIT_MASK_CF_L_8822B << BIT_SHIFT_CF_L_8822B) +#define BIT_CLEAR_CF_L_8822B(x) ((x) & (~BITS_CF_L_8822B)) +#define BIT_GET_CF_L_8822B(x) \ + (((x) >> BIT_SHIFT_CF_L_8822B) & BIT_MASK_CF_L_8822B) +#define BIT_SET_CF_L_8822B(x, v) (BIT_CLEAR_CF_L_8822B(x) | BIT_CF_L_8822B(v)) + +#define BIT_SW18_FPWM_8822B BIT(11) +#define BIT_SW18_SWEN_8822B BIT(9) +#define BIT_SW18_LDEN_8822B BIT(8) +#define BIT_MAC_ID_EN_8822B BIT(7) +#define BIT_AFE_BGEN_8822B BIT(0) + +/* 2 REG_SYS_SWR_CTRL2_8822B */ +#define BIT_POW_ZCD_L_8822B BIT(31) +#define BIT_AUTOZCD_L_8822B BIT(30) + +#define BIT_SHIFT_REG_DELAY_8822B 28 +#define BIT_MASK_REG_DELAY_8822B 0x3 +#define BIT_REG_DELAY_8822B(x) \ + (((x) & BIT_MASK_REG_DELAY_8822B) << BIT_SHIFT_REG_DELAY_8822B) +#define BITS_REG_DELAY_8822B \ + (BIT_MASK_REG_DELAY_8822B << BIT_SHIFT_REG_DELAY_8822B) +#define BIT_CLEAR_REG_DELAY_8822B(x) ((x) & (~BITS_REG_DELAY_8822B)) +#define BIT_GET_REG_DELAY_8822B(x) \ + (((x) >> BIT_SHIFT_REG_DELAY_8822B) & BIT_MASK_REG_DELAY_8822B) +#define BIT_SET_REG_DELAY_8822B(x, v) \ + (BIT_CLEAR_REG_DELAY_8822B(x) | BIT_REG_DELAY_8822B(v)) + +#define BIT_SHIFT_V15ADJ_L1_V1_8822B 24 +#define BIT_MASK_V15ADJ_L1_V1_8822B 0x7 +#define BIT_V15ADJ_L1_V1_8822B(x) \ + (((x) & BIT_MASK_V15ADJ_L1_V1_8822B) << BIT_SHIFT_V15ADJ_L1_V1_8822B) +#define BITS_V15ADJ_L1_V1_8822B \ + (BIT_MASK_V15ADJ_L1_V1_8822B << BIT_SHIFT_V15ADJ_L1_V1_8822B) +#define BIT_CLEAR_V15ADJ_L1_V1_8822B(x) ((x) & (~BITS_V15ADJ_L1_V1_8822B)) +#define BIT_GET_V15ADJ_L1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_V1_8822B) & BIT_MASK_V15ADJ_L1_V1_8822B) +#define BIT_SET_V15ADJ_L1_V1_8822B(x, v) \ + (BIT_CLEAR_V15ADJ_L1_V1_8822B(x) | BIT_V15ADJ_L1_V1_8822B(v)) + +#define BIT_SHIFT_VOL_L1_V1_8822B 20 +#define BIT_MASK_VOL_L1_V1_8822B 0xf +#define BIT_VOL_L1_V1_8822B(x) \ + (((x) & BIT_MASK_VOL_L1_V1_8822B) << BIT_SHIFT_VOL_L1_V1_8822B) +#define BITS_VOL_L1_V1_8822B \ + (BIT_MASK_VOL_L1_V1_8822B << BIT_SHIFT_VOL_L1_V1_8822B) +#define BIT_CLEAR_VOL_L1_V1_8822B(x) ((x) & (~BITS_VOL_L1_V1_8822B)) +#define BIT_GET_VOL_L1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_VOL_L1_V1_8822B) & BIT_MASK_VOL_L1_V1_8822B) +#define BIT_SET_VOL_L1_V1_8822B(x, v) \ + (BIT_CLEAR_VOL_L1_V1_8822B(x) | BIT_VOL_L1_V1_8822B(v)) + +#define BIT_SHIFT_IN_L1_V1_8822B 17 +#define BIT_MASK_IN_L1_V1_8822B 0x7 +#define BIT_IN_L1_V1_8822B(x) \ + (((x) & BIT_MASK_IN_L1_V1_8822B) << BIT_SHIFT_IN_L1_V1_8822B) +#define BITS_IN_L1_V1_8822B \ + (BIT_MASK_IN_L1_V1_8822B << BIT_SHIFT_IN_L1_V1_8822B) +#define BIT_CLEAR_IN_L1_V1_8822B(x) ((x) & (~BITS_IN_L1_V1_8822B)) +#define BIT_GET_IN_L1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_IN_L1_V1_8822B) & BIT_MASK_IN_L1_V1_8822B) +#define BIT_SET_IN_L1_V1_8822B(x, v) \ + (BIT_CLEAR_IN_L1_V1_8822B(x) | BIT_IN_L1_V1_8822B(v)) + +#define BIT_SHIFT_TBOX_L1_8822B 15 +#define BIT_MASK_TBOX_L1_8822B 0x3 +#define BIT_TBOX_L1_8822B(x) \ + (((x) & BIT_MASK_TBOX_L1_8822B) << BIT_SHIFT_TBOX_L1_8822B) +#define BITS_TBOX_L1_8822B (BIT_MASK_TBOX_L1_8822B << BIT_SHIFT_TBOX_L1_8822B) +#define BIT_CLEAR_TBOX_L1_8822B(x) ((x) & (~BITS_TBOX_L1_8822B)) +#define BIT_GET_TBOX_L1_8822B(x) \ + (((x) >> BIT_SHIFT_TBOX_L1_8822B) & BIT_MASK_TBOX_L1_8822B) +#define BIT_SET_TBOX_L1_8822B(x, v) \ + (BIT_CLEAR_TBOX_L1_8822B(x) | BIT_TBOX_L1_8822B(v)) + +#define BIT_SW18_SEL_8822B BIT(13) + +/* 2 REG_NOT_VALID_8822B */ +#define BIT_SW18_SD_8822B BIT(10) + +#define BIT_SHIFT_R3_L_8822B 7 +#define BIT_MASK_R3_L_8822B 0x3 +#define BIT_R3_L_8822B(x) (((x) & BIT_MASK_R3_L_8822B) << BIT_SHIFT_R3_L_8822B) +#define BITS_R3_L_8822B (BIT_MASK_R3_L_8822B << BIT_SHIFT_R3_L_8822B) +#define BIT_CLEAR_R3_L_8822B(x) ((x) & (~BITS_R3_L_8822B)) +#define BIT_GET_R3_L_8822B(x) \ + (((x) >> BIT_SHIFT_R3_L_8822B) & BIT_MASK_R3_L_8822B) +#define BIT_SET_R3_L_8822B(x, v) (BIT_CLEAR_R3_L_8822B(x) | BIT_R3_L_8822B(v)) + +#define BIT_SHIFT_SW18_R2_8822B 5 +#define BIT_MASK_SW18_R2_8822B 0x3 +#define BIT_SW18_R2_8822B(x) \ + (((x) & BIT_MASK_SW18_R2_8822B) << BIT_SHIFT_SW18_R2_8822B) +#define BITS_SW18_R2_8822B (BIT_MASK_SW18_R2_8822B << BIT_SHIFT_SW18_R2_8822B) +#define BIT_CLEAR_SW18_R2_8822B(x) ((x) & (~BITS_SW18_R2_8822B)) +#define BIT_GET_SW18_R2_8822B(x) \ + (((x) >> BIT_SHIFT_SW18_R2_8822B) & BIT_MASK_SW18_R2_8822B) +#define BIT_SET_SW18_R2_8822B(x, v) \ + (BIT_CLEAR_SW18_R2_8822B(x) | BIT_SW18_R2_8822B(v)) + +#define BIT_SHIFT_SW18_R1_8822B 3 +#define BIT_MASK_SW18_R1_8822B 0x3 +#define BIT_SW18_R1_8822B(x) \ + (((x) & BIT_MASK_SW18_R1_8822B) << BIT_SHIFT_SW18_R1_8822B) +#define BITS_SW18_R1_8822B (BIT_MASK_SW18_R1_8822B << BIT_SHIFT_SW18_R1_8822B) +#define BIT_CLEAR_SW18_R1_8822B(x) ((x) & (~BITS_SW18_R1_8822B)) +#define BIT_GET_SW18_R1_8822B(x) \ + (((x) >> BIT_SHIFT_SW18_R1_8822B) & BIT_MASK_SW18_R1_8822B) +#define BIT_SET_SW18_R1_8822B(x, v) \ + (BIT_CLEAR_SW18_R1_8822B(x) | BIT_SW18_R1_8822B(v)) + +#define BIT_SHIFT_C3_L_C3_8822B 1 +#define BIT_MASK_C3_L_C3_8822B 0x3 +#define BIT_C3_L_C3_8822B(x) \ + (((x) & BIT_MASK_C3_L_C3_8822B) << BIT_SHIFT_C3_L_C3_8822B) +#define BITS_C3_L_C3_8822B (BIT_MASK_C3_L_C3_8822B << BIT_SHIFT_C3_L_C3_8822B) +#define BIT_CLEAR_C3_L_C3_8822B(x) ((x) & (~BITS_C3_L_C3_8822B)) +#define BIT_GET_C3_L_C3_8822B(x) \ + (((x) >> BIT_SHIFT_C3_L_C3_8822B) & BIT_MASK_C3_L_C3_8822B) +#define BIT_SET_C3_L_C3_8822B(x, v) \ + (BIT_CLEAR_C3_L_C3_8822B(x) | BIT_C3_L_C3_8822B(v)) + +#define BIT_C2_L_BIT1_8822B BIT(0) + +/* 2 REG_SYS_SWR_CTRL3_8822B */ +#define BIT_SPS18_OCP_DIS_8822B BIT(31) + +#define BIT_SHIFT_SPS18_OCP_TH_8822B 16 +#define BIT_MASK_SPS18_OCP_TH_8822B 0x7fff +#define BIT_SPS18_OCP_TH_8822B(x) \ + (((x) & BIT_MASK_SPS18_OCP_TH_8822B) << BIT_SHIFT_SPS18_OCP_TH_8822B) +#define BITS_SPS18_OCP_TH_8822B \ + (BIT_MASK_SPS18_OCP_TH_8822B << BIT_SHIFT_SPS18_OCP_TH_8822B) +#define BIT_CLEAR_SPS18_OCP_TH_8822B(x) ((x) & (~BITS_SPS18_OCP_TH_8822B)) +#define BIT_GET_SPS18_OCP_TH_8822B(x) \ + (((x) >> BIT_SHIFT_SPS18_OCP_TH_8822B) & BIT_MASK_SPS18_OCP_TH_8822B) +#define BIT_SET_SPS18_OCP_TH_8822B(x, v) \ + (BIT_CLEAR_SPS18_OCP_TH_8822B(x) | BIT_SPS18_OCP_TH_8822B(v)) + +#define BIT_SHIFT_OCP_WINDOW_8822B 0 +#define BIT_MASK_OCP_WINDOW_8822B 0xffff +#define BIT_OCP_WINDOW_8822B(x) \ + (((x) & BIT_MASK_OCP_WINDOW_8822B) << BIT_SHIFT_OCP_WINDOW_8822B) +#define BITS_OCP_WINDOW_8822B \ + (BIT_MASK_OCP_WINDOW_8822B << BIT_SHIFT_OCP_WINDOW_8822B) +#define BIT_CLEAR_OCP_WINDOW_8822B(x) ((x) & (~BITS_OCP_WINDOW_8822B)) +#define BIT_GET_OCP_WINDOW_8822B(x) \ + (((x) >> BIT_SHIFT_OCP_WINDOW_8822B) & BIT_MASK_OCP_WINDOW_8822B) +#define BIT_SET_OCP_WINDOW_8822B(x, v) \ + (BIT_CLEAR_OCP_WINDOW_8822B(x) | BIT_OCP_WINDOW_8822B(v)) + +/* 2 REG_RSV_CTRL_8822B */ +#define BIT_HREG_DBG_8822B BIT(23) +#define BIT_WLMCUIOIF_8822B BIT(8) +#define BIT_LOCK_ALL_EN_8822B BIT(7) +#define BIT_R_DIS_PRST_8822B BIT(6) +#define BIT_WLOCK_1C_B6_8822B BIT(5) +#define BIT_WLOCK_40_8822B BIT(4) +#define BIT_WLOCK_08_8822B BIT(3) +#define BIT_WLOCK_04_8822B BIT(2) +#define BIT_WLOCK_00_8822B BIT(1) +#define BIT_WLOCK_ALL_8822B BIT(0) + +/* 2 REG_RF_CTRL_8822B */ +#define BIT_RF_SDMRSTB_8822B BIT(2) +#define BIT_RF_RSTB_8822B BIT(1) +#define BIT_RF_EN_8822B BIT(0) + +/* 2 REG_AFE_LDO_CTRL_8822B */ + +#define BIT_SHIFT_LPLDH12_RSV_8822B 29 +#define BIT_MASK_LPLDH12_RSV_8822B 0x7 +#define BIT_LPLDH12_RSV_8822B(x) \ + (((x) & BIT_MASK_LPLDH12_RSV_8822B) << BIT_SHIFT_LPLDH12_RSV_8822B) +#define BITS_LPLDH12_RSV_8822B \ + (BIT_MASK_LPLDH12_RSV_8822B << BIT_SHIFT_LPLDH12_RSV_8822B) +#define BIT_CLEAR_LPLDH12_RSV_8822B(x) ((x) & (~BITS_LPLDH12_RSV_8822B)) +#define BIT_GET_LPLDH12_RSV_8822B(x) \ + (((x) >> BIT_SHIFT_LPLDH12_RSV_8822B) & BIT_MASK_LPLDH12_RSV_8822B) +#define BIT_SET_LPLDH12_RSV_8822B(x, v) \ + (BIT_CLEAR_LPLDH12_RSV_8822B(x) | BIT_LPLDH12_RSV_8822B(v)) + +#define BIT_LPLDH12_SLP_8822B BIT(28) + +#define BIT_SHIFT_LPLDH12_VADJ_8822B 24 +#define BIT_MASK_LPLDH12_VADJ_8822B 0xf +#define BIT_LPLDH12_VADJ_8822B(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_8822B) << BIT_SHIFT_LPLDH12_VADJ_8822B) +#define BITS_LPLDH12_VADJ_8822B \ + (BIT_MASK_LPLDH12_VADJ_8822B << BIT_SHIFT_LPLDH12_VADJ_8822B) +#define BIT_CLEAR_LPLDH12_VADJ_8822B(x) ((x) & (~BITS_LPLDH12_VADJ_8822B)) +#define BIT_GET_LPLDH12_VADJ_8822B(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_8822B) & BIT_MASK_LPLDH12_VADJ_8822B) +#define BIT_SET_LPLDH12_VADJ_8822B(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_8822B(x) | BIT_LPLDH12_VADJ_8822B(v)) + +#define BIT_LDH12_EN_8822B BIT(16) +#define BIT_WLBBOFF_BIG_PWC_EN_8822B BIT(14) +#define BIT_WLBBOFF_SMALL_PWC_EN_8822B BIT(13) +#define BIT_WLMACOFF_BIG_PWC_EN_8822B BIT(12) +#define BIT_WLPON_PWC_EN_8822B BIT(11) +#define BIT_POW_REGU_P1_8822B BIT(10) +#define BIT_LDOV12W_EN_8822B BIT(8) +#define BIT_EX_XTAL_DRV_DIGI_8822B BIT(7) +#define BIT_EX_XTAL_DRV_USB_8822B BIT(6) +#define BIT_EX_XTAL_DRV_AFE_8822B BIT(5) +#define BIT_EX_XTAL_DRV_RF2_8822B BIT(4) +#define BIT_EX_XTAL_DRV_RF1_8822B BIT(3) +#define BIT_POW_REGU_P0_8822B BIT(2) + +/* 2 REG_NOT_VALID_8822B */ +#define BIT_POW_PLL_LDO_8822B BIT(0) + +/* 2 REG_AFE_CTRL1_8822B */ +#define BIT_AGPIO_GPE_8822B BIT(31) + +#define BIT_SHIFT_XTAL_CAP_XI_8822B 25 +#define BIT_MASK_XTAL_CAP_XI_8822B 0x3f +#define BIT_XTAL_CAP_XI_8822B(x) \ + (((x) & BIT_MASK_XTAL_CAP_XI_8822B) << BIT_SHIFT_XTAL_CAP_XI_8822B) +#define BITS_XTAL_CAP_XI_8822B \ + (BIT_MASK_XTAL_CAP_XI_8822B << BIT_SHIFT_XTAL_CAP_XI_8822B) +#define BIT_CLEAR_XTAL_CAP_XI_8822B(x) ((x) & (~BITS_XTAL_CAP_XI_8822B)) +#define BIT_GET_XTAL_CAP_XI_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_CAP_XI_8822B) & BIT_MASK_XTAL_CAP_XI_8822B) +#define BIT_SET_XTAL_CAP_XI_8822B(x, v) \ + (BIT_CLEAR_XTAL_CAP_XI_8822B(x) | BIT_XTAL_CAP_XI_8822B(v)) + +#define BIT_SHIFT_XTAL_DRV_DIGI_8822B 23 +#define BIT_MASK_XTAL_DRV_DIGI_8822B 0x3 +#define BIT_XTAL_DRV_DIGI_8822B(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI_8822B) << BIT_SHIFT_XTAL_DRV_DIGI_8822B) +#define BITS_XTAL_DRV_DIGI_8822B \ + (BIT_MASK_XTAL_DRV_DIGI_8822B << BIT_SHIFT_XTAL_DRV_DIGI_8822B) +#define BIT_CLEAR_XTAL_DRV_DIGI_8822B(x) ((x) & (~BITS_XTAL_DRV_DIGI_8822B)) +#define BIT_GET_XTAL_DRV_DIGI_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_8822B) & BIT_MASK_XTAL_DRV_DIGI_8822B) +#define BIT_SET_XTAL_DRV_DIGI_8822B(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI_8822B(x) | BIT_XTAL_DRV_DIGI_8822B(v)) + +#define BIT_XTAL_DRV_USB_BIT1_8822B BIT(22) + +#define BIT_SHIFT_MAC_CLK_SEL_8822B 20 +#define BIT_MASK_MAC_CLK_SEL_8822B 0x3 +#define BIT_MAC_CLK_SEL_8822B(x) \ + (((x) & BIT_MASK_MAC_CLK_SEL_8822B) << BIT_SHIFT_MAC_CLK_SEL_8822B) +#define BITS_MAC_CLK_SEL_8822B \ + (BIT_MASK_MAC_CLK_SEL_8822B << BIT_SHIFT_MAC_CLK_SEL_8822B) +#define BIT_CLEAR_MAC_CLK_SEL_8822B(x) ((x) & (~BITS_MAC_CLK_SEL_8822B)) +#define BIT_GET_MAC_CLK_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_MAC_CLK_SEL_8822B) & BIT_MASK_MAC_CLK_SEL_8822B) +#define BIT_SET_MAC_CLK_SEL_8822B(x, v) \ + (BIT_CLEAR_MAC_CLK_SEL_8822B(x) | BIT_MAC_CLK_SEL_8822B(v)) + +#define BIT_XTAL_DRV_USB_BIT0_8822B BIT(19) + +#define BIT_SHIFT_XTAL_DRV_AFE_8822B 17 +#define BIT_MASK_XTAL_DRV_AFE_8822B 0x3 +#define BIT_XTAL_DRV_AFE_8822B(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE_8822B) << BIT_SHIFT_XTAL_DRV_AFE_8822B) +#define BITS_XTAL_DRV_AFE_8822B \ + (BIT_MASK_XTAL_DRV_AFE_8822B << BIT_SHIFT_XTAL_DRV_AFE_8822B) +#define BIT_CLEAR_XTAL_DRV_AFE_8822B(x) ((x) & (~BITS_XTAL_DRV_AFE_8822B)) +#define BIT_GET_XTAL_DRV_AFE_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE_8822B) & BIT_MASK_XTAL_DRV_AFE_8822B) +#define BIT_SET_XTAL_DRV_AFE_8822B(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE_8822B(x) | BIT_XTAL_DRV_AFE_8822B(v)) + +#define BIT_SHIFT_XTAL_DRV_RF2_8822B 15 +#define BIT_MASK_XTAL_DRV_RF2_8822B 0x3 +#define BIT_XTAL_DRV_RF2_8822B(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2_8822B) << BIT_SHIFT_XTAL_DRV_RF2_8822B) +#define BITS_XTAL_DRV_RF2_8822B \ + (BIT_MASK_XTAL_DRV_RF2_8822B << BIT_SHIFT_XTAL_DRV_RF2_8822B) +#define BIT_CLEAR_XTAL_DRV_RF2_8822B(x) ((x) & (~BITS_XTAL_DRV_RF2_8822B)) +#define BIT_GET_XTAL_DRV_RF2_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2_8822B) & BIT_MASK_XTAL_DRV_RF2_8822B) +#define BIT_SET_XTAL_DRV_RF2_8822B(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2_8822B(x) | BIT_XTAL_DRV_RF2_8822B(v)) + +#define BIT_SHIFT_XTAL_DRV_RF1_8822B 13 +#define BIT_MASK_XTAL_DRV_RF1_8822B 0x3 +#define BIT_XTAL_DRV_RF1_8822B(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF1_8822B) << BIT_SHIFT_XTAL_DRV_RF1_8822B) +#define BITS_XTAL_DRV_RF1_8822B \ + (BIT_MASK_XTAL_DRV_RF1_8822B << BIT_SHIFT_XTAL_DRV_RF1_8822B) +#define BIT_CLEAR_XTAL_DRV_RF1_8822B(x) ((x) & (~BITS_XTAL_DRV_RF1_8822B)) +#define BIT_GET_XTAL_DRV_RF1_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF1_8822B) & BIT_MASK_XTAL_DRV_RF1_8822B) +#define BIT_SET_XTAL_DRV_RF1_8822B(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF1_8822B(x) | BIT_XTAL_DRV_RF1_8822B(v)) + +#define BIT_XTAL_DELAY_DIGI_8822B BIT(12) +#define BIT_XTAL_DELAY_USB_8822B BIT(11) +#define BIT_XTAL_DELAY_AFE_8822B BIT(10) + +#define BIT_SHIFT_XTAL_LDO_VREF_8822B 7 +#define BIT_MASK_XTAL_LDO_VREF_8822B 0x7 +#define BIT_XTAL_LDO_VREF_8822B(x) \ + (((x) & BIT_MASK_XTAL_LDO_VREF_8822B) << BIT_SHIFT_XTAL_LDO_VREF_8822B) +#define BITS_XTAL_LDO_VREF_8822B \ + (BIT_MASK_XTAL_LDO_VREF_8822B << BIT_SHIFT_XTAL_LDO_VREF_8822B) +#define BIT_CLEAR_XTAL_LDO_VREF_8822B(x) ((x) & (~BITS_XTAL_LDO_VREF_8822B)) +#define BIT_GET_XTAL_LDO_VREF_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_VREF_8822B) & BIT_MASK_XTAL_LDO_VREF_8822B) +#define BIT_SET_XTAL_LDO_VREF_8822B(x, v) \ + (BIT_CLEAR_XTAL_LDO_VREF_8822B(x) | BIT_XTAL_LDO_VREF_8822B(v)) + +#define BIT_XTAL_XQSEL_RF_8822B BIT(6) +#define BIT_XTAL_XQSEL_8822B BIT(5) + +#define BIT_SHIFT_XTAL_GMN_V2_8822B 3 +#define BIT_MASK_XTAL_GMN_V2_8822B 0x3 +#define BIT_XTAL_GMN_V2_8822B(x) \ + (((x) & BIT_MASK_XTAL_GMN_V2_8822B) << BIT_SHIFT_XTAL_GMN_V2_8822B) +#define BITS_XTAL_GMN_V2_8822B \ + (BIT_MASK_XTAL_GMN_V2_8822B << BIT_SHIFT_XTAL_GMN_V2_8822B) +#define BIT_CLEAR_XTAL_GMN_V2_8822B(x) ((x) & (~BITS_XTAL_GMN_V2_8822B)) +#define BIT_GET_XTAL_GMN_V2_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_V2_8822B) & BIT_MASK_XTAL_GMN_V2_8822B) +#define BIT_SET_XTAL_GMN_V2_8822B(x, v) \ + (BIT_CLEAR_XTAL_GMN_V2_8822B(x) | BIT_XTAL_GMN_V2_8822B(v)) + +#define BIT_SHIFT_XTAL_GMP_V2_8822B 1 +#define BIT_MASK_XTAL_GMP_V2_8822B 0x3 +#define BIT_XTAL_GMP_V2_8822B(x) \ + (((x) & BIT_MASK_XTAL_GMP_V2_8822B) << BIT_SHIFT_XTAL_GMP_V2_8822B) +#define BITS_XTAL_GMP_V2_8822B \ + (BIT_MASK_XTAL_GMP_V2_8822B << BIT_SHIFT_XTAL_GMP_V2_8822B) +#define BIT_CLEAR_XTAL_GMP_V2_8822B(x) ((x) & (~BITS_XTAL_GMP_V2_8822B)) +#define BIT_GET_XTAL_GMP_V2_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_V2_8822B) & BIT_MASK_XTAL_GMP_V2_8822B) +#define BIT_SET_XTAL_GMP_V2_8822B(x, v) \ + (BIT_CLEAR_XTAL_GMP_V2_8822B(x) | BIT_XTAL_GMP_V2_8822B(v)) + +#define BIT_XTAL_EN_8822B BIT(0) + +/* 2 REG_AFE_CTRL2_8822B */ + +#define BIT_SHIFT_REG_C3_V4_8822B 30 +#define BIT_MASK_REG_C3_V4_8822B 0x3 +#define BIT_REG_C3_V4_8822B(x) \ + (((x) & BIT_MASK_REG_C3_V4_8822B) << BIT_SHIFT_REG_C3_V4_8822B) +#define BITS_REG_C3_V4_8822B \ + (BIT_MASK_REG_C3_V4_8822B << BIT_SHIFT_REG_C3_V4_8822B) +#define BIT_CLEAR_REG_C3_V4_8822B(x) ((x) & (~BITS_REG_C3_V4_8822B)) +#define BIT_GET_REG_C3_V4_8822B(x) \ + (((x) >> BIT_SHIFT_REG_C3_V4_8822B) & BIT_MASK_REG_C3_V4_8822B) +#define BIT_SET_REG_C3_V4_8822B(x, v) \ + (BIT_CLEAR_REG_C3_V4_8822B(x) | BIT_REG_C3_V4_8822B(v)) + +#define BIT_REG_CP_BIT1_8822B BIT(29) + +#define BIT_SHIFT_REG_RS_V4_8822B 26 +#define BIT_MASK_REG_RS_V4_8822B 0x7 +#define BIT_REG_RS_V4_8822B(x) \ + (((x) & BIT_MASK_REG_RS_V4_8822B) << BIT_SHIFT_REG_RS_V4_8822B) +#define BITS_REG_RS_V4_8822B \ + (BIT_MASK_REG_RS_V4_8822B << BIT_SHIFT_REG_RS_V4_8822B) +#define BIT_CLEAR_REG_RS_V4_8822B(x) ((x) & (~BITS_REG_RS_V4_8822B)) +#define BIT_GET_REG_RS_V4_8822B(x) \ + (((x) >> BIT_SHIFT_REG_RS_V4_8822B) & BIT_MASK_REG_RS_V4_8822B) +#define BIT_SET_REG_RS_V4_8822B(x, v) \ + (BIT_CLEAR_REG_RS_V4_8822B(x) | BIT_REG_RS_V4_8822B(v)) + +#define BIT_SHIFT_REG__CS_8822B 24 +#define BIT_MASK_REG__CS_8822B 0x3 +#define BIT_REG__CS_8822B(x) \ + (((x) & BIT_MASK_REG__CS_8822B) << BIT_SHIFT_REG__CS_8822B) +#define BITS_REG__CS_8822B (BIT_MASK_REG__CS_8822B << BIT_SHIFT_REG__CS_8822B) +#define BIT_CLEAR_REG__CS_8822B(x) ((x) & (~BITS_REG__CS_8822B)) +#define BIT_GET_REG__CS_8822B(x) \ + (((x) >> BIT_SHIFT_REG__CS_8822B) & BIT_MASK_REG__CS_8822B) +#define BIT_SET_REG__CS_8822B(x, v) \ + (BIT_CLEAR_REG__CS_8822B(x) | BIT_REG__CS_8822B(v)) + +#define BIT_SHIFT_REG_CP_OFFSET_8822B 21 +#define BIT_MASK_REG_CP_OFFSET_8822B 0x7 +#define BIT_REG_CP_OFFSET_8822B(x) \ + (((x) & BIT_MASK_REG_CP_OFFSET_8822B) << BIT_SHIFT_REG_CP_OFFSET_8822B) +#define BITS_REG_CP_OFFSET_8822B \ + (BIT_MASK_REG_CP_OFFSET_8822B << BIT_SHIFT_REG_CP_OFFSET_8822B) +#define BIT_CLEAR_REG_CP_OFFSET_8822B(x) ((x) & (~BITS_REG_CP_OFFSET_8822B)) +#define BIT_GET_REG_CP_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_REG_CP_OFFSET_8822B) & BIT_MASK_REG_CP_OFFSET_8822B) +#define BIT_SET_REG_CP_OFFSET_8822B(x, v) \ + (BIT_CLEAR_REG_CP_OFFSET_8822B(x) | BIT_REG_CP_OFFSET_8822B(v)) + +#define BIT_SHIFT_CP_BIAS_8822B 18 +#define BIT_MASK_CP_BIAS_8822B 0x7 +#define BIT_CP_BIAS_8822B(x) \ + (((x) & BIT_MASK_CP_BIAS_8822B) << BIT_SHIFT_CP_BIAS_8822B) +#define BITS_CP_BIAS_8822B (BIT_MASK_CP_BIAS_8822B << BIT_SHIFT_CP_BIAS_8822B) +#define BIT_CLEAR_CP_BIAS_8822B(x) ((x) & (~BITS_CP_BIAS_8822B)) +#define BIT_GET_CP_BIAS_8822B(x) \ + (((x) >> BIT_SHIFT_CP_BIAS_8822B) & BIT_MASK_CP_BIAS_8822B) +#define BIT_SET_CP_BIAS_8822B(x, v) \ + (BIT_CLEAR_CP_BIAS_8822B(x) | BIT_CP_BIAS_8822B(v)) + +#define BIT_REG_IDOUBLE_V2_8822B BIT(17) +#define BIT_EN_SYN_8822B BIT(16) + +#define BIT_SHIFT_MCCO_8822B 14 +#define BIT_MASK_MCCO_8822B 0x3 +#define BIT_MCCO_8822B(x) (((x) & BIT_MASK_MCCO_8822B) << BIT_SHIFT_MCCO_8822B) +#define BITS_MCCO_8822B (BIT_MASK_MCCO_8822B << BIT_SHIFT_MCCO_8822B) +#define BIT_CLEAR_MCCO_8822B(x) ((x) & (~BITS_MCCO_8822B)) +#define BIT_GET_MCCO_8822B(x) \ + (((x) >> BIT_SHIFT_MCCO_8822B) & BIT_MASK_MCCO_8822B) +#define BIT_SET_MCCO_8822B(x, v) (BIT_CLEAR_MCCO_8822B(x) | BIT_MCCO_8822B(v)) + +#define BIT_SHIFT_REG_LDO_SEL_8822B 12 +#define BIT_MASK_REG_LDO_SEL_8822B 0x3 +#define BIT_REG_LDO_SEL_8822B(x) \ + (((x) & BIT_MASK_REG_LDO_SEL_8822B) << BIT_SHIFT_REG_LDO_SEL_8822B) +#define BITS_REG_LDO_SEL_8822B \ + (BIT_MASK_REG_LDO_SEL_8822B << BIT_SHIFT_REG_LDO_SEL_8822B) +#define BIT_CLEAR_REG_LDO_SEL_8822B(x) ((x) & (~BITS_REG_LDO_SEL_8822B)) +#define BIT_GET_REG_LDO_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_REG_LDO_SEL_8822B) & BIT_MASK_REG_LDO_SEL_8822B) +#define BIT_SET_REG_LDO_SEL_8822B(x, v) \ + (BIT_CLEAR_REG_LDO_SEL_8822B(x) | BIT_REG_LDO_SEL_8822B(v)) + +#define BIT_REG_KVCO_V2_8822B BIT(10) +#define BIT_AGPIO_GPO_8822B BIT(9) + +#define BIT_SHIFT_AGPIO_DRV_8822B 7 +#define BIT_MASK_AGPIO_DRV_8822B 0x3 +#define BIT_AGPIO_DRV_8822B(x) \ + (((x) & BIT_MASK_AGPIO_DRV_8822B) << BIT_SHIFT_AGPIO_DRV_8822B) +#define BITS_AGPIO_DRV_8822B \ + (BIT_MASK_AGPIO_DRV_8822B << BIT_SHIFT_AGPIO_DRV_8822B) +#define BIT_CLEAR_AGPIO_DRV_8822B(x) ((x) & (~BITS_AGPIO_DRV_8822B)) +#define BIT_GET_AGPIO_DRV_8822B(x) \ + (((x) >> BIT_SHIFT_AGPIO_DRV_8822B) & BIT_MASK_AGPIO_DRV_8822B) +#define BIT_SET_AGPIO_DRV_8822B(x, v) \ + (BIT_CLEAR_AGPIO_DRV_8822B(x) | BIT_AGPIO_DRV_8822B(v)) + +#define BIT_SHIFT_XTAL_CAP_XO_8822B 1 +#define BIT_MASK_XTAL_CAP_XO_8822B 0x3f +#define BIT_XTAL_CAP_XO_8822B(x) \ + (((x) & BIT_MASK_XTAL_CAP_XO_8822B) << BIT_SHIFT_XTAL_CAP_XO_8822B) +#define BITS_XTAL_CAP_XO_8822B \ + (BIT_MASK_XTAL_CAP_XO_8822B << BIT_SHIFT_XTAL_CAP_XO_8822B) +#define BIT_CLEAR_XTAL_CAP_XO_8822B(x) ((x) & (~BITS_XTAL_CAP_XO_8822B)) +#define BIT_GET_XTAL_CAP_XO_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_CAP_XO_8822B) & BIT_MASK_XTAL_CAP_XO_8822B) +#define BIT_SET_XTAL_CAP_XO_8822B(x, v) \ + (BIT_CLEAR_XTAL_CAP_XO_8822B(x) | BIT_XTAL_CAP_XO_8822B(v)) + +#define BIT_POW_PLL_8822B BIT(0) + +/* 2 REG_AFE_CTRL3_8822B */ + +#define BIT_SHIFT_PS_8822B 7 +#define BIT_MASK_PS_8822B 0x7 +#define BIT_PS_8822B(x) (((x) & BIT_MASK_PS_8822B) << BIT_SHIFT_PS_8822B) +#define BITS_PS_8822B (BIT_MASK_PS_8822B << BIT_SHIFT_PS_8822B) +#define BIT_CLEAR_PS_8822B(x) ((x) & (~BITS_PS_8822B)) +#define BIT_GET_PS_8822B(x) (((x) >> BIT_SHIFT_PS_8822B) & BIT_MASK_PS_8822B) +#define BIT_SET_PS_8822B(x, v) (BIT_CLEAR_PS_8822B(x) | BIT_PS_8822B(v)) + +#define BIT_PSEN_8822B BIT(6) +#define BIT_DOGENB_8822B BIT(5) +#define BIT_REG_MBIAS_8822B BIT(4) + +#define BIT_SHIFT_REG_R3_V4_8822B 1 +#define BIT_MASK_REG_R3_V4_8822B 0x7 +#define BIT_REG_R3_V4_8822B(x) \ + (((x) & BIT_MASK_REG_R3_V4_8822B) << BIT_SHIFT_REG_R3_V4_8822B) +#define BITS_REG_R3_V4_8822B \ + (BIT_MASK_REG_R3_V4_8822B << BIT_SHIFT_REG_R3_V4_8822B) +#define BIT_CLEAR_REG_R3_V4_8822B(x) ((x) & (~BITS_REG_R3_V4_8822B)) +#define BIT_GET_REG_R3_V4_8822B(x) \ + (((x) >> BIT_SHIFT_REG_R3_V4_8822B) & BIT_MASK_REG_R3_V4_8822B) +#define BIT_SET_REG_R3_V4_8822B(x, v) \ + (BIT_CLEAR_REG_R3_V4_8822B(x) | BIT_REG_R3_V4_8822B(v)) + +#define BIT_REG_CP_BIT0_8822B BIT(0) + +/* 2 REG_EFUSE_CTRL_8822B */ +#define BIT_EF_FLAG_8822B BIT(31) + +#define BIT_SHIFT_EF_PGPD_8822B 28 +#define BIT_MASK_EF_PGPD_8822B 0x7 +#define BIT_EF_PGPD_8822B(x) \ + (((x) & BIT_MASK_EF_PGPD_8822B) << BIT_SHIFT_EF_PGPD_8822B) +#define BITS_EF_PGPD_8822B (BIT_MASK_EF_PGPD_8822B << BIT_SHIFT_EF_PGPD_8822B) +#define BIT_CLEAR_EF_PGPD_8822B(x) ((x) & (~BITS_EF_PGPD_8822B)) +#define BIT_GET_EF_PGPD_8822B(x) \ + (((x) >> BIT_SHIFT_EF_PGPD_8822B) & BIT_MASK_EF_PGPD_8822B) +#define BIT_SET_EF_PGPD_8822B(x, v) \ + (BIT_CLEAR_EF_PGPD_8822B(x) | BIT_EF_PGPD_8822B(v)) + +#define BIT_SHIFT_EF_RDT_8822B 24 +#define BIT_MASK_EF_RDT_8822B 0xf +#define BIT_EF_RDT_8822B(x) \ + (((x) & BIT_MASK_EF_RDT_8822B) << BIT_SHIFT_EF_RDT_8822B) +#define BITS_EF_RDT_8822B (BIT_MASK_EF_RDT_8822B << BIT_SHIFT_EF_RDT_8822B) +#define BIT_CLEAR_EF_RDT_8822B(x) ((x) & (~BITS_EF_RDT_8822B)) +#define BIT_GET_EF_RDT_8822B(x) \ + (((x) >> BIT_SHIFT_EF_RDT_8822B) & BIT_MASK_EF_RDT_8822B) +#define BIT_SET_EF_RDT_8822B(x, v) \ + (BIT_CLEAR_EF_RDT_8822B(x) | BIT_EF_RDT_8822B(v)) + +#define BIT_SHIFT_EF_PGTS_8822B 20 +#define BIT_MASK_EF_PGTS_8822B 0xf +#define BIT_EF_PGTS_8822B(x) \ + (((x) & BIT_MASK_EF_PGTS_8822B) << BIT_SHIFT_EF_PGTS_8822B) +#define BITS_EF_PGTS_8822B (BIT_MASK_EF_PGTS_8822B << BIT_SHIFT_EF_PGTS_8822B) +#define BIT_CLEAR_EF_PGTS_8822B(x) ((x) & (~BITS_EF_PGTS_8822B)) +#define BIT_GET_EF_PGTS_8822B(x) \ + (((x) >> BIT_SHIFT_EF_PGTS_8822B) & BIT_MASK_EF_PGTS_8822B) +#define BIT_SET_EF_PGTS_8822B(x, v) \ + (BIT_CLEAR_EF_PGTS_8822B(x) | BIT_EF_PGTS_8822B(v)) + +#define BIT_EF_PDWN_8822B BIT(19) +#define BIT_EF_ALDEN_8822B BIT(18) + +#define BIT_SHIFT_EF_ADDR_8822B 8 +#define BIT_MASK_EF_ADDR_8822B 0x3ff +#define BIT_EF_ADDR_8822B(x) \ + (((x) & BIT_MASK_EF_ADDR_8822B) << BIT_SHIFT_EF_ADDR_8822B) +#define BITS_EF_ADDR_8822B (BIT_MASK_EF_ADDR_8822B << BIT_SHIFT_EF_ADDR_8822B) +#define BIT_CLEAR_EF_ADDR_8822B(x) ((x) & (~BITS_EF_ADDR_8822B)) +#define BIT_GET_EF_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_EF_ADDR_8822B) & BIT_MASK_EF_ADDR_8822B) +#define BIT_SET_EF_ADDR_8822B(x, v) \ + (BIT_CLEAR_EF_ADDR_8822B(x) | BIT_EF_ADDR_8822B(v)) + +#define BIT_SHIFT_EF_DATA_8822B 0 +#define BIT_MASK_EF_DATA_8822B 0xff +#define BIT_EF_DATA_8822B(x) \ + (((x) & BIT_MASK_EF_DATA_8822B) << BIT_SHIFT_EF_DATA_8822B) +#define BITS_EF_DATA_8822B (BIT_MASK_EF_DATA_8822B << BIT_SHIFT_EF_DATA_8822B) +#define BIT_CLEAR_EF_DATA_8822B(x) ((x) & (~BITS_EF_DATA_8822B)) +#define BIT_GET_EF_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_EF_DATA_8822B) & BIT_MASK_EF_DATA_8822B) +#define BIT_SET_EF_DATA_8822B(x, v) \ + (BIT_CLEAR_EF_DATA_8822B(x) | BIT_EF_DATA_8822B(v)) + +/* 2 REG_LDO_EFUSE_CTRL_8822B */ +#define BIT_LDOE25_EN_8822B BIT(31) + +#define BIT_SHIFT_LDOE25_V12ADJ_L_8822B 27 +#define BIT_MASK_LDOE25_V12ADJ_L_8822B 0xf +#define BIT_LDOE25_V12ADJ_L_8822B(x) \ + (((x) & BIT_MASK_LDOE25_V12ADJ_L_8822B) \ + << BIT_SHIFT_LDOE25_V12ADJ_L_8822B) +#define BITS_LDOE25_V12ADJ_L_8822B \ + (BIT_MASK_LDOE25_V12ADJ_L_8822B << BIT_SHIFT_LDOE25_V12ADJ_L_8822B) +#define BIT_CLEAR_LDOE25_V12ADJ_L_8822B(x) ((x) & (~BITS_LDOE25_V12ADJ_L_8822B)) +#define BIT_GET_LDOE25_V12ADJ_L_8822B(x) \ + (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_8822B) & \ + BIT_MASK_LDOE25_V12ADJ_L_8822B) +#define BIT_SET_LDOE25_V12ADJ_L_8822B(x, v) \ + (BIT_CLEAR_LDOE25_V12ADJ_L_8822B(x) | BIT_LDOE25_V12ADJ_L_8822B(v)) + +#define BIT_EF_CRES_SEL_8822B BIT(26) + +#define BIT_SHIFT_EF_SCAN_START_V1_8822B 16 +#define BIT_MASK_EF_SCAN_START_V1_8822B 0x3ff +#define BIT_EF_SCAN_START_V1_8822B(x) \ + (((x) & BIT_MASK_EF_SCAN_START_V1_8822B) \ + << BIT_SHIFT_EF_SCAN_START_V1_8822B) +#define BITS_EF_SCAN_START_V1_8822B \ + (BIT_MASK_EF_SCAN_START_V1_8822B << BIT_SHIFT_EF_SCAN_START_V1_8822B) +#define BIT_CLEAR_EF_SCAN_START_V1_8822B(x) \ + ((x) & (~BITS_EF_SCAN_START_V1_8822B)) +#define BIT_GET_EF_SCAN_START_V1_8822B(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_START_V1_8822B) & \ + BIT_MASK_EF_SCAN_START_V1_8822B) +#define BIT_SET_EF_SCAN_START_V1_8822B(x, v) \ + (BIT_CLEAR_EF_SCAN_START_V1_8822B(x) | BIT_EF_SCAN_START_V1_8822B(v)) + +#define BIT_SHIFT_EF_SCAN_END_8822B 12 +#define BIT_MASK_EF_SCAN_END_8822B 0xf +#define BIT_EF_SCAN_END_8822B(x) \ + (((x) & BIT_MASK_EF_SCAN_END_8822B) << BIT_SHIFT_EF_SCAN_END_8822B) +#define BITS_EF_SCAN_END_8822B \ + (BIT_MASK_EF_SCAN_END_8822B << BIT_SHIFT_EF_SCAN_END_8822B) +#define BIT_CLEAR_EF_SCAN_END_8822B(x) ((x) & (~BITS_EF_SCAN_END_8822B)) +#define BIT_GET_EF_SCAN_END_8822B(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_END_8822B) & BIT_MASK_EF_SCAN_END_8822B) +#define BIT_SET_EF_SCAN_END_8822B(x, v) \ + (BIT_CLEAR_EF_SCAN_END_8822B(x) | BIT_EF_SCAN_END_8822B(v)) + +#define BIT_EF_PD_DIS_8822B BIT(11) + +#define BIT_SHIFT_EF_CELL_SEL_8822B 8 +#define BIT_MASK_EF_CELL_SEL_8822B 0x3 +#define BIT_EF_CELL_SEL_8822B(x) \ + (((x) & BIT_MASK_EF_CELL_SEL_8822B) << BIT_SHIFT_EF_CELL_SEL_8822B) +#define BITS_EF_CELL_SEL_8822B \ + (BIT_MASK_EF_CELL_SEL_8822B << BIT_SHIFT_EF_CELL_SEL_8822B) +#define BIT_CLEAR_EF_CELL_SEL_8822B(x) ((x) & (~BITS_EF_CELL_SEL_8822B)) +#define BIT_GET_EF_CELL_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_EF_CELL_SEL_8822B) & BIT_MASK_EF_CELL_SEL_8822B) +#define BIT_SET_EF_CELL_SEL_8822B(x, v) \ + (BIT_CLEAR_EF_CELL_SEL_8822B(x) | BIT_EF_CELL_SEL_8822B(v)) + +#define BIT_EF_TRPT_8822B BIT(7) + +#define BIT_SHIFT_EF_TTHD_8822B 0 +#define BIT_MASK_EF_TTHD_8822B 0x7f +#define BIT_EF_TTHD_8822B(x) \ + (((x) & BIT_MASK_EF_TTHD_8822B) << BIT_SHIFT_EF_TTHD_8822B) +#define BITS_EF_TTHD_8822B (BIT_MASK_EF_TTHD_8822B << BIT_SHIFT_EF_TTHD_8822B) +#define BIT_CLEAR_EF_TTHD_8822B(x) ((x) & (~BITS_EF_TTHD_8822B)) +#define BIT_GET_EF_TTHD_8822B(x) \ + (((x) >> BIT_SHIFT_EF_TTHD_8822B) & BIT_MASK_EF_TTHD_8822B) +#define BIT_SET_EF_TTHD_8822B(x, v) \ + (BIT_CLEAR_EF_TTHD_8822B(x) | BIT_EF_TTHD_8822B(v)) + +/* 2 REG_PWR_OPTION_CTRL_8822B */ + +#define BIT_SHIFT_DBG_SEL_V1_8822B 16 +#define BIT_MASK_DBG_SEL_V1_8822B 0xff +#define BIT_DBG_SEL_V1_8822B(x) \ + (((x) & BIT_MASK_DBG_SEL_V1_8822B) << BIT_SHIFT_DBG_SEL_V1_8822B) +#define BITS_DBG_SEL_V1_8822B \ + (BIT_MASK_DBG_SEL_V1_8822B << BIT_SHIFT_DBG_SEL_V1_8822B) +#define BIT_CLEAR_DBG_SEL_V1_8822B(x) ((x) & (~BITS_DBG_SEL_V1_8822B)) +#define BIT_GET_DBG_SEL_V1_8822B(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_V1_8822B) & BIT_MASK_DBG_SEL_V1_8822B) +#define BIT_SET_DBG_SEL_V1_8822B(x, v) \ + (BIT_CLEAR_DBG_SEL_V1_8822B(x) | BIT_DBG_SEL_V1_8822B(v)) + +#define BIT_SHIFT_DBG_SEL_BYTE_8822B 14 +#define BIT_MASK_DBG_SEL_BYTE_8822B 0x3 +#define BIT_DBG_SEL_BYTE_8822B(x) \ + (((x) & BIT_MASK_DBG_SEL_BYTE_8822B) << BIT_SHIFT_DBG_SEL_BYTE_8822B) +#define BITS_DBG_SEL_BYTE_8822B \ + (BIT_MASK_DBG_SEL_BYTE_8822B << BIT_SHIFT_DBG_SEL_BYTE_8822B) +#define BIT_CLEAR_DBG_SEL_BYTE_8822B(x) ((x) & (~BITS_DBG_SEL_BYTE_8822B)) +#define BIT_GET_DBG_SEL_BYTE_8822B(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_BYTE_8822B) & BIT_MASK_DBG_SEL_BYTE_8822B) +#define BIT_SET_DBG_SEL_BYTE_8822B(x, v) \ + (BIT_CLEAR_DBG_SEL_BYTE_8822B(x) | BIT_DBG_SEL_BYTE_8822B(v)) + +#define BIT_SHIFT_STD_L1_V1_8822B 12 +#define BIT_MASK_STD_L1_V1_8822B 0x3 +#define BIT_STD_L1_V1_8822B(x) \ + (((x) & BIT_MASK_STD_L1_V1_8822B) << BIT_SHIFT_STD_L1_V1_8822B) +#define BITS_STD_L1_V1_8822B \ + (BIT_MASK_STD_L1_V1_8822B << BIT_SHIFT_STD_L1_V1_8822B) +#define BIT_CLEAR_STD_L1_V1_8822B(x) ((x) & (~BITS_STD_L1_V1_8822B)) +#define BIT_GET_STD_L1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_STD_L1_V1_8822B) & BIT_MASK_STD_L1_V1_8822B) +#define BIT_SET_STD_L1_V1_8822B(x, v) \ + (BIT_CLEAR_STD_L1_V1_8822B(x) | BIT_STD_L1_V1_8822B(v)) + +#define BIT_SYSON_DBG_PAD_E2_8822B BIT(11) +#define BIT_SYSON_LED_PAD_E2_8822B BIT(10) +#define BIT_SYSON_GPEE_PAD_E2_8822B BIT(9) +#define BIT_SYSON_PCI_PAD_E2_8822B BIT(8) +#define BIT_AUTO_SW_LDO_VOL_EN_8822B BIT(7) + +#define BIT_SHIFT_SYSON_SPS0WWV_WT_8822B 4 +#define BIT_MASK_SYSON_SPS0WWV_WT_8822B 0x3 +#define BIT_SYSON_SPS0WWV_WT_8822B(x) \ + (((x) & BIT_MASK_SYSON_SPS0WWV_WT_8822B) \ + << BIT_SHIFT_SYSON_SPS0WWV_WT_8822B) +#define BITS_SYSON_SPS0WWV_WT_8822B \ + (BIT_MASK_SYSON_SPS0WWV_WT_8822B << BIT_SHIFT_SYSON_SPS0WWV_WT_8822B) +#define BIT_CLEAR_SYSON_SPS0WWV_WT_8822B(x) \ + ((x) & (~BITS_SYSON_SPS0WWV_WT_8822B)) +#define BIT_GET_SYSON_SPS0WWV_WT_8822B(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT_8822B) & \ + BIT_MASK_SYSON_SPS0WWV_WT_8822B) +#define BIT_SET_SYSON_SPS0WWV_WT_8822B(x, v) \ + (BIT_CLEAR_SYSON_SPS0WWV_WT_8822B(x) | BIT_SYSON_SPS0WWV_WT_8822B(v)) + +#define BIT_SHIFT_SYSON_SPS0LDO_WT_8822B 2 +#define BIT_MASK_SYSON_SPS0LDO_WT_8822B 0x3 +#define BIT_SYSON_SPS0LDO_WT_8822B(x) \ + (((x) & BIT_MASK_SYSON_SPS0LDO_WT_8822B) \ + << BIT_SHIFT_SYSON_SPS0LDO_WT_8822B) +#define BITS_SYSON_SPS0LDO_WT_8822B \ + (BIT_MASK_SYSON_SPS0LDO_WT_8822B << BIT_SHIFT_SYSON_SPS0LDO_WT_8822B) +#define BIT_CLEAR_SYSON_SPS0LDO_WT_8822B(x) \ + ((x) & (~BITS_SYSON_SPS0LDO_WT_8822B)) +#define BIT_GET_SYSON_SPS0LDO_WT_8822B(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT_8822B) & \ + BIT_MASK_SYSON_SPS0LDO_WT_8822B) +#define BIT_SET_SYSON_SPS0LDO_WT_8822B(x, v) \ + (BIT_CLEAR_SYSON_SPS0LDO_WT_8822B(x) | BIT_SYSON_SPS0LDO_WT_8822B(v)) + +#define BIT_SHIFT_SYSON_RCLK_SCALE_8822B 0 +#define BIT_MASK_SYSON_RCLK_SCALE_8822B 0x3 +#define BIT_SYSON_RCLK_SCALE_8822B(x) \ + (((x) & BIT_MASK_SYSON_RCLK_SCALE_8822B) \ + << BIT_SHIFT_SYSON_RCLK_SCALE_8822B) +#define BITS_SYSON_RCLK_SCALE_8822B \ + (BIT_MASK_SYSON_RCLK_SCALE_8822B << BIT_SHIFT_SYSON_RCLK_SCALE_8822B) +#define BIT_CLEAR_SYSON_RCLK_SCALE_8822B(x) \ + ((x) & (~BITS_SYSON_RCLK_SCALE_8822B)) +#define BIT_GET_SYSON_RCLK_SCALE_8822B(x) \ + (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE_8822B) & \ + BIT_MASK_SYSON_RCLK_SCALE_8822B) +#define BIT_SET_SYSON_RCLK_SCALE_8822B(x, v) \ + (BIT_CLEAR_SYSON_RCLK_SCALE_8822B(x) | BIT_SYSON_RCLK_SCALE_8822B(v)) + +/* 2 REG_CAL_TIMER_8822B */ + +#define BIT_SHIFT_MATCH_CNT_8822B 8 +#define BIT_MASK_MATCH_CNT_8822B 0xff +#define BIT_MATCH_CNT_8822B(x) \ + (((x) & BIT_MASK_MATCH_CNT_8822B) << BIT_SHIFT_MATCH_CNT_8822B) +#define BITS_MATCH_CNT_8822B \ + (BIT_MASK_MATCH_CNT_8822B << BIT_SHIFT_MATCH_CNT_8822B) +#define BIT_CLEAR_MATCH_CNT_8822B(x) ((x) & (~BITS_MATCH_CNT_8822B)) +#define BIT_GET_MATCH_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8822B) & BIT_MASK_MATCH_CNT_8822B) +#define BIT_SET_MATCH_CNT_8822B(x, v) \ + (BIT_CLEAR_MATCH_CNT_8822B(x) | BIT_MATCH_CNT_8822B(v)) + +#define BIT_SHIFT_CAL_SCAL_8822B 0 +#define BIT_MASK_CAL_SCAL_8822B 0xff +#define BIT_CAL_SCAL_8822B(x) \ + (((x) & BIT_MASK_CAL_SCAL_8822B) << BIT_SHIFT_CAL_SCAL_8822B) +#define BITS_CAL_SCAL_8822B \ + (BIT_MASK_CAL_SCAL_8822B << BIT_SHIFT_CAL_SCAL_8822B) +#define BIT_CLEAR_CAL_SCAL_8822B(x) ((x) & (~BITS_CAL_SCAL_8822B)) +#define BIT_GET_CAL_SCAL_8822B(x) \ + (((x) >> BIT_SHIFT_CAL_SCAL_8822B) & BIT_MASK_CAL_SCAL_8822B) +#define BIT_SET_CAL_SCAL_8822B(x, v) \ + (BIT_CLEAR_CAL_SCAL_8822B(x) | BIT_CAL_SCAL_8822B(v)) + +/* 2 REG_ACLK_MON_8822B */ + +#define BIT_SHIFT_RCLK_MON_8822B 5 +#define BIT_MASK_RCLK_MON_8822B 0x7ff +#define BIT_RCLK_MON_8822B(x) \ + (((x) & BIT_MASK_RCLK_MON_8822B) << BIT_SHIFT_RCLK_MON_8822B) +#define BITS_RCLK_MON_8822B \ + (BIT_MASK_RCLK_MON_8822B << BIT_SHIFT_RCLK_MON_8822B) +#define BIT_CLEAR_RCLK_MON_8822B(x) ((x) & (~BITS_RCLK_MON_8822B)) +#define BIT_GET_RCLK_MON_8822B(x) \ + (((x) >> BIT_SHIFT_RCLK_MON_8822B) & BIT_MASK_RCLK_MON_8822B) +#define BIT_SET_RCLK_MON_8822B(x, v) \ + (BIT_CLEAR_RCLK_MON_8822B(x) | BIT_RCLK_MON_8822B(v)) + +#define BIT_CAL_EN_8822B BIT(4) + +#define BIT_SHIFT_DPSTU_8822B 2 +#define BIT_MASK_DPSTU_8822B 0x3 +#define BIT_DPSTU_8822B(x) \ + (((x) & BIT_MASK_DPSTU_8822B) << BIT_SHIFT_DPSTU_8822B) +#define BITS_DPSTU_8822B (BIT_MASK_DPSTU_8822B << BIT_SHIFT_DPSTU_8822B) +#define BIT_CLEAR_DPSTU_8822B(x) ((x) & (~BITS_DPSTU_8822B)) +#define BIT_GET_DPSTU_8822B(x) \ + (((x) >> BIT_SHIFT_DPSTU_8822B) & BIT_MASK_DPSTU_8822B) +#define BIT_SET_DPSTU_8822B(x, v) \ + (BIT_CLEAR_DPSTU_8822B(x) | BIT_DPSTU_8822B(v)) + +#define BIT_SUS_16X_8822B BIT(1) + +/* 2 REG_GPIO_MUXCFG_8822B */ +#define BIT_FSPI_EN_8822B BIT(19) +#define BIT_WL_RTS_EXT_32K_SEL_8822B BIT(18) +#define BIT_WLGP_SPI_EN_8822B BIT(16) +#define BIT_SIC_LBK_8822B BIT(15) +#define BIT_ENHTP_8822B BIT(14) +#define BIT_ENSIC_8822B BIT(12) +#define BIT_SIC_SWRST_8822B BIT(11) +#define BIT_PO_WIFI_PTA_PINS_8822B BIT(10) +#define BIT_PO_BT_PTA_PINS_8822B BIT(9) +#define BIT_ENUART_8822B BIT(8) + +#define BIT_SHIFT_BTMODE_8822B 6 +#define BIT_MASK_BTMODE_8822B 0x3 +#define BIT_BTMODE_8822B(x) \ + (((x) & BIT_MASK_BTMODE_8822B) << BIT_SHIFT_BTMODE_8822B) +#define BITS_BTMODE_8822B (BIT_MASK_BTMODE_8822B << BIT_SHIFT_BTMODE_8822B) +#define BIT_CLEAR_BTMODE_8822B(x) ((x) & (~BITS_BTMODE_8822B)) +#define BIT_GET_BTMODE_8822B(x) \ + (((x) >> BIT_SHIFT_BTMODE_8822B) & BIT_MASK_BTMODE_8822B) +#define BIT_SET_BTMODE_8822B(x, v) \ + (BIT_CLEAR_BTMODE_8822B(x) | BIT_BTMODE_8822B(v)) + +#define BIT_ENBT_8822B BIT(5) +#define BIT_EROM_EN_8822B BIT(4) +#define BIT_WLRFE_6_7_EN_8822B BIT(3) +#define BIT_WLRFE_4_5_EN_8822B BIT(2) + +#define BIT_SHIFT_GPIOSEL_8822B 0 +#define BIT_MASK_GPIOSEL_8822B 0x3 +#define BIT_GPIOSEL_8822B(x) \ + (((x) & BIT_MASK_GPIOSEL_8822B) << BIT_SHIFT_GPIOSEL_8822B) +#define BITS_GPIOSEL_8822B (BIT_MASK_GPIOSEL_8822B << BIT_SHIFT_GPIOSEL_8822B) +#define BIT_CLEAR_GPIOSEL_8822B(x) ((x) & (~BITS_GPIOSEL_8822B)) +#define BIT_GET_GPIOSEL_8822B(x) \ + (((x) >> BIT_SHIFT_GPIOSEL_8822B) & BIT_MASK_GPIOSEL_8822B) +#define BIT_SET_GPIOSEL_8822B(x, v) \ + (BIT_CLEAR_GPIOSEL_8822B(x) | BIT_GPIOSEL_8822B(v)) + +/* 2 REG_GPIO_PIN_CTRL_8822B */ + +#define BIT_SHIFT_GPIO_MOD_7_TO_0_8822B 24 +#define BIT_MASK_GPIO_MOD_7_TO_0_8822B 0xff +#define BIT_GPIO_MOD_7_TO_0_8822B(x) \ + (((x) & BIT_MASK_GPIO_MOD_7_TO_0_8822B) \ + << BIT_SHIFT_GPIO_MOD_7_TO_0_8822B) +#define BITS_GPIO_MOD_7_TO_0_8822B \ + (BIT_MASK_GPIO_MOD_7_TO_0_8822B << BIT_SHIFT_GPIO_MOD_7_TO_0_8822B) +#define BIT_CLEAR_GPIO_MOD_7_TO_0_8822B(x) ((x) & (~BITS_GPIO_MOD_7_TO_0_8822B)) +#define BIT_GET_GPIO_MOD_7_TO_0_8822B(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0_8822B) & \ + BIT_MASK_GPIO_MOD_7_TO_0_8822B) +#define BIT_SET_GPIO_MOD_7_TO_0_8822B(x, v) \ + (BIT_CLEAR_GPIO_MOD_7_TO_0_8822B(x) | BIT_GPIO_MOD_7_TO_0_8822B(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822B 16 +#define BIT_MASK_GPIO_IO_SEL_7_TO_0_8822B 0xff +#define BIT_GPIO_IO_SEL_7_TO_0_8822B(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0_8822B) \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822B) +#define BITS_GPIO_IO_SEL_7_TO_0_8822B \ + (BIT_MASK_GPIO_IO_SEL_7_TO_0_8822B \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822B) +#define BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8822B(x) \ + ((x) & (~BITS_GPIO_IO_SEL_7_TO_0_8822B)) +#define BIT_GET_GPIO_IO_SEL_7_TO_0_8822B(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822B) & \ + BIT_MASK_GPIO_IO_SEL_7_TO_0_8822B) +#define BIT_SET_GPIO_IO_SEL_7_TO_0_8822B(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8822B(x) | \ + BIT_GPIO_IO_SEL_7_TO_0_8822B(v)) + +#define BIT_SHIFT_GPIO_OUT_7_TO_0_8822B 8 +#define BIT_MASK_GPIO_OUT_7_TO_0_8822B 0xff +#define BIT_GPIO_OUT_7_TO_0_8822B(x) \ + (((x) & BIT_MASK_GPIO_OUT_7_TO_0_8822B) \ + << BIT_SHIFT_GPIO_OUT_7_TO_0_8822B) +#define BITS_GPIO_OUT_7_TO_0_8822B \ + (BIT_MASK_GPIO_OUT_7_TO_0_8822B << BIT_SHIFT_GPIO_OUT_7_TO_0_8822B) +#define BIT_CLEAR_GPIO_OUT_7_TO_0_8822B(x) ((x) & (~BITS_GPIO_OUT_7_TO_0_8822B)) +#define BIT_GET_GPIO_OUT_7_TO_0_8822B(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0_8822B) & \ + BIT_MASK_GPIO_OUT_7_TO_0_8822B) +#define BIT_SET_GPIO_OUT_7_TO_0_8822B(x, v) \ + (BIT_CLEAR_GPIO_OUT_7_TO_0_8822B(x) | BIT_GPIO_OUT_7_TO_0_8822B(v)) + +#define BIT_SHIFT_GPIO_IN_7_TO_0_8822B 0 +#define BIT_MASK_GPIO_IN_7_TO_0_8822B 0xff +#define BIT_GPIO_IN_7_TO_0_8822B(x) \ + (((x) & BIT_MASK_GPIO_IN_7_TO_0_8822B) \ + << BIT_SHIFT_GPIO_IN_7_TO_0_8822B) +#define BITS_GPIO_IN_7_TO_0_8822B \ + (BIT_MASK_GPIO_IN_7_TO_0_8822B << BIT_SHIFT_GPIO_IN_7_TO_0_8822B) +#define BIT_CLEAR_GPIO_IN_7_TO_0_8822B(x) ((x) & (~BITS_GPIO_IN_7_TO_0_8822B)) +#define BIT_GET_GPIO_IN_7_TO_0_8822B(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0_8822B) & \ + BIT_MASK_GPIO_IN_7_TO_0_8822B) +#define BIT_SET_GPIO_IN_7_TO_0_8822B(x, v) \ + (BIT_CLEAR_GPIO_IN_7_TO_0_8822B(x) | BIT_GPIO_IN_7_TO_0_8822B(v)) + +/* 2 REG_GPIO_INTM_8822B */ + +#define BIT_SHIFT_MUXDBG_SEL_8822B 30 +#define BIT_MASK_MUXDBG_SEL_8822B 0x3 +#define BIT_MUXDBG_SEL_8822B(x) \ + (((x) & BIT_MASK_MUXDBG_SEL_8822B) << BIT_SHIFT_MUXDBG_SEL_8822B) +#define BITS_MUXDBG_SEL_8822B \ + (BIT_MASK_MUXDBG_SEL_8822B << BIT_SHIFT_MUXDBG_SEL_8822B) +#define BIT_CLEAR_MUXDBG_SEL_8822B(x) ((x) & (~BITS_MUXDBG_SEL_8822B)) +#define BIT_GET_MUXDBG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_MUXDBG_SEL_8822B) & BIT_MASK_MUXDBG_SEL_8822B) +#define BIT_SET_MUXDBG_SEL_8822B(x, v) \ + (BIT_CLEAR_MUXDBG_SEL_8822B(x) | BIT_MUXDBG_SEL_8822B(v)) + +#define BIT_EXTWOL_SEL_8822B BIT(17) +#define BIT_EXTWOL_EN_8822B BIT(16) +#define BIT_GPIOF_INT_MD_8822B BIT(15) +#define BIT_GPIOE_INT_MD_8822B BIT(14) +#define BIT_GPIOD_INT_MD_8822B BIT(13) +#define BIT_GPIOF_INT_MD_8822B BIT(15) +#define BIT_GPIOE_INT_MD_8822B BIT(14) +#define BIT_GPIOD_INT_MD_8822B BIT(13) +#define BIT_GPIOC_INT_MD_8822B BIT(12) +#define BIT_GPIOB_INT_MD_8822B BIT(11) +#define BIT_GPIOA_INT_MD_8822B BIT(10) +#define BIT_GPIO9_INT_MD_8822B BIT(9) +#define BIT_GPIO8_INT_MD_8822B BIT(8) +#define BIT_GPIO7_INT_MD_8822B BIT(7) +#define BIT_GPIO6_INT_MD_8822B BIT(6) +#define BIT_GPIO5_INT_MD_8822B BIT(5) +#define BIT_GPIO4_INT_MD_8822B BIT(4) +#define BIT_GPIO3_INT_MD_8822B BIT(3) +#define BIT_GPIO2_INT_MD_8822B BIT(2) +#define BIT_GPIO1_INT_MD_8822B BIT(1) +#define BIT_GPIO0_INT_MD_8822B BIT(0) + +/* 2 REG_LED_CFG_8822B */ +#define BIT_GPIO3_WL_CTRL_EN_8822B BIT(27) +#define BIT_LNAON_SEL_EN_8822B BIT(26) +#define BIT_PAPE_SEL_EN_8822B BIT(25) +#define BIT_DPDT_WLBT_SEL_8822B BIT(24) +#define BIT_DPDT_SEL_EN_8822B BIT(23) +#define BIT_GPIO13_14_WL_CTRL_EN_8822B BIT(22) +#define BIT_GPIO13_14_WL_CTRL_EN_8822B BIT(22) +#define BIT_LED2DIS_8822B BIT(21) +#define BIT_LED2PL_8822B BIT(20) +#define BIT_LED2SV_8822B BIT(19) + +#define BIT_SHIFT_LED2CM_8822B 16 +#define BIT_MASK_LED2CM_8822B 0x7 +#define BIT_LED2CM_8822B(x) \ + (((x) & BIT_MASK_LED2CM_8822B) << BIT_SHIFT_LED2CM_8822B) +#define BITS_LED2CM_8822B (BIT_MASK_LED2CM_8822B << BIT_SHIFT_LED2CM_8822B) +#define BIT_CLEAR_LED2CM_8822B(x) ((x) & (~BITS_LED2CM_8822B)) +#define BIT_GET_LED2CM_8822B(x) \ + (((x) >> BIT_SHIFT_LED2CM_8822B) & BIT_MASK_LED2CM_8822B) +#define BIT_SET_LED2CM_8822B(x, v) \ + (BIT_CLEAR_LED2CM_8822B(x) | BIT_LED2CM_8822B(v)) + +#define BIT_LED1DIS_8822B BIT(15) +#define BIT_LED1PL_8822B BIT(12) +#define BIT_LED1SV_8822B BIT(11) + +#define BIT_SHIFT_LED1CM_8822B 8 +#define BIT_MASK_LED1CM_8822B 0x7 +#define BIT_LED1CM_8822B(x) \ + (((x) & BIT_MASK_LED1CM_8822B) << BIT_SHIFT_LED1CM_8822B) +#define BITS_LED1CM_8822B (BIT_MASK_LED1CM_8822B << BIT_SHIFT_LED1CM_8822B) +#define BIT_CLEAR_LED1CM_8822B(x) ((x) & (~BITS_LED1CM_8822B)) +#define BIT_GET_LED1CM_8822B(x) \ + (((x) >> BIT_SHIFT_LED1CM_8822B) & BIT_MASK_LED1CM_8822B) +#define BIT_SET_LED1CM_8822B(x, v) \ + (BIT_CLEAR_LED1CM_8822B(x) | BIT_LED1CM_8822B(v)) + +#define BIT_LED0DIS_8822B BIT(7) + +#define BIT_SHIFT_AFE_LDO_SWR_CHECK_8822B 5 +#define BIT_MASK_AFE_LDO_SWR_CHECK_8822B 0x3 +#define BIT_AFE_LDO_SWR_CHECK_8822B(x) \ + (((x) & BIT_MASK_AFE_LDO_SWR_CHECK_8822B) \ + << BIT_SHIFT_AFE_LDO_SWR_CHECK_8822B) +#define BITS_AFE_LDO_SWR_CHECK_8822B \ + (BIT_MASK_AFE_LDO_SWR_CHECK_8822B << BIT_SHIFT_AFE_LDO_SWR_CHECK_8822B) +#define BIT_CLEAR_AFE_LDO_SWR_CHECK_8822B(x) \ + ((x) & (~BITS_AFE_LDO_SWR_CHECK_8822B)) +#define BIT_GET_AFE_LDO_SWR_CHECK_8822B(x) \ + (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK_8822B) & \ + BIT_MASK_AFE_LDO_SWR_CHECK_8822B) +#define BIT_SET_AFE_LDO_SWR_CHECK_8822B(x, v) \ + (BIT_CLEAR_AFE_LDO_SWR_CHECK_8822B(x) | BIT_AFE_LDO_SWR_CHECK_8822B(v)) + +#define BIT_LED0PL_8822B BIT(4) +#define BIT_LED0SV_8822B BIT(3) + +#define BIT_SHIFT_LED0CM_8822B 0 +#define BIT_MASK_LED0CM_8822B 0x7 +#define BIT_LED0CM_8822B(x) \ + (((x) & BIT_MASK_LED0CM_8822B) << BIT_SHIFT_LED0CM_8822B) +#define BITS_LED0CM_8822B (BIT_MASK_LED0CM_8822B << BIT_SHIFT_LED0CM_8822B) +#define BIT_CLEAR_LED0CM_8822B(x) ((x) & (~BITS_LED0CM_8822B)) +#define BIT_GET_LED0CM_8822B(x) \ + (((x) >> BIT_SHIFT_LED0CM_8822B) & BIT_MASK_LED0CM_8822B) +#define BIT_SET_LED0CM_8822B(x, v) \ + (BIT_CLEAR_LED0CM_8822B(x) | BIT_LED0CM_8822B(v)) + +/* 2 REG_FSIMR_8822B */ +#define BIT_FS_PDNINT_EN_8822B BIT(31) +#define BIT_NFC_INT_PAD_EN_8822B BIT(30) +#define BIT_FS_SPS_OCP_INT_EN_8822B BIT(29) +#define BIT_FS_PWMERR_INT_EN_8822B BIT(28) +#define BIT_FS_GPIOF_INT_EN_8822B BIT(27) +#define BIT_FS_GPIOE_INT_EN_8822B BIT(26) +#define BIT_FS_GPIOD_INT_EN_8822B BIT(25) +#define BIT_FS_GPIOC_INT_EN_8822B BIT(24) +#define BIT_FS_GPIOB_INT_EN_8822B BIT(23) +#define BIT_FS_GPIOA_INT_EN_8822B BIT(22) +#define BIT_FS_GPIO9_INT_EN_8822B BIT(21) +#define BIT_FS_GPIO8_INT_EN_8822B BIT(20) +#define BIT_FS_GPIO7_INT_EN_8822B BIT(19) +#define BIT_FS_GPIO6_INT_EN_8822B BIT(18) +#define BIT_FS_GPIO5_INT_EN_8822B BIT(17) +#define BIT_FS_GPIO4_INT_EN_8822B BIT(16) +#define BIT_FS_GPIO3_INT_EN_8822B BIT(15) +#define BIT_FS_GPIO2_INT_EN_8822B BIT(14) +#define BIT_FS_GPIO1_INT_EN_8822B BIT(13) +#define BIT_FS_GPIO0_INT_EN_8822B BIT(12) +#define BIT_FS_HCI_SUS_EN_8822B BIT(11) +#define BIT_FS_HCI_RES_EN_8822B BIT(10) +#define BIT_FS_HCI_RESET_EN_8822B BIT(9) +#define BIT_FS_BTON_STS_UPDATE_MSK_EN_8822B BIT(7) +#define BIT_ACT2RECOVERY_INT_EN_V1_8822B BIT(6) +#define BIT_GEN1GEN2_SWITCH_8822B BIT(5) +#define BIT_HCI_TXDMA_REQ_HIMR_8822B BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_MAK_8822B BIT(3) +#define BIT_FS_32K_ENTER_SETTING_MAK_8822B BIT(2) +#define BIT_FS_USB_LPMRSM_MSK_8822B BIT(1) +#define BIT_FS_USB_LPMINT_MSK_8822B BIT(0) + +/* 2 REG_FSISR_8822B */ +#define BIT_FS_PDNINT_8822B BIT(31) +#define BIT_FS_SPS_OCP_INT_8822B BIT(29) +#define BIT_FS_PWMERR_INT_8822B BIT(28) +#define BIT_FS_GPIOF_INT_8822B BIT(27) +#define BIT_FS_GPIOE_INT_8822B BIT(26) +#define BIT_FS_GPIOD_INT_8822B BIT(25) +#define BIT_FS_GPIOC_INT_8822B BIT(24) +#define BIT_FS_GPIOB_INT_8822B BIT(23) +#define BIT_FS_GPIOA_INT_8822B BIT(22) +#define BIT_FS_GPIO9_INT_8822B BIT(21) +#define BIT_FS_GPIO8_INT_8822B BIT(20) +#define BIT_FS_GPIO7_INT_8822B BIT(19) +#define BIT_FS_GPIO6_INT_8822B BIT(18) +#define BIT_FS_GPIO5_INT_8822B BIT(17) +#define BIT_FS_GPIO4_INT_8822B BIT(16) +#define BIT_FS_GPIO3_INT_8822B BIT(15) +#define BIT_FS_GPIO2_INT_8822B BIT(14) +#define BIT_FS_GPIO1_INT_8822B BIT(13) +#define BIT_FS_GPIO0_INT_8822B BIT(12) +#define BIT_FS_HCI_SUS_INT_8822B BIT(11) +#define BIT_FS_HCI_RES_INT_8822B BIT(10) +#define BIT_FS_HCI_RESET_INT_8822B BIT(9) +#define BIT_ACT2RECOVERY_8822B BIT(6) +#define BIT_GEN1GEN2_SWITCH_8822B BIT(5) +#define BIT_HCI_TXDMA_REQ_HISR_8822B BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_INT_8822B BIT(3) +#define BIT_FS_32K_ENTER_SETTING_INT_8822B BIT(2) +#define BIT_FS_USB_LPMRSM_INT_8822B BIT(1) +#define BIT_FS_USB_LPMINT_INT_8822B BIT(0) + +/* 2 REG_HSIMR_8822B */ +#define BIT_GPIOF_INT_EN_8822B BIT(31) +#define BIT_GPIOE_INT_EN_8822B BIT(30) +#define BIT_GPIOD_INT_EN_8822B BIT(29) +#define BIT_GPIOC_INT_EN_8822B BIT(28) +#define BIT_GPIOB_INT_EN_8822B BIT(27) +#define BIT_GPIOA_INT_EN_8822B BIT(26) +#define BIT_GPIO9_INT_EN_8822B BIT(25) +#define BIT_GPIO8_INT_EN_8822B BIT(24) +#define BIT_GPIO7_INT_EN_8822B BIT(23) +#define BIT_GPIO6_INT_EN_8822B BIT(22) +#define BIT_GPIO5_INT_EN_8822B BIT(21) +#define BIT_GPIO4_INT_EN_8822B BIT(20) +#define BIT_GPIO3_INT_EN_8822B BIT(19) +#define BIT_GPIO2_INT_EN_V1_8822B BIT(18) +#define BIT_GPIO1_INT_EN_8822B BIT(17) +#define BIT_GPIO0_INT_EN_8822B BIT(16) +#define BIT_PDNINT_EN_8822B BIT(7) +#define BIT_RON_INT_EN_8822B BIT(6) +#define BIT_SPS_OCP_INT_EN_8822B BIT(5) +#define BIT_GPIO15_0_INT_EN_8822B BIT(0) + +/* 2 REG_HSISR_8822B */ +#define BIT_GPIOF_INT_8822B BIT(31) +#define BIT_GPIOE_INT_8822B BIT(30) +#define BIT_GPIOD_INT_8822B BIT(29) +#define BIT_GPIOC_INT_8822B BIT(28) +#define BIT_GPIOB_INT_8822B BIT(27) +#define BIT_GPIOA_INT_8822B BIT(26) +#define BIT_GPIO9_INT_8822B BIT(25) +#define BIT_GPIO8_INT_8822B BIT(24) +#define BIT_GPIO7_INT_8822B BIT(23) +#define BIT_GPIO6_INT_8822B BIT(22) +#define BIT_GPIO5_INT_8822B BIT(21) +#define BIT_GPIO4_INT_8822B BIT(20) +#define BIT_GPIO3_INT_8822B BIT(19) +#define BIT_GPIO2_INT_V1_8822B BIT(18) +#define BIT_GPIO1_INT_8822B BIT(17) +#define BIT_GPIO0_INT_8822B BIT(16) +#define BIT_PDNINT_8822B BIT(7) +#define BIT_RON_INT_8822B BIT(6) +#define BIT_SPS_OCP_INT_8822B BIT(5) +#define BIT_GPIO15_0_INT_8822B BIT(0) + +/* 2 REG_GPIO_EXT_CTRL_8822B */ + +#define BIT_SHIFT_GPIO_MOD_15_TO_8_8822B 24 +#define BIT_MASK_GPIO_MOD_15_TO_8_8822B 0xff +#define BIT_GPIO_MOD_15_TO_8_8822B(x) \ + (((x) & BIT_MASK_GPIO_MOD_15_TO_8_8822B) \ + << BIT_SHIFT_GPIO_MOD_15_TO_8_8822B) +#define BITS_GPIO_MOD_15_TO_8_8822B \ + (BIT_MASK_GPIO_MOD_15_TO_8_8822B << BIT_SHIFT_GPIO_MOD_15_TO_8_8822B) +#define BIT_CLEAR_GPIO_MOD_15_TO_8_8822B(x) \ + ((x) & (~BITS_GPIO_MOD_15_TO_8_8822B)) +#define BIT_GET_GPIO_MOD_15_TO_8_8822B(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8_8822B) & \ + BIT_MASK_GPIO_MOD_15_TO_8_8822B) +#define BIT_SET_GPIO_MOD_15_TO_8_8822B(x, v) \ + (BIT_CLEAR_GPIO_MOD_15_TO_8_8822B(x) | BIT_GPIO_MOD_15_TO_8_8822B(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822B 16 +#define BIT_MASK_GPIO_IO_SEL_15_TO_8_8822B 0xff +#define BIT_GPIO_IO_SEL_15_TO_8_8822B(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8_8822B) \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822B) +#define BITS_GPIO_IO_SEL_15_TO_8_8822B \ + (BIT_MASK_GPIO_IO_SEL_15_TO_8_8822B \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822B) +#define BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8822B(x) \ + ((x) & (~BITS_GPIO_IO_SEL_15_TO_8_8822B)) +#define BIT_GET_GPIO_IO_SEL_15_TO_8_8822B(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822B) & \ + BIT_MASK_GPIO_IO_SEL_15_TO_8_8822B) +#define BIT_SET_GPIO_IO_SEL_15_TO_8_8822B(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8822B(x) | \ + BIT_GPIO_IO_SEL_15_TO_8_8822B(v)) + +#define BIT_SHIFT_GPIO_OUT_15_TO_8_8822B 8 +#define BIT_MASK_GPIO_OUT_15_TO_8_8822B 0xff +#define BIT_GPIO_OUT_15_TO_8_8822B(x) \ + (((x) & BIT_MASK_GPIO_OUT_15_TO_8_8822B) \ + << BIT_SHIFT_GPIO_OUT_15_TO_8_8822B) +#define BITS_GPIO_OUT_15_TO_8_8822B \ + (BIT_MASK_GPIO_OUT_15_TO_8_8822B << BIT_SHIFT_GPIO_OUT_15_TO_8_8822B) +#define BIT_CLEAR_GPIO_OUT_15_TO_8_8822B(x) \ + ((x) & (~BITS_GPIO_OUT_15_TO_8_8822B)) +#define BIT_GET_GPIO_OUT_15_TO_8_8822B(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8_8822B) & \ + BIT_MASK_GPIO_OUT_15_TO_8_8822B) +#define BIT_SET_GPIO_OUT_15_TO_8_8822B(x, v) \ + (BIT_CLEAR_GPIO_OUT_15_TO_8_8822B(x) | BIT_GPIO_OUT_15_TO_8_8822B(v)) + +#define BIT_SHIFT_GPIO_IN_15_TO_8_8822B 0 +#define BIT_MASK_GPIO_IN_15_TO_8_8822B 0xff +#define BIT_GPIO_IN_15_TO_8_8822B(x) \ + (((x) & BIT_MASK_GPIO_IN_15_TO_8_8822B) \ + << BIT_SHIFT_GPIO_IN_15_TO_8_8822B) +#define BITS_GPIO_IN_15_TO_8_8822B \ + (BIT_MASK_GPIO_IN_15_TO_8_8822B << BIT_SHIFT_GPIO_IN_15_TO_8_8822B) +#define BIT_CLEAR_GPIO_IN_15_TO_8_8822B(x) ((x) & (~BITS_GPIO_IN_15_TO_8_8822B)) +#define BIT_GET_GPIO_IN_15_TO_8_8822B(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8_8822B) & \ + BIT_MASK_GPIO_IN_15_TO_8_8822B) +#define BIT_SET_GPIO_IN_15_TO_8_8822B(x, v) \ + (BIT_CLEAR_GPIO_IN_15_TO_8_8822B(x) | BIT_GPIO_IN_15_TO_8_8822B(v)) + +/* 2 REG_PAD_CTRL1_8822B */ +#define BIT_PAPE_WLBT_SEL_8822B BIT(29) +#define BIT_LNAON_WLBT_SEL_8822B BIT(28) +#define BIT_BTGP_GPG3_FEN_8822B BIT(26) +#define BIT_BTGP_GPG2_FEN_8822B BIT(25) +#define BIT_BTGP_JTAG_EN_8822B BIT(24) +#define BIT_XTAL_CLK_EXTARNAL_EN_8822B BIT(23) +#define BIT_BTGP_UART0_EN_8822B BIT(22) +#define BIT_BTGP_UART1_EN_8822B BIT(21) +#define BIT_BTGP_SPI_EN_8822B BIT(20) +#define BIT_BTGP_GPIO_E2_8822B BIT(19) +#define BIT_BTGP_GPIO_EN_8822B BIT(18) + +#define BIT_SHIFT_BTGP_GPIO_SL_8822B 16 +#define BIT_MASK_BTGP_GPIO_SL_8822B 0x3 +#define BIT_BTGP_GPIO_SL_8822B(x) \ + (((x) & BIT_MASK_BTGP_GPIO_SL_8822B) << BIT_SHIFT_BTGP_GPIO_SL_8822B) +#define BITS_BTGP_GPIO_SL_8822B \ + (BIT_MASK_BTGP_GPIO_SL_8822B << BIT_SHIFT_BTGP_GPIO_SL_8822B) +#define BIT_CLEAR_BTGP_GPIO_SL_8822B(x) ((x) & (~BITS_BTGP_GPIO_SL_8822B)) +#define BIT_GET_BTGP_GPIO_SL_8822B(x) \ + (((x) >> BIT_SHIFT_BTGP_GPIO_SL_8822B) & BIT_MASK_BTGP_GPIO_SL_8822B) +#define BIT_SET_BTGP_GPIO_SL_8822B(x, v) \ + (BIT_CLEAR_BTGP_GPIO_SL_8822B(x) | BIT_BTGP_GPIO_SL_8822B(v)) + +#define BIT_PAD_SDIO_SR_8822B BIT(14) +#define BIT_GPIO14_OUTPUT_PL_8822B BIT(13) +#define BIT_HOST_WAKE_PAD_PULL_EN_8822B BIT(12) +#define BIT_HOST_WAKE_PAD_SL_8822B BIT(11) +#define BIT_PAD_LNAON_SR_8822B BIT(10) +#define BIT_PAD_LNAON_E2_8822B BIT(9) +#define BIT_SW_LNAON_G_SEL_DATA_8822B BIT(8) +#define BIT_SW_LNAON_A_SEL_DATA_8822B BIT(7) +#define BIT_PAD_PAPE_SR_8822B BIT(6) +#define BIT_PAD_PAPE_E2_8822B BIT(5) +#define BIT_SW_PAPE_G_SEL_DATA_8822B BIT(4) +#define BIT_SW_PAPE_A_SEL_DATA_8822B BIT(3) +#define BIT_PAD_DPDT_SR_8822B BIT(2) +#define BIT_PAD_DPDT_PAD_E2_8822B BIT(1) +#define BIT_SW_DPDT_SEL_DATA_8822B BIT(0) + +/* 2 REG_WL_BT_PWR_CTRL_8822B */ +#define BIT_ISO_BD2PP_8822B BIT(31) +#define BIT_LDOV12B_EN_8822B BIT(30) +#define BIT_CKEN_BTGPS_8822B BIT(29) +#define BIT_FEN_BTGPS_8822B BIT(28) +#define BIT_BTCPU_BOOTSEL_8822B BIT(27) +#define BIT_SPI_SPEEDUP_8822B BIT(26) +#define BIT_DEVWAKE_PAD_TYPE_SEL_8822B BIT(24) +#define BIT_CLKREQ_PAD_TYPE_SEL_8822B BIT(23) +#define BIT_ISO_BTPON2PP_8822B BIT(22) +#define BIT_BT_HWROF_EN_8822B BIT(19) +#define BIT_BT_FUNC_EN_8822B BIT(18) +#define BIT_BT_HWPDN_SL_8822B BIT(17) +#define BIT_BT_DISN_EN_8822B BIT(16) +#define BIT_BT_PDN_PULL_EN_8822B BIT(15) +#define BIT_WL_PDN_PULL_EN_8822B BIT(14) +#define BIT_EXTERNAL_REQUEST_PL_8822B BIT(13) +#define BIT_GPIO0_2_3_PULL_LOW_EN_8822B BIT(12) +#define BIT_ISO_BA2PP_8822B BIT(11) +#define BIT_BT_AFE_LDO_EN_8822B BIT(10) +#define BIT_BT_AFE_PLL_EN_8822B BIT(9) +#define BIT_BT_DIG_CLK_EN_8822B BIT(8) +#define BIT_WL_DRV_EXIST_IDX_8822B BIT(5) +#define BIT_DOP_EHPAD_8822B BIT(4) +#define BIT_WL_HWROF_EN_8822B BIT(3) +#define BIT_WL_FUNC_EN_8822B BIT(2) +#define BIT_WL_HWPDN_SL_8822B BIT(1) +#define BIT_WL_HWPDN_EN_8822B BIT(0) + +/* 2 REG_SDM_DEBUG_8822B */ + +#define BIT_SHIFT_WLCLK_PHASE_8822B 0 +#define BIT_MASK_WLCLK_PHASE_8822B 0x1f +#define BIT_WLCLK_PHASE_8822B(x) \ + (((x) & BIT_MASK_WLCLK_PHASE_8822B) << BIT_SHIFT_WLCLK_PHASE_8822B) +#define BITS_WLCLK_PHASE_8822B \ + (BIT_MASK_WLCLK_PHASE_8822B << BIT_SHIFT_WLCLK_PHASE_8822B) +#define BIT_CLEAR_WLCLK_PHASE_8822B(x) ((x) & (~BITS_WLCLK_PHASE_8822B)) +#define BIT_GET_WLCLK_PHASE_8822B(x) \ + (((x) >> BIT_SHIFT_WLCLK_PHASE_8822B) & BIT_MASK_WLCLK_PHASE_8822B) +#define BIT_SET_WLCLK_PHASE_8822B(x, v) \ + (BIT_CLEAR_WLCLK_PHASE_8822B(x) | BIT_WLCLK_PHASE_8822B(v)) + +/* 2 REG_SYS_SDIO_CTRL_8822B */ +#define BIT_DBG_GNT_WL_BT_8822B BIT(27) +#define BIT_LTE_MUX_CTRL_PATH_8822B BIT(26) +#define BIT_LTE_COEX_UART_8822B BIT(25) +#define BIT_3W_LTE_WL_GPIO_8822B BIT(24) +#define BIT_SDIO_INT_POLARITY_8822B BIT(19) +#define BIT_SDIO_INT_8822B BIT(18) +#define BIT_SDIO_OFF_EN_8822B BIT(17) +#define BIT_SDIO_ON_EN_8822B BIT(16) +#define BIT_PCIE_WAIT_TIMEOUT_EVENT_8822B BIT(10) +#define BIT_PCIE_WAIT_TIME_8822B BIT(9) +#define BIT_MPCIE_REFCLK_XTAL_SEL_8822B BIT(8) + +#define BIT_SHIFT_SI_AUTHORIZATION_8822B 0 +#define BIT_MASK_SI_AUTHORIZATION_8822B 0xff +#define BIT_SI_AUTHORIZATION_8822B(x) \ + (((x) & BIT_MASK_SI_AUTHORIZATION_8822B) \ + << BIT_SHIFT_SI_AUTHORIZATION_8822B) +#define BITS_SI_AUTHORIZATION_8822B \ + (BIT_MASK_SI_AUTHORIZATION_8822B << BIT_SHIFT_SI_AUTHORIZATION_8822B) +#define BIT_CLEAR_SI_AUTHORIZATION_8822B(x) \ + ((x) & (~BITS_SI_AUTHORIZATION_8822B)) +#define BIT_GET_SI_AUTHORIZATION_8822B(x) \ + (((x) >> BIT_SHIFT_SI_AUTHORIZATION_8822B) & \ + BIT_MASK_SI_AUTHORIZATION_8822B) +#define BIT_SET_SI_AUTHORIZATION_8822B(x, v) \ + (BIT_CLEAR_SI_AUTHORIZATION_8822B(x) | BIT_SI_AUTHORIZATION_8822B(v)) + +/* 2 REG_HCI_OPT_CTRL_8822B */ + +#define BIT_SHIFT_TSFT_SEL_8822B 29 +#define BIT_MASK_TSFT_SEL_8822B 0x7 +#define BIT_TSFT_SEL_8822B(x) \ + (((x) & BIT_MASK_TSFT_SEL_8822B) << BIT_SHIFT_TSFT_SEL_8822B) +#define BITS_TSFT_SEL_8822B \ + (BIT_MASK_TSFT_SEL_8822B << BIT_SHIFT_TSFT_SEL_8822B) +#define BIT_CLEAR_TSFT_SEL_8822B(x) ((x) & (~BITS_TSFT_SEL_8822B)) +#define BIT_GET_TSFT_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_8822B) & BIT_MASK_TSFT_SEL_8822B) +#define BIT_SET_TSFT_SEL_8822B(x, v) \ + (BIT_CLEAR_TSFT_SEL_8822B(x) | BIT_TSFT_SEL_8822B(v)) + +#define BIT_USB_HOST_PWR_OFF_EN_8822B BIT(12) +#define BIT_SYM_LPS_BLOCK_EN_8822B BIT(11) +#define BIT_USB_LPM_ACT_EN_8822B BIT(10) +#define BIT_USB_LPM_NY_8822B BIT(9) +#define BIT_USB_SUS_DIS_8822B BIT(8) + +#define BIT_SHIFT_SDIO_PAD_E_8822B 5 +#define BIT_MASK_SDIO_PAD_E_8822B 0x7 +#define BIT_SDIO_PAD_E_8822B(x) \ + (((x) & BIT_MASK_SDIO_PAD_E_8822B) << BIT_SHIFT_SDIO_PAD_E_8822B) +#define BITS_SDIO_PAD_E_8822B \ + (BIT_MASK_SDIO_PAD_E_8822B << BIT_SHIFT_SDIO_PAD_E_8822B) +#define BIT_CLEAR_SDIO_PAD_E_8822B(x) ((x) & (~BITS_SDIO_PAD_E_8822B)) +#define BIT_GET_SDIO_PAD_E_8822B(x) \ + (((x) >> BIT_SHIFT_SDIO_PAD_E_8822B) & BIT_MASK_SDIO_PAD_E_8822B) +#define BIT_SET_SDIO_PAD_E_8822B(x, v) \ + (BIT_CLEAR_SDIO_PAD_E_8822B(x) | BIT_SDIO_PAD_E_8822B(v)) + +#define BIT_USB_LPPLL_EN_8822B BIT(4) +#define BIT_ROP_SW15_8822B BIT(2) +#define BIT_PCI_CKRDY_OPT_8822B BIT(1) +#define BIT_PCI_VAUX_EN_8822B BIT(0) + +/* 2 REG_AFE_CTRL4_8822B */ + +/* 2 REG_LDO_SWR_CTRL_8822B */ +#define BIT_ZCD_HW_AUTO_EN_8822B BIT(27) +#define BIT_ZCD_REGSEL_8822B BIT(26) + +#define BIT_SHIFT_AUTO_ZCD_IN_CODE_8822B 21 +#define BIT_MASK_AUTO_ZCD_IN_CODE_8822B 0x1f +#define BIT_AUTO_ZCD_IN_CODE_8822B(x) \ + (((x) & BIT_MASK_AUTO_ZCD_IN_CODE_8822B) \ + << BIT_SHIFT_AUTO_ZCD_IN_CODE_8822B) +#define BITS_AUTO_ZCD_IN_CODE_8822B \ + (BIT_MASK_AUTO_ZCD_IN_CODE_8822B << BIT_SHIFT_AUTO_ZCD_IN_CODE_8822B) +#define BIT_CLEAR_AUTO_ZCD_IN_CODE_8822B(x) \ + ((x) & (~BITS_AUTO_ZCD_IN_CODE_8822B)) +#define BIT_GET_AUTO_ZCD_IN_CODE_8822B(x) \ + (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE_8822B) & \ + BIT_MASK_AUTO_ZCD_IN_CODE_8822B) +#define BIT_SET_AUTO_ZCD_IN_CODE_8822B(x, v) \ + (BIT_CLEAR_AUTO_ZCD_IN_CODE_8822B(x) | BIT_AUTO_ZCD_IN_CODE_8822B(v)) + +#define BIT_SHIFT_ZCD_CODE_IN_L_8822B 16 +#define BIT_MASK_ZCD_CODE_IN_L_8822B 0x1f +#define BIT_ZCD_CODE_IN_L_8822B(x) \ + (((x) & BIT_MASK_ZCD_CODE_IN_L_8822B) << BIT_SHIFT_ZCD_CODE_IN_L_8822B) +#define BITS_ZCD_CODE_IN_L_8822B \ + (BIT_MASK_ZCD_CODE_IN_L_8822B << BIT_SHIFT_ZCD_CODE_IN_L_8822B) +#define BIT_CLEAR_ZCD_CODE_IN_L_8822B(x) ((x) & (~BITS_ZCD_CODE_IN_L_8822B)) +#define BIT_GET_ZCD_CODE_IN_L_8822B(x) \ + (((x) >> BIT_SHIFT_ZCD_CODE_IN_L_8822B) & BIT_MASK_ZCD_CODE_IN_L_8822B) +#define BIT_SET_ZCD_CODE_IN_L_8822B(x, v) \ + (BIT_CLEAR_ZCD_CODE_IN_L_8822B(x) | BIT_ZCD_CODE_IN_L_8822B(v)) + +#define BIT_SHIFT_LDO_HV5_DUMMY_8822B 14 +#define BIT_MASK_LDO_HV5_DUMMY_8822B 0x3 +#define BIT_LDO_HV5_DUMMY_8822B(x) \ + (((x) & BIT_MASK_LDO_HV5_DUMMY_8822B) << BIT_SHIFT_LDO_HV5_DUMMY_8822B) +#define BITS_LDO_HV5_DUMMY_8822B \ + (BIT_MASK_LDO_HV5_DUMMY_8822B << BIT_SHIFT_LDO_HV5_DUMMY_8822B) +#define BIT_CLEAR_LDO_HV5_DUMMY_8822B(x) ((x) & (~BITS_LDO_HV5_DUMMY_8822B)) +#define BIT_GET_LDO_HV5_DUMMY_8822B(x) \ + (((x) >> BIT_SHIFT_LDO_HV5_DUMMY_8822B) & BIT_MASK_LDO_HV5_DUMMY_8822B) +#define BIT_SET_LDO_HV5_DUMMY_8822B(x, v) \ + (BIT_CLEAR_LDO_HV5_DUMMY_8822B(x) | BIT_LDO_HV5_DUMMY_8822B(v)) + +#define BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8822B 12 +#define BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8822B 0x3 +#define BIT_REG_VTUNE33_BIT0_TO_BIT1_8822B(x) \ + (((x) & BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8822B) \ + << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8822B) +#define BITS_REG_VTUNE33_BIT0_TO_BIT1_8822B \ + (BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8822B \ + << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8822B) +#define BIT_CLEAR_REG_VTUNE33_BIT0_TO_BIT1_8822B(x) \ + ((x) & (~BITS_REG_VTUNE33_BIT0_TO_BIT1_8822B)) +#define BIT_GET_REG_VTUNE33_BIT0_TO_BIT1_8822B(x) \ + (((x) >> BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8822B) & \ + BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8822B) +#define BIT_SET_REG_VTUNE33_BIT0_TO_BIT1_8822B(x, v) \ + (BIT_CLEAR_REG_VTUNE33_BIT0_TO_BIT1_8822B(x) | \ + BIT_REG_VTUNE33_BIT0_TO_BIT1_8822B(v)) + +#define BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8822B 10 +#define BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8822B 0x3 +#define BIT_REG_STANDBY33_BIT0_TO_BIT1_8822B(x) \ + (((x) & BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8822B) \ + << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8822B) +#define BITS_REG_STANDBY33_BIT0_TO_BIT1_8822B \ + (BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8822B \ + << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8822B) +#define BIT_CLEAR_REG_STANDBY33_BIT0_TO_BIT1_8822B(x) \ + ((x) & (~BITS_REG_STANDBY33_BIT0_TO_BIT1_8822B)) +#define BIT_GET_REG_STANDBY33_BIT0_TO_BIT1_8822B(x) \ + (((x) >> BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8822B) & \ + BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8822B) +#define BIT_SET_REG_STANDBY33_BIT0_TO_BIT1_8822B(x, v) \ + (BIT_CLEAR_REG_STANDBY33_BIT0_TO_BIT1_8822B(x) | \ + BIT_REG_STANDBY33_BIT0_TO_BIT1_8822B(v)) + +#define BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8822B 8 +#define BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8822B 0x3 +#define BIT_REG_LOAD33_BIT0_TO_BIT1_8822B(x) \ + (((x) & BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8822B) \ + << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8822B) +#define BITS_REG_LOAD33_BIT0_TO_BIT1_8822B \ + (BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8822B \ + << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8822B) +#define BIT_CLEAR_REG_LOAD33_BIT0_TO_BIT1_8822B(x) \ + ((x) & (~BITS_REG_LOAD33_BIT0_TO_BIT1_8822B)) +#define BIT_GET_REG_LOAD33_BIT0_TO_BIT1_8822B(x) \ + (((x) >> BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8822B) & \ + BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8822B) +#define BIT_SET_REG_LOAD33_BIT0_TO_BIT1_8822B(x, v) \ + (BIT_CLEAR_REG_LOAD33_BIT0_TO_BIT1_8822B(x) | \ + BIT_REG_LOAD33_BIT0_TO_BIT1_8822B(v)) + +#define BIT_REG_BYPASS_L_8822B BIT(7) +#define BIT_REG_LDOF_L_8822B BIT(6) +#define BIT_REG_TYPE_L_V1_8822B BIT(5) +#define BIT_ARENB_L_8822B BIT(3) + +#define BIT_SHIFT_CFC_L_8822B 1 +#define BIT_MASK_CFC_L_8822B 0x3 +#define BIT_CFC_L_8822B(x) \ + (((x) & BIT_MASK_CFC_L_8822B) << BIT_SHIFT_CFC_L_8822B) +#define BITS_CFC_L_8822B (BIT_MASK_CFC_L_8822B << BIT_SHIFT_CFC_L_8822B) +#define BIT_CLEAR_CFC_L_8822B(x) ((x) & (~BITS_CFC_L_8822B)) +#define BIT_GET_CFC_L_8822B(x) \ + (((x) >> BIT_SHIFT_CFC_L_8822B) & BIT_MASK_CFC_L_8822B) +#define BIT_SET_CFC_L_8822B(x, v) \ + (BIT_CLEAR_CFC_L_8822B(x) | BIT_CFC_L_8822B(v)) + +#define BIT_REG_OCPS_L_V1_8822B BIT(0) + +/* 2 REG_MCUFW_CTRL_8822B */ + +#define BIT_SHIFT_RPWM_8822B 24 +#define BIT_MASK_RPWM_8822B 0xff +#define BIT_RPWM_8822B(x) (((x) & BIT_MASK_RPWM_8822B) << BIT_SHIFT_RPWM_8822B) +#define BITS_RPWM_8822B (BIT_MASK_RPWM_8822B << BIT_SHIFT_RPWM_8822B) +#define BIT_CLEAR_RPWM_8822B(x) ((x) & (~BITS_RPWM_8822B)) +#define BIT_GET_RPWM_8822B(x) \ + (((x) >> BIT_SHIFT_RPWM_8822B) & BIT_MASK_RPWM_8822B) +#define BIT_SET_RPWM_8822B(x, v) (BIT_CLEAR_RPWM_8822B(x) | BIT_RPWM_8822B(v)) + +#define BIT_ANA_PORT_EN_8822B BIT(22) +#define BIT_MAC_PORT_EN_8822B BIT(21) +#define BIT_BOOT_FSPI_EN_8822B BIT(20) +#define BIT_ROM_DLEN_8822B BIT(19) + +#define BIT_SHIFT_ROM_PGE_8822B 16 +#define BIT_MASK_ROM_PGE_8822B 0x7 +#define BIT_ROM_PGE_8822B(x) \ + (((x) & BIT_MASK_ROM_PGE_8822B) << BIT_SHIFT_ROM_PGE_8822B) +#define BITS_ROM_PGE_8822B (BIT_MASK_ROM_PGE_8822B << BIT_SHIFT_ROM_PGE_8822B) +#define BIT_CLEAR_ROM_PGE_8822B(x) ((x) & (~BITS_ROM_PGE_8822B)) +#define BIT_GET_ROM_PGE_8822B(x) \ + (((x) >> BIT_SHIFT_ROM_PGE_8822B) & BIT_MASK_ROM_PGE_8822B) +#define BIT_SET_ROM_PGE_8822B(x, v) \ + (BIT_CLEAR_ROM_PGE_8822B(x) | BIT_ROM_PGE_8822B(v)) + +#define BIT_FW_INIT_RDY_8822B BIT(15) +#define BIT_FW_DW_RDY_8822B BIT(14) + +#define BIT_SHIFT_CPU_CLK_SEL_8822B 12 +#define BIT_MASK_CPU_CLK_SEL_8822B 0x3 +#define BIT_CPU_CLK_SEL_8822B(x) \ + (((x) & BIT_MASK_CPU_CLK_SEL_8822B) << BIT_SHIFT_CPU_CLK_SEL_8822B) +#define BITS_CPU_CLK_SEL_8822B \ + (BIT_MASK_CPU_CLK_SEL_8822B << BIT_SHIFT_CPU_CLK_SEL_8822B) +#define BIT_CLEAR_CPU_CLK_SEL_8822B(x) ((x) & (~BITS_CPU_CLK_SEL_8822B)) +#define BIT_GET_CPU_CLK_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_CPU_CLK_SEL_8822B) & BIT_MASK_CPU_CLK_SEL_8822B) +#define BIT_SET_CPU_CLK_SEL_8822B(x, v) \ + (BIT_CLEAR_CPU_CLK_SEL_8822B(x) | BIT_CPU_CLK_SEL_8822B(v)) + +#define BIT_CCLK_CHG_MASK_8822B BIT(11) +#define BIT_EMEM__TXBUF_CHKSUM_OK_8822B BIT(10) +#define BIT_EMEM_TXBUF_DW_RDY_8822B BIT(9) +#define BIT_EMEM_CHKSUM_OK_8822B BIT(8) +#define BIT_EMEM_DW_OK_8822B BIT(7) +#define BIT_DMEM_CHKSUM_OK_8822B BIT(6) +#define BIT_DMEM_DW_OK_8822B BIT(5) +#define BIT_IMEM_CHKSUM_OK_8822B BIT(4) +#define BIT_IMEM_DW_OK_8822B BIT(3) +#define BIT_IMEM_BOOT_LOAD_CHKSUM_OK_8822B BIT(2) +#define BIT_IMEM_BOOT_LOAD_DW_OK_8822B BIT(1) +#define BIT_MCUFWDL_EN_8822B BIT(0) + +/* 2 REG_MCU_TST_CFG_8822B */ + +#define BIT_SHIFT_C2H_MSG_8822B 0 +#define BIT_MASK_C2H_MSG_8822B 0xffff +#define BIT_C2H_MSG_8822B(x) \ + (((x) & BIT_MASK_C2H_MSG_8822B) << BIT_SHIFT_C2H_MSG_8822B) +#define BITS_C2H_MSG_8822B (BIT_MASK_C2H_MSG_8822B << BIT_SHIFT_C2H_MSG_8822B) +#define BIT_CLEAR_C2H_MSG_8822B(x) ((x) & (~BITS_C2H_MSG_8822B)) +#define BIT_GET_C2H_MSG_8822B(x) \ + (((x) >> BIT_SHIFT_C2H_MSG_8822B) & BIT_MASK_C2H_MSG_8822B) +#define BIT_SET_C2H_MSG_8822B(x, v) \ + (BIT_CLEAR_C2H_MSG_8822B(x) | BIT_C2H_MSG_8822B(v)) + +/* 2 REG_HMEBOX_E0_E1_8822B */ + +#define BIT_SHIFT_HOST_MSG_E1_8822B 16 +#define BIT_MASK_HOST_MSG_E1_8822B 0xffff +#define BIT_HOST_MSG_E1_8822B(x) \ + (((x) & BIT_MASK_HOST_MSG_E1_8822B) << BIT_SHIFT_HOST_MSG_E1_8822B) +#define BITS_HOST_MSG_E1_8822B \ + (BIT_MASK_HOST_MSG_E1_8822B << BIT_SHIFT_HOST_MSG_E1_8822B) +#define BIT_CLEAR_HOST_MSG_E1_8822B(x) ((x) & (~BITS_HOST_MSG_E1_8822B)) +#define BIT_GET_HOST_MSG_E1_8822B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E1_8822B) & BIT_MASK_HOST_MSG_E1_8822B) +#define BIT_SET_HOST_MSG_E1_8822B(x, v) \ + (BIT_CLEAR_HOST_MSG_E1_8822B(x) | BIT_HOST_MSG_E1_8822B(v)) + +#define BIT_SHIFT_HOST_MSG_E0_8822B 0 +#define BIT_MASK_HOST_MSG_E0_8822B 0xffff +#define BIT_HOST_MSG_E0_8822B(x) \ + (((x) & BIT_MASK_HOST_MSG_E0_8822B) << BIT_SHIFT_HOST_MSG_E0_8822B) +#define BITS_HOST_MSG_E0_8822B \ + (BIT_MASK_HOST_MSG_E0_8822B << BIT_SHIFT_HOST_MSG_E0_8822B) +#define BIT_CLEAR_HOST_MSG_E0_8822B(x) ((x) & (~BITS_HOST_MSG_E0_8822B)) +#define BIT_GET_HOST_MSG_E0_8822B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E0_8822B) & BIT_MASK_HOST_MSG_E0_8822B) +#define BIT_SET_HOST_MSG_E0_8822B(x, v) \ + (BIT_CLEAR_HOST_MSG_E0_8822B(x) | BIT_HOST_MSG_E0_8822B(v)) + +/* 2 REG_HMEBOX_E2_E3_8822B */ + +#define BIT_SHIFT_HOST_MSG_E3_8822B 16 +#define BIT_MASK_HOST_MSG_E3_8822B 0xffff +#define BIT_HOST_MSG_E3_8822B(x) \ + (((x) & BIT_MASK_HOST_MSG_E3_8822B) << BIT_SHIFT_HOST_MSG_E3_8822B) +#define BITS_HOST_MSG_E3_8822B \ + (BIT_MASK_HOST_MSG_E3_8822B << BIT_SHIFT_HOST_MSG_E3_8822B) +#define BIT_CLEAR_HOST_MSG_E3_8822B(x) ((x) & (~BITS_HOST_MSG_E3_8822B)) +#define BIT_GET_HOST_MSG_E3_8822B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E3_8822B) & BIT_MASK_HOST_MSG_E3_8822B) +#define BIT_SET_HOST_MSG_E3_8822B(x, v) \ + (BIT_CLEAR_HOST_MSG_E3_8822B(x) | BIT_HOST_MSG_E3_8822B(v)) + +#define BIT_SHIFT_HOST_MSG_E2_8822B 0 +#define BIT_MASK_HOST_MSG_E2_8822B 0xffff +#define BIT_HOST_MSG_E2_8822B(x) \ + (((x) & BIT_MASK_HOST_MSG_E2_8822B) << BIT_SHIFT_HOST_MSG_E2_8822B) +#define BITS_HOST_MSG_E2_8822B \ + (BIT_MASK_HOST_MSG_E2_8822B << BIT_SHIFT_HOST_MSG_E2_8822B) +#define BIT_CLEAR_HOST_MSG_E2_8822B(x) ((x) & (~BITS_HOST_MSG_E2_8822B)) +#define BIT_GET_HOST_MSG_E2_8822B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E2_8822B) & BIT_MASK_HOST_MSG_E2_8822B) +#define BIT_SET_HOST_MSG_E2_8822B(x, v) \ + (BIT_CLEAR_HOST_MSG_E2_8822B(x) | BIT_HOST_MSG_E2_8822B(v)) + +/* 2 REG_WLLPS_CTRL_8822B */ +#define BIT_WLLPSOP_EABM_8822B BIT(31) +#define BIT_WLLPSOP_ACKF_8822B BIT(30) +#define BIT_WLLPSOP_DLDM_8822B BIT(29) +#define BIT_WLLPSOP_ESWR_8822B BIT(28) +#define BIT_WLLPSOP_PWMM_8822B BIT(27) +#define BIT_WLLPSOP_EECK_8822B BIT(26) +#define BIT_WLLPSOP_WLMACOFF_8822B BIT(25) +#define BIT_WLLPSOP_EXTAL_8822B BIT(24) +#define BIT_WL_SYNPON_VOLTSPDN_8822B BIT(23) +#define BIT_WLLPSOP_WLBBOFF_8822B BIT(22) +#define BIT_WLLPSOP_WLMEM_DS_8822B BIT(21) + +#define BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822B 12 +#define BIT_MASK_LPLDH12_VADJ_STEP_DN_8822B 0xf +#define BIT_LPLDH12_VADJ_STEP_DN_8822B(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN_8822B) \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822B) +#define BITS_LPLDH12_VADJ_STEP_DN_8822B \ + (BIT_MASK_LPLDH12_VADJ_STEP_DN_8822B \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822B) +#define BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8822B(x) \ + ((x) & (~BITS_LPLDH12_VADJ_STEP_DN_8822B)) +#define BIT_GET_LPLDH12_VADJ_STEP_DN_8822B(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822B) & \ + BIT_MASK_LPLDH12_VADJ_STEP_DN_8822B) +#define BIT_SET_LPLDH12_VADJ_STEP_DN_8822B(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8822B(x) | \ + BIT_LPLDH12_VADJ_STEP_DN_8822B(v)) + +#define BIT_SHIFT_V15ADJ_L1_STEP_DN_8822B 8 +#define BIT_MASK_V15ADJ_L1_STEP_DN_8822B 0x7 +#define BIT_V15ADJ_L1_STEP_DN_8822B(x) \ + (((x) & BIT_MASK_V15ADJ_L1_STEP_DN_8822B) \ + << BIT_SHIFT_V15ADJ_L1_STEP_DN_8822B) +#define BITS_V15ADJ_L1_STEP_DN_8822B \ + (BIT_MASK_V15ADJ_L1_STEP_DN_8822B << BIT_SHIFT_V15ADJ_L1_STEP_DN_8822B) +#define BIT_CLEAR_V15ADJ_L1_STEP_DN_8822B(x) \ + ((x) & (~BITS_V15ADJ_L1_STEP_DN_8822B)) +#define BIT_GET_V15ADJ_L1_STEP_DN_8822B(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN_8822B) & \ + BIT_MASK_V15ADJ_L1_STEP_DN_8822B) +#define BIT_SET_V15ADJ_L1_STEP_DN_8822B(x, v) \ + (BIT_CLEAR_V15ADJ_L1_STEP_DN_8822B(x) | BIT_V15ADJ_L1_STEP_DN_8822B(v)) + +#define BIT_REGU_32K_CLK_EN_8822B BIT(1) +#define BIT_WL_LPS_EN_8822B BIT(0) + +/* 2 REG_AFE_CTRL5_8822B */ +#define BIT_BB_DBG_SEL_AFE_SDM_BIT0_8822B BIT(31) +#define BIT_ORDER_SDM_8822B BIT(30) +#define BIT_RFE_SEL_SDM_8822B BIT(29) + +#define BIT_SHIFT_REF_SEL_8822B 25 +#define BIT_MASK_REF_SEL_8822B 0xf +#define BIT_REF_SEL_8822B(x) \ + (((x) & BIT_MASK_REF_SEL_8822B) << BIT_SHIFT_REF_SEL_8822B) +#define BITS_REF_SEL_8822B (BIT_MASK_REF_SEL_8822B << BIT_SHIFT_REF_SEL_8822B) +#define BIT_CLEAR_REF_SEL_8822B(x) ((x) & (~BITS_REF_SEL_8822B)) +#define BIT_GET_REF_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_REF_SEL_8822B) & BIT_MASK_REF_SEL_8822B) +#define BIT_SET_REF_SEL_8822B(x, v) \ + (BIT_CLEAR_REF_SEL_8822B(x) | BIT_REF_SEL_8822B(v)) + +#define BIT_SHIFT_F0F_SDM_8822B 12 +#define BIT_MASK_F0F_SDM_8822B 0x1fff +#define BIT_F0F_SDM_8822B(x) \ + (((x) & BIT_MASK_F0F_SDM_8822B) << BIT_SHIFT_F0F_SDM_8822B) +#define BITS_F0F_SDM_8822B (BIT_MASK_F0F_SDM_8822B << BIT_SHIFT_F0F_SDM_8822B) +#define BIT_CLEAR_F0F_SDM_8822B(x) ((x) & (~BITS_F0F_SDM_8822B)) +#define BIT_GET_F0F_SDM_8822B(x) \ + (((x) >> BIT_SHIFT_F0F_SDM_8822B) & BIT_MASK_F0F_SDM_8822B) +#define BIT_SET_F0F_SDM_8822B(x, v) \ + (BIT_CLEAR_F0F_SDM_8822B(x) | BIT_F0F_SDM_8822B(v)) + +#define BIT_SHIFT_F0N_SDM_8822B 9 +#define BIT_MASK_F0N_SDM_8822B 0x7 +#define BIT_F0N_SDM_8822B(x) \ + (((x) & BIT_MASK_F0N_SDM_8822B) << BIT_SHIFT_F0N_SDM_8822B) +#define BITS_F0N_SDM_8822B (BIT_MASK_F0N_SDM_8822B << BIT_SHIFT_F0N_SDM_8822B) +#define BIT_CLEAR_F0N_SDM_8822B(x) ((x) & (~BITS_F0N_SDM_8822B)) +#define BIT_GET_F0N_SDM_8822B(x) \ + (((x) >> BIT_SHIFT_F0N_SDM_8822B) & BIT_MASK_F0N_SDM_8822B) +#define BIT_SET_F0N_SDM_8822B(x, v) \ + (BIT_CLEAR_F0N_SDM_8822B(x) | BIT_F0N_SDM_8822B(v)) + +#define BIT_SHIFT_DIVN_SDM_8822B 3 +#define BIT_MASK_DIVN_SDM_8822B 0x3f +#define BIT_DIVN_SDM_8822B(x) \ + (((x) & BIT_MASK_DIVN_SDM_8822B) << BIT_SHIFT_DIVN_SDM_8822B) +#define BITS_DIVN_SDM_8822B \ + (BIT_MASK_DIVN_SDM_8822B << BIT_SHIFT_DIVN_SDM_8822B) +#define BIT_CLEAR_DIVN_SDM_8822B(x) ((x) & (~BITS_DIVN_SDM_8822B)) +#define BIT_GET_DIVN_SDM_8822B(x) \ + (((x) >> BIT_SHIFT_DIVN_SDM_8822B) & BIT_MASK_DIVN_SDM_8822B) +#define BIT_SET_DIVN_SDM_8822B(x, v) \ + (BIT_CLEAR_DIVN_SDM_8822B(x) | BIT_DIVN_SDM_8822B(v)) + +/* 2 REG_GPIO_DEBOUNCE_CTRL_8822B */ +#define BIT_WLGP_DBC1EN_8822B BIT(15) + +#define BIT_SHIFT_WLGP_DBC1_8822B 8 +#define BIT_MASK_WLGP_DBC1_8822B 0xf +#define BIT_WLGP_DBC1_8822B(x) \ + (((x) & BIT_MASK_WLGP_DBC1_8822B) << BIT_SHIFT_WLGP_DBC1_8822B) +#define BITS_WLGP_DBC1_8822B \ + (BIT_MASK_WLGP_DBC1_8822B << BIT_SHIFT_WLGP_DBC1_8822B) +#define BIT_CLEAR_WLGP_DBC1_8822B(x) ((x) & (~BITS_WLGP_DBC1_8822B)) +#define BIT_GET_WLGP_DBC1_8822B(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC1_8822B) & BIT_MASK_WLGP_DBC1_8822B) +#define BIT_SET_WLGP_DBC1_8822B(x, v) \ + (BIT_CLEAR_WLGP_DBC1_8822B(x) | BIT_WLGP_DBC1_8822B(v)) + +#define BIT_WLGP_DBC0EN_8822B BIT(7) + +#define BIT_SHIFT_WLGP_DBC0_8822B 0 +#define BIT_MASK_WLGP_DBC0_8822B 0xf +#define BIT_WLGP_DBC0_8822B(x) \ + (((x) & BIT_MASK_WLGP_DBC0_8822B) << BIT_SHIFT_WLGP_DBC0_8822B) +#define BITS_WLGP_DBC0_8822B \ + (BIT_MASK_WLGP_DBC0_8822B << BIT_SHIFT_WLGP_DBC0_8822B) +#define BIT_CLEAR_WLGP_DBC0_8822B(x) ((x) & (~BITS_WLGP_DBC0_8822B)) +#define BIT_GET_WLGP_DBC0_8822B(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC0_8822B) & BIT_MASK_WLGP_DBC0_8822B) +#define BIT_SET_WLGP_DBC0_8822B(x, v) \ + (BIT_CLEAR_WLGP_DBC0_8822B(x) | BIT_WLGP_DBC0_8822B(v)) + +/* 2 REG_RPWM2_8822B */ + +#define BIT_SHIFT_RPWM2_8822B 16 +#define BIT_MASK_RPWM2_8822B 0xffff +#define BIT_RPWM2_8822B(x) \ + (((x) & BIT_MASK_RPWM2_8822B) << BIT_SHIFT_RPWM2_8822B) +#define BITS_RPWM2_8822B (BIT_MASK_RPWM2_8822B << BIT_SHIFT_RPWM2_8822B) +#define BIT_CLEAR_RPWM2_8822B(x) ((x) & (~BITS_RPWM2_8822B)) +#define BIT_GET_RPWM2_8822B(x) \ + (((x) >> BIT_SHIFT_RPWM2_8822B) & BIT_MASK_RPWM2_8822B) +#define BIT_SET_RPWM2_8822B(x, v) \ + (BIT_CLEAR_RPWM2_8822B(x) | BIT_RPWM2_8822B(v)) + +/* 2 REG_SYSON_FSM_MON_8822B */ + +#define BIT_SHIFT_FSM_MON_SEL_8822B 24 +#define BIT_MASK_FSM_MON_SEL_8822B 0x7 +#define BIT_FSM_MON_SEL_8822B(x) \ + (((x) & BIT_MASK_FSM_MON_SEL_8822B) << BIT_SHIFT_FSM_MON_SEL_8822B) +#define BITS_FSM_MON_SEL_8822B \ + (BIT_MASK_FSM_MON_SEL_8822B << BIT_SHIFT_FSM_MON_SEL_8822B) +#define BIT_CLEAR_FSM_MON_SEL_8822B(x) ((x) & (~BITS_FSM_MON_SEL_8822B)) +#define BIT_GET_FSM_MON_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_FSM_MON_SEL_8822B) & BIT_MASK_FSM_MON_SEL_8822B) +#define BIT_SET_FSM_MON_SEL_8822B(x, v) \ + (BIT_CLEAR_FSM_MON_SEL_8822B(x) | BIT_FSM_MON_SEL_8822B(v)) + +#define BIT_DOP_ELDO_8822B BIT(23) +#define BIT_FSM_MON_UPD_8822B BIT(15) + +#define BIT_SHIFT_FSM_PAR_8822B 0 +#define BIT_MASK_FSM_PAR_8822B 0x7fff +#define BIT_FSM_PAR_8822B(x) \ + (((x) & BIT_MASK_FSM_PAR_8822B) << BIT_SHIFT_FSM_PAR_8822B) +#define BITS_FSM_PAR_8822B (BIT_MASK_FSM_PAR_8822B << BIT_SHIFT_FSM_PAR_8822B) +#define BIT_CLEAR_FSM_PAR_8822B(x) ((x) & (~BITS_FSM_PAR_8822B)) +#define BIT_GET_FSM_PAR_8822B(x) \ + (((x) >> BIT_SHIFT_FSM_PAR_8822B) & BIT_MASK_FSM_PAR_8822B) +#define BIT_SET_FSM_PAR_8822B(x, v) \ + (BIT_CLEAR_FSM_PAR_8822B(x) | BIT_FSM_PAR_8822B(v)) + +/* 2 REG_AFE_CTRL6_8822B */ + +#define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B 0 +#define BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B 0x7 +#define BIT_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B(x) \ + (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B) \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B) +#define BITS_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B \ + (BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B \ + << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B) +#define BIT_CLEAR_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B(x) \ + ((x) & (~BITS_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B)) +#define BIT_GET_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B(x) \ + (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B) & \ + BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B) +#define BIT_SET_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B(x, v) \ + (BIT_CLEAR_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B(x) | \ + BIT_BB_DBG_SEL_AFE_SDM_BIT3_1_8822B(v)) + +/* 2 REG_PMC_DBG_CTRL1_8822B */ +#define BIT_BT_INT_EN_8822B BIT(31) + +#define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822B 16 +#define BIT_MASK_RD_WR_WIFI_BT_INFO_8822B 0x7fff +#define BIT_RD_WR_WIFI_BT_INFO_8822B(x) \ + (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8822B) \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822B) +#define BITS_RD_WR_WIFI_BT_INFO_8822B \ + (BIT_MASK_RD_WR_WIFI_BT_INFO_8822B \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822B) +#define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8822B(x) \ + ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8822B)) +#define BIT_GET_RD_WR_WIFI_BT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822B) & \ + BIT_MASK_RD_WR_WIFI_BT_INFO_8822B) +#define BIT_SET_RD_WR_WIFI_BT_INFO_8822B(x, v) \ + (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8822B(x) | \ + BIT_RD_WR_WIFI_BT_INFO_8822B(v)) + +#define BIT_PMC_WR_OVF_8822B BIT(8) + +#define BIT_SHIFT_WLPMC_ERRINT_8822B 0 +#define BIT_MASK_WLPMC_ERRINT_8822B 0xff +#define BIT_WLPMC_ERRINT_8822B(x) \ + (((x) & BIT_MASK_WLPMC_ERRINT_8822B) << BIT_SHIFT_WLPMC_ERRINT_8822B) +#define BITS_WLPMC_ERRINT_8822B \ + (BIT_MASK_WLPMC_ERRINT_8822B << BIT_SHIFT_WLPMC_ERRINT_8822B) +#define BIT_CLEAR_WLPMC_ERRINT_8822B(x) ((x) & (~BITS_WLPMC_ERRINT_8822B)) +#define BIT_GET_WLPMC_ERRINT_8822B(x) \ + (((x) >> BIT_SHIFT_WLPMC_ERRINT_8822B) & BIT_MASK_WLPMC_ERRINT_8822B) +#define BIT_SET_WLPMC_ERRINT_8822B(x, v) \ + (BIT_CLEAR_WLPMC_ERRINT_8822B(x) | BIT_WLPMC_ERRINT_8822B(v)) + +/* 2 REG_AFE_CTRL7_8822B */ + +#define BIT_SHIFT_SEL_V_8822B 30 +#define BIT_MASK_SEL_V_8822B 0x3 +#define BIT_SEL_V_8822B(x) \ + (((x) & BIT_MASK_SEL_V_8822B) << BIT_SHIFT_SEL_V_8822B) +#define BITS_SEL_V_8822B (BIT_MASK_SEL_V_8822B << BIT_SHIFT_SEL_V_8822B) +#define BIT_CLEAR_SEL_V_8822B(x) ((x) & (~BITS_SEL_V_8822B)) +#define BIT_GET_SEL_V_8822B(x) \ + (((x) >> BIT_SHIFT_SEL_V_8822B) & BIT_MASK_SEL_V_8822B) +#define BIT_SET_SEL_V_8822B(x, v) \ + (BIT_CLEAR_SEL_V_8822B(x) | BIT_SEL_V_8822B(v)) + +#define BIT_SEL_LDO_PC_8822B BIT(29) + +#define BIT_SHIFT_CK_MON_SEL_8822B 26 +#define BIT_MASK_CK_MON_SEL_8822B 0x7 +#define BIT_CK_MON_SEL_8822B(x) \ + (((x) & BIT_MASK_CK_MON_SEL_8822B) << BIT_SHIFT_CK_MON_SEL_8822B) +#define BITS_CK_MON_SEL_8822B \ + (BIT_MASK_CK_MON_SEL_8822B << BIT_SHIFT_CK_MON_SEL_8822B) +#define BIT_CLEAR_CK_MON_SEL_8822B(x) ((x) & (~BITS_CK_MON_SEL_8822B)) +#define BIT_GET_CK_MON_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_CK_MON_SEL_8822B) & BIT_MASK_CK_MON_SEL_8822B) +#define BIT_SET_CK_MON_SEL_8822B(x, v) \ + (BIT_CLEAR_CK_MON_SEL_8822B(x) | BIT_CK_MON_SEL_8822B(v)) + +#define BIT_CK_MON_EN_8822B BIT(25) +#define BIT_FREF_EDGE_8822B BIT(24) +#define BIT_CK320M_EN_8822B BIT(23) +#define BIT_CK_5M_EN_8822B BIT(22) +#define BIT_TESTEN_8822B BIT(21) + +/* 2 REG_HIMR0_8822B */ +#define BIT_TIMEOUT_INTERRUPT2_MASK_8822B BIT(31) +#define BIT_TIMEOUT_INTERRUTP1_MASK_8822B BIT(30) +#define BIT_PSTIMEOUT_MSK_8822B BIT(29) +#define BIT_GTINT4_MSK_8822B BIT(28) +#define BIT_GTINT3_MSK_8822B BIT(27) +#define BIT_TXBCN0ERR_MSK_8822B BIT(26) +#define BIT_TXBCN0OK_MSK_8822B BIT(25) +#define BIT_TSF_BIT32_TOGGLE_MSK_8822B BIT(24) +#define BIT_BCNDMAINT0_MSK_8822B BIT(20) +#define BIT_BCNDERR0_MSK_8822B BIT(16) +#define BIT_HSISR_IND_ON_INT_MSK_8822B BIT(15) +#define BIT_HISR3_IND_INT_MSK_8822B BIT(14) +#define BIT_HISR2_IND_INT_MSK_8822B BIT(13) +#define BIT_HISR1_IND_MSK_8822B BIT(11) +#define BIT_C2HCMD_MSK_8822B BIT(10) +#define BIT_CPWM2_MSK_8822B BIT(9) +#define BIT_CPWM_MSK_8822B BIT(8) +#define BIT_HIGHDOK_MSK_8822B BIT(7) +#define BIT_MGTDOK_MSK_8822B BIT(6) +#define BIT_BKDOK_MSK_8822B BIT(5) +#define BIT_BEDOK_MSK_8822B BIT(4) +#define BIT_VIDOK_MSK_8822B BIT(3) +#define BIT_VODOK_MSK_8822B BIT(2) +#define BIT_RDU_MSK_8822B BIT(1) +#define BIT_RXOK_MSK_8822B BIT(0) + +/* 2 REG_HISR0_8822B */ +#define BIT_PSTIMEOUT2_8822B BIT(31) +#define BIT_PSTIMEOUT1_8822B BIT(30) +#define BIT_PSTIMEOUT_8822B BIT(29) +#define BIT_GTINT4_8822B BIT(28) +#define BIT_GTINT3_8822B BIT(27) +#define BIT_TXBCN0ERR_8822B BIT(26) +#define BIT_TXBCN0OK_8822B BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8822B BIT(24) +#define BIT_BCNDMAINT0_8822B BIT(20) +#define BIT_BCNDERR0_8822B BIT(16) +#define BIT_HSISR_IND_ON_INT_8822B BIT(15) +#define BIT_HISR3_IND_INT_8822B BIT(14) +#define BIT_HISR2_IND_INT_8822B BIT(13) +#define BIT_HISR1_IND_INT_8822B BIT(11) +#define BIT_C2HCMD_8822B BIT(10) +#define BIT_CPWM2_8822B BIT(9) +#define BIT_CPWM_8822B BIT(8) +#define BIT_HIGHDOK_8822B BIT(7) +#define BIT_MGTDOK_8822B BIT(6) +#define BIT_BKDOK_8822B BIT(5) +#define BIT_BEDOK_8822B BIT(4) +#define BIT_VIDOK_8822B BIT(3) +#define BIT_VODOK_8822B BIT(2) +#define BIT_RDU_8822B BIT(1) +#define BIT_RXOK_8822B BIT(0) + +/* 2 REG_HIMR1_8822B */ +#define BIT_TXFIFO_TH_INT_8822B BIT(30) +#define BIT_BTON_STS_UPDATE_MASK_8822B BIT(29) +#define BIT_BCNDMAINT7__MSK_8822B BIT(27) +#define BIT_BCNDMAINT6__MSK_8822B BIT(26) +#define BIT_BCNDMAINT5__MSK_8822B BIT(25) +#define BIT_BCNDMAINT4__MSK_8822B BIT(24) +#define BIT_BCNDMAINT3_MSK_8822B BIT(23) +#define BIT_BCNDMAINT2_MSK_8822B BIT(22) +#define BIT_BCNDMAINT1_MSK_8822B BIT(21) +#define BIT_BCNDERR7_MSK_8822B BIT(20) +#define BIT_BCNDERR6_MSK_8822B BIT(19) +#define BIT_BCNDERR5_MSK_8822B BIT(18) +#define BIT_BCNDERR4_MSK_8822B BIT(17) +#define BIT_BCNDERR3_MSK_8822B BIT(16) +#define BIT_BCNDERR2_MSK_8822B BIT(15) +#define BIT_BCNDERR1_MSK_8822B BIT(14) +#define BIT_ATIMEND_E_V1_MSK_8822B BIT(12) +#define BIT_TXERR_MSK_8822B BIT(11) +#define BIT_RXERR_MSK_8822B BIT(10) +#define BIT_TXFOVW_MSK_8822B BIT(9) +#define BIT_FOVW_MSK_8822B BIT(8) +#define BIT_CPU_MGQ_TXDONE_MSK_8822B BIT(5) +#define BIT_PS_TIMER_C_MSK_8822B BIT(4) +#define BIT_PS_TIMER_B_MSK_8822B BIT(3) +#define BIT_PS_TIMER_A_MSK_8822B BIT(2) +#define BIT_CPUMGQ_TX_TIMER_MSK_8822B BIT(1) + +/* 2 REG_HISR1_8822B */ +#define BIT_TXFIFO_TH_INT_8822B BIT(30) +#define BIT_BTON_STS_UPDATE_INT_8822B BIT(29) +#define BIT_BCNDMAINT7_8822B BIT(27) +#define BIT_BCNDMAINT6_8822B BIT(26) +#define BIT_BCNDMAINT5_8822B BIT(25) +#define BIT_BCNDMAINT4_8822B BIT(24) +#define BIT_BCNDMAINT3_8822B BIT(23) +#define BIT_BCNDMAINT2_8822B BIT(22) +#define BIT_BCNDMAINT1_8822B BIT(21) +#define BIT_BCNDERR7_8822B BIT(20) +#define BIT_BCNDERR6_8822B BIT(19) +#define BIT_BCNDERR5_8822B BIT(18) +#define BIT_BCNDERR4_8822B BIT(17) +#define BIT_BCNDERR3_8822B BIT(16) +#define BIT_BCNDERR2_8822B BIT(15) +#define BIT_BCNDERR1_8822B BIT(14) +#define BIT_ATIMEND_E_V1_INT_8822B BIT(12) +#define BIT_TXERR_INT_8822B BIT(11) +#define BIT_RXERR_INT_8822B BIT(10) +#define BIT_TXFOVW_8822B BIT(9) +#define BIT_FOVW_8822B BIT(8) +#define BIT_CPU_MGQ_TXDONE_8822B BIT(5) +#define BIT_PS_TIMER_C_8822B BIT(4) +#define BIT_PS_TIMER_B_8822B BIT(3) +#define BIT_PS_TIMER_A_8822B BIT(2) +#define BIT_CPUMGQ_TX_TIMER_8822B BIT(1) + +/* 2 REG_DBG_PORT_SEL_8822B */ + +#define BIT_SHIFT_DEBUG_ST_8822B 0 +#define BIT_MASK_DEBUG_ST_8822B 0xffffffffL +#define BIT_DEBUG_ST_8822B(x) \ + (((x) & BIT_MASK_DEBUG_ST_8822B) << BIT_SHIFT_DEBUG_ST_8822B) +#define BITS_DEBUG_ST_8822B \ + (BIT_MASK_DEBUG_ST_8822B << BIT_SHIFT_DEBUG_ST_8822B) +#define BIT_CLEAR_DEBUG_ST_8822B(x) ((x) & (~BITS_DEBUG_ST_8822B)) +#define BIT_GET_DEBUG_ST_8822B(x) \ + (((x) >> BIT_SHIFT_DEBUG_ST_8822B) & BIT_MASK_DEBUG_ST_8822B) +#define BIT_SET_DEBUG_ST_8822B(x, v) \ + (BIT_CLEAR_DEBUG_ST_8822B(x) | BIT_DEBUG_ST_8822B(v)) + +/* 2 REG_PAD_CTRL2_8822B */ +#define BIT_USB3_USB2_TRANSITION_8822B BIT(20) + +#define BIT_SHIFT_USB23_SW_MODE_V1_8822B 18 +#define BIT_MASK_USB23_SW_MODE_V1_8822B 0x3 +#define BIT_USB23_SW_MODE_V1_8822B(x) \ + (((x) & BIT_MASK_USB23_SW_MODE_V1_8822B) \ + << BIT_SHIFT_USB23_SW_MODE_V1_8822B) +#define BITS_USB23_SW_MODE_V1_8822B \ + (BIT_MASK_USB23_SW_MODE_V1_8822B << BIT_SHIFT_USB23_SW_MODE_V1_8822B) +#define BIT_CLEAR_USB23_SW_MODE_V1_8822B(x) \ + ((x) & (~BITS_USB23_SW_MODE_V1_8822B)) +#define BIT_GET_USB23_SW_MODE_V1_8822B(x) \ + (((x) >> BIT_SHIFT_USB23_SW_MODE_V1_8822B) & \ + BIT_MASK_USB23_SW_MODE_V1_8822B) +#define BIT_SET_USB23_SW_MODE_V1_8822B(x, v) \ + (BIT_CLEAR_USB23_SW_MODE_V1_8822B(x) | BIT_USB23_SW_MODE_V1_8822B(v)) + +#define BIT_NO_PDN_CHIPOFF_V1_8822B BIT(17) +#define BIT_RSM_EN_V1_8822B BIT(16) + +#define BIT_SHIFT_MATCH_CNT_8822B 8 +#define BIT_MASK_MATCH_CNT_8822B 0xff +#define BIT_MATCH_CNT_8822B(x) \ + (((x) & BIT_MASK_MATCH_CNT_8822B) << BIT_SHIFT_MATCH_CNT_8822B) +#define BITS_MATCH_CNT_8822B \ + (BIT_MASK_MATCH_CNT_8822B << BIT_SHIFT_MATCH_CNT_8822B) +#define BIT_CLEAR_MATCH_CNT_8822B(x) ((x) & (~BITS_MATCH_CNT_8822B)) +#define BIT_GET_MATCH_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8822B) & BIT_MASK_MATCH_CNT_8822B) +#define BIT_SET_MATCH_CNT_8822B(x, v) \ + (BIT_CLEAR_MATCH_CNT_8822B(x) | BIT_MATCH_CNT_8822B(v)) + +#define BIT_LD_B12V_EN_8822B BIT(7) +#define BIT_EECS_IOSEL_V1_8822B BIT(6) +#define BIT_EECS_DATA_O_V1_8822B BIT(5) +#define BIT_EECS_DATA_I_V1_8822B BIT(4) +#define BIT_EESK_IOSEL_V1_8822B BIT(2) +#define BIT_EESK_DATA_O_V1_8822B BIT(1) +#define BIT_EESK_DATA_I_V1_8822B BIT(0) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_PMC_DBG_CTRL2_8822B */ + +#define BIT_SHIFT_EFUSE_BURN_GNT_8822B 24 +#define BIT_MASK_EFUSE_BURN_GNT_8822B 0xff +#define BIT_EFUSE_BURN_GNT_8822B(x) \ + (((x) & BIT_MASK_EFUSE_BURN_GNT_8822B) \ + << BIT_SHIFT_EFUSE_BURN_GNT_8822B) +#define BITS_EFUSE_BURN_GNT_8822B \ + (BIT_MASK_EFUSE_BURN_GNT_8822B << BIT_SHIFT_EFUSE_BURN_GNT_8822B) +#define BIT_CLEAR_EFUSE_BURN_GNT_8822B(x) ((x) & (~BITS_EFUSE_BURN_GNT_8822B)) +#define BIT_GET_EFUSE_BURN_GNT_8822B(x) \ + (((x) >> BIT_SHIFT_EFUSE_BURN_GNT_8822B) & \ + BIT_MASK_EFUSE_BURN_GNT_8822B) +#define BIT_SET_EFUSE_BURN_GNT_8822B(x, v) \ + (BIT_CLEAR_EFUSE_BURN_GNT_8822B(x) | BIT_EFUSE_BURN_GNT_8822B(v)) + +#define BIT_STOP_WL_PMC_8822B BIT(9) +#define BIT_STOP_SYM_PMC_8822B BIT(8) +#define BIT_REG_RST_WLPMC_8822B BIT(5) +#define BIT_REG_RST_PD12N_8822B BIT(4) +#define BIT_SYSON_DIS_WLREG_WRMSK_8822B BIT(3) +#define BIT_SYSON_DIS_PMCREG_WRMSK_8822B BIT(2) + +#define BIT_SHIFT_SYSON_REG_ARB_8822B 0 +#define BIT_MASK_SYSON_REG_ARB_8822B 0x3 +#define BIT_SYSON_REG_ARB_8822B(x) \ + (((x) & BIT_MASK_SYSON_REG_ARB_8822B) << BIT_SHIFT_SYSON_REG_ARB_8822B) +#define BITS_SYSON_REG_ARB_8822B \ + (BIT_MASK_SYSON_REG_ARB_8822B << BIT_SHIFT_SYSON_REG_ARB_8822B) +#define BIT_CLEAR_SYSON_REG_ARB_8822B(x) ((x) & (~BITS_SYSON_REG_ARB_8822B)) +#define BIT_GET_SYSON_REG_ARB_8822B(x) \ + (((x) >> BIT_SHIFT_SYSON_REG_ARB_8822B) & BIT_MASK_SYSON_REG_ARB_8822B) +#define BIT_SET_SYSON_REG_ARB_8822B(x, v) \ + (BIT_CLEAR_SYSON_REG_ARB_8822B(x) | BIT_SYSON_REG_ARB_8822B(v)) + +/* 2 REG_BIST_CTRL_8822B */ +#define BIT_BIST_USB_DIS_8822B BIT(27) +#define BIT_BIST_PCI_DIS_8822B BIT(26) +#define BIT_BIST_BT_DIS_8822B BIT(25) +#define BIT_BIST_WL_DIS_8822B BIT(24) + +#define BIT_SHIFT_BIST_RPT_SEL_8822B 16 +#define BIT_MASK_BIST_RPT_SEL_8822B 0xf +#define BIT_BIST_RPT_SEL_8822B(x) \ + (((x) & BIT_MASK_BIST_RPT_SEL_8822B) << BIT_SHIFT_BIST_RPT_SEL_8822B) +#define BITS_BIST_RPT_SEL_8822B \ + (BIT_MASK_BIST_RPT_SEL_8822B << BIT_SHIFT_BIST_RPT_SEL_8822B) +#define BIT_CLEAR_BIST_RPT_SEL_8822B(x) ((x) & (~BITS_BIST_RPT_SEL_8822B)) +#define BIT_GET_BIST_RPT_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_BIST_RPT_SEL_8822B) & BIT_MASK_BIST_RPT_SEL_8822B) +#define BIT_SET_BIST_RPT_SEL_8822B(x, v) \ + (BIT_CLEAR_BIST_RPT_SEL_8822B(x) | BIT_BIST_RPT_SEL_8822B(v)) + +#define BIT_BIST_RESUME_PS_8822B BIT(4) +#define BIT_BIST_RESUME_8822B BIT(3) +#define BIT_BIST_NORMAL_8822B BIT(2) +#define BIT_BIST_RSTN_8822B BIT(1) +#define BIT_BIST_CLK_EN_8822B BIT(0) + +/* 2 REG_BIST_RPT_8822B */ + +#define BIT_SHIFT_MBIST_REPORT_8822B 0 +#define BIT_MASK_MBIST_REPORT_8822B 0xffffffffL +#define BIT_MBIST_REPORT_8822B(x) \ + (((x) & BIT_MASK_MBIST_REPORT_8822B) << BIT_SHIFT_MBIST_REPORT_8822B) +#define BITS_MBIST_REPORT_8822B \ + (BIT_MASK_MBIST_REPORT_8822B << BIT_SHIFT_MBIST_REPORT_8822B) +#define BIT_CLEAR_MBIST_REPORT_8822B(x) ((x) & (~BITS_MBIST_REPORT_8822B)) +#define BIT_GET_MBIST_REPORT_8822B(x) \ + (((x) >> BIT_SHIFT_MBIST_REPORT_8822B) & BIT_MASK_MBIST_REPORT_8822B) +#define BIT_SET_MBIST_REPORT_8822B(x, v) \ + (BIT_CLEAR_MBIST_REPORT_8822B(x) | BIT_MBIST_REPORT_8822B(v)) + +/* 2 REG_MEM_CTRL_8822B */ +#define BIT_UMEM_RME_8822B BIT(31) + +#define BIT_SHIFT_BT_SPRAM_8822B 28 +#define BIT_MASK_BT_SPRAM_8822B 0x3 +#define BIT_BT_SPRAM_8822B(x) \ + (((x) & BIT_MASK_BT_SPRAM_8822B) << BIT_SHIFT_BT_SPRAM_8822B) +#define BITS_BT_SPRAM_8822B \ + (BIT_MASK_BT_SPRAM_8822B << BIT_SHIFT_BT_SPRAM_8822B) +#define BIT_CLEAR_BT_SPRAM_8822B(x) ((x) & (~BITS_BT_SPRAM_8822B)) +#define BIT_GET_BT_SPRAM_8822B(x) \ + (((x) >> BIT_SHIFT_BT_SPRAM_8822B) & BIT_MASK_BT_SPRAM_8822B) +#define BIT_SET_BT_SPRAM_8822B(x, v) \ + (BIT_CLEAR_BT_SPRAM_8822B(x) | BIT_BT_SPRAM_8822B(v)) + +#define BIT_SHIFT_BT_ROM_8822B 24 +#define BIT_MASK_BT_ROM_8822B 0xf +#define BIT_BT_ROM_8822B(x) \ + (((x) & BIT_MASK_BT_ROM_8822B) << BIT_SHIFT_BT_ROM_8822B) +#define BITS_BT_ROM_8822B (BIT_MASK_BT_ROM_8822B << BIT_SHIFT_BT_ROM_8822B) +#define BIT_CLEAR_BT_ROM_8822B(x) ((x) & (~BITS_BT_ROM_8822B)) +#define BIT_GET_BT_ROM_8822B(x) \ + (((x) >> BIT_SHIFT_BT_ROM_8822B) & BIT_MASK_BT_ROM_8822B) +#define BIT_SET_BT_ROM_8822B(x, v) \ + (BIT_CLEAR_BT_ROM_8822B(x) | BIT_BT_ROM_8822B(v)) + +#define BIT_SHIFT_PCI_DPRAM_8822B 10 +#define BIT_MASK_PCI_DPRAM_8822B 0x3 +#define BIT_PCI_DPRAM_8822B(x) \ + (((x) & BIT_MASK_PCI_DPRAM_8822B) << BIT_SHIFT_PCI_DPRAM_8822B) +#define BITS_PCI_DPRAM_8822B \ + (BIT_MASK_PCI_DPRAM_8822B << BIT_SHIFT_PCI_DPRAM_8822B) +#define BIT_CLEAR_PCI_DPRAM_8822B(x) ((x) & (~BITS_PCI_DPRAM_8822B)) +#define BIT_GET_PCI_DPRAM_8822B(x) \ + (((x) >> BIT_SHIFT_PCI_DPRAM_8822B) & BIT_MASK_PCI_DPRAM_8822B) +#define BIT_SET_PCI_DPRAM_8822B(x, v) \ + (BIT_CLEAR_PCI_DPRAM_8822B(x) | BIT_PCI_DPRAM_8822B(v)) + +#define BIT_SHIFT_PCI_SPRAM_8822B 8 +#define BIT_MASK_PCI_SPRAM_8822B 0x3 +#define BIT_PCI_SPRAM_8822B(x) \ + (((x) & BIT_MASK_PCI_SPRAM_8822B) << BIT_SHIFT_PCI_SPRAM_8822B) +#define BITS_PCI_SPRAM_8822B \ + (BIT_MASK_PCI_SPRAM_8822B << BIT_SHIFT_PCI_SPRAM_8822B) +#define BIT_CLEAR_PCI_SPRAM_8822B(x) ((x) & (~BITS_PCI_SPRAM_8822B)) +#define BIT_GET_PCI_SPRAM_8822B(x) \ + (((x) >> BIT_SHIFT_PCI_SPRAM_8822B) & BIT_MASK_PCI_SPRAM_8822B) +#define BIT_SET_PCI_SPRAM_8822B(x, v) \ + (BIT_CLEAR_PCI_SPRAM_8822B(x) | BIT_PCI_SPRAM_8822B(v)) + +#define BIT_SHIFT_USB_SPRAM_8822B 6 +#define BIT_MASK_USB_SPRAM_8822B 0x3 +#define BIT_USB_SPRAM_8822B(x) \ + (((x) & BIT_MASK_USB_SPRAM_8822B) << BIT_SHIFT_USB_SPRAM_8822B) +#define BITS_USB_SPRAM_8822B \ + (BIT_MASK_USB_SPRAM_8822B << BIT_SHIFT_USB_SPRAM_8822B) +#define BIT_CLEAR_USB_SPRAM_8822B(x) ((x) & (~BITS_USB_SPRAM_8822B)) +#define BIT_GET_USB_SPRAM_8822B(x) \ + (((x) >> BIT_SHIFT_USB_SPRAM_8822B) & BIT_MASK_USB_SPRAM_8822B) +#define BIT_SET_USB_SPRAM_8822B(x, v) \ + (BIT_CLEAR_USB_SPRAM_8822B(x) | BIT_USB_SPRAM_8822B(v)) + +#define BIT_SHIFT_USB_SPRF_8822B 4 +#define BIT_MASK_USB_SPRF_8822B 0x3 +#define BIT_USB_SPRF_8822B(x) \ + (((x) & BIT_MASK_USB_SPRF_8822B) << BIT_SHIFT_USB_SPRF_8822B) +#define BITS_USB_SPRF_8822B \ + (BIT_MASK_USB_SPRF_8822B << BIT_SHIFT_USB_SPRF_8822B) +#define BIT_CLEAR_USB_SPRF_8822B(x) ((x) & (~BITS_USB_SPRF_8822B)) +#define BIT_GET_USB_SPRF_8822B(x) \ + (((x) >> BIT_SHIFT_USB_SPRF_8822B) & BIT_MASK_USB_SPRF_8822B) +#define BIT_SET_USB_SPRF_8822B(x, v) \ + (BIT_CLEAR_USB_SPRF_8822B(x) | BIT_USB_SPRF_8822B(v)) + +#define BIT_SHIFT_MCU_ROM_8822B 0 +#define BIT_MASK_MCU_ROM_8822B 0xf +#define BIT_MCU_ROM_8822B(x) \ + (((x) & BIT_MASK_MCU_ROM_8822B) << BIT_SHIFT_MCU_ROM_8822B) +#define BITS_MCU_ROM_8822B (BIT_MASK_MCU_ROM_8822B << BIT_SHIFT_MCU_ROM_8822B) +#define BIT_CLEAR_MCU_ROM_8822B(x) ((x) & (~BITS_MCU_ROM_8822B)) +#define BIT_GET_MCU_ROM_8822B(x) \ + (((x) >> BIT_SHIFT_MCU_ROM_8822B) & BIT_MASK_MCU_ROM_8822B) +#define BIT_SET_MCU_ROM_8822B(x, v) \ + (BIT_CLEAR_MCU_ROM_8822B(x) | BIT_MCU_ROM_8822B(v)) + +/* 2 REG_AFE_CTRL8_8822B */ +#define BIT_SYN_AGPIO_8822B BIT(20) +#define BIT_XTAL_LP_8822B BIT(4) +#define BIT_XTAL_GM_SEP_8822B BIT(3) + +#define BIT_SHIFT_XTAL_SEL_TOK_8822B 0 +#define BIT_MASK_XTAL_SEL_TOK_8822B 0x7 +#define BIT_XTAL_SEL_TOK_8822B(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_8822B) << BIT_SHIFT_XTAL_SEL_TOK_8822B) +#define BITS_XTAL_SEL_TOK_8822B \ + (BIT_MASK_XTAL_SEL_TOK_8822B << BIT_SHIFT_XTAL_SEL_TOK_8822B) +#define BIT_CLEAR_XTAL_SEL_TOK_8822B(x) ((x) & (~BITS_XTAL_SEL_TOK_8822B)) +#define BIT_GET_XTAL_SEL_TOK_8822B(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_8822B) & BIT_MASK_XTAL_SEL_TOK_8822B) +#define BIT_SET_XTAL_SEL_TOK_8822B(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_8822B(x) | BIT_XTAL_SEL_TOK_8822B(v)) + +/* 2 REG_USB_SIE_INTF_8822B */ +#define BIT_RD_SEL_8822B BIT(31) +#define BIT_USB_SIE_INTF_WE_V1_8822B BIT(30) +#define BIT_USB_SIE_INTF_BYIOREG_V1_8822B BIT(29) +#define BIT_USB_SIE_SELECT_8822B BIT(28) + +#define BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822B 16 +#define BIT_MASK_USB_SIE_INTF_ADDR_V1_8822B 0x1ff +#define BIT_USB_SIE_INTF_ADDR_V1_8822B(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1_8822B) \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822B) +#define BITS_USB_SIE_INTF_ADDR_V1_8822B \ + (BIT_MASK_USB_SIE_INTF_ADDR_V1_8822B \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822B) +#define BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8822B(x) \ + ((x) & (~BITS_USB_SIE_INTF_ADDR_V1_8822B)) +#define BIT_GET_USB_SIE_INTF_ADDR_V1_8822B(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822B) & \ + BIT_MASK_USB_SIE_INTF_ADDR_V1_8822B) +#define BIT_SET_USB_SIE_INTF_ADDR_V1_8822B(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8822B(x) | \ + BIT_USB_SIE_INTF_ADDR_V1_8822B(v)) + +#define BIT_SHIFT_USB_SIE_INTF_RD_8822B 8 +#define BIT_MASK_USB_SIE_INTF_RD_8822B 0xff +#define BIT_USB_SIE_INTF_RD_8822B(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_RD_8822B) \ + << BIT_SHIFT_USB_SIE_INTF_RD_8822B) +#define BITS_USB_SIE_INTF_RD_8822B \ + (BIT_MASK_USB_SIE_INTF_RD_8822B << BIT_SHIFT_USB_SIE_INTF_RD_8822B) +#define BIT_CLEAR_USB_SIE_INTF_RD_8822B(x) ((x) & (~BITS_USB_SIE_INTF_RD_8822B)) +#define BIT_GET_USB_SIE_INTF_RD_8822B(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_RD_8822B) & \ + BIT_MASK_USB_SIE_INTF_RD_8822B) +#define BIT_SET_USB_SIE_INTF_RD_8822B(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_RD_8822B(x) | BIT_USB_SIE_INTF_RD_8822B(v)) + +#define BIT_SHIFT_USB_SIE_INTF_WD_8822B 0 +#define BIT_MASK_USB_SIE_INTF_WD_8822B 0xff +#define BIT_USB_SIE_INTF_WD_8822B(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_WD_8822B) \ + << BIT_SHIFT_USB_SIE_INTF_WD_8822B) +#define BITS_USB_SIE_INTF_WD_8822B \ + (BIT_MASK_USB_SIE_INTF_WD_8822B << BIT_SHIFT_USB_SIE_INTF_WD_8822B) +#define BIT_CLEAR_USB_SIE_INTF_WD_8822B(x) ((x) & (~BITS_USB_SIE_INTF_WD_8822B)) +#define BIT_GET_USB_SIE_INTF_WD_8822B(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_WD_8822B) & \ + BIT_MASK_USB_SIE_INTF_WD_8822B) +#define BIT_SET_USB_SIE_INTF_WD_8822B(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_WD_8822B(x) | BIT_USB_SIE_INTF_WD_8822B(v)) + +/* 2 REG_PCIE_MIO_INTF_8822B */ +#define BIT_PCIE_MIO_BYIOREG_8822B BIT(13) +#define BIT_PCIE_MIO_RE_8822B BIT(12) + +#define BIT_SHIFT_PCIE_MIO_WE_8822B 8 +#define BIT_MASK_PCIE_MIO_WE_8822B 0xf +#define BIT_PCIE_MIO_WE_8822B(x) \ + (((x) & BIT_MASK_PCIE_MIO_WE_8822B) << BIT_SHIFT_PCIE_MIO_WE_8822B) +#define BITS_PCIE_MIO_WE_8822B \ + (BIT_MASK_PCIE_MIO_WE_8822B << BIT_SHIFT_PCIE_MIO_WE_8822B) +#define BIT_CLEAR_PCIE_MIO_WE_8822B(x) ((x) & (~BITS_PCIE_MIO_WE_8822B)) +#define BIT_GET_PCIE_MIO_WE_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_WE_8822B) & BIT_MASK_PCIE_MIO_WE_8822B) +#define BIT_SET_PCIE_MIO_WE_8822B(x, v) \ + (BIT_CLEAR_PCIE_MIO_WE_8822B(x) | BIT_PCIE_MIO_WE_8822B(v)) + +#define BIT_SHIFT_PCIE_MIO_ADDR_8822B 0 +#define BIT_MASK_PCIE_MIO_ADDR_8822B 0xff +#define BIT_PCIE_MIO_ADDR_8822B(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_8822B) << BIT_SHIFT_PCIE_MIO_ADDR_8822B) +#define BITS_PCIE_MIO_ADDR_8822B \ + (BIT_MASK_PCIE_MIO_ADDR_8822B << BIT_SHIFT_PCIE_MIO_ADDR_8822B) +#define BIT_CLEAR_PCIE_MIO_ADDR_8822B(x) ((x) & (~BITS_PCIE_MIO_ADDR_8822B)) +#define BIT_GET_PCIE_MIO_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_8822B) & BIT_MASK_PCIE_MIO_ADDR_8822B) +#define BIT_SET_PCIE_MIO_ADDR_8822B(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_8822B(x) | BIT_PCIE_MIO_ADDR_8822B(v)) + +/* 2 REG_PCIE_MIO_INTD_8822B */ + +#define BIT_SHIFT_PCIE_MIO_DATA_8822B 0 +#define BIT_MASK_PCIE_MIO_DATA_8822B 0xffffffffL +#define BIT_PCIE_MIO_DATA_8822B(x) \ + (((x) & BIT_MASK_PCIE_MIO_DATA_8822B) << BIT_SHIFT_PCIE_MIO_DATA_8822B) +#define BITS_PCIE_MIO_DATA_8822B \ + (BIT_MASK_PCIE_MIO_DATA_8822B << BIT_SHIFT_PCIE_MIO_DATA_8822B) +#define BIT_CLEAR_PCIE_MIO_DATA_8822B(x) ((x) & (~BITS_PCIE_MIO_DATA_8822B)) +#define BIT_GET_PCIE_MIO_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_DATA_8822B) & BIT_MASK_PCIE_MIO_DATA_8822B) +#define BIT_SET_PCIE_MIO_DATA_8822B(x, v) \ + (BIT_CLEAR_PCIE_MIO_DATA_8822B(x) | BIT_PCIE_MIO_DATA_8822B(v)) + +/* 2 REG_WLRF1_8822B */ + +#define BIT_SHIFT_WLRF1_CTRL_8822B 24 +#define BIT_MASK_WLRF1_CTRL_8822B 0xff +#define BIT_WLRF1_CTRL_8822B(x) \ + (((x) & BIT_MASK_WLRF1_CTRL_8822B) << BIT_SHIFT_WLRF1_CTRL_8822B) +#define BITS_WLRF1_CTRL_8822B \ + (BIT_MASK_WLRF1_CTRL_8822B << BIT_SHIFT_WLRF1_CTRL_8822B) +#define BIT_CLEAR_WLRF1_CTRL_8822B(x) ((x) & (~BITS_WLRF1_CTRL_8822B)) +#define BIT_GET_WLRF1_CTRL_8822B(x) \ + (((x) >> BIT_SHIFT_WLRF1_CTRL_8822B) & BIT_MASK_WLRF1_CTRL_8822B) +#define BIT_SET_WLRF1_CTRL_8822B(x, v) \ + (BIT_CLEAR_WLRF1_CTRL_8822B(x) | BIT_WLRF1_CTRL_8822B(v)) + +/* 2 REG_SYS_CFG1_8822B */ + +#define BIT_SHIFT_TRP_ICFG_8822B 28 +#define BIT_MASK_TRP_ICFG_8822B 0xf +#define BIT_TRP_ICFG_8822B(x) \ + (((x) & BIT_MASK_TRP_ICFG_8822B) << BIT_SHIFT_TRP_ICFG_8822B) +#define BITS_TRP_ICFG_8822B \ + (BIT_MASK_TRP_ICFG_8822B << BIT_SHIFT_TRP_ICFG_8822B) +#define BIT_CLEAR_TRP_ICFG_8822B(x) ((x) & (~BITS_TRP_ICFG_8822B)) +#define BIT_GET_TRP_ICFG_8822B(x) \ + (((x) >> BIT_SHIFT_TRP_ICFG_8822B) & BIT_MASK_TRP_ICFG_8822B) +#define BIT_SET_TRP_ICFG_8822B(x, v) \ + (BIT_CLEAR_TRP_ICFG_8822B(x) | BIT_TRP_ICFG_8822B(v)) + +#define BIT_RF_TYPE_ID_8822B BIT(27) +#define BIT_BD_HCI_SEL_8822B BIT(26) +#define BIT_BD_PKG_SEL_8822B BIT(25) +#define BIT_SPSLDO_SEL_8822B BIT(24) +#define BIT_RTL_ID_8822B BIT(23) +#define BIT_PAD_HWPD_IDN_8822B BIT(22) +#define BIT_TESTMODE_8822B BIT(20) + +#define BIT_SHIFT_VENDOR_ID_8822B 16 +#define BIT_MASK_VENDOR_ID_8822B 0xf +#define BIT_VENDOR_ID_8822B(x) \ + (((x) & BIT_MASK_VENDOR_ID_8822B) << BIT_SHIFT_VENDOR_ID_8822B) +#define BITS_VENDOR_ID_8822B \ + (BIT_MASK_VENDOR_ID_8822B << BIT_SHIFT_VENDOR_ID_8822B) +#define BIT_CLEAR_VENDOR_ID_8822B(x) ((x) & (~BITS_VENDOR_ID_8822B)) +#define BIT_GET_VENDOR_ID_8822B(x) \ + (((x) >> BIT_SHIFT_VENDOR_ID_8822B) & BIT_MASK_VENDOR_ID_8822B) +#define BIT_SET_VENDOR_ID_8822B(x, v) \ + (BIT_CLEAR_VENDOR_ID_8822B(x) | BIT_VENDOR_ID_8822B(v)) + +#define BIT_SHIFT_CHIP_VER_8822B 12 +#define BIT_MASK_CHIP_VER_8822B 0xf +#define BIT_CHIP_VER_8822B(x) \ + (((x) & BIT_MASK_CHIP_VER_8822B) << BIT_SHIFT_CHIP_VER_8822B) +#define BITS_CHIP_VER_8822B \ + (BIT_MASK_CHIP_VER_8822B << BIT_SHIFT_CHIP_VER_8822B) +#define BIT_CLEAR_CHIP_VER_8822B(x) ((x) & (~BITS_CHIP_VER_8822B)) +#define BIT_GET_CHIP_VER_8822B(x) \ + (((x) >> BIT_SHIFT_CHIP_VER_8822B) & BIT_MASK_CHIP_VER_8822B) +#define BIT_SET_CHIP_VER_8822B(x, v) \ + (BIT_CLEAR_CHIP_VER_8822B(x) | BIT_CHIP_VER_8822B(v)) + +#define BIT_BD_MAC3_8822B BIT(11) +#define BIT_BD_MAC1_8822B BIT(10) +#define BIT_BD_MAC2_8822B BIT(9) +#define BIT_SIC_IDLE_8822B BIT(8) +#define BIT_SW_OFFLOAD_EN_8822B BIT(7) +#define BIT_OCP_SHUTDN_8822B BIT(6) +#define BIT_V15_VLD_8822B BIT(5) +#define BIT_PCIRSTB_8822B BIT(4) +#define BIT_PCLK_VLD_8822B BIT(3) +#define BIT_UCLK_VLD_8822B BIT(2) +#define BIT_ACLK_VLD_8822B BIT(1) +#define BIT_XCLK_VLD_8822B BIT(0) + +/* 2 REG_SYS_STATUS1_8822B */ + +#define BIT_SHIFT_RF_RL_ID_8822B 28 +#define BIT_MASK_RF_RL_ID_8822B 0xf +#define BIT_RF_RL_ID_8822B(x) \ + (((x) & BIT_MASK_RF_RL_ID_8822B) << BIT_SHIFT_RF_RL_ID_8822B) +#define BITS_RF_RL_ID_8822B \ + (BIT_MASK_RF_RL_ID_8822B << BIT_SHIFT_RF_RL_ID_8822B) +#define BIT_CLEAR_RF_RL_ID_8822B(x) ((x) & (~BITS_RF_RL_ID_8822B)) +#define BIT_GET_RF_RL_ID_8822B(x) \ + (((x) >> BIT_SHIFT_RF_RL_ID_8822B) & BIT_MASK_RF_RL_ID_8822B) +#define BIT_SET_RF_RL_ID_8822B(x, v) \ + (BIT_CLEAR_RF_RL_ID_8822B(x) | BIT_RF_RL_ID_8822B(v)) + +#define BIT_HPHY_ICFG_8822B BIT(19) + +#define BIT_SHIFT_SEL_0XC0_8822B 16 +#define BIT_MASK_SEL_0XC0_8822B 0x3 +#define BIT_SEL_0XC0_8822B(x) \ + (((x) & BIT_MASK_SEL_0XC0_8822B) << BIT_SHIFT_SEL_0XC0_8822B) +#define BITS_SEL_0XC0_8822B \ + (BIT_MASK_SEL_0XC0_8822B << BIT_SHIFT_SEL_0XC0_8822B) +#define BIT_CLEAR_SEL_0XC0_8822B(x) ((x) & (~BITS_SEL_0XC0_8822B)) +#define BIT_GET_SEL_0XC0_8822B(x) \ + (((x) >> BIT_SHIFT_SEL_0XC0_8822B) & BIT_MASK_SEL_0XC0_8822B) +#define BIT_SET_SEL_0XC0_8822B(x, v) \ + (BIT_CLEAR_SEL_0XC0_8822B(x) | BIT_SEL_0XC0_8822B(v)) + +#define BIT_SHIFT_HCI_SEL_V3_8822B 12 +#define BIT_MASK_HCI_SEL_V3_8822B 0x7 +#define BIT_HCI_SEL_V3_8822B(x) \ + (((x) & BIT_MASK_HCI_SEL_V3_8822B) << BIT_SHIFT_HCI_SEL_V3_8822B) +#define BITS_HCI_SEL_V3_8822B \ + (BIT_MASK_HCI_SEL_V3_8822B << BIT_SHIFT_HCI_SEL_V3_8822B) +#define BIT_CLEAR_HCI_SEL_V3_8822B(x) ((x) & (~BITS_HCI_SEL_V3_8822B)) +#define BIT_GET_HCI_SEL_V3_8822B(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_V3_8822B) & BIT_MASK_HCI_SEL_V3_8822B) +#define BIT_SET_HCI_SEL_V3_8822B(x, v) \ + (BIT_CLEAR_HCI_SEL_V3_8822B(x) | BIT_HCI_SEL_V3_8822B(v)) + +#define BIT_USB_OPERATION_MODE_8822B BIT(10) +#define BIT_BT_PDN_8822B BIT(9) +#define BIT_AUTO_WLPON_8822B BIT(8) +#define BIT_WL_MODE_8822B BIT(7) +#define BIT_PKG_SEL_HCI_8822B BIT(6) + +#define BIT_SHIFT_PAD_HCI_SEL_V1_8822B 3 +#define BIT_MASK_PAD_HCI_SEL_V1_8822B 0x7 +#define BIT_PAD_HCI_SEL_V1_8822B(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL_V1_8822B) \ + << BIT_SHIFT_PAD_HCI_SEL_V1_8822B) +#define BITS_PAD_HCI_SEL_V1_8822B \ + (BIT_MASK_PAD_HCI_SEL_V1_8822B << BIT_SHIFT_PAD_HCI_SEL_V1_8822B) +#define BIT_CLEAR_PAD_HCI_SEL_V1_8822B(x) ((x) & (~BITS_PAD_HCI_SEL_V1_8822B)) +#define BIT_GET_PAD_HCI_SEL_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL_V1_8822B) & \ + BIT_MASK_PAD_HCI_SEL_V1_8822B) +#define BIT_SET_PAD_HCI_SEL_V1_8822B(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL_V1_8822B(x) | BIT_PAD_HCI_SEL_V1_8822B(v)) + +#define BIT_SHIFT_EFS_HCI_SEL_V1_8822B 0 +#define BIT_MASK_EFS_HCI_SEL_V1_8822B 0x7 +#define BIT_EFS_HCI_SEL_V1_8822B(x) \ + (((x) & BIT_MASK_EFS_HCI_SEL_V1_8822B) \ + << BIT_SHIFT_EFS_HCI_SEL_V1_8822B) +#define BITS_EFS_HCI_SEL_V1_8822B \ + (BIT_MASK_EFS_HCI_SEL_V1_8822B << BIT_SHIFT_EFS_HCI_SEL_V1_8822B) +#define BIT_CLEAR_EFS_HCI_SEL_V1_8822B(x) ((x) & (~BITS_EFS_HCI_SEL_V1_8822B)) +#define BIT_GET_EFS_HCI_SEL_V1_8822B(x) \ + (((x) >> BIT_SHIFT_EFS_HCI_SEL_V1_8822B) & \ + BIT_MASK_EFS_HCI_SEL_V1_8822B) +#define BIT_SET_EFS_HCI_SEL_V1_8822B(x, v) \ + (BIT_CLEAR_EFS_HCI_SEL_V1_8822B(x) | BIT_EFS_HCI_SEL_V1_8822B(v)) + +/* 2 REG_SYS_STATUS2_8822B */ +#define BIT_SIO_ALDN_8822B BIT(19) +#define BIT_USB_ALDN_8822B BIT(18) +#define BIT_PCI_ALDN_8822B BIT(17) +#define BIT_SYS_ALDN_8822B BIT(16) + +#define BIT_SHIFT_EPVID1_8822B 8 +#define BIT_MASK_EPVID1_8822B 0xff +#define BIT_EPVID1_8822B(x) \ + (((x) & BIT_MASK_EPVID1_8822B) << BIT_SHIFT_EPVID1_8822B) +#define BITS_EPVID1_8822B (BIT_MASK_EPVID1_8822B << BIT_SHIFT_EPVID1_8822B) +#define BIT_CLEAR_EPVID1_8822B(x) ((x) & (~BITS_EPVID1_8822B)) +#define BIT_GET_EPVID1_8822B(x) \ + (((x) >> BIT_SHIFT_EPVID1_8822B) & BIT_MASK_EPVID1_8822B) +#define BIT_SET_EPVID1_8822B(x, v) \ + (BIT_CLEAR_EPVID1_8822B(x) | BIT_EPVID1_8822B(v)) + +#define BIT_SHIFT_EPVID0_8822B 0 +#define BIT_MASK_EPVID0_8822B 0xff +#define BIT_EPVID0_8822B(x) \ + (((x) & BIT_MASK_EPVID0_8822B) << BIT_SHIFT_EPVID0_8822B) +#define BITS_EPVID0_8822B (BIT_MASK_EPVID0_8822B << BIT_SHIFT_EPVID0_8822B) +#define BIT_CLEAR_EPVID0_8822B(x) ((x) & (~BITS_EPVID0_8822B)) +#define BIT_GET_EPVID0_8822B(x) \ + (((x) >> BIT_SHIFT_EPVID0_8822B) & BIT_MASK_EPVID0_8822B) +#define BIT_SET_EPVID0_8822B(x, v) \ + (BIT_CLEAR_EPVID0_8822B(x) | BIT_EPVID0_8822B(v)) + +/* 2 REG_SYS_CFG2_8822B */ +#define BIT_HCI_SEL_EMBEDDED_8822B BIT(8) + +#define BIT_SHIFT_HW_ID_8822B 0 +#define BIT_MASK_HW_ID_8822B 0xff +#define BIT_HW_ID_8822B(x) \ + (((x) & BIT_MASK_HW_ID_8822B) << BIT_SHIFT_HW_ID_8822B) +#define BITS_HW_ID_8822B (BIT_MASK_HW_ID_8822B << BIT_SHIFT_HW_ID_8822B) +#define BIT_CLEAR_HW_ID_8822B(x) ((x) & (~BITS_HW_ID_8822B)) +#define BIT_GET_HW_ID_8822B(x) \ + (((x) >> BIT_SHIFT_HW_ID_8822B) & BIT_MASK_HW_ID_8822B) +#define BIT_SET_HW_ID_8822B(x, v) \ + (BIT_CLEAR_HW_ID_8822B(x) | BIT_HW_ID_8822B(v)) + +/* 2 REG_SYS_CFG3_8822B */ +#define BIT_PWC_MA33V_8822B BIT(15) +#define BIT_PWC_MA12V_8822B BIT(14) +#define BIT_PWC_MD12V_8822B BIT(13) +#define BIT_PWC_PD12V_8822B BIT(12) +#define BIT_PWC_UD12V_8822B BIT(11) +#define BIT_ISO_MA2MD_8822B BIT(1) +#define BIT_ISO_MD2PP_8822B BIT(0) + +/* 2 REG_SYS_CFG4_8822B */ + +/* 2 REG_SYS_CFG5_8822B */ +#define BIT_LPS_STATUS_8822B BIT(3) +#define BIT_HCI_TXDMA_BUSY_8822B BIT(2) +#define BIT_HCI_TXDMA_ALLOW_8822B BIT(1) +#define BIT_FW_CTRL_HCI_TXDMA_EN_8822B BIT(0) + +/* 2 REG_CPU_DMEM_CON_8822B */ +#define BIT_WDT_OPT_IOWRAPPER_8822B BIT(19) +#define BIT_ANA_PORT_IDLE_8822B BIT(18) +#define BIT_MAC_PORT_IDLE_8822B BIT(17) +#define BIT_WL_PLATFORM_RST_8822B BIT(16) +#define BIT_WL_SECURITY_CLK_8822B BIT(15) + +#define BIT_SHIFT_CPU_DMEM_CON_8822B 0 +#define BIT_MASK_CPU_DMEM_CON_8822B 0xff +#define BIT_CPU_DMEM_CON_8822B(x) \ + (((x) & BIT_MASK_CPU_DMEM_CON_8822B) << BIT_SHIFT_CPU_DMEM_CON_8822B) +#define BITS_CPU_DMEM_CON_8822B \ + (BIT_MASK_CPU_DMEM_CON_8822B << BIT_SHIFT_CPU_DMEM_CON_8822B) +#define BIT_CLEAR_CPU_DMEM_CON_8822B(x) ((x) & (~BITS_CPU_DMEM_CON_8822B)) +#define BIT_GET_CPU_DMEM_CON_8822B(x) \ + (((x) >> BIT_SHIFT_CPU_DMEM_CON_8822B) & BIT_MASK_CPU_DMEM_CON_8822B) +#define BIT_SET_CPU_DMEM_CON_8822B(x, v) \ + (BIT_CLEAR_CPU_DMEM_CON_8822B(x) | BIT_CPU_DMEM_CON_8822B(v)) + +/* 2 REG_BOOT_REASON_8822B */ + +#define BIT_SHIFT_BOOT_REASON_V1_8822B 0 +#define BIT_MASK_BOOT_REASON_V1_8822B 0x7 +#define BIT_BOOT_REASON_V1_8822B(x) \ + (((x) & BIT_MASK_BOOT_REASON_V1_8822B) \ + << BIT_SHIFT_BOOT_REASON_V1_8822B) +#define BITS_BOOT_REASON_V1_8822B \ + (BIT_MASK_BOOT_REASON_V1_8822B << BIT_SHIFT_BOOT_REASON_V1_8822B) +#define BIT_CLEAR_BOOT_REASON_V1_8822B(x) ((x) & (~BITS_BOOT_REASON_V1_8822B)) +#define BIT_GET_BOOT_REASON_V1_8822B(x) \ + (((x) >> BIT_SHIFT_BOOT_REASON_V1_8822B) & \ + BIT_MASK_BOOT_REASON_V1_8822B) +#define BIT_SET_BOOT_REASON_V1_8822B(x, v) \ + (BIT_CLEAR_BOOT_REASON_V1_8822B(x) | BIT_BOOT_REASON_V1_8822B(v)) + +/* 2 REG_NFCPAD_CTRL_8822B */ +#define BIT_PAD_SHUTDW_8822B BIT(18) +#define BIT_SYSON_NFC_PAD_8822B BIT(17) +#define BIT_NFC_INT_PAD_CTRL_8822B BIT(16) +#define BIT_NFC_RFDIS_PAD_CTRL_8822B BIT(15) +#define BIT_NFC_CLK_PAD_CTRL_8822B BIT(14) +#define BIT_NFC_DATA_PAD_CTRL_8822B BIT(13) +#define BIT_NFC_PAD_PULL_CTRL_8822B BIT(12) + +#define BIT_SHIFT_NFCPAD_IO_SEL_8822B 8 +#define BIT_MASK_NFCPAD_IO_SEL_8822B 0xf +#define BIT_NFCPAD_IO_SEL_8822B(x) \ + (((x) & BIT_MASK_NFCPAD_IO_SEL_8822B) << BIT_SHIFT_NFCPAD_IO_SEL_8822B) +#define BITS_NFCPAD_IO_SEL_8822B \ + (BIT_MASK_NFCPAD_IO_SEL_8822B << BIT_SHIFT_NFCPAD_IO_SEL_8822B) +#define BIT_CLEAR_NFCPAD_IO_SEL_8822B(x) ((x) & (~BITS_NFCPAD_IO_SEL_8822B)) +#define BIT_GET_NFCPAD_IO_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_NFCPAD_IO_SEL_8822B) & BIT_MASK_NFCPAD_IO_SEL_8822B) +#define BIT_SET_NFCPAD_IO_SEL_8822B(x, v) \ + (BIT_CLEAR_NFCPAD_IO_SEL_8822B(x) | BIT_NFCPAD_IO_SEL_8822B(v)) + +#define BIT_SHIFT_NFCPAD_OUT_8822B 4 +#define BIT_MASK_NFCPAD_OUT_8822B 0xf +#define BIT_NFCPAD_OUT_8822B(x) \ + (((x) & BIT_MASK_NFCPAD_OUT_8822B) << BIT_SHIFT_NFCPAD_OUT_8822B) +#define BITS_NFCPAD_OUT_8822B \ + (BIT_MASK_NFCPAD_OUT_8822B << BIT_SHIFT_NFCPAD_OUT_8822B) +#define BIT_CLEAR_NFCPAD_OUT_8822B(x) ((x) & (~BITS_NFCPAD_OUT_8822B)) +#define BIT_GET_NFCPAD_OUT_8822B(x) \ + (((x) >> BIT_SHIFT_NFCPAD_OUT_8822B) & BIT_MASK_NFCPAD_OUT_8822B) +#define BIT_SET_NFCPAD_OUT_8822B(x, v) \ + (BIT_CLEAR_NFCPAD_OUT_8822B(x) | BIT_NFCPAD_OUT_8822B(v)) + +#define BIT_SHIFT_NFCPAD_IN_8822B 0 +#define BIT_MASK_NFCPAD_IN_8822B 0xf +#define BIT_NFCPAD_IN_8822B(x) \ + (((x) & BIT_MASK_NFCPAD_IN_8822B) << BIT_SHIFT_NFCPAD_IN_8822B) +#define BITS_NFCPAD_IN_8822B \ + (BIT_MASK_NFCPAD_IN_8822B << BIT_SHIFT_NFCPAD_IN_8822B) +#define BIT_CLEAR_NFCPAD_IN_8822B(x) ((x) & (~BITS_NFCPAD_IN_8822B)) +#define BIT_GET_NFCPAD_IN_8822B(x) \ + (((x) >> BIT_SHIFT_NFCPAD_IN_8822B) & BIT_MASK_NFCPAD_IN_8822B) +#define BIT_SET_NFCPAD_IN_8822B(x, v) \ + (BIT_CLEAR_NFCPAD_IN_8822B(x) | BIT_NFCPAD_IN_8822B(v)) + +/* 2 REG_HIMR2_8822B */ +#define BIT_BCNDMAINT_P4_MSK_8822B BIT(31) +#define BIT_BCNDMAINT_P3_MSK_8822B BIT(30) +#define BIT_BCNDMAINT_P2_MSK_8822B BIT(29) +#define BIT_BCNDMAINT_P1_MSK_8822B BIT(28) +#define BIT_ATIMEND7_MSK_8822B BIT(22) +#define BIT_ATIMEND6_MSK_8822B BIT(21) +#define BIT_ATIMEND5_MSK_8822B BIT(20) +#define BIT_ATIMEND4_MSK_8822B BIT(19) +#define BIT_ATIMEND3_MSK_8822B BIT(18) +#define BIT_ATIMEND2_MSK_8822B BIT(17) +#define BIT_ATIMEND1_MSK_8822B BIT(16) +#define BIT_TXBCN7OK_MSK_8822B BIT(14) +#define BIT_TXBCN6OK_MSK_8822B BIT(13) +#define BIT_TXBCN5OK_MSK_8822B BIT(12) +#define BIT_TXBCN4OK_MSK_8822B BIT(11) +#define BIT_TXBCN3OK_MSK_8822B BIT(10) +#define BIT_TXBCN2OK_MSK_8822B BIT(9) +#define BIT_TXBCN1OK_MSK_V1_8822B BIT(8) +#define BIT_TXBCN7ERR_MSK_8822B BIT(6) +#define BIT_TXBCN6ERR_MSK_8822B BIT(5) +#define BIT_TXBCN5ERR_MSK_8822B BIT(4) +#define BIT_TXBCN4ERR_MSK_8822B BIT(3) +#define BIT_TXBCN3ERR_MSK_8822B BIT(2) +#define BIT_TXBCN2ERR_MSK_8822B BIT(1) +#define BIT_TXBCN1ERR_MSK_V1_8822B BIT(0) + +/* 2 REG_HISR2_8822B */ +#define BIT_BCNDMAINT_P4_8822B BIT(31) +#define BIT_BCNDMAINT_P3_8822B BIT(30) +#define BIT_BCNDMAINT_P2_8822B BIT(29) +#define BIT_BCNDMAINT_P1_8822B BIT(28) +#define BIT_ATIMEND7_8822B BIT(22) +#define BIT_ATIMEND6_8822B BIT(21) +#define BIT_ATIMEND5_8822B BIT(20) +#define BIT_ATIMEND4_8822B BIT(19) +#define BIT_ATIMEND3_8822B BIT(18) +#define BIT_ATIMEND2_8822B BIT(17) +#define BIT_ATIMEND1_8822B BIT(16) +#define BIT_TXBCN7OK_8822B BIT(14) +#define BIT_TXBCN6OK_8822B BIT(13) +#define BIT_TXBCN5OK_8822B BIT(12) +#define BIT_TXBCN4OK_8822B BIT(11) +#define BIT_TXBCN3OK_8822B BIT(10) +#define BIT_TXBCN2OK_8822B BIT(9) +#define BIT_TXBCN1OK_8822B BIT(8) +#define BIT_TXBCN7ERR_8822B BIT(6) +#define BIT_TXBCN6ERR_8822B BIT(5) +#define BIT_TXBCN5ERR_8822B BIT(4) +#define BIT_TXBCN4ERR_8822B BIT(3) +#define BIT_TXBCN3ERR_8822B BIT(2) +#define BIT_TXBCN2ERR_8822B BIT(1) +#define BIT_TXBCN1ERR_8822B BIT(0) + +/* 2 REG_HIMR3_8822B */ +#define BIT_WDT_PLATFORM_INT_MSK_8822B BIT(18) +#define BIT_WDT_CPU_INT_MSK_8822B BIT(17) +#define BIT_SETH2CDOK_MASK_8822B BIT(16) +#define BIT_H2C_CMD_FULL_MASK_8822B BIT(15) +#define BIT_PWR_INT_127_MASK_8822B BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK_8822B BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_MASK_8822B BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_MASK_8822B BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_MAS_8822B BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_MASK_8822B BIT(9) +#define BIT_PWR_INT_127_MASK_V1_8822B BIT(8) +#define BIT_PWR_INT_126TO96_MASK_8822B BIT(7) +#define BIT_PWR_INT_95TO64_MASK_8822B BIT(6) +#define BIT_PWR_INT_63TO32_MASK_8822B BIT(5) +#define BIT_PWR_INT_31TO0_MASK_8822B BIT(4) +#define BIT_DDMA0_LP_INT_MSK_8822B BIT(1) +#define BIT_DDMA0_HP_INT_MSK_8822B BIT(0) + +/* 2 REG_HISR3_8822B */ +#define BIT_WDT_PLATFORM_INT_8822B BIT(18) +#define BIT_WDT_CPU_INT_8822B BIT(17) +#define BIT_SETH2CDOK_8822B BIT(16) +#define BIT_H2C_CMD_FULL_8822B BIT(15) +#define BIT_PWR_INT_127_8822B BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8822B BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8822B BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8822B BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8822B BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8822B BIT(9) +#define BIT_PWR_INT_127_V1_8822B BIT(8) +#define BIT_PWR_INT_126TO96_8822B BIT(7) +#define BIT_PWR_INT_95TO64_8822B BIT(6) +#define BIT_PWR_INT_63TO32_8822B BIT(5) +#define BIT_PWR_INT_31TO0_8822B BIT(4) +#define BIT_DDMA0_LP_INT_8822B BIT(1) +#define BIT_DDMA0_HP_INT_8822B BIT(0) + +/* 2 REG_SW_MDIO_8822B */ +#define BIT_DIS_TIMEOUT_IO_8822B BIT(24) + +/* 2 REG_SW_FLUSH_8822B */ +#define BIT_FLUSH_HOLDN_EN_8822B BIT(25) +#define BIT_FLUSH_WR_EN_8822B BIT(24) +#define BIT_SW_FLASH_CONTROL_8822B BIT(23) +#define BIT_SW_FLASH_WEN_E_8822B BIT(19) +#define BIT_SW_FLASH_HOLDN_E_8822B BIT(18) +#define BIT_SW_FLASH_SO_E_8822B BIT(17) +#define BIT_SW_FLASH_SI_E_8822B BIT(16) +#define BIT_SW_FLASH_SK_O_8822B BIT(13) +#define BIT_SW_FLASH_CEN_O_8822B BIT(12) +#define BIT_SW_FLASH_WEN_O_8822B BIT(11) +#define BIT_SW_FLASH_HOLDN_O_8822B BIT(10) +#define BIT_SW_FLASH_SO_O_8822B BIT(9) +#define BIT_SW_FLASH_SI_O_8822B BIT(8) +#define BIT_SW_FLASH_WEN_I_8822B BIT(3) +#define BIT_SW_FLASH_HOLDN_I_8822B BIT(2) +#define BIT_SW_FLASH_SO_I_8822B BIT(1) +#define BIT_SW_FLASH_SI_I_8822B BIT(0) + +/* 2 REG_H2C_PKT_READADDR_8822B */ + +#define BIT_SHIFT_H2C_PKT_READADDR_8822B 0 +#define BIT_MASK_H2C_PKT_READADDR_8822B 0x3ffff +#define BIT_H2C_PKT_READADDR_8822B(x) \ + (((x) & BIT_MASK_H2C_PKT_READADDR_8822B) \ + << BIT_SHIFT_H2C_PKT_READADDR_8822B) +#define BITS_H2C_PKT_READADDR_8822B \ + (BIT_MASK_H2C_PKT_READADDR_8822B << BIT_SHIFT_H2C_PKT_READADDR_8822B) +#define BIT_CLEAR_H2C_PKT_READADDR_8822B(x) \ + ((x) & (~BITS_H2C_PKT_READADDR_8822B)) +#define BIT_GET_H2C_PKT_READADDR_8822B(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_READADDR_8822B) & \ + BIT_MASK_H2C_PKT_READADDR_8822B) +#define BIT_SET_H2C_PKT_READADDR_8822B(x, v) \ + (BIT_CLEAR_H2C_PKT_READADDR_8822B(x) | BIT_H2C_PKT_READADDR_8822B(v)) + +/* 2 REG_H2C_PKT_WRITEADDR_8822B */ + +#define BIT_SHIFT_H2C_PKT_WRITEADDR_8822B 0 +#define BIT_MASK_H2C_PKT_WRITEADDR_8822B 0x3ffff +#define BIT_H2C_PKT_WRITEADDR_8822B(x) \ + (((x) & BIT_MASK_H2C_PKT_WRITEADDR_8822B) \ + << BIT_SHIFT_H2C_PKT_WRITEADDR_8822B) +#define BITS_H2C_PKT_WRITEADDR_8822B \ + (BIT_MASK_H2C_PKT_WRITEADDR_8822B << BIT_SHIFT_H2C_PKT_WRITEADDR_8822B) +#define BIT_CLEAR_H2C_PKT_WRITEADDR_8822B(x) \ + ((x) & (~BITS_H2C_PKT_WRITEADDR_8822B)) +#define BIT_GET_H2C_PKT_WRITEADDR_8822B(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR_8822B) & \ + BIT_MASK_H2C_PKT_WRITEADDR_8822B) +#define BIT_SET_H2C_PKT_WRITEADDR_8822B(x, v) \ + (BIT_CLEAR_H2C_PKT_WRITEADDR_8822B(x) | BIT_H2C_PKT_WRITEADDR_8822B(v)) + +/* 2 REG_MEM_PWR_CRTL_8822B */ +#define BIT_MEM_BB_SD_8822B BIT(17) +#define BIT_MEM_BB_DS_8822B BIT(16) +#define BIT_MEM_BT_DS_8822B BIT(10) +#define BIT_MEM_SDIO_LS_8822B BIT(9) +#define BIT_MEM_SDIO_DS_8822B BIT(8) +#define BIT_MEM_USB_LS_8822B BIT(7) +#define BIT_MEM_USB_DS_8822B BIT(6) +#define BIT_MEM_PCI_LS_8822B BIT(5) +#define BIT_MEM_PCI_DS_8822B BIT(4) +#define BIT_MEM_WLMAC_LS_8822B BIT(3) +#define BIT_MEM_WLMAC_DS_8822B BIT(2) +#define BIT_MEM_WLMCU_LS_8822B BIT(1) +#define BIT_MEM_WLMCU_DS_8822B BIT(0) + +/* 2 REG_FW_DBG0_8822B */ + +#define BIT_SHIFT_FW_DBG0_8822B 0 +#define BIT_MASK_FW_DBG0_8822B 0xffffffffL +#define BIT_FW_DBG0_8822B(x) \ + (((x) & BIT_MASK_FW_DBG0_8822B) << BIT_SHIFT_FW_DBG0_8822B) +#define BITS_FW_DBG0_8822B (BIT_MASK_FW_DBG0_8822B << BIT_SHIFT_FW_DBG0_8822B) +#define BIT_CLEAR_FW_DBG0_8822B(x) ((x) & (~BITS_FW_DBG0_8822B)) +#define BIT_GET_FW_DBG0_8822B(x) \ + (((x) >> BIT_SHIFT_FW_DBG0_8822B) & BIT_MASK_FW_DBG0_8822B) +#define BIT_SET_FW_DBG0_8822B(x, v) \ + (BIT_CLEAR_FW_DBG0_8822B(x) | BIT_FW_DBG0_8822B(v)) + +/* 2 REG_FW_DBG1_8822B */ + +#define BIT_SHIFT_FW_DBG1_8822B 0 +#define BIT_MASK_FW_DBG1_8822B 0xffffffffL +#define BIT_FW_DBG1_8822B(x) \ + (((x) & BIT_MASK_FW_DBG1_8822B) << BIT_SHIFT_FW_DBG1_8822B) +#define BITS_FW_DBG1_8822B (BIT_MASK_FW_DBG1_8822B << BIT_SHIFT_FW_DBG1_8822B) +#define BIT_CLEAR_FW_DBG1_8822B(x) ((x) & (~BITS_FW_DBG1_8822B)) +#define BIT_GET_FW_DBG1_8822B(x) \ + (((x) >> BIT_SHIFT_FW_DBG1_8822B) & BIT_MASK_FW_DBG1_8822B) +#define BIT_SET_FW_DBG1_8822B(x, v) \ + (BIT_CLEAR_FW_DBG1_8822B(x) | BIT_FW_DBG1_8822B(v)) + +/* 2 REG_FW_DBG2_8822B */ + +#define BIT_SHIFT_FW_DBG2_8822B 0 +#define BIT_MASK_FW_DBG2_8822B 0xffffffffL +#define BIT_FW_DBG2_8822B(x) \ + (((x) & BIT_MASK_FW_DBG2_8822B) << BIT_SHIFT_FW_DBG2_8822B) +#define BITS_FW_DBG2_8822B (BIT_MASK_FW_DBG2_8822B << BIT_SHIFT_FW_DBG2_8822B) +#define BIT_CLEAR_FW_DBG2_8822B(x) ((x) & (~BITS_FW_DBG2_8822B)) +#define BIT_GET_FW_DBG2_8822B(x) \ + (((x) >> BIT_SHIFT_FW_DBG2_8822B) & BIT_MASK_FW_DBG2_8822B) +#define BIT_SET_FW_DBG2_8822B(x, v) \ + (BIT_CLEAR_FW_DBG2_8822B(x) | BIT_FW_DBG2_8822B(v)) + +/* 2 REG_FW_DBG3_8822B */ + +#define BIT_SHIFT_FW_DBG3_8822B 0 +#define BIT_MASK_FW_DBG3_8822B 0xffffffffL +#define BIT_FW_DBG3_8822B(x) \ + (((x) & BIT_MASK_FW_DBG3_8822B) << BIT_SHIFT_FW_DBG3_8822B) +#define BITS_FW_DBG3_8822B (BIT_MASK_FW_DBG3_8822B << BIT_SHIFT_FW_DBG3_8822B) +#define BIT_CLEAR_FW_DBG3_8822B(x) ((x) & (~BITS_FW_DBG3_8822B)) +#define BIT_GET_FW_DBG3_8822B(x) \ + (((x) >> BIT_SHIFT_FW_DBG3_8822B) & BIT_MASK_FW_DBG3_8822B) +#define BIT_SET_FW_DBG3_8822B(x, v) \ + (BIT_CLEAR_FW_DBG3_8822B(x) | BIT_FW_DBG3_8822B(v)) + +/* 2 REG_FW_DBG4_8822B */ + +#define BIT_SHIFT_FW_DBG4_8822B 0 +#define BIT_MASK_FW_DBG4_8822B 0xffffffffL +#define BIT_FW_DBG4_8822B(x) \ + (((x) & BIT_MASK_FW_DBG4_8822B) << BIT_SHIFT_FW_DBG4_8822B) +#define BITS_FW_DBG4_8822B (BIT_MASK_FW_DBG4_8822B << BIT_SHIFT_FW_DBG4_8822B) +#define BIT_CLEAR_FW_DBG4_8822B(x) ((x) & (~BITS_FW_DBG4_8822B)) +#define BIT_GET_FW_DBG4_8822B(x) \ + (((x) >> BIT_SHIFT_FW_DBG4_8822B) & BIT_MASK_FW_DBG4_8822B) +#define BIT_SET_FW_DBG4_8822B(x, v) \ + (BIT_CLEAR_FW_DBG4_8822B(x) | BIT_FW_DBG4_8822B(v)) + +/* 2 REG_FW_DBG5_8822B */ + +#define BIT_SHIFT_FW_DBG5_8822B 0 +#define BIT_MASK_FW_DBG5_8822B 0xffffffffL +#define BIT_FW_DBG5_8822B(x) \ + (((x) & BIT_MASK_FW_DBG5_8822B) << BIT_SHIFT_FW_DBG5_8822B) +#define BITS_FW_DBG5_8822B (BIT_MASK_FW_DBG5_8822B << BIT_SHIFT_FW_DBG5_8822B) +#define BIT_CLEAR_FW_DBG5_8822B(x) ((x) & (~BITS_FW_DBG5_8822B)) +#define BIT_GET_FW_DBG5_8822B(x) \ + (((x) >> BIT_SHIFT_FW_DBG5_8822B) & BIT_MASK_FW_DBG5_8822B) +#define BIT_SET_FW_DBG5_8822B(x, v) \ + (BIT_CLEAR_FW_DBG5_8822B(x) | BIT_FW_DBG5_8822B(v)) + +/* 2 REG_FW_DBG6_8822B */ + +#define BIT_SHIFT_FW_DBG6_8822B 0 +#define BIT_MASK_FW_DBG6_8822B 0xffffffffL +#define BIT_FW_DBG6_8822B(x) \ + (((x) & BIT_MASK_FW_DBG6_8822B) << BIT_SHIFT_FW_DBG6_8822B) +#define BITS_FW_DBG6_8822B (BIT_MASK_FW_DBG6_8822B << BIT_SHIFT_FW_DBG6_8822B) +#define BIT_CLEAR_FW_DBG6_8822B(x) ((x) & (~BITS_FW_DBG6_8822B)) +#define BIT_GET_FW_DBG6_8822B(x) \ + (((x) >> BIT_SHIFT_FW_DBG6_8822B) & BIT_MASK_FW_DBG6_8822B) +#define BIT_SET_FW_DBG6_8822B(x, v) \ + (BIT_CLEAR_FW_DBG6_8822B(x) | BIT_FW_DBG6_8822B(v)) + +/* 2 REG_FW_DBG7_8822B */ + +#define BIT_SHIFT_FW_DBG7_8822B 0 +#define BIT_MASK_FW_DBG7_8822B 0xffffffffL +#define BIT_FW_DBG7_8822B(x) \ + (((x) & BIT_MASK_FW_DBG7_8822B) << BIT_SHIFT_FW_DBG7_8822B) +#define BITS_FW_DBG7_8822B (BIT_MASK_FW_DBG7_8822B << BIT_SHIFT_FW_DBG7_8822B) +#define BIT_CLEAR_FW_DBG7_8822B(x) ((x) & (~BITS_FW_DBG7_8822B)) +#define BIT_GET_FW_DBG7_8822B(x) \ + (((x) >> BIT_SHIFT_FW_DBG7_8822B) & BIT_MASK_FW_DBG7_8822B) +#define BIT_SET_FW_DBG7_8822B(x, v) \ + (BIT_CLEAR_FW_DBG7_8822B(x) | BIT_FW_DBG7_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_CR_8822B */ + +#define BIT_SHIFT_LBMODE_8822B 24 +#define BIT_MASK_LBMODE_8822B 0x1f +#define BIT_LBMODE_8822B(x) \ + (((x) & BIT_MASK_LBMODE_8822B) << BIT_SHIFT_LBMODE_8822B) +#define BITS_LBMODE_8822B (BIT_MASK_LBMODE_8822B << BIT_SHIFT_LBMODE_8822B) +#define BIT_CLEAR_LBMODE_8822B(x) ((x) & (~BITS_LBMODE_8822B)) +#define BIT_GET_LBMODE_8822B(x) \ + (((x) >> BIT_SHIFT_LBMODE_8822B) & BIT_MASK_LBMODE_8822B) +#define BIT_SET_LBMODE_8822B(x, v) \ + (BIT_CLEAR_LBMODE_8822B(x) | BIT_LBMODE_8822B(v)) + +#define BIT_SHIFT_NETYPE1_8822B 18 +#define BIT_MASK_NETYPE1_8822B 0x3 +#define BIT_NETYPE1_8822B(x) \ + (((x) & BIT_MASK_NETYPE1_8822B) << BIT_SHIFT_NETYPE1_8822B) +#define BITS_NETYPE1_8822B (BIT_MASK_NETYPE1_8822B << BIT_SHIFT_NETYPE1_8822B) +#define BIT_CLEAR_NETYPE1_8822B(x) ((x) & (~BITS_NETYPE1_8822B)) +#define BIT_GET_NETYPE1_8822B(x) \ + (((x) >> BIT_SHIFT_NETYPE1_8822B) & BIT_MASK_NETYPE1_8822B) +#define BIT_SET_NETYPE1_8822B(x, v) \ + (BIT_CLEAR_NETYPE1_8822B(x) | BIT_NETYPE1_8822B(v)) + +#define BIT_SHIFT_NETYPE0_8822B 16 +#define BIT_MASK_NETYPE0_8822B 0x3 +#define BIT_NETYPE0_8822B(x) \ + (((x) & BIT_MASK_NETYPE0_8822B) << BIT_SHIFT_NETYPE0_8822B) +#define BITS_NETYPE0_8822B (BIT_MASK_NETYPE0_8822B << BIT_SHIFT_NETYPE0_8822B) +#define BIT_CLEAR_NETYPE0_8822B(x) ((x) & (~BITS_NETYPE0_8822B)) +#define BIT_GET_NETYPE0_8822B(x) \ + (((x) >> BIT_SHIFT_NETYPE0_8822B) & BIT_MASK_NETYPE0_8822B) +#define BIT_SET_NETYPE0_8822B(x, v) \ + (BIT_CLEAR_NETYPE0_8822B(x) | BIT_NETYPE0_8822B(v)) + +#define BIT_I2C_MAILBOX_EN_8822B BIT(12) +#define BIT_SHCUT_EN_8822B BIT(11) +#define BIT_32K_CAL_TMR_EN_8822B BIT(10) +#define BIT_MAC_SEC_EN_8822B BIT(9) +#define BIT_ENSWBCN_8822B BIT(8) +#define BIT_MACRXEN_8822B BIT(7) +#define BIT_MACTXEN_8822B BIT(6) +#define BIT_SCHEDULE_EN_8822B BIT(5) +#define BIT_PROTOCOL_EN_8822B BIT(4) +#define BIT_RXDMA_EN_8822B BIT(3) +#define BIT_TXDMA_EN_8822B BIT(2) +#define BIT_HCI_RXDMA_EN_8822B BIT(1) +#define BIT_HCI_TXDMA_EN_8822B BIT(0) + +/* 2 REG_TSF_CLK_STATE_8822B */ +#define BIT_TSF_CLK_STABLE_8822B BIT(15) + +/* 2 REG_TXDMA_PQ_MAP_8822B */ + +#define BIT_SHIFT_TXDMA_HIQ_MAP_8822B 14 +#define BIT_MASK_TXDMA_HIQ_MAP_8822B 0x3 +#define BIT_TXDMA_HIQ_MAP_8822B(x) \ + (((x) & BIT_MASK_TXDMA_HIQ_MAP_8822B) << BIT_SHIFT_TXDMA_HIQ_MAP_8822B) +#define BITS_TXDMA_HIQ_MAP_8822B \ + (BIT_MASK_TXDMA_HIQ_MAP_8822B << BIT_SHIFT_TXDMA_HIQ_MAP_8822B) +#define BIT_CLEAR_TXDMA_HIQ_MAP_8822B(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8822B)) +#define BIT_GET_TXDMA_HIQ_MAP_8822B(x) \ + (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8822B) & BIT_MASK_TXDMA_HIQ_MAP_8822B) +#define BIT_SET_TXDMA_HIQ_MAP_8822B(x, v) \ + (BIT_CLEAR_TXDMA_HIQ_MAP_8822B(x) | BIT_TXDMA_HIQ_MAP_8822B(v)) + +#define BIT_SHIFT_TXDMA_MGQ_MAP_8822B 12 +#define BIT_MASK_TXDMA_MGQ_MAP_8822B 0x3 +#define BIT_TXDMA_MGQ_MAP_8822B(x) \ + (((x) & BIT_MASK_TXDMA_MGQ_MAP_8822B) << BIT_SHIFT_TXDMA_MGQ_MAP_8822B) +#define BITS_TXDMA_MGQ_MAP_8822B \ + (BIT_MASK_TXDMA_MGQ_MAP_8822B << BIT_SHIFT_TXDMA_MGQ_MAP_8822B) +#define BIT_CLEAR_TXDMA_MGQ_MAP_8822B(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8822B)) +#define BIT_GET_TXDMA_MGQ_MAP_8822B(x) \ + (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8822B) & BIT_MASK_TXDMA_MGQ_MAP_8822B) +#define BIT_SET_TXDMA_MGQ_MAP_8822B(x, v) \ + (BIT_CLEAR_TXDMA_MGQ_MAP_8822B(x) | BIT_TXDMA_MGQ_MAP_8822B(v)) + +#define BIT_SHIFT_TXDMA_BKQ_MAP_8822B 10 +#define BIT_MASK_TXDMA_BKQ_MAP_8822B 0x3 +#define BIT_TXDMA_BKQ_MAP_8822B(x) \ + (((x) & BIT_MASK_TXDMA_BKQ_MAP_8822B) << BIT_SHIFT_TXDMA_BKQ_MAP_8822B) +#define BITS_TXDMA_BKQ_MAP_8822B \ + (BIT_MASK_TXDMA_BKQ_MAP_8822B << BIT_SHIFT_TXDMA_BKQ_MAP_8822B) +#define BIT_CLEAR_TXDMA_BKQ_MAP_8822B(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8822B)) +#define BIT_GET_TXDMA_BKQ_MAP_8822B(x) \ + (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8822B) & BIT_MASK_TXDMA_BKQ_MAP_8822B) +#define BIT_SET_TXDMA_BKQ_MAP_8822B(x, v) \ + (BIT_CLEAR_TXDMA_BKQ_MAP_8822B(x) | BIT_TXDMA_BKQ_MAP_8822B(v)) + +#define BIT_SHIFT_TXDMA_BEQ_MAP_8822B 8 +#define BIT_MASK_TXDMA_BEQ_MAP_8822B 0x3 +#define BIT_TXDMA_BEQ_MAP_8822B(x) \ + (((x) & BIT_MASK_TXDMA_BEQ_MAP_8822B) << BIT_SHIFT_TXDMA_BEQ_MAP_8822B) +#define BITS_TXDMA_BEQ_MAP_8822B \ + (BIT_MASK_TXDMA_BEQ_MAP_8822B << BIT_SHIFT_TXDMA_BEQ_MAP_8822B) +#define BIT_CLEAR_TXDMA_BEQ_MAP_8822B(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8822B)) +#define BIT_GET_TXDMA_BEQ_MAP_8822B(x) \ + (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8822B) & BIT_MASK_TXDMA_BEQ_MAP_8822B) +#define BIT_SET_TXDMA_BEQ_MAP_8822B(x, v) \ + (BIT_CLEAR_TXDMA_BEQ_MAP_8822B(x) | BIT_TXDMA_BEQ_MAP_8822B(v)) + +#define BIT_SHIFT_TXDMA_VIQ_MAP_8822B 6 +#define BIT_MASK_TXDMA_VIQ_MAP_8822B 0x3 +#define BIT_TXDMA_VIQ_MAP_8822B(x) \ + (((x) & BIT_MASK_TXDMA_VIQ_MAP_8822B) << BIT_SHIFT_TXDMA_VIQ_MAP_8822B) +#define BITS_TXDMA_VIQ_MAP_8822B \ + (BIT_MASK_TXDMA_VIQ_MAP_8822B << BIT_SHIFT_TXDMA_VIQ_MAP_8822B) +#define BIT_CLEAR_TXDMA_VIQ_MAP_8822B(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8822B)) +#define BIT_GET_TXDMA_VIQ_MAP_8822B(x) \ + (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8822B) & BIT_MASK_TXDMA_VIQ_MAP_8822B) +#define BIT_SET_TXDMA_VIQ_MAP_8822B(x, v) \ + (BIT_CLEAR_TXDMA_VIQ_MAP_8822B(x) | BIT_TXDMA_VIQ_MAP_8822B(v)) + +#define BIT_SHIFT_TXDMA_VOQ_MAP_8822B 4 +#define BIT_MASK_TXDMA_VOQ_MAP_8822B 0x3 +#define BIT_TXDMA_VOQ_MAP_8822B(x) \ + (((x) & BIT_MASK_TXDMA_VOQ_MAP_8822B) << BIT_SHIFT_TXDMA_VOQ_MAP_8822B) +#define BITS_TXDMA_VOQ_MAP_8822B \ + (BIT_MASK_TXDMA_VOQ_MAP_8822B << BIT_SHIFT_TXDMA_VOQ_MAP_8822B) +#define BIT_CLEAR_TXDMA_VOQ_MAP_8822B(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8822B)) +#define BIT_GET_TXDMA_VOQ_MAP_8822B(x) \ + (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8822B) & BIT_MASK_TXDMA_VOQ_MAP_8822B) +#define BIT_SET_TXDMA_VOQ_MAP_8822B(x, v) \ + (BIT_CLEAR_TXDMA_VOQ_MAP_8822B(x) | BIT_TXDMA_VOQ_MAP_8822B(v)) + +#define BIT_RXDMA_AGG_EN_8822B BIT(2) +#define BIT_RXSHFT_EN_8822B BIT(1) +#define BIT_RXDMA_ARBBW_EN_8822B BIT(0) + +/* 2 REG_TRXFF_BNDY_8822B */ + +#define BIT_SHIFT_RXFFOVFL_RSV_V2_8822B 8 +#define BIT_MASK_RXFFOVFL_RSV_V2_8822B 0xf +#define BIT_RXFFOVFL_RSV_V2_8822B(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV_V2_8822B) \ + << BIT_SHIFT_RXFFOVFL_RSV_V2_8822B) +#define BITS_RXFFOVFL_RSV_V2_8822B \ + (BIT_MASK_RXFFOVFL_RSV_V2_8822B << BIT_SHIFT_RXFFOVFL_RSV_V2_8822B) +#define BIT_CLEAR_RXFFOVFL_RSV_V2_8822B(x) ((x) & (~BITS_RXFFOVFL_RSV_V2_8822B)) +#define BIT_GET_RXFFOVFL_RSV_V2_8822B(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2_8822B) & \ + BIT_MASK_RXFFOVFL_RSV_V2_8822B) +#define BIT_SET_RXFFOVFL_RSV_V2_8822B(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV_V2_8822B(x) | BIT_RXFFOVFL_RSV_V2_8822B(v)) + +#define BIT_SHIFT_TXPKTBUF_PGBNDY_8822B 0 +#define BIT_MASK_TXPKTBUF_PGBNDY_8822B 0xff +#define BIT_TXPKTBUF_PGBNDY_8822B(x) \ + (((x) & BIT_MASK_TXPKTBUF_PGBNDY_8822B) \ + << BIT_SHIFT_TXPKTBUF_PGBNDY_8822B) +#define BITS_TXPKTBUF_PGBNDY_8822B \ + (BIT_MASK_TXPKTBUF_PGBNDY_8822B << BIT_SHIFT_TXPKTBUF_PGBNDY_8822B) +#define BIT_CLEAR_TXPKTBUF_PGBNDY_8822B(x) ((x) & (~BITS_TXPKTBUF_PGBNDY_8822B)) +#define BIT_GET_TXPKTBUF_PGBNDY_8822B(x) \ + (((x) >> BIT_SHIFT_TXPKTBUF_PGBNDY_8822B) & \ + BIT_MASK_TXPKTBUF_PGBNDY_8822B) +#define BIT_SET_TXPKTBUF_PGBNDY_8822B(x, v) \ + (BIT_CLEAR_TXPKTBUF_PGBNDY_8822B(x) | BIT_TXPKTBUF_PGBNDY_8822B(v)) + +/* 2 REG_PTA_I2C_MBOX_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_I2C_M_STATUS_8822B 8 +#define BIT_MASK_I2C_M_STATUS_8822B 0xf +#define BIT_I2C_M_STATUS_8822B(x) \ + (((x) & BIT_MASK_I2C_M_STATUS_8822B) << BIT_SHIFT_I2C_M_STATUS_8822B) +#define BITS_I2C_M_STATUS_8822B \ + (BIT_MASK_I2C_M_STATUS_8822B << BIT_SHIFT_I2C_M_STATUS_8822B) +#define BIT_CLEAR_I2C_M_STATUS_8822B(x) ((x) & (~BITS_I2C_M_STATUS_8822B)) +#define BIT_GET_I2C_M_STATUS_8822B(x) \ + (((x) >> BIT_SHIFT_I2C_M_STATUS_8822B) & BIT_MASK_I2C_M_STATUS_8822B) +#define BIT_SET_I2C_M_STATUS_8822B(x, v) \ + (BIT_CLEAR_I2C_M_STATUS_8822B(x) | BIT_I2C_M_STATUS_8822B(v)) + +#define BIT_SHIFT_I2C_M_BUS_GNT_FW_8822B 4 +#define BIT_MASK_I2C_M_BUS_GNT_FW_8822B 0x7 +#define BIT_I2C_M_BUS_GNT_FW_8822B(x) \ + (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8822B) \ + << BIT_SHIFT_I2C_M_BUS_GNT_FW_8822B) +#define BITS_I2C_M_BUS_GNT_FW_8822B \ + (BIT_MASK_I2C_M_BUS_GNT_FW_8822B << BIT_SHIFT_I2C_M_BUS_GNT_FW_8822B) +#define BIT_CLEAR_I2C_M_BUS_GNT_FW_8822B(x) \ + ((x) & (~BITS_I2C_M_BUS_GNT_FW_8822B)) +#define BIT_GET_I2C_M_BUS_GNT_FW_8822B(x) \ + (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8822B) & \ + BIT_MASK_I2C_M_BUS_GNT_FW_8822B) +#define BIT_SET_I2C_M_BUS_GNT_FW_8822B(x, v) \ + (BIT_CLEAR_I2C_M_BUS_GNT_FW_8822B(x) | BIT_I2C_M_BUS_GNT_FW_8822B(v)) + +#define BIT_I2C_M_GNT_FW_8822B BIT(3) + +#define BIT_SHIFT_I2C_M_SPEED_8822B 1 +#define BIT_MASK_I2C_M_SPEED_8822B 0x3 +#define BIT_I2C_M_SPEED_8822B(x) \ + (((x) & BIT_MASK_I2C_M_SPEED_8822B) << BIT_SHIFT_I2C_M_SPEED_8822B) +#define BITS_I2C_M_SPEED_8822B \ + (BIT_MASK_I2C_M_SPEED_8822B << BIT_SHIFT_I2C_M_SPEED_8822B) +#define BIT_CLEAR_I2C_M_SPEED_8822B(x) ((x) & (~BITS_I2C_M_SPEED_8822B)) +#define BIT_GET_I2C_M_SPEED_8822B(x) \ + (((x) >> BIT_SHIFT_I2C_M_SPEED_8822B) & BIT_MASK_I2C_M_SPEED_8822B) +#define BIT_SET_I2C_M_SPEED_8822B(x, v) \ + (BIT_CLEAR_I2C_M_SPEED_8822B(x) | BIT_I2C_M_SPEED_8822B(v)) + +#define BIT_I2C_M_UNLOCK_8822B BIT(0) + +/* 2 REG_RXFF_BNDY_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_RXFF0_BNDY_V2_8822B 0 +#define BIT_MASK_RXFF0_BNDY_V2_8822B 0x3ffff +#define BIT_RXFF0_BNDY_V2_8822B(x) \ + (((x) & BIT_MASK_RXFF0_BNDY_V2_8822B) << BIT_SHIFT_RXFF0_BNDY_V2_8822B) +#define BITS_RXFF0_BNDY_V2_8822B \ + (BIT_MASK_RXFF0_BNDY_V2_8822B << BIT_SHIFT_RXFF0_BNDY_V2_8822B) +#define BIT_CLEAR_RXFF0_BNDY_V2_8822B(x) ((x) & (~BITS_RXFF0_BNDY_V2_8822B)) +#define BIT_GET_RXFF0_BNDY_V2_8822B(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY_V2_8822B) & BIT_MASK_RXFF0_BNDY_V2_8822B) +#define BIT_SET_RXFF0_BNDY_V2_8822B(x, v) \ + (BIT_CLEAR_RXFF0_BNDY_V2_8822B(x) | BIT_RXFF0_BNDY_V2_8822B(v)) + +/* 2 REG_FE1IMR_8822B */ +#define BIT_FS_RXDMA2_DONE_INT_EN_8822B BIT(28) +#define BIT_FS_RXDONE3_INT_EN_8822B BIT(27) +#define BIT_FS_RXDONE2_INT_EN_8822B BIT(26) +#define BIT_FS_RX_BCN_P4_INT_EN_8822B BIT(25) +#define BIT_FS_RX_BCN_P3_INT_EN_8822B BIT(24) +#define BIT_FS_RX_BCN_P2_INT_EN_8822B BIT(23) +#define BIT_FS_RX_BCN_P1_INT_EN_8822B BIT(22) +#define BIT_FS_RX_BCN_P0_INT_EN_8822B BIT(21) +#define BIT_FS_RX_UMD0_INT_EN_8822B BIT(20) +#define BIT_FS_RX_UMD1_INT_EN_8822B BIT(19) +#define BIT_FS_RX_BMD0_INT_EN_8822B BIT(18) +#define BIT_FS_RX_BMD1_INT_EN_8822B BIT(17) +#define BIT_FS_RXDONE_INT_EN_8822B BIT(16) +#define BIT_FS_WWLAN_INT_EN_8822B BIT(15) +#define BIT_FS_SOUND_DONE_INT_EN_8822B BIT(14) +#define BIT_FS_LP_STBY_INT_EN_8822B BIT(13) +#define BIT_FS_TRL_MTR_INT_EN_8822B BIT(12) +#define BIT_FS_BF1_PRETO_INT_EN_8822B BIT(11) +#define BIT_FS_BF0_PRETO_INT_EN_8822B BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8822B BIT(9) +#define BIT_FS_LTE_COEX_EN_8822B BIT(6) +#define BIT_FS_WLACTOFF_INT_EN_8822B BIT(5) +#define BIT_FS_WLACTON_INT_EN_8822B BIT(4) +#define BIT_FS_BTCMD_INT_EN_8822B BIT(3) +#define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8822B BIT(2) +#define BIT_FS_TRPC_TO_INT_EN_V1_8822B BIT(1) +#define BIT_FS_RPC_O_T_INT_EN_V1_8822B BIT(0) + +/* 2 REG_FE1ISR_8822B */ +#define BIT_FS_RXDMA2_DONE_INT_8822B BIT(28) +#define BIT_FS_RXDONE3_INT_8822B BIT(27) +#define BIT_FS_RXDONE2_INT_8822B BIT(26) +#define BIT_FS_RX_BCN_P4_INT_8822B BIT(25) +#define BIT_FS_RX_BCN_P3_INT_8822B BIT(24) +#define BIT_FS_RX_BCN_P2_INT_8822B BIT(23) +#define BIT_FS_RX_BCN_P1_INT_8822B BIT(22) +#define BIT_FS_RX_BCN_P0_INT_8822B BIT(21) +#define BIT_FS_RX_UMD0_INT_8822B BIT(20) +#define BIT_FS_RX_UMD1_INT_8822B BIT(19) +#define BIT_FS_RX_BMD0_INT_8822B BIT(18) +#define BIT_FS_RX_BMD1_INT_8822B BIT(17) +#define BIT_FS_RXDONE_INT_8822B BIT(16) +#define BIT_FS_WWLAN_INT_8822B BIT(15) +#define BIT_FS_SOUND_DONE_INT_8822B BIT(14) +#define BIT_FS_LP_STBY_INT_8822B BIT(13) +#define BIT_FS_TRL_MTR_INT_8822B BIT(12) +#define BIT_FS_BF1_PRETO_INT_8822B BIT(11) +#define BIT_FS_BF0_PRETO_INT_8822B BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_8822B BIT(9) +#define BIT_FS_LTE_COEX_INT_8822B BIT(6) +#define BIT_FS_WLACTOFF_INT_8822B BIT(5) +#define BIT_FS_WLACTON_INT_8822B BIT(4) +#define BIT_FS_BCN_RX_INT_INT_8822B BIT(3) +#define BIT_FS_MAILBOX_TO_I2C_INT_8822B BIT(2) +#define BIT_FS_TRPC_TO_INT_8822B BIT(1) +#define BIT_FS_RPC_O_T_INT_8822B BIT(0) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_CPWM_8822B */ +#define BIT_CPWM_TOGGLING_8822B BIT(31) + +#define BIT_SHIFT_CPWM_MOD_8822B 24 +#define BIT_MASK_CPWM_MOD_8822B 0x7f +#define BIT_CPWM_MOD_8822B(x) \ + (((x) & BIT_MASK_CPWM_MOD_8822B) << BIT_SHIFT_CPWM_MOD_8822B) +#define BITS_CPWM_MOD_8822B \ + (BIT_MASK_CPWM_MOD_8822B << BIT_SHIFT_CPWM_MOD_8822B) +#define BIT_CLEAR_CPWM_MOD_8822B(x) ((x) & (~BITS_CPWM_MOD_8822B)) +#define BIT_GET_CPWM_MOD_8822B(x) \ + (((x) >> BIT_SHIFT_CPWM_MOD_8822B) & BIT_MASK_CPWM_MOD_8822B) +#define BIT_SET_CPWM_MOD_8822B(x, v) \ + (BIT_CLEAR_CPWM_MOD_8822B(x) | BIT_CPWM_MOD_8822B(v)) + +/* 2 REG_FWIMR_8822B */ +#define BIT_FS_TXBCNOK_MB7_INT_EN_8822B BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_EN_8822B BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_EN_8822B BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_EN_8822B BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_EN_8822B BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_EN_8822B BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_EN_8822B BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_EN_8822B BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_EN_8822B BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_EN_8822B BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_EN_8822B BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_EN_8822B BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_EN_8822B BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_EN_8822B BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_EN_8822B BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_EN_8822B BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_EN_8822B BIT(15) +#define BIT_SIFS_OVERSPEC_INT_EN_8822B BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN_8822B BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_EN_8822B BIT(12) +#define BIT_FS_CPUMGQ_ERR_INT_EN_8822B BIT(11) +#define BIT_FS_DDMA0_LP_INT_EN_8822B BIT(9) +#define BIT_FS_DDMA0_HP_INT_EN_8822B BIT(8) +#define BIT_FS_TRXRPT_INT_EN_8822B BIT(7) +#define BIT_FS_C2H_W_READY_INT_EN_8822B BIT(6) +#define BIT_FS_HRCV_INT_EN_8822B BIT(5) +#define BIT_FS_H2CCMD_INT_EN_8822B BIT(4) +#define BIT_FS_TXPKTIN_INT_EN_8822B BIT(3) +#define BIT_FS_ERRORHDL_INT_EN_8822B BIT(2) +#define BIT_FS_TXCCX_INT_EN_8822B BIT(1) +#define BIT_FS_TXCLOSE_INT_EN_8822B BIT(0) + +/* 2 REG_FWISR_8822B */ +#define BIT_FS_TXBCNOK_MB7_INT_8822B BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_8822B BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_8822B BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_8822B BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_8822B BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_8822B BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_8822B BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_8822B BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_8822B BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_8822B BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_8822B BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_8822B BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_8822B BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_8822B BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_8822B BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_8822B BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_8822B BIT(15) +#define BIT_SIFS_OVERSPEC_INT_8822B BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_8822B BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_8822B BIT(12) +#define BIT_FS_CPUMGQ_ERR_INT_8822B BIT(11) +#define BIT_FS_DDMA0_LP_INT_8822B BIT(9) +#define BIT_FS_DDMA0_HP_INT_8822B BIT(8) +#define BIT_FS_TRXRPT_INT_8822B BIT(7) +#define BIT_FS_C2H_W_READY_INT_8822B BIT(6) +#define BIT_FS_HRCV_INT_8822B BIT(5) +#define BIT_FS_H2CCMD_INT_8822B BIT(4) +#define BIT_FS_TXPKTIN_INT_8822B BIT(3) +#define BIT_FS_ERRORHDL_INT_8822B BIT(2) +#define BIT_FS_TXCCX_INT_8822B BIT(1) +#define BIT_FS_TXCLOSE_INT_8822B BIT(0) + +/* 2 REG_FTIMR_8822B */ +#define BIT_PS_TIMER_C_EARLY_INT_EN_8822B BIT(23) +#define BIT_PS_TIMER_B_EARLY_INT_EN_8822B BIT(22) +#define BIT_PS_TIMER_A_EARLY_INT_EN_8822B BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN_8822B BIT(20) +#define BIT_PS_TIMER_C_INT_EN_8822B BIT(19) +#define BIT_PS_TIMER_B_INT_EN_8822B BIT(18) +#define BIT_PS_TIMER_A_INT_EN_8822B BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_EN_8822B BIT(16) +#define BIT_FS_PS_TIMEOUT2_EN_8822B BIT(15) +#define BIT_FS_PS_TIMEOUT1_EN_8822B BIT(14) +#define BIT_FS_PS_TIMEOUT0_EN_8822B BIT(13) +#define BIT_FS_GTINT8_EN_8822B BIT(8) +#define BIT_FS_GTINT7_EN_8822B BIT(7) +#define BIT_FS_GTINT6_EN_8822B BIT(6) +#define BIT_FS_GTINT5_EN_8822B BIT(5) +#define BIT_FS_GTINT4_EN_8822B BIT(4) +#define BIT_FS_GTINT3_EN_8822B BIT(3) +#define BIT_FS_GTINT2_EN_8822B BIT(2) +#define BIT_FS_GTINT1_EN_8822B BIT(1) +#define BIT_FS_GTINT0_EN_8822B BIT(0) + +/* 2 REG_FTISR_8822B */ +#define BIT_PS_TIMER_C_EARLY__INT_8822B BIT(23) +#define BIT_PS_TIMER_B_EARLY__INT_8822B BIT(22) +#define BIT_PS_TIMER_A_EARLY__INT_8822B BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_8822B BIT(20) +#define BIT_PS_TIMER_C_INT_8822B BIT(19) +#define BIT_PS_TIMER_B_INT_8822B BIT(18) +#define BIT_PS_TIMER_A_INT_8822B BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_8822B BIT(16) +#define BIT_FS_PS_TIMEOUT2_INT_8822B BIT(15) +#define BIT_FS_PS_TIMEOUT1_INT_8822B BIT(14) +#define BIT_FS_PS_TIMEOUT0_INT_8822B BIT(13) +#define BIT_FS_GTINT8_INT_8822B BIT(8) +#define BIT_FS_GTINT7_INT_8822B BIT(7) +#define BIT_FS_GTINT6_INT_8822B BIT(6) +#define BIT_FS_GTINT5_INT_8822B BIT(5) +#define BIT_FS_GTINT4_INT_8822B BIT(4) +#define BIT_FS_GTINT3_INT_8822B BIT(3) +#define BIT_FS_GTINT2_INT_8822B BIT(2) +#define BIT_FS_GTINT1_INT_8822B BIT(1) +#define BIT_FS_GTINT0_INT_8822B BIT(0) + +/* 2 REG_PKTBUF_DBG_CTRL_8822B */ + +#define BIT_SHIFT_PKTBUF_WRITE_EN_8822B 24 +#define BIT_MASK_PKTBUF_WRITE_EN_8822B 0xff +#define BIT_PKTBUF_WRITE_EN_8822B(x) \ + (((x) & BIT_MASK_PKTBUF_WRITE_EN_8822B) \ + << BIT_SHIFT_PKTBUF_WRITE_EN_8822B) +#define BITS_PKTBUF_WRITE_EN_8822B \ + (BIT_MASK_PKTBUF_WRITE_EN_8822B << BIT_SHIFT_PKTBUF_WRITE_EN_8822B) +#define BIT_CLEAR_PKTBUF_WRITE_EN_8822B(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8822B)) +#define BIT_GET_PKTBUF_WRITE_EN_8822B(x) \ + (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8822B) & \ + BIT_MASK_PKTBUF_WRITE_EN_8822B) +#define BIT_SET_PKTBUF_WRITE_EN_8822B(x, v) \ + (BIT_CLEAR_PKTBUF_WRITE_EN_8822B(x) | BIT_PKTBUF_WRITE_EN_8822B(v)) + +#define BIT_TXRPTBUF_DBG_8822B BIT(23) + +/* 2 REG_NOT_VALID_8822B */ +#define BIT_TXPKTBUF_DBG_V2_8822B BIT(20) +#define BIT_RXPKTBUF_DBG_8822B BIT(16) + +#define BIT_SHIFT_PKTBUF_DBG_ADDR_8822B 0 +#define BIT_MASK_PKTBUF_DBG_ADDR_8822B 0x1fff +#define BIT_PKTBUF_DBG_ADDR_8822B(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_ADDR_8822B) \ + << BIT_SHIFT_PKTBUF_DBG_ADDR_8822B) +#define BITS_PKTBUF_DBG_ADDR_8822B \ + (BIT_MASK_PKTBUF_DBG_ADDR_8822B << BIT_SHIFT_PKTBUF_DBG_ADDR_8822B) +#define BIT_CLEAR_PKTBUF_DBG_ADDR_8822B(x) ((x) & (~BITS_PKTBUF_DBG_ADDR_8822B)) +#define BIT_GET_PKTBUF_DBG_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR_8822B) & \ + BIT_MASK_PKTBUF_DBG_ADDR_8822B) +#define BIT_SET_PKTBUF_DBG_ADDR_8822B(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_ADDR_8822B(x) | BIT_PKTBUF_DBG_ADDR_8822B(v)) + +/* 2 REG_PKTBUF_DBG_DATA_L_8822B */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_L_8822B 0 +#define BIT_MASK_PKTBUF_DBG_DATA_L_8822B 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_L_8822B(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8822B) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_L_8822B) +#define BITS_PKTBUF_DBG_DATA_L_8822B \ + (BIT_MASK_PKTBUF_DBG_DATA_L_8822B << BIT_SHIFT_PKTBUF_DBG_DATA_L_8822B) +#define BIT_CLEAR_PKTBUF_DBG_DATA_L_8822B(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_L_8822B)) +#define BIT_GET_PKTBUF_DBG_DATA_L_8822B(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8822B) & \ + BIT_MASK_PKTBUF_DBG_DATA_L_8822B) +#define BIT_SET_PKTBUF_DBG_DATA_L_8822B(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_L_8822B(x) | BIT_PKTBUF_DBG_DATA_L_8822B(v)) + +/* 2 REG_PKTBUF_DBG_DATA_H_8822B */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_H_8822B 0 +#define BIT_MASK_PKTBUF_DBG_DATA_H_8822B 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_H_8822B(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8822B) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_H_8822B) +#define BITS_PKTBUF_DBG_DATA_H_8822B \ + (BIT_MASK_PKTBUF_DBG_DATA_H_8822B << BIT_SHIFT_PKTBUF_DBG_DATA_H_8822B) +#define BIT_CLEAR_PKTBUF_DBG_DATA_H_8822B(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_H_8822B)) +#define BIT_GET_PKTBUF_DBG_DATA_H_8822B(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8822B) & \ + BIT_MASK_PKTBUF_DBG_DATA_H_8822B) +#define BIT_SET_PKTBUF_DBG_DATA_H_8822B(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_H_8822B(x) | BIT_PKTBUF_DBG_DATA_H_8822B(v)) + +/* 2 REG_CPWM2_8822B */ + +#define BIT_SHIFT_L0S_TO_RCVY_NUM_8822B 16 +#define BIT_MASK_L0S_TO_RCVY_NUM_8822B 0xff +#define BIT_L0S_TO_RCVY_NUM_8822B(x) \ + (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8822B) \ + << BIT_SHIFT_L0S_TO_RCVY_NUM_8822B) +#define BITS_L0S_TO_RCVY_NUM_8822B \ + (BIT_MASK_L0S_TO_RCVY_NUM_8822B << BIT_SHIFT_L0S_TO_RCVY_NUM_8822B) +#define BIT_CLEAR_L0S_TO_RCVY_NUM_8822B(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8822B)) +#define BIT_GET_L0S_TO_RCVY_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8822B) & \ + BIT_MASK_L0S_TO_RCVY_NUM_8822B) +#define BIT_SET_L0S_TO_RCVY_NUM_8822B(x, v) \ + (BIT_CLEAR_L0S_TO_RCVY_NUM_8822B(x) | BIT_L0S_TO_RCVY_NUM_8822B(v)) + +#define BIT_CPWM2_TOGGLING_8822B BIT(15) + +#define BIT_SHIFT_CPWM2_MOD_8822B 0 +#define BIT_MASK_CPWM2_MOD_8822B 0x7fff +#define BIT_CPWM2_MOD_8822B(x) \ + (((x) & BIT_MASK_CPWM2_MOD_8822B) << BIT_SHIFT_CPWM2_MOD_8822B) +#define BITS_CPWM2_MOD_8822B \ + (BIT_MASK_CPWM2_MOD_8822B << BIT_SHIFT_CPWM2_MOD_8822B) +#define BIT_CLEAR_CPWM2_MOD_8822B(x) ((x) & (~BITS_CPWM2_MOD_8822B)) +#define BIT_GET_CPWM2_MOD_8822B(x) \ + (((x) >> BIT_SHIFT_CPWM2_MOD_8822B) & BIT_MASK_CPWM2_MOD_8822B) +#define BIT_SET_CPWM2_MOD_8822B(x, v) \ + (BIT_CLEAR_CPWM2_MOD_8822B(x) | BIT_CPWM2_MOD_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_TC0_CTRL_8822B */ +#define BIT_TC0INT_EN_8822B BIT(26) +#define BIT_TC0MODE_8822B BIT(25) +#define BIT_TC0EN_8822B BIT(24) + +#define BIT_SHIFT_TC0DATA_8822B 0 +#define BIT_MASK_TC0DATA_8822B 0xffffff +#define BIT_TC0DATA_8822B(x) \ + (((x) & BIT_MASK_TC0DATA_8822B) << BIT_SHIFT_TC0DATA_8822B) +#define BITS_TC0DATA_8822B (BIT_MASK_TC0DATA_8822B << BIT_SHIFT_TC0DATA_8822B) +#define BIT_CLEAR_TC0DATA_8822B(x) ((x) & (~BITS_TC0DATA_8822B)) +#define BIT_GET_TC0DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC0DATA_8822B) & BIT_MASK_TC0DATA_8822B) +#define BIT_SET_TC0DATA_8822B(x, v) \ + (BIT_CLEAR_TC0DATA_8822B(x) | BIT_TC0DATA_8822B(v)) + +/* 2 REG_TC1_CTRL_8822B */ +#define BIT_TC1INT_EN_8822B BIT(26) +#define BIT_TC1MODE_8822B BIT(25) +#define BIT_TC1EN_8822B BIT(24) + +#define BIT_SHIFT_TC1DATA_8822B 0 +#define BIT_MASK_TC1DATA_8822B 0xffffff +#define BIT_TC1DATA_8822B(x) \ + (((x) & BIT_MASK_TC1DATA_8822B) << BIT_SHIFT_TC1DATA_8822B) +#define BITS_TC1DATA_8822B (BIT_MASK_TC1DATA_8822B << BIT_SHIFT_TC1DATA_8822B) +#define BIT_CLEAR_TC1DATA_8822B(x) ((x) & (~BITS_TC1DATA_8822B)) +#define BIT_GET_TC1DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC1DATA_8822B) & BIT_MASK_TC1DATA_8822B) +#define BIT_SET_TC1DATA_8822B(x, v) \ + (BIT_CLEAR_TC1DATA_8822B(x) | BIT_TC1DATA_8822B(v)) + +/* 2 REG_TC2_CTRL_8822B */ +#define BIT_TC2INT_EN_8822B BIT(26) +#define BIT_TC2MODE_8822B BIT(25) +#define BIT_TC2EN_8822B BIT(24) + +#define BIT_SHIFT_TC2DATA_8822B 0 +#define BIT_MASK_TC2DATA_8822B 0xffffff +#define BIT_TC2DATA_8822B(x) \ + (((x) & BIT_MASK_TC2DATA_8822B) << BIT_SHIFT_TC2DATA_8822B) +#define BITS_TC2DATA_8822B (BIT_MASK_TC2DATA_8822B << BIT_SHIFT_TC2DATA_8822B) +#define BIT_CLEAR_TC2DATA_8822B(x) ((x) & (~BITS_TC2DATA_8822B)) +#define BIT_GET_TC2DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC2DATA_8822B) & BIT_MASK_TC2DATA_8822B) +#define BIT_SET_TC2DATA_8822B(x, v) \ + (BIT_CLEAR_TC2DATA_8822B(x) | BIT_TC2DATA_8822B(v)) + +/* 2 REG_TC3_CTRL_8822B */ +#define BIT_TC3INT_EN_8822B BIT(26) +#define BIT_TC3MODE_8822B BIT(25) +#define BIT_TC3EN_8822B BIT(24) + +#define BIT_SHIFT_TC3DATA_8822B 0 +#define BIT_MASK_TC3DATA_8822B 0xffffff +#define BIT_TC3DATA_8822B(x) \ + (((x) & BIT_MASK_TC3DATA_8822B) << BIT_SHIFT_TC3DATA_8822B) +#define BITS_TC3DATA_8822B (BIT_MASK_TC3DATA_8822B << BIT_SHIFT_TC3DATA_8822B) +#define BIT_CLEAR_TC3DATA_8822B(x) ((x) & (~BITS_TC3DATA_8822B)) +#define BIT_GET_TC3DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC3DATA_8822B) & BIT_MASK_TC3DATA_8822B) +#define BIT_SET_TC3DATA_8822B(x, v) \ + (BIT_CLEAR_TC3DATA_8822B(x) | BIT_TC3DATA_8822B(v)) + +/* 2 REG_TC4_CTRL_8822B */ +#define BIT_TC4INT_EN_8822B BIT(26) +#define BIT_TC4MODE_8822B BIT(25) +#define BIT_TC4EN_8822B BIT(24) + +#define BIT_SHIFT_TC4DATA_8822B 0 +#define BIT_MASK_TC4DATA_8822B 0xffffff +#define BIT_TC4DATA_8822B(x) \ + (((x) & BIT_MASK_TC4DATA_8822B) << BIT_SHIFT_TC4DATA_8822B) +#define BITS_TC4DATA_8822B (BIT_MASK_TC4DATA_8822B << BIT_SHIFT_TC4DATA_8822B) +#define BIT_CLEAR_TC4DATA_8822B(x) ((x) & (~BITS_TC4DATA_8822B)) +#define BIT_GET_TC4DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC4DATA_8822B) & BIT_MASK_TC4DATA_8822B) +#define BIT_SET_TC4DATA_8822B(x, v) \ + (BIT_CLEAR_TC4DATA_8822B(x) | BIT_TC4DATA_8822B(v)) + +/* 2 REG_TCUNIT_BASE_8822B */ + +#define BIT_SHIFT_TCUNIT_BASE_8822B 0 +#define BIT_MASK_TCUNIT_BASE_8822B 0x3fff +#define BIT_TCUNIT_BASE_8822B(x) \ + (((x) & BIT_MASK_TCUNIT_BASE_8822B) << BIT_SHIFT_TCUNIT_BASE_8822B) +#define BITS_TCUNIT_BASE_8822B \ + (BIT_MASK_TCUNIT_BASE_8822B << BIT_SHIFT_TCUNIT_BASE_8822B) +#define BIT_CLEAR_TCUNIT_BASE_8822B(x) ((x) & (~BITS_TCUNIT_BASE_8822B)) +#define BIT_GET_TCUNIT_BASE_8822B(x) \ + (((x) >> BIT_SHIFT_TCUNIT_BASE_8822B) & BIT_MASK_TCUNIT_BASE_8822B) +#define BIT_SET_TCUNIT_BASE_8822B(x, v) \ + (BIT_CLEAR_TCUNIT_BASE_8822B(x) | BIT_TCUNIT_BASE_8822B(v)) + +/* 2 REG_TC5_CTRL_8822B */ +#define BIT_TC5INT_EN_8822B BIT(26) +#define BIT_TC5MODE_8822B BIT(25) +#define BIT_TC5EN_8822B BIT(24) + +#define BIT_SHIFT_TC5DATA_8822B 0 +#define BIT_MASK_TC5DATA_8822B 0xffffff +#define BIT_TC5DATA_8822B(x) \ + (((x) & BIT_MASK_TC5DATA_8822B) << BIT_SHIFT_TC5DATA_8822B) +#define BITS_TC5DATA_8822B (BIT_MASK_TC5DATA_8822B << BIT_SHIFT_TC5DATA_8822B) +#define BIT_CLEAR_TC5DATA_8822B(x) ((x) & (~BITS_TC5DATA_8822B)) +#define BIT_GET_TC5DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC5DATA_8822B) & BIT_MASK_TC5DATA_8822B) +#define BIT_SET_TC5DATA_8822B(x, v) \ + (BIT_CLEAR_TC5DATA_8822B(x) | BIT_TC5DATA_8822B(v)) + +/* 2 REG_TC6_CTRL_8822B */ +#define BIT_TC6INT_EN_8822B BIT(26) +#define BIT_TC6MODE_8822B BIT(25) +#define BIT_TC6EN_8822B BIT(24) + +#define BIT_SHIFT_TC6DATA_8822B 0 +#define BIT_MASK_TC6DATA_8822B 0xffffff +#define BIT_TC6DATA_8822B(x) \ + (((x) & BIT_MASK_TC6DATA_8822B) << BIT_SHIFT_TC6DATA_8822B) +#define BITS_TC6DATA_8822B (BIT_MASK_TC6DATA_8822B << BIT_SHIFT_TC6DATA_8822B) +#define BIT_CLEAR_TC6DATA_8822B(x) ((x) & (~BITS_TC6DATA_8822B)) +#define BIT_GET_TC6DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC6DATA_8822B) & BIT_MASK_TC6DATA_8822B) +#define BIT_SET_TC6DATA_8822B(x, v) \ + (BIT_CLEAR_TC6DATA_8822B(x) | BIT_TC6DATA_8822B(v)) + +/* 2 REG_MBIST_FAIL_8822B */ + +#define BIT_SHIFT_8051_MBIST_FAIL_8822B 26 +#define BIT_MASK_8051_MBIST_FAIL_8822B 0x7 +#define BIT_8051_MBIST_FAIL_8822B(x) \ + (((x) & BIT_MASK_8051_MBIST_FAIL_8822B) \ + << BIT_SHIFT_8051_MBIST_FAIL_8822B) +#define BITS_8051_MBIST_FAIL_8822B \ + (BIT_MASK_8051_MBIST_FAIL_8822B << BIT_SHIFT_8051_MBIST_FAIL_8822B) +#define BIT_CLEAR_8051_MBIST_FAIL_8822B(x) ((x) & (~BITS_8051_MBIST_FAIL_8822B)) +#define BIT_GET_8051_MBIST_FAIL_8822B(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_FAIL_8822B) & \ + BIT_MASK_8051_MBIST_FAIL_8822B) +#define BIT_SET_8051_MBIST_FAIL_8822B(x, v) \ + (BIT_CLEAR_8051_MBIST_FAIL_8822B(x) | BIT_8051_MBIST_FAIL_8822B(v)) + +#define BIT_SHIFT_USB_MBIST_FAIL_8822B 24 +#define BIT_MASK_USB_MBIST_FAIL_8822B 0x3 +#define BIT_USB_MBIST_FAIL_8822B(x) \ + (((x) & BIT_MASK_USB_MBIST_FAIL_8822B) \ + << BIT_SHIFT_USB_MBIST_FAIL_8822B) +#define BITS_USB_MBIST_FAIL_8822B \ + (BIT_MASK_USB_MBIST_FAIL_8822B << BIT_SHIFT_USB_MBIST_FAIL_8822B) +#define BIT_CLEAR_USB_MBIST_FAIL_8822B(x) ((x) & (~BITS_USB_MBIST_FAIL_8822B)) +#define BIT_GET_USB_MBIST_FAIL_8822B(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_FAIL_8822B) & \ + BIT_MASK_USB_MBIST_FAIL_8822B) +#define BIT_SET_USB_MBIST_FAIL_8822B(x, v) \ + (BIT_CLEAR_USB_MBIST_FAIL_8822B(x) | BIT_USB_MBIST_FAIL_8822B(v)) + +#define BIT_SHIFT_PCIE_MBIST_FAIL_8822B 16 +#define BIT_MASK_PCIE_MBIST_FAIL_8822B 0x3f +#define BIT_PCIE_MBIST_FAIL_8822B(x) \ + (((x) & BIT_MASK_PCIE_MBIST_FAIL_8822B) \ + << BIT_SHIFT_PCIE_MBIST_FAIL_8822B) +#define BITS_PCIE_MBIST_FAIL_8822B \ + (BIT_MASK_PCIE_MBIST_FAIL_8822B << BIT_SHIFT_PCIE_MBIST_FAIL_8822B) +#define BIT_CLEAR_PCIE_MBIST_FAIL_8822B(x) ((x) & (~BITS_PCIE_MBIST_FAIL_8822B)) +#define BIT_GET_PCIE_MBIST_FAIL_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_FAIL_8822B) & \ + BIT_MASK_PCIE_MBIST_FAIL_8822B) +#define BIT_SET_PCIE_MBIST_FAIL_8822B(x, v) \ + (BIT_CLEAR_PCIE_MBIST_FAIL_8822B(x) | BIT_PCIE_MBIST_FAIL_8822B(v)) + +#define BIT_SHIFT_MAC_MBIST_FAIL_8822B 0 +#define BIT_MASK_MAC_MBIST_FAIL_8822B 0xfff +#define BIT_MAC_MBIST_FAIL_8822B(x) \ + (((x) & BIT_MASK_MAC_MBIST_FAIL_8822B) \ + << BIT_SHIFT_MAC_MBIST_FAIL_8822B) +#define BITS_MAC_MBIST_FAIL_8822B \ + (BIT_MASK_MAC_MBIST_FAIL_8822B << BIT_SHIFT_MAC_MBIST_FAIL_8822B) +#define BIT_CLEAR_MAC_MBIST_FAIL_8822B(x) ((x) & (~BITS_MAC_MBIST_FAIL_8822B)) +#define BIT_GET_MAC_MBIST_FAIL_8822B(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_FAIL_8822B) & \ + BIT_MASK_MAC_MBIST_FAIL_8822B) +#define BIT_SET_MAC_MBIST_FAIL_8822B(x, v) \ + (BIT_CLEAR_MAC_MBIST_FAIL_8822B(x) | BIT_MAC_MBIST_FAIL_8822B(v)) + +/* 2 REG_MBIST_START_PAUSE_8822B */ + +#define BIT_SHIFT_8051_MBIST_START_PAUSE_8822B 26 +#define BIT_MASK_8051_MBIST_START_PAUSE_8822B 0x7 +#define BIT_8051_MBIST_START_PAUSE_8822B(x) \ + (((x) & BIT_MASK_8051_MBIST_START_PAUSE_8822B) \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_8822B) +#define BITS_8051_MBIST_START_PAUSE_8822B \ + (BIT_MASK_8051_MBIST_START_PAUSE_8822B \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_8822B) +#define BIT_CLEAR_8051_MBIST_START_PAUSE_8822B(x) \ + ((x) & (~BITS_8051_MBIST_START_PAUSE_8822B)) +#define BIT_GET_8051_MBIST_START_PAUSE_8822B(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE_8822B) & \ + BIT_MASK_8051_MBIST_START_PAUSE_8822B) +#define BIT_SET_8051_MBIST_START_PAUSE_8822B(x, v) \ + (BIT_CLEAR_8051_MBIST_START_PAUSE_8822B(x) | \ + BIT_8051_MBIST_START_PAUSE_8822B(v)) + +#define BIT_SHIFT_USB_MBIST_START_PAUSE_8822B 24 +#define BIT_MASK_USB_MBIST_START_PAUSE_8822B 0x3 +#define BIT_USB_MBIST_START_PAUSE_8822B(x) \ + (((x) & BIT_MASK_USB_MBIST_START_PAUSE_8822B) \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_8822B) +#define BITS_USB_MBIST_START_PAUSE_8822B \ + (BIT_MASK_USB_MBIST_START_PAUSE_8822B \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_8822B) +#define BIT_CLEAR_USB_MBIST_START_PAUSE_8822B(x) \ + ((x) & (~BITS_USB_MBIST_START_PAUSE_8822B)) +#define BIT_GET_USB_MBIST_START_PAUSE_8822B(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_8822B) & \ + BIT_MASK_USB_MBIST_START_PAUSE_8822B) +#define BIT_SET_USB_MBIST_START_PAUSE_8822B(x, v) \ + (BIT_CLEAR_USB_MBIST_START_PAUSE_8822B(x) | \ + BIT_USB_MBIST_START_PAUSE_8822B(v)) + +#define BIT_SHIFT_PCIE_MBIST_START_PAUSE_8822B 16 +#define BIT_MASK_PCIE_MBIST_START_PAUSE_8822B 0x3f +#define BIT_PCIE_MBIST_START_PAUSE_8822B(x) \ + (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_8822B) \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_8822B) +#define BITS_PCIE_MBIST_START_PAUSE_8822B \ + (BIT_MASK_PCIE_MBIST_START_PAUSE_8822B \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_8822B) +#define BIT_CLEAR_PCIE_MBIST_START_PAUSE_8822B(x) \ + ((x) & (~BITS_PCIE_MBIST_START_PAUSE_8822B)) +#define BIT_GET_PCIE_MBIST_START_PAUSE_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_8822B) & \ + BIT_MASK_PCIE_MBIST_START_PAUSE_8822B) +#define BIT_SET_PCIE_MBIST_START_PAUSE_8822B(x, v) \ + (BIT_CLEAR_PCIE_MBIST_START_PAUSE_8822B(x) | \ + BIT_PCIE_MBIST_START_PAUSE_8822B(v)) + +#define BIT_SHIFT_MAC_MBIST_START_PAUSE_8822B 0 +#define BIT_MASK_MAC_MBIST_START_PAUSE_8822B 0xfff +#define BIT_MAC_MBIST_START_PAUSE_8822B(x) \ + (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_8822B) \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_8822B) +#define BITS_MAC_MBIST_START_PAUSE_8822B \ + (BIT_MASK_MAC_MBIST_START_PAUSE_8822B \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_8822B) +#define BIT_CLEAR_MAC_MBIST_START_PAUSE_8822B(x) \ + ((x) & (~BITS_MAC_MBIST_START_PAUSE_8822B)) +#define BIT_GET_MAC_MBIST_START_PAUSE_8822B(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_8822B) & \ + BIT_MASK_MAC_MBIST_START_PAUSE_8822B) +#define BIT_SET_MAC_MBIST_START_PAUSE_8822B(x, v) \ + (BIT_CLEAR_MAC_MBIST_START_PAUSE_8822B(x) | \ + BIT_MAC_MBIST_START_PAUSE_8822B(v)) + +/* 2 REG_MBIST_DONE_8822B */ + +#define BIT_SHIFT_8051_MBIST_DONE_8822B 26 +#define BIT_MASK_8051_MBIST_DONE_8822B 0x7 +#define BIT_8051_MBIST_DONE_8822B(x) \ + (((x) & BIT_MASK_8051_MBIST_DONE_8822B) \ + << BIT_SHIFT_8051_MBIST_DONE_8822B) +#define BITS_8051_MBIST_DONE_8822B \ + (BIT_MASK_8051_MBIST_DONE_8822B << BIT_SHIFT_8051_MBIST_DONE_8822B) +#define BIT_CLEAR_8051_MBIST_DONE_8822B(x) ((x) & (~BITS_8051_MBIST_DONE_8822B)) +#define BIT_GET_8051_MBIST_DONE_8822B(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DONE_8822B) & \ + BIT_MASK_8051_MBIST_DONE_8822B) +#define BIT_SET_8051_MBIST_DONE_8822B(x, v) \ + (BIT_CLEAR_8051_MBIST_DONE_8822B(x) | BIT_8051_MBIST_DONE_8822B(v)) + +#define BIT_SHIFT_USB_MBIST_DONE_8822B 24 +#define BIT_MASK_USB_MBIST_DONE_8822B 0x3 +#define BIT_USB_MBIST_DONE_8822B(x) \ + (((x) & BIT_MASK_USB_MBIST_DONE_8822B) \ + << BIT_SHIFT_USB_MBIST_DONE_8822B) +#define BITS_USB_MBIST_DONE_8822B \ + (BIT_MASK_USB_MBIST_DONE_8822B << BIT_SHIFT_USB_MBIST_DONE_8822B) +#define BIT_CLEAR_USB_MBIST_DONE_8822B(x) ((x) & (~BITS_USB_MBIST_DONE_8822B)) +#define BIT_GET_USB_MBIST_DONE_8822B(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DONE_8822B) & \ + BIT_MASK_USB_MBIST_DONE_8822B) +#define BIT_SET_USB_MBIST_DONE_8822B(x, v) \ + (BIT_CLEAR_USB_MBIST_DONE_8822B(x) | BIT_USB_MBIST_DONE_8822B(v)) + +#define BIT_SHIFT_PCIE_MBIST_DONE_8822B 16 +#define BIT_MASK_PCIE_MBIST_DONE_8822B 0x3f +#define BIT_PCIE_MBIST_DONE_8822B(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DONE_8822B) \ + << BIT_SHIFT_PCIE_MBIST_DONE_8822B) +#define BITS_PCIE_MBIST_DONE_8822B \ + (BIT_MASK_PCIE_MBIST_DONE_8822B << BIT_SHIFT_PCIE_MBIST_DONE_8822B) +#define BIT_CLEAR_PCIE_MBIST_DONE_8822B(x) ((x) & (~BITS_PCIE_MBIST_DONE_8822B)) +#define BIT_GET_PCIE_MBIST_DONE_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_8822B) & \ + BIT_MASK_PCIE_MBIST_DONE_8822B) +#define BIT_SET_PCIE_MBIST_DONE_8822B(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DONE_8822B(x) | BIT_PCIE_MBIST_DONE_8822B(v)) + +#define BIT_SHIFT_MAC_MBIST_DONE_8822B 0 +#define BIT_MASK_MAC_MBIST_DONE_8822B 0xfff +#define BIT_MAC_MBIST_DONE_8822B(x) \ + (((x) & BIT_MASK_MAC_MBIST_DONE_8822B) \ + << BIT_SHIFT_MAC_MBIST_DONE_8822B) +#define BITS_MAC_MBIST_DONE_8822B \ + (BIT_MASK_MAC_MBIST_DONE_8822B << BIT_SHIFT_MAC_MBIST_DONE_8822B) +#define BIT_CLEAR_MAC_MBIST_DONE_8822B(x) ((x) & (~BITS_MAC_MBIST_DONE_8822B)) +#define BIT_GET_MAC_MBIST_DONE_8822B(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DONE_8822B) & \ + BIT_MASK_MAC_MBIST_DONE_8822B) +#define BIT_SET_MAC_MBIST_DONE_8822B(x, v) \ + (BIT_CLEAR_MAC_MBIST_DONE_8822B(x) | BIT_MAC_MBIST_DONE_8822B(v)) + +/* 2 REG_MBIST_FAIL_NRML_8822B */ + +#define BIT_SHIFT_MBIST_FAIL_NRML_8822B 0 +#define BIT_MASK_MBIST_FAIL_NRML_8822B 0xffffffffL +#define BIT_MBIST_FAIL_NRML_8822B(x) \ + (((x) & BIT_MASK_MBIST_FAIL_NRML_8822B) \ + << BIT_SHIFT_MBIST_FAIL_NRML_8822B) +#define BITS_MBIST_FAIL_NRML_8822B \ + (BIT_MASK_MBIST_FAIL_NRML_8822B << BIT_SHIFT_MBIST_FAIL_NRML_8822B) +#define BIT_CLEAR_MBIST_FAIL_NRML_8822B(x) ((x) & (~BITS_MBIST_FAIL_NRML_8822B)) +#define BIT_GET_MBIST_FAIL_NRML_8822B(x) \ + (((x) >> BIT_SHIFT_MBIST_FAIL_NRML_8822B) & \ + BIT_MASK_MBIST_FAIL_NRML_8822B) +#define BIT_SET_MBIST_FAIL_NRML_8822B(x, v) \ + (BIT_CLEAR_MBIST_FAIL_NRML_8822B(x) | BIT_MBIST_FAIL_NRML_8822B(v)) + +/* 2 REG_AES_DECRPT_DATA_8822B */ + +#define BIT_SHIFT_IPS_CFG_ADDR_8822B 0 +#define BIT_MASK_IPS_CFG_ADDR_8822B 0xff +#define BIT_IPS_CFG_ADDR_8822B(x) \ + (((x) & BIT_MASK_IPS_CFG_ADDR_8822B) << BIT_SHIFT_IPS_CFG_ADDR_8822B) +#define BITS_IPS_CFG_ADDR_8822B \ + (BIT_MASK_IPS_CFG_ADDR_8822B << BIT_SHIFT_IPS_CFG_ADDR_8822B) +#define BIT_CLEAR_IPS_CFG_ADDR_8822B(x) ((x) & (~BITS_IPS_CFG_ADDR_8822B)) +#define BIT_GET_IPS_CFG_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8822B) & BIT_MASK_IPS_CFG_ADDR_8822B) +#define BIT_SET_IPS_CFG_ADDR_8822B(x, v) \ + (BIT_CLEAR_IPS_CFG_ADDR_8822B(x) | BIT_IPS_CFG_ADDR_8822B(v)) + +/* 2 REG_AES_DECRPT_CFG_8822B */ + +#define BIT_SHIFT_IPS_CFG_DATA_8822B 0 +#define BIT_MASK_IPS_CFG_DATA_8822B 0xffffffffL +#define BIT_IPS_CFG_DATA_8822B(x) \ + (((x) & BIT_MASK_IPS_CFG_DATA_8822B) << BIT_SHIFT_IPS_CFG_DATA_8822B) +#define BITS_IPS_CFG_DATA_8822B \ + (BIT_MASK_IPS_CFG_DATA_8822B << BIT_SHIFT_IPS_CFG_DATA_8822B) +#define BIT_CLEAR_IPS_CFG_DATA_8822B(x) ((x) & (~BITS_IPS_CFG_DATA_8822B)) +#define BIT_GET_IPS_CFG_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_DATA_8822B) & BIT_MASK_IPS_CFG_DATA_8822B) +#define BIT_SET_IPS_CFG_DATA_8822B(x, v) \ + (BIT_CLEAR_IPS_CFG_DATA_8822B(x) | BIT_IPS_CFG_DATA_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_TMETER_8822B */ +#define BIT_TEMP_VALID_8822B BIT(31) + +#define BIT_SHIFT_TEMP_VALUE_8822B 24 +#define BIT_MASK_TEMP_VALUE_8822B 0x3f +#define BIT_TEMP_VALUE_8822B(x) \ + (((x) & BIT_MASK_TEMP_VALUE_8822B) << BIT_SHIFT_TEMP_VALUE_8822B) +#define BITS_TEMP_VALUE_8822B \ + (BIT_MASK_TEMP_VALUE_8822B << BIT_SHIFT_TEMP_VALUE_8822B) +#define BIT_CLEAR_TEMP_VALUE_8822B(x) ((x) & (~BITS_TEMP_VALUE_8822B)) +#define BIT_GET_TEMP_VALUE_8822B(x) \ + (((x) >> BIT_SHIFT_TEMP_VALUE_8822B) & BIT_MASK_TEMP_VALUE_8822B) +#define BIT_SET_TEMP_VALUE_8822B(x, v) \ + (BIT_CLEAR_TEMP_VALUE_8822B(x) | BIT_TEMP_VALUE_8822B(v)) + +#define BIT_SHIFT_REG_TMETER_TIMER_8822B 8 +#define BIT_MASK_REG_TMETER_TIMER_8822B 0xfff +#define BIT_REG_TMETER_TIMER_8822B(x) \ + (((x) & BIT_MASK_REG_TMETER_TIMER_8822B) \ + << BIT_SHIFT_REG_TMETER_TIMER_8822B) +#define BITS_REG_TMETER_TIMER_8822B \ + (BIT_MASK_REG_TMETER_TIMER_8822B << BIT_SHIFT_REG_TMETER_TIMER_8822B) +#define BIT_CLEAR_REG_TMETER_TIMER_8822B(x) \ + ((x) & (~BITS_REG_TMETER_TIMER_8822B)) +#define BIT_GET_REG_TMETER_TIMER_8822B(x) \ + (((x) >> BIT_SHIFT_REG_TMETER_TIMER_8822B) & \ + BIT_MASK_REG_TMETER_TIMER_8822B) +#define BIT_SET_REG_TMETER_TIMER_8822B(x, v) \ + (BIT_CLEAR_REG_TMETER_TIMER_8822B(x) | BIT_REG_TMETER_TIMER_8822B(v)) + +#define BIT_SHIFT_REG_TEMP_DELTA_8822B 2 +#define BIT_MASK_REG_TEMP_DELTA_8822B 0x3f +#define BIT_REG_TEMP_DELTA_8822B(x) \ + (((x) & BIT_MASK_REG_TEMP_DELTA_8822B) \ + << BIT_SHIFT_REG_TEMP_DELTA_8822B) +#define BITS_REG_TEMP_DELTA_8822B \ + (BIT_MASK_REG_TEMP_DELTA_8822B << BIT_SHIFT_REG_TEMP_DELTA_8822B) +#define BIT_CLEAR_REG_TEMP_DELTA_8822B(x) ((x) & (~BITS_REG_TEMP_DELTA_8822B)) +#define BIT_GET_REG_TEMP_DELTA_8822B(x) \ + (((x) >> BIT_SHIFT_REG_TEMP_DELTA_8822B) & \ + BIT_MASK_REG_TEMP_DELTA_8822B) +#define BIT_SET_REG_TEMP_DELTA_8822B(x, v) \ + (BIT_CLEAR_REG_TEMP_DELTA_8822B(x) | BIT_REG_TEMP_DELTA_8822B(v)) + +#define BIT_REG_TMETER_EN_8822B BIT(0) + +/* 2 REG_OSC_32K_CTRL_8822B */ + +#define BIT_SHIFT_OSC_32K_CLKGEN_0_8822B 16 +#define BIT_MASK_OSC_32K_CLKGEN_0_8822B 0xffff +#define BIT_OSC_32K_CLKGEN_0_8822B(x) \ + (((x) & BIT_MASK_OSC_32K_CLKGEN_0_8822B) \ + << BIT_SHIFT_OSC_32K_CLKGEN_0_8822B) +#define BITS_OSC_32K_CLKGEN_0_8822B \ + (BIT_MASK_OSC_32K_CLKGEN_0_8822B << BIT_SHIFT_OSC_32K_CLKGEN_0_8822B) +#define BIT_CLEAR_OSC_32K_CLKGEN_0_8822B(x) \ + ((x) & (~BITS_OSC_32K_CLKGEN_0_8822B)) +#define BIT_GET_OSC_32K_CLKGEN_0_8822B(x) \ + (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0_8822B) & \ + BIT_MASK_OSC_32K_CLKGEN_0_8822B) +#define BIT_SET_OSC_32K_CLKGEN_0_8822B(x, v) \ + (BIT_CLEAR_OSC_32K_CLKGEN_0_8822B(x) | BIT_OSC_32K_CLKGEN_0_8822B(v)) + +#define BIT_SHIFT_OSC_32K_RES_COMP_8822B 4 +#define BIT_MASK_OSC_32K_RES_COMP_8822B 0x3 +#define BIT_OSC_32K_RES_COMP_8822B(x) \ + (((x) & BIT_MASK_OSC_32K_RES_COMP_8822B) \ + << BIT_SHIFT_OSC_32K_RES_COMP_8822B) +#define BITS_OSC_32K_RES_COMP_8822B \ + (BIT_MASK_OSC_32K_RES_COMP_8822B << BIT_SHIFT_OSC_32K_RES_COMP_8822B) +#define BIT_CLEAR_OSC_32K_RES_COMP_8822B(x) \ + ((x) & (~BITS_OSC_32K_RES_COMP_8822B)) +#define BIT_GET_OSC_32K_RES_COMP_8822B(x) \ + (((x) >> BIT_SHIFT_OSC_32K_RES_COMP_8822B) & \ + BIT_MASK_OSC_32K_RES_COMP_8822B) +#define BIT_SET_OSC_32K_RES_COMP_8822B(x, v) \ + (BIT_CLEAR_OSC_32K_RES_COMP_8822B(x) | BIT_OSC_32K_RES_COMP_8822B(v)) + +#define BIT_OSC_32K_OUT_SEL_8822B BIT(3) +#define BIT_ISO_WL_2_OSC_32K_8822B BIT(1) +#define BIT_POW_CKGEN_8822B BIT(0) + +/* 2 REG_32K_CAL_REG1_8822B */ +#define BIT_CAL_32K_REG_WR_8822B BIT(31) +#define BIT_CAL_32K_DBG_SEL_8822B BIT(22) + +#define BIT_SHIFT_CAL_32K_REG_ADDR_8822B 16 +#define BIT_MASK_CAL_32K_REG_ADDR_8822B 0x3f +#define BIT_CAL_32K_REG_ADDR_8822B(x) \ + (((x) & BIT_MASK_CAL_32K_REG_ADDR_8822B) \ + << BIT_SHIFT_CAL_32K_REG_ADDR_8822B) +#define BITS_CAL_32K_REG_ADDR_8822B \ + (BIT_MASK_CAL_32K_REG_ADDR_8822B << BIT_SHIFT_CAL_32K_REG_ADDR_8822B) +#define BIT_CLEAR_CAL_32K_REG_ADDR_8822B(x) \ + ((x) & (~BITS_CAL_32K_REG_ADDR_8822B)) +#define BIT_GET_CAL_32K_REG_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR_8822B) & \ + BIT_MASK_CAL_32K_REG_ADDR_8822B) +#define BIT_SET_CAL_32K_REG_ADDR_8822B(x, v) \ + (BIT_CLEAR_CAL_32K_REG_ADDR_8822B(x) | BIT_CAL_32K_REG_ADDR_8822B(v)) + +#define BIT_SHIFT_CAL_32K_REG_DATA_8822B 0 +#define BIT_MASK_CAL_32K_REG_DATA_8822B 0xffff +#define BIT_CAL_32K_REG_DATA_8822B(x) \ + (((x) & BIT_MASK_CAL_32K_REG_DATA_8822B) \ + << BIT_SHIFT_CAL_32K_REG_DATA_8822B) +#define BITS_CAL_32K_REG_DATA_8822B \ + (BIT_MASK_CAL_32K_REG_DATA_8822B << BIT_SHIFT_CAL_32K_REG_DATA_8822B) +#define BIT_CLEAR_CAL_32K_REG_DATA_8822B(x) \ + ((x) & (~BITS_CAL_32K_REG_DATA_8822B)) +#define BIT_GET_CAL_32K_REG_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_DATA_8822B) & \ + BIT_MASK_CAL_32K_REG_DATA_8822B) +#define BIT_SET_CAL_32K_REG_DATA_8822B(x, v) \ + (BIT_CLEAR_CAL_32K_REG_DATA_8822B(x) | BIT_CAL_32K_REG_DATA_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_C2HEVT_8822B */ + +#define BIT_SHIFT_C2HEVT_MSG_V1_8822B 0 +#define BIT_MASK_C2HEVT_MSG_V1_8822B 0xffffffffL +#define BIT_C2HEVT_MSG_V1_8822B(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_V1_8822B) << BIT_SHIFT_C2HEVT_MSG_V1_8822B) +#define BITS_C2HEVT_MSG_V1_8822B \ + (BIT_MASK_C2HEVT_MSG_V1_8822B << BIT_SHIFT_C2HEVT_MSG_V1_8822B) +#define BIT_CLEAR_C2HEVT_MSG_V1_8822B(x) ((x) & (~BITS_C2HEVT_MSG_V1_8822B)) +#define BIT_GET_C2HEVT_MSG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_V1_8822B) & BIT_MASK_C2HEVT_MSG_V1_8822B) +#define BIT_SET_C2HEVT_MSG_V1_8822B(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_V1_8822B(x) | BIT_C2HEVT_MSG_V1_8822B(v)) + +/* 2 REG_C2HEVT_1_8822B */ + +#define BIT_SHIFT_C2HEVT_MSG_1_8822B 0 +#define BIT_MASK_C2HEVT_MSG_1_8822B 0xffffffffL +#define BIT_C2HEVT_MSG_1_8822B(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_1_8822B) << BIT_SHIFT_C2HEVT_MSG_1_8822B) +#define BITS_C2HEVT_MSG_1_8822B \ + (BIT_MASK_C2HEVT_MSG_1_8822B << BIT_SHIFT_C2HEVT_MSG_1_8822B) +#define BIT_CLEAR_C2HEVT_MSG_1_8822B(x) ((x) & (~BITS_C2HEVT_MSG_1_8822B)) +#define BIT_GET_C2HEVT_MSG_1_8822B(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_1_8822B) & BIT_MASK_C2HEVT_MSG_1_8822B) +#define BIT_SET_C2HEVT_MSG_1_8822B(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_1_8822B(x) | BIT_C2HEVT_MSG_1_8822B(v)) + +/* 2 REG_C2HEVT_2_8822B */ + +#define BIT_SHIFT_C2HEVT_MSG_2_8822B 0 +#define BIT_MASK_C2HEVT_MSG_2_8822B 0xffffffffL +#define BIT_C2HEVT_MSG_2_8822B(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_2_8822B) << BIT_SHIFT_C2HEVT_MSG_2_8822B) +#define BITS_C2HEVT_MSG_2_8822B \ + (BIT_MASK_C2HEVT_MSG_2_8822B << BIT_SHIFT_C2HEVT_MSG_2_8822B) +#define BIT_CLEAR_C2HEVT_MSG_2_8822B(x) ((x) & (~BITS_C2HEVT_MSG_2_8822B)) +#define BIT_GET_C2HEVT_MSG_2_8822B(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_2_8822B) & BIT_MASK_C2HEVT_MSG_2_8822B) +#define BIT_SET_C2HEVT_MSG_2_8822B(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_2_8822B(x) | BIT_C2HEVT_MSG_2_8822B(v)) + +/* 2 REG_C2HEVT_3_8822B */ + +#define BIT_SHIFT_C2HEVT_MSG_3_8822B 0 +#define BIT_MASK_C2HEVT_MSG_3_8822B 0xffffffffL +#define BIT_C2HEVT_MSG_3_8822B(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_3_8822B) << BIT_SHIFT_C2HEVT_MSG_3_8822B) +#define BITS_C2HEVT_MSG_3_8822B \ + (BIT_MASK_C2HEVT_MSG_3_8822B << BIT_SHIFT_C2HEVT_MSG_3_8822B) +#define BIT_CLEAR_C2HEVT_MSG_3_8822B(x) ((x) & (~BITS_C2HEVT_MSG_3_8822B)) +#define BIT_GET_C2HEVT_MSG_3_8822B(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_3_8822B) & BIT_MASK_C2HEVT_MSG_3_8822B) +#define BIT_SET_C2HEVT_MSG_3_8822B(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_3_8822B(x) | BIT_C2HEVT_MSG_3_8822B(v)) + +/* 2 REG_SW_DEFINED_PAGE1_8822B */ + +#define BIT_SHIFT_SW_DEFINED_PAGE1_8822B 0 +#define BIT_MASK_SW_DEFINED_PAGE1_8822B 0xffffffffffffffffL +#define BIT_SW_DEFINED_PAGE1_8822B(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE1_8822B) \ + << BIT_SHIFT_SW_DEFINED_PAGE1_8822B) +#define BITS_SW_DEFINED_PAGE1_8822B \ + (BIT_MASK_SW_DEFINED_PAGE1_8822B << BIT_SHIFT_SW_DEFINED_PAGE1_8822B) +#define BIT_CLEAR_SW_DEFINED_PAGE1_8822B(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE1_8822B)) +#define BIT_GET_SW_DEFINED_PAGE1_8822B(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_8822B) & \ + BIT_MASK_SW_DEFINED_PAGE1_8822B) +#define BIT_SET_SW_DEFINED_PAGE1_8822B(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE1_8822B(x) | BIT_SW_DEFINED_PAGE1_8822B(v)) + +/* 2 REG_MCUTST_I_8822B */ + +#define BIT_SHIFT_MCUDMSG_I_8822B 0 +#define BIT_MASK_MCUDMSG_I_8822B 0xffffffffL +#define BIT_MCUDMSG_I_8822B(x) \ + (((x) & BIT_MASK_MCUDMSG_I_8822B) << BIT_SHIFT_MCUDMSG_I_8822B) +#define BITS_MCUDMSG_I_8822B \ + (BIT_MASK_MCUDMSG_I_8822B << BIT_SHIFT_MCUDMSG_I_8822B) +#define BIT_CLEAR_MCUDMSG_I_8822B(x) ((x) & (~BITS_MCUDMSG_I_8822B)) +#define BIT_GET_MCUDMSG_I_8822B(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_I_8822B) & BIT_MASK_MCUDMSG_I_8822B) +#define BIT_SET_MCUDMSG_I_8822B(x, v) \ + (BIT_CLEAR_MCUDMSG_I_8822B(x) | BIT_MCUDMSG_I_8822B(v)) + +/* 2 REG_MCUTST_II_8822B */ + +#define BIT_SHIFT_MCUDMSG_II_8822B 0 +#define BIT_MASK_MCUDMSG_II_8822B 0xffffffffL +#define BIT_MCUDMSG_II_8822B(x) \ + (((x) & BIT_MASK_MCUDMSG_II_8822B) << BIT_SHIFT_MCUDMSG_II_8822B) +#define BITS_MCUDMSG_II_8822B \ + (BIT_MASK_MCUDMSG_II_8822B << BIT_SHIFT_MCUDMSG_II_8822B) +#define BIT_CLEAR_MCUDMSG_II_8822B(x) ((x) & (~BITS_MCUDMSG_II_8822B)) +#define BIT_GET_MCUDMSG_II_8822B(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_II_8822B) & BIT_MASK_MCUDMSG_II_8822B) +#define BIT_SET_MCUDMSG_II_8822B(x, v) \ + (BIT_CLEAR_MCUDMSG_II_8822B(x) | BIT_MCUDMSG_II_8822B(v)) + +/* 2 REG_FMETHR_8822B */ +#define BIT_FMSG_INT_8822B BIT(31) + +#define BIT_SHIFT_FW_MSG_8822B 0 +#define BIT_MASK_FW_MSG_8822B 0xffffffffL +#define BIT_FW_MSG_8822B(x) \ + (((x) & BIT_MASK_FW_MSG_8822B) << BIT_SHIFT_FW_MSG_8822B) +#define BITS_FW_MSG_8822B (BIT_MASK_FW_MSG_8822B << BIT_SHIFT_FW_MSG_8822B) +#define BIT_CLEAR_FW_MSG_8822B(x) ((x) & (~BITS_FW_MSG_8822B)) +#define BIT_GET_FW_MSG_8822B(x) \ + (((x) >> BIT_SHIFT_FW_MSG_8822B) & BIT_MASK_FW_MSG_8822B) +#define BIT_SET_FW_MSG_8822B(x, v) \ + (BIT_CLEAR_FW_MSG_8822B(x) | BIT_FW_MSG_8822B(v)) + +/* 2 REG_HMETFR_8822B */ + +#define BIT_SHIFT_HRCV_MSG_8822B 24 +#define BIT_MASK_HRCV_MSG_8822B 0xff +#define BIT_HRCV_MSG_8822B(x) \ + (((x) & BIT_MASK_HRCV_MSG_8822B) << BIT_SHIFT_HRCV_MSG_8822B) +#define BITS_HRCV_MSG_8822B \ + (BIT_MASK_HRCV_MSG_8822B << BIT_SHIFT_HRCV_MSG_8822B) +#define BIT_CLEAR_HRCV_MSG_8822B(x) ((x) & (~BITS_HRCV_MSG_8822B)) +#define BIT_GET_HRCV_MSG_8822B(x) \ + (((x) >> BIT_SHIFT_HRCV_MSG_8822B) & BIT_MASK_HRCV_MSG_8822B) +#define BIT_SET_HRCV_MSG_8822B(x, v) \ + (BIT_CLEAR_HRCV_MSG_8822B(x) | BIT_HRCV_MSG_8822B(v)) + +#define BIT_INT_BOX3_8822B BIT(3) +#define BIT_INT_BOX2_8822B BIT(2) +#define BIT_INT_BOX1_8822B BIT(1) +#define BIT_INT_BOX0_8822B BIT(0) + +/* 2 REG_HMEBOX0_8822B */ + +#define BIT_SHIFT_HOST_MSG_0_8822B 0 +#define BIT_MASK_HOST_MSG_0_8822B 0xffffffffL +#define BIT_HOST_MSG_0_8822B(x) \ + (((x) & BIT_MASK_HOST_MSG_0_8822B) << BIT_SHIFT_HOST_MSG_0_8822B) +#define BITS_HOST_MSG_0_8822B \ + (BIT_MASK_HOST_MSG_0_8822B << BIT_SHIFT_HOST_MSG_0_8822B) +#define BIT_CLEAR_HOST_MSG_0_8822B(x) ((x) & (~BITS_HOST_MSG_0_8822B)) +#define BIT_GET_HOST_MSG_0_8822B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_0_8822B) & BIT_MASK_HOST_MSG_0_8822B) +#define BIT_SET_HOST_MSG_0_8822B(x, v) \ + (BIT_CLEAR_HOST_MSG_0_8822B(x) | BIT_HOST_MSG_0_8822B(v)) + +/* 2 REG_HMEBOX1_8822B */ + +#define BIT_SHIFT_HOST_MSG_1_8822B 0 +#define BIT_MASK_HOST_MSG_1_8822B 0xffffffffL +#define BIT_HOST_MSG_1_8822B(x) \ + (((x) & BIT_MASK_HOST_MSG_1_8822B) << BIT_SHIFT_HOST_MSG_1_8822B) +#define BITS_HOST_MSG_1_8822B \ + (BIT_MASK_HOST_MSG_1_8822B << BIT_SHIFT_HOST_MSG_1_8822B) +#define BIT_CLEAR_HOST_MSG_1_8822B(x) ((x) & (~BITS_HOST_MSG_1_8822B)) +#define BIT_GET_HOST_MSG_1_8822B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_1_8822B) & BIT_MASK_HOST_MSG_1_8822B) +#define BIT_SET_HOST_MSG_1_8822B(x, v) \ + (BIT_CLEAR_HOST_MSG_1_8822B(x) | BIT_HOST_MSG_1_8822B(v)) + +/* 2 REG_HMEBOX2_8822B */ + +#define BIT_SHIFT_HOST_MSG_2_8822B 0 +#define BIT_MASK_HOST_MSG_2_8822B 0xffffffffL +#define BIT_HOST_MSG_2_8822B(x) \ + (((x) & BIT_MASK_HOST_MSG_2_8822B) << BIT_SHIFT_HOST_MSG_2_8822B) +#define BITS_HOST_MSG_2_8822B \ + (BIT_MASK_HOST_MSG_2_8822B << BIT_SHIFT_HOST_MSG_2_8822B) +#define BIT_CLEAR_HOST_MSG_2_8822B(x) ((x) & (~BITS_HOST_MSG_2_8822B)) +#define BIT_GET_HOST_MSG_2_8822B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_2_8822B) & BIT_MASK_HOST_MSG_2_8822B) +#define BIT_SET_HOST_MSG_2_8822B(x, v) \ + (BIT_CLEAR_HOST_MSG_2_8822B(x) | BIT_HOST_MSG_2_8822B(v)) + +/* 2 REG_HMEBOX3_8822B */ + +#define BIT_SHIFT_HOST_MSG_3_8822B 0 +#define BIT_MASK_HOST_MSG_3_8822B 0xffffffffL +#define BIT_HOST_MSG_3_8822B(x) \ + (((x) & BIT_MASK_HOST_MSG_3_8822B) << BIT_SHIFT_HOST_MSG_3_8822B) +#define BITS_HOST_MSG_3_8822B \ + (BIT_MASK_HOST_MSG_3_8822B << BIT_SHIFT_HOST_MSG_3_8822B) +#define BIT_CLEAR_HOST_MSG_3_8822B(x) ((x) & (~BITS_HOST_MSG_3_8822B)) +#define BIT_GET_HOST_MSG_3_8822B(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_3_8822B) & BIT_MASK_HOST_MSG_3_8822B) +#define BIT_SET_HOST_MSG_3_8822B(x, v) \ + (BIT_CLEAR_HOST_MSG_3_8822B(x) | BIT_HOST_MSG_3_8822B(v)) + +/* 2 REG_LLT_INIT_8822B */ + +#define BIT_SHIFT_LLTE_RWM_8822B 30 +#define BIT_MASK_LLTE_RWM_8822B 0x3 +#define BIT_LLTE_RWM_8822B(x) \ + (((x) & BIT_MASK_LLTE_RWM_8822B) << BIT_SHIFT_LLTE_RWM_8822B) +#define BITS_LLTE_RWM_8822B \ + (BIT_MASK_LLTE_RWM_8822B << BIT_SHIFT_LLTE_RWM_8822B) +#define BIT_CLEAR_LLTE_RWM_8822B(x) ((x) & (~BITS_LLTE_RWM_8822B)) +#define BIT_GET_LLTE_RWM_8822B(x) \ + (((x) >> BIT_SHIFT_LLTE_RWM_8822B) & BIT_MASK_LLTE_RWM_8822B) +#define BIT_SET_LLTE_RWM_8822B(x, v) \ + (BIT_CLEAR_LLTE_RWM_8822B(x) | BIT_LLTE_RWM_8822B(v)) + +#define BIT_SHIFT_LLTINI_PDATA_V1_8822B 16 +#define BIT_MASK_LLTINI_PDATA_V1_8822B 0xfff +#define BIT_LLTINI_PDATA_V1_8822B(x) \ + (((x) & BIT_MASK_LLTINI_PDATA_V1_8822B) \ + << BIT_SHIFT_LLTINI_PDATA_V1_8822B) +#define BITS_LLTINI_PDATA_V1_8822B \ + (BIT_MASK_LLTINI_PDATA_V1_8822B << BIT_SHIFT_LLTINI_PDATA_V1_8822B) +#define BIT_CLEAR_LLTINI_PDATA_V1_8822B(x) ((x) & (~BITS_LLTINI_PDATA_V1_8822B)) +#define BIT_GET_LLTINI_PDATA_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LLTINI_PDATA_V1_8822B) & \ + BIT_MASK_LLTINI_PDATA_V1_8822B) +#define BIT_SET_LLTINI_PDATA_V1_8822B(x, v) \ + (BIT_CLEAR_LLTINI_PDATA_V1_8822B(x) | BIT_LLTINI_PDATA_V1_8822B(v)) + +#define BIT_SHIFT_LLTINI_HDATA_V1_8822B 0 +#define BIT_MASK_LLTINI_HDATA_V1_8822B 0xfff +#define BIT_LLTINI_HDATA_V1_8822B(x) \ + (((x) & BIT_MASK_LLTINI_HDATA_V1_8822B) \ + << BIT_SHIFT_LLTINI_HDATA_V1_8822B) +#define BITS_LLTINI_HDATA_V1_8822B \ + (BIT_MASK_LLTINI_HDATA_V1_8822B << BIT_SHIFT_LLTINI_HDATA_V1_8822B) +#define BIT_CLEAR_LLTINI_HDATA_V1_8822B(x) ((x) & (~BITS_LLTINI_HDATA_V1_8822B)) +#define BIT_GET_LLTINI_HDATA_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LLTINI_HDATA_V1_8822B) & \ + BIT_MASK_LLTINI_HDATA_V1_8822B) +#define BIT_SET_LLTINI_HDATA_V1_8822B(x, v) \ + (BIT_CLEAR_LLTINI_HDATA_V1_8822B(x) | BIT_LLTINI_HDATA_V1_8822B(v)) + +/* 2 REG_LLT_INIT_ADDR_8822B */ + +#define BIT_SHIFT_LLTINI_ADDR_V1_8822B 0 +#define BIT_MASK_LLTINI_ADDR_V1_8822B 0xfff +#define BIT_LLTINI_ADDR_V1_8822B(x) \ + (((x) & BIT_MASK_LLTINI_ADDR_V1_8822B) \ + << BIT_SHIFT_LLTINI_ADDR_V1_8822B) +#define BITS_LLTINI_ADDR_V1_8822B \ + (BIT_MASK_LLTINI_ADDR_V1_8822B << BIT_SHIFT_LLTINI_ADDR_V1_8822B) +#define BIT_CLEAR_LLTINI_ADDR_V1_8822B(x) ((x) & (~BITS_LLTINI_ADDR_V1_8822B)) +#define BIT_GET_LLTINI_ADDR_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LLTINI_ADDR_V1_8822B) & \ + BIT_MASK_LLTINI_ADDR_V1_8822B) +#define BIT_SET_LLTINI_ADDR_V1_8822B(x, v) \ + (BIT_CLEAR_LLTINI_ADDR_V1_8822B(x) | BIT_LLTINI_ADDR_V1_8822B(v)) + +/* 2 REG_BB_ACCESS_CTRL_8822B */ + +#define BIT_SHIFT_BB_WRITE_READ_8822B 30 +#define BIT_MASK_BB_WRITE_READ_8822B 0x3 +#define BIT_BB_WRITE_READ_8822B(x) \ + (((x) & BIT_MASK_BB_WRITE_READ_8822B) << BIT_SHIFT_BB_WRITE_READ_8822B) +#define BITS_BB_WRITE_READ_8822B \ + (BIT_MASK_BB_WRITE_READ_8822B << BIT_SHIFT_BB_WRITE_READ_8822B) +#define BIT_CLEAR_BB_WRITE_READ_8822B(x) ((x) & (~BITS_BB_WRITE_READ_8822B)) +#define BIT_GET_BB_WRITE_READ_8822B(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_READ_8822B) & BIT_MASK_BB_WRITE_READ_8822B) +#define BIT_SET_BB_WRITE_READ_8822B(x, v) \ + (BIT_CLEAR_BB_WRITE_READ_8822B(x) | BIT_BB_WRITE_READ_8822B(v)) + +#define BIT_SHIFT_BB_WRITE_EN_8822B 12 +#define BIT_MASK_BB_WRITE_EN_8822B 0xf +#define BIT_BB_WRITE_EN_8822B(x) \ + (((x) & BIT_MASK_BB_WRITE_EN_8822B) << BIT_SHIFT_BB_WRITE_EN_8822B) +#define BITS_BB_WRITE_EN_8822B \ + (BIT_MASK_BB_WRITE_EN_8822B << BIT_SHIFT_BB_WRITE_EN_8822B) +#define BIT_CLEAR_BB_WRITE_EN_8822B(x) ((x) & (~BITS_BB_WRITE_EN_8822B)) +#define BIT_GET_BB_WRITE_EN_8822B(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_EN_8822B) & BIT_MASK_BB_WRITE_EN_8822B) +#define BIT_SET_BB_WRITE_EN_8822B(x, v) \ + (BIT_CLEAR_BB_WRITE_EN_8822B(x) | BIT_BB_WRITE_EN_8822B(v)) + +#define BIT_SHIFT_BB_ADDR_8822B 2 +#define BIT_MASK_BB_ADDR_8822B 0x1ff +#define BIT_BB_ADDR_8822B(x) \ + (((x) & BIT_MASK_BB_ADDR_8822B) << BIT_SHIFT_BB_ADDR_8822B) +#define BITS_BB_ADDR_8822B (BIT_MASK_BB_ADDR_8822B << BIT_SHIFT_BB_ADDR_8822B) +#define BIT_CLEAR_BB_ADDR_8822B(x) ((x) & (~BITS_BB_ADDR_8822B)) +#define BIT_GET_BB_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_BB_ADDR_8822B) & BIT_MASK_BB_ADDR_8822B) +#define BIT_SET_BB_ADDR_8822B(x, v) \ + (BIT_CLEAR_BB_ADDR_8822B(x) | BIT_BB_ADDR_8822B(v)) + +#define BIT_BB_ERRACC_8822B BIT(0) + +/* 2 REG_BB_ACCESS_DATA_8822B */ + +#define BIT_SHIFT_BB_DATA_8822B 0 +#define BIT_MASK_BB_DATA_8822B 0xffffffffL +#define BIT_BB_DATA_8822B(x) \ + (((x) & BIT_MASK_BB_DATA_8822B) << BIT_SHIFT_BB_DATA_8822B) +#define BITS_BB_DATA_8822B (BIT_MASK_BB_DATA_8822B << BIT_SHIFT_BB_DATA_8822B) +#define BIT_CLEAR_BB_DATA_8822B(x) ((x) & (~BITS_BB_DATA_8822B)) +#define BIT_GET_BB_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_BB_DATA_8822B) & BIT_MASK_BB_DATA_8822B) +#define BIT_SET_BB_DATA_8822B(x, v) \ + (BIT_CLEAR_BB_DATA_8822B(x) | BIT_BB_DATA_8822B(v)) + +/* 2 REG_HMEBOX_E0_8822B */ + +#define BIT_SHIFT_HMEBOX_E0_8822B 0 +#define BIT_MASK_HMEBOX_E0_8822B 0xffffffffL +#define BIT_HMEBOX_E0_8822B(x) \ + (((x) & BIT_MASK_HMEBOX_E0_8822B) << BIT_SHIFT_HMEBOX_E0_8822B) +#define BITS_HMEBOX_E0_8822B \ + (BIT_MASK_HMEBOX_E0_8822B << BIT_SHIFT_HMEBOX_E0_8822B) +#define BIT_CLEAR_HMEBOX_E0_8822B(x) ((x) & (~BITS_HMEBOX_E0_8822B)) +#define BIT_GET_HMEBOX_E0_8822B(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E0_8822B) & BIT_MASK_HMEBOX_E0_8822B) +#define BIT_SET_HMEBOX_E0_8822B(x, v) \ + (BIT_CLEAR_HMEBOX_E0_8822B(x) | BIT_HMEBOX_E0_8822B(v)) + +/* 2 REG_HMEBOX_E1_8822B */ + +#define BIT_SHIFT_HMEBOX_E1_8822B 0 +#define BIT_MASK_HMEBOX_E1_8822B 0xffffffffL +#define BIT_HMEBOX_E1_8822B(x) \ + (((x) & BIT_MASK_HMEBOX_E1_8822B) << BIT_SHIFT_HMEBOX_E1_8822B) +#define BITS_HMEBOX_E1_8822B \ + (BIT_MASK_HMEBOX_E1_8822B << BIT_SHIFT_HMEBOX_E1_8822B) +#define BIT_CLEAR_HMEBOX_E1_8822B(x) ((x) & (~BITS_HMEBOX_E1_8822B)) +#define BIT_GET_HMEBOX_E1_8822B(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E1_8822B) & BIT_MASK_HMEBOX_E1_8822B) +#define BIT_SET_HMEBOX_E1_8822B(x, v) \ + (BIT_CLEAR_HMEBOX_E1_8822B(x) | BIT_HMEBOX_E1_8822B(v)) + +/* 2 REG_HMEBOX_E2_8822B */ + +#define BIT_SHIFT_HMEBOX_E2_8822B 0 +#define BIT_MASK_HMEBOX_E2_8822B 0xffffffffL +#define BIT_HMEBOX_E2_8822B(x) \ + (((x) & BIT_MASK_HMEBOX_E2_8822B) << BIT_SHIFT_HMEBOX_E2_8822B) +#define BITS_HMEBOX_E2_8822B \ + (BIT_MASK_HMEBOX_E2_8822B << BIT_SHIFT_HMEBOX_E2_8822B) +#define BIT_CLEAR_HMEBOX_E2_8822B(x) ((x) & (~BITS_HMEBOX_E2_8822B)) +#define BIT_GET_HMEBOX_E2_8822B(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E2_8822B) & BIT_MASK_HMEBOX_E2_8822B) +#define BIT_SET_HMEBOX_E2_8822B(x, v) \ + (BIT_CLEAR_HMEBOX_E2_8822B(x) | BIT_HMEBOX_E2_8822B(v)) + +/* 2 REG_HMEBOX_E3_8822B */ + +#define BIT_SHIFT_HMEBOX_E3_8822B 0 +#define BIT_MASK_HMEBOX_E3_8822B 0xffffffffL +#define BIT_HMEBOX_E3_8822B(x) \ + (((x) & BIT_MASK_HMEBOX_E3_8822B) << BIT_SHIFT_HMEBOX_E3_8822B) +#define BITS_HMEBOX_E3_8822B \ + (BIT_MASK_HMEBOX_E3_8822B << BIT_SHIFT_HMEBOX_E3_8822B) +#define BIT_CLEAR_HMEBOX_E3_8822B(x) ((x) & (~BITS_HMEBOX_E3_8822B)) +#define BIT_GET_HMEBOX_E3_8822B(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E3_8822B) & BIT_MASK_HMEBOX_E3_8822B) +#define BIT_SET_HMEBOX_E3_8822B(x, v) \ + (BIT_CLEAR_HMEBOX_E3_8822B(x) | BIT_HMEBOX_E3_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_CR_EXT_8822B */ + +#define BIT_SHIFT_PHY_REQ_DELAY_8822B 24 +#define BIT_MASK_PHY_REQ_DELAY_8822B 0xf +#define BIT_PHY_REQ_DELAY_8822B(x) \ + (((x) & BIT_MASK_PHY_REQ_DELAY_8822B) << BIT_SHIFT_PHY_REQ_DELAY_8822B) +#define BITS_PHY_REQ_DELAY_8822B \ + (BIT_MASK_PHY_REQ_DELAY_8822B << BIT_SHIFT_PHY_REQ_DELAY_8822B) +#define BIT_CLEAR_PHY_REQ_DELAY_8822B(x) ((x) & (~BITS_PHY_REQ_DELAY_8822B)) +#define BIT_GET_PHY_REQ_DELAY_8822B(x) \ + (((x) >> BIT_SHIFT_PHY_REQ_DELAY_8822B) & BIT_MASK_PHY_REQ_DELAY_8822B) +#define BIT_SET_PHY_REQ_DELAY_8822B(x, v) \ + (BIT_CLEAR_PHY_REQ_DELAY_8822B(x) | BIT_PHY_REQ_DELAY_8822B(v)) + +#define BIT_SPD_DOWN_8822B BIT(16) + +#define BIT_SHIFT_NETYPE4_8822B 4 +#define BIT_MASK_NETYPE4_8822B 0x3 +#define BIT_NETYPE4_8822B(x) \ + (((x) & BIT_MASK_NETYPE4_8822B) << BIT_SHIFT_NETYPE4_8822B) +#define BITS_NETYPE4_8822B (BIT_MASK_NETYPE4_8822B << BIT_SHIFT_NETYPE4_8822B) +#define BIT_CLEAR_NETYPE4_8822B(x) ((x) & (~BITS_NETYPE4_8822B)) +#define BIT_GET_NETYPE4_8822B(x) \ + (((x) >> BIT_SHIFT_NETYPE4_8822B) & BIT_MASK_NETYPE4_8822B) +#define BIT_SET_NETYPE4_8822B(x, v) \ + (BIT_CLEAR_NETYPE4_8822B(x) | BIT_NETYPE4_8822B(v)) + +#define BIT_SHIFT_NETYPE3_8822B 2 +#define BIT_MASK_NETYPE3_8822B 0x3 +#define BIT_NETYPE3_8822B(x) \ + (((x) & BIT_MASK_NETYPE3_8822B) << BIT_SHIFT_NETYPE3_8822B) +#define BITS_NETYPE3_8822B (BIT_MASK_NETYPE3_8822B << BIT_SHIFT_NETYPE3_8822B) +#define BIT_CLEAR_NETYPE3_8822B(x) ((x) & (~BITS_NETYPE3_8822B)) +#define BIT_GET_NETYPE3_8822B(x) \ + (((x) >> BIT_SHIFT_NETYPE3_8822B) & BIT_MASK_NETYPE3_8822B) +#define BIT_SET_NETYPE3_8822B(x, v) \ + (BIT_CLEAR_NETYPE3_8822B(x) | BIT_NETYPE3_8822B(v)) + +#define BIT_SHIFT_NETYPE2_8822B 0 +#define BIT_MASK_NETYPE2_8822B 0x3 +#define BIT_NETYPE2_8822B(x) \ + (((x) & BIT_MASK_NETYPE2_8822B) << BIT_SHIFT_NETYPE2_8822B) +#define BITS_NETYPE2_8822B (BIT_MASK_NETYPE2_8822B << BIT_SHIFT_NETYPE2_8822B) +#define BIT_CLEAR_NETYPE2_8822B(x) ((x) & (~BITS_NETYPE2_8822B)) +#define BIT_GET_NETYPE2_8822B(x) \ + (((x) >> BIT_SHIFT_NETYPE2_8822B) & BIT_MASK_NETYPE2_8822B) +#define BIT_SET_NETYPE2_8822B(x, v) \ + (BIT_CLEAR_NETYPE2_8822B(x) | BIT_NETYPE2_8822B(v)) + +/* 2 REG_FWFF_8822B */ + +#define BIT_SHIFT_PKTNUM_TH_V1_8822B 24 +#define BIT_MASK_PKTNUM_TH_V1_8822B 0xff +#define BIT_PKTNUM_TH_V1_8822B(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V1_8822B) << BIT_SHIFT_PKTNUM_TH_V1_8822B) +#define BITS_PKTNUM_TH_V1_8822B \ + (BIT_MASK_PKTNUM_TH_V1_8822B << BIT_SHIFT_PKTNUM_TH_V1_8822B) +#define BIT_CLEAR_PKTNUM_TH_V1_8822B(x) ((x) & (~BITS_PKTNUM_TH_V1_8822B)) +#define BIT_GET_PKTNUM_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V1_8822B) & BIT_MASK_PKTNUM_TH_V1_8822B) +#define BIT_SET_PKTNUM_TH_V1_8822B(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V1_8822B(x) | BIT_PKTNUM_TH_V1_8822B(v)) + +#define BIT_SHIFT_TIMER_TH_8822B 16 +#define BIT_MASK_TIMER_TH_8822B 0xff +#define BIT_TIMER_TH_8822B(x) \ + (((x) & BIT_MASK_TIMER_TH_8822B) << BIT_SHIFT_TIMER_TH_8822B) +#define BITS_TIMER_TH_8822B \ + (BIT_MASK_TIMER_TH_8822B << BIT_SHIFT_TIMER_TH_8822B) +#define BIT_CLEAR_TIMER_TH_8822B(x) ((x) & (~BITS_TIMER_TH_8822B)) +#define BIT_GET_TIMER_TH_8822B(x) \ + (((x) >> BIT_SHIFT_TIMER_TH_8822B) & BIT_MASK_TIMER_TH_8822B) +#define BIT_SET_TIMER_TH_8822B(x, v) \ + (BIT_CLEAR_TIMER_TH_8822B(x) | BIT_TIMER_TH_8822B(v)) + +#define BIT_SHIFT_RXPKT1ENADDR_8822B 0 +#define BIT_MASK_RXPKT1ENADDR_8822B 0xffff +#define BIT_RXPKT1ENADDR_8822B(x) \ + (((x) & BIT_MASK_RXPKT1ENADDR_8822B) << BIT_SHIFT_RXPKT1ENADDR_8822B) +#define BITS_RXPKT1ENADDR_8822B \ + (BIT_MASK_RXPKT1ENADDR_8822B << BIT_SHIFT_RXPKT1ENADDR_8822B) +#define BIT_CLEAR_RXPKT1ENADDR_8822B(x) ((x) & (~BITS_RXPKT1ENADDR_8822B)) +#define BIT_GET_RXPKT1ENADDR_8822B(x) \ + (((x) >> BIT_SHIFT_RXPKT1ENADDR_8822B) & BIT_MASK_RXPKT1ENADDR_8822B) +#define BIT_SET_RXPKT1ENADDR_8822B(x, v) \ + (BIT_CLEAR_RXPKT1ENADDR_8822B(x) | BIT_RXPKT1ENADDR_8822B(v)) + +/* 2 REG_RXFF_PTR_V1_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_RXFF0_RDPTR_V2_8822B 0 +#define BIT_MASK_RXFF0_RDPTR_V2_8822B 0x3ffff +#define BIT_RXFF0_RDPTR_V2_8822B(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR_V2_8822B) \ + << BIT_SHIFT_RXFF0_RDPTR_V2_8822B) +#define BITS_RXFF0_RDPTR_V2_8822B \ + (BIT_MASK_RXFF0_RDPTR_V2_8822B << BIT_SHIFT_RXFF0_RDPTR_V2_8822B) +#define BIT_CLEAR_RXFF0_RDPTR_V2_8822B(x) ((x) & (~BITS_RXFF0_RDPTR_V2_8822B)) +#define BIT_GET_RXFF0_RDPTR_V2_8822B(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2_8822B) & \ + BIT_MASK_RXFF0_RDPTR_V2_8822B) +#define BIT_SET_RXFF0_RDPTR_V2_8822B(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR_V2_8822B(x) | BIT_RXFF0_RDPTR_V2_8822B(v)) + +/* 2 REG_RXFF_WTR_V1_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_RXFF0_WTPTR_V2_8822B 0 +#define BIT_MASK_RXFF0_WTPTR_V2_8822B 0x3ffff +#define BIT_RXFF0_WTPTR_V2_8822B(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR_V2_8822B) \ + << BIT_SHIFT_RXFF0_WTPTR_V2_8822B) +#define BITS_RXFF0_WTPTR_V2_8822B \ + (BIT_MASK_RXFF0_WTPTR_V2_8822B << BIT_SHIFT_RXFF0_WTPTR_V2_8822B) +#define BIT_CLEAR_RXFF0_WTPTR_V2_8822B(x) ((x) & (~BITS_RXFF0_WTPTR_V2_8822B)) +#define BIT_GET_RXFF0_WTPTR_V2_8822B(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2_8822B) & \ + BIT_MASK_RXFF0_WTPTR_V2_8822B) +#define BIT_SET_RXFF0_WTPTR_V2_8822B(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR_V2_8822B(x) | BIT_RXFF0_WTPTR_V2_8822B(v)) + +/* 2 REG_FE2IMR_8822B */ +#define BIT__FE4ISR__IND_MSK_8822B BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_EN_8822B BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_EN_8822B BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_EN_8822B BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_EN_8822B BIT(25) +#define BIT_FS_TXSC_VODONE_INT_EN_8822B BIT(24) +#define BIT_FS_ATIM_MB7_INT_EN_8822B BIT(23) +#define BIT_FS_ATIM_MB6_INT_EN_8822B BIT(22) +#define BIT_FS_ATIM_MB5_INT_EN_8822B BIT(21) +#define BIT_FS_ATIM_MB4_INT_EN_8822B BIT(20) +#define BIT_FS_ATIM_MB3_INT_EN_8822B BIT(19) +#define BIT_FS_ATIM_MB2_INT_EN_8822B BIT(18) +#define BIT_FS_ATIM_MB1_INT_EN_8822B BIT(17) +#define BIT_FS_ATIM_MB0_INT_EN_8822B BIT(16) +#define BIT_FS_TBTT4INT_EN_8822B BIT(11) +#define BIT_FS_TBTT3INT_EN_8822B BIT(10) +#define BIT_FS_TBTT2INT_EN_8822B BIT(9) +#define BIT_FS_TBTT1INT_EN_8822B BIT(8) +#define BIT_FS_TBTT0_MB7INT_EN_8822B BIT(7) +#define BIT_FS_TBTT0_MB6INT_EN_8822B BIT(6) +#define BIT_FS_TBTT0_MB5INT_EN_8822B BIT(5) +#define BIT_FS_TBTT0_MB4INT_EN_8822B BIT(4) +#define BIT_FS_TBTT0_MB3INT_EN_8822B BIT(3) +#define BIT_FS_TBTT0_MB2INT_EN_8822B BIT(2) +#define BIT_FS_TBTT0_MB1INT_EN_8822B BIT(1) +#define BIT_FS_TBTT0_INT_EN_8822B BIT(0) + +/* 2 REG_FE2ISR_8822B */ +#define BIT__FE4ISR__IND_INT_8822B BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_8822B BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_8822B BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_8822B BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_8822B BIT(25) +#define BIT_FS_TXSC_VODONE_INT_8822B BIT(24) +#define BIT_FS_ATIM_MB7_INT_8822B BIT(23) +#define BIT_FS_ATIM_MB6_INT_8822B BIT(22) +#define BIT_FS_ATIM_MB5_INT_8822B BIT(21) +#define BIT_FS_ATIM_MB4_INT_8822B BIT(20) +#define BIT_FS_ATIM_MB3_INT_8822B BIT(19) +#define BIT_FS_ATIM_MB2_INT_8822B BIT(18) +#define BIT_FS_ATIM_MB1_INT_8822B BIT(17) +#define BIT_FS_ATIM_MB0_INT_8822B BIT(16) +#define BIT_FS_TBTT4INT_8822B BIT(11) +#define BIT_FS_TBTT3INT_8822B BIT(10) +#define BIT_FS_TBTT2INT_8822B BIT(9) +#define BIT_FS_TBTT1INT_8822B BIT(8) +#define BIT_FS_TBTT0_MB7INT_8822B BIT(7) +#define BIT_FS_TBTT0_MB6INT_8822B BIT(6) +#define BIT_FS_TBTT0_MB5INT_8822B BIT(5) +#define BIT_FS_TBTT0_MB4INT_8822B BIT(4) +#define BIT_FS_TBTT0_MB3INT_8822B BIT(3) +#define BIT_FS_TBTT0_MB2INT_8822B BIT(2) +#define BIT_FS_TBTT0_MB1INT_8822B BIT(1) +#define BIT_FS_TBTT0_INT_8822B BIT(0) + +/* 2 REG_FE3IMR_8822B */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN_8822B BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN_8822B BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN_8822B BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN_8822B BIT(28) +#define BIT_FS_BCNDMA4_INT_EN_8822B BIT(27) +#define BIT_FS_BCNDMA3_INT_EN_8822B BIT(26) +#define BIT_FS_BCNDMA2_INT_EN_8822B BIT(25) +#define BIT_FS_BCNDMA1_INT_EN_8822B BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_EN_8822B BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_EN_8822B BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_EN_8822B BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_EN_8822B BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_EN_8822B BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_EN_8822B BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_EN_8822B BIT(17) +#define BIT_FS_BCNDMA0_INT_EN_8822B BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT__EN_8822B BIT(15) +#define BIT_FS_BCNERLY4_INT_EN_8822B BIT(11) +#define BIT_FS_BCNERLY3_INT_EN_8822B BIT(10) +#define BIT_FS_BCNERLY2_INT_EN_8822B BIT(9) +#define BIT_FS_BCNERLY1_INT_EN_8822B BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_EN_8822B BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_EN_8822B BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_EN_8822B BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_EN_8822B BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_EN_8822B BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_EN_8822B BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_EN_8822B BIT(1) +#define BIT_FS_BCNERLY0_INT_EN_8822B BIT(0) + +/* 2 REG_FE3ISR_8822B */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT_8822B BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT_8822B BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT_8822B BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT_8822B BIT(28) +#define BIT_FS_BCNDMA4_INT_8822B BIT(27) +#define BIT_FS_BCNDMA3_INT_8822B BIT(26) +#define BIT_FS_BCNDMA2_INT_8822B BIT(25) +#define BIT_FS_BCNDMA1_INT_8822B BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_8822B BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_8822B BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_8822B BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_8822B BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_8822B BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_8822B BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_8822B BIT(17) +#define BIT_FS_BCNDMA0_INT_8822B BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT_8822B BIT(15) +#define BIT_FS_BCNERLY4_INT_8822B BIT(11) +#define BIT_FS_BCNERLY3_INT_8822B BIT(10) +#define BIT_FS_BCNERLY2_INT_8822B BIT(9) +#define BIT_FS_BCNERLY1_INT_8822B BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_8822B BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_8822B BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_8822B BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_8822B BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_8822B BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_8822B BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_8822B BIT(1) +#define BIT_FS_BCNERLY0_INT_8822B BIT(0) + +/* 2 REG_FE4IMR_8822B */ +#define BIT_FS_CLI3_TXPKTIN_INT_EN_8822B BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_EN_8822B BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_EN_8822B BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_EN_8822B BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_EN_8822B BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_EN_8822B BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_EN_8822B BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_EN_8822B BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_EN_8822B BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_EN_8822B BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_EN_8822B BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_EN_8822B BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_EN_8822B BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_EN_8822B BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_EN_8822B BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_EN_8822B BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_EN_8822B BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_EN_8822B BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_EN_8822B BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_EN_8822B BIT(0) + +/* 2 REG_FE4ISR_8822B */ +#define BIT_FS_CLI3_TXPKTIN_INT_8822B BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_8822B BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_8822B BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_8822B BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_8822B BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_8822B BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_8822B BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_8822B BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_8822B BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_8822B BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_8822B BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_8822B BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_8822B BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_8822B BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_8822B BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_8822B BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_8822B BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_8822B BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_8822B BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_8822B BIT(0) + +/* 2 REG_FT1IMR_8822B */ +#define BIT__FT2ISR__IND_MSK_8822B BIT(30) +#define BIT_FTM_PTT_INT_EN_8822B BIT(29) +#define BIT_RXFTMREQ_INT_EN_8822B BIT(28) +#define BIT_RXFTM_INT_EN_8822B BIT(27) +#define BIT_TXFTM_INT_EN_8822B BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_EN_8822B BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_EN_8822B BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_EN_8822B BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_EN_8822B BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_EN_8822B BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_EN_8822B BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_EN_8822B BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_EN_8822B BIT(18) +#define BIT_FS_CTWEND2_INT_EN_8822B BIT(17) +#define BIT_FS_CTWEND1_INT_EN_8822B BIT(16) +#define BIT_FS_CTWEND0_INT_EN_8822B BIT(15) +#define BIT_FS_TX_NULL1_INT_EN_8822B BIT(14) +#define BIT_FS_TX_NULL0_INT_EN_8822B BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_EN_8822B BIT(12) +#define BIT_FS_P2P_RFON2_INT_EN_8822B BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_EN_8822B BIT(10) +#define BIT_FS_P2P_RFON1_INT_EN_8822B BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_EN_8822B BIT(8) +#define BIT_FS_P2P_RFON0_INT_EN_8822B BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_EN_8822B BIT(6) +#define BIT_FS_RX_UAPSDMD1_EN_8822B BIT(5) +#define BIT_FS_RX_UAPSDMD0_EN_8822B BIT(4) +#define BIT_FS_TRIGGER_PKT_EN_8822B BIT(3) +#define BIT_FS_EOSP_INT_EN_8822B BIT(2) +#define BIT_FS_RPWM2_INT_EN_8822B BIT(1) +#define BIT_FS_RPWM_INT_EN_8822B BIT(0) + +/* 2 REG_FT1ISR_8822B */ +#define BIT__FT2ISR__IND_INT_8822B BIT(30) +#define BIT_FTM_PTT_INT_8822B BIT(29) +#define BIT_RXFTMREQ_INT_8822B BIT(28) +#define BIT_RXFTM_INT_8822B BIT(27) +#define BIT_TXFTM_INT_8822B BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_8822B BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_8822B BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_8822B BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_8822B BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_8822B BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_8822B BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_8822B BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_8822B BIT(18) +#define BIT_FS_CTWEND2_INT_8822B BIT(17) +#define BIT_FS_CTWEND1_INT_8822B BIT(16) +#define BIT_FS_CTWEND0_INT_8822B BIT(15) +#define BIT_FS_TX_NULL1_INT_8822B BIT(14) +#define BIT_FS_TX_NULL0_INT_8822B BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_INT_8822B BIT(12) +#define BIT_FS_P2P_RFON2_INT_8822B BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_8822B BIT(10) +#define BIT_FS_P2P_RFON1_INT_8822B BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_8822B BIT(8) +#define BIT_FS_P2P_RFON0_INT_8822B BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_8822B BIT(6) +#define BIT_FS_RX_UAPSDMD1_INT_8822B BIT(5) +#define BIT_FS_RX_UAPSDMD0_INT_8822B BIT(4) +#define BIT_FS_TRIGGER_PKT_INT_8822B BIT(3) +#define BIT_FS_EOSP_INT_8822B BIT(2) +#define BIT_FS_RPWM2_INT_8822B BIT(1) +#define BIT_FS_RPWM_INT_8822B BIT(0) + +/* 2 REG_SPWR0_8822B */ + +#define BIT_SHIFT_MID_31TO0_8822B 0 +#define BIT_MASK_MID_31TO0_8822B 0xffffffffL +#define BIT_MID_31TO0_8822B(x) \ + (((x) & BIT_MASK_MID_31TO0_8822B) << BIT_SHIFT_MID_31TO0_8822B) +#define BITS_MID_31TO0_8822B \ + (BIT_MASK_MID_31TO0_8822B << BIT_SHIFT_MID_31TO0_8822B) +#define BIT_CLEAR_MID_31TO0_8822B(x) ((x) & (~BITS_MID_31TO0_8822B)) +#define BIT_GET_MID_31TO0_8822B(x) \ + (((x) >> BIT_SHIFT_MID_31TO0_8822B) & BIT_MASK_MID_31TO0_8822B) +#define BIT_SET_MID_31TO0_8822B(x, v) \ + (BIT_CLEAR_MID_31TO0_8822B(x) | BIT_MID_31TO0_8822B(v)) + +/* 2 REG_SPWR1_8822B */ + +#define BIT_SHIFT_MID_63TO32_8822B 0 +#define BIT_MASK_MID_63TO32_8822B 0xffffffffL +#define BIT_MID_63TO32_8822B(x) \ + (((x) & BIT_MASK_MID_63TO32_8822B) << BIT_SHIFT_MID_63TO32_8822B) +#define BITS_MID_63TO32_8822B \ + (BIT_MASK_MID_63TO32_8822B << BIT_SHIFT_MID_63TO32_8822B) +#define BIT_CLEAR_MID_63TO32_8822B(x) ((x) & (~BITS_MID_63TO32_8822B)) +#define BIT_GET_MID_63TO32_8822B(x) \ + (((x) >> BIT_SHIFT_MID_63TO32_8822B) & BIT_MASK_MID_63TO32_8822B) +#define BIT_SET_MID_63TO32_8822B(x, v) \ + (BIT_CLEAR_MID_63TO32_8822B(x) | BIT_MID_63TO32_8822B(v)) + +/* 2 REG_SPWR2_8822B */ + +#define BIT_SHIFT_MID_95O64_8822B 0 +#define BIT_MASK_MID_95O64_8822B 0xffffffffL +#define BIT_MID_95O64_8822B(x) \ + (((x) & BIT_MASK_MID_95O64_8822B) << BIT_SHIFT_MID_95O64_8822B) +#define BITS_MID_95O64_8822B \ + (BIT_MASK_MID_95O64_8822B << BIT_SHIFT_MID_95O64_8822B) +#define BIT_CLEAR_MID_95O64_8822B(x) ((x) & (~BITS_MID_95O64_8822B)) +#define BIT_GET_MID_95O64_8822B(x) \ + (((x) >> BIT_SHIFT_MID_95O64_8822B) & BIT_MASK_MID_95O64_8822B) +#define BIT_SET_MID_95O64_8822B(x, v) \ + (BIT_CLEAR_MID_95O64_8822B(x) | BIT_MID_95O64_8822B(v)) + +/* 2 REG_SPWR3_8822B */ + +#define BIT_SHIFT_MID_127TO96_8822B 0 +#define BIT_MASK_MID_127TO96_8822B 0xffffffffL +#define BIT_MID_127TO96_8822B(x) \ + (((x) & BIT_MASK_MID_127TO96_8822B) << BIT_SHIFT_MID_127TO96_8822B) +#define BITS_MID_127TO96_8822B \ + (BIT_MASK_MID_127TO96_8822B << BIT_SHIFT_MID_127TO96_8822B) +#define BIT_CLEAR_MID_127TO96_8822B(x) ((x) & (~BITS_MID_127TO96_8822B)) +#define BIT_GET_MID_127TO96_8822B(x) \ + (((x) >> BIT_SHIFT_MID_127TO96_8822B) & BIT_MASK_MID_127TO96_8822B) +#define BIT_SET_MID_127TO96_8822B(x, v) \ + (BIT_CLEAR_MID_127TO96_8822B(x) | BIT_MID_127TO96_8822B(v)) + +/* 2 REG_POWSEQ_8822B */ + +#define BIT_SHIFT_SEQNUM_MID_8822B 16 +#define BIT_MASK_SEQNUM_MID_8822B 0xffff +#define BIT_SEQNUM_MID_8822B(x) \ + (((x) & BIT_MASK_SEQNUM_MID_8822B) << BIT_SHIFT_SEQNUM_MID_8822B) +#define BITS_SEQNUM_MID_8822B \ + (BIT_MASK_SEQNUM_MID_8822B << BIT_SHIFT_SEQNUM_MID_8822B) +#define BIT_CLEAR_SEQNUM_MID_8822B(x) ((x) & (~BITS_SEQNUM_MID_8822B)) +#define BIT_GET_SEQNUM_MID_8822B(x) \ + (((x) >> BIT_SHIFT_SEQNUM_MID_8822B) & BIT_MASK_SEQNUM_MID_8822B) +#define BIT_SET_SEQNUM_MID_8822B(x, v) \ + (BIT_CLEAR_SEQNUM_MID_8822B(x) | BIT_SEQNUM_MID_8822B(v)) + +#define BIT_SHIFT_REF_MID_8822B 0 +#define BIT_MASK_REF_MID_8822B 0x7f +#define BIT_REF_MID_8822B(x) \ + (((x) & BIT_MASK_REF_MID_8822B) << BIT_SHIFT_REF_MID_8822B) +#define BITS_REF_MID_8822B (BIT_MASK_REF_MID_8822B << BIT_SHIFT_REF_MID_8822B) +#define BIT_CLEAR_REF_MID_8822B(x) ((x) & (~BITS_REF_MID_8822B)) +#define BIT_GET_REF_MID_8822B(x) \ + (((x) >> BIT_SHIFT_REF_MID_8822B) & BIT_MASK_REF_MID_8822B) +#define BIT_SET_REF_MID_8822B(x, v) \ + (BIT_CLEAR_REF_MID_8822B(x) | BIT_REF_MID_8822B(v)) + +/* 2 REG_TC7_CTRL_V1_8822B */ +#define BIT_TC7INT_EN_8822B BIT(26) +#define BIT_TC7MODE_8822B BIT(25) +#define BIT_TC7EN_8822B BIT(24) + +#define BIT_SHIFT_TC7DATA_8822B 0 +#define BIT_MASK_TC7DATA_8822B 0xffffff +#define BIT_TC7DATA_8822B(x) \ + (((x) & BIT_MASK_TC7DATA_8822B) << BIT_SHIFT_TC7DATA_8822B) +#define BITS_TC7DATA_8822B (BIT_MASK_TC7DATA_8822B << BIT_SHIFT_TC7DATA_8822B) +#define BIT_CLEAR_TC7DATA_8822B(x) ((x) & (~BITS_TC7DATA_8822B)) +#define BIT_GET_TC7DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC7DATA_8822B) & BIT_MASK_TC7DATA_8822B) +#define BIT_SET_TC7DATA_8822B(x, v) \ + (BIT_CLEAR_TC7DATA_8822B(x) | BIT_TC7DATA_8822B(v)) + +/* 2 REG_TC8_CTRL_V1_8822B */ +#define BIT_TC8INT_EN_8822B BIT(26) +#define BIT_TC8MODE_8822B BIT(25) +#define BIT_TC8EN_8822B BIT(24) + +#define BIT_SHIFT_TC8DATA_8822B 0 +#define BIT_MASK_TC8DATA_8822B 0xffffff +#define BIT_TC8DATA_8822B(x) \ + (((x) & BIT_MASK_TC8DATA_8822B) << BIT_SHIFT_TC8DATA_8822B) +#define BITS_TC8DATA_8822B (BIT_MASK_TC8DATA_8822B << BIT_SHIFT_TC8DATA_8822B) +#define BIT_CLEAR_TC8DATA_8822B(x) ((x) & (~BITS_TC8DATA_8822B)) +#define BIT_GET_TC8DATA_8822B(x) \ + (((x) >> BIT_SHIFT_TC8DATA_8822B) & BIT_MASK_TC8DATA_8822B) +#define BIT_SET_TC8DATA_8822B(x, v) \ + (BIT_CLEAR_TC8DATA_8822B(x) | BIT_TC8DATA_8822B(v)) + +/* 2 REG_FT2IMR_8822B */ +#define BIT_FS_CLI3_RX_UAPSDMD1_EN_8822B BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_EN_8822B BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_EN_8822B BIT(29) +#define BIT_FS_CLI3_EOSP_INT_EN_8822B BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_EN_8822B BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_EN_8822B BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_EN_8822B BIT(25) +#define BIT_FS_CLI2_EOSP_INT_EN_8822B BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_EN_8822B BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_EN_8822B BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_EN_8822B BIT(21) +#define BIT_FS_CLI1_EOSP_INT_EN_8822B BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_EN_8822B BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_EN_8822B BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_EN_8822B BIT(17) +#define BIT_FS_CLI0_EOSP_INT_EN_8822B BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN_8822B BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN_8822B BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_EN_8822B BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_EN_8822B BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_EN_8822B BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_EN_8822B BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_EN_8822B BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_EN_8822B BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_EN_8822B BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_EN_8822B BIT(0) + +/* 2 REG_FT2ISR_8822B */ +#define BIT_FS_CLI3_RX_UAPSDMD1_INT_8822B BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_INT_8822B BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_INT_8822B BIT(29) +#define BIT_FS_CLI3_EOSP_INT_8822B BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_INT_8822B BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_INT_8822B BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_INT_8822B BIT(25) +#define BIT_FS_CLI2_EOSP_INT_8822B BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_INT_8822B BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_INT_8822B BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_INT_8822B BIT(21) +#define BIT_FS_CLI1_EOSP_INT_8822B BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_INT_8822B BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_INT_8822B BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_INT_8822B BIT(17) +#define BIT_FS_CLI0_EOSP_INT_8822B BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT_8822B BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT_8822B BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_8822B BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_8822B BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_8822B BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_8822B BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_8822B BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_8822B BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_8822B BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_8822B BIT(0) + +/* 2 REG_MSG2_8822B */ + +#define BIT_SHIFT_FW_MSG2_8822B 0 +#define BIT_MASK_FW_MSG2_8822B 0xffffffffL +#define BIT_FW_MSG2_8822B(x) \ + (((x) & BIT_MASK_FW_MSG2_8822B) << BIT_SHIFT_FW_MSG2_8822B) +#define BITS_FW_MSG2_8822B (BIT_MASK_FW_MSG2_8822B << BIT_SHIFT_FW_MSG2_8822B) +#define BIT_CLEAR_FW_MSG2_8822B(x) ((x) & (~BITS_FW_MSG2_8822B)) +#define BIT_GET_FW_MSG2_8822B(x) \ + (((x) >> BIT_SHIFT_FW_MSG2_8822B) & BIT_MASK_FW_MSG2_8822B) +#define BIT_SET_FW_MSG2_8822B(x, v) \ + (BIT_CLEAR_FW_MSG2_8822B(x) | BIT_FW_MSG2_8822B(v)) + +/* 2 REG_MSG3_8822B */ + +#define BIT_SHIFT_FW_MSG3_8822B 0 +#define BIT_MASK_FW_MSG3_8822B 0xffffffffL +#define BIT_FW_MSG3_8822B(x) \ + (((x) & BIT_MASK_FW_MSG3_8822B) << BIT_SHIFT_FW_MSG3_8822B) +#define BITS_FW_MSG3_8822B (BIT_MASK_FW_MSG3_8822B << BIT_SHIFT_FW_MSG3_8822B) +#define BIT_CLEAR_FW_MSG3_8822B(x) ((x) & (~BITS_FW_MSG3_8822B)) +#define BIT_GET_FW_MSG3_8822B(x) \ + (((x) >> BIT_SHIFT_FW_MSG3_8822B) & BIT_MASK_FW_MSG3_8822B) +#define BIT_SET_FW_MSG3_8822B(x, v) \ + (BIT_CLEAR_FW_MSG3_8822B(x) | BIT_FW_MSG3_8822B(v)) + +/* 2 REG_MSG4_8822B */ + +#define BIT_SHIFT_FW_MSG4_8822B 0 +#define BIT_MASK_FW_MSG4_8822B 0xffffffffL +#define BIT_FW_MSG4_8822B(x) \ + (((x) & BIT_MASK_FW_MSG4_8822B) << BIT_SHIFT_FW_MSG4_8822B) +#define BITS_FW_MSG4_8822B (BIT_MASK_FW_MSG4_8822B << BIT_SHIFT_FW_MSG4_8822B) +#define BIT_CLEAR_FW_MSG4_8822B(x) ((x) & (~BITS_FW_MSG4_8822B)) +#define BIT_GET_FW_MSG4_8822B(x) \ + (((x) >> BIT_SHIFT_FW_MSG4_8822B) & BIT_MASK_FW_MSG4_8822B) +#define BIT_SET_FW_MSG4_8822B(x, v) \ + (BIT_CLEAR_FW_MSG4_8822B(x) | BIT_FW_MSG4_8822B(v)) + +/* 2 REG_MSG5_8822B */ + +#define BIT_SHIFT_FW_MSG5_8822B 0 +#define BIT_MASK_FW_MSG5_8822B 0xffffffffL +#define BIT_FW_MSG5_8822B(x) \ + (((x) & BIT_MASK_FW_MSG5_8822B) << BIT_SHIFT_FW_MSG5_8822B) +#define BITS_FW_MSG5_8822B (BIT_MASK_FW_MSG5_8822B << BIT_SHIFT_FW_MSG5_8822B) +#define BIT_CLEAR_FW_MSG5_8822B(x) ((x) & (~BITS_FW_MSG5_8822B)) +#define BIT_GET_FW_MSG5_8822B(x) \ + (((x) >> BIT_SHIFT_FW_MSG5_8822B) & BIT_MASK_FW_MSG5_8822B) +#define BIT_SET_FW_MSG5_8822B(x, v) \ + (BIT_CLEAR_FW_MSG5_8822B(x) | BIT_FW_MSG5_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_FIFOPAGE_CTRL_1_8822B */ + +#define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822B 16 +#define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822B 0xff +#define BIT_TX_OQT_HE_FREE_SPACE_V1_8822B(x) \ + (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822B) \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822B) +#define BITS_TX_OQT_HE_FREE_SPACE_V1_8822B \ + (BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822B \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822B) +#define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8822B(x) \ + ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_V1_8822B)) +#define BIT_GET_TX_OQT_HE_FREE_SPACE_V1_8822B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822B) & \ + BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822B) +#define BIT_SET_TX_OQT_HE_FREE_SPACE_V1_8822B(x, v) \ + (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8822B(x) | \ + BIT_TX_OQT_HE_FREE_SPACE_V1_8822B(v)) + +#define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822B 0 +#define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822B 0xff +#define BIT_TX_OQT_NL_FREE_SPACE_V1_8822B(x) \ + (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822B) \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822B) +#define BITS_TX_OQT_NL_FREE_SPACE_V1_8822B \ + (BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822B \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822B) +#define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8822B(x) \ + ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_V1_8822B)) +#define BIT_GET_TX_OQT_NL_FREE_SPACE_V1_8822B(x) \ + (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822B) & \ + BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822B) +#define BIT_SET_TX_OQT_NL_FREE_SPACE_V1_8822B(x, v) \ + (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8822B(x) | \ + BIT_TX_OQT_NL_FREE_SPACE_V1_8822B(v)) + +/* 2 REG_FIFOPAGE_CTRL_2_8822B */ +#define BIT_BCN_VALID_1_V1_8822B BIT(31) + +#define BIT_SHIFT_BCN_HEAD_1_V1_8822B 16 +#define BIT_MASK_BCN_HEAD_1_V1_8822B 0xfff +#define BIT_BCN_HEAD_1_V1_8822B(x) \ + (((x) & BIT_MASK_BCN_HEAD_1_V1_8822B) << BIT_SHIFT_BCN_HEAD_1_V1_8822B) +#define BITS_BCN_HEAD_1_V1_8822B \ + (BIT_MASK_BCN_HEAD_1_V1_8822B << BIT_SHIFT_BCN_HEAD_1_V1_8822B) +#define BIT_CLEAR_BCN_HEAD_1_V1_8822B(x) ((x) & (~BITS_BCN_HEAD_1_V1_8822B)) +#define BIT_GET_BCN_HEAD_1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_1_V1_8822B) & BIT_MASK_BCN_HEAD_1_V1_8822B) +#define BIT_SET_BCN_HEAD_1_V1_8822B(x, v) \ + (BIT_CLEAR_BCN_HEAD_1_V1_8822B(x) | BIT_BCN_HEAD_1_V1_8822B(v)) + +#define BIT_BCN_VALID_V1_8822B BIT(15) + +#define BIT_SHIFT_BCN_HEAD_V1_8822B 0 +#define BIT_MASK_BCN_HEAD_V1_8822B 0xfff +#define BIT_BCN_HEAD_V1_8822B(x) \ + (((x) & BIT_MASK_BCN_HEAD_V1_8822B) << BIT_SHIFT_BCN_HEAD_V1_8822B) +#define BITS_BCN_HEAD_V1_8822B \ + (BIT_MASK_BCN_HEAD_V1_8822B << BIT_SHIFT_BCN_HEAD_V1_8822B) +#define BIT_CLEAR_BCN_HEAD_V1_8822B(x) ((x) & (~BITS_BCN_HEAD_V1_8822B)) +#define BIT_GET_BCN_HEAD_V1_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_V1_8822B) & BIT_MASK_BCN_HEAD_V1_8822B) +#define BIT_SET_BCN_HEAD_V1_8822B(x, v) \ + (BIT_CLEAR_BCN_HEAD_V1_8822B(x) | BIT_BCN_HEAD_V1_8822B(v)) + +/* 2 REG_AUTO_LLT_V1_8822B */ + +#define BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B 24 +#define BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B 0xff +#define BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B) \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B) +#define BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B \ + (BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B \ + << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B) +#define BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B(x) \ + ((x) & (~BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B)) +#define BIT_GET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B) & \ + BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B) +#define BIT_SET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B(x) | \ + BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8822B(v)) + +#define BIT_SHIFT_LLT_FREE_PAGE_V1_8822B 8 +#define BIT_MASK_LLT_FREE_PAGE_V1_8822B 0xffff +#define BIT_LLT_FREE_PAGE_V1_8822B(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE_V1_8822B) \ + << BIT_SHIFT_LLT_FREE_PAGE_V1_8822B) +#define BITS_LLT_FREE_PAGE_V1_8822B \ + (BIT_MASK_LLT_FREE_PAGE_V1_8822B << BIT_SHIFT_LLT_FREE_PAGE_V1_8822B) +#define BIT_CLEAR_LLT_FREE_PAGE_V1_8822B(x) \ + ((x) & (~BITS_LLT_FREE_PAGE_V1_8822B)) +#define BIT_GET_LLT_FREE_PAGE_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V1_8822B) & \ + BIT_MASK_LLT_FREE_PAGE_V1_8822B) +#define BIT_SET_LLT_FREE_PAGE_V1_8822B(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE_V1_8822B(x) | BIT_LLT_FREE_PAGE_V1_8822B(v)) + +#define BIT_SHIFT_BLK_DESC_NUM_8822B 4 +#define BIT_MASK_BLK_DESC_NUM_8822B 0xf +#define BIT_BLK_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_BLK_DESC_NUM_8822B) << BIT_SHIFT_BLK_DESC_NUM_8822B) +#define BITS_BLK_DESC_NUM_8822B \ + (BIT_MASK_BLK_DESC_NUM_8822B << BIT_SHIFT_BLK_DESC_NUM_8822B) +#define BIT_CLEAR_BLK_DESC_NUM_8822B(x) ((x) & (~BITS_BLK_DESC_NUM_8822B)) +#define BIT_GET_BLK_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_BLK_DESC_NUM_8822B) & BIT_MASK_BLK_DESC_NUM_8822B) +#define BIT_SET_BLK_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_BLK_DESC_NUM_8822B(x) | BIT_BLK_DESC_NUM_8822B(v)) + +#define BIT_R_BCN_HEAD_SEL_8822B BIT(3) +#define BIT_R_EN_BCN_SW_HEAD_SEL_8822B BIT(2) +#define BIT_LLT_DBG_SEL_8822B BIT(1) +#define BIT_AUTO_INIT_LLT_V1_8822B BIT(0) + +/* 2 REG_TXDMA_OFFSET_CHK_8822B */ +#define BIT_EM_CHKSUM_FIN_8822B BIT(31) +#define BIT_EMN_PCIE_DMA_MOD_8822B BIT(30) +#define BIT_EN_TXQUE_CLR_8822B BIT(29) +#define BIT_EN_PCIE_FIFO_MODE_8822B BIT(28) + +#define BIT_SHIFT_PG_UNDER_TH_V1_8822B 16 +#define BIT_MASK_PG_UNDER_TH_V1_8822B 0xfff +#define BIT_PG_UNDER_TH_V1_8822B(x) \ + (((x) & BIT_MASK_PG_UNDER_TH_V1_8822B) \ + << BIT_SHIFT_PG_UNDER_TH_V1_8822B) +#define BITS_PG_UNDER_TH_V1_8822B \ + (BIT_MASK_PG_UNDER_TH_V1_8822B << BIT_SHIFT_PG_UNDER_TH_V1_8822B) +#define BIT_CLEAR_PG_UNDER_TH_V1_8822B(x) ((x) & (~BITS_PG_UNDER_TH_V1_8822B)) +#define BIT_GET_PG_UNDER_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH_V1_8822B) & \ + BIT_MASK_PG_UNDER_TH_V1_8822B) +#define BIT_SET_PG_UNDER_TH_V1_8822B(x, v) \ + (BIT_CLEAR_PG_UNDER_TH_V1_8822B(x) | BIT_PG_UNDER_TH_V1_8822B(v)) + +#define BIT_RESTORE_H2C_ADDRESS_8822B BIT(15) +#define BIT_SDIO_TXDESC_CHKSUM_EN_8822B BIT(13) +#define BIT_RST_RDPTR_8822B BIT(12) +#define BIT_RST_WRPTR_8822B BIT(11) +#define BIT_CHK_PG_TH_EN_8822B BIT(10) +#define BIT_DROP_DATA_EN_8822B BIT(9) +#define BIT_CHECK_OFFSET_EN_8822B BIT(8) + +#define BIT_SHIFT_CHECK_OFFSET_8822B 0 +#define BIT_MASK_CHECK_OFFSET_8822B 0xff +#define BIT_CHECK_OFFSET_8822B(x) \ + (((x) & BIT_MASK_CHECK_OFFSET_8822B) << BIT_SHIFT_CHECK_OFFSET_8822B) +#define BITS_CHECK_OFFSET_8822B \ + (BIT_MASK_CHECK_OFFSET_8822B << BIT_SHIFT_CHECK_OFFSET_8822B) +#define BIT_CLEAR_CHECK_OFFSET_8822B(x) ((x) & (~BITS_CHECK_OFFSET_8822B)) +#define BIT_GET_CHECK_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_CHECK_OFFSET_8822B) & BIT_MASK_CHECK_OFFSET_8822B) +#define BIT_SET_CHECK_OFFSET_8822B(x, v) \ + (BIT_CLEAR_CHECK_OFFSET_8822B(x) | BIT_CHECK_OFFSET_8822B(v)) + +/* 2 REG_TXDMA_STATUS_8822B */ +#define BIT_HI_OQT_UDN_8822B BIT(17) +#define BIT_HI_OQT_OVF_8822B BIT(16) +#define BIT_PAYLOAD_CHKSUM_ERR_8822B BIT(15) +#define BIT_PAYLOAD_UDN_8822B BIT(14) +#define BIT_PAYLOAD_OVF_8822B BIT(13) +#define BIT_DSC_CHKSUM_FAIL_8822B BIT(12) +#define BIT_UNKNOWN_QSEL_8822B BIT(11) +#define BIT_EP_QSEL_DIFF_8822B BIT(10) +#define BIT_TX_OFFS_UNMATCH_8822B BIT(9) +#define BIT_TXOQT_UDN_8822B BIT(8) +#define BIT_TXOQT_OVF_8822B BIT(7) +#define BIT_TXDMA_SFF_UDN_8822B BIT(6) +#define BIT_TXDMA_SFF_OVF_8822B BIT(5) +#define BIT_LLT_NULL_PG_8822B BIT(4) +#define BIT_PAGE_UDN_8822B BIT(3) +#define BIT_PAGE_OVF_8822B BIT(2) +#define BIT_TXFF_PG_UDN_8822B BIT(1) +#define BIT_TXFF_PG_OVF_8822B BIT(0) + +/* 2 REG_TX_DMA_DBG_8822B */ + +/* 2 REG_TQPNT1_8822B */ + +#define BIT_SHIFT_HPQ_HIGH_TH_V1_8822B 16 +#define BIT_MASK_HPQ_HIGH_TH_V1_8822B 0xfff +#define BIT_HPQ_HIGH_TH_V1_8822B(x) \ + (((x) & BIT_MASK_HPQ_HIGH_TH_V1_8822B) \ + << BIT_SHIFT_HPQ_HIGH_TH_V1_8822B) +#define BITS_HPQ_HIGH_TH_V1_8822B \ + (BIT_MASK_HPQ_HIGH_TH_V1_8822B << BIT_SHIFT_HPQ_HIGH_TH_V1_8822B) +#define BIT_CLEAR_HPQ_HIGH_TH_V1_8822B(x) ((x) & (~BITS_HPQ_HIGH_TH_V1_8822B)) +#define BIT_GET_HPQ_HIGH_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1_8822B) & \ + BIT_MASK_HPQ_HIGH_TH_V1_8822B) +#define BIT_SET_HPQ_HIGH_TH_V1_8822B(x, v) \ + (BIT_CLEAR_HPQ_HIGH_TH_V1_8822B(x) | BIT_HPQ_HIGH_TH_V1_8822B(v)) + +#define BIT_SHIFT_HPQ_LOW_TH_V1_8822B 0 +#define BIT_MASK_HPQ_LOW_TH_V1_8822B 0xfff +#define BIT_HPQ_LOW_TH_V1_8822B(x) \ + (((x) & BIT_MASK_HPQ_LOW_TH_V1_8822B) << BIT_SHIFT_HPQ_LOW_TH_V1_8822B) +#define BITS_HPQ_LOW_TH_V1_8822B \ + (BIT_MASK_HPQ_LOW_TH_V1_8822B << BIT_SHIFT_HPQ_LOW_TH_V1_8822B) +#define BIT_CLEAR_HPQ_LOW_TH_V1_8822B(x) ((x) & (~BITS_HPQ_LOW_TH_V1_8822B)) +#define BIT_GET_HPQ_LOW_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1_8822B) & BIT_MASK_HPQ_LOW_TH_V1_8822B) +#define BIT_SET_HPQ_LOW_TH_V1_8822B(x, v) \ + (BIT_CLEAR_HPQ_LOW_TH_V1_8822B(x) | BIT_HPQ_LOW_TH_V1_8822B(v)) + +/* 2 REG_TQPNT2_8822B */ + +#define BIT_SHIFT_NPQ_HIGH_TH_V1_8822B 16 +#define BIT_MASK_NPQ_HIGH_TH_V1_8822B 0xfff +#define BIT_NPQ_HIGH_TH_V1_8822B(x) \ + (((x) & BIT_MASK_NPQ_HIGH_TH_V1_8822B) \ + << BIT_SHIFT_NPQ_HIGH_TH_V1_8822B) +#define BITS_NPQ_HIGH_TH_V1_8822B \ + (BIT_MASK_NPQ_HIGH_TH_V1_8822B << BIT_SHIFT_NPQ_HIGH_TH_V1_8822B) +#define BIT_CLEAR_NPQ_HIGH_TH_V1_8822B(x) ((x) & (~BITS_NPQ_HIGH_TH_V1_8822B)) +#define BIT_GET_NPQ_HIGH_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1_8822B) & \ + BIT_MASK_NPQ_HIGH_TH_V1_8822B) +#define BIT_SET_NPQ_HIGH_TH_V1_8822B(x, v) \ + (BIT_CLEAR_NPQ_HIGH_TH_V1_8822B(x) | BIT_NPQ_HIGH_TH_V1_8822B(v)) + +#define BIT_SHIFT_NPQ_LOW_TH_V1_8822B 0 +#define BIT_MASK_NPQ_LOW_TH_V1_8822B 0xfff +#define BIT_NPQ_LOW_TH_V1_8822B(x) \ + (((x) & BIT_MASK_NPQ_LOW_TH_V1_8822B) << BIT_SHIFT_NPQ_LOW_TH_V1_8822B) +#define BITS_NPQ_LOW_TH_V1_8822B \ + (BIT_MASK_NPQ_LOW_TH_V1_8822B << BIT_SHIFT_NPQ_LOW_TH_V1_8822B) +#define BIT_CLEAR_NPQ_LOW_TH_V1_8822B(x) ((x) & (~BITS_NPQ_LOW_TH_V1_8822B)) +#define BIT_GET_NPQ_LOW_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1_8822B) & BIT_MASK_NPQ_LOW_TH_V1_8822B) +#define BIT_SET_NPQ_LOW_TH_V1_8822B(x, v) \ + (BIT_CLEAR_NPQ_LOW_TH_V1_8822B(x) | BIT_NPQ_LOW_TH_V1_8822B(v)) + +/* 2 REG_TQPNT3_8822B */ + +#define BIT_SHIFT_LPQ_HIGH_TH_V1_8822B 16 +#define BIT_MASK_LPQ_HIGH_TH_V1_8822B 0xfff +#define BIT_LPQ_HIGH_TH_V1_8822B(x) \ + (((x) & BIT_MASK_LPQ_HIGH_TH_V1_8822B) \ + << BIT_SHIFT_LPQ_HIGH_TH_V1_8822B) +#define BITS_LPQ_HIGH_TH_V1_8822B \ + (BIT_MASK_LPQ_HIGH_TH_V1_8822B << BIT_SHIFT_LPQ_HIGH_TH_V1_8822B) +#define BIT_CLEAR_LPQ_HIGH_TH_V1_8822B(x) ((x) & (~BITS_LPQ_HIGH_TH_V1_8822B)) +#define BIT_GET_LPQ_HIGH_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1_8822B) & \ + BIT_MASK_LPQ_HIGH_TH_V1_8822B) +#define BIT_SET_LPQ_HIGH_TH_V1_8822B(x, v) \ + (BIT_CLEAR_LPQ_HIGH_TH_V1_8822B(x) | BIT_LPQ_HIGH_TH_V1_8822B(v)) + +#define BIT_SHIFT_LPQ_LOW_TH_V1_8822B 0 +#define BIT_MASK_LPQ_LOW_TH_V1_8822B 0xfff +#define BIT_LPQ_LOW_TH_V1_8822B(x) \ + (((x) & BIT_MASK_LPQ_LOW_TH_V1_8822B) << BIT_SHIFT_LPQ_LOW_TH_V1_8822B) +#define BITS_LPQ_LOW_TH_V1_8822B \ + (BIT_MASK_LPQ_LOW_TH_V1_8822B << BIT_SHIFT_LPQ_LOW_TH_V1_8822B) +#define BIT_CLEAR_LPQ_LOW_TH_V1_8822B(x) ((x) & (~BITS_LPQ_LOW_TH_V1_8822B)) +#define BIT_GET_LPQ_LOW_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1_8822B) & BIT_MASK_LPQ_LOW_TH_V1_8822B) +#define BIT_SET_LPQ_LOW_TH_V1_8822B(x, v) \ + (BIT_CLEAR_LPQ_LOW_TH_V1_8822B(x) | BIT_LPQ_LOW_TH_V1_8822B(v)) + +/* 2 REG_TQPNT4_8822B */ + +#define BIT_SHIFT_EXQ_HIGH_TH_V1_8822B 16 +#define BIT_MASK_EXQ_HIGH_TH_V1_8822B 0xfff +#define BIT_EXQ_HIGH_TH_V1_8822B(x) \ + (((x) & BIT_MASK_EXQ_HIGH_TH_V1_8822B) \ + << BIT_SHIFT_EXQ_HIGH_TH_V1_8822B) +#define BITS_EXQ_HIGH_TH_V1_8822B \ + (BIT_MASK_EXQ_HIGH_TH_V1_8822B << BIT_SHIFT_EXQ_HIGH_TH_V1_8822B) +#define BIT_CLEAR_EXQ_HIGH_TH_V1_8822B(x) ((x) & (~BITS_EXQ_HIGH_TH_V1_8822B)) +#define BIT_GET_EXQ_HIGH_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1_8822B) & \ + BIT_MASK_EXQ_HIGH_TH_V1_8822B) +#define BIT_SET_EXQ_HIGH_TH_V1_8822B(x, v) \ + (BIT_CLEAR_EXQ_HIGH_TH_V1_8822B(x) | BIT_EXQ_HIGH_TH_V1_8822B(v)) + +#define BIT_SHIFT_EXQ_LOW_TH_V1_8822B 0 +#define BIT_MASK_EXQ_LOW_TH_V1_8822B 0xfff +#define BIT_EXQ_LOW_TH_V1_8822B(x) \ + (((x) & BIT_MASK_EXQ_LOW_TH_V1_8822B) << BIT_SHIFT_EXQ_LOW_TH_V1_8822B) +#define BITS_EXQ_LOW_TH_V1_8822B \ + (BIT_MASK_EXQ_LOW_TH_V1_8822B << BIT_SHIFT_EXQ_LOW_TH_V1_8822B) +#define BIT_CLEAR_EXQ_LOW_TH_V1_8822B(x) ((x) & (~BITS_EXQ_LOW_TH_V1_8822B)) +#define BIT_GET_EXQ_LOW_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1_8822B) & BIT_MASK_EXQ_LOW_TH_V1_8822B) +#define BIT_SET_EXQ_LOW_TH_V1_8822B(x, v) \ + (BIT_CLEAR_EXQ_LOW_TH_V1_8822B(x) | BIT_EXQ_LOW_TH_V1_8822B(v)) + +/* 2 REG_RQPN_CTRL_1_8822B */ + +#define BIT_SHIFT_TXPKTNUM_H_8822B 16 +#define BIT_MASK_TXPKTNUM_H_8822B 0xffff +#define BIT_TXPKTNUM_H_8822B(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_8822B) << BIT_SHIFT_TXPKTNUM_H_8822B) +#define BITS_TXPKTNUM_H_8822B \ + (BIT_MASK_TXPKTNUM_H_8822B << BIT_SHIFT_TXPKTNUM_H_8822B) +#define BIT_CLEAR_TXPKTNUM_H_8822B(x) ((x) & (~BITS_TXPKTNUM_H_8822B)) +#define BIT_GET_TXPKTNUM_H_8822B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_8822B) & BIT_MASK_TXPKTNUM_H_8822B) +#define BIT_SET_TXPKTNUM_H_8822B(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_8822B(x) | BIT_TXPKTNUM_H_8822B(v)) + +#define BIT_SHIFT_TXPKTNUM_V2_8822B 0 +#define BIT_MASK_TXPKTNUM_V2_8822B 0xffff +#define BIT_TXPKTNUM_V2_8822B(x) \ + (((x) & BIT_MASK_TXPKTNUM_V2_8822B) << BIT_SHIFT_TXPKTNUM_V2_8822B) +#define BITS_TXPKTNUM_V2_8822B \ + (BIT_MASK_TXPKTNUM_V2_8822B << BIT_SHIFT_TXPKTNUM_V2_8822B) +#define BIT_CLEAR_TXPKTNUM_V2_8822B(x) ((x) & (~BITS_TXPKTNUM_V2_8822B)) +#define BIT_GET_TXPKTNUM_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_V2_8822B) & BIT_MASK_TXPKTNUM_V2_8822B) +#define BIT_SET_TXPKTNUM_V2_8822B(x, v) \ + (BIT_CLEAR_TXPKTNUM_V2_8822B(x) | BIT_TXPKTNUM_V2_8822B(v)) + +/* 2 REG_RQPN_CTRL_2_8822B */ +#define BIT_LD_RQPN_8822B BIT(31) +#define BIT_EXQ_PUBLIC_DIS_V1_8822B BIT(19) +#define BIT_NPQ_PUBLIC_DIS_V1_8822B BIT(18) +#define BIT_LPQ_PUBLIC_DIS_V1_8822B BIT(17) +#define BIT_HPQ_PUBLIC_DIS_V1_8822B BIT(16) + +/* 2 REG_FIFOPAGE_INFO_1_8822B */ + +#define BIT_SHIFT_HPQ_AVAL_PG_V1_8822B 16 +#define BIT_MASK_HPQ_AVAL_PG_V1_8822B 0xfff +#define BIT_HPQ_AVAL_PG_V1_8822B(x) \ + (((x) & BIT_MASK_HPQ_AVAL_PG_V1_8822B) \ + << BIT_SHIFT_HPQ_AVAL_PG_V1_8822B) +#define BITS_HPQ_AVAL_PG_V1_8822B \ + (BIT_MASK_HPQ_AVAL_PG_V1_8822B << BIT_SHIFT_HPQ_AVAL_PG_V1_8822B) +#define BIT_CLEAR_HPQ_AVAL_PG_V1_8822B(x) ((x) & (~BITS_HPQ_AVAL_PG_V1_8822B)) +#define BIT_GET_HPQ_AVAL_PG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1_8822B) & \ + BIT_MASK_HPQ_AVAL_PG_V1_8822B) +#define BIT_SET_HPQ_AVAL_PG_V1_8822B(x, v) \ + (BIT_CLEAR_HPQ_AVAL_PG_V1_8822B(x) | BIT_HPQ_AVAL_PG_V1_8822B(v)) + +#define BIT_SHIFT_HPQ_V1_8822B 0 +#define BIT_MASK_HPQ_V1_8822B 0xfff +#define BIT_HPQ_V1_8822B(x) \ + (((x) & BIT_MASK_HPQ_V1_8822B) << BIT_SHIFT_HPQ_V1_8822B) +#define BITS_HPQ_V1_8822B (BIT_MASK_HPQ_V1_8822B << BIT_SHIFT_HPQ_V1_8822B) +#define BIT_CLEAR_HPQ_V1_8822B(x) ((x) & (~BITS_HPQ_V1_8822B)) +#define BIT_GET_HPQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HPQ_V1_8822B) & BIT_MASK_HPQ_V1_8822B) +#define BIT_SET_HPQ_V1_8822B(x, v) \ + (BIT_CLEAR_HPQ_V1_8822B(x) | BIT_HPQ_V1_8822B(v)) + +/* 2 REG_FIFOPAGE_INFO_2_8822B */ + +#define BIT_SHIFT_LPQ_AVAL_PG_V1_8822B 16 +#define BIT_MASK_LPQ_AVAL_PG_V1_8822B 0xfff +#define BIT_LPQ_AVAL_PG_V1_8822B(x) \ + (((x) & BIT_MASK_LPQ_AVAL_PG_V1_8822B) \ + << BIT_SHIFT_LPQ_AVAL_PG_V1_8822B) +#define BITS_LPQ_AVAL_PG_V1_8822B \ + (BIT_MASK_LPQ_AVAL_PG_V1_8822B << BIT_SHIFT_LPQ_AVAL_PG_V1_8822B) +#define BIT_CLEAR_LPQ_AVAL_PG_V1_8822B(x) ((x) & (~BITS_LPQ_AVAL_PG_V1_8822B)) +#define BIT_GET_LPQ_AVAL_PG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1_8822B) & \ + BIT_MASK_LPQ_AVAL_PG_V1_8822B) +#define BIT_SET_LPQ_AVAL_PG_V1_8822B(x, v) \ + (BIT_CLEAR_LPQ_AVAL_PG_V1_8822B(x) | BIT_LPQ_AVAL_PG_V1_8822B(v)) + +#define BIT_SHIFT_LPQ_V1_8822B 0 +#define BIT_MASK_LPQ_V1_8822B 0xfff +#define BIT_LPQ_V1_8822B(x) \ + (((x) & BIT_MASK_LPQ_V1_8822B) << BIT_SHIFT_LPQ_V1_8822B) +#define BITS_LPQ_V1_8822B (BIT_MASK_LPQ_V1_8822B << BIT_SHIFT_LPQ_V1_8822B) +#define BIT_CLEAR_LPQ_V1_8822B(x) ((x) & (~BITS_LPQ_V1_8822B)) +#define BIT_GET_LPQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LPQ_V1_8822B) & BIT_MASK_LPQ_V1_8822B) +#define BIT_SET_LPQ_V1_8822B(x, v) \ + (BIT_CLEAR_LPQ_V1_8822B(x) | BIT_LPQ_V1_8822B(v)) + +/* 2 REG_FIFOPAGE_INFO_3_8822B */ + +#define BIT_SHIFT_NPQ_AVAL_PG_V1_8822B 16 +#define BIT_MASK_NPQ_AVAL_PG_V1_8822B 0xfff +#define BIT_NPQ_AVAL_PG_V1_8822B(x) \ + (((x) & BIT_MASK_NPQ_AVAL_PG_V1_8822B) \ + << BIT_SHIFT_NPQ_AVAL_PG_V1_8822B) +#define BITS_NPQ_AVAL_PG_V1_8822B \ + (BIT_MASK_NPQ_AVAL_PG_V1_8822B << BIT_SHIFT_NPQ_AVAL_PG_V1_8822B) +#define BIT_CLEAR_NPQ_AVAL_PG_V1_8822B(x) ((x) & (~BITS_NPQ_AVAL_PG_V1_8822B)) +#define BIT_GET_NPQ_AVAL_PG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1_8822B) & \ + BIT_MASK_NPQ_AVAL_PG_V1_8822B) +#define BIT_SET_NPQ_AVAL_PG_V1_8822B(x, v) \ + (BIT_CLEAR_NPQ_AVAL_PG_V1_8822B(x) | BIT_NPQ_AVAL_PG_V1_8822B(v)) + +#define BIT_SHIFT_NPQ_V1_8822B 0 +#define BIT_MASK_NPQ_V1_8822B 0xfff +#define BIT_NPQ_V1_8822B(x) \ + (((x) & BIT_MASK_NPQ_V1_8822B) << BIT_SHIFT_NPQ_V1_8822B) +#define BITS_NPQ_V1_8822B (BIT_MASK_NPQ_V1_8822B << BIT_SHIFT_NPQ_V1_8822B) +#define BIT_CLEAR_NPQ_V1_8822B(x) ((x) & (~BITS_NPQ_V1_8822B)) +#define BIT_GET_NPQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_NPQ_V1_8822B) & BIT_MASK_NPQ_V1_8822B) +#define BIT_SET_NPQ_V1_8822B(x, v) \ + (BIT_CLEAR_NPQ_V1_8822B(x) | BIT_NPQ_V1_8822B(v)) + +/* 2 REG_FIFOPAGE_INFO_4_8822B */ + +#define BIT_SHIFT_EXQ_AVAL_PG_V1_8822B 16 +#define BIT_MASK_EXQ_AVAL_PG_V1_8822B 0xfff +#define BIT_EXQ_AVAL_PG_V1_8822B(x) \ + (((x) & BIT_MASK_EXQ_AVAL_PG_V1_8822B) \ + << BIT_SHIFT_EXQ_AVAL_PG_V1_8822B) +#define BITS_EXQ_AVAL_PG_V1_8822B \ + (BIT_MASK_EXQ_AVAL_PG_V1_8822B << BIT_SHIFT_EXQ_AVAL_PG_V1_8822B) +#define BIT_CLEAR_EXQ_AVAL_PG_V1_8822B(x) ((x) & (~BITS_EXQ_AVAL_PG_V1_8822B)) +#define BIT_GET_EXQ_AVAL_PG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1_8822B) & \ + BIT_MASK_EXQ_AVAL_PG_V1_8822B) +#define BIT_SET_EXQ_AVAL_PG_V1_8822B(x, v) \ + (BIT_CLEAR_EXQ_AVAL_PG_V1_8822B(x) | BIT_EXQ_AVAL_PG_V1_8822B(v)) + +#define BIT_SHIFT_EXQ_V1_8822B 0 +#define BIT_MASK_EXQ_V1_8822B 0xfff +#define BIT_EXQ_V1_8822B(x) \ + (((x) & BIT_MASK_EXQ_V1_8822B) << BIT_SHIFT_EXQ_V1_8822B) +#define BITS_EXQ_V1_8822B (BIT_MASK_EXQ_V1_8822B << BIT_SHIFT_EXQ_V1_8822B) +#define BIT_CLEAR_EXQ_V1_8822B(x) ((x) & (~BITS_EXQ_V1_8822B)) +#define BIT_GET_EXQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_EXQ_V1_8822B) & BIT_MASK_EXQ_V1_8822B) +#define BIT_SET_EXQ_V1_8822B(x, v) \ + (BIT_CLEAR_EXQ_V1_8822B(x) | BIT_EXQ_V1_8822B(v)) + +/* 2 REG_FIFOPAGE_INFO_5_8822B */ + +#define BIT_SHIFT_PUBQ_AVAL_PG_V1_8822B 16 +#define BIT_MASK_PUBQ_AVAL_PG_V1_8822B 0xfff +#define BIT_PUBQ_AVAL_PG_V1_8822B(x) \ + (((x) & BIT_MASK_PUBQ_AVAL_PG_V1_8822B) \ + << BIT_SHIFT_PUBQ_AVAL_PG_V1_8822B) +#define BITS_PUBQ_AVAL_PG_V1_8822B \ + (BIT_MASK_PUBQ_AVAL_PG_V1_8822B << BIT_SHIFT_PUBQ_AVAL_PG_V1_8822B) +#define BIT_CLEAR_PUBQ_AVAL_PG_V1_8822B(x) ((x) & (~BITS_PUBQ_AVAL_PG_V1_8822B)) +#define BIT_GET_PUBQ_AVAL_PG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1_8822B) & \ + BIT_MASK_PUBQ_AVAL_PG_V1_8822B) +#define BIT_SET_PUBQ_AVAL_PG_V1_8822B(x, v) \ + (BIT_CLEAR_PUBQ_AVAL_PG_V1_8822B(x) | BIT_PUBQ_AVAL_PG_V1_8822B(v)) + +#define BIT_SHIFT_PUBQ_V1_8822B 0 +#define BIT_MASK_PUBQ_V1_8822B 0xfff +#define BIT_PUBQ_V1_8822B(x) \ + (((x) & BIT_MASK_PUBQ_V1_8822B) << BIT_SHIFT_PUBQ_V1_8822B) +#define BITS_PUBQ_V1_8822B (BIT_MASK_PUBQ_V1_8822B << BIT_SHIFT_PUBQ_V1_8822B) +#define BIT_CLEAR_PUBQ_V1_8822B(x) ((x) & (~BITS_PUBQ_V1_8822B)) +#define BIT_GET_PUBQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PUBQ_V1_8822B) & BIT_MASK_PUBQ_V1_8822B) +#define BIT_SET_PUBQ_V1_8822B(x, v) \ + (BIT_CLEAR_PUBQ_V1_8822B(x) | BIT_PUBQ_V1_8822B(v)) + +/* 2 REG_H2C_HEAD_8822B */ + +#define BIT_SHIFT_H2C_HEAD_8822B 0 +#define BIT_MASK_H2C_HEAD_8822B 0x3ffff +#define BIT_H2C_HEAD_8822B(x) \ + (((x) & BIT_MASK_H2C_HEAD_8822B) << BIT_SHIFT_H2C_HEAD_8822B) +#define BITS_H2C_HEAD_8822B \ + (BIT_MASK_H2C_HEAD_8822B << BIT_SHIFT_H2C_HEAD_8822B) +#define BIT_CLEAR_H2C_HEAD_8822B(x) ((x) & (~BITS_H2C_HEAD_8822B)) +#define BIT_GET_H2C_HEAD_8822B(x) \ + (((x) >> BIT_SHIFT_H2C_HEAD_8822B) & BIT_MASK_H2C_HEAD_8822B) +#define BIT_SET_H2C_HEAD_8822B(x, v) \ + (BIT_CLEAR_H2C_HEAD_8822B(x) | BIT_H2C_HEAD_8822B(v)) + +/* 2 REG_H2C_TAIL_8822B */ + +#define BIT_SHIFT_H2C_TAIL_8822B 0 +#define BIT_MASK_H2C_TAIL_8822B 0x3ffff +#define BIT_H2C_TAIL_8822B(x) \ + (((x) & BIT_MASK_H2C_TAIL_8822B) << BIT_SHIFT_H2C_TAIL_8822B) +#define BITS_H2C_TAIL_8822B \ + (BIT_MASK_H2C_TAIL_8822B << BIT_SHIFT_H2C_TAIL_8822B) +#define BIT_CLEAR_H2C_TAIL_8822B(x) ((x) & (~BITS_H2C_TAIL_8822B)) +#define BIT_GET_H2C_TAIL_8822B(x) \ + (((x) >> BIT_SHIFT_H2C_TAIL_8822B) & BIT_MASK_H2C_TAIL_8822B) +#define BIT_SET_H2C_TAIL_8822B(x, v) \ + (BIT_CLEAR_H2C_TAIL_8822B(x) | BIT_H2C_TAIL_8822B(v)) + +/* 2 REG_H2C_READ_ADDR_8822B */ + +#define BIT_SHIFT_H2C_READ_ADDR_8822B 0 +#define BIT_MASK_H2C_READ_ADDR_8822B 0x3ffff +#define BIT_H2C_READ_ADDR_8822B(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR_8822B) << BIT_SHIFT_H2C_READ_ADDR_8822B) +#define BITS_H2C_READ_ADDR_8822B \ + (BIT_MASK_H2C_READ_ADDR_8822B << BIT_SHIFT_H2C_READ_ADDR_8822B) +#define BIT_CLEAR_H2C_READ_ADDR_8822B(x) ((x) & (~BITS_H2C_READ_ADDR_8822B)) +#define BIT_GET_H2C_READ_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR_8822B) & BIT_MASK_H2C_READ_ADDR_8822B) +#define BIT_SET_H2C_READ_ADDR_8822B(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR_8822B(x) | BIT_H2C_READ_ADDR_8822B(v)) + +/* 2 REG_H2C_WR_ADDR_8822B */ + +#define BIT_SHIFT_H2C_WR_ADDR_8822B 0 +#define BIT_MASK_H2C_WR_ADDR_8822B 0x3ffff +#define BIT_H2C_WR_ADDR_8822B(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR_8822B) << BIT_SHIFT_H2C_WR_ADDR_8822B) +#define BITS_H2C_WR_ADDR_8822B \ + (BIT_MASK_H2C_WR_ADDR_8822B << BIT_SHIFT_H2C_WR_ADDR_8822B) +#define BIT_CLEAR_H2C_WR_ADDR_8822B(x) ((x) & (~BITS_H2C_WR_ADDR_8822B)) +#define BIT_GET_H2C_WR_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR_8822B) & BIT_MASK_H2C_WR_ADDR_8822B) +#define BIT_SET_H2C_WR_ADDR_8822B(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR_8822B(x) | BIT_H2C_WR_ADDR_8822B(v)) + +/* 2 REG_H2C_INFO_8822B */ +#define BIT_H2C_SPACE_VLD_8822B BIT(3) +#define BIT_H2C_WR_ADDR_RST_8822B BIT(2) + +#define BIT_SHIFT_H2C_LEN_SEL_8822B 0 +#define BIT_MASK_H2C_LEN_SEL_8822B 0x3 +#define BIT_H2C_LEN_SEL_8822B(x) \ + (((x) & BIT_MASK_H2C_LEN_SEL_8822B) << BIT_SHIFT_H2C_LEN_SEL_8822B) +#define BITS_H2C_LEN_SEL_8822B \ + (BIT_MASK_H2C_LEN_SEL_8822B << BIT_SHIFT_H2C_LEN_SEL_8822B) +#define BIT_CLEAR_H2C_LEN_SEL_8822B(x) ((x) & (~BITS_H2C_LEN_SEL_8822B)) +#define BIT_GET_H2C_LEN_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_H2C_LEN_SEL_8822B) & BIT_MASK_H2C_LEN_SEL_8822B) +#define BIT_SET_H2C_LEN_SEL_8822B(x, v) \ + (BIT_CLEAR_H2C_LEN_SEL_8822B(x) | BIT_H2C_LEN_SEL_8822B(v)) + +/* 2 REG_RXDMA_AGG_PG_TH_8822B */ +#define BIT_USB_RXDMA_AGG_EN_8822B BIT(31) +#define BIT_EN_PRE_CALC_8822B BIT(29) +#define BIT_RXAGG_SW_EN_8822B BIT(28) +#define BIT_RXAGG_SW_TRIG_8822B BIT(27) + +#define BIT_SHIFT_PKT_NUM_WOL_8822B 16 +#define BIT_MASK_PKT_NUM_WOL_8822B 0xff +#define BIT_PKT_NUM_WOL_8822B(x) \ + (((x) & BIT_MASK_PKT_NUM_WOL_8822B) << BIT_SHIFT_PKT_NUM_WOL_8822B) +#define BITS_PKT_NUM_WOL_8822B \ + (BIT_MASK_PKT_NUM_WOL_8822B << BIT_SHIFT_PKT_NUM_WOL_8822B) +#define BIT_CLEAR_PKT_NUM_WOL_8822B(x) ((x) & (~BITS_PKT_NUM_WOL_8822B)) +#define BIT_GET_PKT_NUM_WOL_8822B(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_WOL_8822B) & BIT_MASK_PKT_NUM_WOL_8822B) +#define BIT_SET_PKT_NUM_WOL_8822B(x, v) \ + (BIT_CLEAR_PKT_NUM_WOL_8822B(x) | BIT_PKT_NUM_WOL_8822B(v)) + +#define BIT_SHIFT_DMA_AGG_TO_V1_8822B 8 +#define BIT_MASK_DMA_AGG_TO_V1_8822B 0xff +#define BIT_DMA_AGG_TO_V1_8822B(x) \ + (((x) & BIT_MASK_DMA_AGG_TO_V1_8822B) << BIT_SHIFT_DMA_AGG_TO_V1_8822B) +#define BITS_DMA_AGG_TO_V1_8822B \ + (BIT_MASK_DMA_AGG_TO_V1_8822B << BIT_SHIFT_DMA_AGG_TO_V1_8822B) +#define BIT_CLEAR_DMA_AGG_TO_V1_8822B(x) ((x) & (~BITS_DMA_AGG_TO_V1_8822B)) +#define BIT_GET_DMA_AGG_TO_V1_8822B(x) \ + (((x) >> BIT_SHIFT_DMA_AGG_TO_V1_8822B) & BIT_MASK_DMA_AGG_TO_V1_8822B) +#define BIT_SET_DMA_AGG_TO_V1_8822B(x, v) \ + (BIT_CLEAR_DMA_AGG_TO_V1_8822B(x) | BIT_DMA_AGG_TO_V1_8822B(v)) + +#define BIT_SHIFT_RXDMA_AGG_PG_TH_8822B 0 +#define BIT_MASK_RXDMA_AGG_PG_TH_8822B 0xff +#define BIT_RXDMA_AGG_PG_TH_8822B(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8822B) \ + << BIT_SHIFT_RXDMA_AGG_PG_TH_8822B) +#define BITS_RXDMA_AGG_PG_TH_8822B \ + (BIT_MASK_RXDMA_AGG_PG_TH_8822B << BIT_SHIFT_RXDMA_AGG_PG_TH_8822B) +#define BIT_CLEAR_RXDMA_AGG_PG_TH_8822B(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8822B)) +#define BIT_GET_RXDMA_AGG_PG_TH_8822B(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8822B) & \ + BIT_MASK_RXDMA_AGG_PG_TH_8822B) +#define BIT_SET_RXDMA_AGG_PG_TH_8822B(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH_8822B(x) | BIT_RXDMA_AGG_PG_TH_8822B(v)) + +/* 2 REG_RXPKT_NUM_8822B */ + +#define BIT_SHIFT_RXPKT_NUM_8822B 24 +#define BIT_MASK_RXPKT_NUM_8822B 0xff +#define BIT_RXPKT_NUM_8822B(x) \ + (((x) & BIT_MASK_RXPKT_NUM_8822B) << BIT_SHIFT_RXPKT_NUM_8822B) +#define BITS_RXPKT_NUM_8822B \ + (BIT_MASK_RXPKT_NUM_8822B << BIT_SHIFT_RXPKT_NUM_8822B) +#define BIT_CLEAR_RXPKT_NUM_8822B(x) ((x) & (~BITS_RXPKT_NUM_8822B)) +#define BIT_GET_RXPKT_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_8822B) & BIT_MASK_RXPKT_NUM_8822B) +#define BIT_SET_RXPKT_NUM_8822B(x, v) \ + (BIT_CLEAR_RXPKT_NUM_8822B(x) | BIT_RXPKT_NUM_8822B(v)) + +#define BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822B 20 +#define BIT_MASK_FW_UPD_RDPTR19_TO_16_8822B 0xf +#define BIT_FW_UPD_RDPTR19_TO_16_8822B(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16_8822B) \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822B) +#define BITS_FW_UPD_RDPTR19_TO_16_8822B \ + (BIT_MASK_FW_UPD_RDPTR19_TO_16_8822B \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822B) +#define BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8822B(x) \ + ((x) & (~BITS_FW_UPD_RDPTR19_TO_16_8822B)) +#define BIT_GET_FW_UPD_RDPTR19_TO_16_8822B(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822B) & \ + BIT_MASK_FW_UPD_RDPTR19_TO_16_8822B) +#define BIT_SET_FW_UPD_RDPTR19_TO_16_8822B(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8822B(x) | \ + BIT_FW_UPD_RDPTR19_TO_16_8822B(v)) + +#define BIT_RXDMA_REQ_8822B BIT(19) +#define BIT_RW_RELEASE_EN_8822B BIT(18) +#define BIT_RXDMA_IDLE_8822B BIT(17) +#define BIT_RXPKT_RELEASE_POLL_8822B BIT(16) + +#define BIT_SHIFT_FW_UPD_RDPTR_8822B 0 +#define BIT_MASK_FW_UPD_RDPTR_8822B 0xffff +#define BIT_FW_UPD_RDPTR_8822B(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR_8822B) << BIT_SHIFT_FW_UPD_RDPTR_8822B) +#define BITS_FW_UPD_RDPTR_8822B \ + (BIT_MASK_FW_UPD_RDPTR_8822B << BIT_SHIFT_FW_UPD_RDPTR_8822B) +#define BIT_CLEAR_FW_UPD_RDPTR_8822B(x) ((x) & (~BITS_FW_UPD_RDPTR_8822B)) +#define BIT_GET_FW_UPD_RDPTR_8822B(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR_8822B) & BIT_MASK_FW_UPD_RDPTR_8822B) +#define BIT_SET_FW_UPD_RDPTR_8822B(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR_8822B(x) | BIT_FW_UPD_RDPTR_8822B(v)) + +/* 2 REG_RXDMA_STATUS_8822B */ +#define BIT_C2H_PKT_OVF_8822B BIT(7) +#define BIT_AGG_CONFGI_ISSUE_8822B BIT(6) +#define BIT_FW_POLL_ISSUE_8822B BIT(5) +#define BIT_RX_DATA_UDN_8822B BIT(4) +#define BIT_RX_SFF_UDN_8822B BIT(3) +#define BIT_RX_SFF_OVF_8822B BIT(2) +#define BIT_RXPKT_OVF_8822B BIT(0) + +/* 2 REG_RXDMA_DPR_8822B */ + +#define BIT_SHIFT_RDE_DEBUG_8822B 0 +#define BIT_MASK_RDE_DEBUG_8822B 0xffffffffL +#define BIT_RDE_DEBUG_8822B(x) \ + (((x) & BIT_MASK_RDE_DEBUG_8822B) << BIT_SHIFT_RDE_DEBUG_8822B) +#define BITS_RDE_DEBUG_8822B \ + (BIT_MASK_RDE_DEBUG_8822B << BIT_SHIFT_RDE_DEBUG_8822B) +#define BIT_CLEAR_RDE_DEBUG_8822B(x) ((x) & (~BITS_RDE_DEBUG_8822B)) +#define BIT_GET_RDE_DEBUG_8822B(x) \ + (((x) >> BIT_SHIFT_RDE_DEBUG_8822B) & BIT_MASK_RDE_DEBUG_8822B) +#define BIT_SET_RDE_DEBUG_8822B(x, v) \ + (BIT_CLEAR_RDE_DEBUG_8822B(x) | BIT_RDE_DEBUG_8822B(v)) + +/* 2 REG_RXDMA_MODE_8822B */ + +#define BIT_SHIFT_PKTNUM_TH_V2_8822B 24 +#define BIT_MASK_PKTNUM_TH_V2_8822B 0x1f +#define BIT_PKTNUM_TH_V2_8822B(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V2_8822B) << BIT_SHIFT_PKTNUM_TH_V2_8822B) +#define BITS_PKTNUM_TH_V2_8822B \ + (BIT_MASK_PKTNUM_TH_V2_8822B << BIT_SHIFT_PKTNUM_TH_V2_8822B) +#define BIT_CLEAR_PKTNUM_TH_V2_8822B(x) ((x) & (~BITS_PKTNUM_TH_V2_8822B)) +#define BIT_GET_PKTNUM_TH_V2_8822B(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V2_8822B) & BIT_MASK_PKTNUM_TH_V2_8822B) +#define BIT_SET_PKTNUM_TH_V2_8822B(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V2_8822B(x) | BIT_PKTNUM_TH_V2_8822B(v)) + +#define BIT_TXBA_BREAK_USBAGG_8822B BIT(23) + +#define BIT_SHIFT_PKTLEN_PARA_8822B 16 +#define BIT_MASK_PKTLEN_PARA_8822B 0x7 +#define BIT_PKTLEN_PARA_8822B(x) \ + (((x) & BIT_MASK_PKTLEN_PARA_8822B) << BIT_SHIFT_PKTLEN_PARA_8822B) +#define BITS_PKTLEN_PARA_8822B \ + (BIT_MASK_PKTLEN_PARA_8822B << BIT_SHIFT_PKTLEN_PARA_8822B) +#define BIT_CLEAR_PKTLEN_PARA_8822B(x) ((x) & (~BITS_PKTLEN_PARA_8822B)) +#define BIT_GET_PKTLEN_PARA_8822B(x) \ + (((x) >> BIT_SHIFT_PKTLEN_PARA_8822B) & BIT_MASK_PKTLEN_PARA_8822B) +#define BIT_SET_PKTLEN_PARA_8822B(x, v) \ + (BIT_CLEAR_PKTLEN_PARA_8822B(x) | BIT_PKTLEN_PARA_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_BURST_SIZE_8822B 4 +#define BIT_MASK_BURST_SIZE_8822B 0x3 +#define BIT_BURST_SIZE_8822B(x) \ + (((x) & BIT_MASK_BURST_SIZE_8822B) << BIT_SHIFT_BURST_SIZE_8822B) +#define BITS_BURST_SIZE_8822B \ + (BIT_MASK_BURST_SIZE_8822B << BIT_SHIFT_BURST_SIZE_8822B) +#define BIT_CLEAR_BURST_SIZE_8822B(x) ((x) & (~BITS_BURST_SIZE_8822B)) +#define BIT_GET_BURST_SIZE_8822B(x) \ + (((x) >> BIT_SHIFT_BURST_SIZE_8822B) & BIT_MASK_BURST_SIZE_8822B) +#define BIT_SET_BURST_SIZE_8822B(x, v) \ + (BIT_CLEAR_BURST_SIZE_8822B(x) | BIT_BURST_SIZE_8822B(v)) + +#define BIT_SHIFT_BURST_CNT_8822B 2 +#define BIT_MASK_BURST_CNT_8822B 0x3 +#define BIT_BURST_CNT_8822B(x) \ + (((x) & BIT_MASK_BURST_CNT_8822B) << BIT_SHIFT_BURST_CNT_8822B) +#define BITS_BURST_CNT_8822B \ + (BIT_MASK_BURST_CNT_8822B << BIT_SHIFT_BURST_CNT_8822B) +#define BIT_CLEAR_BURST_CNT_8822B(x) ((x) & (~BITS_BURST_CNT_8822B)) +#define BIT_GET_BURST_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_BURST_CNT_8822B) & BIT_MASK_BURST_CNT_8822B) +#define BIT_SET_BURST_CNT_8822B(x, v) \ + (BIT_CLEAR_BURST_CNT_8822B(x) | BIT_BURST_CNT_8822B(v)) + +#define BIT_DMA_MODE_8822B BIT(1) + +/* 2 REG_C2H_PKT_8822B */ + +#define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822B 24 +#define BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822B 0xf +#define BIT_R_C2H_STR_ADDR_16_TO_19_8822B(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822B) \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822B) +#define BITS_R_C2H_STR_ADDR_16_TO_19_8822B \ + (BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822B \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822B) +#define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8822B(x) \ + ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19_8822B)) +#define BIT_GET_R_C2H_STR_ADDR_16_TO_19_8822B(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822B) & \ + BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822B) +#define BIT_SET_R_C2H_STR_ADDR_16_TO_19_8822B(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8822B(x) | \ + BIT_R_C2H_STR_ADDR_16_TO_19_8822B(v)) + +#define BIT_R_C2H_PKT_REQ_8822B BIT(16) + +#define BIT_SHIFT_R_C2H_STR_ADDR_8822B 0 +#define BIT_MASK_R_C2H_STR_ADDR_8822B 0xffff +#define BIT_R_C2H_STR_ADDR_8822B(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_8822B) \ + << BIT_SHIFT_R_C2H_STR_ADDR_8822B) +#define BITS_R_C2H_STR_ADDR_8822B \ + (BIT_MASK_R_C2H_STR_ADDR_8822B << BIT_SHIFT_R_C2H_STR_ADDR_8822B) +#define BIT_CLEAR_R_C2H_STR_ADDR_8822B(x) ((x) & (~BITS_R_C2H_STR_ADDR_8822B)) +#define BIT_GET_R_C2H_STR_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8822B) & \ + BIT_MASK_R_C2H_STR_ADDR_8822B) +#define BIT_SET_R_C2H_STR_ADDR_8822B(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_8822B(x) | BIT_R_C2H_STR_ADDR_8822B(v)) + +/* 2 REG_FWFF_C2H_8822B */ + +#define BIT_SHIFT_C2H_DMA_ADDR_8822B 0 +#define BIT_MASK_C2H_DMA_ADDR_8822B 0x3ffff +#define BIT_C2H_DMA_ADDR_8822B(x) \ + (((x) & BIT_MASK_C2H_DMA_ADDR_8822B) << BIT_SHIFT_C2H_DMA_ADDR_8822B) +#define BITS_C2H_DMA_ADDR_8822B \ + (BIT_MASK_C2H_DMA_ADDR_8822B << BIT_SHIFT_C2H_DMA_ADDR_8822B) +#define BIT_CLEAR_C2H_DMA_ADDR_8822B(x) ((x) & (~BITS_C2H_DMA_ADDR_8822B)) +#define BIT_GET_C2H_DMA_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_C2H_DMA_ADDR_8822B) & BIT_MASK_C2H_DMA_ADDR_8822B) +#define BIT_SET_C2H_DMA_ADDR_8822B(x, v) \ + (BIT_CLEAR_C2H_DMA_ADDR_8822B(x) | BIT_C2H_DMA_ADDR_8822B(v)) + +/* 2 REG_FWFF_CTRL_8822B */ +#define BIT_FWFF_DMAPKT_REQ_8822B BIT(31) + +#define BIT_SHIFT_FWFF_DMA_PKT_NUM_8822B 16 +#define BIT_MASK_FWFF_DMA_PKT_NUM_8822B 0xff +#define BIT_FWFF_DMA_PKT_NUM_8822B(x) \ + (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_8822B) \ + << BIT_SHIFT_FWFF_DMA_PKT_NUM_8822B) +#define BITS_FWFF_DMA_PKT_NUM_8822B \ + (BIT_MASK_FWFF_DMA_PKT_NUM_8822B << BIT_SHIFT_FWFF_DMA_PKT_NUM_8822B) +#define BIT_CLEAR_FWFF_DMA_PKT_NUM_8822B(x) \ + ((x) & (~BITS_FWFF_DMA_PKT_NUM_8822B)) +#define BIT_GET_FWFF_DMA_PKT_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_8822B) & \ + BIT_MASK_FWFF_DMA_PKT_NUM_8822B) +#define BIT_SET_FWFF_DMA_PKT_NUM_8822B(x, v) \ + (BIT_CLEAR_FWFF_DMA_PKT_NUM_8822B(x) | BIT_FWFF_DMA_PKT_NUM_8822B(v)) + +#define BIT_SHIFT_FWFF_STR_ADDR_8822B 0 +#define BIT_MASK_FWFF_STR_ADDR_8822B 0xffff +#define BIT_FWFF_STR_ADDR_8822B(x) \ + (((x) & BIT_MASK_FWFF_STR_ADDR_8822B) << BIT_SHIFT_FWFF_STR_ADDR_8822B) +#define BITS_FWFF_STR_ADDR_8822B \ + (BIT_MASK_FWFF_STR_ADDR_8822B << BIT_SHIFT_FWFF_STR_ADDR_8822B) +#define BIT_CLEAR_FWFF_STR_ADDR_8822B(x) ((x) & (~BITS_FWFF_STR_ADDR_8822B)) +#define BIT_GET_FWFF_STR_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_FWFF_STR_ADDR_8822B) & BIT_MASK_FWFF_STR_ADDR_8822B) +#define BIT_SET_FWFF_STR_ADDR_8822B(x, v) \ + (BIT_CLEAR_FWFF_STR_ADDR_8822B(x) | BIT_FWFF_STR_ADDR_8822B(v)) + +/* 2 REG_FWFF_PKT_INFO_8822B */ + +#define BIT_SHIFT_FWFF_PKT_QUEUED_8822B 16 +#define BIT_MASK_FWFF_PKT_QUEUED_8822B 0xff +#define BIT_FWFF_PKT_QUEUED_8822B(x) \ + (((x) & BIT_MASK_FWFF_PKT_QUEUED_8822B) \ + << BIT_SHIFT_FWFF_PKT_QUEUED_8822B) +#define BITS_FWFF_PKT_QUEUED_8822B \ + (BIT_MASK_FWFF_PKT_QUEUED_8822B << BIT_SHIFT_FWFF_PKT_QUEUED_8822B) +#define BIT_CLEAR_FWFF_PKT_QUEUED_8822B(x) ((x) & (~BITS_FWFF_PKT_QUEUED_8822B)) +#define BIT_GET_FWFF_PKT_QUEUED_8822B(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_8822B) & \ + BIT_MASK_FWFF_PKT_QUEUED_8822B) +#define BIT_SET_FWFF_PKT_QUEUED_8822B(x, v) \ + (BIT_CLEAR_FWFF_PKT_QUEUED_8822B(x) | BIT_FWFF_PKT_QUEUED_8822B(v)) + +#define BIT_SHIFT_FWFF_PKT_STR_ADDR_8822B 0 +#define BIT_MASK_FWFF_PKT_STR_ADDR_8822B 0xffff +#define BIT_FWFF_PKT_STR_ADDR_8822B(x) \ + (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_8822B) \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_8822B) +#define BITS_FWFF_PKT_STR_ADDR_8822B \ + (BIT_MASK_FWFF_PKT_STR_ADDR_8822B << BIT_SHIFT_FWFF_PKT_STR_ADDR_8822B) +#define BIT_CLEAR_FWFF_PKT_STR_ADDR_8822B(x) \ + ((x) & (~BITS_FWFF_PKT_STR_ADDR_8822B)) +#define BIT_GET_FWFF_PKT_STR_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_8822B) & \ + BIT_MASK_FWFF_PKT_STR_ADDR_8822B) +#define BIT_SET_FWFF_PKT_STR_ADDR_8822B(x, v) \ + (BIT_CLEAR_FWFF_PKT_STR_ADDR_8822B(x) | BIT_FWFF_PKT_STR_ADDR_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_DDMA_CH0SA_8822B */ + +#define BIT_SHIFT_DDMACH0_SA_8822B 0 +#define BIT_MASK_DDMACH0_SA_8822B 0xffffffffL +#define BIT_DDMACH0_SA_8822B(x) \ + (((x) & BIT_MASK_DDMACH0_SA_8822B) << BIT_SHIFT_DDMACH0_SA_8822B) +#define BITS_DDMACH0_SA_8822B \ + (BIT_MASK_DDMACH0_SA_8822B << BIT_SHIFT_DDMACH0_SA_8822B) +#define BIT_CLEAR_DDMACH0_SA_8822B(x) ((x) & (~BITS_DDMACH0_SA_8822B)) +#define BIT_GET_DDMACH0_SA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH0_SA_8822B) & BIT_MASK_DDMACH0_SA_8822B) +#define BIT_SET_DDMACH0_SA_8822B(x, v) \ + (BIT_CLEAR_DDMACH0_SA_8822B(x) | BIT_DDMACH0_SA_8822B(v)) + +/* 2 REG_DDMA_CH0DA_8822B */ + +#define BIT_SHIFT_DDMACH0_DA_8822B 0 +#define BIT_MASK_DDMACH0_DA_8822B 0xffffffffL +#define BIT_DDMACH0_DA_8822B(x) \ + (((x) & BIT_MASK_DDMACH0_DA_8822B) << BIT_SHIFT_DDMACH0_DA_8822B) +#define BITS_DDMACH0_DA_8822B \ + (BIT_MASK_DDMACH0_DA_8822B << BIT_SHIFT_DDMACH0_DA_8822B) +#define BIT_CLEAR_DDMACH0_DA_8822B(x) ((x) & (~BITS_DDMACH0_DA_8822B)) +#define BIT_GET_DDMACH0_DA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DA_8822B) & BIT_MASK_DDMACH0_DA_8822B) +#define BIT_SET_DDMACH0_DA_8822B(x, v) \ + (BIT_CLEAR_DDMACH0_DA_8822B(x) | BIT_DDMACH0_DA_8822B(v)) + +/* 2 REG_DDMA_CH0CTRL_8822B */ +#define BIT_DDMACH0_OWN_8822B BIT(31) +#define BIT_DDMACH0_IDMEM_ERR_8822B BIT(30) +#define BIT_DDMACH0_CHKSUM_EN_8822B BIT(29) +#define BIT_DDMACH0_DA_W_DISABLE_8822B BIT(28) +#define BIT_DDMACH0_CHKSUM_STS_8822B BIT(27) +#define BIT_DDMACH0_DDMA_MODE_8822B BIT(26) +#define BIT_DDMACH0_RESET_CHKSUM_STS_8822B BIT(25) +#define BIT_DDMACH0_CHKSUM_CONT_8822B BIT(24) + +#define BIT_SHIFT_DDMACH0_DLEN_8822B 0 +#define BIT_MASK_DDMACH0_DLEN_8822B 0x3ffff +#define BIT_DDMACH0_DLEN_8822B(x) \ + (((x) & BIT_MASK_DDMACH0_DLEN_8822B) << BIT_SHIFT_DDMACH0_DLEN_8822B) +#define BITS_DDMACH0_DLEN_8822B \ + (BIT_MASK_DDMACH0_DLEN_8822B << BIT_SHIFT_DDMACH0_DLEN_8822B) +#define BIT_CLEAR_DDMACH0_DLEN_8822B(x) ((x) & (~BITS_DDMACH0_DLEN_8822B)) +#define BIT_GET_DDMACH0_DLEN_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DLEN_8822B) & BIT_MASK_DDMACH0_DLEN_8822B) +#define BIT_SET_DDMACH0_DLEN_8822B(x, v) \ + (BIT_CLEAR_DDMACH0_DLEN_8822B(x) | BIT_DDMACH0_DLEN_8822B(v)) + +/* 2 REG_DDMA_CH1SA_8822B */ + +#define BIT_SHIFT_DDMACH1_SA_8822B 0 +#define BIT_MASK_DDMACH1_SA_8822B 0xffffffffL +#define BIT_DDMACH1_SA_8822B(x) \ + (((x) & BIT_MASK_DDMACH1_SA_8822B) << BIT_SHIFT_DDMACH1_SA_8822B) +#define BITS_DDMACH1_SA_8822B \ + (BIT_MASK_DDMACH1_SA_8822B << BIT_SHIFT_DDMACH1_SA_8822B) +#define BIT_CLEAR_DDMACH1_SA_8822B(x) ((x) & (~BITS_DDMACH1_SA_8822B)) +#define BIT_GET_DDMACH1_SA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH1_SA_8822B) & BIT_MASK_DDMACH1_SA_8822B) +#define BIT_SET_DDMACH1_SA_8822B(x, v) \ + (BIT_CLEAR_DDMACH1_SA_8822B(x) | BIT_DDMACH1_SA_8822B(v)) + +/* 2 REG_DDMA_CH1DA_8822B */ + +#define BIT_SHIFT_DDMACH1_DA_8822B 0 +#define BIT_MASK_DDMACH1_DA_8822B 0xffffffffL +#define BIT_DDMACH1_DA_8822B(x) \ + (((x) & BIT_MASK_DDMACH1_DA_8822B) << BIT_SHIFT_DDMACH1_DA_8822B) +#define BITS_DDMACH1_DA_8822B \ + (BIT_MASK_DDMACH1_DA_8822B << BIT_SHIFT_DDMACH1_DA_8822B) +#define BIT_CLEAR_DDMACH1_DA_8822B(x) ((x) & (~BITS_DDMACH1_DA_8822B)) +#define BIT_GET_DDMACH1_DA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DA_8822B) & BIT_MASK_DDMACH1_DA_8822B) +#define BIT_SET_DDMACH1_DA_8822B(x, v) \ + (BIT_CLEAR_DDMACH1_DA_8822B(x) | BIT_DDMACH1_DA_8822B(v)) + +/* 2 REG_DDMA_CH1CTRL_8822B */ +#define BIT_DDMACH1_OWN_8822B BIT(31) +#define BIT_DDMACH1_IDMEM_ERR_8822B BIT(30) +#define BIT_DDMACH1_CHKSUM_EN_8822B BIT(29) +#define BIT_DDMACH1_DA_W_DISABLE_8822B BIT(28) +#define BIT_DDMACH1_CHKSUM_STS_8822B BIT(27) +#define BIT_DDMACH1_DDMA_MODE_8822B BIT(26) +#define BIT_DDMACH1_RESET_CHKSUM_STS_8822B BIT(25) +#define BIT_DDMACH1_CHKSUM_CONT_8822B BIT(24) + +#define BIT_SHIFT_DDMACH1_DLEN_8822B 0 +#define BIT_MASK_DDMACH1_DLEN_8822B 0x3ffff +#define BIT_DDMACH1_DLEN_8822B(x) \ + (((x) & BIT_MASK_DDMACH1_DLEN_8822B) << BIT_SHIFT_DDMACH1_DLEN_8822B) +#define BITS_DDMACH1_DLEN_8822B \ + (BIT_MASK_DDMACH1_DLEN_8822B << BIT_SHIFT_DDMACH1_DLEN_8822B) +#define BIT_CLEAR_DDMACH1_DLEN_8822B(x) ((x) & (~BITS_DDMACH1_DLEN_8822B)) +#define BIT_GET_DDMACH1_DLEN_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DLEN_8822B) & BIT_MASK_DDMACH1_DLEN_8822B) +#define BIT_SET_DDMACH1_DLEN_8822B(x, v) \ + (BIT_CLEAR_DDMACH1_DLEN_8822B(x) | BIT_DDMACH1_DLEN_8822B(v)) + +/* 2 REG_DDMA_CH2SA_8822B */ + +#define BIT_SHIFT_DDMACH2_SA_8822B 0 +#define BIT_MASK_DDMACH2_SA_8822B 0xffffffffL +#define BIT_DDMACH2_SA_8822B(x) \ + (((x) & BIT_MASK_DDMACH2_SA_8822B) << BIT_SHIFT_DDMACH2_SA_8822B) +#define BITS_DDMACH2_SA_8822B \ + (BIT_MASK_DDMACH2_SA_8822B << BIT_SHIFT_DDMACH2_SA_8822B) +#define BIT_CLEAR_DDMACH2_SA_8822B(x) ((x) & (~BITS_DDMACH2_SA_8822B)) +#define BIT_GET_DDMACH2_SA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH2_SA_8822B) & BIT_MASK_DDMACH2_SA_8822B) +#define BIT_SET_DDMACH2_SA_8822B(x, v) \ + (BIT_CLEAR_DDMACH2_SA_8822B(x) | BIT_DDMACH2_SA_8822B(v)) + +/* 2 REG_DDMA_CH2DA_8822B */ + +#define BIT_SHIFT_DDMACH2_DA_8822B 0 +#define BIT_MASK_DDMACH2_DA_8822B 0xffffffffL +#define BIT_DDMACH2_DA_8822B(x) \ + (((x) & BIT_MASK_DDMACH2_DA_8822B) << BIT_SHIFT_DDMACH2_DA_8822B) +#define BITS_DDMACH2_DA_8822B \ + (BIT_MASK_DDMACH2_DA_8822B << BIT_SHIFT_DDMACH2_DA_8822B) +#define BIT_CLEAR_DDMACH2_DA_8822B(x) ((x) & (~BITS_DDMACH2_DA_8822B)) +#define BIT_GET_DDMACH2_DA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DA_8822B) & BIT_MASK_DDMACH2_DA_8822B) +#define BIT_SET_DDMACH2_DA_8822B(x, v) \ + (BIT_CLEAR_DDMACH2_DA_8822B(x) | BIT_DDMACH2_DA_8822B(v)) + +/* 2 REG_DDMA_CH2CTRL_8822B */ +#define BIT_DDMACH2_OWN_8822B BIT(31) +#define BIT_DDMACH2_IDMEM_ERR_8822B BIT(30) +#define BIT_DDMACH2_CHKSUM_EN_8822B BIT(29) +#define BIT_DDMACH2_DA_W_DISABLE_8822B BIT(28) +#define BIT_DDMACH2_CHKSUM_STS_8822B BIT(27) +#define BIT_DDMACH2_DDMA_MODE_8822B BIT(26) +#define BIT_DDMACH2_RESET_CHKSUM_STS_8822B BIT(25) +#define BIT_DDMACH2_CHKSUM_CONT_8822B BIT(24) + +#define BIT_SHIFT_DDMACH2_DLEN_8822B 0 +#define BIT_MASK_DDMACH2_DLEN_8822B 0x3ffff +#define BIT_DDMACH2_DLEN_8822B(x) \ + (((x) & BIT_MASK_DDMACH2_DLEN_8822B) << BIT_SHIFT_DDMACH2_DLEN_8822B) +#define BITS_DDMACH2_DLEN_8822B \ + (BIT_MASK_DDMACH2_DLEN_8822B << BIT_SHIFT_DDMACH2_DLEN_8822B) +#define BIT_CLEAR_DDMACH2_DLEN_8822B(x) ((x) & (~BITS_DDMACH2_DLEN_8822B)) +#define BIT_GET_DDMACH2_DLEN_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DLEN_8822B) & BIT_MASK_DDMACH2_DLEN_8822B) +#define BIT_SET_DDMACH2_DLEN_8822B(x, v) \ + (BIT_CLEAR_DDMACH2_DLEN_8822B(x) | BIT_DDMACH2_DLEN_8822B(v)) + +/* 2 REG_DDMA_CH3SA_8822B */ + +#define BIT_SHIFT_DDMACH3_SA_8822B 0 +#define BIT_MASK_DDMACH3_SA_8822B 0xffffffffL +#define BIT_DDMACH3_SA_8822B(x) \ + (((x) & BIT_MASK_DDMACH3_SA_8822B) << BIT_SHIFT_DDMACH3_SA_8822B) +#define BITS_DDMACH3_SA_8822B \ + (BIT_MASK_DDMACH3_SA_8822B << BIT_SHIFT_DDMACH3_SA_8822B) +#define BIT_CLEAR_DDMACH3_SA_8822B(x) ((x) & (~BITS_DDMACH3_SA_8822B)) +#define BIT_GET_DDMACH3_SA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH3_SA_8822B) & BIT_MASK_DDMACH3_SA_8822B) +#define BIT_SET_DDMACH3_SA_8822B(x, v) \ + (BIT_CLEAR_DDMACH3_SA_8822B(x) | BIT_DDMACH3_SA_8822B(v)) + +/* 2 REG_DDMA_CH3DA_8822B */ + +#define BIT_SHIFT_DDMACH3_DA_8822B 0 +#define BIT_MASK_DDMACH3_DA_8822B 0xffffffffL +#define BIT_DDMACH3_DA_8822B(x) \ + (((x) & BIT_MASK_DDMACH3_DA_8822B) << BIT_SHIFT_DDMACH3_DA_8822B) +#define BITS_DDMACH3_DA_8822B \ + (BIT_MASK_DDMACH3_DA_8822B << BIT_SHIFT_DDMACH3_DA_8822B) +#define BIT_CLEAR_DDMACH3_DA_8822B(x) ((x) & (~BITS_DDMACH3_DA_8822B)) +#define BIT_GET_DDMACH3_DA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DA_8822B) & BIT_MASK_DDMACH3_DA_8822B) +#define BIT_SET_DDMACH3_DA_8822B(x, v) \ + (BIT_CLEAR_DDMACH3_DA_8822B(x) | BIT_DDMACH3_DA_8822B(v)) + +/* 2 REG_DDMA_CH3CTRL_8822B */ +#define BIT_DDMACH3_OWN_8822B BIT(31) +#define BIT_DDMACH3_IDMEM_ERR_8822B BIT(30) +#define BIT_DDMACH3_CHKSUM_EN_8822B BIT(29) +#define BIT_DDMACH3_DA_W_DISABLE_8822B BIT(28) +#define BIT_DDMACH3_CHKSUM_STS_8822B BIT(27) +#define BIT_DDMACH3_DDMA_MODE_8822B BIT(26) +#define BIT_DDMACH3_RESET_CHKSUM_STS_8822B BIT(25) +#define BIT_DDMACH3_CHKSUM_CONT_8822B BIT(24) + +#define BIT_SHIFT_DDMACH3_DLEN_8822B 0 +#define BIT_MASK_DDMACH3_DLEN_8822B 0x3ffff +#define BIT_DDMACH3_DLEN_8822B(x) \ + (((x) & BIT_MASK_DDMACH3_DLEN_8822B) << BIT_SHIFT_DDMACH3_DLEN_8822B) +#define BITS_DDMACH3_DLEN_8822B \ + (BIT_MASK_DDMACH3_DLEN_8822B << BIT_SHIFT_DDMACH3_DLEN_8822B) +#define BIT_CLEAR_DDMACH3_DLEN_8822B(x) ((x) & (~BITS_DDMACH3_DLEN_8822B)) +#define BIT_GET_DDMACH3_DLEN_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DLEN_8822B) & BIT_MASK_DDMACH3_DLEN_8822B) +#define BIT_SET_DDMACH3_DLEN_8822B(x, v) \ + (BIT_CLEAR_DDMACH3_DLEN_8822B(x) | BIT_DDMACH3_DLEN_8822B(v)) + +/* 2 REG_DDMA_CH4SA_8822B */ + +#define BIT_SHIFT_DDMACH4_SA_8822B 0 +#define BIT_MASK_DDMACH4_SA_8822B 0xffffffffL +#define BIT_DDMACH4_SA_8822B(x) \ + (((x) & BIT_MASK_DDMACH4_SA_8822B) << BIT_SHIFT_DDMACH4_SA_8822B) +#define BITS_DDMACH4_SA_8822B \ + (BIT_MASK_DDMACH4_SA_8822B << BIT_SHIFT_DDMACH4_SA_8822B) +#define BIT_CLEAR_DDMACH4_SA_8822B(x) ((x) & (~BITS_DDMACH4_SA_8822B)) +#define BIT_GET_DDMACH4_SA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH4_SA_8822B) & BIT_MASK_DDMACH4_SA_8822B) +#define BIT_SET_DDMACH4_SA_8822B(x, v) \ + (BIT_CLEAR_DDMACH4_SA_8822B(x) | BIT_DDMACH4_SA_8822B(v)) + +/* 2 REG_DDMA_CH4DA_8822B */ + +#define BIT_SHIFT_DDMACH4_DA_8822B 0 +#define BIT_MASK_DDMACH4_DA_8822B 0xffffffffL +#define BIT_DDMACH4_DA_8822B(x) \ + (((x) & BIT_MASK_DDMACH4_DA_8822B) << BIT_SHIFT_DDMACH4_DA_8822B) +#define BITS_DDMACH4_DA_8822B \ + (BIT_MASK_DDMACH4_DA_8822B << BIT_SHIFT_DDMACH4_DA_8822B) +#define BIT_CLEAR_DDMACH4_DA_8822B(x) ((x) & (~BITS_DDMACH4_DA_8822B)) +#define BIT_GET_DDMACH4_DA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DA_8822B) & BIT_MASK_DDMACH4_DA_8822B) +#define BIT_SET_DDMACH4_DA_8822B(x, v) \ + (BIT_CLEAR_DDMACH4_DA_8822B(x) | BIT_DDMACH4_DA_8822B(v)) + +/* 2 REG_DDMA_CH4CTRL_8822B */ +#define BIT_DDMACH4_OWN_8822B BIT(31) +#define BIT_DDMACH4_IDMEM_ERR_8822B BIT(30) +#define BIT_DDMACH4_CHKSUM_EN_8822B BIT(29) +#define BIT_DDMACH4_DA_W_DISABLE_8822B BIT(28) +#define BIT_DDMACH4_CHKSUM_STS_8822B BIT(27) +#define BIT_DDMACH4_DDMA_MODE_8822B BIT(26) +#define BIT_DDMACH4_RESET_CHKSUM_STS_8822B BIT(25) +#define BIT_DDMACH4_CHKSUM_CONT_8822B BIT(24) + +#define BIT_SHIFT_DDMACH4_DLEN_8822B 0 +#define BIT_MASK_DDMACH4_DLEN_8822B 0x3ffff +#define BIT_DDMACH4_DLEN_8822B(x) \ + (((x) & BIT_MASK_DDMACH4_DLEN_8822B) << BIT_SHIFT_DDMACH4_DLEN_8822B) +#define BITS_DDMACH4_DLEN_8822B \ + (BIT_MASK_DDMACH4_DLEN_8822B << BIT_SHIFT_DDMACH4_DLEN_8822B) +#define BIT_CLEAR_DDMACH4_DLEN_8822B(x) ((x) & (~BITS_DDMACH4_DLEN_8822B)) +#define BIT_GET_DDMACH4_DLEN_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DLEN_8822B) & BIT_MASK_DDMACH4_DLEN_8822B) +#define BIT_SET_DDMACH4_DLEN_8822B(x, v) \ + (BIT_CLEAR_DDMACH4_DLEN_8822B(x) | BIT_DDMACH4_DLEN_8822B(v)) + +/* 2 REG_DDMA_CH5SA_8822B */ + +#define BIT_SHIFT_DDMACH5_SA_8822B 0 +#define BIT_MASK_DDMACH5_SA_8822B 0xffffffffL +#define BIT_DDMACH5_SA_8822B(x) \ + (((x) & BIT_MASK_DDMACH5_SA_8822B) << BIT_SHIFT_DDMACH5_SA_8822B) +#define BITS_DDMACH5_SA_8822B \ + (BIT_MASK_DDMACH5_SA_8822B << BIT_SHIFT_DDMACH5_SA_8822B) +#define BIT_CLEAR_DDMACH5_SA_8822B(x) ((x) & (~BITS_DDMACH5_SA_8822B)) +#define BIT_GET_DDMACH5_SA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH5_SA_8822B) & BIT_MASK_DDMACH5_SA_8822B) +#define BIT_SET_DDMACH5_SA_8822B(x, v) \ + (BIT_CLEAR_DDMACH5_SA_8822B(x) | BIT_DDMACH5_SA_8822B(v)) + +/* 2 REG_DDMA_CH5DA_8822B */ + +#define BIT_SHIFT_DDMACH5_DA_8822B 0 +#define BIT_MASK_DDMACH5_DA_8822B 0xffffffffL +#define BIT_DDMACH5_DA_8822B(x) \ + (((x) & BIT_MASK_DDMACH5_DA_8822B) << BIT_SHIFT_DDMACH5_DA_8822B) +#define BITS_DDMACH5_DA_8822B \ + (BIT_MASK_DDMACH5_DA_8822B << BIT_SHIFT_DDMACH5_DA_8822B) +#define BIT_CLEAR_DDMACH5_DA_8822B(x) ((x) & (~BITS_DDMACH5_DA_8822B)) +#define BIT_GET_DDMACH5_DA_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DA_8822B) & BIT_MASK_DDMACH5_DA_8822B) +#define BIT_SET_DDMACH5_DA_8822B(x, v) \ + (BIT_CLEAR_DDMACH5_DA_8822B(x) | BIT_DDMACH5_DA_8822B(v)) + +/* 2 REG_REG_DDMA_CH5CTRL_8822B */ +#define BIT_DDMACH5_OWN_8822B BIT(31) +#define BIT_DDMACH5_IDMEM_ERR_8822B BIT(30) +#define BIT_DDMACH5_CHKSUM_EN_8822B BIT(29) +#define BIT_DDMACH5_DA_W_DISABLE_8822B BIT(28) +#define BIT_DDMACH5_CHKSUM_STS_8822B BIT(27) +#define BIT_DDMACH5_DDMA_MODE_8822B BIT(26) +#define BIT_DDMACH5_RESET_CHKSUM_STS_8822B BIT(25) +#define BIT_DDMACH5_CHKSUM_CONT_8822B BIT(24) + +#define BIT_SHIFT_DDMACH5_DLEN_8822B 0 +#define BIT_MASK_DDMACH5_DLEN_8822B 0x3ffff +#define BIT_DDMACH5_DLEN_8822B(x) \ + (((x) & BIT_MASK_DDMACH5_DLEN_8822B) << BIT_SHIFT_DDMACH5_DLEN_8822B) +#define BITS_DDMACH5_DLEN_8822B \ + (BIT_MASK_DDMACH5_DLEN_8822B << BIT_SHIFT_DDMACH5_DLEN_8822B) +#define BIT_CLEAR_DDMACH5_DLEN_8822B(x) ((x) & (~BITS_DDMACH5_DLEN_8822B)) +#define BIT_GET_DDMACH5_DLEN_8822B(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DLEN_8822B) & BIT_MASK_DDMACH5_DLEN_8822B) +#define BIT_SET_DDMACH5_DLEN_8822B(x, v) \ + (BIT_CLEAR_DDMACH5_DLEN_8822B(x) | BIT_DDMACH5_DLEN_8822B(v)) + +/* 2 REG_DDMA_INT_MSK_8822B */ +#define BIT_DDMACH5_MSK_8822B BIT(5) +#define BIT_DDMACH4_MSK_8822B BIT(4) +#define BIT_DDMACH3_MSK_8822B BIT(3) +#define BIT_DDMACH2_MSK_8822B BIT(2) +#define BIT_DDMACH1_MSK_8822B BIT(1) +#define BIT_DDMACH0_MSK_8822B BIT(0) + +/* 2 REG_DDMA_CHSTATUS_8822B */ +#define BIT_DDMACH5_BUSY_8822B BIT(5) +#define BIT_DDMACH4_BUSY_8822B BIT(4) +#define BIT_DDMACH3_BUSY_8822B BIT(3) +#define BIT_DDMACH2_BUSY_8822B BIT(2) +#define BIT_DDMACH1_BUSY_8822B BIT(1) +#define BIT_DDMACH0_BUSY_8822B BIT(0) + +/* 2 REG_DDMA_CHKSUM_8822B */ + +#define BIT_SHIFT_IDDMA0_CHKSUM_8822B 0 +#define BIT_MASK_IDDMA0_CHKSUM_8822B 0xffff +#define BIT_IDDMA0_CHKSUM_8822B(x) \ + (((x) & BIT_MASK_IDDMA0_CHKSUM_8822B) << BIT_SHIFT_IDDMA0_CHKSUM_8822B) +#define BITS_IDDMA0_CHKSUM_8822B \ + (BIT_MASK_IDDMA0_CHKSUM_8822B << BIT_SHIFT_IDDMA0_CHKSUM_8822B) +#define BIT_CLEAR_IDDMA0_CHKSUM_8822B(x) ((x) & (~BITS_IDDMA0_CHKSUM_8822B)) +#define BIT_GET_IDDMA0_CHKSUM_8822B(x) \ + (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8822B) & BIT_MASK_IDDMA0_CHKSUM_8822B) +#define BIT_SET_IDDMA0_CHKSUM_8822B(x, v) \ + (BIT_CLEAR_IDDMA0_CHKSUM_8822B(x) | BIT_IDDMA0_CHKSUM_8822B(v)) + +/* 2 REG_DDMA_MONITOR_8822B */ +#define BIT_IDDMA0_PERMU_UNDERFLOW_8822B BIT(14) +#define BIT_IDDMA0_FIFO_UNDERFLOW_8822B BIT(13) +#define BIT_IDDMA0_FIFO_OVERFLOW_8822B BIT(12) +#define BIT_CH5_ERR_8822B BIT(5) +#define BIT_CH4_ERR_8822B BIT(4) +#define BIT_CH3_ERR_8822B BIT(3) +#define BIT_CH2_ERR_8822B BIT(2) +#define BIT_CH1_ERR_8822B BIT(1) +#define BIT_CH0_ERR_8822B BIT(0) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_PCIE_CTRL_8822B */ +#define BIT_PCIEIO_PERSTB_SEL_8822B BIT(31) + +#define BIT_SHIFT_PCIE_MAX_RXDMA_8822B 28 +#define BIT_MASK_PCIE_MAX_RXDMA_8822B 0x7 +#define BIT_PCIE_MAX_RXDMA_8822B(x) \ + (((x) & BIT_MASK_PCIE_MAX_RXDMA_8822B) \ + << BIT_SHIFT_PCIE_MAX_RXDMA_8822B) +#define BITS_PCIE_MAX_RXDMA_8822B \ + (BIT_MASK_PCIE_MAX_RXDMA_8822B << BIT_SHIFT_PCIE_MAX_RXDMA_8822B) +#define BIT_CLEAR_PCIE_MAX_RXDMA_8822B(x) ((x) & (~BITS_PCIE_MAX_RXDMA_8822B)) +#define BIT_GET_PCIE_MAX_RXDMA_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA_8822B) & \ + BIT_MASK_PCIE_MAX_RXDMA_8822B) +#define BIT_SET_PCIE_MAX_RXDMA_8822B(x, v) \ + (BIT_CLEAR_PCIE_MAX_RXDMA_8822B(x) | BIT_PCIE_MAX_RXDMA_8822B(v)) + +#define BIT_MULRW_8822B BIT(27) + +#define BIT_SHIFT_PCIE_MAX_TXDMA_8822B 24 +#define BIT_MASK_PCIE_MAX_TXDMA_8822B 0x7 +#define BIT_PCIE_MAX_TXDMA_8822B(x) \ + (((x) & BIT_MASK_PCIE_MAX_TXDMA_8822B) \ + << BIT_SHIFT_PCIE_MAX_TXDMA_8822B) +#define BITS_PCIE_MAX_TXDMA_8822B \ + (BIT_MASK_PCIE_MAX_TXDMA_8822B << BIT_SHIFT_PCIE_MAX_TXDMA_8822B) +#define BIT_CLEAR_PCIE_MAX_TXDMA_8822B(x) ((x) & (~BITS_PCIE_MAX_TXDMA_8822B)) +#define BIT_GET_PCIE_MAX_TXDMA_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA_8822B) & \ + BIT_MASK_PCIE_MAX_TXDMA_8822B) +#define BIT_SET_PCIE_MAX_TXDMA_8822B(x, v) \ + (BIT_CLEAR_PCIE_MAX_TXDMA_8822B(x) | BIT_PCIE_MAX_TXDMA_8822B(v)) + +#define BIT_EN_CPL_TIMEOUT_PS_8822B BIT(22) +#define BIT_REG_TXDMA_FAIL_PS_8822B BIT(21) +#define BIT_PCIE_RST_TRXDMA_INTF_8822B BIT(20) +#define BIT_EN_HWENTR_L1_8822B BIT(19) +#define BIT_EN_ADV_CLKGATE_8822B BIT(18) +#define BIT_PCIE_EN_SWENT_L23_8822B BIT(17) +#define BIT_PCIE_EN_HWEXT_L1_8822B BIT(16) +#define BIT_RX_CLOSE_EN_8822B BIT(15) +#define BIT_STOP_BCNQ_8822B BIT(14) +#define BIT_STOP_MGQ_8822B BIT(13) +#define BIT_STOP_VOQ_8822B BIT(12) +#define BIT_STOP_VIQ_8822B BIT(11) +#define BIT_STOP_BEQ_8822B BIT(10) +#define BIT_STOP_BKQ_8822B BIT(9) +#define BIT_STOP_RXQ_8822B BIT(8) +#define BIT_STOP_HI7Q_8822B BIT(7) +#define BIT_STOP_HI6Q_8822B BIT(6) +#define BIT_STOP_HI5Q_8822B BIT(5) +#define BIT_STOP_HI4Q_8822B BIT(4) +#define BIT_STOP_HI3Q_8822B BIT(3) +#define BIT_STOP_HI2Q_8822B BIT(2) +#define BIT_STOP_HI1Q_8822B BIT(1) +#define BIT_STOP_HI0Q_8822B BIT(0) + +/* 2 REG_INT_MIG_8822B */ + +#define BIT_SHIFT_TXTTIMER_MATCH_NUM_8822B 28 +#define BIT_MASK_TXTTIMER_MATCH_NUM_8822B 0xf +#define BIT_TXTTIMER_MATCH_NUM_8822B(x) \ + (((x) & BIT_MASK_TXTTIMER_MATCH_NUM_8822B) \ + << BIT_SHIFT_TXTTIMER_MATCH_NUM_8822B) +#define BITS_TXTTIMER_MATCH_NUM_8822B \ + (BIT_MASK_TXTTIMER_MATCH_NUM_8822B \ + << BIT_SHIFT_TXTTIMER_MATCH_NUM_8822B) +#define BIT_CLEAR_TXTTIMER_MATCH_NUM_8822B(x) \ + ((x) & (~BITS_TXTTIMER_MATCH_NUM_8822B)) +#define BIT_GET_TXTTIMER_MATCH_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_TXTTIMER_MATCH_NUM_8822B) & \ + BIT_MASK_TXTTIMER_MATCH_NUM_8822B) +#define BIT_SET_TXTTIMER_MATCH_NUM_8822B(x, v) \ + (BIT_CLEAR_TXTTIMER_MATCH_NUM_8822B(x) | \ + BIT_TXTTIMER_MATCH_NUM_8822B(v)) + +#define BIT_SHIFT_TXPKT_NUM_MATCH_8822B 24 +#define BIT_MASK_TXPKT_NUM_MATCH_8822B 0xf +#define BIT_TXPKT_NUM_MATCH_8822B(x) \ + (((x) & BIT_MASK_TXPKT_NUM_MATCH_8822B) \ + << BIT_SHIFT_TXPKT_NUM_MATCH_8822B) +#define BITS_TXPKT_NUM_MATCH_8822B \ + (BIT_MASK_TXPKT_NUM_MATCH_8822B << BIT_SHIFT_TXPKT_NUM_MATCH_8822B) +#define BIT_CLEAR_TXPKT_NUM_MATCH_8822B(x) ((x) & (~BITS_TXPKT_NUM_MATCH_8822B)) +#define BIT_GET_TXPKT_NUM_MATCH_8822B(x) \ + (((x) >> BIT_SHIFT_TXPKT_NUM_MATCH_8822B) & \ + BIT_MASK_TXPKT_NUM_MATCH_8822B) +#define BIT_SET_TXPKT_NUM_MATCH_8822B(x, v) \ + (BIT_CLEAR_TXPKT_NUM_MATCH_8822B(x) | BIT_TXPKT_NUM_MATCH_8822B(v)) + +#define BIT_SHIFT_RXTTIMER_MATCH_NUM_8822B 20 +#define BIT_MASK_RXTTIMER_MATCH_NUM_8822B 0xf +#define BIT_RXTTIMER_MATCH_NUM_8822B(x) \ + (((x) & BIT_MASK_RXTTIMER_MATCH_NUM_8822B) \ + << BIT_SHIFT_RXTTIMER_MATCH_NUM_8822B) +#define BITS_RXTTIMER_MATCH_NUM_8822B \ + (BIT_MASK_RXTTIMER_MATCH_NUM_8822B \ + << BIT_SHIFT_RXTTIMER_MATCH_NUM_8822B) +#define BIT_CLEAR_RXTTIMER_MATCH_NUM_8822B(x) \ + ((x) & (~BITS_RXTTIMER_MATCH_NUM_8822B)) +#define BIT_GET_RXTTIMER_MATCH_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_RXTTIMER_MATCH_NUM_8822B) & \ + BIT_MASK_RXTTIMER_MATCH_NUM_8822B) +#define BIT_SET_RXTTIMER_MATCH_NUM_8822B(x, v) \ + (BIT_CLEAR_RXTTIMER_MATCH_NUM_8822B(x) | \ + BIT_RXTTIMER_MATCH_NUM_8822B(v)) + +#define BIT_SHIFT_RXPKT_NUM_MATCH_8822B 16 +#define BIT_MASK_RXPKT_NUM_MATCH_8822B 0xf +#define BIT_RXPKT_NUM_MATCH_8822B(x) \ + (((x) & BIT_MASK_RXPKT_NUM_MATCH_8822B) \ + << BIT_SHIFT_RXPKT_NUM_MATCH_8822B) +#define BITS_RXPKT_NUM_MATCH_8822B \ + (BIT_MASK_RXPKT_NUM_MATCH_8822B << BIT_SHIFT_RXPKT_NUM_MATCH_8822B) +#define BIT_CLEAR_RXPKT_NUM_MATCH_8822B(x) ((x) & (~BITS_RXPKT_NUM_MATCH_8822B)) +#define BIT_GET_RXPKT_NUM_MATCH_8822B(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_MATCH_8822B) & \ + BIT_MASK_RXPKT_NUM_MATCH_8822B) +#define BIT_SET_RXPKT_NUM_MATCH_8822B(x, v) \ + (BIT_CLEAR_RXPKT_NUM_MATCH_8822B(x) | BIT_RXPKT_NUM_MATCH_8822B(v)) + +#define BIT_SHIFT_MIGRATE_TIMER_8822B 0 +#define BIT_MASK_MIGRATE_TIMER_8822B 0xffff +#define BIT_MIGRATE_TIMER_8822B(x) \ + (((x) & BIT_MASK_MIGRATE_TIMER_8822B) << BIT_SHIFT_MIGRATE_TIMER_8822B) +#define BITS_MIGRATE_TIMER_8822B \ + (BIT_MASK_MIGRATE_TIMER_8822B << BIT_SHIFT_MIGRATE_TIMER_8822B) +#define BIT_CLEAR_MIGRATE_TIMER_8822B(x) ((x) & (~BITS_MIGRATE_TIMER_8822B)) +#define BIT_GET_MIGRATE_TIMER_8822B(x) \ + (((x) >> BIT_SHIFT_MIGRATE_TIMER_8822B) & BIT_MASK_MIGRATE_TIMER_8822B) +#define BIT_SET_MIGRATE_TIMER_8822B(x, v) \ + (BIT_CLEAR_MIGRATE_TIMER_8822B(x) | BIT_MIGRATE_TIMER_8822B(v)) + +/* 2 REG_BCNQ_TXBD_DESA_8822B */ + +#define BIT_SHIFT_BCNQ_TXBD_DESA_8822B 0 +#define BIT_MASK_BCNQ_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_BCNQ_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_BCNQ_TXBD_DESA_8822B) \ + << BIT_SHIFT_BCNQ_TXBD_DESA_8822B) +#define BITS_BCNQ_TXBD_DESA_8822B \ + (BIT_MASK_BCNQ_TXBD_DESA_8822B << BIT_SHIFT_BCNQ_TXBD_DESA_8822B) +#define BIT_CLEAR_BCNQ_TXBD_DESA_8822B(x) ((x) & (~BITS_BCNQ_TXBD_DESA_8822B)) +#define BIT_GET_BCNQ_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA_8822B) & \ + BIT_MASK_BCNQ_TXBD_DESA_8822B) +#define BIT_SET_BCNQ_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_BCNQ_TXBD_DESA_8822B(x) | BIT_BCNQ_TXBD_DESA_8822B(v)) + +/* 2 REG_MGQ_TXBD_DESA_8822B */ + +#define BIT_SHIFT_MGQ_TXBD_DESA_8822B 0 +#define BIT_MASK_MGQ_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_MGQ_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_MGQ_TXBD_DESA_8822B) << BIT_SHIFT_MGQ_TXBD_DESA_8822B) +#define BITS_MGQ_TXBD_DESA_8822B \ + (BIT_MASK_MGQ_TXBD_DESA_8822B << BIT_SHIFT_MGQ_TXBD_DESA_8822B) +#define BIT_CLEAR_MGQ_TXBD_DESA_8822B(x) ((x) & (~BITS_MGQ_TXBD_DESA_8822B)) +#define BIT_GET_MGQ_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_MGQ_TXBD_DESA_8822B) & BIT_MASK_MGQ_TXBD_DESA_8822B) +#define BIT_SET_MGQ_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_MGQ_TXBD_DESA_8822B(x) | BIT_MGQ_TXBD_DESA_8822B(v)) + +/* 2 REG_VOQ_TXBD_DESA_8822B */ + +#define BIT_SHIFT_VOQ_TXBD_DESA_8822B 0 +#define BIT_MASK_VOQ_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_VOQ_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_VOQ_TXBD_DESA_8822B) << BIT_SHIFT_VOQ_TXBD_DESA_8822B) +#define BITS_VOQ_TXBD_DESA_8822B \ + (BIT_MASK_VOQ_TXBD_DESA_8822B << BIT_SHIFT_VOQ_TXBD_DESA_8822B) +#define BIT_CLEAR_VOQ_TXBD_DESA_8822B(x) ((x) & (~BITS_VOQ_TXBD_DESA_8822B)) +#define BIT_GET_VOQ_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_VOQ_TXBD_DESA_8822B) & BIT_MASK_VOQ_TXBD_DESA_8822B) +#define BIT_SET_VOQ_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_VOQ_TXBD_DESA_8822B(x) | BIT_VOQ_TXBD_DESA_8822B(v)) + +/* 2 REG_VIQ_TXBD_DESA_8822B */ + +#define BIT_SHIFT_VIQ_TXBD_DESA_8822B 0 +#define BIT_MASK_VIQ_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_VIQ_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_VIQ_TXBD_DESA_8822B) << BIT_SHIFT_VIQ_TXBD_DESA_8822B) +#define BITS_VIQ_TXBD_DESA_8822B \ + (BIT_MASK_VIQ_TXBD_DESA_8822B << BIT_SHIFT_VIQ_TXBD_DESA_8822B) +#define BIT_CLEAR_VIQ_TXBD_DESA_8822B(x) ((x) & (~BITS_VIQ_TXBD_DESA_8822B)) +#define BIT_GET_VIQ_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_VIQ_TXBD_DESA_8822B) & BIT_MASK_VIQ_TXBD_DESA_8822B) +#define BIT_SET_VIQ_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_VIQ_TXBD_DESA_8822B(x) | BIT_VIQ_TXBD_DESA_8822B(v)) + +/* 2 REG_BEQ_TXBD_DESA_8822B */ + +#define BIT_SHIFT_BEQ_TXBD_DESA_8822B 0 +#define BIT_MASK_BEQ_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_BEQ_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_BEQ_TXBD_DESA_8822B) << BIT_SHIFT_BEQ_TXBD_DESA_8822B) +#define BITS_BEQ_TXBD_DESA_8822B \ + (BIT_MASK_BEQ_TXBD_DESA_8822B << BIT_SHIFT_BEQ_TXBD_DESA_8822B) +#define BIT_CLEAR_BEQ_TXBD_DESA_8822B(x) ((x) & (~BITS_BEQ_TXBD_DESA_8822B)) +#define BIT_GET_BEQ_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_BEQ_TXBD_DESA_8822B) & BIT_MASK_BEQ_TXBD_DESA_8822B) +#define BIT_SET_BEQ_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_BEQ_TXBD_DESA_8822B(x) | BIT_BEQ_TXBD_DESA_8822B(v)) + +/* 2 REG_BKQ_TXBD_DESA_8822B */ + +#define BIT_SHIFT_BKQ_TXBD_DESA_8822B 0 +#define BIT_MASK_BKQ_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_BKQ_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_BKQ_TXBD_DESA_8822B) << BIT_SHIFT_BKQ_TXBD_DESA_8822B) +#define BITS_BKQ_TXBD_DESA_8822B \ + (BIT_MASK_BKQ_TXBD_DESA_8822B << BIT_SHIFT_BKQ_TXBD_DESA_8822B) +#define BIT_CLEAR_BKQ_TXBD_DESA_8822B(x) ((x) & (~BITS_BKQ_TXBD_DESA_8822B)) +#define BIT_GET_BKQ_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_BKQ_TXBD_DESA_8822B) & BIT_MASK_BKQ_TXBD_DESA_8822B) +#define BIT_SET_BKQ_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_BKQ_TXBD_DESA_8822B(x) | BIT_BKQ_TXBD_DESA_8822B(v)) + +/* 2 REG_RXQ_RXBD_DESA_8822B */ + +#define BIT_SHIFT_RXQ_RXBD_DESA_8822B 0 +#define BIT_MASK_RXQ_RXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_RXQ_RXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_RXQ_RXBD_DESA_8822B) << BIT_SHIFT_RXQ_RXBD_DESA_8822B) +#define BITS_RXQ_RXBD_DESA_8822B \ + (BIT_MASK_RXQ_RXBD_DESA_8822B << BIT_SHIFT_RXQ_RXBD_DESA_8822B) +#define BIT_CLEAR_RXQ_RXBD_DESA_8822B(x) ((x) & (~BITS_RXQ_RXBD_DESA_8822B)) +#define BIT_GET_RXQ_RXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_RXQ_RXBD_DESA_8822B) & BIT_MASK_RXQ_RXBD_DESA_8822B) +#define BIT_SET_RXQ_RXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_RXQ_RXBD_DESA_8822B(x) | BIT_RXQ_RXBD_DESA_8822B(v)) + +/* 2 REG_HI0Q_TXBD_DESA_8822B */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_8822B 0 +#define BIT_MASK_HI0Q_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_HI0Q_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_8822B) \ + << BIT_SHIFT_HI0Q_TXBD_DESA_8822B) +#define BITS_HI0Q_TXBD_DESA_8822B \ + (BIT_MASK_HI0Q_TXBD_DESA_8822B << BIT_SHIFT_HI0Q_TXBD_DESA_8822B) +#define BIT_CLEAR_HI0Q_TXBD_DESA_8822B(x) ((x) & (~BITS_HI0Q_TXBD_DESA_8822B)) +#define BIT_GET_HI0Q_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_8822B) & \ + BIT_MASK_HI0Q_TXBD_DESA_8822B) +#define BIT_SET_HI0Q_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_8822B(x) | BIT_HI0Q_TXBD_DESA_8822B(v)) + +/* 2 REG_HI1Q_TXBD_DESA_8822B */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_8822B 0 +#define BIT_MASK_HI1Q_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_HI1Q_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_8822B) \ + << BIT_SHIFT_HI1Q_TXBD_DESA_8822B) +#define BITS_HI1Q_TXBD_DESA_8822B \ + (BIT_MASK_HI1Q_TXBD_DESA_8822B << BIT_SHIFT_HI1Q_TXBD_DESA_8822B) +#define BIT_CLEAR_HI1Q_TXBD_DESA_8822B(x) ((x) & (~BITS_HI1Q_TXBD_DESA_8822B)) +#define BIT_GET_HI1Q_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_8822B) & \ + BIT_MASK_HI1Q_TXBD_DESA_8822B) +#define BIT_SET_HI1Q_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_8822B(x) | BIT_HI1Q_TXBD_DESA_8822B(v)) + +/* 2 REG_HI2Q_TXBD_DESA_8822B */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_8822B 0 +#define BIT_MASK_HI2Q_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_HI2Q_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_8822B) \ + << BIT_SHIFT_HI2Q_TXBD_DESA_8822B) +#define BITS_HI2Q_TXBD_DESA_8822B \ + (BIT_MASK_HI2Q_TXBD_DESA_8822B << BIT_SHIFT_HI2Q_TXBD_DESA_8822B) +#define BIT_CLEAR_HI2Q_TXBD_DESA_8822B(x) ((x) & (~BITS_HI2Q_TXBD_DESA_8822B)) +#define BIT_GET_HI2Q_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_8822B) & \ + BIT_MASK_HI2Q_TXBD_DESA_8822B) +#define BIT_SET_HI2Q_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_8822B(x) | BIT_HI2Q_TXBD_DESA_8822B(v)) + +/* 2 REG_HI3Q_TXBD_DESA_8822B */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_8822B 0 +#define BIT_MASK_HI3Q_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_HI3Q_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_8822B) \ + << BIT_SHIFT_HI3Q_TXBD_DESA_8822B) +#define BITS_HI3Q_TXBD_DESA_8822B \ + (BIT_MASK_HI3Q_TXBD_DESA_8822B << BIT_SHIFT_HI3Q_TXBD_DESA_8822B) +#define BIT_CLEAR_HI3Q_TXBD_DESA_8822B(x) ((x) & (~BITS_HI3Q_TXBD_DESA_8822B)) +#define BIT_GET_HI3Q_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_8822B) & \ + BIT_MASK_HI3Q_TXBD_DESA_8822B) +#define BIT_SET_HI3Q_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_8822B(x) | BIT_HI3Q_TXBD_DESA_8822B(v)) + +/* 2 REG_HI4Q_TXBD_DESA_8822B */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_8822B 0 +#define BIT_MASK_HI4Q_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_HI4Q_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_8822B) \ + << BIT_SHIFT_HI4Q_TXBD_DESA_8822B) +#define BITS_HI4Q_TXBD_DESA_8822B \ + (BIT_MASK_HI4Q_TXBD_DESA_8822B << BIT_SHIFT_HI4Q_TXBD_DESA_8822B) +#define BIT_CLEAR_HI4Q_TXBD_DESA_8822B(x) ((x) & (~BITS_HI4Q_TXBD_DESA_8822B)) +#define BIT_GET_HI4Q_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_8822B) & \ + BIT_MASK_HI4Q_TXBD_DESA_8822B) +#define BIT_SET_HI4Q_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_8822B(x) | BIT_HI4Q_TXBD_DESA_8822B(v)) + +/* 2 REG_HI5Q_TXBD_DESA_8822B */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_8822B 0 +#define BIT_MASK_HI5Q_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_HI5Q_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_8822B) \ + << BIT_SHIFT_HI5Q_TXBD_DESA_8822B) +#define BITS_HI5Q_TXBD_DESA_8822B \ + (BIT_MASK_HI5Q_TXBD_DESA_8822B << BIT_SHIFT_HI5Q_TXBD_DESA_8822B) +#define BIT_CLEAR_HI5Q_TXBD_DESA_8822B(x) ((x) & (~BITS_HI5Q_TXBD_DESA_8822B)) +#define BIT_GET_HI5Q_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_8822B) & \ + BIT_MASK_HI5Q_TXBD_DESA_8822B) +#define BIT_SET_HI5Q_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_8822B(x) | BIT_HI5Q_TXBD_DESA_8822B(v)) + +/* 2 REG_HI6Q_TXBD_DESA_8822B */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_8822B 0 +#define BIT_MASK_HI6Q_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_HI6Q_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_8822B) \ + << BIT_SHIFT_HI6Q_TXBD_DESA_8822B) +#define BITS_HI6Q_TXBD_DESA_8822B \ + (BIT_MASK_HI6Q_TXBD_DESA_8822B << BIT_SHIFT_HI6Q_TXBD_DESA_8822B) +#define BIT_CLEAR_HI6Q_TXBD_DESA_8822B(x) ((x) & (~BITS_HI6Q_TXBD_DESA_8822B)) +#define BIT_GET_HI6Q_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_8822B) & \ + BIT_MASK_HI6Q_TXBD_DESA_8822B) +#define BIT_SET_HI6Q_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_8822B(x) | BIT_HI6Q_TXBD_DESA_8822B(v)) + +/* 2 REG_HI7Q_TXBD_DESA_8822B */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_8822B 0 +#define BIT_MASK_HI7Q_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_HI7Q_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_8822B) \ + << BIT_SHIFT_HI7Q_TXBD_DESA_8822B) +#define BITS_HI7Q_TXBD_DESA_8822B \ + (BIT_MASK_HI7Q_TXBD_DESA_8822B << BIT_SHIFT_HI7Q_TXBD_DESA_8822B) +#define BIT_CLEAR_HI7Q_TXBD_DESA_8822B(x) ((x) & (~BITS_HI7Q_TXBD_DESA_8822B)) +#define BIT_GET_HI7Q_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_8822B) & \ + BIT_MASK_HI7Q_TXBD_DESA_8822B) +#define BIT_SET_HI7Q_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_8822B(x) | BIT_HI7Q_TXBD_DESA_8822B(v)) + +/* 2 REG_MGQ_TXBD_NUM_8822B */ +#define BIT_PCIE_MGQ_FLAG_8822B BIT(14) + +#define BIT_SHIFT_MGQ_DESC_MODE_8822B 12 +#define BIT_MASK_MGQ_DESC_MODE_8822B 0x3 +#define BIT_MGQ_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_MGQ_DESC_MODE_8822B) << BIT_SHIFT_MGQ_DESC_MODE_8822B) +#define BITS_MGQ_DESC_MODE_8822B \ + (BIT_MASK_MGQ_DESC_MODE_8822B << BIT_SHIFT_MGQ_DESC_MODE_8822B) +#define BIT_CLEAR_MGQ_DESC_MODE_8822B(x) ((x) & (~BITS_MGQ_DESC_MODE_8822B)) +#define BIT_GET_MGQ_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_MODE_8822B) & BIT_MASK_MGQ_DESC_MODE_8822B) +#define BIT_SET_MGQ_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_MGQ_DESC_MODE_8822B(x) | BIT_MGQ_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_MGQ_DESC_NUM_8822B 0 +#define BIT_MASK_MGQ_DESC_NUM_8822B 0xfff +#define BIT_MGQ_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_MGQ_DESC_NUM_8822B) << BIT_SHIFT_MGQ_DESC_NUM_8822B) +#define BITS_MGQ_DESC_NUM_8822B \ + (BIT_MASK_MGQ_DESC_NUM_8822B << BIT_SHIFT_MGQ_DESC_NUM_8822B) +#define BIT_CLEAR_MGQ_DESC_NUM_8822B(x) ((x) & (~BITS_MGQ_DESC_NUM_8822B)) +#define BIT_GET_MGQ_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_NUM_8822B) & BIT_MASK_MGQ_DESC_NUM_8822B) +#define BIT_SET_MGQ_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_MGQ_DESC_NUM_8822B(x) | BIT_MGQ_DESC_NUM_8822B(v)) + +/* 2 REG_RX_RXBD_NUM_8822B */ +#define BIT_SYS_32_64_8822B BIT(15) + +#define BIT_SHIFT_BCNQ_DESC_MODE_8822B 13 +#define BIT_MASK_BCNQ_DESC_MODE_8822B 0x3 +#define BIT_BCNQ_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_BCNQ_DESC_MODE_8822B) \ + << BIT_SHIFT_BCNQ_DESC_MODE_8822B) +#define BITS_BCNQ_DESC_MODE_8822B \ + (BIT_MASK_BCNQ_DESC_MODE_8822B << BIT_SHIFT_BCNQ_DESC_MODE_8822B) +#define BIT_CLEAR_BCNQ_DESC_MODE_8822B(x) ((x) & (~BITS_BCNQ_DESC_MODE_8822B)) +#define BIT_GET_BCNQ_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_BCNQ_DESC_MODE_8822B) & \ + BIT_MASK_BCNQ_DESC_MODE_8822B) +#define BIT_SET_BCNQ_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_BCNQ_DESC_MODE_8822B(x) | BIT_BCNQ_DESC_MODE_8822B(v)) + +#define BIT_PCIE_BCNQ_FLAG_8822B BIT(12) + +#define BIT_SHIFT_RXQ_DESC_NUM_8822B 0 +#define BIT_MASK_RXQ_DESC_NUM_8822B 0xfff +#define BIT_RXQ_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_RXQ_DESC_NUM_8822B) << BIT_SHIFT_RXQ_DESC_NUM_8822B) +#define BITS_RXQ_DESC_NUM_8822B \ + (BIT_MASK_RXQ_DESC_NUM_8822B << BIT_SHIFT_RXQ_DESC_NUM_8822B) +#define BIT_CLEAR_RXQ_DESC_NUM_8822B(x) ((x) & (~BITS_RXQ_DESC_NUM_8822B)) +#define BIT_GET_RXQ_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_RXQ_DESC_NUM_8822B) & BIT_MASK_RXQ_DESC_NUM_8822B) +#define BIT_SET_RXQ_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_RXQ_DESC_NUM_8822B(x) | BIT_RXQ_DESC_NUM_8822B(v)) + +/* 2 REG_VOQ_TXBD_NUM_8822B */ +#define BIT_PCIE_VOQ_FLAG_8822B BIT(14) + +#define BIT_SHIFT_VOQ_DESC_MODE_8822B 12 +#define BIT_MASK_VOQ_DESC_MODE_8822B 0x3 +#define BIT_VOQ_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_VOQ_DESC_MODE_8822B) << BIT_SHIFT_VOQ_DESC_MODE_8822B) +#define BITS_VOQ_DESC_MODE_8822B \ + (BIT_MASK_VOQ_DESC_MODE_8822B << BIT_SHIFT_VOQ_DESC_MODE_8822B) +#define BIT_CLEAR_VOQ_DESC_MODE_8822B(x) ((x) & (~BITS_VOQ_DESC_MODE_8822B)) +#define BIT_GET_VOQ_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_MODE_8822B) & BIT_MASK_VOQ_DESC_MODE_8822B) +#define BIT_SET_VOQ_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_VOQ_DESC_MODE_8822B(x) | BIT_VOQ_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_VOQ_DESC_NUM_8822B 0 +#define BIT_MASK_VOQ_DESC_NUM_8822B 0xfff +#define BIT_VOQ_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_VOQ_DESC_NUM_8822B) << BIT_SHIFT_VOQ_DESC_NUM_8822B) +#define BITS_VOQ_DESC_NUM_8822B \ + (BIT_MASK_VOQ_DESC_NUM_8822B << BIT_SHIFT_VOQ_DESC_NUM_8822B) +#define BIT_CLEAR_VOQ_DESC_NUM_8822B(x) ((x) & (~BITS_VOQ_DESC_NUM_8822B)) +#define BIT_GET_VOQ_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_NUM_8822B) & BIT_MASK_VOQ_DESC_NUM_8822B) +#define BIT_SET_VOQ_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_VOQ_DESC_NUM_8822B(x) | BIT_VOQ_DESC_NUM_8822B(v)) + +/* 2 REG_VIQ_TXBD_NUM_8822B */ +#define BIT_PCIE_VIQ_FLAG_8822B BIT(14) + +#define BIT_SHIFT_VIQ_DESC_MODE_8822B 12 +#define BIT_MASK_VIQ_DESC_MODE_8822B 0x3 +#define BIT_VIQ_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_VIQ_DESC_MODE_8822B) << BIT_SHIFT_VIQ_DESC_MODE_8822B) +#define BITS_VIQ_DESC_MODE_8822B \ + (BIT_MASK_VIQ_DESC_MODE_8822B << BIT_SHIFT_VIQ_DESC_MODE_8822B) +#define BIT_CLEAR_VIQ_DESC_MODE_8822B(x) ((x) & (~BITS_VIQ_DESC_MODE_8822B)) +#define BIT_GET_VIQ_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_MODE_8822B) & BIT_MASK_VIQ_DESC_MODE_8822B) +#define BIT_SET_VIQ_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_VIQ_DESC_MODE_8822B(x) | BIT_VIQ_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_VIQ_DESC_NUM_8822B 0 +#define BIT_MASK_VIQ_DESC_NUM_8822B 0xfff +#define BIT_VIQ_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_VIQ_DESC_NUM_8822B) << BIT_SHIFT_VIQ_DESC_NUM_8822B) +#define BITS_VIQ_DESC_NUM_8822B \ + (BIT_MASK_VIQ_DESC_NUM_8822B << BIT_SHIFT_VIQ_DESC_NUM_8822B) +#define BIT_CLEAR_VIQ_DESC_NUM_8822B(x) ((x) & (~BITS_VIQ_DESC_NUM_8822B)) +#define BIT_GET_VIQ_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_NUM_8822B) & BIT_MASK_VIQ_DESC_NUM_8822B) +#define BIT_SET_VIQ_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_VIQ_DESC_NUM_8822B(x) | BIT_VIQ_DESC_NUM_8822B(v)) + +/* 2 REG_BEQ_TXBD_NUM_8822B */ +#define BIT_PCIE_BEQ_FLAG_8822B BIT(14) + +#define BIT_SHIFT_BEQ_DESC_MODE_8822B 12 +#define BIT_MASK_BEQ_DESC_MODE_8822B 0x3 +#define BIT_BEQ_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_BEQ_DESC_MODE_8822B) << BIT_SHIFT_BEQ_DESC_MODE_8822B) +#define BITS_BEQ_DESC_MODE_8822B \ + (BIT_MASK_BEQ_DESC_MODE_8822B << BIT_SHIFT_BEQ_DESC_MODE_8822B) +#define BIT_CLEAR_BEQ_DESC_MODE_8822B(x) ((x) & (~BITS_BEQ_DESC_MODE_8822B)) +#define BIT_GET_BEQ_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_MODE_8822B) & BIT_MASK_BEQ_DESC_MODE_8822B) +#define BIT_SET_BEQ_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_BEQ_DESC_MODE_8822B(x) | BIT_BEQ_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_BEQ_DESC_NUM_8822B 0 +#define BIT_MASK_BEQ_DESC_NUM_8822B 0xfff +#define BIT_BEQ_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_BEQ_DESC_NUM_8822B) << BIT_SHIFT_BEQ_DESC_NUM_8822B) +#define BITS_BEQ_DESC_NUM_8822B \ + (BIT_MASK_BEQ_DESC_NUM_8822B << BIT_SHIFT_BEQ_DESC_NUM_8822B) +#define BIT_CLEAR_BEQ_DESC_NUM_8822B(x) ((x) & (~BITS_BEQ_DESC_NUM_8822B)) +#define BIT_GET_BEQ_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_NUM_8822B) & BIT_MASK_BEQ_DESC_NUM_8822B) +#define BIT_SET_BEQ_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_BEQ_DESC_NUM_8822B(x) | BIT_BEQ_DESC_NUM_8822B(v)) + +/* 2 REG_BKQ_TXBD_NUM_8822B */ +#define BIT_PCIE_BKQ_FLAG_8822B BIT(14) + +#define BIT_SHIFT_BKQ_DESC_MODE_8822B 12 +#define BIT_MASK_BKQ_DESC_MODE_8822B 0x3 +#define BIT_BKQ_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_BKQ_DESC_MODE_8822B) << BIT_SHIFT_BKQ_DESC_MODE_8822B) +#define BITS_BKQ_DESC_MODE_8822B \ + (BIT_MASK_BKQ_DESC_MODE_8822B << BIT_SHIFT_BKQ_DESC_MODE_8822B) +#define BIT_CLEAR_BKQ_DESC_MODE_8822B(x) ((x) & (~BITS_BKQ_DESC_MODE_8822B)) +#define BIT_GET_BKQ_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_MODE_8822B) & BIT_MASK_BKQ_DESC_MODE_8822B) +#define BIT_SET_BKQ_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_BKQ_DESC_MODE_8822B(x) | BIT_BKQ_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_BKQ_DESC_NUM_8822B 0 +#define BIT_MASK_BKQ_DESC_NUM_8822B 0xfff +#define BIT_BKQ_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_BKQ_DESC_NUM_8822B) << BIT_SHIFT_BKQ_DESC_NUM_8822B) +#define BITS_BKQ_DESC_NUM_8822B \ + (BIT_MASK_BKQ_DESC_NUM_8822B << BIT_SHIFT_BKQ_DESC_NUM_8822B) +#define BIT_CLEAR_BKQ_DESC_NUM_8822B(x) ((x) & (~BITS_BKQ_DESC_NUM_8822B)) +#define BIT_GET_BKQ_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_NUM_8822B) & BIT_MASK_BKQ_DESC_NUM_8822B) +#define BIT_SET_BKQ_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_BKQ_DESC_NUM_8822B(x) | BIT_BKQ_DESC_NUM_8822B(v)) + +/* 2 REG_HI0Q_TXBD_NUM_8822B */ +#define BIT_HI0Q_FLAG_8822B BIT(14) + +#define BIT_SHIFT_HI0Q_DESC_MODE_8822B 12 +#define BIT_MASK_HI0Q_DESC_MODE_8822B 0x3 +#define BIT_HI0Q_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_HI0Q_DESC_MODE_8822B) \ + << BIT_SHIFT_HI0Q_DESC_MODE_8822B) +#define BITS_HI0Q_DESC_MODE_8822B \ + (BIT_MASK_HI0Q_DESC_MODE_8822B << BIT_SHIFT_HI0Q_DESC_MODE_8822B) +#define BIT_CLEAR_HI0Q_DESC_MODE_8822B(x) ((x) & (~BITS_HI0Q_DESC_MODE_8822B)) +#define BIT_GET_HI0Q_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_MODE_8822B) & \ + BIT_MASK_HI0Q_DESC_MODE_8822B) +#define BIT_SET_HI0Q_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_HI0Q_DESC_MODE_8822B(x) | BIT_HI0Q_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_HI0Q_DESC_NUM_8822B 0 +#define BIT_MASK_HI0Q_DESC_NUM_8822B 0xfff +#define BIT_HI0Q_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_HI0Q_DESC_NUM_8822B) << BIT_SHIFT_HI0Q_DESC_NUM_8822B) +#define BITS_HI0Q_DESC_NUM_8822B \ + (BIT_MASK_HI0Q_DESC_NUM_8822B << BIT_SHIFT_HI0Q_DESC_NUM_8822B) +#define BIT_CLEAR_HI0Q_DESC_NUM_8822B(x) ((x) & (~BITS_HI0Q_DESC_NUM_8822B)) +#define BIT_GET_HI0Q_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_NUM_8822B) & BIT_MASK_HI0Q_DESC_NUM_8822B) +#define BIT_SET_HI0Q_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_HI0Q_DESC_NUM_8822B(x) | BIT_HI0Q_DESC_NUM_8822B(v)) + +/* 2 REG_HI1Q_TXBD_NUM_8822B */ +#define BIT_HI1Q_FLAG_8822B BIT(14) + +#define BIT_SHIFT_HI1Q_DESC_MODE_8822B 12 +#define BIT_MASK_HI1Q_DESC_MODE_8822B 0x3 +#define BIT_HI1Q_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_HI1Q_DESC_MODE_8822B) \ + << BIT_SHIFT_HI1Q_DESC_MODE_8822B) +#define BITS_HI1Q_DESC_MODE_8822B \ + (BIT_MASK_HI1Q_DESC_MODE_8822B << BIT_SHIFT_HI1Q_DESC_MODE_8822B) +#define BIT_CLEAR_HI1Q_DESC_MODE_8822B(x) ((x) & (~BITS_HI1Q_DESC_MODE_8822B)) +#define BIT_GET_HI1Q_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_MODE_8822B) & \ + BIT_MASK_HI1Q_DESC_MODE_8822B) +#define BIT_SET_HI1Q_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_HI1Q_DESC_MODE_8822B(x) | BIT_HI1Q_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_HI1Q_DESC_NUM_8822B 0 +#define BIT_MASK_HI1Q_DESC_NUM_8822B 0xfff +#define BIT_HI1Q_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_HI1Q_DESC_NUM_8822B) << BIT_SHIFT_HI1Q_DESC_NUM_8822B) +#define BITS_HI1Q_DESC_NUM_8822B \ + (BIT_MASK_HI1Q_DESC_NUM_8822B << BIT_SHIFT_HI1Q_DESC_NUM_8822B) +#define BIT_CLEAR_HI1Q_DESC_NUM_8822B(x) ((x) & (~BITS_HI1Q_DESC_NUM_8822B)) +#define BIT_GET_HI1Q_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_NUM_8822B) & BIT_MASK_HI1Q_DESC_NUM_8822B) +#define BIT_SET_HI1Q_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_HI1Q_DESC_NUM_8822B(x) | BIT_HI1Q_DESC_NUM_8822B(v)) + +/* 2 REG_HI2Q_TXBD_NUM_8822B */ +#define BIT_HI2Q_FLAG_8822B BIT(14) + +#define BIT_SHIFT_HI2Q_DESC_MODE_8822B 12 +#define BIT_MASK_HI2Q_DESC_MODE_8822B 0x3 +#define BIT_HI2Q_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_HI2Q_DESC_MODE_8822B) \ + << BIT_SHIFT_HI2Q_DESC_MODE_8822B) +#define BITS_HI2Q_DESC_MODE_8822B \ + (BIT_MASK_HI2Q_DESC_MODE_8822B << BIT_SHIFT_HI2Q_DESC_MODE_8822B) +#define BIT_CLEAR_HI2Q_DESC_MODE_8822B(x) ((x) & (~BITS_HI2Q_DESC_MODE_8822B)) +#define BIT_GET_HI2Q_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_MODE_8822B) & \ + BIT_MASK_HI2Q_DESC_MODE_8822B) +#define BIT_SET_HI2Q_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_HI2Q_DESC_MODE_8822B(x) | BIT_HI2Q_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_HI2Q_DESC_NUM_8822B 0 +#define BIT_MASK_HI2Q_DESC_NUM_8822B 0xfff +#define BIT_HI2Q_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_HI2Q_DESC_NUM_8822B) << BIT_SHIFT_HI2Q_DESC_NUM_8822B) +#define BITS_HI2Q_DESC_NUM_8822B \ + (BIT_MASK_HI2Q_DESC_NUM_8822B << BIT_SHIFT_HI2Q_DESC_NUM_8822B) +#define BIT_CLEAR_HI2Q_DESC_NUM_8822B(x) ((x) & (~BITS_HI2Q_DESC_NUM_8822B)) +#define BIT_GET_HI2Q_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_NUM_8822B) & BIT_MASK_HI2Q_DESC_NUM_8822B) +#define BIT_SET_HI2Q_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_HI2Q_DESC_NUM_8822B(x) | BIT_HI2Q_DESC_NUM_8822B(v)) + +/* 2 REG_HI3Q_TXBD_NUM_8822B */ +#define BIT_HI3Q_FLAG_8822B BIT(14) + +#define BIT_SHIFT_HI3Q_DESC_MODE_8822B 12 +#define BIT_MASK_HI3Q_DESC_MODE_8822B 0x3 +#define BIT_HI3Q_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_HI3Q_DESC_MODE_8822B) \ + << BIT_SHIFT_HI3Q_DESC_MODE_8822B) +#define BITS_HI3Q_DESC_MODE_8822B \ + (BIT_MASK_HI3Q_DESC_MODE_8822B << BIT_SHIFT_HI3Q_DESC_MODE_8822B) +#define BIT_CLEAR_HI3Q_DESC_MODE_8822B(x) ((x) & (~BITS_HI3Q_DESC_MODE_8822B)) +#define BIT_GET_HI3Q_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_MODE_8822B) & \ + BIT_MASK_HI3Q_DESC_MODE_8822B) +#define BIT_SET_HI3Q_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_HI3Q_DESC_MODE_8822B(x) | BIT_HI3Q_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_HI3Q_DESC_NUM_8822B 0 +#define BIT_MASK_HI3Q_DESC_NUM_8822B 0xfff +#define BIT_HI3Q_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_HI3Q_DESC_NUM_8822B) << BIT_SHIFT_HI3Q_DESC_NUM_8822B) +#define BITS_HI3Q_DESC_NUM_8822B \ + (BIT_MASK_HI3Q_DESC_NUM_8822B << BIT_SHIFT_HI3Q_DESC_NUM_8822B) +#define BIT_CLEAR_HI3Q_DESC_NUM_8822B(x) ((x) & (~BITS_HI3Q_DESC_NUM_8822B)) +#define BIT_GET_HI3Q_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_NUM_8822B) & BIT_MASK_HI3Q_DESC_NUM_8822B) +#define BIT_SET_HI3Q_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_HI3Q_DESC_NUM_8822B(x) | BIT_HI3Q_DESC_NUM_8822B(v)) + +/* 2 REG_HI4Q_TXBD_NUM_8822B */ +#define BIT_HI4Q_FLAG_8822B BIT(14) + +#define BIT_SHIFT_HI4Q_DESC_MODE_8822B 12 +#define BIT_MASK_HI4Q_DESC_MODE_8822B 0x3 +#define BIT_HI4Q_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_HI4Q_DESC_MODE_8822B) \ + << BIT_SHIFT_HI4Q_DESC_MODE_8822B) +#define BITS_HI4Q_DESC_MODE_8822B \ + (BIT_MASK_HI4Q_DESC_MODE_8822B << BIT_SHIFT_HI4Q_DESC_MODE_8822B) +#define BIT_CLEAR_HI4Q_DESC_MODE_8822B(x) ((x) & (~BITS_HI4Q_DESC_MODE_8822B)) +#define BIT_GET_HI4Q_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_MODE_8822B) & \ + BIT_MASK_HI4Q_DESC_MODE_8822B) +#define BIT_SET_HI4Q_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_HI4Q_DESC_MODE_8822B(x) | BIT_HI4Q_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_HI4Q_DESC_NUM_8822B 0 +#define BIT_MASK_HI4Q_DESC_NUM_8822B 0xfff +#define BIT_HI4Q_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_HI4Q_DESC_NUM_8822B) << BIT_SHIFT_HI4Q_DESC_NUM_8822B) +#define BITS_HI4Q_DESC_NUM_8822B \ + (BIT_MASK_HI4Q_DESC_NUM_8822B << BIT_SHIFT_HI4Q_DESC_NUM_8822B) +#define BIT_CLEAR_HI4Q_DESC_NUM_8822B(x) ((x) & (~BITS_HI4Q_DESC_NUM_8822B)) +#define BIT_GET_HI4Q_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_NUM_8822B) & BIT_MASK_HI4Q_DESC_NUM_8822B) +#define BIT_SET_HI4Q_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_HI4Q_DESC_NUM_8822B(x) | BIT_HI4Q_DESC_NUM_8822B(v)) + +/* 2 REG_HI5Q_TXBD_NUM_8822B */ +#define BIT_HI5Q_FLAG_8822B BIT(14) + +#define BIT_SHIFT_HI5Q_DESC_MODE_8822B 12 +#define BIT_MASK_HI5Q_DESC_MODE_8822B 0x3 +#define BIT_HI5Q_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_HI5Q_DESC_MODE_8822B) \ + << BIT_SHIFT_HI5Q_DESC_MODE_8822B) +#define BITS_HI5Q_DESC_MODE_8822B \ + (BIT_MASK_HI5Q_DESC_MODE_8822B << BIT_SHIFT_HI5Q_DESC_MODE_8822B) +#define BIT_CLEAR_HI5Q_DESC_MODE_8822B(x) ((x) & (~BITS_HI5Q_DESC_MODE_8822B)) +#define BIT_GET_HI5Q_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_MODE_8822B) & \ + BIT_MASK_HI5Q_DESC_MODE_8822B) +#define BIT_SET_HI5Q_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_HI5Q_DESC_MODE_8822B(x) | BIT_HI5Q_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_HI5Q_DESC_NUM_8822B 0 +#define BIT_MASK_HI5Q_DESC_NUM_8822B 0xfff +#define BIT_HI5Q_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_HI5Q_DESC_NUM_8822B) << BIT_SHIFT_HI5Q_DESC_NUM_8822B) +#define BITS_HI5Q_DESC_NUM_8822B \ + (BIT_MASK_HI5Q_DESC_NUM_8822B << BIT_SHIFT_HI5Q_DESC_NUM_8822B) +#define BIT_CLEAR_HI5Q_DESC_NUM_8822B(x) ((x) & (~BITS_HI5Q_DESC_NUM_8822B)) +#define BIT_GET_HI5Q_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_NUM_8822B) & BIT_MASK_HI5Q_DESC_NUM_8822B) +#define BIT_SET_HI5Q_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_HI5Q_DESC_NUM_8822B(x) | BIT_HI5Q_DESC_NUM_8822B(v)) + +/* 2 REG_HI6Q_TXBD_NUM_8822B */ +#define BIT_HI6Q_FLAG_8822B BIT(14) + +#define BIT_SHIFT_HI6Q_DESC_MODE_8822B 12 +#define BIT_MASK_HI6Q_DESC_MODE_8822B 0x3 +#define BIT_HI6Q_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_HI6Q_DESC_MODE_8822B) \ + << BIT_SHIFT_HI6Q_DESC_MODE_8822B) +#define BITS_HI6Q_DESC_MODE_8822B \ + (BIT_MASK_HI6Q_DESC_MODE_8822B << BIT_SHIFT_HI6Q_DESC_MODE_8822B) +#define BIT_CLEAR_HI6Q_DESC_MODE_8822B(x) ((x) & (~BITS_HI6Q_DESC_MODE_8822B)) +#define BIT_GET_HI6Q_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_MODE_8822B) & \ + BIT_MASK_HI6Q_DESC_MODE_8822B) +#define BIT_SET_HI6Q_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_HI6Q_DESC_MODE_8822B(x) | BIT_HI6Q_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_HI6Q_DESC_NUM_8822B 0 +#define BIT_MASK_HI6Q_DESC_NUM_8822B 0xfff +#define BIT_HI6Q_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_HI6Q_DESC_NUM_8822B) << BIT_SHIFT_HI6Q_DESC_NUM_8822B) +#define BITS_HI6Q_DESC_NUM_8822B \ + (BIT_MASK_HI6Q_DESC_NUM_8822B << BIT_SHIFT_HI6Q_DESC_NUM_8822B) +#define BIT_CLEAR_HI6Q_DESC_NUM_8822B(x) ((x) & (~BITS_HI6Q_DESC_NUM_8822B)) +#define BIT_GET_HI6Q_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_NUM_8822B) & BIT_MASK_HI6Q_DESC_NUM_8822B) +#define BIT_SET_HI6Q_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_HI6Q_DESC_NUM_8822B(x) | BIT_HI6Q_DESC_NUM_8822B(v)) + +/* 2 REG_HI7Q_TXBD_NUM_8822B */ +#define BIT_HI7Q_FLAG_8822B BIT(14) + +#define BIT_SHIFT_HI7Q_DESC_MODE_8822B 12 +#define BIT_MASK_HI7Q_DESC_MODE_8822B 0x3 +#define BIT_HI7Q_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_HI7Q_DESC_MODE_8822B) \ + << BIT_SHIFT_HI7Q_DESC_MODE_8822B) +#define BITS_HI7Q_DESC_MODE_8822B \ + (BIT_MASK_HI7Q_DESC_MODE_8822B << BIT_SHIFT_HI7Q_DESC_MODE_8822B) +#define BIT_CLEAR_HI7Q_DESC_MODE_8822B(x) ((x) & (~BITS_HI7Q_DESC_MODE_8822B)) +#define BIT_GET_HI7Q_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_MODE_8822B) & \ + BIT_MASK_HI7Q_DESC_MODE_8822B) +#define BIT_SET_HI7Q_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_HI7Q_DESC_MODE_8822B(x) | BIT_HI7Q_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_HI7Q_DESC_NUM_8822B 0 +#define BIT_MASK_HI7Q_DESC_NUM_8822B 0xfff +#define BIT_HI7Q_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_HI7Q_DESC_NUM_8822B) << BIT_SHIFT_HI7Q_DESC_NUM_8822B) +#define BITS_HI7Q_DESC_NUM_8822B \ + (BIT_MASK_HI7Q_DESC_NUM_8822B << BIT_SHIFT_HI7Q_DESC_NUM_8822B) +#define BIT_CLEAR_HI7Q_DESC_NUM_8822B(x) ((x) & (~BITS_HI7Q_DESC_NUM_8822B)) +#define BIT_GET_HI7Q_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_NUM_8822B) & BIT_MASK_HI7Q_DESC_NUM_8822B) +#define BIT_SET_HI7Q_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_HI7Q_DESC_NUM_8822B(x) | BIT_HI7Q_DESC_NUM_8822B(v)) + +/* 2 REG_TSFTIMER_HCI_8822B */ + +#define BIT_SHIFT_TSFT2_HCI_8822B 16 +#define BIT_MASK_TSFT2_HCI_8822B 0xffff +#define BIT_TSFT2_HCI_8822B(x) \ + (((x) & BIT_MASK_TSFT2_HCI_8822B) << BIT_SHIFT_TSFT2_HCI_8822B) +#define BITS_TSFT2_HCI_8822B \ + (BIT_MASK_TSFT2_HCI_8822B << BIT_SHIFT_TSFT2_HCI_8822B) +#define BIT_CLEAR_TSFT2_HCI_8822B(x) ((x) & (~BITS_TSFT2_HCI_8822B)) +#define BIT_GET_TSFT2_HCI_8822B(x) \ + (((x) >> BIT_SHIFT_TSFT2_HCI_8822B) & BIT_MASK_TSFT2_HCI_8822B) +#define BIT_SET_TSFT2_HCI_8822B(x, v) \ + (BIT_CLEAR_TSFT2_HCI_8822B(x) | BIT_TSFT2_HCI_8822B(v)) + +#define BIT_SHIFT_TSFT1_HCI_8822B 0 +#define BIT_MASK_TSFT1_HCI_8822B 0xffff +#define BIT_TSFT1_HCI_8822B(x) \ + (((x) & BIT_MASK_TSFT1_HCI_8822B) << BIT_SHIFT_TSFT1_HCI_8822B) +#define BITS_TSFT1_HCI_8822B \ + (BIT_MASK_TSFT1_HCI_8822B << BIT_SHIFT_TSFT1_HCI_8822B) +#define BIT_CLEAR_TSFT1_HCI_8822B(x) ((x) & (~BITS_TSFT1_HCI_8822B)) +#define BIT_GET_TSFT1_HCI_8822B(x) \ + (((x) >> BIT_SHIFT_TSFT1_HCI_8822B) & BIT_MASK_TSFT1_HCI_8822B) +#define BIT_SET_TSFT1_HCI_8822B(x, v) \ + (BIT_CLEAR_TSFT1_HCI_8822B(x) | BIT_TSFT1_HCI_8822B(v)) + +/* 2 REG_BD_RWPTR_CLR_8822B */ +#define BIT_CLR_HI7Q_HW_IDX_8822B BIT(29) +#define BIT_CLR_HI6Q_HW_IDX_8822B BIT(28) +#define BIT_CLR_HI5Q_HW_IDX_8822B BIT(27) +#define BIT_CLR_HI4Q_HW_IDX_8822B BIT(26) +#define BIT_CLR_HI3Q_HW_IDX_8822B BIT(25) +#define BIT_CLR_HI2Q_HW_IDX_8822B BIT(24) +#define BIT_CLR_HI1Q_HW_IDX_8822B BIT(23) +#define BIT_CLR_HI0Q_HW_IDX_8822B BIT(22) +#define BIT_CLR_BKQ_HW_IDX_8822B BIT(21) +#define BIT_CLR_BEQ_HW_IDX_8822B BIT(20) +#define BIT_CLR_VIQ_HW_IDX_8822B BIT(19) +#define BIT_CLR_VOQ_HW_IDX_8822B BIT(18) +#define BIT_CLR_MGQ_HW_IDX_8822B BIT(17) +#define BIT_CLR_RXQ_HW_IDX_8822B BIT(16) +#define BIT_CLR_HI7Q_HOST_IDX_8822B BIT(13) +#define BIT_CLR_HI6Q_HOST_IDX_8822B BIT(12) +#define BIT_CLR_HI5Q_HOST_IDX_8822B BIT(11) +#define BIT_CLR_HI4Q_HOST_IDX_8822B BIT(10) +#define BIT_CLR_HI3Q_HOST_IDX_8822B BIT(9) +#define BIT_CLR_HI2Q_HOST_IDX_8822B BIT(8) +#define BIT_CLR_HI1Q_HOST_IDX_8822B BIT(7) +#define BIT_CLR_HI0Q_HOST_IDX_8822B BIT(6) +#define BIT_CLR_BKQ_HOST_IDX_8822B BIT(5) +#define BIT_CLR_BEQ_HOST_IDX_8822B BIT(4) +#define BIT_CLR_VIQ_HOST_IDX_8822B BIT(3) +#define BIT_CLR_VOQ_HOST_IDX_8822B BIT(2) +#define BIT_CLR_MGQ_HOST_IDX_8822B BIT(1) +#define BIT_CLR_RXQ_HOST_IDX_8822B BIT(0) + +/* 2 REG_VOQ_TXBD_IDX_8822B */ + +#define BIT_SHIFT_VOQ_HW_IDX_8822B 16 +#define BIT_MASK_VOQ_HW_IDX_8822B 0xfff +#define BIT_VOQ_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_VOQ_HW_IDX_8822B) << BIT_SHIFT_VOQ_HW_IDX_8822B) +#define BITS_VOQ_HW_IDX_8822B \ + (BIT_MASK_VOQ_HW_IDX_8822B << BIT_SHIFT_VOQ_HW_IDX_8822B) +#define BIT_CLEAR_VOQ_HW_IDX_8822B(x) ((x) & (~BITS_VOQ_HW_IDX_8822B)) +#define BIT_GET_VOQ_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_VOQ_HW_IDX_8822B) & BIT_MASK_VOQ_HW_IDX_8822B) +#define BIT_SET_VOQ_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_VOQ_HW_IDX_8822B(x) | BIT_VOQ_HW_IDX_8822B(v)) + +#define BIT_SHIFT_VOQ_HOST_IDX_8822B 0 +#define BIT_MASK_VOQ_HOST_IDX_8822B 0xfff +#define BIT_VOQ_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_VOQ_HOST_IDX_8822B) << BIT_SHIFT_VOQ_HOST_IDX_8822B) +#define BITS_VOQ_HOST_IDX_8822B \ + (BIT_MASK_VOQ_HOST_IDX_8822B << BIT_SHIFT_VOQ_HOST_IDX_8822B) +#define BIT_CLEAR_VOQ_HOST_IDX_8822B(x) ((x) & (~BITS_VOQ_HOST_IDX_8822B)) +#define BIT_GET_VOQ_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_VOQ_HOST_IDX_8822B) & BIT_MASK_VOQ_HOST_IDX_8822B) +#define BIT_SET_VOQ_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_VOQ_HOST_IDX_8822B(x) | BIT_VOQ_HOST_IDX_8822B(v)) + +/* 2 REG_VIQ_TXBD_IDX_8822B */ + +#define BIT_SHIFT_VIQ_HW_IDX_8822B 16 +#define BIT_MASK_VIQ_HW_IDX_8822B 0xfff +#define BIT_VIQ_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_VIQ_HW_IDX_8822B) << BIT_SHIFT_VIQ_HW_IDX_8822B) +#define BITS_VIQ_HW_IDX_8822B \ + (BIT_MASK_VIQ_HW_IDX_8822B << BIT_SHIFT_VIQ_HW_IDX_8822B) +#define BIT_CLEAR_VIQ_HW_IDX_8822B(x) ((x) & (~BITS_VIQ_HW_IDX_8822B)) +#define BIT_GET_VIQ_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_VIQ_HW_IDX_8822B) & BIT_MASK_VIQ_HW_IDX_8822B) +#define BIT_SET_VIQ_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_VIQ_HW_IDX_8822B(x) | BIT_VIQ_HW_IDX_8822B(v)) + +#define BIT_SHIFT_VIQ_HOST_IDX_8822B 0 +#define BIT_MASK_VIQ_HOST_IDX_8822B 0xfff +#define BIT_VIQ_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_VIQ_HOST_IDX_8822B) << BIT_SHIFT_VIQ_HOST_IDX_8822B) +#define BITS_VIQ_HOST_IDX_8822B \ + (BIT_MASK_VIQ_HOST_IDX_8822B << BIT_SHIFT_VIQ_HOST_IDX_8822B) +#define BIT_CLEAR_VIQ_HOST_IDX_8822B(x) ((x) & (~BITS_VIQ_HOST_IDX_8822B)) +#define BIT_GET_VIQ_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_VIQ_HOST_IDX_8822B) & BIT_MASK_VIQ_HOST_IDX_8822B) +#define BIT_SET_VIQ_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_VIQ_HOST_IDX_8822B(x) | BIT_VIQ_HOST_IDX_8822B(v)) + +/* 2 REG_BEQ_TXBD_IDX_8822B */ + +#define BIT_SHIFT_BEQ_HW_IDX_8822B 16 +#define BIT_MASK_BEQ_HW_IDX_8822B 0xfff +#define BIT_BEQ_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_BEQ_HW_IDX_8822B) << BIT_SHIFT_BEQ_HW_IDX_8822B) +#define BITS_BEQ_HW_IDX_8822B \ + (BIT_MASK_BEQ_HW_IDX_8822B << BIT_SHIFT_BEQ_HW_IDX_8822B) +#define BIT_CLEAR_BEQ_HW_IDX_8822B(x) ((x) & (~BITS_BEQ_HW_IDX_8822B)) +#define BIT_GET_BEQ_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_BEQ_HW_IDX_8822B) & BIT_MASK_BEQ_HW_IDX_8822B) +#define BIT_SET_BEQ_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_BEQ_HW_IDX_8822B(x) | BIT_BEQ_HW_IDX_8822B(v)) + +#define BIT_SHIFT_BEQ_HOST_IDX_8822B 0 +#define BIT_MASK_BEQ_HOST_IDX_8822B 0xfff +#define BIT_BEQ_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_BEQ_HOST_IDX_8822B) << BIT_SHIFT_BEQ_HOST_IDX_8822B) +#define BITS_BEQ_HOST_IDX_8822B \ + (BIT_MASK_BEQ_HOST_IDX_8822B << BIT_SHIFT_BEQ_HOST_IDX_8822B) +#define BIT_CLEAR_BEQ_HOST_IDX_8822B(x) ((x) & (~BITS_BEQ_HOST_IDX_8822B)) +#define BIT_GET_BEQ_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_BEQ_HOST_IDX_8822B) & BIT_MASK_BEQ_HOST_IDX_8822B) +#define BIT_SET_BEQ_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_BEQ_HOST_IDX_8822B(x) | BIT_BEQ_HOST_IDX_8822B(v)) + +/* 2 REG_BKQ_TXBD_IDX_8822B */ + +#define BIT_SHIFT_BKQ_HW_IDX_8822B 16 +#define BIT_MASK_BKQ_HW_IDX_8822B 0xfff +#define BIT_BKQ_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_BKQ_HW_IDX_8822B) << BIT_SHIFT_BKQ_HW_IDX_8822B) +#define BITS_BKQ_HW_IDX_8822B \ + (BIT_MASK_BKQ_HW_IDX_8822B << BIT_SHIFT_BKQ_HW_IDX_8822B) +#define BIT_CLEAR_BKQ_HW_IDX_8822B(x) ((x) & (~BITS_BKQ_HW_IDX_8822B)) +#define BIT_GET_BKQ_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_BKQ_HW_IDX_8822B) & BIT_MASK_BKQ_HW_IDX_8822B) +#define BIT_SET_BKQ_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_BKQ_HW_IDX_8822B(x) | BIT_BKQ_HW_IDX_8822B(v)) + +#define BIT_SHIFT_BKQ_HOST_IDX_8822B 0 +#define BIT_MASK_BKQ_HOST_IDX_8822B 0xfff +#define BIT_BKQ_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_BKQ_HOST_IDX_8822B) << BIT_SHIFT_BKQ_HOST_IDX_8822B) +#define BITS_BKQ_HOST_IDX_8822B \ + (BIT_MASK_BKQ_HOST_IDX_8822B << BIT_SHIFT_BKQ_HOST_IDX_8822B) +#define BIT_CLEAR_BKQ_HOST_IDX_8822B(x) ((x) & (~BITS_BKQ_HOST_IDX_8822B)) +#define BIT_GET_BKQ_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_BKQ_HOST_IDX_8822B) & BIT_MASK_BKQ_HOST_IDX_8822B) +#define BIT_SET_BKQ_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_BKQ_HOST_IDX_8822B(x) | BIT_BKQ_HOST_IDX_8822B(v)) + +/* 2 REG_MGQ_TXBD_IDX_8822B */ + +#define BIT_SHIFT_MGQ_HW_IDX_8822B 16 +#define BIT_MASK_MGQ_HW_IDX_8822B 0xfff +#define BIT_MGQ_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_MGQ_HW_IDX_8822B) << BIT_SHIFT_MGQ_HW_IDX_8822B) +#define BITS_MGQ_HW_IDX_8822B \ + (BIT_MASK_MGQ_HW_IDX_8822B << BIT_SHIFT_MGQ_HW_IDX_8822B) +#define BIT_CLEAR_MGQ_HW_IDX_8822B(x) ((x) & (~BITS_MGQ_HW_IDX_8822B)) +#define BIT_GET_MGQ_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_MGQ_HW_IDX_8822B) & BIT_MASK_MGQ_HW_IDX_8822B) +#define BIT_SET_MGQ_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_MGQ_HW_IDX_8822B(x) | BIT_MGQ_HW_IDX_8822B(v)) + +#define BIT_SHIFT_MGQ_HOST_IDX_8822B 0 +#define BIT_MASK_MGQ_HOST_IDX_8822B 0xfff +#define BIT_MGQ_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_MGQ_HOST_IDX_8822B) << BIT_SHIFT_MGQ_HOST_IDX_8822B) +#define BITS_MGQ_HOST_IDX_8822B \ + (BIT_MASK_MGQ_HOST_IDX_8822B << BIT_SHIFT_MGQ_HOST_IDX_8822B) +#define BIT_CLEAR_MGQ_HOST_IDX_8822B(x) ((x) & (~BITS_MGQ_HOST_IDX_8822B)) +#define BIT_GET_MGQ_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_MGQ_HOST_IDX_8822B) & BIT_MASK_MGQ_HOST_IDX_8822B) +#define BIT_SET_MGQ_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_MGQ_HOST_IDX_8822B(x) | BIT_MGQ_HOST_IDX_8822B(v)) + +/* 2 REG_RXQ_RXBD_IDX_8822B */ + +#define BIT_SHIFT_RXQ_HW_IDX_8822B 16 +#define BIT_MASK_RXQ_HW_IDX_8822B 0xfff +#define BIT_RXQ_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_RXQ_HW_IDX_8822B) << BIT_SHIFT_RXQ_HW_IDX_8822B) +#define BITS_RXQ_HW_IDX_8822B \ + (BIT_MASK_RXQ_HW_IDX_8822B << BIT_SHIFT_RXQ_HW_IDX_8822B) +#define BIT_CLEAR_RXQ_HW_IDX_8822B(x) ((x) & (~BITS_RXQ_HW_IDX_8822B)) +#define BIT_GET_RXQ_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RXQ_HW_IDX_8822B) & BIT_MASK_RXQ_HW_IDX_8822B) +#define BIT_SET_RXQ_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_RXQ_HW_IDX_8822B(x) | BIT_RXQ_HW_IDX_8822B(v)) + +#define BIT_SHIFT_RXQ_HOST_IDX_8822B 0 +#define BIT_MASK_RXQ_HOST_IDX_8822B 0xfff +#define BIT_RXQ_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_RXQ_HOST_IDX_8822B) << BIT_SHIFT_RXQ_HOST_IDX_8822B) +#define BITS_RXQ_HOST_IDX_8822B \ + (BIT_MASK_RXQ_HOST_IDX_8822B << BIT_SHIFT_RXQ_HOST_IDX_8822B) +#define BIT_CLEAR_RXQ_HOST_IDX_8822B(x) ((x) & (~BITS_RXQ_HOST_IDX_8822B)) +#define BIT_GET_RXQ_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RXQ_HOST_IDX_8822B) & BIT_MASK_RXQ_HOST_IDX_8822B) +#define BIT_SET_RXQ_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_RXQ_HOST_IDX_8822B(x) | BIT_RXQ_HOST_IDX_8822B(v)) + +/* 2 REG_HI0Q_TXBD_IDX_8822B */ + +#define BIT_SHIFT_HI0Q_HW_IDX_8822B 16 +#define BIT_MASK_HI0Q_HW_IDX_8822B 0xfff +#define BIT_HI0Q_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_HI0Q_HW_IDX_8822B) << BIT_SHIFT_HI0Q_HW_IDX_8822B) +#define BITS_HI0Q_HW_IDX_8822B \ + (BIT_MASK_HI0Q_HW_IDX_8822B << BIT_SHIFT_HI0Q_HW_IDX_8822B) +#define BIT_CLEAR_HI0Q_HW_IDX_8822B(x) ((x) & (~BITS_HI0Q_HW_IDX_8822B)) +#define BIT_GET_HI0Q_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI0Q_HW_IDX_8822B) & BIT_MASK_HI0Q_HW_IDX_8822B) +#define BIT_SET_HI0Q_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_HI0Q_HW_IDX_8822B(x) | BIT_HI0Q_HW_IDX_8822B(v)) + +#define BIT_SHIFT_HI0Q_HOST_IDX_8822B 0 +#define BIT_MASK_HI0Q_HOST_IDX_8822B 0xfff +#define BIT_HI0Q_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_HI0Q_HOST_IDX_8822B) << BIT_SHIFT_HI0Q_HOST_IDX_8822B) +#define BITS_HI0Q_HOST_IDX_8822B \ + (BIT_MASK_HI0Q_HOST_IDX_8822B << BIT_SHIFT_HI0Q_HOST_IDX_8822B) +#define BIT_CLEAR_HI0Q_HOST_IDX_8822B(x) ((x) & (~BITS_HI0Q_HOST_IDX_8822B)) +#define BIT_GET_HI0Q_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI0Q_HOST_IDX_8822B) & BIT_MASK_HI0Q_HOST_IDX_8822B) +#define BIT_SET_HI0Q_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_HI0Q_HOST_IDX_8822B(x) | BIT_HI0Q_HOST_IDX_8822B(v)) + +/* 2 REG_HI1Q_TXBD_IDX_8822B */ + +#define BIT_SHIFT_HI1Q_HW_IDX_8822B 16 +#define BIT_MASK_HI1Q_HW_IDX_8822B 0xfff +#define BIT_HI1Q_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_HI1Q_HW_IDX_8822B) << BIT_SHIFT_HI1Q_HW_IDX_8822B) +#define BITS_HI1Q_HW_IDX_8822B \ + (BIT_MASK_HI1Q_HW_IDX_8822B << BIT_SHIFT_HI1Q_HW_IDX_8822B) +#define BIT_CLEAR_HI1Q_HW_IDX_8822B(x) ((x) & (~BITS_HI1Q_HW_IDX_8822B)) +#define BIT_GET_HI1Q_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI1Q_HW_IDX_8822B) & BIT_MASK_HI1Q_HW_IDX_8822B) +#define BIT_SET_HI1Q_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_HI1Q_HW_IDX_8822B(x) | BIT_HI1Q_HW_IDX_8822B(v)) + +#define BIT_SHIFT_HI1Q_HOST_IDX_8822B 0 +#define BIT_MASK_HI1Q_HOST_IDX_8822B 0xfff +#define BIT_HI1Q_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_HI1Q_HOST_IDX_8822B) << BIT_SHIFT_HI1Q_HOST_IDX_8822B) +#define BITS_HI1Q_HOST_IDX_8822B \ + (BIT_MASK_HI1Q_HOST_IDX_8822B << BIT_SHIFT_HI1Q_HOST_IDX_8822B) +#define BIT_CLEAR_HI1Q_HOST_IDX_8822B(x) ((x) & (~BITS_HI1Q_HOST_IDX_8822B)) +#define BIT_GET_HI1Q_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI1Q_HOST_IDX_8822B) & BIT_MASK_HI1Q_HOST_IDX_8822B) +#define BIT_SET_HI1Q_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_HI1Q_HOST_IDX_8822B(x) | BIT_HI1Q_HOST_IDX_8822B(v)) + +/* 2 REG_HI2Q_TXBD_IDX_8822B */ + +#define BIT_SHIFT_HI2Q_HW_IDX_8822B 16 +#define BIT_MASK_HI2Q_HW_IDX_8822B 0xfff +#define BIT_HI2Q_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_HI2Q_HW_IDX_8822B) << BIT_SHIFT_HI2Q_HW_IDX_8822B) +#define BITS_HI2Q_HW_IDX_8822B \ + (BIT_MASK_HI2Q_HW_IDX_8822B << BIT_SHIFT_HI2Q_HW_IDX_8822B) +#define BIT_CLEAR_HI2Q_HW_IDX_8822B(x) ((x) & (~BITS_HI2Q_HW_IDX_8822B)) +#define BIT_GET_HI2Q_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI2Q_HW_IDX_8822B) & BIT_MASK_HI2Q_HW_IDX_8822B) +#define BIT_SET_HI2Q_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_HI2Q_HW_IDX_8822B(x) | BIT_HI2Q_HW_IDX_8822B(v)) + +#define BIT_SHIFT_HI2Q_HOST_IDX_8822B 0 +#define BIT_MASK_HI2Q_HOST_IDX_8822B 0xfff +#define BIT_HI2Q_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_HI2Q_HOST_IDX_8822B) << BIT_SHIFT_HI2Q_HOST_IDX_8822B) +#define BITS_HI2Q_HOST_IDX_8822B \ + (BIT_MASK_HI2Q_HOST_IDX_8822B << BIT_SHIFT_HI2Q_HOST_IDX_8822B) +#define BIT_CLEAR_HI2Q_HOST_IDX_8822B(x) ((x) & (~BITS_HI2Q_HOST_IDX_8822B)) +#define BIT_GET_HI2Q_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI2Q_HOST_IDX_8822B) & BIT_MASK_HI2Q_HOST_IDX_8822B) +#define BIT_SET_HI2Q_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_HI2Q_HOST_IDX_8822B(x) | BIT_HI2Q_HOST_IDX_8822B(v)) + +/* 2 REG_HI3Q_TXBD_IDX_8822B */ + +#define BIT_SHIFT_HI3Q_HW_IDX_8822B 16 +#define BIT_MASK_HI3Q_HW_IDX_8822B 0xfff +#define BIT_HI3Q_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_HI3Q_HW_IDX_8822B) << BIT_SHIFT_HI3Q_HW_IDX_8822B) +#define BITS_HI3Q_HW_IDX_8822B \ + (BIT_MASK_HI3Q_HW_IDX_8822B << BIT_SHIFT_HI3Q_HW_IDX_8822B) +#define BIT_CLEAR_HI3Q_HW_IDX_8822B(x) ((x) & (~BITS_HI3Q_HW_IDX_8822B)) +#define BIT_GET_HI3Q_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI3Q_HW_IDX_8822B) & BIT_MASK_HI3Q_HW_IDX_8822B) +#define BIT_SET_HI3Q_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_HI3Q_HW_IDX_8822B(x) | BIT_HI3Q_HW_IDX_8822B(v)) + +#define BIT_SHIFT_HI3Q_HOST_IDX_8822B 0 +#define BIT_MASK_HI3Q_HOST_IDX_8822B 0xfff +#define BIT_HI3Q_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_HI3Q_HOST_IDX_8822B) << BIT_SHIFT_HI3Q_HOST_IDX_8822B) +#define BITS_HI3Q_HOST_IDX_8822B \ + (BIT_MASK_HI3Q_HOST_IDX_8822B << BIT_SHIFT_HI3Q_HOST_IDX_8822B) +#define BIT_CLEAR_HI3Q_HOST_IDX_8822B(x) ((x) & (~BITS_HI3Q_HOST_IDX_8822B)) +#define BIT_GET_HI3Q_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI3Q_HOST_IDX_8822B) & BIT_MASK_HI3Q_HOST_IDX_8822B) +#define BIT_SET_HI3Q_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_HI3Q_HOST_IDX_8822B(x) | BIT_HI3Q_HOST_IDX_8822B(v)) + +/* 2 REG_HI4Q_TXBD_IDX_8822B */ + +#define BIT_SHIFT_HI4Q_HW_IDX_8822B 16 +#define BIT_MASK_HI4Q_HW_IDX_8822B 0xfff +#define BIT_HI4Q_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_HI4Q_HW_IDX_8822B) << BIT_SHIFT_HI4Q_HW_IDX_8822B) +#define BITS_HI4Q_HW_IDX_8822B \ + (BIT_MASK_HI4Q_HW_IDX_8822B << BIT_SHIFT_HI4Q_HW_IDX_8822B) +#define BIT_CLEAR_HI4Q_HW_IDX_8822B(x) ((x) & (~BITS_HI4Q_HW_IDX_8822B)) +#define BIT_GET_HI4Q_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI4Q_HW_IDX_8822B) & BIT_MASK_HI4Q_HW_IDX_8822B) +#define BIT_SET_HI4Q_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_HI4Q_HW_IDX_8822B(x) | BIT_HI4Q_HW_IDX_8822B(v)) + +#define BIT_SHIFT_HI4Q_HOST_IDX_8822B 0 +#define BIT_MASK_HI4Q_HOST_IDX_8822B 0xfff +#define BIT_HI4Q_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_HI4Q_HOST_IDX_8822B) << BIT_SHIFT_HI4Q_HOST_IDX_8822B) +#define BITS_HI4Q_HOST_IDX_8822B \ + (BIT_MASK_HI4Q_HOST_IDX_8822B << BIT_SHIFT_HI4Q_HOST_IDX_8822B) +#define BIT_CLEAR_HI4Q_HOST_IDX_8822B(x) ((x) & (~BITS_HI4Q_HOST_IDX_8822B)) +#define BIT_GET_HI4Q_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI4Q_HOST_IDX_8822B) & BIT_MASK_HI4Q_HOST_IDX_8822B) +#define BIT_SET_HI4Q_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_HI4Q_HOST_IDX_8822B(x) | BIT_HI4Q_HOST_IDX_8822B(v)) + +/* 2 REG_HI5Q_TXBD_IDX_8822B */ + +#define BIT_SHIFT_HI5Q_HW_IDX_8822B 16 +#define BIT_MASK_HI5Q_HW_IDX_8822B 0xfff +#define BIT_HI5Q_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_HI5Q_HW_IDX_8822B) << BIT_SHIFT_HI5Q_HW_IDX_8822B) +#define BITS_HI5Q_HW_IDX_8822B \ + (BIT_MASK_HI5Q_HW_IDX_8822B << BIT_SHIFT_HI5Q_HW_IDX_8822B) +#define BIT_CLEAR_HI5Q_HW_IDX_8822B(x) ((x) & (~BITS_HI5Q_HW_IDX_8822B)) +#define BIT_GET_HI5Q_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI5Q_HW_IDX_8822B) & BIT_MASK_HI5Q_HW_IDX_8822B) +#define BIT_SET_HI5Q_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_HI5Q_HW_IDX_8822B(x) | BIT_HI5Q_HW_IDX_8822B(v)) + +#define BIT_SHIFT_HI5Q_HOST_IDX_8822B 0 +#define BIT_MASK_HI5Q_HOST_IDX_8822B 0xfff +#define BIT_HI5Q_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_HI5Q_HOST_IDX_8822B) << BIT_SHIFT_HI5Q_HOST_IDX_8822B) +#define BITS_HI5Q_HOST_IDX_8822B \ + (BIT_MASK_HI5Q_HOST_IDX_8822B << BIT_SHIFT_HI5Q_HOST_IDX_8822B) +#define BIT_CLEAR_HI5Q_HOST_IDX_8822B(x) ((x) & (~BITS_HI5Q_HOST_IDX_8822B)) +#define BIT_GET_HI5Q_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI5Q_HOST_IDX_8822B) & BIT_MASK_HI5Q_HOST_IDX_8822B) +#define BIT_SET_HI5Q_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_HI5Q_HOST_IDX_8822B(x) | BIT_HI5Q_HOST_IDX_8822B(v)) + +/* 2 REG_HI6Q_TXBD_IDX_8822B */ + +#define BIT_SHIFT_HI6Q_HW_IDX_8822B 16 +#define BIT_MASK_HI6Q_HW_IDX_8822B 0xfff +#define BIT_HI6Q_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_HI6Q_HW_IDX_8822B) << BIT_SHIFT_HI6Q_HW_IDX_8822B) +#define BITS_HI6Q_HW_IDX_8822B \ + (BIT_MASK_HI6Q_HW_IDX_8822B << BIT_SHIFT_HI6Q_HW_IDX_8822B) +#define BIT_CLEAR_HI6Q_HW_IDX_8822B(x) ((x) & (~BITS_HI6Q_HW_IDX_8822B)) +#define BIT_GET_HI6Q_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI6Q_HW_IDX_8822B) & BIT_MASK_HI6Q_HW_IDX_8822B) +#define BIT_SET_HI6Q_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_HI6Q_HW_IDX_8822B(x) | BIT_HI6Q_HW_IDX_8822B(v)) + +#define BIT_SHIFT_HI6Q_HOST_IDX_8822B 0 +#define BIT_MASK_HI6Q_HOST_IDX_8822B 0xfff +#define BIT_HI6Q_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_HI6Q_HOST_IDX_8822B) << BIT_SHIFT_HI6Q_HOST_IDX_8822B) +#define BITS_HI6Q_HOST_IDX_8822B \ + (BIT_MASK_HI6Q_HOST_IDX_8822B << BIT_SHIFT_HI6Q_HOST_IDX_8822B) +#define BIT_CLEAR_HI6Q_HOST_IDX_8822B(x) ((x) & (~BITS_HI6Q_HOST_IDX_8822B)) +#define BIT_GET_HI6Q_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI6Q_HOST_IDX_8822B) & BIT_MASK_HI6Q_HOST_IDX_8822B) +#define BIT_SET_HI6Q_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_HI6Q_HOST_IDX_8822B(x) | BIT_HI6Q_HOST_IDX_8822B(v)) + +/* 2 REG_HI7Q_TXBD_IDX_8822B */ + +#define BIT_SHIFT_HI7Q_HW_IDX_8822B 16 +#define BIT_MASK_HI7Q_HW_IDX_8822B 0xfff +#define BIT_HI7Q_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_HI7Q_HW_IDX_8822B) << BIT_SHIFT_HI7Q_HW_IDX_8822B) +#define BITS_HI7Q_HW_IDX_8822B \ + (BIT_MASK_HI7Q_HW_IDX_8822B << BIT_SHIFT_HI7Q_HW_IDX_8822B) +#define BIT_CLEAR_HI7Q_HW_IDX_8822B(x) ((x) & (~BITS_HI7Q_HW_IDX_8822B)) +#define BIT_GET_HI7Q_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI7Q_HW_IDX_8822B) & BIT_MASK_HI7Q_HW_IDX_8822B) +#define BIT_SET_HI7Q_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_HI7Q_HW_IDX_8822B(x) | BIT_HI7Q_HW_IDX_8822B(v)) + +#define BIT_SHIFT_HI7Q_HOST_IDX_8822B 0 +#define BIT_MASK_HI7Q_HOST_IDX_8822B 0xfff +#define BIT_HI7Q_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_HI7Q_HOST_IDX_8822B) << BIT_SHIFT_HI7Q_HOST_IDX_8822B) +#define BITS_HI7Q_HOST_IDX_8822B \ + (BIT_MASK_HI7Q_HOST_IDX_8822B << BIT_SHIFT_HI7Q_HOST_IDX_8822B) +#define BIT_CLEAR_HI7Q_HOST_IDX_8822B(x) ((x) & (~BITS_HI7Q_HOST_IDX_8822B)) +#define BIT_GET_HI7Q_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HI7Q_HOST_IDX_8822B) & BIT_MASK_HI7Q_HOST_IDX_8822B) +#define BIT_SET_HI7Q_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_HI7Q_HOST_IDX_8822B(x) | BIT_HI7Q_HOST_IDX_8822B(v)) + +/* 2 REG_DBG_SEL_V1_8822B */ + +#define BIT_SHIFT_DBG_SEL_8822B 0 +#define BIT_MASK_DBG_SEL_8822B 0xff +#define BIT_DBG_SEL_8822B(x) \ + (((x) & BIT_MASK_DBG_SEL_8822B) << BIT_SHIFT_DBG_SEL_8822B) +#define BITS_DBG_SEL_8822B (BIT_MASK_DBG_SEL_8822B << BIT_SHIFT_DBG_SEL_8822B) +#define BIT_CLEAR_DBG_SEL_8822B(x) ((x) & (~BITS_DBG_SEL_8822B)) +#define BIT_GET_DBG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_8822B) & BIT_MASK_DBG_SEL_8822B) +#define BIT_SET_DBG_SEL_8822B(x, v) \ + (BIT_CLEAR_DBG_SEL_8822B(x) | BIT_DBG_SEL_8822B(v)) + +/* 2 REG_PCIE_HRPWM1_V1_8822B */ + +#define BIT_SHIFT_PCIE_HRPWM_8822B 0 +#define BIT_MASK_PCIE_HRPWM_8822B 0xff +#define BIT_PCIE_HRPWM_8822B(x) \ + (((x) & BIT_MASK_PCIE_HRPWM_8822B) << BIT_SHIFT_PCIE_HRPWM_8822B) +#define BITS_PCIE_HRPWM_8822B \ + (BIT_MASK_PCIE_HRPWM_8822B << BIT_SHIFT_PCIE_HRPWM_8822B) +#define BIT_CLEAR_PCIE_HRPWM_8822B(x) ((x) & (~BITS_PCIE_HRPWM_8822B)) +#define BIT_GET_PCIE_HRPWM_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM_8822B) & BIT_MASK_PCIE_HRPWM_8822B) +#define BIT_SET_PCIE_HRPWM_8822B(x, v) \ + (BIT_CLEAR_PCIE_HRPWM_8822B(x) | BIT_PCIE_HRPWM_8822B(v)) + +/* 2 REG_PCIE_HCPWM1_V1_8822B */ + +#define BIT_SHIFT_PCIE_HCPWM_8822B 0 +#define BIT_MASK_PCIE_HCPWM_8822B 0xff +#define BIT_PCIE_HCPWM_8822B(x) \ + (((x) & BIT_MASK_PCIE_HCPWM_8822B) << BIT_SHIFT_PCIE_HCPWM_8822B) +#define BITS_PCIE_HCPWM_8822B \ + (BIT_MASK_PCIE_HCPWM_8822B << BIT_SHIFT_PCIE_HCPWM_8822B) +#define BIT_CLEAR_PCIE_HCPWM_8822B(x) ((x) & (~BITS_PCIE_HCPWM_8822B)) +#define BIT_GET_PCIE_HCPWM_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM_8822B) & BIT_MASK_PCIE_HCPWM_8822B) +#define BIT_SET_PCIE_HCPWM_8822B(x, v) \ + (BIT_CLEAR_PCIE_HCPWM_8822B(x) | BIT_PCIE_HCPWM_8822B(v)) + +/* 2 REG_PCIE_CTRL2_8822B */ +#define BIT_DIS_TXDMA_PRE_8822B BIT(7) +#define BIT_DIS_RXDMA_PRE_8822B BIT(6) + +#define BIT_SHIFT_HPS_CLKR_PCIE_8822B 4 +#define BIT_MASK_HPS_CLKR_PCIE_8822B 0x3 +#define BIT_HPS_CLKR_PCIE_8822B(x) \ + (((x) & BIT_MASK_HPS_CLKR_PCIE_8822B) << BIT_SHIFT_HPS_CLKR_PCIE_8822B) +#define BITS_HPS_CLKR_PCIE_8822B \ + (BIT_MASK_HPS_CLKR_PCIE_8822B << BIT_SHIFT_HPS_CLKR_PCIE_8822B) +#define BIT_CLEAR_HPS_CLKR_PCIE_8822B(x) ((x) & (~BITS_HPS_CLKR_PCIE_8822B)) +#define BIT_GET_HPS_CLKR_PCIE_8822B(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_PCIE_8822B) & BIT_MASK_HPS_CLKR_PCIE_8822B) +#define BIT_SET_HPS_CLKR_PCIE_8822B(x, v) \ + (BIT_CLEAR_HPS_CLKR_PCIE_8822B(x) | BIT_HPS_CLKR_PCIE_8822B(v)) + +#define BIT_PCIE_INT_8822B BIT(3) +#define BIT_TXFLAG_EXIT_L1_EN_8822B BIT(2) +#define BIT_EN_RXDMA_ALIGN_8822B BIT(1) +#define BIT_EN_TXDMA_ALIGN_8822B BIT(0) + +/* 2 REG_PCIE_HRPWM2_V1_8822B */ + +#define BIT_SHIFT_PCIE_HRPWM2_8822B 0 +#define BIT_MASK_PCIE_HRPWM2_8822B 0xffff +#define BIT_PCIE_HRPWM2_8822B(x) \ + (((x) & BIT_MASK_PCIE_HRPWM2_8822B) << BIT_SHIFT_PCIE_HRPWM2_8822B) +#define BITS_PCIE_HRPWM2_8822B \ + (BIT_MASK_PCIE_HRPWM2_8822B << BIT_SHIFT_PCIE_HRPWM2_8822B) +#define BIT_CLEAR_PCIE_HRPWM2_8822B(x) ((x) & (~BITS_PCIE_HRPWM2_8822B)) +#define BIT_GET_PCIE_HRPWM2_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM2_8822B) & BIT_MASK_PCIE_HRPWM2_8822B) +#define BIT_SET_PCIE_HRPWM2_8822B(x, v) \ + (BIT_CLEAR_PCIE_HRPWM2_8822B(x) | BIT_PCIE_HRPWM2_8822B(v)) + +/* 2 REG_PCIE_HCPWM2_V1_8822B */ + +#define BIT_SHIFT_PCIE_HCPWM2_8822B 0 +#define BIT_MASK_PCIE_HCPWM2_8822B 0xffff +#define BIT_PCIE_HCPWM2_8822B(x) \ + (((x) & BIT_MASK_PCIE_HCPWM2_8822B) << BIT_SHIFT_PCIE_HCPWM2_8822B) +#define BITS_PCIE_HCPWM2_8822B \ + (BIT_MASK_PCIE_HCPWM2_8822B << BIT_SHIFT_PCIE_HCPWM2_8822B) +#define BIT_CLEAR_PCIE_HCPWM2_8822B(x) ((x) & (~BITS_PCIE_HCPWM2_8822B)) +#define BIT_GET_PCIE_HCPWM2_8822B(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM2_8822B) & BIT_MASK_PCIE_HCPWM2_8822B) +#define BIT_SET_PCIE_HCPWM2_8822B(x, v) \ + (BIT_CLEAR_PCIE_HCPWM2_8822B(x) | BIT_PCIE_HCPWM2_8822B(v)) + +/* 2 REG_PCIE_H2C_MSG_V1_8822B */ + +#define BIT_SHIFT_DRV2FW_INFO_8822B 0 +#define BIT_MASK_DRV2FW_INFO_8822B 0xffffffffL +#define BIT_DRV2FW_INFO_8822B(x) \ + (((x) & BIT_MASK_DRV2FW_INFO_8822B) << BIT_SHIFT_DRV2FW_INFO_8822B) +#define BITS_DRV2FW_INFO_8822B \ + (BIT_MASK_DRV2FW_INFO_8822B << BIT_SHIFT_DRV2FW_INFO_8822B) +#define BIT_CLEAR_DRV2FW_INFO_8822B(x) ((x) & (~BITS_DRV2FW_INFO_8822B)) +#define BIT_GET_DRV2FW_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_DRV2FW_INFO_8822B) & BIT_MASK_DRV2FW_INFO_8822B) +#define BIT_SET_DRV2FW_INFO_8822B(x, v) \ + (BIT_CLEAR_DRV2FW_INFO_8822B(x) | BIT_DRV2FW_INFO_8822B(v)) + +/* 2 REG_PCIE_C2H_MSG_V1_8822B */ + +#define BIT_SHIFT_HCI_PCIE_C2H_MSG_8822B 0 +#define BIT_MASK_HCI_PCIE_C2H_MSG_8822B 0xffffffffL +#define BIT_HCI_PCIE_C2H_MSG_8822B(x) \ + (((x) & BIT_MASK_HCI_PCIE_C2H_MSG_8822B) \ + << BIT_SHIFT_HCI_PCIE_C2H_MSG_8822B) +#define BITS_HCI_PCIE_C2H_MSG_8822B \ + (BIT_MASK_HCI_PCIE_C2H_MSG_8822B << BIT_SHIFT_HCI_PCIE_C2H_MSG_8822B) +#define BIT_CLEAR_HCI_PCIE_C2H_MSG_8822B(x) \ + ((x) & (~BITS_HCI_PCIE_C2H_MSG_8822B)) +#define BIT_GET_HCI_PCIE_C2H_MSG_8822B(x) \ + (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG_8822B) & \ + BIT_MASK_HCI_PCIE_C2H_MSG_8822B) +#define BIT_SET_HCI_PCIE_C2H_MSG_8822B(x, v) \ + (BIT_CLEAR_HCI_PCIE_C2H_MSG_8822B(x) | BIT_HCI_PCIE_C2H_MSG_8822B(v)) + +/* 2 REG_DBI_WDATA_V1_8822B */ + +#define BIT_SHIFT_DBI_WDATA_8822B 0 +#define BIT_MASK_DBI_WDATA_8822B 0xffffffffL +#define BIT_DBI_WDATA_8822B(x) \ + (((x) & BIT_MASK_DBI_WDATA_8822B) << BIT_SHIFT_DBI_WDATA_8822B) +#define BITS_DBI_WDATA_8822B \ + (BIT_MASK_DBI_WDATA_8822B << BIT_SHIFT_DBI_WDATA_8822B) +#define BIT_CLEAR_DBI_WDATA_8822B(x) ((x) & (~BITS_DBI_WDATA_8822B)) +#define BIT_GET_DBI_WDATA_8822B(x) \ + (((x) >> BIT_SHIFT_DBI_WDATA_8822B) & BIT_MASK_DBI_WDATA_8822B) +#define BIT_SET_DBI_WDATA_8822B(x, v) \ + (BIT_CLEAR_DBI_WDATA_8822B(x) | BIT_DBI_WDATA_8822B(v)) + +/* 2 REG_DBI_RDATA_V1_8822B */ + +#define BIT_SHIFT_DBI_RDATA_8822B 0 +#define BIT_MASK_DBI_RDATA_8822B 0xffffffffL +#define BIT_DBI_RDATA_8822B(x) \ + (((x) & BIT_MASK_DBI_RDATA_8822B) << BIT_SHIFT_DBI_RDATA_8822B) +#define BITS_DBI_RDATA_8822B \ + (BIT_MASK_DBI_RDATA_8822B << BIT_SHIFT_DBI_RDATA_8822B) +#define BIT_CLEAR_DBI_RDATA_8822B(x) ((x) & (~BITS_DBI_RDATA_8822B)) +#define BIT_GET_DBI_RDATA_8822B(x) \ + (((x) >> BIT_SHIFT_DBI_RDATA_8822B) & BIT_MASK_DBI_RDATA_8822B) +#define BIT_SET_DBI_RDATA_8822B(x, v) \ + (BIT_CLEAR_DBI_RDATA_8822B(x) | BIT_DBI_RDATA_8822B(v)) + +/* 2 REG_DBI_FLAG_V1_8822B */ +#define BIT_EN_STUCK_DBG_8822B BIT(26) +#define BIT_RX_STUCK_8822B BIT(25) +#define BIT_TX_STUCK_8822B BIT(24) +#define BIT_DBI_RFLAG_8822B BIT(17) +#define BIT_DBI_WFLAG_8822B BIT(16) + +#define BIT_SHIFT_DBI_WREN_8822B 12 +#define BIT_MASK_DBI_WREN_8822B 0xf +#define BIT_DBI_WREN_8822B(x) \ + (((x) & BIT_MASK_DBI_WREN_8822B) << BIT_SHIFT_DBI_WREN_8822B) +#define BITS_DBI_WREN_8822B \ + (BIT_MASK_DBI_WREN_8822B << BIT_SHIFT_DBI_WREN_8822B) +#define BIT_CLEAR_DBI_WREN_8822B(x) ((x) & (~BITS_DBI_WREN_8822B)) +#define BIT_GET_DBI_WREN_8822B(x) \ + (((x) >> BIT_SHIFT_DBI_WREN_8822B) & BIT_MASK_DBI_WREN_8822B) +#define BIT_SET_DBI_WREN_8822B(x, v) \ + (BIT_CLEAR_DBI_WREN_8822B(x) | BIT_DBI_WREN_8822B(v)) + +#define BIT_SHIFT_DBI_ADDR_8822B 0 +#define BIT_MASK_DBI_ADDR_8822B 0xfff +#define BIT_DBI_ADDR_8822B(x) \ + (((x) & BIT_MASK_DBI_ADDR_8822B) << BIT_SHIFT_DBI_ADDR_8822B) +#define BITS_DBI_ADDR_8822B \ + (BIT_MASK_DBI_ADDR_8822B << BIT_SHIFT_DBI_ADDR_8822B) +#define BIT_CLEAR_DBI_ADDR_8822B(x) ((x) & (~BITS_DBI_ADDR_8822B)) +#define BIT_GET_DBI_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_DBI_ADDR_8822B) & BIT_MASK_DBI_ADDR_8822B) +#define BIT_SET_DBI_ADDR_8822B(x, v) \ + (BIT_CLEAR_DBI_ADDR_8822B(x) | BIT_DBI_ADDR_8822B(v)) + +/* 2 REG_MDIO_V1_8822B */ + +#define BIT_SHIFT_MDIO_RDATA_8822B 16 +#define BIT_MASK_MDIO_RDATA_8822B 0xffff +#define BIT_MDIO_RDATA_8822B(x) \ + (((x) & BIT_MASK_MDIO_RDATA_8822B) << BIT_SHIFT_MDIO_RDATA_8822B) +#define BITS_MDIO_RDATA_8822B \ + (BIT_MASK_MDIO_RDATA_8822B << BIT_SHIFT_MDIO_RDATA_8822B) +#define BIT_CLEAR_MDIO_RDATA_8822B(x) ((x) & (~BITS_MDIO_RDATA_8822B)) +#define BIT_GET_MDIO_RDATA_8822B(x) \ + (((x) >> BIT_SHIFT_MDIO_RDATA_8822B) & BIT_MASK_MDIO_RDATA_8822B) +#define BIT_SET_MDIO_RDATA_8822B(x, v) \ + (BIT_CLEAR_MDIO_RDATA_8822B(x) | BIT_MDIO_RDATA_8822B(v)) + +#define BIT_SHIFT_MDIO_WDATA_8822B 0 +#define BIT_MASK_MDIO_WDATA_8822B 0xffff +#define BIT_MDIO_WDATA_8822B(x) \ + (((x) & BIT_MASK_MDIO_WDATA_8822B) << BIT_SHIFT_MDIO_WDATA_8822B) +#define BITS_MDIO_WDATA_8822B \ + (BIT_MASK_MDIO_WDATA_8822B << BIT_SHIFT_MDIO_WDATA_8822B) +#define BIT_CLEAR_MDIO_WDATA_8822B(x) ((x) & (~BITS_MDIO_WDATA_8822B)) +#define BIT_GET_MDIO_WDATA_8822B(x) \ + (((x) >> BIT_SHIFT_MDIO_WDATA_8822B) & BIT_MASK_MDIO_WDATA_8822B) +#define BIT_SET_MDIO_WDATA_8822B(x, v) \ + (BIT_CLEAR_MDIO_WDATA_8822B(x) | BIT_MDIO_WDATA_8822B(v)) + +/* 2 REG_PCIE_MIX_CFG_8822B */ + +#define BIT_SHIFT_MDIO_PHY_ADDR_8822B 24 +#define BIT_MASK_MDIO_PHY_ADDR_8822B 0x1f +#define BIT_MDIO_PHY_ADDR_8822B(x) \ + (((x) & BIT_MASK_MDIO_PHY_ADDR_8822B) << BIT_SHIFT_MDIO_PHY_ADDR_8822B) +#define BITS_MDIO_PHY_ADDR_8822B \ + (BIT_MASK_MDIO_PHY_ADDR_8822B << BIT_SHIFT_MDIO_PHY_ADDR_8822B) +#define BIT_CLEAR_MDIO_PHY_ADDR_8822B(x) ((x) & (~BITS_MDIO_PHY_ADDR_8822B)) +#define BIT_GET_MDIO_PHY_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_MDIO_PHY_ADDR_8822B) & BIT_MASK_MDIO_PHY_ADDR_8822B) +#define BIT_SET_MDIO_PHY_ADDR_8822B(x, v) \ + (BIT_CLEAR_MDIO_PHY_ADDR_8822B(x) | BIT_MDIO_PHY_ADDR_8822B(v)) + +#define BIT_SHIFT_WATCH_DOG_RECORD_V1_8822B 10 +#define BIT_MASK_WATCH_DOG_RECORD_V1_8822B 0x3fff +#define BIT_WATCH_DOG_RECORD_V1_8822B(x) \ + (((x) & BIT_MASK_WATCH_DOG_RECORD_V1_8822B) \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8822B) +#define BITS_WATCH_DOG_RECORD_V1_8822B \ + (BIT_MASK_WATCH_DOG_RECORD_V1_8822B \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8822B) +#define BIT_CLEAR_WATCH_DOG_RECORD_V1_8822B(x) \ + ((x) & (~BITS_WATCH_DOG_RECORD_V1_8822B)) +#define BIT_GET_WATCH_DOG_RECORD_V1_8822B(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1_8822B) & \ + BIT_MASK_WATCH_DOG_RECORD_V1_8822B) +#define BIT_SET_WATCH_DOG_RECORD_V1_8822B(x, v) \ + (BIT_CLEAR_WATCH_DOG_RECORD_V1_8822B(x) | \ + BIT_WATCH_DOG_RECORD_V1_8822B(v)) + +#define BIT_R_IO_TIMEOUT_FLAG_V1_8822B BIT(9) +#define BIT_EN_WATCH_DOG_8822B BIT(8) +#define BIT_ECRC_EN_V1_8822B BIT(7) +#define BIT_MDIO_RFLAG_V1_8822B BIT(6) +#define BIT_MDIO_WFLAG_V1_8822B BIT(5) + +#define BIT_SHIFT_MDIO_REG_ADDR_V1_8822B 0 +#define BIT_MASK_MDIO_REG_ADDR_V1_8822B 0x1f +#define BIT_MDIO_REG_ADDR_V1_8822B(x) \ + (((x) & BIT_MASK_MDIO_REG_ADDR_V1_8822B) \ + << BIT_SHIFT_MDIO_REG_ADDR_V1_8822B) +#define BITS_MDIO_REG_ADDR_V1_8822B \ + (BIT_MASK_MDIO_REG_ADDR_V1_8822B << BIT_SHIFT_MDIO_REG_ADDR_V1_8822B) +#define BIT_CLEAR_MDIO_REG_ADDR_V1_8822B(x) \ + ((x) & (~BITS_MDIO_REG_ADDR_V1_8822B)) +#define BIT_GET_MDIO_REG_ADDR_V1_8822B(x) \ + (((x) >> BIT_SHIFT_MDIO_REG_ADDR_V1_8822B) & \ + BIT_MASK_MDIO_REG_ADDR_V1_8822B) +#define BIT_SET_MDIO_REG_ADDR_V1_8822B(x, v) \ + (BIT_CLEAR_MDIO_REG_ADDR_V1_8822B(x) | BIT_MDIO_REG_ADDR_V1_8822B(v)) + +/* 2 REG_HCI_MIX_CFG_8822B */ +#define BIT_HOST_GEN2_SUPPORT_8822B BIT(20) + +#define BIT_SHIFT_TXDMA_ERR_FLAG_8822B 16 +#define BIT_MASK_TXDMA_ERR_FLAG_8822B 0xf +#define BIT_TXDMA_ERR_FLAG_8822B(x) \ + (((x) & BIT_MASK_TXDMA_ERR_FLAG_8822B) \ + << BIT_SHIFT_TXDMA_ERR_FLAG_8822B) +#define BITS_TXDMA_ERR_FLAG_8822B \ + (BIT_MASK_TXDMA_ERR_FLAG_8822B << BIT_SHIFT_TXDMA_ERR_FLAG_8822B) +#define BIT_CLEAR_TXDMA_ERR_FLAG_8822B(x) ((x) & (~BITS_TXDMA_ERR_FLAG_8822B)) +#define BIT_GET_TXDMA_ERR_FLAG_8822B(x) \ + (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_8822B) & \ + BIT_MASK_TXDMA_ERR_FLAG_8822B) +#define BIT_SET_TXDMA_ERR_FLAG_8822B(x, v) \ + (BIT_CLEAR_TXDMA_ERR_FLAG_8822B(x) | BIT_TXDMA_ERR_FLAG_8822B(v)) + +#define BIT_SHIFT_EARLY_MODE_SEL_8822B 12 +#define BIT_MASK_EARLY_MODE_SEL_8822B 0xf +#define BIT_EARLY_MODE_SEL_8822B(x) \ + (((x) & BIT_MASK_EARLY_MODE_SEL_8822B) \ + << BIT_SHIFT_EARLY_MODE_SEL_8822B) +#define BITS_EARLY_MODE_SEL_8822B \ + (BIT_MASK_EARLY_MODE_SEL_8822B << BIT_SHIFT_EARLY_MODE_SEL_8822B) +#define BIT_CLEAR_EARLY_MODE_SEL_8822B(x) ((x) & (~BITS_EARLY_MODE_SEL_8822B)) +#define BIT_GET_EARLY_MODE_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_EARLY_MODE_SEL_8822B) & \ + BIT_MASK_EARLY_MODE_SEL_8822B) +#define BIT_SET_EARLY_MODE_SEL_8822B(x, v) \ + (BIT_CLEAR_EARLY_MODE_SEL_8822B(x) | BIT_EARLY_MODE_SEL_8822B(v)) + +#define BIT_EPHY_RX50_EN_8822B BIT(11) + +#define BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822B 8 +#define BIT_MASK_MSI_TIMEOUT_ID_V1_8822B 0x7 +#define BIT_MSI_TIMEOUT_ID_V1_8822B(x) \ + (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1_8822B) \ + << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822B) +#define BITS_MSI_TIMEOUT_ID_V1_8822B \ + (BIT_MASK_MSI_TIMEOUT_ID_V1_8822B << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822B) +#define BIT_CLEAR_MSI_TIMEOUT_ID_V1_8822B(x) \ + ((x) & (~BITS_MSI_TIMEOUT_ID_V1_8822B)) +#define BIT_GET_MSI_TIMEOUT_ID_V1_8822B(x) \ + (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822B) & \ + BIT_MASK_MSI_TIMEOUT_ID_V1_8822B) +#define BIT_SET_MSI_TIMEOUT_ID_V1_8822B(x, v) \ + (BIT_CLEAR_MSI_TIMEOUT_ID_V1_8822B(x) | BIT_MSI_TIMEOUT_ID_V1_8822B(v)) + +#define BIT_RADDR_RD_8822B BIT(7) +#define BIT_EN_MUL_TAG_8822B BIT(6) +#define BIT_EN_EARLY_MODE_8822B BIT(5) +#define BIT_L0S_LINK_OFF_8822B BIT(4) +#define BIT_ACT_LINK_OFF_8822B BIT(3) +#define BIT_EN_SLOW_MAC_TX_8822B BIT(2) +#define BIT_EN_SLOW_MAC_RX_8822B BIT(1) + +/* 2 REG_STC_INT_CS_8822B(PCIE STATE CHANGE INTERRUPT CONTROL AND STATUS) */ +#define BIT_STC_INT_EN_8822B BIT(31) + +#define BIT_SHIFT_STC_INT_FLAG_8822B 16 +#define BIT_MASK_STC_INT_FLAG_8822B 0xff +#define BIT_STC_INT_FLAG_8822B(x) \ + (((x) & BIT_MASK_STC_INT_FLAG_8822B) << BIT_SHIFT_STC_INT_FLAG_8822B) +#define BITS_STC_INT_FLAG_8822B \ + (BIT_MASK_STC_INT_FLAG_8822B << BIT_SHIFT_STC_INT_FLAG_8822B) +#define BIT_CLEAR_STC_INT_FLAG_8822B(x) ((x) & (~BITS_STC_INT_FLAG_8822B)) +#define BIT_GET_STC_INT_FLAG_8822B(x) \ + (((x) >> BIT_SHIFT_STC_INT_FLAG_8822B) & BIT_MASK_STC_INT_FLAG_8822B) +#define BIT_SET_STC_INT_FLAG_8822B(x, v) \ + (BIT_CLEAR_STC_INT_FLAG_8822B(x) | BIT_STC_INT_FLAG_8822B(v)) + +#define BIT_SHIFT_STC_INT_IDX_8822B 8 +#define BIT_MASK_STC_INT_IDX_8822B 0x7 +#define BIT_STC_INT_IDX_8822B(x) \ + (((x) & BIT_MASK_STC_INT_IDX_8822B) << BIT_SHIFT_STC_INT_IDX_8822B) +#define BITS_STC_INT_IDX_8822B \ + (BIT_MASK_STC_INT_IDX_8822B << BIT_SHIFT_STC_INT_IDX_8822B) +#define BIT_CLEAR_STC_INT_IDX_8822B(x) ((x) & (~BITS_STC_INT_IDX_8822B)) +#define BIT_GET_STC_INT_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_STC_INT_IDX_8822B) & BIT_MASK_STC_INT_IDX_8822B) +#define BIT_SET_STC_INT_IDX_8822B(x, v) \ + (BIT_CLEAR_STC_INT_IDX_8822B(x) | BIT_STC_INT_IDX_8822B(v)) + +#define BIT_SHIFT_STC_INT_REALTIME_CS_8822B 0 +#define BIT_MASK_STC_INT_REALTIME_CS_8822B 0x3f +#define BIT_STC_INT_REALTIME_CS_8822B(x) \ + (((x) & BIT_MASK_STC_INT_REALTIME_CS_8822B) \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8822B) +#define BITS_STC_INT_REALTIME_CS_8822B \ + (BIT_MASK_STC_INT_REALTIME_CS_8822B \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8822B) +#define BIT_CLEAR_STC_INT_REALTIME_CS_8822B(x) \ + ((x) & (~BITS_STC_INT_REALTIME_CS_8822B)) +#define BIT_GET_STC_INT_REALTIME_CS_8822B(x) \ + (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS_8822B) & \ + BIT_MASK_STC_INT_REALTIME_CS_8822B) +#define BIT_SET_STC_INT_REALTIME_CS_8822B(x, v) \ + (BIT_CLEAR_STC_INT_REALTIME_CS_8822B(x) | \ + BIT_STC_INT_REALTIME_CS_8822B(v)) + +/* 2 REG_ST_INT_CFG_8822B(PCIE STATE CHANGE INTERRUPT CONFIGURATION) */ +#define BIT_STC_INT_GRP_EN_8822B BIT(31) + +#define BIT_SHIFT_STC_INT_EXPECT_LS_8822B 8 +#define BIT_MASK_STC_INT_EXPECT_LS_8822B 0x3f +#define BIT_STC_INT_EXPECT_LS_8822B(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_LS_8822B) \ + << BIT_SHIFT_STC_INT_EXPECT_LS_8822B) +#define BITS_STC_INT_EXPECT_LS_8822B \ + (BIT_MASK_STC_INT_EXPECT_LS_8822B << BIT_SHIFT_STC_INT_EXPECT_LS_8822B) +#define BIT_CLEAR_STC_INT_EXPECT_LS_8822B(x) \ + ((x) & (~BITS_STC_INT_EXPECT_LS_8822B)) +#define BIT_GET_STC_INT_EXPECT_LS_8822B(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS_8822B) & \ + BIT_MASK_STC_INT_EXPECT_LS_8822B) +#define BIT_SET_STC_INT_EXPECT_LS_8822B(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_LS_8822B(x) | BIT_STC_INT_EXPECT_LS_8822B(v)) + +#define BIT_SHIFT_STC_INT_EXPECT_CS_8822B 0 +#define BIT_MASK_STC_INT_EXPECT_CS_8822B 0x3f +#define BIT_STC_INT_EXPECT_CS_8822B(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_CS_8822B) \ + << BIT_SHIFT_STC_INT_EXPECT_CS_8822B) +#define BITS_STC_INT_EXPECT_CS_8822B \ + (BIT_MASK_STC_INT_EXPECT_CS_8822B << BIT_SHIFT_STC_INT_EXPECT_CS_8822B) +#define BIT_CLEAR_STC_INT_EXPECT_CS_8822B(x) \ + ((x) & (~BITS_STC_INT_EXPECT_CS_8822B)) +#define BIT_GET_STC_INT_EXPECT_CS_8822B(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS_8822B) & \ + BIT_MASK_STC_INT_EXPECT_CS_8822B) +#define BIT_SET_STC_INT_EXPECT_CS_8822B(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_CS_8822B(x) | BIT_STC_INT_EXPECT_CS_8822B(v)) + +/* 2 REG_CMU_DLY_CTRL_8822B(PCIE PHY CLOCK MGT UNIT DELAY CONTROL ) */ +#define BIT_CMU_DLY_EN_8822B BIT(31) +#define BIT_CMU_DLY_MODE_8822B BIT(30) + +#define BIT_SHIFT_CMU_DLY_PRE_DIV_8822B 0 +#define BIT_MASK_CMU_DLY_PRE_DIV_8822B 0xff +#define BIT_CMU_DLY_PRE_DIV_8822B(x) \ + (((x) & BIT_MASK_CMU_DLY_PRE_DIV_8822B) \ + << BIT_SHIFT_CMU_DLY_PRE_DIV_8822B) +#define BITS_CMU_DLY_PRE_DIV_8822B \ + (BIT_MASK_CMU_DLY_PRE_DIV_8822B << BIT_SHIFT_CMU_DLY_PRE_DIV_8822B) +#define BIT_CLEAR_CMU_DLY_PRE_DIV_8822B(x) ((x) & (~BITS_CMU_DLY_PRE_DIV_8822B)) +#define BIT_GET_CMU_DLY_PRE_DIV_8822B(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_PRE_DIV_8822B) & \ + BIT_MASK_CMU_DLY_PRE_DIV_8822B) +#define BIT_SET_CMU_DLY_PRE_DIV_8822B(x, v) \ + (BIT_CLEAR_CMU_DLY_PRE_DIV_8822B(x) | BIT_CMU_DLY_PRE_DIV_8822B(v)) + +/* 2 REG_CMU_DLY_CFG_8822B(PCIE PHY CLOCK MGT UNIT DELAY CONFIGURATION ) */ + +#define BIT_SHIFT_CMU_DLY_LTR_A2I_8822B 24 +#define BIT_MASK_CMU_DLY_LTR_A2I_8822B 0xff +#define BIT_CMU_DLY_LTR_A2I_8822B(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_A2I_8822B) \ + << BIT_SHIFT_CMU_DLY_LTR_A2I_8822B) +#define BITS_CMU_DLY_LTR_A2I_8822B \ + (BIT_MASK_CMU_DLY_LTR_A2I_8822B << BIT_SHIFT_CMU_DLY_LTR_A2I_8822B) +#define BIT_CLEAR_CMU_DLY_LTR_A2I_8822B(x) ((x) & (~BITS_CMU_DLY_LTR_A2I_8822B)) +#define BIT_GET_CMU_DLY_LTR_A2I_8822B(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_A2I_8822B) & \ + BIT_MASK_CMU_DLY_LTR_A2I_8822B) +#define BIT_SET_CMU_DLY_LTR_A2I_8822B(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_A2I_8822B(x) | BIT_CMU_DLY_LTR_A2I_8822B(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_I2A_8822B 16 +#define BIT_MASK_CMU_DLY_LTR_I2A_8822B 0xff +#define BIT_CMU_DLY_LTR_I2A_8822B(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_I2A_8822B) \ + << BIT_SHIFT_CMU_DLY_LTR_I2A_8822B) +#define BITS_CMU_DLY_LTR_I2A_8822B \ + (BIT_MASK_CMU_DLY_LTR_I2A_8822B << BIT_SHIFT_CMU_DLY_LTR_I2A_8822B) +#define BIT_CLEAR_CMU_DLY_LTR_I2A_8822B(x) ((x) & (~BITS_CMU_DLY_LTR_I2A_8822B)) +#define BIT_GET_CMU_DLY_LTR_I2A_8822B(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_I2A_8822B) & \ + BIT_MASK_CMU_DLY_LTR_I2A_8822B) +#define BIT_SET_CMU_DLY_LTR_I2A_8822B(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_I2A_8822B(x) | BIT_CMU_DLY_LTR_I2A_8822B(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_IDLE_8822B 8 +#define BIT_MASK_CMU_DLY_LTR_IDLE_8822B 0xff +#define BIT_CMU_DLY_LTR_IDLE_8822B(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_IDLE_8822B) \ + << BIT_SHIFT_CMU_DLY_LTR_IDLE_8822B) +#define BITS_CMU_DLY_LTR_IDLE_8822B \ + (BIT_MASK_CMU_DLY_LTR_IDLE_8822B << BIT_SHIFT_CMU_DLY_LTR_IDLE_8822B) +#define BIT_CLEAR_CMU_DLY_LTR_IDLE_8822B(x) \ + ((x) & (~BITS_CMU_DLY_LTR_IDLE_8822B)) +#define BIT_GET_CMU_DLY_LTR_IDLE_8822B(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_IDLE_8822B) & \ + BIT_MASK_CMU_DLY_LTR_IDLE_8822B) +#define BIT_SET_CMU_DLY_LTR_IDLE_8822B(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_IDLE_8822B(x) | BIT_CMU_DLY_LTR_IDLE_8822B(v)) + +#define BIT_SHIFT_CMU_DLY_LTR_ACT_8822B 0 +#define BIT_MASK_CMU_DLY_LTR_ACT_8822B 0xff +#define BIT_CMU_DLY_LTR_ACT_8822B(x) \ + (((x) & BIT_MASK_CMU_DLY_LTR_ACT_8822B) \ + << BIT_SHIFT_CMU_DLY_LTR_ACT_8822B) +#define BITS_CMU_DLY_LTR_ACT_8822B \ + (BIT_MASK_CMU_DLY_LTR_ACT_8822B << BIT_SHIFT_CMU_DLY_LTR_ACT_8822B) +#define BIT_CLEAR_CMU_DLY_LTR_ACT_8822B(x) ((x) & (~BITS_CMU_DLY_LTR_ACT_8822B)) +#define BIT_GET_CMU_DLY_LTR_ACT_8822B(x) \ + (((x) >> BIT_SHIFT_CMU_DLY_LTR_ACT_8822B) & \ + BIT_MASK_CMU_DLY_LTR_ACT_8822B) +#define BIT_SET_CMU_DLY_LTR_ACT_8822B(x, v) \ + (BIT_CLEAR_CMU_DLY_LTR_ACT_8822B(x) | BIT_CMU_DLY_LTR_ACT_8822B(v)) + +/* 2 REG_H2CQ_TXBD_DESA_8822B */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_8822B 0 +#define BIT_MASK_H2CQ_TXBD_DESA_8822B 0xffffffffffffffffL +#define BIT_H2CQ_TXBD_DESA_8822B(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_8822B) \ + << BIT_SHIFT_H2CQ_TXBD_DESA_8822B) +#define BITS_H2CQ_TXBD_DESA_8822B \ + (BIT_MASK_H2CQ_TXBD_DESA_8822B << BIT_SHIFT_H2CQ_TXBD_DESA_8822B) +#define BIT_CLEAR_H2CQ_TXBD_DESA_8822B(x) ((x) & (~BITS_H2CQ_TXBD_DESA_8822B)) +#define BIT_GET_H2CQ_TXBD_DESA_8822B(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_8822B) & \ + BIT_MASK_H2CQ_TXBD_DESA_8822B) +#define BIT_SET_H2CQ_TXBD_DESA_8822B(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_8822B(x) | BIT_H2CQ_TXBD_DESA_8822B(v)) + +/* 2 REG_H2CQ_TXBD_NUM_8822B */ +#define BIT_PCIE_H2CQ_FLAG_8822B BIT(14) + +#define BIT_SHIFT_H2CQ_DESC_MODE_8822B 12 +#define BIT_MASK_H2CQ_DESC_MODE_8822B 0x3 +#define BIT_H2CQ_DESC_MODE_8822B(x) \ + (((x) & BIT_MASK_H2CQ_DESC_MODE_8822B) \ + << BIT_SHIFT_H2CQ_DESC_MODE_8822B) +#define BITS_H2CQ_DESC_MODE_8822B \ + (BIT_MASK_H2CQ_DESC_MODE_8822B << BIT_SHIFT_H2CQ_DESC_MODE_8822B) +#define BIT_CLEAR_H2CQ_DESC_MODE_8822B(x) ((x) & (~BITS_H2CQ_DESC_MODE_8822B)) +#define BIT_GET_H2CQ_DESC_MODE_8822B(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8822B) & \ + BIT_MASK_H2CQ_DESC_MODE_8822B) +#define BIT_SET_H2CQ_DESC_MODE_8822B(x, v) \ + (BIT_CLEAR_H2CQ_DESC_MODE_8822B(x) | BIT_H2CQ_DESC_MODE_8822B(v)) + +#define BIT_SHIFT_H2CQ_DESC_NUM_8822B 0 +#define BIT_MASK_H2CQ_DESC_NUM_8822B 0xfff +#define BIT_H2CQ_DESC_NUM_8822B(x) \ + (((x) & BIT_MASK_H2CQ_DESC_NUM_8822B) << BIT_SHIFT_H2CQ_DESC_NUM_8822B) +#define BITS_H2CQ_DESC_NUM_8822B \ + (BIT_MASK_H2CQ_DESC_NUM_8822B << BIT_SHIFT_H2CQ_DESC_NUM_8822B) +#define BIT_CLEAR_H2CQ_DESC_NUM_8822B(x) ((x) & (~BITS_H2CQ_DESC_NUM_8822B)) +#define BIT_GET_H2CQ_DESC_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_NUM_8822B) & BIT_MASK_H2CQ_DESC_NUM_8822B) +#define BIT_SET_H2CQ_DESC_NUM_8822B(x, v) \ + (BIT_CLEAR_H2CQ_DESC_NUM_8822B(x) | BIT_H2CQ_DESC_NUM_8822B(v)) + +/* 2 REG_H2CQ_TXBD_IDX_8822B */ + +#define BIT_SHIFT_H2CQ_HW_IDX_8822B 16 +#define BIT_MASK_H2CQ_HW_IDX_8822B 0xfff +#define BIT_H2CQ_HW_IDX_8822B(x) \ + (((x) & BIT_MASK_H2CQ_HW_IDX_8822B) << BIT_SHIFT_H2CQ_HW_IDX_8822B) +#define BITS_H2CQ_HW_IDX_8822B \ + (BIT_MASK_H2CQ_HW_IDX_8822B << BIT_SHIFT_H2CQ_HW_IDX_8822B) +#define BIT_CLEAR_H2CQ_HW_IDX_8822B(x) ((x) & (~BITS_H2CQ_HW_IDX_8822B)) +#define BIT_GET_H2CQ_HW_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8822B) & BIT_MASK_H2CQ_HW_IDX_8822B) +#define BIT_SET_H2CQ_HW_IDX_8822B(x, v) \ + (BIT_CLEAR_H2CQ_HW_IDX_8822B(x) | BIT_H2CQ_HW_IDX_8822B(v)) + +#define BIT_SHIFT_H2CQ_HOST_IDX_8822B 0 +#define BIT_MASK_H2CQ_HOST_IDX_8822B 0xfff +#define BIT_H2CQ_HOST_IDX_8822B(x) \ + (((x) & BIT_MASK_H2CQ_HOST_IDX_8822B) << BIT_SHIFT_H2CQ_HOST_IDX_8822B) +#define BITS_H2CQ_HOST_IDX_8822B \ + (BIT_MASK_H2CQ_HOST_IDX_8822B << BIT_SHIFT_H2CQ_HOST_IDX_8822B) +#define BIT_CLEAR_H2CQ_HOST_IDX_8822B(x) ((x) & (~BITS_H2CQ_HOST_IDX_8822B)) +#define BIT_GET_H2CQ_HOST_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8822B) & BIT_MASK_H2CQ_HOST_IDX_8822B) +#define BIT_SET_H2CQ_HOST_IDX_8822B(x, v) \ + (BIT_CLEAR_H2CQ_HOST_IDX_8822B(x) | BIT_H2CQ_HOST_IDX_8822B(v)) + +/* 2 REG_H2CQ_CSR_8822B[31:0] (H2CQ CONTROL AND STATUS) */ +#define BIT_H2CQ_FULL_8822B BIT(31) +#define BIT_CLR_H2CQ_HOST_IDX_8822B BIT(16) +#define BIT_CLR_H2CQ_HW_IDX_8822B BIT(8) +#define BIT_STOP_H2CQ_8822B BIT(0) + +/* 2 REG_CHANGE_PCIE_SPEED_8822B */ +#define BIT_CHANGE_PCIE_SPEED_8822B BIT(18) + +#define BIT_SHIFT_GEN1_GEN2_8822B 16 +#define BIT_MASK_GEN1_GEN2_8822B 0x3 +#define BIT_GEN1_GEN2_8822B(x) \ + (((x) & BIT_MASK_GEN1_GEN2_8822B) << BIT_SHIFT_GEN1_GEN2_8822B) +#define BITS_GEN1_GEN2_8822B \ + (BIT_MASK_GEN1_GEN2_8822B << BIT_SHIFT_GEN1_GEN2_8822B) +#define BIT_CLEAR_GEN1_GEN2_8822B(x) ((x) & (~BITS_GEN1_GEN2_8822B)) +#define BIT_GET_GEN1_GEN2_8822B(x) \ + (((x) >> BIT_SHIFT_GEN1_GEN2_8822B) & BIT_MASK_GEN1_GEN2_8822B) +#define BIT_SET_GEN1_GEN2_8822B(x, v) \ + (BIT_CLEAR_GEN1_GEN2_8822B(x) | BIT_GEN1_GEN2_8822B(v)) + +#define BIT_SHIFT_RXDMA_ERROR_COUNTER_8822B 8 +#define BIT_MASK_RXDMA_ERROR_COUNTER_8822B 0xff +#define BIT_RXDMA_ERROR_COUNTER_8822B(x) \ + (((x) & BIT_MASK_RXDMA_ERROR_COUNTER_8822B) \ + << BIT_SHIFT_RXDMA_ERROR_COUNTER_8822B) +#define BITS_RXDMA_ERROR_COUNTER_8822B \ + (BIT_MASK_RXDMA_ERROR_COUNTER_8822B \ + << BIT_SHIFT_RXDMA_ERROR_COUNTER_8822B) +#define BIT_CLEAR_RXDMA_ERROR_COUNTER_8822B(x) \ + ((x) & (~BITS_RXDMA_ERROR_COUNTER_8822B)) +#define BIT_GET_RXDMA_ERROR_COUNTER_8822B(x) \ + (((x) >> BIT_SHIFT_RXDMA_ERROR_COUNTER_8822B) & \ + BIT_MASK_RXDMA_ERROR_COUNTER_8822B) +#define BIT_SET_RXDMA_ERROR_COUNTER_8822B(x, v) \ + (BIT_CLEAR_RXDMA_ERROR_COUNTER_8822B(x) | \ + BIT_RXDMA_ERROR_COUNTER_8822B(v)) + +#define BIT_TXDMA_ERROR_HANDLE_STATUS_8822B BIT(7) +#define BIT_TXDMA_ERROR_PULSE_8822B BIT(6) +#define BIT_TXDMA_STUCK_ERROR_HANDLE_ENABLE_8822B BIT(5) +#define BIT_TXDMA_RETURN_ERROR_ENABLE_8822B BIT(4) +#define BIT_RXDMA_ERROR_HANDLE_STATUS_8822B BIT(3) + +#define BIT_SHIFT_AUTO_HANG_RELEASE_8822B 0 +#define BIT_MASK_AUTO_HANG_RELEASE_8822B 0x7 +#define BIT_AUTO_HANG_RELEASE_8822B(x) \ + (((x) & BIT_MASK_AUTO_HANG_RELEASE_8822B) \ + << BIT_SHIFT_AUTO_HANG_RELEASE_8822B) +#define BITS_AUTO_HANG_RELEASE_8822B \ + (BIT_MASK_AUTO_HANG_RELEASE_8822B << BIT_SHIFT_AUTO_HANG_RELEASE_8822B) +#define BIT_CLEAR_AUTO_HANG_RELEASE_8822B(x) \ + ((x) & (~BITS_AUTO_HANG_RELEASE_8822B)) +#define BIT_GET_AUTO_HANG_RELEASE_8822B(x) \ + (((x) >> BIT_SHIFT_AUTO_HANG_RELEASE_8822B) & \ + BIT_MASK_AUTO_HANG_RELEASE_8822B) +#define BIT_SET_AUTO_HANG_RELEASE_8822B(x, v) \ + (BIT_CLEAR_AUTO_HANG_RELEASE_8822B(x) | BIT_AUTO_HANG_RELEASE_8822B(v)) + +/* 2 REG_OLD_DEHANG_8822B */ +#define BIT_OLD_DEHANG_8822B BIT(1) + +/* 2 REG_Q0_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_Q0_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_Q0_V1_8822B 0x7f +#define BIT_QUEUEMACID_Q0_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q0_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_Q0_V1_8822B) +#define BITS_QUEUEMACID_Q0_V1_8822B \ + (BIT_MASK_QUEUEMACID_Q0_V1_8822B << BIT_SHIFT_QUEUEMACID_Q0_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_Q0_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_Q0_V1_8822B)) +#define BIT_GET_QUEUEMACID_Q0_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1_8822B) & \ + BIT_MASK_QUEUEMACID_Q0_V1_8822B) +#define BIT_SET_QUEUEMACID_Q0_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q0_V1_8822B(x) | BIT_QUEUEMACID_Q0_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_Q0_V1_8822B 23 +#define BIT_MASK_QUEUEAC_Q0_V1_8822B 0x3 +#define BIT_QUEUEAC_Q0_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_Q0_V1_8822B) << BIT_SHIFT_QUEUEAC_Q0_V1_8822B) +#define BITS_QUEUEAC_Q0_V1_8822B \ + (BIT_MASK_QUEUEAC_Q0_V1_8822B << BIT_SHIFT_QUEUEAC_Q0_V1_8822B) +#define BIT_CLEAR_QUEUEAC_Q0_V1_8822B(x) ((x) & (~BITS_QUEUEAC_Q0_V1_8822B)) +#define BIT_GET_QUEUEAC_Q0_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1_8822B) & BIT_MASK_QUEUEAC_Q0_V1_8822B) +#define BIT_SET_QUEUEAC_Q0_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_Q0_V1_8822B(x) | BIT_QUEUEAC_Q0_V1_8822B(v)) + +#define BIT_TIDEMPTY_Q0_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q0_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_Q0_V2_8822B 0x7ff +#define BIT_TAIL_PKT_Q0_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q0_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_Q0_V2_8822B) +#define BITS_TAIL_PKT_Q0_V2_8822B \ + (BIT_MASK_TAIL_PKT_Q0_V2_8822B << BIT_SHIFT_TAIL_PKT_Q0_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_Q0_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_Q0_V2_8822B)) +#define BIT_GET_TAIL_PKT_Q0_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2_8822B) & \ + BIT_MASK_TAIL_PKT_Q0_V2_8822B) +#define BIT_SET_TAIL_PKT_Q0_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q0_V2_8822B(x) | BIT_TAIL_PKT_Q0_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_Q0_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_Q0_V1_8822B 0x7ff +#define BIT_HEAD_PKT_Q0_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q0_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_Q0_V1_8822B) +#define BITS_HEAD_PKT_Q0_V1_8822B \ + (BIT_MASK_HEAD_PKT_Q0_V1_8822B << BIT_SHIFT_HEAD_PKT_Q0_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_Q0_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_Q0_V1_8822B)) +#define BIT_GET_HEAD_PKT_Q0_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1_8822B) & \ + BIT_MASK_HEAD_PKT_Q0_V1_8822B) +#define BIT_SET_HEAD_PKT_Q0_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q0_V1_8822B(x) | BIT_HEAD_PKT_Q0_V1_8822B(v)) + +/* 2 REG_Q1_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_Q1_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_Q1_V1_8822B 0x7f +#define BIT_QUEUEMACID_Q1_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q1_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_Q1_V1_8822B) +#define BITS_QUEUEMACID_Q1_V1_8822B \ + (BIT_MASK_QUEUEMACID_Q1_V1_8822B << BIT_SHIFT_QUEUEMACID_Q1_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_Q1_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_Q1_V1_8822B)) +#define BIT_GET_QUEUEMACID_Q1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1_8822B) & \ + BIT_MASK_QUEUEMACID_Q1_V1_8822B) +#define BIT_SET_QUEUEMACID_Q1_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q1_V1_8822B(x) | BIT_QUEUEMACID_Q1_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_Q1_V1_8822B 23 +#define BIT_MASK_QUEUEAC_Q1_V1_8822B 0x3 +#define BIT_QUEUEAC_Q1_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_Q1_V1_8822B) << BIT_SHIFT_QUEUEAC_Q1_V1_8822B) +#define BITS_QUEUEAC_Q1_V1_8822B \ + (BIT_MASK_QUEUEAC_Q1_V1_8822B << BIT_SHIFT_QUEUEAC_Q1_V1_8822B) +#define BIT_CLEAR_QUEUEAC_Q1_V1_8822B(x) ((x) & (~BITS_QUEUEAC_Q1_V1_8822B)) +#define BIT_GET_QUEUEAC_Q1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1_8822B) & BIT_MASK_QUEUEAC_Q1_V1_8822B) +#define BIT_SET_QUEUEAC_Q1_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_Q1_V1_8822B(x) | BIT_QUEUEAC_Q1_V1_8822B(v)) + +#define BIT_TIDEMPTY_Q1_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q1_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_Q1_V2_8822B 0x7ff +#define BIT_TAIL_PKT_Q1_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q1_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_Q1_V2_8822B) +#define BITS_TAIL_PKT_Q1_V2_8822B \ + (BIT_MASK_TAIL_PKT_Q1_V2_8822B << BIT_SHIFT_TAIL_PKT_Q1_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_Q1_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_Q1_V2_8822B)) +#define BIT_GET_TAIL_PKT_Q1_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2_8822B) & \ + BIT_MASK_TAIL_PKT_Q1_V2_8822B) +#define BIT_SET_TAIL_PKT_Q1_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q1_V2_8822B(x) | BIT_TAIL_PKT_Q1_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_Q1_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_Q1_V1_8822B 0x7ff +#define BIT_HEAD_PKT_Q1_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q1_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_Q1_V1_8822B) +#define BITS_HEAD_PKT_Q1_V1_8822B \ + (BIT_MASK_HEAD_PKT_Q1_V1_8822B << BIT_SHIFT_HEAD_PKT_Q1_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_Q1_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_Q1_V1_8822B)) +#define BIT_GET_HEAD_PKT_Q1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1_8822B) & \ + BIT_MASK_HEAD_PKT_Q1_V1_8822B) +#define BIT_SET_HEAD_PKT_Q1_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q1_V1_8822B(x) | BIT_HEAD_PKT_Q1_V1_8822B(v)) + +/* 2 REG_Q2_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_Q2_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_Q2_V1_8822B 0x7f +#define BIT_QUEUEMACID_Q2_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q2_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_Q2_V1_8822B) +#define BITS_QUEUEMACID_Q2_V1_8822B \ + (BIT_MASK_QUEUEMACID_Q2_V1_8822B << BIT_SHIFT_QUEUEMACID_Q2_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_Q2_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_Q2_V1_8822B)) +#define BIT_GET_QUEUEMACID_Q2_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1_8822B) & \ + BIT_MASK_QUEUEMACID_Q2_V1_8822B) +#define BIT_SET_QUEUEMACID_Q2_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q2_V1_8822B(x) | BIT_QUEUEMACID_Q2_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_Q2_V1_8822B 23 +#define BIT_MASK_QUEUEAC_Q2_V1_8822B 0x3 +#define BIT_QUEUEAC_Q2_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_Q2_V1_8822B) << BIT_SHIFT_QUEUEAC_Q2_V1_8822B) +#define BITS_QUEUEAC_Q2_V1_8822B \ + (BIT_MASK_QUEUEAC_Q2_V1_8822B << BIT_SHIFT_QUEUEAC_Q2_V1_8822B) +#define BIT_CLEAR_QUEUEAC_Q2_V1_8822B(x) ((x) & (~BITS_QUEUEAC_Q2_V1_8822B)) +#define BIT_GET_QUEUEAC_Q2_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1_8822B) & BIT_MASK_QUEUEAC_Q2_V1_8822B) +#define BIT_SET_QUEUEAC_Q2_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_Q2_V1_8822B(x) | BIT_QUEUEAC_Q2_V1_8822B(v)) + +#define BIT_TIDEMPTY_Q2_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q2_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_Q2_V2_8822B 0x7ff +#define BIT_TAIL_PKT_Q2_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q2_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_Q2_V2_8822B) +#define BITS_TAIL_PKT_Q2_V2_8822B \ + (BIT_MASK_TAIL_PKT_Q2_V2_8822B << BIT_SHIFT_TAIL_PKT_Q2_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_Q2_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_Q2_V2_8822B)) +#define BIT_GET_TAIL_PKT_Q2_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2_8822B) & \ + BIT_MASK_TAIL_PKT_Q2_V2_8822B) +#define BIT_SET_TAIL_PKT_Q2_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q2_V2_8822B(x) | BIT_TAIL_PKT_Q2_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_Q2_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_Q2_V1_8822B 0x7ff +#define BIT_HEAD_PKT_Q2_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q2_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_Q2_V1_8822B) +#define BITS_HEAD_PKT_Q2_V1_8822B \ + (BIT_MASK_HEAD_PKT_Q2_V1_8822B << BIT_SHIFT_HEAD_PKT_Q2_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_Q2_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_Q2_V1_8822B)) +#define BIT_GET_HEAD_PKT_Q2_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1_8822B) & \ + BIT_MASK_HEAD_PKT_Q2_V1_8822B) +#define BIT_SET_HEAD_PKT_Q2_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q2_V1_8822B(x) | BIT_HEAD_PKT_Q2_V1_8822B(v)) + +/* 2 REG_Q3_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_Q3_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_Q3_V1_8822B 0x7f +#define BIT_QUEUEMACID_Q3_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q3_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_Q3_V1_8822B) +#define BITS_QUEUEMACID_Q3_V1_8822B \ + (BIT_MASK_QUEUEMACID_Q3_V1_8822B << BIT_SHIFT_QUEUEMACID_Q3_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_Q3_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_Q3_V1_8822B)) +#define BIT_GET_QUEUEMACID_Q3_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1_8822B) & \ + BIT_MASK_QUEUEMACID_Q3_V1_8822B) +#define BIT_SET_QUEUEMACID_Q3_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q3_V1_8822B(x) | BIT_QUEUEMACID_Q3_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_Q3_V1_8822B 23 +#define BIT_MASK_QUEUEAC_Q3_V1_8822B 0x3 +#define BIT_QUEUEAC_Q3_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_Q3_V1_8822B) << BIT_SHIFT_QUEUEAC_Q3_V1_8822B) +#define BITS_QUEUEAC_Q3_V1_8822B \ + (BIT_MASK_QUEUEAC_Q3_V1_8822B << BIT_SHIFT_QUEUEAC_Q3_V1_8822B) +#define BIT_CLEAR_QUEUEAC_Q3_V1_8822B(x) ((x) & (~BITS_QUEUEAC_Q3_V1_8822B)) +#define BIT_GET_QUEUEAC_Q3_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1_8822B) & BIT_MASK_QUEUEAC_Q3_V1_8822B) +#define BIT_SET_QUEUEAC_Q3_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_Q3_V1_8822B(x) | BIT_QUEUEAC_Q3_V1_8822B(v)) + +#define BIT_TIDEMPTY_Q3_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q3_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_Q3_V2_8822B 0x7ff +#define BIT_TAIL_PKT_Q3_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q3_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_Q3_V2_8822B) +#define BITS_TAIL_PKT_Q3_V2_8822B \ + (BIT_MASK_TAIL_PKT_Q3_V2_8822B << BIT_SHIFT_TAIL_PKT_Q3_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_Q3_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_Q3_V2_8822B)) +#define BIT_GET_TAIL_PKT_Q3_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2_8822B) & \ + BIT_MASK_TAIL_PKT_Q3_V2_8822B) +#define BIT_SET_TAIL_PKT_Q3_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q3_V2_8822B(x) | BIT_TAIL_PKT_Q3_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_Q3_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_Q3_V1_8822B 0x7ff +#define BIT_HEAD_PKT_Q3_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q3_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_Q3_V1_8822B) +#define BITS_HEAD_PKT_Q3_V1_8822B \ + (BIT_MASK_HEAD_PKT_Q3_V1_8822B << BIT_SHIFT_HEAD_PKT_Q3_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_Q3_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_Q3_V1_8822B)) +#define BIT_GET_HEAD_PKT_Q3_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1_8822B) & \ + BIT_MASK_HEAD_PKT_Q3_V1_8822B) +#define BIT_SET_HEAD_PKT_Q3_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q3_V1_8822B(x) | BIT_HEAD_PKT_Q3_V1_8822B(v)) + +/* 2 REG_MGQ_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_MGQ_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_MGQ_V1_8822B 0x7f +#define BIT_QUEUEMACID_MGQ_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_MGQ_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_MGQ_V1_8822B) +#define BITS_QUEUEMACID_MGQ_V1_8822B \ + (BIT_MASK_QUEUEMACID_MGQ_V1_8822B << BIT_SHIFT_QUEUEMACID_MGQ_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_MGQ_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_MGQ_V1_8822B)) +#define BIT_GET_QUEUEMACID_MGQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1_8822B) & \ + BIT_MASK_QUEUEMACID_MGQ_V1_8822B) +#define BIT_SET_QUEUEMACID_MGQ_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_MGQ_V1_8822B(x) | BIT_QUEUEMACID_MGQ_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_MGQ_V1_8822B 23 +#define BIT_MASK_QUEUEAC_MGQ_V1_8822B 0x3 +#define BIT_QUEUEAC_MGQ_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_MGQ_V1_8822B) \ + << BIT_SHIFT_QUEUEAC_MGQ_V1_8822B) +#define BITS_QUEUEAC_MGQ_V1_8822B \ + (BIT_MASK_QUEUEAC_MGQ_V1_8822B << BIT_SHIFT_QUEUEAC_MGQ_V1_8822B) +#define BIT_CLEAR_QUEUEAC_MGQ_V1_8822B(x) ((x) & (~BITS_QUEUEAC_MGQ_V1_8822B)) +#define BIT_GET_QUEUEAC_MGQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1_8822B) & \ + BIT_MASK_QUEUEAC_MGQ_V1_8822B) +#define BIT_SET_QUEUEAC_MGQ_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_MGQ_V1_8822B(x) | BIT_QUEUEAC_MGQ_V1_8822B(v)) + +#define BIT_TIDEMPTY_MGQ_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_MGQ_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_MGQ_V2_8822B 0x7ff +#define BIT_TAIL_PKT_MGQ_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_MGQ_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_MGQ_V2_8822B) +#define BITS_TAIL_PKT_MGQ_V2_8822B \ + (BIT_MASK_TAIL_PKT_MGQ_V2_8822B << BIT_SHIFT_TAIL_PKT_MGQ_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_MGQ_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_MGQ_V2_8822B)) +#define BIT_GET_TAIL_PKT_MGQ_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2_8822B) & \ + BIT_MASK_TAIL_PKT_MGQ_V2_8822B) +#define BIT_SET_TAIL_PKT_MGQ_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_MGQ_V2_8822B(x) | BIT_TAIL_PKT_MGQ_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_MGQ_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_MGQ_V1_8822B 0x7ff +#define BIT_HEAD_PKT_MGQ_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_MGQ_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_MGQ_V1_8822B) +#define BITS_HEAD_PKT_MGQ_V1_8822B \ + (BIT_MASK_HEAD_PKT_MGQ_V1_8822B << BIT_SHIFT_HEAD_PKT_MGQ_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_MGQ_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_MGQ_V1_8822B)) +#define BIT_GET_HEAD_PKT_MGQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1_8822B) & \ + BIT_MASK_HEAD_PKT_MGQ_V1_8822B) +#define BIT_SET_HEAD_PKT_MGQ_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_MGQ_V1_8822B(x) | BIT_HEAD_PKT_MGQ_V1_8822B(v)) + +/* 2 REG_HIQ_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_HIQ_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_HIQ_V1_8822B 0x7f +#define BIT_QUEUEMACID_HIQ_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_HIQ_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_HIQ_V1_8822B) +#define BITS_QUEUEMACID_HIQ_V1_8822B \ + (BIT_MASK_QUEUEMACID_HIQ_V1_8822B << BIT_SHIFT_QUEUEMACID_HIQ_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_HIQ_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_HIQ_V1_8822B)) +#define BIT_GET_QUEUEMACID_HIQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1_8822B) & \ + BIT_MASK_QUEUEMACID_HIQ_V1_8822B) +#define BIT_SET_QUEUEMACID_HIQ_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_HIQ_V1_8822B(x) | BIT_QUEUEMACID_HIQ_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_HIQ_V1_8822B 23 +#define BIT_MASK_QUEUEAC_HIQ_V1_8822B 0x3 +#define BIT_QUEUEAC_HIQ_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_HIQ_V1_8822B) \ + << BIT_SHIFT_QUEUEAC_HIQ_V1_8822B) +#define BITS_QUEUEAC_HIQ_V1_8822B \ + (BIT_MASK_QUEUEAC_HIQ_V1_8822B << BIT_SHIFT_QUEUEAC_HIQ_V1_8822B) +#define BIT_CLEAR_QUEUEAC_HIQ_V1_8822B(x) ((x) & (~BITS_QUEUEAC_HIQ_V1_8822B)) +#define BIT_GET_QUEUEAC_HIQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1_8822B) & \ + BIT_MASK_QUEUEAC_HIQ_V1_8822B) +#define BIT_SET_QUEUEAC_HIQ_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_HIQ_V1_8822B(x) | BIT_QUEUEAC_HIQ_V1_8822B(v)) + +#define BIT_TIDEMPTY_HIQ_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_HIQ_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_HIQ_V2_8822B 0x7ff +#define BIT_TAIL_PKT_HIQ_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_HIQ_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_HIQ_V2_8822B) +#define BITS_TAIL_PKT_HIQ_V2_8822B \ + (BIT_MASK_TAIL_PKT_HIQ_V2_8822B << BIT_SHIFT_TAIL_PKT_HIQ_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_HIQ_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_HIQ_V2_8822B)) +#define BIT_GET_TAIL_PKT_HIQ_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2_8822B) & \ + BIT_MASK_TAIL_PKT_HIQ_V2_8822B) +#define BIT_SET_TAIL_PKT_HIQ_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_HIQ_V2_8822B(x) | BIT_TAIL_PKT_HIQ_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_HIQ_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_HIQ_V1_8822B 0x7ff +#define BIT_HEAD_PKT_HIQ_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_HIQ_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_HIQ_V1_8822B) +#define BITS_HEAD_PKT_HIQ_V1_8822B \ + (BIT_MASK_HEAD_PKT_HIQ_V1_8822B << BIT_SHIFT_HEAD_PKT_HIQ_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_HIQ_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_HIQ_V1_8822B)) +#define BIT_GET_HEAD_PKT_HIQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1_8822B) & \ + BIT_MASK_HEAD_PKT_HIQ_V1_8822B) +#define BIT_SET_HEAD_PKT_HIQ_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_HIQ_V1_8822B(x) | BIT_HEAD_PKT_HIQ_V1_8822B(v)) + +/* 2 REG_BCNQ_INFO_8822B */ + +#define BIT_SHIFT_BCNQ_HEAD_PG_V1_8822B 0 +#define BIT_MASK_BCNQ_HEAD_PG_V1_8822B 0xfff +#define BIT_BCNQ_HEAD_PG_V1_8822B(x) \ + (((x) & BIT_MASK_BCNQ_HEAD_PG_V1_8822B) \ + << BIT_SHIFT_BCNQ_HEAD_PG_V1_8822B) +#define BITS_BCNQ_HEAD_PG_V1_8822B \ + (BIT_MASK_BCNQ_HEAD_PG_V1_8822B << BIT_SHIFT_BCNQ_HEAD_PG_V1_8822B) +#define BIT_CLEAR_BCNQ_HEAD_PG_V1_8822B(x) ((x) & (~BITS_BCNQ_HEAD_PG_V1_8822B)) +#define BIT_GET_BCNQ_HEAD_PG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1_8822B) & \ + BIT_MASK_BCNQ_HEAD_PG_V1_8822B) +#define BIT_SET_BCNQ_HEAD_PG_V1_8822B(x, v) \ + (BIT_CLEAR_BCNQ_HEAD_PG_V1_8822B(x) | BIT_BCNQ_HEAD_PG_V1_8822B(v)) + +/* 2 REG_TXPKT_EMPTY_8822B */ +#define BIT_BCNQ_EMPTY_8822B BIT(11) +#define BIT_HQQ_EMPTY_8822B BIT(10) +#define BIT_MQQ_EMPTY_8822B BIT(9) +#define BIT_MGQ_CPU_EMPTY_8822B BIT(8) +#define BIT_AC7Q_EMPTY_8822B BIT(7) +#define BIT_AC6Q_EMPTY_8822B BIT(6) +#define BIT_AC5Q_EMPTY_8822B BIT(5) +#define BIT_AC4Q_EMPTY_8822B BIT(4) +#define BIT_AC3Q_EMPTY_8822B BIT(3) +#define BIT_AC2Q_EMPTY_8822B BIT(2) +#define BIT_AC1Q_EMPTY_8822B BIT(1) +#define BIT_AC0Q_EMPTY_8822B BIT(0) + +/* 2 REG_CPU_MGQ_INFO_8822B */ +#define BIT_BCN1_POLL_8822B BIT(30) +#define BIT_CPUMGT_POLL_8822B BIT(29) +#define BIT_BCN_POLL_8822B BIT(28) +#define BIT_CPUMGQ_FW_NUM_V1_8822B BIT(12) + +#define BIT_SHIFT_FW_FREE_TAIL_V1_8822B 0 +#define BIT_MASK_FW_FREE_TAIL_V1_8822B 0xfff +#define BIT_FW_FREE_TAIL_V1_8822B(x) \ + (((x) & BIT_MASK_FW_FREE_TAIL_V1_8822B) \ + << BIT_SHIFT_FW_FREE_TAIL_V1_8822B) +#define BITS_FW_FREE_TAIL_V1_8822B \ + (BIT_MASK_FW_FREE_TAIL_V1_8822B << BIT_SHIFT_FW_FREE_TAIL_V1_8822B) +#define BIT_CLEAR_FW_FREE_TAIL_V1_8822B(x) ((x) & (~BITS_FW_FREE_TAIL_V1_8822B)) +#define BIT_GET_FW_FREE_TAIL_V1_8822B(x) \ + (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1_8822B) & \ + BIT_MASK_FW_FREE_TAIL_V1_8822B) +#define BIT_SET_FW_FREE_TAIL_V1_8822B(x, v) \ + (BIT_CLEAR_FW_FREE_TAIL_V1_8822B(x) | BIT_FW_FREE_TAIL_V1_8822B(v)) + +/* 2 REG_FWHW_TXQ_CTRL_8822B */ +#define BIT_RTS_LIMIT_IN_OFDM_8822B BIT(23) +#define BIT_EN_BCNQ_DL_8822B BIT(22) +#define BIT_EN_RD_RESP_NAV_BK_8822B BIT(21) +#define BIT_EN_WR_FREE_TAIL_8822B BIT(20) + +#define BIT_SHIFT_EN_QUEUE_RPT_8822B 8 +#define BIT_MASK_EN_QUEUE_RPT_8822B 0xff +#define BIT_EN_QUEUE_RPT_8822B(x) \ + (((x) & BIT_MASK_EN_QUEUE_RPT_8822B) << BIT_SHIFT_EN_QUEUE_RPT_8822B) +#define BITS_EN_QUEUE_RPT_8822B \ + (BIT_MASK_EN_QUEUE_RPT_8822B << BIT_SHIFT_EN_QUEUE_RPT_8822B) +#define BIT_CLEAR_EN_QUEUE_RPT_8822B(x) ((x) & (~BITS_EN_QUEUE_RPT_8822B)) +#define BIT_GET_EN_QUEUE_RPT_8822B(x) \ + (((x) >> BIT_SHIFT_EN_QUEUE_RPT_8822B) & BIT_MASK_EN_QUEUE_RPT_8822B) +#define BIT_SET_EN_QUEUE_RPT_8822B(x, v) \ + (BIT_CLEAR_EN_QUEUE_RPT_8822B(x) | BIT_EN_QUEUE_RPT_8822B(v)) + +#define BIT_EN_RTY_BK_8822B BIT(7) +#define BIT_EN_USE_INI_RAT_8822B BIT(6) +#define BIT_EN_RTS_NAV_BK_8822B BIT(5) +#define BIT_DIS_SSN_CHECK_8822B BIT(4) +#define BIT_MACID_MATCH_RTS_8822B BIT(3) +#define BIT_EN_BCN_TRXRPT_V1_8822B BIT(2) +#define BIT_EN_FTMACKRPT_8822B BIT(1) +#define BIT_EN_FTMRPT_8822B BIT(0) + +/* 2 REG_DATAFB_SEL_8822B */ + +#define BIT_SHIFT__R_DATA_FALLBACK_SEL_8822B 0 +#define BIT_MASK__R_DATA_FALLBACK_SEL_8822B 0x3 +#define BIT__R_DATA_FALLBACK_SEL_8822B(x) \ + (((x) & BIT_MASK__R_DATA_FALLBACK_SEL_8822B) \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8822B) +#define BITS__R_DATA_FALLBACK_SEL_8822B \ + (BIT_MASK__R_DATA_FALLBACK_SEL_8822B \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8822B) +#define BIT_CLEAR__R_DATA_FALLBACK_SEL_8822B(x) \ + ((x) & (~BITS__R_DATA_FALLBACK_SEL_8822B)) +#define BIT_GET__R_DATA_FALLBACK_SEL_8822B(x) \ + (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL_8822B) & \ + BIT_MASK__R_DATA_FALLBACK_SEL_8822B) +#define BIT_SET__R_DATA_FALLBACK_SEL_8822B(x, v) \ + (BIT_CLEAR__R_DATA_FALLBACK_SEL_8822B(x) | \ + BIT__R_DATA_FALLBACK_SEL_8822B(v)) + +/* 2 REG_BCNQ_BDNY_V1_8822B */ + +#define BIT_SHIFT_BCNQ_PGBNDY_V1_8822B 0 +#define BIT_MASK_BCNQ_PGBNDY_V1_8822B 0xfff +#define BIT_BCNQ_PGBNDY_V1_8822B(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_V1_8822B) \ + << BIT_SHIFT_BCNQ_PGBNDY_V1_8822B) +#define BITS_BCNQ_PGBNDY_V1_8822B \ + (BIT_MASK_BCNQ_PGBNDY_V1_8822B << BIT_SHIFT_BCNQ_PGBNDY_V1_8822B) +#define BIT_CLEAR_BCNQ_PGBNDY_V1_8822B(x) ((x) & (~BITS_BCNQ_PGBNDY_V1_8822B)) +#define BIT_GET_BCNQ_PGBNDY_V1_8822B(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1_8822B) & \ + BIT_MASK_BCNQ_PGBNDY_V1_8822B) +#define BIT_SET_BCNQ_PGBNDY_V1_8822B(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_V1_8822B(x) | BIT_BCNQ_PGBNDY_V1_8822B(v)) + +/* 2 REG_LIFETIME_EN_8822B */ +#define BIT_BT_INT_CPU_8822B BIT(7) +#define BIT_BT_INT_PTA_8822B BIT(6) +#define BIT_EN_CTRL_RTYBIT_8822B BIT(4) +#define BIT_LIFETIME_BK_EN_8822B BIT(3) +#define BIT_LIFETIME_BE_EN_8822B BIT(2) +#define BIT_LIFETIME_VI_EN_8822B BIT(1) +#define BIT_LIFETIME_VO_EN_8822B BIT(0) + +/* 2 REG_SPEC_SIFS_8822B */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822B 8 +#define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822B 0xff +#define BIT_SPEC_SIFS_OFDM_PTCL_8822B(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822B) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822B) +#define BITS_SPEC_SIFS_OFDM_PTCL_8822B \ + (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822B \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822B) +#define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8822B(x) \ + ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8822B)) +#define BIT_GET_SPEC_SIFS_OFDM_PTCL_8822B(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822B) & \ + BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822B) +#define BIT_SET_SPEC_SIFS_OFDM_PTCL_8822B(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8822B(x) | \ + BIT_SPEC_SIFS_OFDM_PTCL_8822B(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822B 0 +#define BIT_MASK_SPEC_SIFS_CCK_PTCL_8822B 0xff +#define BIT_SPEC_SIFS_CCK_PTCL_8822B(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8822B) \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822B) +#define BITS_SPEC_SIFS_CCK_PTCL_8822B \ + (BIT_MASK_SPEC_SIFS_CCK_PTCL_8822B \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822B) +#define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8822B(x) \ + ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8822B)) +#define BIT_GET_SPEC_SIFS_CCK_PTCL_8822B(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822B) & \ + BIT_MASK_SPEC_SIFS_CCK_PTCL_8822B) +#define BIT_SET_SPEC_SIFS_CCK_PTCL_8822B(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8822B(x) | \ + BIT_SPEC_SIFS_CCK_PTCL_8822B(v)) + +/* 2 REG_RETRY_LIMIT_8822B */ + +#define BIT_SHIFT_SRL_8822B 8 +#define BIT_MASK_SRL_8822B 0x3f +#define BIT_SRL_8822B(x) (((x) & BIT_MASK_SRL_8822B) << BIT_SHIFT_SRL_8822B) +#define BITS_SRL_8822B (BIT_MASK_SRL_8822B << BIT_SHIFT_SRL_8822B) +#define BIT_CLEAR_SRL_8822B(x) ((x) & (~BITS_SRL_8822B)) +#define BIT_GET_SRL_8822B(x) (((x) >> BIT_SHIFT_SRL_8822B) & BIT_MASK_SRL_8822B) +#define BIT_SET_SRL_8822B(x, v) (BIT_CLEAR_SRL_8822B(x) | BIT_SRL_8822B(v)) + +#define BIT_SHIFT_LRL_8822B 0 +#define BIT_MASK_LRL_8822B 0x3f +#define BIT_LRL_8822B(x) (((x) & BIT_MASK_LRL_8822B) << BIT_SHIFT_LRL_8822B) +#define BITS_LRL_8822B (BIT_MASK_LRL_8822B << BIT_SHIFT_LRL_8822B) +#define BIT_CLEAR_LRL_8822B(x) ((x) & (~BITS_LRL_8822B)) +#define BIT_GET_LRL_8822B(x) (((x) >> BIT_SHIFT_LRL_8822B) & BIT_MASK_LRL_8822B) +#define BIT_SET_LRL_8822B(x, v) (BIT_CLEAR_LRL_8822B(x) | BIT_LRL_8822B(v)) + +/* 2 REG_TXBF_CTRL_8822B */ +#define BIT_R_ENABLE_NDPA_8822B BIT(31) +#define BIT_USE_NDPA_PARAMETER_8822B BIT(30) +#define BIT_R_PROP_TXBF_8822B BIT(29) +#define BIT_R_EN_NDPA_INT_8822B BIT(28) +#define BIT_R_TXBF1_80M_8822B BIT(27) +#define BIT_R_TXBF1_40M_8822B BIT(26) +#define BIT_R_TXBF1_20M_8822B BIT(25) + +#define BIT_SHIFT_R_TXBF1_AID_8822B 16 +#define BIT_MASK_R_TXBF1_AID_8822B 0x1ff +#define BIT_R_TXBF1_AID_8822B(x) \ + (((x) & BIT_MASK_R_TXBF1_AID_8822B) << BIT_SHIFT_R_TXBF1_AID_8822B) +#define BITS_R_TXBF1_AID_8822B \ + (BIT_MASK_R_TXBF1_AID_8822B << BIT_SHIFT_R_TXBF1_AID_8822B) +#define BIT_CLEAR_R_TXBF1_AID_8822B(x) ((x) & (~BITS_R_TXBF1_AID_8822B)) +#define BIT_GET_R_TXBF1_AID_8822B(x) \ + (((x) >> BIT_SHIFT_R_TXBF1_AID_8822B) & BIT_MASK_R_TXBF1_AID_8822B) +#define BIT_SET_R_TXBF1_AID_8822B(x, v) \ + (BIT_CLEAR_R_TXBF1_AID_8822B(x) | BIT_R_TXBF1_AID_8822B(v)) + +#define BIT_DIS_NDP_BFEN_8822B BIT(15) +#define BIT_R_TXBCN_NOBLOCK_NDP_8822B BIT(14) +#define BIT_R_TXBF0_80M_8822B BIT(11) +#define BIT_R_TXBF0_40M_8822B BIT(10) +#define BIT_R_TXBF0_20M_8822B BIT(9) + +#define BIT_SHIFT_R_TXBF0_AID_8822B 0 +#define BIT_MASK_R_TXBF0_AID_8822B 0x1ff +#define BIT_R_TXBF0_AID_8822B(x) \ + (((x) & BIT_MASK_R_TXBF0_AID_8822B) << BIT_SHIFT_R_TXBF0_AID_8822B) +#define BITS_R_TXBF0_AID_8822B \ + (BIT_MASK_R_TXBF0_AID_8822B << BIT_SHIFT_R_TXBF0_AID_8822B) +#define BIT_CLEAR_R_TXBF0_AID_8822B(x) ((x) & (~BITS_R_TXBF0_AID_8822B)) +#define BIT_GET_R_TXBF0_AID_8822B(x) \ + (((x) >> BIT_SHIFT_R_TXBF0_AID_8822B) & BIT_MASK_R_TXBF0_AID_8822B) +#define BIT_SET_R_TXBF0_AID_8822B(x, v) \ + (BIT_CLEAR_R_TXBF0_AID_8822B(x) | BIT_R_TXBF0_AID_8822B(v)) + +/* 2 REG_DARFRC_8822B */ + +#define BIT_SHIFT_DARF_RC8_8822B (56 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC8_8822B 0x1f +#define BIT_DARF_RC8_8822B(x) \ + (((x) & BIT_MASK_DARF_RC8_8822B) << BIT_SHIFT_DARF_RC8_8822B) +#define BITS_DARF_RC8_8822B \ + (BIT_MASK_DARF_RC8_8822B << BIT_SHIFT_DARF_RC8_8822B) +#define BIT_CLEAR_DARF_RC8_8822B(x) ((x) & (~BITS_DARF_RC8_8822B)) +#define BIT_GET_DARF_RC8_8822B(x) \ + (((x) >> BIT_SHIFT_DARF_RC8_8822B) & BIT_MASK_DARF_RC8_8822B) +#define BIT_SET_DARF_RC8_8822B(x, v) \ + (BIT_CLEAR_DARF_RC8_8822B(x) | BIT_DARF_RC8_8822B(v)) + +#define BIT_SHIFT_DARF_RC7_8822B (48 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC7_8822B 0x1f +#define BIT_DARF_RC7_8822B(x) \ + (((x) & BIT_MASK_DARF_RC7_8822B) << BIT_SHIFT_DARF_RC7_8822B) +#define BITS_DARF_RC7_8822B \ + (BIT_MASK_DARF_RC7_8822B << BIT_SHIFT_DARF_RC7_8822B) +#define BIT_CLEAR_DARF_RC7_8822B(x) ((x) & (~BITS_DARF_RC7_8822B)) +#define BIT_GET_DARF_RC7_8822B(x) \ + (((x) >> BIT_SHIFT_DARF_RC7_8822B) & BIT_MASK_DARF_RC7_8822B) +#define BIT_SET_DARF_RC7_8822B(x, v) \ + (BIT_CLEAR_DARF_RC7_8822B(x) | BIT_DARF_RC7_8822B(v)) + +#define BIT_SHIFT_DARF_RC6_8822B (40 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC6_8822B 0x1f +#define BIT_DARF_RC6_8822B(x) \ + (((x) & BIT_MASK_DARF_RC6_8822B) << BIT_SHIFT_DARF_RC6_8822B) +#define BITS_DARF_RC6_8822B \ + (BIT_MASK_DARF_RC6_8822B << BIT_SHIFT_DARF_RC6_8822B) +#define BIT_CLEAR_DARF_RC6_8822B(x) ((x) & (~BITS_DARF_RC6_8822B)) +#define BIT_GET_DARF_RC6_8822B(x) \ + (((x) >> BIT_SHIFT_DARF_RC6_8822B) & BIT_MASK_DARF_RC6_8822B) +#define BIT_SET_DARF_RC6_8822B(x, v) \ + (BIT_CLEAR_DARF_RC6_8822B(x) | BIT_DARF_RC6_8822B(v)) + +#define BIT_SHIFT_DARF_RC5_8822B (32 & CPU_OPT_WIDTH) +#define BIT_MASK_DARF_RC5_8822B 0x1f +#define BIT_DARF_RC5_8822B(x) \ + (((x) & BIT_MASK_DARF_RC5_8822B) << BIT_SHIFT_DARF_RC5_8822B) +#define BITS_DARF_RC5_8822B \ + (BIT_MASK_DARF_RC5_8822B << BIT_SHIFT_DARF_RC5_8822B) +#define BIT_CLEAR_DARF_RC5_8822B(x) ((x) & (~BITS_DARF_RC5_8822B)) +#define BIT_GET_DARF_RC5_8822B(x) \ + (((x) >> BIT_SHIFT_DARF_RC5_8822B) & BIT_MASK_DARF_RC5_8822B) +#define BIT_SET_DARF_RC5_8822B(x, v) \ + (BIT_CLEAR_DARF_RC5_8822B(x) | BIT_DARF_RC5_8822B(v)) + +#define BIT_SHIFT_DARF_RC4_8822B 24 +#define BIT_MASK_DARF_RC4_8822B 0x1f +#define BIT_DARF_RC4_8822B(x) \ + (((x) & BIT_MASK_DARF_RC4_8822B) << BIT_SHIFT_DARF_RC4_8822B) +#define BITS_DARF_RC4_8822B \ + (BIT_MASK_DARF_RC4_8822B << BIT_SHIFT_DARF_RC4_8822B) +#define BIT_CLEAR_DARF_RC4_8822B(x) ((x) & (~BITS_DARF_RC4_8822B)) +#define BIT_GET_DARF_RC4_8822B(x) \ + (((x) >> BIT_SHIFT_DARF_RC4_8822B) & BIT_MASK_DARF_RC4_8822B) +#define BIT_SET_DARF_RC4_8822B(x, v) \ + (BIT_CLEAR_DARF_RC4_8822B(x) | BIT_DARF_RC4_8822B(v)) + +#define BIT_SHIFT_DARF_RC3_8822B 16 +#define BIT_MASK_DARF_RC3_8822B 0x1f +#define BIT_DARF_RC3_8822B(x) \ + (((x) & BIT_MASK_DARF_RC3_8822B) << BIT_SHIFT_DARF_RC3_8822B) +#define BITS_DARF_RC3_8822B \ + (BIT_MASK_DARF_RC3_8822B << BIT_SHIFT_DARF_RC3_8822B) +#define BIT_CLEAR_DARF_RC3_8822B(x) ((x) & (~BITS_DARF_RC3_8822B)) +#define BIT_GET_DARF_RC3_8822B(x) \ + (((x) >> BIT_SHIFT_DARF_RC3_8822B) & BIT_MASK_DARF_RC3_8822B) +#define BIT_SET_DARF_RC3_8822B(x, v) \ + (BIT_CLEAR_DARF_RC3_8822B(x) | BIT_DARF_RC3_8822B(v)) + +#define BIT_SHIFT_DARF_RC2_8822B 8 +#define BIT_MASK_DARF_RC2_8822B 0x1f +#define BIT_DARF_RC2_8822B(x) \ + (((x) & BIT_MASK_DARF_RC2_8822B) << BIT_SHIFT_DARF_RC2_8822B) +#define BITS_DARF_RC2_8822B \ + (BIT_MASK_DARF_RC2_8822B << BIT_SHIFT_DARF_RC2_8822B) +#define BIT_CLEAR_DARF_RC2_8822B(x) ((x) & (~BITS_DARF_RC2_8822B)) +#define BIT_GET_DARF_RC2_8822B(x) \ + (((x) >> BIT_SHIFT_DARF_RC2_8822B) & BIT_MASK_DARF_RC2_8822B) +#define BIT_SET_DARF_RC2_8822B(x, v) \ + (BIT_CLEAR_DARF_RC2_8822B(x) | BIT_DARF_RC2_8822B(v)) + +#define BIT_SHIFT_DARF_RC1_8822B 0 +#define BIT_MASK_DARF_RC1_8822B 0x1f +#define BIT_DARF_RC1_8822B(x) \ + (((x) & BIT_MASK_DARF_RC1_8822B) << BIT_SHIFT_DARF_RC1_8822B) +#define BITS_DARF_RC1_8822B \ + (BIT_MASK_DARF_RC1_8822B << BIT_SHIFT_DARF_RC1_8822B) +#define BIT_CLEAR_DARF_RC1_8822B(x) ((x) & (~BITS_DARF_RC1_8822B)) +#define BIT_GET_DARF_RC1_8822B(x) \ + (((x) >> BIT_SHIFT_DARF_RC1_8822B) & BIT_MASK_DARF_RC1_8822B) +#define BIT_SET_DARF_RC1_8822B(x, v) \ + (BIT_CLEAR_DARF_RC1_8822B(x) | BIT_DARF_RC1_8822B(v)) + +/* 2 REG_RARFRC_8822B */ + +#define BIT_SHIFT_RARF_RC8_8822B (56 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC8_8822B 0x1f +#define BIT_RARF_RC8_8822B(x) \ + (((x) & BIT_MASK_RARF_RC8_8822B) << BIT_SHIFT_RARF_RC8_8822B) +#define BITS_RARF_RC8_8822B \ + (BIT_MASK_RARF_RC8_8822B << BIT_SHIFT_RARF_RC8_8822B) +#define BIT_CLEAR_RARF_RC8_8822B(x) ((x) & (~BITS_RARF_RC8_8822B)) +#define BIT_GET_RARF_RC8_8822B(x) \ + (((x) >> BIT_SHIFT_RARF_RC8_8822B) & BIT_MASK_RARF_RC8_8822B) +#define BIT_SET_RARF_RC8_8822B(x, v) \ + (BIT_CLEAR_RARF_RC8_8822B(x) | BIT_RARF_RC8_8822B(v)) + +#define BIT_SHIFT_RARF_RC7_8822B (48 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC7_8822B 0x1f +#define BIT_RARF_RC7_8822B(x) \ + (((x) & BIT_MASK_RARF_RC7_8822B) << BIT_SHIFT_RARF_RC7_8822B) +#define BITS_RARF_RC7_8822B \ + (BIT_MASK_RARF_RC7_8822B << BIT_SHIFT_RARF_RC7_8822B) +#define BIT_CLEAR_RARF_RC7_8822B(x) ((x) & (~BITS_RARF_RC7_8822B)) +#define BIT_GET_RARF_RC7_8822B(x) \ + (((x) >> BIT_SHIFT_RARF_RC7_8822B) & BIT_MASK_RARF_RC7_8822B) +#define BIT_SET_RARF_RC7_8822B(x, v) \ + (BIT_CLEAR_RARF_RC7_8822B(x) | BIT_RARF_RC7_8822B(v)) + +#define BIT_SHIFT_RARF_RC6_8822B (40 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC6_8822B 0x1f +#define BIT_RARF_RC6_8822B(x) \ + (((x) & BIT_MASK_RARF_RC6_8822B) << BIT_SHIFT_RARF_RC6_8822B) +#define BITS_RARF_RC6_8822B \ + (BIT_MASK_RARF_RC6_8822B << BIT_SHIFT_RARF_RC6_8822B) +#define BIT_CLEAR_RARF_RC6_8822B(x) ((x) & (~BITS_RARF_RC6_8822B)) +#define BIT_GET_RARF_RC6_8822B(x) \ + (((x) >> BIT_SHIFT_RARF_RC6_8822B) & BIT_MASK_RARF_RC6_8822B) +#define BIT_SET_RARF_RC6_8822B(x, v) \ + (BIT_CLEAR_RARF_RC6_8822B(x) | BIT_RARF_RC6_8822B(v)) + +#define BIT_SHIFT_RARF_RC5_8822B (32 & CPU_OPT_WIDTH) +#define BIT_MASK_RARF_RC5_8822B 0x1f +#define BIT_RARF_RC5_8822B(x) \ + (((x) & BIT_MASK_RARF_RC5_8822B) << BIT_SHIFT_RARF_RC5_8822B) +#define BITS_RARF_RC5_8822B \ + (BIT_MASK_RARF_RC5_8822B << BIT_SHIFT_RARF_RC5_8822B) +#define BIT_CLEAR_RARF_RC5_8822B(x) ((x) & (~BITS_RARF_RC5_8822B)) +#define BIT_GET_RARF_RC5_8822B(x) \ + (((x) >> BIT_SHIFT_RARF_RC5_8822B) & BIT_MASK_RARF_RC5_8822B) +#define BIT_SET_RARF_RC5_8822B(x, v) \ + (BIT_CLEAR_RARF_RC5_8822B(x) | BIT_RARF_RC5_8822B(v)) + +#define BIT_SHIFT_RARF_RC4_8822B 24 +#define BIT_MASK_RARF_RC4_8822B 0x1f +#define BIT_RARF_RC4_8822B(x) \ + (((x) & BIT_MASK_RARF_RC4_8822B) << BIT_SHIFT_RARF_RC4_8822B) +#define BITS_RARF_RC4_8822B \ + (BIT_MASK_RARF_RC4_8822B << BIT_SHIFT_RARF_RC4_8822B) +#define BIT_CLEAR_RARF_RC4_8822B(x) ((x) & (~BITS_RARF_RC4_8822B)) +#define BIT_GET_RARF_RC4_8822B(x) \ + (((x) >> BIT_SHIFT_RARF_RC4_8822B) & BIT_MASK_RARF_RC4_8822B) +#define BIT_SET_RARF_RC4_8822B(x, v) \ + (BIT_CLEAR_RARF_RC4_8822B(x) | BIT_RARF_RC4_8822B(v)) + +#define BIT_SHIFT_RARF_RC3_8822B 16 +#define BIT_MASK_RARF_RC3_8822B 0x1f +#define BIT_RARF_RC3_8822B(x) \ + (((x) & BIT_MASK_RARF_RC3_8822B) << BIT_SHIFT_RARF_RC3_8822B) +#define BITS_RARF_RC3_8822B \ + (BIT_MASK_RARF_RC3_8822B << BIT_SHIFT_RARF_RC3_8822B) +#define BIT_CLEAR_RARF_RC3_8822B(x) ((x) & (~BITS_RARF_RC3_8822B)) +#define BIT_GET_RARF_RC3_8822B(x) \ + (((x) >> BIT_SHIFT_RARF_RC3_8822B) & BIT_MASK_RARF_RC3_8822B) +#define BIT_SET_RARF_RC3_8822B(x, v) \ + (BIT_CLEAR_RARF_RC3_8822B(x) | BIT_RARF_RC3_8822B(v)) + +#define BIT_SHIFT_RARF_RC2_8822B 8 +#define BIT_MASK_RARF_RC2_8822B 0x1f +#define BIT_RARF_RC2_8822B(x) \ + (((x) & BIT_MASK_RARF_RC2_8822B) << BIT_SHIFT_RARF_RC2_8822B) +#define BITS_RARF_RC2_8822B \ + (BIT_MASK_RARF_RC2_8822B << BIT_SHIFT_RARF_RC2_8822B) +#define BIT_CLEAR_RARF_RC2_8822B(x) ((x) & (~BITS_RARF_RC2_8822B)) +#define BIT_GET_RARF_RC2_8822B(x) \ + (((x) >> BIT_SHIFT_RARF_RC2_8822B) & BIT_MASK_RARF_RC2_8822B) +#define BIT_SET_RARF_RC2_8822B(x, v) \ + (BIT_CLEAR_RARF_RC2_8822B(x) | BIT_RARF_RC2_8822B(v)) + +#define BIT_SHIFT_RARF_RC1_8822B 0 +#define BIT_MASK_RARF_RC1_8822B 0x1f +#define BIT_RARF_RC1_8822B(x) \ + (((x) & BIT_MASK_RARF_RC1_8822B) << BIT_SHIFT_RARF_RC1_8822B) +#define BITS_RARF_RC1_8822B \ + (BIT_MASK_RARF_RC1_8822B << BIT_SHIFT_RARF_RC1_8822B) +#define BIT_CLEAR_RARF_RC1_8822B(x) ((x) & (~BITS_RARF_RC1_8822B)) +#define BIT_GET_RARF_RC1_8822B(x) \ + (((x) >> BIT_SHIFT_RARF_RC1_8822B) & BIT_MASK_RARF_RC1_8822B) +#define BIT_SET_RARF_RC1_8822B(x, v) \ + (BIT_CLEAR_RARF_RC1_8822B(x) | BIT_RARF_RC1_8822B(v)) + +/* 2 REG_RRSR_8822B */ + +#define BIT_SHIFT_RRSR_RSC_8822B 21 +#define BIT_MASK_RRSR_RSC_8822B 0x3 +#define BIT_RRSR_RSC_8822B(x) \ + (((x) & BIT_MASK_RRSR_RSC_8822B) << BIT_SHIFT_RRSR_RSC_8822B) +#define BITS_RRSR_RSC_8822B \ + (BIT_MASK_RRSR_RSC_8822B << BIT_SHIFT_RRSR_RSC_8822B) +#define BIT_CLEAR_RRSR_RSC_8822B(x) ((x) & (~BITS_RRSR_RSC_8822B)) +#define BIT_GET_RRSR_RSC_8822B(x) \ + (((x) >> BIT_SHIFT_RRSR_RSC_8822B) & BIT_MASK_RRSR_RSC_8822B) +#define BIT_SET_RRSR_RSC_8822B(x, v) \ + (BIT_CLEAR_RRSR_RSC_8822B(x) | BIT_RRSR_RSC_8822B(v)) + +#define BIT_RRSR_BW_8822B BIT(20) + +#define BIT_SHIFT_RRSC_BITMAP_8822B 0 +#define BIT_MASK_RRSC_BITMAP_8822B 0xfffff +#define BIT_RRSC_BITMAP_8822B(x) \ + (((x) & BIT_MASK_RRSC_BITMAP_8822B) << BIT_SHIFT_RRSC_BITMAP_8822B) +#define BITS_RRSC_BITMAP_8822B \ + (BIT_MASK_RRSC_BITMAP_8822B << BIT_SHIFT_RRSC_BITMAP_8822B) +#define BIT_CLEAR_RRSC_BITMAP_8822B(x) ((x) & (~BITS_RRSC_BITMAP_8822B)) +#define BIT_GET_RRSC_BITMAP_8822B(x) \ + (((x) >> BIT_SHIFT_RRSC_BITMAP_8822B) & BIT_MASK_RRSC_BITMAP_8822B) +#define BIT_SET_RRSC_BITMAP_8822B(x, v) \ + (BIT_CLEAR_RRSC_BITMAP_8822B(x) | BIT_RRSC_BITMAP_8822B(v)) + +/* 2 REG_ARFR0_8822B */ + +#define BIT_SHIFT_ARFR0_V1_8822B 0 +#define BIT_MASK_ARFR0_V1_8822B 0xffffffffffffffffL +#define BIT_ARFR0_V1_8822B(x) \ + (((x) & BIT_MASK_ARFR0_V1_8822B) << BIT_SHIFT_ARFR0_V1_8822B) +#define BITS_ARFR0_V1_8822B \ + (BIT_MASK_ARFR0_V1_8822B << BIT_SHIFT_ARFR0_V1_8822B) +#define BIT_CLEAR_ARFR0_V1_8822B(x) ((x) & (~BITS_ARFR0_V1_8822B)) +#define BIT_GET_ARFR0_V1_8822B(x) \ + (((x) >> BIT_SHIFT_ARFR0_V1_8822B) & BIT_MASK_ARFR0_V1_8822B) +#define BIT_SET_ARFR0_V1_8822B(x, v) \ + (BIT_CLEAR_ARFR0_V1_8822B(x) | BIT_ARFR0_V1_8822B(v)) + +/* 2 REG_ARFR1_V1_8822B */ + +#define BIT_SHIFT_ARFR1_V1_8822B 0 +#define BIT_MASK_ARFR1_V1_8822B 0xffffffffffffffffL +#define BIT_ARFR1_V1_8822B(x) \ + (((x) & BIT_MASK_ARFR1_V1_8822B) << BIT_SHIFT_ARFR1_V1_8822B) +#define BITS_ARFR1_V1_8822B \ + (BIT_MASK_ARFR1_V1_8822B << BIT_SHIFT_ARFR1_V1_8822B) +#define BIT_CLEAR_ARFR1_V1_8822B(x) ((x) & (~BITS_ARFR1_V1_8822B)) +#define BIT_GET_ARFR1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_ARFR1_V1_8822B) & BIT_MASK_ARFR1_V1_8822B) +#define BIT_SET_ARFR1_V1_8822B(x, v) \ + (BIT_CLEAR_ARFR1_V1_8822B(x) | BIT_ARFR1_V1_8822B(v)) + +/* 2 REG_CCK_CHECK_8822B */ +#define BIT_CHECK_CCK_EN_8822B BIT(7) +#define BIT_EN_BCN_PKT_REL_8822B BIT(6) +#define BIT_BCN_PORT_SEL_8822B BIT(5) +#define BIT_MOREDATA_BYPASS_8822B BIT(4) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_8822B BIT(3) +#define BIT_R_EN_SET_MOREDATA_8822B BIT(2) +#define BIT__R_DIS_CLEAR_MACID_RELEASE_8822B BIT(1) +#define BIT__R_MACID_RELEASE_EN_8822B BIT(0) + +/* 2 REG_AMPDU_MAX_TIME_V1_8822B */ + +#define BIT_SHIFT_AMPDU_MAX_TIME_8822B 0 +#define BIT_MASK_AMPDU_MAX_TIME_8822B 0xff +#define BIT_AMPDU_MAX_TIME_8822B(x) \ + (((x) & BIT_MASK_AMPDU_MAX_TIME_8822B) \ + << BIT_SHIFT_AMPDU_MAX_TIME_8822B) +#define BITS_AMPDU_MAX_TIME_8822B \ + (BIT_MASK_AMPDU_MAX_TIME_8822B << BIT_SHIFT_AMPDU_MAX_TIME_8822B) +#define BIT_CLEAR_AMPDU_MAX_TIME_8822B(x) ((x) & (~BITS_AMPDU_MAX_TIME_8822B)) +#define BIT_GET_AMPDU_MAX_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8822B) & \ + BIT_MASK_AMPDU_MAX_TIME_8822B) +#define BIT_SET_AMPDU_MAX_TIME_8822B(x, v) \ + (BIT_CLEAR_AMPDU_MAX_TIME_8822B(x) | BIT_AMPDU_MAX_TIME_8822B(v)) + +/* 2 REG_BCNQ1_BDNY_V1_8822B */ + +#define BIT_SHIFT_BCNQ1_PGBNDY_V1_8822B 0 +#define BIT_MASK_BCNQ1_PGBNDY_V1_8822B 0xfff +#define BIT_BCNQ1_PGBNDY_V1_8822B(x) \ + (((x) & BIT_MASK_BCNQ1_PGBNDY_V1_8822B) \ + << BIT_SHIFT_BCNQ1_PGBNDY_V1_8822B) +#define BITS_BCNQ1_PGBNDY_V1_8822B \ + (BIT_MASK_BCNQ1_PGBNDY_V1_8822B << BIT_SHIFT_BCNQ1_PGBNDY_V1_8822B) +#define BIT_CLEAR_BCNQ1_PGBNDY_V1_8822B(x) ((x) & (~BITS_BCNQ1_PGBNDY_V1_8822B)) +#define BIT_GET_BCNQ1_PGBNDY_V1_8822B(x) \ + (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1_8822B) & \ + BIT_MASK_BCNQ1_PGBNDY_V1_8822B) +#define BIT_SET_BCNQ1_PGBNDY_V1_8822B(x, v) \ + (BIT_CLEAR_BCNQ1_PGBNDY_V1_8822B(x) | BIT_BCNQ1_PGBNDY_V1_8822B(v)) + +/* 2 REG_AMPDU_MAX_LENGTH_8822B */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_8822B 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_8822B 0xffffffffL +#define BIT_AMPDU_MAX_LENGTH_8822B(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_8822B) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_8822B) +#define BITS_AMPDU_MAX_LENGTH_8822B \ + (BIT_MASK_AMPDU_MAX_LENGTH_8822B << BIT_SHIFT_AMPDU_MAX_LENGTH_8822B) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_8822B(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_8822B)) +#define BIT_GET_AMPDU_MAX_LENGTH_8822B(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_8822B) & \ + BIT_MASK_AMPDU_MAX_LENGTH_8822B) +#define BIT_SET_AMPDU_MAX_LENGTH_8822B(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_8822B(x) | BIT_AMPDU_MAX_LENGTH_8822B(v)) + +/* 2 REG_ACQ_STOP_8822B */ +#define BIT_AC7Q_STOP_8822B BIT(7) +#define BIT_AC6Q_STOP_8822B BIT(6) +#define BIT_AC5Q_STOP_8822B BIT(5) +#define BIT_AC4Q_STOP_8822B BIT(4) +#define BIT_AC3Q_STOP_8822B BIT(3) +#define BIT_AC2Q_STOP_8822B BIT(2) +#define BIT_AC1Q_STOP_8822B BIT(1) +#define BIT_AC0Q_STOP_8822B BIT(0) + +/* 2 REG_NDPA_RATE_8822B */ + +#define BIT_SHIFT_R_NDPA_RATE_V1_8822B 0 +#define BIT_MASK_R_NDPA_RATE_V1_8822B 0xff +#define BIT_R_NDPA_RATE_V1_8822B(x) \ + (((x) & BIT_MASK_R_NDPA_RATE_V1_8822B) \ + << BIT_SHIFT_R_NDPA_RATE_V1_8822B) +#define BITS_R_NDPA_RATE_V1_8822B \ + (BIT_MASK_R_NDPA_RATE_V1_8822B << BIT_SHIFT_R_NDPA_RATE_V1_8822B) +#define BIT_CLEAR_R_NDPA_RATE_V1_8822B(x) ((x) & (~BITS_R_NDPA_RATE_V1_8822B)) +#define BIT_GET_R_NDPA_RATE_V1_8822B(x) \ + (((x) >> BIT_SHIFT_R_NDPA_RATE_V1_8822B) & \ + BIT_MASK_R_NDPA_RATE_V1_8822B) +#define BIT_SET_R_NDPA_RATE_V1_8822B(x, v) \ + (BIT_CLEAR_R_NDPA_RATE_V1_8822B(x) | BIT_R_NDPA_RATE_V1_8822B(v)) + +/* 2 REG_TX_HANG_CTRL_8822B */ +#define BIT_R_EN_GNT_BT_AWAKE_8822B BIT(3) +#define BIT_EN_EOF_V1_8822B BIT(2) +#define BIT_DIS_OQT_BLOCK_8822B BIT(1) +#define BIT_SEARCH_QUEUE_EN_8822B BIT(0) + +/* 2 REG_NDPA_OPT_CTRL_8822B */ +#define BIT_R_DIS_MACID_RELEASE_RTY_8822B BIT(5) + +#define BIT_SHIFT_BW_SIGTA_8822B 3 +#define BIT_MASK_BW_SIGTA_8822B 0x3 +#define BIT_BW_SIGTA_8822B(x) \ + (((x) & BIT_MASK_BW_SIGTA_8822B) << BIT_SHIFT_BW_SIGTA_8822B) +#define BITS_BW_SIGTA_8822B \ + (BIT_MASK_BW_SIGTA_8822B << BIT_SHIFT_BW_SIGTA_8822B) +#define BIT_CLEAR_BW_SIGTA_8822B(x) ((x) & (~BITS_BW_SIGTA_8822B)) +#define BIT_GET_BW_SIGTA_8822B(x) \ + (((x) >> BIT_SHIFT_BW_SIGTA_8822B) & BIT_MASK_BW_SIGTA_8822B) +#define BIT_SET_BW_SIGTA_8822B(x, v) \ + (BIT_CLEAR_BW_SIGTA_8822B(x) | BIT_BW_SIGTA_8822B(v)) + +#define BIT_EN_BAR_SIGTA_8822B BIT(2) + +#define BIT_SHIFT_R_NDPA_BW_8822B 0 +#define BIT_MASK_R_NDPA_BW_8822B 0x3 +#define BIT_R_NDPA_BW_8822B(x) \ + (((x) & BIT_MASK_R_NDPA_BW_8822B) << BIT_SHIFT_R_NDPA_BW_8822B) +#define BITS_R_NDPA_BW_8822B \ + (BIT_MASK_R_NDPA_BW_8822B << BIT_SHIFT_R_NDPA_BW_8822B) +#define BIT_CLEAR_R_NDPA_BW_8822B(x) ((x) & (~BITS_R_NDPA_BW_8822B)) +#define BIT_GET_R_NDPA_BW_8822B(x) \ + (((x) >> BIT_SHIFT_R_NDPA_BW_8822B) & BIT_MASK_R_NDPA_BW_8822B) +#define BIT_SET_R_NDPA_BW_8822B(x, v) \ + (BIT_CLEAR_R_NDPA_BW_8822B(x) | BIT_R_NDPA_BW_8822B(v)) + +/* 2 REG_RD_RESP_PKT_TH_8822B */ + +#define BIT_SHIFT_RD_RESP_PKT_TH_V1_8822B 0 +#define BIT_MASK_RD_RESP_PKT_TH_V1_8822B 0x3f +#define BIT_RD_RESP_PKT_TH_V1_8822B(x) \ + (((x) & BIT_MASK_RD_RESP_PKT_TH_V1_8822B) \ + << BIT_SHIFT_RD_RESP_PKT_TH_V1_8822B) +#define BITS_RD_RESP_PKT_TH_V1_8822B \ + (BIT_MASK_RD_RESP_PKT_TH_V1_8822B << BIT_SHIFT_RD_RESP_PKT_TH_V1_8822B) +#define BIT_CLEAR_RD_RESP_PKT_TH_V1_8822B(x) \ + ((x) & (~BITS_RD_RESP_PKT_TH_V1_8822B)) +#define BIT_GET_RD_RESP_PKT_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1_8822B) & \ + BIT_MASK_RD_RESP_PKT_TH_V1_8822B) +#define BIT_SET_RD_RESP_PKT_TH_V1_8822B(x, v) \ + (BIT_CLEAR_RD_RESP_PKT_TH_V1_8822B(x) | BIT_RD_RESP_PKT_TH_V1_8822B(v)) + +/* 2 REG_CMDQ_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_CMDQ_V1_8822B 0x7f +#define BIT_QUEUEMACID_CMDQ_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_CMDQ_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822B) +#define BITS_QUEUEMACID_CMDQ_V1_8822B \ + (BIT_MASK_QUEUEMACID_CMDQ_V1_8822B \ + << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_CMDQ_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_CMDQ_V1_8822B)) +#define BIT_GET_QUEUEMACID_CMDQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822B) & \ + BIT_MASK_QUEUEMACID_CMDQ_V1_8822B) +#define BIT_SET_QUEUEMACID_CMDQ_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_CMDQ_V1_8822B(x) | \ + BIT_QUEUEMACID_CMDQ_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_CMDQ_V1_8822B 23 +#define BIT_MASK_QUEUEAC_CMDQ_V1_8822B 0x3 +#define BIT_QUEUEAC_CMDQ_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_CMDQ_V1_8822B) \ + << BIT_SHIFT_QUEUEAC_CMDQ_V1_8822B) +#define BITS_QUEUEAC_CMDQ_V1_8822B \ + (BIT_MASK_QUEUEAC_CMDQ_V1_8822B << BIT_SHIFT_QUEUEAC_CMDQ_V1_8822B) +#define BIT_CLEAR_QUEUEAC_CMDQ_V1_8822B(x) ((x) & (~BITS_QUEUEAC_CMDQ_V1_8822B)) +#define BIT_GET_QUEUEAC_CMDQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_CMDQ_V1_8822B) & \ + BIT_MASK_QUEUEAC_CMDQ_V1_8822B) +#define BIT_SET_QUEUEAC_CMDQ_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_CMDQ_V1_8822B(x) | BIT_QUEUEAC_CMDQ_V1_8822B(v)) + +#define BIT_TIDEMPTY_CMDQ_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_CMDQ_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_CMDQ_V2_8822B 0x7ff +#define BIT_TAIL_PKT_CMDQ_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_CMDQ_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_CMDQ_V2_8822B) +#define BITS_TAIL_PKT_CMDQ_V2_8822B \ + (BIT_MASK_TAIL_PKT_CMDQ_V2_8822B << BIT_SHIFT_TAIL_PKT_CMDQ_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_CMDQ_V2_8822B(x) \ + ((x) & (~BITS_TAIL_PKT_CMDQ_V2_8822B)) +#define BIT_GET_TAIL_PKT_CMDQ_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_CMDQ_V2_8822B) & \ + BIT_MASK_TAIL_PKT_CMDQ_V2_8822B) +#define BIT_SET_TAIL_PKT_CMDQ_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_CMDQ_V2_8822B(x) | BIT_TAIL_PKT_CMDQ_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_CMDQ_V1_8822B 0x7ff +#define BIT_HEAD_PKT_CMDQ_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822B) +#define BITS_HEAD_PKT_CMDQ_V1_8822B \ + (BIT_MASK_HEAD_PKT_CMDQ_V1_8822B << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_CMDQ_V1_8822B(x) \ + ((x) & (~BITS_HEAD_PKT_CMDQ_V1_8822B)) +#define BIT_GET_HEAD_PKT_CMDQ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822B) & \ + BIT_MASK_HEAD_PKT_CMDQ_V1_8822B) +#define BIT_SET_HEAD_PKT_CMDQ_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_CMDQ_V1_8822B(x) | BIT_HEAD_PKT_CMDQ_V1_8822B(v)) + +/* 2 REG_Q4_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_Q4_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_Q4_V1_8822B 0x7f +#define BIT_QUEUEMACID_Q4_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q4_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_Q4_V1_8822B) +#define BITS_QUEUEMACID_Q4_V1_8822B \ + (BIT_MASK_QUEUEMACID_Q4_V1_8822B << BIT_SHIFT_QUEUEMACID_Q4_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_Q4_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_Q4_V1_8822B)) +#define BIT_GET_QUEUEMACID_Q4_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1_8822B) & \ + BIT_MASK_QUEUEMACID_Q4_V1_8822B) +#define BIT_SET_QUEUEMACID_Q4_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q4_V1_8822B(x) | BIT_QUEUEMACID_Q4_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_Q4_V1_8822B 23 +#define BIT_MASK_QUEUEAC_Q4_V1_8822B 0x3 +#define BIT_QUEUEAC_Q4_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_Q4_V1_8822B) << BIT_SHIFT_QUEUEAC_Q4_V1_8822B) +#define BITS_QUEUEAC_Q4_V1_8822B \ + (BIT_MASK_QUEUEAC_Q4_V1_8822B << BIT_SHIFT_QUEUEAC_Q4_V1_8822B) +#define BIT_CLEAR_QUEUEAC_Q4_V1_8822B(x) ((x) & (~BITS_QUEUEAC_Q4_V1_8822B)) +#define BIT_GET_QUEUEAC_Q4_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1_8822B) & BIT_MASK_QUEUEAC_Q4_V1_8822B) +#define BIT_SET_QUEUEAC_Q4_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_Q4_V1_8822B(x) | BIT_QUEUEAC_Q4_V1_8822B(v)) + +#define BIT_TIDEMPTY_Q4_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q4_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_Q4_V2_8822B 0x7ff +#define BIT_TAIL_PKT_Q4_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_Q4_V2_8822B) +#define BITS_TAIL_PKT_Q4_V2_8822B \ + (BIT_MASK_TAIL_PKT_Q4_V2_8822B << BIT_SHIFT_TAIL_PKT_Q4_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_Q4_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8822B)) +#define BIT_GET_TAIL_PKT_Q4_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8822B) & \ + BIT_MASK_TAIL_PKT_Q4_V2_8822B) +#define BIT_SET_TAIL_PKT_Q4_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2_8822B(x) | BIT_TAIL_PKT_Q4_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_Q4_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_Q4_V1_8822B 0x7ff +#define BIT_HEAD_PKT_Q4_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q4_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_Q4_V1_8822B) +#define BITS_HEAD_PKT_Q4_V1_8822B \ + (BIT_MASK_HEAD_PKT_Q4_V1_8822B << BIT_SHIFT_HEAD_PKT_Q4_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_Q4_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_Q4_V1_8822B)) +#define BIT_GET_HEAD_PKT_Q4_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1_8822B) & \ + BIT_MASK_HEAD_PKT_Q4_V1_8822B) +#define BIT_SET_HEAD_PKT_Q4_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q4_V1_8822B(x) | BIT_HEAD_PKT_Q4_V1_8822B(v)) + +/* 2 REG_Q5_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_Q5_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_Q5_V1_8822B 0x7f +#define BIT_QUEUEMACID_Q5_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q5_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_Q5_V1_8822B) +#define BITS_QUEUEMACID_Q5_V1_8822B \ + (BIT_MASK_QUEUEMACID_Q5_V1_8822B << BIT_SHIFT_QUEUEMACID_Q5_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_Q5_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_Q5_V1_8822B)) +#define BIT_GET_QUEUEMACID_Q5_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1_8822B) & \ + BIT_MASK_QUEUEMACID_Q5_V1_8822B) +#define BIT_SET_QUEUEMACID_Q5_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q5_V1_8822B(x) | BIT_QUEUEMACID_Q5_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_Q5_V1_8822B 23 +#define BIT_MASK_QUEUEAC_Q5_V1_8822B 0x3 +#define BIT_QUEUEAC_Q5_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_Q5_V1_8822B) << BIT_SHIFT_QUEUEAC_Q5_V1_8822B) +#define BITS_QUEUEAC_Q5_V1_8822B \ + (BIT_MASK_QUEUEAC_Q5_V1_8822B << BIT_SHIFT_QUEUEAC_Q5_V1_8822B) +#define BIT_CLEAR_QUEUEAC_Q5_V1_8822B(x) ((x) & (~BITS_QUEUEAC_Q5_V1_8822B)) +#define BIT_GET_QUEUEAC_Q5_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1_8822B) & BIT_MASK_QUEUEAC_Q5_V1_8822B) +#define BIT_SET_QUEUEAC_Q5_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_Q5_V1_8822B(x) | BIT_QUEUEAC_Q5_V1_8822B(v)) + +#define BIT_TIDEMPTY_Q5_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q5_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_Q5_V2_8822B 0x7ff +#define BIT_TAIL_PKT_Q5_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q5_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_Q5_V2_8822B) +#define BITS_TAIL_PKT_Q5_V2_8822B \ + (BIT_MASK_TAIL_PKT_Q5_V2_8822B << BIT_SHIFT_TAIL_PKT_Q5_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_Q5_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_Q5_V2_8822B)) +#define BIT_GET_TAIL_PKT_Q5_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2_8822B) & \ + BIT_MASK_TAIL_PKT_Q5_V2_8822B) +#define BIT_SET_TAIL_PKT_Q5_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q5_V2_8822B(x) | BIT_TAIL_PKT_Q5_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_Q5_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_Q5_V1_8822B 0x7ff +#define BIT_HEAD_PKT_Q5_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q5_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_Q5_V1_8822B) +#define BITS_HEAD_PKT_Q5_V1_8822B \ + (BIT_MASK_HEAD_PKT_Q5_V1_8822B << BIT_SHIFT_HEAD_PKT_Q5_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_Q5_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_Q5_V1_8822B)) +#define BIT_GET_HEAD_PKT_Q5_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1_8822B) & \ + BIT_MASK_HEAD_PKT_Q5_V1_8822B) +#define BIT_SET_HEAD_PKT_Q5_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q5_V1_8822B(x) | BIT_HEAD_PKT_Q5_V1_8822B(v)) + +/* 2 REG_Q6_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_Q6_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_Q6_V1_8822B 0x7f +#define BIT_QUEUEMACID_Q6_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q6_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_Q6_V1_8822B) +#define BITS_QUEUEMACID_Q6_V1_8822B \ + (BIT_MASK_QUEUEMACID_Q6_V1_8822B << BIT_SHIFT_QUEUEMACID_Q6_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_Q6_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_Q6_V1_8822B)) +#define BIT_GET_QUEUEMACID_Q6_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1_8822B) & \ + BIT_MASK_QUEUEMACID_Q6_V1_8822B) +#define BIT_SET_QUEUEMACID_Q6_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q6_V1_8822B(x) | BIT_QUEUEMACID_Q6_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_Q6_V1_8822B 23 +#define BIT_MASK_QUEUEAC_Q6_V1_8822B 0x3 +#define BIT_QUEUEAC_Q6_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_Q6_V1_8822B) << BIT_SHIFT_QUEUEAC_Q6_V1_8822B) +#define BITS_QUEUEAC_Q6_V1_8822B \ + (BIT_MASK_QUEUEAC_Q6_V1_8822B << BIT_SHIFT_QUEUEAC_Q6_V1_8822B) +#define BIT_CLEAR_QUEUEAC_Q6_V1_8822B(x) ((x) & (~BITS_QUEUEAC_Q6_V1_8822B)) +#define BIT_GET_QUEUEAC_Q6_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1_8822B) & BIT_MASK_QUEUEAC_Q6_V1_8822B) +#define BIT_SET_QUEUEAC_Q6_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_Q6_V1_8822B(x) | BIT_QUEUEAC_Q6_V1_8822B(v)) + +#define BIT_TIDEMPTY_Q6_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q6_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_Q6_V2_8822B 0x7ff +#define BIT_TAIL_PKT_Q6_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q6_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_Q6_V2_8822B) +#define BITS_TAIL_PKT_Q6_V2_8822B \ + (BIT_MASK_TAIL_PKT_Q6_V2_8822B << BIT_SHIFT_TAIL_PKT_Q6_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_Q6_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_Q6_V2_8822B)) +#define BIT_GET_TAIL_PKT_Q6_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2_8822B) & \ + BIT_MASK_TAIL_PKT_Q6_V2_8822B) +#define BIT_SET_TAIL_PKT_Q6_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q6_V2_8822B(x) | BIT_TAIL_PKT_Q6_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_Q6_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_Q6_V1_8822B 0x7ff +#define BIT_HEAD_PKT_Q6_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q6_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_Q6_V1_8822B) +#define BITS_HEAD_PKT_Q6_V1_8822B \ + (BIT_MASK_HEAD_PKT_Q6_V1_8822B << BIT_SHIFT_HEAD_PKT_Q6_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_Q6_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_Q6_V1_8822B)) +#define BIT_GET_HEAD_PKT_Q6_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1_8822B) & \ + BIT_MASK_HEAD_PKT_Q6_V1_8822B) +#define BIT_SET_HEAD_PKT_Q6_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q6_V1_8822B(x) | BIT_HEAD_PKT_Q6_V1_8822B(v)) + +/* 2 REG_Q7_INFO_8822B */ + +#define BIT_SHIFT_QUEUEMACID_Q7_V1_8822B 25 +#define BIT_MASK_QUEUEMACID_Q7_V1_8822B 0x7f +#define BIT_QUEUEMACID_Q7_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q7_V1_8822B) \ + << BIT_SHIFT_QUEUEMACID_Q7_V1_8822B) +#define BITS_QUEUEMACID_Q7_V1_8822B \ + (BIT_MASK_QUEUEMACID_Q7_V1_8822B << BIT_SHIFT_QUEUEMACID_Q7_V1_8822B) +#define BIT_CLEAR_QUEUEMACID_Q7_V1_8822B(x) \ + ((x) & (~BITS_QUEUEMACID_Q7_V1_8822B)) +#define BIT_GET_QUEUEMACID_Q7_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1_8822B) & \ + BIT_MASK_QUEUEMACID_Q7_V1_8822B) +#define BIT_SET_QUEUEMACID_Q7_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q7_V1_8822B(x) | BIT_QUEUEMACID_Q7_V1_8822B(v)) + +#define BIT_SHIFT_QUEUEAC_Q7_V1_8822B 23 +#define BIT_MASK_QUEUEAC_Q7_V1_8822B 0x3 +#define BIT_QUEUEAC_Q7_V1_8822B(x) \ + (((x) & BIT_MASK_QUEUEAC_Q7_V1_8822B) << BIT_SHIFT_QUEUEAC_Q7_V1_8822B) +#define BITS_QUEUEAC_Q7_V1_8822B \ + (BIT_MASK_QUEUEAC_Q7_V1_8822B << BIT_SHIFT_QUEUEAC_Q7_V1_8822B) +#define BIT_CLEAR_QUEUEAC_Q7_V1_8822B(x) ((x) & (~BITS_QUEUEAC_Q7_V1_8822B)) +#define BIT_GET_QUEUEAC_Q7_V1_8822B(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1_8822B) & BIT_MASK_QUEUEAC_Q7_V1_8822B) +#define BIT_SET_QUEUEAC_Q7_V1_8822B(x, v) \ + (BIT_CLEAR_QUEUEAC_Q7_V1_8822B(x) | BIT_QUEUEAC_Q7_V1_8822B(v)) + +#define BIT_TIDEMPTY_Q7_V1_8822B BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q7_V2_8822B 11 +#define BIT_MASK_TAIL_PKT_Q7_V2_8822B 0x7ff +#define BIT_TAIL_PKT_Q7_V2_8822B(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q7_V2_8822B) \ + << BIT_SHIFT_TAIL_PKT_Q7_V2_8822B) +#define BITS_TAIL_PKT_Q7_V2_8822B \ + (BIT_MASK_TAIL_PKT_Q7_V2_8822B << BIT_SHIFT_TAIL_PKT_Q7_V2_8822B) +#define BIT_CLEAR_TAIL_PKT_Q7_V2_8822B(x) ((x) & (~BITS_TAIL_PKT_Q7_V2_8822B)) +#define BIT_GET_TAIL_PKT_Q7_V2_8822B(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2_8822B) & \ + BIT_MASK_TAIL_PKT_Q7_V2_8822B) +#define BIT_SET_TAIL_PKT_Q7_V2_8822B(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q7_V2_8822B(x) | BIT_TAIL_PKT_Q7_V2_8822B(v)) + +#define BIT_SHIFT_HEAD_PKT_Q7_V1_8822B 0 +#define BIT_MASK_HEAD_PKT_Q7_V1_8822B 0x7ff +#define BIT_HEAD_PKT_Q7_V1_8822B(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q7_V1_8822B) \ + << BIT_SHIFT_HEAD_PKT_Q7_V1_8822B) +#define BITS_HEAD_PKT_Q7_V1_8822B \ + (BIT_MASK_HEAD_PKT_Q7_V1_8822B << BIT_SHIFT_HEAD_PKT_Q7_V1_8822B) +#define BIT_CLEAR_HEAD_PKT_Q7_V1_8822B(x) ((x) & (~BITS_HEAD_PKT_Q7_V1_8822B)) +#define BIT_GET_HEAD_PKT_Q7_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1_8822B) & \ + BIT_MASK_HEAD_PKT_Q7_V1_8822B) +#define BIT_SET_HEAD_PKT_Q7_V1_8822B(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q7_V1_8822B(x) | BIT_HEAD_PKT_Q7_V1_8822B(v)) + +/* 2 REG_WMAC_LBK_BUF_HD_V1_8822B */ + +#define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822B 0 +#define BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822B 0xfff +#define BIT_WMAC_LBK_BUF_HEAD_V1_8822B(x) \ + (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822B) \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822B) +#define BITS_WMAC_LBK_BUF_HEAD_V1_8822B \ + (BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822B \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822B) +#define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8822B(x) \ + ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1_8822B)) +#define BIT_GET_WMAC_LBK_BUF_HEAD_V1_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822B) & \ + BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822B) +#define BIT_SET_WMAC_LBK_BUF_HEAD_V1_8822B(x, v) \ + (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8822B(x) | \ + BIT_WMAC_LBK_BUF_HEAD_V1_8822B(v)) + +/* 2 REG_MGQ_BDNY_V1_8822B */ + +#define BIT_SHIFT_MGQ_PGBNDY_V1_8822B 0 +#define BIT_MASK_MGQ_PGBNDY_V1_8822B 0xfff +#define BIT_MGQ_PGBNDY_V1_8822B(x) \ + (((x) & BIT_MASK_MGQ_PGBNDY_V1_8822B) << BIT_SHIFT_MGQ_PGBNDY_V1_8822B) +#define BITS_MGQ_PGBNDY_V1_8822B \ + (BIT_MASK_MGQ_PGBNDY_V1_8822B << BIT_SHIFT_MGQ_PGBNDY_V1_8822B) +#define BIT_CLEAR_MGQ_PGBNDY_V1_8822B(x) ((x) & (~BITS_MGQ_PGBNDY_V1_8822B)) +#define BIT_GET_MGQ_PGBNDY_V1_8822B(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1_8822B) & BIT_MASK_MGQ_PGBNDY_V1_8822B) +#define BIT_SET_MGQ_PGBNDY_V1_8822B(x, v) \ + (BIT_CLEAR_MGQ_PGBNDY_V1_8822B(x) | BIT_MGQ_PGBNDY_V1_8822B(v)) + +/* 2 REG_TXRPT_CTRL_8822B */ + +#define BIT_SHIFT_TRXRPT_TIMER_TH_8822B 24 +#define BIT_MASK_TRXRPT_TIMER_TH_8822B 0xff +#define BIT_TRXRPT_TIMER_TH_8822B(x) \ + (((x) & BIT_MASK_TRXRPT_TIMER_TH_8822B) \ + << BIT_SHIFT_TRXRPT_TIMER_TH_8822B) +#define BITS_TRXRPT_TIMER_TH_8822B \ + (BIT_MASK_TRXRPT_TIMER_TH_8822B << BIT_SHIFT_TRXRPT_TIMER_TH_8822B) +#define BIT_CLEAR_TRXRPT_TIMER_TH_8822B(x) ((x) & (~BITS_TRXRPT_TIMER_TH_8822B)) +#define BIT_GET_TRXRPT_TIMER_TH_8822B(x) \ + (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH_8822B) & \ + BIT_MASK_TRXRPT_TIMER_TH_8822B) +#define BIT_SET_TRXRPT_TIMER_TH_8822B(x, v) \ + (BIT_CLEAR_TRXRPT_TIMER_TH_8822B(x) | BIT_TRXRPT_TIMER_TH_8822B(v)) + +#define BIT_SHIFT_TRXRPT_LEN_TH_8822B 16 +#define BIT_MASK_TRXRPT_LEN_TH_8822B 0xff +#define BIT_TRXRPT_LEN_TH_8822B(x) \ + (((x) & BIT_MASK_TRXRPT_LEN_TH_8822B) << BIT_SHIFT_TRXRPT_LEN_TH_8822B) +#define BITS_TRXRPT_LEN_TH_8822B \ + (BIT_MASK_TRXRPT_LEN_TH_8822B << BIT_SHIFT_TRXRPT_LEN_TH_8822B) +#define BIT_CLEAR_TRXRPT_LEN_TH_8822B(x) ((x) & (~BITS_TRXRPT_LEN_TH_8822B)) +#define BIT_GET_TRXRPT_LEN_TH_8822B(x) \ + (((x) >> BIT_SHIFT_TRXRPT_LEN_TH_8822B) & BIT_MASK_TRXRPT_LEN_TH_8822B) +#define BIT_SET_TRXRPT_LEN_TH_8822B(x, v) \ + (BIT_CLEAR_TRXRPT_LEN_TH_8822B(x) | BIT_TRXRPT_LEN_TH_8822B(v)) + +#define BIT_SHIFT_TRXRPT_READ_PTR_8822B 8 +#define BIT_MASK_TRXRPT_READ_PTR_8822B 0xff +#define BIT_TRXRPT_READ_PTR_8822B(x) \ + (((x) & BIT_MASK_TRXRPT_READ_PTR_8822B) \ + << BIT_SHIFT_TRXRPT_READ_PTR_8822B) +#define BITS_TRXRPT_READ_PTR_8822B \ + (BIT_MASK_TRXRPT_READ_PTR_8822B << BIT_SHIFT_TRXRPT_READ_PTR_8822B) +#define BIT_CLEAR_TRXRPT_READ_PTR_8822B(x) ((x) & (~BITS_TRXRPT_READ_PTR_8822B)) +#define BIT_GET_TRXRPT_READ_PTR_8822B(x) \ + (((x) >> BIT_SHIFT_TRXRPT_READ_PTR_8822B) & \ + BIT_MASK_TRXRPT_READ_PTR_8822B) +#define BIT_SET_TRXRPT_READ_PTR_8822B(x, v) \ + (BIT_CLEAR_TRXRPT_READ_PTR_8822B(x) | BIT_TRXRPT_READ_PTR_8822B(v)) + +#define BIT_SHIFT_TRXRPT_WRITE_PTR_8822B 0 +#define BIT_MASK_TRXRPT_WRITE_PTR_8822B 0xff +#define BIT_TRXRPT_WRITE_PTR_8822B(x) \ + (((x) & BIT_MASK_TRXRPT_WRITE_PTR_8822B) \ + << BIT_SHIFT_TRXRPT_WRITE_PTR_8822B) +#define BITS_TRXRPT_WRITE_PTR_8822B \ + (BIT_MASK_TRXRPT_WRITE_PTR_8822B << BIT_SHIFT_TRXRPT_WRITE_PTR_8822B) +#define BIT_CLEAR_TRXRPT_WRITE_PTR_8822B(x) \ + ((x) & (~BITS_TRXRPT_WRITE_PTR_8822B)) +#define BIT_GET_TRXRPT_WRITE_PTR_8822B(x) \ + (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR_8822B) & \ + BIT_MASK_TRXRPT_WRITE_PTR_8822B) +#define BIT_SET_TRXRPT_WRITE_PTR_8822B(x, v) \ + (BIT_CLEAR_TRXRPT_WRITE_PTR_8822B(x) | BIT_TRXRPT_WRITE_PTR_8822B(v)) + +/* 2 REG_INIRTS_RATE_SEL_8822B */ +#define BIT_LEAG_RTS_BW_DUP_8822B BIT(5) + +/* 2 REG_BASIC_CFEND_RATE_8822B */ + +#define BIT_SHIFT_BASIC_CFEND_RATE_8822B 0 +#define BIT_MASK_BASIC_CFEND_RATE_8822B 0x1f +#define BIT_BASIC_CFEND_RATE_8822B(x) \ + (((x) & BIT_MASK_BASIC_CFEND_RATE_8822B) \ + << BIT_SHIFT_BASIC_CFEND_RATE_8822B) +#define BITS_BASIC_CFEND_RATE_8822B \ + (BIT_MASK_BASIC_CFEND_RATE_8822B << BIT_SHIFT_BASIC_CFEND_RATE_8822B) +#define BIT_CLEAR_BASIC_CFEND_RATE_8822B(x) \ + ((x) & (~BITS_BASIC_CFEND_RATE_8822B)) +#define BIT_GET_BASIC_CFEND_RATE_8822B(x) \ + (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8822B) & \ + BIT_MASK_BASIC_CFEND_RATE_8822B) +#define BIT_SET_BASIC_CFEND_RATE_8822B(x, v) \ + (BIT_CLEAR_BASIC_CFEND_RATE_8822B(x) | BIT_BASIC_CFEND_RATE_8822B(v)) + +/* 2 REG_STBC_CFEND_RATE_8822B */ + +#define BIT_SHIFT_STBC_CFEND_RATE_8822B 0 +#define BIT_MASK_STBC_CFEND_RATE_8822B 0x1f +#define BIT_STBC_CFEND_RATE_8822B(x) \ + (((x) & BIT_MASK_STBC_CFEND_RATE_8822B) \ + << BIT_SHIFT_STBC_CFEND_RATE_8822B) +#define BITS_STBC_CFEND_RATE_8822B \ + (BIT_MASK_STBC_CFEND_RATE_8822B << BIT_SHIFT_STBC_CFEND_RATE_8822B) +#define BIT_CLEAR_STBC_CFEND_RATE_8822B(x) ((x) & (~BITS_STBC_CFEND_RATE_8822B)) +#define BIT_GET_STBC_CFEND_RATE_8822B(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8822B) & \ + BIT_MASK_STBC_CFEND_RATE_8822B) +#define BIT_SET_STBC_CFEND_RATE_8822B(x, v) \ + (BIT_CLEAR_STBC_CFEND_RATE_8822B(x) | BIT_STBC_CFEND_RATE_8822B(v)) + +/* 2 REG_DATA_SC_8822B */ + +#define BIT_SHIFT_TXSC_40M_8822B 4 +#define BIT_MASK_TXSC_40M_8822B 0xf +#define BIT_TXSC_40M_8822B(x) \ + (((x) & BIT_MASK_TXSC_40M_8822B) << BIT_SHIFT_TXSC_40M_8822B) +#define BITS_TXSC_40M_8822B \ + (BIT_MASK_TXSC_40M_8822B << BIT_SHIFT_TXSC_40M_8822B) +#define BIT_CLEAR_TXSC_40M_8822B(x) ((x) & (~BITS_TXSC_40M_8822B)) +#define BIT_GET_TXSC_40M_8822B(x) \ + (((x) >> BIT_SHIFT_TXSC_40M_8822B) & BIT_MASK_TXSC_40M_8822B) +#define BIT_SET_TXSC_40M_8822B(x, v) \ + (BIT_CLEAR_TXSC_40M_8822B(x) | BIT_TXSC_40M_8822B(v)) + +#define BIT_SHIFT_TXSC_20M_8822B 0 +#define BIT_MASK_TXSC_20M_8822B 0xf +#define BIT_TXSC_20M_8822B(x) \ + (((x) & BIT_MASK_TXSC_20M_8822B) << BIT_SHIFT_TXSC_20M_8822B) +#define BITS_TXSC_20M_8822B \ + (BIT_MASK_TXSC_20M_8822B << BIT_SHIFT_TXSC_20M_8822B) +#define BIT_CLEAR_TXSC_20M_8822B(x) ((x) & (~BITS_TXSC_20M_8822B)) +#define BIT_GET_TXSC_20M_8822B(x) \ + (((x) >> BIT_SHIFT_TXSC_20M_8822B) & BIT_MASK_TXSC_20M_8822B) +#define BIT_SET_TXSC_20M_8822B(x, v) \ + (BIT_CLEAR_TXSC_20M_8822B(x) | BIT_TXSC_20M_8822B(v)) + +/* 2 REG_MACID_SLEEP3_8822B */ + +#define BIT_SHIFT_MACID127_96_PKTSLEEP_8822B 0 +#define BIT_MASK_MACID127_96_PKTSLEEP_8822B 0xffffffffL +#define BIT_MACID127_96_PKTSLEEP_8822B(x) \ + (((x) & BIT_MASK_MACID127_96_PKTSLEEP_8822B) \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8822B) +#define BITS_MACID127_96_PKTSLEEP_8822B \ + (BIT_MASK_MACID127_96_PKTSLEEP_8822B \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8822B) +#define BIT_CLEAR_MACID127_96_PKTSLEEP_8822B(x) \ + ((x) & (~BITS_MACID127_96_PKTSLEEP_8822B)) +#define BIT_GET_MACID127_96_PKTSLEEP_8822B(x) \ + (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP_8822B) & \ + BIT_MASK_MACID127_96_PKTSLEEP_8822B) +#define BIT_SET_MACID127_96_PKTSLEEP_8822B(x, v) \ + (BIT_CLEAR_MACID127_96_PKTSLEEP_8822B(x) | \ + BIT_MACID127_96_PKTSLEEP_8822B(v)) + +/* 2 REG_MACID_SLEEP1_8822B */ + +#define BIT_SHIFT_MACID63_32_PKTSLEEP_8822B 0 +#define BIT_MASK_MACID63_32_PKTSLEEP_8822B 0xffffffffL +#define BIT_MACID63_32_PKTSLEEP_8822B(x) \ + (((x) & BIT_MASK_MACID63_32_PKTSLEEP_8822B) \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8822B) +#define BITS_MACID63_32_PKTSLEEP_8822B \ + (BIT_MASK_MACID63_32_PKTSLEEP_8822B \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8822B) +#define BIT_CLEAR_MACID63_32_PKTSLEEP_8822B(x) \ + ((x) & (~BITS_MACID63_32_PKTSLEEP_8822B)) +#define BIT_GET_MACID63_32_PKTSLEEP_8822B(x) \ + (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP_8822B) & \ + BIT_MASK_MACID63_32_PKTSLEEP_8822B) +#define BIT_SET_MACID63_32_PKTSLEEP_8822B(x, v) \ + (BIT_CLEAR_MACID63_32_PKTSLEEP_8822B(x) | \ + BIT_MACID63_32_PKTSLEEP_8822B(v)) + +/* 2 REG_ARFR2_V1_8822B */ + +#define BIT_SHIFT_ARFR2_V1_8822B 0 +#define BIT_MASK_ARFR2_V1_8822B 0xffffffffffffffffL +#define BIT_ARFR2_V1_8822B(x) \ + (((x) & BIT_MASK_ARFR2_V1_8822B) << BIT_SHIFT_ARFR2_V1_8822B) +#define BITS_ARFR2_V1_8822B \ + (BIT_MASK_ARFR2_V1_8822B << BIT_SHIFT_ARFR2_V1_8822B) +#define BIT_CLEAR_ARFR2_V1_8822B(x) ((x) & (~BITS_ARFR2_V1_8822B)) +#define BIT_GET_ARFR2_V1_8822B(x) \ + (((x) >> BIT_SHIFT_ARFR2_V1_8822B) & BIT_MASK_ARFR2_V1_8822B) +#define BIT_SET_ARFR2_V1_8822B(x, v) \ + (BIT_CLEAR_ARFR2_V1_8822B(x) | BIT_ARFR2_V1_8822B(v)) + +/* 2 REG_ARFR3_V1_8822B */ + +#define BIT_SHIFT_ARFR3_V1_8822B 0 +#define BIT_MASK_ARFR3_V1_8822B 0xffffffffffffffffL +#define BIT_ARFR3_V1_8822B(x) \ + (((x) & BIT_MASK_ARFR3_V1_8822B) << BIT_SHIFT_ARFR3_V1_8822B) +#define BITS_ARFR3_V1_8822B \ + (BIT_MASK_ARFR3_V1_8822B << BIT_SHIFT_ARFR3_V1_8822B) +#define BIT_CLEAR_ARFR3_V1_8822B(x) ((x) & (~BITS_ARFR3_V1_8822B)) +#define BIT_GET_ARFR3_V1_8822B(x) \ + (((x) >> BIT_SHIFT_ARFR3_V1_8822B) & BIT_MASK_ARFR3_V1_8822B) +#define BIT_SET_ARFR3_V1_8822B(x, v) \ + (BIT_CLEAR_ARFR3_V1_8822B(x) | BIT_ARFR3_V1_8822B(v)) + +/* 2 REG_ARFR4_8822B */ + +#define BIT_SHIFT_ARFR4_8822B 0 +#define BIT_MASK_ARFR4_8822B 0xffffffffffffffffL +#define BIT_ARFR4_8822B(x) \ + (((x) & BIT_MASK_ARFR4_8822B) << BIT_SHIFT_ARFR4_8822B) +#define BITS_ARFR4_8822B (BIT_MASK_ARFR4_8822B << BIT_SHIFT_ARFR4_8822B) +#define BIT_CLEAR_ARFR4_8822B(x) ((x) & (~BITS_ARFR4_8822B)) +#define BIT_GET_ARFR4_8822B(x) \ + (((x) >> BIT_SHIFT_ARFR4_8822B) & BIT_MASK_ARFR4_8822B) +#define BIT_SET_ARFR4_8822B(x, v) \ + (BIT_CLEAR_ARFR4_8822B(x) | BIT_ARFR4_8822B(v)) + +/* 2 REG_ARFR5_8822B */ + +#define BIT_SHIFT_ARFR5_8822B 0 +#define BIT_MASK_ARFR5_8822B 0xffffffffffffffffL +#define BIT_ARFR5_8822B(x) \ + (((x) & BIT_MASK_ARFR5_8822B) << BIT_SHIFT_ARFR5_8822B) +#define BITS_ARFR5_8822B (BIT_MASK_ARFR5_8822B << BIT_SHIFT_ARFR5_8822B) +#define BIT_CLEAR_ARFR5_8822B(x) ((x) & (~BITS_ARFR5_8822B)) +#define BIT_GET_ARFR5_8822B(x) \ + (((x) >> BIT_SHIFT_ARFR5_8822B) & BIT_MASK_ARFR5_8822B) +#define BIT_SET_ARFR5_8822B(x, v) \ + (BIT_CLEAR_ARFR5_8822B(x) | BIT_ARFR5_8822B(v)) + +/* 2 REG_TXRPT_START_OFFSET_8822B */ + +#define BIT_SHIFT_MACID_MURATE_OFFSET_8822B 24 +#define BIT_MASK_MACID_MURATE_OFFSET_8822B 0xff +#define BIT_MACID_MURATE_OFFSET_8822B(x) \ + (((x) & BIT_MASK_MACID_MURATE_OFFSET_8822B) \ + << BIT_SHIFT_MACID_MURATE_OFFSET_8822B) +#define BITS_MACID_MURATE_OFFSET_8822B \ + (BIT_MASK_MACID_MURATE_OFFSET_8822B \ + << BIT_SHIFT_MACID_MURATE_OFFSET_8822B) +#define BIT_CLEAR_MACID_MURATE_OFFSET_8822B(x) \ + ((x) & (~BITS_MACID_MURATE_OFFSET_8822B)) +#define BIT_GET_MACID_MURATE_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_MACID_MURATE_OFFSET_8822B) & \ + BIT_MASK_MACID_MURATE_OFFSET_8822B) +#define BIT_SET_MACID_MURATE_OFFSET_8822B(x, v) \ + (BIT_CLEAR_MACID_MURATE_OFFSET_8822B(x) | \ + BIT_MACID_MURATE_OFFSET_8822B(v)) + +#define BIT_RPTFIFO_SIZE_OPT_8822B BIT(16) + +#define BIT_SHIFT_MACID_CTRL_OFFSET_8822B 8 +#define BIT_MASK_MACID_CTRL_OFFSET_8822B 0xff +#define BIT_MACID_CTRL_OFFSET_8822B(x) \ + (((x) & BIT_MASK_MACID_CTRL_OFFSET_8822B) \ + << BIT_SHIFT_MACID_CTRL_OFFSET_8822B) +#define BITS_MACID_CTRL_OFFSET_8822B \ + (BIT_MASK_MACID_CTRL_OFFSET_8822B << BIT_SHIFT_MACID_CTRL_OFFSET_8822B) +#define BIT_CLEAR_MACID_CTRL_OFFSET_8822B(x) \ + ((x) & (~BITS_MACID_CTRL_OFFSET_8822B)) +#define BIT_GET_MACID_CTRL_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_8822B) & \ + BIT_MASK_MACID_CTRL_OFFSET_8822B) +#define BIT_SET_MACID_CTRL_OFFSET_8822B(x, v) \ + (BIT_CLEAR_MACID_CTRL_OFFSET_8822B(x) | BIT_MACID_CTRL_OFFSET_8822B(v)) + +#define BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822B 0 +#define BIT_MASK_AMPDU_TXRPT_OFFSET_8822B 0xff +#define BIT_AMPDU_TXRPT_OFFSET_8822B(x) \ + (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_8822B) \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822B) +#define BITS_AMPDU_TXRPT_OFFSET_8822B \ + (BIT_MASK_AMPDU_TXRPT_OFFSET_8822B \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822B) +#define BIT_CLEAR_AMPDU_TXRPT_OFFSET_8822B(x) \ + ((x) & (~BITS_AMPDU_TXRPT_OFFSET_8822B)) +#define BIT_GET_AMPDU_TXRPT_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822B) & \ + BIT_MASK_AMPDU_TXRPT_OFFSET_8822B) +#define BIT_SET_AMPDU_TXRPT_OFFSET_8822B(x, v) \ + (BIT_CLEAR_AMPDU_TXRPT_OFFSET_8822B(x) | \ + BIT_AMPDU_TXRPT_OFFSET_8822B(v)) + +/* 2 REG_POWER_STAGE1_8822B */ +#define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8822B BIT(31) +#define BIT_PTA_WL_PRI_MASK_BCNQ_8822B BIT(30) +#define BIT_PTA_WL_PRI_MASK_HIQ_8822B BIT(29) +#define BIT_PTA_WL_PRI_MASK_MGQ_8822B BIT(28) +#define BIT_PTA_WL_PRI_MASK_BK_8822B BIT(27) +#define BIT_PTA_WL_PRI_MASK_BE_8822B BIT(26) +#define BIT_PTA_WL_PRI_MASK_VI_8822B BIT(25) +#define BIT_PTA_WL_PRI_MASK_VO_8822B BIT(24) + +#define BIT_SHIFT_POWER_STAGE1_8822B 0 +#define BIT_MASK_POWER_STAGE1_8822B 0xffffff +#define BIT_POWER_STAGE1_8822B(x) \ + (((x) & BIT_MASK_POWER_STAGE1_8822B) << BIT_SHIFT_POWER_STAGE1_8822B) +#define BITS_POWER_STAGE1_8822B \ + (BIT_MASK_POWER_STAGE1_8822B << BIT_SHIFT_POWER_STAGE1_8822B) +#define BIT_CLEAR_POWER_STAGE1_8822B(x) ((x) & (~BITS_POWER_STAGE1_8822B)) +#define BIT_GET_POWER_STAGE1_8822B(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE1_8822B) & BIT_MASK_POWER_STAGE1_8822B) +#define BIT_SET_POWER_STAGE1_8822B(x, v) \ + (BIT_CLEAR_POWER_STAGE1_8822B(x) | BIT_POWER_STAGE1_8822B(v)) + +/* 2 REG_POWER_STAGE2_8822B */ +#define BIT__R_CTRL_PKT_POW_ADJ_8822B BIT(24) + +#define BIT_SHIFT_POWER_STAGE2_8822B 0 +#define BIT_MASK_POWER_STAGE2_8822B 0xffffff +#define BIT_POWER_STAGE2_8822B(x) \ + (((x) & BIT_MASK_POWER_STAGE2_8822B) << BIT_SHIFT_POWER_STAGE2_8822B) +#define BITS_POWER_STAGE2_8822B \ + (BIT_MASK_POWER_STAGE2_8822B << BIT_SHIFT_POWER_STAGE2_8822B) +#define BIT_CLEAR_POWER_STAGE2_8822B(x) ((x) & (~BITS_POWER_STAGE2_8822B)) +#define BIT_GET_POWER_STAGE2_8822B(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE2_8822B) & BIT_MASK_POWER_STAGE2_8822B) +#define BIT_SET_POWER_STAGE2_8822B(x, v) \ + (BIT_CLEAR_POWER_STAGE2_8822B(x) | BIT_POWER_STAGE2_8822B(v)) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8822B */ + +#define BIT_SHIFT_PAD_NUM_THRES_8822B 24 +#define BIT_MASK_PAD_NUM_THRES_8822B 0x3f +#define BIT_PAD_NUM_THRES_8822B(x) \ + (((x) & BIT_MASK_PAD_NUM_THRES_8822B) << BIT_SHIFT_PAD_NUM_THRES_8822B) +#define BITS_PAD_NUM_THRES_8822B \ + (BIT_MASK_PAD_NUM_THRES_8822B << BIT_SHIFT_PAD_NUM_THRES_8822B) +#define BIT_CLEAR_PAD_NUM_THRES_8822B(x) ((x) & (~BITS_PAD_NUM_THRES_8822B)) +#define BIT_GET_PAD_NUM_THRES_8822B(x) \ + (((x) >> BIT_SHIFT_PAD_NUM_THRES_8822B) & BIT_MASK_PAD_NUM_THRES_8822B) +#define BIT_SET_PAD_NUM_THRES_8822B(x, v) \ + (BIT_CLEAR_PAD_NUM_THRES_8822B(x) | BIT_PAD_NUM_THRES_8822B(v)) + +#define BIT_R_DMA_THIS_QUEUE_BK_8822B BIT(23) +#define BIT_R_DMA_THIS_QUEUE_BE_8822B BIT(22) +#define BIT_R_DMA_THIS_QUEUE_VI_8822B BIT(21) +#define BIT_R_DMA_THIS_QUEUE_VO_8822B BIT(20) + +#define BIT_SHIFT_R_TOTAL_LEN_TH_8822B 8 +#define BIT_MASK_R_TOTAL_LEN_TH_8822B 0xfff +#define BIT_R_TOTAL_LEN_TH_8822B(x) \ + (((x) & BIT_MASK_R_TOTAL_LEN_TH_8822B) \ + << BIT_SHIFT_R_TOTAL_LEN_TH_8822B) +#define BITS_R_TOTAL_LEN_TH_8822B \ + (BIT_MASK_R_TOTAL_LEN_TH_8822B << BIT_SHIFT_R_TOTAL_LEN_TH_8822B) +#define BIT_CLEAR_R_TOTAL_LEN_TH_8822B(x) ((x) & (~BITS_R_TOTAL_LEN_TH_8822B)) +#define BIT_GET_R_TOTAL_LEN_TH_8822B(x) \ + (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH_8822B) & \ + BIT_MASK_R_TOTAL_LEN_TH_8822B) +#define BIT_SET_R_TOTAL_LEN_TH_8822B(x, v) \ + (BIT_CLEAR_R_TOTAL_LEN_TH_8822B(x) | BIT_R_TOTAL_LEN_TH_8822B(v)) + +#define BIT_EN_NEW_EARLY_8822B BIT(7) +#define BIT_PRE_TX_CMD_8822B BIT(6) + +#define BIT_SHIFT_NUM_SCL_EN_8822B 4 +#define BIT_MASK_NUM_SCL_EN_8822B 0x3 +#define BIT_NUM_SCL_EN_8822B(x) \ + (((x) & BIT_MASK_NUM_SCL_EN_8822B) << BIT_SHIFT_NUM_SCL_EN_8822B) +#define BITS_NUM_SCL_EN_8822B \ + (BIT_MASK_NUM_SCL_EN_8822B << BIT_SHIFT_NUM_SCL_EN_8822B) +#define BIT_CLEAR_NUM_SCL_EN_8822B(x) ((x) & (~BITS_NUM_SCL_EN_8822B)) +#define BIT_GET_NUM_SCL_EN_8822B(x) \ + (((x) >> BIT_SHIFT_NUM_SCL_EN_8822B) & BIT_MASK_NUM_SCL_EN_8822B) +#define BIT_SET_NUM_SCL_EN_8822B(x, v) \ + (BIT_CLEAR_NUM_SCL_EN_8822B(x) | BIT_NUM_SCL_EN_8822B(v)) + +#define BIT_BK_EN_8822B BIT(3) +#define BIT_BE_EN_8822B BIT(2) +#define BIT_VI_EN_8822B BIT(1) +#define BIT_VO_EN_8822B BIT(0) + +/* 2 REG_PKT_LIFE_TIME_8822B */ + +#define BIT_SHIFT_PKT_LIFTIME_BEBK_8822B 16 +#define BIT_MASK_PKT_LIFTIME_BEBK_8822B 0xffff +#define BIT_PKT_LIFTIME_BEBK_8822B(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8822B) \ + << BIT_SHIFT_PKT_LIFTIME_BEBK_8822B) +#define BITS_PKT_LIFTIME_BEBK_8822B \ + (BIT_MASK_PKT_LIFTIME_BEBK_8822B << BIT_SHIFT_PKT_LIFTIME_BEBK_8822B) +#define BIT_CLEAR_PKT_LIFTIME_BEBK_8822B(x) \ + ((x) & (~BITS_PKT_LIFTIME_BEBK_8822B)) +#define BIT_GET_PKT_LIFTIME_BEBK_8822B(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8822B) & \ + BIT_MASK_PKT_LIFTIME_BEBK_8822B) +#define BIT_SET_PKT_LIFTIME_BEBK_8822B(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_BEBK_8822B(x) | BIT_PKT_LIFTIME_BEBK_8822B(v)) + +#define BIT_SHIFT_PKT_LIFTIME_VOVI_8822B 0 +#define BIT_MASK_PKT_LIFTIME_VOVI_8822B 0xffff +#define BIT_PKT_LIFTIME_VOVI_8822B(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8822B) \ + << BIT_SHIFT_PKT_LIFTIME_VOVI_8822B) +#define BITS_PKT_LIFTIME_VOVI_8822B \ + (BIT_MASK_PKT_LIFTIME_VOVI_8822B << BIT_SHIFT_PKT_LIFTIME_VOVI_8822B) +#define BIT_CLEAR_PKT_LIFTIME_VOVI_8822B(x) \ + ((x) & (~BITS_PKT_LIFTIME_VOVI_8822B)) +#define BIT_GET_PKT_LIFTIME_VOVI_8822B(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8822B) & \ + BIT_MASK_PKT_LIFTIME_VOVI_8822B) +#define BIT_SET_PKT_LIFTIME_VOVI_8822B(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_VOVI_8822B(x) | BIT_PKT_LIFTIME_VOVI_8822B(v)) + +/* 2 REG_STBC_SETTING_8822B */ + +#define BIT_SHIFT_CDEND_TXTIME_L_8822B 4 +#define BIT_MASK_CDEND_TXTIME_L_8822B 0xf +#define BIT_CDEND_TXTIME_L_8822B(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_L_8822B) \ + << BIT_SHIFT_CDEND_TXTIME_L_8822B) +#define BITS_CDEND_TXTIME_L_8822B \ + (BIT_MASK_CDEND_TXTIME_L_8822B << BIT_SHIFT_CDEND_TXTIME_L_8822B) +#define BIT_CLEAR_CDEND_TXTIME_L_8822B(x) ((x) & (~BITS_CDEND_TXTIME_L_8822B)) +#define BIT_GET_CDEND_TXTIME_L_8822B(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8822B) & \ + BIT_MASK_CDEND_TXTIME_L_8822B) +#define BIT_SET_CDEND_TXTIME_L_8822B(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_L_8822B(x) | BIT_CDEND_TXTIME_L_8822B(v)) + +#define BIT_SHIFT_NESS_8822B 2 +#define BIT_MASK_NESS_8822B 0x3 +#define BIT_NESS_8822B(x) (((x) & BIT_MASK_NESS_8822B) << BIT_SHIFT_NESS_8822B) +#define BITS_NESS_8822B (BIT_MASK_NESS_8822B << BIT_SHIFT_NESS_8822B) +#define BIT_CLEAR_NESS_8822B(x) ((x) & (~BITS_NESS_8822B)) +#define BIT_GET_NESS_8822B(x) \ + (((x) >> BIT_SHIFT_NESS_8822B) & BIT_MASK_NESS_8822B) +#define BIT_SET_NESS_8822B(x, v) (BIT_CLEAR_NESS_8822B(x) | BIT_NESS_8822B(v)) + +#define BIT_SHIFT_STBC_CFEND_8822B 0 +#define BIT_MASK_STBC_CFEND_8822B 0x3 +#define BIT_STBC_CFEND_8822B(x) \ + (((x) & BIT_MASK_STBC_CFEND_8822B) << BIT_SHIFT_STBC_CFEND_8822B) +#define BITS_STBC_CFEND_8822B \ + (BIT_MASK_STBC_CFEND_8822B << BIT_SHIFT_STBC_CFEND_8822B) +#define BIT_CLEAR_STBC_CFEND_8822B(x) ((x) & (~BITS_STBC_CFEND_8822B)) +#define BIT_GET_STBC_CFEND_8822B(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_8822B) & BIT_MASK_STBC_CFEND_8822B) +#define BIT_SET_STBC_CFEND_8822B(x, v) \ + (BIT_CLEAR_STBC_CFEND_8822B(x) | BIT_STBC_CFEND_8822B(v)) + +/* 2 REG_STBC_SETTING2_8822B */ + +#define BIT_SHIFT_CDEND_TXTIME_H_8822B 0 +#define BIT_MASK_CDEND_TXTIME_H_8822B 0x1f +#define BIT_CDEND_TXTIME_H_8822B(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_H_8822B) \ + << BIT_SHIFT_CDEND_TXTIME_H_8822B) +#define BITS_CDEND_TXTIME_H_8822B \ + (BIT_MASK_CDEND_TXTIME_H_8822B << BIT_SHIFT_CDEND_TXTIME_H_8822B) +#define BIT_CLEAR_CDEND_TXTIME_H_8822B(x) ((x) & (~BITS_CDEND_TXTIME_H_8822B)) +#define BIT_GET_CDEND_TXTIME_H_8822B(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8822B) & \ + BIT_MASK_CDEND_TXTIME_H_8822B) +#define BIT_SET_CDEND_TXTIME_H_8822B(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_H_8822B(x) | BIT_CDEND_TXTIME_H_8822B(v)) + +/* 2 REG_QUEUE_CTRL_8822B */ +#define BIT_PTA_EDCCA_EN_8822B BIT(5) +#define BIT_PTA_WL_TX_EN_8822B BIT(4) +#define BIT_R_USE_DATA_BW_8822B BIT(3) +#define BIT_TRI_PKT_INT_MODE1_8822B BIT(2) +#define BIT_TRI_PKT_INT_MODE0_8822B BIT(1) +#define BIT_ACQ_MODE_SEL_8822B BIT(0) + +/* 2 REG_SINGLE_AMPDU_CTRL_8822B */ +#define BIT_EN_SINGLE_APMDU_8822B BIT(7) + +/* 2 REG_PROT_MODE_CTRL_8822B */ + +#define BIT_SHIFT_RTS_MAX_AGG_NUM_8822B 24 +#define BIT_MASK_RTS_MAX_AGG_NUM_8822B 0x3f +#define BIT_RTS_MAX_AGG_NUM_8822B(x) \ + (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8822B) \ + << BIT_SHIFT_RTS_MAX_AGG_NUM_8822B) +#define BITS_RTS_MAX_AGG_NUM_8822B \ + (BIT_MASK_RTS_MAX_AGG_NUM_8822B << BIT_SHIFT_RTS_MAX_AGG_NUM_8822B) +#define BIT_CLEAR_RTS_MAX_AGG_NUM_8822B(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8822B)) +#define BIT_GET_RTS_MAX_AGG_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8822B) & \ + BIT_MASK_RTS_MAX_AGG_NUM_8822B) +#define BIT_SET_RTS_MAX_AGG_NUM_8822B(x, v) \ + (BIT_CLEAR_RTS_MAX_AGG_NUM_8822B(x) | BIT_RTS_MAX_AGG_NUM_8822B(v)) + +#define BIT_SHIFT_MAX_AGG_NUM_8822B 16 +#define BIT_MASK_MAX_AGG_NUM_8822B 0x3f +#define BIT_MAX_AGG_NUM_8822B(x) \ + (((x) & BIT_MASK_MAX_AGG_NUM_8822B) << BIT_SHIFT_MAX_AGG_NUM_8822B) +#define BITS_MAX_AGG_NUM_8822B \ + (BIT_MASK_MAX_AGG_NUM_8822B << BIT_SHIFT_MAX_AGG_NUM_8822B) +#define BIT_CLEAR_MAX_AGG_NUM_8822B(x) ((x) & (~BITS_MAX_AGG_NUM_8822B)) +#define BIT_GET_MAX_AGG_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_MAX_AGG_NUM_8822B) & BIT_MASK_MAX_AGG_NUM_8822B) +#define BIT_SET_MAX_AGG_NUM_8822B(x, v) \ + (BIT_CLEAR_MAX_AGG_NUM_8822B(x) | BIT_MAX_AGG_NUM_8822B(v)) + +#define BIT_SHIFT_RTS_TXTIME_TH_8822B 8 +#define BIT_MASK_RTS_TXTIME_TH_8822B 0xff +#define BIT_RTS_TXTIME_TH_8822B(x) \ + (((x) & BIT_MASK_RTS_TXTIME_TH_8822B) << BIT_SHIFT_RTS_TXTIME_TH_8822B) +#define BITS_RTS_TXTIME_TH_8822B \ + (BIT_MASK_RTS_TXTIME_TH_8822B << BIT_SHIFT_RTS_TXTIME_TH_8822B) +#define BIT_CLEAR_RTS_TXTIME_TH_8822B(x) ((x) & (~BITS_RTS_TXTIME_TH_8822B)) +#define BIT_GET_RTS_TXTIME_TH_8822B(x) \ + (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8822B) & BIT_MASK_RTS_TXTIME_TH_8822B) +#define BIT_SET_RTS_TXTIME_TH_8822B(x, v) \ + (BIT_CLEAR_RTS_TXTIME_TH_8822B(x) | BIT_RTS_TXTIME_TH_8822B(v)) + +#define BIT_SHIFT_RTS_LEN_TH_8822B 0 +#define BIT_MASK_RTS_LEN_TH_8822B 0xff +#define BIT_RTS_LEN_TH_8822B(x) \ + (((x) & BIT_MASK_RTS_LEN_TH_8822B) << BIT_SHIFT_RTS_LEN_TH_8822B) +#define BITS_RTS_LEN_TH_8822B \ + (BIT_MASK_RTS_LEN_TH_8822B << BIT_SHIFT_RTS_LEN_TH_8822B) +#define BIT_CLEAR_RTS_LEN_TH_8822B(x) ((x) & (~BITS_RTS_LEN_TH_8822B)) +#define BIT_GET_RTS_LEN_TH_8822B(x) \ + (((x) >> BIT_SHIFT_RTS_LEN_TH_8822B) & BIT_MASK_RTS_LEN_TH_8822B) +#define BIT_SET_RTS_LEN_TH_8822B(x, v) \ + (BIT_CLEAR_RTS_LEN_TH_8822B(x) | BIT_RTS_LEN_TH_8822B(v)) + +/* 2 REG_BAR_MODE_CTRL_8822B */ + +#define BIT_SHIFT_BAR_RTY_LMT_8822B 16 +#define BIT_MASK_BAR_RTY_LMT_8822B 0x3 +#define BIT_BAR_RTY_LMT_8822B(x) \ + (((x) & BIT_MASK_BAR_RTY_LMT_8822B) << BIT_SHIFT_BAR_RTY_LMT_8822B) +#define BITS_BAR_RTY_LMT_8822B \ + (BIT_MASK_BAR_RTY_LMT_8822B << BIT_SHIFT_BAR_RTY_LMT_8822B) +#define BIT_CLEAR_BAR_RTY_LMT_8822B(x) ((x) & (~BITS_BAR_RTY_LMT_8822B)) +#define BIT_GET_BAR_RTY_LMT_8822B(x) \ + (((x) >> BIT_SHIFT_BAR_RTY_LMT_8822B) & BIT_MASK_BAR_RTY_LMT_8822B) +#define BIT_SET_BAR_RTY_LMT_8822B(x, v) \ + (BIT_CLEAR_BAR_RTY_LMT_8822B(x) | BIT_BAR_RTY_LMT_8822B(v)) + +#define BIT_SHIFT_BAR_PKT_TXTIME_TH_8822B 8 +#define BIT_MASK_BAR_PKT_TXTIME_TH_8822B 0xff +#define BIT_BAR_PKT_TXTIME_TH_8822B(x) \ + (((x) & BIT_MASK_BAR_PKT_TXTIME_TH_8822B) \ + << BIT_SHIFT_BAR_PKT_TXTIME_TH_8822B) +#define BITS_BAR_PKT_TXTIME_TH_8822B \ + (BIT_MASK_BAR_PKT_TXTIME_TH_8822B << BIT_SHIFT_BAR_PKT_TXTIME_TH_8822B) +#define BIT_CLEAR_BAR_PKT_TXTIME_TH_8822B(x) \ + ((x) & (~BITS_BAR_PKT_TXTIME_TH_8822B)) +#define BIT_GET_BAR_PKT_TXTIME_TH_8822B(x) \ + (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH_8822B) & \ + BIT_MASK_BAR_PKT_TXTIME_TH_8822B) +#define BIT_SET_BAR_PKT_TXTIME_TH_8822B(x, v) \ + (BIT_CLEAR_BAR_PKT_TXTIME_TH_8822B(x) | BIT_BAR_PKT_TXTIME_TH_8822B(v)) + +#define BIT_BAR_EN_V1_8822B BIT(6) + +#define BIT_SHIFT_BAR_PKTNUM_TH_V1_8822B 0 +#define BIT_MASK_BAR_PKTNUM_TH_V1_8822B 0x3f +#define BIT_BAR_PKTNUM_TH_V1_8822B(x) \ + (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8822B) \ + << BIT_SHIFT_BAR_PKTNUM_TH_V1_8822B) +#define BITS_BAR_PKTNUM_TH_V1_8822B \ + (BIT_MASK_BAR_PKTNUM_TH_V1_8822B << BIT_SHIFT_BAR_PKTNUM_TH_V1_8822B) +#define BIT_CLEAR_BAR_PKTNUM_TH_V1_8822B(x) \ + ((x) & (~BITS_BAR_PKTNUM_TH_V1_8822B)) +#define BIT_GET_BAR_PKTNUM_TH_V1_8822B(x) \ + (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8822B) & \ + BIT_MASK_BAR_PKTNUM_TH_V1_8822B) +#define BIT_SET_BAR_PKTNUM_TH_V1_8822B(x, v) \ + (BIT_CLEAR_BAR_PKTNUM_TH_V1_8822B(x) | BIT_BAR_PKTNUM_TH_V1_8822B(v)) + +/* 2 REG_RA_TRY_RATE_AGG_LMT_8822B */ + +#define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822B 0 +#define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822B 0x3f +#define BIT_RA_TRY_RATE_AGG_LMT_V1_8822B(x) \ + (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822B) \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822B) +#define BITS_RA_TRY_RATE_AGG_LMT_V1_8822B \ + (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822B \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822B) +#define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8822B(x) \ + ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1_8822B)) +#define BIT_GET_RA_TRY_RATE_AGG_LMT_V1_8822B(x) \ + (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822B) & \ + BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822B) +#define BIT_SET_RA_TRY_RATE_AGG_LMT_V1_8822B(x, v) \ + (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8822B(x) | \ + BIT_RA_TRY_RATE_AGG_LMT_V1_8822B(v)) + +/* 2 REG_MACID_SLEEP2_8822B */ + +#define BIT_SHIFT_MACID95_64PKTSLEEP_8822B 0 +#define BIT_MASK_MACID95_64PKTSLEEP_8822B 0xffffffffL +#define BIT_MACID95_64PKTSLEEP_8822B(x) \ + (((x) & BIT_MASK_MACID95_64PKTSLEEP_8822B) \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8822B) +#define BITS_MACID95_64PKTSLEEP_8822B \ + (BIT_MASK_MACID95_64PKTSLEEP_8822B \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8822B) +#define BIT_CLEAR_MACID95_64PKTSLEEP_8822B(x) \ + ((x) & (~BITS_MACID95_64PKTSLEEP_8822B)) +#define BIT_GET_MACID95_64PKTSLEEP_8822B(x) \ + (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP_8822B) & \ + BIT_MASK_MACID95_64PKTSLEEP_8822B) +#define BIT_SET_MACID95_64PKTSLEEP_8822B(x, v) \ + (BIT_CLEAR_MACID95_64PKTSLEEP_8822B(x) | \ + BIT_MACID95_64PKTSLEEP_8822B(v)) + +/* 2 REG_MACID_SLEEP_8822B */ + +#define BIT_SHIFT_MACID31_0_PKTSLEEP_8822B 0 +#define BIT_MASK_MACID31_0_PKTSLEEP_8822B 0xffffffffL +#define BIT_MACID31_0_PKTSLEEP_8822B(x) \ + (((x) & BIT_MASK_MACID31_0_PKTSLEEP_8822B) \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8822B) +#define BITS_MACID31_0_PKTSLEEP_8822B \ + (BIT_MASK_MACID31_0_PKTSLEEP_8822B \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8822B) +#define BIT_CLEAR_MACID31_0_PKTSLEEP_8822B(x) \ + ((x) & (~BITS_MACID31_0_PKTSLEEP_8822B)) +#define BIT_GET_MACID31_0_PKTSLEEP_8822B(x) \ + (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP_8822B) & \ + BIT_MASK_MACID31_0_PKTSLEEP_8822B) +#define BIT_SET_MACID31_0_PKTSLEEP_8822B(x, v) \ + (BIT_CLEAR_MACID31_0_PKTSLEEP_8822B(x) | \ + BIT_MACID31_0_PKTSLEEP_8822B(v)) + +/* 2 REG_HW_SEQ0_8822B */ + +#define BIT_SHIFT_HW_SSN_SEQ0_8822B 0 +#define BIT_MASK_HW_SSN_SEQ0_8822B 0xfff +#define BIT_HW_SSN_SEQ0_8822B(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ0_8822B) << BIT_SHIFT_HW_SSN_SEQ0_8822B) +#define BITS_HW_SSN_SEQ0_8822B \ + (BIT_MASK_HW_SSN_SEQ0_8822B << BIT_SHIFT_HW_SSN_SEQ0_8822B) +#define BIT_CLEAR_HW_SSN_SEQ0_8822B(x) ((x) & (~BITS_HW_SSN_SEQ0_8822B)) +#define BIT_GET_HW_SSN_SEQ0_8822B(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8822B) & BIT_MASK_HW_SSN_SEQ0_8822B) +#define BIT_SET_HW_SSN_SEQ0_8822B(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ0_8822B(x) | BIT_HW_SSN_SEQ0_8822B(v)) + +/* 2 REG_HW_SEQ1_8822B */ + +#define BIT_SHIFT_HW_SSN_SEQ1_8822B 0 +#define BIT_MASK_HW_SSN_SEQ1_8822B 0xfff +#define BIT_HW_SSN_SEQ1_8822B(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ1_8822B) << BIT_SHIFT_HW_SSN_SEQ1_8822B) +#define BITS_HW_SSN_SEQ1_8822B \ + (BIT_MASK_HW_SSN_SEQ1_8822B << BIT_SHIFT_HW_SSN_SEQ1_8822B) +#define BIT_CLEAR_HW_SSN_SEQ1_8822B(x) ((x) & (~BITS_HW_SSN_SEQ1_8822B)) +#define BIT_GET_HW_SSN_SEQ1_8822B(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8822B) & BIT_MASK_HW_SSN_SEQ1_8822B) +#define BIT_SET_HW_SSN_SEQ1_8822B(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ1_8822B(x) | BIT_HW_SSN_SEQ1_8822B(v)) + +/* 2 REG_HW_SEQ2_8822B */ + +#define BIT_SHIFT_HW_SSN_SEQ2_8822B 0 +#define BIT_MASK_HW_SSN_SEQ2_8822B 0xfff +#define BIT_HW_SSN_SEQ2_8822B(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ2_8822B) << BIT_SHIFT_HW_SSN_SEQ2_8822B) +#define BITS_HW_SSN_SEQ2_8822B \ + (BIT_MASK_HW_SSN_SEQ2_8822B << BIT_SHIFT_HW_SSN_SEQ2_8822B) +#define BIT_CLEAR_HW_SSN_SEQ2_8822B(x) ((x) & (~BITS_HW_SSN_SEQ2_8822B)) +#define BIT_GET_HW_SSN_SEQ2_8822B(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8822B) & BIT_MASK_HW_SSN_SEQ2_8822B) +#define BIT_SET_HW_SSN_SEQ2_8822B(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ2_8822B(x) | BIT_HW_SSN_SEQ2_8822B(v)) + +/* 2 REG_HW_SEQ3_8822B */ + +#define BIT_SHIFT_HW_SSN_SEQ3_8822B 0 +#define BIT_MASK_HW_SSN_SEQ3_8822B 0xfff +#define BIT_HW_SSN_SEQ3_8822B(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ3_8822B) << BIT_SHIFT_HW_SSN_SEQ3_8822B) +#define BITS_HW_SSN_SEQ3_8822B \ + (BIT_MASK_HW_SSN_SEQ3_8822B << BIT_SHIFT_HW_SSN_SEQ3_8822B) +#define BIT_CLEAR_HW_SSN_SEQ3_8822B(x) ((x) & (~BITS_HW_SSN_SEQ3_8822B)) +#define BIT_GET_HW_SSN_SEQ3_8822B(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8822B) & BIT_MASK_HW_SSN_SEQ3_8822B) +#define BIT_SET_HW_SSN_SEQ3_8822B(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ3_8822B(x) | BIT_HW_SSN_SEQ3_8822B(v)) + +/* 2 REG_NULL_PKT_STATUS_V1_8822B */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V2_8822B 2 +#define BIT_MASK_PTCL_TOTAL_PG_V2_8822B 0x3fff +#define BIT_PTCL_TOTAL_PG_V2_8822B(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V2_8822B) \ + << BIT_SHIFT_PTCL_TOTAL_PG_V2_8822B) +#define BITS_PTCL_TOTAL_PG_V2_8822B \ + (BIT_MASK_PTCL_TOTAL_PG_V2_8822B << BIT_SHIFT_PTCL_TOTAL_PG_V2_8822B) +#define BIT_CLEAR_PTCL_TOTAL_PG_V2_8822B(x) \ + ((x) & (~BITS_PTCL_TOTAL_PG_V2_8822B)) +#define BIT_GET_PTCL_TOTAL_PG_V2_8822B(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V2_8822B) & \ + BIT_MASK_PTCL_TOTAL_PG_V2_8822B) +#define BIT_SET_PTCL_TOTAL_PG_V2_8822B(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V2_8822B(x) | BIT_PTCL_TOTAL_PG_V2_8822B(v)) + +#define BIT_TX_NULL_1_8822B BIT(1) +#define BIT_TX_NULL_0_8822B BIT(0) + +/* 2 REG_PTCL_ERR_STATUS_8822B */ +#define BIT_PTCL_RATE_TABLE_INVALID_8822B BIT(7) +#define BIT_FTM_T2R_ERROR_8822B BIT(6) +#define BIT_PTCL_ERR0_8822B BIT(5) +#define BIT_PTCL_ERR1_8822B BIT(4) +#define BIT_PTCL_ERR2_8822B BIT(3) +#define BIT_PTCL_ERR3_8822B BIT(2) +#define BIT_PTCL_ERR4_8822B BIT(1) +#define BIT_PTCL_ERR5_8822B BIT(0) + +/* 2 REG_NULL_PKT_STATUS_EXTEND_8822B */ +#define BIT_CLI3_TX_NULL_1_8822B BIT(7) +#define BIT_CLI3_TX_NULL_0_8822B BIT(6) +#define BIT_CLI2_TX_NULL_1_8822B BIT(5) +#define BIT_CLI2_TX_NULL_0_8822B BIT(4) +#define BIT_CLI1_TX_NULL_1_8822B BIT(3) +#define BIT_CLI1_TX_NULL_0_8822B BIT(2) +#define BIT_CLI0_TX_NULL_1_8822B BIT(1) +#define BIT_CLI0_TX_NULL_0_8822B BIT(0) + +/* 2 REG_VIDEO_ENHANCEMENT_FUN_8822B */ +#define BIT_VIDEO_JUST_DROP_8822B BIT(1) +#define BIT_VIDEO_ENHANCEMENT_FUN_EN_8822B BIT(0) + +/* 2 REG_BT_POLLUTE_PKT_CNT_8822B */ + +#define BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822B 0 +#define BIT_MASK_BT_POLLUTE_PKT_CNT_8822B 0xffff +#define BIT_BT_POLLUTE_PKT_CNT_8822B(x) \ + (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT_8822B) \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822B) +#define BITS_BT_POLLUTE_PKT_CNT_8822B \ + (BIT_MASK_BT_POLLUTE_PKT_CNT_8822B \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822B) +#define BIT_CLEAR_BT_POLLUTE_PKT_CNT_8822B(x) \ + ((x) & (~BITS_BT_POLLUTE_PKT_CNT_8822B)) +#define BIT_GET_BT_POLLUTE_PKT_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822B) & \ + BIT_MASK_BT_POLLUTE_PKT_CNT_8822B) +#define BIT_SET_BT_POLLUTE_PKT_CNT_8822B(x, v) \ + (BIT_CLEAR_BT_POLLUTE_PKT_CNT_8822B(x) | \ + BIT_BT_POLLUTE_PKT_CNT_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_PTCL_DBG_8822B */ + +#define BIT_SHIFT_PTCL_DBG_8822B 0 +#define BIT_MASK_PTCL_DBG_8822B 0xffffffffL +#define BIT_PTCL_DBG_8822B(x) \ + (((x) & BIT_MASK_PTCL_DBG_8822B) << BIT_SHIFT_PTCL_DBG_8822B) +#define BITS_PTCL_DBG_8822B \ + (BIT_MASK_PTCL_DBG_8822B << BIT_SHIFT_PTCL_DBG_8822B) +#define BIT_CLEAR_PTCL_DBG_8822B(x) ((x) & (~BITS_PTCL_DBG_8822B)) +#define BIT_GET_PTCL_DBG_8822B(x) \ + (((x) >> BIT_SHIFT_PTCL_DBG_8822B) & BIT_MASK_PTCL_DBG_8822B) +#define BIT_SET_PTCL_DBG_8822B(x, v) \ + (BIT_CLEAR_PTCL_DBG_8822B(x) | BIT_PTCL_DBG_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_CPUMGQ_TIMER_CTRL2_8822B */ + +#define BIT_SHIFT_TRI_HEAD_ADDR_8822B 16 +#define BIT_MASK_TRI_HEAD_ADDR_8822B 0xfff +#define BIT_TRI_HEAD_ADDR_8822B(x) \ + (((x) & BIT_MASK_TRI_HEAD_ADDR_8822B) << BIT_SHIFT_TRI_HEAD_ADDR_8822B) +#define BITS_TRI_HEAD_ADDR_8822B \ + (BIT_MASK_TRI_HEAD_ADDR_8822B << BIT_SHIFT_TRI_HEAD_ADDR_8822B) +#define BIT_CLEAR_TRI_HEAD_ADDR_8822B(x) ((x) & (~BITS_TRI_HEAD_ADDR_8822B)) +#define BIT_GET_TRI_HEAD_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_TRI_HEAD_ADDR_8822B) & BIT_MASK_TRI_HEAD_ADDR_8822B) +#define BIT_SET_TRI_HEAD_ADDR_8822B(x, v) \ + (BIT_CLEAR_TRI_HEAD_ADDR_8822B(x) | BIT_TRI_HEAD_ADDR_8822B(v)) + +#define BIT_DROP_TH_EN_8822B BIT(8) + +#define BIT_SHIFT_DROP_TH_8822B 0 +#define BIT_MASK_DROP_TH_8822B 0xff +#define BIT_DROP_TH_8822B(x) \ + (((x) & BIT_MASK_DROP_TH_8822B) << BIT_SHIFT_DROP_TH_8822B) +#define BITS_DROP_TH_8822B (BIT_MASK_DROP_TH_8822B << BIT_SHIFT_DROP_TH_8822B) +#define BIT_CLEAR_DROP_TH_8822B(x) ((x) & (~BITS_DROP_TH_8822B)) +#define BIT_GET_DROP_TH_8822B(x) \ + (((x) >> BIT_SHIFT_DROP_TH_8822B) & BIT_MASK_DROP_TH_8822B) +#define BIT_SET_DROP_TH_8822B(x, v) \ + (BIT_CLEAR_DROP_TH_8822B(x) | BIT_DROP_TH_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_DUMMY_PAGE4_V1_8822B */ +#define BIT_BCN_EN_EXTHWSEQ_8822B BIT(1) +#define BIT_BCN_EN_HWSEQ_8822B BIT(0) + +/* 2 REG_MOREDATA_8822B */ +#define BIT_MOREDATA_CTRL2_EN_V1_8822B BIT(3) +#define BIT_MOREDATA_CTRL1_EN_V1_8822B BIT(2) +#define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1_8822B BIT(0) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_Q0_Q1_INFO_8822B */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822B BIT(31) + +#define BIT_SHIFT_GTAB_ID_8822B 28 +#define BIT_MASK_GTAB_ID_8822B 0x7 +#define BIT_GTAB_ID_8822B(x) \ + (((x) & BIT_MASK_GTAB_ID_8822B) << BIT_SHIFT_GTAB_ID_8822B) +#define BITS_GTAB_ID_8822B (BIT_MASK_GTAB_ID_8822B << BIT_SHIFT_GTAB_ID_8822B) +#define BIT_CLEAR_GTAB_ID_8822B(x) ((x) & (~BITS_GTAB_ID_8822B)) +#define BIT_GET_GTAB_ID_8822B(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8822B) & BIT_MASK_GTAB_ID_8822B) +#define BIT_SET_GTAB_ID_8822B(x, v) \ + (BIT_CLEAR_GTAB_ID_8822B(x) | BIT_GTAB_ID_8822B(v)) + +#define BIT_SHIFT_AC1_PKT_INFO_8822B 16 +#define BIT_MASK_AC1_PKT_INFO_8822B 0xfff +#define BIT_AC1_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_AC1_PKT_INFO_8822B) << BIT_SHIFT_AC1_PKT_INFO_8822B) +#define BITS_AC1_PKT_INFO_8822B \ + (BIT_MASK_AC1_PKT_INFO_8822B << BIT_SHIFT_AC1_PKT_INFO_8822B) +#define BIT_CLEAR_AC1_PKT_INFO_8822B(x) ((x) & (~BITS_AC1_PKT_INFO_8822B)) +#define BIT_GET_AC1_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_AC1_PKT_INFO_8822B) & BIT_MASK_AC1_PKT_INFO_8822B) +#define BIT_SET_AC1_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_AC1_PKT_INFO_8822B(x) | BIT_AC1_PKT_INFO_8822B(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822B BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8822B 12 +#define BIT_MASK_GTAB_ID_V1_8822B 0x7 +#define BIT_GTAB_ID_V1_8822B(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8822B) << BIT_SHIFT_GTAB_ID_V1_8822B) +#define BITS_GTAB_ID_V1_8822B \ + (BIT_MASK_GTAB_ID_V1_8822B << BIT_SHIFT_GTAB_ID_V1_8822B) +#define BIT_CLEAR_GTAB_ID_V1_8822B(x) ((x) & (~BITS_GTAB_ID_V1_8822B)) +#define BIT_GET_GTAB_ID_V1_8822B(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8822B) & BIT_MASK_GTAB_ID_V1_8822B) +#define BIT_SET_GTAB_ID_V1_8822B(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8822B(x) | BIT_GTAB_ID_V1_8822B(v)) + +#define BIT_SHIFT_AC0_PKT_INFO_8822B 0 +#define BIT_MASK_AC0_PKT_INFO_8822B 0xfff +#define BIT_AC0_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_AC0_PKT_INFO_8822B) << BIT_SHIFT_AC0_PKT_INFO_8822B) +#define BITS_AC0_PKT_INFO_8822B \ + (BIT_MASK_AC0_PKT_INFO_8822B << BIT_SHIFT_AC0_PKT_INFO_8822B) +#define BIT_CLEAR_AC0_PKT_INFO_8822B(x) ((x) & (~BITS_AC0_PKT_INFO_8822B)) +#define BIT_GET_AC0_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_AC0_PKT_INFO_8822B) & BIT_MASK_AC0_PKT_INFO_8822B) +#define BIT_SET_AC0_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_AC0_PKT_INFO_8822B(x) | BIT_AC0_PKT_INFO_8822B(v)) + +/* 2 REG_Q2_Q3_INFO_8822B */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822B BIT(31) + +#define BIT_SHIFT_GTAB_ID_8822B 28 +#define BIT_MASK_GTAB_ID_8822B 0x7 +#define BIT_GTAB_ID_8822B(x) \ + (((x) & BIT_MASK_GTAB_ID_8822B) << BIT_SHIFT_GTAB_ID_8822B) +#define BITS_GTAB_ID_8822B (BIT_MASK_GTAB_ID_8822B << BIT_SHIFT_GTAB_ID_8822B) +#define BIT_CLEAR_GTAB_ID_8822B(x) ((x) & (~BITS_GTAB_ID_8822B)) +#define BIT_GET_GTAB_ID_8822B(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8822B) & BIT_MASK_GTAB_ID_8822B) +#define BIT_SET_GTAB_ID_8822B(x, v) \ + (BIT_CLEAR_GTAB_ID_8822B(x) | BIT_GTAB_ID_8822B(v)) + +#define BIT_SHIFT_AC3_PKT_INFO_8822B 16 +#define BIT_MASK_AC3_PKT_INFO_8822B 0xfff +#define BIT_AC3_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_AC3_PKT_INFO_8822B) << BIT_SHIFT_AC3_PKT_INFO_8822B) +#define BITS_AC3_PKT_INFO_8822B \ + (BIT_MASK_AC3_PKT_INFO_8822B << BIT_SHIFT_AC3_PKT_INFO_8822B) +#define BIT_CLEAR_AC3_PKT_INFO_8822B(x) ((x) & (~BITS_AC3_PKT_INFO_8822B)) +#define BIT_GET_AC3_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_AC3_PKT_INFO_8822B) & BIT_MASK_AC3_PKT_INFO_8822B) +#define BIT_SET_AC3_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_AC3_PKT_INFO_8822B(x) | BIT_AC3_PKT_INFO_8822B(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822B BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8822B 12 +#define BIT_MASK_GTAB_ID_V1_8822B 0x7 +#define BIT_GTAB_ID_V1_8822B(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8822B) << BIT_SHIFT_GTAB_ID_V1_8822B) +#define BITS_GTAB_ID_V1_8822B \ + (BIT_MASK_GTAB_ID_V1_8822B << BIT_SHIFT_GTAB_ID_V1_8822B) +#define BIT_CLEAR_GTAB_ID_V1_8822B(x) ((x) & (~BITS_GTAB_ID_V1_8822B)) +#define BIT_GET_GTAB_ID_V1_8822B(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8822B) & BIT_MASK_GTAB_ID_V1_8822B) +#define BIT_SET_GTAB_ID_V1_8822B(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8822B(x) | BIT_GTAB_ID_V1_8822B(v)) + +#define BIT_SHIFT_AC2_PKT_INFO_8822B 0 +#define BIT_MASK_AC2_PKT_INFO_8822B 0xfff +#define BIT_AC2_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_AC2_PKT_INFO_8822B) << BIT_SHIFT_AC2_PKT_INFO_8822B) +#define BITS_AC2_PKT_INFO_8822B \ + (BIT_MASK_AC2_PKT_INFO_8822B << BIT_SHIFT_AC2_PKT_INFO_8822B) +#define BIT_CLEAR_AC2_PKT_INFO_8822B(x) ((x) & (~BITS_AC2_PKT_INFO_8822B)) +#define BIT_GET_AC2_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_AC2_PKT_INFO_8822B) & BIT_MASK_AC2_PKT_INFO_8822B) +#define BIT_SET_AC2_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_AC2_PKT_INFO_8822B(x) | BIT_AC2_PKT_INFO_8822B(v)) + +/* 2 REG_Q4_Q5_INFO_8822B */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822B BIT(31) + +#define BIT_SHIFT_GTAB_ID_8822B 28 +#define BIT_MASK_GTAB_ID_8822B 0x7 +#define BIT_GTAB_ID_8822B(x) \ + (((x) & BIT_MASK_GTAB_ID_8822B) << BIT_SHIFT_GTAB_ID_8822B) +#define BITS_GTAB_ID_8822B (BIT_MASK_GTAB_ID_8822B << BIT_SHIFT_GTAB_ID_8822B) +#define BIT_CLEAR_GTAB_ID_8822B(x) ((x) & (~BITS_GTAB_ID_8822B)) +#define BIT_GET_GTAB_ID_8822B(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8822B) & BIT_MASK_GTAB_ID_8822B) +#define BIT_SET_GTAB_ID_8822B(x, v) \ + (BIT_CLEAR_GTAB_ID_8822B(x) | BIT_GTAB_ID_8822B(v)) + +#define BIT_SHIFT_AC5_PKT_INFO_8822B 16 +#define BIT_MASK_AC5_PKT_INFO_8822B 0xfff +#define BIT_AC5_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_AC5_PKT_INFO_8822B) << BIT_SHIFT_AC5_PKT_INFO_8822B) +#define BITS_AC5_PKT_INFO_8822B \ + (BIT_MASK_AC5_PKT_INFO_8822B << BIT_SHIFT_AC5_PKT_INFO_8822B) +#define BIT_CLEAR_AC5_PKT_INFO_8822B(x) ((x) & (~BITS_AC5_PKT_INFO_8822B)) +#define BIT_GET_AC5_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_AC5_PKT_INFO_8822B) & BIT_MASK_AC5_PKT_INFO_8822B) +#define BIT_SET_AC5_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_AC5_PKT_INFO_8822B(x) | BIT_AC5_PKT_INFO_8822B(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822B BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8822B 12 +#define BIT_MASK_GTAB_ID_V1_8822B 0x7 +#define BIT_GTAB_ID_V1_8822B(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8822B) << BIT_SHIFT_GTAB_ID_V1_8822B) +#define BITS_GTAB_ID_V1_8822B \ + (BIT_MASK_GTAB_ID_V1_8822B << BIT_SHIFT_GTAB_ID_V1_8822B) +#define BIT_CLEAR_GTAB_ID_V1_8822B(x) ((x) & (~BITS_GTAB_ID_V1_8822B)) +#define BIT_GET_GTAB_ID_V1_8822B(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8822B) & BIT_MASK_GTAB_ID_V1_8822B) +#define BIT_SET_GTAB_ID_V1_8822B(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8822B(x) | BIT_GTAB_ID_V1_8822B(v)) + +#define BIT_SHIFT_AC4_PKT_INFO_8822B 0 +#define BIT_MASK_AC4_PKT_INFO_8822B 0xfff +#define BIT_AC4_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_AC4_PKT_INFO_8822B) << BIT_SHIFT_AC4_PKT_INFO_8822B) +#define BITS_AC4_PKT_INFO_8822B \ + (BIT_MASK_AC4_PKT_INFO_8822B << BIT_SHIFT_AC4_PKT_INFO_8822B) +#define BIT_CLEAR_AC4_PKT_INFO_8822B(x) ((x) & (~BITS_AC4_PKT_INFO_8822B)) +#define BIT_GET_AC4_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_AC4_PKT_INFO_8822B) & BIT_MASK_AC4_PKT_INFO_8822B) +#define BIT_SET_AC4_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_AC4_PKT_INFO_8822B(x) | BIT_AC4_PKT_INFO_8822B(v)) + +/* 2 REG_Q6_Q7_INFO_8822B */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822B BIT(31) + +#define BIT_SHIFT_GTAB_ID_8822B 28 +#define BIT_MASK_GTAB_ID_8822B 0x7 +#define BIT_GTAB_ID_8822B(x) \ + (((x) & BIT_MASK_GTAB_ID_8822B) << BIT_SHIFT_GTAB_ID_8822B) +#define BITS_GTAB_ID_8822B (BIT_MASK_GTAB_ID_8822B << BIT_SHIFT_GTAB_ID_8822B) +#define BIT_CLEAR_GTAB_ID_8822B(x) ((x) & (~BITS_GTAB_ID_8822B)) +#define BIT_GET_GTAB_ID_8822B(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8822B) & BIT_MASK_GTAB_ID_8822B) +#define BIT_SET_GTAB_ID_8822B(x, v) \ + (BIT_CLEAR_GTAB_ID_8822B(x) | BIT_GTAB_ID_8822B(v)) + +#define BIT_SHIFT_AC7_PKT_INFO_8822B 16 +#define BIT_MASK_AC7_PKT_INFO_8822B 0xfff +#define BIT_AC7_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_AC7_PKT_INFO_8822B) << BIT_SHIFT_AC7_PKT_INFO_8822B) +#define BITS_AC7_PKT_INFO_8822B \ + (BIT_MASK_AC7_PKT_INFO_8822B << BIT_SHIFT_AC7_PKT_INFO_8822B) +#define BIT_CLEAR_AC7_PKT_INFO_8822B(x) ((x) & (~BITS_AC7_PKT_INFO_8822B)) +#define BIT_GET_AC7_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_AC7_PKT_INFO_8822B) & BIT_MASK_AC7_PKT_INFO_8822B) +#define BIT_SET_AC7_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_AC7_PKT_INFO_8822B(x) | BIT_AC7_PKT_INFO_8822B(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822B BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8822B 12 +#define BIT_MASK_GTAB_ID_V1_8822B 0x7 +#define BIT_GTAB_ID_V1_8822B(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8822B) << BIT_SHIFT_GTAB_ID_V1_8822B) +#define BITS_GTAB_ID_V1_8822B \ + (BIT_MASK_GTAB_ID_V1_8822B << BIT_SHIFT_GTAB_ID_V1_8822B) +#define BIT_CLEAR_GTAB_ID_V1_8822B(x) ((x) & (~BITS_GTAB_ID_V1_8822B)) +#define BIT_GET_GTAB_ID_V1_8822B(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8822B) & BIT_MASK_GTAB_ID_V1_8822B) +#define BIT_SET_GTAB_ID_V1_8822B(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8822B(x) | BIT_GTAB_ID_V1_8822B(v)) + +#define BIT_SHIFT_AC6_PKT_INFO_8822B 0 +#define BIT_MASK_AC6_PKT_INFO_8822B 0xfff +#define BIT_AC6_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_AC6_PKT_INFO_8822B) << BIT_SHIFT_AC6_PKT_INFO_8822B) +#define BITS_AC6_PKT_INFO_8822B \ + (BIT_MASK_AC6_PKT_INFO_8822B << BIT_SHIFT_AC6_PKT_INFO_8822B) +#define BIT_CLEAR_AC6_PKT_INFO_8822B(x) ((x) & (~BITS_AC6_PKT_INFO_8822B)) +#define BIT_GET_AC6_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_AC6_PKT_INFO_8822B) & BIT_MASK_AC6_PKT_INFO_8822B) +#define BIT_SET_AC6_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_AC6_PKT_INFO_8822B(x) | BIT_AC6_PKT_INFO_8822B(v)) + +/* 2 REG_MGQ_HIQ_INFO_8822B */ + +#define BIT_SHIFT_HIQ_PKT_INFO_8822B 16 +#define BIT_MASK_HIQ_PKT_INFO_8822B 0xfff +#define BIT_HIQ_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_HIQ_PKT_INFO_8822B) << BIT_SHIFT_HIQ_PKT_INFO_8822B) +#define BITS_HIQ_PKT_INFO_8822B \ + (BIT_MASK_HIQ_PKT_INFO_8822B << BIT_SHIFT_HIQ_PKT_INFO_8822B) +#define BIT_CLEAR_HIQ_PKT_INFO_8822B(x) ((x) & (~BITS_HIQ_PKT_INFO_8822B)) +#define BIT_GET_HIQ_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_HIQ_PKT_INFO_8822B) & BIT_MASK_HIQ_PKT_INFO_8822B) +#define BIT_SET_HIQ_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_HIQ_PKT_INFO_8822B(x) | BIT_HIQ_PKT_INFO_8822B(v)) + +#define BIT_SHIFT_MGQ_PKT_INFO_8822B 0 +#define BIT_MASK_MGQ_PKT_INFO_8822B 0xfff +#define BIT_MGQ_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_MGQ_PKT_INFO_8822B) << BIT_SHIFT_MGQ_PKT_INFO_8822B) +#define BITS_MGQ_PKT_INFO_8822B \ + (BIT_MASK_MGQ_PKT_INFO_8822B << BIT_SHIFT_MGQ_PKT_INFO_8822B) +#define BIT_CLEAR_MGQ_PKT_INFO_8822B(x) ((x) & (~BITS_MGQ_PKT_INFO_8822B)) +#define BIT_GET_MGQ_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_MGQ_PKT_INFO_8822B) & BIT_MASK_MGQ_PKT_INFO_8822B) +#define BIT_SET_MGQ_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_MGQ_PKT_INFO_8822B(x) | BIT_MGQ_PKT_INFO_8822B(v)) + +/* 2 REG_CMDQ_BCNQ_INFO_8822B */ + +#define BIT_SHIFT_CMDQ_PKT_INFO_8822B 16 +#define BIT_MASK_CMDQ_PKT_INFO_8822B 0xfff +#define BIT_CMDQ_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_CMDQ_PKT_INFO_8822B) << BIT_SHIFT_CMDQ_PKT_INFO_8822B) +#define BITS_CMDQ_PKT_INFO_8822B \ + (BIT_MASK_CMDQ_PKT_INFO_8822B << BIT_SHIFT_CMDQ_PKT_INFO_8822B) +#define BIT_CLEAR_CMDQ_PKT_INFO_8822B(x) ((x) & (~BITS_CMDQ_PKT_INFO_8822B)) +#define BIT_GET_CMDQ_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_8822B) & BIT_MASK_CMDQ_PKT_INFO_8822B) +#define BIT_SET_CMDQ_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_CMDQ_PKT_INFO_8822B(x) | BIT_CMDQ_PKT_INFO_8822B(v)) + +#define BIT_SHIFT_BCNQ_PKT_INFO_8822B 0 +#define BIT_MASK_BCNQ_PKT_INFO_8822B 0xfff +#define BIT_BCNQ_PKT_INFO_8822B(x) \ + (((x) & BIT_MASK_BCNQ_PKT_INFO_8822B) << BIT_SHIFT_BCNQ_PKT_INFO_8822B) +#define BITS_BCNQ_PKT_INFO_8822B \ + (BIT_MASK_BCNQ_PKT_INFO_8822B << BIT_SHIFT_BCNQ_PKT_INFO_8822B) +#define BIT_CLEAR_BCNQ_PKT_INFO_8822B(x) ((x) & (~BITS_BCNQ_PKT_INFO_8822B)) +#define BIT_GET_BCNQ_PKT_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_8822B) & BIT_MASK_BCNQ_PKT_INFO_8822B) +#define BIT_SET_BCNQ_PKT_INFO_8822B(x, v) \ + (BIT_CLEAR_BCNQ_PKT_INFO_8822B(x) | BIT_BCNQ_PKT_INFO_8822B(v)) + +/* 2 REG_USEREG_SETTING_8822B */ +#define BIT_NDPA_USEREG_8822B BIT(21) + +#define BIT_SHIFT_RETRY_USEREG_8822B 19 +#define BIT_MASK_RETRY_USEREG_8822B 0x3 +#define BIT_RETRY_USEREG_8822B(x) \ + (((x) & BIT_MASK_RETRY_USEREG_8822B) << BIT_SHIFT_RETRY_USEREG_8822B) +#define BITS_RETRY_USEREG_8822B \ + (BIT_MASK_RETRY_USEREG_8822B << BIT_SHIFT_RETRY_USEREG_8822B) +#define BIT_CLEAR_RETRY_USEREG_8822B(x) ((x) & (~BITS_RETRY_USEREG_8822B)) +#define BIT_GET_RETRY_USEREG_8822B(x) \ + (((x) >> BIT_SHIFT_RETRY_USEREG_8822B) & BIT_MASK_RETRY_USEREG_8822B) +#define BIT_SET_RETRY_USEREG_8822B(x, v) \ + (BIT_CLEAR_RETRY_USEREG_8822B(x) | BIT_RETRY_USEREG_8822B(v)) + +#define BIT_SHIFT_TRYPKT_USEREG_8822B 17 +#define BIT_MASK_TRYPKT_USEREG_8822B 0x3 +#define BIT_TRYPKT_USEREG_8822B(x) \ + (((x) & BIT_MASK_TRYPKT_USEREG_8822B) << BIT_SHIFT_TRYPKT_USEREG_8822B) +#define BITS_TRYPKT_USEREG_8822B \ + (BIT_MASK_TRYPKT_USEREG_8822B << BIT_SHIFT_TRYPKT_USEREG_8822B) +#define BIT_CLEAR_TRYPKT_USEREG_8822B(x) ((x) & (~BITS_TRYPKT_USEREG_8822B)) +#define BIT_GET_TRYPKT_USEREG_8822B(x) \ + (((x) >> BIT_SHIFT_TRYPKT_USEREG_8822B) & BIT_MASK_TRYPKT_USEREG_8822B) +#define BIT_SET_TRYPKT_USEREG_8822B(x, v) \ + (BIT_CLEAR_TRYPKT_USEREG_8822B(x) | BIT_TRYPKT_USEREG_8822B(v)) + +#define BIT_CTLPKT_USEREG_8822B BIT(16) + +/* 2 REG_AESIV_SETTING_8822B */ + +#define BIT_SHIFT_AESIV_OFFSET_8822B 0 +#define BIT_MASK_AESIV_OFFSET_8822B 0xfff +#define BIT_AESIV_OFFSET_8822B(x) \ + (((x) & BIT_MASK_AESIV_OFFSET_8822B) << BIT_SHIFT_AESIV_OFFSET_8822B) +#define BITS_AESIV_OFFSET_8822B \ + (BIT_MASK_AESIV_OFFSET_8822B << BIT_SHIFT_AESIV_OFFSET_8822B) +#define BIT_CLEAR_AESIV_OFFSET_8822B(x) ((x) & (~BITS_AESIV_OFFSET_8822B)) +#define BIT_GET_AESIV_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_AESIV_OFFSET_8822B) & BIT_MASK_AESIV_OFFSET_8822B) +#define BIT_SET_AESIV_OFFSET_8822B(x, v) \ + (BIT_CLEAR_AESIV_OFFSET_8822B(x) | BIT_AESIV_OFFSET_8822B(v)) + +/* 2 REG_BF0_TIME_SETTING_8822B */ +#define BIT_BF0_TIMER_SET_8822B BIT(31) +#define BIT_BF0_TIMER_CLR_8822B BIT(30) +#define BIT_BF0_UPDATE_EN_8822B BIT(29) +#define BIT_BF0_TIMER_EN_8822B BIT(28) + +#define BIT_SHIFT_BF0_PRETIME_OVER_8822B 16 +#define BIT_MASK_BF0_PRETIME_OVER_8822B 0xfff +#define BIT_BF0_PRETIME_OVER_8822B(x) \ + (((x) & BIT_MASK_BF0_PRETIME_OVER_8822B) \ + << BIT_SHIFT_BF0_PRETIME_OVER_8822B) +#define BITS_BF0_PRETIME_OVER_8822B \ + (BIT_MASK_BF0_PRETIME_OVER_8822B << BIT_SHIFT_BF0_PRETIME_OVER_8822B) +#define BIT_CLEAR_BF0_PRETIME_OVER_8822B(x) \ + ((x) & (~BITS_BF0_PRETIME_OVER_8822B)) +#define BIT_GET_BF0_PRETIME_OVER_8822B(x) \ + (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8822B) & \ + BIT_MASK_BF0_PRETIME_OVER_8822B) +#define BIT_SET_BF0_PRETIME_OVER_8822B(x, v) \ + (BIT_CLEAR_BF0_PRETIME_OVER_8822B(x) | BIT_BF0_PRETIME_OVER_8822B(v)) + +#define BIT_SHIFT_BF0_LIFETIME_8822B 0 +#define BIT_MASK_BF0_LIFETIME_8822B 0xffff +#define BIT_BF0_LIFETIME_8822B(x) \ + (((x) & BIT_MASK_BF0_LIFETIME_8822B) << BIT_SHIFT_BF0_LIFETIME_8822B) +#define BITS_BF0_LIFETIME_8822B \ + (BIT_MASK_BF0_LIFETIME_8822B << BIT_SHIFT_BF0_LIFETIME_8822B) +#define BIT_CLEAR_BF0_LIFETIME_8822B(x) ((x) & (~BITS_BF0_LIFETIME_8822B)) +#define BIT_GET_BF0_LIFETIME_8822B(x) \ + (((x) >> BIT_SHIFT_BF0_LIFETIME_8822B) & BIT_MASK_BF0_LIFETIME_8822B) +#define BIT_SET_BF0_LIFETIME_8822B(x, v) \ + (BIT_CLEAR_BF0_LIFETIME_8822B(x) | BIT_BF0_LIFETIME_8822B(v)) + +/* 2 REG_BF1_TIME_SETTING_8822B */ +#define BIT_BF1_TIMER_SET_8822B BIT(31) +#define BIT_BF1_TIMER_CLR_8822B BIT(30) +#define BIT_BF1_UPDATE_EN_8822B BIT(29) +#define BIT_BF1_TIMER_EN_8822B BIT(28) + +#define BIT_SHIFT_BF1_PRETIME_OVER_8822B 16 +#define BIT_MASK_BF1_PRETIME_OVER_8822B 0xfff +#define BIT_BF1_PRETIME_OVER_8822B(x) \ + (((x) & BIT_MASK_BF1_PRETIME_OVER_8822B) \ + << BIT_SHIFT_BF1_PRETIME_OVER_8822B) +#define BITS_BF1_PRETIME_OVER_8822B \ + (BIT_MASK_BF1_PRETIME_OVER_8822B << BIT_SHIFT_BF1_PRETIME_OVER_8822B) +#define BIT_CLEAR_BF1_PRETIME_OVER_8822B(x) \ + ((x) & (~BITS_BF1_PRETIME_OVER_8822B)) +#define BIT_GET_BF1_PRETIME_OVER_8822B(x) \ + (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8822B) & \ + BIT_MASK_BF1_PRETIME_OVER_8822B) +#define BIT_SET_BF1_PRETIME_OVER_8822B(x, v) \ + (BIT_CLEAR_BF1_PRETIME_OVER_8822B(x) | BIT_BF1_PRETIME_OVER_8822B(v)) + +#define BIT_SHIFT_BF1_LIFETIME_8822B 0 +#define BIT_MASK_BF1_LIFETIME_8822B 0xffff +#define BIT_BF1_LIFETIME_8822B(x) \ + (((x) & BIT_MASK_BF1_LIFETIME_8822B) << BIT_SHIFT_BF1_LIFETIME_8822B) +#define BITS_BF1_LIFETIME_8822B \ + (BIT_MASK_BF1_LIFETIME_8822B << BIT_SHIFT_BF1_LIFETIME_8822B) +#define BIT_CLEAR_BF1_LIFETIME_8822B(x) ((x) & (~BITS_BF1_LIFETIME_8822B)) +#define BIT_GET_BF1_LIFETIME_8822B(x) \ + (((x) >> BIT_SHIFT_BF1_LIFETIME_8822B) & BIT_MASK_BF1_LIFETIME_8822B) +#define BIT_SET_BF1_LIFETIME_8822B(x, v) \ + (BIT_CLEAR_BF1_LIFETIME_8822B(x) | BIT_BF1_LIFETIME_8822B(v)) + +/* 2 REG_BF_TIMEOUT_EN_8822B */ +#define BIT_EN_VHT_LDPC_8822B BIT(9) +#define BIT_EN_HT_LDPC_8822B BIT(8) +#define BIT_BF1_TIMEOUT_EN_8822B BIT(1) +#define BIT_BF0_TIMEOUT_EN_8822B BIT(0) + +/* 2 REG_MACID_RELEASE0_8822B */ + +#define BIT_SHIFT_MACID31_0_RELEASE_8822B 0 +#define BIT_MASK_MACID31_0_RELEASE_8822B 0xffffffffL +#define BIT_MACID31_0_RELEASE_8822B(x) \ + (((x) & BIT_MASK_MACID31_0_RELEASE_8822B) \ + << BIT_SHIFT_MACID31_0_RELEASE_8822B) +#define BITS_MACID31_0_RELEASE_8822B \ + (BIT_MASK_MACID31_0_RELEASE_8822B << BIT_SHIFT_MACID31_0_RELEASE_8822B) +#define BIT_CLEAR_MACID31_0_RELEASE_8822B(x) \ + ((x) & (~BITS_MACID31_0_RELEASE_8822B)) +#define BIT_GET_MACID31_0_RELEASE_8822B(x) \ + (((x) >> BIT_SHIFT_MACID31_0_RELEASE_8822B) & \ + BIT_MASK_MACID31_0_RELEASE_8822B) +#define BIT_SET_MACID31_0_RELEASE_8822B(x, v) \ + (BIT_CLEAR_MACID31_0_RELEASE_8822B(x) | BIT_MACID31_0_RELEASE_8822B(v)) + +/* 2 REG_MACID_RELEASE1_8822B */ + +#define BIT_SHIFT_MACID63_32_RELEASE_8822B 0 +#define BIT_MASK_MACID63_32_RELEASE_8822B 0xffffffffL +#define BIT_MACID63_32_RELEASE_8822B(x) \ + (((x) & BIT_MASK_MACID63_32_RELEASE_8822B) \ + << BIT_SHIFT_MACID63_32_RELEASE_8822B) +#define BITS_MACID63_32_RELEASE_8822B \ + (BIT_MASK_MACID63_32_RELEASE_8822B \ + << BIT_SHIFT_MACID63_32_RELEASE_8822B) +#define BIT_CLEAR_MACID63_32_RELEASE_8822B(x) \ + ((x) & (~BITS_MACID63_32_RELEASE_8822B)) +#define BIT_GET_MACID63_32_RELEASE_8822B(x) \ + (((x) >> BIT_SHIFT_MACID63_32_RELEASE_8822B) & \ + BIT_MASK_MACID63_32_RELEASE_8822B) +#define BIT_SET_MACID63_32_RELEASE_8822B(x, v) \ + (BIT_CLEAR_MACID63_32_RELEASE_8822B(x) | \ + BIT_MACID63_32_RELEASE_8822B(v)) + +/* 2 REG_MACID_RELEASE2_8822B */ + +#define BIT_SHIFT_MACID95_64_RELEASE_8822B 0 +#define BIT_MASK_MACID95_64_RELEASE_8822B 0xffffffffL +#define BIT_MACID95_64_RELEASE_8822B(x) \ + (((x) & BIT_MASK_MACID95_64_RELEASE_8822B) \ + << BIT_SHIFT_MACID95_64_RELEASE_8822B) +#define BITS_MACID95_64_RELEASE_8822B \ + (BIT_MASK_MACID95_64_RELEASE_8822B \ + << BIT_SHIFT_MACID95_64_RELEASE_8822B) +#define BIT_CLEAR_MACID95_64_RELEASE_8822B(x) \ + ((x) & (~BITS_MACID95_64_RELEASE_8822B)) +#define BIT_GET_MACID95_64_RELEASE_8822B(x) \ + (((x) >> BIT_SHIFT_MACID95_64_RELEASE_8822B) & \ + BIT_MASK_MACID95_64_RELEASE_8822B) +#define BIT_SET_MACID95_64_RELEASE_8822B(x, v) \ + (BIT_CLEAR_MACID95_64_RELEASE_8822B(x) | \ + BIT_MACID95_64_RELEASE_8822B(v)) + +/* 2 REG_MACID_RELEASE3_8822B */ + +#define BIT_SHIFT_MACID127_96_RELEASE_8822B 0 +#define BIT_MASK_MACID127_96_RELEASE_8822B 0xffffffffL +#define BIT_MACID127_96_RELEASE_8822B(x) \ + (((x) & BIT_MASK_MACID127_96_RELEASE_8822B) \ + << BIT_SHIFT_MACID127_96_RELEASE_8822B) +#define BITS_MACID127_96_RELEASE_8822B \ + (BIT_MASK_MACID127_96_RELEASE_8822B \ + << BIT_SHIFT_MACID127_96_RELEASE_8822B) +#define BIT_CLEAR_MACID127_96_RELEASE_8822B(x) \ + ((x) & (~BITS_MACID127_96_RELEASE_8822B)) +#define BIT_GET_MACID127_96_RELEASE_8822B(x) \ + (((x) >> BIT_SHIFT_MACID127_96_RELEASE_8822B) & \ + BIT_MASK_MACID127_96_RELEASE_8822B) +#define BIT_SET_MACID127_96_RELEASE_8822B(x, v) \ + (BIT_CLEAR_MACID127_96_RELEASE_8822B(x) | \ + BIT_MACID127_96_RELEASE_8822B(v)) + +/* 2 REG_MACID_RELEASE_SETTING_8822B */ +#define BIT_MACID_VALUE_8822B BIT(7) + +#define BIT_SHIFT_MACID_OFFSET_8822B 0 +#define BIT_MASK_MACID_OFFSET_8822B 0x7f +#define BIT_MACID_OFFSET_8822B(x) \ + (((x) & BIT_MASK_MACID_OFFSET_8822B) << BIT_SHIFT_MACID_OFFSET_8822B) +#define BITS_MACID_OFFSET_8822B \ + (BIT_MASK_MACID_OFFSET_8822B << BIT_SHIFT_MACID_OFFSET_8822B) +#define BIT_CLEAR_MACID_OFFSET_8822B(x) ((x) & (~BITS_MACID_OFFSET_8822B)) +#define BIT_GET_MACID_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_MACID_OFFSET_8822B) & BIT_MASK_MACID_OFFSET_8822B) +#define BIT_SET_MACID_OFFSET_8822B(x, v) \ + (BIT_CLEAR_MACID_OFFSET_8822B(x) | BIT_MACID_OFFSET_8822B(v)) + +/* 2 REG_FAST_EDCA_VOVI_SETTING_8822B */ + +#define BIT_SHIFT_VI_FAST_EDCA_TO_8822B 24 +#define BIT_MASK_VI_FAST_EDCA_TO_8822B 0xff +#define BIT_VI_FAST_EDCA_TO_8822B(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_TO_8822B) \ + << BIT_SHIFT_VI_FAST_EDCA_TO_8822B) +#define BITS_VI_FAST_EDCA_TO_8822B \ + (BIT_MASK_VI_FAST_EDCA_TO_8822B << BIT_SHIFT_VI_FAST_EDCA_TO_8822B) +#define BIT_CLEAR_VI_FAST_EDCA_TO_8822B(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8822B)) +#define BIT_GET_VI_FAST_EDCA_TO_8822B(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8822B) & \ + BIT_MASK_VI_FAST_EDCA_TO_8822B) +#define BIT_SET_VI_FAST_EDCA_TO_8822B(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_TO_8822B(x) | BIT_VI_FAST_EDCA_TO_8822B(v)) + +#define BIT_VI_THRESHOLD_SEL_8822B BIT(23) + +#define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822B 16 +#define BIT_MASK_VI_FAST_EDCA_PKT_TH_8822B 0x7f +#define BIT_VI_FAST_EDCA_PKT_TH_8822B(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8822B) \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822B) +#define BITS_VI_FAST_EDCA_PKT_TH_8822B \ + (BIT_MASK_VI_FAST_EDCA_PKT_TH_8822B \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822B) +#define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8822B(x) \ + ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8822B)) +#define BIT_GET_VI_FAST_EDCA_PKT_TH_8822B(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822B) & \ + BIT_MASK_VI_FAST_EDCA_PKT_TH_8822B) +#define BIT_SET_VI_FAST_EDCA_PKT_TH_8822B(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8822B(x) | \ + BIT_VI_FAST_EDCA_PKT_TH_8822B(v)) + +#define BIT_SHIFT_VO_FAST_EDCA_TO_8822B 8 +#define BIT_MASK_VO_FAST_EDCA_TO_8822B 0xff +#define BIT_VO_FAST_EDCA_TO_8822B(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_TO_8822B) \ + << BIT_SHIFT_VO_FAST_EDCA_TO_8822B) +#define BITS_VO_FAST_EDCA_TO_8822B \ + (BIT_MASK_VO_FAST_EDCA_TO_8822B << BIT_SHIFT_VO_FAST_EDCA_TO_8822B) +#define BIT_CLEAR_VO_FAST_EDCA_TO_8822B(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8822B)) +#define BIT_GET_VO_FAST_EDCA_TO_8822B(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8822B) & \ + BIT_MASK_VO_FAST_EDCA_TO_8822B) +#define BIT_SET_VO_FAST_EDCA_TO_8822B(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_TO_8822B(x) | BIT_VO_FAST_EDCA_TO_8822B(v)) + +#define BIT_VO_THRESHOLD_SEL_8822B BIT(7) + +#define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822B 0 +#define BIT_MASK_VO_FAST_EDCA_PKT_TH_8822B 0x7f +#define BIT_VO_FAST_EDCA_PKT_TH_8822B(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8822B) \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822B) +#define BITS_VO_FAST_EDCA_PKT_TH_8822B \ + (BIT_MASK_VO_FAST_EDCA_PKT_TH_8822B \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822B) +#define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8822B(x) \ + ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8822B)) +#define BIT_GET_VO_FAST_EDCA_PKT_TH_8822B(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822B) & \ + BIT_MASK_VO_FAST_EDCA_PKT_TH_8822B) +#define BIT_SET_VO_FAST_EDCA_PKT_TH_8822B(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8822B(x) | \ + BIT_VO_FAST_EDCA_PKT_TH_8822B(v)) + +/* 2 REG_FAST_EDCA_BEBK_SETTING_8822B */ + +#define BIT_SHIFT_BK_FAST_EDCA_TO_8822B 24 +#define BIT_MASK_BK_FAST_EDCA_TO_8822B 0xff +#define BIT_BK_FAST_EDCA_TO_8822B(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_TO_8822B) \ + << BIT_SHIFT_BK_FAST_EDCA_TO_8822B) +#define BITS_BK_FAST_EDCA_TO_8822B \ + (BIT_MASK_BK_FAST_EDCA_TO_8822B << BIT_SHIFT_BK_FAST_EDCA_TO_8822B) +#define BIT_CLEAR_BK_FAST_EDCA_TO_8822B(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8822B)) +#define BIT_GET_BK_FAST_EDCA_TO_8822B(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8822B) & \ + BIT_MASK_BK_FAST_EDCA_TO_8822B) +#define BIT_SET_BK_FAST_EDCA_TO_8822B(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_TO_8822B(x) | BIT_BK_FAST_EDCA_TO_8822B(v)) + +#define BIT_BK_THRESHOLD_SEL_8822B BIT(23) + +#define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822B 16 +#define BIT_MASK_BK_FAST_EDCA_PKT_TH_8822B 0x7f +#define BIT_BK_FAST_EDCA_PKT_TH_8822B(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8822B) \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822B) +#define BITS_BK_FAST_EDCA_PKT_TH_8822B \ + (BIT_MASK_BK_FAST_EDCA_PKT_TH_8822B \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822B) +#define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8822B(x) \ + ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8822B)) +#define BIT_GET_BK_FAST_EDCA_PKT_TH_8822B(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822B) & \ + BIT_MASK_BK_FAST_EDCA_PKT_TH_8822B) +#define BIT_SET_BK_FAST_EDCA_PKT_TH_8822B(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8822B(x) | \ + BIT_BK_FAST_EDCA_PKT_TH_8822B(v)) + +#define BIT_SHIFT_BE_FAST_EDCA_TO_8822B 8 +#define BIT_MASK_BE_FAST_EDCA_TO_8822B 0xff +#define BIT_BE_FAST_EDCA_TO_8822B(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_TO_8822B) \ + << BIT_SHIFT_BE_FAST_EDCA_TO_8822B) +#define BITS_BE_FAST_EDCA_TO_8822B \ + (BIT_MASK_BE_FAST_EDCA_TO_8822B << BIT_SHIFT_BE_FAST_EDCA_TO_8822B) +#define BIT_CLEAR_BE_FAST_EDCA_TO_8822B(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8822B)) +#define BIT_GET_BE_FAST_EDCA_TO_8822B(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8822B) & \ + BIT_MASK_BE_FAST_EDCA_TO_8822B) +#define BIT_SET_BE_FAST_EDCA_TO_8822B(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_TO_8822B(x) | BIT_BE_FAST_EDCA_TO_8822B(v)) + +#define BIT_BE_THRESHOLD_SEL_8822B BIT(7) + +#define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822B 0 +#define BIT_MASK_BE_FAST_EDCA_PKT_TH_8822B 0x7f +#define BIT_BE_FAST_EDCA_PKT_TH_8822B(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8822B) \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822B) +#define BITS_BE_FAST_EDCA_PKT_TH_8822B \ + (BIT_MASK_BE_FAST_EDCA_PKT_TH_8822B \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822B) +#define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8822B(x) \ + ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8822B)) +#define BIT_GET_BE_FAST_EDCA_PKT_TH_8822B(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822B) & \ + BIT_MASK_BE_FAST_EDCA_PKT_TH_8822B) +#define BIT_SET_BE_FAST_EDCA_PKT_TH_8822B(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8822B(x) | \ + BIT_BE_FAST_EDCA_PKT_TH_8822B(v)) + +/* 2 REG_MACID_DROP0_8822B */ + +#define BIT_SHIFT_MACID31_0_DROP_8822B 0 +#define BIT_MASK_MACID31_0_DROP_8822B 0xffffffffL +#define BIT_MACID31_0_DROP_8822B(x) \ + (((x) & BIT_MASK_MACID31_0_DROP_8822B) \ + << BIT_SHIFT_MACID31_0_DROP_8822B) +#define BITS_MACID31_0_DROP_8822B \ + (BIT_MASK_MACID31_0_DROP_8822B << BIT_SHIFT_MACID31_0_DROP_8822B) +#define BIT_CLEAR_MACID31_0_DROP_8822B(x) ((x) & (~BITS_MACID31_0_DROP_8822B)) +#define BIT_GET_MACID31_0_DROP_8822B(x) \ + (((x) >> BIT_SHIFT_MACID31_0_DROP_8822B) & \ + BIT_MASK_MACID31_0_DROP_8822B) +#define BIT_SET_MACID31_0_DROP_8822B(x, v) \ + (BIT_CLEAR_MACID31_0_DROP_8822B(x) | BIT_MACID31_0_DROP_8822B(v)) + +/* 2 REG_MACID_DROP1_8822B */ + +#define BIT_SHIFT_MACID63_32_DROP_8822B 0 +#define BIT_MASK_MACID63_32_DROP_8822B 0xffffffffL +#define BIT_MACID63_32_DROP_8822B(x) \ + (((x) & BIT_MASK_MACID63_32_DROP_8822B) \ + << BIT_SHIFT_MACID63_32_DROP_8822B) +#define BITS_MACID63_32_DROP_8822B \ + (BIT_MASK_MACID63_32_DROP_8822B << BIT_SHIFT_MACID63_32_DROP_8822B) +#define BIT_CLEAR_MACID63_32_DROP_8822B(x) ((x) & (~BITS_MACID63_32_DROP_8822B)) +#define BIT_GET_MACID63_32_DROP_8822B(x) \ + (((x) >> BIT_SHIFT_MACID63_32_DROP_8822B) & \ + BIT_MASK_MACID63_32_DROP_8822B) +#define BIT_SET_MACID63_32_DROP_8822B(x, v) \ + (BIT_CLEAR_MACID63_32_DROP_8822B(x) | BIT_MACID63_32_DROP_8822B(v)) + +/* 2 REG_MACID_DROP2_8822B */ + +#define BIT_SHIFT_MACID95_64_DROP_8822B 0 +#define BIT_MASK_MACID95_64_DROP_8822B 0xffffffffL +#define BIT_MACID95_64_DROP_8822B(x) \ + (((x) & BIT_MASK_MACID95_64_DROP_8822B) \ + << BIT_SHIFT_MACID95_64_DROP_8822B) +#define BITS_MACID95_64_DROP_8822B \ + (BIT_MASK_MACID95_64_DROP_8822B << BIT_SHIFT_MACID95_64_DROP_8822B) +#define BIT_CLEAR_MACID95_64_DROP_8822B(x) ((x) & (~BITS_MACID95_64_DROP_8822B)) +#define BIT_GET_MACID95_64_DROP_8822B(x) \ + (((x) >> BIT_SHIFT_MACID95_64_DROP_8822B) & \ + BIT_MASK_MACID95_64_DROP_8822B) +#define BIT_SET_MACID95_64_DROP_8822B(x, v) \ + (BIT_CLEAR_MACID95_64_DROP_8822B(x) | BIT_MACID95_64_DROP_8822B(v)) + +/* 2 REG_MACID_DROP3_8822B */ + +#define BIT_SHIFT_MACID127_96_DROP_8822B 0 +#define BIT_MASK_MACID127_96_DROP_8822B 0xffffffffL +#define BIT_MACID127_96_DROP_8822B(x) \ + (((x) & BIT_MASK_MACID127_96_DROP_8822B) \ + << BIT_SHIFT_MACID127_96_DROP_8822B) +#define BITS_MACID127_96_DROP_8822B \ + (BIT_MASK_MACID127_96_DROP_8822B << BIT_SHIFT_MACID127_96_DROP_8822B) +#define BIT_CLEAR_MACID127_96_DROP_8822B(x) \ + ((x) & (~BITS_MACID127_96_DROP_8822B)) +#define BIT_GET_MACID127_96_DROP_8822B(x) \ + (((x) >> BIT_SHIFT_MACID127_96_DROP_8822B) & \ + BIT_MASK_MACID127_96_DROP_8822B) +#define BIT_SET_MACID127_96_DROP_8822B(x, v) \ + (BIT_CLEAR_MACID127_96_DROP_8822B(x) | BIT_MACID127_96_DROP_8822B(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_0_8822B */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822B 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822B 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_0_8822B(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822B) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822B) +#define BITS_R_MACID_RELEASE_SUCCESS_0_8822B \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822B \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822B) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8822B(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0_8822B)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_0_8822B(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822B) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822B) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_0_8822B(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8822B(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_0_8822B(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_1_8822B */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822B 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822B 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_1_8822B(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822B) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822B) +#define BITS_R_MACID_RELEASE_SUCCESS_1_8822B \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822B \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822B) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8822B(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1_8822B)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_1_8822B(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822B) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822B) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_1_8822B(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8822B(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_1_8822B(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_2_8822B */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822B 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822B 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_2_8822B(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822B) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822B) +#define BITS_R_MACID_RELEASE_SUCCESS_2_8822B \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822B \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822B) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8822B(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2_8822B)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_2_8822B(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822B) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822B) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_2_8822B(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8822B(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_2_8822B(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_3_8822B */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822B 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822B 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_3_8822B(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822B) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822B) +#define BITS_R_MACID_RELEASE_SUCCESS_3_8822B \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822B \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822B) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8822B(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3_8822B)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_3_8822B(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822B) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822B) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_3_8822B(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8822B(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_3_8822B(v)) + +/* 2 REG_MGG_FIFO_CRTL_8822B */ +#define BIT_R_MGG_FIFO_EN_8822B BIT(31) + +#define BIT_SHIFT_R_MGG_FIFO_PG_SIZE_8822B 28 +#define BIT_MASK_R_MGG_FIFO_PG_SIZE_8822B 0x7 +#define BIT_R_MGG_FIFO_PG_SIZE_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_PG_SIZE_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_PG_SIZE_8822B) +#define BITS_R_MGG_FIFO_PG_SIZE_8822B \ + (BIT_MASK_R_MGG_FIFO_PG_SIZE_8822B \ + << BIT_SHIFT_R_MGG_FIFO_PG_SIZE_8822B) +#define BIT_CLEAR_R_MGG_FIFO_PG_SIZE_8822B(x) \ + ((x) & (~BITS_R_MGG_FIFO_PG_SIZE_8822B)) +#define BIT_GET_R_MGG_FIFO_PG_SIZE_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_PG_SIZE_8822B) & \ + BIT_MASK_R_MGG_FIFO_PG_SIZE_8822B) +#define BIT_SET_R_MGG_FIFO_PG_SIZE_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_PG_SIZE_8822B(x) | \ + BIT_R_MGG_FIFO_PG_SIZE_8822B(v)) + +#define BIT_SHIFT_R_MGG_FIFO_START_PG_8822B 16 +#define BIT_MASK_R_MGG_FIFO_START_PG_8822B 0xfff +#define BIT_R_MGG_FIFO_START_PG_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_START_PG_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_START_PG_8822B) +#define BITS_R_MGG_FIFO_START_PG_8822B \ + (BIT_MASK_R_MGG_FIFO_START_PG_8822B \ + << BIT_SHIFT_R_MGG_FIFO_START_PG_8822B) +#define BIT_CLEAR_R_MGG_FIFO_START_PG_8822B(x) \ + ((x) & (~BITS_R_MGG_FIFO_START_PG_8822B)) +#define BIT_GET_R_MGG_FIFO_START_PG_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_START_PG_8822B) & \ + BIT_MASK_R_MGG_FIFO_START_PG_8822B) +#define BIT_SET_R_MGG_FIFO_START_PG_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_START_PG_8822B(x) | \ + BIT_R_MGG_FIFO_START_PG_8822B(v)) + +#define BIT_SHIFT_R_MGG_FIFO_SIZE_8822B 14 +#define BIT_MASK_R_MGG_FIFO_SIZE_8822B 0x3 +#define BIT_R_MGG_FIFO_SIZE_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_SIZE_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_SIZE_8822B) +#define BITS_R_MGG_FIFO_SIZE_8822B \ + (BIT_MASK_R_MGG_FIFO_SIZE_8822B << BIT_SHIFT_R_MGG_FIFO_SIZE_8822B) +#define BIT_CLEAR_R_MGG_FIFO_SIZE_8822B(x) ((x) & (~BITS_R_MGG_FIFO_SIZE_8822B)) +#define BIT_GET_R_MGG_FIFO_SIZE_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_SIZE_8822B) & \ + BIT_MASK_R_MGG_FIFO_SIZE_8822B) +#define BIT_SET_R_MGG_FIFO_SIZE_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_SIZE_8822B(x) | BIT_R_MGG_FIFO_SIZE_8822B(v)) + +#define BIT_R_MGG_FIFO_PAUSE_8822B BIT(13) + +#define BIT_SHIFT_R_MGG_FIFO_RPTR_8822B 8 +#define BIT_MASK_R_MGG_FIFO_RPTR_8822B 0x1f +#define BIT_R_MGG_FIFO_RPTR_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_RPTR_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_RPTR_8822B) +#define BITS_R_MGG_FIFO_RPTR_8822B \ + (BIT_MASK_R_MGG_FIFO_RPTR_8822B << BIT_SHIFT_R_MGG_FIFO_RPTR_8822B) +#define BIT_CLEAR_R_MGG_FIFO_RPTR_8822B(x) ((x) & (~BITS_R_MGG_FIFO_RPTR_8822B)) +#define BIT_GET_R_MGG_FIFO_RPTR_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_RPTR_8822B) & \ + BIT_MASK_R_MGG_FIFO_RPTR_8822B) +#define BIT_SET_R_MGG_FIFO_RPTR_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_RPTR_8822B(x) | BIT_R_MGG_FIFO_RPTR_8822B(v)) + +#define BIT_R_MGG_FIFO_OV_8822B BIT(7) +#define BIT_R_MGG_FIFO_WPTR_ERROR_8822B BIT(6) +#define BIT_R_EN_CPU_LIFETIME_8822B BIT(5) + +#define BIT_SHIFT_R_MGG_FIFO_WPTR_8822B 0 +#define BIT_MASK_R_MGG_FIFO_WPTR_8822B 0x1f +#define BIT_R_MGG_FIFO_WPTR_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_WPTR_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_WPTR_8822B) +#define BITS_R_MGG_FIFO_WPTR_8822B \ + (BIT_MASK_R_MGG_FIFO_WPTR_8822B << BIT_SHIFT_R_MGG_FIFO_WPTR_8822B) +#define BIT_CLEAR_R_MGG_FIFO_WPTR_8822B(x) ((x) & (~BITS_R_MGG_FIFO_WPTR_8822B)) +#define BIT_GET_R_MGG_FIFO_WPTR_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_WPTR_8822B) & \ + BIT_MASK_R_MGG_FIFO_WPTR_8822B) +#define BIT_SET_R_MGG_FIFO_WPTR_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_WPTR_8822B(x) | BIT_R_MGG_FIFO_WPTR_8822B(v)) + +/* 2 REG_MGG_FIFO_INT_8822B */ + +#define BIT_SHIFT_R_MGG_FIFO_INT_FLAG_8822B 16 +#define BIT_MASK_R_MGG_FIFO_INT_FLAG_8822B 0xffff +#define BIT_R_MGG_FIFO_INT_FLAG_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_INT_FLAG_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_INT_FLAG_8822B) +#define BITS_R_MGG_FIFO_INT_FLAG_8822B \ + (BIT_MASK_R_MGG_FIFO_INT_FLAG_8822B \ + << BIT_SHIFT_R_MGG_FIFO_INT_FLAG_8822B) +#define BIT_CLEAR_R_MGG_FIFO_INT_FLAG_8822B(x) \ + ((x) & (~BITS_R_MGG_FIFO_INT_FLAG_8822B)) +#define BIT_GET_R_MGG_FIFO_INT_FLAG_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_INT_FLAG_8822B) & \ + BIT_MASK_R_MGG_FIFO_INT_FLAG_8822B) +#define BIT_SET_R_MGG_FIFO_INT_FLAG_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_INT_FLAG_8822B(x) | \ + BIT_R_MGG_FIFO_INT_FLAG_8822B(v)) + +#define BIT_SHIFT_R_MGG_FIFO_INT_MASK_8822B 0 +#define BIT_MASK_R_MGG_FIFO_INT_MASK_8822B 0xffff +#define BIT_R_MGG_FIFO_INT_MASK_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_INT_MASK_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_INT_MASK_8822B) +#define BITS_R_MGG_FIFO_INT_MASK_8822B \ + (BIT_MASK_R_MGG_FIFO_INT_MASK_8822B \ + << BIT_SHIFT_R_MGG_FIFO_INT_MASK_8822B) +#define BIT_CLEAR_R_MGG_FIFO_INT_MASK_8822B(x) \ + ((x) & (~BITS_R_MGG_FIFO_INT_MASK_8822B)) +#define BIT_GET_R_MGG_FIFO_INT_MASK_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_INT_MASK_8822B) & \ + BIT_MASK_R_MGG_FIFO_INT_MASK_8822B) +#define BIT_SET_R_MGG_FIFO_INT_MASK_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_INT_MASK_8822B(x) | \ + BIT_R_MGG_FIFO_INT_MASK_8822B(v)) + +/* 2 REG_MGG_FIFO_LIFETIME_8822B */ + +#define BIT_SHIFT_R_MGG_FIFO_LIFETIME_8822B 16 +#define BIT_MASK_R_MGG_FIFO_LIFETIME_8822B 0xffff +#define BIT_R_MGG_FIFO_LIFETIME_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_LIFETIME_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_LIFETIME_8822B) +#define BITS_R_MGG_FIFO_LIFETIME_8822B \ + (BIT_MASK_R_MGG_FIFO_LIFETIME_8822B \ + << BIT_SHIFT_R_MGG_FIFO_LIFETIME_8822B) +#define BIT_CLEAR_R_MGG_FIFO_LIFETIME_8822B(x) \ + ((x) & (~BITS_R_MGG_FIFO_LIFETIME_8822B)) +#define BIT_GET_R_MGG_FIFO_LIFETIME_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_LIFETIME_8822B) & \ + BIT_MASK_R_MGG_FIFO_LIFETIME_8822B) +#define BIT_SET_R_MGG_FIFO_LIFETIME_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_LIFETIME_8822B(x) | \ + BIT_R_MGG_FIFO_LIFETIME_8822B(v)) + +#define BIT_SHIFT_R_MGG_FIFO_VALID_MAP_8822B 0 +#define BIT_MASK_R_MGG_FIFO_VALID_MAP_8822B 0xffff +#define BIT_R_MGG_FIFO_VALID_MAP_8822B(x) \ + (((x) & BIT_MASK_R_MGG_FIFO_VALID_MAP_8822B) \ + << BIT_SHIFT_R_MGG_FIFO_VALID_MAP_8822B) +#define BITS_R_MGG_FIFO_VALID_MAP_8822B \ + (BIT_MASK_R_MGG_FIFO_VALID_MAP_8822B \ + << BIT_SHIFT_R_MGG_FIFO_VALID_MAP_8822B) +#define BIT_CLEAR_R_MGG_FIFO_VALID_MAP_8822B(x) \ + ((x) & (~BITS_R_MGG_FIFO_VALID_MAP_8822B)) +#define BIT_GET_R_MGG_FIFO_VALID_MAP_8822B(x) \ + (((x) >> BIT_SHIFT_R_MGG_FIFO_VALID_MAP_8822B) & \ + BIT_MASK_R_MGG_FIFO_VALID_MAP_8822B) +#define BIT_SET_R_MGG_FIFO_VALID_MAP_8822B(x, v) \ + (BIT_CLEAR_R_MGG_FIFO_VALID_MAP_8822B(x) | \ + BIT_R_MGG_FIFO_VALID_MAP_8822B(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B 0x7f +#define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B) +#define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B(v)) + +/* 2 REG_SHCUT_SETTING_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE0_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE1_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_SHCUT_LLC_OUI0_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_SHCUT_LLC_OUI1_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_SHCUT_LLC_OUI2_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_SHCUT_LLC_OUI3_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_MU_TX_CTL_8822B */ +#define BIT_R_EN_REVERS_GTAB_8822B BIT(6) + +#define BIT_SHIFT_R_MU_TABLE_VALID_8822B 0 +#define BIT_MASK_R_MU_TABLE_VALID_8822B 0x3f +#define BIT_R_MU_TABLE_VALID_8822B(x) \ + (((x) & BIT_MASK_R_MU_TABLE_VALID_8822B) \ + << BIT_SHIFT_R_MU_TABLE_VALID_8822B) +#define BITS_R_MU_TABLE_VALID_8822B \ + (BIT_MASK_R_MU_TABLE_VALID_8822B << BIT_SHIFT_R_MU_TABLE_VALID_8822B) +#define BIT_CLEAR_R_MU_TABLE_VALID_8822B(x) \ + ((x) & (~BITS_R_MU_TABLE_VALID_8822B)) +#define BIT_GET_R_MU_TABLE_VALID_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_TABLE_VALID_8822B) & \ + BIT_MASK_R_MU_TABLE_VALID_8822B) +#define BIT_SET_R_MU_TABLE_VALID_8822B(x, v) \ + (BIT_CLEAR_R_MU_TABLE_VALID_8822B(x) | BIT_R_MU_TABLE_VALID_8822B(v)) + +/* 2 REG_MU_STA_GID_VLD_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B 0 +#define BIT_MASK_R_MU_STA_GTAB_VALID_8822B 0xffffffffL +#define BIT_R_MU_STA_GTAB_VALID_8822B(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8822B) \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) +#define BITS_R_MU_STA_GTAB_VALID_8822B \ + (BIT_MASK_R_MU_STA_GTAB_VALID_8822B \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) +#define BIT_CLEAR_R_MU_STA_GTAB_VALID_8822B(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_VALID_8822B)) +#define BIT_GET_R_MU_STA_GTAB_VALID_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) & \ + BIT_MASK_R_MU_STA_GTAB_VALID_8822B) +#define BIT_SET_R_MU_STA_GTAB_VALID_8822B(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_VALID_8822B(x) | \ + BIT_R_MU_STA_GTAB_VALID_8822B(v)) + +#define BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B 0 +#define BIT_MASK_R_MU_STA_GTAB_VALID_8822B 0xffffffffL +#define BIT_R_MU_STA_GTAB_VALID_8822B(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8822B) \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) +#define BITS_R_MU_STA_GTAB_VALID_8822B \ + (BIT_MASK_R_MU_STA_GTAB_VALID_8822B \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) +#define BIT_CLEAR_R_MU_STA_GTAB_VALID_8822B(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_VALID_8822B)) +#define BIT_GET_R_MU_STA_GTAB_VALID_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) & \ + BIT_MASK_R_MU_STA_GTAB_VALID_8822B) +#define BIT_SET_R_MU_STA_GTAB_VALID_8822B(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_VALID_8822B(x) | \ + BIT_R_MU_STA_GTAB_VALID_8822B(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_8822B 0xffffffffffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_8822B(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_8822B) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) +#define BITS_R_MU_STA_GTAB_POSITION_8822B \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_8822B \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_8822B(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_8822B)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_8822B) +#define BIT_SET_R_MU_STA_GTAB_POSITION_8822B(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_8822B(x) | \ + BIT_R_MU_STA_GTAB_POSITION_8822B(v)) + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_8822B 0xffffffffffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_8822B(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_8822B) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) +#define BITS_R_MU_STA_GTAB_POSITION_8822B \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_8822B \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_8822B(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_8822B)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_8822B) +#define BIT_SET_R_MU_STA_GTAB_POSITION_8822B(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_8822B(x) | \ + BIT_R_MU_STA_GTAB_POSITION_8822B(v)) + +/* 2 REG_MU_TRX_DBG_CNT_8822B */ +#define BIT_MU_DNGCNT_RST_8822B BIT(20) + +#define BIT_SHIFT_MU_DBGCNT_SEL_8822B 16 +#define BIT_MASK_MU_DBGCNT_SEL_8822B 0xf +#define BIT_MU_DBGCNT_SEL_8822B(x) \ + (((x) & BIT_MASK_MU_DBGCNT_SEL_8822B) << BIT_SHIFT_MU_DBGCNT_SEL_8822B) +#define BITS_MU_DBGCNT_SEL_8822B \ + (BIT_MASK_MU_DBGCNT_SEL_8822B << BIT_SHIFT_MU_DBGCNT_SEL_8822B) +#define BIT_CLEAR_MU_DBGCNT_SEL_8822B(x) ((x) & (~BITS_MU_DBGCNT_SEL_8822B)) +#define BIT_GET_MU_DBGCNT_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_MU_DBGCNT_SEL_8822B) & BIT_MASK_MU_DBGCNT_SEL_8822B) +#define BIT_SET_MU_DBGCNT_SEL_8822B(x, v) \ + (BIT_CLEAR_MU_DBGCNT_SEL_8822B(x) | BIT_MU_DBGCNT_SEL_8822B(v)) + +#define BIT_SHIFT_MU_DNGCNT_8822B 0 +#define BIT_MASK_MU_DNGCNT_8822B 0xffff +#define BIT_MU_DNGCNT_8822B(x) \ + (((x) & BIT_MASK_MU_DNGCNT_8822B) << BIT_SHIFT_MU_DNGCNT_8822B) +#define BITS_MU_DNGCNT_8822B \ + (BIT_MASK_MU_DNGCNT_8822B << BIT_SHIFT_MU_DNGCNT_8822B) +#define BIT_CLEAR_MU_DNGCNT_8822B(x) ((x) & (~BITS_MU_DNGCNT_8822B)) +#define BIT_GET_MU_DNGCNT_8822B(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_8822B) & BIT_MASK_MU_DNGCNT_8822B) +#define BIT_SET_MU_DNGCNT_8822B(x, v) \ + (BIT_CLEAR_MU_DNGCNT_8822B(x) | BIT_MU_DNGCNT_8822B(v)) + +/* 2 REG_MU_TX_CTL_8822B */ +#define BIT_R_EN_REVERS_GTAB_8822B BIT(6) + +#define BIT_SHIFT_R_MU_TABLE_VALID_8822B 0 +#define BIT_MASK_R_MU_TABLE_VALID_8822B 0x3f +#define BIT_R_MU_TABLE_VALID_8822B(x) \ + (((x) & BIT_MASK_R_MU_TABLE_VALID_8822B) \ + << BIT_SHIFT_R_MU_TABLE_VALID_8822B) +#define BITS_R_MU_TABLE_VALID_8822B \ + (BIT_MASK_R_MU_TABLE_VALID_8822B << BIT_SHIFT_R_MU_TABLE_VALID_8822B) +#define BIT_CLEAR_R_MU_TABLE_VALID_8822B(x) \ + ((x) & (~BITS_R_MU_TABLE_VALID_8822B)) +#define BIT_GET_R_MU_TABLE_VALID_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_TABLE_VALID_8822B) & \ + BIT_MASK_R_MU_TABLE_VALID_8822B) +#define BIT_SET_R_MU_TABLE_VALID_8822B(x, v) \ + (BIT_CLEAR_R_MU_TABLE_VALID_8822B(x) | BIT_R_MU_TABLE_VALID_8822B(v)) + +/* 2 REG_MU_STA_GID_VLD_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B 0 +#define BIT_MASK_R_MU_STA_GTAB_VALID_8822B 0xffffffffL +#define BIT_R_MU_STA_GTAB_VALID_8822B(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8822B) \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) +#define BITS_R_MU_STA_GTAB_VALID_8822B \ + (BIT_MASK_R_MU_STA_GTAB_VALID_8822B \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) +#define BIT_CLEAR_R_MU_STA_GTAB_VALID_8822B(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_VALID_8822B)) +#define BIT_GET_R_MU_STA_GTAB_VALID_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) & \ + BIT_MASK_R_MU_STA_GTAB_VALID_8822B) +#define BIT_SET_R_MU_STA_GTAB_VALID_8822B(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_VALID_8822B(x) | \ + BIT_R_MU_STA_GTAB_VALID_8822B(v)) + +#define BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B 0 +#define BIT_MASK_R_MU_STA_GTAB_VALID_8822B 0xffffffffL +#define BIT_R_MU_STA_GTAB_VALID_8822B(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8822B) \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) +#define BITS_R_MU_STA_GTAB_VALID_8822B \ + (BIT_MASK_R_MU_STA_GTAB_VALID_8822B \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) +#define BIT_CLEAR_R_MU_STA_GTAB_VALID_8822B(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_VALID_8822B)) +#define BIT_GET_R_MU_STA_GTAB_VALID_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8822B) & \ + BIT_MASK_R_MU_STA_GTAB_VALID_8822B) +#define BIT_SET_R_MU_STA_GTAB_VALID_8822B(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_VALID_8822B(x) | \ + BIT_R_MU_STA_GTAB_VALID_8822B(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_8822B 0xffffffffffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_8822B(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_8822B) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) +#define BITS_R_MU_STA_GTAB_POSITION_8822B \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_8822B \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_8822B(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_8822B)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_8822B) +#define BIT_SET_R_MU_STA_GTAB_POSITION_8822B(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_8822B(x) | \ + BIT_R_MU_STA_GTAB_POSITION_8822B(v)) + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_8822B 0xffffffffffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_8822B(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_8822B) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) +#define BITS_R_MU_STA_GTAB_POSITION_8822B \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_8822B \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_8822B(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_8822B)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_8822B(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_8822B) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_8822B) +#define BIT_SET_R_MU_STA_GTAB_POSITION_8822B(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_8822B(x) | \ + BIT_R_MU_STA_GTAB_POSITION_8822B(v)) + +/* 2 REG_MU_TRX_DBG_CNT_8822B */ +#define BIT_MU_DNGCNT_RST_8822B BIT(20) + +#define BIT_SHIFT_MU_DBGCNT_SEL_8822B 16 +#define BIT_MASK_MU_DBGCNT_SEL_8822B 0xf +#define BIT_MU_DBGCNT_SEL_8822B(x) \ + (((x) & BIT_MASK_MU_DBGCNT_SEL_8822B) << BIT_SHIFT_MU_DBGCNT_SEL_8822B) +#define BITS_MU_DBGCNT_SEL_8822B \ + (BIT_MASK_MU_DBGCNT_SEL_8822B << BIT_SHIFT_MU_DBGCNT_SEL_8822B) +#define BIT_CLEAR_MU_DBGCNT_SEL_8822B(x) ((x) & (~BITS_MU_DBGCNT_SEL_8822B)) +#define BIT_GET_MU_DBGCNT_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_MU_DBGCNT_SEL_8822B) & BIT_MASK_MU_DBGCNT_SEL_8822B) +#define BIT_SET_MU_DBGCNT_SEL_8822B(x, v) \ + (BIT_CLEAR_MU_DBGCNT_SEL_8822B(x) | BIT_MU_DBGCNT_SEL_8822B(v)) + +#define BIT_SHIFT_MU_DNGCNT_8822B 0 +#define BIT_MASK_MU_DNGCNT_8822B 0xffff +#define BIT_MU_DNGCNT_8822B(x) \ + (((x) & BIT_MASK_MU_DNGCNT_8822B) << BIT_SHIFT_MU_DNGCNT_8822B) +#define BITS_MU_DNGCNT_8822B \ + (BIT_MASK_MU_DNGCNT_8822B << BIT_SHIFT_MU_DNGCNT_8822B) +#define BIT_CLEAR_MU_DNGCNT_8822B(x) ((x) & (~BITS_MU_DNGCNT_8822B)) +#define BIT_GET_MU_DNGCNT_8822B(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_8822B) & BIT_MASK_MU_DNGCNT_8822B) +#define BIT_SET_MU_DNGCNT_8822B(x, v) \ + (BIT_CLEAR_MU_DNGCNT_8822B(x) | BIT_MU_DNGCNT_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_EDCA_VO_PARAM_8822B */ + +#define BIT_SHIFT_TXOPLIMIT_8822B 16 +#define BIT_MASK_TXOPLIMIT_8822B 0x7ff +#define BIT_TXOPLIMIT_8822B(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8822B) << BIT_SHIFT_TXOPLIMIT_8822B) +#define BITS_TXOPLIMIT_8822B \ + (BIT_MASK_TXOPLIMIT_8822B << BIT_SHIFT_TXOPLIMIT_8822B) +#define BIT_CLEAR_TXOPLIMIT_8822B(x) ((x) & (~BITS_TXOPLIMIT_8822B)) +#define BIT_GET_TXOPLIMIT_8822B(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8822B) & BIT_MASK_TXOPLIMIT_8822B) +#define BIT_SET_TXOPLIMIT_8822B(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8822B(x) | BIT_TXOPLIMIT_8822B(v)) + +#define BIT_SHIFT_CW_8822B 8 +#define BIT_MASK_CW_8822B 0xff +#define BIT_CW_8822B(x) (((x) & BIT_MASK_CW_8822B) << BIT_SHIFT_CW_8822B) +#define BITS_CW_8822B (BIT_MASK_CW_8822B << BIT_SHIFT_CW_8822B) +#define BIT_CLEAR_CW_8822B(x) ((x) & (~BITS_CW_8822B)) +#define BIT_GET_CW_8822B(x) (((x) >> BIT_SHIFT_CW_8822B) & BIT_MASK_CW_8822B) +#define BIT_SET_CW_8822B(x, v) (BIT_CLEAR_CW_8822B(x) | BIT_CW_8822B(v)) + +#define BIT_SHIFT_AIFS_8822B 0 +#define BIT_MASK_AIFS_8822B 0xff +#define BIT_AIFS_8822B(x) (((x) & BIT_MASK_AIFS_8822B) << BIT_SHIFT_AIFS_8822B) +#define BITS_AIFS_8822B (BIT_MASK_AIFS_8822B << BIT_SHIFT_AIFS_8822B) +#define BIT_CLEAR_AIFS_8822B(x) ((x) & (~BITS_AIFS_8822B)) +#define BIT_GET_AIFS_8822B(x) \ + (((x) >> BIT_SHIFT_AIFS_8822B) & BIT_MASK_AIFS_8822B) +#define BIT_SET_AIFS_8822B(x, v) (BIT_CLEAR_AIFS_8822B(x) | BIT_AIFS_8822B(v)) + +/* 2 REG_EDCA_VI_PARAM_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_TXOPLIMIT_8822B 16 +#define BIT_MASK_TXOPLIMIT_8822B 0x7ff +#define BIT_TXOPLIMIT_8822B(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8822B) << BIT_SHIFT_TXOPLIMIT_8822B) +#define BITS_TXOPLIMIT_8822B \ + (BIT_MASK_TXOPLIMIT_8822B << BIT_SHIFT_TXOPLIMIT_8822B) +#define BIT_CLEAR_TXOPLIMIT_8822B(x) ((x) & (~BITS_TXOPLIMIT_8822B)) +#define BIT_GET_TXOPLIMIT_8822B(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8822B) & BIT_MASK_TXOPLIMIT_8822B) +#define BIT_SET_TXOPLIMIT_8822B(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8822B(x) | BIT_TXOPLIMIT_8822B(v)) + +#define BIT_SHIFT_CW_8822B 8 +#define BIT_MASK_CW_8822B 0xff +#define BIT_CW_8822B(x) (((x) & BIT_MASK_CW_8822B) << BIT_SHIFT_CW_8822B) +#define BITS_CW_8822B (BIT_MASK_CW_8822B << BIT_SHIFT_CW_8822B) +#define BIT_CLEAR_CW_8822B(x) ((x) & (~BITS_CW_8822B)) +#define BIT_GET_CW_8822B(x) (((x) >> BIT_SHIFT_CW_8822B) & BIT_MASK_CW_8822B) +#define BIT_SET_CW_8822B(x, v) (BIT_CLEAR_CW_8822B(x) | BIT_CW_8822B(v)) + +#define BIT_SHIFT_AIFS_8822B 0 +#define BIT_MASK_AIFS_8822B 0xff +#define BIT_AIFS_8822B(x) (((x) & BIT_MASK_AIFS_8822B) << BIT_SHIFT_AIFS_8822B) +#define BITS_AIFS_8822B (BIT_MASK_AIFS_8822B << BIT_SHIFT_AIFS_8822B) +#define BIT_CLEAR_AIFS_8822B(x) ((x) & (~BITS_AIFS_8822B)) +#define BIT_GET_AIFS_8822B(x) \ + (((x) >> BIT_SHIFT_AIFS_8822B) & BIT_MASK_AIFS_8822B) +#define BIT_SET_AIFS_8822B(x, v) (BIT_CLEAR_AIFS_8822B(x) | BIT_AIFS_8822B(v)) + +/* 2 REG_EDCA_BE_PARAM_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_TXOPLIMIT_8822B 16 +#define BIT_MASK_TXOPLIMIT_8822B 0x7ff +#define BIT_TXOPLIMIT_8822B(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8822B) << BIT_SHIFT_TXOPLIMIT_8822B) +#define BITS_TXOPLIMIT_8822B \ + (BIT_MASK_TXOPLIMIT_8822B << BIT_SHIFT_TXOPLIMIT_8822B) +#define BIT_CLEAR_TXOPLIMIT_8822B(x) ((x) & (~BITS_TXOPLIMIT_8822B)) +#define BIT_GET_TXOPLIMIT_8822B(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8822B) & BIT_MASK_TXOPLIMIT_8822B) +#define BIT_SET_TXOPLIMIT_8822B(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8822B(x) | BIT_TXOPLIMIT_8822B(v)) + +#define BIT_SHIFT_CW_8822B 8 +#define BIT_MASK_CW_8822B 0xff +#define BIT_CW_8822B(x) (((x) & BIT_MASK_CW_8822B) << BIT_SHIFT_CW_8822B) +#define BITS_CW_8822B (BIT_MASK_CW_8822B << BIT_SHIFT_CW_8822B) +#define BIT_CLEAR_CW_8822B(x) ((x) & (~BITS_CW_8822B)) +#define BIT_GET_CW_8822B(x) (((x) >> BIT_SHIFT_CW_8822B) & BIT_MASK_CW_8822B) +#define BIT_SET_CW_8822B(x, v) (BIT_CLEAR_CW_8822B(x) | BIT_CW_8822B(v)) + +#define BIT_SHIFT_AIFS_8822B 0 +#define BIT_MASK_AIFS_8822B 0xff +#define BIT_AIFS_8822B(x) (((x) & BIT_MASK_AIFS_8822B) << BIT_SHIFT_AIFS_8822B) +#define BITS_AIFS_8822B (BIT_MASK_AIFS_8822B << BIT_SHIFT_AIFS_8822B) +#define BIT_CLEAR_AIFS_8822B(x) ((x) & (~BITS_AIFS_8822B)) +#define BIT_GET_AIFS_8822B(x) \ + (((x) >> BIT_SHIFT_AIFS_8822B) & BIT_MASK_AIFS_8822B) +#define BIT_SET_AIFS_8822B(x, v) (BIT_CLEAR_AIFS_8822B(x) | BIT_AIFS_8822B(v)) + +/* 2 REG_EDCA_BK_PARAM_8822B */ + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_TXOPLIMIT_8822B 16 +#define BIT_MASK_TXOPLIMIT_8822B 0x7ff +#define BIT_TXOPLIMIT_8822B(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8822B) << BIT_SHIFT_TXOPLIMIT_8822B) +#define BITS_TXOPLIMIT_8822B \ + (BIT_MASK_TXOPLIMIT_8822B << BIT_SHIFT_TXOPLIMIT_8822B) +#define BIT_CLEAR_TXOPLIMIT_8822B(x) ((x) & (~BITS_TXOPLIMIT_8822B)) +#define BIT_GET_TXOPLIMIT_8822B(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8822B) & BIT_MASK_TXOPLIMIT_8822B) +#define BIT_SET_TXOPLIMIT_8822B(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8822B(x) | BIT_TXOPLIMIT_8822B(v)) + +#define BIT_SHIFT_CW_8822B 8 +#define BIT_MASK_CW_8822B 0xff +#define BIT_CW_8822B(x) (((x) & BIT_MASK_CW_8822B) << BIT_SHIFT_CW_8822B) +#define BITS_CW_8822B (BIT_MASK_CW_8822B << BIT_SHIFT_CW_8822B) +#define BIT_CLEAR_CW_8822B(x) ((x) & (~BITS_CW_8822B)) +#define BIT_GET_CW_8822B(x) (((x) >> BIT_SHIFT_CW_8822B) & BIT_MASK_CW_8822B) +#define BIT_SET_CW_8822B(x, v) (BIT_CLEAR_CW_8822B(x) | BIT_CW_8822B(v)) + +#define BIT_SHIFT_AIFS_8822B 0 +#define BIT_MASK_AIFS_8822B 0xff +#define BIT_AIFS_8822B(x) (((x) & BIT_MASK_AIFS_8822B) << BIT_SHIFT_AIFS_8822B) +#define BITS_AIFS_8822B (BIT_MASK_AIFS_8822B << BIT_SHIFT_AIFS_8822B) +#define BIT_CLEAR_AIFS_8822B(x) ((x) & (~BITS_AIFS_8822B)) +#define BIT_GET_AIFS_8822B(x) \ + (((x) >> BIT_SHIFT_AIFS_8822B) & BIT_MASK_AIFS_8822B) +#define BIT_SET_AIFS_8822B(x, v) (BIT_CLEAR_AIFS_8822B(x) | BIT_AIFS_8822B(v)) + +/* 2 REG_BCNTCFG_8822B */ + +#define BIT_SHIFT_BCNCW_MAX_8822B 12 +#define BIT_MASK_BCNCW_MAX_8822B 0xf +#define BIT_BCNCW_MAX_8822B(x) \ + (((x) & BIT_MASK_BCNCW_MAX_8822B) << BIT_SHIFT_BCNCW_MAX_8822B) +#define BITS_BCNCW_MAX_8822B \ + (BIT_MASK_BCNCW_MAX_8822B << BIT_SHIFT_BCNCW_MAX_8822B) +#define BIT_CLEAR_BCNCW_MAX_8822B(x) ((x) & (~BITS_BCNCW_MAX_8822B)) +#define BIT_GET_BCNCW_MAX_8822B(x) \ + (((x) >> BIT_SHIFT_BCNCW_MAX_8822B) & BIT_MASK_BCNCW_MAX_8822B) +#define BIT_SET_BCNCW_MAX_8822B(x, v) \ + (BIT_CLEAR_BCNCW_MAX_8822B(x) | BIT_BCNCW_MAX_8822B(v)) + +#define BIT_SHIFT_BCNCW_MIN_8822B 8 +#define BIT_MASK_BCNCW_MIN_8822B 0xf +#define BIT_BCNCW_MIN_8822B(x) \ + (((x) & BIT_MASK_BCNCW_MIN_8822B) << BIT_SHIFT_BCNCW_MIN_8822B) +#define BITS_BCNCW_MIN_8822B \ + (BIT_MASK_BCNCW_MIN_8822B << BIT_SHIFT_BCNCW_MIN_8822B) +#define BIT_CLEAR_BCNCW_MIN_8822B(x) ((x) & (~BITS_BCNCW_MIN_8822B)) +#define BIT_GET_BCNCW_MIN_8822B(x) \ + (((x) >> BIT_SHIFT_BCNCW_MIN_8822B) & BIT_MASK_BCNCW_MIN_8822B) +#define BIT_SET_BCNCW_MIN_8822B(x, v) \ + (BIT_CLEAR_BCNCW_MIN_8822B(x) | BIT_BCNCW_MIN_8822B(v)) + +#define BIT_SHIFT_BCNIFS_8822B 0 +#define BIT_MASK_BCNIFS_8822B 0xff +#define BIT_BCNIFS_8822B(x) \ + (((x) & BIT_MASK_BCNIFS_8822B) << BIT_SHIFT_BCNIFS_8822B) +#define BITS_BCNIFS_8822B (BIT_MASK_BCNIFS_8822B << BIT_SHIFT_BCNIFS_8822B) +#define BIT_CLEAR_BCNIFS_8822B(x) ((x) & (~BITS_BCNIFS_8822B)) +#define BIT_GET_BCNIFS_8822B(x) \ + (((x) >> BIT_SHIFT_BCNIFS_8822B) & BIT_MASK_BCNIFS_8822B) +#define BIT_SET_BCNIFS_8822B(x, v) \ + (BIT_CLEAR_BCNIFS_8822B(x) | BIT_BCNIFS_8822B(v)) + +/* 2 REG_PIFS_8822B */ + +#define BIT_SHIFT_PIFS_8822B 0 +#define BIT_MASK_PIFS_8822B 0xff +#define BIT_PIFS_8822B(x) (((x) & BIT_MASK_PIFS_8822B) << BIT_SHIFT_PIFS_8822B) +#define BITS_PIFS_8822B (BIT_MASK_PIFS_8822B << BIT_SHIFT_PIFS_8822B) +#define BIT_CLEAR_PIFS_8822B(x) ((x) & (~BITS_PIFS_8822B)) +#define BIT_GET_PIFS_8822B(x) \ + (((x) >> BIT_SHIFT_PIFS_8822B) & BIT_MASK_PIFS_8822B) +#define BIT_SET_PIFS_8822B(x, v) (BIT_CLEAR_PIFS_8822B(x) | BIT_PIFS_8822B(v)) + +/* 2 REG_RDG_PIFS_8822B */ + +#define BIT_SHIFT_RDG_PIFS_8822B 0 +#define BIT_MASK_RDG_PIFS_8822B 0xff +#define BIT_RDG_PIFS_8822B(x) \ + (((x) & BIT_MASK_RDG_PIFS_8822B) << BIT_SHIFT_RDG_PIFS_8822B) +#define BITS_RDG_PIFS_8822B \ + (BIT_MASK_RDG_PIFS_8822B << BIT_SHIFT_RDG_PIFS_8822B) +#define BIT_CLEAR_RDG_PIFS_8822B(x) ((x) & (~BITS_RDG_PIFS_8822B)) +#define BIT_GET_RDG_PIFS_8822B(x) \ + (((x) >> BIT_SHIFT_RDG_PIFS_8822B) & BIT_MASK_RDG_PIFS_8822B) +#define BIT_SET_RDG_PIFS_8822B(x, v) \ + (BIT_CLEAR_RDG_PIFS_8822B(x) | BIT_RDG_PIFS_8822B(v)) + +/* 2 REG_SIFS_8822B */ + +#define BIT_SHIFT_SIFS_OFDM_TRX_8822B 24 +#define BIT_MASK_SIFS_OFDM_TRX_8822B 0xff +#define BIT_SIFS_OFDM_TRX_8822B(x) \ + (((x) & BIT_MASK_SIFS_OFDM_TRX_8822B) << BIT_SHIFT_SIFS_OFDM_TRX_8822B) +#define BITS_SIFS_OFDM_TRX_8822B \ + (BIT_MASK_SIFS_OFDM_TRX_8822B << BIT_SHIFT_SIFS_OFDM_TRX_8822B) +#define BIT_CLEAR_SIFS_OFDM_TRX_8822B(x) ((x) & (~BITS_SIFS_OFDM_TRX_8822B)) +#define BIT_GET_SIFS_OFDM_TRX_8822B(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8822B) & BIT_MASK_SIFS_OFDM_TRX_8822B) +#define BIT_SET_SIFS_OFDM_TRX_8822B(x, v) \ + (BIT_CLEAR_SIFS_OFDM_TRX_8822B(x) | BIT_SIFS_OFDM_TRX_8822B(v)) + +#define BIT_SHIFT_SIFS_CCK_TRX_8822B 16 +#define BIT_MASK_SIFS_CCK_TRX_8822B 0xff +#define BIT_SIFS_CCK_TRX_8822B(x) \ + (((x) & BIT_MASK_SIFS_CCK_TRX_8822B) << BIT_SHIFT_SIFS_CCK_TRX_8822B) +#define BITS_SIFS_CCK_TRX_8822B \ + (BIT_MASK_SIFS_CCK_TRX_8822B << BIT_SHIFT_SIFS_CCK_TRX_8822B) +#define BIT_CLEAR_SIFS_CCK_TRX_8822B(x) ((x) & (~BITS_SIFS_CCK_TRX_8822B)) +#define BIT_GET_SIFS_CCK_TRX_8822B(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8822B) & BIT_MASK_SIFS_CCK_TRX_8822B) +#define BIT_SET_SIFS_CCK_TRX_8822B(x, v) \ + (BIT_CLEAR_SIFS_CCK_TRX_8822B(x) | BIT_SIFS_CCK_TRX_8822B(v)) + +#define BIT_SHIFT_SIFS_OFDM_CTX_8822B 8 +#define BIT_MASK_SIFS_OFDM_CTX_8822B 0xff +#define BIT_SIFS_OFDM_CTX_8822B(x) \ + (((x) & BIT_MASK_SIFS_OFDM_CTX_8822B) << BIT_SHIFT_SIFS_OFDM_CTX_8822B) +#define BITS_SIFS_OFDM_CTX_8822B \ + (BIT_MASK_SIFS_OFDM_CTX_8822B << BIT_SHIFT_SIFS_OFDM_CTX_8822B) +#define BIT_CLEAR_SIFS_OFDM_CTX_8822B(x) ((x) & (~BITS_SIFS_OFDM_CTX_8822B)) +#define BIT_GET_SIFS_OFDM_CTX_8822B(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8822B) & BIT_MASK_SIFS_OFDM_CTX_8822B) +#define BIT_SET_SIFS_OFDM_CTX_8822B(x, v) \ + (BIT_CLEAR_SIFS_OFDM_CTX_8822B(x) | BIT_SIFS_OFDM_CTX_8822B(v)) + +#define BIT_SHIFT_SIFS_CCK_CTX_8822B 0 +#define BIT_MASK_SIFS_CCK_CTX_8822B 0xff +#define BIT_SIFS_CCK_CTX_8822B(x) \ + (((x) & BIT_MASK_SIFS_CCK_CTX_8822B) << BIT_SHIFT_SIFS_CCK_CTX_8822B) +#define BITS_SIFS_CCK_CTX_8822B \ + (BIT_MASK_SIFS_CCK_CTX_8822B << BIT_SHIFT_SIFS_CCK_CTX_8822B) +#define BIT_CLEAR_SIFS_CCK_CTX_8822B(x) ((x) & (~BITS_SIFS_CCK_CTX_8822B)) +#define BIT_GET_SIFS_CCK_CTX_8822B(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8822B) & BIT_MASK_SIFS_CCK_CTX_8822B) +#define BIT_SET_SIFS_CCK_CTX_8822B(x, v) \ + (BIT_CLEAR_SIFS_CCK_CTX_8822B(x) | BIT_SIFS_CCK_CTX_8822B(v)) + +/* 2 REG_TSFTR_SYN_OFFSET_8822B */ + +#define BIT_SHIFT_TSFTR_SNC_OFFSET_8822B 0 +#define BIT_MASK_TSFTR_SNC_OFFSET_8822B 0xffff +#define BIT_TSFTR_SNC_OFFSET_8822B(x) \ + (((x) & BIT_MASK_TSFTR_SNC_OFFSET_8822B) \ + << BIT_SHIFT_TSFTR_SNC_OFFSET_8822B) +#define BITS_TSFTR_SNC_OFFSET_8822B \ + (BIT_MASK_TSFTR_SNC_OFFSET_8822B << BIT_SHIFT_TSFTR_SNC_OFFSET_8822B) +#define BIT_CLEAR_TSFTR_SNC_OFFSET_8822B(x) \ + ((x) & (~BITS_TSFTR_SNC_OFFSET_8822B)) +#define BIT_GET_TSFTR_SNC_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_8822B) & \ + BIT_MASK_TSFTR_SNC_OFFSET_8822B) +#define BIT_SET_TSFTR_SNC_OFFSET_8822B(x, v) \ + (BIT_CLEAR_TSFTR_SNC_OFFSET_8822B(x) | BIT_TSFTR_SNC_OFFSET_8822B(v)) + +/* 2 REG_AGGR_BREAK_TIME_8822B */ + +#define BIT_SHIFT_AGGR_BK_TIME_8822B 0 +#define BIT_MASK_AGGR_BK_TIME_8822B 0xff +#define BIT_AGGR_BK_TIME_8822B(x) \ + (((x) & BIT_MASK_AGGR_BK_TIME_8822B) << BIT_SHIFT_AGGR_BK_TIME_8822B) +#define BITS_AGGR_BK_TIME_8822B \ + (BIT_MASK_AGGR_BK_TIME_8822B << BIT_SHIFT_AGGR_BK_TIME_8822B) +#define BIT_CLEAR_AGGR_BK_TIME_8822B(x) ((x) & (~BITS_AGGR_BK_TIME_8822B)) +#define BIT_GET_AGGR_BK_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_AGGR_BK_TIME_8822B) & BIT_MASK_AGGR_BK_TIME_8822B) +#define BIT_SET_AGGR_BK_TIME_8822B(x, v) \ + (BIT_CLEAR_AGGR_BK_TIME_8822B(x) | BIT_AGGR_BK_TIME_8822B(v)) + +/* 2 REG_SLOT_8822B */ + +#define BIT_SHIFT_SLOT_8822B 0 +#define BIT_MASK_SLOT_8822B 0xff +#define BIT_SLOT_8822B(x) (((x) & BIT_MASK_SLOT_8822B) << BIT_SHIFT_SLOT_8822B) +#define BITS_SLOT_8822B (BIT_MASK_SLOT_8822B << BIT_SHIFT_SLOT_8822B) +#define BIT_CLEAR_SLOT_8822B(x) ((x) & (~BITS_SLOT_8822B)) +#define BIT_GET_SLOT_8822B(x) \ + (((x) >> BIT_SHIFT_SLOT_8822B) & BIT_MASK_SLOT_8822B) +#define BIT_SET_SLOT_8822B(x, v) (BIT_CLEAR_SLOT_8822B(x) | BIT_SLOT_8822B(v)) + +/* 2 REG_TX_PTCL_CTRL_8822B */ +#define BIT_DIS_EDCCA_8822B BIT(15) +#define BIT_DIS_CCA_8822B BIT(14) +#define BIT_LSIG_TXOP_TXCMD_NAV_8822B BIT(13) +#define BIT_SIFS_BK_EN_8822B BIT(12) + +#define BIT_SHIFT_TXQ_NAV_MSK_8822B 8 +#define BIT_MASK_TXQ_NAV_MSK_8822B 0xf +#define BIT_TXQ_NAV_MSK_8822B(x) \ + (((x) & BIT_MASK_TXQ_NAV_MSK_8822B) << BIT_SHIFT_TXQ_NAV_MSK_8822B) +#define BITS_TXQ_NAV_MSK_8822B \ + (BIT_MASK_TXQ_NAV_MSK_8822B << BIT_SHIFT_TXQ_NAV_MSK_8822B) +#define BIT_CLEAR_TXQ_NAV_MSK_8822B(x) ((x) & (~BITS_TXQ_NAV_MSK_8822B)) +#define BIT_GET_TXQ_NAV_MSK_8822B(x) \ + (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8822B) & BIT_MASK_TXQ_NAV_MSK_8822B) +#define BIT_SET_TXQ_NAV_MSK_8822B(x, v) \ + (BIT_CLEAR_TXQ_NAV_MSK_8822B(x) | BIT_TXQ_NAV_MSK_8822B(v)) + +#define BIT_DIS_CW_8822B BIT(7) +#define BIT_NAV_END_TXOP_8822B BIT(6) +#define BIT_RDG_END_TXOP_8822B BIT(5) +#define BIT_AC_INBCN_HOLD_8822B BIT(4) +#define BIT_MGTQ_TXOP_EN_8822B BIT(3) +#define BIT_MGTQ_RTSMF_EN_8822B BIT(2) +#define BIT_HIQ_RTSMF_EN_8822B BIT(1) +#define BIT_BCN_RTSMF_EN_8822B BIT(0) + +/* 2 REG_TXPAUSE_8822B */ +#define BIT_STOP_BCN_HI_MGT_8822B BIT(7) +#define BIT_MAC_STOPBCNQ_8822B BIT(6) +#define BIT_MAC_STOPHIQ_8822B BIT(5) +#define BIT_MAC_STOPMGQ_8822B BIT(4) +#define BIT_MAC_STOPBK_8822B BIT(3) +#define BIT_MAC_STOPBE_8822B BIT(2) +#define BIT_MAC_STOPVI_8822B BIT(1) +#define BIT_MAC_STOPVO_8822B BIT(0) + +/* 2 REG_DIS_TXREQ_CLR_8822B */ +#define BIT_DIS_BT_CCA_8822B BIT(7) +#define BIT_DIS_TXREQ_CLR_HI_8822B BIT(5) +#define BIT_DIS_TXREQ_CLR_MGQ_8822B BIT(4) +#define BIT_DIS_TXREQ_CLR_VO_8822B BIT(3) +#define BIT_DIS_TXREQ_CLR_VI_8822B BIT(2) +#define BIT_DIS_TXREQ_CLR_BE_8822B BIT(1) +#define BIT_DIS_TXREQ_CLR_BK_8822B BIT(0) + +/* 2 REG_RD_CTRL_8822B */ +#define BIT_EN_CLR_TXREQ_INCCA_8822B BIT(15) +#define BIT_DIS_TX_OVER_BCNQ_8822B BIT(14) +#define BIT_EN_BCNERR_INCCCA_8822B BIT(13) +#define BIT_EDCCA_MSK_CNTDOWN_EN_8822B BIT(11) +#define BIT_DIS_TXOP_CFE_8822B BIT(10) +#define BIT_DIS_LSIG_CFE_8822B BIT(9) +#define BIT_DIS_STBC_CFE_8822B BIT(8) +#define BIT_BKQ_RD_INIT_EN_8822B BIT(7) +#define BIT_BEQ_RD_INIT_EN_8822B BIT(6) +#define BIT_VIQ_RD_INIT_EN_8822B BIT(5) +#define BIT_VOQ_RD_INIT_EN_8822B BIT(4) +#define BIT_BKQ_RD_RESP_EN_8822B BIT(3) +#define BIT_BEQ_RD_RESP_EN_8822B BIT(2) +#define BIT_VIQ_RD_RESP_EN_8822B BIT(1) +#define BIT_VOQ_RD_RESP_EN_8822B BIT(0) + +/* 2 REG_MBSSID_CTRL_8822B */ +#define BIT_MBID_BCNQ7_EN_8822B BIT(7) +#define BIT_MBID_BCNQ6_EN_8822B BIT(6) +#define BIT_MBID_BCNQ5_EN_8822B BIT(5) +#define BIT_MBID_BCNQ4_EN_8822B BIT(4) +#define BIT_MBID_BCNQ3_EN_8822B BIT(3) +#define BIT_MBID_BCNQ2_EN_8822B BIT(2) +#define BIT_MBID_BCNQ1_EN_8822B BIT(1) +#define BIT_MBID_BCNQ0_EN_8822B BIT(0) + +/* 2 REG_P2PPS_CTRL_8822B */ +#define BIT_P2P_CTW_ALLSTASLEEP_8822B BIT(7) +#define BIT_P2P_OFF_DISTX_EN_8822B BIT(6) +#define BIT_PWR_MGT_EN_8822B BIT(5) +#define BIT_P2P_NOA1_EN_8822B BIT(2) +#define BIT_P2P_NOA0_EN_8822B BIT(1) + +/* 2 REG_PKT_LIFETIME_CTRL_8822B */ +#define BIT_EN_P2P_CTWND1_8822B BIT(23) +#define BIT_EN_BKF_CLR_TXREQ_8822B BIT(22) +#define BIT_EN_TSFBIT32_RST_P2P_8822B BIT(21) +#define BIT_EN_BCN_TX_BTCCA_8822B BIT(20) +#define BIT_DIS_PKT_TX_ATIM_8822B BIT(19) +#define BIT_DIS_BCN_DIS_CTN_8822B BIT(18) +#define BIT_EN_NAVEND_RST_TXOP_8822B BIT(17) +#define BIT_EN_FILTER_CCA_8822B BIT(16) + +#define BIT_SHIFT_CCA_FILTER_THRS_8822B 8 +#define BIT_MASK_CCA_FILTER_THRS_8822B 0xff +#define BIT_CCA_FILTER_THRS_8822B(x) \ + (((x) & BIT_MASK_CCA_FILTER_THRS_8822B) \ + << BIT_SHIFT_CCA_FILTER_THRS_8822B) +#define BITS_CCA_FILTER_THRS_8822B \ + (BIT_MASK_CCA_FILTER_THRS_8822B << BIT_SHIFT_CCA_FILTER_THRS_8822B) +#define BIT_CLEAR_CCA_FILTER_THRS_8822B(x) ((x) & (~BITS_CCA_FILTER_THRS_8822B)) +#define BIT_GET_CCA_FILTER_THRS_8822B(x) \ + (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8822B) & \ + BIT_MASK_CCA_FILTER_THRS_8822B) +#define BIT_SET_CCA_FILTER_THRS_8822B(x, v) \ + (BIT_CLEAR_CCA_FILTER_THRS_8822B(x) | BIT_CCA_FILTER_THRS_8822B(v)) + +#define BIT_SHIFT_EDCCA_THRS_8822B 0 +#define BIT_MASK_EDCCA_THRS_8822B 0xff +#define BIT_EDCCA_THRS_8822B(x) \ + (((x) & BIT_MASK_EDCCA_THRS_8822B) << BIT_SHIFT_EDCCA_THRS_8822B) +#define BITS_EDCCA_THRS_8822B \ + (BIT_MASK_EDCCA_THRS_8822B << BIT_SHIFT_EDCCA_THRS_8822B) +#define BIT_CLEAR_EDCCA_THRS_8822B(x) ((x) & (~BITS_EDCCA_THRS_8822B)) +#define BIT_GET_EDCCA_THRS_8822B(x) \ + (((x) >> BIT_SHIFT_EDCCA_THRS_8822B) & BIT_MASK_EDCCA_THRS_8822B) +#define BIT_SET_EDCCA_THRS_8822B(x, v) \ + (BIT_CLEAR_EDCCA_THRS_8822B(x) | BIT_EDCCA_THRS_8822B(v)) + +/* 2 REG_P2PPS_SPEC_STATE_8822B */ +#define BIT_SPEC_POWER_STATE_8822B BIT(7) +#define BIT_SPEC_CTWINDOW_ON_8822B BIT(6) +#define BIT_SPEC_BEACON_AREA_ON_8822B BIT(5) +#define BIT_SPEC_CTWIN_EARLY_DISTX_8822B BIT(4) +#define BIT_SPEC_NOA1_OFF_PERIOD_8822B BIT(3) +#define BIT_SPEC_FORCE_DOZE1_8822B BIT(2) +#define BIT_SPEC_NOA0_OFF_PERIOD_8822B BIT(1) +#define BIT_SPEC_FORCE_DOZE0_8822B BIT(0) + +/* 2 REG_TXOP_LIMIT_CTRL_8822B */ + +#define BIT_SHIFT_TXOP_TBTT_CNT_8822B 24 +#define BIT_MASK_TXOP_TBTT_CNT_8822B 0xff +#define BIT_TXOP_TBTT_CNT_8822B(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_8822B) << BIT_SHIFT_TXOP_TBTT_CNT_8822B) +#define BITS_TXOP_TBTT_CNT_8822B \ + (BIT_MASK_TXOP_TBTT_CNT_8822B << BIT_SHIFT_TXOP_TBTT_CNT_8822B) +#define BIT_CLEAR_TXOP_TBTT_CNT_8822B(x) ((x) & (~BITS_TXOP_TBTT_CNT_8822B)) +#define BIT_GET_TXOP_TBTT_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_8822B) & BIT_MASK_TXOP_TBTT_CNT_8822B) +#define BIT_SET_TXOP_TBTT_CNT_8822B(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_8822B(x) | BIT_TXOP_TBTT_CNT_8822B(v)) + +#define BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822B 20 +#define BIT_MASK_TXOP_TBTT_CNT_SEL_8822B 0xf +#define BIT_TXOP_TBTT_CNT_SEL_8822B(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_SEL_8822B) \ + << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822B) +#define BITS_TXOP_TBTT_CNT_SEL_8822B \ + (BIT_MASK_TXOP_TBTT_CNT_SEL_8822B << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822B) +#define BIT_CLEAR_TXOP_TBTT_CNT_SEL_8822B(x) \ + ((x) & (~BITS_TXOP_TBTT_CNT_SEL_8822B)) +#define BIT_GET_TXOP_TBTT_CNT_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822B) & \ + BIT_MASK_TXOP_TBTT_CNT_SEL_8822B) +#define BIT_SET_TXOP_TBTT_CNT_SEL_8822B(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_SEL_8822B(x) | BIT_TXOP_TBTT_CNT_SEL_8822B(v)) + +#define BIT_SHIFT_TXOP_LMT_EN_8822B 16 +#define BIT_MASK_TXOP_LMT_EN_8822B 0xf +#define BIT_TXOP_LMT_EN_8822B(x) \ + (((x) & BIT_MASK_TXOP_LMT_EN_8822B) << BIT_SHIFT_TXOP_LMT_EN_8822B) +#define BITS_TXOP_LMT_EN_8822B \ + (BIT_MASK_TXOP_LMT_EN_8822B << BIT_SHIFT_TXOP_LMT_EN_8822B) +#define BIT_CLEAR_TXOP_LMT_EN_8822B(x) ((x) & (~BITS_TXOP_LMT_EN_8822B)) +#define BIT_GET_TXOP_LMT_EN_8822B(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_EN_8822B) & BIT_MASK_TXOP_LMT_EN_8822B) +#define BIT_SET_TXOP_LMT_EN_8822B(x, v) \ + (BIT_CLEAR_TXOP_LMT_EN_8822B(x) | BIT_TXOP_LMT_EN_8822B(v)) + +#define BIT_SHIFT_TXOP_LMT_TX_TIME_8822B 8 +#define BIT_MASK_TXOP_LMT_TX_TIME_8822B 0xff +#define BIT_TXOP_LMT_TX_TIME_8822B(x) \ + (((x) & BIT_MASK_TXOP_LMT_TX_TIME_8822B) \ + << BIT_SHIFT_TXOP_LMT_TX_TIME_8822B) +#define BITS_TXOP_LMT_TX_TIME_8822B \ + (BIT_MASK_TXOP_LMT_TX_TIME_8822B << BIT_SHIFT_TXOP_LMT_TX_TIME_8822B) +#define BIT_CLEAR_TXOP_LMT_TX_TIME_8822B(x) \ + ((x) & (~BITS_TXOP_LMT_TX_TIME_8822B)) +#define BIT_GET_TXOP_LMT_TX_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_TX_TIME_8822B) & \ + BIT_MASK_TXOP_LMT_TX_TIME_8822B) +#define BIT_SET_TXOP_LMT_TX_TIME_8822B(x, v) \ + (BIT_CLEAR_TXOP_LMT_TX_TIME_8822B(x) | BIT_TXOP_LMT_TX_TIME_8822B(v)) + +#define BIT_TXOP_CNT_TRIGGER_RESET_8822B BIT(7) + +#define BIT_SHIFT_TXOP_LMT_PKT_NUM_8822B 0 +#define BIT_MASK_TXOP_LMT_PKT_NUM_8822B 0x3f +#define BIT_TXOP_LMT_PKT_NUM_8822B(x) \ + (((x) & BIT_MASK_TXOP_LMT_PKT_NUM_8822B) \ + << BIT_SHIFT_TXOP_LMT_PKT_NUM_8822B) +#define BITS_TXOP_LMT_PKT_NUM_8822B \ + (BIT_MASK_TXOP_LMT_PKT_NUM_8822B << BIT_SHIFT_TXOP_LMT_PKT_NUM_8822B) +#define BIT_CLEAR_TXOP_LMT_PKT_NUM_8822B(x) \ + ((x) & (~BITS_TXOP_LMT_PKT_NUM_8822B)) +#define BIT_GET_TXOP_LMT_PKT_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_PKT_NUM_8822B) & \ + BIT_MASK_TXOP_LMT_PKT_NUM_8822B) +#define BIT_SET_TXOP_LMT_PKT_NUM_8822B(x, v) \ + (BIT_CLEAR_TXOP_LMT_PKT_NUM_8822B(x) | BIT_TXOP_LMT_PKT_NUM_8822B(v)) + +/* 2 REG_BAR_TX_CTRL_8822B */ + +/* 2 REG_P2PON_DIS_TXTIME_8822B */ + +#define BIT_SHIFT_P2PON_DIS_TXTIME_8822B 0 +#define BIT_MASK_P2PON_DIS_TXTIME_8822B 0xff +#define BIT_P2PON_DIS_TXTIME_8822B(x) \ + (((x) & BIT_MASK_P2PON_DIS_TXTIME_8822B) \ + << BIT_SHIFT_P2PON_DIS_TXTIME_8822B) +#define BITS_P2PON_DIS_TXTIME_8822B \ + (BIT_MASK_P2PON_DIS_TXTIME_8822B << BIT_SHIFT_P2PON_DIS_TXTIME_8822B) +#define BIT_CLEAR_P2PON_DIS_TXTIME_8822B(x) \ + ((x) & (~BITS_P2PON_DIS_TXTIME_8822B)) +#define BIT_GET_P2PON_DIS_TXTIME_8822B(x) \ + (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8822B) & \ + BIT_MASK_P2PON_DIS_TXTIME_8822B) +#define BIT_SET_P2PON_DIS_TXTIME_8822B(x, v) \ + (BIT_CLEAR_P2PON_DIS_TXTIME_8822B(x) | BIT_P2PON_DIS_TXTIME_8822B(v)) + +/* 2 REG_QUEUE_INCOL_THR_8822B */ + +#define BIT_SHIFT_BK_QUEUE_THR_8822B 24 +#define BIT_MASK_BK_QUEUE_THR_8822B 0xff +#define BIT_BK_QUEUE_THR_8822B(x) \ + (((x) & BIT_MASK_BK_QUEUE_THR_8822B) << BIT_SHIFT_BK_QUEUE_THR_8822B) +#define BITS_BK_QUEUE_THR_8822B \ + (BIT_MASK_BK_QUEUE_THR_8822B << BIT_SHIFT_BK_QUEUE_THR_8822B) +#define BIT_CLEAR_BK_QUEUE_THR_8822B(x) ((x) & (~BITS_BK_QUEUE_THR_8822B)) +#define BIT_GET_BK_QUEUE_THR_8822B(x) \ + (((x) >> BIT_SHIFT_BK_QUEUE_THR_8822B) & BIT_MASK_BK_QUEUE_THR_8822B) +#define BIT_SET_BK_QUEUE_THR_8822B(x, v) \ + (BIT_CLEAR_BK_QUEUE_THR_8822B(x) | BIT_BK_QUEUE_THR_8822B(v)) + +#define BIT_SHIFT_BE_QUEUE_THR_8822B 16 +#define BIT_MASK_BE_QUEUE_THR_8822B 0xff +#define BIT_BE_QUEUE_THR_8822B(x) \ + (((x) & BIT_MASK_BE_QUEUE_THR_8822B) << BIT_SHIFT_BE_QUEUE_THR_8822B) +#define BITS_BE_QUEUE_THR_8822B \ + (BIT_MASK_BE_QUEUE_THR_8822B << BIT_SHIFT_BE_QUEUE_THR_8822B) +#define BIT_CLEAR_BE_QUEUE_THR_8822B(x) ((x) & (~BITS_BE_QUEUE_THR_8822B)) +#define BIT_GET_BE_QUEUE_THR_8822B(x) \ + (((x) >> BIT_SHIFT_BE_QUEUE_THR_8822B) & BIT_MASK_BE_QUEUE_THR_8822B) +#define BIT_SET_BE_QUEUE_THR_8822B(x, v) \ + (BIT_CLEAR_BE_QUEUE_THR_8822B(x) | BIT_BE_QUEUE_THR_8822B(v)) + +#define BIT_SHIFT_VI_QUEUE_THR_8822B 8 +#define BIT_MASK_VI_QUEUE_THR_8822B 0xff +#define BIT_VI_QUEUE_THR_8822B(x) \ + (((x) & BIT_MASK_VI_QUEUE_THR_8822B) << BIT_SHIFT_VI_QUEUE_THR_8822B) +#define BITS_VI_QUEUE_THR_8822B \ + (BIT_MASK_VI_QUEUE_THR_8822B << BIT_SHIFT_VI_QUEUE_THR_8822B) +#define BIT_CLEAR_VI_QUEUE_THR_8822B(x) ((x) & (~BITS_VI_QUEUE_THR_8822B)) +#define BIT_GET_VI_QUEUE_THR_8822B(x) \ + (((x) >> BIT_SHIFT_VI_QUEUE_THR_8822B) & BIT_MASK_VI_QUEUE_THR_8822B) +#define BIT_SET_VI_QUEUE_THR_8822B(x, v) \ + (BIT_CLEAR_VI_QUEUE_THR_8822B(x) | BIT_VI_QUEUE_THR_8822B(v)) + +#define BIT_SHIFT_VO_QUEUE_THR_8822B 0 +#define BIT_MASK_VO_QUEUE_THR_8822B 0xff +#define BIT_VO_QUEUE_THR_8822B(x) \ + (((x) & BIT_MASK_VO_QUEUE_THR_8822B) << BIT_SHIFT_VO_QUEUE_THR_8822B) +#define BITS_VO_QUEUE_THR_8822B \ + (BIT_MASK_VO_QUEUE_THR_8822B << BIT_SHIFT_VO_QUEUE_THR_8822B) +#define BIT_CLEAR_VO_QUEUE_THR_8822B(x) ((x) & (~BITS_VO_QUEUE_THR_8822B)) +#define BIT_GET_VO_QUEUE_THR_8822B(x) \ + (((x) >> BIT_SHIFT_VO_QUEUE_THR_8822B) & BIT_MASK_VO_QUEUE_THR_8822B) +#define BIT_SET_VO_QUEUE_THR_8822B(x, v) \ + (BIT_CLEAR_VO_QUEUE_THR_8822B(x) | BIT_VO_QUEUE_THR_8822B(v)) + +/* 2 REG_QUEUE_INCOL_EN_8822B */ +#define BIT_QUEUE_INCOL_EN_8822B BIT(16) + +#define BIT_SHIFT_BE_TRIGGER_NUM_8822B 12 +#define BIT_MASK_BE_TRIGGER_NUM_8822B 0xf +#define BIT_BE_TRIGGER_NUM_8822B(x) \ + (((x) & BIT_MASK_BE_TRIGGER_NUM_8822B) \ + << BIT_SHIFT_BE_TRIGGER_NUM_8822B) +#define BITS_BE_TRIGGER_NUM_8822B \ + (BIT_MASK_BE_TRIGGER_NUM_8822B << BIT_SHIFT_BE_TRIGGER_NUM_8822B) +#define BIT_CLEAR_BE_TRIGGER_NUM_8822B(x) ((x) & (~BITS_BE_TRIGGER_NUM_8822B)) +#define BIT_GET_BE_TRIGGER_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_BE_TRIGGER_NUM_8822B) & \ + BIT_MASK_BE_TRIGGER_NUM_8822B) +#define BIT_SET_BE_TRIGGER_NUM_8822B(x, v) \ + (BIT_CLEAR_BE_TRIGGER_NUM_8822B(x) | BIT_BE_TRIGGER_NUM_8822B(v)) + +#define BIT_SHIFT_BK_TRIGGER_NUM_8822B 8 +#define BIT_MASK_BK_TRIGGER_NUM_8822B 0xf +#define BIT_BK_TRIGGER_NUM_8822B(x) \ + (((x) & BIT_MASK_BK_TRIGGER_NUM_8822B) \ + << BIT_SHIFT_BK_TRIGGER_NUM_8822B) +#define BITS_BK_TRIGGER_NUM_8822B \ + (BIT_MASK_BK_TRIGGER_NUM_8822B << BIT_SHIFT_BK_TRIGGER_NUM_8822B) +#define BIT_CLEAR_BK_TRIGGER_NUM_8822B(x) ((x) & (~BITS_BK_TRIGGER_NUM_8822B)) +#define BIT_GET_BK_TRIGGER_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_BK_TRIGGER_NUM_8822B) & \ + BIT_MASK_BK_TRIGGER_NUM_8822B) +#define BIT_SET_BK_TRIGGER_NUM_8822B(x, v) \ + (BIT_CLEAR_BK_TRIGGER_NUM_8822B(x) | BIT_BK_TRIGGER_NUM_8822B(v)) + +#define BIT_SHIFT_VI_TRIGGER_NUM_8822B 4 +#define BIT_MASK_VI_TRIGGER_NUM_8822B 0xf +#define BIT_VI_TRIGGER_NUM_8822B(x) \ + (((x) & BIT_MASK_VI_TRIGGER_NUM_8822B) \ + << BIT_SHIFT_VI_TRIGGER_NUM_8822B) +#define BITS_VI_TRIGGER_NUM_8822B \ + (BIT_MASK_VI_TRIGGER_NUM_8822B << BIT_SHIFT_VI_TRIGGER_NUM_8822B) +#define BIT_CLEAR_VI_TRIGGER_NUM_8822B(x) ((x) & (~BITS_VI_TRIGGER_NUM_8822B)) +#define BIT_GET_VI_TRIGGER_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_VI_TRIGGER_NUM_8822B) & \ + BIT_MASK_VI_TRIGGER_NUM_8822B) +#define BIT_SET_VI_TRIGGER_NUM_8822B(x, v) \ + (BIT_CLEAR_VI_TRIGGER_NUM_8822B(x) | BIT_VI_TRIGGER_NUM_8822B(v)) + +#define BIT_SHIFT_VO_TRIGGER_NUM_8822B 0 +#define BIT_MASK_VO_TRIGGER_NUM_8822B 0xf +#define BIT_VO_TRIGGER_NUM_8822B(x) \ + (((x) & BIT_MASK_VO_TRIGGER_NUM_8822B) \ + << BIT_SHIFT_VO_TRIGGER_NUM_8822B) +#define BITS_VO_TRIGGER_NUM_8822B \ + (BIT_MASK_VO_TRIGGER_NUM_8822B << BIT_SHIFT_VO_TRIGGER_NUM_8822B) +#define BIT_CLEAR_VO_TRIGGER_NUM_8822B(x) ((x) & (~BITS_VO_TRIGGER_NUM_8822B)) +#define BIT_GET_VO_TRIGGER_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_VO_TRIGGER_NUM_8822B) & \ + BIT_MASK_VO_TRIGGER_NUM_8822B) +#define BIT_SET_VO_TRIGGER_NUM_8822B(x, v) \ + (BIT_CLEAR_VO_TRIGGER_NUM_8822B(x) | BIT_VO_TRIGGER_NUM_8822B(v)) + +/* 2 REG_TBTT_PROHIBIT_8822B */ + +#define BIT_SHIFT_TBTT_HOLD_TIME_AP_8822B 8 +#define BIT_MASK_TBTT_HOLD_TIME_AP_8822B 0xfff +#define BIT_TBTT_HOLD_TIME_AP_8822B(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME_AP_8822B) \ + << BIT_SHIFT_TBTT_HOLD_TIME_AP_8822B) +#define BITS_TBTT_HOLD_TIME_AP_8822B \ + (BIT_MASK_TBTT_HOLD_TIME_AP_8822B << BIT_SHIFT_TBTT_HOLD_TIME_AP_8822B) +#define BIT_CLEAR_TBTT_HOLD_TIME_AP_8822B(x) \ + ((x) & (~BITS_TBTT_HOLD_TIME_AP_8822B)) +#define BIT_GET_TBTT_HOLD_TIME_AP_8822B(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP_8822B) & \ + BIT_MASK_TBTT_HOLD_TIME_AP_8822B) +#define BIT_SET_TBTT_HOLD_TIME_AP_8822B(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME_AP_8822B(x) | BIT_TBTT_HOLD_TIME_AP_8822B(v)) + +#define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822B 0 +#define BIT_MASK_TBTT_PROHIBIT_SETUP_8822B 0xf +#define BIT_TBTT_PROHIBIT_SETUP_8822B(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8822B) \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822B) +#define BITS_TBTT_PROHIBIT_SETUP_8822B \ + (BIT_MASK_TBTT_PROHIBIT_SETUP_8822B \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822B) +#define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8822B(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8822B)) +#define BIT_GET_TBTT_PROHIBIT_SETUP_8822B(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822B) & \ + BIT_MASK_TBTT_PROHIBIT_SETUP_8822B) +#define BIT_SET_TBTT_PROHIBIT_SETUP_8822B(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8822B(x) | \ + BIT_TBTT_PROHIBIT_SETUP_8822B(v)) + +/* 2 REG_P2PPS_STATE_8822B */ +#define BIT_POWER_STATE_8822B BIT(7) +#define BIT_CTWINDOW_ON_8822B BIT(6) +#define BIT_BEACON_AREA_ON_8822B BIT(5) +#define BIT_CTWIN_EARLY_DISTX_8822B BIT(4) +#define BIT_NOA1_OFF_PERIOD_8822B BIT(3) +#define BIT_FORCE_DOZE1_8822B BIT(2) +#define BIT_NOA0_OFF_PERIOD_8822B BIT(1) +#define BIT_FORCE_DOZE0_8822B BIT(0) + +/* 2 REG_RD_NAV_NXT_8822B */ + +#define BIT_SHIFT_RD_NAV_PROT_NXT_8822B 0 +#define BIT_MASK_RD_NAV_PROT_NXT_8822B 0xffff +#define BIT_RD_NAV_PROT_NXT_8822B(x) \ + (((x) & BIT_MASK_RD_NAV_PROT_NXT_8822B) \ + << BIT_SHIFT_RD_NAV_PROT_NXT_8822B) +#define BITS_RD_NAV_PROT_NXT_8822B \ + (BIT_MASK_RD_NAV_PROT_NXT_8822B << BIT_SHIFT_RD_NAV_PROT_NXT_8822B) +#define BIT_CLEAR_RD_NAV_PROT_NXT_8822B(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8822B)) +#define BIT_GET_RD_NAV_PROT_NXT_8822B(x) \ + (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8822B) & \ + BIT_MASK_RD_NAV_PROT_NXT_8822B) +#define BIT_SET_RD_NAV_PROT_NXT_8822B(x, v) \ + (BIT_CLEAR_RD_NAV_PROT_NXT_8822B(x) | BIT_RD_NAV_PROT_NXT_8822B(v)) + +/* 2 REG_NAV_PROT_LEN_8822B */ + +#define BIT_SHIFT_NAV_PROT_LEN_8822B 0 +#define BIT_MASK_NAV_PROT_LEN_8822B 0xffff +#define BIT_NAV_PROT_LEN_8822B(x) \ + (((x) & BIT_MASK_NAV_PROT_LEN_8822B) << BIT_SHIFT_NAV_PROT_LEN_8822B) +#define BITS_NAV_PROT_LEN_8822B \ + (BIT_MASK_NAV_PROT_LEN_8822B << BIT_SHIFT_NAV_PROT_LEN_8822B) +#define BIT_CLEAR_NAV_PROT_LEN_8822B(x) ((x) & (~BITS_NAV_PROT_LEN_8822B)) +#define BIT_GET_NAV_PROT_LEN_8822B(x) \ + (((x) >> BIT_SHIFT_NAV_PROT_LEN_8822B) & BIT_MASK_NAV_PROT_LEN_8822B) +#define BIT_SET_NAV_PROT_LEN_8822B(x, v) \ + (BIT_CLEAR_NAV_PROT_LEN_8822B(x) | BIT_NAV_PROT_LEN_8822B(v)) + +/* 2 REG_BCN_CTRL_8822B */ +#define BIT_DIS_RX_BSSID_FIT_8822B BIT(6) +#define BIT_P0_EN_TXBCN_RPT_8822B BIT(5) +#define BIT_DIS_TSF_UDT_8822B BIT(4) +#define BIT_EN_BCN_FUNCTION_8822B BIT(3) +#define BIT_P0_EN_RXBCN_RPT_8822B BIT(2) +#define BIT_EN_P2P_CTWINDOW_8822B BIT(1) +#define BIT_EN_P2P_BCNQ_AREA_8822B BIT(0) + +/* 2 REG_BCN_CTRL_CLINT0_8822B */ +#define BIT_CLI0_DIS_RX_BSSID_FIT_8822B BIT(6) +#define BIT_CLI0_DIS_TSF_UDT_8822B BIT(4) +#define BIT_CLI0_EN_BCN_FUNCTION_8822B BIT(3) +#define BIT_CLI0_EN_RXBCN_RPT_8822B BIT(2) +#define BIT_CLI0_ENP2P_CTWINDOW_8822B BIT(1) +#define BIT_CLI0_ENP2P_BCNQ_AREA_8822B BIT(0) + +/* 2 REG_MBID_NUM_8822B */ +#define BIT_EN_PRE_DL_BEACON_8822B BIT(3) + +#define BIT_SHIFT_MBID_BCN_NUM_8822B 0 +#define BIT_MASK_MBID_BCN_NUM_8822B 0x7 +#define BIT_MBID_BCN_NUM_8822B(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM_8822B) << BIT_SHIFT_MBID_BCN_NUM_8822B) +#define BITS_MBID_BCN_NUM_8822B \ + (BIT_MASK_MBID_BCN_NUM_8822B << BIT_SHIFT_MBID_BCN_NUM_8822B) +#define BIT_CLEAR_MBID_BCN_NUM_8822B(x) ((x) & (~BITS_MBID_BCN_NUM_8822B)) +#define BIT_GET_MBID_BCN_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM_8822B) & BIT_MASK_MBID_BCN_NUM_8822B) +#define BIT_SET_MBID_BCN_NUM_8822B(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM_8822B(x) | BIT_MBID_BCN_NUM_8822B(v)) + +/* 2 REG_DUAL_TSF_RST_8822B */ +#define BIT_FREECNT_RST_8822B BIT(5) +#define BIT_TSFTR_CLI3_RST_8822B BIT(4) +#define BIT_TSFTR_CLI2_RST_8822B BIT(3) +#define BIT_TSFTR_CLI1_RST_8822B BIT(2) +#define BIT_TSFTR_CLI0_RST_8822B BIT(1) +#define BIT_TSFTR_RST_8822B BIT(0) + +/* 2 REG_MBSSID_BCN_SPACE_8822B */ + +#define BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822B 28 +#define BIT_MASK_BCN_TIMER_SEL_FWRD_8822B 0x7 +#define BIT_BCN_TIMER_SEL_FWRD_8822B(x) \ + (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_8822B) \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822B) +#define BITS_BCN_TIMER_SEL_FWRD_8822B \ + (BIT_MASK_BCN_TIMER_SEL_FWRD_8822B \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822B) +#define BIT_CLEAR_BCN_TIMER_SEL_FWRD_8822B(x) \ + ((x) & (~BITS_BCN_TIMER_SEL_FWRD_8822B)) +#define BIT_GET_BCN_TIMER_SEL_FWRD_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822B) & \ + BIT_MASK_BCN_TIMER_SEL_FWRD_8822B) +#define BIT_SET_BCN_TIMER_SEL_FWRD_8822B(x, v) \ + (BIT_CLEAR_BCN_TIMER_SEL_FWRD_8822B(x) | \ + BIT_BCN_TIMER_SEL_FWRD_8822B(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT0_8822B 16 +#define BIT_MASK_BCN_SPACE_CLINT0_8822B 0xfff +#define BIT_BCN_SPACE_CLINT0_8822B(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT0_8822B) \ + << BIT_SHIFT_BCN_SPACE_CLINT0_8822B) +#define BITS_BCN_SPACE_CLINT0_8822B \ + (BIT_MASK_BCN_SPACE_CLINT0_8822B << BIT_SHIFT_BCN_SPACE_CLINT0_8822B) +#define BIT_CLEAR_BCN_SPACE_CLINT0_8822B(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT0_8822B)) +#define BIT_GET_BCN_SPACE_CLINT0_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0_8822B) & \ + BIT_MASK_BCN_SPACE_CLINT0_8822B) +#define BIT_SET_BCN_SPACE_CLINT0_8822B(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT0_8822B(x) | BIT_BCN_SPACE_CLINT0_8822B(v)) + +#define BIT_SHIFT_BCN_SPACE0_8822B 0 +#define BIT_MASK_BCN_SPACE0_8822B 0xffff +#define BIT_BCN_SPACE0_8822B(x) \ + (((x) & BIT_MASK_BCN_SPACE0_8822B) << BIT_SHIFT_BCN_SPACE0_8822B) +#define BITS_BCN_SPACE0_8822B \ + (BIT_MASK_BCN_SPACE0_8822B << BIT_SHIFT_BCN_SPACE0_8822B) +#define BIT_CLEAR_BCN_SPACE0_8822B(x) ((x) & (~BITS_BCN_SPACE0_8822B)) +#define BIT_GET_BCN_SPACE0_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE0_8822B) & BIT_MASK_BCN_SPACE0_8822B) +#define BIT_SET_BCN_SPACE0_8822B(x, v) \ + (BIT_CLEAR_BCN_SPACE0_8822B(x) | BIT_BCN_SPACE0_8822B(v)) + +/* 2 REG_DRVERLYINT_8822B */ + +#define BIT_SHIFT_DRVERLYITV_8822B 0 +#define BIT_MASK_DRVERLYITV_8822B 0xff +#define BIT_DRVERLYITV_8822B(x) \ + (((x) & BIT_MASK_DRVERLYITV_8822B) << BIT_SHIFT_DRVERLYITV_8822B) +#define BITS_DRVERLYITV_8822B \ + (BIT_MASK_DRVERLYITV_8822B << BIT_SHIFT_DRVERLYITV_8822B) +#define BIT_CLEAR_DRVERLYITV_8822B(x) ((x) & (~BITS_DRVERLYITV_8822B)) +#define BIT_GET_DRVERLYITV_8822B(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV_8822B) & BIT_MASK_DRVERLYITV_8822B) +#define BIT_SET_DRVERLYITV_8822B(x, v) \ + (BIT_CLEAR_DRVERLYITV_8822B(x) | BIT_DRVERLYITV_8822B(v)) + +/* 2 REG_BCNDMATIM_8822B */ + +#define BIT_SHIFT_BCNDMATIM_8822B 0 +#define BIT_MASK_BCNDMATIM_8822B 0xff +#define BIT_BCNDMATIM_8822B(x) \ + (((x) & BIT_MASK_BCNDMATIM_8822B) << BIT_SHIFT_BCNDMATIM_8822B) +#define BITS_BCNDMATIM_8822B \ + (BIT_MASK_BCNDMATIM_8822B << BIT_SHIFT_BCNDMATIM_8822B) +#define BIT_CLEAR_BCNDMATIM_8822B(x) ((x) & (~BITS_BCNDMATIM_8822B)) +#define BIT_GET_BCNDMATIM_8822B(x) \ + (((x) >> BIT_SHIFT_BCNDMATIM_8822B) & BIT_MASK_BCNDMATIM_8822B) +#define BIT_SET_BCNDMATIM_8822B(x, v) \ + (BIT_CLEAR_BCNDMATIM_8822B(x) | BIT_BCNDMATIM_8822B(v)) + +/* 2 REG_ATIMWND_8822B */ + +#define BIT_SHIFT_ATIMWND0_8822B 0 +#define BIT_MASK_ATIMWND0_8822B 0xffff +#define BIT_ATIMWND0_8822B(x) \ + (((x) & BIT_MASK_ATIMWND0_8822B) << BIT_SHIFT_ATIMWND0_8822B) +#define BITS_ATIMWND0_8822B \ + (BIT_MASK_ATIMWND0_8822B << BIT_SHIFT_ATIMWND0_8822B) +#define BIT_CLEAR_ATIMWND0_8822B(x) ((x) & (~BITS_ATIMWND0_8822B)) +#define BIT_GET_ATIMWND0_8822B(x) \ + (((x) >> BIT_SHIFT_ATIMWND0_8822B) & BIT_MASK_ATIMWND0_8822B) +#define BIT_SET_ATIMWND0_8822B(x, v) \ + (BIT_CLEAR_ATIMWND0_8822B(x) | BIT_ATIMWND0_8822B(v)) + +/* 2 REG_USTIME_TSF_8822B */ + +#define BIT_SHIFT_USTIME_TSF_V1_8822B 0 +#define BIT_MASK_USTIME_TSF_V1_8822B 0xff +#define BIT_USTIME_TSF_V1_8822B(x) \ + (((x) & BIT_MASK_USTIME_TSF_V1_8822B) << BIT_SHIFT_USTIME_TSF_V1_8822B) +#define BITS_USTIME_TSF_V1_8822B \ + (BIT_MASK_USTIME_TSF_V1_8822B << BIT_SHIFT_USTIME_TSF_V1_8822B) +#define BIT_CLEAR_USTIME_TSF_V1_8822B(x) ((x) & (~BITS_USTIME_TSF_V1_8822B)) +#define BIT_GET_USTIME_TSF_V1_8822B(x) \ + (((x) >> BIT_SHIFT_USTIME_TSF_V1_8822B) & BIT_MASK_USTIME_TSF_V1_8822B) +#define BIT_SET_USTIME_TSF_V1_8822B(x, v) \ + (BIT_CLEAR_USTIME_TSF_V1_8822B(x) | BIT_USTIME_TSF_V1_8822B(v)) + +/* 2 REG_BCN_MAX_ERR_8822B */ + +#define BIT_SHIFT_BCN_MAX_ERR_8822B 0 +#define BIT_MASK_BCN_MAX_ERR_8822B 0xff +#define BIT_BCN_MAX_ERR_8822B(x) \ + (((x) & BIT_MASK_BCN_MAX_ERR_8822B) << BIT_SHIFT_BCN_MAX_ERR_8822B) +#define BITS_BCN_MAX_ERR_8822B \ + (BIT_MASK_BCN_MAX_ERR_8822B << BIT_SHIFT_BCN_MAX_ERR_8822B) +#define BIT_CLEAR_BCN_MAX_ERR_8822B(x) ((x) & (~BITS_BCN_MAX_ERR_8822B)) +#define BIT_GET_BCN_MAX_ERR_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_MAX_ERR_8822B) & BIT_MASK_BCN_MAX_ERR_8822B) +#define BIT_SET_BCN_MAX_ERR_8822B(x, v) \ + (BIT_CLEAR_BCN_MAX_ERR_8822B(x) | BIT_BCN_MAX_ERR_8822B(v)) + +/* 2 REG_RXTSF_OFFSET_CCK_8822B */ + +#define BIT_SHIFT_CCK_RXTSF_OFFSET_8822B 0 +#define BIT_MASK_CCK_RXTSF_OFFSET_8822B 0xff +#define BIT_CCK_RXTSF_OFFSET_8822B(x) \ + (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8822B) \ + << BIT_SHIFT_CCK_RXTSF_OFFSET_8822B) +#define BITS_CCK_RXTSF_OFFSET_8822B \ + (BIT_MASK_CCK_RXTSF_OFFSET_8822B << BIT_SHIFT_CCK_RXTSF_OFFSET_8822B) +#define BIT_CLEAR_CCK_RXTSF_OFFSET_8822B(x) \ + ((x) & (~BITS_CCK_RXTSF_OFFSET_8822B)) +#define BIT_GET_CCK_RXTSF_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8822B) & \ + BIT_MASK_CCK_RXTSF_OFFSET_8822B) +#define BIT_SET_CCK_RXTSF_OFFSET_8822B(x, v) \ + (BIT_CLEAR_CCK_RXTSF_OFFSET_8822B(x) | BIT_CCK_RXTSF_OFFSET_8822B(v)) + +/* 2 REG_RXTSF_OFFSET_OFDM_8822B */ + +#define BIT_SHIFT_OFDM_RXTSF_OFFSET_8822B 0 +#define BIT_MASK_OFDM_RXTSF_OFFSET_8822B 0xff +#define BIT_OFDM_RXTSF_OFFSET_8822B(x) \ + (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8822B) \ + << BIT_SHIFT_OFDM_RXTSF_OFFSET_8822B) +#define BITS_OFDM_RXTSF_OFFSET_8822B \ + (BIT_MASK_OFDM_RXTSF_OFFSET_8822B << BIT_SHIFT_OFDM_RXTSF_OFFSET_8822B) +#define BIT_CLEAR_OFDM_RXTSF_OFFSET_8822B(x) \ + ((x) & (~BITS_OFDM_RXTSF_OFFSET_8822B)) +#define BIT_GET_OFDM_RXTSF_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8822B) & \ + BIT_MASK_OFDM_RXTSF_OFFSET_8822B) +#define BIT_SET_OFDM_RXTSF_OFFSET_8822B(x, v) \ + (BIT_CLEAR_OFDM_RXTSF_OFFSET_8822B(x) | BIT_OFDM_RXTSF_OFFSET_8822B(v)) + +/* 2 REG_TSFTR_8822B */ + +#define BIT_SHIFT_TSF_TIMER_8822B 0 +#define BIT_MASK_TSF_TIMER_8822B 0xffffffffffffffffL +#define BIT_TSF_TIMER_8822B(x) \ + (((x) & BIT_MASK_TSF_TIMER_8822B) << BIT_SHIFT_TSF_TIMER_8822B) +#define BITS_TSF_TIMER_8822B \ + (BIT_MASK_TSF_TIMER_8822B << BIT_SHIFT_TSF_TIMER_8822B) +#define BIT_CLEAR_TSF_TIMER_8822B(x) ((x) & (~BITS_TSF_TIMER_8822B)) +#define BIT_GET_TSF_TIMER_8822B(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_8822B) & BIT_MASK_TSF_TIMER_8822B) +#define BIT_SET_TSF_TIMER_8822B(x, v) \ + (BIT_CLEAR_TSF_TIMER_8822B(x) | BIT_TSF_TIMER_8822B(v)) + +/* 2 REG_FREERUN_CNT_8822B */ + +#define BIT_SHIFT_FREERUN_CNT_8822B 0 +#define BIT_MASK_FREERUN_CNT_8822B 0xffffffffffffffffL +#define BIT_FREERUN_CNT_8822B(x) \ + (((x) & BIT_MASK_FREERUN_CNT_8822B) << BIT_SHIFT_FREERUN_CNT_8822B) +#define BITS_FREERUN_CNT_8822B \ + (BIT_MASK_FREERUN_CNT_8822B << BIT_SHIFT_FREERUN_CNT_8822B) +#define BIT_CLEAR_FREERUN_CNT_8822B(x) ((x) & (~BITS_FREERUN_CNT_8822B)) +#define BIT_GET_FREERUN_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_8822B) & BIT_MASK_FREERUN_CNT_8822B) +#define BIT_SET_FREERUN_CNT_8822B(x, v) \ + (BIT_CLEAR_FREERUN_CNT_8822B(x) | BIT_FREERUN_CNT_8822B(v)) + +/* 2 REG_ATIMWND1_V1_8822B */ + +#define BIT_SHIFT_ATIMWND1_V1_8822B 0 +#define BIT_MASK_ATIMWND1_V1_8822B 0xff +#define BIT_ATIMWND1_V1_8822B(x) \ + (((x) & BIT_MASK_ATIMWND1_V1_8822B) << BIT_SHIFT_ATIMWND1_V1_8822B) +#define BITS_ATIMWND1_V1_8822B \ + (BIT_MASK_ATIMWND1_V1_8822B << BIT_SHIFT_ATIMWND1_V1_8822B) +#define BIT_CLEAR_ATIMWND1_V1_8822B(x) ((x) & (~BITS_ATIMWND1_V1_8822B)) +#define BIT_GET_ATIMWND1_V1_8822B(x) \ + (((x) >> BIT_SHIFT_ATIMWND1_V1_8822B) & BIT_MASK_ATIMWND1_V1_8822B) +#define BIT_SET_ATIMWND1_V1_8822B(x, v) \ + (BIT_CLEAR_ATIMWND1_V1_8822B(x) | BIT_ATIMWND1_V1_8822B(v)) + +/* 2 REG_TBTT_PROHIBIT_INFRA_8822B */ + +#define BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822B 0 +#define BIT_MASK_TBTT_PROHIBIT_INFRA_8822B 0xff +#define BIT_TBTT_PROHIBIT_INFRA_8822B(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA_8822B) \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822B) +#define BITS_TBTT_PROHIBIT_INFRA_8822B \ + (BIT_MASK_TBTT_PROHIBIT_INFRA_8822B \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822B) +#define BIT_CLEAR_TBTT_PROHIBIT_INFRA_8822B(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_INFRA_8822B)) +#define BIT_GET_TBTT_PROHIBIT_INFRA_8822B(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822B) & \ + BIT_MASK_TBTT_PROHIBIT_INFRA_8822B) +#define BIT_SET_TBTT_PROHIBIT_INFRA_8822B(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_INFRA_8822B(x) | \ + BIT_TBTT_PROHIBIT_INFRA_8822B(v)) + +/* 2 REG_CTWND_8822B */ + +#define BIT_SHIFT_CTWND_8822B 0 +#define BIT_MASK_CTWND_8822B 0xff +#define BIT_CTWND_8822B(x) \ + (((x) & BIT_MASK_CTWND_8822B) << BIT_SHIFT_CTWND_8822B) +#define BITS_CTWND_8822B (BIT_MASK_CTWND_8822B << BIT_SHIFT_CTWND_8822B) +#define BIT_CLEAR_CTWND_8822B(x) ((x) & (~BITS_CTWND_8822B)) +#define BIT_GET_CTWND_8822B(x) \ + (((x) >> BIT_SHIFT_CTWND_8822B) & BIT_MASK_CTWND_8822B) +#define BIT_SET_CTWND_8822B(x, v) \ + (BIT_CLEAR_CTWND_8822B(x) | BIT_CTWND_8822B(v)) + +/* 2 REG_BCNIVLCUNT_8822B */ + +#define BIT_SHIFT_BCNIVLCUNT_8822B 0 +#define BIT_MASK_BCNIVLCUNT_8822B 0x7f +#define BIT_BCNIVLCUNT_8822B(x) \ + (((x) & BIT_MASK_BCNIVLCUNT_8822B) << BIT_SHIFT_BCNIVLCUNT_8822B) +#define BITS_BCNIVLCUNT_8822B \ + (BIT_MASK_BCNIVLCUNT_8822B << BIT_SHIFT_BCNIVLCUNT_8822B) +#define BIT_CLEAR_BCNIVLCUNT_8822B(x) ((x) & (~BITS_BCNIVLCUNT_8822B)) +#define BIT_GET_BCNIVLCUNT_8822B(x) \ + (((x) >> BIT_SHIFT_BCNIVLCUNT_8822B) & BIT_MASK_BCNIVLCUNT_8822B) +#define BIT_SET_BCNIVLCUNT_8822B(x, v) \ + (BIT_CLEAR_BCNIVLCUNT_8822B(x) | BIT_BCNIVLCUNT_8822B(v)) + +/* 2 REG_BCNDROPCTRL_8822B */ +#define BIT_BEACON_DROP_EN_8822B BIT(7) + +#define BIT_SHIFT_BEACON_DROP_IVL_8822B 0 +#define BIT_MASK_BEACON_DROP_IVL_8822B 0x7f +#define BIT_BEACON_DROP_IVL_8822B(x) \ + (((x) & BIT_MASK_BEACON_DROP_IVL_8822B) \ + << BIT_SHIFT_BEACON_DROP_IVL_8822B) +#define BITS_BEACON_DROP_IVL_8822B \ + (BIT_MASK_BEACON_DROP_IVL_8822B << BIT_SHIFT_BEACON_DROP_IVL_8822B) +#define BIT_CLEAR_BEACON_DROP_IVL_8822B(x) ((x) & (~BITS_BEACON_DROP_IVL_8822B)) +#define BIT_GET_BEACON_DROP_IVL_8822B(x) \ + (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8822B) & \ + BIT_MASK_BEACON_DROP_IVL_8822B) +#define BIT_SET_BEACON_DROP_IVL_8822B(x, v) \ + (BIT_CLEAR_BEACON_DROP_IVL_8822B(x) | BIT_BEACON_DROP_IVL_8822B(v)) + +/* 2 REG_HGQ_TIMEOUT_PERIOD_8822B */ + +#define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822B 0 +#define BIT_MASK_HGQ_TIMEOUT_PERIOD_8822B 0xff +#define BIT_HGQ_TIMEOUT_PERIOD_8822B(x) \ + (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8822B) \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822B) +#define BITS_HGQ_TIMEOUT_PERIOD_8822B \ + (BIT_MASK_HGQ_TIMEOUT_PERIOD_8822B \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822B) +#define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8822B(x) \ + ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8822B)) +#define BIT_GET_HGQ_TIMEOUT_PERIOD_8822B(x) \ + (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822B) & \ + BIT_MASK_HGQ_TIMEOUT_PERIOD_8822B) +#define BIT_SET_HGQ_TIMEOUT_PERIOD_8822B(x, v) \ + (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8822B(x) | \ + BIT_HGQ_TIMEOUT_PERIOD_8822B(v)) + +/* 2 REG_TXCMD_TIMEOUT_PERIOD_8822B */ + +#define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822B 0 +#define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822B 0xff +#define BIT_TXCMD_TIMEOUT_PERIOD_8822B(x) \ + (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822B) \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822B) +#define BITS_TXCMD_TIMEOUT_PERIOD_8822B \ + (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822B \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822B) +#define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8822B(x) \ + ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8822B)) +#define BIT_GET_TXCMD_TIMEOUT_PERIOD_8822B(x) \ + (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822B) & \ + BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822B) +#define BIT_SET_TXCMD_TIMEOUT_PERIOD_8822B(x, v) \ + (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8822B(x) | \ + BIT_TXCMD_TIMEOUT_PERIOD_8822B(v)) + +/* 2 REG_MISC_CTRL_8822B */ +#define BIT_AUTO_SYNC_BY_TBTT_8822B BIT(6) +#define BIT_DIS_TRX_CAL_BCN_8822B BIT(5) +#define BIT_DIS_TX_CAL_TBTT_8822B BIT(4) +#define BIT_EN_FREECNT_8822B BIT(3) +#define BIT_BCN_AGGRESSION_8822B BIT(2) + +#define BIT_SHIFT_DIS_SECONDARY_CCA_8822B 0 +#define BIT_MASK_DIS_SECONDARY_CCA_8822B 0x3 +#define BIT_DIS_SECONDARY_CCA_8822B(x) \ + (((x) & BIT_MASK_DIS_SECONDARY_CCA_8822B) \ + << BIT_SHIFT_DIS_SECONDARY_CCA_8822B) +#define BITS_DIS_SECONDARY_CCA_8822B \ + (BIT_MASK_DIS_SECONDARY_CCA_8822B << BIT_SHIFT_DIS_SECONDARY_CCA_8822B) +#define BIT_CLEAR_DIS_SECONDARY_CCA_8822B(x) \ + ((x) & (~BITS_DIS_SECONDARY_CCA_8822B)) +#define BIT_GET_DIS_SECONDARY_CCA_8822B(x) \ + (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA_8822B) & \ + BIT_MASK_DIS_SECONDARY_CCA_8822B) +#define BIT_SET_DIS_SECONDARY_CCA_8822B(x, v) \ + (BIT_CLEAR_DIS_SECONDARY_CCA_8822B(x) | BIT_DIS_SECONDARY_CCA_8822B(v)) + +/* 2 REG_BCN_CTRL_CLINT1_8822B */ +#define BIT_CLI1_DIS_RX_BSSID_FIT_8822B BIT(6) +#define BIT_CLI1_DIS_TSF_UDT_8822B BIT(4) +#define BIT_CLI1_EN_BCN_FUNCTION_8822B BIT(3) +#define BIT_CLI1_EN_RXBCN_RPT_8822B BIT(2) +#define BIT_CLI1_ENP2P_CTWINDOW_8822B BIT(1) +#define BIT_CLI1_ENP2P_BCNQ_AREA_8822B BIT(0) + +/* 2 REG_BCN_CTRL_CLINT2_8822B */ +#define BIT_CLI2_DIS_RX_BSSID_FIT_8822B BIT(6) +#define BIT_CLI2_DIS_TSF_UDT_8822B BIT(4) +#define BIT_CLI2_EN_BCN_FUNCTION_8822B BIT(3) +#define BIT_CLI2_EN_RXBCN_RPT_8822B BIT(2) +#define BIT_CLI2_ENP2P_CTWINDOW_8822B BIT(1) +#define BIT_CLI2_ENP2P_BCNQ_AREA_8822B BIT(0) + +/* 2 REG_BCN_CTRL_CLINT3_8822B */ +#define BIT_CLI3_DIS_RX_BSSID_FIT_8822B BIT(6) +#define BIT_CLI3_DIS_TSF_UDT_8822B BIT(4) +#define BIT_CLI3_EN_BCN_FUNCTION_8822B BIT(3) +#define BIT_CLI3_EN_RXBCN_RPT_8822B BIT(2) +#define BIT_CLI3_ENP2P_CTWINDOW_8822B BIT(1) +#define BIT_CLI3_ENP2P_BCNQ_AREA_8822B BIT(0) + +/* 2 REG_EXTEND_CTRL_8822B */ +#define BIT_EN_TSFBIT32_RST_P2P2_8822B BIT(5) +#define BIT_EN_TSFBIT32_RST_P2P1_8822B BIT(4) + +#define BIT_SHIFT_PORT_SEL_8822B 0 +#define BIT_MASK_PORT_SEL_8822B 0x7 +#define BIT_PORT_SEL_8822B(x) \ + (((x) & BIT_MASK_PORT_SEL_8822B) << BIT_SHIFT_PORT_SEL_8822B) +#define BITS_PORT_SEL_8822B \ + (BIT_MASK_PORT_SEL_8822B << BIT_SHIFT_PORT_SEL_8822B) +#define BIT_CLEAR_PORT_SEL_8822B(x) ((x) & (~BITS_PORT_SEL_8822B)) +#define BIT_GET_PORT_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_PORT_SEL_8822B) & BIT_MASK_PORT_SEL_8822B) +#define BIT_SET_PORT_SEL_8822B(x, v) \ + (BIT_CLEAR_PORT_SEL_8822B(x) | BIT_PORT_SEL_8822B(v)) + +/* 2 REG_P2PPS1_SPEC_STATE_8822B */ +#define BIT_P2P1_SPEC_POWER_STATE_8822B BIT(7) +#define BIT_P2P1_SPEC_CTWINDOW_ON_8822B BIT(6) +#define BIT_P2P1_SPEC_BCN_AREA_ON_8822B BIT(5) +#define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX_8822B BIT(4) +#define BIT_P2P1_SPEC_NOA1_OFF_PERIOD_8822B BIT(3) +#define BIT_P2P1_SPEC_FORCE_DOZE1_8822B BIT(2) +#define BIT_P2P1_SPEC_NOA0_OFF_PERIOD_8822B BIT(1) +#define BIT_P2P1_SPEC_FORCE_DOZE0_8822B BIT(0) + +/* 2 REG_P2PPS1_STATE_8822B */ +#define BIT_P2P1_POWER_STATE_8822B BIT(7) +#define BIT_P2P1_CTWINDOW_ON_8822B BIT(6) +#define BIT_P2P1_BEACON_AREA_ON_8822B BIT(5) +#define BIT_P2P1_CTWIN_EARLY_DISTX_8822B BIT(4) +#define BIT_P2P1_NOA1_OFF_PERIOD_8822B BIT(3) +#define BIT_P2P1_FORCE_DOZE1_8822B BIT(2) +#define BIT_P2P1_NOA0_OFF_PERIOD_8822B BIT(1) +#define BIT_P2P1_FORCE_DOZE0_8822B BIT(0) + +/* 2 REG_P2PPS2_SPEC_STATE_8822B */ +#define BIT_P2P2_SPEC_POWER_STATE_8822B BIT(7) +#define BIT_P2P2_SPEC_CTWINDOW_ON_8822B BIT(6) +#define BIT_P2P2_SPEC_BCN_AREA_ON_8822B BIT(5) +#define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX_8822B BIT(4) +#define BIT_P2P2_SPEC_NOA1_OFF_PERIOD_8822B BIT(3) +#define BIT_P2P2_SPEC_FORCE_DOZE1_8822B BIT(2) +#define BIT_P2P2_SPEC_NOA0_OFF_PERIOD_8822B BIT(1) +#define BIT_P2P2_SPEC_FORCE_DOZE0_8822B BIT(0) + +/* 2 REG_P2PPS2_STATE_8822B */ +#define BIT_P2P2_POWER_STATE_8822B BIT(7) +#define BIT_P2P2_CTWINDOW_ON_8822B BIT(6) +#define BIT_P2P2_BEACON_AREA_ON_8822B BIT(5) +#define BIT_P2P2_CTWIN_EARLY_DISTX_8822B BIT(4) +#define BIT_P2P2_NOA1_OFF_PERIOD_8822B BIT(3) +#define BIT_P2P2_FORCE_DOZE1_8822B BIT(2) +#define BIT_P2P2_NOA0_OFF_PERIOD_8822B BIT(1) +#define BIT_P2P2_FORCE_DOZE0_8822B BIT(0) + +/* 2 REG_PS_TIMER0_8822B */ + +#define BIT_SHIFT_PSTIMER0_INT_8822B 5 +#define BIT_MASK_PSTIMER0_INT_8822B 0x7ffffff +#define BIT_PSTIMER0_INT_8822B(x) \ + (((x) & BIT_MASK_PSTIMER0_INT_8822B) << BIT_SHIFT_PSTIMER0_INT_8822B) +#define BITS_PSTIMER0_INT_8822B \ + (BIT_MASK_PSTIMER0_INT_8822B << BIT_SHIFT_PSTIMER0_INT_8822B) +#define BIT_CLEAR_PSTIMER0_INT_8822B(x) ((x) & (~BITS_PSTIMER0_INT_8822B)) +#define BIT_GET_PSTIMER0_INT_8822B(x) \ + (((x) >> BIT_SHIFT_PSTIMER0_INT_8822B) & BIT_MASK_PSTIMER0_INT_8822B) +#define BIT_SET_PSTIMER0_INT_8822B(x, v) \ + (BIT_CLEAR_PSTIMER0_INT_8822B(x) | BIT_PSTIMER0_INT_8822B(v)) + +/* 2 REG_PS_TIMER1_8822B */ + +#define BIT_SHIFT_PSTIMER1_INT_8822B 5 +#define BIT_MASK_PSTIMER1_INT_8822B 0x7ffffff +#define BIT_PSTIMER1_INT_8822B(x) \ + (((x) & BIT_MASK_PSTIMER1_INT_8822B) << BIT_SHIFT_PSTIMER1_INT_8822B) +#define BITS_PSTIMER1_INT_8822B \ + (BIT_MASK_PSTIMER1_INT_8822B << BIT_SHIFT_PSTIMER1_INT_8822B) +#define BIT_CLEAR_PSTIMER1_INT_8822B(x) ((x) & (~BITS_PSTIMER1_INT_8822B)) +#define BIT_GET_PSTIMER1_INT_8822B(x) \ + (((x) >> BIT_SHIFT_PSTIMER1_INT_8822B) & BIT_MASK_PSTIMER1_INT_8822B) +#define BIT_SET_PSTIMER1_INT_8822B(x, v) \ + (BIT_CLEAR_PSTIMER1_INT_8822B(x) | BIT_PSTIMER1_INT_8822B(v)) + +/* 2 REG_PS_TIMER2_8822B */ + +#define BIT_SHIFT_PSTIMER2_INT_8822B 5 +#define BIT_MASK_PSTIMER2_INT_8822B 0x7ffffff +#define BIT_PSTIMER2_INT_8822B(x) \ + (((x) & BIT_MASK_PSTIMER2_INT_8822B) << BIT_SHIFT_PSTIMER2_INT_8822B) +#define BITS_PSTIMER2_INT_8822B \ + (BIT_MASK_PSTIMER2_INT_8822B << BIT_SHIFT_PSTIMER2_INT_8822B) +#define BIT_CLEAR_PSTIMER2_INT_8822B(x) ((x) & (~BITS_PSTIMER2_INT_8822B)) +#define BIT_GET_PSTIMER2_INT_8822B(x) \ + (((x) >> BIT_SHIFT_PSTIMER2_INT_8822B) & BIT_MASK_PSTIMER2_INT_8822B) +#define BIT_SET_PSTIMER2_INT_8822B(x, v) \ + (BIT_CLEAR_PSTIMER2_INT_8822B(x) | BIT_PSTIMER2_INT_8822B(v)) + +/* 2 REG_TBTT_CTN_AREA_8822B */ + +#define BIT_SHIFT_TBTT_CTN_AREA_8822B 0 +#define BIT_MASK_TBTT_CTN_AREA_8822B 0xff +#define BIT_TBTT_CTN_AREA_8822B(x) \ + (((x) & BIT_MASK_TBTT_CTN_AREA_8822B) << BIT_SHIFT_TBTT_CTN_AREA_8822B) +#define BITS_TBTT_CTN_AREA_8822B \ + (BIT_MASK_TBTT_CTN_AREA_8822B << BIT_SHIFT_TBTT_CTN_AREA_8822B) +#define BIT_CLEAR_TBTT_CTN_AREA_8822B(x) ((x) & (~BITS_TBTT_CTN_AREA_8822B)) +#define BIT_GET_TBTT_CTN_AREA_8822B(x) \ + (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8822B) & BIT_MASK_TBTT_CTN_AREA_8822B) +#define BIT_SET_TBTT_CTN_AREA_8822B(x, v) \ + (BIT_CLEAR_TBTT_CTN_AREA_8822B(x) | BIT_TBTT_CTN_AREA_8822B(v)) + +/* 2 REG_FORCE_BCN_IFS_8822B */ + +#define BIT_SHIFT_FORCE_BCN_IFS_8822B 0 +#define BIT_MASK_FORCE_BCN_IFS_8822B 0xff +#define BIT_FORCE_BCN_IFS_8822B(x) \ + (((x) & BIT_MASK_FORCE_BCN_IFS_8822B) << BIT_SHIFT_FORCE_BCN_IFS_8822B) +#define BITS_FORCE_BCN_IFS_8822B \ + (BIT_MASK_FORCE_BCN_IFS_8822B << BIT_SHIFT_FORCE_BCN_IFS_8822B) +#define BIT_CLEAR_FORCE_BCN_IFS_8822B(x) ((x) & (~BITS_FORCE_BCN_IFS_8822B)) +#define BIT_GET_FORCE_BCN_IFS_8822B(x) \ + (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8822B) & BIT_MASK_FORCE_BCN_IFS_8822B) +#define BIT_SET_FORCE_BCN_IFS_8822B(x, v) \ + (BIT_CLEAR_FORCE_BCN_IFS_8822B(x) | BIT_FORCE_BCN_IFS_8822B(v)) + +/* 2 REG_TXOP_MIN_8822B */ + +#define BIT_SHIFT_TXOP_MIN_8822B 0 +#define BIT_MASK_TXOP_MIN_8822B 0x3fff +#define BIT_TXOP_MIN_8822B(x) \ + (((x) & BIT_MASK_TXOP_MIN_8822B) << BIT_SHIFT_TXOP_MIN_8822B) +#define BITS_TXOP_MIN_8822B \ + (BIT_MASK_TXOP_MIN_8822B << BIT_SHIFT_TXOP_MIN_8822B) +#define BIT_CLEAR_TXOP_MIN_8822B(x) ((x) & (~BITS_TXOP_MIN_8822B)) +#define BIT_GET_TXOP_MIN_8822B(x) \ + (((x) >> BIT_SHIFT_TXOP_MIN_8822B) & BIT_MASK_TXOP_MIN_8822B) +#define BIT_SET_TXOP_MIN_8822B(x, v) \ + (BIT_CLEAR_TXOP_MIN_8822B(x) | BIT_TXOP_MIN_8822B(v)) + +/* 2 REG_PRE_BKF_TIME_8822B */ + +#define BIT_SHIFT_PRE_BKF_TIME_8822B 0 +#define BIT_MASK_PRE_BKF_TIME_8822B 0xff +#define BIT_PRE_BKF_TIME_8822B(x) \ + (((x) & BIT_MASK_PRE_BKF_TIME_8822B) << BIT_SHIFT_PRE_BKF_TIME_8822B) +#define BITS_PRE_BKF_TIME_8822B \ + (BIT_MASK_PRE_BKF_TIME_8822B << BIT_SHIFT_PRE_BKF_TIME_8822B) +#define BIT_CLEAR_PRE_BKF_TIME_8822B(x) ((x) & (~BITS_PRE_BKF_TIME_8822B)) +#define BIT_GET_PRE_BKF_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_PRE_BKF_TIME_8822B) & BIT_MASK_PRE_BKF_TIME_8822B) +#define BIT_SET_PRE_BKF_TIME_8822B(x, v) \ + (BIT_CLEAR_PRE_BKF_TIME_8822B(x) | BIT_PRE_BKF_TIME_8822B(v)) + +/* 2 REG_CROSS_TXOP_CTRL_8822B */ +#define BIT_DTIM_BYPASS_8822B BIT(2) +#define BIT_RTS_NAV_TXOP_8822B BIT(1) +#define BIT_NOT_CROSS_TXOP_8822B BIT(0) + +/* 2 REG_ATIMWND2_8822B */ + +#define BIT_SHIFT_ATIMWND2_8822B 0 +#define BIT_MASK_ATIMWND2_8822B 0xff +#define BIT_ATIMWND2_8822B(x) \ + (((x) & BIT_MASK_ATIMWND2_8822B) << BIT_SHIFT_ATIMWND2_8822B) +#define BITS_ATIMWND2_8822B \ + (BIT_MASK_ATIMWND2_8822B << BIT_SHIFT_ATIMWND2_8822B) +#define BIT_CLEAR_ATIMWND2_8822B(x) ((x) & (~BITS_ATIMWND2_8822B)) +#define BIT_GET_ATIMWND2_8822B(x) \ + (((x) >> BIT_SHIFT_ATIMWND2_8822B) & BIT_MASK_ATIMWND2_8822B) +#define BIT_SET_ATIMWND2_8822B(x, v) \ + (BIT_CLEAR_ATIMWND2_8822B(x) | BIT_ATIMWND2_8822B(v)) + +/* 2 REG_ATIMWND3_8822B */ + +#define BIT_SHIFT_ATIMWND3_8822B 0 +#define BIT_MASK_ATIMWND3_8822B 0xff +#define BIT_ATIMWND3_8822B(x) \ + (((x) & BIT_MASK_ATIMWND3_8822B) << BIT_SHIFT_ATIMWND3_8822B) +#define BITS_ATIMWND3_8822B \ + (BIT_MASK_ATIMWND3_8822B << BIT_SHIFT_ATIMWND3_8822B) +#define BIT_CLEAR_ATIMWND3_8822B(x) ((x) & (~BITS_ATIMWND3_8822B)) +#define BIT_GET_ATIMWND3_8822B(x) \ + (((x) >> BIT_SHIFT_ATIMWND3_8822B) & BIT_MASK_ATIMWND3_8822B) +#define BIT_SET_ATIMWND3_8822B(x, v) \ + (BIT_CLEAR_ATIMWND3_8822B(x) | BIT_ATIMWND3_8822B(v)) + +/* 2 REG_ATIMWND4_8822B */ + +#define BIT_SHIFT_ATIMWND4_8822B 0 +#define BIT_MASK_ATIMWND4_8822B 0xff +#define BIT_ATIMWND4_8822B(x) \ + (((x) & BIT_MASK_ATIMWND4_8822B) << BIT_SHIFT_ATIMWND4_8822B) +#define BITS_ATIMWND4_8822B \ + (BIT_MASK_ATIMWND4_8822B << BIT_SHIFT_ATIMWND4_8822B) +#define BIT_CLEAR_ATIMWND4_8822B(x) ((x) & (~BITS_ATIMWND4_8822B)) +#define BIT_GET_ATIMWND4_8822B(x) \ + (((x) >> BIT_SHIFT_ATIMWND4_8822B) & BIT_MASK_ATIMWND4_8822B) +#define BIT_SET_ATIMWND4_8822B(x, v) \ + (BIT_CLEAR_ATIMWND4_8822B(x) | BIT_ATIMWND4_8822B(v)) + +/* 2 REG_ATIMWND5_8822B */ + +#define BIT_SHIFT_ATIMWND5_8822B 0 +#define BIT_MASK_ATIMWND5_8822B 0xff +#define BIT_ATIMWND5_8822B(x) \ + (((x) & BIT_MASK_ATIMWND5_8822B) << BIT_SHIFT_ATIMWND5_8822B) +#define BITS_ATIMWND5_8822B \ + (BIT_MASK_ATIMWND5_8822B << BIT_SHIFT_ATIMWND5_8822B) +#define BIT_CLEAR_ATIMWND5_8822B(x) ((x) & (~BITS_ATIMWND5_8822B)) +#define BIT_GET_ATIMWND5_8822B(x) \ + (((x) >> BIT_SHIFT_ATIMWND5_8822B) & BIT_MASK_ATIMWND5_8822B) +#define BIT_SET_ATIMWND5_8822B(x, v) \ + (BIT_CLEAR_ATIMWND5_8822B(x) | BIT_ATIMWND5_8822B(v)) + +/* 2 REG_ATIMWND6_8822B */ + +#define BIT_SHIFT_ATIMWND6_8822B 0 +#define BIT_MASK_ATIMWND6_8822B 0xff +#define BIT_ATIMWND6_8822B(x) \ + (((x) & BIT_MASK_ATIMWND6_8822B) << BIT_SHIFT_ATIMWND6_8822B) +#define BITS_ATIMWND6_8822B \ + (BIT_MASK_ATIMWND6_8822B << BIT_SHIFT_ATIMWND6_8822B) +#define BIT_CLEAR_ATIMWND6_8822B(x) ((x) & (~BITS_ATIMWND6_8822B)) +#define BIT_GET_ATIMWND6_8822B(x) \ + (((x) >> BIT_SHIFT_ATIMWND6_8822B) & BIT_MASK_ATIMWND6_8822B) +#define BIT_SET_ATIMWND6_8822B(x, v) \ + (BIT_CLEAR_ATIMWND6_8822B(x) | BIT_ATIMWND6_8822B(v)) + +/* 2 REG_ATIMWND7_8822B */ + +#define BIT_SHIFT_ATIMWND7_8822B 0 +#define BIT_MASK_ATIMWND7_8822B 0xff +#define BIT_ATIMWND7_8822B(x) \ + (((x) & BIT_MASK_ATIMWND7_8822B) << BIT_SHIFT_ATIMWND7_8822B) +#define BITS_ATIMWND7_8822B \ + (BIT_MASK_ATIMWND7_8822B << BIT_SHIFT_ATIMWND7_8822B) +#define BIT_CLEAR_ATIMWND7_8822B(x) ((x) & (~BITS_ATIMWND7_8822B)) +#define BIT_GET_ATIMWND7_8822B(x) \ + (((x) >> BIT_SHIFT_ATIMWND7_8822B) & BIT_MASK_ATIMWND7_8822B) +#define BIT_SET_ATIMWND7_8822B(x, v) \ + (BIT_CLEAR_ATIMWND7_8822B(x) | BIT_ATIMWND7_8822B(v)) + +/* 2 REG_ATIMUGT_8822B */ + +#define BIT_SHIFT_ATIM_URGENT_8822B 0 +#define BIT_MASK_ATIM_URGENT_8822B 0xff +#define BIT_ATIM_URGENT_8822B(x) \ + (((x) & BIT_MASK_ATIM_URGENT_8822B) << BIT_SHIFT_ATIM_URGENT_8822B) +#define BITS_ATIM_URGENT_8822B \ + (BIT_MASK_ATIM_URGENT_8822B << BIT_SHIFT_ATIM_URGENT_8822B) +#define BIT_CLEAR_ATIM_URGENT_8822B(x) ((x) & (~BITS_ATIM_URGENT_8822B)) +#define BIT_GET_ATIM_URGENT_8822B(x) \ + (((x) >> BIT_SHIFT_ATIM_URGENT_8822B) & BIT_MASK_ATIM_URGENT_8822B) +#define BIT_SET_ATIM_URGENT_8822B(x, v) \ + (BIT_CLEAR_ATIM_URGENT_8822B(x) | BIT_ATIM_URGENT_8822B(v)) + +/* 2 REG_HIQ_NO_LMT_EN_8822B */ +#define BIT_HIQ_NO_LMT_EN_VAP7_8822B BIT(7) +#define BIT_HIQ_NO_LMT_EN_VAP6_8822B BIT(6) +#define BIT_HIQ_NO_LMT_EN_VAP5_8822B BIT(5) +#define BIT_HIQ_NO_LMT_EN_VAP4_8822B BIT(4) +#define BIT_HIQ_NO_LMT_EN_VAP3_8822B BIT(3) +#define BIT_HIQ_NO_LMT_EN_VAP2_8822B BIT(2) +#define BIT_HIQ_NO_LMT_EN_VAP1_8822B BIT(1) +#define BIT_HIQ_NO_LMT_EN_ROOT_8822B BIT(0) + +/* 2 REG_DTIM_COUNTER_ROOT_8822B */ + +#define BIT_SHIFT_DTIM_COUNT_ROOT_8822B 0 +#define BIT_MASK_DTIM_COUNT_ROOT_8822B 0xff +#define BIT_DTIM_COUNT_ROOT_8822B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_ROOT_8822B) \ + << BIT_SHIFT_DTIM_COUNT_ROOT_8822B) +#define BITS_DTIM_COUNT_ROOT_8822B \ + (BIT_MASK_DTIM_COUNT_ROOT_8822B << BIT_SHIFT_DTIM_COUNT_ROOT_8822B) +#define BIT_CLEAR_DTIM_COUNT_ROOT_8822B(x) ((x) & (~BITS_DTIM_COUNT_ROOT_8822B)) +#define BIT_GET_DTIM_COUNT_ROOT_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT_8822B) & \ + BIT_MASK_DTIM_COUNT_ROOT_8822B) +#define BIT_SET_DTIM_COUNT_ROOT_8822B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_ROOT_8822B(x) | BIT_DTIM_COUNT_ROOT_8822B(v)) + +/* 2 REG_DTIM_COUNTER_VAP1_8822B */ + +#define BIT_SHIFT_DTIM_COUNT_VAP1_8822B 0 +#define BIT_MASK_DTIM_COUNT_VAP1_8822B 0xff +#define BIT_DTIM_COUNT_VAP1_8822B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP1_8822B) \ + << BIT_SHIFT_DTIM_COUNT_VAP1_8822B) +#define BITS_DTIM_COUNT_VAP1_8822B \ + (BIT_MASK_DTIM_COUNT_VAP1_8822B << BIT_SHIFT_DTIM_COUNT_VAP1_8822B) +#define BIT_CLEAR_DTIM_COUNT_VAP1_8822B(x) ((x) & (~BITS_DTIM_COUNT_VAP1_8822B)) +#define BIT_GET_DTIM_COUNT_VAP1_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1_8822B) & \ + BIT_MASK_DTIM_COUNT_VAP1_8822B) +#define BIT_SET_DTIM_COUNT_VAP1_8822B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP1_8822B(x) | BIT_DTIM_COUNT_VAP1_8822B(v)) + +/* 2 REG_DTIM_COUNTER_VAP2_8822B */ + +#define BIT_SHIFT_DTIM_COUNT_VAP2_8822B 0 +#define BIT_MASK_DTIM_COUNT_VAP2_8822B 0xff +#define BIT_DTIM_COUNT_VAP2_8822B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP2_8822B) \ + << BIT_SHIFT_DTIM_COUNT_VAP2_8822B) +#define BITS_DTIM_COUNT_VAP2_8822B \ + (BIT_MASK_DTIM_COUNT_VAP2_8822B << BIT_SHIFT_DTIM_COUNT_VAP2_8822B) +#define BIT_CLEAR_DTIM_COUNT_VAP2_8822B(x) ((x) & (~BITS_DTIM_COUNT_VAP2_8822B)) +#define BIT_GET_DTIM_COUNT_VAP2_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2_8822B) & \ + BIT_MASK_DTIM_COUNT_VAP2_8822B) +#define BIT_SET_DTIM_COUNT_VAP2_8822B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP2_8822B(x) | BIT_DTIM_COUNT_VAP2_8822B(v)) + +/* 2 REG_DTIM_COUNTER_VAP3_8822B */ + +#define BIT_SHIFT_DTIM_COUNT_VAP3_8822B 0 +#define BIT_MASK_DTIM_COUNT_VAP3_8822B 0xff +#define BIT_DTIM_COUNT_VAP3_8822B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP3_8822B) \ + << BIT_SHIFT_DTIM_COUNT_VAP3_8822B) +#define BITS_DTIM_COUNT_VAP3_8822B \ + (BIT_MASK_DTIM_COUNT_VAP3_8822B << BIT_SHIFT_DTIM_COUNT_VAP3_8822B) +#define BIT_CLEAR_DTIM_COUNT_VAP3_8822B(x) ((x) & (~BITS_DTIM_COUNT_VAP3_8822B)) +#define BIT_GET_DTIM_COUNT_VAP3_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3_8822B) & \ + BIT_MASK_DTIM_COUNT_VAP3_8822B) +#define BIT_SET_DTIM_COUNT_VAP3_8822B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP3_8822B(x) | BIT_DTIM_COUNT_VAP3_8822B(v)) + +/* 2 REG_DTIM_COUNTER_VAP4_8822B */ + +#define BIT_SHIFT_DTIM_COUNT_VAP4_8822B 0 +#define BIT_MASK_DTIM_COUNT_VAP4_8822B 0xff +#define BIT_DTIM_COUNT_VAP4_8822B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP4_8822B) \ + << BIT_SHIFT_DTIM_COUNT_VAP4_8822B) +#define BITS_DTIM_COUNT_VAP4_8822B \ + (BIT_MASK_DTIM_COUNT_VAP4_8822B << BIT_SHIFT_DTIM_COUNT_VAP4_8822B) +#define BIT_CLEAR_DTIM_COUNT_VAP4_8822B(x) ((x) & (~BITS_DTIM_COUNT_VAP4_8822B)) +#define BIT_GET_DTIM_COUNT_VAP4_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4_8822B) & \ + BIT_MASK_DTIM_COUNT_VAP4_8822B) +#define BIT_SET_DTIM_COUNT_VAP4_8822B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP4_8822B(x) | BIT_DTIM_COUNT_VAP4_8822B(v)) + +/* 2 REG_DTIM_COUNTER_VAP5_8822B */ + +#define BIT_SHIFT_DTIM_COUNT_VAP5_8822B 0 +#define BIT_MASK_DTIM_COUNT_VAP5_8822B 0xff +#define BIT_DTIM_COUNT_VAP5_8822B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP5_8822B) \ + << BIT_SHIFT_DTIM_COUNT_VAP5_8822B) +#define BITS_DTIM_COUNT_VAP5_8822B \ + (BIT_MASK_DTIM_COUNT_VAP5_8822B << BIT_SHIFT_DTIM_COUNT_VAP5_8822B) +#define BIT_CLEAR_DTIM_COUNT_VAP5_8822B(x) ((x) & (~BITS_DTIM_COUNT_VAP5_8822B)) +#define BIT_GET_DTIM_COUNT_VAP5_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5_8822B) & \ + BIT_MASK_DTIM_COUNT_VAP5_8822B) +#define BIT_SET_DTIM_COUNT_VAP5_8822B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP5_8822B(x) | BIT_DTIM_COUNT_VAP5_8822B(v)) + +/* 2 REG_DTIM_COUNTER_VAP6_8822B */ + +#define BIT_SHIFT_DTIM_COUNT_VAP6_8822B 0 +#define BIT_MASK_DTIM_COUNT_VAP6_8822B 0xff +#define BIT_DTIM_COUNT_VAP6_8822B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP6_8822B) \ + << BIT_SHIFT_DTIM_COUNT_VAP6_8822B) +#define BITS_DTIM_COUNT_VAP6_8822B \ + (BIT_MASK_DTIM_COUNT_VAP6_8822B << BIT_SHIFT_DTIM_COUNT_VAP6_8822B) +#define BIT_CLEAR_DTIM_COUNT_VAP6_8822B(x) ((x) & (~BITS_DTIM_COUNT_VAP6_8822B)) +#define BIT_GET_DTIM_COUNT_VAP6_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6_8822B) & \ + BIT_MASK_DTIM_COUNT_VAP6_8822B) +#define BIT_SET_DTIM_COUNT_VAP6_8822B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP6_8822B(x) | BIT_DTIM_COUNT_VAP6_8822B(v)) + +/* 2 REG_DTIM_COUNTER_VAP7_8822B */ + +#define BIT_SHIFT_DTIM_COUNT_VAP7_8822B 0 +#define BIT_MASK_DTIM_COUNT_VAP7_8822B 0xff +#define BIT_DTIM_COUNT_VAP7_8822B(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP7_8822B) \ + << BIT_SHIFT_DTIM_COUNT_VAP7_8822B) +#define BITS_DTIM_COUNT_VAP7_8822B \ + (BIT_MASK_DTIM_COUNT_VAP7_8822B << BIT_SHIFT_DTIM_COUNT_VAP7_8822B) +#define BIT_CLEAR_DTIM_COUNT_VAP7_8822B(x) ((x) & (~BITS_DTIM_COUNT_VAP7_8822B)) +#define BIT_GET_DTIM_COUNT_VAP7_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7_8822B) & \ + BIT_MASK_DTIM_COUNT_VAP7_8822B) +#define BIT_SET_DTIM_COUNT_VAP7_8822B(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP7_8822B(x) | BIT_DTIM_COUNT_VAP7_8822B(v)) + +/* 2 REG_DIS_ATIM_8822B */ +#define BIT_DIS_ATIM_VAP7_8822B BIT(7) +#define BIT_DIS_ATIM_VAP6_8822B BIT(6) +#define BIT_DIS_ATIM_VAP5_8822B BIT(5) +#define BIT_DIS_ATIM_VAP4_8822B BIT(4) +#define BIT_DIS_ATIM_VAP3_8822B BIT(3) +#define BIT_DIS_ATIM_VAP2_8822B BIT(2) +#define BIT_DIS_ATIM_VAP1_8822B BIT(1) +#define BIT_DIS_ATIM_ROOT_8822B BIT(0) + +/* 2 REG_EARLY_128US_8822B */ + +#define BIT_SHIFT_TSFT_SEL_TIMER1_8822B 3 +#define BIT_MASK_TSFT_SEL_TIMER1_8822B 0x7 +#define BIT_TSFT_SEL_TIMER1_8822B(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER1_8822B) \ + << BIT_SHIFT_TSFT_SEL_TIMER1_8822B) +#define BITS_TSFT_SEL_TIMER1_8822B \ + (BIT_MASK_TSFT_SEL_TIMER1_8822B << BIT_SHIFT_TSFT_SEL_TIMER1_8822B) +#define BIT_CLEAR_TSFT_SEL_TIMER1_8822B(x) ((x) & (~BITS_TSFT_SEL_TIMER1_8822B)) +#define BIT_GET_TSFT_SEL_TIMER1_8822B(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1_8822B) & \ + BIT_MASK_TSFT_SEL_TIMER1_8822B) +#define BIT_SET_TSFT_SEL_TIMER1_8822B(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER1_8822B(x) | BIT_TSFT_SEL_TIMER1_8822B(v)) + +#define BIT_SHIFT_EARLY_128US_8822B 0 +#define BIT_MASK_EARLY_128US_8822B 0x7 +#define BIT_EARLY_128US_8822B(x) \ + (((x) & BIT_MASK_EARLY_128US_8822B) << BIT_SHIFT_EARLY_128US_8822B) +#define BITS_EARLY_128US_8822B \ + (BIT_MASK_EARLY_128US_8822B << BIT_SHIFT_EARLY_128US_8822B) +#define BIT_CLEAR_EARLY_128US_8822B(x) ((x) & (~BITS_EARLY_128US_8822B)) +#define BIT_GET_EARLY_128US_8822B(x) \ + (((x) >> BIT_SHIFT_EARLY_128US_8822B) & BIT_MASK_EARLY_128US_8822B) +#define BIT_SET_EARLY_128US_8822B(x, v) \ + (BIT_CLEAR_EARLY_128US_8822B(x) | BIT_EARLY_128US_8822B(v)) + +/* 2 REG_P2PPS1_CTRL_8822B */ +#define BIT_P2P1_CTW_ALLSTASLEEP_8822B BIT(7) +#define BIT_P2P1_OFF_DISTX_EN_8822B BIT(6) +#define BIT_P2P1_PWR_MGT_EN_8822B BIT(5) +#define BIT_P2P1_NOA1_EN_8822B BIT(2) +#define BIT_P2P1_NOA0_EN_8822B BIT(1) + +/* 2 REG_P2PPS2_CTRL_8822B */ +#define BIT_P2P2_CTW_ALLSTASLEEP_8822B BIT(7) +#define BIT_P2P2_OFF_DISTX_EN_8822B BIT(6) +#define BIT_P2P2_PWR_MGT_EN_8822B BIT(5) +#define BIT_P2P2_NOA1_EN_8822B BIT(2) +#define BIT_P2P2_NOA0_EN_8822B BIT(1) + +/* 2 REG_TIMER0_SRC_SEL_8822B */ + +#define BIT_SHIFT_SYNC_CLI_SEL_8822B 4 +#define BIT_MASK_SYNC_CLI_SEL_8822B 0x7 +#define BIT_SYNC_CLI_SEL_8822B(x) \ + (((x) & BIT_MASK_SYNC_CLI_SEL_8822B) << BIT_SHIFT_SYNC_CLI_SEL_8822B) +#define BITS_SYNC_CLI_SEL_8822B \ + (BIT_MASK_SYNC_CLI_SEL_8822B << BIT_SHIFT_SYNC_CLI_SEL_8822B) +#define BIT_CLEAR_SYNC_CLI_SEL_8822B(x) ((x) & (~BITS_SYNC_CLI_SEL_8822B)) +#define BIT_GET_SYNC_CLI_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_SYNC_CLI_SEL_8822B) & BIT_MASK_SYNC_CLI_SEL_8822B) +#define BIT_SET_SYNC_CLI_SEL_8822B(x, v) \ + (BIT_CLEAR_SYNC_CLI_SEL_8822B(x) | BIT_SYNC_CLI_SEL_8822B(v)) + +#define BIT_SHIFT_TSFT_SEL_TIMER0_8822B 0 +#define BIT_MASK_TSFT_SEL_TIMER0_8822B 0x7 +#define BIT_TSFT_SEL_TIMER0_8822B(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER0_8822B) \ + << BIT_SHIFT_TSFT_SEL_TIMER0_8822B) +#define BITS_TSFT_SEL_TIMER0_8822B \ + (BIT_MASK_TSFT_SEL_TIMER0_8822B << BIT_SHIFT_TSFT_SEL_TIMER0_8822B) +#define BIT_CLEAR_TSFT_SEL_TIMER0_8822B(x) ((x) & (~BITS_TSFT_SEL_TIMER0_8822B)) +#define BIT_GET_TSFT_SEL_TIMER0_8822B(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0_8822B) & \ + BIT_MASK_TSFT_SEL_TIMER0_8822B) +#define BIT_SET_TSFT_SEL_TIMER0_8822B(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER0_8822B(x) | BIT_TSFT_SEL_TIMER0_8822B(v)) + +/* 2 REG_NOA_UNIT_SEL_8822B */ + +#define BIT_SHIFT_NOA_UNIT2_SEL_8822B 8 +#define BIT_MASK_NOA_UNIT2_SEL_8822B 0x7 +#define BIT_NOA_UNIT2_SEL_8822B(x) \ + (((x) & BIT_MASK_NOA_UNIT2_SEL_8822B) << BIT_SHIFT_NOA_UNIT2_SEL_8822B) +#define BITS_NOA_UNIT2_SEL_8822B \ + (BIT_MASK_NOA_UNIT2_SEL_8822B << BIT_SHIFT_NOA_UNIT2_SEL_8822B) +#define BIT_CLEAR_NOA_UNIT2_SEL_8822B(x) ((x) & (~BITS_NOA_UNIT2_SEL_8822B)) +#define BIT_GET_NOA_UNIT2_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_8822B) & BIT_MASK_NOA_UNIT2_SEL_8822B) +#define BIT_SET_NOA_UNIT2_SEL_8822B(x, v) \ + (BIT_CLEAR_NOA_UNIT2_SEL_8822B(x) | BIT_NOA_UNIT2_SEL_8822B(v)) + +#define BIT_SHIFT_NOA_UNIT1_SEL_8822B 4 +#define BIT_MASK_NOA_UNIT1_SEL_8822B 0x7 +#define BIT_NOA_UNIT1_SEL_8822B(x) \ + (((x) & BIT_MASK_NOA_UNIT1_SEL_8822B) << BIT_SHIFT_NOA_UNIT1_SEL_8822B) +#define BITS_NOA_UNIT1_SEL_8822B \ + (BIT_MASK_NOA_UNIT1_SEL_8822B << BIT_SHIFT_NOA_UNIT1_SEL_8822B) +#define BIT_CLEAR_NOA_UNIT1_SEL_8822B(x) ((x) & (~BITS_NOA_UNIT1_SEL_8822B)) +#define BIT_GET_NOA_UNIT1_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_8822B) & BIT_MASK_NOA_UNIT1_SEL_8822B) +#define BIT_SET_NOA_UNIT1_SEL_8822B(x, v) \ + (BIT_CLEAR_NOA_UNIT1_SEL_8822B(x) | BIT_NOA_UNIT1_SEL_8822B(v)) + +#define BIT_SHIFT_NOA_UNIT0_SEL_8822B 0 +#define BIT_MASK_NOA_UNIT0_SEL_8822B 0x7 +#define BIT_NOA_UNIT0_SEL_8822B(x) \ + (((x) & BIT_MASK_NOA_UNIT0_SEL_8822B) << BIT_SHIFT_NOA_UNIT0_SEL_8822B) +#define BITS_NOA_UNIT0_SEL_8822B \ + (BIT_MASK_NOA_UNIT0_SEL_8822B << BIT_SHIFT_NOA_UNIT0_SEL_8822B) +#define BIT_CLEAR_NOA_UNIT0_SEL_8822B(x) ((x) & (~BITS_NOA_UNIT0_SEL_8822B)) +#define BIT_GET_NOA_UNIT0_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_8822B) & BIT_MASK_NOA_UNIT0_SEL_8822B) +#define BIT_SET_NOA_UNIT0_SEL_8822B(x, v) \ + (BIT_CLEAR_NOA_UNIT0_SEL_8822B(x) | BIT_NOA_UNIT0_SEL_8822B(v)) + +/* 2 REG_P2POFF_DIS_TXTIME_8822B */ + +#define BIT_SHIFT_P2POFF_DIS_TXTIME_8822B 0 +#define BIT_MASK_P2POFF_DIS_TXTIME_8822B 0xff +#define BIT_P2POFF_DIS_TXTIME_8822B(x) \ + (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8822B) \ + << BIT_SHIFT_P2POFF_DIS_TXTIME_8822B) +#define BITS_P2POFF_DIS_TXTIME_8822B \ + (BIT_MASK_P2POFF_DIS_TXTIME_8822B << BIT_SHIFT_P2POFF_DIS_TXTIME_8822B) +#define BIT_CLEAR_P2POFF_DIS_TXTIME_8822B(x) \ + ((x) & (~BITS_P2POFF_DIS_TXTIME_8822B)) +#define BIT_GET_P2POFF_DIS_TXTIME_8822B(x) \ + (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8822B) & \ + BIT_MASK_P2POFF_DIS_TXTIME_8822B) +#define BIT_SET_P2POFF_DIS_TXTIME_8822B(x, v) \ + (BIT_CLEAR_P2POFF_DIS_TXTIME_8822B(x) | BIT_P2POFF_DIS_TXTIME_8822B(v)) + +/* 2 REG_MBSSID_BCN_SPACE2_8822B */ + +#define BIT_SHIFT_BCN_SPACE_CLINT2_8822B 16 +#define BIT_MASK_BCN_SPACE_CLINT2_8822B 0xfff +#define BIT_BCN_SPACE_CLINT2_8822B(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT2_8822B) \ + << BIT_SHIFT_BCN_SPACE_CLINT2_8822B) +#define BITS_BCN_SPACE_CLINT2_8822B \ + (BIT_MASK_BCN_SPACE_CLINT2_8822B << BIT_SHIFT_BCN_SPACE_CLINT2_8822B) +#define BIT_CLEAR_BCN_SPACE_CLINT2_8822B(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT2_8822B)) +#define BIT_GET_BCN_SPACE_CLINT2_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2_8822B) & \ + BIT_MASK_BCN_SPACE_CLINT2_8822B) +#define BIT_SET_BCN_SPACE_CLINT2_8822B(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT2_8822B(x) | BIT_BCN_SPACE_CLINT2_8822B(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT1_8822B 0 +#define BIT_MASK_BCN_SPACE_CLINT1_8822B 0xfff +#define BIT_BCN_SPACE_CLINT1_8822B(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT1_8822B) \ + << BIT_SHIFT_BCN_SPACE_CLINT1_8822B) +#define BITS_BCN_SPACE_CLINT1_8822B \ + (BIT_MASK_BCN_SPACE_CLINT1_8822B << BIT_SHIFT_BCN_SPACE_CLINT1_8822B) +#define BIT_CLEAR_BCN_SPACE_CLINT1_8822B(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT1_8822B)) +#define BIT_GET_BCN_SPACE_CLINT1_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1_8822B) & \ + BIT_MASK_BCN_SPACE_CLINT1_8822B) +#define BIT_SET_BCN_SPACE_CLINT1_8822B(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT1_8822B(x) | BIT_BCN_SPACE_CLINT1_8822B(v)) + +/* 2 REG_MBSSID_BCN_SPACE3_8822B */ + +#define BIT_SHIFT_SUB_BCN_SPACE_8822B 16 +#define BIT_MASK_SUB_BCN_SPACE_8822B 0xff +#define BIT_SUB_BCN_SPACE_8822B(x) \ + (((x) & BIT_MASK_SUB_BCN_SPACE_8822B) << BIT_SHIFT_SUB_BCN_SPACE_8822B) +#define BITS_SUB_BCN_SPACE_8822B \ + (BIT_MASK_SUB_BCN_SPACE_8822B << BIT_SHIFT_SUB_BCN_SPACE_8822B) +#define BIT_CLEAR_SUB_BCN_SPACE_8822B(x) ((x) & (~BITS_SUB_BCN_SPACE_8822B)) +#define BIT_GET_SUB_BCN_SPACE_8822B(x) \ + (((x) >> BIT_SHIFT_SUB_BCN_SPACE_8822B) & BIT_MASK_SUB_BCN_SPACE_8822B) +#define BIT_SET_SUB_BCN_SPACE_8822B(x, v) \ + (BIT_CLEAR_SUB_BCN_SPACE_8822B(x) | BIT_SUB_BCN_SPACE_8822B(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT3_8822B 0 +#define BIT_MASK_BCN_SPACE_CLINT3_8822B 0xfff +#define BIT_BCN_SPACE_CLINT3_8822B(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT3_8822B) \ + << BIT_SHIFT_BCN_SPACE_CLINT3_8822B) +#define BITS_BCN_SPACE_CLINT3_8822B \ + (BIT_MASK_BCN_SPACE_CLINT3_8822B << BIT_SHIFT_BCN_SPACE_CLINT3_8822B) +#define BIT_CLEAR_BCN_SPACE_CLINT3_8822B(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT3_8822B)) +#define BIT_GET_BCN_SPACE_CLINT3_8822B(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3_8822B) & \ + BIT_MASK_BCN_SPACE_CLINT3_8822B) +#define BIT_SET_BCN_SPACE_CLINT3_8822B(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT3_8822B(x) | BIT_BCN_SPACE_CLINT3_8822B(v)) + +/* 2 REG_ACMHWCTRL_8822B */ +#define BIT_BEQ_ACM_STATUS_8822B BIT(7) +#define BIT_VIQ_ACM_STATUS_8822B BIT(6) +#define BIT_VOQ_ACM_STATUS_8822B BIT(5) +#define BIT_BEQ_ACM_EN_8822B BIT(3) +#define BIT_VIQ_ACM_EN_8822B BIT(2) +#define BIT_VOQ_ACM_EN_8822B BIT(1) +#define BIT_ACMHWEN_8822B BIT(0) + +/* 2 REG_ACMRSTCTRL_8822B */ +#define BIT_BE_ACM_RESET_USED_TIME_8822B BIT(2) +#define BIT_VI_ACM_RESET_USED_TIME_8822B BIT(1) +#define BIT_VO_ACM_RESET_USED_TIME_8822B BIT(0) + +/* 2 REG_ACMAVG_8822B */ + +#define BIT_SHIFT_AVGPERIOD_8822B 0 +#define BIT_MASK_AVGPERIOD_8822B 0xffff +#define BIT_AVGPERIOD_8822B(x) \ + (((x) & BIT_MASK_AVGPERIOD_8822B) << BIT_SHIFT_AVGPERIOD_8822B) +#define BITS_AVGPERIOD_8822B \ + (BIT_MASK_AVGPERIOD_8822B << BIT_SHIFT_AVGPERIOD_8822B) +#define BIT_CLEAR_AVGPERIOD_8822B(x) ((x) & (~BITS_AVGPERIOD_8822B)) +#define BIT_GET_AVGPERIOD_8822B(x) \ + (((x) >> BIT_SHIFT_AVGPERIOD_8822B) & BIT_MASK_AVGPERIOD_8822B) +#define BIT_SET_AVGPERIOD_8822B(x, v) \ + (BIT_CLEAR_AVGPERIOD_8822B(x) | BIT_AVGPERIOD_8822B(v)) + +/* 2 REG_VO_ADMTIME_8822B */ + +#define BIT_SHIFT_VO_ADMITTED_TIME_8822B 0 +#define BIT_MASK_VO_ADMITTED_TIME_8822B 0xffff +#define BIT_VO_ADMITTED_TIME_8822B(x) \ + (((x) & BIT_MASK_VO_ADMITTED_TIME_8822B) \ + << BIT_SHIFT_VO_ADMITTED_TIME_8822B) +#define BITS_VO_ADMITTED_TIME_8822B \ + (BIT_MASK_VO_ADMITTED_TIME_8822B << BIT_SHIFT_VO_ADMITTED_TIME_8822B) +#define BIT_CLEAR_VO_ADMITTED_TIME_8822B(x) \ + ((x) & (~BITS_VO_ADMITTED_TIME_8822B)) +#define BIT_GET_VO_ADMITTED_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8822B) & \ + BIT_MASK_VO_ADMITTED_TIME_8822B) +#define BIT_SET_VO_ADMITTED_TIME_8822B(x, v) \ + (BIT_CLEAR_VO_ADMITTED_TIME_8822B(x) | BIT_VO_ADMITTED_TIME_8822B(v)) + +/* 2 REG_VI_ADMTIME_8822B */ + +#define BIT_SHIFT_VI_ADMITTED_TIME_8822B 0 +#define BIT_MASK_VI_ADMITTED_TIME_8822B 0xffff +#define BIT_VI_ADMITTED_TIME_8822B(x) \ + (((x) & BIT_MASK_VI_ADMITTED_TIME_8822B) \ + << BIT_SHIFT_VI_ADMITTED_TIME_8822B) +#define BITS_VI_ADMITTED_TIME_8822B \ + (BIT_MASK_VI_ADMITTED_TIME_8822B << BIT_SHIFT_VI_ADMITTED_TIME_8822B) +#define BIT_CLEAR_VI_ADMITTED_TIME_8822B(x) \ + ((x) & (~BITS_VI_ADMITTED_TIME_8822B)) +#define BIT_GET_VI_ADMITTED_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8822B) & \ + BIT_MASK_VI_ADMITTED_TIME_8822B) +#define BIT_SET_VI_ADMITTED_TIME_8822B(x, v) \ + (BIT_CLEAR_VI_ADMITTED_TIME_8822B(x) | BIT_VI_ADMITTED_TIME_8822B(v)) + +/* 2 REG_BE_ADMTIME_8822B */ + +#define BIT_SHIFT_BE_ADMITTED_TIME_8822B 0 +#define BIT_MASK_BE_ADMITTED_TIME_8822B 0xffff +#define BIT_BE_ADMITTED_TIME_8822B(x) \ + (((x) & BIT_MASK_BE_ADMITTED_TIME_8822B) \ + << BIT_SHIFT_BE_ADMITTED_TIME_8822B) +#define BITS_BE_ADMITTED_TIME_8822B \ + (BIT_MASK_BE_ADMITTED_TIME_8822B << BIT_SHIFT_BE_ADMITTED_TIME_8822B) +#define BIT_CLEAR_BE_ADMITTED_TIME_8822B(x) \ + ((x) & (~BITS_BE_ADMITTED_TIME_8822B)) +#define BIT_GET_BE_ADMITTED_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8822B) & \ + BIT_MASK_BE_ADMITTED_TIME_8822B) +#define BIT_SET_BE_ADMITTED_TIME_8822B(x, v) \ + (BIT_CLEAR_BE_ADMITTED_TIME_8822B(x) | BIT_BE_ADMITTED_TIME_8822B(v)) + +/* 2 REG_EDCA_RANDOM_GEN_8822B */ + +#define BIT_SHIFT_RANDOM_GEN_8822B 0 +#define BIT_MASK_RANDOM_GEN_8822B 0xffffff +#define BIT_RANDOM_GEN_8822B(x) \ + (((x) & BIT_MASK_RANDOM_GEN_8822B) << BIT_SHIFT_RANDOM_GEN_8822B) +#define BITS_RANDOM_GEN_8822B \ + (BIT_MASK_RANDOM_GEN_8822B << BIT_SHIFT_RANDOM_GEN_8822B) +#define BIT_CLEAR_RANDOM_GEN_8822B(x) ((x) & (~BITS_RANDOM_GEN_8822B)) +#define BIT_GET_RANDOM_GEN_8822B(x) \ + (((x) >> BIT_SHIFT_RANDOM_GEN_8822B) & BIT_MASK_RANDOM_GEN_8822B) +#define BIT_SET_RANDOM_GEN_8822B(x, v) \ + (BIT_CLEAR_RANDOM_GEN_8822B(x) | BIT_RANDOM_GEN_8822B(v)) + +/* 2 REG_TXCMD_NOA_SEL_8822B */ + +#define BIT_SHIFT_NOA_SEL_V2_8822B 4 +#define BIT_MASK_NOA_SEL_V2_8822B 0x7 +#define BIT_NOA_SEL_V2_8822B(x) \ + (((x) & BIT_MASK_NOA_SEL_V2_8822B) << BIT_SHIFT_NOA_SEL_V2_8822B) +#define BITS_NOA_SEL_V2_8822B \ + (BIT_MASK_NOA_SEL_V2_8822B << BIT_SHIFT_NOA_SEL_V2_8822B) +#define BIT_CLEAR_NOA_SEL_V2_8822B(x) ((x) & (~BITS_NOA_SEL_V2_8822B)) +#define BIT_GET_NOA_SEL_V2_8822B(x) \ + (((x) >> BIT_SHIFT_NOA_SEL_V2_8822B) & BIT_MASK_NOA_SEL_V2_8822B) +#define BIT_SET_NOA_SEL_V2_8822B(x, v) \ + (BIT_CLEAR_NOA_SEL_V2_8822B(x) | BIT_NOA_SEL_V2_8822B(v)) + +#define BIT_SHIFT_TXCMD_SEG_SEL_8822B 0 +#define BIT_MASK_TXCMD_SEG_SEL_8822B 0xf +#define BIT_TXCMD_SEG_SEL_8822B(x) \ + (((x) & BIT_MASK_TXCMD_SEG_SEL_8822B) << BIT_SHIFT_TXCMD_SEG_SEL_8822B) +#define BITS_TXCMD_SEG_SEL_8822B \ + (BIT_MASK_TXCMD_SEG_SEL_8822B << BIT_SHIFT_TXCMD_SEG_SEL_8822B) +#define BIT_CLEAR_TXCMD_SEG_SEL_8822B(x) ((x) & (~BITS_TXCMD_SEG_SEL_8822B)) +#define BIT_GET_TXCMD_SEG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8822B) & BIT_MASK_TXCMD_SEG_SEL_8822B) +#define BIT_SET_TXCMD_SEG_SEL_8822B(x, v) \ + (BIT_CLEAR_TXCMD_SEG_SEL_8822B(x) | BIT_TXCMD_SEG_SEL_8822B(v)) + +/* 2 REG_NOA_PARAM_8822B */ + +#define BIT_SHIFT_NOA_COUNT_8822B (96 & CPU_OPT_WIDTH) +#define BIT_MASK_NOA_COUNT_8822B 0xff +#define BIT_NOA_COUNT_8822B(x) \ + (((x) & BIT_MASK_NOA_COUNT_8822B) << BIT_SHIFT_NOA_COUNT_8822B) +#define BITS_NOA_COUNT_8822B \ + (BIT_MASK_NOA_COUNT_8822B << BIT_SHIFT_NOA_COUNT_8822B) +#define BIT_CLEAR_NOA_COUNT_8822B(x) ((x) & (~BITS_NOA_COUNT_8822B)) +#define BIT_GET_NOA_COUNT_8822B(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_8822B) & BIT_MASK_NOA_COUNT_8822B) +#define BIT_SET_NOA_COUNT_8822B(x, v) \ + (BIT_CLEAR_NOA_COUNT_8822B(x) | BIT_NOA_COUNT_8822B(v)) + +#define BIT_SHIFT_NOA_START_TIME_8822B (64 & CPU_OPT_WIDTH) +#define BIT_MASK_NOA_START_TIME_8822B 0xffffffffL +#define BIT_NOA_START_TIME_8822B(x) \ + (((x) & BIT_MASK_NOA_START_TIME_8822B) \ + << BIT_SHIFT_NOA_START_TIME_8822B) +#define BITS_NOA_START_TIME_8822B \ + (BIT_MASK_NOA_START_TIME_8822B << BIT_SHIFT_NOA_START_TIME_8822B) +#define BIT_CLEAR_NOA_START_TIME_8822B(x) ((x) & (~BITS_NOA_START_TIME_8822B)) +#define BIT_GET_NOA_START_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_NOA_START_TIME_8822B) & \ + BIT_MASK_NOA_START_TIME_8822B) +#define BIT_SET_NOA_START_TIME_8822B(x, v) \ + (BIT_CLEAR_NOA_START_TIME_8822B(x) | BIT_NOA_START_TIME_8822B(v)) + +#define BIT_SHIFT_NOA_INTERVAL_8822B (32 & CPU_OPT_WIDTH) +#define BIT_MASK_NOA_INTERVAL_8822B 0xffffffffL +#define BIT_NOA_INTERVAL_8822B(x) \ + (((x) & BIT_MASK_NOA_INTERVAL_8822B) << BIT_SHIFT_NOA_INTERVAL_8822B) +#define BITS_NOA_INTERVAL_8822B \ + (BIT_MASK_NOA_INTERVAL_8822B << BIT_SHIFT_NOA_INTERVAL_8822B) +#define BIT_CLEAR_NOA_INTERVAL_8822B(x) ((x) & (~BITS_NOA_INTERVAL_8822B)) +#define BIT_GET_NOA_INTERVAL_8822B(x) \ + (((x) >> BIT_SHIFT_NOA_INTERVAL_8822B) & BIT_MASK_NOA_INTERVAL_8822B) +#define BIT_SET_NOA_INTERVAL_8822B(x, v) \ + (BIT_CLEAR_NOA_INTERVAL_8822B(x) | BIT_NOA_INTERVAL_8822B(v)) + +#define BIT_SHIFT_NOA_DURATION_8822B 0 +#define BIT_MASK_NOA_DURATION_8822B 0xffffffffL +#define BIT_NOA_DURATION_8822B(x) \ + (((x) & BIT_MASK_NOA_DURATION_8822B) << BIT_SHIFT_NOA_DURATION_8822B) +#define BITS_NOA_DURATION_8822B \ + (BIT_MASK_NOA_DURATION_8822B << BIT_SHIFT_NOA_DURATION_8822B) +#define BIT_CLEAR_NOA_DURATION_8822B(x) ((x) & (~BITS_NOA_DURATION_8822B)) +#define BIT_GET_NOA_DURATION_8822B(x) \ + (((x) >> BIT_SHIFT_NOA_DURATION_8822B) & BIT_MASK_NOA_DURATION_8822B) +#define BIT_SET_NOA_DURATION_8822B(x, v) \ + (BIT_CLEAR_NOA_DURATION_8822B(x) | BIT_NOA_DURATION_8822B(v)) + +/* 2 REG_P2P_RST_8822B */ +#define BIT_P2P2_PWR_RST1_8822B BIT(5) +#define BIT_P2P2_PWR_RST0_8822B BIT(4) +#define BIT_P2P1_PWR_RST1_8822B BIT(3) +#define BIT_P2P1_PWR_RST0_8822B BIT(2) +#define BIT_P2P_PWR_RST1_V1_8822B BIT(1) +#define BIT_P2P_PWR_RST0_V1_8822B BIT(0) + +/* 2 REG_SCHEDULER_RST_8822B */ +#define BIT_SYNC_CLI_ONCE_RIGHT_NOW_8822B BIT(2) +#define BIT_SYNC_CLI_ONCE_BY_TBTT_8822B BIT(1) +#define BIT_SCHEDULER_RST_V1_8822B BIT(0) + +/* 2 REG_SCH_TXCMD_8822B */ + +#define BIT_SHIFT_SCH_TXCMD_8822B 0 +#define BIT_MASK_SCH_TXCMD_8822B 0xffffffffL +#define BIT_SCH_TXCMD_8822B(x) \ + (((x) & BIT_MASK_SCH_TXCMD_8822B) << BIT_SHIFT_SCH_TXCMD_8822B) +#define BITS_SCH_TXCMD_8822B \ + (BIT_MASK_SCH_TXCMD_8822B << BIT_SHIFT_SCH_TXCMD_8822B) +#define BIT_CLEAR_SCH_TXCMD_8822B(x) ((x) & (~BITS_SCH_TXCMD_8822B)) +#define BIT_GET_SCH_TXCMD_8822B(x) \ + (((x) >> BIT_SHIFT_SCH_TXCMD_8822B) & BIT_MASK_SCH_TXCMD_8822B) +#define BIT_SET_SCH_TXCMD_8822B(x, v) \ + (BIT_CLEAR_SCH_TXCMD_8822B(x) | BIT_SCH_TXCMD_8822B(v)) + +/* 2 REG_PAGE5_DUMMY_8822B */ + +/* 2 REG_CPUMGQ_TX_TIMER_8822B */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822B 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_V1_8822B 0xffffffffL +#define BIT_CPUMGQ_TX_TIMER_V1_8822B(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1_8822B) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822B) +#define BITS_CPUMGQ_TX_TIMER_V1_8822B \ + (BIT_MASK_CPUMGQ_TX_TIMER_V1_8822B \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822B) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8822B(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_V1_8822B)) +#define BIT_GET_CPUMGQ_TX_TIMER_V1_8822B(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822B) & \ + BIT_MASK_CPUMGQ_TX_TIMER_V1_8822B) +#define BIT_SET_CPUMGQ_TX_TIMER_V1_8822B(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8822B(x) | \ + BIT_CPUMGQ_TX_TIMER_V1_8822B(v)) + +/* 2 REG_PS_TIMER_A_8822B */ + +#define BIT_SHIFT_PS_TIMER_A_V1_8822B 0 +#define BIT_MASK_PS_TIMER_A_V1_8822B 0xffffffffL +#define BIT_PS_TIMER_A_V1_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_A_V1_8822B) << BIT_SHIFT_PS_TIMER_A_V1_8822B) +#define BITS_PS_TIMER_A_V1_8822B \ + (BIT_MASK_PS_TIMER_A_V1_8822B << BIT_SHIFT_PS_TIMER_A_V1_8822B) +#define BIT_CLEAR_PS_TIMER_A_V1_8822B(x) ((x) & (~BITS_PS_TIMER_A_V1_8822B)) +#define BIT_GET_PS_TIMER_A_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_V1_8822B) & BIT_MASK_PS_TIMER_A_V1_8822B) +#define BIT_SET_PS_TIMER_A_V1_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_A_V1_8822B(x) | BIT_PS_TIMER_A_V1_8822B(v)) + +/* 2 REG_PS_TIMER_B_8822B */ + +#define BIT_SHIFT_PS_TIMER_B_V1_8822B 0 +#define BIT_MASK_PS_TIMER_B_V1_8822B 0xffffffffL +#define BIT_PS_TIMER_B_V1_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_B_V1_8822B) << BIT_SHIFT_PS_TIMER_B_V1_8822B) +#define BITS_PS_TIMER_B_V1_8822B \ + (BIT_MASK_PS_TIMER_B_V1_8822B << BIT_SHIFT_PS_TIMER_B_V1_8822B) +#define BIT_CLEAR_PS_TIMER_B_V1_8822B(x) ((x) & (~BITS_PS_TIMER_B_V1_8822B)) +#define BIT_GET_PS_TIMER_B_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_V1_8822B) & BIT_MASK_PS_TIMER_B_V1_8822B) +#define BIT_SET_PS_TIMER_B_V1_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_B_V1_8822B(x) | BIT_PS_TIMER_B_V1_8822B(v)) + +/* 2 REG_PS_TIMER_C_8822B */ + +#define BIT_SHIFT_PS_TIMER_C_V1_8822B 0 +#define BIT_MASK_PS_TIMER_C_V1_8822B 0xffffffffL +#define BIT_PS_TIMER_C_V1_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_C_V1_8822B) << BIT_SHIFT_PS_TIMER_C_V1_8822B) +#define BITS_PS_TIMER_C_V1_8822B \ + (BIT_MASK_PS_TIMER_C_V1_8822B << BIT_SHIFT_PS_TIMER_C_V1_8822B) +#define BIT_CLEAR_PS_TIMER_C_V1_8822B(x) ((x) & (~BITS_PS_TIMER_C_V1_8822B)) +#define BIT_GET_PS_TIMER_C_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_V1_8822B) & BIT_MASK_PS_TIMER_C_V1_8822B) +#define BIT_SET_PS_TIMER_C_V1_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_C_V1_8822B(x) | BIT_PS_TIMER_C_V1_8822B(v)) + +/* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8822B */ +#define BIT_CPUMGQ_TIMER_EN_8822B BIT(31) +#define BIT_CPUMGQ_TX_EN_8822B BIT(28) + +#define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822B 24 +#define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822B 0x7 +#define BIT_CPUMGQ_TIMER_TSF_SEL_8822B(x) \ + (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822B) \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822B) +#define BITS_CPUMGQ_TIMER_TSF_SEL_8822B \ + (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822B \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822B) +#define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8822B(x) \ + ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_8822B)) +#define BIT_GET_CPUMGQ_TIMER_TSF_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822B) & \ + BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822B) +#define BIT_SET_CPUMGQ_TIMER_TSF_SEL_8822B(x, v) \ + (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8822B(x) | \ + BIT_CPUMGQ_TIMER_TSF_SEL_8822B(v)) + +#define BIT_PS_TIMER_C_EN_8822B BIT(23) + +#define BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822B 16 +#define BIT_MASK_PS_TIMER_C_TSF_SEL_8822B 0x7 +#define BIT_PS_TIMER_C_TSF_SEL_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL_8822B) \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822B) +#define BITS_PS_TIMER_C_TSF_SEL_8822B \ + (BIT_MASK_PS_TIMER_C_TSF_SEL_8822B \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822B) +#define BIT_CLEAR_PS_TIMER_C_TSF_SEL_8822B(x) \ + ((x) & (~BITS_PS_TIMER_C_TSF_SEL_8822B)) +#define BIT_GET_PS_TIMER_C_TSF_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822B) & \ + BIT_MASK_PS_TIMER_C_TSF_SEL_8822B) +#define BIT_SET_PS_TIMER_C_TSF_SEL_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_C_TSF_SEL_8822B(x) | \ + BIT_PS_TIMER_C_TSF_SEL_8822B(v)) + +#define BIT_PS_TIMER_B_EN_8822B BIT(15) + +#define BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822B 8 +#define BIT_MASK_PS_TIMER_B_TSF_SEL_8822B 0x7 +#define BIT_PS_TIMER_B_TSF_SEL_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_8822B) \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822B) +#define BITS_PS_TIMER_B_TSF_SEL_8822B \ + (BIT_MASK_PS_TIMER_B_TSF_SEL_8822B \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822B) +#define BIT_CLEAR_PS_TIMER_B_TSF_SEL_8822B(x) \ + ((x) & (~BITS_PS_TIMER_B_TSF_SEL_8822B)) +#define BIT_GET_PS_TIMER_B_TSF_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822B) & \ + BIT_MASK_PS_TIMER_B_TSF_SEL_8822B) +#define BIT_SET_PS_TIMER_B_TSF_SEL_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_B_TSF_SEL_8822B(x) | \ + BIT_PS_TIMER_B_TSF_SEL_8822B(v)) + +#define BIT_PS_TIMER_A_EN_8822B BIT(7) + +#define BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822B 0 +#define BIT_MASK_PS_TIMER_A_TSF_SEL_8822B 0x7 +#define BIT_PS_TIMER_A_TSF_SEL_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_8822B) \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822B) +#define BITS_PS_TIMER_A_TSF_SEL_8822B \ + (BIT_MASK_PS_TIMER_A_TSF_SEL_8822B \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822B) +#define BIT_CLEAR_PS_TIMER_A_TSF_SEL_8822B(x) \ + ((x) & (~BITS_PS_TIMER_A_TSF_SEL_8822B)) +#define BIT_GET_PS_TIMER_A_TSF_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822B) & \ + BIT_MASK_PS_TIMER_A_TSF_SEL_8822B) +#define BIT_SET_PS_TIMER_A_TSF_SEL_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_A_TSF_SEL_8822B(x) | \ + BIT_PS_TIMER_A_TSF_SEL_8822B(v)) + +/* 2 REG_CPUMGQ_TX_TIMER_EARLY_8822B */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822B 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822B 0xff +#define BIT_CPUMGQ_TX_TIMER_EARLY_8822B(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822B) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822B) +#define BITS_CPUMGQ_TX_TIMER_EARLY_8822B \ + (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822B \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822B) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8822B(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_8822B)) +#define BIT_GET_CPUMGQ_TX_TIMER_EARLY_8822B(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822B) & \ + BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822B) +#define BIT_SET_CPUMGQ_TX_TIMER_EARLY_8822B(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8822B(x) | \ + BIT_CPUMGQ_TX_TIMER_EARLY_8822B(v)) + +/* 2 REG_PS_TIMER_A_EARLY_8822B */ + +#define BIT_SHIFT_PS_TIMER_A_EARLY_8822B 0 +#define BIT_MASK_PS_TIMER_A_EARLY_8822B 0xff +#define BIT_PS_TIMER_A_EARLY_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_A_EARLY_8822B) \ + << BIT_SHIFT_PS_TIMER_A_EARLY_8822B) +#define BITS_PS_TIMER_A_EARLY_8822B \ + (BIT_MASK_PS_TIMER_A_EARLY_8822B << BIT_SHIFT_PS_TIMER_A_EARLY_8822B) +#define BIT_CLEAR_PS_TIMER_A_EARLY_8822B(x) \ + ((x) & (~BITS_PS_TIMER_A_EARLY_8822B)) +#define BIT_GET_PS_TIMER_A_EARLY_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY_8822B) & \ + BIT_MASK_PS_TIMER_A_EARLY_8822B) +#define BIT_SET_PS_TIMER_A_EARLY_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_A_EARLY_8822B(x) | BIT_PS_TIMER_A_EARLY_8822B(v)) + +/* 2 REG_PS_TIMER_B_EARLY_8822B */ + +#define BIT_SHIFT_PS_TIMER_B_EARLY_8822B 0 +#define BIT_MASK_PS_TIMER_B_EARLY_8822B 0xff +#define BIT_PS_TIMER_B_EARLY_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_B_EARLY_8822B) \ + << BIT_SHIFT_PS_TIMER_B_EARLY_8822B) +#define BITS_PS_TIMER_B_EARLY_8822B \ + (BIT_MASK_PS_TIMER_B_EARLY_8822B << BIT_SHIFT_PS_TIMER_B_EARLY_8822B) +#define BIT_CLEAR_PS_TIMER_B_EARLY_8822B(x) \ + ((x) & (~BITS_PS_TIMER_B_EARLY_8822B)) +#define BIT_GET_PS_TIMER_B_EARLY_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY_8822B) & \ + BIT_MASK_PS_TIMER_B_EARLY_8822B) +#define BIT_SET_PS_TIMER_B_EARLY_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_B_EARLY_8822B(x) | BIT_PS_TIMER_B_EARLY_8822B(v)) + +/* 2 REG_PS_TIMER_C_EARLY_8822B */ + +#define BIT_SHIFT_PS_TIMER_C_EARLY_8822B 0 +#define BIT_MASK_PS_TIMER_C_EARLY_8822B 0xff +#define BIT_PS_TIMER_C_EARLY_8822B(x) \ + (((x) & BIT_MASK_PS_TIMER_C_EARLY_8822B) \ + << BIT_SHIFT_PS_TIMER_C_EARLY_8822B) +#define BITS_PS_TIMER_C_EARLY_8822B \ + (BIT_MASK_PS_TIMER_C_EARLY_8822B << BIT_SHIFT_PS_TIMER_C_EARLY_8822B) +#define BIT_CLEAR_PS_TIMER_C_EARLY_8822B(x) \ + ((x) & (~BITS_PS_TIMER_C_EARLY_8822B)) +#define BIT_GET_PS_TIMER_C_EARLY_8822B(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY_8822B) & \ + BIT_MASK_PS_TIMER_C_EARLY_8822B) +#define BIT_SET_PS_TIMER_C_EARLY_8822B(x, v) \ + (BIT_CLEAR_PS_TIMER_C_EARLY_8822B(x) | BIT_PS_TIMER_C_EARLY_8822B(v)) + +/* 2 REG_CPUMGQ_PARAMETER_8822B */ + +/* 2 REG_NOT_VALID_8822B */ +#define BIT_MAC_STOP_CPUMGQ_8822B BIT(16) + +#define BIT_SHIFT_CW_8822B 8 +#define BIT_MASK_CW_8822B 0xff +#define BIT_CW_8822B(x) (((x) & BIT_MASK_CW_8822B) << BIT_SHIFT_CW_8822B) +#define BITS_CW_8822B (BIT_MASK_CW_8822B << BIT_SHIFT_CW_8822B) +#define BIT_CLEAR_CW_8822B(x) ((x) & (~BITS_CW_8822B)) +#define BIT_GET_CW_8822B(x) (((x) >> BIT_SHIFT_CW_8822B) & BIT_MASK_CW_8822B) +#define BIT_SET_CW_8822B(x, v) (BIT_CLEAR_CW_8822B(x) | BIT_CW_8822B(v)) + +#define BIT_SHIFT_AIFS_8822B 0 +#define BIT_MASK_AIFS_8822B 0xff +#define BIT_AIFS_8822B(x) (((x) & BIT_MASK_AIFS_8822B) << BIT_SHIFT_AIFS_8822B) +#define BITS_AIFS_8822B (BIT_MASK_AIFS_8822B << BIT_SHIFT_AIFS_8822B) +#define BIT_CLEAR_AIFS_8822B(x) ((x) & (~BITS_AIFS_8822B)) +#define BIT_GET_AIFS_8822B(x) \ + (((x) >> BIT_SHIFT_AIFS_8822B) & BIT_MASK_AIFS_8822B) +#define BIT_SET_AIFS_8822B(x, v) (BIT_CLEAR_AIFS_8822B(x) | BIT_AIFS_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_BWOPMODE_8822B (BW OPERATION MODE REGISTER) */ + +/* 2 REG_WMAC_FWPKT_CR_8822B */ +#define BIT_FWEN_8822B BIT(7) +#define BIT_PHYSTS_PKT_CTRL_8822B BIT(6) +#define BIT_APPHDR_MIDSRCH_FAIL_8822B BIT(4) +#define BIT_FWPARSING_EN_8822B BIT(3) + +#define BIT_SHIFT_APPEND_MHDR_LEN_8822B 0 +#define BIT_MASK_APPEND_MHDR_LEN_8822B 0x7 +#define BIT_APPEND_MHDR_LEN_8822B(x) \ + (((x) & BIT_MASK_APPEND_MHDR_LEN_8822B) \ + << BIT_SHIFT_APPEND_MHDR_LEN_8822B) +#define BITS_APPEND_MHDR_LEN_8822B \ + (BIT_MASK_APPEND_MHDR_LEN_8822B << BIT_SHIFT_APPEND_MHDR_LEN_8822B) +#define BIT_CLEAR_APPEND_MHDR_LEN_8822B(x) ((x) & (~BITS_APPEND_MHDR_LEN_8822B)) +#define BIT_GET_APPEND_MHDR_LEN_8822B(x) \ + (((x) >> BIT_SHIFT_APPEND_MHDR_LEN_8822B) & \ + BIT_MASK_APPEND_MHDR_LEN_8822B) +#define BIT_SET_APPEND_MHDR_LEN_8822B(x, v) \ + (BIT_CLEAR_APPEND_MHDR_LEN_8822B(x) | BIT_APPEND_MHDR_LEN_8822B(v)) + +/* 2 REG_WMAC_CR_8822B (WMAC CR AND APSD CONTROL REGISTER) */ +#define BIT_IC_MACPHY_M_8822B BIT(0) + +/* 2 REG_TCR_8822B (TRANSMISSION CONFIGURATION REGISTER) */ +#define BIT_WMAC_EN_RTS_ADDR_8822B BIT(31) +#define BIT_WMAC_DISABLE_CCK_8822B BIT(30) +#define BIT_WMAC_RAW_LEN_8822B BIT(29) +#define BIT_WMAC_NOTX_IN_RXNDP_8822B BIT(28) +#define BIT_WMAC_EN_EOF_8822B BIT(27) +#define BIT_WMAC_BF_SEL_8822B BIT(26) +#define BIT_WMAC_ANTMODE_SEL_8822B BIT(25) +#define BIT_WMAC_TCRPWRMGT_HWCTL_8822B BIT(24) +#define BIT_WMAC_SMOOTH_VAL_8822B BIT(23) +#define BIT_FETCH_MPDU_AFTER_WSEC_RDY_8822B BIT(20) +#define BIT_WMAC_TCR_EN_20MST_8822B BIT(19) +#define BIT_WMAC_DIS_SIGTA_8822B BIT(18) +#define BIT_WMAC_DIS_A2B0_8822B BIT(17) +#define BIT_WMAC_MSK_SIGBCRC_8822B BIT(16) +#define BIT_WMAC_TCR_ERRSTEN_3_8822B BIT(15) +#define BIT_WMAC_TCR_ERRSTEN_2_8822B BIT(14) +#define BIT_WMAC_TCR_ERRSTEN_1_8822B BIT(13) +#define BIT_WMAC_TCR_ERRSTEN_0_8822B BIT(12) +#define BIT_WMAC_TCR_TXSK_PERPKT_8822B BIT(11) +#define BIT_ICV_8822B BIT(10) +#define BIT_CFEND_FORMAT_8822B BIT(9) +#define BIT_CRC_8822B BIT(8) +#define BIT_PWRBIT_OW_EN_8822B BIT(7) +#define BIT_PWR_ST_8822B BIT(6) +#define BIT_WMAC_TCR_UPD_TIMIE_8822B BIT(5) +#define BIT_WMAC_TCR_UPD_HGQMD_8822B BIT(4) +#define BIT_VHTSIGA1_TXPS_8822B BIT(3) +#define BIT_PAD_SEL_8822B BIT(2) +#define BIT_DIS_GCLK_8822B BIT(1) + +/* 2 REG_RCR_8822B (RECEIVE CONFIGURATION REGISTER) */ +#define BIT_APP_FCS_8822B BIT(31) +#define BIT_APP_MIC_8822B BIT(30) +#define BIT_APP_ICV_8822B BIT(29) +#define BIT_APP_PHYSTS_8822B BIT(28) +#define BIT_APP_BASSN_8822B BIT(27) +#define BIT_VHT_DACK_8822B BIT(26) +#define BIT_TCPOFLD_EN_8822B BIT(25) +#define BIT_ENMBID_8822B BIT(24) +#define BIT_LSIGEN_8822B BIT(23) +#define BIT_MFBEN_8822B BIT(22) +#define BIT_DISCHKPPDLLEN_8822B BIT(21) +#define BIT_PKTCTL_DLEN_8822B BIT(20) +#define BIT_TIM_PARSER_EN_8822B BIT(18) +#define BIT_BC_MD_EN_8822B BIT(17) +#define BIT_UC_MD_EN_8822B BIT(16) +#define BIT_RXSK_PERPKT_8822B BIT(15) +#define BIT_HTC_LOC_CTRL_8822B BIT(14) +#define BIT_RPFM_CAM_ENABLE_8822B BIT(12) +#define BIT_TA_BCN_8822B BIT(11) +#define BIT_DISDECMYPKT_8822B BIT(10) +#define BIT_AICV_8822B BIT(9) +#define BIT_ACRC32_8822B BIT(8) +#define BIT_CBSSID_BCN_8822B BIT(7) +#define BIT_CBSSID_DATA_8822B BIT(6) +#define BIT_APWRMGT_8822B BIT(5) +#define BIT_ADD3_8822B BIT(4) +#define BIT_AB_8822B BIT(3) +#define BIT_AM_8822B BIT(2) +#define BIT_APM_8822B BIT(1) +#define BIT_AAP_8822B BIT(0) + +/* 2 REG_RX_DRVINFO_SZ_8822B (RX DRIVER INFO SIZE REGISTER) */ +#define BIT_PHYSTS_PER_PKT_MODE_8822B BIT(7) + +#define BIT_SHIFT_DRVINFO_SZ_V1_8822B 0 +#define BIT_MASK_DRVINFO_SZ_V1_8822B 0xf +#define BIT_DRVINFO_SZ_V1_8822B(x) \ + (((x) & BIT_MASK_DRVINFO_SZ_V1_8822B) << BIT_SHIFT_DRVINFO_SZ_V1_8822B) +#define BITS_DRVINFO_SZ_V1_8822B \ + (BIT_MASK_DRVINFO_SZ_V1_8822B << BIT_SHIFT_DRVINFO_SZ_V1_8822B) +#define BIT_CLEAR_DRVINFO_SZ_V1_8822B(x) ((x) & (~BITS_DRVINFO_SZ_V1_8822B)) +#define BIT_GET_DRVINFO_SZ_V1_8822B(x) \ + (((x) >> BIT_SHIFT_DRVINFO_SZ_V1_8822B) & BIT_MASK_DRVINFO_SZ_V1_8822B) +#define BIT_SET_DRVINFO_SZ_V1_8822B(x, v) \ + (BIT_CLEAR_DRVINFO_SZ_V1_8822B(x) | BIT_DRVINFO_SZ_V1_8822B(v)) + +/* 2 REG_RX_DLK_TIME_8822B (RX DEADLOCK TIME REGISTER) */ + +#define BIT_SHIFT_RX_DLK_TIME_8822B 0 +#define BIT_MASK_RX_DLK_TIME_8822B 0xff +#define BIT_RX_DLK_TIME_8822B(x) \ + (((x) & BIT_MASK_RX_DLK_TIME_8822B) << BIT_SHIFT_RX_DLK_TIME_8822B) +#define BITS_RX_DLK_TIME_8822B \ + (BIT_MASK_RX_DLK_TIME_8822B << BIT_SHIFT_RX_DLK_TIME_8822B) +#define BIT_CLEAR_RX_DLK_TIME_8822B(x) ((x) & (~BITS_RX_DLK_TIME_8822B)) +#define BIT_GET_RX_DLK_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_RX_DLK_TIME_8822B) & BIT_MASK_RX_DLK_TIME_8822B) +#define BIT_SET_RX_DLK_TIME_8822B(x, v) \ + (BIT_CLEAR_RX_DLK_TIME_8822B(x) | BIT_RX_DLK_TIME_8822B(v)) + +/* 2 REG_RX_PKT_LIMIT_8822B (RX PACKET LENGTH LIMIT REGISTER) */ + +#define BIT_SHIFT_RXPKTLMT_8822B 0 +#define BIT_MASK_RXPKTLMT_8822B 0x3f +#define BIT_RXPKTLMT_8822B(x) \ + (((x) & BIT_MASK_RXPKTLMT_8822B) << BIT_SHIFT_RXPKTLMT_8822B) +#define BITS_RXPKTLMT_8822B \ + (BIT_MASK_RXPKTLMT_8822B << BIT_SHIFT_RXPKTLMT_8822B) +#define BIT_CLEAR_RXPKTLMT_8822B(x) ((x) & (~BITS_RXPKTLMT_8822B)) +#define BIT_GET_RXPKTLMT_8822B(x) \ + (((x) >> BIT_SHIFT_RXPKTLMT_8822B) & BIT_MASK_RXPKTLMT_8822B) +#define BIT_SET_RXPKTLMT_8822B(x, v) \ + (BIT_CLEAR_RXPKTLMT_8822B(x) | BIT_RXPKTLMT_8822B(v)) + +/* 2 REG_MACID_8822B (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_8822B 0 +#define BIT_MASK_MACID_8822B 0xffffffffffffL +#define BIT_MACID_8822B(x) \ + (((x) & BIT_MASK_MACID_8822B) << BIT_SHIFT_MACID_8822B) +#define BITS_MACID_8822B (BIT_MASK_MACID_8822B << BIT_SHIFT_MACID_8822B) +#define BIT_CLEAR_MACID_8822B(x) ((x) & (~BITS_MACID_8822B)) +#define BIT_GET_MACID_8822B(x) \ + (((x) >> BIT_SHIFT_MACID_8822B) & BIT_MASK_MACID_8822B) +#define BIT_SET_MACID_8822B(x, v) \ + (BIT_CLEAR_MACID_8822B(x) | BIT_MACID_8822B(v)) + +/* 2 REG_BSSID_8822B (BSSID REGISTER) */ + +#define BIT_SHIFT_BSSID_8822B 0 +#define BIT_MASK_BSSID_8822B 0xffffffffffffL +#define BIT_BSSID_8822B(x) \ + (((x) & BIT_MASK_BSSID_8822B) << BIT_SHIFT_BSSID_8822B) +#define BITS_BSSID_8822B (BIT_MASK_BSSID_8822B << BIT_SHIFT_BSSID_8822B) +#define BIT_CLEAR_BSSID_8822B(x) ((x) & (~BITS_BSSID_8822B)) +#define BIT_GET_BSSID_8822B(x) \ + (((x) >> BIT_SHIFT_BSSID_8822B) & BIT_MASK_BSSID_8822B) +#define BIT_SET_BSSID_8822B(x, v) \ + (BIT_CLEAR_BSSID_8822B(x) | BIT_BSSID_8822B(v)) + +/* 2 REG_MAR_8822B (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_8822B 0 +#define BIT_MASK_MAR_8822B 0xffffffffffffffffL +#define BIT_MAR_8822B(x) (((x) & BIT_MASK_MAR_8822B) << BIT_SHIFT_MAR_8822B) +#define BITS_MAR_8822B (BIT_MASK_MAR_8822B << BIT_SHIFT_MAR_8822B) +#define BIT_CLEAR_MAR_8822B(x) ((x) & (~BITS_MAR_8822B)) +#define BIT_GET_MAR_8822B(x) (((x) >> BIT_SHIFT_MAR_8822B) & BIT_MASK_MAR_8822B) +#define BIT_SET_MAR_8822B(x, v) (BIT_CLEAR_MAR_8822B(x) | BIT_MAR_8822B(v)) + +/* 2 REG_MBIDCAMCFG_1_8822B (MBSSID CAM CONFIGURATION REGISTER) */ + +#define BIT_SHIFT_MBIDCAM_RWDATA_L_8822B 0 +#define BIT_MASK_MBIDCAM_RWDATA_L_8822B 0xffffffffL +#define BIT_MBIDCAM_RWDATA_L_8822B(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_L_8822B) \ + << BIT_SHIFT_MBIDCAM_RWDATA_L_8822B) +#define BITS_MBIDCAM_RWDATA_L_8822B \ + (BIT_MASK_MBIDCAM_RWDATA_L_8822B << BIT_SHIFT_MBIDCAM_RWDATA_L_8822B) +#define BIT_CLEAR_MBIDCAM_RWDATA_L_8822B(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_L_8822B)) +#define BIT_GET_MBIDCAM_RWDATA_L_8822B(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L_8822B) & \ + BIT_MASK_MBIDCAM_RWDATA_L_8822B) +#define BIT_SET_MBIDCAM_RWDATA_L_8822B(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_L_8822B(x) | BIT_MBIDCAM_RWDATA_L_8822B(v)) + +/* 2 REG_MBIDCAMCFG_2_8822B (MBSSID CAM CONFIGURATION REGISTER) */ +#define BIT_MBIDCAM_POLL_8822B BIT(31) +#define BIT_MBIDCAM_WT_EN_8822B BIT(30) + +#define BIT_SHIFT_MBIDCAM_ADDR_8822B 24 +#define BIT_MASK_MBIDCAM_ADDR_8822B 0x1f +#define BIT_MBIDCAM_ADDR_8822B(x) \ + (((x) & BIT_MASK_MBIDCAM_ADDR_8822B) << BIT_SHIFT_MBIDCAM_ADDR_8822B) +#define BITS_MBIDCAM_ADDR_8822B \ + (BIT_MASK_MBIDCAM_ADDR_8822B << BIT_SHIFT_MBIDCAM_ADDR_8822B) +#define BIT_CLEAR_MBIDCAM_ADDR_8822B(x) ((x) & (~BITS_MBIDCAM_ADDR_8822B)) +#define BIT_GET_MBIDCAM_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_ADDR_8822B) & BIT_MASK_MBIDCAM_ADDR_8822B) +#define BIT_SET_MBIDCAM_ADDR_8822B(x, v) \ + (BIT_CLEAR_MBIDCAM_ADDR_8822B(x) | BIT_MBIDCAM_ADDR_8822B(v)) + +#define BIT_MBIDCAM_VALID_8822B BIT(23) +#define BIT_LSIC_TXOP_EN_8822B BIT(17) +#define BIT_CTS_EN_8822B BIT(16) + +#define BIT_SHIFT_MBIDCAM_RWDATA_H_8822B 0 +#define BIT_MASK_MBIDCAM_RWDATA_H_8822B 0xffff +#define BIT_MBIDCAM_RWDATA_H_8822B(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_H_8822B) \ + << BIT_SHIFT_MBIDCAM_RWDATA_H_8822B) +#define BITS_MBIDCAM_RWDATA_H_8822B \ + (BIT_MASK_MBIDCAM_RWDATA_H_8822B << BIT_SHIFT_MBIDCAM_RWDATA_H_8822B) +#define BIT_CLEAR_MBIDCAM_RWDATA_H_8822B(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_H_8822B)) +#define BIT_GET_MBIDCAM_RWDATA_H_8822B(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H_8822B) & \ + BIT_MASK_MBIDCAM_RWDATA_H_8822B) +#define BIT_SET_MBIDCAM_RWDATA_H_8822B(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_H_8822B(x) | BIT_MBIDCAM_RWDATA_H_8822B(v)) + +/* 2 REG_ZLD_NUM_8822B */ + +#define BIT_SHIFT_ZLD_NUM_8822B 0 +#define BIT_MASK_ZLD_NUM_8822B 0xff +#define BIT_ZLD_NUM_8822B(x) \ + (((x) & BIT_MASK_ZLD_NUM_8822B) << BIT_SHIFT_ZLD_NUM_8822B) +#define BITS_ZLD_NUM_8822B (BIT_MASK_ZLD_NUM_8822B << BIT_SHIFT_ZLD_NUM_8822B) +#define BIT_CLEAR_ZLD_NUM_8822B(x) ((x) & (~BITS_ZLD_NUM_8822B)) +#define BIT_GET_ZLD_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_ZLD_NUM_8822B) & BIT_MASK_ZLD_NUM_8822B) +#define BIT_SET_ZLD_NUM_8822B(x, v) \ + (BIT_CLEAR_ZLD_NUM_8822B(x) | BIT_ZLD_NUM_8822B(v)) + +/* 2 REG_UDF_THSD_8822B */ + +#define BIT_SHIFT_UDF_THSD_8822B 0 +#define BIT_MASK_UDF_THSD_8822B 0xff +#define BIT_UDF_THSD_8822B(x) \ + (((x) & BIT_MASK_UDF_THSD_8822B) << BIT_SHIFT_UDF_THSD_8822B) +#define BITS_UDF_THSD_8822B \ + (BIT_MASK_UDF_THSD_8822B << BIT_SHIFT_UDF_THSD_8822B) +#define BIT_CLEAR_UDF_THSD_8822B(x) ((x) & (~BITS_UDF_THSD_8822B)) +#define BIT_GET_UDF_THSD_8822B(x) \ + (((x) >> BIT_SHIFT_UDF_THSD_8822B) & BIT_MASK_UDF_THSD_8822B) +#define BIT_SET_UDF_THSD_8822B(x, v) \ + (BIT_CLEAR_UDF_THSD_8822B(x) | BIT_UDF_THSD_8822B(v)) + +/* 2 REG_WMAC_TCR_TSFT_OFS_8822B */ + +#define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822B 0 +#define BIT_MASK_WMAC_TCR_TSFT_OFS_8822B 0xffff +#define BIT_WMAC_TCR_TSFT_OFS_8822B(x) \ + (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8822B) \ + << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822B) +#define BITS_WMAC_TCR_TSFT_OFS_8822B \ + (BIT_MASK_WMAC_TCR_TSFT_OFS_8822B << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822B) +#define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8822B(x) \ + ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8822B)) +#define BIT_GET_WMAC_TCR_TSFT_OFS_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822B) & \ + BIT_MASK_WMAC_TCR_TSFT_OFS_8822B) +#define BIT_SET_WMAC_TCR_TSFT_OFS_8822B(x, v) \ + (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8822B(x) | BIT_WMAC_TCR_TSFT_OFS_8822B(v)) + +/* 2 REG_MCU_TEST_2_V1_8822B */ + +#define BIT_SHIFT_MCU_RSVD_2_V1_8822B 0 +#define BIT_MASK_MCU_RSVD_2_V1_8822B 0xffff +#define BIT_MCU_RSVD_2_V1_8822B(x) \ + (((x) & BIT_MASK_MCU_RSVD_2_V1_8822B) << BIT_SHIFT_MCU_RSVD_2_V1_8822B) +#define BITS_MCU_RSVD_2_V1_8822B \ + (BIT_MASK_MCU_RSVD_2_V1_8822B << BIT_SHIFT_MCU_RSVD_2_V1_8822B) +#define BIT_CLEAR_MCU_RSVD_2_V1_8822B(x) ((x) & (~BITS_MCU_RSVD_2_V1_8822B)) +#define BIT_GET_MCU_RSVD_2_V1_8822B(x) \ + (((x) >> BIT_SHIFT_MCU_RSVD_2_V1_8822B) & BIT_MASK_MCU_RSVD_2_V1_8822B) +#define BIT_SET_MCU_RSVD_2_V1_8822B(x, v) \ + (BIT_CLEAR_MCU_RSVD_2_V1_8822B(x) | BIT_MCU_RSVD_2_V1_8822B(v)) + +/* 2 REG_WMAC_TXTIMEOUT_8822B */ + +#define BIT_SHIFT_WMAC_TXTIMEOUT_8822B 0 +#define BIT_MASK_WMAC_TXTIMEOUT_8822B 0xff +#define BIT_WMAC_TXTIMEOUT_8822B(x) \ + (((x) & BIT_MASK_WMAC_TXTIMEOUT_8822B) \ + << BIT_SHIFT_WMAC_TXTIMEOUT_8822B) +#define BITS_WMAC_TXTIMEOUT_8822B \ + (BIT_MASK_WMAC_TXTIMEOUT_8822B << BIT_SHIFT_WMAC_TXTIMEOUT_8822B) +#define BIT_CLEAR_WMAC_TXTIMEOUT_8822B(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8822B)) +#define BIT_GET_WMAC_TXTIMEOUT_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8822B) & \ + BIT_MASK_WMAC_TXTIMEOUT_8822B) +#define BIT_SET_WMAC_TXTIMEOUT_8822B(x, v) \ + (BIT_CLEAR_WMAC_TXTIMEOUT_8822B(x) | BIT_WMAC_TXTIMEOUT_8822B(v)) + +/* 2 REG_STMP_THSD_8822B */ + +#define BIT_SHIFT_STMP_THSD_8822B 0 +#define BIT_MASK_STMP_THSD_8822B 0xff +#define BIT_STMP_THSD_8822B(x) \ + (((x) & BIT_MASK_STMP_THSD_8822B) << BIT_SHIFT_STMP_THSD_8822B) +#define BITS_STMP_THSD_8822B \ + (BIT_MASK_STMP_THSD_8822B << BIT_SHIFT_STMP_THSD_8822B) +#define BIT_CLEAR_STMP_THSD_8822B(x) ((x) & (~BITS_STMP_THSD_8822B)) +#define BIT_GET_STMP_THSD_8822B(x) \ + (((x) >> BIT_SHIFT_STMP_THSD_8822B) & BIT_MASK_STMP_THSD_8822B) +#define BIT_SET_STMP_THSD_8822B(x, v) \ + (BIT_CLEAR_STMP_THSD_8822B(x) | BIT_STMP_THSD_8822B(v)) + +/* 2 REG_MAC_SPEC_SIFS_8822B (SPECIFICATION SIFS REGISTER) */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_8822B 8 +#define BIT_MASK_SPEC_SIFS_OFDM_8822B 0xff +#define BIT_SPEC_SIFS_OFDM_8822B(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_8822B) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_8822B) +#define BITS_SPEC_SIFS_OFDM_8822B \ + (BIT_MASK_SPEC_SIFS_OFDM_8822B << BIT_SHIFT_SPEC_SIFS_OFDM_8822B) +#define BIT_CLEAR_SPEC_SIFS_OFDM_8822B(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8822B)) +#define BIT_GET_SPEC_SIFS_OFDM_8822B(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8822B) & \ + BIT_MASK_SPEC_SIFS_OFDM_8822B) +#define BIT_SET_SPEC_SIFS_OFDM_8822B(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_8822B(x) | BIT_SPEC_SIFS_OFDM_8822B(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_8822B 0 +#define BIT_MASK_SPEC_SIFS_CCK_8822B 0xff +#define BIT_SPEC_SIFS_CCK_8822B(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_8822B) << BIT_SHIFT_SPEC_SIFS_CCK_8822B) +#define BITS_SPEC_SIFS_CCK_8822B \ + (BIT_MASK_SPEC_SIFS_CCK_8822B << BIT_SHIFT_SPEC_SIFS_CCK_8822B) +#define BIT_CLEAR_SPEC_SIFS_CCK_8822B(x) ((x) & (~BITS_SPEC_SIFS_CCK_8822B)) +#define BIT_GET_SPEC_SIFS_CCK_8822B(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8822B) & BIT_MASK_SPEC_SIFS_CCK_8822B) +#define BIT_SET_SPEC_SIFS_CCK_8822B(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_8822B(x) | BIT_SPEC_SIFS_CCK_8822B(v)) + +/* 2 REG_USTIME_EDCA_8822B (US TIME TUNING FOR EDCA REGISTER) */ + +#define BIT_SHIFT_USTIME_EDCA_V1_8822B 0 +#define BIT_MASK_USTIME_EDCA_V1_8822B 0x1ff +#define BIT_USTIME_EDCA_V1_8822B(x) \ + (((x) & BIT_MASK_USTIME_EDCA_V1_8822B) \ + << BIT_SHIFT_USTIME_EDCA_V1_8822B) +#define BITS_USTIME_EDCA_V1_8822B \ + (BIT_MASK_USTIME_EDCA_V1_8822B << BIT_SHIFT_USTIME_EDCA_V1_8822B) +#define BIT_CLEAR_USTIME_EDCA_V1_8822B(x) ((x) & (~BITS_USTIME_EDCA_V1_8822B)) +#define BIT_GET_USTIME_EDCA_V1_8822B(x) \ + (((x) >> BIT_SHIFT_USTIME_EDCA_V1_8822B) & \ + BIT_MASK_USTIME_EDCA_V1_8822B) +#define BIT_SET_USTIME_EDCA_V1_8822B(x, v) \ + (BIT_CLEAR_USTIME_EDCA_V1_8822B(x) | BIT_USTIME_EDCA_V1_8822B(v)) + +/* 2 REG_RESP_SIFS_OFDM_8822B (RESPONSE SIFS FOR OFDM REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_OFDM_8822B 8 +#define BIT_MASK_SIFS_R2T_OFDM_8822B 0xff +#define BIT_SIFS_R2T_OFDM_8822B(x) \ + (((x) & BIT_MASK_SIFS_R2T_OFDM_8822B) << BIT_SHIFT_SIFS_R2T_OFDM_8822B) +#define BITS_SIFS_R2T_OFDM_8822B \ + (BIT_MASK_SIFS_R2T_OFDM_8822B << BIT_SHIFT_SIFS_R2T_OFDM_8822B) +#define BIT_CLEAR_SIFS_R2T_OFDM_8822B(x) ((x) & (~BITS_SIFS_R2T_OFDM_8822B)) +#define BIT_GET_SIFS_R2T_OFDM_8822B(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_OFDM_8822B) & BIT_MASK_SIFS_R2T_OFDM_8822B) +#define BIT_SET_SIFS_R2T_OFDM_8822B(x, v) \ + (BIT_CLEAR_SIFS_R2T_OFDM_8822B(x) | BIT_SIFS_R2T_OFDM_8822B(v)) + +#define BIT_SHIFT_SIFS_T2T_OFDM_8822B 0 +#define BIT_MASK_SIFS_T2T_OFDM_8822B 0xff +#define BIT_SIFS_T2T_OFDM_8822B(x) \ + (((x) & BIT_MASK_SIFS_T2T_OFDM_8822B) << BIT_SHIFT_SIFS_T2T_OFDM_8822B) +#define BITS_SIFS_T2T_OFDM_8822B \ + (BIT_MASK_SIFS_T2T_OFDM_8822B << BIT_SHIFT_SIFS_T2T_OFDM_8822B) +#define BIT_CLEAR_SIFS_T2T_OFDM_8822B(x) ((x) & (~BITS_SIFS_T2T_OFDM_8822B)) +#define BIT_GET_SIFS_T2T_OFDM_8822B(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_OFDM_8822B) & BIT_MASK_SIFS_T2T_OFDM_8822B) +#define BIT_SET_SIFS_T2T_OFDM_8822B(x, v) \ + (BIT_CLEAR_SIFS_T2T_OFDM_8822B(x) | BIT_SIFS_T2T_OFDM_8822B(v)) + +/* 2 REG_RESP_SIFS_CCK_8822B (RESPONSE SIFS FOR CCK REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_CCK_8822B 8 +#define BIT_MASK_SIFS_R2T_CCK_8822B 0xff +#define BIT_SIFS_R2T_CCK_8822B(x) \ + (((x) & BIT_MASK_SIFS_R2T_CCK_8822B) << BIT_SHIFT_SIFS_R2T_CCK_8822B) +#define BITS_SIFS_R2T_CCK_8822B \ + (BIT_MASK_SIFS_R2T_CCK_8822B << BIT_SHIFT_SIFS_R2T_CCK_8822B) +#define BIT_CLEAR_SIFS_R2T_CCK_8822B(x) ((x) & (~BITS_SIFS_R2T_CCK_8822B)) +#define BIT_GET_SIFS_R2T_CCK_8822B(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_CCK_8822B) & BIT_MASK_SIFS_R2T_CCK_8822B) +#define BIT_SET_SIFS_R2T_CCK_8822B(x, v) \ + (BIT_CLEAR_SIFS_R2T_CCK_8822B(x) | BIT_SIFS_R2T_CCK_8822B(v)) + +#define BIT_SHIFT_SIFS_T2T_CCK_8822B 0 +#define BIT_MASK_SIFS_T2T_CCK_8822B 0xff +#define BIT_SIFS_T2T_CCK_8822B(x) \ + (((x) & BIT_MASK_SIFS_T2T_CCK_8822B) << BIT_SHIFT_SIFS_T2T_CCK_8822B) +#define BITS_SIFS_T2T_CCK_8822B \ + (BIT_MASK_SIFS_T2T_CCK_8822B << BIT_SHIFT_SIFS_T2T_CCK_8822B) +#define BIT_CLEAR_SIFS_T2T_CCK_8822B(x) ((x) & (~BITS_SIFS_T2T_CCK_8822B)) +#define BIT_GET_SIFS_T2T_CCK_8822B(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_CCK_8822B) & BIT_MASK_SIFS_T2T_CCK_8822B) +#define BIT_SET_SIFS_T2T_CCK_8822B(x, v) \ + (BIT_CLEAR_SIFS_T2T_CCK_8822B(x) | BIT_SIFS_T2T_CCK_8822B(v)) + +/* 2 REG_EIFS_8822B (EIFS REGISTER) */ + +#define BIT_SHIFT_EIFS_8822B 0 +#define BIT_MASK_EIFS_8822B 0xffff +#define BIT_EIFS_8822B(x) (((x) & BIT_MASK_EIFS_8822B) << BIT_SHIFT_EIFS_8822B) +#define BITS_EIFS_8822B (BIT_MASK_EIFS_8822B << BIT_SHIFT_EIFS_8822B) +#define BIT_CLEAR_EIFS_8822B(x) ((x) & (~BITS_EIFS_8822B)) +#define BIT_GET_EIFS_8822B(x) \ + (((x) >> BIT_SHIFT_EIFS_8822B) & BIT_MASK_EIFS_8822B) +#define BIT_SET_EIFS_8822B(x, v) (BIT_CLEAR_EIFS_8822B(x) | BIT_EIFS_8822B(v)) + +/* 2 REG_CTS2TO_8822B (CTS2 TIMEOUT REGISTER) */ + +#define BIT_SHIFT_CTS2TO_8822B 0 +#define BIT_MASK_CTS2TO_8822B 0xff +#define BIT_CTS2TO_8822B(x) \ + (((x) & BIT_MASK_CTS2TO_8822B) << BIT_SHIFT_CTS2TO_8822B) +#define BITS_CTS2TO_8822B (BIT_MASK_CTS2TO_8822B << BIT_SHIFT_CTS2TO_8822B) +#define BIT_CLEAR_CTS2TO_8822B(x) ((x) & (~BITS_CTS2TO_8822B)) +#define BIT_GET_CTS2TO_8822B(x) \ + (((x) >> BIT_SHIFT_CTS2TO_8822B) & BIT_MASK_CTS2TO_8822B) +#define BIT_SET_CTS2TO_8822B(x, v) \ + (BIT_CLEAR_CTS2TO_8822B(x) | BIT_CTS2TO_8822B(v)) + +/* 2 REG_ACKTO_8822B (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_ACKTO_8822B 0 +#define BIT_MASK_ACKTO_8822B 0xff +#define BIT_ACKTO_8822B(x) \ + (((x) & BIT_MASK_ACKTO_8822B) << BIT_SHIFT_ACKTO_8822B) +#define BITS_ACKTO_8822B (BIT_MASK_ACKTO_8822B << BIT_SHIFT_ACKTO_8822B) +#define BIT_CLEAR_ACKTO_8822B(x) ((x) & (~BITS_ACKTO_8822B)) +#define BIT_GET_ACKTO_8822B(x) \ + (((x) >> BIT_SHIFT_ACKTO_8822B) & BIT_MASK_ACKTO_8822B) +#define BIT_SET_ACKTO_8822B(x, v) \ + (BIT_CLEAR_ACKTO_8822B(x) | BIT_ACKTO_8822B(v)) + +/* 2 REG_NAV_CTRL_8822B (NAV CONTROL REGISTER) */ + +#define BIT_SHIFT_NAV_UPPER_8822B 16 +#define BIT_MASK_NAV_UPPER_8822B 0xff +#define BIT_NAV_UPPER_8822B(x) \ + (((x) & BIT_MASK_NAV_UPPER_8822B) << BIT_SHIFT_NAV_UPPER_8822B) +#define BITS_NAV_UPPER_8822B \ + (BIT_MASK_NAV_UPPER_8822B << BIT_SHIFT_NAV_UPPER_8822B) +#define BIT_CLEAR_NAV_UPPER_8822B(x) ((x) & (~BITS_NAV_UPPER_8822B)) +#define BIT_GET_NAV_UPPER_8822B(x) \ + (((x) >> BIT_SHIFT_NAV_UPPER_8822B) & BIT_MASK_NAV_UPPER_8822B) +#define BIT_SET_NAV_UPPER_8822B(x, v) \ + (BIT_CLEAR_NAV_UPPER_8822B(x) | BIT_NAV_UPPER_8822B(v)) + +#define BIT_SHIFT_RXMYRTS_NAV_8822B 8 +#define BIT_MASK_RXMYRTS_NAV_8822B 0xf +#define BIT_RXMYRTS_NAV_8822B(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_8822B) << BIT_SHIFT_RXMYRTS_NAV_8822B) +#define BITS_RXMYRTS_NAV_8822B \ + (BIT_MASK_RXMYRTS_NAV_8822B << BIT_SHIFT_RXMYRTS_NAV_8822B) +#define BIT_CLEAR_RXMYRTS_NAV_8822B(x) ((x) & (~BITS_RXMYRTS_NAV_8822B)) +#define BIT_GET_RXMYRTS_NAV_8822B(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_8822B) & BIT_MASK_RXMYRTS_NAV_8822B) +#define BIT_SET_RXMYRTS_NAV_8822B(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_8822B(x) | BIT_RXMYRTS_NAV_8822B(v)) + +#define BIT_SHIFT_RTSRST_8822B 0 +#define BIT_MASK_RTSRST_8822B 0xff +#define BIT_RTSRST_8822B(x) \ + (((x) & BIT_MASK_RTSRST_8822B) << BIT_SHIFT_RTSRST_8822B) +#define BITS_RTSRST_8822B (BIT_MASK_RTSRST_8822B << BIT_SHIFT_RTSRST_8822B) +#define BIT_CLEAR_RTSRST_8822B(x) ((x) & (~BITS_RTSRST_8822B)) +#define BIT_GET_RTSRST_8822B(x) \ + (((x) >> BIT_SHIFT_RTSRST_8822B) & BIT_MASK_RTSRST_8822B) +#define BIT_SET_RTSRST_8822B(x, v) \ + (BIT_CLEAR_RTSRST_8822B(x) | BIT_RTSRST_8822B(v)) + +/* 2 REG_BACAMCMD_8822B (BLOCK ACK CAM COMMAND REGISTER) */ +#define BIT_BACAM_POLL_8822B BIT(31) +#define BIT_BACAM_RST_8822B BIT(17) +#define BIT_BACAM_RW_8822B BIT(16) + +#define BIT_SHIFT_TXSBM_8822B 14 +#define BIT_MASK_TXSBM_8822B 0x3 +#define BIT_TXSBM_8822B(x) \ + (((x) & BIT_MASK_TXSBM_8822B) << BIT_SHIFT_TXSBM_8822B) +#define BITS_TXSBM_8822B (BIT_MASK_TXSBM_8822B << BIT_SHIFT_TXSBM_8822B) +#define BIT_CLEAR_TXSBM_8822B(x) ((x) & (~BITS_TXSBM_8822B)) +#define BIT_GET_TXSBM_8822B(x) \ + (((x) >> BIT_SHIFT_TXSBM_8822B) & BIT_MASK_TXSBM_8822B) +#define BIT_SET_TXSBM_8822B(x, v) \ + (BIT_CLEAR_TXSBM_8822B(x) | BIT_TXSBM_8822B(v)) + +#define BIT_SHIFT_BACAM_ADDR_8822B 0 +#define BIT_MASK_BACAM_ADDR_8822B 0x3f +#define BIT_BACAM_ADDR_8822B(x) \ + (((x) & BIT_MASK_BACAM_ADDR_8822B) << BIT_SHIFT_BACAM_ADDR_8822B) +#define BITS_BACAM_ADDR_8822B \ + (BIT_MASK_BACAM_ADDR_8822B << BIT_SHIFT_BACAM_ADDR_8822B) +#define BIT_CLEAR_BACAM_ADDR_8822B(x) ((x) & (~BITS_BACAM_ADDR_8822B)) +#define BIT_GET_BACAM_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_BACAM_ADDR_8822B) & BIT_MASK_BACAM_ADDR_8822B) +#define BIT_SET_BACAM_ADDR_8822B(x, v) \ + (BIT_CLEAR_BACAM_ADDR_8822B(x) | BIT_BACAM_ADDR_8822B(v)) + +/* 2 REG_BACAMCONTENT_8822B (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_H_8822B (32 & CPU_OPT_WIDTH) +#define BIT_MASK_BA_CONTENT_H_8822B 0xffffffffL +#define BIT_BA_CONTENT_H_8822B(x) \ + (((x) & BIT_MASK_BA_CONTENT_H_8822B) << BIT_SHIFT_BA_CONTENT_H_8822B) +#define BITS_BA_CONTENT_H_8822B \ + (BIT_MASK_BA_CONTENT_H_8822B << BIT_SHIFT_BA_CONTENT_H_8822B) +#define BIT_CLEAR_BA_CONTENT_H_8822B(x) ((x) & (~BITS_BA_CONTENT_H_8822B)) +#define BIT_GET_BA_CONTENT_H_8822B(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_H_8822B) & BIT_MASK_BA_CONTENT_H_8822B) +#define BIT_SET_BA_CONTENT_H_8822B(x, v) \ + (BIT_CLEAR_BA_CONTENT_H_8822B(x) | BIT_BA_CONTENT_H_8822B(v)) + +#define BIT_SHIFT_BA_CONTENT_L_8822B 0 +#define BIT_MASK_BA_CONTENT_L_8822B 0xffffffffL +#define BIT_BA_CONTENT_L_8822B(x) \ + (((x) & BIT_MASK_BA_CONTENT_L_8822B) << BIT_SHIFT_BA_CONTENT_L_8822B) +#define BITS_BA_CONTENT_L_8822B \ + (BIT_MASK_BA_CONTENT_L_8822B << BIT_SHIFT_BA_CONTENT_L_8822B) +#define BIT_CLEAR_BA_CONTENT_L_8822B(x) ((x) & (~BITS_BA_CONTENT_L_8822B)) +#define BIT_GET_BA_CONTENT_L_8822B(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_L_8822B) & BIT_MASK_BA_CONTENT_L_8822B) +#define BIT_SET_BA_CONTENT_L_8822B(x, v) \ + (BIT_CLEAR_BA_CONTENT_L_8822B(x) | BIT_BA_CONTENT_L_8822B(v)) + +/* 2 REG_WMAC_BITMAP_CTL_8822B */ +#define BIT_BITMAP_VO_8822B BIT(7) +#define BIT_BITMAP_VI_8822B BIT(6) +#define BIT_BITMAP_BE_8822B BIT(5) +#define BIT_BITMAP_BK_8822B BIT(4) + +#define BIT_SHIFT_BITMAP_CONDITION_8822B 2 +#define BIT_MASK_BITMAP_CONDITION_8822B 0x3 +#define BIT_BITMAP_CONDITION_8822B(x) \ + (((x) & BIT_MASK_BITMAP_CONDITION_8822B) \ + << BIT_SHIFT_BITMAP_CONDITION_8822B) +#define BITS_BITMAP_CONDITION_8822B \ + (BIT_MASK_BITMAP_CONDITION_8822B << BIT_SHIFT_BITMAP_CONDITION_8822B) +#define BIT_CLEAR_BITMAP_CONDITION_8822B(x) \ + ((x) & (~BITS_BITMAP_CONDITION_8822B)) +#define BIT_GET_BITMAP_CONDITION_8822B(x) \ + (((x) >> BIT_SHIFT_BITMAP_CONDITION_8822B) & \ + BIT_MASK_BITMAP_CONDITION_8822B) +#define BIT_SET_BITMAP_CONDITION_8822B(x, v) \ + (BIT_CLEAR_BITMAP_CONDITION_8822B(x) | BIT_BITMAP_CONDITION_8822B(v)) + +#define BIT_BITMAP_SSNBK_COUNTER_CLR_8822B BIT(1) +#define BIT_BITMAP_FORCE_8822B BIT(0) + +/* 2 REG_TX_RX_8822B STATUS */ + +#define BIT_SHIFT_RXPKT_TYPE_8822B 2 +#define BIT_MASK_RXPKT_TYPE_8822B 0x3f +#define BIT_RXPKT_TYPE_8822B(x) \ + (((x) & BIT_MASK_RXPKT_TYPE_8822B) << BIT_SHIFT_RXPKT_TYPE_8822B) +#define BITS_RXPKT_TYPE_8822B \ + (BIT_MASK_RXPKT_TYPE_8822B << BIT_SHIFT_RXPKT_TYPE_8822B) +#define BIT_CLEAR_RXPKT_TYPE_8822B(x) ((x) & (~BITS_RXPKT_TYPE_8822B)) +#define BIT_GET_RXPKT_TYPE_8822B(x) \ + (((x) >> BIT_SHIFT_RXPKT_TYPE_8822B) & BIT_MASK_RXPKT_TYPE_8822B) +#define BIT_SET_RXPKT_TYPE_8822B(x, v) \ + (BIT_CLEAR_RXPKT_TYPE_8822B(x) | BIT_RXPKT_TYPE_8822B(v)) + +#define BIT_TXACT_IND_8822B BIT(1) +#define BIT_RXACT_IND_8822B BIT(0) + +/* 2 REG_WMAC_BACAM_RPMEN_8822B */ + +#define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822B 2 +#define BIT_MASK_BITMAP_SSNBK_COUNTER_8822B 0x3f +#define BIT_BITMAP_SSNBK_COUNTER_8822B(x) \ + (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8822B) \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822B) +#define BITS_BITMAP_SSNBK_COUNTER_8822B \ + (BIT_MASK_BITMAP_SSNBK_COUNTER_8822B \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822B) +#define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8822B(x) \ + ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8822B)) +#define BIT_GET_BITMAP_SSNBK_COUNTER_8822B(x) \ + (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822B) & \ + BIT_MASK_BITMAP_SSNBK_COUNTER_8822B) +#define BIT_SET_BITMAP_SSNBK_COUNTER_8822B(x, v) \ + (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8822B(x) | \ + BIT_BITMAP_SSNBK_COUNTER_8822B(v)) + +#define BIT_BITMAP_EN_8822B BIT(1) +#define BIT_WMAC_BACAM_RPMEN_8822B BIT(0) + +/* 2 REG_LBDLY_8822B (LOOPBACK DELAY REGISTER) */ + +#define BIT_SHIFT_LBDLY_8822B 0 +#define BIT_MASK_LBDLY_8822B 0x1f +#define BIT_LBDLY_8822B(x) \ + (((x) & BIT_MASK_LBDLY_8822B) << BIT_SHIFT_LBDLY_8822B) +#define BITS_LBDLY_8822B (BIT_MASK_LBDLY_8822B << BIT_SHIFT_LBDLY_8822B) +#define BIT_CLEAR_LBDLY_8822B(x) ((x) & (~BITS_LBDLY_8822B)) +#define BIT_GET_LBDLY_8822B(x) \ + (((x) >> BIT_SHIFT_LBDLY_8822B) & BIT_MASK_LBDLY_8822B) +#define BIT_SET_LBDLY_8822B(x, v) \ + (BIT_CLEAR_LBDLY_8822B(x) | BIT_LBDLY_8822B(v)) + +/* 2 REG_RXERR_RPT_8822B (RX ERROR REPORT REGISTER) */ + +#define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822B 28 +#define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822B 0xf +#define BIT_RXERR_RPT_SEL_V1_3_0_8822B(x) \ + (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822B) \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822B) +#define BITS_RXERR_RPT_SEL_V1_3_0_8822B \ + (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822B \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822B) +#define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8822B(x) \ + ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8822B)) +#define BIT_GET_RXERR_RPT_SEL_V1_3_0_8822B(x) \ + (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822B) & \ + BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822B) +#define BIT_SET_RXERR_RPT_SEL_V1_3_0_8822B(x, v) \ + (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8822B(x) | \ + BIT_RXERR_RPT_SEL_V1_3_0_8822B(v)) + +#define BIT_RXERR_RPT_RST_8822B BIT(27) +#define BIT_RXERR_RPT_SEL_V1_4_8822B BIT(26) +#define BIT_W1S_8822B BIT(23) +#define BIT_UD_SELECT_BSSID_8822B BIT(22) + +#define BIT_SHIFT_UD_SUB_TYPE_8822B 18 +#define BIT_MASK_UD_SUB_TYPE_8822B 0xf +#define BIT_UD_SUB_TYPE_8822B(x) \ + (((x) & BIT_MASK_UD_SUB_TYPE_8822B) << BIT_SHIFT_UD_SUB_TYPE_8822B) +#define BITS_UD_SUB_TYPE_8822B \ + (BIT_MASK_UD_SUB_TYPE_8822B << BIT_SHIFT_UD_SUB_TYPE_8822B) +#define BIT_CLEAR_UD_SUB_TYPE_8822B(x) ((x) & (~BITS_UD_SUB_TYPE_8822B)) +#define BIT_GET_UD_SUB_TYPE_8822B(x) \ + (((x) >> BIT_SHIFT_UD_SUB_TYPE_8822B) & BIT_MASK_UD_SUB_TYPE_8822B) +#define BIT_SET_UD_SUB_TYPE_8822B(x, v) \ + (BIT_CLEAR_UD_SUB_TYPE_8822B(x) | BIT_UD_SUB_TYPE_8822B(v)) + +#define BIT_SHIFT_UD_TYPE_8822B 16 +#define BIT_MASK_UD_TYPE_8822B 0x3 +#define BIT_UD_TYPE_8822B(x) \ + (((x) & BIT_MASK_UD_TYPE_8822B) << BIT_SHIFT_UD_TYPE_8822B) +#define BITS_UD_TYPE_8822B (BIT_MASK_UD_TYPE_8822B << BIT_SHIFT_UD_TYPE_8822B) +#define BIT_CLEAR_UD_TYPE_8822B(x) ((x) & (~BITS_UD_TYPE_8822B)) +#define BIT_GET_UD_TYPE_8822B(x) \ + (((x) >> BIT_SHIFT_UD_TYPE_8822B) & BIT_MASK_UD_TYPE_8822B) +#define BIT_SET_UD_TYPE_8822B(x, v) \ + (BIT_CLEAR_UD_TYPE_8822B(x) | BIT_UD_TYPE_8822B(v)) + +#define BIT_SHIFT_RPT_COUNTER_8822B 0 +#define BIT_MASK_RPT_COUNTER_8822B 0xffff +#define BIT_RPT_COUNTER_8822B(x) \ + (((x) & BIT_MASK_RPT_COUNTER_8822B) << BIT_SHIFT_RPT_COUNTER_8822B) +#define BITS_RPT_COUNTER_8822B \ + (BIT_MASK_RPT_COUNTER_8822B << BIT_SHIFT_RPT_COUNTER_8822B) +#define BIT_CLEAR_RPT_COUNTER_8822B(x) ((x) & (~BITS_RPT_COUNTER_8822B)) +#define BIT_GET_RPT_COUNTER_8822B(x) \ + (((x) >> BIT_SHIFT_RPT_COUNTER_8822B) & BIT_MASK_RPT_COUNTER_8822B) +#define BIT_SET_RPT_COUNTER_8822B(x, v) \ + (BIT_CLEAR_RPT_COUNTER_8822B(x) | BIT_RPT_COUNTER_8822B(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_8822B (WMAC TX/RX PROTOCOL CONTROL REGISTER) */ + +#define BIT_SHIFT_ACKBA_TYPSEL_8822B (60 & CPU_OPT_WIDTH) +#define BIT_MASK_ACKBA_TYPSEL_8822B 0xf +#define BIT_ACKBA_TYPSEL_8822B(x) \ + (((x) & BIT_MASK_ACKBA_TYPSEL_8822B) << BIT_SHIFT_ACKBA_TYPSEL_8822B) +#define BITS_ACKBA_TYPSEL_8822B \ + (BIT_MASK_ACKBA_TYPSEL_8822B << BIT_SHIFT_ACKBA_TYPSEL_8822B) +#define BIT_CLEAR_ACKBA_TYPSEL_8822B(x) ((x) & (~BITS_ACKBA_TYPSEL_8822B)) +#define BIT_GET_ACKBA_TYPSEL_8822B(x) \ + (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8822B) & BIT_MASK_ACKBA_TYPSEL_8822B) +#define BIT_SET_ACKBA_TYPSEL_8822B(x, v) \ + (BIT_CLEAR_ACKBA_TYPSEL_8822B(x) | BIT_ACKBA_TYPSEL_8822B(v)) + +#define BIT_SHIFT_ACKBA_ACKPCHK_8822B (56 & CPU_OPT_WIDTH) +#define BIT_MASK_ACKBA_ACKPCHK_8822B 0xf +#define BIT_ACKBA_ACKPCHK_8822B(x) \ + (((x) & BIT_MASK_ACKBA_ACKPCHK_8822B) << BIT_SHIFT_ACKBA_ACKPCHK_8822B) +#define BITS_ACKBA_ACKPCHK_8822B \ + (BIT_MASK_ACKBA_ACKPCHK_8822B << BIT_SHIFT_ACKBA_ACKPCHK_8822B) +#define BIT_CLEAR_ACKBA_ACKPCHK_8822B(x) ((x) & (~BITS_ACKBA_ACKPCHK_8822B)) +#define BIT_GET_ACKBA_ACKPCHK_8822B(x) \ + (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8822B) & BIT_MASK_ACKBA_ACKPCHK_8822B) +#define BIT_SET_ACKBA_ACKPCHK_8822B(x, v) \ + (BIT_CLEAR_ACKBA_ACKPCHK_8822B(x) | BIT_ACKBA_ACKPCHK_8822B(v)) + +#define BIT_SHIFT_ACKBAR_TYPESEL_8822B (48 & CPU_OPT_WIDTH) +#define BIT_MASK_ACKBAR_TYPESEL_8822B 0xff +#define BIT_ACKBAR_TYPESEL_8822B(x) \ + (((x) & BIT_MASK_ACKBAR_TYPESEL_8822B) \ + << BIT_SHIFT_ACKBAR_TYPESEL_8822B) +#define BITS_ACKBAR_TYPESEL_8822B \ + (BIT_MASK_ACKBAR_TYPESEL_8822B << BIT_SHIFT_ACKBAR_TYPESEL_8822B) +#define BIT_CLEAR_ACKBAR_TYPESEL_8822B(x) ((x) & (~BITS_ACKBAR_TYPESEL_8822B)) +#define BIT_GET_ACKBAR_TYPESEL_8822B(x) \ + (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8822B) & \ + BIT_MASK_ACKBAR_TYPESEL_8822B) +#define BIT_SET_ACKBAR_TYPESEL_8822B(x, v) \ + (BIT_CLEAR_ACKBAR_TYPESEL_8822B(x) | BIT_ACKBAR_TYPESEL_8822B(v)) + +#define BIT_SHIFT_ACKBAR_ACKPCHK_8822B (44 & CPU_OPT_WIDTH) +#define BIT_MASK_ACKBAR_ACKPCHK_8822B 0xf +#define BIT_ACKBAR_ACKPCHK_8822B(x) \ + (((x) & BIT_MASK_ACKBAR_ACKPCHK_8822B) \ + << BIT_SHIFT_ACKBAR_ACKPCHK_8822B) +#define BITS_ACKBAR_ACKPCHK_8822B \ + (BIT_MASK_ACKBAR_ACKPCHK_8822B << BIT_SHIFT_ACKBAR_ACKPCHK_8822B) +#define BIT_CLEAR_ACKBAR_ACKPCHK_8822B(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8822B)) +#define BIT_GET_ACKBAR_ACKPCHK_8822B(x) \ + (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8822B) & \ + BIT_MASK_ACKBAR_ACKPCHK_8822B) +#define BIT_SET_ACKBAR_ACKPCHK_8822B(x, v) \ + (BIT_CLEAR_ACKBAR_ACKPCHK_8822B(x) | BIT_ACKBAR_ACKPCHK_8822B(v)) + +#define BIT_RXBA_IGNOREA2_8822B BIT(42) +#define BIT_EN_SAVE_ALL_TXOPADDR_8822B BIT(41) +#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_8822B BIT(40) +#define BIT_DIS_TXBA_AMPDUFCSERR_8822B BIT(39) +#define BIT_DIS_TXBA_RXBARINFULL_8822B BIT(38) +#define BIT_DIS_TXCFE_INFULL_8822B BIT(37) +#define BIT_DIS_TXCTS_INFULL_8822B BIT(36) +#define BIT_EN_TXACKBA_IN_TX_RDG_8822B BIT(35) +#define BIT_EN_TXACKBA_IN_TXOP_8822B BIT(34) +#define BIT_EN_TXCTS_IN_RXNAV_8822B BIT(33) +#define BIT_EN_TXCTS_INTXOP_8822B BIT(32) +#define BIT_BLK_EDCA_BBSLP_8822B BIT(31) +#define BIT_BLK_EDCA_BBSBY_8822B BIT(30) +#define BIT_ACKTO_BLOCK_SCH_EN_8822B BIT(27) +#define BIT_EIFS_BLOCK_SCH_EN_8822B BIT(26) +#define BIT_PLCPCHK_RST_EIFS_8822B BIT(25) +#define BIT_CCA_RST_EIFS_8822B BIT(24) +#define BIT_DIS_UPD_MYRXPKTNAV_8822B BIT(23) +#define BIT_EARLY_TXBA_8822B BIT(22) + +#define BIT_SHIFT_RESP_CHNBUSY_8822B 20 +#define BIT_MASK_RESP_CHNBUSY_8822B 0x3 +#define BIT_RESP_CHNBUSY_8822B(x) \ + (((x) & BIT_MASK_RESP_CHNBUSY_8822B) << BIT_SHIFT_RESP_CHNBUSY_8822B) +#define BITS_RESP_CHNBUSY_8822B \ + (BIT_MASK_RESP_CHNBUSY_8822B << BIT_SHIFT_RESP_CHNBUSY_8822B) +#define BIT_CLEAR_RESP_CHNBUSY_8822B(x) ((x) & (~BITS_RESP_CHNBUSY_8822B)) +#define BIT_GET_RESP_CHNBUSY_8822B(x) \ + (((x) >> BIT_SHIFT_RESP_CHNBUSY_8822B) & BIT_MASK_RESP_CHNBUSY_8822B) +#define BIT_SET_RESP_CHNBUSY_8822B(x, v) \ + (BIT_CLEAR_RESP_CHNBUSY_8822B(x) | BIT_RESP_CHNBUSY_8822B(v)) + +#define BIT_RESP_DCTS_EN_8822B BIT(19) +#define BIT_RESP_DCFE_EN_8822B BIT(18) +#define BIT_RESP_SPLCPEN_8822B BIT(17) +#define BIT_RESP_SGIEN_8822B BIT(16) +#define BIT_RESP_LDPC_EN_8822B BIT(15) +#define BIT_DIS_RESP_ACKINCCA_8822B BIT(14) +#define BIT_DIS_RESP_CTSINCCA_8822B BIT(13) + +#define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822B 10 +#define BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822B 0x7 +#define BIT_R_WMAC_SECOND_CCA_TIMER_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822B) \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822B) +#define BITS_R_WMAC_SECOND_CCA_TIMER_8822B \ + (BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822B \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822B) +#define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8822B(x) \ + ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER_8822B)) +#define BIT_GET_R_WMAC_SECOND_CCA_TIMER_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822B) & \ + BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822B) +#define BIT_SET_R_WMAC_SECOND_CCA_TIMER_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8822B(x) | \ + BIT_R_WMAC_SECOND_CCA_TIMER_8822B(v)) + +#define BIT_SHIFT_RFMOD_8822B 7 +#define BIT_MASK_RFMOD_8822B 0x3 +#define BIT_RFMOD_8822B(x) \ + (((x) & BIT_MASK_RFMOD_8822B) << BIT_SHIFT_RFMOD_8822B) +#define BITS_RFMOD_8822B (BIT_MASK_RFMOD_8822B << BIT_SHIFT_RFMOD_8822B) +#define BIT_CLEAR_RFMOD_8822B(x) ((x) & (~BITS_RFMOD_8822B)) +#define BIT_GET_RFMOD_8822B(x) \ + (((x) >> BIT_SHIFT_RFMOD_8822B) & BIT_MASK_RFMOD_8822B) +#define BIT_SET_RFMOD_8822B(x, v) \ + (BIT_CLEAR_RFMOD_8822B(x) | BIT_RFMOD_8822B(v)) + +#define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822B 5 +#define BIT_MASK_RESP_CTS_DYNBW_SEL_8822B 0x3 +#define BIT_RESP_CTS_DYNBW_SEL_8822B(x) \ + (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8822B) \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822B) +#define BITS_RESP_CTS_DYNBW_SEL_8822B \ + (BIT_MASK_RESP_CTS_DYNBW_SEL_8822B \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822B) +#define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8822B(x) \ + ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8822B)) +#define BIT_GET_RESP_CTS_DYNBW_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822B) & \ + BIT_MASK_RESP_CTS_DYNBW_SEL_8822B) +#define BIT_SET_RESP_CTS_DYNBW_SEL_8822B(x, v) \ + (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8822B(x) | \ + BIT_RESP_CTS_DYNBW_SEL_8822B(v)) + +#define BIT_DLY_TX_WAIT_RXANTSEL_8822B BIT(4) +#define BIT_TXRESP_BY_RXANTSEL_8822B BIT(3) + +#define BIT_SHIFT_ORIG_DCTS_CHK_8822B 0 +#define BIT_MASK_ORIG_DCTS_CHK_8822B 0x3 +#define BIT_ORIG_DCTS_CHK_8822B(x) \ + (((x) & BIT_MASK_ORIG_DCTS_CHK_8822B) << BIT_SHIFT_ORIG_DCTS_CHK_8822B) +#define BITS_ORIG_DCTS_CHK_8822B \ + (BIT_MASK_ORIG_DCTS_CHK_8822B << BIT_SHIFT_ORIG_DCTS_CHK_8822B) +#define BIT_CLEAR_ORIG_DCTS_CHK_8822B(x) ((x) & (~BITS_ORIG_DCTS_CHK_8822B)) +#define BIT_GET_ORIG_DCTS_CHK_8822B(x) \ + (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8822B) & BIT_MASK_ORIG_DCTS_CHK_8822B) +#define BIT_SET_ORIG_DCTS_CHK_8822B(x, v) \ + (BIT_CLEAR_ORIG_DCTS_CHK_8822B(x) | BIT_ORIG_DCTS_CHK_8822B(v)) + +/* 2 REG_CAMCMD_8822B (CAM COMMAND REGISTER) */ +#define BIT_SECCAM_POLLING_8822B BIT(31) +#define BIT_SECCAM_CLR_8822B BIT(30) +#define BIT_MFBCAM_CLR_8822B BIT(29) +#define BIT_SECCAM_WE_8822B BIT(16) + +#define BIT_SHIFT_SECCAM_ADDR_V2_8822B 0 +#define BIT_MASK_SECCAM_ADDR_V2_8822B 0x3ff +#define BIT_SECCAM_ADDR_V2_8822B(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V2_8822B) \ + << BIT_SHIFT_SECCAM_ADDR_V2_8822B) +#define BITS_SECCAM_ADDR_V2_8822B \ + (BIT_MASK_SECCAM_ADDR_V2_8822B << BIT_SHIFT_SECCAM_ADDR_V2_8822B) +#define BIT_CLEAR_SECCAM_ADDR_V2_8822B(x) ((x) & (~BITS_SECCAM_ADDR_V2_8822B)) +#define BIT_GET_SECCAM_ADDR_V2_8822B(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V2_8822B) & \ + BIT_MASK_SECCAM_ADDR_V2_8822B) +#define BIT_SET_SECCAM_ADDR_V2_8822B(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V2_8822B(x) | BIT_SECCAM_ADDR_V2_8822B(v)) + +/* 2 REG_CAMWRITE_8822B (CAM WRITE REGISTER) */ + +#define BIT_SHIFT_CAMW_DATA_8822B 0 +#define BIT_MASK_CAMW_DATA_8822B 0xffffffffL +#define BIT_CAMW_DATA_8822B(x) \ + (((x) & BIT_MASK_CAMW_DATA_8822B) << BIT_SHIFT_CAMW_DATA_8822B) +#define BITS_CAMW_DATA_8822B \ + (BIT_MASK_CAMW_DATA_8822B << BIT_SHIFT_CAMW_DATA_8822B) +#define BIT_CLEAR_CAMW_DATA_8822B(x) ((x) & (~BITS_CAMW_DATA_8822B)) +#define BIT_GET_CAMW_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_CAMW_DATA_8822B) & BIT_MASK_CAMW_DATA_8822B) +#define BIT_SET_CAMW_DATA_8822B(x, v) \ + (BIT_CLEAR_CAMW_DATA_8822B(x) | BIT_CAMW_DATA_8822B(v)) + +/* 2 REG_CAMREAD_8822B (CAM READ REGISTER) */ + +#define BIT_SHIFT_CAMR_DATA_8822B 0 +#define BIT_MASK_CAMR_DATA_8822B 0xffffffffL +#define BIT_CAMR_DATA_8822B(x) \ + (((x) & BIT_MASK_CAMR_DATA_8822B) << BIT_SHIFT_CAMR_DATA_8822B) +#define BITS_CAMR_DATA_8822B \ + (BIT_MASK_CAMR_DATA_8822B << BIT_SHIFT_CAMR_DATA_8822B) +#define BIT_CLEAR_CAMR_DATA_8822B(x) ((x) & (~BITS_CAMR_DATA_8822B)) +#define BIT_GET_CAMR_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_CAMR_DATA_8822B) & BIT_MASK_CAMR_DATA_8822B) +#define BIT_SET_CAMR_DATA_8822B(x, v) \ + (BIT_CLEAR_CAMR_DATA_8822B(x) | BIT_CAMR_DATA_8822B(v)) + +/* 2 REG_CAMDBG_8822B (CAM DEBUG REGISTER) */ +#define BIT_SECCAM_INFO_8822B BIT(31) +#define BIT_SEC_KEYFOUND_8822B BIT(15) + +#define BIT_SHIFT_CAMDBG_SEC_TYPE_8822B 12 +#define BIT_MASK_CAMDBG_SEC_TYPE_8822B 0x7 +#define BIT_CAMDBG_SEC_TYPE_8822B(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_TYPE_8822B) \ + << BIT_SHIFT_CAMDBG_SEC_TYPE_8822B) +#define BITS_CAMDBG_SEC_TYPE_8822B \ + (BIT_MASK_CAMDBG_SEC_TYPE_8822B << BIT_SHIFT_CAMDBG_SEC_TYPE_8822B) +#define BIT_CLEAR_CAMDBG_SEC_TYPE_8822B(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_8822B)) +#define BIT_GET_CAMDBG_SEC_TYPE_8822B(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_8822B) & \ + BIT_MASK_CAMDBG_SEC_TYPE_8822B) +#define BIT_SET_CAMDBG_SEC_TYPE_8822B(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_TYPE_8822B(x) | BIT_CAMDBG_SEC_TYPE_8822B(v)) + +#define BIT_CAMDBG_EXT_SECTYPE_8822B BIT(11) + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822B 5 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX_8822B 0x1f +#define BIT_CAMDBG_MIC_KEY_IDX_8822B(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_8822B) \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822B) +#define BITS_CAMDBG_MIC_KEY_IDX_8822B \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX_8822B \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822B) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8822B(x) \ + ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_8822B)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822B) & \ + BIT_MASK_CAMDBG_MIC_KEY_IDX_8822B) +#define BIT_SET_CAMDBG_MIC_KEY_IDX_8822B(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8822B(x) | \ + BIT_CAMDBG_MIC_KEY_IDX_8822B(v)) + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822B 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX_8822B 0x1f +#define BIT_CAMDBG_SEC_KEY_IDX_8822B(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_8822B) \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822B) +#define BITS_CAMDBG_SEC_KEY_IDX_8822B \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX_8822B \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822B) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8822B(x) \ + ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_8822B)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822B) & \ + BIT_MASK_CAMDBG_SEC_KEY_IDX_8822B) +#define BIT_SET_CAMDBG_SEC_KEY_IDX_8822B(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8822B(x) | \ + BIT_CAMDBG_SEC_KEY_IDX_8822B(v)) + +/* 2 REG_RXFILTER_ACTION_1_8822B */ + +#define BIT_SHIFT_RXFILTER_ACTION_1_8822B 0 +#define BIT_MASK_RXFILTER_ACTION_1_8822B 0xff +#define BIT_RXFILTER_ACTION_1_8822B(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_1_8822B) \ + << BIT_SHIFT_RXFILTER_ACTION_1_8822B) +#define BITS_RXFILTER_ACTION_1_8822B \ + (BIT_MASK_RXFILTER_ACTION_1_8822B << BIT_SHIFT_RXFILTER_ACTION_1_8822B) +#define BIT_CLEAR_RXFILTER_ACTION_1_8822B(x) \ + ((x) & (~BITS_RXFILTER_ACTION_1_8822B)) +#define BIT_GET_RXFILTER_ACTION_1_8822B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8822B) & \ + BIT_MASK_RXFILTER_ACTION_1_8822B) +#define BIT_SET_RXFILTER_ACTION_1_8822B(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_1_8822B(x) | BIT_RXFILTER_ACTION_1_8822B(v)) + +/* 2 REG_RXFILTER_CATEGORY_1_8822B */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_1_8822B 0 +#define BIT_MASK_RXFILTER_CATEGORY_1_8822B 0xff +#define BIT_RXFILTER_CATEGORY_1_8822B(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8822B) \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8822B) +#define BITS_RXFILTER_CATEGORY_1_8822B \ + (BIT_MASK_RXFILTER_CATEGORY_1_8822B \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8822B) +#define BIT_CLEAR_RXFILTER_CATEGORY_1_8822B(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_1_8822B)) +#define BIT_GET_RXFILTER_CATEGORY_1_8822B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8822B) & \ + BIT_MASK_RXFILTER_CATEGORY_1_8822B) +#define BIT_SET_RXFILTER_CATEGORY_1_8822B(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_1_8822B(x) | \ + BIT_RXFILTER_CATEGORY_1_8822B(v)) + +/* 2 REG_SECCFG_8822B (SECURITY CONFIGURATION REGISTER) */ +#define BIT_DIS_GCLK_WAPI_8822B BIT(15) +#define BIT_DIS_GCLK_AES_8822B BIT(14) +#define BIT_DIS_GCLK_TKIP_8822B BIT(13) +#define BIT_AES_SEL_QC_1_8822B BIT(12) +#define BIT_AES_SEL_QC_0_8822B BIT(11) +#define BIT_CHK_BMC_8822B BIT(9) +#define BIT_CHK_KEYID_8822B BIT(8) +#define BIT_RXBCUSEDK_8822B BIT(7) +#define BIT_TXBCUSEDK_8822B BIT(6) +#define BIT_NOSKMC_8822B BIT(5) +#define BIT_SKBYA2_8822B BIT(4) +#define BIT_RXDEC_8822B BIT(3) +#define BIT_TXENC_8822B BIT(2) +#define BIT_RXUHUSEDK_8822B BIT(1) +#define BIT_TXUHUSEDK_8822B BIT(0) + +/* 2 REG_RXFILTER_ACTION_3_8822B */ + +#define BIT_SHIFT_RXFILTER_ACTION_3_8822B 0 +#define BIT_MASK_RXFILTER_ACTION_3_8822B 0xff +#define BIT_RXFILTER_ACTION_3_8822B(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_3_8822B) \ + << BIT_SHIFT_RXFILTER_ACTION_3_8822B) +#define BITS_RXFILTER_ACTION_3_8822B \ + (BIT_MASK_RXFILTER_ACTION_3_8822B << BIT_SHIFT_RXFILTER_ACTION_3_8822B) +#define BIT_CLEAR_RXFILTER_ACTION_3_8822B(x) \ + ((x) & (~BITS_RXFILTER_ACTION_3_8822B)) +#define BIT_GET_RXFILTER_ACTION_3_8822B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8822B) & \ + BIT_MASK_RXFILTER_ACTION_3_8822B) +#define BIT_SET_RXFILTER_ACTION_3_8822B(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_3_8822B(x) | BIT_RXFILTER_ACTION_3_8822B(v)) + +/* 2 REG_RXFILTER_CATEGORY_3_8822B */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_3_8822B 0 +#define BIT_MASK_RXFILTER_CATEGORY_3_8822B 0xff +#define BIT_RXFILTER_CATEGORY_3_8822B(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8822B) \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8822B) +#define BITS_RXFILTER_CATEGORY_3_8822B \ + (BIT_MASK_RXFILTER_CATEGORY_3_8822B \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8822B) +#define BIT_CLEAR_RXFILTER_CATEGORY_3_8822B(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_3_8822B)) +#define BIT_GET_RXFILTER_CATEGORY_3_8822B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8822B) & \ + BIT_MASK_RXFILTER_CATEGORY_3_8822B) +#define BIT_SET_RXFILTER_CATEGORY_3_8822B(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_3_8822B(x) | \ + BIT_RXFILTER_CATEGORY_3_8822B(v)) + +/* 2 REG_RXFILTER_ACTION_2_8822B */ + +#define BIT_SHIFT_RXFILTER_ACTION_2_8822B 0 +#define BIT_MASK_RXFILTER_ACTION_2_8822B 0xff +#define BIT_RXFILTER_ACTION_2_8822B(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_2_8822B) \ + << BIT_SHIFT_RXFILTER_ACTION_2_8822B) +#define BITS_RXFILTER_ACTION_2_8822B \ + (BIT_MASK_RXFILTER_ACTION_2_8822B << BIT_SHIFT_RXFILTER_ACTION_2_8822B) +#define BIT_CLEAR_RXFILTER_ACTION_2_8822B(x) \ + ((x) & (~BITS_RXFILTER_ACTION_2_8822B)) +#define BIT_GET_RXFILTER_ACTION_2_8822B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8822B) & \ + BIT_MASK_RXFILTER_ACTION_2_8822B) +#define BIT_SET_RXFILTER_ACTION_2_8822B(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_2_8822B(x) | BIT_RXFILTER_ACTION_2_8822B(v)) + +/* 2 REG_RXFILTER_CATEGORY_2_8822B */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_2_8822B 0 +#define BIT_MASK_RXFILTER_CATEGORY_2_8822B 0xff +#define BIT_RXFILTER_CATEGORY_2_8822B(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8822B) \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8822B) +#define BITS_RXFILTER_CATEGORY_2_8822B \ + (BIT_MASK_RXFILTER_CATEGORY_2_8822B \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8822B) +#define BIT_CLEAR_RXFILTER_CATEGORY_2_8822B(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_2_8822B)) +#define BIT_GET_RXFILTER_CATEGORY_2_8822B(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8822B) & \ + BIT_MASK_RXFILTER_CATEGORY_2_8822B) +#define BIT_SET_RXFILTER_CATEGORY_2_8822B(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_2_8822B(x) | \ + BIT_RXFILTER_CATEGORY_2_8822B(v)) + +/* 2 REG_RXFLTMAP4_8822B (RX FILTER MAP GROUP 4) */ +#define BIT_CTRLFLT15EN_FW_8822B BIT(15) +#define BIT_CTRLFLT14EN_FW_8822B BIT(14) +#define BIT_CTRLFLT13EN_FW_8822B BIT(13) +#define BIT_CTRLFLT12EN_FW_8822B BIT(12) +#define BIT_CTRLFLT11EN_FW_8822B BIT(11) +#define BIT_CTRLFLT10EN_FW_8822B BIT(10) +#define BIT_CTRLFLT9EN_FW_8822B BIT(9) +#define BIT_CTRLFLT8EN_FW_8822B BIT(8) +#define BIT_CTRLFLT7EN_FW_8822B BIT(7) +#define BIT_CTRLFLT6EN_FW_8822B BIT(6) +#define BIT_CTRLFLT5EN_FW_8822B BIT(5) +#define BIT_CTRLFLT4EN_FW_8822B BIT(4) +#define BIT_CTRLFLT3EN_FW_8822B BIT(3) +#define BIT_CTRLFLT2EN_FW_8822B BIT(2) +#define BIT_CTRLFLT1EN_FW_8822B BIT(1) +#define BIT_CTRLFLT0EN_FW_8822B BIT(0) + +/* 2 REG_RXFLTMAP3_8822B (RX FILTER MAP GROUP 3) */ +#define BIT_MGTFLT15EN_FW_8822B BIT(15) +#define BIT_MGTFLT14EN_FW_8822B BIT(14) +#define BIT_MGTFLT13EN_FW_8822B BIT(13) +#define BIT_MGTFLT12EN_FW_8822B BIT(12) +#define BIT_MGTFLT11EN_FW_8822B BIT(11) +#define BIT_MGTFLT10EN_FW_8822B BIT(10) +#define BIT_MGTFLT9EN_FW_8822B BIT(9) +#define BIT_MGTFLT8EN_FW_8822B BIT(8) +#define BIT_MGTFLT7EN_FW_8822B BIT(7) +#define BIT_MGTFLT6EN_FW_8822B BIT(6) +#define BIT_MGTFLT5EN_FW_8822B BIT(5) +#define BIT_MGTFLT4EN_FW_8822B BIT(4) +#define BIT_MGTFLT3EN_FW_8822B BIT(3) +#define BIT_MGTFLT2EN_FW_8822B BIT(2) +#define BIT_MGTFLT1EN_FW_8822B BIT(1) +#define BIT_MGTFLT0EN_FW_8822B BIT(0) + +/* 2 REG_RXFLTMAP6_8822B (RX FILTER MAP GROUP 6) */ +#define BIT_ACTIONFLT15EN_FW_8822B BIT(15) +#define BIT_ACTIONFLT14EN_FW_8822B BIT(14) +#define BIT_ACTIONFLT13EN_FW_8822B BIT(13) +#define BIT_ACTIONFLT12EN_FW_8822B BIT(12) +#define BIT_ACTIONFLT11EN_FW_8822B BIT(11) +#define BIT_ACTIONFLT10EN_FW_8822B BIT(10) +#define BIT_ACTIONFLT9EN_FW_8822B BIT(9) +#define BIT_ACTIONFLT8EN_FW_8822B BIT(8) +#define BIT_ACTIONFLT7EN_FW_8822B BIT(7) +#define BIT_ACTIONFLT6EN_FW_8822B BIT(6) +#define BIT_ACTIONFLT5EN_FW_8822B BIT(5) +#define BIT_ACTIONFLT4EN_FW_8822B BIT(4) +#define BIT_ACTIONFLT3EN_FW_8822B BIT(3) +#define BIT_ACTIONFLT2EN_FW_8822B BIT(2) +#define BIT_ACTIONFLT1EN_FW_8822B BIT(1) +#define BIT_ACTIONFLT0EN_FW_8822B BIT(0) + +/* 2 REG_RXFLTMAP5_8822B (RX FILTER MAP GROUP 5) */ +#define BIT_DATAFLT15EN_FW_8822B BIT(15) +#define BIT_DATAFLT14EN_FW_8822B BIT(14) +#define BIT_DATAFLT13EN_FW_8822B BIT(13) +#define BIT_DATAFLT12EN_FW_8822B BIT(12) +#define BIT_DATAFLT11EN_FW_8822B BIT(11) +#define BIT_DATAFLT10EN_FW_8822B BIT(10) +#define BIT_DATAFLT9EN_FW_8822B BIT(9) +#define BIT_DATAFLT8EN_FW_8822B BIT(8) +#define BIT_DATAFLT7EN_FW_8822B BIT(7) +#define BIT_DATAFLT6EN_FW_8822B BIT(6) +#define BIT_DATAFLT5EN_FW_8822B BIT(5) +#define BIT_DATAFLT4EN_FW_8822B BIT(4) +#define BIT_DATAFLT3EN_FW_8822B BIT(3) +#define BIT_DATAFLT2EN_FW_8822B BIT(2) +#define BIT_DATAFLT1EN_FW_8822B BIT(1) +#define BIT_DATAFLT0EN_FW_8822B BIT(0) + +/* 2 REG_WMMPS_UAPSD_TID_8822B (WMM POWER SAVE UAPSD TID REGISTER) */ +#define BIT_WMMPS_UAPSD_TID7_8822B BIT(7) +#define BIT_WMMPS_UAPSD_TID6_8822B BIT(6) +#define BIT_WMMPS_UAPSD_TID5_8822B BIT(5) +#define BIT_WMMPS_UAPSD_TID4_8822B BIT(4) +#define BIT_WMMPS_UAPSD_TID3_8822B BIT(3) +#define BIT_WMMPS_UAPSD_TID2_8822B BIT(2) +#define BIT_WMMPS_UAPSD_TID1_8822B BIT(1) +#define BIT_WMMPS_UAPSD_TID0_8822B BIT(0) + +/* 2 REG_PS_RX_INFO_8822B (POWER SAVE RX INFORMATION REGISTER) */ + +#define BIT_SHIFT_PORTSEL__PS_RX_INFO_8822B 5 +#define BIT_MASK_PORTSEL__PS_RX_INFO_8822B 0x7 +#define BIT_PORTSEL__PS_RX_INFO_8822B(x) \ + (((x) & BIT_MASK_PORTSEL__PS_RX_INFO_8822B) \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8822B) +#define BITS_PORTSEL__PS_RX_INFO_8822B \ + (BIT_MASK_PORTSEL__PS_RX_INFO_8822B \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8822B) +#define BIT_CLEAR_PORTSEL__PS_RX_INFO_8822B(x) \ + ((x) & (~BITS_PORTSEL__PS_RX_INFO_8822B)) +#define BIT_GET_PORTSEL__PS_RX_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO_8822B) & \ + BIT_MASK_PORTSEL__PS_RX_INFO_8822B) +#define BIT_SET_PORTSEL__PS_RX_INFO_8822B(x, v) \ + (BIT_CLEAR_PORTSEL__PS_RX_INFO_8822B(x) | \ + BIT_PORTSEL__PS_RX_INFO_8822B(v)) + +#define BIT_RXCTRLIN0_8822B BIT(4) +#define BIT_RXMGTIN0_8822B BIT(3) +#define BIT_RXDATAIN2_8822B BIT(2) +#define BIT_RXDATAIN1_8822B BIT(1) +#define BIT_RXDATAIN0_8822B BIT(0) + +/* 2 REG_NAN_RX_TSF_FILTER_8822B(NAN_RX_TSF_ADDRESS_FILTER) */ +#define BIT_CHK_TSF_TA_8822B BIT(2) +#define BIT_CHK_TSF_CBSSID_8822B BIT(1) +#define BIT_CHK_TSF_EN_8822B BIT(0) + +/* 2 REG_WOW_CTRL_8822B (WAKE ON WLAN CONTROL REGISTER) */ + +#define BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822B 6 +#define BIT_MASK_PSF_BSSIDSEL_B2B1_8822B 0x3 +#define BIT_PSF_BSSIDSEL_B2B1_8822B(x) \ + (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1_8822B) \ + << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822B) +#define BITS_PSF_BSSIDSEL_B2B1_8822B \ + (BIT_MASK_PSF_BSSIDSEL_B2B1_8822B << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822B) +#define BIT_CLEAR_PSF_BSSIDSEL_B2B1_8822B(x) \ + ((x) & (~BITS_PSF_BSSIDSEL_B2B1_8822B)) +#define BIT_GET_PSF_BSSIDSEL_B2B1_8822B(x) \ + (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822B) & \ + BIT_MASK_PSF_BSSIDSEL_B2B1_8822B) +#define BIT_SET_PSF_BSSIDSEL_B2B1_8822B(x, v) \ + (BIT_CLEAR_PSF_BSSIDSEL_B2B1_8822B(x) | BIT_PSF_BSSIDSEL_B2B1_8822B(v)) + +#define BIT_WOWHCI_8822B BIT(5) +#define BIT_PSF_BSSIDSEL_B0_8822B BIT(4) +#define BIT_UWF_8822B BIT(3) +#define BIT_MAGIC_8822B BIT(2) +#define BIT_WOWEN_8822B BIT(1) +#define BIT_FORCE_WAKEUP_8822B BIT(0) + +/* 2 REG_LPNAV_CTRL_8822B (LOW POWER NAV CONTROL REGISTER) */ +#define BIT_LPNAV_EN_8822B BIT(31) + +#define BIT_SHIFT_LPNAV_EARLY_8822B 16 +#define BIT_MASK_LPNAV_EARLY_8822B 0x7fff +#define BIT_LPNAV_EARLY_8822B(x) \ + (((x) & BIT_MASK_LPNAV_EARLY_8822B) << BIT_SHIFT_LPNAV_EARLY_8822B) +#define BITS_LPNAV_EARLY_8822B \ + (BIT_MASK_LPNAV_EARLY_8822B << BIT_SHIFT_LPNAV_EARLY_8822B) +#define BIT_CLEAR_LPNAV_EARLY_8822B(x) ((x) & (~BITS_LPNAV_EARLY_8822B)) +#define BIT_GET_LPNAV_EARLY_8822B(x) \ + (((x) >> BIT_SHIFT_LPNAV_EARLY_8822B) & BIT_MASK_LPNAV_EARLY_8822B) +#define BIT_SET_LPNAV_EARLY_8822B(x, v) \ + (BIT_CLEAR_LPNAV_EARLY_8822B(x) | BIT_LPNAV_EARLY_8822B(v)) + +#define BIT_SHIFT_LPNAV_TH_8822B 0 +#define BIT_MASK_LPNAV_TH_8822B 0xffff +#define BIT_LPNAV_TH_8822B(x) \ + (((x) & BIT_MASK_LPNAV_TH_8822B) << BIT_SHIFT_LPNAV_TH_8822B) +#define BITS_LPNAV_TH_8822B \ + (BIT_MASK_LPNAV_TH_8822B << BIT_SHIFT_LPNAV_TH_8822B) +#define BIT_CLEAR_LPNAV_TH_8822B(x) ((x) & (~BITS_LPNAV_TH_8822B)) +#define BIT_GET_LPNAV_TH_8822B(x) \ + (((x) >> BIT_SHIFT_LPNAV_TH_8822B) & BIT_MASK_LPNAV_TH_8822B) +#define BIT_SET_LPNAV_TH_8822B(x, v) \ + (BIT_CLEAR_LPNAV_TH_8822B(x) | BIT_LPNAV_TH_8822B(v)) + +/* 2 REG_WKFMCAM_CMD_8822B (WAKEUP FRAME CAM COMMAND REGISTER) */ +#define BIT_WKFCAM_POLLING_V1_8822B BIT(31) +#define BIT_WKFCAM_CLR_V1_8822B BIT(30) +#define BIT_WKFCAM_WE_8822B BIT(16) + +#define BIT_SHIFT_WKFCAM_ADDR_V2_8822B 8 +#define BIT_MASK_WKFCAM_ADDR_V2_8822B 0xff +#define BIT_WKFCAM_ADDR_V2_8822B(x) \ + (((x) & BIT_MASK_WKFCAM_ADDR_V2_8822B) \ + << BIT_SHIFT_WKFCAM_ADDR_V2_8822B) +#define BITS_WKFCAM_ADDR_V2_8822B \ + (BIT_MASK_WKFCAM_ADDR_V2_8822B << BIT_SHIFT_WKFCAM_ADDR_V2_8822B) +#define BIT_CLEAR_WKFCAM_ADDR_V2_8822B(x) ((x) & (~BITS_WKFCAM_ADDR_V2_8822B)) +#define BIT_GET_WKFCAM_ADDR_V2_8822B(x) \ + (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2_8822B) & \ + BIT_MASK_WKFCAM_ADDR_V2_8822B) +#define BIT_SET_WKFCAM_ADDR_V2_8822B(x, v) \ + (BIT_CLEAR_WKFCAM_ADDR_V2_8822B(x) | BIT_WKFCAM_ADDR_V2_8822B(v)) + +#define BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822B 0 +#define BIT_MASK_WKFCAM_CAM_NUM_V1_8822B 0xff +#define BIT_WKFCAM_CAM_NUM_V1_8822B(x) \ + (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1_8822B) \ + << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822B) +#define BITS_WKFCAM_CAM_NUM_V1_8822B \ + (BIT_MASK_WKFCAM_CAM_NUM_V1_8822B << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822B) +#define BIT_CLEAR_WKFCAM_CAM_NUM_V1_8822B(x) \ + ((x) & (~BITS_WKFCAM_CAM_NUM_V1_8822B)) +#define BIT_GET_WKFCAM_CAM_NUM_V1_8822B(x) \ + (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822B) & \ + BIT_MASK_WKFCAM_CAM_NUM_V1_8822B) +#define BIT_SET_WKFCAM_CAM_NUM_V1_8822B(x, v) \ + (BIT_CLEAR_WKFCAM_CAM_NUM_V1_8822B(x) | BIT_WKFCAM_CAM_NUM_V1_8822B(v)) + +/* 2 REG_WKFMCAM_RWD_8822B (WAKEUP FRAME READ/WRITE DATA) */ + +#define BIT_SHIFT_WKFMCAM_RWD_8822B 0 +#define BIT_MASK_WKFMCAM_RWD_8822B 0xffffffffL +#define BIT_WKFMCAM_RWD_8822B(x) \ + (((x) & BIT_MASK_WKFMCAM_RWD_8822B) << BIT_SHIFT_WKFMCAM_RWD_8822B) +#define BITS_WKFMCAM_RWD_8822B \ + (BIT_MASK_WKFMCAM_RWD_8822B << BIT_SHIFT_WKFMCAM_RWD_8822B) +#define BIT_CLEAR_WKFMCAM_RWD_8822B(x) ((x) & (~BITS_WKFMCAM_RWD_8822B)) +#define BIT_GET_WKFMCAM_RWD_8822B(x) \ + (((x) >> BIT_SHIFT_WKFMCAM_RWD_8822B) & BIT_MASK_WKFMCAM_RWD_8822B) +#define BIT_SET_WKFMCAM_RWD_8822B(x, v) \ + (BIT_CLEAR_WKFMCAM_RWD_8822B(x) | BIT_WKFMCAM_RWD_8822B(v)) + +/* 2 REG_RXFLTMAP1_8822B (RX FILTER MAP GROUP 1) */ +#define BIT_CTRLFLT15EN_8822B BIT(15) +#define BIT_CTRLFLT14EN_8822B BIT(14) +#define BIT_CTRLFLT13EN_8822B BIT(13) +#define BIT_CTRLFLT12EN_8822B BIT(12) +#define BIT_CTRLFLT11EN_8822B BIT(11) +#define BIT_CTRLFLT10EN_8822B BIT(10) +#define BIT_CTRLFLT9EN_8822B BIT(9) +#define BIT_CTRLFLT8EN_8822B BIT(8) +#define BIT_CTRLFLT7EN_8822B BIT(7) +#define BIT_CTRLFLT6EN_8822B BIT(6) +#define BIT_CTRLFLT5EN_8822B BIT(5) +#define BIT_CTRLFLT4EN_8822B BIT(4) +#define BIT_CTRLFLT3EN_8822B BIT(3) +#define BIT_CTRLFLT2EN_8822B BIT(2) +#define BIT_CTRLFLT1EN_8822B BIT(1) +#define BIT_CTRLFLT0EN_8822B BIT(0) + +/* 2 REG_RXFLTMAP0_8822B (RX FILTER MAP GROUP 0) */ +#define BIT_MGTFLT15EN_8822B BIT(15) +#define BIT_MGTFLT14EN_8822B BIT(14) +#define BIT_MGTFLT13EN_8822B BIT(13) +#define BIT_MGTFLT12EN_8822B BIT(12) +#define BIT_MGTFLT11EN_8822B BIT(11) +#define BIT_MGTFLT10EN_8822B BIT(10) +#define BIT_MGTFLT9EN_8822B BIT(9) +#define BIT_MGTFLT8EN_8822B BIT(8) +#define BIT_MGTFLT7EN_8822B BIT(7) +#define BIT_MGTFLT6EN_8822B BIT(6) +#define BIT_MGTFLT5EN_8822B BIT(5) +#define BIT_MGTFLT4EN_8822B BIT(4) +#define BIT_MGTFLT3EN_8822B BIT(3) +#define BIT_MGTFLT2EN_8822B BIT(2) +#define BIT_MGTFLT1EN_8822B BIT(1) +#define BIT_MGTFLT0EN_8822B BIT(0) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_RXFLTMAP2_8822B (RX FILTER MAP GROUP 2) */ +#define BIT_DATAFLT15EN_8822B BIT(15) +#define BIT_DATAFLT14EN_8822B BIT(14) +#define BIT_DATAFLT13EN_8822B BIT(13) +#define BIT_DATAFLT12EN_8822B BIT(12) +#define BIT_DATAFLT11EN_8822B BIT(11) +#define BIT_DATAFLT10EN_8822B BIT(10) +#define BIT_DATAFLT9EN_8822B BIT(9) +#define BIT_DATAFLT8EN_8822B BIT(8) +#define BIT_DATAFLT7EN_8822B BIT(7) +#define BIT_DATAFLT6EN_8822B BIT(6) +#define BIT_DATAFLT5EN_8822B BIT(5) +#define BIT_DATAFLT4EN_8822B BIT(4) +#define BIT_DATAFLT3EN_8822B BIT(3) +#define BIT_DATAFLT2EN_8822B BIT(2) +#define BIT_DATAFLT1EN_8822B BIT(1) +#define BIT_DATAFLT0EN_8822B BIT(0) + +/* 2 REG_BCN_PSR_RPT_8822B (BEACON PARSER REPORT REGISTER) */ + +#define BIT_SHIFT_DTIM_CNT_8822B 24 +#define BIT_MASK_DTIM_CNT_8822B 0xff +#define BIT_DTIM_CNT_8822B(x) \ + (((x) & BIT_MASK_DTIM_CNT_8822B) << BIT_SHIFT_DTIM_CNT_8822B) +#define BITS_DTIM_CNT_8822B \ + (BIT_MASK_DTIM_CNT_8822B << BIT_SHIFT_DTIM_CNT_8822B) +#define BIT_CLEAR_DTIM_CNT_8822B(x) ((x) & (~BITS_DTIM_CNT_8822B)) +#define BIT_GET_DTIM_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT_8822B) & BIT_MASK_DTIM_CNT_8822B) +#define BIT_SET_DTIM_CNT_8822B(x, v) \ + (BIT_CLEAR_DTIM_CNT_8822B(x) | BIT_DTIM_CNT_8822B(v)) + +#define BIT_SHIFT_DTIM_PERIOD_8822B 16 +#define BIT_MASK_DTIM_PERIOD_8822B 0xff +#define BIT_DTIM_PERIOD_8822B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD_8822B) << BIT_SHIFT_DTIM_PERIOD_8822B) +#define BITS_DTIM_PERIOD_8822B \ + (BIT_MASK_DTIM_PERIOD_8822B << BIT_SHIFT_DTIM_PERIOD_8822B) +#define BIT_CLEAR_DTIM_PERIOD_8822B(x) ((x) & (~BITS_DTIM_PERIOD_8822B)) +#define BIT_GET_DTIM_PERIOD_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD_8822B) & BIT_MASK_DTIM_PERIOD_8822B) +#define BIT_SET_DTIM_PERIOD_8822B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD_8822B(x) | BIT_DTIM_PERIOD_8822B(v)) + +#define BIT_DTIM_8822B BIT(15) +#define BIT_TIM_8822B BIT(14) + +#define BIT_SHIFT_PS_AID_0_8822B 0 +#define BIT_MASK_PS_AID_0_8822B 0x7ff +#define BIT_PS_AID_0_8822B(x) \ + (((x) & BIT_MASK_PS_AID_0_8822B) << BIT_SHIFT_PS_AID_0_8822B) +#define BITS_PS_AID_0_8822B \ + (BIT_MASK_PS_AID_0_8822B << BIT_SHIFT_PS_AID_0_8822B) +#define BIT_CLEAR_PS_AID_0_8822B(x) ((x) & (~BITS_PS_AID_0_8822B)) +#define BIT_GET_PS_AID_0_8822B(x) \ + (((x) >> BIT_SHIFT_PS_AID_0_8822B) & BIT_MASK_PS_AID_0_8822B) +#define BIT_SET_PS_AID_0_8822B(x, v) \ + (BIT_CLEAR_PS_AID_0_8822B(x) | BIT_PS_AID_0_8822B(v)) + +/* 2 REG_FLC_TRPC_8822B (TIMER OF FLC_RPC) */ +#define BIT_FLC_RPCT_V1_8822B BIT(7) +#define BIT_MODE_8822B BIT(6) + +#define BIT_SHIFT_TRPCD_8822B 0 +#define BIT_MASK_TRPCD_8822B 0x3f +#define BIT_TRPCD_8822B(x) \ + (((x) & BIT_MASK_TRPCD_8822B) << BIT_SHIFT_TRPCD_8822B) +#define BITS_TRPCD_8822B (BIT_MASK_TRPCD_8822B << BIT_SHIFT_TRPCD_8822B) +#define BIT_CLEAR_TRPCD_8822B(x) ((x) & (~BITS_TRPCD_8822B)) +#define BIT_GET_TRPCD_8822B(x) \ + (((x) >> BIT_SHIFT_TRPCD_8822B) & BIT_MASK_TRPCD_8822B) +#define BIT_SET_TRPCD_8822B(x, v) \ + (BIT_CLEAR_TRPCD_8822B(x) | BIT_TRPCD_8822B(v)) + +/* 2 REG_FLC_PTS_8822B (PKT TYPE SELECTION OF FLC_RPC T) */ +#define BIT_CMF_8822B BIT(2) +#define BIT_CCF_8822B BIT(1) +#define BIT_CDF_8822B BIT(0) + +/* 2 REG_FLC_RPCT_8822B (FLC_RPC THRESHOLD) */ + +#define BIT_SHIFT_FLC_RPCT_8822B 0 +#define BIT_MASK_FLC_RPCT_8822B 0xff +#define BIT_FLC_RPCT_8822B(x) \ + (((x) & BIT_MASK_FLC_RPCT_8822B) << BIT_SHIFT_FLC_RPCT_8822B) +#define BITS_FLC_RPCT_8822B \ + (BIT_MASK_FLC_RPCT_8822B << BIT_SHIFT_FLC_RPCT_8822B) +#define BIT_CLEAR_FLC_RPCT_8822B(x) ((x) & (~BITS_FLC_RPCT_8822B)) +#define BIT_GET_FLC_RPCT_8822B(x) \ + (((x) >> BIT_SHIFT_FLC_RPCT_8822B) & BIT_MASK_FLC_RPCT_8822B) +#define BIT_SET_FLC_RPCT_8822B(x, v) \ + (BIT_CLEAR_FLC_RPCT_8822B(x) | BIT_FLC_RPCT_8822B(v)) + +/* 2 REG_FLC_RPC_8822B (FW LPS CONDITION -- RX PKT COUNTER) */ + +#define BIT_SHIFT_FLC_RPC_8822B 0 +#define BIT_MASK_FLC_RPC_8822B 0xff +#define BIT_FLC_RPC_8822B(x) \ + (((x) & BIT_MASK_FLC_RPC_8822B) << BIT_SHIFT_FLC_RPC_8822B) +#define BITS_FLC_RPC_8822B (BIT_MASK_FLC_RPC_8822B << BIT_SHIFT_FLC_RPC_8822B) +#define BIT_CLEAR_FLC_RPC_8822B(x) ((x) & (~BITS_FLC_RPC_8822B)) +#define BIT_GET_FLC_RPC_8822B(x) \ + (((x) >> BIT_SHIFT_FLC_RPC_8822B) & BIT_MASK_FLC_RPC_8822B) +#define BIT_SET_FLC_RPC_8822B(x, v) \ + (BIT_CLEAR_FLC_RPC_8822B(x) | BIT_FLC_RPC_8822B(v)) + +/* 2 REG_RXPKTMON_CTRL_8822B */ + +#define BIT_SHIFT_RXBKQPKT_SEQ_8822B 20 +#define BIT_MASK_RXBKQPKT_SEQ_8822B 0xf +#define BIT_RXBKQPKT_SEQ_8822B(x) \ + (((x) & BIT_MASK_RXBKQPKT_SEQ_8822B) << BIT_SHIFT_RXBKQPKT_SEQ_8822B) +#define BITS_RXBKQPKT_SEQ_8822B \ + (BIT_MASK_RXBKQPKT_SEQ_8822B << BIT_SHIFT_RXBKQPKT_SEQ_8822B) +#define BIT_CLEAR_RXBKQPKT_SEQ_8822B(x) ((x) & (~BITS_RXBKQPKT_SEQ_8822B)) +#define BIT_GET_RXBKQPKT_SEQ_8822B(x) \ + (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8822B) & BIT_MASK_RXBKQPKT_SEQ_8822B) +#define BIT_SET_RXBKQPKT_SEQ_8822B(x, v) \ + (BIT_CLEAR_RXBKQPKT_SEQ_8822B(x) | BIT_RXBKQPKT_SEQ_8822B(v)) + +#define BIT_SHIFT_RXBEQPKT_SEQ_8822B 16 +#define BIT_MASK_RXBEQPKT_SEQ_8822B 0xf +#define BIT_RXBEQPKT_SEQ_8822B(x) \ + (((x) & BIT_MASK_RXBEQPKT_SEQ_8822B) << BIT_SHIFT_RXBEQPKT_SEQ_8822B) +#define BITS_RXBEQPKT_SEQ_8822B \ + (BIT_MASK_RXBEQPKT_SEQ_8822B << BIT_SHIFT_RXBEQPKT_SEQ_8822B) +#define BIT_CLEAR_RXBEQPKT_SEQ_8822B(x) ((x) & (~BITS_RXBEQPKT_SEQ_8822B)) +#define BIT_GET_RXBEQPKT_SEQ_8822B(x) \ + (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8822B) & BIT_MASK_RXBEQPKT_SEQ_8822B) +#define BIT_SET_RXBEQPKT_SEQ_8822B(x, v) \ + (BIT_CLEAR_RXBEQPKT_SEQ_8822B(x) | BIT_RXBEQPKT_SEQ_8822B(v)) + +#define BIT_SHIFT_RXVIQPKT_SEQ_8822B 12 +#define BIT_MASK_RXVIQPKT_SEQ_8822B 0xf +#define BIT_RXVIQPKT_SEQ_8822B(x) \ + (((x) & BIT_MASK_RXVIQPKT_SEQ_8822B) << BIT_SHIFT_RXVIQPKT_SEQ_8822B) +#define BITS_RXVIQPKT_SEQ_8822B \ + (BIT_MASK_RXVIQPKT_SEQ_8822B << BIT_SHIFT_RXVIQPKT_SEQ_8822B) +#define BIT_CLEAR_RXVIQPKT_SEQ_8822B(x) ((x) & (~BITS_RXVIQPKT_SEQ_8822B)) +#define BIT_GET_RXVIQPKT_SEQ_8822B(x) \ + (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8822B) & BIT_MASK_RXVIQPKT_SEQ_8822B) +#define BIT_SET_RXVIQPKT_SEQ_8822B(x, v) \ + (BIT_CLEAR_RXVIQPKT_SEQ_8822B(x) | BIT_RXVIQPKT_SEQ_8822B(v)) + +#define BIT_SHIFT_RXVOQPKT_SEQ_8822B 8 +#define BIT_MASK_RXVOQPKT_SEQ_8822B 0xf +#define BIT_RXVOQPKT_SEQ_8822B(x) \ + (((x) & BIT_MASK_RXVOQPKT_SEQ_8822B) << BIT_SHIFT_RXVOQPKT_SEQ_8822B) +#define BITS_RXVOQPKT_SEQ_8822B \ + (BIT_MASK_RXVOQPKT_SEQ_8822B << BIT_SHIFT_RXVOQPKT_SEQ_8822B) +#define BIT_CLEAR_RXVOQPKT_SEQ_8822B(x) ((x) & (~BITS_RXVOQPKT_SEQ_8822B)) +#define BIT_GET_RXVOQPKT_SEQ_8822B(x) \ + (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8822B) & BIT_MASK_RXVOQPKT_SEQ_8822B) +#define BIT_SET_RXVOQPKT_SEQ_8822B(x, v) \ + (BIT_CLEAR_RXVOQPKT_SEQ_8822B(x) | BIT_RXVOQPKT_SEQ_8822B(v)) + +#define BIT_RXBKQPKT_ERR_8822B BIT(7) +#define BIT_RXBEQPKT_ERR_8822B BIT(6) +#define BIT_RXVIQPKT_ERR_8822B BIT(5) +#define BIT_RXVOQPKT_ERR_8822B BIT(4) +#define BIT_RXDMA_MON_EN_8822B BIT(2) +#define BIT_RXPKT_MON_RST_8822B BIT(1) +#define BIT_RXPKT_MON_EN_8822B BIT(0) + +/* 2 REG_STATE_MON_8822B */ + +#define BIT_SHIFT_STATE_SEL_8822B 24 +#define BIT_MASK_STATE_SEL_8822B 0x1f +#define BIT_STATE_SEL_8822B(x) \ + (((x) & BIT_MASK_STATE_SEL_8822B) << BIT_SHIFT_STATE_SEL_8822B) +#define BITS_STATE_SEL_8822B \ + (BIT_MASK_STATE_SEL_8822B << BIT_SHIFT_STATE_SEL_8822B) +#define BIT_CLEAR_STATE_SEL_8822B(x) ((x) & (~BITS_STATE_SEL_8822B)) +#define BIT_GET_STATE_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_STATE_SEL_8822B) & BIT_MASK_STATE_SEL_8822B) +#define BIT_SET_STATE_SEL_8822B(x, v) \ + (BIT_CLEAR_STATE_SEL_8822B(x) | BIT_STATE_SEL_8822B(v)) + +#define BIT_SHIFT_STATE_INFO_8822B 8 +#define BIT_MASK_STATE_INFO_8822B 0xff +#define BIT_STATE_INFO_8822B(x) \ + (((x) & BIT_MASK_STATE_INFO_8822B) << BIT_SHIFT_STATE_INFO_8822B) +#define BITS_STATE_INFO_8822B \ + (BIT_MASK_STATE_INFO_8822B << BIT_SHIFT_STATE_INFO_8822B) +#define BIT_CLEAR_STATE_INFO_8822B(x) ((x) & (~BITS_STATE_INFO_8822B)) +#define BIT_GET_STATE_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_STATE_INFO_8822B) & BIT_MASK_STATE_INFO_8822B) +#define BIT_SET_STATE_INFO_8822B(x, v) \ + (BIT_CLEAR_STATE_INFO_8822B(x) | BIT_STATE_INFO_8822B(v)) + +#define BIT_UPD_NXT_STATE_8822B BIT(7) + +#define BIT_SHIFT_CUR_STATE_8822B 0 +#define BIT_MASK_CUR_STATE_8822B 0x7f +#define BIT_CUR_STATE_8822B(x) \ + (((x) & BIT_MASK_CUR_STATE_8822B) << BIT_SHIFT_CUR_STATE_8822B) +#define BITS_CUR_STATE_8822B \ + (BIT_MASK_CUR_STATE_8822B << BIT_SHIFT_CUR_STATE_8822B) +#define BIT_CLEAR_CUR_STATE_8822B(x) ((x) & (~BITS_CUR_STATE_8822B)) +#define BIT_GET_CUR_STATE_8822B(x) \ + (((x) >> BIT_SHIFT_CUR_STATE_8822B) & BIT_MASK_CUR_STATE_8822B) +#define BIT_SET_CUR_STATE_8822B(x, v) \ + (BIT_CLEAR_CUR_STATE_8822B(x) | BIT_CUR_STATE_8822B(v)) + +/* 2 REG_ERROR_MON_8822B */ +#define BIT_MACRX_ERR_1_8822B BIT(17) +#define BIT_MACRX_ERR_0_8822B BIT(16) +#define BIT_MACTX_ERR_3_8822B BIT(3) +#define BIT_MACTX_ERR_2_8822B BIT(2) +#define BIT_MACTX_ERR_1_8822B BIT(1) +#define BIT_MACTX_ERR_0_8822B BIT(0) + +/* 2 REG_SEARCH_MACID_8822B */ +#define BIT_EN_TXRPTBUF_CLK_8822B BIT(31) + +#define BIT_SHIFT_INFO_INDEX_OFFSET_8822B 16 +#define BIT_MASK_INFO_INDEX_OFFSET_8822B 0x1fff +#define BIT_INFO_INDEX_OFFSET_8822B(x) \ + (((x) & BIT_MASK_INFO_INDEX_OFFSET_8822B) \ + << BIT_SHIFT_INFO_INDEX_OFFSET_8822B) +#define BITS_INFO_INDEX_OFFSET_8822B \ + (BIT_MASK_INFO_INDEX_OFFSET_8822B << BIT_SHIFT_INFO_INDEX_OFFSET_8822B) +#define BIT_CLEAR_INFO_INDEX_OFFSET_8822B(x) \ + ((x) & (~BITS_INFO_INDEX_OFFSET_8822B)) +#define BIT_GET_INFO_INDEX_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET_8822B) & \ + BIT_MASK_INFO_INDEX_OFFSET_8822B) +#define BIT_SET_INFO_INDEX_OFFSET_8822B(x, v) \ + (BIT_CLEAR_INFO_INDEX_OFFSET_8822B(x) | BIT_INFO_INDEX_OFFSET_8822B(v)) + +#define BIT_WMAC_SRCH_FIFOFULL_8822B BIT(15) +#define BIT_DIS_INFOSRCH_8822B BIT(14) +#define BIT_DISABLE_B0_8822B BIT(13) + +#define BIT_SHIFT_INFO_ADDR_OFFSET_8822B 0 +#define BIT_MASK_INFO_ADDR_OFFSET_8822B 0x1fff +#define BIT_INFO_ADDR_OFFSET_8822B(x) \ + (((x) & BIT_MASK_INFO_ADDR_OFFSET_8822B) \ + << BIT_SHIFT_INFO_ADDR_OFFSET_8822B) +#define BITS_INFO_ADDR_OFFSET_8822B \ + (BIT_MASK_INFO_ADDR_OFFSET_8822B << BIT_SHIFT_INFO_ADDR_OFFSET_8822B) +#define BIT_CLEAR_INFO_ADDR_OFFSET_8822B(x) \ + ((x) & (~BITS_INFO_ADDR_OFFSET_8822B)) +#define BIT_GET_INFO_ADDR_OFFSET_8822B(x) \ + (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8822B) & \ + BIT_MASK_INFO_ADDR_OFFSET_8822B) +#define BIT_SET_INFO_ADDR_OFFSET_8822B(x, v) \ + (BIT_CLEAR_INFO_ADDR_OFFSET_8822B(x) | BIT_INFO_ADDR_OFFSET_8822B(v)) + +/* 2 REG_BT_COEX_TABLE_8822B (BT-COEXISTENCE CONTROL REGISTER) */ +#define BIT_PRI_MASK_RX_RESP_8822B BIT(126) +#define BIT_PRI_MASK_RXOFDM_8822B BIT(125) +#define BIT_PRI_MASK_RXCCK_8822B BIT(124) + +#define BIT_SHIFT_PRI_MASK_TXAC_8822B (117 & CPU_OPT_WIDTH) +#define BIT_MASK_PRI_MASK_TXAC_8822B 0x7f +#define BIT_PRI_MASK_TXAC_8822B(x) \ + (((x) & BIT_MASK_PRI_MASK_TXAC_8822B) << BIT_SHIFT_PRI_MASK_TXAC_8822B) +#define BITS_PRI_MASK_TXAC_8822B \ + (BIT_MASK_PRI_MASK_TXAC_8822B << BIT_SHIFT_PRI_MASK_TXAC_8822B) +#define BIT_CLEAR_PRI_MASK_TXAC_8822B(x) ((x) & (~BITS_PRI_MASK_TXAC_8822B)) +#define BIT_GET_PRI_MASK_TXAC_8822B(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8822B) & BIT_MASK_PRI_MASK_TXAC_8822B) +#define BIT_SET_PRI_MASK_TXAC_8822B(x, v) \ + (BIT_CLEAR_PRI_MASK_TXAC_8822B(x) | BIT_PRI_MASK_TXAC_8822B(v)) + +#define BIT_SHIFT_PRI_MASK_NAV_8822B (109 & CPU_OPT_WIDTH) +#define BIT_MASK_PRI_MASK_NAV_8822B 0xff +#define BIT_PRI_MASK_NAV_8822B(x) \ + (((x) & BIT_MASK_PRI_MASK_NAV_8822B) << BIT_SHIFT_PRI_MASK_NAV_8822B) +#define BITS_PRI_MASK_NAV_8822B \ + (BIT_MASK_PRI_MASK_NAV_8822B << BIT_SHIFT_PRI_MASK_NAV_8822B) +#define BIT_CLEAR_PRI_MASK_NAV_8822B(x) ((x) & (~BITS_PRI_MASK_NAV_8822B)) +#define BIT_GET_PRI_MASK_NAV_8822B(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NAV_8822B) & BIT_MASK_PRI_MASK_NAV_8822B) +#define BIT_SET_PRI_MASK_NAV_8822B(x, v) \ + (BIT_CLEAR_PRI_MASK_NAV_8822B(x) | BIT_PRI_MASK_NAV_8822B(v)) + +#define BIT_PRI_MASK_CCK_8822B BIT(108) +#define BIT_PRI_MASK_OFDM_8822B BIT(107) +#define BIT_PRI_MASK_RTY_8822B BIT(106) + +#define BIT_SHIFT_PRI_MASK_NUM_8822B (102 & CPU_OPT_WIDTH) +#define BIT_MASK_PRI_MASK_NUM_8822B 0xf +#define BIT_PRI_MASK_NUM_8822B(x) \ + (((x) & BIT_MASK_PRI_MASK_NUM_8822B) << BIT_SHIFT_PRI_MASK_NUM_8822B) +#define BITS_PRI_MASK_NUM_8822B \ + (BIT_MASK_PRI_MASK_NUM_8822B << BIT_SHIFT_PRI_MASK_NUM_8822B) +#define BIT_CLEAR_PRI_MASK_NUM_8822B(x) ((x) & (~BITS_PRI_MASK_NUM_8822B)) +#define BIT_GET_PRI_MASK_NUM_8822B(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NUM_8822B) & BIT_MASK_PRI_MASK_NUM_8822B) +#define BIT_SET_PRI_MASK_NUM_8822B(x, v) \ + (BIT_CLEAR_PRI_MASK_NUM_8822B(x) | BIT_PRI_MASK_NUM_8822B(v)) + +#define BIT_SHIFT_PRI_MASK_TYPE_8822B (98 & CPU_OPT_WIDTH) +#define BIT_MASK_PRI_MASK_TYPE_8822B 0xf +#define BIT_PRI_MASK_TYPE_8822B(x) \ + (((x) & BIT_MASK_PRI_MASK_TYPE_8822B) << BIT_SHIFT_PRI_MASK_TYPE_8822B) +#define BITS_PRI_MASK_TYPE_8822B \ + (BIT_MASK_PRI_MASK_TYPE_8822B << BIT_SHIFT_PRI_MASK_TYPE_8822B) +#define BIT_CLEAR_PRI_MASK_TYPE_8822B(x) ((x) & (~BITS_PRI_MASK_TYPE_8822B)) +#define BIT_GET_PRI_MASK_TYPE_8822B(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8822B) & BIT_MASK_PRI_MASK_TYPE_8822B) +#define BIT_SET_PRI_MASK_TYPE_8822B(x, v) \ + (BIT_CLEAR_PRI_MASK_TYPE_8822B(x) | BIT_PRI_MASK_TYPE_8822B(v)) + +#define BIT_OOB_8822B BIT(97) +#define BIT_ANT_SEL_8822B BIT(96) + +#define BIT_SHIFT_BREAK_TABLE_2_8822B (80 & CPU_OPT_WIDTH) +#define BIT_MASK_BREAK_TABLE_2_8822B 0xffff +#define BIT_BREAK_TABLE_2_8822B(x) \ + (((x) & BIT_MASK_BREAK_TABLE_2_8822B) << BIT_SHIFT_BREAK_TABLE_2_8822B) +#define BITS_BREAK_TABLE_2_8822B \ + (BIT_MASK_BREAK_TABLE_2_8822B << BIT_SHIFT_BREAK_TABLE_2_8822B) +#define BIT_CLEAR_BREAK_TABLE_2_8822B(x) ((x) & (~BITS_BREAK_TABLE_2_8822B)) +#define BIT_GET_BREAK_TABLE_2_8822B(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_2_8822B) & BIT_MASK_BREAK_TABLE_2_8822B) +#define BIT_SET_BREAK_TABLE_2_8822B(x, v) \ + (BIT_CLEAR_BREAK_TABLE_2_8822B(x) | BIT_BREAK_TABLE_2_8822B(v)) + +#define BIT_SHIFT_BREAK_TABLE_1_8822B (64 & CPU_OPT_WIDTH) +#define BIT_MASK_BREAK_TABLE_1_8822B 0xffff +#define BIT_BREAK_TABLE_1_8822B(x) \ + (((x) & BIT_MASK_BREAK_TABLE_1_8822B) << BIT_SHIFT_BREAK_TABLE_1_8822B) +#define BITS_BREAK_TABLE_1_8822B \ + (BIT_MASK_BREAK_TABLE_1_8822B << BIT_SHIFT_BREAK_TABLE_1_8822B) +#define BIT_CLEAR_BREAK_TABLE_1_8822B(x) ((x) & (~BITS_BREAK_TABLE_1_8822B)) +#define BIT_GET_BREAK_TABLE_1_8822B(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_1_8822B) & BIT_MASK_BREAK_TABLE_1_8822B) +#define BIT_SET_BREAK_TABLE_1_8822B(x, v) \ + (BIT_CLEAR_BREAK_TABLE_1_8822B(x) | BIT_BREAK_TABLE_1_8822B(v)) + +#define BIT_SHIFT_COEX_TABLE_2_8822B (32 & CPU_OPT_WIDTH) +#define BIT_MASK_COEX_TABLE_2_8822B 0xffffffffL +#define BIT_COEX_TABLE_2_8822B(x) \ + (((x) & BIT_MASK_COEX_TABLE_2_8822B) << BIT_SHIFT_COEX_TABLE_2_8822B) +#define BITS_COEX_TABLE_2_8822B \ + (BIT_MASK_COEX_TABLE_2_8822B << BIT_SHIFT_COEX_TABLE_2_8822B) +#define BIT_CLEAR_COEX_TABLE_2_8822B(x) ((x) & (~BITS_COEX_TABLE_2_8822B)) +#define BIT_GET_COEX_TABLE_2_8822B(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_2_8822B) & BIT_MASK_COEX_TABLE_2_8822B) +#define BIT_SET_COEX_TABLE_2_8822B(x, v) \ + (BIT_CLEAR_COEX_TABLE_2_8822B(x) | BIT_COEX_TABLE_2_8822B(v)) + +#define BIT_SHIFT_COEX_TABLE_1_8822B 0 +#define BIT_MASK_COEX_TABLE_1_8822B 0xffffffffL +#define BIT_COEX_TABLE_1_8822B(x) \ + (((x) & BIT_MASK_COEX_TABLE_1_8822B) << BIT_SHIFT_COEX_TABLE_1_8822B) +#define BITS_COEX_TABLE_1_8822B \ + (BIT_MASK_COEX_TABLE_1_8822B << BIT_SHIFT_COEX_TABLE_1_8822B) +#define BIT_CLEAR_COEX_TABLE_1_8822B(x) ((x) & (~BITS_COEX_TABLE_1_8822B)) +#define BIT_GET_COEX_TABLE_1_8822B(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_1_8822B) & BIT_MASK_COEX_TABLE_1_8822B) +#define BIT_SET_COEX_TABLE_1_8822B(x, v) \ + (BIT_CLEAR_COEX_TABLE_1_8822B(x) | BIT_COEX_TABLE_1_8822B(v)) + +/* 2 REG_RXCMD_0_8822B */ +#define BIT_RXCMD_EN_8822B BIT(31) + +#define BIT_SHIFT_RXCMD_INFO_8822B 0 +#define BIT_MASK_RXCMD_INFO_8822B 0x7fffffffL +#define BIT_RXCMD_INFO_8822B(x) \ + (((x) & BIT_MASK_RXCMD_INFO_8822B) << BIT_SHIFT_RXCMD_INFO_8822B) +#define BITS_RXCMD_INFO_8822B \ + (BIT_MASK_RXCMD_INFO_8822B << BIT_SHIFT_RXCMD_INFO_8822B) +#define BIT_CLEAR_RXCMD_INFO_8822B(x) ((x) & (~BITS_RXCMD_INFO_8822B)) +#define BIT_GET_RXCMD_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_RXCMD_INFO_8822B) & BIT_MASK_RXCMD_INFO_8822B) +#define BIT_SET_RXCMD_INFO_8822B(x, v) \ + (BIT_CLEAR_RXCMD_INFO_8822B(x) | BIT_RXCMD_INFO_8822B(v)) + +/* 2 REG_RXCMD_1_8822B */ + +#define BIT_SHIFT_RXCMD_PRD_8822B 0 +#define BIT_MASK_RXCMD_PRD_8822B 0xffff +#define BIT_RXCMD_PRD_8822B(x) \ + (((x) & BIT_MASK_RXCMD_PRD_8822B) << BIT_SHIFT_RXCMD_PRD_8822B) +#define BITS_RXCMD_PRD_8822B \ + (BIT_MASK_RXCMD_PRD_8822B << BIT_SHIFT_RXCMD_PRD_8822B) +#define BIT_CLEAR_RXCMD_PRD_8822B(x) ((x) & (~BITS_RXCMD_PRD_8822B)) +#define BIT_GET_RXCMD_PRD_8822B(x) \ + (((x) >> BIT_SHIFT_RXCMD_PRD_8822B) & BIT_MASK_RXCMD_PRD_8822B) +#define BIT_SET_RXCMD_PRD_8822B(x, v) \ + (BIT_CLEAR_RXCMD_PRD_8822B(x) | BIT_RXCMD_PRD_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_WMAC_RESP_TXINFO_8822B (RESPONSE TXINFO REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_MFB_8822B 25 +#define BIT_MASK_WMAC_RESP_MFB_8822B 0x7f +#define BIT_WMAC_RESP_MFB_8822B(x) \ + (((x) & BIT_MASK_WMAC_RESP_MFB_8822B) << BIT_SHIFT_WMAC_RESP_MFB_8822B) +#define BITS_WMAC_RESP_MFB_8822B \ + (BIT_MASK_WMAC_RESP_MFB_8822B << BIT_SHIFT_WMAC_RESP_MFB_8822B) +#define BIT_CLEAR_WMAC_RESP_MFB_8822B(x) ((x) & (~BITS_WMAC_RESP_MFB_8822B)) +#define BIT_GET_WMAC_RESP_MFB_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_MFB_8822B) & BIT_MASK_WMAC_RESP_MFB_8822B) +#define BIT_SET_WMAC_RESP_MFB_8822B(x, v) \ + (BIT_CLEAR_WMAC_RESP_MFB_8822B(x) | BIT_WMAC_RESP_MFB_8822B(v)) + +#define BIT_SHIFT_WMAC_ANTINF_SEL_8822B 23 +#define BIT_MASK_WMAC_ANTINF_SEL_8822B 0x3 +#define BIT_WMAC_ANTINF_SEL_8822B(x) \ + (((x) & BIT_MASK_WMAC_ANTINF_SEL_8822B) \ + << BIT_SHIFT_WMAC_ANTINF_SEL_8822B) +#define BITS_WMAC_ANTINF_SEL_8822B \ + (BIT_MASK_WMAC_ANTINF_SEL_8822B << BIT_SHIFT_WMAC_ANTINF_SEL_8822B) +#define BIT_CLEAR_WMAC_ANTINF_SEL_8822B(x) ((x) & (~BITS_WMAC_ANTINF_SEL_8822B)) +#define BIT_GET_WMAC_ANTINF_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL_8822B) & \ + BIT_MASK_WMAC_ANTINF_SEL_8822B) +#define BIT_SET_WMAC_ANTINF_SEL_8822B(x, v) \ + (BIT_CLEAR_WMAC_ANTINF_SEL_8822B(x) | BIT_WMAC_ANTINF_SEL_8822B(v)) + +#define BIT_SHIFT_WMAC_ANTSEL_SEL_8822B 21 +#define BIT_MASK_WMAC_ANTSEL_SEL_8822B 0x3 +#define BIT_WMAC_ANTSEL_SEL_8822B(x) \ + (((x) & BIT_MASK_WMAC_ANTSEL_SEL_8822B) \ + << BIT_SHIFT_WMAC_ANTSEL_SEL_8822B) +#define BITS_WMAC_ANTSEL_SEL_8822B \ + (BIT_MASK_WMAC_ANTSEL_SEL_8822B << BIT_SHIFT_WMAC_ANTSEL_SEL_8822B) +#define BIT_CLEAR_WMAC_ANTSEL_SEL_8822B(x) ((x) & (~BITS_WMAC_ANTSEL_SEL_8822B)) +#define BIT_GET_WMAC_ANTSEL_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL_8822B) & \ + BIT_MASK_WMAC_ANTSEL_SEL_8822B) +#define BIT_SET_WMAC_ANTSEL_SEL_8822B(x, v) \ + (BIT_CLEAR_WMAC_ANTSEL_SEL_8822B(x) | BIT_WMAC_ANTSEL_SEL_8822B(v)) + +#define BIT_SHIFT_R_WMAC_RESP_TXPOWER_8822B 18 +#define BIT_MASK_R_WMAC_RESP_TXPOWER_8822B 0x7 +#define BIT_R_WMAC_RESP_TXPOWER_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_RESP_TXPOWER_8822B) \ + << BIT_SHIFT_R_WMAC_RESP_TXPOWER_8822B) +#define BITS_R_WMAC_RESP_TXPOWER_8822B \ + (BIT_MASK_R_WMAC_RESP_TXPOWER_8822B \ + << BIT_SHIFT_R_WMAC_RESP_TXPOWER_8822B) +#define BIT_CLEAR_R_WMAC_RESP_TXPOWER_8822B(x) \ + ((x) & (~BITS_R_WMAC_RESP_TXPOWER_8822B)) +#define BIT_GET_R_WMAC_RESP_TXPOWER_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RESP_TXPOWER_8822B) & \ + BIT_MASK_R_WMAC_RESP_TXPOWER_8822B) +#define BIT_SET_R_WMAC_RESP_TXPOWER_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_RESP_TXPOWER_8822B(x) | \ + BIT_R_WMAC_RESP_TXPOWER_8822B(v)) + +#define BIT_SHIFT_WMAC_RESP_TXANT_8822B 0 +#define BIT_MASK_WMAC_RESP_TXANT_8822B 0x3ffff +#define BIT_WMAC_RESP_TXANT_8822B(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXANT_8822B) \ + << BIT_SHIFT_WMAC_RESP_TXANT_8822B) +#define BITS_WMAC_RESP_TXANT_8822B \ + (BIT_MASK_WMAC_RESP_TXANT_8822B << BIT_SHIFT_WMAC_RESP_TXANT_8822B) +#define BIT_CLEAR_WMAC_RESP_TXANT_8822B(x) ((x) & (~BITS_WMAC_RESP_TXANT_8822B)) +#define BIT_GET_WMAC_RESP_TXANT_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_8822B) & \ + BIT_MASK_WMAC_RESP_TXANT_8822B) +#define BIT_SET_WMAC_RESP_TXANT_8822B(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXANT_8822B(x) | BIT_WMAC_RESP_TXANT_8822B(v)) + +/* 2 REG_BBPSF_CTRL_8822B */ +#define BIT_CTL_IDLE_CLR_CSI_RPT_8822B BIT(31) +#define BIT_WMAC_USE_NDPARATE_8822B BIT(30) + +#define BIT_SHIFT_WMAC_CSI_RATE_8822B 24 +#define BIT_MASK_WMAC_CSI_RATE_8822B 0x3f +#define BIT_WMAC_CSI_RATE_8822B(x) \ + (((x) & BIT_MASK_WMAC_CSI_RATE_8822B) << BIT_SHIFT_WMAC_CSI_RATE_8822B) +#define BITS_WMAC_CSI_RATE_8822B \ + (BIT_MASK_WMAC_CSI_RATE_8822B << BIT_SHIFT_WMAC_CSI_RATE_8822B) +#define BIT_CLEAR_WMAC_CSI_RATE_8822B(x) ((x) & (~BITS_WMAC_CSI_RATE_8822B)) +#define BIT_GET_WMAC_CSI_RATE_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RATE_8822B) & BIT_MASK_WMAC_CSI_RATE_8822B) +#define BIT_SET_WMAC_CSI_RATE_8822B(x, v) \ + (BIT_CLEAR_WMAC_CSI_RATE_8822B(x) | BIT_WMAC_CSI_RATE_8822B(v)) + +#define BIT_SHIFT_WMAC_RESP_TXRATE_8822B 16 +#define BIT_MASK_WMAC_RESP_TXRATE_8822B 0xff +#define BIT_WMAC_RESP_TXRATE_8822B(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXRATE_8822B) \ + << BIT_SHIFT_WMAC_RESP_TXRATE_8822B) +#define BITS_WMAC_RESP_TXRATE_8822B \ + (BIT_MASK_WMAC_RESP_TXRATE_8822B << BIT_SHIFT_WMAC_RESP_TXRATE_8822B) +#define BIT_CLEAR_WMAC_RESP_TXRATE_8822B(x) \ + ((x) & (~BITS_WMAC_RESP_TXRATE_8822B)) +#define BIT_GET_WMAC_RESP_TXRATE_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE_8822B) & \ + BIT_MASK_WMAC_RESP_TXRATE_8822B) +#define BIT_SET_WMAC_RESP_TXRATE_8822B(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXRATE_8822B(x) | BIT_WMAC_RESP_TXRATE_8822B(v)) + +#define BIT_BBPSF_MPDUCHKEN_8822B BIT(5) +#define BIT_BBPSF_MHCHKEN_8822B BIT(4) +#define BIT_BBPSF_ERRCHKEN_8822B BIT(3) + +#define BIT_SHIFT_BBPSF_ERRTHR_8822B 0 +#define BIT_MASK_BBPSF_ERRTHR_8822B 0x7 +#define BIT_BBPSF_ERRTHR_8822B(x) \ + (((x) & BIT_MASK_BBPSF_ERRTHR_8822B) << BIT_SHIFT_BBPSF_ERRTHR_8822B) +#define BITS_BBPSF_ERRTHR_8822B \ + (BIT_MASK_BBPSF_ERRTHR_8822B << BIT_SHIFT_BBPSF_ERRTHR_8822B) +#define BIT_CLEAR_BBPSF_ERRTHR_8822B(x) ((x) & (~BITS_BBPSF_ERRTHR_8822B)) +#define BIT_GET_BBPSF_ERRTHR_8822B(x) \ + (((x) >> BIT_SHIFT_BBPSF_ERRTHR_8822B) & BIT_MASK_BBPSF_ERRTHR_8822B) +#define BIT_SET_BBPSF_ERRTHR_8822B(x, v) \ + (BIT_CLEAR_BBPSF_ERRTHR_8822B(x) | BIT_BBPSF_ERRTHR_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_P2P_RX_BCN_NOA_8822B (P2P RX BEACON NOA REGISTER) */ +#define BIT_NOA_PARSER_EN_8822B BIT(15) +#define BIT_BSSID_SEL_8822B BIT(14) + +#define BIT_SHIFT_P2P_OUI_TYPE_8822B 0 +#define BIT_MASK_P2P_OUI_TYPE_8822B 0xff +#define BIT_P2P_OUI_TYPE_8822B(x) \ + (((x) & BIT_MASK_P2P_OUI_TYPE_8822B) << BIT_SHIFT_P2P_OUI_TYPE_8822B) +#define BITS_P2P_OUI_TYPE_8822B \ + (BIT_MASK_P2P_OUI_TYPE_8822B << BIT_SHIFT_P2P_OUI_TYPE_8822B) +#define BIT_CLEAR_P2P_OUI_TYPE_8822B(x) ((x) & (~BITS_P2P_OUI_TYPE_8822B)) +#define BIT_GET_P2P_OUI_TYPE_8822B(x) \ + (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8822B) & BIT_MASK_P2P_OUI_TYPE_8822B) +#define BIT_SET_P2P_OUI_TYPE_8822B(x, v) \ + (BIT_CLEAR_P2P_OUI_TYPE_8822B(x) | BIT_P2P_OUI_TYPE_8822B(v)) + +/* 2 REG_ASSOCIATED_BFMER0_INFO_8822B (ASSOCIATED BEAMFORMER0 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID0_8822B (48 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_TXCSI_AID0_8822B 0x1ff +#define BIT_R_WMAC_TXCSI_AID0_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8822B) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID0_8822B) +#define BITS_R_WMAC_TXCSI_AID0_8822B \ + (BIT_MASK_R_WMAC_TXCSI_AID0_8822B << BIT_SHIFT_R_WMAC_TXCSI_AID0_8822B) +#define BIT_CLEAR_R_WMAC_TXCSI_AID0_8822B(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID0_8822B)) +#define BIT_GET_R_WMAC_TXCSI_AID0_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8822B) & \ + BIT_MASK_R_WMAC_TXCSI_AID0_8822B) +#define BIT_SET_R_WMAC_TXCSI_AID0_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID0_8822B(x) | BIT_R_WMAC_TXCSI_AID0_8822B(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_8822B 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_8822B 0xffffffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R0_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_8822B) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_8822B) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_8822B \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_8822B \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_8822B) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_8822B(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_8822B)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_8822B) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_8822B) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_8822B(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_8822B(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_8822B (ASSOCIATED BEAMFORMER1 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID1_8822B (48 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_TXCSI_AID1_8822B 0x1ff +#define BIT_R_WMAC_TXCSI_AID1_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8822B) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID1_8822B) +#define BITS_R_WMAC_TXCSI_AID1_8822B \ + (BIT_MASK_R_WMAC_TXCSI_AID1_8822B << BIT_SHIFT_R_WMAC_TXCSI_AID1_8822B) +#define BIT_CLEAR_R_WMAC_TXCSI_AID1_8822B(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID1_8822B)) +#define BIT_GET_R_WMAC_TXCSI_AID1_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8822B) & \ + BIT_MASK_R_WMAC_TXCSI_AID1_8822B) +#define BIT_SET_R_WMAC_TXCSI_AID1_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID1_8822B(x) | BIT_R_WMAC_TXCSI_AID1_8822B(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_8822B 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_8822B 0xffffffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_8822B) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_8822B) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_8822B \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_8822B \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_8822B) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_8822B(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_8822B)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_8822B) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_8822B) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_8822B(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_8822B(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW20_8822B (TX CSI REPORT PARAMETER REGISTER) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822B 16 +#define BIT_MASK_R_WMAC_BFINFO_20M_1_8822B 0xfff +#define BIT_R_WMAC_BFINFO_20M_1_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8822B) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822B) +#define BITS_R_WMAC_BFINFO_20M_1_8822B \ + (BIT_MASK_R_WMAC_BFINFO_20M_1_8822B \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822B) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8822B(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8822B)) +#define BIT_GET_R_WMAC_BFINFO_20M_1_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822B) & \ + BIT_MASK_R_WMAC_BFINFO_20M_1_8822B) +#define BIT_SET_R_WMAC_BFINFO_20M_1_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8822B(x) | \ + BIT_R_WMAC_BFINFO_20M_1_8822B(v)) + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822B 0 +#define BIT_MASK_R_WMAC_BFINFO_20M_0_8822B 0xfff +#define BIT_R_WMAC_BFINFO_20M_0_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8822B) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822B) +#define BITS_R_WMAC_BFINFO_20M_0_8822B \ + (BIT_MASK_R_WMAC_BFINFO_20M_0_8822B \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822B) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8822B(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8822B)) +#define BIT_GET_R_WMAC_BFINFO_20M_0_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822B) & \ + BIT_MASK_R_WMAC_BFINFO_20M_0_8822B) +#define BIT_SET_R_WMAC_BFINFO_20M_0_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8822B(x) | \ + BIT_R_WMAC_BFINFO_20M_0_8822B(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40_8822B (TX CSI REPORT PARAMETER_BW40 REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_ANTCD_8822B 0 +#define BIT_MASK_WMAC_RESP_ANTCD_8822B 0xf +#define BIT_WMAC_RESP_ANTCD_8822B(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTCD_8822B) \ + << BIT_SHIFT_WMAC_RESP_ANTCD_8822B) +#define BITS_WMAC_RESP_ANTCD_8822B \ + (BIT_MASK_WMAC_RESP_ANTCD_8822B << BIT_SHIFT_WMAC_RESP_ANTCD_8822B) +#define BIT_CLEAR_WMAC_RESP_ANTCD_8822B(x) ((x) & (~BITS_WMAC_RESP_ANTCD_8822B)) +#define BIT_GET_WMAC_RESP_ANTCD_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTCD_8822B) & \ + BIT_MASK_WMAC_RESP_ANTCD_8822B) +#define BIT_SET_WMAC_RESP_ANTCD_8822B(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTCD_8822B(x) | BIT_WMAC_RESP_ANTCD_8822B(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW80_8822B (TX CSI REPORT PARAMETER_BW80 REGISTER) */ + +/* 2 REG_BCN_PSR_RPT2_8822B (BEACON PARSER REPORT REGISTER2) */ + +#define BIT_SHIFT_DTIM_CNT2_8822B 24 +#define BIT_MASK_DTIM_CNT2_8822B 0xff +#define BIT_DTIM_CNT2_8822B(x) \ + (((x) & BIT_MASK_DTIM_CNT2_8822B) << BIT_SHIFT_DTIM_CNT2_8822B) +#define BITS_DTIM_CNT2_8822B \ + (BIT_MASK_DTIM_CNT2_8822B << BIT_SHIFT_DTIM_CNT2_8822B) +#define BIT_CLEAR_DTIM_CNT2_8822B(x) ((x) & (~BITS_DTIM_CNT2_8822B)) +#define BIT_GET_DTIM_CNT2_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT2_8822B) & BIT_MASK_DTIM_CNT2_8822B) +#define BIT_SET_DTIM_CNT2_8822B(x, v) \ + (BIT_CLEAR_DTIM_CNT2_8822B(x) | BIT_DTIM_CNT2_8822B(v)) + +#define BIT_SHIFT_DTIM_PERIOD2_8822B 16 +#define BIT_MASK_DTIM_PERIOD2_8822B 0xff +#define BIT_DTIM_PERIOD2_8822B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD2_8822B) << BIT_SHIFT_DTIM_PERIOD2_8822B) +#define BITS_DTIM_PERIOD2_8822B \ + (BIT_MASK_DTIM_PERIOD2_8822B << BIT_SHIFT_DTIM_PERIOD2_8822B) +#define BIT_CLEAR_DTIM_PERIOD2_8822B(x) ((x) & (~BITS_DTIM_PERIOD2_8822B)) +#define BIT_GET_DTIM_PERIOD2_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD2_8822B) & BIT_MASK_DTIM_PERIOD2_8822B) +#define BIT_SET_DTIM_PERIOD2_8822B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD2_8822B(x) | BIT_DTIM_PERIOD2_8822B(v)) + +#define BIT_DTIM2_8822B BIT(15) +#define BIT_TIM2_8822B BIT(14) + +#define BIT_SHIFT_PS_AID_2_8822B 0 +#define BIT_MASK_PS_AID_2_8822B 0x7ff +#define BIT_PS_AID_2_8822B(x) \ + (((x) & BIT_MASK_PS_AID_2_8822B) << BIT_SHIFT_PS_AID_2_8822B) +#define BITS_PS_AID_2_8822B \ + (BIT_MASK_PS_AID_2_8822B << BIT_SHIFT_PS_AID_2_8822B) +#define BIT_CLEAR_PS_AID_2_8822B(x) ((x) & (~BITS_PS_AID_2_8822B)) +#define BIT_GET_PS_AID_2_8822B(x) \ + (((x) >> BIT_SHIFT_PS_AID_2_8822B) & BIT_MASK_PS_AID_2_8822B) +#define BIT_SET_PS_AID_2_8822B(x, v) \ + (BIT_CLEAR_PS_AID_2_8822B(x) | BIT_PS_AID_2_8822B(v)) + +/* 2 REG_BCN_PSR_RPT3_8822B (BEACON PARSER REPORT REGISTER3) */ + +#define BIT_SHIFT_DTIM_CNT3_8822B 24 +#define BIT_MASK_DTIM_CNT3_8822B 0xff +#define BIT_DTIM_CNT3_8822B(x) \ + (((x) & BIT_MASK_DTIM_CNT3_8822B) << BIT_SHIFT_DTIM_CNT3_8822B) +#define BITS_DTIM_CNT3_8822B \ + (BIT_MASK_DTIM_CNT3_8822B << BIT_SHIFT_DTIM_CNT3_8822B) +#define BIT_CLEAR_DTIM_CNT3_8822B(x) ((x) & (~BITS_DTIM_CNT3_8822B)) +#define BIT_GET_DTIM_CNT3_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT3_8822B) & BIT_MASK_DTIM_CNT3_8822B) +#define BIT_SET_DTIM_CNT3_8822B(x, v) \ + (BIT_CLEAR_DTIM_CNT3_8822B(x) | BIT_DTIM_CNT3_8822B(v)) + +#define BIT_SHIFT_DTIM_PERIOD3_8822B 16 +#define BIT_MASK_DTIM_PERIOD3_8822B 0xff +#define BIT_DTIM_PERIOD3_8822B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD3_8822B) << BIT_SHIFT_DTIM_PERIOD3_8822B) +#define BITS_DTIM_PERIOD3_8822B \ + (BIT_MASK_DTIM_PERIOD3_8822B << BIT_SHIFT_DTIM_PERIOD3_8822B) +#define BIT_CLEAR_DTIM_PERIOD3_8822B(x) ((x) & (~BITS_DTIM_PERIOD3_8822B)) +#define BIT_GET_DTIM_PERIOD3_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD3_8822B) & BIT_MASK_DTIM_PERIOD3_8822B) +#define BIT_SET_DTIM_PERIOD3_8822B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD3_8822B(x) | BIT_DTIM_PERIOD3_8822B(v)) + +#define BIT_DTIM3_8822B BIT(15) +#define BIT_TIM3_8822B BIT(14) + +#define BIT_SHIFT_PS_AID_3_8822B 0 +#define BIT_MASK_PS_AID_3_8822B 0x7ff +#define BIT_PS_AID_3_8822B(x) \ + (((x) & BIT_MASK_PS_AID_3_8822B) << BIT_SHIFT_PS_AID_3_8822B) +#define BITS_PS_AID_3_8822B \ + (BIT_MASK_PS_AID_3_8822B << BIT_SHIFT_PS_AID_3_8822B) +#define BIT_CLEAR_PS_AID_3_8822B(x) ((x) & (~BITS_PS_AID_3_8822B)) +#define BIT_GET_PS_AID_3_8822B(x) \ + (((x) >> BIT_SHIFT_PS_AID_3_8822B) & BIT_MASK_PS_AID_3_8822B) +#define BIT_SET_PS_AID_3_8822B(x, v) \ + (BIT_CLEAR_PS_AID_3_8822B(x) | BIT_PS_AID_3_8822B(v)) + +/* 2 REG_BCN_PSR_RPT4_8822B (BEACON PARSER REPORT REGISTER4) */ + +#define BIT_SHIFT_DTIM_CNT4_8822B 24 +#define BIT_MASK_DTIM_CNT4_8822B 0xff +#define BIT_DTIM_CNT4_8822B(x) \ + (((x) & BIT_MASK_DTIM_CNT4_8822B) << BIT_SHIFT_DTIM_CNT4_8822B) +#define BITS_DTIM_CNT4_8822B \ + (BIT_MASK_DTIM_CNT4_8822B << BIT_SHIFT_DTIM_CNT4_8822B) +#define BIT_CLEAR_DTIM_CNT4_8822B(x) ((x) & (~BITS_DTIM_CNT4_8822B)) +#define BIT_GET_DTIM_CNT4_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT4_8822B) & BIT_MASK_DTIM_CNT4_8822B) +#define BIT_SET_DTIM_CNT4_8822B(x, v) \ + (BIT_CLEAR_DTIM_CNT4_8822B(x) | BIT_DTIM_CNT4_8822B(v)) + +#define BIT_SHIFT_DTIM_PERIOD4_8822B 16 +#define BIT_MASK_DTIM_PERIOD4_8822B 0xff +#define BIT_DTIM_PERIOD4_8822B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD4_8822B) << BIT_SHIFT_DTIM_PERIOD4_8822B) +#define BITS_DTIM_PERIOD4_8822B \ + (BIT_MASK_DTIM_PERIOD4_8822B << BIT_SHIFT_DTIM_PERIOD4_8822B) +#define BIT_CLEAR_DTIM_PERIOD4_8822B(x) ((x) & (~BITS_DTIM_PERIOD4_8822B)) +#define BIT_GET_DTIM_PERIOD4_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD4_8822B) & BIT_MASK_DTIM_PERIOD4_8822B) +#define BIT_SET_DTIM_PERIOD4_8822B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD4_8822B(x) | BIT_DTIM_PERIOD4_8822B(v)) + +#define BIT_DTIM4_8822B BIT(15) +#define BIT_TIM4_8822B BIT(14) + +#define BIT_SHIFT_PS_AID_4_8822B 0 +#define BIT_MASK_PS_AID_4_8822B 0x7ff +#define BIT_PS_AID_4_8822B(x) \ + (((x) & BIT_MASK_PS_AID_4_8822B) << BIT_SHIFT_PS_AID_4_8822B) +#define BITS_PS_AID_4_8822B \ + (BIT_MASK_PS_AID_4_8822B << BIT_SHIFT_PS_AID_4_8822B) +#define BIT_CLEAR_PS_AID_4_8822B(x) ((x) & (~BITS_PS_AID_4_8822B)) +#define BIT_GET_PS_AID_4_8822B(x) \ + (((x) >> BIT_SHIFT_PS_AID_4_8822B) & BIT_MASK_PS_AID_4_8822B) +#define BIT_SET_PS_AID_4_8822B(x, v) \ + (BIT_CLEAR_PS_AID_4_8822B(x) | BIT_PS_AID_4_8822B(v)) + +/* 2 REG_A1_ADDR_MASK_8822B (A1 ADDR MASK REGISTER) */ + +#define BIT_SHIFT_A1_ADDR_MASK_8822B 0 +#define BIT_MASK_A1_ADDR_MASK_8822B 0xffffffffL +#define BIT_A1_ADDR_MASK_8822B(x) \ + (((x) & BIT_MASK_A1_ADDR_MASK_8822B) << BIT_SHIFT_A1_ADDR_MASK_8822B) +#define BITS_A1_ADDR_MASK_8822B \ + (BIT_MASK_A1_ADDR_MASK_8822B << BIT_SHIFT_A1_ADDR_MASK_8822B) +#define BIT_CLEAR_A1_ADDR_MASK_8822B(x) ((x) & (~BITS_A1_ADDR_MASK_8822B)) +#define BIT_GET_A1_ADDR_MASK_8822B(x) \ + (((x) >> BIT_SHIFT_A1_ADDR_MASK_8822B) & BIT_MASK_A1_ADDR_MASK_8822B) +#define BIT_SET_A1_ADDR_MASK_8822B(x, v) \ + (BIT_CLEAR_A1_ADDR_MASK_8822B(x) | BIT_A1_ADDR_MASK_8822B(v)) + +/* 2 REG_MACID2_8822B (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_8822B 0 +#define BIT_MASK_MACID2_8822B 0xffffffffffffL +#define BIT_MACID2_8822B(x) \ + (((x) & BIT_MASK_MACID2_8822B) << BIT_SHIFT_MACID2_8822B) +#define BITS_MACID2_8822B (BIT_MASK_MACID2_8822B << BIT_SHIFT_MACID2_8822B) +#define BIT_CLEAR_MACID2_8822B(x) ((x) & (~BITS_MACID2_8822B)) +#define BIT_GET_MACID2_8822B(x) \ + (((x) >> BIT_SHIFT_MACID2_8822B) & BIT_MASK_MACID2_8822B) +#define BIT_SET_MACID2_8822B(x, v) \ + (BIT_CLEAR_MACID2_8822B(x) | BIT_MACID2_8822B(v)) + +/* 2 REG_BSSID2_8822B (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_8822B 0 +#define BIT_MASK_BSSID2_8822B 0xffffffffffffL +#define BIT_BSSID2_8822B(x) \ + (((x) & BIT_MASK_BSSID2_8822B) << BIT_SHIFT_BSSID2_8822B) +#define BITS_BSSID2_8822B (BIT_MASK_BSSID2_8822B << BIT_SHIFT_BSSID2_8822B) +#define BIT_CLEAR_BSSID2_8822B(x) ((x) & (~BITS_BSSID2_8822B)) +#define BIT_GET_BSSID2_8822B(x) \ + (((x) >> BIT_SHIFT_BSSID2_8822B) & BIT_MASK_BSSID2_8822B) +#define BIT_SET_BSSID2_8822B(x, v) \ + (BIT_CLEAR_BSSID2_8822B(x) | BIT_BSSID2_8822B(v)) + +/* 2 REG_MACID3_8822B (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_8822B 0 +#define BIT_MASK_MACID3_8822B 0xffffffffffffL +#define BIT_MACID3_8822B(x) \ + (((x) & BIT_MASK_MACID3_8822B) << BIT_SHIFT_MACID3_8822B) +#define BITS_MACID3_8822B (BIT_MASK_MACID3_8822B << BIT_SHIFT_MACID3_8822B) +#define BIT_CLEAR_MACID3_8822B(x) ((x) & (~BITS_MACID3_8822B)) +#define BIT_GET_MACID3_8822B(x) \ + (((x) >> BIT_SHIFT_MACID3_8822B) & BIT_MASK_MACID3_8822B) +#define BIT_SET_MACID3_8822B(x, v) \ + (BIT_CLEAR_MACID3_8822B(x) | BIT_MACID3_8822B(v)) + +/* 2 REG_BSSID3_8822B (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_8822B 0 +#define BIT_MASK_BSSID3_8822B 0xffffffffffffL +#define BIT_BSSID3_8822B(x) \ + (((x) & BIT_MASK_BSSID3_8822B) << BIT_SHIFT_BSSID3_8822B) +#define BITS_BSSID3_8822B (BIT_MASK_BSSID3_8822B << BIT_SHIFT_BSSID3_8822B) +#define BIT_CLEAR_BSSID3_8822B(x) ((x) & (~BITS_BSSID3_8822B)) +#define BIT_GET_BSSID3_8822B(x) \ + (((x) >> BIT_SHIFT_BSSID3_8822B) & BIT_MASK_BSSID3_8822B) +#define BIT_SET_BSSID3_8822B(x, v) \ + (BIT_CLEAR_BSSID3_8822B(x) | BIT_BSSID3_8822B(v)) + +/* 2 REG_MACID4_8822B (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_8822B 0 +#define BIT_MASK_MACID4_8822B 0xffffffffffffL +#define BIT_MACID4_8822B(x) \ + (((x) & BIT_MASK_MACID4_8822B) << BIT_SHIFT_MACID4_8822B) +#define BITS_MACID4_8822B (BIT_MASK_MACID4_8822B << BIT_SHIFT_MACID4_8822B) +#define BIT_CLEAR_MACID4_8822B(x) ((x) & (~BITS_MACID4_8822B)) +#define BIT_GET_MACID4_8822B(x) \ + (((x) >> BIT_SHIFT_MACID4_8822B) & BIT_MASK_MACID4_8822B) +#define BIT_SET_MACID4_8822B(x, v) \ + (BIT_CLEAR_MACID4_8822B(x) | BIT_MACID4_8822B(v)) + +/* 2 REG_BSSID4_8822B (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_8822B 0 +#define BIT_MASK_BSSID4_8822B 0xffffffffffffL +#define BIT_BSSID4_8822B(x) \ + (((x) & BIT_MASK_BSSID4_8822B) << BIT_SHIFT_BSSID4_8822B) +#define BITS_BSSID4_8822B (BIT_MASK_BSSID4_8822B << BIT_SHIFT_BSSID4_8822B) +#define BIT_CLEAR_BSSID4_8822B(x) ((x) & (~BITS_BSSID4_8822B)) +#define BIT_GET_BSSID4_8822B(x) \ + (((x) >> BIT_SHIFT_BSSID4_8822B) & BIT_MASK_BSSID4_8822B) +#define BIT_SET_BSSID4_8822B(x, v) \ + (BIT_CLEAR_BSSID4_8822B(x) | BIT_BSSID4_8822B(v)) + +/* 2 REG_NOA_REPORT_8822B */ + +/* 2 REG_PWRBIT_SETTING_8822B */ +#define BIT_CLI3_PWRBIT_OW_EN_8822B BIT(7) +#define BIT_CLI3_PWR_ST_8822B BIT(6) +#define BIT_CLI2_PWRBIT_OW_EN_8822B BIT(5) +#define BIT_CLI2_PWR_ST_8822B BIT(4) +#define BIT_CLI1_PWRBIT_OW_EN_8822B BIT(3) +#define BIT_CLI1_PWR_ST_8822B BIT(2) +#define BIT_CLI0_PWRBIT_OW_EN_8822B BIT(1) +#define BIT_CLI0_PWR_ST_8822B BIT(0) + +/* 2 REG_MACRX_HANG_TIMER_CONTROL_8822B */ +#define BIT_TIMEOUT_COUNTER_EN_8822B BIT(7) +#define BIT_RESET_FIFO_CONTROL_8822B BIT(5) + +#define BIT_SHIFT_COUNT_TIMEOUT_8822B 0 +#define BIT_MASK_COUNT_TIMEOUT_8822B 0x1f +#define BIT_COUNT_TIMEOUT_8822B(x) \ + (((x) & BIT_MASK_COUNT_TIMEOUT_8822B) << BIT_SHIFT_COUNT_TIMEOUT_8822B) +#define BITS_COUNT_TIMEOUT_8822B \ + (BIT_MASK_COUNT_TIMEOUT_8822B << BIT_SHIFT_COUNT_TIMEOUT_8822B) +#define BIT_CLEAR_COUNT_TIMEOUT_8822B(x) ((x) & (~BITS_COUNT_TIMEOUT_8822B)) +#define BIT_GET_COUNT_TIMEOUT_8822B(x) \ + (((x) >> BIT_SHIFT_COUNT_TIMEOUT_8822B) & BIT_MASK_COUNT_TIMEOUT_8822B) +#define BIT_SET_COUNT_TIMEOUT_8822B(x, v) \ + (BIT_CLEAR_COUNT_TIMEOUT_8822B(x) | BIT_COUNT_TIMEOUT_8822B(v)) + +/* 2 REG_WMAC_MU_BF_OPTION_8822B */ +#define BIT_WMAC_RESP_NONSTA1_DIS_8822B BIT(7) +#define BIT_BIT_WMAC_TXMU_ACKPOLICY_EN_8822B BIT(6) + +#define BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822B 4 +#define BIT_MASK_WMAC_TXMU_ACKPOLICY_8822B 0x3 +#define BIT_WMAC_TXMU_ACKPOLICY_8822B(x) \ + (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY_8822B) \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822B) +#define BITS_WMAC_TXMU_ACKPOLICY_8822B \ + (BIT_MASK_WMAC_TXMU_ACKPOLICY_8822B \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822B) +#define BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8822B(x) \ + ((x) & (~BITS_WMAC_TXMU_ACKPOLICY_8822B)) +#define BIT_GET_WMAC_TXMU_ACKPOLICY_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822B) & \ + BIT_MASK_WMAC_TXMU_ACKPOLICY_8822B) +#define BIT_SET_WMAC_TXMU_ACKPOLICY_8822B(x, v) \ + (BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8822B(x) | \ + BIT_WMAC_TXMU_ACKPOLICY_8822B(v)) + +#define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822B 1 +#define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822B 0x7 +#define BIT_WMAC_MU_BFEE_PORT_SEL_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822B) \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822B) +#define BITS_WMAC_MU_BFEE_PORT_SEL_8822B \ + (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822B \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822B) +#define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8822B)) +#define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822B) & \ + BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822B) +#define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8822B(x) | \ + BIT_WMAC_MU_BFEE_PORT_SEL_8822B(v)) + +#define BIT_WMAC_MU_BFEE_DIS_8822B BIT(0) + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822B 0 +#define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822B 0xff +#define BIT_WMAC_PAUSE_BB_CLR_TH_8822B(x) \ + (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822B) \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822B) +#define BITS_WMAC_PAUSE_BB_CLR_TH_8822B \ + (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822B \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822B) +#define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8822B(x) \ + ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8822B)) +#define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822B) & \ + BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822B) +#define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8822B(x, v) \ + (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8822B(x) | \ + BIT_WMAC_PAUSE_BB_CLR_TH_8822B(v)) + +/* 2 REG_WMAC_MU_ARB_8822B */ +#define BIT_WMAC_ARB_HW_ADAPT_EN_8822B BIT(7) +#define BIT_WMAC_ARB_SW_EN_8822B BIT(6) + +#define BIT_SHIFT_WMAC_ARB_SW_STATE_8822B 0 +#define BIT_MASK_WMAC_ARB_SW_STATE_8822B 0x3f +#define BIT_WMAC_ARB_SW_STATE_8822B(x) \ + (((x) & BIT_MASK_WMAC_ARB_SW_STATE_8822B) \ + << BIT_SHIFT_WMAC_ARB_SW_STATE_8822B) +#define BITS_WMAC_ARB_SW_STATE_8822B \ + (BIT_MASK_WMAC_ARB_SW_STATE_8822B << BIT_SHIFT_WMAC_ARB_SW_STATE_8822B) +#define BIT_CLEAR_WMAC_ARB_SW_STATE_8822B(x) \ + ((x) & (~BITS_WMAC_ARB_SW_STATE_8822B)) +#define BIT_GET_WMAC_ARB_SW_STATE_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_ARB_SW_STATE_8822B) & \ + BIT_MASK_WMAC_ARB_SW_STATE_8822B) +#define BIT_SET_WMAC_ARB_SW_STATE_8822B(x, v) \ + (BIT_CLEAR_WMAC_ARB_SW_STATE_8822B(x) | BIT_WMAC_ARB_SW_STATE_8822B(v)) + +/* 2 REG_WMAC_MU_OPTION_8822B */ + +#define BIT_SHIFT_WMAC_MU_DBGSEL_8822B 5 +#define BIT_MASK_WMAC_MU_DBGSEL_8822B 0x3 +#define BIT_WMAC_MU_DBGSEL_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_DBGSEL_8822B) \ + << BIT_SHIFT_WMAC_MU_DBGSEL_8822B) +#define BITS_WMAC_MU_DBGSEL_8822B \ + (BIT_MASK_WMAC_MU_DBGSEL_8822B << BIT_SHIFT_WMAC_MU_DBGSEL_8822B) +#define BIT_CLEAR_WMAC_MU_DBGSEL_8822B(x) ((x) & (~BITS_WMAC_MU_DBGSEL_8822B)) +#define BIT_GET_WMAC_MU_DBGSEL_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_DBGSEL_8822B) & \ + BIT_MASK_WMAC_MU_DBGSEL_8822B) +#define BIT_SET_WMAC_MU_DBGSEL_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_DBGSEL_8822B(x) | BIT_WMAC_MU_DBGSEL_8822B(v)) + +#define BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8822B 0 +#define BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8822B 0x1f +#define BIT_WMAC_MU_CPRD_TIMEOUT_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8822B) \ + << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8822B) +#define BITS_WMAC_MU_CPRD_TIMEOUT_8822B \ + (BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8822B \ + << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8822B) +#define BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT_8822B(x) \ + ((x) & (~BITS_WMAC_MU_CPRD_TIMEOUT_8822B)) +#define BIT_GET_WMAC_MU_CPRD_TIMEOUT_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8822B) & \ + BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8822B) +#define BIT_SET_WMAC_MU_CPRD_TIMEOUT_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT_8822B(x) | \ + BIT_WMAC_MU_CPRD_TIMEOUT_8822B(v)) + +/* 2 REG_WMAC_MU_BF_CTL_8822B */ +#define BIT_WMAC_INVLD_BFPRT_CHK_8822B BIT(15) +#define BIT_WMAC_RETXBFRPTSEQ_UPD_8822B BIT(14) + +#define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822B 12 +#define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822B 0x3 +#define BIT_WMAC_MU_BFRPTSEG_SEL_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822B) \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822B) +#define BITS_WMAC_MU_BFRPTSEG_SEL_8822B \ + (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822B \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822B) +#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8822B)) +#define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822B) & \ + BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822B) +#define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8822B(x) | \ + BIT_WMAC_MU_BFRPTSEG_SEL_8822B(v)) + +#define BIT_SHIFT_WMAC_MU_BF_MYAID_8822B 0 +#define BIT_MASK_WMAC_MU_BF_MYAID_8822B 0xfff +#define BIT_WMAC_MU_BF_MYAID_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8822B) \ + << BIT_SHIFT_WMAC_MU_BF_MYAID_8822B) +#define BITS_WMAC_MU_BF_MYAID_8822B \ + (BIT_MASK_WMAC_MU_BF_MYAID_8822B << BIT_SHIFT_WMAC_MU_BF_MYAID_8822B) +#define BIT_CLEAR_WMAC_MU_BF_MYAID_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BF_MYAID_8822B)) +#define BIT_GET_WMAC_MU_BF_MYAID_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8822B) & \ + BIT_MASK_WMAC_MU_BF_MYAID_8822B) +#define BIT_SET_WMAC_MU_BF_MYAID_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BF_MYAID_8822B(x) | BIT_WMAC_MU_BF_MYAID_8822B(v)) + +/* 2 REG_WMAC_MU_BFRPT_PARA_8822B */ + +#define BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL_8822B 12 +#define BIT_MASK_BIT_BFRPT_PARA_USERID_SEL_8822B 0x7 +#define BIT_BIT_BFRPT_PARA_USERID_SEL_8822B(x) \ + (((x) & BIT_MASK_BIT_BFRPT_PARA_USERID_SEL_8822B) \ + << BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL_8822B) +#define BITS_BIT_BFRPT_PARA_USERID_SEL_8822B \ + (BIT_MASK_BIT_BFRPT_PARA_USERID_SEL_8822B \ + << BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL_8822B) +#define BIT_CLEAR_BIT_BFRPT_PARA_USERID_SEL_8822B(x) \ + ((x) & (~BITS_BIT_BFRPT_PARA_USERID_SEL_8822B)) +#define BIT_GET_BIT_BFRPT_PARA_USERID_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL_8822B) & \ + BIT_MASK_BIT_BFRPT_PARA_USERID_SEL_8822B) +#define BIT_SET_BIT_BFRPT_PARA_USERID_SEL_8822B(x, v) \ + (BIT_CLEAR_BIT_BFRPT_PARA_USERID_SEL_8822B(x) | \ + BIT_BIT_BFRPT_PARA_USERID_SEL_8822B(v)) + +#define BIT_SHIFT_BFRPT_PARA_8822B 0 +#define BIT_MASK_BFRPT_PARA_8822B 0xfff +#define BIT_BFRPT_PARA_8822B(x) \ + (((x) & BIT_MASK_BFRPT_PARA_8822B) << BIT_SHIFT_BFRPT_PARA_8822B) +#define BITS_BFRPT_PARA_8822B \ + (BIT_MASK_BFRPT_PARA_8822B << BIT_SHIFT_BFRPT_PARA_8822B) +#define BIT_CLEAR_BFRPT_PARA_8822B(x) ((x) & (~BITS_BFRPT_PARA_8822B)) +#define BIT_GET_BFRPT_PARA_8822B(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_8822B) & BIT_MASK_BFRPT_PARA_8822B) +#define BIT_SET_BFRPT_PARA_8822B(x, v) \ + (BIT_CLEAR_BFRPT_PARA_8822B(x) | BIT_BFRPT_PARA_8822B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8822B */ +#define BIT_STATUS_BFEE2_8822B BIT(10) +#define BIT_WMAC_MU_BFEE2_EN_8822B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE2_AID_8822B 0 +#define BIT_MASK_WMAC_MU_BFEE2_AID_8822B 0x1ff +#define BIT_WMAC_MU_BFEE2_AID_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8822B) \ + << BIT_SHIFT_WMAC_MU_BFEE2_AID_8822B) +#define BITS_WMAC_MU_BFEE2_AID_8822B \ + (BIT_MASK_WMAC_MU_BFEE2_AID_8822B << BIT_SHIFT_WMAC_MU_BFEE2_AID_8822B) +#define BIT_CLEAR_WMAC_MU_BFEE2_AID_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE2_AID_8822B)) +#define BIT_GET_WMAC_MU_BFEE2_AID_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8822B) & \ + BIT_MASK_WMAC_MU_BFEE2_AID_8822B) +#define BIT_SET_WMAC_MU_BFEE2_AID_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE2_AID_8822B(x) | BIT_WMAC_MU_BFEE2_AID_8822B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8822B */ +#define BIT_STATUS_BFEE3_8822B BIT(10) +#define BIT_WMAC_MU_BFEE3_EN_8822B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE3_AID_8822B 0 +#define BIT_MASK_WMAC_MU_BFEE3_AID_8822B 0x1ff +#define BIT_WMAC_MU_BFEE3_AID_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8822B) \ + << BIT_SHIFT_WMAC_MU_BFEE3_AID_8822B) +#define BITS_WMAC_MU_BFEE3_AID_8822B \ + (BIT_MASK_WMAC_MU_BFEE3_AID_8822B << BIT_SHIFT_WMAC_MU_BFEE3_AID_8822B) +#define BIT_CLEAR_WMAC_MU_BFEE3_AID_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE3_AID_8822B)) +#define BIT_GET_WMAC_MU_BFEE3_AID_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8822B) & \ + BIT_MASK_WMAC_MU_BFEE3_AID_8822B) +#define BIT_SET_WMAC_MU_BFEE3_AID_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE3_AID_8822B(x) | BIT_WMAC_MU_BFEE3_AID_8822B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8822B */ +#define BIT_STATUS_BFEE4_8822B BIT(10) +#define BIT_WMAC_MU_BFEE4_EN_8822B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE4_AID_8822B 0 +#define BIT_MASK_WMAC_MU_BFEE4_AID_8822B 0x1ff +#define BIT_WMAC_MU_BFEE4_AID_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8822B) \ + << BIT_SHIFT_WMAC_MU_BFEE4_AID_8822B) +#define BITS_WMAC_MU_BFEE4_AID_8822B \ + (BIT_MASK_WMAC_MU_BFEE4_AID_8822B << BIT_SHIFT_WMAC_MU_BFEE4_AID_8822B) +#define BIT_CLEAR_WMAC_MU_BFEE4_AID_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE4_AID_8822B)) +#define BIT_GET_WMAC_MU_BFEE4_AID_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8822B) & \ + BIT_MASK_WMAC_MU_BFEE4_AID_8822B) +#define BIT_SET_WMAC_MU_BFEE4_AID_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE4_AID_8822B(x) | BIT_WMAC_MU_BFEE4_AID_8822B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8822B */ +#define BIT_STATUS_BFEE5_8822B BIT(10) +#define BIT_WMAC_MU_BFEE5_EN_8822B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE5_AID_8822B 0 +#define BIT_MASK_WMAC_MU_BFEE5_AID_8822B 0x1ff +#define BIT_WMAC_MU_BFEE5_AID_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8822B) \ + << BIT_SHIFT_WMAC_MU_BFEE5_AID_8822B) +#define BITS_WMAC_MU_BFEE5_AID_8822B \ + (BIT_MASK_WMAC_MU_BFEE5_AID_8822B << BIT_SHIFT_WMAC_MU_BFEE5_AID_8822B) +#define BIT_CLEAR_WMAC_MU_BFEE5_AID_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE5_AID_8822B)) +#define BIT_GET_WMAC_MU_BFEE5_AID_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8822B) & \ + BIT_MASK_WMAC_MU_BFEE5_AID_8822B) +#define BIT_SET_WMAC_MU_BFEE5_AID_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE5_AID_8822B(x) | BIT_WMAC_MU_BFEE5_AID_8822B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8822B */ +#define BIT_STATUS_BFEE6_8822B BIT(10) +#define BIT_WMAC_MU_BFEE6_EN_8822B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE6_AID_8822B 0 +#define BIT_MASK_WMAC_MU_BFEE6_AID_8822B 0x1ff +#define BIT_WMAC_MU_BFEE6_AID_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8822B) \ + << BIT_SHIFT_WMAC_MU_BFEE6_AID_8822B) +#define BITS_WMAC_MU_BFEE6_AID_8822B \ + (BIT_MASK_WMAC_MU_BFEE6_AID_8822B << BIT_SHIFT_WMAC_MU_BFEE6_AID_8822B) +#define BIT_CLEAR_WMAC_MU_BFEE6_AID_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE6_AID_8822B)) +#define BIT_GET_WMAC_MU_BFEE6_AID_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8822B) & \ + BIT_MASK_WMAC_MU_BFEE6_AID_8822B) +#define BIT_SET_WMAC_MU_BFEE6_AID_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE6_AID_8822B(x) | BIT_WMAC_MU_BFEE6_AID_8822B(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8822B */ +#define BIT_STATUS_BFEE7_8822B BIT(10) +#define BIT_WMAC_MU_BFEE7_EN_8822B BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE7_AID_8822B 0 +#define BIT_MASK_WMAC_MU_BFEE7_AID_8822B 0x1ff +#define BIT_WMAC_MU_BFEE7_AID_8822B(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8822B) \ + << BIT_SHIFT_WMAC_MU_BFEE7_AID_8822B) +#define BITS_WMAC_MU_BFEE7_AID_8822B \ + (BIT_MASK_WMAC_MU_BFEE7_AID_8822B << BIT_SHIFT_WMAC_MU_BFEE7_AID_8822B) +#define BIT_CLEAR_WMAC_MU_BFEE7_AID_8822B(x) \ + ((x) & (~BITS_WMAC_MU_BFEE7_AID_8822B)) +#define BIT_GET_WMAC_MU_BFEE7_AID_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8822B) & \ + BIT_MASK_WMAC_MU_BFEE7_AID_8822B) +#define BIT_SET_WMAC_MU_BFEE7_AID_8822B(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE7_AID_8822B(x) | BIT_WMAC_MU_BFEE7_AID_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ +#define BIT_RST_ALL_COUNTER_8822B BIT(31) + +#define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822B 16 +#define BIT_MASK_ABORT_RX_VBON_COUNTER_8822B 0xff +#define BIT_ABORT_RX_VBON_COUNTER_8822B(x) \ + (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8822B) \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822B) +#define BITS_ABORT_RX_VBON_COUNTER_8822B \ + (BIT_MASK_ABORT_RX_VBON_COUNTER_8822B \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822B) +#define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8822B(x) \ + ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8822B)) +#define BIT_GET_ABORT_RX_VBON_COUNTER_8822B(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822B) & \ + BIT_MASK_ABORT_RX_VBON_COUNTER_8822B) +#define BIT_SET_ABORT_RX_VBON_COUNTER_8822B(x, v) \ + (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8822B(x) | \ + BIT_ABORT_RX_VBON_COUNTER_8822B(v)) + +#define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822B 8 +#define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822B 0xff +#define BIT_ABORT_RX_RDRDY_COUNTER_8822B(x) \ + (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822B) \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822B) +#define BITS_ABORT_RX_RDRDY_COUNTER_8822B \ + (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822B \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822B) +#define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8822B(x) \ + ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8822B)) +#define BIT_GET_ABORT_RX_RDRDY_COUNTER_8822B(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822B) & \ + BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822B) +#define BIT_SET_ABORT_RX_RDRDY_COUNTER_8822B(x, v) \ + (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8822B(x) | \ + BIT_ABORT_RX_RDRDY_COUNTER_8822B(v)) + +#define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822B 0 +#define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822B 0xff +#define BIT_VBON_EARLY_FALLING_COUNTER_8822B(x) \ + (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822B) \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822B) +#define BITS_VBON_EARLY_FALLING_COUNTER_8822B \ + (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822B \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822B) +#define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8822B(x) \ + ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8822B)) +#define BIT_GET_VBON_EARLY_FALLING_COUNTER_8822B(x) \ + (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822B) & \ + BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822B) +#define BIT_SET_VBON_EARLY_FALLING_COUNTER_8822B(x, v) \ + (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8822B(x) | \ + BIT_VBON_EARLY_FALLING_COUNTER_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ +#define BIT_WMAC_PLCP_TRX_SEL_8822B BIT(31) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822B 28 +#define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822B 0x7 +#define BIT_WMAC_PLCP_RDSIG_SEL_8822B(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822B) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822B) +#define BITS_WMAC_PLCP_RDSIG_SEL_8822B \ + (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822B \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822B) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8822B(x) \ + ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8822B)) +#define BIT_GET_WMAC_PLCP_RDSIG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822B) & \ + BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822B) +#define BIT_SET_WMAC_PLCP_RDSIG_SEL_8822B(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8822B(x) | \ + BIT_WMAC_PLCP_RDSIG_SEL_8822B(v)) + +#define BIT_SHIFT_WMAC_RATE_IDX_8822B 24 +#define BIT_MASK_WMAC_RATE_IDX_8822B 0xf +#define BIT_WMAC_RATE_IDX_8822B(x) \ + (((x) & BIT_MASK_WMAC_RATE_IDX_8822B) << BIT_SHIFT_WMAC_RATE_IDX_8822B) +#define BITS_WMAC_RATE_IDX_8822B \ + (BIT_MASK_WMAC_RATE_IDX_8822B << BIT_SHIFT_WMAC_RATE_IDX_8822B) +#define BIT_CLEAR_WMAC_RATE_IDX_8822B(x) ((x) & (~BITS_WMAC_RATE_IDX_8822B)) +#define BIT_GET_WMAC_RATE_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8822B) & BIT_MASK_WMAC_RATE_IDX_8822B) +#define BIT_SET_WMAC_RATE_IDX_8822B(x, v) \ + (BIT_CLEAR_WMAC_RATE_IDX_8822B(x) | BIT_WMAC_RATE_IDX_8822B(v)) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8822B 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8822B 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8822B(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8822B) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8822B) +#define BITS_WMAC_PLCP_RDSIG_8822B \ + (BIT_MASK_WMAC_PLCP_RDSIG_8822B << BIT_SHIFT_WMAC_PLCP_RDSIG_8822B) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8822B(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8822B)) +#define BIT_GET_WMAC_PLCP_RDSIG_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8822B) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8822B) +#define BIT_SET_WMAC_PLCP_RDSIG_8822B(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8822B(x) | BIT_WMAC_PLCP_RDSIG_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ +#define BIT_WMAC_MUTX_IDX_8822B BIT(24) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8822B 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8822B 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8822B(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8822B) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8822B) +#define BITS_WMAC_PLCP_RDSIG_8822B \ + (BIT_MASK_WMAC_PLCP_RDSIG_8822B << BIT_SHIFT_WMAC_PLCP_RDSIG_8822B) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8822B(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8822B)) +#define BIT_GET_WMAC_PLCP_RDSIG_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8822B) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8822B) +#define BIT_SET_WMAC_PLCP_RDSIG_8822B(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8822B(x) | BIT_WMAC_PLCP_RDSIG_8822B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_0_8822B (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_8822B 0 +#define BIT_MASK_TA0_8822B 0xffffffffffffL +#define BIT_TA0_8822B(x) (((x) & BIT_MASK_TA0_8822B) << BIT_SHIFT_TA0_8822B) +#define BITS_TA0_8822B (BIT_MASK_TA0_8822B << BIT_SHIFT_TA0_8822B) +#define BIT_CLEAR_TA0_8822B(x) ((x) & (~BITS_TA0_8822B)) +#define BIT_GET_TA0_8822B(x) (((x) >> BIT_SHIFT_TA0_8822B) & BIT_MASK_TA0_8822B) +#define BIT_SET_TA0_8822B(x, v) (BIT_CLEAR_TA0_8822B(x) | BIT_TA0_8822B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_8822B (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_8822B 0 +#define BIT_MASK_TA1_8822B 0xffffffffffffL +#define BIT_TA1_8822B(x) (((x) & BIT_MASK_TA1_8822B) << BIT_SHIFT_TA1_8822B) +#define BITS_TA1_8822B (BIT_MASK_TA1_8822B << BIT_SHIFT_TA1_8822B) +#define BIT_CLEAR_TA1_8822B(x) ((x) & (~BITS_TA1_8822B)) +#define BIT_GET_TA1_8822B(x) (((x) >> BIT_SHIFT_TA1_8822B) & BIT_MASK_TA1_8822B) +#define BIT_SET_TA1_8822B(x, v) (BIT_CLEAR_TA1_8822B(x) | BIT_TA1_8822B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_8822B (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_8822B 0 +#define BIT_MASK_TA2_8822B 0xffffffffffffL +#define BIT_TA2_8822B(x) (((x) & BIT_MASK_TA2_8822B) << BIT_SHIFT_TA2_8822B) +#define BITS_TA2_8822B (BIT_MASK_TA2_8822B << BIT_SHIFT_TA2_8822B) +#define BIT_CLEAR_TA2_8822B(x) ((x) & (~BITS_TA2_8822B)) +#define BIT_GET_TA2_8822B(x) (((x) >> BIT_SHIFT_TA2_8822B) & BIT_MASK_TA2_8822B) +#define BIT_SET_TA2_8822B(x, v) (BIT_CLEAR_TA2_8822B(x) | BIT_TA2_8822B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_8822B (TA3 REGISTER) */ + +#define BIT_SHIFT_TA3_8822B 0 +#define BIT_MASK_TA3_8822B 0xffffffffffffL +#define BIT_TA3_8822B(x) (((x) & BIT_MASK_TA3_8822B) << BIT_SHIFT_TA3_8822B) +#define BITS_TA3_8822B (BIT_MASK_TA3_8822B << BIT_SHIFT_TA3_8822B) +#define BIT_CLEAR_TA3_8822B(x) ((x) & (~BITS_TA3_8822B)) +#define BIT_GET_TA3_8822B(x) (((x) >> BIT_SHIFT_TA3_8822B) & BIT_MASK_TA3_8822B) +#define BIT_SET_TA3_8822B(x, v) (BIT_CLEAR_TA3_8822B(x) | BIT_TA3_8822B(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_8822B (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_8822B 0 +#define BIT_MASK_TA4_8822B 0xffffffffffffL +#define BIT_TA4_8822B(x) (((x) & BIT_MASK_TA4_8822B) << BIT_SHIFT_TA4_8822B) +#define BITS_TA4_8822B (BIT_MASK_TA4_8822B << BIT_SHIFT_TA4_8822B) +#define BIT_CLEAR_TA4_8822B(x) ((x) & (~BITS_TA4_8822B)) +#define BIT_GET_TA4_8822B(x) (((x) >> BIT_SHIFT_TA4_8822B) & BIT_MASK_TA4_8822B) +#define BIT_SET_TA4_8822B(x, v) (BIT_CLEAR_TA4_8822B(x) | BIT_TA4_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_MACID1_8822B */ + +#define BIT_SHIFT_MACID1_8822B 0 +#define BIT_MASK_MACID1_8822B 0xffffffffffffL +#define BIT_MACID1_8822B(x) \ + (((x) & BIT_MASK_MACID1_8822B) << BIT_SHIFT_MACID1_8822B) +#define BITS_MACID1_8822B (BIT_MASK_MACID1_8822B << BIT_SHIFT_MACID1_8822B) +#define BIT_CLEAR_MACID1_8822B(x) ((x) & (~BITS_MACID1_8822B)) +#define BIT_GET_MACID1_8822B(x) \ + (((x) >> BIT_SHIFT_MACID1_8822B) & BIT_MASK_MACID1_8822B) +#define BIT_SET_MACID1_8822B(x, v) \ + (BIT_CLEAR_MACID1_8822B(x) | BIT_MACID1_8822B(v)) + +/* 2 REG_BSSID1_8822B */ + +#define BIT_SHIFT_BSSID1_8822B 0 +#define BIT_MASK_BSSID1_8822B 0xffffffffffffL +#define BIT_BSSID1_8822B(x) \ + (((x) & BIT_MASK_BSSID1_8822B) << BIT_SHIFT_BSSID1_8822B) +#define BITS_BSSID1_8822B (BIT_MASK_BSSID1_8822B << BIT_SHIFT_BSSID1_8822B) +#define BIT_CLEAR_BSSID1_8822B(x) ((x) & (~BITS_BSSID1_8822B)) +#define BIT_GET_BSSID1_8822B(x) \ + (((x) >> BIT_SHIFT_BSSID1_8822B) & BIT_MASK_BSSID1_8822B) +#define BIT_SET_BSSID1_8822B(x, v) \ + (BIT_CLEAR_BSSID1_8822B(x) | BIT_BSSID1_8822B(v)) + +/* 2 REG_BCN_PSR_RPT1_8822B */ + +#define BIT_SHIFT_DTIM_CNT1_8822B 24 +#define BIT_MASK_DTIM_CNT1_8822B 0xff +#define BIT_DTIM_CNT1_8822B(x) \ + (((x) & BIT_MASK_DTIM_CNT1_8822B) << BIT_SHIFT_DTIM_CNT1_8822B) +#define BITS_DTIM_CNT1_8822B \ + (BIT_MASK_DTIM_CNT1_8822B << BIT_SHIFT_DTIM_CNT1_8822B) +#define BIT_CLEAR_DTIM_CNT1_8822B(x) ((x) & (~BITS_DTIM_CNT1_8822B)) +#define BIT_GET_DTIM_CNT1_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT1_8822B) & BIT_MASK_DTIM_CNT1_8822B) +#define BIT_SET_DTIM_CNT1_8822B(x, v) \ + (BIT_CLEAR_DTIM_CNT1_8822B(x) | BIT_DTIM_CNT1_8822B(v)) + +#define BIT_SHIFT_DTIM_PERIOD1_8822B 16 +#define BIT_MASK_DTIM_PERIOD1_8822B 0xff +#define BIT_DTIM_PERIOD1_8822B(x) \ + (((x) & BIT_MASK_DTIM_PERIOD1_8822B) << BIT_SHIFT_DTIM_PERIOD1_8822B) +#define BITS_DTIM_PERIOD1_8822B \ + (BIT_MASK_DTIM_PERIOD1_8822B << BIT_SHIFT_DTIM_PERIOD1_8822B) +#define BIT_CLEAR_DTIM_PERIOD1_8822B(x) ((x) & (~BITS_DTIM_PERIOD1_8822B)) +#define BIT_GET_DTIM_PERIOD1_8822B(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD1_8822B) & BIT_MASK_DTIM_PERIOD1_8822B) +#define BIT_SET_DTIM_PERIOD1_8822B(x, v) \ + (BIT_CLEAR_DTIM_PERIOD1_8822B(x) | BIT_DTIM_PERIOD1_8822B(v)) + +#define BIT_DTIM1_8822B BIT(15) +#define BIT_TIM1_8822B BIT(14) + +#define BIT_SHIFT_PS_AID_1_8822B 0 +#define BIT_MASK_PS_AID_1_8822B 0x7ff +#define BIT_PS_AID_1_8822B(x) \ + (((x) & BIT_MASK_PS_AID_1_8822B) << BIT_SHIFT_PS_AID_1_8822B) +#define BITS_PS_AID_1_8822B \ + (BIT_MASK_PS_AID_1_8822B << BIT_SHIFT_PS_AID_1_8822B) +#define BIT_CLEAR_PS_AID_1_8822B(x) ((x) & (~BITS_PS_AID_1_8822B)) +#define BIT_GET_PS_AID_1_8822B(x) \ + (((x) >> BIT_SHIFT_PS_AID_1_8822B) & BIT_MASK_PS_AID_1_8822B) +#define BIT_SET_PS_AID_1_8822B(x, v) \ + (BIT_CLEAR_PS_AID_1_8822B(x) | BIT_PS_AID_1_8822B(v)) + +/* 2 REG_ASSOCIATED_BFMEE_SEL_8822B */ +#define BIT_TXUSER_ID1_8822B BIT(25) + +#define BIT_SHIFT_AID1_8822B 16 +#define BIT_MASK_AID1_8822B 0x1ff +#define BIT_AID1_8822B(x) (((x) & BIT_MASK_AID1_8822B) << BIT_SHIFT_AID1_8822B) +#define BITS_AID1_8822B (BIT_MASK_AID1_8822B << BIT_SHIFT_AID1_8822B) +#define BIT_CLEAR_AID1_8822B(x) ((x) & (~BITS_AID1_8822B)) +#define BIT_GET_AID1_8822B(x) \ + (((x) >> BIT_SHIFT_AID1_8822B) & BIT_MASK_AID1_8822B) +#define BIT_SET_AID1_8822B(x, v) (BIT_CLEAR_AID1_8822B(x) | BIT_AID1_8822B(v)) + +#define BIT_TXUSER_ID0_8822B BIT(9) + +#define BIT_SHIFT_AID0_8822B 0 +#define BIT_MASK_AID0_8822B 0x1ff +#define BIT_AID0_8822B(x) (((x) & BIT_MASK_AID0_8822B) << BIT_SHIFT_AID0_8822B) +#define BITS_AID0_8822B (BIT_MASK_AID0_8822B << BIT_SHIFT_AID0_8822B) +#define BIT_CLEAR_AID0_8822B(x) ((x) & (~BITS_AID0_8822B)) +#define BIT_GET_AID0_8822B(x) \ + (((x) >> BIT_SHIFT_AID0_8822B) & BIT_MASK_AID0_8822B) +#define BIT_SET_AID0_8822B(x, v) (BIT_CLEAR_AID0_8822B(x) | BIT_AID0_8822B(v)) + +/* 2 REG_SND_PTCL_CTRL_8822B */ + +#define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822B 24 +#define BIT_MASK_NDP_RX_STANDBY_TIMER_8822B 0xff +#define BIT_NDP_RX_STANDBY_TIMER_8822B(x) \ + (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8822B) \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822B) +#define BITS_NDP_RX_STANDBY_TIMER_8822B \ + (BIT_MASK_NDP_RX_STANDBY_TIMER_8822B \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822B) +#define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8822B(x) \ + ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8822B)) +#define BIT_GET_NDP_RX_STANDBY_TIMER_8822B(x) \ + (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822B) & \ + BIT_MASK_NDP_RX_STANDBY_TIMER_8822B) +#define BIT_SET_NDP_RX_STANDBY_TIMER_8822B(x, v) \ + (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8822B(x) | \ + BIT_NDP_RX_STANDBY_TIMER_8822B(v)) + +#define BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822B 16 +#define BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822B 0x3f +#define BIT_CSI_RPT_OFFSET_HT_V1_8822B(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822B) \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822B) +#define BITS_CSI_RPT_OFFSET_HT_V1_8822B \ + (BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822B \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822B) +#define BIT_CLEAR_CSI_RPT_OFFSET_HT_V1_8822B(x) \ + ((x) & (~BITS_CSI_RPT_OFFSET_HT_V1_8822B)) +#define BIT_GET_CSI_RPT_OFFSET_HT_V1_8822B(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822B) & \ + BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822B) +#define BIT_SET_CSI_RPT_OFFSET_HT_V1_8822B(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_HT_V1_8822B(x) | \ + BIT_CSI_RPT_OFFSET_HT_V1_8822B(v)) + +#define BIT_VHTNDP_RPTPOLL_CSI_STR_OFFSET_SEL_8822B BIT(15) +#define BIT_NDPVLD_POS_RST_FFPTR_DIS_8822B BIT(14) + +#define BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1_8822B 8 +#define BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1_8822B 0x3f +#define BIT_R_CSI_RPT_OFFSET_VHT_V1_8822B(x) \ + (((x) & BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1_8822B) \ + << BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1_8822B) +#define BITS_R_CSI_RPT_OFFSET_VHT_V1_8822B \ + (BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1_8822B \ + << BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1_8822B) +#define BIT_CLEAR_R_CSI_RPT_OFFSET_VHT_V1_8822B(x) \ + ((x) & (~BITS_R_CSI_RPT_OFFSET_VHT_V1_8822B)) +#define BIT_GET_R_CSI_RPT_OFFSET_VHT_V1_8822B(x) \ + (((x) >> BIT_SHIFT_R_CSI_RPT_OFFSET_VHT_V1_8822B) & \ + BIT_MASK_R_CSI_RPT_OFFSET_VHT_V1_8822B) +#define BIT_SET_R_CSI_RPT_OFFSET_VHT_V1_8822B(x, v) \ + (BIT_CLEAR_R_CSI_RPT_OFFSET_VHT_V1_8822B(x) | \ + BIT_R_CSI_RPT_OFFSET_VHT_V1_8822B(v)) + +#define BIT_R_WMAC_USE_NSTS_8822B BIT(7) +#define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8822B BIT(6) +#define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8822B BIT(5) +#define BIT_R_WMAC_BFPARAM_SEL_8822B BIT(4) +#define BIT_R_WMAC_CSISEQ_SEL_8822B BIT(3) +#define BIT_R_WMAC_CSI_WITHHTC_EN_8822B BIT(2) +#define BIT_R_WMAC_HT_NDPA_EN_8822B BIT(1) +#define BIT_R_WMAC_VHT_NDPA_EN_8822B BIT(0) + +/* 2 REG_RX_CSI_RPT_INFO_8822B */ + +/* 2 REG_NS_ARP_CTRL_8822B */ +#define BIT_R_WMAC_NSARP_RSPEN_8822B BIT(15) +#define BIT_R_WMAC_NSARP_RARP_8822B BIT(9) +#define BIT_R_WMAC_NSARP_RIPV6_8822B BIT(8) + +#define BIT_SHIFT_R_WMAC_NSARP_MODEN_8822B 6 +#define BIT_MASK_R_WMAC_NSARP_MODEN_8822B 0x3 +#define BIT_R_WMAC_NSARP_MODEN_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_MODEN_8822B) \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8822B) +#define BITS_R_WMAC_NSARP_MODEN_8822B \ + (BIT_MASK_R_WMAC_NSARP_MODEN_8822B \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8822B) +#define BIT_CLEAR_R_WMAC_NSARP_MODEN_8822B(x) \ + ((x) & (~BITS_R_WMAC_NSARP_MODEN_8822B)) +#define BIT_GET_R_WMAC_NSARP_MODEN_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN_8822B) & \ + BIT_MASK_R_WMAC_NSARP_MODEN_8822B) +#define BIT_SET_R_WMAC_NSARP_MODEN_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_MODEN_8822B(x) | \ + BIT_R_WMAC_NSARP_MODEN_8822B(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822B 4 +#define BIT_MASK_R_WMAC_NSARP_RSPFTP_8822B 0x3 +#define BIT_R_WMAC_NSARP_RSPFTP_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP_8822B) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822B) +#define BITS_R_WMAC_NSARP_RSPFTP_8822B \ + (BIT_MASK_R_WMAC_NSARP_RSPFTP_8822B \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822B) +#define BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8822B(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPFTP_8822B)) +#define BIT_GET_R_WMAC_NSARP_RSPFTP_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822B) & \ + BIT_MASK_R_WMAC_NSARP_RSPFTP_8822B) +#define BIT_SET_R_WMAC_NSARP_RSPFTP_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8822B(x) | \ + BIT_R_WMAC_NSARP_RSPFTP_8822B(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822B 0 +#define BIT_MASK_R_WMAC_NSARP_RSPSEC_8822B 0xf +#define BIT_R_WMAC_NSARP_RSPSEC_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC_8822B) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822B) +#define BITS_R_WMAC_NSARP_RSPSEC_8822B \ + (BIT_MASK_R_WMAC_NSARP_RSPSEC_8822B \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822B) +#define BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8822B(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPSEC_8822B)) +#define BIT_GET_R_WMAC_NSARP_RSPSEC_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822B) & \ + BIT_MASK_R_WMAC_NSARP_RSPSEC_8822B) +#define BIT_SET_R_WMAC_NSARP_RSPSEC_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8822B(x) | \ + BIT_R_WMAC_NSARP_RSPSEC_8822B(v)) + +/* 2 REG_NS_ARP_INFO_8822B */ +#define BIT_REQ_IS_MCNS_8822B BIT(23) +#define BIT_REQ_IS_UCNS_8822B BIT(22) +#define BIT_REQ_IS_USNS_8822B BIT(21) +#define BIT_REQ_IS_ARP_8822B BIT(20) +#define BIT_EXPRSP_MH_WITHQC_8822B BIT(19) + +#define BIT_SHIFT_EXPRSP_SECTYPE_8822B 16 +#define BIT_MASK_EXPRSP_SECTYPE_8822B 0x7 +#define BIT_EXPRSP_SECTYPE_8822B(x) \ + (((x) & BIT_MASK_EXPRSP_SECTYPE_8822B) \ + << BIT_SHIFT_EXPRSP_SECTYPE_8822B) +#define BITS_EXPRSP_SECTYPE_8822B \ + (BIT_MASK_EXPRSP_SECTYPE_8822B << BIT_SHIFT_EXPRSP_SECTYPE_8822B) +#define BIT_CLEAR_EXPRSP_SECTYPE_8822B(x) ((x) & (~BITS_EXPRSP_SECTYPE_8822B)) +#define BIT_GET_EXPRSP_SECTYPE_8822B(x) \ + (((x) >> BIT_SHIFT_EXPRSP_SECTYPE_8822B) & \ + BIT_MASK_EXPRSP_SECTYPE_8822B) +#define BIT_SET_EXPRSP_SECTYPE_8822B(x, v) \ + (BIT_CLEAR_EXPRSP_SECTYPE_8822B(x) | BIT_EXPRSP_SECTYPE_8822B(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822B 8 +#define BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822B 0xff +#define BIT_EXPRSP_CHKSM_7_TO_0_8822B(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822B) \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822B) +#define BITS_EXPRSP_CHKSM_7_TO_0_8822B \ + (BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822B \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822B) +#define BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8822B(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_7_TO_0_8822B)) +#define BIT_GET_EXPRSP_CHKSM_7_TO_0_8822B(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822B) & \ + BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822B) +#define BIT_SET_EXPRSP_CHKSM_7_TO_0_8822B(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8822B(x) | \ + BIT_EXPRSP_CHKSM_7_TO_0_8822B(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822B 0 +#define BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822B 0xff +#define BIT_EXPRSP_CHKSM_15_TO_8_8822B(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822B) \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822B) +#define BITS_EXPRSP_CHKSM_15_TO_8_8822B \ + (BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822B \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822B) +#define BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8822B(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_15_TO_8_8822B)) +#define BIT_GET_EXPRSP_CHKSM_15_TO_8_8822B(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822B) & \ + BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822B) +#define BIT_SET_EXPRSP_CHKSM_15_TO_8_8822B(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8822B(x) | \ + BIT_EXPRSP_CHKSM_15_TO_8_8822B(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_V1_8822B */ + +#define BIT_SHIFT_WMAC_ARPIP_8822B 0 +#define BIT_MASK_WMAC_ARPIP_8822B 0xffffffffL +#define BIT_WMAC_ARPIP_8822B(x) \ + (((x) & BIT_MASK_WMAC_ARPIP_8822B) << BIT_SHIFT_WMAC_ARPIP_8822B) +#define BITS_WMAC_ARPIP_8822B \ + (BIT_MASK_WMAC_ARPIP_8822B << BIT_SHIFT_WMAC_ARPIP_8822B) +#define BIT_CLEAR_WMAC_ARPIP_8822B(x) ((x) & (~BITS_WMAC_ARPIP_8822B)) +#define BIT_GET_WMAC_ARPIP_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_ARPIP_8822B) & BIT_MASK_WMAC_ARPIP_8822B) +#define BIT_SET_WMAC_ARPIP_8822B(x, v) \ + (BIT_CLEAR_WMAC_ARPIP_8822B(x) | BIT_WMAC_ARPIP_8822B(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_8822B */ + +#define BIT_SHIFT_BEAMFORMING_INFO_8822B 0 +#define BIT_MASK_BEAMFORMING_INFO_8822B 0xffffffffL +#define BIT_BEAMFORMING_INFO_8822B(x) \ + (((x) & BIT_MASK_BEAMFORMING_INFO_8822B) \ + << BIT_SHIFT_BEAMFORMING_INFO_8822B) +#define BITS_BEAMFORMING_INFO_8822B \ + (BIT_MASK_BEAMFORMING_INFO_8822B << BIT_SHIFT_BEAMFORMING_INFO_8822B) +#define BIT_CLEAR_BEAMFORMING_INFO_8822B(x) \ + ((x) & (~BITS_BEAMFORMING_INFO_8822B)) +#define BIT_GET_BEAMFORMING_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_BEAMFORMING_INFO_8822B) & \ + BIT_MASK_BEAMFORMING_INFO_8822B) +#define BIT_SET_BEAMFORMING_INFO_8822B(x, v) \ + (BIT_CLEAR_BEAMFORMING_INFO_8822B(x) | BIT_BEAMFORMING_INFO_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_8822B 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_8822B 0xffffffffffffffffffffffffffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_8822B) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_8822B) +#define BITS_R_WMAC_IPV6_MYIPAD_8822B \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_8822B \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_8822B) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_8822B(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_8822B)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_8822B) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_8822B) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_8822B(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_8822B(v)) + +/* 2 REG_RSVD_0X740_8822B */ + +/* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG_8822B */ + +#define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822B 4 +#define BIT_MASK_R_WMAC_CTX_SUBTYPE_8822B 0xf +#define BIT_R_WMAC_CTX_SUBTYPE_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8822B) \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822B) +#define BITS_R_WMAC_CTX_SUBTYPE_8822B \ + (BIT_MASK_R_WMAC_CTX_SUBTYPE_8822B \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822B) +#define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8822B(x) \ + ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8822B)) +#define BIT_GET_R_WMAC_CTX_SUBTYPE_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822B) & \ + BIT_MASK_R_WMAC_CTX_SUBTYPE_8822B) +#define BIT_SET_R_WMAC_CTX_SUBTYPE_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8822B(x) | \ + BIT_R_WMAC_CTX_SUBTYPE_8822B(v)) + +#define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822B 0 +#define BIT_MASK_R_WMAC_RTX_SUBTYPE_8822B 0xf +#define BIT_R_WMAC_RTX_SUBTYPE_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8822B) \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822B) +#define BITS_R_WMAC_RTX_SUBTYPE_8822B \ + (BIT_MASK_R_WMAC_RTX_SUBTYPE_8822B \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822B) +#define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8822B(x) \ + ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8822B)) +#define BIT_GET_R_WMAC_RTX_SUBTYPE_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822B) & \ + BIT_MASK_R_WMAC_RTX_SUBTYPE_8822B) +#define BIT_SET_R_WMAC_RTX_SUBTYPE_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8822B(x) | \ + BIT_R_WMAC_RTX_SUBTYPE_8822B(v)) + +/* 2 REG_WMAC_SWAES_CFG_8822B */ + +/* 2 REG_BT_COEX_V2_8822B */ +#define BIT_GNT_BT_POLARITY_8822B BIT(12) +#define BIT_GNT_BT_BYPASS_PRIORITY_8822B BIT(8) + +#define BIT_SHIFT_TIMER_8822B 0 +#define BIT_MASK_TIMER_8822B 0xff +#define BIT_TIMER_8822B(x) \ + (((x) & BIT_MASK_TIMER_8822B) << BIT_SHIFT_TIMER_8822B) +#define BITS_TIMER_8822B (BIT_MASK_TIMER_8822B << BIT_SHIFT_TIMER_8822B) +#define BIT_CLEAR_TIMER_8822B(x) ((x) & (~BITS_TIMER_8822B)) +#define BIT_GET_TIMER_8822B(x) \ + (((x) >> BIT_SHIFT_TIMER_8822B) & BIT_MASK_TIMER_8822B) +#define BIT_SET_TIMER_8822B(x, v) \ + (BIT_CLEAR_TIMER_8822B(x) | BIT_TIMER_8822B(v)) + +/* 2 REG_BT_COEX_8822B */ +#define BIT_R_GNT_BT_RFC_SW_8822B BIT(12) +#define BIT_R_GNT_BT_RFC_SW_EN_8822B BIT(11) +#define BIT_R_GNT_BT_BB_SW_8822B BIT(10) +#define BIT_R_GNT_BT_BB_SW_EN_8822B BIT(9) +#define BIT_R_BT_CNT_THREN_8822B BIT(8) + +#define BIT_SHIFT_R_BT_CNT_THR_8822B 0 +#define BIT_MASK_R_BT_CNT_THR_8822B 0xff +#define BIT_R_BT_CNT_THR_8822B(x) \ + (((x) & BIT_MASK_R_BT_CNT_THR_8822B) << BIT_SHIFT_R_BT_CNT_THR_8822B) +#define BITS_R_BT_CNT_THR_8822B \ + (BIT_MASK_R_BT_CNT_THR_8822B << BIT_SHIFT_R_BT_CNT_THR_8822B) +#define BIT_CLEAR_R_BT_CNT_THR_8822B(x) ((x) & (~BITS_R_BT_CNT_THR_8822B)) +#define BIT_GET_R_BT_CNT_THR_8822B(x) \ + (((x) >> BIT_SHIFT_R_BT_CNT_THR_8822B) & BIT_MASK_R_BT_CNT_THR_8822B) +#define BIT_SET_R_BT_CNT_THR_8822B(x, v) \ + (BIT_CLEAR_R_BT_CNT_THR_8822B(x) | BIT_R_BT_CNT_THR_8822B(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_8822B */ +#define BIT_WLRX_TER_BY_CTL_8822B BIT(43) +#define BIT_WLRX_TER_BY_AD_8822B BIT(42) +#define BIT_ANT_DIVERSITY_SEL_8822B BIT(41) +#define BIT_ANTSEL_FOR_BT_CTRL_EN_8822B BIT(40) +#define BIT_WLACT_LOW_GNTWL_EN_8822B BIT(34) +#define BIT_WLACT_HIGH_GNTBT_EN_8822B BIT(33) +#define BIT_NAV_UPPER_V1_8822B BIT(32) + +#define BIT_SHIFT_RXMYRTS_NAV_V1_8822B 8 +#define BIT_MASK_RXMYRTS_NAV_V1_8822B 0xff +#define BIT_RXMYRTS_NAV_V1_8822B(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_V1_8822B) \ + << BIT_SHIFT_RXMYRTS_NAV_V1_8822B) +#define BITS_RXMYRTS_NAV_V1_8822B \ + (BIT_MASK_RXMYRTS_NAV_V1_8822B << BIT_SHIFT_RXMYRTS_NAV_V1_8822B) +#define BIT_CLEAR_RXMYRTS_NAV_V1_8822B(x) ((x) & (~BITS_RXMYRTS_NAV_V1_8822B)) +#define BIT_GET_RXMYRTS_NAV_V1_8822B(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1_8822B) & \ + BIT_MASK_RXMYRTS_NAV_V1_8822B) +#define BIT_SET_RXMYRTS_NAV_V1_8822B(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_V1_8822B(x) | BIT_RXMYRTS_NAV_V1_8822B(v)) + +#define BIT_SHIFT_RTSRST_V1_8822B 0 +#define BIT_MASK_RTSRST_V1_8822B 0xff +#define BIT_RTSRST_V1_8822B(x) \ + (((x) & BIT_MASK_RTSRST_V1_8822B) << BIT_SHIFT_RTSRST_V1_8822B) +#define BITS_RTSRST_V1_8822B \ + (BIT_MASK_RTSRST_V1_8822B << BIT_SHIFT_RTSRST_V1_8822B) +#define BIT_CLEAR_RTSRST_V1_8822B(x) ((x) & (~BITS_RTSRST_V1_8822B)) +#define BIT_GET_RTSRST_V1_8822B(x) \ + (((x) >> BIT_SHIFT_RTSRST_V1_8822B) & BIT_MASK_RTSRST_V1_8822B) +#define BIT_SET_RTSRST_V1_8822B(x, v) \ + (BIT_CLEAR_RTSRST_V1_8822B(x) | BIT_RTSRST_V1_8822B(v)) + +/* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8822B */ + +#define BIT_SHIFT_BT_STAT_DELAY_8822B 12 +#define BIT_MASK_BT_STAT_DELAY_8822B 0xf +#define BIT_BT_STAT_DELAY_8822B(x) \ + (((x) & BIT_MASK_BT_STAT_DELAY_8822B) << BIT_SHIFT_BT_STAT_DELAY_8822B) +#define BITS_BT_STAT_DELAY_8822B \ + (BIT_MASK_BT_STAT_DELAY_8822B << BIT_SHIFT_BT_STAT_DELAY_8822B) +#define BIT_CLEAR_BT_STAT_DELAY_8822B(x) ((x) & (~BITS_BT_STAT_DELAY_8822B)) +#define BIT_GET_BT_STAT_DELAY_8822B(x) \ + (((x) >> BIT_SHIFT_BT_STAT_DELAY_8822B) & BIT_MASK_BT_STAT_DELAY_8822B) +#define BIT_SET_BT_STAT_DELAY_8822B(x, v) \ + (BIT_CLEAR_BT_STAT_DELAY_8822B(x) | BIT_BT_STAT_DELAY_8822B(v)) + +#define BIT_SHIFT_BT_TRX_INIT_DETECT_8822B 8 +#define BIT_MASK_BT_TRX_INIT_DETECT_8822B 0xf +#define BIT_BT_TRX_INIT_DETECT_8822B(x) \ + (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8822B) \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8822B) +#define BITS_BT_TRX_INIT_DETECT_8822B \ + (BIT_MASK_BT_TRX_INIT_DETECT_8822B \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8822B) +#define BIT_CLEAR_BT_TRX_INIT_DETECT_8822B(x) \ + ((x) & (~BITS_BT_TRX_INIT_DETECT_8822B)) +#define BIT_GET_BT_TRX_INIT_DETECT_8822B(x) \ + (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8822B) & \ + BIT_MASK_BT_TRX_INIT_DETECT_8822B) +#define BIT_SET_BT_TRX_INIT_DETECT_8822B(x, v) \ + (BIT_CLEAR_BT_TRX_INIT_DETECT_8822B(x) | \ + BIT_BT_TRX_INIT_DETECT_8822B(v)) + +#define BIT_SHIFT_BT_PRI_DETECT_TO_8822B 4 +#define BIT_MASK_BT_PRI_DETECT_TO_8822B 0xf +#define BIT_BT_PRI_DETECT_TO_8822B(x) \ + (((x) & BIT_MASK_BT_PRI_DETECT_TO_8822B) \ + << BIT_SHIFT_BT_PRI_DETECT_TO_8822B) +#define BITS_BT_PRI_DETECT_TO_8822B \ + (BIT_MASK_BT_PRI_DETECT_TO_8822B << BIT_SHIFT_BT_PRI_DETECT_TO_8822B) +#define BIT_CLEAR_BT_PRI_DETECT_TO_8822B(x) \ + ((x) & (~BITS_BT_PRI_DETECT_TO_8822B)) +#define BIT_GET_BT_PRI_DETECT_TO_8822B(x) \ + (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8822B) & \ + BIT_MASK_BT_PRI_DETECT_TO_8822B) +#define BIT_SET_BT_PRI_DETECT_TO_8822B(x, v) \ + (BIT_CLEAR_BT_PRI_DETECT_TO_8822B(x) | BIT_BT_PRI_DETECT_TO_8822B(v)) + +#define BIT_R_GRANTALL_WLMASK_8822B BIT(3) +#define BIT_STATIS_BT_EN_8822B BIT(2) +#define BIT_WL_ACT_MASK_ENABLE_8822B BIT(1) +#define BIT_ENHANCED_BT_8822B BIT(0) + +/* 2 REG_BT_ACT_STATISTICS_8822B */ + +#define BIT_SHIFT_STATIS_BT_LO_RX_8822B (48 & CPU_OPT_WIDTH) +#define BIT_MASK_STATIS_BT_LO_RX_8822B 0xffff +#define BIT_STATIS_BT_LO_RX_8822B(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_RX_8822B) \ + << BIT_SHIFT_STATIS_BT_LO_RX_8822B) +#define BITS_STATIS_BT_LO_RX_8822B \ + (BIT_MASK_STATIS_BT_LO_RX_8822B << BIT_SHIFT_STATIS_BT_LO_RX_8822B) +#define BIT_CLEAR_STATIS_BT_LO_RX_8822B(x) ((x) & (~BITS_STATIS_BT_LO_RX_8822B)) +#define BIT_GET_STATIS_BT_LO_RX_8822B(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_8822B) & \ + BIT_MASK_STATIS_BT_LO_RX_8822B) +#define BIT_SET_STATIS_BT_LO_RX_8822B(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_RX_8822B(x) | BIT_STATIS_BT_LO_RX_8822B(v)) + +#define BIT_SHIFT_STATIS_BT_LO_TX_8822B (32 & CPU_OPT_WIDTH) +#define BIT_MASK_STATIS_BT_LO_TX_8822B 0xffff +#define BIT_STATIS_BT_LO_TX_8822B(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_TX_8822B) \ + << BIT_SHIFT_STATIS_BT_LO_TX_8822B) +#define BITS_STATIS_BT_LO_TX_8822B \ + (BIT_MASK_STATIS_BT_LO_TX_8822B << BIT_SHIFT_STATIS_BT_LO_TX_8822B) +#define BIT_CLEAR_STATIS_BT_LO_TX_8822B(x) ((x) & (~BITS_STATIS_BT_LO_TX_8822B)) +#define BIT_GET_STATIS_BT_LO_TX_8822B(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_8822B) & \ + BIT_MASK_STATIS_BT_LO_TX_8822B) +#define BIT_SET_STATIS_BT_LO_TX_8822B(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_TX_8822B(x) | BIT_STATIS_BT_LO_TX_8822B(v)) + +#define BIT_SHIFT_STATIS_BT_HI_RX_8822B 16 +#define BIT_MASK_STATIS_BT_HI_RX_8822B 0xffff +#define BIT_STATIS_BT_HI_RX_8822B(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_RX_8822B) \ + << BIT_SHIFT_STATIS_BT_HI_RX_8822B) +#define BITS_STATIS_BT_HI_RX_8822B \ + (BIT_MASK_STATIS_BT_HI_RX_8822B << BIT_SHIFT_STATIS_BT_HI_RX_8822B) +#define BIT_CLEAR_STATIS_BT_HI_RX_8822B(x) ((x) & (~BITS_STATIS_BT_HI_RX_8822B)) +#define BIT_GET_STATIS_BT_HI_RX_8822B(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_RX_8822B) & \ + BIT_MASK_STATIS_BT_HI_RX_8822B) +#define BIT_SET_STATIS_BT_HI_RX_8822B(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_RX_8822B(x) | BIT_STATIS_BT_HI_RX_8822B(v)) + +#define BIT_SHIFT_STATIS_BT_HI_TX_8822B 0 +#define BIT_MASK_STATIS_BT_HI_TX_8822B 0xffff +#define BIT_STATIS_BT_HI_TX_8822B(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_TX_8822B) \ + << BIT_SHIFT_STATIS_BT_HI_TX_8822B) +#define BITS_STATIS_BT_HI_TX_8822B \ + (BIT_MASK_STATIS_BT_HI_TX_8822B << BIT_SHIFT_STATIS_BT_HI_TX_8822B) +#define BIT_CLEAR_STATIS_BT_HI_TX_8822B(x) ((x) & (~BITS_STATIS_BT_HI_TX_8822B)) +#define BIT_GET_STATIS_BT_HI_TX_8822B(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_TX_8822B) & \ + BIT_MASK_STATIS_BT_HI_TX_8822B) +#define BIT_SET_STATIS_BT_HI_TX_8822B(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_TX_8822B(x) | BIT_STATIS_BT_HI_TX_8822B(v)) + +/* 2 REG_BT_STATISTICS_CONTROL_REGISTER_8822B */ + +#define BIT_SHIFT_R_BT_CMD_RPT_8822B 16 +#define BIT_MASK_R_BT_CMD_RPT_8822B 0xffff +#define BIT_R_BT_CMD_RPT_8822B(x) \ + (((x) & BIT_MASK_R_BT_CMD_RPT_8822B) << BIT_SHIFT_R_BT_CMD_RPT_8822B) +#define BITS_R_BT_CMD_RPT_8822B \ + (BIT_MASK_R_BT_CMD_RPT_8822B << BIT_SHIFT_R_BT_CMD_RPT_8822B) +#define BIT_CLEAR_R_BT_CMD_RPT_8822B(x) ((x) & (~BITS_R_BT_CMD_RPT_8822B)) +#define BIT_GET_R_BT_CMD_RPT_8822B(x) \ + (((x) >> BIT_SHIFT_R_BT_CMD_RPT_8822B) & BIT_MASK_R_BT_CMD_RPT_8822B) +#define BIT_SET_R_BT_CMD_RPT_8822B(x, v) \ + (BIT_CLEAR_R_BT_CMD_RPT_8822B(x) | BIT_R_BT_CMD_RPT_8822B(v)) + +#define BIT_SHIFT_R_RPT_FROM_BT_8822B 8 +#define BIT_MASK_R_RPT_FROM_BT_8822B 0xff +#define BIT_R_RPT_FROM_BT_8822B(x) \ + (((x) & BIT_MASK_R_RPT_FROM_BT_8822B) << BIT_SHIFT_R_RPT_FROM_BT_8822B) +#define BITS_R_RPT_FROM_BT_8822B \ + (BIT_MASK_R_RPT_FROM_BT_8822B << BIT_SHIFT_R_RPT_FROM_BT_8822B) +#define BIT_CLEAR_R_RPT_FROM_BT_8822B(x) ((x) & (~BITS_R_RPT_FROM_BT_8822B)) +#define BIT_GET_R_RPT_FROM_BT_8822B(x) \ + (((x) >> BIT_SHIFT_R_RPT_FROM_BT_8822B) & BIT_MASK_R_RPT_FROM_BT_8822B) +#define BIT_SET_R_RPT_FROM_BT_8822B(x, v) \ + (BIT_CLEAR_R_RPT_FROM_BT_8822B(x) | BIT_R_RPT_FROM_BT_8822B(v)) + +#define BIT_SHIFT_BT_HID_ISR_SET_8822B 6 +#define BIT_MASK_BT_HID_ISR_SET_8822B 0x3 +#define BIT_BT_HID_ISR_SET_8822B(x) \ + (((x) & BIT_MASK_BT_HID_ISR_SET_8822B) \ + << BIT_SHIFT_BT_HID_ISR_SET_8822B) +#define BITS_BT_HID_ISR_SET_8822B \ + (BIT_MASK_BT_HID_ISR_SET_8822B << BIT_SHIFT_BT_HID_ISR_SET_8822B) +#define BIT_CLEAR_BT_HID_ISR_SET_8822B(x) ((x) & (~BITS_BT_HID_ISR_SET_8822B)) +#define BIT_GET_BT_HID_ISR_SET_8822B(x) \ + (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8822B) & \ + BIT_MASK_BT_HID_ISR_SET_8822B) +#define BIT_SET_BT_HID_ISR_SET_8822B(x, v) \ + (BIT_CLEAR_BT_HID_ISR_SET_8822B(x) | BIT_BT_HID_ISR_SET_8822B(v)) + +#define BIT_TDMA_BT_START_NOTIFY_8822B BIT(5) +#define BIT_ENABLE_TDMA_FW_MODE_8822B BIT(4) +#define BIT_ENABLE_PTA_TDMA_MODE_8822B BIT(3) +#define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8822B BIT(2) +#define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8822B BIT(1) +#define BIT_RTK_BT_ENABLE_8822B BIT(0) + +/* 2 REG_BT_STATUS_REPORT_REGISTER_8822B */ + +#define BIT_SHIFT_BT_PROFILE_8822B 24 +#define BIT_MASK_BT_PROFILE_8822B 0xff +#define BIT_BT_PROFILE_8822B(x) \ + (((x) & BIT_MASK_BT_PROFILE_8822B) << BIT_SHIFT_BT_PROFILE_8822B) +#define BITS_BT_PROFILE_8822B \ + (BIT_MASK_BT_PROFILE_8822B << BIT_SHIFT_BT_PROFILE_8822B) +#define BIT_CLEAR_BT_PROFILE_8822B(x) ((x) & (~BITS_BT_PROFILE_8822B)) +#define BIT_GET_BT_PROFILE_8822B(x) \ + (((x) >> BIT_SHIFT_BT_PROFILE_8822B) & BIT_MASK_BT_PROFILE_8822B) +#define BIT_SET_BT_PROFILE_8822B(x, v) \ + (BIT_CLEAR_BT_PROFILE_8822B(x) | BIT_BT_PROFILE_8822B(v)) + +#define BIT_SHIFT_BT_POWER_8822B 16 +#define BIT_MASK_BT_POWER_8822B 0xff +#define BIT_BT_POWER_8822B(x) \ + (((x) & BIT_MASK_BT_POWER_8822B) << BIT_SHIFT_BT_POWER_8822B) +#define BITS_BT_POWER_8822B \ + (BIT_MASK_BT_POWER_8822B << BIT_SHIFT_BT_POWER_8822B) +#define BIT_CLEAR_BT_POWER_8822B(x) ((x) & (~BITS_BT_POWER_8822B)) +#define BIT_GET_BT_POWER_8822B(x) \ + (((x) >> BIT_SHIFT_BT_POWER_8822B) & BIT_MASK_BT_POWER_8822B) +#define BIT_SET_BT_POWER_8822B(x, v) \ + (BIT_CLEAR_BT_POWER_8822B(x) | BIT_BT_POWER_8822B(v)) + +#define BIT_SHIFT_BT_PREDECT_STATUS_8822B 8 +#define BIT_MASK_BT_PREDECT_STATUS_8822B 0xff +#define BIT_BT_PREDECT_STATUS_8822B(x) \ + (((x) & BIT_MASK_BT_PREDECT_STATUS_8822B) \ + << BIT_SHIFT_BT_PREDECT_STATUS_8822B) +#define BITS_BT_PREDECT_STATUS_8822B \ + (BIT_MASK_BT_PREDECT_STATUS_8822B << BIT_SHIFT_BT_PREDECT_STATUS_8822B) +#define BIT_CLEAR_BT_PREDECT_STATUS_8822B(x) \ + ((x) & (~BITS_BT_PREDECT_STATUS_8822B)) +#define BIT_GET_BT_PREDECT_STATUS_8822B(x) \ + (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8822B) & \ + BIT_MASK_BT_PREDECT_STATUS_8822B) +#define BIT_SET_BT_PREDECT_STATUS_8822B(x, v) \ + (BIT_CLEAR_BT_PREDECT_STATUS_8822B(x) | BIT_BT_PREDECT_STATUS_8822B(v)) + +#define BIT_SHIFT_BT_CMD_INFO_8822B 0 +#define BIT_MASK_BT_CMD_INFO_8822B 0xff +#define BIT_BT_CMD_INFO_8822B(x) \ + (((x) & BIT_MASK_BT_CMD_INFO_8822B) << BIT_SHIFT_BT_CMD_INFO_8822B) +#define BITS_BT_CMD_INFO_8822B \ + (BIT_MASK_BT_CMD_INFO_8822B << BIT_SHIFT_BT_CMD_INFO_8822B) +#define BIT_CLEAR_BT_CMD_INFO_8822B(x) ((x) & (~BITS_BT_CMD_INFO_8822B)) +#define BIT_GET_BT_CMD_INFO_8822B(x) \ + (((x) >> BIT_SHIFT_BT_CMD_INFO_8822B) & BIT_MASK_BT_CMD_INFO_8822B) +#define BIT_SET_BT_CMD_INFO_8822B(x, v) \ + (BIT_CLEAR_BT_CMD_INFO_8822B(x) | BIT_BT_CMD_INFO_8822B(v)) + +/* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8822B */ +#define BIT_EN_MAC_NULL_PKT_NOTIFY_8822B BIT(31) +#define BIT_EN_WLAN_RPT_AND_BT_QUERY_8822B BIT(30) +#define BIT_EN_BT_STSTUS_RPT_8822B BIT(29) +#define BIT_EN_BT_POWER_8822B BIT(28) +#define BIT_EN_BT_CHANNEL_8822B BIT(27) +#define BIT_EN_BT_SLOT_CHANGE_8822B BIT(26) +#define BIT_EN_BT_PROFILE_OR_HID_8822B BIT(25) +#define BIT_WLAN_RPT_NOTIFY_8822B BIT(24) + +#define BIT_SHIFT_WLAN_RPT_DATA_8822B 16 +#define BIT_MASK_WLAN_RPT_DATA_8822B 0xff +#define BIT_WLAN_RPT_DATA_8822B(x) \ + (((x) & BIT_MASK_WLAN_RPT_DATA_8822B) << BIT_SHIFT_WLAN_RPT_DATA_8822B) +#define BITS_WLAN_RPT_DATA_8822B \ + (BIT_MASK_WLAN_RPT_DATA_8822B << BIT_SHIFT_WLAN_RPT_DATA_8822B) +#define BIT_CLEAR_WLAN_RPT_DATA_8822B(x) ((x) & (~BITS_WLAN_RPT_DATA_8822B)) +#define BIT_GET_WLAN_RPT_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8822B) & BIT_MASK_WLAN_RPT_DATA_8822B) +#define BIT_SET_WLAN_RPT_DATA_8822B(x, v) \ + (BIT_CLEAR_WLAN_RPT_DATA_8822B(x) | BIT_WLAN_RPT_DATA_8822B(v)) + +#define BIT_SHIFT_CMD_ID_8822B 8 +#define BIT_MASK_CMD_ID_8822B 0xff +#define BIT_CMD_ID_8822B(x) \ + (((x) & BIT_MASK_CMD_ID_8822B) << BIT_SHIFT_CMD_ID_8822B) +#define BITS_CMD_ID_8822B (BIT_MASK_CMD_ID_8822B << BIT_SHIFT_CMD_ID_8822B) +#define BIT_CLEAR_CMD_ID_8822B(x) ((x) & (~BITS_CMD_ID_8822B)) +#define BIT_GET_CMD_ID_8822B(x) \ + (((x) >> BIT_SHIFT_CMD_ID_8822B) & BIT_MASK_CMD_ID_8822B) +#define BIT_SET_CMD_ID_8822B(x, v) \ + (BIT_CLEAR_CMD_ID_8822B(x) | BIT_CMD_ID_8822B(v)) + +#define BIT_SHIFT_BT_DATA_8822B 0 +#define BIT_MASK_BT_DATA_8822B 0xff +#define BIT_BT_DATA_8822B(x) \ + (((x) & BIT_MASK_BT_DATA_8822B) << BIT_SHIFT_BT_DATA_8822B) +#define BITS_BT_DATA_8822B (BIT_MASK_BT_DATA_8822B << BIT_SHIFT_BT_DATA_8822B) +#define BIT_CLEAR_BT_DATA_8822B(x) ((x) & (~BITS_BT_DATA_8822B)) +#define BIT_GET_BT_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_BT_DATA_8822B) & BIT_MASK_BT_DATA_8822B) +#define BIT_SET_BT_DATA_8822B(x, v) \ + (BIT_CLEAR_BT_DATA_8822B(x) | BIT_BT_DATA_8822B(v)) + +/* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8822B */ + +#define BIT_SHIFT_WLAN_RPT_TO_8822B 0 +#define BIT_MASK_WLAN_RPT_TO_8822B 0xff +#define BIT_WLAN_RPT_TO_8822B(x) \ + (((x) & BIT_MASK_WLAN_RPT_TO_8822B) << BIT_SHIFT_WLAN_RPT_TO_8822B) +#define BITS_WLAN_RPT_TO_8822B \ + (BIT_MASK_WLAN_RPT_TO_8822B << BIT_SHIFT_WLAN_RPT_TO_8822B) +#define BIT_CLEAR_WLAN_RPT_TO_8822B(x) ((x) & (~BITS_WLAN_RPT_TO_8822B)) +#define BIT_GET_WLAN_RPT_TO_8822B(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_TO_8822B) & BIT_MASK_WLAN_RPT_TO_8822B) +#define BIT_SET_WLAN_RPT_TO_8822B(x, v) \ + (BIT_CLEAR_WLAN_RPT_TO_8822B(x) | BIT_WLAN_RPT_TO_8822B(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8822B */ + +#define BIT_SHIFT_ISOLATION_CHK_8822B 1 +#define BIT_MASK_ISOLATION_CHK_8822B 0x7fffffffffffffffffffL +#define BIT_ISOLATION_CHK_8822B(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_8822B) << BIT_SHIFT_ISOLATION_CHK_8822B) +#define BITS_ISOLATION_CHK_8822B \ + (BIT_MASK_ISOLATION_CHK_8822B << BIT_SHIFT_ISOLATION_CHK_8822B) +#define BIT_CLEAR_ISOLATION_CHK_8822B(x) ((x) & (~BITS_ISOLATION_CHK_8822B)) +#define BIT_GET_ISOLATION_CHK_8822B(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_8822B) & BIT_MASK_ISOLATION_CHK_8822B) +#define BIT_SET_ISOLATION_CHK_8822B(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_8822B(x) | BIT_ISOLATION_CHK_8822B(v)) + +#define BIT_ISOLATION_EN_8822B BIT(0) + +/* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8822B */ +#define BIT_BT_HID_ISR_8822B BIT(7) +#define BIT_BT_QUERY_ISR_8822B BIT(6) +#define BIT_MAC_NULL_PKT_NOTIFY_ISR_8822B BIT(5) +#define BIT_WLAN_RPT_ISR_8822B BIT(4) +#define BIT_BT_POWER_ISR_8822B BIT(3) +#define BIT_BT_CHANNEL_ISR_8822B BIT(2) +#define BIT_BT_SLOT_CHANGE_ISR_8822B BIT(1) +#define BIT_BT_PROFILE_ISR_8822B BIT(0) + +/* 2 REG_BT_TDMA_TIME_REGISTER_8822B */ + +#define BIT_SHIFT_BT_TIME_8822B 6 +#define BIT_MASK_BT_TIME_8822B 0x3ffffff +#define BIT_BT_TIME_8822B(x) \ + (((x) & BIT_MASK_BT_TIME_8822B) << BIT_SHIFT_BT_TIME_8822B) +#define BITS_BT_TIME_8822B (BIT_MASK_BT_TIME_8822B << BIT_SHIFT_BT_TIME_8822B) +#define BIT_CLEAR_BT_TIME_8822B(x) ((x) & (~BITS_BT_TIME_8822B)) +#define BIT_GET_BT_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_BT_TIME_8822B) & BIT_MASK_BT_TIME_8822B) +#define BIT_SET_BT_TIME_8822B(x, v) \ + (BIT_CLEAR_BT_TIME_8822B(x) | BIT_BT_TIME_8822B(v)) + +#define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822B 0 +#define BIT_MASK_BT_RPT_SAMPLE_RATE_8822B 0x3f +#define BIT_BT_RPT_SAMPLE_RATE_8822B(x) \ + (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8822B) \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822B) +#define BITS_BT_RPT_SAMPLE_RATE_8822B \ + (BIT_MASK_BT_RPT_SAMPLE_RATE_8822B \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822B) +#define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8822B(x) \ + ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8822B)) +#define BIT_GET_BT_RPT_SAMPLE_RATE_8822B(x) \ + (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822B) & \ + BIT_MASK_BT_RPT_SAMPLE_RATE_8822B) +#define BIT_SET_BT_RPT_SAMPLE_RATE_8822B(x, v) \ + (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8822B(x) | \ + BIT_BT_RPT_SAMPLE_RATE_8822B(v)) + +/* 2 REG_BT_ACT_REGISTER_8822B */ + +#define BIT_SHIFT_BT_EISR_EN_8822B 16 +#define BIT_MASK_BT_EISR_EN_8822B 0xff +#define BIT_BT_EISR_EN_8822B(x) \ + (((x) & BIT_MASK_BT_EISR_EN_8822B) << BIT_SHIFT_BT_EISR_EN_8822B) +#define BITS_BT_EISR_EN_8822B \ + (BIT_MASK_BT_EISR_EN_8822B << BIT_SHIFT_BT_EISR_EN_8822B) +#define BIT_CLEAR_BT_EISR_EN_8822B(x) ((x) & (~BITS_BT_EISR_EN_8822B)) +#define BIT_GET_BT_EISR_EN_8822B(x) \ + (((x) >> BIT_SHIFT_BT_EISR_EN_8822B) & BIT_MASK_BT_EISR_EN_8822B) +#define BIT_SET_BT_EISR_EN_8822B(x, v) \ + (BIT_CLEAR_BT_EISR_EN_8822B(x) | BIT_BT_EISR_EN_8822B(v)) + +#define BIT_BT_ACT_FALLING_ISR_8822B BIT(10) +#define BIT_BT_ACT_RISING_ISR_8822B BIT(9) +#define BIT_TDMA_TO_ISR_8822B BIT(8) + +#define BIT_SHIFT_BT_CH_8822B 0 +#define BIT_MASK_BT_CH_8822B 0xff +#define BIT_BT_CH_8822B(x) \ + (((x) & BIT_MASK_BT_CH_8822B) << BIT_SHIFT_BT_CH_8822B) +#define BITS_BT_CH_8822B (BIT_MASK_BT_CH_8822B << BIT_SHIFT_BT_CH_8822B) +#define BIT_CLEAR_BT_CH_8822B(x) ((x) & (~BITS_BT_CH_8822B)) +#define BIT_GET_BT_CH_8822B(x) \ + (((x) >> BIT_SHIFT_BT_CH_8822B) & BIT_MASK_BT_CH_8822B) +#define BIT_SET_BT_CH_8822B(x, v) \ + (BIT_CLEAR_BT_CH_8822B(x) | BIT_BT_CH_8822B(v)) + +/* 2 REG_OBFF_CTRL_BASIC_8822B */ +#define BIT_OBFF_EN_V1_8822B BIT(31) + +#define BIT_SHIFT_OBFF_STATE_V1_8822B 28 +#define BIT_MASK_OBFF_STATE_V1_8822B 0x3 +#define BIT_OBFF_STATE_V1_8822B(x) \ + (((x) & BIT_MASK_OBFF_STATE_V1_8822B) << BIT_SHIFT_OBFF_STATE_V1_8822B) +#define BITS_OBFF_STATE_V1_8822B \ + (BIT_MASK_OBFF_STATE_V1_8822B << BIT_SHIFT_OBFF_STATE_V1_8822B) +#define BIT_CLEAR_OBFF_STATE_V1_8822B(x) ((x) & (~BITS_OBFF_STATE_V1_8822B)) +#define BIT_GET_OBFF_STATE_V1_8822B(x) \ + (((x) >> BIT_SHIFT_OBFF_STATE_V1_8822B) & BIT_MASK_OBFF_STATE_V1_8822B) +#define BIT_SET_OBFF_STATE_V1_8822B(x, v) \ + (BIT_CLEAR_OBFF_STATE_V1_8822B(x) | BIT_OBFF_STATE_V1_8822B(v)) + +#define BIT_OBFF_ACT_RXDMA_EN_8822B BIT(27) +#define BIT_OBFF_BLOCK_INT_EN_8822B BIT(26) +#define BIT_OBFF_AUTOACT_EN_8822B BIT(25) +#define BIT_OBFF_AUTOIDLE_EN_8822B BIT(24) + +#define BIT_SHIFT_WAKE_MAX_PLS_8822B 20 +#define BIT_MASK_WAKE_MAX_PLS_8822B 0x7 +#define BIT_WAKE_MAX_PLS_8822B(x) \ + (((x) & BIT_MASK_WAKE_MAX_PLS_8822B) << BIT_SHIFT_WAKE_MAX_PLS_8822B) +#define BITS_WAKE_MAX_PLS_8822B \ + (BIT_MASK_WAKE_MAX_PLS_8822B << BIT_SHIFT_WAKE_MAX_PLS_8822B) +#define BIT_CLEAR_WAKE_MAX_PLS_8822B(x) ((x) & (~BITS_WAKE_MAX_PLS_8822B)) +#define BIT_GET_WAKE_MAX_PLS_8822B(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_PLS_8822B) & BIT_MASK_WAKE_MAX_PLS_8822B) +#define BIT_SET_WAKE_MAX_PLS_8822B(x, v) \ + (BIT_CLEAR_WAKE_MAX_PLS_8822B(x) | BIT_WAKE_MAX_PLS_8822B(v)) + +#define BIT_SHIFT_WAKE_MIN_PLS_8822B 16 +#define BIT_MASK_WAKE_MIN_PLS_8822B 0x7 +#define BIT_WAKE_MIN_PLS_8822B(x) \ + (((x) & BIT_MASK_WAKE_MIN_PLS_8822B) << BIT_SHIFT_WAKE_MIN_PLS_8822B) +#define BITS_WAKE_MIN_PLS_8822B \ + (BIT_MASK_WAKE_MIN_PLS_8822B << BIT_SHIFT_WAKE_MIN_PLS_8822B) +#define BIT_CLEAR_WAKE_MIN_PLS_8822B(x) ((x) & (~BITS_WAKE_MIN_PLS_8822B)) +#define BIT_GET_WAKE_MIN_PLS_8822B(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_PLS_8822B) & BIT_MASK_WAKE_MIN_PLS_8822B) +#define BIT_SET_WAKE_MIN_PLS_8822B(x, v) \ + (BIT_CLEAR_WAKE_MIN_PLS_8822B(x) | BIT_WAKE_MIN_PLS_8822B(v)) + +#define BIT_SHIFT_WAKE_MAX_F2F_8822B 12 +#define BIT_MASK_WAKE_MAX_F2F_8822B 0x7 +#define BIT_WAKE_MAX_F2F_8822B(x) \ + (((x) & BIT_MASK_WAKE_MAX_F2F_8822B) << BIT_SHIFT_WAKE_MAX_F2F_8822B) +#define BITS_WAKE_MAX_F2F_8822B \ + (BIT_MASK_WAKE_MAX_F2F_8822B << BIT_SHIFT_WAKE_MAX_F2F_8822B) +#define BIT_CLEAR_WAKE_MAX_F2F_8822B(x) ((x) & (~BITS_WAKE_MAX_F2F_8822B)) +#define BIT_GET_WAKE_MAX_F2F_8822B(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_F2F_8822B) & BIT_MASK_WAKE_MAX_F2F_8822B) +#define BIT_SET_WAKE_MAX_F2F_8822B(x, v) \ + (BIT_CLEAR_WAKE_MAX_F2F_8822B(x) | BIT_WAKE_MAX_F2F_8822B(v)) + +#define BIT_SHIFT_WAKE_MIN_F2F_8822B 8 +#define BIT_MASK_WAKE_MIN_F2F_8822B 0x7 +#define BIT_WAKE_MIN_F2F_8822B(x) \ + (((x) & BIT_MASK_WAKE_MIN_F2F_8822B) << BIT_SHIFT_WAKE_MIN_F2F_8822B) +#define BITS_WAKE_MIN_F2F_8822B \ + (BIT_MASK_WAKE_MIN_F2F_8822B << BIT_SHIFT_WAKE_MIN_F2F_8822B) +#define BIT_CLEAR_WAKE_MIN_F2F_8822B(x) ((x) & (~BITS_WAKE_MIN_F2F_8822B)) +#define BIT_GET_WAKE_MIN_F2F_8822B(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_F2F_8822B) & BIT_MASK_WAKE_MIN_F2F_8822B) +#define BIT_SET_WAKE_MIN_F2F_8822B(x, v) \ + (BIT_CLEAR_WAKE_MIN_F2F_8822B(x) | BIT_WAKE_MIN_F2F_8822B(v)) + +#define BIT_APP_CPU_ACT_V1_8822B BIT(3) +#define BIT_APP_OBFF_V1_8822B BIT(2) +#define BIT_APP_IDLE_V1_8822B BIT(1) +#define BIT_APP_INIT_V1_8822B BIT(0) + +/* 2 REG_OBFF_CTRL2_TIMER_8822B */ + +#define BIT_SHIFT_RX_HIGH_TIMER_IDX_8822B 24 +#define BIT_MASK_RX_HIGH_TIMER_IDX_8822B 0x7 +#define BIT_RX_HIGH_TIMER_IDX_8822B(x) \ + (((x) & BIT_MASK_RX_HIGH_TIMER_IDX_8822B) \ + << BIT_SHIFT_RX_HIGH_TIMER_IDX_8822B) +#define BITS_RX_HIGH_TIMER_IDX_8822B \ + (BIT_MASK_RX_HIGH_TIMER_IDX_8822B << BIT_SHIFT_RX_HIGH_TIMER_IDX_8822B) +#define BIT_CLEAR_RX_HIGH_TIMER_IDX_8822B(x) \ + ((x) & (~BITS_RX_HIGH_TIMER_IDX_8822B)) +#define BIT_GET_RX_HIGH_TIMER_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX_8822B) & \ + BIT_MASK_RX_HIGH_TIMER_IDX_8822B) +#define BIT_SET_RX_HIGH_TIMER_IDX_8822B(x, v) \ + (BIT_CLEAR_RX_HIGH_TIMER_IDX_8822B(x) | BIT_RX_HIGH_TIMER_IDX_8822B(v)) + +#define BIT_SHIFT_RX_MED_TIMER_IDX_8822B 16 +#define BIT_MASK_RX_MED_TIMER_IDX_8822B 0x7 +#define BIT_RX_MED_TIMER_IDX_8822B(x) \ + (((x) & BIT_MASK_RX_MED_TIMER_IDX_8822B) \ + << BIT_SHIFT_RX_MED_TIMER_IDX_8822B) +#define BITS_RX_MED_TIMER_IDX_8822B \ + (BIT_MASK_RX_MED_TIMER_IDX_8822B << BIT_SHIFT_RX_MED_TIMER_IDX_8822B) +#define BIT_CLEAR_RX_MED_TIMER_IDX_8822B(x) \ + ((x) & (~BITS_RX_MED_TIMER_IDX_8822B)) +#define BIT_GET_RX_MED_TIMER_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX_8822B) & \ + BIT_MASK_RX_MED_TIMER_IDX_8822B) +#define BIT_SET_RX_MED_TIMER_IDX_8822B(x, v) \ + (BIT_CLEAR_RX_MED_TIMER_IDX_8822B(x) | BIT_RX_MED_TIMER_IDX_8822B(v)) + +#define BIT_SHIFT_RX_LOW_TIMER_IDX_8822B 8 +#define BIT_MASK_RX_LOW_TIMER_IDX_8822B 0x7 +#define BIT_RX_LOW_TIMER_IDX_8822B(x) \ + (((x) & BIT_MASK_RX_LOW_TIMER_IDX_8822B) \ + << BIT_SHIFT_RX_LOW_TIMER_IDX_8822B) +#define BITS_RX_LOW_TIMER_IDX_8822B \ + (BIT_MASK_RX_LOW_TIMER_IDX_8822B << BIT_SHIFT_RX_LOW_TIMER_IDX_8822B) +#define BIT_CLEAR_RX_LOW_TIMER_IDX_8822B(x) \ + ((x) & (~BITS_RX_LOW_TIMER_IDX_8822B)) +#define BIT_GET_RX_LOW_TIMER_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX_8822B) & \ + BIT_MASK_RX_LOW_TIMER_IDX_8822B) +#define BIT_SET_RX_LOW_TIMER_IDX_8822B(x, v) \ + (BIT_CLEAR_RX_LOW_TIMER_IDX_8822B(x) | BIT_RX_LOW_TIMER_IDX_8822B(v)) + +#define BIT_SHIFT_OBFF_INT_TIMER_IDX_8822B 0 +#define BIT_MASK_OBFF_INT_TIMER_IDX_8822B 0x7 +#define BIT_OBFF_INT_TIMER_IDX_8822B(x) \ + (((x) & BIT_MASK_OBFF_INT_TIMER_IDX_8822B) \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8822B) +#define BITS_OBFF_INT_TIMER_IDX_8822B \ + (BIT_MASK_OBFF_INT_TIMER_IDX_8822B \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8822B) +#define BIT_CLEAR_OBFF_INT_TIMER_IDX_8822B(x) \ + ((x) & (~BITS_OBFF_INT_TIMER_IDX_8822B)) +#define BIT_GET_OBFF_INT_TIMER_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX_8822B) & \ + BIT_MASK_OBFF_INT_TIMER_IDX_8822B) +#define BIT_SET_OBFF_INT_TIMER_IDX_8822B(x, v) \ + (BIT_CLEAR_OBFF_INT_TIMER_IDX_8822B(x) | \ + BIT_OBFF_INT_TIMER_IDX_8822B(v)) + +/* 2 REG_LTR_CTRL_BASIC_8822B */ +#define BIT_LTR_EN_V1_8822B BIT(31) +#define BIT_LTR_HW_EN_V1_8822B BIT(30) +#define BIT_LRT_ACT_CTS_EN_8822B BIT(29) +#define BIT_LTR_ACT_RXPKT_EN_8822B BIT(28) +#define BIT_LTR_ACT_RXDMA_EN_8822B BIT(27) +#define BIT_LTR_IDLE_NO_SNOOP_8822B BIT(26) +#define BIT_SPDUP_MGTPKT_8822B BIT(25) +#define BIT_RX_AGG_EN_8822B BIT(24) +#define BIT_APP_LTR_ACT_8822B BIT(23) +#define BIT_APP_LTR_IDLE_8822B BIT(22) + +#define BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822B 20 +#define BIT_MASK_HIGH_RATE_TRIG_SEL_8822B 0x3 +#define BIT_HIGH_RATE_TRIG_SEL_8822B(x) \ + (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL_8822B) \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822B) +#define BITS_HIGH_RATE_TRIG_SEL_8822B \ + (BIT_MASK_HIGH_RATE_TRIG_SEL_8822B \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822B) +#define BIT_CLEAR_HIGH_RATE_TRIG_SEL_8822B(x) \ + ((x) & (~BITS_HIGH_RATE_TRIG_SEL_8822B)) +#define BIT_GET_HIGH_RATE_TRIG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822B) & \ + BIT_MASK_HIGH_RATE_TRIG_SEL_8822B) +#define BIT_SET_HIGH_RATE_TRIG_SEL_8822B(x, v) \ + (BIT_CLEAR_HIGH_RATE_TRIG_SEL_8822B(x) | \ + BIT_HIGH_RATE_TRIG_SEL_8822B(v)) + +#define BIT_SHIFT_MED_RATE_TRIG_SEL_8822B 18 +#define BIT_MASK_MED_RATE_TRIG_SEL_8822B 0x3 +#define BIT_MED_RATE_TRIG_SEL_8822B(x) \ + (((x) & BIT_MASK_MED_RATE_TRIG_SEL_8822B) \ + << BIT_SHIFT_MED_RATE_TRIG_SEL_8822B) +#define BITS_MED_RATE_TRIG_SEL_8822B \ + (BIT_MASK_MED_RATE_TRIG_SEL_8822B << BIT_SHIFT_MED_RATE_TRIG_SEL_8822B) +#define BIT_CLEAR_MED_RATE_TRIG_SEL_8822B(x) \ + ((x) & (~BITS_MED_RATE_TRIG_SEL_8822B)) +#define BIT_GET_MED_RATE_TRIG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL_8822B) & \ + BIT_MASK_MED_RATE_TRIG_SEL_8822B) +#define BIT_SET_MED_RATE_TRIG_SEL_8822B(x, v) \ + (BIT_CLEAR_MED_RATE_TRIG_SEL_8822B(x) | BIT_MED_RATE_TRIG_SEL_8822B(v)) + +#define BIT_SHIFT_LOW_RATE_TRIG_SEL_8822B 16 +#define BIT_MASK_LOW_RATE_TRIG_SEL_8822B 0x3 +#define BIT_LOW_RATE_TRIG_SEL_8822B(x) \ + (((x) & BIT_MASK_LOW_RATE_TRIG_SEL_8822B) \ + << BIT_SHIFT_LOW_RATE_TRIG_SEL_8822B) +#define BITS_LOW_RATE_TRIG_SEL_8822B \ + (BIT_MASK_LOW_RATE_TRIG_SEL_8822B << BIT_SHIFT_LOW_RATE_TRIG_SEL_8822B) +#define BIT_CLEAR_LOW_RATE_TRIG_SEL_8822B(x) \ + ((x) & (~BITS_LOW_RATE_TRIG_SEL_8822B)) +#define BIT_GET_LOW_RATE_TRIG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL_8822B) & \ + BIT_MASK_LOW_RATE_TRIG_SEL_8822B) +#define BIT_SET_LOW_RATE_TRIG_SEL_8822B(x, v) \ + (BIT_CLEAR_LOW_RATE_TRIG_SEL_8822B(x) | BIT_LOW_RATE_TRIG_SEL_8822B(v)) + +#define BIT_SHIFT_HIGH_RATE_BD_IDX_8822B 8 +#define BIT_MASK_HIGH_RATE_BD_IDX_8822B 0x7f +#define BIT_HIGH_RATE_BD_IDX_8822B(x) \ + (((x) & BIT_MASK_HIGH_RATE_BD_IDX_8822B) \ + << BIT_SHIFT_HIGH_RATE_BD_IDX_8822B) +#define BITS_HIGH_RATE_BD_IDX_8822B \ + (BIT_MASK_HIGH_RATE_BD_IDX_8822B << BIT_SHIFT_HIGH_RATE_BD_IDX_8822B) +#define BIT_CLEAR_HIGH_RATE_BD_IDX_8822B(x) \ + ((x) & (~BITS_HIGH_RATE_BD_IDX_8822B)) +#define BIT_GET_HIGH_RATE_BD_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX_8822B) & \ + BIT_MASK_HIGH_RATE_BD_IDX_8822B) +#define BIT_SET_HIGH_RATE_BD_IDX_8822B(x, v) \ + (BIT_CLEAR_HIGH_RATE_BD_IDX_8822B(x) | BIT_HIGH_RATE_BD_IDX_8822B(v)) + +#define BIT_SHIFT_LOW_RATE_BD_IDX_8822B 0 +#define BIT_MASK_LOW_RATE_BD_IDX_8822B 0x7f +#define BIT_LOW_RATE_BD_IDX_8822B(x) \ + (((x) & BIT_MASK_LOW_RATE_BD_IDX_8822B) \ + << BIT_SHIFT_LOW_RATE_BD_IDX_8822B) +#define BITS_LOW_RATE_BD_IDX_8822B \ + (BIT_MASK_LOW_RATE_BD_IDX_8822B << BIT_SHIFT_LOW_RATE_BD_IDX_8822B) +#define BIT_CLEAR_LOW_RATE_BD_IDX_8822B(x) ((x) & (~BITS_LOW_RATE_BD_IDX_8822B)) +#define BIT_GET_LOW_RATE_BD_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX_8822B) & \ + BIT_MASK_LOW_RATE_BD_IDX_8822B) +#define BIT_SET_LOW_RATE_BD_IDX_8822B(x, v) \ + (BIT_CLEAR_LOW_RATE_BD_IDX_8822B(x) | BIT_LOW_RATE_BD_IDX_8822B(v)) + +/* 2 REG_LTR_CTRL2_TIMER_THRESHOLD_8822B */ + +#define BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822B 24 +#define BIT_MASK_RX_EMPTY_TIMER_IDX_8822B 0x7 +#define BIT_RX_EMPTY_TIMER_IDX_8822B(x) \ + (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX_8822B) \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822B) +#define BITS_RX_EMPTY_TIMER_IDX_8822B \ + (BIT_MASK_RX_EMPTY_TIMER_IDX_8822B \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822B) +#define BIT_CLEAR_RX_EMPTY_TIMER_IDX_8822B(x) \ + ((x) & (~BITS_RX_EMPTY_TIMER_IDX_8822B)) +#define BIT_GET_RX_EMPTY_TIMER_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822B) & \ + BIT_MASK_RX_EMPTY_TIMER_IDX_8822B) +#define BIT_SET_RX_EMPTY_TIMER_IDX_8822B(x, v) \ + (BIT_CLEAR_RX_EMPTY_TIMER_IDX_8822B(x) | \ + BIT_RX_EMPTY_TIMER_IDX_8822B(v)) + +#define BIT_SHIFT_RX_AFULL_TH_IDX_8822B 20 +#define BIT_MASK_RX_AFULL_TH_IDX_8822B 0x7 +#define BIT_RX_AFULL_TH_IDX_8822B(x) \ + (((x) & BIT_MASK_RX_AFULL_TH_IDX_8822B) \ + << BIT_SHIFT_RX_AFULL_TH_IDX_8822B) +#define BITS_RX_AFULL_TH_IDX_8822B \ + (BIT_MASK_RX_AFULL_TH_IDX_8822B << BIT_SHIFT_RX_AFULL_TH_IDX_8822B) +#define BIT_CLEAR_RX_AFULL_TH_IDX_8822B(x) ((x) & (~BITS_RX_AFULL_TH_IDX_8822B)) +#define BIT_GET_RX_AFULL_TH_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX_8822B) & \ + BIT_MASK_RX_AFULL_TH_IDX_8822B) +#define BIT_SET_RX_AFULL_TH_IDX_8822B(x, v) \ + (BIT_CLEAR_RX_AFULL_TH_IDX_8822B(x) | BIT_RX_AFULL_TH_IDX_8822B(v)) + +#define BIT_SHIFT_RX_HIGH_TH_IDX_8822B 16 +#define BIT_MASK_RX_HIGH_TH_IDX_8822B 0x7 +#define BIT_RX_HIGH_TH_IDX_8822B(x) \ + (((x) & BIT_MASK_RX_HIGH_TH_IDX_8822B) \ + << BIT_SHIFT_RX_HIGH_TH_IDX_8822B) +#define BITS_RX_HIGH_TH_IDX_8822B \ + (BIT_MASK_RX_HIGH_TH_IDX_8822B << BIT_SHIFT_RX_HIGH_TH_IDX_8822B) +#define BIT_CLEAR_RX_HIGH_TH_IDX_8822B(x) ((x) & (~BITS_RX_HIGH_TH_IDX_8822B)) +#define BIT_GET_RX_HIGH_TH_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX_8822B) & \ + BIT_MASK_RX_HIGH_TH_IDX_8822B) +#define BIT_SET_RX_HIGH_TH_IDX_8822B(x, v) \ + (BIT_CLEAR_RX_HIGH_TH_IDX_8822B(x) | BIT_RX_HIGH_TH_IDX_8822B(v)) + +#define BIT_SHIFT_RX_MED_TH_IDX_8822B 12 +#define BIT_MASK_RX_MED_TH_IDX_8822B 0x7 +#define BIT_RX_MED_TH_IDX_8822B(x) \ + (((x) & BIT_MASK_RX_MED_TH_IDX_8822B) << BIT_SHIFT_RX_MED_TH_IDX_8822B) +#define BITS_RX_MED_TH_IDX_8822B \ + (BIT_MASK_RX_MED_TH_IDX_8822B << BIT_SHIFT_RX_MED_TH_IDX_8822B) +#define BIT_CLEAR_RX_MED_TH_IDX_8822B(x) ((x) & (~BITS_RX_MED_TH_IDX_8822B)) +#define BIT_GET_RX_MED_TH_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RX_MED_TH_IDX_8822B) & BIT_MASK_RX_MED_TH_IDX_8822B) +#define BIT_SET_RX_MED_TH_IDX_8822B(x, v) \ + (BIT_CLEAR_RX_MED_TH_IDX_8822B(x) | BIT_RX_MED_TH_IDX_8822B(v)) + +#define BIT_SHIFT_RX_LOW_TH_IDX_8822B 8 +#define BIT_MASK_RX_LOW_TH_IDX_8822B 0x7 +#define BIT_RX_LOW_TH_IDX_8822B(x) \ + (((x) & BIT_MASK_RX_LOW_TH_IDX_8822B) << BIT_SHIFT_RX_LOW_TH_IDX_8822B) +#define BITS_RX_LOW_TH_IDX_8822B \ + (BIT_MASK_RX_LOW_TH_IDX_8822B << BIT_SHIFT_RX_LOW_TH_IDX_8822B) +#define BIT_CLEAR_RX_LOW_TH_IDX_8822B(x) ((x) & (~BITS_RX_LOW_TH_IDX_8822B)) +#define BIT_GET_RX_LOW_TH_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TH_IDX_8822B) & BIT_MASK_RX_LOW_TH_IDX_8822B) +#define BIT_SET_RX_LOW_TH_IDX_8822B(x, v) \ + (BIT_CLEAR_RX_LOW_TH_IDX_8822B(x) | BIT_RX_LOW_TH_IDX_8822B(v)) + +#define BIT_SHIFT_LTR_SPACE_IDX_8822B 4 +#define BIT_MASK_LTR_SPACE_IDX_8822B 0x3 +#define BIT_LTR_SPACE_IDX_8822B(x) \ + (((x) & BIT_MASK_LTR_SPACE_IDX_8822B) << BIT_SHIFT_LTR_SPACE_IDX_8822B) +#define BITS_LTR_SPACE_IDX_8822B \ + (BIT_MASK_LTR_SPACE_IDX_8822B << BIT_SHIFT_LTR_SPACE_IDX_8822B) +#define BIT_CLEAR_LTR_SPACE_IDX_8822B(x) ((x) & (~BITS_LTR_SPACE_IDX_8822B)) +#define BIT_GET_LTR_SPACE_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_LTR_SPACE_IDX_8822B) & BIT_MASK_LTR_SPACE_IDX_8822B) +#define BIT_SET_LTR_SPACE_IDX_8822B(x, v) \ + (BIT_CLEAR_LTR_SPACE_IDX_8822B(x) | BIT_LTR_SPACE_IDX_8822B(v)) + +#define BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822B 0 +#define BIT_MASK_LTR_IDLE_TIMER_IDX_8822B 0x7 +#define BIT_LTR_IDLE_TIMER_IDX_8822B(x) \ + (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX_8822B) \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822B) +#define BITS_LTR_IDLE_TIMER_IDX_8822B \ + (BIT_MASK_LTR_IDLE_TIMER_IDX_8822B \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822B) +#define BIT_CLEAR_LTR_IDLE_TIMER_IDX_8822B(x) \ + ((x) & (~BITS_LTR_IDLE_TIMER_IDX_8822B)) +#define BIT_GET_LTR_IDLE_TIMER_IDX_8822B(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822B) & \ + BIT_MASK_LTR_IDLE_TIMER_IDX_8822B) +#define BIT_SET_LTR_IDLE_TIMER_IDX_8822B(x, v) \ + (BIT_CLEAR_LTR_IDLE_TIMER_IDX_8822B(x) | \ + BIT_LTR_IDLE_TIMER_IDX_8822B(v)) + +/* 2 REG_LTR_IDLE_LATENCY_V1_8822B */ + +#define BIT_SHIFT_LTR_IDLE_L_8822B 0 +#define BIT_MASK_LTR_IDLE_L_8822B 0xffffffffL +#define BIT_LTR_IDLE_L_8822B(x) \ + (((x) & BIT_MASK_LTR_IDLE_L_8822B) << BIT_SHIFT_LTR_IDLE_L_8822B) +#define BITS_LTR_IDLE_L_8822B \ + (BIT_MASK_LTR_IDLE_L_8822B << BIT_SHIFT_LTR_IDLE_L_8822B) +#define BIT_CLEAR_LTR_IDLE_L_8822B(x) ((x) & (~BITS_LTR_IDLE_L_8822B)) +#define BIT_GET_LTR_IDLE_L_8822B(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_L_8822B) & BIT_MASK_LTR_IDLE_L_8822B) +#define BIT_SET_LTR_IDLE_L_8822B(x, v) \ + (BIT_CLEAR_LTR_IDLE_L_8822B(x) | BIT_LTR_IDLE_L_8822B(v)) + +/* 2 REG_LTR_ACTIVE_LATENCY_V1_8822B */ + +#define BIT_SHIFT_LTR_ACT_L_8822B 0 +#define BIT_MASK_LTR_ACT_L_8822B 0xffffffffL +#define BIT_LTR_ACT_L_8822B(x) \ + (((x) & BIT_MASK_LTR_ACT_L_8822B) << BIT_SHIFT_LTR_ACT_L_8822B) +#define BITS_LTR_ACT_L_8822B \ + (BIT_MASK_LTR_ACT_L_8822B << BIT_SHIFT_LTR_ACT_L_8822B) +#define BIT_CLEAR_LTR_ACT_L_8822B(x) ((x) & (~BITS_LTR_ACT_L_8822B)) +#define BIT_GET_LTR_ACT_L_8822B(x) \ + (((x) >> BIT_SHIFT_LTR_ACT_L_8822B) & BIT_MASK_LTR_ACT_L_8822B) +#define BIT_SET_LTR_ACT_L_8822B(x, v) \ + (BIT_CLEAR_LTR_ACT_L_8822B(x) | BIT_LTR_ACT_L_8822B(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_8822B */ +#define BIT_APPEND_MACID_IN_RESP_EN_8822B BIT(50) +#define BIT_ADDR2_MATCH_EN_8822B BIT(49) +#define BIT_ANTTRN_EN_8822B BIT(48) + +#define BIT_SHIFT_TRAIN_STA_ADDR_8822B 0 +#define BIT_MASK_TRAIN_STA_ADDR_8822B 0xffffffffffffL +#define BIT_TRAIN_STA_ADDR_8822B(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_8822B) \ + << BIT_SHIFT_TRAIN_STA_ADDR_8822B) +#define BITS_TRAIN_STA_ADDR_8822B \ + (BIT_MASK_TRAIN_STA_ADDR_8822B << BIT_SHIFT_TRAIN_STA_ADDR_8822B) +#define BIT_CLEAR_TRAIN_STA_ADDR_8822B(x) ((x) & (~BITS_TRAIN_STA_ADDR_8822B)) +#define BIT_GET_TRAIN_STA_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_8822B) & \ + BIT_MASK_TRAIN_STA_ADDR_8822B) +#define BIT_SET_TRAIN_STA_ADDR_8822B(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_8822B(x) | BIT_TRAIN_STA_ADDR_8822B(v)) + +/* 2 REG_RSVD_0X7B4_8822B */ + +/* 2 REG_WMAC_PKTCNT_RWD_8822B */ + +#define BIT_SHIFT_PKTCNT_BSSIDMAP_8822B 4 +#define BIT_MASK_PKTCNT_BSSIDMAP_8822B 0xf +#define BIT_PKTCNT_BSSIDMAP_8822B(x) \ + (((x) & BIT_MASK_PKTCNT_BSSIDMAP_8822B) \ + << BIT_SHIFT_PKTCNT_BSSIDMAP_8822B) +#define BITS_PKTCNT_BSSIDMAP_8822B \ + (BIT_MASK_PKTCNT_BSSIDMAP_8822B << BIT_SHIFT_PKTCNT_BSSIDMAP_8822B) +#define BIT_CLEAR_PKTCNT_BSSIDMAP_8822B(x) ((x) & (~BITS_PKTCNT_BSSIDMAP_8822B)) +#define BIT_GET_PKTCNT_BSSIDMAP_8822B(x) \ + (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP_8822B) & \ + BIT_MASK_PKTCNT_BSSIDMAP_8822B) +#define BIT_SET_PKTCNT_BSSIDMAP_8822B(x, v) \ + (BIT_CLEAR_PKTCNT_BSSIDMAP_8822B(x) | BIT_PKTCNT_BSSIDMAP_8822B(v)) + +#define BIT_PKTCNT_CNTRST_8822B BIT(1) +#define BIT_PKTCNT_CNTEN_8822B BIT(0) + +/* 2 REG_WMAC_PKTCNT_CTRL_8822B */ +#define BIT_WMAC_PKTCNT_TRST_8822B BIT(9) +#define BIT_WMAC_PKTCNT_FEN_8822B BIT(8) + +#define BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822B 0 +#define BIT_MASK_WMAC_PKTCNT_CFGAD_8822B 0xff +#define BIT_WMAC_PKTCNT_CFGAD_8822B(x) \ + (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD_8822B) \ + << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822B) +#define BITS_WMAC_PKTCNT_CFGAD_8822B \ + (BIT_MASK_WMAC_PKTCNT_CFGAD_8822B << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822B) +#define BIT_CLEAR_WMAC_PKTCNT_CFGAD_8822B(x) \ + ((x) & (~BITS_WMAC_PKTCNT_CFGAD_8822B)) +#define BIT_GET_WMAC_PKTCNT_CFGAD_8822B(x) \ + (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822B) & \ + BIT_MASK_WMAC_PKTCNT_CFGAD_8822B) +#define BIT_SET_WMAC_PKTCNT_CFGAD_8822B(x, v) \ + (BIT_CLEAR_WMAC_PKTCNT_CFGAD_8822B(x) | BIT_WMAC_PKTCNT_CFGAD_8822B(v)) + +/* 2 REG_IQ_DUMP_8822B */ + +#define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_8822B (64 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_MATCH_REF_MAC_8822B 0xffffffffL +#define BIT_R_WMAC_MATCH_REF_MAC_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_8822B) \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_8822B) +#define BITS_R_WMAC_MATCH_REF_MAC_8822B \ + (BIT_MASK_R_WMAC_MATCH_REF_MAC_8822B \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_8822B) +#define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_8822B(x) \ + ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_8822B)) +#define BIT_GET_R_WMAC_MATCH_REF_MAC_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_8822B) & \ + BIT_MASK_R_WMAC_MATCH_REF_MAC_8822B) +#define BIT_SET_R_WMAC_MATCH_REF_MAC_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_8822B(x) | \ + BIT_R_WMAC_MATCH_REF_MAC_8822B(v)) + +#define BIT_SHIFT_R_WMAC_MASK_LA_MAC_8822B (32 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_MASK_LA_MAC_8822B 0xffffffffL +#define BIT_R_WMAC_MASK_LA_MAC_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_8822B) \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_8822B) +#define BITS_R_WMAC_MASK_LA_MAC_8822B \ + (BIT_MASK_R_WMAC_MASK_LA_MAC_8822B \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_8822B) +#define BIT_CLEAR_R_WMAC_MASK_LA_MAC_8822B(x) \ + ((x) & (~BITS_R_WMAC_MASK_LA_MAC_8822B)) +#define BIT_GET_R_WMAC_MASK_LA_MAC_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_8822B) & \ + BIT_MASK_R_WMAC_MASK_LA_MAC_8822B) +#define BIT_SET_R_WMAC_MASK_LA_MAC_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_MASK_LA_MAC_8822B(x) | \ + BIT_R_WMAC_MASK_LA_MAC_8822B(v)) + +#define BIT_SHIFT_DUMP_OK_ADDR_8822B 16 +#define BIT_MASK_DUMP_OK_ADDR_8822B 0xffff +#define BIT_DUMP_OK_ADDR_8822B(x) \ + (((x) & BIT_MASK_DUMP_OK_ADDR_8822B) << BIT_SHIFT_DUMP_OK_ADDR_8822B) +#define BITS_DUMP_OK_ADDR_8822B \ + (BIT_MASK_DUMP_OK_ADDR_8822B << BIT_SHIFT_DUMP_OK_ADDR_8822B) +#define BIT_CLEAR_DUMP_OK_ADDR_8822B(x) ((x) & (~BITS_DUMP_OK_ADDR_8822B)) +#define BIT_GET_DUMP_OK_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_DUMP_OK_ADDR_8822B) & BIT_MASK_DUMP_OK_ADDR_8822B) +#define BIT_SET_DUMP_OK_ADDR_8822B(x, v) \ + (BIT_CLEAR_DUMP_OK_ADDR_8822B(x) | BIT_DUMP_OK_ADDR_8822B(v)) + +#define BIT_SHIFT_R_TRIG_TIME_SEL_8822B 8 +#define BIT_MASK_R_TRIG_TIME_SEL_8822B 0x7f +#define BIT_R_TRIG_TIME_SEL_8822B(x) \ + (((x) & BIT_MASK_R_TRIG_TIME_SEL_8822B) \ + << BIT_SHIFT_R_TRIG_TIME_SEL_8822B) +#define BITS_R_TRIG_TIME_SEL_8822B \ + (BIT_MASK_R_TRIG_TIME_SEL_8822B << BIT_SHIFT_R_TRIG_TIME_SEL_8822B) +#define BIT_CLEAR_R_TRIG_TIME_SEL_8822B(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8822B)) +#define BIT_GET_R_TRIG_TIME_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8822B) & \ + BIT_MASK_R_TRIG_TIME_SEL_8822B) +#define BIT_SET_R_TRIG_TIME_SEL_8822B(x, v) \ + (BIT_CLEAR_R_TRIG_TIME_SEL_8822B(x) | BIT_R_TRIG_TIME_SEL_8822B(v)) + +#define BIT_SHIFT_R_MAC_TRIG_SEL_8822B 6 +#define BIT_MASK_R_MAC_TRIG_SEL_8822B 0x3 +#define BIT_R_MAC_TRIG_SEL_8822B(x) \ + (((x) & BIT_MASK_R_MAC_TRIG_SEL_8822B) \ + << BIT_SHIFT_R_MAC_TRIG_SEL_8822B) +#define BITS_R_MAC_TRIG_SEL_8822B \ + (BIT_MASK_R_MAC_TRIG_SEL_8822B << BIT_SHIFT_R_MAC_TRIG_SEL_8822B) +#define BIT_CLEAR_R_MAC_TRIG_SEL_8822B(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8822B)) +#define BIT_GET_R_MAC_TRIG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8822B) & \ + BIT_MASK_R_MAC_TRIG_SEL_8822B) +#define BIT_SET_R_MAC_TRIG_SEL_8822B(x, v) \ + (BIT_CLEAR_R_MAC_TRIG_SEL_8822B(x) | BIT_R_MAC_TRIG_SEL_8822B(v)) + +#define BIT_MAC_TRIG_REG_8822B BIT(5) + +#define BIT_SHIFT_R_LEVEL_PULSE_SEL_8822B 3 +#define BIT_MASK_R_LEVEL_PULSE_SEL_8822B 0x3 +#define BIT_R_LEVEL_PULSE_SEL_8822B(x) \ + (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8822B) \ + << BIT_SHIFT_R_LEVEL_PULSE_SEL_8822B) +#define BITS_R_LEVEL_PULSE_SEL_8822B \ + (BIT_MASK_R_LEVEL_PULSE_SEL_8822B << BIT_SHIFT_R_LEVEL_PULSE_SEL_8822B) +#define BIT_CLEAR_R_LEVEL_PULSE_SEL_8822B(x) \ + ((x) & (~BITS_R_LEVEL_PULSE_SEL_8822B)) +#define BIT_GET_R_LEVEL_PULSE_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8822B) & \ + BIT_MASK_R_LEVEL_PULSE_SEL_8822B) +#define BIT_SET_R_LEVEL_PULSE_SEL_8822B(x, v) \ + (BIT_CLEAR_R_LEVEL_PULSE_SEL_8822B(x) | BIT_R_LEVEL_PULSE_SEL_8822B(v)) + +#define BIT_EN_LA_MAC_8822B BIT(2) +#define BIT_R_EN_IQDUMP_8822B BIT(1) +#define BIT_R_IQDATA_DUMP_8822B BIT(0) + +/* 2 REG_WMAC_FTM_CTL_8822B */ +#define BIT_RXFTM_TXACK_SC_8822B BIT(6) +#define BIT_RXFTM_TXACK_BW_8822B BIT(5) +#define BIT_RXFTM_EN_8822B BIT(3) +#define BIT_RXFTMREQ_BYDRV_8822B BIT(2) +#define BIT_RXFTMREQ_EN_8822B BIT(1) +#define BIT_FTM_EN_8822B BIT(0) + +/* 2 REG_WMAC_IQ_MDPK_FUNC_8822B */ + +/* 2 REG_WMAC_OPTION_FUNCTION_8822B */ + +#define BIT_SHIFT_R_WMAC_RX_FIL_LEN_8822B (64 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_RX_FIL_LEN_8822B 0xffff +#define BIT_R_WMAC_RX_FIL_LEN_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_8822B) \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_8822B) +#define BITS_R_WMAC_RX_FIL_LEN_8822B \ + (BIT_MASK_R_WMAC_RX_FIL_LEN_8822B << BIT_SHIFT_R_WMAC_RX_FIL_LEN_8822B) +#define BIT_CLEAR_R_WMAC_RX_FIL_LEN_8822B(x) \ + ((x) & (~BITS_R_WMAC_RX_FIL_LEN_8822B)) +#define BIT_GET_R_WMAC_RX_FIL_LEN_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_8822B) & \ + BIT_MASK_R_WMAC_RX_FIL_LEN_8822B) +#define BIT_SET_R_WMAC_RX_FIL_LEN_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_RX_FIL_LEN_8822B(x) | BIT_R_WMAC_RX_FIL_LEN_8822B(v)) + +#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_8822B (56 & CPU_OPT_WIDTH) +#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_8822B 0xff +#define BIT_R_WMAC_RXFIFO_FULL_TH_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_8822B) \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_8822B) +#define BITS_R_WMAC_RXFIFO_FULL_TH_8822B \ + (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_8822B \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_8822B) +#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_8822B(x) \ + ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_8822B)) +#define BIT_GET_R_WMAC_RXFIFO_FULL_TH_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_8822B) & \ + BIT_MASK_R_WMAC_RXFIFO_FULL_TH_8822B) +#define BIT_SET_R_WMAC_RXFIFO_FULL_TH_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_8822B(x) | \ + BIT_R_WMAC_RXFIFO_FULL_TH_8822B(v)) + +#define BIT_R_WMAC_RX_SYNCFIFO_SYNC_8822B BIT(55) +#define BIT_R_WMAC_RXRST_DLY_8822B BIT(54) +#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_8822B BIT(53) +#define BIT_R_WMAC_SRCH_TXRPT_UA1_8822B BIT(52) +#define BIT_R_WMAC_SRCH_TXRPT_TYPE_8822B BIT(51) +#define BIT_R_WMAC_NDP_RST_8822B BIT(50) +#define BIT_R_WMAC_POWINT_EN_8822B BIT(49) +#define BIT_R_WMAC_SRCH_TXRPT_PERPKT_8822B BIT(48) +#define BIT_R_WMAC_SRCH_TXRPT_MID_8822B BIT(47) +#define BIT_R_WMAC_PFIN_TOEN_8822B BIT(46) +#define BIT_R_WMAC_FIL_SECERR_8822B BIT(45) +#define BIT_R_WMAC_FIL_CTLPKTLEN_8822B BIT(44) +#define BIT_R_WMAC_FIL_FCTYPE_8822B BIT(43) +#define BIT_R_WMAC_FIL_FCPROVER_8822B BIT(42) +#define BIT_R_WMAC_PHYSTS_SNIF_8822B BIT(41) +#define BIT_R_WMAC_PHYSTS_PLCP_8822B BIT(40) +#define BIT_R_MAC_TCR_VBONF_RD_8822B BIT(39) +#define BIT_R_WMAC_TCR_MPAR_NDP_8822B BIT(38) +#define BIT_R_WMAC_NDP_FILTER_8822B BIT(37) +#define BIT_R_WMAC_RXLEN_SEL_8822B BIT(36) +#define BIT_R_WMAC_RXLEN_SEL1_8822B BIT(35) +#define BIT_R_OFDM_FILTER_8822B BIT(34) +#define BIT_R_WMAC_CHK_OFDM_LEN_8822B BIT(33) +#define BIT_R_WMAC_CHK_CCK_LEN_8822B BIT(32) + +#define BIT_SHIFT_R_OFDM_LEN_8822B 26 +#define BIT_MASK_R_OFDM_LEN_8822B 0x3f +#define BIT_R_OFDM_LEN_8822B(x) \ + (((x) & BIT_MASK_R_OFDM_LEN_8822B) << BIT_SHIFT_R_OFDM_LEN_8822B) +#define BITS_R_OFDM_LEN_8822B \ + (BIT_MASK_R_OFDM_LEN_8822B << BIT_SHIFT_R_OFDM_LEN_8822B) +#define BIT_CLEAR_R_OFDM_LEN_8822B(x) ((x) & (~BITS_R_OFDM_LEN_8822B)) +#define BIT_GET_R_OFDM_LEN_8822B(x) \ + (((x) >> BIT_SHIFT_R_OFDM_LEN_8822B) & BIT_MASK_R_OFDM_LEN_8822B) +#define BIT_SET_R_OFDM_LEN_8822B(x, v) \ + (BIT_CLEAR_R_OFDM_LEN_8822B(x) | BIT_R_OFDM_LEN_8822B(v)) + +#define BIT_SHIFT_R_CCK_LEN_8822B 0 +#define BIT_MASK_R_CCK_LEN_8822B 0xffff +#define BIT_R_CCK_LEN_8822B(x) \ + (((x) & BIT_MASK_R_CCK_LEN_8822B) << BIT_SHIFT_R_CCK_LEN_8822B) +#define BITS_R_CCK_LEN_8822B \ + (BIT_MASK_R_CCK_LEN_8822B << BIT_SHIFT_R_CCK_LEN_8822B) +#define BIT_CLEAR_R_CCK_LEN_8822B(x) ((x) & (~BITS_R_CCK_LEN_8822B)) +#define BIT_GET_R_CCK_LEN_8822B(x) \ + (((x) >> BIT_SHIFT_R_CCK_LEN_8822B) & BIT_MASK_R_CCK_LEN_8822B) +#define BIT_SET_R_CCK_LEN_8822B(x, v) \ + (BIT_CLEAR_R_CCK_LEN_8822B(x) | BIT_R_CCK_LEN_8822B(v)) + +/* 2 REG_RX_FILTER_FUNCTION_8822B */ +#define BIT_R_WMAC_MHRDDY_LATCH_8822B BIT(14) +#define BIT_R_WMAC_MHRDDY_CLR_8822B BIT(13) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8822B BIT(12) +#define BIT_WMAC_DIS_VHT_PLCP_CHK_MU_8822B BIT(11) +#define BIT_R_CHK_DELIMIT_LEN_8822B BIT(10) +#define BIT_R_REAPTER_ADDR_MATCH_8822B BIT(9) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8822B BIT(8) +#define BIT_R_LATCH_MACHRDY_8822B BIT(7) +#define BIT_R_WMAC_RXFIL_REND_8822B BIT(6) +#define BIT_R_WMAC_MPDURDY_CLR_8822B BIT(5) +#define BIT_R_WMAC_CLRRXSEC_8822B BIT(4) +#define BIT_R_WMAC_RXFIL_RDEL_8822B BIT(3) +#define BIT_R_WMAC_RXFIL_FCSE_8822B BIT(2) +#define BIT_R_WMAC_RXFIL_MESH_DEL_8822B BIT(1) +#define BIT_R_WMAC_RXFIL_MASKM_8822B BIT(0) + +/* 2 REG_NDP_SIG_8822B */ + +#define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822B 0 +#define BIT_MASK_R_WMAC_TXNDP_SIGB_8822B 0x1fffff +#define BIT_R_WMAC_TXNDP_SIGB_8822B(x) \ + (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8822B) \ + << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822B) +#define BITS_R_WMAC_TXNDP_SIGB_8822B \ + (BIT_MASK_R_WMAC_TXNDP_SIGB_8822B << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822B) +#define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8822B(x) \ + ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8822B)) +#define BIT_GET_R_WMAC_TXNDP_SIGB_8822B(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822B) & \ + BIT_MASK_R_WMAC_TXNDP_SIGB_8822B) +#define BIT_SET_R_WMAC_TXNDP_SIGB_8822B(x, v) \ + (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8822B(x) | BIT_R_WMAC_TXNDP_SIGB_8822B(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_8822B */ + +#define BIT_SHIFT_R_MAC_DEBUG_8822B (32 & CPU_OPT_WIDTH) +#define BIT_MASK_R_MAC_DEBUG_8822B 0xffffffffL +#define BIT_R_MAC_DEBUG_8822B(x) \ + (((x) & BIT_MASK_R_MAC_DEBUG_8822B) << BIT_SHIFT_R_MAC_DEBUG_8822B) +#define BITS_R_MAC_DEBUG_8822B \ + (BIT_MASK_R_MAC_DEBUG_8822B << BIT_SHIFT_R_MAC_DEBUG_8822B) +#define BIT_CLEAR_R_MAC_DEBUG_8822B(x) ((x) & (~BITS_R_MAC_DEBUG_8822B)) +#define BIT_GET_R_MAC_DEBUG_8822B(x) \ + (((x) >> BIT_SHIFT_R_MAC_DEBUG_8822B) & BIT_MASK_R_MAC_DEBUG_8822B) +#define BIT_SET_R_MAC_DEBUG_8822B(x, v) \ + (BIT_CLEAR_R_MAC_DEBUG_8822B(x) | BIT_R_MAC_DEBUG_8822B(v)) + +#define BIT_SHIFT_R_MAC_DBG_SHIFT_8822B 8 +#define BIT_MASK_R_MAC_DBG_SHIFT_8822B 0x7 +#define BIT_R_MAC_DBG_SHIFT_8822B(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SHIFT_8822B) \ + << BIT_SHIFT_R_MAC_DBG_SHIFT_8822B) +#define BITS_R_MAC_DBG_SHIFT_8822B \ + (BIT_MASK_R_MAC_DBG_SHIFT_8822B << BIT_SHIFT_R_MAC_DBG_SHIFT_8822B) +#define BIT_CLEAR_R_MAC_DBG_SHIFT_8822B(x) ((x) & (~BITS_R_MAC_DBG_SHIFT_8822B)) +#define BIT_GET_R_MAC_DBG_SHIFT_8822B(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT_8822B) & \ + BIT_MASK_R_MAC_DBG_SHIFT_8822B) +#define BIT_SET_R_MAC_DBG_SHIFT_8822B(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SHIFT_8822B(x) | BIT_R_MAC_DBG_SHIFT_8822B(v)) + +#define BIT_SHIFT_R_MAC_DBG_SEL_8822B 0 +#define BIT_MASK_R_MAC_DBG_SEL_8822B 0x3 +#define BIT_R_MAC_DBG_SEL_8822B(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SEL_8822B) << BIT_SHIFT_R_MAC_DBG_SEL_8822B) +#define BITS_R_MAC_DBG_SEL_8822B \ + (BIT_MASK_R_MAC_DBG_SEL_8822B << BIT_SHIFT_R_MAC_DBG_SEL_8822B) +#define BIT_CLEAR_R_MAC_DBG_SEL_8822B(x) ((x) & (~BITS_R_MAC_DBG_SEL_8822B)) +#define BIT_GET_R_MAC_DBG_SEL_8822B(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SEL_8822B) & BIT_MASK_R_MAC_DBG_SEL_8822B) +#define BIT_SET_R_MAC_DBG_SEL_8822B(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SEL_8822B(x) | BIT_R_MAC_DBG_SEL_8822B(v)) + +/* 2 REG_RTS_ADDRESS_0_8822B */ + +/* 2 REG_RTS_ADDRESS_1_8822B */ + +/* 2 REG_RPFM_MAP1_8822B */ +#define BIT_DATA_RPFM15EN_8822B BIT(15) +#define BIT_DATA_RPFM14EN_8822B BIT(14) +#define BIT_DATA_RPFM13EN_8822B BIT(13) +#define BIT_DATA_RPFM12EN_8822B BIT(12) +#define BIT_DATA_RPFM11EN_8822B BIT(11) +#define BIT_DATA_RPFM10EN_8822B BIT(10) +#define BIT_DATA_RPFM9EN_8822B BIT(9) +#define BIT_DATA_RPFM8EN_8822B BIT(8) +#define BIT_DATA_RPFM7EN_8822B BIT(7) +#define BIT_DATA_RPFM6EN_8822B BIT(6) +#define BIT_DATA_RPFM5EN_8822B BIT(5) +#define BIT_DATA_RPFM4EN_8822B BIT(4) +#define BIT_DATA_RPFM3EN_8822B BIT(3) +#define BIT_DATA_RPFM2EN_8822B BIT(2) +#define BIT_DATA_RPFM1EN_8822B BIT(1) +#define BIT_DATA_RPFM0EN_8822B BIT(0) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8822B */ +#define BIT_LTECOEX_ACCESS_START_V1_8822B BIT(31) +#define BIT_LTECOEX_WRITE_MODE_V1_8822B BIT(30) +#define BIT_LTECOEX_READY_BIT_V1_8822B BIT(29) + +#define BIT_SHIFT_WRITE_BYTE_EN_V1_8822B 16 +#define BIT_MASK_WRITE_BYTE_EN_V1_8822B 0xf +#define BIT_WRITE_BYTE_EN_V1_8822B(x) \ + (((x) & BIT_MASK_WRITE_BYTE_EN_V1_8822B) \ + << BIT_SHIFT_WRITE_BYTE_EN_V1_8822B) +#define BITS_WRITE_BYTE_EN_V1_8822B \ + (BIT_MASK_WRITE_BYTE_EN_V1_8822B << BIT_SHIFT_WRITE_BYTE_EN_V1_8822B) +#define BIT_CLEAR_WRITE_BYTE_EN_V1_8822B(x) \ + ((x) & (~BITS_WRITE_BYTE_EN_V1_8822B)) +#define BIT_GET_WRITE_BYTE_EN_V1_8822B(x) \ + (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1_8822B) & \ + BIT_MASK_WRITE_BYTE_EN_V1_8822B) +#define BIT_SET_WRITE_BYTE_EN_V1_8822B(x, v) \ + (BIT_CLEAR_WRITE_BYTE_EN_V1_8822B(x) | BIT_WRITE_BYTE_EN_V1_8822B(v)) + +#define BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822B 0 +#define BIT_MASK_LTECOEX_REG_ADDR_V1_8822B 0xffff +#define BIT_LTECOEX_REG_ADDR_V1_8822B(x) \ + (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1_8822B) \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822B) +#define BITS_LTECOEX_REG_ADDR_V1_8822B \ + (BIT_MASK_LTECOEX_REG_ADDR_V1_8822B \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822B) +#define BIT_CLEAR_LTECOEX_REG_ADDR_V1_8822B(x) \ + ((x) & (~BITS_LTECOEX_REG_ADDR_V1_8822B)) +#define BIT_GET_LTECOEX_REG_ADDR_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822B) & \ + BIT_MASK_LTECOEX_REG_ADDR_V1_8822B) +#define BIT_SET_LTECOEX_REG_ADDR_V1_8822B(x, v) \ + (BIT_CLEAR_LTECOEX_REG_ADDR_V1_8822B(x) | \ + BIT_LTECOEX_REG_ADDR_V1_8822B(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8822B */ + +#define BIT_SHIFT_LTECOEX_W_DATA_V1_8822B 0 +#define BIT_MASK_LTECOEX_W_DATA_V1_8822B 0xffffffffL +#define BIT_LTECOEX_W_DATA_V1_8822B(x) \ + (((x) & BIT_MASK_LTECOEX_W_DATA_V1_8822B) \ + << BIT_SHIFT_LTECOEX_W_DATA_V1_8822B) +#define BITS_LTECOEX_W_DATA_V1_8822B \ + (BIT_MASK_LTECOEX_W_DATA_V1_8822B << BIT_SHIFT_LTECOEX_W_DATA_V1_8822B) +#define BIT_CLEAR_LTECOEX_W_DATA_V1_8822B(x) \ + ((x) & (~BITS_LTECOEX_W_DATA_V1_8822B)) +#define BIT_GET_LTECOEX_W_DATA_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1_8822B) & \ + BIT_MASK_LTECOEX_W_DATA_V1_8822B) +#define BIT_SET_LTECOEX_W_DATA_V1_8822B(x, v) \ + (BIT_CLEAR_LTECOEX_W_DATA_V1_8822B(x) | BIT_LTECOEX_W_DATA_V1_8822B(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8822B */ + +#define BIT_SHIFT_LTECOEX_R_DATA_V1_8822B 0 +#define BIT_MASK_LTECOEX_R_DATA_V1_8822B 0xffffffffL +#define BIT_LTECOEX_R_DATA_V1_8822B(x) \ + (((x) & BIT_MASK_LTECOEX_R_DATA_V1_8822B) \ + << BIT_SHIFT_LTECOEX_R_DATA_V1_8822B) +#define BITS_LTECOEX_R_DATA_V1_8822B \ + (BIT_MASK_LTECOEX_R_DATA_V1_8822B << BIT_SHIFT_LTECOEX_R_DATA_V1_8822B) +#define BIT_CLEAR_LTECOEX_R_DATA_V1_8822B(x) \ + ((x) & (~BITS_LTECOEX_R_DATA_V1_8822B)) +#define BIT_GET_LTECOEX_R_DATA_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1_8822B) & \ + BIT_MASK_LTECOEX_R_DATA_V1_8822B) +#define BIT_SET_LTECOEX_R_DATA_V1_8822B(x, v) \ + (BIT_CLEAR_LTECOEX_R_DATA_V1_8822B(x) | BIT_LTECOEX_R_DATA_V1_8822B(v)) + +/* 2 REG_NOT_VALID_8822B */ + +/* 2 REG_SDIO_TX_CTRL_8822B */ + +#define BIT_SHIFT_SDIO_INT_TIMEOUT_8822B 16 +#define BIT_MASK_SDIO_INT_TIMEOUT_8822B 0xffff +#define BIT_SDIO_INT_TIMEOUT_8822B(x) \ + (((x) & BIT_MASK_SDIO_INT_TIMEOUT_8822B) \ + << BIT_SHIFT_SDIO_INT_TIMEOUT_8822B) +#define BITS_SDIO_INT_TIMEOUT_8822B \ + (BIT_MASK_SDIO_INT_TIMEOUT_8822B << BIT_SHIFT_SDIO_INT_TIMEOUT_8822B) +#define BIT_CLEAR_SDIO_INT_TIMEOUT_8822B(x) \ + ((x) & (~BITS_SDIO_INT_TIMEOUT_8822B)) +#define BIT_GET_SDIO_INT_TIMEOUT_8822B(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT_8822B) & \ + BIT_MASK_SDIO_INT_TIMEOUT_8822B) +#define BIT_SET_SDIO_INT_TIMEOUT_8822B(x, v) \ + (BIT_CLEAR_SDIO_INT_TIMEOUT_8822B(x) | BIT_SDIO_INT_TIMEOUT_8822B(v)) + +#define BIT_IO_ERR_STATUS_8822B BIT(15) +#define BIT_REPLY_ERRCRC_IN_DATA_8822B BIT(9) +#define BIT_EN_CMD53_OVERLAP_8822B BIT(8) +#define BIT_REPLY_ERR_IN_R5_8822B BIT(7) +#define BIT_R18A_EN_8822B BIT(6) +#define BIT_SDIO_CMD_FORCE_VLD_8822B BIT(5) +#define BIT_INIT_CMD_EN_8822B BIT(4) +#define BIT_EN_RXDMA_MASK_INT_8822B BIT(2) +#define BIT_EN_MASK_TIMER_8822B BIT(1) +#define BIT_CMD_ERR_STOP_INT_EN_8822B BIT(0) + +/* 2 REG_SDIO_HIMR_8822B */ +#define BIT_SDIO_CRCERR_MSK_8822B BIT(31) +#define BIT_SDIO_HSISR3_IND_MSK_8822B BIT(30) +#define BIT_SDIO_HSISR2_IND_MSK_8822B BIT(29) +#define BIT_SDIO_HEISR_IND_MSK_8822B BIT(28) +#define BIT_SDIO_CTWEND_MSK_8822B BIT(27) +#define BIT_SDIO_ATIMEND_E_MSK_8822B BIT(26) +#define BIT_SDIIO_ATIMEND_MSK_8822B BIT(25) +#define BIT_SDIO_OCPINT_MSK_8822B BIT(24) +#define BIT_SDIO_PSTIMEOUT_MSK_8822B BIT(23) +#define BIT_SDIO_GTINT4_MSK_8822B BIT(22) +#define BIT_SDIO_GTINT3_MSK_8822B BIT(21) +#define BIT_SDIO_HSISR_IND_MSK_8822B BIT(20) +#define BIT_SDIO_CPWM2_MSK_8822B BIT(19) +#define BIT_SDIO_CPWM1_MSK_8822B BIT(18) +#define BIT_SDIO_C2HCMD_INT_MSK_8822B BIT(17) +#define BIT_SDIO_BCNERLY_INT_MSK_8822B BIT(16) +#define BIT_SDIO_TXBCNERR_MSK_8822B BIT(7) +#define BIT_SDIO_TXBCNOK_MSK_8822B BIT(6) +#define BIT_SDIO_RXFOVW_MSK_8822B BIT(5) +#define BIT_SDIO_TXFOVW_MSK_8822B BIT(4) +#define BIT_SDIO_RXERR_MSK_8822B BIT(3) +#define BIT_SDIO_TXERR_MSK_8822B BIT(2) +#define BIT_SDIO_AVAL_MSK_8822B BIT(1) +#define BIT_RX_REQUEST_MSK_8822B BIT(0) + +/* 2 REG_SDIO_HISR_8822B */ +#define BIT_SDIO_CRCERR_8822B BIT(31) +#define BIT_SDIO_HSISR3_IND_8822B BIT(30) +#define BIT_SDIO_HSISR2_IND_8822B BIT(29) +#define BIT_SDIO_HEISR_IND_8822B BIT(28) +#define BIT_SDIO_CTWEND_8822B BIT(27) +#define BIT_SDIO_ATIMEND_E_8822B BIT(26) +#define BIT_SDIO_ATIMEND_8822B BIT(25) +#define BIT_SDIO_OCPINT_8822B BIT(24) +#define BIT_SDIO_PSTIMEOUT_8822B BIT(23) +#define BIT_SDIO_GTINT4_8822B BIT(22) +#define BIT_SDIO_GTINT3_8822B BIT(21) +#define BIT_SDIO_HSISR_IND_8822B BIT(20) +#define BIT_SDIO_CPWM2_8822B BIT(19) +#define BIT_SDIO_CPWM1_8822B BIT(18) +#define BIT_SDIO_C2HCMD_INT_8822B BIT(17) +#define BIT_SDIO_BCNERLY_INT_8822B BIT(16) +#define BIT_SDIO_TXBCNERR_8822B BIT(7) +#define BIT_SDIO_TXBCNOK_8822B BIT(6) +#define BIT_SDIO_RXFOVW_8822B BIT(5) +#define BIT_SDIO_TXFOVW_8822B BIT(4) +#define BIT_SDIO_RXERR_8822B BIT(3) +#define BIT_SDIO_TXERR_8822B BIT(2) +#define BIT_SDIO_AVAL_8822B BIT(1) +#define BIT_RX_REQUEST_8822B BIT(0) + +/* 2 REG_SDIO_RX_REQ_LEN_8822B */ + +#define BIT_SHIFT_RX_REQ_LEN_V1_8822B 0 +#define BIT_MASK_RX_REQ_LEN_V1_8822B 0x3ffff +#define BIT_RX_REQ_LEN_V1_8822B(x) \ + (((x) & BIT_MASK_RX_REQ_LEN_V1_8822B) << BIT_SHIFT_RX_REQ_LEN_V1_8822B) +#define BITS_RX_REQ_LEN_V1_8822B \ + (BIT_MASK_RX_REQ_LEN_V1_8822B << BIT_SHIFT_RX_REQ_LEN_V1_8822B) +#define BIT_CLEAR_RX_REQ_LEN_V1_8822B(x) ((x) & (~BITS_RX_REQ_LEN_V1_8822B)) +#define BIT_GET_RX_REQ_LEN_V1_8822B(x) \ + (((x) >> BIT_SHIFT_RX_REQ_LEN_V1_8822B) & BIT_MASK_RX_REQ_LEN_V1_8822B) +#define BIT_SET_RX_REQ_LEN_V1_8822B(x, v) \ + (BIT_CLEAR_RX_REQ_LEN_V1_8822B(x) | BIT_RX_REQ_LEN_V1_8822B(v)) + +/* 2 REG_SDIO_FREE_TXPG_SEQ_V1_8822B */ + +#define BIT_SHIFT_FREE_TXPG_SEQ_8822B 0 +#define BIT_MASK_FREE_TXPG_SEQ_8822B 0xff +#define BIT_FREE_TXPG_SEQ_8822B(x) \ + (((x) & BIT_MASK_FREE_TXPG_SEQ_8822B) << BIT_SHIFT_FREE_TXPG_SEQ_8822B) +#define BITS_FREE_TXPG_SEQ_8822B \ + (BIT_MASK_FREE_TXPG_SEQ_8822B << BIT_SHIFT_FREE_TXPG_SEQ_8822B) +#define BIT_CLEAR_FREE_TXPG_SEQ_8822B(x) ((x) & (~BITS_FREE_TXPG_SEQ_8822B)) +#define BIT_GET_FREE_TXPG_SEQ_8822B(x) \ + (((x) >> BIT_SHIFT_FREE_TXPG_SEQ_8822B) & BIT_MASK_FREE_TXPG_SEQ_8822B) +#define BIT_SET_FREE_TXPG_SEQ_8822B(x, v) \ + (BIT_CLEAR_FREE_TXPG_SEQ_8822B(x) | BIT_FREE_TXPG_SEQ_8822B(v)) + +/* 2 REG_SDIO_FREE_TXPG_8822B */ + +#define BIT_SHIFT_MID_FREEPG_V1_8822B 16 +#define BIT_MASK_MID_FREEPG_V1_8822B 0xfff +#define BIT_MID_FREEPG_V1_8822B(x) \ + (((x) & BIT_MASK_MID_FREEPG_V1_8822B) << BIT_SHIFT_MID_FREEPG_V1_8822B) +#define BITS_MID_FREEPG_V1_8822B \ + (BIT_MASK_MID_FREEPG_V1_8822B << BIT_SHIFT_MID_FREEPG_V1_8822B) +#define BIT_CLEAR_MID_FREEPG_V1_8822B(x) ((x) & (~BITS_MID_FREEPG_V1_8822B)) +#define BIT_GET_MID_FREEPG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_MID_FREEPG_V1_8822B) & BIT_MASK_MID_FREEPG_V1_8822B) +#define BIT_SET_MID_FREEPG_V1_8822B(x, v) \ + (BIT_CLEAR_MID_FREEPG_V1_8822B(x) | BIT_MID_FREEPG_V1_8822B(v)) + +#define BIT_SHIFT_HIQ_FREEPG_V1_8822B 0 +#define BIT_MASK_HIQ_FREEPG_V1_8822B 0xfff +#define BIT_HIQ_FREEPG_V1_8822B(x) \ + (((x) & BIT_MASK_HIQ_FREEPG_V1_8822B) << BIT_SHIFT_HIQ_FREEPG_V1_8822B) +#define BITS_HIQ_FREEPG_V1_8822B \ + (BIT_MASK_HIQ_FREEPG_V1_8822B << BIT_SHIFT_HIQ_FREEPG_V1_8822B) +#define BIT_CLEAR_HIQ_FREEPG_V1_8822B(x) ((x) & (~BITS_HIQ_FREEPG_V1_8822B)) +#define BIT_GET_HIQ_FREEPG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_HIQ_FREEPG_V1_8822B) & BIT_MASK_HIQ_FREEPG_V1_8822B) +#define BIT_SET_HIQ_FREEPG_V1_8822B(x, v) \ + (BIT_CLEAR_HIQ_FREEPG_V1_8822B(x) | BIT_HIQ_FREEPG_V1_8822B(v)) + +/* 2 REG_SDIO_FREE_TXPG2_8822B */ + +#define BIT_SHIFT_PUB_FREEPG_V1_8822B 16 +#define BIT_MASK_PUB_FREEPG_V1_8822B 0xfff +#define BIT_PUB_FREEPG_V1_8822B(x) \ + (((x) & BIT_MASK_PUB_FREEPG_V1_8822B) << BIT_SHIFT_PUB_FREEPG_V1_8822B) +#define BITS_PUB_FREEPG_V1_8822B \ + (BIT_MASK_PUB_FREEPG_V1_8822B << BIT_SHIFT_PUB_FREEPG_V1_8822B) +#define BIT_CLEAR_PUB_FREEPG_V1_8822B(x) ((x) & (~BITS_PUB_FREEPG_V1_8822B)) +#define BIT_GET_PUB_FREEPG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_PUB_FREEPG_V1_8822B) & BIT_MASK_PUB_FREEPG_V1_8822B) +#define BIT_SET_PUB_FREEPG_V1_8822B(x, v) \ + (BIT_CLEAR_PUB_FREEPG_V1_8822B(x) | BIT_PUB_FREEPG_V1_8822B(v)) + +#define BIT_SHIFT_LOW_FREEPG_V1_8822B 0 +#define BIT_MASK_LOW_FREEPG_V1_8822B 0xfff +#define BIT_LOW_FREEPG_V1_8822B(x) \ + (((x) & BIT_MASK_LOW_FREEPG_V1_8822B) << BIT_SHIFT_LOW_FREEPG_V1_8822B) +#define BITS_LOW_FREEPG_V1_8822B \ + (BIT_MASK_LOW_FREEPG_V1_8822B << BIT_SHIFT_LOW_FREEPG_V1_8822B) +#define BIT_CLEAR_LOW_FREEPG_V1_8822B(x) ((x) & (~BITS_LOW_FREEPG_V1_8822B)) +#define BIT_GET_LOW_FREEPG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_LOW_FREEPG_V1_8822B) & BIT_MASK_LOW_FREEPG_V1_8822B) +#define BIT_SET_LOW_FREEPG_V1_8822B(x, v) \ + (BIT_CLEAR_LOW_FREEPG_V1_8822B(x) | BIT_LOW_FREEPG_V1_8822B(v)) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1_8822B */ + +#define BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822B 24 +#define BIT_MASK_NOAC_OQT_FREEPG_V1_8822B 0xff +#define BIT_NOAC_OQT_FREEPG_V1_8822B(x) \ + (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1_8822B) \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822B) +#define BITS_NOAC_OQT_FREEPG_V1_8822B \ + (BIT_MASK_NOAC_OQT_FREEPG_V1_8822B \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822B) +#define BIT_CLEAR_NOAC_OQT_FREEPG_V1_8822B(x) \ + ((x) & (~BITS_NOAC_OQT_FREEPG_V1_8822B)) +#define BIT_GET_NOAC_OQT_FREEPG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822B) & \ + BIT_MASK_NOAC_OQT_FREEPG_V1_8822B) +#define BIT_SET_NOAC_OQT_FREEPG_V1_8822B(x, v) \ + (BIT_CLEAR_NOAC_OQT_FREEPG_V1_8822B(x) | \ + BIT_NOAC_OQT_FREEPG_V1_8822B(v)) + +#define BIT_SHIFT_AC_OQT_FREEPG_V1_8822B 16 +#define BIT_MASK_AC_OQT_FREEPG_V1_8822B 0xff +#define BIT_AC_OQT_FREEPG_V1_8822B(x) \ + (((x) & BIT_MASK_AC_OQT_FREEPG_V1_8822B) \ + << BIT_SHIFT_AC_OQT_FREEPG_V1_8822B) +#define BITS_AC_OQT_FREEPG_V1_8822B \ + (BIT_MASK_AC_OQT_FREEPG_V1_8822B << BIT_SHIFT_AC_OQT_FREEPG_V1_8822B) +#define BIT_CLEAR_AC_OQT_FREEPG_V1_8822B(x) \ + ((x) & (~BITS_AC_OQT_FREEPG_V1_8822B)) +#define BIT_GET_AC_OQT_FREEPG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1_8822B) & \ + BIT_MASK_AC_OQT_FREEPG_V1_8822B) +#define BIT_SET_AC_OQT_FREEPG_V1_8822B(x, v) \ + (BIT_CLEAR_AC_OQT_FREEPG_V1_8822B(x) | BIT_AC_OQT_FREEPG_V1_8822B(v)) + +#define BIT_SHIFT_EXQ_FREEPG_V1_8822B 0 +#define BIT_MASK_EXQ_FREEPG_V1_8822B 0xfff +#define BIT_EXQ_FREEPG_V1_8822B(x) \ + (((x) & BIT_MASK_EXQ_FREEPG_V1_8822B) << BIT_SHIFT_EXQ_FREEPG_V1_8822B) +#define BITS_EXQ_FREEPG_V1_8822B \ + (BIT_MASK_EXQ_FREEPG_V1_8822B << BIT_SHIFT_EXQ_FREEPG_V1_8822B) +#define BIT_CLEAR_EXQ_FREEPG_V1_8822B(x) ((x) & (~BITS_EXQ_FREEPG_V1_8822B)) +#define BIT_GET_EXQ_FREEPG_V1_8822B(x) \ + (((x) >> BIT_SHIFT_EXQ_FREEPG_V1_8822B) & BIT_MASK_EXQ_FREEPG_V1_8822B) +#define BIT_SET_EXQ_FREEPG_V1_8822B(x, v) \ + (BIT_CLEAR_EXQ_FREEPG_V1_8822B(x) | BIT_EXQ_FREEPG_V1_8822B(v)) + +/* 2 REG_SDIO_HTSFR_INFO_8822B */ + +#define BIT_SHIFT_HTSFR1_8822B 16 +#define BIT_MASK_HTSFR1_8822B 0xffff +#define BIT_HTSFR1_8822B(x) \ + (((x) & BIT_MASK_HTSFR1_8822B) << BIT_SHIFT_HTSFR1_8822B) +#define BITS_HTSFR1_8822B (BIT_MASK_HTSFR1_8822B << BIT_SHIFT_HTSFR1_8822B) +#define BIT_CLEAR_HTSFR1_8822B(x) ((x) & (~BITS_HTSFR1_8822B)) +#define BIT_GET_HTSFR1_8822B(x) \ + (((x) >> BIT_SHIFT_HTSFR1_8822B) & BIT_MASK_HTSFR1_8822B) +#define BIT_SET_HTSFR1_8822B(x, v) \ + (BIT_CLEAR_HTSFR1_8822B(x) | BIT_HTSFR1_8822B(v)) + +#define BIT_SHIFT_HTSFR0_8822B 0 +#define BIT_MASK_HTSFR0_8822B 0xffff +#define BIT_HTSFR0_8822B(x) \ + (((x) & BIT_MASK_HTSFR0_8822B) << BIT_SHIFT_HTSFR0_8822B) +#define BITS_HTSFR0_8822B (BIT_MASK_HTSFR0_8822B << BIT_SHIFT_HTSFR0_8822B) +#define BIT_CLEAR_HTSFR0_8822B(x) ((x) & (~BITS_HTSFR0_8822B)) +#define BIT_GET_HTSFR0_8822B(x) \ + (((x) >> BIT_SHIFT_HTSFR0_8822B) & BIT_MASK_HTSFR0_8822B) +#define BIT_SET_HTSFR0_8822B(x, v) \ + (BIT_CLEAR_HTSFR0_8822B(x) | BIT_HTSFR0_8822B(v)) + +/* 2 REG_SDIO_HCPWM1_V2_8822B */ +#define BIT_TOGGLE_8822B BIT(7) +#define BIT_CUR_PS_8822B BIT(0) + +/* 2 REG_SDIO_HCPWM2_V2_8822B */ + +/* 2 REG_SDIO_INDIRECT_REG_CFG_8822B */ +#define BIT_INDIRECT_REG_RDY_8822B BIT(20) +#define BIT_INDIRECT_REG_R_8822B BIT(19) +#define BIT_INDIRECT_REG_W_8822B BIT(18) + +#define BIT_SHIFT_INDIRECT_REG_SIZE_8822B 16 +#define BIT_MASK_INDIRECT_REG_SIZE_8822B 0x3 +#define BIT_INDIRECT_REG_SIZE_8822B(x) \ + (((x) & BIT_MASK_INDIRECT_REG_SIZE_8822B) \ + << BIT_SHIFT_INDIRECT_REG_SIZE_8822B) +#define BITS_INDIRECT_REG_SIZE_8822B \ + (BIT_MASK_INDIRECT_REG_SIZE_8822B << BIT_SHIFT_INDIRECT_REG_SIZE_8822B) +#define BIT_CLEAR_INDIRECT_REG_SIZE_8822B(x) \ + ((x) & (~BITS_INDIRECT_REG_SIZE_8822B)) +#define BIT_GET_INDIRECT_REG_SIZE_8822B(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE_8822B) & \ + BIT_MASK_INDIRECT_REG_SIZE_8822B) +#define BIT_SET_INDIRECT_REG_SIZE_8822B(x, v) \ + (BIT_CLEAR_INDIRECT_REG_SIZE_8822B(x) | BIT_INDIRECT_REG_SIZE_8822B(v)) + +#define BIT_SHIFT_INDIRECT_REG_ADDR_8822B 0 +#define BIT_MASK_INDIRECT_REG_ADDR_8822B 0xffff +#define BIT_INDIRECT_REG_ADDR_8822B(x) \ + (((x) & BIT_MASK_INDIRECT_REG_ADDR_8822B) \ + << BIT_SHIFT_INDIRECT_REG_ADDR_8822B) +#define BITS_INDIRECT_REG_ADDR_8822B \ + (BIT_MASK_INDIRECT_REG_ADDR_8822B << BIT_SHIFT_INDIRECT_REG_ADDR_8822B) +#define BIT_CLEAR_INDIRECT_REG_ADDR_8822B(x) \ + ((x) & (~BITS_INDIRECT_REG_ADDR_8822B)) +#define BIT_GET_INDIRECT_REG_ADDR_8822B(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR_8822B) & \ + BIT_MASK_INDIRECT_REG_ADDR_8822B) +#define BIT_SET_INDIRECT_REG_ADDR_8822B(x, v) \ + (BIT_CLEAR_INDIRECT_REG_ADDR_8822B(x) | BIT_INDIRECT_REG_ADDR_8822B(v)) + +/* 2 REG_SDIO_INDIRECT_REG_DATA_8822B */ + +#define BIT_SHIFT_INDIRECT_REG_DATA_8822B 0 +#define BIT_MASK_INDIRECT_REG_DATA_8822B 0xffffffffL +#define BIT_INDIRECT_REG_DATA_8822B(x) \ + (((x) & BIT_MASK_INDIRECT_REG_DATA_8822B) \ + << BIT_SHIFT_INDIRECT_REG_DATA_8822B) +#define BITS_INDIRECT_REG_DATA_8822B \ + (BIT_MASK_INDIRECT_REG_DATA_8822B << BIT_SHIFT_INDIRECT_REG_DATA_8822B) +#define BIT_CLEAR_INDIRECT_REG_DATA_8822B(x) \ + ((x) & (~BITS_INDIRECT_REG_DATA_8822B)) +#define BIT_GET_INDIRECT_REG_DATA_8822B(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_DATA_8822B) & \ + BIT_MASK_INDIRECT_REG_DATA_8822B) +#define BIT_SET_INDIRECT_REG_DATA_8822B(x, v) \ + (BIT_CLEAR_INDIRECT_REG_DATA_8822B(x) | BIT_INDIRECT_REG_DATA_8822B(v)) + +/* 2 REG_SDIO_H2C_8822B */ + +#define BIT_SHIFT_SDIO_H2C_MSG_8822B 0 +#define BIT_MASK_SDIO_H2C_MSG_8822B 0xffffffffL +#define BIT_SDIO_H2C_MSG_8822B(x) \ + (((x) & BIT_MASK_SDIO_H2C_MSG_8822B) << BIT_SHIFT_SDIO_H2C_MSG_8822B) +#define BITS_SDIO_H2C_MSG_8822B \ + (BIT_MASK_SDIO_H2C_MSG_8822B << BIT_SHIFT_SDIO_H2C_MSG_8822B) +#define BIT_CLEAR_SDIO_H2C_MSG_8822B(x) ((x) & (~BITS_SDIO_H2C_MSG_8822B)) +#define BIT_GET_SDIO_H2C_MSG_8822B(x) \ + (((x) >> BIT_SHIFT_SDIO_H2C_MSG_8822B) & BIT_MASK_SDIO_H2C_MSG_8822B) +#define BIT_SET_SDIO_H2C_MSG_8822B(x, v) \ + (BIT_CLEAR_SDIO_H2C_MSG_8822B(x) | BIT_SDIO_H2C_MSG_8822B(v)) + +/* 2 REG_SDIO_C2H_8822B */ + +#define BIT_SHIFT_SDIO_C2H_MSG_8822B 0 +#define BIT_MASK_SDIO_C2H_MSG_8822B 0xffffffffL +#define BIT_SDIO_C2H_MSG_8822B(x) \ + (((x) & BIT_MASK_SDIO_C2H_MSG_8822B) << BIT_SHIFT_SDIO_C2H_MSG_8822B) +#define BITS_SDIO_C2H_MSG_8822B \ + (BIT_MASK_SDIO_C2H_MSG_8822B << BIT_SHIFT_SDIO_C2H_MSG_8822B) +#define BIT_CLEAR_SDIO_C2H_MSG_8822B(x) ((x) & (~BITS_SDIO_C2H_MSG_8822B)) +#define BIT_GET_SDIO_C2H_MSG_8822B(x) \ + (((x) >> BIT_SHIFT_SDIO_C2H_MSG_8822B) & BIT_MASK_SDIO_C2H_MSG_8822B) +#define BIT_SET_SDIO_C2H_MSG_8822B(x, v) \ + (BIT_CLEAR_SDIO_C2H_MSG_8822B(x) | BIT_SDIO_C2H_MSG_8822B(v)) + +/* 2 REG_SDIO_HRPWM1_8822B */ +#define BIT_TOGGLE_8822B BIT(7) +#define BIT_ACK_8822B BIT(6) +#define BIT_REQ_PS_8822B BIT(0) + +/* 2 REG_SDIO_HRPWM2_8822B */ + +/* 2 REG_SDIO_HPS_CLKR_8822B */ + +/* 2 REG_SDIO_BUS_CTRL_8822B */ +#define BIT_PAD_CLK_XHGE_EN_8822B BIT(3) +#define BIT_INTER_CLK_EN_8822B BIT(2) +#define BIT_EN_RPT_TXCRC_8822B BIT(1) +#define BIT_DIS_RXDMA_STS_8822B BIT(0) + +/* 2 REG_SDIO_HSUS_CTRL_8822B */ +#define BIT_INTR_CTRL_8822B BIT(4) +#define BIT_SDIO_VOLTAGE_8822B BIT(3) +#define BIT_BYPASS_INIT_8822B BIT(2) +#define BIT_HCI_RESUME_RDY_8822B BIT(1) +#define BIT_HCI_SUS_REQ_8822B BIT(0) + +/* 2 REG_SDIO_RESPONSE_TIMER_8822B */ + +#define BIT_SHIFT_CMDIN_2RESP_TIMER_8822B 0 +#define BIT_MASK_CMDIN_2RESP_TIMER_8822B 0xffff +#define BIT_CMDIN_2RESP_TIMER_8822B(x) \ + (((x) & BIT_MASK_CMDIN_2RESP_TIMER_8822B) \ + << BIT_SHIFT_CMDIN_2RESP_TIMER_8822B) +#define BITS_CMDIN_2RESP_TIMER_8822B \ + (BIT_MASK_CMDIN_2RESP_TIMER_8822B << BIT_SHIFT_CMDIN_2RESP_TIMER_8822B) +#define BIT_CLEAR_CMDIN_2RESP_TIMER_8822B(x) \ + ((x) & (~BITS_CMDIN_2RESP_TIMER_8822B)) +#define BIT_GET_CMDIN_2RESP_TIMER_8822B(x) \ + (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER_8822B) & \ + BIT_MASK_CMDIN_2RESP_TIMER_8822B) +#define BIT_SET_CMDIN_2RESP_TIMER_8822B(x, v) \ + (BIT_CLEAR_CMDIN_2RESP_TIMER_8822B(x) | BIT_CMDIN_2RESP_TIMER_8822B(v)) + +/* 2 REG_SDIO_CMD_CRC_8822B */ + +#define BIT_SHIFT_SDIO_CMD_CRC_V1_8822B 0 +#define BIT_MASK_SDIO_CMD_CRC_V1_8822B 0xff +#define BIT_SDIO_CMD_CRC_V1_8822B(x) \ + (((x) & BIT_MASK_SDIO_CMD_CRC_V1_8822B) \ + << BIT_SHIFT_SDIO_CMD_CRC_V1_8822B) +#define BITS_SDIO_CMD_CRC_V1_8822B \ + (BIT_MASK_SDIO_CMD_CRC_V1_8822B << BIT_SHIFT_SDIO_CMD_CRC_V1_8822B) +#define BIT_CLEAR_SDIO_CMD_CRC_V1_8822B(x) ((x) & (~BITS_SDIO_CMD_CRC_V1_8822B)) +#define BIT_GET_SDIO_CMD_CRC_V1_8822B(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1_8822B) & \ + BIT_MASK_SDIO_CMD_CRC_V1_8822B) +#define BIT_SET_SDIO_CMD_CRC_V1_8822B(x, v) \ + (BIT_CLEAR_SDIO_CMD_CRC_V1_8822B(x) | BIT_SDIO_CMD_CRC_V1_8822B(v)) + +/* 2 REG_SDIO_HSISR_8822B */ +#define BIT_DRV_WLAN_INT_CLR_8822B BIT(1) +#define BIT_DRV_WLAN_INT_8822B BIT(0) + +/* 2 REG_SDIO_ERR_RPT_8822B */ +#define BIT_HR_FF_OVF_8822B BIT(6) +#define BIT_HR_FF_UDN_8822B BIT(5) +#define BIT_TXDMA_BUSY_ERR_8822B BIT(4) +#define BIT_TXDMA_VLD_ERR_8822B BIT(3) +#define BIT_QSEL_UNKNOWN_ERR_8822B BIT(2) +#define BIT_QSEL_MIS_ERR_8822B BIT(1) +#define BIT_SDIO_OVERRD_ERR_8822B BIT(0) + +/* 2 REG_SDIO_CMD_ERRCNT_8822B */ + +#define BIT_SHIFT_CMD_CRC_ERR_CNT_8822B 0 +#define BIT_MASK_CMD_CRC_ERR_CNT_8822B 0xff +#define BIT_CMD_CRC_ERR_CNT_8822B(x) \ + (((x) & BIT_MASK_CMD_CRC_ERR_CNT_8822B) \ + << BIT_SHIFT_CMD_CRC_ERR_CNT_8822B) +#define BITS_CMD_CRC_ERR_CNT_8822B \ + (BIT_MASK_CMD_CRC_ERR_CNT_8822B << BIT_SHIFT_CMD_CRC_ERR_CNT_8822B) +#define BIT_CLEAR_CMD_CRC_ERR_CNT_8822B(x) ((x) & (~BITS_CMD_CRC_ERR_CNT_8822B)) +#define BIT_GET_CMD_CRC_ERR_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT_8822B) & \ + BIT_MASK_CMD_CRC_ERR_CNT_8822B) +#define BIT_SET_CMD_CRC_ERR_CNT_8822B(x, v) \ + (BIT_CLEAR_CMD_CRC_ERR_CNT_8822B(x) | BIT_CMD_CRC_ERR_CNT_8822B(v)) + +/* 2 REG_SDIO_DATA_ERRCNT_8822B */ + +#define BIT_SHIFT_DATA_CRC_ERR_CNT_8822B 0 +#define BIT_MASK_DATA_CRC_ERR_CNT_8822B 0xff +#define BIT_DATA_CRC_ERR_CNT_8822B(x) \ + (((x) & BIT_MASK_DATA_CRC_ERR_CNT_8822B) \ + << BIT_SHIFT_DATA_CRC_ERR_CNT_8822B) +#define BITS_DATA_CRC_ERR_CNT_8822B \ + (BIT_MASK_DATA_CRC_ERR_CNT_8822B << BIT_SHIFT_DATA_CRC_ERR_CNT_8822B) +#define BIT_CLEAR_DATA_CRC_ERR_CNT_8822B(x) \ + ((x) & (~BITS_DATA_CRC_ERR_CNT_8822B)) +#define BIT_GET_DATA_CRC_ERR_CNT_8822B(x) \ + (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT_8822B) & \ + BIT_MASK_DATA_CRC_ERR_CNT_8822B) +#define BIT_SET_DATA_CRC_ERR_CNT_8822B(x, v) \ + (BIT_CLEAR_DATA_CRC_ERR_CNT_8822B(x) | BIT_DATA_CRC_ERR_CNT_8822B(v)) + +/* 2 REG_SDIO_CMD_ERR_CONTENT_8822B */ + +#define BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822B 0 +#define BIT_MASK_SDIO_CMD_ERR_CONTENT_8822B 0xffffffffffL +#define BIT_SDIO_CMD_ERR_CONTENT_8822B(x) \ + (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT_8822B) \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822B) +#define BITS_SDIO_CMD_ERR_CONTENT_8822B \ + (BIT_MASK_SDIO_CMD_ERR_CONTENT_8822B \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822B) +#define BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8822B(x) \ + ((x) & (~BITS_SDIO_CMD_ERR_CONTENT_8822B)) +#define BIT_GET_SDIO_CMD_ERR_CONTENT_8822B(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822B) & \ + BIT_MASK_SDIO_CMD_ERR_CONTENT_8822B) +#define BIT_SET_SDIO_CMD_ERR_CONTENT_8822B(x, v) \ + (BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8822B(x) | \ + BIT_SDIO_CMD_ERR_CONTENT_8822B(v)) + +/* 2 REG_SDIO_CRC_ERR_IDX_8822B */ +#define BIT_D3_CRC_ERR_8822B BIT(4) +#define BIT_D2_CRC_ERR_8822B BIT(3) +#define BIT_D1_CRC_ERR_8822B BIT(2) +#define BIT_D0_CRC_ERR_8822B BIT(1) +#define BIT_CMD_CRC_ERR_8822B BIT(0) + +/* 2 REG_SDIO_DATA_CRC_8822B */ + +#define BIT_SHIFT_SDIO_DATA_CRC_8822B 0 +#define BIT_MASK_SDIO_DATA_CRC_8822B 0xffff +#define BIT_SDIO_DATA_CRC_8822B(x) \ + (((x) & BIT_MASK_SDIO_DATA_CRC_8822B) << BIT_SHIFT_SDIO_DATA_CRC_8822B) +#define BITS_SDIO_DATA_CRC_8822B \ + (BIT_MASK_SDIO_DATA_CRC_8822B << BIT_SHIFT_SDIO_DATA_CRC_8822B) +#define BIT_CLEAR_SDIO_DATA_CRC_8822B(x) ((x) & (~BITS_SDIO_DATA_CRC_8822B)) +#define BIT_GET_SDIO_DATA_CRC_8822B(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_CRC_8822B) & BIT_MASK_SDIO_DATA_CRC_8822B) +#define BIT_SET_SDIO_DATA_CRC_8822B(x, v) \ + (BIT_CLEAR_SDIO_DATA_CRC_8822B(x) | BIT_SDIO_DATA_CRC_8822B(v)) + +/* 2 REG_SDIO_DATA_REPLY_TIME_8822B */ + +#define BIT_SHIFT_SDIO_DATA_REPLY_TIME_8822B 0 +#define BIT_MASK_SDIO_DATA_REPLY_TIME_8822B 0x7 +#define BIT_SDIO_DATA_REPLY_TIME_8822B(x) \ + (((x) & BIT_MASK_SDIO_DATA_REPLY_TIME_8822B) \ + << BIT_SHIFT_SDIO_DATA_REPLY_TIME_8822B) +#define BITS_SDIO_DATA_REPLY_TIME_8822B \ + (BIT_MASK_SDIO_DATA_REPLY_TIME_8822B \ + << BIT_SHIFT_SDIO_DATA_REPLY_TIME_8822B) +#define BIT_CLEAR_SDIO_DATA_REPLY_TIME_8822B(x) \ + ((x) & (~BITS_SDIO_DATA_REPLY_TIME_8822B)) +#define BIT_GET_SDIO_DATA_REPLY_TIME_8822B(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_REPLY_TIME_8822B) & \ + BIT_MASK_SDIO_DATA_REPLY_TIME_8822B) +#define BIT_SET_SDIO_DATA_REPLY_TIME_8822B(x, v) \ + (BIT_CLEAR_SDIO_DATA_REPLY_TIME_8822B(x) | \ + BIT_SDIO_DATA_REPLY_TIME_8822B(v)) + +#endif diff --git a/hal/halmac/halmac_bit_8822c.h b/hal/halmac/halmac_bit_8822c.h new file mode 100644 index 0000000..38a2a3d --- /dev/null +++ b/hal/halmac/halmac_bit_8822c.h @@ -0,0 +1,21873 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_BIT_8822C_H +#define __INC_HALMAC_BIT_8822C_H + +#define CPU_OPT_WIDTH 0x1F + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_SYS_ISO_CTRL_8822C */ +#define BIT_PWC_EV12V_8822C BIT(15) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_PA33V_EN_8822C BIT(13) +#define BIT_PA12V_EN_8822C BIT(12) +#define BIT_UA33V_EN_8822C BIT(11) +#define BIT_UA12V_EN_8822C BIT(10) +#define BIT_ISO_RFDIO_8822C BIT(9) +#define BIT_ISO_EB2CORE_8822C BIT(8) +#define BIT_ISO_DIOE_8822C BIT(7) +#define BIT_ISO_WLPON2PP_8822C BIT(6) +#define BIT_ISO_IP2MAC_WA2PP_8822C BIT(5) +#define BIT_ISO_PD2CORE_8822C BIT(4) +#define BIT_ISO_PA2PCIE_8822C BIT(3) +#define BIT_ISO_UD2CORE_8822C BIT(2) +#define BIT_ISO_UA2USB_8822C BIT(1) +#define BIT_ISO_WD2PP_8822C BIT(0) + +/* 2 REG_SYS_FUNC_EN_8822C */ +#define BIT_FEN_MREGEN_8822C BIT(15) +#define BIT_FEN_HWPDN_8822C BIT(14) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_FEN_ELDR_8822C BIT(12) +#define BIT_FEN_DCORE_8822C BIT(11) +#define BIT_FEN_CPUEN_8822C BIT(10) +#define BIT_FEN_DIOE_8822C BIT(9) +#define BIT_FEN_PCIED_8822C BIT(8) +#define BIT_FEN_PPLL_8822C BIT(7) +#define BIT_FEN_PCIEA_8822C BIT(6) +#define BIT_FEN_DIO_PCIE_8822C BIT(5) +#define BIT_FEN_USBD_8822C BIT(4) +#define BIT_FEN_UPLL_8822C BIT(3) +#define BIT_FEN_USBA_8822C BIT(2) +#define BIT_FEN_BB_GLB_RSTN_8822C BIT(1) +#define BIT_FEN_BBRSTB_8822C BIT(0) + +/* 2 REG_SYS_PW_CTRL_8822C */ +#define BIT_SOP_EABM_8822C BIT(31) +#define BIT_SOP_ACKF_8822C BIT(30) +#define BIT_SOP_ERCK_8822C BIT(29) +#define BIT_SOP_ESWR_8822C BIT(28) +#define BIT_SOP_PWMM_8822C BIT(27) +#define BIT_SOP_EECK_8822C BIT(26) +#define BIT_SOP_ANA_CLK_DIVISION_2_8822C BIT(25) +#define BIT_SOP_EXTL_8822C BIT(24) +#define BIT_SYM_OP_RING_12M_8822C BIT(22) +#define BIT_ROP_SWPR_8822C BIT(21) +#define BIT_DIS_HW_LPLDM_8822C BIT(20) +#define BIT_OPT_SWRST_WLMCU_8822C BIT(19) +#define BIT_RDY_SYSPWR_8822C BIT(17) +#define BIT_EN_WLON_8822C BIT(16) +#define BIT_APDM_HPDN_8822C BIT(15) +#define BIT_AFSM_PCIE_SUS_EN_8822C BIT(12) +#define BIT_AFSM_WLSUS_EN_8822C BIT(11) +#define BIT_APFM_SWLPS_8822C BIT(10) +#define BIT_APFM_OFFMAC_8822C BIT(9) +#define BIT_APFN_ONMAC_8822C BIT(8) +#define BIT_CHIP_PDN_EN_8822C BIT(7) +#define BIT_RDY_MACDIS_8822C BIT(6) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_PFM_WOWL_8822C BIT(3) +#define BIT_PFM_LDKP_8822C BIT(2) +#define BIT_WL_HCI_ALD_8822C BIT(1) +#define BIT_PFM_LDALL_8822C BIT(0) + +/* 2 REG_SYS_CLK_CTRL_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_CPU_CLK_EN_8822C BIT(14) +#define BIT_SYMREG_CLK_EN_8822C BIT(13) +#define BIT_HCI_CLK_EN_8822C BIT(12) +#define BIT_MAC_CLK_EN_8822C BIT(11) +#define BIT_SEC_CLK_EN_8822C BIT(10) +#define BIT_PHY_SSC_RSTB_8822C BIT(9) +#define BIT_EXT_32K_EN_8822C BIT(8) +#define BIT_WL_CLK_TEST_8822C BIT(7) +#define BIT_OP_SPS_PWM_EN_8822C BIT(6) +#define BIT_LOADER_CLK_EN_8822C BIT(5) +#define BIT_MACSLP_8822C BIT(4) +#define BIT_WAKEPAD_EN_8822C BIT(3) +#define BIT_ROMD16V_EN_8822C BIT(2) +#define BIT_ANA_CLK_DIVISION_2_8822C BIT(1) +#define BIT_CNTD16V_EN_8822C BIT(0) + +/* 2 REG_SYS_EEPROM_CTRL_8822C */ + +#define BIT_SHIFT_VPDIDX_8822C 8 +#define BIT_MASK_VPDIDX_8822C 0xff +#define BIT_VPDIDX_8822C(x) \ + (((x) & BIT_MASK_VPDIDX_8822C) << BIT_SHIFT_VPDIDX_8822C) +#define BITS_VPDIDX_8822C (BIT_MASK_VPDIDX_8822C << BIT_SHIFT_VPDIDX_8822C) +#define BIT_CLEAR_VPDIDX_8822C(x) ((x) & (~BITS_VPDIDX_8822C)) +#define BIT_GET_VPDIDX_8822C(x) \ + (((x) >> BIT_SHIFT_VPDIDX_8822C) & BIT_MASK_VPDIDX_8822C) +#define BIT_SET_VPDIDX_8822C(x, v) \ + (BIT_CLEAR_VPDIDX_8822C(x) | BIT_VPDIDX_8822C(v)) + +#define BIT_SHIFT_EEM1_0_8822C 6 +#define BIT_MASK_EEM1_0_8822C 0x3 +#define BIT_EEM1_0_8822C(x) \ + (((x) & BIT_MASK_EEM1_0_8822C) << BIT_SHIFT_EEM1_0_8822C) +#define BITS_EEM1_0_8822C (BIT_MASK_EEM1_0_8822C << BIT_SHIFT_EEM1_0_8822C) +#define BIT_CLEAR_EEM1_0_8822C(x) ((x) & (~BITS_EEM1_0_8822C)) +#define BIT_GET_EEM1_0_8822C(x) \ + (((x) >> BIT_SHIFT_EEM1_0_8822C) & BIT_MASK_EEM1_0_8822C) +#define BIT_SET_EEM1_0_8822C(x, v) \ + (BIT_CLEAR_EEM1_0_8822C(x) | BIT_EEM1_0_8822C(v)) + +#define BIT_AUTOLOAD_SUS_8822C BIT(5) +#define BIT_EERPOMSEL_8822C BIT(4) +#define BIT_EECS_V1_8822C BIT(3) +#define BIT_EESK_V1_8822C BIT(2) +#define BIT_EEDI_V1_8822C BIT(1) +#define BIT_EEDO_V1_8822C BIT(0) + +/* 2 REG_EE_VPD_8822C */ + +#define BIT_SHIFT_VPD_DATA_8822C 0 +#define BIT_MASK_VPD_DATA_8822C 0xffffffffL +#define BIT_VPD_DATA_8822C(x) \ + (((x) & BIT_MASK_VPD_DATA_8822C) << BIT_SHIFT_VPD_DATA_8822C) +#define BITS_VPD_DATA_8822C \ + (BIT_MASK_VPD_DATA_8822C << BIT_SHIFT_VPD_DATA_8822C) +#define BIT_CLEAR_VPD_DATA_8822C(x) ((x) & (~BITS_VPD_DATA_8822C)) +#define BIT_GET_VPD_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_VPD_DATA_8822C) & BIT_MASK_VPD_DATA_8822C) +#define BIT_SET_VPD_DATA_8822C(x, v) \ + (BIT_CLEAR_VPD_DATA_8822C(x) | BIT_VPD_DATA_8822C(v)) + +/* 2 REG_SYS_SWR_CTRL1_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_R_SYM_CTRL_SPS_PWMFREQ_8822C BIT(10) +#define BIT_HW_AUTO_CTRL_EXT_SWR_8822C BIT(9) +#define BIT_USE_INTERNAL_SWR_AND_LDO_8822C BIT(8) +#define BIT_MAC_ID_EN_8822C BIT(7) +#define BIT_OPTION_DIS_XTAL_BG_8822C BIT(2) + +/* 2 REG_SYS_SWR_CTRL2_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_SW18_SEL_8822C BIT(13) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_SW18_SD_8822C BIT(10) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_SYS_SWR_CTRL3_8822C */ +#define BIT_SPS18_OCP_DIS_8822C BIT(31) + +#define BIT_SHIFT_SPS18_OCP_TH_8822C 16 +#define BIT_MASK_SPS18_OCP_TH_8822C 0x7fff +#define BIT_SPS18_OCP_TH_8822C(x) \ + (((x) & BIT_MASK_SPS18_OCP_TH_8822C) << BIT_SHIFT_SPS18_OCP_TH_8822C) +#define BITS_SPS18_OCP_TH_8822C \ + (BIT_MASK_SPS18_OCP_TH_8822C << BIT_SHIFT_SPS18_OCP_TH_8822C) +#define BIT_CLEAR_SPS18_OCP_TH_8822C(x) ((x) & (~BITS_SPS18_OCP_TH_8822C)) +#define BIT_GET_SPS18_OCP_TH_8822C(x) \ + (((x) >> BIT_SHIFT_SPS18_OCP_TH_8822C) & BIT_MASK_SPS18_OCP_TH_8822C) +#define BIT_SET_SPS18_OCP_TH_8822C(x, v) \ + (BIT_CLEAR_SPS18_OCP_TH_8822C(x) | BIT_SPS18_OCP_TH_8822C(v)) + +#define BIT_SHIFT_OCP_WINDOW_8822C 0 +#define BIT_MASK_OCP_WINDOW_8822C 0xffff +#define BIT_OCP_WINDOW_8822C(x) \ + (((x) & BIT_MASK_OCP_WINDOW_8822C) << BIT_SHIFT_OCP_WINDOW_8822C) +#define BITS_OCP_WINDOW_8822C \ + (BIT_MASK_OCP_WINDOW_8822C << BIT_SHIFT_OCP_WINDOW_8822C) +#define BIT_CLEAR_OCP_WINDOW_8822C(x) ((x) & (~BITS_OCP_WINDOW_8822C)) +#define BIT_GET_OCP_WINDOW_8822C(x) \ + (((x) >> BIT_SHIFT_OCP_WINDOW_8822C) & BIT_MASK_OCP_WINDOW_8822C) +#define BIT_SET_OCP_WINDOW_8822C(x, v) \ + (BIT_CLEAR_OCP_WINDOW_8822C(x) | BIT_OCP_WINDOW_8822C(v)) + +/* 2 REG_RSV_CTRL_8822C */ +#define BIT_HREG_DBG_8822C BIT(23) +#define BIT_WLMCUIOIF_8822C BIT(8) +#define BIT_LOCK_ALL_EN_8822C BIT(7) +#define BIT_R_DIS_PRST_8822C BIT(6) +#define BIT_WLOCK_1C_B6_8822C BIT(5) +#define BIT_WLOCK_40_8822C BIT(4) +#define BIT_WLOCK_08_8822C BIT(3) +#define BIT_WLOCK_04_8822C BIT(2) +#define BIT_WLOCK_00_8822C BIT(1) +#define BIT_WLOCK_ALL_8822C BIT(0) + +/* 2 REG_RF_CTRL_8822C */ +#define BIT_S0_RFC_WO_0_8822C BIT(7) +#define BIT_S0_RFC_WT_0_8822C BIT(6) +#define BIT_S0_RFC_RSTB_8822C BIT(1) + +/* 2 REG_AFE_LDO_CTRL_8822C */ +#define BIT_R_SYM_WLPON_EMEM1_EN_8822C BIT(31) +#define BIT_R_SYM_WLPON_EMEM0_EN_8822C BIT(30) +#define BIT_R_SYM_WLPOFF_P4EN_8822C BIT(28) +#define BIT_R_SYM_WLPOFF_P3EN_8822C BIT(27) +#define BIT_R_SYM_WLPOFF_P2EN_8822C BIT(26) +#define BIT_R_SYM_WLPOFF_P1EN_8822C BIT(25) +#define BIT_R_SYM_WLPOFF_EN_8822C BIT(24) +#define BIT_R_SYM_WLPON_P3EN_8822C BIT(21) +#define BIT_R_SYM_WLPON_P2EN_8822C BIT(20) +#define BIT_R_SYM_WLPON_P1EN_8822C BIT(19) +#define BIT_R_SYM_WLPON_EN_8822C BIT(18) +#define BIT_R_SYM_LDOV12D_STBY_8822C BIT(16) +#define BIT_R_SYM_WLBBOFF1_P4_EN_8822C BIT(9) +#define BIT_R_SYM_WLBBOFF1_P3_EN_8822C BIT(8) +#define BIT_R_SYM_WLBBOFF1_P2_EN_8822C BIT(7) +#define BIT_R_SYM_WLBBOFF1_P1_EN_8822C BIT(6) +#define BIT_R_SYM_WLBBOFF_P4_EN_8822C BIT(4) +#define BIT_R_SYM_WLBBOFF_P3_EN_8822C BIT(3) +#define BIT_R_SYM_WLBBOFF_P2_EN_8822C BIT(2) +#define BIT_R_SYM_WLBBOFF_P1_EN_8822C BIT(1) +#define BIT_R_SYM_WLBBOFF_EN_8822C BIT(0) + +/* 2 REG_AFE_CTRL1_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_MAC_CLK_SEL_8822C 20 +#define BIT_MASK_MAC_CLK_SEL_8822C 0x3 +#define BIT_MAC_CLK_SEL_8822C(x) \ + (((x) & BIT_MASK_MAC_CLK_SEL_8822C) << BIT_SHIFT_MAC_CLK_SEL_8822C) +#define BITS_MAC_CLK_SEL_8822C \ + (BIT_MASK_MAC_CLK_SEL_8822C << BIT_SHIFT_MAC_CLK_SEL_8822C) +#define BIT_CLEAR_MAC_CLK_SEL_8822C(x) ((x) & (~BITS_MAC_CLK_SEL_8822C)) +#define BIT_GET_MAC_CLK_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_MAC_CLK_SEL_8822C) & BIT_MASK_MAC_CLK_SEL_8822C) +#define BIT_SET_MAC_CLK_SEL_8822C(x, v) \ + (BIT_CLEAR_MAC_CLK_SEL_8822C(x) | BIT_MAC_CLK_SEL_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_ANAPARSW_POW_MAC_8822C */ +#define BIT_POW_LDO15_8822C BIT(2) +#define BIT_POW_SW_8822C BIT(1) +#define BIT_POW_LDO14_8822C BIT(0) + +/* 2 REG_ANAPARLDO_POW_MAC_8822C */ +#define BIT_LDOE25_POW_L_8822C BIT(0) + +/* 2 REG_ANAPAR_POW_MAC_8822C */ +#define BIT_DUMMY_V4_8822C BIT(7) +#define BIT_DUMMY_V3_8822C BIT(6) +#define BIT_DUMMY_V2_8822C BIT(5) +#define BIT_DUMMY_V1_8822C BIT(4) +#define BIT_POW_PC_LDO_PORT1_8822C BIT(3) +#define BIT_POW_PC_LDO_PORT0_8822C BIT(2) +#define BIT_POW_PLL_V1_8822C BIT(1) +#define BIT_POW_POWER_CUT_POW_LDO_8822C BIT(0) + +/* 2 REG_ANAPAR_POW_XTAL_8822C */ +#define BIT_POW_XTAL_8822C BIT(1) +#define BIT_POW_BG_8822C BIT(0) + +/* 2 REG_ANAPARLDO_MAC_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_REG_STANDBY_L_8822C BIT(19) +#define BIT_PD_REGU_L_8822C BIT(18) +#define BIT_EN_PC_BT_L_8822C BIT(17) + +#define BIT_SHIFT_REG_LDOADJ_L_8822C 13 +#define BIT_MASK_REG_LDOADJ_L_8822C 0xf +#define BIT_REG_LDOADJ_L_8822C(x) \ + (((x) & BIT_MASK_REG_LDOADJ_L_8822C) << BIT_SHIFT_REG_LDOADJ_L_8822C) +#define BITS_REG_LDOADJ_L_8822C \ + (BIT_MASK_REG_LDOADJ_L_8822C << BIT_SHIFT_REG_LDOADJ_L_8822C) +#define BIT_CLEAR_REG_LDOADJ_L_8822C(x) ((x) & (~BITS_REG_LDOADJ_L_8822C)) +#define BIT_GET_REG_LDOADJ_L_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LDOADJ_L_8822C) & BIT_MASK_REG_LDOADJ_L_8822C) +#define BIT_SET_REG_LDOADJ_L_8822C(x, v) \ + (BIT_CLEAR_REG_LDOADJ_L_8822C(x) | BIT_REG_LDOADJ_L_8822C(v)) + +#define BIT_CK12M_EN_8822C BIT(11) +#define BIT_CK12M_SEL_8822C BIT(10) +#define BIT_EN_25_L_8822C BIT(9) +#define BIT_EN_SLEEP_8822C BIT(8) + +#define BIT_SHIFT_LDOH12_V12ADJ_L_8822C 4 +#define BIT_MASK_LDOH12_V12ADJ_L_8822C 0xf +#define BIT_LDOH12_V12ADJ_L_8822C(x) \ + (((x) & BIT_MASK_LDOH12_V12ADJ_L_8822C) \ + << BIT_SHIFT_LDOH12_V12ADJ_L_8822C) +#define BITS_LDOH12_V12ADJ_L_8822C \ + (BIT_MASK_LDOH12_V12ADJ_L_8822C << BIT_SHIFT_LDOH12_V12ADJ_L_8822C) +#define BIT_CLEAR_LDOH12_V12ADJ_L_8822C(x) ((x) & (~BITS_LDOH12_V12ADJ_L_8822C)) +#define BIT_GET_LDOH12_V12ADJ_L_8822C(x) \ + (((x) >> BIT_SHIFT_LDOH12_V12ADJ_L_8822C) & \ + BIT_MASK_LDOH12_V12ADJ_L_8822C) +#define BIT_SET_LDOH12_V12ADJ_L_8822C(x, v) \ + (BIT_CLEAR_LDOH12_V12ADJ_L_8822C(x) | BIT_LDOH12_V12ADJ_L_8822C(v)) + +#define BIT_SHIFT_LDOE25_V12ADJ_L_V1_8822C 0 +#define BIT_MASK_LDOE25_V12ADJ_L_V1_8822C 0xf +#define BIT_LDOE25_V12ADJ_L_V1_8822C(x) \ + (((x) & BIT_MASK_LDOE25_V12ADJ_L_V1_8822C) \ + << BIT_SHIFT_LDOE25_V12ADJ_L_V1_8822C) +#define BITS_LDOE25_V12ADJ_L_V1_8822C \ + (BIT_MASK_LDOE25_V12ADJ_L_V1_8822C \ + << BIT_SHIFT_LDOE25_V12ADJ_L_V1_8822C) +#define BIT_CLEAR_LDOE25_V12ADJ_L_V1_8822C(x) \ + ((x) & (~BITS_LDOE25_V12ADJ_L_V1_8822C)) +#define BIT_GET_LDOE25_V12ADJ_L_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_V1_8822C) & \ + BIT_MASK_LDOE25_V12ADJ_L_V1_8822C) +#define BIT_SET_LDOE25_V12ADJ_L_V1_8822C(x, v) \ + (BIT_CLEAR_LDOE25_V12ADJ_L_V1_8822C(x) | \ + BIT_LDOE25_V12ADJ_L_V1_8822C(v)) + +/* 2 REG_EFUSE_CTRL_8822C */ +#define BIT_EF_FLAG_8822C BIT(31) + +#define BIT_SHIFT_EF_PGPD_8822C 28 +#define BIT_MASK_EF_PGPD_8822C 0x7 +#define BIT_EF_PGPD_8822C(x) \ + (((x) & BIT_MASK_EF_PGPD_8822C) << BIT_SHIFT_EF_PGPD_8822C) +#define BITS_EF_PGPD_8822C (BIT_MASK_EF_PGPD_8822C << BIT_SHIFT_EF_PGPD_8822C) +#define BIT_CLEAR_EF_PGPD_8822C(x) ((x) & (~BITS_EF_PGPD_8822C)) +#define BIT_GET_EF_PGPD_8822C(x) \ + (((x) >> BIT_SHIFT_EF_PGPD_8822C) & BIT_MASK_EF_PGPD_8822C) +#define BIT_SET_EF_PGPD_8822C(x, v) \ + (BIT_CLEAR_EF_PGPD_8822C(x) | BIT_EF_PGPD_8822C(v)) + +#define BIT_SHIFT_EF_RDT_8822C 24 +#define BIT_MASK_EF_RDT_8822C 0xf +#define BIT_EF_RDT_8822C(x) \ + (((x) & BIT_MASK_EF_RDT_8822C) << BIT_SHIFT_EF_RDT_8822C) +#define BITS_EF_RDT_8822C (BIT_MASK_EF_RDT_8822C << BIT_SHIFT_EF_RDT_8822C) +#define BIT_CLEAR_EF_RDT_8822C(x) ((x) & (~BITS_EF_RDT_8822C)) +#define BIT_GET_EF_RDT_8822C(x) \ + (((x) >> BIT_SHIFT_EF_RDT_8822C) & BIT_MASK_EF_RDT_8822C) +#define BIT_SET_EF_RDT_8822C(x, v) \ + (BIT_CLEAR_EF_RDT_8822C(x) | BIT_EF_RDT_8822C(v)) + +#define BIT_SHIFT_EF_PGTS_8822C 20 +#define BIT_MASK_EF_PGTS_8822C 0xf +#define BIT_EF_PGTS_8822C(x) \ + (((x) & BIT_MASK_EF_PGTS_8822C) << BIT_SHIFT_EF_PGTS_8822C) +#define BITS_EF_PGTS_8822C (BIT_MASK_EF_PGTS_8822C << BIT_SHIFT_EF_PGTS_8822C) +#define BIT_CLEAR_EF_PGTS_8822C(x) ((x) & (~BITS_EF_PGTS_8822C)) +#define BIT_GET_EF_PGTS_8822C(x) \ + (((x) >> BIT_SHIFT_EF_PGTS_8822C) & BIT_MASK_EF_PGTS_8822C) +#define BIT_SET_EF_PGTS_8822C(x, v) \ + (BIT_CLEAR_EF_PGTS_8822C(x) | BIT_EF_PGTS_8822C(v)) + +#define BIT_EF_PDWN_8822C BIT(19) +#define BIT_EF_ALDEN_8822C BIT(18) + +#define BIT_SHIFT_EF_ADDR_8822C 8 +#define BIT_MASK_EF_ADDR_8822C 0x3ff +#define BIT_EF_ADDR_8822C(x) \ + (((x) & BIT_MASK_EF_ADDR_8822C) << BIT_SHIFT_EF_ADDR_8822C) +#define BITS_EF_ADDR_8822C (BIT_MASK_EF_ADDR_8822C << BIT_SHIFT_EF_ADDR_8822C) +#define BIT_CLEAR_EF_ADDR_8822C(x) ((x) & (~BITS_EF_ADDR_8822C)) +#define BIT_GET_EF_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_EF_ADDR_8822C) & BIT_MASK_EF_ADDR_8822C) +#define BIT_SET_EF_ADDR_8822C(x, v) \ + (BIT_CLEAR_EF_ADDR_8822C(x) | BIT_EF_ADDR_8822C(v)) + +#define BIT_SHIFT_EF_DATA_8822C 0 +#define BIT_MASK_EF_DATA_8822C 0xff +#define BIT_EF_DATA_8822C(x) \ + (((x) & BIT_MASK_EF_DATA_8822C) << BIT_SHIFT_EF_DATA_8822C) +#define BITS_EF_DATA_8822C (BIT_MASK_EF_DATA_8822C << BIT_SHIFT_EF_DATA_8822C) +#define BIT_CLEAR_EF_DATA_8822C(x) ((x) & (~BITS_EF_DATA_8822C)) +#define BIT_GET_EF_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_EF_DATA_8822C) & BIT_MASK_EF_DATA_8822C) +#define BIT_SET_EF_DATA_8822C(x, v) \ + (BIT_CLEAR_EF_DATA_8822C(x) | BIT_EF_DATA_8822C(v)) + +/* 2 REG_LDO_EFUSE_CTRL_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_EF_CRES_SEL_8822C BIT(26) + +#define BIT_SHIFT_EF_SCAN_START_V1_8822C 16 +#define BIT_MASK_EF_SCAN_START_V1_8822C 0x3ff +#define BIT_EF_SCAN_START_V1_8822C(x) \ + (((x) & BIT_MASK_EF_SCAN_START_V1_8822C) \ + << BIT_SHIFT_EF_SCAN_START_V1_8822C) +#define BITS_EF_SCAN_START_V1_8822C \ + (BIT_MASK_EF_SCAN_START_V1_8822C << BIT_SHIFT_EF_SCAN_START_V1_8822C) +#define BIT_CLEAR_EF_SCAN_START_V1_8822C(x) \ + ((x) & (~BITS_EF_SCAN_START_V1_8822C)) +#define BIT_GET_EF_SCAN_START_V1_8822C(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_START_V1_8822C) & \ + BIT_MASK_EF_SCAN_START_V1_8822C) +#define BIT_SET_EF_SCAN_START_V1_8822C(x, v) \ + (BIT_CLEAR_EF_SCAN_START_V1_8822C(x) | BIT_EF_SCAN_START_V1_8822C(v)) + +#define BIT_SHIFT_EF_SCAN_END_8822C 12 +#define BIT_MASK_EF_SCAN_END_8822C 0xf +#define BIT_EF_SCAN_END_8822C(x) \ + (((x) & BIT_MASK_EF_SCAN_END_8822C) << BIT_SHIFT_EF_SCAN_END_8822C) +#define BITS_EF_SCAN_END_8822C \ + (BIT_MASK_EF_SCAN_END_8822C << BIT_SHIFT_EF_SCAN_END_8822C) +#define BIT_CLEAR_EF_SCAN_END_8822C(x) ((x) & (~BITS_EF_SCAN_END_8822C)) +#define BIT_GET_EF_SCAN_END_8822C(x) \ + (((x) >> BIT_SHIFT_EF_SCAN_END_8822C) & BIT_MASK_EF_SCAN_END_8822C) +#define BIT_SET_EF_SCAN_END_8822C(x, v) \ + (BIT_CLEAR_EF_SCAN_END_8822C(x) | BIT_EF_SCAN_END_8822C(v)) + +#define BIT_EF_PD_DIS_8822C BIT(11) + +#define BIT_SHIFT_EF_CELL_SEL_8822C 8 +#define BIT_MASK_EF_CELL_SEL_8822C 0x3 +#define BIT_EF_CELL_SEL_8822C(x) \ + (((x) & BIT_MASK_EF_CELL_SEL_8822C) << BIT_SHIFT_EF_CELL_SEL_8822C) +#define BITS_EF_CELL_SEL_8822C \ + (BIT_MASK_EF_CELL_SEL_8822C << BIT_SHIFT_EF_CELL_SEL_8822C) +#define BIT_CLEAR_EF_CELL_SEL_8822C(x) ((x) & (~BITS_EF_CELL_SEL_8822C)) +#define BIT_GET_EF_CELL_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_EF_CELL_SEL_8822C) & BIT_MASK_EF_CELL_SEL_8822C) +#define BIT_SET_EF_CELL_SEL_8822C(x, v) \ + (BIT_CLEAR_EF_CELL_SEL_8822C(x) | BIT_EF_CELL_SEL_8822C(v)) + +#define BIT_EF_TRPT_8822C BIT(7) + +#define BIT_SHIFT_EF_TTHD_8822C 0 +#define BIT_MASK_EF_TTHD_8822C 0x7f +#define BIT_EF_TTHD_8822C(x) \ + (((x) & BIT_MASK_EF_TTHD_8822C) << BIT_SHIFT_EF_TTHD_8822C) +#define BITS_EF_TTHD_8822C (BIT_MASK_EF_TTHD_8822C << BIT_SHIFT_EF_TTHD_8822C) +#define BIT_CLEAR_EF_TTHD_8822C(x) ((x) & (~BITS_EF_TTHD_8822C)) +#define BIT_GET_EF_TTHD_8822C(x) \ + (((x) >> BIT_SHIFT_EF_TTHD_8822C) & BIT_MASK_EF_TTHD_8822C) +#define BIT_SET_EF_TTHD_8822C(x, v) \ + (BIT_CLEAR_EF_TTHD_8822C(x) | BIT_EF_TTHD_8822C(v)) + +/* 2 REG_PWR_OPTION_CTRL_8822C */ + +#define BIT_SHIFT_DBG_SEL_V1_8822C 16 +#define BIT_MASK_DBG_SEL_V1_8822C 0xff +#define BIT_DBG_SEL_V1_8822C(x) \ + (((x) & BIT_MASK_DBG_SEL_V1_8822C) << BIT_SHIFT_DBG_SEL_V1_8822C) +#define BITS_DBG_SEL_V1_8822C \ + (BIT_MASK_DBG_SEL_V1_8822C << BIT_SHIFT_DBG_SEL_V1_8822C) +#define BIT_CLEAR_DBG_SEL_V1_8822C(x) ((x) & (~BITS_DBG_SEL_V1_8822C)) +#define BIT_GET_DBG_SEL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_V1_8822C) & BIT_MASK_DBG_SEL_V1_8822C) +#define BIT_SET_DBG_SEL_V1_8822C(x, v) \ + (BIT_CLEAR_DBG_SEL_V1_8822C(x) | BIT_DBG_SEL_V1_8822C(v)) + +#define BIT_SHIFT_DBG_SEL_BYTE_8822C 14 +#define BIT_MASK_DBG_SEL_BYTE_8822C 0x3 +#define BIT_DBG_SEL_BYTE_8822C(x) \ + (((x) & BIT_MASK_DBG_SEL_BYTE_8822C) << BIT_SHIFT_DBG_SEL_BYTE_8822C) +#define BITS_DBG_SEL_BYTE_8822C \ + (BIT_MASK_DBG_SEL_BYTE_8822C << BIT_SHIFT_DBG_SEL_BYTE_8822C) +#define BIT_CLEAR_DBG_SEL_BYTE_8822C(x) ((x) & (~BITS_DBG_SEL_BYTE_8822C)) +#define BIT_GET_DBG_SEL_BYTE_8822C(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_BYTE_8822C) & BIT_MASK_DBG_SEL_BYTE_8822C) +#define BIT_SET_DBG_SEL_BYTE_8822C(x, v) \ + (BIT_CLEAR_DBG_SEL_BYTE_8822C(x) | BIT_DBG_SEL_BYTE_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_SYSON_DBG_PAD_E2_8822C BIT(11) +#define BIT_SYSON_LED_PAD_E2_8822C BIT(10) +#define BIT_SYSON_GPEE_PAD_E2_8822C BIT(9) +#define BIT_SYSON_PCI_PAD_E2_8822C BIT(8) +#define BIT_AUTO_SW_LDO_VOL_EN_8822C BIT(7) + +#define BIT_SHIFT_SYSON_SPS0WWV_WT_8822C 4 +#define BIT_MASK_SYSON_SPS0WWV_WT_8822C 0x3 +#define BIT_SYSON_SPS0WWV_WT_8822C(x) \ + (((x) & BIT_MASK_SYSON_SPS0WWV_WT_8822C) \ + << BIT_SHIFT_SYSON_SPS0WWV_WT_8822C) +#define BITS_SYSON_SPS0WWV_WT_8822C \ + (BIT_MASK_SYSON_SPS0WWV_WT_8822C << BIT_SHIFT_SYSON_SPS0WWV_WT_8822C) +#define BIT_CLEAR_SYSON_SPS0WWV_WT_8822C(x) \ + ((x) & (~BITS_SYSON_SPS0WWV_WT_8822C)) +#define BIT_GET_SYSON_SPS0WWV_WT_8822C(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT_8822C) & \ + BIT_MASK_SYSON_SPS0WWV_WT_8822C) +#define BIT_SET_SYSON_SPS0WWV_WT_8822C(x, v) \ + (BIT_CLEAR_SYSON_SPS0WWV_WT_8822C(x) | BIT_SYSON_SPS0WWV_WT_8822C(v)) + +#define BIT_SHIFT_SYSON_SPS0LDO_WT_8822C 2 +#define BIT_MASK_SYSON_SPS0LDO_WT_8822C 0x3 +#define BIT_SYSON_SPS0LDO_WT_8822C(x) \ + (((x) & BIT_MASK_SYSON_SPS0LDO_WT_8822C) \ + << BIT_SHIFT_SYSON_SPS0LDO_WT_8822C) +#define BITS_SYSON_SPS0LDO_WT_8822C \ + (BIT_MASK_SYSON_SPS0LDO_WT_8822C << BIT_SHIFT_SYSON_SPS0LDO_WT_8822C) +#define BIT_CLEAR_SYSON_SPS0LDO_WT_8822C(x) \ + ((x) & (~BITS_SYSON_SPS0LDO_WT_8822C)) +#define BIT_GET_SYSON_SPS0LDO_WT_8822C(x) \ + (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT_8822C) & \ + BIT_MASK_SYSON_SPS0LDO_WT_8822C) +#define BIT_SET_SYSON_SPS0LDO_WT_8822C(x, v) \ + (BIT_CLEAR_SYSON_SPS0LDO_WT_8822C(x) | BIT_SYSON_SPS0LDO_WT_8822C(v)) + +#define BIT_SHIFT_SYSON_RCLK_SCALE_8822C 0 +#define BIT_MASK_SYSON_RCLK_SCALE_8822C 0x3 +#define BIT_SYSON_RCLK_SCALE_8822C(x) \ + (((x) & BIT_MASK_SYSON_RCLK_SCALE_8822C) \ + << BIT_SHIFT_SYSON_RCLK_SCALE_8822C) +#define BITS_SYSON_RCLK_SCALE_8822C \ + (BIT_MASK_SYSON_RCLK_SCALE_8822C << BIT_SHIFT_SYSON_RCLK_SCALE_8822C) +#define BIT_CLEAR_SYSON_RCLK_SCALE_8822C(x) \ + ((x) & (~BITS_SYSON_RCLK_SCALE_8822C)) +#define BIT_GET_SYSON_RCLK_SCALE_8822C(x) \ + (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE_8822C) & \ + BIT_MASK_SYSON_RCLK_SCALE_8822C) +#define BIT_SET_SYSON_RCLK_SCALE_8822C(x, v) \ + (BIT_CLEAR_SYSON_RCLK_SCALE_8822C(x) | BIT_SYSON_RCLK_SCALE_8822C(v)) + +/* 2 REG_CAL_TIMER_8822C */ + +#define BIT_SHIFT_MATCH_CNT_8822C 8 +#define BIT_MASK_MATCH_CNT_8822C 0xff +#define BIT_MATCH_CNT_8822C(x) \ + (((x) & BIT_MASK_MATCH_CNT_8822C) << BIT_SHIFT_MATCH_CNT_8822C) +#define BITS_MATCH_CNT_8822C \ + (BIT_MASK_MATCH_CNT_8822C << BIT_SHIFT_MATCH_CNT_8822C) +#define BIT_CLEAR_MATCH_CNT_8822C(x) ((x) & (~BITS_MATCH_CNT_8822C)) +#define BIT_GET_MATCH_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8822C) & BIT_MASK_MATCH_CNT_8822C) +#define BIT_SET_MATCH_CNT_8822C(x, v) \ + (BIT_CLEAR_MATCH_CNT_8822C(x) | BIT_MATCH_CNT_8822C(v)) + +#define BIT_SHIFT_CAL_SCAL_8822C 0 +#define BIT_MASK_CAL_SCAL_8822C 0xff +#define BIT_CAL_SCAL_8822C(x) \ + (((x) & BIT_MASK_CAL_SCAL_8822C) << BIT_SHIFT_CAL_SCAL_8822C) +#define BITS_CAL_SCAL_8822C \ + (BIT_MASK_CAL_SCAL_8822C << BIT_SHIFT_CAL_SCAL_8822C) +#define BIT_CLEAR_CAL_SCAL_8822C(x) ((x) & (~BITS_CAL_SCAL_8822C)) +#define BIT_GET_CAL_SCAL_8822C(x) \ + (((x) >> BIT_SHIFT_CAL_SCAL_8822C) & BIT_MASK_CAL_SCAL_8822C) +#define BIT_SET_CAL_SCAL_8822C(x, v) \ + (BIT_CLEAR_CAL_SCAL_8822C(x) | BIT_CAL_SCAL_8822C(v)) + +/* 2 REG_ACLK_MON_8822C */ + +#define BIT_SHIFT_RCLK_MON_8822C 5 +#define BIT_MASK_RCLK_MON_8822C 0x7ff +#define BIT_RCLK_MON_8822C(x) \ + (((x) & BIT_MASK_RCLK_MON_8822C) << BIT_SHIFT_RCLK_MON_8822C) +#define BITS_RCLK_MON_8822C \ + (BIT_MASK_RCLK_MON_8822C << BIT_SHIFT_RCLK_MON_8822C) +#define BIT_CLEAR_RCLK_MON_8822C(x) ((x) & (~BITS_RCLK_MON_8822C)) +#define BIT_GET_RCLK_MON_8822C(x) \ + (((x) >> BIT_SHIFT_RCLK_MON_8822C) & BIT_MASK_RCLK_MON_8822C) +#define BIT_SET_RCLK_MON_8822C(x, v) \ + (BIT_CLEAR_RCLK_MON_8822C(x) | BIT_RCLK_MON_8822C(v)) + +#define BIT_CAL_EN_8822C BIT(4) + +#define BIT_SHIFT_DPSTU_8822C 2 +#define BIT_MASK_DPSTU_8822C 0x3 +#define BIT_DPSTU_8822C(x) \ + (((x) & BIT_MASK_DPSTU_8822C) << BIT_SHIFT_DPSTU_8822C) +#define BITS_DPSTU_8822C (BIT_MASK_DPSTU_8822C << BIT_SHIFT_DPSTU_8822C) +#define BIT_CLEAR_DPSTU_8822C(x) ((x) & (~BITS_DPSTU_8822C)) +#define BIT_GET_DPSTU_8822C(x) \ + (((x) >> BIT_SHIFT_DPSTU_8822C) & BIT_MASK_DPSTU_8822C) +#define BIT_SET_DPSTU_8822C(x, v) \ + (BIT_CLEAR_DPSTU_8822C(x) | BIT_DPSTU_8822C(v)) + +#define BIT_SUS_16X_8822C BIT(1) + +/* 2 REG_GPIO_MUXCFG_2_8822C */ +#define BIT_SOUT_GPIO8_8822C BIT(7) +#define BIT_SOUT_GPIO5_8822C BIT(6) +#define BIT_RFE_CTRL_5_GPIO14_V1_8822C BIT(5) +#define BIT_RFE_CTRL_10_GPIO13_V1_8822C BIT(4) +#define BIT_RFE_CTRL_11_GPIO4_V1_8822C BIT(3) +#define BIT_RFE_CTRL_5_GPIO14_8822C BIT(2) +#define BIT_RFE_CTRL_10_GPIO13_8822C BIT(1) +#define BIT_RFE_CTRL_11_GPIO4_8822C BIT(0) + +/* 2 REG_GPIO_MUXCFG_8822C */ +#define BIT_RFE_CTRL_3_GPIO12_8822C BIT(31) +#define BIT_BT_RFE_CTRL_5_GPIO12_8822C BIT(30) +#define BIT_S0_TRSW_GPIO12_8822C BIT(29) +#define BIT_RFE_CTRL_9_GPIO13_8822C BIT(28) +#define BIT_RFE_CTRL_9_GPIO12_8822C BIT(27) +#define BIT_RFE_CTRL_8_GPIO4_8822C BIT(26) +#define BIT_BT_RFE_CTRL_1_GPIO13_8822C BIT(25) +#define BIT_BT_RFE_CTRL_1_GPIO12_8822C BIT(24) +#define BIT_BT_RFE_CTRL_0_GPIO4_8822C BIT(23) +#define BIT_ANTSW_GPIO13_8822C BIT(22) +#define BIT_ANTSW_GPIO12_8822C BIT(21) +#define BIT_ANTSWB_GPIO4_8822C BIT(20) +#define BIT_FSPI_EN_8822C BIT(19) +#define BIT_WL_RTS_EXT_32K_SEL_8822C BIT(18) +#define BIT_WLBT_DPDT_SEL_EN_8822C BIT(17) +#define BIT_WLBT_LNAON_SEL_EN_8822C BIT(16) +#define BIT_SIC_LBK_8822C BIT(15) +#define BIT_ENHTP_8822C BIT(14) +#define BIT_BT_AOD_GPIO3_8822C BIT(13) +#define BIT_ENSIC_8822C BIT(12) +#define BIT_SIC_SWRST_8822C BIT(11) +#define BIT_PO_WIFI_PTA_PINS_8822C BIT(10) +#define BIT_PO_BT_PTA_PINS_8822C BIT(9) +#define BIT_ENUART_8822C BIT(8) + +#define BIT_SHIFT_BTMODE_8822C 6 +#define BIT_MASK_BTMODE_8822C 0x3 +#define BIT_BTMODE_8822C(x) \ + (((x) & BIT_MASK_BTMODE_8822C) << BIT_SHIFT_BTMODE_8822C) +#define BITS_BTMODE_8822C (BIT_MASK_BTMODE_8822C << BIT_SHIFT_BTMODE_8822C) +#define BIT_CLEAR_BTMODE_8822C(x) ((x) & (~BITS_BTMODE_8822C)) +#define BIT_GET_BTMODE_8822C(x) \ + (((x) >> BIT_SHIFT_BTMODE_8822C) & BIT_MASK_BTMODE_8822C) +#define BIT_SET_BTMODE_8822C(x, v) \ + (BIT_CLEAR_BTMODE_8822C(x) | BIT_BTMODE_8822C(v)) + +#define BIT_ENBT_8822C BIT(5) +#define BIT_EROM_EN_8822C BIT(4) +#define BIT_WLRFE_6_7_EN_8822C BIT(3) +#define BIT_WLRFE_4_5_EN_8822C BIT(2) + +#define BIT_SHIFT_GPIOSEL_8822C 0 +#define BIT_MASK_GPIOSEL_8822C 0x3 +#define BIT_GPIOSEL_8822C(x) \ + (((x) & BIT_MASK_GPIOSEL_8822C) << BIT_SHIFT_GPIOSEL_8822C) +#define BITS_GPIOSEL_8822C (BIT_MASK_GPIOSEL_8822C << BIT_SHIFT_GPIOSEL_8822C) +#define BIT_CLEAR_GPIOSEL_8822C(x) ((x) & (~BITS_GPIOSEL_8822C)) +#define BIT_GET_GPIOSEL_8822C(x) \ + (((x) >> BIT_SHIFT_GPIOSEL_8822C) & BIT_MASK_GPIOSEL_8822C) +#define BIT_SET_GPIOSEL_8822C(x, v) \ + (BIT_CLEAR_GPIOSEL_8822C(x) | BIT_GPIOSEL_8822C(v)) + +/* 2 REG_GPIO_PIN_CTRL_8822C */ + +#define BIT_SHIFT_GPIO_MOD_7_TO_0_8822C 24 +#define BIT_MASK_GPIO_MOD_7_TO_0_8822C 0xff +#define BIT_GPIO_MOD_7_TO_0_8822C(x) \ + (((x) & BIT_MASK_GPIO_MOD_7_TO_0_8822C) \ + << BIT_SHIFT_GPIO_MOD_7_TO_0_8822C) +#define BITS_GPIO_MOD_7_TO_0_8822C \ + (BIT_MASK_GPIO_MOD_7_TO_0_8822C << BIT_SHIFT_GPIO_MOD_7_TO_0_8822C) +#define BIT_CLEAR_GPIO_MOD_7_TO_0_8822C(x) ((x) & (~BITS_GPIO_MOD_7_TO_0_8822C)) +#define BIT_GET_GPIO_MOD_7_TO_0_8822C(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0_8822C) & \ + BIT_MASK_GPIO_MOD_7_TO_0_8822C) +#define BIT_SET_GPIO_MOD_7_TO_0_8822C(x, v) \ + (BIT_CLEAR_GPIO_MOD_7_TO_0_8822C(x) | BIT_GPIO_MOD_7_TO_0_8822C(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822C 16 +#define BIT_MASK_GPIO_IO_SEL_7_TO_0_8822C 0xff +#define BIT_GPIO_IO_SEL_7_TO_0_8822C(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0_8822C) \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822C) +#define BITS_GPIO_IO_SEL_7_TO_0_8822C \ + (BIT_MASK_GPIO_IO_SEL_7_TO_0_8822C \ + << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822C) +#define BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8822C(x) \ + ((x) & (~BITS_GPIO_IO_SEL_7_TO_0_8822C)) +#define BIT_GET_GPIO_IO_SEL_7_TO_0_8822C(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822C) & \ + BIT_MASK_GPIO_IO_SEL_7_TO_0_8822C) +#define BIT_SET_GPIO_IO_SEL_7_TO_0_8822C(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8822C(x) | \ + BIT_GPIO_IO_SEL_7_TO_0_8822C(v)) + +#define BIT_SHIFT_GPIO_OUT_7_TO_0_8822C 8 +#define BIT_MASK_GPIO_OUT_7_TO_0_8822C 0xff +#define BIT_GPIO_OUT_7_TO_0_8822C(x) \ + (((x) & BIT_MASK_GPIO_OUT_7_TO_0_8822C) \ + << BIT_SHIFT_GPIO_OUT_7_TO_0_8822C) +#define BITS_GPIO_OUT_7_TO_0_8822C \ + (BIT_MASK_GPIO_OUT_7_TO_0_8822C << BIT_SHIFT_GPIO_OUT_7_TO_0_8822C) +#define BIT_CLEAR_GPIO_OUT_7_TO_0_8822C(x) ((x) & (~BITS_GPIO_OUT_7_TO_0_8822C)) +#define BIT_GET_GPIO_OUT_7_TO_0_8822C(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0_8822C) & \ + BIT_MASK_GPIO_OUT_7_TO_0_8822C) +#define BIT_SET_GPIO_OUT_7_TO_0_8822C(x, v) \ + (BIT_CLEAR_GPIO_OUT_7_TO_0_8822C(x) | BIT_GPIO_OUT_7_TO_0_8822C(v)) + +#define BIT_SHIFT_GPIO_IN_7_TO_0_8822C 0 +#define BIT_MASK_GPIO_IN_7_TO_0_8822C 0xff +#define BIT_GPIO_IN_7_TO_0_8822C(x) \ + (((x) & BIT_MASK_GPIO_IN_7_TO_0_8822C) \ + << BIT_SHIFT_GPIO_IN_7_TO_0_8822C) +#define BITS_GPIO_IN_7_TO_0_8822C \ + (BIT_MASK_GPIO_IN_7_TO_0_8822C << BIT_SHIFT_GPIO_IN_7_TO_0_8822C) +#define BIT_CLEAR_GPIO_IN_7_TO_0_8822C(x) ((x) & (~BITS_GPIO_IN_7_TO_0_8822C)) +#define BIT_GET_GPIO_IN_7_TO_0_8822C(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0_8822C) & \ + BIT_MASK_GPIO_IN_7_TO_0_8822C) +#define BIT_SET_GPIO_IN_7_TO_0_8822C(x, v) \ + (BIT_CLEAR_GPIO_IN_7_TO_0_8822C(x) | BIT_GPIO_IN_7_TO_0_8822C(v)) + +/* 2 REG_GPIO_INTM_8822C */ + +#define BIT_SHIFT_MUXDBG_SEL_8822C 30 +#define BIT_MASK_MUXDBG_SEL_8822C 0x3 +#define BIT_MUXDBG_SEL_8822C(x) \ + (((x) & BIT_MASK_MUXDBG_SEL_8822C) << BIT_SHIFT_MUXDBG_SEL_8822C) +#define BITS_MUXDBG_SEL_8822C \ + (BIT_MASK_MUXDBG_SEL_8822C << BIT_SHIFT_MUXDBG_SEL_8822C) +#define BIT_CLEAR_MUXDBG_SEL_8822C(x) ((x) & (~BITS_MUXDBG_SEL_8822C)) +#define BIT_GET_MUXDBG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_MUXDBG_SEL_8822C) & BIT_MASK_MUXDBG_SEL_8822C) +#define BIT_SET_MUXDBG_SEL_8822C(x, v) \ + (BIT_CLEAR_MUXDBG_SEL_8822C(x) | BIT_MUXDBG_SEL_8822C(v)) + +#define BIT_EXTWOL_SEL_8822C BIT(17) +#define BIT_EXTWOL_EN_8822C BIT(16) +#define BIT_GPIOF_INT_MD_8822C BIT(15) +#define BIT_GPIOE_INT_MD_8822C BIT(14) +#define BIT_GPIOD_INT_MD_8822C BIT(13) +#define BIT_GPIOF_INT_MD_8822C BIT(15) +#define BIT_GPIOE_INT_MD_8822C BIT(14) +#define BIT_GPIOD_INT_MD_8822C BIT(13) +#define BIT_GPIOC_INT_MD_8822C BIT(12) +#define BIT_GPIOB_INT_MD_8822C BIT(11) +#define BIT_GPIOA_INT_MD_8822C BIT(10) +#define BIT_GPIO9_INT_MD_8822C BIT(9) +#define BIT_GPIO8_INT_MD_8822C BIT(8) +#define BIT_GPIO7_INT_MD_8822C BIT(7) +#define BIT_GPIO6_INT_MD_8822C BIT(6) +#define BIT_GPIO5_INT_MD_8822C BIT(5) +#define BIT_GPIO4_INT_MD_8822C BIT(4) +#define BIT_GPIO3_INT_MD_8822C BIT(3) +#define BIT_GPIO2_INT_MD_8822C BIT(2) +#define BIT_GPIO1_INT_MD_8822C BIT(1) +#define BIT_GPIO0_INT_MD_8822C BIT(0) + +/* 2 REG_LED_CFG_8822C */ +#define BIT_MAILBOX_1WIRE_GPIO_CFG_8822C BIT(31) +#define BIT_BT_RF_GPIO_CFG_8822C BIT(30) +#define BIT_BT_SDIO_INT_GPIO_CFG_8822C BIT(29) +#define BIT_MAILBOX_3WIRE_GPIO_CFG_8822C BIT(28) +#define BIT_WLBT_PAPE_SEL_EN_8822C BIT(27) +#define BIT_LNAON_SEL_EN_8822C BIT(26) +#define BIT_PAPE_SEL_EN_8822C BIT(25) +#define BIT_DPDT_WLBT_SEL_8822C BIT(24) +#define BIT_DPDT_SEL_EN_8822C BIT(23) +#define BIT_GPIO13_14_WL_CTRL_EN_8822C BIT(22) +#define BIT_LED2DIS_8822C BIT(21) +#define BIT_LED2PL_8822C BIT(20) +#define BIT_LED2SV_8822C BIT(19) + +#define BIT_SHIFT_LED2CM_8822C 16 +#define BIT_MASK_LED2CM_8822C 0x7 +#define BIT_LED2CM_8822C(x) \ + (((x) & BIT_MASK_LED2CM_8822C) << BIT_SHIFT_LED2CM_8822C) +#define BITS_LED2CM_8822C (BIT_MASK_LED2CM_8822C << BIT_SHIFT_LED2CM_8822C) +#define BIT_CLEAR_LED2CM_8822C(x) ((x) & (~BITS_LED2CM_8822C)) +#define BIT_GET_LED2CM_8822C(x) \ + (((x) >> BIT_SHIFT_LED2CM_8822C) & BIT_MASK_LED2CM_8822C) +#define BIT_SET_LED2CM_8822C(x, v) \ + (BIT_CLEAR_LED2CM_8822C(x) | BIT_LED2CM_8822C(v)) + +#define BIT_LED1DIS_8822C BIT(15) +#define BIT_LED1PL_8822C BIT(12) +#define BIT_LED1SV_8822C BIT(11) + +#define BIT_SHIFT_LED1CM_8822C 8 +#define BIT_MASK_LED1CM_8822C 0x7 +#define BIT_LED1CM_8822C(x) \ + (((x) & BIT_MASK_LED1CM_8822C) << BIT_SHIFT_LED1CM_8822C) +#define BITS_LED1CM_8822C (BIT_MASK_LED1CM_8822C << BIT_SHIFT_LED1CM_8822C) +#define BIT_CLEAR_LED1CM_8822C(x) ((x) & (~BITS_LED1CM_8822C)) +#define BIT_GET_LED1CM_8822C(x) \ + (((x) >> BIT_SHIFT_LED1CM_8822C) & BIT_MASK_LED1CM_8822C) +#define BIT_SET_LED1CM_8822C(x, v) \ + (BIT_CLEAR_LED1CM_8822C(x) | BIT_LED1CM_8822C(v)) + +#define BIT_LED0DIS_8822C BIT(7) + +#define BIT_SHIFT_AFE_LDO_SWR_CHECK_8822C 5 +#define BIT_MASK_AFE_LDO_SWR_CHECK_8822C 0x3 +#define BIT_AFE_LDO_SWR_CHECK_8822C(x) \ + (((x) & BIT_MASK_AFE_LDO_SWR_CHECK_8822C) \ + << BIT_SHIFT_AFE_LDO_SWR_CHECK_8822C) +#define BITS_AFE_LDO_SWR_CHECK_8822C \ + (BIT_MASK_AFE_LDO_SWR_CHECK_8822C << BIT_SHIFT_AFE_LDO_SWR_CHECK_8822C) +#define BIT_CLEAR_AFE_LDO_SWR_CHECK_8822C(x) \ + ((x) & (~BITS_AFE_LDO_SWR_CHECK_8822C)) +#define BIT_GET_AFE_LDO_SWR_CHECK_8822C(x) \ + (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK_8822C) & \ + BIT_MASK_AFE_LDO_SWR_CHECK_8822C) +#define BIT_SET_AFE_LDO_SWR_CHECK_8822C(x, v) \ + (BIT_CLEAR_AFE_LDO_SWR_CHECK_8822C(x) | BIT_AFE_LDO_SWR_CHECK_8822C(v)) + +#define BIT_LED0PL_8822C BIT(4) +#define BIT_LED0SV_8822C BIT(3) + +#define BIT_SHIFT_LED0CM_8822C 0 +#define BIT_MASK_LED0CM_8822C 0x7 +#define BIT_LED0CM_8822C(x) \ + (((x) & BIT_MASK_LED0CM_8822C) << BIT_SHIFT_LED0CM_8822C) +#define BITS_LED0CM_8822C (BIT_MASK_LED0CM_8822C << BIT_SHIFT_LED0CM_8822C) +#define BIT_CLEAR_LED0CM_8822C(x) ((x) & (~BITS_LED0CM_8822C)) +#define BIT_GET_LED0CM_8822C(x) \ + (((x) >> BIT_SHIFT_LED0CM_8822C) & BIT_MASK_LED0CM_8822C) +#define BIT_SET_LED0CM_8822C(x, v) \ + (BIT_CLEAR_LED0CM_8822C(x) | BIT_LED0CM_8822C(v)) + +/* 2 REG_FSIMR_8822C */ +#define BIT_FS_PDNINT_EN_8822C BIT(31) +#define BIT_FS_SPS_OCP_INT_EN_8822C BIT(29) +#define BIT_FS_PWMERR_INT_EN_8822C BIT(28) +#define BIT_FS_GPIOF_INT_EN_8822C BIT(27) +#define BIT_FS_GPIOE_INT_EN_8822C BIT(26) +#define BIT_FS_GPIOD_INT_EN_8822C BIT(25) +#define BIT_FS_GPIOC_INT_EN_8822C BIT(24) +#define BIT_FS_GPIOB_INT_EN_8822C BIT(23) +#define BIT_FS_GPIOA_INT_EN_8822C BIT(22) +#define BIT_FS_GPIO9_INT_EN_8822C BIT(21) +#define BIT_FS_GPIO8_INT_EN_8822C BIT(20) +#define BIT_FS_GPIO7_INT_EN_8822C BIT(19) +#define BIT_FS_GPIO6_INT_EN_8822C BIT(18) +#define BIT_FS_GPIO5_INT_EN_8822C BIT(17) +#define BIT_FS_GPIO4_INT_EN_8822C BIT(16) +#define BIT_FS_GPIO3_INT_EN_8822C BIT(15) +#define BIT_FS_GPIO2_INT_EN_8822C BIT(14) +#define BIT_FS_GPIO1_INT_EN_8822C BIT(13) +#define BIT_FS_GPIO0_INT_EN_8822C BIT(12) +#define BIT_FS_HCI_SUS_EN_8822C BIT(11) +#define BIT_FS_HCI_RES_EN_8822C BIT(10) +#define BIT_FS_HCI_RESET_EN_8822C BIT(9) +#define BIT_USB_SCSI_CMD_EN_8822C BIT(8) +#define BIT_FS_BTON_STS_UPDATE_MSK_EN_8822C BIT(7) +#define BIT_ACT2RECOVERY_INT_EN_V1_8822C BIT(6) +#define BIT_GEN1GEN2_SWITCH_8822C BIT(5) +#define BIT_HCI_TXDMA_REQ_HIMR_8822C BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_MAK_8822C BIT(3) +#define BIT_FS_32K_ENTER_SETTING_MAK_8822C BIT(2) +#define BIT_FS_USB_LPMRSM_MSK_8822C BIT(1) +#define BIT_FS_USB_LPMINT_MSK_8822C BIT(0) + +/* 2 REG_FSISR_8822C */ +#define BIT_FS_PDNINT_8822C BIT(31) +#define BIT_FS_SPS_OCP_INT_8822C BIT(29) +#define BIT_FS_PWMERR_INT_8822C BIT(28) +#define BIT_FS_GPIOF_INT_8822C BIT(27) +#define BIT_FS_GPIOE_INT_8822C BIT(26) +#define BIT_FS_GPIOD_INT_8822C BIT(25) +#define BIT_FS_GPIOC_INT_8822C BIT(24) +#define BIT_FS_GPIOB_INT_8822C BIT(23) +#define BIT_FS_GPIOA_INT_8822C BIT(22) +#define BIT_FS_GPIO9_INT_8822C BIT(21) +#define BIT_FS_GPIO8_INT_8822C BIT(20) +#define BIT_FS_GPIO7_INT_8822C BIT(19) +#define BIT_FS_GPIO6_INT_8822C BIT(18) +#define BIT_FS_GPIO5_INT_8822C BIT(17) +#define BIT_FS_GPIO4_INT_8822C BIT(16) +#define BIT_FS_GPIO3_INT_8822C BIT(15) +#define BIT_FS_GPIO2_INT_8822C BIT(14) +#define BIT_FS_GPIO1_INT_8822C BIT(13) +#define BIT_FS_GPIO0_INT_8822C BIT(12) +#define BIT_FS_HCI_SUS_INT_8822C BIT(11) +#define BIT_FS_HCI_RES_INT_8822C BIT(10) +#define BIT_FS_HCI_RESET_INT_8822C BIT(9) +#define BIT_USB_SCSI_CMD_INT_8822C BIT(8) +#define BIT_ACT2RECOVERY_8822C BIT(6) +#define BIT_GEN1GEN2_SWITCH_8822C BIT(5) +#define BIT_HCI_TXDMA_REQ_HISR_8822C BIT(4) +#define BIT_FS_32K_LEAVE_SETTING_INT_8822C BIT(3) +#define BIT_FS_32K_ENTER_SETTING_INT_8822C BIT(2) +#define BIT_FS_USB_LPMRSM_INT_8822C BIT(1) +#define BIT_FS_USB_LPMINT_INT_8822C BIT(0) + +/* 2 REG_HSIMR_8822C */ +#define BIT_GPIOF_INT_EN_8822C BIT(31) +#define BIT_GPIOE_INT_EN_8822C BIT(30) +#define BIT_GPIOD_INT_EN_8822C BIT(29) +#define BIT_GPIOC_INT_EN_8822C BIT(28) +#define BIT_GPIOB_INT_EN_8822C BIT(27) +#define BIT_GPIOA_INT_EN_8822C BIT(26) +#define BIT_GPIO9_INT_EN_8822C BIT(25) +#define BIT_GPIO8_INT_EN_8822C BIT(24) +#define BIT_GPIO7_INT_EN_8822C BIT(23) +#define BIT_GPIO6_INT_EN_8822C BIT(22) +#define BIT_GPIO5_INT_EN_8822C BIT(21) +#define BIT_GPIO4_INT_EN_8822C BIT(20) +#define BIT_GPIO3_INT_EN_8822C BIT(19) +#define BIT_GPIO2_INT_EN_V1_8822C BIT(18) +#define BIT_GPIO1_INT_EN_8822C BIT(17) +#define BIT_GPIO0_INT_EN_8822C BIT(16) +#define BIT_PDNINT_EN_8822C BIT(7) +#define BIT_RON_INT_EN_8822C BIT(6) +#define BIT_SPS_OCP_INT_EN_8822C BIT(5) +#define BIT_GPIO15_0_INT_EN_8822C BIT(0) + +/* 2 REG_HSISR_8822C */ +#define BIT_GPIOF_INT_8822C BIT(31) +#define BIT_GPIOE_INT_8822C BIT(30) +#define BIT_GPIOD_INT_8822C BIT(29) +#define BIT_GPIOC_INT_8822C BIT(28) +#define BIT_GPIOB_INT_8822C BIT(27) +#define BIT_GPIOA_INT_8822C BIT(26) +#define BIT_GPIO9_INT_8822C BIT(25) +#define BIT_GPIO8_INT_8822C BIT(24) +#define BIT_GPIO7_INT_8822C BIT(23) +#define BIT_GPIO6_INT_8822C BIT(22) +#define BIT_GPIO5_INT_8822C BIT(21) +#define BIT_GPIO4_INT_8822C BIT(20) +#define BIT_GPIO3_INT_8822C BIT(19) +#define BIT_GPIO2_INT_V1_8822C BIT(18) +#define BIT_GPIO1_INT_8822C BIT(17) +#define BIT_GPIO0_INT_8822C BIT(16) +#define BIT_PDNINT_8822C BIT(7) +#define BIT_RON_INT_8822C BIT(6) +#define BIT_SPS_OCP_INT_8822C BIT(5) +#define BIT_GPIO15_0_INT_8822C BIT(0) + +/* 2 REG_GPIO_EXT_CTRL_8822C */ + +#define BIT_SHIFT_GPIO_MOD_15_TO_8_8822C 24 +#define BIT_MASK_GPIO_MOD_15_TO_8_8822C 0xff +#define BIT_GPIO_MOD_15_TO_8_8822C(x) \ + (((x) & BIT_MASK_GPIO_MOD_15_TO_8_8822C) \ + << BIT_SHIFT_GPIO_MOD_15_TO_8_8822C) +#define BITS_GPIO_MOD_15_TO_8_8822C \ + (BIT_MASK_GPIO_MOD_15_TO_8_8822C << BIT_SHIFT_GPIO_MOD_15_TO_8_8822C) +#define BIT_CLEAR_GPIO_MOD_15_TO_8_8822C(x) \ + ((x) & (~BITS_GPIO_MOD_15_TO_8_8822C)) +#define BIT_GET_GPIO_MOD_15_TO_8_8822C(x) \ + (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8_8822C) & \ + BIT_MASK_GPIO_MOD_15_TO_8_8822C) +#define BIT_SET_GPIO_MOD_15_TO_8_8822C(x, v) \ + (BIT_CLEAR_GPIO_MOD_15_TO_8_8822C(x) | BIT_GPIO_MOD_15_TO_8_8822C(v)) + +#define BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822C 16 +#define BIT_MASK_GPIO_IO_SEL_15_TO_8_8822C 0xff +#define BIT_GPIO_IO_SEL_15_TO_8_8822C(x) \ + (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8_8822C) \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822C) +#define BITS_GPIO_IO_SEL_15_TO_8_8822C \ + (BIT_MASK_GPIO_IO_SEL_15_TO_8_8822C \ + << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822C) +#define BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8822C(x) \ + ((x) & (~BITS_GPIO_IO_SEL_15_TO_8_8822C)) +#define BIT_GET_GPIO_IO_SEL_15_TO_8_8822C(x) \ + (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822C) & \ + BIT_MASK_GPIO_IO_SEL_15_TO_8_8822C) +#define BIT_SET_GPIO_IO_SEL_15_TO_8_8822C(x, v) \ + (BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8822C(x) | \ + BIT_GPIO_IO_SEL_15_TO_8_8822C(v)) + +#define BIT_SHIFT_GPIO_OUT_15_TO_8_8822C 8 +#define BIT_MASK_GPIO_OUT_15_TO_8_8822C 0xff +#define BIT_GPIO_OUT_15_TO_8_8822C(x) \ + (((x) & BIT_MASK_GPIO_OUT_15_TO_8_8822C) \ + << BIT_SHIFT_GPIO_OUT_15_TO_8_8822C) +#define BITS_GPIO_OUT_15_TO_8_8822C \ + (BIT_MASK_GPIO_OUT_15_TO_8_8822C << BIT_SHIFT_GPIO_OUT_15_TO_8_8822C) +#define BIT_CLEAR_GPIO_OUT_15_TO_8_8822C(x) \ + ((x) & (~BITS_GPIO_OUT_15_TO_8_8822C)) +#define BIT_GET_GPIO_OUT_15_TO_8_8822C(x) \ + (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8_8822C) & \ + BIT_MASK_GPIO_OUT_15_TO_8_8822C) +#define BIT_SET_GPIO_OUT_15_TO_8_8822C(x, v) \ + (BIT_CLEAR_GPIO_OUT_15_TO_8_8822C(x) | BIT_GPIO_OUT_15_TO_8_8822C(v)) + +#define BIT_SHIFT_GPIO_IN_15_TO_8_8822C 0 +#define BIT_MASK_GPIO_IN_15_TO_8_8822C 0xff +#define BIT_GPIO_IN_15_TO_8_8822C(x) \ + (((x) & BIT_MASK_GPIO_IN_15_TO_8_8822C) \ + << BIT_SHIFT_GPIO_IN_15_TO_8_8822C) +#define BITS_GPIO_IN_15_TO_8_8822C \ + (BIT_MASK_GPIO_IN_15_TO_8_8822C << BIT_SHIFT_GPIO_IN_15_TO_8_8822C) +#define BIT_CLEAR_GPIO_IN_15_TO_8_8822C(x) ((x) & (~BITS_GPIO_IN_15_TO_8_8822C)) +#define BIT_GET_GPIO_IN_15_TO_8_8822C(x) \ + (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8_8822C) & \ + BIT_MASK_GPIO_IN_15_TO_8_8822C) +#define BIT_SET_GPIO_IN_15_TO_8_8822C(x, v) \ + (BIT_CLEAR_GPIO_IN_15_TO_8_8822C(x) | BIT_GPIO_IN_15_TO_8_8822C(v)) + +/* 2 REG_PAD_CTRL1_8822C */ +#define BIT_PAPE_WLBT_SEL_8822C BIT(29) +#define BIT_LNAON_WLBT_SEL_8822C BIT(28) +#define BIT_BT_BQB_GPIO_SEL_8822C BIT(27) +#define BIT_BTGP_GPG3_FEN_8822C BIT(26) +#define BIT_BTGP_GPG2_FEN_8822C BIT(25) +#define BIT_BTGP_JTAG_EN_8822C BIT(24) +#define BIT_XTAL_CLK_EXTARNAL_EN_8822C BIT(23) +#define BIT_BTGP_UART0_EN_8822C BIT(22) +#define BIT_BTGP_UART1_EN_8822C BIT(21) +#define BIT_BTGP_SPI_EN_8822C BIT(20) +#define BIT_BTGP_GPIO_E2_8822C BIT(19) +#define BIT_BTGP_GPIO_EN_8822C BIT(18) + +#define BIT_SHIFT_BTGP_GPIO_SL_8822C 16 +#define BIT_MASK_BTGP_GPIO_SL_8822C 0x3 +#define BIT_BTGP_GPIO_SL_8822C(x) \ + (((x) & BIT_MASK_BTGP_GPIO_SL_8822C) << BIT_SHIFT_BTGP_GPIO_SL_8822C) +#define BITS_BTGP_GPIO_SL_8822C \ + (BIT_MASK_BTGP_GPIO_SL_8822C << BIT_SHIFT_BTGP_GPIO_SL_8822C) +#define BIT_CLEAR_BTGP_GPIO_SL_8822C(x) ((x) & (~BITS_BTGP_GPIO_SL_8822C)) +#define BIT_GET_BTGP_GPIO_SL_8822C(x) \ + (((x) >> BIT_SHIFT_BTGP_GPIO_SL_8822C) & BIT_MASK_BTGP_GPIO_SL_8822C) +#define BIT_SET_BTGP_GPIO_SL_8822C(x, v) \ + (BIT_CLEAR_BTGP_GPIO_SL_8822C(x) | BIT_BTGP_GPIO_SL_8822C(v)) + +#define BIT_PAD_SDIO_SR_8822C BIT(14) +#define BIT_GPIO14_OUTPUT_PL_8822C BIT(13) +#define BIT_HOST_WAKE_PAD_PULL_EN_8822C BIT(12) +#define BIT_HOST_WAKE_PAD_SL_8822C BIT(11) +#define BIT_PAD_LNAON_SR_8822C BIT(10) +#define BIT_PAD_LNAON_E2_8822C BIT(9) +#define BIT_SW_LNAON_G_SEL_DATA_8822C BIT(8) +#define BIT_SW_LNAON_A_SEL_DATA_8822C BIT(7) +#define BIT_PAD_PAPE_SR_8822C BIT(6) +#define BIT_PAD_PAPE_E2_8822C BIT(5) +#define BIT_SW_PAPE_G_SEL_DATA_8822C BIT(4) +#define BIT_SW_PAPE_A_SEL_DATA_8822C BIT(3) +#define BIT_PAD_DPDT_SR_8822C BIT(2) +#define BIT_PAD_DPDT_PAD_E2_8822C BIT(1) +#define BIT_SW_DPDT_SEL_DATA_8822C BIT(0) + +/* 2 REG_WL_BT_PWR_CTRL_8822C */ +#define BIT_ISO_BD2PP_8822C BIT(31) +#define BIT_LDOV12B_EN_8822C BIT(30) +#define BIT_CKEN_BTGPS_8822C BIT(29) +#define BIT_FEN_BTGPS_8822C BIT(28) +#define BIT_BTCPU_BOOTSEL_8822C BIT(27) +#define BIT_SPI_SPEEDUP_8822C BIT(26) +#define BIT_BT_LDO_MODE_8822C BIT(25) +#define BIT_DEVWAKE_PAD_TYPE_SEL_8822C BIT(24) +#define BIT_CLKREQ_PAD_TYPE_SEL_8822C BIT(23) +#define BIT_ISO_BTPON2PP_8822C BIT(22) +#define BIT_BT_HWROF_EN_8822C BIT(19) +#define BIT_BT_FUNC_EN_8822C BIT(18) +#define BIT_BT_HWPDN_SL_8822C BIT(17) +#define BIT_BT_DISN_EN_8822C BIT(16) +#define BIT_BT_PDN_PULL_EN_8822C BIT(15) +#define BIT_WL_PDN_PULL_EN_8822C BIT(14) +#define BIT_EXTERNAL_REQUEST_PL_8822C BIT(13) +#define BIT_GPIO0_2_3_PULL_LOW_EN_8822C BIT(12) +#define BIT_ISO_BA2PP_8822C BIT(11) +#define BIT_BT_AFE_LDO_EN_8822C BIT(10) +#define BIT_BT_AFE_PLL_EN_8822C BIT(9) +#define BIT_BT_DIG_CLK_EN_8822C BIT(8) +#define BIT_WLAN_32K_SEL_8822C BIT(6) +#define BIT_WL_DRV_EXIST_IDX_8822C BIT(5) +#define BIT_DOP_EHPAD_8822C BIT(4) +#define BIT_WL_HWROF_EN_8822C BIT(3) +#define BIT_WL_FUNC_EN_8822C BIT(2) +#define BIT_WL_HWPDN_SL_8822C BIT(1) +#define BIT_WL_HWPDN_EN_8822C BIT(0) + +/* 2 REG_SDM_DEBUG_8822C */ +#define BIT_GPIO_IE_V18_8822C BIT(10) +#define BIT_PCIE_IE_V18_8822C BIT(9) +#define BIT_UART_IE_V18_8822C BIT(8) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_WLCLK_PHASE_8822C 0 +#define BIT_MASK_WLCLK_PHASE_8822C 0x1f +#define BIT_WLCLK_PHASE_8822C(x) \ + (((x) & BIT_MASK_WLCLK_PHASE_8822C) << BIT_SHIFT_WLCLK_PHASE_8822C) +#define BITS_WLCLK_PHASE_8822C \ + (BIT_MASK_WLCLK_PHASE_8822C << BIT_SHIFT_WLCLK_PHASE_8822C) +#define BIT_CLEAR_WLCLK_PHASE_8822C(x) ((x) & (~BITS_WLCLK_PHASE_8822C)) +#define BIT_GET_WLCLK_PHASE_8822C(x) \ + (((x) >> BIT_SHIFT_WLCLK_PHASE_8822C) & BIT_MASK_WLCLK_PHASE_8822C) +#define BIT_SET_WLCLK_PHASE_8822C(x, v) \ + (BIT_CLEAR_WLCLK_PHASE_8822C(x) | BIT_WLCLK_PHASE_8822C(v)) + +/* 2 REG_SYS_SDIO_CTRL_8822C */ +#define BIT_DBG_GNT_WL_BT_8822C BIT(27) +#define BIT_LTE_MUX_CTRL_PATH_8822C BIT(26) +#define BIT_LTE_COEX_UART_8822C BIT(25) +#define BIT_3W_LTE_WL_GPIO_8822C BIT(24) +#define BIT_SDIO_INT_POLARITY_8822C BIT(19) +#define BIT_SDIO_INT_8822C BIT(18) +#define BIT_SDIO_OFF_EN_8822C BIT(17) +#define BIT_SDIO_ON_EN_8822C BIT(16) +#define BIT_PCIE_FORCE_PWR_NGAT_8822C BIT(13) +#define BIT_PCIE_CALIB_EN_V1_8822C BIT(12) +#define BIT_PAGE3_AUXCLK_GATE_8822C BIT(11) +#define BIT_PCIE_WAIT_TIMEOUT_EVENT_8822C BIT(10) +#define BIT_PCIE_WAIT_TIME_8822C BIT(9) +#define BIT_MPCIE_REFCLK_XTAL_SEL_8822C BIT(8) +#define BIT_BT_CTRL_USB_PWR_BACKDOOR_8822C BIT(5) +#define BIT_USB_D_STATE_HOLD_8822C BIT(4) +#define BIT_REG_FORCE_DP_8822C BIT(3) +#define BIT_REG_DP_MODE_8822C BIT(2) +#define BIT_RES_USB_MASS_STORAGE_DESC_8822C BIT(1) +#define BIT_USB_WAIT_TIME_8822C BIT(0) + +/* 2 REG_HCI_OPT_CTRL_8822C */ + +#define BIT_SHIFT_TSFT_SEL_8822C 29 +#define BIT_MASK_TSFT_SEL_8822C 0x7 +#define BIT_TSFT_SEL_8822C(x) \ + (((x) & BIT_MASK_TSFT_SEL_8822C) << BIT_SHIFT_TSFT_SEL_8822C) +#define BITS_TSFT_SEL_8822C \ + (BIT_MASK_TSFT_SEL_8822C << BIT_SHIFT_TSFT_SEL_8822C) +#define BIT_CLEAR_TSFT_SEL_8822C(x) ((x) & (~BITS_TSFT_SEL_8822C)) +#define BIT_GET_TSFT_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_8822C) & BIT_MASK_TSFT_SEL_8822C) +#define BIT_SET_TSFT_SEL_8822C(x, v) \ + (BIT_CLEAR_TSFT_SEL_8822C(x) | BIT_TSFT_SEL_8822C(v)) + +#define BIT_SDIO_PAD_E5_8822C BIT(18) +#define BIT_USB_HOST_PWR_OFF_EN_8822C BIT(12) +#define BIT_SYM_LPS_BLOCK_EN_8822C BIT(11) +#define BIT_USB_LPM_ACT_EN_8822C BIT(10) +#define BIT_USB_LPM_NY_8822C BIT(9) +#define BIT_USB_SUS_DIS_8822C BIT(8) + +#define BIT_SHIFT_SDIO_PAD_E_8822C 5 +#define BIT_MASK_SDIO_PAD_E_8822C 0x7 +#define BIT_SDIO_PAD_E_8822C(x) \ + (((x) & BIT_MASK_SDIO_PAD_E_8822C) << BIT_SHIFT_SDIO_PAD_E_8822C) +#define BITS_SDIO_PAD_E_8822C \ + (BIT_MASK_SDIO_PAD_E_8822C << BIT_SHIFT_SDIO_PAD_E_8822C) +#define BIT_CLEAR_SDIO_PAD_E_8822C(x) ((x) & (~BITS_SDIO_PAD_E_8822C)) +#define BIT_GET_SDIO_PAD_E_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_PAD_E_8822C) & BIT_MASK_SDIO_PAD_E_8822C) +#define BIT_SET_SDIO_PAD_E_8822C(x, v) \ + (BIT_CLEAR_SDIO_PAD_E_8822C(x) | BIT_SDIO_PAD_E_8822C(v)) + +#define BIT_USB_LPPLL_EN_8822C BIT(4) +#define BIT_USB1_1_USB2_0_DECISION_8822C BIT(3) +#define BIT_ROP_SW15_8822C BIT(2) +#define BIT_PCI_CKRDY_OPT_8822C BIT(1) +#define BIT_PCI_VAUX_EN_8822C BIT(0) + +/* 2 REG_HCI_BG_CTRL_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_IBX_EN_VALUE_8822C BIT(9) +#define BIT_IB_EN_VALUE_8822C BIT(8) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_FORCED_IB_EN_8822C BIT(4) +#define BIT_EN_REGBG_8822C BIT(3) +#define BIT_REG_BG_LPF_8822C BIT(2) + +#define BIT_SHIFT_REG_BG_8822C 0 +#define BIT_MASK_REG_BG_8822C 0x3 +#define BIT_REG_BG_8822C(x) \ + (((x) & BIT_MASK_REG_BG_8822C) << BIT_SHIFT_REG_BG_8822C) +#define BITS_REG_BG_8822C (BIT_MASK_REG_BG_8822C << BIT_SHIFT_REG_BG_8822C) +#define BIT_CLEAR_REG_BG_8822C(x) ((x) & (~BITS_REG_BG_8822C)) +#define BIT_GET_REG_BG_8822C(x) \ + (((x) >> BIT_SHIFT_REG_BG_8822C) & BIT_MASK_REG_BG_8822C) +#define BIT_SET_REG_BG_8822C(x, v) \ + (BIT_CLEAR_REG_BG_8822C(x) | BIT_REG_BG_8822C(v)) + +/* 2 REG_HCI_LDO_CTRL_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_EN_LW_PWR_8822C BIT(6) +#define BIT_EN_REGU_8822C BIT(5) +#define BIT_EN_PC_8822C BIT(4) + +#define BIT_SHIFT_REG_VADJ_8822C 0 +#define BIT_MASK_REG_VADJ_8822C 0xf +#define BIT_REG_VADJ_8822C(x) \ + (((x) & BIT_MASK_REG_VADJ_8822C) << BIT_SHIFT_REG_VADJ_8822C) +#define BITS_REG_VADJ_8822C \ + (BIT_MASK_REG_VADJ_8822C << BIT_SHIFT_REG_VADJ_8822C) +#define BIT_CLEAR_REG_VADJ_8822C(x) ((x) & (~BITS_REG_VADJ_8822C)) +#define BIT_GET_REG_VADJ_8822C(x) \ + (((x) >> BIT_SHIFT_REG_VADJ_8822C) & BIT_MASK_REG_VADJ_8822C) +#define BIT_SET_REG_VADJ_8822C(x, v) \ + (BIT_CLEAR_REG_VADJ_8822C(x) | BIT_REG_VADJ_8822C(v)) + +/* 2 REG_LDO_SWR_CTRL_8822C */ +#define BIT_EXT_SWR_CTRL_EN_8822C BIT(31) +#define BIT_ZCD_HW_AUTO_EN_8822C BIT(27) +#define BIT_ZCD_REGSEL_8822C BIT(26) + +#define BIT_SHIFT_AUTO_ZCD_IN_CODE_8822C 21 +#define BIT_MASK_AUTO_ZCD_IN_CODE_8822C 0x1f +#define BIT_AUTO_ZCD_IN_CODE_8822C(x) \ + (((x) & BIT_MASK_AUTO_ZCD_IN_CODE_8822C) \ + << BIT_SHIFT_AUTO_ZCD_IN_CODE_8822C) +#define BITS_AUTO_ZCD_IN_CODE_8822C \ + (BIT_MASK_AUTO_ZCD_IN_CODE_8822C << BIT_SHIFT_AUTO_ZCD_IN_CODE_8822C) +#define BIT_CLEAR_AUTO_ZCD_IN_CODE_8822C(x) \ + ((x) & (~BITS_AUTO_ZCD_IN_CODE_8822C)) +#define BIT_GET_AUTO_ZCD_IN_CODE_8822C(x) \ + (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE_8822C) & \ + BIT_MASK_AUTO_ZCD_IN_CODE_8822C) +#define BIT_SET_AUTO_ZCD_IN_CODE_8822C(x, v) \ + (BIT_CLEAR_AUTO_ZCD_IN_CODE_8822C(x) | BIT_AUTO_ZCD_IN_CODE_8822C(v)) + +#define BIT_SHIFT_ZCD_CODE_IN_L_8822C 16 +#define BIT_MASK_ZCD_CODE_IN_L_8822C 0x1f +#define BIT_ZCD_CODE_IN_L_8822C(x) \ + (((x) & BIT_MASK_ZCD_CODE_IN_L_8822C) << BIT_SHIFT_ZCD_CODE_IN_L_8822C) +#define BITS_ZCD_CODE_IN_L_8822C \ + (BIT_MASK_ZCD_CODE_IN_L_8822C << BIT_SHIFT_ZCD_CODE_IN_L_8822C) +#define BIT_CLEAR_ZCD_CODE_IN_L_8822C(x) ((x) & (~BITS_ZCD_CODE_IN_L_8822C)) +#define BIT_GET_ZCD_CODE_IN_L_8822C(x) \ + (((x) >> BIT_SHIFT_ZCD_CODE_IN_L_8822C) & BIT_MASK_ZCD_CODE_IN_L_8822C) +#define BIT_SET_ZCD_CODE_IN_L_8822C(x, v) \ + (BIT_CLEAR_ZCD_CODE_IN_L_8822C(x) | BIT_ZCD_CODE_IN_L_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_MCUFW_CTRL_8822C */ + +#define BIT_SHIFT_RPWM_8822C 24 +#define BIT_MASK_RPWM_8822C 0xff +#define BIT_RPWM_8822C(x) (((x) & BIT_MASK_RPWM_8822C) << BIT_SHIFT_RPWM_8822C) +#define BITS_RPWM_8822C (BIT_MASK_RPWM_8822C << BIT_SHIFT_RPWM_8822C) +#define BIT_CLEAR_RPWM_8822C(x) ((x) & (~BITS_RPWM_8822C)) +#define BIT_GET_RPWM_8822C(x) \ + (((x) >> BIT_SHIFT_RPWM_8822C) & BIT_MASK_RPWM_8822C) +#define BIT_SET_RPWM_8822C(x, v) (BIT_CLEAR_RPWM_8822C(x) | BIT_RPWM_8822C(v)) + +#define BIT_ANA_PORT_EN_8822C BIT(22) +#define BIT_MAC_PORT_EN_8822C BIT(21) +#define BIT_BOOT_FSPI_EN_8822C BIT(20) +#define BIT_ROM_DLEN_8822C BIT(19) + +#define BIT_SHIFT_ROM_PGE_8822C 16 +#define BIT_MASK_ROM_PGE_8822C 0x7 +#define BIT_ROM_PGE_8822C(x) \ + (((x) & BIT_MASK_ROM_PGE_8822C) << BIT_SHIFT_ROM_PGE_8822C) +#define BITS_ROM_PGE_8822C (BIT_MASK_ROM_PGE_8822C << BIT_SHIFT_ROM_PGE_8822C) +#define BIT_CLEAR_ROM_PGE_8822C(x) ((x) & (~BITS_ROM_PGE_8822C)) +#define BIT_GET_ROM_PGE_8822C(x) \ + (((x) >> BIT_SHIFT_ROM_PGE_8822C) & BIT_MASK_ROM_PGE_8822C) +#define BIT_SET_ROM_PGE_8822C(x, v) \ + (BIT_CLEAR_ROM_PGE_8822C(x) | BIT_ROM_PGE_8822C(v)) + +#define BIT_FW_INIT_RDY_8822C BIT(15) +#define BIT_FW_DW_RDY_8822C BIT(14) + +#define BIT_SHIFT_CPU_CLK_SEL_8822C 12 +#define BIT_MASK_CPU_CLK_SEL_8822C 0x3 +#define BIT_CPU_CLK_SEL_8822C(x) \ + (((x) & BIT_MASK_CPU_CLK_SEL_8822C) << BIT_SHIFT_CPU_CLK_SEL_8822C) +#define BITS_CPU_CLK_SEL_8822C \ + (BIT_MASK_CPU_CLK_SEL_8822C << BIT_SHIFT_CPU_CLK_SEL_8822C) +#define BIT_CLEAR_CPU_CLK_SEL_8822C(x) ((x) & (~BITS_CPU_CLK_SEL_8822C)) +#define BIT_GET_CPU_CLK_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_CPU_CLK_SEL_8822C) & BIT_MASK_CPU_CLK_SEL_8822C) +#define BIT_SET_CPU_CLK_SEL_8822C(x, v) \ + (BIT_CLEAR_CPU_CLK_SEL_8822C(x) | BIT_CPU_CLK_SEL_8822C(v)) + +#define BIT_CCLK_CHG_MASK_8822C BIT(11) +#define BIT_EMEM__TXBUF_CHKSUM_OK_8822C BIT(10) +#define BIT_EMEM_TXBUF_DW_RDY_8822C BIT(9) +#define BIT_EMEM_CHKSUM_OK_8822C BIT(8) +#define BIT_EMEM_DW_OK_8822C BIT(7) +#define BIT_DMEM_CHKSUM_OK_8822C BIT(6) +#define BIT_DMEM_DW_OK_8822C BIT(5) +#define BIT_IMEM_CHKSUM_OK_8822C BIT(4) +#define BIT_IMEM_DW_OK_8822C BIT(3) +#define BIT_IMEM_BOOT_LOAD_CHKSUM_OK_8822C BIT(2) +#define BIT_IMEM_BOOT_LOAD_DW_OK_8822C BIT(1) +#define BIT_MCUFWDL_EN_8822C BIT(0) + +/* 2 REG_MCU_TST_CFG_8822C */ + +#define BIT_SHIFT_LBKTST_8822C 0 +#define BIT_MASK_LBKTST_8822C 0xffff +#define BIT_LBKTST_8822C(x) \ + (((x) & BIT_MASK_LBKTST_8822C) << BIT_SHIFT_LBKTST_8822C) +#define BITS_LBKTST_8822C (BIT_MASK_LBKTST_8822C << BIT_SHIFT_LBKTST_8822C) +#define BIT_CLEAR_LBKTST_8822C(x) ((x) & (~BITS_LBKTST_8822C)) +#define BIT_GET_LBKTST_8822C(x) \ + (((x) >> BIT_SHIFT_LBKTST_8822C) & BIT_MASK_LBKTST_8822C) +#define BIT_SET_LBKTST_8822C(x, v) \ + (BIT_CLEAR_LBKTST_8822C(x) | BIT_LBKTST_8822C(v)) + +/* 2 REG_HMEBOX_E0_E1_8822C */ + +#define BIT_SHIFT_HOST_MSG_E1_8822C 16 +#define BIT_MASK_HOST_MSG_E1_8822C 0xffff +#define BIT_HOST_MSG_E1_8822C(x) \ + (((x) & BIT_MASK_HOST_MSG_E1_8822C) << BIT_SHIFT_HOST_MSG_E1_8822C) +#define BITS_HOST_MSG_E1_8822C \ + (BIT_MASK_HOST_MSG_E1_8822C << BIT_SHIFT_HOST_MSG_E1_8822C) +#define BIT_CLEAR_HOST_MSG_E1_8822C(x) ((x) & (~BITS_HOST_MSG_E1_8822C)) +#define BIT_GET_HOST_MSG_E1_8822C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E1_8822C) & BIT_MASK_HOST_MSG_E1_8822C) +#define BIT_SET_HOST_MSG_E1_8822C(x, v) \ + (BIT_CLEAR_HOST_MSG_E1_8822C(x) | BIT_HOST_MSG_E1_8822C(v)) + +#define BIT_SHIFT_HOST_MSG_E0_8822C 0 +#define BIT_MASK_HOST_MSG_E0_8822C 0xffff +#define BIT_HOST_MSG_E0_8822C(x) \ + (((x) & BIT_MASK_HOST_MSG_E0_8822C) << BIT_SHIFT_HOST_MSG_E0_8822C) +#define BITS_HOST_MSG_E0_8822C \ + (BIT_MASK_HOST_MSG_E0_8822C << BIT_SHIFT_HOST_MSG_E0_8822C) +#define BIT_CLEAR_HOST_MSG_E0_8822C(x) ((x) & (~BITS_HOST_MSG_E0_8822C)) +#define BIT_GET_HOST_MSG_E0_8822C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E0_8822C) & BIT_MASK_HOST_MSG_E0_8822C) +#define BIT_SET_HOST_MSG_E0_8822C(x, v) \ + (BIT_CLEAR_HOST_MSG_E0_8822C(x) | BIT_HOST_MSG_E0_8822C(v)) + +/* 2 REG_HMEBOX_E2_E3_8822C */ + +#define BIT_SHIFT_HOST_MSG_E3_8822C 16 +#define BIT_MASK_HOST_MSG_E3_8822C 0xffff +#define BIT_HOST_MSG_E3_8822C(x) \ + (((x) & BIT_MASK_HOST_MSG_E3_8822C) << BIT_SHIFT_HOST_MSG_E3_8822C) +#define BITS_HOST_MSG_E3_8822C \ + (BIT_MASK_HOST_MSG_E3_8822C << BIT_SHIFT_HOST_MSG_E3_8822C) +#define BIT_CLEAR_HOST_MSG_E3_8822C(x) ((x) & (~BITS_HOST_MSG_E3_8822C)) +#define BIT_GET_HOST_MSG_E3_8822C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E3_8822C) & BIT_MASK_HOST_MSG_E3_8822C) +#define BIT_SET_HOST_MSG_E3_8822C(x, v) \ + (BIT_CLEAR_HOST_MSG_E3_8822C(x) | BIT_HOST_MSG_E3_8822C(v)) + +#define BIT_SHIFT_HOST_MSG_E2_8822C 0 +#define BIT_MASK_HOST_MSG_E2_8822C 0xffff +#define BIT_HOST_MSG_E2_8822C(x) \ + (((x) & BIT_MASK_HOST_MSG_E2_8822C) << BIT_SHIFT_HOST_MSG_E2_8822C) +#define BITS_HOST_MSG_E2_8822C \ + (BIT_MASK_HOST_MSG_E2_8822C << BIT_SHIFT_HOST_MSG_E2_8822C) +#define BIT_CLEAR_HOST_MSG_E2_8822C(x) ((x) & (~BITS_HOST_MSG_E2_8822C)) +#define BIT_GET_HOST_MSG_E2_8822C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_E2_8822C) & BIT_MASK_HOST_MSG_E2_8822C) +#define BIT_SET_HOST_MSG_E2_8822C(x, v) \ + (BIT_CLEAR_HOST_MSG_E2_8822C(x) | BIT_HOST_MSG_E2_8822C(v)) + +/* 2 REG_WLLPS_CTRL_8822C */ +#define BIT_WLLPSOP_EABM_8822C BIT(31) +#define BIT_WLLPSOP_ACKF_8822C BIT(30) +#define BIT_WLLPSOP_DLDM_8822C BIT(29) +#define BIT_WLLPSOP_ESWR_8822C BIT(28) +#define BIT_WLLPSOP_PWMM_8822C BIT(27) +#define BIT_WLLPSOP_EECK_8822C BIT(26) +#define BIT_WLLPSOP_WLMACOFF_8822C BIT(25) +#define BIT_WLLPSOP_EXTAL_8822C BIT(24) +#define BIT_WL_SYNPON_VOLTSPDN_8822C BIT(23) +#define BIT_WLLPSOP_WLBBOFF_8822C BIT(22) +#define BIT_WLLPSOP_WLMEM_DS_8822C BIT(21) +#define BIT_WLLPSOP_LDO_WAIT_TIME_8822C BIT(20) +#define BIT_WLLPSOP_ANA_CLK_DIVISION_2_8822C BIT(19) +#define BIT_AFE_BCN_8822C BIT(18) + +#define BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822C 12 +#define BIT_MASK_LPLDH12_VADJ_STEP_DN_8822C 0xf +#define BIT_LPLDH12_VADJ_STEP_DN_8822C(x) \ + (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN_8822C) \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822C) +#define BITS_LPLDH12_VADJ_STEP_DN_8822C \ + (BIT_MASK_LPLDH12_VADJ_STEP_DN_8822C \ + << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822C) +#define BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8822C(x) \ + ((x) & (~BITS_LPLDH12_VADJ_STEP_DN_8822C)) +#define BIT_GET_LPLDH12_VADJ_STEP_DN_8822C(x) \ + (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822C) & \ + BIT_MASK_LPLDH12_VADJ_STEP_DN_8822C) +#define BIT_SET_LPLDH12_VADJ_STEP_DN_8822C(x, v) \ + (BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8822C(x) | \ + BIT_LPLDH12_VADJ_STEP_DN_8822C(v)) + +#define BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8822C 8 +#define BIT_MASK_V15ADJ_L1_STEP_DN_V1_8822C 0xf +#define BIT_V15ADJ_L1_STEP_DN_V1_8822C(x) \ + (((x) & BIT_MASK_V15ADJ_L1_STEP_DN_V1_8822C) \ + << BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8822C) +#define BITS_V15ADJ_L1_STEP_DN_V1_8822C \ + (BIT_MASK_V15ADJ_L1_STEP_DN_V1_8822C \ + << BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8822C) +#define BIT_CLEAR_V15ADJ_L1_STEP_DN_V1_8822C(x) \ + ((x) & (~BITS_V15ADJ_L1_STEP_DN_V1_8822C)) +#define BIT_GET_V15ADJ_L1_STEP_DN_V1_8822C(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8822C) & \ + BIT_MASK_V15ADJ_L1_STEP_DN_V1_8822C) +#define BIT_SET_V15ADJ_L1_STEP_DN_V1_8822C(x, v) \ + (BIT_CLEAR_V15ADJ_L1_STEP_DN_V1_8822C(x) | \ + BIT_V15ADJ_L1_STEP_DN_V1_8822C(v)) + +#define BIT_FORCE_LEAVE_LPS_8822C BIT(3) +#define BIT_SW_AFE_MODE_8822C BIT(2) +#define BIT_REGU_32K_CLK_EN_8822C BIT(1) +#define BIT_WL_LPS_EN_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_GPIO_DEBOUNCE_CTRL_8822C */ +#define BIT_WLGP_DBC1EN_8822C BIT(15) + +#define BIT_SHIFT_WLGP_DBC1_8822C 8 +#define BIT_MASK_WLGP_DBC1_8822C 0xf +#define BIT_WLGP_DBC1_8822C(x) \ + (((x) & BIT_MASK_WLGP_DBC1_8822C) << BIT_SHIFT_WLGP_DBC1_8822C) +#define BITS_WLGP_DBC1_8822C \ + (BIT_MASK_WLGP_DBC1_8822C << BIT_SHIFT_WLGP_DBC1_8822C) +#define BIT_CLEAR_WLGP_DBC1_8822C(x) ((x) & (~BITS_WLGP_DBC1_8822C)) +#define BIT_GET_WLGP_DBC1_8822C(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC1_8822C) & BIT_MASK_WLGP_DBC1_8822C) +#define BIT_SET_WLGP_DBC1_8822C(x, v) \ + (BIT_CLEAR_WLGP_DBC1_8822C(x) | BIT_WLGP_DBC1_8822C(v)) + +#define BIT_WLGP_DBC0EN_8822C BIT(7) + +#define BIT_SHIFT_WLGP_DBC0_8822C 0 +#define BIT_MASK_WLGP_DBC0_8822C 0xf +#define BIT_WLGP_DBC0_8822C(x) \ + (((x) & BIT_MASK_WLGP_DBC0_8822C) << BIT_SHIFT_WLGP_DBC0_8822C) +#define BITS_WLGP_DBC0_8822C \ + (BIT_MASK_WLGP_DBC0_8822C << BIT_SHIFT_WLGP_DBC0_8822C) +#define BIT_CLEAR_WLGP_DBC0_8822C(x) ((x) & (~BITS_WLGP_DBC0_8822C)) +#define BIT_GET_WLGP_DBC0_8822C(x) \ + (((x) >> BIT_SHIFT_WLGP_DBC0_8822C) & BIT_MASK_WLGP_DBC0_8822C) +#define BIT_SET_WLGP_DBC0_8822C(x, v) \ + (BIT_CLEAR_WLGP_DBC0_8822C(x) | BIT_WLGP_DBC0_8822C(v)) + +/* 2 REG_RPWM2_8822C */ + +#define BIT_SHIFT_RPWM2_8822C 16 +#define BIT_MASK_RPWM2_8822C 0xffff +#define BIT_RPWM2_8822C(x) \ + (((x) & BIT_MASK_RPWM2_8822C) << BIT_SHIFT_RPWM2_8822C) +#define BITS_RPWM2_8822C (BIT_MASK_RPWM2_8822C << BIT_SHIFT_RPWM2_8822C) +#define BIT_CLEAR_RPWM2_8822C(x) ((x) & (~BITS_RPWM2_8822C)) +#define BIT_GET_RPWM2_8822C(x) \ + (((x) >> BIT_SHIFT_RPWM2_8822C) & BIT_MASK_RPWM2_8822C) +#define BIT_SET_RPWM2_8822C(x, v) \ + (BIT_CLEAR_RPWM2_8822C(x) | BIT_RPWM2_8822C(v)) + +/* 2 REG_SYSON_FSM_MON_8822C */ + +#define BIT_SHIFT_FSM_MON_SEL_8822C 24 +#define BIT_MASK_FSM_MON_SEL_8822C 0x7 +#define BIT_FSM_MON_SEL_8822C(x) \ + (((x) & BIT_MASK_FSM_MON_SEL_8822C) << BIT_SHIFT_FSM_MON_SEL_8822C) +#define BITS_FSM_MON_SEL_8822C \ + (BIT_MASK_FSM_MON_SEL_8822C << BIT_SHIFT_FSM_MON_SEL_8822C) +#define BIT_CLEAR_FSM_MON_SEL_8822C(x) ((x) & (~BITS_FSM_MON_SEL_8822C)) +#define BIT_GET_FSM_MON_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_FSM_MON_SEL_8822C) & BIT_MASK_FSM_MON_SEL_8822C) +#define BIT_SET_FSM_MON_SEL_8822C(x, v) \ + (BIT_CLEAR_FSM_MON_SEL_8822C(x) | BIT_FSM_MON_SEL_8822C(v)) + +#define BIT_DOP_ELDO_8822C BIT(23) +#define BIT_FSM_MON_UPD_8822C BIT(15) + +#define BIT_SHIFT_FSM_PAR_8822C 0 +#define BIT_MASK_FSM_PAR_8822C 0x7fff +#define BIT_FSM_PAR_8822C(x) \ + (((x) & BIT_MASK_FSM_PAR_8822C) << BIT_SHIFT_FSM_PAR_8822C) +#define BITS_FSM_PAR_8822C (BIT_MASK_FSM_PAR_8822C << BIT_SHIFT_FSM_PAR_8822C) +#define BIT_CLEAR_FSM_PAR_8822C(x) ((x) & (~BITS_FSM_PAR_8822C)) +#define BIT_GET_FSM_PAR_8822C(x) \ + (((x) >> BIT_SHIFT_FSM_PAR_8822C) & BIT_MASK_FSM_PAR_8822C) +#define BIT_SET_FSM_PAR_8822C(x, v) \ + (BIT_CLEAR_FSM_PAR_8822C(x) | BIT_FSM_PAR_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_PMC_DBG_CTRL1_8822C */ +#define BIT_BT_INT_EN_8822C BIT(31) + +#define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822C 16 +#define BIT_MASK_RD_WR_WIFI_BT_INFO_8822C 0x7fff +#define BIT_RD_WR_WIFI_BT_INFO_8822C(x) \ + (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8822C) \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822C) +#define BITS_RD_WR_WIFI_BT_INFO_8822C \ + (BIT_MASK_RD_WR_WIFI_BT_INFO_8822C \ + << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822C) +#define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8822C(x) \ + ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8822C)) +#define BIT_GET_RD_WR_WIFI_BT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822C) & \ + BIT_MASK_RD_WR_WIFI_BT_INFO_8822C) +#define BIT_SET_RD_WR_WIFI_BT_INFO_8822C(x, v) \ + (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8822C(x) | \ + BIT_RD_WR_WIFI_BT_INFO_8822C(v)) + +#define BIT_PMC_WR_OVF_8822C BIT(8) + +#define BIT_SHIFT_WLPMC_ERRINT_8822C 0 +#define BIT_MASK_WLPMC_ERRINT_8822C 0xff +#define BIT_WLPMC_ERRINT_8822C(x) \ + (((x) & BIT_MASK_WLPMC_ERRINT_8822C) << BIT_SHIFT_WLPMC_ERRINT_8822C) +#define BITS_WLPMC_ERRINT_8822C \ + (BIT_MASK_WLPMC_ERRINT_8822C << BIT_SHIFT_WLPMC_ERRINT_8822C) +#define BIT_CLEAR_WLPMC_ERRINT_8822C(x) ((x) & (~BITS_WLPMC_ERRINT_8822C)) +#define BIT_GET_WLPMC_ERRINT_8822C(x) \ + (((x) >> BIT_SHIFT_WLPMC_ERRINT_8822C) & BIT_MASK_WLPMC_ERRINT_8822C) +#define BIT_SET_WLPMC_ERRINT_8822C(x, v) \ + (BIT_CLEAR_WLPMC_ERRINT_8822C(x) | BIT_WLPMC_ERRINT_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_HIMR0_8822C */ +#define BIT_TIMEOUT_INTERRUPT2_MASK_8822C BIT(31) +#define BIT_TIMEOUT_INTERRUTP1_MASK_8822C BIT(30) +#define BIT_PSTIMEOUT_MSK_8822C BIT(29) +#define BIT_GTINT4_MSK_8822C BIT(28) +#define BIT_GTINT3_MSK_8822C BIT(27) +#define BIT_TXBCN0ERR_MSK_8822C BIT(26) +#define BIT_TXBCN0OK_MSK_8822C BIT(25) +#define BIT_TSF_BIT32_TOGGLE_MSK_8822C BIT(24) +#define BIT_BCNDMAINT0_MSK_8822C BIT(20) +#define BIT_BCNDERR0_MSK_8822C BIT(16) +#define BIT_HSISR_IND_ON_INT_MSK_8822C BIT(15) +#define BIT_BCNDMAINT_E_MSK_8822C BIT(14) +#define BIT_CTWEND_MSK_8822C BIT(12) +#define BIT_HISR1_IND_MSK_8822C BIT(11) +#define BIT_C2HCMD_MSK_8822C BIT(10) +#define BIT_CPWM2_MSK_8822C BIT(9) +#define BIT_CPWM_MSK_8822C BIT(8) +#define BIT_HIGHDOK_MSK_8822C BIT(7) +#define BIT_MGTDOK_MSK_8822C BIT(6) +#define BIT_BKDOK_MSK_8822C BIT(5) +#define BIT_BEDOK_MSK_8822C BIT(4) +#define BIT_VIDOK_MSK_8822C BIT(3) +#define BIT_VODOK_MSK_8822C BIT(2) +#define BIT_RDU_MSK_8822C BIT(1) +#define BIT_RXOK_MSK_8822C BIT(0) + +/* 2 REG_HISR0_8822C */ +#define BIT_PSTIMEOUT2_8822C BIT(31) +#define BIT_PSTIMEOUT1_8822C BIT(30) +#define BIT_PSTIMEOUT_8822C BIT(29) +#define BIT_GTINT4_8822C BIT(28) +#define BIT_GTINT3_8822C BIT(27) +#define BIT_TXBCN0ERR_8822C BIT(26) +#define BIT_TXBCN0OK_8822C BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8822C BIT(24) +#define BIT_BCNDMAINT0_8822C BIT(20) +#define BIT_BCNDERR0_8822C BIT(16) +#define BIT_HSISR_IND_ON_INT_8822C BIT(15) +#define BIT_BCNDMAINT_E_8822C BIT(14) +#define BIT_CTWEND_8822C BIT(12) +#define BIT_HISR1_IND_INT_8822C BIT(11) +#define BIT_C2HCMD_8822C BIT(10) +#define BIT_CPWM2_8822C BIT(9) +#define BIT_CPWM_8822C BIT(8) +#define BIT_HIGHDOK_8822C BIT(7) +#define BIT_MGTDOK_8822C BIT(6) +#define BIT_BKDOK_8822C BIT(5) +#define BIT_BEDOK_8822C BIT(4) +#define BIT_VIDOK_8822C BIT(3) +#define BIT_VODOK_8822C BIT(2) +#define BIT_RDU_8822C BIT(1) +#define BIT_RXOK_8822C BIT(0) + +/* 2 REG_HIMR1_8822C */ +#define BIT_TXFIFO_TH_INT_8822C BIT(30) +#define BIT_BTON_STS_UPDATE_MASK_8822C BIT(29) +#define BIT_MCU_ERR_MASK_8822C BIT(28) +#define BIT_BCNDMAINT7__MSK_8822C BIT(27) +#define BIT_BCNDMAINT6__MSK_8822C BIT(26) +#define BIT_BCNDMAINT5__MSK_8822C BIT(25) +#define BIT_BCNDMAINT4__MSK_8822C BIT(24) +#define BIT_BCNDMAINT3_MSK_8822C BIT(23) +#define BIT_BCNDMAINT2_MSK_8822C BIT(22) +#define BIT_BCNDMAINT1_MSK_8822C BIT(21) +#define BIT_BCNDERR7_MSK_8822C BIT(20) +#define BIT_BCNDERR6_MSK_8822C BIT(19) +#define BIT_BCNDERR5_MSK_8822C BIT(18) +#define BIT_BCNDERR4_MSK_8822C BIT(17) +#define BIT_BCNDERR3_MSK_8822C BIT(16) +#define BIT_BCNDERR2_MSK_8822C BIT(15) +#define BIT_BCNDERR1_MSK_8822C BIT(14) +#define BIT_ATIMEND_E_MSK_8822C BIT(13) +#define BIT_ATIMEND__MSK_8822C BIT(12) +#define BIT_TXERR_MSK_8822C BIT(11) +#define BIT_RXERR_MSK_8822C BIT(10) +#define BIT_TXFOVW_MSK_8822C BIT(9) +#define BIT_FOVW_MSK_8822C BIT(8) +#define BIT_CPU_MGQ_TXDONE_MSK_8822C BIT(5) +#define BIT_PS_TIMER_C_MSK_8822C BIT(4) +#define BIT_PS_TIMER_B_MSK_8822C BIT(3) +#define BIT_PS_TIMER_A_MSK_8822C BIT(2) +#define BIT_CPUMGQ_TX_TIMER_MSK_8822C BIT(1) + +/* 2 REG_HISR1_8822C */ +#define BIT_TXFIFO_TH_INT_8822C BIT(30) +#define BIT_BTON_STS_UPDATE_INT_8822C BIT(29) +#define BIT_MCU_ERR_8822C BIT(28) +#define BIT_BCNDMAINT7_8822C BIT(27) +#define BIT_BCNDMAINT6_8822C BIT(26) +#define BIT_BCNDMAINT5_8822C BIT(25) +#define BIT_BCNDMAINT4_8822C BIT(24) +#define BIT_BCNDMAINT3_8822C BIT(23) +#define BIT_BCNDMAINT2_8822C BIT(22) +#define BIT_BCNDMAINT1_8822C BIT(21) +#define BIT_BCNDERR7_8822C BIT(20) +#define BIT_BCNDERR6_8822C BIT(19) +#define BIT_BCNDERR5_8822C BIT(18) +#define BIT_BCNDERR4_8822C BIT(17) +#define BIT_BCNDERR3_8822C BIT(16) +#define BIT_BCNDERR2_8822C BIT(15) +#define BIT_BCNDERR1_8822C BIT(14) +#define BIT_ATIMEND_E_8822C BIT(13) +#define BIT_ATIMEND_8822C BIT(12) +#define BIT_TXERR_INT_8822C BIT(11) +#define BIT_RXERR_INT_8822C BIT(10) +#define BIT_TXFOVW_8822C BIT(9) +#define BIT_FOVW_8822C BIT(8) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_CPU_MGQ_TXDONE_8822C BIT(5) +#define BIT_PS_TIMER_C_8822C BIT(4) +#define BIT_PS_TIMER_B_8822C BIT(3) +#define BIT_PS_TIMER_A_8822C BIT(2) +#define BIT_CPUMGQ_TX_TIMER_8822C BIT(1) + +/* 2 REG_DBG_PORT_SEL_8822C */ + +#define BIT_SHIFT_DEBUG_ST_8822C 0 +#define BIT_MASK_DEBUG_ST_8822C 0xffffffffL +#define BIT_DEBUG_ST_8822C(x) \ + (((x) & BIT_MASK_DEBUG_ST_8822C) << BIT_SHIFT_DEBUG_ST_8822C) +#define BITS_DEBUG_ST_8822C \ + (BIT_MASK_DEBUG_ST_8822C << BIT_SHIFT_DEBUG_ST_8822C) +#define BIT_CLEAR_DEBUG_ST_8822C(x) ((x) & (~BITS_DEBUG_ST_8822C)) +#define BIT_GET_DEBUG_ST_8822C(x) \ + (((x) >> BIT_SHIFT_DEBUG_ST_8822C) & BIT_MASK_DEBUG_ST_8822C) +#define BIT_SET_DEBUG_ST_8822C(x, v) \ + (BIT_CLEAR_DEBUG_ST_8822C(x) | BIT_DEBUG_ST_8822C(v)) + +/* 2 REG_PAD_CTRL2_8822C */ +#define BIT_USB3_USB2_TRANSITION_8822C BIT(20) + +#define BIT_SHIFT_USB23_SW_MODE_V1_8822C 18 +#define BIT_MASK_USB23_SW_MODE_V1_8822C 0x3 +#define BIT_USB23_SW_MODE_V1_8822C(x) \ + (((x) & BIT_MASK_USB23_SW_MODE_V1_8822C) \ + << BIT_SHIFT_USB23_SW_MODE_V1_8822C) +#define BITS_USB23_SW_MODE_V1_8822C \ + (BIT_MASK_USB23_SW_MODE_V1_8822C << BIT_SHIFT_USB23_SW_MODE_V1_8822C) +#define BIT_CLEAR_USB23_SW_MODE_V1_8822C(x) \ + ((x) & (~BITS_USB23_SW_MODE_V1_8822C)) +#define BIT_GET_USB23_SW_MODE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_USB23_SW_MODE_V1_8822C) & \ + BIT_MASK_USB23_SW_MODE_V1_8822C) +#define BIT_SET_USB23_SW_MODE_V1_8822C(x, v) \ + (BIT_CLEAR_USB23_SW_MODE_V1_8822C(x) | BIT_USB23_SW_MODE_V1_8822C(v)) + +#define BIT_NO_PDN_CHIPOFF_V1_8822C BIT(17) +#define BIT_RSM_EN_V1_8822C BIT(16) + +#define BIT_SHIFT_MATCH_CNT_8822C 8 +#define BIT_MASK_MATCH_CNT_8822C 0xff +#define BIT_MATCH_CNT_8822C(x) \ + (((x) & BIT_MASK_MATCH_CNT_8822C) << BIT_SHIFT_MATCH_CNT_8822C) +#define BITS_MATCH_CNT_8822C \ + (BIT_MASK_MATCH_CNT_8822C << BIT_SHIFT_MATCH_CNT_8822C) +#define BIT_CLEAR_MATCH_CNT_8822C(x) ((x) & (~BITS_MATCH_CNT_8822C)) +#define BIT_GET_MATCH_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_MATCH_CNT_8822C) & BIT_MASK_MATCH_CNT_8822C) +#define BIT_SET_MATCH_CNT_8822C(x, v) \ + (BIT_CLEAR_MATCH_CNT_8822C(x) | BIT_MATCH_CNT_8822C(v)) + +#define BIT_LD_B12V_EN_8822C BIT(7) +#define BIT_EECS_IOSEL_V1_8822C BIT(6) +#define BIT_EECS_DATA_O_V1_8822C BIT(5) +#define BIT_EECS_DATA_I_V1_8822C BIT(4) +#define BIT_EESK_IOSEL_V1_8822C BIT(2) +#define BIT_EESK_DATA_O_V1_8822C BIT(1) +#define BIT_EESK_DATA_I_V1_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_PMC_DBG_CTRL2_8822C */ + +#define BIT_SHIFT_EFUSE_BURN_GNT_8822C 24 +#define BIT_MASK_EFUSE_BURN_GNT_8822C 0xff +#define BIT_EFUSE_BURN_GNT_8822C(x) \ + (((x) & BIT_MASK_EFUSE_BURN_GNT_8822C) \ + << BIT_SHIFT_EFUSE_BURN_GNT_8822C) +#define BITS_EFUSE_BURN_GNT_8822C \ + (BIT_MASK_EFUSE_BURN_GNT_8822C << BIT_SHIFT_EFUSE_BURN_GNT_8822C) +#define BIT_CLEAR_EFUSE_BURN_GNT_8822C(x) ((x) & (~BITS_EFUSE_BURN_GNT_8822C)) +#define BIT_GET_EFUSE_BURN_GNT_8822C(x) \ + (((x) >> BIT_SHIFT_EFUSE_BURN_GNT_8822C) & \ + BIT_MASK_EFUSE_BURN_GNT_8822C) +#define BIT_SET_EFUSE_BURN_GNT_8822C(x, v) \ + (BIT_CLEAR_EFUSE_BURN_GNT_8822C(x) | BIT_EFUSE_BURN_GNT_8822C(v)) + +#define BIT_STOP_WL_PMC_8822C BIT(9) +#define BIT_STOP_SYM_PMC_8822C BIT(8) +#define BIT_BT_ACCESS_WL_PAGE0_8822C BIT(6) +#define BIT_REG_RST_WLPMC_8822C BIT(5) +#define BIT_REG_RST_PD12N_8822C BIT(4) +#define BIT_SYSON_DIS_WLREG_WRMSK_8822C BIT(3) +#define BIT_SYSON_DIS_PMCREG_WRMSK_8822C BIT(2) + +#define BIT_SHIFT_SYSON_REG_ARB_8822C 0 +#define BIT_MASK_SYSON_REG_ARB_8822C 0x3 +#define BIT_SYSON_REG_ARB_8822C(x) \ + (((x) & BIT_MASK_SYSON_REG_ARB_8822C) << BIT_SHIFT_SYSON_REG_ARB_8822C) +#define BITS_SYSON_REG_ARB_8822C \ + (BIT_MASK_SYSON_REG_ARB_8822C << BIT_SHIFT_SYSON_REG_ARB_8822C) +#define BIT_CLEAR_SYSON_REG_ARB_8822C(x) ((x) & (~BITS_SYSON_REG_ARB_8822C)) +#define BIT_GET_SYSON_REG_ARB_8822C(x) \ + (((x) >> BIT_SHIFT_SYSON_REG_ARB_8822C) & BIT_MASK_SYSON_REG_ARB_8822C) +#define BIT_SET_SYSON_REG_ARB_8822C(x, v) \ + (BIT_CLEAR_SYSON_REG_ARB_8822C(x) | BIT_SYSON_REG_ARB_8822C(v)) + +/* 2 REG_BIST_CTRL_8822C */ +#define BIT_BIST_USB_DIS_8822C BIT(27) +#define BIT_BIST_PCI_DIS_8822C BIT(26) +#define BIT_BIST_BT_DIS_8822C BIT(25) +#define BIT_BIST_WL_DIS_8822C BIT(24) + +#define BIT_SHIFT_BIST_RPT_SEL_8822C 16 +#define BIT_MASK_BIST_RPT_SEL_8822C 0xf +#define BIT_BIST_RPT_SEL_8822C(x) \ + (((x) & BIT_MASK_BIST_RPT_SEL_8822C) << BIT_SHIFT_BIST_RPT_SEL_8822C) +#define BITS_BIST_RPT_SEL_8822C \ + (BIT_MASK_BIST_RPT_SEL_8822C << BIT_SHIFT_BIST_RPT_SEL_8822C) +#define BIT_CLEAR_BIST_RPT_SEL_8822C(x) ((x) & (~BITS_BIST_RPT_SEL_8822C)) +#define BIT_GET_BIST_RPT_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_BIST_RPT_SEL_8822C) & BIT_MASK_BIST_RPT_SEL_8822C) +#define BIT_SET_BIST_RPT_SEL_8822C(x, v) \ + (BIT_CLEAR_BIST_RPT_SEL_8822C(x) | BIT_BIST_RPT_SEL_8822C(v)) + +#define BIT_BIST_RESUME_PS_8822C BIT(4) +#define BIT_BIST_RESUME_8822C BIT(3) +#define BIT_BIST_NORMAL_8822C BIT(2) +#define BIT_BIST_RSTN_8822C BIT(1) +#define BIT_BIST_CLK_EN_8822C BIT(0) + +/* 2 REG_BIST_RPT_8822C */ + +#define BIT_SHIFT_MBIST_REPORT_8822C 0 +#define BIT_MASK_MBIST_REPORT_8822C 0xffffffffL +#define BIT_MBIST_REPORT_8822C(x) \ + (((x) & BIT_MASK_MBIST_REPORT_8822C) << BIT_SHIFT_MBIST_REPORT_8822C) +#define BITS_MBIST_REPORT_8822C \ + (BIT_MASK_MBIST_REPORT_8822C << BIT_SHIFT_MBIST_REPORT_8822C) +#define BIT_CLEAR_MBIST_REPORT_8822C(x) ((x) & (~BITS_MBIST_REPORT_8822C)) +#define BIT_GET_MBIST_REPORT_8822C(x) \ + (((x) >> BIT_SHIFT_MBIST_REPORT_8822C) & BIT_MASK_MBIST_REPORT_8822C) +#define BIT_SET_MBIST_REPORT_8822C(x, v) \ + (BIT_CLEAR_MBIST_REPORT_8822C(x) | BIT_MBIST_REPORT_8822C(v)) + +/* 2 REG_MEM_CTRL_8822C */ +#define BIT_UMEM_RME_8822C BIT(31) + +#define BIT_SHIFT_BT_SPRAM_8822C 28 +#define BIT_MASK_BT_SPRAM_8822C 0x3 +#define BIT_BT_SPRAM_8822C(x) \ + (((x) & BIT_MASK_BT_SPRAM_8822C) << BIT_SHIFT_BT_SPRAM_8822C) +#define BITS_BT_SPRAM_8822C \ + (BIT_MASK_BT_SPRAM_8822C << BIT_SHIFT_BT_SPRAM_8822C) +#define BIT_CLEAR_BT_SPRAM_8822C(x) ((x) & (~BITS_BT_SPRAM_8822C)) +#define BIT_GET_BT_SPRAM_8822C(x) \ + (((x) >> BIT_SHIFT_BT_SPRAM_8822C) & BIT_MASK_BT_SPRAM_8822C) +#define BIT_SET_BT_SPRAM_8822C(x, v) \ + (BIT_CLEAR_BT_SPRAM_8822C(x) | BIT_BT_SPRAM_8822C(v)) + +#define BIT_SHIFT_BT_ROM_8822C 24 +#define BIT_MASK_BT_ROM_8822C 0xf +#define BIT_BT_ROM_8822C(x) \ + (((x) & BIT_MASK_BT_ROM_8822C) << BIT_SHIFT_BT_ROM_8822C) +#define BITS_BT_ROM_8822C (BIT_MASK_BT_ROM_8822C << BIT_SHIFT_BT_ROM_8822C) +#define BIT_CLEAR_BT_ROM_8822C(x) ((x) & (~BITS_BT_ROM_8822C)) +#define BIT_GET_BT_ROM_8822C(x) \ + (((x) >> BIT_SHIFT_BT_ROM_8822C) & BIT_MASK_BT_ROM_8822C) +#define BIT_SET_BT_ROM_8822C(x, v) \ + (BIT_CLEAR_BT_ROM_8822C(x) | BIT_BT_ROM_8822C(v)) + +#define BIT_SHIFT_PCI_DPRAM_8822C 10 +#define BIT_MASK_PCI_DPRAM_8822C 0x3 +#define BIT_PCI_DPRAM_8822C(x) \ + (((x) & BIT_MASK_PCI_DPRAM_8822C) << BIT_SHIFT_PCI_DPRAM_8822C) +#define BITS_PCI_DPRAM_8822C \ + (BIT_MASK_PCI_DPRAM_8822C << BIT_SHIFT_PCI_DPRAM_8822C) +#define BIT_CLEAR_PCI_DPRAM_8822C(x) ((x) & (~BITS_PCI_DPRAM_8822C)) +#define BIT_GET_PCI_DPRAM_8822C(x) \ + (((x) >> BIT_SHIFT_PCI_DPRAM_8822C) & BIT_MASK_PCI_DPRAM_8822C) +#define BIT_SET_PCI_DPRAM_8822C(x, v) \ + (BIT_CLEAR_PCI_DPRAM_8822C(x) | BIT_PCI_DPRAM_8822C(v)) + +#define BIT_SHIFT_PCI_SPRAM_8822C 8 +#define BIT_MASK_PCI_SPRAM_8822C 0x3 +#define BIT_PCI_SPRAM_8822C(x) \ + (((x) & BIT_MASK_PCI_SPRAM_8822C) << BIT_SHIFT_PCI_SPRAM_8822C) +#define BITS_PCI_SPRAM_8822C \ + (BIT_MASK_PCI_SPRAM_8822C << BIT_SHIFT_PCI_SPRAM_8822C) +#define BIT_CLEAR_PCI_SPRAM_8822C(x) ((x) & (~BITS_PCI_SPRAM_8822C)) +#define BIT_GET_PCI_SPRAM_8822C(x) \ + (((x) >> BIT_SHIFT_PCI_SPRAM_8822C) & BIT_MASK_PCI_SPRAM_8822C) +#define BIT_SET_PCI_SPRAM_8822C(x, v) \ + (BIT_CLEAR_PCI_SPRAM_8822C(x) | BIT_PCI_SPRAM_8822C(v)) + +#define BIT_SHIFT_USB_SPRAM_8822C 6 +#define BIT_MASK_USB_SPRAM_8822C 0x3 +#define BIT_USB_SPRAM_8822C(x) \ + (((x) & BIT_MASK_USB_SPRAM_8822C) << BIT_SHIFT_USB_SPRAM_8822C) +#define BITS_USB_SPRAM_8822C \ + (BIT_MASK_USB_SPRAM_8822C << BIT_SHIFT_USB_SPRAM_8822C) +#define BIT_CLEAR_USB_SPRAM_8822C(x) ((x) & (~BITS_USB_SPRAM_8822C)) +#define BIT_GET_USB_SPRAM_8822C(x) \ + (((x) >> BIT_SHIFT_USB_SPRAM_8822C) & BIT_MASK_USB_SPRAM_8822C) +#define BIT_SET_USB_SPRAM_8822C(x, v) \ + (BIT_CLEAR_USB_SPRAM_8822C(x) | BIT_USB_SPRAM_8822C(v)) + +#define BIT_SHIFT_USB_SPRF_8822C 4 +#define BIT_MASK_USB_SPRF_8822C 0x3 +#define BIT_USB_SPRF_8822C(x) \ + (((x) & BIT_MASK_USB_SPRF_8822C) << BIT_SHIFT_USB_SPRF_8822C) +#define BITS_USB_SPRF_8822C \ + (BIT_MASK_USB_SPRF_8822C << BIT_SHIFT_USB_SPRF_8822C) +#define BIT_CLEAR_USB_SPRF_8822C(x) ((x) & (~BITS_USB_SPRF_8822C)) +#define BIT_GET_USB_SPRF_8822C(x) \ + (((x) >> BIT_SHIFT_USB_SPRF_8822C) & BIT_MASK_USB_SPRF_8822C) +#define BIT_SET_USB_SPRF_8822C(x, v) \ + (BIT_CLEAR_USB_SPRF_8822C(x) | BIT_USB_SPRF_8822C(v)) + +#define BIT_SHIFT_MCU_ROM_8822C 0 +#define BIT_MASK_MCU_ROM_8822C 0xf +#define BIT_MCU_ROM_8822C(x) \ + (((x) & BIT_MASK_MCU_ROM_8822C) << BIT_SHIFT_MCU_ROM_8822C) +#define BITS_MCU_ROM_8822C (BIT_MASK_MCU_ROM_8822C << BIT_SHIFT_MCU_ROM_8822C) +#define BIT_CLEAR_MCU_ROM_8822C(x) ((x) & (~BITS_MCU_ROM_8822C)) +#define BIT_GET_MCU_ROM_8822C(x) \ + (((x) >> BIT_SHIFT_MCU_ROM_8822C) & BIT_MASK_MCU_ROM_8822C) +#define BIT_SET_MCU_ROM_8822C(x, v) \ + (BIT_CLEAR_MCU_ROM_8822C(x) | BIT_MCU_ROM_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_USB_SIE_INTF_8822C */ +#define BIT_RD_SEL_8822C BIT(31) +#define BIT_USB_SIE_INTF_WE_V1_8822C BIT(30) +#define BIT_USB_SIE_INTF_BYIOREG_V1_8822C BIT(29) +#define BIT_USB_SIE_SELECT_8822C BIT(28) + +#define BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822C 16 +#define BIT_MASK_USB_SIE_INTF_ADDR_V1_8822C 0x1ff +#define BIT_USB_SIE_INTF_ADDR_V1_8822C(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1_8822C) \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822C) +#define BITS_USB_SIE_INTF_ADDR_V1_8822C \ + (BIT_MASK_USB_SIE_INTF_ADDR_V1_8822C \ + << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822C) +#define BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8822C(x) \ + ((x) & (~BITS_USB_SIE_INTF_ADDR_V1_8822C)) +#define BIT_GET_USB_SIE_INTF_ADDR_V1_8822C(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822C) & \ + BIT_MASK_USB_SIE_INTF_ADDR_V1_8822C) +#define BIT_SET_USB_SIE_INTF_ADDR_V1_8822C(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8822C(x) | \ + BIT_USB_SIE_INTF_ADDR_V1_8822C(v)) + +#define BIT_SHIFT_USB_SIE_INTF_RD_8822C 8 +#define BIT_MASK_USB_SIE_INTF_RD_8822C 0xff +#define BIT_USB_SIE_INTF_RD_8822C(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_RD_8822C) \ + << BIT_SHIFT_USB_SIE_INTF_RD_8822C) +#define BITS_USB_SIE_INTF_RD_8822C \ + (BIT_MASK_USB_SIE_INTF_RD_8822C << BIT_SHIFT_USB_SIE_INTF_RD_8822C) +#define BIT_CLEAR_USB_SIE_INTF_RD_8822C(x) ((x) & (~BITS_USB_SIE_INTF_RD_8822C)) +#define BIT_GET_USB_SIE_INTF_RD_8822C(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_RD_8822C) & \ + BIT_MASK_USB_SIE_INTF_RD_8822C) +#define BIT_SET_USB_SIE_INTF_RD_8822C(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_RD_8822C(x) | BIT_USB_SIE_INTF_RD_8822C(v)) + +#define BIT_SHIFT_USB_SIE_INTF_WD_8822C 0 +#define BIT_MASK_USB_SIE_INTF_WD_8822C 0xff +#define BIT_USB_SIE_INTF_WD_8822C(x) \ + (((x) & BIT_MASK_USB_SIE_INTF_WD_8822C) \ + << BIT_SHIFT_USB_SIE_INTF_WD_8822C) +#define BITS_USB_SIE_INTF_WD_8822C \ + (BIT_MASK_USB_SIE_INTF_WD_8822C << BIT_SHIFT_USB_SIE_INTF_WD_8822C) +#define BIT_CLEAR_USB_SIE_INTF_WD_8822C(x) ((x) & (~BITS_USB_SIE_INTF_WD_8822C)) +#define BIT_GET_USB_SIE_INTF_WD_8822C(x) \ + (((x) >> BIT_SHIFT_USB_SIE_INTF_WD_8822C) & \ + BIT_MASK_USB_SIE_INTF_WD_8822C) +#define BIT_SET_USB_SIE_INTF_WD_8822C(x, v) \ + (BIT_CLEAR_USB_SIE_INTF_WD_8822C(x) | BIT_USB_SIE_INTF_WD_8822C(v)) + +/* 2 REG_PCIE_MIO_INTF_8822C */ + +#define BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8822C 16 +#define BIT_MASK_PCIE_MIO_ADDR_PAGE_8822C 0x3 +#define BIT_PCIE_MIO_ADDR_PAGE_8822C(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_PAGE_8822C) \ + << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8822C) +#define BITS_PCIE_MIO_ADDR_PAGE_8822C \ + (BIT_MASK_PCIE_MIO_ADDR_PAGE_8822C \ + << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8822C) +#define BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8822C(x) \ + ((x) & (~BITS_PCIE_MIO_ADDR_PAGE_8822C)) +#define BIT_GET_PCIE_MIO_ADDR_PAGE_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8822C) & \ + BIT_MASK_PCIE_MIO_ADDR_PAGE_8822C) +#define BIT_SET_PCIE_MIO_ADDR_PAGE_8822C(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8822C(x) | \ + BIT_PCIE_MIO_ADDR_PAGE_8822C(v)) + +#define BIT_PCIE_MIO_BYIOREG_8822C BIT(13) +#define BIT_PCIE_MIO_RE_8822C BIT(12) + +#define BIT_SHIFT_PCIE_MIO_WE_8822C 8 +#define BIT_MASK_PCIE_MIO_WE_8822C 0xf +#define BIT_PCIE_MIO_WE_8822C(x) \ + (((x) & BIT_MASK_PCIE_MIO_WE_8822C) << BIT_SHIFT_PCIE_MIO_WE_8822C) +#define BITS_PCIE_MIO_WE_8822C \ + (BIT_MASK_PCIE_MIO_WE_8822C << BIT_SHIFT_PCIE_MIO_WE_8822C) +#define BIT_CLEAR_PCIE_MIO_WE_8822C(x) ((x) & (~BITS_PCIE_MIO_WE_8822C)) +#define BIT_GET_PCIE_MIO_WE_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_WE_8822C) & BIT_MASK_PCIE_MIO_WE_8822C) +#define BIT_SET_PCIE_MIO_WE_8822C(x, v) \ + (BIT_CLEAR_PCIE_MIO_WE_8822C(x) | BIT_PCIE_MIO_WE_8822C(v)) + +#define BIT_SHIFT_PCIE_MIO_ADDR_8822C 0 +#define BIT_MASK_PCIE_MIO_ADDR_8822C 0xff +#define BIT_PCIE_MIO_ADDR_8822C(x) \ + (((x) & BIT_MASK_PCIE_MIO_ADDR_8822C) << BIT_SHIFT_PCIE_MIO_ADDR_8822C) +#define BITS_PCIE_MIO_ADDR_8822C \ + (BIT_MASK_PCIE_MIO_ADDR_8822C << BIT_SHIFT_PCIE_MIO_ADDR_8822C) +#define BIT_CLEAR_PCIE_MIO_ADDR_8822C(x) ((x) & (~BITS_PCIE_MIO_ADDR_8822C)) +#define BIT_GET_PCIE_MIO_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_8822C) & BIT_MASK_PCIE_MIO_ADDR_8822C) +#define BIT_SET_PCIE_MIO_ADDR_8822C(x, v) \ + (BIT_CLEAR_PCIE_MIO_ADDR_8822C(x) | BIT_PCIE_MIO_ADDR_8822C(v)) + +/* 2 REG_PCIE_MIO_INTD_8822C */ + +#define BIT_SHIFT_PCIE_MIO_DATA_8822C 0 +#define BIT_MASK_PCIE_MIO_DATA_8822C 0xffffffffL +#define BIT_PCIE_MIO_DATA_8822C(x) \ + (((x) & BIT_MASK_PCIE_MIO_DATA_8822C) << BIT_SHIFT_PCIE_MIO_DATA_8822C) +#define BITS_PCIE_MIO_DATA_8822C \ + (BIT_MASK_PCIE_MIO_DATA_8822C << BIT_SHIFT_PCIE_MIO_DATA_8822C) +#define BIT_CLEAR_PCIE_MIO_DATA_8822C(x) ((x) & (~BITS_PCIE_MIO_DATA_8822C)) +#define BIT_GET_PCIE_MIO_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MIO_DATA_8822C) & BIT_MASK_PCIE_MIO_DATA_8822C) +#define BIT_SET_PCIE_MIO_DATA_8822C(x, v) \ + (BIT_CLEAR_PCIE_MIO_DATA_8822C(x) | BIT_PCIE_MIO_DATA_8822C(v)) + +/* 2 REG_WLRF1_8822C */ +#define BIT_S1_RFC_WO_0_8822C BIT(31) +#define BIT_S1_RFC_WT_0_8822C BIT(30) +#define BIT_S1_RFC_RSTB_8822C BIT(25) + +/* 2 REG_SYS_CFG1_8822C */ + +#define BIT_SHIFT_TRP_ICFG_8822C 28 +#define BIT_MASK_TRP_ICFG_8822C 0xf +#define BIT_TRP_ICFG_8822C(x) \ + (((x) & BIT_MASK_TRP_ICFG_8822C) << BIT_SHIFT_TRP_ICFG_8822C) +#define BITS_TRP_ICFG_8822C \ + (BIT_MASK_TRP_ICFG_8822C << BIT_SHIFT_TRP_ICFG_8822C) +#define BIT_CLEAR_TRP_ICFG_8822C(x) ((x) & (~BITS_TRP_ICFG_8822C)) +#define BIT_GET_TRP_ICFG_8822C(x) \ + (((x) >> BIT_SHIFT_TRP_ICFG_8822C) & BIT_MASK_TRP_ICFG_8822C) +#define BIT_SET_TRP_ICFG_8822C(x, v) \ + (BIT_CLEAR_TRP_ICFG_8822C(x) | BIT_TRP_ICFG_8822C(v)) + +#define BIT_RF_TYPE_ID_8822C BIT(27) +#define BIT_BD_HCI_SEL_8822C BIT(26) +#define BIT_BD_PKG_SEL_8822C BIT(25) +#define BIT_INTERNAL_EXTERNAL_SWR_8822C BIT(24) +#define BIT_RTL_ID_8822C BIT(23) +#define BIT_PAD_HWPD_IDN_8822C BIT(22) +#define BIT_TESTMODE_8822C BIT(20) + +#define BIT_SHIFT_VENDOR_ID_8822C 16 +#define BIT_MASK_VENDOR_ID_8822C 0xf +#define BIT_VENDOR_ID_8822C(x) \ + (((x) & BIT_MASK_VENDOR_ID_8822C) << BIT_SHIFT_VENDOR_ID_8822C) +#define BITS_VENDOR_ID_8822C \ + (BIT_MASK_VENDOR_ID_8822C << BIT_SHIFT_VENDOR_ID_8822C) +#define BIT_CLEAR_VENDOR_ID_8822C(x) ((x) & (~BITS_VENDOR_ID_8822C)) +#define BIT_GET_VENDOR_ID_8822C(x) \ + (((x) >> BIT_SHIFT_VENDOR_ID_8822C) & BIT_MASK_VENDOR_ID_8822C) +#define BIT_SET_VENDOR_ID_8822C(x, v) \ + (BIT_CLEAR_VENDOR_ID_8822C(x) | BIT_VENDOR_ID_8822C(v)) + +#define BIT_SHIFT_CHIP_VER_8822C 12 +#define BIT_MASK_CHIP_VER_8822C 0xf +#define BIT_CHIP_VER_8822C(x) \ + (((x) & BIT_MASK_CHIP_VER_8822C) << BIT_SHIFT_CHIP_VER_8822C) +#define BITS_CHIP_VER_8822C \ + (BIT_MASK_CHIP_VER_8822C << BIT_SHIFT_CHIP_VER_8822C) +#define BIT_CLEAR_CHIP_VER_8822C(x) ((x) & (~BITS_CHIP_VER_8822C)) +#define BIT_GET_CHIP_VER_8822C(x) \ + (((x) >> BIT_SHIFT_CHIP_VER_8822C) & BIT_MASK_CHIP_VER_8822C) +#define BIT_SET_CHIP_VER_8822C(x, v) \ + (BIT_CLEAR_CHIP_VER_8822C(x) | BIT_CHIP_VER_8822C(v)) + +#define BIT_BD_MAC3_8822C BIT(11) +#define BIT_BD_MAC1_8822C BIT(10) +#define BIT_BD_MAC2_8822C BIT(9) +#define BIT_SIC_IDLE_8822C BIT(8) +#define BIT_SW_OFFLOAD_EN_8822C BIT(7) +#define BIT_OCP_SHUTDN_8822C BIT(6) +#define BIT_V15_VLD_8822C BIT(5) +#define BIT_PCIRSTB_8822C BIT(4) +#define BIT_PCLK_VLD_8822C BIT(3) +#define BIT_UCLK_VLD_8822C BIT(2) +#define BIT_ACLK_VLD_8822C BIT(1) +#define BIT_XCLK_VLD_8822C BIT(0) + +/* 2 REG_SYS_STATUS1_8822C */ + +#define BIT_SHIFT_RF_RL_ID_8822C 28 +#define BIT_MASK_RF_RL_ID_8822C 0xf +#define BIT_RF_RL_ID_8822C(x) \ + (((x) & BIT_MASK_RF_RL_ID_8822C) << BIT_SHIFT_RF_RL_ID_8822C) +#define BITS_RF_RL_ID_8822C \ + (BIT_MASK_RF_RL_ID_8822C << BIT_SHIFT_RF_RL_ID_8822C) +#define BIT_CLEAR_RF_RL_ID_8822C(x) ((x) & (~BITS_RF_RL_ID_8822C)) +#define BIT_GET_RF_RL_ID_8822C(x) \ + (((x) >> BIT_SHIFT_RF_RL_ID_8822C) & BIT_MASK_RF_RL_ID_8822C) +#define BIT_SET_RF_RL_ID_8822C(x, v) \ + (BIT_CLEAR_RF_RL_ID_8822C(x) | BIT_RF_RL_ID_8822C(v)) + +#define BIT_HPHY_ICFG_8822C BIT(19) + +#define BIT_SHIFT_SEL_0XC0_8822C 16 +#define BIT_MASK_SEL_0XC0_8822C 0x3 +#define BIT_SEL_0XC0_8822C(x) \ + (((x) & BIT_MASK_SEL_0XC0_8822C) << BIT_SHIFT_SEL_0XC0_8822C) +#define BITS_SEL_0XC0_8822C \ + (BIT_MASK_SEL_0XC0_8822C << BIT_SHIFT_SEL_0XC0_8822C) +#define BIT_CLEAR_SEL_0XC0_8822C(x) ((x) & (~BITS_SEL_0XC0_8822C)) +#define BIT_GET_SEL_0XC0_8822C(x) \ + (((x) >> BIT_SHIFT_SEL_0XC0_8822C) & BIT_MASK_SEL_0XC0_8822C) +#define BIT_SET_SEL_0XC0_8822C(x, v) \ + (BIT_CLEAR_SEL_0XC0_8822C(x) | BIT_SEL_0XC0_8822C(v)) + +#define BIT_SHIFT_HCI_SEL_V4_8822C 12 +#define BIT_MASK_HCI_SEL_V4_8822C 0x3 +#define BIT_HCI_SEL_V4_8822C(x) \ + (((x) & BIT_MASK_HCI_SEL_V4_8822C) << BIT_SHIFT_HCI_SEL_V4_8822C) +#define BITS_HCI_SEL_V4_8822C \ + (BIT_MASK_HCI_SEL_V4_8822C << BIT_SHIFT_HCI_SEL_V4_8822C) +#define BIT_CLEAR_HCI_SEL_V4_8822C(x) ((x) & (~BITS_HCI_SEL_V4_8822C)) +#define BIT_GET_HCI_SEL_V4_8822C(x) \ + (((x) >> BIT_SHIFT_HCI_SEL_V4_8822C) & BIT_MASK_HCI_SEL_V4_8822C) +#define BIT_SET_HCI_SEL_V4_8822C(x, v) \ + (BIT_CLEAR_HCI_SEL_V4_8822C(x) | BIT_HCI_SEL_V4_8822C(v)) + +#define BIT_USB_OPERATION_MODE_8822C BIT(10) +#define BIT_BT_PDN_8822C BIT(9) +#define BIT_AUTO_WLPON_8822C BIT(8) +#define BIT_WL_MODE_8822C BIT(7) +#define BIT_PKG_SEL_HCI_8822C BIT(6) + +#define BIT_SHIFT_PAD_HCI_SEL_V2_8822C 3 +#define BIT_MASK_PAD_HCI_SEL_V2_8822C 0x3 +#define BIT_PAD_HCI_SEL_V2_8822C(x) \ + (((x) & BIT_MASK_PAD_HCI_SEL_V2_8822C) \ + << BIT_SHIFT_PAD_HCI_SEL_V2_8822C) +#define BITS_PAD_HCI_SEL_V2_8822C \ + (BIT_MASK_PAD_HCI_SEL_V2_8822C << BIT_SHIFT_PAD_HCI_SEL_V2_8822C) +#define BIT_CLEAR_PAD_HCI_SEL_V2_8822C(x) ((x) & (~BITS_PAD_HCI_SEL_V2_8822C)) +#define BIT_GET_PAD_HCI_SEL_V2_8822C(x) \ + (((x) >> BIT_SHIFT_PAD_HCI_SEL_V2_8822C) & \ + BIT_MASK_PAD_HCI_SEL_V2_8822C) +#define BIT_SET_PAD_HCI_SEL_V2_8822C(x, v) \ + (BIT_CLEAR_PAD_HCI_SEL_V2_8822C(x) | BIT_PAD_HCI_SEL_V2_8822C(v)) + +#define BIT_SHIFT_EFS_HCI_SEL_V1_8822C 0 +#define BIT_MASK_EFS_HCI_SEL_V1_8822C 0x7 +#define BIT_EFS_HCI_SEL_V1_8822C(x) \ + (((x) & BIT_MASK_EFS_HCI_SEL_V1_8822C) \ + << BIT_SHIFT_EFS_HCI_SEL_V1_8822C) +#define BITS_EFS_HCI_SEL_V1_8822C \ + (BIT_MASK_EFS_HCI_SEL_V1_8822C << BIT_SHIFT_EFS_HCI_SEL_V1_8822C) +#define BIT_CLEAR_EFS_HCI_SEL_V1_8822C(x) ((x) & (~BITS_EFS_HCI_SEL_V1_8822C)) +#define BIT_GET_EFS_HCI_SEL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_EFS_HCI_SEL_V1_8822C) & \ + BIT_MASK_EFS_HCI_SEL_V1_8822C) +#define BIT_SET_EFS_HCI_SEL_V1_8822C(x, v) \ + (BIT_CLEAR_EFS_HCI_SEL_V1_8822C(x) | BIT_EFS_HCI_SEL_V1_8822C(v)) + +/* 2 REG_SYS_STATUS2_8822C */ +#define BIT_HIOE_ON_TIMEOUT_8822C BIT(23) +#define BIT_SIC_ON_TIMEOUT_8822C BIT(22) +#define BIT_CPU_ON_TIMEOUT_8822C BIT(21) +#define BIT_HCI_ON_TIMEOUT_8822C BIT(20) +#define BIT_SIO_ALDN_8822C BIT(19) +#define BIT_USB_ALDN_8822C BIT(18) +#define BIT_PCI_ALDN_8822C BIT(17) +#define BIT_SYS_ALDN_8822C BIT(16) + +#define BIT_SHIFT_EPVID1_8822C 8 +#define BIT_MASK_EPVID1_8822C 0xff +#define BIT_EPVID1_8822C(x) \ + (((x) & BIT_MASK_EPVID1_8822C) << BIT_SHIFT_EPVID1_8822C) +#define BITS_EPVID1_8822C (BIT_MASK_EPVID1_8822C << BIT_SHIFT_EPVID1_8822C) +#define BIT_CLEAR_EPVID1_8822C(x) ((x) & (~BITS_EPVID1_8822C)) +#define BIT_GET_EPVID1_8822C(x) \ + (((x) >> BIT_SHIFT_EPVID1_8822C) & BIT_MASK_EPVID1_8822C) +#define BIT_SET_EPVID1_8822C(x, v) \ + (BIT_CLEAR_EPVID1_8822C(x) | BIT_EPVID1_8822C(v)) + +#define BIT_SHIFT_EPVID0_8822C 0 +#define BIT_MASK_EPVID0_8822C 0xff +#define BIT_EPVID0_8822C(x) \ + (((x) & BIT_MASK_EPVID0_8822C) << BIT_SHIFT_EPVID0_8822C) +#define BITS_EPVID0_8822C (BIT_MASK_EPVID0_8822C << BIT_SHIFT_EPVID0_8822C) +#define BIT_CLEAR_EPVID0_8822C(x) ((x) & (~BITS_EPVID0_8822C)) +#define BIT_GET_EPVID0_8822C(x) \ + (((x) >> BIT_SHIFT_EPVID0_8822C) & BIT_MASK_EPVID0_8822C) +#define BIT_SET_EPVID0_8822C(x, v) \ + (BIT_CLEAR_EPVID0_8822C(x) | BIT_EPVID0_8822C(v)) + +/* 2 REG_SYS_CFG2_8822C */ +#define BIT_HCI_SEL_EMBEDDED_8822C BIT(8) + +#define BIT_SHIFT_HW_ID_8822C 0 +#define BIT_MASK_HW_ID_8822C 0xff +#define BIT_HW_ID_8822C(x) \ + (((x) & BIT_MASK_HW_ID_8822C) << BIT_SHIFT_HW_ID_8822C) +#define BITS_HW_ID_8822C (BIT_MASK_HW_ID_8822C << BIT_SHIFT_HW_ID_8822C) +#define BIT_CLEAR_HW_ID_8822C(x) ((x) & (~BITS_HW_ID_8822C)) +#define BIT_GET_HW_ID_8822C(x) \ + (((x) >> BIT_SHIFT_HW_ID_8822C) & BIT_MASK_HW_ID_8822C) +#define BIT_SET_HW_ID_8822C(x, v) \ + (BIT_CLEAR_HW_ID_8822C(x) | BIT_HW_ID_8822C(v)) + +/* 2 REG_SYS_CFG3_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_ANAPARSW_MAC_0_8822C */ +#define BIT_OCP_L_8822C BIT(31) +#define BIT_POWOCP_L_8822C BIT(30) + +#define BIT_SHIFT_CF_L_V2_8822C 28 +#define BIT_MASK_CF_L_V2_8822C 0x3 +#define BIT_CF_L_V2_8822C(x) \ + (((x) & BIT_MASK_CF_L_V2_8822C) << BIT_SHIFT_CF_L_V2_8822C) +#define BITS_CF_L_V2_8822C (BIT_MASK_CF_L_V2_8822C << BIT_SHIFT_CF_L_V2_8822C) +#define BIT_CLEAR_CF_L_V2_8822C(x) ((x) & (~BITS_CF_L_V2_8822C)) +#define BIT_GET_CF_L_V2_8822C(x) \ + (((x) >> BIT_SHIFT_CF_L_V2_8822C) & BIT_MASK_CF_L_V2_8822C) +#define BIT_SET_CF_L_V2_8822C(x, v) \ + (BIT_CLEAR_CF_L_V2_8822C(x) | BIT_CF_L_V2_8822C(v)) + +#define BIT_SHIFT_CFC_L_V2_8822C 26 +#define BIT_MASK_CFC_L_V2_8822C 0x3 +#define BIT_CFC_L_V2_8822C(x) \ + (((x) & BIT_MASK_CFC_L_V2_8822C) << BIT_SHIFT_CFC_L_V2_8822C) +#define BITS_CFC_L_V2_8822C \ + (BIT_MASK_CFC_L_V2_8822C << BIT_SHIFT_CFC_L_V2_8822C) +#define BIT_CLEAR_CFC_L_V2_8822C(x) ((x) & (~BITS_CFC_L_V2_8822C)) +#define BIT_GET_CFC_L_V2_8822C(x) \ + (((x) >> BIT_SHIFT_CFC_L_V2_8822C) & BIT_MASK_CFC_L_V2_8822C) +#define BIT_SET_CFC_L_V2_8822C(x, v) \ + (BIT_CLEAR_CFC_L_V2_8822C(x) | BIT_CFC_L_V2_8822C(v)) + +#define BIT_SHIFT_R3_L_V2_8822C 24 +#define BIT_MASK_R3_L_V2_8822C 0x3 +#define BIT_R3_L_V2_8822C(x) \ + (((x) & BIT_MASK_R3_L_V2_8822C) << BIT_SHIFT_R3_L_V2_8822C) +#define BITS_R3_L_V2_8822C (BIT_MASK_R3_L_V2_8822C << BIT_SHIFT_R3_L_V2_8822C) +#define BIT_CLEAR_R3_L_V2_8822C(x) ((x) & (~BITS_R3_L_V2_8822C)) +#define BIT_GET_R3_L_V2_8822C(x) \ + (((x) >> BIT_SHIFT_R3_L_V2_8822C) & BIT_MASK_R3_L_V2_8822C) +#define BIT_SET_R3_L_V2_8822C(x, v) \ + (BIT_CLEAR_R3_L_V2_8822C(x) | BIT_R3_L_V2_8822C(v)) + +#define BIT_SHIFT_R2_L_8822C 22 +#define BIT_MASK_R2_L_8822C 0x3 +#define BIT_R2_L_8822C(x) (((x) & BIT_MASK_R2_L_8822C) << BIT_SHIFT_R2_L_8822C) +#define BITS_R2_L_8822C (BIT_MASK_R2_L_8822C << BIT_SHIFT_R2_L_8822C) +#define BIT_CLEAR_R2_L_8822C(x) ((x) & (~BITS_R2_L_8822C)) +#define BIT_GET_R2_L_8822C(x) \ + (((x) >> BIT_SHIFT_R2_L_8822C) & BIT_MASK_R2_L_8822C) +#define BIT_SET_R2_L_8822C(x, v) (BIT_CLEAR_R2_L_8822C(x) | BIT_R2_L_8822C(v)) + +#define BIT_SHIFT_R1_L_8822C 20 +#define BIT_MASK_R1_L_8822C 0x3 +#define BIT_R1_L_8822C(x) (((x) & BIT_MASK_R1_L_8822C) << BIT_SHIFT_R1_L_8822C) +#define BITS_R1_L_8822C (BIT_MASK_R1_L_8822C << BIT_SHIFT_R1_L_8822C) +#define BIT_CLEAR_R1_L_8822C(x) ((x) & (~BITS_R1_L_8822C)) +#define BIT_GET_R1_L_8822C(x) \ + (((x) >> BIT_SHIFT_R1_L_8822C) & BIT_MASK_R1_L_8822C) +#define BIT_SET_R1_L_8822C(x, v) (BIT_CLEAR_R1_L_8822C(x) | BIT_R1_L_8822C(v)) + +#define BIT_SHIFT_C3_L_8822C 18 +#define BIT_MASK_C3_L_8822C 0x3 +#define BIT_C3_L_8822C(x) (((x) & BIT_MASK_C3_L_8822C) << BIT_SHIFT_C3_L_8822C) +#define BITS_C3_L_8822C (BIT_MASK_C3_L_8822C << BIT_SHIFT_C3_L_8822C) +#define BIT_CLEAR_C3_L_8822C(x) ((x) & (~BITS_C3_L_8822C)) +#define BIT_GET_C3_L_8822C(x) \ + (((x) >> BIT_SHIFT_C3_L_8822C) & BIT_MASK_C3_L_8822C) +#define BIT_SET_C3_L_8822C(x, v) (BIT_CLEAR_C3_L_8822C(x) | BIT_C3_L_8822C(v)) + +#define BIT_SHIFT_C2_L_8822C 16 +#define BIT_MASK_C2_L_8822C 0x3 +#define BIT_C2_L_8822C(x) (((x) & BIT_MASK_C2_L_8822C) << BIT_SHIFT_C2_L_8822C) +#define BITS_C2_L_8822C (BIT_MASK_C2_L_8822C << BIT_SHIFT_C2_L_8822C) +#define BIT_CLEAR_C2_L_8822C(x) ((x) & (~BITS_C2_L_8822C)) +#define BIT_GET_C2_L_8822C(x) \ + (((x) >> BIT_SHIFT_C2_L_8822C) & BIT_MASK_C2_L_8822C) +#define BIT_SET_C2_L_8822C(x, v) (BIT_CLEAR_C2_L_8822C(x) | BIT_C2_L_8822C(v)) + +#define BIT_SHIFT_C1_L_V2_8822C 14 +#define BIT_MASK_C1_L_V2_8822C 0x3 +#define BIT_C1_L_V2_8822C(x) \ + (((x) & BIT_MASK_C1_L_V2_8822C) << BIT_SHIFT_C1_L_V2_8822C) +#define BITS_C1_L_V2_8822C (BIT_MASK_C1_L_V2_8822C << BIT_SHIFT_C1_L_V2_8822C) +#define BIT_CLEAR_C1_L_V2_8822C(x) ((x) & (~BITS_C1_L_V2_8822C)) +#define BIT_GET_C1_L_V2_8822C(x) \ + (((x) >> BIT_SHIFT_C1_L_V2_8822C) & BIT_MASK_C1_L_V2_8822C) +#define BIT_SET_C1_L_V2_8822C(x, v) \ + (BIT_CLEAR_C1_L_V2_8822C(x) | BIT_C1_L_V2_8822C(v)) + +#define BIT_REG_OCPS_L_V2_8822C BIT(13) +#define BIT_REG_PWM_L_8822C BIT(12) + +#define BIT_SHIFT_V15ADJ_L_8822C 9 +#define BIT_MASK_V15ADJ_L_8822C 0x7 +#define BIT_V15ADJ_L_8822C(x) \ + (((x) & BIT_MASK_V15ADJ_L_8822C) << BIT_SHIFT_V15ADJ_L_8822C) +#define BITS_V15ADJ_L_8822C \ + (BIT_MASK_V15ADJ_L_8822C << BIT_SHIFT_V15ADJ_L_8822C) +#define BIT_CLEAR_V15ADJ_L_8822C(x) ((x) & (~BITS_V15ADJ_L_8822C)) +#define BIT_GET_V15ADJ_L_8822C(x) \ + (((x) >> BIT_SHIFT_V15ADJ_L_8822C) & BIT_MASK_V15ADJ_L_8822C) +#define BIT_SET_V15ADJ_L_8822C(x, v) \ + (BIT_CLEAR_V15ADJ_L_8822C(x) | BIT_V15ADJ_L_8822C(v)) + +#define BIT_SHIFT_IN_L_8822C 6 +#define BIT_MASK_IN_L_8822C 0x7 +#define BIT_IN_L_8822C(x) (((x) & BIT_MASK_IN_L_8822C) << BIT_SHIFT_IN_L_8822C) +#define BITS_IN_L_8822C (BIT_MASK_IN_L_8822C << BIT_SHIFT_IN_L_8822C) +#define BIT_CLEAR_IN_L_8822C(x) ((x) & (~BITS_IN_L_8822C)) +#define BIT_GET_IN_L_8822C(x) \ + (((x) >> BIT_SHIFT_IN_L_8822C) & BIT_MASK_IN_L_8822C) +#define BIT_SET_IN_L_8822C(x, v) (BIT_CLEAR_IN_L_8822C(x) | BIT_IN_L_8822C(v)) + +#define BIT_SHIFT_STD_L_8822C 4 +#define BIT_MASK_STD_L_8822C 0x3 +#define BIT_STD_L_8822C(x) \ + (((x) & BIT_MASK_STD_L_8822C) << BIT_SHIFT_STD_L_8822C) +#define BITS_STD_L_8822C (BIT_MASK_STD_L_8822C << BIT_SHIFT_STD_L_8822C) +#define BIT_CLEAR_STD_L_8822C(x) ((x) & (~BITS_STD_L_8822C)) +#define BIT_GET_STD_L_8822C(x) \ + (((x) >> BIT_SHIFT_STD_L_8822C) & BIT_MASK_STD_L_8822C) +#define BIT_SET_STD_L_8822C(x, v) \ + (BIT_CLEAR_STD_L_8822C(x) | BIT_STD_L_8822C(v)) + +#define BIT_SHIFT_VOL_L_8822C 0 +#define BIT_MASK_VOL_L_8822C 0xf +#define BIT_VOL_L_8822C(x) \ + (((x) & BIT_MASK_VOL_L_8822C) << BIT_SHIFT_VOL_L_8822C) +#define BITS_VOL_L_8822C (BIT_MASK_VOL_L_8822C << BIT_SHIFT_VOL_L_8822C) +#define BIT_CLEAR_VOL_L_8822C(x) ((x) & (~BITS_VOL_L_8822C)) +#define BIT_GET_VOL_L_8822C(x) \ + (((x) >> BIT_SHIFT_VOL_L_8822C) & BIT_MASK_VOL_L_8822C) +#define BIT_SET_VOL_L_8822C(x, v) \ + (BIT_CLEAR_VOL_L_8822C(x) | BIT_VOL_L_8822C(v)) + +/* 2 REG_ANAPARSW_MAC_1_8822C */ + +#define BIT_SHIFT_OCP_L_PFM_8822C 29 +#define BIT_MASK_OCP_L_PFM_8822C 0x7 +#define BIT_OCP_L_PFM_8822C(x) \ + (((x) & BIT_MASK_OCP_L_PFM_8822C) << BIT_SHIFT_OCP_L_PFM_8822C) +#define BITS_OCP_L_PFM_8822C \ + (BIT_MASK_OCP_L_PFM_8822C << BIT_SHIFT_OCP_L_PFM_8822C) +#define BIT_CLEAR_OCP_L_PFM_8822C(x) ((x) & (~BITS_OCP_L_PFM_8822C)) +#define BIT_GET_OCP_L_PFM_8822C(x) \ + (((x) >> BIT_SHIFT_OCP_L_PFM_8822C) & BIT_MASK_OCP_L_PFM_8822C) +#define BIT_SET_OCP_L_PFM_8822C(x, v) \ + (BIT_CLEAR_OCP_L_PFM_8822C(x) | BIT_OCP_L_PFM_8822C(v)) + +#define BIT_SHIFT_CFC_L_PFM_8822C 27 +#define BIT_MASK_CFC_L_PFM_8822C 0x3 +#define BIT_CFC_L_PFM_8822C(x) \ + (((x) & BIT_MASK_CFC_L_PFM_8822C) << BIT_SHIFT_CFC_L_PFM_8822C) +#define BITS_CFC_L_PFM_8822C \ + (BIT_MASK_CFC_L_PFM_8822C << BIT_SHIFT_CFC_L_PFM_8822C) +#define BIT_CLEAR_CFC_L_PFM_8822C(x) ((x) & (~BITS_CFC_L_PFM_8822C)) +#define BIT_GET_CFC_L_PFM_8822C(x) \ + (((x) >> BIT_SHIFT_CFC_L_PFM_8822C) & BIT_MASK_CFC_L_PFM_8822C) +#define BIT_SET_CFC_L_PFM_8822C(x, v) \ + (BIT_CLEAR_CFC_L_PFM_8822C(x) | BIT_CFC_L_PFM_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_REG_FREQ_L_V1_8822C 20 +#define BIT_MASK_REG_FREQ_L_V1_8822C 0x7 +#define BIT_REG_FREQ_L_V1_8822C(x) \ + (((x) & BIT_MASK_REG_FREQ_L_V1_8822C) << BIT_SHIFT_REG_FREQ_L_V1_8822C) +#define BITS_REG_FREQ_L_V1_8822C \ + (BIT_MASK_REG_FREQ_L_V1_8822C << BIT_SHIFT_REG_FREQ_L_V1_8822C) +#define BIT_CLEAR_REG_FREQ_L_V1_8822C(x) ((x) & (~BITS_REG_FREQ_L_V1_8822C)) +#define BIT_GET_REG_FREQ_L_V1_8822C(x) \ + (((x) >> BIT_SHIFT_REG_FREQ_L_V1_8822C) & BIT_MASK_REG_FREQ_L_V1_8822C) +#define BIT_SET_REG_FREQ_L_V1_8822C(x, v) \ + (BIT_CLEAR_REG_FREQ_L_V1_8822C(x) | BIT_REG_FREQ_L_V1_8822C(v)) + +#define BIT_EN_DUTY_8822C BIT(19) + +#define BIT_SHIFT_REG_MODE_V2_8822C 17 +#define BIT_MASK_REG_MODE_V2_8822C 0x3 +#define BIT_REG_MODE_V2_8822C(x) \ + (((x) & BIT_MASK_REG_MODE_V2_8822C) << BIT_SHIFT_REG_MODE_V2_8822C) +#define BITS_REG_MODE_V2_8822C \ + (BIT_MASK_REG_MODE_V2_8822C << BIT_SHIFT_REG_MODE_V2_8822C) +#define BIT_CLEAR_REG_MODE_V2_8822C(x) ((x) & (~BITS_REG_MODE_V2_8822C)) +#define BIT_GET_REG_MODE_V2_8822C(x) \ + (((x) >> BIT_SHIFT_REG_MODE_V2_8822C) & BIT_MASK_REG_MODE_V2_8822C) +#define BIT_SET_REG_MODE_V2_8822C(x, v) \ + (BIT_CLEAR_REG_MODE_V2_8822C(x) | BIT_REG_MODE_V2_8822C(v)) + +#define BIT_EN_SP_8822C BIT(16) +#define BIT_REG_AUTO_L_V2_8822C BIT(15) +#define BIT_REG_LDOF_L_V2_8822C BIT(14) +#define BIT_REG_TYPE_L_V2_8822C BIT(13) +#define BIT_VO15_V1P05_H_8822C BIT(12) +#define BIT_ARENB_L_V2_8822C BIT(11) + +#define BIT_SHIFT_TBOX_L1_V2_8822C 9 +#define BIT_MASK_TBOX_L1_V2_8822C 0x3 +#define BIT_TBOX_L1_V2_8822C(x) \ + (((x) & BIT_MASK_TBOX_L1_V2_8822C) << BIT_SHIFT_TBOX_L1_V2_8822C) +#define BITS_TBOX_L1_V2_8822C \ + (BIT_MASK_TBOX_L1_V2_8822C << BIT_SHIFT_TBOX_L1_V2_8822C) +#define BIT_CLEAR_TBOX_L1_V2_8822C(x) ((x) & (~BITS_TBOX_L1_V2_8822C)) +#define BIT_GET_TBOX_L1_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TBOX_L1_V2_8822C) & BIT_MASK_TBOX_L1_V2_8822C) +#define BIT_SET_TBOX_L1_V2_8822C(x, v) \ + (BIT_CLEAR_TBOX_L1_V2_8822C(x) | BIT_TBOX_L1_V2_8822C(v)) + +#define BIT_SHIFT_REG_DELAY_L_8822C 7 +#define BIT_MASK_REG_DELAY_L_8822C 0x3 +#define BIT_REG_DELAY_L_8822C(x) \ + (((x) & BIT_MASK_REG_DELAY_L_8822C) << BIT_SHIFT_REG_DELAY_L_8822C) +#define BITS_REG_DELAY_L_8822C \ + (BIT_MASK_REG_DELAY_L_8822C << BIT_SHIFT_REG_DELAY_L_8822C) +#define BIT_CLEAR_REG_DELAY_L_8822C(x) ((x) & (~BITS_REG_DELAY_L_8822C)) +#define BIT_GET_REG_DELAY_L_8822C(x) \ + (((x) >> BIT_SHIFT_REG_DELAY_L_8822C) & BIT_MASK_REG_DELAY_L_8822C) +#define BIT_SET_REG_DELAY_L_8822C(x, v) \ + (BIT_CLEAR_REG_DELAY_L_8822C(x) | BIT_REG_DELAY_L_8822C(v)) + +#define BIT_REG_CLAMP_D_L_8822C BIT(6) +#define BIT_REG_BYPASS_L_V2_8822C BIT(5) +#define BIT_REG_AUTOZCD_L_8822C BIT(4) +#define BIT_POW_ZCD_L_V2_8822C BIT(3) +#define BIT_REG_HALF_L_8822C BIT(2) + +#define BIT_SHIFT_OCP_L_V2_8822C 0 +#define BIT_MASK_OCP_L_V2_8822C 0x3 +#define BIT_OCP_L_V2_8822C(x) \ + (((x) & BIT_MASK_OCP_L_V2_8822C) << BIT_SHIFT_OCP_L_V2_8822C) +#define BITS_OCP_L_V2_8822C \ + (BIT_MASK_OCP_L_V2_8822C << BIT_SHIFT_OCP_L_V2_8822C) +#define BIT_CLEAR_OCP_L_V2_8822C(x) ((x) & (~BITS_OCP_L_V2_8822C)) +#define BIT_GET_OCP_L_V2_8822C(x) \ + (((x) >> BIT_SHIFT_OCP_L_V2_8822C) & BIT_MASK_OCP_L_V2_8822C) +#define BIT_SET_OCP_L_V2_8822C(x, v) \ + (BIT_CLEAR_OCP_L_V2_8822C(x) | BIT_OCP_L_V2_8822C(v)) + +/* 2 REG_ANAPAR_MAC_0_8822C */ + +#define BIT_SHIFT_REG_LPF_R3_8822C 29 +#define BIT_MASK_REG_LPF_R3_8822C 0x7 +#define BIT_REG_LPF_R3_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_R3_8822C) << BIT_SHIFT_REG_LPF_R3_8822C) +#define BITS_REG_LPF_R3_8822C \ + (BIT_MASK_REG_LPF_R3_8822C << BIT_SHIFT_REG_LPF_R3_8822C) +#define BIT_CLEAR_REG_LPF_R3_8822C(x) ((x) & (~BITS_REG_LPF_R3_8822C)) +#define BIT_GET_REG_LPF_R3_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3_8822C) & BIT_MASK_REG_LPF_R3_8822C) +#define BIT_SET_REG_LPF_R3_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_R3_8822C(x) | BIT_REG_LPF_R3_8822C(v)) + +#define BIT_SHIFT_REG_LPF_R2_8822C 24 +#define BIT_MASK_REG_LPF_R2_8822C 0x1f +#define BIT_REG_LPF_R2_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_R2_8822C) << BIT_SHIFT_REG_LPF_R2_8822C) +#define BITS_REG_LPF_R2_8822C \ + (BIT_MASK_REG_LPF_R2_8822C << BIT_SHIFT_REG_LPF_R2_8822C) +#define BIT_CLEAR_REG_LPF_R2_8822C(x) ((x) & (~BITS_REG_LPF_R2_8822C)) +#define BIT_GET_REG_LPF_R2_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R2_8822C) & BIT_MASK_REG_LPF_R2_8822C) +#define BIT_SET_REG_LPF_R2_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_R2_8822C(x) | BIT_REG_LPF_R2_8822C(v)) + +#define BIT_SHIFT_REG_LPF_C3_8822C 21 +#define BIT_MASK_REG_LPF_C3_8822C 0x7 +#define BIT_REG_LPF_C3_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_C3_8822C) << BIT_SHIFT_REG_LPF_C3_8822C) +#define BITS_REG_LPF_C3_8822C \ + (BIT_MASK_REG_LPF_C3_8822C << BIT_SHIFT_REG_LPF_C3_8822C) +#define BIT_CLEAR_REG_LPF_C3_8822C(x) ((x) & (~BITS_REG_LPF_C3_8822C)) +#define BIT_GET_REG_LPF_C3_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C3_8822C) & BIT_MASK_REG_LPF_C3_8822C) +#define BIT_SET_REG_LPF_C3_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_C3_8822C(x) | BIT_REG_LPF_C3_8822C(v)) + +#define BIT_SHIFT_REG_LPF_C2_8822C 18 +#define BIT_MASK_REG_LPF_C2_8822C 0x7 +#define BIT_REG_LPF_C2_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_C2_8822C) << BIT_SHIFT_REG_LPF_C2_8822C) +#define BITS_REG_LPF_C2_8822C \ + (BIT_MASK_REG_LPF_C2_8822C << BIT_SHIFT_REG_LPF_C2_8822C) +#define BIT_CLEAR_REG_LPF_C2_8822C(x) ((x) & (~BITS_REG_LPF_C2_8822C)) +#define BIT_GET_REG_LPF_C2_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C2_8822C) & BIT_MASK_REG_LPF_C2_8822C) +#define BIT_SET_REG_LPF_C2_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_C2_8822C(x) | BIT_REG_LPF_C2_8822C(v)) + +#define BIT_SHIFT_REG_LPF_C1_8822C 15 +#define BIT_MASK_REG_LPF_C1_8822C 0x7 +#define BIT_REG_LPF_C1_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_C1_8822C) << BIT_SHIFT_REG_LPF_C1_8822C) +#define BITS_REG_LPF_C1_8822C \ + (BIT_MASK_REG_LPF_C1_8822C << BIT_SHIFT_REG_LPF_C1_8822C) +#define BIT_CLEAR_REG_LPF_C1_8822C(x) ((x) & (~BITS_REG_LPF_C1_8822C)) +#define BIT_GET_REG_LPF_C1_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C1_8822C) & BIT_MASK_REG_LPF_C1_8822C) +#define BIT_SET_REG_LPF_C1_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_C1_8822C(x) | BIT_REG_LPF_C1_8822C(v)) + +#define BIT_SHIFT_REG_LDO_SEL_V1_8822C 13 +#define BIT_MASK_REG_LDO_SEL_V1_8822C 0x3 +#define BIT_REG_LDO_SEL_V1_8822C(x) \ + (((x) & BIT_MASK_REG_LDO_SEL_V1_8822C) \ + << BIT_SHIFT_REG_LDO_SEL_V1_8822C) +#define BITS_REG_LDO_SEL_V1_8822C \ + (BIT_MASK_REG_LDO_SEL_V1_8822C << BIT_SHIFT_REG_LDO_SEL_V1_8822C) +#define BIT_CLEAR_REG_LDO_SEL_V1_8822C(x) ((x) & (~BITS_REG_LDO_SEL_V1_8822C)) +#define BIT_GET_REG_LDO_SEL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LDO_SEL_V1_8822C) & \ + BIT_MASK_REG_LDO_SEL_V1_8822C) +#define BIT_SET_REG_LDO_SEL_V1_8822C(x, v) \ + (BIT_CLEAR_REG_LDO_SEL_V1_8822C(x) | BIT_REG_LDO_SEL_V1_8822C(v)) + +#define BIT_REG_CP_ICPX2_8822C BIT(12) + +#define BIT_SHIFT_REG_CP_ICP_SEL_FAST_8822C 9 +#define BIT_MASK_REG_CP_ICP_SEL_FAST_8822C 0x7 +#define BIT_REG_CP_ICP_SEL_FAST_8822C(x) \ + (((x) & BIT_MASK_REG_CP_ICP_SEL_FAST_8822C) \ + << BIT_SHIFT_REG_CP_ICP_SEL_FAST_8822C) +#define BITS_REG_CP_ICP_SEL_FAST_8822C \ + (BIT_MASK_REG_CP_ICP_SEL_FAST_8822C \ + << BIT_SHIFT_REG_CP_ICP_SEL_FAST_8822C) +#define BIT_CLEAR_REG_CP_ICP_SEL_FAST_8822C(x) \ + ((x) & (~BITS_REG_CP_ICP_SEL_FAST_8822C)) +#define BIT_GET_REG_CP_ICP_SEL_FAST_8822C(x) \ + (((x) >> BIT_SHIFT_REG_CP_ICP_SEL_FAST_8822C) & \ + BIT_MASK_REG_CP_ICP_SEL_FAST_8822C) +#define BIT_SET_REG_CP_ICP_SEL_FAST_8822C(x, v) \ + (BIT_CLEAR_REG_CP_ICP_SEL_FAST_8822C(x) | \ + BIT_REG_CP_ICP_SEL_FAST_8822C(v)) + +#define BIT_SHIFT_REG_CP_ICP_SEL_8822C 6 +#define BIT_MASK_REG_CP_ICP_SEL_8822C 0x7 +#define BIT_REG_CP_ICP_SEL_8822C(x) \ + (((x) & BIT_MASK_REG_CP_ICP_SEL_8822C) \ + << BIT_SHIFT_REG_CP_ICP_SEL_8822C) +#define BITS_REG_CP_ICP_SEL_8822C \ + (BIT_MASK_REG_CP_ICP_SEL_8822C << BIT_SHIFT_REG_CP_ICP_SEL_8822C) +#define BIT_CLEAR_REG_CP_ICP_SEL_8822C(x) ((x) & (~BITS_REG_CP_ICP_SEL_8822C)) +#define BIT_GET_REG_CP_ICP_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_REG_CP_ICP_SEL_8822C) & \ + BIT_MASK_REG_CP_ICP_SEL_8822C) +#define BIT_SET_REG_CP_ICP_SEL_8822C(x, v) \ + (BIT_CLEAR_REG_CP_ICP_SEL_8822C(x) | BIT_REG_CP_ICP_SEL_8822C(v)) + +#define BIT_SHIFT_REG_IB_PI_8822C 4 +#define BIT_MASK_REG_IB_PI_8822C 0x3 +#define BIT_REG_IB_PI_8822C(x) \ + (((x) & BIT_MASK_REG_IB_PI_8822C) << BIT_SHIFT_REG_IB_PI_8822C) +#define BITS_REG_IB_PI_8822C \ + (BIT_MASK_REG_IB_PI_8822C << BIT_SHIFT_REG_IB_PI_8822C) +#define BIT_CLEAR_REG_IB_PI_8822C(x) ((x) & (~BITS_REG_IB_PI_8822C)) +#define BIT_GET_REG_IB_PI_8822C(x) \ + (((x) >> BIT_SHIFT_REG_IB_PI_8822C) & BIT_MASK_REG_IB_PI_8822C) +#define BIT_SET_REG_IB_PI_8822C(x, v) \ + (BIT_CLEAR_REG_IB_PI_8822C(x) | BIT_REG_IB_PI_8822C(v)) + +#define BIT_LDO2PWRCUT_8822C BIT(3) +#define BIT_VPULSE_LDO_8822C BIT(2) + +#define BIT_SHIFT_LDO_VSEL_8822C 0 +#define BIT_MASK_LDO_VSEL_8822C 0x3 +#define BIT_LDO_VSEL_8822C(x) \ + (((x) & BIT_MASK_LDO_VSEL_8822C) << BIT_SHIFT_LDO_VSEL_8822C) +#define BITS_LDO_VSEL_8822C \ + (BIT_MASK_LDO_VSEL_8822C << BIT_SHIFT_LDO_VSEL_8822C) +#define BIT_CLEAR_LDO_VSEL_8822C(x) ((x) & (~BITS_LDO_VSEL_8822C)) +#define BIT_GET_LDO_VSEL_8822C(x) \ + (((x) >> BIT_SHIFT_LDO_VSEL_8822C) & BIT_MASK_LDO_VSEL_8822C) +#define BIT_SET_LDO_VSEL_8822C(x, v) \ + (BIT_CLEAR_LDO_VSEL_8822C(x) | BIT_LDO_VSEL_8822C(v)) + +/* 2 REG_ANAPAR_MAC_1_8822C */ + +#define BIT_SHIFT_REG_CK_MON_SEL_8822C 29 +#define BIT_MASK_REG_CK_MON_SEL_8822C 0x7 +#define BIT_REG_CK_MON_SEL_8822C(x) \ + (((x) & BIT_MASK_REG_CK_MON_SEL_8822C) \ + << BIT_SHIFT_REG_CK_MON_SEL_8822C) +#define BITS_REG_CK_MON_SEL_8822C \ + (BIT_MASK_REG_CK_MON_SEL_8822C << BIT_SHIFT_REG_CK_MON_SEL_8822C) +#define BIT_CLEAR_REG_CK_MON_SEL_8822C(x) ((x) & (~BITS_REG_CK_MON_SEL_8822C)) +#define BIT_GET_REG_CK_MON_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_REG_CK_MON_SEL_8822C) & \ + BIT_MASK_REG_CK_MON_SEL_8822C) +#define BIT_SET_REG_CK_MON_SEL_8822C(x, v) \ + (BIT_CLEAR_REG_CK_MON_SEL_8822C(x) | BIT_REG_CK_MON_SEL_8822C(v)) + +#define BIT_REG_CK_MON_EN_8822C BIT(28) +#define BIT_REG_XTAL_FREQ_SEL_8822C BIT(27) +#define BIT_REG_XTAL_EDGE_SEL_8822C BIT(26) +#define BIT_REG_VCO_KVCO_8822C BIT(25) +#define BIT_REG_SDM_EDGE_SEL_8822C BIT(24) +#define BIT_REG_SDM_CK_SEL_8822C BIT(23) +#define BIT_REG_SDM_CK_GATED_8822C BIT(22) +#define BIT_REG_PFD_RESET_GATED_8822C BIT(21) + +#define BIT_SHIFT_REG_LPF_R3_FAST_8822C 16 +#define BIT_MASK_REG_LPF_R3_FAST_8822C 0x1f +#define BIT_REG_LPF_R3_FAST_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_R3_FAST_8822C) \ + << BIT_SHIFT_REG_LPF_R3_FAST_8822C) +#define BITS_REG_LPF_R3_FAST_8822C \ + (BIT_MASK_REG_LPF_R3_FAST_8822C << BIT_SHIFT_REG_LPF_R3_FAST_8822C) +#define BIT_CLEAR_REG_LPF_R3_FAST_8822C(x) ((x) & (~BITS_REG_LPF_R3_FAST_8822C)) +#define BIT_GET_REG_LPF_R3_FAST_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3_FAST_8822C) & \ + BIT_MASK_REG_LPF_R3_FAST_8822C) +#define BIT_SET_REG_LPF_R3_FAST_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_R3_FAST_8822C(x) | BIT_REG_LPF_R3_FAST_8822C(v)) + +#define BIT_SHIFT_REG_LPF_R2_FAST_8822C 11 +#define BIT_MASK_REG_LPF_R2_FAST_8822C 0x1f +#define BIT_REG_LPF_R2_FAST_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_R2_FAST_8822C) \ + << BIT_SHIFT_REG_LPF_R2_FAST_8822C) +#define BITS_REG_LPF_R2_FAST_8822C \ + (BIT_MASK_REG_LPF_R2_FAST_8822C << BIT_SHIFT_REG_LPF_R2_FAST_8822C) +#define BIT_CLEAR_REG_LPF_R2_FAST_8822C(x) ((x) & (~BITS_REG_LPF_R2_FAST_8822C)) +#define BIT_GET_REG_LPF_R2_FAST_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R2_FAST_8822C) & \ + BIT_MASK_REG_LPF_R2_FAST_8822C) +#define BIT_SET_REG_LPF_R2_FAST_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_R2_FAST_8822C(x) | BIT_REG_LPF_R2_FAST_8822C(v)) + +#define BIT_SHIFT_REG_LPF_C3_FAST_8822C 8 +#define BIT_MASK_REG_LPF_C3_FAST_8822C 0x7 +#define BIT_REG_LPF_C3_FAST_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_C3_FAST_8822C) \ + << BIT_SHIFT_REG_LPF_C3_FAST_8822C) +#define BITS_REG_LPF_C3_FAST_8822C \ + (BIT_MASK_REG_LPF_C3_FAST_8822C << BIT_SHIFT_REG_LPF_C3_FAST_8822C) +#define BIT_CLEAR_REG_LPF_C3_FAST_8822C(x) ((x) & (~BITS_REG_LPF_C3_FAST_8822C)) +#define BIT_GET_REG_LPF_C3_FAST_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C3_FAST_8822C) & \ + BIT_MASK_REG_LPF_C3_FAST_8822C) +#define BIT_SET_REG_LPF_C3_FAST_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_C3_FAST_8822C(x) | BIT_REG_LPF_C3_FAST_8822C(v)) + +#define BIT_SHIFT_REG_LPF_C2_FAST_8822C 5 +#define BIT_MASK_REG_LPF_C2_FAST_8822C 0x7 +#define BIT_REG_LPF_C2_FAST_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_C2_FAST_8822C) \ + << BIT_SHIFT_REG_LPF_C2_FAST_8822C) +#define BITS_REG_LPF_C2_FAST_8822C \ + (BIT_MASK_REG_LPF_C2_FAST_8822C << BIT_SHIFT_REG_LPF_C2_FAST_8822C) +#define BIT_CLEAR_REG_LPF_C2_FAST_8822C(x) ((x) & (~BITS_REG_LPF_C2_FAST_8822C)) +#define BIT_GET_REG_LPF_C2_FAST_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C2_FAST_8822C) & \ + BIT_MASK_REG_LPF_C2_FAST_8822C) +#define BIT_SET_REG_LPF_C2_FAST_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_C2_FAST_8822C(x) | BIT_REG_LPF_C2_FAST_8822C(v)) + +#define BIT_SHIFT_REG_LPF_C1_FAST_8822C 2 +#define BIT_MASK_REG_LPF_C1_FAST_8822C 0x7 +#define BIT_REG_LPF_C1_FAST_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_C1_FAST_8822C) \ + << BIT_SHIFT_REG_LPF_C1_FAST_8822C) +#define BITS_REG_LPF_C1_FAST_8822C \ + (BIT_MASK_REG_LPF_C1_FAST_8822C << BIT_SHIFT_REG_LPF_C1_FAST_8822C) +#define BIT_CLEAR_REG_LPF_C1_FAST_8822C(x) ((x) & (~BITS_REG_LPF_C1_FAST_8822C)) +#define BIT_GET_REG_LPF_C1_FAST_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_C1_FAST_8822C) & \ + BIT_MASK_REG_LPF_C1_FAST_8822C) +#define BIT_SET_REG_LPF_C1_FAST_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_C1_FAST_8822C(x) | BIT_REG_LPF_C1_FAST_8822C(v)) + +#define BIT_SHIFT_REG_LPF_R3_V1_8822C 0 +#define BIT_MASK_REG_LPF_R3_V1_8822C 0x3 +#define BIT_REG_LPF_R3_V1_8822C(x) \ + (((x) & BIT_MASK_REG_LPF_R3_V1_8822C) << BIT_SHIFT_REG_LPF_R3_V1_8822C) +#define BITS_REG_LPF_R3_V1_8822C \ + (BIT_MASK_REG_LPF_R3_V1_8822C << BIT_SHIFT_REG_LPF_R3_V1_8822C) +#define BIT_CLEAR_REG_LPF_R3_V1_8822C(x) ((x) & (~BITS_REG_LPF_R3_V1_8822C)) +#define BIT_GET_REG_LPF_R3_V1_8822C(x) \ + (((x) >> BIT_SHIFT_REG_LPF_R3_V1_8822C) & BIT_MASK_REG_LPF_R3_V1_8822C) +#define BIT_SET_REG_LPF_R3_V1_8822C(x, v) \ + (BIT_CLEAR_REG_LPF_R3_V1_8822C(x) | BIT_REG_LPF_R3_V1_8822C(v)) + +/* 2 REG_ANAPAR_MAC_2_8822C */ + +#define BIT_SHIFT_AGPIO_DRV_V1_8822C 30 +#define BIT_MASK_AGPIO_DRV_V1_8822C 0x3 +#define BIT_AGPIO_DRV_V1_8822C(x) \ + (((x) & BIT_MASK_AGPIO_DRV_V1_8822C) << BIT_SHIFT_AGPIO_DRV_V1_8822C) +#define BITS_AGPIO_DRV_V1_8822C \ + (BIT_MASK_AGPIO_DRV_V1_8822C << BIT_SHIFT_AGPIO_DRV_V1_8822C) +#define BIT_CLEAR_AGPIO_DRV_V1_8822C(x) ((x) & (~BITS_AGPIO_DRV_V1_8822C)) +#define BIT_GET_AGPIO_DRV_V1_8822C(x) \ + (((x) >> BIT_SHIFT_AGPIO_DRV_V1_8822C) & BIT_MASK_AGPIO_DRV_V1_8822C) +#define BIT_SET_AGPIO_DRV_V1_8822C(x, v) \ + (BIT_CLEAR_AGPIO_DRV_V1_8822C(x) | BIT_AGPIO_DRV_V1_8822C(v)) + +#define BIT_AGPIO_GPO_V1_8822C BIT(29) +#define BIT_AGPIO_GPE_V1_8822C BIT(28) +#define BIT_SEL_CLK_8822C BIT(27) + +#define BIT_SHIFT_LS_XTAL_SEL_8822C 23 +#define BIT_MASK_LS_XTAL_SEL_8822C 0xf +#define BIT_LS_XTAL_SEL_8822C(x) \ + (((x) & BIT_MASK_LS_XTAL_SEL_8822C) << BIT_SHIFT_LS_XTAL_SEL_8822C) +#define BITS_LS_XTAL_SEL_8822C \ + (BIT_MASK_LS_XTAL_SEL_8822C << BIT_SHIFT_LS_XTAL_SEL_8822C) +#define BIT_CLEAR_LS_XTAL_SEL_8822C(x) ((x) & (~BITS_LS_XTAL_SEL_8822C)) +#define BIT_GET_LS_XTAL_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_LS_XTAL_SEL_8822C) & BIT_MASK_LS_XTAL_SEL_8822C) +#define BIT_SET_LS_XTAL_SEL_8822C(x, v) \ + (BIT_CLEAR_LS_XTAL_SEL_8822C(x) | BIT_LS_XTAL_SEL_8822C(v)) + +#define BIT_LS_SDM_ORDER_V1_8822C BIT(22) +#define BIT_LS_DELAY_PH_8822C BIT(21) +#define BIT_DIVIDER_SEL_8822C BIT(20) + +#define BIT_SHIFT_PCODE_8822C 15 +#define BIT_MASK_PCODE_8822C 0x1f +#define BIT_PCODE_8822C(x) \ + (((x) & BIT_MASK_PCODE_8822C) << BIT_SHIFT_PCODE_8822C) +#define BITS_PCODE_8822C (BIT_MASK_PCODE_8822C << BIT_SHIFT_PCODE_8822C) +#define BIT_CLEAR_PCODE_8822C(x) ((x) & (~BITS_PCODE_8822C)) +#define BIT_GET_PCODE_8822C(x) \ + (((x) >> BIT_SHIFT_PCODE_8822C) & BIT_MASK_PCODE_8822C) +#define BIT_SET_PCODE_8822C(x, v) \ + (BIT_CLEAR_PCODE_8822C(x) | BIT_PCODE_8822C(v)) + +#define BIT_SHIFT_NCODE_8822C 7 +#define BIT_MASK_NCODE_8822C 0xff +#define BIT_NCODE_8822C(x) \ + (((x) & BIT_MASK_NCODE_8822C) << BIT_SHIFT_NCODE_8822C) +#define BITS_NCODE_8822C (BIT_MASK_NCODE_8822C << BIT_SHIFT_NCODE_8822C) +#define BIT_CLEAR_NCODE_8822C(x) ((x) & (~BITS_NCODE_8822C)) +#define BIT_GET_NCODE_8822C(x) \ + (((x) >> BIT_SHIFT_NCODE_8822C) & BIT_MASK_NCODE_8822C) +#define BIT_SET_NCODE_8822C(x, v) \ + (BIT_CLEAR_NCODE_8822C(x) | BIT_NCODE_8822C(v)) + +#define BIT_REG_BEACON_8822C BIT(6) +#define BIT_REG_MBIASE_8822C BIT(5) + +#define BIT_SHIFT_REG_FAST_SEL_8822C 3 +#define BIT_MASK_REG_FAST_SEL_8822C 0x3 +#define BIT_REG_FAST_SEL_8822C(x) \ + (((x) & BIT_MASK_REG_FAST_SEL_8822C) << BIT_SHIFT_REG_FAST_SEL_8822C) +#define BITS_REG_FAST_SEL_8822C \ + (BIT_MASK_REG_FAST_SEL_8822C << BIT_SHIFT_REG_FAST_SEL_8822C) +#define BIT_CLEAR_REG_FAST_SEL_8822C(x) ((x) & (~BITS_REG_FAST_SEL_8822C)) +#define BIT_GET_REG_FAST_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_REG_FAST_SEL_8822C) & BIT_MASK_REG_FAST_SEL_8822C) +#define BIT_SET_REG_FAST_SEL_8822C(x, v) \ + (BIT_CLEAR_REG_FAST_SEL_8822C(x) | BIT_REG_FAST_SEL_8822C(v)) + +#define BIT_REG_CK960M_EN_8822C BIT(2) +#define BIT_REG_CK320M_EN_8822C BIT(1) +#define BIT_REG_CK_5M_EN_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_ANAPAR_XTAL_0_8822C */ +#define BIT_XTAL_SC_LPS_8822C BIT(31) + +#define BIT_SHIFT_XTAL_SC_INIT_8822C 24 +#define BIT_MASK_XTAL_SC_INIT_8822C 0x7f +#define BIT_XTAL_SC_INIT_8822C(x) \ + (((x) & BIT_MASK_XTAL_SC_INIT_8822C) << BIT_SHIFT_XTAL_SC_INIT_8822C) +#define BITS_XTAL_SC_INIT_8822C \ + (BIT_MASK_XTAL_SC_INIT_8822C << BIT_SHIFT_XTAL_SC_INIT_8822C) +#define BIT_CLEAR_XTAL_SC_INIT_8822C(x) ((x) & (~BITS_XTAL_SC_INIT_8822C)) +#define BIT_GET_XTAL_SC_INIT_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_INIT_8822C) & BIT_MASK_XTAL_SC_INIT_8822C) +#define BIT_SET_XTAL_SC_INIT_8822C(x, v) \ + (BIT_CLEAR_XTAL_SC_INIT_8822C(x) | BIT_XTAL_SC_INIT_8822C(v)) + +#define BIT_SHIFT_XTAL_SC_XO_8822C 17 +#define BIT_MASK_XTAL_SC_XO_8822C 0x7f +#define BIT_XTAL_SC_XO_8822C(x) \ + (((x) & BIT_MASK_XTAL_SC_XO_8822C) << BIT_SHIFT_XTAL_SC_XO_8822C) +#define BITS_XTAL_SC_XO_8822C \ + (BIT_MASK_XTAL_SC_XO_8822C << BIT_SHIFT_XTAL_SC_XO_8822C) +#define BIT_CLEAR_XTAL_SC_XO_8822C(x) ((x) & (~BITS_XTAL_SC_XO_8822C)) +#define BIT_GET_XTAL_SC_XO_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XO_8822C) & BIT_MASK_XTAL_SC_XO_8822C) +#define BIT_SET_XTAL_SC_XO_8822C(x, v) \ + (BIT_CLEAR_XTAL_SC_XO_8822C(x) | BIT_XTAL_SC_XO_8822C(v)) + +#define BIT_SHIFT_XTAL_SC_XI_8822C 10 +#define BIT_MASK_XTAL_SC_XI_8822C 0x7f +#define BIT_XTAL_SC_XI_8822C(x) \ + (((x) & BIT_MASK_XTAL_SC_XI_8822C) << BIT_SHIFT_XTAL_SC_XI_8822C) +#define BITS_XTAL_SC_XI_8822C \ + (BIT_MASK_XTAL_SC_XI_8822C << BIT_SHIFT_XTAL_SC_XI_8822C) +#define BIT_CLEAR_XTAL_SC_XI_8822C(x) ((x) & (~BITS_XTAL_SC_XI_8822C)) +#define BIT_GET_XTAL_SC_XI_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_XI_8822C) & BIT_MASK_XTAL_SC_XI_8822C) +#define BIT_SET_XTAL_SC_XI_8822C(x, v) \ + (BIT_CLEAR_XTAL_SC_XI_8822C(x) | BIT_XTAL_SC_XI_8822C(v)) + +#define BIT_SHIFT_XTAL_GMN_V3_8822C 5 +#define BIT_MASK_XTAL_GMN_V3_8822C 0x1f +#define BIT_XTAL_GMN_V3_8822C(x) \ + (((x) & BIT_MASK_XTAL_GMN_V3_8822C) << BIT_SHIFT_XTAL_GMN_V3_8822C) +#define BITS_XTAL_GMN_V3_8822C \ + (BIT_MASK_XTAL_GMN_V3_8822C << BIT_SHIFT_XTAL_GMN_V3_8822C) +#define BIT_CLEAR_XTAL_GMN_V3_8822C(x) ((x) & (~BITS_XTAL_GMN_V3_8822C)) +#define BIT_GET_XTAL_GMN_V3_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_GMN_V3_8822C) & BIT_MASK_XTAL_GMN_V3_8822C) +#define BIT_SET_XTAL_GMN_V3_8822C(x, v) \ + (BIT_CLEAR_XTAL_GMN_V3_8822C(x) | BIT_XTAL_GMN_V3_8822C(v)) + +#define BIT_SHIFT_XTAL_GMP_V3_8822C 0 +#define BIT_MASK_XTAL_GMP_V3_8822C 0x1f +#define BIT_XTAL_GMP_V3_8822C(x) \ + (((x) & BIT_MASK_XTAL_GMP_V3_8822C) << BIT_SHIFT_XTAL_GMP_V3_8822C) +#define BITS_XTAL_GMP_V3_8822C \ + (BIT_MASK_XTAL_GMP_V3_8822C << BIT_SHIFT_XTAL_GMP_V3_8822C) +#define BIT_CLEAR_XTAL_GMP_V3_8822C(x) ((x) & (~BITS_XTAL_GMP_V3_8822C)) +#define BIT_GET_XTAL_GMP_V3_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_GMP_V3_8822C) & BIT_MASK_XTAL_GMP_V3_8822C) +#define BIT_SET_XTAL_GMP_V3_8822C(x, v) \ + (BIT_CLEAR_XTAL_GMP_V3_8822C(x) | BIT_XTAL_GMP_V3_8822C(v)) + +/* 2 REG_ANAPAR_XTAL_1_8822C */ +#define BIT_XTAL_SEL_TOK_V1_8822C BIT(31) +#define BIT_XTAL_DELAY_DIGI_V2_8822C BIT(30) +#define BIT_XTAL_DELAY_USB_V2_8822C BIT(29) +#define BIT_XTAL_DELAY_AFE_V2_8822C BIT(28) + +#define BIT_SHIFT_XTAL_DRV_DIGI_V2_8822C 26 +#define BIT_MASK_XTAL_DRV_DIGI_V2_8822C 0x3 +#define BIT_XTAL_DRV_DIGI_V2_8822C(x) \ + (((x) & BIT_MASK_XTAL_DRV_DIGI_V2_8822C) \ + << BIT_SHIFT_XTAL_DRV_DIGI_V2_8822C) +#define BITS_XTAL_DRV_DIGI_V2_8822C \ + (BIT_MASK_XTAL_DRV_DIGI_V2_8822C << BIT_SHIFT_XTAL_DRV_DIGI_V2_8822C) +#define BIT_CLEAR_XTAL_DRV_DIGI_V2_8822C(x) \ + ((x) & (~BITS_XTAL_DRV_DIGI_V2_8822C)) +#define BIT_GET_XTAL_DRV_DIGI_V2_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_V2_8822C) & \ + BIT_MASK_XTAL_DRV_DIGI_V2_8822C) +#define BIT_SET_XTAL_DRV_DIGI_V2_8822C(x, v) \ + (BIT_CLEAR_XTAL_DRV_DIGI_V2_8822C(x) | BIT_XTAL_DRV_DIGI_V2_8822C(v)) + +#define BIT_EN_XTAL_DRV_LPS_8822C BIT(25) +#define BIT_EN_XTAL_DRV_DIGI_V2_8822C BIT(24) + +#define BIT_SHIFT_XTAL_DRV_USB_8822C 22 +#define BIT_MASK_XTAL_DRV_USB_8822C 0x3 +#define BIT_XTAL_DRV_USB_8822C(x) \ + (((x) & BIT_MASK_XTAL_DRV_USB_8822C) << BIT_SHIFT_XTAL_DRV_USB_8822C) +#define BITS_XTAL_DRV_USB_8822C \ + (BIT_MASK_XTAL_DRV_USB_8822C << BIT_SHIFT_XTAL_DRV_USB_8822C) +#define BIT_CLEAR_XTAL_DRV_USB_8822C(x) ((x) & (~BITS_XTAL_DRV_USB_8822C)) +#define BIT_GET_XTAL_DRV_USB_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_USB_8822C) & BIT_MASK_XTAL_DRV_USB_8822C) +#define BIT_SET_XTAL_DRV_USB_8822C(x, v) \ + (BIT_CLEAR_XTAL_DRV_USB_8822C(x) | BIT_XTAL_DRV_USB_8822C(v)) + +#define BIT_EN_XTAL_DRV_USB_8822C BIT(21) + +#define BIT_SHIFT_XTAL_DRV_AFE_V2_8822C 19 +#define BIT_MASK_XTAL_DRV_AFE_V2_8822C 0x3 +#define BIT_XTAL_DRV_AFE_V2_8822C(x) \ + (((x) & BIT_MASK_XTAL_DRV_AFE_V2_8822C) \ + << BIT_SHIFT_XTAL_DRV_AFE_V2_8822C) +#define BITS_XTAL_DRV_AFE_V2_8822C \ + (BIT_MASK_XTAL_DRV_AFE_V2_8822C << BIT_SHIFT_XTAL_DRV_AFE_V2_8822C) +#define BIT_CLEAR_XTAL_DRV_AFE_V2_8822C(x) ((x) & (~BITS_XTAL_DRV_AFE_V2_8822C)) +#define BIT_GET_XTAL_DRV_AFE_V2_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_AFE_V2_8822C) & \ + BIT_MASK_XTAL_DRV_AFE_V2_8822C) +#define BIT_SET_XTAL_DRV_AFE_V2_8822C(x, v) \ + (BIT_CLEAR_XTAL_DRV_AFE_V2_8822C(x) | BIT_XTAL_DRV_AFE_V2_8822C(v)) + +#define BIT_EN_XTAL_DRV_AFE_8822C BIT(18) + +#define BIT_SHIFT_XTAL_DRV_RF2_V2_8822C 16 +#define BIT_MASK_XTAL_DRV_RF2_V2_8822C 0x3 +#define BIT_XTAL_DRV_RF2_V2_8822C(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF2_V2_8822C) \ + << BIT_SHIFT_XTAL_DRV_RF2_V2_8822C) +#define BITS_XTAL_DRV_RF2_V2_8822C \ + (BIT_MASK_XTAL_DRV_RF2_V2_8822C << BIT_SHIFT_XTAL_DRV_RF2_V2_8822C) +#define BIT_CLEAR_XTAL_DRV_RF2_V2_8822C(x) ((x) & (~BITS_XTAL_DRV_RF2_V2_8822C)) +#define BIT_GET_XTAL_DRV_RF2_V2_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF2_V2_8822C) & \ + BIT_MASK_XTAL_DRV_RF2_V2_8822C) +#define BIT_SET_XTAL_DRV_RF2_V2_8822C(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF2_V2_8822C(x) | BIT_XTAL_DRV_RF2_V2_8822C(v)) + +#define BIT_EN_XTAL_DRV_RF2_8822C BIT(15) + +#define BIT_SHIFT_XTAL_DRV_RF1_8822C 13 +#define BIT_MASK_XTAL_DRV_RF1_8822C 0x3 +#define BIT_XTAL_DRV_RF1_8822C(x) \ + (((x) & BIT_MASK_XTAL_DRV_RF1_8822C) << BIT_SHIFT_XTAL_DRV_RF1_8822C) +#define BITS_XTAL_DRV_RF1_8822C \ + (BIT_MASK_XTAL_DRV_RF1_8822C << BIT_SHIFT_XTAL_DRV_RF1_8822C) +#define BIT_CLEAR_XTAL_DRV_RF1_8822C(x) ((x) & (~BITS_XTAL_DRV_RF1_8822C)) +#define BIT_GET_XTAL_DRV_RF1_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_DRV_RF1_8822C) & BIT_MASK_XTAL_DRV_RF1_8822C) +#define BIT_SET_XTAL_DRV_RF1_8822C(x, v) \ + (BIT_CLEAR_XTAL_DRV_RF1_8822C(x) | BIT_XTAL_DRV_RF1_8822C(v)) + +#define BIT_EN_XTAL_DRV_RF1_8822C BIT(12) +#define BIT_XTAL_DRV_RF_LATCH_V4_8822C BIT(11) +#define BIT_XTAL_GM_SEP_V3_8822C BIT(10) +#define BIT_XQSEL_RF_AWAKE_V3_8822C BIT(9) +#define BIT_XQSEL_RF_INITIAL_V3_8822C BIT(8) +#define BIT_XQSEL_V2_8822C BIT(7) +#define BIT_GATED_XTAL_OK0_V2_8822C BIT(6) + +#define BIT_SHIFT_XTAL_SC_LPS_V2_8822C 0 +#define BIT_MASK_XTAL_SC_LPS_V2_8822C 0x3f +#define BIT_XTAL_SC_LPS_V2_8822C(x) \ + (((x) & BIT_MASK_XTAL_SC_LPS_V2_8822C) \ + << BIT_SHIFT_XTAL_SC_LPS_V2_8822C) +#define BITS_XTAL_SC_LPS_V2_8822C \ + (BIT_MASK_XTAL_SC_LPS_V2_8822C << BIT_SHIFT_XTAL_SC_LPS_V2_8822C) +#define BIT_CLEAR_XTAL_SC_LPS_V2_8822C(x) ((x) & (~BITS_XTAL_SC_LPS_V2_8822C)) +#define BIT_GET_XTAL_SC_LPS_V2_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_SC_LPS_V2_8822C) & \ + BIT_MASK_XTAL_SC_LPS_V2_8822C) +#define BIT_SET_XTAL_SC_LPS_V2_8822C(x, v) \ + (BIT_CLEAR_XTAL_SC_LPS_V2_8822C(x) | BIT_XTAL_SC_LPS_V2_8822C(v)) + +/* 2 REG_ANAPAR_XTAL_2_8822C */ +#define BIT_XTAL_AAC_CAP_8822C BIT(31) + +#define BIT_SHIFT_XTAL_PDSW_8822C 29 +#define BIT_MASK_XTAL_PDSW_8822C 0x3 +#define BIT_XTAL_PDSW_8822C(x) \ + (((x) & BIT_MASK_XTAL_PDSW_8822C) << BIT_SHIFT_XTAL_PDSW_8822C) +#define BITS_XTAL_PDSW_8822C \ + (BIT_MASK_XTAL_PDSW_8822C << BIT_SHIFT_XTAL_PDSW_8822C) +#define BIT_CLEAR_XTAL_PDSW_8822C(x) ((x) & (~BITS_XTAL_PDSW_8822C)) +#define BIT_GET_XTAL_PDSW_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_PDSW_8822C) & BIT_MASK_XTAL_PDSW_8822C) +#define BIT_SET_XTAL_PDSW_8822C(x, v) \ + (BIT_CLEAR_XTAL_PDSW_8822C(x) | BIT_XTAL_PDSW_8822C(v)) + +#define BIT_SHIFT_XTAL_LPS_BUF_VB_8822C 27 +#define BIT_MASK_XTAL_LPS_BUF_VB_8822C 0x3 +#define BIT_XTAL_LPS_BUF_VB_8822C(x) \ + (((x) & BIT_MASK_XTAL_LPS_BUF_VB_8822C) \ + << BIT_SHIFT_XTAL_LPS_BUF_VB_8822C) +#define BITS_XTAL_LPS_BUF_VB_8822C \ + (BIT_MASK_XTAL_LPS_BUF_VB_8822C << BIT_SHIFT_XTAL_LPS_BUF_VB_8822C) +#define BIT_CLEAR_XTAL_LPS_BUF_VB_8822C(x) ((x) & (~BITS_XTAL_LPS_BUF_VB_8822C)) +#define BIT_GET_XTAL_LPS_BUF_VB_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_LPS_BUF_VB_8822C) & \ + BIT_MASK_XTAL_LPS_BUF_VB_8822C) +#define BIT_SET_XTAL_LPS_BUF_VB_8822C(x, v) \ + (BIT_CLEAR_XTAL_LPS_BUF_VB_8822C(x) | BIT_XTAL_LPS_BUF_VB_8822C(v)) + +#define BIT_XTAL_PDCK_MANU_8822C BIT(26) +#define BIT_XTAL_PDCK_OK_MANU_8822C BIT(25) + +#define BIT_SHIFT_XTAL_VREF_SEL_8822C 20 +#define BIT_MASK_XTAL_VREF_SEL_8822C 0x1f +#define BIT_XTAL_VREF_SEL_8822C(x) \ + (((x) & BIT_MASK_XTAL_VREF_SEL_8822C) << BIT_SHIFT_XTAL_VREF_SEL_8822C) +#define BITS_XTAL_VREF_SEL_8822C \ + (BIT_MASK_XTAL_VREF_SEL_8822C << BIT_SHIFT_XTAL_VREF_SEL_8822C) +#define BIT_CLEAR_XTAL_VREF_SEL_8822C(x) ((x) & (~BITS_XTAL_VREF_SEL_8822C)) +#define BIT_GET_XTAL_VREF_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_VREF_SEL_8822C) & BIT_MASK_XTAL_VREF_SEL_8822C) +#define BIT_SET_XTAL_VREF_SEL_8822C(x, v) \ + (BIT_CLEAR_XTAL_VREF_SEL_8822C(x) | BIT_XTAL_VREF_SEL_8822C(v)) + +#define BIT_EN_XTAL_PDCK_VREF_8822C BIT(19) +#define BIT_XTAL_SEL_PWR_V1_8822C BIT(18) +#define BIT_XTAL_LPS_DIVISOR_8822C BIT(17) +#define BIT_XTAL_CKDIGI_SEL_8822C BIT(16) +#define BIT_EN_XTAL_LPS_CLK_8822C BIT(15) +#define BIT_EN_XTAL_SCHMITT_8822C BIT(14) +#define BIT_XTAL_PK_SEL_OFFSET_8822C BIT(13) + +#define BIT_SHIFT_XTAL_MANU_PK_SEL_8822C 11 +#define BIT_MASK_XTAL_MANU_PK_SEL_8822C 0x3 +#define BIT_XTAL_MANU_PK_SEL_8822C(x) \ + (((x) & BIT_MASK_XTAL_MANU_PK_SEL_8822C) \ + << BIT_SHIFT_XTAL_MANU_PK_SEL_8822C) +#define BITS_XTAL_MANU_PK_SEL_8822C \ + (BIT_MASK_XTAL_MANU_PK_SEL_8822C << BIT_SHIFT_XTAL_MANU_PK_SEL_8822C) +#define BIT_CLEAR_XTAL_MANU_PK_SEL_8822C(x) \ + ((x) & (~BITS_XTAL_MANU_PK_SEL_8822C)) +#define BIT_GET_XTAL_MANU_PK_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_MANU_PK_SEL_8822C) & \ + BIT_MASK_XTAL_MANU_PK_SEL_8822C) +#define BIT_SET_XTAL_MANU_PK_SEL_8822C(x, v) \ + (BIT_CLEAR_XTAL_MANU_PK_SEL_8822C(x) | BIT_XTAL_MANU_PK_SEL_8822C(v)) + +#define BIT_XTAL_AACK_PK_MANU_8822C BIT(10) +#define BIT_EN_XTAL_AAC_PKDET_V1_8822C BIT(9) +#define BIT_EN_XTAL_AAC_GM_V1_8822C BIT(8) +#define BIT_XTAL_LDO_OPVB_SEL_8822C BIT(7) +#define BIT_XTAL_LDO_NC_8822C BIT(6) + +#define BIT_SHIFT_XTAL_LDO_VREF_V2_8822C 3 +#define BIT_MASK_XTAL_LDO_VREF_V2_8822C 0x7 +#define BIT_XTAL_LDO_VREF_V2_8822C(x) \ + (((x) & BIT_MASK_XTAL_LDO_VREF_V2_8822C) \ + << BIT_SHIFT_XTAL_LDO_VREF_V2_8822C) +#define BITS_XTAL_LDO_VREF_V2_8822C \ + (BIT_MASK_XTAL_LDO_VREF_V2_8822C << BIT_SHIFT_XTAL_LDO_VREF_V2_8822C) +#define BIT_CLEAR_XTAL_LDO_VREF_V2_8822C(x) \ + ((x) & (~BITS_XTAL_LDO_VREF_V2_8822C)) +#define BIT_GET_XTAL_LDO_VREF_V2_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_VREF_V2_8822C) & \ + BIT_MASK_XTAL_LDO_VREF_V2_8822C) +#define BIT_SET_XTAL_LDO_VREF_V2_8822C(x, v) \ + (BIT_CLEAR_XTAL_LDO_VREF_V2_8822C(x) | BIT_XTAL_LDO_VREF_V2_8822C(v)) + +#define BIT_XTAL_LPMODE_V1_8822C BIT(2) + +#define BIT_SHIFT_XTAL_SEL_TOK_V3_8822C 0 +#define BIT_MASK_XTAL_SEL_TOK_V3_8822C 0x3 +#define BIT_XTAL_SEL_TOK_V3_8822C(x) \ + (((x) & BIT_MASK_XTAL_SEL_TOK_V3_8822C) \ + << BIT_SHIFT_XTAL_SEL_TOK_V3_8822C) +#define BITS_XTAL_SEL_TOK_V3_8822C \ + (BIT_MASK_XTAL_SEL_TOK_V3_8822C << BIT_SHIFT_XTAL_SEL_TOK_V3_8822C) +#define BIT_CLEAR_XTAL_SEL_TOK_V3_8822C(x) ((x) & (~BITS_XTAL_SEL_TOK_V3_8822C)) +#define BIT_GET_XTAL_SEL_TOK_V3_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_SEL_TOK_V3_8822C) & \ + BIT_MASK_XTAL_SEL_TOK_V3_8822C) +#define BIT_SET_XTAL_SEL_TOK_V3_8822C(x, v) \ + (BIT_CLEAR_XTAL_SEL_TOK_V3_8822C(x) | BIT_XTAL_SEL_TOK_V3_8822C(v)) + +/* 2 REG_ANAPAR_XTAL_3_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_XTAL_DUMMY_V1_8822C 7 +#define BIT_MASK_XTAL_DUMMY_V1_8822C 0x3f +#define BIT_XTAL_DUMMY_V1_8822C(x) \ + (((x) & BIT_MASK_XTAL_DUMMY_V1_8822C) << BIT_SHIFT_XTAL_DUMMY_V1_8822C) +#define BITS_XTAL_DUMMY_V1_8822C \ + (BIT_MASK_XTAL_DUMMY_V1_8822C << BIT_SHIFT_XTAL_DUMMY_V1_8822C) +#define BIT_CLEAR_XTAL_DUMMY_V1_8822C(x) ((x) & (~BITS_XTAL_DUMMY_V1_8822C)) +#define BIT_GET_XTAL_DUMMY_V1_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_DUMMY_V1_8822C) & BIT_MASK_XTAL_DUMMY_V1_8822C) +#define BIT_SET_XTAL_DUMMY_V1_8822C(x, v) \ + (BIT_CLEAR_XTAL_DUMMY_V1_8822C(x) | BIT_XTAL_DUMMY_V1_8822C(v)) + +#define BIT_XTAL_EN_LNBUF_8822C BIT(6) +#define BIT_XTAL__AAC_TIE_MID_8822C BIT(5) + +#define BIT_SHIFT_XTAL_AAC_OPCUR_8822C 3 +#define BIT_MASK_XTAL_AAC_OPCUR_8822C 0x3 +#define BIT_XTAL_AAC_OPCUR_8822C(x) \ + (((x) & BIT_MASK_XTAL_AAC_OPCUR_8822C) \ + << BIT_SHIFT_XTAL_AAC_OPCUR_8822C) +#define BITS_XTAL_AAC_OPCUR_8822C \ + (BIT_MASK_XTAL_AAC_OPCUR_8822C << BIT_SHIFT_XTAL_AAC_OPCUR_8822C) +#define BIT_CLEAR_XTAL_AAC_OPCUR_8822C(x) ((x) & (~BITS_XTAL_AAC_OPCUR_8822C)) +#define BIT_GET_XTAL_AAC_OPCUR_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_AAC_OPCUR_8822C) & \ + BIT_MASK_XTAL_AAC_OPCUR_8822C) +#define BIT_SET_XTAL_AAC_OPCUR_8822C(x, v) \ + (BIT_CLEAR_XTAL_AAC_OPCUR_8822C(x) | BIT_XTAL_AAC_OPCUR_8822C(v)) + +#define BIT_SHIFT_XTAL_AAC_IOFFSET_8822C 1 +#define BIT_MASK_XTAL_AAC_IOFFSET_8822C 0x3 +#define BIT_XTAL_AAC_IOFFSET_8822C(x) \ + (((x) & BIT_MASK_XTAL_AAC_IOFFSET_8822C) \ + << BIT_SHIFT_XTAL_AAC_IOFFSET_8822C) +#define BITS_XTAL_AAC_IOFFSET_8822C \ + (BIT_MASK_XTAL_AAC_IOFFSET_8822C << BIT_SHIFT_XTAL_AAC_IOFFSET_8822C) +#define BIT_CLEAR_XTAL_AAC_IOFFSET_8822C(x) \ + ((x) & (~BITS_XTAL_AAC_IOFFSET_8822C)) +#define BIT_GET_XTAL_AAC_IOFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_AAC_IOFFSET_8822C) & \ + BIT_MASK_XTAL_AAC_IOFFSET_8822C) +#define BIT_SET_XTAL_AAC_IOFFSET_8822C(x, v) \ + (BIT_CLEAR_XTAL_AAC_IOFFSET_8822C(x) | BIT_XTAL_AAC_IOFFSET_8822C(v)) + +#define BIT_XTAL_AAC_CAP_V1_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_ANAPAR_XTAL_AACK_0_8822C */ +#define BIT_XAAC_LPOW_8822C BIT(31) + +#define BIT_SHIFT_AAC_MODE_8822C 29 +#define BIT_MASK_AAC_MODE_8822C 0x3 +#define BIT_AAC_MODE_8822C(x) \ + (((x) & BIT_MASK_AAC_MODE_8822C) << BIT_SHIFT_AAC_MODE_8822C) +#define BITS_AAC_MODE_8822C \ + (BIT_MASK_AAC_MODE_8822C << BIT_SHIFT_AAC_MODE_8822C) +#define BIT_CLEAR_AAC_MODE_8822C(x) ((x) & (~BITS_AAC_MODE_8822C)) +#define BIT_GET_AAC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_AAC_MODE_8822C) & BIT_MASK_AAC_MODE_8822C) +#define BIT_SET_AAC_MODE_8822C(x, v) \ + (BIT_CLEAR_AAC_MODE_8822C(x) | BIT_AAC_MODE_8822C(v)) + +#define BIT_EN_XTAL_AAC_TRIG_8822C BIT(28) +#define BIT_EN_XTAL_AAC_8822C BIT(27) +#define BIT_EN_XTAL_AAC_DIGI_8822C BIT(26) + +#define BIT_SHIFT_GM_MANUAL_8822C 21 +#define BIT_MASK_GM_MANUAL_8822C 0x1f +#define BIT_GM_MANUAL_8822C(x) \ + (((x) & BIT_MASK_GM_MANUAL_8822C) << BIT_SHIFT_GM_MANUAL_8822C) +#define BITS_GM_MANUAL_8822C \ + (BIT_MASK_GM_MANUAL_8822C << BIT_SHIFT_GM_MANUAL_8822C) +#define BIT_CLEAR_GM_MANUAL_8822C(x) ((x) & (~BITS_GM_MANUAL_8822C)) +#define BIT_GET_GM_MANUAL_8822C(x) \ + (((x) >> BIT_SHIFT_GM_MANUAL_8822C) & BIT_MASK_GM_MANUAL_8822C) +#define BIT_SET_GM_MANUAL_8822C(x, v) \ + (BIT_CLEAR_GM_MANUAL_8822C(x) | BIT_GM_MANUAL_8822C(v)) + +#define BIT_SHIFT_GM_STUP_8822C 16 +#define BIT_MASK_GM_STUP_8822C 0x1f +#define BIT_GM_STUP_8822C(x) \ + (((x) & BIT_MASK_GM_STUP_8822C) << BIT_SHIFT_GM_STUP_8822C) +#define BITS_GM_STUP_8822C (BIT_MASK_GM_STUP_8822C << BIT_SHIFT_GM_STUP_8822C) +#define BIT_CLEAR_GM_STUP_8822C(x) ((x) & (~BITS_GM_STUP_8822C)) +#define BIT_GET_GM_STUP_8822C(x) \ + (((x) >> BIT_SHIFT_GM_STUP_8822C) & BIT_MASK_GM_STUP_8822C) +#define BIT_SET_GM_STUP_8822C(x, v) \ + (BIT_CLEAR_GM_STUP_8822C(x) | BIT_GM_STUP_8822C(v)) + +#define BIT_SHIFT_XTAL_CK_SET_8822C 13 +#define BIT_MASK_XTAL_CK_SET_8822C 0x7 +#define BIT_XTAL_CK_SET_8822C(x) \ + (((x) & BIT_MASK_XTAL_CK_SET_8822C) << BIT_SHIFT_XTAL_CK_SET_8822C) +#define BITS_XTAL_CK_SET_8822C \ + (BIT_MASK_XTAL_CK_SET_8822C << BIT_SHIFT_XTAL_CK_SET_8822C) +#define BIT_CLEAR_XTAL_CK_SET_8822C(x) ((x) & (~BITS_XTAL_CK_SET_8822C)) +#define BIT_GET_XTAL_CK_SET_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_CK_SET_8822C) & BIT_MASK_XTAL_CK_SET_8822C) +#define BIT_SET_XTAL_CK_SET_8822C(x, v) \ + (BIT_CLEAR_XTAL_CK_SET_8822C(x) | BIT_XTAL_CK_SET_8822C(v)) + +#define BIT_SHIFT_GM_INIT_8822C 8 +#define BIT_MASK_GM_INIT_8822C 0x1f +#define BIT_GM_INIT_8822C(x) \ + (((x) & BIT_MASK_GM_INIT_8822C) << BIT_SHIFT_GM_INIT_8822C) +#define BITS_GM_INIT_8822C (BIT_MASK_GM_INIT_8822C << BIT_SHIFT_GM_INIT_8822C) +#define BIT_CLEAR_GM_INIT_8822C(x) ((x) & (~BITS_GM_INIT_8822C)) +#define BIT_GET_GM_INIT_8822C(x) \ + (((x) >> BIT_SHIFT_GM_INIT_8822C) & BIT_MASK_GM_INIT_8822C) +#define BIT_SET_GM_INIT_8822C(x, v) \ + (BIT_CLEAR_GM_INIT_8822C(x) | BIT_GM_INIT_8822C(v)) + +#define BIT_GM_STEP_8822C BIT(7) + +#define BIT_SHIFT_XAAC_GM_OFFSET_8822C 2 +#define BIT_MASK_XAAC_GM_OFFSET_8822C 0x1f +#define BIT_XAAC_GM_OFFSET_8822C(x) \ + (((x) & BIT_MASK_XAAC_GM_OFFSET_8822C) \ + << BIT_SHIFT_XAAC_GM_OFFSET_8822C) +#define BITS_XAAC_GM_OFFSET_8822C \ + (BIT_MASK_XAAC_GM_OFFSET_8822C << BIT_SHIFT_XAAC_GM_OFFSET_8822C) +#define BIT_CLEAR_XAAC_GM_OFFSET_8822C(x) ((x) & (~BITS_XAAC_GM_OFFSET_8822C)) +#define BIT_GET_XAAC_GM_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_XAAC_GM_OFFSET_8822C) & \ + BIT_MASK_XAAC_GM_OFFSET_8822C) +#define BIT_SET_XAAC_GM_OFFSET_8822C(x, v) \ + (BIT_CLEAR_XAAC_GM_OFFSET_8822C(x) | BIT_XAAC_GM_OFFSET_8822C(v)) + +#define BIT_OFFSET_PLUS_8822C BIT(1) +#define BIT_RESET_N_8822C BIT(0) + +/* 2 REG_ANAPAR_XTAL_AACK_1_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_PK_END_AR_8822C 3 +#define BIT_MASK_PK_END_AR_8822C 0x3 +#define BIT_PK_END_AR_8822C(x) \ + (((x) & BIT_MASK_PK_END_AR_8822C) << BIT_SHIFT_PK_END_AR_8822C) +#define BITS_PK_END_AR_8822C \ + (BIT_MASK_PK_END_AR_8822C << BIT_SHIFT_PK_END_AR_8822C) +#define BIT_CLEAR_PK_END_AR_8822C(x) ((x) & (~BITS_PK_END_AR_8822C)) +#define BIT_GET_PK_END_AR_8822C(x) \ + (((x) >> BIT_SHIFT_PK_END_AR_8822C) & BIT_MASK_PK_END_AR_8822C) +#define BIT_SET_PK_END_AR_8822C(x, v) \ + (BIT_CLEAR_PK_END_AR_8822C(x) | BIT_PK_END_AR_8822C(v)) + +#define BIT_SHIFT_PK_START_AR_8822C 1 +#define BIT_MASK_PK_START_AR_8822C 0x3 +#define BIT_PK_START_AR_8822C(x) \ + (((x) & BIT_MASK_PK_START_AR_8822C) << BIT_SHIFT_PK_START_AR_8822C) +#define BITS_PK_START_AR_8822C \ + (BIT_MASK_PK_START_AR_8822C << BIT_SHIFT_PK_START_AR_8822C) +#define BIT_CLEAR_PK_START_AR_8822C(x) ((x) & (~BITS_PK_START_AR_8822C)) +#define BIT_GET_PK_START_AR_8822C(x) \ + (((x) >> BIT_SHIFT_PK_START_AR_8822C) & BIT_MASK_PK_START_AR_8822C) +#define BIT_SET_PK_START_AR_8822C(x, v) \ + (BIT_CLEAR_PK_START_AR_8822C(x) | BIT_PK_START_AR_8822C(v)) + +#define BIT_XAAC_LUT_MANUAL_EN_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_XTAL_AAC_OUTPUT_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_XTAL_PEAKDET_OUT_8822C BIT(9) +#define BIT_XAAC_BUSY_8822C BIT(8) +#define BIT_XAAC_READY_V1_8822C BIT(7) + +#define BIT_SHIFT_XAAC_PK_SEL_8822C 5 +#define BIT_MASK_XAAC_PK_SEL_8822C 0x3 +#define BIT_XAAC_PK_SEL_8822C(x) \ + (((x) & BIT_MASK_XAAC_PK_SEL_8822C) << BIT_SHIFT_XAAC_PK_SEL_8822C) +#define BITS_XAAC_PK_SEL_8822C \ + (BIT_MASK_XAAC_PK_SEL_8822C << BIT_SHIFT_XAAC_PK_SEL_8822C) +#define BIT_CLEAR_XAAC_PK_SEL_8822C(x) ((x) & (~BITS_XAAC_PK_SEL_8822C)) +#define BIT_GET_XAAC_PK_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_XAAC_PK_SEL_8822C) & BIT_MASK_XAAC_PK_SEL_8822C) +#define BIT_SET_XAAC_PK_SEL_8822C(x, v) \ + (BIT_CLEAR_XAAC_PK_SEL_8822C(x) | BIT_XAAC_PK_SEL_8822C(v)) + +#define BIT_SHIFT_XTAL_GM_OUT_8822C 0 +#define BIT_MASK_XTAL_GM_OUT_8822C 0x1f +#define BIT_XTAL_GM_OUT_8822C(x) \ + (((x) & BIT_MASK_XTAL_GM_OUT_8822C) << BIT_SHIFT_XTAL_GM_OUT_8822C) +#define BITS_XTAL_GM_OUT_8822C \ + (BIT_MASK_XTAL_GM_OUT_8822C << BIT_SHIFT_XTAL_GM_OUT_8822C) +#define BIT_CLEAR_XTAL_GM_OUT_8822C(x) ((x) & (~BITS_XTAL_GM_OUT_8822C)) +#define BIT_GET_XTAL_GM_OUT_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_GM_OUT_8822C) & BIT_MASK_XTAL_GM_OUT_8822C) +#define BIT_SET_XTAL_GM_OUT_8822C(x, v) \ + (BIT_CLEAR_XTAL_GM_OUT_8822C(x) | BIT_XTAL_GM_OUT_8822C(v)) + +/* 2 REG_ANAPAR_XTAL_MODE_DECODER_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_XTAL_LDO_LPS_8822C 21 +#define BIT_MASK_XTAL_LDO_LPS_8822C 0x7 +#define BIT_XTAL_LDO_LPS_8822C(x) \ + (((x) & BIT_MASK_XTAL_LDO_LPS_8822C) << BIT_SHIFT_XTAL_LDO_LPS_8822C) +#define BITS_XTAL_LDO_LPS_8822C \ + (BIT_MASK_XTAL_LDO_LPS_8822C << BIT_SHIFT_XTAL_LDO_LPS_8822C) +#define BIT_CLEAR_XTAL_LDO_LPS_8822C(x) ((x) & (~BITS_XTAL_LDO_LPS_8822C)) +#define BIT_GET_XTAL_LDO_LPS_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_LPS_8822C) & BIT_MASK_XTAL_LDO_LPS_8822C) +#define BIT_SET_XTAL_LDO_LPS_8822C(x, v) \ + (BIT_CLEAR_XTAL_LDO_LPS_8822C(x) | BIT_XTAL_LDO_LPS_8822C(v)) + +#define BIT_SHIFT_XTAL_WAIT_CYC_8822C 15 +#define BIT_MASK_XTAL_WAIT_CYC_8822C 0x3f +#define BIT_XTAL_WAIT_CYC_8822C(x) \ + (((x) & BIT_MASK_XTAL_WAIT_CYC_8822C) << BIT_SHIFT_XTAL_WAIT_CYC_8822C) +#define BITS_XTAL_WAIT_CYC_8822C \ + (BIT_MASK_XTAL_WAIT_CYC_8822C << BIT_SHIFT_XTAL_WAIT_CYC_8822C) +#define BIT_CLEAR_XTAL_WAIT_CYC_8822C(x) ((x) & (~BITS_XTAL_WAIT_CYC_8822C)) +#define BIT_GET_XTAL_WAIT_CYC_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_WAIT_CYC_8822C) & BIT_MASK_XTAL_WAIT_CYC_8822C) +#define BIT_SET_XTAL_WAIT_CYC_8822C(x, v) \ + (BIT_CLEAR_XTAL_WAIT_CYC_8822C(x) | BIT_XTAL_WAIT_CYC_8822C(v)) + +#define BIT_SHIFT_XTAL_LDO_OK_8822C 12 +#define BIT_MASK_XTAL_LDO_OK_8822C 0x7 +#define BIT_XTAL_LDO_OK_8822C(x) \ + (((x) & BIT_MASK_XTAL_LDO_OK_8822C) << BIT_SHIFT_XTAL_LDO_OK_8822C) +#define BITS_XTAL_LDO_OK_8822C \ + (BIT_MASK_XTAL_LDO_OK_8822C << BIT_SHIFT_XTAL_LDO_OK_8822C) +#define BIT_CLEAR_XTAL_LDO_OK_8822C(x) ((x) & (~BITS_XTAL_LDO_OK_8822C)) +#define BIT_GET_XTAL_LDO_OK_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_LDO_OK_8822C) & BIT_MASK_XTAL_LDO_OK_8822C) +#define BIT_SET_XTAL_LDO_OK_8822C(x, v) \ + (BIT_CLEAR_XTAL_LDO_OK_8822C(x) | BIT_XTAL_LDO_OK_8822C(v)) + +#define BIT_XTAL_MD_LPOW_8822C BIT(11) + +#define BIT_SHIFT_XTAL_OV_RATIO_8822C 9 +#define BIT_MASK_XTAL_OV_RATIO_8822C 0x3 +#define BIT_XTAL_OV_RATIO_8822C(x) \ + (((x) & BIT_MASK_XTAL_OV_RATIO_8822C) << BIT_SHIFT_XTAL_OV_RATIO_8822C) +#define BITS_XTAL_OV_RATIO_8822C \ + (BIT_MASK_XTAL_OV_RATIO_8822C << BIT_SHIFT_XTAL_OV_RATIO_8822C) +#define BIT_CLEAR_XTAL_OV_RATIO_8822C(x) ((x) & (~BITS_XTAL_OV_RATIO_8822C)) +#define BIT_GET_XTAL_OV_RATIO_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_OV_RATIO_8822C) & BIT_MASK_XTAL_OV_RATIO_8822C) +#define BIT_SET_XTAL_OV_RATIO_8822C(x, v) \ + (BIT_CLEAR_XTAL_OV_RATIO_8822C(x) | BIT_XTAL_OV_RATIO_8822C(v)) + +#define BIT_SHIFT_XTAL_OV_UNIT_8822C 6 +#define BIT_MASK_XTAL_OV_UNIT_8822C 0x7 +#define BIT_XTAL_OV_UNIT_8822C(x) \ + (((x) & BIT_MASK_XTAL_OV_UNIT_8822C) << BIT_SHIFT_XTAL_OV_UNIT_8822C) +#define BITS_XTAL_OV_UNIT_8822C \ + (BIT_MASK_XTAL_OV_UNIT_8822C << BIT_SHIFT_XTAL_OV_UNIT_8822C) +#define BIT_CLEAR_XTAL_OV_UNIT_8822C(x) ((x) & (~BITS_XTAL_OV_UNIT_8822C)) +#define BIT_GET_XTAL_OV_UNIT_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_OV_UNIT_8822C) & BIT_MASK_XTAL_OV_UNIT_8822C) +#define BIT_SET_XTAL_OV_UNIT_8822C(x, v) \ + (BIT_CLEAR_XTAL_OV_UNIT_8822C(x) | BIT_XTAL_OV_UNIT_8822C(v)) + +#define BIT_SHIFT_XTAL_MODE_MANUAL_8822C 4 +#define BIT_MASK_XTAL_MODE_MANUAL_8822C 0x3 +#define BIT_XTAL_MODE_MANUAL_8822C(x) \ + (((x) & BIT_MASK_XTAL_MODE_MANUAL_8822C) \ + << BIT_SHIFT_XTAL_MODE_MANUAL_8822C) +#define BITS_XTAL_MODE_MANUAL_8822C \ + (BIT_MASK_XTAL_MODE_MANUAL_8822C << BIT_SHIFT_XTAL_MODE_MANUAL_8822C) +#define BIT_CLEAR_XTAL_MODE_MANUAL_8822C(x) \ + ((x) & (~BITS_XTAL_MODE_MANUAL_8822C)) +#define BIT_GET_XTAL_MODE_MANUAL_8822C(x) \ + (((x) >> BIT_SHIFT_XTAL_MODE_MANUAL_8822C) & \ + BIT_MASK_XTAL_MODE_MANUAL_8822C) +#define BIT_SET_XTAL_MODE_MANUAL_8822C(x, v) \ + (BIT_CLEAR_XTAL_MODE_MANUAL_8822C(x) | BIT_XTAL_MODE_MANUAL_8822C(v)) + +#define BIT_XTAL_MANU_SEL_8822C BIT(3) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_XTAL_MODE_8822C BIT(1) +#define BIT_RESET_N_DECODER_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_SYS_CFG5_8822C */ +#define BIT_LPS_STATUS_8822C BIT(3) +#define BIT_HCI_TXDMA_BUSY_8822C BIT(2) +#define BIT_HCI_TXDMA_ALLOW_8822C BIT(1) +#define BIT_FW_CTRL_HCI_TXDMA_EN_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_CPU_DMEM_CON_8822C */ +#define BIT_WDT_AUTO_MODE_8822C BIT(22) +#define BIT_WDT_PLATFORM_EN_8822C BIT(21) +#define BIT_WDT_CPU_EN_8822C BIT(20) +#define BIT_WDT_OPT_IOWRAPPER_8822C BIT(19) +#define BIT_ANA_PORT_IDLE_8822C BIT(18) +#define BIT_MAC_PORT_IDLE_8822C BIT(17) +#define BIT_WL_PLATFORM_RST_8822C BIT(16) +#define BIT_WL_SECURITY_CLK_8822C BIT(15) +#define BIT_DDMA_EN_8822C BIT(8) + +#define BIT_SHIFT_CPU_DMEM_CON_8822C 0 +#define BIT_MASK_CPU_DMEM_CON_8822C 0xff +#define BIT_CPU_DMEM_CON_8822C(x) \ + (((x) & BIT_MASK_CPU_DMEM_CON_8822C) << BIT_SHIFT_CPU_DMEM_CON_8822C) +#define BITS_CPU_DMEM_CON_8822C \ + (BIT_MASK_CPU_DMEM_CON_8822C << BIT_SHIFT_CPU_DMEM_CON_8822C) +#define BIT_CLEAR_CPU_DMEM_CON_8822C(x) ((x) & (~BITS_CPU_DMEM_CON_8822C)) +#define BIT_GET_CPU_DMEM_CON_8822C(x) \ + (((x) >> BIT_SHIFT_CPU_DMEM_CON_8822C) & BIT_MASK_CPU_DMEM_CON_8822C) +#define BIT_SET_CPU_DMEM_CON_8822C(x, v) \ + (BIT_CLEAR_CPU_DMEM_CON_8822C(x) | BIT_CPU_DMEM_CON_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_BOOT_REASON_8822C */ + +#define BIT_SHIFT_BOOT_REASON_V1_8822C 0 +#define BIT_MASK_BOOT_REASON_V1_8822C 0x7 +#define BIT_BOOT_REASON_V1_8822C(x) \ + (((x) & BIT_MASK_BOOT_REASON_V1_8822C) \ + << BIT_SHIFT_BOOT_REASON_V1_8822C) +#define BITS_BOOT_REASON_V1_8822C \ + (BIT_MASK_BOOT_REASON_V1_8822C << BIT_SHIFT_BOOT_REASON_V1_8822C) +#define BIT_CLEAR_BOOT_REASON_V1_8822C(x) ((x) & (~BITS_BOOT_REASON_V1_8822C)) +#define BIT_GET_BOOT_REASON_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BOOT_REASON_V1_8822C) & \ + BIT_MASK_BOOT_REASON_V1_8822C) +#define BIT_SET_BOOT_REASON_V1_8822C(x, v) \ + (BIT_CLEAR_BOOT_REASON_V1_8822C(x) | BIT_BOOT_REASON_V1_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_HIMR2_8822C */ +#define BIT_BCNDMAINT_P4_MSK_8822C BIT(31) +#define BIT_BCNDMAINT_P3_MSK_8822C BIT(30) +#define BIT_BCNDMAINT_P2_MSK_8822C BIT(29) +#define BIT_BCNDMAINT_P1_MSK_8822C BIT(28) +#define BIT_ATIMEND7_MSK_8822C BIT(22) +#define BIT_ATIMEND6_MSK_8822C BIT(21) +#define BIT_ATIMEND5_MSK_8822C BIT(20) +#define BIT_ATIMEND4_MSK_8822C BIT(19) +#define BIT_ATIMEND3_MSK_8822C BIT(18) +#define BIT_ATIMEND2_MSK_8822C BIT(17) +#define BIT_ATIMEND1_MSK_8822C BIT(16) +#define BIT_TXBCN7OK_MSK_8822C BIT(14) +#define BIT_TXBCN6OK_MSK_8822C BIT(13) +#define BIT_TXBCN5OK_MSK_8822C BIT(12) +#define BIT_TXBCN4OK_MSK_8822C BIT(11) +#define BIT_TXBCN3OK_MSK_8822C BIT(10) +#define BIT_TXBCN2OK_MSK_8822C BIT(9) +#define BIT_TXBCN1OK_MSK_V1_8822C BIT(8) +#define BIT_TXBCN7ERR_MSK_8822C BIT(6) +#define BIT_TXBCN6ERR_MSK_8822C BIT(5) +#define BIT_TXBCN5ERR_MSK_8822C BIT(4) +#define BIT_TXBCN4ERR_MSK_8822C BIT(3) +#define BIT_TXBCN3ERR_MSK_8822C BIT(2) +#define BIT_TXBCN2ERR_MSK_8822C BIT(1) +#define BIT_TXBCN1ERR_MSK_V1_8822C BIT(0) + +/* 2 REG_HISR2_8822C */ +#define BIT_BCNDMAINT_P4_8822C BIT(31) +#define BIT_BCNDMAINT_P3_8822C BIT(30) +#define BIT_BCNDMAINT_P2_8822C BIT(29) +#define BIT_BCNDMAINT_P1_8822C BIT(28) +#define BIT_ATIMEND7_8822C BIT(22) +#define BIT_ATIMEND6_8822C BIT(21) +#define BIT_ATIMEND5_8822C BIT(20) +#define BIT_ATIMEND4_8822C BIT(19) +#define BIT_ATIMEND3_8822C BIT(18) +#define BIT_ATIMEND2_8822C BIT(17) +#define BIT_ATIMEND1_8822C BIT(16) +#define BIT_TXBCN7OK_8822C BIT(14) +#define BIT_TXBCN6OK_8822C BIT(13) +#define BIT_TXBCN5OK_8822C BIT(12) +#define BIT_TXBCN4OK_8822C BIT(11) +#define BIT_TXBCN3OK_8822C BIT(10) +#define BIT_TXBCN2OK_8822C BIT(9) +#define BIT_TXBCN1OK_8822C BIT(8) +#define BIT_TXBCN7ERR_8822C BIT(6) +#define BIT_TXBCN6ERR_8822C BIT(5) +#define BIT_TXBCN5ERR_8822C BIT(4) +#define BIT_TXBCN4ERR_8822C BIT(3) +#define BIT_TXBCN3ERR_8822C BIT(2) +#define BIT_TXBCN2ERR_8822C BIT(1) +#define BIT_TXBCN1ERR_8822C BIT(0) + +/* 2 REG_HIMR3_8822C */ +#define BIT_WDT_PLATFORM_INT_MSK_8822C BIT(18) +#define BIT_WDT_CPU_INT_MSK_8822C BIT(17) +#define BIT_SETH2CDOK_MASK_8822C BIT(16) +#define BIT_H2C_CMD_FULL_MASK_8822C BIT(15) +#define BIT_PWR_INT_127_MASK_8822C BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK_8822C BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_MASK_8822C BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_MASK_8822C BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_MAS_8822C BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_MASK_8822C BIT(9) +#define BIT_PWR_INT_127_MASK_V1_8822C BIT(8) +#define BIT_PWR_INT_126TO96_MASK_8822C BIT(7) +#define BIT_PWR_INT_95TO64_MASK_8822C BIT(6) +#define BIT_PWR_INT_63TO32_MASK_8822C BIT(5) +#define BIT_PWR_INT_31TO0_MASK_8822C BIT(4) +#define BIT_RX_DMA_STUCK_MSK_8822C BIT(3) +#define BIT_TX_DMA_STUCK_MSK_8822C BIT(2) +#define BIT_DDMA0_LP_INT_MSK_8822C BIT(1) +#define BIT_DDMA0_HP_INT_MSK_8822C BIT(0) + +/* 2 REG_HISR3_8822C */ +#define BIT_WDT_PLATFORM_INT_8822C BIT(18) +#define BIT_WDT_CPU_INT_8822C BIT(17) +#define BIT_SETH2CDOK_8822C BIT(16) +#define BIT_H2C_CMD_FULL_8822C BIT(15) +#define BIT_PWR_INT_127_8822C BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8822C BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8822C BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8822C BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8822C BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8822C BIT(9) +#define BIT_PWR_INT_127_V1_8822C BIT(8) +#define BIT_PWR_INT_126TO96_8822C BIT(7) +#define BIT_PWR_INT_95TO64_8822C BIT(6) +#define BIT_PWR_INT_63TO32_8822C BIT(5) +#define BIT_PWR_INT_31TO0_8822C BIT(4) +#define BIT_RX_DMA_STUCK_8822C BIT(3) +#define BIT_TX_DMA_STUCK_8822C BIT(2) +#define BIT_DDMA0_LP_INT_8822C BIT(1) +#define BIT_DDMA0_HP_INT_8822C BIT(0) + +/* 2 REG_SW_MDIO_8822C */ +#define BIT_DIS_TIMEOUT_IO_8822C BIT(24) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_H2C_PKT_READADDR_8822C */ + +#define BIT_SHIFT_H2C_PKT_READADDR_8822C 0 +#define BIT_MASK_H2C_PKT_READADDR_8822C 0x3ffff +#define BIT_H2C_PKT_READADDR_8822C(x) \ + (((x) & BIT_MASK_H2C_PKT_READADDR_8822C) \ + << BIT_SHIFT_H2C_PKT_READADDR_8822C) +#define BITS_H2C_PKT_READADDR_8822C \ + (BIT_MASK_H2C_PKT_READADDR_8822C << BIT_SHIFT_H2C_PKT_READADDR_8822C) +#define BIT_CLEAR_H2C_PKT_READADDR_8822C(x) \ + ((x) & (~BITS_H2C_PKT_READADDR_8822C)) +#define BIT_GET_H2C_PKT_READADDR_8822C(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_READADDR_8822C) & \ + BIT_MASK_H2C_PKT_READADDR_8822C) +#define BIT_SET_H2C_PKT_READADDR_8822C(x, v) \ + (BIT_CLEAR_H2C_PKT_READADDR_8822C(x) | BIT_H2C_PKT_READADDR_8822C(v)) + +/* 2 REG_H2C_PKT_WRITEADDR_8822C */ + +#define BIT_SHIFT_H2C_PKT_WRITEADDR_8822C 0 +#define BIT_MASK_H2C_PKT_WRITEADDR_8822C 0x3ffff +#define BIT_H2C_PKT_WRITEADDR_8822C(x) \ + (((x) & BIT_MASK_H2C_PKT_WRITEADDR_8822C) \ + << BIT_SHIFT_H2C_PKT_WRITEADDR_8822C) +#define BITS_H2C_PKT_WRITEADDR_8822C \ + (BIT_MASK_H2C_PKT_WRITEADDR_8822C << BIT_SHIFT_H2C_PKT_WRITEADDR_8822C) +#define BIT_CLEAR_H2C_PKT_WRITEADDR_8822C(x) \ + ((x) & (~BITS_H2C_PKT_WRITEADDR_8822C)) +#define BIT_GET_H2C_PKT_WRITEADDR_8822C(x) \ + (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR_8822C) & \ + BIT_MASK_H2C_PKT_WRITEADDR_8822C) +#define BIT_SET_H2C_PKT_WRITEADDR_8822C(x, v) \ + (BIT_CLEAR_H2C_PKT_WRITEADDR_8822C(x) | BIT_H2C_PKT_WRITEADDR_8822C(v)) + +/* 2 REG_MEM_PWR_CRTL_8822C */ +#define BIT_MEM_BB_SD_8822C BIT(17) +#define BIT_MEM_BB_DS_8822C BIT(16) +#define BIT_MEM_BT_DS_8822C BIT(10) +#define BIT_MEM_SDIO_LS_8822C BIT(9) +#define BIT_MEM_SDIO_DS_8822C BIT(8) +#define BIT_MEM_USB_LS_8822C BIT(7) +#define BIT_MEM_USB_DS_8822C BIT(6) +#define BIT_MEM_PCI_LS_8822C BIT(5) +#define BIT_MEM_PCI_DS_8822C BIT(4) +#define BIT_MEM_WLMAC_LS_8822C BIT(3) +#define BIT_MEM_WLMAC_DS_8822C BIT(2) +#define BIT_MEM_WLMCU_LS_8822C BIT(1) +#define BIT_MEM_WLMCU_DS_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_FW_DBG6_8822C */ + +#define BIT_SHIFT_FW_DBG6_8822C 0 +#define BIT_MASK_FW_DBG6_8822C 0xffffffffL +#define BIT_FW_DBG6_8822C(x) \ + (((x) & BIT_MASK_FW_DBG6_8822C) << BIT_SHIFT_FW_DBG6_8822C) +#define BITS_FW_DBG6_8822C (BIT_MASK_FW_DBG6_8822C << BIT_SHIFT_FW_DBG6_8822C) +#define BIT_CLEAR_FW_DBG6_8822C(x) ((x) & (~BITS_FW_DBG6_8822C)) +#define BIT_GET_FW_DBG6_8822C(x) \ + (((x) >> BIT_SHIFT_FW_DBG6_8822C) & BIT_MASK_FW_DBG6_8822C) +#define BIT_SET_FW_DBG6_8822C(x, v) \ + (BIT_CLEAR_FW_DBG6_8822C(x) | BIT_FW_DBG6_8822C(v)) + +/* 2 REG_FW_DBG7_8822C */ + +#define BIT_SHIFT_FW_DBG7_8822C 0 +#define BIT_MASK_FW_DBG7_8822C 0xffffffffL +#define BIT_FW_DBG7_8822C(x) \ + (((x) & BIT_MASK_FW_DBG7_8822C) << BIT_SHIFT_FW_DBG7_8822C) +#define BITS_FW_DBG7_8822C (BIT_MASK_FW_DBG7_8822C << BIT_SHIFT_FW_DBG7_8822C) +#define BIT_CLEAR_FW_DBG7_8822C(x) ((x) & (~BITS_FW_DBG7_8822C)) +#define BIT_GET_FW_DBG7_8822C(x) \ + (((x) >> BIT_SHIFT_FW_DBG7_8822C) & BIT_MASK_FW_DBG7_8822C) +#define BIT_SET_FW_DBG7_8822C(x, v) \ + (BIT_CLEAR_FW_DBG7_8822C(x) | BIT_FW_DBG7_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_CR_8822C */ + +#define BIT_SHIFT_LBMODE_8822C 24 +#define BIT_MASK_LBMODE_8822C 0x1f +#define BIT_LBMODE_8822C(x) \ + (((x) & BIT_MASK_LBMODE_8822C) << BIT_SHIFT_LBMODE_8822C) +#define BITS_LBMODE_8822C (BIT_MASK_LBMODE_8822C << BIT_SHIFT_LBMODE_8822C) +#define BIT_CLEAR_LBMODE_8822C(x) ((x) & (~BITS_LBMODE_8822C)) +#define BIT_GET_LBMODE_8822C(x) \ + (((x) >> BIT_SHIFT_LBMODE_8822C) & BIT_MASK_LBMODE_8822C) +#define BIT_SET_LBMODE_8822C(x, v) \ + (BIT_CLEAR_LBMODE_8822C(x) | BIT_LBMODE_8822C(v)) + +#define BIT_SHIFT_NETYPE1_8822C 18 +#define BIT_MASK_NETYPE1_8822C 0x3 +#define BIT_NETYPE1_8822C(x) \ + (((x) & BIT_MASK_NETYPE1_8822C) << BIT_SHIFT_NETYPE1_8822C) +#define BITS_NETYPE1_8822C (BIT_MASK_NETYPE1_8822C << BIT_SHIFT_NETYPE1_8822C) +#define BIT_CLEAR_NETYPE1_8822C(x) ((x) & (~BITS_NETYPE1_8822C)) +#define BIT_GET_NETYPE1_8822C(x) \ + (((x) >> BIT_SHIFT_NETYPE1_8822C) & BIT_MASK_NETYPE1_8822C) +#define BIT_SET_NETYPE1_8822C(x, v) \ + (BIT_CLEAR_NETYPE1_8822C(x) | BIT_NETYPE1_8822C(v)) + +#define BIT_SHIFT_NETYPE0_8822C 16 +#define BIT_MASK_NETYPE0_8822C 0x3 +#define BIT_NETYPE0_8822C(x) \ + (((x) & BIT_MASK_NETYPE0_8822C) << BIT_SHIFT_NETYPE0_8822C) +#define BITS_NETYPE0_8822C (BIT_MASK_NETYPE0_8822C << BIT_SHIFT_NETYPE0_8822C) +#define BIT_CLEAR_NETYPE0_8822C(x) ((x) & (~BITS_NETYPE0_8822C)) +#define BIT_GET_NETYPE0_8822C(x) \ + (((x) >> BIT_SHIFT_NETYPE0_8822C) & BIT_MASK_NETYPE0_8822C) +#define BIT_SET_NETYPE0_8822C(x, v) \ + (BIT_CLEAR_NETYPE0_8822C(x) | BIT_NETYPE0_8822C(v)) + +#define BIT_COUNTER_STS_EN_8822C BIT(13) +#define BIT_I2C_MAILBOX_EN_8822C BIT(12) +#define BIT_SHCUT_EN_8822C BIT(11) +#define BIT_32K_CAL_TMR_EN_8822C BIT(10) +#define BIT_MAC_SEC_EN_8822C BIT(9) +#define BIT_ENSWBCN_8822C BIT(8) +#define BIT_MACRXEN_8822C BIT(7) +#define BIT_MACTXEN_8822C BIT(6) +#define BIT_SCHEDULE_EN_8822C BIT(5) +#define BIT_PROTOCOL_EN_8822C BIT(4) +#define BIT_RXDMA_EN_8822C BIT(3) +#define BIT_TXDMA_EN_8822C BIT(2) +#define BIT_HCI_RXDMA_EN_8822C BIT(1) +#define BIT_HCI_TXDMA_EN_8822C BIT(0) + +/* 2 REG_PG_SIZE_8822C */ + +#define BIT_SHIFT_DBG_FIFO_SEL_8822C 16 +#define BIT_MASK_DBG_FIFO_SEL_8822C 0xff +#define BIT_DBG_FIFO_SEL_8822C(x) \ + (((x) & BIT_MASK_DBG_FIFO_SEL_8822C) << BIT_SHIFT_DBG_FIFO_SEL_8822C) +#define BITS_DBG_FIFO_SEL_8822C \ + (BIT_MASK_DBG_FIFO_SEL_8822C << BIT_SHIFT_DBG_FIFO_SEL_8822C) +#define BIT_CLEAR_DBG_FIFO_SEL_8822C(x) ((x) & (~BITS_DBG_FIFO_SEL_8822C)) +#define BIT_GET_DBG_FIFO_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_DBG_FIFO_SEL_8822C) & BIT_MASK_DBG_FIFO_SEL_8822C) +#define BIT_SET_DBG_FIFO_SEL_8822C(x, v) \ + (BIT_CLEAR_DBG_FIFO_SEL_8822C(x) | BIT_DBG_FIFO_SEL_8822C(v)) + +/* 2 REG_PKT_BUFF_ACCESS_CTRL_8822C */ + +#define BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8822C 0 +#define BIT_MASK_PKT_BUFF_ACCESS_CTRL_8822C 0xff +#define BIT_PKT_BUFF_ACCESS_CTRL_8822C(x) \ + (((x) & BIT_MASK_PKT_BUFF_ACCESS_CTRL_8822C) \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8822C) +#define BITS_PKT_BUFF_ACCESS_CTRL_8822C \ + (BIT_MASK_PKT_BUFF_ACCESS_CTRL_8822C \ + << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8822C) +#define BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8822C(x) \ + ((x) & (~BITS_PKT_BUFF_ACCESS_CTRL_8822C)) +#define BIT_GET_PKT_BUFF_ACCESS_CTRL_8822C(x) \ + (((x) >> BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8822C) & \ + BIT_MASK_PKT_BUFF_ACCESS_CTRL_8822C) +#define BIT_SET_PKT_BUFF_ACCESS_CTRL_8822C(x, v) \ + (BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8822C(x) | \ + BIT_PKT_BUFF_ACCESS_CTRL_8822C(v)) + +/* 2 REG_TSF_CLK_STATE_8822C */ +#define BIT_TSF_CLK_STABLE_8822C BIT(15) + +/* 2 REG_TXDMA_PQ_MAP_8822C */ +#define BIT_CSI_BW_EN_8822C BIT(31) + +#define BIT_SHIFT_TXDMA_H2C_MAP_8822C 16 +#define BIT_MASK_TXDMA_H2C_MAP_8822C 0x3 +#define BIT_TXDMA_H2C_MAP_8822C(x) \ + (((x) & BIT_MASK_TXDMA_H2C_MAP_8822C) << BIT_SHIFT_TXDMA_H2C_MAP_8822C) +#define BITS_TXDMA_H2C_MAP_8822C \ + (BIT_MASK_TXDMA_H2C_MAP_8822C << BIT_SHIFT_TXDMA_H2C_MAP_8822C) +#define BIT_CLEAR_TXDMA_H2C_MAP_8822C(x) ((x) & (~BITS_TXDMA_H2C_MAP_8822C)) +#define BIT_GET_TXDMA_H2C_MAP_8822C(x) \ + (((x) >> BIT_SHIFT_TXDMA_H2C_MAP_8822C) & BIT_MASK_TXDMA_H2C_MAP_8822C) +#define BIT_SET_TXDMA_H2C_MAP_8822C(x, v) \ + (BIT_CLEAR_TXDMA_H2C_MAP_8822C(x) | BIT_TXDMA_H2C_MAP_8822C(v)) + +#define BIT_SHIFT_TXDMA_HIQ_MAP_8822C 14 +#define BIT_MASK_TXDMA_HIQ_MAP_8822C 0x3 +#define BIT_TXDMA_HIQ_MAP_8822C(x) \ + (((x) & BIT_MASK_TXDMA_HIQ_MAP_8822C) << BIT_SHIFT_TXDMA_HIQ_MAP_8822C) +#define BITS_TXDMA_HIQ_MAP_8822C \ + (BIT_MASK_TXDMA_HIQ_MAP_8822C << BIT_SHIFT_TXDMA_HIQ_MAP_8822C) +#define BIT_CLEAR_TXDMA_HIQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8822C)) +#define BIT_GET_TXDMA_HIQ_MAP_8822C(x) \ + (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8822C) & BIT_MASK_TXDMA_HIQ_MAP_8822C) +#define BIT_SET_TXDMA_HIQ_MAP_8822C(x, v) \ + (BIT_CLEAR_TXDMA_HIQ_MAP_8822C(x) | BIT_TXDMA_HIQ_MAP_8822C(v)) + +#define BIT_SHIFT_TXDMA_MGQ_MAP_8822C 12 +#define BIT_MASK_TXDMA_MGQ_MAP_8822C 0x3 +#define BIT_TXDMA_MGQ_MAP_8822C(x) \ + (((x) & BIT_MASK_TXDMA_MGQ_MAP_8822C) << BIT_SHIFT_TXDMA_MGQ_MAP_8822C) +#define BITS_TXDMA_MGQ_MAP_8822C \ + (BIT_MASK_TXDMA_MGQ_MAP_8822C << BIT_SHIFT_TXDMA_MGQ_MAP_8822C) +#define BIT_CLEAR_TXDMA_MGQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8822C)) +#define BIT_GET_TXDMA_MGQ_MAP_8822C(x) \ + (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8822C) & BIT_MASK_TXDMA_MGQ_MAP_8822C) +#define BIT_SET_TXDMA_MGQ_MAP_8822C(x, v) \ + (BIT_CLEAR_TXDMA_MGQ_MAP_8822C(x) | BIT_TXDMA_MGQ_MAP_8822C(v)) + +#define BIT_SHIFT_TXDMA_BKQ_MAP_8822C 10 +#define BIT_MASK_TXDMA_BKQ_MAP_8822C 0x3 +#define BIT_TXDMA_BKQ_MAP_8822C(x) \ + (((x) & BIT_MASK_TXDMA_BKQ_MAP_8822C) << BIT_SHIFT_TXDMA_BKQ_MAP_8822C) +#define BITS_TXDMA_BKQ_MAP_8822C \ + (BIT_MASK_TXDMA_BKQ_MAP_8822C << BIT_SHIFT_TXDMA_BKQ_MAP_8822C) +#define BIT_CLEAR_TXDMA_BKQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8822C)) +#define BIT_GET_TXDMA_BKQ_MAP_8822C(x) \ + (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8822C) & BIT_MASK_TXDMA_BKQ_MAP_8822C) +#define BIT_SET_TXDMA_BKQ_MAP_8822C(x, v) \ + (BIT_CLEAR_TXDMA_BKQ_MAP_8822C(x) | BIT_TXDMA_BKQ_MAP_8822C(v)) + +#define BIT_SHIFT_TXDMA_BEQ_MAP_8822C 8 +#define BIT_MASK_TXDMA_BEQ_MAP_8822C 0x3 +#define BIT_TXDMA_BEQ_MAP_8822C(x) \ + (((x) & BIT_MASK_TXDMA_BEQ_MAP_8822C) << BIT_SHIFT_TXDMA_BEQ_MAP_8822C) +#define BITS_TXDMA_BEQ_MAP_8822C \ + (BIT_MASK_TXDMA_BEQ_MAP_8822C << BIT_SHIFT_TXDMA_BEQ_MAP_8822C) +#define BIT_CLEAR_TXDMA_BEQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8822C)) +#define BIT_GET_TXDMA_BEQ_MAP_8822C(x) \ + (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8822C) & BIT_MASK_TXDMA_BEQ_MAP_8822C) +#define BIT_SET_TXDMA_BEQ_MAP_8822C(x, v) \ + (BIT_CLEAR_TXDMA_BEQ_MAP_8822C(x) | BIT_TXDMA_BEQ_MAP_8822C(v)) + +#define BIT_SHIFT_TXDMA_VIQ_MAP_8822C 6 +#define BIT_MASK_TXDMA_VIQ_MAP_8822C 0x3 +#define BIT_TXDMA_VIQ_MAP_8822C(x) \ + (((x) & BIT_MASK_TXDMA_VIQ_MAP_8822C) << BIT_SHIFT_TXDMA_VIQ_MAP_8822C) +#define BITS_TXDMA_VIQ_MAP_8822C \ + (BIT_MASK_TXDMA_VIQ_MAP_8822C << BIT_SHIFT_TXDMA_VIQ_MAP_8822C) +#define BIT_CLEAR_TXDMA_VIQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8822C)) +#define BIT_GET_TXDMA_VIQ_MAP_8822C(x) \ + (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8822C) & BIT_MASK_TXDMA_VIQ_MAP_8822C) +#define BIT_SET_TXDMA_VIQ_MAP_8822C(x, v) \ + (BIT_CLEAR_TXDMA_VIQ_MAP_8822C(x) | BIT_TXDMA_VIQ_MAP_8822C(v)) + +#define BIT_SHIFT_TXDMA_VOQ_MAP_8822C 4 +#define BIT_MASK_TXDMA_VOQ_MAP_8822C 0x3 +#define BIT_TXDMA_VOQ_MAP_8822C(x) \ + (((x) & BIT_MASK_TXDMA_VOQ_MAP_8822C) << BIT_SHIFT_TXDMA_VOQ_MAP_8822C) +#define BITS_TXDMA_VOQ_MAP_8822C \ + (BIT_MASK_TXDMA_VOQ_MAP_8822C << BIT_SHIFT_TXDMA_VOQ_MAP_8822C) +#define BIT_CLEAR_TXDMA_VOQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8822C)) +#define BIT_GET_TXDMA_VOQ_MAP_8822C(x) \ + (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8822C) & BIT_MASK_TXDMA_VOQ_MAP_8822C) +#define BIT_SET_TXDMA_VOQ_MAP_8822C(x, v) \ + (BIT_CLEAR_TXDMA_VOQ_MAP_8822C(x) | BIT_TXDMA_VOQ_MAP_8822C(v)) + +#define BIT_TXDMA_BW_EN_8822C BIT(3) +#define BIT_RXDMA_AGG_EN_8822C BIT(2) +#define BIT_RXSHFT_EN_8822C BIT(1) +#define BIT_RXDMA_ARBBW_EN_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_TRXFF_BNDY_8822C */ + +#define BIT_SHIFT_FWFFOVFL_RSV_8822C 16 +#define BIT_MASK_FWFFOVFL_RSV_8822C 0xf +#define BIT_FWFFOVFL_RSV_8822C(x) \ + (((x) & BIT_MASK_FWFFOVFL_RSV_8822C) << BIT_SHIFT_FWFFOVFL_RSV_8822C) +#define BITS_FWFFOVFL_RSV_8822C \ + (BIT_MASK_FWFFOVFL_RSV_8822C << BIT_SHIFT_FWFFOVFL_RSV_8822C) +#define BIT_CLEAR_FWFFOVFL_RSV_8822C(x) ((x) & (~BITS_FWFFOVFL_RSV_8822C)) +#define BIT_GET_FWFFOVFL_RSV_8822C(x) \ + (((x) >> BIT_SHIFT_FWFFOVFL_RSV_8822C) & BIT_MASK_FWFFOVFL_RSV_8822C) +#define BIT_SET_FWFFOVFL_RSV_8822C(x, v) \ + (BIT_CLEAR_FWFFOVFL_RSV_8822C(x) | BIT_FWFFOVFL_RSV_8822C(v)) + +#define BIT_SHIFT_RXFFOVFL_RSV_V2_8822C 8 +#define BIT_MASK_RXFFOVFL_RSV_V2_8822C 0xf +#define BIT_RXFFOVFL_RSV_V2_8822C(x) \ + (((x) & BIT_MASK_RXFFOVFL_RSV_V2_8822C) \ + << BIT_SHIFT_RXFFOVFL_RSV_V2_8822C) +#define BITS_RXFFOVFL_RSV_V2_8822C \ + (BIT_MASK_RXFFOVFL_RSV_V2_8822C << BIT_SHIFT_RXFFOVFL_RSV_V2_8822C) +#define BIT_CLEAR_RXFFOVFL_RSV_V2_8822C(x) ((x) & (~BITS_RXFFOVFL_RSV_V2_8822C)) +#define BIT_GET_RXFFOVFL_RSV_V2_8822C(x) \ + (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2_8822C) & \ + BIT_MASK_RXFFOVFL_RSV_V2_8822C) +#define BIT_SET_RXFFOVFL_RSV_V2_8822C(x, v) \ + (BIT_CLEAR_RXFFOVFL_RSV_V2_8822C(x) | BIT_RXFFOVFL_RSV_V2_8822C(v)) + +/* 2 REG_PTA_I2C_MBOX_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_I2C_M_STATUS_8822C 8 +#define BIT_MASK_I2C_M_STATUS_8822C 0xf +#define BIT_I2C_M_STATUS_8822C(x) \ + (((x) & BIT_MASK_I2C_M_STATUS_8822C) << BIT_SHIFT_I2C_M_STATUS_8822C) +#define BITS_I2C_M_STATUS_8822C \ + (BIT_MASK_I2C_M_STATUS_8822C << BIT_SHIFT_I2C_M_STATUS_8822C) +#define BIT_CLEAR_I2C_M_STATUS_8822C(x) ((x) & (~BITS_I2C_M_STATUS_8822C)) +#define BIT_GET_I2C_M_STATUS_8822C(x) \ + (((x) >> BIT_SHIFT_I2C_M_STATUS_8822C) & BIT_MASK_I2C_M_STATUS_8822C) +#define BIT_SET_I2C_M_STATUS_8822C(x, v) \ + (BIT_CLEAR_I2C_M_STATUS_8822C(x) | BIT_I2C_M_STATUS_8822C(v)) + +#define BIT_SHIFT_I2C_M_BUS_GNT_FW_8822C 4 +#define BIT_MASK_I2C_M_BUS_GNT_FW_8822C 0x7 +#define BIT_I2C_M_BUS_GNT_FW_8822C(x) \ + (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8822C) \ + << BIT_SHIFT_I2C_M_BUS_GNT_FW_8822C) +#define BITS_I2C_M_BUS_GNT_FW_8822C \ + (BIT_MASK_I2C_M_BUS_GNT_FW_8822C << BIT_SHIFT_I2C_M_BUS_GNT_FW_8822C) +#define BIT_CLEAR_I2C_M_BUS_GNT_FW_8822C(x) \ + ((x) & (~BITS_I2C_M_BUS_GNT_FW_8822C)) +#define BIT_GET_I2C_M_BUS_GNT_FW_8822C(x) \ + (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8822C) & \ + BIT_MASK_I2C_M_BUS_GNT_FW_8822C) +#define BIT_SET_I2C_M_BUS_GNT_FW_8822C(x, v) \ + (BIT_CLEAR_I2C_M_BUS_GNT_FW_8822C(x) | BIT_I2C_M_BUS_GNT_FW_8822C(v)) + +#define BIT_I2C_M_GNT_FW_8822C BIT(3) + +#define BIT_SHIFT_I2C_M_SPEED_8822C 1 +#define BIT_MASK_I2C_M_SPEED_8822C 0x3 +#define BIT_I2C_M_SPEED_8822C(x) \ + (((x) & BIT_MASK_I2C_M_SPEED_8822C) << BIT_SHIFT_I2C_M_SPEED_8822C) +#define BITS_I2C_M_SPEED_8822C \ + (BIT_MASK_I2C_M_SPEED_8822C << BIT_SHIFT_I2C_M_SPEED_8822C) +#define BIT_CLEAR_I2C_M_SPEED_8822C(x) ((x) & (~BITS_I2C_M_SPEED_8822C)) +#define BIT_GET_I2C_M_SPEED_8822C(x) \ + (((x) >> BIT_SHIFT_I2C_M_SPEED_8822C) & BIT_MASK_I2C_M_SPEED_8822C) +#define BIT_SET_I2C_M_SPEED_8822C(x, v) \ + (BIT_CLEAR_I2C_M_SPEED_8822C(x) | BIT_I2C_M_SPEED_8822C(v)) + +#define BIT_I2C_M_UNLOCK_8822C BIT(0) + +/* 2 REG_RXFF_BNDY_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_RXFF0_BNDY_V2_8822C 0 +#define BIT_MASK_RXFF0_BNDY_V2_8822C 0x3ffff +#define BIT_RXFF0_BNDY_V2_8822C(x) \ + (((x) & BIT_MASK_RXFF0_BNDY_V2_8822C) << BIT_SHIFT_RXFF0_BNDY_V2_8822C) +#define BITS_RXFF0_BNDY_V2_8822C \ + (BIT_MASK_RXFF0_BNDY_V2_8822C << BIT_SHIFT_RXFF0_BNDY_V2_8822C) +#define BIT_CLEAR_RXFF0_BNDY_V2_8822C(x) ((x) & (~BITS_RXFF0_BNDY_V2_8822C)) +#define BIT_GET_RXFF0_BNDY_V2_8822C(x) \ + (((x) >> BIT_SHIFT_RXFF0_BNDY_V2_8822C) & BIT_MASK_RXFF0_BNDY_V2_8822C) +#define BIT_SET_RXFF0_BNDY_V2_8822C(x, v) \ + (BIT_CLEAR_RXFF0_BNDY_V2_8822C(x) | BIT_RXFF0_BNDY_V2_8822C(v)) + +/* 2 REG_FE1IMR_8822C */ +#define BIT_FS_SW_PLL_LEAVE_32K_INT_EN_8822C BIT(31) +#define BIT_FS_FWFF_FULL_INT_EN_8822C BIT(30) +#define BIT_FS_BB_STOP_RX_INT_EN_8822C BIT(29) +#define BIT_FS_RXDMA2_DONE_INT_EN_8822C BIT(28) +#define BIT_FS_RXDONE2_INT_EN_8822C BIT(26) +#define BIT_FS_RX_BCN_P4_INT_EN_8822C BIT(25) +#define BIT_FS_RX_BCN_P3_INT_EN_8822C BIT(24) +#define BIT_FS_RX_BCN_P2_INT_EN_8822C BIT(23) +#define BIT_FS_RX_BCN_P1_INT_EN_8822C BIT(22) +#define BIT_FS_RX_BCN_P0_INT_EN_8822C BIT(21) +#define BIT_FS_RX_UMD0_INT_EN_8822C BIT(20) +#define BIT_FS_RX_UMD1_INT_EN_8822C BIT(19) +#define BIT_FS_RX_BMD0_INT_EN_8822C BIT(18) +#define BIT_FS_RX_BMD1_INT_EN_8822C BIT(17) +#define BIT_FS_RXDONE_INT_EN_8822C BIT(16) +#define BIT_FS_WWLAN_INT_EN_8822C BIT(15) +#define BIT_FS_SOUND_DONE_INT_EN_8822C BIT(14) +#define BIT_FS_BF1_PRETO_INT_EN_8822C BIT(11) +#define BIT_FS_BF0_PRETO_INT_EN_8822C BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8822C BIT(9) +#define BIT_FS_PRETX_ERRHLD_INT_EN_8822C BIT(8) +#define BIT_FS_LTE_COEX_EN_8822C BIT(6) +#define BIT_FS_WLACTOFF_INT_EN_8822C BIT(5) +#define BIT_FS_WLACTON_INT_EN_8822C BIT(4) +#define BIT_FS_BTCMD_INT_EN_8822C BIT(3) +#define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8822C BIT(2) +#define BIT_FS_TRPC_TO_INT_EN_V1_8822C BIT(1) +#define BIT_FS_RPC_O_T_INT_EN_V1_8822C BIT(0) + +/* 2 REG_FE1ISR_8822C */ +#define BIT_FS_SW_PLL_LEAVE_32K_INT_8822C BIT(31) +#define BIT_FS_FS_FWFF_FULL_INT_8822C BIT(30) +#define BIT_FS_BB_STOP_RX_INT_8822C BIT(29) +#define BIT_FS_RXDMA2_DONE_INT_8822C BIT(28) +#define BIT_FS_RXDONE2_INT_8822C BIT(26) +#define BIT_FS_RX_BCN_P4_INT_8822C BIT(25) +#define BIT_FS_RX_BCN_P3_INT_8822C BIT(24) +#define BIT_FS_RX_BCN_P2_INT_8822C BIT(23) +#define BIT_FS_RX_BCN_P1_INT_8822C BIT(22) +#define BIT_FS_RX_BCN_P0_INT_8822C BIT(21) +#define BIT_FS_RX_UMD0_INT_8822C BIT(20) +#define BIT_FS_RX_UMD1_INT_8822C BIT(19) +#define BIT_FS_RX_BMD0_INT_8822C BIT(18) +#define BIT_FS_RX_BMD1_INT_8822C BIT(17) +#define BIT_FS_RXDONE_INT_8822C BIT(16) +#define BIT_FS_WWLAN_INT_8822C BIT(15) +#define BIT_FS_SOUND_DONE_INT_8822C BIT(14) +#define BIT_FS_BF1_PRETO_INT_8822C BIT(11) +#define BIT_FS_BF0_PRETO_INT_8822C BIT(10) +#define BIT_FS_PTCL_RELEASE_MACID_INT_8822C BIT(9) +#define BIT_FS_PRETX_ERRHLD_INT_8822C BIT(8) +#define BIT_FS_LTE_COEX_INT_8822C BIT(6) +#define BIT_FS_WLACTOFF_INT_8822C BIT(5) +#define BIT_FS_WLACTON_INT_8822C BIT(4) +#define BIT_FS_BCN_RX_INT_INT_8822C BIT(3) +#define BIT_FS_MAILBOX_TO_I2C_INT_8822C BIT(2) +#define BIT_FS_TRPC_TO_INT_8822C BIT(1) +#define BIT_FS_RPC_O_T_INT_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_CPWM_8822C */ +#define BIT_CPWM_TOGGLING_8822C BIT(31) + +#define BIT_SHIFT_CPWM_MOD_8822C 24 +#define BIT_MASK_CPWM_MOD_8822C 0x7f +#define BIT_CPWM_MOD_8822C(x) \ + (((x) & BIT_MASK_CPWM_MOD_8822C) << BIT_SHIFT_CPWM_MOD_8822C) +#define BITS_CPWM_MOD_8822C \ + (BIT_MASK_CPWM_MOD_8822C << BIT_SHIFT_CPWM_MOD_8822C) +#define BIT_CLEAR_CPWM_MOD_8822C(x) ((x) & (~BITS_CPWM_MOD_8822C)) +#define BIT_GET_CPWM_MOD_8822C(x) \ + (((x) >> BIT_SHIFT_CPWM_MOD_8822C) & BIT_MASK_CPWM_MOD_8822C) +#define BIT_SET_CPWM_MOD_8822C(x, v) \ + (BIT_CLEAR_CPWM_MOD_8822C(x) | BIT_CPWM_MOD_8822C(v)) + +/* 2 REG_FWIMR_8822C */ +#define BIT_FS_TXBCNOK_MB7_INT_EN_8822C BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_EN_8822C BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_EN_8822C BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_EN_8822C BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_EN_8822C BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_EN_8822C BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_EN_8822C BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_EN_8822C BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_EN_8822C BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_EN_8822C BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_EN_8822C BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_EN_8822C BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_EN_8822C BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_EN_8822C BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_EN_8822C BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_EN_8822C BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_EN_8822C BIT(15) +#define BIT_SIFS_OVERSPEC_INT_EN_8822C BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN_8822C BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_EN_8822C BIT(12) +#define BIT_FS_CPUMGQ_ERR_INT_EN_8822C BIT(11) +#define BIT_FS_DDMA0_LP_INT_EN_8822C BIT(9) +#define BIT_FS_DDMA0_HP_INT_EN_8822C BIT(8) +#define BIT_FS_TRXRPT_INT_EN_8822C BIT(7) +#define BIT_FS_C2H_W_READY_INT_EN_8822C BIT(6) +#define BIT_FS_HRCV_INT_EN_8822C BIT(5) +#define BIT_FS_H2CCMD_INT_EN_8822C BIT(4) +#define BIT_FS_TXPKTIN_INT_EN_8822C BIT(3) +#define BIT_FS_ERRORHDL_INT_EN_8822C BIT(2) +#define BIT_FS_TXCCX_INT_EN_8822C BIT(1) +#define BIT_FS_TXCLOSE_INT_EN_8822C BIT(0) + +/* 2 REG_FWISR_8822C */ +#define BIT_FS_TXBCNOK_MB7_INT_8822C BIT(31) +#define BIT_FS_TXBCNOK_MB6_INT_8822C BIT(30) +#define BIT_FS_TXBCNOK_MB5_INT_8822C BIT(29) +#define BIT_FS_TXBCNOK_MB4_INT_8822C BIT(28) +#define BIT_FS_TXBCNOK_MB3_INT_8822C BIT(27) +#define BIT_FS_TXBCNOK_MB2_INT_8822C BIT(26) +#define BIT_FS_TXBCNOK_MB1_INT_8822C BIT(25) +#define BIT_FS_TXBCNOK_MB0_INT_8822C BIT(24) +#define BIT_FS_TXBCNERR_MB7_INT_8822C BIT(23) +#define BIT_FS_TXBCNERR_MB6_INT_8822C BIT(22) +#define BIT_FS_TXBCNERR_MB5_INT_8822C BIT(21) +#define BIT_FS_TXBCNERR_MB4_INT_8822C BIT(20) +#define BIT_FS_TXBCNERR_MB3_INT_8822C BIT(19) +#define BIT_FS_TXBCNERR_MB2_INT_8822C BIT(18) +#define BIT_FS_TXBCNERR_MB1_INT_8822C BIT(17) +#define BIT_FS_TXBCNERR_MB0_INT_8822C BIT(16) +#define BIT_CPU_MGQ_TXDONE_INT_8822C BIT(15) +#define BIT_SIFS_OVERSPEC_INT_8822C BIT(14) +#define BIT_FS_MGNTQ_RPTR_RELEASE_INT_8822C BIT(13) +#define BIT_FS_MGNTQFF_TO_INT_8822C BIT(12) +#define BIT_FS_CPUMGQ_ERR_INT_8822C BIT(11) +#define BIT_FS_DDMA0_LP_INT_8822C BIT(9) +#define BIT_FS_DDMA0_HP_INT_8822C BIT(8) +#define BIT_FS_TRXRPT_INT_8822C BIT(7) +#define BIT_FS_C2H_W_READY_INT_8822C BIT(6) +#define BIT_FS_HRCV_INT_8822C BIT(5) +#define BIT_FS_H2CCMD_INT_8822C BIT(4) +#define BIT_FS_TXPKTIN_INT_8822C BIT(3) +#define BIT_FS_ERRORHDL_INT_8822C BIT(2) +#define BIT_FS_TXCCX_INT_8822C BIT(1) +#define BIT_FS_TXCLOSE_INT_8822C BIT(0) + +/* 2 REG_FTIMR_8822C */ +#define BIT_PS_TIMER_C_EARLY_INT_EN_8822C BIT(23) +#define BIT_PS_TIMER_B_EARLY_INT_EN_8822C BIT(22) +#define BIT_PS_TIMER_A_EARLY_INT_EN_8822C BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN_8822C BIT(20) +#define BIT_PS_TIMER_C_INT_EN_8822C BIT(19) +#define BIT_PS_TIMER_B_INT_EN_8822C BIT(18) +#define BIT_PS_TIMER_A_INT_EN_8822C BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_EN_8822C BIT(16) +#define BIT_FS_PS_TIMEOUT2_EN_8822C BIT(15) +#define BIT_FS_PS_TIMEOUT1_EN_8822C BIT(14) +#define BIT_FS_PS_TIMEOUT0_EN_8822C BIT(13) +#define BIT_FS_GTINT8_EN_8822C BIT(8) +#define BIT_FS_GTINT7_EN_8822C BIT(7) +#define BIT_FS_GTINT6_EN_8822C BIT(6) +#define BIT_FS_GTINT5_EN_8822C BIT(5) +#define BIT_FS_GTINT4_EN_8822C BIT(4) +#define BIT_FS_GTINT3_EN_8822C BIT(3) +#define BIT_FS_GTINT2_EN_8822C BIT(2) +#define BIT_FS_GTINT1_EN_8822C BIT(1) +#define BIT_FS_GTINT0_EN_8822C BIT(0) + +/* 2 REG_FTISR_8822C */ +#define BIT_PS_TIMER_C_EARLY__INT_8822C BIT(23) +#define BIT_PS_TIMER_B_EARLY__INT_8822C BIT(22) +#define BIT_PS_TIMER_A_EARLY__INT_8822C BIT(21) +#define BIT_CPUMGQ_TX_TIMER_EARLY_INT_8822C BIT(20) +#define BIT_PS_TIMER_C_INT_8822C BIT(19) +#define BIT_PS_TIMER_B_INT_8822C BIT(18) +#define BIT_PS_TIMER_A_INT_8822C BIT(17) +#define BIT_CPUMGQ_TX_TIMER_INT_8822C BIT(16) +#define BIT_FS_PS_TIMEOUT2_INT_8822C BIT(15) +#define BIT_FS_PS_TIMEOUT1_INT_8822C BIT(14) +#define BIT_FS_PS_TIMEOUT0_INT_8822C BIT(13) +#define BIT_FS_GTINT8_INT_8822C BIT(8) +#define BIT_FS_GTINT7_INT_8822C BIT(7) +#define BIT_FS_GTINT6_INT_8822C BIT(6) +#define BIT_FS_GTINT5_INT_8822C BIT(5) +#define BIT_FS_GTINT4_INT_8822C BIT(4) +#define BIT_FS_GTINT3_INT_8822C BIT(3) +#define BIT_FS_GTINT2_INT_8822C BIT(2) +#define BIT_FS_GTINT1_INT_8822C BIT(1) +#define BIT_FS_GTINT0_INT_8822C BIT(0) + +/* 2 REG_PKTBUF_DBG_CTRL_8822C */ + +#define BIT_SHIFT_PKTBUF_WRITE_EN_8822C 24 +#define BIT_MASK_PKTBUF_WRITE_EN_8822C 0xff +#define BIT_PKTBUF_WRITE_EN_8822C(x) \ + (((x) & BIT_MASK_PKTBUF_WRITE_EN_8822C) \ + << BIT_SHIFT_PKTBUF_WRITE_EN_8822C) +#define BITS_PKTBUF_WRITE_EN_8822C \ + (BIT_MASK_PKTBUF_WRITE_EN_8822C << BIT_SHIFT_PKTBUF_WRITE_EN_8822C) +#define BIT_CLEAR_PKTBUF_WRITE_EN_8822C(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8822C)) +#define BIT_GET_PKTBUF_WRITE_EN_8822C(x) \ + (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8822C) & \ + BIT_MASK_PKTBUF_WRITE_EN_8822C) +#define BIT_SET_PKTBUF_WRITE_EN_8822C(x, v) \ + (BIT_CLEAR_PKTBUF_WRITE_EN_8822C(x) | BIT_PKTBUF_WRITE_EN_8822C(v)) + +#define BIT_TXRPTBUF_DBG_8822C BIT(23) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_TXPKTBUF_DBG_V2_8822C BIT(20) +#define BIT_RXPKTBUF_DBG_8822C BIT(16) + +#define BIT_SHIFT_PKTBUF_DBG_ADDR_8822C 0 +#define BIT_MASK_PKTBUF_DBG_ADDR_8822C 0x1fff +#define BIT_PKTBUF_DBG_ADDR_8822C(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_ADDR_8822C) \ + << BIT_SHIFT_PKTBUF_DBG_ADDR_8822C) +#define BITS_PKTBUF_DBG_ADDR_8822C \ + (BIT_MASK_PKTBUF_DBG_ADDR_8822C << BIT_SHIFT_PKTBUF_DBG_ADDR_8822C) +#define BIT_CLEAR_PKTBUF_DBG_ADDR_8822C(x) ((x) & (~BITS_PKTBUF_DBG_ADDR_8822C)) +#define BIT_GET_PKTBUF_DBG_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR_8822C) & \ + BIT_MASK_PKTBUF_DBG_ADDR_8822C) +#define BIT_SET_PKTBUF_DBG_ADDR_8822C(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_ADDR_8822C(x) | BIT_PKTBUF_DBG_ADDR_8822C(v)) + +/* 2 REG_PKTBUF_DBG_DATA_L_8822C */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_L_8822C 0 +#define BIT_MASK_PKTBUF_DBG_DATA_L_8822C 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_L_8822C(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8822C) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_L_8822C) +#define BITS_PKTBUF_DBG_DATA_L_8822C \ + (BIT_MASK_PKTBUF_DBG_DATA_L_8822C << BIT_SHIFT_PKTBUF_DBG_DATA_L_8822C) +#define BIT_CLEAR_PKTBUF_DBG_DATA_L_8822C(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_L_8822C)) +#define BIT_GET_PKTBUF_DBG_DATA_L_8822C(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8822C) & \ + BIT_MASK_PKTBUF_DBG_DATA_L_8822C) +#define BIT_SET_PKTBUF_DBG_DATA_L_8822C(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_L_8822C(x) | BIT_PKTBUF_DBG_DATA_L_8822C(v)) + +/* 2 REG_PKTBUF_DBG_DATA_H_8822C */ + +#define BIT_SHIFT_PKTBUF_DBG_DATA_H_8822C 0 +#define BIT_MASK_PKTBUF_DBG_DATA_H_8822C 0xffffffffL +#define BIT_PKTBUF_DBG_DATA_H_8822C(x) \ + (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8822C) \ + << BIT_SHIFT_PKTBUF_DBG_DATA_H_8822C) +#define BITS_PKTBUF_DBG_DATA_H_8822C \ + (BIT_MASK_PKTBUF_DBG_DATA_H_8822C << BIT_SHIFT_PKTBUF_DBG_DATA_H_8822C) +#define BIT_CLEAR_PKTBUF_DBG_DATA_H_8822C(x) \ + ((x) & (~BITS_PKTBUF_DBG_DATA_H_8822C)) +#define BIT_GET_PKTBUF_DBG_DATA_H_8822C(x) \ + (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8822C) & \ + BIT_MASK_PKTBUF_DBG_DATA_H_8822C) +#define BIT_SET_PKTBUF_DBG_DATA_H_8822C(x, v) \ + (BIT_CLEAR_PKTBUF_DBG_DATA_H_8822C(x) | BIT_PKTBUF_DBG_DATA_H_8822C(v)) + +/* 2 REG_CPWM2_8822C */ + +#define BIT_SHIFT_L0S_TO_RCVY_NUM_8822C 16 +#define BIT_MASK_L0S_TO_RCVY_NUM_8822C 0xff +#define BIT_L0S_TO_RCVY_NUM_8822C(x) \ + (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8822C) \ + << BIT_SHIFT_L0S_TO_RCVY_NUM_8822C) +#define BITS_L0S_TO_RCVY_NUM_8822C \ + (BIT_MASK_L0S_TO_RCVY_NUM_8822C << BIT_SHIFT_L0S_TO_RCVY_NUM_8822C) +#define BIT_CLEAR_L0S_TO_RCVY_NUM_8822C(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8822C)) +#define BIT_GET_L0S_TO_RCVY_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8822C) & \ + BIT_MASK_L0S_TO_RCVY_NUM_8822C) +#define BIT_SET_L0S_TO_RCVY_NUM_8822C(x, v) \ + (BIT_CLEAR_L0S_TO_RCVY_NUM_8822C(x) | BIT_L0S_TO_RCVY_NUM_8822C(v)) + +#define BIT_CPWM2_TOGGLING_8822C BIT(15) + +#define BIT_SHIFT_CPWM2_MOD_8822C 0 +#define BIT_MASK_CPWM2_MOD_8822C 0x7fff +#define BIT_CPWM2_MOD_8822C(x) \ + (((x) & BIT_MASK_CPWM2_MOD_8822C) << BIT_SHIFT_CPWM2_MOD_8822C) +#define BITS_CPWM2_MOD_8822C \ + (BIT_MASK_CPWM2_MOD_8822C << BIT_SHIFT_CPWM2_MOD_8822C) +#define BIT_CLEAR_CPWM2_MOD_8822C(x) ((x) & (~BITS_CPWM2_MOD_8822C)) +#define BIT_GET_CPWM2_MOD_8822C(x) \ + (((x) >> BIT_SHIFT_CPWM2_MOD_8822C) & BIT_MASK_CPWM2_MOD_8822C) +#define BIT_SET_CPWM2_MOD_8822C(x, v) \ + (BIT_CLEAR_CPWM2_MOD_8822C(x) | BIT_CPWM2_MOD_8822C(v)) + +/* 2 REG_TC0_CTRL_8822C */ +#define BIT_TC0INT_EN_8822C BIT(26) +#define BIT_TC0MODE_8822C BIT(25) +#define BIT_TC0EN_8822C BIT(24) + +#define BIT_SHIFT_TC0DATA_8822C 0 +#define BIT_MASK_TC0DATA_8822C 0xffffff +#define BIT_TC0DATA_8822C(x) \ + (((x) & BIT_MASK_TC0DATA_8822C) << BIT_SHIFT_TC0DATA_8822C) +#define BITS_TC0DATA_8822C (BIT_MASK_TC0DATA_8822C << BIT_SHIFT_TC0DATA_8822C) +#define BIT_CLEAR_TC0DATA_8822C(x) ((x) & (~BITS_TC0DATA_8822C)) +#define BIT_GET_TC0DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC0DATA_8822C) & BIT_MASK_TC0DATA_8822C) +#define BIT_SET_TC0DATA_8822C(x, v) \ + (BIT_CLEAR_TC0DATA_8822C(x) | BIT_TC0DATA_8822C(v)) + +/* 2 REG_TC1_CTRL_8822C */ +#define BIT_TC1INT_EN_8822C BIT(26) +#define BIT_TC1MODE_8822C BIT(25) +#define BIT_TC1EN_8822C BIT(24) + +#define BIT_SHIFT_TC1DATA_8822C 0 +#define BIT_MASK_TC1DATA_8822C 0xffffff +#define BIT_TC1DATA_8822C(x) \ + (((x) & BIT_MASK_TC1DATA_8822C) << BIT_SHIFT_TC1DATA_8822C) +#define BITS_TC1DATA_8822C (BIT_MASK_TC1DATA_8822C << BIT_SHIFT_TC1DATA_8822C) +#define BIT_CLEAR_TC1DATA_8822C(x) ((x) & (~BITS_TC1DATA_8822C)) +#define BIT_GET_TC1DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC1DATA_8822C) & BIT_MASK_TC1DATA_8822C) +#define BIT_SET_TC1DATA_8822C(x, v) \ + (BIT_CLEAR_TC1DATA_8822C(x) | BIT_TC1DATA_8822C(v)) + +/* 2 REG_TC2_CTRL_8822C */ +#define BIT_TC2INT_EN_8822C BIT(26) +#define BIT_TC2MODE_8822C BIT(25) +#define BIT_TC2EN_8822C BIT(24) + +#define BIT_SHIFT_TC2DATA_8822C 0 +#define BIT_MASK_TC2DATA_8822C 0xffffff +#define BIT_TC2DATA_8822C(x) \ + (((x) & BIT_MASK_TC2DATA_8822C) << BIT_SHIFT_TC2DATA_8822C) +#define BITS_TC2DATA_8822C (BIT_MASK_TC2DATA_8822C << BIT_SHIFT_TC2DATA_8822C) +#define BIT_CLEAR_TC2DATA_8822C(x) ((x) & (~BITS_TC2DATA_8822C)) +#define BIT_GET_TC2DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC2DATA_8822C) & BIT_MASK_TC2DATA_8822C) +#define BIT_SET_TC2DATA_8822C(x, v) \ + (BIT_CLEAR_TC2DATA_8822C(x) | BIT_TC2DATA_8822C(v)) + +/* 2 REG_TC3_CTRL_8822C */ +#define BIT_TC3INT_EN_8822C BIT(26) +#define BIT_TC3MODE_8822C BIT(25) +#define BIT_TC3EN_8822C BIT(24) + +#define BIT_SHIFT_TC3DATA_8822C 0 +#define BIT_MASK_TC3DATA_8822C 0xffffff +#define BIT_TC3DATA_8822C(x) \ + (((x) & BIT_MASK_TC3DATA_8822C) << BIT_SHIFT_TC3DATA_8822C) +#define BITS_TC3DATA_8822C (BIT_MASK_TC3DATA_8822C << BIT_SHIFT_TC3DATA_8822C) +#define BIT_CLEAR_TC3DATA_8822C(x) ((x) & (~BITS_TC3DATA_8822C)) +#define BIT_GET_TC3DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC3DATA_8822C) & BIT_MASK_TC3DATA_8822C) +#define BIT_SET_TC3DATA_8822C(x, v) \ + (BIT_CLEAR_TC3DATA_8822C(x) | BIT_TC3DATA_8822C(v)) + +/* 2 REG_TC4_CTRL_8822C */ +#define BIT_TC4INT_EN_8822C BIT(26) +#define BIT_TC4MODE_8822C BIT(25) +#define BIT_TC4EN_8822C BIT(24) + +#define BIT_SHIFT_TC4DATA_8822C 0 +#define BIT_MASK_TC4DATA_8822C 0xffffff +#define BIT_TC4DATA_8822C(x) \ + (((x) & BIT_MASK_TC4DATA_8822C) << BIT_SHIFT_TC4DATA_8822C) +#define BITS_TC4DATA_8822C (BIT_MASK_TC4DATA_8822C << BIT_SHIFT_TC4DATA_8822C) +#define BIT_CLEAR_TC4DATA_8822C(x) ((x) & (~BITS_TC4DATA_8822C)) +#define BIT_GET_TC4DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC4DATA_8822C) & BIT_MASK_TC4DATA_8822C) +#define BIT_SET_TC4DATA_8822C(x, v) \ + (BIT_CLEAR_TC4DATA_8822C(x) | BIT_TC4DATA_8822C(v)) + +/* 2 REG_TCUNIT_BASE_8822C */ + +#define BIT_SHIFT_TCUNIT_BASE_8822C 0 +#define BIT_MASK_TCUNIT_BASE_8822C 0x3fff +#define BIT_TCUNIT_BASE_8822C(x) \ + (((x) & BIT_MASK_TCUNIT_BASE_8822C) << BIT_SHIFT_TCUNIT_BASE_8822C) +#define BITS_TCUNIT_BASE_8822C \ + (BIT_MASK_TCUNIT_BASE_8822C << BIT_SHIFT_TCUNIT_BASE_8822C) +#define BIT_CLEAR_TCUNIT_BASE_8822C(x) ((x) & (~BITS_TCUNIT_BASE_8822C)) +#define BIT_GET_TCUNIT_BASE_8822C(x) \ + (((x) >> BIT_SHIFT_TCUNIT_BASE_8822C) & BIT_MASK_TCUNIT_BASE_8822C) +#define BIT_SET_TCUNIT_BASE_8822C(x, v) \ + (BIT_CLEAR_TCUNIT_BASE_8822C(x) | BIT_TCUNIT_BASE_8822C(v)) + +/* 2 REG_TC5_CTRL_8822C */ +#define BIT_TC5INT_EN_8822C BIT(26) +#define BIT_TC5MODE_8822C BIT(25) +#define BIT_TC5EN_8822C BIT(24) + +#define BIT_SHIFT_TC5DATA_8822C 0 +#define BIT_MASK_TC5DATA_8822C 0xffffff +#define BIT_TC5DATA_8822C(x) \ + (((x) & BIT_MASK_TC5DATA_8822C) << BIT_SHIFT_TC5DATA_8822C) +#define BITS_TC5DATA_8822C (BIT_MASK_TC5DATA_8822C << BIT_SHIFT_TC5DATA_8822C) +#define BIT_CLEAR_TC5DATA_8822C(x) ((x) & (~BITS_TC5DATA_8822C)) +#define BIT_GET_TC5DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC5DATA_8822C) & BIT_MASK_TC5DATA_8822C) +#define BIT_SET_TC5DATA_8822C(x, v) \ + (BIT_CLEAR_TC5DATA_8822C(x) | BIT_TC5DATA_8822C(v)) + +/* 2 REG_TC6_CTRL_8822C */ +#define BIT_TC6INT_EN_8822C BIT(26) +#define BIT_TC6MODE_8822C BIT(25) +#define BIT_TC6EN_8822C BIT(24) + +#define BIT_SHIFT_TC6DATA_8822C 0 +#define BIT_MASK_TC6DATA_8822C 0xffffff +#define BIT_TC6DATA_8822C(x) \ + (((x) & BIT_MASK_TC6DATA_8822C) << BIT_SHIFT_TC6DATA_8822C) +#define BITS_TC6DATA_8822C (BIT_MASK_TC6DATA_8822C << BIT_SHIFT_TC6DATA_8822C) +#define BIT_CLEAR_TC6DATA_8822C(x) ((x) & (~BITS_TC6DATA_8822C)) +#define BIT_GET_TC6DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC6DATA_8822C) & BIT_MASK_TC6DATA_8822C) +#define BIT_SET_TC6DATA_8822C(x, v) \ + (BIT_CLEAR_TC6DATA_8822C(x) | BIT_TC6DATA_8822C(v)) + +/* 2 REG_MBIST_DRF_FAIL_8822C */ + +#define BIT_SHIFT_8051_MBIST_DRF_FAIL_8822C 26 +#define BIT_MASK_8051_MBIST_DRF_FAIL_8822C 0x3f +#define BIT_8051_MBIST_DRF_FAIL_8822C(x) \ + (((x) & BIT_MASK_8051_MBIST_DRF_FAIL_8822C) \ + << BIT_SHIFT_8051_MBIST_DRF_FAIL_8822C) +#define BITS_8051_MBIST_DRF_FAIL_8822C \ + (BIT_MASK_8051_MBIST_DRF_FAIL_8822C \ + << BIT_SHIFT_8051_MBIST_DRF_FAIL_8822C) +#define BIT_CLEAR_8051_MBIST_DRF_FAIL_8822C(x) \ + ((x) & (~BITS_8051_MBIST_DRF_FAIL_8822C)) +#define BIT_GET_8051_MBIST_DRF_FAIL_8822C(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DRF_FAIL_8822C) & \ + BIT_MASK_8051_MBIST_DRF_FAIL_8822C) +#define BIT_SET_8051_MBIST_DRF_FAIL_8822C(x, v) \ + (BIT_CLEAR_8051_MBIST_DRF_FAIL_8822C(x) | \ + BIT_8051_MBIST_DRF_FAIL_8822C(v)) + +#define BIT_SHIFT_USB_MBIST_DRF_FAIL_8822C 24 +#define BIT_MASK_USB_MBIST_DRF_FAIL_8822C 0x3 +#define BIT_USB_MBIST_DRF_FAIL_8822C(x) \ + (((x) & BIT_MASK_USB_MBIST_DRF_FAIL_8822C) \ + << BIT_SHIFT_USB_MBIST_DRF_FAIL_8822C) +#define BITS_USB_MBIST_DRF_FAIL_8822C \ + (BIT_MASK_USB_MBIST_DRF_FAIL_8822C \ + << BIT_SHIFT_USB_MBIST_DRF_FAIL_8822C) +#define BIT_CLEAR_USB_MBIST_DRF_FAIL_8822C(x) \ + ((x) & (~BITS_USB_MBIST_DRF_FAIL_8822C)) +#define BIT_GET_USB_MBIST_DRF_FAIL_8822C(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DRF_FAIL_8822C) & \ + BIT_MASK_USB_MBIST_DRF_FAIL_8822C) +#define BIT_SET_USB_MBIST_DRF_FAIL_8822C(x, v) \ + (BIT_CLEAR_USB_MBIST_DRF_FAIL_8822C(x) | \ + BIT_USB_MBIST_DRF_FAIL_8822C(v)) + +#define BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8822C 18 +#define BIT_MASK_PCIE_MBIST_DRF_FAIL_8822C 0x3f +#define BIT_PCIE_MBIST_DRF_FAIL_8822C(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DRF_FAIL_8822C) \ + << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8822C) +#define BITS_PCIE_MBIST_DRF_FAIL_8822C \ + (BIT_MASK_PCIE_MBIST_DRF_FAIL_8822C \ + << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8822C) +#define BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8822C(x) \ + ((x) & (~BITS_PCIE_MBIST_DRF_FAIL_8822C)) +#define BIT_GET_PCIE_MBIST_DRF_FAIL_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8822C) & \ + BIT_MASK_PCIE_MBIST_DRF_FAIL_8822C) +#define BIT_SET_PCIE_MBIST_DRF_FAIL_8822C(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8822C(x) | \ + BIT_PCIE_MBIST_DRF_FAIL_8822C(v)) + +#define BIT_SHIFT_MAC_MBIST_DRF_FAIL_8822C 0 +#define BIT_MASK_MAC_MBIST_DRF_FAIL_8822C 0x3ffff +#define BIT_MAC_MBIST_DRF_FAIL_8822C(x) \ + (((x) & BIT_MASK_MAC_MBIST_DRF_FAIL_8822C) \ + << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8822C) +#define BITS_MAC_MBIST_DRF_FAIL_8822C \ + (BIT_MASK_MAC_MBIST_DRF_FAIL_8822C \ + << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8822C) +#define BIT_CLEAR_MAC_MBIST_DRF_FAIL_8822C(x) \ + ((x) & (~BITS_MAC_MBIST_DRF_FAIL_8822C)) +#define BIT_GET_MAC_MBIST_DRF_FAIL_8822C(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DRF_FAIL_8822C) & \ + BIT_MASK_MAC_MBIST_DRF_FAIL_8822C) +#define BIT_SET_MAC_MBIST_DRF_FAIL_8822C(x, v) \ + (BIT_CLEAR_MAC_MBIST_DRF_FAIL_8822C(x) | \ + BIT_MAC_MBIST_DRF_FAIL_8822C(v)) + +/* 2 REG_MBIST_START_PAUSE_8822C */ + +#define BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8822C 26 +#define BIT_MASK_8051_MBIST_START_PAUSE_V1_8822C 0x3f +#define BIT_8051_MBIST_START_PAUSE_V1_8822C(x) \ + (((x) & BIT_MASK_8051_MBIST_START_PAUSE_V1_8822C) \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8822C) +#define BITS_8051_MBIST_START_PAUSE_V1_8822C \ + (BIT_MASK_8051_MBIST_START_PAUSE_V1_8822C \ + << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8822C) +#define BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8822C(x) \ + ((x) & (~BITS_8051_MBIST_START_PAUSE_V1_8822C)) +#define BIT_GET_8051_MBIST_START_PAUSE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8822C) & \ + BIT_MASK_8051_MBIST_START_PAUSE_V1_8822C) +#define BIT_SET_8051_MBIST_START_PAUSE_V1_8822C(x, v) \ + (BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8822C(x) | \ + BIT_8051_MBIST_START_PAUSE_V1_8822C(v)) + +#define BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8822C 24 +#define BIT_MASK_USB_MBIST_START_PAUSE_V1_8822C 0x3 +#define BIT_USB_MBIST_START_PAUSE_V1_8822C(x) \ + (((x) & BIT_MASK_USB_MBIST_START_PAUSE_V1_8822C) \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8822C) +#define BITS_USB_MBIST_START_PAUSE_V1_8822C \ + (BIT_MASK_USB_MBIST_START_PAUSE_V1_8822C \ + << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8822C) +#define BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8822C(x) \ + ((x) & (~BITS_USB_MBIST_START_PAUSE_V1_8822C)) +#define BIT_GET_USB_MBIST_START_PAUSE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8822C) & \ + BIT_MASK_USB_MBIST_START_PAUSE_V1_8822C) +#define BIT_SET_USB_MBIST_START_PAUSE_V1_8822C(x, v) \ + (BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8822C(x) | \ + BIT_USB_MBIST_START_PAUSE_V1_8822C(v)) + +#define BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8822C 18 +#define BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8822C 0x3f +#define BIT_PCIE_MBIST_START_PAUSE_V1_8822C(x) \ + (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8822C) \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8822C) +#define BITS_PCIE_MBIST_START_PAUSE_V1_8822C \ + (BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8822C \ + << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8822C) +#define BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8822C(x) \ + ((x) & (~BITS_PCIE_MBIST_START_PAUSE_V1_8822C)) +#define BIT_GET_PCIE_MBIST_START_PAUSE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8822C) & \ + BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8822C) +#define BIT_SET_PCIE_MBIST_START_PAUSE_V1_8822C(x, v) \ + (BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8822C(x) | \ + BIT_PCIE_MBIST_START_PAUSE_V1_8822C(v)) + +#define BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8822C 0 +#define BIT_MASK_MAC_MBIST_START_PAUSE_V1_8822C 0x3ffff +#define BIT_MAC_MBIST_START_PAUSE_V1_8822C(x) \ + (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V1_8822C) \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8822C) +#define BITS_MAC_MBIST_START_PAUSE_V1_8822C \ + (BIT_MASK_MAC_MBIST_START_PAUSE_V1_8822C \ + << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8822C) +#define BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8822C(x) \ + ((x) & (~BITS_MAC_MBIST_START_PAUSE_V1_8822C)) +#define BIT_GET_MAC_MBIST_START_PAUSE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8822C) & \ + BIT_MASK_MAC_MBIST_START_PAUSE_V1_8822C) +#define BIT_SET_MAC_MBIST_START_PAUSE_V1_8822C(x, v) \ + (BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8822C(x) | \ + BIT_MAC_MBIST_START_PAUSE_V1_8822C(v)) + +/* 2 REG_MBIST_DONE_8822C */ + +#define BIT_SHIFT_8051_MBIST_DONE_V1_8822C 26 +#define BIT_MASK_8051_MBIST_DONE_V1_8822C 0x3f +#define BIT_8051_MBIST_DONE_V1_8822C(x) \ + (((x) & BIT_MASK_8051_MBIST_DONE_V1_8822C) \ + << BIT_SHIFT_8051_MBIST_DONE_V1_8822C) +#define BITS_8051_MBIST_DONE_V1_8822C \ + (BIT_MASK_8051_MBIST_DONE_V1_8822C \ + << BIT_SHIFT_8051_MBIST_DONE_V1_8822C) +#define BIT_CLEAR_8051_MBIST_DONE_V1_8822C(x) \ + ((x) & (~BITS_8051_MBIST_DONE_V1_8822C)) +#define BIT_GET_8051_MBIST_DONE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_8051_MBIST_DONE_V1_8822C) & \ + BIT_MASK_8051_MBIST_DONE_V1_8822C) +#define BIT_SET_8051_MBIST_DONE_V1_8822C(x, v) \ + (BIT_CLEAR_8051_MBIST_DONE_V1_8822C(x) | \ + BIT_8051_MBIST_DONE_V1_8822C(v)) + +#define BIT_SHIFT_USB_MBIST_DONE_V1_8822C 24 +#define BIT_MASK_USB_MBIST_DONE_V1_8822C 0x3 +#define BIT_USB_MBIST_DONE_V1_8822C(x) \ + (((x) & BIT_MASK_USB_MBIST_DONE_V1_8822C) \ + << BIT_SHIFT_USB_MBIST_DONE_V1_8822C) +#define BITS_USB_MBIST_DONE_V1_8822C \ + (BIT_MASK_USB_MBIST_DONE_V1_8822C << BIT_SHIFT_USB_MBIST_DONE_V1_8822C) +#define BIT_CLEAR_USB_MBIST_DONE_V1_8822C(x) \ + ((x) & (~BITS_USB_MBIST_DONE_V1_8822C)) +#define BIT_GET_USB_MBIST_DONE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_USB_MBIST_DONE_V1_8822C) & \ + BIT_MASK_USB_MBIST_DONE_V1_8822C) +#define BIT_SET_USB_MBIST_DONE_V1_8822C(x, v) \ + (BIT_CLEAR_USB_MBIST_DONE_V1_8822C(x) | BIT_USB_MBIST_DONE_V1_8822C(v)) + +#define BIT_SHIFT_PCIE_MBIST_DONE_V1_8822C 18 +#define BIT_MASK_PCIE_MBIST_DONE_V1_8822C 0x3f +#define BIT_PCIE_MBIST_DONE_V1_8822C(x) \ + (((x) & BIT_MASK_PCIE_MBIST_DONE_V1_8822C) \ + << BIT_SHIFT_PCIE_MBIST_DONE_V1_8822C) +#define BITS_PCIE_MBIST_DONE_V1_8822C \ + (BIT_MASK_PCIE_MBIST_DONE_V1_8822C \ + << BIT_SHIFT_PCIE_MBIST_DONE_V1_8822C) +#define BIT_CLEAR_PCIE_MBIST_DONE_V1_8822C(x) \ + ((x) & (~BITS_PCIE_MBIST_DONE_V1_8822C)) +#define BIT_GET_PCIE_MBIST_DONE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_V1_8822C) & \ + BIT_MASK_PCIE_MBIST_DONE_V1_8822C) +#define BIT_SET_PCIE_MBIST_DONE_V1_8822C(x, v) \ + (BIT_CLEAR_PCIE_MBIST_DONE_V1_8822C(x) | \ + BIT_PCIE_MBIST_DONE_V1_8822C(v)) + +#define BIT_SHIFT_MAC_MBIST_DONE_V1_8822C 0 +#define BIT_MASK_MAC_MBIST_DONE_V1_8822C 0x3ffff +#define BIT_MAC_MBIST_DONE_V1_8822C(x) \ + (((x) & BIT_MASK_MAC_MBIST_DONE_V1_8822C) \ + << BIT_SHIFT_MAC_MBIST_DONE_V1_8822C) +#define BITS_MAC_MBIST_DONE_V1_8822C \ + (BIT_MASK_MAC_MBIST_DONE_V1_8822C << BIT_SHIFT_MAC_MBIST_DONE_V1_8822C) +#define BIT_CLEAR_MAC_MBIST_DONE_V1_8822C(x) \ + ((x) & (~BITS_MAC_MBIST_DONE_V1_8822C)) +#define BIT_GET_MAC_MBIST_DONE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V1_8822C) & \ + BIT_MASK_MAC_MBIST_DONE_V1_8822C) +#define BIT_SET_MAC_MBIST_DONE_V1_8822C(x, v) \ + (BIT_CLEAR_MAC_MBIST_DONE_V1_8822C(x) | BIT_MAC_MBIST_DONE_V1_8822C(v)) + +/* 2 REG_MBIST_READ_BIST_RPT_8822C */ + +#define BIT_SHIFT_MBIST_READ_BIST_RPT_8822C 0 +#define BIT_MASK_MBIST_READ_BIST_RPT_8822C 0xffffffffL +#define BIT_MBIST_READ_BIST_RPT_8822C(x) \ + (((x) & BIT_MASK_MBIST_READ_BIST_RPT_8822C) \ + << BIT_SHIFT_MBIST_READ_BIST_RPT_8822C) +#define BITS_MBIST_READ_BIST_RPT_8822C \ + (BIT_MASK_MBIST_READ_BIST_RPT_8822C \ + << BIT_SHIFT_MBIST_READ_BIST_RPT_8822C) +#define BIT_CLEAR_MBIST_READ_BIST_RPT_8822C(x) \ + ((x) & (~BITS_MBIST_READ_BIST_RPT_8822C)) +#define BIT_GET_MBIST_READ_BIST_RPT_8822C(x) \ + (((x) >> BIT_SHIFT_MBIST_READ_BIST_RPT_8822C) & \ + BIT_MASK_MBIST_READ_BIST_RPT_8822C) +#define BIT_SET_MBIST_READ_BIST_RPT_8822C(x, v) \ + (BIT_CLEAR_MBIST_READ_BIST_RPT_8822C(x) | \ + BIT_MBIST_READ_BIST_RPT_8822C(v)) + +/* 2 REG_AES_DECRPT_DATA_8822C */ + +#define BIT_SHIFT_IPS_CFG_ADDR_8822C 0 +#define BIT_MASK_IPS_CFG_ADDR_8822C 0xff +#define BIT_IPS_CFG_ADDR_8822C(x) \ + (((x) & BIT_MASK_IPS_CFG_ADDR_8822C) << BIT_SHIFT_IPS_CFG_ADDR_8822C) +#define BITS_IPS_CFG_ADDR_8822C \ + (BIT_MASK_IPS_CFG_ADDR_8822C << BIT_SHIFT_IPS_CFG_ADDR_8822C) +#define BIT_CLEAR_IPS_CFG_ADDR_8822C(x) ((x) & (~BITS_IPS_CFG_ADDR_8822C)) +#define BIT_GET_IPS_CFG_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8822C) & BIT_MASK_IPS_CFG_ADDR_8822C) +#define BIT_SET_IPS_CFG_ADDR_8822C(x, v) \ + (BIT_CLEAR_IPS_CFG_ADDR_8822C(x) | BIT_IPS_CFG_ADDR_8822C(v)) + +/* 2 REG_AES_DECRPT_CFG_8822C */ + +#define BIT_SHIFT_IPS_CFG_DATA_8822C 0 +#define BIT_MASK_IPS_CFG_DATA_8822C 0xffffffffL +#define BIT_IPS_CFG_DATA_8822C(x) \ + (((x) & BIT_MASK_IPS_CFG_DATA_8822C) << BIT_SHIFT_IPS_CFG_DATA_8822C) +#define BITS_IPS_CFG_DATA_8822C \ + (BIT_MASK_IPS_CFG_DATA_8822C << BIT_SHIFT_IPS_CFG_DATA_8822C) +#define BIT_CLEAR_IPS_CFG_DATA_8822C(x) ((x) & (~BITS_IPS_CFG_DATA_8822C)) +#define BIT_GET_IPS_CFG_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_IPS_CFG_DATA_8822C) & BIT_MASK_IPS_CFG_DATA_8822C) +#define BIT_SET_IPS_CFG_DATA_8822C(x, v) \ + (BIT_CLEAR_IPS_CFG_DATA_8822C(x) | BIT_IPS_CFG_DATA_8822C(v)) + +/* 2 REG_HIOE_CTRL_8822C */ +#define BIT_HIOE_CFG_FILE_LOC_SEL_8822C BIT(31) +#define BIT_HIOE_WRITE_REQ_8822C BIT(30) +#define BIT_HIOE_READ_REQ_8822C BIT(29) +#define BIT_INST_FORMAT_ERR_8822C BIT(25) +#define BIT_OP_TIMEOUT_ERR_8822C BIT(24) + +#define BIT_SHIFT_HIOE_OP_TIMEOUT_8822C 16 +#define BIT_MASK_HIOE_OP_TIMEOUT_8822C 0xff +#define BIT_HIOE_OP_TIMEOUT_8822C(x) \ + (((x) & BIT_MASK_HIOE_OP_TIMEOUT_8822C) \ + << BIT_SHIFT_HIOE_OP_TIMEOUT_8822C) +#define BITS_HIOE_OP_TIMEOUT_8822C \ + (BIT_MASK_HIOE_OP_TIMEOUT_8822C << BIT_SHIFT_HIOE_OP_TIMEOUT_8822C) +#define BIT_CLEAR_HIOE_OP_TIMEOUT_8822C(x) ((x) & (~BITS_HIOE_OP_TIMEOUT_8822C)) +#define BIT_GET_HIOE_OP_TIMEOUT_8822C(x) \ + (((x) >> BIT_SHIFT_HIOE_OP_TIMEOUT_8822C) & \ + BIT_MASK_HIOE_OP_TIMEOUT_8822C) +#define BIT_SET_HIOE_OP_TIMEOUT_8822C(x, v) \ + (BIT_CLEAR_HIOE_OP_TIMEOUT_8822C(x) | BIT_HIOE_OP_TIMEOUT_8822C(v)) + +#define BIT_SHIFT_BITDATA_CHECKSUM_8822C 0 +#define BIT_MASK_BITDATA_CHECKSUM_8822C 0xffff +#define BIT_BITDATA_CHECKSUM_8822C(x) \ + (((x) & BIT_MASK_BITDATA_CHECKSUM_8822C) \ + << BIT_SHIFT_BITDATA_CHECKSUM_8822C) +#define BITS_BITDATA_CHECKSUM_8822C \ + (BIT_MASK_BITDATA_CHECKSUM_8822C << BIT_SHIFT_BITDATA_CHECKSUM_8822C) +#define BIT_CLEAR_BITDATA_CHECKSUM_8822C(x) \ + ((x) & (~BITS_BITDATA_CHECKSUM_8822C)) +#define BIT_GET_BITDATA_CHECKSUM_8822C(x) \ + (((x) >> BIT_SHIFT_BITDATA_CHECKSUM_8822C) & \ + BIT_MASK_BITDATA_CHECKSUM_8822C) +#define BIT_SET_BITDATA_CHECKSUM_8822C(x, v) \ + (BIT_CLEAR_BITDATA_CHECKSUM_8822C(x) | BIT_BITDATA_CHECKSUM_8822C(v)) + +/* 2 REG_HIOE_CFG_FILE_8822C */ + +#define BIT_SHIFT_TXBF_END_ADDR_8822C 16 +#define BIT_MASK_TXBF_END_ADDR_8822C 0xffff +#define BIT_TXBF_END_ADDR_8822C(x) \ + (((x) & BIT_MASK_TXBF_END_ADDR_8822C) << BIT_SHIFT_TXBF_END_ADDR_8822C) +#define BITS_TXBF_END_ADDR_8822C \ + (BIT_MASK_TXBF_END_ADDR_8822C << BIT_SHIFT_TXBF_END_ADDR_8822C) +#define BIT_CLEAR_TXBF_END_ADDR_8822C(x) ((x) & (~BITS_TXBF_END_ADDR_8822C)) +#define BIT_GET_TXBF_END_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_TXBF_END_ADDR_8822C) & BIT_MASK_TXBF_END_ADDR_8822C) +#define BIT_SET_TXBF_END_ADDR_8822C(x, v) \ + (BIT_CLEAR_TXBF_END_ADDR_8822C(x) | BIT_TXBF_END_ADDR_8822C(v)) + +#define BIT_SHIFT_TXBF_STR_ADDR_8822C 0 +#define BIT_MASK_TXBF_STR_ADDR_8822C 0xffff +#define BIT_TXBF_STR_ADDR_8822C(x) \ + (((x) & BIT_MASK_TXBF_STR_ADDR_8822C) << BIT_SHIFT_TXBF_STR_ADDR_8822C) +#define BITS_TXBF_STR_ADDR_8822C \ + (BIT_MASK_TXBF_STR_ADDR_8822C << BIT_SHIFT_TXBF_STR_ADDR_8822C) +#define BIT_CLEAR_TXBF_STR_ADDR_8822C(x) ((x) & (~BITS_TXBF_STR_ADDR_8822C)) +#define BIT_GET_TXBF_STR_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_TXBF_STR_ADDR_8822C) & BIT_MASK_TXBF_STR_ADDR_8822C) +#define BIT_SET_TXBF_STR_ADDR_8822C(x, v) \ + (BIT_CLEAR_TXBF_STR_ADDR_8822C(x) | BIT_TXBF_STR_ADDR_8822C(v)) + +/* 2 REG_TMETER_8822C */ +#define BIT_TEMP_VALID_8822C BIT(31) + +#define BIT_SHIFT_TEMP_VALUE_8822C 24 +#define BIT_MASK_TEMP_VALUE_8822C 0x3f +#define BIT_TEMP_VALUE_8822C(x) \ + (((x) & BIT_MASK_TEMP_VALUE_8822C) << BIT_SHIFT_TEMP_VALUE_8822C) +#define BITS_TEMP_VALUE_8822C \ + (BIT_MASK_TEMP_VALUE_8822C << BIT_SHIFT_TEMP_VALUE_8822C) +#define BIT_CLEAR_TEMP_VALUE_8822C(x) ((x) & (~BITS_TEMP_VALUE_8822C)) +#define BIT_GET_TEMP_VALUE_8822C(x) \ + (((x) >> BIT_SHIFT_TEMP_VALUE_8822C) & BIT_MASK_TEMP_VALUE_8822C) +#define BIT_SET_TEMP_VALUE_8822C(x, v) \ + (BIT_CLEAR_TEMP_VALUE_8822C(x) | BIT_TEMP_VALUE_8822C(v)) + +#define BIT_SHIFT_REG_TMETER_TIMER_8822C 8 +#define BIT_MASK_REG_TMETER_TIMER_8822C 0xfff +#define BIT_REG_TMETER_TIMER_8822C(x) \ + (((x) & BIT_MASK_REG_TMETER_TIMER_8822C) \ + << BIT_SHIFT_REG_TMETER_TIMER_8822C) +#define BITS_REG_TMETER_TIMER_8822C \ + (BIT_MASK_REG_TMETER_TIMER_8822C << BIT_SHIFT_REG_TMETER_TIMER_8822C) +#define BIT_CLEAR_REG_TMETER_TIMER_8822C(x) \ + ((x) & (~BITS_REG_TMETER_TIMER_8822C)) +#define BIT_GET_REG_TMETER_TIMER_8822C(x) \ + (((x) >> BIT_SHIFT_REG_TMETER_TIMER_8822C) & \ + BIT_MASK_REG_TMETER_TIMER_8822C) +#define BIT_SET_REG_TMETER_TIMER_8822C(x, v) \ + (BIT_CLEAR_REG_TMETER_TIMER_8822C(x) | BIT_REG_TMETER_TIMER_8822C(v)) + +#define BIT_SHIFT_REG_TEMP_DELTA_8822C 2 +#define BIT_MASK_REG_TEMP_DELTA_8822C 0x3f +#define BIT_REG_TEMP_DELTA_8822C(x) \ + (((x) & BIT_MASK_REG_TEMP_DELTA_8822C) \ + << BIT_SHIFT_REG_TEMP_DELTA_8822C) +#define BITS_REG_TEMP_DELTA_8822C \ + (BIT_MASK_REG_TEMP_DELTA_8822C << BIT_SHIFT_REG_TEMP_DELTA_8822C) +#define BIT_CLEAR_REG_TEMP_DELTA_8822C(x) ((x) & (~BITS_REG_TEMP_DELTA_8822C)) +#define BIT_GET_REG_TEMP_DELTA_8822C(x) \ + (((x) >> BIT_SHIFT_REG_TEMP_DELTA_8822C) & \ + BIT_MASK_REG_TEMP_DELTA_8822C) +#define BIT_SET_REG_TEMP_DELTA_8822C(x, v) \ + (BIT_CLEAR_REG_TEMP_DELTA_8822C(x) | BIT_REG_TEMP_DELTA_8822C(v)) + +#define BIT_REG_TMETER_EN_8822C BIT(0) + +/* 2 REG_OSC_32K_CTRL_8822C */ + +#define BIT_SHIFT_OSC_32K_CLKGEN_0_8822C 16 +#define BIT_MASK_OSC_32K_CLKGEN_0_8822C 0xffff +#define BIT_OSC_32K_CLKGEN_0_8822C(x) \ + (((x) & BIT_MASK_OSC_32K_CLKGEN_0_8822C) \ + << BIT_SHIFT_OSC_32K_CLKGEN_0_8822C) +#define BITS_OSC_32K_CLKGEN_0_8822C \ + (BIT_MASK_OSC_32K_CLKGEN_0_8822C << BIT_SHIFT_OSC_32K_CLKGEN_0_8822C) +#define BIT_CLEAR_OSC_32K_CLKGEN_0_8822C(x) \ + ((x) & (~BITS_OSC_32K_CLKGEN_0_8822C)) +#define BIT_GET_OSC_32K_CLKGEN_0_8822C(x) \ + (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0_8822C) & \ + BIT_MASK_OSC_32K_CLKGEN_0_8822C) +#define BIT_SET_OSC_32K_CLKGEN_0_8822C(x, v) \ + (BIT_CLEAR_OSC_32K_CLKGEN_0_8822C(x) | BIT_OSC_32K_CLKGEN_0_8822C(v)) + +#define BIT_SHIFT_OSC_32K_RES_COMP_8822C 4 +#define BIT_MASK_OSC_32K_RES_COMP_8822C 0x3 +#define BIT_OSC_32K_RES_COMP_8822C(x) \ + (((x) & BIT_MASK_OSC_32K_RES_COMP_8822C) \ + << BIT_SHIFT_OSC_32K_RES_COMP_8822C) +#define BITS_OSC_32K_RES_COMP_8822C \ + (BIT_MASK_OSC_32K_RES_COMP_8822C << BIT_SHIFT_OSC_32K_RES_COMP_8822C) +#define BIT_CLEAR_OSC_32K_RES_COMP_8822C(x) \ + ((x) & (~BITS_OSC_32K_RES_COMP_8822C)) +#define BIT_GET_OSC_32K_RES_COMP_8822C(x) \ + (((x) >> BIT_SHIFT_OSC_32K_RES_COMP_8822C) & \ + BIT_MASK_OSC_32K_RES_COMP_8822C) +#define BIT_SET_OSC_32K_RES_COMP_8822C(x, v) \ + (BIT_CLEAR_OSC_32K_RES_COMP_8822C(x) | BIT_OSC_32K_RES_COMP_8822C(v)) + +#define BIT_OSC_32K_OUT_SEL_8822C BIT(3) +#define BIT_ISO_WL_2_OSC_32K_8822C BIT(1) +#define BIT_POW_CKGEN_8822C BIT(0) + +/* 2 REG_32K_CAL_REG1_8822C */ +#define BIT_CAL_32K_REG_WR_8822C BIT(31) +#define BIT_CAL_32K_DBG_SEL_8822C BIT(22) + +#define BIT_SHIFT_CAL_32K_REG_ADDR_8822C 16 +#define BIT_MASK_CAL_32K_REG_ADDR_8822C 0x3f +#define BIT_CAL_32K_REG_ADDR_8822C(x) \ + (((x) & BIT_MASK_CAL_32K_REG_ADDR_8822C) \ + << BIT_SHIFT_CAL_32K_REG_ADDR_8822C) +#define BITS_CAL_32K_REG_ADDR_8822C \ + (BIT_MASK_CAL_32K_REG_ADDR_8822C << BIT_SHIFT_CAL_32K_REG_ADDR_8822C) +#define BIT_CLEAR_CAL_32K_REG_ADDR_8822C(x) \ + ((x) & (~BITS_CAL_32K_REG_ADDR_8822C)) +#define BIT_GET_CAL_32K_REG_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR_8822C) & \ + BIT_MASK_CAL_32K_REG_ADDR_8822C) +#define BIT_SET_CAL_32K_REG_ADDR_8822C(x, v) \ + (BIT_CLEAR_CAL_32K_REG_ADDR_8822C(x) | BIT_CAL_32K_REG_ADDR_8822C(v)) + +#define BIT_SHIFT_CAL_32K_REG_DATA_8822C 0 +#define BIT_MASK_CAL_32K_REG_DATA_8822C 0xffff +#define BIT_CAL_32K_REG_DATA_8822C(x) \ + (((x) & BIT_MASK_CAL_32K_REG_DATA_8822C) \ + << BIT_SHIFT_CAL_32K_REG_DATA_8822C) +#define BITS_CAL_32K_REG_DATA_8822C \ + (BIT_MASK_CAL_32K_REG_DATA_8822C << BIT_SHIFT_CAL_32K_REG_DATA_8822C) +#define BIT_CLEAR_CAL_32K_REG_DATA_8822C(x) \ + ((x) & (~BITS_CAL_32K_REG_DATA_8822C)) +#define BIT_GET_CAL_32K_REG_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_CAL_32K_REG_DATA_8822C) & \ + BIT_MASK_CAL_32K_REG_DATA_8822C) +#define BIT_SET_CAL_32K_REG_DATA_8822C(x, v) \ + (BIT_CLEAR_CAL_32K_REG_DATA_8822C(x) | BIT_CAL_32K_REG_DATA_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_C2HEVT_8822C */ + +#define BIT_SHIFT_C2HEVT_MSG_V1_8822C 0 +#define BIT_MASK_C2HEVT_MSG_V1_8822C 0xffffffffL +#define BIT_C2HEVT_MSG_V1_8822C(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_V1_8822C) << BIT_SHIFT_C2HEVT_MSG_V1_8822C) +#define BITS_C2HEVT_MSG_V1_8822C \ + (BIT_MASK_C2HEVT_MSG_V1_8822C << BIT_SHIFT_C2HEVT_MSG_V1_8822C) +#define BIT_CLEAR_C2HEVT_MSG_V1_8822C(x) ((x) & (~BITS_C2HEVT_MSG_V1_8822C)) +#define BIT_GET_C2HEVT_MSG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_V1_8822C) & BIT_MASK_C2HEVT_MSG_V1_8822C) +#define BIT_SET_C2HEVT_MSG_V1_8822C(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_V1_8822C(x) | BIT_C2HEVT_MSG_V1_8822C(v)) + +/* 2 REG_C2HEVT_1_8822C */ + +#define BIT_SHIFT_C2HEVT_MSG_1_8822C 0 +#define BIT_MASK_C2HEVT_MSG_1_8822C 0xffffffffL +#define BIT_C2HEVT_MSG_1_8822C(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_1_8822C) << BIT_SHIFT_C2HEVT_MSG_1_8822C) +#define BITS_C2HEVT_MSG_1_8822C \ + (BIT_MASK_C2HEVT_MSG_1_8822C << BIT_SHIFT_C2HEVT_MSG_1_8822C) +#define BIT_CLEAR_C2HEVT_MSG_1_8822C(x) ((x) & (~BITS_C2HEVT_MSG_1_8822C)) +#define BIT_GET_C2HEVT_MSG_1_8822C(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_1_8822C) & BIT_MASK_C2HEVT_MSG_1_8822C) +#define BIT_SET_C2HEVT_MSG_1_8822C(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_1_8822C(x) | BIT_C2HEVT_MSG_1_8822C(v)) + +/* 2 REG_C2HEVT_2_8822C */ + +#define BIT_SHIFT_C2HEVT_MSG_2_8822C 0 +#define BIT_MASK_C2HEVT_MSG_2_8822C 0xffffffffL +#define BIT_C2HEVT_MSG_2_8822C(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_2_8822C) << BIT_SHIFT_C2HEVT_MSG_2_8822C) +#define BITS_C2HEVT_MSG_2_8822C \ + (BIT_MASK_C2HEVT_MSG_2_8822C << BIT_SHIFT_C2HEVT_MSG_2_8822C) +#define BIT_CLEAR_C2HEVT_MSG_2_8822C(x) ((x) & (~BITS_C2HEVT_MSG_2_8822C)) +#define BIT_GET_C2HEVT_MSG_2_8822C(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_2_8822C) & BIT_MASK_C2HEVT_MSG_2_8822C) +#define BIT_SET_C2HEVT_MSG_2_8822C(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_2_8822C(x) | BIT_C2HEVT_MSG_2_8822C(v)) + +/* 2 REG_C2HEVT_3_8822C */ + +#define BIT_SHIFT_C2HEVT_MSG_3_8822C 0 +#define BIT_MASK_C2HEVT_MSG_3_8822C 0xffffffffL +#define BIT_C2HEVT_MSG_3_8822C(x) \ + (((x) & BIT_MASK_C2HEVT_MSG_3_8822C) << BIT_SHIFT_C2HEVT_MSG_3_8822C) +#define BITS_C2HEVT_MSG_3_8822C \ + (BIT_MASK_C2HEVT_MSG_3_8822C << BIT_SHIFT_C2HEVT_MSG_3_8822C) +#define BIT_CLEAR_C2HEVT_MSG_3_8822C(x) ((x) & (~BITS_C2HEVT_MSG_3_8822C)) +#define BIT_GET_C2HEVT_MSG_3_8822C(x) \ + (((x) >> BIT_SHIFT_C2HEVT_MSG_3_8822C) & BIT_MASK_C2HEVT_MSG_3_8822C) +#define BIT_SET_C2HEVT_MSG_3_8822C(x, v) \ + (BIT_CLEAR_C2HEVT_MSG_3_8822C(x) | BIT_C2HEVT_MSG_3_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_SW_DEFINED_PAGE1_8822C */ + +#define BIT_SHIFT_SW_DEFINED_PAGE1_V1_8822C 0 +#define BIT_MASK_SW_DEFINED_PAGE1_V1_8822C 0xffffffffL +#define BIT_SW_DEFINED_PAGE1_V1_8822C(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1_8822C) \ + << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8822C) +#define BITS_SW_DEFINED_PAGE1_V1_8822C \ + (BIT_MASK_SW_DEFINED_PAGE1_V1_8822C \ + << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8822C) +#define BIT_CLEAR_SW_DEFINED_PAGE1_V1_8822C(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE1_V1_8822C)) +#define BIT_GET_SW_DEFINED_PAGE1_V1_8822C(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1_8822C) & \ + BIT_MASK_SW_DEFINED_PAGE1_V1_8822C) +#define BIT_SET_SW_DEFINED_PAGE1_V1_8822C(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE1_V1_8822C(x) | \ + BIT_SW_DEFINED_PAGE1_V1_8822C(v)) + +/* 2 REG_SW_DEFINED_PAGE2_8822C */ + +#define BIT_SHIFT_SW_DEFINED_PAGE2_8822C 0 +#define BIT_MASK_SW_DEFINED_PAGE2_8822C 0xffffffffL +#define BIT_SW_DEFINED_PAGE2_8822C(x) \ + (((x) & BIT_MASK_SW_DEFINED_PAGE2_8822C) \ + << BIT_SHIFT_SW_DEFINED_PAGE2_8822C) +#define BITS_SW_DEFINED_PAGE2_8822C \ + (BIT_MASK_SW_DEFINED_PAGE2_8822C << BIT_SHIFT_SW_DEFINED_PAGE2_8822C) +#define BIT_CLEAR_SW_DEFINED_PAGE2_8822C(x) \ + ((x) & (~BITS_SW_DEFINED_PAGE2_8822C)) +#define BIT_GET_SW_DEFINED_PAGE2_8822C(x) \ + (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2_8822C) & \ + BIT_MASK_SW_DEFINED_PAGE2_8822C) +#define BIT_SET_SW_DEFINED_PAGE2_8822C(x, v) \ + (BIT_CLEAR_SW_DEFINED_PAGE2_8822C(x) | BIT_SW_DEFINED_PAGE2_8822C(v)) + +/* 2 REG_MCUTST_I_8822C */ + +#define BIT_SHIFT_MCUDMSG_I_8822C 0 +#define BIT_MASK_MCUDMSG_I_8822C 0xffffffffL +#define BIT_MCUDMSG_I_8822C(x) \ + (((x) & BIT_MASK_MCUDMSG_I_8822C) << BIT_SHIFT_MCUDMSG_I_8822C) +#define BITS_MCUDMSG_I_8822C \ + (BIT_MASK_MCUDMSG_I_8822C << BIT_SHIFT_MCUDMSG_I_8822C) +#define BIT_CLEAR_MCUDMSG_I_8822C(x) ((x) & (~BITS_MCUDMSG_I_8822C)) +#define BIT_GET_MCUDMSG_I_8822C(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_I_8822C) & BIT_MASK_MCUDMSG_I_8822C) +#define BIT_SET_MCUDMSG_I_8822C(x, v) \ + (BIT_CLEAR_MCUDMSG_I_8822C(x) | BIT_MCUDMSG_I_8822C(v)) + +/* 2 REG_MCUTST_II_8822C */ + +#define BIT_SHIFT_MCUDMSG_II_8822C 0 +#define BIT_MASK_MCUDMSG_II_8822C 0xffffffffL +#define BIT_MCUDMSG_II_8822C(x) \ + (((x) & BIT_MASK_MCUDMSG_II_8822C) << BIT_SHIFT_MCUDMSG_II_8822C) +#define BITS_MCUDMSG_II_8822C \ + (BIT_MASK_MCUDMSG_II_8822C << BIT_SHIFT_MCUDMSG_II_8822C) +#define BIT_CLEAR_MCUDMSG_II_8822C(x) ((x) & (~BITS_MCUDMSG_II_8822C)) +#define BIT_GET_MCUDMSG_II_8822C(x) \ + (((x) >> BIT_SHIFT_MCUDMSG_II_8822C) & BIT_MASK_MCUDMSG_II_8822C) +#define BIT_SET_MCUDMSG_II_8822C(x, v) \ + (BIT_CLEAR_MCUDMSG_II_8822C(x) | BIT_MCUDMSG_II_8822C(v)) + +/* 2 REG_FMETHR_8822C */ +#define BIT_FMSG_INT_8822C BIT(31) + +#define BIT_SHIFT_FW_MSG_8822C 0 +#define BIT_MASK_FW_MSG_8822C 0xffffffffL +#define BIT_FW_MSG_8822C(x) \ + (((x) & BIT_MASK_FW_MSG_8822C) << BIT_SHIFT_FW_MSG_8822C) +#define BITS_FW_MSG_8822C (BIT_MASK_FW_MSG_8822C << BIT_SHIFT_FW_MSG_8822C) +#define BIT_CLEAR_FW_MSG_8822C(x) ((x) & (~BITS_FW_MSG_8822C)) +#define BIT_GET_FW_MSG_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG_8822C) & BIT_MASK_FW_MSG_8822C) +#define BIT_SET_FW_MSG_8822C(x, v) \ + (BIT_CLEAR_FW_MSG_8822C(x) | BIT_FW_MSG_8822C(v)) + +/* 2 REG_HMETFR_8822C */ + +#define BIT_SHIFT_HRCV_MSG_8822C 24 +#define BIT_MASK_HRCV_MSG_8822C 0xff +#define BIT_HRCV_MSG_8822C(x) \ + (((x) & BIT_MASK_HRCV_MSG_8822C) << BIT_SHIFT_HRCV_MSG_8822C) +#define BITS_HRCV_MSG_8822C \ + (BIT_MASK_HRCV_MSG_8822C << BIT_SHIFT_HRCV_MSG_8822C) +#define BIT_CLEAR_HRCV_MSG_8822C(x) ((x) & (~BITS_HRCV_MSG_8822C)) +#define BIT_GET_HRCV_MSG_8822C(x) \ + (((x) >> BIT_SHIFT_HRCV_MSG_8822C) & BIT_MASK_HRCV_MSG_8822C) +#define BIT_SET_HRCV_MSG_8822C(x, v) \ + (BIT_CLEAR_HRCV_MSG_8822C(x) | BIT_HRCV_MSG_8822C(v)) + +#define BIT_INT_BOX3_8822C BIT(3) +#define BIT_INT_BOX2_8822C BIT(2) +#define BIT_INT_BOX1_8822C BIT(1) +#define BIT_INT_BOX0_8822C BIT(0) + +/* 2 REG_HMEBOX0_8822C */ + +#define BIT_SHIFT_HOST_MSG_0_8822C 0 +#define BIT_MASK_HOST_MSG_0_8822C 0xffffffffL +#define BIT_HOST_MSG_0_8822C(x) \ + (((x) & BIT_MASK_HOST_MSG_0_8822C) << BIT_SHIFT_HOST_MSG_0_8822C) +#define BITS_HOST_MSG_0_8822C \ + (BIT_MASK_HOST_MSG_0_8822C << BIT_SHIFT_HOST_MSG_0_8822C) +#define BIT_CLEAR_HOST_MSG_0_8822C(x) ((x) & (~BITS_HOST_MSG_0_8822C)) +#define BIT_GET_HOST_MSG_0_8822C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_0_8822C) & BIT_MASK_HOST_MSG_0_8822C) +#define BIT_SET_HOST_MSG_0_8822C(x, v) \ + (BIT_CLEAR_HOST_MSG_0_8822C(x) | BIT_HOST_MSG_0_8822C(v)) + +/* 2 REG_HMEBOX1_8822C */ + +#define BIT_SHIFT_HOST_MSG_1_8822C 0 +#define BIT_MASK_HOST_MSG_1_8822C 0xffffffffL +#define BIT_HOST_MSG_1_8822C(x) \ + (((x) & BIT_MASK_HOST_MSG_1_8822C) << BIT_SHIFT_HOST_MSG_1_8822C) +#define BITS_HOST_MSG_1_8822C \ + (BIT_MASK_HOST_MSG_1_8822C << BIT_SHIFT_HOST_MSG_1_8822C) +#define BIT_CLEAR_HOST_MSG_1_8822C(x) ((x) & (~BITS_HOST_MSG_1_8822C)) +#define BIT_GET_HOST_MSG_1_8822C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_1_8822C) & BIT_MASK_HOST_MSG_1_8822C) +#define BIT_SET_HOST_MSG_1_8822C(x, v) \ + (BIT_CLEAR_HOST_MSG_1_8822C(x) | BIT_HOST_MSG_1_8822C(v)) + +/* 2 REG_HMEBOX2_8822C */ + +#define BIT_SHIFT_HOST_MSG_2_8822C 0 +#define BIT_MASK_HOST_MSG_2_8822C 0xffffffffL +#define BIT_HOST_MSG_2_8822C(x) \ + (((x) & BIT_MASK_HOST_MSG_2_8822C) << BIT_SHIFT_HOST_MSG_2_8822C) +#define BITS_HOST_MSG_2_8822C \ + (BIT_MASK_HOST_MSG_2_8822C << BIT_SHIFT_HOST_MSG_2_8822C) +#define BIT_CLEAR_HOST_MSG_2_8822C(x) ((x) & (~BITS_HOST_MSG_2_8822C)) +#define BIT_GET_HOST_MSG_2_8822C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_2_8822C) & BIT_MASK_HOST_MSG_2_8822C) +#define BIT_SET_HOST_MSG_2_8822C(x, v) \ + (BIT_CLEAR_HOST_MSG_2_8822C(x) | BIT_HOST_MSG_2_8822C(v)) + +/* 2 REG_HMEBOX3_8822C */ + +#define BIT_SHIFT_HOST_MSG_3_8822C 0 +#define BIT_MASK_HOST_MSG_3_8822C 0xffffffffL +#define BIT_HOST_MSG_3_8822C(x) \ + (((x) & BIT_MASK_HOST_MSG_3_8822C) << BIT_SHIFT_HOST_MSG_3_8822C) +#define BITS_HOST_MSG_3_8822C \ + (BIT_MASK_HOST_MSG_3_8822C << BIT_SHIFT_HOST_MSG_3_8822C) +#define BIT_CLEAR_HOST_MSG_3_8822C(x) ((x) & (~BITS_HOST_MSG_3_8822C)) +#define BIT_GET_HOST_MSG_3_8822C(x) \ + (((x) >> BIT_SHIFT_HOST_MSG_3_8822C) & BIT_MASK_HOST_MSG_3_8822C) +#define BIT_SET_HOST_MSG_3_8822C(x, v) \ + (BIT_CLEAR_HOST_MSG_3_8822C(x) | BIT_HOST_MSG_3_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_BB_ACCESS_CTRL_8822C */ + +#define BIT_SHIFT_BB_WRITE_READ_8822C 30 +#define BIT_MASK_BB_WRITE_READ_8822C 0x3 +#define BIT_BB_WRITE_READ_8822C(x) \ + (((x) & BIT_MASK_BB_WRITE_READ_8822C) << BIT_SHIFT_BB_WRITE_READ_8822C) +#define BITS_BB_WRITE_READ_8822C \ + (BIT_MASK_BB_WRITE_READ_8822C << BIT_SHIFT_BB_WRITE_READ_8822C) +#define BIT_CLEAR_BB_WRITE_READ_8822C(x) ((x) & (~BITS_BB_WRITE_READ_8822C)) +#define BIT_GET_BB_WRITE_READ_8822C(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_READ_8822C) & BIT_MASK_BB_WRITE_READ_8822C) +#define BIT_SET_BB_WRITE_READ_8822C(x, v) \ + (BIT_CLEAR_BB_WRITE_READ_8822C(x) | BIT_BB_WRITE_READ_8822C(v)) + +#define BIT_SHIFT_BB_WRITE_EN_8822C 12 +#define BIT_MASK_BB_WRITE_EN_8822C 0xf +#define BIT_BB_WRITE_EN_8822C(x) \ + (((x) & BIT_MASK_BB_WRITE_EN_8822C) << BIT_SHIFT_BB_WRITE_EN_8822C) +#define BITS_BB_WRITE_EN_8822C \ + (BIT_MASK_BB_WRITE_EN_8822C << BIT_SHIFT_BB_WRITE_EN_8822C) +#define BIT_CLEAR_BB_WRITE_EN_8822C(x) ((x) & (~BITS_BB_WRITE_EN_8822C)) +#define BIT_GET_BB_WRITE_EN_8822C(x) \ + (((x) >> BIT_SHIFT_BB_WRITE_EN_8822C) & BIT_MASK_BB_WRITE_EN_8822C) +#define BIT_SET_BB_WRITE_EN_8822C(x, v) \ + (BIT_CLEAR_BB_WRITE_EN_8822C(x) | BIT_BB_WRITE_EN_8822C(v)) + +#define BIT_SHIFT_BB_ADDR_8822C 2 +#define BIT_MASK_BB_ADDR_8822C 0x1ff +#define BIT_BB_ADDR_8822C(x) \ + (((x) & BIT_MASK_BB_ADDR_8822C) << BIT_SHIFT_BB_ADDR_8822C) +#define BITS_BB_ADDR_8822C (BIT_MASK_BB_ADDR_8822C << BIT_SHIFT_BB_ADDR_8822C) +#define BIT_CLEAR_BB_ADDR_8822C(x) ((x) & (~BITS_BB_ADDR_8822C)) +#define BIT_GET_BB_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_BB_ADDR_8822C) & BIT_MASK_BB_ADDR_8822C) +#define BIT_SET_BB_ADDR_8822C(x, v) \ + (BIT_CLEAR_BB_ADDR_8822C(x) | BIT_BB_ADDR_8822C(v)) + +#define BIT_BB_ERRACC_8822C BIT(0) + +/* 2 REG_BB_ACCESS_DATA_8822C */ + +#define BIT_SHIFT_BB_DATA_8822C 0 +#define BIT_MASK_BB_DATA_8822C 0xffffffffL +#define BIT_BB_DATA_8822C(x) \ + (((x) & BIT_MASK_BB_DATA_8822C) << BIT_SHIFT_BB_DATA_8822C) +#define BITS_BB_DATA_8822C (BIT_MASK_BB_DATA_8822C << BIT_SHIFT_BB_DATA_8822C) +#define BIT_CLEAR_BB_DATA_8822C(x) ((x) & (~BITS_BB_DATA_8822C)) +#define BIT_GET_BB_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_BB_DATA_8822C) & BIT_MASK_BB_DATA_8822C) +#define BIT_SET_BB_DATA_8822C(x, v) \ + (BIT_CLEAR_BB_DATA_8822C(x) | BIT_BB_DATA_8822C(v)) + +/* 2 REG_HMEBOX_E0_8822C */ + +#define BIT_SHIFT_HMEBOX_E0_8822C 0 +#define BIT_MASK_HMEBOX_E0_8822C 0xffffffffL +#define BIT_HMEBOX_E0_8822C(x) \ + (((x) & BIT_MASK_HMEBOX_E0_8822C) << BIT_SHIFT_HMEBOX_E0_8822C) +#define BITS_HMEBOX_E0_8822C \ + (BIT_MASK_HMEBOX_E0_8822C << BIT_SHIFT_HMEBOX_E0_8822C) +#define BIT_CLEAR_HMEBOX_E0_8822C(x) ((x) & (~BITS_HMEBOX_E0_8822C)) +#define BIT_GET_HMEBOX_E0_8822C(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E0_8822C) & BIT_MASK_HMEBOX_E0_8822C) +#define BIT_SET_HMEBOX_E0_8822C(x, v) \ + (BIT_CLEAR_HMEBOX_E0_8822C(x) | BIT_HMEBOX_E0_8822C(v)) + +/* 2 REG_HMEBOX_E1_8822C */ + +#define BIT_SHIFT_HMEBOX_E1_8822C 0 +#define BIT_MASK_HMEBOX_E1_8822C 0xffffffffL +#define BIT_HMEBOX_E1_8822C(x) \ + (((x) & BIT_MASK_HMEBOX_E1_8822C) << BIT_SHIFT_HMEBOX_E1_8822C) +#define BITS_HMEBOX_E1_8822C \ + (BIT_MASK_HMEBOX_E1_8822C << BIT_SHIFT_HMEBOX_E1_8822C) +#define BIT_CLEAR_HMEBOX_E1_8822C(x) ((x) & (~BITS_HMEBOX_E1_8822C)) +#define BIT_GET_HMEBOX_E1_8822C(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E1_8822C) & BIT_MASK_HMEBOX_E1_8822C) +#define BIT_SET_HMEBOX_E1_8822C(x, v) \ + (BIT_CLEAR_HMEBOX_E1_8822C(x) | BIT_HMEBOX_E1_8822C(v)) + +/* 2 REG_HMEBOX_E2_8822C */ + +#define BIT_SHIFT_HMEBOX_E2_8822C 0 +#define BIT_MASK_HMEBOX_E2_8822C 0xffffffffL +#define BIT_HMEBOX_E2_8822C(x) \ + (((x) & BIT_MASK_HMEBOX_E2_8822C) << BIT_SHIFT_HMEBOX_E2_8822C) +#define BITS_HMEBOX_E2_8822C \ + (BIT_MASK_HMEBOX_E2_8822C << BIT_SHIFT_HMEBOX_E2_8822C) +#define BIT_CLEAR_HMEBOX_E2_8822C(x) ((x) & (~BITS_HMEBOX_E2_8822C)) +#define BIT_GET_HMEBOX_E2_8822C(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E2_8822C) & BIT_MASK_HMEBOX_E2_8822C) +#define BIT_SET_HMEBOX_E2_8822C(x, v) \ + (BIT_CLEAR_HMEBOX_E2_8822C(x) | BIT_HMEBOX_E2_8822C(v)) + +/* 2 REG_HMEBOX_E3_8822C */ + +#define BIT_SHIFT_HMEBOX_E3_8822C 0 +#define BIT_MASK_HMEBOX_E3_8822C 0xffffffffL +#define BIT_HMEBOX_E3_8822C(x) \ + (((x) & BIT_MASK_HMEBOX_E3_8822C) << BIT_SHIFT_HMEBOX_E3_8822C) +#define BITS_HMEBOX_E3_8822C \ + (BIT_MASK_HMEBOX_E3_8822C << BIT_SHIFT_HMEBOX_E3_8822C) +#define BIT_CLEAR_HMEBOX_E3_8822C(x) ((x) & (~BITS_HMEBOX_E3_8822C)) +#define BIT_GET_HMEBOX_E3_8822C(x) \ + (((x) >> BIT_SHIFT_HMEBOX_E3_8822C) & BIT_MASK_HMEBOX_E3_8822C) +#define BIT_SET_HMEBOX_E3_8822C(x, v) \ + (BIT_CLEAR_HMEBOX_E3_8822C(x) | BIT_HMEBOX_E3_8822C(v)) + +/* 2 REG_CR_EXT_8822C */ + +#define BIT_SHIFT_PHY_REQ_DELAY_8822C 24 +#define BIT_MASK_PHY_REQ_DELAY_8822C 0xf +#define BIT_PHY_REQ_DELAY_8822C(x) \ + (((x) & BIT_MASK_PHY_REQ_DELAY_8822C) << BIT_SHIFT_PHY_REQ_DELAY_8822C) +#define BITS_PHY_REQ_DELAY_8822C \ + (BIT_MASK_PHY_REQ_DELAY_8822C << BIT_SHIFT_PHY_REQ_DELAY_8822C) +#define BIT_CLEAR_PHY_REQ_DELAY_8822C(x) ((x) & (~BITS_PHY_REQ_DELAY_8822C)) +#define BIT_GET_PHY_REQ_DELAY_8822C(x) \ + (((x) >> BIT_SHIFT_PHY_REQ_DELAY_8822C) & BIT_MASK_PHY_REQ_DELAY_8822C) +#define BIT_SET_PHY_REQ_DELAY_8822C(x, v) \ + (BIT_CLEAR_PHY_REQ_DELAY_8822C(x) | BIT_PHY_REQ_DELAY_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_SPD_DOWN_8822C BIT(16) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_NETYPE4_8822C 4 +#define BIT_MASK_NETYPE4_8822C 0x3 +#define BIT_NETYPE4_8822C(x) \ + (((x) & BIT_MASK_NETYPE4_8822C) << BIT_SHIFT_NETYPE4_8822C) +#define BITS_NETYPE4_8822C (BIT_MASK_NETYPE4_8822C << BIT_SHIFT_NETYPE4_8822C) +#define BIT_CLEAR_NETYPE4_8822C(x) ((x) & (~BITS_NETYPE4_8822C)) +#define BIT_GET_NETYPE4_8822C(x) \ + (((x) >> BIT_SHIFT_NETYPE4_8822C) & BIT_MASK_NETYPE4_8822C) +#define BIT_SET_NETYPE4_8822C(x, v) \ + (BIT_CLEAR_NETYPE4_8822C(x) | BIT_NETYPE4_8822C(v)) + +#define BIT_SHIFT_NETYPE3_8822C 2 +#define BIT_MASK_NETYPE3_8822C 0x3 +#define BIT_NETYPE3_8822C(x) \ + (((x) & BIT_MASK_NETYPE3_8822C) << BIT_SHIFT_NETYPE3_8822C) +#define BITS_NETYPE3_8822C (BIT_MASK_NETYPE3_8822C << BIT_SHIFT_NETYPE3_8822C) +#define BIT_CLEAR_NETYPE3_8822C(x) ((x) & (~BITS_NETYPE3_8822C)) +#define BIT_GET_NETYPE3_8822C(x) \ + (((x) >> BIT_SHIFT_NETYPE3_8822C) & BIT_MASK_NETYPE3_8822C) +#define BIT_SET_NETYPE3_8822C(x, v) \ + (BIT_CLEAR_NETYPE3_8822C(x) | BIT_NETYPE3_8822C(v)) + +#define BIT_SHIFT_NETYPE2_8822C 0 +#define BIT_MASK_NETYPE2_8822C 0x3 +#define BIT_NETYPE2_8822C(x) \ + (((x) & BIT_MASK_NETYPE2_8822C) << BIT_SHIFT_NETYPE2_8822C) +#define BITS_NETYPE2_8822C (BIT_MASK_NETYPE2_8822C << BIT_SHIFT_NETYPE2_8822C) +#define BIT_CLEAR_NETYPE2_8822C(x) ((x) & (~BITS_NETYPE2_8822C)) +#define BIT_GET_NETYPE2_8822C(x) \ + (((x) >> BIT_SHIFT_NETYPE2_8822C) & BIT_MASK_NETYPE2_8822C) +#define BIT_SET_NETYPE2_8822C(x, v) \ + (BIT_CLEAR_NETYPE2_8822C(x) | BIT_NETYPE2_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_FWFF_8822C */ + +#define BIT_SHIFT_PKTNUM_TH_V1_8822C 24 +#define BIT_MASK_PKTNUM_TH_V1_8822C 0xff +#define BIT_PKTNUM_TH_V1_8822C(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V1_8822C) << BIT_SHIFT_PKTNUM_TH_V1_8822C) +#define BITS_PKTNUM_TH_V1_8822C \ + (BIT_MASK_PKTNUM_TH_V1_8822C << BIT_SHIFT_PKTNUM_TH_V1_8822C) +#define BIT_CLEAR_PKTNUM_TH_V1_8822C(x) ((x) & (~BITS_PKTNUM_TH_V1_8822C)) +#define BIT_GET_PKTNUM_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V1_8822C) & BIT_MASK_PKTNUM_TH_V1_8822C) +#define BIT_SET_PKTNUM_TH_V1_8822C(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V1_8822C(x) | BIT_PKTNUM_TH_V1_8822C(v)) + +#define BIT_SHIFT_TIMER_TH_8822C 16 +#define BIT_MASK_TIMER_TH_8822C 0xff +#define BIT_TIMER_TH_8822C(x) \ + (((x) & BIT_MASK_TIMER_TH_8822C) << BIT_SHIFT_TIMER_TH_8822C) +#define BITS_TIMER_TH_8822C \ + (BIT_MASK_TIMER_TH_8822C << BIT_SHIFT_TIMER_TH_8822C) +#define BIT_CLEAR_TIMER_TH_8822C(x) ((x) & (~BITS_TIMER_TH_8822C)) +#define BIT_GET_TIMER_TH_8822C(x) \ + (((x) >> BIT_SHIFT_TIMER_TH_8822C) & BIT_MASK_TIMER_TH_8822C) +#define BIT_SET_TIMER_TH_8822C(x, v) \ + (BIT_CLEAR_TIMER_TH_8822C(x) | BIT_TIMER_TH_8822C(v)) + +#define BIT_SHIFT_RXPKT1ENADDR_8822C 0 +#define BIT_MASK_RXPKT1ENADDR_8822C 0xffff +#define BIT_RXPKT1ENADDR_8822C(x) \ + (((x) & BIT_MASK_RXPKT1ENADDR_8822C) << BIT_SHIFT_RXPKT1ENADDR_8822C) +#define BITS_RXPKT1ENADDR_8822C \ + (BIT_MASK_RXPKT1ENADDR_8822C << BIT_SHIFT_RXPKT1ENADDR_8822C) +#define BIT_CLEAR_RXPKT1ENADDR_8822C(x) ((x) & (~BITS_RXPKT1ENADDR_8822C)) +#define BIT_GET_RXPKT1ENADDR_8822C(x) \ + (((x) >> BIT_SHIFT_RXPKT1ENADDR_8822C) & BIT_MASK_RXPKT1ENADDR_8822C) +#define BIT_SET_RXPKT1ENADDR_8822C(x, v) \ + (BIT_CLEAR_RXPKT1ENADDR_8822C(x) | BIT_RXPKT1ENADDR_8822C(v)) + +/* 2 REG_RXFF_PTR_V1_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_RXFF0_RDPTR_V2_8822C 0 +#define BIT_MASK_RXFF0_RDPTR_V2_8822C 0x3ffff +#define BIT_RXFF0_RDPTR_V2_8822C(x) \ + (((x) & BIT_MASK_RXFF0_RDPTR_V2_8822C) \ + << BIT_SHIFT_RXFF0_RDPTR_V2_8822C) +#define BITS_RXFF0_RDPTR_V2_8822C \ + (BIT_MASK_RXFF0_RDPTR_V2_8822C << BIT_SHIFT_RXFF0_RDPTR_V2_8822C) +#define BIT_CLEAR_RXFF0_RDPTR_V2_8822C(x) ((x) & (~BITS_RXFF0_RDPTR_V2_8822C)) +#define BIT_GET_RXFF0_RDPTR_V2_8822C(x) \ + (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2_8822C) & \ + BIT_MASK_RXFF0_RDPTR_V2_8822C) +#define BIT_SET_RXFF0_RDPTR_V2_8822C(x, v) \ + (BIT_CLEAR_RXFF0_RDPTR_V2_8822C(x) | BIT_RXFF0_RDPTR_V2_8822C(v)) + +/* 2 REG_RXFF_WTR_V1_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_RXFF0_WTPTR_V2_8822C 0 +#define BIT_MASK_RXFF0_WTPTR_V2_8822C 0x3ffff +#define BIT_RXFF0_WTPTR_V2_8822C(x) \ + (((x) & BIT_MASK_RXFF0_WTPTR_V2_8822C) \ + << BIT_SHIFT_RXFF0_WTPTR_V2_8822C) +#define BITS_RXFF0_WTPTR_V2_8822C \ + (BIT_MASK_RXFF0_WTPTR_V2_8822C << BIT_SHIFT_RXFF0_WTPTR_V2_8822C) +#define BIT_CLEAR_RXFF0_WTPTR_V2_8822C(x) ((x) & (~BITS_RXFF0_WTPTR_V2_8822C)) +#define BIT_GET_RXFF0_WTPTR_V2_8822C(x) \ + (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2_8822C) & \ + BIT_MASK_RXFF0_WTPTR_V2_8822C) +#define BIT_SET_RXFF0_WTPTR_V2_8822C(x, v) \ + (BIT_CLEAR_RXFF0_WTPTR_V2_8822C(x) | BIT_RXFF0_WTPTR_V2_8822C(v)) + +/* 2 REG_FE2IMR_8822C */ +#define BIT__FE4ISR__IND_MSK_8822C BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_EN_8822C BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_EN_8822C BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_EN_8822C BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_EN_8822C BIT(25) +#define BIT_FS_TXSC_VODONE_INT_EN_8822C BIT(24) +#define BIT_FS_ATIM_MB7_INT_EN_8822C BIT(23) +#define BIT_FS_ATIM_MB6_INT_EN_8822C BIT(22) +#define BIT_FS_ATIM_MB5_INT_EN_8822C BIT(21) +#define BIT_FS_ATIM_MB4_INT_EN_8822C BIT(20) +#define BIT_FS_ATIM_MB3_INT_EN_8822C BIT(19) +#define BIT_FS_ATIM_MB2_INT_EN_8822C BIT(18) +#define BIT_FS_ATIM_MB1_INT_EN_8822C BIT(17) +#define BIT_FS_ATIM_MB0_INT_EN_8822C BIT(16) +#define BIT_FS_TBTT4INT_EN_8822C BIT(11) +#define BIT_FS_TBTT3INT_EN_8822C BIT(10) +#define BIT_FS_TBTT2INT_EN_8822C BIT(9) +#define BIT_FS_TBTT1INT_EN_8822C BIT(8) +#define BIT_FS_TBTT0_MB7INT_EN_8822C BIT(7) +#define BIT_FS_TBTT0_MB6INT_EN_8822C BIT(6) +#define BIT_FS_TBTT0_MB5INT_EN_8822C BIT(5) +#define BIT_FS_TBTT0_MB4INT_EN_8822C BIT(4) +#define BIT_FS_TBTT0_MB3INT_EN_8822C BIT(3) +#define BIT_FS_TBTT0_MB2INT_EN_8822C BIT(2) +#define BIT_FS_TBTT0_MB1INT_EN_8822C BIT(1) +#define BIT_FS_TBTT0_INT_EN_8822C BIT(0) + +/* 2 REG_FE2ISR_8822C */ +#define BIT__FE4ISR__IND_INT_8822C BIT(29) +#define BIT_FS_TXSC_DESC_DONE_INT_8822C BIT(28) +#define BIT_FS_TXSC_BKDONE_INT_8822C BIT(27) +#define BIT_FS_TXSC_BEDONE_INT_8822C BIT(26) +#define BIT_FS_TXSC_VIDONE_INT_8822C BIT(25) +#define BIT_FS_TXSC_VODONE_INT_8822C BIT(24) +#define BIT_FS_ATIM_MB7_INT_8822C BIT(23) +#define BIT_FS_ATIM_MB6_INT_8822C BIT(22) +#define BIT_FS_ATIM_MB5_INT_8822C BIT(21) +#define BIT_FS_ATIM_MB4_INT_8822C BIT(20) +#define BIT_FS_ATIM_MB3_INT_8822C BIT(19) +#define BIT_FS_ATIM_MB2_INT_8822C BIT(18) +#define BIT_FS_ATIM_MB1_INT_8822C BIT(17) +#define BIT_FS_ATIM_MB0_INT_8822C BIT(16) +#define BIT_FS_TBTT4INT_8822C BIT(11) +#define BIT_FS_TBTT3INT_8822C BIT(10) +#define BIT_FS_TBTT2INT_8822C BIT(9) +#define BIT_FS_TBTT1INT_8822C BIT(8) +#define BIT_FS_TBTT0_MB7INT_8822C BIT(7) +#define BIT_FS_TBTT0_MB6INT_8822C BIT(6) +#define BIT_FS_TBTT0_MB5INT_8822C BIT(5) +#define BIT_FS_TBTT0_MB4INT_8822C BIT(4) +#define BIT_FS_TBTT0_MB3INT_8822C BIT(3) +#define BIT_FS_TBTT0_MB2INT_8822C BIT(2) +#define BIT_FS_TBTT0_MB1INT_8822C BIT(1) +#define BIT_FS_TBTT0_INT_8822C BIT(0) + +/* 2 REG_FE3IMR_8822C */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN_8822C BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN_8822C BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN_8822C BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN_8822C BIT(28) +#define BIT_FS_BCNDMA4_INT_EN_8822C BIT(27) +#define BIT_FS_BCNDMA3_INT_EN_8822C BIT(26) +#define BIT_FS_BCNDMA2_INT_EN_8822C BIT(25) +#define BIT_FS_BCNDMA1_INT_EN_8822C BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_EN_8822C BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_EN_8822C BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_EN_8822C BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_EN_8822C BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_EN_8822C BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_EN_8822C BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_EN_8822C BIT(17) +#define BIT_FS_BCNDMA0_INT_EN_8822C BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT__EN_8822C BIT(15) +#define BIT_FS_BCNERLY4_INT_EN_8822C BIT(11) +#define BIT_FS_BCNERLY3_INT_EN_8822C BIT(10) +#define BIT_FS_BCNERLY2_INT_EN_8822C BIT(9) +#define BIT_FS_BCNERLY1_INT_EN_8822C BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_EN_8822C BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_EN_8822C BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_EN_8822C BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_EN_8822C BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_EN_8822C BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_EN_8822C BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_EN_8822C BIT(1) +#define BIT_FS_BCNERLY0_INT_EN_8822C BIT(0) + +/* 2 REG_FE3ISR_8822C */ +#define BIT_FS_CLI3_MTI_BCNIVLEAR_INT_8822C BIT(31) +#define BIT_FS_CLI2_MTI_BCNIVLEAR_INT_8822C BIT(30) +#define BIT_FS_CLI1_MTI_BCNIVLEAR_INT_8822C BIT(29) +#define BIT_FS_CLI0_MTI_BCNIVLEAR_INT_8822C BIT(28) +#define BIT_FS_BCNDMA4_INT_8822C BIT(27) +#define BIT_FS_BCNDMA3_INT_8822C BIT(26) +#define BIT_FS_BCNDMA2_INT_8822C BIT(25) +#define BIT_FS_BCNDMA1_INT_8822C BIT(24) +#define BIT_FS_BCNDMA0_MB7_INT_8822C BIT(23) +#define BIT_FS_BCNDMA0_MB6_INT_8822C BIT(22) +#define BIT_FS_BCNDMA0_MB5_INT_8822C BIT(21) +#define BIT_FS_BCNDMA0_MB4_INT_8822C BIT(20) +#define BIT_FS_BCNDMA0_MB3_INT_8822C BIT(19) +#define BIT_FS_BCNDMA0_MB2_INT_8822C BIT(18) +#define BIT_FS_BCNDMA0_MB1_INT_8822C BIT(17) +#define BIT_FS_BCNDMA0_INT_8822C BIT(16) +#define BIT_FS_MTI_BCNIVLEAR_INT_8822C BIT(15) +#define BIT_FS_BCNERLY4_INT_8822C BIT(11) +#define BIT_FS_BCNERLY3_INT_8822C BIT(10) +#define BIT_FS_BCNERLY2_INT_8822C BIT(9) +#define BIT_FS_BCNERLY1_INT_8822C BIT(8) +#define BIT_FS_BCNERLY0_MB7INT_8822C BIT(7) +#define BIT_FS_BCNERLY0_MB6INT_8822C BIT(6) +#define BIT_FS_BCNERLY0_MB5INT_8822C BIT(5) +#define BIT_FS_BCNERLY0_MB4INT_8822C BIT(4) +#define BIT_FS_BCNERLY0_MB3INT_8822C BIT(3) +#define BIT_FS_BCNERLY0_MB2INT_8822C BIT(2) +#define BIT_FS_BCNERLY0_MB1INT_8822C BIT(1) +#define BIT_FS_BCNERLY0_INT_8822C BIT(0) + +/* 2 REG_FE4IMR_8822C */ +#define BIT_FS_CLI3_TXPKTIN_INT_EN_8822C BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_EN_8822C BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_EN_8822C BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_EN_8822C BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_EN_8822C BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_EN_8822C BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_EN_8822C BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_EN_8822C BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_EN_8822C BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_EN_8822C BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_EN_8822C BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_EN_8822C BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_EN_8822C BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_EN_8822C BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_EN_8822C BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_EN_8822C BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_EN_8822C BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_EN_8822C BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_EN_8822C BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_EN_8822C BIT(0) + +/* 2 REG_FE4ISR_8822C */ +#define BIT_FS_CLI3_TXPKTIN_INT_8822C BIT(19) +#define BIT_FS_CLI2_TXPKTIN_INT_8822C BIT(18) +#define BIT_FS_CLI1_TXPKTIN_INT_8822C BIT(17) +#define BIT_FS_CLI0_TXPKTIN_INT_8822C BIT(16) +#define BIT_FS_CLI3_RX_UMD0_INT_8822C BIT(15) +#define BIT_FS_CLI3_RX_UMD1_INT_8822C BIT(14) +#define BIT_FS_CLI3_RX_BMD0_INT_8822C BIT(13) +#define BIT_FS_CLI3_RX_BMD1_INT_8822C BIT(12) +#define BIT_FS_CLI2_RX_UMD0_INT_8822C BIT(11) +#define BIT_FS_CLI2_RX_UMD1_INT_8822C BIT(10) +#define BIT_FS_CLI2_RX_BMD0_INT_8822C BIT(9) +#define BIT_FS_CLI2_RX_BMD1_INT_8822C BIT(8) +#define BIT_FS_CLI1_RX_UMD0_INT_8822C BIT(7) +#define BIT_FS_CLI1_RX_UMD1_INT_8822C BIT(6) +#define BIT_FS_CLI1_RX_BMD0_INT_8822C BIT(5) +#define BIT_FS_CLI1_RX_BMD1_INT_8822C BIT(4) +#define BIT_FS_CLI0_RX_UMD0_INT_8822C BIT(3) +#define BIT_FS_CLI0_RX_UMD1_INT_8822C BIT(2) +#define BIT_FS_CLI0_RX_BMD0_INT_8822C BIT(1) +#define BIT_FS_CLI0_RX_BMD1_INT_8822C BIT(0) + +/* 2 REG_FT1IMR_8822C */ +#define BIT__FT2ISR__IND_MSK_8822C BIT(30) +#define BIT_FTM_PTT_INT_EN_8822C BIT(29) +#define BIT_RXFTMREQ_INT_EN_8822C BIT(28) +#define BIT_RXFTM_INT_EN_8822C BIT(27) +#define BIT_TXFTM_INT_EN_8822C BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_EN_8822C BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_EN_8822C BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_EN_8822C BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_EN_8822C BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_EN_8822C BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_EN_8822C BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_EN_8822C BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_EN_8822C BIT(18) +#define BIT_FS_CTWEND2_INT_EN_8822C BIT(17) +#define BIT_FS_CTWEND1_INT_EN_8822C BIT(16) +#define BIT_FS_CTWEND0_INT_EN_8822C BIT(15) +#define BIT_FS_TX_NULL1_INT_EN_8822C BIT(14) +#define BIT_FS_TX_NULL0_INT_EN_8822C BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_EN_8822C BIT(12) +#define BIT_FS_P2P_RFON2_INT_EN_8822C BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_EN_8822C BIT(10) +#define BIT_FS_P2P_RFON1_INT_EN_8822C BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_EN_8822C BIT(8) +#define BIT_FS_P2P_RFON0_INT_EN_8822C BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_EN_8822C BIT(6) +#define BIT_FS_RX_UAPSDMD1_EN_8822C BIT(5) +#define BIT_FS_RX_UAPSDMD0_EN_8822C BIT(4) +#define BIT_FS_TRIGGER_PKT_EN_8822C BIT(3) +#define BIT_FS_EOSP_INT_EN_8822C BIT(2) +#define BIT_FS_RPWM2_INT_EN_8822C BIT(1) +#define BIT_FS_RPWM_INT_EN_8822C BIT(0) + +/* 2 REG_FT1ISR_8822C */ +#define BIT__FT2ISR__IND_INT_8822C BIT(30) +#define BIT_FTM_PTT_INT_8822C BIT(29) +#define BIT_RXFTMREQ_INT_8822C BIT(28) +#define BIT_RXFTM_INT_8822C BIT(27) +#define BIT_TXFTM_INT_8822C BIT(26) +#define BIT_FS_H2C_CMD_OK_INT_8822C BIT(25) +#define BIT_FS_H2C_CMD_FULL_INT_8822C BIT(24) +#define BIT_FS_MACID_PWRCHANGE5_INT_8822C BIT(23) +#define BIT_FS_MACID_PWRCHANGE4_INT_8822C BIT(22) +#define BIT_FS_MACID_PWRCHANGE3_INT_8822C BIT(21) +#define BIT_FS_MACID_PWRCHANGE2_INT_8822C BIT(20) +#define BIT_FS_MACID_PWRCHANGE1_INT_8822C BIT(19) +#define BIT_FS_MACID_PWRCHANGE0_INT_8822C BIT(18) +#define BIT_FS_CTWEND2_INT_8822C BIT(17) +#define BIT_FS_CTWEND1_INT_8822C BIT(16) +#define BIT_FS_CTWEND0_INT_8822C BIT(15) +#define BIT_FS_TX_NULL1_INT_8822C BIT(14) +#define BIT_FS_TX_NULL0_INT_8822C BIT(13) +#define BIT_FS_TSF_BIT32_TOGGLE_INT_8822C BIT(12) +#define BIT_FS_P2P_RFON2_INT_8822C BIT(11) +#define BIT_FS_P2P_RFOFF2_INT_8822C BIT(10) +#define BIT_FS_P2P_RFON1_INT_8822C BIT(9) +#define BIT_FS_P2P_RFOFF1_INT_8822C BIT(8) +#define BIT_FS_P2P_RFON0_INT_8822C BIT(7) +#define BIT_FS_P2P_RFOFF0_INT_8822C BIT(6) +#define BIT_FS_RX_UAPSDMD1_INT_8822C BIT(5) +#define BIT_FS_RX_UAPSDMD0_INT_8822C BIT(4) +#define BIT_FS_TRIGGER_PKT_INT_8822C BIT(3) +#define BIT_FS_EOSP_INT_8822C BIT(2) +#define BIT_FS_RPWM2_INT_8822C BIT(1) +#define BIT_FS_RPWM_INT_8822C BIT(0) + +/* 2 REG_SPWR0_8822C */ + +#define BIT_SHIFT_MID_31TO0_8822C 0 +#define BIT_MASK_MID_31TO0_8822C 0xffffffffL +#define BIT_MID_31TO0_8822C(x) \ + (((x) & BIT_MASK_MID_31TO0_8822C) << BIT_SHIFT_MID_31TO0_8822C) +#define BITS_MID_31TO0_8822C \ + (BIT_MASK_MID_31TO0_8822C << BIT_SHIFT_MID_31TO0_8822C) +#define BIT_CLEAR_MID_31TO0_8822C(x) ((x) & (~BITS_MID_31TO0_8822C)) +#define BIT_GET_MID_31TO0_8822C(x) \ + (((x) >> BIT_SHIFT_MID_31TO0_8822C) & BIT_MASK_MID_31TO0_8822C) +#define BIT_SET_MID_31TO0_8822C(x, v) \ + (BIT_CLEAR_MID_31TO0_8822C(x) | BIT_MID_31TO0_8822C(v)) + +/* 2 REG_SPWR1_8822C */ + +#define BIT_SHIFT_MID_63TO32_8822C 0 +#define BIT_MASK_MID_63TO32_8822C 0xffffffffL +#define BIT_MID_63TO32_8822C(x) \ + (((x) & BIT_MASK_MID_63TO32_8822C) << BIT_SHIFT_MID_63TO32_8822C) +#define BITS_MID_63TO32_8822C \ + (BIT_MASK_MID_63TO32_8822C << BIT_SHIFT_MID_63TO32_8822C) +#define BIT_CLEAR_MID_63TO32_8822C(x) ((x) & (~BITS_MID_63TO32_8822C)) +#define BIT_GET_MID_63TO32_8822C(x) \ + (((x) >> BIT_SHIFT_MID_63TO32_8822C) & BIT_MASK_MID_63TO32_8822C) +#define BIT_SET_MID_63TO32_8822C(x, v) \ + (BIT_CLEAR_MID_63TO32_8822C(x) | BIT_MID_63TO32_8822C(v)) + +/* 2 REG_SPWR2_8822C */ + +#define BIT_SHIFT_MID_95O64_8822C 0 +#define BIT_MASK_MID_95O64_8822C 0xffffffffL +#define BIT_MID_95O64_8822C(x) \ + (((x) & BIT_MASK_MID_95O64_8822C) << BIT_SHIFT_MID_95O64_8822C) +#define BITS_MID_95O64_8822C \ + (BIT_MASK_MID_95O64_8822C << BIT_SHIFT_MID_95O64_8822C) +#define BIT_CLEAR_MID_95O64_8822C(x) ((x) & (~BITS_MID_95O64_8822C)) +#define BIT_GET_MID_95O64_8822C(x) \ + (((x) >> BIT_SHIFT_MID_95O64_8822C) & BIT_MASK_MID_95O64_8822C) +#define BIT_SET_MID_95O64_8822C(x, v) \ + (BIT_CLEAR_MID_95O64_8822C(x) | BIT_MID_95O64_8822C(v)) + +/* 2 REG_SPWR3_8822C */ + +#define BIT_SHIFT_MID_127TO96_8822C 0 +#define BIT_MASK_MID_127TO96_8822C 0xffffffffL +#define BIT_MID_127TO96_8822C(x) \ + (((x) & BIT_MASK_MID_127TO96_8822C) << BIT_SHIFT_MID_127TO96_8822C) +#define BITS_MID_127TO96_8822C \ + (BIT_MASK_MID_127TO96_8822C << BIT_SHIFT_MID_127TO96_8822C) +#define BIT_CLEAR_MID_127TO96_8822C(x) ((x) & (~BITS_MID_127TO96_8822C)) +#define BIT_GET_MID_127TO96_8822C(x) \ + (((x) >> BIT_SHIFT_MID_127TO96_8822C) & BIT_MASK_MID_127TO96_8822C) +#define BIT_SET_MID_127TO96_8822C(x, v) \ + (BIT_CLEAR_MID_127TO96_8822C(x) | BIT_MID_127TO96_8822C(v)) + +/* 2 REG_POWSEQ_8822C */ + +#define BIT_SHIFT_SEQNUM_MID_8822C 16 +#define BIT_MASK_SEQNUM_MID_8822C 0xffff +#define BIT_SEQNUM_MID_8822C(x) \ + (((x) & BIT_MASK_SEQNUM_MID_8822C) << BIT_SHIFT_SEQNUM_MID_8822C) +#define BITS_SEQNUM_MID_8822C \ + (BIT_MASK_SEQNUM_MID_8822C << BIT_SHIFT_SEQNUM_MID_8822C) +#define BIT_CLEAR_SEQNUM_MID_8822C(x) ((x) & (~BITS_SEQNUM_MID_8822C)) +#define BIT_GET_SEQNUM_MID_8822C(x) \ + (((x) >> BIT_SHIFT_SEQNUM_MID_8822C) & BIT_MASK_SEQNUM_MID_8822C) +#define BIT_SET_SEQNUM_MID_8822C(x, v) \ + (BIT_CLEAR_SEQNUM_MID_8822C(x) | BIT_SEQNUM_MID_8822C(v)) + +#define BIT_SHIFT_REF_MID_8822C 0 +#define BIT_MASK_REF_MID_8822C 0x7f +#define BIT_REF_MID_8822C(x) \ + (((x) & BIT_MASK_REF_MID_8822C) << BIT_SHIFT_REF_MID_8822C) +#define BITS_REF_MID_8822C (BIT_MASK_REF_MID_8822C << BIT_SHIFT_REF_MID_8822C) +#define BIT_CLEAR_REF_MID_8822C(x) ((x) & (~BITS_REF_MID_8822C)) +#define BIT_GET_REF_MID_8822C(x) \ + (((x) >> BIT_SHIFT_REF_MID_8822C) & BIT_MASK_REF_MID_8822C) +#define BIT_SET_REF_MID_8822C(x, v) \ + (BIT_CLEAR_REF_MID_8822C(x) | BIT_REF_MID_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_TC7_CTRL_V1_8822C */ +#define BIT_TC7INT_EN_8822C BIT(26) +#define BIT_TC7MODE_8822C BIT(25) +#define BIT_TC7EN_8822C BIT(24) + +#define BIT_SHIFT_TC7DATA_8822C 0 +#define BIT_MASK_TC7DATA_8822C 0xffffff +#define BIT_TC7DATA_8822C(x) \ + (((x) & BIT_MASK_TC7DATA_8822C) << BIT_SHIFT_TC7DATA_8822C) +#define BITS_TC7DATA_8822C (BIT_MASK_TC7DATA_8822C << BIT_SHIFT_TC7DATA_8822C) +#define BIT_CLEAR_TC7DATA_8822C(x) ((x) & (~BITS_TC7DATA_8822C)) +#define BIT_GET_TC7DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC7DATA_8822C) & BIT_MASK_TC7DATA_8822C) +#define BIT_SET_TC7DATA_8822C(x, v) \ + (BIT_CLEAR_TC7DATA_8822C(x) | BIT_TC7DATA_8822C(v)) + +/* 2 REG_TC8_CTRL_V1_8822C */ +#define BIT_TC8INT_EN_8822C BIT(26) +#define BIT_TC8MODE_8822C BIT(25) +#define BIT_TC8EN_8822C BIT(24) + +#define BIT_SHIFT_TC8DATA_8822C 0 +#define BIT_MASK_TC8DATA_8822C 0xffffff +#define BIT_TC8DATA_8822C(x) \ + (((x) & BIT_MASK_TC8DATA_8822C) << BIT_SHIFT_TC8DATA_8822C) +#define BITS_TC8DATA_8822C (BIT_MASK_TC8DATA_8822C << BIT_SHIFT_TC8DATA_8822C) +#define BIT_CLEAR_TC8DATA_8822C(x) ((x) & (~BITS_TC8DATA_8822C)) +#define BIT_GET_TC8DATA_8822C(x) \ + (((x) >> BIT_SHIFT_TC8DATA_8822C) & BIT_MASK_TC8DATA_8822C) +#define BIT_SET_TC8DATA_8822C(x, v) \ + (BIT_CLEAR_TC8DATA_8822C(x) | BIT_TC8DATA_8822C(v)) + +/* 2 REG_RX_BCN_TBTT_ITVL0_8822C */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8822C 24 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8822C 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8822C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8822C) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT2_8822C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8822C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8822C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT2_8822C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8822C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8822C) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT2_8822C(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8822C 16 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8822C 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8822C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8822C) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT1_8822C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8822C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8822C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT1_8822C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8822C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8822C) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT1_8822C(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8822C 8 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8822C 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8822C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8822C) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT0_8822C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8822C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8822C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT0_8822C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8822C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8822C) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT0_8822C(v)) + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8822C 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8822C 0xff +#define BIT_RX_BCN_TBTT_ITVL_PORT0_8822C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8822C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8822C) +#define BITS_RX_BCN_TBTT_ITVL_PORT0_8822C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8822C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8822C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8822C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_PORT0_8822C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_PORT0_8822C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8822C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8822C) +#define BIT_SET_RX_BCN_TBTT_ITVL_PORT0_8822C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8822C(x) | \ + BIT_RX_BCN_TBTT_ITVL_PORT0_8822C(v)) + +/* 2 REG_RX_BCN_TBTT_ITVL1_8822C */ + +#define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8822C 0 +#define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8822C 0xff +#define BIT_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x) \ + (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8822C) \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8822C) +#define BITS_RX_BCN_TBTT_ITVL_CLIENT3_8822C \ + (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8822C \ + << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8822C) +#define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x) \ + ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT3_8822C)) +#define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x) \ + (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8822C) & \ + BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8822C) +#define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x, v) \ + (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x) | \ + BIT_RX_BCN_TBTT_ITVL_CLIENT3_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_IO_WRAP_ERR_FLAG_8822C */ +#define BIT_IO_WRAP_ERR_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_SPEED_SENSOR_8822C */ +#define BIT_DSS_1_RST_N_8822C BIT(31) +#define BIT_DSS_1_SPEED_EN_8822C BIT(30) +#define BIT_DSS_1_WIRE_SEL_8822C BIT(29) +#define BIT_DSS_ENCLK_8822C BIT(28) + +#define BIT_SHIFT_DSS_1_RO_SEL_8822C 24 +#define BIT_MASK_DSS_1_RO_SEL_8822C 0x7 +#define BIT_DSS_1_RO_SEL_8822C(x) \ + (((x) & BIT_MASK_DSS_1_RO_SEL_8822C) << BIT_SHIFT_DSS_1_RO_SEL_8822C) +#define BITS_DSS_1_RO_SEL_8822C \ + (BIT_MASK_DSS_1_RO_SEL_8822C << BIT_SHIFT_DSS_1_RO_SEL_8822C) +#define BIT_CLEAR_DSS_1_RO_SEL_8822C(x) ((x) & (~BITS_DSS_1_RO_SEL_8822C)) +#define BIT_GET_DSS_1_RO_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_1_RO_SEL_8822C) & BIT_MASK_DSS_1_RO_SEL_8822C) +#define BIT_SET_DSS_1_RO_SEL_8822C(x, v) \ + (BIT_CLEAR_DSS_1_RO_SEL_8822C(x) | BIT_DSS_1_RO_SEL_8822C(v)) + +#define BIT_SHIFT_DSS_1_DATA_IN_8822C 0 +#define BIT_MASK_DSS_1_DATA_IN_8822C 0xfffff +#define BIT_DSS_1_DATA_IN_8822C(x) \ + (((x) & BIT_MASK_DSS_1_DATA_IN_8822C) << BIT_SHIFT_DSS_1_DATA_IN_8822C) +#define BITS_DSS_1_DATA_IN_8822C \ + (BIT_MASK_DSS_1_DATA_IN_8822C << BIT_SHIFT_DSS_1_DATA_IN_8822C) +#define BIT_CLEAR_DSS_1_DATA_IN_8822C(x) ((x) & (~BITS_DSS_1_DATA_IN_8822C)) +#define BIT_GET_DSS_1_DATA_IN_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_1_DATA_IN_8822C) & BIT_MASK_DSS_1_DATA_IN_8822C) +#define BIT_SET_DSS_1_DATA_IN_8822C(x, v) \ + (BIT_CLEAR_DSS_1_DATA_IN_8822C(x) | BIT_DSS_1_DATA_IN_8822C(v)) + +/* 2 REG_SPEED_SENSOR1_8822C */ +#define BIT_DSS_1_READY_8822C BIT(31) +#define BIT_DSS_1_WSORT_GO_8822C BIT(30) + +#define BIT_SHIFT_DSS_1_COUNT_OUT_8822C 0 +#define BIT_MASK_DSS_1_COUNT_OUT_8822C 0xfffff +#define BIT_DSS_1_COUNT_OUT_8822C(x) \ + (((x) & BIT_MASK_DSS_1_COUNT_OUT_8822C) \ + << BIT_SHIFT_DSS_1_COUNT_OUT_8822C) +#define BITS_DSS_1_COUNT_OUT_8822C \ + (BIT_MASK_DSS_1_COUNT_OUT_8822C << BIT_SHIFT_DSS_1_COUNT_OUT_8822C) +#define BIT_CLEAR_DSS_1_COUNT_OUT_8822C(x) ((x) & (~BITS_DSS_1_COUNT_OUT_8822C)) +#define BIT_GET_DSS_1_COUNT_OUT_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_1_COUNT_OUT_8822C) & \ + BIT_MASK_DSS_1_COUNT_OUT_8822C) +#define BIT_SET_DSS_1_COUNT_OUT_8822C(x, v) \ + (BIT_CLEAR_DSS_1_COUNT_OUT_8822C(x) | BIT_DSS_1_COUNT_OUT_8822C(v)) + +/* 2 REG_SPEED_SENSOR2_8822C */ +#define BIT_DSS_2_RST_N_8822C BIT(31) +#define BIT_DSS_2_SPEED_EN_8822C BIT(30) +#define BIT_DSS_2_WIRE_SEL_8822C BIT(29) +#define BIT_DSS_ENCLK_8822C BIT(28) + +#define BIT_SHIFT_DSS_2_RO_SEL_8822C 24 +#define BIT_MASK_DSS_2_RO_SEL_8822C 0x7 +#define BIT_DSS_2_RO_SEL_8822C(x) \ + (((x) & BIT_MASK_DSS_2_RO_SEL_8822C) << BIT_SHIFT_DSS_2_RO_SEL_8822C) +#define BITS_DSS_2_RO_SEL_8822C \ + (BIT_MASK_DSS_2_RO_SEL_8822C << BIT_SHIFT_DSS_2_RO_SEL_8822C) +#define BIT_CLEAR_DSS_2_RO_SEL_8822C(x) ((x) & (~BITS_DSS_2_RO_SEL_8822C)) +#define BIT_GET_DSS_2_RO_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_2_RO_SEL_8822C) & BIT_MASK_DSS_2_RO_SEL_8822C) +#define BIT_SET_DSS_2_RO_SEL_8822C(x, v) \ + (BIT_CLEAR_DSS_2_RO_SEL_8822C(x) | BIT_DSS_2_RO_SEL_8822C(v)) + +#define BIT_SHIFT_DSS_2_DATA_IN_8822C 0 +#define BIT_MASK_DSS_2_DATA_IN_8822C 0xfffff +#define BIT_DSS_2_DATA_IN_8822C(x) \ + (((x) & BIT_MASK_DSS_2_DATA_IN_8822C) << BIT_SHIFT_DSS_2_DATA_IN_8822C) +#define BITS_DSS_2_DATA_IN_8822C \ + (BIT_MASK_DSS_2_DATA_IN_8822C << BIT_SHIFT_DSS_2_DATA_IN_8822C) +#define BIT_CLEAR_DSS_2_DATA_IN_8822C(x) ((x) & (~BITS_DSS_2_DATA_IN_8822C)) +#define BIT_GET_DSS_2_DATA_IN_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_2_DATA_IN_8822C) & BIT_MASK_DSS_2_DATA_IN_8822C) +#define BIT_SET_DSS_2_DATA_IN_8822C(x, v) \ + (BIT_CLEAR_DSS_2_DATA_IN_8822C(x) | BIT_DSS_2_DATA_IN_8822C(v)) + +/* 2 REG_SPEED_SENSOR3_8822C */ +#define BIT_DSS_2_READY_8822C BIT(31) +#define BIT_DSS_2_WSORT_GO_8822C BIT(30) + +#define BIT_SHIFT_DSS_2_COUNT_OUT_8822C 0 +#define BIT_MASK_DSS_2_COUNT_OUT_8822C 0xfffff +#define BIT_DSS_2_COUNT_OUT_8822C(x) \ + (((x) & BIT_MASK_DSS_2_COUNT_OUT_8822C) \ + << BIT_SHIFT_DSS_2_COUNT_OUT_8822C) +#define BITS_DSS_2_COUNT_OUT_8822C \ + (BIT_MASK_DSS_2_COUNT_OUT_8822C << BIT_SHIFT_DSS_2_COUNT_OUT_8822C) +#define BIT_CLEAR_DSS_2_COUNT_OUT_8822C(x) ((x) & (~BITS_DSS_2_COUNT_OUT_8822C)) +#define BIT_GET_DSS_2_COUNT_OUT_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_2_COUNT_OUT_8822C) & \ + BIT_MASK_DSS_2_COUNT_OUT_8822C) +#define BIT_SET_DSS_2_COUNT_OUT_8822C(x, v) \ + (BIT_CLEAR_DSS_2_COUNT_OUT_8822C(x) | BIT_DSS_2_COUNT_OUT_8822C(v)) + +/* 2 REG_SPEED_SENSOR4_8822C */ +#define BIT_DSS_3_RST_N_8822C BIT(31) +#define BIT_DSS_3_SPEED_EN_8822C BIT(30) +#define BIT_DSS_3_WIRE_SEL_8822C BIT(29) +#define BIT_DSS_ENCLK_8822C BIT(28) + +#define BIT_SHIFT_DSS_3_RO_SEL_8822C 24 +#define BIT_MASK_DSS_3_RO_SEL_8822C 0x7 +#define BIT_DSS_3_RO_SEL_8822C(x) \ + (((x) & BIT_MASK_DSS_3_RO_SEL_8822C) << BIT_SHIFT_DSS_3_RO_SEL_8822C) +#define BITS_DSS_3_RO_SEL_8822C \ + (BIT_MASK_DSS_3_RO_SEL_8822C << BIT_SHIFT_DSS_3_RO_SEL_8822C) +#define BIT_CLEAR_DSS_3_RO_SEL_8822C(x) ((x) & (~BITS_DSS_3_RO_SEL_8822C)) +#define BIT_GET_DSS_3_RO_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_3_RO_SEL_8822C) & BIT_MASK_DSS_3_RO_SEL_8822C) +#define BIT_SET_DSS_3_RO_SEL_8822C(x, v) \ + (BIT_CLEAR_DSS_3_RO_SEL_8822C(x) | BIT_DSS_3_RO_SEL_8822C(v)) + +#define BIT_SHIFT_DSS_3_DATA_IN_8822C 0 +#define BIT_MASK_DSS_3_DATA_IN_8822C 0xfffff +#define BIT_DSS_3_DATA_IN_8822C(x) \ + (((x) & BIT_MASK_DSS_3_DATA_IN_8822C) << BIT_SHIFT_DSS_3_DATA_IN_8822C) +#define BITS_DSS_3_DATA_IN_8822C \ + (BIT_MASK_DSS_3_DATA_IN_8822C << BIT_SHIFT_DSS_3_DATA_IN_8822C) +#define BIT_CLEAR_DSS_3_DATA_IN_8822C(x) ((x) & (~BITS_DSS_3_DATA_IN_8822C)) +#define BIT_GET_DSS_3_DATA_IN_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_3_DATA_IN_8822C) & BIT_MASK_DSS_3_DATA_IN_8822C) +#define BIT_SET_DSS_3_DATA_IN_8822C(x, v) \ + (BIT_CLEAR_DSS_3_DATA_IN_8822C(x) | BIT_DSS_3_DATA_IN_8822C(v)) + +/* 2 REG_SPEED_SENSOR5_8822C */ +#define BIT_DSS_3_READY_8822C BIT(31) +#define BIT_DSS_3_WSORT_GO_8822C BIT(30) + +#define BIT_SHIFT_DSS_3_COUNT_OUT_8822C 0 +#define BIT_MASK_DSS_3_COUNT_OUT_8822C 0xfffff +#define BIT_DSS_3_COUNT_OUT_8822C(x) \ + (((x) & BIT_MASK_DSS_3_COUNT_OUT_8822C) \ + << BIT_SHIFT_DSS_3_COUNT_OUT_8822C) +#define BITS_DSS_3_COUNT_OUT_8822C \ + (BIT_MASK_DSS_3_COUNT_OUT_8822C << BIT_SHIFT_DSS_3_COUNT_OUT_8822C) +#define BIT_CLEAR_DSS_3_COUNT_OUT_8822C(x) ((x) & (~BITS_DSS_3_COUNT_OUT_8822C)) +#define BIT_GET_DSS_3_COUNT_OUT_8822C(x) \ + (((x) >> BIT_SHIFT_DSS_3_COUNT_OUT_8822C) & \ + BIT_MASK_DSS_3_COUNT_OUT_8822C) +#define BIT_SET_DSS_3_COUNT_OUT_8822C(x, v) \ + (BIT_CLEAR_DSS_3_COUNT_OUT_8822C(x) | BIT_DSS_3_COUNT_OUT_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_COUNTER_CTRL_8822C */ + +#define BIT_SHIFT_COUNTER_BASE_8822C 16 +#define BIT_MASK_COUNTER_BASE_8822C 0x1fff +#define BIT_COUNTER_BASE_8822C(x) \ + (((x) & BIT_MASK_COUNTER_BASE_8822C) << BIT_SHIFT_COUNTER_BASE_8822C) +#define BITS_COUNTER_BASE_8822C \ + (BIT_MASK_COUNTER_BASE_8822C << BIT_SHIFT_COUNTER_BASE_8822C) +#define BIT_CLEAR_COUNTER_BASE_8822C(x) ((x) & (~BITS_COUNTER_BASE_8822C)) +#define BIT_GET_COUNTER_BASE_8822C(x) \ + (((x) >> BIT_SHIFT_COUNTER_BASE_8822C) & BIT_MASK_COUNTER_BASE_8822C) +#define BIT_SET_COUNTER_BASE_8822C(x, v) \ + (BIT_CLEAR_COUNTER_BASE_8822C(x) | BIT_COUNTER_BASE_8822C(v)) + +#define BIT_EN_RTS_REQ_8822C BIT(9) +#define BIT_EN_EDCA_REQ_8822C BIT(8) +#define BIT_EN_PTCL_REQ_8822C BIT(7) +#define BIT_EN_SCH_REQ_8822C BIT(6) +#define BIT_USB_COUNT_EN_8822C BIT(5) +#define BIT_PCIE_COUNT_EN_8822C BIT(4) +#define BIT_RQPN_COUNT_EN_8822C BIT(3) +#define BIT_RDE_COUNT_EN_8822C BIT(2) +#define BIT_TDE_COUNT_EN_8822C BIT(1) +#define BIT_DISABLE_COUNTER_8822C BIT(0) + +/* 2 REG_COUNTER_THRESHOLD_8822C */ +#define BIT_SEL_ALL_MACID_8822C BIT(31) + +#define BIT_SHIFT_COUNTER_MACID_8822C 24 +#define BIT_MASK_COUNTER_MACID_8822C 0x7f +#define BIT_COUNTER_MACID_8822C(x) \ + (((x) & BIT_MASK_COUNTER_MACID_8822C) << BIT_SHIFT_COUNTER_MACID_8822C) +#define BITS_COUNTER_MACID_8822C \ + (BIT_MASK_COUNTER_MACID_8822C << BIT_SHIFT_COUNTER_MACID_8822C) +#define BIT_CLEAR_COUNTER_MACID_8822C(x) ((x) & (~BITS_COUNTER_MACID_8822C)) +#define BIT_GET_COUNTER_MACID_8822C(x) \ + (((x) >> BIT_SHIFT_COUNTER_MACID_8822C) & BIT_MASK_COUNTER_MACID_8822C) +#define BIT_SET_COUNTER_MACID_8822C(x, v) \ + (BIT_CLEAR_COUNTER_MACID_8822C(x) | BIT_COUNTER_MACID_8822C(v)) + +#define BIT_SHIFT_AGG_VALUE2_8822C 16 +#define BIT_MASK_AGG_VALUE2_8822C 0x7f +#define BIT_AGG_VALUE2_8822C(x) \ + (((x) & BIT_MASK_AGG_VALUE2_8822C) << BIT_SHIFT_AGG_VALUE2_8822C) +#define BITS_AGG_VALUE2_8822C \ + (BIT_MASK_AGG_VALUE2_8822C << BIT_SHIFT_AGG_VALUE2_8822C) +#define BIT_CLEAR_AGG_VALUE2_8822C(x) ((x) & (~BITS_AGG_VALUE2_8822C)) +#define BIT_GET_AGG_VALUE2_8822C(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE2_8822C) & BIT_MASK_AGG_VALUE2_8822C) +#define BIT_SET_AGG_VALUE2_8822C(x, v) \ + (BIT_CLEAR_AGG_VALUE2_8822C(x) | BIT_AGG_VALUE2_8822C(v)) + +#define BIT_SHIFT_AGG_VALUE1_8822C 8 +#define BIT_MASK_AGG_VALUE1_8822C 0x7f +#define BIT_AGG_VALUE1_8822C(x) \ + (((x) & BIT_MASK_AGG_VALUE1_8822C) << BIT_SHIFT_AGG_VALUE1_8822C) +#define BITS_AGG_VALUE1_8822C \ + (BIT_MASK_AGG_VALUE1_8822C << BIT_SHIFT_AGG_VALUE1_8822C) +#define BIT_CLEAR_AGG_VALUE1_8822C(x) ((x) & (~BITS_AGG_VALUE1_8822C)) +#define BIT_GET_AGG_VALUE1_8822C(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE1_8822C) & BIT_MASK_AGG_VALUE1_8822C) +#define BIT_SET_AGG_VALUE1_8822C(x, v) \ + (BIT_CLEAR_AGG_VALUE1_8822C(x) | BIT_AGG_VALUE1_8822C(v)) + +#define BIT_SHIFT_AGG_VALUE0_8822C 0 +#define BIT_MASK_AGG_VALUE0_8822C 0x7f +#define BIT_AGG_VALUE0_8822C(x) \ + (((x) & BIT_MASK_AGG_VALUE0_8822C) << BIT_SHIFT_AGG_VALUE0_8822C) +#define BITS_AGG_VALUE0_8822C \ + (BIT_MASK_AGG_VALUE0_8822C << BIT_SHIFT_AGG_VALUE0_8822C) +#define BIT_CLEAR_AGG_VALUE0_8822C(x) ((x) & (~BITS_AGG_VALUE0_8822C)) +#define BIT_GET_AGG_VALUE0_8822C(x) \ + (((x) >> BIT_SHIFT_AGG_VALUE0_8822C) & BIT_MASK_AGG_VALUE0_8822C) +#define BIT_SET_AGG_VALUE0_8822C(x, v) \ + (BIT_CLEAR_AGG_VALUE0_8822C(x) | BIT_AGG_VALUE0_8822C(v)) + +/* 2 REG_COUNTER_SET_8822C */ + +#define BIT_SHIFT_REQUEST_RESET_8822C 16 +#define BIT_MASK_REQUEST_RESET_8822C 0xffff +#define BIT_REQUEST_RESET_8822C(x) \ + (((x) & BIT_MASK_REQUEST_RESET_8822C) << BIT_SHIFT_REQUEST_RESET_8822C) +#define BITS_REQUEST_RESET_8822C \ + (BIT_MASK_REQUEST_RESET_8822C << BIT_SHIFT_REQUEST_RESET_8822C) +#define BIT_CLEAR_REQUEST_RESET_8822C(x) ((x) & (~BITS_REQUEST_RESET_8822C)) +#define BIT_GET_REQUEST_RESET_8822C(x) \ + (((x) >> BIT_SHIFT_REQUEST_RESET_8822C) & BIT_MASK_REQUEST_RESET_8822C) +#define BIT_SET_REQUEST_RESET_8822C(x, v) \ + (BIT_CLEAR_REQUEST_RESET_8822C(x) | BIT_REQUEST_RESET_8822C(v)) + +#define BIT_SHIFT_REQUEST_START_8822C 0 +#define BIT_MASK_REQUEST_START_8822C 0xffff +#define BIT_REQUEST_START_8822C(x) \ + (((x) & BIT_MASK_REQUEST_START_8822C) << BIT_SHIFT_REQUEST_START_8822C) +#define BITS_REQUEST_START_8822C \ + (BIT_MASK_REQUEST_START_8822C << BIT_SHIFT_REQUEST_START_8822C) +#define BIT_CLEAR_REQUEST_START_8822C(x) ((x) & (~BITS_REQUEST_START_8822C)) +#define BIT_GET_REQUEST_START_8822C(x) \ + (((x) >> BIT_SHIFT_REQUEST_START_8822C) & BIT_MASK_REQUEST_START_8822C) +#define BIT_SET_REQUEST_START_8822C(x, v) \ + (BIT_CLEAR_REQUEST_START_8822C(x) | BIT_REQUEST_START_8822C(v)) + +/* 2 REG_COUNTER_OVERFLOW_8822C */ + +#define BIT_SHIFT_CNT_OVF_REG_8822C 0 +#define BIT_MASK_CNT_OVF_REG_8822C 0xffff +#define BIT_CNT_OVF_REG_8822C(x) \ + (((x) & BIT_MASK_CNT_OVF_REG_8822C) << BIT_SHIFT_CNT_OVF_REG_8822C) +#define BITS_CNT_OVF_REG_8822C \ + (BIT_MASK_CNT_OVF_REG_8822C << BIT_SHIFT_CNT_OVF_REG_8822C) +#define BIT_CLEAR_CNT_OVF_REG_8822C(x) ((x) & (~BITS_CNT_OVF_REG_8822C)) +#define BIT_GET_CNT_OVF_REG_8822C(x) \ + (((x) >> BIT_SHIFT_CNT_OVF_REG_8822C) & BIT_MASK_CNT_OVF_REG_8822C) +#define BIT_SET_CNT_OVF_REG_8822C(x, v) \ + (BIT_CLEAR_CNT_OVF_REG_8822C(x) | BIT_CNT_OVF_REG_8822C(v)) + +/* 2 REG_TXDMA_LEN_THRESHOLD_8822C */ + +#define BIT_SHIFT_TDE_LEN_TH1_8822C 16 +#define BIT_MASK_TDE_LEN_TH1_8822C 0xffff +#define BIT_TDE_LEN_TH1_8822C(x) \ + (((x) & BIT_MASK_TDE_LEN_TH1_8822C) << BIT_SHIFT_TDE_LEN_TH1_8822C) +#define BITS_TDE_LEN_TH1_8822C \ + (BIT_MASK_TDE_LEN_TH1_8822C << BIT_SHIFT_TDE_LEN_TH1_8822C) +#define BIT_CLEAR_TDE_LEN_TH1_8822C(x) ((x) & (~BITS_TDE_LEN_TH1_8822C)) +#define BIT_GET_TDE_LEN_TH1_8822C(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH1_8822C) & BIT_MASK_TDE_LEN_TH1_8822C) +#define BIT_SET_TDE_LEN_TH1_8822C(x, v) \ + (BIT_CLEAR_TDE_LEN_TH1_8822C(x) | BIT_TDE_LEN_TH1_8822C(v)) + +#define BIT_SHIFT_TDE_LEN_TH0_8822C 0 +#define BIT_MASK_TDE_LEN_TH0_8822C 0xffff +#define BIT_TDE_LEN_TH0_8822C(x) \ + (((x) & BIT_MASK_TDE_LEN_TH0_8822C) << BIT_SHIFT_TDE_LEN_TH0_8822C) +#define BITS_TDE_LEN_TH0_8822C \ + (BIT_MASK_TDE_LEN_TH0_8822C << BIT_SHIFT_TDE_LEN_TH0_8822C) +#define BIT_CLEAR_TDE_LEN_TH0_8822C(x) ((x) & (~BITS_TDE_LEN_TH0_8822C)) +#define BIT_GET_TDE_LEN_TH0_8822C(x) \ + (((x) >> BIT_SHIFT_TDE_LEN_TH0_8822C) & BIT_MASK_TDE_LEN_TH0_8822C) +#define BIT_SET_TDE_LEN_TH0_8822C(x, v) \ + (BIT_CLEAR_TDE_LEN_TH0_8822C(x) | BIT_TDE_LEN_TH0_8822C(v)) + +/* 2 REG_RXDMA_LEN_THRESHOLD_8822C */ + +#define BIT_SHIFT_RDE_LEN_TH1_8822C 16 +#define BIT_MASK_RDE_LEN_TH1_8822C 0xffff +#define BIT_RDE_LEN_TH1_8822C(x) \ + (((x) & BIT_MASK_RDE_LEN_TH1_8822C) << BIT_SHIFT_RDE_LEN_TH1_8822C) +#define BITS_RDE_LEN_TH1_8822C \ + (BIT_MASK_RDE_LEN_TH1_8822C << BIT_SHIFT_RDE_LEN_TH1_8822C) +#define BIT_CLEAR_RDE_LEN_TH1_8822C(x) ((x) & (~BITS_RDE_LEN_TH1_8822C)) +#define BIT_GET_RDE_LEN_TH1_8822C(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH1_8822C) & BIT_MASK_RDE_LEN_TH1_8822C) +#define BIT_SET_RDE_LEN_TH1_8822C(x, v) \ + (BIT_CLEAR_RDE_LEN_TH1_8822C(x) | BIT_RDE_LEN_TH1_8822C(v)) + +#define BIT_SHIFT_RDE_LEN_TH0_8822C 0 +#define BIT_MASK_RDE_LEN_TH0_8822C 0xffff +#define BIT_RDE_LEN_TH0_8822C(x) \ + (((x) & BIT_MASK_RDE_LEN_TH0_8822C) << BIT_SHIFT_RDE_LEN_TH0_8822C) +#define BITS_RDE_LEN_TH0_8822C \ + (BIT_MASK_RDE_LEN_TH0_8822C << BIT_SHIFT_RDE_LEN_TH0_8822C) +#define BIT_CLEAR_RDE_LEN_TH0_8822C(x) ((x) & (~BITS_RDE_LEN_TH0_8822C)) +#define BIT_GET_RDE_LEN_TH0_8822C(x) \ + (((x) >> BIT_SHIFT_RDE_LEN_TH0_8822C) & BIT_MASK_RDE_LEN_TH0_8822C) +#define BIT_SET_RDE_LEN_TH0_8822C(x, v) \ + (BIT_CLEAR_RDE_LEN_TH0_8822C(x) | BIT_RDE_LEN_TH0_8822C(v)) + +/* 2 REG_PCIE_EXEC_TIME_THRESHOLD_8822C */ + +#define BIT_SHIFT_COUNT_INT_SEL_8822C 16 +#define BIT_MASK_COUNT_INT_SEL_8822C 0x3 +#define BIT_COUNT_INT_SEL_8822C(x) \ + (((x) & BIT_MASK_COUNT_INT_SEL_8822C) << BIT_SHIFT_COUNT_INT_SEL_8822C) +#define BITS_COUNT_INT_SEL_8822C \ + (BIT_MASK_COUNT_INT_SEL_8822C << BIT_SHIFT_COUNT_INT_SEL_8822C) +#define BIT_CLEAR_COUNT_INT_SEL_8822C(x) ((x) & (~BITS_COUNT_INT_SEL_8822C)) +#define BIT_GET_COUNT_INT_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_COUNT_INT_SEL_8822C) & BIT_MASK_COUNT_INT_SEL_8822C) +#define BIT_SET_COUNT_INT_SEL_8822C(x, v) \ + (BIT_CLEAR_COUNT_INT_SEL_8822C(x) | BIT_COUNT_INT_SEL_8822C(v)) + +#define BIT_SHIFT_EXEC_TIME_TH_8822C 0 +#define BIT_MASK_EXEC_TIME_TH_8822C 0xffff +#define BIT_EXEC_TIME_TH_8822C(x) \ + (((x) & BIT_MASK_EXEC_TIME_TH_8822C) << BIT_SHIFT_EXEC_TIME_TH_8822C) +#define BITS_EXEC_TIME_TH_8822C \ + (BIT_MASK_EXEC_TIME_TH_8822C << BIT_SHIFT_EXEC_TIME_TH_8822C) +#define BIT_CLEAR_EXEC_TIME_TH_8822C(x) ((x) & (~BITS_EXEC_TIME_TH_8822C)) +#define BIT_GET_EXEC_TIME_TH_8822C(x) \ + (((x) >> BIT_SHIFT_EXEC_TIME_TH_8822C) & BIT_MASK_EXEC_TIME_TH_8822C) +#define BIT_SET_EXEC_TIME_TH_8822C(x, v) \ + (BIT_CLEAR_EXEC_TIME_TH_8822C(x) | BIT_EXEC_TIME_TH_8822C(v)) + +/* 2 REG_FT2IMR_8822C */ +#define BIT_FS_CLI3_RX_UAPSDMD1_EN_8822C BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_EN_8822C BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_EN_8822C BIT(29) +#define BIT_FS_CLI3_EOSP_INT_EN_8822C BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_EN_8822C BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_EN_8822C BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_EN_8822C BIT(25) +#define BIT_FS_CLI2_EOSP_INT_EN_8822C BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_EN_8822C BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_EN_8822C BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_EN_8822C BIT(21) +#define BIT_FS_CLI1_EOSP_INT_EN_8822C BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_EN_8822C BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_EN_8822C BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_EN_8822C BIT(17) +#define BIT_FS_CLI0_EOSP_INT_EN_8822C BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN_8822C BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN_8822C BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_EN_8822C BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_EN_8822C BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_EN_8822C BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_EN_8822C BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_EN_8822C BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_EN_8822C BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_EN_8822C BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_EN_8822C BIT(0) + +/* 2 REG_FT2ISR_8822C */ +#define BIT_FS_CLI3_RX_UAPSDMD1_INT_8822C BIT(31) +#define BIT_FS_CLI3_RX_UAPSDMD0_INT_8822C BIT(30) +#define BIT_FS_CLI3_TRIGGER_PKT_INT_8822C BIT(29) +#define BIT_FS_CLI3_EOSP_INT_8822C BIT(28) +#define BIT_FS_CLI2_RX_UAPSDMD1_INT_8822C BIT(27) +#define BIT_FS_CLI2_RX_UAPSDMD0_INT_8822C BIT(26) +#define BIT_FS_CLI2_TRIGGER_PKT_INT_8822C BIT(25) +#define BIT_FS_CLI2_EOSP_INT_8822C BIT(24) +#define BIT_FS_CLI1_RX_UAPSDMD1_INT_8822C BIT(23) +#define BIT_FS_CLI1_RX_UAPSDMD0_INT_8822C BIT(22) +#define BIT_FS_CLI1_TRIGGER_PKT_INT_8822C BIT(21) +#define BIT_FS_CLI1_EOSP_INT_8822C BIT(20) +#define BIT_FS_CLI0_RX_UAPSDMD1_INT_8822C BIT(19) +#define BIT_FS_CLI0_RX_UAPSDMD0_INT_8822C BIT(18) +#define BIT_FS_CLI0_TRIGGER_PKT_INT_8822C BIT(17) +#define BIT_FS_CLI0_EOSP_INT_8822C BIT(16) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT_8822C BIT(9) +#define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT_8822C BIT(8) +#define BIT_FS_CLI3_TX_NULL1_INT_8822C BIT(7) +#define BIT_FS_CLI3_TX_NULL0_INT_8822C BIT(6) +#define BIT_FS_CLI2_TX_NULL1_INT_8822C BIT(5) +#define BIT_FS_CLI2_TX_NULL0_INT_8822C BIT(4) +#define BIT_FS_CLI1_TX_NULL1_INT_8822C BIT(3) +#define BIT_FS_CLI1_TX_NULL0_INT_8822C BIT(2) +#define BIT_FS_CLI0_TX_NULL1_INT_8822C BIT(1) +#define BIT_FS_CLI0_TX_NULL0_INT_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_MSG2_8822C */ + +#define BIT_SHIFT_FW_MSG2_8822C 0 +#define BIT_MASK_FW_MSG2_8822C 0xffffffffL +#define BIT_FW_MSG2_8822C(x) \ + (((x) & BIT_MASK_FW_MSG2_8822C) << BIT_SHIFT_FW_MSG2_8822C) +#define BITS_FW_MSG2_8822C (BIT_MASK_FW_MSG2_8822C << BIT_SHIFT_FW_MSG2_8822C) +#define BIT_CLEAR_FW_MSG2_8822C(x) ((x) & (~BITS_FW_MSG2_8822C)) +#define BIT_GET_FW_MSG2_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG2_8822C) & BIT_MASK_FW_MSG2_8822C) +#define BIT_SET_FW_MSG2_8822C(x, v) \ + (BIT_CLEAR_FW_MSG2_8822C(x) | BIT_FW_MSG2_8822C(v)) + +/* 2 REG_MSG3_8822C */ + +#define BIT_SHIFT_FW_MSG3_8822C 0 +#define BIT_MASK_FW_MSG3_8822C 0xffffffffL +#define BIT_FW_MSG3_8822C(x) \ + (((x) & BIT_MASK_FW_MSG3_8822C) << BIT_SHIFT_FW_MSG3_8822C) +#define BITS_FW_MSG3_8822C (BIT_MASK_FW_MSG3_8822C << BIT_SHIFT_FW_MSG3_8822C) +#define BIT_CLEAR_FW_MSG3_8822C(x) ((x) & (~BITS_FW_MSG3_8822C)) +#define BIT_GET_FW_MSG3_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG3_8822C) & BIT_MASK_FW_MSG3_8822C) +#define BIT_SET_FW_MSG3_8822C(x, v) \ + (BIT_CLEAR_FW_MSG3_8822C(x) | BIT_FW_MSG3_8822C(v)) + +/* 2 REG_MSG4_8822C */ + +#define BIT_SHIFT_FW_MSG4_8822C 0 +#define BIT_MASK_FW_MSG4_8822C 0xffffffffL +#define BIT_FW_MSG4_8822C(x) \ + (((x) & BIT_MASK_FW_MSG4_8822C) << BIT_SHIFT_FW_MSG4_8822C) +#define BITS_FW_MSG4_8822C (BIT_MASK_FW_MSG4_8822C << BIT_SHIFT_FW_MSG4_8822C) +#define BIT_CLEAR_FW_MSG4_8822C(x) ((x) & (~BITS_FW_MSG4_8822C)) +#define BIT_GET_FW_MSG4_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG4_8822C) & BIT_MASK_FW_MSG4_8822C) +#define BIT_SET_FW_MSG4_8822C(x, v) \ + (BIT_CLEAR_FW_MSG4_8822C(x) | BIT_FW_MSG4_8822C(v)) + +/* 2 REG_MSG5_8822C */ + +#define BIT_SHIFT_FW_MSG5_8822C 0 +#define BIT_MASK_FW_MSG5_8822C 0xffffffffL +#define BIT_FW_MSG5_8822C(x) \ + (((x) & BIT_MASK_FW_MSG5_8822C) << BIT_SHIFT_FW_MSG5_8822C) +#define BITS_FW_MSG5_8822C (BIT_MASK_FW_MSG5_8822C << BIT_SHIFT_FW_MSG5_8822C) +#define BIT_CLEAR_FW_MSG5_8822C(x) ((x) & (~BITS_FW_MSG5_8822C)) +#define BIT_GET_FW_MSG5_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG5_8822C) & BIT_MASK_FW_MSG5_8822C) +#define BIT_SET_FW_MSG5_8822C(x, v) \ + (BIT_CLEAR_FW_MSG5_8822C(x) | BIT_FW_MSG5_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_FIFOPAGE_CTRL_1_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822C 16 +#define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822C 0xff +#define BIT_TX_OQT_HE_FREE_SPACE_V1_8822C(x) \ + (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822C) \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822C) +#define BITS_TX_OQT_HE_FREE_SPACE_V1_8822C \ + (BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822C \ + << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822C) +#define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8822C(x) \ + ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_V1_8822C)) +#define BIT_GET_TX_OQT_HE_FREE_SPACE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822C) & \ + BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822C) +#define BIT_SET_TX_OQT_HE_FREE_SPACE_V1_8822C(x, v) \ + (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8822C(x) | \ + BIT_TX_OQT_HE_FREE_SPACE_V1_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822C 0 +#define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822C 0xff +#define BIT_TX_OQT_NL_FREE_SPACE_V1_8822C(x) \ + (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822C) \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822C) +#define BITS_TX_OQT_NL_FREE_SPACE_V1_8822C \ + (BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822C \ + << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822C) +#define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8822C(x) \ + ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_V1_8822C)) +#define BIT_GET_TX_OQT_NL_FREE_SPACE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822C) & \ + BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822C) +#define BIT_SET_TX_OQT_NL_FREE_SPACE_V1_8822C(x, v) \ + (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8822C(x) | \ + BIT_TX_OQT_NL_FREE_SPACE_V1_8822C(v)) + +/* 2 REG_FIFOPAGE_CTRL_2_8822C */ +#define BIT_BCN_VALID_1_V1_8822C BIT(31) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_BCN_HEAD_1_V1_8822C 16 +#define BIT_MASK_BCN_HEAD_1_V1_8822C 0xfff +#define BIT_BCN_HEAD_1_V1_8822C(x) \ + (((x) & BIT_MASK_BCN_HEAD_1_V1_8822C) << BIT_SHIFT_BCN_HEAD_1_V1_8822C) +#define BITS_BCN_HEAD_1_V1_8822C \ + (BIT_MASK_BCN_HEAD_1_V1_8822C << BIT_SHIFT_BCN_HEAD_1_V1_8822C) +#define BIT_CLEAR_BCN_HEAD_1_V1_8822C(x) ((x) & (~BITS_BCN_HEAD_1_V1_8822C)) +#define BIT_GET_BCN_HEAD_1_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_1_V1_8822C) & BIT_MASK_BCN_HEAD_1_V1_8822C) +#define BIT_SET_BCN_HEAD_1_V1_8822C(x, v) \ + (BIT_CLEAR_BCN_HEAD_1_V1_8822C(x) | BIT_BCN_HEAD_1_V1_8822C(v)) + +#define BIT_BCN_VALID_V1_8822C BIT(15) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_BCN_HEAD_V1_8822C 0 +#define BIT_MASK_BCN_HEAD_V1_8822C 0xfff +#define BIT_BCN_HEAD_V1_8822C(x) \ + (((x) & BIT_MASK_BCN_HEAD_V1_8822C) << BIT_SHIFT_BCN_HEAD_V1_8822C) +#define BITS_BCN_HEAD_V1_8822C \ + (BIT_MASK_BCN_HEAD_V1_8822C << BIT_SHIFT_BCN_HEAD_V1_8822C) +#define BIT_CLEAR_BCN_HEAD_V1_8822C(x) ((x) & (~BITS_BCN_HEAD_V1_8822C)) +#define BIT_GET_BCN_HEAD_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_HEAD_V1_8822C) & BIT_MASK_BCN_HEAD_V1_8822C) +#define BIT_SET_BCN_HEAD_V1_8822C(x, v) \ + (BIT_CLEAR_BCN_HEAD_V1_8822C(x) | BIT_BCN_HEAD_V1_8822C(v)) + +/* 2 REG_AUTO_LLT_V1_8822C */ + +#define BIT_SHIFT_MAX_TX_PKT_V1_8822C 24 +#define BIT_MASK_MAX_TX_PKT_V1_8822C 0xff +#define BIT_MAX_TX_PKT_V1_8822C(x) \ + (((x) & BIT_MASK_MAX_TX_PKT_V1_8822C) << BIT_SHIFT_MAX_TX_PKT_V1_8822C) +#define BITS_MAX_TX_PKT_V1_8822C \ + (BIT_MASK_MAX_TX_PKT_V1_8822C << BIT_SHIFT_MAX_TX_PKT_V1_8822C) +#define BIT_CLEAR_MAX_TX_PKT_V1_8822C(x) ((x) & (~BITS_MAX_TX_PKT_V1_8822C)) +#define BIT_GET_MAX_TX_PKT_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_TX_PKT_V1_8822C) & BIT_MASK_MAX_TX_PKT_V1_8822C) +#define BIT_SET_MAX_TX_PKT_V1_8822C(x, v) \ + (BIT_CLEAR_MAX_TX_PKT_V1_8822C(x) | BIT_MAX_TX_PKT_V1_8822C(v)) + +#define BIT_TDE_ERROR_STOP_V1_8822C BIT(23) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_LLT_FREE_PAGE_V2_8822C 8 +#define BIT_MASK_LLT_FREE_PAGE_V2_8822C 0xfff +#define BIT_LLT_FREE_PAGE_V2_8822C(x) \ + (((x) & BIT_MASK_LLT_FREE_PAGE_V2_8822C) \ + << BIT_SHIFT_LLT_FREE_PAGE_V2_8822C) +#define BITS_LLT_FREE_PAGE_V2_8822C \ + (BIT_MASK_LLT_FREE_PAGE_V2_8822C << BIT_SHIFT_LLT_FREE_PAGE_V2_8822C) +#define BIT_CLEAR_LLT_FREE_PAGE_V2_8822C(x) \ + ((x) & (~BITS_LLT_FREE_PAGE_V2_8822C)) +#define BIT_GET_LLT_FREE_PAGE_V2_8822C(x) \ + (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V2_8822C) & \ + BIT_MASK_LLT_FREE_PAGE_V2_8822C) +#define BIT_SET_LLT_FREE_PAGE_V2_8822C(x, v) \ + (BIT_CLEAR_LLT_FREE_PAGE_V2_8822C(x) | BIT_LLT_FREE_PAGE_V2_8822C(v)) + +#define BIT_SHIFT_BLK_DESC_NUM_8822C 4 +#define BIT_MASK_BLK_DESC_NUM_8822C 0xf +#define BIT_BLK_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_BLK_DESC_NUM_8822C) << BIT_SHIFT_BLK_DESC_NUM_8822C) +#define BITS_BLK_DESC_NUM_8822C \ + (BIT_MASK_BLK_DESC_NUM_8822C << BIT_SHIFT_BLK_DESC_NUM_8822C) +#define BIT_CLEAR_BLK_DESC_NUM_8822C(x) ((x) & (~BITS_BLK_DESC_NUM_8822C)) +#define BIT_GET_BLK_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_BLK_DESC_NUM_8822C) & BIT_MASK_BLK_DESC_NUM_8822C) +#define BIT_SET_BLK_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_BLK_DESC_NUM_8822C(x) | BIT_BLK_DESC_NUM_8822C(v)) + +#define BIT_R_BCN_HEAD_SEL_8822C BIT(3) +#define BIT_R_EN_BCN_SW_HEAD_SEL_8822C BIT(2) +#define BIT_LLT_DBG_SEL_8822C BIT(1) +#define BIT_AUTO_INIT_LLT_V1_8822C BIT(0) + +/* 2 REG_TXDMA_OFFSET_CHK_8822C */ +#define BIT_EM_CHKSUM_FIN_8822C BIT(31) +#define BIT_EMN_PCIE_DMA_MOD_8822C BIT(30) +#define BIT_EN_TXQUE_CLR_8822C BIT(29) +#define BIT_EN_PCIE_FIFO_MODE_8822C BIT(28) + +#define BIT_SHIFT_PG_UNDER_TH_V1_8822C 16 +#define BIT_MASK_PG_UNDER_TH_V1_8822C 0xfff +#define BIT_PG_UNDER_TH_V1_8822C(x) \ + (((x) & BIT_MASK_PG_UNDER_TH_V1_8822C) \ + << BIT_SHIFT_PG_UNDER_TH_V1_8822C) +#define BITS_PG_UNDER_TH_V1_8822C \ + (BIT_MASK_PG_UNDER_TH_V1_8822C << BIT_SHIFT_PG_UNDER_TH_V1_8822C) +#define BIT_CLEAR_PG_UNDER_TH_V1_8822C(x) ((x) & (~BITS_PG_UNDER_TH_V1_8822C)) +#define BIT_GET_PG_UNDER_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PG_UNDER_TH_V1_8822C) & \ + BIT_MASK_PG_UNDER_TH_V1_8822C) +#define BIT_SET_PG_UNDER_TH_V1_8822C(x, v) \ + (BIT_CLEAR_PG_UNDER_TH_V1_8822C(x) | BIT_PG_UNDER_TH_V1_8822C(v)) + +#define BIT_R_EN_RESET_RESTORE_H2C_8822C BIT(15) +#define BIT_SDIO_TDE_FINISH_8822C BIT(14) +#define BIT_SDIO_TXDESC_CHKSUM_EN_8822C BIT(13) +#define BIT_RST_RDPTR_8822C BIT(12) +#define BIT_RST_WRPTR_8822C BIT(11) +#define BIT_CHK_PG_TH_EN_8822C BIT(10) +#define BIT_DROP_DATA_EN_8822C BIT(9) +#define BIT_CHECK_OFFSET_EN_8822C BIT(8) + +#define BIT_SHIFT_CHECK_OFFSET_8822C 0 +#define BIT_MASK_CHECK_OFFSET_8822C 0xff +#define BIT_CHECK_OFFSET_8822C(x) \ + (((x) & BIT_MASK_CHECK_OFFSET_8822C) << BIT_SHIFT_CHECK_OFFSET_8822C) +#define BITS_CHECK_OFFSET_8822C \ + (BIT_MASK_CHECK_OFFSET_8822C << BIT_SHIFT_CHECK_OFFSET_8822C) +#define BIT_CLEAR_CHECK_OFFSET_8822C(x) ((x) & (~BITS_CHECK_OFFSET_8822C)) +#define BIT_GET_CHECK_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_CHECK_OFFSET_8822C) & BIT_MASK_CHECK_OFFSET_8822C) +#define BIT_SET_CHECK_OFFSET_8822C(x, v) \ + (BIT_CLEAR_CHECK_OFFSET_8822C(x) | BIT_CHECK_OFFSET_8822C(v)) + +/* 2 REG_TXDMA_STATUS_8822C */ +#define BIT_TXPKTBUF_REQ_ERR_8822C BIT(18) +#define BIT_HI_OQT_UDN_8822C BIT(17) +#define BIT_HI_OQT_OVF_8822C BIT(16) +#define BIT_PAYLOAD_CHKSUM_ERR_8822C BIT(15) +#define BIT_PAYLOAD_UDN_8822C BIT(14) +#define BIT_PAYLOAD_OVF_8822C BIT(13) +#define BIT_DSC_CHKSUM_FAIL_8822C BIT(12) +#define BIT_UNKNOWN_QSEL_8822C BIT(11) +#define BIT_EP_QSEL_DIFF_8822C BIT(10) +#define BIT_TX_OFFS_UNMATCH_8822C BIT(9) +#define BIT_TXOQT_UDN_8822C BIT(8) +#define BIT_TXOQT_OVF_8822C BIT(7) +#define BIT_TXDMA_SFF_UDN_8822C BIT(6) +#define BIT_TXDMA_SFF_OVF_8822C BIT(5) +#define BIT_LLT_NULL_PG_8822C BIT(4) +#define BIT_PAGE_UDN_8822C BIT(3) +#define BIT_PAGE_OVF_8822C BIT(2) +#define BIT_TXFF_PG_UDN_8822C BIT(1) +#define BIT_TXFF_PG_OVF_8822C BIT(0) + +/* 2 REG_TX_DMA_DBG_8822C */ + +/* 2 REG_TQPNT1_8822C */ +#define BIT_HPQ_INT_EN_8822C BIT(31) + +#define BIT_SHIFT_HPQ_HIGH_TH_V1_8822C 16 +#define BIT_MASK_HPQ_HIGH_TH_V1_8822C 0xfff +#define BIT_HPQ_HIGH_TH_V1_8822C(x) \ + (((x) & BIT_MASK_HPQ_HIGH_TH_V1_8822C) \ + << BIT_SHIFT_HPQ_HIGH_TH_V1_8822C) +#define BITS_HPQ_HIGH_TH_V1_8822C \ + (BIT_MASK_HPQ_HIGH_TH_V1_8822C << BIT_SHIFT_HPQ_HIGH_TH_V1_8822C) +#define BIT_CLEAR_HPQ_HIGH_TH_V1_8822C(x) ((x) & (~BITS_HPQ_HIGH_TH_V1_8822C)) +#define BIT_GET_HPQ_HIGH_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1_8822C) & \ + BIT_MASK_HPQ_HIGH_TH_V1_8822C) +#define BIT_SET_HPQ_HIGH_TH_V1_8822C(x, v) \ + (BIT_CLEAR_HPQ_HIGH_TH_V1_8822C(x) | BIT_HPQ_HIGH_TH_V1_8822C(v)) + +#define BIT_SHIFT_HPQ_LOW_TH_V1_8822C 0 +#define BIT_MASK_HPQ_LOW_TH_V1_8822C 0xfff +#define BIT_HPQ_LOW_TH_V1_8822C(x) \ + (((x) & BIT_MASK_HPQ_LOW_TH_V1_8822C) << BIT_SHIFT_HPQ_LOW_TH_V1_8822C) +#define BITS_HPQ_LOW_TH_V1_8822C \ + (BIT_MASK_HPQ_LOW_TH_V1_8822C << BIT_SHIFT_HPQ_LOW_TH_V1_8822C) +#define BIT_CLEAR_HPQ_LOW_TH_V1_8822C(x) ((x) & (~BITS_HPQ_LOW_TH_V1_8822C)) +#define BIT_GET_HPQ_LOW_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1_8822C) & BIT_MASK_HPQ_LOW_TH_V1_8822C) +#define BIT_SET_HPQ_LOW_TH_V1_8822C(x, v) \ + (BIT_CLEAR_HPQ_LOW_TH_V1_8822C(x) | BIT_HPQ_LOW_TH_V1_8822C(v)) + +/* 2 REG_TQPNT2_8822C */ +#define BIT_NPQ_INT_EN_8822C BIT(31) + +#define BIT_SHIFT_NPQ_HIGH_TH_V1_8822C 16 +#define BIT_MASK_NPQ_HIGH_TH_V1_8822C 0xfff +#define BIT_NPQ_HIGH_TH_V1_8822C(x) \ + (((x) & BIT_MASK_NPQ_HIGH_TH_V1_8822C) \ + << BIT_SHIFT_NPQ_HIGH_TH_V1_8822C) +#define BITS_NPQ_HIGH_TH_V1_8822C \ + (BIT_MASK_NPQ_HIGH_TH_V1_8822C << BIT_SHIFT_NPQ_HIGH_TH_V1_8822C) +#define BIT_CLEAR_NPQ_HIGH_TH_V1_8822C(x) ((x) & (~BITS_NPQ_HIGH_TH_V1_8822C)) +#define BIT_GET_NPQ_HIGH_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1_8822C) & \ + BIT_MASK_NPQ_HIGH_TH_V1_8822C) +#define BIT_SET_NPQ_HIGH_TH_V1_8822C(x, v) \ + (BIT_CLEAR_NPQ_HIGH_TH_V1_8822C(x) | BIT_NPQ_HIGH_TH_V1_8822C(v)) + +#define BIT_SHIFT_NPQ_LOW_TH_V1_8822C 0 +#define BIT_MASK_NPQ_LOW_TH_V1_8822C 0xfff +#define BIT_NPQ_LOW_TH_V1_8822C(x) \ + (((x) & BIT_MASK_NPQ_LOW_TH_V1_8822C) << BIT_SHIFT_NPQ_LOW_TH_V1_8822C) +#define BITS_NPQ_LOW_TH_V1_8822C \ + (BIT_MASK_NPQ_LOW_TH_V1_8822C << BIT_SHIFT_NPQ_LOW_TH_V1_8822C) +#define BIT_CLEAR_NPQ_LOW_TH_V1_8822C(x) ((x) & (~BITS_NPQ_LOW_TH_V1_8822C)) +#define BIT_GET_NPQ_LOW_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1_8822C) & BIT_MASK_NPQ_LOW_TH_V1_8822C) +#define BIT_SET_NPQ_LOW_TH_V1_8822C(x, v) \ + (BIT_CLEAR_NPQ_LOW_TH_V1_8822C(x) | BIT_NPQ_LOW_TH_V1_8822C(v)) + +/* 2 REG_TQPNT3_8822C */ +#define BIT_LPQ_INT_EN_8822C BIT(31) + +#define BIT_SHIFT_LPQ_HIGH_TH_V1_8822C 16 +#define BIT_MASK_LPQ_HIGH_TH_V1_8822C 0xfff +#define BIT_LPQ_HIGH_TH_V1_8822C(x) \ + (((x) & BIT_MASK_LPQ_HIGH_TH_V1_8822C) \ + << BIT_SHIFT_LPQ_HIGH_TH_V1_8822C) +#define BITS_LPQ_HIGH_TH_V1_8822C \ + (BIT_MASK_LPQ_HIGH_TH_V1_8822C << BIT_SHIFT_LPQ_HIGH_TH_V1_8822C) +#define BIT_CLEAR_LPQ_HIGH_TH_V1_8822C(x) ((x) & (~BITS_LPQ_HIGH_TH_V1_8822C)) +#define BIT_GET_LPQ_HIGH_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1_8822C) & \ + BIT_MASK_LPQ_HIGH_TH_V1_8822C) +#define BIT_SET_LPQ_HIGH_TH_V1_8822C(x, v) \ + (BIT_CLEAR_LPQ_HIGH_TH_V1_8822C(x) | BIT_LPQ_HIGH_TH_V1_8822C(v)) + +#define BIT_SHIFT_LPQ_LOW_TH_V1_8822C 0 +#define BIT_MASK_LPQ_LOW_TH_V1_8822C 0xfff +#define BIT_LPQ_LOW_TH_V1_8822C(x) \ + (((x) & BIT_MASK_LPQ_LOW_TH_V1_8822C) << BIT_SHIFT_LPQ_LOW_TH_V1_8822C) +#define BITS_LPQ_LOW_TH_V1_8822C \ + (BIT_MASK_LPQ_LOW_TH_V1_8822C << BIT_SHIFT_LPQ_LOW_TH_V1_8822C) +#define BIT_CLEAR_LPQ_LOW_TH_V1_8822C(x) ((x) & (~BITS_LPQ_LOW_TH_V1_8822C)) +#define BIT_GET_LPQ_LOW_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1_8822C) & BIT_MASK_LPQ_LOW_TH_V1_8822C) +#define BIT_SET_LPQ_LOW_TH_V1_8822C(x, v) \ + (BIT_CLEAR_LPQ_LOW_TH_V1_8822C(x) | BIT_LPQ_LOW_TH_V1_8822C(v)) + +/* 2 REG_TQPNT4_8822C */ +#define BIT_EXQ_INT_EN_8822C BIT(31) + +#define BIT_SHIFT_EXQ_HIGH_TH_V1_8822C 16 +#define BIT_MASK_EXQ_HIGH_TH_V1_8822C 0xfff +#define BIT_EXQ_HIGH_TH_V1_8822C(x) \ + (((x) & BIT_MASK_EXQ_HIGH_TH_V1_8822C) \ + << BIT_SHIFT_EXQ_HIGH_TH_V1_8822C) +#define BITS_EXQ_HIGH_TH_V1_8822C \ + (BIT_MASK_EXQ_HIGH_TH_V1_8822C << BIT_SHIFT_EXQ_HIGH_TH_V1_8822C) +#define BIT_CLEAR_EXQ_HIGH_TH_V1_8822C(x) ((x) & (~BITS_EXQ_HIGH_TH_V1_8822C)) +#define BIT_GET_EXQ_HIGH_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1_8822C) & \ + BIT_MASK_EXQ_HIGH_TH_V1_8822C) +#define BIT_SET_EXQ_HIGH_TH_V1_8822C(x, v) \ + (BIT_CLEAR_EXQ_HIGH_TH_V1_8822C(x) | BIT_EXQ_HIGH_TH_V1_8822C(v)) + +#define BIT_SHIFT_EXQ_LOW_TH_V1_8822C 0 +#define BIT_MASK_EXQ_LOW_TH_V1_8822C 0xfff +#define BIT_EXQ_LOW_TH_V1_8822C(x) \ + (((x) & BIT_MASK_EXQ_LOW_TH_V1_8822C) << BIT_SHIFT_EXQ_LOW_TH_V1_8822C) +#define BITS_EXQ_LOW_TH_V1_8822C \ + (BIT_MASK_EXQ_LOW_TH_V1_8822C << BIT_SHIFT_EXQ_LOW_TH_V1_8822C) +#define BIT_CLEAR_EXQ_LOW_TH_V1_8822C(x) ((x) & (~BITS_EXQ_LOW_TH_V1_8822C)) +#define BIT_GET_EXQ_LOW_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1_8822C) & BIT_MASK_EXQ_LOW_TH_V1_8822C) +#define BIT_SET_EXQ_LOW_TH_V1_8822C(x, v) \ + (BIT_CLEAR_EXQ_LOW_TH_V1_8822C(x) | BIT_EXQ_LOW_TH_V1_8822C(v)) + +/* 2 REG_RQPN_CTRL_1_8822C */ + +#define BIT_SHIFT_TXPKTNUM_H_V2_8822C 16 +#define BIT_MASK_TXPKTNUM_H_V2_8822C 0xfff +#define BIT_TXPKTNUM_H_V2_8822C(x) \ + (((x) & BIT_MASK_TXPKTNUM_H_V2_8822C) << BIT_SHIFT_TXPKTNUM_H_V2_8822C) +#define BITS_TXPKTNUM_H_V2_8822C \ + (BIT_MASK_TXPKTNUM_H_V2_8822C << BIT_SHIFT_TXPKTNUM_H_V2_8822C) +#define BIT_CLEAR_TXPKTNUM_H_V2_8822C(x) ((x) & (~BITS_TXPKTNUM_H_V2_8822C)) +#define BIT_GET_TXPKTNUM_H_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_H_V2_8822C) & BIT_MASK_TXPKTNUM_H_V2_8822C) +#define BIT_SET_TXPKTNUM_H_V2_8822C(x, v) \ + (BIT_CLEAR_TXPKTNUM_H_V2_8822C(x) | BIT_TXPKTNUM_H_V2_8822C(v)) + +#define BIT_SHIFT_TXPKTNUM_V3_8822C 0 +#define BIT_MASK_TXPKTNUM_V3_8822C 0xfff +#define BIT_TXPKTNUM_V3_8822C(x) \ + (((x) & BIT_MASK_TXPKTNUM_V3_8822C) << BIT_SHIFT_TXPKTNUM_V3_8822C) +#define BITS_TXPKTNUM_V3_8822C \ + (BIT_MASK_TXPKTNUM_V3_8822C << BIT_SHIFT_TXPKTNUM_V3_8822C) +#define BIT_CLEAR_TXPKTNUM_V3_8822C(x) ((x) & (~BITS_TXPKTNUM_V3_8822C)) +#define BIT_GET_TXPKTNUM_V3_8822C(x) \ + (((x) >> BIT_SHIFT_TXPKTNUM_V3_8822C) & BIT_MASK_TXPKTNUM_V3_8822C) +#define BIT_SET_TXPKTNUM_V3_8822C(x, v) \ + (BIT_CLEAR_TXPKTNUM_V3_8822C(x) | BIT_TXPKTNUM_V3_8822C(v)) + +/* 2 REG_RQPN_CTRL_2_8822C */ +#define BIT_LD_RQPN_8822C BIT(31) +#define BIT_EXQ_PUBLIC_DIS_V1_8822C BIT(19) +#define BIT_NPQ_PUBLIC_DIS_V1_8822C BIT(18) +#define BIT_LPQ_PUBLIC_DIS_V1_8822C BIT(17) +#define BIT_HPQ_PUBLIC_DIS_V1_8822C BIT(16) +#define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN_8822C BIT(15) + +#define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8822C 0 +#define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8822C 0xfff +#define BIT_SDIO_TXAGG_ALIGN_SIZE_8822C(x) \ + (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8822C) \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8822C) +#define BITS_SDIO_TXAGG_ALIGN_SIZE_8822C \ + (BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8822C \ + << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8822C) +#define BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8822C(x) \ + ((x) & (~BITS_SDIO_TXAGG_ALIGN_SIZE_8822C)) +#define BIT_GET_SDIO_TXAGG_ALIGN_SIZE_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8822C) & \ + BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8822C) +#define BIT_SET_SDIO_TXAGG_ALIGN_SIZE_8822C(x, v) \ + (BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8822C(x) | \ + BIT_SDIO_TXAGG_ALIGN_SIZE_8822C(v)) + +/* 2 REG_FIFOPAGE_INFO_1_8822C */ + +#define BIT_SHIFT_HPQ_AVAL_PG_V1_8822C 16 +#define BIT_MASK_HPQ_AVAL_PG_V1_8822C 0xfff +#define BIT_HPQ_AVAL_PG_V1_8822C(x) \ + (((x) & BIT_MASK_HPQ_AVAL_PG_V1_8822C) \ + << BIT_SHIFT_HPQ_AVAL_PG_V1_8822C) +#define BITS_HPQ_AVAL_PG_V1_8822C \ + (BIT_MASK_HPQ_AVAL_PG_V1_8822C << BIT_SHIFT_HPQ_AVAL_PG_V1_8822C) +#define BIT_CLEAR_HPQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_HPQ_AVAL_PG_V1_8822C)) +#define BIT_GET_HPQ_AVAL_PG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1_8822C) & \ + BIT_MASK_HPQ_AVAL_PG_V1_8822C) +#define BIT_SET_HPQ_AVAL_PG_V1_8822C(x, v) \ + (BIT_CLEAR_HPQ_AVAL_PG_V1_8822C(x) | BIT_HPQ_AVAL_PG_V1_8822C(v)) + +#define BIT_SHIFT_HPQ_V1_8822C 0 +#define BIT_MASK_HPQ_V1_8822C 0xfff +#define BIT_HPQ_V1_8822C(x) \ + (((x) & BIT_MASK_HPQ_V1_8822C) << BIT_SHIFT_HPQ_V1_8822C) +#define BITS_HPQ_V1_8822C (BIT_MASK_HPQ_V1_8822C << BIT_SHIFT_HPQ_V1_8822C) +#define BIT_CLEAR_HPQ_V1_8822C(x) ((x) & (~BITS_HPQ_V1_8822C)) +#define BIT_GET_HPQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HPQ_V1_8822C) & BIT_MASK_HPQ_V1_8822C) +#define BIT_SET_HPQ_V1_8822C(x, v) \ + (BIT_CLEAR_HPQ_V1_8822C(x) | BIT_HPQ_V1_8822C(v)) + +/* 2 REG_FIFOPAGE_INFO_2_8822C */ + +#define BIT_SHIFT_LPQ_AVAL_PG_V1_8822C 16 +#define BIT_MASK_LPQ_AVAL_PG_V1_8822C 0xfff +#define BIT_LPQ_AVAL_PG_V1_8822C(x) \ + (((x) & BIT_MASK_LPQ_AVAL_PG_V1_8822C) \ + << BIT_SHIFT_LPQ_AVAL_PG_V1_8822C) +#define BITS_LPQ_AVAL_PG_V1_8822C \ + (BIT_MASK_LPQ_AVAL_PG_V1_8822C << BIT_SHIFT_LPQ_AVAL_PG_V1_8822C) +#define BIT_CLEAR_LPQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_LPQ_AVAL_PG_V1_8822C)) +#define BIT_GET_LPQ_AVAL_PG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1_8822C) & \ + BIT_MASK_LPQ_AVAL_PG_V1_8822C) +#define BIT_SET_LPQ_AVAL_PG_V1_8822C(x, v) \ + (BIT_CLEAR_LPQ_AVAL_PG_V1_8822C(x) | BIT_LPQ_AVAL_PG_V1_8822C(v)) + +#define BIT_SHIFT_LPQ_V1_8822C 0 +#define BIT_MASK_LPQ_V1_8822C 0xfff +#define BIT_LPQ_V1_8822C(x) \ + (((x) & BIT_MASK_LPQ_V1_8822C) << BIT_SHIFT_LPQ_V1_8822C) +#define BITS_LPQ_V1_8822C (BIT_MASK_LPQ_V1_8822C << BIT_SHIFT_LPQ_V1_8822C) +#define BIT_CLEAR_LPQ_V1_8822C(x) ((x) & (~BITS_LPQ_V1_8822C)) +#define BIT_GET_LPQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LPQ_V1_8822C) & BIT_MASK_LPQ_V1_8822C) +#define BIT_SET_LPQ_V1_8822C(x, v) \ + (BIT_CLEAR_LPQ_V1_8822C(x) | BIT_LPQ_V1_8822C(v)) + +/* 2 REG_FIFOPAGE_INFO_3_8822C */ + +#define BIT_SHIFT_NPQ_AVAL_PG_V1_8822C 16 +#define BIT_MASK_NPQ_AVAL_PG_V1_8822C 0xfff +#define BIT_NPQ_AVAL_PG_V1_8822C(x) \ + (((x) & BIT_MASK_NPQ_AVAL_PG_V1_8822C) \ + << BIT_SHIFT_NPQ_AVAL_PG_V1_8822C) +#define BITS_NPQ_AVAL_PG_V1_8822C \ + (BIT_MASK_NPQ_AVAL_PG_V1_8822C << BIT_SHIFT_NPQ_AVAL_PG_V1_8822C) +#define BIT_CLEAR_NPQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_NPQ_AVAL_PG_V1_8822C)) +#define BIT_GET_NPQ_AVAL_PG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1_8822C) & \ + BIT_MASK_NPQ_AVAL_PG_V1_8822C) +#define BIT_SET_NPQ_AVAL_PG_V1_8822C(x, v) \ + (BIT_CLEAR_NPQ_AVAL_PG_V1_8822C(x) | BIT_NPQ_AVAL_PG_V1_8822C(v)) + +#define BIT_SHIFT_NPQ_V1_8822C 0 +#define BIT_MASK_NPQ_V1_8822C 0xfff +#define BIT_NPQ_V1_8822C(x) \ + (((x) & BIT_MASK_NPQ_V1_8822C) << BIT_SHIFT_NPQ_V1_8822C) +#define BITS_NPQ_V1_8822C (BIT_MASK_NPQ_V1_8822C << BIT_SHIFT_NPQ_V1_8822C) +#define BIT_CLEAR_NPQ_V1_8822C(x) ((x) & (~BITS_NPQ_V1_8822C)) +#define BIT_GET_NPQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NPQ_V1_8822C) & BIT_MASK_NPQ_V1_8822C) +#define BIT_SET_NPQ_V1_8822C(x, v) \ + (BIT_CLEAR_NPQ_V1_8822C(x) | BIT_NPQ_V1_8822C(v)) + +/* 2 REG_FIFOPAGE_INFO_4_8822C */ + +#define BIT_SHIFT_EXQ_AVAL_PG_V1_8822C 16 +#define BIT_MASK_EXQ_AVAL_PG_V1_8822C 0xfff +#define BIT_EXQ_AVAL_PG_V1_8822C(x) \ + (((x) & BIT_MASK_EXQ_AVAL_PG_V1_8822C) \ + << BIT_SHIFT_EXQ_AVAL_PG_V1_8822C) +#define BITS_EXQ_AVAL_PG_V1_8822C \ + (BIT_MASK_EXQ_AVAL_PG_V1_8822C << BIT_SHIFT_EXQ_AVAL_PG_V1_8822C) +#define BIT_CLEAR_EXQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_EXQ_AVAL_PG_V1_8822C)) +#define BIT_GET_EXQ_AVAL_PG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1_8822C) & \ + BIT_MASK_EXQ_AVAL_PG_V1_8822C) +#define BIT_SET_EXQ_AVAL_PG_V1_8822C(x, v) \ + (BIT_CLEAR_EXQ_AVAL_PG_V1_8822C(x) | BIT_EXQ_AVAL_PG_V1_8822C(v)) + +#define BIT_SHIFT_EXQ_V1_8822C 0 +#define BIT_MASK_EXQ_V1_8822C 0xfff +#define BIT_EXQ_V1_8822C(x) \ + (((x) & BIT_MASK_EXQ_V1_8822C) << BIT_SHIFT_EXQ_V1_8822C) +#define BITS_EXQ_V1_8822C (BIT_MASK_EXQ_V1_8822C << BIT_SHIFT_EXQ_V1_8822C) +#define BIT_CLEAR_EXQ_V1_8822C(x) ((x) & (~BITS_EXQ_V1_8822C)) +#define BIT_GET_EXQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_EXQ_V1_8822C) & BIT_MASK_EXQ_V1_8822C) +#define BIT_SET_EXQ_V1_8822C(x, v) \ + (BIT_CLEAR_EXQ_V1_8822C(x) | BIT_EXQ_V1_8822C(v)) + +/* 2 REG_FIFOPAGE_INFO_5_8822C */ + +#define BIT_SHIFT_PUBQ_AVAL_PG_V1_8822C 16 +#define BIT_MASK_PUBQ_AVAL_PG_V1_8822C 0xfff +#define BIT_PUBQ_AVAL_PG_V1_8822C(x) \ + (((x) & BIT_MASK_PUBQ_AVAL_PG_V1_8822C) \ + << BIT_SHIFT_PUBQ_AVAL_PG_V1_8822C) +#define BITS_PUBQ_AVAL_PG_V1_8822C \ + (BIT_MASK_PUBQ_AVAL_PG_V1_8822C << BIT_SHIFT_PUBQ_AVAL_PG_V1_8822C) +#define BIT_CLEAR_PUBQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_PUBQ_AVAL_PG_V1_8822C)) +#define BIT_GET_PUBQ_AVAL_PG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1_8822C) & \ + BIT_MASK_PUBQ_AVAL_PG_V1_8822C) +#define BIT_SET_PUBQ_AVAL_PG_V1_8822C(x, v) \ + (BIT_CLEAR_PUBQ_AVAL_PG_V1_8822C(x) | BIT_PUBQ_AVAL_PG_V1_8822C(v)) + +#define BIT_SHIFT_PUBQ_V1_8822C 0 +#define BIT_MASK_PUBQ_V1_8822C 0xfff +#define BIT_PUBQ_V1_8822C(x) \ + (((x) & BIT_MASK_PUBQ_V1_8822C) << BIT_SHIFT_PUBQ_V1_8822C) +#define BITS_PUBQ_V1_8822C (BIT_MASK_PUBQ_V1_8822C << BIT_SHIFT_PUBQ_V1_8822C) +#define BIT_CLEAR_PUBQ_V1_8822C(x) ((x) & (~BITS_PUBQ_V1_8822C)) +#define BIT_GET_PUBQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PUBQ_V1_8822C) & BIT_MASK_PUBQ_V1_8822C) +#define BIT_SET_PUBQ_V1_8822C(x, v) \ + (BIT_CLEAR_PUBQ_V1_8822C(x) | BIT_PUBQ_V1_8822C(v)) + +/* 2 REG_H2C_HEAD_8822C */ + +#define BIT_SHIFT_H2C_HEAD_8822C 0 +#define BIT_MASK_H2C_HEAD_8822C 0x3ffff +#define BIT_H2C_HEAD_8822C(x) \ + (((x) & BIT_MASK_H2C_HEAD_8822C) << BIT_SHIFT_H2C_HEAD_8822C) +#define BITS_H2C_HEAD_8822C \ + (BIT_MASK_H2C_HEAD_8822C << BIT_SHIFT_H2C_HEAD_8822C) +#define BIT_CLEAR_H2C_HEAD_8822C(x) ((x) & (~BITS_H2C_HEAD_8822C)) +#define BIT_GET_H2C_HEAD_8822C(x) \ + (((x) >> BIT_SHIFT_H2C_HEAD_8822C) & BIT_MASK_H2C_HEAD_8822C) +#define BIT_SET_H2C_HEAD_8822C(x, v) \ + (BIT_CLEAR_H2C_HEAD_8822C(x) | BIT_H2C_HEAD_8822C(v)) + +/* 2 REG_H2C_TAIL_8822C */ + +#define BIT_SHIFT_H2C_TAIL_8822C 0 +#define BIT_MASK_H2C_TAIL_8822C 0x3ffff +#define BIT_H2C_TAIL_8822C(x) \ + (((x) & BIT_MASK_H2C_TAIL_8822C) << BIT_SHIFT_H2C_TAIL_8822C) +#define BITS_H2C_TAIL_8822C \ + (BIT_MASK_H2C_TAIL_8822C << BIT_SHIFT_H2C_TAIL_8822C) +#define BIT_CLEAR_H2C_TAIL_8822C(x) ((x) & (~BITS_H2C_TAIL_8822C)) +#define BIT_GET_H2C_TAIL_8822C(x) \ + (((x) >> BIT_SHIFT_H2C_TAIL_8822C) & BIT_MASK_H2C_TAIL_8822C) +#define BIT_SET_H2C_TAIL_8822C(x, v) \ + (BIT_CLEAR_H2C_TAIL_8822C(x) | BIT_H2C_TAIL_8822C(v)) + +/* 2 REG_H2C_READ_ADDR_8822C */ + +#define BIT_SHIFT_H2C_READ_ADDR_8822C 0 +#define BIT_MASK_H2C_READ_ADDR_8822C 0x3ffff +#define BIT_H2C_READ_ADDR_8822C(x) \ + (((x) & BIT_MASK_H2C_READ_ADDR_8822C) << BIT_SHIFT_H2C_READ_ADDR_8822C) +#define BITS_H2C_READ_ADDR_8822C \ + (BIT_MASK_H2C_READ_ADDR_8822C << BIT_SHIFT_H2C_READ_ADDR_8822C) +#define BIT_CLEAR_H2C_READ_ADDR_8822C(x) ((x) & (~BITS_H2C_READ_ADDR_8822C)) +#define BIT_GET_H2C_READ_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_H2C_READ_ADDR_8822C) & BIT_MASK_H2C_READ_ADDR_8822C) +#define BIT_SET_H2C_READ_ADDR_8822C(x, v) \ + (BIT_CLEAR_H2C_READ_ADDR_8822C(x) | BIT_H2C_READ_ADDR_8822C(v)) + +/* 2 REG_H2C_WR_ADDR_8822C */ + +#define BIT_SHIFT_H2C_WR_ADDR_8822C 0 +#define BIT_MASK_H2C_WR_ADDR_8822C 0x3ffff +#define BIT_H2C_WR_ADDR_8822C(x) \ + (((x) & BIT_MASK_H2C_WR_ADDR_8822C) << BIT_SHIFT_H2C_WR_ADDR_8822C) +#define BITS_H2C_WR_ADDR_8822C \ + (BIT_MASK_H2C_WR_ADDR_8822C << BIT_SHIFT_H2C_WR_ADDR_8822C) +#define BIT_CLEAR_H2C_WR_ADDR_8822C(x) ((x) & (~BITS_H2C_WR_ADDR_8822C)) +#define BIT_GET_H2C_WR_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_H2C_WR_ADDR_8822C) & BIT_MASK_H2C_WR_ADDR_8822C) +#define BIT_SET_H2C_WR_ADDR_8822C(x, v) \ + (BIT_CLEAR_H2C_WR_ADDR_8822C(x) | BIT_H2C_WR_ADDR_8822C(v)) + +/* 2 REG_H2C_INFO_8822C */ +#define BIT_H2C_SPACE_VLD_8822C BIT(3) +#define BIT_H2C_WR_ADDR_RST_8822C BIT(2) + +#define BIT_SHIFT_H2C_LEN_SEL_8822C 0 +#define BIT_MASK_H2C_LEN_SEL_8822C 0x3 +#define BIT_H2C_LEN_SEL_8822C(x) \ + (((x) & BIT_MASK_H2C_LEN_SEL_8822C) << BIT_SHIFT_H2C_LEN_SEL_8822C) +#define BITS_H2C_LEN_SEL_8822C \ + (BIT_MASK_H2C_LEN_SEL_8822C << BIT_SHIFT_H2C_LEN_SEL_8822C) +#define BIT_CLEAR_H2C_LEN_SEL_8822C(x) ((x) & (~BITS_H2C_LEN_SEL_8822C)) +#define BIT_GET_H2C_LEN_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_H2C_LEN_SEL_8822C) & BIT_MASK_H2C_LEN_SEL_8822C) +#define BIT_SET_H2C_LEN_SEL_8822C(x, v) \ + (BIT_CLEAR_H2C_LEN_SEL_8822C(x) | BIT_H2C_LEN_SEL_8822C(v)) + +/* 2 REG_PGSUB_CNT_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_RST_PGSUB_CNT_8822C BIT(1) +#define BIT_PGSUB_CNT_EN_8822C BIT(0) + +/* 2 REG_PGSUB_H_8822C */ + +#define BIT_SHIFT_HPQ_PGSUB_CNT_8822C 0 +#define BIT_MASK_HPQ_PGSUB_CNT_8822C 0xffffffffL +#define BIT_HPQ_PGSUB_CNT_8822C(x) \ + (((x) & BIT_MASK_HPQ_PGSUB_CNT_8822C) << BIT_SHIFT_HPQ_PGSUB_CNT_8822C) +#define BITS_HPQ_PGSUB_CNT_8822C \ + (BIT_MASK_HPQ_PGSUB_CNT_8822C << BIT_SHIFT_HPQ_PGSUB_CNT_8822C) +#define BIT_CLEAR_HPQ_PGSUB_CNT_8822C(x) ((x) & (~BITS_HPQ_PGSUB_CNT_8822C)) +#define BIT_GET_HPQ_PGSUB_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_HPQ_PGSUB_CNT_8822C) & BIT_MASK_HPQ_PGSUB_CNT_8822C) +#define BIT_SET_HPQ_PGSUB_CNT_8822C(x, v) \ + (BIT_CLEAR_HPQ_PGSUB_CNT_8822C(x) | BIT_HPQ_PGSUB_CNT_8822C(v)) + +/* 2 REG_PGSUB_N_8822C */ + +#define BIT_SHIFT_NPQ_PGSUB_CNT_8822C 0 +#define BIT_MASK_NPQ_PGSUB_CNT_8822C 0xffffffffL +#define BIT_NPQ_PGSUB_CNT_8822C(x) \ + (((x) & BIT_MASK_NPQ_PGSUB_CNT_8822C) << BIT_SHIFT_NPQ_PGSUB_CNT_8822C) +#define BITS_NPQ_PGSUB_CNT_8822C \ + (BIT_MASK_NPQ_PGSUB_CNT_8822C << BIT_SHIFT_NPQ_PGSUB_CNT_8822C) +#define BIT_CLEAR_NPQ_PGSUB_CNT_8822C(x) ((x) & (~BITS_NPQ_PGSUB_CNT_8822C)) +#define BIT_GET_NPQ_PGSUB_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_NPQ_PGSUB_CNT_8822C) & BIT_MASK_NPQ_PGSUB_CNT_8822C) +#define BIT_SET_NPQ_PGSUB_CNT_8822C(x, v) \ + (BIT_CLEAR_NPQ_PGSUB_CNT_8822C(x) | BIT_NPQ_PGSUB_CNT_8822C(v)) + +/* 2 REG_PGSUB_L_8822C */ + +#define BIT_SHIFT_LPQ_PGSUB_CNT_8822C 0 +#define BIT_MASK_LPQ_PGSUB_CNT_8822C 0xffffffffL +#define BIT_LPQ_PGSUB_CNT_8822C(x) \ + (((x) & BIT_MASK_LPQ_PGSUB_CNT_8822C) << BIT_SHIFT_LPQ_PGSUB_CNT_8822C) +#define BITS_LPQ_PGSUB_CNT_8822C \ + (BIT_MASK_LPQ_PGSUB_CNT_8822C << BIT_SHIFT_LPQ_PGSUB_CNT_8822C) +#define BIT_CLEAR_LPQ_PGSUB_CNT_8822C(x) ((x) & (~BITS_LPQ_PGSUB_CNT_8822C)) +#define BIT_GET_LPQ_PGSUB_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_LPQ_PGSUB_CNT_8822C) & BIT_MASK_LPQ_PGSUB_CNT_8822C) +#define BIT_SET_LPQ_PGSUB_CNT_8822C(x, v) \ + (BIT_CLEAR_LPQ_PGSUB_CNT_8822C(x) | BIT_LPQ_PGSUB_CNT_8822C(v)) + +/* 2 REG_PGSUB_E_8822C */ + +#define BIT_SHIFT_EPQ_PGSUB_CNT_8822C 0 +#define BIT_MASK_EPQ_PGSUB_CNT_8822C 0xffffffffL +#define BIT_EPQ_PGSUB_CNT_8822C(x) \ + (((x) & BIT_MASK_EPQ_PGSUB_CNT_8822C) << BIT_SHIFT_EPQ_PGSUB_CNT_8822C) +#define BITS_EPQ_PGSUB_CNT_8822C \ + (BIT_MASK_EPQ_PGSUB_CNT_8822C << BIT_SHIFT_EPQ_PGSUB_CNT_8822C) +#define BIT_CLEAR_EPQ_PGSUB_CNT_8822C(x) ((x) & (~BITS_EPQ_PGSUB_CNT_8822C)) +#define BIT_GET_EPQ_PGSUB_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_EPQ_PGSUB_CNT_8822C) & BIT_MASK_EPQ_PGSUB_CNT_8822C) +#define BIT_SET_EPQ_PGSUB_CNT_8822C(x, v) \ + (BIT_CLEAR_EPQ_PGSUB_CNT_8822C(x) | BIT_EPQ_PGSUB_CNT_8822C(v)) + +/* 2 REG_RXDMA_AGG_PG_TH_8822C */ +#define BIT_USB_RXDMA_AGG_EN_8822C BIT(31) +#define BIT_EN_FW_ADD_8822C BIT(30) +#define BIT_EN_PRE_CALC_8822C BIT(29) +#define BIT_RXAGG_SW_EN_8822C BIT(28) +#define BIT_RXAGG_SW_TRIG_8822C BIT(27) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_DMA_AGG_TO_V1_8822C 8 +#define BIT_MASK_DMA_AGG_TO_V1_8822C 0xff +#define BIT_DMA_AGG_TO_V1_8822C(x) \ + (((x) & BIT_MASK_DMA_AGG_TO_V1_8822C) << BIT_SHIFT_DMA_AGG_TO_V1_8822C) +#define BITS_DMA_AGG_TO_V1_8822C \ + (BIT_MASK_DMA_AGG_TO_V1_8822C << BIT_SHIFT_DMA_AGG_TO_V1_8822C) +#define BIT_CLEAR_DMA_AGG_TO_V1_8822C(x) ((x) & (~BITS_DMA_AGG_TO_V1_8822C)) +#define BIT_GET_DMA_AGG_TO_V1_8822C(x) \ + (((x) >> BIT_SHIFT_DMA_AGG_TO_V1_8822C) & BIT_MASK_DMA_AGG_TO_V1_8822C) +#define BIT_SET_DMA_AGG_TO_V1_8822C(x, v) \ + (BIT_CLEAR_DMA_AGG_TO_V1_8822C(x) | BIT_DMA_AGG_TO_V1_8822C(v)) + +#define BIT_SHIFT_RXDMA_AGG_PG_TH_8822C 0 +#define BIT_MASK_RXDMA_AGG_PG_TH_8822C 0xff +#define BIT_RXDMA_AGG_PG_TH_8822C(x) \ + (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8822C) \ + << BIT_SHIFT_RXDMA_AGG_PG_TH_8822C) +#define BITS_RXDMA_AGG_PG_TH_8822C \ + (BIT_MASK_RXDMA_AGG_PG_TH_8822C << BIT_SHIFT_RXDMA_AGG_PG_TH_8822C) +#define BIT_CLEAR_RXDMA_AGG_PG_TH_8822C(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8822C)) +#define BIT_GET_RXDMA_AGG_PG_TH_8822C(x) \ + (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8822C) & \ + BIT_MASK_RXDMA_AGG_PG_TH_8822C) +#define BIT_SET_RXDMA_AGG_PG_TH_8822C(x, v) \ + (BIT_CLEAR_RXDMA_AGG_PG_TH_8822C(x) | BIT_RXDMA_AGG_PG_TH_8822C(v)) + +/* 2 REG_RXPKT_NUM_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822C 20 +#define BIT_MASK_FW_UPD_RDPTR19_TO_16_8822C 0xf +#define BIT_FW_UPD_RDPTR19_TO_16_8822C(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16_8822C) \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822C) +#define BITS_FW_UPD_RDPTR19_TO_16_8822C \ + (BIT_MASK_FW_UPD_RDPTR19_TO_16_8822C \ + << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822C) +#define BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8822C(x) \ + ((x) & (~BITS_FW_UPD_RDPTR19_TO_16_8822C)) +#define BIT_GET_FW_UPD_RDPTR19_TO_16_8822C(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822C) & \ + BIT_MASK_FW_UPD_RDPTR19_TO_16_8822C) +#define BIT_SET_FW_UPD_RDPTR19_TO_16_8822C(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8822C(x) | \ + BIT_FW_UPD_RDPTR19_TO_16_8822C(v)) + +#define BIT_RXDMA_REQ_8822C BIT(19) +#define BIT_RW_RELEASE_EN_8822C BIT(18) +#define BIT_RXDMA_IDLE_8822C BIT(17) +#define BIT_RXPKT_RELEASE_POLL_8822C BIT(16) + +#define BIT_SHIFT_FW_UPD_RDPTR_8822C 0 +#define BIT_MASK_FW_UPD_RDPTR_8822C 0xffff +#define BIT_FW_UPD_RDPTR_8822C(x) \ + (((x) & BIT_MASK_FW_UPD_RDPTR_8822C) << BIT_SHIFT_FW_UPD_RDPTR_8822C) +#define BITS_FW_UPD_RDPTR_8822C \ + (BIT_MASK_FW_UPD_RDPTR_8822C << BIT_SHIFT_FW_UPD_RDPTR_8822C) +#define BIT_CLEAR_FW_UPD_RDPTR_8822C(x) ((x) & (~BITS_FW_UPD_RDPTR_8822C)) +#define BIT_GET_FW_UPD_RDPTR_8822C(x) \ + (((x) >> BIT_SHIFT_FW_UPD_RDPTR_8822C) & BIT_MASK_FW_UPD_RDPTR_8822C) +#define BIT_SET_FW_UPD_RDPTR_8822C(x, v) \ + (BIT_CLEAR_FW_UPD_RDPTR_8822C(x) | BIT_FW_UPD_RDPTR_8822C(v)) + +/* 2 REG_RXDMA_STATUS_8822C */ +#define BIT_C2H_PKT_OVF_8822C BIT(7) +#define BIT_AGG_CONFGI_ISSUE_8822C BIT(6) +#define BIT_FW_POLL_ISSUE_8822C BIT(5) +#define BIT_RX_DATA_UDN_8822C BIT(4) +#define BIT_RX_SFF_UDN_8822C BIT(3) +#define BIT_RX_SFF_OVF_8822C BIT(2) +#define BIT_RXPKT_OVF_8822C BIT(0) + +/* 2 REG_RXDMA_DPR_8822C */ + +#define BIT_SHIFT_RDE_DEBUG_8822C 0 +#define BIT_MASK_RDE_DEBUG_8822C 0xffffffffL +#define BIT_RDE_DEBUG_8822C(x) \ + (((x) & BIT_MASK_RDE_DEBUG_8822C) << BIT_SHIFT_RDE_DEBUG_8822C) +#define BITS_RDE_DEBUG_8822C \ + (BIT_MASK_RDE_DEBUG_8822C << BIT_SHIFT_RDE_DEBUG_8822C) +#define BIT_CLEAR_RDE_DEBUG_8822C(x) ((x) & (~BITS_RDE_DEBUG_8822C)) +#define BIT_GET_RDE_DEBUG_8822C(x) \ + (((x) >> BIT_SHIFT_RDE_DEBUG_8822C) & BIT_MASK_RDE_DEBUG_8822C) +#define BIT_SET_RDE_DEBUG_8822C(x, v) \ + (BIT_CLEAR_RDE_DEBUG_8822C(x) | BIT_RDE_DEBUG_8822C(v)) + +/* 2 REG_RXDMA_MODE_8822C */ + +#define BIT_SHIFT_PKTNUM_TH_V2_8822C 24 +#define BIT_MASK_PKTNUM_TH_V2_8822C 0x1f +#define BIT_PKTNUM_TH_V2_8822C(x) \ + (((x) & BIT_MASK_PKTNUM_TH_V2_8822C) << BIT_SHIFT_PKTNUM_TH_V2_8822C) +#define BITS_PKTNUM_TH_V2_8822C \ + (BIT_MASK_PKTNUM_TH_V2_8822C << BIT_SHIFT_PKTNUM_TH_V2_8822C) +#define BIT_CLEAR_PKTNUM_TH_V2_8822C(x) ((x) & (~BITS_PKTNUM_TH_V2_8822C)) +#define BIT_GET_PKTNUM_TH_V2_8822C(x) \ + (((x) >> BIT_SHIFT_PKTNUM_TH_V2_8822C) & BIT_MASK_PKTNUM_TH_V2_8822C) +#define BIT_SET_PKTNUM_TH_V2_8822C(x, v) \ + (BIT_CLEAR_PKTNUM_TH_V2_8822C(x) | BIT_PKTNUM_TH_V2_8822C(v)) + +#define BIT_TXBA_BREAK_USBAGG_8822C BIT(23) + +#define BIT_SHIFT_PKTLEN_PARA_8822C 16 +#define BIT_MASK_PKTLEN_PARA_8822C 0x7 +#define BIT_PKTLEN_PARA_8822C(x) \ + (((x) & BIT_MASK_PKTLEN_PARA_8822C) << BIT_SHIFT_PKTLEN_PARA_8822C) +#define BITS_PKTLEN_PARA_8822C \ + (BIT_MASK_PKTLEN_PARA_8822C << BIT_SHIFT_PKTLEN_PARA_8822C) +#define BIT_CLEAR_PKTLEN_PARA_8822C(x) ((x) & (~BITS_PKTLEN_PARA_8822C)) +#define BIT_GET_PKTLEN_PARA_8822C(x) \ + (((x) >> BIT_SHIFT_PKTLEN_PARA_8822C) & BIT_MASK_PKTLEN_PARA_8822C) +#define BIT_SET_PKTLEN_PARA_8822C(x, v) \ + (BIT_CLEAR_PKTLEN_PARA_8822C(x) | BIT_PKTLEN_PARA_8822C(v)) + +#define BIT_RX_DBG_SEL_8822C BIT(7) +#define BIT_EN_SPD_8822C BIT(6) + +#define BIT_SHIFT_BURST_SIZE_8822C 4 +#define BIT_MASK_BURST_SIZE_8822C 0x3 +#define BIT_BURST_SIZE_8822C(x) \ + (((x) & BIT_MASK_BURST_SIZE_8822C) << BIT_SHIFT_BURST_SIZE_8822C) +#define BITS_BURST_SIZE_8822C \ + (BIT_MASK_BURST_SIZE_8822C << BIT_SHIFT_BURST_SIZE_8822C) +#define BIT_CLEAR_BURST_SIZE_8822C(x) ((x) & (~BITS_BURST_SIZE_8822C)) +#define BIT_GET_BURST_SIZE_8822C(x) \ + (((x) >> BIT_SHIFT_BURST_SIZE_8822C) & BIT_MASK_BURST_SIZE_8822C) +#define BIT_SET_BURST_SIZE_8822C(x, v) \ + (BIT_CLEAR_BURST_SIZE_8822C(x) | BIT_BURST_SIZE_8822C(v)) + +#define BIT_SHIFT_BURST_CNT_8822C 2 +#define BIT_MASK_BURST_CNT_8822C 0x3 +#define BIT_BURST_CNT_8822C(x) \ + (((x) & BIT_MASK_BURST_CNT_8822C) << BIT_SHIFT_BURST_CNT_8822C) +#define BITS_BURST_CNT_8822C \ + (BIT_MASK_BURST_CNT_8822C << BIT_SHIFT_BURST_CNT_8822C) +#define BIT_CLEAR_BURST_CNT_8822C(x) ((x) & (~BITS_BURST_CNT_8822C)) +#define BIT_GET_BURST_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_BURST_CNT_8822C) & BIT_MASK_BURST_CNT_8822C) +#define BIT_SET_BURST_CNT_8822C(x, v) \ + (BIT_CLEAR_BURST_CNT_8822C(x) | BIT_BURST_CNT_8822C(v)) + +#define BIT_DMA_MODE_8822C BIT(1) + +/* 2 REG_C2H_PKT_8822C */ + +#define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822C 24 +#define BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822C 0xf +#define BIT_R_C2H_STR_ADDR_16_TO_19_8822C(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822C) \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822C) +#define BITS_R_C2H_STR_ADDR_16_TO_19_8822C \ + (BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822C \ + << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822C) +#define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8822C(x) \ + ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19_8822C)) +#define BIT_GET_R_C2H_STR_ADDR_16_TO_19_8822C(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822C) & \ + BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822C) +#define BIT_SET_R_C2H_STR_ADDR_16_TO_19_8822C(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8822C(x) | \ + BIT_R_C2H_STR_ADDR_16_TO_19_8822C(v)) + +#define BIT_R_C2H_PKT_REQ_8822C BIT(16) + +#define BIT_SHIFT_R_C2H_STR_ADDR_8822C 0 +#define BIT_MASK_R_C2H_STR_ADDR_8822C 0xffff +#define BIT_R_C2H_STR_ADDR_8822C(x) \ + (((x) & BIT_MASK_R_C2H_STR_ADDR_8822C) \ + << BIT_SHIFT_R_C2H_STR_ADDR_8822C) +#define BITS_R_C2H_STR_ADDR_8822C \ + (BIT_MASK_R_C2H_STR_ADDR_8822C << BIT_SHIFT_R_C2H_STR_ADDR_8822C) +#define BIT_CLEAR_R_C2H_STR_ADDR_8822C(x) ((x) & (~BITS_R_C2H_STR_ADDR_8822C)) +#define BIT_GET_R_C2H_STR_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8822C) & \ + BIT_MASK_R_C2H_STR_ADDR_8822C) +#define BIT_SET_R_C2H_STR_ADDR_8822C(x, v) \ + (BIT_CLEAR_R_C2H_STR_ADDR_8822C(x) | BIT_R_C2H_STR_ADDR_8822C(v)) + +/* 2 REG_FWFF_C2H_8822C */ + +#define BIT_SHIFT_C2H_DMA_ADDR_8822C 0 +#define BIT_MASK_C2H_DMA_ADDR_8822C 0x3ffff +#define BIT_C2H_DMA_ADDR_8822C(x) \ + (((x) & BIT_MASK_C2H_DMA_ADDR_8822C) << BIT_SHIFT_C2H_DMA_ADDR_8822C) +#define BITS_C2H_DMA_ADDR_8822C \ + (BIT_MASK_C2H_DMA_ADDR_8822C << BIT_SHIFT_C2H_DMA_ADDR_8822C) +#define BIT_CLEAR_C2H_DMA_ADDR_8822C(x) ((x) & (~BITS_C2H_DMA_ADDR_8822C)) +#define BIT_GET_C2H_DMA_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_C2H_DMA_ADDR_8822C) & BIT_MASK_C2H_DMA_ADDR_8822C) +#define BIT_SET_C2H_DMA_ADDR_8822C(x, v) \ + (BIT_CLEAR_C2H_DMA_ADDR_8822C(x) | BIT_C2H_DMA_ADDR_8822C(v)) + +/* 2 REG_FWFF_CTRL_8822C */ +#define BIT_FWFF_DMAPKT_REQ_8822C BIT(31) + +#define BIT_SHIFT_FWFF_DMA_PKT_NUM_8822C 16 +#define BIT_MASK_FWFF_DMA_PKT_NUM_8822C 0xff +#define BIT_FWFF_DMA_PKT_NUM_8822C(x) \ + (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_8822C) \ + << BIT_SHIFT_FWFF_DMA_PKT_NUM_8822C) +#define BITS_FWFF_DMA_PKT_NUM_8822C \ + (BIT_MASK_FWFF_DMA_PKT_NUM_8822C << BIT_SHIFT_FWFF_DMA_PKT_NUM_8822C) +#define BIT_CLEAR_FWFF_DMA_PKT_NUM_8822C(x) \ + ((x) & (~BITS_FWFF_DMA_PKT_NUM_8822C)) +#define BIT_GET_FWFF_DMA_PKT_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_8822C) & \ + BIT_MASK_FWFF_DMA_PKT_NUM_8822C) +#define BIT_SET_FWFF_DMA_PKT_NUM_8822C(x, v) \ + (BIT_CLEAR_FWFF_DMA_PKT_NUM_8822C(x) | BIT_FWFF_DMA_PKT_NUM_8822C(v)) + +#define BIT_SHIFT_FWFF_STR_ADDR_8822C 0 +#define BIT_MASK_FWFF_STR_ADDR_8822C 0xffff +#define BIT_FWFF_STR_ADDR_8822C(x) \ + (((x) & BIT_MASK_FWFF_STR_ADDR_8822C) << BIT_SHIFT_FWFF_STR_ADDR_8822C) +#define BITS_FWFF_STR_ADDR_8822C \ + (BIT_MASK_FWFF_STR_ADDR_8822C << BIT_SHIFT_FWFF_STR_ADDR_8822C) +#define BIT_CLEAR_FWFF_STR_ADDR_8822C(x) ((x) & (~BITS_FWFF_STR_ADDR_8822C)) +#define BIT_GET_FWFF_STR_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_FWFF_STR_ADDR_8822C) & BIT_MASK_FWFF_STR_ADDR_8822C) +#define BIT_SET_FWFF_STR_ADDR_8822C(x, v) \ + (BIT_CLEAR_FWFF_STR_ADDR_8822C(x) | BIT_FWFF_STR_ADDR_8822C(v)) + +/* 2 REG_FWFF_PKT_INFO_8822C */ + +#define BIT_SHIFT_FWFF_PKT_QUEUED_8822C 16 +#define BIT_MASK_FWFF_PKT_QUEUED_8822C 0xff +#define BIT_FWFF_PKT_QUEUED_8822C(x) \ + (((x) & BIT_MASK_FWFF_PKT_QUEUED_8822C) \ + << BIT_SHIFT_FWFF_PKT_QUEUED_8822C) +#define BITS_FWFF_PKT_QUEUED_8822C \ + (BIT_MASK_FWFF_PKT_QUEUED_8822C << BIT_SHIFT_FWFF_PKT_QUEUED_8822C) +#define BIT_CLEAR_FWFF_PKT_QUEUED_8822C(x) ((x) & (~BITS_FWFF_PKT_QUEUED_8822C)) +#define BIT_GET_FWFF_PKT_QUEUED_8822C(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_8822C) & \ + BIT_MASK_FWFF_PKT_QUEUED_8822C) +#define BIT_SET_FWFF_PKT_QUEUED_8822C(x, v) \ + (BIT_CLEAR_FWFF_PKT_QUEUED_8822C(x) | BIT_FWFF_PKT_QUEUED_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8822C 0 +#define BIT_MASK_FWFF_PKT_STR_ADDR_V2_8822C 0x3fff +#define BIT_FWFF_PKT_STR_ADDR_V2_8822C(x) \ + (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_V2_8822C) \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8822C) +#define BITS_FWFF_PKT_STR_ADDR_V2_8822C \ + (BIT_MASK_FWFF_PKT_STR_ADDR_V2_8822C \ + << BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8822C) +#define BIT_CLEAR_FWFF_PKT_STR_ADDR_V2_8822C(x) \ + ((x) & (~BITS_FWFF_PKT_STR_ADDR_V2_8822C)) +#define BIT_GET_FWFF_PKT_STR_ADDR_V2_8822C(x) \ + (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8822C) & \ + BIT_MASK_FWFF_PKT_STR_ADDR_V2_8822C) +#define BIT_SET_FWFF_PKT_STR_ADDR_V2_8822C(x, v) \ + (BIT_CLEAR_FWFF_PKT_STR_ADDR_V2_8822C(x) | \ + BIT_FWFF_PKT_STR_ADDR_V2_8822C(v)) + +/* 2 REG_RXPKTNUM_8822C */ + +#define BIT_SHIFT_PKT_NUM_WOL_V1_8822C 16 +#define BIT_MASK_PKT_NUM_WOL_V1_8822C 0xffff +#define BIT_PKT_NUM_WOL_V1_8822C(x) \ + (((x) & BIT_MASK_PKT_NUM_WOL_V1_8822C) \ + << BIT_SHIFT_PKT_NUM_WOL_V1_8822C) +#define BITS_PKT_NUM_WOL_V1_8822C \ + (BIT_MASK_PKT_NUM_WOL_V1_8822C << BIT_SHIFT_PKT_NUM_WOL_V1_8822C) +#define BIT_CLEAR_PKT_NUM_WOL_V1_8822C(x) ((x) & (~BITS_PKT_NUM_WOL_V1_8822C)) +#define BIT_GET_PKT_NUM_WOL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PKT_NUM_WOL_V1_8822C) & \ + BIT_MASK_PKT_NUM_WOL_V1_8822C) +#define BIT_SET_PKT_NUM_WOL_V1_8822C(x, v) \ + (BIT_CLEAR_PKT_NUM_WOL_V1_8822C(x) | BIT_PKT_NUM_WOL_V1_8822C(v)) + +#define BIT_SHIFT_RXPKT_NUM_V1_8822C 0 +#define BIT_MASK_RXPKT_NUM_V1_8822C 0xffff +#define BIT_RXPKT_NUM_V1_8822C(x) \ + (((x) & BIT_MASK_RXPKT_NUM_V1_8822C) << BIT_SHIFT_RXPKT_NUM_V1_8822C) +#define BITS_RXPKT_NUM_V1_8822C \ + (BIT_MASK_RXPKT_NUM_V1_8822C << BIT_SHIFT_RXPKT_NUM_V1_8822C) +#define BIT_CLEAR_RXPKT_NUM_V1_8822C(x) ((x) & (~BITS_RXPKT_NUM_V1_8822C)) +#define BIT_GET_RXPKT_NUM_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_V1_8822C) & BIT_MASK_RXPKT_NUM_V1_8822C) +#define BIT_SET_RXPKT_NUM_V1_8822C(x, v) \ + (BIT_CLEAR_RXPKT_NUM_V1_8822C(x) | BIT_RXPKT_NUM_V1_8822C(v)) + +/* 2 REG_RXPKTNUM_TH_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_RXPKT_NUM_TH_8822C 0 +#define BIT_MASK_RXPKT_NUM_TH_8822C 0xff +#define BIT_RXPKT_NUM_TH_8822C(x) \ + (((x) & BIT_MASK_RXPKT_NUM_TH_8822C) << BIT_SHIFT_RXPKT_NUM_TH_8822C) +#define BITS_RXPKT_NUM_TH_8822C \ + (BIT_MASK_RXPKT_NUM_TH_8822C << BIT_SHIFT_RXPKT_NUM_TH_8822C) +#define BIT_CLEAR_RXPKT_NUM_TH_8822C(x) ((x) & (~BITS_RXPKT_NUM_TH_8822C)) +#define BIT_GET_RXPKT_NUM_TH_8822C(x) \ + (((x) >> BIT_SHIFT_RXPKT_NUM_TH_8822C) & BIT_MASK_RXPKT_NUM_TH_8822C) +#define BIT_SET_RXPKT_NUM_TH_8822C(x, v) \ + (BIT_CLEAR_RXPKT_NUM_TH_8822C(x) | BIT_RXPKT_NUM_TH_8822C(v)) + +/* 2 REG_FW_MSG1_8822C */ + +#define BIT_SHIFT_FW_MSG_REG1_8822C 0 +#define BIT_MASK_FW_MSG_REG1_8822C 0xffffffffL +#define BIT_FW_MSG_REG1_8822C(x) \ + (((x) & BIT_MASK_FW_MSG_REG1_8822C) << BIT_SHIFT_FW_MSG_REG1_8822C) +#define BITS_FW_MSG_REG1_8822C \ + (BIT_MASK_FW_MSG_REG1_8822C << BIT_SHIFT_FW_MSG_REG1_8822C) +#define BIT_CLEAR_FW_MSG_REG1_8822C(x) ((x) & (~BITS_FW_MSG_REG1_8822C)) +#define BIT_GET_FW_MSG_REG1_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG1_8822C) & BIT_MASK_FW_MSG_REG1_8822C) +#define BIT_SET_FW_MSG_REG1_8822C(x, v) \ + (BIT_CLEAR_FW_MSG_REG1_8822C(x) | BIT_FW_MSG_REG1_8822C(v)) + +/* 2 REG_FW_MSG2_8822C */ + +#define BIT_SHIFT_FW_MSG_REG2_8822C 0 +#define BIT_MASK_FW_MSG_REG2_8822C 0xffffffffL +#define BIT_FW_MSG_REG2_8822C(x) \ + (((x) & BIT_MASK_FW_MSG_REG2_8822C) << BIT_SHIFT_FW_MSG_REG2_8822C) +#define BITS_FW_MSG_REG2_8822C \ + (BIT_MASK_FW_MSG_REG2_8822C << BIT_SHIFT_FW_MSG_REG2_8822C) +#define BIT_CLEAR_FW_MSG_REG2_8822C(x) ((x) & (~BITS_FW_MSG_REG2_8822C)) +#define BIT_GET_FW_MSG_REG2_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG2_8822C) & BIT_MASK_FW_MSG_REG2_8822C) +#define BIT_SET_FW_MSG_REG2_8822C(x, v) \ + (BIT_CLEAR_FW_MSG_REG2_8822C(x) | BIT_FW_MSG_REG2_8822C(v)) + +/* 2 REG_FW_MSG3_8822C */ + +#define BIT_SHIFT_FW_MSG_REG3_8822C 0 +#define BIT_MASK_FW_MSG_REG3_8822C 0xffffffffL +#define BIT_FW_MSG_REG3_8822C(x) \ + (((x) & BIT_MASK_FW_MSG_REG3_8822C) << BIT_SHIFT_FW_MSG_REG3_8822C) +#define BITS_FW_MSG_REG3_8822C \ + (BIT_MASK_FW_MSG_REG3_8822C << BIT_SHIFT_FW_MSG_REG3_8822C) +#define BIT_CLEAR_FW_MSG_REG3_8822C(x) ((x) & (~BITS_FW_MSG_REG3_8822C)) +#define BIT_GET_FW_MSG_REG3_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG3_8822C) & BIT_MASK_FW_MSG_REG3_8822C) +#define BIT_SET_FW_MSG_REG3_8822C(x, v) \ + (BIT_CLEAR_FW_MSG_REG3_8822C(x) | BIT_FW_MSG_REG3_8822C(v)) + +/* 2 REG_FW_MSG4_8822C */ + +#define BIT_SHIFT_FW_MSG_REG4_8822C 0 +#define BIT_MASK_FW_MSG_REG4_8822C 0xffffffffL +#define BIT_FW_MSG_REG4_8822C(x) \ + (((x) & BIT_MASK_FW_MSG_REG4_8822C) << BIT_SHIFT_FW_MSG_REG4_8822C) +#define BITS_FW_MSG_REG4_8822C \ + (BIT_MASK_FW_MSG_REG4_8822C << BIT_SHIFT_FW_MSG_REG4_8822C) +#define BIT_CLEAR_FW_MSG_REG4_8822C(x) ((x) & (~BITS_FW_MSG_REG4_8822C)) +#define BIT_GET_FW_MSG_REG4_8822C(x) \ + (((x) >> BIT_SHIFT_FW_MSG_REG4_8822C) & BIT_MASK_FW_MSG_REG4_8822C) +#define BIT_SET_FW_MSG_REG4_8822C(x, v) \ + (BIT_CLEAR_FW_MSG_REG4_8822C(x) | BIT_FW_MSG_REG4_8822C(v)) + +/* 2 REG_DDMA_CH0SA_8822C */ + +#define BIT_SHIFT_DDMACH0_SA_8822C 0 +#define BIT_MASK_DDMACH0_SA_8822C 0xffffffffL +#define BIT_DDMACH0_SA_8822C(x) \ + (((x) & BIT_MASK_DDMACH0_SA_8822C) << BIT_SHIFT_DDMACH0_SA_8822C) +#define BITS_DDMACH0_SA_8822C \ + (BIT_MASK_DDMACH0_SA_8822C << BIT_SHIFT_DDMACH0_SA_8822C) +#define BIT_CLEAR_DDMACH0_SA_8822C(x) ((x) & (~BITS_DDMACH0_SA_8822C)) +#define BIT_GET_DDMACH0_SA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH0_SA_8822C) & BIT_MASK_DDMACH0_SA_8822C) +#define BIT_SET_DDMACH0_SA_8822C(x, v) \ + (BIT_CLEAR_DDMACH0_SA_8822C(x) | BIT_DDMACH0_SA_8822C(v)) + +/* 2 REG_DDMA_CH0DA_8822C */ + +#define BIT_SHIFT_DDMACH0_DA_8822C 0 +#define BIT_MASK_DDMACH0_DA_8822C 0xffffffffL +#define BIT_DDMACH0_DA_8822C(x) \ + (((x) & BIT_MASK_DDMACH0_DA_8822C) << BIT_SHIFT_DDMACH0_DA_8822C) +#define BITS_DDMACH0_DA_8822C \ + (BIT_MASK_DDMACH0_DA_8822C << BIT_SHIFT_DDMACH0_DA_8822C) +#define BIT_CLEAR_DDMACH0_DA_8822C(x) ((x) & (~BITS_DDMACH0_DA_8822C)) +#define BIT_GET_DDMACH0_DA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DA_8822C) & BIT_MASK_DDMACH0_DA_8822C) +#define BIT_SET_DDMACH0_DA_8822C(x, v) \ + (BIT_CLEAR_DDMACH0_DA_8822C(x) | BIT_DDMACH0_DA_8822C(v)) + +/* 2 REG_DDMA_CH0CTRL_8822C */ +#define BIT_DDMACH0_OWN_8822C BIT(31) +#define BIT_DDMACH0_IDMEM_ERR_8822C BIT(30) +#define BIT_DDMACH0_CHKSUM_EN_8822C BIT(29) +#define BIT_DDMACH0_DA_W_DISABLE_8822C BIT(28) +#define BIT_DDMACH0_CHKSUM_STS_8822C BIT(27) +#define BIT_DDMACH0_DDMA_MODE_8822C BIT(26) +#define BIT_DDMACH0_RESET_CHKSUM_STS_8822C BIT(25) +#define BIT_DDMACH0_CHKSUM_CONT_8822C BIT(24) + +#define BIT_SHIFT_DDMACH0_DLEN_8822C 0 +#define BIT_MASK_DDMACH0_DLEN_8822C 0x3ffff +#define BIT_DDMACH0_DLEN_8822C(x) \ + (((x) & BIT_MASK_DDMACH0_DLEN_8822C) << BIT_SHIFT_DDMACH0_DLEN_8822C) +#define BITS_DDMACH0_DLEN_8822C \ + (BIT_MASK_DDMACH0_DLEN_8822C << BIT_SHIFT_DDMACH0_DLEN_8822C) +#define BIT_CLEAR_DDMACH0_DLEN_8822C(x) ((x) & (~BITS_DDMACH0_DLEN_8822C)) +#define BIT_GET_DDMACH0_DLEN_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH0_DLEN_8822C) & BIT_MASK_DDMACH0_DLEN_8822C) +#define BIT_SET_DDMACH0_DLEN_8822C(x, v) \ + (BIT_CLEAR_DDMACH0_DLEN_8822C(x) | BIT_DDMACH0_DLEN_8822C(v)) + +/* 2 REG_DDMA_CH1SA_8822C */ + +#define BIT_SHIFT_DDMACH1_SA_8822C 0 +#define BIT_MASK_DDMACH1_SA_8822C 0xffffffffL +#define BIT_DDMACH1_SA_8822C(x) \ + (((x) & BIT_MASK_DDMACH1_SA_8822C) << BIT_SHIFT_DDMACH1_SA_8822C) +#define BITS_DDMACH1_SA_8822C \ + (BIT_MASK_DDMACH1_SA_8822C << BIT_SHIFT_DDMACH1_SA_8822C) +#define BIT_CLEAR_DDMACH1_SA_8822C(x) ((x) & (~BITS_DDMACH1_SA_8822C)) +#define BIT_GET_DDMACH1_SA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH1_SA_8822C) & BIT_MASK_DDMACH1_SA_8822C) +#define BIT_SET_DDMACH1_SA_8822C(x, v) \ + (BIT_CLEAR_DDMACH1_SA_8822C(x) | BIT_DDMACH1_SA_8822C(v)) + +/* 2 REG_DDMA_CH1DA_8822C */ + +#define BIT_SHIFT_DDMACH1_DA_8822C 0 +#define BIT_MASK_DDMACH1_DA_8822C 0xffffffffL +#define BIT_DDMACH1_DA_8822C(x) \ + (((x) & BIT_MASK_DDMACH1_DA_8822C) << BIT_SHIFT_DDMACH1_DA_8822C) +#define BITS_DDMACH1_DA_8822C \ + (BIT_MASK_DDMACH1_DA_8822C << BIT_SHIFT_DDMACH1_DA_8822C) +#define BIT_CLEAR_DDMACH1_DA_8822C(x) ((x) & (~BITS_DDMACH1_DA_8822C)) +#define BIT_GET_DDMACH1_DA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DA_8822C) & BIT_MASK_DDMACH1_DA_8822C) +#define BIT_SET_DDMACH1_DA_8822C(x, v) \ + (BIT_CLEAR_DDMACH1_DA_8822C(x) | BIT_DDMACH1_DA_8822C(v)) + +/* 2 REG_DDMA_CH1CTRL_8822C */ +#define BIT_DDMACH1_OWN_8822C BIT(31) +#define BIT_DDMACH1_IDMEM_ERR_8822C BIT(30) +#define BIT_DDMACH1_CHKSUM_EN_8822C BIT(29) +#define BIT_DDMACH1_DA_W_DISABLE_8822C BIT(28) +#define BIT_DDMACH1_CHKSUM_STS_8822C BIT(27) +#define BIT_DDMACH1_DDMA_MODE_8822C BIT(26) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_DDMACH1_DLEN_8822C 0 +#define BIT_MASK_DDMACH1_DLEN_8822C 0x3ffff +#define BIT_DDMACH1_DLEN_8822C(x) \ + (((x) & BIT_MASK_DDMACH1_DLEN_8822C) << BIT_SHIFT_DDMACH1_DLEN_8822C) +#define BITS_DDMACH1_DLEN_8822C \ + (BIT_MASK_DDMACH1_DLEN_8822C << BIT_SHIFT_DDMACH1_DLEN_8822C) +#define BIT_CLEAR_DDMACH1_DLEN_8822C(x) ((x) & (~BITS_DDMACH1_DLEN_8822C)) +#define BIT_GET_DDMACH1_DLEN_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH1_DLEN_8822C) & BIT_MASK_DDMACH1_DLEN_8822C) +#define BIT_SET_DDMACH1_DLEN_8822C(x, v) \ + (BIT_CLEAR_DDMACH1_DLEN_8822C(x) | BIT_DDMACH1_DLEN_8822C(v)) + +/* 2 REG_DDMA_CH2SA_8822C */ + +#define BIT_SHIFT_DDMACH2_SA_8822C 0 +#define BIT_MASK_DDMACH2_SA_8822C 0xffffffffL +#define BIT_DDMACH2_SA_8822C(x) \ + (((x) & BIT_MASK_DDMACH2_SA_8822C) << BIT_SHIFT_DDMACH2_SA_8822C) +#define BITS_DDMACH2_SA_8822C \ + (BIT_MASK_DDMACH2_SA_8822C << BIT_SHIFT_DDMACH2_SA_8822C) +#define BIT_CLEAR_DDMACH2_SA_8822C(x) ((x) & (~BITS_DDMACH2_SA_8822C)) +#define BIT_GET_DDMACH2_SA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH2_SA_8822C) & BIT_MASK_DDMACH2_SA_8822C) +#define BIT_SET_DDMACH2_SA_8822C(x, v) \ + (BIT_CLEAR_DDMACH2_SA_8822C(x) | BIT_DDMACH2_SA_8822C(v)) + +/* 2 REG_DDMA_CH2DA_8822C */ + +#define BIT_SHIFT_DDMACH2_DA_8822C 0 +#define BIT_MASK_DDMACH2_DA_8822C 0xffffffffL +#define BIT_DDMACH2_DA_8822C(x) \ + (((x) & BIT_MASK_DDMACH2_DA_8822C) << BIT_SHIFT_DDMACH2_DA_8822C) +#define BITS_DDMACH2_DA_8822C \ + (BIT_MASK_DDMACH2_DA_8822C << BIT_SHIFT_DDMACH2_DA_8822C) +#define BIT_CLEAR_DDMACH2_DA_8822C(x) ((x) & (~BITS_DDMACH2_DA_8822C)) +#define BIT_GET_DDMACH2_DA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DA_8822C) & BIT_MASK_DDMACH2_DA_8822C) +#define BIT_SET_DDMACH2_DA_8822C(x, v) \ + (BIT_CLEAR_DDMACH2_DA_8822C(x) | BIT_DDMACH2_DA_8822C(v)) + +/* 2 REG_DDMA_CH2CTRL_8822C */ +#define BIT_DDMACH2_OWN_8822C BIT(31) +#define BIT_DDMACH2_IDMEM_ERR_8822C BIT(30) +#define BIT_DDMACH2_CHKSUM_EN_8822C BIT(29) +#define BIT_DDMACH2_DA_W_DISABLE_8822C BIT(28) +#define BIT_DDMACH2_CHKSUM_STS_8822C BIT(27) +#define BIT_DDMACH2_DDMA_MODE_8822C BIT(26) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_DDMACH2_DLEN_8822C 0 +#define BIT_MASK_DDMACH2_DLEN_8822C 0x3ffff +#define BIT_DDMACH2_DLEN_8822C(x) \ + (((x) & BIT_MASK_DDMACH2_DLEN_8822C) << BIT_SHIFT_DDMACH2_DLEN_8822C) +#define BITS_DDMACH2_DLEN_8822C \ + (BIT_MASK_DDMACH2_DLEN_8822C << BIT_SHIFT_DDMACH2_DLEN_8822C) +#define BIT_CLEAR_DDMACH2_DLEN_8822C(x) ((x) & (~BITS_DDMACH2_DLEN_8822C)) +#define BIT_GET_DDMACH2_DLEN_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH2_DLEN_8822C) & BIT_MASK_DDMACH2_DLEN_8822C) +#define BIT_SET_DDMACH2_DLEN_8822C(x, v) \ + (BIT_CLEAR_DDMACH2_DLEN_8822C(x) | BIT_DDMACH2_DLEN_8822C(v)) + +/* 2 REG_DDMA_CH3SA_8822C */ + +#define BIT_SHIFT_DDMACH3_SA_8822C 0 +#define BIT_MASK_DDMACH3_SA_8822C 0xffffffffL +#define BIT_DDMACH3_SA_8822C(x) \ + (((x) & BIT_MASK_DDMACH3_SA_8822C) << BIT_SHIFT_DDMACH3_SA_8822C) +#define BITS_DDMACH3_SA_8822C \ + (BIT_MASK_DDMACH3_SA_8822C << BIT_SHIFT_DDMACH3_SA_8822C) +#define BIT_CLEAR_DDMACH3_SA_8822C(x) ((x) & (~BITS_DDMACH3_SA_8822C)) +#define BIT_GET_DDMACH3_SA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH3_SA_8822C) & BIT_MASK_DDMACH3_SA_8822C) +#define BIT_SET_DDMACH3_SA_8822C(x, v) \ + (BIT_CLEAR_DDMACH3_SA_8822C(x) | BIT_DDMACH3_SA_8822C(v)) + +/* 2 REG_DDMA_CH3DA_8822C */ + +#define BIT_SHIFT_DDMACH3_DA_8822C 0 +#define BIT_MASK_DDMACH3_DA_8822C 0xffffffffL +#define BIT_DDMACH3_DA_8822C(x) \ + (((x) & BIT_MASK_DDMACH3_DA_8822C) << BIT_SHIFT_DDMACH3_DA_8822C) +#define BITS_DDMACH3_DA_8822C \ + (BIT_MASK_DDMACH3_DA_8822C << BIT_SHIFT_DDMACH3_DA_8822C) +#define BIT_CLEAR_DDMACH3_DA_8822C(x) ((x) & (~BITS_DDMACH3_DA_8822C)) +#define BIT_GET_DDMACH3_DA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DA_8822C) & BIT_MASK_DDMACH3_DA_8822C) +#define BIT_SET_DDMACH3_DA_8822C(x, v) \ + (BIT_CLEAR_DDMACH3_DA_8822C(x) | BIT_DDMACH3_DA_8822C(v)) + +/* 2 REG_DDMA_CH3CTRL_8822C */ +#define BIT_DDMACH3_OWN_8822C BIT(31) +#define BIT_DDMACH3_IDMEM_ERR_8822C BIT(30) +#define BIT_DDMACH3_CHKSUM_EN_8822C BIT(29) +#define BIT_DDMACH3_DA_W_DISABLE_8822C BIT(28) +#define BIT_DDMACH3_CHKSUM_STS_8822C BIT(27) +#define BIT_DDMACH3_DDMA_MODE_8822C BIT(26) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_DDMACH3_DLEN_8822C 0 +#define BIT_MASK_DDMACH3_DLEN_8822C 0x3ffff +#define BIT_DDMACH3_DLEN_8822C(x) \ + (((x) & BIT_MASK_DDMACH3_DLEN_8822C) << BIT_SHIFT_DDMACH3_DLEN_8822C) +#define BITS_DDMACH3_DLEN_8822C \ + (BIT_MASK_DDMACH3_DLEN_8822C << BIT_SHIFT_DDMACH3_DLEN_8822C) +#define BIT_CLEAR_DDMACH3_DLEN_8822C(x) ((x) & (~BITS_DDMACH3_DLEN_8822C)) +#define BIT_GET_DDMACH3_DLEN_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH3_DLEN_8822C) & BIT_MASK_DDMACH3_DLEN_8822C) +#define BIT_SET_DDMACH3_DLEN_8822C(x, v) \ + (BIT_CLEAR_DDMACH3_DLEN_8822C(x) | BIT_DDMACH3_DLEN_8822C(v)) + +/* 2 REG_DDMA_CH4SA_8822C */ + +#define BIT_SHIFT_DDMACH4_SA_8822C 0 +#define BIT_MASK_DDMACH4_SA_8822C 0xffffffffL +#define BIT_DDMACH4_SA_8822C(x) \ + (((x) & BIT_MASK_DDMACH4_SA_8822C) << BIT_SHIFT_DDMACH4_SA_8822C) +#define BITS_DDMACH4_SA_8822C \ + (BIT_MASK_DDMACH4_SA_8822C << BIT_SHIFT_DDMACH4_SA_8822C) +#define BIT_CLEAR_DDMACH4_SA_8822C(x) ((x) & (~BITS_DDMACH4_SA_8822C)) +#define BIT_GET_DDMACH4_SA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH4_SA_8822C) & BIT_MASK_DDMACH4_SA_8822C) +#define BIT_SET_DDMACH4_SA_8822C(x, v) \ + (BIT_CLEAR_DDMACH4_SA_8822C(x) | BIT_DDMACH4_SA_8822C(v)) + +/* 2 REG_DDMA_CH4DA_8822C */ + +#define BIT_SHIFT_DDMACH4_DA_8822C 0 +#define BIT_MASK_DDMACH4_DA_8822C 0xffffffffL +#define BIT_DDMACH4_DA_8822C(x) \ + (((x) & BIT_MASK_DDMACH4_DA_8822C) << BIT_SHIFT_DDMACH4_DA_8822C) +#define BITS_DDMACH4_DA_8822C \ + (BIT_MASK_DDMACH4_DA_8822C << BIT_SHIFT_DDMACH4_DA_8822C) +#define BIT_CLEAR_DDMACH4_DA_8822C(x) ((x) & (~BITS_DDMACH4_DA_8822C)) +#define BIT_GET_DDMACH4_DA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DA_8822C) & BIT_MASK_DDMACH4_DA_8822C) +#define BIT_SET_DDMACH4_DA_8822C(x, v) \ + (BIT_CLEAR_DDMACH4_DA_8822C(x) | BIT_DDMACH4_DA_8822C(v)) + +/* 2 REG_DDMA_CH4CTRL_8822C */ +#define BIT_DDMACH4_OWN_8822C BIT(31) +#define BIT_DDMACH4_IDMEM_ERR_8822C BIT(30) +#define BIT_DDMACH4_CHKSUM_EN_8822C BIT(29) +#define BIT_DDMACH4_DA_W_DISABLE_8822C BIT(28) +#define BIT_DDMACH4_CHKSUM_STS_8822C BIT(27) +#define BIT_DDMACH4_DDMA_MODE_8822C BIT(26) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_DDMACH4_DLEN_8822C 0 +#define BIT_MASK_DDMACH4_DLEN_8822C 0x3ffff +#define BIT_DDMACH4_DLEN_8822C(x) \ + (((x) & BIT_MASK_DDMACH4_DLEN_8822C) << BIT_SHIFT_DDMACH4_DLEN_8822C) +#define BITS_DDMACH4_DLEN_8822C \ + (BIT_MASK_DDMACH4_DLEN_8822C << BIT_SHIFT_DDMACH4_DLEN_8822C) +#define BIT_CLEAR_DDMACH4_DLEN_8822C(x) ((x) & (~BITS_DDMACH4_DLEN_8822C)) +#define BIT_GET_DDMACH4_DLEN_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH4_DLEN_8822C) & BIT_MASK_DDMACH4_DLEN_8822C) +#define BIT_SET_DDMACH4_DLEN_8822C(x, v) \ + (BIT_CLEAR_DDMACH4_DLEN_8822C(x) | BIT_DDMACH4_DLEN_8822C(v)) + +/* 2 REG_DDMA_CH5SA_8822C */ + +#define BIT_SHIFT_DDMACH5_SA_8822C 0 +#define BIT_MASK_DDMACH5_SA_8822C 0xffffffffL +#define BIT_DDMACH5_SA_8822C(x) \ + (((x) & BIT_MASK_DDMACH5_SA_8822C) << BIT_SHIFT_DDMACH5_SA_8822C) +#define BITS_DDMACH5_SA_8822C \ + (BIT_MASK_DDMACH5_SA_8822C << BIT_SHIFT_DDMACH5_SA_8822C) +#define BIT_CLEAR_DDMACH5_SA_8822C(x) ((x) & (~BITS_DDMACH5_SA_8822C)) +#define BIT_GET_DDMACH5_SA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH5_SA_8822C) & BIT_MASK_DDMACH5_SA_8822C) +#define BIT_SET_DDMACH5_SA_8822C(x, v) \ + (BIT_CLEAR_DDMACH5_SA_8822C(x) | BIT_DDMACH5_SA_8822C(v)) + +/* 2 REG_DDMA_CH5DA_8822C */ + +#define BIT_SHIFT_DDMACH5_DA_8822C 0 +#define BIT_MASK_DDMACH5_DA_8822C 0xffffffffL +#define BIT_DDMACH5_DA_8822C(x) \ + (((x) & BIT_MASK_DDMACH5_DA_8822C) << BIT_SHIFT_DDMACH5_DA_8822C) +#define BITS_DDMACH5_DA_8822C \ + (BIT_MASK_DDMACH5_DA_8822C << BIT_SHIFT_DDMACH5_DA_8822C) +#define BIT_CLEAR_DDMACH5_DA_8822C(x) ((x) & (~BITS_DDMACH5_DA_8822C)) +#define BIT_GET_DDMACH5_DA_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DA_8822C) & BIT_MASK_DDMACH5_DA_8822C) +#define BIT_SET_DDMACH5_DA_8822C(x, v) \ + (BIT_CLEAR_DDMACH5_DA_8822C(x) | BIT_DDMACH5_DA_8822C(v)) + +/* 2 REG_DDMA_CH5CTRL_8822C */ +#define BIT_DDMACH5_OWN_8822C BIT(31) +#define BIT_DDMACH5_IDMEM_ERR_8822C BIT(30) +#define BIT_DDMACH5_CHKSUM_EN_8822C BIT(29) +#define BIT_DDMACH5_DA_W_DISABLE_8822C BIT(28) +#define BIT_DDMACH5_CHKSUM_STS_8822C BIT(27) +#define BIT_DDMACH5_DDMA_MODE_8822C BIT(26) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_DDMACH5_DLEN_8822C 0 +#define BIT_MASK_DDMACH5_DLEN_8822C 0x3ffff +#define BIT_DDMACH5_DLEN_8822C(x) \ + (((x) & BIT_MASK_DDMACH5_DLEN_8822C) << BIT_SHIFT_DDMACH5_DLEN_8822C) +#define BITS_DDMACH5_DLEN_8822C \ + (BIT_MASK_DDMACH5_DLEN_8822C << BIT_SHIFT_DDMACH5_DLEN_8822C) +#define BIT_CLEAR_DDMACH5_DLEN_8822C(x) ((x) & (~BITS_DDMACH5_DLEN_8822C)) +#define BIT_GET_DDMACH5_DLEN_8822C(x) \ + (((x) >> BIT_SHIFT_DDMACH5_DLEN_8822C) & BIT_MASK_DDMACH5_DLEN_8822C) +#define BIT_SET_DDMACH5_DLEN_8822C(x, v) \ + (BIT_CLEAR_DDMACH5_DLEN_8822C(x) | BIT_DDMACH5_DLEN_8822C(v)) + +/* 2 REG_DDMA_INT_MSK_8822C */ +#define BIT_DDMACH5_MSK_8822C BIT(5) +#define BIT_DDMACH4_MSK_8822C BIT(4) +#define BIT_DDMACH3_MSK_8822C BIT(3) +#define BIT_DDMACH2_MSK_8822C BIT(2) +#define BIT_DDMACH1_MSK_8822C BIT(1) +#define BIT_DDMACH0_MSK_8822C BIT(0) + +/* 2 REG_DDMA_CHSTATUS_8822C */ +#define BIT_DDMACH5_BUSY_8822C BIT(5) +#define BIT_DDMACH4_BUSY_8822C BIT(4) +#define BIT_DDMACH3_BUSY_8822C BIT(3) +#define BIT_DDMACH2_BUSY_8822C BIT(2) +#define BIT_DDMACH1_BUSY_8822C BIT(1) +#define BIT_DDMACH0_BUSY_8822C BIT(0) + +/* 2 REG_DDMA_CHKSUM_8822C */ + +#define BIT_SHIFT_IDDMA0_CHKSUM_8822C 0 +#define BIT_MASK_IDDMA0_CHKSUM_8822C 0xffff +#define BIT_IDDMA0_CHKSUM_8822C(x) \ + (((x) & BIT_MASK_IDDMA0_CHKSUM_8822C) << BIT_SHIFT_IDDMA0_CHKSUM_8822C) +#define BITS_IDDMA0_CHKSUM_8822C \ + (BIT_MASK_IDDMA0_CHKSUM_8822C << BIT_SHIFT_IDDMA0_CHKSUM_8822C) +#define BIT_CLEAR_IDDMA0_CHKSUM_8822C(x) ((x) & (~BITS_IDDMA0_CHKSUM_8822C)) +#define BIT_GET_IDDMA0_CHKSUM_8822C(x) \ + (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8822C) & BIT_MASK_IDDMA0_CHKSUM_8822C) +#define BIT_SET_IDDMA0_CHKSUM_8822C(x, v) \ + (BIT_CLEAR_IDDMA0_CHKSUM_8822C(x) | BIT_IDDMA0_CHKSUM_8822C(v)) + +/* 2 REG_DDMA_MONITOR_8822C */ +#define BIT_IDDMA0_PERMU_UNDERFLOW_8822C BIT(14) +#define BIT_IDDMA0_FIFO_UNDERFLOW_8822C BIT(13) +#define BIT_IDDMA0_FIFO_OVERFLOW_8822C BIT(12) +#define BIT_CH5_ERR_8822C BIT(5) +#define BIT_CH4_ERR_8822C BIT(4) +#define BIT_CH3_ERR_8822C BIT(3) +#define BIT_CH2_ERR_8822C BIT(2) +#define BIT_CH1_ERR_8822C BIT(1) +#define BIT_CH0_ERR_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_PCIE_CTRL_8822C */ +#define BIT_PCIEIO_PERSTB_SEL_8822C BIT(31) + +#define BIT_SHIFT_PCIE_MAX_RXDMA_8822C 28 +#define BIT_MASK_PCIE_MAX_RXDMA_8822C 0x7 +#define BIT_PCIE_MAX_RXDMA_8822C(x) \ + (((x) & BIT_MASK_PCIE_MAX_RXDMA_8822C) \ + << BIT_SHIFT_PCIE_MAX_RXDMA_8822C) +#define BITS_PCIE_MAX_RXDMA_8822C \ + (BIT_MASK_PCIE_MAX_RXDMA_8822C << BIT_SHIFT_PCIE_MAX_RXDMA_8822C) +#define BIT_CLEAR_PCIE_MAX_RXDMA_8822C(x) ((x) & (~BITS_PCIE_MAX_RXDMA_8822C)) +#define BIT_GET_PCIE_MAX_RXDMA_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA_8822C) & \ + BIT_MASK_PCIE_MAX_RXDMA_8822C) +#define BIT_SET_PCIE_MAX_RXDMA_8822C(x, v) \ + (BIT_CLEAR_PCIE_MAX_RXDMA_8822C(x) | BIT_PCIE_MAX_RXDMA_8822C(v)) + +#define BIT_SHIFT_PCIE_MAX_TXDMA_8822C 24 +#define BIT_MASK_PCIE_MAX_TXDMA_8822C 0x7 +#define BIT_PCIE_MAX_TXDMA_8822C(x) \ + (((x) & BIT_MASK_PCIE_MAX_TXDMA_8822C) \ + << BIT_SHIFT_PCIE_MAX_TXDMA_8822C) +#define BITS_PCIE_MAX_TXDMA_8822C \ + (BIT_MASK_PCIE_MAX_TXDMA_8822C << BIT_SHIFT_PCIE_MAX_TXDMA_8822C) +#define BIT_CLEAR_PCIE_MAX_TXDMA_8822C(x) ((x) & (~BITS_PCIE_MAX_TXDMA_8822C)) +#define BIT_GET_PCIE_MAX_TXDMA_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA_8822C) & \ + BIT_MASK_PCIE_MAX_TXDMA_8822C) +#define BIT_SET_PCIE_MAX_TXDMA_8822C(x, v) \ + (BIT_CLEAR_PCIE_MAX_TXDMA_8822C(x) | BIT_PCIE_MAX_TXDMA_8822C(v)) + +#define BIT_EN_CPL_TIMEOUT_PS_8822C BIT(22) +#define BIT_REG_TXDMA_FAIL_PS_8822C BIT(21) +#define BIT_PCIE_RST_TRXDMA_INTF_8822C BIT(20) +#define BIT_EN_HWENTR_L1_8822C BIT(19) +#define BIT_EN_ADV_CLKGATE_8822C BIT(18) +#define BIT_PCIE_EN_SWENT_L23_8822C BIT(17) +#define BIT_PCIE_EN_HWEXT_L1_8822C BIT(16) +#define BIT_RX_CLOSE_EN_8822C BIT(15) +#define BIT_STOP_BCNQ_8822C BIT(14) +#define BIT_STOP_MGQ_8822C BIT(13) +#define BIT_STOP_VOQ_8822C BIT(12) +#define BIT_STOP_VIQ_8822C BIT(11) +#define BIT_STOP_BEQ_8822C BIT(10) +#define BIT_STOP_BKQ_8822C BIT(9) +#define BIT_STOP_RXQ_8822C BIT(8) +#define BIT_STOP_HI7Q_8822C BIT(7) +#define BIT_STOP_HI6Q_8822C BIT(6) +#define BIT_STOP_HI5Q_8822C BIT(5) +#define BIT_STOP_HI4Q_8822C BIT(4) +#define BIT_STOP_HI3Q_8822C BIT(3) +#define BIT_STOP_HI2Q_8822C BIT(2) +#define BIT_STOP_HI1Q_8822C BIT(1) +#define BIT_STOP_HI0Q_8822C BIT(0) + +/* 2 REG_INT_MIG_8822C */ + +#define BIT_SHIFT_TRXCOUNTER_MATCH_8822C 24 +#define BIT_MASK_TRXCOUNTER_MATCH_8822C 0xff +#define BIT_TRXCOUNTER_MATCH_8822C(x) \ + (((x) & BIT_MASK_TRXCOUNTER_MATCH_8822C) \ + << BIT_SHIFT_TRXCOUNTER_MATCH_8822C) +#define BITS_TRXCOUNTER_MATCH_8822C \ + (BIT_MASK_TRXCOUNTER_MATCH_8822C << BIT_SHIFT_TRXCOUNTER_MATCH_8822C) +#define BIT_CLEAR_TRXCOUNTER_MATCH_8822C(x) \ + ((x) & (~BITS_TRXCOUNTER_MATCH_8822C)) +#define BIT_GET_TRXCOUNTER_MATCH_8822C(x) \ + (((x) >> BIT_SHIFT_TRXCOUNTER_MATCH_8822C) & \ + BIT_MASK_TRXCOUNTER_MATCH_8822C) +#define BIT_SET_TRXCOUNTER_MATCH_8822C(x, v) \ + (BIT_CLEAR_TRXCOUNTER_MATCH_8822C(x) | BIT_TRXCOUNTER_MATCH_8822C(v)) + +#define BIT_SHIFT_TRXTIMER_MATCH_8822C 16 +#define BIT_MASK_TRXTIMER_MATCH_8822C 0xff +#define BIT_TRXTIMER_MATCH_8822C(x) \ + (((x) & BIT_MASK_TRXTIMER_MATCH_8822C) \ + << BIT_SHIFT_TRXTIMER_MATCH_8822C) +#define BITS_TRXTIMER_MATCH_8822C \ + (BIT_MASK_TRXTIMER_MATCH_8822C << BIT_SHIFT_TRXTIMER_MATCH_8822C) +#define BIT_CLEAR_TRXTIMER_MATCH_8822C(x) ((x) & (~BITS_TRXTIMER_MATCH_8822C)) +#define BIT_GET_TRXTIMER_MATCH_8822C(x) \ + (((x) >> BIT_SHIFT_TRXTIMER_MATCH_8822C) & \ + BIT_MASK_TRXTIMER_MATCH_8822C) +#define BIT_SET_TRXTIMER_MATCH_8822C(x, v) \ + (BIT_CLEAR_TRXTIMER_MATCH_8822C(x) | BIT_TRXTIMER_MATCH_8822C(v)) + +#define BIT_SHIFT_TRXTIMER_UNIT_8822C 0 +#define BIT_MASK_TRXTIMER_UNIT_8822C 0x3 +#define BIT_TRXTIMER_UNIT_8822C(x) \ + (((x) & BIT_MASK_TRXTIMER_UNIT_8822C) << BIT_SHIFT_TRXTIMER_UNIT_8822C) +#define BITS_TRXTIMER_UNIT_8822C \ + (BIT_MASK_TRXTIMER_UNIT_8822C << BIT_SHIFT_TRXTIMER_UNIT_8822C) +#define BIT_CLEAR_TRXTIMER_UNIT_8822C(x) ((x) & (~BITS_TRXTIMER_UNIT_8822C)) +#define BIT_GET_TRXTIMER_UNIT_8822C(x) \ + (((x) >> BIT_SHIFT_TRXTIMER_UNIT_8822C) & BIT_MASK_TRXTIMER_UNIT_8822C) +#define BIT_SET_TRXTIMER_UNIT_8822C(x, v) \ + (BIT_CLEAR_TRXTIMER_UNIT_8822C(x) | BIT_TRXTIMER_UNIT_8822C(v)) + +/* 2 REG_BCNQ_TXBD_DESA_8822C */ + +#define BIT_SHIFT_BCNQ_TXBD_DESA_8822C 0 +#define BIT_MASK_BCNQ_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_BCNQ_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_BCNQ_TXBD_DESA_8822C) \ + << BIT_SHIFT_BCNQ_TXBD_DESA_8822C) +#define BITS_BCNQ_TXBD_DESA_8822C \ + (BIT_MASK_BCNQ_TXBD_DESA_8822C << BIT_SHIFT_BCNQ_TXBD_DESA_8822C) +#define BIT_CLEAR_BCNQ_TXBD_DESA_8822C(x) ((x) & (~BITS_BCNQ_TXBD_DESA_8822C)) +#define BIT_GET_BCNQ_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA_8822C) & \ + BIT_MASK_BCNQ_TXBD_DESA_8822C) +#define BIT_SET_BCNQ_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_BCNQ_TXBD_DESA_8822C(x) | BIT_BCNQ_TXBD_DESA_8822C(v)) + +/* 2 REG_MGQ_TXBD_DESA_8822C */ + +#define BIT_SHIFT_MGQ_TXBD_DESA_8822C 0 +#define BIT_MASK_MGQ_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_MGQ_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_MGQ_TXBD_DESA_8822C) << BIT_SHIFT_MGQ_TXBD_DESA_8822C) +#define BITS_MGQ_TXBD_DESA_8822C \ + (BIT_MASK_MGQ_TXBD_DESA_8822C << BIT_SHIFT_MGQ_TXBD_DESA_8822C) +#define BIT_CLEAR_MGQ_TXBD_DESA_8822C(x) ((x) & (~BITS_MGQ_TXBD_DESA_8822C)) +#define BIT_GET_MGQ_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_TXBD_DESA_8822C) & BIT_MASK_MGQ_TXBD_DESA_8822C) +#define BIT_SET_MGQ_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_MGQ_TXBD_DESA_8822C(x) | BIT_MGQ_TXBD_DESA_8822C(v)) + +/* 2 REG_VOQ_TXBD_DESA_8822C */ + +#define BIT_SHIFT_VOQ_TXBD_DESA_8822C 0 +#define BIT_MASK_VOQ_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_VOQ_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_VOQ_TXBD_DESA_8822C) << BIT_SHIFT_VOQ_TXBD_DESA_8822C) +#define BITS_VOQ_TXBD_DESA_8822C \ + (BIT_MASK_VOQ_TXBD_DESA_8822C << BIT_SHIFT_VOQ_TXBD_DESA_8822C) +#define BIT_CLEAR_VOQ_TXBD_DESA_8822C(x) ((x) & (~BITS_VOQ_TXBD_DESA_8822C)) +#define BIT_GET_VOQ_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_VOQ_TXBD_DESA_8822C) & BIT_MASK_VOQ_TXBD_DESA_8822C) +#define BIT_SET_VOQ_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_VOQ_TXBD_DESA_8822C(x) | BIT_VOQ_TXBD_DESA_8822C(v)) + +/* 2 REG_VIQ_TXBD_DESA_8822C */ + +#define BIT_SHIFT_VIQ_TXBD_DESA_8822C 0 +#define BIT_MASK_VIQ_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_VIQ_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_VIQ_TXBD_DESA_8822C) << BIT_SHIFT_VIQ_TXBD_DESA_8822C) +#define BITS_VIQ_TXBD_DESA_8822C \ + (BIT_MASK_VIQ_TXBD_DESA_8822C << BIT_SHIFT_VIQ_TXBD_DESA_8822C) +#define BIT_CLEAR_VIQ_TXBD_DESA_8822C(x) ((x) & (~BITS_VIQ_TXBD_DESA_8822C)) +#define BIT_GET_VIQ_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_VIQ_TXBD_DESA_8822C) & BIT_MASK_VIQ_TXBD_DESA_8822C) +#define BIT_SET_VIQ_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_VIQ_TXBD_DESA_8822C(x) | BIT_VIQ_TXBD_DESA_8822C(v)) + +/* 2 REG_BEQ_TXBD_DESA_8822C */ + +#define BIT_SHIFT_BEQ_TXBD_DESA_8822C 0 +#define BIT_MASK_BEQ_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_BEQ_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_BEQ_TXBD_DESA_8822C) << BIT_SHIFT_BEQ_TXBD_DESA_8822C) +#define BITS_BEQ_TXBD_DESA_8822C \ + (BIT_MASK_BEQ_TXBD_DESA_8822C << BIT_SHIFT_BEQ_TXBD_DESA_8822C) +#define BIT_CLEAR_BEQ_TXBD_DESA_8822C(x) ((x) & (~BITS_BEQ_TXBD_DESA_8822C)) +#define BIT_GET_BEQ_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_BEQ_TXBD_DESA_8822C) & BIT_MASK_BEQ_TXBD_DESA_8822C) +#define BIT_SET_BEQ_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_BEQ_TXBD_DESA_8822C(x) | BIT_BEQ_TXBD_DESA_8822C(v)) + +/* 2 REG_BKQ_TXBD_DESA_8822C */ + +#define BIT_SHIFT_BKQ_TXBD_DESA_8822C 0 +#define BIT_MASK_BKQ_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_BKQ_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_BKQ_TXBD_DESA_8822C) << BIT_SHIFT_BKQ_TXBD_DESA_8822C) +#define BITS_BKQ_TXBD_DESA_8822C \ + (BIT_MASK_BKQ_TXBD_DESA_8822C << BIT_SHIFT_BKQ_TXBD_DESA_8822C) +#define BIT_CLEAR_BKQ_TXBD_DESA_8822C(x) ((x) & (~BITS_BKQ_TXBD_DESA_8822C)) +#define BIT_GET_BKQ_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_BKQ_TXBD_DESA_8822C) & BIT_MASK_BKQ_TXBD_DESA_8822C) +#define BIT_SET_BKQ_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_BKQ_TXBD_DESA_8822C(x) | BIT_BKQ_TXBD_DESA_8822C(v)) + +/* 2 REG_RXQ_RXBD_DESA_8822C */ + +#define BIT_SHIFT_RXQ_RXBD_DESA_8822C 0 +#define BIT_MASK_RXQ_RXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_RXQ_RXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_RXQ_RXBD_DESA_8822C) << BIT_SHIFT_RXQ_RXBD_DESA_8822C) +#define BITS_RXQ_RXBD_DESA_8822C \ + (BIT_MASK_RXQ_RXBD_DESA_8822C << BIT_SHIFT_RXQ_RXBD_DESA_8822C) +#define BIT_CLEAR_RXQ_RXBD_DESA_8822C(x) ((x) & (~BITS_RXQ_RXBD_DESA_8822C)) +#define BIT_GET_RXQ_RXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_RXQ_RXBD_DESA_8822C) & BIT_MASK_RXQ_RXBD_DESA_8822C) +#define BIT_SET_RXQ_RXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_RXQ_RXBD_DESA_8822C(x) | BIT_RXQ_RXBD_DESA_8822C(v)) + +/* 2 REG_HI0Q_TXBD_DESA_8822C */ + +#define BIT_SHIFT_HI0Q_TXBD_DESA_8822C 0 +#define BIT_MASK_HI0Q_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_HI0Q_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_HI0Q_TXBD_DESA_8822C) \ + << BIT_SHIFT_HI0Q_TXBD_DESA_8822C) +#define BITS_HI0Q_TXBD_DESA_8822C \ + (BIT_MASK_HI0Q_TXBD_DESA_8822C << BIT_SHIFT_HI0Q_TXBD_DESA_8822C) +#define BIT_CLEAR_HI0Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI0Q_TXBD_DESA_8822C)) +#define BIT_GET_HI0Q_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_8822C) & \ + BIT_MASK_HI0Q_TXBD_DESA_8822C) +#define BIT_SET_HI0Q_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_HI0Q_TXBD_DESA_8822C(x) | BIT_HI0Q_TXBD_DESA_8822C(v)) + +/* 2 REG_HI1Q_TXBD_DESA_8822C */ + +#define BIT_SHIFT_HI1Q_TXBD_DESA_8822C 0 +#define BIT_MASK_HI1Q_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_HI1Q_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_HI1Q_TXBD_DESA_8822C) \ + << BIT_SHIFT_HI1Q_TXBD_DESA_8822C) +#define BITS_HI1Q_TXBD_DESA_8822C \ + (BIT_MASK_HI1Q_TXBD_DESA_8822C << BIT_SHIFT_HI1Q_TXBD_DESA_8822C) +#define BIT_CLEAR_HI1Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI1Q_TXBD_DESA_8822C)) +#define BIT_GET_HI1Q_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_8822C) & \ + BIT_MASK_HI1Q_TXBD_DESA_8822C) +#define BIT_SET_HI1Q_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_HI1Q_TXBD_DESA_8822C(x) | BIT_HI1Q_TXBD_DESA_8822C(v)) + +/* 2 REG_HI2Q_TXBD_DESA_8822C */ + +#define BIT_SHIFT_HI2Q_TXBD_DESA_8822C 0 +#define BIT_MASK_HI2Q_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_HI2Q_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_HI2Q_TXBD_DESA_8822C) \ + << BIT_SHIFT_HI2Q_TXBD_DESA_8822C) +#define BITS_HI2Q_TXBD_DESA_8822C \ + (BIT_MASK_HI2Q_TXBD_DESA_8822C << BIT_SHIFT_HI2Q_TXBD_DESA_8822C) +#define BIT_CLEAR_HI2Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI2Q_TXBD_DESA_8822C)) +#define BIT_GET_HI2Q_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_8822C) & \ + BIT_MASK_HI2Q_TXBD_DESA_8822C) +#define BIT_SET_HI2Q_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_HI2Q_TXBD_DESA_8822C(x) | BIT_HI2Q_TXBD_DESA_8822C(v)) + +/* 2 REG_HI3Q_TXBD_DESA_8822C */ + +#define BIT_SHIFT_HI3Q_TXBD_DESA_8822C 0 +#define BIT_MASK_HI3Q_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_HI3Q_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_HI3Q_TXBD_DESA_8822C) \ + << BIT_SHIFT_HI3Q_TXBD_DESA_8822C) +#define BITS_HI3Q_TXBD_DESA_8822C \ + (BIT_MASK_HI3Q_TXBD_DESA_8822C << BIT_SHIFT_HI3Q_TXBD_DESA_8822C) +#define BIT_CLEAR_HI3Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI3Q_TXBD_DESA_8822C)) +#define BIT_GET_HI3Q_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_8822C) & \ + BIT_MASK_HI3Q_TXBD_DESA_8822C) +#define BIT_SET_HI3Q_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_HI3Q_TXBD_DESA_8822C(x) | BIT_HI3Q_TXBD_DESA_8822C(v)) + +/* 2 REG_HI4Q_TXBD_DESA_8822C */ + +#define BIT_SHIFT_HI4Q_TXBD_DESA_8822C 0 +#define BIT_MASK_HI4Q_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_HI4Q_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_HI4Q_TXBD_DESA_8822C) \ + << BIT_SHIFT_HI4Q_TXBD_DESA_8822C) +#define BITS_HI4Q_TXBD_DESA_8822C \ + (BIT_MASK_HI4Q_TXBD_DESA_8822C << BIT_SHIFT_HI4Q_TXBD_DESA_8822C) +#define BIT_CLEAR_HI4Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI4Q_TXBD_DESA_8822C)) +#define BIT_GET_HI4Q_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_8822C) & \ + BIT_MASK_HI4Q_TXBD_DESA_8822C) +#define BIT_SET_HI4Q_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_HI4Q_TXBD_DESA_8822C(x) | BIT_HI4Q_TXBD_DESA_8822C(v)) + +/* 2 REG_HI5Q_TXBD_DESA_8822C */ + +#define BIT_SHIFT_HI5Q_TXBD_DESA_8822C 0 +#define BIT_MASK_HI5Q_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_HI5Q_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_HI5Q_TXBD_DESA_8822C) \ + << BIT_SHIFT_HI5Q_TXBD_DESA_8822C) +#define BITS_HI5Q_TXBD_DESA_8822C \ + (BIT_MASK_HI5Q_TXBD_DESA_8822C << BIT_SHIFT_HI5Q_TXBD_DESA_8822C) +#define BIT_CLEAR_HI5Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI5Q_TXBD_DESA_8822C)) +#define BIT_GET_HI5Q_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_8822C) & \ + BIT_MASK_HI5Q_TXBD_DESA_8822C) +#define BIT_SET_HI5Q_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_HI5Q_TXBD_DESA_8822C(x) | BIT_HI5Q_TXBD_DESA_8822C(v)) + +/* 2 REG_HI6Q_TXBD_DESA_8822C */ + +#define BIT_SHIFT_HI6Q_TXBD_DESA_8822C 0 +#define BIT_MASK_HI6Q_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_HI6Q_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_HI6Q_TXBD_DESA_8822C) \ + << BIT_SHIFT_HI6Q_TXBD_DESA_8822C) +#define BITS_HI6Q_TXBD_DESA_8822C \ + (BIT_MASK_HI6Q_TXBD_DESA_8822C << BIT_SHIFT_HI6Q_TXBD_DESA_8822C) +#define BIT_CLEAR_HI6Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI6Q_TXBD_DESA_8822C)) +#define BIT_GET_HI6Q_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_8822C) & \ + BIT_MASK_HI6Q_TXBD_DESA_8822C) +#define BIT_SET_HI6Q_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_HI6Q_TXBD_DESA_8822C(x) | BIT_HI6Q_TXBD_DESA_8822C(v)) + +/* 2 REG_HI7Q_TXBD_DESA_8822C */ + +#define BIT_SHIFT_HI7Q_TXBD_DESA_8822C 0 +#define BIT_MASK_HI7Q_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_HI7Q_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_HI7Q_TXBD_DESA_8822C) \ + << BIT_SHIFT_HI7Q_TXBD_DESA_8822C) +#define BITS_HI7Q_TXBD_DESA_8822C \ + (BIT_MASK_HI7Q_TXBD_DESA_8822C << BIT_SHIFT_HI7Q_TXBD_DESA_8822C) +#define BIT_CLEAR_HI7Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI7Q_TXBD_DESA_8822C)) +#define BIT_GET_HI7Q_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_8822C) & \ + BIT_MASK_HI7Q_TXBD_DESA_8822C) +#define BIT_SET_HI7Q_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_HI7Q_TXBD_DESA_8822C(x) | BIT_HI7Q_TXBD_DESA_8822C(v)) + +/* 2 REG_MGQ_TXBD_NUM_8822C */ +#define BIT_PCIE_MGQ_FLAG_8822C BIT(14) + +#define BIT_SHIFT_MGQ_DESC_MODE_8822C 12 +#define BIT_MASK_MGQ_DESC_MODE_8822C 0x3 +#define BIT_MGQ_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_MGQ_DESC_MODE_8822C) << BIT_SHIFT_MGQ_DESC_MODE_8822C) +#define BITS_MGQ_DESC_MODE_8822C \ + (BIT_MASK_MGQ_DESC_MODE_8822C << BIT_SHIFT_MGQ_DESC_MODE_8822C) +#define BIT_CLEAR_MGQ_DESC_MODE_8822C(x) ((x) & (~BITS_MGQ_DESC_MODE_8822C)) +#define BIT_GET_MGQ_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_MODE_8822C) & BIT_MASK_MGQ_DESC_MODE_8822C) +#define BIT_SET_MGQ_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_MGQ_DESC_MODE_8822C(x) | BIT_MGQ_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_MGQ_DESC_NUM_8822C 0 +#define BIT_MASK_MGQ_DESC_NUM_8822C 0xfff +#define BIT_MGQ_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_MGQ_DESC_NUM_8822C) << BIT_SHIFT_MGQ_DESC_NUM_8822C) +#define BITS_MGQ_DESC_NUM_8822C \ + (BIT_MASK_MGQ_DESC_NUM_8822C << BIT_SHIFT_MGQ_DESC_NUM_8822C) +#define BIT_CLEAR_MGQ_DESC_NUM_8822C(x) ((x) & (~BITS_MGQ_DESC_NUM_8822C)) +#define BIT_GET_MGQ_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_DESC_NUM_8822C) & BIT_MASK_MGQ_DESC_NUM_8822C) +#define BIT_SET_MGQ_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_MGQ_DESC_NUM_8822C(x) | BIT_MGQ_DESC_NUM_8822C(v)) + +/* 2 REG_RX_RXBD_NUM_8822C */ +#define BIT_SYS_32_64_8822C BIT(15) + +#define BIT_SHIFT_BCNQ_DESC_MODE_8822C 13 +#define BIT_MASK_BCNQ_DESC_MODE_8822C 0x3 +#define BIT_BCNQ_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_BCNQ_DESC_MODE_8822C) \ + << BIT_SHIFT_BCNQ_DESC_MODE_8822C) +#define BITS_BCNQ_DESC_MODE_8822C \ + (BIT_MASK_BCNQ_DESC_MODE_8822C << BIT_SHIFT_BCNQ_DESC_MODE_8822C) +#define BIT_CLEAR_BCNQ_DESC_MODE_8822C(x) ((x) & (~BITS_BCNQ_DESC_MODE_8822C)) +#define BIT_GET_BCNQ_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_BCNQ_DESC_MODE_8822C) & \ + BIT_MASK_BCNQ_DESC_MODE_8822C) +#define BIT_SET_BCNQ_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_BCNQ_DESC_MODE_8822C(x) | BIT_BCNQ_DESC_MODE_8822C(v)) + +#define BIT_PCIE_BCNQ_FLAG_8822C BIT(12) + +#define BIT_SHIFT_RXQ_DESC_NUM_8822C 0 +#define BIT_MASK_RXQ_DESC_NUM_8822C 0xfff +#define BIT_RXQ_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_RXQ_DESC_NUM_8822C) << BIT_SHIFT_RXQ_DESC_NUM_8822C) +#define BITS_RXQ_DESC_NUM_8822C \ + (BIT_MASK_RXQ_DESC_NUM_8822C << BIT_SHIFT_RXQ_DESC_NUM_8822C) +#define BIT_CLEAR_RXQ_DESC_NUM_8822C(x) ((x) & (~BITS_RXQ_DESC_NUM_8822C)) +#define BIT_GET_RXQ_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_RXQ_DESC_NUM_8822C) & BIT_MASK_RXQ_DESC_NUM_8822C) +#define BIT_SET_RXQ_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_RXQ_DESC_NUM_8822C(x) | BIT_RXQ_DESC_NUM_8822C(v)) + +/* 2 REG_VOQ_TXBD_NUM_8822C */ +#define BIT_PCIE_VOQ_FLAG_8822C BIT(14) + +#define BIT_SHIFT_VOQ_DESC_MODE_8822C 12 +#define BIT_MASK_VOQ_DESC_MODE_8822C 0x3 +#define BIT_VOQ_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_VOQ_DESC_MODE_8822C) << BIT_SHIFT_VOQ_DESC_MODE_8822C) +#define BITS_VOQ_DESC_MODE_8822C \ + (BIT_MASK_VOQ_DESC_MODE_8822C << BIT_SHIFT_VOQ_DESC_MODE_8822C) +#define BIT_CLEAR_VOQ_DESC_MODE_8822C(x) ((x) & (~BITS_VOQ_DESC_MODE_8822C)) +#define BIT_GET_VOQ_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_MODE_8822C) & BIT_MASK_VOQ_DESC_MODE_8822C) +#define BIT_SET_VOQ_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_VOQ_DESC_MODE_8822C(x) | BIT_VOQ_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_VOQ_DESC_NUM_8822C 0 +#define BIT_MASK_VOQ_DESC_NUM_8822C 0xfff +#define BIT_VOQ_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_VOQ_DESC_NUM_8822C) << BIT_SHIFT_VOQ_DESC_NUM_8822C) +#define BITS_VOQ_DESC_NUM_8822C \ + (BIT_MASK_VOQ_DESC_NUM_8822C << BIT_SHIFT_VOQ_DESC_NUM_8822C) +#define BIT_CLEAR_VOQ_DESC_NUM_8822C(x) ((x) & (~BITS_VOQ_DESC_NUM_8822C)) +#define BIT_GET_VOQ_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_VOQ_DESC_NUM_8822C) & BIT_MASK_VOQ_DESC_NUM_8822C) +#define BIT_SET_VOQ_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_VOQ_DESC_NUM_8822C(x) | BIT_VOQ_DESC_NUM_8822C(v)) + +/* 2 REG_VIQ_TXBD_NUM_8822C */ +#define BIT_PCIE_VIQ_FLAG_8822C BIT(14) + +#define BIT_SHIFT_VIQ_DESC_MODE_8822C 12 +#define BIT_MASK_VIQ_DESC_MODE_8822C 0x3 +#define BIT_VIQ_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_VIQ_DESC_MODE_8822C) << BIT_SHIFT_VIQ_DESC_MODE_8822C) +#define BITS_VIQ_DESC_MODE_8822C \ + (BIT_MASK_VIQ_DESC_MODE_8822C << BIT_SHIFT_VIQ_DESC_MODE_8822C) +#define BIT_CLEAR_VIQ_DESC_MODE_8822C(x) ((x) & (~BITS_VIQ_DESC_MODE_8822C)) +#define BIT_GET_VIQ_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_MODE_8822C) & BIT_MASK_VIQ_DESC_MODE_8822C) +#define BIT_SET_VIQ_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_VIQ_DESC_MODE_8822C(x) | BIT_VIQ_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_VIQ_DESC_NUM_8822C 0 +#define BIT_MASK_VIQ_DESC_NUM_8822C 0xfff +#define BIT_VIQ_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_VIQ_DESC_NUM_8822C) << BIT_SHIFT_VIQ_DESC_NUM_8822C) +#define BITS_VIQ_DESC_NUM_8822C \ + (BIT_MASK_VIQ_DESC_NUM_8822C << BIT_SHIFT_VIQ_DESC_NUM_8822C) +#define BIT_CLEAR_VIQ_DESC_NUM_8822C(x) ((x) & (~BITS_VIQ_DESC_NUM_8822C)) +#define BIT_GET_VIQ_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_VIQ_DESC_NUM_8822C) & BIT_MASK_VIQ_DESC_NUM_8822C) +#define BIT_SET_VIQ_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_VIQ_DESC_NUM_8822C(x) | BIT_VIQ_DESC_NUM_8822C(v)) + +/* 2 REG_BEQ_TXBD_NUM_8822C */ +#define BIT_PCIE_BEQ_FLAG_8822C BIT(14) + +#define BIT_SHIFT_BEQ_DESC_MODE_8822C 12 +#define BIT_MASK_BEQ_DESC_MODE_8822C 0x3 +#define BIT_BEQ_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_BEQ_DESC_MODE_8822C) << BIT_SHIFT_BEQ_DESC_MODE_8822C) +#define BITS_BEQ_DESC_MODE_8822C \ + (BIT_MASK_BEQ_DESC_MODE_8822C << BIT_SHIFT_BEQ_DESC_MODE_8822C) +#define BIT_CLEAR_BEQ_DESC_MODE_8822C(x) ((x) & (~BITS_BEQ_DESC_MODE_8822C)) +#define BIT_GET_BEQ_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_MODE_8822C) & BIT_MASK_BEQ_DESC_MODE_8822C) +#define BIT_SET_BEQ_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_BEQ_DESC_MODE_8822C(x) | BIT_BEQ_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_BEQ_DESC_NUM_8822C 0 +#define BIT_MASK_BEQ_DESC_NUM_8822C 0xfff +#define BIT_BEQ_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_BEQ_DESC_NUM_8822C) << BIT_SHIFT_BEQ_DESC_NUM_8822C) +#define BITS_BEQ_DESC_NUM_8822C \ + (BIT_MASK_BEQ_DESC_NUM_8822C << BIT_SHIFT_BEQ_DESC_NUM_8822C) +#define BIT_CLEAR_BEQ_DESC_NUM_8822C(x) ((x) & (~BITS_BEQ_DESC_NUM_8822C)) +#define BIT_GET_BEQ_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_BEQ_DESC_NUM_8822C) & BIT_MASK_BEQ_DESC_NUM_8822C) +#define BIT_SET_BEQ_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_BEQ_DESC_NUM_8822C(x) | BIT_BEQ_DESC_NUM_8822C(v)) + +/* 2 REG_BKQ_TXBD_NUM_8822C */ +#define BIT_PCIE_BKQ_FLAG_8822C BIT(14) + +#define BIT_SHIFT_BKQ_DESC_MODE_8822C 12 +#define BIT_MASK_BKQ_DESC_MODE_8822C 0x3 +#define BIT_BKQ_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_BKQ_DESC_MODE_8822C) << BIT_SHIFT_BKQ_DESC_MODE_8822C) +#define BITS_BKQ_DESC_MODE_8822C \ + (BIT_MASK_BKQ_DESC_MODE_8822C << BIT_SHIFT_BKQ_DESC_MODE_8822C) +#define BIT_CLEAR_BKQ_DESC_MODE_8822C(x) ((x) & (~BITS_BKQ_DESC_MODE_8822C)) +#define BIT_GET_BKQ_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_MODE_8822C) & BIT_MASK_BKQ_DESC_MODE_8822C) +#define BIT_SET_BKQ_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_BKQ_DESC_MODE_8822C(x) | BIT_BKQ_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_BKQ_DESC_NUM_8822C 0 +#define BIT_MASK_BKQ_DESC_NUM_8822C 0xfff +#define BIT_BKQ_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_BKQ_DESC_NUM_8822C) << BIT_SHIFT_BKQ_DESC_NUM_8822C) +#define BITS_BKQ_DESC_NUM_8822C \ + (BIT_MASK_BKQ_DESC_NUM_8822C << BIT_SHIFT_BKQ_DESC_NUM_8822C) +#define BIT_CLEAR_BKQ_DESC_NUM_8822C(x) ((x) & (~BITS_BKQ_DESC_NUM_8822C)) +#define BIT_GET_BKQ_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_BKQ_DESC_NUM_8822C) & BIT_MASK_BKQ_DESC_NUM_8822C) +#define BIT_SET_BKQ_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_BKQ_DESC_NUM_8822C(x) | BIT_BKQ_DESC_NUM_8822C(v)) + +/* 2 REG_HI0Q_TXBD_NUM_8822C */ +#define BIT_HI0Q_FLAG_8822C BIT(14) + +#define BIT_SHIFT_HI0Q_DESC_MODE_8822C 12 +#define BIT_MASK_HI0Q_DESC_MODE_8822C 0x3 +#define BIT_HI0Q_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_HI0Q_DESC_MODE_8822C) \ + << BIT_SHIFT_HI0Q_DESC_MODE_8822C) +#define BITS_HI0Q_DESC_MODE_8822C \ + (BIT_MASK_HI0Q_DESC_MODE_8822C << BIT_SHIFT_HI0Q_DESC_MODE_8822C) +#define BIT_CLEAR_HI0Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI0Q_DESC_MODE_8822C)) +#define BIT_GET_HI0Q_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_MODE_8822C) & \ + BIT_MASK_HI0Q_DESC_MODE_8822C) +#define BIT_SET_HI0Q_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_HI0Q_DESC_MODE_8822C(x) | BIT_HI0Q_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_HI0Q_DESC_NUM_8822C 0 +#define BIT_MASK_HI0Q_DESC_NUM_8822C 0xfff +#define BIT_HI0Q_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_HI0Q_DESC_NUM_8822C) << BIT_SHIFT_HI0Q_DESC_NUM_8822C) +#define BITS_HI0Q_DESC_NUM_8822C \ + (BIT_MASK_HI0Q_DESC_NUM_8822C << BIT_SHIFT_HI0Q_DESC_NUM_8822C) +#define BIT_CLEAR_HI0Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI0Q_DESC_NUM_8822C)) +#define BIT_GET_HI0Q_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_HI0Q_DESC_NUM_8822C) & BIT_MASK_HI0Q_DESC_NUM_8822C) +#define BIT_SET_HI0Q_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_HI0Q_DESC_NUM_8822C(x) | BIT_HI0Q_DESC_NUM_8822C(v)) + +/* 2 REG_HI1Q_TXBD_NUM_8822C */ +#define BIT_HI1Q_FLAG_8822C BIT(14) + +#define BIT_SHIFT_HI1Q_DESC_MODE_8822C 12 +#define BIT_MASK_HI1Q_DESC_MODE_8822C 0x3 +#define BIT_HI1Q_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_HI1Q_DESC_MODE_8822C) \ + << BIT_SHIFT_HI1Q_DESC_MODE_8822C) +#define BITS_HI1Q_DESC_MODE_8822C \ + (BIT_MASK_HI1Q_DESC_MODE_8822C << BIT_SHIFT_HI1Q_DESC_MODE_8822C) +#define BIT_CLEAR_HI1Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI1Q_DESC_MODE_8822C)) +#define BIT_GET_HI1Q_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_MODE_8822C) & \ + BIT_MASK_HI1Q_DESC_MODE_8822C) +#define BIT_SET_HI1Q_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_HI1Q_DESC_MODE_8822C(x) | BIT_HI1Q_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_HI1Q_DESC_NUM_8822C 0 +#define BIT_MASK_HI1Q_DESC_NUM_8822C 0xfff +#define BIT_HI1Q_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_HI1Q_DESC_NUM_8822C) << BIT_SHIFT_HI1Q_DESC_NUM_8822C) +#define BITS_HI1Q_DESC_NUM_8822C \ + (BIT_MASK_HI1Q_DESC_NUM_8822C << BIT_SHIFT_HI1Q_DESC_NUM_8822C) +#define BIT_CLEAR_HI1Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI1Q_DESC_NUM_8822C)) +#define BIT_GET_HI1Q_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_HI1Q_DESC_NUM_8822C) & BIT_MASK_HI1Q_DESC_NUM_8822C) +#define BIT_SET_HI1Q_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_HI1Q_DESC_NUM_8822C(x) | BIT_HI1Q_DESC_NUM_8822C(v)) + +/* 2 REG_HI2Q_TXBD_NUM_8822C */ +#define BIT_HI2Q_FLAG_8822C BIT(14) + +#define BIT_SHIFT_HI2Q_DESC_MODE_8822C 12 +#define BIT_MASK_HI2Q_DESC_MODE_8822C 0x3 +#define BIT_HI2Q_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_HI2Q_DESC_MODE_8822C) \ + << BIT_SHIFT_HI2Q_DESC_MODE_8822C) +#define BITS_HI2Q_DESC_MODE_8822C \ + (BIT_MASK_HI2Q_DESC_MODE_8822C << BIT_SHIFT_HI2Q_DESC_MODE_8822C) +#define BIT_CLEAR_HI2Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI2Q_DESC_MODE_8822C)) +#define BIT_GET_HI2Q_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_MODE_8822C) & \ + BIT_MASK_HI2Q_DESC_MODE_8822C) +#define BIT_SET_HI2Q_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_HI2Q_DESC_MODE_8822C(x) | BIT_HI2Q_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_HI2Q_DESC_NUM_8822C 0 +#define BIT_MASK_HI2Q_DESC_NUM_8822C 0xfff +#define BIT_HI2Q_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_HI2Q_DESC_NUM_8822C) << BIT_SHIFT_HI2Q_DESC_NUM_8822C) +#define BITS_HI2Q_DESC_NUM_8822C \ + (BIT_MASK_HI2Q_DESC_NUM_8822C << BIT_SHIFT_HI2Q_DESC_NUM_8822C) +#define BIT_CLEAR_HI2Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI2Q_DESC_NUM_8822C)) +#define BIT_GET_HI2Q_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_HI2Q_DESC_NUM_8822C) & BIT_MASK_HI2Q_DESC_NUM_8822C) +#define BIT_SET_HI2Q_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_HI2Q_DESC_NUM_8822C(x) | BIT_HI2Q_DESC_NUM_8822C(v)) + +/* 2 REG_HI3Q_TXBD_NUM_8822C */ +#define BIT_HI3Q_FLAG_8822C BIT(14) + +#define BIT_SHIFT_HI3Q_DESC_MODE_8822C 12 +#define BIT_MASK_HI3Q_DESC_MODE_8822C 0x3 +#define BIT_HI3Q_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_HI3Q_DESC_MODE_8822C) \ + << BIT_SHIFT_HI3Q_DESC_MODE_8822C) +#define BITS_HI3Q_DESC_MODE_8822C \ + (BIT_MASK_HI3Q_DESC_MODE_8822C << BIT_SHIFT_HI3Q_DESC_MODE_8822C) +#define BIT_CLEAR_HI3Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI3Q_DESC_MODE_8822C)) +#define BIT_GET_HI3Q_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_MODE_8822C) & \ + BIT_MASK_HI3Q_DESC_MODE_8822C) +#define BIT_SET_HI3Q_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_HI3Q_DESC_MODE_8822C(x) | BIT_HI3Q_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_HI3Q_DESC_NUM_8822C 0 +#define BIT_MASK_HI3Q_DESC_NUM_8822C 0xfff +#define BIT_HI3Q_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_HI3Q_DESC_NUM_8822C) << BIT_SHIFT_HI3Q_DESC_NUM_8822C) +#define BITS_HI3Q_DESC_NUM_8822C \ + (BIT_MASK_HI3Q_DESC_NUM_8822C << BIT_SHIFT_HI3Q_DESC_NUM_8822C) +#define BIT_CLEAR_HI3Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI3Q_DESC_NUM_8822C)) +#define BIT_GET_HI3Q_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_HI3Q_DESC_NUM_8822C) & BIT_MASK_HI3Q_DESC_NUM_8822C) +#define BIT_SET_HI3Q_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_HI3Q_DESC_NUM_8822C(x) | BIT_HI3Q_DESC_NUM_8822C(v)) + +/* 2 REG_HI4Q_TXBD_NUM_8822C */ +#define BIT_HI4Q_FLAG_8822C BIT(14) + +#define BIT_SHIFT_HI4Q_DESC_MODE_8822C 12 +#define BIT_MASK_HI4Q_DESC_MODE_8822C 0x3 +#define BIT_HI4Q_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_HI4Q_DESC_MODE_8822C) \ + << BIT_SHIFT_HI4Q_DESC_MODE_8822C) +#define BITS_HI4Q_DESC_MODE_8822C \ + (BIT_MASK_HI4Q_DESC_MODE_8822C << BIT_SHIFT_HI4Q_DESC_MODE_8822C) +#define BIT_CLEAR_HI4Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI4Q_DESC_MODE_8822C)) +#define BIT_GET_HI4Q_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_MODE_8822C) & \ + BIT_MASK_HI4Q_DESC_MODE_8822C) +#define BIT_SET_HI4Q_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_HI4Q_DESC_MODE_8822C(x) | BIT_HI4Q_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_HI4Q_DESC_NUM_8822C 0 +#define BIT_MASK_HI4Q_DESC_NUM_8822C 0xfff +#define BIT_HI4Q_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_HI4Q_DESC_NUM_8822C) << BIT_SHIFT_HI4Q_DESC_NUM_8822C) +#define BITS_HI4Q_DESC_NUM_8822C \ + (BIT_MASK_HI4Q_DESC_NUM_8822C << BIT_SHIFT_HI4Q_DESC_NUM_8822C) +#define BIT_CLEAR_HI4Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI4Q_DESC_NUM_8822C)) +#define BIT_GET_HI4Q_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_HI4Q_DESC_NUM_8822C) & BIT_MASK_HI4Q_DESC_NUM_8822C) +#define BIT_SET_HI4Q_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_HI4Q_DESC_NUM_8822C(x) | BIT_HI4Q_DESC_NUM_8822C(v)) + +/* 2 REG_HI5Q_TXBD_NUM_8822C */ +#define BIT_HI5Q_FLAG_8822C BIT(14) + +#define BIT_SHIFT_HI5Q_DESC_MODE_8822C 12 +#define BIT_MASK_HI5Q_DESC_MODE_8822C 0x3 +#define BIT_HI5Q_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_HI5Q_DESC_MODE_8822C) \ + << BIT_SHIFT_HI5Q_DESC_MODE_8822C) +#define BITS_HI5Q_DESC_MODE_8822C \ + (BIT_MASK_HI5Q_DESC_MODE_8822C << BIT_SHIFT_HI5Q_DESC_MODE_8822C) +#define BIT_CLEAR_HI5Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI5Q_DESC_MODE_8822C)) +#define BIT_GET_HI5Q_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_MODE_8822C) & \ + BIT_MASK_HI5Q_DESC_MODE_8822C) +#define BIT_SET_HI5Q_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_HI5Q_DESC_MODE_8822C(x) | BIT_HI5Q_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_HI5Q_DESC_NUM_8822C 0 +#define BIT_MASK_HI5Q_DESC_NUM_8822C 0xfff +#define BIT_HI5Q_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_HI5Q_DESC_NUM_8822C) << BIT_SHIFT_HI5Q_DESC_NUM_8822C) +#define BITS_HI5Q_DESC_NUM_8822C \ + (BIT_MASK_HI5Q_DESC_NUM_8822C << BIT_SHIFT_HI5Q_DESC_NUM_8822C) +#define BIT_CLEAR_HI5Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI5Q_DESC_NUM_8822C)) +#define BIT_GET_HI5Q_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_HI5Q_DESC_NUM_8822C) & BIT_MASK_HI5Q_DESC_NUM_8822C) +#define BIT_SET_HI5Q_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_HI5Q_DESC_NUM_8822C(x) | BIT_HI5Q_DESC_NUM_8822C(v)) + +/* 2 REG_HI6Q_TXBD_NUM_8822C */ +#define BIT_HI6Q_FLAG_8822C BIT(14) + +#define BIT_SHIFT_HI6Q_DESC_MODE_8822C 12 +#define BIT_MASK_HI6Q_DESC_MODE_8822C 0x3 +#define BIT_HI6Q_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_HI6Q_DESC_MODE_8822C) \ + << BIT_SHIFT_HI6Q_DESC_MODE_8822C) +#define BITS_HI6Q_DESC_MODE_8822C \ + (BIT_MASK_HI6Q_DESC_MODE_8822C << BIT_SHIFT_HI6Q_DESC_MODE_8822C) +#define BIT_CLEAR_HI6Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI6Q_DESC_MODE_8822C)) +#define BIT_GET_HI6Q_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_MODE_8822C) & \ + BIT_MASK_HI6Q_DESC_MODE_8822C) +#define BIT_SET_HI6Q_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_HI6Q_DESC_MODE_8822C(x) | BIT_HI6Q_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_HI6Q_DESC_NUM_8822C 0 +#define BIT_MASK_HI6Q_DESC_NUM_8822C 0xfff +#define BIT_HI6Q_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_HI6Q_DESC_NUM_8822C) << BIT_SHIFT_HI6Q_DESC_NUM_8822C) +#define BITS_HI6Q_DESC_NUM_8822C \ + (BIT_MASK_HI6Q_DESC_NUM_8822C << BIT_SHIFT_HI6Q_DESC_NUM_8822C) +#define BIT_CLEAR_HI6Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI6Q_DESC_NUM_8822C)) +#define BIT_GET_HI6Q_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_HI6Q_DESC_NUM_8822C) & BIT_MASK_HI6Q_DESC_NUM_8822C) +#define BIT_SET_HI6Q_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_HI6Q_DESC_NUM_8822C(x) | BIT_HI6Q_DESC_NUM_8822C(v)) + +/* 2 REG_HI7Q_TXBD_NUM_8822C */ +#define BIT_HI7Q_FLAG_8822C BIT(14) + +#define BIT_SHIFT_HI7Q_DESC_MODE_8822C 12 +#define BIT_MASK_HI7Q_DESC_MODE_8822C 0x3 +#define BIT_HI7Q_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_HI7Q_DESC_MODE_8822C) \ + << BIT_SHIFT_HI7Q_DESC_MODE_8822C) +#define BITS_HI7Q_DESC_MODE_8822C \ + (BIT_MASK_HI7Q_DESC_MODE_8822C << BIT_SHIFT_HI7Q_DESC_MODE_8822C) +#define BIT_CLEAR_HI7Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI7Q_DESC_MODE_8822C)) +#define BIT_GET_HI7Q_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_MODE_8822C) & \ + BIT_MASK_HI7Q_DESC_MODE_8822C) +#define BIT_SET_HI7Q_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_HI7Q_DESC_MODE_8822C(x) | BIT_HI7Q_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_HI7Q_DESC_NUM_8822C 0 +#define BIT_MASK_HI7Q_DESC_NUM_8822C 0xfff +#define BIT_HI7Q_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_HI7Q_DESC_NUM_8822C) << BIT_SHIFT_HI7Q_DESC_NUM_8822C) +#define BITS_HI7Q_DESC_NUM_8822C \ + (BIT_MASK_HI7Q_DESC_NUM_8822C << BIT_SHIFT_HI7Q_DESC_NUM_8822C) +#define BIT_CLEAR_HI7Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI7Q_DESC_NUM_8822C)) +#define BIT_GET_HI7Q_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_HI7Q_DESC_NUM_8822C) & BIT_MASK_HI7Q_DESC_NUM_8822C) +#define BIT_SET_HI7Q_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_HI7Q_DESC_NUM_8822C(x) | BIT_HI7Q_DESC_NUM_8822C(v)) + +/* 2 REG_TSFTIMER_HCI_8822C */ + +#define BIT_SHIFT_TSFT2_HCI_8822C 16 +#define BIT_MASK_TSFT2_HCI_8822C 0xffff +#define BIT_TSFT2_HCI_8822C(x) \ + (((x) & BIT_MASK_TSFT2_HCI_8822C) << BIT_SHIFT_TSFT2_HCI_8822C) +#define BITS_TSFT2_HCI_8822C \ + (BIT_MASK_TSFT2_HCI_8822C << BIT_SHIFT_TSFT2_HCI_8822C) +#define BIT_CLEAR_TSFT2_HCI_8822C(x) ((x) & (~BITS_TSFT2_HCI_8822C)) +#define BIT_GET_TSFT2_HCI_8822C(x) \ + (((x) >> BIT_SHIFT_TSFT2_HCI_8822C) & BIT_MASK_TSFT2_HCI_8822C) +#define BIT_SET_TSFT2_HCI_8822C(x, v) \ + (BIT_CLEAR_TSFT2_HCI_8822C(x) | BIT_TSFT2_HCI_8822C(v)) + +#define BIT_SHIFT_TSFT1_HCI_8822C 0 +#define BIT_MASK_TSFT1_HCI_8822C 0xffff +#define BIT_TSFT1_HCI_8822C(x) \ + (((x) & BIT_MASK_TSFT1_HCI_8822C) << BIT_SHIFT_TSFT1_HCI_8822C) +#define BITS_TSFT1_HCI_8822C \ + (BIT_MASK_TSFT1_HCI_8822C << BIT_SHIFT_TSFT1_HCI_8822C) +#define BIT_CLEAR_TSFT1_HCI_8822C(x) ((x) & (~BITS_TSFT1_HCI_8822C)) +#define BIT_GET_TSFT1_HCI_8822C(x) \ + (((x) >> BIT_SHIFT_TSFT1_HCI_8822C) & BIT_MASK_TSFT1_HCI_8822C) +#define BIT_SET_TSFT1_HCI_8822C(x, v) \ + (BIT_CLEAR_TSFT1_HCI_8822C(x) | BIT_TSFT1_HCI_8822C(v)) + +/* 2 REG_BD_RWPTR_CLR_8822C */ +#define BIT_CLR_HI7Q_HW_IDX_8822C BIT(29) +#define BIT_CLR_HI6Q_HW_IDX_8822C BIT(28) +#define BIT_CLR_HI5Q_HW_IDX_8822C BIT(27) +#define BIT_CLR_HI4Q_HW_IDX_8822C BIT(26) +#define BIT_CLR_HI3Q_HW_IDX_8822C BIT(25) +#define BIT_CLR_HI2Q_HW_IDX_8822C BIT(24) +#define BIT_CLR_HI1Q_HW_IDX_8822C BIT(23) +#define BIT_CLR_HI0Q_HW_IDX_8822C BIT(22) +#define BIT_CLR_BKQ_HW_IDX_8822C BIT(21) +#define BIT_CLR_BEQ_HW_IDX_8822C BIT(20) +#define BIT_CLR_VIQ_HW_IDX_8822C BIT(19) +#define BIT_CLR_VOQ_HW_IDX_8822C BIT(18) +#define BIT_CLR_MGQ_HW_IDX_8822C BIT(17) +#define BIT_CLR_RXQ_HW_IDX_8822C BIT(16) +#define BIT_CLR_HI7Q_HOST_IDX_8822C BIT(13) +#define BIT_CLR_HI6Q_HOST_IDX_8822C BIT(12) +#define BIT_CLR_HI5Q_HOST_IDX_8822C BIT(11) +#define BIT_CLR_HI4Q_HOST_IDX_8822C BIT(10) +#define BIT_CLR_HI3Q_HOST_IDX_8822C BIT(9) +#define BIT_CLR_HI2Q_HOST_IDX_8822C BIT(8) +#define BIT_CLR_HI1Q_HOST_IDX_8822C BIT(7) +#define BIT_CLR_HI0Q_HOST_IDX_8822C BIT(6) +#define BIT_CLR_BKQ_HOST_IDX_8822C BIT(5) +#define BIT_CLR_BEQ_HOST_IDX_8822C BIT(4) +#define BIT_CLR_VIQ_HOST_IDX_8822C BIT(3) +#define BIT_CLR_VOQ_HOST_IDX_8822C BIT(2) +#define BIT_CLR_MGQ_HOST_IDX_8822C BIT(1) +#define BIT_CLR_RXQ_HOST_IDX_8822C BIT(0) + +/* 2 REG_VOQ_TXBD_IDX_8822C */ + +#define BIT_SHIFT_VOQ_HW_IDX_8822C 16 +#define BIT_MASK_VOQ_HW_IDX_8822C 0xfff +#define BIT_VOQ_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_VOQ_HW_IDX_8822C) << BIT_SHIFT_VOQ_HW_IDX_8822C) +#define BITS_VOQ_HW_IDX_8822C \ + (BIT_MASK_VOQ_HW_IDX_8822C << BIT_SHIFT_VOQ_HW_IDX_8822C) +#define BIT_CLEAR_VOQ_HW_IDX_8822C(x) ((x) & (~BITS_VOQ_HW_IDX_8822C)) +#define BIT_GET_VOQ_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_VOQ_HW_IDX_8822C) & BIT_MASK_VOQ_HW_IDX_8822C) +#define BIT_SET_VOQ_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_VOQ_HW_IDX_8822C(x) | BIT_VOQ_HW_IDX_8822C(v)) + +#define BIT_SHIFT_VOQ_HOST_IDX_8822C 0 +#define BIT_MASK_VOQ_HOST_IDX_8822C 0xfff +#define BIT_VOQ_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_VOQ_HOST_IDX_8822C) << BIT_SHIFT_VOQ_HOST_IDX_8822C) +#define BITS_VOQ_HOST_IDX_8822C \ + (BIT_MASK_VOQ_HOST_IDX_8822C << BIT_SHIFT_VOQ_HOST_IDX_8822C) +#define BIT_CLEAR_VOQ_HOST_IDX_8822C(x) ((x) & (~BITS_VOQ_HOST_IDX_8822C)) +#define BIT_GET_VOQ_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_VOQ_HOST_IDX_8822C) & BIT_MASK_VOQ_HOST_IDX_8822C) +#define BIT_SET_VOQ_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_VOQ_HOST_IDX_8822C(x) | BIT_VOQ_HOST_IDX_8822C(v)) + +/* 2 REG_VIQ_TXBD_IDX_8822C */ + +#define BIT_SHIFT_VIQ_HW_IDX_8822C 16 +#define BIT_MASK_VIQ_HW_IDX_8822C 0xfff +#define BIT_VIQ_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_VIQ_HW_IDX_8822C) << BIT_SHIFT_VIQ_HW_IDX_8822C) +#define BITS_VIQ_HW_IDX_8822C \ + (BIT_MASK_VIQ_HW_IDX_8822C << BIT_SHIFT_VIQ_HW_IDX_8822C) +#define BIT_CLEAR_VIQ_HW_IDX_8822C(x) ((x) & (~BITS_VIQ_HW_IDX_8822C)) +#define BIT_GET_VIQ_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_VIQ_HW_IDX_8822C) & BIT_MASK_VIQ_HW_IDX_8822C) +#define BIT_SET_VIQ_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_VIQ_HW_IDX_8822C(x) | BIT_VIQ_HW_IDX_8822C(v)) + +#define BIT_SHIFT_VIQ_HOST_IDX_8822C 0 +#define BIT_MASK_VIQ_HOST_IDX_8822C 0xfff +#define BIT_VIQ_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_VIQ_HOST_IDX_8822C) << BIT_SHIFT_VIQ_HOST_IDX_8822C) +#define BITS_VIQ_HOST_IDX_8822C \ + (BIT_MASK_VIQ_HOST_IDX_8822C << BIT_SHIFT_VIQ_HOST_IDX_8822C) +#define BIT_CLEAR_VIQ_HOST_IDX_8822C(x) ((x) & (~BITS_VIQ_HOST_IDX_8822C)) +#define BIT_GET_VIQ_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_VIQ_HOST_IDX_8822C) & BIT_MASK_VIQ_HOST_IDX_8822C) +#define BIT_SET_VIQ_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_VIQ_HOST_IDX_8822C(x) | BIT_VIQ_HOST_IDX_8822C(v)) + +/* 2 REG_BEQ_TXBD_IDX_8822C */ + +#define BIT_SHIFT_BEQ_HW_IDX_8822C 16 +#define BIT_MASK_BEQ_HW_IDX_8822C 0xfff +#define BIT_BEQ_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_BEQ_HW_IDX_8822C) << BIT_SHIFT_BEQ_HW_IDX_8822C) +#define BITS_BEQ_HW_IDX_8822C \ + (BIT_MASK_BEQ_HW_IDX_8822C << BIT_SHIFT_BEQ_HW_IDX_8822C) +#define BIT_CLEAR_BEQ_HW_IDX_8822C(x) ((x) & (~BITS_BEQ_HW_IDX_8822C)) +#define BIT_GET_BEQ_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_BEQ_HW_IDX_8822C) & BIT_MASK_BEQ_HW_IDX_8822C) +#define BIT_SET_BEQ_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_BEQ_HW_IDX_8822C(x) | BIT_BEQ_HW_IDX_8822C(v)) + +#define BIT_SHIFT_BEQ_HOST_IDX_8822C 0 +#define BIT_MASK_BEQ_HOST_IDX_8822C 0xfff +#define BIT_BEQ_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_BEQ_HOST_IDX_8822C) << BIT_SHIFT_BEQ_HOST_IDX_8822C) +#define BITS_BEQ_HOST_IDX_8822C \ + (BIT_MASK_BEQ_HOST_IDX_8822C << BIT_SHIFT_BEQ_HOST_IDX_8822C) +#define BIT_CLEAR_BEQ_HOST_IDX_8822C(x) ((x) & (~BITS_BEQ_HOST_IDX_8822C)) +#define BIT_GET_BEQ_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_BEQ_HOST_IDX_8822C) & BIT_MASK_BEQ_HOST_IDX_8822C) +#define BIT_SET_BEQ_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_BEQ_HOST_IDX_8822C(x) | BIT_BEQ_HOST_IDX_8822C(v)) + +/* 2 REG_BKQ_TXBD_IDX_8822C */ + +#define BIT_SHIFT_BKQ_HW_IDX_8822C 16 +#define BIT_MASK_BKQ_HW_IDX_8822C 0xfff +#define BIT_BKQ_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_BKQ_HW_IDX_8822C) << BIT_SHIFT_BKQ_HW_IDX_8822C) +#define BITS_BKQ_HW_IDX_8822C \ + (BIT_MASK_BKQ_HW_IDX_8822C << BIT_SHIFT_BKQ_HW_IDX_8822C) +#define BIT_CLEAR_BKQ_HW_IDX_8822C(x) ((x) & (~BITS_BKQ_HW_IDX_8822C)) +#define BIT_GET_BKQ_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_BKQ_HW_IDX_8822C) & BIT_MASK_BKQ_HW_IDX_8822C) +#define BIT_SET_BKQ_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_BKQ_HW_IDX_8822C(x) | BIT_BKQ_HW_IDX_8822C(v)) + +#define BIT_SHIFT_BKQ_HOST_IDX_8822C 0 +#define BIT_MASK_BKQ_HOST_IDX_8822C 0xfff +#define BIT_BKQ_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_BKQ_HOST_IDX_8822C) << BIT_SHIFT_BKQ_HOST_IDX_8822C) +#define BITS_BKQ_HOST_IDX_8822C \ + (BIT_MASK_BKQ_HOST_IDX_8822C << BIT_SHIFT_BKQ_HOST_IDX_8822C) +#define BIT_CLEAR_BKQ_HOST_IDX_8822C(x) ((x) & (~BITS_BKQ_HOST_IDX_8822C)) +#define BIT_GET_BKQ_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_BKQ_HOST_IDX_8822C) & BIT_MASK_BKQ_HOST_IDX_8822C) +#define BIT_SET_BKQ_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_BKQ_HOST_IDX_8822C(x) | BIT_BKQ_HOST_IDX_8822C(v)) + +/* 2 REG_MGQ_TXBD_IDX_8822C */ + +#define BIT_SHIFT_MGQ_HW_IDX_8822C 16 +#define BIT_MASK_MGQ_HW_IDX_8822C 0xfff +#define BIT_MGQ_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_MGQ_HW_IDX_8822C) << BIT_SHIFT_MGQ_HW_IDX_8822C) +#define BITS_MGQ_HW_IDX_8822C \ + (BIT_MASK_MGQ_HW_IDX_8822C << BIT_SHIFT_MGQ_HW_IDX_8822C) +#define BIT_CLEAR_MGQ_HW_IDX_8822C(x) ((x) & (~BITS_MGQ_HW_IDX_8822C)) +#define BIT_GET_MGQ_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_HW_IDX_8822C) & BIT_MASK_MGQ_HW_IDX_8822C) +#define BIT_SET_MGQ_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_MGQ_HW_IDX_8822C(x) | BIT_MGQ_HW_IDX_8822C(v)) + +#define BIT_SHIFT_MGQ_HOST_IDX_8822C 0 +#define BIT_MASK_MGQ_HOST_IDX_8822C 0xfff +#define BIT_MGQ_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_MGQ_HOST_IDX_8822C) << BIT_SHIFT_MGQ_HOST_IDX_8822C) +#define BITS_MGQ_HOST_IDX_8822C \ + (BIT_MASK_MGQ_HOST_IDX_8822C << BIT_SHIFT_MGQ_HOST_IDX_8822C) +#define BIT_CLEAR_MGQ_HOST_IDX_8822C(x) ((x) & (~BITS_MGQ_HOST_IDX_8822C)) +#define BIT_GET_MGQ_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_HOST_IDX_8822C) & BIT_MASK_MGQ_HOST_IDX_8822C) +#define BIT_SET_MGQ_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_MGQ_HOST_IDX_8822C(x) | BIT_MGQ_HOST_IDX_8822C(v)) + +/* 2 REG_RXQ_RXBD_IDX_8822C */ + +#define BIT_SHIFT_RXQ_HW_IDX_8822C 16 +#define BIT_MASK_RXQ_HW_IDX_8822C 0xfff +#define BIT_RXQ_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_RXQ_HW_IDX_8822C) << BIT_SHIFT_RXQ_HW_IDX_8822C) +#define BITS_RXQ_HW_IDX_8822C \ + (BIT_MASK_RXQ_HW_IDX_8822C << BIT_SHIFT_RXQ_HW_IDX_8822C) +#define BIT_CLEAR_RXQ_HW_IDX_8822C(x) ((x) & (~BITS_RXQ_HW_IDX_8822C)) +#define BIT_GET_RXQ_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RXQ_HW_IDX_8822C) & BIT_MASK_RXQ_HW_IDX_8822C) +#define BIT_SET_RXQ_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_RXQ_HW_IDX_8822C(x) | BIT_RXQ_HW_IDX_8822C(v)) + +#define BIT_SHIFT_RXQ_HOST_IDX_8822C 0 +#define BIT_MASK_RXQ_HOST_IDX_8822C 0xfff +#define BIT_RXQ_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_RXQ_HOST_IDX_8822C) << BIT_SHIFT_RXQ_HOST_IDX_8822C) +#define BITS_RXQ_HOST_IDX_8822C \ + (BIT_MASK_RXQ_HOST_IDX_8822C << BIT_SHIFT_RXQ_HOST_IDX_8822C) +#define BIT_CLEAR_RXQ_HOST_IDX_8822C(x) ((x) & (~BITS_RXQ_HOST_IDX_8822C)) +#define BIT_GET_RXQ_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RXQ_HOST_IDX_8822C) & BIT_MASK_RXQ_HOST_IDX_8822C) +#define BIT_SET_RXQ_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_RXQ_HOST_IDX_8822C(x) | BIT_RXQ_HOST_IDX_8822C(v)) + +/* 2 REG_HI0Q_TXBD_IDX_8822C */ + +#define BIT_SHIFT_HI0Q_HW_IDX_8822C 16 +#define BIT_MASK_HI0Q_HW_IDX_8822C 0xfff +#define BIT_HI0Q_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_HI0Q_HW_IDX_8822C) << BIT_SHIFT_HI0Q_HW_IDX_8822C) +#define BITS_HI0Q_HW_IDX_8822C \ + (BIT_MASK_HI0Q_HW_IDX_8822C << BIT_SHIFT_HI0Q_HW_IDX_8822C) +#define BIT_CLEAR_HI0Q_HW_IDX_8822C(x) ((x) & (~BITS_HI0Q_HW_IDX_8822C)) +#define BIT_GET_HI0Q_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI0Q_HW_IDX_8822C) & BIT_MASK_HI0Q_HW_IDX_8822C) +#define BIT_SET_HI0Q_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_HI0Q_HW_IDX_8822C(x) | BIT_HI0Q_HW_IDX_8822C(v)) + +#define BIT_SHIFT_HI0Q_HOST_IDX_8822C 0 +#define BIT_MASK_HI0Q_HOST_IDX_8822C 0xfff +#define BIT_HI0Q_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_HI0Q_HOST_IDX_8822C) << BIT_SHIFT_HI0Q_HOST_IDX_8822C) +#define BITS_HI0Q_HOST_IDX_8822C \ + (BIT_MASK_HI0Q_HOST_IDX_8822C << BIT_SHIFT_HI0Q_HOST_IDX_8822C) +#define BIT_CLEAR_HI0Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI0Q_HOST_IDX_8822C)) +#define BIT_GET_HI0Q_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI0Q_HOST_IDX_8822C) & BIT_MASK_HI0Q_HOST_IDX_8822C) +#define BIT_SET_HI0Q_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_HI0Q_HOST_IDX_8822C(x) | BIT_HI0Q_HOST_IDX_8822C(v)) + +/* 2 REG_HI1Q_TXBD_IDX_8822C */ + +#define BIT_SHIFT_HI1Q_HW_IDX_8822C 16 +#define BIT_MASK_HI1Q_HW_IDX_8822C 0xfff +#define BIT_HI1Q_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_HI1Q_HW_IDX_8822C) << BIT_SHIFT_HI1Q_HW_IDX_8822C) +#define BITS_HI1Q_HW_IDX_8822C \ + (BIT_MASK_HI1Q_HW_IDX_8822C << BIT_SHIFT_HI1Q_HW_IDX_8822C) +#define BIT_CLEAR_HI1Q_HW_IDX_8822C(x) ((x) & (~BITS_HI1Q_HW_IDX_8822C)) +#define BIT_GET_HI1Q_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI1Q_HW_IDX_8822C) & BIT_MASK_HI1Q_HW_IDX_8822C) +#define BIT_SET_HI1Q_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_HI1Q_HW_IDX_8822C(x) | BIT_HI1Q_HW_IDX_8822C(v)) + +#define BIT_SHIFT_HI1Q_HOST_IDX_8822C 0 +#define BIT_MASK_HI1Q_HOST_IDX_8822C 0xfff +#define BIT_HI1Q_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_HI1Q_HOST_IDX_8822C) << BIT_SHIFT_HI1Q_HOST_IDX_8822C) +#define BITS_HI1Q_HOST_IDX_8822C \ + (BIT_MASK_HI1Q_HOST_IDX_8822C << BIT_SHIFT_HI1Q_HOST_IDX_8822C) +#define BIT_CLEAR_HI1Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI1Q_HOST_IDX_8822C)) +#define BIT_GET_HI1Q_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI1Q_HOST_IDX_8822C) & BIT_MASK_HI1Q_HOST_IDX_8822C) +#define BIT_SET_HI1Q_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_HI1Q_HOST_IDX_8822C(x) | BIT_HI1Q_HOST_IDX_8822C(v)) + +/* 2 REG_HI2Q_TXBD_IDX_8822C */ + +#define BIT_SHIFT_HI2Q_HW_IDX_8822C 16 +#define BIT_MASK_HI2Q_HW_IDX_8822C 0xfff +#define BIT_HI2Q_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_HI2Q_HW_IDX_8822C) << BIT_SHIFT_HI2Q_HW_IDX_8822C) +#define BITS_HI2Q_HW_IDX_8822C \ + (BIT_MASK_HI2Q_HW_IDX_8822C << BIT_SHIFT_HI2Q_HW_IDX_8822C) +#define BIT_CLEAR_HI2Q_HW_IDX_8822C(x) ((x) & (~BITS_HI2Q_HW_IDX_8822C)) +#define BIT_GET_HI2Q_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI2Q_HW_IDX_8822C) & BIT_MASK_HI2Q_HW_IDX_8822C) +#define BIT_SET_HI2Q_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_HI2Q_HW_IDX_8822C(x) | BIT_HI2Q_HW_IDX_8822C(v)) + +#define BIT_SHIFT_HI2Q_HOST_IDX_8822C 0 +#define BIT_MASK_HI2Q_HOST_IDX_8822C 0xfff +#define BIT_HI2Q_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_HI2Q_HOST_IDX_8822C) << BIT_SHIFT_HI2Q_HOST_IDX_8822C) +#define BITS_HI2Q_HOST_IDX_8822C \ + (BIT_MASK_HI2Q_HOST_IDX_8822C << BIT_SHIFT_HI2Q_HOST_IDX_8822C) +#define BIT_CLEAR_HI2Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI2Q_HOST_IDX_8822C)) +#define BIT_GET_HI2Q_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI2Q_HOST_IDX_8822C) & BIT_MASK_HI2Q_HOST_IDX_8822C) +#define BIT_SET_HI2Q_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_HI2Q_HOST_IDX_8822C(x) | BIT_HI2Q_HOST_IDX_8822C(v)) + +/* 2 REG_HI3Q_TXBD_IDX_8822C */ + +#define BIT_SHIFT_HI3Q_HW_IDX_8822C 16 +#define BIT_MASK_HI3Q_HW_IDX_8822C 0xfff +#define BIT_HI3Q_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_HI3Q_HW_IDX_8822C) << BIT_SHIFT_HI3Q_HW_IDX_8822C) +#define BITS_HI3Q_HW_IDX_8822C \ + (BIT_MASK_HI3Q_HW_IDX_8822C << BIT_SHIFT_HI3Q_HW_IDX_8822C) +#define BIT_CLEAR_HI3Q_HW_IDX_8822C(x) ((x) & (~BITS_HI3Q_HW_IDX_8822C)) +#define BIT_GET_HI3Q_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI3Q_HW_IDX_8822C) & BIT_MASK_HI3Q_HW_IDX_8822C) +#define BIT_SET_HI3Q_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_HI3Q_HW_IDX_8822C(x) | BIT_HI3Q_HW_IDX_8822C(v)) + +#define BIT_SHIFT_HI3Q_HOST_IDX_8822C 0 +#define BIT_MASK_HI3Q_HOST_IDX_8822C 0xfff +#define BIT_HI3Q_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_HI3Q_HOST_IDX_8822C) << BIT_SHIFT_HI3Q_HOST_IDX_8822C) +#define BITS_HI3Q_HOST_IDX_8822C \ + (BIT_MASK_HI3Q_HOST_IDX_8822C << BIT_SHIFT_HI3Q_HOST_IDX_8822C) +#define BIT_CLEAR_HI3Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI3Q_HOST_IDX_8822C)) +#define BIT_GET_HI3Q_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI3Q_HOST_IDX_8822C) & BIT_MASK_HI3Q_HOST_IDX_8822C) +#define BIT_SET_HI3Q_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_HI3Q_HOST_IDX_8822C(x) | BIT_HI3Q_HOST_IDX_8822C(v)) + +/* 2 REG_HI4Q_TXBD_IDX_8822C */ + +#define BIT_SHIFT_HI4Q_HW_IDX_8822C 16 +#define BIT_MASK_HI4Q_HW_IDX_8822C 0xfff +#define BIT_HI4Q_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_HI4Q_HW_IDX_8822C) << BIT_SHIFT_HI4Q_HW_IDX_8822C) +#define BITS_HI4Q_HW_IDX_8822C \ + (BIT_MASK_HI4Q_HW_IDX_8822C << BIT_SHIFT_HI4Q_HW_IDX_8822C) +#define BIT_CLEAR_HI4Q_HW_IDX_8822C(x) ((x) & (~BITS_HI4Q_HW_IDX_8822C)) +#define BIT_GET_HI4Q_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI4Q_HW_IDX_8822C) & BIT_MASK_HI4Q_HW_IDX_8822C) +#define BIT_SET_HI4Q_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_HI4Q_HW_IDX_8822C(x) | BIT_HI4Q_HW_IDX_8822C(v)) + +#define BIT_SHIFT_HI4Q_HOST_IDX_8822C 0 +#define BIT_MASK_HI4Q_HOST_IDX_8822C 0xfff +#define BIT_HI4Q_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_HI4Q_HOST_IDX_8822C) << BIT_SHIFT_HI4Q_HOST_IDX_8822C) +#define BITS_HI4Q_HOST_IDX_8822C \ + (BIT_MASK_HI4Q_HOST_IDX_8822C << BIT_SHIFT_HI4Q_HOST_IDX_8822C) +#define BIT_CLEAR_HI4Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI4Q_HOST_IDX_8822C)) +#define BIT_GET_HI4Q_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI4Q_HOST_IDX_8822C) & BIT_MASK_HI4Q_HOST_IDX_8822C) +#define BIT_SET_HI4Q_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_HI4Q_HOST_IDX_8822C(x) | BIT_HI4Q_HOST_IDX_8822C(v)) + +/* 2 REG_HI5Q_TXBD_IDX_8822C */ + +#define BIT_SHIFT_HI5Q_HW_IDX_8822C 16 +#define BIT_MASK_HI5Q_HW_IDX_8822C 0xfff +#define BIT_HI5Q_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_HI5Q_HW_IDX_8822C) << BIT_SHIFT_HI5Q_HW_IDX_8822C) +#define BITS_HI5Q_HW_IDX_8822C \ + (BIT_MASK_HI5Q_HW_IDX_8822C << BIT_SHIFT_HI5Q_HW_IDX_8822C) +#define BIT_CLEAR_HI5Q_HW_IDX_8822C(x) ((x) & (~BITS_HI5Q_HW_IDX_8822C)) +#define BIT_GET_HI5Q_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI5Q_HW_IDX_8822C) & BIT_MASK_HI5Q_HW_IDX_8822C) +#define BIT_SET_HI5Q_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_HI5Q_HW_IDX_8822C(x) | BIT_HI5Q_HW_IDX_8822C(v)) + +#define BIT_SHIFT_HI5Q_HOST_IDX_8822C 0 +#define BIT_MASK_HI5Q_HOST_IDX_8822C 0xfff +#define BIT_HI5Q_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_HI5Q_HOST_IDX_8822C) << BIT_SHIFT_HI5Q_HOST_IDX_8822C) +#define BITS_HI5Q_HOST_IDX_8822C \ + (BIT_MASK_HI5Q_HOST_IDX_8822C << BIT_SHIFT_HI5Q_HOST_IDX_8822C) +#define BIT_CLEAR_HI5Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI5Q_HOST_IDX_8822C)) +#define BIT_GET_HI5Q_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI5Q_HOST_IDX_8822C) & BIT_MASK_HI5Q_HOST_IDX_8822C) +#define BIT_SET_HI5Q_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_HI5Q_HOST_IDX_8822C(x) | BIT_HI5Q_HOST_IDX_8822C(v)) + +/* 2 REG_HI6Q_TXBD_IDX_8822C */ + +#define BIT_SHIFT_HI6Q_HW_IDX_8822C 16 +#define BIT_MASK_HI6Q_HW_IDX_8822C 0xfff +#define BIT_HI6Q_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_HI6Q_HW_IDX_8822C) << BIT_SHIFT_HI6Q_HW_IDX_8822C) +#define BITS_HI6Q_HW_IDX_8822C \ + (BIT_MASK_HI6Q_HW_IDX_8822C << BIT_SHIFT_HI6Q_HW_IDX_8822C) +#define BIT_CLEAR_HI6Q_HW_IDX_8822C(x) ((x) & (~BITS_HI6Q_HW_IDX_8822C)) +#define BIT_GET_HI6Q_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI6Q_HW_IDX_8822C) & BIT_MASK_HI6Q_HW_IDX_8822C) +#define BIT_SET_HI6Q_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_HI6Q_HW_IDX_8822C(x) | BIT_HI6Q_HW_IDX_8822C(v)) + +#define BIT_SHIFT_HI6Q_HOST_IDX_8822C 0 +#define BIT_MASK_HI6Q_HOST_IDX_8822C 0xfff +#define BIT_HI6Q_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_HI6Q_HOST_IDX_8822C) << BIT_SHIFT_HI6Q_HOST_IDX_8822C) +#define BITS_HI6Q_HOST_IDX_8822C \ + (BIT_MASK_HI6Q_HOST_IDX_8822C << BIT_SHIFT_HI6Q_HOST_IDX_8822C) +#define BIT_CLEAR_HI6Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI6Q_HOST_IDX_8822C)) +#define BIT_GET_HI6Q_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI6Q_HOST_IDX_8822C) & BIT_MASK_HI6Q_HOST_IDX_8822C) +#define BIT_SET_HI6Q_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_HI6Q_HOST_IDX_8822C(x) | BIT_HI6Q_HOST_IDX_8822C(v)) + +/* 2 REG_HI7Q_TXBD_IDX_8822C */ + +#define BIT_SHIFT_HI7Q_HW_IDX_8822C 16 +#define BIT_MASK_HI7Q_HW_IDX_8822C 0xfff +#define BIT_HI7Q_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_HI7Q_HW_IDX_8822C) << BIT_SHIFT_HI7Q_HW_IDX_8822C) +#define BITS_HI7Q_HW_IDX_8822C \ + (BIT_MASK_HI7Q_HW_IDX_8822C << BIT_SHIFT_HI7Q_HW_IDX_8822C) +#define BIT_CLEAR_HI7Q_HW_IDX_8822C(x) ((x) & (~BITS_HI7Q_HW_IDX_8822C)) +#define BIT_GET_HI7Q_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI7Q_HW_IDX_8822C) & BIT_MASK_HI7Q_HW_IDX_8822C) +#define BIT_SET_HI7Q_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_HI7Q_HW_IDX_8822C(x) | BIT_HI7Q_HW_IDX_8822C(v)) + +#define BIT_SHIFT_HI7Q_HOST_IDX_8822C 0 +#define BIT_MASK_HI7Q_HOST_IDX_8822C 0xfff +#define BIT_HI7Q_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_HI7Q_HOST_IDX_8822C) << BIT_SHIFT_HI7Q_HOST_IDX_8822C) +#define BITS_HI7Q_HOST_IDX_8822C \ + (BIT_MASK_HI7Q_HOST_IDX_8822C << BIT_SHIFT_HI7Q_HOST_IDX_8822C) +#define BIT_CLEAR_HI7Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI7Q_HOST_IDX_8822C)) +#define BIT_GET_HI7Q_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HI7Q_HOST_IDX_8822C) & BIT_MASK_HI7Q_HOST_IDX_8822C) +#define BIT_SET_HI7Q_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_HI7Q_HOST_IDX_8822C(x) | BIT_HI7Q_HOST_IDX_8822C(v)) + +/* 2 REG_DBG_SEL_V1_8822C */ + +#define BIT_SHIFT_DBG_SEL_8822C 0 +#define BIT_MASK_DBG_SEL_8822C 0xff +#define BIT_DBG_SEL_8822C(x) \ + (((x) & BIT_MASK_DBG_SEL_8822C) << BIT_SHIFT_DBG_SEL_8822C) +#define BITS_DBG_SEL_8822C (BIT_MASK_DBG_SEL_8822C << BIT_SHIFT_DBG_SEL_8822C) +#define BIT_CLEAR_DBG_SEL_8822C(x) ((x) & (~BITS_DBG_SEL_8822C)) +#define BIT_GET_DBG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_DBG_SEL_8822C) & BIT_MASK_DBG_SEL_8822C) +#define BIT_SET_DBG_SEL_8822C(x, v) \ + (BIT_CLEAR_DBG_SEL_8822C(x) | BIT_DBG_SEL_8822C(v)) + +/* 2 REG_PCIE_HRPWM1_V1_8822C */ + +#define BIT_SHIFT_PCIE_HRPWM_8822C 0 +#define BIT_MASK_PCIE_HRPWM_8822C 0xff +#define BIT_PCIE_HRPWM_8822C(x) \ + (((x) & BIT_MASK_PCIE_HRPWM_8822C) << BIT_SHIFT_PCIE_HRPWM_8822C) +#define BITS_PCIE_HRPWM_8822C \ + (BIT_MASK_PCIE_HRPWM_8822C << BIT_SHIFT_PCIE_HRPWM_8822C) +#define BIT_CLEAR_PCIE_HRPWM_8822C(x) ((x) & (~BITS_PCIE_HRPWM_8822C)) +#define BIT_GET_PCIE_HRPWM_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM_8822C) & BIT_MASK_PCIE_HRPWM_8822C) +#define BIT_SET_PCIE_HRPWM_8822C(x, v) \ + (BIT_CLEAR_PCIE_HRPWM_8822C(x) | BIT_PCIE_HRPWM_8822C(v)) + +/* 2 REG_PCIE_HCPWM1_V1_8822C */ + +#define BIT_SHIFT_PCIE_HCPWM_8822C 0 +#define BIT_MASK_PCIE_HCPWM_8822C 0xff +#define BIT_PCIE_HCPWM_8822C(x) \ + (((x) & BIT_MASK_PCIE_HCPWM_8822C) << BIT_SHIFT_PCIE_HCPWM_8822C) +#define BITS_PCIE_HCPWM_8822C \ + (BIT_MASK_PCIE_HCPWM_8822C << BIT_SHIFT_PCIE_HCPWM_8822C) +#define BIT_CLEAR_PCIE_HCPWM_8822C(x) ((x) & (~BITS_PCIE_HCPWM_8822C)) +#define BIT_GET_PCIE_HCPWM_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM_8822C) & BIT_MASK_PCIE_HCPWM_8822C) +#define BIT_SET_PCIE_HCPWM_8822C(x, v) \ + (BIT_CLEAR_PCIE_HCPWM_8822C(x) | BIT_PCIE_HCPWM_8822C(v)) + +/* 2 REG_PCIE_CTRL2_8822C */ +#define BIT_DIS_TXDMA_PRE_8822C BIT(7) +#define BIT_DIS_RXDMA_PRE_8822C BIT(6) + +#define BIT_SHIFT_HPS_CLKR_PCIE_8822C 4 +#define BIT_MASK_HPS_CLKR_PCIE_8822C 0x3 +#define BIT_HPS_CLKR_PCIE_8822C(x) \ + (((x) & BIT_MASK_HPS_CLKR_PCIE_8822C) << BIT_SHIFT_HPS_CLKR_PCIE_8822C) +#define BITS_HPS_CLKR_PCIE_8822C \ + (BIT_MASK_HPS_CLKR_PCIE_8822C << BIT_SHIFT_HPS_CLKR_PCIE_8822C) +#define BIT_CLEAR_HPS_CLKR_PCIE_8822C(x) ((x) & (~BITS_HPS_CLKR_PCIE_8822C)) +#define BIT_GET_HPS_CLKR_PCIE_8822C(x) \ + (((x) >> BIT_SHIFT_HPS_CLKR_PCIE_8822C) & BIT_MASK_HPS_CLKR_PCIE_8822C) +#define BIT_SET_HPS_CLKR_PCIE_8822C(x, v) \ + (BIT_CLEAR_HPS_CLKR_PCIE_8822C(x) | BIT_HPS_CLKR_PCIE_8822C(v)) + +#define BIT_PCIE_INT_8822C BIT(3) +#define BIT_TXFLAG_EXIT_L1_EN_8822C BIT(2) +#define BIT_EN_RXDMA_ALIGN_8822C BIT(1) +#define BIT_EN_TXDMA_ALIGN_8822C BIT(0) + +/* 2 REG_PCIE_HRPWM2_V1_8822C */ + +#define BIT_SHIFT_PCIE_HRPWM2_8822C 0 +#define BIT_MASK_PCIE_HRPWM2_8822C 0xffff +#define BIT_PCIE_HRPWM2_8822C(x) \ + (((x) & BIT_MASK_PCIE_HRPWM2_8822C) << BIT_SHIFT_PCIE_HRPWM2_8822C) +#define BITS_PCIE_HRPWM2_8822C \ + (BIT_MASK_PCIE_HRPWM2_8822C << BIT_SHIFT_PCIE_HRPWM2_8822C) +#define BIT_CLEAR_PCIE_HRPWM2_8822C(x) ((x) & (~BITS_PCIE_HRPWM2_8822C)) +#define BIT_GET_PCIE_HRPWM2_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_HRPWM2_8822C) & BIT_MASK_PCIE_HRPWM2_8822C) +#define BIT_SET_PCIE_HRPWM2_8822C(x, v) \ + (BIT_CLEAR_PCIE_HRPWM2_8822C(x) | BIT_PCIE_HRPWM2_8822C(v)) + +/* 2 REG_PCIE_HCPWM2_V1_8822C */ + +#define BIT_SHIFT_PCIE_HCPWM2_8822C 0 +#define BIT_MASK_PCIE_HCPWM2_8822C 0xffff +#define BIT_PCIE_HCPWM2_8822C(x) \ + (((x) & BIT_MASK_PCIE_HCPWM2_8822C) << BIT_SHIFT_PCIE_HCPWM2_8822C) +#define BITS_PCIE_HCPWM2_8822C \ + (BIT_MASK_PCIE_HCPWM2_8822C << BIT_SHIFT_PCIE_HCPWM2_8822C) +#define BIT_CLEAR_PCIE_HCPWM2_8822C(x) ((x) & (~BITS_PCIE_HCPWM2_8822C)) +#define BIT_GET_PCIE_HCPWM2_8822C(x) \ + (((x) >> BIT_SHIFT_PCIE_HCPWM2_8822C) & BIT_MASK_PCIE_HCPWM2_8822C) +#define BIT_SET_PCIE_HCPWM2_8822C(x, v) \ + (BIT_CLEAR_PCIE_HCPWM2_8822C(x) | BIT_PCIE_HCPWM2_8822C(v)) + +/* 2 REG_PCIE_H2C_MSG_V1_8822C */ + +#define BIT_SHIFT_DRV2FW_INFO_8822C 0 +#define BIT_MASK_DRV2FW_INFO_8822C 0xffffffffL +#define BIT_DRV2FW_INFO_8822C(x) \ + (((x) & BIT_MASK_DRV2FW_INFO_8822C) << BIT_SHIFT_DRV2FW_INFO_8822C) +#define BITS_DRV2FW_INFO_8822C \ + (BIT_MASK_DRV2FW_INFO_8822C << BIT_SHIFT_DRV2FW_INFO_8822C) +#define BIT_CLEAR_DRV2FW_INFO_8822C(x) ((x) & (~BITS_DRV2FW_INFO_8822C)) +#define BIT_GET_DRV2FW_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_DRV2FW_INFO_8822C) & BIT_MASK_DRV2FW_INFO_8822C) +#define BIT_SET_DRV2FW_INFO_8822C(x, v) \ + (BIT_CLEAR_DRV2FW_INFO_8822C(x) | BIT_DRV2FW_INFO_8822C(v)) + +/* 2 REG_PCIE_C2H_MSG_V1_8822C */ + +#define BIT_SHIFT_HCI_PCIE_C2H_MSG_8822C 0 +#define BIT_MASK_HCI_PCIE_C2H_MSG_8822C 0xffffffffL +#define BIT_HCI_PCIE_C2H_MSG_8822C(x) \ + (((x) & BIT_MASK_HCI_PCIE_C2H_MSG_8822C) \ + << BIT_SHIFT_HCI_PCIE_C2H_MSG_8822C) +#define BITS_HCI_PCIE_C2H_MSG_8822C \ + (BIT_MASK_HCI_PCIE_C2H_MSG_8822C << BIT_SHIFT_HCI_PCIE_C2H_MSG_8822C) +#define BIT_CLEAR_HCI_PCIE_C2H_MSG_8822C(x) \ + ((x) & (~BITS_HCI_PCIE_C2H_MSG_8822C)) +#define BIT_GET_HCI_PCIE_C2H_MSG_8822C(x) \ + (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG_8822C) & \ + BIT_MASK_HCI_PCIE_C2H_MSG_8822C) +#define BIT_SET_HCI_PCIE_C2H_MSG_8822C(x, v) \ + (BIT_CLEAR_HCI_PCIE_C2H_MSG_8822C(x) | BIT_HCI_PCIE_C2H_MSG_8822C(v)) + +/* 2 REG_DBI_WDATA_V1_8822C */ + +#define BIT_SHIFT_DBI_WDATA_8822C 0 +#define BIT_MASK_DBI_WDATA_8822C 0xffffffffL +#define BIT_DBI_WDATA_8822C(x) \ + (((x) & BIT_MASK_DBI_WDATA_8822C) << BIT_SHIFT_DBI_WDATA_8822C) +#define BITS_DBI_WDATA_8822C \ + (BIT_MASK_DBI_WDATA_8822C << BIT_SHIFT_DBI_WDATA_8822C) +#define BIT_CLEAR_DBI_WDATA_8822C(x) ((x) & (~BITS_DBI_WDATA_8822C)) +#define BIT_GET_DBI_WDATA_8822C(x) \ + (((x) >> BIT_SHIFT_DBI_WDATA_8822C) & BIT_MASK_DBI_WDATA_8822C) +#define BIT_SET_DBI_WDATA_8822C(x, v) \ + (BIT_CLEAR_DBI_WDATA_8822C(x) | BIT_DBI_WDATA_8822C(v)) + +/* 2 REG_DBI_RDATA_V1_8822C */ + +#define BIT_SHIFT_DBI_RDATA_8822C 0 +#define BIT_MASK_DBI_RDATA_8822C 0xffffffffL +#define BIT_DBI_RDATA_8822C(x) \ + (((x) & BIT_MASK_DBI_RDATA_8822C) << BIT_SHIFT_DBI_RDATA_8822C) +#define BITS_DBI_RDATA_8822C \ + (BIT_MASK_DBI_RDATA_8822C << BIT_SHIFT_DBI_RDATA_8822C) +#define BIT_CLEAR_DBI_RDATA_8822C(x) ((x) & (~BITS_DBI_RDATA_8822C)) +#define BIT_GET_DBI_RDATA_8822C(x) \ + (((x) >> BIT_SHIFT_DBI_RDATA_8822C) & BIT_MASK_DBI_RDATA_8822C) +#define BIT_SET_DBI_RDATA_8822C(x, v) \ + (BIT_CLEAR_DBI_RDATA_8822C(x) | BIT_DBI_RDATA_8822C(v)) + +/* 2 REG_DBI_FLAG_V1_8822C */ +#define BIT_EN_STUCK_DBG_8822C BIT(26) +#define BIT_RX_STUCK_8822C BIT(25) +#define BIT_TX_STUCK_8822C BIT(24) +#define BIT_DBI_RFLAG_8822C BIT(17) +#define BIT_DBI_WFLAG_8822C BIT(16) + +#define BIT_SHIFT_DBI_WREN_8822C 12 +#define BIT_MASK_DBI_WREN_8822C 0xf +#define BIT_DBI_WREN_8822C(x) \ + (((x) & BIT_MASK_DBI_WREN_8822C) << BIT_SHIFT_DBI_WREN_8822C) +#define BITS_DBI_WREN_8822C \ + (BIT_MASK_DBI_WREN_8822C << BIT_SHIFT_DBI_WREN_8822C) +#define BIT_CLEAR_DBI_WREN_8822C(x) ((x) & (~BITS_DBI_WREN_8822C)) +#define BIT_GET_DBI_WREN_8822C(x) \ + (((x) >> BIT_SHIFT_DBI_WREN_8822C) & BIT_MASK_DBI_WREN_8822C) +#define BIT_SET_DBI_WREN_8822C(x, v) \ + (BIT_CLEAR_DBI_WREN_8822C(x) | BIT_DBI_WREN_8822C(v)) + +#define BIT_SHIFT_DBI_ADDR_8822C 0 +#define BIT_MASK_DBI_ADDR_8822C 0xfff +#define BIT_DBI_ADDR_8822C(x) \ + (((x) & BIT_MASK_DBI_ADDR_8822C) << BIT_SHIFT_DBI_ADDR_8822C) +#define BITS_DBI_ADDR_8822C \ + (BIT_MASK_DBI_ADDR_8822C << BIT_SHIFT_DBI_ADDR_8822C) +#define BIT_CLEAR_DBI_ADDR_8822C(x) ((x) & (~BITS_DBI_ADDR_8822C)) +#define BIT_GET_DBI_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_DBI_ADDR_8822C) & BIT_MASK_DBI_ADDR_8822C) +#define BIT_SET_DBI_ADDR_8822C(x, v) \ + (BIT_CLEAR_DBI_ADDR_8822C(x) | BIT_DBI_ADDR_8822C(v)) + +/* 2 REG_MDIO_V1_8822C */ + +#define BIT_SHIFT_MDIO_RDATA_8822C 16 +#define BIT_MASK_MDIO_RDATA_8822C 0xffff +#define BIT_MDIO_RDATA_8822C(x) \ + (((x) & BIT_MASK_MDIO_RDATA_8822C) << BIT_SHIFT_MDIO_RDATA_8822C) +#define BITS_MDIO_RDATA_8822C \ + (BIT_MASK_MDIO_RDATA_8822C << BIT_SHIFT_MDIO_RDATA_8822C) +#define BIT_CLEAR_MDIO_RDATA_8822C(x) ((x) & (~BITS_MDIO_RDATA_8822C)) +#define BIT_GET_MDIO_RDATA_8822C(x) \ + (((x) >> BIT_SHIFT_MDIO_RDATA_8822C) & BIT_MASK_MDIO_RDATA_8822C) +#define BIT_SET_MDIO_RDATA_8822C(x, v) \ + (BIT_CLEAR_MDIO_RDATA_8822C(x) | BIT_MDIO_RDATA_8822C(v)) + +#define BIT_SHIFT_MDIO_WDATA_8822C 0 +#define BIT_MASK_MDIO_WDATA_8822C 0xffff +#define BIT_MDIO_WDATA_8822C(x) \ + (((x) & BIT_MASK_MDIO_WDATA_8822C) << BIT_SHIFT_MDIO_WDATA_8822C) +#define BITS_MDIO_WDATA_8822C \ + (BIT_MASK_MDIO_WDATA_8822C << BIT_SHIFT_MDIO_WDATA_8822C) +#define BIT_CLEAR_MDIO_WDATA_8822C(x) ((x) & (~BITS_MDIO_WDATA_8822C)) +#define BIT_GET_MDIO_WDATA_8822C(x) \ + (((x) >> BIT_SHIFT_MDIO_WDATA_8822C) & BIT_MASK_MDIO_WDATA_8822C) +#define BIT_SET_MDIO_WDATA_8822C(x, v) \ + (BIT_CLEAR_MDIO_WDATA_8822C(x) | BIT_MDIO_WDATA_8822C(v)) + +/* 2 REG_PCIE_MIX_CFG_8822C */ + +#define BIT_SHIFT_MDIO_PHY_ADDR_8822C 24 +#define BIT_MASK_MDIO_PHY_ADDR_8822C 0x1f +#define BIT_MDIO_PHY_ADDR_8822C(x) \ + (((x) & BIT_MASK_MDIO_PHY_ADDR_8822C) << BIT_SHIFT_MDIO_PHY_ADDR_8822C) +#define BITS_MDIO_PHY_ADDR_8822C \ + (BIT_MASK_MDIO_PHY_ADDR_8822C << BIT_SHIFT_MDIO_PHY_ADDR_8822C) +#define BIT_CLEAR_MDIO_PHY_ADDR_8822C(x) ((x) & (~BITS_MDIO_PHY_ADDR_8822C)) +#define BIT_GET_MDIO_PHY_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_MDIO_PHY_ADDR_8822C) & BIT_MASK_MDIO_PHY_ADDR_8822C) +#define BIT_SET_MDIO_PHY_ADDR_8822C(x, v) \ + (BIT_CLEAR_MDIO_PHY_ADDR_8822C(x) | BIT_MDIO_PHY_ADDR_8822C(v)) + +#define BIT_SHIFT_WATCH_DOG_RECORD_V1_8822C 10 +#define BIT_MASK_WATCH_DOG_RECORD_V1_8822C 0x3fff +#define BIT_WATCH_DOG_RECORD_V1_8822C(x) \ + (((x) & BIT_MASK_WATCH_DOG_RECORD_V1_8822C) \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8822C) +#define BITS_WATCH_DOG_RECORD_V1_8822C \ + (BIT_MASK_WATCH_DOG_RECORD_V1_8822C \ + << BIT_SHIFT_WATCH_DOG_RECORD_V1_8822C) +#define BIT_CLEAR_WATCH_DOG_RECORD_V1_8822C(x) \ + ((x) & (~BITS_WATCH_DOG_RECORD_V1_8822C)) +#define BIT_GET_WATCH_DOG_RECORD_V1_8822C(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1_8822C) & \ + BIT_MASK_WATCH_DOG_RECORD_V1_8822C) +#define BIT_SET_WATCH_DOG_RECORD_V1_8822C(x, v) \ + (BIT_CLEAR_WATCH_DOG_RECORD_V1_8822C(x) | \ + BIT_WATCH_DOG_RECORD_V1_8822C(v)) + +#define BIT_R_IO_TIMEOUT_FLAG_V1_8822C BIT(9) +#define BIT_EN_WATCH_DOG_8822C BIT(8) +#define BIT_ECRC_EN_V1_8822C BIT(7) +#define BIT_MDIO_RFLAG_V1_8822C BIT(6) +#define BIT_MDIO_WFLAG_V1_8822C BIT(5) + +#define BIT_SHIFT_MDIO_REG_ADDR_V1_8822C 0 +#define BIT_MASK_MDIO_REG_ADDR_V1_8822C 0x1f +#define BIT_MDIO_REG_ADDR_V1_8822C(x) \ + (((x) & BIT_MASK_MDIO_REG_ADDR_V1_8822C) \ + << BIT_SHIFT_MDIO_REG_ADDR_V1_8822C) +#define BITS_MDIO_REG_ADDR_V1_8822C \ + (BIT_MASK_MDIO_REG_ADDR_V1_8822C << BIT_SHIFT_MDIO_REG_ADDR_V1_8822C) +#define BIT_CLEAR_MDIO_REG_ADDR_V1_8822C(x) \ + ((x) & (~BITS_MDIO_REG_ADDR_V1_8822C)) +#define BIT_GET_MDIO_REG_ADDR_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MDIO_REG_ADDR_V1_8822C) & \ + BIT_MASK_MDIO_REG_ADDR_V1_8822C) +#define BIT_SET_MDIO_REG_ADDR_V1_8822C(x, v) \ + (BIT_CLEAR_MDIO_REG_ADDR_V1_8822C(x) | BIT_MDIO_REG_ADDR_V1_8822C(v)) + +/* 2 REG_HCI_MIX_CFG_8822C */ + +#define BIT_SHIFT_WATCH_DOG_TIMER_8822C 28 +#define BIT_MASK_WATCH_DOG_TIMER_8822C 0xf +#define BIT_WATCH_DOG_TIMER_8822C(x) \ + (((x) & BIT_MASK_WATCH_DOG_TIMER_8822C) \ + << BIT_SHIFT_WATCH_DOG_TIMER_8822C) +#define BITS_WATCH_DOG_TIMER_8822C \ + (BIT_MASK_WATCH_DOG_TIMER_8822C << BIT_SHIFT_WATCH_DOG_TIMER_8822C) +#define BIT_CLEAR_WATCH_DOG_TIMER_8822C(x) ((x) & (~BITS_WATCH_DOG_TIMER_8822C)) +#define BIT_GET_WATCH_DOG_TIMER_8822C(x) \ + (((x) >> BIT_SHIFT_WATCH_DOG_TIMER_8822C) & \ + BIT_MASK_WATCH_DOG_TIMER_8822C) +#define BIT_SET_WATCH_DOG_TIMER_8822C(x, v) \ + (BIT_CLEAR_WATCH_DOG_TIMER_8822C(x) | BIT_WATCH_DOG_TIMER_8822C(v)) + +#define BIT_EN_ALIGN_MTU_8822C BIT(23) + +#define BIT_SHIFT_LATENCY_CONTROL_8822C 21 +#define BIT_MASK_LATENCY_CONTROL_8822C 0x3 +#define BIT_LATENCY_CONTROL_8822C(x) \ + (((x) & BIT_MASK_LATENCY_CONTROL_8822C) \ + << BIT_SHIFT_LATENCY_CONTROL_8822C) +#define BITS_LATENCY_CONTROL_8822C \ + (BIT_MASK_LATENCY_CONTROL_8822C << BIT_SHIFT_LATENCY_CONTROL_8822C) +#define BIT_CLEAR_LATENCY_CONTROL_8822C(x) ((x) & (~BITS_LATENCY_CONTROL_8822C)) +#define BIT_GET_LATENCY_CONTROL_8822C(x) \ + (((x) >> BIT_SHIFT_LATENCY_CONTROL_8822C) & \ + BIT_MASK_LATENCY_CONTROL_8822C) +#define BIT_SET_LATENCY_CONTROL_8822C(x, v) \ + (BIT_CLEAR_LATENCY_CONTROL_8822C(x) | BIT_LATENCY_CONTROL_8822C(v)) + +#define BIT_HOST_GEN2_SUPPORT_8822C BIT(20) + +#define BIT_SHIFT_TXDMA_ERR_FLAG_V1_8822C 15 +#define BIT_MASK_TXDMA_ERR_FLAG_V1_8822C 0x1f +#define BIT_TXDMA_ERR_FLAG_V1_8822C(x) \ + (((x) & BIT_MASK_TXDMA_ERR_FLAG_V1_8822C) \ + << BIT_SHIFT_TXDMA_ERR_FLAG_V1_8822C) +#define BITS_TXDMA_ERR_FLAG_V1_8822C \ + (BIT_MASK_TXDMA_ERR_FLAG_V1_8822C << BIT_SHIFT_TXDMA_ERR_FLAG_V1_8822C) +#define BIT_CLEAR_TXDMA_ERR_FLAG_V1_8822C(x) \ + ((x) & (~BITS_TXDMA_ERR_FLAG_V1_8822C)) +#define BIT_GET_TXDMA_ERR_FLAG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_V1_8822C) & \ + BIT_MASK_TXDMA_ERR_FLAG_V1_8822C) +#define BIT_SET_TXDMA_ERR_FLAG_V1_8822C(x, v) \ + (BIT_CLEAR_TXDMA_ERR_FLAG_V1_8822C(x) | BIT_TXDMA_ERR_FLAG_V1_8822C(v)) + +#define BIT_EPHY_RX50_EN_8822C BIT(11) + +#define BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822C 8 +#define BIT_MASK_MSI_TIMEOUT_ID_V1_8822C 0x7 +#define BIT_MSI_TIMEOUT_ID_V1_8822C(x) \ + (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1_8822C) \ + << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822C) +#define BITS_MSI_TIMEOUT_ID_V1_8822C \ + (BIT_MASK_MSI_TIMEOUT_ID_V1_8822C << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822C) +#define BIT_CLEAR_MSI_TIMEOUT_ID_V1_8822C(x) \ + ((x) & (~BITS_MSI_TIMEOUT_ID_V1_8822C)) +#define BIT_GET_MSI_TIMEOUT_ID_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822C) & \ + BIT_MASK_MSI_TIMEOUT_ID_V1_8822C) +#define BIT_SET_MSI_TIMEOUT_ID_V1_8822C(x, v) \ + (BIT_CLEAR_MSI_TIMEOUT_ID_V1_8822C(x) | BIT_MSI_TIMEOUT_ID_V1_8822C(v)) + +#define BIT_RADDR_RD_8822C BIT(7) +#define BIT_L1OFF_PWR_OFF_EN_8822C BIT(6) +#define BIT_L0S_LINK_OFF_8822C BIT(4) +#define BIT_ACT_LINK_OFF_8822C BIT(3) +#define BIT_EN_SLOW_MAC_TX_8822C BIT(2) +#define BIT_EN_SLOW_MAC_RX_8822C BIT(1) +#define BIT_EN_SLOW_MAC_HW_8822C BIT(0) + +/* 2 REG_STC_INT_CS_8822C(PCIE STATE CHANGE INTERRUPT CONTROL AND STATUS) */ +#define BIT_STC_INT_EN_8822C BIT(31) + +#define BIT_SHIFT_STC_INT_FLAG_8822C 16 +#define BIT_MASK_STC_INT_FLAG_8822C 0xff +#define BIT_STC_INT_FLAG_8822C(x) \ + (((x) & BIT_MASK_STC_INT_FLAG_8822C) << BIT_SHIFT_STC_INT_FLAG_8822C) +#define BITS_STC_INT_FLAG_8822C \ + (BIT_MASK_STC_INT_FLAG_8822C << BIT_SHIFT_STC_INT_FLAG_8822C) +#define BIT_CLEAR_STC_INT_FLAG_8822C(x) ((x) & (~BITS_STC_INT_FLAG_8822C)) +#define BIT_GET_STC_INT_FLAG_8822C(x) \ + (((x) >> BIT_SHIFT_STC_INT_FLAG_8822C) & BIT_MASK_STC_INT_FLAG_8822C) +#define BIT_SET_STC_INT_FLAG_8822C(x, v) \ + (BIT_CLEAR_STC_INT_FLAG_8822C(x) | BIT_STC_INT_FLAG_8822C(v)) + +#define BIT_SHIFT_STC_INT_IDX_8822C 8 +#define BIT_MASK_STC_INT_IDX_8822C 0x7 +#define BIT_STC_INT_IDX_8822C(x) \ + (((x) & BIT_MASK_STC_INT_IDX_8822C) << BIT_SHIFT_STC_INT_IDX_8822C) +#define BITS_STC_INT_IDX_8822C \ + (BIT_MASK_STC_INT_IDX_8822C << BIT_SHIFT_STC_INT_IDX_8822C) +#define BIT_CLEAR_STC_INT_IDX_8822C(x) ((x) & (~BITS_STC_INT_IDX_8822C)) +#define BIT_GET_STC_INT_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_STC_INT_IDX_8822C) & BIT_MASK_STC_INT_IDX_8822C) +#define BIT_SET_STC_INT_IDX_8822C(x, v) \ + (BIT_CLEAR_STC_INT_IDX_8822C(x) | BIT_STC_INT_IDX_8822C(v)) + +#define BIT_SHIFT_STC_INT_REALTIME_CS_8822C 0 +#define BIT_MASK_STC_INT_REALTIME_CS_8822C 0x3f +#define BIT_STC_INT_REALTIME_CS_8822C(x) \ + (((x) & BIT_MASK_STC_INT_REALTIME_CS_8822C) \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8822C) +#define BITS_STC_INT_REALTIME_CS_8822C \ + (BIT_MASK_STC_INT_REALTIME_CS_8822C \ + << BIT_SHIFT_STC_INT_REALTIME_CS_8822C) +#define BIT_CLEAR_STC_INT_REALTIME_CS_8822C(x) \ + ((x) & (~BITS_STC_INT_REALTIME_CS_8822C)) +#define BIT_GET_STC_INT_REALTIME_CS_8822C(x) \ + (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS_8822C) & \ + BIT_MASK_STC_INT_REALTIME_CS_8822C) +#define BIT_SET_STC_INT_REALTIME_CS_8822C(x, v) \ + (BIT_CLEAR_STC_INT_REALTIME_CS_8822C(x) | \ + BIT_STC_INT_REALTIME_CS_8822C(v)) + +#define BIT_STC_INT_GRP_EN_8822C BIT(31) + +#define BIT_SHIFT_STC_INT_EXPECT_LS_8822C 8 +#define BIT_MASK_STC_INT_EXPECT_LS_8822C 0x3f +#define BIT_STC_INT_EXPECT_LS_8822C(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_LS_8822C) \ + << BIT_SHIFT_STC_INT_EXPECT_LS_8822C) +#define BITS_STC_INT_EXPECT_LS_8822C \ + (BIT_MASK_STC_INT_EXPECT_LS_8822C << BIT_SHIFT_STC_INT_EXPECT_LS_8822C) +#define BIT_CLEAR_STC_INT_EXPECT_LS_8822C(x) \ + ((x) & (~BITS_STC_INT_EXPECT_LS_8822C)) +#define BIT_GET_STC_INT_EXPECT_LS_8822C(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS_8822C) & \ + BIT_MASK_STC_INT_EXPECT_LS_8822C) +#define BIT_SET_STC_INT_EXPECT_LS_8822C(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_LS_8822C(x) | BIT_STC_INT_EXPECT_LS_8822C(v)) + +#define BIT_SHIFT_STC_INT_EXPECT_CS_8822C 0 +#define BIT_MASK_STC_INT_EXPECT_CS_8822C 0x3f +#define BIT_STC_INT_EXPECT_CS_8822C(x) \ + (((x) & BIT_MASK_STC_INT_EXPECT_CS_8822C) \ + << BIT_SHIFT_STC_INT_EXPECT_CS_8822C) +#define BITS_STC_INT_EXPECT_CS_8822C \ + (BIT_MASK_STC_INT_EXPECT_CS_8822C << BIT_SHIFT_STC_INT_EXPECT_CS_8822C) +#define BIT_CLEAR_STC_INT_EXPECT_CS_8822C(x) \ + ((x) & (~BITS_STC_INT_EXPECT_CS_8822C)) +#define BIT_GET_STC_INT_EXPECT_CS_8822C(x) \ + (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS_8822C) & \ + BIT_MASK_STC_INT_EXPECT_CS_8822C) +#define BIT_SET_STC_INT_EXPECT_CS_8822C(x, v) \ + (BIT_CLEAR_STC_INT_EXPECT_CS_8822C(x) | BIT_STC_INT_EXPECT_CS_8822C(v)) + +/* 2 REG_H2CQ_TXBD_DESA_8822C */ + +#define BIT_SHIFT_H2CQ_TXBD_DESA_8822C 0 +#define BIT_MASK_H2CQ_TXBD_DESA_8822C 0xffffffffffffffffL +#define BIT_H2CQ_TXBD_DESA_8822C(x) \ + (((x) & BIT_MASK_H2CQ_TXBD_DESA_8822C) \ + << BIT_SHIFT_H2CQ_TXBD_DESA_8822C) +#define BITS_H2CQ_TXBD_DESA_8822C \ + (BIT_MASK_H2CQ_TXBD_DESA_8822C << BIT_SHIFT_H2CQ_TXBD_DESA_8822C) +#define BIT_CLEAR_H2CQ_TXBD_DESA_8822C(x) ((x) & (~BITS_H2CQ_TXBD_DESA_8822C)) +#define BIT_GET_H2CQ_TXBD_DESA_8822C(x) \ + (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_8822C) & \ + BIT_MASK_H2CQ_TXBD_DESA_8822C) +#define BIT_SET_H2CQ_TXBD_DESA_8822C(x, v) \ + (BIT_CLEAR_H2CQ_TXBD_DESA_8822C(x) | BIT_H2CQ_TXBD_DESA_8822C(v)) + +/* 2 REG_H2CQ_TXBD_NUM_8822C */ +#define BIT_PCIE_H2CQ_FLAG_8822C BIT(14) + +#define BIT_SHIFT_H2CQ_DESC_MODE_8822C 12 +#define BIT_MASK_H2CQ_DESC_MODE_8822C 0x3 +#define BIT_H2CQ_DESC_MODE_8822C(x) \ + (((x) & BIT_MASK_H2CQ_DESC_MODE_8822C) \ + << BIT_SHIFT_H2CQ_DESC_MODE_8822C) +#define BITS_H2CQ_DESC_MODE_8822C \ + (BIT_MASK_H2CQ_DESC_MODE_8822C << BIT_SHIFT_H2CQ_DESC_MODE_8822C) +#define BIT_CLEAR_H2CQ_DESC_MODE_8822C(x) ((x) & (~BITS_H2CQ_DESC_MODE_8822C)) +#define BIT_GET_H2CQ_DESC_MODE_8822C(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8822C) & \ + BIT_MASK_H2CQ_DESC_MODE_8822C) +#define BIT_SET_H2CQ_DESC_MODE_8822C(x, v) \ + (BIT_CLEAR_H2CQ_DESC_MODE_8822C(x) | BIT_H2CQ_DESC_MODE_8822C(v)) + +#define BIT_SHIFT_H2CQ_DESC_NUM_8822C 0 +#define BIT_MASK_H2CQ_DESC_NUM_8822C 0xfff +#define BIT_H2CQ_DESC_NUM_8822C(x) \ + (((x) & BIT_MASK_H2CQ_DESC_NUM_8822C) << BIT_SHIFT_H2CQ_DESC_NUM_8822C) +#define BITS_H2CQ_DESC_NUM_8822C \ + (BIT_MASK_H2CQ_DESC_NUM_8822C << BIT_SHIFT_H2CQ_DESC_NUM_8822C) +#define BIT_CLEAR_H2CQ_DESC_NUM_8822C(x) ((x) & (~BITS_H2CQ_DESC_NUM_8822C)) +#define BIT_GET_H2CQ_DESC_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_H2CQ_DESC_NUM_8822C) & BIT_MASK_H2CQ_DESC_NUM_8822C) +#define BIT_SET_H2CQ_DESC_NUM_8822C(x, v) \ + (BIT_CLEAR_H2CQ_DESC_NUM_8822C(x) | BIT_H2CQ_DESC_NUM_8822C(v)) + +/* 2 REG_H2CQ_TXBD_IDX_8822C */ + +#define BIT_SHIFT_H2CQ_HW_IDX_8822C 16 +#define BIT_MASK_H2CQ_HW_IDX_8822C 0xfff +#define BIT_H2CQ_HW_IDX_8822C(x) \ + (((x) & BIT_MASK_H2CQ_HW_IDX_8822C) << BIT_SHIFT_H2CQ_HW_IDX_8822C) +#define BITS_H2CQ_HW_IDX_8822C \ + (BIT_MASK_H2CQ_HW_IDX_8822C << BIT_SHIFT_H2CQ_HW_IDX_8822C) +#define BIT_CLEAR_H2CQ_HW_IDX_8822C(x) ((x) & (~BITS_H2CQ_HW_IDX_8822C)) +#define BIT_GET_H2CQ_HW_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8822C) & BIT_MASK_H2CQ_HW_IDX_8822C) +#define BIT_SET_H2CQ_HW_IDX_8822C(x, v) \ + (BIT_CLEAR_H2CQ_HW_IDX_8822C(x) | BIT_H2CQ_HW_IDX_8822C(v)) + +#define BIT_SHIFT_H2CQ_HOST_IDX_8822C 0 +#define BIT_MASK_H2CQ_HOST_IDX_8822C 0xfff +#define BIT_H2CQ_HOST_IDX_8822C(x) \ + (((x) & BIT_MASK_H2CQ_HOST_IDX_8822C) << BIT_SHIFT_H2CQ_HOST_IDX_8822C) +#define BITS_H2CQ_HOST_IDX_8822C \ + (BIT_MASK_H2CQ_HOST_IDX_8822C << BIT_SHIFT_H2CQ_HOST_IDX_8822C) +#define BIT_CLEAR_H2CQ_HOST_IDX_8822C(x) ((x) & (~BITS_H2CQ_HOST_IDX_8822C)) +#define BIT_GET_H2CQ_HOST_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8822C) & BIT_MASK_H2CQ_HOST_IDX_8822C) +#define BIT_SET_H2CQ_HOST_IDX_8822C(x, v) \ + (BIT_CLEAR_H2CQ_HOST_IDX_8822C(x) | BIT_H2CQ_HOST_IDX_8822C(v)) + +/* 2 REG_H2CQ_CSR_8822C[31:0] (H2CQ CONTROL AND STATUS) */ +#define BIT_H2CQ_FULL_8822C BIT(31) +#define BIT_CLR_H2CQ_HOST_IDX_8822C BIT(16) +#define BIT_CLR_H2CQ_HW_IDX_8822C BIT(8) +#define BIT_STOP_H2CQ_8822C BIT(0) + +/* 2 REG_CHANGE_PCIE_SPEED_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_RXDMA_ERR_CNT_8822C 8 +#define BIT_MASK_RXDMA_ERR_CNT_8822C 0xff +#define BIT_RXDMA_ERR_CNT_8822C(x) \ + (((x) & BIT_MASK_RXDMA_ERR_CNT_8822C) << BIT_SHIFT_RXDMA_ERR_CNT_8822C) +#define BITS_RXDMA_ERR_CNT_8822C \ + (BIT_MASK_RXDMA_ERR_CNT_8822C << BIT_SHIFT_RXDMA_ERR_CNT_8822C) +#define BIT_CLEAR_RXDMA_ERR_CNT_8822C(x) ((x) & (~BITS_RXDMA_ERR_CNT_8822C)) +#define BIT_GET_RXDMA_ERR_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_RXDMA_ERR_CNT_8822C) & BIT_MASK_RXDMA_ERR_CNT_8822C) +#define BIT_SET_RXDMA_ERR_CNT_8822C(x, v) \ + (BIT_CLEAR_RXDMA_ERR_CNT_8822C(x) | BIT_RXDMA_ERR_CNT_8822C(v)) + +#define BIT_TXDMA_ERR_HANDLE_REQ_8822C BIT(7) +#define BIT_TXDMA_ERROR_PS_8822C BIT(6) +#define BIT_EN_TXDMA_STUCK_ERR_HANDLE_8822C BIT(5) +#define BIT_EN_TXDMA_RTN_ERR_HANDLE_8822C BIT(4) +#define BIT_RXDMA_ERR_HANDLE_REQ_8822C BIT(3) +#define BIT_RXDMA_ERROR_PS_8822C BIT(2) +#define BIT_EN_RXDMA_STUCK_ERR_HANDLE_8822C BIT(1) +#define BIT_EN_RXDMA_RTN_ERR_HANDLE_8822C BIT(0) + +/* 2 REG_DEBUG_STATE1_8822C */ + +#define BIT_SHIFT_DEBUG_STATE1_8822C 0 +#define BIT_MASK_DEBUG_STATE1_8822C 0xffffffffL +#define BIT_DEBUG_STATE1_8822C(x) \ + (((x) & BIT_MASK_DEBUG_STATE1_8822C) << BIT_SHIFT_DEBUG_STATE1_8822C) +#define BITS_DEBUG_STATE1_8822C \ + (BIT_MASK_DEBUG_STATE1_8822C << BIT_SHIFT_DEBUG_STATE1_8822C) +#define BIT_CLEAR_DEBUG_STATE1_8822C(x) ((x) & (~BITS_DEBUG_STATE1_8822C)) +#define BIT_GET_DEBUG_STATE1_8822C(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE1_8822C) & BIT_MASK_DEBUG_STATE1_8822C) +#define BIT_SET_DEBUG_STATE1_8822C(x, v) \ + (BIT_CLEAR_DEBUG_STATE1_8822C(x) | BIT_DEBUG_STATE1_8822C(v)) + +/* 2 REG_DEBUG_STATE2_8822C */ + +#define BIT_SHIFT_DEBUG_STATE2_8822C 0 +#define BIT_MASK_DEBUG_STATE2_8822C 0xffffffffL +#define BIT_DEBUG_STATE2_8822C(x) \ + (((x) & BIT_MASK_DEBUG_STATE2_8822C) << BIT_SHIFT_DEBUG_STATE2_8822C) +#define BITS_DEBUG_STATE2_8822C \ + (BIT_MASK_DEBUG_STATE2_8822C << BIT_SHIFT_DEBUG_STATE2_8822C) +#define BIT_CLEAR_DEBUG_STATE2_8822C(x) ((x) & (~BITS_DEBUG_STATE2_8822C)) +#define BIT_GET_DEBUG_STATE2_8822C(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE2_8822C) & BIT_MASK_DEBUG_STATE2_8822C) +#define BIT_SET_DEBUG_STATE2_8822C(x, v) \ + (BIT_CLEAR_DEBUG_STATE2_8822C(x) | BIT_DEBUG_STATE2_8822C(v)) + +/* 2 REG_DEBUG_STATE3_8822C */ + +#define BIT_SHIFT_DEBUG_STATE3_8822C 0 +#define BIT_MASK_DEBUG_STATE3_8822C 0xffffffffL +#define BIT_DEBUG_STATE3_8822C(x) \ + (((x) & BIT_MASK_DEBUG_STATE3_8822C) << BIT_SHIFT_DEBUG_STATE3_8822C) +#define BITS_DEBUG_STATE3_8822C \ + (BIT_MASK_DEBUG_STATE3_8822C << BIT_SHIFT_DEBUG_STATE3_8822C) +#define BIT_CLEAR_DEBUG_STATE3_8822C(x) ((x) & (~BITS_DEBUG_STATE3_8822C)) +#define BIT_GET_DEBUG_STATE3_8822C(x) \ + (((x) >> BIT_SHIFT_DEBUG_STATE3_8822C) & BIT_MASK_DEBUG_STATE3_8822C) +#define BIT_SET_DEBUG_STATE3_8822C(x, v) \ + (BIT_CLEAR_DEBUG_STATE3_8822C(x) | BIT_DEBUG_STATE3_8822C(v)) + +/* 2 REG_CHNL_DMA_CFG_V1_8822C */ +#define BIT_TXHCI_EN_V1_8822C BIT(26) +#define BIT_TXHCI_IDLE_V1_8822C BIT(25) +#define BIT_DMA_PRI_EN_V1_8822C BIT(24) + +/* 2 REG_PCIE_HISR0_V1_8822C */ +#define BIT_PSTIMER_2_8822C BIT(31) +#define BIT_PSTIMER_1_8822C BIT(30) +#define BIT_PSTIMER_0_8822C BIT(29) +#define BIT_GTINT4_8822C BIT(28) +#define BIT_GTINT3_8822C BIT(27) +#define BIT_TXBCN0ERR_8822C BIT(26) +#define BIT_TXBCN0OK_8822C BIT(25) +#define BIT_TSF_BIT32_TOGGLE_8822C BIT(24) +#define BIT_TXDMA_START_INT_8822C BIT(23) +#define BIT_TXDMA_STOP_INT_8822C BIT(22) +#define BIT_HISR7_IND_8822C BIT(21) +#define BIT_BCNDMAINT0_8822C BIT(20) +#define BIT_HISR6_IND_8822C BIT(19) +#define BIT_HISR5_IND_8822C BIT(18) +#define BIT_HISR4_IND_8822C BIT(17) +#define BIT_BCNDERR0_8822C BIT(16) +#define BIT_HSISR_IND_ON_INT_8822C BIT(15) +#define BIT_HISR3_IND_8822C BIT(14) +#define BIT_HISR2_IND_8822C BIT(13) +#define BIT_HISR1_IND_8822C BIT(11) +#define BIT_C2HCMD_8822C BIT(10) +#define BIT_CPWM2_8822C BIT(9) +#define BIT_CPWM_8822C BIT(8) +#define BIT_TXDMAOK_CHANNEL15_8822C BIT(7) +#define BIT_TXDMAOK_CHANNEL14_8822C BIT(6) +#define BIT_TXDMAOK_CHANNEL3_8822C BIT(5) +#define BIT_TXDMAOK_CHANNEL2_8822C BIT(4) +#define BIT_TXDMAOK_CHANNEL1_8822C BIT(3) +#define BIT_TXDMAOK_CHANNEL0_8822C BIT(2) +#define BIT_RDU_8822C BIT(1) +#define BIT_RXOK_8822C BIT(0) + +/* 2 REG_PCIE_HISR1_V1_8822C */ +#define BIT_PRE_TX_ERR_INT_8822C BIT(31) +#define BIT_TXFIFO_TH_INT_8822C BIT(30) +#define BIT_BTON_STS_UPDATE_INT_8822C BIT(29) +#define BIT_BCNDMAINT7_8822C BIT(27) +#define BIT_BCNDMAINT6_8822C BIT(26) +#define BIT_BCNDMAINT5_8822C BIT(25) +#define BIT_BCNDMAINT4_8822C BIT(24) +#define BIT_BCNDMAINT3_8822C BIT(23) +#define BIT_BCNDMAINT2_8822C BIT(22) +#define BIT_BCNDMAINT1_8822C BIT(21) +#define BIT_BCNDERR7_8822C BIT(20) +#define BIT_BCNDERR6_8822C BIT(19) +#define BIT_BCNDERR5_8822C BIT(18) +#define BIT_BCNDERR4_8822C BIT(17) +#define BIT_BCNDERR3_8822C BIT(16) +#define BIT_BCNDERR2_8822C BIT(15) +#define BIT_BCNDERR1_8822C BIT(14) +#define BIT_ATIMEND_8822C BIT(12) +#define BIT_TXERR_INT_8822C BIT(11) +#define BIT_RXERR_INT_8822C BIT(10) +#define BIT_TXFOVW_8822C BIT(9) +#define BIT_FOVW_8822C BIT(8) +#define BIT_CPU_MGQ_EARLY_INT_8822C BIT(6) +#define BIT_CPU_MGQ_TXDONE_8822C BIT(5) +#define BIT_PSTIMER_5_8822C BIT(4) +#define BIT_PSTIMER_4_8822C BIT(3) +#define BIT_PSTIMER_3_8822C BIT(2) +#define BIT_CPUMGQ_TX_TIMER_8822C BIT(1) +#define BIT_BB_STOPRX_INT_8822C BIT(0) + +/* 2 REG_PCIE_HISR2_V1_8822C */ +#define BIT_BCNDMAINT_P4_8822C BIT(31) +#define BIT_BCNDMAINT_P3_8822C BIT(30) +#define BIT_BCNDMAINT_P2_8822C BIT(29) +#define BIT_BCNDMAINT_P1_8822C BIT(28) +#define BIT_SCH_PHY_TXOP_SIFS_INT_8822C BIT(23) +#define BIT_ATIMEND7_8822C BIT(22) +#define BIT_ATIMEND6_8822C BIT(21) +#define BIT_ATIMEND5_8822C BIT(20) +#define BIT_ATIMEND4_8822C BIT(19) +#define BIT_ATIMEND3_8822C BIT(18) +#define BIT_ATIMEND2_8822C BIT(17) +#define BIT_ATIMEND1_8822C BIT(16) +#define BIT_TXBCN7OK_8822C BIT(14) +#define BIT_TXBCN6OK_8822C BIT(13) +#define BIT_TXBCN5OK_8822C BIT(12) +#define BIT_TXBCN4OK_8822C BIT(11) +#define BIT_TXBCN3OK_8822C BIT(10) +#define BIT_TXBCN2OK_8822C BIT(9) +#define BIT_TXBCN1OK_8822C BIT(8) +#define BIT_TXBCN7ERR_8822C BIT(6) +#define BIT_TXBCN6ERR_8822C BIT(5) +#define BIT_TXBCN5ERR_8822C BIT(4) +#define BIT_TXBCN4ERR_8822C BIT(3) +#define BIT_TXBCN3ERR_8822C BIT(2) +#define BIT_TXBCN2ERR_8822C BIT(1) +#define BIT_TXBCN1ERR_8822C BIT(0) + +/* 2 REG_PCIE_HISR3_V1_8822C */ +#define BIT_GTINT12_8822C BIT(24) +#define BIT_GTINT11_8822C BIT(23) +#define BIT_GTINT10_8822C BIT(22) +#define BIT_GTINT9_8822C BIT(21) +#define BIT_RX_DESC_BUF_FULL_8822C BIT(20) +#define BIT_CPHY_LDO_OCP_DET_INT_8822C BIT(19) +#define BIT_WDT_PLATFORM_INT_8822C BIT(18) +#define BIT_WDT_CPU_INT_8822C BIT(17) +#define BIT_SETH2CDOK_8822C BIT(16) +#define BIT_H2C_CMD_FULL_8822C BIT(15) +#define BIT_PKT_TRANS_ERR_8822C BIT(14) +#define BIT_TXSHORTCUT_TXDESUPDATEOK_8822C BIT(13) +#define BIT_TXSHORTCUT_BKUPDATEOK_8822C BIT(12) +#define BIT_TXSHORTCUT_BEUPDATEOK_8822C BIT(11) +#define BIT_TXSHORTCUT_VIUPDATEOK_8822C BIT(10) +#define BIT_TXSHORTCUT_VOUPDATEOK_8822C BIT(9) +#define BIT_SEARCH_FAIL_8822C BIT(8) +#define BIT_PWR_INT_127TO96_8822C BIT(7) +#define BIT_PWR_INT_95TO64_8822C BIT(6) +#define BIT_PWR_INT_63TO32_8822C BIT(5) +#define BIT_PWR_INT_31TO0_8822C BIT(4) +#define BIT_RX_DMA_STUCK_8822C BIT(3) +#define BIT_TX_DMA_STUCK_8822C BIT(2) +#define BIT_DDMA0_LP_INT_8822C BIT(1) +#define BIT_DDMA0_HP_INT_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_Q0_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_Q0_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_Q0_V1_8822C 0x7f +#define BIT_QUEUEMACID_Q0_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q0_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_Q0_V1_8822C) +#define BITS_QUEUEMACID_Q0_V1_8822C \ + (BIT_MASK_QUEUEMACID_Q0_V1_8822C << BIT_SHIFT_QUEUEMACID_Q0_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_Q0_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_Q0_V1_8822C)) +#define BIT_GET_QUEUEMACID_Q0_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1_8822C) & \ + BIT_MASK_QUEUEMACID_Q0_V1_8822C) +#define BIT_SET_QUEUEMACID_Q0_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q0_V1_8822C(x) | BIT_QUEUEMACID_Q0_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_Q0_V1_8822C 23 +#define BIT_MASK_QUEUEAC_Q0_V1_8822C 0x3 +#define BIT_QUEUEAC_Q0_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q0_V1_8822C) << BIT_SHIFT_QUEUEAC_Q0_V1_8822C) +#define BITS_QUEUEAC_Q0_V1_8822C \ + (BIT_MASK_QUEUEAC_Q0_V1_8822C << BIT_SHIFT_QUEUEAC_Q0_V1_8822C) +#define BIT_CLEAR_QUEUEAC_Q0_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q0_V1_8822C)) +#define BIT_GET_QUEUEAC_Q0_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1_8822C) & BIT_MASK_QUEUEAC_Q0_V1_8822C) +#define BIT_SET_QUEUEAC_Q0_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q0_V1_8822C(x) | BIT_QUEUEAC_Q0_V1_8822C(v)) + +#define BIT_TIDEMPTY_Q0_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q0_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q0_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q0_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q0_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q0_V2_8822C) +#define BITS_TAIL_PKT_Q0_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q0_V2_8822C << BIT_SHIFT_TAIL_PKT_Q0_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q0_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q0_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q0_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q0_V2_8822C) +#define BIT_SET_TAIL_PKT_Q0_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q0_V2_8822C(x) | BIT_TAIL_PKT_Q0_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q0_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_Q0_V1_8822C 0x7ff +#define BIT_HEAD_PKT_Q0_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q0_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_Q0_V1_8822C) +#define BITS_HEAD_PKT_Q0_V1_8822C \ + (BIT_MASK_HEAD_PKT_Q0_V1_8822C << BIT_SHIFT_HEAD_PKT_Q0_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_Q0_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q0_V1_8822C)) +#define BIT_GET_HEAD_PKT_Q0_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1_8822C) & \ + BIT_MASK_HEAD_PKT_Q0_V1_8822C) +#define BIT_SET_HEAD_PKT_Q0_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q0_V1_8822C(x) | BIT_HEAD_PKT_Q0_V1_8822C(v)) + +/* 2 REG_Q1_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_Q1_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_Q1_V1_8822C 0x7f +#define BIT_QUEUEMACID_Q1_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q1_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_Q1_V1_8822C) +#define BITS_QUEUEMACID_Q1_V1_8822C \ + (BIT_MASK_QUEUEMACID_Q1_V1_8822C << BIT_SHIFT_QUEUEMACID_Q1_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_Q1_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_Q1_V1_8822C)) +#define BIT_GET_QUEUEMACID_Q1_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1_8822C) & \ + BIT_MASK_QUEUEMACID_Q1_V1_8822C) +#define BIT_SET_QUEUEMACID_Q1_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q1_V1_8822C(x) | BIT_QUEUEMACID_Q1_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_Q1_V1_8822C 23 +#define BIT_MASK_QUEUEAC_Q1_V1_8822C 0x3 +#define BIT_QUEUEAC_Q1_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q1_V1_8822C) << BIT_SHIFT_QUEUEAC_Q1_V1_8822C) +#define BITS_QUEUEAC_Q1_V1_8822C \ + (BIT_MASK_QUEUEAC_Q1_V1_8822C << BIT_SHIFT_QUEUEAC_Q1_V1_8822C) +#define BIT_CLEAR_QUEUEAC_Q1_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q1_V1_8822C)) +#define BIT_GET_QUEUEAC_Q1_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1_8822C) & BIT_MASK_QUEUEAC_Q1_V1_8822C) +#define BIT_SET_QUEUEAC_Q1_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q1_V1_8822C(x) | BIT_QUEUEAC_Q1_V1_8822C(v)) + +#define BIT_TIDEMPTY_Q1_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q1_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q1_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q1_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q1_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q1_V2_8822C) +#define BITS_TAIL_PKT_Q1_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q1_V2_8822C << BIT_SHIFT_TAIL_PKT_Q1_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q1_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q1_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q1_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q1_V2_8822C) +#define BIT_SET_TAIL_PKT_Q1_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q1_V2_8822C(x) | BIT_TAIL_PKT_Q1_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q1_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_Q1_V1_8822C 0x7ff +#define BIT_HEAD_PKT_Q1_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q1_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_Q1_V1_8822C) +#define BITS_HEAD_PKT_Q1_V1_8822C \ + (BIT_MASK_HEAD_PKT_Q1_V1_8822C << BIT_SHIFT_HEAD_PKT_Q1_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_Q1_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q1_V1_8822C)) +#define BIT_GET_HEAD_PKT_Q1_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1_8822C) & \ + BIT_MASK_HEAD_PKT_Q1_V1_8822C) +#define BIT_SET_HEAD_PKT_Q1_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q1_V1_8822C(x) | BIT_HEAD_PKT_Q1_V1_8822C(v)) + +/* 2 REG_Q2_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_Q2_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_Q2_V1_8822C 0x7f +#define BIT_QUEUEMACID_Q2_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q2_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_Q2_V1_8822C) +#define BITS_QUEUEMACID_Q2_V1_8822C \ + (BIT_MASK_QUEUEMACID_Q2_V1_8822C << BIT_SHIFT_QUEUEMACID_Q2_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_Q2_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_Q2_V1_8822C)) +#define BIT_GET_QUEUEMACID_Q2_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1_8822C) & \ + BIT_MASK_QUEUEMACID_Q2_V1_8822C) +#define BIT_SET_QUEUEMACID_Q2_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q2_V1_8822C(x) | BIT_QUEUEMACID_Q2_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_Q2_V1_8822C 23 +#define BIT_MASK_QUEUEAC_Q2_V1_8822C 0x3 +#define BIT_QUEUEAC_Q2_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q2_V1_8822C) << BIT_SHIFT_QUEUEAC_Q2_V1_8822C) +#define BITS_QUEUEAC_Q2_V1_8822C \ + (BIT_MASK_QUEUEAC_Q2_V1_8822C << BIT_SHIFT_QUEUEAC_Q2_V1_8822C) +#define BIT_CLEAR_QUEUEAC_Q2_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q2_V1_8822C)) +#define BIT_GET_QUEUEAC_Q2_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1_8822C) & BIT_MASK_QUEUEAC_Q2_V1_8822C) +#define BIT_SET_QUEUEAC_Q2_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q2_V1_8822C(x) | BIT_QUEUEAC_Q2_V1_8822C(v)) + +#define BIT_TIDEMPTY_Q2_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q2_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q2_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q2_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q2_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q2_V2_8822C) +#define BITS_TAIL_PKT_Q2_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q2_V2_8822C << BIT_SHIFT_TAIL_PKT_Q2_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q2_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q2_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q2_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q2_V2_8822C) +#define BIT_SET_TAIL_PKT_Q2_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q2_V2_8822C(x) | BIT_TAIL_PKT_Q2_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q2_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_Q2_V1_8822C 0x7ff +#define BIT_HEAD_PKT_Q2_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q2_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_Q2_V1_8822C) +#define BITS_HEAD_PKT_Q2_V1_8822C \ + (BIT_MASK_HEAD_PKT_Q2_V1_8822C << BIT_SHIFT_HEAD_PKT_Q2_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_Q2_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q2_V1_8822C)) +#define BIT_GET_HEAD_PKT_Q2_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1_8822C) & \ + BIT_MASK_HEAD_PKT_Q2_V1_8822C) +#define BIT_SET_HEAD_PKT_Q2_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q2_V1_8822C(x) | BIT_HEAD_PKT_Q2_V1_8822C(v)) + +/* 2 REG_Q3_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_Q3_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_Q3_V1_8822C 0x7f +#define BIT_QUEUEMACID_Q3_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q3_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_Q3_V1_8822C) +#define BITS_QUEUEMACID_Q3_V1_8822C \ + (BIT_MASK_QUEUEMACID_Q3_V1_8822C << BIT_SHIFT_QUEUEMACID_Q3_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_Q3_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_Q3_V1_8822C)) +#define BIT_GET_QUEUEMACID_Q3_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1_8822C) & \ + BIT_MASK_QUEUEMACID_Q3_V1_8822C) +#define BIT_SET_QUEUEMACID_Q3_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q3_V1_8822C(x) | BIT_QUEUEMACID_Q3_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_Q3_V1_8822C 23 +#define BIT_MASK_QUEUEAC_Q3_V1_8822C 0x3 +#define BIT_QUEUEAC_Q3_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q3_V1_8822C) << BIT_SHIFT_QUEUEAC_Q3_V1_8822C) +#define BITS_QUEUEAC_Q3_V1_8822C \ + (BIT_MASK_QUEUEAC_Q3_V1_8822C << BIT_SHIFT_QUEUEAC_Q3_V1_8822C) +#define BIT_CLEAR_QUEUEAC_Q3_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q3_V1_8822C)) +#define BIT_GET_QUEUEAC_Q3_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1_8822C) & BIT_MASK_QUEUEAC_Q3_V1_8822C) +#define BIT_SET_QUEUEAC_Q3_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q3_V1_8822C(x) | BIT_QUEUEAC_Q3_V1_8822C(v)) + +#define BIT_TIDEMPTY_Q3_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q3_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q3_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q3_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q3_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q3_V2_8822C) +#define BITS_TAIL_PKT_Q3_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q3_V2_8822C << BIT_SHIFT_TAIL_PKT_Q3_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q3_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q3_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q3_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q3_V2_8822C) +#define BIT_SET_TAIL_PKT_Q3_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q3_V2_8822C(x) | BIT_TAIL_PKT_Q3_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q3_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_Q3_V1_8822C 0x7ff +#define BIT_HEAD_PKT_Q3_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q3_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_Q3_V1_8822C) +#define BITS_HEAD_PKT_Q3_V1_8822C \ + (BIT_MASK_HEAD_PKT_Q3_V1_8822C << BIT_SHIFT_HEAD_PKT_Q3_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_Q3_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q3_V1_8822C)) +#define BIT_GET_HEAD_PKT_Q3_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1_8822C) & \ + BIT_MASK_HEAD_PKT_Q3_V1_8822C) +#define BIT_SET_HEAD_PKT_Q3_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q3_V1_8822C(x) | BIT_HEAD_PKT_Q3_V1_8822C(v)) + +/* 2 REG_MGQ_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_MGQ_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_MGQ_V1_8822C 0x7f +#define BIT_QUEUEMACID_MGQ_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_MGQ_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_MGQ_V1_8822C) +#define BITS_QUEUEMACID_MGQ_V1_8822C \ + (BIT_MASK_QUEUEMACID_MGQ_V1_8822C << BIT_SHIFT_QUEUEMACID_MGQ_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_MGQ_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_MGQ_V1_8822C)) +#define BIT_GET_QUEUEMACID_MGQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1_8822C) & \ + BIT_MASK_QUEUEMACID_MGQ_V1_8822C) +#define BIT_SET_QUEUEMACID_MGQ_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_MGQ_V1_8822C(x) | BIT_QUEUEMACID_MGQ_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_MGQ_V1_8822C 23 +#define BIT_MASK_QUEUEAC_MGQ_V1_8822C 0x3 +#define BIT_QUEUEAC_MGQ_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_MGQ_V1_8822C) \ + << BIT_SHIFT_QUEUEAC_MGQ_V1_8822C) +#define BITS_QUEUEAC_MGQ_V1_8822C \ + (BIT_MASK_QUEUEAC_MGQ_V1_8822C << BIT_SHIFT_QUEUEAC_MGQ_V1_8822C) +#define BIT_CLEAR_QUEUEAC_MGQ_V1_8822C(x) ((x) & (~BITS_QUEUEAC_MGQ_V1_8822C)) +#define BIT_GET_QUEUEAC_MGQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1_8822C) & \ + BIT_MASK_QUEUEAC_MGQ_V1_8822C) +#define BIT_SET_QUEUEAC_MGQ_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_MGQ_V1_8822C(x) | BIT_QUEUEAC_MGQ_V1_8822C(v)) + +#define BIT_TIDEMPTY_MGQ_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_MGQ_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_MGQ_V2_8822C 0x7ff +#define BIT_TAIL_PKT_MGQ_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_MGQ_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_MGQ_V2_8822C) +#define BITS_TAIL_PKT_MGQ_V2_8822C \ + (BIT_MASK_TAIL_PKT_MGQ_V2_8822C << BIT_SHIFT_TAIL_PKT_MGQ_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_MGQ_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_MGQ_V2_8822C)) +#define BIT_GET_TAIL_PKT_MGQ_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2_8822C) & \ + BIT_MASK_TAIL_PKT_MGQ_V2_8822C) +#define BIT_SET_TAIL_PKT_MGQ_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_MGQ_V2_8822C(x) | BIT_TAIL_PKT_MGQ_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_MGQ_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_MGQ_V1_8822C 0x7ff +#define BIT_HEAD_PKT_MGQ_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_MGQ_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_MGQ_V1_8822C) +#define BITS_HEAD_PKT_MGQ_V1_8822C \ + (BIT_MASK_HEAD_PKT_MGQ_V1_8822C << BIT_SHIFT_HEAD_PKT_MGQ_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_MGQ_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_MGQ_V1_8822C)) +#define BIT_GET_HEAD_PKT_MGQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1_8822C) & \ + BIT_MASK_HEAD_PKT_MGQ_V1_8822C) +#define BIT_SET_HEAD_PKT_MGQ_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_MGQ_V1_8822C(x) | BIT_HEAD_PKT_MGQ_V1_8822C(v)) + +/* 2 REG_HIQ_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_HIQ_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_HIQ_V1_8822C 0x7f +#define BIT_QUEUEMACID_HIQ_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_HIQ_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_HIQ_V1_8822C) +#define BITS_QUEUEMACID_HIQ_V1_8822C \ + (BIT_MASK_QUEUEMACID_HIQ_V1_8822C << BIT_SHIFT_QUEUEMACID_HIQ_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_HIQ_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_HIQ_V1_8822C)) +#define BIT_GET_QUEUEMACID_HIQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1_8822C) & \ + BIT_MASK_QUEUEMACID_HIQ_V1_8822C) +#define BIT_SET_QUEUEMACID_HIQ_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_HIQ_V1_8822C(x) | BIT_QUEUEMACID_HIQ_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_HIQ_V1_8822C 23 +#define BIT_MASK_QUEUEAC_HIQ_V1_8822C 0x3 +#define BIT_QUEUEAC_HIQ_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_HIQ_V1_8822C) \ + << BIT_SHIFT_QUEUEAC_HIQ_V1_8822C) +#define BITS_QUEUEAC_HIQ_V1_8822C \ + (BIT_MASK_QUEUEAC_HIQ_V1_8822C << BIT_SHIFT_QUEUEAC_HIQ_V1_8822C) +#define BIT_CLEAR_QUEUEAC_HIQ_V1_8822C(x) ((x) & (~BITS_QUEUEAC_HIQ_V1_8822C)) +#define BIT_GET_QUEUEAC_HIQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1_8822C) & \ + BIT_MASK_QUEUEAC_HIQ_V1_8822C) +#define BIT_SET_QUEUEAC_HIQ_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_HIQ_V1_8822C(x) | BIT_QUEUEAC_HIQ_V1_8822C(v)) + +#define BIT_TIDEMPTY_HIQ_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_HIQ_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_HIQ_V2_8822C 0x7ff +#define BIT_TAIL_PKT_HIQ_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_HIQ_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_HIQ_V2_8822C) +#define BITS_TAIL_PKT_HIQ_V2_8822C \ + (BIT_MASK_TAIL_PKT_HIQ_V2_8822C << BIT_SHIFT_TAIL_PKT_HIQ_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_HIQ_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_HIQ_V2_8822C)) +#define BIT_GET_TAIL_PKT_HIQ_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2_8822C) & \ + BIT_MASK_TAIL_PKT_HIQ_V2_8822C) +#define BIT_SET_TAIL_PKT_HIQ_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_HIQ_V2_8822C(x) | BIT_TAIL_PKT_HIQ_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_HIQ_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_HIQ_V1_8822C 0x7ff +#define BIT_HEAD_PKT_HIQ_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_HIQ_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_HIQ_V1_8822C) +#define BITS_HEAD_PKT_HIQ_V1_8822C \ + (BIT_MASK_HEAD_PKT_HIQ_V1_8822C << BIT_SHIFT_HEAD_PKT_HIQ_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_HIQ_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_HIQ_V1_8822C)) +#define BIT_GET_HEAD_PKT_HIQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1_8822C) & \ + BIT_MASK_HEAD_PKT_HIQ_V1_8822C) +#define BIT_SET_HEAD_PKT_HIQ_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_HIQ_V1_8822C(x) | BIT_HEAD_PKT_HIQ_V1_8822C(v)) + +/* 2 REG_BCNQ_INFO_8822C */ + +#define BIT_SHIFT_BCNQ_HEAD_PG_V1_8822C 0 +#define BIT_MASK_BCNQ_HEAD_PG_V1_8822C 0xfff +#define BIT_BCNQ_HEAD_PG_V1_8822C(x) \ + (((x) & BIT_MASK_BCNQ_HEAD_PG_V1_8822C) \ + << BIT_SHIFT_BCNQ_HEAD_PG_V1_8822C) +#define BITS_BCNQ_HEAD_PG_V1_8822C \ + (BIT_MASK_BCNQ_HEAD_PG_V1_8822C << BIT_SHIFT_BCNQ_HEAD_PG_V1_8822C) +#define BIT_CLEAR_BCNQ_HEAD_PG_V1_8822C(x) ((x) & (~BITS_BCNQ_HEAD_PG_V1_8822C)) +#define BIT_GET_BCNQ_HEAD_PG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1_8822C) & \ + BIT_MASK_BCNQ_HEAD_PG_V1_8822C) +#define BIT_SET_BCNQ_HEAD_PG_V1_8822C(x, v) \ + (BIT_CLEAR_BCNQ_HEAD_PG_V1_8822C(x) | BIT_BCNQ_HEAD_PG_V1_8822C(v)) + +/* 2 REG_TXPKT_EMPTY_8822C */ +#define BIT_BCNQ_EMPTY_8822C BIT(11) +#define BIT_HQQ_EMPTY_8822C BIT(10) +#define BIT_MQQ_EMPTY_8822C BIT(9) +#define BIT_MGQ_CPU_EMPTY_8822C BIT(8) +#define BIT_AC7Q_EMPTY_8822C BIT(7) +#define BIT_AC6Q_EMPTY_8822C BIT(6) +#define BIT_AC5Q_EMPTY_8822C BIT(5) +#define BIT_AC4Q_EMPTY_8822C BIT(4) +#define BIT_AC3Q_EMPTY_8822C BIT(3) +#define BIT_AC2Q_EMPTY_8822C BIT(2) +#define BIT_AC1Q_EMPTY_8822C BIT(1) +#define BIT_AC0Q_EMPTY_8822C BIT(0) + +/* 2 REG_CPU_MGQ_INFO_8822C */ +#define BIT_BCN1_POLL_8822C BIT(30) +#define BIT_CPUMGT_POLL_8822C BIT(29) +#define BIT_BCN_POLL_8822C BIT(28) +#define BIT_CPUMGQ_FW_NUM_V1_8822C BIT(12) + +#define BIT_SHIFT_FW_FREE_TAIL_V1_8822C 0 +#define BIT_MASK_FW_FREE_TAIL_V1_8822C 0xfff +#define BIT_FW_FREE_TAIL_V1_8822C(x) \ + (((x) & BIT_MASK_FW_FREE_TAIL_V1_8822C) \ + << BIT_SHIFT_FW_FREE_TAIL_V1_8822C) +#define BITS_FW_FREE_TAIL_V1_8822C \ + (BIT_MASK_FW_FREE_TAIL_V1_8822C << BIT_SHIFT_FW_FREE_TAIL_V1_8822C) +#define BIT_CLEAR_FW_FREE_TAIL_V1_8822C(x) ((x) & (~BITS_FW_FREE_TAIL_V1_8822C)) +#define BIT_GET_FW_FREE_TAIL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1_8822C) & \ + BIT_MASK_FW_FREE_TAIL_V1_8822C) +#define BIT_SET_FW_FREE_TAIL_V1_8822C(x, v) \ + (BIT_CLEAR_FW_FREE_TAIL_V1_8822C(x) | BIT_FW_FREE_TAIL_V1_8822C(v)) + +/* 2 REG_FWHW_TXQ_CTRL_8822C */ +#define BIT_RTS_LIMIT_IN_OFDM_8822C BIT(23) +#define BIT_EN_BCNQ_DL_8822C BIT(22) +#define BIT_EN_RD_RESP_NAV_BK_8822C BIT(21) +#define BIT_EN_WR_FREE_TAIL_8822C BIT(20) +#define BIT_NOTXRPT_USERATE_EN_8822C BIT(19) +#define BIT_DIS_TXFAIL_RPT_8822C BIT(18) +#define BIT_FTM_TIMEOUT_BYPASS_8822C BIT(16) + +#define BIT_SHIFT_EN_QUEUE_RPT_8822C 8 +#define BIT_MASK_EN_QUEUE_RPT_8822C 0xff +#define BIT_EN_QUEUE_RPT_8822C(x) \ + (((x) & BIT_MASK_EN_QUEUE_RPT_8822C) << BIT_SHIFT_EN_QUEUE_RPT_8822C) +#define BITS_EN_QUEUE_RPT_8822C \ + (BIT_MASK_EN_QUEUE_RPT_8822C << BIT_SHIFT_EN_QUEUE_RPT_8822C) +#define BIT_CLEAR_EN_QUEUE_RPT_8822C(x) ((x) & (~BITS_EN_QUEUE_RPT_8822C)) +#define BIT_GET_EN_QUEUE_RPT_8822C(x) \ + (((x) >> BIT_SHIFT_EN_QUEUE_RPT_8822C) & BIT_MASK_EN_QUEUE_RPT_8822C) +#define BIT_SET_EN_QUEUE_RPT_8822C(x, v) \ + (BIT_CLEAR_EN_QUEUE_RPT_8822C(x) | BIT_EN_QUEUE_RPT_8822C(v)) + +#define BIT_EN_RTY_BK_8822C BIT(7) +#define BIT_EN_USE_INI_RAT_8822C BIT(6) +#define BIT_EN_RTS_NAV_BK_8822C BIT(5) +#define BIT_DIS_SSN_CHECK_8822C BIT(4) +#define BIT_MACID_MATCH_RTS_8822C BIT(3) +#define BIT_EN_BCN_TRXRPT_V1_8822C BIT(2) +#define BIT_R_EN_FTMRPT_V1_8822C BIT(1) +#define BIT_R_BMC_NAV_PROTECT_8822C BIT(0) + +/* 2 REG_DATAFB_SEL_8822C */ +#define BIT_BROADCAST_RTY_EN_8822C BIT(3) +#define BIT_EN_RTY_BK_COD_8822C BIT(2) + +#define BIT_SHIFT__R_DATA_FALLBACK_SEL_8822C 0 +#define BIT_MASK__R_DATA_FALLBACK_SEL_8822C 0x3 +#define BIT__R_DATA_FALLBACK_SEL_8822C(x) \ + (((x) & BIT_MASK__R_DATA_FALLBACK_SEL_8822C) \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8822C) +#define BITS__R_DATA_FALLBACK_SEL_8822C \ + (BIT_MASK__R_DATA_FALLBACK_SEL_8822C \ + << BIT_SHIFT__R_DATA_FALLBACK_SEL_8822C) +#define BIT_CLEAR__R_DATA_FALLBACK_SEL_8822C(x) \ + ((x) & (~BITS__R_DATA_FALLBACK_SEL_8822C)) +#define BIT_GET__R_DATA_FALLBACK_SEL_8822C(x) \ + (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL_8822C) & \ + BIT_MASK__R_DATA_FALLBACK_SEL_8822C) +#define BIT_SET__R_DATA_FALLBACK_SEL_8822C(x, v) \ + (BIT_CLEAR__R_DATA_FALLBACK_SEL_8822C(x) | \ + BIT__R_DATA_FALLBACK_SEL_8822C(v)) + +/* 2 REG_BCNQ_BDNY_V1_8822C */ + +#define BIT_SHIFT_BCNQ_PGBNDY_V1_8822C 0 +#define BIT_MASK_BCNQ_PGBNDY_V1_8822C 0xfff +#define BIT_BCNQ_PGBNDY_V1_8822C(x) \ + (((x) & BIT_MASK_BCNQ_PGBNDY_V1_8822C) \ + << BIT_SHIFT_BCNQ_PGBNDY_V1_8822C) +#define BITS_BCNQ_PGBNDY_V1_8822C \ + (BIT_MASK_BCNQ_PGBNDY_V1_8822C << BIT_SHIFT_BCNQ_PGBNDY_V1_8822C) +#define BIT_CLEAR_BCNQ_PGBNDY_V1_8822C(x) ((x) & (~BITS_BCNQ_PGBNDY_V1_8822C)) +#define BIT_GET_BCNQ_PGBNDY_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1_8822C) & \ + BIT_MASK_BCNQ_PGBNDY_V1_8822C) +#define BIT_SET_BCNQ_PGBNDY_V1_8822C(x, v) \ + (BIT_CLEAR_BCNQ_PGBNDY_V1_8822C(x) | BIT_BCNQ_PGBNDY_V1_8822C(v)) + +/* 2 REG_LIFETIME_EN_8822C */ +#define BIT_BT_INT_CPU_8822C BIT(7) +#define BIT_BT_INT_PTA_8822C BIT(6) +#define BIT_BA_PARSER_EN_8822C BIT(5) +#define BIT_EN_CTRL_RTYBIT_8822C BIT(4) +#define BIT_LIFETIME_BK_EN_8822C BIT(3) +#define BIT_LIFETIME_BE_EN_8822C BIT(2) +#define BIT_LIFETIME_VI_EN_8822C BIT(1) +#define BIT_LIFETIME_VO_EN_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_SPEC_SIFS_8822C */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822C 8 +#define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822C 0xff +#define BIT_SPEC_SIFS_OFDM_PTCL_8822C(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822C) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822C) +#define BITS_SPEC_SIFS_OFDM_PTCL_8822C \ + (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822C \ + << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822C) +#define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8822C(x) \ + ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8822C)) +#define BIT_GET_SPEC_SIFS_OFDM_PTCL_8822C(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822C) & \ + BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822C) +#define BIT_SET_SPEC_SIFS_OFDM_PTCL_8822C(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8822C(x) | \ + BIT_SPEC_SIFS_OFDM_PTCL_8822C(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822C 0 +#define BIT_MASK_SPEC_SIFS_CCK_PTCL_8822C 0xff +#define BIT_SPEC_SIFS_CCK_PTCL_8822C(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8822C) \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822C) +#define BITS_SPEC_SIFS_CCK_PTCL_8822C \ + (BIT_MASK_SPEC_SIFS_CCK_PTCL_8822C \ + << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822C) +#define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8822C(x) \ + ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8822C)) +#define BIT_GET_SPEC_SIFS_CCK_PTCL_8822C(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822C) & \ + BIT_MASK_SPEC_SIFS_CCK_PTCL_8822C) +#define BIT_SET_SPEC_SIFS_CCK_PTCL_8822C(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8822C(x) | \ + BIT_SPEC_SIFS_CCK_PTCL_8822C(v)) + +/* 2 REG_RETRY_LIMIT_8822C */ + +#define BIT_SHIFT_SRL_8822C 8 +#define BIT_MASK_SRL_8822C 0x3f +#define BIT_SRL_8822C(x) (((x) & BIT_MASK_SRL_8822C) << BIT_SHIFT_SRL_8822C) +#define BITS_SRL_8822C (BIT_MASK_SRL_8822C << BIT_SHIFT_SRL_8822C) +#define BIT_CLEAR_SRL_8822C(x) ((x) & (~BITS_SRL_8822C)) +#define BIT_GET_SRL_8822C(x) (((x) >> BIT_SHIFT_SRL_8822C) & BIT_MASK_SRL_8822C) +#define BIT_SET_SRL_8822C(x, v) (BIT_CLEAR_SRL_8822C(x) | BIT_SRL_8822C(v)) + +#define BIT_SHIFT_LRL_8822C 0 +#define BIT_MASK_LRL_8822C 0x3f +#define BIT_LRL_8822C(x) (((x) & BIT_MASK_LRL_8822C) << BIT_SHIFT_LRL_8822C) +#define BITS_LRL_8822C (BIT_MASK_LRL_8822C << BIT_SHIFT_LRL_8822C) +#define BIT_CLEAR_LRL_8822C(x) ((x) & (~BITS_LRL_8822C)) +#define BIT_GET_LRL_8822C(x) (((x) >> BIT_SHIFT_LRL_8822C) & BIT_MASK_LRL_8822C) +#define BIT_SET_LRL_8822C(x, v) (BIT_CLEAR_LRL_8822C(x) | BIT_LRL_8822C(v)) + +/* 2 REG_TXBF_CTRL_8822C */ +#define BIT_R_ENABLE_NDPA_8822C BIT(31) +#define BIT_USE_NDPA_PARAMETER_8822C BIT(30) +#define BIT_R_PROP_TXBF_8822C BIT(29) +#define BIT_R_EN_NDPA_INT_8822C BIT(28) +#define BIT_R_TXBF1_80M_8822C BIT(27) +#define BIT_R_TXBF1_40M_8822C BIT(26) +#define BIT_R_TXBF1_20M_8822C BIT(25) + +#define BIT_SHIFT_R_TXBF1_AID_8822C 16 +#define BIT_MASK_R_TXBF1_AID_8822C 0x1ff +#define BIT_R_TXBF1_AID_8822C(x) \ + (((x) & BIT_MASK_R_TXBF1_AID_8822C) << BIT_SHIFT_R_TXBF1_AID_8822C) +#define BITS_R_TXBF1_AID_8822C \ + (BIT_MASK_R_TXBF1_AID_8822C << BIT_SHIFT_R_TXBF1_AID_8822C) +#define BIT_CLEAR_R_TXBF1_AID_8822C(x) ((x) & (~BITS_R_TXBF1_AID_8822C)) +#define BIT_GET_R_TXBF1_AID_8822C(x) \ + (((x) >> BIT_SHIFT_R_TXBF1_AID_8822C) & BIT_MASK_R_TXBF1_AID_8822C) +#define BIT_SET_R_TXBF1_AID_8822C(x, v) \ + (BIT_CLEAR_R_TXBF1_AID_8822C(x) | BIT_R_TXBF1_AID_8822C(v)) + +#define BIT_DIS_NDP_BFEN_8822C BIT(15) +#define BIT_R_TXBCN_NOBLOCK_NDP_8822C BIT(14) +#define BIT_R_TXBF0_80M_8822C BIT(11) +#define BIT_R_TXBF0_40M_8822C BIT(10) +#define BIT_R_TXBF0_20M_8822C BIT(9) + +#define BIT_SHIFT_R_TXBF0_AID_8822C 0 +#define BIT_MASK_R_TXBF0_AID_8822C 0x1ff +#define BIT_R_TXBF0_AID_8822C(x) \ + (((x) & BIT_MASK_R_TXBF0_AID_8822C) << BIT_SHIFT_R_TXBF0_AID_8822C) +#define BITS_R_TXBF0_AID_8822C \ + (BIT_MASK_R_TXBF0_AID_8822C << BIT_SHIFT_R_TXBF0_AID_8822C) +#define BIT_CLEAR_R_TXBF0_AID_8822C(x) ((x) & (~BITS_R_TXBF0_AID_8822C)) +#define BIT_GET_R_TXBF0_AID_8822C(x) \ + (((x) >> BIT_SHIFT_R_TXBF0_AID_8822C) & BIT_MASK_R_TXBF0_AID_8822C) +#define BIT_SET_R_TXBF0_AID_8822C(x, v) \ + (BIT_CLEAR_R_TXBF0_AID_8822C(x) | BIT_R_TXBF0_AID_8822C(v)) + +/* 2 REG_DARFRC_8822C */ + +#define BIT_SHIFT_DARF_RC4_8822C 24 +#define BIT_MASK_DARF_RC4_8822C 0x1f +#define BIT_DARF_RC4_8822C(x) \ + (((x) & BIT_MASK_DARF_RC4_8822C) << BIT_SHIFT_DARF_RC4_8822C) +#define BITS_DARF_RC4_8822C \ + (BIT_MASK_DARF_RC4_8822C << BIT_SHIFT_DARF_RC4_8822C) +#define BIT_CLEAR_DARF_RC4_8822C(x) ((x) & (~BITS_DARF_RC4_8822C)) +#define BIT_GET_DARF_RC4_8822C(x) \ + (((x) >> BIT_SHIFT_DARF_RC4_8822C) & BIT_MASK_DARF_RC4_8822C) +#define BIT_SET_DARF_RC4_8822C(x, v) \ + (BIT_CLEAR_DARF_RC4_8822C(x) | BIT_DARF_RC4_8822C(v)) + +#define BIT_SHIFT_DARF_RC3_8822C 16 +#define BIT_MASK_DARF_RC3_8822C 0x1f +#define BIT_DARF_RC3_8822C(x) \ + (((x) & BIT_MASK_DARF_RC3_8822C) << BIT_SHIFT_DARF_RC3_8822C) +#define BITS_DARF_RC3_8822C \ + (BIT_MASK_DARF_RC3_8822C << BIT_SHIFT_DARF_RC3_8822C) +#define BIT_CLEAR_DARF_RC3_8822C(x) ((x) & (~BITS_DARF_RC3_8822C)) +#define BIT_GET_DARF_RC3_8822C(x) \ + (((x) >> BIT_SHIFT_DARF_RC3_8822C) & BIT_MASK_DARF_RC3_8822C) +#define BIT_SET_DARF_RC3_8822C(x, v) \ + (BIT_CLEAR_DARF_RC3_8822C(x) | BIT_DARF_RC3_8822C(v)) + +#define BIT_SHIFT_DARF_RC2_8822C 8 +#define BIT_MASK_DARF_RC2_8822C 0x1f +#define BIT_DARF_RC2_8822C(x) \ + (((x) & BIT_MASK_DARF_RC2_8822C) << BIT_SHIFT_DARF_RC2_8822C) +#define BITS_DARF_RC2_8822C \ + (BIT_MASK_DARF_RC2_8822C << BIT_SHIFT_DARF_RC2_8822C) +#define BIT_CLEAR_DARF_RC2_8822C(x) ((x) & (~BITS_DARF_RC2_8822C)) +#define BIT_GET_DARF_RC2_8822C(x) \ + (((x) >> BIT_SHIFT_DARF_RC2_8822C) & BIT_MASK_DARF_RC2_8822C) +#define BIT_SET_DARF_RC2_8822C(x, v) \ + (BIT_CLEAR_DARF_RC2_8822C(x) | BIT_DARF_RC2_8822C(v)) + +#define BIT_SHIFT_DARF_RC1_8822C 0 +#define BIT_MASK_DARF_RC1_8822C 0x1f +#define BIT_DARF_RC1_8822C(x) \ + (((x) & BIT_MASK_DARF_RC1_8822C) << BIT_SHIFT_DARF_RC1_8822C) +#define BITS_DARF_RC1_8822C \ + (BIT_MASK_DARF_RC1_8822C << BIT_SHIFT_DARF_RC1_8822C) +#define BIT_CLEAR_DARF_RC1_8822C(x) ((x) & (~BITS_DARF_RC1_8822C)) +#define BIT_GET_DARF_RC1_8822C(x) \ + (((x) >> BIT_SHIFT_DARF_RC1_8822C) & BIT_MASK_DARF_RC1_8822C) +#define BIT_SET_DARF_RC1_8822C(x, v) \ + (BIT_CLEAR_DARF_RC1_8822C(x) | BIT_DARF_RC1_8822C(v)) + +/* 2 REG_DARFRCH_8822C */ + +#define BIT_SHIFT_DARF_RC8_V1_8822C 24 +#define BIT_MASK_DARF_RC8_V1_8822C 0x1f +#define BIT_DARF_RC8_V1_8822C(x) \ + (((x) & BIT_MASK_DARF_RC8_V1_8822C) << BIT_SHIFT_DARF_RC8_V1_8822C) +#define BITS_DARF_RC8_V1_8822C \ + (BIT_MASK_DARF_RC8_V1_8822C << BIT_SHIFT_DARF_RC8_V1_8822C) +#define BIT_CLEAR_DARF_RC8_V1_8822C(x) ((x) & (~BITS_DARF_RC8_V1_8822C)) +#define BIT_GET_DARF_RC8_V1_8822C(x) \ + (((x) >> BIT_SHIFT_DARF_RC8_V1_8822C) & BIT_MASK_DARF_RC8_V1_8822C) +#define BIT_SET_DARF_RC8_V1_8822C(x, v) \ + (BIT_CLEAR_DARF_RC8_V1_8822C(x) | BIT_DARF_RC8_V1_8822C(v)) + +#define BIT_SHIFT_DARF_RC7_V1_8822C 16 +#define BIT_MASK_DARF_RC7_V1_8822C 0x1f +#define BIT_DARF_RC7_V1_8822C(x) \ + (((x) & BIT_MASK_DARF_RC7_V1_8822C) << BIT_SHIFT_DARF_RC7_V1_8822C) +#define BITS_DARF_RC7_V1_8822C \ + (BIT_MASK_DARF_RC7_V1_8822C << BIT_SHIFT_DARF_RC7_V1_8822C) +#define BIT_CLEAR_DARF_RC7_V1_8822C(x) ((x) & (~BITS_DARF_RC7_V1_8822C)) +#define BIT_GET_DARF_RC7_V1_8822C(x) \ + (((x) >> BIT_SHIFT_DARF_RC7_V1_8822C) & BIT_MASK_DARF_RC7_V1_8822C) +#define BIT_SET_DARF_RC7_V1_8822C(x, v) \ + (BIT_CLEAR_DARF_RC7_V1_8822C(x) | BIT_DARF_RC7_V1_8822C(v)) + +#define BIT_SHIFT_DARF_RC6_V1_8822C 8 +#define BIT_MASK_DARF_RC6_V1_8822C 0x1f +#define BIT_DARF_RC6_V1_8822C(x) \ + (((x) & BIT_MASK_DARF_RC6_V1_8822C) << BIT_SHIFT_DARF_RC6_V1_8822C) +#define BITS_DARF_RC6_V1_8822C \ + (BIT_MASK_DARF_RC6_V1_8822C << BIT_SHIFT_DARF_RC6_V1_8822C) +#define BIT_CLEAR_DARF_RC6_V1_8822C(x) ((x) & (~BITS_DARF_RC6_V1_8822C)) +#define BIT_GET_DARF_RC6_V1_8822C(x) \ + (((x) >> BIT_SHIFT_DARF_RC6_V1_8822C) & BIT_MASK_DARF_RC6_V1_8822C) +#define BIT_SET_DARF_RC6_V1_8822C(x, v) \ + (BIT_CLEAR_DARF_RC6_V1_8822C(x) | BIT_DARF_RC6_V1_8822C(v)) + +#define BIT_SHIFT_DARF_RC5_V1_8822C 0 +#define BIT_MASK_DARF_RC5_V1_8822C 0x1f +#define BIT_DARF_RC5_V1_8822C(x) \ + (((x) & BIT_MASK_DARF_RC5_V1_8822C) << BIT_SHIFT_DARF_RC5_V1_8822C) +#define BITS_DARF_RC5_V1_8822C \ + (BIT_MASK_DARF_RC5_V1_8822C << BIT_SHIFT_DARF_RC5_V1_8822C) +#define BIT_CLEAR_DARF_RC5_V1_8822C(x) ((x) & (~BITS_DARF_RC5_V1_8822C)) +#define BIT_GET_DARF_RC5_V1_8822C(x) \ + (((x) >> BIT_SHIFT_DARF_RC5_V1_8822C) & BIT_MASK_DARF_RC5_V1_8822C) +#define BIT_SET_DARF_RC5_V1_8822C(x, v) \ + (BIT_CLEAR_DARF_RC5_V1_8822C(x) | BIT_DARF_RC5_V1_8822C(v)) + +/* 2 REG_RARFRC_8822C */ + +#define BIT_SHIFT_RARF_RC4_8822C 24 +#define BIT_MASK_RARF_RC4_8822C 0x1f +#define BIT_RARF_RC4_8822C(x) \ + (((x) & BIT_MASK_RARF_RC4_8822C) << BIT_SHIFT_RARF_RC4_8822C) +#define BITS_RARF_RC4_8822C \ + (BIT_MASK_RARF_RC4_8822C << BIT_SHIFT_RARF_RC4_8822C) +#define BIT_CLEAR_RARF_RC4_8822C(x) ((x) & (~BITS_RARF_RC4_8822C)) +#define BIT_GET_RARF_RC4_8822C(x) \ + (((x) >> BIT_SHIFT_RARF_RC4_8822C) & BIT_MASK_RARF_RC4_8822C) +#define BIT_SET_RARF_RC4_8822C(x, v) \ + (BIT_CLEAR_RARF_RC4_8822C(x) | BIT_RARF_RC4_8822C(v)) + +#define BIT_SHIFT_RARF_RC3_8822C 16 +#define BIT_MASK_RARF_RC3_8822C 0x1f +#define BIT_RARF_RC3_8822C(x) \ + (((x) & BIT_MASK_RARF_RC3_8822C) << BIT_SHIFT_RARF_RC3_8822C) +#define BITS_RARF_RC3_8822C \ + (BIT_MASK_RARF_RC3_8822C << BIT_SHIFT_RARF_RC3_8822C) +#define BIT_CLEAR_RARF_RC3_8822C(x) ((x) & (~BITS_RARF_RC3_8822C)) +#define BIT_GET_RARF_RC3_8822C(x) \ + (((x) >> BIT_SHIFT_RARF_RC3_8822C) & BIT_MASK_RARF_RC3_8822C) +#define BIT_SET_RARF_RC3_8822C(x, v) \ + (BIT_CLEAR_RARF_RC3_8822C(x) | BIT_RARF_RC3_8822C(v)) + +#define BIT_SHIFT_RARF_RC2_8822C 8 +#define BIT_MASK_RARF_RC2_8822C 0x1f +#define BIT_RARF_RC2_8822C(x) \ + (((x) & BIT_MASK_RARF_RC2_8822C) << BIT_SHIFT_RARF_RC2_8822C) +#define BITS_RARF_RC2_8822C \ + (BIT_MASK_RARF_RC2_8822C << BIT_SHIFT_RARF_RC2_8822C) +#define BIT_CLEAR_RARF_RC2_8822C(x) ((x) & (~BITS_RARF_RC2_8822C)) +#define BIT_GET_RARF_RC2_8822C(x) \ + (((x) >> BIT_SHIFT_RARF_RC2_8822C) & BIT_MASK_RARF_RC2_8822C) +#define BIT_SET_RARF_RC2_8822C(x, v) \ + (BIT_CLEAR_RARF_RC2_8822C(x) | BIT_RARF_RC2_8822C(v)) + +#define BIT_SHIFT_RARF_RC1_8822C 0 +#define BIT_MASK_RARF_RC1_8822C 0x1f +#define BIT_RARF_RC1_8822C(x) \ + (((x) & BIT_MASK_RARF_RC1_8822C) << BIT_SHIFT_RARF_RC1_8822C) +#define BITS_RARF_RC1_8822C \ + (BIT_MASK_RARF_RC1_8822C << BIT_SHIFT_RARF_RC1_8822C) +#define BIT_CLEAR_RARF_RC1_8822C(x) ((x) & (~BITS_RARF_RC1_8822C)) +#define BIT_GET_RARF_RC1_8822C(x) \ + (((x) >> BIT_SHIFT_RARF_RC1_8822C) & BIT_MASK_RARF_RC1_8822C) +#define BIT_SET_RARF_RC1_8822C(x, v) \ + (BIT_CLEAR_RARF_RC1_8822C(x) | BIT_RARF_RC1_8822C(v)) + +/* 2 REG_RARFRCH_8822C */ + +#define BIT_SHIFT_RARF_RC8_V1_8822C 24 +#define BIT_MASK_RARF_RC8_V1_8822C 0x1f +#define BIT_RARF_RC8_V1_8822C(x) \ + (((x) & BIT_MASK_RARF_RC8_V1_8822C) << BIT_SHIFT_RARF_RC8_V1_8822C) +#define BITS_RARF_RC8_V1_8822C \ + (BIT_MASK_RARF_RC8_V1_8822C << BIT_SHIFT_RARF_RC8_V1_8822C) +#define BIT_CLEAR_RARF_RC8_V1_8822C(x) ((x) & (~BITS_RARF_RC8_V1_8822C)) +#define BIT_GET_RARF_RC8_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RARF_RC8_V1_8822C) & BIT_MASK_RARF_RC8_V1_8822C) +#define BIT_SET_RARF_RC8_V1_8822C(x, v) \ + (BIT_CLEAR_RARF_RC8_V1_8822C(x) | BIT_RARF_RC8_V1_8822C(v)) + +#define BIT_SHIFT_RARF_RC7_V1_8822C 16 +#define BIT_MASK_RARF_RC7_V1_8822C 0x1f +#define BIT_RARF_RC7_V1_8822C(x) \ + (((x) & BIT_MASK_RARF_RC7_V1_8822C) << BIT_SHIFT_RARF_RC7_V1_8822C) +#define BITS_RARF_RC7_V1_8822C \ + (BIT_MASK_RARF_RC7_V1_8822C << BIT_SHIFT_RARF_RC7_V1_8822C) +#define BIT_CLEAR_RARF_RC7_V1_8822C(x) ((x) & (~BITS_RARF_RC7_V1_8822C)) +#define BIT_GET_RARF_RC7_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RARF_RC7_V1_8822C) & BIT_MASK_RARF_RC7_V1_8822C) +#define BIT_SET_RARF_RC7_V1_8822C(x, v) \ + (BIT_CLEAR_RARF_RC7_V1_8822C(x) | BIT_RARF_RC7_V1_8822C(v)) + +#define BIT_SHIFT_RARF_RC6_V1_8822C 8 +#define BIT_MASK_RARF_RC6_V1_8822C 0x1f +#define BIT_RARF_RC6_V1_8822C(x) \ + (((x) & BIT_MASK_RARF_RC6_V1_8822C) << BIT_SHIFT_RARF_RC6_V1_8822C) +#define BITS_RARF_RC6_V1_8822C \ + (BIT_MASK_RARF_RC6_V1_8822C << BIT_SHIFT_RARF_RC6_V1_8822C) +#define BIT_CLEAR_RARF_RC6_V1_8822C(x) ((x) & (~BITS_RARF_RC6_V1_8822C)) +#define BIT_GET_RARF_RC6_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RARF_RC6_V1_8822C) & BIT_MASK_RARF_RC6_V1_8822C) +#define BIT_SET_RARF_RC6_V1_8822C(x, v) \ + (BIT_CLEAR_RARF_RC6_V1_8822C(x) | BIT_RARF_RC6_V1_8822C(v)) + +#define BIT_SHIFT_RARF_RC5_V1_8822C 0 +#define BIT_MASK_RARF_RC5_V1_8822C 0x1f +#define BIT_RARF_RC5_V1_8822C(x) \ + (((x) & BIT_MASK_RARF_RC5_V1_8822C) << BIT_SHIFT_RARF_RC5_V1_8822C) +#define BITS_RARF_RC5_V1_8822C \ + (BIT_MASK_RARF_RC5_V1_8822C << BIT_SHIFT_RARF_RC5_V1_8822C) +#define BIT_CLEAR_RARF_RC5_V1_8822C(x) ((x) & (~BITS_RARF_RC5_V1_8822C)) +#define BIT_GET_RARF_RC5_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RARF_RC5_V1_8822C) & BIT_MASK_RARF_RC5_V1_8822C) +#define BIT_SET_RARF_RC5_V1_8822C(x, v) \ + (BIT_CLEAR_RARF_RC5_V1_8822C(x) | BIT_RARF_RC5_V1_8822C(v)) + +/* 2 REG_RRSR_8822C */ + +#define BIT_SHIFT_RRSR_RSC_8822C 21 +#define BIT_MASK_RRSR_RSC_8822C 0x3 +#define BIT_RRSR_RSC_8822C(x) \ + (((x) & BIT_MASK_RRSR_RSC_8822C) << BIT_SHIFT_RRSR_RSC_8822C) +#define BITS_RRSR_RSC_8822C \ + (BIT_MASK_RRSR_RSC_8822C << BIT_SHIFT_RRSR_RSC_8822C) +#define BIT_CLEAR_RRSR_RSC_8822C(x) ((x) & (~BITS_RRSR_RSC_8822C)) +#define BIT_GET_RRSR_RSC_8822C(x) \ + (((x) >> BIT_SHIFT_RRSR_RSC_8822C) & BIT_MASK_RRSR_RSC_8822C) +#define BIT_SET_RRSR_RSC_8822C(x, v) \ + (BIT_CLEAR_RRSR_RSC_8822C(x) | BIT_RRSR_RSC_8822C(v)) + +#define BIT_SHIFT_RRSC_BITMAP_8822C 0 +#define BIT_MASK_RRSC_BITMAP_8822C 0xfffff +#define BIT_RRSC_BITMAP_8822C(x) \ + (((x) & BIT_MASK_RRSC_BITMAP_8822C) << BIT_SHIFT_RRSC_BITMAP_8822C) +#define BITS_RRSC_BITMAP_8822C \ + (BIT_MASK_RRSC_BITMAP_8822C << BIT_SHIFT_RRSC_BITMAP_8822C) +#define BIT_CLEAR_RRSC_BITMAP_8822C(x) ((x) & (~BITS_RRSC_BITMAP_8822C)) +#define BIT_GET_RRSC_BITMAP_8822C(x) \ + (((x) >> BIT_SHIFT_RRSC_BITMAP_8822C) & BIT_MASK_RRSC_BITMAP_8822C) +#define BIT_SET_RRSC_BITMAP_8822C(x, v) \ + (BIT_CLEAR_RRSC_BITMAP_8822C(x) | BIT_RRSC_BITMAP_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_ARFR0_8822C */ + +#define BIT_SHIFT_ARFRL0_8822C 0 +#define BIT_MASK_ARFRL0_8822C 0xffffffffL +#define BIT_ARFRL0_8822C(x) \ + (((x) & BIT_MASK_ARFRL0_8822C) << BIT_SHIFT_ARFRL0_8822C) +#define BITS_ARFRL0_8822C (BIT_MASK_ARFRL0_8822C << BIT_SHIFT_ARFRL0_8822C) +#define BIT_CLEAR_ARFRL0_8822C(x) ((x) & (~BITS_ARFRL0_8822C)) +#define BIT_GET_ARFRL0_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRL0_8822C) & BIT_MASK_ARFRL0_8822C) +#define BIT_SET_ARFRL0_8822C(x, v) \ + (BIT_CLEAR_ARFRL0_8822C(x) | BIT_ARFRL0_8822C(v)) + +/* 2 REG_ARFRH0_8822C */ + +#define BIT_SHIFT_ARFRH0_8822C 0 +#define BIT_MASK_ARFRH0_8822C 0xffffffffL +#define BIT_ARFRH0_8822C(x) \ + (((x) & BIT_MASK_ARFRH0_8822C) << BIT_SHIFT_ARFRH0_8822C) +#define BITS_ARFRH0_8822C (BIT_MASK_ARFRH0_8822C << BIT_SHIFT_ARFRH0_8822C) +#define BIT_CLEAR_ARFRH0_8822C(x) ((x) & (~BITS_ARFRH0_8822C)) +#define BIT_GET_ARFRH0_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRH0_8822C) & BIT_MASK_ARFRH0_8822C) +#define BIT_SET_ARFRH0_8822C(x, v) \ + (BIT_CLEAR_ARFRH0_8822C(x) | BIT_ARFRH0_8822C(v)) + +/* 2 REG_ARFR1_V1_8822C */ + +#define BIT_SHIFT_ARFRL1_8822C 0 +#define BIT_MASK_ARFRL1_8822C 0xffffffffL +#define BIT_ARFRL1_8822C(x) \ + (((x) & BIT_MASK_ARFRL1_8822C) << BIT_SHIFT_ARFRL1_8822C) +#define BITS_ARFRL1_8822C (BIT_MASK_ARFRL1_8822C << BIT_SHIFT_ARFRL1_8822C) +#define BIT_CLEAR_ARFRL1_8822C(x) ((x) & (~BITS_ARFRL1_8822C)) +#define BIT_GET_ARFRL1_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRL1_8822C) & BIT_MASK_ARFRL1_8822C) +#define BIT_SET_ARFRL1_8822C(x, v) \ + (BIT_CLEAR_ARFRL1_8822C(x) | BIT_ARFRL1_8822C(v)) + +/* 2 REG_ARFRH1_V1_8822C */ + +#define BIT_SHIFT_ARFRH1_8822C 0 +#define BIT_MASK_ARFRH1_8822C 0xffffffffL +#define BIT_ARFRH1_8822C(x) \ + (((x) & BIT_MASK_ARFRH1_8822C) << BIT_SHIFT_ARFRH1_8822C) +#define BITS_ARFRH1_8822C (BIT_MASK_ARFRH1_8822C << BIT_SHIFT_ARFRH1_8822C) +#define BIT_CLEAR_ARFRH1_8822C(x) ((x) & (~BITS_ARFRH1_8822C)) +#define BIT_GET_ARFRH1_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRH1_8822C) & BIT_MASK_ARFRH1_8822C) +#define BIT_SET_ARFRH1_8822C(x, v) \ + (BIT_CLEAR_ARFRH1_8822C(x) | BIT_ARFRH1_8822C(v)) + +/* 2 REG_CCK_CHECK_8822C */ +#define BIT_CHECK_CCK_EN_8822C BIT(7) +#define BIT_EN_BCN_PKT_REL_8822C BIT(6) +#define BIT_BCN_PORT_SEL_8822C BIT(5) +#define BIT_MOREDATA_BYPASS_8822C BIT(4) +#define BIT_EN_CLR_CMD_REL_BCN_PKT_8822C BIT(3) +#define BIT_R_EN_SET_MOREDATA_8822C BIT(2) +#define BIT__R_DIS_CLEAR_MACID_RELEASE_8822C BIT(1) +#define BIT__R_MACID_RELEASE_EN_8822C BIT(0) + +/* 2 REG_AMPDU_MAX_TIME_V1_8822C */ + +#define BIT_SHIFT_AMPDU_MAX_TIME_8822C 0 +#define BIT_MASK_AMPDU_MAX_TIME_8822C 0xff +#define BIT_AMPDU_MAX_TIME_8822C(x) \ + (((x) & BIT_MASK_AMPDU_MAX_TIME_8822C) \ + << BIT_SHIFT_AMPDU_MAX_TIME_8822C) +#define BITS_AMPDU_MAX_TIME_8822C \ + (BIT_MASK_AMPDU_MAX_TIME_8822C << BIT_SHIFT_AMPDU_MAX_TIME_8822C) +#define BIT_CLEAR_AMPDU_MAX_TIME_8822C(x) ((x) & (~BITS_AMPDU_MAX_TIME_8822C)) +#define BIT_GET_AMPDU_MAX_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8822C) & \ + BIT_MASK_AMPDU_MAX_TIME_8822C) +#define BIT_SET_AMPDU_MAX_TIME_8822C(x, v) \ + (BIT_CLEAR_AMPDU_MAX_TIME_8822C(x) | BIT_AMPDU_MAX_TIME_8822C(v)) + +/* 2 REG_BCNQ1_BDNY_V1_8822C */ + +#define BIT_SHIFT_BCNQ1_PGBNDY_V1_8822C 0 +#define BIT_MASK_BCNQ1_PGBNDY_V1_8822C 0xfff +#define BIT_BCNQ1_PGBNDY_V1_8822C(x) \ + (((x) & BIT_MASK_BCNQ1_PGBNDY_V1_8822C) \ + << BIT_SHIFT_BCNQ1_PGBNDY_V1_8822C) +#define BITS_BCNQ1_PGBNDY_V1_8822C \ + (BIT_MASK_BCNQ1_PGBNDY_V1_8822C << BIT_SHIFT_BCNQ1_PGBNDY_V1_8822C) +#define BIT_CLEAR_BCNQ1_PGBNDY_V1_8822C(x) ((x) & (~BITS_BCNQ1_PGBNDY_V1_8822C)) +#define BIT_GET_BCNQ1_PGBNDY_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1_8822C) & \ + BIT_MASK_BCNQ1_PGBNDY_V1_8822C) +#define BIT_SET_BCNQ1_PGBNDY_V1_8822C(x, v) \ + (BIT_CLEAR_BCNQ1_PGBNDY_V1_8822C(x) | BIT_BCNQ1_PGBNDY_V1_8822C(v)) + +/* 2 REG_AMPDU_MAX_LENGTH_HT_8822C */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8822C 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_HT_8822C 0xffff +#define BIT_AMPDU_MAX_LENGTH_HT_8822C(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_HT_8822C) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8822C) +#define BITS_AMPDU_MAX_LENGTH_HT_8822C \ + (BIT_MASK_AMPDU_MAX_LENGTH_HT_8822C \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8822C) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_HT_8822C(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_HT_8822C)) +#define BIT_GET_AMPDU_MAX_LENGTH_HT_8822C(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8822C) & \ + BIT_MASK_AMPDU_MAX_LENGTH_HT_8822C) +#define BIT_SET_AMPDU_MAX_LENGTH_HT_8822C(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_HT_8822C(x) | \ + BIT_AMPDU_MAX_LENGTH_HT_8822C(v)) + +/* 2 REG_ACQ_STOP_8822C */ +#define BIT_AC7Q_STOP_8822C BIT(7) +#define BIT_AC6Q_STOP_8822C BIT(6) +#define BIT_AC5Q_STOP_8822C BIT(5) +#define BIT_AC4Q_STOP_8822C BIT(4) +#define BIT_AC3Q_STOP_8822C BIT(3) +#define BIT_AC2Q_STOP_8822C BIT(2) +#define BIT_AC1Q_STOP_8822C BIT(1) +#define BIT_AC0Q_STOP_8822C BIT(0) + +/* 2 REG_NDPA_RATE_8822C */ + +#define BIT_SHIFT_R_NDPA_RATE_V1_8822C 0 +#define BIT_MASK_R_NDPA_RATE_V1_8822C 0xff +#define BIT_R_NDPA_RATE_V1_8822C(x) \ + (((x) & BIT_MASK_R_NDPA_RATE_V1_8822C) \ + << BIT_SHIFT_R_NDPA_RATE_V1_8822C) +#define BITS_R_NDPA_RATE_V1_8822C \ + (BIT_MASK_R_NDPA_RATE_V1_8822C << BIT_SHIFT_R_NDPA_RATE_V1_8822C) +#define BIT_CLEAR_R_NDPA_RATE_V1_8822C(x) ((x) & (~BITS_R_NDPA_RATE_V1_8822C)) +#define BIT_GET_R_NDPA_RATE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_R_NDPA_RATE_V1_8822C) & \ + BIT_MASK_R_NDPA_RATE_V1_8822C) +#define BIT_SET_R_NDPA_RATE_V1_8822C(x, v) \ + (BIT_CLEAR_R_NDPA_RATE_V1_8822C(x) | BIT_R_NDPA_RATE_V1_8822C(v)) + +/* 2 REG_TX_HANG_CTRL_8822C */ +#define BIT_EN_GNT_BT_AWAKE_8822C BIT(3) +#define BIT_EN_EOF_V1_8822C BIT(2) +#define BIT_DIS_OQT_BLOCK_8822C BIT(1) +#define BIT_SEARCH_QUEUE_EN_8822C BIT(0) + +/* 2 REG_NDPA_OPT_CTRL_8822C */ +#define BIT_R_DIS_MACID_RELEASE_RTY_8822C BIT(5) + +#define BIT_SHIFT_BW_SIGTA_8822C 3 +#define BIT_MASK_BW_SIGTA_8822C 0x3 +#define BIT_BW_SIGTA_8822C(x) \ + (((x) & BIT_MASK_BW_SIGTA_8822C) << BIT_SHIFT_BW_SIGTA_8822C) +#define BITS_BW_SIGTA_8822C \ + (BIT_MASK_BW_SIGTA_8822C << BIT_SHIFT_BW_SIGTA_8822C) +#define BIT_CLEAR_BW_SIGTA_8822C(x) ((x) & (~BITS_BW_SIGTA_8822C)) +#define BIT_GET_BW_SIGTA_8822C(x) \ + (((x) >> BIT_SHIFT_BW_SIGTA_8822C) & BIT_MASK_BW_SIGTA_8822C) +#define BIT_SET_BW_SIGTA_8822C(x, v) \ + (BIT_CLEAR_BW_SIGTA_8822C(x) | BIT_BW_SIGTA_8822C(v)) + +#define BIT_EN_BAR_SIGTA_8822C BIT(2) + +#define BIT_SHIFT_R_NDPA_BW_8822C 0 +#define BIT_MASK_R_NDPA_BW_8822C 0x3 +#define BIT_R_NDPA_BW_8822C(x) \ + (((x) & BIT_MASK_R_NDPA_BW_8822C) << BIT_SHIFT_R_NDPA_BW_8822C) +#define BITS_R_NDPA_BW_8822C \ + (BIT_MASK_R_NDPA_BW_8822C << BIT_SHIFT_R_NDPA_BW_8822C) +#define BIT_CLEAR_R_NDPA_BW_8822C(x) ((x) & (~BITS_R_NDPA_BW_8822C)) +#define BIT_GET_R_NDPA_BW_8822C(x) \ + (((x) >> BIT_SHIFT_R_NDPA_BW_8822C) & BIT_MASK_R_NDPA_BW_8822C) +#define BIT_SET_R_NDPA_BW_8822C(x, v) \ + (BIT_CLEAR_R_NDPA_BW_8822C(x) | BIT_R_NDPA_BW_8822C(v)) + +/* 2 REG_AMPDU_MAX_LENGTH_VHT_8822C */ + +#define BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8822C 0 +#define BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8822C 0xfffff +#define BIT_AMPDU_MAX_LENGTH_VHT_V1_8822C(x) \ + (((x) & BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8822C) \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8822C) +#define BITS_AMPDU_MAX_LENGTH_VHT_V1_8822C \ + (BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8822C \ + << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8822C) +#define BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_V1_8822C(x) \ + ((x) & (~BITS_AMPDU_MAX_LENGTH_VHT_V1_8822C)) +#define BIT_GET_AMPDU_MAX_LENGTH_VHT_V1_8822C(x) \ + (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8822C) & \ + BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8822C) +#define BIT_SET_AMPDU_MAX_LENGTH_VHT_V1_8822C(x, v) \ + (BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_V1_8822C(x) | \ + BIT_AMPDU_MAX_LENGTH_VHT_V1_8822C(v)) + +/* 2 REG_RD_RESP_PKT_TH_8822C */ + +#define BIT_SHIFT_RD_RESP_PKT_TH_V1_8822C 0 +#define BIT_MASK_RD_RESP_PKT_TH_V1_8822C 0x3f +#define BIT_RD_RESP_PKT_TH_V1_8822C(x) \ + (((x) & BIT_MASK_RD_RESP_PKT_TH_V1_8822C) \ + << BIT_SHIFT_RD_RESP_PKT_TH_V1_8822C) +#define BITS_RD_RESP_PKT_TH_V1_8822C \ + (BIT_MASK_RD_RESP_PKT_TH_V1_8822C << BIT_SHIFT_RD_RESP_PKT_TH_V1_8822C) +#define BIT_CLEAR_RD_RESP_PKT_TH_V1_8822C(x) \ + ((x) & (~BITS_RD_RESP_PKT_TH_V1_8822C)) +#define BIT_GET_RD_RESP_PKT_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1_8822C) & \ + BIT_MASK_RD_RESP_PKT_TH_V1_8822C) +#define BIT_SET_RD_RESP_PKT_TH_V1_8822C(x, v) \ + (BIT_CLEAR_RD_RESP_PKT_TH_V1_8822C(x) | BIT_RD_RESP_PKT_TH_V1_8822C(v)) + +/* 2 REG_CMDQ_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_CMDQ_V1_8822C 0x7f +#define BIT_QUEUEMACID_CMDQ_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_CMDQ_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822C) +#define BITS_QUEUEMACID_CMDQ_V1_8822C \ + (BIT_MASK_QUEUEMACID_CMDQ_V1_8822C \ + << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_CMDQ_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_CMDQ_V1_8822C)) +#define BIT_GET_QUEUEMACID_CMDQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822C) & \ + BIT_MASK_QUEUEMACID_CMDQ_V1_8822C) +#define BIT_SET_QUEUEMACID_CMDQ_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_CMDQ_V1_8822C(x) | \ + BIT_QUEUEMACID_CMDQ_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_CMDQ_V1_8822C 23 +#define BIT_MASK_QUEUEAC_CMDQ_V1_8822C 0x3 +#define BIT_QUEUEAC_CMDQ_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_CMDQ_V1_8822C) \ + << BIT_SHIFT_QUEUEAC_CMDQ_V1_8822C) +#define BITS_QUEUEAC_CMDQ_V1_8822C \ + (BIT_MASK_QUEUEAC_CMDQ_V1_8822C << BIT_SHIFT_QUEUEAC_CMDQ_V1_8822C) +#define BIT_CLEAR_QUEUEAC_CMDQ_V1_8822C(x) ((x) & (~BITS_QUEUEAC_CMDQ_V1_8822C)) +#define BIT_GET_QUEUEAC_CMDQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_CMDQ_V1_8822C) & \ + BIT_MASK_QUEUEAC_CMDQ_V1_8822C) +#define BIT_SET_QUEUEAC_CMDQ_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_CMDQ_V1_8822C(x) | BIT_QUEUEAC_CMDQ_V1_8822C(v)) + +#define BIT_TIDEMPTY_CMDQ_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q4_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q4_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q4_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q4_V2_8822C) +#define BITS_TAIL_PKT_Q4_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q4_V2_8822C << BIT_SHIFT_TAIL_PKT_Q4_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q4_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q4_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q4_V2_8822C) +#define BIT_SET_TAIL_PKT_Q4_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2_8822C(x) | BIT_TAIL_PKT_Q4_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_CMDQ_V1_8822C 0x7ff +#define BIT_HEAD_PKT_CMDQ_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822C) +#define BITS_HEAD_PKT_CMDQ_V1_8822C \ + (BIT_MASK_HEAD_PKT_CMDQ_V1_8822C << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_CMDQ_V1_8822C(x) \ + ((x) & (~BITS_HEAD_PKT_CMDQ_V1_8822C)) +#define BIT_GET_HEAD_PKT_CMDQ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822C) & \ + BIT_MASK_HEAD_PKT_CMDQ_V1_8822C) +#define BIT_SET_HEAD_PKT_CMDQ_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_CMDQ_V1_8822C(x) | BIT_HEAD_PKT_CMDQ_V1_8822C(v)) + +/* 2 REG_Q4_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_Q4_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_Q4_V1_8822C 0x7f +#define BIT_QUEUEMACID_Q4_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q4_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_Q4_V1_8822C) +#define BITS_QUEUEMACID_Q4_V1_8822C \ + (BIT_MASK_QUEUEMACID_Q4_V1_8822C << BIT_SHIFT_QUEUEMACID_Q4_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_Q4_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_Q4_V1_8822C)) +#define BIT_GET_QUEUEMACID_Q4_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1_8822C) & \ + BIT_MASK_QUEUEMACID_Q4_V1_8822C) +#define BIT_SET_QUEUEMACID_Q4_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q4_V1_8822C(x) | BIT_QUEUEMACID_Q4_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_Q4_V1_8822C 23 +#define BIT_MASK_QUEUEAC_Q4_V1_8822C 0x3 +#define BIT_QUEUEAC_Q4_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q4_V1_8822C) << BIT_SHIFT_QUEUEAC_Q4_V1_8822C) +#define BITS_QUEUEAC_Q4_V1_8822C \ + (BIT_MASK_QUEUEAC_Q4_V1_8822C << BIT_SHIFT_QUEUEAC_Q4_V1_8822C) +#define BIT_CLEAR_QUEUEAC_Q4_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q4_V1_8822C)) +#define BIT_GET_QUEUEAC_Q4_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1_8822C) & BIT_MASK_QUEUEAC_Q4_V1_8822C) +#define BIT_SET_QUEUEAC_Q4_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q4_V1_8822C(x) | BIT_QUEUEAC_Q4_V1_8822C(v)) + +#define BIT_TIDEMPTY_Q4_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q4_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q4_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q4_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q4_V2_8822C) +#define BITS_TAIL_PKT_Q4_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q4_V2_8822C << BIT_SHIFT_TAIL_PKT_Q4_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q4_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q4_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q4_V2_8822C) +#define BIT_SET_TAIL_PKT_Q4_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q4_V2_8822C(x) | BIT_TAIL_PKT_Q4_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q4_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_Q4_V1_8822C 0x7ff +#define BIT_HEAD_PKT_Q4_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q4_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_Q4_V1_8822C) +#define BITS_HEAD_PKT_Q4_V1_8822C \ + (BIT_MASK_HEAD_PKT_Q4_V1_8822C << BIT_SHIFT_HEAD_PKT_Q4_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_Q4_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q4_V1_8822C)) +#define BIT_GET_HEAD_PKT_Q4_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1_8822C) & \ + BIT_MASK_HEAD_PKT_Q4_V1_8822C) +#define BIT_SET_HEAD_PKT_Q4_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q4_V1_8822C(x) | BIT_HEAD_PKT_Q4_V1_8822C(v)) + +/* 2 REG_Q5_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_Q5_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_Q5_V1_8822C 0x7f +#define BIT_QUEUEMACID_Q5_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q5_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_Q5_V1_8822C) +#define BITS_QUEUEMACID_Q5_V1_8822C \ + (BIT_MASK_QUEUEMACID_Q5_V1_8822C << BIT_SHIFT_QUEUEMACID_Q5_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_Q5_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_Q5_V1_8822C)) +#define BIT_GET_QUEUEMACID_Q5_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1_8822C) & \ + BIT_MASK_QUEUEMACID_Q5_V1_8822C) +#define BIT_SET_QUEUEMACID_Q5_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q5_V1_8822C(x) | BIT_QUEUEMACID_Q5_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_Q5_V1_8822C 23 +#define BIT_MASK_QUEUEAC_Q5_V1_8822C 0x3 +#define BIT_QUEUEAC_Q5_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q5_V1_8822C) << BIT_SHIFT_QUEUEAC_Q5_V1_8822C) +#define BITS_QUEUEAC_Q5_V1_8822C \ + (BIT_MASK_QUEUEAC_Q5_V1_8822C << BIT_SHIFT_QUEUEAC_Q5_V1_8822C) +#define BIT_CLEAR_QUEUEAC_Q5_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q5_V1_8822C)) +#define BIT_GET_QUEUEAC_Q5_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1_8822C) & BIT_MASK_QUEUEAC_Q5_V1_8822C) +#define BIT_SET_QUEUEAC_Q5_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q5_V1_8822C(x) | BIT_QUEUEAC_Q5_V1_8822C(v)) + +#define BIT_TIDEMPTY_Q5_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q5_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q5_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q5_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q5_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q5_V2_8822C) +#define BITS_TAIL_PKT_Q5_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q5_V2_8822C << BIT_SHIFT_TAIL_PKT_Q5_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q5_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q5_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q5_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q5_V2_8822C) +#define BIT_SET_TAIL_PKT_Q5_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q5_V2_8822C(x) | BIT_TAIL_PKT_Q5_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q5_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_Q5_V1_8822C 0x7ff +#define BIT_HEAD_PKT_Q5_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q5_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_Q5_V1_8822C) +#define BITS_HEAD_PKT_Q5_V1_8822C \ + (BIT_MASK_HEAD_PKT_Q5_V1_8822C << BIT_SHIFT_HEAD_PKT_Q5_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_Q5_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q5_V1_8822C)) +#define BIT_GET_HEAD_PKT_Q5_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1_8822C) & \ + BIT_MASK_HEAD_PKT_Q5_V1_8822C) +#define BIT_SET_HEAD_PKT_Q5_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q5_V1_8822C(x) | BIT_HEAD_PKT_Q5_V1_8822C(v)) + +/* 2 REG_Q6_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_Q6_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_Q6_V1_8822C 0x7f +#define BIT_QUEUEMACID_Q6_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q6_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_Q6_V1_8822C) +#define BITS_QUEUEMACID_Q6_V1_8822C \ + (BIT_MASK_QUEUEMACID_Q6_V1_8822C << BIT_SHIFT_QUEUEMACID_Q6_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_Q6_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_Q6_V1_8822C)) +#define BIT_GET_QUEUEMACID_Q6_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1_8822C) & \ + BIT_MASK_QUEUEMACID_Q6_V1_8822C) +#define BIT_SET_QUEUEMACID_Q6_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q6_V1_8822C(x) | BIT_QUEUEMACID_Q6_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_Q6_V1_8822C 23 +#define BIT_MASK_QUEUEAC_Q6_V1_8822C 0x3 +#define BIT_QUEUEAC_Q6_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q6_V1_8822C) << BIT_SHIFT_QUEUEAC_Q6_V1_8822C) +#define BITS_QUEUEAC_Q6_V1_8822C \ + (BIT_MASK_QUEUEAC_Q6_V1_8822C << BIT_SHIFT_QUEUEAC_Q6_V1_8822C) +#define BIT_CLEAR_QUEUEAC_Q6_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q6_V1_8822C)) +#define BIT_GET_QUEUEAC_Q6_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1_8822C) & BIT_MASK_QUEUEAC_Q6_V1_8822C) +#define BIT_SET_QUEUEAC_Q6_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q6_V1_8822C(x) | BIT_QUEUEAC_Q6_V1_8822C(v)) + +#define BIT_TIDEMPTY_Q6_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q6_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q6_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q6_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q6_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q6_V2_8822C) +#define BITS_TAIL_PKT_Q6_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q6_V2_8822C << BIT_SHIFT_TAIL_PKT_Q6_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q6_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q6_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q6_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q6_V2_8822C) +#define BIT_SET_TAIL_PKT_Q6_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q6_V2_8822C(x) | BIT_TAIL_PKT_Q6_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q6_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_Q6_V1_8822C 0x7ff +#define BIT_HEAD_PKT_Q6_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q6_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_Q6_V1_8822C) +#define BITS_HEAD_PKT_Q6_V1_8822C \ + (BIT_MASK_HEAD_PKT_Q6_V1_8822C << BIT_SHIFT_HEAD_PKT_Q6_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_Q6_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q6_V1_8822C)) +#define BIT_GET_HEAD_PKT_Q6_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1_8822C) & \ + BIT_MASK_HEAD_PKT_Q6_V1_8822C) +#define BIT_SET_HEAD_PKT_Q6_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q6_V1_8822C(x) | BIT_HEAD_PKT_Q6_V1_8822C(v)) + +/* 2 REG_Q7_INFO_8822C */ + +#define BIT_SHIFT_QUEUEMACID_Q7_V1_8822C 25 +#define BIT_MASK_QUEUEMACID_Q7_V1_8822C 0x7f +#define BIT_QUEUEMACID_Q7_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEMACID_Q7_V1_8822C) \ + << BIT_SHIFT_QUEUEMACID_Q7_V1_8822C) +#define BITS_QUEUEMACID_Q7_V1_8822C \ + (BIT_MASK_QUEUEMACID_Q7_V1_8822C << BIT_SHIFT_QUEUEMACID_Q7_V1_8822C) +#define BIT_CLEAR_QUEUEMACID_Q7_V1_8822C(x) \ + ((x) & (~BITS_QUEUEMACID_Q7_V1_8822C)) +#define BIT_GET_QUEUEMACID_Q7_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1_8822C) & \ + BIT_MASK_QUEUEMACID_Q7_V1_8822C) +#define BIT_SET_QUEUEMACID_Q7_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEMACID_Q7_V1_8822C(x) | BIT_QUEUEMACID_Q7_V1_8822C(v)) + +#define BIT_SHIFT_QUEUEAC_Q7_V1_8822C 23 +#define BIT_MASK_QUEUEAC_Q7_V1_8822C 0x3 +#define BIT_QUEUEAC_Q7_V1_8822C(x) \ + (((x) & BIT_MASK_QUEUEAC_Q7_V1_8822C) << BIT_SHIFT_QUEUEAC_Q7_V1_8822C) +#define BITS_QUEUEAC_Q7_V1_8822C \ + (BIT_MASK_QUEUEAC_Q7_V1_8822C << BIT_SHIFT_QUEUEAC_Q7_V1_8822C) +#define BIT_CLEAR_QUEUEAC_Q7_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q7_V1_8822C)) +#define BIT_GET_QUEUEAC_Q7_V1_8822C(x) \ + (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1_8822C) & BIT_MASK_QUEUEAC_Q7_V1_8822C) +#define BIT_SET_QUEUEAC_Q7_V1_8822C(x, v) \ + (BIT_CLEAR_QUEUEAC_Q7_V1_8822C(x) | BIT_QUEUEAC_Q7_V1_8822C(v)) + +#define BIT_TIDEMPTY_Q7_V1_8822C BIT(22) + +#define BIT_SHIFT_TAIL_PKT_Q7_V2_8822C 11 +#define BIT_MASK_TAIL_PKT_Q7_V2_8822C 0x7ff +#define BIT_TAIL_PKT_Q7_V2_8822C(x) \ + (((x) & BIT_MASK_TAIL_PKT_Q7_V2_8822C) \ + << BIT_SHIFT_TAIL_PKT_Q7_V2_8822C) +#define BITS_TAIL_PKT_Q7_V2_8822C \ + (BIT_MASK_TAIL_PKT_Q7_V2_8822C << BIT_SHIFT_TAIL_PKT_Q7_V2_8822C) +#define BIT_CLEAR_TAIL_PKT_Q7_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q7_V2_8822C)) +#define BIT_GET_TAIL_PKT_Q7_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2_8822C) & \ + BIT_MASK_TAIL_PKT_Q7_V2_8822C) +#define BIT_SET_TAIL_PKT_Q7_V2_8822C(x, v) \ + (BIT_CLEAR_TAIL_PKT_Q7_V2_8822C(x) | BIT_TAIL_PKT_Q7_V2_8822C(v)) + +#define BIT_SHIFT_HEAD_PKT_Q7_V1_8822C 0 +#define BIT_MASK_HEAD_PKT_Q7_V1_8822C 0x7ff +#define BIT_HEAD_PKT_Q7_V1_8822C(x) \ + (((x) & BIT_MASK_HEAD_PKT_Q7_V1_8822C) \ + << BIT_SHIFT_HEAD_PKT_Q7_V1_8822C) +#define BITS_HEAD_PKT_Q7_V1_8822C \ + (BIT_MASK_HEAD_PKT_Q7_V1_8822C << BIT_SHIFT_HEAD_PKT_Q7_V1_8822C) +#define BIT_CLEAR_HEAD_PKT_Q7_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q7_V1_8822C)) +#define BIT_GET_HEAD_PKT_Q7_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1_8822C) & \ + BIT_MASK_HEAD_PKT_Q7_V1_8822C) +#define BIT_SET_HEAD_PKT_Q7_V1_8822C(x, v) \ + (BIT_CLEAR_HEAD_PKT_Q7_V1_8822C(x) | BIT_HEAD_PKT_Q7_V1_8822C(v)) + +/* 2 REG_WMAC_LBK_BUF_HD_V1_8822C */ + +#define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822C 0 +#define BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822C 0xfff +#define BIT_WMAC_LBK_BUF_HEAD_V1_8822C(x) \ + (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822C) \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822C) +#define BITS_WMAC_LBK_BUF_HEAD_V1_8822C \ + (BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822C \ + << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822C) +#define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8822C(x) \ + ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1_8822C)) +#define BIT_GET_WMAC_LBK_BUF_HEAD_V1_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822C) & \ + BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822C) +#define BIT_SET_WMAC_LBK_BUF_HEAD_V1_8822C(x, v) \ + (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8822C(x) | \ + BIT_WMAC_LBK_BUF_HEAD_V1_8822C(v)) + +/* 2 REG_MGQ_BDNY_V1_8822C */ + +#define BIT_SHIFT_MGQ_PGBNDY_V1_8822C 0 +#define BIT_MASK_MGQ_PGBNDY_V1_8822C 0xfff +#define BIT_MGQ_PGBNDY_V1_8822C(x) \ + (((x) & BIT_MASK_MGQ_PGBNDY_V1_8822C) << BIT_SHIFT_MGQ_PGBNDY_V1_8822C) +#define BITS_MGQ_PGBNDY_V1_8822C \ + (BIT_MASK_MGQ_PGBNDY_V1_8822C << BIT_SHIFT_MGQ_PGBNDY_V1_8822C) +#define BIT_CLEAR_MGQ_PGBNDY_V1_8822C(x) ((x) & (~BITS_MGQ_PGBNDY_V1_8822C)) +#define BIT_GET_MGQ_PGBNDY_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1_8822C) & BIT_MASK_MGQ_PGBNDY_V1_8822C) +#define BIT_SET_MGQ_PGBNDY_V1_8822C(x, v) \ + (BIT_CLEAR_MGQ_PGBNDY_V1_8822C(x) | BIT_MGQ_PGBNDY_V1_8822C(v)) + +/* 2 REG_TXRPT_CTRL_8822C */ + +#define BIT_SHIFT_TRXRPT_TIMER_TH_8822C 24 +#define BIT_MASK_TRXRPT_TIMER_TH_8822C 0xff +#define BIT_TRXRPT_TIMER_TH_8822C(x) \ + (((x) & BIT_MASK_TRXRPT_TIMER_TH_8822C) \ + << BIT_SHIFT_TRXRPT_TIMER_TH_8822C) +#define BITS_TRXRPT_TIMER_TH_8822C \ + (BIT_MASK_TRXRPT_TIMER_TH_8822C << BIT_SHIFT_TRXRPT_TIMER_TH_8822C) +#define BIT_CLEAR_TRXRPT_TIMER_TH_8822C(x) ((x) & (~BITS_TRXRPT_TIMER_TH_8822C)) +#define BIT_GET_TRXRPT_TIMER_TH_8822C(x) \ + (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH_8822C) & \ + BIT_MASK_TRXRPT_TIMER_TH_8822C) +#define BIT_SET_TRXRPT_TIMER_TH_8822C(x, v) \ + (BIT_CLEAR_TRXRPT_TIMER_TH_8822C(x) | BIT_TRXRPT_TIMER_TH_8822C(v)) + +#define BIT_SHIFT_TRXRPT_LEN_TH_8822C 16 +#define BIT_MASK_TRXRPT_LEN_TH_8822C 0xff +#define BIT_TRXRPT_LEN_TH_8822C(x) \ + (((x) & BIT_MASK_TRXRPT_LEN_TH_8822C) << BIT_SHIFT_TRXRPT_LEN_TH_8822C) +#define BITS_TRXRPT_LEN_TH_8822C \ + (BIT_MASK_TRXRPT_LEN_TH_8822C << BIT_SHIFT_TRXRPT_LEN_TH_8822C) +#define BIT_CLEAR_TRXRPT_LEN_TH_8822C(x) ((x) & (~BITS_TRXRPT_LEN_TH_8822C)) +#define BIT_GET_TRXRPT_LEN_TH_8822C(x) \ + (((x) >> BIT_SHIFT_TRXRPT_LEN_TH_8822C) & BIT_MASK_TRXRPT_LEN_TH_8822C) +#define BIT_SET_TRXRPT_LEN_TH_8822C(x, v) \ + (BIT_CLEAR_TRXRPT_LEN_TH_8822C(x) | BIT_TRXRPT_LEN_TH_8822C(v)) + +#define BIT_SHIFT_TRXRPT_READ_PTR_8822C 8 +#define BIT_MASK_TRXRPT_READ_PTR_8822C 0xff +#define BIT_TRXRPT_READ_PTR_8822C(x) \ + (((x) & BIT_MASK_TRXRPT_READ_PTR_8822C) \ + << BIT_SHIFT_TRXRPT_READ_PTR_8822C) +#define BITS_TRXRPT_READ_PTR_8822C \ + (BIT_MASK_TRXRPT_READ_PTR_8822C << BIT_SHIFT_TRXRPT_READ_PTR_8822C) +#define BIT_CLEAR_TRXRPT_READ_PTR_8822C(x) ((x) & (~BITS_TRXRPT_READ_PTR_8822C)) +#define BIT_GET_TRXRPT_READ_PTR_8822C(x) \ + (((x) >> BIT_SHIFT_TRXRPT_READ_PTR_8822C) & \ + BIT_MASK_TRXRPT_READ_PTR_8822C) +#define BIT_SET_TRXRPT_READ_PTR_8822C(x, v) \ + (BIT_CLEAR_TRXRPT_READ_PTR_8822C(x) | BIT_TRXRPT_READ_PTR_8822C(v)) + +#define BIT_SHIFT_TRXRPT_WRITE_PTR_8822C 0 +#define BIT_MASK_TRXRPT_WRITE_PTR_8822C 0xff +#define BIT_TRXRPT_WRITE_PTR_8822C(x) \ + (((x) & BIT_MASK_TRXRPT_WRITE_PTR_8822C) \ + << BIT_SHIFT_TRXRPT_WRITE_PTR_8822C) +#define BITS_TRXRPT_WRITE_PTR_8822C \ + (BIT_MASK_TRXRPT_WRITE_PTR_8822C << BIT_SHIFT_TRXRPT_WRITE_PTR_8822C) +#define BIT_CLEAR_TRXRPT_WRITE_PTR_8822C(x) \ + ((x) & (~BITS_TRXRPT_WRITE_PTR_8822C)) +#define BIT_GET_TRXRPT_WRITE_PTR_8822C(x) \ + (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR_8822C) & \ + BIT_MASK_TRXRPT_WRITE_PTR_8822C) +#define BIT_SET_TRXRPT_WRITE_PTR_8822C(x, v) \ + (BIT_CLEAR_TRXRPT_WRITE_PTR_8822C(x) | BIT_TRXRPT_WRITE_PTR_8822C(v)) + +/* 2 REG_INIRTS_RATE_SEL_8822C */ +#define BIT_LEAG_RTS_BW_DUP_8822C BIT(5) + +/* 2 REG_BASIC_CFEND_RATE_8822C */ + +#define BIT_SHIFT_BASIC_CFEND_RATE_8822C 0 +#define BIT_MASK_BASIC_CFEND_RATE_8822C 0x1f +#define BIT_BASIC_CFEND_RATE_8822C(x) \ + (((x) & BIT_MASK_BASIC_CFEND_RATE_8822C) \ + << BIT_SHIFT_BASIC_CFEND_RATE_8822C) +#define BITS_BASIC_CFEND_RATE_8822C \ + (BIT_MASK_BASIC_CFEND_RATE_8822C << BIT_SHIFT_BASIC_CFEND_RATE_8822C) +#define BIT_CLEAR_BASIC_CFEND_RATE_8822C(x) \ + ((x) & (~BITS_BASIC_CFEND_RATE_8822C)) +#define BIT_GET_BASIC_CFEND_RATE_8822C(x) \ + (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8822C) & \ + BIT_MASK_BASIC_CFEND_RATE_8822C) +#define BIT_SET_BASIC_CFEND_RATE_8822C(x, v) \ + (BIT_CLEAR_BASIC_CFEND_RATE_8822C(x) | BIT_BASIC_CFEND_RATE_8822C(v)) + +/* 2 REG_STBC_CFEND_RATE_8822C */ + +#define BIT_SHIFT_STBC_CFEND_RATE_8822C 0 +#define BIT_MASK_STBC_CFEND_RATE_8822C 0x1f +#define BIT_STBC_CFEND_RATE_8822C(x) \ + (((x) & BIT_MASK_STBC_CFEND_RATE_8822C) \ + << BIT_SHIFT_STBC_CFEND_RATE_8822C) +#define BITS_STBC_CFEND_RATE_8822C \ + (BIT_MASK_STBC_CFEND_RATE_8822C << BIT_SHIFT_STBC_CFEND_RATE_8822C) +#define BIT_CLEAR_STBC_CFEND_RATE_8822C(x) ((x) & (~BITS_STBC_CFEND_RATE_8822C)) +#define BIT_GET_STBC_CFEND_RATE_8822C(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8822C) & \ + BIT_MASK_STBC_CFEND_RATE_8822C) +#define BIT_SET_STBC_CFEND_RATE_8822C(x, v) \ + (BIT_CLEAR_STBC_CFEND_RATE_8822C(x) | BIT_STBC_CFEND_RATE_8822C(v)) + +/* 2 REG_DATA_SC_8822C */ + +#define BIT_SHIFT_TXSC_40M_8822C 4 +#define BIT_MASK_TXSC_40M_8822C 0xf +#define BIT_TXSC_40M_8822C(x) \ + (((x) & BIT_MASK_TXSC_40M_8822C) << BIT_SHIFT_TXSC_40M_8822C) +#define BITS_TXSC_40M_8822C \ + (BIT_MASK_TXSC_40M_8822C << BIT_SHIFT_TXSC_40M_8822C) +#define BIT_CLEAR_TXSC_40M_8822C(x) ((x) & (~BITS_TXSC_40M_8822C)) +#define BIT_GET_TXSC_40M_8822C(x) \ + (((x) >> BIT_SHIFT_TXSC_40M_8822C) & BIT_MASK_TXSC_40M_8822C) +#define BIT_SET_TXSC_40M_8822C(x, v) \ + (BIT_CLEAR_TXSC_40M_8822C(x) | BIT_TXSC_40M_8822C(v)) + +#define BIT_SHIFT_TXSC_20M_8822C 0 +#define BIT_MASK_TXSC_20M_8822C 0xf +#define BIT_TXSC_20M_8822C(x) \ + (((x) & BIT_MASK_TXSC_20M_8822C) << BIT_SHIFT_TXSC_20M_8822C) +#define BITS_TXSC_20M_8822C \ + (BIT_MASK_TXSC_20M_8822C << BIT_SHIFT_TXSC_20M_8822C) +#define BIT_CLEAR_TXSC_20M_8822C(x) ((x) & (~BITS_TXSC_20M_8822C)) +#define BIT_GET_TXSC_20M_8822C(x) \ + (((x) >> BIT_SHIFT_TXSC_20M_8822C) & BIT_MASK_TXSC_20M_8822C) +#define BIT_SET_TXSC_20M_8822C(x, v) \ + (BIT_CLEAR_TXSC_20M_8822C(x) | BIT_TXSC_20M_8822C(v)) + +/* 2 REG_MACID_SLEEP3_8822C */ + +#define BIT_SHIFT_MACID127_96_PKTSLEEP_8822C 0 +#define BIT_MASK_MACID127_96_PKTSLEEP_8822C 0xffffffffL +#define BIT_MACID127_96_PKTSLEEP_8822C(x) \ + (((x) & BIT_MASK_MACID127_96_PKTSLEEP_8822C) \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8822C) +#define BITS_MACID127_96_PKTSLEEP_8822C \ + (BIT_MASK_MACID127_96_PKTSLEEP_8822C \ + << BIT_SHIFT_MACID127_96_PKTSLEEP_8822C) +#define BIT_CLEAR_MACID127_96_PKTSLEEP_8822C(x) \ + ((x) & (~BITS_MACID127_96_PKTSLEEP_8822C)) +#define BIT_GET_MACID127_96_PKTSLEEP_8822C(x) \ + (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP_8822C) & \ + BIT_MASK_MACID127_96_PKTSLEEP_8822C) +#define BIT_SET_MACID127_96_PKTSLEEP_8822C(x, v) \ + (BIT_CLEAR_MACID127_96_PKTSLEEP_8822C(x) | \ + BIT_MACID127_96_PKTSLEEP_8822C(v)) + +/* 2 REG_MACID_SLEEP1_8822C */ + +#define BIT_SHIFT_MACID63_32_PKTSLEEP_8822C 0 +#define BIT_MASK_MACID63_32_PKTSLEEP_8822C 0xffffffffL +#define BIT_MACID63_32_PKTSLEEP_8822C(x) \ + (((x) & BIT_MASK_MACID63_32_PKTSLEEP_8822C) \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8822C) +#define BITS_MACID63_32_PKTSLEEP_8822C \ + (BIT_MASK_MACID63_32_PKTSLEEP_8822C \ + << BIT_SHIFT_MACID63_32_PKTSLEEP_8822C) +#define BIT_CLEAR_MACID63_32_PKTSLEEP_8822C(x) \ + ((x) & (~BITS_MACID63_32_PKTSLEEP_8822C)) +#define BIT_GET_MACID63_32_PKTSLEEP_8822C(x) \ + (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP_8822C) & \ + BIT_MASK_MACID63_32_PKTSLEEP_8822C) +#define BIT_SET_MACID63_32_PKTSLEEP_8822C(x, v) \ + (BIT_CLEAR_MACID63_32_PKTSLEEP_8822C(x) | \ + BIT_MACID63_32_PKTSLEEP_8822C(v)) + +/* 2 REG_ARFR2_V1_8822C */ + +#define BIT_SHIFT_ARFRL2_8822C 0 +#define BIT_MASK_ARFRL2_8822C 0xffffffffL +#define BIT_ARFRL2_8822C(x) \ + (((x) & BIT_MASK_ARFRL2_8822C) << BIT_SHIFT_ARFRL2_8822C) +#define BITS_ARFRL2_8822C (BIT_MASK_ARFRL2_8822C << BIT_SHIFT_ARFRL2_8822C) +#define BIT_CLEAR_ARFRL2_8822C(x) ((x) & (~BITS_ARFRL2_8822C)) +#define BIT_GET_ARFRL2_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRL2_8822C) & BIT_MASK_ARFRL2_8822C) +#define BIT_SET_ARFRL2_8822C(x, v) \ + (BIT_CLEAR_ARFRL2_8822C(x) | BIT_ARFRL2_8822C(v)) + +/* 2 REG_ARFRH2_V1_8822C */ + +#define BIT_SHIFT_ARFRH2_8822C 0 +#define BIT_MASK_ARFRH2_8822C 0xffffffffL +#define BIT_ARFRH2_8822C(x) \ + (((x) & BIT_MASK_ARFRH2_8822C) << BIT_SHIFT_ARFRH2_8822C) +#define BITS_ARFRH2_8822C (BIT_MASK_ARFRH2_8822C << BIT_SHIFT_ARFRH2_8822C) +#define BIT_CLEAR_ARFRH2_8822C(x) ((x) & (~BITS_ARFRH2_8822C)) +#define BIT_GET_ARFRH2_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRH2_8822C) & BIT_MASK_ARFRH2_8822C) +#define BIT_SET_ARFRH2_8822C(x, v) \ + (BIT_CLEAR_ARFRH2_8822C(x) | BIT_ARFRH2_8822C(v)) + +/* 2 REG_ARFR3_V1_8822C */ + +#define BIT_SHIFT_ARFRL3_8822C 0 +#define BIT_MASK_ARFRL3_8822C 0xffffffffL +#define BIT_ARFRL3_8822C(x) \ + (((x) & BIT_MASK_ARFRL3_8822C) << BIT_SHIFT_ARFRL3_8822C) +#define BITS_ARFRL3_8822C (BIT_MASK_ARFRL3_8822C << BIT_SHIFT_ARFRL3_8822C) +#define BIT_CLEAR_ARFRL3_8822C(x) ((x) & (~BITS_ARFRL3_8822C)) +#define BIT_GET_ARFRL3_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRL3_8822C) & BIT_MASK_ARFRL3_8822C) +#define BIT_SET_ARFRL3_8822C(x, v) \ + (BIT_CLEAR_ARFRL3_8822C(x) | BIT_ARFRL3_8822C(v)) + +/* 2 REG_ARFRH3_V1_8822C */ + +#define BIT_SHIFT_ARFRH3_8822C 0 +#define BIT_MASK_ARFRH3_8822C 0xffffffffL +#define BIT_ARFRH3_8822C(x) \ + (((x) & BIT_MASK_ARFRH3_8822C) << BIT_SHIFT_ARFRH3_8822C) +#define BITS_ARFRH3_8822C (BIT_MASK_ARFRH3_8822C << BIT_SHIFT_ARFRH3_8822C) +#define BIT_CLEAR_ARFRH3_8822C(x) ((x) & (~BITS_ARFRH3_8822C)) +#define BIT_GET_ARFRH3_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRH3_8822C) & BIT_MASK_ARFRH3_8822C) +#define BIT_SET_ARFRH3_8822C(x, v) \ + (BIT_CLEAR_ARFRH3_8822C(x) | BIT_ARFRH3_8822C(v)) + +/* 2 REG_ARFR4_8822C */ + +#define BIT_SHIFT_ARFRL4_8822C 0 +#define BIT_MASK_ARFRL4_8822C 0xffffffffL +#define BIT_ARFRL4_8822C(x) \ + (((x) & BIT_MASK_ARFRL4_8822C) << BIT_SHIFT_ARFRL4_8822C) +#define BITS_ARFRL4_8822C (BIT_MASK_ARFRL4_8822C << BIT_SHIFT_ARFRL4_8822C) +#define BIT_CLEAR_ARFRL4_8822C(x) ((x) & (~BITS_ARFRL4_8822C)) +#define BIT_GET_ARFRL4_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRL4_8822C) & BIT_MASK_ARFRL4_8822C) +#define BIT_SET_ARFRL4_8822C(x, v) \ + (BIT_CLEAR_ARFRL4_8822C(x) | BIT_ARFRL4_8822C(v)) + +/* 2 REG_ARFRH4_8822C */ + +#define BIT_SHIFT_ARFRH4_8822C 0 +#define BIT_MASK_ARFRH4_8822C 0xffffffffL +#define BIT_ARFRH4_8822C(x) \ + (((x) & BIT_MASK_ARFRH4_8822C) << BIT_SHIFT_ARFRH4_8822C) +#define BITS_ARFRH4_8822C (BIT_MASK_ARFRH4_8822C << BIT_SHIFT_ARFRH4_8822C) +#define BIT_CLEAR_ARFRH4_8822C(x) ((x) & (~BITS_ARFRH4_8822C)) +#define BIT_GET_ARFRH4_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRH4_8822C) & BIT_MASK_ARFRH4_8822C) +#define BIT_SET_ARFRH4_8822C(x, v) \ + (BIT_CLEAR_ARFRH4_8822C(x) | BIT_ARFRH4_8822C(v)) + +/* 2 REG_ARFR5_8822C */ + +#define BIT_SHIFT_ARFRL5_8822C 0 +#define BIT_MASK_ARFRL5_8822C 0xffffffffL +#define BIT_ARFRL5_8822C(x) \ + (((x) & BIT_MASK_ARFRL5_8822C) << BIT_SHIFT_ARFRL5_8822C) +#define BITS_ARFRL5_8822C (BIT_MASK_ARFRL5_8822C << BIT_SHIFT_ARFRL5_8822C) +#define BIT_CLEAR_ARFRL5_8822C(x) ((x) & (~BITS_ARFRL5_8822C)) +#define BIT_GET_ARFRL5_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRL5_8822C) & BIT_MASK_ARFRL5_8822C) +#define BIT_SET_ARFRL5_8822C(x, v) \ + (BIT_CLEAR_ARFRL5_8822C(x) | BIT_ARFRL5_8822C(v)) + +/* 2 REG_ARFRH5_8822C */ + +#define BIT_SHIFT_ARFRH5_8822C 0 +#define BIT_MASK_ARFRH5_8822C 0xffffffffL +#define BIT_ARFRH5_8822C(x) \ + (((x) & BIT_MASK_ARFRH5_8822C) << BIT_SHIFT_ARFRH5_8822C) +#define BITS_ARFRH5_8822C (BIT_MASK_ARFRH5_8822C << BIT_SHIFT_ARFRH5_8822C) +#define BIT_CLEAR_ARFRH5_8822C(x) ((x) & (~BITS_ARFRH5_8822C)) +#define BIT_GET_ARFRH5_8822C(x) \ + (((x) >> BIT_SHIFT_ARFRH5_8822C) & BIT_MASK_ARFRH5_8822C) +#define BIT_SET_ARFRH5_8822C(x, v) \ + (BIT_CLEAR_ARFRH5_8822C(x) | BIT_ARFRH5_8822C(v)) + +/* 2 REG_TXRPT_START_OFFSET_8822C */ + +#define BIT_SHIFT_MACID_MURATE_OFFSET_8822C 24 +#define BIT_MASK_MACID_MURATE_OFFSET_8822C 0xff +#define BIT_MACID_MURATE_OFFSET_8822C(x) \ + (((x) & BIT_MASK_MACID_MURATE_OFFSET_8822C) \ + << BIT_SHIFT_MACID_MURATE_OFFSET_8822C) +#define BITS_MACID_MURATE_OFFSET_8822C \ + (BIT_MASK_MACID_MURATE_OFFSET_8822C \ + << BIT_SHIFT_MACID_MURATE_OFFSET_8822C) +#define BIT_CLEAR_MACID_MURATE_OFFSET_8822C(x) \ + ((x) & (~BITS_MACID_MURATE_OFFSET_8822C)) +#define BIT_GET_MACID_MURATE_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_MACID_MURATE_OFFSET_8822C) & \ + BIT_MASK_MACID_MURATE_OFFSET_8822C) +#define BIT_SET_MACID_MURATE_OFFSET_8822C(x, v) \ + (BIT_CLEAR_MACID_MURATE_OFFSET_8822C(x) | \ + BIT_MACID_MURATE_OFFSET_8822C(v)) + +#define BIT_SHIFT_TXRPT_MISS_COUNT_8822C 17 +#define BIT_MASK_TXRPT_MISS_COUNT_8822C 0x7 +#define BIT_TXRPT_MISS_COUNT_8822C(x) \ + (((x) & BIT_MASK_TXRPT_MISS_COUNT_8822C) \ + << BIT_SHIFT_TXRPT_MISS_COUNT_8822C) +#define BITS_TXRPT_MISS_COUNT_8822C \ + (BIT_MASK_TXRPT_MISS_COUNT_8822C << BIT_SHIFT_TXRPT_MISS_COUNT_8822C) +#define BIT_CLEAR_TXRPT_MISS_COUNT_8822C(x) \ + ((x) & (~BITS_TXRPT_MISS_COUNT_8822C)) +#define BIT_GET_TXRPT_MISS_COUNT_8822C(x) \ + (((x) >> BIT_SHIFT_TXRPT_MISS_COUNT_8822C) & \ + BIT_MASK_TXRPT_MISS_COUNT_8822C) +#define BIT_SET_TXRPT_MISS_COUNT_8822C(x, v) \ + (BIT_CLEAR_TXRPT_MISS_COUNT_8822C(x) | BIT_TXRPT_MISS_COUNT_8822C(v)) + +#define BIT_RPTFIFO_SIZE_OPT_8822C BIT(16) + +#define BIT_SHIFT_MACID_CTRL_OFFSET_8822C 8 +#define BIT_MASK_MACID_CTRL_OFFSET_8822C 0xff +#define BIT_MACID_CTRL_OFFSET_8822C(x) \ + (((x) & BIT_MASK_MACID_CTRL_OFFSET_8822C) \ + << BIT_SHIFT_MACID_CTRL_OFFSET_8822C) +#define BITS_MACID_CTRL_OFFSET_8822C \ + (BIT_MASK_MACID_CTRL_OFFSET_8822C << BIT_SHIFT_MACID_CTRL_OFFSET_8822C) +#define BIT_CLEAR_MACID_CTRL_OFFSET_8822C(x) \ + ((x) & (~BITS_MACID_CTRL_OFFSET_8822C)) +#define BIT_GET_MACID_CTRL_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_8822C) & \ + BIT_MASK_MACID_CTRL_OFFSET_8822C) +#define BIT_SET_MACID_CTRL_OFFSET_8822C(x, v) \ + (BIT_CLEAR_MACID_CTRL_OFFSET_8822C(x) | BIT_MACID_CTRL_OFFSET_8822C(v)) + +#define BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822C 0 +#define BIT_MASK_AMPDU_TXRPT_OFFSET_8822C 0xff +#define BIT_AMPDU_TXRPT_OFFSET_8822C(x) \ + (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_8822C) \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822C) +#define BITS_AMPDU_TXRPT_OFFSET_8822C \ + (BIT_MASK_AMPDU_TXRPT_OFFSET_8822C \ + << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822C) +#define BIT_CLEAR_AMPDU_TXRPT_OFFSET_8822C(x) \ + ((x) & (~BITS_AMPDU_TXRPT_OFFSET_8822C)) +#define BIT_GET_AMPDU_TXRPT_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822C) & \ + BIT_MASK_AMPDU_TXRPT_OFFSET_8822C) +#define BIT_SET_AMPDU_TXRPT_OFFSET_8822C(x, v) \ + (BIT_CLEAR_AMPDU_TXRPT_OFFSET_8822C(x) | \ + BIT_AMPDU_TXRPT_OFFSET_8822C(v)) + +/* 2 REG_POWER_STAGE1_8822C */ +#define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8822C BIT(31) +#define BIT_PTA_WL_PRI_MASK_BCNQ_8822C BIT(30) +#define BIT_PTA_WL_PRI_MASK_HIQ_8822C BIT(29) +#define BIT_PTA_WL_PRI_MASK_MGQ_8822C BIT(28) +#define BIT_PTA_WL_PRI_MASK_BK_8822C BIT(27) +#define BIT_PTA_WL_PRI_MASK_BE_8822C BIT(26) +#define BIT_PTA_WL_PRI_MASK_VI_8822C BIT(25) +#define BIT_PTA_WL_PRI_MASK_VO_8822C BIT(24) + +#define BIT_SHIFT_POWER_STAGE1_8822C 0 +#define BIT_MASK_POWER_STAGE1_8822C 0xffffff +#define BIT_POWER_STAGE1_8822C(x) \ + (((x) & BIT_MASK_POWER_STAGE1_8822C) << BIT_SHIFT_POWER_STAGE1_8822C) +#define BITS_POWER_STAGE1_8822C \ + (BIT_MASK_POWER_STAGE1_8822C << BIT_SHIFT_POWER_STAGE1_8822C) +#define BIT_CLEAR_POWER_STAGE1_8822C(x) ((x) & (~BITS_POWER_STAGE1_8822C)) +#define BIT_GET_POWER_STAGE1_8822C(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE1_8822C) & BIT_MASK_POWER_STAGE1_8822C) +#define BIT_SET_POWER_STAGE1_8822C(x, v) \ + (BIT_CLEAR_POWER_STAGE1_8822C(x) | BIT_POWER_STAGE1_8822C(v)) + +/* 2 REG_POWER_STAGE2_8822C */ +#define BIT__R_CTRL_PKT_POW_ADJ_8822C BIT(24) + +#define BIT_SHIFT_POWER_STAGE2_8822C 0 +#define BIT_MASK_POWER_STAGE2_8822C 0xffffff +#define BIT_POWER_STAGE2_8822C(x) \ + (((x) & BIT_MASK_POWER_STAGE2_8822C) << BIT_SHIFT_POWER_STAGE2_8822C) +#define BITS_POWER_STAGE2_8822C \ + (BIT_MASK_POWER_STAGE2_8822C << BIT_SHIFT_POWER_STAGE2_8822C) +#define BIT_CLEAR_POWER_STAGE2_8822C(x) ((x) & (~BITS_POWER_STAGE2_8822C)) +#define BIT_GET_POWER_STAGE2_8822C(x) \ + (((x) >> BIT_SHIFT_POWER_STAGE2_8822C) & BIT_MASK_POWER_STAGE2_8822C) +#define BIT_SET_POWER_STAGE2_8822C(x, v) \ + (BIT_CLEAR_POWER_STAGE2_8822C(x) | BIT_POWER_STAGE2_8822C(v)) + +/* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8822C */ + +#define BIT_SHIFT_PAD_NUM_THRES_8822C 24 +#define BIT_MASK_PAD_NUM_THRES_8822C 0x3f +#define BIT_PAD_NUM_THRES_8822C(x) \ + (((x) & BIT_MASK_PAD_NUM_THRES_8822C) << BIT_SHIFT_PAD_NUM_THRES_8822C) +#define BITS_PAD_NUM_THRES_8822C \ + (BIT_MASK_PAD_NUM_THRES_8822C << BIT_SHIFT_PAD_NUM_THRES_8822C) +#define BIT_CLEAR_PAD_NUM_THRES_8822C(x) ((x) & (~BITS_PAD_NUM_THRES_8822C)) +#define BIT_GET_PAD_NUM_THRES_8822C(x) \ + (((x) >> BIT_SHIFT_PAD_NUM_THRES_8822C) & BIT_MASK_PAD_NUM_THRES_8822C) +#define BIT_SET_PAD_NUM_THRES_8822C(x, v) \ + (BIT_CLEAR_PAD_NUM_THRES_8822C(x) | BIT_PAD_NUM_THRES_8822C(v)) + +#define BIT_R_DMA_THIS_QUEUE_BK_8822C BIT(23) +#define BIT_R_DMA_THIS_QUEUE_BE_8822C BIT(22) +#define BIT_R_DMA_THIS_QUEUE_VI_8822C BIT(21) +#define BIT_R_DMA_THIS_QUEUE_VO_8822C BIT(20) + +#define BIT_SHIFT_R_TOTAL_LEN_TH_8822C 8 +#define BIT_MASK_R_TOTAL_LEN_TH_8822C 0xfff +#define BIT_R_TOTAL_LEN_TH_8822C(x) \ + (((x) & BIT_MASK_R_TOTAL_LEN_TH_8822C) \ + << BIT_SHIFT_R_TOTAL_LEN_TH_8822C) +#define BITS_R_TOTAL_LEN_TH_8822C \ + (BIT_MASK_R_TOTAL_LEN_TH_8822C << BIT_SHIFT_R_TOTAL_LEN_TH_8822C) +#define BIT_CLEAR_R_TOTAL_LEN_TH_8822C(x) ((x) & (~BITS_R_TOTAL_LEN_TH_8822C)) +#define BIT_GET_R_TOTAL_LEN_TH_8822C(x) \ + (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH_8822C) & \ + BIT_MASK_R_TOTAL_LEN_TH_8822C) +#define BIT_SET_R_TOTAL_LEN_TH_8822C(x, v) \ + (BIT_CLEAR_R_TOTAL_LEN_TH_8822C(x) | BIT_R_TOTAL_LEN_TH_8822C(v)) + +#define BIT_EN_NEW_EARLY_8822C BIT(7) +#define BIT_PRE_TX_CMD_8822C BIT(6) + +#define BIT_SHIFT_NUM_SCL_EN_8822C 4 +#define BIT_MASK_NUM_SCL_EN_8822C 0x3 +#define BIT_NUM_SCL_EN_8822C(x) \ + (((x) & BIT_MASK_NUM_SCL_EN_8822C) << BIT_SHIFT_NUM_SCL_EN_8822C) +#define BITS_NUM_SCL_EN_8822C \ + (BIT_MASK_NUM_SCL_EN_8822C << BIT_SHIFT_NUM_SCL_EN_8822C) +#define BIT_CLEAR_NUM_SCL_EN_8822C(x) ((x) & (~BITS_NUM_SCL_EN_8822C)) +#define BIT_GET_NUM_SCL_EN_8822C(x) \ + (((x) >> BIT_SHIFT_NUM_SCL_EN_8822C) & BIT_MASK_NUM_SCL_EN_8822C) +#define BIT_SET_NUM_SCL_EN_8822C(x, v) \ + (BIT_CLEAR_NUM_SCL_EN_8822C(x) | BIT_NUM_SCL_EN_8822C(v)) + +#define BIT_BK_EN_8822C BIT(3) +#define BIT_BE_EN_8822C BIT(2) +#define BIT_VI_EN_8822C BIT(1) +#define BIT_VO_EN_8822C BIT(0) + +/* 2 REG_PKT_LIFE_TIME_8822C */ + +#define BIT_SHIFT_PKT_LIFTIME_BEBK_8822C 16 +#define BIT_MASK_PKT_LIFTIME_BEBK_8822C 0xffff +#define BIT_PKT_LIFTIME_BEBK_8822C(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8822C) \ + << BIT_SHIFT_PKT_LIFTIME_BEBK_8822C) +#define BITS_PKT_LIFTIME_BEBK_8822C \ + (BIT_MASK_PKT_LIFTIME_BEBK_8822C << BIT_SHIFT_PKT_LIFTIME_BEBK_8822C) +#define BIT_CLEAR_PKT_LIFTIME_BEBK_8822C(x) \ + ((x) & (~BITS_PKT_LIFTIME_BEBK_8822C)) +#define BIT_GET_PKT_LIFTIME_BEBK_8822C(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8822C) & \ + BIT_MASK_PKT_LIFTIME_BEBK_8822C) +#define BIT_SET_PKT_LIFTIME_BEBK_8822C(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_BEBK_8822C(x) | BIT_PKT_LIFTIME_BEBK_8822C(v)) + +#define BIT_SHIFT_PKT_LIFTIME_VOVI_8822C 0 +#define BIT_MASK_PKT_LIFTIME_VOVI_8822C 0xffff +#define BIT_PKT_LIFTIME_VOVI_8822C(x) \ + (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8822C) \ + << BIT_SHIFT_PKT_LIFTIME_VOVI_8822C) +#define BITS_PKT_LIFTIME_VOVI_8822C \ + (BIT_MASK_PKT_LIFTIME_VOVI_8822C << BIT_SHIFT_PKT_LIFTIME_VOVI_8822C) +#define BIT_CLEAR_PKT_LIFTIME_VOVI_8822C(x) \ + ((x) & (~BITS_PKT_LIFTIME_VOVI_8822C)) +#define BIT_GET_PKT_LIFTIME_VOVI_8822C(x) \ + (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8822C) & \ + BIT_MASK_PKT_LIFTIME_VOVI_8822C) +#define BIT_SET_PKT_LIFTIME_VOVI_8822C(x, v) \ + (BIT_CLEAR_PKT_LIFTIME_VOVI_8822C(x) | BIT_PKT_LIFTIME_VOVI_8822C(v)) + +/* 2 REG_STBC_SETTING_8822C */ + +#define BIT_SHIFT_CDEND_TXTIME_L_8822C 4 +#define BIT_MASK_CDEND_TXTIME_L_8822C 0xf +#define BIT_CDEND_TXTIME_L_8822C(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_L_8822C) \ + << BIT_SHIFT_CDEND_TXTIME_L_8822C) +#define BITS_CDEND_TXTIME_L_8822C \ + (BIT_MASK_CDEND_TXTIME_L_8822C << BIT_SHIFT_CDEND_TXTIME_L_8822C) +#define BIT_CLEAR_CDEND_TXTIME_L_8822C(x) ((x) & (~BITS_CDEND_TXTIME_L_8822C)) +#define BIT_GET_CDEND_TXTIME_L_8822C(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8822C) & \ + BIT_MASK_CDEND_TXTIME_L_8822C) +#define BIT_SET_CDEND_TXTIME_L_8822C(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_L_8822C(x) | BIT_CDEND_TXTIME_L_8822C(v)) + +#define BIT_SHIFT_NESS_8822C 2 +#define BIT_MASK_NESS_8822C 0x3 +#define BIT_NESS_8822C(x) (((x) & BIT_MASK_NESS_8822C) << BIT_SHIFT_NESS_8822C) +#define BITS_NESS_8822C (BIT_MASK_NESS_8822C << BIT_SHIFT_NESS_8822C) +#define BIT_CLEAR_NESS_8822C(x) ((x) & (~BITS_NESS_8822C)) +#define BIT_GET_NESS_8822C(x) \ + (((x) >> BIT_SHIFT_NESS_8822C) & BIT_MASK_NESS_8822C) +#define BIT_SET_NESS_8822C(x, v) (BIT_CLEAR_NESS_8822C(x) | BIT_NESS_8822C(v)) + +#define BIT_SHIFT_STBC_CFEND_8822C 0 +#define BIT_MASK_STBC_CFEND_8822C 0x3 +#define BIT_STBC_CFEND_8822C(x) \ + (((x) & BIT_MASK_STBC_CFEND_8822C) << BIT_SHIFT_STBC_CFEND_8822C) +#define BITS_STBC_CFEND_8822C \ + (BIT_MASK_STBC_CFEND_8822C << BIT_SHIFT_STBC_CFEND_8822C) +#define BIT_CLEAR_STBC_CFEND_8822C(x) ((x) & (~BITS_STBC_CFEND_8822C)) +#define BIT_GET_STBC_CFEND_8822C(x) \ + (((x) >> BIT_SHIFT_STBC_CFEND_8822C) & BIT_MASK_STBC_CFEND_8822C) +#define BIT_SET_STBC_CFEND_8822C(x, v) \ + (BIT_CLEAR_STBC_CFEND_8822C(x) | BIT_STBC_CFEND_8822C(v)) + +/* 2 REG_STBC_SETTING2_8822C */ + +#define BIT_SHIFT_CDEND_TXTIME_H_8822C 0 +#define BIT_MASK_CDEND_TXTIME_H_8822C 0x1f +#define BIT_CDEND_TXTIME_H_8822C(x) \ + (((x) & BIT_MASK_CDEND_TXTIME_H_8822C) \ + << BIT_SHIFT_CDEND_TXTIME_H_8822C) +#define BITS_CDEND_TXTIME_H_8822C \ + (BIT_MASK_CDEND_TXTIME_H_8822C << BIT_SHIFT_CDEND_TXTIME_H_8822C) +#define BIT_CLEAR_CDEND_TXTIME_H_8822C(x) ((x) & (~BITS_CDEND_TXTIME_H_8822C)) +#define BIT_GET_CDEND_TXTIME_H_8822C(x) \ + (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8822C) & \ + BIT_MASK_CDEND_TXTIME_H_8822C) +#define BIT_SET_CDEND_TXTIME_H_8822C(x, v) \ + (BIT_CLEAR_CDEND_TXTIME_H_8822C(x) | BIT_CDEND_TXTIME_H_8822C(v)) + +/* 2 REG_QUEUE_CTRL_8822C */ +#define BIT_FORCE_RND_PRI_8822C BIT(6) +#define BIT_PTA_EDCCA_EN_8822C BIT(5) +#define BIT_PTA_WL_TX_EN_8822C BIT(4) +#define BIT_R_USE_DATA_BW_8822C BIT(3) +#define BIT_TRI_PKT_INT_MODE1_8822C BIT(2) +#define BIT_TRI_PKT_INT_MODE0_8822C BIT(1) +#define BIT_ACQ_MODE_SEL_8822C BIT(0) + +/* 2 REG_SINGLE_AMPDU_CTRL_8822C */ +#define BIT_EN_SINGLE_APMDU_8822C BIT(7) + +#define BIT_SHIFT_SNDTX_MAXTIME_8822C 0 +#define BIT_MASK_SNDTX_MAXTIME_8822C 0x7f +#define BIT_SNDTX_MAXTIME_8822C(x) \ + (((x) & BIT_MASK_SNDTX_MAXTIME_8822C) << BIT_SHIFT_SNDTX_MAXTIME_8822C) +#define BITS_SNDTX_MAXTIME_8822C \ + (BIT_MASK_SNDTX_MAXTIME_8822C << BIT_SHIFT_SNDTX_MAXTIME_8822C) +#define BIT_CLEAR_SNDTX_MAXTIME_8822C(x) ((x) & (~BITS_SNDTX_MAXTIME_8822C)) +#define BIT_GET_SNDTX_MAXTIME_8822C(x) \ + (((x) >> BIT_SHIFT_SNDTX_MAXTIME_8822C) & BIT_MASK_SNDTX_MAXTIME_8822C) +#define BIT_SET_SNDTX_MAXTIME_8822C(x, v) \ + (BIT_CLEAR_SNDTX_MAXTIME_8822C(x) | BIT_SNDTX_MAXTIME_8822C(v)) + +/* 2 REG_PROT_MODE_CTRL_8822C */ +#define BIT_SND_SIFS_TXDATA_8822C BIT(31) +#define BIT_TX_SND_MATCH_MACID_8822C BIT(30) + +#define BIT_SHIFT_RTS_MAX_AGG_NUM_8822C 24 +#define BIT_MASK_RTS_MAX_AGG_NUM_8822C 0x3f +#define BIT_RTS_MAX_AGG_NUM_8822C(x) \ + (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8822C) \ + << BIT_SHIFT_RTS_MAX_AGG_NUM_8822C) +#define BITS_RTS_MAX_AGG_NUM_8822C \ + (BIT_MASK_RTS_MAX_AGG_NUM_8822C << BIT_SHIFT_RTS_MAX_AGG_NUM_8822C) +#define BIT_CLEAR_RTS_MAX_AGG_NUM_8822C(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8822C)) +#define BIT_GET_RTS_MAX_AGG_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8822C) & \ + BIT_MASK_RTS_MAX_AGG_NUM_8822C) +#define BIT_SET_RTS_MAX_AGG_NUM_8822C(x, v) \ + (BIT_CLEAR_RTS_MAX_AGG_NUM_8822C(x) | BIT_RTS_MAX_AGG_NUM_8822C(v)) + +#define BIT_SHIFT_MAX_AGG_NUM_8822C 16 +#define BIT_MASK_MAX_AGG_NUM_8822C 0x3f +#define BIT_MAX_AGG_NUM_8822C(x) \ + (((x) & BIT_MASK_MAX_AGG_NUM_8822C) << BIT_SHIFT_MAX_AGG_NUM_8822C) +#define BITS_MAX_AGG_NUM_8822C \ + (BIT_MASK_MAX_AGG_NUM_8822C << BIT_SHIFT_MAX_AGG_NUM_8822C) +#define BIT_CLEAR_MAX_AGG_NUM_8822C(x) ((x) & (~BITS_MAX_AGG_NUM_8822C)) +#define BIT_GET_MAX_AGG_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_AGG_NUM_8822C) & BIT_MASK_MAX_AGG_NUM_8822C) +#define BIT_SET_MAX_AGG_NUM_8822C(x, v) \ + (BIT_CLEAR_MAX_AGG_NUM_8822C(x) | BIT_MAX_AGG_NUM_8822C(v)) + +#define BIT_SHIFT_RTS_TXTIME_TH_8822C 8 +#define BIT_MASK_RTS_TXTIME_TH_8822C 0xff +#define BIT_RTS_TXTIME_TH_8822C(x) \ + (((x) & BIT_MASK_RTS_TXTIME_TH_8822C) << BIT_SHIFT_RTS_TXTIME_TH_8822C) +#define BITS_RTS_TXTIME_TH_8822C \ + (BIT_MASK_RTS_TXTIME_TH_8822C << BIT_SHIFT_RTS_TXTIME_TH_8822C) +#define BIT_CLEAR_RTS_TXTIME_TH_8822C(x) ((x) & (~BITS_RTS_TXTIME_TH_8822C)) +#define BIT_GET_RTS_TXTIME_TH_8822C(x) \ + (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8822C) & BIT_MASK_RTS_TXTIME_TH_8822C) +#define BIT_SET_RTS_TXTIME_TH_8822C(x, v) \ + (BIT_CLEAR_RTS_TXTIME_TH_8822C(x) | BIT_RTS_TXTIME_TH_8822C(v)) + +#define BIT_SHIFT_RTS_LEN_TH_8822C 0 +#define BIT_MASK_RTS_LEN_TH_8822C 0xff +#define BIT_RTS_LEN_TH_8822C(x) \ + (((x) & BIT_MASK_RTS_LEN_TH_8822C) << BIT_SHIFT_RTS_LEN_TH_8822C) +#define BITS_RTS_LEN_TH_8822C \ + (BIT_MASK_RTS_LEN_TH_8822C << BIT_SHIFT_RTS_LEN_TH_8822C) +#define BIT_CLEAR_RTS_LEN_TH_8822C(x) ((x) & (~BITS_RTS_LEN_TH_8822C)) +#define BIT_GET_RTS_LEN_TH_8822C(x) \ + (((x) >> BIT_SHIFT_RTS_LEN_TH_8822C) & BIT_MASK_RTS_LEN_TH_8822C) +#define BIT_SET_RTS_LEN_TH_8822C(x, v) \ + (BIT_CLEAR_RTS_LEN_TH_8822C(x) | BIT_RTS_LEN_TH_8822C(v)) + +/* 2 REG_BAR_MODE_CTRL_8822C */ + +#define BIT_SHIFT_BAR_RTY_LMT_8822C 16 +#define BIT_MASK_BAR_RTY_LMT_8822C 0x3 +#define BIT_BAR_RTY_LMT_8822C(x) \ + (((x) & BIT_MASK_BAR_RTY_LMT_8822C) << BIT_SHIFT_BAR_RTY_LMT_8822C) +#define BITS_BAR_RTY_LMT_8822C \ + (BIT_MASK_BAR_RTY_LMT_8822C << BIT_SHIFT_BAR_RTY_LMT_8822C) +#define BIT_CLEAR_BAR_RTY_LMT_8822C(x) ((x) & (~BITS_BAR_RTY_LMT_8822C)) +#define BIT_GET_BAR_RTY_LMT_8822C(x) \ + (((x) >> BIT_SHIFT_BAR_RTY_LMT_8822C) & BIT_MASK_BAR_RTY_LMT_8822C) +#define BIT_SET_BAR_RTY_LMT_8822C(x, v) \ + (BIT_CLEAR_BAR_RTY_LMT_8822C(x) | BIT_BAR_RTY_LMT_8822C(v)) + +#define BIT_SHIFT_BAR_PKT_TXTIME_TH_8822C 8 +#define BIT_MASK_BAR_PKT_TXTIME_TH_8822C 0xff +#define BIT_BAR_PKT_TXTIME_TH_8822C(x) \ + (((x) & BIT_MASK_BAR_PKT_TXTIME_TH_8822C) \ + << BIT_SHIFT_BAR_PKT_TXTIME_TH_8822C) +#define BITS_BAR_PKT_TXTIME_TH_8822C \ + (BIT_MASK_BAR_PKT_TXTIME_TH_8822C << BIT_SHIFT_BAR_PKT_TXTIME_TH_8822C) +#define BIT_CLEAR_BAR_PKT_TXTIME_TH_8822C(x) \ + ((x) & (~BITS_BAR_PKT_TXTIME_TH_8822C)) +#define BIT_GET_BAR_PKT_TXTIME_TH_8822C(x) \ + (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH_8822C) & \ + BIT_MASK_BAR_PKT_TXTIME_TH_8822C) +#define BIT_SET_BAR_PKT_TXTIME_TH_8822C(x, v) \ + (BIT_CLEAR_BAR_PKT_TXTIME_TH_8822C(x) | BIT_BAR_PKT_TXTIME_TH_8822C(v)) + +#define BIT_BAR_EN_V1_8822C BIT(6) + +#define BIT_SHIFT_BAR_PKTNUM_TH_V1_8822C 0 +#define BIT_MASK_BAR_PKTNUM_TH_V1_8822C 0x3f +#define BIT_BAR_PKTNUM_TH_V1_8822C(x) \ + (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8822C) \ + << BIT_SHIFT_BAR_PKTNUM_TH_V1_8822C) +#define BITS_BAR_PKTNUM_TH_V1_8822C \ + (BIT_MASK_BAR_PKTNUM_TH_V1_8822C << BIT_SHIFT_BAR_PKTNUM_TH_V1_8822C) +#define BIT_CLEAR_BAR_PKTNUM_TH_V1_8822C(x) \ + ((x) & (~BITS_BAR_PKTNUM_TH_V1_8822C)) +#define BIT_GET_BAR_PKTNUM_TH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8822C) & \ + BIT_MASK_BAR_PKTNUM_TH_V1_8822C) +#define BIT_SET_BAR_PKTNUM_TH_V1_8822C(x, v) \ + (BIT_CLEAR_BAR_PKTNUM_TH_V1_8822C(x) | BIT_BAR_PKTNUM_TH_V1_8822C(v)) + +/* 2 REG_RA_TRY_RATE_AGG_LMT_8822C */ + +#define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822C 0 +#define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822C 0x3f +#define BIT_RA_TRY_RATE_AGG_LMT_V1_8822C(x) \ + (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822C) \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822C) +#define BITS_RA_TRY_RATE_AGG_LMT_V1_8822C \ + (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822C \ + << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822C) +#define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8822C(x) \ + ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1_8822C)) +#define BIT_GET_RA_TRY_RATE_AGG_LMT_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822C) & \ + BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822C) +#define BIT_SET_RA_TRY_RATE_AGG_LMT_V1_8822C(x, v) \ + (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8822C(x) | \ + BIT_RA_TRY_RATE_AGG_LMT_V1_8822C(v)) + +/* 2 REG_MACID_SLEEP2_8822C */ + +#define BIT_SHIFT_MACID95_64PKTSLEEP_8822C 0 +#define BIT_MASK_MACID95_64PKTSLEEP_8822C 0xffffffffL +#define BIT_MACID95_64PKTSLEEP_8822C(x) \ + (((x) & BIT_MASK_MACID95_64PKTSLEEP_8822C) \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8822C) +#define BITS_MACID95_64PKTSLEEP_8822C \ + (BIT_MASK_MACID95_64PKTSLEEP_8822C \ + << BIT_SHIFT_MACID95_64PKTSLEEP_8822C) +#define BIT_CLEAR_MACID95_64PKTSLEEP_8822C(x) \ + ((x) & (~BITS_MACID95_64PKTSLEEP_8822C)) +#define BIT_GET_MACID95_64PKTSLEEP_8822C(x) \ + (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP_8822C) & \ + BIT_MASK_MACID95_64PKTSLEEP_8822C) +#define BIT_SET_MACID95_64PKTSLEEP_8822C(x, v) \ + (BIT_CLEAR_MACID95_64PKTSLEEP_8822C(x) | \ + BIT_MACID95_64PKTSLEEP_8822C(v)) + +/* 2 REG_MACID_SLEEP_8822C */ + +#define BIT_SHIFT_MACID31_0_PKTSLEEP_8822C 0 +#define BIT_MASK_MACID31_0_PKTSLEEP_8822C 0xffffffffL +#define BIT_MACID31_0_PKTSLEEP_8822C(x) \ + (((x) & BIT_MASK_MACID31_0_PKTSLEEP_8822C) \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8822C) +#define BITS_MACID31_0_PKTSLEEP_8822C \ + (BIT_MASK_MACID31_0_PKTSLEEP_8822C \ + << BIT_SHIFT_MACID31_0_PKTSLEEP_8822C) +#define BIT_CLEAR_MACID31_0_PKTSLEEP_8822C(x) \ + ((x) & (~BITS_MACID31_0_PKTSLEEP_8822C)) +#define BIT_GET_MACID31_0_PKTSLEEP_8822C(x) \ + (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP_8822C) & \ + BIT_MASK_MACID31_0_PKTSLEEP_8822C) +#define BIT_SET_MACID31_0_PKTSLEEP_8822C(x, v) \ + (BIT_CLEAR_MACID31_0_PKTSLEEP_8822C(x) | \ + BIT_MACID31_0_PKTSLEEP_8822C(v)) + +/* 2 REG_HW_SEQ0_8822C */ + +#define BIT_SHIFT_HW_SSN_SEQ0_8822C 0 +#define BIT_MASK_HW_SSN_SEQ0_8822C 0xfff +#define BIT_HW_SSN_SEQ0_8822C(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ0_8822C) << BIT_SHIFT_HW_SSN_SEQ0_8822C) +#define BITS_HW_SSN_SEQ0_8822C \ + (BIT_MASK_HW_SSN_SEQ0_8822C << BIT_SHIFT_HW_SSN_SEQ0_8822C) +#define BIT_CLEAR_HW_SSN_SEQ0_8822C(x) ((x) & (~BITS_HW_SSN_SEQ0_8822C)) +#define BIT_GET_HW_SSN_SEQ0_8822C(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8822C) & BIT_MASK_HW_SSN_SEQ0_8822C) +#define BIT_SET_HW_SSN_SEQ0_8822C(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ0_8822C(x) | BIT_HW_SSN_SEQ0_8822C(v)) + +/* 2 REG_HW_SEQ1_8822C */ + +#define BIT_SHIFT_HW_SSN_SEQ1_8822C 0 +#define BIT_MASK_HW_SSN_SEQ1_8822C 0xfff +#define BIT_HW_SSN_SEQ1_8822C(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ1_8822C) << BIT_SHIFT_HW_SSN_SEQ1_8822C) +#define BITS_HW_SSN_SEQ1_8822C \ + (BIT_MASK_HW_SSN_SEQ1_8822C << BIT_SHIFT_HW_SSN_SEQ1_8822C) +#define BIT_CLEAR_HW_SSN_SEQ1_8822C(x) ((x) & (~BITS_HW_SSN_SEQ1_8822C)) +#define BIT_GET_HW_SSN_SEQ1_8822C(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8822C) & BIT_MASK_HW_SSN_SEQ1_8822C) +#define BIT_SET_HW_SSN_SEQ1_8822C(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ1_8822C(x) | BIT_HW_SSN_SEQ1_8822C(v)) + +/* 2 REG_HW_SEQ2_8822C */ + +#define BIT_SHIFT_HW_SSN_SEQ2_8822C 0 +#define BIT_MASK_HW_SSN_SEQ2_8822C 0xfff +#define BIT_HW_SSN_SEQ2_8822C(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ2_8822C) << BIT_SHIFT_HW_SSN_SEQ2_8822C) +#define BITS_HW_SSN_SEQ2_8822C \ + (BIT_MASK_HW_SSN_SEQ2_8822C << BIT_SHIFT_HW_SSN_SEQ2_8822C) +#define BIT_CLEAR_HW_SSN_SEQ2_8822C(x) ((x) & (~BITS_HW_SSN_SEQ2_8822C)) +#define BIT_GET_HW_SSN_SEQ2_8822C(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8822C) & BIT_MASK_HW_SSN_SEQ2_8822C) +#define BIT_SET_HW_SSN_SEQ2_8822C(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ2_8822C(x) | BIT_HW_SSN_SEQ2_8822C(v)) + +/* 2 REG_HW_SEQ3_8822C */ + +#define BIT_SHIFT_CSI_HWSEQ_SEL_8822C 12 +#define BIT_MASK_CSI_HWSEQ_SEL_8822C 0x3 +#define BIT_CSI_HWSEQ_SEL_8822C(x) \ + (((x) & BIT_MASK_CSI_HWSEQ_SEL_8822C) << BIT_SHIFT_CSI_HWSEQ_SEL_8822C) +#define BITS_CSI_HWSEQ_SEL_8822C \ + (BIT_MASK_CSI_HWSEQ_SEL_8822C << BIT_SHIFT_CSI_HWSEQ_SEL_8822C) +#define BIT_CLEAR_CSI_HWSEQ_SEL_8822C(x) ((x) & (~BITS_CSI_HWSEQ_SEL_8822C)) +#define BIT_GET_CSI_HWSEQ_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_CSI_HWSEQ_SEL_8822C) & BIT_MASK_CSI_HWSEQ_SEL_8822C) +#define BIT_SET_CSI_HWSEQ_SEL_8822C(x, v) \ + (BIT_CLEAR_CSI_HWSEQ_SEL_8822C(x) | BIT_CSI_HWSEQ_SEL_8822C(v)) + +#define BIT_SHIFT_HW_SSN_SEQ3_8822C 0 +#define BIT_MASK_HW_SSN_SEQ3_8822C 0xfff +#define BIT_HW_SSN_SEQ3_8822C(x) \ + (((x) & BIT_MASK_HW_SSN_SEQ3_8822C) << BIT_SHIFT_HW_SSN_SEQ3_8822C) +#define BITS_HW_SSN_SEQ3_8822C \ + (BIT_MASK_HW_SSN_SEQ3_8822C << BIT_SHIFT_HW_SSN_SEQ3_8822C) +#define BIT_CLEAR_HW_SSN_SEQ3_8822C(x) ((x) & (~BITS_HW_SSN_SEQ3_8822C)) +#define BIT_GET_HW_SSN_SEQ3_8822C(x) \ + (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8822C) & BIT_MASK_HW_SSN_SEQ3_8822C) +#define BIT_SET_HW_SSN_SEQ3_8822C(x, v) \ + (BIT_CLEAR_HW_SSN_SEQ3_8822C(x) | BIT_HW_SSN_SEQ3_8822C(v)) + +/* 2 REG_NULL_PKT_STATUS_V1_8822C */ + +#define BIT_SHIFT_PTCL_TOTAL_PG_V2_8822C 2 +#define BIT_MASK_PTCL_TOTAL_PG_V2_8822C 0x3fff +#define BIT_PTCL_TOTAL_PG_V2_8822C(x) \ + (((x) & BIT_MASK_PTCL_TOTAL_PG_V2_8822C) \ + << BIT_SHIFT_PTCL_TOTAL_PG_V2_8822C) +#define BITS_PTCL_TOTAL_PG_V2_8822C \ + (BIT_MASK_PTCL_TOTAL_PG_V2_8822C << BIT_SHIFT_PTCL_TOTAL_PG_V2_8822C) +#define BIT_CLEAR_PTCL_TOTAL_PG_V2_8822C(x) \ + ((x) & (~BITS_PTCL_TOTAL_PG_V2_8822C)) +#define BIT_GET_PTCL_TOTAL_PG_V2_8822C(x) \ + (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V2_8822C) & \ + BIT_MASK_PTCL_TOTAL_PG_V2_8822C) +#define BIT_SET_PTCL_TOTAL_PG_V2_8822C(x, v) \ + (BIT_CLEAR_PTCL_TOTAL_PG_V2_8822C(x) | BIT_PTCL_TOTAL_PG_V2_8822C(v)) + +#define BIT_TX_NULL_1_8822C BIT(1) +#define BIT_TX_NULL_0_8822C BIT(0) + +/* 2 REG_PTCL_ERR_STATUS_8822C */ +#define BIT_PTCL_RATE_TABLE_INVALID_8822C BIT(7) +#define BIT_FTM_T2R_ERROR_8822C BIT(6) +#define BIT_PTCL_ERR0_8822C BIT(5) +#define BIT_PTCL_ERR1_8822C BIT(4) +#define BIT_PTCL_ERR2_8822C BIT(3) +#define BIT_PTCL_ERR3_8822C BIT(2) +#define BIT_PTCL_ERR4_8822C BIT(1) +#define BIT_PTCL_ERR5_8822C BIT(0) + +/* 2 REG_NULL_PKT_STATUS_EXTEND_8822C */ +#define BIT_CLI3_TX_NULL_1_8822C BIT(7) +#define BIT_CLI3_TX_NULL_0_8822C BIT(6) +#define BIT_CLI2_TX_NULL_1_8822C BIT(5) +#define BIT_CLI2_TX_NULL_0_8822C BIT(4) +#define BIT_CLI1_TX_NULL_1_8822C BIT(3) +#define BIT_CLI1_TX_NULL_0_8822C BIT(2) +#define BIT_CLI0_TX_NULL_1_8822C BIT(1) +#define BIT_CLI0_TX_NULL_0_8822C BIT(0) + +/* 2 REG_HQMGQ_DROP_8822C */ +#define BIT_HIQ_DROP_8822C BIT(7) +#define BIT_MGQ_DROP_8822C BIT(6) +#define BIT_CLR_HGQ_REQ_BLOCK_8822C BIT(5) + +/* 2 REG_PRECNT_CTRL_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_EN_PRECNT_8822C BIT(11) + +#define BIT_SHIFT_PRECNT_TH_8822C 0 +#define BIT_MASK_PRECNT_TH_8822C 0x7ff +#define BIT_PRECNT_TH_8822C(x) \ + (((x) & BIT_MASK_PRECNT_TH_8822C) << BIT_SHIFT_PRECNT_TH_8822C) +#define BITS_PRECNT_TH_8822C \ + (BIT_MASK_PRECNT_TH_8822C << BIT_SHIFT_PRECNT_TH_8822C) +#define BIT_CLEAR_PRECNT_TH_8822C(x) ((x) & (~BITS_PRECNT_TH_8822C)) +#define BIT_GET_PRECNT_TH_8822C(x) \ + (((x) >> BIT_SHIFT_PRECNT_TH_8822C) & BIT_MASK_PRECNT_TH_8822C) +#define BIT_SET_PRECNT_TH_8822C(x, v) \ + (BIT_CLEAR_PRECNT_TH_8822C(x) | BIT_PRECNT_TH_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_BT_POLLUTE_PKT_CNT_8822C */ + +#define BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822C 0 +#define BIT_MASK_BT_POLLUTE_PKT_CNT_8822C 0xffff +#define BIT_BT_POLLUTE_PKT_CNT_8822C(x) \ + (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT_8822C) \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822C) +#define BITS_BT_POLLUTE_PKT_CNT_8822C \ + (BIT_MASK_BT_POLLUTE_PKT_CNT_8822C \ + << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822C) +#define BIT_CLEAR_BT_POLLUTE_PKT_CNT_8822C(x) \ + ((x) & (~BITS_BT_POLLUTE_PKT_CNT_8822C)) +#define BIT_GET_BT_POLLUTE_PKT_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822C) & \ + BIT_MASK_BT_POLLUTE_PKT_CNT_8822C) +#define BIT_SET_BT_POLLUTE_PKT_CNT_8822C(x, v) \ + (BIT_CLEAR_BT_POLLUTE_PKT_CNT_8822C(x) | \ + BIT_BT_POLLUTE_PKT_CNT_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_PTCL_DBG_8822C */ + +#define BIT_SHIFT_PTCL_DBG_8822C 0 +#define BIT_MASK_PTCL_DBG_8822C 0xffffffffL +#define BIT_PTCL_DBG_8822C(x) \ + (((x) & BIT_MASK_PTCL_DBG_8822C) << BIT_SHIFT_PTCL_DBG_8822C) +#define BITS_PTCL_DBG_8822C \ + (BIT_MASK_PTCL_DBG_8822C << BIT_SHIFT_PTCL_DBG_8822C) +#define BIT_CLEAR_PTCL_DBG_8822C(x) ((x) & (~BITS_PTCL_DBG_8822C)) +#define BIT_GET_PTCL_DBG_8822C(x) \ + (((x) >> BIT_SHIFT_PTCL_DBG_8822C) & BIT_MASK_PTCL_DBG_8822C) +#define BIT_SET_PTCL_DBG_8822C(x, v) \ + (BIT_CLEAR_PTCL_DBG_8822C(x) | BIT_PTCL_DBG_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_CPUMGQ_TIMER_CTRL2_8822C */ + +#define BIT_SHIFT_TRI_HEAD_ADDR_8822C 16 +#define BIT_MASK_TRI_HEAD_ADDR_8822C 0xfff +#define BIT_TRI_HEAD_ADDR_8822C(x) \ + (((x) & BIT_MASK_TRI_HEAD_ADDR_8822C) << BIT_SHIFT_TRI_HEAD_ADDR_8822C) +#define BITS_TRI_HEAD_ADDR_8822C \ + (BIT_MASK_TRI_HEAD_ADDR_8822C << BIT_SHIFT_TRI_HEAD_ADDR_8822C) +#define BIT_CLEAR_TRI_HEAD_ADDR_8822C(x) ((x) & (~BITS_TRI_HEAD_ADDR_8822C)) +#define BIT_GET_TRI_HEAD_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_TRI_HEAD_ADDR_8822C) & BIT_MASK_TRI_HEAD_ADDR_8822C) +#define BIT_SET_TRI_HEAD_ADDR_8822C(x, v) \ + (BIT_CLEAR_TRI_HEAD_ADDR_8822C(x) | BIT_TRI_HEAD_ADDR_8822C(v)) + +#define BIT_DROP_TH_EN_8822C BIT(8) + +#define BIT_SHIFT_DROP_TH_8822C 0 +#define BIT_MASK_DROP_TH_8822C 0xff +#define BIT_DROP_TH_8822C(x) \ + (((x) & BIT_MASK_DROP_TH_8822C) << BIT_SHIFT_DROP_TH_8822C) +#define BITS_DROP_TH_8822C (BIT_MASK_DROP_TH_8822C << BIT_SHIFT_DROP_TH_8822C) +#define BIT_CLEAR_DROP_TH_8822C(x) ((x) & (~BITS_DROP_TH_8822C)) +#define BIT_GET_DROP_TH_8822C(x) \ + (((x) >> BIT_SHIFT_DROP_TH_8822C) & BIT_MASK_DROP_TH_8822C) +#define BIT_SET_DROP_TH_8822C(x, v) \ + (BIT_CLEAR_DROP_TH_8822C(x) | BIT_DROP_TH_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_DUMMY_PAGE4_V1_8822C */ + +/* 2 REG_MOREDATA_8822C */ +#define BIT_MOREDATA_CTRL2_EN_V1_8822C BIT(3) +#define BIT_MOREDATA_CTRL1_EN_V1_8822C BIT(2) +#define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1_8822C BIT(0) + +/* 2 REG_Q0_Q1_INFO_8822C */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822C BIT(31) + +#define BIT_SHIFT_GTAB_ID_8822C 28 +#define BIT_MASK_GTAB_ID_8822C 0x7 +#define BIT_GTAB_ID_8822C(x) \ + (((x) & BIT_MASK_GTAB_ID_8822C) << BIT_SHIFT_GTAB_ID_8822C) +#define BITS_GTAB_ID_8822C (BIT_MASK_GTAB_ID_8822C << BIT_SHIFT_GTAB_ID_8822C) +#define BIT_CLEAR_GTAB_ID_8822C(x) ((x) & (~BITS_GTAB_ID_8822C)) +#define BIT_GET_GTAB_ID_8822C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8822C) & BIT_MASK_GTAB_ID_8822C) +#define BIT_SET_GTAB_ID_8822C(x, v) \ + (BIT_CLEAR_GTAB_ID_8822C(x) | BIT_GTAB_ID_8822C(v)) + +#define BIT_SHIFT_AC1_PKT_INFO_8822C 16 +#define BIT_MASK_AC1_PKT_INFO_8822C 0xfff +#define BIT_AC1_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_AC1_PKT_INFO_8822C) << BIT_SHIFT_AC1_PKT_INFO_8822C) +#define BITS_AC1_PKT_INFO_8822C \ + (BIT_MASK_AC1_PKT_INFO_8822C << BIT_SHIFT_AC1_PKT_INFO_8822C) +#define BIT_CLEAR_AC1_PKT_INFO_8822C(x) ((x) & (~BITS_AC1_PKT_INFO_8822C)) +#define BIT_GET_AC1_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_AC1_PKT_INFO_8822C) & BIT_MASK_AC1_PKT_INFO_8822C) +#define BIT_SET_AC1_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_AC1_PKT_INFO_8822C(x) | BIT_AC1_PKT_INFO_8822C(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822C BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8822C 12 +#define BIT_MASK_GTAB_ID_V1_8822C 0x7 +#define BIT_GTAB_ID_V1_8822C(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8822C) << BIT_SHIFT_GTAB_ID_V1_8822C) +#define BITS_GTAB_ID_V1_8822C \ + (BIT_MASK_GTAB_ID_V1_8822C << BIT_SHIFT_GTAB_ID_V1_8822C) +#define BIT_CLEAR_GTAB_ID_V1_8822C(x) ((x) & (~BITS_GTAB_ID_V1_8822C)) +#define BIT_GET_GTAB_ID_V1_8822C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8822C) & BIT_MASK_GTAB_ID_V1_8822C) +#define BIT_SET_GTAB_ID_V1_8822C(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8822C(x) | BIT_GTAB_ID_V1_8822C(v)) + +#define BIT_SHIFT_AC0_PKT_INFO_8822C 0 +#define BIT_MASK_AC0_PKT_INFO_8822C 0xfff +#define BIT_AC0_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_AC0_PKT_INFO_8822C) << BIT_SHIFT_AC0_PKT_INFO_8822C) +#define BITS_AC0_PKT_INFO_8822C \ + (BIT_MASK_AC0_PKT_INFO_8822C << BIT_SHIFT_AC0_PKT_INFO_8822C) +#define BIT_CLEAR_AC0_PKT_INFO_8822C(x) ((x) & (~BITS_AC0_PKT_INFO_8822C)) +#define BIT_GET_AC0_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_AC0_PKT_INFO_8822C) & BIT_MASK_AC0_PKT_INFO_8822C) +#define BIT_SET_AC0_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_AC0_PKT_INFO_8822C(x) | BIT_AC0_PKT_INFO_8822C(v)) + +/* 2 REG_Q2_Q3_INFO_8822C */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822C BIT(31) + +#define BIT_SHIFT_GTAB_ID_8822C 28 +#define BIT_MASK_GTAB_ID_8822C 0x7 +#define BIT_GTAB_ID_8822C(x) \ + (((x) & BIT_MASK_GTAB_ID_8822C) << BIT_SHIFT_GTAB_ID_8822C) +#define BITS_GTAB_ID_8822C (BIT_MASK_GTAB_ID_8822C << BIT_SHIFT_GTAB_ID_8822C) +#define BIT_CLEAR_GTAB_ID_8822C(x) ((x) & (~BITS_GTAB_ID_8822C)) +#define BIT_GET_GTAB_ID_8822C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8822C) & BIT_MASK_GTAB_ID_8822C) +#define BIT_SET_GTAB_ID_8822C(x, v) \ + (BIT_CLEAR_GTAB_ID_8822C(x) | BIT_GTAB_ID_8822C(v)) + +#define BIT_SHIFT_AC3_PKT_INFO_8822C 16 +#define BIT_MASK_AC3_PKT_INFO_8822C 0xfff +#define BIT_AC3_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_AC3_PKT_INFO_8822C) << BIT_SHIFT_AC3_PKT_INFO_8822C) +#define BITS_AC3_PKT_INFO_8822C \ + (BIT_MASK_AC3_PKT_INFO_8822C << BIT_SHIFT_AC3_PKT_INFO_8822C) +#define BIT_CLEAR_AC3_PKT_INFO_8822C(x) ((x) & (~BITS_AC3_PKT_INFO_8822C)) +#define BIT_GET_AC3_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_AC3_PKT_INFO_8822C) & BIT_MASK_AC3_PKT_INFO_8822C) +#define BIT_SET_AC3_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_AC3_PKT_INFO_8822C(x) | BIT_AC3_PKT_INFO_8822C(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822C BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8822C 12 +#define BIT_MASK_GTAB_ID_V1_8822C 0x7 +#define BIT_GTAB_ID_V1_8822C(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8822C) << BIT_SHIFT_GTAB_ID_V1_8822C) +#define BITS_GTAB_ID_V1_8822C \ + (BIT_MASK_GTAB_ID_V1_8822C << BIT_SHIFT_GTAB_ID_V1_8822C) +#define BIT_CLEAR_GTAB_ID_V1_8822C(x) ((x) & (~BITS_GTAB_ID_V1_8822C)) +#define BIT_GET_GTAB_ID_V1_8822C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8822C) & BIT_MASK_GTAB_ID_V1_8822C) +#define BIT_SET_GTAB_ID_V1_8822C(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8822C(x) | BIT_GTAB_ID_V1_8822C(v)) + +#define BIT_SHIFT_AC2_PKT_INFO_8822C 0 +#define BIT_MASK_AC2_PKT_INFO_8822C 0xfff +#define BIT_AC2_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_AC2_PKT_INFO_8822C) << BIT_SHIFT_AC2_PKT_INFO_8822C) +#define BITS_AC2_PKT_INFO_8822C \ + (BIT_MASK_AC2_PKT_INFO_8822C << BIT_SHIFT_AC2_PKT_INFO_8822C) +#define BIT_CLEAR_AC2_PKT_INFO_8822C(x) ((x) & (~BITS_AC2_PKT_INFO_8822C)) +#define BIT_GET_AC2_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_AC2_PKT_INFO_8822C) & BIT_MASK_AC2_PKT_INFO_8822C) +#define BIT_SET_AC2_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_AC2_PKT_INFO_8822C(x) | BIT_AC2_PKT_INFO_8822C(v)) + +/* 2 REG_Q4_Q5_INFO_8822C */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822C BIT(31) + +#define BIT_SHIFT_GTAB_ID_8822C 28 +#define BIT_MASK_GTAB_ID_8822C 0x7 +#define BIT_GTAB_ID_8822C(x) \ + (((x) & BIT_MASK_GTAB_ID_8822C) << BIT_SHIFT_GTAB_ID_8822C) +#define BITS_GTAB_ID_8822C (BIT_MASK_GTAB_ID_8822C << BIT_SHIFT_GTAB_ID_8822C) +#define BIT_CLEAR_GTAB_ID_8822C(x) ((x) & (~BITS_GTAB_ID_8822C)) +#define BIT_GET_GTAB_ID_8822C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8822C) & BIT_MASK_GTAB_ID_8822C) +#define BIT_SET_GTAB_ID_8822C(x, v) \ + (BIT_CLEAR_GTAB_ID_8822C(x) | BIT_GTAB_ID_8822C(v)) + +#define BIT_SHIFT_AC5_PKT_INFO_8822C 16 +#define BIT_MASK_AC5_PKT_INFO_8822C 0xfff +#define BIT_AC5_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_AC5_PKT_INFO_8822C) << BIT_SHIFT_AC5_PKT_INFO_8822C) +#define BITS_AC5_PKT_INFO_8822C \ + (BIT_MASK_AC5_PKT_INFO_8822C << BIT_SHIFT_AC5_PKT_INFO_8822C) +#define BIT_CLEAR_AC5_PKT_INFO_8822C(x) ((x) & (~BITS_AC5_PKT_INFO_8822C)) +#define BIT_GET_AC5_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_AC5_PKT_INFO_8822C) & BIT_MASK_AC5_PKT_INFO_8822C) +#define BIT_SET_AC5_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_AC5_PKT_INFO_8822C(x) | BIT_AC5_PKT_INFO_8822C(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822C BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8822C 12 +#define BIT_MASK_GTAB_ID_V1_8822C 0x7 +#define BIT_GTAB_ID_V1_8822C(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8822C) << BIT_SHIFT_GTAB_ID_V1_8822C) +#define BITS_GTAB_ID_V1_8822C \ + (BIT_MASK_GTAB_ID_V1_8822C << BIT_SHIFT_GTAB_ID_V1_8822C) +#define BIT_CLEAR_GTAB_ID_V1_8822C(x) ((x) & (~BITS_GTAB_ID_V1_8822C)) +#define BIT_GET_GTAB_ID_V1_8822C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8822C) & BIT_MASK_GTAB_ID_V1_8822C) +#define BIT_SET_GTAB_ID_V1_8822C(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8822C(x) | BIT_GTAB_ID_V1_8822C(v)) + +#define BIT_SHIFT_AC4_PKT_INFO_8822C 0 +#define BIT_MASK_AC4_PKT_INFO_8822C 0xfff +#define BIT_AC4_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_AC4_PKT_INFO_8822C) << BIT_SHIFT_AC4_PKT_INFO_8822C) +#define BITS_AC4_PKT_INFO_8822C \ + (BIT_MASK_AC4_PKT_INFO_8822C << BIT_SHIFT_AC4_PKT_INFO_8822C) +#define BIT_CLEAR_AC4_PKT_INFO_8822C(x) ((x) & (~BITS_AC4_PKT_INFO_8822C)) +#define BIT_GET_AC4_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_AC4_PKT_INFO_8822C) & BIT_MASK_AC4_PKT_INFO_8822C) +#define BIT_SET_AC4_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_AC4_PKT_INFO_8822C(x) | BIT_AC4_PKT_INFO_8822C(v)) + +/* 2 REG_Q6_Q7_INFO_8822C */ +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822C BIT(31) + +#define BIT_SHIFT_GTAB_ID_8822C 28 +#define BIT_MASK_GTAB_ID_8822C 0x7 +#define BIT_GTAB_ID_8822C(x) \ + (((x) & BIT_MASK_GTAB_ID_8822C) << BIT_SHIFT_GTAB_ID_8822C) +#define BITS_GTAB_ID_8822C (BIT_MASK_GTAB_ID_8822C << BIT_SHIFT_GTAB_ID_8822C) +#define BIT_CLEAR_GTAB_ID_8822C(x) ((x) & (~BITS_GTAB_ID_8822C)) +#define BIT_GET_GTAB_ID_8822C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_8822C) & BIT_MASK_GTAB_ID_8822C) +#define BIT_SET_GTAB_ID_8822C(x, v) \ + (BIT_CLEAR_GTAB_ID_8822C(x) | BIT_GTAB_ID_8822C(v)) + +#define BIT_SHIFT_AC7_PKT_INFO_8822C 16 +#define BIT_MASK_AC7_PKT_INFO_8822C 0xfff +#define BIT_AC7_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_AC7_PKT_INFO_8822C) << BIT_SHIFT_AC7_PKT_INFO_8822C) +#define BITS_AC7_PKT_INFO_8822C \ + (BIT_MASK_AC7_PKT_INFO_8822C << BIT_SHIFT_AC7_PKT_INFO_8822C) +#define BIT_CLEAR_AC7_PKT_INFO_8822C(x) ((x) & (~BITS_AC7_PKT_INFO_8822C)) +#define BIT_GET_AC7_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_AC7_PKT_INFO_8822C) & BIT_MASK_AC7_PKT_INFO_8822C) +#define BIT_SET_AC7_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_AC7_PKT_INFO_8822C(x) | BIT_AC7_PKT_INFO_8822C(v)) + +#define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822C BIT(15) + +#define BIT_SHIFT_GTAB_ID_V1_8822C 12 +#define BIT_MASK_GTAB_ID_V1_8822C 0x7 +#define BIT_GTAB_ID_V1_8822C(x) \ + (((x) & BIT_MASK_GTAB_ID_V1_8822C) << BIT_SHIFT_GTAB_ID_V1_8822C) +#define BITS_GTAB_ID_V1_8822C \ + (BIT_MASK_GTAB_ID_V1_8822C << BIT_SHIFT_GTAB_ID_V1_8822C) +#define BIT_CLEAR_GTAB_ID_V1_8822C(x) ((x) & (~BITS_GTAB_ID_V1_8822C)) +#define BIT_GET_GTAB_ID_V1_8822C(x) \ + (((x) >> BIT_SHIFT_GTAB_ID_V1_8822C) & BIT_MASK_GTAB_ID_V1_8822C) +#define BIT_SET_GTAB_ID_V1_8822C(x, v) \ + (BIT_CLEAR_GTAB_ID_V1_8822C(x) | BIT_GTAB_ID_V1_8822C(v)) + +#define BIT_SHIFT_AC6_PKT_INFO_8822C 0 +#define BIT_MASK_AC6_PKT_INFO_8822C 0xfff +#define BIT_AC6_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_AC6_PKT_INFO_8822C) << BIT_SHIFT_AC6_PKT_INFO_8822C) +#define BITS_AC6_PKT_INFO_8822C \ + (BIT_MASK_AC6_PKT_INFO_8822C << BIT_SHIFT_AC6_PKT_INFO_8822C) +#define BIT_CLEAR_AC6_PKT_INFO_8822C(x) ((x) & (~BITS_AC6_PKT_INFO_8822C)) +#define BIT_GET_AC6_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_AC6_PKT_INFO_8822C) & BIT_MASK_AC6_PKT_INFO_8822C) +#define BIT_SET_AC6_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_AC6_PKT_INFO_8822C(x) | BIT_AC6_PKT_INFO_8822C(v)) + +/* 2 REG_MGQ_HIQ_INFO_8822C */ + +#define BIT_SHIFT_HIQ_PKT_INFO_8822C 16 +#define BIT_MASK_HIQ_PKT_INFO_8822C 0xfff +#define BIT_HIQ_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_HIQ_PKT_INFO_8822C) << BIT_SHIFT_HIQ_PKT_INFO_8822C) +#define BITS_HIQ_PKT_INFO_8822C \ + (BIT_MASK_HIQ_PKT_INFO_8822C << BIT_SHIFT_HIQ_PKT_INFO_8822C) +#define BIT_CLEAR_HIQ_PKT_INFO_8822C(x) ((x) & (~BITS_HIQ_PKT_INFO_8822C)) +#define BIT_GET_HIQ_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_HIQ_PKT_INFO_8822C) & BIT_MASK_HIQ_PKT_INFO_8822C) +#define BIT_SET_HIQ_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_HIQ_PKT_INFO_8822C(x) | BIT_HIQ_PKT_INFO_8822C(v)) + +#define BIT_SHIFT_MGQ_PKT_INFO_8822C 0 +#define BIT_MASK_MGQ_PKT_INFO_8822C 0xfff +#define BIT_MGQ_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_MGQ_PKT_INFO_8822C) << BIT_SHIFT_MGQ_PKT_INFO_8822C) +#define BITS_MGQ_PKT_INFO_8822C \ + (BIT_MASK_MGQ_PKT_INFO_8822C << BIT_SHIFT_MGQ_PKT_INFO_8822C) +#define BIT_CLEAR_MGQ_PKT_INFO_8822C(x) ((x) & (~BITS_MGQ_PKT_INFO_8822C)) +#define BIT_GET_MGQ_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_PKT_INFO_8822C) & BIT_MASK_MGQ_PKT_INFO_8822C) +#define BIT_SET_MGQ_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_MGQ_PKT_INFO_8822C(x) | BIT_MGQ_PKT_INFO_8822C(v)) + +/* 2 REG_CMDQ_BCNQ_INFO_8822C */ + +#define BIT_SHIFT_CMDQ_PKT_INFO_8822C 16 +#define BIT_MASK_CMDQ_PKT_INFO_8822C 0xfff +#define BIT_CMDQ_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_CMDQ_PKT_INFO_8822C) << BIT_SHIFT_CMDQ_PKT_INFO_8822C) +#define BITS_CMDQ_PKT_INFO_8822C \ + (BIT_MASK_CMDQ_PKT_INFO_8822C << BIT_SHIFT_CMDQ_PKT_INFO_8822C) +#define BIT_CLEAR_CMDQ_PKT_INFO_8822C(x) ((x) & (~BITS_CMDQ_PKT_INFO_8822C)) +#define BIT_GET_CMDQ_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_8822C) & BIT_MASK_CMDQ_PKT_INFO_8822C) +#define BIT_SET_CMDQ_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_CMDQ_PKT_INFO_8822C(x) | BIT_CMDQ_PKT_INFO_8822C(v)) + +#define BIT_SHIFT_BCNQ_PKT_INFO_8822C 0 +#define BIT_MASK_BCNQ_PKT_INFO_8822C 0xfff +#define BIT_BCNQ_PKT_INFO_8822C(x) \ + (((x) & BIT_MASK_BCNQ_PKT_INFO_8822C) << BIT_SHIFT_BCNQ_PKT_INFO_8822C) +#define BITS_BCNQ_PKT_INFO_8822C \ + (BIT_MASK_BCNQ_PKT_INFO_8822C << BIT_SHIFT_BCNQ_PKT_INFO_8822C) +#define BIT_CLEAR_BCNQ_PKT_INFO_8822C(x) ((x) & (~BITS_BCNQ_PKT_INFO_8822C)) +#define BIT_GET_BCNQ_PKT_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_8822C) & BIT_MASK_BCNQ_PKT_INFO_8822C) +#define BIT_SET_BCNQ_PKT_INFO_8822C(x, v) \ + (BIT_CLEAR_BCNQ_PKT_INFO_8822C(x) | BIT_BCNQ_PKT_INFO_8822C(v)) + +/* 2 REG_LOOPBACK_OPTION_8822C */ +#define BIT_LOOPACK_FAST_EDCA_EN_8822C BIT(24) + +/* 2 REG_AESIV_SETTING_8822C */ + +#define BIT_SHIFT_AESIV_OFFSET_8822C 0 +#define BIT_MASK_AESIV_OFFSET_8822C 0xfff +#define BIT_AESIV_OFFSET_8822C(x) \ + (((x) & BIT_MASK_AESIV_OFFSET_8822C) << BIT_SHIFT_AESIV_OFFSET_8822C) +#define BITS_AESIV_OFFSET_8822C \ + (BIT_MASK_AESIV_OFFSET_8822C << BIT_SHIFT_AESIV_OFFSET_8822C) +#define BIT_CLEAR_AESIV_OFFSET_8822C(x) ((x) & (~BITS_AESIV_OFFSET_8822C)) +#define BIT_GET_AESIV_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_AESIV_OFFSET_8822C) & BIT_MASK_AESIV_OFFSET_8822C) +#define BIT_SET_AESIV_OFFSET_8822C(x, v) \ + (BIT_CLEAR_AESIV_OFFSET_8822C(x) | BIT_AESIV_OFFSET_8822C(v)) + +/* 2 REG_BF0_TIME_SETTING_8822C */ +#define BIT_BF0_TIMER_SET_8822C BIT(31) +#define BIT_BF0_TIMER_CLR_8822C BIT(30) +#define BIT_BF0_UPDATE_EN_8822C BIT(29) +#define BIT_BF0_TIMER_EN_8822C BIT(28) + +#define BIT_SHIFT_BF0_PRETIME_OVER_8822C 16 +#define BIT_MASK_BF0_PRETIME_OVER_8822C 0xfff +#define BIT_BF0_PRETIME_OVER_8822C(x) \ + (((x) & BIT_MASK_BF0_PRETIME_OVER_8822C) \ + << BIT_SHIFT_BF0_PRETIME_OVER_8822C) +#define BITS_BF0_PRETIME_OVER_8822C \ + (BIT_MASK_BF0_PRETIME_OVER_8822C << BIT_SHIFT_BF0_PRETIME_OVER_8822C) +#define BIT_CLEAR_BF0_PRETIME_OVER_8822C(x) \ + ((x) & (~BITS_BF0_PRETIME_OVER_8822C)) +#define BIT_GET_BF0_PRETIME_OVER_8822C(x) \ + (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8822C) & \ + BIT_MASK_BF0_PRETIME_OVER_8822C) +#define BIT_SET_BF0_PRETIME_OVER_8822C(x, v) \ + (BIT_CLEAR_BF0_PRETIME_OVER_8822C(x) | BIT_BF0_PRETIME_OVER_8822C(v)) + +#define BIT_SHIFT_BF0_LIFETIME_8822C 0 +#define BIT_MASK_BF0_LIFETIME_8822C 0xffff +#define BIT_BF0_LIFETIME_8822C(x) \ + (((x) & BIT_MASK_BF0_LIFETIME_8822C) << BIT_SHIFT_BF0_LIFETIME_8822C) +#define BITS_BF0_LIFETIME_8822C \ + (BIT_MASK_BF0_LIFETIME_8822C << BIT_SHIFT_BF0_LIFETIME_8822C) +#define BIT_CLEAR_BF0_LIFETIME_8822C(x) ((x) & (~BITS_BF0_LIFETIME_8822C)) +#define BIT_GET_BF0_LIFETIME_8822C(x) \ + (((x) >> BIT_SHIFT_BF0_LIFETIME_8822C) & BIT_MASK_BF0_LIFETIME_8822C) +#define BIT_SET_BF0_LIFETIME_8822C(x, v) \ + (BIT_CLEAR_BF0_LIFETIME_8822C(x) | BIT_BF0_LIFETIME_8822C(v)) + +/* 2 REG_BF1_TIME_SETTING_8822C */ +#define BIT_BF1_TIMER_SET_8822C BIT(31) +#define BIT_BF1_TIMER_CLR_8822C BIT(30) +#define BIT_BF1_UPDATE_EN_8822C BIT(29) +#define BIT_BF1_TIMER_EN_8822C BIT(28) + +#define BIT_SHIFT_BF1_PRETIME_OVER_8822C 16 +#define BIT_MASK_BF1_PRETIME_OVER_8822C 0xfff +#define BIT_BF1_PRETIME_OVER_8822C(x) \ + (((x) & BIT_MASK_BF1_PRETIME_OVER_8822C) \ + << BIT_SHIFT_BF1_PRETIME_OVER_8822C) +#define BITS_BF1_PRETIME_OVER_8822C \ + (BIT_MASK_BF1_PRETIME_OVER_8822C << BIT_SHIFT_BF1_PRETIME_OVER_8822C) +#define BIT_CLEAR_BF1_PRETIME_OVER_8822C(x) \ + ((x) & (~BITS_BF1_PRETIME_OVER_8822C)) +#define BIT_GET_BF1_PRETIME_OVER_8822C(x) \ + (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8822C) & \ + BIT_MASK_BF1_PRETIME_OVER_8822C) +#define BIT_SET_BF1_PRETIME_OVER_8822C(x, v) \ + (BIT_CLEAR_BF1_PRETIME_OVER_8822C(x) | BIT_BF1_PRETIME_OVER_8822C(v)) + +#define BIT_SHIFT_BF1_LIFETIME_8822C 0 +#define BIT_MASK_BF1_LIFETIME_8822C 0xffff +#define BIT_BF1_LIFETIME_8822C(x) \ + (((x) & BIT_MASK_BF1_LIFETIME_8822C) << BIT_SHIFT_BF1_LIFETIME_8822C) +#define BITS_BF1_LIFETIME_8822C \ + (BIT_MASK_BF1_LIFETIME_8822C << BIT_SHIFT_BF1_LIFETIME_8822C) +#define BIT_CLEAR_BF1_LIFETIME_8822C(x) ((x) & (~BITS_BF1_LIFETIME_8822C)) +#define BIT_GET_BF1_LIFETIME_8822C(x) \ + (((x) >> BIT_SHIFT_BF1_LIFETIME_8822C) & BIT_MASK_BF1_LIFETIME_8822C) +#define BIT_SET_BF1_LIFETIME_8822C(x, v) \ + (BIT_CLEAR_BF1_LIFETIME_8822C(x) | BIT_BF1_LIFETIME_8822C(v)) + +/* 2 REG_BF_TIMEOUT_EN_8822C */ +#define BIT_EN_VHT_LDPC_8822C BIT(9) +#define BIT_EN_HT_LDPC_8822C BIT(8) +#define BIT_BF1_TIMEOUT_EN_8822C BIT(1) +#define BIT_BF0_TIMEOUT_EN_8822C BIT(0) + +/* 2 REG_MACID_RELEASE0_8822C */ + +#define BIT_SHIFT_MACID31_0_RELEASE_8822C 0 +#define BIT_MASK_MACID31_0_RELEASE_8822C 0xffffffffL +#define BIT_MACID31_0_RELEASE_8822C(x) \ + (((x) & BIT_MASK_MACID31_0_RELEASE_8822C) \ + << BIT_SHIFT_MACID31_0_RELEASE_8822C) +#define BITS_MACID31_0_RELEASE_8822C \ + (BIT_MASK_MACID31_0_RELEASE_8822C << BIT_SHIFT_MACID31_0_RELEASE_8822C) +#define BIT_CLEAR_MACID31_0_RELEASE_8822C(x) \ + ((x) & (~BITS_MACID31_0_RELEASE_8822C)) +#define BIT_GET_MACID31_0_RELEASE_8822C(x) \ + (((x) >> BIT_SHIFT_MACID31_0_RELEASE_8822C) & \ + BIT_MASK_MACID31_0_RELEASE_8822C) +#define BIT_SET_MACID31_0_RELEASE_8822C(x, v) \ + (BIT_CLEAR_MACID31_0_RELEASE_8822C(x) | BIT_MACID31_0_RELEASE_8822C(v)) + +/* 2 REG_MACID_RELEASE1_8822C */ + +#define BIT_SHIFT_MACID63_32_RELEASE_8822C 0 +#define BIT_MASK_MACID63_32_RELEASE_8822C 0xffffffffL +#define BIT_MACID63_32_RELEASE_8822C(x) \ + (((x) & BIT_MASK_MACID63_32_RELEASE_8822C) \ + << BIT_SHIFT_MACID63_32_RELEASE_8822C) +#define BITS_MACID63_32_RELEASE_8822C \ + (BIT_MASK_MACID63_32_RELEASE_8822C \ + << BIT_SHIFT_MACID63_32_RELEASE_8822C) +#define BIT_CLEAR_MACID63_32_RELEASE_8822C(x) \ + ((x) & (~BITS_MACID63_32_RELEASE_8822C)) +#define BIT_GET_MACID63_32_RELEASE_8822C(x) \ + (((x) >> BIT_SHIFT_MACID63_32_RELEASE_8822C) & \ + BIT_MASK_MACID63_32_RELEASE_8822C) +#define BIT_SET_MACID63_32_RELEASE_8822C(x, v) \ + (BIT_CLEAR_MACID63_32_RELEASE_8822C(x) | \ + BIT_MACID63_32_RELEASE_8822C(v)) + +/* 2 REG_MACID_RELEASE2_8822C */ + +#define BIT_SHIFT_MACID95_64_RELEASE_8822C 0 +#define BIT_MASK_MACID95_64_RELEASE_8822C 0xffffffffL +#define BIT_MACID95_64_RELEASE_8822C(x) \ + (((x) & BIT_MASK_MACID95_64_RELEASE_8822C) \ + << BIT_SHIFT_MACID95_64_RELEASE_8822C) +#define BITS_MACID95_64_RELEASE_8822C \ + (BIT_MASK_MACID95_64_RELEASE_8822C \ + << BIT_SHIFT_MACID95_64_RELEASE_8822C) +#define BIT_CLEAR_MACID95_64_RELEASE_8822C(x) \ + ((x) & (~BITS_MACID95_64_RELEASE_8822C)) +#define BIT_GET_MACID95_64_RELEASE_8822C(x) \ + (((x) >> BIT_SHIFT_MACID95_64_RELEASE_8822C) & \ + BIT_MASK_MACID95_64_RELEASE_8822C) +#define BIT_SET_MACID95_64_RELEASE_8822C(x, v) \ + (BIT_CLEAR_MACID95_64_RELEASE_8822C(x) | \ + BIT_MACID95_64_RELEASE_8822C(v)) + +/* 2 REG_MACID_RELEASE3_8822C */ + +#define BIT_SHIFT_MACID127_96_RELEASE_8822C 0 +#define BIT_MASK_MACID127_96_RELEASE_8822C 0xffffffffL +#define BIT_MACID127_96_RELEASE_8822C(x) \ + (((x) & BIT_MASK_MACID127_96_RELEASE_8822C) \ + << BIT_SHIFT_MACID127_96_RELEASE_8822C) +#define BITS_MACID127_96_RELEASE_8822C \ + (BIT_MASK_MACID127_96_RELEASE_8822C \ + << BIT_SHIFT_MACID127_96_RELEASE_8822C) +#define BIT_CLEAR_MACID127_96_RELEASE_8822C(x) \ + ((x) & (~BITS_MACID127_96_RELEASE_8822C)) +#define BIT_GET_MACID127_96_RELEASE_8822C(x) \ + (((x) >> BIT_SHIFT_MACID127_96_RELEASE_8822C) & \ + BIT_MASK_MACID127_96_RELEASE_8822C) +#define BIT_SET_MACID127_96_RELEASE_8822C(x, v) \ + (BIT_CLEAR_MACID127_96_RELEASE_8822C(x) | \ + BIT_MACID127_96_RELEASE_8822C(v)) + +/* 2 REG_MACID_RELEASE_SETTING_8822C */ +#define BIT_MACID_VALUE_8822C BIT(7) + +#define BIT_SHIFT_MACID_OFFSET_8822C 0 +#define BIT_MASK_MACID_OFFSET_8822C 0x7f +#define BIT_MACID_OFFSET_8822C(x) \ + (((x) & BIT_MASK_MACID_OFFSET_8822C) << BIT_SHIFT_MACID_OFFSET_8822C) +#define BITS_MACID_OFFSET_8822C \ + (BIT_MASK_MACID_OFFSET_8822C << BIT_SHIFT_MACID_OFFSET_8822C) +#define BIT_CLEAR_MACID_OFFSET_8822C(x) ((x) & (~BITS_MACID_OFFSET_8822C)) +#define BIT_GET_MACID_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_MACID_OFFSET_8822C) & BIT_MASK_MACID_OFFSET_8822C) +#define BIT_SET_MACID_OFFSET_8822C(x, v) \ + (BIT_CLEAR_MACID_OFFSET_8822C(x) | BIT_MACID_OFFSET_8822C(v)) + +/* 2 REG_FAST_EDCA_VOVI_SETTING_8822C */ + +#define BIT_SHIFT_VI_FAST_EDCA_TO_8822C 24 +#define BIT_MASK_VI_FAST_EDCA_TO_8822C 0xff +#define BIT_VI_FAST_EDCA_TO_8822C(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_TO_8822C) \ + << BIT_SHIFT_VI_FAST_EDCA_TO_8822C) +#define BITS_VI_FAST_EDCA_TO_8822C \ + (BIT_MASK_VI_FAST_EDCA_TO_8822C << BIT_SHIFT_VI_FAST_EDCA_TO_8822C) +#define BIT_CLEAR_VI_FAST_EDCA_TO_8822C(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8822C)) +#define BIT_GET_VI_FAST_EDCA_TO_8822C(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8822C) & \ + BIT_MASK_VI_FAST_EDCA_TO_8822C) +#define BIT_SET_VI_FAST_EDCA_TO_8822C(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_TO_8822C(x) | BIT_VI_FAST_EDCA_TO_8822C(v)) + +#define BIT_VI_THRESHOLD_SEL_8822C BIT(23) + +#define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822C 16 +#define BIT_MASK_VI_FAST_EDCA_PKT_TH_8822C 0x7f +#define BIT_VI_FAST_EDCA_PKT_TH_8822C(x) \ + (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8822C) \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822C) +#define BITS_VI_FAST_EDCA_PKT_TH_8822C \ + (BIT_MASK_VI_FAST_EDCA_PKT_TH_8822C \ + << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822C) +#define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8822C(x) \ + ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8822C)) +#define BIT_GET_VI_FAST_EDCA_PKT_TH_8822C(x) \ + (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822C) & \ + BIT_MASK_VI_FAST_EDCA_PKT_TH_8822C) +#define BIT_SET_VI_FAST_EDCA_PKT_TH_8822C(x, v) \ + (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8822C(x) | \ + BIT_VI_FAST_EDCA_PKT_TH_8822C(v)) + +#define BIT_SHIFT_VO_FAST_EDCA_TO_8822C 8 +#define BIT_MASK_VO_FAST_EDCA_TO_8822C 0xff +#define BIT_VO_FAST_EDCA_TO_8822C(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_TO_8822C) \ + << BIT_SHIFT_VO_FAST_EDCA_TO_8822C) +#define BITS_VO_FAST_EDCA_TO_8822C \ + (BIT_MASK_VO_FAST_EDCA_TO_8822C << BIT_SHIFT_VO_FAST_EDCA_TO_8822C) +#define BIT_CLEAR_VO_FAST_EDCA_TO_8822C(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8822C)) +#define BIT_GET_VO_FAST_EDCA_TO_8822C(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8822C) & \ + BIT_MASK_VO_FAST_EDCA_TO_8822C) +#define BIT_SET_VO_FAST_EDCA_TO_8822C(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_TO_8822C(x) | BIT_VO_FAST_EDCA_TO_8822C(v)) + +#define BIT_VO_THRESHOLD_SEL_8822C BIT(7) + +#define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822C 0 +#define BIT_MASK_VO_FAST_EDCA_PKT_TH_8822C 0x7f +#define BIT_VO_FAST_EDCA_PKT_TH_8822C(x) \ + (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8822C) \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822C) +#define BITS_VO_FAST_EDCA_PKT_TH_8822C \ + (BIT_MASK_VO_FAST_EDCA_PKT_TH_8822C \ + << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822C) +#define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8822C(x) \ + ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8822C)) +#define BIT_GET_VO_FAST_EDCA_PKT_TH_8822C(x) \ + (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822C) & \ + BIT_MASK_VO_FAST_EDCA_PKT_TH_8822C) +#define BIT_SET_VO_FAST_EDCA_PKT_TH_8822C(x, v) \ + (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8822C(x) | \ + BIT_VO_FAST_EDCA_PKT_TH_8822C(v)) + +/* 2 REG_FAST_EDCA_BEBK_SETTING_8822C */ + +#define BIT_SHIFT_BK_FAST_EDCA_TO_8822C 24 +#define BIT_MASK_BK_FAST_EDCA_TO_8822C 0xff +#define BIT_BK_FAST_EDCA_TO_8822C(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_TO_8822C) \ + << BIT_SHIFT_BK_FAST_EDCA_TO_8822C) +#define BITS_BK_FAST_EDCA_TO_8822C \ + (BIT_MASK_BK_FAST_EDCA_TO_8822C << BIT_SHIFT_BK_FAST_EDCA_TO_8822C) +#define BIT_CLEAR_BK_FAST_EDCA_TO_8822C(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8822C)) +#define BIT_GET_BK_FAST_EDCA_TO_8822C(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8822C) & \ + BIT_MASK_BK_FAST_EDCA_TO_8822C) +#define BIT_SET_BK_FAST_EDCA_TO_8822C(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_TO_8822C(x) | BIT_BK_FAST_EDCA_TO_8822C(v)) + +#define BIT_BK_THRESHOLD_SEL_8822C BIT(23) + +#define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822C 16 +#define BIT_MASK_BK_FAST_EDCA_PKT_TH_8822C 0x7f +#define BIT_BK_FAST_EDCA_PKT_TH_8822C(x) \ + (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8822C) \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822C) +#define BITS_BK_FAST_EDCA_PKT_TH_8822C \ + (BIT_MASK_BK_FAST_EDCA_PKT_TH_8822C \ + << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822C) +#define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8822C(x) \ + ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8822C)) +#define BIT_GET_BK_FAST_EDCA_PKT_TH_8822C(x) \ + (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822C) & \ + BIT_MASK_BK_FAST_EDCA_PKT_TH_8822C) +#define BIT_SET_BK_FAST_EDCA_PKT_TH_8822C(x, v) \ + (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8822C(x) | \ + BIT_BK_FAST_EDCA_PKT_TH_8822C(v)) + +#define BIT_SHIFT_BE_FAST_EDCA_TO_8822C 8 +#define BIT_MASK_BE_FAST_EDCA_TO_8822C 0xff +#define BIT_BE_FAST_EDCA_TO_8822C(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_TO_8822C) \ + << BIT_SHIFT_BE_FAST_EDCA_TO_8822C) +#define BITS_BE_FAST_EDCA_TO_8822C \ + (BIT_MASK_BE_FAST_EDCA_TO_8822C << BIT_SHIFT_BE_FAST_EDCA_TO_8822C) +#define BIT_CLEAR_BE_FAST_EDCA_TO_8822C(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8822C)) +#define BIT_GET_BE_FAST_EDCA_TO_8822C(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8822C) & \ + BIT_MASK_BE_FAST_EDCA_TO_8822C) +#define BIT_SET_BE_FAST_EDCA_TO_8822C(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_TO_8822C(x) | BIT_BE_FAST_EDCA_TO_8822C(v)) + +#define BIT_BE_THRESHOLD_SEL_8822C BIT(7) + +#define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822C 0 +#define BIT_MASK_BE_FAST_EDCA_PKT_TH_8822C 0x7f +#define BIT_BE_FAST_EDCA_PKT_TH_8822C(x) \ + (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8822C) \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822C) +#define BITS_BE_FAST_EDCA_PKT_TH_8822C \ + (BIT_MASK_BE_FAST_EDCA_PKT_TH_8822C \ + << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822C) +#define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8822C(x) \ + ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8822C)) +#define BIT_GET_BE_FAST_EDCA_PKT_TH_8822C(x) \ + (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822C) & \ + BIT_MASK_BE_FAST_EDCA_PKT_TH_8822C) +#define BIT_SET_BE_FAST_EDCA_PKT_TH_8822C(x, v) \ + (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8822C(x) | \ + BIT_BE_FAST_EDCA_PKT_TH_8822C(v)) + +/* 2 REG_MACID_DROP0_8822C */ + +#define BIT_SHIFT_MACID31_0_DROP_8822C 0 +#define BIT_MASK_MACID31_0_DROP_8822C 0xffffffffL +#define BIT_MACID31_0_DROP_8822C(x) \ + (((x) & BIT_MASK_MACID31_0_DROP_8822C) \ + << BIT_SHIFT_MACID31_0_DROP_8822C) +#define BITS_MACID31_0_DROP_8822C \ + (BIT_MASK_MACID31_0_DROP_8822C << BIT_SHIFT_MACID31_0_DROP_8822C) +#define BIT_CLEAR_MACID31_0_DROP_8822C(x) ((x) & (~BITS_MACID31_0_DROP_8822C)) +#define BIT_GET_MACID31_0_DROP_8822C(x) \ + (((x) >> BIT_SHIFT_MACID31_0_DROP_8822C) & \ + BIT_MASK_MACID31_0_DROP_8822C) +#define BIT_SET_MACID31_0_DROP_8822C(x, v) \ + (BIT_CLEAR_MACID31_0_DROP_8822C(x) | BIT_MACID31_0_DROP_8822C(v)) + +/* 2 REG_MACID_DROP1_8822C */ + +#define BIT_SHIFT_MACID63_32_DROP_8822C 0 +#define BIT_MASK_MACID63_32_DROP_8822C 0xffffffffL +#define BIT_MACID63_32_DROP_8822C(x) \ + (((x) & BIT_MASK_MACID63_32_DROP_8822C) \ + << BIT_SHIFT_MACID63_32_DROP_8822C) +#define BITS_MACID63_32_DROP_8822C \ + (BIT_MASK_MACID63_32_DROP_8822C << BIT_SHIFT_MACID63_32_DROP_8822C) +#define BIT_CLEAR_MACID63_32_DROP_8822C(x) ((x) & (~BITS_MACID63_32_DROP_8822C)) +#define BIT_GET_MACID63_32_DROP_8822C(x) \ + (((x) >> BIT_SHIFT_MACID63_32_DROP_8822C) & \ + BIT_MASK_MACID63_32_DROP_8822C) +#define BIT_SET_MACID63_32_DROP_8822C(x, v) \ + (BIT_CLEAR_MACID63_32_DROP_8822C(x) | BIT_MACID63_32_DROP_8822C(v)) + +/* 2 REG_MACID_DROP2_8822C */ + +#define BIT_SHIFT_MACID95_64_DROP_8822C 0 +#define BIT_MASK_MACID95_64_DROP_8822C 0xffffffffL +#define BIT_MACID95_64_DROP_8822C(x) \ + (((x) & BIT_MASK_MACID95_64_DROP_8822C) \ + << BIT_SHIFT_MACID95_64_DROP_8822C) +#define BITS_MACID95_64_DROP_8822C \ + (BIT_MASK_MACID95_64_DROP_8822C << BIT_SHIFT_MACID95_64_DROP_8822C) +#define BIT_CLEAR_MACID95_64_DROP_8822C(x) ((x) & (~BITS_MACID95_64_DROP_8822C)) +#define BIT_GET_MACID95_64_DROP_8822C(x) \ + (((x) >> BIT_SHIFT_MACID95_64_DROP_8822C) & \ + BIT_MASK_MACID95_64_DROP_8822C) +#define BIT_SET_MACID95_64_DROP_8822C(x, v) \ + (BIT_CLEAR_MACID95_64_DROP_8822C(x) | BIT_MACID95_64_DROP_8822C(v)) + +/* 2 REG_MACID_DROP3_8822C */ + +#define BIT_SHIFT_MACID127_96_DROP_8822C 0 +#define BIT_MASK_MACID127_96_DROP_8822C 0xffffffffL +#define BIT_MACID127_96_DROP_8822C(x) \ + (((x) & BIT_MASK_MACID127_96_DROP_8822C) \ + << BIT_SHIFT_MACID127_96_DROP_8822C) +#define BITS_MACID127_96_DROP_8822C \ + (BIT_MASK_MACID127_96_DROP_8822C << BIT_SHIFT_MACID127_96_DROP_8822C) +#define BIT_CLEAR_MACID127_96_DROP_8822C(x) \ + ((x) & (~BITS_MACID127_96_DROP_8822C)) +#define BIT_GET_MACID127_96_DROP_8822C(x) \ + (((x) >> BIT_SHIFT_MACID127_96_DROP_8822C) & \ + BIT_MASK_MACID127_96_DROP_8822C) +#define BIT_SET_MACID127_96_DROP_8822C(x, v) \ + (BIT_CLEAR_MACID127_96_DROP_8822C(x) | BIT_MACID127_96_DROP_8822C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_0_8822C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822C 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_0_8822C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822C) +#define BITS_R_MACID_RELEASE_SUCCESS_0_8822C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8822C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0_8822C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_0_8822C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_0_8822C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8822C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_0_8822C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_1_8822C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822C 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_1_8822C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822C) +#define BITS_R_MACID_RELEASE_SUCCESS_1_8822C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8822C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1_8822C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_1_8822C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_1_8822C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8822C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_1_8822C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_2_8822C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822C 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_2_8822C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822C) +#define BITS_R_MACID_RELEASE_SUCCESS_2_8822C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8822C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2_8822C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_2_8822C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_2_8822C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8822C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_2_8822C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_3_8822C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822C 0xffffffffL +#define BIT_R_MACID_RELEASE_SUCCESS_3_8822C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822C) +#define BITS_R_MACID_RELEASE_SUCCESS_3_8822C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8822C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3_8822C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_3_8822C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_3_8822C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8822C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_3_8822C(v)) + +/* 2 REG_MGQ_FIFO_WRITE_POINTER_8822C */ +#define BIT_MGQ_FIFO_OV_8822C BIT(7) +#define BIT_MGQ_FIFO_WPTR_ERROR_8822C BIT(6) +#define BIT_EN_MGQ_FIFO_LIFETIME_8822C BIT(5) + +#define BIT_SHIFT_MGQ_FIFO_WPTR_8822C 0 +#define BIT_MASK_MGQ_FIFO_WPTR_8822C 0x1f +#define BIT_MGQ_FIFO_WPTR_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_WPTR_8822C) << BIT_SHIFT_MGQ_FIFO_WPTR_8822C) +#define BITS_MGQ_FIFO_WPTR_8822C \ + (BIT_MASK_MGQ_FIFO_WPTR_8822C << BIT_SHIFT_MGQ_FIFO_WPTR_8822C) +#define BIT_CLEAR_MGQ_FIFO_WPTR_8822C(x) ((x) & (~BITS_MGQ_FIFO_WPTR_8822C)) +#define BIT_GET_MGQ_FIFO_WPTR_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_WPTR_8822C) & BIT_MASK_MGQ_FIFO_WPTR_8822C) +#define BIT_SET_MGQ_FIFO_WPTR_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_WPTR_8822C(x) | BIT_MGQ_FIFO_WPTR_8822C(v)) + +/* 2 REG_MGQ_FIFO_READ_POINTER_8822C */ + +#define BIT_SHIFT_MGQ_FIFO_SIZE_8822C 14 +#define BIT_MASK_MGQ_FIFO_SIZE_8822C 0x3 +#define BIT_MGQ_FIFO_SIZE_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_SIZE_8822C) << BIT_SHIFT_MGQ_FIFO_SIZE_8822C) +#define BITS_MGQ_FIFO_SIZE_8822C \ + (BIT_MASK_MGQ_FIFO_SIZE_8822C << BIT_SHIFT_MGQ_FIFO_SIZE_8822C) +#define BIT_CLEAR_MGQ_FIFO_SIZE_8822C(x) ((x) & (~BITS_MGQ_FIFO_SIZE_8822C)) +#define BIT_GET_MGQ_FIFO_SIZE_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_SIZE_8822C) & BIT_MASK_MGQ_FIFO_SIZE_8822C) +#define BIT_SET_MGQ_FIFO_SIZE_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_SIZE_8822C(x) | BIT_MGQ_FIFO_SIZE_8822C(v)) + +#define BIT_MGQ_FIFO_PAUSE_8822C BIT(13) + +#define BIT_SHIFT_MGQ_FIFO_RPTR_8822C 8 +#define BIT_MASK_MGQ_FIFO_RPTR_8822C 0x1f +#define BIT_MGQ_FIFO_RPTR_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_RPTR_8822C) << BIT_SHIFT_MGQ_FIFO_RPTR_8822C) +#define BITS_MGQ_FIFO_RPTR_8822C \ + (BIT_MASK_MGQ_FIFO_RPTR_8822C << BIT_SHIFT_MGQ_FIFO_RPTR_8822C) +#define BIT_CLEAR_MGQ_FIFO_RPTR_8822C(x) ((x) & (~BITS_MGQ_FIFO_RPTR_8822C)) +#define BIT_GET_MGQ_FIFO_RPTR_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_RPTR_8822C) & BIT_MASK_MGQ_FIFO_RPTR_8822C) +#define BIT_SET_MGQ_FIFO_RPTR_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_RPTR_8822C(x) | BIT_MGQ_FIFO_RPTR_8822C(v)) + +/* 2 REG_MGQ_FIFO_ENABLE_8822C */ +#define BIT_MGQ_FIFO_EN_8822C BIT(15) + +#define BIT_SHIFT_MGQ_FIFO_PG_SIZE_8822C 12 +#define BIT_MASK_MGQ_FIFO_PG_SIZE_8822C 0x7 +#define BIT_MGQ_FIFO_PG_SIZE_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PG_SIZE_8822C) \ + << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8822C) +#define BITS_MGQ_FIFO_PG_SIZE_8822C \ + (BIT_MASK_MGQ_FIFO_PG_SIZE_8822C << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8822C) +#define BIT_CLEAR_MGQ_FIFO_PG_SIZE_8822C(x) \ + ((x) & (~BITS_MGQ_FIFO_PG_SIZE_8822C)) +#define BIT_GET_MGQ_FIFO_PG_SIZE_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PG_SIZE_8822C) & \ + BIT_MASK_MGQ_FIFO_PG_SIZE_8822C) +#define BIT_SET_MGQ_FIFO_PG_SIZE_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PG_SIZE_8822C(x) | BIT_MGQ_FIFO_PG_SIZE_8822C(v)) + +#define BIT_SHIFT_MGQ_FIFO_START_PG_8822C 0 +#define BIT_MASK_MGQ_FIFO_START_PG_8822C 0xfff +#define BIT_MGQ_FIFO_START_PG_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_START_PG_8822C) \ + << BIT_SHIFT_MGQ_FIFO_START_PG_8822C) +#define BITS_MGQ_FIFO_START_PG_8822C \ + (BIT_MASK_MGQ_FIFO_START_PG_8822C << BIT_SHIFT_MGQ_FIFO_START_PG_8822C) +#define BIT_CLEAR_MGQ_FIFO_START_PG_8822C(x) \ + ((x) & (~BITS_MGQ_FIFO_START_PG_8822C)) +#define BIT_GET_MGQ_FIFO_START_PG_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_START_PG_8822C) & \ + BIT_MASK_MGQ_FIFO_START_PG_8822C) +#define BIT_SET_MGQ_FIFO_START_PG_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_START_PG_8822C(x) | BIT_MGQ_FIFO_START_PG_8822C(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_MASK_8822C */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8822C 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_MASK_8822C 0xffff +#define BIT_MGQ_FIFO_REL_INT_MASK_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_MASK_8822C) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8822C) +#define BITS_MGQ_FIFO_REL_INT_MASK_8822C \ + (BIT_MASK_MGQ_FIFO_REL_INT_MASK_8822C \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8822C) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8822C(x) \ + ((x) & (~BITS_MGQ_FIFO_REL_INT_MASK_8822C)) +#define BIT_GET_MGQ_FIFO_REL_INT_MASK_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8822C) & \ + BIT_MASK_MGQ_FIFO_REL_INT_MASK_8822C) +#define BIT_SET_MGQ_FIFO_REL_INT_MASK_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8822C(x) | \ + BIT_MGQ_FIFO_REL_INT_MASK_8822C(v)) + +/* 2 REG_MGQ_FIFO_RELEASE_INT_FLAG_8822C */ + +#define BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8822C 0 +#define BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8822C 0xffff +#define BIT_MGQ_FIFO_REL_INT_FLAG_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8822C) \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8822C) +#define BITS_MGQ_FIFO_REL_INT_FLAG_8822C \ + (BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8822C \ + << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8822C) +#define BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8822C(x) \ + ((x) & (~BITS_MGQ_FIFO_REL_INT_FLAG_8822C)) +#define BIT_GET_MGQ_FIFO_REL_INT_FLAG_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8822C) & \ + BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8822C) +#define BIT_SET_MGQ_FIFO_REL_INT_FLAG_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8822C(x) | \ + BIT_MGQ_FIFO_REL_INT_FLAG_8822C(v)) + +/* 2 REG_MGQ_FIFO_VALID_MAP_8822C */ + +#define BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8822C 0 +#define BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8822C 0xffff +#define BIT_MGQ_FIFO_PKT_VALID_MAP_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8822C) \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8822C) +#define BITS_MGQ_FIFO_PKT_VALID_MAP_8822C \ + (BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8822C \ + << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8822C) +#define BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8822C(x) \ + ((x) & (~BITS_MGQ_FIFO_PKT_VALID_MAP_8822C)) +#define BIT_GET_MGQ_FIFO_PKT_VALID_MAP_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8822C) & \ + BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8822C) +#define BIT_SET_MGQ_FIFO_PKT_VALID_MAP_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8822C(x) | \ + BIT_MGQ_FIFO_PKT_VALID_MAP_8822C(v)) + +/* 2 REG_MGQ_FIFO_LIFETIME_8822C */ + +#define BIT_SHIFT_MGQ_FIFO_LIFETIME_8822C 0 +#define BIT_MASK_MGQ_FIFO_LIFETIME_8822C 0xffff +#define BIT_MGQ_FIFO_LIFETIME_8822C(x) \ + (((x) & BIT_MASK_MGQ_FIFO_LIFETIME_8822C) \ + << BIT_SHIFT_MGQ_FIFO_LIFETIME_8822C) +#define BITS_MGQ_FIFO_LIFETIME_8822C \ + (BIT_MASK_MGQ_FIFO_LIFETIME_8822C << BIT_SHIFT_MGQ_FIFO_LIFETIME_8822C) +#define BIT_CLEAR_MGQ_FIFO_LIFETIME_8822C(x) \ + ((x) & (~BITS_MGQ_FIFO_LIFETIME_8822C)) +#define BIT_GET_MGQ_FIFO_LIFETIME_8822C(x) \ + (((x) >> BIT_SHIFT_MGQ_FIFO_LIFETIME_8822C) & \ + BIT_MASK_MGQ_FIFO_LIFETIME_8822C) +#define BIT_SET_MGQ_FIFO_LIFETIME_8822C(x, v) \ + (BIT_CLEAR_MGQ_FIFO_LIFETIME_8822C(x) | BIT_MGQ_FIFO_LIFETIME_8822C(v)) + +/* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C */ + +#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C 0 +#define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C 0x7f +#define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x) \ + (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C) \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C) +#define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C \ + (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C \ + << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C) +#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x) \ + ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C)) +#define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C) & \ + BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C) +#define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x, v) \ + (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x) | \ + BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(v)) + +/* 2 REG_SHCUT_SETTING_8822C */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE0_8822C */ + +/* 2 REG_SHCUT_LLC_ETH_TYPE1_8822C */ + +/* 2 REG_SHCUT_LLC_OUI0_8822C */ + +/* 2 REG_SHCUT_LLC_OUI1_8822C */ + +/* 2 REG_SHCUT_LLC_OUI2_8822C */ + +/* 2 REG_MU_TX_CTL_8822C */ +#define BIT_R_MU_P1_WAIT_STATE_EN_8822C BIT(16) + +#define BIT_SHIFT_R_MU_RL_8822C 12 +#define BIT_MASK_R_MU_RL_8822C 0xf +#define BIT_R_MU_RL_8822C(x) \ + (((x) & BIT_MASK_R_MU_RL_8822C) << BIT_SHIFT_R_MU_RL_8822C) +#define BITS_R_MU_RL_8822C (BIT_MASK_R_MU_RL_8822C << BIT_SHIFT_R_MU_RL_8822C) +#define BIT_CLEAR_R_MU_RL_8822C(x) ((x) & (~BITS_R_MU_RL_8822C)) +#define BIT_GET_R_MU_RL_8822C(x) \ + (((x) >> BIT_SHIFT_R_MU_RL_8822C) & BIT_MASK_R_MU_RL_8822C) +#define BIT_SET_R_MU_RL_8822C(x, v) \ + (BIT_CLEAR_R_MU_RL_8822C(x) | BIT_R_MU_RL_8822C(v)) + +#define BIT_R_FORCE_P1_RATEDOWN_8822C BIT(11) + +#define BIT_SHIFT_R_MU_TAB_SEL_8822C 8 +#define BIT_MASK_R_MU_TAB_SEL_8822C 0x7 +#define BIT_R_MU_TAB_SEL_8822C(x) \ + (((x) & BIT_MASK_R_MU_TAB_SEL_8822C) << BIT_SHIFT_R_MU_TAB_SEL_8822C) +#define BITS_R_MU_TAB_SEL_8822C \ + (BIT_MASK_R_MU_TAB_SEL_8822C << BIT_SHIFT_R_MU_TAB_SEL_8822C) +#define BIT_CLEAR_R_MU_TAB_SEL_8822C(x) ((x) & (~BITS_R_MU_TAB_SEL_8822C)) +#define BIT_GET_R_MU_TAB_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_R_MU_TAB_SEL_8822C) & BIT_MASK_R_MU_TAB_SEL_8822C) +#define BIT_SET_R_MU_TAB_SEL_8822C(x, v) \ + (BIT_CLEAR_R_MU_TAB_SEL_8822C(x) | BIT_R_MU_TAB_SEL_8822C(v)) + +#define BIT_R_EN_MU_MIMO_8822C BIT(7) +#define BIT_R_EN_REVERS_GTAB_8822C BIT(6) + +#define BIT_SHIFT_R_MU_TABLE_VALID_8822C 0 +#define BIT_MASK_R_MU_TABLE_VALID_8822C 0x3f +#define BIT_R_MU_TABLE_VALID_8822C(x) \ + (((x) & BIT_MASK_R_MU_TABLE_VALID_8822C) \ + << BIT_SHIFT_R_MU_TABLE_VALID_8822C) +#define BITS_R_MU_TABLE_VALID_8822C \ + (BIT_MASK_R_MU_TABLE_VALID_8822C << BIT_SHIFT_R_MU_TABLE_VALID_8822C) +#define BIT_CLEAR_R_MU_TABLE_VALID_8822C(x) \ + ((x) & (~BITS_R_MU_TABLE_VALID_8822C)) +#define BIT_GET_R_MU_TABLE_VALID_8822C(x) \ + (((x) >> BIT_SHIFT_R_MU_TABLE_VALID_8822C) & \ + BIT_MASK_R_MU_TABLE_VALID_8822C) +#define BIT_SET_R_MU_TABLE_VALID_8822C(x, v) \ + (BIT_CLEAR_R_MU_TABLE_VALID_8822C(x) | BIT_R_MU_TABLE_VALID_8822C(v)) + +/* 2 REG_MU_STA_GID_VLD_8822C */ + +#define BIT_SHIFT_R_MU_STA_GTAB_VALID_8822C 0 +#define BIT_MASK_R_MU_STA_GTAB_VALID_8822C 0xffffffffL +#define BIT_R_MU_STA_GTAB_VALID_8822C(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8822C) \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822C) +#define BITS_R_MU_STA_GTAB_VALID_8822C \ + (BIT_MASK_R_MU_STA_GTAB_VALID_8822C \ + << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822C) +#define BIT_CLEAR_R_MU_STA_GTAB_VALID_8822C(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_VALID_8822C)) +#define BIT_GET_R_MU_STA_GTAB_VALID_8822C(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8822C) & \ + BIT_MASK_R_MU_STA_GTAB_VALID_8822C) +#define BIT_SET_R_MU_STA_GTAB_VALID_8822C(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_VALID_8822C(x) | \ + BIT_R_MU_STA_GTAB_VALID_8822C(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_8822C */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8822C 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_L_8822C 0xffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_L_8822C(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_L_8822C) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8822C) +#define BITS_R_MU_STA_GTAB_POSITION_L_8822C \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_L_8822C \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8822C) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8822C(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_L_8822C)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_L_8822C(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8822C) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_L_8822C) +#define BIT_SET_R_MU_STA_GTAB_POSITION_L_8822C(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8822C(x) | \ + BIT_R_MU_STA_GTAB_POSITION_L_8822C(v)) + +/* 2 REG_MU_STA_USER_POS_INFO_H_8822C */ + +#define BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8822C 0 +#define BIT_MASK_R_MU_STA_GTAB_POSITION_H_8822C 0xffffffffL +#define BIT_R_MU_STA_GTAB_POSITION_H_8822C(x) \ + (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_H_8822C) \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8822C) +#define BITS_R_MU_STA_GTAB_POSITION_H_8822C \ + (BIT_MASK_R_MU_STA_GTAB_POSITION_H_8822C \ + << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8822C) +#define BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8822C(x) \ + ((x) & (~BITS_R_MU_STA_GTAB_POSITION_H_8822C)) +#define BIT_GET_R_MU_STA_GTAB_POSITION_H_8822C(x) \ + (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8822C) & \ + BIT_MASK_R_MU_STA_GTAB_POSITION_H_8822C) +#define BIT_SET_R_MU_STA_GTAB_POSITION_H_8822C(x, v) \ + (BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8822C(x) | \ + BIT_R_MU_STA_GTAB_POSITION_H_8822C(v)) + +/* 2 REG_CHNL_INFO_CTRL_8822C */ +#define BIT_CHNL_REF_RXNAV_8822C BIT(7) +#define BIT_CHNL_REF_VBON_8822C BIT(6) +#define BIT_CHNL_REF_EDCA_8822C BIT(5) +#define BIT_CHNL_REF_CCA_8822C BIT(4) +#define BIT_RST_CHNL_BUSY_8822C BIT(3) +#define BIT_RST_CHNL_IDLE_8822C BIT(2) +#define BIT_CHNL_INFO_RST_8822C BIT(1) +#define BIT_ATM_AIRTIME_EN_8822C BIT(0) + +/* 2 REG_CHNL_IDLE_TIME_8822C */ + +#define BIT_SHIFT_CHNL_IDLE_TIME_8822C 0 +#define BIT_MASK_CHNL_IDLE_TIME_8822C 0xffffffffL +#define BIT_CHNL_IDLE_TIME_8822C(x) \ + (((x) & BIT_MASK_CHNL_IDLE_TIME_8822C) \ + << BIT_SHIFT_CHNL_IDLE_TIME_8822C) +#define BITS_CHNL_IDLE_TIME_8822C \ + (BIT_MASK_CHNL_IDLE_TIME_8822C << BIT_SHIFT_CHNL_IDLE_TIME_8822C) +#define BIT_CLEAR_CHNL_IDLE_TIME_8822C(x) ((x) & (~BITS_CHNL_IDLE_TIME_8822C)) +#define BIT_GET_CHNL_IDLE_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_CHNL_IDLE_TIME_8822C) & \ + BIT_MASK_CHNL_IDLE_TIME_8822C) +#define BIT_SET_CHNL_IDLE_TIME_8822C(x, v) \ + (BIT_CLEAR_CHNL_IDLE_TIME_8822C(x) | BIT_CHNL_IDLE_TIME_8822C(v)) + +/* 2 REG_CHNL_BUSY_TIME_8822C */ + +#define BIT_SHIFT_CHNL_BUSY_TIME_8822C 0 +#define BIT_MASK_CHNL_BUSY_TIME_8822C 0xffffffffL +#define BIT_CHNL_BUSY_TIME_8822C(x) \ + (((x) & BIT_MASK_CHNL_BUSY_TIME_8822C) \ + << BIT_SHIFT_CHNL_BUSY_TIME_8822C) +#define BITS_CHNL_BUSY_TIME_8822C \ + (BIT_MASK_CHNL_BUSY_TIME_8822C << BIT_SHIFT_CHNL_BUSY_TIME_8822C) +#define BIT_CLEAR_CHNL_BUSY_TIME_8822C(x) ((x) & (~BITS_CHNL_BUSY_TIME_8822C)) +#define BIT_GET_CHNL_BUSY_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_CHNL_BUSY_TIME_8822C) & \ + BIT_MASK_CHNL_BUSY_TIME_8822C) +#define BIT_SET_CHNL_BUSY_TIME_8822C(x, v) \ + (BIT_CLEAR_CHNL_BUSY_TIME_8822C(x) | BIT_CHNL_BUSY_TIME_8822C(v)) + +/* 2 REG_MU_TRX_DBG_CNT_V1_8822C */ +#define BIT_MU_DNGCNT_RST_8822C BIT(20) + +#define BIT_SHIFT_MU_DNGCNT_SEL_8822C 16 +#define BIT_MASK_MU_DNGCNT_SEL_8822C 0xf +#define BIT_MU_DNGCNT_SEL_8822C(x) \ + (((x) & BIT_MASK_MU_DNGCNT_SEL_8822C) << BIT_SHIFT_MU_DNGCNT_SEL_8822C) +#define BITS_MU_DNGCNT_SEL_8822C \ + (BIT_MASK_MU_DNGCNT_SEL_8822C << BIT_SHIFT_MU_DNGCNT_SEL_8822C) +#define BIT_CLEAR_MU_DNGCNT_SEL_8822C(x) ((x) & (~BITS_MU_DNGCNT_SEL_8822C)) +#define BIT_GET_MU_DNGCNT_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_SEL_8822C) & BIT_MASK_MU_DNGCNT_SEL_8822C) +#define BIT_SET_MU_DNGCNT_SEL_8822C(x, v) \ + (BIT_CLEAR_MU_DNGCNT_SEL_8822C(x) | BIT_MU_DNGCNT_SEL_8822C(v)) + +#define BIT_SHIFT_MU_DNGCNT_8822C 0 +#define BIT_MASK_MU_DNGCNT_8822C 0xffff +#define BIT_MU_DNGCNT_8822C(x) \ + (((x) & BIT_MASK_MU_DNGCNT_8822C) << BIT_SHIFT_MU_DNGCNT_8822C) +#define BITS_MU_DNGCNT_8822C \ + (BIT_MASK_MU_DNGCNT_8822C << BIT_SHIFT_MU_DNGCNT_8822C) +#define BIT_CLEAR_MU_DNGCNT_8822C(x) ((x) & (~BITS_MU_DNGCNT_8822C)) +#define BIT_GET_MU_DNGCNT_8822C(x) \ + (((x) >> BIT_SHIFT_MU_DNGCNT_8822C) & BIT_MASK_MU_DNGCNT_8822C) +#define BIT_SET_MU_DNGCNT_8822C(x, v) \ + (BIT_CLEAR_MU_DNGCNT_8822C(x) | BIT_MU_DNGCNT_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_EDCA_VO_PARAM_8822C */ + +#define BIT_SHIFT_TXOPLIMIT_8822C 16 +#define BIT_MASK_TXOPLIMIT_8822C 0x7ff +#define BIT_TXOPLIMIT_8822C(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8822C) << BIT_SHIFT_TXOPLIMIT_8822C) +#define BITS_TXOPLIMIT_8822C \ + (BIT_MASK_TXOPLIMIT_8822C << BIT_SHIFT_TXOPLIMIT_8822C) +#define BIT_CLEAR_TXOPLIMIT_8822C(x) ((x) & (~BITS_TXOPLIMIT_8822C)) +#define BIT_GET_TXOPLIMIT_8822C(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8822C) & BIT_MASK_TXOPLIMIT_8822C) +#define BIT_SET_TXOPLIMIT_8822C(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8822C(x) | BIT_TXOPLIMIT_8822C(v)) + +#define BIT_SHIFT_CW_8822C 8 +#define BIT_MASK_CW_8822C 0xff +#define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C) +#define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C) +#define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C)) +#define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C) +#define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v)) + +#define BIT_SHIFT_AIFS_8822C 0 +#define BIT_MASK_AIFS_8822C 0xff +#define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C) +#define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C) +#define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C)) +#define BIT_GET_AIFS_8822C(x) \ + (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C) +#define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v)) + +/* 2 REG_EDCA_VI_PARAM_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_TXOPLIMIT_8822C 16 +#define BIT_MASK_TXOPLIMIT_8822C 0x7ff +#define BIT_TXOPLIMIT_8822C(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8822C) << BIT_SHIFT_TXOPLIMIT_8822C) +#define BITS_TXOPLIMIT_8822C \ + (BIT_MASK_TXOPLIMIT_8822C << BIT_SHIFT_TXOPLIMIT_8822C) +#define BIT_CLEAR_TXOPLIMIT_8822C(x) ((x) & (~BITS_TXOPLIMIT_8822C)) +#define BIT_GET_TXOPLIMIT_8822C(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8822C) & BIT_MASK_TXOPLIMIT_8822C) +#define BIT_SET_TXOPLIMIT_8822C(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8822C(x) | BIT_TXOPLIMIT_8822C(v)) + +#define BIT_SHIFT_CW_8822C 8 +#define BIT_MASK_CW_8822C 0xff +#define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C) +#define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C) +#define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C)) +#define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C) +#define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v)) + +#define BIT_SHIFT_AIFS_8822C 0 +#define BIT_MASK_AIFS_8822C 0xff +#define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C) +#define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C) +#define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C)) +#define BIT_GET_AIFS_8822C(x) \ + (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C) +#define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v)) + +/* 2 REG_EDCA_BE_PARAM_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_TXOPLIMIT_8822C 16 +#define BIT_MASK_TXOPLIMIT_8822C 0x7ff +#define BIT_TXOPLIMIT_8822C(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8822C) << BIT_SHIFT_TXOPLIMIT_8822C) +#define BITS_TXOPLIMIT_8822C \ + (BIT_MASK_TXOPLIMIT_8822C << BIT_SHIFT_TXOPLIMIT_8822C) +#define BIT_CLEAR_TXOPLIMIT_8822C(x) ((x) & (~BITS_TXOPLIMIT_8822C)) +#define BIT_GET_TXOPLIMIT_8822C(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8822C) & BIT_MASK_TXOPLIMIT_8822C) +#define BIT_SET_TXOPLIMIT_8822C(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8822C(x) | BIT_TXOPLIMIT_8822C(v)) + +#define BIT_SHIFT_CW_8822C 8 +#define BIT_MASK_CW_8822C 0xff +#define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C) +#define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C) +#define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C)) +#define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C) +#define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v)) + +#define BIT_SHIFT_AIFS_8822C 0 +#define BIT_MASK_AIFS_8822C 0xff +#define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C) +#define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C) +#define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C)) +#define BIT_GET_AIFS_8822C(x) \ + (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C) +#define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v)) + +/* 2 REG_EDCA_BK_PARAM_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_TXOPLIMIT_8822C 16 +#define BIT_MASK_TXOPLIMIT_8822C 0x7ff +#define BIT_TXOPLIMIT_8822C(x) \ + (((x) & BIT_MASK_TXOPLIMIT_8822C) << BIT_SHIFT_TXOPLIMIT_8822C) +#define BITS_TXOPLIMIT_8822C \ + (BIT_MASK_TXOPLIMIT_8822C << BIT_SHIFT_TXOPLIMIT_8822C) +#define BIT_CLEAR_TXOPLIMIT_8822C(x) ((x) & (~BITS_TXOPLIMIT_8822C)) +#define BIT_GET_TXOPLIMIT_8822C(x) \ + (((x) >> BIT_SHIFT_TXOPLIMIT_8822C) & BIT_MASK_TXOPLIMIT_8822C) +#define BIT_SET_TXOPLIMIT_8822C(x, v) \ + (BIT_CLEAR_TXOPLIMIT_8822C(x) | BIT_TXOPLIMIT_8822C(v)) + +#define BIT_SHIFT_CW_8822C 8 +#define BIT_MASK_CW_8822C 0xff +#define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C) +#define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C) +#define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C)) +#define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C) +#define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v)) + +#define BIT_SHIFT_AIFS_8822C 0 +#define BIT_MASK_AIFS_8822C 0xff +#define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C) +#define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C) +#define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C)) +#define BIT_GET_AIFS_8822C(x) \ + (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C) +#define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v)) + +/* 2 REG_BCNTCFG_8822C */ + +#define BIT_SHIFT_BCNCW_MAX_8822C 12 +#define BIT_MASK_BCNCW_MAX_8822C 0xf +#define BIT_BCNCW_MAX_8822C(x) \ + (((x) & BIT_MASK_BCNCW_MAX_8822C) << BIT_SHIFT_BCNCW_MAX_8822C) +#define BITS_BCNCW_MAX_8822C \ + (BIT_MASK_BCNCW_MAX_8822C << BIT_SHIFT_BCNCW_MAX_8822C) +#define BIT_CLEAR_BCNCW_MAX_8822C(x) ((x) & (~BITS_BCNCW_MAX_8822C)) +#define BIT_GET_BCNCW_MAX_8822C(x) \ + (((x) >> BIT_SHIFT_BCNCW_MAX_8822C) & BIT_MASK_BCNCW_MAX_8822C) +#define BIT_SET_BCNCW_MAX_8822C(x, v) \ + (BIT_CLEAR_BCNCW_MAX_8822C(x) | BIT_BCNCW_MAX_8822C(v)) + +#define BIT_SHIFT_BCNCW_MIN_8822C 8 +#define BIT_MASK_BCNCW_MIN_8822C 0xf +#define BIT_BCNCW_MIN_8822C(x) \ + (((x) & BIT_MASK_BCNCW_MIN_8822C) << BIT_SHIFT_BCNCW_MIN_8822C) +#define BITS_BCNCW_MIN_8822C \ + (BIT_MASK_BCNCW_MIN_8822C << BIT_SHIFT_BCNCW_MIN_8822C) +#define BIT_CLEAR_BCNCW_MIN_8822C(x) ((x) & (~BITS_BCNCW_MIN_8822C)) +#define BIT_GET_BCNCW_MIN_8822C(x) \ + (((x) >> BIT_SHIFT_BCNCW_MIN_8822C) & BIT_MASK_BCNCW_MIN_8822C) +#define BIT_SET_BCNCW_MIN_8822C(x, v) \ + (BIT_CLEAR_BCNCW_MIN_8822C(x) | BIT_BCNCW_MIN_8822C(v)) + +#define BIT_SHIFT_BCNIFS_8822C 0 +#define BIT_MASK_BCNIFS_8822C 0xff +#define BIT_BCNIFS_8822C(x) \ + (((x) & BIT_MASK_BCNIFS_8822C) << BIT_SHIFT_BCNIFS_8822C) +#define BITS_BCNIFS_8822C (BIT_MASK_BCNIFS_8822C << BIT_SHIFT_BCNIFS_8822C) +#define BIT_CLEAR_BCNIFS_8822C(x) ((x) & (~BITS_BCNIFS_8822C)) +#define BIT_GET_BCNIFS_8822C(x) \ + (((x) >> BIT_SHIFT_BCNIFS_8822C) & BIT_MASK_BCNIFS_8822C) +#define BIT_SET_BCNIFS_8822C(x, v) \ + (BIT_CLEAR_BCNIFS_8822C(x) | BIT_BCNIFS_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_PIFS_8822C */ + +#define BIT_SHIFT_PIFS_8822C 0 +#define BIT_MASK_PIFS_8822C 0xff +#define BIT_PIFS_8822C(x) (((x) & BIT_MASK_PIFS_8822C) << BIT_SHIFT_PIFS_8822C) +#define BITS_PIFS_8822C (BIT_MASK_PIFS_8822C << BIT_SHIFT_PIFS_8822C) +#define BIT_CLEAR_PIFS_8822C(x) ((x) & (~BITS_PIFS_8822C)) +#define BIT_GET_PIFS_8822C(x) \ + (((x) >> BIT_SHIFT_PIFS_8822C) & BIT_MASK_PIFS_8822C) +#define BIT_SET_PIFS_8822C(x, v) (BIT_CLEAR_PIFS_8822C(x) | BIT_PIFS_8822C(v)) + +/* 2 REG_RDG_PIFS_8822C */ + +#define BIT_SHIFT_RDG_PIFS_8822C 0 +#define BIT_MASK_RDG_PIFS_8822C 0xff +#define BIT_RDG_PIFS_8822C(x) \ + (((x) & BIT_MASK_RDG_PIFS_8822C) << BIT_SHIFT_RDG_PIFS_8822C) +#define BITS_RDG_PIFS_8822C \ + (BIT_MASK_RDG_PIFS_8822C << BIT_SHIFT_RDG_PIFS_8822C) +#define BIT_CLEAR_RDG_PIFS_8822C(x) ((x) & (~BITS_RDG_PIFS_8822C)) +#define BIT_GET_RDG_PIFS_8822C(x) \ + (((x) >> BIT_SHIFT_RDG_PIFS_8822C) & BIT_MASK_RDG_PIFS_8822C) +#define BIT_SET_RDG_PIFS_8822C(x, v) \ + (BIT_CLEAR_RDG_PIFS_8822C(x) | BIT_RDG_PIFS_8822C(v)) + +/* 2 REG_SIFS_8822C */ + +#define BIT_SHIFT_SIFS_OFDM_TRX_8822C 24 +#define BIT_MASK_SIFS_OFDM_TRX_8822C 0xff +#define BIT_SIFS_OFDM_TRX_8822C(x) \ + (((x) & BIT_MASK_SIFS_OFDM_TRX_8822C) << BIT_SHIFT_SIFS_OFDM_TRX_8822C) +#define BITS_SIFS_OFDM_TRX_8822C \ + (BIT_MASK_SIFS_OFDM_TRX_8822C << BIT_SHIFT_SIFS_OFDM_TRX_8822C) +#define BIT_CLEAR_SIFS_OFDM_TRX_8822C(x) ((x) & (~BITS_SIFS_OFDM_TRX_8822C)) +#define BIT_GET_SIFS_OFDM_TRX_8822C(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8822C) & BIT_MASK_SIFS_OFDM_TRX_8822C) +#define BIT_SET_SIFS_OFDM_TRX_8822C(x, v) \ + (BIT_CLEAR_SIFS_OFDM_TRX_8822C(x) | BIT_SIFS_OFDM_TRX_8822C(v)) + +#define BIT_SHIFT_SIFS_CCK_TRX_8822C 16 +#define BIT_MASK_SIFS_CCK_TRX_8822C 0xff +#define BIT_SIFS_CCK_TRX_8822C(x) \ + (((x) & BIT_MASK_SIFS_CCK_TRX_8822C) << BIT_SHIFT_SIFS_CCK_TRX_8822C) +#define BITS_SIFS_CCK_TRX_8822C \ + (BIT_MASK_SIFS_CCK_TRX_8822C << BIT_SHIFT_SIFS_CCK_TRX_8822C) +#define BIT_CLEAR_SIFS_CCK_TRX_8822C(x) ((x) & (~BITS_SIFS_CCK_TRX_8822C)) +#define BIT_GET_SIFS_CCK_TRX_8822C(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8822C) & BIT_MASK_SIFS_CCK_TRX_8822C) +#define BIT_SET_SIFS_CCK_TRX_8822C(x, v) \ + (BIT_CLEAR_SIFS_CCK_TRX_8822C(x) | BIT_SIFS_CCK_TRX_8822C(v)) + +#define BIT_SHIFT_SIFS_OFDM_CTX_8822C 8 +#define BIT_MASK_SIFS_OFDM_CTX_8822C 0xff +#define BIT_SIFS_OFDM_CTX_8822C(x) \ + (((x) & BIT_MASK_SIFS_OFDM_CTX_8822C) << BIT_SHIFT_SIFS_OFDM_CTX_8822C) +#define BITS_SIFS_OFDM_CTX_8822C \ + (BIT_MASK_SIFS_OFDM_CTX_8822C << BIT_SHIFT_SIFS_OFDM_CTX_8822C) +#define BIT_CLEAR_SIFS_OFDM_CTX_8822C(x) ((x) & (~BITS_SIFS_OFDM_CTX_8822C)) +#define BIT_GET_SIFS_OFDM_CTX_8822C(x) \ + (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8822C) & BIT_MASK_SIFS_OFDM_CTX_8822C) +#define BIT_SET_SIFS_OFDM_CTX_8822C(x, v) \ + (BIT_CLEAR_SIFS_OFDM_CTX_8822C(x) | BIT_SIFS_OFDM_CTX_8822C(v)) + +#define BIT_SHIFT_SIFS_CCK_CTX_8822C 0 +#define BIT_MASK_SIFS_CCK_CTX_8822C 0xff +#define BIT_SIFS_CCK_CTX_8822C(x) \ + (((x) & BIT_MASK_SIFS_CCK_CTX_8822C) << BIT_SHIFT_SIFS_CCK_CTX_8822C) +#define BITS_SIFS_CCK_CTX_8822C \ + (BIT_MASK_SIFS_CCK_CTX_8822C << BIT_SHIFT_SIFS_CCK_CTX_8822C) +#define BIT_CLEAR_SIFS_CCK_CTX_8822C(x) ((x) & (~BITS_SIFS_CCK_CTX_8822C)) +#define BIT_GET_SIFS_CCK_CTX_8822C(x) \ + (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8822C) & BIT_MASK_SIFS_CCK_CTX_8822C) +#define BIT_SET_SIFS_CCK_CTX_8822C(x, v) \ + (BIT_CLEAR_SIFS_CCK_CTX_8822C(x) | BIT_SIFS_CCK_CTX_8822C(v)) + +/* 2 REG_TSFTR_SYN_OFFSET_8822C */ + +#define BIT_SHIFT_TSFTR_SNC_OFFSET_8822C 0 +#define BIT_MASK_TSFTR_SNC_OFFSET_8822C 0xffff +#define BIT_TSFTR_SNC_OFFSET_8822C(x) \ + (((x) & BIT_MASK_TSFTR_SNC_OFFSET_8822C) \ + << BIT_SHIFT_TSFTR_SNC_OFFSET_8822C) +#define BITS_TSFTR_SNC_OFFSET_8822C \ + (BIT_MASK_TSFTR_SNC_OFFSET_8822C << BIT_SHIFT_TSFTR_SNC_OFFSET_8822C) +#define BIT_CLEAR_TSFTR_SNC_OFFSET_8822C(x) \ + ((x) & (~BITS_TSFTR_SNC_OFFSET_8822C)) +#define BIT_GET_TSFTR_SNC_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_8822C) & \ + BIT_MASK_TSFTR_SNC_OFFSET_8822C) +#define BIT_SET_TSFTR_SNC_OFFSET_8822C(x, v) \ + (BIT_CLEAR_TSFTR_SNC_OFFSET_8822C(x) | BIT_TSFTR_SNC_OFFSET_8822C(v)) + +/* 2 REG_AGGR_BREAK_TIME_8822C */ + +#define BIT_SHIFT_AGGR_BK_TIME_8822C 0 +#define BIT_MASK_AGGR_BK_TIME_8822C 0xff +#define BIT_AGGR_BK_TIME_8822C(x) \ + (((x) & BIT_MASK_AGGR_BK_TIME_8822C) << BIT_SHIFT_AGGR_BK_TIME_8822C) +#define BITS_AGGR_BK_TIME_8822C \ + (BIT_MASK_AGGR_BK_TIME_8822C << BIT_SHIFT_AGGR_BK_TIME_8822C) +#define BIT_CLEAR_AGGR_BK_TIME_8822C(x) ((x) & (~BITS_AGGR_BK_TIME_8822C)) +#define BIT_GET_AGGR_BK_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_AGGR_BK_TIME_8822C) & BIT_MASK_AGGR_BK_TIME_8822C) +#define BIT_SET_AGGR_BK_TIME_8822C(x, v) \ + (BIT_CLEAR_AGGR_BK_TIME_8822C(x) | BIT_AGGR_BK_TIME_8822C(v)) + +/* 2 REG_SLOT_8822C */ + +#define BIT_SHIFT_SLOT_8822C 0 +#define BIT_MASK_SLOT_8822C 0xff +#define BIT_SLOT_8822C(x) (((x) & BIT_MASK_SLOT_8822C) << BIT_SHIFT_SLOT_8822C) +#define BITS_SLOT_8822C (BIT_MASK_SLOT_8822C << BIT_SHIFT_SLOT_8822C) +#define BIT_CLEAR_SLOT_8822C(x) ((x) & (~BITS_SLOT_8822C)) +#define BIT_GET_SLOT_8822C(x) \ + (((x) >> BIT_SHIFT_SLOT_8822C) & BIT_MASK_SLOT_8822C) +#define BIT_SET_SLOT_8822C(x, v) (BIT_CLEAR_SLOT_8822C(x) | BIT_SLOT_8822C(v)) + +/* 2 REG_NOA_ON_ERLY_TIME_8822C */ + +#define BIT_SHIFT__NOA_ON_ERLY_TIME_8822C 0 +#define BIT_MASK__NOA_ON_ERLY_TIME_8822C 0xff +#define BIT__NOA_ON_ERLY_TIME_8822C(x) \ + (((x) & BIT_MASK__NOA_ON_ERLY_TIME_8822C) \ + << BIT_SHIFT__NOA_ON_ERLY_TIME_8822C) +#define BITS__NOA_ON_ERLY_TIME_8822C \ + (BIT_MASK__NOA_ON_ERLY_TIME_8822C << BIT_SHIFT__NOA_ON_ERLY_TIME_8822C) +#define BIT_CLEAR__NOA_ON_ERLY_TIME_8822C(x) \ + ((x) & (~BITS__NOA_ON_ERLY_TIME_8822C)) +#define BIT_GET__NOA_ON_ERLY_TIME_8822C(x) \ + (((x) >> BIT_SHIFT__NOA_ON_ERLY_TIME_8822C) & \ + BIT_MASK__NOA_ON_ERLY_TIME_8822C) +#define BIT_SET__NOA_ON_ERLY_TIME_8822C(x, v) \ + (BIT_CLEAR__NOA_ON_ERLY_TIME_8822C(x) | BIT__NOA_ON_ERLY_TIME_8822C(v)) + +/* 2 REG_NOA_OFF_ERLY_TIME_8822C */ + +#define BIT_SHIFT__NOA_OFF_ERLY_TIME_8822C 0 +#define BIT_MASK__NOA_OFF_ERLY_TIME_8822C 0xff +#define BIT__NOA_OFF_ERLY_TIME_8822C(x) \ + (((x) & BIT_MASK__NOA_OFF_ERLY_TIME_8822C) \ + << BIT_SHIFT__NOA_OFF_ERLY_TIME_8822C) +#define BITS__NOA_OFF_ERLY_TIME_8822C \ + (BIT_MASK__NOA_OFF_ERLY_TIME_8822C \ + << BIT_SHIFT__NOA_OFF_ERLY_TIME_8822C) +#define BIT_CLEAR__NOA_OFF_ERLY_TIME_8822C(x) \ + ((x) & (~BITS__NOA_OFF_ERLY_TIME_8822C)) +#define BIT_GET__NOA_OFF_ERLY_TIME_8822C(x) \ + (((x) >> BIT_SHIFT__NOA_OFF_ERLY_TIME_8822C) & \ + BIT_MASK__NOA_OFF_ERLY_TIME_8822C) +#define BIT_SET__NOA_OFF_ERLY_TIME_8822C(x, v) \ + (BIT_CLEAR__NOA_OFF_ERLY_TIME_8822C(x) | \ + BIT__NOA_OFF_ERLY_TIME_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_TX_PTCL_CTRL_8822C */ +#define BIT_DIS_EDCCA_8822C BIT(15) +#define BIT_DIS_CCA_8822C BIT(14) +#define BIT_LSIG_TXOP_TXCMD_NAV_8822C BIT(13) +#define BIT_SIFS_BK_EN_8822C BIT(12) + +#define BIT_SHIFT_TXQ_NAV_MSK_8822C 8 +#define BIT_MASK_TXQ_NAV_MSK_8822C 0xf +#define BIT_TXQ_NAV_MSK_8822C(x) \ + (((x) & BIT_MASK_TXQ_NAV_MSK_8822C) << BIT_SHIFT_TXQ_NAV_MSK_8822C) +#define BITS_TXQ_NAV_MSK_8822C \ + (BIT_MASK_TXQ_NAV_MSK_8822C << BIT_SHIFT_TXQ_NAV_MSK_8822C) +#define BIT_CLEAR_TXQ_NAV_MSK_8822C(x) ((x) & (~BITS_TXQ_NAV_MSK_8822C)) +#define BIT_GET_TXQ_NAV_MSK_8822C(x) \ + (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8822C) & BIT_MASK_TXQ_NAV_MSK_8822C) +#define BIT_SET_TXQ_NAV_MSK_8822C(x, v) \ + (BIT_CLEAR_TXQ_NAV_MSK_8822C(x) | BIT_TXQ_NAV_MSK_8822C(v)) + +#define BIT_DIS_CW_8822C BIT(7) +#define BIT_NAV_END_TXOP_8822C BIT(6) +#define BIT_RDG_END_TXOP_8822C BIT(5) +#define BIT_AC_INBCN_HOLD_8822C BIT(4) +#define BIT_MGTQ_TXOP_EN_8822C BIT(3) +#define BIT_MGTQ_RTSMF_EN_8822C BIT(2) +#define BIT_HIQ_RTSMF_EN_8822C BIT(1) +#define BIT_BCN_RTSMF_EN_8822C BIT(0) + +/* 2 REG_TXPAUSE_8822C */ +#define BIT_STOP_BCN_HI_MGT_8822C BIT(7) +#define BIT_MAC_STOPBCNQ_8822C BIT(6) +#define BIT_MAC_STOPHIQ_8822C BIT(5) +#define BIT_MAC_STOPMGQ_8822C BIT(4) +#define BIT_MAC_STOPBK_8822C BIT(3) +#define BIT_MAC_STOPBE_8822C BIT(2) +#define BIT_MAC_STOPVI_8822C BIT(1) +#define BIT_MAC_STOPVO_8822C BIT(0) + +/* 2 REG_DIS_TXREQ_CLR_8822C */ +#define BIT_DIS_BT_CCA_8822C BIT(7) +#define BIT_DIS_TXREQ_CLR_HI_8822C BIT(5) +#define BIT_DIS_TXREQ_CLR_MGQ_8822C BIT(4) +#define BIT_DIS_TXREQ_CLR_VO_8822C BIT(3) +#define BIT_DIS_TXREQ_CLR_VI_8822C BIT(2) +#define BIT_DIS_TXREQ_CLR_BE_8822C BIT(1) +#define BIT_DIS_TXREQ_CLR_BK_8822C BIT(0) + +/* 2 REG_RD_CTRL_8822C */ +#define BIT_EN_CLR_TXREQ_INCCA_8822C BIT(15) +#define BIT_DIS_TX_OVER_BCNQ_8822C BIT(14) +#define BIT_EN_BCNERR_INCCCA_8822C BIT(13) +#define BIT_EDCCA_MSK_CNTDOWN_EN_8822C BIT(11) +#define BIT_DIS_TXOP_CFE_8822C BIT(10) +#define BIT_DIS_LSIG_CFE_8822C BIT(9) +#define BIT_DIS_STBC_CFE_8822C BIT(8) +#define BIT_BKQ_RD_INIT_EN_8822C BIT(7) +#define BIT_BEQ_RD_INIT_EN_8822C BIT(6) +#define BIT_VIQ_RD_INIT_EN_8822C BIT(5) +#define BIT_VOQ_RD_INIT_EN_8822C BIT(4) +#define BIT_BKQ_RD_RESP_EN_8822C BIT(3) +#define BIT_BEQ_RD_RESP_EN_8822C BIT(2) +#define BIT_VIQ_RD_RESP_EN_8822C BIT(1) +#define BIT_VOQ_RD_RESP_EN_8822C BIT(0) + +/* 2 REG_MBSSID_CTRL_8822C */ +#define BIT_MBID_BCNQ7_EN_8822C BIT(7) +#define BIT_MBID_BCNQ6_EN_8822C BIT(6) +#define BIT_MBID_BCNQ5_EN_8822C BIT(5) +#define BIT_MBID_BCNQ4_EN_8822C BIT(4) +#define BIT_MBID_BCNQ3_EN_8822C BIT(3) +#define BIT_MBID_BCNQ2_EN_8822C BIT(2) +#define BIT_MBID_BCNQ1_EN_8822C BIT(1) +#define BIT_MBID_BCNQ0_EN_8822C BIT(0) + +/* 2 REG_P2PPS_CTRL_8822C */ +#define BIT_P2P_CTW_ALLSTASLEEP_8822C BIT(7) +#define BIT_P2P_OFF_DISTX_EN_8822C BIT(6) +#define BIT_PWR_MGT_EN_8822C BIT(5) +#define BIT_P2P_NOA1_EN_8822C BIT(2) +#define BIT_P2P_NOA0_EN_8822C BIT(1) + +/* 2 REG_PKT_LIFETIME_CTRL_8822C */ +#define BIT_EN_P2P_CTWND1_8822C BIT(23) +#define BIT_EN_BKF_CLR_TXREQ_8822C BIT(22) +#define BIT_EN_TSFBIT32_RST_P2P_8822C BIT(21) +#define BIT_EN_BCN_TX_BTCCA_8822C BIT(20) +#define BIT_DIS_PKT_TX_ATIM_8822C BIT(19) +#define BIT_DIS_BCN_DIS_CTN_8822C BIT(18) +#define BIT_EN_NAVEND_RST_TXOP_8822C BIT(17) +#define BIT_EN_FILTER_CCA_8822C BIT(16) + +#define BIT_SHIFT_CCA_FILTER_THRS_8822C 8 +#define BIT_MASK_CCA_FILTER_THRS_8822C 0xff +#define BIT_CCA_FILTER_THRS_8822C(x) \ + (((x) & BIT_MASK_CCA_FILTER_THRS_8822C) \ + << BIT_SHIFT_CCA_FILTER_THRS_8822C) +#define BITS_CCA_FILTER_THRS_8822C \ + (BIT_MASK_CCA_FILTER_THRS_8822C << BIT_SHIFT_CCA_FILTER_THRS_8822C) +#define BIT_CLEAR_CCA_FILTER_THRS_8822C(x) ((x) & (~BITS_CCA_FILTER_THRS_8822C)) +#define BIT_GET_CCA_FILTER_THRS_8822C(x) \ + (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8822C) & \ + BIT_MASK_CCA_FILTER_THRS_8822C) +#define BIT_SET_CCA_FILTER_THRS_8822C(x, v) \ + (BIT_CLEAR_CCA_FILTER_THRS_8822C(x) | BIT_CCA_FILTER_THRS_8822C(v)) + +#define BIT_SHIFT_EDCCA_THRS_8822C 0 +#define BIT_MASK_EDCCA_THRS_8822C 0xff +#define BIT_EDCCA_THRS_8822C(x) \ + (((x) & BIT_MASK_EDCCA_THRS_8822C) << BIT_SHIFT_EDCCA_THRS_8822C) +#define BITS_EDCCA_THRS_8822C \ + (BIT_MASK_EDCCA_THRS_8822C << BIT_SHIFT_EDCCA_THRS_8822C) +#define BIT_CLEAR_EDCCA_THRS_8822C(x) ((x) & (~BITS_EDCCA_THRS_8822C)) +#define BIT_GET_EDCCA_THRS_8822C(x) \ + (((x) >> BIT_SHIFT_EDCCA_THRS_8822C) & BIT_MASK_EDCCA_THRS_8822C) +#define BIT_SET_EDCCA_THRS_8822C(x, v) \ + (BIT_CLEAR_EDCCA_THRS_8822C(x) | BIT_EDCCA_THRS_8822C(v)) + +/* 2 REG_P2PPS_SPEC_STATE_8822C */ +#define BIT_SPEC_POWER_STATE_8822C BIT(7) +#define BIT_SPEC_CTWINDOW_ON_8822C BIT(6) +#define BIT_SPEC_BEACON_AREA_ON_8822C BIT(5) +#define BIT_SPEC_CTWIN_EARLY_DISTX_8822C BIT(4) +#define BIT_SPEC_NOA1_OFF_PERIOD_8822C BIT(3) +#define BIT_SPEC_FORCE_DOZE1_8822C BIT(2) +#define BIT_SPEC_NOA0_OFF_PERIOD_8822C BIT(1) +#define BIT_SPEC_FORCE_DOZE0_8822C BIT(0) + +/* 2 REG_TXOP_LIMIT_CTRL_8822C */ + +#define BIT_SHIFT_TXOP_TBTT_CNT_8822C 24 +#define BIT_MASK_TXOP_TBTT_CNT_8822C 0xff +#define BIT_TXOP_TBTT_CNT_8822C(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_8822C) << BIT_SHIFT_TXOP_TBTT_CNT_8822C) +#define BITS_TXOP_TBTT_CNT_8822C \ + (BIT_MASK_TXOP_TBTT_CNT_8822C << BIT_SHIFT_TXOP_TBTT_CNT_8822C) +#define BIT_CLEAR_TXOP_TBTT_CNT_8822C(x) ((x) & (~BITS_TXOP_TBTT_CNT_8822C)) +#define BIT_GET_TXOP_TBTT_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_8822C) & BIT_MASK_TXOP_TBTT_CNT_8822C) +#define BIT_SET_TXOP_TBTT_CNT_8822C(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_8822C(x) | BIT_TXOP_TBTT_CNT_8822C(v)) + +#define BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822C 20 +#define BIT_MASK_TXOP_TBTT_CNT_SEL_8822C 0xf +#define BIT_TXOP_TBTT_CNT_SEL_8822C(x) \ + (((x) & BIT_MASK_TXOP_TBTT_CNT_SEL_8822C) \ + << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822C) +#define BITS_TXOP_TBTT_CNT_SEL_8822C \ + (BIT_MASK_TXOP_TBTT_CNT_SEL_8822C << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822C) +#define BIT_CLEAR_TXOP_TBTT_CNT_SEL_8822C(x) \ + ((x) & (~BITS_TXOP_TBTT_CNT_SEL_8822C)) +#define BIT_GET_TXOP_TBTT_CNT_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822C) & \ + BIT_MASK_TXOP_TBTT_CNT_SEL_8822C) +#define BIT_SET_TXOP_TBTT_CNT_SEL_8822C(x, v) \ + (BIT_CLEAR_TXOP_TBTT_CNT_SEL_8822C(x) | BIT_TXOP_TBTT_CNT_SEL_8822C(v)) + +#define BIT_SHIFT_TXOP_LMT_EN_8822C 16 +#define BIT_MASK_TXOP_LMT_EN_8822C 0xf +#define BIT_TXOP_LMT_EN_8822C(x) \ + (((x) & BIT_MASK_TXOP_LMT_EN_8822C) << BIT_SHIFT_TXOP_LMT_EN_8822C) +#define BITS_TXOP_LMT_EN_8822C \ + (BIT_MASK_TXOP_LMT_EN_8822C << BIT_SHIFT_TXOP_LMT_EN_8822C) +#define BIT_CLEAR_TXOP_LMT_EN_8822C(x) ((x) & (~BITS_TXOP_LMT_EN_8822C)) +#define BIT_GET_TXOP_LMT_EN_8822C(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_EN_8822C) & BIT_MASK_TXOP_LMT_EN_8822C) +#define BIT_SET_TXOP_LMT_EN_8822C(x, v) \ + (BIT_CLEAR_TXOP_LMT_EN_8822C(x) | BIT_TXOP_LMT_EN_8822C(v)) + +#define BIT_SHIFT_TXOP_LMT_TX_TIME_8822C 8 +#define BIT_MASK_TXOP_LMT_TX_TIME_8822C 0xff +#define BIT_TXOP_LMT_TX_TIME_8822C(x) \ + (((x) & BIT_MASK_TXOP_LMT_TX_TIME_8822C) \ + << BIT_SHIFT_TXOP_LMT_TX_TIME_8822C) +#define BITS_TXOP_LMT_TX_TIME_8822C \ + (BIT_MASK_TXOP_LMT_TX_TIME_8822C << BIT_SHIFT_TXOP_LMT_TX_TIME_8822C) +#define BIT_CLEAR_TXOP_LMT_TX_TIME_8822C(x) \ + ((x) & (~BITS_TXOP_LMT_TX_TIME_8822C)) +#define BIT_GET_TXOP_LMT_TX_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_TX_TIME_8822C) & \ + BIT_MASK_TXOP_LMT_TX_TIME_8822C) +#define BIT_SET_TXOP_LMT_TX_TIME_8822C(x, v) \ + (BIT_CLEAR_TXOP_LMT_TX_TIME_8822C(x) | BIT_TXOP_LMT_TX_TIME_8822C(v)) + +#define BIT_TXOP_CNT_TRIGGER_RESET_8822C BIT(7) + +#define BIT_SHIFT_TXOP_LMT_PKT_NUM_8822C 0 +#define BIT_MASK_TXOP_LMT_PKT_NUM_8822C 0x3f +#define BIT_TXOP_LMT_PKT_NUM_8822C(x) \ + (((x) & BIT_MASK_TXOP_LMT_PKT_NUM_8822C) \ + << BIT_SHIFT_TXOP_LMT_PKT_NUM_8822C) +#define BITS_TXOP_LMT_PKT_NUM_8822C \ + (BIT_MASK_TXOP_LMT_PKT_NUM_8822C << BIT_SHIFT_TXOP_LMT_PKT_NUM_8822C) +#define BIT_CLEAR_TXOP_LMT_PKT_NUM_8822C(x) \ + ((x) & (~BITS_TXOP_LMT_PKT_NUM_8822C)) +#define BIT_GET_TXOP_LMT_PKT_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_TXOP_LMT_PKT_NUM_8822C) & \ + BIT_MASK_TXOP_LMT_PKT_NUM_8822C) +#define BIT_SET_TXOP_LMT_PKT_NUM_8822C(x, v) \ + (BIT_CLEAR_TXOP_LMT_PKT_NUM_8822C(x) | BIT_TXOP_LMT_PKT_NUM_8822C(v)) + +/* 2 REG_BAR_TX_CTRL_8822C */ + +/* 2 REG_P2PON_DIS_TXTIME_8822C */ + +#define BIT_SHIFT_P2PON_DIS_TXTIME_8822C 0 +#define BIT_MASK_P2PON_DIS_TXTIME_8822C 0xff +#define BIT_P2PON_DIS_TXTIME_8822C(x) \ + (((x) & BIT_MASK_P2PON_DIS_TXTIME_8822C) \ + << BIT_SHIFT_P2PON_DIS_TXTIME_8822C) +#define BITS_P2PON_DIS_TXTIME_8822C \ + (BIT_MASK_P2PON_DIS_TXTIME_8822C << BIT_SHIFT_P2PON_DIS_TXTIME_8822C) +#define BIT_CLEAR_P2PON_DIS_TXTIME_8822C(x) \ + ((x) & (~BITS_P2PON_DIS_TXTIME_8822C)) +#define BIT_GET_P2PON_DIS_TXTIME_8822C(x) \ + (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8822C) & \ + BIT_MASK_P2PON_DIS_TXTIME_8822C) +#define BIT_SET_P2PON_DIS_TXTIME_8822C(x, v) \ + (BIT_CLEAR_P2PON_DIS_TXTIME_8822C(x) | BIT_P2PON_DIS_TXTIME_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_CCA_TXEN_CNT_8822C */ +#define BIT_ENABLE_STOP_UPDATE_NAV_8822C BIT(21) +#define BIT_ENABLE_GEN_RANDON_SLOT_TX_8822C BIT(20) +#define BIT_ENABLE_RANDOM_SHIFT_TX_8822C BIT(19) +#define BIT_ENABLE_EDCA_REF_FUNCTION_8822C BIT(18) +#define BIT_CCA_TXEN_CNT_SWITCH_8822C BIT(17) +#define BIT_CCA_TXEN_CNT_EN_8822C BIT(16) + +#define BIT_SHIFT_CCA_TXEN_BIG_CNT_8822C 8 +#define BIT_MASK_CCA_TXEN_BIG_CNT_8822C 0xff +#define BIT_CCA_TXEN_BIG_CNT_8822C(x) \ + (((x) & BIT_MASK_CCA_TXEN_BIG_CNT_8822C) \ + << BIT_SHIFT_CCA_TXEN_BIG_CNT_8822C) +#define BITS_CCA_TXEN_BIG_CNT_8822C \ + (BIT_MASK_CCA_TXEN_BIG_CNT_8822C << BIT_SHIFT_CCA_TXEN_BIG_CNT_8822C) +#define BIT_CLEAR_CCA_TXEN_BIG_CNT_8822C(x) \ + ((x) & (~BITS_CCA_TXEN_BIG_CNT_8822C)) +#define BIT_GET_CCA_TXEN_BIG_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_CCA_TXEN_BIG_CNT_8822C) & \ + BIT_MASK_CCA_TXEN_BIG_CNT_8822C) +#define BIT_SET_CCA_TXEN_BIG_CNT_8822C(x, v) \ + (BIT_CLEAR_CCA_TXEN_BIG_CNT_8822C(x) | BIT_CCA_TXEN_BIG_CNT_8822C(v)) + +#define BIT_SHIFT_CCA_TXEN_SMALL_CNT_8822C 0 +#define BIT_MASK_CCA_TXEN_SMALL_CNT_8822C 0xff +#define BIT_CCA_TXEN_SMALL_CNT_8822C(x) \ + (((x) & BIT_MASK_CCA_TXEN_SMALL_CNT_8822C) \ + << BIT_SHIFT_CCA_TXEN_SMALL_CNT_8822C) +#define BITS_CCA_TXEN_SMALL_CNT_8822C \ + (BIT_MASK_CCA_TXEN_SMALL_CNT_8822C \ + << BIT_SHIFT_CCA_TXEN_SMALL_CNT_8822C) +#define BIT_CLEAR_CCA_TXEN_SMALL_CNT_8822C(x) \ + ((x) & (~BITS_CCA_TXEN_SMALL_CNT_8822C)) +#define BIT_GET_CCA_TXEN_SMALL_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_CCA_TXEN_SMALL_CNT_8822C) & \ + BIT_MASK_CCA_TXEN_SMALL_CNT_8822C) +#define BIT_SET_CCA_TXEN_SMALL_CNT_8822C(x, v) \ + (BIT_CLEAR_CCA_TXEN_SMALL_CNT_8822C(x) | \ + BIT_CCA_TXEN_SMALL_CNT_8822C(v)) + +/* 2 REG_MAX_INTER_COLLISION_8822C */ + +#define BIT_SHIFT_MAX_INTER_COLLISION_BK_8822C 24 +#define BIT_MASK_MAX_INTER_COLLISION_BK_8822C 0xff +#define BIT_MAX_INTER_COLLISION_BK_8822C(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_BK_8822C) \ + << BIT_SHIFT_MAX_INTER_COLLISION_BK_8822C) +#define BITS_MAX_INTER_COLLISION_BK_8822C \ + (BIT_MASK_MAX_INTER_COLLISION_BK_8822C \ + << BIT_SHIFT_MAX_INTER_COLLISION_BK_8822C) +#define BIT_CLEAR_MAX_INTER_COLLISION_BK_8822C(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_BK_8822C)) +#define BIT_GET_MAX_INTER_COLLISION_BK_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BK_8822C) & \ + BIT_MASK_MAX_INTER_COLLISION_BK_8822C) +#define BIT_SET_MAX_INTER_COLLISION_BK_8822C(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_BK_8822C(x) | \ + BIT_MAX_INTER_COLLISION_BK_8822C(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_BE_8822C 16 +#define BIT_MASK_MAX_INTER_COLLISION_BE_8822C 0xff +#define BIT_MAX_INTER_COLLISION_BE_8822C(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_BE_8822C) \ + << BIT_SHIFT_MAX_INTER_COLLISION_BE_8822C) +#define BITS_MAX_INTER_COLLISION_BE_8822C \ + (BIT_MASK_MAX_INTER_COLLISION_BE_8822C \ + << BIT_SHIFT_MAX_INTER_COLLISION_BE_8822C) +#define BIT_CLEAR_MAX_INTER_COLLISION_BE_8822C(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_BE_8822C)) +#define BIT_GET_MAX_INTER_COLLISION_BE_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BE_8822C) & \ + BIT_MASK_MAX_INTER_COLLISION_BE_8822C) +#define BIT_SET_MAX_INTER_COLLISION_BE_8822C(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_BE_8822C(x) | \ + BIT_MAX_INTER_COLLISION_BE_8822C(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_VI_8822C 8 +#define BIT_MASK_MAX_INTER_COLLISION_VI_8822C 0xff +#define BIT_MAX_INTER_COLLISION_VI_8822C(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_VI_8822C) \ + << BIT_SHIFT_MAX_INTER_COLLISION_VI_8822C) +#define BITS_MAX_INTER_COLLISION_VI_8822C \ + (BIT_MASK_MAX_INTER_COLLISION_VI_8822C \ + << BIT_SHIFT_MAX_INTER_COLLISION_VI_8822C) +#define BIT_CLEAR_MAX_INTER_COLLISION_VI_8822C(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_VI_8822C)) +#define BIT_GET_MAX_INTER_COLLISION_VI_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VI_8822C) & \ + BIT_MASK_MAX_INTER_COLLISION_VI_8822C) +#define BIT_SET_MAX_INTER_COLLISION_VI_8822C(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_VI_8822C(x) | \ + BIT_MAX_INTER_COLLISION_VI_8822C(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_VO_8822C 0 +#define BIT_MASK_MAX_INTER_COLLISION_VO_8822C 0xff +#define BIT_MAX_INTER_COLLISION_VO_8822C(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_VO_8822C) \ + << BIT_SHIFT_MAX_INTER_COLLISION_VO_8822C) +#define BITS_MAX_INTER_COLLISION_VO_8822C \ + (BIT_MASK_MAX_INTER_COLLISION_VO_8822C \ + << BIT_SHIFT_MAX_INTER_COLLISION_VO_8822C) +#define BIT_CLEAR_MAX_INTER_COLLISION_VO_8822C(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_VO_8822C)) +#define BIT_GET_MAX_INTER_COLLISION_VO_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VO_8822C) & \ + BIT_MASK_MAX_INTER_COLLISION_VO_8822C) +#define BIT_SET_MAX_INTER_COLLISION_VO_8822C(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_VO_8822C(x) | \ + BIT_MAX_INTER_COLLISION_VO_8822C(v)) + +/* 2 REG_MAX_INTER_COLLISION_CNT_8822C */ +#define BIT_MAX_INTER_COLLISION_EN_8822C BIT(16) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8822C 12 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8822C 0xf +#define BIT_MAX_INTER_COLLISION_CNT_BK_8822C(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8822C) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8822C) +#define BITS_MAX_INTER_COLLISION_CNT_BK_8822C \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8822C \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8822C) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK_8822C(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BK_8822C)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_BK_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8822C) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8822C) +#define BIT_SET_MAX_INTER_COLLISION_CNT_BK_8822C(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK_8822C(x) | \ + BIT_MAX_INTER_COLLISION_CNT_BK_8822C(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8822C 8 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8822C 0xf +#define BIT_MAX_INTER_COLLISION_CNT_BE_8822C(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8822C) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8822C) +#define BITS_MAX_INTER_COLLISION_CNT_BE_8822C \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8822C \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8822C) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE_8822C(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BE_8822C)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_BE_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8822C) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8822C) +#define BIT_SET_MAX_INTER_COLLISION_CNT_BE_8822C(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE_8822C(x) | \ + BIT_MAX_INTER_COLLISION_CNT_BE_8822C(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8822C 4 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8822C 0xf +#define BIT_MAX_INTER_COLLISION_CNT_VI_8822C(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8822C) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8822C) +#define BITS_MAX_INTER_COLLISION_CNT_VI_8822C \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8822C \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8822C) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI_8822C(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VI_8822C)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_VI_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8822C) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8822C) +#define BIT_SET_MAX_INTER_COLLISION_CNT_VI_8822C(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI_8822C(x) | \ + BIT_MAX_INTER_COLLISION_CNT_VI_8822C(v)) + +#define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8822C 0 +#define BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8822C 0xf +#define BIT_MAX_INTER_COLLISION_CNT_VO_8822C(x) \ + (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8822C) \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8822C) +#define BITS_MAX_INTER_COLLISION_CNT_VO_8822C \ + (BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8822C \ + << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8822C) +#define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO_8822C(x) \ + ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VO_8822C)) +#define BIT_GET_MAX_INTER_COLLISION_CNT_VO_8822C(x) \ + (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8822C) & \ + BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8822C) +#define BIT_SET_MAX_INTER_COLLISION_CNT_VO_8822C(x, v) \ + (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO_8822C(x) | \ + BIT_MAX_INTER_COLLISION_CNT_VO_8822C(v)) + +/* 2 REG_TBTT_PROHIBIT_8822C */ + +#define BIT_SHIFT_TBTT_HOLD_TIME_AP_8822C 8 +#define BIT_MASK_TBTT_HOLD_TIME_AP_8822C 0xfff +#define BIT_TBTT_HOLD_TIME_AP_8822C(x) \ + (((x) & BIT_MASK_TBTT_HOLD_TIME_AP_8822C) \ + << BIT_SHIFT_TBTT_HOLD_TIME_AP_8822C) +#define BITS_TBTT_HOLD_TIME_AP_8822C \ + (BIT_MASK_TBTT_HOLD_TIME_AP_8822C << BIT_SHIFT_TBTT_HOLD_TIME_AP_8822C) +#define BIT_CLEAR_TBTT_HOLD_TIME_AP_8822C(x) \ + ((x) & (~BITS_TBTT_HOLD_TIME_AP_8822C)) +#define BIT_GET_TBTT_HOLD_TIME_AP_8822C(x) \ + (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP_8822C) & \ + BIT_MASK_TBTT_HOLD_TIME_AP_8822C) +#define BIT_SET_TBTT_HOLD_TIME_AP_8822C(x, v) \ + (BIT_CLEAR_TBTT_HOLD_TIME_AP_8822C(x) | BIT_TBTT_HOLD_TIME_AP_8822C(v)) + +#define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822C 0 +#define BIT_MASK_TBTT_PROHIBIT_SETUP_8822C 0xf +#define BIT_TBTT_PROHIBIT_SETUP_8822C(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8822C) \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822C) +#define BITS_TBTT_PROHIBIT_SETUP_8822C \ + (BIT_MASK_TBTT_PROHIBIT_SETUP_8822C \ + << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822C) +#define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8822C(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8822C)) +#define BIT_GET_TBTT_PROHIBIT_SETUP_8822C(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822C) & \ + BIT_MASK_TBTT_PROHIBIT_SETUP_8822C) +#define BIT_SET_TBTT_PROHIBIT_SETUP_8822C(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8822C(x) | \ + BIT_TBTT_PROHIBIT_SETUP_8822C(v)) + +/* 2 REG_P2PPS_STATE_8822C */ +#define BIT_POWER_STATE_8822C BIT(7) +#define BIT_CTWINDOW_ON_8822C BIT(6) +#define BIT_BEACON_AREA_ON_8822C BIT(5) +#define BIT_CTWIN_EARLY_DISTX_8822C BIT(4) +#define BIT_NOA1_OFF_PERIOD_8822C BIT(3) +#define BIT_FORCE_DOZE1_8822C BIT(2) +#define BIT_NOA0_OFF_PERIOD_8822C BIT(1) +#define BIT_FORCE_DOZE0_8822C BIT(0) + +/* 2 REG_RD_NAV_NXT_8822C */ + +#define BIT_SHIFT_RD_NAV_PROT_NXT_8822C 0 +#define BIT_MASK_RD_NAV_PROT_NXT_8822C 0xffff +#define BIT_RD_NAV_PROT_NXT_8822C(x) \ + (((x) & BIT_MASK_RD_NAV_PROT_NXT_8822C) \ + << BIT_SHIFT_RD_NAV_PROT_NXT_8822C) +#define BITS_RD_NAV_PROT_NXT_8822C \ + (BIT_MASK_RD_NAV_PROT_NXT_8822C << BIT_SHIFT_RD_NAV_PROT_NXT_8822C) +#define BIT_CLEAR_RD_NAV_PROT_NXT_8822C(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8822C)) +#define BIT_GET_RD_NAV_PROT_NXT_8822C(x) \ + (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8822C) & \ + BIT_MASK_RD_NAV_PROT_NXT_8822C) +#define BIT_SET_RD_NAV_PROT_NXT_8822C(x, v) \ + (BIT_CLEAR_RD_NAV_PROT_NXT_8822C(x) | BIT_RD_NAV_PROT_NXT_8822C(v)) + +/* 2 REG_NAV_PROT_LEN_8822C */ + +#define BIT_SHIFT_NAV_PROT_LEN_8822C 0 +#define BIT_MASK_NAV_PROT_LEN_8822C 0xffff +#define BIT_NAV_PROT_LEN_8822C(x) \ + (((x) & BIT_MASK_NAV_PROT_LEN_8822C) << BIT_SHIFT_NAV_PROT_LEN_8822C) +#define BITS_NAV_PROT_LEN_8822C \ + (BIT_MASK_NAV_PROT_LEN_8822C << BIT_SHIFT_NAV_PROT_LEN_8822C) +#define BIT_CLEAR_NAV_PROT_LEN_8822C(x) ((x) & (~BITS_NAV_PROT_LEN_8822C)) +#define BIT_GET_NAV_PROT_LEN_8822C(x) \ + (((x) >> BIT_SHIFT_NAV_PROT_LEN_8822C) & BIT_MASK_NAV_PROT_LEN_8822C) +#define BIT_SET_NAV_PROT_LEN_8822C(x, v) \ + (BIT_CLEAR_NAV_PROT_LEN_8822C(x) | BIT_NAV_PROT_LEN_8822C(v)) + +/* 2 REG_FTM_PTT_8822C */ + +#define BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8822C 22 +#define BIT_MASK_FTM_PTT_TSF_R2T_SEL_8822C 0x7 +#define BIT_FTM_PTT_TSF_R2T_SEL_8822C(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_R2T_SEL_8822C) \ + << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8822C) +#define BITS_FTM_PTT_TSF_R2T_SEL_8822C \ + (BIT_MASK_FTM_PTT_TSF_R2T_SEL_8822C \ + << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8822C) +#define BIT_CLEAR_FTM_PTT_TSF_R2T_SEL_8822C(x) \ + ((x) & (~BITS_FTM_PTT_TSF_R2T_SEL_8822C)) +#define BIT_GET_FTM_PTT_TSF_R2T_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8822C) & \ + BIT_MASK_FTM_PTT_TSF_R2T_SEL_8822C) +#define BIT_SET_FTM_PTT_TSF_R2T_SEL_8822C(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_R2T_SEL_8822C(x) | \ + BIT_FTM_PTT_TSF_R2T_SEL_8822C(v)) + +#define BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8822C 19 +#define BIT_MASK_FTM_PTT_TSF_T2R_SEL_8822C 0x7 +#define BIT_FTM_PTT_TSF_T2R_SEL_8822C(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_T2R_SEL_8822C) \ + << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8822C) +#define BITS_FTM_PTT_TSF_T2R_SEL_8822C \ + (BIT_MASK_FTM_PTT_TSF_T2R_SEL_8822C \ + << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8822C) +#define BIT_CLEAR_FTM_PTT_TSF_T2R_SEL_8822C(x) \ + ((x) & (~BITS_FTM_PTT_TSF_T2R_SEL_8822C)) +#define BIT_GET_FTM_PTT_TSF_T2R_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8822C) & \ + BIT_MASK_FTM_PTT_TSF_T2R_SEL_8822C) +#define BIT_SET_FTM_PTT_TSF_T2R_SEL_8822C(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_T2R_SEL_8822C(x) | \ + BIT_FTM_PTT_TSF_T2R_SEL_8822C(v)) + +#define BIT_SHIFT_FTM_PTT_TSF_SEL_8822C 16 +#define BIT_MASK_FTM_PTT_TSF_SEL_8822C 0x7 +#define BIT_FTM_PTT_TSF_SEL_8822C(x) \ + (((x) & BIT_MASK_FTM_PTT_TSF_SEL_8822C) \ + << BIT_SHIFT_FTM_PTT_TSF_SEL_8822C) +#define BITS_FTM_PTT_TSF_SEL_8822C \ + (BIT_MASK_FTM_PTT_TSF_SEL_8822C << BIT_SHIFT_FTM_PTT_TSF_SEL_8822C) +#define BIT_CLEAR_FTM_PTT_TSF_SEL_8822C(x) ((x) & (~BITS_FTM_PTT_TSF_SEL_8822C)) +#define BIT_GET_FTM_PTT_TSF_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_TSF_SEL_8822C) & \ + BIT_MASK_FTM_PTT_TSF_SEL_8822C) +#define BIT_SET_FTM_PTT_TSF_SEL_8822C(x, v) \ + (BIT_CLEAR_FTM_PTT_TSF_SEL_8822C(x) | BIT_FTM_PTT_TSF_SEL_8822C(v)) + +#define BIT_SHIFT_FTM_PTT_VALUE_8822C 0 +#define BIT_MASK_FTM_PTT_VALUE_8822C 0xffff +#define BIT_FTM_PTT_VALUE_8822C(x) \ + (((x) & BIT_MASK_FTM_PTT_VALUE_8822C) << BIT_SHIFT_FTM_PTT_VALUE_8822C) +#define BITS_FTM_PTT_VALUE_8822C \ + (BIT_MASK_FTM_PTT_VALUE_8822C << BIT_SHIFT_FTM_PTT_VALUE_8822C) +#define BIT_CLEAR_FTM_PTT_VALUE_8822C(x) ((x) & (~BITS_FTM_PTT_VALUE_8822C)) +#define BIT_GET_FTM_PTT_VALUE_8822C(x) \ + (((x) >> BIT_SHIFT_FTM_PTT_VALUE_8822C) & BIT_MASK_FTM_PTT_VALUE_8822C) +#define BIT_SET_FTM_PTT_VALUE_8822C(x, v) \ + (BIT_CLEAR_FTM_PTT_VALUE_8822C(x) | BIT_FTM_PTT_VALUE_8822C(v)) + +/* 2 REG_FTM_TSF_8822C */ + +#define BIT_SHIFT_FTM_T2_TSF_8822C 16 +#define BIT_MASK_FTM_T2_TSF_8822C 0xffff +#define BIT_FTM_T2_TSF_8822C(x) \ + (((x) & BIT_MASK_FTM_T2_TSF_8822C) << BIT_SHIFT_FTM_T2_TSF_8822C) +#define BITS_FTM_T2_TSF_8822C \ + (BIT_MASK_FTM_T2_TSF_8822C << BIT_SHIFT_FTM_T2_TSF_8822C) +#define BIT_CLEAR_FTM_T2_TSF_8822C(x) ((x) & (~BITS_FTM_T2_TSF_8822C)) +#define BIT_GET_FTM_T2_TSF_8822C(x) \ + (((x) >> BIT_SHIFT_FTM_T2_TSF_8822C) & BIT_MASK_FTM_T2_TSF_8822C) +#define BIT_SET_FTM_T2_TSF_8822C(x, v) \ + (BIT_CLEAR_FTM_T2_TSF_8822C(x) | BIT_FTM_T2_TSF_8822C(v)) + +#define BIT_SHIFT_FTM_T1_TSF_8822C 0 +#define BIT_MASK_FTM_T1_TSF_8822C 0xffff +#define BIT_FTM_T1_TSF_8822C(x) \ + (((x) & BIT_MASK_FTM_T1_TSF_8822C) << BIT_SHIFT_FTM_T1_TSF_8822C) +#define BITS_FTM_T1_TSF_8822C \ + (BIT_MASK_FTM_T1_TSF_8822C << BIT_SHIFT_FTM_T1_TSF_8822C) +#define BIT_CLEAR_FTM_T1_TSF_8822C(x) ((x) & (~BITS_FTM_T1_TSF_8822C)) +#define BIT_GET_FTM_T1_TSF_8822C(x) \ + (((x) >> BIT_SHIFT_FTM_T1_TSF_8822C) & BIT_MASK_FTM_T1_TSF_8822C) +#define BIT_SET_FTM_T1_TSF_8822C(x, v) \ + (BIT_CLEAR_FTM_T1_TSF_8822C(x) | BIT_FTM_T1_TSF_8822C(v)) + +/* 2 REG_BCN_CTRL_8822C */ +#define BIT_DIS_RX_BSSID_FIT_8822C BIT(6) +#define BIT_P0_EN_TXBCN_RPT_8822C BIT(5) +#define BIT_DIS_TSF_UDT_8822C BIT(4) +#define BIT_EN_BCN_FUNCTION_8822C BIT(3) +#define BIT_P0_EN_RXBCN_RPT_8822C BIT(2) +#define BIT_EN_P2P_CTWINDOW_8822C BIT(1) +#define BIT_EN_P2P_BCNQ_AREA_8822C BIT(0) + +/* 2 REG_BCN_CTRL_CLINT0_8822C */ +#define BIT_CLI0_DIS_RX_BSSID_FIT_8822C BIT(6) +#define BIT_CLI0_DIS_TSF_UDT_8822C BIT(4) +#define BIT_CLI0_EN_BCN_FUNCTION_8822C BIT(3) +#define BIT_CLI0_EN_RXBCN_RPT_8822C BIT(2) +#define BIT_CLI0_ENP2P_CTWINDOW_8822C BIT(1) +#define BIT_CLI0_ENP2P_BCNQ_AREA_8822C BIT(0) + +/* 2 REG_MBID_NUM_8822C */ +#define BIT_EN_PRE_DL_BEACON_8822C BIT(3) + +#define BIT_SHIFT_MBID_BCN_NUM_8822C 0 +#define BIT_MASK_MBID_BCN_NUM_8822C 0x7 +#define BIT_MBID_BCN_NUM_8822C(x) \ + (((x) & BIT_MASK_MBID_BCN_NUM_8822C) << BIT_SHIFT_MBID_BCN_NUM_8822C) +#define BITS_MBID_BCN_NUM_8822C \ + (BIT_MASK_MBID_BCN_NUM_8822C << BIT_SHIFT_MBID_BCN_NUM_8822C) +#define BIT_CLEAR_MBID_BCN_NUM_8822C(x) ((x) & (~BITS_MBID_BCN_NUM_8822C)) +#define BIT_GET_MBID_BCN_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_MBID_BCN_NUM_8822C) & BIT_MASK_MBID_BCN_NUM_8822C) +#define BIT_SET_MBID_BCN_NUM_8822C(x, v) \ + (BIT_CLEAR_MBID_BCN_NUM_8822C(x) | BIT_MBID_BCN_NUM_8822C(v)) + +/* 2 REG_DUAL_TSF_RST_8822C */ +#define BIT_FREECNT_RST_8822C BIT(5) +#define BIT_TSFTR_CLI3_RST_8822C BIT(4) +#define BIT_TSFTR_CLI2_RST_8822C BIT(3) +#define BIT_TSFTR_CLI1_RST_8822C BIT(2) +#define BIT_TSFTR_CLI0_RST_8822C BIT(1) +#define BIT_TSFTR_RST_8822C BIT(0) + +/* 2 REG_MBSSID_BCN_SPACE_8822C */ + +#define BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822C 28 +#define BIT_MASK_BCN_TIMER_SEL_FWRD_8822C 0x7 +#define BIT_BCN_TIMER_SEL_FWRD_8822C(x) \ + (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_8822C) \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822C) +#define BITS_BCN_TIMER_SEL_FWRD_8822C \ + (BIT_MASK_BCN_TIMER_SEL_FWRD_8822C \ + << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822C) +#define BIT_CLEAR_BCN_TIMER_SEL_FWRD_8822C(x) \ + ((x) & (~BITS_BCN_TIMER_SEL_FWRD_8822C)) +#define BIT_GET_BCN_TIMER_SEL_FWRD_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822C) & \ + BIT_MASK_BCN_TIMER_SEL_FWRD_8822C) +#define BIT_SET_BCN_TIMER_SEL_FWRD_8822C(x, v) \ + (BIT_CLEAR_BCN_TIMER_SEL_FWRD_8822C(x) | \ + BIT_BCN_TIMER_SEL_FWRD_8822C(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT0_8822C 16 +#define BIT_MASK_BCN_SPACE_CLINT0_8822C 0xfff +#define BIT_BCN_SPACE_CLINT0_8822C(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT0_8822C) \ + << BIT_SHIFT_BCN_SPACE_CLINT0_8822C) +#define BITS_BCN_SPACE_CLINT0_8822C \ + (BIT_MASK_BCN_SPACE_CLINT0_8822C << BIT_SHIFT_BCN_SPACE_CLINT0_8822C) +#define BIT_CLEAR_BCN_SPACE_CLINT0_8822C(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT0_8822C)) +#define BIT_GET_BCN_SPACE_CLINT0_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0_8822C) & \ + BIT_MASK_BCN_SPACE_CLINT0_8822C) +#define BIT_SET_BCN_SPACE_CLINT0_8822C(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT0_8822C(x) | BIT_BCN_SPACE_CLINT0_8822C(v)) + +#define BIT_SHIFT_BCN_SPACE0_8822C 0 +#define BIT_MASK_BCN_SPACE0_8822C 0xffff +#define BIT_BCN_SPACE0_8822C(x) \ + (((x) & BIT_MASK_BCN_SPACE0_8822C) << BIT_SHIFT_BCN_SPACE0_8822C) +#define BITS_BCN_SPACE0_8822C \ + (BIT_MASK_BCN_SPACE0_8822C << BIT_SHIFT_BCN_SPACE0_8822C) +#define BIT_CLEAR_BCN_SPACE0_8822C(x) ((x) & (~BITS_BCN_SPACE0_8822C)) +#define BIT_GET_BCN_SPACE0_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE0_8822C) & BIT_MASK_BCN_SPACE0_8822C) +#define BIT_SET_BCN_SPACE0_8822C(x, v) \ + (BIT_CLEAR_BCN_SPACE0_8822C(x) | BIT_BCN_SPACE0_8822C(v)) + +/* 2 REG_DRVERLYINT_8822C */ + +#define BIT_SHIFT_DRVERLYITV_8822C 0 +#define BIT_MASK_DRVERLYITV_8822C 0xff +#define BIT_DRVERLYITV_8822C(x) \ + (((x) & BIT_MASK_DRVERLYITV_8822C) << BIT_SHIFT_DRVERLYITV_8822C) +#define BITS_DRVERLYITV_8822C \ + (BIT_MASK_DRVERLYITV_8822C << BIT_SHIFT_DRVERLYITV_8822C) +#define BIT_CLEAR_DRVERLYITV_8822C(x) ((x) & (~BITS_DRVERLYITV_8822C)) +#define BIT_GET_DRVERLYITV_8822C(x) \ + (((x) >> BIT_SHIFT_DRVERLYITV_8822C) & BIT_MASK_DRVERLYITV_8822C) +#define BIT_SET_DRVERLYITV_8822C(x, v) \ + (BIT_CLEAR_DRVERLYITV_8822C(x) | BIT_DRVERLYITV_8822C(v)) + +/* 2 REG_BCNDMATIM_8822C */ + +#define BIT_SHIFT_BCNDMATIM_8822C 0 +#define BIT_MASK_BCNDMATIM_8822C 0xff +#define BIT_BCNDMATIM_8822C(x) \ + (((x) & BIT_MASK_BCNDMATIM_8822C) << BIT_SHIFT_BCNDMATIM_8822C) +#define BITS_BCNDMATIM_8822C \ + (BIT_MASK_BCNDMATIM_8822C << BIT_SHIFT_BCNDMATIM_8822C) +#define BIT_CLEAR_BCNDMATIM_8822C(x) ((x) & (~BITS_BCNDMATIM_8822C)) +#define BIT_GET_BCNDMATIM_8822C(x) \ + (((x) >> BIT_SHIFT_BCNDMATIM_8822C) & BIT_MASK_BCNDMATIM_8822C) +#define BIT_SET_BCNDMATIM_8822C(x, v) \ + (BIT_CLEAR_BCNDMATIM_8822C(x) | BIT_BCNDMATIM_8822C(v)) + +/* 2 REG_ATIMWND_8822C */ + +#define BIT_SHIFT_ATIMWND0_8822C 0 +#define BIT_MASK_ATIMWND0_8822C 0xffff +#define BIT_ATIMWND0_8822C(x) \ + (((x) & BIT_MASK_ATIMWND0_8822C) << BIT_SHIFT_ATIMWND0_8822C) +#define BITS_ATIMWND0_8822C \ + (BIT_MASK_ATIMWND0_8822C << BIT_SHIFT_ATIMWND0_8822C) +#define BIT_CLEAR_ATIMWND0_8822C(x) ((x) & (~BITS_ATIMWND0_8822C)) +#define BIT_GET_ATIMWND0_8822C(x) \ + (((x) >> BIT_SHIFT_ATIMWND0_8822C) & BIT_MASK_ATIMWND0_8822C) +#define BIT_SET_ATIMWND0_8822C(x, v) \ + (BIT_CLEAR_ATIMWND0_8822C(x) | BIT_ATIMWND0_8822C(v)) + +/* 2 REG_USTIME_TSF_8822C */ + +#define BIT_SHIFT_USTIME_TSF_V1_8822C 0 +#define BIT_MASK_USTIME_TSF_V1_8822C 0xff +#define BIT_USTIME_TSF_V1_8822C(x) \ + (((x) & BIT_MASK_USTIME_TSF_V1_8822C) << BIT_SHIFT_USTIME_TSF_V1_8822C) +#define BITS_USTIME_TSF_V1_8822C \ + (BIT_MASK_USTIME_TSF_V1_8822C << BIT_SHIFT_USTIME_TSF_V1_8822C) +#define BIT_CLEAR_USTIME_TSF_V1_8822C(x) ((x) & (~BITS_USTIME_TSF_V1_8822C)) +#define BIT_GET_USTIME_TSF_V1_8822C(x) \ + (((x) >> BIT_SHIFT_USTIME_TSF_V1_8822C) & BIT_MASK_USTIME_TSF_V1_8822C) +#define BIT_SET_USTIME_TSF_V1_8822C(x, v) \ + (BIT_CLEAR_USTIME_TSF_V1_8822C(x) | BIT_USTIME_TSF_V1_8822C(v)) + +/* 2 REG_BCN_MAX_ERR_8822C */ + +#define BIT_SHIFT_BCN_MAX_ERR_8822C 0 +#define BIT_MASK_BCN_MAX_ERR_8822C 0xff +#define BIT_BCN_MAX_ERR_8822C(x) \ + (((x) & BIT_MASK_BCN_MAX_ERR_8822C) << BIT_SHIFT_BCN_MAX_ERR_8822C) +#define BITS_BCN_MAX_ERR_8822C \ + (BIT_MASK_BCN_MAX_ERR_8822C << BIT_SHIFT_BCN_MAX_ERR_8822C) +#define BIT_CLEAR_BCN_MAX_ERR_8822C(x) ((x) & (~BITS_BCN_MAX_ERR_8822C)) +#define BIT_GET_BCN_MAX_ERR_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_MAX_ERR_8822C) & BIT_MASK_BCN_MAX_ERR_8822C) +#define BIT_SET_BCN_MAX_ERR_8822C(x, v) \ + (BIT_CLEAR_BCN_MAX_ERR_8822C(x) | BIT_BCN_MAX_ERR_8822C(v)) + +/* 2 REG_RXTSF_OFFSET_CCK_8822C */ + +#define BIT_SHIFT_CCK_RXTSF_OFFSET_8822C 0 +#define BIT_MASK_CCK_RXTSF_OFFSET_8822C 0xff +#define BIT_CCK_RXTSF_OFFSET_8822C(x) \ + (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8822C) \ + << BIT_SHIFT_CCK_RXTSF_OFFSET_8822C) +#define BITS_CCK_RXTSF_OFFSET_8822C \ + (BIT_MASK_CCK_RXTSF_OFFSET_8822C << BIT_SHIFT_CCK_RXTSF_OFFSET_8822C) +#define BIT_CLEAR_CCK_RXTSF_OFFSET_8822C(x) \ + ((x) & (~BITS_CCK_RXTSF_OFFSET_8822C)) +#define BIT_GET_CCK_RXTSF_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8822C) & \ + BIT_MASK_CCK_RXTSF_OFFSET_8822C) +#define BIT_SET_CCK_RXTSF_OFFSET_8822C(x, v) \ + (BIT_CLEAR_CCK_RXTSF_OFFSET_8822C(x) | BIT_CCK_RXTSF_OFFSET_8822C(v)) + +/* 2 REG_RXTSF_OFFSET_OFDM_8822C */ + +#define BIT_SHIFT_OFDM_RXTSF_OFFSET_8822C 0 +#define BIT_MASK_OFDM_RXTSF_OFFSET_8822C 0xff +#define BIT_OFDM_RXTSF_OFFSET_8822C(x) \ + (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8822C) \ + << BIT_SHIFT_OFDM_RXTSF_OFFSET_8822C) +#define BITS_OFDM_RXTSF_OFFSET_8822C \ + (BIT_MASK_OFDM_RXTSF_OFFSET_8822C << BIT_SHIFT_OFDM_RXTSF_OFFSET_8822C) +#define BIT_CLEAR_OFDM_RXTSF_OFFSET_8822C(x) \ + ((x) & (~BITS_OFDM_RXTSF_OFFSET_8822C)) +#define BIT_GET_OFDM_RXTSF_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8822C) & \ + BIT_MASK_OFDM_RXTSF_OFFSET_8822C) +#define BIT_SET_OFDM_RXTSF_OFFSET_8822C(x, v) \ + (BIT_CLEAR_OFDM_RXTSF_OFFSET_8822C(x) | BIT_OFDM_RXTSF_OFFSET_8822C(v)) + +/* 2 REG_TSFTR_8822C */ + +#define BIT_SHIFT_TSF_TIMER_V1_8822C 0 +#define BIT_MASK_TSF_TIMER_V1_8822C 0xffffffffL +#define BIT_TSF_TIMER_V1_8822C(x) \ + (((x) & BIT_MASK_TSF_TIMER_V1_8822C) << BIT_SHIFT_TSF_TIMER_V1_8822C) +#define BITS_TSF_TIMER_V1_8822C \ + (BIT_MASK_TSF_TIMER_V1_8822C << BIT_SHIFT_TSF_TIMER_V1_8822C) +#define BIT_CLEAR_TSF_TIMER_V1_8822C(x) ((x) & (~BITS_TSF_TIMER_V1_8822C)) +#define BIT_GET_TSF_TIMER_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_V1_8822C) & BIT_MASK_TSF_TIMER_V1_8822C) +#define BIT_SET_TSF_TIMER_V1_8822C(x, v) \ + (BIT_CLEAR_TSF_TIMER_V1_8822C(x) | BIT_TSF_TIMER_V1_8822C(v)) + +/* 2 REG_TSFTR_1_8822C */ + +#define BIT_SHIFT_TSF_TIMER_V2_8822C 0 +#define BIT_MASK_TSF_TIMER_V2_8822C 0xffffffffL +#define BIT_TSF_TIMER_V2_8822C(x) \ + (((x) & BIT_MASK_TSF_TIMER_V2_8822C) << BIT_SHIFT_TSF_TIMER_V2_8822C) +#define BITS_TSF_TIMER_V2_8822C \ + (BIT_MASK_TSF_TIMER_V2_8822C << BIT_SHIFT_TSF_TIMER_V2_8822C) +#define BIT_CLEAR_TSF_TIMER_V2_8822C(x) ((x) & (~BITS_TSF_TIMER_V2_8822C)) +#define BIT_GET_TSF_TIMER_V2_8822C(x) \ + (((x) >> BIT_SHIFT_TSF_TIMER_V2_8822C) & BIT_MASK_TSF_TIMER_V2_8822C) +#define BIT_SET_TSF_TIMER_V2_8822C(x, v) \ + (BIT_CLEAR_TSF_TIMER_V2_8822C(x) | BIT_TSF_TIMER_V2_8822C(v)) + +/* 2 REG_FREERUN_CNT_8822C */ + +#define BIT_SHIFT_FREERUN_CNT_V1_8822C 0 +#define BIT_MASK_FREERUN_CNT_V1_8822C 0xffffffffL +#define BIT_FREERUN_CNT_V1_8822C(x) \ + (((x) & BIT_MASK_FREERUN_CNT_V1_8822C) \ + << BIT_SHIFT_FREERUN_CNT_V1_8822C) +#define BITS_FREERUN_CNT_V1_8822C \ + (BIT_MASK_FREERUN_CNT_V1_8822C << BIT_SHIFT_FREERUN_CNT_V1_8822C) +#define BIT_CLEAR_FREERUN_CNT_V1_8822C(x) ((x) & (~BITS_FREERUN_CNT_V1_8822C)) +#define BIT_GET_FREERUN_CNT_V1_8822C(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_V1_8822C) & \ + BIT_MASK_FREERUN_CNT_V1_8822C) +#define BIT_SET_FREERUN_CNT_V1_8822C(x, v) \ + (BIT_CLEAR_FREERUN_CNT_V1_8822C(x) | BIT_FREERUN_CNT_V1_8822C(v)) + +/* 2 REG_FREERUN_CNT_1_8822C */ + +#define BIT_SHIFT_FREERUN_CNT_V2_8822C 0 +#define BIT_MASK_FREERUN_CNT_V2_8822C 0xffffffffL +#define BIT_FREERUN_CNT_V2_8822C(x) \ + (((x) & BIT_MASK_FREERUN_CNT_V2_8822C) \ + << BIT_SHIFT_FREERUN_CNT_V2_8822C) +#define BITS_FREERUN_CNT_V2_8822C \ + (BIT_MASK_FREERUN_CNT_V2_8822C << BIT_SHIFT_FREERUN_CNT_V2_8822C) +#define BIT_CLEAR_FREERUN_CNT_V2_8822C(x) ((x) & (~BITS_FREERUN_CNT_V2_8822C)) +#define BIT_GET_FREERUN_CNT_V2_8822C(x) \ + (((x) >> BIT_SHIFT_FREERUN_CNT_V2_8822C) & \ + BIT_MASK_FREERUN_CNT_V2_8822C) +#define BIT_SET_FREERUN_CNT_V2_8822C(x, v) \ + (BIT_CLEAR_FREERUN_CNT_V2_8822C(x) | BIT_FREERUN_CNT_V2_8822C(v)) + +/* 2 REG_ATIMWND1_V1_8822C */ + +#define BIT_SHIFT_ATIMWND1_V1_8822C 0 +#define BIT_MASK_ATIMWND1_V1_8822C 0xff +#define BIT_ATIMWND1_V1_8822C(x) \ + (((x) & BIT_MASK_ATIMWND1_V1_8822C) << BIT_SHIFT_ATIMWND1_V1_8822C) +#define BITS_ATIMWND1_V1_8822C \ + (BIT_MASK_ATIMWND1_V1_8822C << BIT_SHIFT_ATIMWND1_V1_8822C) +#define BIT_CLEAR_ATIMWND1_V1_8822C(x) ((x) & (~BITS_ATIMWND1_V1_8822C)) +#define BIT_GET_ATIMWND1_V1_8822C(x) \ + (((x) >> BIT_SHIFT_ATIMWND1_V1_8822C) & BIT_MASK_ATIMWND1_V1_8822C) +#define BIT_SET_ATIMWND1_V1_8822C(x, v) \ + (BIT_CLEAR_ATIMWND1_V1_8822C(x) | BIT_ATIMWND1_V1_8822C(v)) + +/* 2 REG_TBTT_PROHIBIT_INFRA_8822C */ + +#define BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822C 0 +#define BIT_MASK_TBTT_PROHIBIT_INFRA_8822C 0xff +#define BIT_TBTT_PROHIBIT_INFRA_8822C(x) \ + (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA_8822C) \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822C) +#define BITS_TBTT_PROHIBIT_INFRA_8822C \ + (BIT_MASK_TBTT_PROHIBIT_INFRA_8822C \ + << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822C) +#define BIT_CLEAR_TBTT_PROHIBIT_INFRA_8822C(x) \ + ((x) & (~BITS_TBTT_PROHIBIT_INFRA_8822C)) +#define BIT_GET_TBTT_PROHIBIT_INFRA_8822C(x) \ + (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822C) & \ + BIT_MASK_TBTT_PROHIBIT_INFRA_8822C) +#define BIT_SET_TBTT_PROHIBIT_INFRA_8822C(x, v) \ + (BIT_CLEAR_TBTT_PROHIBIT_INFRA_8822C(x) | \ + BIT_TBTT_PROHIBIT_INFRA_8822C(v)) + +/* 2 REG_CTWND_8822C */ + +#define BIT_SHIFT_CTWND_8822C 0 +#define BIT_MASK_CTWND_8822C 0xff +#define BIT_CTWND_8822C(x) \ + (((x) & BIT_MASK_CTWND_8822C) << BIT_SHIFT_CTWND_8822C) +#define BITS_CTWND_8822C (BIT_MASK_CTWND_8822C << BIT_SHIFT_CTWND_8822C) +#define BIT_CLEAR_CTWND_8822C(x) ((x) & (~BITS_CTWND_8822C)) +#define BIT_GET_CTWND_8822C(x) \ + (((x) >> BIT_SHIFT_CTWND_8822C) & BIT_MASK_CTWND_8822C) +#define BIT_SET_CTWND_8822C(x, v) \ + (BIT_CLEAR_CTWND_8822C(x) | BIT_CTWND_8822C(v)) + +/* 2 REG_BCNIVLCUNT_8822C */ + +#define BIT_SHIFT_BCNIVLCUNT_8822C 0 +#define BIT_MASK_BCNIVLCUNT_8822C 0x7f +#define BIT_BCNIVLCUNT_8822C(x) \ + (((x) & BIT_MASK_BCNIVLCUNT_8822C) << BIT_SHIFT_BCNIVLCUNT_8822C) +#define BITS_BCNIVLCUNT_8822C \ + (BIT_MASK_BCNIVLCUNT_8822C << BIT_SHIFT_BCNIVLCUNT_8822C) +#define BIT_CLEAR_BCNIVLCUNT_8822C(x) ((x) & (~BITS_BCNIVLCUNT_8822C)) +#define BIT_GET_BCNIVLCUNT_8822C(x) \ + (((x) >> BIT_SHIFT_BCNIVLCUNT_8822C) & BIT_MASK_BCNIVLCUNT_8822C) +#define BIT_SET_BCNIVLCUNT_8822C(x, v) \ + (BIT_CLEAR_BCNIVLCUNT_8822C(x) | BIT_BCNIVLCUNT_8822C(v)) + +/* 2 REG_BCNDROPCTRL_8822C */ +#define BIT_BEACON_DROP_EN_8822C BIT(7) + +#define BIT_SHIFT_BEACON_DROP_IVL_8822C 0 +#define BIT_MASK_BEACON_DROP_IVL_8822C 0x7f +#define BIT_BEACON_DROP_IVL_8822C(x) \ + (((x) & BIT_MASK_BEACON_DROP_IVL_8822C) \ + << BIT_SHIFT_BEACON_DROP_IVL_8822C) +#define BITS_BEACON_DROP_IVL_8822C \ + (BIT_MASK_BEACON_DROP_IVL_8822C << BIT_SHIFT_BEACON_DROP_IVL_8822C) +#define BIT_CLEAR_BEACON_DROP_IVL_8822C(x) ((x) & (~BITS_BEACON_DROP_IVL_8822C)) +#define BIT_GET_BEACON_DROP_IVL_8822C(x) \ + (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8822C) & \ + BIT_MASK_BEACON_DROP_IVL_8822C) +#define BIT_SET_BEACON_DROP_IVL_8822C(x, v) \ + (BIT_CLEAR_BEACON_DROP_IVL_8822C(x) | BIT_BEACON_DROP_IVL_8822C(v)) + +/* 2 REG_HGQ_TIMEOUT_PERIOD_8822C */ + +#define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822C 0 +#define BIT_MASK_HGQ_TIMEOUT_PERIOD_8822C 0xff +#define BIT_HGQ_TIMEOUT_PERIOD_8822C(x) \ + (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8822C) \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822C) +#define BITS_HGQ_TIMEOUT_PERIOD_8822C \ + (BIT_MASK_HGQ_TIMEOUT_PERIOD_8822C \ + << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822C) +#define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8822C(x) \ + ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8822C)) +#define BIT_GET_HGQ_TIMEOUT_PERIOD_8822C(x) \ + (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822C) & \ + BIT_MASK_HGQ_TIMEOUT_PERIOD_8822C) +#define BIT_SET_HGQ_TIMEOUT_PERIOD_8822C(x, v) \ + (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8822C(x) | \ + BIT_HGQ_TIMEOUT_PERIOD_8822C(v)) + +/* 2 REG_TXCMD_TIMEOUT_PERIOD_8822C */ + +#define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822C 0 +#define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822C 0xff +#define BIT_TXCMD_TIMEOUT_PERIOD_8822C(x) \ + (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822C) \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822C) +#define BITS_TXCMD_TIMEOUT_PERIOD_8822C \ + (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822C \ + << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822C) +#define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8822C(x) \ + ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8822C)) +#define BIT_GET_TXCMD_TIMEOUT_PERIOD_8822C(x) \ + (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822C) & \ + BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822C) +#define BIT_SET_TXCMD_TIMEOUT_PERIOD_8822C(x, v) \ + (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8822C(x) | \ + BIT_TXCMD_TIMEOUT_PERIOD_8822C(v)) + +/* 2 REG_MISC_CTRL_8822C */ +#define BIT_DIS_MARK_TSF_US_V2_8822C BIT(7) +#define BIT_AUTO_SYNC_BY_TBTT_8822C BIT(6) +#define BIT_DIS_TRX_CAL_BCN_8822C BIT(5) +#define BIT_DIS_TX_CAL_TBTT_8822C BIT(4) +#define BIT_EN_FREECNT_8822C BIT(3) +#define BIT_BCN_AGGRESSION_8822C BIT(2) + +#define BIT_SHIFT_DIS_SECONDARY_CCA_8822C 0 +#define BIT_MASK_DIS_SECONDARY_CCA_8822C 0x3 +#define BIT_DIS_SECONDARY_CCA_8822C(x) \ + (((x) & BIT_MASK_DIS_SECONDARY_CCA_8822C) \ + << BIT_SHIFT_DIS_SECONDARY_CCA_8822C) +#define BITS_DIS_SECONDARY_CCA_8822C \ + (BIT_MASK_DIS_SECONDARY_CCA_8822C << BIT_SHIFT_DIS_SECONDARY_CCA_8822C) +#define BIT_CLEAR_DIS_SECONDARY_CCA_8822C(x) \ + ((x) & (~BITS_DIS_SECONDARY_CCA_8822C)) +#define BIT_GET_DIS_SECONDARY_CCA_8822C(x) \ + (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA_8822C) & \ + BIT_MASK_DIS_SECONDARY_CCA_8822C) +#define BIT_SET_DIS_SECONDARY_CCA_8822C(x, v) \ + (BIT_CLEAR_DIS_SECONDARY_CCA_8822C(x) | BIT_DIS_SECONDARY_CCA_8822C(v)) + +/* 2 REG_BCN_CTRL_CLINT1_8822C */ +#define BIT_CLI1_DIS_RX_BSSID_FIT_8822C BIT(6) +#define BIT_CLI1_DIS_TSF_UDT_8822C BIT(4) +#define BIT_CLI1_EN_BCN_FUNCTION_8822C BIT(3) +#define BIT_CLI1_EN_RXBCN_RPT_8822C BIT(2) +#define BIT_CLI1_ENP2P_CTWINDOW_8822C BIT(1) +#define BIT_CLI1_ENP2P_BCNQ_AREA_8822C BIT(0) + +/* 2 REG_BCN_CTRL_CLINT2_8822C */ +#define BIT_CLI2_DIS_RX_BSSID_FIT_8822C BIT(6) +#define BIT_CLI2_DIS_TSF_UDT_8822C BIT(4) +#define BIT_CLI2_EN_BCN_FUNCTION_8822C BIT(3) +#define BIT_CLI2_EN_RXBCN_RPT_8822C BIT(2) +#define BIT_CLI2_ENP2P_CTWINDOW_8822C BIT(1) +#define BIT_CLI2_ENP2P_BCNQ_AREA_8822C BIT(0) + +/* 2 REG_BCN_CTRL_CLINT3_8822C */ +#define BIT_CLI3_DIS_RX_BSSID_FIT_8822C BIT(6) +#define BIT_CLI3_DIS_TSF_UDT_8822C BIT(4) +#define BIT_CLI3_EN_BCN_FUNCTION_8822C BIT(3) +#define BIT_CLI3_EN_RXBCN_RPT_8822C BIT(2) +#define BIT_CLI3_ENP2P_CTWINDOW_8822C BIT(1) +#define BIT_CLI3_ENP2P_BCNQ_AREA_8822C BIT(0) + +/* 2 REG_EXTEND_CTRL_8822C */ +#define BIT_EN_TSFBIT32_RST_P2P2_8822C BIT(5) +#define BIT_EN_TSFBIT32_RST_P2P1_8822C BIT(4) + +#define BIT_SHIFT_PORT_SEL_8822C 0 +#define BIT_MASK_PORT_SEL_8822C 0x7 +#define BIT_PORT_SEL_8822C(x) \ + (((x) & BIT_MASK_PORT_SEL_8822C) << BIT_SHIFT_PORT_SEL_8822C) +#define BITS_PORT_SEL_8822C \ + (BIT_MASK_PORT_SEL_8822C << BIT_SHIFT_PORT_SEL_8822C) +#define BIT_CLEAR_PORT_SEL_8822C(x) ((x) & (~BITS_PORT_SEL_8822C)) +#define BIT_GET_PORT_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_PORT_SEL_8822C) & BIT_MASK_PORT_SEL_8822C) +#define BIT_SET_PORT_SEL_8822C(x, v) \ + (BIT_CLEAR_PORT_SEL_8822C(x) | BIT_PORT_SEL_8822C(v)) + +/* 2 REG_P2PPS1_SPEC_STATE_8822C */ +#define BIT_P2P1_SPEC_POWER_STATE_8822C BIT(7) +#define BIT_P2P1_SPEC_CTWINDOW_ON_8822C BIT(6) +#define BIT_P2P1_SPEC_BCN_AREA_ON_8822C BIT(5) +#define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX_8822C BIT(4) +#define BIT_P2P1_SPEC_NOA1_OFF_PERIOD_8822C BIT(3) +#define BIT_P2P1_SPEC_FORCE_DOZE1_8822C BIT(2) +#define BIT_P2P1_SPEC_NOA0_OFF_PERIOD_8822C BIT(1) +#define BIT_P2P1_SPEC_FORCE_DOZE0_8822C BIT(0) + +/* 2 REG_P2PPS1_STATE_8822C */ +#define BIT_P2P1_POWER_STATE_8822C BIT(7) +#define BIT_P2P1_CTWINDOW_ON_8822C BIT(6) +#define BIT_P2P1_BEACON_AREA_ON_8822C BIT(5) +#define BIT_P2P1_CTWIN_EARLY_DISTX_8822C BIT(4) +#define BIT_P2P1_NOA1_OFF_PERIOD_8822C BIT(3) +#define BIT_P2P1_FORCE_DOZE1_8822C BIT(2) +#define BIT_P2P1_NOA0_OFF_PERIOD_8822C BIT(1) +#define BIT_P2P1_FORCE_DOZE0_8822C BIT(0) + +/* 2 REG_P2PPS2_SPEC_STATE_8822C */ +#define BIT_P2P2_SPEC_POWER_STATE_8822C BIT(7) +#define BIT_P2P2_SPEC_CTWINDOW_ON_8822C BIT(6) +#define BIT_P2P2_SPEC_BCN_AREA_ON_8822C BIT(5) +#define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX_8822C BIT(4) +#define BIT_P2P2_SPEC_NOA1_OFF_PERIOD_8822C BIT(3) +#define BIT_P2P2_SPEC_FORCE_DOZE1_8822C BIT(2) +#define BIT_P2P2_SPEC_NOA0_OFF_PERIOD_8822C BIT(1) +#define BIT_P2P2_SPEC_FORCE_DOZE0_8822C BIT(0) + +/* 2 REG_P2PPS2_STATE_8822C */ +#define BIT_P2P2_POWER_STATE_8822C BIT(7) +#define BIT_P2P2_CTWINDOW_ON_8822C BIT(6) +#define BIT_P2P2_BEACON_AREA_ON_8822C BIT(5) +#define BIT_P2P2_CTWIN_EARLY_DISTX_8822C BIT(4) +#define BIT_P2P2_NOA1_OFF_PERIOD_8822C BIT(3) +#define BIT_P2P2_FORCE_DOZE1_8822C BIT(2) +#define BIT_P2P2_NOA0_OFF_PERIOD_8822C BIT(1) +#define BIT_P2P2_FORCE_DOZE0_8822C BIT(0) + +/* 2 REG_PS_TIMER0_8822C */ + +#define BIT_SHIFT_PSTIMER0_INT_8822C 5 +#define BIT_MASK_PSTIMER0_INT_8822C 0x7ffffff +#define BIT_PSTIMER0_INT_8822C(x) \ + (((x) & BIT_MASK_PSTIMER0_INT_8822C) << BIT_SHIFT_PSTIMER0_INT_8822C) +#define BITS_PSTIMER0_INT_8822C \ + (BIT_MASK_PSTIMER0_INT_8822C << BIT_SHIFT_PSTIMER0_INT_8822C) +#define BIT_CLEAR_PSTIMER0_INT_8822C(x) ((x) & (~BITS_PSTIMER0_INT_8822C)) +#define BIT_GET_PSTIMER0_INT_8822C(x) \ + (((x) >> BIT_SHIFT_PSTIMER0_INT_8822C) & BIT_MASK_PSTIMER0_INT_8822C) +#define BIT_SET_PSTIMER0_INT_8822C(x, v) \ + (BIT_CLEAR_PSTIMER0_INT_8822C(x) | BIT_PSTIMER0_INT_8822C(v)) + +/* 2 REG_PS_TIMER1_8822C */ + +#define BIT_SHIFT_PSTIMER1_INT_8822C 5 +#define BIT_MASK_PSTIMER1_INT_8822C 0x7ffffff +#define BIT_PSTIMER1_INT_8822C(x) \ + (((x) & BIT_MASK_PSTIMER1_INT_8822C) << BIT_SHIFT_PSTIMER1_INT_8822C) +#define BITS_PSTIMER1_INT_8822C \ + (BIT_MASK_PSTIMER1_INT_8822C << BIT_SHIFT_PSTIMER1_INT_8822C) +#define BIT_CLEAR_PSTIMER1_INT_8822C(x) ((x) & (~BITS_PSTIMER1_INT_8822C)) +#define BIT_GET_PSTIMER1_INT_8822C(x) \ + (((x) >> BIT_SHIFT_PSTIMER1_INT_8822C) & BIT_MASK_PSTIMER1_INT_8822C) +#define BIT_SET_PSTIMER1_INT_8822C(x, v) \ + (BIT_CLEAR_PSTIMER1_INT_8822C(x) | BIT_PSTIMER1_INT_8822C(v)) + +/* 2 REG_PS_TIMER2_8822C */ + +#define BIT_SHIFT_PSTIMER2_INT_8822C 5 +#define BIT_MASK_PSTIMER2_INT_8822C 0x7ffffff +#define BIT_PSTIMER2_INT_8822C(x) \ + (((x) & BIT_MASK_PSTIMER2_INT_8822C) << BIT_SHIFT_PSTIMER2_INT_8822C) +#define BITS_PSTIMER2_INT_8822C \ + (BIT_MASK_PSTIMER2_INT_8822C << BIT_SHIFT_PSTIMER2_INT_8822C) +#define BIT_CLEAR_PSTIMER2_INT_8822C(x) ((x) & (~BITS_PSTIMER2_INT_8822C)) +#define BIT_GET_PSTIMER2_INT_8822C(x) \ + (((x) >> BIT_SHIFT_PSTIMER2_INT_8822C) & BIT_MASK_PSTIMER2_INT_8822C) +#define BIT_SET_PSTIMER2_INT_8822C(x, v) \ + (BIT_CLEAR_PSTIMER2_INT_8822C(x) | BIT_PSTIMER2_INT_8822C(v)) + +/* 2 REG_TBTT_CTN_AREA_8822C */ + +#define BIT_SHIFT_TBTT_CTN_AREA_8822C 0 +#define BIT_MASK_TBTT_CTN_AREA_8822C 0xff +#define BIT_TBTT_CTN_AREA_8822C(x) \ + (((x) & BIT_MASK_TBTT_CTN_AREA_8822C) << BIT_SHIFT_TBTT_CTN_AREA_8822C) +#define BITS_TBTT_CTN_AREA_8822C \ + (BIT_MASK_TBTT_CTN_AREA_8822C << BIT_SHIFT_TBTT_CTN_AREA_8822C) +#define BIT_CLEAR_TBTT_CTN_AREA_8822C(x) ((x) & (~BITS_TBTT_CTN_AREA_8822C)) +#define BIT_GET_TBTT_CTN_AREA_8822C(x) \ + (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8822C) & BIT_MASK_TBTT_CTN_AREA_8822C) +#define BIT_SET_TBTT_CTN_AREA_8822C(x, v) \ + (BIT_CLEAR_TBTT_CTN_AREA_8822C(x) | BIT_TBTT_CTN_AREA_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_FORCE_BCN_IFS_8822C */ + +#define BIT_SHIFT_FORCE_BCN_IFS_8822C 0 +#define BIT_MASK_FORCE_BCN_IFS_8822C 0xff +#define BIT_FORCE_BCN_IFS_8822C(x) \ + (((x) & BIT_MASK_FORCE_BCN_IFS_8822C) << BIT_SHIFT_FORCE_BCN_IFS_8822C) +#define BITS_FORCE_BCN_IFS_8822C \ + (BIT_MASK_FORCE_BCN_IFS_8822C << BIT_SHIFT_FORCE_BCN_IFS_8822C) +#define BIT_CLEAR_FORCE_BCN_IFS_8822C(x) ((x) & (~BITS_FORCE_BCN_IFS_8822C)) +#define BIT_GET_FORCE_BCN_IFS_8822C(x) \ + (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8822C) & BIT_MASK_FORCE_BCN_IFS_8822C) +#define BIT_SET_FORCE_BCN_IFS_8822C(x, v) \ + (BIT_CLEAR_FORCE_BCN_IFS_8822C(x) | BIT_FORCE_BCN_IFS_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_TXOP_MIN_8822C */ +#define BIT_HIQ_NAV_BREAK_EN_8822C BIT(15) +#define BIT_MGQ_NAV_BREAK_EN_8822C BIT(14) + +#define BIT_SHIFT_TXOP_MIN_8822C 0 +#define BIT_MASK_TXOP_MIN_8822C 0x3fff +#define BIT_TXOP_MIN_8822C(x) \ + (((x) & BIT_MASK_TXOP_MIN_8822C) << BIT_SHIFT_TXOP_MIN_8822C) +#define BITS_TXOP_MIN_8822C \ + (BIT_MASK_TXOP_MIN_8822C << BIT_SHIFT_TXOP_MIN_8822C) +#define BIT_CLEAR_TXOP_MIN_8822C(x) ((x) & (~BITS_TXOP_MIN_8822C)) +#define BIT_GET_TXOP_MIN_8822C(x) \ + (((x) >> BIT_SHIFT_TXOP_MIN_8822C) & BIT_MASK_TXOP_MIN_8822C) +#define BIT_SET_TXOP_MIN_8822C(x, v) \ + (BIT_CLEAR_TXOP_MIN_8822C(x) | BIT_TXOP_MIN_8822C(v)) + +/* 2 REG_PRE_BKF_TIME_8822C */ + +#define BIT_SHIFT_PRE_BKF_TIME_8822C 0 +#define BIT_MASK_PRE_BKF_TIME_8822C 0xff +#define BIT_PRE_BKF_TIME_8822C(x) \ + (((x) & BIT_MASK_PRE_BKF_TIME_8822C) << BIT_SHIFT_PRE_BKF_TIME_8822C) +#define BITS_PRE_BKF_TIME_8822C \ + (BIT_MASK_PRE_BKF_TIME_8822C << BIT_SHIFT_PRE_BKF_TIME_8822C) +#define BIT_CLEAR_PRE_BKF_TIME_8822C(x) ((x) & (~BITS_PRE_BKF_TIME_8822C)) +#define BIT_GET_PRE_BKF_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_PRE_BKF_TIME_8822C) & BIT_MASK_PRE_BKF_TIME_8822C) +#define BIT_SET_PRE_BKF_TIME_8822C(x, v) \ + (BIT_CLEAR_PRE_BKF_TIME_8822C(x) | BIT_PRE_BKF_TIME_8822C(v)) + +/* 2 REG_CROSS_TXOP_CTRL_8822C */ +#define BIT_TXFAIL_BREACK_TXOP_EN_8822C BIT(3) +#define BIT_DTIM_BYPASS_8822C BIT(2) +#define BIT_RTS_NAV_TXOP_8822C BIT(1) +#define BIT_NOT_CROSS_TXOP_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_RX_TBTT_SHIFT_V1_8822C */ +#define BIT_RX_TBTT_SHIFT_RW_FLAG_V1_8822C BIT(31) + +#define BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8822C 16 +#define BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8822C 0xfff +#define BIT_RX_TBTT_SHIFT_OFFSET_V1_8822C(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8822C) \ + << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8822C) +#define BITS_RX_TBTT_SHIFT_OFFSET_V1_8822C \ + (BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8822C \ + << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8822C) +#define BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_V1_8822C(x) \ + ((x) & (~BITS_RX_TBTT_SHIFT_OFFSET_V1_8822C)) +#define BIT_GET_RX_TBTT_SHIFT_OFFSET_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8822C) & \ + BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8822C) +#define BIT_SET_RX_TBTT_SHIFT_OFFSET_V1_8822C(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_V1_8822C(x) | \ + BIT_RX_TBTT_SHIFT_OFFSET_V1_8822C(v)) + +#define BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8822C 8 +#define BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8822C 0x7 +#define BIT_RX_TBTT_SHIFT_SEL_V1_8822C(x) \ + (((x) & BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8822C) \ + << BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8822C) +#define BITS_RX_TBTT_SHIFT_SEL_V1_8822C \ + (BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8822C \ + << BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8822C) +#define BIT_CLEAR_RX_TBTT_SHIFT_SEL_V1_8822C(x) \ + ((x) & (~BITS_RX_TBTT_SHIFT_SEL_V1_8822C)) +#define BIT_GET_RX_TBTT_SHIFT_SEL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8822C) & \ + BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8822C) +#define BIT_SET_RX_TBTT_SHIFT_SEL_V1_8822C(x, v) \ + (BIT_CLEAR_RX_TBTT_SHIFT_SEL_V1_8822C(x) | \ + BIT_RX_TBTT_SHIFT_SEL_V1_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_ATIMWND2_8822C */ + +#define BIT_SHIFT_ATIMWND2_8822C 0 +#define BIT_MASK_ATIMWND2_8822C 0xff +#define BIT_ATIMWND2_8822C(x) \ + (((x) & BIT_MASK_ATIMWND2_8822C) << BIT_SHIFT_ATIMWND2_8822C) +#define BITS_ATIMWND2_8822C \ + (BIT_MASK_ATIMWND2_8822C << BIT_SHIFT_ATIMWND2_8822C) +#define BIT_CLEAR_ATIMWND2_8822C(x) ((x) & (~BITS_ATIMWND2_8822C)) +#define BIT_GET_ATIMWND2_8822C(x) \ + (((x) >> BIT_SHIFT_ATIMWND2_8822C) & BIT_MASK_ATIMWND2_8822C) +#define BIT_SET_ATIMWND2_8822C(x, v) \ + (BIT_CLEAR_ATIMWND2_8822C(x) | BIT_ATIMWND2_8822C(v)) + +/* 2 REG_ATIMWND3_8822C */ + +#define BIT_SHIFT_ATIMWND3_8822C 0 +#define BIT_MASK_ATIMWND3_8822C 0xff +#define BIT_ATIMWND3_8822C(x) \ + (((x) & BIT_MASK_ATIMWND3_8822C) << BIT_SHIFT_ATIMWND3_8822C) +#define BITS_ATIMWND3_8822C \ + (BIT_MASK_ATIMWND3_8822C << BIT_SHIFT_ATIMWND3_8822C) +#define BIT_CLEAR_ATIMWND3_8822C(x) ((x) & (~BITS_ATIMWND3_8822C)) +#define BIT_GET_ATIMWND3_8822C(x) \ + (((x) >> BIT_SHIFT_ATIMWND3_8822C) & BIT_MASK_ATIMWND3_8822C) +#define BIT_SET_ATIMWND3_8822C(x, v) \ + (BIT_CLEAR_ATIMWND3_8822C(x) | BIT_ATIMWND3_8822C(v)) + +/* 2 REG_ATIMWND4_8822C */ + +#define BIT_SHIFT_ATIMWND4_8822C 0 +#define BIT_MASK_ATIMWND4_8822C 0xff +#define BIT_ATIMWND4_8822C(x) \ + (((x) & BIT_MASK_ATIMWND4_8822C) << BIT_SHIFT_ATIMWND4_8822C) +#define BITS_ATIMWND4_8822C \ + (BIT_MASK_ATIMWND4_8822C << BIT_SHIFT_ATIMWND4_8822C) +#define BIT_CLEAR_ATIMWND4_8822C(x) ((x) & (~BITS_ATIMWND4_8822C)) +#define BIT_GET_ATIMWND4_8822C(x) \ + (((x) >> BIT_SHIFT_ATIMWND4_8822C) & BIT_MASK_ATIMWND4_8822C) +#define BIT_SET_ATIMWND4_8822C(x, v) \ + (BIT_CLEAR_ATIMWND4_8822C(x) | BIT_ATIMWND4_8822C(v)) + +/* 2 REG_ATIMWND5_8822C */ + +#define BIT_SHIFT_ATIMWND5_8822C 0 +#define BIT_MASK_ATIMWND5_8822C 0xff +#define BIT_ATIMWND5_8822C(x) \ + (((x) & BIT_MASK_ATIMWND5_8822C) << BIT_SHIFT_ATIMWND5_8822C) +#define BITS_ATIMWND5_8822C \ + (BIT_MASK_ATIMWND5_8822C << BIT_SHIFT_ATIMWND5_8822C) +#define BIT_CLEAR_ATIMWND5_8822C(x) ((x) & (~BITS_ATIMWND5_8822C)) +#define BIT_GET_ATIMWND5_8822C(x) \ + (((x) >> BIT_SHIFT_ATIMWND5_8822C) & BIT_MASK_ATIMWND5_8822C) +#define BIT_SET_ATIMWND5_8822C(x, v) \ + (BIT_CLEAR_ATIMWND5_8822C(x) | BIT_ATIMWND5_8822C(v)) + +/* 2 REG_ATIMWND6_8822C */ + +#define BIT_SHIFT_ATIMWND6_8822C 0 +#define BIT_MASK_ATIMWND6_8822C 0xff +#define BIT_ATIMWND6_8822C(x) \ + (((x) & BIT_MASK_ATIMWND6_8822C) << BIT_SHIFT_ATIMWND6_8822C) +#define BITS_ATIMWND6_8822C \ + (BIT_MASK_ATIMWND6_8822C << BIT_SHIFT_ATIMWND6_8822C) +#define BIT_CLEAR_ATIMWND6_8822C(x) ((x) & (~BITS_ATIMWND6_8822C)) +#define BIT_GET_ATIMWND6_8822C(x) \ + (((x) >> BIT_SHIFT_ATIMWND6_8822C) & BIT_MASK_ATIMWND6_8822C) +#define BIT_SET_ATIMWND6_8822C(x, v) \ + (BIT_CLEAR_ATIMWND6_8822C(x) | BIT_ATIMWND6_8822C(v)) + +/* 2 REG_ATIMWND7_8822C */ + +#define BIT_SHIFT_ATIMWND7_8822C 0 +#define BIT_MASK_ATIMWND7_8822C 0xff +#define BIT_ATIMWND7_8822C(x) \ + (((x) & BIT_MASK_ATIMWND7_8822C) << BIT_SHIFT_ATIMWND7_8822C) +#define BITS_ATIMWND7_8822C \ + (BIT_MASK_ATIMWND7_8822C << BIT_SHIFT_ATIMWND7_8822C) +#define BIT_CLEAR_ATIMWND7_8822C(x) ((x) & (~BITS_ATIMWND7_8822C)) +#define BIT_GET_ATIMWND7_8822C(x) \ + (((x) >> BIT_SHIFT_ATIMWND7_8822C) & BIT_MASK_ATIMWND7_8822C) +#define BIT_SET_ATIMWND7_8822C(x, v) \ + (BIT_CLEAR_ATIMWND7_8822C(x) | BIT_ATIMWND7_8822C(v)) + +/* 2 REG_ATIMUGT_8822C */ + +#define BIT_SHIFT_ATIM_URGENT_8822C 0 +#define BIT_MASK_ATIM_URGENT_8822C 0xff +#define BIT_ATIM_URGENT_8822C(x) \ + (((x) & BIT_MASK_ATIM_URGENT_8822C) << BIT_SHIFT_ATIM_URGENT_8822C) +#define BITS_ATIM_URGENT_8822C \ + (BIT_MASK_ATIM_URGENT_8822C << BIT_SHIFT_ATIM_URGENT_8822C) +#define BIT_CLEAR_ATIM_URGENT_8822C(x) ((x) & (~BITS_ATIM_URGENT_8822C)) +#define BIT_GET_ATIM_URGENT_8822C(x) \ + (((x) >> BIT_SHIFT_ATIM_URGENT_8822C) & BIT_MASK_ATIM_URGENT_8822C) +#define BIT_SET_ATIM_URGENT_8822C(x, v) \ + (BIT_CLEAR_ATIM_URGENT_8822C(x) | BIT_ATIM_URGENT_8822C(v)) + +/* 2 REG_HIQ_NO_LMT_EN_8822C */ +#define BIT_HIQ_NO_LMT_EN_VAP7_8822C BIT(7) +#define BIT_HIQ_NO_LMT_EN_VAP6_8822C BIT(6) +#define BIT_HIQ_NO_LMT_EN_VAP5_8822C BIT(5) +#define BIT_HIQ_NO_LMT_EN_VAP4_8822C BIT(4) +#define BIT_HIQ_NO_LMT_EN_VAP3_8822C BIT(3) +#define BIT_HIQ_NO_LMT_EN_VAP2_8822C BIT(2) +#define BIT_HIQ_NO_LMT_EN_VAP1_8822C BIT(1) +#define BIT_HIQ_NO_LMT_EN_ROOT_8822C BIT(0) + +/* 2 REG_DTIM_COUNTER_ROOT_8822C */ + +#define BIT_SHIFT_DTIM_COUNT_ROOT_8822C 0 +#define BIT_MASK_DTIM_COUNT_ROOT_8822C 0xff +#define BIT_DTIM_COUNT_ROOT_8822C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_ROOT_8822C) \ + << BIT_SHIFT_DTIM_COUNT_ROOT_8822C) +#define BITS_DTIM_COUNT_ROOT_8822C \ + (BIT_MASK_DTIM_COUNT_ROOT_8822C << BIT_SHIFT_DTIM_COUNT_ROOT_8822C) +#define BIT_CLEAR_DTIM_COUNT_ROOT_8822C(x) ((x) & (~BITS_DTIM_COUNT_ROOT_8822C)) +#define BIT_GET_DTIM_COUNT_ROOT_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT_8822C) & \ + BIT_MASK_DTIM_COUNT_ROOT_8822C) +#define BIT_SET_DTIM_COUNT_ROOT_8822C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_ROOT_8822C(x) | BIT_DTIM_COUNT_ROOT_8822C(v)) + +/* 2 REG_DTIM_COUNTER_VAP1_8822C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP1_8822C 0 +#define BIT_MASK_DTIM_COUNT_VAP1_8822C 0xff +#define BIT_DTIM_COUNT_VAP1_8822C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP1_8822C) \ + << BIT_SHIFT_DTIM_COUNT_VAP1_8822C) +#define BITS_DTIM_COUNT_VAP1_8822C \ + (BIT_MASK_DTIM_COUNT_VAP1_8822C << BIT_SHIFT_DTIM_COUNT_VAP1_8822C) +#define BIT_CLEAR_DTIM_COUNT_VAP1_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP1_8822C)) +#define BIT_GET_DTIM_COUNT_VAP1_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1_8822C) & \ + BIT_MASK_DTIM_COUNT_VAP1_8822C) +#define BIT_SET_DTIM_COUNT_VAP1_8822C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP1_8822C(x) | BIT_DTIM_COUNT_VAP1_8822C(v)) + +/* 2 REG_DTIM_COUNTER_VAP2_8822C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP2_8822C 0 +#define BIT_MASK_DTIM_COUNT_VAP2_8822C 0xff +#define BIT_DTIM_COUNT_VAP2_8822C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP2_8822C) \ + << BIT_SHIFT_DTIM_COUNT_VAP2_8822C) +#define BITS_DTIM_COUNT_VAP2_8822C \ + (BIT_MASK_DTIM_COUNT_VAP2_8822C << BIT_SHIFT_DTIM_COUNT_VAP2_8822C) +#define BIT_CLEAR_DTIM_COUNT_VAP2_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP2_8822C)) +#define BIT_GET_DTIM_COUNT_VAP2_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2_8822C) & \ + BIT_MASK_DTIM_COUNT_VAP2_8822C) +#define BIT_SET_DTIM_COUNT_VAP2_8822C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP2_8822C(x) | BIT_DTIM_COUNT_VAP2_8822C(v)) + +/* 2 REG_DTIM_COUNTER_VAP3_8822C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP3_8822C 0 +#define BIT_MASK_DTIM_COUNT_VAP3_8822C 0xff +#define BIT_DTIM_COUNT_VAP3_8822C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP3_8822C) \ + << BIT_SHIFT_DTIM_COUNT_VAP3_8822C) +#define BITS_DTIM_COUNT_VAP3_8822C \ + (BIT_MASK_DTIM_COUNT_VAP3_8822C << BIT_SHIFT_DTIM_COUNT_VAP3_8822C) +#define BIT_CLEAR_DTIM_COUNT_VAP3_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP3_8822C)) +#define BIT_GET_DTIM_COUNT_VAP3_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3_8822C) & \ + BIT_MASK_DTIM_COUNT_VAP3_8822C) +#define BIT_SET_DTIM_COUNT_VAP3_8822C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP3_8822C(x) | BIT_DTIM_COUNT_VAP3_8822C(v)) + +/* 2 REG_DTIM_COUNTER_VAP4_8822C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP4_8822C 0 +#define BIT_MASK_DTIM_COUNT_VAP4_8822C 0xff +#define BIT_DTIM_COUNT_VAP4_8822C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP4_8822C) \ + << BIT_SHIFT_DTIM_COUNT_VAP4_8822C) +#define BITS_DTIM_COUNT_VAP4_8822C \ + (BIT_MASK_DTIM_COUNT_VAP4_8822C << BIT_SHIFT_DTIM_COUNT_VAP4_8822C) +#define BIT_CLEAR_DTIM_COUNT_VAP4_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP4_8822C)) +#define BIT_GET_DTIM_COUNT_VAP4_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4_8822C) & \ + BIT_MASK_DTIM_COUNT_VAP4_8822C) +#define BIT_SET_DTIM_COUNT_VAP4_8822C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP4_8822C(x) | BIT_DTIM_COUNT_VAP4_8822C(v)) + +/* 2 REG_DTIM_COUNTER_VAP5_8822C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP5_8822C 0 +#define BIT_MASK_DTIM_COUNT_VAP5_8822C 0xff +#define BIT_DTIM_COUNT_VAP5_8822C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP5_8822C) \ + << BIT_SHIFT_DTIM_COUNT_VAP5_8822C) +#define BITS_DTIM_COUNT_VAP5_8822C \ + (BIT_MASK_DTIM_COUNT_VAP5_8822C << BIT_SHIFT_DTIM_COUNT_VAP5_8822C) +#define BIT_CLEAR_DTIM_COUNT_VAP5_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP5_8822C)) +#define BIT_GET_DTIM_COUNT_VAP5_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5_8822C) & \ + BIT_MASK_DTIM_COUNT_VAP5_8822C) +#define BIT_SET_DTIM_COUNT_VAP5_8822C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP5_8822C(x) | BIT_DTIM_COUNT_VAP5_8822C(v)) + +/* 2 REG_DTIM_COUNTER_VAP6_8822C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP6_8822C 0 +#define BIT_MASK_DTIM_COUNT_VAP6_8822C 0xff +#define BIT_DTIM_COUNT_VAP6_8822C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP6_8822C) \ + << BIT_SHIFT_DTIM_COUNT_VAP6_8822C) +#define BITS_DTIM_COUNT_VAP6_8822C \ + (BIT_MASK_DTIM_COUNT_VAP6_8822C << BIT_SHIFT_DTIM_COUNT_VAP6_8822C) +#define BIT_CLEAR_DTIM_COUNT_VAP6_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP6_8822C)) +#define BIT_GET_DTIM_COUNT_VAP6_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6_8822C) & \ + BIT_MASK_DTIM_COUNT_VAP6_8822C) +#define BIT_SET_DTIM_COUNT_VAP6_8822C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP6_8822C(x) | BIT_DTIM_COUNT_VAP6_8822C(v)) + +/* 2 REG_DTIM_COUNTER_VAP7_8822C */ + +#define BIT_SHIFT_DTIM_COUNT_VAP7_8822C 0 +#define BIT_MASK_DTIM_COUNT_VAP7_8822C 0xff +#define BIT_DTIM_COUNT_VAP7_8822C(x) \ + (((x) & BIT_MASK_DTIM_COUNT_VAP7_8822C) \ + << BIT_SHIFT_DTIM_COUNT_VAP7_8822C) +#define BITS_DTIM_COUNT_VAP7_8822C \ + (BIT_MASK_DTIM_COUNT_VAP7_8822C << BIT_SHIFT_DTIM_COUNT_VAP7_8822C) +#define BIT_CLEAR_DTIM_COUNT_VAP7_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP7_8822C)) +#define BIT_GET_DTIM_COUNT_VAP7_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7_8822C) & \ + BIT_MASK_DTIM_COUNT_VAP7_8822C) +#define BIT_SET_DTIM_COUNT_VAP7_8822C(x, v) \ + (BIT_CLEAR_DTIM_COUNT_VAP7_8822C(x) | BIT_DTIM_COUNT_VAP7_8822C(v)) + +/* 2 REG_DIS_ATIM_8822C */ +#define BIT_DIS_ATIM_VAP7_8822C BIT(7) +#define BIT_DIS_ATIM_VAP6_8822C BIT(6) +#define BIT_DIS_ATIM_VAP5_8822C BIT(5) +#define BIT_DIS_ATIM_VAP4_8822C BIT(4) +#define BIT_DIS_ATIM_VAP3_8822C BIT(3) +#define BIT_DIS_ATIM_VAP2_8822C BIT(2) +#define BIT_DIS_ATIM_VAP1_8822C BIT(1) +#define BIT_DIS_ATIM_ROOT_8822C BIT(0) + +/* 2 REG_EARLY_128US_8822C */ + +#define BIT_SHIFT_TSFT_SEL_TIMER1_8822C 3 +#define BIT_MASK_TSFT_SEL_TIMER1_8822C 0x7 +#define BIT_TSFT_SEL_TIMER1_8822C(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER1_8822C) \ + << BIT_SHIFT_TSFT_SEL_TIMER1_8822C) +#define BITS_TSFT_SEL_TIMER1_8822C \ + (BIT_MASK_TSFT_SEL_TIMER1_8822C << BIT_SHIFT_TSFT_SEL_TIMER1_8822C) +#define BIT_CLEAR_TSFT_SEL_TIMER1_8822C(x) ((x) & (~BITS_TSFT_SEL_TIMER1_8822C)) +#define BIT_GET_TSFT_SEL_TIMER1_8822C(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1_8822C) & \ + BIT_MASK_TSFT_SEL_TIMER1_8822C) +#define BIT_SET_TSFT_SEL_TIMER1_8822C(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER1_8822C(x) | BIT_TSFT_SEL_TIMER1_8822C(v)) + +#define BIT_SHIFT_EARLY_128US_8822C 0 +#define BIT_MASK_EARLY_128US_8822C 0x7 +#define BIT_EARLY_128US_8822C(x) \ + (((x) & BIT_MASK_EARLY_128US_8822C) << BIT_SHIFT_EARLY_128US_8822C) +#define BITS_EARLY_128US_8822C \ + (BIT_MASK_EARLY_128US_8822C << BIT_SHIFT_EARLY_128US_8822C) +#define BIT_CLEAR_EARLY_128US_8822C(x) ((x) & (~BITS_EARLY_128US_8822C)) +#define BIT_GET_EARLY_128US_8822C(x) \ + (((x) >> BIT_SHIFT_EARLY_128US_8822C) & BIT_MASK_EARLY_128US_8822C) +#define BIT_SET_EARLY_128US_8822C(x, v) \ + (BIT_CLEAR_EARLY_128US_8822C(x) | BIT_EARLY_128US_8822C(v)) + +/* 2 REG_P2PPS1_CTRL_8822C */ +#define BIT_P2P1_CTW_ALLSTASLEEP_8822C BIT(7) +#define BIT_P2P1_OFF_DISTX_EN_8822C BIT(6) +#define BIT_P2P1_PWR_MGT_EN_8822C BIT(5) +#define BIT_P2P1_NOA1_EN_8822C BIT(2) +#define BIT_P2P1_NOA0_EN_8822C BIT(1) + +/* 2 REG_P2PPS2_CTRL_8822C */ +#define BIT_P2P2_CTW_ALLSTASLEEP_8822C BIT(7) +#define BIT_P2P2_OFF_DISTX_EN_8822C BIT(6) +#define BIT_P2P2_PWR_MGT_EN_8822C BIT(5) +#define BIT_P2P2_NOA1_EN_8822C BIT(2) +#define BIT_P2P2_NOA0_EN_8822C BIT(1) + +/* 2 REG_TIMER0_SRC_SEL_8822C */ + +#define BIT_SHIFT_SYNC_CLI_SEL_8822C 4 +#define BIT_MASK_SYNC_CLI_SEL_8822C 0x7 +#define BIT_SYNC_CLI_SEL_8822C(x) \ + (((x) & BIT_MASK_SYNC_CLI_SEL_8822C) << BIT_SHIFT_SYNC_CLI_SEL_8822C) +#define BITS_SYNC_CLI_SEL_8822C \ + (BIT_MASK_SYNC_CLI_SEL_8822C << BIT_SHIFT_SYNC_CLI_SEL_8822C) +#define BIT_CLEAR_SYNC_CLI_SEL_8822C(x) ((x) & (~BITS_SYNC_CLI_SEL_8822C)) +#define BIT_GET_SYNC_CLI_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_SYNC_CLI_SEL_8822C) & BIT_MASK_SYNC_CLI_SEL_8822C) +#define BIT_SET_SYNC_CLI_SEL_8822C(x, v) \ + (BIT_CLEAR_SYNC_CLI_SEL_8822C(x) | BIT_SYNC_CLI_SEL_8822C(v)) + +#define BIT_SHIFT_TSFT_SEL_TIMER0_8822C 0 +#define BIT_MASK_TSFT_SEL_TIMER0_8822C 0x7 +#define BIT_TSFT_SEL_TIMER0_8822C(x) \ + (((x) & BIT_MASK_TSFT_SEL_TIMER0_8822C) \ + << BIT_SHIFT_TSFT_SEL_TIMER0_8822C) +#define BITS_TSFT_SEL_TIMER0_8822C \ + (BIT_MASK_TSFT_SEL_TIMER0_8822C << BIT_SHIFT_TSFT_SEL_TIMER0_8822C) +#define BIT_CLEAR_TSFT_SEL_TIMER0_8822C(x) ((x) & (~BITS_TSFT_SEL_TIMER0_8822C)) +#define BIT_GET_TSFT_SEL_TIMER0_8822C(x) \ + (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0_8822C) & \ + BIT_MASK_TSFT_SEL_TIMER0_8822C) +#define BIT_SET_TSFT_SEL_TIMER0_8822C(x, v) \ + (BIT_CLEAR_TSFT_SEL_TIMER0_8822C(x) | BIT_TSFT_SEL_TIMER0_8822C(v)) + +/* 2 REG_NOA_UNIT_SEL_8822C */ + +#define BIT_SHIFT_NOA_UNIT2_SEL_8822C 8 +#define BIT_MASK_NOA_UNIT2_SEL_8822C 0x7 +#define BIT_NOA_UNIT2_SEL_8822C(x) \ + (((x) & BIT_MASK_NOA_UNIT2_SEL_8822C) << BIT_SHIFT_NOA_UNIT2_SEL_8822C) +#define BITS_NOA_UNIT2_SEL_8822C \ + (BIT_MASK_NOA_UNIT2_SEL_8822C << BIT_SHIFT_NOA_UNIT2_SEL_8822C) +#define BIT_CLEAR_NOA_UNIT2_SEL_8822C(x) ((x) & (~BITS_NOA_UNIT2_SEL_8822C)) +#define BIT_GET_NOA_UNIT2_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_8822C) & BIT_MASK_NOA_UNIT2_SEL_8822C) +#define BIT_SET_NOA_UNIT2_SEL_8822C(x, v) \ + (BIT_CLEAR_NOA_UNIT2_SEL_8822C(x) | BIT_NOA_UNIT2_SEL_8822C(v)) + +#define BIT_SHIFT_NOA_UNIT1_SEL_8822C 4 +#define BIT_MASK_NOA_UNIT1_SEL_8822C 0x7 +#define BIT_NOA_UNIT1_SEL_8822C(x) \ + (((x) & BIT_MASK_NOA_UNIT1_SEL_8822C) << BIT_SHIFT_NOA_UNIT1_SEL_8822C) +#define BITS_NOA_UNIT1_SEL_8822C \ + (BIT_MASK_NOA_UNIT1_SEL_8822C << BIT_SHIFT_NOA_UNIT1_SEL_8822C) +#define BIT_CLEAR_NOA_UNIT1_SEL_8822C(x) ((x) & (~BITS_NOA_UNIT1_SEL_8822C)) +#define BIT_GET_NOA_UNIT1_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_8822C) & BIT_MASK_NOA_UNIT1_SEL_8822C) +#define BIT_SET_NOA_UNIT1_SEL_8822C(x, v) \ + (BIT_CLEAR_NOA_UNIT1_SEL_8822C(x) | BIT_NOA_UNIT1_SEL_8822C(v)) + +#define BIT_SHIFT_NOA_UNIT0_SEL_8822C 0 +#define BIT_MASK_NOA_UNIT0_SEL_8822C 0x7 +#define BIT_NOA_UNIT0_SEL_8822C(x) \ + (((x) & BIT_MASK_NOA_UNIT0_SEL_8822C) << BIT_SHIFT_NOA_UNIT0_SEL_8822C) +#define BITS_NOA_UNIT0_SEL_8822C \ + (BIT_MASK_NOA_UNIT0_SEL_8822C << BIT_SHIFT_NOA_UNIT0_SEL_8822C) +#define BIT_CLEAR_NOA_UNIT0_SEL_8822C(x) ((x) & (~BITS_NOA_UNIT0_SEL_8822C)) +#define BIT_GET_NOA_UNIT0_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_8822C) & BIT_MASK_NOA_UNIT0_SEL_8822C) +#define BIT_SET_NOA_UNIT0_SEL_8822C(x, v) \ + (BIT_CLEAR_NOA_UNIT0_SEL_8822C(x) | BIT_NOA_UNIT0_SEL_8822C(v)) + +/* 2 REG_P2POFF_DIS_TXTIME_8822C */ + +#define BIT_SHIFT_P2POFF_DIS_TXTIME_8822C 0 +#define BIT_MASK_P2POFF_DIS_TXTIME_8822C 0xff +#define BIT_P2POFF_DIS_TXTIME_8822C(x) \ + (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8822C) \ + << BIT_SHIFT_P2POFF_DIS_TXTIME_8822C) +#define BITS_P2POFF_DIS_TXTIME_8822C \ + (BIT_MASK_P2POFF_DIS_TXTIME_8822C << BIT_SHIFT_P2POFF_DIS_TXTIME_8822C) +#define BIT_CLEAR_P2POFF_DIS_TXTIME_8822C(x) \ + ((x) & (~BITS_P2POFF_DIS_TXTIME_8822C)) +#define BIT_GET_P2POFF_DIS_TXTIME_8822C(x) \ + (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8822C) & \ + BIT_MASK_P2POFF_DIS_TXTIME_8822C) +#define BIT_SET_P2POFF_DIS_TXTIME_8822C(x, v) \ + (BIT_CLEAR_P2POFF_DIS_TXTIME_8822C(x) | BIT_P2POFF_DIS_TXTIME_8822C(v)) + +/* 2 REG_MBSSID_BCN_SPACE2_8822C */ + +#define BIT_SHIFT_BCN_SPACE_CLINT2_8822C 16 +#define BIT_MASK_BCN_SPACE_CLINT2_8822C 0xfff +#define BIT_BCN_SPACE_CLINT2_8822C(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT2_8822C) \ + << BIT_SHIFT_BCN_SPACE_CLINT2_8822C) +#define BITS_BCN_SPACE_CLINT2_8822C \ + (BIT_MASK_BCN_SPACE_CLINT2_8822C << BIT_SHIFT_BCN_SPACE_CLINT2_8822C) +#define BIT_CLEAR_BCN_SPACE_CLINT2_8822C(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT2_8822C)) +#define BIT_GET_BCN_SPACE_CLINT2_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2_8822C) & \ + BIT_MASK_BCN_SPACE_CLINT2_8822C) +#define BIT_SET_BCN_SPACE_CLINT2_8822C(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT2_8822C(x) | BIT_BCN_SPACE_CLINT2_8822C(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT1_8822C 0 +#define BIT_MASK_BCN_SPACE_CLINT1_8822C 0xfff +#define BIT_BCN_SPACE_CLINT1_8822C(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT1_8822C) \ + << BIT_SHIFT_BCN_SPACE_CLINT1_8822C) +#define BITS_BCN_SPACE_CLINT1_8822C \ + (BIT_MASK_BCN_SPACE_CLINT1_8822C << BIT_SHIFT_BCN_SPACE_CLINT1_8822C) +#define BIT_CLEAR_BCN_SPACE_CLINT1_8822C(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT1_8822C)) +#define BIT_GET_BCN_SPACE_CLINT1_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1_8822C) & \ + BIT_MASK_BCN_SPACE_CLINT1_8822C) +#define BIT_SET_BCN_SPACE_CLINT1_8822C(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT1_8822C(x) | BIT_BCN_SPACE_CLINT1_8822C(v)) + +/* 2 REG_MBSSID_BCN_SPACE3_8822C */ + +#define BIT_SHIFT_SUB_BCN_SPACE_8822C 16 +#define BIT_MASK_SUB_BCN_SPACE_8822C 0xff +#define BIT_SUB_BCN_SPACE_8822C(x) \ + (((x) & BIT_MASK_SUB_BCN_SPACE_8822C) << BIT_SHIFT_SUB_BCN_SPACE_8822C) +#define BITS_SUB_BCN_SPACE_8822C \ + (BIT_MASK_SUB_BCN_SPACE_8822C << BIT_SHIFT_SUB_BCN_SPACE_8822C) +#define BIT_CLEAR_SUB_BCN_SPACE_8822C(x) ((x) & (~BITS_SUB_BCN_SPACE_8822C)) +#define BIT_GET_SUB_BCN_SPACE_8822C(x) \ + (((x) >> BIT_SHIFT_SUB_BCN_SPACE_8822C) & BIT_MASK_SUB_BCN_SPACE_8822C) +#define BIT_SET_SUB_BCN_SPACE_8822C(x, v) \ + (BIT_CLEAR_SUB_BCN_SPACE_8822C(x) | BIT_SUB_BCN_SPACE_8822C(v)) + +#define BIT_SHIFT_BCN_SPACE_CLINT3_8822C 0 +#define BIT_MASK_BCN_SPACE_CLINT3_8822C 0xfff +#define BIT_BCN_SPACE_CLINT3_8822C(x) \ + (((x) & BIT_MASK_BCN_SPACE_CLINT3_8822C) \ + << BIT_SHIFT_BCN_SPACE_CLINT3_8822C) +#define BITS_BCN_SPACE_CLINT3_8822C \ + (BIT_MASK_BCN_SPACE_CLINT3_8822C << BIT_SHIFT_BCN_SPACE_CLINT3_8822C) +#define BIT_CLEAR_BCN_SPACE_CLINT3_8822C(x) \ + ((x) & (~BITS_BCN_SPACE_CLINT3_8822C)) +#define BIT_GET_BCN_SPACE_CLINT3_8822C(x) \ + (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3_8822C) & \ + BIT_MASK_BCN_SPACE_CLINT3_8822C) +#define BIT_SET_BCN_SPACE_CLINT3_8822C(x, v) \ + (BIT_CLEAR_BCN_SPACE_CLINT3_8822C(x) | BIT_BCN_SPACE_CLINT3_8822C(v)) + +/* 2 REG_ACMHWCTRL_8822C */ +#define BIT_BEQ_ACM_STATUS_8822C BIT(7) +#define BIT_VIQ_ACM_STATUS_8822C BIT(6) +#define BIT_VOQ_ACM_STATUS_8822C BIT(5) +#define BIT_BEQ_ACM_EN_8822C BIT(3) +#define BIT_VIQ_ACM_EN_8822C BIT(2) +#define BIT_VOQ_ACM_EN_8822C BIT(1) +#define BIT_ACMHWEN_8822C BIT(0) + +/* 2 REG_ACMRSTCTRL_8822C */ +#define BIT_BE_ACM_RESET_USED_TIME_8822C BIT(2) +#define BIT_VI_ACM_RESET_USED_TIME_8822C BIT(1) +#define BIT_VO_ACM_RESET_USED_TIME_8822C BIT(0) + +/* 2 REG_ACMAVG_8822C */ + +#define BIT_SHIFT_AVGPERIOD_8822C 0 +#define BIT_MASK_AVGPERIOD_8822C 0xffff +#define BIT_AVGPERIOD_8822C(x) \ + (((x) & BIT_MASK_AVGPERIOD_8822C) << BIT_SHIFT_AVGPERIOD_8822C) +#define BITS_AVGPERIOD_8822C \ + (BIT_MASK_AVGPERIOD_8822C << BIT_SHIFT_AVGPERIOD_8822C) +#define BIT_CLEAR_AVGPERIOD_8822C(x) ((x) & (~BITS_AVGPERIOD_8822C)) +#define BIT_GET_AVGPERIOD_8822C(x) \ + (((x) >> BIT_SHIFT_AVGPERIOD_8822C) & BIT_MASK_AVGPERIOD_8822C) +#define BIT_SET_AVGPERIOD_8822C(x, v) \ + (BIT_CLEAR_AVGPERIOD_8822C(x) | BIT_AVGPERIOD_8822C(v)) + +/* 2 REG_VO_ADMTIME_8822C */ + +#define BIT_SHIFT_VO_ADMITTED_TIME_8822C 0 +#define BIT_MASK_VO_ADMITTED_TIME_8822C 0xffff +#define BIT_VO_ADMITTED_TIME_8822C(x) \ + (((x) & BIT_MASK_VO_ADMITTED_TIME_8822C) \ + << BIT_SHIFT_VO_ADMITTED_TIME_8822C) +#define BITS_VO_ADMITTED_TIME_8822C \ + (BIT_MASK_VO_ADMITTED_TIME_8822C << BIT_SHIFT_VO_ADMITTED_TIME_8822C) +#define BIT_CLEAR_VO_ADMITTED_TIME_8822C(x) \ + ((x) & (~BITS_VO_ADMITTED_TIME_8822C)) +#define BIT_GET_VO_ADMITTED_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8822C) & \ + BIT_MASK_VO_ADMITTED_TIME_8822C) +#define BIT_SET_VO_ADMITTED_TIME_8822C(x, v) \ + (BIT_CLEAR_VO_ADMITTED_TIME_8822C(x) | BIT_VO_ADMITTED_TIME_8822C(v)) + +/* 2 REG_VI_ADMTIME_8822C */ + +#define BIT_SHIFT_VI_ADMITTED_TIME_8822C 0 +#define BIT_MASK_VI_ADMITTED_TIME_8822C 0xffff +#define BIT_VI_ADMITTED_TIME_8822C(x) \ + (((x) & BIT_MASK_VI_ADMITTED_TIME_8822C) \ + << BIT_SHIFT_VI_ADMITTED_TIME_8822C) +#define BITS_VI_ADMITTED_TIME_8822C \ + (BIT_MASK_VI_ADMITTED_TIME_8822C << BIT_SHIFT_VI_ADMITTED_TIME_8822C) +#define BIT_CLEAR_VI_ADMITTED_TIME_8822C(x) \ + ((x) & (~BITS_VI_ADMITTED_TIME_8822C)) +#define BIT_GET_VI_ADMITTED_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8822C) & \ + BIT_MASK_VI_ADMITTED_TIME_8822C) +#define BIT_SET_VI_ADMITTED_TIME_8822C(x, v) \ + (BIT_CLEAR_VI_ADMITTED_TIME_8822C(x) | BIT_VI_ADMITTED_TIME_8822C(v)) + +/* 2 REG_BE_ADMTIME_8822C */ + +#define BIT_SHIFT_BE_ADMITTED_TIME_8822C 0 +#define BIT_MASK_BE_ADMITTED_TIME_8822C 0xffff +#define BIT_BE_ADMITTED_TIME_8822C(x) \ + (((x) & BIT_MASK_BE_ADMITTED_TIME_8822C) \ + << BIT_SHIFT_BE_ADMITTED_TIME_8822C) +#define BITS_BE_ADMITTED_TIME_8822C \ + (BIT_MASK_BE_ADMITTED_TIME_8822C << BIT_SHIFT_BE_ADMITTED_TIME_8822C) +#define BIT_CLEAR_BE_ADMITTED_TIME_8822C(x) \ + ((x) & (~BITS_BE_ADMITTED_TIME_8822C)) +#define BIT_GET_BE_ADMITTED_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8822C) & \ + BIT_MASK_BE_ADMITTED_TIME_8822C) +#define BIT_SET_BE_ADMITTED_TIME_8822C(x, v) \ + (BIT_CLEAR_BE_ADMITTED_TIME_8822C(x) | BIT_BE_ADMITTED_TIME_8822C(v)) + +/* 2 REG_MAC_HEADER_NAV_OFFSET_8822C */ + +#define BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8822C 0 +#define BIT_MASK_MAC_HEADER_NAV_OFFSET_8822C 0xff +#define BIT_MAC_HEADER_NAV_OFFSET_8822C(x) \ + (((x) & BIT_MASK_MAC_HEADER_NAV_OFFSET_8822C) \ + << BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8822C) +#define BITS_MAC_HEADER_NAV_OFFSET_8822C \ + (BIT_MASK_MAC_HEADER_NAV_OFFSET_8822C \ + << BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8822C) +#define BIT_CLEAR_MAC_HEADER_NAV_OFFSET_8822C(x) \ + ((x) & (~BITS_MAC_HEADER_NAV_OFFSET_8822C)) +#define BIT_GET_MAC_HEADER_NAV_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8822C) & \ + BIT_MASK_MAC_HEADER_NAV_OFFSET_8822C) +#define BIT_SET_MAC_HEADER_NAV_OFFSET_8822C(x, v) \ + (BIT_CLEAR_MAC_HEADER_NAV_OFFSET_8822C(x) | \ + BIT_MAC_HEADER_NAV_OFFSET_8822C(v)) + +/* 2 REG_DIS_NDPA_NAV_CHECK_8822C */ +#define BIT_CHG_POWER_BCN_AREA_V1_8822C BIT(1) +#define BIT_DIS_NDPA_NAV_CHECK_8822C BIT(0) + +/* 2 REG_EDCA_RANDOM_GEN_8822C */ + +#define BIT_SHIFT_RANDOM_GEN_8822C 0 +#define BIT_MASK_RANDOM_GEN_8822C 0xffffff +#define BIT_RANDOM_GEN_8822C(x) \ + (((x) & BIT_MASK_RANDOM_GEN_8822C) << BIT_SHIFT_RANDOM_GEN_8822C) +#define BITS_RANDOM_GEN_8822C \ + (BIT_MASK_RANDOM_GEN_8822C << BIT_SHIFT_RANDOM_GEN_8822C) +#define BIT_CLEAR_RANDOM_GEN_8822C(x) ((x) & (~BITS_RANDOM_GEN_8822C)) +#define BIT_GET_RANDOM_GEN_8822C(x) \ + (((x) >> BIT_SHIFT_RANDOM_GEN_8822C) & BIT_MASK_RANDOM_GEN_8822C) +#define BIT_SET_RANDOM_GEN_8822C(x, v) \ + (BIT_CLEAR_RANDOM_GEN_8822C(x) | BIT_RANDOM_GEN_8822C(v)) + +/* 2 REG_TXCMD_NOA_SEL_8822C */ + +#define BIT_SHIFT_NOA_SEL_V2_8822C 4 +#define BIT_MASK_NOA_SEL_V2_8822C 0x7 +#define BIT_NOA_SEL_V2_8822C(x) \ + (((x) & BIT_MASK_NOA_SEL_V2_8822C) << BIT_SHIFT_NOA_SEL_V2_8822C) +#define BITS_NOA_SEL_V2_8822C \ + (BIT_MASK_NOA_SEL_V2_8822C << BIT_SHIFT_NOA_SEL_V2_8822C) +#define BIT_CLEAR_NOA_SEL_V2_8822C(x) ((x) & (~BITS_NOA_SEL_V2_8822C)) +#define BIT_GET_NOA_SEL_V2_8822C(x) \ + (((x) >> BIT_SHIFT_NOA_SEL_V2_8822C) & BIT_MASK_NOA_SEL_V2_8822C) +#define BIT_SET_NOA_SEL_V2_8822C(x, v) \ + (BIT_CLEAR_NOA_SEL_V2_8822C(x) | BIT_NOA_SEL_V2_8822C(v)) + +#define BIT_SHIFT_TXCMD_SEG_SEL_8822C 0 +#define BIT_MASK_TXCMD_SEG_SEL_8822C 0xf +#define BIT_TXCMD_SEG_SEL_8822C(x) \ + (((x) & BIT_MASK_TXCMD_SEG_SEL_8822C) << BIT_SHIFT_TXCMD_SEG_SEL_8822C) +#define BITS_TXCMD_SEG_SEL_8822C \ + (BIT_MASK_TXCMD_SEG_SEL_8822C << BIT_SHIFT_TXCMD_SEG_SEL_8822C) +#define BIT_CLEAR_TXCMD_SEG_SEL_8822C(x) ((x) & (~BITS_TXCMD_SEG_SEL_8822C)) +#define BIT_GET_TXCMD_SEG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8822C) & BIT_MASK_TXCMD_SEG_SEL_8822C) +#define BIT_SET_TXCMD_SEG_SEL_8822C(x, v) \ + (BIT_CLEAR_TXCMD_SEG_SEL_8822C(x) | BIT_TXCMD_SEG_SEL_8822C(v)) + +/* 2 REG_32K_CLK_SEL_8822C */ +#define BIT_R_BCNERR_CNT_EN_8822C BIT(20) + +#define BIT_SHIFT_R_BCNERR_PORT_SEL_8822C 16 +#define BIT_MASK_R_BCNERR_PORT_SEL_8822C 0x7 +#define BIT_R_BCNERR_PORT_SEL_8822C(x) \ + (((x) & BIT_MASK_R_BCNERR_PORT_SEL_8822C) \ + << BIT_SHIFT_R_BCNERR_PORT_SEL_8822C) +#define BITS_R_BCNERR_PORT_SEL_8822C \ + (BIT_MASK_R_BCNERR_PORT_SEL_8822C << BIT_SHIFT_R_BCNERR_PORT_SEL_8822C) +#define BIT_CLEAR_R_BCNERR_PORT_SEL_8822C(x) \ + ((x) & (~BITS_R_BCNERR_PORT_SEL_8822C)) +#define BIT_GET_R_BCNERR_PORT_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_R_BCNERR_PORT_SEL_8822C) & \ + BIT_MASK_R_BCNERR_PORT_SEL_8822C) +#define BIT_SET_R_BCNERR_PORT_SEL_8822C(x, v) \ + (BIT_CLEAR_R_BCNERR_PORT_SEL_8822C(x) | BIT_R_BCNERR_PORT_SEL_8822C(v)) + +#define BIT_SHIFT_R_TXPAUSE1_8822C 8 +#define BIT_MASK_R_TXPAUSE1_8822C 0xff +#define BIT_R_TXPAUSE1_8822C(x) \ + (((x) & BIT_MASK_R_TXPAUSE1_8822C) << BIT_SHIFT_R_TXPAUSE1_8822C) +#define BITS_R_TXPAUSE1_8822C \ + (BIT_MASK_R_TXPAUSE1_8822C << BIT_SHIFT_R_TXPAUSE1_8822C) +#define BIT_CLEAR_R_TXPAUSE1_8822C(x) ((x) & (~BITS_R_TXPAUSE1_8822C)) +#define BIT_GET_R_TXPAUSE1_8822C(x) \ + (((x) >> BIT_SHIFT_R_TXPAUSE1_8822C) & BIT_MASK_R_TXPAUSE1_8822C) +#define BIT_SET_R_TXPAUSE1_8822C(x, v) \ + (BIT_CLEAR_R_TXPAUSE1_8822C(x) | BIT_R_TXPAUSE1_8822C(v)) + +#define BIT_SLEEP_32K_EN_V1_8822C BIT(2) + +#define BIT_SHIFT_BW_CFG_8822C 0 +#define BIT_MASK_BW_CFG_8822C 0x3 +#define BIT_BW_CFG_8822C(x) \ + (((x) & BIT_MASK_BW_CFG_8822C) << BIT_SHIFT_BW_CFG_8822C) +#define BITS_BW_CFG_8822C (BIT_MASK_BW_CFG_8822C << BIT_SHIFT_BW_CFG_8822C) +#define BIT_CLEAR_BW_CFG_8822C(x) ((x) & (~BITS_BW_CFG_8822C)) +#define BIT_GET_BW_CFG_8822C(x) \ + (((x) >> BIT_SHIFT_BW_CFG_8822C) & BIT_MASK_BW_CFG_8822C) +#define BIT_SET_BW_CFG_8822C(x, v) \ + (BIT_CLEAR_BW_CFG_8822C(x) | BIT_BW_CFG_8822C(v)) + +/* 2 REG_EARLYINT_ADJUST_8822C */ + +#define BIT_SHIFT_RXBCN_TIMER_8822C 16 +#define BIT_MASK_RXBCN_TIMER_8822C 0xffff +#define BIT_RXBCN_TIMER_8822C(x) \ + (((x) & BIT_MASK_RXBCN_TIMER_8822C) << BIT_SHIFT_RXBCN_TIMER_8822C) +#define BITS_RXBCN_TIMER_8822C \ + (BIT_MASK_RXBCN_TIMER_8822C << BIT_SHIFT_RXBCN_TIMER_8822C) +#define BIT_CLEAR_RXBCN_TIMER_8822C(x) ((x) & (~BITS_RXBCN_TIMER_8822C)) +#define BIT_GET_RXBCN_TIMER_8822C(x) \ + (((x) >> BIT_SHIFT_RXBCN_TIMER_8822C) & BIT_MASK_RXBCN_TIMER_8822C) +#define BIT_SET_RXBCN_TIMER_8822C(x, v) \ + (BIT_CLEAR_RXBCN_TIMER_8822C(x) | BIT_RXBCN_TIMER_8822C(v)) + +#define BIT_SHIFT_R_ERLYINTADJ_8822C 0 +#define BIT_MASK_R_ERLYINTADJ_8822C 0xffff +#define BIT_R_ERLYINTADJ_8822C(x) \ + (((x) & BIT_MASK_R_ERLYINTADJ_8822C) << BIT_SHIFT_R_ERLYINTADJ_8822C) +#define BITS_R_ERLYINTADJ_8822C \ + (BIT_MASK_R_ERLYINTADJ_8822C << BIT_SHIFT_R_ERLYINTADJ_8822C) +#define BIT_CLEAR_R_ERLYINTADJ_8822C(x) ((x) & (~BITS_R_ERLYINTADJ_8822C)) +#define BIT_GET_R_ERLYINTADJ_8822C(x) \ + (((x) >> BIT_SHIFT_R_ERLYINTADJ_8822C) & BIT_MASK_R_ERLYINTADJ_8822C) +#define BIT_SET_R_ERLYINTADJ_8822C(x, v) \ + (BIT_CLEAR_R_ERLYINTADJ_8822C(x) | BIT_R_ERLYINTADJ_8822C(v)) + +/* 2 REG_BCNERR_CNT_8822C */ + +#define BIT_SHIFT_BCNERR_CNT_OTHERS_8822C 24 +#define BIT_MASK_BCNERR_CNT_OTHERS_8822C 0xff +#define BIT_BCNERR_CNT_OTHERS_8822C(x) \ + (((x) & BIT_MASK_BCNERR_CNT_OTHERS_8822C) \ + << BIT_SHIFT_BCNERR_CNT_OTHERS_8822C) +#define BITS_BCNERR_CNT_OTHERS_8822C \ + (BIT_MASK_BCNERR_CNT_OTHERS_8822C << BIT_SHIFT_BCNERR_CNT_OTHERS_8822C) +#define BIT_CLEAR_BCNERR_CNT_OTHERS_8822C(x) \ + ((x) & (~BITS_BCNERR_CNT_OTHERS_8822C)) +#define BIT_GET_BCNERR_CNT_OTHERS_8822C(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_OTHERS_8822C) & \ + BIT_MASK_BCNERR_CNT_OTHERS_8822C) +#define BIT_SET_BCNERR_CNT_OTHERS_8822C(x, v) \ + (BIT_CLEAR_BCNERR_CNT_OTHERS_8822C(x) | BIT_BCNERR_CNT_OTHERS_8822C(v)) + +#define BIT_SHIFT_BCNERR_CNT_INVALID_8822C 16 +#define BIT_MASK_BCNERR_CNT_INVALID_8822C 0xff +#define BIT_BCNERR_CNT_INVALID_8822C(x) \ + (((x) & BIT_MASK_BCNERR_CNT_INVALID_8822C) \ + << BIT_SHIFT_BCNERR_CNT_INVALID_8822C) +#define BITS_BCNERR_CNT_INVALID_8822C \ + (BIT_MASK_BCNERR_CNT_INVALID_8822C \ + << BIT_SHIFT_BCNERR_CNT_INVALID_8822C) +#define BIT_CLEAR_BCNERR_CNT_INVALID_8822C(x) \ + ((x) & (~BITS_BCNERR_CNT_INVALID_8822C)) +#define BIT_GET_BCNERR_CNT_INVALID_8822C(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_INVALID_8822C) & \ + BIT_MASK_BCNERR_CNT_INVALID_8822C) +#define BIT_SET_BCNERR_CNT_INVALID_8822C(x, v) \ + (BIT_CLEAR_BCNERR_CNT_INVALID_8822C(x) | \ + BIT_BCNERR_CNT_INVALID_8822C(v)) + +#define BIT_SHIFT_BCNERR_CNT_MAC_8822C 8 +#define BIT_MASK_BCNERR_CNT_MAC_8822C 0xff +#define BIT_BCNERR_CNT_MAC_8822C(x) \ + (((x) & BIT_MASK_BCNERR_CNT_MAC_8822C) \ + << BIT_SHIFT_BCNERR_CNT_MAC_8822C) +#define BITS_BCNERR_CNT_MAC_8822C \ + (BIT_MASK_BCNERR_CNT_MAC_8822C << BIT_SHIFT_BCNERR_CNT_MAC_8822C) +#define BIT_CLEAR_BCNERR_CNT_MAC_8822C(x) ((x) & (~BITS_BCNERR_CNT_MAC_8822C)) +#define BIT_GET_BCNERR_CNT_MAC_8822C(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_MAC_8822C) & \ + BIT_MASK_BCNERR_CNT_MAC_8822C) +#define BIT_SET_BCNERR_CNT_MAC_8822C(x, v) \ + (BIT_CLEAR_BCNERR_CNT_MAC_8822C(x) | BIT_BCNERR_CNT_MAC_8822C(v)) + +#define BIT_SHIFT_BCNERR_CNT_CCA_8822C 0 +#define BIT_MASK_BCNERR_CNT_CCA_8822C 0xff +#define BIT_BCNERR_CNT_CCA_8822C(x) \ + (((x) & BIT_MASK_BCNERR_CNT_CCA_8822C) \ + << BIT_SHIFT_BCNERR_CNT_CCA_8822C) +#define BITS_BCNERR_CNT_CCA_8822C \ + (BIT_MASK_BCNERR_CNT_CCA_8822C << BIT_SHIFT_BCNERR_CNT_CCA_8822C) +#define BIT_CLEAR_BCNERR_CNT_CCA_8822C(x) ((x) & (~BITS_BCNERR_CNT_CCA_8822C)) +#define BIT_GET_BCNERR_CNT_CCA_8822C(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_CCA_8822C) & \ + BIT_MASK_BCNERR_CNT_CCA_8822C) +#define BIT_SET_BCNERR_CNT_CCA_8822C(x, v) \ + (BIT_CLEAR_BCNERR_CNT_CCA_8822C(x) | BIT_BCNERR_CNT_CCA_8822C(v)) + +/* 2 REG_BCNERR_CNT_2_8822C */ + +#define BIT_SHIFT_BCNERR_CNT_EDCCA_8822C 0 +#define BIT_MASK_BCNERR_CNT_EDCCA_8822C 0xff +#define BIT_BCNERR_CNT_EDCCA_8822C(x) \ + (((x) & BIT_MASK_BCNERR_CNT_EDCCA_8822C) \ + << BIT_SHIFT_BCNERR_CNT_EDCCA_8822C) +#define BITS_BCNERR_CNT_EDCCA_8822C \ + (BIT_MASK_BCNERR_CNT_EDCCA_8822C << BIT_SHIFT_BCNERR_CNT_EDCCA_8822C) +#define BIT_CLEAR_BCNERR_CNT_EDCCA_8822C(x) \ + ((x) & (~BITS_BCNERR_CNT_EDCCA_8822C)) +#define BIT_GET_BCNERR_CNT_EDCCA_8822C(x) \ + (((x) >> BIT_SHIFT_BCNERR_CNT_EDCCA_8822C) & \ + BIT_MASK_BCNERR_CNT_EDCCA_8822C) +#define BIT_SET_BCNERR_CNT_EDCCA_8822C(x, v) \ + (BIT_CLEAR_BCNERR_CNT_EDCCA_8822C(x) | BIT_BCNERR_CNT_EDCCA_8822C(v)) + +/* 2 REG_NOA_PARAM_8822C */ + +#define BIT_SHIFT_NOA_DURATION_V1_8822C 0 +#define BIT_MASK_NOA_DURATION_V1_8822C 0xffffffffL +#define BIT_NOA_DURATION_V1_8822C(x) \ + (((x) & BIT_MASK_NOA_DURATION_V1_8822C) \ + << BIT_SHIFT_NOA_DURATION_V1_8822C) +#define BITS_NOA_DURATION_V1_8822C \ + (BIT_MASK_NOA_DURATION_V1_8822C << BIT_SHIFT_NOA_DURATION_V1_8822C) +#define BIT_CLEAR_NOA_DURATION_V1_8822C(x) ((x) & (~BITS_NOA_DURATION_V1_8822C)) +#define BIT_GET_NOA_DURATION_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NOA_DURATION_V1_8822C) & \ + BIT_MASK_NOA_DURATION_V1_8822C) +#define BIT_SET_NOA_DURATION_V1_8822C(x, v) \ + (BIT_CLEAR_NOA_DURATION_V1_8822C(x) | BIT_NOA_DURATION_V1_8822C(v)) + +/* 2 REG_NOA_PARAM_1_8822C */ + +#define BIT_SHIFT_NOA_INTERVAL_V1_8822C 0 +#define BIT_MASK_NOA_INTERVAL_V1_8822C 0xffffffffL +#define BIT_NOA_INTERVAL_V1_8822C(x) \ + (((x) & BIT_MASK_NOA_INTERVAL_V1_8822C) \ + << BIT_SHIFT_NOA_INTERVAL_V1_8822C) +#define BITS_NOA_INTERVAL_V1_8822C \ + (BIT_MASK_NOA_INTERVAL_V1_8822C << BIT_SHIFT_NOA_INTERVAL_V1_8822C) +#define BIT_CLEAR_NOA_INTERVAL_V1_8822C(x) ((x) & (~BITS_NOA_INTERVAL_V1_8822C)) +#define BIT_GET_NOA_INTERVAL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NOA_INTERVAL_V1_8822C) & \ + BIT_MASK_NOA_INTERVAL_V1_8822C) +#define BIT_SET_NOA_INTERVAL_V1_8822C(x, v) \ + (BIT_CLEAR_NOA_INTERVAL_V1_8822C(x) | BIT_NOA_INTERVAL_V1_8822C(v)) + +/* 2 REG_NOA_PARAM_2_8822C */ + +#define BIT_SHIFT_NOA_START_TIME_V1_8822C 0 +#define BIT_MASK_NOA_START_TIME_V1_8822C 0xffffffffL +#define BIT_NOA_START_TIME_V1_8822C(x) \ + (((x) & BIT_MASK_NOA_START_TIME_V1_8822C) \ + << BIT_SHIFT_NOA_START_TIME_V1_8822C) +#define BITS_NOA_START_TIME_V1_8822C \ + (BIT_MASK_NOA_START_TIME_V1_8822C << BIT_SHIFT_NOA_START_TIME_V1_8822C) +#define BIT_CLEAR_NOA_START_TIME_V1_8822C(x) \ + ((x) & (~BITS_NOA_START_TIME_V1_8822C)) +#define BIT_GET_NOA_START_TIME_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NOA_START_TIME_V1_8822C) & \ + BIT_MASK_NOA_START_TIME_V1_8822C) +#define BIT_SET_NOA_START_TIME_V1_8822C(x, v) \ + (BIT_CLEAR_NOA_START_TIME_V1_8822C(x) | BIT_NOA_START_TIME_V1_8822C(v)) + +/* 2 REG_NOA_PARAM_3_8822C */ + +#define BIT_SHIFT_NOA_COUNT_V1_8822C 0 +#define BIT_MASK_NOA_COUNT_V1_8822C 0xffffffffL +#define BIT_NOA_COUNT_V1_8822C(x) \ + (((x) & BIT_MASK_NOA_COUNT_V1_8822C) << BIT_SHIFT_NOA_COUNT_V1_8822C) +#define BITS_NOA_COUNT_V1_8822C \ + (BIT_MASK_NOA_COUNT_V1_8822C << BIT_SHIFT_NOA_COUNT_V1_8822C) +#define BIT_CLEAR_NOA_COUNT_V1_8822C(x) ((x) & (~BITS_NOA_COUNT_V1_8822C)) +#define BIT_GET_NOA_COUNT_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NOA_COUNT_V1_8822C) & BIT_MASK_NOA_COUNT_V1_8822C) +#define BIT_SET_NOA_COUNT_V1_8822C(x, v) \ + (BIT_CLEAR_NOA_COUNT_V1_8822C(x) | BIT_NOA_COUNT_V1_8822C(v)) + +/* 2 REG_P2P_RST_8822C */ +#define BIT_P2P2_PWR_RST1_8822C BIT(5) +#define BIT_P2P2_PWR_RST0_8822C BIT(4) +#define BIT_P2P1_PWR_RST1_8822C BIT(3) +#define BIT_P2P1_PWR_RST0_8822C BIT(2) +#define BIT_P2P_PWR_RST1_V1_8822C BIT(1) +#define BIT_P2P_PWR_RST0_V1_8822C BIT(0) + +/* 2 REG_SCHEDULER_RST_8822C */ +#define BIT_SYNC_CLI_ONCE_RIGHT_NOW_8822C BIT(2) +#define BIT_SYNC_CLI_ONCE_BY_TBTT_8822C BIT(1) +#define BIT_SCHEDULER_RST_V1_8822C BIT(0) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_SCH_DBG_VALUE_8822C */ + +#define BIT_SHIFT_SCH_DBG_VALUE_8822C 0 +#define BIT_MASK_SCH_DBG_VALUE_8822C 0xffffffffL +#define BIT_SCH_DBG_VALUE_8822C(x) \ + (((x) & BIT_MASK_SCH_DBG_VALUE_8822C) << BIT_SHIFT_SCH_DBG_VALUE_8822C) +#define BITS_SCH_DBG_VALUE_8822C \ + (BIT_MASK_SCH_DBG_VALUE_8822C << BIT_SHIFT_SCH_DBG_VALUE_8822C) +#define BIT_CLEAR_SCH_DBG_VALUE_8822C(x) ((x) & (~BITS_SCH_DBG_VALUE_8822C)) +#define BIT_GET_SCH_DBG_VALUE_8822C(x) \ + (((x) >> BIT_SHIFT_SCH_DBG_VALUE_8822C) & BIT_MASK_SCH_DBG_VALUE_8822C) +#define BIT_SET_SCH_DBG_VALUE_8822C(x, v) \ + (BIT_CLEAR_SCH_DBG_VALUE_8822C(x) | BIT_SCH_DBG_VALUE_8822C(v)) + +/* 2 REG_SCH_TXCMD_8822C */ + +#define BIT_SHIFT_SCH_TXCMD_8822C 0 +#define BIT_MASK_SCH_TXCMD_8822C 0xffffffffL +#define BIT_SCH_TXCMD_8822C(x) \ + (((x) & BIT_MASK_SCH_TXCMD_8822C) << BIT_SHIFT_SCH_TXCMD_8822C) +#define BITS_SCH_TXCMD_8822C \ + (BIT_MASK_SCH_TXCMD_8822C << BIT_SHIFT_SCH_TXCMD_8822C) +#define BIT_CLEAR_SCH_TXCMD_8822C(x) ((x) & (~BITS_SCH_TXCMD_8822C)) +#define BIT_GET_SCH_TXCMD_8822C(x) \ + (((x) >> BIT_SHIFT_SCH_TXCMD_8822C) & BIT_MASK_SCH_TXCMD_8822C) +#define BIT_SET_SCH_TXCMD_8822C(x, v) \ + (BIT_CLEAR_SCH_TXCMD_8822C(x) | BIT_SCH_TXCMD_8822C(v)) + +/* 2 REG_PAGE5_DUMMY_8822C */ + +/* 2 REG_CPUMGQ_TX_TIMER_8822C */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822C 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_V1_8822C 0xffffffffL +#define BIT_CPUMGQ_TX_TIMER_V1_8822C(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1_8822C) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822C) +#define BITS_CPUMGQ_TX_TIMER_V1_8822C \ + (BIT_MASK_CPUMGQ_TX_TIMER_V1_8822C \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822C) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8822C(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_V1_8822C)) +#define BIT_GET_CPUMGQ_TX_TIMER_V1_8822C(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822C) & \ + BIT_MASK_CPUMGQ_TX_TIMER_V1_8822C) +#define BIT_SET_CPUMGQ_TX_TIMER_V1_8822C(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8822C(x) | \ + BIT_CPUMGQ_TX_TIMER_V1_8822C(v)) + +/* 2 REG_PS_TIMER_A_8822C */ + +#define BIT_SHIFT_PS_TIMER_A_V1_8822C 0 +#define BIT_MASK_PS_TIMER_A_V1_8822C 0xffffffffL +#define BIT_PS_TIMER_A_V1_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_A_V1_8822C) << BIT_SHIFT_PS_TIMER_A_V1_8822C) +#define BITS_PS_TIMER_A_V1_8822C \ + (BIT_MASK_PS_TIMER_A_V1_8822C << BIT_SHIFT_PS_TIMER_A_V1_8822C) +#define BIT_CLEAR_PS_TIMER_A_V1_8822C(x) ((x) & (~BITS_PS_TIMER_A_V1_8822C)) +#define BIT_GET_PS_TIMER_A_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_V1_8822C) & BIT_MASK_PS_TIMER_A_V1_8822C) +#define BIT_SET_PS_TIMER_A_V1_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_A_V1_8822C(x) | BIT_PS_TIMER_A_V1_8822C(v)) + +/* 2 REG_PS_TIMER_B_8822C */ + +#define BIT_SHIFT_PS_TIMER_B_V1_8822C 0 +#define BIT_MASK_PS_TIMER_B_V1_8822C 0xffffffffL +#define BIT_PS_TIMER_B_V1_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_B_V1_8822C) << BIT_SHIFT_PS_TIMER_B_V1_8822C) +#define BITS_PS_TIMER_B_V1_8822C \ + (BIT_MASK_PS_TIMER_B_V1_8822C << BIT_SHIFT_PS_TIMER_B_V1_8822C) +#define BIT_CLEAR_PS_TIMER_B_V1_8822C(x) ((x) & (~BITS_PS_TIMER_B_V1_8822C)) +#define BIT_GET_PS_TIMER_B_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_V1_8822C) & BIT_MASK_PS_TIMER_B_V1_8822C) +#define BIT_SET_PS_TIMER_B_V1_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_B_V1_8822C(x) | BIT_PS_TIMER_B_V1_8822C(v)) + +/* 2 REG_PS_TIMER_C_8822C */ + +#define BIT_SHIFT_PS_TIMER_C_V1_8822C 0 +#define BIT_MASK_PS_TIMER_C_V1_8822C 0xffffffffL +#define BIT_PS_TIMER_C_V1_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_C_V1_8822C) << BIT_SHIFT_PS_TIMER_C_V1_8822C) +#define BITS_PS_TIMER_C_V1_8822C \ + (BIT_MASK_PS_TIMER_C_V1_8822C << BIT_SHIFT_PS_TIMER_C_V1_8822C) +#define BIT_CLEAR_PS_TIMER_C_V1_8822C(x) ((x) & (~BITS_PS_TIMER_C_V1_8822C)) +#define BIT_GET_PS_TIMER_C_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_V1_8822C) & BIT_MASK_PS_TIMER_C_V1_8822C) +#define BIT_SET_PS_TIMER_C_V1_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_C_V1_8822C(x) | BIT_PS_TIMER_C_V1_8822C(v)) + +/* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8822C */ +#define BIT_CPUMGQ_TIMER_EN_8822C BIT(31) +#define BIT_CPUMGQ_TX_EN_8822C BIT(28) + +#define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822C 24 +#define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822C 0x7 +#define BIT_CPUMGQ_TIMER_TSF_SEL_8822C(x) \ + (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822C) \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822C) +#define BITS_CPUMGQ_TIMER_TSF_SEL_8822C \ + (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822C \ + << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822C) +#define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8822C(x) \ + ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_8822C)) +#define BIT_GET_CPUMGQ_TIMER_TSF_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822C) & \ + BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822C) +#define BIT_SET_CPUMGQ_TIMER_TSF_SEL_8822C(x, v) \ + (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8822C(x) | \ + BIT_CPUMGQ_TIMER_TSF_SEL_8822C(v)) + +#define BIT_PS_TIMER_C_EN_8822C BIT(23) + +#define BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822C 16 +#define BIT_MASK_PS_TIMER_C_TSF_SEL_8822C 0x7 +#define BIT_PS_TIMER_C_TSF_SEL_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL_8822C) \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822C) +#define BITS_PS_TIMER_C_TSF_SEL_8822C \ + (BIT_MASK_PS_TIMER_C_TSF_SEL_8822C \ + << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822C) +#define BIT_CLEAR_PS_TIMER_C_TSF_SEL_8822C(x) \ + ((x) & (~BITS_PS_TIMER_C_TSF_SEL_8822C)) +#define BIT_GET_PS_TIMER_C_TSF_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822C) & \ + BIT_MASK_PS_TIMER_C_TSF_SEL_8822C) +#define BIT_SET_PS_TIMER_C_TSF_SEL_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_C_TSF_SEL_8822C(x) | \ + BIT_PS_TIMER_C_TSF_SEL_8822C(v)) + +#define BIT_PS_TIMER_B_EN_8822C BIT(15) + +#define BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822C 8 +#define BIT_MASK_PS_TIMER_B_TSF_SEL_8822C 0x7 +#define BIT_PS_TIMER_B_TSF_SEL_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_8822C) \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822C) +#define BITS_PS_TIMER_B_TSF_SEL_8822C \ + (BIT_MASK_PS_TIMER_B_TSF_SEL_8822C \ + << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822C) +#define BIT_CLEAR_PS_TIMER_B_TSF_SEL_8822C(x) \ + ((x) & (~BITS_PS_TIMER_B_TSF_SEL_8822C)) +#define BIT_GET_PS_TIMER_B_TSF_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822C) & \ + BIT_MASK_PS_TIMER_B_TSF_SEL_8822C) +#define BIT_SET_PS_TIMER_B_TSF_SEL_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_B_TSF_SEL_8822C(x) | \ + BIT_PS_TIMER_B_TSF_SEL_8822C(v)) + +#define BIT_PS_TIMER_A_EN_8822C BIT(7) + +#define BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822C 0 +#define BIT_MASK_PS_TIMER_A_TSF_SEL_8822C 0x7 +#define BIT_PS_TIMER_A_TSF_SEL_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_8822C) \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822C) +#define BITS_PS_TIMER_A_TSF_SEL_8822C \ + (BIT_MASK_PS_TIMER_A_TSF_SEL_8822C \ + << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822C) +#define BIT_CLEAR_PS_TIMER_A_TSF_SEL_8822C(x) \ + ((x) & (~BITS_PS_TIMER_A_TSF_SEL_8822C)) +#define BIT_GET_PS_TIMER_A_TSF_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822C) & \ + BIT_MASK_PS_TIMER_A_TSF_SEL_8822C) +#define BIT_SET_PS_TIMER_A_TSF_SEL_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_A_TSF_SEL_8822C(x) | \ + BIT_PS_TIMER_A_TSF_SEL_8822C(v)) + +/* 2 REG_CPUMGQ_TX_TIMER_EARLY_8822C */ + +#define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822C 0 +#define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822C 0xff +#define BIT_CPUMGQ_TX_TIMER_EARLY_8822C(x) \ + (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822C) \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822C) +#define BITS_CPUMGQ_TX_TIMER_EARLY_8822C \ + (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822C \ + << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822C) +#define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8822C(x) \ + ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_8822C)) +#define BIT_GET_CPUMGQ_TX_TIMER_EARLY_8822C(x) \ + (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822C) & \ + BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822C) +#define BIT_SET_CPUMGQ_TX_TIMER_EARLY_8822C(x, v) \ + (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8822C(x) | \ + BIT_CPUMGQ_TX_TIMER_EARLY_8822C(v)) + +/* 2 REG_PS_TIMER_A_EARLY_8822C */ + +#define BIT_SHIFT_PS_TIMER_A_EARLY_8822C 0 +#define BIT_MASK_PS_TIMER_A_EARLY_8822C 0xff +#define BIT_PS_TIMER_A_EARLY_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_A_EARLY_8822C) \ + << BIT_SHIFT_PS_TIMER_A_EARLY_8822C) +#define BITS_PS_TIMER_A_EARLY_8822C \ + (BIT_MASK_PS_TIMER_A_EARLY_8822C << BIT_SHIFT_PS_TIMER_A_EARLY_8822C) +#define BIT_CLEAR_PS_TIMER_A_EARLY_8822C(x) \ + ((x) & (~BITS_PS_TIMER_A_EARLY_8822C)) +#define BIT_GET_PS_TIMER_A_EARLY_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY_8822C) & \ + BIT_MASK_PS_TIMER_A_EARLY_8822C) +#define BIT_SET_PS_TIMER_A_EARLY_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_A_EARLY_8822C(x) | BIT_PS_TIMER_A_EARLY_8822C(v)) + +/* 2 REG_PS_TIMER_B_EARLY_8822C */ + +#define BIT_SHIFT_PS_TIMER_B_EARLY_8822C 0 +#define BIT_MASK_PS_TIMER_B_EARLY_8822C 0xff +#define BIT_PS_TIMER_B_EARLY_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_B_EARLY_8822C) \ + << BIT_SHIFT_PS_TIMER_B_EARLY_8822C) +#define BITS_PS_TIMER_B_EARLY_8822C \ + (BIT_MASK_PS_TIMER_B_EARLY_8822C << BIT_SHIFT_PS_TIMER_B_EARLY_8822C) +#define BIT_CLEAR_PS_TIMER_B_EARLY_8822C(x) \ + ((x) & (~BITS_PS_TIMER_B_EARLY_8822C)) +#define BIT_GET_PS_TIMER_B_EARLY_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY_8822C) & \ + BIT_MASK_PS_TIMER_B_EARLY_8822C) +#define BIT_SET_PS_TIMER_B_EARLY_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_B_EARLY_8822C(x) | BIT_PS_TIMER_B_EARLY_8822C(v)) + +/* 2 REG_PS_TIMER_C_EARLY_8822C */ + +#define BIT_SHIFT_PS_TIMER_C_EARLY_8822C 0 +#define BIT_MASK_PS_TIMER_C_EARLY_8822C 0xff +#define BIT_PS_TIMER_C_EARLY_8822C(x) \ + (((x) & BIT_MASK_PS_TIMER_C_EARLY_8822C) \ + << BIT_SHIFT_PS_TIMER_C_EARLY_8822C) +#define BITS_PS_TIMER_C_EARLY_8822C \ + (BIT_MASK_PS_TIMER_C_EARLY_8822C << BIT_SHIFT_PS_TIMER_C_EARLY_8822C) +#define BIT_CLEAR_PS_TIMER_C_EARLY_8822C(x) \ + ((x) & (~BITS_PS_TIMER_C_EARLY_8822C)) +#define BIT_GET_PS_TIMER_C_EARLY_8822C(x) \ + (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY_8822C) & \ + BIT_MASK_PS_TIMER_C_EARLY_8822C) +#define BIT_SET_PS_TIMER_C_EARLY_8822C(x, v) \ + (BIT_CLEAR_PS_TIMER_C_EARLY_8822C(x) | BIT_PS_TIMER_C_EARLY_8822C(v)) + +/* 2 REG_CPUMGQ_PARAMETER_8822C */ + +/* 2 REG_NOT_VALID_8822C */ +#define BIT_MAC_STOP_CPUMGQ_8822C BIT(16) + +#define BIT_SHIFT_CW_8822C 8 +#define BIT_MASK_CW_8822C 0xff +#define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C) +#define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C) +#define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C)) +#define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C) +#define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v)) + +#define BIT_SHIFT_AIFS_8822C 0 +#define BIT_MASK_AIFS_8822C 0xff +#define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C) +#define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C) +#define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C)) +#define BIT_GET_AIFS_8822C(x) \ + (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C) +#define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_TSF_SYNC_ADJ_8822C */ + +#define BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8822C 16 +#define BIT_MASK_R_P0_TSFT_ADJ_VAL_8822C 0xffff +#define BIT_R_P0_TSFT_ADJ_VAL_8822C(x) \ + (((x) & BIT_MASK_R_P0_TSFT_ADJ_VAL_8822C) \ + << BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8822C) +#define BITS_R_P0_TSFT_ADJ_VAL_8822C \ + (BIT_MASK_R_P0_TSFT_ADJ_VAL_8822C << BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8822C) +#define BIT_CLEAR_R_P0_TSFT_ADJ_VAL_8822C(x) \ + ((x) & (~BITS_R_P0_TSFT_ADJ_VAL_8822C)) +#define BIT_GET_R_P0_TSFT_ADJ_VAL_8822C(x) \ + (((x) >> BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8822C) & \ + BIT_MASK_R_P0_TSFT_ADJ_VAL_8822C) +#define BIT_SET_R_P0_TSFT_ADJ_VAL_8822C(x, v) \ + (BIT_CLEAR_R_P0_TSFT_ADJ_VAL_8822C(x) | BIT_R_P0_TSFT_ADJ_VAL_8822C(v)) + +#define BIT_R_X_COMP_Y_OVER_8822C BIT(8) + +#define BIT_SHIFT_R_X_SYNC_SEL_8822C 3 +#define BIT_MASK_R_X_SYNC_SEL_8822C 0x7 +#define BIT_R_X_SYNC_SEL_8822C(x) \ + (((x) & BIT_MASK_R_X_SYNC_SEL_8822C) << BIT_SHIFT_R_X_SYNC_SEL_8822C) +#define BITS_R_X_SYNC_SEL_8822C \ + (BIT_MASK_R_X_SYNC_SEL_8822C << BIT_SHIFT_R_X_SYNC_SEL_8822C) +#define BIT_CLEAR_R_X_SYNC_SEL_8822C(x) ((x) & (~BITS_R_X_SYNC_SEL_8822C)) +#define BIT_GET_R_X_SYNC_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_R_X_SYNC_SEL_8822C) & BIT_MASK_R_X_SYNC_SEL_8822C) +#define BIT_SET_R_X_SYNC_SEL_8822C(x, v) \ + (BIT_CLEAR_R_X_SYNC_SEL_8822C(x) | BIT_R_X_SYNC_SEL_8822C(v)) + +#define BIT_SHIFT_R_SYNC_Y_SEL_8822C 0 +#define BIT_MASK_R_SYNC_Y_SEL_8822C 0x7 +#define BIT_R_SYNC_Y_SEL_8822C(x) \ + (((x) & BIT_MASK_R_SYNC_Y_SEL_8822C) << BIT_SHIFT_R_SYNC_Y_SEL_8822C) +#define BITS_R_SYNC_Y_SEL_8822C \ + (BIT_MASK_R_SYNC_Y_SEL_8822C << BIT_SHIFT_R_SYNC_Y_SEL_8822C) +#define BIT_CLEAR_R_SYNC_Y_SEL_8822C(x) ((x) & (~BITS_R_SYNC_Y_SEL_8822C)) +#define BIT_GET_R_SYNC_Y_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_R_SYNC_Y_SEL_8822C) & BIT_MASK_R_SYNC_Y_SEL_8822C) +#define BIT_SET_R_SYNC_Y_SEL_8822C(x, v) \ + (BIT_CLEAR_R_SYNC_Y_SEL_8822C(x) | BIT_R_SYNC_Y_SEL_8822C(v)) + +/* 2 REG_TSF_ADJ_VLAUE_8822C */ + +#define BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8822C 16 +#define BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8822C 0xffff +#define BIT_R_CLI1_TSFT_ADJ_VAL_8822C(x) \ + (((x) & BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8822C) \ + << BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8822C) +#define BITS_R_CLI1_TSFT_ADJ_VAL_8822C \ + (BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8822C \ + << BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8822C) +#define BIT_CLEAR_R_CLI1_TSFT_ADJ_VAL_8822C(x) \ + ((x) & (~BITS_R_CLI1_TSFT_ADJ_VAL_8822C)) +#define BIT_GET_R_CLI1_TSFT_ADJ_VAL_8822C(x) \ + (((x) >> BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8822C) & \ + BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8822C) +#define BIT_SET_R_CLI1_TSFT_ADJ_VAL_8822C(x, v) \ + (BIT_CLEAR_R_CLI1_TSFT_ADJ_VAL_8822C(x) | \ + BIT_R_CLI1_TSFT_ADJ_VAL_8822C(v)) + +#define BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8822C 0 +#define BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8822C 0xffff +#define BIT_R_CLI0_TSFT_ADJ_VAL_8822C(x) \ + (((x) & BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8822C) \ + << BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8822C) +#define BITS_R_CLI0_TSFT_ADJ_VAL_8822C \ + (BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8822C \ + << BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8822C) +#define BIT_CLEAR_R_CLI0_TSFT_ADJ_VAL_8822C(x) \ + ((x) & (~BITS_R_CLI0_TSFT_ADJ_VAL_8822C)) +#define BIT_GET_R_CLI0_TSFT_ADJ_VAL_8822C(x) \ + (((x) >> BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8822C) & \ + BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8822C) +#define BIT_SET_R_CLI0_TSFT_ADJ_VAL_8822C(x, v) \ + (BIT_CLEAR_R_CLI0_TSFT_ADJ_VAL_8822C(x) | \ + BIT_R_CLI0_TSFT_ADJ_VAL_8822C(v)) + +/* 2 REG_TSF_ADJ_VLAUE_2_8822C */ + +#define BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8822C 16 +#define BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8822C 0xffff +#define BIT_R_CLI3_TSFT_ADJ_VAL_8822C(x) \ + (((x) & BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8822C) \ + << BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8822C) +#define BITS_R_CLI3_TSFT_ADJ_VAL_8822C \ + (BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8822C \ + << BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8822C) +#define BIT_CLEAR_R_CLI3_TSFT_ADJ_VAL_8822C(x) \ + ((x) & (~BITS_R_CLI3_TSFT_ADJ_VAL_8822C)) +#define BIT_GET_R_CLI3_TSFT_ADJ_VAL_8822C(x) \ + (((x) >> BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8822C) & \ + BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8822C) +#define BIT_SET_R_CLI3_TSFT_ADJ_VAL_8822C(x, v) \ + (BIT_CLEAR_R_CLI3_TSFT_ADJ_VAL_8822C(x) | \ + BIT_R_CLI3_TSFT_ADJ_VAL_8822C(v)) + +#define BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8822C 0 +#define BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8822C 0xffff +#define BIT_R_CLI2_TSFT_ADJ_VAL_8822C(x) \ + (((x) & BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8822C) \ + << BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8822C) +#define BITS_R_CLI2_TSFT_ADJ_VAL_8822C \ + (BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8822C \ + << BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8822C) +#define BIT_CLEAR_R_CLI2_TSFT_ADJ_VAL_8822C(x) \ + ((x) & (~BITS_R_CLI2_TSFT_ADJ_VAL_8822C)) +#define BIT_GET_R_CLI2_TSFT_ADJ_VAL_8822C(x) \ + (((x) >> BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8822C) & \ + BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8822C) +#define BIT_SET_R_CLI2_TSFT_ADJ_VAL_8822C(x, v) \ + (BIT_CLEAR_R_CLI2_TSFT_ADJ_VAL_8822C(x) | \ + BIT_R_CLI2_TSFT_ADJ_VAL_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_P2PPS_HW_AUTO_PAUSE_CTRL_8822C */ +#define BIT_P2PPS_NOA_STOP_TX_HANG_8822C BIT(31) +#define BIT_P2PPS_MACID_PAUSE_EN_8822C BIT(11) +#define BIT_P2PPS__MGQ_PAUSE_8822C BIT(10) +#define BIT_P2PPS__HIQ_PAUSE_8822C BIT(9) +#define BIT_P2PPS__BCNQ_PAUSE_8822C BIT(8) + +#define BIT_SHIFT_P2PPS_MACID_PAUSE_8822C 0 +#define BIT_MASK_P2PPS_MACID_PAUSE_8822C 0xff +#define BIT_P2PPS_MACID_PAUSE_8822C(x) \ + (((x) & BIT_MASK_P2PPS_MACID_PAUSE_8822C) \ + << BIT_SHIFT_P2PPS_MACID_PAUSE_8822C) +#define BITS_P2PPS_MACID_PAUSE_8822C \ + (BIT_MASK_P2PPS_MACID_PAUSE_8822C << BIT_SHIFT_P2PPS_MACID_PAUSE_8822C) +#define BIT_CLEAR_P2PPS_MACID_PAUSE_8822C(x) \ + ((x) & (~BITS_P2PPS_MACID_PAUSE_8822C)) +#define BIT_GET_P2PPS_MACID_PAUSE_8822C(x) \ + (((x) >> BIT_SHIFT_P2PPS_MACID_PAUSE_8822C) & \ + BIT_MASK_P2PPS_MACID_PAUSE_8822C) +#define BIT_SET_P2PPS_MACID_PAUSE_8822C(x, v) \ + (BIT_CLEAR_P2PPS_MACID_PAUSE_8822C(x) | BIT_P2PPS_MACID_PAUSE_8822C(v)) + +/* 2 REG_P2PPS1_HW_AUTO_PAUSE_CTRL_8822C */ +#define BIT_P2PPS1_NOA_STOP_TX_HANG_8822C BIT(31) +#define BIT_P2PPS1_MACID_PAUSE_EN_8822C BIT(11) +#define BIT_P2PPS1__MGQ_PAUSE_8822C BIT(10) +#define BIT_P2PPS1__HIQ_PAUSE_8822C BIT(9) +#define BIT_P2PPS1__BCNQ_PAUSE_8822C BIT(8) + +#define BIT_SHIFT_P2PPS1_MACID_PAUSE_8822C 0 +#define BIT_MASK_P2PPS1_MACID_PAUSE_8822C 0xff +#define BIT_P2PPS1_MACID_PAUSE_8822C(x) \ + (((x) & BIT_MASK_P2PPS1_MACID_PAUSE_8822C) \ + << BIT_SHIFT_P2PPS1_MACID_PAUSE_8822C) +#define BITS_P2PPS1_MACID_PAUSE_8822C \ + (BIT_MASK_P2PPS1_MACID_PAUSE_8822C \ + << BIT_SHIFT_P2PPS1_MACID_PAUSE_8822C) +#define BIT_CLEAR_P2PPS1_MACID_PAUSE_8822C(x) \ + ((x) & (~BITS_P2PPS1_MACID_PAUSE_8822C)) +#define BIT_GET_P2PPS1_MACID_PAUSE_8822C(x) \ + (((x) >> BIT_SHIFT_P2PPS1_MACID_PAUSE_8822C) & \ + BIT_MASK_P2PPS1_MACID_PAUSE_8822C) +#define BIT_SET_P2PPS1_MACID_PAUSE_8822C(x, v) \ + (BIT_CLEAR_P2PPS1_MACID_PAUSE_8822C(x) | \ + BIT_P2PPS1_MACID_PAUSE_8822C(v)) + +/* 2 REG_P2PPS2_HW_AUTO_PAUSE_CTRL_8822C */ +#define BIT_P2PPS2_NOA_STOP_TX_HANG_8822C BIT(31) +#define BIT_P2PPS2_MACID_PAUSE_EN_8822C BIT(11) +#define BIT_P2PPS2__MGQ_PAUSE_8822C BIT(10) +#define BIT_P2PPS2__HIQ_PAUSE_8822C BIT(9) +#define BIT_P2PPS2__BCNQ_PAUSE_8822C BIT(8) + +#define BIT_SHIFT_P2PPS2_MACID_PAUSE_8822C 0 +#define BIT_MASK_P2PPS2_MACID_PAUSE_8822C 0xff +#define BIT_P2PPS2_MACID_PAUSE_8822C(x) \ + (((x) & BIT_MASK_P2PPS2_MACID_PAUSE_8822C) \ + << BIT_SHIFT_P2PPS2_MACID_PAUSE_8822C) +#define BITS_P2PPS2_MACID_PAUSE_8822C \ + (BIT_MASK_P2PPS2_MACID_PAUSE_8822C \ + << BIT_SHIFT_P2PPS2_MACID_PAUSE_8822C) +#define BIT_CLEAR_P2PPS2_MACID_PAUSE_8822C(x) \ + ((x) & (~BITS_P2PPS2_MACID_PAUSE_8822C)) +#define BIT_GET_P2PPS2_MACID_PAUSE_8822C(x) \ + (((x) >> BIT_SHIFT_P2PPS2_MACID_PAUSE_8822C) & \ + BIT_MASK_P2PPS2_MACID_PAUSE_8822C) +#define BIT_SET_P2PPS2_MACID_PAUSE_8822C(x, v) \ + (BIT_CLEAR_P2PPS2_MACID_PAUSE_8822C(x) | \ + BIT_P2PPS2_MACID_PAUSE_8822C(v)) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_SCHEDULER_COUNTER_8822C */ + +#define BIT_SHIFT__SCHEDULER_COUNTER_8822C 16 +#define BIT_MASK__SCHEDULER_COUNTER_8822C 0xffff +#define BIT__SCHEDULER_COUNTER_8822C(x) \ + (((x) & BIT_MASK__SCHEDULER_COUNTER_8822C) \ + << BIT_SHIFT__SCHEDULER_COUNTER_8822C) +#define BITS__SCHEDULER_COUNTER_8822C \ + (BIT_MASK__SCHEDULER_COUNTER_8822C \ + << BIT_SHIFT__SCHEDULER_COUNTER_8822C) +#define BIT_CLEAR__SCHEDULER_COUNTER_8822C(x) \ + ((x) & (~BITS__SCHEDULER_COUNTER_8822C)) +#define BIT_GET__SCHEDULER_COUNTER_8822C(x) \ + (((x) >> BIT_SHIFT__SCHEDULER_COUNTER_8822C) & \ + BIT_MASK__SCHEDULER_COUNTER_8822C) +#define BIT_SET__SCHEDULER_COUNTER_8822C(x, v) \ + (BIT_CLEAR__SCHEDULER_COUNTER_8822C(x) | \ + BIT__SCHEDULER_COUNTER_8822C(v)) + +#define BIT__SCHEDULER_COUNTER_RST_8822C BIT(8) + +#define BIT_SHIFT_SCHEDULER_COUNTER_SEL_8822C 0 +#define BIT_MASK_SCHEDULER_COUNTER_SEL_8822C 0xff +#define BIT_SCHEDULER_COUNTER_SEL_8822C(x) \ + (((x) & BIT_MASK_SCHEDULER_COUNTER_SEL_8822C) \ + << BIT_SHIFT_SCHEDULER_COUNTER_SEL_8822C) +#define BITS_SCHEDULER_COUNTER_SEL_8822C \ + (BIT_MASK_SCHEDULER_COUNTER_SEL_8822C \ + << BIT_SHIFT_SCHEDULER_COUNTER_SEL_8822C) +#define BIT_CLEAR_SCHEDULER_COUNTER_SEL_8822C(x) \ + ((x) & (~BITS_SCHEDULER_COUNTER_SEL_8822C)) +#define BIT_GET_SCHEDULER_COUNTER_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_SCHEDULER_COUNTER_SEL_8822C) & \ + BIT_MASK_SCHEDULER_COUNTER_SEL_8822C) +#define BIT_SET_SCHEDULER_COUNTER_SEL_8822C(x, v) \ + (BIT_CLEAR_SCHEDULER_COUNTER_SEL_8822C(x) | \ + BIT_SCHEDULER_COUNTER_SEL_8822C(v)) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_WMAC_CR_8822C (WMAC CR AND APSD CONTROL REGISTER) */ +#define BIT_IC_MACPHY_M_8822C BIT(0) + +/* 2 REG_WMAC_FWPKT_CR_8822C */ +#define BIT_FWEN_8822C BIT(7) +#define BIT_PHYSTS_PKT_CTRL_8822C BIT(6) +#define BIT_APPHDR_MIDSRCH_FAIL_8822C BIT(4) +#define BIT_FWPARSING_EN_8822C BIT(3) + +#define BIT_SHIFT_APPEND_MHDR_LEN_8822C 0 +#define BIT_MASK_APPEND_MHDR_LEN_8822C 0x7 +#define BIT_APPEND_MHDR_LEN_8822C(x) \ + (((x) & BIT_MASK_APPEND_MHDR_LEN_8822C) \ + << BIT_SHIFT_APPEND_MHDR_LEN_8822C) +#define BITS_APPEND_MHDR_LEN_8822C \ + (BIT_MASK_APPEND_MHDR_LEN_8822C << BIT_SHIFT_APPEND_MHDR_LEN_8822C) +#define BIT_CLEAR_APPEND_MHDR_LEN_8822C(x) ((x) & (~BITS_APPEND_MHDR_LEN_8822C)) +#define BIT_GET_APPEND_MHDR_LEN_8822C(x) \ + (((x) >> BIT_SHIFT_APPEND_MHDR_LEN_8822C) & \ + BIT_MASK_APPEND_MHDR_LEN_8822C) +#define BIT_SET_APPEND_MHDR_LEN_8822C(x, v) \ + (BIT_CLEAR_APPEND_MHDR_LEN_8822C(x) | BIT_APPEND_MHDR_LEN_8822C(v)) + +/* 2 REG_FW_STS_FILTER_8822C */ +#define BIT_DATA_FW_STS_FILTER_8822C BIT(2) +#define BIT_CTRL_FW_STS_FILTER_8822C BIT(1) +#define BIT_MGNT_FW_STS_FILTER_8822C BIT(0) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_TCR_8822C (TRANSMISSION CONFIGURATION REGISTER) */ +#define BIT_WMAC_EN_RTS_ADDR_8822C BIT(31) +#define BIT_WMAC_DISABLE_CCK_8822C BIT(30) +#define BIT_WMAC_RAW_LEN_8822C BIT(29) +#define BIT_WMAC_NOTX_IN_RXNDP_8822C BIT(28) +#define BIT_WMAC_EN_EOF_8822C BIT(27) +#define BIT_WMAC_BF_SEL_8822C BIT(26) +#define BIT_WMAC_ANTMODE_SEL_8822C BIT(25) +#define BIT_WMAC_TCRPWRMGT_HWCTL_8822C BIT(24) +#define BIT_WMAC_SMOOTH_VAL_8822C BIT(23) +#define BIT_WMAC_EN_SCRAM_INC_8822C BIT(22) +#define BIT_UNDERFLOWEN_CMPLEN_SEL_8822C BIT(21) +#define BIT_FETCH_MPDU_AFTER_WSEC_RDY_8822C BIT(20) +#define BIT_WMAC_TCR_EN_20MST_8822C BIT(19) +#define BIT_WMAC_DIS_SIGTA_8822C BIT(18) +#define BIT_WMAC_DIS_A2B0_8822C BIT(17) +#define BIT_WMAC_MSK_SIGBCRC_8822C BIT(16) +#define BIT_WMAC_TCR_ERRSTEN_3_8822C BIT(15) +#define BIT_WMAC_TCR_ERRSTEN_2_8822C BIT(14) +#define BIT_WMAC_TCR_ERRSTEN_1_8822C BIT(13) +#define BIT_WMAC_TCR_ERRSTEN_0_8822C BIT(12) +#define BIT_WMAC_TCR_TXSK_PERPKT_8822C BIT(11) +#define BIT_ICV_8822C BIT(10) +#define BIT_CFEND_FORMAT_8822C BIT(9) +#define BIT_CRC_8822C BIT(8) +#define BIT_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(7) +#define BIT_PWR_ST_8822C BIT(6) +#define BIT_WMAC_TCR_UPD_TIMIE_8822C BIT(5) +#define BIT_WMAC_TCR_UPD_HGQMD_8822C BIT(4) +#define BIT_VHTSIGA1_TXPS_8822C BIT(3) +#define BIT_PAD_SEL_8822C BIT(2) +#define BIT_DIS_GCLK_8822C BIT(1) +#define BIT_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(0) + +/* 2 REG_RCR_8822C (RECEIVE CONFIGURATION REGISTER) */ +#define BIT_APP_FCS_8822C BIT(31) +#define BIT_APP_MIC_8822C BIT(30) +#define BIT_APP_ICV_8822C BIT(29) +#define BIT_APP_PHYSTS_8822C BIT(28) +#define BIT_APP_BASSN_8822C BIT(27) +#define BIT_VHT_DACK_8822C BIT(26) +#define BIT_TCPOFLD_EN_8822C BIT(25) +#define BIT_ENMBID_8822C BIT(24) +#define BIT_LSIGEN_8822C BIT(23) +#define BIT_MFBEN_8822C BIT(22) +#define BIT_DISCHKPPDLLEN_8822C BIT(21) +#define BIT_PKTCTL_DLEN_8822C BIT(20) +#define BIT_DISGCLK_8822C BIT(19) +#define BIT_TIM_PARSER_EN_8822C BIT(18) +#define BIT_BC_MD_EN_8822C BIT(17) +#define BIT_UC_MD_EN_8822C BIT(16) +#define BIT_RXSK_PERPKT_8822C BIT(15) +#define BIT_HTC_LOC_CTRL_8822C BIT(14) +#define BIT_ACK_WITH_CBSSID_DATA_OPTION_8822C BIT(13) +#define BIT_RPFM_CAM_ENABLE_8822C BIT(12) +#define BIT_TA_BCN_8822C BIT(11) +#define BIT_DISDECMYPKT_8822C BIT(10) +#define BIT_AICV_8822C BIT(9) +#define BIT_ACRC32_8822C BIT(8) +#define BIT_CBSSID_BCN_8822C BIT(7) +#define BIT_CBSSID_DATA_8822C BIT(6) +#define BIT_APWRMGT_8822C BIT(5) +#define BIT_ADD3_8822C BIT(4) +#define BIT_AB_8822C BIT(3) +#define BIT_AM_8822C BIT(2) +#define BIT_APM_8822C BIT(1) +#define BIT_AAP_8822C BIT(0) + +/* 2 REG_RX_PKT_LIMIT_8822C (RX PACKET LENGTH LIMIT REGISTER) */ + +#define BIT_SHIFT_RXPKTLMT_8822C 0 +#define BIT_MASK_RXPKTLMT_8822C 0x3f +#define BIT_RXPKTLMT_8822C(x) \ + (((x) & BIT_MASK_RXPKTLMT_8822C) << BIT_SHIFT_RXPKTLMT_8822C) +#define BITS_RXPKTLMT_8822C \ + (BIT_MASK_RXPKTLMT_8822C << BIT_SHIFT_RXPKTLMT_8822C) +#define BIT_CLEAR_RXPKTLMT_8822C(x) ((x) & (~BITS_RXPKTLMT_8822C)) +#define BIT_GET_RXPKTLMT_8822C(x) \ + (((x) >> BIT_SHIFT_RXPKTLMT_8822C) & BIT_MASK_RXPKTLMT_8822C) +#define BIT_SET_RXPKTLMT_8822C(x, v) \ + (BIT_CLEAR_RXPKTLMT_8822C(x) | BIT_RXPKTLMT_8822C(v)) + +/* 2 REG_RX_DLK_TIME_8822C (RX DEADLOCK TIME REGISTER) */ + +#define BIT_SHIFT_RX_DLK_TIME_8822C 0 +#define BIT_MASK_RX_DLK_TIME_8822C 0xff +#define BIT_RX_DLK_TIME_8822C(x) \ + (((x) & BIT_MASK_RX_DLK_TIME_8822C) << BIT_SHIFT_RX_DLK_TIME_8822C) +#define BITS_RX_DLK_TIME_8822C \ + (BIT_MASK_RX_DLK_TIME_8822C << BIT_SHIFT_RX_DLK_TIME_8822C) +#define BIT_CLEAR_RX_DLK_TIME_8822C(x) ((x) & (~BITS_RX_DLK_TIME_8822C)) +#define BIT_GET_RX_DLK_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_RX_DLK_TIME_8822C) & BIT_MASK_RX_DLK_TIME_8822C) +#define BIT_SET_RX_DLK_TIME_8822C(x, v) \ + (BIT_CLEAR_RX_DLK_TIME_8822C(x) | BIT_RX_DLK_TIME_8822C(v)) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RX_DRVINFO_SZ_8822C (RX DRIVER INFO SIZE REGISTER) */ +#define BIT_PHYSTS_PER_PKT_MODE_8822C BIT(7) + +#define BIT_SHIFT_DRVINFO_SZ_V1_8822C 0 +#define BIT_MASK_DRVINFO_SZ_V1_8822C 0xf +#define BIT_DRVINFO_SZ_V1_8822C(x) \ + (((x) & BIT_MASK_DRVINFO_SZ_V1_8822C) << BIT_SHIFT_DRVINFO_SZ_V1_8822C) +#define BITS_DRVINFO_SZ_V1_8822C \ + (BIT_MASK_DRVINFO_SZ_V1_8822C << BIT_SHIFT_DRVINFO_SZ_V1_8822C) +#define BIT_CLEAR_DRVINFO_SZ_V1_8822C(x) ((x) & (~BITS_DRVINFO_SZ_V1_8822C)) +#define BIT_GET_DRVINFO_SZ_V1_8822C(x) \ + (((x) >> BIT_SHIFT_DRVINFO_SZ_V1_8822C) & BIT_MASK_DRVINFO_SZ_V1_8822C) +#define BIT_SET_DRVINFO_SZ_V1_8822C(x, v) \ + (BIT_CLEAR_DRVINFO_SZ_V1_8822C(x) | BIT_DRVINFO_SZ_V1_8822C(v)) + +/* 2 REG_MACID_8822C (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_V1_8822C 0 +#define BIT_MASK_MACID_V1_8822C 0xffffffffL +#define BIT_MACID_V1_8822C(x) \ + (((x) & BIT_MASK_MACID_V1_8822C) << BIT_SHIFT_MACID_V1_8822C) +#define BITS_MACID_V1_8822C \ + (BIT_MASK_MACID_V1_8822C << BIT_SHIFT_MACID_V1_8822C) +#define BIT_CLEAR_MACID_V1_8822C(x) ((x) & (~BITS_MACID_V1_8822C)) +#define BIT_GET_MACID_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID_V1_8822C) & BIT_MASK_MACID_V1_8822C) +#define BIT_SET_MACID_V1_8822C(x, v) \ + (BIT_CLEAR_MACID_V1_8822C(x) | BIT_MACID_V1_8822C(v)) + +/* 2 REG_MACID_H_8822C (MAC ID REGISTER) */ + +#define BIT_SHIFT_MACID_H_V1_8822C 0 +#define BIT_MASK_MACID_H_V1_8822C 0xffff +#define BIT_MACID_H_V1_8822C(x) \ + (((x) & BIT_MASK_MACID_H_V1_8822C) << BIT_SHIFT_MACID_H_V1_8822C) +#define BITS_MACID_H_V1_8822C \ + (BIT_MASK_MACID_H_V1_8822C << BIT_SHIFT_MACID_H_V1_8822C) +#define BIT_CLEAR_MACID_H_V1_8822C(x) ((x) & (~BITS_MACID_H_V1_8822C)) +#define BIT_GET_MACID_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID_H_V1_8822C) & BIT_MASK_MACID_H_V1_8822C) +#define BIT_SET_MACID_H_V1_8822C(x, v) \ + (BIT_CLEAR_MACID_H_V1_8822C(x) | BIT_MACID_H_V1_8822C(v)) + +/* 2 REG_BSSID_8822C (BSSID REGISTER) */ + +#define BIT_SHIFT_BSSID_V1_8822C 0 +#define BIT_MASK_BSSID_V1_8822C 0xffffffffL +#define BIT_BSSID_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID_V1_8822C) << BIT_SHIFT_BSSID_V1_8822C) +#define BITS_BSSID_V1_8822C \ + (BIT_MASK_BSSID_V1_8822C << BIT_SHIFT_BSSID_V1_8822C) +#define BIT_CLEAR_BSSID_V1_8822C(x) ((x) & (~BITS_BSSID_V1_8822C)) +#define BIT_GET_BSSID_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID_V1_8822C) & BIT_MASK_BSSID_V1_8822C) +#define BIT_SET_BSSID_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID_V1_8822C(x) | BIT_BSSID_V1_8822C(v)) + +/* 2 REG_BSSID_H_8822C (BSSID REGISTER) */ + +/* 2 REG_NOT_VALID_8822C */ + +#define BIT_SHIFT_BSSID_H_V1_8822C 0 +#define BIT_MASK_BSSID_H_V1_8822C 0xffff +#define BIT_BSSID_H_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID_H_V1_8822C) << BIT_SHIFT_BSSID_H_V1_8822C) +#define BITS_BSSID_H_V1_8822C \ + (BIT_MASK_BSSID_H_V1_8822C << BIT_SHIFT_BSSID_H_V1_8822C) +#define BIT_CLEAR_BSSID_H_V1_8822C(x) ((x) & (~BITS_BSSID_H_V1_8822C)) +#define BIT_GET_BSSID_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID_H_V1_8822C) & BIT_MASK_BSSID_H_V1_8822C) +#define BIT_SET_BSSID_H_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID_H_V1_8822C(x) | BIT_BSSID_H_V1_8822C(v)) + +/* 2 REG_MAR_8822C (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_V1_8822C 0 +#define BIT_MASK_MAR_V1_8822C 0xffffffffL +#define BIT_MAR_V1_8822C(x) \ + (((x) & BIT_MASK_MAR_V1_8822C) << BIT_SHIFT_MAR_V1_8822C) +#define BITS_MAR_V1_8822C (BIT_MASK_MAR_V1_8822C << BIT_SHIFT_MAR_V1_8822C) +#define BIT_CLEAR_MAR_V1_8822C(x) ((x) & (~BITS_MAR_V1_8822C)) +#define BIT_GET_MAR_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MAR_V1_8822C) & BIT_MASK_MAR_V1_8822C) +#define BIT_SET_MAR_V1_8822C(x, v) \ + (BIT_CLEAR_MAR_V1_8822C(x) | BIT_MAR_V1_8822C(v)) + +/* 2 REG_MAR_H_8822C (MULTICAST ADDRESS REGISTER) */ + +#define BIT_SHIFT_MAR_H_V1_8822C 0 +#define BIT_MASK_MAR_H_V1_8822C 0xffffffffL +#define BIT_MAR_H_V1_8822C(x) \ + (((x) & BIT_MASK_MAR_H_V1_8822C) << BIT_SHIFT_MAR_H_V1_8822C) +#define BITS_MAR_H_V1_8822C \ + (BIT_MASK_MAR_H_V1_8822C << BIT_SHIFT_MAR_H_V1_8822C) +#define BIT_CLEAR_MAR_H_V1_8822C(x) ((x) & (~BITS_MAR_H_V1_8822C)) +#define BIT_GET_MAR_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MAR_H_V1_8822C) & BIT_MASK_MAR_H_V1_8822C) +#define BIT_SET_MAR_H_V1_8822C(x, v) \ + (BIT_CLEAR_MAR_H_V1_8822C(x) | BIT_MAR_H_V1_8822C(v)) + +/* 2 REG_MBIDCAMCFG_1_8822C (MBSSID CAM CONFIGURATION REGISTER) */ + +#define BIT_SHIFT_MBIDCAM_RWDATA_L_8822C 0 +#define BIT_MASK_MBIDCAM_RWDATA_L_8822C 0xffffffffL +#define BIT_MBIDCAM_RWDATA_L_8822C(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_L_8822C) \ + << BIT_SHIFT_MBIDCAM_RWDATA_L_8822C) +#define BITS_MBIDCAM_RWDATA_L_8822C \ + (BIT_MASK_MBIDCAM_RWDATA_L_8822C << BIT_SHIFT_MBIDCAM_RWDATA_L_8822C) +#define BIT_CLEAR_MBIDCAM_RWDATA_L_8822C(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_L_8822C)) +#define BIT_GET_MBIDCAM_RWDATA_L_8822C(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L_8822C) & \ + BIT_MASK_MBIDCAM_RWDATA_L_8822C) +#define BIT_SET_MBIDCAM_RWDATA_L_8822C(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_L_8822C(x) | BIT_MBIDCAM_RWDATA_L_8822C(v)) + +/* 2 REG_MBIDCAMCFG_2_8822C (MBSSID CAM CONFIGURATION REGISTER) */ +#define BIT_MBIDCAM_POLL_8822C BIT(31) +#define BIT_MBIDCAM_WT_EN_8822C BIT(30) + +#define BIT_SHIFT_MBIDCAM_ADDR_V1_8822C 24 +#define BIT_MASK_MBIDCAM_ADDR_V1_8822C 0x3f +#define BIT_MBIDCAM_ADDR_V1_8822C(x) \ + (((x) & BIT_MASK_MBIDCAM_ADDR_V1_8822C) \ + << BIT_SHIFT_MBIDCAM_ADDR_V1_8822C) +#define BITS_MBIDCAM_ADDR_V1_8822C \ + (BIT_MASK_MBIDCAM_ADDR_V1_8822C << BIT_SHIFT_MBIDCAM_ADDR_V1_8822C) +#define BIT_CLEAR_MBIDCAM_ADDR_V1_8822C(x) ((x) & (~BITS_MBIDCAM_ADDR_V1_8822C)) +#define BIT_GET_MBIDCAM_ADDR_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_ADDR_V1_8822C) & \ + BIT_MASK_MBIDCAM_ADDR_V1_8822C) +#define BIT_SET_MBIDCAM_ADDR_V1_8822C(x, v) \ + (BIT_CLEAR_MBIDCAM_ADDR_V1_8822C(x) | BIT_MBIDCAM_ADDR_V1_8822C(v)) + +#define BIT_MBIDCAM_VALID_8822C BIT(23) +#define BIT_LSIC_TXOP_EN_8822C BIT(17) +#define BIT_CTS_EN_8822C BIT(16) + +#define BIT_SHIFT_MBIDCAM_RWDATA_H_8822C 0 +#define BIT_MASK_MBIDCAM_RWDATA_H_8822C 0xffff +#define BIT_MBIDCAM_RWDATA_H_8822C(x) \ + (((x) & BIT_MASK_MBIDCAM_RWDATA_H_8822C) \ + << BIT_SHIFT_MBIDCAM_RWDATA_H_8822C) +#define BITS_MBIDCAM_RWDATA_H_8822C \ + (BIT_MASK_MBIDCAM_RWDATA_H_8822C << BIT_SHIFT_MBIDCAM_RWDATA_H_8822C) +#define BIT_CLEAR_MBIDCAM_RWDATA_H_8822C(x) \ + ((x) & (~BITS_MBIDCAM_RWDATA_H_8822C)) +#define BIT_GET_MBIDCAM_RWDATA_H_8822C(x) \ + (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H_8822C) & \ + BIT_MASK_MBIDCAM_RWDATA_H_8822C) +#define BIT_SET_MBIDCAM_RWDATA_H_8822C(x, v) \ + (BIT_CLEAR_MBIDCAM_RWDATA_H_8822C(x) | BIT_MBIDCAM_RWDATA_H_8822C(v)) + +/* 2 REG_WMAC_TCR_TSFT_OFS_8822C */ + +#define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822C 0 +#define BIT_MASK_WMAC_TCR_TSFT_OFS_8822C 0xffff +#define BIT_WMAC_TCR_TSFT_OFS_8822C(x) \ + (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8822C) \ + << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822C) +#define BITS_WMAC_TCR_TSFT_OFS_8822C \ + (BIT_MASK_WMAC_TCR_TSFT_OFS_8822C << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822C) +#define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8822C(x) \ + ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8822C)) +#define BIT_GET_WMAC_TCR_TSFT_OFS_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822C) & \ + BIT_MASK_WMAC_TCR_TSFT_OFS_8822C) +#define BIT_SET_WMAC_TCR_TSFT_OFS_8822C(x, v) \ + (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8822C(x) | BIT_WMAC_TCR_TSFT_OFS_8822C(v)) + +/* 2 REG_UDF_THSD_8822C */ +#define BIT_UDF_THSD_V1_8822C BIT(7) + +#define BIT_SHIFT_UDF_THSD_VALUE_8822C 0 +#define BIT_MASK_UDF_THSD_VALUE_8822C 0x7f +#define BIT_UDF_THSD_VALUE_8822C(x) \ + (((x) & BIT_MASK_UDF_THSD_VALUE_8822C) \ + << BIT_SHIFT_UDF_THSD_VALUE_8822C) +#define BITS_UDF_THSD_VALUE_8822C \ + (BIT_MASK_UDF_THSD_VALUE_8822C << BIT_SHIFT_UDF_THSD_VALUE_8822C) +#define BIT_CLEAR_UDF_THSD_VALUE_8822C(x) ((x) & (~BITS_UDF_THSD_VALUE_8822C)) +#define BIT_GET_UDF_THSD_VALUE_8822C(x) \ + (((x) >> BIT_SHIFT_UDF_THSD_VALUE_8822C) & \ + BIT_MASK_UDF_THSD_VALUE_8822C) +#define BIT_SET_UDF_THSD_VALUE_8822C(x, v) \ + (BIT_CLEAR_UDF_THSD_VALUE_8822C(x) | BIT_UDF_THSD_VALUE_8822C(v)) + +/* 2 REG_ZLD_NUM_8822C */ + +#define BIT_SHIFT_ZLD_NUM_8822C 0 +#define BIT_MASK_ZLD_NUM_8822C 0xff +#define BIT_ZLD_NUM_8822C(x) \ + (((x) & BIT_MASK_ZLD_NUM_8822C) << BIT_SHIFT_ZLD_NUM_8822C) +#define BITS_ZLD_NUM_8822C (BIT_MASK_ZLD_NUM_8822C << BIT_SHIFT_ZLD_NUM_8822C) +#define BIT_CLEAR_ZLD_NUM_8822C(x) ((x) & (~BITS_ZLD_NUM_8822C)) +#define BIT_GET_ZLD_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_ZLD_NUM_8822C) & BIT_MASK_ZLD_NUM_8822C) +#define BIT_SET_ZLD_NUM_8822C(x, v) \ + (BIT_CLEAR_ZLD_NUM_8822C(x) | BIT_ZLD_NUM_8822C(v)) + +/* 2 REG_STMP_THSD_8822C */ + +#define BIT_SHIFT_STMP_THSD_8822C 0 +#define BIT_MASK_STMP_THSD_8822C 0xff +#define BIT_STMP_THSD_8822C(x) \ + (((x) & BIT_MASK_STMP_THSD_8822C) << BIT_SHIFT_STMP_THSD_8822C) +#define BITS_STMP_THSD_8822C \ + (BIT_MASK_STMP_THSD_8822C << BIT_SHIFT_STMP_THSD_8822C) +#define BIT_CLEAR_STMP_THSD_8822C(x) ((x) & (~BITS_STMP_THSD_8822C)) +#define BIT_GET_STMP_THSD_8822C(x) \ + (((x) >> BIT_SHIFT_STMP_THSD_8822C) & BIT_MASK_STMP_THSD_8822C) +#define BIT_SET_STMP_THSD_8822C(x, v) \ + (BIT_CLEAR_STMP_THSD_8822C(x) | BIT_STMP_THSD_8822C(v)) + +/* 2 REG_WMAC_TXTIMEOUT_8822C */ + +#define BIT_SHIFT_WMAC_TXTIMEOUT_8822C 0 +#define BIT_MASK_WMAC_TXTIMEOUT_8822C 0xff +#define BIT_WMAC_TXTIMEOUT_8822C(x) \ + (((x) & BIT_MASK_WMAC_TXTIMEOUT_8822C) \ + << BIT_SHIFT_WMAC_TXTIMEOUT_8822C) +#define BITS_WMAC_TXTIMEOUT_8822C \ + (BIT_MASK_WMAC_TXTIMEOUT_8822C << BIT_SHIFT_WMAC_TXTIMEOUT_8822C) +#define BIT_CLEAR_WMAC_TXTIMEOUT_8822C(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8822C)) +#define BIT_GET_WMAC_TXTIMEOUT_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8822C) & \ + BIT_MASK_WMAC_TXTIMEOUT_8822C) +#define BIT_SET_WMAC_TXTIMEOUT_8822C(x, v) \ + (BIT_CLEAR_WMAC_TXTIMEOUT_8822C(x) | BIT_WMAC_TXTIMEOUT_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_USTIME_EDCA_8822C (US TIME TUNING FOR EDCA REGISTER) */ + +#define BIT_SHIFT_USTIME_EDCA_8822C 0 +#define BIT_MASK_USTIME_EDCA_8822C 0xff +#define BIT_USTIME_EDCA_8822C(x) \ + (((x) & BIT_MASK_USTIME_EDCA_8822C) << BIT_SHIFT_USTIME_EDCA_8822C) +#define BITS_USTIME_EDCA_8822C \ + (BIT_MASK_USTIME_EDCA_8822C << BIT_SHIFT_USTIME_EDCA_8822C) +#define BIT_CLEAR_USTIME_EDCA_8822C(x) ((x) & (~BITS_USTIME_EDCA_8822C)) +#define BIT_GET_USTIME_EDCA_8822C(x) \ + (((x) >> BIT_SHIFT_USTIME_EDCA_8822C) & BIT_MASK_USTIME_EDCA_8822C) +#define BIT_SET_USTIME_EDCA_8822C(x, v) \ + (BIT_CLEAR_USTIME_EDCA_8822C(x) | BIT_USTIME_EDCA_8822C(v)) + +/* 2 REG_ACKTO_CCK_8822C (ACK TIMEOUT REGISTER FOR CCK RATE) */ + +#define BIT_SHIFT_ACKTO_CCK_8822C 0 +#define BIT_MASK_ACKTO_CCK_8822C 0xff +#define BIT_ACKTO_CCK_8822C(x) \ + (((x) & BIT_MASK_ACKTO_CCK_8822C) << BIT_SHIFT_ACKTO_CCK_8822C) +#define BITS_ACKTO_CCK_8822C \ + (BIT_MASK_ACKTO_CCK_8822C << BIT_SHIFT_ACKTO_CCK_8822C) +#define BIT_CLEAR_ACKTO_CCK_8822C(x) ((x) & (~BITS_ACKTO_CCK_8822C)) +#define BIT_GET_ACKTO_CCK_8822C(x) \ + (((x) >> BIT_SHIFT_ACKTO_CCK_8822C) & BIT_MASK_ACKTO_CCK_8822C) +#define BIT_SET_ACKTO_CCK_8822C(x, v) \ + (BIT_CLEAR_ACKTO_CCK_8822C(x) | BIT_ACKTO_CCK_8822C(v)) + +/* 2 REG_MAC_SPEC_SIFS_8822C (SPECIFICATION SIFS REGISTER) */ + +#define BIT_SHIFT_SPEC_SIFS_OFDM_8822C 8 +#define BIT_MASK_SPEC_SIFS_OFDM_8822C 0xff +#define BIT_SPEC_SIFS_OFDM_8822C(x) \ + (((x) & BIT_MASK_SPEC_SIFS_OFDM_8822C) \ + << BIT_SHIFT_SPEC_SIFS_OFDM_8822C) +#define BITS_SPEC_SIFS_OFDM_8822C \ + (BIT_MASK_SPEC_SIFS_OFDM_8822C << BIT_SHIFT_SPEC_SIFS_OFDM_8822C) +#define BIT_CLEAR_SPEC_SIFS_OFDM_8822C(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8822C)) +#define BIT_GET_SPEC_SIFS_OFDM_8822C(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8822C) & \ + BIT_MASK_SPEC_SIFS_OFDM_8822C) +#define BIT_SET_SPEC_SIFS_OFDM_8822C(x, v) \ + (BIT_CLEAR_SPEC_SIFS_OFDM_8822C(x) | BIT_SPEC_SIFS_OFDM_8822C(v)) + +#define BIT_SHIFT_SPEC_SIFS_CCK_8822C 0 +#define BIT_MASK_SPEC_SIFS_CCK_8822C 0xff +#define BIT_SPEC_SIFS_CCK_8822C(x) \ + (((x) & BIT_MASK_SPEC_SIFS_CCK_8822C) << BIT_SHIFT_SPEC_SIFS_CCK_8822C) +#define BITS_SPEC_SIFS_CCK_8822C \ + (BIT_MASK_SPEC_SIFS_CCK_8822C << BIT_SHIFT_SPEC_SIFS_CCK_8822C) +#define BIT_CLEAR_SPEC_SIFS_CCK_8822C(x) ((x) & (~BITS_SPEC_SIFS_CCK_8822C)) +#define BIT_GET_SPEC_SIFS_CCK_8822C(x) \ + (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8822C) & BIT_MASK_SPEC_SIFS_CCK_8822C) +#define BIT_SET_SPEC_SIFS_CCK_8822C(x, v) \ + (BIT_CLEAR_SPEC_SIFS_CCK_8822C(x) | BIT_SPEC_SIFS_CCK_8822C(v)) + +/* 2 REG_RESP_SIFS_CCK_8822C (RESPONSE SIFS FOR CCK REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_CCK_8822C 8 +#define BIT_MASK_SIFS_R2T_CCK_8822C 0xff +#define BIT_SIFS_R2T_CCK_8822C(x) \ + (((x) & BIT_MASK_SIFS_R2T_CCK_8822C) << BIT_SHIFT_SIFS_R2T_CCK_8822C) +#define BITS_SIFS_R2T_CCK_8822C \ + (BIT_MASK_SIFS_R2T_CCK_8822C << BIT_SHIFT_SIFS_R2T_CCK_8822C) +#define BIT_CLEAR_SIFS_R2T_CCK_8822C(x) ((x) & (~BITS_SIFS_R2T_CCK_8822C)) +#define BIT_GET_SIFS_R2T_CCK_8822C(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_CCK_8822C) & BIT_MASK_SIFS_R2T_CCK_8822C) +#define BIT_SET_SIFS_R2T_CCK_8822C(x, v) \ + (BIT_CLEAR_SIFS_R2T_CCK_8822C(x) | BIT_SIFS_R2T_CCK_8822C(v)) + +#define BIT_SHIFT_SIFS_T2T_CCK_8822C 0 +#define BIT_MASK_SIFS_T2T_CCK_8822C 0xff +#define BIT_SIFS_T2T_CCK_8822C(x) \ + (((x) & BIT_MASK_SIFS_T2T_CCK_8822C) << BIT_SHIFT_SIFS_T2T_CCK_8822C) +#define BITS_SIFS_T2T_CCK_8822C \ + (BIT_MASK_SIFS_T2T_CCK_8822C << BIT_SHIFT_SIFS_T2T_CCK_8822C) +#define BIT_CLEAR_SIFS_T2T_CCK_8822C(x) ((x) & (~BITS_SIFS_T2T_CCK_8822C)) +#define BIT_GET_SIFS_T2T_CCK_8822C(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_CCK_8822C) & BIT_MASK_SIFS_T2T_CCK_8822C) +#define BIT_SET_SIFS_T2T_CCK_8822C(x, v) \ + (BIT_CLEAR_SIFS_T2T_CCK_8822C(x) | BIT_SIFS_T2T_CCK_8822C(v)) + +/* 2 REG_RESP_SIFS_OFDM_8822C (RESPONSE SIFS FOR OFDM REGISTER) */ + +#define BIT_SHIFT_SIFS_R2T_OFDM_8822C 8 +#define BIT_MASK_SIFS_R2T_OFDM_8822C 0xff +#define BIT_SIFS_R2T_OFDM_8822C(x) \ + (((x) & BIT_MASK_SIFS_R2T_OFDM_8822C) << BIT_SHIFT_SIFS_R2T_OFDM_8822C) +#define BITS_SIFS_R2T_OFDM_8822C \ + (BIT_MASK_SIFS_R2T_OFDM_8822C << BIT_SHIFT_SIFS_R2T_OFDM_8822C) +#define BIT_CLEAR_SIFS_R2T_OFDM_8822C(x) ((x) & (~BITS_SIFS_R2T_OFDM_8822C)) +#define BIT_GET_SIFS_R2T_OFDM_8822C(x) \ + (((x) >> BIT_SHIFT_SIFS_R2T_OFDM_8822C) & BIT_MASK_SIFS_R2T_OFDM_8822C) +#define BIT_SET_SIFS_R2T_OFDM_8822C(x, v) \ + (BIT_CLEAR_SIFS_R2T_OFDM_8822C(x) | BIT_SIFS_R2T_OFDM_8822C(v)) + +#define BIT_SHIFT_SIFS_T2T_OFDM_8822C 0 +#define BIT_MASK_SIFS_T2T_OFDM_8822C 0xff +#define BIT_SIFS_T2T_OFDM_8822C(x) \ + (((x) & BIT_MASK_SIFS_T2T_OFDM_8822C) << BIT_SHIFT_SIFS_T2T_OFDM_8822C) +#define BITS_SIFS_T2T_OFDM_8822C \ + (BIT_MASK_SIFS_T2T_OFDM_8822C << BIT_SHIFT_SIFS_T2T_OFDM_8822C) +#define BIT_CLEAR_SIFS_T2T_OFDM_8822C(x) ((x) & (~BITS_SIFS_T2T_OFDM_8822C)) +#define BIT_GET_SIFS_T2T_OFDM_8822C(x) \ + (((x) >> BIT_SHIFT_SIFS_T2T_OFDM_8822C) & BIT_MASK_SIFS_T2T_OFDM_8822C) +#define BIT_SET_SIFS_T2T_OFDM_8822C(x, v) \ + (BIT_CLEAR_SIFS_T2T_OFDM_8822C(x) | BIT_SIFS_T2T_OFDM_8822C(v)) + +/* 2 REG_ACKTO_8822C (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_ACKTO_8822C 0 +#define BIT_MASK_ACKTO_8822C 0xff +#define BIT_ACKTO_8822C(x) \ + (((x) & BIT_MASK_ACKTO_8822C) << BIT_SHIFT_ACKTO_8822C) +#define BITS_ACKTO_8822C (BIT_MASK_ACKTO_8822C << BIT_SHIFT_ACKTO_8822C) +#define BIT_CLEAR_ACKTO_8822C(x) ((x) & (~BITS_ACKTO_8822C)) +#define BIT_GET_ACKTO_8822C(x) \ + (((x) >> BIT_SHIFT_ACKTO_8822C) & BIT_MASK_ACKTO_8822C) +#define BIT_SET_ACKTO_8822C(x, v) \ + (BIT_CLEAR_ACKTO_8822C(x) | BIT_ACKTO_8822C(v)) + +/* 2 REG_CTS2TO_8822C (CTS2 TIMEOUT REGISTER) */ + +#define BIT_SHIFT_CTS2TO_8822C 0 +#define BIT_MASK_CTS2TO_8822C 0xff +#define BIT_CTS2TO_8822C(x) \ + (((x) & BIT_MASK_CTS2TO_8822C) << BIT_SHIFT_CTS2TO_8822C) +#define BITS_CTS2TO_8822C (BIT_MASK_CTS2TO_8822C << BIT_SHIFT_CTS2TO_8822C) +#define BIT_CLEAR_CTS2TO_8822C(x) ((x) & (~BITS_CTS2TO_8822C)) +#define BIT_GET_CTS2TO_8822C(x) \ + (((x) >> BIT_SHIFT_CTS2TO_8822C) & BIT_MASK_CTS2TO_8822C) +#define BIT_SET_CTS2TO_8822C(x, v) \ + (BIT_CLEAR_CTS2TO_8822C(x) | BIT_CTS2TO_8822C(v)) + +/* 2 REG_EIFS_8822C (EIFS REGISTER) */ + +#define BIT_SHIFT_EIFS_8822C 0 +#define BIT_MASK_EIFS_8822C 0xffff +#define BIT_EIFS_8822C(x) (((x) & BIT_MASK_EIFS_8822C) << BIT_SHIFT_EIFS_8822C) +#define BITS_EIFS_8822C (BIT_MASK_EIFS_8822C << BIT_SHIFT_EIFS_8822C) +#define BIT_CLEAR_EIFS_8822C(x) ((x) & (~BITS_EIFS_8822C)) +#define BIT_GET_EIFS_8822C(x) \ + (((x) >> BIT_SHIFT_EIFS_8822C) & BIT_MASK_EIFS_8822C) +#define BIT_SET_EIFS_8822C(x, v) (BIT_CLEAR_EIFS_8822C(x) | BIT_EIFS_8822C(v)) + +/* 2 REG_RPFM_MAP0_8822C */ +#define BIT_MGT_RPFM15EN_8822C BIT(15) +#define BIT_MGT_RPFM14EN_8822C BIT(14) +#define BIT_MGT_RPFM13EN_8822C BIT(13) +#define BIT_MGT_RPFM12EN_8822C BIT(12) +#define BIT_MGT_RPFM11EN_8822C BIT(11) +#define BIT_MGT_RPFM10EN_8822C BIT(10) +#define BIT_MGT_RPFM9EN_8822C BIT(9) +#define BIT_MGT_RPFM8EN_8822C BIT(8) +#define BIT_MGT_RPFM7EN_8822C BIT(7) +#define BIT_MGT_RPFM6EN_8822C BIT(6) +#define BIT_MGT_RPFM5EN_8822C BIT(5) +#define BIT_MGT_RPFM4EN_8822C BIT(4) +#define BIT_MGT_RPFM3EN_8822C BIT(3) +#define BIT_MGT_RPFM2EN_8822C BIT(2) +#define BIT_MGT_RPFM1EN_8822C BIT(1) +#define BIT_MGT_RPFM0EN_8822C BIT(0) + +/* 2 REG_RPFM_MAP1_V1_8822C */ +#define BIT_DATA_RPFM15EN_8822C BIT(15) +#define BIT_DATA_RPFM14EN_8822C BIT(14) +#define BIT_DATA_RPFM13EN_8822C BIT(13) +#define BIT_DATA_RPFM12EN_8822C BIT(12) +#define BIT_DATA_RPFM11EN_8822C BIT(11) +#define BIT_DATA_RPFM10EN_8822C BIT(10) +#define BIT_DATA_RPFM9EN_8822C BIT(9) +#define BIT_DATA_RPFM8EN_8822C BIT(8) +#define BIT_DATA_RPFM7EN_8822C BIT(7) +#define BIT_DATA_RPFM6EN_8822C BIT(6) +#define BIT_DATA_RPFM5EN_8822C BIT(5) +#define BIT_DATA_RPFM4EN_8822C BIT(4) +#define BIT_DATA_RPFM3EN_8822C BIT(3) +#define BIT_DATA_RPFM2EN_8822C BIT(2) +#define BIT_DATA_RPFM1EN_8822C BIT(1) +#define BIT_DATA_RPFM0EN_8822C BIT(0) + +/* 2 REG_RPFM_CAM_CMD_8822C (RX PAYLOAD FRAME MASK CAM COMMAND REGISTER) */ +#define BIT_RPFM_CAM_POLLING_8822C BIT(31) +#define BIT_RPFM_CAM_CLR_8822C BIT(30) +#define BIT_RPFM_CAM_WE_8822C BIT(16) + +#define BIT_SHIFT_RPFM_CAM_ADDR_8822C 0 +#define BIT_MASK_RPFM_CAM_ADDR_8822C 0x7f +#define BIT_RPFM_CAM_ADDR_8822C(x) \ + (((x) & BIT_MASK_RPFM_CAM_ADDR_8822C) << BIT_SHIFT_RPFM_CAM_ADDR_8822C) +#define BITS_RPFM_CAM_ADDR_8822C \ + (BIT_MASK_RPFM_CAM_ADDR_8822C << BIT_SHIFT_RPFM_CAM_ADDR_8822C) +#define BIT_CLEAR_RPFM_CAM_ADDR_8822C(x) ((x) & (~BITS_RPFM_CAM_ADDR_8822C)) +#define BIT_GET_RPFM_CAM_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_ADDR_8822C) & BIT_MASK_RPFM_CAM_ADDR_8822C) +#define BIT_SET_RPFM_CAM_ADDR_8822C(x, v) \ + (BIT_CLEAR_RPFM_CAM_ADDR_8822C(x) | BIT_RPFM_CAM_ADDR_8822C(v)) + +/* 2 REG_RPFM_CAM_RWD_8822C (ACK TIMEOUT REGISTER) */ + +#define BIT_SHIFT_RPFM_CAM_RWD_8822C 0 +#define BIT_MASK_RPFM_CAM_RWD_8822C 0xffffffffL +#define BIT_RPFM_CAM_RWD_8822C(x) \ + (((x) & BIT_MASK_RPFM_CAM_RWD_8822C) << BIT_SHIFT_RPFM_CAM_RWD_8822C) +#define BITS_RPFM_CAM_RWD_8822C \ + (BIT_MASK_RPFM_CAM_RWD_8822C << BIT_SHIFT_RPFM_CAM_RWD_8822C) +#define BIT_CLEAR_RPFM_CAM_RWD_8822C(x) ((x) & (~BITS_RPFM_CAM_RWD_8822C)) +#define BIT_GET_RPFM_CAM_RWD_8822C(x) \ + (((x) >> BIT_SHIFT_RPFM_CAM_RWD_8822C) & BIT_MASK_RPFM_CAM_RWD_8822C) +#define BIT_SET_RPFM_CAM_RWD_8822C(x, v) \ + (BIT_CLEAR_RPFM_CAM_RWD_8822C(x) | BIT_RPFM_CAM_RWD_8822C(v)) + +/* 2 REG_NAV_CTRL_8822C (NAV CONTROL REGISTER) */ + +#define BIT_SHIFT_NAV_UPPER_8822C 16 +#define BIT_MASK_NAV_UPPER_8822C 0xff +#define BIT_NAV_UPPER_8822C(x) \ + (((x) & BIT_MASK_NAV_UPPER_8822C) << BIT_SHIFT_NAV_UPPER_8822C) +#define BITS_NAV_UPPER_8822C \ + (BIT_MASK_NAV_UPPER_8822C << BIT_SHIFT_NAV_UPPER_8822C) +#define BIT_CLEAR_NAV_UPPER_8822C(x) ((x) & (~BITS_NAV_UPPER_8822C)) +#define BIT_GET_NAV_UPPER_8822C(x) \ + (((x) >> BIT_SHIFT_NAV_UPPER_8822C) & BIT_MASK_NAV_UPPER_8822C) +#define BIT_SET_NAV_UPPER_8822C(x, v) \ + (BIT_CLEAR_NAV_UPPER_8822C(x) | BIT_NAV_UPPER_8822C(v)) + +#define BIT_SHIFT_RXMYRTS_NAV_8822C 8 +#define BIT_MASK_RXMYRTS_NAV_8822C 0xf +#define BIT_RXMYRTS_NAV_8822C(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_8822C) << BIT_SHIFT_RXMYRTS_NAV_8822C) +#define BITS_RXMYRTS_NAV_8822C \ + (BIT_MASK_RXMYRTS_NAV_8822C << BIT_SHIFT_RXMYRTS_NAV_8822C) +#define BIT_CLEAR_RXMYRTS_NAV_8822C(x) ((x) & (~BITS_RXMYRTS_NAV_8822C)) +#define BIT_GET_RXMYRTS_NAV_8822C(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_8822C) & BIT_MASK_RXMYRTS_NAV_8822C) +#define BIT_SET_RXMYRTS_NAV_8822C(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_8822C(x) | BIT_RXMYRTS_NAV_8822C(v)) + +#define BIT_SHIFT_RTSRST_8822C 0 +#define BIT_MASK_RTSRST_8822C 0xff +#define BIT_RTSRST_8822C(x) \ + (((x) & BIT_MASK_RTSRST_8822C) << BIT_SHIFT_RTSRST_8822C) +#define BITS_RTSRST_8822C (BIT_MASK_RTSRST_8822C << BIT_SHIFT_RTSRST_8822C) +#define BIT_CLEAR_RTSRST_8822C(x) ((x) & (~BITS_RTSRST_8822C)) +#define BIT_GET_RTSRST_8822C(x) \ + (((x) >> BIT_SHIFT_RTSRST_8822C) & BIT_MASK_RTSRST_8822C) +#define BIT_SET_RTSRST_8822C(x, v) \ + (BIT_CLEAR_RTSRST_8822C(x) | BIT_RTSRST_8822C(v)) + +/* 2 REG_BACAMCMD_8822C (BLOCK ACK CAM COMMAND REGISTER) */ +#define BIT_BACAM_POLL_8822C BIT(31) +#define BIT_BACAM_RST_8822C BIT(17) +#define BIT_BACAM_RW_8822C BIT(16) + +#define BIT_SHIFT_TXSBM_8822C 14 +#define BIT_MASK_TXSBM_8822C 0x3 +#define BIT_TXSBM_8822C(x) \ + (((x) & BIT_MASK_TXSBM_8822C) << BIT_SHIFT_TXSBM_8822C) +#define BITS_TXSBM_8822C (BIT_MASK_TXSBM_8822C << BIT_SHIFT_TXSBM_8822C) +#define BIT_CLEAR_TXSBM_8822C(x) ((x) & (~BITS_TXSBM_8822C)) +#define BIT_GET_TXSBM_8822C(x) \ + (((x) >> BIT_SHIFT_TXSBM_8822C) & BIT_MASK_TXSBM_8822C) +#define BIT_SET_TXSBM_8822C(x, v) \ + (BIT_CLEAR_TXSBM_8822C(x) | BIT_TXSBM_8822C(v)) + +#define BIT_SHIFT_BACAM_ADDR_8822C 0 +#define BIT_MASK_BACAM_ADDR_8822C 0x3f +#define BIT_BACAM_ADDR_8822C(x) \ + (((x) & BIT_MASK_BACAM_ADDR_8822C) << BIT_SHIFT_BACAM_ADDR_8822C) +#define BITS_BACAM_ADDR_8822C \ + (BIT_MASK_BACAM_ADDR_8822C << BIT_SHIFT_BACAM_ADDR_8822C) +#define BIT_CLEAR_BACAM_ADDR_8822C(x) ((x) & (~BITS_BACAM_ADDR_8822C)) +#define BIT_GET_BACAM_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_BACAM_ADDR_8822C) & BIT_MASK_BACAM_ADDR_8822C) +#define BIT_SET_BACAM_ADDR_8822C(x, v) \ + (BIT_CLEAR_BACAM_ADDR_8822C(x) | BIT_BACAM_ADDR_8822C(v)) + +/* 2 REG_BACAMCONTENT_8822C (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_L_8822C 0 +#define BIT_MASK_BA_CONTENT_L_8822C 0xffffffffL +#define BIT_BA_CONTENT_L_8822C(x) \ + (((x) & BIT_MASK_BA_CONTENT_L_8822C) << BIT_SHIFT_BA_CONTENT_L_8822C) +#define BITS_BA_CONTENT_L_8822C \ + (BIT_MASK_BA_CONTENT_L_8822C << BIT_SHIFT_BA_CONTENT_L_8822C) +#define BIT_CLEAR_BA_CONTENT_L_8822C(x) ((x) & (~BITS_BA_CONTENT_L_8822C)) +#define BIT_GET_BA_CONTENT_L_8822C(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_L_8822C) & BIT_MASK_BA_CONTENT_L_8822C) +#define BIT_SET_BA_CONTENT_L_8822C(x, v) \ + (BIT_CLEAR_BA_CONTENT_L_8822C(x) | BIT_BA_CONTENT_L_8822C(v)) + +/* 2 REG_BACAMCONTENT_H_8822C (BLOCK ACK CAM CONTENT REGISTER) */ + +#define BIT_SHIFT_BA_CONTENT_H_8822C 0 +#define BIT_MASK_BA_CONTENT_H_8822C 0xffffffffL +#define BIT_BA_CONTENT_H_8822C(x) \ + (((x) & BIT_MASK_BA_CONTENT_H_8822C) << BIT_SHIFT_BA_CONTENT_H_8822C) +#define BITS_BA_CONTENT_H_8822C \ + (BIT_MASK_BA_CONTENT_H_8822C << BIT_SHIFT_BA_CONTENT_H_8822C) +#define BIT_CLEAR_BA_CONTENT_H_8822C(x) ((x) & (~BITS_BA_CONTENT_H_8822C)) +#define BIT_GET_BA_CONTENT_H_8822C(x) \ + (((x) >> BIT_SHIFT_BA_CONTENT_H_8822C) & BIT_MASK_BA_CONTENT_H_8822C) +#define BIT_SET_BA_CONTENT_H_8822C(x, v) \ + (BIT_CLEAR_BA_CONTENT_H_8822C(x) | BIT_BA_CONTENT_H_8822C(v)) + +/* 2 REG_LBDLY_8822C (LOOPBACK DELAY REGISTER) */ + +#define BIT_SHIFT_LBDLY_8822C 0 +#define BIT_MASK_LBDLY_8822C 0x1f +#define BIT_LBDLY_8822C(x) \ + (((x) & BIT_MASK_LBDLY_8822C) << BIT_SHIFT_LBDLY_8822C) +#define BITS_LBDLY_8822C (BIT_MASK_LBDLY_8822C << BIT_SHIFT_LBDLY_8822C) +#define BIT_CLEAR_LBDLY_8822C(x) ((x) & (~BITS_LBDLY_8822C)) +#define BIT_GET_LBDLY_8822C(x) \ + (((x) >> BIT_SHIFT_LBDLY_8822C) & BIT_MASK_LBDLY_8822C) +#define BIT_SET_LBDLY_8822C(x, v) \ + (BIT_CLEAR_LBDLY_8822C(x) | BIT_LBDLY_8822C(v)) + +/* 2 REG_WMAC_BACAM_RPMEN_8822C */ + +#define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822C 2 +#define BIT_MASK_BITMAP_SSNBK_COUNTER_8822C 0x3f +#define BIT_BITMAP_SSNBK_COUNTER_8822C(x) \ + (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8822C) \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822C) +#define BITS_BITMAP_SSNBK_COUNTER_8822C \ + (BIT_MASK_BITMAP_SSNBK_COUNTER_8822C \ + << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822C) +#define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8822C(x) \ + ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8822C)) +#define BIT_GET_BITMAP_SSNBK_COUNTER_8822C(x) \ + (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822C) & \ + BIT_MASK_BITMAP_SSNBK_COUNTER_8822C) +#define BIT_SET_BITMAP_SSNBK_COUNTER_8822C(x, v) \ + (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8822C(x) | \ + BIT_BITMAP_SSNBK_COUNTER_8822C(v)) + +#define BIT_BITMAP_EN_8822C BIT(1) +#define BIT_WMAC_BACAM_RPMEN_8822C BIT(0) + +/* 2 REG_TX_RX_8822C STATUS */ + +#define BIT_SHIFT_RXPKT_TYPE_8822C 2 +#define BIT_MASK_RXPKT_TYPE_8822C 0x3f +#define BIT_RXPKT_TYPE_8822C(x) \ + (((x) & BIT_MASK_RXPKT_TYPE_8822C) << BIT_SHIFT_RXPKT_TYPE_8822C) +#define BITS_RXPKT_TYPE_8822C \ + (BIT_MASK_RXPKT_TYPE_8822C << BIT_SHIFT_RXPKT_TYPE_8822C) +#define BIT_CLEAR_RXPKT_TYPE_8822C(x) ((x) & (~BITS_RXPKT_TYPE_8822C)) +#define BIT_GET_RXPKT_TYPE_8822C(x) \ + (((x) >> BIT_SHIFT_RXPKT_TYPE_8822C) & BIT_MASK_RXPKT_TYPE_8822C) +#define BIT_SET_RXPKT_TYPE_8822C(x, v) \ + (BIT_CLEAR_RXPKT_TYPE_8822C(x) | BIT_RXPKT_TYPE_8822C(v)) + +#define BIT_TXACT_IND_8822C BIT(1) +#define BIT_RXACT_IND_8822C BIT(0) + +/* 2 REG_WMAC_BITMAP_CTL_8822C */ +#define BIT_BITMAP_VO_8822C BIT(7) +#define BIT_BITMAP_VI_8822C BIT(6) +#define BIT_BITMAP_BE_8822C BIT(5) +#define BIT_BITMAP_BK_8822C BIT(4) + +#define BIT_SHIFT_BITMAP_CONDITION_8822C 2 +#define BIT_MASK_BITMAP_CONDITION_8822C 0x3 +#define BIT_BITMAP_CONDITION_8822C(x) \ + (((x) & BIT_MASK_BITMAP_CONDITION_8822C) \ + << BIT_SHIFT_BITMAP_CONDITION_8822C) +#define BITS_BITMAP_CONDITION_8822C \ + (BIT_MASK_BITMAP_CONDITION_8822C << BIT_SHIFT_BITMAP_CONDITION_8822C) +#define BIT_CLEAR_BITMAP_CONDITION_8822C(x) \ + ((x) & (~BITS_BITMAP_CONDITION_8822C)) +#define BIT_GET_BITMAP_CONDITION_8822C(x) \ + (((x) >> BIT_SHIFT_BITMAP_CONDITION_8822C) & \ + BIT_MASK_BITMAP_CONDITION_8822C) +#define BIT_SET_BITMAP_CONDITION_8822C(x, v) \ + (BIT_CLEAR_BITMAP_CONDITION_8822C(x) | BIT_BITMAP_CONDITION_8822C(v)) + +#define BIT_BITMAP_SSNBK_COUNTER_CLR_8822C BIT(1) +#define BIT_BITMAP_FORCE_8822C BIT(0) + +/* 2 REG_RXERR_RPT_8822C (RX ERROR REPORT REGISTER) */ + +#define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822C 28 +#define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822C 0xf +#define BIT_RXERR_RPT_SEL_V1_3_0_8822C(x) \ + (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822C) \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822C) +#define BITS_RXERR_RPT_SEL_V1_3_0_8822C \ + (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822C \ + << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822C) +#define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8822C(x) \ + ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8822C)) +#define BIT_GET_RXERR_RPT_SEL_V1_3_0_8822C(x) \ + (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822C) & \ + BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822C) +#define BIT_SET_RXERR_RPT_SEL_V1_3_0_8822C(x, v) \ + (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8822C(x) | \ + BIT_RXERR_RPT_SEL_V1_3_0_8822C(v)) + +#define BIT_RXERR_RPT_RST_8822C BIT(27) +#define BIT_RXERR_RPT_SEL_V1_4_8822C BIT(26) + +#define BIT_SHIFT_UD_SELECT_BSSID_2_1_8822C 24 +#define BIT_MASK_UD_SELECT_BSSID_2_1_8822C 0x3 +#define BIT_UD_SELECT_BSSID_2_1_8822C(x) \ + (((x) & BIT_MASK_UD_SELECT_BSSID_2_1_8822C) \ + << BIT_SHIFT_UD_SELECT_BSSID_2_1_8822C) +#define BITS_UD_SELECT_BSSID_2_1_8822C \ + (BIT_MASK_UD_SELECT_BSSID_2_1_8822C \ + << BIT_SHIFT_UD_SELECT_BSSID_2_1_8822C) +#define BIT_CLEAR_UD_SELECT_BSSID_2_1_8822C(x) \ + ((x) & (~BITS_UD_SELECT_BSSID_2_1_8822C)) +#define BIT_GET_UD_SELECT_BSSID_2_1_8822C(x) \ + (((x) >> BIT_SHIFT_UD_SELECT_BSSID_2_1_8822C) & \ + BIT_MASK_UD_SELECT_BSSID_2_1_8822C) +#define BIT_SET_UD_SELECT_BSSID_2_1_8822C(x, v) \ + (BIT_CLEAR_UD_SELECT_BSSID_2_1_8822C(x) | \ + BIT_UD_SELECT_BSSID_2_1_8822C(v)) + +#define BIT_W1S_8822C BIT(23) +#define BIT_UD_SELECT_BSSID_0_8822C BIT(22) + +#define BIT_SHIFT_UD_SUB_TYPE_8822C 18 +#define BIT_MASK_UD_SUB_TYPE_8822C 0xf +#define BIT_UD_SUB_TYPE_8822C(x) \ + (((x) & BIT_MASK_UD_SUB_TYPE_8822C) << BIT_SHIFT_UD_SUB_TYPE_8822C) +#define BITS_UD_SUB_TYPE_8822C \ + (BIT_MASK_UD_SUB_TYPE_8822C << BIT_SHIFT_UD_SUB_TYPE_8822C) +#define BIT_CLEAR_UD_SUB_TYPE_8822C(x) ((x) & (~BITS_UD_SUB_TYPE_8822C)) +#define BIT_GET_UD_SUB_TYPE_8822C(x) \ + (((x) >> BIT_SHIFT_UD_SUB_TYPE_8822C) & BIT_MASK_UD_SUB_TYPE_8822C) +#define BIT_SET_UD_SUB_TYPE_8822C(x, v) \ + (BIT_CLEAR_UD_SUB_TYPE_8822C(x) | BIT_UD_SUB_TYPE_8822C(v)) + +#define BIT_SHIFT_UD_TYPE_8822C 16 +#define BIT_MASK_UD_TYPE_8822C 0x3 +#define BIT_UD_TYPE_8822C(x) \ + (((x) & BIT_MASK_UD_TYPE_8822C) << BIT_SHIFT_UD_TYPE_8822C) +#define BITS_UD_TYPE_8822C (BIT_MASK_UD_TYPE_8822C << BIT_SHIFT_UD_TYPE_8822C) +#define BIT_CLEAR_UD_TYPE_8822C(x) ((x) & (~BITS_UD_TYPE_8822C)) +#define BIT_GET_UD_TYPE_8822C(x) \ + (((x) >> BIT_SHIFT_UD_TYPE_8822C) & BIT_MASK_UD_TYPE_8822C) +#define BIT_SET_UD_TYPE_8822C(x, v) \ + (BIT_CLEAR_UD_TYPE_8822C(x) | BIT_UD_TYPE_8822C(v)) + +#define BIT_SHIFT_RPT_COUNTER_8822C 0 +#define BIT_MASK_RPT_COUNTER_8822C 0xffff +#define BIT_RPT_COUNTER_8822C(x) \ + (((x) & BIT_MASK_RPT_COUNTER_8822C) << BIT_SHIFT_RPT_COUNTER_8822C) +#define BITS_RPT_COUNTER_8822C \ + (BIT_MASK_RPT_COUNTER_8822C << BIT_SHIFT_RPT_COUNTER_8822C) +#define BIT_CLEAR_RPT_COUNTER_8822C(x) ((x) & (~BITS_RPT_COUNTER_8822C)) +#define BIT_GET_RPT_COUNTER_8822C(x) \ + (((x) >> BIT_SHIFT_RPT_COUNTER_8822C) & BIT_MASK_RPT_COUNTER_8822C) +#define BIT_SET_RPT_COUNTER_8822C(x, v) \ + (BIT_CLEAR_RPT_COUNTER_8822C(x) | BIT_RPT_COUNTER_8822C(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_8822C (WMAC TX/RX PROTOCOL CONTROL REGISTER) */ +#define BIT_ACKTO_BLOCK_SCH_EN_8822C BIT(27) +#define BIT_EIFS_BLOCK_SCH_EN_8822C BIT(26) +#define BIT_PLCPCHK_RST_EIFS_8822C BIT(25) +#define BIT_CCA_RST_EIFS_8822C BIT(24) +#define BIT_DIS_UPD_MYRXPKTNAV_8822C BIT(23) +#define BIT_EARLY_TXBA_8822C BIT(22) + +#define BIT_SHIFT_RESP_CHNBUSY_8822C 20 +#define BIT_MASK_RESP_CHNBUSY_8822C 0x3 +#define BIT_RESP_CHNBUSY_8822C(x) \ + (((x) & BIT_MASK_RESP_CHNBUSY_8822C) << BIT_SHIFT_RESP_CHNBUSY_8822C) +#define BITS_RESP_CHNBUSY_8822C \ + (BIT_MASK_RESP_CHNBUSY_8822C << BIT_SHIFT_RESP_CHNBUSY_8822C) +#define BIT_CLEAR_RESP_CHNBUSY_8822C(x) ((x) & (~BITS_RESP_CHNBUSY_8822C)) +#define BIT_GET_RESP_CHNBUSY_8822C(x) \ + (((x) >> BIT_SHIFT_RESP_CHNBUSY_8822C) & BIT_MASK_RESP_CHNBUSY_8822C) +#define BIT_SET_RESP_CHNBUSY_8822C(x, v) \ + (BIT_CLEAR_RESP_CHNBUSY_8822C(x) | BIT_RESP_CHNBUSY_8822C(v)) + +#define BIT_RESP_DCTS_EN_8822C BIT(19) +#define BIT_RESP_DCFE_EN_8822C BIT(18) +#define BIT_RESP_SPLCPEN_8822C BIT(17) +#define BIT_RESP_SGIEN_8822C BIT(16) +#define BIT_RESP_LDPC_EN_8822C BIT(15) +#define BIT_DIS_RESP_ACKINCCA_8822C BIT(14) +#define BIT_DIS_RESP_CTSINCCA_8822C BIT(13) + +#define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822C 10 +#define BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822C 0x7 +#define BIT_R_WMAC_SECOND_CCA_TIMER_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822C) \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822C) +#define BITS_R_WMAC_SECOND_CCA_TIMER_8822C \ + (BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822C \ + << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822C) +#define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8822C(x) \ + ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER_8822C)) +#define BIT_GET_R_WMAC_SECOND_CCA_TIMER_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822C) & \ + BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822C) +#define BIT_SET_R_WMAC_SECOND_CCA_TIMER_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8822C(x) | \ + BIT_R_WMAC_SECOND_CCA_TIMER_8822C(v)) + +#define BIT_SHIFT_RFMOD_8822C 7 +#define BIT_MASK_RFMOD_8822C 0x3 +#define BIT_RFMOD_8822C(x) \ + (((x) & BIT_MASK_RFMOD_8822C) << BIT_SHIFT_RFMOD_8822C) +#define BITS_RFMOD_8822C (BIT_MASK_RFMOD_8822C << BIT_SHIFT_RFMOD_8822C) +#define BIT_CLEAR_RFMOD_8822C(x) ((x) & (~BITS_RFMOD_8822C)) +#define BIT_GET_RFMOD_8822C(x) \ + (((x) >> BIT_SHIFT_RFMOD_8822C) & BIT_MASK_RFMOD_8822C) +#define BIT_SET_RFMOD_8822C(x, v) \ + (BIT_CLEAR_RFMOD_8822C(x) | BIT_RFMOD_8822C(v)) + +#define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822C 5 +#define BIT_MASK_RESP_CTS_DYNBW_SEL_8822C 0x3 +#define BIT_RESP_CTS_DYNBW_SEL_8822C(x) \ + (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8822C) \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822C) +#define BITS_RESP_CTS_DYNBW_SEL_8822C \ + (BIT_MASK_RESP_CTS_DYNBW_SEL_8822C \ + << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822C) +#define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8822C(x) \ + ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8822C)) +#define BIT_GET_RESP_CTS_DYNBW_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822C) & \ + BIT_MASK_RESP_CTS_DYNBW_SEL_8822C) +#define BIT_SET_RESP_CTS_DYNBW_SEL_8822C(x, v) \ + (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8822C(x) | \ + BIT_RESP_CTS_DYNBW_SEL_8822C(v)) + +#define BIT_DLY_TX_WAIT_RXANTSEL_8822C BIT(4) +#define BIT_TXRESP_BY_RXANTSEL_8822C BIT(3) + +#define BIT_SHIFT_ORIG_DCTS_CHK_8822C 0 +#define BIT_MASK_ORIG_DCTS_CHK_8822C 0x3 +#define BIT_ORIG_DCTS_CHK_8822C(x) \ + (((x) & BIT_MASK_ORIG_DCTS_CHK_8822C) << BIT_SHIFT_ORIG_DCTS_CHK_8822C) +#define BITS_ORIG_DCTS_CHK_8822C \ + (BIT_MASK_ORIG_DCTS_CHK_8822C << BIT_SHIFT_ORIG_DCTS_CHK_8822C) +#define BIT_CLEAR_ORIG_DCTS_CHK_8822C(x) ((x) & (~BITS_ORIG_DCTS_CHK_8822C)) +#define BIT_GET_ORIG_DCTS_CHK_8822C(x) \ + (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8822C) & BIT_MASK_ORIG_DCTS_CHK_8822C) +#define BIT_SET_ORIG_DCTS_CHK_8822C(x, v) \ + (BIT_CLEAR_ORIG_DCTS_CHK_8822C(x) | BIT_ORIG_DCTS_CHK_8822C(v)) + +/* 2 REG_WMAC_TRXPTCL_CTL_H_8822C */ + +#define BIT_SHIFT_ACKBA_TYPSEL_8822C 28 +#define BIT_MASK_ACKBA_TYPSEL_8822C 0xf +#define BIT_ACKBA_TYPSEL_8822C(x) \ + (((x) & BIT_MASK_ACKBA_TYPSEL_8822C) << BIT_SHIFT_ACKBA_TYPSEL_8822C) +#define BITS_ACKBA_TYPSEL_8822C \ + (BIT_MASK_ACKBA_TYPSEL_8822C << BIT_SHIFT_ACKBA_TYPSEL_8822C) +#define BIT_CLEAR_ACKBA_TYPSEL_8822C(x) ((x) & (~BITS_ACKBA_TYPSEL_8822C)) +#define BIT_GET_ACKBA_TYPSEL_8822C(x) \ + (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8822C) & BIT_MASK_ACKBA_TYPSEL_8822C) +#define BIT_SET_ACKBA_TYPSEL_8822C(x, v) \ + (BIT_CLEAR_ACKBA_TYPSEL_8822C(x) | BIT_ACKBA_TYPSEL_8822C(v)) + +#define BIT_SHIFT_ACKBA_ACKPCHK_8822C 24 +#define BIT_MASK_ACKBA_ACKPCHK_8822C 0xf +#define BIT_ACKBA_ACKPCHK_8822C(x) \ + (((x) & BIT_MASK_ACKBA_ACKPCHK_8822C) << BIT_SHIFT_ACKBA_ACKPCHK_8822C) +#define BITS_ACKBA_ACKPCHK_8822C \ + (BIT_MASK_ACKBA_ACKPCHK_8822C << BIT_SHIFT_ACKBA_ACKPCHK_8822C) +#define BIT_CLEAR_ACKBA_ACKPCHK_8822C(x) ((x) & (~BITS_ACKBA_ACKPCHK_8822C)) +#define BIT_GET_ACKBA_ACKPCHK_8822C(x) \ + (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8822C) & BIT_MASK_ACKBA_ACKPCHK_8822C) +#define BIT_SET_ACKBA_ACKPCHK_8822C(x, v) \ + (BIT_CLEAR_ACKBA_ACKPCHK_8822C(x) | BIT_ACKBA_ACKPCHK_8822C(v)) + +#define BIT_SHIFT_ACKBAR_TYPESEL_8822C 16 +#define BIT_MASK_ACKBAR_TYPESEL_8822C 0xff +#define BIT_ACKBAR_TYPESEL_8822C(x) \ + (((x) & BIT_MASK_ACKBAR_TYPESEL_8822C) \ + << BIT_SHIFT_ACKBAR_TYPESEL_8822C) +#define BITS_ACKBAR_TYPESEL_8822C \ + (BIT_MASK_ACKBAR_TYPESEL_8822C << BIT_SHIFT_ACKBAR_TYPESEL_8822C) +#define BIT_CLEAR_ACKBAR_TYPESEL_8822C(x) ((x) & (~BITS_ACKBAR_TYPESEL_8822C)) +#define BIT_GET_ACKBAR_TYPESEL_8822C(x) \ + (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8822C) & \ + BIT_MASK_ACKBAR_TYPESEL_8822C) +#define BIT_SET_ACKBAR_TYPESEL_8822C(x, v) \ + (BIT_CLEAR_ACKBAR_TYPESEL_8822C(x) | BIT_ACKBAR_TYPESEL_8822C(v)) + +#define BIT_SHIFT_ACKBAR_ACKPCHK_8822C 12 +#define BIT_MASK_ACKBAR_ACKPCHK_8822C 0xf +#define BIT_ACKBAR_ACKPCHK_8822C(x) \ + (((x) & BIT_MASK_ACKBAR_ACKPCHK_8822C) \ + << BIT_SHIFT_ACKBAR_ACKPCHK_8822C) +#define BITS_ACKBAR_ACKPCHK_8822C \ + (BIT_MASK_ACKBAR_ACKPCHK_8822C << BIT_SHIFT_ACKBAR_ACKPCHK_8822C) +#define BIT_CLEAR_ACKBAR_ACKPCHK_8822C(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8822C)) +#define BIT_GET_ACKBAR_ACKPCHK_8822C(x) \ + (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8822C) & \ + BIT_MASK_ACKBAR_ACKPCHK_8822C) +#define BIT_SET_ACKBAR_ACKPCHK_8822C(x, v) \ + (BIT_CLEAR_ACKBAR_ACKPCHK_8822C(x) | BIT_ACKBAR_ACKPCHK_8822C(v)) + +#define BIT_RXBA_IGNOREA2_V1_8822C BIT(10) +#define BIT_EN_SAVE_ALL_TXOPADDR_V1_8822C BIT(9) +#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_V1_8822C BIT(8) +#define BIT_DIS_TXBA_AMPDUFCSERR_V1_8822C BIT(7) +#define BIT_DIS_TXBA_RXBARINFULL_V1_8822C BIT(6) +#define BIT_DIS_TXCFE_INFULL_V1_8822C BIT(5) +#define BIT_DIS_TXCTS_INFULL_V1_8822C BIT(4) +#define BIT_EN_TXACKBA_IN_TX_RDG_V1_8822C BIT(3) +#define BIT_EN_TXACKBA_IN_TXOP_V1_8822C BIT(2) +#define BIT_EN_TXCTS_IN_RXNAV_V1_8822C BIT(1) +#define BIT_EN_TXCTS_INTXOP_V1_8822C BIT(0) + +/* 2 REG_CAMCMD_8822C (CAM COMMAND REGISTER) */ +#define BIT_SECCAM_POLLING_8822C BIT(31) +#define BIT_SECCAM_CLR_8822C BIT(30) +#define BIT_SECCAM_WE_8822C BIT(16) + +#define BIT_SHIFT_SECCAM_ADDR_V2_8822C 0 +#define BIT_MASK_SECCAM_ADDR_V2_8822C 0x3ff +#define BIT_SECCAM_ADDR_V2_8822C(x) \ + (((x) & BIT_MASK_SECCAM_ADDR_V2_8822C) \ + << BIT_SHIFT_SECCAM_ADDR_V2_8822C) +#define BITS_SECCAM_ADDR_V2_8822C \ + (BIT_MASK_SECCAM_ADDR_V2_8822C << BIT_SHIFT_SECCAM_ADDR_V2_8822C) +#define BIT_CLEAR_SECCAM_ADDR_V2_8822C(x) ((x) & (~BITS_SECCAM_ADDR_V2_8822C)) +#define BIT_GET_SECCAM_ADDR_V2_8822C(x) \ + (((x) >> BIT_SHIFT_SECCAM_ADDR_V2_8822C) & \ + BIT_MASK_SECCAM_ADDR_V2_8822C) +#define BIT_SET_SECCAM_ADDR_V2_8822C(x, v) \ + (BIT_CLEAR_SECCAM_ADDR_V2_8822C(x) | BIT_SECCAM_ADDR_V2_8822C(v)) + +/* 2 REG_CAMWRITE_8822C (CAM WRITE REGISTER) */ + +#define BIT_SHIFT_CAMW_DATA_8822C 0 +#define BIT_MASK_CAMW_DATA_8822C 0xffffffffL +#define BIT_CAMW_DATA_8822C(x) \ + (((x) & BIT_MASK_CAMW_DATA_8822C) << BIT_SHIFT_CAMW_DATA_8822C) +#define BITS_CAMW_DATA_8822C \ + (BIT_MASK_CAMW_DATA_8822C << BIT_SHIFT_CAMW_DATA_8822C) +#define BIT_CLEAR_CAMW_DATA_8822C(x) ((x) & (~BITS_CAMW_DATA_8822C)) +#define BIT_GET_CAMW_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_CAMW_DATA_8822C) & BIT_MASK_CAMW_DATA_8822C) +#define BIT_SET_CAMW_DATA_8822C(x, v) \ + (BIT_CLEAR_CAMW_DATA_8822C(x) | BIT_CAMW_DATA_8822C(v)) + +/* 2 REG_CAMREAD_8822C (CAM READ REGISTER) */ + +#define BIT_SHIFT_CAMR_DATA_8822C 0 +#define BIT_MASK_CAMR_DATA_8822C 0xffffffffL +#define BIT_CAMR_DATA_8822C(x) \ + (((x) & BIT_MASK_CAMR_DATA_8822C) << BIT_SHIFT_CAMR_DATA_8822C) +#define BITS_CAMR_DATA_8822C \ + (BIT_MASK_CAMR_DATA_8822C << BIT_SHIFT_CAMR_DATA_8822C) +#define BIT_CLEAR_CAMR_DATA_8822C(x) ((x) & (~BITS_CAMR_DATA_8822C)) +#define BIT_GET_CAMR_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_CAMR_DATA_8822C) & BIT_MASK_CAMR_DATA_8822C) +#define BIT_SET_CAMR_DATA_8822C(x, v) \ + (BIT_CLEAR_CAMR_DATA_8822C(x) | BIT_CAMR_DATA_8822C(v)) + +/* 2 REG_CAMDBG_8822C (CAM DEBUG REGISTER) */ +#define BIT_SECCAM_INFO_8822C BIT(31) +#define BIT_SEC_KEYFOUND_8822C BIT(15) + +#define BIT_SHIFT_CAMDBG_SEC_TYPE_8822C 12 +#define BIT_MASK_CAMDBG_SEC_TYPE_8822C 0x7 +#define BIT_CAMDBG_SEC_TYPE_8822C(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_TYPE_8822C) \ + << BIT_SHIFT_CAMDBG_SEC_TYPE_8822C) +#define BITS_CAMDBG_SEC_TYPE_8822C \ + (BIT_MASK_CAMDBG_SEC_TYPE_8822C << BIT_SHIFT_CAMDBG_SEC_TYPE_8822C) +#define BIT_CLEAR_CAMDBG_SEC_TYPE_8822C(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_8822C)) +#define BIT_GET_CAMDBG_SEC_TYPE_8822C(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_8822C) & \ + BIT_MASK_CAMDBG_SEC_TYPE_8822C) +#define BIT_SET_CAMDBG_SEC_TYPE_8822C(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_TYPE_8822C(x) | BIT_CAMDBG_SEC_TYPE_8822C(v)) + +#define BIT_CAMDBG_EXT_SECTYPE_8822C BIT(11) + +#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822C 5 +#define BIT_MASK_CAMDBG_MIC_KEY_IDX_8822C 0x1f +#define BIT_CAMDBG_MIC_KEY_IDX_8822C(x) \ + (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_8822C) \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822C) +#define BITS_CAMDBG_MIC_KEY_IDX_8822C \ + (BIT_MASK_CAMDBG_MIC_KEY_IDX_8822C \ + << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822C) +#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8822C(x) \ + ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_8822C)) +#define BIT_GET_CAMDBG_MIC_KEY_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822C) & \ + BIT_MASK_CAMDBG_MIC_KEY_IDX_8822C) +#define BIT_SET_CAMDBG_MIC_KEY_IDX_8822C(x, v) \ + (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8822C(x) | \ + BIT_CAMDBG_MIC_KEY_IDX_8822C(v)) + +#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822C 0 +#define BIT_MASK_CAMDBG_SEC_KEY_IDX_8822C 0x1f +#define BIT_CAMDBG_SEC_KEY_IDX_8822C(x) \ + (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_8822C) \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822C) +#define BITS_CAMDBG_SEC_KEY_IDX_8822C \ + (BIT_MASK_CAMDBG_SEC_KEY_IDX_8822C \ + << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822C) +#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8822C(x) \ + ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_8822C)) +#define BIT_GET_CAMDBG_SEC_KEY_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822C) & \ + BIT_MASK_CAMDBG_SEC_KEY_IDX_8822C) +#define BIT_SET_CAMDBG_SEC_KEY_IDX_8822C(x, v) \ + (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8822C(x) | \ + BIT_CAMDBG_SEC_KEY_IDX_8822C(v)) + +/* 2 REG_SECCFG_8822C (SECURITY CONFIGURATION REGISTER) */ +#define BIT_DIS_GCLK_WAPI_8822C BIT(15) +#define BIT_DIS_GCLK_AES_8822C BIT(14) +#define BIT_DIS_GCLK_TKIP_8822C BIT(13) +#define BIT_AES_SEL_QC_1_8822C BIT(12) +#define BIT_AES_SEL_QC_0_8822C BIT(11) +#define BIT_CHK_BMC_8822C BIT(9) +#define BIT_CHK_KEYID_8822C BIT(8) +#define BIT_RXBCUSEDK_8822C BIT(7) +#define BIT_TXBCUSEDK_8822C BIT(6) +#define BIT_NOSKMC_8822C BIT(5) +#define BIT_SKBYA2_8822C BIT(4) +#define BIT_RXDEC_8822C BIT(3) +#define BIT_TXENC_8822C BIT(2) +#define BIT_RXUHUSEDK_8822C BIT(1) +#define BIT_TXUHUSEDK_8822C BIT(0) + +/* 2 REG_RXFILTER_CATEGORY_1_8822C */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_1_8822C 0 +#define BIT_MASK_RXFILTER_CATEGORY_1_8822C 0xff +#define BIT_RXFILTER_CATEGORY_1_8822C(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8822C) \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8822C) +#define BITS_RXFILTER_CATEGORY_1_8822C \ + (BIT_MASK_RXFILTER_CATEGORY_1_8822C \ + << BIT_SHIFT_RXFILTER_CATEGORY_1_8822C) +#define BIT_CLEAR_RXFILTER_CATEGORY_1_8822C(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_1_8822C)) +#define BIT_GET_RXFILTER_CATEGORY_1_8822C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8822C) & \ + BIT_MASK_RXFILTER_CATEGORY_1_8822C) +#define BIT_SET_RXFILTER_CATEGORY_1_8822C(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_1_8822C(x) | \ + BIT_RXFILTER_CATEGORY_1_8822C(v)) + +/* 2 REG_RXFILTER_ACTION_1_8822C */ + +#define BIT_SHIFT_RXFILTER_ACTION_1_8822C 0 +#define BIT_MASK_RXFILTER_ACTION_1_8822C 0xff +#define BIT_RXFILTER_ACTION_1_8822C(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_1_8822C) \ + << BIT_SHIFT_RXFILTER_ACTION_1_8822C) +#define BITS_RXFILTER_ACTION_1_8822C \ + (BIT_MASK_RXFILTER_ACTION_1_8822C << BIT_SHIFT_RXFILTER_ACTION_1_8822C) +#define BIT_CLEAR_RXFILTER_ACTION_1_8822C(x) \ + ((x) & (~BITS_RXFILTER_ACTION_1_8822C)) +#define BIT_GET_RXFILTER_ACTION_1_8822C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8822C) & \ + BIT_MASK_RXFILTER_ACTION_1_8822C) +#define BIT_SET_RXFILTER_ACTION_1_8822C(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_1_8822C(x) | BIT_RXFILTER_ACTION_1_8822C(v)) + +/* 2 REG_RXFILTER_CATEGORY_2_8822C */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_2_8822C 0 +#define BIT_MASK_RXFILTER_CATEGORY_2_8822C 0xff +#define BIT_RXFILTER_CATEGORY_2_8822C(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8822C) \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8822C) +#define BITS_RXFILTER_CATEGORY_2_8822C \ + (BIT_MASK_RXFILTER_CATEGORY_2_8822C \ + << BIT_SHIFT_RXFILTER_CATEGORY_2_8822C) +#define BIT_CLEAR_RXFILTER_CATEGORY_2_8822C(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_2_8822C)) +#define BIT_GET_RXFILTER_CATEGORY_2_8822C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8822C) & \ + BIT_MASK_RXFILTER_CATEGORY_2_8822C) +#define BIT_SET_RXFILTER_CATEGORY_2_8822C(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_2_8822C(x) | \ + BIT_RXFILTER_CATEGORY_2_8822C(v)) + +/* 2 REG_RXFILTER_ACTION_2_8822C */ + +#define BIT_SHIFT_RXFILTER_ACTION_2_8822C 0 +#define BIT_MASK_RXFILTER_ACTION_2_8822C 0xff +#define BIT_RXFILTER_ACTION_2_8822C(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_2_8822C) \ + << BIT_SHIFT_RXFILTER_ACTION_2_8822C) +#define BITS_RXFILTER_ACTION_2_8822C \ + (BIT_MASK_RXFILTER_ACTION_2_8822C << BIT_SHIFT_RXFILTER_ACTION_2_8822C) +#define BIT_CLEAR_RXFILTER_ACTION_2_8822C(x) \ + ((x) & (~BITS_RXFILTER_ACTION_2_8822C)) +#define BIT_GET_RXFILTER_ACTION_2_8822C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8822C) & \ + BIT_MASK_RXFILTER_ACTION_2_8822C) +#define BIT_SET_RXFILTER_ACTION_2_8822C(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_2_8822C(x) | BIT_RXFILTER_ACTION_2_8822C(v)) + +/* 2 REG_RXFILTER_CATEGORY_3_8822C */ + +#define BIT_SHIFT_RXFILTER_CATEGORY_3_8822C 0 +#define BIT_MASK_RXFILTER_CATEGORY_3_8822C 0xff +#define BIT_RXFILTER_CATEGORY_3_8822C(x) \ + (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8822C) \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8822C) +#define BITS_RXFILTER_CATEGORY_3_8822C \ + (BIT_MASK_RXFILTER_CATEGORY_3_8822C \ + << BIT_SHIFT_RXFILTER_CATEGORY_3_8822C) +#define BIT_CLEAR_RXFILTER_CATEGORY_3_8822C(x) \ + ((x) & (~BITS_RXFILTER_CATEGORY_3_8822C)) +#define BIT_GET_RXFILTER_CATEGORY_3_8822C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8822C) & \ + BIT_MASK_RXFILTER_CATEGORY_3_8822C) +#define BIT_SET_RXFILTER_CATEGORY_3_8822C(x, v) \ + (BIT_CLEAR_RXFILTER_CATEGORY_3_8822C(x) | \ + BIT_RXFILTER_CATEGORY_3_8822C(v)) + +/* 2 REG_RXFILTER_ACTION_3_8822C */ + +#define BIT_SHIFT_RXFILTER_ACTION_3_8822C 0 +#define BIT_MASK_RXFILTER_ACTION_3_8822C 0xff +#define BIT_RXFILTER_ACTION_3_8822C(x) \ + (((x) & BIT_MASK_RXFILTER_ACTION_3_8822C) \ + << BIT_SHIFT_RXFILTER_ACTION_3_8822C) +#define BITS_RXFILTER_ACTION_3_8822C \ + (BIT_MASK_RXFILTER_ACTION_3_8822C << BIT_SHIFT_RXFILTER_ACTION_3_8822C) +#define BIT_CLEAR_RXFILTER_ACTION_3_8822C(x) \ + ((x) & (~BITS_RXFILTER_ACTION_3_8822C)) +#define BIT_GET_RXFILTER_ACTION_3_8822C(x) \ + (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8822C) & \ + BIT_MASK_RXFILTER_ACTION_3_8822C) +#define BIT_SET_RXFILTER_ACTION_3_8822C(x, v) \ + (BIT_CLEAR_RXFILTER_ACTION_3_8822C(x) | BIT_RXFILTER_ACTION_3_8822C(v)) + +/* 2 REG_RXFLTMAP3_8822C (RX FILTER MAP GROUP 3) */ +#define BIT_MGTFLT15EN_FW_8822C BIT(15) +#define BIT_MGTFLT14EN_FW_8822C BIT(14) +#define BIT_MGTFLT13EN_FW_8822C BIT(13) +#define BIT_MGTFLT12EN_FW_8822C BIT(12) +#define BIT_MGTFLT11EN_FW_8822C BIT(11) +#define BIT_MGTFLT10EN_FW_8822C BIT(10) +#define BIT_MGTFLT9EN_FW_8822C BIT(9) +#define BIT_MGTFLT8EN_FW_8822C BIT(8) +#define BIT_MGTFLT7EN_FW_8822C BIT(7) +#define BIT_MGTFLT6EN_FW_8822C BIT(6) +#define BIT_MGTFLT5EN_FW_8822C BIT(5) +#define BIT_MGTFLT4EN_FW_8822C BIT(4) +#define BIT_MGTFLT3EN_FW_8822C BIT(3) +#define BIT_MGTFLT2EN_FW_8822C BIT(2) +#define BIT_MGTFLT1EN_FW_8822C BIT(1) +#define BIT_MGTFLT0EN_FW_8822C BIT(0) + +/* 2 REG_RXFLTMAP4_8822C (RX FILTER MAP GROUP 4) */ +#define BIT_CTRLFLT15EN_FW_8822C BIT(15) +#define BIT_CTRLFLT14EN_FW_8822C BIT(14) +#define BIT_CTRLFLT13EN_FW_8822C BIT(13) +#define BIT_CTRLFLT12EN_FW_8822C BIT(12) +#define BIT_CTRLFLT11EN_FW_8822C BIT(11) +#define BIT_CTRLFLT10EN_FW_8822C BIT(10) +#define BIT_CTRLFLT9EN_FW_8822C BIT(9) +#define BIT_CTRLFLT8EN_FW_8822C BIT(8) +#define BIT_CTRLFLT7EN_FW_8822C BIT(7) +#define BIT_CTRLFLT6EN_FW_8822C BIT(6) +#define BIT_CTRLFLT5EN_FW_8822C BIT(5) +#define BIT_CTRLFLT4EN_FW_8822C BIT(4) +#define BIT_CTRLFLT3EN_FW_8822C BIT(3) +#define BIT_CTRLFLT2EN_FW_8822C BIT(2) +#define BIT_CTRLFLT1EN_FW_8822C BIT(1) +#define BIT_CTRLFLT0EN_FW_8822C BIT(0) + +/* 2 REG_RXFLTMAP5_8822C (RX FILTER MAP GROUP 5) */ +#define BIT_DATAFLT15EN_FW_8822C BIT(15) +#define BIT_DATAFLT14EN_FW_8822C BIT(14) +#define BIT_DATAFLT13EN_FW_8822C BIT(13) +#define BIT_DATAFLT12EN_FW_8822C BIT(12) +#define BIT_DATAFLT11EN_FW_8822C BIT(11) +#define BIT_DATAFLT10EN_FW_8822C BIT(10) +#define BIT_DATAFLT9EN_FW_8822C BIT(9) +#define BIT_DATAFLT8EN_FW_8822C BIT(8) +#define BIT_DATAFLT7EN_FW_8822C BIT(7) +#define BIT_DATAFLT6EN_FW_8822C BIT(6) +#define BIT_DATAFLT5EN_FW_8822C BIT(5) +#define BIT_DATAFLT4EN_FW_8822C BIT(4) +#define BIT_DATAFLT3EN_FW_8822C BIT(3) +#define BIT_DATAFLT2EN_FW_8822C BIT(2) +#define BIT_DATAFLT1EN_FW_8822C BIT(1) +#define BIT_DATAFLT0EN_FW_8822C BIT(0) + +/* 2 REG_RXFLTMAP6_8822C (RX FILTER MAP GROUP 6) */ +#define BIT_ACTIONFLT15EN_FW_8822C BIT(15) +#define BIT_ACTIONFLT14EN_FW_8822C BIT(14) +#define BIT_ACTIONFLT13EN_FW_8822C BIT(13) +#define BIT_ACTIONFLT12EN_FW_8822C BIT(12) +#define BIT_ACTIONFLT11EN_FW_8822C BIT(11) +#define BIT_ACTIONFLT10EN_FW_8822C BIT(10) +#define BIT_ACTIONFLT9EN_FW_8822C BIT(9) +#define BIT_ACTIONFLT8EN_FW_8822C BIT(8) +#define BIT_ACTIONFLT7EN_FW_8822C BIT(7) +#define BIT_ACTIONFLT6EN_FW_8822C BIT(6) +#define BIT_ACTIONFLT5EN_FW_8822C BIT(5) +#define BIT_ACTIONFLT4EN_FW_8822C BIT(4) +#define BIT_ACTIONFLT3EN_FW_8822C BIT(3) +#define BIT_ACTIONFLT2EN_FW_8822C BIT(2) +#define BIT_ACTIONFLT1EN_FW_8822C BIT(1) +#define BIT_ACTIONFLT0EN_FW_8822C BIT(0) + +/* 2 REG_WOW_CTRL_8822C (WAKE ON WLAN CONTROL REGISTER) */ + +#define BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822C 6 +#define BIT_MASK_PSF_BSSIDSEL_B2B1_8822C 0x3 +#define BIT_PSF_BSSIDSEL_B2B1_8822C(x) \ + (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1_8822C) \ + << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822C) +#define BITS_PSF_BSSIDSEL_B2B1_8822C \ + (BIT_MASK_PSF_BSSIDSEL_B2B1_8822C << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822C) +#define BIT_CLEAR_PSF_BSSIDSEL_B2B1_8822C(x) \ + ((x) & (~BITS_PSF_BSSIDSEL_B2B1_8822C)) +#define BIT_GET_PSF_BSSIDSEL_B2B1_8822C(x) \ + (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822C) & \ + BIT_MASK_PSF_BSSIDSEL_B2B1_8822C) +#define BIT_SET_PSF_BSSIDSEL_B2B1_8822C(x, v) \ + (BIT_CLEAR_PSF_BSSIDSEL_B2B1_8822C(x) | BIT_PSF_BSSIDSEL_B2B1_8822C(v)) + +#define BIT_WOWHCI_8822C BIT(5) +#define BIT_PSF_BSSIDSEL_B0_8822C BIT(4) +#define BIT_UWF_8822C BIT(3) +#define BIT_MAGIC_8822C BIT(2) +#define BIT_WOWEN_8822C BIT(1) +#define BIT_FORCE_WAKEUP_8822C BIT(0) + +/* 2 REG_NAN_RX_TSF_FILTER_8822C(NAN_RX_TSF_ADDRESS_FILTER) */ +#define BIT_CHK_TSF_TA_8822C BIT(2) +#define BIT_CHK_TSF_CBSSID_8822C BIT(1) +#define BIT_CHK_TSF_EN_8822C BIT(0) + +/* 2 REG_PS_RX_INFO_8822C (POWER SAVE RX INFORMATION REGISTER) */ + +#define BIT_SHIFT_PORTSEL__PS_RX_INFO_8822C 5 +#define BIT_MASK_PORTSEL__PS_RX_INFO_8822C 0x7 +#define BIT_PORTSEL__PS_RX_INFO_8822C(x) \ + (((x) & BIT_MASK_PORTSEL__PS_RX_INFO_8822C) \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8822C) +#define BITS_PORTSEL__PS_RX_INFO_8822C \ + (BIT_MASK_PORTSEL__PS_RX_INFO_8822C \ + << BIT_SHIFT_PORTSEL__PS_RX_INFO_8822C) +#define BIT_CLEAR_PORTSEL__PS_RX_INFO_8822C(x) \ + ((x) & (~BITS_PORTSEL__PS_RX_INFO_8822C)) +#define BIT_GET_PORTSEL__PS_RX_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO_8822C) & \ + BIT_MASK_PORTSEL__PS_RX_INFO_8822C) +#define BIT_SET_PORTSEL__PS_RX_INFO_8822C(x, v) \ + (BIT_CLEAR_PORTSEL__PS_RX_INFO_8822C(x) | \ + BIT_PORTSEL__PS_RX_INFO_8822C(v)) + +#define BIT_RXCTRLIN0_8822C BIT(4) +#define BIT_RXMGTIN0_8822C BIT(3) +#define BIT_RXDATAIN2_8822C BIT(2) +#define BIT_RXDATAIN1_8822C BIT(1) +#define BIT_RXDATAIN0_8822C BIT(0) + +/* 2 REG_WMMPS_UAPSD_TID_8822C (WMM POWER SAVE UAPSD TID REGISTER) */ +#define BIT_WMMPS_UAPSD_TID7_8822C BIT(7) +#define BIT_WMMPS_UAPSD_TID6_8822C BIT(6) +#define BIT_WMMPS_UAPSD_TID5_8822C BIT(5) +#define BIT_WMMPS_UAPSD_TID4_8822C BIT(4) +#define BIT_WMMPS_UAPSD_TID3_8822C BIT(3) +#define BIT_WMMPS_UAPSD_TID2_8822C BIT(2) +#define BIT_WMMPS_UAPSD_TID1_8822C BIT(1) +#define BIT_WMMPS_UAPSD_TID0_8822C BIT(0) + +/* 2 REG_LPNAV_CTRL_8822C (LOW POWER NAV CONTROL REGISTER) */ + +/* 2 REG_WKFMCAM_CMD_8822C (WAKEUP FRAME CAM COMMAND REGISTER) */ +#define BIT_WKFCAM_POLLING_V1_8822C BIT(31) +#define BIT_WKFCAM_CLR_V1_8822C BIT(30) +#define BIT_WKFCAM_WE_8822C BIT(16) + +#define BIT_SHIFT_WKFCAM_ADDR_V2_8822C 8 +#define BIT_MASK_WKFCAM_ADDR_V2_8822C 0xff +#define BIT_WKFCAM_ADDR_V2_8822C(x) \ + (((x) & BIT_MASK_WKFCAM_ADDR_V2_8822C) \ + << BIT_SHIFT_WKFCAM_ADDR_V2_8822C) +#define BITS_WKFCAM_ADDR_V2_8822C \ + (BIT_MASK_WKFCAM_ADDR_V2_8822C << BIT_SHIFT_WKFCAM_ADDR_V2_8822C) +#define BIT_CLEAR_WKFCAM_ADDR_V2_8822C(x) ((x) & (~BITS_WKFCAM_ADDR_V2_8822C)) +#define BIT_GET_WKFCAM_ADDR_V2_8822C(x) \ + (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2_8822C) & \ + BIT_MASK_WKFCAM_ADDR_V2_8822C) +#define BIT_SET_WKFCAM_ADDR_V2_8822C(x, v) \ + (BIT_CLEAR_WKFCAM_ADDR_V2_8822C(x) | BIT_WKFCAM_ADDR_V2_8822C(v)) + +#define BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822C 0 +#define BIT_MASK_WKFCAM_CAM_NUM_V1_8822C 0xff +#define BIT_WKFCAM_CAM_NUM_V1_8822C(x) \ + (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1_8822C) \ + << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822C) +#define BITS_WKFCAM_CAM_NUM_V1_8822C \ + (BIT_MASK_WKFCAM_CAM_NUM_V1_8822C << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822C) +#define BIT_CLEAR_WKFCAM_CAM_NUM_V1_8822C(x) \ + ((x) & (~BITS_WKFCAM_CAM_NUM_V1_8822C)) +#define BIT_GET_WKFCAM_CAM_NUM_V1_8822C(x) \ + (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822C) & \ + BIT_MASK_WKFCAM_CAM_NUM_V1_8822C) +#define BIT_SET_WKFCAM_CAM_NUM_V1_8822C(x, v) \ + (BIT_CLEAR_WKFCAM_CAM_NUM_V1_8822C(x) | BIT_WKFCAM_CAM_NUM_V1_8822C(v)) + +/* 2 REG_WKFMCAM_RWD_8822C (WAKEUP FRAME READ/WRITE DATA) */ + +#define BIT_SHIFT_WKFMCAM_RWD_8822C 0 +#define BIT_MASK_WKFMCAM_RWD_8822C 0xffffffffL +#define BIT_WKFMCAM_RWD_8822C(x) \ + (((x) & BIT_MASK_WKFMCAM_RWD_8822C) << BIT_SHIFT_WKFMCAM_RWD_8822C) +#define BITS_WKFMCAM_RWD_8822C \ + (BIT_MASK_WKFMCAM_RWD_8822C << BIT_SHIFT_WKFMCAM_RWD_8822C) +#define BIT_CLEAR_WKFMCAM_RWD_8822C(x) ((x) & (~BITS_WKFMCAM_RWD_8822C)) +#define BIT_GET_WKFMCAM_RWD_8822C(x) \ + (((x) >> BIT_SHIFT_WKFMCAM_RWD_8822C) & BIT_MASK_WKFMCAM_RWD_8822C) +#define BIT_SET_WKFMCAM_RWD_8822C(x, v) \ + (BIT_CLEAR_WKFMCAM_RWD_8822C(x) | BIT_WKFMCAM_RWD_8822C(v)) + +/* 2 REG_RXFLTMAP0_8822C (RX FILTER MAP GROUP 0) */ +#define BIT_MGTFLT15EN_8822C BIT(15) +#define BIT_MGTFLT14EN_8822C BIT(14) +#define BIT_MGTFLT13EN_8822C BIT(13) +#define BIT_MGTFLT12EN_8822C BIT(12) +#define BIT_MGTFLT11EN_8822C BIT(11) +#define BIT_MGTFLT10EN_8822C BIT(10) +#define BIT_MGTFLT9EN_8822C BIT(9) +#define BIT_MGTFLT8EN_8822C BIT(8) +#define BIT_MGTFLT7EN_8822C BIT(7) +#define BIT_MGTFLT6EN_8822C BIT(6) +#define BIT_MGTFLT5EN_8822C BIT(5) +#define BIT_MGTFLT4EN_8822C BIT(4) +#define BIT_MGTFLT3EN_8822C BIT(3) +#define BIT_MGTFLT2EN_8822C BIT(2) +#define BIT_MGTFLT1EN_8822C BIT(1) +#define BIT_MGTFLT0EN_8822C BIT(0) + +/* 2 REG_RXFLTMAP1_8822C (RX FILTER MAP GROUP 1) */ +#define BIT_CTRLFLT15EN_8822C BIT(15) +#define BIT_CTRLFLT14EN_8822C BIT(14) +#define BIT_CTRLFLT13EN_8822C BIT(13) +#define BIT_CTRLFLT12EN_8822C BIT(12) +#define BIT_CTRLFLT11EN_8822C BIT(11) +#define BIT_CTRLFLT10EN_8822C BIT(10) +#define BIT_CTRLFLT9EN_8822C BIT(9) +#define BIT_CTRLFLT8EN_8822C BIT(8) +#define BIT_CTRLFLT7EN_8822C BIT(7) +#define BIT_CTRLFLT6EN_8822C BIT(6) +#define BIT_CTRLFLT5EN_8822C BIT(5) +#define BIT_CTRLFLT4EN_8822C BIT(4) +#define BIT_CTRLFLT3EN_8822C BIT(3) +#define BIT_CTRLFLT2EN_8822C BIT(2) +#define BIT_CTRLFLT1EN_8822C BIT(1) +#define BIT_CTRLFLT0EN_8822C BIT(0) + +/* 2 REG_RXFLTMAP2_8822C (RX FILTER MAP GROUP 2) */ +#define BIT_DATAFLT15EN_8822C BIT(15) +#define BIT_DATAFLT14EN_8822C BIT(14) +#define BIT_DATAFLT13EN_8822C BIT(13) +#define BIT_DATAFLT12EN_8822C BIT(12) +#define BIT_DATAFLT11EN_8822C BIT(11) +#define BIT_DATAFLT10EN_8822C BIT(10) +#define BIT_DATAFLT9EN_8822C BIT(9) +#define BIT_DATAFLT8EN_8822C BIT(8) +#define BIT_DATAFLT7EN_8822C BIT(7) +#define BIT_DATAFLT6EN_8822C BIT(6) +#define BIT_DATAFLT5EN_8822C BIT(5) +#define BIT_DATAFLT4EN_8822C BIT(4) +#define BIT_DATAFLT3EN_8822C BIT(3) +#define BIT_DATAFLT2EN_8822C BIT(2) +#define BIT_DATAFLT1EN_8822C BIT(1) +#define BIT_DATAFLT0EN_8822C BIT(0) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_BCN_PSR_RPT_8822C (BEACON PARSER REPORT REGISTER) */ + +#define BIT_SHIFT_DTIM_CNT_8822C 24 +#define BIT_MASK_DTIM_CNT_8822C 0xff +#define BIT_DTIM_CNT_8822C(x) \ + (((x) & BIT_MASK_DTIM_CNT_8822C) << BIT_SHIFT_DTIM_CNT_8822C) +#define BITS_DTIM_CNT_8822C \ + (BIT_MASK_DTIM_CNT_8822C << BIT_SHIFT_DTIM_CNT_8822C) +#define BIT_CLEAR_DTIM_CNT_8822C(x) ((x) & (~BITS_DTIM_CNT_8822C)) +#define BIT_GET_DTIM_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT_8822C) & BIT_MASK_DTIM_CNT_8822C) +#define BIT_SET_DTIM_CNT_8822C(x, v) \ + (BIT_CLEAR_DTIM_CNT_8822C(x) | BIT_DTIM_CNT_8822C(v)) + +#define BIT_SHIFT_DTIM_PERIOD_8822C 16 +#define BIT_MASK_DTIM_PERIOD_8822C 0xff +#define BIT_DTIM_PERIOD_8822C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD_8822C) << BIT_SHIFT_DTIM_PERIOD_8822C) +#define BITS_DTIM_PERIOD_8822C \ + (BIT_MASK_DTIM_PERIOD_8822C << BIT_SHIFT_DTIM_PERIOD_8822C) +#define BIT_CLEAR_DTIM_PERIOD_8822C(x) ((x) & (~BITS_DTIM_PERIOD_8822C)) +#define BIT_GET_DTIM_PERIOD_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD_8822C) & BIT_MASK_DTIM_PERIOD_8822C) +#define BIT_SET_DTIM_PERIOD_8822C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD_8822C(x) | BIT_DTIM_PERIOD_8822C(v)) + +#define BIT_DTIM_8822C BIT(15) +#define BIT_TIM_8822C BIT(14) +#define BIT_RPT_VALID_8822C BIT(13) + +#define BIT_SHIFT_PS_AID_0_8822C 0 +#define BIT_MASK_PS_AID_0_8822C 0x7ff +#define BIT_PS_AID_0_8822C(x) \ + (((x) & BIT_MASK_PS_AID_0_8822C) << BIT_SHIFT_PS_AID_0_8822C) +#define BITS_PS_AID_0_8822C \ + (BIT_MASK_PS_AID_0_8822C << BIT_SHIFT_PS_AID_0_8822C) +#define BIT_CLEAR_PS_AID_0_8822C(x) ((x) & (~BITS_PS_AID_0_8822C)) +#define BIT_GET_PS_AID_0_8822C(x) \ + (((x) >> BIT_SHIFT_PS_AID_0_8822C) & BIT_MASK_PS_AID_0_8822C) +#define BIT_SET_PS_AID_0_8822C(x, v) \ + (BIT_CLEAR_PS_AID_0_8822C(x) | BIT_PS_AID_0_8822C(v)) + +/* 2 REG_FLC_RPC_8822C (FW LPS CONDITION -- RX PKT COUNTER) */ + +#define BIT_SHIFT_FLC_RPC_8822C 0 +#define BIT_MASK_FLC_RPC_8822C 0xff +#define BIT_FLC_RPC_8822C(x) \ + (((x) & BIT_MASK_FLC_RPC_8822C) << BIT_SHIFT_FLC_RPC_8822C) +#define BITS_FLC_RPC_8822C (BIT_MASK_FLC_RPC_8822C << BIT_SHIFT_FLC_RPC_8822C) +#define BIT_CLEAR_FLC_RPC_8822C(x) ((x) & (~BITS_FLC_RPC_8822C)) +#define BIT_GET_FLC_RPC_8822C(x) \ + (((x) >> BIT_SHIFT_FLC_RPC_8822C) & BIT_MASK_FLC_RPC_8822C) +#define BIT_SET_FLC_RPC_8822C(x, v) \ + (BIT_CLEAR_FLC_RPC_8822C(x) | BIT_FLC_RPC_8822C(v)) + +/* 2 REG_FLC_RPCT_8822C (FLC_RPC THRESHOLD) */ + +#define BIT_SHIFT_FLC_RPCT_8822C 0 +#define BIT_MASK_FLC_RPCT_8822C 0xff +#define BIT_FLC_RPCT_8822C(x) \ + (((x) & BIT_MASK_FLC_RPCT_8822C) << BIT_SHIFT_FLC_RPCT_8822C) +#define BITS_FLC_RPCT_8822C \ + (BIT_MASK_FLC_RPCT_8822C << BIT_SHIFT_FLC_RPCT_8822C) +#define BIT_CLEAR_FLC_RPCT_8822C(x) ((x) & (~BITS_FLC_RPCT_8822C)) +#define BIT_GET_FLC_RPCT_8822C(x) \ + (((x) >> BIT_SHIFT_FLC_RPCT_8822C) & BIT_MASK_FLC_RPCT_8822C) +#define BIT_SET_FLC_RPCT_8822C(x, v) \ + (BIT_CLEAR_FLC_RPCT_8822C(x) | BIT_FLC_RPCT_8822C(v)) + +/* 2 REG_FLC_PTS_8822C (PKT TYPE SELECTION OF FLC_RPC T) */ +#define BIT_CMF_8822C BIT(2) +#define BIT_CCF_8822C BIT(1) +#define BIT_CDF_8822C BIT(0) + +/* 2 REG_FLC_TRPC_8822C (TIMER OF FLC_RPC) */ +#define BIT_FLC_RPCT_V1_8822C BIT(7) +#define BIT_MODE_8822C BIT(6) + +#define BIT_SHIFT_TRPCD_8822C 0 +#define BIT_MASK_TRPCD_8822C 0x3f +#define BIT_TRPCD_8822C(x) \ + (((x) & BIT_MASK_TRPCD_8822C) << BIT_SHIFT_TRPCD_8822C) +#define BITS_TRPCD_8822C (BIT_MASK_TRPCD_8822C << BIT_SHIFT_TRPCD_8822C) +#define BIT_CLEAR_TRPCD_8822C(x) ((x) & (~BITS_TRPCD_8822C)) +#define BIT_GET_TRPCD_8822C(x) \ + (((x) >> BIT_SHIFT_TRPCD_8822C) & BIT_MASK_TRPCD_8822C) +#define BIT_SET_TRPCD_8822C(x, v) \ + (BIT_CLEAR_TRPCD_8822C(x) | BIT_TRPCD_8822C(v)) + +/* 2 REG_RXPKTMON_CTRL_8822C */ + +#define BIT_SHIFT_RXBKQPKT_SEQ_8822C 20 +#define BIT_MASK_RXBKQPKT_SEQ_8822C 0xf +#define BIT_RXBKQPKT_SEQ_8822C(x) \ + (((x) & BIT_MASK_RXBKQPKT_SEQ_8822C) << BIT_SHIFT_RXBKQPKT_SEQ_8822C) +#define BITS_RXBKQPKT_SEQ_8822C \ + (BIT_MASK_RXBKQPKT_SEQ_8822C << BIT_SHIFT_RXBKQPKT_SEQ_8822C) +#define BIT_CLEAR_RXBKQPKT_SEQ_8822C(x) ((x) & (~BITS_RXBKQPKT_SEQ_8822C)) +#define BIT_GET_RXBKQPKT_SEQ_8822C(x) \ + (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8822C) & BIT_MASK_RXBKQPKT_SEQ_8822C) +#define BIT_SET_RXBKQPKT_SEQ_8822C(x, v) \ + (BIT_CLEAR_RXBKQPKT_SEQ_8822C(x) | BIT_RXBKQPKT_SEQ_8822C(v)) + +#define BIT_SHIFT_RXBEQPKT_SEQ_8822C 16 +#define BIT_MASK_RXBEQPKT_SEQ_8822C 0xf +#define BIT_RXBEQPKT_SEQ_8822C(x) \ + (((x) & BIT_MASK_RXBEQPKT_SEQ_8822C) << BIT_SHIFT_RXBEQPKT_SEQ_8822C) +#define BITS_RXBEQPKT_SEQ_8822C \ + (BIT_MASK_RXBEQPKT_SEQ_8822C << BIT_SHIFT_RXBEQPKT_SEQ_8822C) +#define BIT_CLEAR_RXBEQPKT_SEQ_8822C(x) ((x) & (~BITS_RXBEQPKT_SEQ_8822C)) +#define BIT_GET_RXBEQPKT_SEQ_8822C(x) \ + (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8822C) & BIT_MASK_RXBEQPKT_SEQ_8822C) +#define BIT_SET_RXBEQPKT_SEQ_8822C(x, v) \ + (BIT_CLEAR_RXBEQPKT_SEQ_8822C(x) | BIT_RXBEQPKT_SEQ_8822C(v)) + +#define BIT_SHIFT_RXVIQPKT_SEQ_8822C 12 +#define BIT_MASK_RXVIQPKT_SEQ_8822C 0xf +#define BIT_RXVIQPKT_SEQ_8822C(x) \ + (((x) & BIT_MASK_RXVIQPKT_SEQ_8822C) << BIT_SHIFT_RXVIQPKT_SEQ_8822C) +#define BITS_RXVIQPKT_SEQ_8822C \ + (BIT_MASK_RXVIQPKT_SEQ_8822C << BIT_SHIFT_RXVIQPKT_SEQ_8822C) +#define BIT_CLEAR_RXVIQPKT_SEQ_8822C(x) ((x) & (~BITS_RXVIQPKT_SEQ_8822C)) +#define BIT_GET_RXVIQPKT_SEQ_8822C(x) \ + (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8822C) & BIT_MASK_RXVIQPKT_SEQ_8822C) +#define BIT_SET_RXVIQPKT_SEQ_8822C(x, v) \ + (BIT_CLEAR_RXVIQPKT_SEQ_8822C(x) | BIT_RXVIQPKT_SEQ_8822C(v)) + +#define BIT_SHIFT_RXVOQPKT_SEQ_8822C 8 +#define BIT_MASK_RXVOQPKT_SEQ_8822C 0xf +#define BIT_RXVOQPKT_SEQ_8822C(x) \ + (((x) & BIT_MASK_RXVOQPKT_SEQ_8822C) << BIT_SHIFT_RXVOQPKT_SEQ_8822C) +#define BITS_RXVOQPKT_SEQ_8822C \ + (BIT_MASK_RXVOQPKT_SEQ_8822C << BIT_SHIFT_RXVOQPKT_SEQ_8822C) +#define BIT_CLEAR_RXVOQPKT_SEQ_8822C(x) ((x) & (~BITS_RXVOQPKT_SEQ_8822C)) +#define BIT_GET_RXVOQPKT_SEQ_8822C(x) \ + (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8822C) & BIT_MASK_RXVOQPKT_SEQ_8822C) +#define BIT_SET_RXVOQPKT_SEQ_8822C(x, v) \ + (BIT_CLEAR_RXVOQPKT_SEQ_8822C(x) | BIT_RXVOQPKT_SEQ_8822C(v)) + +#define BIT_RXBKQPKT_ERR_8822C BIT(7) +#define BIT_RXBEQPKT_ERR_8822C BIT(6) +#define BIT_RXVIQPKT_ERR_8822C BIT(5) +#define BIT_RXVOQPKT_ERR_8822C BIT(4) +#define BIT_RXDMA_MON_EN_8822C BIT(2) +#define BIT_RXPKT_MON_RST_8822C BIT(1) +#define BIT_RXPKT_MON_EN_8822C BIT(0) + +/* 2 REG_STATE_MON_8822C */ + +#define BIT_SHIFT_STATE_SEL_8822C 24 +#define BIT_MASK_STATE_SEL_8822C 0x1f +#define BIT_STATE_SEL_8822C(x) \ + (((x) & BIT_MASK_STATE_SEL_8822C) << BIT_SHIFT_STATE_SEL_8822C) +#define BITS_STATE_SEL_8822C \ + (BIT_MASK_STATE_SEL_8822C << BIT_SHIFT_STATE_SEL_8822C) +#define BIT_CLEAR_STATE_SEL_8822C(x) ((x) & (~BITS_STATE_SEL_8822C)) +#define BIT_GET_STATE_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_STATE_SEL_8822C) & BIT_MASK_STATE_SEL_8822C) +#define BIT_SET_STATE_SEL_8822C(x, v) \ + (BIT_CLEAR_STATE_SEL_8822C(x) | BIT_STATE_SEL_8822C(v)) + +#define BIT_SHIFT_STATE_INFO_8822C 8 +#define BIT_MASK_STATE_INFO_8822C 0xff +#define BIT_STATE_INFO_8822C(x) \ + (((x) & BIT_MASK_STATE_INFO_8822C) << BIT_SHIFT_STATE_INFO_8822C) +#define BITS_STATE_INFO_8822C \ + (BIT_MASK_STATE_INFO_8822C << BIT_SHIFT_STATE_INFO_8822C) +#define BIT_CLEAR_STATE_INFO_8822C(x) ((x) & (~BITS_STATE_INFO_8822C)) +#define BIT_GET_STATE_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_STATE_INFO_8822C) & BIT_MASK_STATE_INFO_8822C) +#define BIT_SET_STATE_INFO_8822C(x, v) \ + (BIT_CLEAR_STATE_INFO_8822C(x) | BIT_STATE_INFO_8822C(v)) + +#define BIT_UPD_NXT_STATE_8822C BIT(7) + +#define BIT_SHIFT_CUR_STATE_8822C 0 +#define BIT_MASK_CUR_STATE_8822C 0x7f +#define BIT_CUR_STATE_8822C(x) \ + (((x) & BIT_MASK_CUR_STATE_8822C) << BIT_SHIFT_CUR_STATE_8822C) +#define BITS_CUR_STATE_8822C \ + (BIT_MASK_CUR_STATE_8822C << BIT_SHIFT_CUR_STATE_8822C) +#define BIT_CLEAR_CUR_STATE_8822C(x) ((x) & (~BITS_CUR_STATE_8822C)) +#define BIT_GET_CUR_STATE_8822C(x) \ + (((x) >> BIT_SHIFT_CUR_STATE_8822C) & BIT_MASK_CUR_STATE_8822C) +#define BIT_SET_CUR_STATE_8822C(x, v) \ + (BIT_CLEAR_CUR_STATE_8822C(x) | BIT_CUR_STATE_8822C(v)) + +/* 2 REG_ERROR_MON_8822C */ +#define BIT_CSIRPT_LEN_BB_MORE_THAN_MAC_8822C BIT(23) +#define BIT_CSI_CHKSUM_ERROR_8822C BIT(22) +#define BIT_MACRX_ERR_4_8822C BIT(20) +#define BIT_MACRX_ERR_3_8822C BIT(19) +#define BIT_MACRX_ERR_2_8822C BIT(18) +#define BIT_MACRX_ERR_1_8822C BIT(17) +#define BIT_MACRX_ERR_0_8822C BIT(16) +#define BIT_WMAC_PRETX_ERRHDL_EN_8822C BIT(15) +#define BIT_MACTX_ERR_5_8822C BIT(5) +#define BIT_MACTX_ERR_4_8822C BIT(4) +#define BIT_MACTX_ERR_3_8822C BIT(3) +#define BIT_MACTX_ERR_2_8822C BIT(2) +#define BIT_MACTX_ERR_1_8822C BIT(1) +#define BIT_MACTX_ERR_0_8822C BIT(0) + +/* 2 REG_SEARCH_MACID_8822C */ +#define BIT_EN_TXRPTBUF_CLK_8822C BIT(31) + +#define BIT_SHIFT_INFO_INDEX_OFFSET_8822C 16 +#define BIT_MASK_INFO_INDEX_OFFSET_8822C 0x1fff +#define BIT_INFO_INDEX_OFFSET_8822C(x) \ + (((x) & BIT_MASK_INFO_INDEX_OFFSET_8822C) \ + << BIT_SHIFT_INFO_INDEX_OFFSET_8822C) +#define BITS_INFO_INDEX_OFFSET_8822C \ + (BIT_MASK_INFO_INDEX_OFFSET_8822C << BIT_SHIFT_INFO_INDEX_OFFSET_8822C) +#define BIT_CLEAR_INFO_INDEX_OFFSET_8822C(x) \ + ((x) & (~BITS_INFO_INDEX_OFFSET_8822C)) +#define BIT_GET_INFO_INDEX_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET_8822C) & \ + BIT_MASK_INFO_INDEX_OFFSET_8822C) +#define BIT_SET_INFO_INDEX_OFFSET_8822C(x, v) \ + (BIT_CLEAR_INFO_INDEX_OFFSET_8822C(x) | BIT_INFO_INDEX_OFFSET_8822C(v)) + +#define BIT_WMAC_SRCH_FIFOFULL_8822C BIT(15) +#define BIT_DIS_INFOSRCH_8822C BIT(14) + +#define BIT_SHIFT_INFO_ADDR_OFFSET_8822C 0 +#define BIT_MASK_INFO_ADDR_OFFSET_8822C 0x1fff +#define BIT_INFO_ADDR_OFFSET_8822C(x) \ + (((x) & BIT_MASK_INFO_ADDR_OFFSET_8822C) \ + << BIT_SHIFT_INFO_ADDR_OFFSET_8822C) +#define BITS_INFO_ADDR_OFFSET_8822C \ + (BIT_MASK_INFO_ADDR_OFFSET_8822C << BIT_SHIFT_INFO_ADDR_OFFSET_8822C) +#define BIT_CLEAR_INFO_ADDR_OFFSET_8822C(x) \ + ((x) & (~BITS_INFO_ADDR_OFFSET_8822C)) +#define BIT_GET_INFO_ADDR_OFFSET_8822C(x) \ + (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8822C) & \ + BIT_MASK_INFO_ADDR_OFFSET_8822C) +#define BIT_SET_INFO_ADDR_OFFSET_8822C(x, v) \ + (BIT_CLEAR_INFO_ADDR_OFFSET_8822C(x) | BIT_INFO_ADDR_OFFSET_8822C(v)) + +/* 2 REG_BT_COEX_TABLE_8822C (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_COEX_TABLE_1_8822C 0 +#define BIT_MASK_COEX_TABLE_1_8822C 0xffffffffL +#define BIT_COEX_TABLE_1_8822C(x) \ + (((x) & BIT_MASK_COEX_TABLE_1_8822C) << BIT_SHIFT_COEX_TABLE_1_8822C) +#define BITS_COEX_TABLE_1_8822C \ + (BIT_MASK_COEX_TABLE_1_8822C << BIT_SHIFT_COEX_TABLE_1_8822C) +#define BIT_CLEAR_COEX_TABLE_1_8822C(x) ((x) & (~BITS_COEX_TABLE_1_8822C)) +#define BIT_GET_COEX_TABLE_1_8822C(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_1_8822C) & BIT_MASK_COEX_TABLE_1_8822C) +#define BIT_SET_COEX_TABLE_1_8822C(x, v) \ + (BIT_CLEAR_COEX_TABLE_1_8822C(x) | BIT_COEX_TABLE_1_8822C(v)) + +/* 2 REG_BT_COEX_TABLE2_8822C (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_COEX_TABLE_2_8822C 0 +#define BIT_MASK_COEX_TABLE_2_8822C 0xffffffffL +#define BIT_COEX_TABLE_2_8822C(x) \ + (((x) & BIT_MASK_COEX_TABLE_2_8822C) << BIT_SHIFT_COEX_TABLE_2_8822C) +#define BITS_COEX_TABLE_2_8822C \ + (BIT_MASK_COEX_TABLE_2_8822C << BIT_SHIFT_COEX_TABLE_2_8822C) +#define BIT_CLEAR_COEX_TABLE_2_8822C(x) ((x) & (~BITS_COEX_TABLE_2_8822C)) +#define BIT_GET_COEX_TABLE_2_8822C(x) \ + (((x) >> BIT_SHIFT_COEX_TABLE_2_8822C) & BIT_MASK_COEX_TABLE_2_8822C) +#define BIT_SET_COEX_TABLE_2_8822C(x, v) \ + (BIT_CLEAR_COEX_TABLE_2_8822C(x) | BIT_COEX_TABLE_2_8822C(v)) + +/* 2 REG_BT_COEX_BREAK_TABLE_8822C (BT-COEXISTENCE CONTROL REGISTER) */ + +#define BIT_SHIFT_BREAK_TABLE_2_8822C 16 +#define BIT_MASK_BREAK_TABLE_2_8822C 0xffff +#define BIT_BREAK_TABLE_2_8822C(x) \ + (((x) & BIT_MASK_BREAK_TABLE_2_8822C) << BIT_SHIFT_BREAK_TABLE_2_8822C) +#define BITS_BREAK_TABLE_2_8822C \ + (BIT_MASK_BREAK_TABLE_2_8822C << BIT_SHIFT_BREAK_TABLE_2_8822C) +#define BIT_CLEAR_BREAK_TABLE_2_8822C(x) ((x) & (~BITS_BREAK_TABLE_2_8822C)) +#define BIT_GET_BREAK_TABLE_2_8822C(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_2_8822C) & BIT_MASK_BREAK_TABLE_2_8822C) +#define BIT_SET_BREAK_TABLE_2_8822C(x, v) \ + (BIT_CLEAR_BREAK_TABLE_2_8822C(x) | BIT_BREAK_TABLE_2_8822C(v)) + +#define BIT_SHIFT_BREAK_TABLE_1_8822C 0 +#define BIT_MASK_BREAK_TABLE_1_8822C 0xffff +#define BIT_BREAK_TABLE_1_8822C(x) \ + (((x) & BIT_MASK_BREAK_TABLE_1_8822C) << BIT_SHIFT_BREAK_TABLE_1_8822C) +#define BITS_BREAK_TABLE_1_8822C \ + (BIT_MASK_BREAK_TABLE_1_8822C << BIT_SHIFT_BREAK_TABLE_1_8822C) +#define BIT_CLEAR_BREAK_TABLE_1_8822C(x) ((x) & (~BITS_BREAK_TABLE_1_8822C)) +#define BIT_GET_BREAK_TABLE_1_8822C(x) \ + (((x) >> BIT_SHIFT_BREAK_TABLE_1_8822C) & BIT_MASK_BREAK_TABLE_1_8822C) +#define BIT_SET_BREAK_TABLE_1_8822C(x, v) \ + (BIT_CLEAR_BREAK_TABLE_1_8822C(x) | BIT_BREAK_TABLE_1_8822C(v)) + +/* 2 REG_BT_COEX_TABLE_H_8822C (BT-COEXISTENCE CONTROL REGISTER) */ +#define BIT_PRI_MASK_RX_RESP_V1_8822C BIT(30) +#define BIT_PRI_MASK_RXOFDM_V1_8822C BIT(29) +#define BIT_PRI_MASK_RXCCK_V1_8822C BIT(28) + +#define BIT_SHIFT_PRI_MASK_TXAC_8822C 21 +#define BIT_MASK_PRI_MASK_TXAC_8822C 0x7f +#define BIT_PRI_MASK_TXAC_8822C(x) \ + (((x) & BIT_MASK_PRI_MASK_TXAC_8822C) << BIT_SHIFT_PRI_MASK_TXAC_8822C) +#define BITS_PRI_MASK_TXAC_8822C \ + (BIT_MASK_PRI_MASK_TXAC_8822C << BIT_SHIFT_PRI_MASK_TXAC_8822C) +#define BIT_CLEAR_PRI_MASK_TXAC_8822C(x) ((x) & (~BITS_PRI_MASK_TXAC_8822C)) +#define BIT_GET_PRI_MASK_TXAC_8822C(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8822C) & BIT_MASK_PRI_MASK_TXAC_8822C) +#define BIT_SET_PRI_MASK_TXAC_8822C(x, v) \ + (BIT_CLEAR_PRI_MASK_TXAC_8822C(x) | BIT_PRI_MASK_TXAC_8822C(v)) + +#define BIT_SHIFT_PRI_MASK_NAV_8822C 13 +#define BIT_MASK_PRI_MASK_NAV_8822C 0xff +#define BIT_PRI_MASK_NAV_8822C(x) \ + (((x) & BIT_MASK_PRI_MASK_NAV_8822C) << BIT_SHIFT_PRI_MASK_NAV_8822C) +#define BITS_PRI_MASK_NAV_8822C \ + (BIT_MASK_PRI_MASK_NAV_8822C << BIT_SHIFT_PRI_MASK_NAV_8822C) +#define BIT_CLEAR_PRI_MASK_NAV_8822C(x) ((x) & (~BITS_PRI_MASK_NAV_8822C)) +#define BIT_GET_PRI_MASK_NAV_8822C(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NAV_8822C) & BIT_MASK_PRI_MASK_NAV_8822C) +#define BIT_SET_PRI_MASK_NAV_8822C(x, v) \ + (BIT_CLEAR_PRI_MASK_NAV_8822C(x) | BIT_PRI_MASK_NAV_8822C(v)) + +#define BIT_PRI_MASK_CCK_V1_8822C BIT(12) +#define BIT_PRI_MASK_OFDM_V1_8822C BIT(11) +#define BIT_PRI_MASK_RTY_V1_8822C BIT(10) + +#define BIT_SHIFT_PRI_MASK_NUM_8822C 6 +#define BIT_MASK_PRI_MASK_NUM_8822C 0xf +#define BIT_PRI_MASK_NUM_8822C(x) \ + (((x) & BIT_MASK_PRI_MASK_NUM_8822C) << BIT_SHIFT_PRI_MASK_NUM_8822C) +#define BITS_PRI_MASK_NUM_8822C \ + (BIT_MASK_PRI_MASK_NUM_8822C << BIT_SHIFT_PRI_MASK_NUM_8822C) +#define BIT_CLEAR_PRI_MASK_NUM_8822C(x) ((x) & (~BITS_PRI_MASK_NUM_8822C)) +#define BIT_GET_PRI_MASK_NUM_8822C(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_NUM_8822C) & BIT_MASK_PRI_MASK_NUM_8822C) +#define BIT_SET_PRI_MASK_NUM_8822C(x, v) \ + (BIT_CLEAR_PRI_MASK_NUM_8822C(x) | BIT_PRI_MASK_NUM_8822C(v)) + +#define BIT_SHIFT_PRI_MASK_TYPE_8822C 2 +#define BIT_MASK_PRI_MASK_TYPE_8822C 0xf +#define BIT_PRI_MASK_TYPE_8822C(x) \ + (((x) & BIT_MASK_PRI_MASK_TYPE_8822C) << BIT_SHIFT_PRI_MASK_TYPE_8822C) +#define BITS_PRI_MASK_TYPE_8822C \ + (BIT_MASK_PRI_MASK_TYPE_8822C << BIT_SHIFT_PRI_MASK_TYPE_8822C) +#define BIT_CLEAR_PRI_MASK_TYPE_8822C(x) ((x) & (~BITS_PRI_MASK_TYPE_8822C)) +#define BIT_GET_PRI_MASK_TYPE_8822C(x) \ + (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8822C) & BIT_MASK_PRI_MASK_TYPE_8822C) +#define BIT_SET_PRI_MASK_TYPE_8822C(x, v) \ + (BIT_CLEAR_PRI_MASK_TYPE_8822C(x) | BIT_PRI_MASK_TYPE_8822C(v)) + +#define BIT_OOB_V1_8822C BIT(1) +#define BIT_ANT_SEL_V1_8822C BIT(0) + +/* 2 REG_RXCMD_0_8822C */ +#define BIT_RXCMD_EN_8822C BIT(31) + +#define BIT_SHIFT_RXCMD_INFO_8822C 0 +#define BIT_MASK_RXCMD_INFO_8822C 0x7fffffffL +#define BIT_RXCMD_INFO_8822C(x) \ + (((x) & BIT_MASK_RXCMD_INFO_8822C) << BIT_SHIFT_RXCMD_INFO_8822C) +#define BITS_RXCMD_INFO_8822C \ + (BIT_MASK_RXCMD_INFO_8822C << BIT_SHIFT_RXCMD_INFO_8822C) +#define BIT_CLEAR_RXCMD_INFO_8822C(x) ((x) & (~BITS_RXCMD_INFO_8822C)) +#define BIT_GET_RXCMD_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_RXCMD_INFO_8822C) & BIT_MASK_RXCMD_INFO_8822C) +#define BIT_SET_RXCMD_INFO_8822C(x, v) \ + (BIT_CLEAR_RXCMD_INFO_8822C(x) | BIT_RXCMD_INFO_8822C(v)) + +/* 2 REG_RXCMD_1_8822C */ + +#define BIT_SHIFT_RXCMD_PRD_8822C 0 +#define BIT_MASK_RXCMD_PRD_8822C 0xffff +#define BIT_RXCMD_PRD_8822C(x) \ + (((x) & BIT_MASK_RXCMD_PRD_8822C) << BIT_SHIFT_RXCMD_PRD_8822C) +#define BITS_RXCMD_PRD_8822C \ + (BIT_MASK_RXCMD_PRD_8822C << BIT_SHIFT_RXCMD_PRD_8822C) +#define BIT_CLEAR_RXCMD_PRD_8822C(x) ((x) & (~BITS_RXCMD_PRD_8822C)) +#define BIT_GET_RXCMD_PRD_8822C(x) \ + (((x) >> BIT_SHIFT_RXCMD_PRD_8822C) & BIT_MASK_RXCMD_PRD_8822C) +#define BIT_SET_RXCMD_PRD_8822C(x, v) \ + (BIT_CLEAR_RXCMD_PRD_8822C(x) | BIT_RXCMD_PRD_8822C(v)) + +/* 2 REG_WMAC_RESP_TXINFO_8822C (RESPONSE TXINFO REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_MFB_8822C 25 +#define BIT_MASK_WMAC_RESP_MFB_8822C 0x7f +#define BIT_WMAC_RESP_MFB_8822C(x) \ + (((x) & BIT_MASK_WMAC_RESP_MFB_8822C) << BIT_SHIFT_WMAC_RESP_MFB_8822C) +#define BITS_WMAC_RESP_MFB_8822C \ + (BIT_MASK_WMAC_RESP_MFB_8822C << BIT_SHIFT_WMAC_RESP_MFB_8822C) +#define BIT_CLEAR_WMAC_RESP_MFB_8822C(x) ((x) & (~BITS_WMAC_RESP_MFB_8822C)) +#define BIT_GET_WMAC_RESP_MFB_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_MFB_8822C) & BIT_MASK_WMAC_RESP_MFB_8822C) +#define BIT_SET_WMAC_RESP_MFB_8822C(x, v) \ + (BIT_CLEAR_WMAC_RESP_MFB_8822C(x) | BIT_WMAC_RESP_MFB_8822C(v)) + +#define BIT_SHIFT_WMAC_ANTINF_SEL_8822C 23 +#define BIT_MASK_WMAC_ANTINF_SEL_8822C 0x3 +#define BIT_WMAC_ANTINF_SEL_8822C(x) \ + (((x) & BIT_MASK_WMAC_ANTINF_SEL_8822C) \ + << BIT_SHIFT_WMAC_ANTINF_SEL_8822C) +#define BITS_WMAC_ANTINF_SEL_8822C \ + (BIT_MASK_WMAC_ANTINF_SEL_8822C << BIT_SHIFT_WMAC_ANTINF_SEL_8822C) +#define BIT_CLEAR_WMAC_ANTINF_SEL_8822C(x) ((x) & (~BITS_WMAC_ANTINF_SEL_8822C)) +#define BIT_GET_WMAC_ANTINF_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL_8822C) & \ + BIT_MASK_WMAC_ANTINF_SEL_8822C) +#define BIT_SET_WMAC_ANTINF_SEL_8822C(x, v) \ + (BIT_CLEAR_WMAC_ANTINF_SEL_8822C(x) | BIT_WMAC_ANTINF_SEL_8822C(v)) + +#define BIT_SHIFT_WMAC_ANTSEL_SEL_8822C 21 +#define BIT_MASK_WMAC_ANTSEL_SEL_8822C 0x3 +#define BIT_WMAC_ANTSEL_SEL_8822C(x) \ + (((x) & BIT_MASK_WMAC_ANTSEL_SEL_8822C) \ + << BIT_SHIFT_WMAC_ANTSEL_SEL_8822C) +#define BITS_WMAC_ANTSEL_SEL_8822C \ + (BIT_MASK_WMAC_ANTSEL_SEL_8822C << BIT_SHIFT_WMAC_ANTSEL_SEL_8822C) +#define BIT_CLEAR_WMAC_ANTSEL_SEL_8822C(x) ((x) & (~BITS_WMAC_ANTSEL_SEL_8822C)) +#define BIT_GET_WMAC_ANTSEL_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL_8822C) & \ + BIT_MASK_WMAC_ANTSEL_SEL_8822C) +#define BIT_SET_WMAC_ANTSEL_SEL_8822C(x, v) \ + (BIT_CLEAR_WMAC_ANTSEL_SEL_8822C(x) | BIT_WMAC_ANTSEL_SEL_8822C(v)) + +#define BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C 18 +#define BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C 0x3 +#define BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C) \ + << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C) +#define BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C \ + (BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C \ + << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C) +#define BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x) \ + ((x) & (~BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C)) +#define BIT_GET_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C) & \ + BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C) +#define BIT_SET_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x) | \ + BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(v)) + +#define BIT_SHIFT_WMAC_RESP_TXANT_V1_8822C 6 +#define BIT_MASK_WMAC_RESP_TXANT_V1_8822C 0xfff +#define BIT_WMAC_RESP_TXANT_V1_8822C(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXANT_V1_8822C) \ + << BIT_SHIFT_WMAC_RESP_TXANT_V1_8822C) +#define BITS_WMAC_RESP_TXANT_V1_8822C \ + (BIT_MASK_WMAC_RESP_TXANT_V1_8822C \ + << BIT_SHIFT_WMAC_RESP_TXANT_V1_8822C) +#define BIT_CLEAR_WMAC_RESP_TXANT_V1_8822C(x) \ + ((x) & (~BITS_WMAC_RESP_TXANT_V1_8822C)) +#define BIT_GET_WMAC_RESP_TXANT_V1_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_V1_8822C) & \ + BIT_MASK_WMAC_RESP_TXANT_V1_8822C) +#define BIT_SET_WMAC_RESP_TXANT_V1_8822C(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXANT_V1_8822C(x) | \ + BIT_WMAC_RESP_TXANT_V1_8822C(v)) + +/* 2 REG_BBPSF_CTRL_8822C */ +#define BIT_CTL_IDLE_CLR_CSI_RPT_8822C BIT(31) +#define BIT_WMAC_USE_NDPARATE_8822C BIT(30) + +#define BIT_SHIFT_WMAC_CSI_RATE_8822C 24 +#define BIT_MASK_WMAC_CSI_RATE_8822C 0x3f +#define BIT_WMAC_CSI_RATE_8822C(x) \ + (((x) & BIT_MASK_WMAC_CSI_RATE_8822C) << BIT_SHIFT_WMAC_CSI_RATE_8822C) +#define BITS_WMAC_CSI_RATE_8822C \ + (BIT_MASK_WMAC_CSI_RATE_8822C << BIT_SHIFT_WMAC_CSI_RATE_8822C) +#define BIT_CLEAR_WMAC_CSI_RATE_8822C(x) ((x) & (~BITS_WMAC_CSI_RATE_8822C)) +#define BIT_GET_WMAC_CSI_RATE_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_CSI_RATE_8822C) & BIT_MASK_WMAC_CSI_RATE_8822C) +#define BIT_SET_WMAC_CSI_RATE_8822C(x, v) \ + (BIT_CLEAR_WMAC_CSI_RATE_8822C(x) | BIT_WMAC_CSI_RATE_8822C(v)) + +#define BIT_SHIFT_WMAC_RESP_TXRATE_8822C 16 +#define BIT_MASK_WMAC_RESP_TXRATE_8822C 0xff +#define BIT_WMAC_RESP_TXRATE_8822C(x) \ + (((x) & BIT_MASK_WMAC_RESP_TXRATE_8822C) \ + << BIT_SHIFT_WMAC_RESP_TXRATE_8822C) +#define BITS_WMAC_RESP_TXRATE_8822C \ + (BIT_MASK_WMAC_RESP_TXRATE_8822C << BIT_SHIFT_WMAC_RESP_TXRATE_8822C) +#define BIT_CLEAR_WMAC_RESP_TXRATE_8822C(x) \ + ((x) & (~BITS_WMAC_RESP_TXRATE_8822C)) +#define BIT_GET_WMAC_RESP_TXRATE_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE_8822C) & \ + BIT_MASK_WMAC_RESP_TXRATE_8822C) +#define BIT_SET_WMAC_RESP_TXRATE_8822C(x, v) \ + (BIT_CLEAR_WMAC_RESP_TXRATE_8822C(x) | BIT_WMAC_RESP_TXRATE_8822C(v)) + +#define BIT_SHIFT_CSI_RSC_8822C 13 +#define BIT_MASK_CSI_RSC_8822C 0x3 +#define BIT_CSI_RSC_8822C(x) \ + (((x) & BIT_MASK_CSI_RSC_8822C) << BIT_SHIFT_CSI_RSC_8822C) +#define BITS_CSI_RSC_8822C (BIT_MASK_CSI_RSC_8822C << BIT_SHIFT_CSI_RSC_8822C) +#define BIT_CLEAR_CSI_RSC_8822C(x) ((x) & (~BITS_CSI_RSC_8822C)) +#define BIT_GET_CSI_RSC_8822C(x) \ + (((x) >> BIT_SHIFT_CSI_RSC_8822C) & BIT_MASK_CSI_RSC_8822C) +#define BIT_SET_CSI_RSC_8822C(x, v) \ + (BIT_CLEAR_CSI_RSC_8822C(x) | BIT_CSI_RSC_8822C(v)) + +#define BIT_CSI_GID_SEL_8822C BIT(12) +#define BIT_NDPVLD_PROTECT_RDRDY_DIS_8822C BIT(9) +#define BIT_RDCSI_EMPTY_APPZERO_8822C BIT(8) +#define BIT_CSI_RATE_FB_EN_8822C BIT(7) +#define BIT_RXFIFO_WRPTR_WO_CHKSUM_8822C BIT(6) + +/* 2 REG_P2P_RX_BCN_NOA_8822C (P2P RX BEACON NOA REGISTER) */ +#define BIT_NOA_PARSER_EN_8822C BIT(15) + +#define BIT_SHIFT_BSSID_SEL_V1_8822C 12 +#define BIT_MASK_BSSID_SEL_V1_8822C 0x7 +#define BIT_BSSID_SEL_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID_SEL_V1_8822C) << BIT_SHIFT_BSSID_SEL_V1_8822C) +#define BITS_BSSID_SEL_V1_8822C \ + (BIT_MASK_BSSID_SEL_V1_8822C << BIT_SHIFT_BSSID_SEL_V1_8822C) +#define BIT_CLEAR_BSSID_SEL_V1_8822C(x) ((x) & (~BITS_BSSID_SEL_V1_8822C)) +#define BIT_GET_BSSID_SEL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID_SEL_V1_8822C) & BIT_MASK_BSSID_SEL_V1_8822C) +#define BIT_SET_BSSID_SEL_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID_SEL_V1_8822C(x) | BIT_BSSID_SEL_V1_8822C(v)) + +#define BIT_SHIFT_P2P_OUI_TYPE_8822C 0 +#define BIT_MASK_P2P_OUI_TYPE_8822C 0xff +#define BIT_P2P_OUI_TYPE_8822C(x) \ + (((x) & BIT_MASK_P2P_OUI_TYPE_8822C) << BIT_SHIFT_P2P_OUI_TYPE_8822C) +#define BITS_P2P_OUI_TYPE_8822C \ + (BIT_MASK_P2P_OUI_TYPE_8822C << BIT_SHIFT_P2P_OUI_TYPE_8822C) +#define BIT_CLEAR_P2P_OUI_TYPE_8822C(x) ((x) & (~BITS_P2P_OUI_TYPE_8822C)) +#define BIT_GET_P2P_OUI_TYPE_8822C(x) \ + (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8822C) & BIT_MASK_P2P_OUI_TYPE_8822C) +#define BIT_SET_P2P_OUI_TYPE_8822C(x, v) \ + (BIT_CLEAR_P2P_OUI_TYPE_8822C(x) | BIT_P2P_OUI_TYPE_8822C(v)) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_ASSOCIATED_BFMER0_INFO_8822C (ASSOCIATED BEAMFORMER0 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8822C 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8822C) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8822C \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8822C \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8822C)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8822C) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(v)) + +/* 2 REG_ASSOCIATED_BFMER0_INFO_H_8822C */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID0_8822C 16 +#define BIT_MASK_R_WMAC_TXCSI_AID0_8822C 0x1ff +#define BIT_R_WMAC_TXCSI_AID0_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8822C) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID0_8822C) +#define BITS_R_WMAC_TXCSI_AID0_8822C \ + (BIT_MASK_R_WMAC_TXCSI_AID0_8822C << BIT_SHIFT_R_WMAC_TXCSI_AID0_8822C) +#define BIT_CLEAR_R_WMAC_TXCSI_AID0_8822C(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID0_8822C)) +#define BIT_GET_R_WMAC_TXCSI_AID0_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8822C) & \ + BIT_MASK_R_WMAC_TXCSI_AID0_8822C) +#define BIT_SET_R_WMAC_TXCSI_AID0_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID0_8822C(x) | BIT_R_WMAC_TXCSI_AID0_8822C(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C) +#define BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_8822C (ASSOCIATED BEAMFORMER1 INFO REGISTER) */ + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8822C 0xffffffffL +#define BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8822C) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8822C \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8822C \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8822C)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8822C) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(v)) + +/* 2 REG_ASSOCIATED_BFMER1_INFO_H_8822C */ + +#define BIT_SHIFT_R_WMAC_TXCSI_AID1_8822C 16 +#define BIT_MASK_R_WMAC_TXCSI_AID1_8822C 0x1ff +#define BIT_R_WMAC_TXCSI_AID1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8822C) \ + << BIT_SHIFT_R_WMAC_TXCSI_AID1_8822C) +#define BITS_R_WMAC_TXCSI_AID1_8822C \ + (BIT_MASK_R_WMAC_TXCSI_AID1_8822C << BIT_SHIFT_R_WMAC_TXCSI_AID1_8822C) +#define BIT_CLEAR_R_WMAC_TXCSI_AID1_8822C(x) \ + ((x) & (~BITS_R_WMAC_TXCSI_AID1_8822C)) +#define BIT_GET_R_WMAC_TXCSI_AID1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8822C) & \ + BIT_MASK_R_WMAC_TXCSI_AID1_8822C) +#define BIT_SET_R_WMAC_TXCSI_AID1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_TXCSI_AID1_8822C(x) | BIT_R_WMAC_TXCSI_AID1_8822C(v)) + +#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C 0 +#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C 0xffff +#define BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C) \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C) +#define BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C \ + (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C \ + << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C) +#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x) \ + ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C)) +#define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C) & \ + BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C) +#define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x) | \ + BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW20_8822C (TX CSI REPORT PARAMETER REGISTER) */ + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822C 16 +#define BIT_MASK_R_WMAC_BFINFO_20M_1_8822C 0xfff +#define BIT_R_WMAC_BFINFO_20M_1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8822C) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822C) +#define BITS_R_WMAC_BFINFO_20M_1_8822C \ + (BIT_MASK_R_WMAC_BFINFO_20M_1_8822C \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822C) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8822C(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8822C)) +#define BIT_GET_R_WMAC_BFINFO_20M_1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822C) & \ + BIT_MASK_R_WMAC_BFINFO_20M_1_8822C) +#define BIT_SET_R_WMAC_BFINFO_20M_1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8822C(x) | \ + BIT_R_WMAC_BFINFO_20M_1_8822C(v)) + +#define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822C 0 +#define BIT_MASK_R_WMAC_BFINFO_20M_0_8822C 0xfff +#define BIT_R_WMAC_BFINFO_20M_0_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8822C) \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822C) +#define BITS_R_WMAC_BFINFO_20M_0_8822C \ + (BIT_MASK_R_WMAC_BFINFO_20M_0_8822C \ + << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822C) +#define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8822C(x) \ + ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8822C)) +#define BIT_GET_R_WMAC_BFINFO_20M_0_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822C) & \ + BIT_MASK_R_WMAC_BFINFO_20M_0_8822C) +#define BIT_SET_R_WMAC_BFINFO_20M_0_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8822C(x) | \ + BIT_R_WMAC_BFINFO_20M_0_8822C(v)) + +/* 2 REG_TX_CSI_RPT_PARAM_BW40_8822C (TX CSI REPORT PARAMETER_BW40 REGISTER) */ + +#define BIT_SHIFT_WMAC_RESP_ANTD_8822C 12 +#define BIT_MASK_WMAC_RESP_ANTD_8822C 0xf +#define BIT_WMAC_RESP_ANTD_8822C(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTD_8822C) \ + << BIT_SHIFT_WMAC_RESP_ANTD_8822C) +#define BITS_WMAC_RESP_ANTD_8822C \ + (BIT_MASK_WMAC_RESP_ANTD_8822C << BIT_SHIFT_WMAC_RESP_ANTD_8822C) +#define BIT_CLEAR_WMAC_RESP_ANTD_8822C(x) ((x) & (~BITS_WMAC_RESP_ANTD_8822C)) +#define BIT_GET_WMAC_RESP_ANTD_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTD_8822C) & \ + BIT_MASK_WMAC_RESP_ANTD_8822C) +#define BIT_SET_WMAC_RESP_ANTD_8822C(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTD_8822C(x) | BIT_WMAC_RESP_ANTD_8822C(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTC_8822C 8 +#define BIT_MASK_WMAC_RESP_ANTC_8822C 0xf +#define BIT_WMAC_RESP_ANTC_8822C(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTC_8822C) \ + << BIT_SHIFT_WMAC_RESP_ANTC_8822C) +#define BITS_WMAC_RESP_ANTC_8822C \ + (BIT_MASK_WMAC_RESP_ANTC_8822C << BIT_SHIFT_WMAC_RESP_ANTC_8822C) +#define BIT_CLEAR_WMAC_RESP_ANTC_8822C(x) ((x) & (~BITS_WMAC_RESP_ANTC_8822C)) +#define BIT_GET_WMAC_RESP_ANTC_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTC_8822C) & \ + BIT_MASK_WMAC_RESP_ANTC_8822C) +#define BIT_SET_WMAC_RESP_ANTC_8822C(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTC_8822C(x) | BIT_WMAC_RESP_ANTC_8822C(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTB_8822C 4 +#define BIT_MASK_WMAC_RESP_ANTB_8822C 0xf +#define BIT_WMAC_RESP_ANTB_8822C(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTB_8822C) \ + << BIT_SHIFT_WMAC_RESP_ANTB_8822C) +#define BITS_WMAC_RESP_ANTB_8822C \ + (BIT_MASK_WMAC_RESP_ANTB_8822C << BIT_SHIFT_WMAC_RESP_ANTB_8822C) +#define BIT_CLEAR_WMAC_RESP_ANTB_8822C(x) ((x) & (~BITS_WMAC_RESP_ANTB_8822C)) +#define BIT_GET_WMAC_RESP_ANTB_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTB_8822C) & \ + BIT_MASK_WMAC_RESP_ANTB_8822C) +#define BIT_SET_WMAC_RESP_ANTB_8822C(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTB_8822C(x) | BIT_WMAC_RESP_ANTB_8822C(v)) + +#define BIT_SHIFT_WMAC_RESP_ANTA_8822C 0 +#define BIT_MASK_WMAC_RESP_ANTA_8822C 0xf +#define BIT_WMAC_RESP_ANTA_8822C(x) \ + (((x) & BIT_MASK_WMAC_RESP_ANTA_8822C) \ + << BIT_SHIFT_WMAC_RESP_ANTA_8822C) +#define BITS_WMAC_RESP_ANTA_8822C \ + (BIT_MASK_WMAC_RESP_ANTA_8822C << BIT_SHIFT_WMAC_RESP_ANTA_8822C) +#define BIT_CLEAR_WMAC_RESP_ANTA_8822C(x) ((x) & (~BITS_WMAC_RESP_ANTA_8822C)) +#define BIT_GET_WMAC_RESP_ANTA_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RESP_ANTA_8822C) & \ + BIT_MASK_WMAC_RESP_ANTA_8822C) +#define BIT_SET_WMAC_RESP_ANTA_8822C(x, v) \ + (BIT_CLEAR_WMAC_RESP_ANTA_8822C(x) | BIT_WMAC_RESP_ANTA_8822C(v)) + +/* 2 REG_CSI_PTR_8822C */ + +#define BIT_SHIFT_CSI_RADDR_LATCH_V2_8822C 16 +#define BIT_MASK_CSI_RADDR_LATCH_V2_8822C 0xffff +#define BIT_CSI_RADDR_LATCH_V2_8822C(x) \ + (((x) & BIT_MASK_CSI_RADDR_LATCH_V2_8822C) \ + << BIT_SHIFT_CSI_RADDR_LATCH_V2_8822C) +#define BITS_CSI_RADDR_LATCH_V2_8822C \ + (BIT_MASK_CSI_RADDR_LATCH_V2_8822C \ + << BIT_SHIFT_CSI_RADDR_LATCH_V2_8822C) +#define BIT_CLEAR_CSI_RADDR_LATCH_V2_8822C(x) \ + ((x) & (~BITS_CSI_RADDR_LATCH_V2_8822C)) +#define BIT_GET_CSI_RADDR_LATCH_V2_8822C(x) \ + (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_V2_8822C) & \ + BIT_MASK_CSI_RADDR_LATCH_V2_8822C) +#define BIT_SET_CSI_RADDR_LATCH_V2_8822C(x, v) \ + (BIT_CLEAR_CSI_RADDR_LATCH_V2_8822C(x) | \ + BIT_CSI_RADDR_LATCH_V2_8822C(v)) + +#define BIT_SHIFT_CSI_WADDR_LATCH_V2_8822C 0 +#define BIT_MASK_CSI_WADDR_LATCH_V2_8822C 0xffff +#define BIT_CSI_WADDR_LATCH_V2_8822C(x) \ + (((x) & BIT_MASK_CSI_WADDR_LATCH_V2_8822C) \ + << BIT_SHIFT_CSI_WADDR_LATCH_V2_8822C) +#define BITS_CSI_WADDR_LATCH_V2_8822C \ + (BIT_MASK_CSI_WADDR_LATCH_V2_8822C \ + << BIT_SHIFT_CSI_WADDR_LATCH_V2_8822C) +#define BIT_CLEAR_CSI_WADDR_LATCH_V2_8822C(x) \ + ((x) & (~BITS_CSI_WADDR_LATCH_V2_8822C)) +#define BIT_GET_CSI_WADDR_LATCH_V2_8822C(x) \ + (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_V2_8822C) & \ + BIT_MASK_CSI_WADDR_LATCH_V2_8822C) +#define BIT_SET_CSI_WADDR_LATCH_V2_8822C(x, v) \ + (BIT_CLEAR_CSI_WADDR_LATCH_V2_8822C(x) | \ + BIT_CSI_WADDR_LATCH_V2_8822C(v)) + +/* 2 REG_BCN_PSR_RPT2_8822C (BEACON PARSER REPORT REGISTER2) */ + +#define BIT_SHIFT_DTIM_CNT2_8822C 24 +#define BIT_MASK_DTIM_CNT2_8822C 0xff +#define BIT_DTIM_CNT2_8822C(x) \ + (((x) & BIT_MASK_DTIM_CNT2_8822C) << BIT_SHIFT_DTIM_CNT2_8822C) +#define BITS_DTIM_CNT2_8822C \ + (BIT_MASK_DTIM_CNT2_8822C << BIT_SHIFT_DTIM_CNT2_8822C) +#define BIT_CLEAR_DTIM_CNT2_8822C(x) ((x) & (~BITS_DTIM_CNT2_8822C)) +#define BIT_GET_DTIM_CNT2_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT2_8822C) & BIT_MASK_DTIM_CNT2_8822C) +#define BIT_SET_DTIM_CNT2_8822C(x, v) \ + (BIT_CLEAR_DTIM_CNT2_8822C(x) | BIT_DTIM_CNT2_8822C(v)) + +#define BIT_SHIFT_DTIM_PERIOD2_8822C 16 +#define BIT_MASK_DTIM_PERIOD2_8822C 0xff +#define BIT_DTIM_PERIOD2_8822C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD2_8822C) << BIT_SHIFT_DTIM_PERIOD2_8822C) +#define BITS_DTIM_PERIOD2_8822C \ + (BIT_MASK_DTIM_PERIOD2_8822C << BIT_SHIFT_DTIM_PERIOD2_8822C) +#define BIT_CLEAR_DTIM_PERIOD2_8822C(x) ((x) & (~BITS_DTIM_PERIOD2_8822C)) +#define BIT_GET_DTIM_PERIOD2_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD2_8822C) & BIT_MASK_DTIM_PERIOD2_8822C) +#define BIT_SET_DTIM_PERIOD2_8822C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD2_8822C(x) | BIT_DTIM_PERIOD2_8822C(v)) + +#define BIT_DTIM2_8822C BIT(15) +#define BIT_TIM2_8822C BIT(14) +#define BIT_RPT_VALID_8822C BIT(13) + +#define BIT_SHIFT_PS_AID_2_8822C 0 +#define BIT_MASK_PS_AID_2_8822C 0x7ff +#define BIT_PS_AID_2_8822C(x) \ + (((x) & BIT_MASK_PS_AID_2_8822C) << BIT_SHIFT_PS_AID_2_8822C) +#define BITS_PS_AID_2_8822C \ + (BIT_MASK_PS_AID_2_8822C << BIT_SHIFT_PS_AID_2_8822C) +#define BIT_CLEAR_PS_AID_2_8822C(x) ((x) & (~BITS_PS_AID_2_8822C)) +#define BIT_GET_PS_AID_2_8822C(x) \ + (((x) >> BIT_SHIFT_PS_AID_2_8822C) & BIT_MASK_PS_AID_2_8822C) +#define BIT_SET_PS_AID_2_8822C(x, v) \ + (BIT_CLEAR_PS_AID_2_8822C(x) | BIT_PS_AID_2_8822C(v)) + +/* 2 REG_BCN_PSR_RPT3_8822C (BEACON PARSER REPORT REGISTER3) */ + +#define BIT_SHIFT_DTIM_CNT3_8822C 24 +#define BIT_MASK_DTIM_CNT3_8822C 0xff +#define BIT_DTIM_CNT3_8822C(x) \ + (((x) & BIT_MASK_DTIM_CNT3_8822C) << BIT_SHIFT_DTIM_CNT3_8822C) +#define BITS_DTIM_CNT3_8822C \ + (BIT_MASK_DTIM_CNT3_8822C << BIT_SHIFT_DTIM_CNT3_8822C) +#define BIT_CLEAR_DTIM_CNT3_8822C(x) ((x) & (~BITS_DTIM_CNT3_8822C)) +#define BIT_GET_DTIM_CNT3_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT3_8822C) & BIT_MASK_DTIM_CNT3_8822C) +#define BIT_SET_DTIM_CNT3_8822C(x, v) \ + (BIT_CLEAR_DTIM_CNT3_8822C(x) | BIT_DTIM_CNT3_8822C(v)) + +#define BIT_SHIFT_DTIM_PERIOD3_8822C 16 +#define BIT_MASK_DTIM_PERIOD3_8822C 0xff +#define BIT_DTIM_PERIOD3_8822C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD3_8822C) << BIT_SHIFT_DTIM_PERIOD3_8822C) +#define BITS_DTIM_PERIOD3_8822C \ + (BIT_MASK_DTIM_PERIOD3_8822C << BIT_SHIFT_DTIM_PERIOD3_8822C) +#define BIT_CLEAR_DTIM_PERIOD3_8822C(x) ((x) & (~BITS_DTIM_PERIOD3_8822C)) +#define BIT_GET_DTIM_PERIOD3_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD3_8822C) & BIT_MASK_DTIM_PERIOD3_8822C) +#define BIT_SET_DTIM_PERIOD3_8822C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD3_8822C(x) | BIT_DTIM_PERIOD3_8822C(v)) + +#define BIT_DTIM3_8822C BIT(15) +#define BIT_TIM3_8822C BIT(14) +#define BIT_RPT_VALID_8822C BIT(13) + +#define BIT_SHIFT_PS_AID_3_8822C 0 +#define BIT_MASK_PS_AID_3_8822C 0x7ff +#define BIT_PS_AID_3_8822C(x) \ + (((x) & BIT_MASK_PS_AID_3_8822C) << BIT_SHIFT_PS_AID_3_8822C) +#define BITS_PS_AID_3_8822C \ + (BIT_MASK_PS_AID_3_8822C << BIT_SHIFT_PS_AID_3_8822C) +#define BIT_CLEAR_PS_AID_3_8822C(x) ((x) & (~BITS_PS_AID_3_8822C)) +#define BIT_GET_PS_AID_3_8822C(x) \ + (((x) >> BIT_SHIFT_PS_AID_3_8822C) & BIT_MASK_PS_AID_3_8822C) +#define BIT_SET_PS_AID_3_8822C(x, v) \ + (BIT_CLEAR_PS_AID_3_8822C(x) | BIT_PS_AID_3_8822C(v)) + +/* 2 REG_BCN_PSR_RPT4_8822C (BEACON PARSER REPORT REGISTER4) */ + +#define BIT_SHIFT_DTIM_CNT4_8822C 24 +#define BIT_MASK_DTIM_CNT4_8822C 0xff +#define BIT_DTIM_CNT4_8822C(x) \ + (((x) & BIT_MASK_DTIM_CNT4_8822C) << BIT_SHIFT_DTIM_CNT4_8822C) +#define BITS_DTIM_CNT4_8822C \ + (BIT_MASK_DTIM_CNT4_8822C << BIT_SHIFT_DTIM_CNT4_8822C) +#define BIT_CLEAR_DTIM_CNT4_8822C(x) ((x) & (~BITS_DTIM_CNT4_8822C)) +#define BIT_GET_DTIM_CNT4_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT4_8822C) & BIT_MASK_DTIM_CNT4_8822C) +#define BIT_SET_DTIM_CNT4_8822C(x, v) \ + (BIT_CLEAR_DTIM_CNT4_8822C(x) | BIT_DTIM_CNT4_8822C(v)) + +#define BIT_SHIFT_DTIM_PERIOD4_8822C 16 +#define BIT_MASK_DTIM_PERIOD4_8822C 0xff +#define BIT_DTIM_PERIOD4_8822C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD4_8822C) << BIT_SHIFT_DTIM_PERIOD4_8822C) +#define BITS_DTIM_PERIOD4_8822C \ + (BIT_MASK_DTIM_PERIOD4_8822C << BIT_SHIFT_DTIM_PERIOD4_8822C) +#define BIT_CLEAR_DTIM_PERIOD4_8822C(x) ((x) & (~BITS_DTIM_PERIOD4_8822C)) +#define BIT_GET_DTIM_PERIOD4_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD4_8822C) & BIT_MASK_DTIM_PERIOD4_8822C) +#define BIT_SET_DTIM_PERIOD4_8822C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD4_8822C(x) | BIT_DTIM_PERIOD4_8822C(v)) + +#define BIT_DTIM4_8822C BIT(15) +#define BIT_TIM4_8822C BIT(14) +#define BIT_RPT_VALID_8822C BIT(13) + +#define BIT_SHIFT_PS_AID_4_8822C 0 +#define BIT_MASK_PS_AID_4_8822C 0x7ff +#define BIT_PS_AID_4_8822C(x) \ + (((x) & BIT_MASK_PS_AID_4_8822C) << BIT_SHIFT_PS_AID_4_8822C) +#define BITS_PS_AID_4_8822C \ + (BIT_MASK_PS_AID_4_8822C << BIT_SHIFT_PS_AID_4_8822C) +#define BIT_CLEAR_PS_AID_4_8822C(x) ((x) & (~BITS_PS_AID_4_8822C)) +#define BIT_GET_PS_AID_4_8822C(x) \ + (((x) >> BIT_SHIFT_PS_AID_4_8822C) & BIT_MASK_PS_AID_4_8822C) +#define BIT_SET_PS_AID_4_8822C(x, v) \ + (BIT_CLEAR_PS_AID_4_8822C(x) | BIT_PS_AID_4_8822C(v)) + +/* 2 REG_A1_ADDR_MASK_8822C (A1 ADDR MASK REGISTER) */ + +#define BIT_SHIFT_A1_ADDR_MASK_8822C 0 +#define BIT_MASK_A1_ADDR_MASK_8822C 0xffffffffL +#define BIT_A1_ADDR_MASK_8822C(x) \ + (((x) & BIT_MASK_A1_ADDR_MASK_8822C) << BIT_SHIFT_A1_ADDR_MASK_8822C) +#define BITS_A1_ADDR_MASK_8822C \ + (BIT_MASK_A1_ADDR_MASK_8822C << BIT_SHIFT_A1_ADDR_MASK_8822C) +#define BIT_CLEAR_A1_ADDR_MASK_8822C(x) ((x) & (~BITS_A1_ADDR_MASK_8822C)) +#define BIT_GET_A1_ADDR_MASK_8822C(x) \ + (((x) >> BIT_SHIFT_A1_ADDR_MASK_8822C) & BIT_MASK_A1_ADDR_MASK_8822C) +#define BIT_SET_A1_ADDR_MASK_8822C(x, v) \ + (BIT_CLEAR_A1_ADDR_MASK_8822C(x) | BIT_A1_ADDR_MASK_8822C(v)) + +/* 2 REG_RXPSF_CTRL_8822C */ +#define BIT_RXGCK_FIFOTHR_EN_8822C BIT(28) + +#define BIT_SHIFT_RXGCK_VHT_FIFOTHR_8822C 26 +#define BIT_MASK_RXGCK_VHT_FIFOTHR_8822C 0x3 +#define BIT_RXGCK_VHT_FIFOTHR_8822C(x) \ + (((x) & BIT_MASK_RXGCK_VHT_FIFOTHR_8822C) \ + << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8822C) +#define BITS_RXGCK_VHT_FIFOTHR_8822C \ + (BIT_MASK_RXGCK_VHT_FIFOTHR_8822C << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8822C) +#define BIT_CLEAR_RXGCK_VHT_FIFOTHR_8822C(x) \ + ((x) & (~BITS_RXGCK_VHT_FIFOTHR_8822C)) +#define BIT_GET_RXGCK_VHT_FIFOTHR_8822C(x) \ + (((x) >> BIT_SHIFT_RXGCK_VHT_FIFOTHR_8822C) & \ + BIT_MASK_RXGCK_VHT_FIFOTHR_8822C) +#define BIT_SET_RXGCK_VHT_FIFOTHR_8822C(x, v) \ + (BIT_CLEAR_RXGCK_VHT_FIFOTHR_8822C(x) | BIT_RXGCK_VHT_FIFOTHR_8822C(v)) + +#define BIT_SHIFT_RXGCK_HT_FIFOTHR_8822C 24 +#define BIT_MASK_RXGCK_HT_FIFOTHR_8822C 0x3 +#define BIT_RXGCK_HT_FIFOTHR_8822C(x) \ + (((x) & BIT_MASK_RXGCK_HT_FIFOTHR_8822C) \ + << BIT_SHIFT_RXGCK_HT_FIFOTHR_8822C) +#define BITS_RXGCK_HT_FIFOTHR_8822C \ + (BIT_MASK_RXGCK_HT_FIFOTHR_8822C << BIT_SHIFT_RXGCK_HT_FIFOTHR_8822C) +#define BIT_CLEAR_RXGCK_HT_FIFOTHR_8822C(x) \ + ((x) & (~BITS_RXGCK_HT_FIFOTHR_8822C)) +#define BIT_GET_RXGCK_HT_FIFOTHR_8822C(x) \ + (((x) >> BIT_SHIFT_RXGCK_HT_FIFOTHR_8822C) & \ + BIT_MASK_RXGCK_HT_FIFOTHR_8822C) +#define BIT_SET_RXGCK_HT_FIFOTHR_8822C(x, v) \ + (BIT_CLEAR_RXGCK_HT_FIFOTHR_8822C(x) | BIT_RXGCK_HT_FIFOTHR_8822C(v)) + +#define BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8822C 22 +#define BIT_MASK_RXGCK_OFDM_FIFOTHR_8822C 0x3 +#define BIT_RXGCK_OFDM_FIFOTHR_8822C(x) \ + (((x) & BIT_MASK_RXGCK_OFDM_FIFOTHR_8822C) \ + << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8822C) +#define BITS_RXGCK_OFDM_FIFOTHR_8822C \ + (BIT_MASK_RXGCK_OFDM_FIFOTHR_8822C \ + << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8822C) +#define BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8822C(x) \ + ((x) & (~BITS_RXGCK_OFDM_FIFOTHR_8822C)) +#define BIT_GET_RXGCK_OFDM_FIFOTHR_8822C(x) \ + (((x) >> BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8822C) & \ + BIT_MASK_RXGCK_OFDM_FIFOTHR_8822C) +#define BIT_SET_RXGCK_OFDM_FIFOTHR_8822C(x, v) \ + (BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8822C(x) | \ + BIT_RXGCK_OFDM_FIFOTHR_8822C(v)) + +#define BIT_SHIFT_RXGCK_CCK_FIFOTHR_8822C 20 +#define BIT_MASK_RXGCK_CCK_FIFOTHR_8822C 0x3 +#define BIT_RXGCK_CCK_FIFOTHR_8822C(x) \ + (((x) & BIT_MASK_RXGCK_CCK_FIFOTHR_8822C) \ + << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8822C) +#define BITS_RXGCK_CCK_FIFOTHR_8822C \ + (BIT_MASK_RXGCK_CCK_FIFOTHR_8822C << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8822C) +#define BIT_CLEAR_RXGCK_CCK_FIFOTHR_8822C(x) \ + ((x) & (~BITS_RXGCK_CCK_FIFOTHR_8822C)) +#define BIT_GET_RXGCK_CCK_FIFOTHR_8822C(x) \ + (((x) >> BIT_SHIFT_RXGCK_CCK_FIFOTHR_8822C) & \ + BIT_MASK_RXGCK_CCK_FIFOTHR_8822C) +#define BIT_SET_RXGCK_CCK_FIFOTHR_8822C(x, v) \ + (BIT_CLEAR_RXGCK_CCK_FIFOTHR_8822C(x) | BIT_RXGCK_CCK_FIFOTHR_8822C(v)) + +#define BIT_SHIFT_RXGCK_ENTRY_DELAY_8822C 17 +#define BIT_MASK_RXGCK_ENTRY_DELAY_8822C 0x7 +#define BIT_RXGCK_ENTRY_DELAY_8822C(x) \ + (((x) & BIT_MASK_RXGCK_ENTRY_DELAY_8822C) \ + << BIT_SHIFT_RXGCK_ENTRY_DELAY_8822C) +#define BITS_RXGCK_ENTRY_DELAY_8822C \ + (BIT_MASK_RXGCK_ENTRY_DELAY_8822C << BIT_SHIFT_RXGCK_ENTRY_DELAY_8822C) +#define BIT_CLEAR_RXGCK_ENTRY_DELAY_8822C(x) \ + ((x) & (~BITS_RXGCK_ENTRY_DELAY_8822C)) +#define BIT_GET_RXGCK_ENTRY_DELAY_8822C(x) \ + (((x) >> BIT_SHIFT_RXGCK_ENTRY_DELAY_8822C) & \ + BIT_MASK_RXGCK_ENTRY_DELAY_8822C) +#define BIT_SET_RXGCK_ENTRY_DELAY_8822C(x, v) \ + (BIT_CLEAR_RXGCK_ENTRY_DELAY_8822C(x) | BIT_RXGCK_ENTRY_DELAY_8822C(v)) + +#define BIT_RXGCK_OFDMCCA_EN_8822C BIT(16) + +#define BIT_SHIFT_RXPSF_PKTLENTHR_8822C 13 +#define BIT_MASK_RXPSF_PKTLENTHR_8822C 0x7 +#define BIT_RXPSF_PKTLENTHR_8822C(x) \ + (((x) & BIT_MASK_RXPSF_PKTLENTHR_8822C) \ + << BIT_SHIFT_RXPSF_PKTLENTHR_8822C) +#define BITS_RXPSF_PKTLENTHR_8822C \ + (BIT_MASK_RXPSF_PKTLENTHR_8822C << BIT_SHIFT_RXPSF_PKTLENTHR_8822C) +#define BIT_CLEAR_RXPSF_PKTLENTHR_8822C(x) ((x) & (~BITS_RXPSF_PKTLENTHR_8822C)) +#define BIT_GET_RXPSF_PKTLENTHR_8822C(x) \ + (((x) >> BIT_SHIFT_RXPSF_PKTLENTHR_8822C) & \ + BIT_MASK_RXPSF_PKTLENTHR_8822C) +#define BIT_SET_RXPSF_PKTLENTHR_8822C(x, v) \ + (BIT_CLEAR_RXPSF_PKTLENTHR_8822C(x) | BIT_RXPSF_PKTLENTHR_8822C(v)) + +#define BIT_RXPSF_CTRLEN_8822C BIT(12) +#define BIT_RXPSF_VHTCHKEN_8822C BIT(11) +#define BIT_RXPSF_HTCHKEN_8822C BIT(10) +#define BIT_RXPSF_OFDMCHKEN_8822C BIT(9) +#define BIT_RXPSF_CCKCHKEN_8822C BIT(8) +#define BIT_RXPSF_OFDMRST_8822C BIT(7) +#define BIT_RXPSF_CCKRST_8822C BIT(6) +#define BIT_RXPSF_MHCHKEN_8822C BIT(5) +#define BIT_RXPSF_CONT_ERRCHKEN_8822C BIT(4) +#define BIT_RXPSF_ALL_ERRCHKEN_8822C BIT(3) + +#define BIT_SHIFT_RXPSF_ERRTHR_8822C 0 +#define BIT_MASK_RXPSF_ERRTHR_8822C 0x7 +#define BIT_RXPSF_ERRTHR_8822C(x) \ + (((x) & BIT_MASK_RXPSF_ERRTHR_8822C) << BIT_SHIFT_RXPSF_ERRTHR_8822C) +#define BITS_RXPSF_ERRTHR_8822C \ + (BIT_MASK_RXPSF_ERRTHR_8822C << BIT_SHIFT_RXPSF_ERRTHR_8822C) +#define BIT_CLEAR_RXPSF_ERRTHR_8822C(x) ((x) & (~BITS_RXPSF_ERRTHR_8822C)) +#define BIT_GET_RXPSF_ERRTHR_8822C(x) \ + (((x) >> BIT_SHIFT_RXPSF_ERRTHR_8822C) & BIT_MASK_RXPSF_ERRTHR_8822C) +#define BIT_SET_RXPSF_ERRTHR_8822C(x, v) \ + (BIT_CLEAR_RXPSF_ERRTHR_8822C(x) | BIT_RXPSF_ERRTHR_8822C(v)) + +/* 2 REG_RXPSF_TYPE_CTRL_8822C */ +#define BIT_RXPSF_DATA15EN_8822C BIT(31) +#define BIT_RXPSF_DATA14EN_8822C BIT(30) +#define BIT_RXPSF_DATA13EN_8822C BIT(29) +#define BIT_RXPSF_DATA12EN_8822C BIT(28) +#define BIT_RXPSF_DATA11EN_8822C BIT(27) +#define BIT_RXPSF_DATA10EN_8822C BIT(26) +#define BIT_RXPSF_DATA9EN_8822C BIT(25) +#define BIT_RXPSF_DATA8EN_8822C BIT(24) +#define BIT_RXPSF_DATA7EN_8822C BIT(23) +#define BIT_RXPSF_DATA6EN_8822C BIT(22) +#define BIT_RXPSF_DATA5EN_8822C BIT(21) +#define BIT_RXPSF_DATA4EN_8822C BIT(20) +#define BIT_RXPSF_DATA3EN_8822C BIT(19) +#define BIT_RXPSF_DATA2EN_8822C BIT(18) +#define BIT_RXPSF_DATA1EN_8822C BIT(17) +#define BIT_RXPSF_DATA0EN_8822C BIT(16) +#define BIT_RXPSF_MGT15EN_8822C BIT(15) +#define BIT_RXPSF_MGT14EN_8822C BIT(14) +#define BIT_RXPSF_MGT13EN_8822C BIT(13) +#define BIT_RXPSF_MGT12EN_8822C BIT(12) +#define BIT_RXPSF_MGT11EN_8822C BIT(11) +#define BIT_RXPSF_MGT10EN_8822C BIT(10) +#define BIT_RXPSF_MGT9EN_8822C BIT(9) +#define BIT_RXPSF_MGT8EN_8822C BIT(8) +#define BIT_RXPSF_MGT7EN_8822C BIT(7) +#define BIT_RXPSF_MGT6EN_8822C BIT(6) +#define BIT_RXPSF_MGT5EN_8822C BIT(5) +#define BIT_RXPSF_MGT4EN_8822C BIT(4) +#define BIT_RXPSF_MGT3EN_8822C BIT(3) +#define BIT_RXPSF_MGT2EN_8822C BIT(2) +#define BIT_RXPSF_MGT1EN_8822C BIT(1) +#define BIT_RXPSF_MGT0EN_8822C BIT(0) + +/* 2 REG_CAM_ACCESS_CTRL_8822C */ +#define BIT_INDIRECT_ERR_8822C BIT(6) +#define BIT_DIRECT_ERR_8822C BIT(5) +#define BIT_DIR_ACCESS_EN_RX_BA_8822C BIT(4) +#define BIT_DIR_ACCESS_EN_MBSSIDCAM_8822C BIT(3) +#define BIT_DIR_ACCESS_EN_KEY_8822C BIT(2) +#define BIT_DIR_ACCESS_EN_WOWLAN_8822C BIT(1) +#define BIT_DIR_ACCESS_EN_FW_FILTER_8822C BIT(0) + +/* 2 REG_HT_SND_REF_RATE_8822C */ + +#define BIT_SHIFT_WMAC_HT_CSI_RATE_8822C 0 +#define BIT_MASK_WMAC_HT_CSI_RATE_8822C 0x3f +#define BIT_WMAC_HT_CSI_RATE_8822C(x) \ + (((x) & BIT_MASK_WMAC_HT_CSI_RATE_8822C) \ + << BIT_SHIFT_WMAC_HT_CSI_RATE_8822C) +#define BITS_WMAC_HT_CSI_RATE_8822C \ + (BIT_MASK_WMAC_HT_CSI_RATE_8822C << BIT_SHIFT_WMAC_HT_CSI_RATE_8822C) +#define BIT_CLEAR_WMAC_HT_CSI_RATE_8822C(x) \ + ((x) & (~BITS_WMAC_HT_CSI_RATE_8822C)) +#define BIT_GET_WMAC_HT_CSI_RATE_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_HT_CSI_RATE_8822C) & \ + BIT_MASK_WMAC_HT_CSI_RATE_8822C) +#define BIT_SET_WMAC_HT_CSI_RATE_8822C(x, v) \ + (BIT_CLEAR_WMAC_HT_CSI_RATE_8822C(x) | BIT_WMAC_HT_CSI_RATE_8822C(v)) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_MACID2_8822C (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_V1_8822C 0 +#define BIT_MASK_MACID2_V1_8822C 0xffffffffL +#define BIT_MACID2_V1_8822C(x) \ + (((x) & BIT_MASK_MACID2_V1_8822C) << BIT_SHIFT_MACID2_V1_8822C) +#define BITS_MACID2_V1_8822C \ + (BIT_MASK_MACID2_V1_8822C << BIT_SHIFT_MACID2_V1_8822C) +#define BIT_CLEAR_MACID2_V1_8822C(x) ((x) & (~BITS_MACID2_V1_8822C)) +#define BIT_GET_MACID2_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID2_V1_8822C) & BIT_MASK_MACID2_V1_8822C) +#define BIT_SET_MACID2_V1_8822C(x, v) \ + (BIT_CLEAR_MACID2_V1_8822C(x) | BIT_MACID2_V1_8822C(v)) + +/* 2 REG_MACID2_H_8822C (MAC ID2 REGISTER) */ + +#define BIT_SHIFT_MACID2_H_V1_8822C 0 +#define BIT_MASK_MACID2_H_V1_8822C 0xffff +#define BIT_MACID2_H_V1_8822C(x) \ + (((x) & BIT_MASK_MACID2_H_V1_8822C) << BIT_SHIFT_MACID2_H_V1_8822C) +#define BITS_MACID2_H_V1_8822C \ + (BIT_MASK_MACID2_H_V1_8822C << BIT_SHIFT_MACID2_H_V1_8822C) +#define BIT_CLEAR_MACID2_H_V1_8822C(x) ((x) & (~BITS_MACID2_H_V1_8822C)) +#define BIT_GET_MACID2_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID2_H_V1_8822C) & BIT_MASK_MACID2_H_V1_8822C) +#define BIT_SET_MACID2_H_V1_8822C(x, v) \ + (BIT_CLEAR_MACID2_H_V1_8822C(x) | BIT_MACID2_H_V1_8822C(v)) + +/* 2 REG_BSSID2_8822C (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_V1_8822C 0 +#define BIT_MASK_BSSID2_V1_8822C 0xffffffffL +#define BIT_BSSID2_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID2_V1_8822C) << BIT_SHIFT_BSSID2_V1_8822C) +#define BITS_BSSID2_V1_8822C \ + (BIT_MASK_BSSID2_V1_8822C << BIT_SHIFT_BSSID2_V1_8822C) +#define BIT_CLEAR_BSSID2_V1_8822C(x) ((x) & (~BITS_BSSID2_V1_8822C)) +#define BIT_GET_BSSID2_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID2_V1_8822C) & BIT_MASK_BSSID2_V1_8822C) +#define BIT_SET_BSSID2_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID2_V1_8822C(x) | BIT_BSSID2_V1_8822C(v)) + +/* 2 REG_BSSID2_H_8822C (BSSID2 REGISTER) */ + +#define BIT_SHIFT_BSSID2_H_V1_8822C 0 +#define BIT_MASK_BSSID2_H_V1_8822C 0xffff +#define BIT_BSSID2_H_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID2_H_V1_8822C) << BIT_SHIFT_BSSID2_H_V1_8822C) +#define BITS_BSSID2_H_V1_8822C \ + (BIT_MASK_BSSID2_H_V1_8822C << BIT_SHIFT_BSSID2_H_V1_8822C) +#define BIT_CLEAR_BSSID2_H_V1_8822C(x) ((x) & (~BITS_BSSID2_H_V1_8822C)) +#define BIT_GET_BSSID2_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID2_H_V1_8822C) & BIT_MASK_BSSID2_H_V1_8822C) +#define BIT_SET_BSSID2_H_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID2_H_V1_8822C(x) | BIT_BSSID2_H_V1_8822C(v)) + +/* 2 REG_MACID3_8822C (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_V1_8822C 0 +#define BIT_MASK_MACID3_V1_8822C 0xffffffffL +#define BIT_MACID3_V1_8822C(x) \ + (((x) & BIT_MASK_MACID3_V1_8822C) << BIT_SHIFT_MACID3_V1_8822C) +#define BITS_MACID3_V1_8822C \ + (BIT_MASK_MACID3_V1_8822C << BIT_SHIFT_MACID3_V1_8822C) +#define BIT_CLEAR_MACID3_V1_8822C(x) ((x) & (~BITS_MACID3_V1_8822C)) +#define BIT_GET_MACID3_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID3_V1_8822C) & BIT_MASK_MACID3_V1_8822C) +#define BIT_SET_MACID3_V1_8822C(x, v) \ + (BIT_CLEAR_MACID3_V1_8822C(x) | BIT_MACID3_V1_8822C(v)) + +/* 2 REG_MACID3_H_8822C (MAC ID3 REGISTER) */ + +#define BIT_SHIFT_MACID3_H_V1_8822C 0 +#define BIT_MASK_MACID3_H_V1_8822C 0xffff +#define BIT_MACID3_H_V1_8822C(x) \ + (((x) & BIT_MASK_MACID3_H_V1_8822C) << BIT_SHIFT_MACID3_H_V1_8822C) +#define BITS_MACID3_H_V1_8822C \ + (BIT_MASK_MACID3_H_V1_8822C << BIT_SHIFT_MACID3_H_V1_8822C) +#define BIT_CLEAR_MACID3_H_V1_8822C(x) ((x) & (~BITS_MACID3_H_V1_8822C)) +#define BIT_GET_MACID3_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID3_H_V1_8822C) & BIT_MASK_MACID3_H_V1_8822C) +#define BIT_SET_MACID3_H_V1_8822C(x, v) \ + (BIT_CLEAR_MACID3_H_V1_8822C(x) | BIT_MACID3_H_V1_8822C(v)) + +/* 2 REG_BSSID3_8822C (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_V1_8822C 0 +#define BIT_MASK_BSSID3_V1_8822C 0xffffffffL +#define BIT_BSSID3_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID3_V1_8822C) << BIT_SHIFT_BSSID3_V1_8822C) +#define BITS_BSSID3_V1_8822C \ + (BIT_MASK_BSSID3_V1_8822C << BIT_SHIFT_BSSID3_V1_8822C) +#define BIT_CLEAR_BSSID3_V1_8822C(x) ((x) & (~BITS_BSSID3_V1_8822C)) +#define BIT_GET_BSSID3_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID3_V1_8822C) & BIT_MASK_BSSID3_V1_8822C) +#define BIT_SET_BSSID3_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID3_V1_8822C(x) | BIT_BSSID3_V1_8822C(v)) + +/* 2 REG_BSSID3_H_8822C (BSSID3 REGISTER) */ + +#define BIT_SHIFT_BSSID3_H_V1_8822C 0 +#define BIT_MASK_BSSID3_H_V1_8822C 0xffff +#define BIT_BSSID3_H_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID3_H_V1_8822C) << BIT_SHIFT_BSSID3_H_V1_8822C) +#define BITS_BSSID3_H_V1_8822C \ + (BIT_MASK_BSSID3_H_V1_8822C << BIT_SHIFT_BSSID3_H_V1_8822C) +#define BIT_CLEAR_BSSID3_H_V1_8822C(x) ((x) & (~BITS_BSSID3_H_V1_8822C)) +#define BIT_GET_BSSID3_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID3_H_V1_8822C) & BIT_MASK_BSSID3_H_V1_8822C) +#define BIT_SET_BSSID3_H_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID3_H_V1_8822C(x) | BIT_BSSID3_H_V1_8822C(v)) + +/* 2 REG_MACID4_8822C (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_V1_8822C 0 +#define BIT_MASK_MACID4_V1_8822C 0xffffffffL +#define BIT_MACID4_V1_8822C(x) \ + (((x) & BIT_MASK_MACID4_V1_8822C) << BIT_SHIFT_MACID4_V1_8822C) +#define BITS_MACID4_V1_8822C \ + (BIT_MASK_MACID4_V1_8822C << BIT_SHIFT_MACID4_V1_8822C) +#define BIT_CLEAR_MACID4_V1_8822C(x) ((x) & (~BITS_MACID4_V1_8822C)) +#define BIT_GET_MACID4_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID4_V1_8822C) & BIT_MASK_MACID4_V1_8822C) +#define BIT_SET_MACID4_V1_8822C(x, v) \ + (BIT_CLEAR_MACID4_V1_8822C(x) | BIT_MACID4_V1_8822C(v)) + +/* 2 REG_MACID4_H_8822C (MAC ID4 REGISTER) */ + +#define BIT_SHIFT_MACID4_H_V1_8822C 0 +#define BIT_MASK_MACID4_H_V1_8822C 0xffff +#define BIT_MACID4_H_V1_8822C(x) \ + (((x) & BIT_MASK_MACID4_H_V1_8822C) << BIT_SHIFT_MACID4_H_V1_8822C) +#define BITS_MACID4_H_V1_8822C \ + (BIT_MASK_MACID4_H_V1_8822C << BIT_SHIFT_MACID4_H_V1_8822C) +#define BIT_CLEAR_MACID4_H_V1_8822C(x) ((x) & (~BITS_MACID4_H_V1_8822C)) +#define BIT_GET_MACID4_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID4_H_V1_8822C) & BIT_MASK_MACID4_H_V1_8822C) +#define BIT_SET_MACID4_H_V1_8822C(x, v) \ + (BIT_CLEAR_MACID4_H_V1_8822C(x) | BIT_MACID4_H_V1_8822C(v)) + +/* 2 REG_BSSID4_8822C (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_V1_8822C 0 +#define BIT_MASK_BSSID4_V1_8822C 0xffffffffL +#define BIT_BSSID4_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID4_V1_8822C) << BIT_SHIFT_BSSID4_V1_8822C) +#define BITS_BSSID4_V1_8822C \ + (BIT_MASK_BSSID4_V1_8822C << BIT_SHIFT_BSSID4_V1_8822C) +#define BIT_CLEAR_BSSID4_V1_8822C(x) ((x) & (~BITS_BSSID4_V1_8822C)) +#define BIT_GET_BSSID4_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID4_V1_8822C) & BIT_MASK_BSSID4_V1_8822C) +#define BIT_SET_BSSID4_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID4_V1_8822C(x) | BIT_BSSID4_V1_8822C(v)) + +/* 2 REG_BSSID4_H_8822C (BSSID4 REGISTER) */ + +#define BIT_SHIFT_BSSID4_H_V1_8822C 0 +#define BIT_MASK_BSSID4_H_V1_8822C 0xffff +#define BIT_BSSID4_H_V1_8822C(x) \ + (((x) & BIT_MASK_BSSID4_H_V1_8822C) << BIT_SHIFT_BSSID4_H_V1_8822C) +#define BITS_BSSID4_H_V1_8822C \ + (BIT_MASK_BSSID4_H_V1_8822C << BIT_SHIFT_BSSID4_H_V1_8822C) +#define BIT_CLEAR_BSSID4_H_V1_8822C(x) ((x) & (~BITS_BSSID4_H_V1_8822C)) +#define BIT_GET_BSSID4_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID4_H_V1_8822C) & BIT_MASK_BSSID4_H_V1_8822C) +#define BIT_SET_BSSID4_H_V1_8822C(x, v) \ + (BIT_CLEAR_BSSID4_H_V1_8822C(x) | BIT_BSSID4_H_V1_8822C(v)) + +/* 2 REG_NOA_REPORT_8822C */ + +/* 2 REG_NOA_REPORT_1_8822C */ + +/* 2 REG_NOA_REPORT_2_8822C */ + +/* 2 REG_NOA_REPORT_3_8822C */ + +/* 2 REG_PWRBIT_SETTING_8822C */ +#define BIT_CLI3_WMAC_TCRPWRMGT_HWCTL_EN_8822C BIT(15) +#define BIT_CLI3_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(14) +#define BIT_CLI3_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(13) +#define BIT_CLI3_PWR_ST_V1_8822C BIT(12) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWCTL_EN_8822C BIT(11) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(10) +#define BIT_CLI2_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(9) +#define BIT_CLI2_PWR_ST_V1_8822C BIT(8) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWCTL_EN_8822C BIT(7) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(6) +#define BIT_CLI1_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(5) +#define BIT_CLI1_PWR_ST_V1_8822C BIT(4) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWCTL_EN_8822C BIT(3) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(2) +#define BIT_CLI0_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(1) +#define BIT_CLI0_PWR_ST_V1_8822C BIT(0) + +/* 2 REG_GENERAL_OPTION_8822C */ +#define BIT_WMAC_RXRST_NDP_TIMEOUT_8822C BIT(11) +#define BIT_WMAC_NDP_STANDBY_WAIT_RXEND_8822C BIT(10) +#define BIT_DUMMY_FCS_READY_MASK_EN_8822C BIT(9) +#define BIT_RXFIFO_GNT_CUT_8822C BIT(8) +#define BIT_DUMMY_RXD_FCS_ERROR_MASK_EN_V1_8822C BIT(7) +#define BIT_WMAC_EXT_DBG_SEL_V1_8822C BIT(6) +#define BIT_WMAC_FIX_FIRST_MPDU_WITH_PHYSTS_8822C BIT(5) +#define BIT_RX_DMA_BYPASS_CHECK_DATABYPASS_CHECK_DATA_8822C BIT(4) +#define BIT_RX_DMA_BYPASS_CHECK_MGTBIT_RX_DMA_BYPASS_CHECK_MGT_8822C BIT(3) +#define BIT_TXSERV_FIELD_SEL_8822C BIT(2) +#define BIT_RXVHT_LEN_SEL_8822C BIT(1) +#define BIT_RXMIC_PROTECT_EN_8822C BIT(0) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_CSI_RRSR_8822C */ +#define BIT_CSI_LDPC_EN_8822C BIT(29) +#define BIT_CSI_STBC_EN_8822C BIT(28) + +#define BIT_SHIFT_CSI_RRSC_BITMAP_8822C 4 +#define BIT_MASK_CSI_RRSC_BITMAP_8822C 0xffffff +#define BIT_CSI_RRSC_BITMAP_8822C(x) \ + (((x) & BIT_MASK_CSI_RRSC_BITMAP_8822C) \ + << BIT_SHIFT_CSI_RRSC_BITMAP_8822C) +#define BITS_CSI_RRSC_BITMAP_8822C \ + (BIT_MASK_CSI_RRSC_BITMAP_8822C << BIT_SHIFT_CSI_RRSC_BITMAP_8822C) +#define BIT_CLEAR_CSI_RRSC_BITMAP_8822C(x) ((x) & (~BITS_CSI_RRSC_BITMAP_8822C)) +#define BIT_GET_CSI_RRSC_BITMAP_8822C(x) \ + (((x) >> BIT_SHIFT_CSI_RRSC_BITMAP_8822C) & \ + BIT_MASK_CSI_RRSC_BITMAP_8822C) +#define BIT_SET_CSI_RRSC_BITMAP_8822C(x, v) \ + (BIT_CLEAR_CSI_RRSC_BITMAP_8822C(x) | BIT_CSI_RRSC_BITMAP_8822C(v)) + +#define BIT_SHIFT_OFDM_LEN_TH_8822C 0 +#define BIT_MASK_OFDM_LEN_TH_8822C 0xf +#define BIT_OFDM_LEN_TH_8822C(x) \ + (((x) & BIT_MASK_OFDM_LEN_TH_8822C) << BIT_SHIFT_OFDM_LEN_TH_8822C) +#define BITS_OFDM_LEN_TH_8822C \ + (BIT_MASK_OFDM_LEN_TH_8822C << BIT_SHIFT_OFDM_LEN_TH_8822C) +#define BIT_CLEAR_OFDM_LEN_TH_8822C(x) ((x) & (~BITS_OFDM_LEN_TH_8822C)) +#define BIT_GET_OFDM_LEN_TH_8822C(x) \ + (((x) >> BIT_SHIFT_OFDM_LEN_TH_8822C) & BIT_MASK_OFDM_LEN_TH_8822C) +#define BIT_SET_OFDM_LEN_TH_8822C(x, v) \ + (BIT_CLEAR_OFDM_LEN_TH_8822C(x) | BIT_OFDM_LEN_TH_8822C(v)) + +/* 2 REG_MU_BF_OPTION_8822C */ +#define BIT_WMAC_RESP_NONSTA1_DIS_8822C BIT(7) +#define BIT_WMAC_TXMU_ACKPOLICY_EN_8822C BIT(6) + +#define BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822C 4 +#define BIT_MASK_WMAC_TXMU_ACKPOLICY_8822C 0x3 +#define BIT_WMAC_TXMU_ACKPOLICY_8822C(x) \ + (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY_8822C) \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822C) +#define BITS_WMAC_TXMU_ACKPOLICY_8822C \ + (BIT_MASK_WMAC_TXMU_ACKPOLICY_8822C \ + << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822C) +#define BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8822C(x) \ + ((x) & (~BITS_WMAC_TXMU_ACKPOLICY_8822C)) +#define BIT_GET_WMAC_TXMU_ACKPOLICY_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822C) & \ + BIT_MASK_WMAC_TXMU_ACKPOLICY_8822C) +#define BIT_SET_WMAC_TXMU_ACKPOLICY_8822C(x, v) \ + (BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8822C(x) | \ + BIT_WMAC_TXMU_ACKPOLICY_8822C(v)) + +#define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822C 1 +#define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822C 0x7 +#define BIT_WMAC_MU_BFEE_PORT_SEL_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822C) \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822C) +#define BITS_WMAC_MU_BFEE_PORT_SEL_8822C \ + (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822C \ + << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822C) +#define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8822C)) +#define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822C) & \ + BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822C) +#define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8822C(x) | \ + BIT_WMAC_MU_BFEE_PORT_SEL_8822C(v)) + +#define BIT_WMAC_MU_BFEE_DIS_8822C BIT(0) + +/* 2 REG_WMAC_PAUSE_BB_CLR_TH_8822C */ + +#define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822C 0 +#define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822C 0xff +#define BIT_WMAC_PAUSE_BB_CLR_TH_8822C(x) \ + (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822C) \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822C) +#define BITS_WMAC_PAUSE_BB_CLR_TH_8822C \ + (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822C \ + << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822C) +#define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8822C(x) \ + ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8822C)) +#define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822C) & \ + BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822C) +#define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8822C(x, v) \ + (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8822C(x) | \ + BIT_WMAC_PAUSE_BB_CLR_TH_8822C(v)) + +/* 2 REG__WMAC_MULBK_BUF_8822C */ + +#define BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8822C 0 +#define BIT_MASK_WMAC_MULBK_PAGE_SIZE_8822C 0xff +#define BIT_WMAC_MULBK_PAGE_SIZE_8822C(x) \ + (((x) & BIT_MASK_WMAC_MULBK_PAGE_SIZE_8822C) \ + << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8822C) +#define BITS_WMAC_MULBK_PAGE_SIZE_8822C \ + (BIT_MASK_WMAC_MULBK_PAGE_SIZE_8822C \ + << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8822C) +#define BIT_CLEAR_WMAC_MULBK_PAGE_SIZE_8822C(x) \ + ((x) & (~BITS_WMAC_MULBK_PAGE_SIZE_8822C)) +#define BIT_GET_WMAC_MULBK_PAGE_SIZE_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8822C) & \ + BIT_MASK_WMAC_MULBK_PAGE_SIZE_8822C) +#define BIT_SET_WMAC_MULBK_PAGE_SIZE_8822C(x, v) \ + (BIT_CLEAR_WMAC_MULBK_PAGE_SIZE_8822C(x) | \ + BIT_WMAC_MULBK_PAGE_SIZE_8822C(v)) + +/* 2 REG_WMAC_MU_OPTION_8822C */ + +/* 2 REG_WMAC_MU_BF_CTL_8822C */ +#define BIT_WMAC_INVLD_BFPRT_CHK_8822C BIT(15) +#define BIT_WMAC_RETXBFRPTSEQ_UPD_8822C BIT(14) + +#define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822C 12 +#define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822C 0x3 +#define BIT_WMAC_MU_BFRPTSEG_SEL_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822C) \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822C) +#define BITS_WMAC_MU_BFRPTSEG_SEL_8822C \ + (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822C \ + << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822C) +#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8822C)) +#define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822C) & \ + BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822C) +#define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8822C(x) | \ + BIT_WMAC_MU_BFRPTSEG_SEL_8822C(v)) + +#define BIT_SHIFT_WMAC_MU_BF_MYAID_8822C 0 +#define BIT_MASK_WMAC_MU_BF_MYAID_8822C 0xfff +#define BIT_WMAC_MU_BF_MYAID_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8822C) \ + << BIT_SHIFT_WMAC_MU_BF_MYAID_8822C) +#define BITS_WMAC_MU_BF_MYAID_8822C \ + (BIT_MASK_WMAC_MU_BF_MYAID_8822C << BIT_SHIFT_WMAC_MU_BF_MYAID_8822C) +#define BIT_CLEAR_WMAC_MU_BF_MYAID_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BF_MYAID_8822C)) +#define BIT_GET_WMAC_MU_BF_MYAID_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8822C) & \ + BIT_MASK_WMAC_MU_BF_MYAID_8822C) +#define BIT_SET_WMAC_MU_BF_MYAID_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BF_MYAID_8822C(x) | BIT_WMAC_MU_BF_MYAID_8822C(v)) + +/* 2 REG_WMAC_MU_BFRPT_PARA_8822C */ + +#define BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8822C 13 +#define BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8822C 0x7 +#define BIT_BFRPT_PARA_USERID_SEL_V1_8822C(x) \ + (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8822C) \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8822C) +#define BITS_BFRPT_PARA_USERID_SEL_V1_8822C \ + (BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8822C \ + << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8822C) +#define BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8822C(x) \ + ((x) & (~BITS_BFRPT_PARA_USERID_SEL_V1_8822C)) +#define BIT_GET_BFRPT_PARA_USERID_SEL_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8822C) & \ + BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8822C) +#define BIT_SET_BFRPT_PARA_USERID_SEL_V1_8822C(x, v) \ + (BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8822C(x) | \ + BIT_BFRPT_PARA_USERID_SEL_V1_8822C(v)) + +#define BIT_SHIFT_BFRPT_PARA_V1_8822C 0 +#define BIT_MASK_BFRPT_PARA_V1_8822C 0x1fff +#define BIT_BFRPT_PARA_V1_8822C(x) \ + (((x) & BIT_MASK_BFRPT_PARA_V1_8822C) << BIT_SHIFT_BFRPT_PARA_V1_8822C) +#define BITS_BFRPT_PARA_V1_8822C \ + (BIT_MASK_BFRPT_PARA_V1_8822C << BIT_SHIFT_BFRPT_PARA_V1_8822C) +#define BIT_CLEAR_BFRPT_PARA_V1_8822C(x) ((x) & (~BITS_BFRPT_PARA_V1_8822C)) +#define BIT_GET_BFRPT_PARA_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BFRPT_PARA_V1_8822C) & BIT_MASK_BFRPT_PARA_V1_8822C) +#define BIT_SET_BFRPT_PARA_V1_8822C(x, v) \ + (BIT_CLEAR_BFRPT_PARA_V1_8822C(x) | BIT_BFRPT_PARA_V1_8822C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8822C */ +#define BIT_STATUS_BFEE2_8822C BIT(10) +#define BIT_WMAC_MU_BFEE2_EN_8822C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE2_AID_8822C 0 +#define BIT_MASK_WMAC_MU_BFEE2_AID_8822C 0x1ff +#define BIT_WMAC_MU_BFEE2_AID_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8822C) \ + << BIT_SHIFT_WMAC_MU_BFEE2_AID_8822C) +#define BITS_WMAC_MU_BFEE2_AID_8822C \ + (BIT_MASK_WMAC_MU_BFEE2_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE2_AID_8822C) +#define BIT_CLEAR_WMAC_MU_BFEE2_AID_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE2_AID_8822C)) +#define BIT_GET_WMAC_MU_BFEE2_AID_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8822C) & \ + BIT_MASK_WMAC_MU_BFEE2_AID_8822C) +#define BIT_SET_WMAC_MU_BFEE2_AID_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE2_AID_8822C(x) | BIT_WMAC_MU_BFEE2_AID_8822C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8822C */ +#define BIT_STATUS_BFEE3_8822C BIT(10) +#define BIT_WMAC_MU_BFEE3_EN_8822C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE3_AID_8822C 0 +#define BIT_MASK_WMAC_MU_BFEE3_AID_8822C 0x1ff +#define BIT_WMAC_MU_BFEE3_AID_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8822C) \ + << BIT_SHIFT_WMAC_MU_BFEE3_AID_8822C) +#define BITS_WMAC_MU_BFEE3_AID_8822C \ + (BIT_MASK_WMAC_MU_BFEE3_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE3_AID_8822C) +#define BIT_CLEAR_WMAC_MU_BFEE3_AID_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE3_AID_8822C)) +#define BIT_GET_WMAC_MU_BFEE3_AID_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8822C) & \ + BIT_MASK_WMAC_MU_BFEE3_AID_8822C) +#define BIT_SET_WMAC_MU_BFEE3_AID_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE3_AID_8822C(x) | BIT_WMAC_MU_BFEE3_AID_8822C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8822C */ +#define BIT_STATUS_BFEE4_8822C BIT(10) +#define BIT_WMAC_MU_BFEE4_EN_8822C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE4_AID_8822C 0 +#define BIT_MASK_WMAC_MU_BFEE4_AID_8822C 0x1ff +#define BIT_WMAC_MU_BFEE4_AID_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8822C) \ + << BIT_SHIFT_WMAC_MU_BFEE4_AID_8822C) +#define BITS_WMAC_MU_BFEE4_AID_8822C \ + (BIT_MASK_WMAC_MU_BFEE4_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE4_AID_8822C) +#define BIT_CLEAR_WMAC_MU_BFEE4_AID_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE4_AID_8822C)) +#define BIT_GET_WMAC_MU_BFEE4_AID_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8822C) & \ + BIT_MASK_WMAC_MU_BFEE4_AID_8822C) +#define BIT_SET_WMAC_MU_BFEE4_AID_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE4_AID_8822C(x) | BIT_WMAC_MU_BFEE4_AID_8822C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8822C */ +#define BIT_BIT_STATUS_BFEE5_8822C BIT(10) +#define BIT_WMAC_MU_BFEE5_EN_8822C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE5_AID_8822C 0 +#define BIT_MASK_WMAC_MU_BFEE5_AID_8822C 0x1ff +#define BIT_WMAC_MU_BFEE5_AID_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8822C) \ + << BIT_SHIFT_WMAC_MU_BFEE5_AID_8822C) +#define BITS_WMAC_MU_BFEE5_AID_8822C \ + (BIT_MASK_WMAC_MU_BFEE5_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE5_AID_8822C) +#define BIT_CLEAR_WMAC_MU_BFEE5_AID_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE5_AID_8822C)) +#define BIT_GET_WMAC_MU_BFEE5_AID_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8822C) & \ + BIT_MASK_WMAC_MU_BFEE5_AID_8822C) +#define BIT_SET_WMAC_MU_BFEE5_AID_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE5_AID_8822C(x) | BIT_WMAC_MU_BFEE5_AID_8822C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8822C */ +#define BIT_STATUS_BFEE6_8822C BIT(10) +#define BIT_WMAC_MU_BFEE6_EN_8822C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE6_AID_8822C 0 +#define BIT_MASK_WMAC_MU_BFEE6_AID_8822C 0x1ff +#define BIT_WMAC_MU_BFEE6_AID_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8822C) \ + << BIT_SHIFT_WMAC_MU_BFEE6_AID_8822C) +#define BITS_WMAC_MU_BFEE6_AID_8822C \ + (BIT_MASK_WMAC_MU_BFEE6_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE6_AID_8822C) +#define BIT_CLEAR_WMAC_MU_BFEE6_AID_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE6_AID_8822C)) +#define BIT_GET_WMAC_MU_BFEE6_AID_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8822C) & \ + BIT_MASK_WMAC_MU_BFEE6_AID_8822C) +#define BIT_SET_WMAC_MU_BFEE6_AID_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE6_AID_8822C(x) | BIT_WMAC_MU_BFEE6_AID_8822C(v)) + +/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8822C */ +#define BIT_STATUS_BFEE7_8822C BIT(10) +#define BIT_WMAC_MU_BFEE7_EN_8822C BIT(9) + +#define BIT_SHIFT_WMAC_MU_BFEE7_AID_8822C 0 +#define BIT_MASK_WMAC_MU_BFEE7_AID_8822C 0x1ff +#define BIT_WMAC_MU_BFEE7_AID_8822C(x) \ + (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8822C) \ + << BIT_SHIFT_WMAC_MU_BFEE7_AID_8822C) +#define BITS_WMAC_MU_BFEE7_AID_8822C \ + (BIT_MASK_WMAC_MU_BFEE7_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE7_AID_8822C) +#define BIT_CLEAR_WMAC_MU_BFEE7_AID_8822C(x) \ + ((x) & (~BITS_WMAC_MU_BFEE7_AID_8822C)) +#define BIT_GET_WMAC_MU_BFEE7_AID_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8822C) & \ + BIT_MASK_WMAC_MU_BFEE7_AID_8822C) +#define BIT_SET_WMAC_MU_BFEE7_AID_8822C(x, v) \ + (BIT_CLEAR_WMAC_MU_BFEE7_AID_8822C(x) | BIT_WMAC_MU_BFEE7_AID_8822C(v)) + +/* 2 REG_WMAC_BB_STOP_RX_COUNTER_8822C */ +#define BIT_RST_ALL_COUNTER_8822C BIT(31) + +#define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822C 16 +#define BIT_MASK_ABORT_RX_VBON_COUNTER_8822C 0xff +#define BIT_ABORT_RX_VBON_COUNTER_8822C(x) \ + (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8822C) \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822C) +#define BITS_ABORT_RX_VBON_COUNTER_8822C \ + (BIT_MASK_ABORT_RX_VBON_COUNTER_8822C \ + << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822C) +#define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8822C(x) \ + ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8822C)) +#define BIT_GET_ABORT_RX_VBON_COUNTER_8822C(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822C) & \ + BIT_MASK_ABORT_RX_VBON_COUNTER_8822C) +#define BIT_SET_ABORT_RX_VBON_COUNTER_8822C(x, v) \ + (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8822C(x) | \ + BIT_ABORT_RX_VBON_COUNTER_8822C(v)) + +#define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822C 8 +#define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822C 0xff +#define BIT_ABORT_RX_RDRDY_COUNTER_8822C(x) \ + (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822C) \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822C) +#define BITS_ABORT_RX_RDRDY_COUNTER_8822C \ + (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822C \ + << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822C) +#define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8822C(x) \ + ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8822C)) +#define BIT_GET_ABORT_RX_RDRDY_COUNTER_8822C(x) \ + (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822C) & \ + BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822C) +#define BIT_SET_ABORT_RX_RDRDY_COUNTER_8822C(x, v) \ + (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8822C(x) | \ + BIT_ABORT_RX_RDRDY_COUNTER_8822C(v)) + +#define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822C 0 +#define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822C 0xff +#define BIT_VBON_EARLY_FALLING_COUNTER_8822C(x) \ + (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822C) \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822C) +#define BITS_VBON_EARLY_FALLING_COUNTER_8822C \ + (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822C \ + << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822C) +#define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8822C(x) \ + ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8822C)) +#define BIT_GET_VBON_EARLY_FALLING_COUNTER_8822C(x) \ + (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822C) & \ + BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822C) +#define BIT_SET_VBON_EARLY_FALLING_COUNTER_8822C(x, v) \ + (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8822C(x) | \ + BIT_VBON_EARLY_FALLING_COUNTER_8822C(v)) + +/* 2 REG_WMAC_PLCP_MONITOR_8822C */ +#define BIT_WMAC_PLCP_TRX_SEL_8822C BIT(31) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822C 28 +#define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822C 0x7 +#define BIT_WMAC_PLCP_RDSIG_SEL_8822C(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822C) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822C) +#define BITS_WMAC_PLCP_RDSIG_SEL_8822C \ + (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822C \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822C) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8822C(x) \ + ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8822C)) +#define BIT_GET_WMAC_PLCP_RDSIG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822C) & \ + BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822C) +#define BIT_SET_WMAC_PLCP_RDSIG_SEL_8822C(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8822C(x) | \ + BIT_WMAC_PLCP_RDSIG_SEL_8822C(v)) + +#define BIT_SHIFT_WMAC_RATE_IDX_8822C 24 +#define BIT_MASK_WMAC_RATE_IDX_8822C 0xf +#define BIT_WMAC_RATE_IDX_8822C(x) \ + (((x) & BIT_MASK_WMAC_RATE_IDX_8822C) << BIT_SHIFT_WMAC_RATE_IDX_8822C) +#define BITS_WMAC_RATE_IDX_8822C \ + (BIT_MASK_WMAC_RATE_IDX_8822C << BIT_SHIFT_WMAC_RATE_IDX_8822C) +#define BIT_CLEAR_WMAC_RATE_IDX_8822C(x) ((x) & (~BITS_WMAC_RATE_IDX_8822C)) +#define BIT_GET_WMAC_RATE_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8822C) & BIT_MASK_WMAC_RATE_IDX_8822C) +#define BIT_SET_WMAC_RATE_IDX_8822C(x, v) \ + (BIT_CLEAR_WMAC_RATE_IDX_8822C(x) | BIT_WMAC_RATE_IDX_8822C(v)) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8822C 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8822C 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8822C(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8822C) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8822C) +#define BITS_WMAC_PLCP_RDSIG_8822C \ + (BIT_MASK_WMAC_PLCP_RDSIG_8822C << BIT_SHIFT_WMAC_PLCP_RDSIG_8822C) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8822C(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8822C)) +#define BIT_GET_WMAC_PLCP_RDSIG_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8822C) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8822C) +#define BIT_SET_WMAC_PLCP_RDSIG_8822C(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8822C(x) | BIT_WMAC_PLCP_RDSIG_8822C(v)) + +/* 2 REG_WMAC_PLCP_MONITOR_MUTX_8822C */ +#define BIT_WMAC_MUTX_IDX_8822C BIT(24) + +#define BIT_SHIFT_WMAC_PLCP_RDSIG_8822C 0 +#define BIT_MASK_WMAC_PLCP_RDSIG_8822C 0xffffff +#define BIT_WMAC_PLCP_RDSIG_8822C(x) \ + (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8822C) \ + << BIT_SHIFT_WMAC_PLCP_RDSIG_8822C) +#define BITS_WMAC_PLCP_RDSIG_8822C \ + (BIT_MASK_WMAC_PLCP_RDSIG_8822C << BIT_SHIFT_WMAC_PLCP_RDSIG_8822C) +#define BIT_CLEAR_WMAC_PLCP_RDSIG_8822C(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8822C)) +#define BIT_GET_WMAC_PLCP_RDSIG_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8822C) & \ + BIT_MASK_WMAC_PLCP_RDSIG_8822C) +#define BIT_SET_WMAC_PLCP_RDSIG_8822C(x, v) \ + (BIT_CLEAR_WMAC_PLCP_RDSIG_8822C(x) | BIT_WMAC_PLCP_RDSIG_8822C(v)) + +/* 2 REG_WMAC_CSIDMA_CFG_8822C */ + +#define BIT_SHIFT_CSI_SEG_SIZE_8822C 16 +#define BIT_MASK_CSI_SEG_SIZE_8822C 0xfff +#define BIT_CSI_SEG_SIZE_8822C(x) \ + (((x) & BIT_MASK_CSI_SEG_SIZE_8822C) << BIT_SHIFT_CSI_SEG_SIZE_8822C) +#define BITS_CSI_SEG_SIZE_8822C \ + (BIT_MASK_CSI_SEG_SIZE_8822C << BIT_SHIFT_CSI_SEG_SIZE_8822C) +#define BIT_CLEAR_CSI_SEG_SIZE_8822C(x) ((x) & (~BITS_CSI_SEG_SIZE_8822C)) +#define BIT_GET_CSI_SEG_SIZE_8822C(x) \ + (((x) >> BIT_SHIFT_CSI_SEG_SIZE_8822C) & BIT_MASK_CSI_SEG_SIZE_8822C) +#define BIT_SET_CSI_SEG_SIZE_8822C(x, v) \ + (BIT_CLEAR_CSI_SEG_SIZE_8822C(x) | BIT_CSI_SEG_SIZE_8822C(v)) + +#define BIT_SHIFT_CSI_START_PAGE_8822C 0 +#define BIT_MASK_CSI_START_PAGE_8822C 0xfff +#define BIT_CSI_START_PAGE_8822C(x) \ + (((x) & BIT_MASK_CSI_START_PAGE_8822C) \ + << BIT_SHIFT_CSI_START_PAGE_8822C) +#define BITS_CSI_START_PAGE_8822C \ + (BIT_MASK_CSI_START_PAGE_8822C << BIT_SHIFT_CSI_START_PAGE_8822C) +#define BIT_CLEAR_CSI_START_PAGE_8822C(x) ((x) & (~BITS_CSI_START_PAGE_8822C)) +#define BIT_GET_CSI_START_PAGE_8822C(x) \ + (((x) >> BIT_SHIFT_CSI_START_PAGE_8822C) & \ + BIT_MASK_CSI_START_PAGE_8822C) +#define BIT_SET_CSI_START_PAGE_8822C(x, v) \ + (BIT_CLEAR_CSI_START_PAGE_8822C(x) | BIT_CSI_START_PAGE_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_0_8822C (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_V1_8822C 0 +#define BIT_MASK_TA0_V1_8822C 0xffffffffL +#define BIT_TA0_V1_8822C(x) \ + (((x) & BIT_MASK_TA0_V1_8822C) << BIT_SHIFT_TA0_V1_8822C) +#define BITS_TA0_V1_8822C (BIT_MASK_TA0_V1_8822C << BIT_SHIFT_TA0_V1_8822C) +#define BIT_CLEAR_TA0_V1_8822C(x) ((x) & (~BITS_TA0_V1_8822C)) +#define BIT_GET_TA0_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA0_V1_8822C) & BIT_MASK_TA0_V1_8822C) +#define BIT_SET_TA0_V1_8822C(x, v) \ + (BIT_CLEAR_TA0_V1_8822C(x) | BIT_TA0_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_0_H_8822C (TA0 REGISTER) */ + +#define BIT_SHIFT_TA0_H_V1_8822C 0 +#define BIT_MASK_TA0_H_V1_8822C 0xffff +#define BIT_TA0_H_V1_8822C(x) \ + (((x) & BIT_MASK_TA0_H_V1_8822C) << BIT_SHIFT_TA0_H_V1_8822C) +#define BITS_TA0_H_V1_8822C \ + (BIT_MASK_TA0_H_V1_8822C << BIT_SHIFT_TA0_H_V1_8822C) +#define BIT_CLEAR_TA0_H_V1_8822C(x) ((x) & (~BITS_TA0_H_V1_8822C)) +#define BIT_GET_TA0_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA0_H_V1_8822C) & BIT_MASK_TA0_H_V1_8822C) +#define BIT_SET_TA0_H_V1_8822C(x, v) \ + (BIT_CLEAR_TA0_H_V1_8822C(x) | BIT_TA0_H_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_8822C (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_V1_8822C 0 +#define BIT_MASK_TA1_V1_8822C 0xffffffffL +#define BIT_TA1_V1_8822C(x) \ + (((x) & BIT_MASK_TA1_V1_8822C) << BIT_SHIFT_TA1_V1_8822C) +#define BITS_TA1_V1_8822C (BIT_MASK_TA1_V1_8822C << BIT_SHIFT_TA1_V1_8822C) +#define BIT_CLEAR_TA1_V1_8822C(x) ((x) & (~BITS_TA1_V1_8822C)) +#define BIT_GET_TA1_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA1_V1_8822C) & BIT_MASK_TA1_V1_8822C) +#define BIT_SET_TA1_V1_8822C(x, v) \ + (BIT_CLEAR_TA1_V1_8822C(x) | BIT_TA1_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_1_H_8822C (TA1 REGISTER) */ + +#define BIT_SHIFT_TA1_H_V1_8822C 0 +#define BIT_MASK_TA1_H_V1_8822C 0xffff +#define BIT_TA1_H_V1_8822C(x) \ + (((x) & BIT_MASK_TA1_H_V1_8822C) << BIT_SHIFT_TA1_H_V1_8822C) +#define BITS_TA1_H_V1_8822C \ + (BIT_MASK_TA1_H_V1_8822C << BIT_SHIFT_TA1_H_V1_8822C) +#define BIT_CLEAR_TA1_H_V1_8822C(x) ((x) & (~BITS_TA1_H_V1_8822C)) +#define BIT_GET_TA1_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA1_H_V1_8822C) & BIT_MASK_TA1_H_V1_8822C) +#define BIT_SET_TA1_H_V1_8822C(x, v) \ + (BIT_CLEAR_TA1_H_V1_8822C(x) | BIT_TA1_H_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_8822C (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_V1_8822C 0 +#define BIT_MASK_TA2_V1_8822C 0xffffffffL +#define BIT_TA2_V1_8822C(x) \ + (((x) & BIT_MASK_TA2_V1_8822C) << BIT_SHIFT_TA2_V1_8822C) +#define BITS_TA2_V1_8822C (BIT_MASK_TA2_V1_8822C << BIT_SHIFT_TA2_V1_8822C) +#define BIT_CLEAR_TA2_V1_8822C(x) ((x) & (~BITS_TA2_V1_8822C)) +#define BIT_GET_TA2_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA2_V1_8822C) & BIT_MASK_TA2_V1_8822C) +#define BIT_SET_TA2_V1_8822C(x, v) \ + (BIT_CLEAR_TA2_V1_8822C(x) | BIT_TA2_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_2_H_8822C (TA2 REGISTER) */ + +#define BIT_SHIFT_TA2_H_V1_8822C 0 +#define BIT_MASK_TA2_H_V1_8822C 0xffff +#define BIT_TA2_H_V1_8822C(x) \ + (((x) & BIT_MASK_TA2_H_V1_8822C) << BIT_SHIFT_TA2_H_V1_8822C) +#define BITS_TA2_H_V1_8822C \ + (BIT_MASK_TA2_H_V1_8822C << BIT_SHIFT_TA2_H_V1_8822C) +#define BIT_CLEAR_TA2_H_V1_8822C(x) ((x) & (~BITS_TA2_H_V1_8822C)) +#define BIT_GET_TA2_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA2_H_V1_8822C) & BIT_MASK_TA2_H_V1_8822C) +#define BIT_SET_TA2_H_V1_8822C(x, v) \ + (BIT_CLEAR_TA2_H_V1_8822C(x) | BIT_TA2_H_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_8822C (TA3 REGISTER) */ + +#define BIT_SHIFT_TA2_V1_8822C 0 +#define BIT_MASK_TA2_V1_8822C 0xffffffffL +#define BIT_TA2_V1_8822C(x) \ + (((x) & BIT_MASK_TA2_V1_8822C) << BIT_SHIFT_TA2_V1_8822C) +#define BITS_TA2_V1_8822C (BIT_MASK_TA2_V1_8822C << BIT_SHIFT_TA2_V1_8822C) +#define BIT_CLEAR_TA2_V1_8822C(x) ((x) & (~BITS_TA2_V1_8822C)) +#define BIT_GET_TA2_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA2_V1_8822C) & BIT_MASK_TA2_V1_8822C) +#define BIT_SET_TA2_V1_8822C(x, v) \ + (BIT_CLEAR_TA2_V1_8822C(x) | BIT_TA2_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_3_H_8822C (TA3 REGISTER) */ + +#define BIT_SHIFT_TA3_H_V1_8822C 0 +#define BIT_MASK_TA3_H_V1_8822C 0xffff +#define BIT_TA3_H_V1_8822C(x) \ + (((x) & BIT_MASK_TA3_H_V1_8822C) << BIT_SHIFT_TA3_H_V1_8822C) +#define BITS_TA3_H_V1_8822C \ + (BIT_MASK_TA3_H_V1_8822C << BIT_SHIFT_TA3_H_V1_8822C) +#define BIT_CLEAR_TA3_H_V1_8822C(x) ((x) & (~BITS_TA3_H_V1_8822C)) +#define BIT_GET_TA3_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA3_H_V1_8822C) & BIT_MASK_TA3_H_V1_8822C) +#define BIT_SET_TA3_H_V1_8822C(x, v) \ + (BIT_CLEAR_TA3_H_V1_8822C(x) | BIT_TA3_H_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_8822C (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_V1_8822C 0 +#define BIT_MASK_TA4_V1_8822C 0xffffffffL +#define BIT_TA4_V1_8822C(x) \ + (((x) & BIT_MASK_TA4_V1_8822C) << BIT_SHIFT_TA4_V1_8822C) +#define BITS_TA4_V1_8822C (BIT_MASK_TA4_V1_8822C << BIT_SHIFT_TA4_V1_8822C) +#define BIT_CLEAR_TA4_V1_8822C(x) ((x) & (~BITS_TA4_V1_8822C)) +#define BIT_GET_TA4_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA4_V1_8822C) & BIT_MASK_TA4_V1_8822C) +#define BIT_SET_TA4_V1_8822C(x, v) \ + (BIT_CLEAR_TA4_V1_8822C(x) | BIT_TA4_V1_8822C(v)) + +/* 2 REG_TRANSMIT_ADDRSS_4_H_8822C (TA4 REGISTER) */ + +#define BIT_SHIFT_TA4_H_V1_8822C 0 +#define BIT_MASK_TA4_H_V1_8822C 0xffff +#define BIT_TA4_H_V1_8822C(x) \ + (((x) & BIT_MASK_TA4_H_V1_8822C) << BIT_SHIFT_TA4_H_V1_8822C) +#define BITS_TA4_H_V1_8822C \ + (BIT_MASK_TA4_H_V1_8822C << BIT_SHIFT_TA4_H_V1_8822C) +#define BIT_CLEAR_TA4_H_V1_8822C(x) ((x) & (~BITS_TA4_H_V1_8822C)) +#define BIT_GET_TA4_H_V1_8822C(x) \ + (((x) >> BIT_SHIFT_TA4_H_V1_8822C) & BIT_MASK_TA4_H_V1_8822C) +#define BIT_SET_TA4_H_V1_8822C(x, v) \ + (BIT_CLEAR_TA4_H_V1_8822C(x) | BIT_TA4_H_V1_8822C(v)) + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_RSVD_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_MACID1_8822C */ + +#define BIT_SHIFT_MACID1_0_8822C 0 +#define BIT_MASK_MACID1_0_8822C 0xffffffffL +#define BIT_MACID1_0_8822C(x) \ + (((x) & BIT_MASK_MACID1_0_8822C) << BIT_SHIFT_MACID1_0_8822C) +#define BITS_MACID1_0_8822C \ + (BIT_MASK_MACID1_0_8822C << BIT_SHIFT_MACID1_0_8822C) +#define BIT_CLEAR_MACID1_0_8822C(x) ((x) & (~BITS_MACID1_0_8822C)) +#define BIT_GET_MACID1_0_8822C(x) \ + (((x) >> BIT_SHIFT_MACID1_0_8822C) & BIT_MASK_MACID1_0_8822C) +#define BIT_SET_MACID1_0_8822C(x, v) \ + (BIT_CLEAR_MACID1_0_8822C(x) | BIT_MACID1_0_8822C(v)) + +/* 2 REG_MACID1_1_8822C */ + +#define BIT_SHIFT_MACID1_1_8822C 0 +#define BIT_MASK_MACID1_1_8822C 0xffff +#define BIT_MACID1_1_8822C(x) \ + (((x) & BIT_MASK_MACID1_1_8822C) << BIT_SHIFT_MACID1_1_8822C) +#define BITS_MACID1_1_8822C \ + (BIT_MASK_MACID1_1_8822C << BIT_SHIFT_MACID1_1_8822C) +#define BIT_CLEAR_MACID1_1_8822C(x) ((x) & (~BITS_MACID1_1_8822C)) +#define BIT_GET_MACID1_1_8822C(x) \ + (((x) >> BIT_SHIFT_MACID1_1_8822C) & BIT_MASK_MACID1_1_8822C) +#define BIT_SET_MACID1_1_8822C(x, v) \ + (BIT_CLEAR_MACID1_1_8822C(x) | BIT_MACID1_1_8822C(v)) + +/* 2 REG_BSSID1_8822C */ + +#define BIT_SHIFT_BSSID1_0_8822C 0 +#define BIT_MASK_BSSID1_0_8822C 0xffffffffL +#define BIT_BSSID1_0_8822C(x) \ + (((x) & BIT_MASK_BSSID1_0_8822C) << BIT_SHIFT_BSSID1_0_8822C) +#define BITS_BSSID1_0_8822C \ + (BIT_MASK_BSSID1_0_8822C << BIT_SHIFT_BSSID1_0_8822C) +#define BIT_CLEAR_BSSID1_0_8822C(x) ((x) & (~BITS_BSSID1_0_8822C)) +#define BIT_GET_BSSID1_0_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID1_0_8822C) & BIT_MASK_BSSID1_0_8822C) +#define BIT_SET_BSSID1_0_8822C(x, v) \ + (BIT_CLEAR_BSSID1_0_8822C(x) | BIT_BSSID1_0_8822C(v)) + +/* 2 REG_BSSID1_1_8822C */ + +#define BIT_SHIFT_BSSID1_1_8822C 0 +#define BIT_MASK_BSSID1_1_8822C 0xffff +#define BIT_BSSID1_1_8822C(x) \ + (((x) & BIT_MASK_BSSID1_1_8822C) << BIT_SHIFT_BSSID1_1_8822C) +#define BITS_BSSID1_1_8822C \ + (BIT_MASK_BSSID1_1_8822C << BIT_SHIFT_BSSID1_1_8822C) +#define BIT_CLEAR_BSSID1_1_8822C(x) ((x) & (~BITS_BSSID1_1_8822C)) +#define BIT_GET_BSSID1_1_8822C(x) \ + (((x) >> BIT_SHIFT_BSSID1_1_8822C) & BIT_MASK_BSSID1_1_8822C) +#define BIT_SET_BSSID1_1_8822C(x, v) \ + (BIT_CLEAR_BSSID1_1_8822C(x) | BIT_BSSID1_1_8822C(v)) + +/* 2 REG_BCN_PSR_RPT1_8822C */ + +#define BIT_SHIFT_DTIM_CNT1_8822C 24 +#define BIT_MASK_DTIM_CNT1_8822C 0xff +#define BIT_DTIM_CNT1_8822C(x) \ + (((x) & BIT_MASK_DTIM_CNT1_8822C) << BIT_SHIFT_DTIM_CNT1_8822C) +#define BITS_DTIM_CNT1_8822C \ + (BIT_MASK_DTIM_CNT1_8822C << BIT_SHIFT_DTIM_CNT1_8822C) +#define BIT_CLEAR_DTIM_CNT1_8822C(x) ((x) & (~BITS_DTIM_CNT1_8822C)) +#define BIT_GET_DTIM_CNT1_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_CNT1_8822C) & BIT_MASK_DTIM_CNT1_8822C) +#define BIT_SET_DTIM_CNT1_8822C(x, v) \ + (BIT_CLEAR_DTIM_CNT1_8822C(x) | BIT_DTIM_CNT1_8822C(v)) + +#define BIT_SHIFT_DTIM_PERIOD1_8822C 16 +#define BIT_MASK_DTIM_PERIOD1_8822C 0xff +#define BIT_DTIM_PERIOD1_8822C(x) \ + (((x) & BIT_MASK_DTIM_PERIOD1_8822C) << BIT_SHIFT_DTIM_PERIOD1_8822C) +#define BITS_DTIM_PERIOD1_8822C \ + (BIT_MASK_DTIM_PERIOD1_8822C << BIT_SHIFT_DTIM_PERIOD1_8822C) +#define BIT_CLEAR_DTIM_PERIOD1_8822C(x) ((x) & (~BITS_DTIM_PERIOD1_8822C)) +#define BIT_GET_DTIM_PERIOD1_8822C(x) \ + (((x) >> BIT_SHIFT_DTIM_PERIOD1_8822C) & BIT_MASK_DTIM_PERIOD1_8822C) +#define BIT_SET_DTIM_PERIOD1_8822C(x, v) \ + (BIT_CLEAR_DTIM_PERIOD1_8822C(x) | BIT_DTIM_PERIOD1_8822C(v)) + +#define BIT_DTIM1_8822C BIT(15) +#define BIT_TIM1_8822C BIT(14) +#define BIT_BCN_VALID_V2_8822C BIT(13) + +#define BIT_SHIFT_PS_AID_1_8822C 0 +#define BIT_MASK_PS_AID_1_8822C 0x7ff +#define BIT_PS_AID_1_8822C(x) \ + (((x) & BIT_MASK_PS_AID_1_8822C) << BIT_SHIFT_PS_AID_1_8822C) +#define BITS_PS_AID_1_8822C \ + (BIT_MASK_PS_AID_1_8822C << BIT_SHIFT_PS_AID_1_8822C) +#define BIT_CLEAR_PS_AID_1_8822C(x) ((x) & (~BITS_PS_AID_1_8822C)) +#define BIT_GET_PS_AID_1_8822C(x) \ + (((x) >> BIT_SHIFT_PS_AID_1_8822C) & BIT_MASK_PS_AID_1_8822C) +#define BIT_SET_PS_AID_1_8822C(x, v) \ + (BIT_CLEAR_PS_AID_1_8822C(x) | BIT_PS_AID_1_8822C(v)) + +/* 2 REG_ASSOCIATED_BFMEE_SEL_8822C */ +#define BIT_TXUSER_ID1_8822C BIT(25) + +#define BIT_SHIFT_AID1_8822C 16 +#define BIT_MASK_AID1_8822C 0x1ff +#define BIT_AID1_8822C(x) (((x) & BIT_MASK_AID1_8822C) << BIT_SHIFT_AID1_8822C) +#define BITS_AID1_8822C (BIT_MASK_AID1_8822C << BIT_SHIFT_AID1_8822C) +#define BIT_CLEAR_AID1_8822C(x) ((x) & (~BITS_AID1_8822C)) +#define BIT_GET_AID1_8822C(x) \ + (((x) >> BIT_SHIFT_AID1_8822C) & BIT_MASK_AID1_8822C) +#define BIT_SET_AID1_8822C(x, v) (BIT_CLEAR_AID1_8822C(x) | BIT_AID1_8822C(v)) + +#define BIT_TXUSER_ID0_8822C BIT(9) + +#define BIT_SHIFT_AID0_8822C 0 +#define BIT_MASK_AID0_8822C 0x1ff +#define BIT_AID0_8822C(x) (((x) & BIT_MASK_AID0_8822C) << BIT_SHIFT_AID0_8822C) +#define BITS_AID0_8822C (BIT_MASK_AID0_8822C << BIT_SHIFT_AID0_8822C) +#define BIT_CLEAR_AID0_8822C(x) ((x) & (~BITS_AID0_8822C)) +#define BIT_GET_AID0_8822C(x) \ + (((x) >> BIT_SHIFT_AID0_8822C) & BIT_MASK_AID0_8822C) +#define BIT_SET_AID0_8822C(x, v) (BIT_CLEAR_AID0_8822C(x) | BIT_AID0_8822C(v)) + +/* 2 REG_SND_PTCL_CTRL_8822C */ + +#define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822C 24 +#define BIT_MASK_NDP_RX_STANDBY_TIMER_8822C 0xff +#define BIT_NDP_RX_STANDBY_TIMER_8822C(x) \ + (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8822C) \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822C) +#define BITS_NDP_RX_STANDBY_TIMER_8822C \ + (BIT_MASK_NDP_RX_STANDBY_TIMER_8822C \ + << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822C) +#define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8822C(x) \ + ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8822C)) +#define BIT_GET_NDP_RX_STANDBY_TIMER_8822C(x) \ + (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822C) & \ + BIT_MASK_NDP_RX_STANDBY_TIMER_8822C) +#define BIT_SET_NDP_RX_STANDBY_TIMER_8822C(x, v) \ + (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8822C(x) | \ + BIT_NDP_RX_STANDBY_TIMER_8822C(v)) + +#define BIT_R_WMAC_CHK_RPTPOLL_A2_DIS_8822C BIT(23) +#define BIT_R_WMAC_CHK_UCNDPA_A2_DIS_8822C BIT(22) + +#define BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822C 16 +#define BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822C 0x3f +#define BIT_CSI_RPT_OFFSET_HT_V1_8822C(x) \ + (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822C) \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822C) +#define BITS_CSI_RPT_OFFSET_HT_V1_8822C \ + (BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822C \ + << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822C) +#define BIT_CLEAR_CSI_RPT_OFFSET_HT_V1_8822C(x) \ + ((x) & (~BITS_CSI_RPT_OFFSET_HT_V1_8822C)) +#define BIT_GET_CSI_RPT_OFFSET_HT_V1_8822C(x) \ + (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822C) & \ + BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822C) +#define BIT_SET_CSI_RPT_OFFSET_HT_V1_8822C(x, v) \ + (BIT_CLEAR_CSI_RPT_OFFSET_HT_V1_8822C(x) | \ + BIT_CSI_RPT_OFFSET_HT_V1_8822C(v)) + +#define BIT_R_WMAC_OFFSET_RPTPOLL_EN_8822C BIT(15) +#define BIT_R_WMAC_CSI_CHKSUM_DIS_8822C BIT(14) + +#define BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8822C 8 +#define BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8822C 0x3f +#define BIT_R_WMAC_VHT_CATEGORY_V1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8822C) \ + << BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8822C) +#define BITS_R_WMAC_VHT_CATEGORY_V1_8822C \ + (BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8822C \ + << BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8822C) +#define BIT_CLEAR_R_WMAC_VHT_CATEGORY_V1_8822C(x) \ + ((x) & (~BITS_R_WMAC_VHT_CATEGORY_V1_8822C)) +#define BIT_GET_R_WMAC_VHT_CATEGORY_V1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8822C) & \ + BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8822C) +#define BIT_SET_R_WMAC_VHT_CATEGORY_V1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_VHT_CATEGORY_V1_8822C(x) | \ + BIT_R_WMAC_VHT_CATEGORY_V1_8822C(v)) + +#define BIT_R_WMAC_USE_NSTS_8822C BIT(7) +#define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8822C BIT(6) +#define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8822C BIT(5) +#define BIT_R_WMAC_BFPARAM_SEL_8822C BIT(4) +#define BIT_R_WMAC_CSISEQ_SEL_8822C BIT(3) +#define BIT_R_WMAC_CSI_WITHHTC_EN_8822C BIT(2) +#define BIT_R_WMAC_HT_NDPA_EN_8822C BIT(1) +#define BIT_R_WMAC_VHT_NDPA_EN_8822C BIT(0) + +/* 2 REG_RX_CSI_RPT_INFO_8822C */ +#define BIT_WRITE_ENABLE_8822C BIT(31) +#define BIT_WMAC_CHECK_SOUNDING_SEQ_8822C BIT(30) + +#define BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8822C 1 +#define BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8822C 0xffffff +#define BIT_VHTHT_MIMO_CTRL_FIELD_8822C(x) \ + (((x) & BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8822C) \ + << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8822C) +#define BITS_VHTHT_MIMO_CTRL_FIELD_8822C \ + (BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8822C \ + << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8822C) +#define BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8822C(x) \ + ((x) & (~BITS_VHTHT_MIMO_CTRL_FIELD_8822C)) +#define BIT_GET_VHTHT_MIMO_CTRL_FIELD_8822C(x) \ + (((x) >> BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8822C) & \ + BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8822C) +#define BIT_SET_VHTHT_MIMO_CTRL_FIELD_8822C(x, v) \ + (BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8822C(x) | \ + BIT_VHTHT_MIMO_CTRL_FIELD_8822C(v)) + +#define BIT_CSI_INTERRUPT_STATUS_8822C BIT(0) + +/* 2 REG_NS_ARP_CTRL_8822C */ +#define BIT_R_WMAC_NSARP_RSPEN_8822C BIT(15) +#define BIT_R_WMAC_NSARP_RARP_8822C BIT(9) +#define BIT_R_WMAC_NSARP_RIPV6_8822C BIT(8) + +#define BIT_SHIFT_R_WMAC_NSARP_MODEN_8822C 6 +#define BIT_MASK_R_WMAC_NSARP_MODEN_8822C 0x3 +#define BIT_R_WMAC_NSARP_MODEN_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_MODEN_8822C) \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8822C) +#define BITS_R_WMAC_NSARP_MODEN_8822C \ + (BIT_MASK_R_WMAC_NSARP_MODEN_8822C \ + << BIT_SHIFT_R_WMAC_NSARP_MODEN_8822C) +#define BIT_CLEAR_R_WMAC_NSARP_MODEN_8822C(x) \ + ((x) & (~BITS_R_WMAC_NSARP_MODEN_8822C)) +#define BIT_GET_R_WMAC_NSARP_MODEN_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN_8822C) & \ + BIT_MASK_R_WMAC_NSARP_MODEN_8822C) +#define BIT_SET_R_WMAC_NSARP_MODEN_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_MODEN_8822C(x) | \ + BIT_R_WMAC_NSARP_MODEN_8822C(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822C 4 +#define BIT_MASK_R_WMAC_NSARP_RSPFTP_8822C 0x3 +#define BIT_R_WMAC_NSARP_RSPFTP_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP_8822C) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822C) +#define BITS_R_WMAC_NSARP_RSPFTP_8822C \ + (BIT_MASK_R_WMAC_NSARP_RSPFTP_8822C \ + << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822C) +#define BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8822C(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPFTP_8822C)) +#define BIT_GET_R_WMAC_NSARP_RSPFTP_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822C) & \ + BIT_MASK_R_WMAC_NSARP_RSPFTP_8822C) +#define BIT_SET_R_WMAC_NSARP_RSPFTP_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8822C(x) | \ + BIT_R_WMAC_NSARP_RSPFTP_8822C(v)) + +#define BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822C 0 +#define BIT_MASK_R_WMAC_NSARP_RSPSEC_8822C 0xf +#define BIT_R_WMAC_NSARP_RSPSEC_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC_8822C) \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822C) +#define BITS_R_WMAC_NSARP_RSPSEC_8822C \ + (BIT_MASK_R_WMAC_NSARP_RSPSEC_8822C \ + << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822C) +#define BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8822C(x) \ + ((x) & (~BITS_R_WMAC_NSARP_RSPSEC_8822C)) +#define BIT_GET_R_WMAC_NSARP_RSPSEC_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822C) & \ + BIT_MASK_R_WMAC_NSARP_RSPSEC_8822C) +#define BIT_SET_R_WMAC_NSARP_RSPSEC_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8822C(x) | \ + BIT_R_WMAC_NSARP_RSPSEC_8822C(v)) + +/* 2 REG_NS_ARP_INFO_8822C */ +#define BIT_REQ_IS_MCNS_8822C BIT(23) +#define BIT_REQ_IS_UCNS_8822C BIT(22) +#define BIT_REQ_IS_USNS_8822C BIT(21) +#define BIT_REQ_IS_ARP_8822C BIT(20) +#define BIT_EXPRSP_MH_WITHQC_8822C BIT(19) + +#define BIT_SHIFT_EXPRSP_SECTYPE_8822C 16 +#define BIT_MASK_EXPRSP_SECTYPE_8822C 0x7 +#define BIT_EXPRSP_SECTYPE_8822C(x) \ + (((x) & BIT_MASK_EXPRSP_SECTYPE_8822C) \ + << BIT_SHIFT_EXPRSP_SECTYPE_8822C) +#define BITS_EXPRSP_SECTYPE_8822C \ + (BIT_MASK_EXPRSP_SECTYPE_8822C << BIT_SHIFT_EXPRSP_SECTYPE_8822C) +#define BIT_CLEAR_EXPRSP_SECTYPE_8822C(x) ((x) & (~BITS_EXPRSP_SECTYPE_8822C)) +#define BIT_GET_EXPRSP_SECTYPE_8822C(x) \ + (((x) >> BIT_SHIFT_EXPRSP_SECTYPE_8822C) & \ + BIT_MASK_EXPRSP_SECTYPE_8822C) +#define BIT_SET_EXPRSP_SECTYPE_8822C(x, v) \ + (BIT_CLEAR_EXPRSP_SECTYPE_8822C(x) | BIT_EXPRSP_SECTYPE_8822C(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822C 8 +#define BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822C 0xff +#define BIT_EXPRSP_CHKSM_7_TO_0_8822C(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822C) \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822C) +#define BITS_EXPRSP_CHKSM_7_TO_0_8822C \ + (BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822C \ + << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822C) +#define BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8822C(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_7_TO_0_8822C)) +#define BIT_GET_EXPRSP_CHKSM_7_TO_0_8822C(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822C) & \ + BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822C) +#define BIT_SET_EXPRSP_CHKSM_7_TO_0_8822C(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8822C(x) | \ + BIT_EXPRSP_CHKSM_7_TO_0_8822C(v)) + +#define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822C 0 +#define BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822C 0xff +#define BIT_EXPRSP_CHKSM_15_TO_8_8822C(x) \ + (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822C) \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822C) +#define BITS_EXPRSP_CHKSM_15_TO_8_8822C \ + (BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822C \ + << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822C) +#define BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8822C(x) \ + ((x) & (~BITS_EXPRSP_CHKSM_15_TO_8_8822C)) +#define BIT_GET_EXPRSP_CHKSM_15_TO_8_8822C(x) \ + (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822C) & \ + BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822C) +#define BIT_SET_EXPRSP_CHKSM_15_TO_8_8822C(x, v) \ + (BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8822C(x) | \ + BIT_EXPRSP_CHKSM_15_TO_8_8822C(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_V1_8822C */ + +#define BIT_SHIFT_WMAC_ARPIP_8822C 0 +#define BIT_MASK_WMAC_ARPIP_8822C 0xffffffffL +#define BIT_WMAC_ARPIP_8822C(x) \ + (((x) & BIT_MASK_WMAC_ARPIP_8822C) << BIT_SHIFT_WMAC_ARPIP_8822C) +#define BITS_WMAC_ARPIP_8822C \ + (BIT_MASK_WMAC_ARPIP_8822C << BIT_SHIFT_WMAC_ARPIP_8822C) +#define BIT_CLEAR_WMAC_ARPIP_8822C(x) ((x) & (~BITS_WMAC_ARPIP_8822C)) +#define BIT_GET_WMAC_ARPIP_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_ARPIP_8822C) & BIT_MASK_WMAC_ARPIP_8822C) +#define BIT_SET_WMAC_ARPIP_8822C(x, v) \ + (BIT_CLEAR_WMAC_ARPIP_8822C(x) | BIT_WMAC_ARPIP_8822C(v)) + +/* 2 REG_BEAMFORMING_INFO_NSARP_8822C */ + +#define BIT_SHIFT_UPD_BFMEE_USERID_8822C 13 +#define BIT_MASK_UPD_BFMEE_USERID_8822C 0x7 +#define BIT_UPD_BFMEE_USERID_8822C(x) \ + (((x) & BIT_MASK_UPD_BFMEE_USERID_8822C) \ + << BIT_SHIFT_UPD_BFMEE_USERID_8822C) +#define BITS_UPD_BFMEE_USERID_8822C \ + (BIT_MASK_UPD_BFMEE_USERID_8822C << BIT_SHIFT_UPD_BFMEE_USERID_8822C) +#define BIT_CLEAR_UPD_BFMEE_USERID_8822C(x) \ + ((x) & (~BITS_UPD_BFMEE_USERID_8822C)) +#define BIT_GET_UPD_BFMEE_USERID_8822C(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_USERID_8822C) & \ + BIT_MASK_UPD_BFMEE_USERID_8822C) +#define BIT_SET_UPD_BFMEE_USERID_8822C(x, v) \ + (BIT_CLEAR_UPD_BFMEE_USERID_8822C(x) | BIT_UPD_BFMEE_USERID_8822C(v)) + +#define BIT_UPD_BFMEE_FBTP_8822C BIT(12) + +#define BIT_SHIFT_UPD_BFMEE_BW_8822C 0 +#define BIT_MASK_UPD_BFMEE_BW_8822C 0xfff +#define BIT_UPD_BFMEE_BW_8822C(x) \ + (((x) & BIT_MASK_UPD_BFMEE_BW_8822C) << BIT_SHIFT_UPD_BFMEE_BW_8822C) +#define BITS_UPD_BFMEE_BW_8822C \ + (BIT_MASK_UPD_BFMEE_BW_8822C << BIT_SHIFT_UPD_BFMEE_BW_8822C) +#define BIT_CLEAR_UPD_BFMEE_BW_8822C(x) ((x) & (~BITS_UPD_BFMEE_BW_8822C)) +#define BIT_GET_UPD_BFMEE_BW_8822C(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_BW_8822C) & BIT_MASK_UPD_BFMEE_BW_8822C) +#define BIT_SET_UPD_BFMEE_BW_8822C(x, v) \ + (BIT_CLEAR_UPD_BFMEE_BW_8822C(x) | BIT_UPD_BFMEE_BW_8822C(v)) + +#define BIT_SHIFT_UPD_BFMEE_CB_8822C 8 +#define BIT_MASK_UPD_BFMEE_CB_8822C 0x3 +#define BIT_UPD_BFMEE_CB_8822C(x) \ + (((x) & BIT_MASK_UPD_BFMEE_CB_8822C) << BIT_SHIFT_UPD_BFMEE_CB_8822C) +#define BITS_UPD_BFMEE_CB_8822C \ + (BIT_MASK_UPD_BFMEE_CB_8822C << BIT_SHIFT_UPD_BFMEE_CB_8822C) +#define BIT_CLEAR_UPD_BFMEE_CB_8822C(x) ((x) & (~BITS_UPD_BFMEE_CB_8822C)) +#define BIT_GET_UPD_BFMEE_CB_8822C(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_CB_8822C) & BIT_MASK_UPD_BFMEE_CB_8822C) +#define BIT_SET_UPD_BFMEE_CB_8822C(x, v) \ + (BIT_CLEAR_UPD_BFMEE_CB_8822C(x) | BIT_UPD_BFMEE_CB_8822C(v)) + +#define BIT_SHIFT_UPD_BFMEE_NG_8822C 6 +#define BIT_MASK_UPD_BFMEE_NG_8822C 0x3 +#define BIT_UPD_BFMEE_NG_8822C(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NG_8822C) << BIT_SHIFT_UPD_BFMEE_NG_8822C) +#define BITS_UPD_BFMEE_NG_8822C \ + (BIT_MASK_UPD_BFMEE_NG_8822C << BIT_SHIFT_UPD_BFMEE_NG_8822C) +#define BIT_CLEAR_UPD_BFMEE_NG_8822C(x) ((x) & (~BITS_UPD_BFMEE_NG_8822C)) +#define BIT_GET_UPD_BFMEE_NG_8822C(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NG_8822C) & BIT_MASK_UPD_BFMEE_NG_8822C) +#define BIT_SET_UPD_BFMEE_NG_8822C(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NG_8822C(x) | BIT_UPD_BFMEE_NG_8822C(v)) + +#define BIT_SHIFT_UPD_BFMEE_NR_8822C 3 +#define BIT_MASK_UPD_BFMEE_NR_8822C 0x7 +#define BIT_UPD_BFMEE_NR_8822C(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NR_8822C) << BIT_SHIFT_UPD_BFMEE_NR_8822C) +#define BITS_UPD_BFMEE_NR_8822C \ + (BIT_MASK_UPD_BFMEE_NR_8822C << BIT_SHIFT_UPD_BFMEE_NR_8822C) +#define BIT_CLEAR_UPD_BFMEE_NR_8822C(x) ((x) & (~BITS_UPD_BFMEE_NR_8822C)) +#define BIT_GET_UPD_BFMEE_NR_8822C(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NR_8822C) & BIT_MASK_UPD_BFMEE_NR_8822C) +#define BIT_SET_UPD_BFMEE_NR_8822C(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NR_8822C(x) | BIT_UPD_BFMEE_NR_8822C(v)) + +#define BIT_SHIFT_UPD_BFMEE_NC_8822C 0 +#define BIT_MASK_UPD_BFMEE_NC_8822C 0x7 +#define BIT_UPD_BFMEE_NC_8822C(x) \ + (((x) & BIT_MASK_UPD_BFMEE_NC_8822C) << BIT_SHIFT_UPD_BFMEE_NC_8822C) +#define BITS_UPD_BFMEE_NC_8822C \ + (BIT_MASK_UPD_BFMEE_NC_8822C << BIT_SHIFT_UPD_BFMEE_NC_8822C) +#define BIT_CLEAR_UPD_BFMEE_NC_8822C(x) ((x) & (~BITS_UPD_BFMEE_NC_8822C)) +#define BIT_GET_UPD_BFMEE_NC_8822C(x) \ + (((x) >> BIT_SHIFT_UPD_BFMEE_NC_8822C) & BIT_MASK_UPD_BFMEE_NC_8822C) +#define BIT_SET_UPD_BFMEE_NC_8822C(x, v) \ + (BIT_CLEAR_UPD_BFMEE_NC_8822C(x) | BIT_UPD_BFMEE_NC_8822C(v)) + +/* 2 REG_IPV6_8822C */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8822C 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8822C 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_0_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8822C) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8822C) +#define BITS_R_WMAC_IPV6_MYIPAD_0_8822C \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8822C \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8822C) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8822C(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_0_8822C)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_0_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8822C) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8822C) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_0_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8822C(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_0_8822C(v)) + +/* 2 REG_IPV6_1_8822C */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8822C 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8822C 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8822C) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8822C) +#define BITS_R_WMAC_IPV6_MYIPAD_1_8822C \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8822C \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8822C) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8822C(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_1_8822C)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8822C) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8822C) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8822C(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_1_8822C(v)) + +/* 2 REG_IPV6_2_8822C */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8822C 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8822C 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_2_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8822C) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8822C) +#define BITS_R_WMAC_IPV6_MYIPAD_2_8822C \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8822C \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8822C) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8822C(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_2_8822C)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_2_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8822C) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8822C) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_2_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8822C(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_2_8822C(v)) + +/* 2 REG_IPV6_3_8822C */ + +#define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8822C 0 +#define BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8822C 0xffffffffL +#define BIT_R_WMAC_IPV6_MYIPAD_3_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8822C) \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8822C) +#define BITS_R_WMAC_IPV6_MYIPAD_3_8822C \ + (BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8822C \ + << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8822C) +#define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8822C(x) \ + ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_3_8822C)) +#define BIT_GET_R_WMAC_IPV6_MYIPAD_3_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8822C) & \ + BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8822C) +#define BIT_SET_R_WMAC_IPV6_MYIPAD_3_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8822C(x) | \ + BIT_R_WMAC_IPV6_MYIPAD_3_8822C(v)) + +/* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG_8822C */ + +#define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822C 4 +#define BIT_MASK_R_WMAC_CTX_SUBTYPE_8822C 0xf +#define BIT_R_WMAC_CTX_SUBTYPE_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8822C) \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822C) +#define BITS_R_WMAC_CTX_SUBTYPE_8822C \ + (BIT_MASK_R_WMAC_CTX_SUBTYPE_8822C \ + << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822C) +#define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8822C(x) \ + ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8822C)) +#define BIT_GET_R_WMAC_CTX_SUBTYPE_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822C) & \ + BIT_MASK_R_WMAC_CTX_SUBTYPE_8822C) +#define BIT_SET_R_WMAC_CTX_SUBTYPE_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8822C(x) | \ + BIT_R_WMAC_CTX_SUBTYPE_8822C(v)) + +#define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822C 0 +#define BIT_MASK_R_WMAC_RTX_SUBTYPE_8822C 0xf +#define BIT_R_WMAC_RTX_SUBTYPE_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8822C) \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822C) +#define BITS_R_WMAC_RTX_SUBTYPE_8822C \ + (BIT_MASK_R_WMAC_RTX_SUBTYPE_8822C \ + << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822C) +#define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8822C(x) \ + ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8822C)) +#define BIT_GET_R_WMAC_RTX_SUBTYPE_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822C) & \ + BIT_MASK_R_WMAC_RTX_SUBTYPE_8822C) +#define BIT_SET_R_WMAC_RTX_SUBTYPE_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8822C(x) | \ + BIT_R_WMAC_RTX_SUBTYPE_8822C(v)) + +/* 2 REG_WMAC_SWAES_DIO_B63_B32_8822C */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8822C 0 +#define BIT_MASK_WMAC_SWAES_DIO_B63_B32_8822C 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B63_B32_8822C(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B63_B32_8822C) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8822C) +#define BITS_WMAC_SWAES_DIO_B63_B32_8822C \ + (BIT_MASK_WMAC_SWAES_DIO_B63_B32_8822C \ + << BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8822C) +#define BIT_CLEAR_WMAC_SWAES_DIO_B63_B32_8822C(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B63_B32_8822C)) +#define BIT_GET_WMAC_SWAES_DIO_B63_B32_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8822C) & \ + BIT_MASK_WMAC_SWAES_DIO_B63_B32_8822C) +#define BIT_SET_WMAC_SWAES_DIO_B63_B32_8822C(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B63_B32_8822C(x) | \ + BIT_WMAC_SWAES_DIO_B63_B32_8822C(v)) + +/* 2 REG_WMAC_SWAES_DIO_B95_B64_8822C */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8822C 0 +#define BIT_MASK_WMAC_SWAES_DIO_B95_B64_8822C 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B95_B64_8822C(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B95_B64_8822C) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8822C) +#define BITS_WMAC_SWAES_DIO_B95_B64_8822C \ + (BIT_MASK_WMAC_SWAES_DIO_B95_B64_8822C \ + << BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8822C) +#define BIT_CLEAR_WMAC_SWAES_DIO_B95_B64_8822C(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B95_B64_8822C)) +#define BIT_GET_WMAC_SWAES_DIO_B95_B64_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8822C) & \ + BIT_MASK_WMAC_SWAES_DIO_B95_B64_8822C) +#define BIT_SET_WMAC_SWAES_DIO_B95_B64_8822C(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B95_B64_8822C(x) | \ + BIT_WMAC_SWAES_DIO_B95_B64_8822C(v)) + +/* 2 REG_WMAC_SWAES_DIO_B127_B96_8822C */ + +#define BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8822C 0 +#define BIT_MASK_WMAC_SWAES_DIO_B127_B96_8822C 0xffffffffL +#define BIT_WMAC_SWAES_DIO_B127_B96_8822C(x) \ + (((x) & BIT_MASK_WMAC_SWAES_DIO_B127_B96_8822C) \ + << BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8822C) +#define BITS_WMAC_SWAES_DIO_B127_B96_8822C \ + (BIT_MASK_WMAC_SWAES_DIO_B127_B96_8822C \ + << BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8822C) +#define BIT_CLEAR_WMAC_SWAES_DIO_B127_B96_8822C(x) \ + ((x) & (~BITS_WMAC_SWAES_DIO_B127_B96_8822C)) +#define BIT_GET_WMAC_SWAES_DIO_B127_B96_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8822C) & \ + BIT_MASK_WMAC_SWAES_DIO_B127_B96_8822C) +#define BIT_SET_WMAC_SWAES_DIO_B127_B96_8822C(x, v) \ + (BIT_CLEAR_WMAC_SWAES_DIO_B127_B96_8822C(x) | \ + BIT_WMAC_SWAES_DIO_B127_B96_8822C(v)) + +/* 2 REG_WMAC_SWAES_CFG_8822C */ + +/* 2 REG_BT_COEX_V2_8822C */ +#define BIT_GNT_BT_POLARITY_8822C BIT(12) +#define BIT_GNT_BT_BYPASS_PRIORITY_8822C BIT(8) + +#define BIT_SHIFT_TIMER_8822C 0 +#define BIT_MASK_TIMER_8822C 0xff +#define BIT_TIMER_8822C(x) \ + (((x) & BIT_MASK_TIMER_8822C) << BIT_SHIFT_TIMER_8822C) +#define BITS_TIMER_8822C (BIT_MASK_TIMER_8822C << BIT_SHIFT_TIMER_8822C) +#define BIT_CLEAR_TIMER_8822C(x) ((x) & (~BITS_TIMER_8822C)) +#define BIT_GET_TIMER_8822C(x) \ + (((x) >> BIT_SHIFT_TIMER_8822C) & BIT_MASK_TIMER_8822C) +#define BIT_SET_TIMER_8822C(x, v) \ + (BIT_CLEAR_TIMER_8822C(x) | BIT_TIMER_8822C(v)) + +/* 2 REG_BT_COEX_8822C */ +#define BIT_R_GNT_BT_RFC_SW_8822C BIT(12) +#define BIT_R_GNT_BT_RFC_SW_EN_8822C BIT(11) +#define BIT_R_GNT_BT_BB_SW_8822C BIT(10) +#define BIT_R_GNT_BT_BB_SW_EN_8822C BIT(9) +#define BIT_R_BT_CNT_THREN_8822C BIT(8) + +#define BIT_SHIFT_R_BT_CNT_THR_8822C 0 +#define BIT_MASK_R_BT_CNT_THR_8822C 0xff +#define BIT_R_BT_CNT_THR_8822C(x) \ + (((x) & BIT_MASK_R_BT_CNT_THR_8822C) << BIT_SHIFT_R_BT_CNT_THR_8822C) +#define BITS_R_BT_CNT_THR_8822C \ + (BIT_MASK_R_BT_CNT_THR_8822C << BIT_SHIFT_R_BT_CNT_THR_8822C) +#define BIT_CLEAR_R_BT_CNT_THR_8822C(x) ((x) & (~BITS_R_BT_CNT_THR_8822C)) +#define BIT_GET_R_BT_CNT_THR_8822C(x) \ + (((x) >> BIT_SHIFT_R_BT_CNT_THR_8822C) & BIT_MASK_R_BT_CNT_THR_8822C) +#define BIT_SET_R_BT_CNT_THR_8822C(x, v) \ + (BIT_CLEAR_R_BT_CNT_THR_8822C(x) | BIT_R_BT_CNT_THR_8822C(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_8822C */ + +#define BIT_SHIFT_RXMYRTS_NAV_V1_8822C 8 +#define BIT_MASK_RXMYRTS_NAV_V1_8822C 0xff +#define BIT_RXMYRTS_NAV_V1_8822C(x) \ + (((x) & BIT_MASK_RXMYRTS_NAV_V1_8822C) \ + << BIT_SHIFT_RXMYRTS_NAV_V1_8822C) +#define BITS_RXMYRTS_NAV_V1_8822C \ + (BIT_MASK_RXMYRTS_NAV_V1_8822C << BIT_SHIFT_RXMYRTS_NAV_V1_8822C) +#define BIT_CLEAR_RXMYRTS_NAV_V1_8822C(x) ((x) & (~BITS_RXMYRTS_NAV_V1_8822C)) +#define BIT_GET_RXMYRTS_NAV_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1_8822C) & \ + BIT_MASK_RXMYRTS_NAV_V1_8822C) +#define BIT_SET_RXMYRTS_NAV_V1_8822C(x, v) \ + (BIT_CLEAR_RXMYRTS_NAV_V1_8822C(x) | BIT_RXMYRTS_NAV_V1_8822C(v)) + +#define BIT_SHIFT_RTSRST_V1_8822C 0 +#define BIT_MASK_RTSRST_V1_8822C 0xff +#define BIT_RTSRST_V1_8822C(x) \ + (((x) & BIT_MASK_RTSRST_V1_8822C) << BIT_SHIFT_RTSRST_V1_8822C) +#define BITS_RTSRST_V1_8822C \ + (BIT_MASK_RTSRST_V1_8822C << BIT_SHIFT_RTSRST_V1_8822C) +#define BIT_CLEAR_RTSRST_V1_8822C(x) ((x) & (~BITS_RTSRST_V1_8822C)) +#define BIT_GET_RTSRST_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RTSRST_V1_8822C) & BIT_MASK_RTSRST_V1_8822C) +#define BIT_SET_RTSRST_V1_8822C(x, v) \ + (BIT_CLEAR_RTSRST_V1_8822C(x) | BIT_RTSRST_V1_8822C(v)) + +/* 2 REG_WLAN_ACT_MASK_CTRL_1_8822C */ +#define BIT_WLRX_TER_BY_CTL_1_8822C BIT(11) +#define BIT_WLRX_TER_BY_AD_1_8822C BIT(10) +#define BIT_ANT_DIVERSITY_SEL_1_8822C BIT(9) +#define BIT_ANTSEL_FOR_BT_CTRL_EN_1_8822C BIT(8) +#define BIT_WLACT_LOW_GNTWL_EN_1_8822C BIT(2) +#define BIT_WLACT_HIGH_GNTBT_EN_1_8822C BIT(1) +#define BIT_NAV_UPPER_1_V1_8822C BIT(0) + +/* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8822C */ + +#define BIT_SHIFT_BT_STAT_DELAY_8822C 12 +#define BIT_MASK_BT_STAT_DELAY_8822C 0xf +#define BIT_BT_STAT_DELAY_8822C(x) \ + (((x) & BIT_MASK_BT_STAT_DELAY_8822C) << BIT_SHIFT_BT_STAT_DELAY_8822C) +#define BITS_BT_STAT_DELAY_8822C \ + (BIT_MASK_BT_STAT_DELAY_8822C << BIT_SHIFT_BT_STAT_DELAY_8822C) +#define BIT_CLEAR_BT_STAT_DELAY_8822C(x) ((x) & (~BITS_BT_STAT_DELAY_8822C)) +#define BIT_GET_BT_STAT_DELAY_8822C(x) \ + (((x) >> BIT_SHIFT_BT_STAT_DELAY_8822C) & BIT_MASK_BT_STAT_DELAY_8822C) +#define BIT_SET_BT_STAT_DELAY_8822C(x, v) \ + (BIT_CLEAR_BT_STAT_DELAY_8822C(x) | BIT_BT_STAT_DELAY_8822C(v)) + +#define BIT_SHIFT_BT_TRX_INIT_DETECT_8822C 8 +#define BIT_MASK_BT_TRX_INIT_DETECT_8822C 0xf +#define BIT_BT_TRX_INIT_DETECT_8822C(x) \ + (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8822C) \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8822C) +#define BITS_BT_TRX_INIT_DETECT_8822C \ + (BIT_MASK_BT_TRX_INIT_DETECT_8822C \ + << BIT_SHIFT_BT_TRX_INIT_DETECT_8822C) +#define BIT_CLEAR_BT_TRX_INIT_DETECT_8822C(x) \ + ((x) & (~BITS_BT_TRX_INIT_DETECT_8822C)) +#define BIT_GET_BT_TRX_INIT_DETECT_8822C(x) \ + (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8822C) & \ + BIT_MASK_BT_TRX_INIT_DETECT_8822C) +#define BIT_SET_BT_TRX_INIT_DETECT_8822C(x, v) \ + (BIT_CLEAR_BT_TRX_INIT_DETECT_8822C(x) | \ + BIT_BT_TRX_INIT_DETECT_8822C(v)) + +#define BIT_SHIFT_BT_PRI_DETECT_TO_8822C 4 +#define BIT_MASK_BT_PRI_DETECT_TO_8822C 0xf +#define BIT_BT_PRI_DETECT_TO_8822C(x) \ + (((x) & BIT_MASK_BT_PRI_DETECT_TO_8822C) \ + << BIT_SHIFT_BT_PRI_DETECT_TO_8822C) +#define BITS_BT_PRI_DETECT_TO_8822C \ + (BIT_MASK_BT_PRI_DETECT_TO_8822C << BIT_SHIFT_BT_PRI_DETECT_TO_8822C) +#define BIT_CLEAR_BT_PRI_DETECT_TO_8822C(x) \ + ((x) & (~BITS_BT_PRI_DETECT_TO_8822C)) +#define BIT_GET_BT_PRI_DETECT_TO_8822C(x) \ + (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8822C) & \ + BIT_MASK_BT_PRI_DETECT_TO_8822C) +#define BIT_SET_BT_PRI_DETECT_TO_8822C(x, v) \ + (BIT_CLEAR_BT_PRI_DETECT_TO_8822C(x) | BIT_BT_PRI_DETECT_TO_8822C(v)) + +#define BIT_R_GRANTALL_WLMASK_8822C BIT(3) +#define BIT_STATIS_BT_EN_8822C BIT(2) +#define BIT_WL_ACT_MASK_ENABLE_8822C BIT(1) +#define BIT_ENHANCED_BT_8822C BIT(0) + +/* 2 REG_BT_ACT_STATISTICS_8822C */ + +#define BIT_SHIFT_STATIS_BT_HI_RX_8822C 16 +#define BIT_MASK_STATIS_BT_HI_RX_8822C 0xffff +#define BIT_STATIS_BT_HI_RX_8822C(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_RX_8822C) \ + << BIT_SHIFT_STATIS_BT_HI_RX_8822C) +#define BITS_STATIS_BT_HI_RX_8822C \ + (BIT_MASK_STATIS_BT_HI_RX_8822C << BIT_SHIFT_STATIS_BT_HI_RX_8822C) +#define BIT_CLEAR_STATIS_BT_HI_RX_8822C(x) ((x) & (~BITS_STATIS_BT_HI_RX_8822C)) +#define BIT_GET_STATIS_BT_HI_RX_8822C(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_RX_8822C) & \ + BIT_MASK_STATIS_BT_HI_RX_8822C) +#define BIT_SET_STATIS_BT_HI_RX_8822C(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_RX_8822C(x) | BIT_STATIS_BT_HI_RX_8822C(v)) + +#define BIT_SHIFT_STATIS_BT_HI_TX_8822C 0 +#define BIT_MASK_STATIS_BT_HI_TX_8822C 0xffff +#define BIT_STATIS_BT_HI_TX_8822C(x) \ + (((x) & BIT_MASK_STATIS_BT_HI_TX_8822C) \ + << BIT_SHIFT_STATIS_BT_HI_TX_8822C) +#define BITS_STATIS_BT_HI_TX_8822C \ + (BIT_MASK_STATIS_BT_HI_TX_8822C << BIT_SHIFT_STATIS_BT_HI_TX_8822C) +#define BIT_CLEAR_STATIS_BT_HI_TX_8822C(x) ((x) & (~BITS_STATIS_BT_HI_TX_8822C)) +#define BIT_GET_STATIS_BT_HI_TX_8822C(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_HI_TX_8822C) & \ + BIT_MASK_STATIS_BT_HI_TX_8822C) +#define BIT_SET_STATIS_BT_HI_TX_8822C(x, v) \ + (BIT_CLEAR_STATIS_BT_HI_TX_8822C(x) | BIT_STATIS_BT_HI_TX_8822C(v)) + +/* 2 REG_BT_ACT_STATISTICS_1_8822C */ + +#define BIT_SHIFT_STATIS_BT_LO_RX_1_8822C 16 +#define BIT_MASK_STATIS_BT_LO_RX_1_8822C 0xffff +#define BIT_STATIS_BT_LO_RX_1_8822C(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_RX_1_8822C) \ + << BIT_SHIFT_STATIS_BT_LO_RX_1_8822C) +#define BITS_STATIS_BT_LO_RX_1_8822C \ + (BIT_MASK_STATIS_BT_LO_RX_1_8822C << BIT_SHIFT_STATIS_BT_LO_RX_1_8822C) +#define BIT_CLEAR_STATIS_BT_LO_RX_1_8822C(x) \ + ((x) & (~BITS_STATIS_BT_LO_RX_1_8822C)) +#define BIT_GET_STATIS_BT_LO_RX_1_8822C(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_1_8822C) & \ + BIT_MASK_STATIS_BT_LO_RX_1_8822C) +#define BIT_SET_STATIS_BT_LO_RX_1_8822C(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_RX_1_8822C(x) | BIT_STATIS_BT_LO_RX_1_8822C(v)) + +#define BIT_SHIFT_STATIS_BT_LO_TX_1_8822C 0 +#define BIT_MASK_STATIS_BT_LO_TX_1_8822C 0xffff +#define BIT_STATIS_BT_LO_TX_1_8822C(x) \ + (((x) & BIT_MASK_STATIS_BT_LO_TX_1_8822C) \ + << BIT_SHIFT_STATIS_BT_LO_TX_1_8822C) +#define BITS_STATIS_BT_LO_TX_1_8822C \ + (BIT_MASK_STATIS_BT_LO_TX_1_8822C << BIT_SHIFT_STATIS_BT_LO_TX_1_8822C) +#define BIT_CLEAR_STATIS_BT_LO_TX_1_8822C(x) \ + ((x) & (~BITS_STATIS_BT_LO_TX_1_8822C)) +#define BIT_GET_STATIS_BT_LO_TX_1_8822C(x) \ + (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_1_8822C) & \ + BIT_MASK_STATIS_BT_LO_TX_1_8822C) +#define BIT_SET_STATIS_BT_LO_TX_1_8822C(x, v) \ + (BIT_CLEAR_STATIS_BT_LO_TX_1_8822C(x) | BIT_STATIS_BT_LO_TX_1_8822C(v)) + +/* 2 REG_BT_STATISTICS_CONTROL_REGISTER_8822C */ + +#define BIT_SHIFT_R_BT_CMD_RPT_8822C 16 +#define BIT_MASK_R_BT_CMD_RPT_8822C 0xffff +#define BIT_R_BT_CMD_RPT_8822C(x) \ + (((x) & BIT_MASK_R_BT_CMD_RPT_8822C) << BIT_SHIFT_R_BT_CMD_RPT_8822C) +#define BITS_R_BT_CMD_RPT_8822C \ + (BIT_MASK_R_BT_CMD_RPT_8822C << BIT_SHIFT_R_BT_CMD_RPT_8822C) +#define BIT_CLEAR_R_BT_CMD_RPT_8822C(x) ((x) & (~BITS_R_BT_CMD_RPT_8822C)) +#define BIT_GET_R_BT_CMD_RPT_8822C(x) \ + (((x) >> BIT_SHIFT_R_BT_CMD_RPT_8822C) & BIT_MASK_R_BT_CMD_RPT_8822C) +#define BIT_SET_R_BT_CMD_RPT_8822C(x, v) \ + (BIT_CLEAR_R_BT_CMD_RPT_8822C(x) | BIT_R_BT_CMD_RPT_8822C(v)) + +#define BIT_SHIFT_R_RPT_FROM_BT_8822C 8 +#define BIT_MASK_R_RPT_FROM_BT_8822C 0xff +#define BIT_R_RPT_FROM_BT_8822C(x) \ + (((x) & BIT_MASK_R_RPT_FROM_BT_8822C) << BIT_SHIFT_R_RPT_FROM_BT_8822C) +#define BITS_R_RPT_FROM_BT_8822C \ + (BIT_MASK_R_RPT_FROM_BT_8822C << BIT_SHIFT_R_RPT_FROM_BT_8822C) +#define BIT_CLEAR_R_RPT_FROM_BT_8822C(x) ((x) & (~BITS_R_RPT_FROM_BT_8822C)) +#define BIT_GET_R_RPT_FROM_BT_8822C(x) \ + (((x) >> BIT_SHIFT_R_RPT_FROM_BT_8822C) & BIT_MASK_R_RPT_FROM_BT_8822C) +#define BIT_SET_R_RPT_FROM_BT_8822C(x, v) \ + (BIT_CLEAR_R_RPT_FROM_BT_8822C(x) | BIT_R_RPT_FROM_BT_8822C(v)) + +#define BIT_SHIFT_BT_HID_ISR_SET_8822C 6 +#define BIT_MASK_BT_HID_ISR_SET_8822C 0x3 +#define BIT_BT_HID_ISR_SET_8822C(x) \ + (((x) & BIT_MASK_BT_HID_ISR_SET_8822C) \ + << BIT_SHIFT_BT_HID_ISR_SET_8822C) +#define BITS_BT_HID_ISR_SET_8822C \ + (BIT_MASK_BT_HID_ISR_SET_8822C << BIT_SHIFT_BT_HID_ISR_SET_8822C) +#define BIT_CLEAR_BT_HID_ISR_SET_8822C(x) ((x) & (~BITS_BT_HID_ISR_SET_8822C)) +#define BIT_GET_BT_HID_ISR_SET_8822C(x) \ + (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8822C) & \ + BIT_MASK_BT_HID_ISR_SET_8822C) +#define BIT_SET_BT_HID_ISR_SET_8822C(x, v) \ + (BIT_CLEAR_BT_HID_ISR_SET_8822C(x) | BIT_BT_HID_ISR_SET_8822C(v)) + +#define BIT_TDMA_BT_START_NOTIFY_8822C BIT(5) +#define BIT_ENABLE_TDMA_FW_MODE_8822C BIT(4) +#define BIT_ENABLE_PTA_TDMA_MODE_8822C BIT(3) +#define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8822C BIT(2) +#define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8822C BIT(1) +#define BIT_RTK_BT_ENABLE_8822C BIT(0) + +/* 2 REG_BT_STATUS_REPORT_REGISTER_8822C */ + +#define BIT_SHIFT_BT_PROFILE_8822C 24 +#define BIT_MASK_BT_PROFILE_8822C 0xff +#define BIT_BT_PROFILE_8822C(x) \ + (((x) & BIT_MASK_BT_PROFILE_8822C) << BIT_SHIFT_BT_PROFILE_8822C) +#define BITS_BT_PROFILE_8822C \ + (BIT_MASK_BT_PROFILE_8822C << BIT_SHIFT_BT_PROFILE_8822C) +#define BIT_CLEAR_BT_PROFILE_8822C(x) ((x) & (~BITS_BT_PROFILE_8822C)) +#define BIT_GET_BT_PROFILE_8822C(x) \ + (((x) >> BIT_SHIFT_BT_PROFILE_8822C) & BIT_MASK_BT_PROFILE_8822C) +#define BIT_SET_BT_PROFILE_8822C(x, v) \ + (BIT_CLEAR_BT_PROFILE_8822C(x) | BIT_BT_PROFILE_8822C(v)) + +#define BIT_SHIFT_BT_POWER_8822C 16 +#define BIT_MASK_BT_POWER_8822C 0xff +#define BIT_BT_POWER_8822C(x) \ + (((x) & BIT_MASK_BT_POWER_8822C) << BIT_SHIFT_BT_POWER_8822C) +#define BITS_BT_POWER_8822C \ + (BIT_MASK_BT_POWER_8822C << BIT_SHIFT_BT_POWER_8822C) +#define BIT_CLEAR_BT_POWER_8822C(x) ((x) & (~BITS_BT_POWER_8822C)) +#define BIT_GET_BT_POWER_8822C(x) \ + (((x) >> BIT_SHIFT_BT_POWER_8822C) & BIT_MASK_BT_POWER_8822C) +#define BIT_SET_BT_POWER_8822C(x, v) \ + (BIT_CLEAR_BT_POWER_8822C(x) | BIT_BT_POWER_8822C(v)) + +#define BIT_SHIFT_BT_PREDECT_STATUS_8822C 8 +#define BIT_MASK_BT_PREDECT_STATUS_8822C 0xff +#define BIT_BT_PREDECT_STATUS_8822C(x) \ + (((x) & BIT_MASK_BT_PREDECT_STATUS_8822C) \ + << BIT_SHIFT_BT_PREDECT_STATUS_8822C) +#define BITS_BT_PREDECT_STATUS_8822C \ + (BIT_MASK_BT_PREDECT_STATUS_8822C << BIT_SHIFT_BT_PREDECT_STATUS_8822C) +#define BIT_CLEAR_BT_PREDECT_STATUS_8822C(x) \ + ((x) & (~BITS_BT_PREDECT_STATUS_8822C)) +#define BIT_GET_BT_PREDECT_STATUS_8822C(x) \ + (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8822C) & \ + BIT_MASK_BT_PREDECT_STATUS_8822C) +#define BIT_SET_BT_PREDECT_STATUS_8822C(x, v) \ + (BIT_CLEAR_BT_PREDECT_STATUS_8822C(x) | BIT_BT_PREDECT_STATUS_8822C(v)) + +#define BIT_SHIFT_BT_CMD_INFO_8822C 0 +#define BIT_MASK_BT_CMD_INFO_8822C 0xff +#define BIT_BT_CMD_INFO_8822C(x) \ + (((x) & BIT_MASK_BT_CMD_INFO_8822C) << BIT_SHIFT_BT_CMD_INFO_8822C) +#define BITS_BT_CMD_INFO_8822C \ + (BIT_MASK_BT_CMD_INFO_8822C << BIT_SHIFT_BT_CMD_INFO_8822C) +#define BIT_CLEAR_BT_CMD_INFO_8822C(x) ((x) & (~BITS_BT_CMD_INFO_8822C)) +#define BIT_GET_BT_CMD_INFO_8822C(x) \ + (((x) >> BIT_SHIFT_BT_CMD_INFO_8822C) & BIT_MASK_BT_CMD_INFO_8822C) +#define BIT_SET_BT_CMD_INFO_8822C(x, v) \ + (BIT_CLEAR_BT_CMD_INFO_8822C(x) | BIT_BT_CMD_INFO_8822C(v)) + +/* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8822C */ +#define BIT_EN_MAC_NULL_PKT_NOTIFY_8822C BIT(31) +#define BIT_EN_WLAN_RPT_AND_BT_QUERY_8822C BIT(30) +#define BIT_EN_BT_STSTUS_RPT_8822C BIT(29) +#define BIT_EN_BT_POWER_8822C BIT(28) +#define BIT_EN_BT_CHANNEL_8822C BIT(27) +#define BIT_EN_BT_SLOT_CHANGE_8822C BIT(26) +#define BIT_EN_BT_PROFILE_OR_HID_8822C BIT(25) +#define BIT_WLAN_RPT_NOTIFY_8822C BIT(24) + +#define BIT_SHIFT_WLAN_RPT_DATA_8822C 16 +#define BIT_MASK_WLAN_RPT_DATA_8822C 0xff +#define BIT_WLAN_RPT_DATA_8822C(x) \ + (((x) & BIT_MASK_WLAN_RPT_DATA_8822C) << BIT_SHIFT_WLAN_RPT_DATA_8822C) +#define BITS_WLAN_RPT_DATA_8822C \ + (BIT_MASK_WLAN_RPT_DATA_8822C << BIT_SHIFT_WLAN_RPT_DATA_8822C) +#define BIT_CLEAR_WLAN_RPT_DATA_8822C(x) ((x) & (~BITS_WLAN_RPT_DATA_8822C)) +#define BIT_GET_WLAN_RPT_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8822C) & BIT_MASK_WLAN_RPT_DATA_8822C) +#define BIT_SET_WLAN_RPT_DATA_8822C(x, v) \ + (BIT_CLEAR_WLAN_RPT_DATA_8822C(x) | BIT_WLAN_RPT_DATA_8822C(v)) + +#define BIT_SHIFT_CMD_ID_8822C 8 +#define BIT_MASK_CMD_ID_8822C 0xff +#define BIT_CMD_ID_8822C(x) \ + (((x) & BIT_MASK_CMD_ID_8822C) << BIT_SHIFT_CMD_ID_8822C) +#define BITS_CMD_ID_8822C (BIT_MASK_CMD_ID_8822C << BIT_SHIFT_CMD_ID_8822C) +#define BIT_CLEAR_CMD_ID_8822C(x) ((x) & (~BITS_CMD_ID_8822C)) +#define BIT_GET_CMD_ID_8822C(x) \ + (((x) >> BIT_SHIFT_CMD_ID_8822C) & BIT_MASK_CMD_ID_8822C) +#define BIT_SET_CMD_ID_8822C(x, v) \ + (BIT_CLEAR_CMD_ID_8822C(x) | BIT_CMD_ID_8822C(v)) + +#define BIT_SHIFT_BT_DATA_8822C 0 +#define BIT_MASK_BT_DATA_8822C 0xff +#define BIT_BT_DATA_8822C(x) \ + (((x) & BIT_MASK_BT_DATA_8822C) << BIT_SHIFT_BT_DATA_8822C) +#define BITS_BT_DATA_8822C (BIT_MASK_BT_DATA_8822C << BIT_SHIFT_BT_DATA_8822C) +#define BIT_CLEAR_BT_DATA_8822C(x) ((x) & (~BITS_BT_DATA_8822C)) +#define BIT_GET_BT_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_BT_DATA_8822C) & BIT_MASK_BT_DATA_8822C) +#define BIT_SET_BT_DATA_8822C(x, v) \ + (BIT_CLEAR_BT_DATA_8822C(x) | BIT_BT_DATA_8822C(v)) + +/* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8822C */ + +#define BIT_SHIFT_WLAN_RPT_TO_8822C 0 +#define BIT_MASK_WLAN_RPT_TO_8822C 0xff +#define BIT_WLAN_RPT_TO_8822C(x) \ + (((x) & BIT_MASK_WLAN_RPT_TO_8822C) << BIT_SHIFT_WLAN_RPT_TO_8822C) +#define BITS_WLAN_RPT_TO_8822C \ + (BIT_MASK_WLAN_RPT_TO_8822C << BIT_SHIFT_WLAN_RPT_TO_8822C) +#define BIT_CLEAR_WLAN_RPT_TO_8822C(x) ((x) & (~BITS_WLAN_RPT_TO_8822C)) +#define BIT_GET_WLAN_RPT_TO_8822C(x) \ + (((x) >> BIT_SHIFT_WLAN_RPT_TO_8822C) & BIT_MASK_WLAN_RPT_TO_8822C) +#define BIT_SET_WLAN_RPT_TO_8822C(x, v) \ + (BIT_CLEAR_WLAN_RPT_TO_8822C(x) | BIT_WLAN_RPT_TO_8822C(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8822C */ + +#define BIT_SHIFT_ISOLATION_CHK_0_8822C 1 +#define BIT_MASK_ISOLATION_CHK_0_8822C 0x7fffff +#define BIT_ISOLATION_CHK_0_8822C(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_0_8822C) \ + << BIT_SHIFT_ISOLATION_CHK_0_8822C) +#define BITS_ISOLATION_CHK_0_8822C \ + (BIT_MASK_ISOLATION_CHK_0_8822C << BIT_SHIFT_ISOLATION_CHK_0_8822C) +#define BIT_CLEAR_ISOLATION_CHK_0_8822C(x) ((x) & (~BITS_ISOLATION_CHK_0_8822C)) +#define BIT_GET_ISOLATION_CHK_0_8822C(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_0_8822C) & \ + BIT_MASK_ISOLATION_CHK_0_8822C) +#define BIT_SET_ISOLATION_CHK_0_8822C(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_0_8822C(x) | BIT_ISOLATION_CHK_0_8822C(v)) + +#define BIT_ISOLATION_EN_8822C BIT(0) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8822C */ + +#define BIT_SHIFT_ISOLATION_CHK_1_8822C 0 +#define BIT_MASK_ISOLATION_CHK_1_8822C 0xffffffffL +#define BIT_ISOLATION_CHK_1_8822C(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_1_8822C) \ + << BIT_SHIFT_ISOLATION_CHK_1_8822C) +#define BITS_ISOLATION_CHK_1_8822C \ + (BIT_MASK_ISOLATION_CHK_1_8822C << BIT_SHIFT_ISOLATION_CHK_1_8822C) +#define BIT_CLEAR_ISOLATION_CHK_1_8822C(x) ((x) & (~BITS_ISOLATION_CHK_1_8822C)) +#define BIT_GET_ISOLATION_CHK_1_8822C(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_1_8822C) & \ + BIT_MASK_ISOLATION_CHK_1_8822C) +#define BIT_SET_ISOLATION_CHK_1_8822C(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_1_8822C(x) | BIT_ISOLATION_CHK_1_8822C(v)) + +/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8822C */ + +#define BIT_SHIFT_ISOLATION_CHK_2_8822C 0 +#define BIT_MASK_ISOLATION_CHK_2_8822C 0xffffff +#define BIT_ISOLATION_CHK_2_8822C(x) \ + (((x) & BIT_MASK_ISOLATION_CHK_2_8822C) \ + << BIT_SHIFT_ISOLATION_CHK_2_8822C) +#define BITS_ISOLATION_CHK_2_8822C \ + (BIT_MASK_ISOLATION_CHK_2_8822C << BIT_SHIFT_ISOLATION_CHK_2_8822C) +#define BIT_CLEAR_ISOLATION_CHK_2_8822C(x) ((x) & (~BITS_ISOLATION_CHK_2_8822C)) +#define BIT_GET_ISOLATION_CHK_2_8822C(x) \ + (((x) >> BIT_SHIFT_ISOLATION_CHK_2_8822C) & \ + BIT_MASK_ISOLATION_CHK_2_8822C) +#define BIT_SET_ISOLATION_CHK_2_8822C(x, v) \ + (BIT_CLEAR_ISOLATION_CHK_2_8822C(x) | BIT_ISOLATION_CHK_2_8822C(v)) + +/* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8822C */ +#define BIT_BT_HID_ISR_8822C BIT(7) +#define BIT_BT_QUERY_ISR_8822C BIT(6) +#define BIT_MAC_NULL_PKT_NOTIFY_ISR_8822C BIT(5) +#define BIT_WLAN_RPT_ISR_8822C BIT(4) +#define BIT_BT_POWER_ISR_8822C BIT(3) +#define BIT_BT_CHANNEL_ISR_8822C BIT(2) +#define BIT_BT_SLOT_CHANGE_ISR_8822C BIT(1) +#define BIT_BT_PROFILE_ISR_8822C BIT(0) + +/* 2 REG_BT_TDMA_TIME_REGISTER_8822C */ + +#define BIT_SHIFT_BT_TIME_8822C 6 +#define BIT_MASK_BT_TIME_8822C 0x3ffffff +#define BIT_BT_TIME_8822C(x) \ + (((x) & BIT_MASK_BT_TIME_8822C) << BIT_SHIFT_BT_TIME_8822C) +#define BITS_BT_TIME_8822C (BIT_MASK_BT_TIME_8822C << BIT_SHIFT_BT_TIME_8822C) +#define BIT_CLEAR_BT_TIME_8822C(x) ((x) & (~BITS_BT_TIME_8822C)) +#define BIT_GET_BT_TIME_8822C(x) \ + (((x) >> BIT_SHIFT_BT_TIME_8822C) & BIT_MASK_BT_TIME_8822C) +#define BIT_SET_BT_TIME_8822C(x, v) \ + (BIT_CLEAR_BT_TIME_8822C(x) | BIT_BT_TIME_8822C(v)) + +#define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822C 0 +#define BIT_MASK_BT_RPT_SAMPLE_RATE_8822C 0x3f +#define BIT_BT_RPT_SAMPLE_RATE_8822C(x) \ + (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8822C) \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822C) +#define BITS_BT_RPT_SAMPLE_RATE_8822C \ + (BIT_MASK_BT_RPT_SAMPLE_RATE_8822C \ + << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822C) +#define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8822C(x) \ + ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8822C)) +#define BIT_GET_BT_RPT_SAMPLE_RATE_8822C(x) \ + (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822C) & \ + BIT_MASK_BT_RPT_SAMPLE_RATE_8822C) +#define BIT_SET_BT_RPT_SAMPLE_RATE_8822C(x, v) \ + (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8822C(x) | \ + BIT_BT_RPT_SAMPLE_RATE_8822C(v)) + +/* 2 REG_BT_ACT_REGISTER_8822C */ + +#define BIT_SHIFT_BT_EISR_EN_8822C 16 +#define BIT_MASK_BT_EISR_EN_8822C 0xff +#define BIT_BT_EISR_EN_8822C(x) \ + (((x) & BIT_MASK_BT_EISR_EN_8822C) << BIT_SHIFT_BT_EISR_EN_8822C) +#define BITS_BT_EISR_EN_8822C \ + (BIT_MASK_BT_EISR_EN_8822C << BIT_SHIFT_BT_EISR_EN_8822C) +#define BIT_CLEAR_BT_EISR_EN_8822C(x) ((x) & (~BITS_BT_EISR_EN_8822C)) +#define BIT_GET_BT_EISR_EN_8822C(x) \ + (((x) >> BIT_SHIFT_BT_EISR_EN_8822C) & BIT_MASK_BT_EISR_EN_8822C) +#define BIT_SET_BT_EISR_EN_8822C(x, v) \ + (BIT_CLEAR_BT_EISR_EN_8822C(x) | BIT_BT_EISR_EN_8822C(v)) + +#define BIT_BT_ACT_FALLING_ISR_8822C BIT(10) +#define BIT_BT_ACT_RISING_ISR_8822C BIT(9) +#define BIT_TDMA_TO_ISR_8822C BIT(8) + +#define BIT_SHIFT_BT_CH_V1_8822C 0 +#define BIT_MASK_BT_CH_V1_8822C 0x7f +#define BIT_BT_CH_V1_8822C(x) \ + (((x) & BIT_MASK_BT_CH_V1_8822C) << BIT_SHIFT_BT_CH_V1_8822C) +#define BITS_BT_CH_V1_8822C \ + (BIT_MASK_BT_CH_V1_8822C << BIT_SHIFT_BT_CH_V1_8822C) +#define BIT_CLEAR_BT_CH_V1_8822C(x) ((x) & (~BITS_BT_CH_V1_8822C)) +#define BIT_GET_BT_CH_V1_8822C(x) \ + (((x) >> BIT_SHIFT_BT_CH_V1_8822C) & BIT_MASK_BT_CH_V1_8822C) +#define BIT_SET_BT_CH_V1_8822C(x, v) \ + (BIT_CLEAR_BT_CH_V1_8822C(x) | BIT_BT_CH_V1_8822C(v)) + +/* 2 REG_OBFF_CTRL_BASIC_8822C */ +#define BIT_OBFF_EN_V1_8822C BIT(31) + +#define BIT_SHIFT_OBFF_STATE_V1_8822C 28 +#define BIT_MASK_OBFF_STATE_V1_8822C 0x3 +#define BIT_OBFF_STATE_V1_8822C(x) \ + (((x) & BIT_MASK_OBFF_STATE_V1_8822C) << BIT_SHIFT_OBFF_STATE_V1_8822C) +#define BITS_OBFF_STATE_V1_8822C \ + (BIT_MASK_OBFF_STATE_V1_8822C << BIT_SHIFT_OBFF_STATE_V1_8822C) +#define BIT_CLEAR_OBFF_STATE_V1_8822C(x) ((x) & (~BITS_OBFF_STATE_V1_8822C)) +#define BIT_GET_OBFF_STATE_V1_8822C(x) \ + (((x) >> BIT_SHIFT_OBFF_STATE_V1_8822C) & BIT_MASK_OBFF_STATE_V1_8822C) +#define BIT_SET_OBFF_STATE_V1_8822C(x, v) \ + (BIT_CLEAR_OBFF_STATE_V1_8822C(x) | BIT_OBFF_STATE_V1_8822C(v)) + +#define BIT_OBFF_ACT_RXDMA_EN_8822C BIT(27) +#define BIT_OBFF_BLOCK_INT_EN_8822C BIT(26) +#define BIT_OBFF_AUTOACT_EN_8822C BIT(25) +#define BIT_OBFF_AUTOIDLE_EN_8822C BIT(24) + +#define BIT_SHIFT_WAKE_MAX_PLS_8822C 20 +#define BIT_MASK_WAKE_MAX_PLS_8822C 0x7 +#define BIT_WAKE_MAX_PLS_8822C(x) \ + (((x) & BIT_MASK_WAKE_MAX_PLS_8822C) << BIT_SHIFT_WAKE_MAX_PLS_8822C) +#define BITS_WAKE_MAX_PLS_8822C \ + (BIT_MASK_WAKE_MAX_PLS_8822C << BIT_SHIFT_WAKE_MAX_PLS_8822C) +#define BIT_CLEAR_WAKE_MAX_PLS_8822C(x) ((x) & (~BITS_WAKE_MAX_PLS_8822C)) +#define BIT_GET_WAKE_MAX_PLS_8822C(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_PLS_8822C) & BIT_MASK_WAKE_MAX_PLS_8822C) +#define BIT_SET_WAKE_MAX_PLS_8822C(x, v) \ + (BIT_CLEAR_WAKE_MAX_PLS_8822C(x) | BIT_WAKE_MAX_PLS_8822C(v)) + +#define BIT_SHIFT_WAKE_MIN_PLS_8822C 16 +#define BIT_MASK_WAKE_MIN_PLS_8822C 0x7 +#define BIT_WAKE_MIN_PLS_8822C(x) \ + (((x) & BIT_MASK_WAKE_MIN_PLS_8822C) << BIT_SHIFT_WAKE_MIN_PLS_8822C) +#define BITS_WAKE_MIN_PLS_8822C \ + (BIT_MASK_WAKE_MIN_PLS_8822C << BIT_SHIFT_WAKE_MIN_PLS_8822C) +#define BIT_CLEAR_WAKE_MIN_PLS_8822C(x) ((x) & (~BITS_WAKE_MIN_PLS_8822C)) +#define BIT_GET_WAKE_MIN_PLS_8822C(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_PLS_8822C) & BIT_MASK_WAKE_MIN_PLS_8822C) +#define BIT_SET_WAKE_MIN_PLS_8822C(x, v) \ + (BIT_CLEAR_WAKE_MIN_PLS_8822C(x) | BIT_WAKE_MIN_PLS_8822C(v)) + +#define BIT_SHIFT_WAKE_MAX_F2F_8822C 12 +#define BIT_MASK_WAKE_MAX_F2F_8822C 0x7 +#define BIT_WAKE_MAX_F2F_8822C(x) \ + (((x) & BIT_MASK_WAKE_MAX_F2F_8822C) << BIT_SHIFT_WAKE_MAX_F2F_8822C) +#define BITS_WAKE_MAX_F2F_8822C \ + (BIT_MASK_WAKE_MAX_F2F_8822C << BIT_SHIFT_WAKE_MAX_F2F_8822C) +#define BIT_CLEAR_WAKE_MAX_F2F_8822C(x) ((x) & (~BITS_WAKE_MAX_F2F_8822C)) +#define BIT_GET_WAKE_MAX_F2F_8822C(x) \ + (((x) >> BIT_SHIFT_WAKE_MAX_F2F_8822C) & BIT_MASK_WAKE_MAX_F2F_8822C) +#define BIT_SET_WAKE_MAX_F2F_8822C(x, v) \ + (BIT_CLEAR_WAKE_MAX_F2F_8822C(x) | BIT_WAKE_MAX_F2F_8822C(v)) + +#define BIT_SHIFT_WAKE_MIN_F2F_8822C 8 +#define BIT_MASK_WAKE_MIN_F2F_8822C 0x7 +#define BIT_WAKE_MIN_F2F_8822C(x) \ + (((x) & BIT_MASK_WAKE_MIN_F2F_8822C) << BIT_SHIFT_WAKE_MIN_F2F_8822C) +#define BITS_WAKE_MIN_F2F_8822C \ + (BIT_MASK_WAKE_MIN_F2F_8822C << BIT_SHIFT_WAKE_MIN_F2F_8822C) +#define BIT_CLEAR_WAKE_MIN_F2F_8822C(x) ((x) & (~BITS_WAKE_MIN_F2F_8822C)) +#define BIT_GET_WAKE_MIN_F2F_8822C(x) \ + (((x) >> BIT_SHIFT_WAKE_MIN_F2F_8822C) & BIT_MASK_WAKE_MIN_F2F_8822C) +#define BIT_SET_WAKE_MIN_F2F_8822C(x, v) \ + (BIT_CLEAR_WAKE_MIN_F2F_8822C(x) | BIT_WAKE_MIN_F2F_8822C(v)) + +#define BIT_APP_CPU_ACT_V1_8822C BIT(3) +#define BIT_APP_OBFF_V1_8822C BIT(2) +#define BIT_APP_IDLE_V1_8822C BIT(1) +#define BIT_APP_INIT_V1_8822C BIT(0) + +/* 2 REG_OBFF_CTRL2_TIMER_8822C */ + +#define BIT_SHIFT_RX_HIGH_TIMER_IDX_8822C 24 +#define BIT_MASK_RX_HIGH_TIMER_IDX_8822C 0x7 +#define BIT_RX_HIGH_TIMER_IDX_8822C(x) \ + (((x) & BIT_MASK_RX_HIGH_TIMER_IDX_8822C) \ + << BIT_SHIFT_RX_HIGH_TIMER_IDX_8822C) +#define BITS_RX_HIGH_TIMER_IDX_8822C \ + (BIT_MASK_RX_HIGH_TIMER_IDX_8822C << BIT_SHIFT_RX_HIGH_TIMER_IDX_8822C) +#define BIT_CLEAR_RX_HIGH_TIMER_IDX_8822C(x) \ + ((x) & (~BITS_RX_HIGH_TIMER_IDX_8822C)) +#define BIT_GET_RX_HIGH_TIMER_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX_8822C) & \ + BIT_MASK_RX_HIGH_TIMER_IDX_8822C) +#define BIT_SET_RX_HIGH_TIMER_IDX_8822C(x, v) \ + (BIT_CLEAR_RX_HIGH_TIMER_IDX_8822C(x) | BIT_RX_HIGH_TIMER_IDX_8822C(v)) + +#define BIT_SHIFT_RX_MED_TIMER_IDX_8822C 16 +#define BIT_MASK_RX_MED_TIMER_IDX_8822C 0x7 +#define BIT_RX_MED_TIMER_IDX_8822C(x) \ + (((x) & BIT_MASK_RX_MED_TIMER_IDX_8822C) \ + << BIT_SHIFT_RX_MED_TIMER_IDX_8822C) +#define BITS_RX_MED_TIMER_IDX_8822C \ + (BIT_MASK_RX_MED_TIMER_IDX_8822C << BIT_SHIFT_RX_MED_TIMER_IDX_8822C) +#define BIT_CLEAR_RX_MED_TIMER_IDX_8822C(x) \ + ((x) & (~BITS_RX_MED_TIMER_IDX_8822C)) +#define BIT_GET_RX_MED_TIMER_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX_8822C) & \ + BIT_MASK_RX_MED_TIMER_IDX_8822C) +#define BIT_SET_RX_MED_TIMER_IDX_8822C(x, v) \ + (BIT_CLEAR_RX_MED_TIMER_IDX_8822C(x) | BIT_RX_MED_TIMER_IDX_8822C(v)) + +#define BIT_SHIFT_RX_LOW_TIMER_IDX_8822C 8 +#define BIT_MASK_RX_LOW_TIMER_IDX_8822C 0x7 +#define BIT_RX_LOW_TIMER_IDX_8822C(x) \ + (((x) & BIT_MASK_RX_LOW_TIMER_IDX_8822C) \ + << BIT_SHIFT_RX_LOW_TIMER_IDX_8822C) +#define BITS_RX_LOW_TIMER_IDX_8822C \ + (BIT_MASK_RX_LOW_TIMER_IDX_8822C << BIT_SHIFT_RX_LOW_TIMER_IDX_8822C) +#define BIT_CLEAR_RX_LOW_TIMER_IDX_8822C(x) \ + ((x) & (~BITS_RX_LOW_TIMER_IDX_8822C)) +#define BIT_GET_RX_LOW_TIMER_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX_8822C) & \ + BIT_MASK_RX_LOW_TIMER_IDX_8822C) +#define BIT_SET_RX_LOW_TIMER_IDX_8822C(x, v) \ + (BIT_CLEAR_RX_LOW_TIMER_IDX_8822C(x) | BIT_RX_LOW_TIMER_IDX_8822C(v)) + +#define BIT_SHIFT_OBFF_INT_TIMER_IDX_8822C 0 +#define BIT_MASK_OBFF_INT_TIMER_IDX_8822C 0x7 +#define BIT_OBFF_INT_TIMER_IDX_8822C(x) \ + (((x) & BIT_MASK_OBFF_INT_TIMER_IDX_8822C) \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8822C) +#define BITS_OBFF_INT_TIMER_IDX_8822C \ + (BIT_MASK_OBFF_INT_TIMER_IDX_8822C \ + << BIT_SHIFT_OBFF_INT_TIMER_IDX_8822C) +#define BIT_CLEAR_OBFF_INT_TIMER_IDX_8822C(x) \ + ((x) & (~BITS_OBFF_INT_TIMER_IDX_8822C)) +#define BIT_GET_OBFF_INT_TIMER_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX_8822C) & \ + BIT_MASK_OBFF_INT_TIMER_IDX_8822C) +#define BIT_SET_OBFF_INT_TIMER_IDX_8822C(x, v) \ + (BIT_CLEAR_OBFF_INT_TIMER_IDX_8822C(x) | \ + BIT_OBFF_INT_TIMER_IDX_8822C(v)) + +/* 2 REG_LTR_CTRL_BASIC_8822C */ +#define BIT_LTR_EN_V1_8822C BIT(31) +#define BIT_LTR_HW_EN_V1_8822C BIT(30) +#define BIT_LRT_ACT_CTS_EN_8822C BIT(29) +#define BIT_LTR_ACT_RXPKT_EN_8822C BIT(28) +#define BIT_LTR_ACT_RXDMA_EN_8822C BIT(27) +#define BIT_LTR_IDLE_NO_SNOOP_8822C BIT(26) +#define BIT_SPDUP_MGTPKT_8822C BIT(25) +#define BIT_RX_AGG_EN_8822C BIT(24) +#define BIT_APP_LTR_ACT_8822C BIT(23) +#define BIT_APP_LTR_IDLE_8822C BIT(22) + +#define BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822C 20 +#define BIT_MASK_HIGH_RATE_TRIG_SEL_8822C 0x3 +#define BIT_HIGH_RATE_TRIG_SEL_8822C(x) \ + (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL_8822C) \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822C) +#define BITS_HIGH_RATE_TRIG_SEL_8822C \ + (BIT_MASK_HIGH_RATE_TRIG_SEL_8822C \ + << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822C) +#define BIT_CLEAR_HIGH_RATE_TRIG_SEL_8822C(x) \ + ((x) & (~BITS_HIGH_RATE_TRIG_SEL_8822C)) +#define BIT_GET_HIGH_RATE_TRIG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822C) & \ + BIT_MASK_HIGH_RATE_TRIG_SEL_8822C) +#define BIT_SET_HIGH_RATE_TRIG_SEL_8822C(x, v) \ + (BIT_CLEAR_HIGH_RATE_TRIG_SEL_8822C(x) | \ + BIT_HIGH_RATE_TRIG_SEL_8822C(v)) + +#define BIT_SHIFT_MED_RATE_TRIG_SEL_8822C 18 +#define BIT_MASK_MED_RATE_TRIG_SEL_8822C 0x3 +#define BIT_MED_RATE_TRIG_SEL_8822C(x) \ + (((x) & BIT_MASK_MED_RATE_TRIG_SEL_8822C) \ + << BIT_SHIFT_MED_RATE_TRIG_SEL_8822C) +#define BITS_MED_RATE_TRIG_SEL_8822C \ + (BIT_MASK_MED_RATE_TRIG_SEL_8822C << BIT_SHIFT_MED_RATE_TRIG_SEL_8822C) +#define BIT_CLEAR_MED_RATE_TRIG_SEL_8822C(x) \ + ((x) & (~BITS_MED_RATE_TRIG_SEL_8822C)) +#define BIT_GET_MED_RATE_TRIG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL_8822C) & \ + BIT_MASK_MED_RATE_TRIG_SEL_8822C) +#define BIT_SET_MED_RATE_TRIG_SEL_8822C(x, v) \ + (BIT_CLEAR_MED_RATE_TRIG_SEL_8822C(x) | BIT_MED_RATE_TRIG_SEL_8822C(v)) + +#define BIT_SHIFT_LOW_RATE_TRIG_SEL_8822C 16 +#define BIT_MASK_LOW_RATE_TRIG_SEL_8822C 0x3 +#define BIT_LOW_RATE_TRIG_SEL_8822C(x) \ + (((x) & BIT_MASK_LOW_RATE_TRIG_SEL_8822C) \ + << BIT_SHIFT_LOW_RATE_TRIG_SEL_8822C) +#define BITS_LOW_RATE_TRIG_SEL_8822C \ + (BIT_MASK_LOW_RATE_TRIG_SEL_8822C << BIT_SHIFT_LOW_RATE_TRIG_SEL_8822C) +#define BIT_CLEAR_LOW_RATE_TRIG_SEL_8822C(x) \ + ((x) & (~BITS_LOW_RATE_TRIG_SEL_8822C)) +#define BIT_GET_LOW_RATE_TRIG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL_8822C) & \ + BIT_MASK_LOW_RATE_TRIG_SEL_8822C) +#define BIT_SET_LOW_RATE_TRIG_SEL_8822C(x, v) \ + (BIT_CLEAR_LOW_RATE_TRIG_SEL_8822C(x) | BIT_LOW_RATE_TRIG_SEL_8822C(v)) + +#define BIT_SHIFT_HIGH_RATE_BD_IDX_8822C 8 +#define BIT_MASK_HIGH_RATE_BD_IDX_8822C 0x7f +#define BIT_HIGH_RATE_BD_IDX_8822C(x) \ + (((x) & BIT_MASK_HIGH_RATE_BD_IDX_8822C) \ + << BIT_SHIFT_HIGH_RATE_BD_IDX_8822C) +#define BITS_HIGH_RATE_BD_IDX_8822C \ + (BIT_MASK_HIGH_RATE_BD_IDX_8822C << BIT_SHIFT_HIGH_RATE_BD_IDX_8822C) +#define BIT_CLEAR_HIGH_RATE_BD_IDX_8822C(x) \ + ((x) & (~BITS_HIGH_RATE_BD_IDX_8822C)) +#define BIT_GET_HIGH_RATE_BD_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX_8822C) & \ + BIT_MASK_HIGH_RATE_BD_IDX_8822C) +#define BIT_SET_HIGH_RATE_BD_IDX_8822C(x, v) \ + (BIT_CLEAR_HIGH_RATE_BD_IDX_8822C(x) | BIT_HIGH_RATE_BD_IDX_8822C(v)) + +#define BIT_SHIFT_LOW_RATE_BD_IDX_8822C 0 +#define BIT_MASK_LOW_RATE_BD_IDX_8822C 0x7f +#define BIT_LOW_RATE_BD_IDX_8822C(x) \ + (((x) & BIT_MASK_LOW_RATE_BD_IDX_8822C) \ + << BIT_SHIFT_LOW_RATE_BD_IDX_8822C) +#define BITS_LOW_RATE_BD_IDX_8822C \ + (BIT_MASK_LOW_RATE_BD_IDX_8822C << BIT_SHIFT_LOW_RATE_BD_IDX_8822C) +#define BIT_CLEAR_LOW_RATE_BD_IDX_8822C(x) ((x) & (~BITS_LOW_RATE_BD_IDX_8822C)) +#define BIT_GET_LOW_RATE_BD_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX_8822C) & \ + BIT_MASK_LOW_RATE_BD_IDX_8822C) +#define BIT_SET_LOW_RATE_BD_IDX_8822C(x, v) \ + (BIT_CLEAR_LOW_RATE_BD_IDX_8822C(x) | BIT_LOW_RATE_BD_IDX_8822C(v)) + +/* 2 REG_LTR_CTRL2_TIMER_THRESHOLD_8822C */ + +#define BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822C 24 +#define BIT_MASK_RX_EMPTY_TIMER_IDX_8822C 0x7 +#define BIT_RX_EMPTY_TIMER_IDX_8822C(x) \ + (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX_8822C) \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822C) +#define BITS_RX_EMPTY_TIMER_IDX_8822C \ + (BIT_MASK_RX_EMPTY_TIMER_IDX_8822C \ + << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822C) +#define BIT_CLEAR_RX_EMPTY_TIMER_IDX_8822C(x) \ + ((x) & (~BITS_RX_EMPTY_TIMER_IDX_8822C)) +#define BIT_GET_RX_EMPTY_TIMER_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822C) & \ + BIT_MASK_RX_EMPTY_TIMER_IDX_8822C) +#define BIT_SET_RX_EMPTY_TIMER_IDX_8822C(x, v) \ + (BIT_CLEAR_RX_EMPTY_TIMER_IDX_8822C(x) | \ + BIT_RX_EMPTY_TIMER_IDX_8822C(v)) + +#define BIT_SHIFT_RX_AFULL_TH_IDX_8822C 20 +#define BIT_MASK_RX_AFULL_TH_IDX_8822C 0x7 +#define BIT_RX_AFULL_TH_IDX_8822C(x) \ + (((x) & BIT_MASK_RX_AFULL_TH_IDX_8822C) \ + << BIT_SHIFT_RX_AFULL_TH_IDX_8822C) +#define BITS_RX_AFULL_TH_IDX_8822C \ + (BIT_MASK_RX_AFULL_TH_IDX_8822C << BIT_SHIFT_RX_AFULL_TH_IDX_8822C) +#define BIT_CLEAR_RX_AFULL_TH_IDX_8822C(x) ((x) & (~BITS_RX_AFULL_TH_IDX_8822C)) +#define BIT_GET_RX_AFULL_TH_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX_8822C) & \ + BIT_MASK_RX_AFULL_TH_IDX_8822C) +#define BIT_SET_RX_AFULL_TH_IDX_8822C(x, v) \ + (BIT_CLEAR_RX_AFULL_TH_IDX_8822C(x) | BIT_RX_AFULL_TH_IDX_8822C(v)) + +#define BIT_SHIFT_RX_HIGH_TH_IDX_8822C 16 +#define BIT_MASK_RX_HIGH_TH_IDX_8822C 0x7 +#define BIT_RX_HIGH_TH_IDX_8822C(x) \ + (((x) & BIT_MASK_RX_HIGH_TH_IDX_8822C) \ + << BIT_SHIFT_RX_HIGH_TH_IDX_8822C) +#define BITS_RX_HIGH_TH_IDX_8822C \ + (BIT_MASK_RX_HIGH_TH_IDX_8822C << BIT_SHIFT_RX_HIGH_TH_IDX_8822C) +#define BIT_CLEAR_RX_HIGH_TH_IDX_8822C(x) ((x) & (~BITS_RX_HIGH_TH_IDX_8822C)) +#define BIT_GET_RX_HIGH_TH_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX_8822C) & \ + BIT_MASK_RX_HIGH_TH_IDX_8822C) +#define BIT_SET_RX_HIGH_TH_IDX_8822C(x, v) \ + (BIT_CLEAR_RX_HIGH_TH_IDX_8822C(x) | BIT_RX_HIGH_TH_IDX_8822C(v)) + +#define BIT_SHIFT_RX_MED_TH_IDX_8822C 12 +#define BIT_MASK_RX_MED_TH_IDX_8822C 0x7 +#define BIT_RX_MED_TH_IDX_8822C(x) \ + (((x) & BIT_MASK_RX_MED_TH_IDX_8822C) << BIT_SHIFT_RX_MED_TH_IDX_8822C) +#define BITS_RX_MED_TH_IDX_8822C \ + (BIT_MASK_RX_MED_TH_IDX_8822C << BIT_SHIFT_RX_MED_TH_IDX_8822C) +#define BIT_CLEAR_RX_MED_TH_IDX_8822C(x) ((x) & (~BITS_RX_MED_TH_IDX_8822C)) +#define BIT_GET_RX_MED_TH_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RX_MED_TH_IDX_8822C) & BIT_MASK_RX_MED_TH_IDX_8822C) +#define BIT_SET_RX_MED_TH_IDX_8822C(x, v) \ + (BIT_CLEAR_RX_MED_TH_IDX_8822C(x) | BIT_RX_MED_TH_IDX_8822C(v)) + +#define BIT_SHIFT_RX_LOW_TH_IDX_8822C 8 +#define BIT_MASK_RX_LOW_TH_IDX_8822C 0x7 +#define BIT_RX_LOW_TH_IDX_8822C(x) \ + (((x) & BIT_MASK_RX_LOW_TH_IDX_8822C) << BIT_SHIFT_RX_LOW_TH_IDX_8822C) +#define BITS_RX_LOW_TH_IDX_8822C \ + (BIT_MASK_RX_LOW_TH_IDX_8822C << BIT_SHIFT_RX_LOW_TH_IDX_8822C) +#define BIT_CLEAR_RX_LOW_TH_IDX_8822C(x) ((x) & (~BITS_RX_LOW_TH_IDX_8822C)) +#define BIT_GET_RX_LOW_TH_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_RX_LOW_TH_IDX_8822C) & BIT_MASK_RX_LOW_TH_IDX_8822C) +#define BIT_SET_RX_LOW_TH_IDX_8822C(x, v) \ + (BIT_CLEAR_RX_LOW_TH_IDX_8822C(x) | BIT_RX_LOW_TH_IDX_8822C(v)) + +#define BIT_SHIFT_LTR_SPACE_IDX_8822C 4 +#define BIT_MASK_LTR_SPACE_IDX_8822C 0x3 +#define BIT_LTR_SPACE_IDX_8822C(x) \ + (((x) & BIT_MASK_LTR_SPACE_IDX_8822C) << BIT_SHIFT_LTR_SPACE_IDX_8822C) +#define BITS_LTR_SPACE_IDX_8822C \ + (BIT_MASK_LTR_SPACE_IDX_8822C << BIT_SHIFT_LTR_SPACE_IDX_8822C) +#define BIT_CLEAR_LTR_SPACE_IDX_8822C(x) ((x) & (~BITS_LTR_SPACE_IDX_8822C)) +#define BIT_GET_LTR_SPACE_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_LTR_SPACE_IDX_8822C) & BIT_MASK_LTR_SPACE_IDX_8822C) +#define BIT_SET_LTR_SPACE_IDX_8822C(x, v) \ + (BIT_CLEAR_LTR_SPACE_IDX_8822C(x) | BIT_LTR_SPACE_IDX_8822C(v)) + +#define BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822C 0 +#define BIT_MASK_LTR_IDLE_TIMER_IDX_8822C 0x7 +#define BIT_LTR_IDLE_TIMER_IDX_8822C(x) \ + (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX_8822C) \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822C) +#define BITS_LTR_IDLE_TIMER_IDX_8822C \ + (BIT_MASK_LTR_IDLE_TIMER_IDX_8822C \ + << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822C) +#define BIT_CLEAR_LTR_IDLE_TIMER_IDX_8822C(x) \ + ((x) & (~BITS_LTR_IDLE_TIMER_IDX_8822C)) +#define BIT_GET_LTR_IDLE_TIMER_IDX_8822C(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822C) & \ + BIT_MASK_LTR_IDLE_TIMER_IDX_8822C) +#define BIT_SET_LTR_IDLE_TIMER_IDX_8822C(x, v) \ + (BIT_CLEAR_LTR_IDLE_TIMER_IDX_8822C(x) | \ + BIT_LTR_IDLE_TIMER_IDX_8822C(v)) + +/* 2 REG_LTR_IDLE_LATENCY_V1_8822C */ + +#define BIT_SHIFT_LTR_IDLE_L_8822C 0 +#define BIT_MASK_LTR_IDLE_L_8822C 0xffffffffL +#define BIT_LTR_IDLE_L_8822C(x) \ + (((x) & BIT_MASK_LTR_IDLE_L_8822C) << BIT_SHIFT_LTR_IDLE_L_8822C) +#define BITS_LTR_IDLE_L_8822C \ + (BIT_MASK_LTR_IDLE_L_8822C << BIT_SHIFT_LTR_IDLE_L_8822C) +#define BIT_CLEAR_LTR_IDLE_L_8822C(x) ((x) & (~BITS_LTR_IDLE_L_8822C)) +#define BIT_GET_LTR_IDLE_L_8822C(x) \ + (((x) >> BIT_SHIFT_LTR_IDLE_L_8822C) & BIT_MASK_LTR_IDLE_L_8822C) +#define BIT_SET_LTR_IDLE_L_8822C(x, v) \ + (BIT_CLEAR_LTR_IDLE_L_8822C(x) | BIT_LTR_IDLE_L_8822C(v)) + +/* 2 REG_LTR_ACTIVE_LATENCY_V1_8822C */ + +#define BIT_SHIFT_LTR_ACT_L_8822C 0 +#define BIT_MASK_LTR_ACT_L_8822C 0xffffffffL +#define BIT_LTR_ACT_L_8822C(x) \ + (((x) & BIT_MASK_LTR_ACT_L_8822C) << BIT_SHIFT_LTR_ACT_L_8822C) +#define BITS_LTR_ACT_L_8822C \ + (BIT_MASK_LTR_ACT_L_8822C << BIT_SHIFT_LTR_ACT_L_8822C) +#define BIT_CLEAR_LTR_ACT_L_8822C(x) ((x) & (~BITS_LTR_ACT_L_8822C)) +#define BIT_GET_LTR_ACT_L_8822C(x) \ + (((x) >> BIT_SHIFT_LTR_ACT_L_8822C) & BIT_MASK_LTR_ACT_L_8822C) +#define BIT_SET_LTR_ACT_L_8822C(x, v) \ + (BIT_CLEAR_LTR_ACT_L_8822C(x) | BIT_LTR_ACT_L_8822C(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_8822C */ + +#define BIT_SHIFT_TRAIN_STA_ADDR_0_8822C 0 +#define BIT_MASK_TRAIN_STA_ADDR_0_8822C 0xffffffffL +#define BIT_TRAIN_STA_ADDR_0_8822C(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_0_8822C) \ + << BIT_SHIFT_TRAIN_STA_ADDR_0_8822C) +#define BITS_TRAIN_STA_ADDR_0_8822C \ + (BIT_MASK_TRAIN_STA_ADDR_0_8822C << BIT_SHIFT_TRAIN_STA_ADDR_0_8822C) +#define BIT_CLEAR_TRAIN_STA_ADDR_0_8822C(x) \ + ((x) & (~BITS_TRAIN_STA_ADDR_0_8822C)) +#define BIT_GET_TRAIN_STA_ADDR_0_8822C(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_0_8822C) & \ + BIT_MASK_TRAIN_STA_ADDR_0_8822C) +#define BIT_SET_TRAIN_STA_ADDR_0_8822C(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_0_8822C(x) | BIT_TRAIN_STA_ADDR_0_8822C(v)) + +/* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_1_8822C */ +#define BIT_ANTTRN_SWITCH_8822C BIT(19) +#define BIT_APPEND_MACID_IN_RESP_EN_1_8822C BIT(18) +#define BIT_ADDR2_MATCH_EN_1_8822C BIT(17) +#define BIT_ANTTRN_EN_1_8822C BIT(16) + +#define BIT_SHIFT_TRAIN_STA_ADDR_1_8822C 0 +#define BIT_MASK_TRAIN_STA_ADDR_1_8822C 0xffff +#define BIT_TRAIN_STA_ADDR_1_8822C(x) \ + (((x) & BIT_MASK_TRAIN_STA_ADDR_1_8822C) \ + << BIT_SHIFT_TRAIN_STA_ADDR_1_8822C) +#define BITS_TRAIN_STA_ADDR_1_8822C \ + (BIT_MASK_TRAIN_STA_ADDR_1_8822C << BIT_SHIFT_TRAIN_STA_ADDR_1_8822C) +#define BIT_CLEAR_TRAIN_STA_ADDR_1_8822C(x) \ + ((x) & (~BITS_TRAIN_STA_ADDR_1_8822C)) +#define BIT_GET_TRAIN_STA_ADDR_1_8822C(x) \ + (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_1_8822C) & \ + BIT_MASK_TRAIN_STA_ADDR_1_8822C) +#define BIT_SET_TRAIN_STA_ADDR_1_8822C(x, v) \ + (BIT_CLEAR_TRAIN_STA_ADDR_1_8822C(x) | BIT_TRAIN_STA_ADDR_1_8822C(v)) + +/* 2 REG_WMAC_PKTCNT_RWD_8822C */ + +#define BIT_SHIFT_PKTCNT_BSSIDMAP_8822C 4 +#define BIT_MASK_PKTCNT_BSSIDMAP_8822C 0xf +#define BIT_PKTCNT_BSSIDMAP_8822C(x) \ + (((x) & BIT_MASK_PKTCNT_BSSIDMAP_8822C) \ + << BIT_SHIFT_PKTCNT_BSSIDMAP_8822C) +#define BITS_PKTCNT_BSSIDMAP_8822C \ + (BIT_MASK_PKTCNT_BSSIDMAP_8822C << BIT_SHIFT_PKTCNT_BSSIDMAP_8822C) +#define BIT_CLEAR_PKTCNT_BSSIDMAP_8822C(x) ((x) & (~BITS_PKTCNT_BSSIDMAP_8822C)) +#define BIT_GET_PKTCNT_BSSIDMAP_8822C(x) \ + (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP_8822C) & \ + BIT_MASK_PKTCNT_BSSIDMAP_8822C) +#define BIT_SET_PKTCNT_BSSIDMAP_8822C(x, v) \ + (BIT_CLEAR_PKTCNT_BSSIDMAP_8822C(x) | BIT_PKTCNT_BSSIDMAP_8822C(v)) + +#define BIT_PKTCNT_CNTRST_8822C BIT(1) +#define BIT_PKTCNT_CNTEN_8822C BIT(0) + +/* 2 REG_WMAC_PKTCNT_CTRL_8822C */ +#define BIT_WMAC_PKTCNT_TRST_8822C BIT(9) +#define BIT_WMAC_PKTCNT_FEN_8822C BIT(8) + +#define BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822C 0 +#define BIT_MASK_WMAC_PKTCNT_CFGAD_8822C 0xff +#define BIT_WMAC_PKTCNT_CFGAD_8822C(x) \ + (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD_8822C) \ + << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822C) +#define BITS_WMAC_PKTCNT_CFGAD_8822C \ + (BIT_MASK_WMAC_PKTCNT_CFGAD_8822C << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822C) +#define BIT_CLEAR_WMAC_PKTCNT_CFGAD_8822C(x) \ + ((x) & (~BITS_WMAC_PKTCNT_CFGAD_8822C)) +#define BIT_GET_WMAC_PKTCNT_CFGAD_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822C) & \ + BIT_MASK_WMAC_PKTCNT_CFGAD_8822C) +#define BIT_SET_WMAC_PKTCNT_CFGAD_8822C(x, v) \ + (BIT_CLEAR_WMAC_PKTCNT_CFGAD_8822C(x) | BIT_WMAC_PKTCNT_CFGAD_8822C(v)) + +/* 2 REG_IQ_DUMP_8822C */ + +#define BIT_SHIFT_DUMP_OK_ADDR_8822C 16 +#define BIT_MASK_DUMP_OK_ADDR_8822C 0xffff +#define BIT_DUMP_OK_ADDR_8822C(x) \ + (((x) & BIT_MASK_DUMP_OK_ADDR_8822C) << BIT_SHIFT_DUMP_OK_ADDR_8822C) +#define BITS_DUMP_OK_ADDR_8822C \ + (BIT_MASK_DUMP_OK_ADDR_8822C << BIT_SHIFT_DUMP_OK_ADDR_8822C) +#define BIT_CLEAR_DUMP_OK_ADDR_8822C(x) ((x) & (~BITS_DUMP_OK_ADDR_8822C)) +#define BIT_GET_DUMP_OK_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_DUMP_OK_ADDR_8822C) & BIT_MASK_DUMP_OK_ADDR_8822C) +#define BIT_SET_DUMP_OK_ADDR_8822C(x, v) \ + (BIT_CLEAR_DUMP_OK_ADDR_8822C(x) | BIT_DUMP_OK_ADDR_8822C(v)) + +#define BIT_MACDBG_TRIG_IQDUMP_8822C BIT(15) + +#define BIT_SHIFT_R_TRIG_TIME_SEL_8822C 8 +#define BIT_MASK_R_TRIG_TIME_SEL_8822C 0x7f +#define BIT_R_TRIG_TIME_SEL_8822C(x) \ + (((x) & BIT_MASK_R_TRIG_TIME_SEL_8822C) \ + << BIT_SHIFT_R_TRIG_TIME_SEL_8822C) +#define BITS_R_TRIG_TIME_SEL_8822C \ + (BIT_MASK_R_TRIG_TIME_SEL_8822C << BIT_SHIFT_R_TRIG_TIME_SEL_8822C) +#define BIT_CLEAR_R_TRIG_TIME_SEL_8822C(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8822C)) +#define BIT_GET_R_TRIG_TIME_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8822C) & \ + BIT_MASK_R_TRIG_TIME_SEL_8822C) +#define BIT_SET_R_TRIG_TIME_SEL_8822C(x, v) \ + (BIT_CLEAR_R_TRIG_TIME_SEL_8822C(x) | BIT_R_TRIG_TIME_SEL_8822C(v)) + +#define BIT_SHIFT_R_MAC_TRIG_SEL_8822C 6 +#define BIT_MASK_R_MAC_TRIG_SEL_8822C 0x3 +#define BIT_R_MAC_TRIG_SEL_8822C(x) \ + (((x) & BIT_MASK_R_MAC_TRIG_SEL_8822C) \ + << BIT_SHIFT_R_MAC_TRIG_SEL_8822C) +#define BITS_R_MAC_TRIG_SEL_8822C \ + (BIT_MASK_R_MAC_TRIG_SEL_8822C << BIT_SHIFT_R_MAC_TRIG_SEL_8822C) +#define BIT_CLEAR_R_MAC_TRIG_SEL_8822C(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8822C)) +#define BIT_GET_R_MAC_TRIG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8822C) & \ + BIT_MASK_R_MAC_TRIG_SEL_8822C) +#define BIT_SET_R_MAC_TRIG_SEL_8822C(x, v) \ + (BIT_CLEAR_R_MAC_TRIG_SEL_8822C(x) | BIT_R_MAC_TRIG_SEL_8822C(v)) + +#define BIT_MAC_TRIG_REG_8822C BIT(5) + +#define BIT_SHIFT_R_LEVEL_PULSE_SEL_8822C 3 +#define BIT_MASK_R_LEVEL_PULSE_SEL_8822C 0x3 +#define BIT_R_LEVEL_PULSE_SEL_8822C(x) \ + (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8822C) \ + << BIT_SHIFT_R_LEVEL_PULSE_SEL_8822C) +#define BITS_R_LEVEL_PULSE_SEL_8822C \ + (BIT_MASK_R_LEVEL_PULSE_SEL_8822C << BIT_SHIFT_R_LEVEL_PULSE_SEL_8822C) +#define BIT_CLEAR_R_LEVEL_PULSE_SEL_8822C(x) \ + ((x) & (~BITS_R_LEVEL_PULSE_SEL_8822C)) +#define BIT_GET_R_LEVEL_PULSE_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8822C) & \ + BIT_MASK_R_LEVEL_PULSE_SEL_8822C) +#define BIT_SET_R_LEVEL_PULSE_SEL_8822C(x, v) \ + (BIT_CLEAR_R_LEVEL_PULSE_SEL_8822C(x) | BIT_R_LEVEL_PULSE_SEL_8822C(v)) + +#define BIT_EN_LA_MAC_8822C BIT(2) +#define BIT_R_EN_IQDUMP_8822C BIT(1) +#define BIT_R_IQDATA_DUMP_8822C BIT(0) + +/* 2 REG_IQ_DUMP_1_8822C */ + +#define BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8822C 0 +#define BIT_MASK_R_WMAC_MASK_LA_MAC_1_8822C 0xffffffffL +#define BIT_R_WMAC_MASK_LA_MAC_1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_1_8822C) \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8822C) +#define BITS_R_WMAC_MASK_LA_MAC_1_8822C \ + (BIT_MASK_R_WMAC_MASK_LA_MAC_1_8822C \ + << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8822C) +#define BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8822C(x) \ + ((x) & (~BITS_R_WMAC_MASK_LA_MAC_1_8822C)) +#define BIT_GET_R_WMAC_MASK_LA_MAC_1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8822C) & \ + BIT_MASK_R_WMAC_MASK_LA_MAC_1_8822C) +#define BIT_SET_R_WMAC_MASK_LA_MAC_1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8822C(x) | \ + BIT_R_WMAC_MASK_LA_MAC_1_8822C(v)) + +/* 2 REG_IQ_DUMP_2_8822C */ + +#define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8822C 0 +#define BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8822C 0xffffffffL +#define BIT_R_WMAC_MATCH_REF_MAC_2_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8822C) \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8822C) +#define BITS_R_WMAC_MATCH_REF_MAC_2_8822C \ + (BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8822C \ + << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8822C) +#define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8822C(x) \ + ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_2_8822C)) +#define BIT_GET_R_WMAC_MATCH_REF_MAC_2_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8822C) & \ + BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8822C) +#define BIT_SET_R_WMAC_MATCH_REF_MAC_2_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8822C(x) | \ + BIT_R_WMAC_MATCH_REF_MAC_2_8822C(v)) + +/* 2 REG_WMAC_FTM_CTL_8822C */ +#define BIT_RXFTM_TXACK_SC_8822C BIT(6) +#define BIT_RXFTM_TXACK_BW_8822C BIT(5) +#define BIT_RXFTM_EN_8822C BIT(3) +#define BIT_RXFTMREQ_BYDRV_8822C BIT(2) +#define BIT_RXFTMREQ_EN_8822C BIT(1) +#define BIT_FTM_EN_8822C BIT(0) + +/* 2 REG_WMAC_IQ_MDPK_FUNC_8822C */ + +/* 2 REG_WMAC_OPTION_FUNCTION_8822C */ + +#define BIT_SHIFT_R_OFDM_LEN_V1_8822C 16 +#define BIT_MASK_R_OFDM_LEN_V1_8822C 0xffff +#define BIT_R_OFDM_LEN_V1_8822C(x) \ + (((x) & BIT_MASK_R_OFDM_LEN_V1_8822C) << BIT_SHIFT_R_OFDM_LEN_V1_8822C) +#define BITS_R_OFDM_LEN_V1_8822C \ + (BIT_MASK_R_OFDM_LEN_V1_8822C << BIT_SHIFT_R_OFDM_LEN_V1_8822C) +#define BIT_CLEAR_R_OFDM_LEN_V1_8822C(x) ((x) & (~BITS_R_OFDM_LEN_V1_8822C)) +#define BIT_GET_R_OFDM_LEN_V1_8822C(x) \ + (((x) >> BIT_SHIFT_R_OFDM_LEN_V1_8822C) & BIT_MASK_R_OFDM_LEN_V1_8822C) +#define BIT_SET_R_OFDM_LEN_V1_8822C(x, v) \ + (BIT_CLEAR_R_OFDM_LEN_V1_8822C(x) | BIT_R_OFDM_LEN_V1_8822C(v)) + +#define BIT_SHIFT_R_CCK_LEN_8822C 0 +#define BIT_MASK_R_CCK_LEN_8822C 0xffff +#define BIT_R_CCK_LEN_8822C(x) \ + (((x) & BIT_MASK_R_CCK_LEN_8822C) << BIT_SHIFT_R_CCK_LEN_8822C) +#define BITS_R_CCK_LEN_8822C \ + (BIT_MASK_R_CCK_LEN_8822C << BIT_SHIFT_R_CCK_LEN_8822C) +#define BIT_CLEAR_R_CCK_LEN_8822C(x) ((x) & (~BITS_R_CCK_LEN_8822C)) +#define BIT_GET_R_CCK_LEN_8822C(x) \ + (((x) >> BIT_SHIFT_R_CCK_LEN_8822C) & BIT_MASK_R_CCK_LEN_8822C) +#define BIT_SET_R_CCK_LEN_8822C(x, v) \ + (BIT_CLEAR_R_CCK_LEN_8822C(x) | BIT_R_CCK_LEN_8822C(v)) + +/* 2 REG_WMAC_OPTION_FUNCTION_1_8822C */ + +#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8822C 24 +#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8822C 0xff +#define BIT_R_WMAC_RXFIFO_FULL_TH_1_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8822C) \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8822C) +#define BITS_R_WMAC_RXFIFO_FULL_TH_1_8822C \ + (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8822C \ + << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8822C) +#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8822C(x) \ + ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_1_8822C)) +#define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8822C) & \ + BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8822C) +#define BIT_SET_R_WMAC_RXFIFO_FULL_TH_1_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8822C(x) | \ + BIT_R_WMAC_RXFIFO_FULL_TH_1_8822C(v)) + +#define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1_8822C BIT(23) +#define BIT_R_WMAC_RXRST_DLY_1_8822C BIT(22) +#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1_8822C BIT(21) +#define BIT_R_WMAC_SRCH_TXRPT_UA1_1_8822C BIT(20) +#define BIT_R_WMAC_SRCH_TXRPT_TYPE_1_8822C BIT(19) +#define BIT_R_WMAC_NDP_RST_1_8822C BIT(18) +#define BIT_R_WMAC_POWINT_EN_1_8822C BIT(17) +#define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1_8822C BIT(16) +#define BIT_R_WMAC_SRCH_TXRPT_MID_1_8822C BIT(15) +#define BIT_R_WMAC_PFIN_TOEN_1_8822C BIT(14) +#define BIT_R_WMAC_FIL_SECERR_1_8822C BIT(13) +#define BIT_R_WMAC_FIL_CTLPKTLEN_1_8822C BIT(12) +#define BIT_R_WMAC_FIL_FCTYPE_1_8822C BIT(11) +#define BIT_R_WMAC_FIL_FCPROVER_1_8822C BIT(10) +#define BIT_R_WMAC_PHYSTS_SNIF_1_8822C BIT(9) +#define BIT_R_WMAC_PHYSTS_PLCP_1_8822C BIT(8) +#define BIT_R_MAC_TCR_VBONF_RD_1_8822C BIT(7) +#define BIT_R_WMAC_TCR_MPAR_NDP_1_8822C BIT(6) +#define BIT_R_WMAC_NDP_FILTER_1_8822C BIT(5) +#define BIT_R_WMAC_RXLEN_SEL_1_8822C BIT(4) +#define BIT_R_WMAC_RXLEN_SEL1_1_8822C BIT(3) +#define BIT_R_OFDM_FILTER_1_8822C BIT(2) +#define BIT_R_WMAC_CHK_OFDM_LEN_1_8822C BIT(1) +#define BIT_R_WMAC_CHK_CCK_LEN_1_8822C BIT(0) + +/* 2 REG_WMAC_OPTION_FUNCTION_2_8822C */ + +#define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8822C 0 +#define BIT_MASK_R_WMAC_RX_FIL_LEN_2_8822C 0xffff +#define BIT_R_WMAC_RX_FIL_LEN_2_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2_8822C) \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8822C) +#define BITS_R_WMAC_RX_FIL_LEN_2_8822C \ + (BIT_MASK_R_WMAC_RX_FIL_LEN_2_8822C \ + << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8822C) +#define BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8822C(x) \ + ((x) & (~BITS_R_WMAC_RX_FIL_LEN_2_8822C)) +#define BIT_GET_R_WMAC_RX_FIL_LEN_2_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8822C) & \ + BIT_MASK_R_WMAC_RX_FIL_LEN_2_8822C) +#define BIT_SET_R_WMAC_RX_FIL_LEN_2_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8822C(x) | \ + BIT_R_WMAC_RX_FIL_LEN_2_8822C(v)) + +/* 2 REG_RX_FILTER_FUNCTION_8822C */ +#define BIT_RXHANG_EN_8822C BIT(15) +#define BIT_R_WMAC_MHRDDY_LATCH_8822C BIT(14) +#define BIT_R_WMAC_MHRDDY_CLR_8822C BIT(13) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8822C BIT(12) +#define BIT_WMAC_DIS_VHT_PLCP_CHK_MU_8822C BIT(11) +#define BIT_R_CHK_DELIMIT_LEN_8822C BIT(10) +#define BIT_R_REAPTER_ADDR_MATCH_8822C BIT(9) +#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8822C BIT(8) +#define BIT_R_LATCH_MACHRDY_8822C BIT(7) +#define BIT_R_WMAC_RXFIL_REND_8822C BIT(6) +#define BIT_R_WMAC_MPDURDY_CLR_8822C BIT(5) +#define BIT_R_WMAC_CLRRXSEC_8822C BIT(4) +#define BIT_R_WMAC_RXFIL_RDEL_8822C BIT(3) +#define BIT_R_WMAC_RXFIL_FCSE_8822C BIT(2) +#define BIT_R_WMAC_RXFIL_MESH_DEL_8822C BIT(1) +#define BIT_R_WMAC_RXFIL_MASKM_8822C BIT(0) + +/* 2 REG_NDP_SIG_8822C */ + +#define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822C 0 +#define BIT_MASK_R_WMAC_TXNDP_SIGB_8822C 0x1fffff +#define BIT_R_WMAC_TXNDP_SIGB_8822C(x) \ + (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8822C) \ + << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822C) +#define BITS_R_WMAC_TXNDP_SIGB_8822C \ + (BIT_MASK_R_WMAC_TXNDP_SIGB_8822C << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822C) +#define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8822C(x) \ + ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8822C)) +#define BIT_GET_R_WMAC_TXNDP_SIGB_8822C(x) \ + (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822C) & \ + BIT_MASK_R_WMAC_TXNDP_SIGB_8822C) +#define BIT_SET_R_WMAC_TXNDP_SIGB_8822C(x, v) \ + (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8822C(x) | BIT_R_WMAC_TXNDP_SIGB_8822C(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_8822C */ + +#define BIT_SHIFT_R_MAC_DBG_SHIFT_8822C 8 +#define BIT_MASK_R_MAC_DBG_SHIFT_8822C 0x7 +#define BIT_R_MAC_DBG_SHIFT_8822C(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SHIFT_8822C) \ + << BIT_SHIFT_R_MAC_DBG_SHIFT_8822C) +#define BITS_R_MAC_DBG_SHIFT_8822C \ + (BIT_MASK_R_MAC_DBG_SHIFT_8822C << BIT_SHIFT_R_MAC_DBG_SHIFT_8822C) +#define BIT_CLEAR_R_MAC_DBG_SHIFT_8822C(x) ((x) & (~BITS_R_MAC_DBG_SHIFT_8822C)) +#define BIT_GET_R_MAC_DBG_SHIFT_8822C(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT_8822C) & \ + BIT_MASK_R_MAC_DBG_SHIFT_8822C) +#define BIT_SET_R_MAC_DBG_SHIFT_8822C(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SHIFT_8822C(x) | BIT_R_MAC_DBG_SHIFT_8822C(v)) + +#define BIT_SHIFT_R_MAC_DBG_SEL_8822C 0 +#define BIT_MASK_R_MAC_DBG_SEL_8822C 0x3 +#define BIT_R_MAC_DBG_SEL_8822C(x) \ + (((x) & BIT_MASK_R_MAC_DBG_SEL_8822C) << BIT_SHIFT_R_MAC_DBG_SEL_8822C) +#define BITS_R_MAC_DBG_SEL_8822C \ + (BIT_MASK_R_MAC_DBG_SEL_8822C << BIT_SHIFT_R_MAC_DBG_SEL_8822C) +#define BIT_CLEAR_R_MAC_DBG_SEL_8822C(x) ((x) & (~BITS_R_MAC_DBG_SEL_8822C)) +#define BIT_GET_R_MAC_DBG_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_R_MAC_DBG_SEL_8822C) & BIT_MASK_R_MAC_DBG_SEL_8822C) +#define BIT_SET_R_MAC_DBG_SEL_8822C(x, v) \ + (BIT_CLEAR_R_MAC_DBG_SEL_8822C(x) | BIT_R_MAC_DBG_SEL_8822C(v)) + +/* 2 REG_TXCMD_INFO_FOR_RSP_PKT_1_8822C */ + +#define BIT_SHIFT_R_MAC_DEBUG_1_8822C 0 +#define BIT_MASK_R_MAC_DEBUG_1_8822C 0xffffffffL +#define BIT_R_MAC_DEBUG_1_8822C(x) \ + (((x) & BIT_MASK_R_MAC_DEBUG_1_8822C) << BIT_SHIFT_R_MAC_DEBUG_1_8822C) +#define BITS_R_MAC_DEBUG_1_8822C \ + (BIT_MASK_R_MAC_DEBUG_1_8822C << BIT_SHIFT_R_MAC_DEBUG_1_8822C) +#define BIT_CLEAR_R_MAC_DEBUG_1_8822C(x) ((x) & (~BITS_R_MAC_DEBUG_1_8822C)) +#define BIT_GET_R_MAC_DEBUG_1_8822C(x) \ + (((x) >> BIT_SHIFT_R_MAC_DEBUG_1_8822C) & BIT_MASK_R_MAC_DEBUG_1_8822C) +#define BIT_SET_R_MAC_DEBUG_1_8822C(x, v) \ + (BIT_CLEAR_R_MAC_DEBUG_1_8822C(x) | BIT_R_MAC_DEBUG_1_8822C(v)) + +/* 2 REG_WSEC_OPTION_8822C */ +#define BIT_RXDEC_BM_MGNT_8822C BIT(22) +#define BIT_TXENC_BM_MGNT_8822C BIT(21) +#define BIT_RXDEC_UNI_MGNT_8822C BIT(20) +#define BIT_TXENC_UNI_MGNT_8822C BIT(19) +#define BIT_WMAC_SEC_MASKIV_8822C BIT(18) + +#define BIT_SHIFT_WMAC_SEC_PN_SEL_8822C 16 +#define BIT_MASK_WMAC_SEC_PN_SEL_8822C 0x3 +#define BIT_WMAC_SEC_PN_SEL_8822C(x) \ + (((x) & BIT_MASK_WMAC_SEC_PN_SEL_8822C) \ + << BIT_SHIFT_WMAC_SEC_PN_SEL_8822C) +#define BITS_WMAC_SEC_PN_SEL_8822C \ + (BIT_MASK_WMAC_SEC_PN_SEL_8822C << BIT_SHIFT_WMAC_SEC_PN_SEL_8822C) +#define BIT_CLEAR_WMAC_SEC_PN_SEL_8822C(x) ((x) & (~BITS_WMAC_SEC_PN_SEL_8822C)) +#define BIT_GET_WMAC_SEC_PN_SEL_8822C(x) \ + (((x) >> BIT_SHIFT_WMAC_SEC_PN_SEL_8822C) & \ + BIT_MASK_WMAC_SEC_PN_SEL_8822C) +#define BIT_SET_WMAC_SEC_PN_SEL_8822C(x, v) \ + (BIT_CLEAR_WMAC_SEC_PN_SEL_8822C(x) | BIT_WMAC_SEC_PN_SEL_8822C(v)) + +#define BIT_SHIFT_BT_TIME_CNT_8822C 0 +#define BIT_MASK_BT_TIME_CNT_8822C 0xff +#define BIT_BT_TIME_CNT_8822C(x) \ + (((x) & BIT_MASK_BT_TIME_CNT_8822C) << BIT_SHIFT_BT_TIME_CNT_8822C) +#define BITS_BT_TIME_CNT_8822C \ + (BIT_MASK_BT_TIME_CNT_8822C << BIT_SHIFT_BT_TIME_CNT_8822C) +#define BIT_CLEAR_BT_TIME_CNT_8822C(x) ((x) & (~BITS_BT_TIME_CNT_8822C)) +#define BIT_GET_BT_TIME_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_BT_TIME_CNT_8822C) & BIT_MASK_BT_TIME_CNT_8822C) +#define BIT_SET_BT_TIME_CNT_8822C(x, v) \ + (BIT_CLEAR_BT_TIME_CNT_8822C(x) | BIT_BT_TIME_CNT_8822C(v)) + +/* 2 REG_RTS_ADDRESS_0_8822C */ + +/* 2 REG_RTS_ADDRESS_0_1_8822C */ + +/* 2 REG_RTS_ADDRESS_1_8822C */ + +/* 2 REG_RTS_ADDRESS_1_1_8822C */ + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8822C */ +#define BIT_LTECOEX_ACCESS_START_V1_8822C BIT(31) +#define BIT_LTECOEX_WRITE_MODE_V1_8822C BIT(30) +#define BIT_LTECOEX_READY_BIT_V1_8822C BIT(29) + +#define BIT_SHIFT_WRITE_BYTE_EN_V1_8822C 16 +#define BIT_MASK_WRITE_BYTE_EN_V1_8822C 0xf +#define BIT_WRITE_BYTE_EN_V1_8822C(x) \ + (((x) & BIT_MASK_WRITE_BYTE_EN_V1_8822C) \ + << BIT_SHIFT_WRITE_BYTE_EN_V1_8822C) +#define BITS_WRITE_BYTE_EN_V1_8822C \ + (BIT_MASK_WRITE_BYTE_EN_V1_8822C << BIT_SHIFT_WRITE_BYTE_EN_V1_8822C) +#define BIT_CLEAR_WRITE_BYTE_EN_V1_8822C(x) \ + ((x) & (~BITS_WRITE_BYTE_EN_V1_8822C)) +#define BIT_GET_WRITE_BYTE_EN_V1_8822C(x) \ + (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1_8822C) & \ + BIT_MASK_WRITE_BYTE_EN_V1_8822C) +#define BIT_SET_WRITE_BYTE_EN_V1_8822C(x, v) \ + (BIT_CLEAR_WRITE_BYTE_EN_V1_8822C(x) | BIT_WRITE_BYTE_EN_V1_8822C(v)) + +#define BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822C 0 +#define BIT_MASK_LTECOEX_REG_ADDR_V1_8822C 0xffff +#define BIT_LTECOEX_REG_ADDR_V1_8822C(x) \ + (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1_8822C) \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822C) +#define BITS_LTECOEX_REG_ADDR_V1_8822C \ + (BIT_MASK_LTECOEX_REG_ADDR_V1_8822C \ + << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822C) +#define BIT_CLEAR_LTECOEX_REG_ADDR_V1_8822C(x) \ + ((x) & (~BITS_LTECOEX_REG_ADDR_V1_8822C)) +#define BIT_GET_LTECOEX_REG_ADDR_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822C) & \ + BIT_MASK_LTECOEX_REG_ADDR_V1_8822C) +#define BIT_SET_LTECOEX_REG_ADDR_V1_8822C(x, v) \ + (BIT_CLEAR_LTECOEX_REG_ADDR_V1_8822C(x) | \ + BIT_LTECOEX_REG_ADDR_V1_8822C(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8822C */ + +#define BIT_SHIFT_LTECOEX_W_DATA_V1_8822C 0 +#define BIT_MASK_LTECOEX_W_DATA_V1_8822C 0xffffffffL +#define BIT_LTECOEX_W_DATA_V1_8822C(x) \ + (((x) & BIT_MASK_LTECOEX_W_DATA_V1_8822C) \ + << BIT_SHIFT_LTECOEX_W_DATA_V1_8822C) +#define BITS_LTECOEX_W_DATA_V1_8822C \ + (BIT_MASK_LTECOEX_W_DATA_V1_8822C << BIT_SHIFT_LTECOEX_W_DATA_V1_8822C) +#define BIT_CLEAR_LTECOEX_W_DATA_V1_8822C(x) \ + ((x) & (~BITS_LTECOEX_W_DATA_V1_8822C)) +#define BIT_GET_LTECOEX_W_DATA_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1_8822C) & \ + BIT_MASK_LTECOEX_W_DATA_V1_8822C) +#define BIT_SET_LTECOEX_W_DATA_V1_8822C(x, v) \ + (BIT_CLEAR_LTECOEX_W_DATA_V1_8822C(x) | BIT_LTECOEX_W_DATA_V1_8822C(v)) + +/* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8822C */ + +#define BIT_SHIFT_LTECOEX_R_DATA_V1_8822C 0 +#define BIT_MASK_LTECOEX_R_DATA_V1_8822C 0xffffffffL +#define BIT_LTECOEX_R_DATA_V1_8822C(x) \ + (((x) & BIT_MASK_LTECOEX_R_DATA_V1_8822C) \ + << BIT_SHIFT_LTECOEX_R_DATA_V1_8822C) +#define BITS_LTECOEX_R_DATA_V1_8822C \ + (BIT_MASK_LTECOEX_R_DATA_V1_8822C << BIT_SHIFT_LTECOEX_R_DATA_V1_8822C) +#define BIT_CLEAR_LTECOEX_R_DATA_V1_8822C(x) \ + ((x) & (~BITS_LTECOEX_R_DATA_V1_8822C)) +#define BIT_GET_LTECOEX_R_DATA_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1_8822C) & \ + BIT_MASK_LTECOEX_R_DATA_V1_8822C) +#define BIT_SET_LTECOEX_R_DATA_V1_8822C(x, v) \ + (BIT_CLEAR_LTECOEX_R_DATA_V1_8822C(x) | BIT_LTECOEX_R_DATA_V1_8822C(v)) + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_NOT_VALID_8822C */ + +/* 2 REG_SDIO_TX_CTRL_8822C */ + +#define BIT_SHIFT_SDIO_INT_TIMEOUT_8822C 16 +#define BIT_MASK_SDIO_INT_TIMEOUT_8822C 0xffff +#define BIT_SDIO_INT_TIMEOUT_8822C(x) \ + (((x) & BIT_MASK_SDIO_INT_TIMEOUT_8822C) \ + << BIT_SHIFT_SDIO_INT_TIMEOUT_8822C) +#define BITS_SDIO_INT_TIMEOUT_8822C \ + (BIT_MASK_SDIO_INT_TIMEOUT_8822C << BIT_SHIFT_SDIO_INT_TIMEOUT_8822C) +#define BIT_CLEAR_SDIO_INT_TIMEOUT_8822C(x) \ + ((x) & (~BITS_SDIO_INT_TIMEOUT_8822C)) +#define BIT_GET_SDIO_INT_TIMEOUT_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT_8822C) & \ + BIT_MASK_SDIO_INT_TIMEOUT_8822C) +#define BIT_SET_SDIO_INT_TIMEOUT_8822C(x, v) \ + (BIT_CLEAR_SDIO_INT_TIMEOUT_8822C(x) | BIT_SDIO_INT_TIMEOUT_8822C(v)) + +#define BIT_IO_ERR_STATUS_8822C BIT(15) +#define BIT_CMD53_W_MIX_8822C BIT(14) +#define BIT_CMD53_TX_FORMAT_8822C BIT(13) +#define BIT_CMD53_R_TIMEOUT_MASK_8822C BIT(12) + +#define BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8822C 10 +#define BIT_MASK_CMD53_R_TIMEOUT_UNIT_8822C 0x3 +#define BIT_CMD53_R_TIMEOUT_UNIT_8822C(x) \ + (((x) & BIT_MASK_CMD53_R_TIMEOUT_UNIT_8822C) \ + << BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8822C) +#define BITS_CMD53_R_TIMEOUT_UNIT_8822C \ + (BIT_MASK_CMD53_R_TIMEOUT_UNIT_8822C \ + << BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8822C) +#define BIT_CLEAR_CMD53_R_TIMEOUT_UNIT_8822C(x) \ + ((x) & (~BITS_CMD53_R_TIMEOUT_UNIT_8822C)) +#define BIT_GET_CMD53_R_TIMEOUT_UNIT_8822C(x) \ + (((x) >> BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8822C) & \ + BIT_MASK_CMD53_R_TIMEOUT_UNIT_8822C) +#define BIT_SET_CMD53_R_TIMEOUT_UNIT_8822C(x, v) \ + (BIT_CLEAR_CMD53_R_TIMEOUT_UNIT_8822C(x) | \ + BIT_CMD53_R_TIMEOUT_UNIT_8822C(v)) + +#define BIT_REPLY_ERRCRC_IN_DATA_8822C BIT(9) +#define BIT_EN_CMD53_OVERLAP_8822C BIT(8) +#define BIT_REPLY_ERR_IN_R5_8822C BIT(7) +#define BIT_R18A_EN_8822C BIT(6) +#define BIT_SDIO_CMD_FORCE_VLD_8822C BIT(5) +#define BIT_INIT_CMD_EN_8822C BIT(4) +#define BIT_RXINT_READ_MASK_DIS_8822C BIT(3) +#define BIT_EN_RXDMA_MASK_INT_8822C BIT(2) +#define BIT_EN_MASK_TIMER_8822C BIT(1) +#define BIT_CMD_ERR_STOP_INT_EN_8822C BIT(0) + +/* 2 REG_SDIO_CMD11_VOL_SWITCH_8822C */ + +#define BIT_SHIFT_CMD11_SEQ_END_DELAY_8822C 4 +#define BIT_MASK_CMD11_SEQ_END_DELAY_8822C 0xf +#define BIT_CMD11_SEQ_END_DELAY_8822C(x) \ + (((x) & BIT_MASK_CMD11_SEQ_END_DELAY_8822C) \ + << BIT_SHIFT_CMD11_SEQ_END_DELAY_8822C) +#define BITS_CMD11_SEQ_END_DELAY_8822C \ + (BIT_MASK_CMD11_SEQ_END_DELAY_8822C \ + << BIT_SHIFT_CMD11_SEQ_END_DELAY_8822C) +#define BIT_CLEAR_CMD11_SEQ_END_DELAY_8822C(x) \ + ((x) & (~BITS_CMD11_SEQ_END_DELAY_8822C)) +#define BIT_GET_CMD11_SEQ_END_DELAY_8822C(x) \ + (((x) >> BIT_SHIFT_CMD11_SEQ_END_DELAY_8822C) & \ + BIT_MASK_CMD11_SEQ_END_DELAY_8822C) +#define BIT_SET_CMD11_SEQ_END_DELAY_8822C(x, v) \ + (BIT_CLEAR_CMD11_SEQ_END_DELAY_8822C(x) | \ + BIT_CMD11_SEQ_END_DELAY_8822C(v)) + +#define BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8822C 1 +#define BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8822C 0x7 +#define BIT_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x) \ + (((x) & BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8822C) \ + << BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8822C) +#define BITS_CMD11_SEQ_SAMPLE_INTERVAL_8822C \ + (BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8822C \ + << BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8822C) +#define BIT_CLEAR_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x) \ + ((x) & (~BITS_CMD11_SEQ_SAMPLE_INTERVAL_8822C)) +#define BIT_GET_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x) \ + (((x) >> BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8822C) & \ + BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8822C) +#define BIT_SET_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x, v) \ + (BIT_CLEAR_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x) | \ + BIT_CMD11_SEQ_SAMPLE_INTERVAL_8822C(v)) + +#define BIT_CMD11_SEQ_EN_8822C BIT(0) + +/* 2 REG_SDIO_CTRL_8822C */ +#define BIT_SIG_OUT_PH_8822C BIT(0) + +/* 2 REG_SDIO_DRIVING_8822C */ + +#define BIT_SHIFT_SDIO_DRV_TYPE_D_8822C 12 +#define BIT_MASK_SDIO_DRV_TYPE_D_8822C 0xf +#define BIT_SDIO_DRV_TYPE_D_8822C(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_D_8822C) \ + << BIT_SHIFT_SDIO_DRV_TYPE_D_8822C) +#define BITS_SDIO_DRV_TYPE_D_8822C \ + (BIT_MASK_SDIO_DRV_TYPE_D_8822C << BIT_SHIFT_SDIO_DRV_TYPE_D_8822C) +#define BIT_CLEAR_SDIO_DRV_TYPE_D_8822C(x) ((x) & (~BITS_SDIO_DRV_TYPE_D_8822C)) +#define BIT_GET_SDIO_DRV_TYPE_D_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_D_8822C) & \ + BIT_MASK_SDIO_DRV_TYPE_D_8822C) +#define BIT_SET_SDIO_DRV_TYPE_D_8822C(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_D_8822C(x) | BIT_SDIO_DRV_TYPE_D_8822C(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_C_8822C 8 +#define BIT_MASK_SDIO_DRV_TYPE_C_8822C 0xf +#define BIT_SDIO_DRV_TYPE_C_8822C(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_C_8822C) \ + << BIT_SHIFT_SDIO_DRV_TYPE_C_8822C) +#define BITS_SDIO_DRV_TYPE_C_8822C \ + (BIT_MASK_SDIO_DRV_TYPE_C_8822C << BIT_SHIFT_SDIO_DRV_TYPE_C_8822C) +#define BIT_CLEAR_SDIO_DRV_TYPE_C_8822C(x) ((x) & (~BITS_SDIO_DRV_TYPE_C_8822C)) +#define BIT_GET_SDIO_DRV_TYPE_C_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_C_8822C) & \ + BIT_MASK_SDIO_DRV_TYPE_C_8822C) +#define BIT_SET_SDIO_DRV_TYPE_C_8822C(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_C_8822C(x) | BIT_SDIO_DRV_TYPE_C_8822C(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_B_8822C 4 +#define BIT_MASK_SDIO_DRV_TYPE_B_8822C 0xf +#define BIT_SDIO_DRV_TYPE_B_8822C(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_B_8822C) \ + << BIT_SHIFT_SDIO_DRV_TYPE_B_8822C) +#define BITS_SDIO_DRV_TYPE_B_8822C \ + (BIT_MASK_SDIO_DRV_TYPE_B_8822C << BIT_SHIFT_SDIO_DRV_TYPE_B_8822C) +#define BIT_CLEAR_SDIO_DRV_TYPE_B_8822C(x) ((x) & (~BITS_SDIO_DRV_TYPE_B_8822C)) +#define BIT_GET_SDIO_DRV_TYPE_B_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_B_8822C) & \ + BIT_MASK_SDIO_DRV_TYPE_B_8822C) +#define BIT_SET_SDIO_DRV_TYPE_B_8822C(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_B_8822C(x) | BIT_SDIO_DRV_TYPE_B_8822C(v)) + +#define BIT_SHIFT_SDIO_DRV_TYPE_A_8822C 0 +#define BIT_MASK_SDIO_DRV_TYPE_A_8822C 0xf +#define BIT_SDIO_DRV_TYPE_A_8822C(x) \ + (((x) & BIT_MASK_SDIO_DRV_TYPE_A_8822C) \ + << BIT_SHIFT_SDIO_DRV_TYPE_A_8822C) +#define BITS_SDIO_DRV_TYPE_A_8822C \ + (BIT_MASK_SDIO_DRV_TYPE_A_8822C << BIT_SHIFT_SDIO_DRV_TYPE_A_8822C) +#define BIT_CLEAR_SDIO_DRV_TYPE_A_8822C(x) ((x) & (~BITS_SDIO_DRV_TYPE_A_8822C)) +#define BIT_GET_SDIO_DRV_TYPE_A_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_A_8822C) & \ + BIT_MASK_SDIO_DRV_TYPE_A_8822C) +#define BIT_SET_SDIO_DRV_TYPE_A_8822C(x, v) \ + (BIT_CLEAR_SDIO_DRV_TYPE_A_8822C(x) | BIT_SDIO_DRV_TYPE_A_8822C(v)) + +/* 2 REG_SDIO_MONITOR_8822C */ + +#define BIT_SHIFT_SDIO_INT_START_8822C 0 +#define BIT_MASK_SDIO_INT_START_8822C 0xffffffffL +#define BIT_SDIO_INT_START_8822C(x) \ + (((x) & BIT_MASK_SDIO_INT_START_8822C) \ + << BIT_SHIFT_SDIO_INT_START_8822C) +#define BITS_SDIO_INT_START_8822C \ + (BIT_MASK_SDIO_INT_START_8822C << BIT_SHIFT_SDIO_INT_START_8822C) +#define BIT_CLEAR_SDIO_INT_START_8822C(x) ((x) & (~BITS_SDIO_INT_START_8822C)) +#define BIT_GET_SDIO_INT_START_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_INT_START_8822C) & \ + BIT_MASK_SDIO_INT_START_8822C) +#define BIT_SET_SDIO_INT_START_8822C(x, v) \ + (BIT_CLEAR_SDIO_INT_START_8822C(x) | BIT_SDIO_INT_START_8822C(v)) + +/* 2 REG_SDIO_MONITOR_2_8822C */ +#define BIT_CMD53_WT_EN_8822C BIT(23) + +#define BIT_SHIFT_SDIO_CLK_MONITOR_8822C 21 +#define BIT_MASK_SDIO_CLK_MONITOR_8822C 0x3 +#define BIT_SDIO_CLK_MONITOR_8822C(x) \ + (((x) & BIT_MASK_SDIO_CLK_MONITOR_8822C) \ + << BIT_SHIFT_SDIO_CLK_MONITOR_8822C) +#define BITS_SDIO_CLK_MONITOR_8822C \ + (BIT_MASK_SDIO_CLK_MONITOR_8822C << BIT_SHIFT_SDIO_CLK_MONITOR_8822C) +#define BIT_CLEAR_SDIO_CLK_MONITOR_8822C(x) \ + ((x) & (~BITS_SDIO_CLK_MONITOR_8822C)) +#define BIT_GET_SDIO_CLK_MONITOR_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_CLK_MONITOR_8822C) & \ + BIT_MASK_SDIO_CLK_MONITOR_8822C) +#define BIT_SET_SDIO_CLK_MONITOR_8822C(x, v) \ + (BIT_CLEAR_SDIO_CLK_MONITOR_8822C(x) | BIT_SDIO_CLK_MONITOR_8822C(v)) + +#define BIT_SHIFT_SDIO_CLK_CNT_8822C 0 +#define BIT_MASK_SDIO_CLK_CNT_8822C 0x1fffff +#define BIT_SDIO_CLK_CNT_8822C(x) \ + (((x) & BIT_MASK_SDIO_CLK_CNT_8822C) << BIT_SHIFT_SDIO_CLK_CNT_8822C) +#define BITS_SDIO_CLK_CNT_8822C \ + (BIT_MASK_SDIO_CLK_CNT_8822C << BIT_SHIFT_SDIO_CLK_CNT_8822C) +#define BIT_CLEAR_SDIO_CLK_CNT_8822C(x) ((x) & (~BITS_SDIO_CLK_CNT_8822C)) +#define BIT_GET_SDIO_CLK_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_CLK_CNT_8822C) & BIT_MASK_SDIO_CLK_CNT_8822C) +#define BIT_SET_SDIO_CLK_CNT_8822C(x, v) \ + (BIT_CLEAR_SDIO_CLK_CNT_8822C(x) | BIT_SDIO_CLK_CNT_8822C(v)) + +/* 2 REG_SDIO_HIMR_8822C */ +#define BIT_SDIO_CRCERR_MSK_8822C BIT(31) +#define BIT_SDIO_HSISR3_IND_MSK_8822C BIT(30) +#define BIT_SDIO_HSISR2_IND_MSK_8822C BIT(29) +#define BIT_SDIO_HEISR_IND_MSK_8822C BIT(28) +#define BIT_SDIO_CTWEND_MSK_8822C BIT(27) +#define BIT_SDIO_ATIMEND_E_MSK_8822C BIT(26) +#define BIT_SDIIO_ATIMEND_MSK_8822C BIT(25) +#define BIT_SDIO_OCPINT_MSK_8822C BIT(24) +#define BIT_SDIO_PSTIMEOUT_MSK_8822C BIT(23) +#define BIT_SDIO_GTINT4_MSK_8822C BIT(22) +#define BIT_SDIO_GTINT3_MSK_8822C BIT(21) +#define BIT_SDIO_HSISR_IND_MSK_8822C BIT(20) +#define BIT_SDIO_CPWM2_MSK_8822C BIT(19) +#define BIT_SDIO_CPWM1_MSK_8822C BIT(18) +#define BIT_SDIO_C2HCMD_INT_MSK_8822C BIT(17) +#define BIT_SDIO_BCNERLY_INT_MSK_8822C BIT(16) +#define BIT_BT_INT_MASK_8822C BIT(8) +#define BIT_SDIO_TXBCNERR_MSK_8822C BIT(7) +#define BIT_SDIO_TXBCNOK_MSK_8822C BIT(6) +#define BIT_SDIO_RXFOVW_MSK_8822C BIT(5) +#define BIT_SDIO_TXFOVW_MSK_8822C BIT(4) +#define BIT_SDIO_RXERR_MSK_8822C BIT(3) +#define BIT_SDIO_TXERR_MSK_8822C BIT(2) +#define BIT_SDIO_AVAL_MSK_8822C BIT(1) +#define BIT_RX_REQUEST_MSK_8822C BIT(0) + +/* 2 REG_SDIO_HISR_8822C */ +#define BIT_SDIO_CRCERR_8822C BIT(31) +#define BIT_SDIO_HSISR3_IND_8822C BIT(30) +#define BIT_SDIO_HSISR2_IND_8822C BIT(29) +#define BIT_SDIO_HEISR_IND_8822C BIT(28) +#define BIT_SDIO_CTWEND_8822C BIT(27) +#define BIT_SDIO_ATIMEND_E_8822C BIT(26) +#define BIT_SDIO_ATIMEND_8822C BIT(25) +#define BIT_SDIO_OCPINT_8822C BIT(24) +#define BIT_SDIO_PSTIMEOUT_8822C BIT(23) +#define BIT_SDIO_GTINT4_8822C BIT(22) +#define BIT_SDIO_GTINT3_8822C BIT(21) +#define BIT_SDIO_HSISR_IND_8822C BIT(20) +#define BIT_SDIO_CPWM2_8822C BIT(19) +#define BIT_SDIO_CPWM1_8822C BIT(18) +#define BIT_SDIO_C2HCMD_INT_8822C BIT(17) +#define BIT_SDIO_BCNERLY_INT_8822C BIT(16) +#define BIT_BT_INT_8822C BIT(8) +#define BIT_SDIO_TXBCNERR_8822C BIT(7) +#define BIT_SDIO_TXBCNOK_8822C BIT(6) +#define BIT_SDIO_RXFOVW_8822C BIT(5) +#define BIT_SDIO_TXFOVW_8822C BIT(4) +#define BIT_SDIO_RXERR_8822C BIT(3) +#define BIT_SDIO_TXERR_8822C BIT(2) +#define BIT_SDIO_AVAL_8822C BIT(1) +#define BIT_RX_REQUEST_8822C BIT(0) + +/* 2 REG_SDIO_RX_REQ_LEN_8822C */ + +#define BIT_SHIFT_RX_REQ_LEN_V1_8822C 0 +#define BIT_MASK_RX_REQ_LEN_V1_8822C 0x3ffff +#define BIT_RX_REQ_LEN_V1_8822C(x) \ + (((x) & BIT_MASK_RX_REQ_LEN_V1_8822C) << BIT_SHIFT_RX_REQ_LEN_V1_8822C) +#define BITS_RX_REQ_LEN_V1_8822C \ + (BIT_MASK_RX_REQ_LEN_V1_8822C << BIT_SHIFT_RX_REQ_LEN_V1_8822C) +#define BIT_CLEAR_RX_REQ_LEN_V1_8822C(x) ((x) & (~BITS_RX_REQ_LEN_V1_8822C)) +#define BIT_GET_RX_REQ_LEN_V1_8822C(x) \ + (((x) >> BIT_SHIFT_RX_REQ_LEN_V1_8822C) & BIT_MASK_RX_REQ_LEN_V1_8822C) +#define BIT_SET_RX_REQ_LEN_V1_8822C(x, v) \ + (BIT_CLEAR_RX_REQ_LEN_V1_8822C(x) | BIT_RX_REQ_LEN_V1_8822C(v)) + +/* 2 REG_SDIO_FREE_TXPG_SEQ_V1_8822C */ + +#define BIT_SHIFT_FREE_TXPG_SEQ_8822C 0 +#define BIT_MASK_FREE_TXPG_SEQ_8822C 0xff +#define BIT_FREE_TXPG_SEQ_8822C(x) \ + (((x) & BIT_MASK_FREE_TXPG_SEQ_8822C) << BIT_SHIFT_FREE_TXPG_SEQ_8822C) +#define BITS_FREE_TXPG_SEQ_8822C \ + (BIT_MASK_FREE_TXPG_SEQ_8822C << BIT_SHIFT_FREE_TXPG_SEQ_8822C) +#define BIT_CLEAR_FREE_TXPG_SEQ_8822C(x) ((x) & (~BITS_FREE_TXPG_SEQ_8822C)) +#define BIT_GET_FREE_TXPG_SEQ_8822C(x) \ + (((x) >> BIT_SHIFT_FREE_TXPG_SEQ_8822C) & BIT_MASK_FREE_TXPG_SEQ_8822C) +#define BIT_SET_FREE_TXPG_SEQ_8822C(x, v) \ + (BIT_CLEAR_FREE_TXPG_SEQ_8822C(x) | BIT_FREE_TXPG_SEQ_8822C(v)) + +/* 2 REG_SDIO_FREE_TXPG_8822C */ + +#define BIT_SHIFT_MID_FREEPG_V1_8822C 16 +#define BIT_MASK_MID_FREEPG_V1_8822C 0xfff +#define BIT_MID_FREEPG_V1_8822C(x) \ + (((x) & BIT_MASK_MID_FREEPG_V1_8822C) << BIT_SHIFT_MID_FREEPG_V1_8822C) +#define BITS_MID_FREEPG_V1_8822C \ + (BIT_MASK_MID_FREEPG_V1_8822C << BIT_SHIFT_MID_FREEPG_V1_8822C) +#define BIT_CLEAR_MID_FREEPG_V1_8822C(x) ((x) & (~BITS_MID_FREEPG_V1_8822C)) +#define BIT_GET_MID_FREEPG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_MID_FREEPG_V1_8822C) & BIT_MASK_MID_FREEPG_V1_8822C) +#define BIT_SET_MID_FREEPG_V1_8822C(x, v) \ + (BIT_CLEAR_MID_FREEPG_V1_8822C(x) | BIT_MID_FREEPG_V1_8822C(v)) + +#define BIT_SHIFT_HIQ_FREEPG_V1_8822C 0 +#define BIT_MASK_HIQ_FREEPG_V1_8822C 0xfff +#define BIT_HIQ_FREEPG_V1_8822C(x) \ + (((x) & BIT_MASK_HIQ_FREEPG_V1_8822C) << BIT_SHIFT_HIQ_FREEPG_V1_8822C) +#define BITS_HIQ_FREEPG_V1_8822C \ + (BIT_MASK_HIQ_FREEPG_V1_8822C << BIT_SHIFT_HIQ_FREEPG_V1_8822C) +#define BIT_CLEAR_HIQ_FREEPG_V1_8822C(x) ((x) & (~BITS_HIQ_FREEPG_V1_8822C)) +#define BIT_GET_HIQ_FREEPG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_HIQ_FREEPG_V1_8822C) & BIT_MASK_HIQ_FREEPG_V1_8822C) +#define BIT_SET_HIQ_FREEPG_V1_8822C(x, v) \ + (BIT_CLEAR_HIQ_FREEPG_V1_8822C(x) | BIT_HIQ_FREEPG_V1_8822C(v)) + +/* 2 REG_SDIO_FREE_TXPG2_8822C */ + +#define BIT_SHIFT_PUB_FREEPG_V1_8822C 16 +#define BIT_MASK_PUB_FREEPG_V1_8822C 0xfff +#define BIT_PUB_FREEPG_V1_8822C(x) \ + (((x) & BIT_MASK_PUB_FREEPG_V1_8822C) << BIT_SHIFT_PUB_FREEPG_V1_8822C) +#define BITS_PUB_FREEPG_V1_8822C \ + (BIT_MASK_PUB_FREEPG_V1_8822C << BIT_SHIFT_PUB_FREEPG_V1_8822C) +#define BIT_CLEAR_PUB_FREEPG_V1_8822C(x) ((x) & (~BITS_PUB_FREEPG_V1_8822C)) +#define BIT_GET_PUB_FREEPG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_PUB_FREEPG_V1_8822C) & BIT_MASK_PUB_FREEPG_V1_8822C) +#define BIT_SET_PUB_FREEPG_V1_8822C(x, v) \ + (BIT_CLEAR_PUB_FREEPG_V1_8822C(x) | BIT_PUB_FREEPG_V1_8822C(v)) + +#define BIT_SHIFT_LOW_FREEPG_V1_8822C 0 +#define BIT_MASK_LOW_FREEPG_V1_8822C 0xfff +#define BIT_LOW_FREEPG_V1_8822C(x) \ + (((x) & BIT_MASK_LOW_FREEPG_V1_8822C) << BIT_SHIFT_LOW_FREEPG_V1_8822C) +#define BITS_LOW_FREEPG_V1_8822C \ + (BIT_MASK_LOW_FREEPG_V1_8822C << BIT_SHIFT_LOW_FREEPG_V1_8822C) +#define BIT_CLEAR_LOW_FREEPG_V1_8822C(x) ((x) & (~BITS_LOW_FREEPG_V1_8822C)) +#define BIT_GET_LOW_FREEPG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_LOW_FREEPG_V1_8822C) & BIT_MASK_LOW_FREEPG_V1_8822C) +#define BIT_SET_LOW_FREEPG_V1_8822C(x, v) \ + (BIT_CLEAR_LOW_FREEPG_V1_8822C(x) | BIT_LOW_FREEPG_V1_8822C(v)) + +/* 2 REG_SDIO_OQT_FREE_TXPG_V1_8822C */ + +#define BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822C 24 +#define BIT_MASK_NOAC_OQT_FREEPG_V1_8822C 0xff +#define BIT_NOAC_OQT_FREEPG_V1_8822C(x) \ + (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1_8822C) \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822C) +#define BITS_NOAC_OQT_FREEPG_V1_8822C \ + (BIT_MASK_NOAC_OQT_FREEPG_V1_8822C \ + << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822C) +#define BIT_CLEAR_NOAC_OQT_FREEPG_V1_8822C(x) \ + ((x) & (~BITS_NOAC_OQT_FREEPG_V1_8822C)) +#define BIT_GET_NOAC_OQT_FREEPG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822C) & \ + BIT_MASK_NOAC_OQT_FREEPG_V1_8822C) +#define BIT_SET_NOAC_OQT_FREEPG_V1_8822C(x, v) \ + (BIT_CLEAR_NOAC_OQT_FREEPG_V1_8822C(x) | \ + BIT_NOAC_OQT_FREEPG_V1_8822C(v)) + +#define BIT_SHIFT_AC_OQT_FREEPG_V1_8822C 16 +#define BIT_MASK_AC_OQT_FREEPG_V1_8822C 0xff +#define BIT_AC_OQT_FREEPG_V1_8822C(x) \ + (((x) & BIT_MASK_AC_OQT_FREEPG_V1_8822C) \ + << BIT_SHIFT_AC_OQT_FREEPG_V1_8822C) +#define BITS_AC_OQT_FREEPG_V1_8822C \ + (BIT_MASK_AC_OQT_FREEPG_V1_8822C << BIT_SHIFT_AC_OQT_FREEPG_V1_8822C) +#define BIT_CLEAR_AC_OQT_FREEPG_V1_8822C(x) \ + ((x) & (~BITS_AC_OQT_FREEPG_V1_8822C)) +#define BIT_GET_AC_OQT_FREEPG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1_8822C) & \ + BIT_MASK_AC_OQT_FREEPG_V1_8822C) +#define BIT_SET_AC_OQT_FREEPG_V1_8822C(x, v) \ + (BIT_CLEAR_AC_OQT_FREEPG_V1_8822C(x) | BIT_AC_OQT_FREEPG_V1_8822C(v)) + +#define BIT_SHIFT_EXQ_FREEPG_V1_8822C 0 +#define BIT_MASK_EXQ_FREEPG_V1_8822C 0xfff +#define BIT_EXQ_FREEPG_V1_8822C(x) \ + (((x) & BIT_MASK_EXQ_FREEPG_V1_8822C) << BIT_SHIFT_EXQ_FREEPG_V1_8822C) +#define BITS_EXQ_FREEPG_V1_8822C \ + (BIT_MASK_EXQ_FREEPG_V1_8822C << BIT_SHIFT_EXQ_FREEPG_V1_8822C) +#define BIT_CLEAR_EXQ_FREEPG_V1_8822C(x) ((x) & (~BITS_EXQ_FREEPG_V1_8822C)) +#define BIT_GET_EXQ_FREEPG_V1_8822C(x) \ + (((x) >> BIT_SHIFT_EXQ_FREEPG_V1_8822C) & BIT_MASK_EXQ_FREEPG_V1_8822C) +#define BIT_SET_EXQ_FREEPG_V1_8822C(x, v) \ + (BIT_CLEAR_EXQ_FREEPG_V1_8822C(x) | BIT_EXQ_FREEPG_V1_8822C(v)) + +/* 2 REG_SDIO_TXPKT_EMPTY_8822C */ +#define BIT_SDIO_BCNQ_EMPTY_8822C BIT(11) +#define BIT_SDIO_HQQ_EMPTY_8822C BIT(10) +#define BIT_SDIO_MQQ_EMPTY_8822C BIT(9) +#define BIT_SDIO_MGQ_CPU_EMPTY_8822C BIT(8) +#define BIT_SDIO_AC7Q_EMPTY_8822C BIT(7) +#define BIT_SDIO_AC6Q_EMPTY_8822C BIT(6) +#define BIT_SDIO_AC5Q_EMPTY_8822C BIT(5) +#define BIT_SDIO_AC4Q_EMPTY_8822C BIT(4) +#define BIT_SDIO_AC3Q_EMPTY_8822C BIT(3) +#define BIT_SDIO_AC2Q_EMPTY_8822C BIT(2) +#define BIT_SDIO_AC1Q_EMPTY_8822C BIT(1) +#define BIT_SDIO_AC0Q_EMPTY_8822C BIT(0) + +/* 2 REG_SDIO_HTSFR_INFO_8822C */ + +#define BIT_SHIFT_HTSFR1_8822C 16 +#define BIT_MASK_HTSFR1_8822C 0xffff +#define BIT_HTSFR1_8822C(x) \ + (((x) & BIT_MASK_HTSFR1_8822C) << BIT_SHIFT_HTSFR1_8822C) +#define BITS_HTSFR1_8822C (BIT_MASK_HTSFR1_8822C << BIT_SHIFT_HTSFR1_8822C) +#define BIT_CLEAR_HTSFR1_8822C(x) ((x) & (~BITS_HTSFR1_8822C)) +#define BIT_GET_HTSFR1_8822C(x) \ + (((x) >> BIT_SHIFT_HTSFR1_8822C) & BIT_MASK_HTSFR1_8822C) +#define BIT_SET_HTSFR1_8822C(x, v) \ + (BIT_CLEAR_HTSFR1_8822C(x) | BIT_HTSFR1_8822C(v)) + +#define BIT_SHIFT_HTSFR0_8822C 0 +#define BIT_MASK_HTSFR0_8822C 0xffff +#define BIT_HTSFR0_8822C(x) \ + (((x) & BIT_MASK_HTSFR0_8822C) << BIT_SHIFT_HTSFR0_8822C) +#define BITS_HTSFR0_8822C (BIT_MASK_HTSFR0_8822C << BIT_SHIFT_HTSFR0_8822C) +#define BIT_CLEAR_HTSFR0_8822C(x) ((x) & (~BITS_HTSFR0_8822C)) +#define BIT_GET_HTSFR0_8822C(x) \ + (((x) >> BIT_SHIFT_HTSFR0_8822C) & BIT_MASK_HTSFR0_8822C) +#define BIT_SET_HTSFR0_8822C(x, v) \ + (BIT_CLEAR_HTSFR0_8822C(x) | BIT_HTSFR0_8822C(v)) + +/* 2 REG_SDIO_HCPWM1_V2_8822C */ +#define BIT_TOGGLE_8822C BIT(7) +#define BIT_CUR_PS_8822C BIT(0) + +/* 2 REG_SDIO_HCPWM2_V2_8822C */ + +/* 2 REG_SDIO_INDIRECT_REG_CFG_8822C */ +#define BIT_INDIRECT_REG_RDY_8822C BIT(20) +#define BIT_INDIRECT_REG_R_8822C BIT(19) +#define BIT_INDIRECT_REG_W_8822C BIT(18) + +#define BIT_SHIFT_INDIRECT_REG_SIZE_8822C 16 +#define BIT_MASK_INDIRECT_REG_SIZE_8822C 0x3 +#define BIT_INDIRECT_REG_SIZE_8822C(x) \ + (((x) & BIT_MASK_INDIRECT_REG_SIZE_8822C) \ + << BIT_SHIFT_INDIRECT_REG_SIZE_8822C) +#define BITS_INDIRECT_REG_SIZE_8822C \ + (BIT_MASK_INDIRECT_REG_SIZE_8822C << BIT_SHIFT_INDIRECT_REG_SIZE_8822C) +#define BIT_CLEAR_INDIRECT_REG_SIZE_8822C(x) \ + ((x) & (~BITS_INDIRECT_REG_SIZE_8822C)) +#define BIT_GET_INDIRECT_REG_SIZE_8822C(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE_8822C) & \ + BIT_MASK_INDIRECT_REG_SIZE_8822C) +#define BIT_SET_INDIRECT_REG_SIZE_8822C(x, v) \ + (BIT_CLEAR_INDIRECT_REG_SIZE_8822C(x) | BIT_INDIRECT_REG_SIZE_8822C(v)) + +#define BIT_SHIFT_INDIRECT_REG_ADDR_8822C 0 +#define BIT_MASK_INDIRECT_REG_ADDR_8822C 0xffff +#define BIT_INDIRECT_REG_ADDR_8822C(x) \ + (((x) & BIT_MASK_INDIRECT_REG_ADDR_8822C) \ + << BIT_SHIFT_INDIRECT_REG_ADDR_8822C) +#define BITS_INDIRECT_REG_ADDR_8822C \ + (BIT_MASK_INDIRECT_REG_ADDR_8822C << BIT_SHIFT_INDIRECT_REG_ADDR_8822C) +#define BIT_CLEAR_INDIRECT_REG_ADDR_8822C(x) \ + ((x) & (~BITS_INDIRECT_REG_ADDR_8822C)) +#define BIT_GET_INDIRECT_REG_ADDR_8822C(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR_8822C) & \ + BIT_MASK_INDIRECT_REG_ADDR_8822C) +#define BIT_SET_INDIRECT_REG_ADDR_8822C(x, v) \ + (BIT_CLEAR_INDIRECT_REG_ADDR_8822C(x) | BIT_INDIRECT_REG_ADDR_8822C(v)) + +/* 2 REG_SDIO_INDIRECT_REG_DATA_8822C */ + +#define BIT_SHIFT_INDIRECT_REG_DATA_8822C 0 +#define BIT_MASK_INDIRECT_REG_DATA_8822C 0xffffffffL +#define BIT_INDIRECT_REG_DATA_8822C(x) \ + (((x) & BIT_MASK_INDIRECT_REG_DATA_8822C) \ + << BIT_SHIFT_INDIRECT_REG_DATA_8822C) +#define BITS_INDIRECT_REG_DATA_8822C \ + (BIT_MASK_INDIRECT_REG_DATA_8822C << BIT_SHIFT_INDIRECT_REG_DATA_8822C) +#define BIT_CLEAR_INDIRECT_REG_DATA_8822C(x) \ + ((x) & (~BITS_INDIRECT_REG_DATA_8822C)) +#define BIT_GET_INDIRECT_REG_DATA_8822C(x) \ + (((x) >> BIT_SHIFT_INDIRECT_REG_DATA_8822C) & \ + BIT_MASK_INDIRECT_REG_DATA_8822C) +#define BIT_SET_INDIRECT_REG_DATA_8822C(x, v) \ + (BIT_CLEAR_INDIRECT_REG_DATA_8822C(x) | BIT_INDIRECT_REG_DATA_8822C(v)) + +/* 2 REG_SDIO_H2C_8822C */ + +#define BIT_SHIFT_SDIO_H2C_MSG_8822C 0 +#define BIT_MASK_SDIO_H2C_MSG_8822C 0xffffffffL +#define BIT_SDIO_H2C_MSG_8822C(x) \ + (((x) & BIT_MASK_SDIO_H2C_MSG_8822C) << BIT_SHIFT_SDIO_H2C_MSG_8822C) +#define BITS_SDIO_H2C_MSG_8822C \ + (BIT_MASK_SDIO_H2C_MSG_8822C << BIT_SHIFT_SDIO_H2C_MSG_8822C) +#define BIT_CLEAR_SDIO_H2C_MSG_8822C(x) ((x) & (~BITS_SDIO_H2C_MSG_8822C)) +#define BIT_GET_SDIO_H2C_MSG_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_H2C_MSG_8822C) & BIT_MASK_SDIO_H2C_MSG_8822C) +#define BIT_SET_SDIO_H2C_MSG_8822C(x, v) \ + (BIT_CLEAR_SDIO_H2C_MSG_8822C(x) | BIT_SDIO_H2C_MSG_8822C(v)) + +/* 2 REG_SDIO_C2H_8822C */ + +#define BIT_SHIFT_SDIO_C2H_MSG_8822C 0 +#define BIT_MASK_SDIO_C2H_MSG_8822C 0xffffffffL +#define BIT_SDIO_C2H_MSG_8822C(x) \ + (((x) & BIT_MASK_SDIO_C2H_MSG_8822C) << BIT_SHIFT_SDIO_C2H_MSG_8822C) +#define BITS_SDIO_C2H_MSG_8822C \ + (BIT_MASK_SDIO_C2H_MSG_8822C << BIT_SHIFT_SDIO_C2H_MSG_8822C) +#define BIT_CLEAR_SDIO_C2H_MSG_8822C(x) ((x) & (~BITS_SDIO_C2H_MSG_8822C)) +#define BIT_GET_SDIO_C2H_MSG_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_C2H_MSG_8822C) & BIT_MASK_SDIO_C2H_MSG_8822C) +#define BIT_SET_SDIO_C2H_MSG_8822C(x, v) \ + (BIT_CLEAR_SDIO_C2H_MSG_8822C(x) | BIT_SDIO_C2H_MSG_8822C(v)) + +/* 2 REG_SDIO_HRPWM1_8822C */ +#define BIT_TOGGLE_8822C BIT(7) +#define BIT_ACK_8822C BIT(6) +#define BIT_REQ_PS_8822C BIT(0) + +/* 2 REG_SDIO_HRPWM2_8822C */ + +/* 2 REG_SDIO_HPS_CLKR_8822C */ + +/* 2 REG_SDIO_BUS_CTRL_8822C */ +#define BIT_INT_MASK_DIS_8822C BIT(4) +#define BIT_PAD_CLK_XHGE_EN_8822C BIT(3) +#define BIT_INTER_CLK_EN_8822C BIT(2) +#define BIT_EN_RPT_TXCRC_8822C BIT(1) +#define BIT_DIS_RXDMA_STS_8822C BIT(0) + +/* 2 REG_SDIO_HSUS_CTRL_8822C */ +#define BIT_INTR_CTRL_8822C BIT(4) +#define BIT_SDIO_VOLTAGE_8822C BIT(3) +#define BIT_BYPASS_INIT_8822C BIT(2) +#define BIT_HCI_RESUME_RDY_8822C BIT(1) +#define BIT_HCI_SUS_REQ_8822C BIT(0) + +/* 2 REG_SDIO_RESPONSE_TIMER_8822C */ + +#define BIT_SHIFT_CMDIN_2RESP_TIMER_8822C 0 +#define BIT_MASK_CMDIN_2RESP_TIMER_8822C 0xffff +#define BIT_CMDIN_2RESP_TIMER_8822C(x) \ + (((x) & BIT_MASK_CMDIN_2RESP_TIMER_8822C) \ + << BIT_SHIFT_CMDIN_2RESP_TIMER_8822C) +#define BITS_CMDIN_2RESP_TIMER_8822C \ + (BIT_MASK_CMDIN_2RESP_TIMER_8822C << BIT_SHIFT_CMDIN_2RESP_TIMER_8822C) +#define BIT_CLEAR_CMDIN_2RESP_TIMER_8822C(x) \ + ((x) & (~BITS_CMDIN_2RESP_TIMER_8822C)) +#define BIT_GET_CMDIN_2RESP_TIMER_8822C(x) \ + (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER_8822C) & \ + BIT_MASK_CMDIN_2RESP_TIMER_8822C) +#define BIT_SET_CMDIN_2RESP_TIMER_8822C(x, v) \ + (BIT_CLEAR_CMDIN_2RESP_TIMER_8822C(x) | BIT_CMDIN_2RESP_TIMER_8822C(v)) + +/* 2 REG_SDIO_CMD_CRC_8822C */ + +#define BIT_SHIFT_SDIO_CMD_CRC_V1_8822C 0 +#define BIT_MASK_SDIO_CMD_CRC_V1_8822C 0xff +#define BIT_SDIO_CMD_CRC_V1_8822C(x) \ + (((x) & BIT_MASK_SDIO_CMD_CRC_V1_8822C) \ + << BIT_SHIFT_SDIO_CMD_CRC_V1_8822C) +#define BITS_SDIO_CMD_CRC_V1_8822C \ + (BIT_MASK_SDIO_CMD_CRC_V1_8822C << BIT_SHIFT_SDIO_CMD_CRC_V1_8822C) +#define BIT_CLEAR_SDIO_CMD_CRC_V1_8822C(x) ((x) & (~BITS_SDIO_CMD_CRC_V1_8822C)) +#define BIT_GET_SDIO_CMD_CRC_V1_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1_8822C) & \ + BIT_MASK_SDIO_CMD_CRC_V1_8822C) +#define BIT_SET_SDIO_CMD_CRC_V1_8822C(x, v) \ + (BIT_CLEAR_SDIO_CMD_CRC_V1_8822C(x) | BIT_SDIO_CMD_CRC_V1_8822C(v)) + +/* 2 REG_SDIO_HSISR_8822C */ +#define BIT_DRV_WLAN_INT_CLR_8822C BIT(1) +#define BIT_DRV_WLAN_INT_8822C BIT(0) + +/* 2 REG_SDIO_HSIMR_8822C */ +#define BIT_HISR_MASK_8822C BIT(0) + +/* 2 REG_SDIO_DIOERR_RPT_8822C */ +#define BIT_SDIO_PAGE_ERR_8822C BIT(0) + +/* 2 REG_SDIO_CMD_ERRCNT_8822C */ + +#define BIT_SHIFT_CMD_CRC_ERR_CNT_8822C 0 +#define BIT_MASK_CMD_CRC_ERR_CNT_8822C 0xff +#define BIT_CMD_CRC_ERR_CNT_8822C(x) \ + (((x) & BIT_MASK_CMD_CRC_ERR_CNT_8822C) \ + << BIT_SHIFT_CMD_CRC_ERR_CNT_8822C) +#define BITS_CMD_CRC_ERR_CNT_8822C \ + (BIT_MASK_CMD_CRC_ERR_CNT_8822C << BIT_SHIFT_CMD_CRC_ERR_CNT_8822C) +#define BIT_CLEAR_CMD_CRC_ERR_CNT_8822C(x) ((x) & (~BITS_CMD_CRC_ERR_CNT_8822C)) +#define BIT_GET_CMD_CRC_ERR_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT_8822C) & \ + BIT_MASK_CMD_CRC_ERR_CNT_8822C) +#define BIT_SET_CMD_CRC_ERR_CNT_8822C(x, v) \ + (BIT_CLEAR_CMD_CRC_ERR_CNT_8822C(x) | BIT_CMD_CRC_ERR_CNT_8822C(v)) + +/* 2 REG_SDIO_DATA_ERRCNT_8822C */ + +#define BIT_SHIFT_DATA_CRC_ERR_CNT_8822C 0 +#define BIT_MASK_DATA_CRC_ERR_CNT_8822C 0xff +#define BIT_DATA_CRC_ERR_CNT_8822C(x) \ + (((x) & BIT_MASK_DATA_CRC_ERR_CNT_8822C) \ + << BIT_SHIFT_DATA_CRC_ERR_CNT_8822C) +#define BITS_DATA_CRC_ERR_CNT_8822C \ + (BIT_MASK_DATA_CRC_ERR_CNT_8822C << BIT_SHIFT_DATA_CRC_ERR_CNT_8822C) +#define BIT_CLEAR_DATA_CRC_ERR_CNT_8822C(x) \ + ((x) & (~BITS_DATA_CRC_ERR_CNT_8822C)) +#define BIT_GET_DATA_CRC_ERR_CNT_8822C(x) \ + (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT_8822C) & \ + BIT_MASK_DATA_CRC_ERR_CNT_8822C) +#define BIT_SET_DATA_CRC_ERR_CNT_8822C(x, v) \ + (BIT_CLEAR_DATA_CRC_ERR_CNT_8822C(x) | BIT_DATA_CRC_ERR_CNT_8822C(v)) + +/* 2 REG_SDIO_CMD_ERR_CONTENT_8822C */ + +#define BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822C 0 +#define BIT_MASK_SDIO_CMD_ERR_CONTENT_8822C 0xffffffffffL +#define BIT_SDIO_CMD_ERR_CONTENT_8822C(x) \ + (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT_8822C) \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822C) +#define BITS_SDIO_CMD_ERR_CONTENT_8822C \ + (BIT_MASK_SDIO_CMD_ERR_CONTENT_8822C \ + << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822C) +#define BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8822C(x) \ + ((x) & (~BITS_SDIO_CMD_ERR_CONTENT_8822C)) +#define BIT_GET_SDIO_CMD_ERR_CONTENT_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822C) & \ + BIT_MASK_SDIO_CMD_ERR_CONTENT_8822C) +#define BIT_SET_SDIO_CMD_ERR_CONTENT_8822C(x, v) \ + (BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8822C(x) | \ + BIT_SDIO_CMD_ERR_CONTENT_8822C(v)) + +/* 2 REG_SDIO_CRC_ERR_IDX_8822C */ +#define BIT_D3_CRC_ERR_8822C BIT(4) +#define BIT_D2_CRC_ERR_8822C BIT(3) +#define BIT_D1_CRC_ERR_8822C BIT(2) +#define BIT_D0_CRC_ERR_8822C BIT(1) +#define BIT_CMD_CRC_ERR_8822C BIT(0) + +/* 2 REG_SDIO_DATA_CRC_8822C */ + +#define BIT_SHIFT_SDIO_DATA_CRC_8822C 0 +#define BIT_MASK_SDIO_DATA_CRC_8822C 0xffff +#define BIT_SDIO_DATA_CRC_8822C(x) \ + (((x) & BIT_MASK_SDIO_DATA_CRC_8822C) << BIT_SHIFT_SDIO_DATA_CRC_8822C) +#define BITS_SDIO_DATA_CRC_8822C \ + (BIT_MASK_SDIO_DATA_CRC_8822C << BIT_SHIFT_SDIO_DATA_CRC_8822C) +#define BIT_CLEAR_SDIO_DATA_CRC_8822C(x) ((x) & (~BITS_SDIO_DATA_CRC_8822C)) +#define BIT_GET_SDIO_DATA_CRC_8822C(x) \ + (((x) >> BIT_SHIFT_SDIO_DATA_CRC_8822C) & BIT_MASK_SDIO_DATA_CRC_8822C) +#define BIT_SET_SDIO_DATA_CRC_8822C(x, v) \ + (BIT_CLEAR_SDIO_DATA_CRC_8822C(x) | BIT_SDIO_DATA_CRC_8822C(v)) + +/* 2 REG_SDIO_TRANS_FIFO_STATUS_8822C */ +#define BIT_TRANS_FIFO_UNDERFLOW_8822C BIT(1) +#define BIT_TRANS_FIFO_OVERFLOW_8822C BIT(0) + +#endif diff --git a/hal/halmac/halmac_dbg.c b/hal/halmac/halmac_dbg.c new file mode 100644 index 0000000..b79c311 --- /dev/null +++ b/hal/halmac/halmac_dbg.c @@ -0,0 +1,132 @@ +/****************************************************************************** + * + * Copyright(c) 2018 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ +#include "halmac_dbg.h" +#if HALMAC_DBG_MONITOR_IO +static u8 +monitor_reg_read_8(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line); +static u16 +monitor_reg_read_16(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line); +static u32 +monitor_reg_read_32(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line); +static enum halmac_ret_status +monitor_reg_sdio_cmd53_read_n(struct halmac_adapter *adapter, + u32 offset, u32 size, u8 *value, + const char *func, const u32 line); +static enum halmac_ret_status +monitor_reg_write_8(struct halmac_adapter *adapter, u32 offset, + u8 value, const char *func, const u32 line); +static enum halmac_ret_status +monitor_reg_write_16(struct halmac_adapter *adapter, u32 offset, + u16 value, const char *func, const u32 line); +static enum halmac_ret_status +monitor_reg_write_32(struct halmac_adapter *adapter, u32 offset, + u32 value, const char *func, const u32 line); + +enum halmac_ret_status +mount_api_dbg(struct halmac_adapter *adapter) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + api->halmac_mon_reg_read_8 = monitor_reg_read_8; + api->halmac_mon_reg_read_16 = monitor_reg_read_16; + api->halmac_mon_reg_read_32 = monitor_reg_read_32; + api->halmac_mon_reg_sdio_cmd53_read_n = monitor_reg_sdio_cmd53_read_n; + api->halmac_mon_reg_write_8 = monitor_reg_write_8; + api->halmac_mon_reg_write_16 = monitor_reg_write_16; + api->halmac_mon_reg_write_32 = monitor_reg_write_32; + + return HALMAC_RET_SUCCESS; +} + +u8 +monitor_reg_read_8(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u8 val; + + val = api->halmac_reg_read_8(adapter, offset); + PLTFM_MONITOR_READ(offset, 1, val, func, line); + return val; +} + +u16 +monitor_reg_read_16(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u16 val; + + val = api->halmac_reg_read_16(adapter, offset); + PLTFM_MONITOR_READ(offset, 2, val, func, line); + return val; +} + +u32 +monitor_reg_read_32(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + u32 val; + + val = api->halmac_reg_read_32(adapter, offset); + PLTFM_MONITOR_READ(offset, 4, val, func, line); + return val; +} + +enum halmac_ret_status +monitor_reg_sdio_cmd53_read_n(struct halmac_adapter *adapter, + u32 offset, u32 size, u8 *value, + const char *func, const u32 line) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MONITOR_READ(offset, size, 0, func, line); + return api->halmac_reg_sdio_cmd53_read_n(adapter, offset, size, value); +} + +enum halmac_ret_status +monitor_reg_write_8(struct halmac_adapter *adapter, u32 offset, + u8 value, const char *func, const u32 line) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MONITOR_WRITE(offset, 1, value, func, line); + return api->halmac_reg_write_8(adapter, offset, value); +} + +enum halmac_ret_status +monitor_reg_write_16(struct halmac_adapter *adapter, u32 offset, + u16 value, const char *func, const u32 line) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MONITOR_WRITE(offset, 2, value, func, line); + return api->halmac_reg_write_16(adapter, offset, value); +} + +enum halmac_ret_status +monitor_reg_write_32(struct halmac_adapter *adapter, u32 offset, + u32 value, const char *func, const u32 line) +{ + struct halmac_api *api = (struct halmac_api *)adapter->halmac_api; + + PLTFM_MONITOR_WRITE(offset, 4, value, func, line); + return api->halmac_reg_write_32(adapter, offset, value); +} +#endif diff --git a/hal/halmac/halmac_dbg.h b/hal/halmac/halmac_dbg.h new file mode 100644 index 0000000..bf500ed --- /dev/null +++ b/hal/halmac/halmac_dbg.h @@ -0,0 +1,26 @@ +/****************************************************************************** + * + * Copyright(c) 2018 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_DBG_H_ +#define _HALMAC_DBG_H_ + +#include "halmac_api.h" + +#if HALMAC_DBG_MONITOR_IO +enum halmac_ret_status +mount_api_dbg(struct halmac_adapter *adapter); +#endif + +#endif diff --git a/hal/halmac/halmac_fw_info.h b/hal/halmac/halmac_fw_info.h new file mode 100644 index 0000000..eea181e --- /dev/null +++ b/hal/halmac/halmac_fw_info.h @@ -0,0 +1,154 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_FW_INFO_H_ +#define _HALMAC_FW_INFO_H_ + +#define H2C_FORMAT_VERSION 15 + +/* FW bin information */ +#define WLAN_FW_HDR_SIZE 64 +#define WLAN_FW_HDR_CHKSUM_SIZE 8 + +#define WLAN_FW_HDR_VERSION 4 +#define WLAN_FW_HDR_SUBVERSION 6 +#define WLAN_FW_HDR_SUBINDEX 7 +#define WLAN_FW_HDR_MONTH 16 +#define WLAN_FW_HDR_DATE 17 +#define WLAN_FW_HDR_HOUR 18 +#define WLAN_FW_HDR_MIN 19 +#define WLAN_FW_HDR_YEAR 20 +#define WLAN_FW_HDR_MEM_USAGE 24 +#define WLAN_FW_HDR_H2C_FMT_VER 28 +#define WLAN_FW_HDR_DMEM_ADDR 32 +#define WLAN_FW_HDR_DMEM_SIZE 36 +#define WLAN_FW_HDR_IMEM_SIZE 48 +#define WLAN_FW_HDR_EMEM_SIZE 52 +#define WLAN_FW_HDR_EMEM_ADDR 56 +#define WLAN_FW_HDR_IMEM_ADDR 60 + +#define H2C_ACK_HDR_CONTENT_LENGTH 8 +#define CFG_PARAMETER_ACK_CONTENT_LENGTH 16 +#define CH_SWITCH_ACK_CONTENT_LENGTH 16 +#define SCAN_STATUS_RPT_CONTENT_LENGTH 4 +#define SCAN_STATUS_RPT_CONTENT_LENGTH_V2 12 +#define SCAN_CH_NOTIFY_CONTENT_LENGTH 12 +#define C2H_DBG_HDR_LEN 4 +#define C2H_DBG_CONTENT_MAX_LENGTH 228 +#define C2H_DBG_CONTENT_SEQ_OFFSET 1 + +/* Rename from FW SysHalCom_Debug_RAM.h */ +#define FW_REG_H2CPKT_DONE_SEQ 0x1C8 +#define FW_REG_WOW_REASON 0x1C7 + +enum halmac_data_type { + HALMAC_DATA_TYPE_MAC_REG = 0x00, + HALMAC_DATA_TYPE_BB_REG = 0x01, + HALMAC_DATA_TYPE_RADIO_A = 0x02, + HALMAC_DATA_TYPE_RADIO_B = 0x03, + HALMAC_DATA_TYPE_RADIO_C = 0x04, + HALMAC_DATA_TYPE_RADIO_D = 0x05, + + HALMAC_DATA_TYPE_DRV_DEFINE_0 = 0x80, + HALMAC_DATA_TYPE_DRV_DEFINE_1 = 0x81, + HALMAC_DATA_TYPE_DRV_DEFINE_2 = 0x82, + HALMAC_DATA_TYPE_DRV_DEFINE_3 = 0x83, + HALMAC_DATA_TYPE_UNDEFINE = 0x7FFFFFFF, +}; + +enum halmac_packet_id { + HALMAC_PACKET_PROBE_REQ = 0x00, + HALMAC_PACKET_SYNC_BCN = 0x01, + HALMAC_PACKET_DISCOVERY_BCN = 0x02, + HALMAC_PACKET_PROBE_REQ_NLO = 0xF0, + HALMAC_PACKET_SYNC_BCN_NLO = 0xF1, + HALMAC_PACKET_DISCOVERY_BCN_NLO = 0xF2, + HALMAC_PACKET_UNDEFINE = 0x7FFFFFFF, +}; + +enum halmac_cs_action_id { + HALMAC_CS_ACTION_NONE = 0x00, + HALMAC_CS_ACTIVE_SCAN = 0x01, + HALMAC_CS_NAN_NONMASTER_DW = 0x02, + HALMAC_CS_NAN_NONMASTER_NONDW = 0x03, + HALMAC_CS_NAN_MASTER_NONDW = 0x04, + HALMAC_CS_NAN_MASTER_DW = 0x05, + HALMAC_CS_ACTION_UNDEFINE = 0x7FFFFFFF, +}; + +enum halmac_cs_extra_action_id { + HALMAC_CS_EXTRA_ACTION_NONE = 0x00, + HALMAC_CS_EXTRA_UPDATE_PROBE = 0x01, + HALMAC_CS_EXTRA_UPDATE_BEACON = 0x02, + HALMAC_CS_EXTRA_ACTION_SCAN = 0x03, + HALMAC_CS_EXTRA_ACTION_UNDEFINE = 0x7FFFFFFF, +}; + +enum halmac_h2c_return_code { + HALMAC_H2C_RETURN_SUCCESS = 0x00, + HALMAC_H2C_RETURN_CFG_ERR_LEN = 0x01, + HALMAC_H2C_RETURN_CFG_ERR_CMD = 0x02, + HALMAC_H2C_RETURN_EFUSE_ERR_DUMP = 0x03, + HALMAC_H2C_RETURN_DATAPACK_ERR_FULL = 0x04, + HALMAC_H2C_RETURN_DATAPACK_ERR_ID = 0x05, + HALMAC_H2C_RETURN_RUN_ERR_EMPTY = 0x06, + HALMAC_H2C_RETURN_RUN_ERR_LEN = 0x07, + HALMAC_H2C_RETURN_RUN_ERR_CMD = 0x08, + HALMAC_H2C_RETURN_RUN_ERR_ID = 0x09, + HALMAC_H2C_RETURN_PACKET_ERR_FULL = 0x0A, + HALMAC_H2C_RETURN_PACKET_ERR_ID = 0x0B, + HALMAC_H2C_RETURN_SCAN_ERR_FULL = 0x0C, + HALMAC_H2C_RETURN_SCAN_ERR_PHYDM = 0x0D, + HALMAC_H2C_RETURN_ORIG_ERR_ID = 0x0E, + HALMAC_H2C_RETURN_SCAN_PKT_FULL = 0x0F, + HALMAC_H2C_RETURN_SCAN_PKT_BUF_BUSY = 0x10, + HALMAC_H2C_RETURN_SCAN_PKT_IDX_REUSE = 0x11, + HALMAC_H2C_RETURN_EFUSE_BUF_BUSY = 0x12, + HALMAC_H2C_RETURN_UNDEFINE = 0x7FFFFFFF, +}; + +enum halmac_scan_report_code { + HALMAC_SCAN_REPORT_DONE = 0x00, + HALMAC_SCAN_REPORT_ERR_PHYDM = 0x01, + HALMAC_SCAN_REPORT_ERR_ID = 0x02, + HALMAC_SCAN_REPORT_ERR_TX = 0x03, + HALMAC_SCAN_REPORT_UNDEFINE = 0x7FFFFFFF, +}; + +enum halmac_scan_notify_id { + HALMAC_SCAN_NOTIFY_ID_PRESWITCH = 0x00, + HALMAC_SCAN_NOTIFY_ID_POSTSWITCH = 0x01, + HALMAC_SCAN_NOTIFY_ID_PROBE_PRETX = 0x02, + HALMAC_SCAN_NOTIFY_ID_PROBE_POSTTX = 0x03, + HALMAC_SCAN_NOTIFY_ID_ACTION_PRETX = 0x04, + HALMAC_SCAN_NOTIFY_ID_ACTION_POSTTX = 0x05, + HALMAC_SCAN_NOTIFY_ID_DWELLEXT = 0x06, + HALMAC_SCAN_NOTIFY_ID_UNDEFINE = 0x7F, +}; + +enum halmac_scan_notify_status { + HALMAC_SCAN_NOTIFY_STATUS_NONE = 0x00, + HALMAC_SCAN_NOTIFY_STATUS_PHYDM_OK = 0x01, + HALMAC_SCAN_NOTIFY_STATUS_PHYDM_ERR = 0x02, + HALMAC_SCAN_NOTIFY_STATUS_NO_PROBE = 0x03, + HALMAC_SCAN_NOTIFY_STATUS_TX_PROBE_OK = 0x04, + HALMAC_SCAN_NOTIFY_STATUS_TX_PROBE_FAIL = 0x05, + HALMAC_SCAN_NOTIFY_STATUS_INVALID_ACTION_IDX = 0x06, + HALMAC_SCAN_NOTIFY_STATUS_TX_ACTION_OK = 0x07, + HALMAC_SCAN_NOTIFY_STATUS_TX_ACTION_FAIL = 0x08, + HALMAC_SCAN_NOTIFY_STATUS_UNDEFINE = 0x7F, +}; + +#endif diff --git a/hal/halmac/halmac_fw_offload_c2h_ap.h b/hal/halmac/halmac_fw_offload_c2h_ap.h new file mode 100644 index 0000000..26d21b4 --- /dev/null +++ b/hal/halmac/halmac_fw_offload_c2h_ap.h @@ -0,0 +1,772 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_FWOFFLOADC2HFORMAT_H2C_C2H_AP_H_ +#define _HAL_FWOFFLOADC2HFORMAT_H2C_C2H_AP_H_ +#define C2H_SUB_CMD_ID_C2H_DBG 0X00 +#define C2H_SUB_CMD_ID_BT_COEX_INFO 0X02 +#define C2H_SUB_CMD_ID_SCAN_STATUS_RPT 0X03 +#define C2H_SUB_CMD_ID_H2C_ACK_HDR 0X01 +#define C2H_SUB_CMD_ID_CFG_PARAM_ACK 0X01 +#define C2H_SUB_CMD_ID_CH_SWITCH_ACK 0X01 +#define C2H_SUB_CMD_ID_BT_COEX_ACK 0X01 +#define C2H_SUB_CMD_ID_DUMP_PHYSICAL_EFUSE_ACK 0X01 +#define C2H_SUB_CMD_ID_UPDATE_PKT_ACK 0X01 +#define C2H_SUB_CMD_ID_SEND_SCAN_PKT_ACK 0X01 +#define C2H_SUB_CMD_ID_DROP_SCAN_PKT_ACK 0X01 +#define C2H_SUB_CMD_ID_UPDATE_DATAPACK_ACK 0X01 +#define C2H_SUB_CMD_ID_RUN_DATAPACK_ACK 0X01 +#define C2H_SUB_CMD_ID_IQK_ACK 0X01 +#define C2H_SUB_CMD_ID_PWR_TRK_ACK 0X01 +#define C2H_SUB_CMD_ID_PSD_ACK 0X01 +#define C2H_SUB_CMD_ID_FW_MEM_DUMP_ACK 0X01 +#define C2H_SUB_CMD_ID_ACT_SCHEDULE_REQ_ACK 0X1 +#define C2H_SUB_CMD_ID_NAN_FUNC_CTRL_ACK 0X1 +#define C2H_SUB_CMD_ID_DPK_ACK 0X1 +#define C2H_SUB_CMD_ID_PSD_DATA 0X04 +#define C2H_SUB_CMD_ID_EFUSE_DATA 0X05 +#define C2H_SUB_CMD_ID_IQK_DATA 0X06 +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_DBG 0X07 +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_2_DBG 0X08 +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_3_DBG 0X09 +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_4_DBG 0X0A +#define C2H_SUB_CMD_ID_FTMACKRPT_HDL_DBG 0X0B +#define C2H_SUB_CMD_ID_FTMC2H_RPT 0X0C +#define C2H_SUB_CMD_ID_DRVFTMC2H_RPT 0X0D +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_5_DBG 0X0E +#define C2H_SUB_CMD_ID_CCX_RPT 0X0F +#define C2H_SUB_CMD_ID_C2H_PKT_NAN_RPT 0X10 +#define C2H_SUB_CMD_ID_C2H_PKT_ATM_RPT 0X11 +#define C2H_SUB_CMD_ID_C2H_PKT_SCC_CSA_RPT 0X1A +#define C2H_SUB_CMD_ID_C2H_PKT_FW_STATUS_NOTIFY 0X1B +#define C2H_SUB_CMD_ID_C2H_PKT_FTMSESSION_END 0X1C +#define C2H_SUB_CMD_ID_C2H_PKT_DETECT_THERMAL 0X1D +#define C2H_SUB_CMD_ID_FW_DBG_MSG 0XFF +#define C2H_SUB_CMD_ID_FW_SNDING_ACK 0X01 +#define C2H_SUB_CMD_ID_FW_FWCTRL_RPT 0X1F +#define C2H_SUB_CMD_ID_H2C_LOOPBACK_ACK 0X20 +#define C2H_SUB_CMD_ID_FWCMD_LOOPBACK_ACK 0X21 +#define C2H_SUB_CMD_ID_SCAN_CH_NOTIFY 0X22 +#define C2H_SUB_CMD_ID_FW_TBTT_RPT 0X23 +#define C2H_SUB_CMD_ID_BCN_OFFLOAD 0X24 +#define C2H_SUB_CMD_ID_DPK_DATA 0X25 +#define H2C_SUB_CMD_ID_CFG_PARAM_ACK SUB_CMD_ID_CFG_PARAM +#define H2C_SUB_CMD_ID_CH_SWITCH_ACK SUB_CMD_ID_CH_SWITCH +#define H2C_SUB_CMD_ID_BT_COEX_ACK SUB_CMD_ID_BT_COEX +#define H2C_SUB_CMD_ID_DUMP_PHYSICAL_EFUSE_ACK SUB_CMD_ID_DUMP_PHYSICAL_EFUSE +#define H2C_SUB_CMD_ID_UPDATE_PKT_ACK SUB_CMD_ID_UPDATE_PKT +#define H2C_SUB_CMD_ID_SEND_SCAN_PKT_ACK SUB_CMD_ID_SEND_SCAN_PKT +#define H2C_SUB_CMD_ID_DROP_SCAN_PKT_ACK SUB_CMD_ID_DROP_SCAN_PKT +#define H2C_SUB_CMD_ID_UPDATE_DATAPACK_ACK SUB_CMD_ID_UPDATE_DATAPACK +#define H2C_SUB_CMD_ID_RUN_DATAPACK_ACK SUB_CMD_ID_RUN_DATAPACK +#define H2C_SUB_CMD_ID_IQK_ACK SUB_CMD_ID_IQK +#define H2C_SUB_CMD_ID_PWR_TRK_ACK SUB_CMD_ID_PWR_TRK +#define H2C_SUB_CMD_ID_PSD_ACK SUB_CMD_ID_PSD +#define H2C_SUB_CMD_ID_FW_MEM_DUMP_ACK SUB_CMD_ID_FW_MEM_DUMP +#define H2C_SUB_CMD_ID_ACT_SCHEDULE_REQ_ACK SUB_CMD_ID_ACT_SCHEDULE_REQ +#define H2C_SUB_CMD_ID_NAN_FUNC_CTRL_ACK SUB_CMD_ID_NAN_FUNC_CTRL +#define H2C_SUB_CMD_ID_DPK_ACK SUB_CMD_ID_DPK +#define H2C_SUB_CMD_ID_CCX_RPT SUB_CMD_ID_CCX_RPT +#define H2C_SUB_CMD_ID_FW_DBG_MSG SUB_CMD_ID_FW_DBG_MSG +#define H2C_SUB_CMD_ID_FW_SNDING_ACK SUB_CMD_ID_FW_SNDING +#define H2C_SUB_CMD_ID_FW_FWCTRL_RPT SUB_CMD_ID_FW_FWCTRL_RPT +#define H2C_SUB_CMD_ID_H2C_LOOPBACK_ACK SUB_CMD_ID_H2C_LOOPBACK +#define H2C_SUB_CMD_ID_FWCMD_LOOPBACK_ACK SUB_CMD_ID_FWCMD_LOOPBACK +#define H2C_CMD_ID_CFG_PARAM_ACK 0XFF +#define H2C_CMD_ID_CH_SWITCH_ACK 0XFF +#define H2C_CMD_ID_BT_COEX_ACK 0XFF +#define H2C_CMD_ID_DUMP_PHYSICAL_EFUSE_ACK 0XFF +#define H2C_CMD_ID_UPDATE_PKT_ACK 0XFF +#define H2C_CMD_ID_SEND_SCAN_PKT_ACK 0XFF +#define H2C_CMD_ID_DROP_SCAN_PKT_ACK 0XFF +#define H2C_CMD_ID_UPDATE_DATAPACK_ACK 0XFF +#define H2C_CMD_ID_RUN_DATAPACK_ACK 0XFF +#define H2C_CMD_ID_IQK_ACK 0XFF +#define H2C_CMD_ID_PWR_TRK_ACK 0XFF +#define H2C_CMD_ID_PSD_ACK 0XFF +#define H2C_CMD_ID_FW_MEM_DUMP_ACK 0XFF +#define H2C_CMD_ID_ACT_SCHEDULE_REQ_ACK 0XFF +#define H2C_CMD_ID_NAN_FUNC_CTRL_ACK 0XFF +#define H2C_CMD_ID_DPK_ACK 0XFF +#define H2C_CMD_ID_CCX_RPT 0XFF +#define H2C_CMD_ID_FW_DBG_MSG 0XFF +#define H2C_CMD_ID_FW_SNDING_ACK 0XFF +#define H2C_CMD_ID_FW_FWCTRL_RPT 0XFF +#define H2C_CMD_ID_H2C_LOOPBACK_ACK 0XFF +#define H2C_CMD_ID_FWCMD_LOOPBACK_ACK 0XFF +#define C2H_HDR_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_HDR_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_HDR_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_HDR_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_HDR_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_HDR_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_HDR_GET_C2H_SUB_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define C2H_HDR_SET_C2H_SUB_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_HDR_SET_C2H_SUB_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_HDR_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 24, 8) +#define C2H_HDR_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_HDR_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_DBG_GET_DBG_MSG(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define C2H_DBG_SET_DBG_MSG(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_DBG_SET_DBG_MSG_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define BT_COEX_INFO_GET_DATA_START(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define BT_COEX_INFO_SET_DATA_START(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define BT_COEX_INFO_SET_DATA_START_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define SCAN_STATUS_RPT_GET_H2C_RETURN_CODE(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define SCAN_STATUS_RPT_SET_H2C_RETURN_CODE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define SCAN_STATUS_RPT_SET_H2C_RETURN_CODE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define SCAN_STATUS_RPT_GET_H2C_SEQ(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 16, 16) +#define SCAN_STATUS_RPT_SET_H2C_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 16, value) +#define SCAN_STATUS_RPT_SET_H2C_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 16, value) +#define SCAN_STATUS_RPT_GET_TSF_0(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 0, 8) +#define SCAN_STATUS_RPT_SET_TSF_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 8, value) +#define SCAN_STATUS_RPT_SET_TSF_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_1(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 8, 8) +#define SCAN_STATUS_RPT_SET_TSF_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 8, 8, value) +#define SCAN_STATUS_RPT_SET_TSF_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 8, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_2(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 16, 8) +#define SCAN_STATUS_RPT_SET_TSF_2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 16, 8, value) +#define SCAN_STATUS_RPT_SET_TSF_2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 16, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_3(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 24, 8) +#define SCAN_STATUS_RPT_SET_TSF_3(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 24, 8, value) +#define SCAN_STATUS_RPT_SET_TSF_3_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 24, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_4(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 0, 8) +#define SCAN_STATUS_RPT_SET_TSF_4(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 0, 8, value) +#define SCAN_STATUS_RPT_SET_TSF_4_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 0, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_5(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 8, 8) +#define SCAN_STATUS_RPT_SET_TSF_5(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 8, 8, value) +#define SCAN_STATUS_RPT_SET_TSF_5_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 8, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_6(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 16, 8) +#define SCAN_STATUS_RPT_SET_TSF_6(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 16, 8, value) +#define SCAN_STATUS_RPT_SET_TSF_6_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 16, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_7(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 24, 8) +#define SCAN_STATUS_RPT_SET_TSF_7(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 24, 8, value) +#define SCAN_STATUS_RPT_SET_TSF_7_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 24, 8, value) +#define H2C_ACK_HDR_GET_H2C_RETURN_CODE(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define H2C_ACK_HDR_SET_H2C_RETURN_CODE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define H2C_ACK_HDR_SET_H2C_RETURN_CODE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define H2C_ACK_HDR_GET_H2C_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define H2C_ACK_HDR_SET_H2C_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define H2C_ACK_HDR_SET_H2C_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define H2C_ACK_HDR_GET_H2C_SUB_CMD_ID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 16, 16) +#define H2C_ACK_HDR_SET_H2C_SUB_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 16, value) +#define H2C_ACK_HDR_SET_H2C_SUB_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 16, value) +#define H2C_ACK_HDR_GET_H2C_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 0, 16) +#define H2C_ACK_HDR_SET_H2C_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 16, value) +#define H2C_ACK_HDR_SET_H2C_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 16, value) +#define CFG_PARAM_ACK_GET_OFFSET_ACCUMULATION(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0XC, 0, 32) +#define CFG_PARAM_ACK_SET_OFFSET_ACCUMULATION(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 0, 32, value) +#define CFG_PARAM_ACK_SET_OFFSET_ACCUMULATION_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 0, 32, value) +#define CFG_PARAM_ACK_GET_VALUE_ACCUMULATION(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X10, 0, 32) +#define CFG_PARAM_ACK_SET_VALUE_ACCUMULATION(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 0, 32, value) +#define CFG_PARAM_ACK_SET_VALUE_ACCUMULATION_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 0, 32, value) +#define CH_SWITCH_ACK_GET_TSF_0(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 0, 8) +#define CH_SWITCH_ACK_SET_TSF_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define CH_SWITCH_ACK_SET_TSF_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define CH_SWITCH_ACK_GET_TSF_1(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 8, 8) +#define CH_SWITCH_ACK_SET_TSF_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define CH_SWITCH_ACK_SET_TSF_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define CH_SWITCH_ACK_GET_TSF_2(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define CH_SWITCH_ACK_SET_TSF_2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define CH_SWITCH_ACK_SET_TSF_2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define CH_SWITCH_ACK_GET_TSF_3(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define CH_SWITCH_ACK_SET_TSF_3(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define CH_SWITCH_ACK_SET_TSF_3_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define CH_SWITCH_ACK_GET_TSF_4(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X10, 0, 8) +#define CH_SWITCH_ACK_SET_TSF_4(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 0, 8, value) +#define CH_SWITCH_ACK_SET_TSF_4_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 0, 8, value) +#define CH_SWITCH_ACK_GET_TSF_5(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X10, 8, 8) +#define CH_SWITCH_ACK_SET_TSF_5(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 8, 8, value) +#define CH_SWITCH_ACK_SET_TSF_5_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 8, 8, value) +#define CH_SWITCH_ACK_GET_TSF_6(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X10, 16, 8) +#define CH_SWITCH_ACK_SET_TSF_6(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 16, 8, value) +#define CH_SWITCH_ACK_SET_TSF_6_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 16, 8, value) +#define CH_SWITCH_ACK_GET_TSF_7(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X10, 24, 8) +#define CH_SWITCH_ACK_SET_TSF_7(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 24, 8, value) +#define CH_SWITCH_ACK_SET_TSF_7_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 24, 8, value) +#define BT_COEX_ACK_GET_DATA_START(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 0, 8) +#define BT_COEX_ACK_SET_DATA_START(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 0, 8, value) +#define BT_COEX_ACK_SET_DATA_START_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 0, 8, value) +#define PSD_DATA_GET_SEGMENT_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 7) +#define PSD_DATA_SET_SEGMENT_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 7, value) +#define PSD_DATA_SET_SEGMENT_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 7, value) +#define PSD_DATA_GET_END_SEGMENT(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 7, 1) +#define PSD_DATA_SET_END_SEGMENT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 7, 1, value) +#define PSD_DATA_SET_END_SEGMENT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 7, 1, value) +#define PSD_DATA_GET_SEGMENT_SIZE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define PSD_DATA_SET_SEGMENT_SIZE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define PSD_DATA_SET_SEGMENT_SIZE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define PSD_DATA_GET_TOTAL_SIZE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 16, 16) +#define PSD_DATA_SET_TOTAL_SIZE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 16, value) +#define PSD_DATA_SET_TOTAL_SIZE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 16, value) +#define PSD_DATA_GET_H2C_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 0, 16) +#define PSD_DATA_SET_H2C_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 0, 16, value) +#define PSD_DATA_SET_H2C_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 0, 16, value) +#define PSD_DATA_GET_DATA_START(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 16, 8) +#define PSD_DATA_SET_DATA_START(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 16, 8, value) +#define PSD_DATA_SET_DATA_START_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 16, 8, value) +#define EFUSE_DATA_GET_SEGMENT_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 7) +#define EFUSE_DATA_SET_SEGMENT_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 7, value) +#define EFUSE_DATA_SET_SEGMENT_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 7, value) +#define EFUSE_DATA_GET_END_SEGMENT(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 7, 1) +#define EFUSE_DATA_SET_END_SEGMENT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 7, 1, value) +#define EFUSE_DATA_SET_END_SEGMENT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 7, 1, value) +#define EFUSE_DATA_GET_SEGMENT_SIZE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define EFUSE_DATA_SET_SEGMENT_SIZE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define EFUSE_DATA_SET_SEGMENT_SIZE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define EFUSE_DATA_GET_TOTAL_SIZE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 16, 16) +#define EFUSE_DATA_SET_TOTAL_SIZE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 16, value) +#define EFUSE_DATA_SET_TOTAL_SIZE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 16, value) +#define EFUSE_DATA_GET_H2C_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 0, 16) +#define EFUSE_DATA_SET_H2C_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 0, 16, value) +#define EFUSE_DATA_SET_H2C_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 0, 16, value) +#define EFUSE_DATA_GET_DATA_START(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 16, 8) +#define EFUSE_DATA_SET_DATA_START(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 16, 8, value) +#define EFUSE_DATA_SET_DATA_START_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 16, 8, value) +#define IQK_DATA_GET_SEGMENT_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 7) +#define IQK_DATA_SET_SEGMENT_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 7, value) +#define IQK_DATA_SET_SEGMENT_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 7, value) +#define IQK_DATA_GET_END_SEGMENT(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 7, 1) +#define IQK_DATA_SET_END_SEGMENT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 7, 1, value) +#define IQK_DATA_SET_END_SEGMENT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 7, 1, value) +#define IQK_DATA_GET_SEGMENT_SIZE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define IQK_DATA_SET_SEGMENT_SIZE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define IQK_DATA_SET_SEGMENT_SIZE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define IQK_DATA_GET_TOTAL_SIZE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 16, 16) +#define IQK_DATA_SET_TOTAL_SIZE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 16, value) +#define IQK_DATA_SET_TOTAL_SIZE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 16, value) +#define IQK_DATA_GET_H2C_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 0, 16) +#define IQK_DATA_SET_H2C_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 0, 16, value) +#define IQK_DATA_SET_H2C_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 0, 16, value) +#define IQK_DATA_GET_DATA_START(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 16, 8) +#define IQK_DATA_SET_DATA_START(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 16, 8, value) +#define IQK_DATA_SET_DATA_START_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 16, 8, value) +#define CCX_RPT_GET_POLLUTED(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X4, 0, 1) +#define CCX_RPT_SET_POLLUTED(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X4, 0, 1, value) +#define CCX_RPT_SET_POLLUTED_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X4, 0, 1, value) +#define CCX_RPT_GET_RPT_SEL(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X4, 5, 3) +#define CCX_RPT_SET_RPT_SEL(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X4, 5, 3, value) +#define CCX_RPT_SET_RPT_SEL_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X4, 5, 3, value) +#define CCX_RPT_GET_QSEL(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X4, 8, 5) +#define CCX_RPT_SET_QSEL(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X4, 8, 5, value) +#define CCX_RPT_SET_QSEL_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X4, 8, 5, value) +#define CCX_RPT_GET_MISSED_RPT_NUM(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X4, 13, 3) +#define CCX_RPT_SET_MISSED_RPT_NUM(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X4, 13, 3, value) +#define CCX_RPT_SET_MISSED_RPT_NUM_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X4, 13, 3, value) +#define CCX_RPT_GET_MACID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X4, 16, 7) +#define CCX_RPT_SET_MACID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X4, 16, 7, value) +#define CCX_RPT_SET_MACID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X4, 16, 7, value) +#define CCX_RPT_GET_INITIAL_DATA_RATE(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X4, 24, 7) +#define CCX_RPT_SET_INITIAL_DATA_RATE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X4, 24, 7, value) +#define CCX_RPT_SET_INITIAL_DATA_RATE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X4, 24, 7, value) +#define CCX_RPT_GET_INITIAL_SGI(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X4, 31, 1) +#define CCX_RPT_SET_INITIAL_SGI(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X4, 31, 1, value) +#define CCX_RPT_SET_INITIAL_SGI_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X4, 31, 1, value) +#define CCX_RPT_GET_QUEUE_TIME(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 0, 16) +#define CCX_RPT_SET_QUEUE_TIME(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 0, 16, value) +#define CCX_RPT_SET_QUEUE_TIME_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 0, 16, value) +#define CCX_RPT_GET_SW_DEFINE_BYTE0(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 16, 8) +#define CCX_RPT_SET_SW_DEFINE_BYTE0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 16, 8, value) +#define CCX_RPT_SET_SW_DEFINE_BYTE0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 16, 8, value) +#define CCX_RPT_GET_RTS_RETRY_COUNT(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 24, 4) +#define CCX_RPT_SET_RTS_RETRY_COUNT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 24, 4, value) +#define CCX_RPT_SET_RTS_RETRY_COUNT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 24, 4, value) +#define CCX_RPT_GET_BMC(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 29, 1) +#define CCX_RPT_SET_BMC(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 29, 1, value) +#define CCX_RPT_SET_BMC_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 29, 1, value) +#define CCX_RPT_GET_TX_STATE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X8, 30, 2) +#define CCX_RPT_SET_TX_STATE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 30, 2, value) +#define CCX_RPT_SET_TX_STATE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 30, 2, value) +#define CCX_RPT_GET_DATA_RETRY_COUNT(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 0, 6) +#define CCX_RPT_SET_DATA_RETRY_COUNT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 0, 6, value) +#define CCX_RPT_SET_DATA_RETRY_COUNT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 0, 6, value) +#define CCX_RPT_GET_FINAL_DATA_RATE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 8, 7) +#define CCX_RPT_SET_FINAL_DATA_RATE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 8, 7, value) +#define CCX_RPT_SET_FINAL_DATA_RATE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 8, 7, value) +#define CCX_RPT_GET_FINAL_SGI(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 15, 1) +#define CCX_RPT_SET_FINAL_SGI(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 15, 1, value) +#define CCX_RPT_SET_FINAL_SGI_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 15, 1, value) +#define CCX_RPT_GET_RF_CH_NUM(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 16, 10) +#define CCX_RPT_SET_RF_CH_NUM(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 16, 10, value) +#define CCX_RPT_SET_RF_CH_NUM_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 16, 10, value) +#define CCX_RPT_GET_SC(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 26, 4) +#define CCX_RPT_SET_SC(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 26, 4, value) +#define CCX_RPT_SET_SC_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 26, 4, value) +#define CCX_RPT_GET_BW(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0XC, 30, 2) +#define CCX_RPT_SET_BW(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0XC, 30, 2, value) +#define CCX_RPT_SET_BW_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0XC, 30, 2, value) +#define C2H_PKT_FW_STATUS_NOTIFY_GET_STATUS_CODE(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 32) +#define C2H_PKT_FW_STATUS_NOTIFY_SET_STATUS_CODE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 32, value) +#define C2H_PKT_FW_STATUS_NOTIFY_SET_STATUS_CODE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 32, value) +#define C2H_PKT_DETECT_THERMAL_GET_THERMAL_VALUE(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 32) +#define C2H_PKT_DETECT_THERMAL_SET_THERMAL_VALUE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 32, value) +#define C2H_PKT_DETECT_THERMAL_SET_THERMAL_VALUE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 32, value) +#define FW_DBG_MSG_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define FW_DBG_MSG_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define FW_DBG_MSG_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define FW_DBG_MSG_GET_C2H_SUB_CMD_ID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define FW_DBG_MSG_SET_C2H_SUB_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define FW_DBG_MSG_SET_C2H_SUB_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define FW_DBG_MSG_GET_FULL(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 24, 1) +#define FW_DBG_MSG_SET_FULL(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 1, value) +#define FW_DBG_MSG_SET_FULL_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 1, value) +#define FW_DBG_MSG_GET_OWN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 31, 1) +#define FW_DBG_MSG_SET_OWN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 31, 1, value) +#define FW_DBG_MSG_SET_OWN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 31, 1, value) +#define FW_FWCTRL_RPT_GET_EVT_TYPE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define FW_FWCTRL_RPT_SET_EVT_TYPE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define FW_FWCTRL_RPT_SET_EVT_TYPE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define FW_FWCTRL_RPT_GET_LENGTH(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define FW_FWCTRL_RPT_SET_LENGTH(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define FW_FWCTRL_RPT_SET_LENGTH_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define FW_FWCTRL_RPT_GET_SEQ_NUM(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define FW_FWCTRL_RPT_SET_SEQ_NUM(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define FW_FWCTRL_RPT_SET_SEQ_NUM_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define FW_FWCTRL_RPT_GET_IS_ACK(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 24, 1) +#define FW_FWCTRL_RPT_SET_IS_ACK(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 1, value) +#define FW_FWCTRL_RPT_SET_IS_ACK_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 1, value) +#define FW_FWCTRL_RPT_GET_MORE_CONTENT(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 25, 1) +#define FW_FWCTRL_RPT_SET_MORE_CONTENT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 25, 1, value) +#define FW_FWCTRL_RPT_SET_MORE_CONTENT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 25, 1, value) +#define FW_FWCTRL_RPT_GET_CONTENT_IDX(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 26, 6) +#define FW_FWCTRL_RPT_SET_CONTENT_IDX(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 26, 6, value) +#define FW_FWCTRL_RPT_SET_CONTENT_IDX_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 26, 6, value) +#define FW_FWCTRL_RPT_GET_CLASS_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define FW_FWCTRL_RPT_SET_CLASS_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define FW_FWCTRL_RPT_SET_CLASS_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define FW_FWCTRL_RPT_GET_CONTENT(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 16, 16) +#define FW_FWCTRL_RPT_SET_CONTENT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 16, value) +#define FW_FWCTRL_RPT_SET_CONTENT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 16, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_2(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 16, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 8, value) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_3(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 24, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_3(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 24, 8, value) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_3_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 24, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_4(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X8, 0, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_4(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 0, 8, value) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_4_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 0, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_5(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X8, 8, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_5(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 8, 8, value) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_5_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 8, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_6(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X8, 16, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_6(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 16, 8, value) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_6_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 16, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_7(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X8, 24, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_7(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 24, 8, value) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_7_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 24, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_2(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 16, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 8, value) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_3(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 24, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_3(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 24, 8, value) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_3_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 24, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_4(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X8, 0, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_4(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 0, 8, value) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_4_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 0, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_5(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X8, 8, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_5(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 8, 8, value) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_5_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 8, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_6(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X8, 16, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_6(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 16, 8, value) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_6_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 16, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_7(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X8, 24, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_7(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X8, 24, 8, value) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_7_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X8, 24, 8, value) +#define SCAN_CH_NOTIFY_GET_CH_NUM(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define SCAN_CH_NOTIFY_SET_CH_NUM(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define SCAN_CH_NOTIFY_SET_CH_NUM_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define SCAN_CH_NOTIFY_GET_NOTIFY_ID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define SCAN_CH_NOTIFY_SET_NOTIFY_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define SCAN_CH_NOTIFY_SET_NOTIFY_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define SCAN_CH_NOTIFY_GET_STATUS(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 16, 8) +#define SCAN_CH_NOTIFY_SET_STATUS(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 8, value) +#define SCAN_CH_NOTIFY_SET_STATUS_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_0(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 0, 8) +#define SCAN_CH_NOTIFY_SET_TSF_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 8, value) +#define SCAN_CH_NOTIFY_SET_TSF_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_1(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 8, 8) +#define SCAN_CH_NOTIFY_SET_TSF_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 8, 8, value) +#define SCAN_CH_NOTIFY_SET_TSF_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 8, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_2(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 16, 8) +#define SCAN_CH_NOTIFY_SET_TSF_2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 16, 8, value) +#define SCAN_CH_NOTIFY_SET_TSF_2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 16, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_3(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 24, 8) +#define SCAN_CH_NOTIFY_SET_TSF_3(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 24, 8, value) +#define SCAN_CH_NOTIFY_SET_TSF_3_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 24, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_4(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 0, 8) +#define SCAN_CH_NOTIFY_SET_TSF_4(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define SCAN_CH_NOTIFY_SET_TSF_4_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_5(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 8, 8) +#define SCAN_CH_NOTIFY_SET_TSF_5(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define SCAN_CH_NOTIFY_SET_TSF_5_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_6(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define SCAN_CH_NOTIFY_SET_TSF_6(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define SCAN_CH_NOTIFY_SET_TSF_6_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_7(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define SCAN_CH_NOTIFY_SET_TSF_7(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define SCAN_CH_NOTIFY_SET_TSF_7_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define FW_TBTT_RPT_GET_PORT_NUMBER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define FW_TBTT_RPT_SET_PORT_NUMBER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define FW_TBTT_RPT_SET_PORT_NUMBER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define BCN_OFFLOAD_GET_SUPPORT_VER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define BCN_OFFLOAD_SET_SUPPORT_VER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define BCN_OFFLOAD_SET_SUPPORT_VER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define BCN_OFFLOAD_GET_STATUS(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define BCN_OFFLOAD_SET_STATUS(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define BCN_OFFLOAD_SET_STATUS_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define DPK_DATA_GET_SEGMENT_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 7) +#define DPK_DATA_SET_SEGMENT_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 7, value) +#define DPK_DATA_SET_SEGMENT_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 7, value) +#define DPK_DATA_GET_END_SEGMENT(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 7, 1) +#define DPK_DATA_SET_END_SEGMENT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 7, 1, value) +#define DPK_DATA_SET_END_SEGMENT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 7, 1, value) +#define DPK_DATA_GET_SEGMENT_SIZE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define DPK_DATA_SET_SEGMENT_SIZE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define DPK_DATA_SET_SEGMENT_SIZE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define DPK_DATA_GET_TOTAL_SIZE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 16, 16) +#define DPK_DATA_SET_TOTAL_SIZE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 16, value) +#define DPK_DATA_SET_TOTAL_SIZE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 16, value) +#define DPK_DATA_GET_H2C_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 0, 16) +#define DPK_DATA_SET_H2C_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 16, value) +#define DPK_DATA_SET_H2C_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 16, value) +#define DPK_DATA_GET_PATH0_OK(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 16, 8) +#define DPK_DATA_SET_PATH0_OK(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 16, 8, value) +#define DPK_DATA_SET_PATH0_OK_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 16, 8, value) +#define DPK_DATA_GET_PATH1_OK(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 24, 8) +#define DPK_DATA_SET_PATH1_OK(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 24, 8, value) +#define DPK_DATA_SET_PATH1_OK_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 24, 8, value) +#define DPK_DATA_GET_THERM0_S0(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 0, 8) +#define DPK_DATA_SET_THERM0_S0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define DPK_DATA_SET_THERM0_S0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define DPK_DATA_GET_THERM0_S1(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 8, 8) +#define DPK_DATA_SET_THERM0_S1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define DPK_DATA_SET_THERM0_S1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define DPK_DATA_GET_THERM1_S0(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define DPK_DATA_SET_THERM1_S0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define DPK_DATA_SET_THERM1_S0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define DPK_DATA_GET_THERM1_S1(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define DPK_DATA_SET_THERM1_S1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define DPK_DATA_SET_THERM1_S1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define DPK_DATA_GET_THERM_DELTA0_S0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X10, 0, 8) +#define DPK_DATA_SET_THERM_DELTA0_S0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 0, 8, value) +#define DPK_DATA_SET_THERM_DELTA0_S0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 0, 8, value) +#define DPK_DATA_GET_THERM_DELTA0_S1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X10, 8, 8) +#define DPK_DATA_SET_THERM_DELTA0_S1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 8, 8, value) +#define DPK_DATA_SET_THERM_DELTA0_S1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 8, 8, value) +#define DPK_DATA_GET_THERM_DELTA1_S0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X10, 16, 8) +#define DPK_DATA_SET_THERM_DELTA1_S0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 16, 8, value) +#define DPK_DATA_SET_THERM_DELTA1_S0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 16, 8, value) +#define DPK_DATA_GET_THERM_DELTA1_S1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X10, 24, 8) +#define DPK_DATA_SET_THERM_DELTA1_S1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X10, 24, 8, value) +#define DPK_DATA_SET_THERM_DELTA1_S1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X10, 24, 8, value) +#endif diff --git a/hal/halmac/halmac_fw_offload_c2h_nic.h b/hal/halmac/halmac_fw_offload_c2h_nic.h new file mode 100644 index 0000000..0b4aead --- /dev/null +++ b/hal/halmac/halmac_fw_offload_c2h_nic.h @@ -0,0 +1,559 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_FWOFFLOADC2HFORMAT_H2C_C2H_NIC_H_ +#define _HAL_FWOFFLOADC2HFORMAT_H2C_C2H_NIC_H_ +#define C2H_SUB_CMD_ID_C2H_DBG 0X00 +#define C2H_SUB_CMD_ID_BT_COEX_INFO 0X02 +#define C2H_SUB_CMD_ID_SCAN_STATUS_RPT 0X03 +#define C2H_SUB_CMD_ID_H2C_ACK_HDR 0X01 +#define C2H_SUB_CMD_ID_CFG_PARAM_ACK 0X01 +#define C2H_SUB_CMD_ID_CH_SWITCH_ACK 0X01 +#define C2H_SUB_CMD_ID_BT_COEX_ACK 0X01 +#define C2H_SUB_CMD_ID_DUMP_PHYSICAL_EFUSE_ACK 0X01 +#define C2H_SUB_CMD_ID_UPDATE_PKT_ACK 0X01 +#define C2H_SUB_CMD_ID_SEND_SCAN_PKT_ACK 0X01 +#define C2H_SUB_CMD_ID_DROP_SCAN_PKT_ACK 0X01 +#define C2H_SUB_CMD_ID_UPDATE_DATAPACK_ACK 0X01 +#define C2H_SUB_CMD_ID_RUN_DATAPACK_ACK 0X01 +#define C2H_SUB_CMD_ID_IQK_ACK 0X01 +#define C2H_SUB_CMD_ID_PWR_TRK_ACK 0X01 +#define C2H_SUB_CMD_ID_PSD_ACK 0X01 +#define C2H_SUB_CMD_ID_FW_MEM_DUMP_ACK 0X01 +#define C2H_SUB_CMD_ID_ACT_SCHEDULE_REQ_ACK 0X1 +#define C2H_SUB_CMD_ID_NAN_FUNC_CTRL_ACK 0X1 +#define C2H_SUB_CMD_ID_DPK_ACK 0X1 +#define C2H_SUB_CMD_ID_PSD_DATA 0X04 +#define C2H_SUB_CMD_ID_EFUSE_DATA 0X05 +#define C2H_SUB_CMD_ID_IQK_DATA 0X06 +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_DBG 0X07 +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_2_DBG 0X08 +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_3_DBG 0X09 +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_4_DBG 0X0A +#define C2H_SUB_CMD_ID_FTMACKRPT_HDL_DBG 0X0B +#define C2H_SUB_CMD_ID_FTMC2H_RPT 0X0C +#define C2H_SUB_CMD_ID_DRVFTMC2H_RPT 0X0D +#define C2H_SUB_CMD_ID_C2H_PKT_FTM_5_DBG 0X0E +#define C2H_SUB_CMD_ID_CCX_RPT 0X0F +#define C2H_SUB_CMD_ID_C2H_PKT_NAN_RPT 0X10 +#define C2H_SUB_CMD_ID_C2H_PKT_ATM_RPT 0X11 +#define C2H_SUB_CMD_ID_C2H_PKT_SCC_CSA_RPT 0X1A +#define C2H_SUB_CMD_ID_C2H_PKT_FW_STATUS_NOTIFY 0X1B +#define C2H_SUB_CMD_ID_C2H_PKT_FTMSESSION_END 0X1C +#define C2H_SUB_CMD_ID_C2H_PKT_DETECT_THERMAL 0X1D +#define C2H_SUB_CMD_ID_FW_DBG_MSG 0XFF +#define C2H_SUB_CMD_ID_FW_SNDING_ACK 0X01 +#define C2H_SUB_CMD_ID_FW_FWCTRL_RPT 0X1F +#define C2H_SUB_CMD_ID_H2C_LOOPBACK_ACK 0X20 +#define C2H_SUB_CMD_ID_FWCMD_LOOPBACK_ACK 0X21 +#define C2H_SUB_CMD_ID_SCAN_CH_NOTIFY 0X22 +#define C2H_SUB_CMD_ID_FW_TBTT_RPT 0X23 +#define C2H_SUB_CMD_ID_BCN_OFFLOAD 0X24 +#define C2H_SUB_CMD_ID_DPK_DATA 0X25 +#define H2C_SUB_CMD_ID_CFG_PARAM_ACK SUB_CMD_ID_CFG_PARAM +#define H2C_SUB_CMD_ID_CH_SWITCH_ACK SUB_CMD_ID_CH_SWITCH +#define H2C_SUB_CMD_ID_BT_COEX_ACK SUB_CMD_ID_BT_COEX +#define H2C_SUB_CMD_ID_DUMP_PHYSICAL_EFUSE_ACK SUB_CMD_ID_DUMP_PHYSICAL_EFUSE +#define H2C_SUB_CMD_ID_UPDATE_PKT_ACK SUB_CMD_ID_UPDATE_PKT +#define H2C_SUB_CMD_ID_SEND_SCAN_PKT_ACK SUB_CMD_ID_SEND_SCAN_PKT +#define H2C_SUB_CMD_ID_DROP_SCAN_PKT_ACK SUB_CMD_ID_DROP_SCAN_PKT +#define H2C_SUB_CMD_ID_UPDATE_DATAPACK_ACK SUB_CMD_ID_UPDATE_DATAPACK +#define H2C_SUB_CMD_ID_RUN_DATAPACK_ACK SUB_CMD_ID_RUN_DATAPACK +#define H2C_SUB_CMD_ID_IQK_ACK SUB_CMD_ID_IQK +#define H2C_SUB_CMD_ID_PWR_TRK_ACK SUB_CMD_ID_PWR_TRK +#define H2C_SUB_CMD_ID_PSD_ACK SUB_CMD_ID_PSD +#define H2C_SUB_CMD_ID_FW_MEM_DUMP_ACK SUB_CMD_ID_FW_MEM_DUMP +#define H2C_SUB_CMD_ID_ACT_SCHEDULE_REQ_ACK SUB_CMD_ID_ACT_SCHEDULE_REQ +#define H2C_SUB_CMD_ID_NAN_FUNC_CTRL_ACK SUB_CMD_ID_NAN_FUNC_CTRL +#define H2C_SUB_CMD_ID_DPK_ACK SUB_CMD_ID_DPK +#define H2C_SUB_CMD_ID_CCX_RPT SUB_CMD_ID_CCX_RPT +#define H2C_SUB_CMD_ID_FW_DBG_MSG SUB_CMD_ID_FW_DBG_MSG +#define H2C_SUB_CMD_ID_FW_SNDING_ACK SUB_CMD_ID_FW_SNDING +#define H2C_SUB_CMD_ID_FW_FWCTRL_RPT SUB_CMD_ID_FW_FWCTRL_RPT +#define H2C_SUB_CMD_ID_H2C_LOOPBACK_ACK SUB_CMD_ID_H2C_LOOPBACK +#define H2C_SUB_CMD_ID_FWCMD_LOOPBACK_ACK SUB_CMD_ID_FWCMD_LOOPBACK +#define H2C_CMD_ID_CFG_PARAM_ACK 0XFF +#define H2C_CMD_ID_CH_SWITCH_ACK 0XFF +#define H2C_CMD_ID_BT_COEX_ACK 0XFF +#define H2C_CMD_ID_DUMP_PHYSICAL_EFUSE_ACK 0XFF +#define H2C_CMD_ID_UPDATE_PKT_ACK 0XFF +#define H2C_CMD_ID_SEND_SCAN_PKT_ACK 0XFF +#define H2C_CMD_ID_DROP_SCAN_PKT_ACK 0XFF +#define H2C_CMD_ID_UPDATE_DATAPACK_ACK 0XFF +#define H2C_CMD_ID_RUN_DATAPACK_ACK 0XFF +#define H2C_CMD_ID_IQK_ACK 0XFF +#define H2C_CMD_ID_PWR_TRK_ACK 0XFF +#define H2C_CMD_ID_PSD_ACK 0XFF +#define H2C_CMD_ID_FW_MEM_DUMP_ACK 0XFF +#define H2C_CMD_ID_ACT_SCHEDULE_REQ_ACK 0XFF +#define H2C_CMD_ID_NAN_FUNC_CTRL_ACK 0XFF +#define H2C_CMD_ID_DPK_ACK 0XFF +#define H2C_CMD_ID_CCX_RPT 0XFF +#define H2C_CMD_ID_FW_DBG_MSG 0XFF +#define H2C_CMD_ID_FW_SNDING_ACK 0XFF +#define H2C_CMD_ID_FW_FWCTRL_RPT 0XFF +#define H2C_CMD_ID_H2C_LOOPBACK_ACK 0XFF +#define H2C_CMD_ID_FWCMD_LOOPBACK_ACK 0XFF +#define C2H_HDR_GET_CMD_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_HDR_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_HDR_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_HDR_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_HDR_GET_C2H_SUB_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define C2H_HDR_SET_C2H_SUB_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define C2H_HDR_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 8) +#define C2H_HDR_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 8, value) +#define C2H_DBG_GET_DBG_MSG(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define C2H_DBG_SET_DBG_MSG(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define BT_COEX_INFO_GET_DATA_START(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define BT_COEX_INFO_SET_DATA_START(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define SCAN_STATUS_RPT_GET_H2C_RETURN_CODE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define SCAN_STATUS_RPT_SET_H2C_RETURN_CODE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define SCAN_STATUS_RPT_GET_H2C_SEQ(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 16) +#define SCAN_STATUS_RPT_SET_H2C_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 16, value) +#define SCAN_STATUS_RPT_GET_TSF_0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 8) +#define SCAN_STATUS_RPT_SET_TSF_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 8, 8) +#define SCAN_STATUS_RPT_SET_TSF_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 8, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_2(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 16, 8) +#define SCAN_STATUS_RPT_SET_TSF_2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 16, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_3(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 24, 8) +#define SCAN_STATUS_RPT_SET_TSF_3(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 24, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_4(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 0, 8) +#define SCAN_STATUS_RPT_SET_TSF_4(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 0, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_5(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 8, 8) +#define SCAN_STATUS_RPT_SET_TSF_5(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 8, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_6(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 16, 8) +#define SCAN_STATUS_RPT_SET_TSF_6(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 16, 8, value) +#define SCAN_STATUS_RPT_GET_TSF_7(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 24, 8) +#define SCAN_STATUS_RPT_SET_TSF_7(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 24, 8, value) +#define H2C_ACK_HDR_GET_H2C_RETURN_CODE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define H2C_ACK_HDR_SET_H2C_RETURN_CODE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define H2C_ACK_HDR_GET_H2C_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define H2C_ACK_HDR_SET_H2C_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define H2C_ACK_HDR_GET_H2C_SUB_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 16) +#define H2C_ACK_HDR_SET_H2C_SUB_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 16, value) +#define H2C_ACK_HDR_GET_H2C_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 16) +#define H2C_ACK_HDR_SET_H2C_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 16, value) +#define CFG_PARAM_ACK_GET_OFFSET_ACCUMULATION(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 0, 32) +#define CFG_PARAM_ACK_SET_OFFSET_ACCUMULATION(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 0, 32, value) +#define CFG_PARAM_ACK_GET_VALUE_ACCUMULATION(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 0, 32) +#define CFG_PARAM_ACK_SET_VALUE_ACCUMULATION(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 0, 32, value) +#define CH_SWITCH_ACK_GET_TSF_0(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 0, 8) +#define CH_SWITCH_ACK_SET_TSF_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 0, 8, value) +#define CH_SWITCH_ACK_GET_TSF_1(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 8, 8) +#define CH_SWITCH_ACK_SET_TSF_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 8, 8, value) +#define CH_SWITCH_ACK_GET_TSF_2(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define CH_SWITCH_ACK_SET_TSF_2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define CH_SWITCH_ACK_GET_TSF_3(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define CH_SWITCH_ACK_SET_TSF_3(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define CH_SWITCH_ACK_GET_TSF_4(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 0, 8) +#define CH_SWITCH_ACK_SET_TSF_4(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 0, 8, value) +#define CH_SWITCH_ACK_GET_TSF_5(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 8, 8) +#define CH_SWITCH_ACK_SET_TSF_5(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 8, 8, value) +#define CH_SWITCH_ACK_GET_TSF_6(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 16, 8) +#define CH_SWITCH_ACK_SET_TSF_6(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 16, 8, value) +#define CH_SWITCH_ACK_GET_TSF_7(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 24, 8) +#define CH_SWITCH_ACK_SET_TSF_7(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 24, 8, value) +#define BT_COEX_ACK_GET_DATA_START(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 0, 8) +#define BT_COEX_ACK_SET_DATA_START(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 0, 8, value) +#define PSD_DATA_GET_SEGMENT_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 7) +#define PSD_DATA_SET_SEGMENT_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 7, value) +#define PSD_DATA_GET_END_SEGMENT(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 7, 1) +#define PSD_DATA_SET_END_SEGMENT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 7, 1, value) +#define PSD_DATA_GET_SEGMENT_SIZE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define PSD_DATA_SET_SEGMENT_SIZE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define PSD_DATA_GET_TOTAL_SIZE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 16) +#define PSD_DATA_SET_TOTAL_SIZE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 16, value) +#define PSD_DATA_GET_H2C_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 0, 16) +#define PSD_DATA_SET_H2C_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 0, 16, value) +#define PSD_DATA_GET_DATA_START(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 16, 8) +#define PSD_DATA_SET_DATA_START(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 16, 8, value) +#define EFUSE_DATA_GET_SEGMENT_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 7) +#define EFUSE_DATA_SET_SEGMENT_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 7, value) +#define EFUSE_DATA_GET_END_SEGMENT(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 7, 1) +#define EFUSE_DATA_SET_END_SEGMENT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 7, 1, value) +#define EFUSE_DATA_GET_SEGMENT_SIZE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define EFUSE_DATA_SET_SEGMENT_SIZE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define EFUSE_DATA_GET_TOTAL_SIZE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 16) +#define EFUSE_DATA_SET_TOTAL_SIZE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 16, value) +#define EFUSE_DATA_GET_H2C_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 0, 16) +#define EFUSE_DATA_SET_H2C_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 0, 16, value) +#define EFUSE_DATA_GET_DATA_START(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 16, 8) +#define EFUSE_DATA_SET_DATA_START(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 16, 8, value) +#define IQK_DATA_GET_SEGMENT_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 7) +#define IQK_DATA_SET_SEGMENT_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 7, value) +#define IQK_DATA_GET_END_SEGMENT(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 7, 1) +#define IQK_DATA_SET_END_SEGMENT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 7, 1, value) +#define IQK_DATA_GET_SEGMENT_SIZE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define IQK_DATA_SET_SEGMENT_SIZE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define IQK_DATA_GET_TOTAL_SIZE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 16) +#define IQK_DATA_SET_TOTAL_SIZE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 16, value) +#define IQK_DATA_GET_H2C_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 0, 16) +#define IQK_DATA_SET_H2C_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 0, 16, value) +#define IQK_DATA_GET_DATA_START(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 16, 8) +#define IQK_DATA_SET_DATA_START(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 16, 8, value) +#define CCX_RPT_GET_POLLUTED(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X4, 0, 1) +#define CCX_RPT_SET_POLLUTED(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X4, 0, 1, value) +#define CCX_RPT_GET_RPT_SEL(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X4, 5, 3) +#define CCX_RPT_SET_RPT_SEL(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X4, 5, 3, value) +#define CCX_RPT_GET_QSEL(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X4, 8, 5) +#define CCX_RPT_SET_QSEL(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X4, 8, 5, value) +#define CCX_RPT_GET_MISSED_RPT_NUM(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X4, 13, 3) +#define CCX_RPT_SET_MISSED_RPT_NUM(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X4, 13, 3, value) +#define CCX_RPT_GET_MACID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X4, 16, 7) +#define CCX_RPT_SET_MACID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X4, 16, 7, value) +#define CCX_RPT_GET_INITIAL_DATA_RATE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X4, 24, 7) +#define CCX_RPT_SET_INITIAL_DATA_RATE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X4, 24, 7, value) +#define CCX_RPT_GET_INITIAL_SGI(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X4, 31, 1) +#define CCX_RPT_SET_INITIAL_SGI(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X4, 31, 1, value) +#define CCX_RPT_GET_QUEUE_TIME(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 0, 16) +#define CCX_RPT_SET_QUEUE_TIME(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 0, 16, value) +#define CCX_RPT_GET_SW_DEFINE_BYTE0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 16, 8) +#define CCX_RPT_SET_SW_DEFINE_BYTE0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 16, 8, value) +#define CCX_RPT_GET_RTS_RETRY_COUNT(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 24, 4) +#define CCX_RPT_SET_RTS_RETRY_COUNT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 24, 4, value) +#define CCX_RPT_GET_BMC(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 29, 1) +#define CCX_RPT_SET_BMC(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 29, 1, value) +#define CCX_RPT_GET_TX_STATE(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 30, 2) +#define CCX_RPT_SET_TX_STATE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 30, 2, value) +#define CCX_RPT_GET_DATA_RETRY_COUNT(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 0, 6) +#define CCX_RPT_SET_DATA_RETRY_COUNT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 0, 6, value) +#define CCX_RPT_GET_FINAL_DATA_RATE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 8, 7) +#define CCX_RPT_SET_FINAL_DATA_RATE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 8, 7, value) +#define CCX_RPT_GET_FINAL_SGI(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 15, 1) +#define CCX_RPT_SET_FINAL_SGI(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 15, 1, value) +#define CCX_RPT_GET_RF_CH_NUM(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 16, 10) +#define CCX_RPT_SET_RF_CH_NUM(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 16, 10, value) +#define CCX_RPT_GET_SC(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 26, 4) +#define CCX_RPT_SET_SC(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 26, 4, value) +#define CCX_RPT_GET_BW(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0XC, 30, 2) +#define CCX_RPT_SET_BW(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0XC, 30, 2, value) +#define C2H_PKT_FW_STATUS_NOTIFY_GET_STATUS_CODE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 32) +#define C2H_PKT_FW_STATUS_NOTIFY_SET_STATUS_CODE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 32, value) +#define C2H_PKT_DETECT_THERMAL_GET_THERMAL_VALUE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 32) +#define C2H_PKT_DETECT_THERMAL_SET_THERMAL_VALUE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 32, value) +#define FW_DBG_MSG_GET_CMD_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define FW_DBG_MSG_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define FW_DBG_MSG_GET_C2H_SUB_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define FW_DBG_MSG_SET_C2H_SUB_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define FW_DBG_MSG_GET_FULL(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 1) +#define FW_DBG_MSG_SET_FULL(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 1, value) +#define FW_DBG_MSG_GET_OWN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 31, 1) +#define FW_DBG_MSG_SET_OWN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 31, 1, value) +#define FW_FWCTRL_RPT_GET_EVT_TYPE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define FW_FWCTRL_RPT_SET_EVT_TYPE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define FW_FWCTRL_RPT_GET_LENGTH(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define FW_FWCTRL_RPT_SET_LENGTH(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define FW_FWCTRL_RPT_GET_SEQ_NUM(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define FW_FWCTRL_RPT_SET_SEQ_NUM(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define FW_FWCTRL_RPT_GET_IS_ACK(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 1) +#define FW_FWCTRL_RPT_SET_IS_ACK(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 1, value) +#define FW_FWCTRL_RPT_GET_MORE_CONTENT(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 25, 1) +#define FW_FWCTRL_RPT_SET_MORE_CONTENT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 25, 1, value) +#define FW_FWCTRL_RPT_GET_CONTENT_IDX(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 26, 6) +#define FW_FWCTRL_RPT_SET_CONTENT_IDX(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 26, 6, value) +#define FW_FWCTRL_RPT_GET_CLASS_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define FW_FWCTRL_RPT_SET_CLASS_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define FW_FWCTRL_RPT_GET_CONTENT(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 16) +#define FW_FWCTRL_RPT_SET_CONTENT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 16, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_2(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_3(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 24, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_3(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 24, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_4(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 0, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_4(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 0, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_5(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 8, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_5(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 8, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_6(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 16, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_6(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 16, 8, value) +#define H2C_LOOPBACK_ACK_GET_H2C_BYTE_7(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 24, 8) +#define H2C_LOOPBACK_ACK_SET_H2C_BYTE_7(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 24, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_2(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_3(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 24, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_3(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 24, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_4(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 0, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_4(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 0, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_5(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 8, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_5(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 8, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_6(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 16, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_6(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 16, 8, value) +#define FWCMD_LOOPBACK_ACK_GET_H2C_BYTE_7(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X8, 24, 8) +#define FWCMD_LOOPBACK_ACK_SET_H2C_BYTE_7(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X8, 24, 8, value) +#define SCAN_CH_NOTIFY_GET_CH_NUM(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define SCAN_CH_NOTIFY_SET_CH_NUM(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define SCAN_CH_NOTIFY_GET_NOTIFY_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define SCAN_CH_NOTIFY_SET_NOTIFY_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define SCAN_CH_NOTIFY_GET_STATUS(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 8) +#define SCAN_CH_NOTIFY_SET_STATUS(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_0(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 8) +#define SCAN_CH_NOTIFY_SET_TSF_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_1(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 8, 8) +#define SCAN_CH_NOTIFY_SET_TSF_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 8, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_2(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 16, 8) +#define SCAN_CH_NOTIFY_SET_TSF_2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 16, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_3(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 24, 8) +#define SCAN_CH_NOTIFY_SET_TSF_3(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 24, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_4(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 0, 8) +#define SCAN_CH_NOTIFY_SET_TSF_4(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 0, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_5(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 8, 8) +#define SCAN_CH_NOTIFY_SET_TSF_5(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 8, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_6(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define SCAN_CH_NOTIFY_SET_TSF_6(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define SCAN_CH_NOTIFY_GET_TSF_7(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define SCAN_CH_NOTIFY_SET_TSF_7(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define FW_TBTT_RPT_GET_PORT_NUMBER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define FW_TBTT_RPT_SET_PORT_NUMBER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define BCN_OFFLOAD_GET_SUPPORT_VER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define BCN_OFFLOAD_SET_SUPPORT_VER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define BCN_OFFLOAD_GET_STATUS(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define BCN_OFFLOAD_SET_STATUS(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define DPK_DATA_GET_SEGMENT_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 7) +#define DPK_DATA_SET_SEGMENT_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 7, value) +#define DPK_DATA_GET_END_SEGMENT(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 7, 1) +#define DPK_DATA_SET_END_SEGMENT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 7, 1, value) +#define DPK_DATA_GET_SEGMENT_SIZE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define DPK_DATA_SET_SEGMENT_SIZE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define DPK_DATA_GET_TOTAL_SIZE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 16) +#define DPK_DATA_SET_TOTAL_SIZE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 16, value) +#define DPK_DATA_GET_H2C_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 16) +#define DPK_DATA_SET_H2C_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 16, value) +#define DPK_DATA_GET_PATH0_OK(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 16, 8) +#define DPK_DATA_SET_PATH0_OK(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 16, 8, value) +#define DPK_DATA_GET_PATH1_OK(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 24, 8) +#define DPK_DATA_SET_PATH1_OK(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 24, 8, value) +#define DPK_DATA_GET_THERM0_S0(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 0, 8) +#define DPK_DATA_SET_THERM0_S0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 0, 8, value) +#define DPK_DATA_GET_THERM0_S1(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 8, 8) +#define DPK_DATA_SET_THERM0_S1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 8, 8, value) +#define DPK_DATA_GET_THERM1_S0(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define DPK_DATA_SET_THERM1_S0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define DPK_DATA_GET_THERM1_S1(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define DPK_DATA_SET_THERM1_S1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define DPK_DATA_GET_THERM_DELTA0_S0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 0, 8) +#define DPK_DATA_SET_THERM_DELTA0_S0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 0, 8, value) +#define DPK_DATA_GET_THERM_DELTA0_S1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 8, 8) +#define DPK_DATA_SET_THERM_DELTA0_S1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 8, 8, value) +#define DPK_DATA_GET_THERM_DELTA1_S0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 16, 8) +#define DPK_DATA_SET_THERM_DELTA1_S0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 16, 8, value) +#define DPK_DATA_GET_THERM_DELTA1_S1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X10, 24, 8) +#define DPK_DATA_SET_THERM_DELTA1_S1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X10, 24, 8, value) +#endif diff --git a/hal/halmac/halmac_fw_offload_h2c_ap.h b/hal/halmac/halmac_fw_offload_h2c_ap.h new file mode 100644 index 0000000..81afe3f --- /dev/null +++ b/hal/halmac/halmac_fw_offload_h2c_ap.h @@ -0,0 +1,1218 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_FWOFFLOADH2CFORMAT_H2C_C2H_AP_H_ +#define _HAL_FWOFFLOADH2CFORMAT_H2C_C2H_AP_H_ +#define CMD_ID_FW_OFFLOAD_H2C 0XFF +#define CMD_ID_FW_ACCESS_TEST 0XFF +#define CMD_ID_CH_SWITCH 0XFF +#define CMD_ID_DUMP_PHYSICAL_EFUSE 0XFF +#define CMD_ID_UPDATE_BEACON_PARSING_INFO 0XFF +#define CMD_ID_CFG_PARAM 0XFF +#define CMD_ID_UPDATE_DATAPACK 0XFF +#define CMD_ID_RUN_DATAPACK 0XFF +#define CMD_ID_DOWNLOAD_FLASH 0XFF +#define CMD_ID_UPDATE_PKT 0XFF +#define CMD_ID_GENERAL_INFO 0XFF +#define CMD_ID_IQK 0XFF +#define CMD_ID_PWR_TRK 0XFF +#define CMD_ID_PSD 0XFF +#define CMD_ID_PHYDM_INFO 0XFF +#define CMD_ID_FW_SNDING 0XFF +#define CMD_ID_FW_FWCTRL 0XFF +#define CMD_ID_H2C_LOOPBACK 0XFF +#define CMD_ID_FWCMD_LOOPBACK 0XFF +#define CMD_ID_SEND_SCAN_PKT 0XFF +#define CMD_ID_BCN_OFFLOAD 0XFF +#define CMD_ID_DROP_SCAN_PKT 0XFF +#define CMD_ID_P2PPS 0XFF +#define CMD_ID_BT_COEX 0XFF +#define CMD_ID_ACT_SCHEDULE_REQ 0XFF +#define CMD_ID_NAN_CTRL 0XFF +#define CMD_ID_NAN_CHANNEL_PLAN_0 0XFF +#define CMD_ID_NAN_CHANNEL_PLAN_1 0XFF +#define CMD_ID_NAN_FUNC_CTRL 0XFF +#define CMD_ID_DPK 0XFF +#define CATEGORY_H2C_CMD_HEADER 0X00 +#define CATEGORY_FW_OFFLOAD_H2C 0X01 +#define CATEGORY_FW_ACCESS_TEST 0X01 +#define CATEGORY_CH_SWITCH 0X01 +#define CATEGORY_DUMP_PHYSICAL_EFUSE 0X01 +#define CATEGORY_UPDATE_BEACON_PARSING_INFO 0X01 +#define CATEGORY_CFG_PARAM 0X01 +#define CATEGORY_UPDATE_DATAPACK 0X01 +#define CATEGORY_RUN_DATAPACK 0X01 +#define CATEGORY_DOWNLOAD_FLASH 0X01 +#define CATEGORY_UPDATE_PKT 0X01 +#define CATEGORY_GENERAL_INFO 0X01 +#define CATEGORY_IQK 0X01 +#define CATEGORY_PWR_TRK 0X01 +#define CATEGORY_PSD 0X01 +#define CATEGORY_PHYDM_INFO 0X01 +#define CATEGORY_FW_SNDING 0X01 +#define CATEGORY_FW_FWCTRL 0X01 +#define CATEGORY_H2C_LOOPBACK 0X01 +#define CATEGORY_FWCMD_LOOPBACK 0X01 +#define CATEGORY_SEND_SCAN_PKT 0X01 +#define CATEGORY_BCN_OFFLOAD 0X01 +#define CATEGORY_DROP_SCAN_PKT 0X01 +#define CATEGORY_P2PPS 0X01 +#define CATEGORY_BT_COEX 0X01 +#define CATEGORY_ACT_SCHEDULE_REQ 0X01 +#define CATEGORY_NAN_CTRL 0X01 +#define CATEGORY_NAN_CHANNEL_PLAN_0 0X01 +#define CATEGORY_NAN_CHANNEL_PLAN_1 0X01 +#define CATEGORY_NAN_FUNC_CTRL 0X01 +#define CATEGORY_DPK 0X01 +#define SUB_CMD_ID_FW_ACCESS_TEST 0X00 +#define SUB_CMD_ID_CH_SWITCH 0X02 +#define SUB_CMD_ID_DUMP_PHYSICAL_EFUSE 0X03 +#define SUB_CMD_ID_UPDATE_BEACON_PARSING_INFO 0X05 +#define SUB_CMD_ID_CFG_PARAM 0X08 +#define SUB_CMD_ID_UPDATE_DATAPACK 0X09 +#define SUB_CMD_ID_RUN_DATAPACK 0X0A +#define SUB_CMD_ID_DOWNLOAD_FLASH 0X0B +#define SUB_CMD_ID_UPDATE_PKT 0X0C +#define SUB_CMD_ID_GENERAL_INFO 0X0D +#define SUB_CMD_ID_IQK 0X0E +#define SUB_CMD_ID_PWR_TRK 0X0F +#define SUB_CMD_ID_PSD 0X10 +#define SUB_CMD_ID_PHYDM_INFO 0X11 +#define SUB_CMD_ID_FW_SNDING 0X12 +#define SUB_CMD_ID_FW_FWCTRL 0X13 +#define SUB_CMD_ID_H2C_LOOPBACK 0X14 +#define SUB_CMD_ID_FWCMD_LOOPBACK 0X15 +#define SUB_CMD_ID_SEND_SCAN_PKT 0X16 +#define SUB_CMD_ID_BCN_OFFLOAD 0X17 +#define SUB_CMD_ID_DROP_SCAN_PKT 0X18 +#define SUB_CMD_ID_P2PPS 0X24 +#define SUB_CMD_ID_BT_COEX 0X60 +#define SUB_CMD_ID_ACT_SCHEDULE_REQ 0X70 +#define SUB_CMD_ID_NAN_CTRL 0XB2 +#define SUB_CMD_ID_NAN_CHANNEL_PLAN_0 0XB4 +#define SUB_CMD_ID_NAN_CHANNEL_PLAN_1 0XB5 +#define SUB_CMD_ID_NAN_FUNC_CTRL 0XB6 +#define SUB_CMD_ID_DPK 0XB7 +#define H2C_CMD_HEADER_GET_CATEGORY(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 7) +#define H2C_CMD_HEADER_SET_CATEGORY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 7, value) +#define H2C_CMD_HEADER_SET_CATEGORY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 7, value) +#define H2C_CMD_HEADER_GET_ACK(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 7, 1) +#define H2C_CMD_HEADER_SET_ACK(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 7, 1, value) +#define H2C_CMD_HEADER_SET_ACK_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 7, 1, value) +#define H2C_CMD_HEADER_GET_TOTAL_LEN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 16) +#define H2C_CMD_HEADER_SET_TOTAL_LEN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 16, value) +#define H2C_CMD_HEADER_SET_TOTAL_LEN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 16, value) +#define H2C_CMD_HEADER_GET_SEQ_NUM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 16, 16) +#define H2C_CMD_HEADER_SET_SEQ_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 16, value) +#define H2C_CMD_HEADER_SET_SEQ_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 16, value) +#define FW_OFFLOAD_H2C_GET_CATEGORY(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 7) +#define FW_OFFLOAD_H2C_SET_CATEGORY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 7, value) +#define FW_OFFLOAD_H2C_SET_CATEGORY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 7, value) +#define FW_OFFLOAD_H2C_GET_ACK(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 7, 1) +#define FW_OFFLOAD_H2C_SET_ACK(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 7, 1, value) +#define FW_OFFLOAD_H2C_SET_ACK_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 7, 1, value) +#define FW_OFFLOAD_H2C_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define FW_OFFLOAD_H2C_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define FW_OFFLOAD_H2C_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define FW_OFFLOAD_H2C_GET_SUB_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 16) +#define FW_OFFLOAD_H2C_SET_SUB_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 16, value) +#define FW_OFFLOAD_H2C_SET_SUB_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 16, value) +#define FW_OFFLOAD_H2C_GET_TOTAL_LEN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 16) +#define FW_OFFLOAD_H2C_SET_TOTAL_LEN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 16, value) +#define FW_OFFLOAD_H2C_SET_TOTAL_LEN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 16, value) +#define FW_OFFLOAD_H2C_GET_SEQ_NUM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 16, 16) +#define FW_OFFLOAD_H2C_SET_SEQ_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 16, value) +#define FW_OFFLOAD_H2C_SET_SEQ_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 16, value) +#define FW_ACCESS_TEST_GET_ACCESS_TXFF(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define FW_ACCESS_TEST_SET_ACCESS_TXFF(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_TXFF_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_RXFF(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 1, 1) +#define FW_ACCESS_TEST_SET_ACCESS_RXFF(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 1, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_RXFF_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 1, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_FWFF(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 2, 1) +#define FW_ACCESS_TEST_SET_ACCESS_FWFF(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 2, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_FWFF_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 2, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PHYFF(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 3, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PHYFF(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 3, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PHYFF_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 3, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_RPT_BUF(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 4, 1) +#define FW_ACCESS_TEST_SET_ACCESS_RPT_BUF(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 4, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_RPT_BUF_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 4, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_CAM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 5, 1) +#define FW_ACCESS_TEST_SET_ACCESS_CAM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 5, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_CAM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 5, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_WOW_CAM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 6, 1) +#define FW_ACCESS_TEST_SET_ACCESS_WOW_CAM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 6, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_WOW_CAM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 6, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_RX_CAM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 7, 1) +#define FW_ACCESS_TEST_SET_ACCESS_RX_CAM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 7, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_RX_CAM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 7, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_BA_CAM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 8, 1) +#define FW_ACCESS_TEST_SET_ACCESS_BA_CAM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_BA_CAM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_MBSSID_CAM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 9, 1) +#define FW_ACCESS_TEST_SET_ACCESS_MBSSID_CAM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 9, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_MBSSID_CAM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 9, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE0(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 16, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 17, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 17, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 17, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE2(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 18, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 18, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 18, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE3(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 19, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 19, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 19, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE4(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 20, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 20, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 20, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE5(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 21, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE5(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 21, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE5_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 21, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE6(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 22, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE6(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 22, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE6_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 22, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE7(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 23, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE7(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 23, 1, value) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE7_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 23, 1, value) +#define CH_SWITCH_GET_START(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define CH_SWITCH_SET_START(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define CH_SWITCH_SET_START_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define CH_SWITCH_GET_DEST_CH_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 1, 1) +#define CH_SWITCH_SET_DEST_CH_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 1, 1, value) +#define CH_SWITCH_SET_DEST_CH_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 1, 1, value) +#define CH_SWITCH_GET_ABSOLUTE_TIME(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 2, 1) +#define CH_SWITCH_SET_ABSOLUTE_TIME(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 2, 1, value) +#define CH_SWITCH_SET_ABSOLUTE_TIME_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 2, 1, value) +#define CH_SWITCH_GET_PERIODIC_OPT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 3, 2) +#define CH_SWITCH_SET_PERIODIC_OPT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 3, 2, value) +#define CH_SWITCH_SET_PERIODIC_OPT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 3, 2, value) +#define CH_SWITCH_GET_SCAN_MODE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 5, 1) +#define CH_SWITCH_SET_SCAN_MODE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 5, 1, value) +#define CH_SWITCH_SET_SCAN_MODE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 5, 1, value) +#define CH_SWITCH_GET_INFO_LOC(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define CH_SWITCH_SET_INFO_LOC(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define CH_SWITCH_SET_INFO_LOC_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define CH_SWITCH_GET_CH_NUM(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define CH_SWITCH_SET_CH_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define CH_SWITCH_SET_CH_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define CH_SWITCH_GET_PRI_CH_IDX(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 24, 4) +#define CH_SWITCH_SET_PRI_CH_IDX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 4, value) +#define CH_SWITCH_SET_PRI_CH_IDX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 4, value) +#define CH_SWITCH_GET_DEST_BW(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 28, 4) +#define CH_SWITCH_SET_DEST_BW(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 28, 4, value) +#define CH_SWITCH_SET_DEST_BW_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 28, 4, value) +#define CH_SWITCH_GET_DEST_CH(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 8) +#define CH_SWITCH_SET_DEST_CH(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define CH_SWITCH_SET_DEST_CH_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define CH_SWITCH_GET_NORMAL_PERIOD(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 8, 6) +#define CH_SWITCH_SET_NORMAL_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 8, 6, value) +#define CH_SWITCH_SET_NORMAL_PERIOD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 8, 6, value) +#define CH_SWITCH_GET_NORMAL_PERIOD_SEL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 14, 2) +#define CH_SWITCH_SET_NORMAL_PERIOD_SEL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 14, 2, value) +#define CH_SWITCH_SET_NORMAL_PERIOD_SEL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 14, 2, value) +#define CH_SWITCH_GET_SLOW_PERIOD(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 16, 6) +#define CH_SWITCH_SET_SLOW_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 16, 6, value) +#define CH_SWITCH_SET_SLOW_PERIOD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 16, 6, value) +#define CH_SWITCH_GET_SLOW_PERIOD_SEL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 22, 2) +#define CH_SWITCH_SET_SLOW_PERIOD_SEL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 22, 2, value) +#define CH_SWITCH_SET_SLOW_PERIOD_SEL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 22, 2, value) +#define CH_SWITCH_GET_NORMAL_CYCLE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 24, 8) +#define CH_SWITCH_SET_NORMAL_CYCLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 24, 8, value) +#define CH_SWITCH_SET_NORMAL_CYCLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 24, 8, value) +#define CH_SWITCH_GET_TSF_HIGH(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X10, 0, 32) +#define CH_SWITCH_SET_TSF_HIGH(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 32, value) +#define CH_SWITCH_SET_TSF_HIGH_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 32, value) +#define CH_SWITCH_GET_TSF_LOW(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X14, 0, 32) +#define CH_SWITCH_SET_TSF_LOW(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 0, 32, value) +#define CH_SWITCH_SET_TSF_LOW_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 0, 32, value) +#define CH_SWITCH_GET_INFO_SIZE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X18, 0, 16) +#define CH_SWITCH_SET_INFO_SIZE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 0, 16, value) +#define CH_SWITCH_SET_INFO_SIZE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 0, 16, value) +#define UPDATE_BEACON_PARSING_INFO_GET_FUNC_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define UPDATE_BEACON_PARSING_INFO_SET_FUNC_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define UPDATE_BEACON_PARSING_INFO_SET_FUNC_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define UPDATE_BEACON_PARSING_INFO_GET_SIZE_TH(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 8, 4) +#define UPDATE_BEACON_PARSING_INFO_SET_SIZE_TH(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 4, value) +#define UPDATE_BEACON_PARSING_INFO_SET_SIZE_TH_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 4, value) +#define UPDATE_BEACON_PARSING_INFO_GET_TIMEOUT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 12, 4) +#define UPDATE_BEACON_PARSING_INFO_SET_TIMEOUT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 12, 4, value) +#define UPDATE_BEACON_PARSING_INFO_SET_TIMEOUT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 12, 4, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_0(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_2(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X14, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_3(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_4(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X1C, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X1C, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X1C, 0, 32, value) +#define CFG_PARAM_GET_NUM(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 16) +#define CFG_PARAM_SET_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 16, value) +#define CFG_PARAM_SET_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 16, value) +#define CFG_PARAM_GET_INIT_CASE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 16, 1) +#define CFG_PARAM_SET_INIT_CASE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 1, value) +#define CFG_PARAM_SET_INIT_CASE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 1, value) +#define CFG_PARAM_GET_LOC(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define CFG_PARAM_SET_LOC(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define CFG_PARAM_SET_LOC_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define UPDATE_DATAPACK_GET_SIZE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 16) +#define UPDATE_DATAPACK_SET_SIZE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 16, value) +#define UPDATE_DATAPACK_SET_SIZE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 16, value) +#define UPDATE_DATAPACK_GET_DATAPACK_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define UPDATE_DATAPACK_SET_DATAPACK_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define UPDATE_DATAPACK_SET_DATAPACK_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define UPDATE_DATAPACK_GET_DATAPACK_LOC(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define UPDATE_DATAPACK_SET_DATAPACK_LOC(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define UPDATE_DATAPACK_SET_DATAPACK_LOC_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define UPDATE_DATAPACK_GET_DATAPACK_SEGMENT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 8) +#define UPDATE_DATAPACK_SET_DATAPACK_SEGMENT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define UPDATE_DATAPACK_SET_DATAPACK_SEGMENT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define UPDATE_DATAPACK_GET_END_SEGMENT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 8, 1) +#define UPDATE_DATAPACK_SET_END_SEGMENT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 8, 1, value) +#define UPDATE_DATAPACK_SET_END_SEGMENT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 8, 1, value) +#define RUN_DATAPACK_GET_DATAPACK_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define RUN_DATAPACK_SET_DATAPACK_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define RUN_DATAPACK_SET_DATAPACK_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define DOWNLOAD_FLASH_GET_SPI_CMD(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define DOWNLOAD_FLASH_SET_SPI_CMD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define DOWNLOAD_FLASH_SET_SPI_CMD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define DOWNLOAD_FLASH_GET_LOCATION(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 8, 16) +#define DOWNLOAD_FLASH_SET_LOCATION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 16, value) +#define DOWNLOAD_FLASH_SET_LOCATION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 16, value) +#define DOWNLOAD_FLASH_GET_SIZE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 32) +#define DOWNLOAD_FLASH_SET_SIZE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 32, value) +#define DOWNLOAD_FLASH_SET_SIZE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 32, value) +#define DOWNLOAD_FLASH_GET_START_ADDR(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 0, 32) +#define DOWNLOAD_FLASH_SET_START_ADDR(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 32, value) +#define DOWNLOAD_FLASH_SET_START_ADDR_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 32, value) +#define UPDATE_PKT_GET_SIZE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 16) +#define UPDATE_PKT_SET_SIZE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 16, value) +#define UPDATE_PKT_SET_SIZE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 16, value) +#define UPDATE_PKT_GET_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define UPDATE_PKT_SET_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define UPDATE_PKT_SET_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define UPDATE_PKT_GET_LOC(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define UPDATE_PKT_SET_LOC(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define UPDATE_PKT_SET_LOC_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define GENERAL_INFO_GET_FW_TX_BOUNDARY(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define GENERAL_INFO_SET_FW_TX_BOUNDARY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define GENERAL_INFO_SET_FW_TX_BOUNDARY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define IQK_GET_CLEAR(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define IQK_SET_CLEAR(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define IQK_SET_CLEAR_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define IQK_GET_SEGMENT_IQK(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 1, 1) +#define IQK_SET_SEGMENT_IQK(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 1, 1, value) +#define IQK_SET_SEGMENT_IQK_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 1, 1, value) +#define PWR_TRK_GET_ENABLE_A(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define PWR_TRK_SET_ENABLE_A(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define PWR_TRK_SET_ENABLE_A_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define PWR_TRK_GET_ENABLE_B(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 1, 1) +#define PWR_TRK_SET_ENABLE_B(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 1, 1, value) +#define PWR_TRK_SET_ENABLE_B_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 1, 1, value) +#define PWR_TRK_GET_ENABLE_C(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 2, 1) +#define PWR_TRK_SET_ENABLE_C(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 2, 1, value) +#define PWR_TRK_SET_ENABLE_C_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 2, 1, value) +#define PWR_TRK_GET_ENABLE_D(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 3, 1) +#define PWR_TRK_SET_ENABLE_D(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 3, 1, value) +#define PWR_TRK_SET_ENABLE_D_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 3, 1, value) +#define PWR_TRK_GET_TYPE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 4, 3) +#define PWR_TRK_SET_TYPE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 4, 3, value) +#define PWR_TRK_SET_TYPE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 4, 3, value) +#define PWR_TRK_GET_BBSWING_INDEX(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define PWR_TRK_SET_BBSWING_INDEX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define PWR_TRK_SET_BBSWING_INDEX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define PWR_TRK_GET_TX_PWR_INDEX_A(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 8) +#define PWR_TRK_SET_TX_PWR_INDEX_A(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define PWR_TRK_SET_TX_PWR_INDEX_A_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define PWR_TRK_GET_OFFSET_VALUE_A(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 8, 8) +#define PWR_TRK_SET_OFFSET_VALUE_A(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 8, 8, value) +#define PWR_TRK_SET_OFFSET_VALUE_A_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 8, 8, value) +#define PWR_TRK_GET_TSSI_VALUE_A(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 16, 8) +#define PWR_TRK_SET_TSSI_VALUE_A(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 16, 8, value) +#define PWR_TRK_SET_TSSI_VALUE_A_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 16, 8, value) +#define PWR_TRK_GET_TX_PWR_INDEX_B(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X10, 0, 8) +#define PWR_TRK_SET_TX_PWR_INDEX_B(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 8, value) +#define PWR_TRK_SET_TX_PWR_INDEX_B_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 8, value) +#define PWR_TRK_GET_OFFSET_VALUE_B(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X10, 8, 8) +#define PWR_TRK_SET_OFFSET_VALUE_B(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 8, 8, value) +#define PWR_TRK_SET_OFFSET_VALUE_B_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 8, 8, value) +#define PWR_TRK_GET_TSSI_VALUE_B(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X10, 16, 8) +#define PWR_TRK_SET_TSSI_VALUE_B(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 16, 8, value) +#define PWR_TRK_SET_TSSI_VALUE_B_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 16, 8, value) +#define PWR_TRK_GET_TX_PWR_INDEX_C(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X14, 0, 8) +#define PWR_TRK_SET_TX_PWR_INDEX_C(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 0, 8, value) +#define PWR_TRK_SET_TX_PWR_INDEX_C_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 0, 8, value) +#define PWR_TRK_GET_OFFSET_VALUE_C(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X14, 8, 8) +#define PWR_TRK_SET_OFFSET_VALUE_C(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 8, 8, value) +#define PWR_TRK_SET_OFFSET_VALUE_C_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 8, 8, value) +#define PWR_TRK_GET_TSSI_VALUE_C(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X14, 16, 8) +#define PWR_TRK_SET_TSSI_VALUE_C(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 16, 8, value) +#define PWR_TRK_SET_TSSI_VALUE_C_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 16, 8, value) +#define PWR_TRK_GET_TX_PWR_INDEX_D(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X18, 0, 8) +#define PWR_TRK_SET_TX_PWR_INDEX_D(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 0, 8, value) +#define PWR_TRK_SET_TX_PWR_INDEX_D_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 0, 8, value) +#define PWR_TRK_GET_OFFSET_VALUE_D(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X18, 8, 8) +#define PWR_TRK_SET_OFFSET_VALUE_D(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 8, 8, value) +#define PWR_TRK_SET_OFFSET_VALUE_D_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 8, 8, value) +#define PWR_TRK_GET_TSSI_VALUE_D(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X18, 16, 8) +#define PWR_TRK_SET_TSSI_VALUE_D(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 16, 8, value) +#define PWR_TRK_SET_TSSI_VALUE_D_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 16, 8, value) +#define PSD_GET_START_PSD(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 16) +#define PSD_SET_START_PSD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 16, value) +#define PSD_SET_START_PSD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 16, value) +#define PSD_GET_END_PSD(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 16, 16) +#define PSD_SET_END_PSD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 16, value) +#define PSD_SET_END_PSD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 16, value) +#define PHYDM_INFO_GET_REF_TYPE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define PHYDM_INFO_SET_REF_TYPE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define PHYDM_INFO_SET_REF_TYPE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define PHYDM_INFO_GET_RF_TYPE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define PHYDM_INFO_SET_RF_TYPE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define PHYDM_INFO_SET_RF_TYPE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define PHYDM_INFO_GET_CUT_VER(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define PHYDM_INFO_SET_CUT_VER(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define PHYDM_INFO_SET_CUT_VER_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define PHYDM_INFO_GET_RX_ANT_STATUS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 24, 4) +#define PHYDM_INFO_SET_RX_ANT_STATUS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 4, value) +#define PHYDM_INFO_SET_RX_ANT_STATUS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 4, value) +#define PHYDM_INFO_GET_TX_ANT_STATUS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 28, 4) +#define PHYDM_INFO_SET_TX_ANT_STATUS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 28, 4, value) +#define PHYDM_INFO_SET_TX_ANT_STATUS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 28, 4, value) +#define PHYDM_INFO_GET_EXT_PA(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0XC, 0, 8) +#define PHYDM_INFO_SET_EXT_PA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0XC, 0, 8, value) +#define PHYDM_INFO_SET_EXT_PA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0XC, 0, 8, value) +#define PHYDM_INFO_GET_PACKAGE_TYPE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0XC, 8, 8) +#define PHYDM_INFO_SET_PACKAGE_TYPE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0XC, 8, 8, value) +#define PHYDM_INFO_SET_PACKAGE_TYPE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0XC, 8, 8, value) +#define PHYDM_INFO_GET_MP_MODE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0XC, 16, 1) +#define PHYDM_INFO_SET_MP_MODE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0XC, 16, 1, value) +#define PHYDM_INFO_SET_MP_MODE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0XC, 16, 1, value) +#define FW_SNDING_GET_SU0(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define FW_SNDING_SET_SU0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define FW_SNDING_SET_SU0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define FW_SNDING_GET_SU1(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 1, 1) +#define FW_SNDING_SET_SU1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 1, 1, value) +#define FW_SNDING_SET_SU1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 1, 1, value) +#define FW_SNDING_GET_MU(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 2, 1) +#define FW_SNDING_SET_MU(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 2, 1, value) +#define FW_SNDING_SET_MU_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 2, 1, value) +#define FW_SNDING_GET_PERIOD(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define FW_SNDING_SET_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define FW_SNDING_SET_PERIOD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define FW_SNDING_GET_NDPA0_HEAD_PG(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define FW_SNDING_SET_NDPA0_HEAD_PG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define FW_SNDING_SET_NDPA0_HEAD_PG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define FW_SNDING_GET_NDPA1_HEAD_PG(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define FW_SNDING_SET_NDPA1_HEAD_PG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define FW_SNDING_SET_NDPA1_HEAD_PG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define FW_SNDING_GET_MU_NDPA_HEAD_PG(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0XC, 0, 8) +#define FW_SNDING_SET_MU_NDPA_HEAD_PG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0XC, 0, 8, value) +#define FW_SNDING_SET_MU_NDPA_HEAD_PG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0XC, 0, 8, value) +#define FW_SNDING_GET_RPT0_HEAD_PG(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0XC, 8, 8) +#define FW_SNDING_SET_RPT0_HEAD_PG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0XC, 8, 8, value) +#define FW_SNDING_SET_RPT0_HEAD_PG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0XC, 8, 8, value) +#define FW_SNDING_GET_RPT1_HEAD_PG(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0XC, 16, 8) +#define FW_SNDING_SET_RPT1_HEAD_PG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0XC, 16, 8, value) +#define FW_SNDING_SET_RPT1_HEAD_PG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0XC, 16, 8, value) +#define FW_SNDING_GET_RPT2_HEAD_PG(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0XC, 24, 8) +#define FW_SNDING_SET_RPT2_HEAD_PG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0XC, 24, 8, value) +#define FW_SNDING_SET_RPT2_HEAD_PG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0XC, 24, 8, value) +#define FW_FWCTRL_GET_SEQ_NUM(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define FW_FWCTRL_SET_SEQ_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define FW_FWCTRL_SET_SEQ_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define FW_FWCTRL_GET_MORE_CONTENT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 1) +#define FW_FWCTRL_SET_MORE_CONTENT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 1, value) +#define FW_FWCTRL_SET_MORE_CONTENT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 1, value) +#define FW_FWCTRL_GET_CONTENT_IDX(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 9, 7) +#define FW_FWCTRL_SET_CONTENT_IDX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 9, 7, value) +#define FW_FWCTRL_SET_CONTENT_IDX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 9, 7, value) +#define FW_FWCTRL_GET_CLASS_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define FW_FWCTRL_SET_CLASS_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define FW_FWCTRL_SET_CLASS_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define FW_FWCTRL_GET_LENGTH(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define FW_FWCTRL_SET_LENGTH(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define FW_FWCTRL_SET_LENGTH_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define FW_FWCTRL_GET_CONTENT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 32) +#define FW_FWCTRL_SET_CONTENT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 32, value) +#define FW_FWCTRL_SET_CONTENT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 32, value) +#define SEND_SCAN_PKT_GET_SIZE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 16) +#define SEND_SCAN_PKT_SET_SIZE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 16, value) +#define SEND_SCAN_PKT_SET_SIZE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 16, value) +#define SEND_SCAN_PKT_GET_INDEX(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define SEND_SCAN_PKT_SET_INDEX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define SEND_SCAN_PKT_SET_INDEX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define SEND_SCAN_PKT_GET_LOC(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define SEND_SCAN_PKT_SET_LOC(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define SEND_SCAN_PKT_SET_LOC_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define BCN_OFFLOAD_GET_REQUEST_VERSION(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define BCN_OFFLOAD_SET_REQUEST_VERSION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define BCN_OFFLOAD_SET_REQUEST_VERSION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define BCN_OFFLOAD_GET_ENABLE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 1, 1) +#define BCN_OFFLOAD_SET_ENABLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 1, 1, value) +#define BCN_OFFLOAD_SET_ENABLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 1, 1, value) +#define BCN_OFFLOAD_GET_MORE_RULE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 2, 1) +#define BCN_OFFLOAD_SET_MORE_RULE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 2, 1, value) +#define BCN_OFFLOAD_SET_MORE_RULE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 2, 1, value) +#define BCN_OFFLOAD_GET_C2H_PERIODIC_REPORT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 3, 1) +#define BCN_OFFLOAD_SET_C2H_PERIODIC_REPORT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 3, 1, value) +#define BCN_OFFLOAD_SET_C2H_PERIODIC_REPORT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 3, 1, value) +#define BCN_OFFLOAD_GET_REPORT_PERIOD(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define BCN_OFFLOAD_SET_REPORT_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define BCN_OFFLOAD_SET_REPORT_PERIOD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define BCN_OFFLOAD_GET_RULE_LENGTH(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define BCN_OFFLOAD_SET_RULE_LENGTH(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define BCN_OFFLOAD_SET_RULE_LENGTH_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define BCN_OFFLOAD_GET_RULE_CONTENT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 8) +#define BCN_OFFLOAD_SET_RULE_CONTENT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define BCN_OFFLOAD_SET_RULE_CONTENT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define DROP_SCAN_PKT_GET_DROP_ALL(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define DROP_SCAN_PKT_SET_DROP_ALL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define DROP_SCAN_PKT_SET_DROP_ALL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define DROP_SCAN_PKT_GET_DROP_SINGLE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 1, 1) +#define DROP_SCAN_PKT_SET_DROP_SINGLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 1, 1, value) +#define DROP_SCAN_PKT_SET_DROP_SINGLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 1, 1, value) +#define DROP_SCAN_PKT_GET_DROP_IDX(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define DROP_SCAN_PKT_SET_DROP_IDX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define DROP_SCAN_PKT_SET_DROP_IDX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define P2PPS_GET_OFFLOAD_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 1) +#define P2PPS_SET_OFFLOAD_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 1, value) +#define P2PPS_SET_OFFLOAD_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 1, value) +#define P2PPS_GET_ROLE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 1, 1) +#define P2PPS_SET_ROLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 1, 1, value) +#define P2PPS_SET_ROLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 1, 1, value) +#define P2PPS_GET_CTWINDOW_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 2, 1) +#define P2PPS_SET_CTWINDOW_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 2, 1, value) +#define P2PPS_SET_CTWINDOW_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 2, 1, value) +#define P2PPS_GET_NOA_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 3, 1) +#define P2PPS_SET_NOA_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 3, 1, value) +#define P2PPS_SET_NOA_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 3, 1, value) +#define P2PPS_GET_NOA_SEL(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 4, 1) +#define P2PPS_SET_NOA_SEL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 4, 1, value) +#define P2PPS_SET_NOA_SEL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 4, 1, value) +#define P2PPS_GET_ALLSTASLEEP(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 5, 1) +#define P2PPS_SET_ALLSTASLEEP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 5, 1, value) +#define P2PPS_SET_ALLSTASLEEP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 5, 1, value) +#define P2PPS_GET_DISCOVERY(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 6, 1) +#define P2PPS_SET_DISCOVERY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 6, 1, value) +#define P2PPS_SET_DISCOVERY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 6, 1, value) +#define P2PPS_GET_DISABLE_CLOSERF(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 7, 1) +#define P2PPS_SET_DISABLE_CLOSERF(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 7, 1, value) +#define P2PPS_SET_DISABLE_CLOSERF_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 7, 1, value) +#define P2PPS_GET_P2P_PORT_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define P2PPS_SET_P2P_PORT_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define P2PPS_SET_P2P_PORT_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define P2PPS_GET_P2P_GROUP(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define P2PPS_SET_P2P_GROUP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define P2PPS_SET_P2P_GROUP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define P2PPS_GET_P2P_MACID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define P2PPS_SET_P2P_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define P2PPS_SET_P2P_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define P2PPS_GET_CTWINDOW_LENGTH(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 8) +#define P2PPS_SET_CTWINDOW_LENGTH(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define P2PPS_SET_CTWINDOW_LENGTH_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define P2PPS_GET_NOA_DURATION_PARA(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 0, 32) +#define P2PPS_SET_NOA_DURATION_PARA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 32, value) +#define P2PPS_SET_NOA_DURATION_PARA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 32, value) +#define P2PPS_GET_NOA_INTERVAL_PARA(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X14, 0, 32) +#define P2PPS_SET_NOA_INTERVAL_PARA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 0, 32, value) +#define P2PPS_SET_NOA_INTERVAL_PARA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 0, 32, value) +#define P2PPS_GET_NOA_START_TIME_PARA(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 0, 32) +#define P2PPS_SET_NOA_START_TIME_PARA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 0, 32, value) +#define P2PPS_SET_NOA_START_TIME_PARA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 0, 32, value) +#define P2PPS_GET_NOA_COUNT_PARA(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X1C, 0, 32) +#define P2PPS_SET_NOA_COUNT_PARA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X1C, 0, 32, value) +#define P2PPS_SET_NOA_COUNT_PARA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X1C, 0, 32, value) +#define BT_COEX_GET_DATA_START(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define BT_COEX_SET_DATA_START(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define BT_COEX_SET_DATA_START_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define ACT_SCHEDULE_REQ_GET_MODULE_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define ACT_SCHEDULE_REQ_SET_MODULE_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define ACT_SCHEDULE_REQ_SET_MODULE_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define ACT_SCHEDULE_REQ_GET_PRIORITY(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define ACT_SCHEDULE_REQ_SET_PRIORITY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define ACT_SCHEDULE_REQ_SET_PRIORITY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define ACT_SCHEDULE_REQ_GET_RSVD1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 16, 16) +#define ACT_SCHEDULE_REQ_SET_RSVD1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 16, value) +#define ACT_SCHEDULE_REQ_SET_RSVD1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 16, value) +#define ACT_SCHEDULE_REQ_GET_START_TIME(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0XC, 0, 32) +#define ACT_SCHEDULE_REQ_SET_START_TIME(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0XC, 0, 32, value) +#define ACT_SCHEDULE_REQ_SET_START_TIME_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0XC, 0, 32, value) +#define ACT_SCHEDULE_REQ_GET_DURATION(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 0, 32) +#define ACT_SCHEDULE_REQ_SET_DURATION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 32, value) +#define ACT_SCHEDULE_REQ_SET_DURATION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 32, value) +#define ACT_SCHEDULE_REQ_GET_PERIOD(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X14, 0, 32) +#define ACT_SCHEDULE_REQ_SET_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 0, 32, value) +#define ACT_SCHEDULE_REQ_SET_PERIOD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 0, 32, value) +#define ACT_SCHEDULE_REQ_GET_TSF_IDX(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 0, 8) +#define ACT_SCHEDULE_REQ_SET_TSF_IDX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 0, 8, value) +#define ACT_SCHEDULE_REQ_SET_TSF_IDX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 0, 8, value) +#define ACT_SCHEDULE_REQ_GET_CHANNEL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 8, 8) +#define ACT_SCHEDULE_REQ_SET_CHANNEL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 8, 8, value) +#define ACT_SCHEDULE_REQ_SET_CHANNEL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 8, 8, value) +#define ACT_SCHEDULE_REQ_GET_BW(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X18, 16, 8) +#define ACT_SCHEDULE_REQ_SET_BW(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 16, 8, value) +#define ACT_SCHEDULE_REQ_SET_BW_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 16, 8, value) +#define ACT_SCHEDULE_REQ_GET_PRIMART_CH_IDX(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 24, 9) +#define ACT_SCHEDULE_REQ_SET_PRIMART_CH_IDX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 24, 9, value) +#define ACT_SCHEDULE_REQ_SET_PRIMART_CH_IDX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 24, 9, value) +#define NAN_CTRL_GET_NAN_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 2) +#define NAN_CTRL_SET_NAN_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 2, value) +#define NAN_CTRL_SET_NAN_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 2, value) +#define NAN_CTRL_GET_WARMUP_TIMER_FLAG(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 2, 1) +#define NAN_CTRL_SET_WARMUP_TIMER_FLAG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 2, 1, value) +#define NAN_CTRL_SET_WARMUP_TIMER_FLAG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 2, 1, value) +#define NAN_CTRL_GET_SUPPORT_BAND(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 2) +#define NAN_CTRL_SET_SUPPORT_BAND(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 2, value) +#define NAN_CTRL_SET_SUPPORT_BAND_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 2, value) +#define NAN_CTRL_GET_DISABLE_2G_DISC_BCN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 10, 1) +#define NAN_CTRL_SET_DISABLE_2G_DISC_BCN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 10, 1, value) +#define NAN_CTRL_SET_DISABLE_2G_DISC_BCN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 10, 1, value) +#define NAN_CTRL_GET_DISABLE_5G_DISC_BCN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 11, 1) +#define NAN_CTRL_SET_DISABLE_5G_DISC_BCN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 11, 1, value) +#define NAN_CTRL_SET_DISABLE_5G_DISC_BCN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 11, 1, value) +#define NAN_CTRL_GET_BCN_RSVD_PAGE_OFFSET(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define NAN_CTRL_SET_BCN_RSVD_PAGE_OFFSET(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define NAN_CTRL_SET_BCN_RSVD_PAGE_OFFSET_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define NAN_CTRL_GET_CHANNEL_2G(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define NAN_CTRL_SET_CHANNEL_2G(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define NAN_CTRL_SET_CHANNEL_2G_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define NAN_CTRL_GET_CHANNEL_5G(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 8) +#define NAN_CTRL_SET_CHANNEL_5G(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define NAN_CTRL_SET_CHANNEL_5G_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define NAN_CTRL_GET_MASTERPREFERENCE_VALUE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 8, 8) +#define NAN_CTRL_SET_MASTERPREFERENCE_VALUE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 8, 8, value) +#define NAN_CTRL_SET_MASTERPREFERENCE_VALUE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 8, 8, value) +#define NAN_CTRL_GET_RANDOMFACTOR_VALUE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 16, 8) +#define NAN_CTRL_SET_RANDOMFACTOR_VALUE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 16, 8, value) +#define NAN_CTRL_SET_RANDOMFACTOR_VALUE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 16, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_CHANNEL_NUMBER_0(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_UNPAUSE_MACID_0(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_START_TIME_SLOT_0(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 16) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_DURATION_0(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 16, 16) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_CHANNEL_NUMBER_1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 0, 8) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_UNPAUSE_MACID_1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 8, 8) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_START_TIME_SLOT_1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X14, 0, 16) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_DURATION_1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X14, 16, 16) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 16, 16, value) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 16, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_CHANNEL_NUMBER_2(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 0, 8) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_UNPAUSE_MACID_2(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 8, 8) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_START_TIME_SLOT_2(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X1C, 0, 16) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X1C, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X1C, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_DURATION_2(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X1C, 16, 16) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X1C, 16, 16, value) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X1C, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_CHANNEL_NUMBER_3(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_UNPAUSE_MACID_3(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_START_TIME_SLOT_3(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 16) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_DURATION_3(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X0C, 16, 16) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_CHANNEL_NUMBER_4(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 0, 8) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_UNPAUSE_MACID_4(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 8, 8) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_START_TIME_SLOT_4(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X14, 0, 16) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_DURATION_4(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X14, 16, 16) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X14, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X14, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_CHANNEL_NUMBER_5(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 0, 8) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_5(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_5_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_UNPAUSE_MACID_5(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X18, 8, 8) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_5(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X18, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_5_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X18, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_START_TIME_SLOT_5(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X1C, 0, 16) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_5(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X1C, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_5_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X1C, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_DURATION_5(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X1C, 16, 16) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_5(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X1C, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_5_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X1C, 16, 16, value) +#define NAN_FUNC_CTRL_GET_PORT_IDX(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 0, 8) +#define NAN_FUNC_CTRL_SET_PORT_IDX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 0, 8, value) +#define NAN_FUNC_CTRL_SET_PORT_IDX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 0, 8, value) +#define NAN_FUNC_CTRL_GET_MAC_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X08, 8, 8) +#define NAN_FUNC_CTRL_SET_MAC_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 8, 8, value) +#define NAN_FUNC_CTRL_SET_MAC_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 8, 8, value) +#define NAN_FUNC_CTRL_GET_MASTER_PREF(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 16, 8) +#define NAN_FUNC_CTRL_SET_MASTER_PREF(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 16, 8, value) +#define NAN_FUNC_CTRL_SET_MASTER_PREF_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 16, 8, value) +#define NAN_FUNC_CTRL_GET_RANDOM_FACTOR(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X08, 24, 8) +#define NAN_FUNC_CTRL_SET_RANDOM_FACTOR(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X08, 24, 8, value) +#define NAN_FUNC_CTRL_SET_RANDOM_FACTOR_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X08, 24, 8, value) +#define NAN_FUNC_CTRL_GET_OP_CH_24G(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 0, 8) +#define NAN_FUNC_CTRL_SET_OP_CH_24G(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define NAN_FUNC_CTRL_SET_OP_CH_24G_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 0, 8, value) +#define NAN_FUNC_CTRL_GET_OP_CH_5G(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 8, 8) +#define NAN_FUNC_CTRL_SET_OP_CH_5G(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 8, 8, value) +#define NAN_FUNC_CTRL_SET_OP_CH_5G_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 8, 8, value) +#define NAN_FUNC_CTRL_GET_OPTIONS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X0C, 16, 16) +#define NAN_FUNC_CTRL_SET_OPTIONS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_FUNC_CTRL_SET_OPTIONS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_FUNC_CTRL_GET_SYNC_BCN_RSVD_OFFSET(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 0, 8) +#define NAN_FUNC_CTRL_SET_SYNC_BCN_RSVD_OFFSET(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 0, 8, value) +#define NAN_FUNC_CTRL_SET_SYNC_BCN_RSVD_OFFSET_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 0, 8, value) +#define NAN_FUNC_CTRL_GET_DISC_BCN_RSVD_OFFSET(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 8, 8) +#define NAN_FUNC_CTRL_SET_DISC_BCN_RSVD_OFFSET(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 8, 8, value) +#define NAN_FUNC_CTRL_SET_DISC_BCN_RSVD_OFFSET_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 8, 8, value) +#define NAN_FUNC_CTRL_GET_DW_SCHDL_PRIORITY(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 16, 8) +#define NAN_FUNC_CTRL_SET_DW_SCHDL_PRIORITY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 16, 8, value) +#define NAN_FUNC_CTRL_SET_DW_SCHDL_PRIORITY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 16, 8, value) +#define NAN_FUNC_CTRL_GET_TIME_INDICATE_PERIOD(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X10, 24, 8) +#define NAN_FUNC_CTRL_SET_TIME_INDICATE_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X10, 24, 8, value) +#define NAN_FUNC_CTRL_SET_TIME_INDICATE_PERIOD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X10, 24, 8, value) +#endif diff --git a/hal/halmac/halmac_fw_offload_h2c_nic.h b/hal/halmac/halmac_fw_offload_h2c_nic.h new file mode 100644 index 0000000..4cbc19f --- /dev/null +++ b/hal/halmac/halmac_fw_offload_h2c_nic.h @@ -0,0 +1,855 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_FWOFFLOADH2CFORMAT_H2C_C2H_NIC_H_ +#define _HAL_FWOFFLOADH2CFORMAT_H2C_C2H_NIC_H_ +#define CMD_ID_FW_OFFLOAD_H2C 0XFF +#define CMD_ID_FW_ACCESS_TEST 0XFF +#define CMD_ID_CH_SWITCH 0XFF +#define CMD_ID_DUMP_PHYSICAL_EFUSE 0XFF +#define CMD_ID_UPDATE_BEACON_PARSING_INFO 0XFF +#define CMD_ID_CFG_PARAM 0XFF +#define CMD_ID_UPDATE_DATAPACK 0XFF +#define CMD_ID_RUN_DATAPACK 0XFF +#define CMD_ID_DOWNLOAD_FLASH 0XFF +#define CMD_ID_UPDATE_PKT 0XFF +#define CMD_ID_GENERAL_INFO 0XFF +#define CMD_ID_IQK 0XFF +#define CMD_ID_PWR_TRK 0XFF +#define CMD_ID_PSD 0XFF +#define CMD_ID_PHYDM_INFO 0XFF +#define CMD_ID_FW_SNDING 0XFF +#define CMD_ID_FW_FWCTRL 0XFF +#define CMD_ID_H2C_LOOPBACK 0XFF +#define CMD_ID_FWCMD_LOOPBACK 0XFF +#define CMD_ID_SEND_SCAN_PKT 0XFF +#define CMD_ID_BCN_OFFLOAD 0XFF +#define CMD_ID_DROP_SCAN_PKT 0XFF +#define CMD_ID_P2PPS 0XFF +#define CMD_ID_BT_COEX 0XFF +#define CMD_ID_ACT_SCHEDULE_REQ 0XFF +#define CMD_ID_NAN_CTRL 0XFF +#define CMD_ID_NAN_CHANNEL_PLAN_0 0XFF +#define CMD_ID_NAN_CHANNEL_PLAN_1 0XFF +#define CMD_ID_NAN_FUNC_CTRL 0XFF +#define CMD_ID_DPK 0XFF +#define CATEGORY_H2C_CMD_HEADER 0X00 +#define CATEGORY_FW_OFFLOAD_H2C 0X01 +#define CATEGORY_FW_ACCESS_TEST 0X01 +#define CATEGORY_CH_SWITCH 0X01 +#define CATEGORY_DUMP_PHYSICAL_EFUSE 0X01 +#define CATEGORY_UPDATE_BEACON_PARSING_INFO 0X01 +#define CATEGORY_CFG_PARAM 0X01 +#define CATEGORY_UPDATE_DATAPACK 0X01 +#define CATEGORY_RUN_DATAPACK 0X01 +#define CATEGORY_DOWNLOAD_FLASH 0X01 +#define CATEGORY_UPDATE_PKT 0X01 +#define CATEGORY_GENERAL_INFO 0X01 +#define CATEGORY_IQK 0X01 +#define CATEGORY_PWR_TRK 0X01 +#define CATEGORY_PSD 0X01 +#define CATEGORY_PHYDM_INFO 0X01 +#define CATEGORY_FW_SNDING 0X01 +#define CATEGORY_FW_FWCTRL 0X01 +#define CATEGORY_H2C_LOOPBACK 0X01 +#define CATEGORY_FWCMD_LOOPBACK 0X01 +#define CATEGORY_SEND_SCAN_PKT 0X01 +#define CATEGORY_BCN_OFFLOAD 0X01 +#define CATEGORY_DROP_SCAN_PKT 0X01 +#define CATEGORY_P2PPS 0X01 +#define CATEGORY_BT_COEX 0X01 +#define CATEGORY_ACT_SCHEDULE_REQ 0X01 +#define CATEGORY_NAN_CTRL 0X01 +#define CATEGORY_NAN_CHANNEL_PLAN_0 0X01 +#define CATEGORY_NAN_CHANNEL_PLAN_1 0X01 +#define CATEGORY_NAN_FUNC_CTRL 0X01 +#define CATEGORY_DPK 0X01 +#define SUB_CMD_ID_FW_ACCESS_TEST 0X00 +#define SUB_CMD_ID_CH_SWITCH 0X02 +#define SUB_CMD_ID_DUMP_PHYSICAL_EFUSE 0X03 +#define SUB_CMD_ID_UPDATE_BEACON_PARSING_INFO 0X05 +#define SUB_CMD_ID_CFG_PARAM 0X08 +#define SUB_CMD_ID_UPDATE_DATAPACK 0X09 +#define SUB_CMD_ID_RUN_DATAPACK 0X0A +#define SUB_CMD_ID_DOWNLOAD_FLASH 0X0B +#define SUB_CMD_ID_UPDATE_PKT 0X0C +#define SUB_CMD_ID_GENERAL_INFO 0X0D +#define SUB_CMD_ID_IQK 0X0E +#define SUB_CMD_ID_PWR_TRK 0X0F +#define SUB_CMD_ID_PSD 0X10 +#define SUB_CMD_ID_PHYDM_INFO 0X11 +#define SUB_CMD_ID_FW_SNDING 0X12 +#define SUB_CMD_ID_FW_FWCTRL 0X13 +#define SUB_CMD_ID_H2C_LOOPBACK 0X14 +#define SUB_CMD_ID_FWCMD_LOOPBACK 0X15 +#define SUB_CMD_ID_SEND_SCAN_PKT 0X16 +#define SUB_CMD_ID_BCN_OFFLOAD 0X17 +#define SUB_CMD_ID_DROP_SCAN_PKT 0X18 +#define SUB_CMD_ID_P2PPS 0X24 +#define SUB_CMD_ID_BT_COEX 0X60 +#define SUB_CMD_ID_ACT_SCHEDULE_REQ 0X70 +#define SUB_CMD_ID_NAN_CTRL 0XB2 +#define SUB_CMD_ID_NAN_CHANNEL_PLAN_0 0XB4 +#define SUB_CMD_ID_NAN_CHANNEL_PLAN_1 0XB5 +#define SUB_CMD_ID_NAN_FUNC_CTRL 0XB6 +#define SUB_CMD_ID_DPK 0XB7 +#define H2C_CMD_HEADER_GET_CATEGORY(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 7) +#define H2C_CMD_HEADER_SET_CATEGORY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 7, value) +#define H2C_CMD_HEADER_GET_ACK(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 7, 1) +#define H2C_CMD_HEADER_SET_ACK(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 7, 1, value) +#define H2C_CMD_HEADER_GET_TOTAL_LEN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 16) +#define H2C_CMD_HEADER_SET_TOTAL_LEN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 16, value) +#define H2C_CMD_HEADER_GET_SEQ_NUM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 16) +#define H2C_CMD_HEADER_SET_SEQ_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 16, value) +#define FW_OFFLOAD_H2C_GET_CATEGORY(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 7) +#define FW_OFFLOAD_H2C_SET_CATEGORY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 7, value) +#define FW_OFFLOAD_H2C_GET_ACK(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 7, 1) +#define FW_OFFLOAD_H2C_SET_ACK(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 7, 1, value) +#define FW_OFFLOAD_H2C_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define FW_OFFLOAD_H2C_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define FW_OFFLOAD_H2C_GET_SUB_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 16) +#define FW_OFFLOAD_H2C_SET_SUB_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 16, value) +#define FW_OFFLOAD_H2C_GET_TOTAL_LEN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 16) +#define FW_OFFLOAD_H2C_SET_TOTAL_LEN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 16, value) +#define FW_OFFLOAD_H2C_GET_SEQ_NUM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 16) +#define FW_OFFLOAD_H2C_SET_SEQ_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 16, value) +#define FW_ACCESS_TEST_GET_ACCESS_TXFF(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define FW_ACCESS_TEST_SET_ACCESS_TXFF(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_RXFF(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 1, 1) +#define FW_ACCESS_TEST_SET_ACCESS_RXFF(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 1, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_FWFF(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 2, 1) +#define FW_ACCESS_TEST_SET_ACCESS_FWFF(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 2, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PHYFF(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 3, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PHYFF(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 3, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_RPT_BUF(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 4, 1) +#define FW_ACCESS_TEST_SET_ACCESS_RPT_BUF(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 4, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_CAM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 5, 1) +#define FW_ACCESS_TEST_SET_ACCESS_CAM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 5, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_WOW_CAM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 6, 1) +#define FW_ACCESS_TEST_SET_ACCESS_WOW_CAM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 6, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_RX_CAM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 7, 1) +#define FW_ACCESS_TEST_SET_ACCESS_RX_CAM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 7, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_BA_CAM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 1) +#define FW_ACCESS_TEST_SET_ACCESS_BA_CAM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_MBSSID_CAM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 9, 1) +#define FW_ACCESS_TEST_SET_ACCESS_MBSSID_CAM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 9, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE0(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 17, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 17, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 18, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 18, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 19, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 19, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 20, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 20, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE5(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 21, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE5(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 21, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE6(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 22, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE6(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 22, 1, value) +#define FW_ACCESS_TEST_GET_ACCESS_PAGE7(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 23, 1) +#define FW_ACCESS_TEST_SET_ACCESS_PAGE7(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 23, 1, value) +#define CH_SWITCH_GET_START(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define CH_SWITCH_SET_START(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define CH_SWITCH_GET_DEST_CH_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 1, 1) +#define CH_SWITCH_SET_DEST_CH_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 1, 1, value) +#define CH_SWITCH_GET_ABSOLUTE_TIME(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 2, 1) +#define CH_SWITCH_SET_ABSOLUTE_TIME(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 2, 1, value) +#define CH_SWITCH_GET_PERIODIC_OPT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 3, 2) +#define CH_SWITCH_SET_PERIODIC_OPT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 3, 2, value) +#define CH_SWITCH_GET_SCAN_MODE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 5, 1) +#define CH_SWITCH_SET_SCAN_MODE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 5, 1, value) +#define CH_SWITCH_GET_INFO_LOC(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define CH_SWITCH_SET_INFO_LOC(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define CH_SWITCH_GET_CH_NUM(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define CH_SWITCH_SET_CH_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define CH_SWITCH_GET_PRI_CH_IDX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 4) +#define CH_SWITCH_SET_PRI_CH_IDX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 4, value) +#define CH_SWITCH_GET_DEST_BW(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 28, 4) +#define CH_SWITCH_SET_DEST_BW(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 28, 4, value) +#define CH_SWITCH_GET_DEST_CH(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 8) +#define CH_SWITCH_SET_DEST_CH(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 8, value) +#define CH_SWITCH_GET_NORMAL_PERIOD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 8, 6) +#define CH_SWITCH_SET_NORMAL_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 8, 6, value) +#define CH_SWITCH_GET_NORMAL_PERIOD_SEL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 14, 2) +#define CH_SWITCH_SET_NORMAL_PERIOD_SEL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 14, 2, value) +#define CH_SWITCH_GET_SLOW_PERIOD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 16, 6) +#define CH_SWITCH_SET_SLOW_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 16, 6, value) +#define CH_SWITCH_GET_SLOW_PERIOD_SEL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 22, 2) +#define CH_SWITCH_SET_SLOW_PERIOD_SEL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 22, 2, value) +#define CH_SWITCH_GET_NORMAL_CYCLE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 24, 8) +#define CH_SWITCH_SET_NORMAL_CYCLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 24, 8, value) +#define CH_SWITCH_GET_TSF_HIGH(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 32) +#define CH_SWITCH_SET_TSF_HIGH(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 32, value) +#define CH_SWITCH_GET_TSF_LOW(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 0, 32) +#define CH_SWITCH_SET_TSF_LOW(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 0, 32, value) +#define CH_SWITCH_GET_INFO_SIZE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 0, 16) +#define CH_SWITCH_SET_INFO_SIZE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 0, 16, value) +#define UPDATE_BEACON_PARSING_INFO_GET_FUNC_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define UPDATE_BEACON_PARSING_INFO_SET_FUNC_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define UPDATE_BEACON_PARSING_INFO_GET_SIZE_TH(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 4) +#define UPDATE_BEACON_PARSING_INFO_SET_SIZE_TH(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 4, value) +#define UPDATE_BEACON_PARSING_INFO_GET_TIMEOUT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 12, 4) +#define UPDATE_BEACON_PARSING_INFO_SET_TIMEOUT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 12, 4, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_0(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 0, 32, value) +#define UPDATE_BEACON_PARSING_INFO_GET_IE_ID_BMP_4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X1C, 0, 32) +#define UPDATE_BEACON_PARSING_INFO_SET_IE_ID_BMP_4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X1C, 0, 32, value) +#define CFG_PARAM_GET_NUM(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 16) +#define CFG_PARAM_SET_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 16, value) +#define CFG_PARAM_GET_INIT_CASE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 1) +#define CFG_PARAM_SET_INIT_CASE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 1, value) +#define CFG_PARAM_GET_LOC(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define CFG_PARAM_SET_LOC(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define UPDATE_DATAPACK_GET_SIZE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 16) +#define UPDATE_DATAPACK_SET_SIZE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 16, value) +#define UPDATE_DATAPACK_GET_DATAPACK_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define UPDATE_DATAPACK_SET_DATAPACK_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define UPDATE_DATAPACK_GET_DATAPACK_LOC(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define UPDATE_DATAPACK_SET_DATAPACK_LOC(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define UPDATE_DATAPACK_GET_DATAPACK_SEGMENT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 8) +#define UPDATE_DATAPACK_SET_DATAPACK_SEGMENT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 8, value) +#define UPDATE_DATAPACK_GET_END_SEGMENT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 8, 1) +#define UPDATE_DATAPACK_SET_END_SEGMENT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 8, 1, value) +#define RUN_DATAPACK_GET_DATAPACK_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define RUN_DATAPACK_SET_DATAPACK_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define DOWNLOAD_FLASH_GET_SPI_CMD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define DOWNLOAD_FLASH_SET_SPI_CMD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define DOWNLOAD_FLASH_GET_LOCATION(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 16) +#define DOWNLOAD_FLASH_SET_LOCATION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 16, value) +#define DOWNLOAD_FLASH_GET_SIZE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 32) +#define DOWNLOAD_FLASH_SET_SIZE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 32, value) +#define DOWNLOAD_FLASH_GET_START_ADDR(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 32) +#define DOWNLOAD_FLASH_SET_START_ADDR(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 32, value) +#define UPDATE_PKT_GET_SIZE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 16) +#define UPDATE_PKT_SET_SIZE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 16, value) +#define UPDATE_PKT_GET_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define UPDATE_PKT_SET_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define UPDATE_PKT_GET_LOC(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define UPDATE_PKT_SET_LOC(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define GENERAL_INFO_GET_FW_TX_BOUNDARY(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define GENERAL_INFO_SET_FW_TX_BOUNDARY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define IQK_GET_CLEAR(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define IQK_SET_CLEAR(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define IQK_GET_SEGMENT_IQK(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 1, 1) +#define IQK_SET_SEGMENT_IQK(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 1, 1, value) +#define PWR_TRK_GET_ENABLE_A(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define PWR_TRK_SET_ENABLE_A(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define PWR_TRK_GET_ENABLE_B(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 1, 1) +#define PWR_TRK_SET_ENABLE_B(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 1, 1, value) +#define PWR_TRK_GET_ENABLE_C(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 2, 1) +#define PWR_TRK_SET_ENABLE_C(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 2, 1, value) +#define PWR_TRK_GET_ENABLE_D(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 3, 1) +#define PWR_TRK_SET_ENABLE_D(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 3, 1, value) +#define PWR_TRK_GET_TYPE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 4, 3) +#define PWR_TRK_SET_TYPE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 4, 3, value) +#define PWR_TRK_GET_BBSWING_INDEX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define PWR_TRK_SET_BBSWING_INDEX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define PWR_TRK_GET_TX_PWR_INDEX_A(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 8) +#define PWR_TRK_SET_TX_PWR_INDEX_A(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 8, value) +#define PWR_TRK_GET_OFFSET_VALUE_A(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 8, 8) +#define PWR_TRK_SET_OFFSET_VALUE_A(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 8, 8, value) +#define PWR_TRK_GET_TSSI_VALUE_A(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 16, 8) +#define PWR_TRK_SET_TSSI_VALUE_A(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 16, 8, value) +#define PWR_TRK_GET_TX_PWR_INDEX_B(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 8) +#define PWR_TRK_SET_TX_PWR_INDEX_B(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 8, value) +#define PWR_TRK_GET_OFFSET_VALUE_B(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 8, 8) +#define PWR_TRK_SET_OFFSET_VALUE_B(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 8, 8, value) +#define PWR_TRK_GET_TSSI_VALUE_B(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 16, 8) +#define PWR_TRK_SET_TSSI_VALUE_B(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 16, 8, value) +#define PWR_TRK_GET_TX_PWR_INDEX_C(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 0, 8) +#define PWR_TRK_SET_TX_PWR_INDEX_C(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 0, 8, value) +#define PWR_TRK_GET_OFFSET_VALUE_C(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 8, 8) +#define PWR_TRK_SET_OFFSET_VALUE_C(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 8, 8, value) +#define PWR_TRK_GET_TSSI_VALUE_C(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 16, 8) +#define PWR_TRK_SET_TSSI_VALUE_C(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 16, 8, value) +#define PWR_TRK_GET_TX_PWR_INDEX_D(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 0, 8) +#define PWR_TRK_SET_TX_PWR_INDEX_D(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 0, 8, value) +#define PWR_TRK_GET_OFFSET_VALUE_D(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 8, 8) +#define PWR_TRK_SET_OFFSET_VALUE_D(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 8, 8, value) +#define PWR_TRK_GET_TSSI_VALUE_D(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 16, 8) +#define PWR_TRK_SET_TSSI_VALUE_D(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 16, 8, value) +#define PSD_GET_START_PSD(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 16) +#define PSD_SET_START_PSD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 16, value) +#define PSD_GET_END_PSD(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 16) +#define PSD_SET_END_PSD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 16, value) +#define PHYDM_INFO_GET_REF_TYPE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define PHYDM_INFO_SET_REF_TYPE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define PHYDM_INFO_GET_RF_TYPE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define PHYDM_INFO_SET_RF_TYPE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define PHYDM_INFO_GET_CUT_VER(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define PHYDM_INFO_SET_CUT_VER(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define PHYDM_INFO_GET_RX_ANT_STATUS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 4) +#define PHYDM_INFO_SET_RX_ANT_STATUS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 4, value) +#define PHYDM_INFO_GET_TX_ANT_STATUS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 28, 4) +#define PHYDM_INFO_SET_TX_ANT_STATUS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 28, 4, value) +#define PHYDM_INFO_GET_EXT_PA(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0XC, 0, 8) +#define PHYDM_INFO_SET_EXT_PA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0XC, 0, 8, value) +#define PHYDM_INFO_GET_PACKAGE_TYPE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0XC, 8, 8) +#define PHYDM_INFO_SET_PACKAGE_TYPE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0XC, 8, 8, value) +#define PHYDM_INFO_GET_MP_MODE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0XC, 16, 1) +#define PHYDM_INFO_SET_MP_MODE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0XC, 16, 1, value) +#define FW_SNDING_GET_SU0(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define FW_SNDING_SET_SU0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define FW_SNDING_GET_SU1(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 1, 1) +#define FW_SNDING_SET_SU1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 1, 1, value) +#define FW_SNDING_GET_MU(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 2, 1) +#define FW_SNDING_SET_MU(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 2, 1, value) +#define FW_SNDING_GET_PERIOD(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define FW_SNDING_SET_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define FW_SNDING_GET_NDPA0_HEAD_PG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define FW_SNDING_SET_NDPA0_HEAD_PG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define FW_SNDING_GET_NDPA1_HEAD_PG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define FW_SNDING_SET_NDPA1_HEAD_PG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define FW_SNDING_GET_MU_NDPA_HEAD_PG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0XC, 0, 8) +#define FW_SNDING_SET_MU_NDPA_HEAD_PG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0XC, 0, 8, value) +#define FW_SNDING_GET_RPT0_HEAD_PG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0XC, 8, 8) +#define FW_SNDING_SET_RPT0_HEAD_PG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0XC, 8, 8, value) +#define FW_SNDING_GET_RPT1_HEAD_PG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0XC, 16, 8) +#define FW_SNDING_SET_RPT1_HEAD_PG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0XC, 16, 8, value) +#define FW_SNDING_GET_RPT2_HEAD_PG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0XC, 24, 8) +#define FW_SNDING_SET_RPT2_HEAD_PG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0XC, 24, 8, value) +#define FW_FWCTRL_GET_SEQ_NUM(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define FW_FWCTRL_SET_SEQ_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define FW_FWCTRL_GET_MORE_CONTENT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 1) +#define FW_FWCTRL_SET_MORE_CONTENT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 1, value) +#define FW_FWCTRL_GET_CONTENT_IDX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 9, 7) +#define FW_FWCTRL_SET_CONTENT_IDX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 9, 7, value) +#define FW_FWCTRL_GET_CLASS_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define FW_FWCTRL_SET_CLASS_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define FW_FWCTRL_GET_LENGTH(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define FW_FWCTRL_SET_LENGTH(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define FW_FWCTRL_GET_CONTENT(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 32) +#define FW_FWCTRL_SET_CONTENT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 32, value) +#define SEND_SCAN_PKT_GET_SIZE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 16) +#define SEND_SCAN_PKT_SET_SIZE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 16, value) +#define SEND_SCAN_PKT_GET_INDEX(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define SEND_SCAN_PKT_SET_INDEX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define SEND_SCAN_PKT_GET_LOC(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define SEND_SCAN_PKT_SET_LOC(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define BCN_OFFLOAD_GET_REQUEST_VERSION(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define BCN_OFFLOAD_SET_REQUEST_VERSION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define BCN_OFFLOAD_GET_ENABLE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 1, 1) +#define BCN_OFFLOAD_SET_ENABLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 1, 1, value) +#define BCN_OFFLOAD_GET_MORE_RULE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 2, 1) +#define BCN_OFFLOAD_SET_MORE_RULE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 2, 1, value) +#define BCN_OFFLOAD_GET_C2H_PERIODIC_REPORT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 3, 1) +#define BCN_OFFLOAD_SET_C2H_PERIODIC_REPORT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 3, 1, value) +#define BCN_OFFLOAD_GET_REPORT_PERIOD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define BCN_OFFLOAD_SET_REPORT_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define BCN_OFFLOAD_GET_RULE_LENGTH(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define BCN_OFFLOAD_SET_RULE_LENGTH(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define BCN_OFFLOAD_GET_RULE_CONTENT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 8) +#define BCN_OFFLOAD_SET_RULE_CONTENT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 8, value) +#define DROP_SCAN_PKT_GET_DROP_ALL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define DROP_SCAN_PKT_SET_DROP_ALL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define DROP_SCAN_PKT_GET_DROP_SINGLE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 1, 1) +#define DROP_SCAN_PKT_SET_DROP_SINGLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 1, 1, value) +#define DROP_SCAN_PKT_GET_DROP_IDX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define DROP_SCAN_PKT_SET_DROP_IDX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define P2PPS_GET_OFFLOAD_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 1) +#define P2PPS_SET_OFFLOAD_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 1, value) +#define P2PPS_GET_ROLE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 1, 1) +#define P2PPS_SET_ROLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 1, 1, value) +#define P2PPS_GET_CTWINDOW_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 2, 1) +#define P2PPS_SET_CTWINDOW_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 2, 1, value) +#define P2PPS_GET_NOA_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 3, 1) +#define P2PPS_SET_NOA_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 3, 1, value) +#define P2PPS_GET_NOA_SEL(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 4, 1) +#define P2PPS_SET_NOA_SEL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 4, 1, value) +#define P2PPS_GET_ALLSTASLEEP(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 5, 1) +#define P2PPS_SET_ALLSTASLEEP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 5, 1, value) +#define P2PPS_GET_DISCOVERY(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 6, 1) +#define P2PPS_SET_DISCOVERY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 6, 1, value) +#define P2PPS_GET_DISABLE_CLOSERF(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 7, 1) +#define P2PPS_SET_DISABLE_CLOSERF(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 7, 1, value) +#define P2PPS_GET_P2P_PORT_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define P2PPS_SET_P2P_PORT_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define P2PPS_GET_P2P_GROUP(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define P2PPS_SET_P2P_GROUP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define P2PPS_GET_P2P_MACID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define P2PPS_SET_P2P_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define P2PPS_GET_CTWINDOW_LENGTH(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 8) +#define P2PPS_SET_CTWINDOW_LENGTH(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 8, value) +#define P2PPS_GET_NOA_DURATION_PARA(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 32) +#define P2PPS_SET_NOA_DURATION_PARA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 32, value) +#define P2PPS_GET_NOA_INTERVAL_PARA(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 0, 32) +#define P2PPS_SET_NOA_INTERVAL_PARA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 0, 32, value) +#define P2PPS_GET_NOA_START_TIME_PARA(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 0, 32) +#define P2PPS_SET_NOA_START_TIME_PARA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 0, 32, value) +#define P2PPS_GET_NOA_COUNT_PARA(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X1C, 0, 32) +#define P2PPS_SET_NOA_COUNT_PARA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X1C, 0, 32, value) +#define BT_COEX_GET_DATA_START(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define BT_COEX_SET_DATA_START(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define ACT_SCHEDULE_REQ_GET_MODULE_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define ACT_SCHEDULE_REQ_SET_MODULE_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define ACT_SCHEDULE_REQ_GET_PRIORITY(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define ACT_SCHEDULE_REQ_SET_PRIORITY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define ACT_SCHEDULE_REQ_GET_RSVD1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 16) +#define ACT_SCHEDULE_REQ_SET_RSVD1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 16, value) +#define ACT_SCHEDULE_REQ_GET_START_TIME(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0XC, 0, 32) +#define ACT_SCHEDULE_REQ_SET_START_TIME(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0XC, 0, 32, value) +#define ACT_SCHEDULE_REQ_GET_DURATION(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 32) +#define ACT_SCHEDULE_REQ_SET_DURATION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 32, value) +#define ACT_SCHEDULE_REQ_GET_PERIOD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 0, 32) +#define ACT_SCHEDULE_REQ_SET_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 0, 32, value) +#define ACT_SCHEDULE_REQ_GET_TSF_IDX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 0, 8) +#define ACT_SCHEDULE_REQ_SET_TSF_IDX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 0, 8, value) +#define ACT_SCHEDULE_REQ_GET_CHANNEL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 8, 8) +#define ACT_SCHEDULE_REQ_SET_CHANNEL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 8, 8, value) +#define ACT_SCHEDULE_REQ_GET_BW(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 16, 8) +#define ACT_SCHEDULE_REQ_SET_BW(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 16, 8, value) +#define ACT_SCHEDULE_REQ_GET_PRIMART_CH_IDX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 24, 9) +#define ACT_SCHEDULE_REQ_SET_PRIMART_CH_IDX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 24, 9, value) +#define NAN_CTRL_GET_NAN_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 2) +#define NAN_CTRL_SET_NAN_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 2, value) +#define NAN_CTRL_GET_WARMUP_TIMER_FLAG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 2, 1) +#define NAN_CTRL_SET_WARMUP_TIMER_FLAG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 2, 1, value) +#define NAN_CTRL_GET_SUPPORT_BAND(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 2) +#define NAN_CTRL_SET_SUPPORT_BAND(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 2, value) +#define NAN_CTRL_GET_DISABLE_2G_DISC_BCN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 10, 1) +#define NAN_CTRL_SET_DISABLE_2G_DISC_BCN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 10, 1, value) +#define NAN_CTRL_GET_DISABLE_5G_DISC_BCN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 11, 1) +#define NAN_CTRL_SET_DISABLE_5G_DISC_BCN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 11, 1, value) +#define NAN_CTRL_GET_BCN_RSVD_PAGE_OFFSET(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define NAN_CTRL_SET_BCN_RSVD_PAGE_OFFSET(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define NAN_CTRL_GET_CHANNEL_2G(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define NAN_CTRL_SET_CHANNEL_2G(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define NAN_CTRL_GET_CHANNEL_5G(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 8) +#define NAN_CTRL_SET_CHANNEL_5G(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 8, value) +#define NAN_CTRL_GET_MASTERPREFERENCE_VALUE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 8, 8) +#define NAN_CTRL_SET_MASTERPREFERENCE_VALUE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 8, 8, value) +#define NAN_CTRL_GET_RANDOMFACTOR_VALUE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 16, 8) +#define NAN_CTRL_SET_RANDOMFACTOR_VALUE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 16, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_CHANNEL_NUMBER_0(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_UNPAUSE_MACID_0(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_START_TIME_SLOT_0(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 16) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_DURATION_0(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 16, 16) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_CHANNEL_NUMBER_1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 8) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_UNPAUSE_MACID_1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 8, 8) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_START_TIME_SLOT_1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 0, 16) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_DURATION_1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 16, 16) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 16, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_CHANNEL_NUMBER_2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 0, 8) +#define NAN_CHANNEL_PLAN_0_SET_CHANNEL_NUMBER_2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 0, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_UNPAUSE_MACID_2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 8, 8) +#define NAN_CHANNEL_PLAN_0_SET_UNPAUSE_MACID_2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 8, 8, value) +#define NAN_CHANNEL_PLAN_0_GET_START_TIME_SLOT_2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X1C, 0, 16) +#define NAN_CHANNEL_PLAN_0_SET_START_TIME_SLOT_2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X1C, 0, 16, value) +#define NAN_CHANNEL_PLAN_0_GET_DURATION_2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X1C, 16, 16) +#define NAN_CHANNEL_PLAN_0_SET_DURATION_2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X1C, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_CHANNEL_NUMBER_3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_UNPAUSE_MACID_3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_START_TIME_SLOT_3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 16) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_DURATION_3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 16, 16) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_CHANNEL_NUMBER_4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 8) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_UNPAUSE_MACID_4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 8, 8) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_START_TIME_SLOT_4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 0, 16) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_DURATION_4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X14, 16, 16) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X14, 16, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_CHANNEL_NUMBER_5(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 0, 8) +#define NAN_CHANNEL_PLAN_1_SET_CHANNEL_NUMBER_5(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 0, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_UNPAUSE_MACID_5(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X18, 8, 8) +#define NAN_CHANNEL_PLAN_1_SET_UNPAUSE_MACID_5(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X18, 8, 8, value) +#define NAN_CHANNEL_PLAN_1_GET_START_TIME_SLOT_5(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X1C, 0, 16) +#define NAN_CHANNEL_PLAN_1_SET_START_TIME_SLOT_5(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X1C, 0, 16, value) +#define NAN_CHANNEL_PLAN_1_GET_DURATION_5(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X1C, 16, 16) +#define NAN_CHANNEL_PLAN_1_SET_DURATION_5(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X1C, 16, 16, value) +#define NAN_FUNC_CTRL_GET_PORT_IDX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 0, 8) +#define NAN_FUNC_CTRL_SET_PORT_IDX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 0, 8, value) +#define NAN_FUNC_CTRL_GET_MAC_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 8, 8) +#define NAN_FUNC_CTRL_SET_MAC_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 8, 8, value) +#define NAN_FUNC_CTRL_GET_MASTER_PREF(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 16, 8) +#define NAN_FUNC_CTRL_SET_MASTER_PREF(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 16, 8, value) +#define NAN_FUNC_CTRL_GET_RANDOM_FACTOR(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X08, 24, 8) +#define NAN_FUNC_CTRL_SET_RANDOM_FACTOR(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X08, 24, 8, value) +#define NAN_FUNC_CTRL_GET_OP_CH_24G(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 0, 8) +#define NAN_FUNC_CTRL_SET_OP_CH_24G(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 0, 8, value) +#define NAN_FUNC_CTRL_GET_OP_CH_5G(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 8, 8) +#define NAN_FUNC_CTRL_SET_OP_CH_5G(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 8, 8, value) +#define NAN_FUNC_CTRL_GET_OPTIONS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X0C, 16, 16) +#define NAN_FUNC_CTRL_SET_OPTIONS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X0C, 16, 16, value) +#define NAN_FUNC_CTRL_GET_SYNC_BCN_RSVD_OFFSET(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 0, 8) +#define NAN_FUNC_CTRL_SET_SYNC_BCN_RSVD_OFFSET(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 0, 8, value) +#define NAN_FUNC_CTRL_GET_DISC_BCN_RSVD_OFFSET(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 8, 8) +#define NAN_FUNC_CTRL_SET_DISC_BCN_RSVD_OFFSET(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 8, 8, value) +#define NAN_FUNC_CTRL_GET_DW_SCHDL_PRIORITY(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 16, 8) +#define NAN_FUNC_CTRL_SET_DW_SCHDL_PRIORITY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 16, 8, value) +#define NAN_FUNC_CTRL_GET_TIME_INDICATE_PERIOD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X10, 24, 8) +#define NAN_FUNC_CTRL_SET_TIME_INDICATE_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X10, 24, 8, value) +#endif diff --git a/hal/halmac/halmac_gpio_cmd.h b/hal/halmac/halmac_gpio_cmd.h new file mode 100644 index 0000000..40efa57 --- /dev/null +++ b/hal/halmac/halmac_gpio_cmd.h @@ -0,0 +1,108 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef HALMAC_GPIO_CMD +#define HALMAC_GPIO_CMD + +#include "halmac_2_platform.h" + +/* GPIO ID */ +#define HALMAC_GPIO0 0 +#define HALMAC_GPIO1 1 +#define HALMAC_GPIO2 2 +#define HALMAC_GPIO3 3 +#define HALMAC_GPIO4 4 +#define HALMAC_GPIO5 5 +#define HALMAC_GPIO6 6 +#define HALMAC_GPIO7 7 +#define HALMAC_GPIO8 8 +#define HALMAC_GPIO9 9 +#define HALMAC_GPIO10 10 +#define HALMAC_GPIO11 11 +#define HALMAC_GPIO12 12 +#define HALMAC_GPIO13 13 +#define HALMAC_GPIO14 14 +#define HALMAC_GPIO15 15 +#define HALMAC_GPIO_NUM 16 + +/* GPIO type */ +#define HALMAC_GPIO_IN 0 +#define HALMAC_GPIO_OUT 1 +#define HALMAC_GPIO_IN_OUT 2 + +/* Function name */ +#define HALMAC_WL_HWPDN 0 +#define HALMAC_BT_HWPDN 1 +#define HALMAC_BT_GPIO 2 +#define HALMAC_WL_HW_EXTWOL 3 +#define HALMAC_BT_HW_EXTWOL 4 +#define HALMAC_BT_SFLASH 5 +#define HALMAC_WL_SFLASH 6 +#define HALMAC_WL_LED 7 +#define HALMAC_SDIO_INT 8 +#define HALMAC_UART0 9 +#define HALMAC_EEPROM 10 +#define HALMAC_JTAG 11 +#define HALMAC_LTE_COEX_UART 12 +#define HALMAC_3W_LTE_WL_GPIO 13 +#define HALMAC_GPIO2_3_WL_CTRL_EN 14 +#define HALMAC_GPIO13_14_WL_CTRL_EN 15 +#define HALMAC_DBG_GNT_WL_BT 16 +#define HALMAC_BT_3DDLS_A 17 +#define HALMAC_BT_3DDLS_B 18 +#define HALMAC_BT_PTA 19 +#define HALMAC_WL_PTA 20 +#define HALMAC_WL_UART 21 +#define HALMAC_WLMAC_DBG 22 +#define HALMAC_WLPHY_DBG 23 +#define HALMAC_BT_DBG 24 +#define HALMAC_WLPHY_RFE_CTRL2GPIO 25 +#define HALMAC_EXT_XTAL 26 +#define HALMAC_SW_IO 27 +#define HALMAC_BT_SDIO_INT 28 +#define HALMAC_BT_JTAG 29 +#define HALMAC_WL_JTAG 30 +#define HALMAC_BT_RF 31 +#define HALMAC_WLPHY_RFE_CTRL2GPIO_2 32 +#define HALMAC_MAILBOX_3W 33 +#define HALMAC_MAILBOX_1W 34 +#define HALMAC_SW_DPDT_SEL 35 +#define HALMAC_BT_DPDT_SEL 36 +#define HALMAC_WL_DPDT_SEL 37 +#define HALMAC_BT_PAPE_SEL 38 +#define HALMAC_SW_PAPE_SEL 39 +#define HALMAC_WL_PAPE_SEL 40 +#define HALMAC_SW_LNAON_SET 41 +#define HALMAC_BT_LNAON_SEL 42 +#define HALMAC_WL_LNAON_SEL 43 +#define HALMAC_SWR_CTRL_EN 44 +#define HALMAC_UART_BRIDGE 45 +#define HALMAC_BT_I2C 46 +#define HALMAC_BTCOEX_CMD 47 +#define HALMAC_BT_UART_INTF 48 +#define HALMAC_DATA_CPU_JTAG 49 +#define HALMAC_DATA_CPU_SFLASH 50 +#define HALMAC_DATA_CPU_UART 51 + +struct halmac_gpio_pimux_list { + u16 func; + u8 id; + u8 type; + u16 offset; + u8 msk; + u8 value; +}; + +#endif diff --git a/hal/halmac/halmac_h2c_extra_info_ap.h b/hal/halmac/halmac_h2c_extra_info_ap.h new file mode 100644 index 0000000..dc45b1f --- /dev/null +++ b/hal/halmac/halmac_h2c_extra_info_ap.h @@ -0,0 +1,236 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_H2CEXTRAINFO_H2C_C2H_AP_H_ +#define _HAL_H2CEXTRAINFO_H2C_C2H_AP_H_ + +/* H2C extra info (rsvd page) usage, unit : page (128byte)*/ +/* dlfw : not include txdesc size*/ +/* update pkt : not include txdesc size*/ +/* cfg param : not include txdesc size*/ +/* scan info : not include txdesc size*/ +/* dl flash : not include txdesc size*/ +#define DLFW_RSVDPG_SIZE 2048 +#define UPDATE_PKT_RSVDPG_SIZE 2048 +#define CFG_PARAM_RSVDPG_SIZE 2048 +#define SCAN_INFO_RSVDPG_SIZE 256 +#define DL_FLASH_RSVDPG_SIZE 2048 +/* su0 snding pkt : include txdesc size */ +#define SU0_SNDING_PKT_OFFSET 0 +#define SU0_SNDING_PKT_RSVDPG_SIZE 128 + +#define PARAM_INFO_GET_LEN(extra_info) GET_C2H_FIELD(extra_info + 0X00, 0, 8) +#define PARAM_INFO_SET_LEN(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 0, 8, value) +#define PARAM_INFO_SET_LEN_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 0, 8, value) +#define PARAM_INFO_GET_IO_CMD(extra_info) GET_C2H_FIELD(extra_info + 0X00, 8, 7) +#define PARAM_INFO_SET_IO_CMD(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 8, 7, value) +#define PARAM_INFO_SET_IO_CMD_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 8, 7, value) +#define PARAM_INFO_GET_MSK_EN(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 15, 1) +#define PARAM_INFO_SET_MSK_EN(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 15, 1, value) +#define PARAM_INFO_SET_MSK_EN_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 15, 1, value) +#define PARAM_INFO_GET_LLT_PG_BNDY(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 8) +#define PARAM_INFO_SET_LLT_PG_BNDY(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_SET_LLT_PG_BNDY_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_GET_EFUSE_RSVDPAGE_LOC(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 8) +#define PARAM_INFO_SET_EFUSE_RSVDPAGE_LOC(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_SET_EFUSE_RSVDPAGE_LOC_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_GET_EFUSE_PATCH_EN(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 8) +#define PARAM_INFO_SET_EFUSE_PATCH_EN(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_SET_EFUSE_PATCH_EN_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_GET_RF_ADDR(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 8) +#define PARAM_INFO_SET_RF_ADDR(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_SET_RF_ADDR_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_GET_IO_ADDR(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 16) +#define PARAM_INFO_SET_IO_ADDR(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 16, value) +#define PARAM_INFO_SET_IO_ADDR_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 16, value) +#define PARAM_INFO_GET_DELAY_VAL(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 16) +#define PARAM_INFO_SET_DELAY_VAL(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 16, value) +#define PARAM_INFO_SET_DELAY_VAL_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 16, value) +#define PARAM_INFO_GET_RF_PATH(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 24, 8) +#define PARAM_INFO_SET_RF_PATH(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 24, 8, value) +#define PARAM_INFO_SET_RF_PATH_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 24, 8, value) +#define PARAM_INFO_GET_DATA(extra_info) GET_C2H_FIELD(extra_info + 0X04, 0, 32) +#define PARAM_INFO_SET_DATA(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 0, 32, value) +#define PARAM_INFO_SET_DATA_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 0, 32, value) +#define PARAM_INFO_GET_MASK(extra_info) GET_C2H_FIELD(extra_info + 0X08, 0, 32) +#define PARAM_INFO_SET_MASK(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X08, 0, 32, value) +#define PARAM_INFO_SET_MASK_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X08, 0, 32, value) +#define CH_INFO_GET_CH(extra_info) GET_C2H_FIELD(extra_info + 0X00, 0, 8) +#define CH_INFO_SET_CH(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 0, 8, value) +#define CH_INFO_SET_CH_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 0, 8, value) +#define CH_INFO_GET_PRI_CH_IDX(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 8, 4) +#define CH_INFO_SET_PRI_CH_IDX(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 8, 4, value) +#define CH_INFO_SET_PRI_CH_IDX_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 8, 4, value) +#define CH_INFO_GET_BW(extra_info) GET_C2H_FIELD(extra_info + 0X00, 12, 4) +#define CH_INFO_SET_BW(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 12, 4, value) +#define CH_INFO_SET_BW_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 12, 4, value) +#define CH_INFO_GET_TIMEOUT(extra_info) GET_C2H_FIELD(extra_info + 0X00, 16, 8) +#define CH_INFO_SET_TIMEOUT(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 8, value) +#define CH_INFO_SET_TIMEOUT_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 8, value) +#define CH_INFO_GET_ACTION_ID(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 24, 7) +#define CH_INFO_SET_ACTION_ID(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 24, 7, value) +#define CH_INFO_SET_ACTION_ID_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 24, 7, value) +#define CH_INFO_GET_EXTRA_INFO(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 31, 1) +#define CH_INFO_SET_EXTRA_INFO(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 31, 1, value) +#define CH_INFO_SET_EXTRA_INFO_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 31, 1, value) +#define CH_EXTRA_INFO_GET_ID(extra_info) GET_C2H_FIELD(extra_info + 0X00, 0, 7) +#define CH_EXTRA_INFO_SET_ID(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 0, 7, value) +#define CH_EXTRA_INFO_SET_ID_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 0, 7, value) +#define CH_EXTRA_INFO_GET_INFO(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 7, 1) +#define CH_EXTRA_INFO_SET_INFO(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 7, 1, value) +#define CH_EXTRA_INFO_SET_INFO_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 7, 1, value) +#define CH_EXTRA_INFO_GET_SIZE(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 8, 8) +#define CH_EXTRA_INFO_SET_SIZE(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 8, 8, value) +#define CH_EXTRA_INFO_SET_SIZE_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 8, 8, value) +#define CH_EXTRA_INFO_GET_DATA(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 1) +#define CH_EXTRA_INFO_SET_DATA(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 1, value) +#define CH_EXTRA_INFO_SET_DATA_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_BYTEDATA_L(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 0, 16) +#define HIOE_INSTRUCTION_INFO_SET_BYTEDATA_L(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 0, 16, value) +#define HIOE_INSTRUCTION_INFO_SET_BYTEDATA_L_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 0, 16, value) +#define HIOE_INSTRUCTION_INFO_GET_BITDATA(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 0, 16) +#define HIOE_INSTRUCTION_INFO_SET_BITDATA(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 0, 16, value) +#define HIOE_INSTRUCTION_INFO_SET_BITDATA_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 0, 16, value) +#define HIOE_INSTRUCTION_INFO_GET_BYTEDATA_H(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 16) +#define HIOE_INSTRUCTION_INFO_SET_BYTEDATA_H(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 16, value) +#define HIOE_INSTRUCTION_INFO_SET_BYTEDATA_H_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 16, value) +#define HIOE_INSTRUCTION_INFO_GET_BITMASK(extra_info) \ + GET_C2H_FIELD(extra_info + 0X00, 16, 16) +#define HIOE_INSTRUCTION_INFO_SET_BITMASK(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X00, 16, 16, value) +#define HIOE_INSTRUCTION_INFO_SET_BITMASK_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X00, 16, 16, value) +#define HIOE_INSTRUCTION_INFO_GET_REG_ADDR(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 0, 22) +#define HIOE_INSTRUCTION_INFO_SET_REG_ADDR(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 0, 22, value) +#define HIOE_INSTRUCTION_INFO_SET_REG_ADDR_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 0, 22, value) +#define HIOE_INSTRUCTION_INFO_GET_DELAY_VALUE(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 0, 22) +#define HIOE_INSTRUCTION_INFO_SET_DELAY_VALUE(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 0, 22, value) +#define HIOE_INSTRUCTION_INFO_SET_DELAY_VALUE_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 0, 22, value) +#define HIOE_INSTRUCTION_INFO_GET_MODE_SELECT(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 22, 1) +#define HIOE_INSTRUCTION_INFO_SET_MODE_SELECT(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 22, 1, value) +#define HIOE_INSTRUCTION_INFO_SET_MODE_SELECT_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 22, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_IO_DELAY(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 23, 1) +#define HIOE_INSTRUCTION_INFO_SET_IO_DELAY(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 23, 1, value) +#define HIOE_INSTRUCTION_INFO_SET_IO_DELAY_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 23, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_BYTEMASK(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 24, 4) +#define HIOE_INSTRUCTION_INFO_SET_BYTEMASK(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 24, 4, value) +#define HIOE_INSTRUCTION_INFO_SET_BYTEMASK_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 24, 4, value) +#define HIOE_INSTRUCTION_INFO_GET_RD_EN(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 28, 1) +#define HIOE_INSTRUCTION_INFO_SET_RD_EN(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 28, 1, value) +#define HIOE_INSTRUCTION_INFO_SET_RD_EN_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 28, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_WR_EN(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 29, 1) +#define HIOE_INSTRUCTION_INFO_SET_WR_EN(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 29, 1, value) +#define HIOE_INSTRUCTION_INFO_SET_WR_EN_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 29, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_RAW_R(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 30, 1) +#define HIOE_INSTRUCTION_INFO_SET_RAW_R(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 30, 1, value) +#define HIOE_INSTRUCTION_INFO_SET_RAW_R_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 30, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_RAW(extra_info) \ + GET_C2H_FIELD(extra_info + 0X04, 31, 1) +#define HIOE_INSTRUCTION_INFO_SET_RAW(extra_info, value) \ + SET_C2H_FIELD_CLR(extra_info + 0X04, 31, 1, value) +#define HIOE_INSTRUCTION_INFO_SET_RAW_NO_CLR(extra_info, value) \ + SET_C2H_FIELD_NO_CLR(extra_info + 0X04, 31, 1, value) +#endif diff --git a/hal/halmac/halmac_h2c_extra_info_nic.h b/hal/halmac/halmac_h2c_extra_info_nic.h new file mode 100644 index 0000000..2f5d515 --- /dev/null +++ b/hal/halmac/halmac_h2c_extra_info_nic.h @@ -0,0 +1,171 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_H2CEXTRAINFO_H2C_C2H_NIC_H_ +#define _HAL_H2CEXTRAINFO_H2C_C2H_NIC_H_ + +/* H2C extra info (rsvd page) usage, unit : page (128byte)*/ +/* dlfw : not include txdesc size*/ +/* update pkt : not include txdesc size*/ +/* cfg param : not include txdesc size*/ +/* scan info : not include txdesc size*/ +/* dl flash : not include txdesc size*/ +#define DLFW_RSVDPG_SIZE 2048 +#define UPDATE_PKT_RSVDPG_SIZE 2048 +#define CFG_PARAM_RSVDPG_SIZE 2048 +#define SCAN_INFO_RSVDPG_SIZE 256 +#define DL_FLASH_RSVDPG_SIZE 2048 +/* su0 snding pkt : include txdesc size */ +#define SU0_SNDING_PKT_OFFSET 0 +#define SU0_SNDING_PKT_RSVDPG_SIZE 128 + +#define PARAM_INFO_GET_LEN(extra_info) LE_BITS_TO_4BYTE(extra_info + 0X00, 0, 8) +#define PARAM_INFO_SET_LEN(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 0, 8, value) +#define PARAM_INFO_GET_IO_CMD(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 8, 7) +#define PARAM_INFO_SET_IO_CMD(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 8, 7, value) +#define PARAM_INFO_GET_MSK_EN(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 15, 1) +#define PARAM_INFO_SET_MSK_EN(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 15, 1, value) +#define PARAM_INFO_GET_LLT_PG_BNDY(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 8) +#define PARAM_INFO_SET_LLT_PG_BNDY(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_GET_EFUSE_RSVDPAGE_LOC(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 8) +#define PARAM_INFO_SET_EFUSE_RSVDPAGE_LOC(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_GET_EFUSE_PATCH_EN(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 8) +#define PARAM_INFO_SET_EFUSE_PATCH_EN(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_GET_RF_ADDR(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 8) +#define PARAM_INFO_SET_RF_ADDR(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 8, value) +#define PARAM_INFO_GET_IO_ADDR(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 16) +#define PARAM_INFO_SET_IO_ADDR(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 16, value) +#define PARAM_INFO_GET_DELAY_VAL(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 16) +#define PARAM_INFO_SET_DELAY_VAL(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 16, value) +#define PARAM_INFO_GET_RF_PATH(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 24, 8) +#define PARAM_INFO_SET_RF_PATH(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 24, 8, value) +#define PARAM_INFO_GET_DATA(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 0, 32) +#define PARAM_INFO_SET_DATA(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 0, 32, value) +#define PARAM_INFO_GET_MASK(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X08, 0, 32) +#define PARAM_INFO_SET_MASK(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X08, 0, 32, value) +#define CH_INFO_GET_CH(extra_info) LE_BITS_TO_4BYTE(extra_info + 0X00, 0, 8) +#define CH_INFO_SET_CH(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 0, 8, value) +#define CH_INFO_GET_PRI_CH_IDX(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 8, 4) +#define CH_INFO_SET_PRI_CH_IDX(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 8, 4, value) +#define CH_INFO_GET_BW(extra_info) LE_BITS_TO_4BYTE(extra_info + 0X00, 12, 4) +#define CH_INFO_SET_BW(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 12, 4, value) +#define CH_INFO_GET_TIMEOUT(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 8) +#define CH_INFO_SET_TIMEOUT(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 8, value) +#define CH_INFO_GET_ACTION_ID(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 24, 7) +#define CH_INFO_SET_ACTION_ID(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 24, 7, value) +#define CH_INFO_GET_EXTRA_INFO(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 31, 1) +#define CH_INFO_SET_EXTRA_INFO(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 31, 1, value) +#define CH_EXTRA_INFO_GET_ID(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 0, 7) +#define CH_EXTRA_INFO_SET_ID(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 0, 7, value) +#define CH_EXTRA_INFO_GET_INFO(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 7, 1) +#define CH_EXTRA_INFO_SET_INFO(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 7, 1, value) +#define CH_EXTRA_INFO_GET_SIZE(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 8, 8) +#define CH_EXTRA_INFO_SET_SIZE(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 8, 8, value) +#define CH_EXTRA_INFO_GET_DATA(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 1) +#define CH_EXTRA_INFO_SET_DATA(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_BYTEDATA_L(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 0, 16) +#define HIOE_INSTRUCTION_INFO_SET_BYTEDATA_L(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 0, 16, value) +#define HIOE_INSTRUCTION_INFO_GET_BITDATA(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 0, 16) +#define HIOE_INSTRUCTION_INFO_SET_BITDATA(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 0, 16, value) +#define HIOE_INSTRUCTION_INFO_GET_BYTEDATA_H(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 16) +#define HIOE_INSTRUCTION_INFO_SET_BYTEDATA_H(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 16, value) +#define HIOE_INSTRUCTION_INFO_GET_BITMASK(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X00, 16, 16) +#define HIOE_INSTRUCTION_INFO_SET_BITMASK(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X00, 16, 16, value) +#define HIOE_INSTRUCTION_INFO_GET_REG_ADDR(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 0, 22) +#define HIOE_INSTRUCTION_INFO_SET_REG_ADDR(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 0, 22, value) +#define HIOE_INSTRUCTION_INFO_GET_DELAY_VALUE(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 0, 22) +#define HIOE_INSTRUCTION_INFO_SET_DELAY_VALUE(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 0, 22, value) +#define HIOE_INSTRUCTION_INFO_GET_MODE_SELECT(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 22, 1) +#define HIOE_INSTRUCTION_INFO_SET_MODE_SELECT(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 22, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_IO_DELAY(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 23, 1) +#define HIOE_INSTRUCTION_INFO_SET_IO_DELAY(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 23, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_BYTEMASK(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 24, 4) +#define HIOE_INSTRUCTION_INFO_SET_BYTEMASK(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 24, 4, value) +#define HIOE_INSTRUCTION_INFO_GET_RD_EN(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 28, 1) +#define HIOE_INSTRUCTION_INFO_SET_RD_EN(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 28, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_WR_EN(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 29, 1) +#define HIOE_INSTRUCTION_INFO_SET_WR_EN(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 29, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_RAW_R(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 30, 1) +#define HIOE_INSTRUCTION_INFO_SET_RAW_R(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 30, 1, value) +#define HIOE_INSTRUCTION_INFO_GET_RAW(extra_info) \ + LE_BITS_TO_4BYTE(extra_info + 0X04, 31, 1) +#define HIOE_INSTRUCTION_INFO_SET_RAW(extra_info, value) \ + SET_BITS_TO_LE_4BYTE(extra_info + 0X04, 31, 1, value) +#endif diff --git a/hal/halmac/halmac_hw_cfg.h b/hal/halmac/halmac_hw_cfg.h new file mode 100644 index 0000000..24e2622 --- /dev/null +++ b/hal/halmac/halmac_hw_cfg.h @@ -0,0 +1,207 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2018 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __HALMAC__HW_CFG_H__ +#define __HALMAC__HW_CFG_H__ + +#include /* CONFIG_[IC], CONFIG_[INTF]_HCI */ + +#ifdef CONFIG_RTL8723A +#define HALMAC_8723A_SUPPORT 1 +#else +#define HALMAC_8723A_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8188E +#define HALMAC_8188E_SUPPORT 1 +#else +#define HALMAC_8188E_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8821A +#define HALMAC_8821A_SUPPORT 1 +#else +#define HALMAC_8821A_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8723B +#define HALMAC_8723B_SUPPORT 1 +#else +#define HALMAC_8723B_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8812A +#define HALMAC_8812A_SUPPORT 1 +#else +#define HALMAC_8812A_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8192E +#define HALMAC_8192E_SUPPORT 1 +#else +#define HALMAC_8192E_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8881A +#define HALMAC_8881A_SUPPORT 1 +#else +#define HALMAC_8881A_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8821B +#define HALMAC_8821B_SUPPORT 1 +#else +#define HALMAC_8821B_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8814A +#define HALMAC_8814A_SUPPORT 1 +#else +#define HALMAC_8814A_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8881A +#define HALMAC_8881A_SUPPORT 1 +#else +#define HALMAC_8881A_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8703B +#define HALMAC_8703B_SUPPORT 1 +#else +#define HALMAC_8703B_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8723D +#define HALMAC_8723D_SUPPORT 1 +#else +#define HALMAC_8723D_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8188F +#define HALMAC_8188F_SUPPORT 1 +#else +#define HALMAC_8188F_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8821BMP +#define HALMAC_8821BMP_SUPPORT 1 +#else +#define HALMAC_8821BMP_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8814AMP +#define HALMAC_8814AMP_SUPPORT 1 +#else +#define HALMAC_8814AMP_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8195A +#define HALMAC_8195A_SUPPORT 1 +#else +#define HALMAC_8195A_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8821B +#define HALMAC_8821B_SUPPORT 1 +#else +#define HALMAC_8821B_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8196F +#define HALMAC_8196F_SUPPORT 1 +#else +#define HALMAC_8196F_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8197F +#define HALMAC_8197F_SUPPORT 1 +#else +#define HALMAC_8197F_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8198F +#define HALMAC_8198F_SUPPORT 1 +#else +#define HALMAC_8198F_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8192F +#define HALMAC_8192F_SUPPORT 1 +#else +#define HALMAC_8192F_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8197G +#define HALMAC_8197G_SUPPORT 1 +#else +#define HALMAC_8197G_SUPPORT 0 +#endif + + + +/* Halmac support IC version */ + +#ifdef CONFIG_RTL8814B +#define HALMAC_8814B_SUPPORT 1 +#else +#define HALMAC_8814B_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8821C +#define HALMAC_8821C_SUPPORT 1 +#else +#define HALMAC_8821C_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8822B +#define HALMAC_8822B_SUPPORT 1 +#else +#define HALMAC_8822B_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8822C +#define HALMAC_8822C_SUPPORT 1 +#else +#define HALMAC_8822C_SUPPORT 0 +#endif + +#ifdef CONFIG_RTL8812F +#define HALMAC_8812F_SUPPORT 1 +#else +#define HALMAC_8812F_SUPPORT 0 +#endif + + +/* Interface support */ +#ifdef CONFIG_SDIO_HCI +#define HALMAC_SDIO_SUPPORT 1 +#else +#define HALMAC_SDIO_SUPPORT 0 +#endif +#ifdef CONFIG_USB_HCI +#define HALMAC_USB_SUPPORT 1 +#else +#define HALMAC_USB_SUPPORT 0 +#endif +#ifdef CONFIG_PCI_HCI +#define HALMAC_PCIE_SUPPORT 1 +#else +#define HALMAC_PCIE_SUPPORT 0 +#endif + +#endif /* __HALMAC__HW_CFG_H__ */ + + diff --git a/hal/halmac/halmac_intf_phy_cmd.h b/hal/halmac/halmac_intf_phy_cmd.h new file mode 100644 index 0000000..be8f626 --- /dev/null +++ b/hal/halmac/halmac_intf_phy_cmd.h @@ -0,0 +1,49 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef HALMAC_INTF_PHY_CMD +#define HALMAC_INTF_PHY_CMD + +/* Cut mask */ +enum halmac_intf_phy_cut { + HALMAC_INTF_PHY_CUT_TESTCHIP = BIT(0), + HALMAC_INTF_PHY_CUT_A = BIT(1), + HALMAC_INTF_PHY_CUT_B = BIT(2), + HALMAC_INTF_PHY_CUT_C = BIT(3), + HALMAC_INTF_PHY_CUT_D = BIT(4), + HALMAC_INTF_PHY_CUT_E = BIT(5), + HALMAC_INTF_PHY_CUT_F = BIT(6), + HALMAC_INTF_PHY_CUT_G = BIT(7), + HALMAC_INTF_PHY_CUT_ALL = 0x7FFF, +}; + +/* IP selection */ +enum halmac_ip_sel { + HALMAC_IP_INTF_PHY = 0, + HALMAC_IP_SEL_MAC = 1, + HALMAC_IP_PCIE_DBI = 2, + HALMAC_IP_SEL_UNDEFINE = 0x7FFF, +}; + +/* Platform mask */ +enum halmac_intf_phy_platform { + HALMAC_INTF_PHY_PLATFORM_ALL = BIT(0), + HALMAC_INTF_PHY_PLATFORM_ASUS = BIT(1), + HALMAC_INTF_PHY_PLATFORM_LENOVO_V540 = BIT(2), + HALMAC_INTF_PHY_PLATFORM_DHC = BIT(3), + HALMAC_INTF_PHY_PLATFORM_FOR_ALL = 0x7FFF, +}; + +#endif diff --git a/hal/halmac/halmac_original_c2h_ap.h b/hal/halmac/halmac_original_c2h_ap.h new file mode 100644 index 0000000..f770299 --- /dev/null +++ b/hal/halmac/halmac_original_c2h_ap.h @@ -0,0 +1,685 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_ORIGINALC2HFORMAT_H2C_C2H_AP_H_ +#define _HAL_ORIGINALC2HFORMAT_H2C_C2H_AP_H_ +#define CMD_ID_C2H 0X00 +#define CMD_ID_DBG 0X00 +#define CMD_ID_C2H_LB 0X01 +#define CMD_ID_C2H_SND_TXBF 0X02 +#define CMD_ID_C2H_CCX_RPT 0X03 +#define CMD_ID_C2H_AP_REQ_TXRPT 0X04 +#define CMD_ID_C2H_INITIAL_RATE_COLLECTION 0X05 +#define CMD_ID_C2H_RA_RPT 0X0C +#define CMD_ID_C2H_SPECIAL_STATISTICS 0X0D +#define CMD_ID_C2H_RA_PARA_RPT 0X0E +#define CMD_ID_C2H_CUR_CHANNEL 0X10 +#define CMD_ID_C2H_GPIO_WAKEUP 0X14 +#define CMD_ID_C2H_DROPID_RPT 0X2D +#define CMD_ID_C2H_LPS_STATUS_RPT 0X32 +#define C2H_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define DBG_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define DBG_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define DBG_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define DBG_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define DBG_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define DBG_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define DBG_GET_DBG_STR1(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define DBG_SET_DBG_STR1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define DBG_SET_DBG_STR1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define DBG_GET_DBG_STR2(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 24, 8) +#define DBG_SET_DBG_STR2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 8, value) +#define DBG_SET_DBG_STR2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 8, value) +#define DBG_GET_DBG_STR3(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define DBG_SET_DBG_STR3(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define DBG_SET_DBG_STR3_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define DBG_GET_DBG_STR4(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define DBG_SET_DBG_STR4(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define DBG_SET_DBG_STR4_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define DBG_GET_DBG_STR5(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 16, 8) +#define DBG_SET_DBG_STR5(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 8, value) +#define DBG_SET_DBG_STR5_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 8, value) +#define DBG_GET_DBG_STR6(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 24, 8) +#define DBG_SET_DBG_STR6(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 24, 8, value) +#define DBG_SET_DBG_STR6_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 24, 8, value) +#define DBG_GET_DBG_STR7(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 0, 8) +#define DBG_SET_DBG_STR7(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 8, value) +#define DBG_SET_DBG_STR7_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 8, value) +#define DBG_GET_DBG_STR8(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 8, 8) +#define DBG_SET_DBG_STR8(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 8, 8, value) +#define DBG_SET_DBG_STR8_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 8, 8, value) +#define DBG_GET_DBG_STR9(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 16, 8) +#define DBG_SET_DBG_STR9(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 16, 8, value) +#define DBG_SET_DBG_STR9_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 16, 8, value) +#define DBG_GET_DBG_STR10(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 24, 8) +#define DBG_SET_DBG_STR10(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 24, 8, value) +#define DBG_SET_DBG_STR10_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 24, 8, value) +#define DBG_GET_DBG_STR11(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 0, 8) +#define DBG_SET_DBG_STR11(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define DBG_SET_DBG_STR11_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define DBG_GET_DBG_STR12(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 8, 8) +#define DBG_SET_DBG_STR12(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define DBG_SET_DBG_STR12_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define DBG_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define DBG_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define DBG_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define DBG_GET_TRIGGER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define DBG_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define DBG_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_LB_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_LB_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_LB_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_LB_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_LB_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_LB_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_LB_GET_PAYLOAD1(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 16, 16) +#define C2H_LB_SET_PAYLOAD1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 16, value) +#define C2H_LB_SET_PAYLOAD1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 16, value) +#define C2H_LB_GET_PAYLOAD2(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 32) +#define C2H_LB_SET_PAYLOAD2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 32, value) +#define C2H_LB_SET_PAYLOAD2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 32, value) +#define C2H_LB_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_LB_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_LB_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_LB_GET_TRIGGER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_LB_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_LB_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_SND_TXBF_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_SND_TXBF_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_SND_TXBF_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_SND_TXBF_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_SND_TXBF_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_SND_TXBF_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_SND_TXBF_GET_SND_RESULT(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 16, 1) +#define C2H_SND_TXBF_SET_SND_RESULT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 1, value) +#define C2H_SND_TXBF_SET_SND_RESULT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 1, value) +#define C2H_SND_TXBF_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_SND_TXBF_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_SND_TXBF_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_SND_TXBF_GET_TRIGGER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_SND_TXBF_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_SND_TXBF_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_CCX_RPT_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_CCX_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_CCX_RPT_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_CCX_RPT_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_CCX_RPT_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_CCX_RPT_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_CCX_RPT_GET_QSEL(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 16, 5) +#define C2H_CCX_RPT_SET_QSEL(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 5, value) +#define C2H_CCX_RPT_SET_QSEL_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 5, value) +#define C2H_CCX_RPT_GET_BMC(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 21, 1) +#define C2H_CCX_RPT_SET_BMC(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 21, 1, value) +#define C2H_CCX_RPT_SET_BMC_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 21, 1, value) +#define C2H_CCX_RPT_GET_LIFE_TIME_OVER(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 22, 1) +#define C2H_CCX_RPT_SET_LIFE_TIME_OVER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 22, 1, value) +#define C2H_CCX_RPT_SET_LIFE_TIME_OVER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 22, 1, value) +#define C2H_CCX_RPT_GET_RETRY_OVER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 23, 1) +#define C2H_CCX_RPT_SET_RETRY_OVER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 23, 1, value) +#define C2H_CCX_RPT_SET_RETRY_OVER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 23, 1, value) +#define C2H_CCX_RPT_GET_MACID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 24, 8) +#define C2H_CCX_RPT_SET_MACID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_CCX_RPT_SET_MACID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_CCX_RPT_GET_DATA_RETRY_CNT(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 6) +#define C2H_CCX_RPT_SET_DATA_RETRY_CNT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 6, value) +#define C2H_CCX_RPT_SET_DATA_RETRY_CNT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 6, value) +#define C2H_CCX_RPT_GET_QUEUE7_0(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define C2H_CCX_RPT_SET_QUEUE7_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_CCX_RPT_SET_QUEUE7_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_CCX_RPT_GET_QUEUE15_8(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 16, 8) +#define C2H_CCX_RPT_SET_QUEUE15_8(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 8, value) +#define C2H_CCX_RPT_SET_QUEUE15_8_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 8, value) +#define C2H_CCX_RPT_GET_FINAL_DATA_RATE(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 24, 8) +#define C2H_CCX_RPT_SET_FINAL_DATA_RATE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 24, 8, value) +#define C2H_CCX_RPT_SET_FINAL_DATA_RATE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 24, 8, value) +#define C2H_CCX_RPT_GET_SW_DEFINE_0(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 0, 8) +#define C2H_CCX_RPT_SET_SW_DEFINE_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 8, value) +#define C2H_CCX_RPT_SET_SW_DEFINE_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 8, value) +#define C2H_CCX_RPT_GET_SW_DEFINE_1(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X08, 8, 4) +#define C2H_CCX_RPT_SET_SW_DEFINE_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 8, 4, value) +#define C2H_CCX_RPT_SET_SW_DEFINE_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 8, 4, value) +#define C2H_CCX_RPT_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_CCX_RPT_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_CCX_RPT_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_CCX_RPT_GET_TRIGGER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_CCX_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_CCX_RPT_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_AP_REQ_TXRPT_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_AP_REQ_TXRPT_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_AP_REQ_TXRPT_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_AP_REQ_TXRPT_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_AP_REQ_TXRPT_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_AP_REQ_TXRPT_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_AP_REQ_TXRPT_GET_STA1_MACID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define C2H_AP_REQ_TXRPT_SET_STA1_MACID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_AP_REQ_TXRPT_SET_STA1_MACID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_OK1_0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 24, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_OK1_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TX_OK1_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_OK1_1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_OK1_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TX_OK1_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_FAIL1_0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL1_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL1_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_FAIL1_1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 16, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL1_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL1_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 8, value) +#define C2H_AP_REQ_TXRPT_GET_INITIAL_RATE1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 24, 8) +#define C2H_AP_REQ_TXRPT_SET_INITIAL_RATE1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 24, 8, value) +#define C2H_AP_REQ_TXRPT_SET_INITIAL_RATE1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 24, 8, value) +#define C2H_AP_REQ_TXRPT_GET_STA2_MACID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 0, 8) +#define C2H_AP_REQ_TXRPT_SET_STA2_MACID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 8, value) +#define C2H_AP_REQ_TXRPT_SET_STA2_MACID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_OK2_0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 8, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_OK2_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 8, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TX_OK2_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 8, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_OK2_1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 16, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_OK2_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 16, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TX_OK2_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 16, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_FAIL2_0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 24, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL2_0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 24, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL2_0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 24, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_FAIL2_1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 0, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL2_1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL2_1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 0, 8, value) +#define C2H_AP_REQ_TXRPT_GET_INITIAL_RATE2(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 8, 8) +#define C2H_AP_REQ_TXRPT_SET_INITIAL_RATE2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define C2H_AP_REQ_TXRPT_SET_INITIAL_RATE2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 8, 8, value) +#define C2H_AP_REQ_TXRPT_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_AP_REQ_TXRPT_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_AP_REQ_TXRPT_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TRIGGER(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_AP_REQ_TXRPT_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_AP_REQ_TXRPT_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_CMD_ID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_SEQ(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_TRYING_BITMAP(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 16, 7) +#define C2H_INITIAL_RATE_COLLECTION_SET_TRYING_BITMAP(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 7, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_TRYING_BITMAP_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 7, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 24, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE2(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE3(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE3(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE3_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE4(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 16, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE4(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE4_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE5(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 24, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE5(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE5_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE6(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 0, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE6(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE6_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE7(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 8, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE7(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE7_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_LEN(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_TRIGGER(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_RA_RPT_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_RA_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_RA_RPT_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_RA_RPT_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_RA_RPT_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_RA_RPT_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_RA_RPT_GET_RATE(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define C2H_RA_RPT_SET_RATE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_RA_RPT_SET_RATE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_RA_RPT_GET_MACID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 24, 8) +#define C2H_RA_RPT_SET_MACID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_RA_RPT_SET_MACID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_RA_RPT_GET_USE_LDPC(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 1) +#define C2H_RA_RPT_SET_USE_LDPC(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 1, value) +#define C2H_RA_RPT_SET_USE_LDPC_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 1, value) +#define C2H_RA_RPT_GET_USE_TXBF(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 1, 1) +#define C2H_RA_RPT_SET_USE_TXBF(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 1, 1, value) +#define C2H_RA_RPT_SET_USE_TXBF_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 1, 1, value) +#define C2H_RA_RPT_GET_COLLISION_STATE(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define C2H_RA_RPT_SET_COLLISION_STATE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_RA_RPT_SET_COLLISION_STATE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_RA_RPT_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_RA_RPT_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_RA_RPT_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_RA_RPT_GET_TRIGGER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_RA_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_RA_RPT_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_CMD_ID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_SPECIAL_STATISTICS_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_SEQ(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_SPECIAL_STATISTICS_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_STATISTICS_IDX(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define C2H_SPECIAL_STATISTICS_SET_STATISTICS_IDX(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_STATISTICS_IDX_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA0(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 24, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA0(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_DATA0_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA1(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA1(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_DATA1_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA2(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 8, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA2(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_DATA2_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA3(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 16, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA3(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_DATA3_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA4(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X04, 24, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA4(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_DATA4_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA5(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 0, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA5(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_DATA5_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA6(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 8, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA6(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_DATA6_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA7(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X08, 16, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA7(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X08, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_DATA7_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X08, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_LEN(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_SPECIAL_STATISTICS_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_TRIGGER(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_SPECIAL_STATISTICS_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_RA_PARA_RPT_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_RA_PARA_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_RA_PARA_RPT_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_RA_PARA_RPT_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_RA_PARA_RPT_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_RA_PARA_RPT_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_RA_PARA_RPT_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_RA_PARA_RPT_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_RA_PARA_RPT_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_RA_PARA_RPT_GET_TRIGGER(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_RA_PARA_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_RA_PARA_RPT_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_CUR_CHANNEL_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_CUR_CHANNEL_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_CUR_CHANNEL_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_CUR_CHANNEL_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_CUR_CHANNEL_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_CUR_CHANNEL_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_CUR_CHANNEL_GET_CHANNEL_NUM(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define C2H_CUR_CHANNEL_SET_CHANNEL_NUM(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_CUR_CHANNEL_SET_CHANNEL_NUM_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_CUR_CHANNEL_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_CUR_CHANNEL_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_CUR_CHANNEL_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_CUR_CHANNEL_GET_TRIGGER(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_CUR_CHANNEL_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_CUR_CHANNEL_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_GPIO_WAKEUP_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_GPIO_WAKEUP_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_GPIO_WAKEUP_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_GPIO_WAKEUP_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_GPIO_WAKEUP_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_GPIO_WAKEUP_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_GPIO_WAKEUP_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_GPIO_WAKEUP_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_GPIO_WAKEUP_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_GPIO_WAKEUP_GET_TRIGGER(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_GPIO_WAKEUP_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_GPIO_WAKEUP_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_DROPID_RPT_GET_CMD_ID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_DROPID_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_DROPID_RPT_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_DROPID_RPT_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_DROPID_RPT_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_DROPID_RPT_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_DROPID_RPT_GET_DROPIDBIT(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 16, 4) +#define C2H_DROPID_RPT_SET_DROPIDBIT(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 4, value) +#define C2H_DROPID_RPT_SET_DROPIDBIT_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 4, value) +#define C2H_DROPID_RPT_GET_CURDROPID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 20, 2) +#define C2H_DROPID_RPT_SET_CURDROPID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 20, 2, value) +#define C2H_DROPID_RPT_SET_CURDROPID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 20, 2, value) +#define C2H_DROPID_RPT_GET_MACID(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X04, 0, 8) +#define C2H_DROPID_RPT_SET_MACID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_DROPID_RPT_SET_MACID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X04, 0, 8, value) +#define C2H_DROPID_RPT_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_DROPID_RPT_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_DROPID_RPT_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_DROPID_RPT_GET_TRIGGER(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_DROPID_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_DROPID_RPT_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_LPS_STATUS_RPT_GET_CMD_ID(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 0, 8) +#define C2H_LPS_STATUS_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_LPS_STATUS_RPT_SET_CMD_ID_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 0, 8, value) +#define C2H_LPS_STATUS_RPT_GET_SEQ(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X00, 8, 8) +#define C2H_LPS_STATUS_RPT_SET_SEQ(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_LPS_STATUS_RPT_SET_SEQ_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 8, 8, value) +#define C2H_LPS_STATUS_RPT_GET_ACTION(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 16, 8) +#define C2H_LPS_STATUS_RPT_SET_ACTION(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_LPS_STATUS_RPT_SET_ACTION_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 16, 8, value) +#define C2H_LPS_STATUS_RPT_GET_STATUSCODE(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X00, 24, 8) +#define C2H_LPS_STATUS_RPT_SET_STATUSCODE(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_LPS_STATUS_RPT_SET_STATUSCODE_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X00, 24, 8, value) +#define C2H_LPS_STATUS_RPT_GET_LEN(c2h_pkt) GET_C2H_FIELD(c2h_pkt + 0X0C, 16, 8) +#define C2H_LPS_STATUS_RPT_SET_LEN(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_LPS_STATUS_RPT_SET_LEN_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_LPS_STATUS_RPT_GET_TRIGGER(c2h_pkt) \ + GET_C2H_FIELD(c2h_pkt + 0X0C, 24, 8) +#define C2H_LPS_STATUS_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_C2H_FIELD_CLR(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_LPS_STATUS_RPT_SET_TRIGGER_NO_CLR(c2h_pkt, value) \ + SET_C2H_FIELD_NO_CLR(c2h_pkt + 0X0C, 24, 8, value) +#endif diff --git a/hal/halmac/halmac_original_c2h_nic.h b/hal/halmac/halmac_original_c2h_nic.h new file mode 100644 index 0000000..85c6da4 --- /dev/null +++ b/hal/halmac/halmac_original_c2h_nic.h @@ -0,0 +1,459 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_ORIGINALC2HFORMAT_H2C_C2H_NIC_H_ +#define _HAL_ORIGINALC2HFORMAT_H2C_C2H_NIC_H_ +#define CMD_ID_C2H 0X00 +#define CMD_ID_DBG 0X00 +#define CMD_ID_C2H_LB 0X01 +#define CMD_ID_C2H_SND_TXBF 0X02 +#define CMD_ID_C2H_CCX_RPT 0X03 +#define CMD_ID_C2H_AP_REQ_TXRPT 0X04 +#define CMD_ID_C2H_INITIAL_RATE_COLLECTION 0X05 +#define CMD_ID_C2H_RA_RPT 0X0C +#define CMD_ID_C2H_SPECIAL_STATISTICS 0X0D +#define CMD_ID_C2H_RA_PARA_RPT 0X0E +#define CMD_ID_C2H_CUR_CHANNEL 0X10 +#define CMD_ID_C2H_GPIO_WAKEUP 0X14 +#define CMD_ID_C2H_DROPID_RPT 0X2D +#define CMD_ID_C2H_LPS_STATUS_RPT 0X32 +#define C2H_GET_CMD_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define DBG_GET_CMD_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define DBG_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define DBG_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define DBG_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define DBG_GET_DBG_STR1(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define DBG_SET_DBG_STR1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define DBG_GET_DBG_STR2(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 8) +#define DBG_SET_DBG_STR2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 8, value) +#define DBG_GET_DBG_STR3(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define DBG_SET_DBG_STR3(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define DBG_GET_DBG_STR4(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define DBG_SET_DBG_STR4(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define DBG_GET_DBG_STR5(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 8) +#define DBG_SET_DBG_STR5(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 8, value) +#define DBG_GET_DBG_STR6(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 24, 8) +#define DBG_SET_DBG_STR6(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 24, 8, value) +#define DBG_GET_DBG_STR7(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 8) +#define DBG_SET_DBG_STR7(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 8, value) +#define DBG_GET_DBG_STR8(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 8, 8) +#define DBG_SET_DBG_STR8(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 8, 8, value) +#define DBG_GET_DBG_STR9(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 16, 8) +#define DBG_SET_DBG_STR9(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 16, 8, value) +#define DBG_GET_DBG_STR10(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 24, 8) +#define DBG_SET_DBG_STR10(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 24, 8, value) +#define DBG_GET_DBG_STR11(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 0, 8) +#define DBG_SET_DBG_STR11(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 0, 8, value) +#define DBG_GET_DBG_STR12(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 8, 8) +#define DBG_SET_DBG_STR12(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 8, 8, value) +#define DBG_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define DBG_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define DBG_GET_TRIGGER(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define DBG_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_LB_GET_CMD_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_LB_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_LB_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_LB_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_LB_GET_PAYLOAD1(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 16) +#define C2H_LB_SET_PAYLOAD1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 16, value) +#define C2H_LB_GET_PAYLOAD2(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 32) +#define C2H_LB_SET_PAYLOAD2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 32, value) +#define C2H_LB_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_LB_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_LB_GET_TRIGGER(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_LB_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_SND_TXBF_GET_CMD_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_SND_TXBF_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_SND_TXBF_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_SND_TXBF_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_SND_TXBF_GET_SND_RESULT(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 1) +#define C2H_SND_TXBF_SET_SND_RESULT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 1, value) +#define C2H_SND_TXBF_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_SND_TXBF_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_SND_TXBF_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_SND_TXBF_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_CCX_RPT_GET_CMD_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_CCX_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_CCX_RPT_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_CCX_RPT_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_CCX_RPT_GET_QSEL(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 5) +#define C2H_CCX_RPT_SET_QSEL(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 5, value) +#define C2H_CCX_RPT_GET_BMC(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 21, 1) +#define C2H_CCX_RPT_SET_BMC(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 21, 1, value) +#define C2H_CCX_RPT_GET_LIFE_TIME_OVER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 22, 1) +#define C2H_CCX_RPT_SET_LIFE_TIME_OVER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 22, 1, value) +#define C2H_CCX_RPT_GET_RETRY_OVER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 23, 1) +#define C2H_CCX_RPT_SET_RETRY_OVER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 23, 1, value) +#define C2H_CCX_RPT_GET_MACID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 8) +#define C2H_CCX_RPT_SET_MACID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 8, value) +#define C2H_CCX_RPT_GET_DATA_RETRY_CNT(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 6) +#define C2H_CCX_RPT_SET_DATA_RETRY_CNT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 6, value) +#define C2H_CCX_RPT_GET_QUEUE7_0(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define C2H_CCX_RPT_SET_QUEUE7_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define C2H_CCX_RPT_GET_QUEUE15_8(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 8) +#define C2H_CCX_RPT_SET_QUEUE15_8(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 8, value) +#define C2H_CCX_RPT_GET_FINAL_DATA_RATE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 24, 8) +#define C2H_CCX_RPT_SET_FINAL_DATA_RATE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 24, 8, value) +#define C2H_CCX_RPT_GET_SW_DEFINE_0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 8) +#define C2H_CCX_RPT_SET_SW_DEFINE_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 8, value) +#define C2H_CCX_RPT_GET_SW_DEFINE_1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 8, 4) +#define C2H_CCX_RPT_SET_SW_DEFINE_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 8, 4, value) +#define C2H_CCX_RPT_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_CCX_RPT_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_CCX_RPT_GET_TRIGGER(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_CCX_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_AP_REQ_TXRPT_GET_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_AP_REQ_TXRPT_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_AP_REQ_TXRPT_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_AP_REQ_TXRPT_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_AP_REQ_TXRPT_GET_STA1_MACID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define C2H_AP_REQ_TXRPT_SET_STA1_MACID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_OK1_0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_OK1_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_OK1_1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_OK1_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_FAIL1_0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL1_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_FAIL1_1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL1_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 8, value) +#define C2H_AP_REQ_TXRPT_GET_INITIAL_RATE1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 24, 8) +#define C2H_AP_REQ_TXRPT_SET_INITIAL_RATE1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 24, 8, value) +#define C2H_AP_REQ_TXRPT_GET_STA2_MACID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 8) +#define C2H_AP_REQ_TXRPT_SET_STA2_MACID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_OK2_0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 8, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_OK2_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 8, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_OK2_1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 16, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_OK2_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 16, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_FAIL2_0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 24, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL2_0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 24, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TX_FAIL2_1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 0, 8) +#define C2H_AP_REQ_TXRPT_SET_TX_FAIL2_1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 0, 8, value) +#define C2H_AP_REQ_TXRPT_GET_INITIAL_RATE2(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 8, 8) +#define C2H_AP_REQ_TXRPT_SET_INITIAL_RATE2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 8, 8, value) +#define C2H_AP_REQ_TXRPT_GET_LEN(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_AP_REQ_TXRPT_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_AP_REQ_TXRPT_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_AP_REQ_TXRPT_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_SEQ(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_TRYING_BITMAP(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 7) +#define C2H_INITIAL_RATE_COLLECTION_SET_TRYING_BITMAP(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 7, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE2(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE3(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE3(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE4(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE4(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE5(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 24, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE5(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 24, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE6(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE6(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_INITIAL_RATE7(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 8, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_INITIAL_RATE7(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 8, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_LEN(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_INITIAL_RATE_COLLECTION_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_INITIAL_RATE_COLLECTION_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_RA_RPT_GET_CMD_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_RA_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_RA_RPT_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_RA_RPT_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_RA_RPT_GET_RATE(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define C2H_RA_RPT_SET_RATE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define C2H_RA_RPT_GET_MACID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 8) +#define C2H_RA_RPT_SET_MACID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 8, value) +#define C2H_RA_RPT_GET_USE_LDPC(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 1) +#define C2H_RA_RPT_SET_USE_LDPC(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 1, value) +#define C2H_RA_RPT_GET_USE_TXBF(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 1, 1) +#define C2H_RA_RPT_SET_USE_TXBF(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 1, 1, value) +#define C2H_RA_RPT_GET_COLLISION_STATE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define C2H_RA_RPT_SET_COLLISION_STATE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define C2H_RA_RPT_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_RA_RPT_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_RA_RPT_GET_TRIGGER(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_RA_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_SPECIAL_STATISTICS_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_SEQ(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_SPECIAL_STATISTICS_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_STATISTICS_IDX(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define C2H_SPECIAL_STATISTICS_SET_STATISTICS_IDX(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA0(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA0(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA1(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA1(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA2(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 8, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA2(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA3(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 16, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA3(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA4(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 24, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA4(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 24, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA5(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 0, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA5(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 0, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA6(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 8, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA6(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 8, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_DATA7(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X08, 16, 8) +#define C2H_SPECIAL_STATISTICS_SET_DATA7(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X08, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_LEN(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_SPECIAL_STATISTICS_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_SPECIAL_STATISTICS_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_SPECIAL_STATISTICS_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_RA_PARA_RPT_GET_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_RA_PARA_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_RA_PARA_RPT_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_RA_PARA_RPT_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_RA_PARA_RPT_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_RA_PARA_RPT_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_RA_PARA_RPT_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_RA_PARA_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_CUR_CHANNEL_GET_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_CUR_CHANNEL_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_CUR_CHANNEL_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_CUR_CHANNEL_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_CUR_CHANNEL_GET_CHANNEL_NUM(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define C2H_CUR_CHANNEL_SET_CHANNEL_NUM(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define C2H_CUR_CHANNEL_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_CUR_CHANNEL_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_CUR_CHANNEL_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_CUR_CHANNEL_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_GPIO_WAKEUP_GET_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_GPIO_WAKEUP_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_GPIO_WAKEUP_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_GPIO_WAKEUP_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_GPIO_WAKEUP_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_GPIO_WAKEUP_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_GPIO_WAKEUP_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_GPIO_WAKEUP_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_DROPID_RPT_GET_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_DROPID_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_DROPID_RPT_GET_SEQ(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_DROPID_RPT_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_DROPID_RPT_GET_DROPIDBIT(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 4) +#define C2H_DROPID_RPT_SET_DROPIDBIT(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 4, value) +#define C2H_DROPID_RPT_GET_CURDROPID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 20, 2) +#define C2H_DROPID_RPT_SET_CURDROPID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 20, 2, value) +#define C2H_DROPID_RPT_GET_MACID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) +#define C2H_DROPID_RPT_SET_MACID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X04, 0, 8, value) +#define C2H_DROPID_RPT_GET_LEN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_DROPID_RPT_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_DROPID_RPT_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_DROPID_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#define C2H_LPS_STATUS_RPT_GET_CMD_ID(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 0, 8) +#define C2H_LPS_STATUS_RPT_SET_CMD_ID(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 0, 8, value) +#define C2H_LPS_STATUS_RPT_GET_SEQ(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 8, 8) +#define C2H_LPS_STATUS_RPT_SET_SEQ(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 8, 8, value) +#define C2H_LPS_STATUS_RPT_GET_ACTION(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 16, 8) +#define C2H_LPS_STATUS_RPT_SET_ACTION(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 16, 8, value) +#define C2H_LPS_STATUS_RPT_GET_STATUSCODE(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X00, 24, 8) +#define C2H_LPS_STATUS_RPT_SET_STATUSCODE(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X00, 24, 8, value) +#define C2H_LPS_STATUS_RPT_GET_LEN(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 16, 8) +#define C2H_LPS_STATUS_RPT_SET_LEN(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 16, 8, value) +#define C2H_LPS_STATUS_RPT_GET_TRIGGER(c2h_pkt) \ + LE_BITS_TO_4BYTE(c2h_pkt + 0X0C, 24, 8) +#define C2H_LPS_STATUS_RPT_SET_TRIGGER(c2h_pkt, value) \ + SET_BITS_TO_LE_4BYTE(c2h_pkt + 0X0C, 24, 8, value) +#endif diff --git a/hal/halmac/halmac_original_h2c_ap.h b/hal/halmac/halmac_original_h2c_ap.h new file mode 100644 index 0000000..1d1a4ac --- /dev/null +++ b/hal/halmac/halmac_original_h2c_ap.h @@ -0,0 +1,1655 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_ORIGINALH2CFORMAT_H2C_C2H_AP_H_ +#define _HAL_ORIGINALH2CFORMAT_H2C_C2H_AP_H_ +#define CMD_ID_ORIGINAL_H2C 0X00 +#define CMD_ID_H2C2H_LB 0X0 +#define CMD_ID_D0_SCAN_OFFLOAD_CTRL 0X06 +#define CMD_ID_RSVD_PAGE 0X0 +#define CMD_ID_MEDIA_STATUS_RPT 0X01 +#define CMD_ID_KEEP_ALIVE 0X03 +#define CMD_ID_DISCONNECT_DECISION 0X04 +#define CMD_ID_AP_OFFLOAD 0X08 +#define CMD_ID_BCN_RSVDPAGE 0X09 +#define CMD_ID_PROBE_RSP_RSVDPAGE 0X0A +#define CMD_ID_SINGLE_CHANNELSWITCH 0X1C +#define CMD_ID_SINGLE_CHANNELSWITCH_V2 0X1D +#define CMD_ID_SET_PWR_MODE 0X00 +#define CMD_ID_PS_TUNING_PARA 0X01 +#define CMD_ID_PS_TUNING_PARA_II 0X02 +#define CMD_ID_PS_LPS_PARA 0X03 +#define CMD_ID_P2P_PS_OFFLOAD 0X04 +#define CMD_ID_PS_SCAN_EN 0X05 +#define CMD_ID_SAP_PS 0X06 +#define CMD_ID_INACTIVE_PS 0X07 +#define CMD_ID_MACID_CFG 0X00 +#define CMD_ID_TXBF 0X01 +#define CMD_ID_RSSI_SETTING 0X02 +#define CMD_ID_AP_REQ_TXRPT 0X03 +#define CMD_ID_INIT_RATE_COLLECTION 0X04 +#define CMD_ID_IQK_OFFLOAD 0X05 +#define CMD_ID_MACID_CFG_3SS 0X06 +#define CMD_ID_RA_PARA_ADJUST 0X07 +#define CMD_ID_REQ_TXRPT_ACQ 0X12 +#define CMD_ID_WWLAN 0X00 +#define CMD_ID_REMOTE_WAKE_CTRL 0X01 +#define CMD_ID_AOAC_GLOBAL_INFO 0X02 +#define CMD_ID_AOAC_RSVD_PAGE 0X03 +#define CMD_ID_AOAC_RSVD_PAGE2 0X04 +#define CMD_ID_D0_SCAN_OFFLOAD_INFO 0X05 +#define CMD_ID_CHANNEL_SWITCH_OFFLOAD 0X07 +#define CMD_ID_AOAC_RSVD_PAGE3 0X08 +#define CMD_ID_DBG_MSG_CTRL 0X1E +#define CLASS_ORIGINAL_H2C 0X00 +#define CLASS_H2C2H_LB 0X07 +#define CLASS_D0_SCAN_OFFLOAD_CTRL 0X04 +#define CLASS_RSVD_PAGE 0X0 +#define CLASS_MEDIA_STATUS_RPT 0X0 +#define CLASS_KEEP_ALIVE 0X0 +#define CLASS_DISCONNECT_DECISION 0X0 +#define CLASS_AP_OFFLOAD 0X0 +#define CLASS_BCN_RSVDPAGE 0X0 +#define CLASS_PROBE_RSP_RSVDPAGE 0X0 +#define CLASS_SINGLE_CHANNELSWITCH 0X0 +#define CLASS_SINGLE_CHANNELSWITCH_V2 0X0 +#define CLASS_SET_PWR_MODE 0X01 +#define CLASS_PS_TUNING_PARA 0X01 +#define CLASS_PS_TUNING_PARA_II 0X01 +#define CLASS_PS_LPS_PARA 0X01 +#define CLASS_P2P_PS_OFFLOAD 0X01 +#define CLASS_PS_SCAN_EN 0X1 +#define CLASS_SAP_PS 0X1 +#define CLASS_INACTIVE_PS 0X1 +#define CLASS_MACID_CFG 0X2 +#define CLASS_TXBF 0X2 +#define CLASS_RSSI_SETTING 0X2 +#define CLASS_AP_REQ_TXRPT 0X2 +#define CLASS_INIT_RATE_COLLECTION 0X2 +#define CLASS_IQK_OFFLOAD 0X2 +#define CLASS_MACID_CFG_3SS 0X2 +#define CLASS_RA_PARA_ADJUST 0X02 +#define CLASS_REQ_TXRPT_ACQ 0X02 +#define CLASS_WWLAN 0X4 +#define CLASS_REMOTE_WAKE_CTRL 0X4 +#define CLASS_AOAC_GLOBAL_INFO 0X04 +#define CLASS_AOAC_RSVD_PAGE 0X04 +#define CLASS_AOAC_RSVD_PAGE2 0X04 +#define CLASS_D0_SCAN_OFFLOAD_INFO 0X04 +#define CLASS_CHANNEL_SWITCH_OFFLOAD 0X04 +#define CLASS_AOAC_RSVD_PAGE3 0X04 +#define CLASS_DBG_MSG_CTRL 0X07 +#define ORIGINAL_H2C_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define ORIGINAL_H2C_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define ORIGINAL_H2C_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define ORIGINAL_H2C_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define ORIGINAL_H2C_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define ORIGINAL_H2C_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define H2C2H_LB_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define H2C2H_LB_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define H2C2H_LB_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define H2C2H_LB_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define H2C2H_LB_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define H2C2H_LB_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define H2C2H_LB_GET_SEQ(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define H2C2H_LB_SET_SEQ(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define H2C2H_LB_SET_SEQ_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define H2C2H_LB_GET_PAYLOAD1(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 16) +#define H2C2H_LB_SET_PAYLOAD1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 16, value) +#define H2C2H_LB_SET_PAYLOAD1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 16, value) +#define H2C2H_LB_GET_PAYLOAD2(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 0, 32) +#define H2C2H_LB_SET_PAYLOAD2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 32, value) +#define H2C2H_LB_SET_PAYLOAD2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 32, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define D0_SCAN_OFFLOAD_CTRL_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_CLASS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define D0_SCAN_OFFLOAD_CTRL_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_D0_SCAN_FUN_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_D0_SCAN_FUN_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_D0_SCAN_FUN_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_RTD3FUN_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_RTD3FUN_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_RTD3FUN_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_U3_SCAN_FUN_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 10, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_U3_SCAN_FUN_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 10, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_U3_SCAN_FUN_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 10, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_NLO_FUN_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 11, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_NLO_FUN_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 11, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_NLO_FUN_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 11, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_IPS_DEPENDENT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 12, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_IPS_DEPENDENT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 12, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_IPS_DEPENDENT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 12, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_LOC_PROBE_PACKET(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 17) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_PROBE_PACKET(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 17, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_PROBE_PACKET_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 17, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_LOC_SCAN_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_SCAN_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_SCAN_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_LOC_SSID_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_SSID_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_SSID_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define RSVD_PAGE_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define RSVD_PAGE_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define RSVD_PAGE_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define RSVD_PAGE_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define RSVD_PAGE_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define RSVD_PAGE_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define RSVD_PAGE_GET_LOC_PROBE_RSP(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define RSVD_PAGE_SET_LOC_PROBE_RSP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define RSVD_PAGE_SET_LOC_PROBE_RSP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define RSVD_PAGE_GET_LOC_PS_POLL(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define RSVD_PAGE_SET_LOC_PS_POLL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define RSVD_PAGE_SET_LOC_PS_POLL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define RSVD_PAGE_GET_LOC_NULL_DATA(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define RSVD_PAGE_SET_LOC_NULL_DATA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define RSVD_PAGE_SET_LOC_NULL_DATA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define RSVD_PAGE_GET_LOC_QOS_NULL(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define RSVD_PAGE_SET_LOC_QOS_NULL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define RSVD_PAGE_SET_LOC_QOS_NULL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define RSVD_PAGE_GET_LOC_BT_QOS_NULL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define RSVD_PAGE_SET_LOC_BT_QOS_NULL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define RSVD_PAGE_SET_LOC_BT_QOS_NULL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define RSVD_PAGE_GET_LOC_CTS2SELF(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 16, 8) +#define RSVD_PAGE_SET_LOC_CTS2SELF(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 8, value) +#define RSVD_PAGE_SET_LOC_CTS2SELF_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 8, value) +#define RSVD_PAGE_GET_LOC_LTECOEX_QOSNULL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 24, 8) +#define RSVD_PAGE_SET_LOC_LTECOEX_QOSNULL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 24, 8, value) +#define RSVD_PAGE_SET_LOC_LTECOEX_QOSNULL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 24, 8, value) +#define MEDIA_STATUS_RPT_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define MEDIA_STATUS_RPT_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define MEDIA_STATUS_RPT_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define MEDIA_STATUS_RPT_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define MEDIA_STATUS_RPT_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define MEDIA_STATUS_RPT_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define MEDIA_STATUS_RPT_GET_OP_MODE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define MEDIA_STATUS_RPT_SET_OP_MODE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define MEDIA_STATUS_RPT_SET_OP_MODE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define MEDIA_STATUS_RPT_GET_MACID_IN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define MEDIA_STATUS_RPT_SET_MACID_IN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define MEDIA_STATUS_RPT_SET_MACID_IN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define MEDIA_STATUS_RPT_GET_MACID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define MEDIA_STATUS_RPT_SET_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define MEDIA_STATUS_RPT_SET_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define MEDIA_STATUS_RPT_GET_MACID_END(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define MEDIA_STATUS_RPT_SET_MACID_END(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define MEDIA_STATUS_RPT_SET_MACID_END_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define KEEP_ALIVE_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define KEEP_ALIVE_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define KEEP_ALIVE_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define KEEP_ALIVE_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define KEEP_ALIVE_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define KEEP_ALIVE_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define KEEP_ALIVE_GET_ENABLE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define KEEP_ALIVE_SET_ENABLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define KEEP_ALIVE_SET_ENABLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define KEEP_ALIVE_GET_ADOPT_USER_SETTING(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define KEEP_ALIVE_SET_ADOPT_USER_SETTING(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define KEEP_ALIVE_SET_ADOPT_USER_SETTING_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define KEEP_ALIVE_GET_PKT_TYPE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 10, 1) +#define KEEP_ALIVE_SET_PKT_TYPE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 10, 1, value) +#define KEEP_ALIVE_SET_PKT_TYPE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 10, 1, value) +#define KEEP_ALIVE_GET_KEEP_ALIVE_CHECK_PERIOD(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define KEEP_ALIVE_SET_KEEP_ALIVE_CHECK_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define KEEP_ALIVE_SET_KEEP_ALIVE_CHECK_PERIOD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define DISCONNECT_DECISION_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define DISCONNECT_DECISION_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define DISCONNECT_DECISION_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define DISCONNECT_DECISION_GET_CLASS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define DISCONNECT_DECISION_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define DISCONNECT_DECISION_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define DISCONNECT_DECISION_GET_ENABLE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define DISCONNECT_DECISION_SET_ENABLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define DISCONNECT_DECISION_SET_ENABLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define DISCONNECT_DECISION_GET_ADOPT_USER_SETTING(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define DISCONNECT_DECISION_SET_ADOPT_USER_SETTING(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define DISCONNECT_DECISION_SET_ADOPT_USER_SETTING_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define DISCONNECT_DECISION_GET_TRY_OK_BCN_FAIL_COUNT_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 10, 1) +#define DISCONNECT_DECISION_SET_TRY_OK_BCN_FAIL_COUNT_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 10, 1, value) +#define DISCONNECT_DECISION_SET_TRY_OK_BCN_FAIL_COUNT_EN_NO_CLR(h2c_pkt, \ + value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 10, 1, value) +#define DISCONNECT_DECISION_GET_DISCONNECT_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 11, 1) +#define DISCONNECT_DECISION_SET_DISCONNECT_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 11, 1, value) +#define DISCONNECT_DECISION_SET_DISCONNECT_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 11, 1, value) +#define DISCONNECT_DECISION_GET_DISCON_DECISION_CHECK_PERIOD(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define DISCONNECT_DECISION_SET_DISCON_DECISION_CHECK_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define DISCONNECT_DECISION_SET_DISCON_DECISION_CHECK_PERIOD_NO_CLR(h2c_pkt, \ + value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define DISCONNECT_DECISION_GET_TRY_PKT_NUM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define DISCONNECT_DECISION_SET_TRY_PKT_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define DISCONNECT_DECISION_SET_TRY_PKT_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define DISCONNECT_DECISION_GET_TRY_OK_BCN_FAIL_COUNT_LIMIT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define DISCONNECT_DECISION_SET_TRY_OK_BCN_FAIL_COUNT_LIMIT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define DISCONNECT_DECISION_SET_TRY_OK_BCN_FAIL_COUNT_LIMIT_NO_CLR(h2c_pkt, \ + value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define AP_OFFLOAD_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define AP_OFFLOAD_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AP_OFFLOAD_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AP_OFFLOAD_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define AP_OFFLOAD_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AP_OFFLOAD_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AP_OFFLOAD_GET_ON(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define AP_OFFLOAD_SET_ON(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define AP_OFFLOAD_SET_ON_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define AP_OFFLOAD_GET_CFG_MIFI_PLATFORM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define AP_OFFLOAD_SET_CFG_MIFI_PLATFORM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define AP_OFFLOAD_SET_CFG_MIFI_PLATFORM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define AP_OFFLOAD_GET_LINKED(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 10, 1) +#define AP_OFFLOAD_SET_LINKED(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 10, 1, value) +#define AP_OFFLOAD_SET_LINKED_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 10, 1, value) +#define AP_OFFLOAD_GET_EN_AUTO_WAKE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 11, 1) +#define AP_OFFLOAD_SET_EN_AUTO_WAKE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 11, 1, value) +#define AP_OFFLOAD_SET_EN_AUTO_WAKE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 11, 1, value) +#define AP_OFFLOAD_GET_WAKE_FLAG(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 12, 1) +#define AP_OFFLOAD_SET_WAKE_FLAG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 12, 1, value) +#define AP_OFFLOAD_SET_WAKE_FLAG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 12, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_ROOT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 1) +#define AP_OFFLOAD_SET_HIDDEN_ROOT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 1, value) +#define AP_OFFLOAD_SET_HIDDEN_ROOT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_VAP1(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 17, 1) +#define AP_OFFLOAD_SET_HIDDEN_VAP1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 17, 1, value) +#define AP_OFFLOAD_SET_HIDDEN_VAP1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 17, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_VAP2(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 18, 1) +#define AP_OFFLOAD_SET_HIDDEN_VAP2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 18, 1, value) +#define AP_OFFLOAD_SET_HIDDEN_VAP2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 18, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_VAP3(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 19, 1) +#define AP_OFFLOAD_SET_HIDDEN_VAP3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 19, 1, value) +#define AP_OFFLOAD_SET_HIDDEN_VAP3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 19, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_VAP4(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 20, 1) +#define AP_OFFLOAD_SET_HIDDEN_VAP4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 20, 1, value) +#define AP_OFFLOAD_SET_HIDDEN_VAP4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 20, 1, value) +#define AP_OFFLOAD_GET_DENYANY_ROOT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 1) +#define AP_OFFLOAD_SET_DENYANY_ROOT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 1, value) +#define AP_OFFLOAD_SET_DENYANY_ROOT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 1, value) +#define AP_OFFLOAD_GET_DENYANY_VAP1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 25, 1) +#define AP_OFFLOAD_SET_DENYANY_VAP1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 25, 1, value) +#define AP_OFFLOAD_SET_DENYANY_VAP1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 25, 1, value) +#define AP_OFFLOAD_GET_DENYANY_VAP2(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 26, 1) +#define AP_OFFLOAD_SET_DENYANY_VAP2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 26, 1, value) +#define AP_OFFLOAD_SET_DENYANY_VAP2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 26, 1, value) +#define AP_OFFLOAD_GET_DENYANY_VAP3(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 27, 1) +#define AP_OFFLOAD_SET_DENYANY_VAP3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 27, 1, value) +#define AP_OFFLOAD_SET_DENYANY_VAP3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 27, 1, value) +#define AP_OFFLOAD_GET_DENYANY_VAP4(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 28, 1) +#define AP_OFFLOAD_SET_DENYANY_VAP4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 28, 1, value) +#define AP_OFFLOAD_SET_DENYANY_VAP4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 28, 1, value) +#define AP_OFFLOAD_GET_WAIT_TBTT_CNT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define AP_OFFLOAD_SET_WAIT_TBTT_CNT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define AP_OFFLOAD_SET_WAIT_TBTT_CNT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define AP_OFFLOAD_GET_WAKE_TIMEOUT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define AP_OFFLOAD_SET_WAKE_TIMEOUT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define AP_OFFLOAD_SET_WAKE_TIMEOUT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define AP_OFFLOAD_GET_LEN_IV_PAIR(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 16, 8) +#define AP_OFFLOAD_SET_LEN_IV_PAIR(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 8, value) +#define AP_OFFLOAD_SET_LEN_IV_PAIR_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 8, value) +#define AP_OFFLOAD_GET_LEN_IV_GRP(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 24, 8) +#define AP_OFFLOAD_SET_LEN_IV_GRP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 24, 8, value) +#define AP_OFFLOAD_SET_LEN_IV_GRP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 24, 8, value) +#define BCN_RSVDPAGE_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define BCN_RSVDPAGE_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define BCN_RSVDPAGE_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define BCN_RSVDPAGE_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define BCN_RSVDPAGE_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define BCN_RSVDPAGE_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define BCN_RSVDPAGE_GET_LOC_ROOT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define BCN_RSVDPAGE_SET_LOC_ROOT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define BCN_RSVDPAGE_SET_LOC_ROOT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define BCN_RSVDPAGE_GET_LOC_VAP1(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define BCN_RSVDPAGE_SET_LOC_VAP1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define BCN_RSVDPAGE_SET_LOC_VAP1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define BCN_RSVDPAGE_GET_LOC_VAP2(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define BCN_RSVDPAGE_SET_LOC_VAP2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define BCN_RSVDPAGE_SET_LOC_VAP2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define BCN_RSVDPAGE_GET_LOC_VAP3(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define BCN_RSVDPAGE_SET_LOC_VAP3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define BCN_RSVDPAGE_SET_LOC_VAP3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define BCN_RSVDPAGE_GET_LOC_VAP4(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define BCN_RSVDPAGE_SET_LOC_VAP4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define BCN_RSVDPAGE_SET_LOC_VAP4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define PROBE_RSP_RSVDPAGE_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PROBE_RSP_RSVDPAGE_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PROBE_RSP_RSVDPAGE_GET_CLASS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define PROBE_RSP_RSVDPAGE_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PROBE_RSP_RSVDPAGE_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_ROOT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_ROOT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define PROBE_RSP_RSVDPAGE_SET_LOC_ROOT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_VAP1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_VAP2(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP2(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP2_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_VAP3(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP3(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP3_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_VAP4(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP4(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP4_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define SINGLE_CHANNELSWITCH_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define SINGLE_CHANNELSWITCH_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define SINGLE_CHANNELSWITCH_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define SINGLE_CHANNELSWITCH_GET_CLASS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define SINGLE_CHANNELSWITCH_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define SINGLE_CHANNELSWITCH_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define SINGLE_CHANNELSWITCH_GET_CHANNEL_NUM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define SINGLE_CHANNELSWITCH_SET_CHANNEL_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define SINGLE_CHANNELSWITCH_SET_CHANNEL_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define SINGLE_CHANNELSWITCH_GET_BW(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 2) +#define SINGLE_CHANNELSWITCH_SET_BW(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 2, value) +#define SINGLE_CHANNELSWITCH_SET_BW_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 2, value) +#define SINGLE_CHANNELSWITCH_GET_BW40SC(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 18, 3) +#define SINGLE_CHANNELSWITCH_SET_BW40SC(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 18, 3, value) +#define SINGLE_CHANNELSWITCH_SET_BW40SC_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 18, 3, value) +#define SINGLE_CHANNELSWITCH_GET_BW80SC(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 21, 3) +#define SINGLE_CHANNELSWITCH_SET_BW80SC(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 21, 3, value) +#define SINGLE_CHANNELSWITCH_SET_BW80SC_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 21, 3, value) +#define SINGLE_CHANNELSWITCH_GET_RFE_TYPE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 4) +#define SINGLE_CHANNELSWITCH_SET_RFE_TYPE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 4, value) +#define SINGLE_CHANNELSWITCH_SET_RFE_TYPE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 4, value) +#define SINGLE_CHANNELSWITCH_V2_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define SINGLE_CHANNELSWITCH_V2_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define SINGLE_CHANNELSWITCH_V2_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define SINGLE_CHANNELSWITCH_V2_GET_CLASS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define SINGLE_CHANNELSWITCH_V2_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define SINGLE_CHANNELSWITCH_V2_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define SINGLE_CHANNELSWITCH_V2_GET_CENTRAL_CH(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define SINGLE_CHANNELSWITCH_V2_SET_CENTRAL_CH(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define SINGLE_CHANNELSWITCH_V2_SET_CENTRAL_CH_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define SINGLE_CHANNELSWITCH_V2_GET_PRIMARY_CH_IDX(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 4) +#define SINGLE_CHANNELSWITCH_V2_SET_PRIMARY_CH_IDX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 4, value) +#define SINGLE_CHANNELSWITCH_V2_SET_PRIMARY_CH_IDX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 4, value) +#define SINGLE_CHANNELSWITCH_V2_GET_BW(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 20, 4) +#define SINGLE_CHANNELSWITCH_V2_SET_BW(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 20, 4, value) +#define SINGLE_CHANNELSWITCH_V2_SET_BW_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 20, 4, value) +#define SET_PWR_MODE_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define SET_PWR_MODE_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define SET_PWR_MODE_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define SET_PWR_MODE_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define SET_PWR_MODE_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define SET_PWR_MODE_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define SET_PWR_MODE_GET_MODE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 7) +#define SET_PWR_MODE_SET_MODE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 7, value) +#define SET_PWR_MODE_SET_MODE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 7, value) +#define SET_PWR_MODE_GET_CLK_REQUEST(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 15, 1) +#define SET_PWR_MODE_SET_CLK_REQUEST(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 15, 1, value) +#define SET_PWR_MODE_SET_CLK_REQUEST_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 15, 1, value) +#define SET_PWR_MODE_GET_RLBM(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 4) +#define SET_PWR_MODE_SET_RLBM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 4, value) +#define SET_PWR_MODE_SET_RLBM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 4, value) +#define SET_PWR_MODE_GET_SMART_PS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 20, 4) +#define SET_PWR_MODE_SET_SMART_PS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 20, 4, value) +#define SET_PWR_MODE_SET_SMART_PS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 20, 4, value) +#define SET_PWR_MODE_GET_AWAKE_INTERVAL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define SET_PWR_MODE_SET_AWAKE_INTERVAL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define SET_PWR_MODE_SET_AWAKE_INTERVAL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define SET_PWR_MODE_GET_B_ALL_QUEUE_UAPSD(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 1) +#define SET_PWR_MODE_SET_B_ALL_QUEUE_UAPSD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 1, value) +#define SET_PWR_MODE_SET_B_ALL_QUEUE_UAPSD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 1, value) +#define SET_PWR_MODE_GET_BCN_EARLY_RPT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 2, 1) +#define SET_PWR_MODE_SET_BCN_EARLY_RPT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 2, 1, value) +#define SET_PWR_MODE_SET_BCN_EARLY_RPT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 2, 1, value) +#define SET_PWR_MODE_GET_PORT_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 5, 3) +#define SET_PWR_MODE_SET_PORT_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 5, 3, value) +#define SET_PWR_MODE_SET_PORT_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 5, 3, value) +#define SET_PWR_MODE_GET_PWR_STATE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define SET_PWR_MODE_SET_PWR_STATE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define SET_PWR_MODE_SET_PWR_STATE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define SET_PWR_MODE_GET_RSVD_NOUSED(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 16, 8) +#define SET_PWR_MODE_SET_RSVD_NOUSED(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 8, value) +#define SET_PWR_MODE_SET_RSVD_NOUSED_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 8, value) +#define SET_PWR_MODE_GET_BCN_RECEIVING_TIME(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 24, 5) +#define SET_PWR_MODE_SET_BCN_RECEIVING_TIME(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 24, 5, value) +#define SET_PWR_MODE_SET_BCN_RECEIVING_TIME_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 24, 5, value) +#define SET_PWR_MODE_GET_BCN_LISTEN_INTERVAL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 29, 2) +#define SET_PWR_MODE_SET_BCN_LISTEN_INTERVAL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 29, 2, value) +#define SET_PWR_MODE_SET_BCN_LISTEN_INTERVAL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 29, 2, value) +#define SET_PWR_MODE_GET_ADOPT_BCN_RECEIVING_TIME(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 31, 1) +#define SET_PWR_MODE_SET_ADOPT_BCN_RECEIVING_TIME(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 31, 1, value) +#define SET_PWR_MODE_SET_ADOPT_BCN_RECEIVING_TIME_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 31, 1, value) +#define PS_TUNING_PARA_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define PS_TUNING_PARA_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PS_TUNING_PARA_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PS_TUNING_PARA_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define PS_TUNING_PARA_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PS_TUNING_PARA_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PS_TUNING_PARA_GET_BCN_TO_LIMIT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 7) +#define PS_TUNING_PARA_SET_BCN_TO_LIMIT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 7, value) +#define PS_TUNING_PARA_SET_BCN_TO_LIMIT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 7, value) +#define PS_TUNING_PARA_GET_DTIM_TIME_OUT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 15, 1) +#define PS_TUNING_PARA_SET_DTIM_TIME_OUT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 15, 1, value) +#define PS_TUNING_PARA_SET_DTIM_TIME_OUT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 15, 1, value) +#define PS_TUNING_PARA_GET_PS_TIME_OUT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 4) +#define PS_TUNING_PARA_SET_PS_TIME_OUT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 4, value) +#define PS_TUNING_PARA_SET_PS_TIME_OUT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 4, value) +#define PS_TUNING_PARA_GET_ADOPT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define PS_TUNING_PARA_SET_ADOPT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define PS_TUNING_PARA_SET_ADOPT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define PS_TUNING_PARA_II_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define PS_TUNING_PARA_II_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PS_TUNING_PARA_II_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PS_TUNING_PARA_II_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define PS_TUNING_PARA_II_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PS_TUNING_PARA_II_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PS_TUNING_PARA_II_GET_BCN_TO_PERIOD(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 7) +#define PS_TUNING_PARA_II_SET_BCN_TO_PERIOD(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 7, value) +#define PS_TUNING_PARA_II_SET_BCN_TO_PERIOD_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 7, value) +#define PS_TUNING_PARA_II_GET_ADOPT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 15, 1) +#define PS_TUNING_PARA_II_SET_ADOPT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 15, 1, value) +#define PS_TUNING_PARA_II_SET_ADOPT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 15, 1, value) +#define PS_TUNING_PARA_II_GET_DRV_EARLY_IVL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define PS_TUNING_PARA_II_SET_DRV_EARLY_IVL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define PS_TUNING_PARA_II_SET_DRV_EARLY_IVL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define PS_LPS_PARA_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define PS_LPS_PARA_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PS_LPS_PARA_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PS_LPS_PARA_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define PS_LPS_PARA_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PS_LPS_PARA_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PS_LPS_PARA_GET_LPS_CONTROL(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define PS_LPS_PARA_SET_LPS_CONTROL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define PS_LPS_PARA_SET_LPS_CONTROL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define P2P_PS_OFFLOAD_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define P2P_PS_OFFLOAD_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define P2P_PS_OFFLOAD_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define P2P_PS_OFFLOAD_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define P2P_PS_OFFLOAD_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define P2P_PS_OFFLOAD_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define P2P_PS_OFFLOAD_GET_OFFLOAD_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define P2P_PS_OFFLOAD_SET_OFFLOAD_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define P2P_PS_OFFLOAD_SET_OFFLOAD_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define P2P_PS_OFFLOAD_GET_ROLE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define P2P_PS_OFFLOAD_SET_ROLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define P2P_PS_OFFLOAD_SET_ROLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define P2P_PS_OFFLOAD_GET_CTWINDOW_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 10, 1) +#define P2P_PS_OFFLOAD_SET_CTWINDOW_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 10, 1, value) +#define P2P_PS_OFFLOAD_SET_CTWINDOW_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 10, 1, value) +#define P2P_PS_OFFLOAD_GET_NOA0_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 11, 1) +#define P2P_PS_OFFLOAD_SET_NOA0_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 11, 1, value) +#define P2P_PS_OFFLOAD_SET_NOA0_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 11, 1, value) +#define P2P_PS_OFFLOAD_GET_NOA1_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 12, 1) +#define P2P_PS_OFFLOAD_SET_NOA1_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 12, 1, value) +#define P2P_PS_OFFLOAD_SET_NOA1_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 12, 1, value) +#define P2P_PS_OFFLOAD_GET_ALL_STA_SLEEP(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 13, 1) +#define P2P_PS_OFFLOAD_SET_ALL_STA_SLEEP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 13, 1, value) +#define P2P_PS_OFFLOAD_SET_ALL_STA_SLEEP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 13, 1, value) +#define P2P_PS_OFFLOAD_GET_DISCOVERY(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 14, 1) +#define P2P_PS_OFFLOAD_SET_DISCOVERY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 14, 1, value) +#define P2P_PS_OFFLOAD_SET_DISCOVERY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 14, 1, value) +#define PS_SCAN_EN_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define PS_SCAN_EN_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PS_SCAN_EN_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define PS_SCAN_EN_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define PS_SCAN_EN_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PS_SCAN_EN_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define PS_SCAN_EN_GET_ENABLE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define PS_SCAN_EN_SET_ENABLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define PS_SCAN_EN_SET_ENABLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define SAP_PS_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define SAP_PS_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define SAP_PS_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define SAP_PS_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define SAP_PS_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define SAP_PS_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define SAP_PS_GET_ENABLE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define SAP_PS_SET_ENABLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define SAP_PS_SET_ENABLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define SAP_PS_GET_EN_PS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define SAP_PS_SET_EN_PS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define SAP_PS_SET_EN_PS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define SAP_PS_GET_EN_LP_RX(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 10, 1) +#define SAP_PS_SET_EN_LP_RX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 10, 1, value) +#define SAP_PS_SET_EN_LP_RX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 10, 1, value) +#define SAP_PS_GET_MANUAL_32K(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 11, 1) +#define SAP_PS_SET_MANUAL_32K(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 11, 1, value) +#define SAP_PS_SET_MANUAL_32K_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 11, 1, value) +#define SAP_PS_GET_DURATION(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define SAP_PS_SET_DURATION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define SAP_PS_SET_DURATION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define INACTIVE_PS_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define INACTIVE_PS_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define INACTIVE_PS_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define INACTIVE_PS_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define INACTIVE_PS_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define INACTIVE_PS_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define INACTIVE_PS_GET_ENABLE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define INACTIVE_PS_SET_ENABLE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define INACTIVE_PS_SET_ENABLE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define INACTIVE_PS_GET_IGNORE_PS_CONDITION(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define INACTIVE_PS_SET_IGNORE_PS_CONDITION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define INACTIVE_PS_SET_IGNORE_PS_CONDITION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define INACTIVE_PS_GET_FREQUENCY(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define INACTIVE_PS_SET_FREQUENCY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define INACTIVE_PS_SET_FREQUENCY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define INACTIVE_PS_GET_DURATION(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define INACTIVE_PS_SET_DURATION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define INACTIVE_PS_SET_DURATION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define MACID_CFG_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define MACID_CFG_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define MACID_CFG_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define MACID_CFG_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define MACID_CFG_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define MACID_CFG_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define MACID_CFG_GET_MAC_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define MACID_CFG_SET_MAC_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define MACID_CFG_SET_MAC_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define MACID_CFG_GET_RATE_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 5) +#define MACID_CFG_SET_RATE_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 5, value) +#define MACID_CFG_SET_RATE_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 5, value) +#define MACID_CFG_GET_INIT_RATE_LV(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 21, 2) +#define MACID_CFG_SET_INIT_RATE_LV(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 21, 2, value) +#define MACID_CFG_SET_INIT_RATE_LV_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 21, 2, value) +#define MACID_CFG_GET_SGI(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 23, 1) +#define MACID_CFG_SET_SGI(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 23, 1, value) +#define MACID_CFG_SET_SGI_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 23, 1, value) +#define MACID_CFG_GET_BW(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 2) +#define MACID_CFG_SET_BW(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 2, value) +#define MACID_CFG_SET_BW_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 2, value) +#define MACID_CFG_GET_LDPC_CAP(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 26, 1) +#define MACID_CFG_SET_LDPC_CAP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 26, 1, value) +#define MACID_CFG_SET_LDPC_CAP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 26, 1, value) +#define MACID_CFG_GET_NO_UPDATE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 27, 1) +#define MACID_CFG_SET_NO_UPDATE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 27, 1, value) +#define MACID_CFG_SET_NO_UPDATE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 27, 1, value) +#define MACID_CFG_GET_WHT_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 28, 2) +#define MACID_CFG_SET_WHT_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 28, 2, value) +#define MACID_CFG_SET_WHT_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 28, 2, value) +#define MACID_CFG_GET_DISPT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 30, 1) +#define MACID_CFG_SET_DISPT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 30, 1, value) +#define MACID_CFG_SET_DISPT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 30, 1, value) +#define MACID_CFG_GET_DISRA(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 31, 1) +#define MACID_CFG_SET_DISRA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 31, 1, value) +#define MACID_CFG_SET_DISRA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 31, 1, value) +#define MACID_CFG_GET_RATE_MASK7_0(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define MACID_CFG_SET_RATE_MASK7_0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define MACID_CFG_SET_RATE_MASK7_0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define MACID_CFG_GET_RATE_MASK15_8(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define MACID_CFG_SET_RATE_MASK15_8(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define MACID_CFG_SET_RATE_MASK15_8_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define MACID_CFG_GET_RATE_MASK23_16(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 16, 8) +#define MACID_CFG_SET_RATE_MASK23_16(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 8, value) +#define MACID_CFG_SET_RATE_MASK23_16_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 8, value) +#define MACID_CFG_GET_RATE_MASK31_24(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 24, 8) +#define MACID_CFG_SET_RATE_MASK31_24(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 24, 8, value) +#define MACID_CFG_SET_RATE_MASK31_24_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 24, 8, value) +#define TXBF_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define TXBF_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define TXBF_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define TXBF_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define TXBF_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define TXBF_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define TXBF_GET_NDPA0_HEAD_PAGE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define TXBF_SET_NDPA0_HEAD_PAGE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define TXBF_SET_NDPA0_HEAD_PAGE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define TXBF_GET_NDPA1_HEAD_PAGE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define TXBF_SET_NDPA1_HEAD_PAGE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define TXBF_SET_NDPA1_HEAD_PAGE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define TXBF_GET_PERIOD_0(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define TXBF_SET_PERIOD_0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define TXBF_SET_PERIOD_0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define RSSI_SETTING_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define RSSI_SETTING_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define RSSI_SETTING_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define RSSI_SETTING_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define RSSI_SETTING_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define RSSI_SETTING_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define RSSI_SETTING_GET_MAC_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define RSSI_SETTING_SET_MAC_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define RSSI_SETTING_SET_MAC_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define RSSI_SETTING_GET_RSSI(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 7) +#define RSSI_SETTING_SET_RSSI(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 7, value) +#define RSSI_SETTING_SET_RSSI_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 7, value) +#define RSSI_SETTING_GET_RA_INFO(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define RSSI_SETTING_SET_RA_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define RSSI_SETTING_SET_RA_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define AP_REQ_TXRPT_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define AP_REQ_TXRPT_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AP_REQ_TXRPT_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AP_REQ_TXRPT_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define AP_REQ_TXRPT_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AP_REQ_TXRPT_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AP_REQ_TXRPT_GET_STA1_MACID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define AP_REQ_TXRPT_SET_STA1_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AP_REQ_TXRPT_SET_STA1_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AP_REQ_TXRPT_GET_STA2_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define AP_REQ_TXRPT_SET_STA2_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AP_REQ_TXRPT_SET_STA2_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AP_REQ_TXRPT_GET_RTY_OK_TOTAL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 1) +#define AP_REQ_TXRPT_SET_RTY_OK_TOTAL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 1, value) +#define AP_REQ_TXRPT_SET_RTY_OK_TOTAL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 1, value) +#define AP_REQ_TXRPT_GET_RTY_CNT_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 25, 1) +#define AP_REQ_TXRPT_SET_RTY_CNT_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 25, 1, value) +#define AP_REQ_TXRPT_SET_RTY_CNT_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 25, 1, value) +#define INIT_RATE_COLLECTION_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define INIT_RATE_COLLECTION_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define INIT_RATE_COLLECTION_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define INIT_RATE_COLLECTION_GET_CLASS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define INIT_RATE_COLLECTION_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define INIT_RATE_COLLECTION_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define INIT_RATE_COLLECTION_GET_STA1_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define INIT_RATE_COLLECTION_SET_STA1_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define INIT_RATE_COLLECTION_SET_STA1_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define INIT_RATE_COLLECTION_GET_STA2_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define INIT_RATE_COLLECTION_SET_STA2_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define INIT_RATE_COLLECTION_SET_STA2_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define INIT_RATE_COLLECTION_GET_STA3_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define INIT_RATE_COLLECTION_SET_STA3_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define INIT_RATE_COLLECTION_SET_STA3_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define INIT_RATE_COLLECTION_GET_STA4_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define INIT_RATE_COLLECTION_SET_STA4_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define INIT_RATE_COLLECTION_SET_STA4_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define INIT_RATE_COLLECTION_GET_STA5_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define INIT_RATE_COLLECTION_SET_STA5_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define INIT_RATE_COLLECTION_SET_STA5_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define INIT_RATE_COLLECTION_GET_STA6_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 16, 8) +#define INIT_RATE_COLLECTION_SET_STA6_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 8, value) +#define INIT_RATE_COLLECTION_SET_STA6_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 8, value) +#define INIT_RATE_COLLECTION_GET_STA7_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 24, 8) +#define INIT_RATE_COLLECTION_SET_STA7_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 24, 8, value) +#define INIT_RATE_COLLECTION_SET_STA7_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 24, 8, value) +#define IQK_OFFLOAD_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define IQK_OFFLOAD_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define IQK_OFFLOAD_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define IQK_OFFLOAD_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define IQK_OFFLOAD_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define IQK_OFFLOAD_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define IQK_OFFLOAD_GET_CHANNEL(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define IQK_OFFLOAD_SET_CHANNEL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define IQK_OFFLOAD_SET_CHANNEL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define IQK_OFFLOAD_GET_BWBAND(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define IQK_OFFLOAD_SET_BWBAND(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define IQK_OFFLOAD_SET_BWBAND_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define IQK_OFFLOAD_GET_EXTPALNA(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define IQK_OFFLOAD_SET_EXTPALNA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define IQK_OFFLOAD_SET_EXTPALNA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define MACID_CFG_3SS_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define MACID_CFG_3SS_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define MACID_CFG_3SS_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define MACID_CFG_3SS_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define MACID_CFG_3SS_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define MACID_CFG_3SS_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define MACID_CFG_3SS_GET_MACID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define MACID_CFG_3SS_SET_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define MACID_CFG_3SS_SET_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define MACID_CFG_3SS_GET_RATE_MASK_39_32(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define MACID_CFG_3SS_SET_RATE_MASK_39_32(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define MACID_CFG_3SS_SET_RATE_MASK_39_32_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define MACID_CFG_3SS_GET_RATE_MASK_47_40(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define MACID_CFG_3SS_SET_RATE_MASK_47_40(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define MACID_CFG_3SS_SET_RATE_MASK_47_40_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define RA_PARA_ADJUST_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define RA_PARA_ADJUST_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define RA_PARA_ADJUST_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define RA_PARA_ADJUST_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define RA_PARA_ADJUST_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define RA_PARA_ADJUST_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define RA_PARA_ADJUST_GET_MAC_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define RA_PARA_ADJUST_SET_MAC_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define RA_PARA_ADJUST_SET_MAC_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define RA_PARA_ADJUST_GET_PARAMETER_INDEX(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define RA_PARA_ADJUST_SET_PARAMETER_INDEX(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define RA_PARA_ADJUST_SET_PARAMETER_INDEX_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define RA_PARA_ADJUST_GET_RATE_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define RA_PARA_ADJUST_SET_RATE_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define RA_PARA_ADJUST_SET_RATE_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define RA_PARA_ADJUST_GET_VALUE_BYTE0(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define RA_PARA_ADJUST_SET_VALUE_BYTE0(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define RA_PARA_ADJUST_SET_VALUE_BYTE0_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define RA_PARA_ADJUST_GET_VALUE_BYTE1(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define RA_PARA_ADJUST_SET_VALUE_BYTE1(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define RA_PARA_ADJUST_SET_VALUE_BYTE1_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define RA_PARA_ADJUST_GET_ASK_FW_FOR_FW_PARA(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 16, 8) +#define RA_PARA_ADJUST_SET_ASK_FW_FOR_FW_PARA(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 8, value) +#define RA_PARA_ADJUST_SET_ASK_FW_FOR_FW_PARA_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 8, value) +#define REQ_TXRPT_ACQ_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define REQ_TXRPT_ACQ_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define REQ_TXRPT_ACQ_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define REQ_TXRPT_ACQ_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define REQ_TXRPT_ACQ_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define REQ_TXRPT_ACQ_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define REQ_TXRPT_ACQ_GET_STA1_MACID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define REQ_TXRPT_ACQ_SET_STA1_MACID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define REQ_TXRPT_ACQ_SET_STA1_MACID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define REQ_TXRPT_ACQ_GET_PASS_DROP_SEL(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define REQ_TXRPT_ACQ_SET_PASS_DROP_SEL(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define REQ_TXRPT_ACQ_SET_PASS_DROP_SEL_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define WWLAN_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define WWLAN_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define WWLAN_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define WWLAN_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define WWLAN_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define WWLAN_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define WWLAN_GET_FUNC_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define WWLAN_SET_FUNC_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define WWLAN_SET_FUNC_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define WWLAN_GET_PATTERM_MAT_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define WWLAN_SET_PATTERM_MAT_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define WWLAN_SET_PATTERM_MAT_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define WWLAN_GET_MAGIC_PKT_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 10, 1) +#define WWLAN_SET_MAGIC_PKT_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 10, 1, value) +#define WWLAN_SET_MAGIC_PKT_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 10, 1, value) +#define WWLAN_GET_UNICAST_WAKEUP_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 11, 1) +#define WWLAN_SET_UNICAST_WAKEUP_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 11, 1, value) +#define WWLAN_SET_UNICAST_WAKEUP_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 11, 1, value) +#define WWLAN_GET_ALL_PKT_DROP(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 12, 1) +#define WWLAN_SET_ALL_PKT_DROP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 12, 1, value) +#define WWLAN_SET_ALL_PKT_DROP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 12, 1, value) +#define WWLAN_GET_GPIO_ACTIVE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 13, 1) +#define WWLAN_SET_GPIO_ACTIVE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 13, 1, value) +#define WWLAN_SET_GPIO_ACTIVE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 13, 1, value) +#define WWLAN_GET_REKEY_WAKEUP_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 14, 1) +#define WWLAN_SET_REKEY_WAKEUP_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 14, 1, value) +#define WWLAN_SET_REKEY_WAKEUP_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 14, 1, value) +#define WWLAN_GET_DEAUTH_WAKEUP_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 15, 1) +#define WWLAN_SET_DEAUTH_WAKEUP_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 15, 1, value) +#define WWLAN_SET_DEAUTH_WAKEUP_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 15, 1, value) +#define WWLAN_GET_GPIO_NUM(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 16, 7) +#define WWLAN_SET_GPIO_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 7, value) +#define WWLAN_SET_GPIO_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 7, value) +#define WWLAN_GET_DATAPIN_WAKEUP_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 23, 1) +#define WWLAN_SET_DATAPIN_WAKEUP_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 23, 1, value) +#define WWLAN_SET_DATAPIN_WAKEUP_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 23, 1, value) +#define WWLAN_GET_GPIO_DURATION(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define WWLAN_SET_GPIO_DURATION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define WWLAN_SET_GPIO_DURATION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define WWLAN_GET_GPIO_PLUS_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 0, 1) +#define WWLAN_SET_GPIO_PLUS_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 1, value) +#define WWLAN_SET_GPIO_PLUS_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 1, value) +#define WWLAN_GET_GPIO_PULSE_COUNT(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 1, 7) +#define WWLAN_SET_GPIO_PULSE_COUNT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 1, 7, value) +#define WWLAN_SET_GPIO_PULSE_COUNT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 1, 7, value) +#define WWLAN_GET_DISABLE_UPHY(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 8, 1) +#define WWLAN_SET_DISABLE_UPHY(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 1, value) +#define WWLAN_SET_DISABLE_UPHY_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 1, value) +#define WWLAN_GET_HST2DEV_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 9, 1) +#define WWLAN_SET_HST2DEV_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 9, 1, value) +#define WWLAN_SET_HST2DEV_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 9, 1, value) +#define WWLAN_GET_GPIO_DURATION_MS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X04, 10, 1) +#define WWLAN_SET_GPIO_DURATION_MS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 10, 1, value) +#define WWLAN_SET_GPIO_DURATION_MS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 10, 1, value) +#define REMOTE_WAKE_CTRL_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define REMOTE_WAKE_CTRL_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define REMOTE_WAKE_CTRL_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define REMOTE_WAKE_CTRL_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define REMOTE_WAKE_CTRL_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define REMOTE_WAKE_CTRL_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define REMOTE_WAKE_CTRL_GET_REMOTE_WAKE_CTRL_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define REMOTE_WAKE_CTRL_SET_REMOTE_WAKE_CTRL_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define REMOTE_WAKE_CTRL_SET_REMOTE_WAKE_CTRL_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define REMOTE_WAKE_CTRL_GET_ARP_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 9, 1) +#define REMOTE_WAKE_CTRL_SET_ARP_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 9, 1, value) +#define REMOTE_WAKE_CTRL_SET_ARP_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 9, 1, value) +#define REMOTE_WAKE_CTRL_GET_NDP_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 10, 1) +#define REMOTE_WAKE_CTRL_SET_NDP_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 10, 1, value) +#define REMOTE_WAKE_CTRL_SET_NDP_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 10, 1, value) +#define REMOTE_WAKE_CTRL_GET_GTK_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 11, 1) +#define REMOTE_WAKE_CTRL_SET_GTK_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 11, 1, value) +#define REMOTE_WAKE_CTRL_SET_GTK_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 11, 1, value) +#define REMOTE_WAKE_CTRL_GET_NLO_OFFLOAD_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 12, 1) +#define REMOTE_WAKE_CTRL_SET_NLO_OFFLOAD_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 12, 1, value) +#define REMOTE_WAKE_CTRL_SET_NLO_OFFLOAD_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 12, 1, value) +#define REMOTE_WAKE_CTRL_GET_REAL_WOW_V1_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 13, 1) +#define REMOTE_WAKE_CTRL_SET_REAL_WOW_V1_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 13, 1, value) +#define REMOTE_WAKE_CTRL_SET_REAL_WOW_V1_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 13, 1, value) +#define REMOTE_WAKE_CTRL_GET_REAL_WOW_V2_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 14, 1) +#define REMOTE_WAKE_CTRL_SET_REAL_WOW_V2_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 14, 1, value) +#define REMOTE_WAKE_CTRL_SET_REAL_WOW_V2_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 14, 1, value) +#define REMOTE_WAKE_CTRL_GET_FW_UNICAST(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 15, 1) +#define REMOTE_WAKE_CTRL_SET_FW_UNICAST(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 15, 1, value) +#define REMOTE_WAKE_CTRL_SET_FW_UNICAST_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 15, 1, value) +#define REMOTE_WAKE_CTRL_GET_P2P_OFFLOAD_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 1) +#define REMOTE_WAKE_CTRL_SET_P2P_OFFLOAD_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 1, value) +#define REMOTE_WAKE_CTRL_SET_P2P_OFFLOAD_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 1, value) +#define REMOTE_WAKE_CTRL_GET_RUNTIME_PM_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 17, 1) +#define REMOTE_WAKE_CTRL_SET_RUNTIME_PM_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 17, 1, value) +#define REMOTE_WAKE_CTRL_SET_RUNTIME_PM_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 17, 1, value) +#define REMOTE_WAKE_CTRL_GET_NET_BIOS_DROP_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 18, 1) +#define REMOTE_WAKE_CTRL_SET_NET_BIOS_DROP_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 18, 1, value) +#define REMOTE_WAKE_CTRL_SET_NET_BIOS_DROP_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 18, 1, value) +#define REMOTE_WAKE_CTRL_GET_ARP_ACTION(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 1) +#define REMOTE_WAKE_CTRL_SET_ARP_ACTION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 1, value) +#define REMOTE_WAKE_CTRL_SET_ARP_ACTION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 1, value) +#define REMOTE_WAKE_CTRL_GET_TIM_PARSER_EN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 26, 1) +#define REMOTE_WAKE_CTRL_SET_TIM_PARSER_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 26, 1, value) +#define REMOTE_WAKE_CTRL_SET_TIM_PARSER_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 26, 1, value) +#define REMOTE_WAKE_CTRL_GET_FW_PARSING_UNTIL_WAKEUP(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 28, 1) +#define REMOTE_WAKE_CTRL_SET_FW_PARSING_UNTIL_WAKEUP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 28, 1, value) +#define REMOTE_WAKE_CTRL_SET_FW_PARSING_UNTIL_WAKEUP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 28, 1, value) +#define REMOTE_WAKE_CTRL_GET_FW_PARSING_AFTER_WAKEUP(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 29, 1) +#define REMOTE_WAKE_CTRL_SET_FW_PARSING_AFTER_WAKEUP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 29, 1, value) +#define REMOTE_WAKE_CTRL_SET_FW_PARSING_AFTER_WAKEUP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 29, 1, value) +#define AOAC_GLOBAL_INFO_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define AOAC_GLOBAL_INFO_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_GLOBAL_INFO_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_GLOBAL_INFO_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define AOAC_GLOBAL_INFO_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_GLOBAL_INFO_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_GLOBAL_INFO_GET_PAIR_WISE_ENC_ALG(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define AOAC_GLOBAL_INFO_SET_PAIR_WISE_ENC_ALG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_GLOBAL_INFO_SET_PAIR_WISE_ENC_ALG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_GLOBAL_INFO_GET_GROUP_ENC_ALG(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define AOAC_GLOBAL_INFO_SET_GROUP_ENC_ALG(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_GLOBAL_INFO_SET_GROUP_ENC_ALG_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define AOAC_RSVD_PAGE_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define AOAC_RSVD_PAGE_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE_GET_LOC_REMOTE_CTRL_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define AOAC_RSVD_PAGE_SET_LOC_REMOTE_CTRL_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE_SET_LOC_REMOTE_CTRL_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_ARP_RESPONSE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define AOAC_RSVD_PAGE_SET_LOC_ARP_RESPONSE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE_SET_LOC_ARP_RESPONSE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_NEIGHBOR_ADVERTISEMENT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define AOAC_RSVD_PAGE_SET_LOC_NEIGHBOR_ADVERTISEMENT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define AOAC_RSVD_PAGE_SET_LOC_NEIGHBOR_ADVERTISEMENT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_GTK_RSP(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_RSP(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_RSP_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_GTK_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_GTK_EXT_MEM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 16, 8) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_EXT_MEM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 8, value) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_EXT_MEM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_NDP_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 24, 8) +#define AOAC_RSVD_PAGE_SET_LOC_NDP_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 24, 8, value) +#define AOAC_RSVD_PAGE_SET_LOC_NDP_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 24, 8, value) +#define AOAC_RSVD_PAGE2_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define AOAC_RSVD_PAGE2_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE2_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE2_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define AOAC_RSVD_PAGE2_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE2_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE2_GET_LOC_ROUTER_SOLICATION(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_ROUTER_SOLICATION(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE2_SET_LOC_ROUTER_SOLICATION_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_BUBBLE_PACKET(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_BUBBLE_PACKET(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE2_SET_LOC_BUBBLE_PACKET_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_TEREDO_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_TEREDO_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define AOAC_RSVD_PAGE2_SET_LOC_TEREDO_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_REALWOW_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 0, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_REALWOW_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 0, 8, value) +#define AOAC_RSVD_PAGE2_SET_LOC_REALWOW_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 0, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_KEEP_ALIVE_PKT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 8, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_KEEP_ALIVE_PKT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 8, 8, value) +#define AOAC_RSVD_PAGE2_SET_LOC_KEEP_ALIVE_PKT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 8, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_ACK_PATTERN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 16, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_ACK_PATTERN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 16, 8, value) +#define AOAC_RSVD_PAGE2_SET_LOC_ACK_PATTERN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 16, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_WAKEUP_PATTERN(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X04, 24, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_WAKEUP_PATTERN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X04, 24, 8, value) +#define AOAC_RSVD_PAGE2_SET_LOC_WAKEUP_PATTERN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X04, 24, 8, value) +#define D0_SCAN_OFFLOAD_INFO_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define D0_SCAN_OFFLOAD_INFO_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define D0_SCAN_OFFLOAD_INFO_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define D0_SCAN_OFFLOAD_INFO_GET_CLASS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define D0_SCAN_OFFLOAD_INFO_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define D0_SCAN_OFFLOAD_INFO_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define D0_SCAN_OFFLOAD_INFO_GET_LOC_CHANNEL_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define D0_SCAN_OFFLOAD_INFO_SET_LOC_CHANNEL_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define D0_SCAN_OFFLOAD_INFO_SET_LOC_CHANNEL_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_CMD_ID(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define CHANNEL_SWITCH_OFFLOAD_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define CHANNEL_SWITCH_OFFLOAD_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_CLASS(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define CHANNEL_SWITCH_OFFLOAD_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define CHANNEL_SWITCH_OFFLOAD_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_CHANNEL_NUM(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define CHANNEL_SWITCH_OFFLOAD_SET_CHANNEL_NUM(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_SET_CHANNEL_NUM_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_EN_RFE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define CHANNEL_SWITCH_OFFLOAD_SET_EN_RFE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_SET_EN_RFE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_RFE_TYPE(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 24, 8) +#define CHANNEL_SWITCH_OFFLOAD_SET_RFE_TYPE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 24, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_SET_RFE_TYPE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 24, 8, value) +#define AOAC_RSVD_PAGE3_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define AOAC_RSVD_PAGE3_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE3_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE3_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define AOAC_RSVD_PAGE3_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE3_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE3_GET_LOC_NLO_INFO(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 8, 8) +#define AOAC_RSVD_PAGE3_SET_LOC_NLO_INFO(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE3_SET_LOC_NLO_INFO_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE3_GET_LOC_AOAC_REPORT(h2c_pkt) \ + GET_H2C_FIELD(h2c_pkt + 0X00, 16, 8) +#define AOAC_RSVD_PAGE3_SET_LOC_AOAC_REPORT(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE3_SET_LOC_AOAC_REPORT_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 16, 8, value) +#define DBG_MSG_CTRL_GET_CMD_ID(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 0, 5) +#define DBG_MSG_CTRL_SET_CMD_ID(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 0, 5, value) +#define DBG_MSG_CTRL_SET_CMD_ID_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 0, 5, value) +#define DBG_MSG_CTRL_GET_CLASS(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 5, 3) +#define DBG_MSG_CTRL_SET_CLASS(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 5, 3, value) +#define DBG_MSG_CTRL_SET_CLASS_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 5, 3, value) +#define DBG_MSG_CTRL_GET_FUN_EN(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 8, 1) +#define DBG_MSG_CTRL_SET_FUN_EN(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 8, 1, value) +#define DBG_MSG_CTRL_SET_FUN_EN_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 8, 1, value) +#define DBG_MSG_CTRL_GET_MODE(h2c_pkt) GET_H2C_FIELD(h2c_pkt + 0X00, 12, 4) +#define DBG_MSG_CTRL_SET_MODE(h2c_pkt, value) \ + SET_H2C_FIELD_CLR(h2c_pkt + 0X00, 12, 4, value) +#define DBG_MSG_CTRL_SET_MODE_NO_CLR(h2c_pkt, value) \ + SET_H2C_FIELD_NO_CLR(h2c_pkt + 0X00, 12, 4, value) +#endif diff --git a/hal/halmac/halmac_original_h2c_nic.h b/hal/halmac/halmac_original_h2c_nic.h new file mode 100644 index 0000000..999599f --- /dev/null +++ b/hal/halmac/halmac_original_h2c_nic.h @@ -0,0 +1,1139 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HAL_ORIGINALH2CFORMAT_H2C_C2H_NIC_H_ +#define _HAL_ORIGINALH2CFORMAT_H2C_C2H_NIC_H_ +#define CMD_ID_ORIGINAL_H2C 0X00 +#define CMD_ID_H2C2H_LB 0X0 +#define CMD_ID_D0_SCAN_OFFLOAD_CTRL 0X06 +#define CMD_ID_RSVD_PAGE 0X0 +#define CMD_ID_MEDIA_STATUS_RPT 0X01 +#define CMD_ID_KEEP_ALIVE 0X03 +#define CMD_ID_DISCONNECT_DECISION 0X04 +#define CMD_ID_AP_OFFLOAD 0X08 +#define CMD_ID_BCN_RSVDPAGE 0X09 +#define CMD_ID_PROBE_RSP_RSVDPAGE 0X0A +#define CMD_ID_SINGLE_CHANNELSWITCH 0X1C +#define CMD_ID_SINGLE_CHANNELSWITCH_V2 0X1D +#define CMD_ID_SET_PWR_MODE 0X00 +#define CMD_ID_PS_TUNING_PARA 0X01 +#define CMD_ID_PS_TUNING_PARA_II 0X02 +#define CMD_ID_PS_LPS_PARA 0X03 +#define CMD_ID_P2P_PS_OFFLOAD 0X04 +#define CMD_ID_PS_SCAN_EN 0X05 +#define CMD_ID_SAP_PS 0X06 +#define CMD_ID_INACTIVE_PS 0X07 +#define CMD_ID_MACID_CFG 0X00 +#define CMD_ID_TXBF 0X01 +#define CMD_ID_RSSI_SETTING 0X02 +#define CMD_ID_AP_REQ_TXRPT 0X03 +#define CMD_ID_INIT_RATE_COLLECTION 0X04 +#define CMD_ID_IQK_OFFLOAD 0X05 +#define CMD_ID_MACID_CFG_3SS 0X06 +#define CMD_ID_RA_PARA_ADJUST 0X07 +#define CMD_ID_REQ_TXRPT_ACQ 0X12 +#define CMD_ID_WWLAN 0X00 +#define CMD_ID_REMOTE_WAKE_CTRL 0X01 +#define CMD_ID_AOAC_GLOBAL_INFO 0X02 +#define CMD_ID_AOAC_RSVD_PAGE 0X03 +#define CMD_ID_AOAC_RSVD_PAGE2 0X04 +#define CMD_ID_D0_SCAN_OFFLOAD_INFO 0X05 +#define CMD_ID_CHANNEL_SWITCH_OFFLOAD 0X07 +#define CMD_ID_AOAC_RSVD_PAGE3 0X08 +#define CMD_ID_DBG_MSG_CTRL 0X1E +#define CLASS_ORIGINAL_H2C 0X00 +#define CLASS_H2C2H_LB 0X07 +#define CLASS_D0_SCAN_OFFLOAD_CTRL 0X04 +#define CLASS_RSVD_PAGE 0X0 +#define CLASS_MEDIA_STATUS_RPT 0X0 +#define CLASS_KEEP_ALIVE 0X0 +#define CLASS_DISCONNECT_DECISION 0X0 +#define CLASS_AP_OFFLOAD 0X0 +#define CLASS_BCN_RSVDPAGE 0X0 +#define CLASS_PROBE_RSP_RSVDPAGE 0X0 +#define CLASS_SINGLE_CHANNELSWITCH 0X0 +#define CLASS_SINGLE_CHANNELSWITCH_V2 0X0 +#define CLASS_SET_PWR_MODE 0X01 +#define CLASS_PS_TUNING_PARA 0X01 +#define CLASS_PS_TUNING_PARA_II 0X01 +#define CLASS_PS_LPS_PARA 0X01 +#define CLASS_P2P_PS_OFFLOAD 0X01 +#define CLASS_PS_SCAN_EN 0X1 +#define CLASS_SAP_PS 0X1 +#define CLASS_INACTIVE_PS 0X1 +#define CLASS_MACID_CFG 0X2 +#define CLASS_TXBF 0X2 +#define CLASS_RSSI_SETTING 0X2 +#define CLASS_AP_REQ_TXRPT 0X2 +#define CLASS_INIT_RATE_COLLECTION 0X2 +#define CLASS_IQK_OFFLOAD 0X2 +#define CLASS_MACID_CFG_3SS 0X2 +#define CLASS_RA_PARA_ADJUST 0X02 +#define CLASS_REQ_TXRPT_ACQ 0X02 +#define CLASS_WWLAN 0X4 +#define CLASS_REMOTE_WAKE_CTRL 0X4 +#define CLASS_AOAC_GLOBAL_INFO 0X04 +#define CLASS_AOAC_RSVD_PAGE 0X04 +#define CLASS_AOAC_RSVD_PAGE2 0X04 +#define CLASS_D0_SCAN_OFFLOAD_INFO 0X04 +#define CLASS_CHANNEL_SWITCH_OFFLOAD 0X04 +#define CLASS_AOAC_RSVD_PAGE3 0X04 +#define CLASS_DBG_MSG_CTRL 0X07 +#define ORIGINAL_H2C_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define ORIGINAL_H2C_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define ORIGINAL_H2C_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define ORIGINAL_H2C_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define H2C2H_LB_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define H2C2H_LB_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define H2C2H_LB_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define H2C2H_LB_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define H2C2H_LB_GET_SEQ(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define H2C2H_LB_SET_SEQ(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define H2C2H_LB_GET_PAYLOAD1(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 16) +#define H2C2H_LB_SET_PAYLOAD1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 16, value) +#define H2C2H_LB_GET_PAYLOAD2(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 32) +#define H2C2H_LB_SET_PAYLOAD2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 32, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define D0_SCAN_OFFLOAD_CTRL_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define D0_SCAN_OFFLOAD_CTRL_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_D0_SCAN_FUN_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_D0_SCAN_FUN_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_RTD3FUN_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_RTD3FUN_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_U3_SCAN_FUN_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 10, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_U3_SCAN_FUN_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 10, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_NLO_FUN_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 11, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_NLO_FUN_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 11, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_IPS_DEPENDENT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 12, 1) +#define D0_SCAN_OFFLOAD_CTRL_SET_IPS_DEPENDENT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 12, 1, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_LOC_PROBE_PACKET(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 17) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_PROBE_PACKET(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 17, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_LOC_SCAN_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_SCAN_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define D0_SCAN_OFFLOAD_CTRL_GET_LOC_SSID_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define D0_SCAN_OFFLOAD_CTRL_SET_LOC_SSID_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define RSVD_PAGE_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define RSVD_PAGE_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define RSVD_PAGE_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define RSVD_PAGE_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define RSVD_PAGE_GET_LOC_PROBE_RSP(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define RSVD_PAGE_SET_LOC_PROBE_RSP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define RSVD_PAGE_GET_LOC_PS_POLL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define RSVD_PAGE_SET_LOC_PS_POLL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define RSVD_PAGE_GET_LOC_NULL_DATA(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define RSVD_PAGE_SET_LOC_NULL_DATA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define RSVD_PAGE_GET_LOC_QOS_NULL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define RSVD_PAGE_SET_LOC_QOS_NULL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define RSVD_PAGE_GET_LOC_BT_QOS_NULL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define RSVD_PAGE_SET_LOC_BT_QOS_NULL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define RSVD_PAGE_GET_LOC_CTS2SELF(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 8) +#define RSVD_PAGE_SET_LOC_CTS2SELF(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 8, value) +#define RSVD_PAGE_GET_LOC_LTECOEX_QOSNULL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 24, 8) +#define RSVD_PAGE_SET_LOC_LTECOEX_QOSNULL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 24, 8, value) +#define MEDIA_STATUS_RPT_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define MEDIA_STATUS_RPT_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define MEDIA_STATUS_RPT_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define MEDIA_STATUS_RPT_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define MEDIA_STATUS_RPT_GET_OP_MODE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define MEDIA_STATUS_RPT_SET_OP_MODE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define MEDIA_STATUS_RPT_GET_MACID_IN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define MEDIA_STATUS_RPT_SET_MACID_IN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define MEDIA_STATUS_RPT_GET_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define MEDIA_STATUS_RPT_SET_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define MEDIA_STATUS_RPT_GET_MACID_END(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define MEDIA_STATUS_RPT_SET_MACID_END(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define KEEP_ALIVE_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define KEEP_ALIVE_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define KEEP_ALIVE_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define KEEP_ALIVE_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define KEEP_ALIVE_GET_ENABLE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define KEEP_ALIVE_SET_ENABLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define KEEP_ALIVE_GET_ADOPT_USER_SETTING(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define KEEP_ALIVE_SET_ADOPT_USER_SETTING(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define KEEP_ALIVE_GET_PKT_TYPE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 10, 1) +#define KEEP_ALIVE_SET_PKT_TYPE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 10, 1, value) +#define KEEP_ALIVE_GET_KEEP_ALIVE_CHECK_PERIOD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define KEEP_ALIVE_SET_KEEP_ALIVE_CHECK_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define DISCONNECT_DECISION_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define DISCONNECT_DECISION_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define DISCONNECT_DECISION_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define DISCONNECT_DECISION_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define DISCONNECT_DECISION_GET_ENABLE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define DISCONNECT_DECISION_SET_ENABLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define DISCONNECT_DECISION_GET_ADOPT_USER_SETTING(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define DISCONNECT_DECISION_SET_ADOPT_USER_SETTING(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define DISCONNECT_DECISION_GET_TRY_OK_BCN_FAIL_COUNT_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 10, 1) +#define DISCONNECT_DECISION_SET_TRY_OK_BCN_FAIL_COUNT_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 10, 1, value) +#define DISCONNECT_DECISION_GET_DISCONNECT_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 11, 1) +#define DISCONNECT_DECISION_SET_DISCONNECT_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 11, 1, value) +#define DISCONNECT_DECISION_GET_DISCON_DECISION_CHECK_PERIOD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define DISCONNECT_DECISION_SET_DISCON_DECISION_CHECK_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define DISCONNECT_DECISION_GET_TRY_PKT_NUM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define DISCONNECT_DECISION_SET_TRY_PKT_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define DISCONNECT_DECISION_GET_TRY_OK_BCN_FAIL_COUNT_LIMIT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define DISCONNECT_DECISION_SET_TRY_OK_BCN_FAIL_COUNT_LIMIT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define AP_OFFLOAD_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define AP_OFFLOAD_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define AP_OFFLOAD_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define AP_OFFLOAD_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define AP_OFFLOAD_GET_ON(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define AP_OFFLOAD_SET_ON(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define AP_OFFLOAD_GET_CFG_MIFI_PLATFORM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define AP_OFFLOAD_SET_CFG_MIFI_PLATFORM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define AP_OFFLOAD_GET_LINKED(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 10, 1) +#define AP_OFFLOAD_SET_LINKED(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 10, 1, value) +#define AP_OFFLOAD_GET_EN_AUTO_WAKE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 11, 1) +#define AP_OFFLOAD_SET_EN_AUTO_WAKE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 11, 1, value) +#define AP_OFFLOAD_GET_WAKE_FLAG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 12, 1) +#define AP_OFFLOAD_SET_WAKE_FLAG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 12, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_ROOT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 1) +#define AP_OFFLOAD_SET_HIDDEN_ROOT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_VAP1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 17, 1) +#define AP_OFFLOAD_SET_HIDDEN_VAP1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 17, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_VAP2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 18, 1) +#define AP_OFFLOAD_SET_HIDDEN_VAP2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 18, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_VAP3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 19, 1) +#define AP_OFFLOAD_SET_HIDDEN_VAP3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 19, 1, value) +#define AP_OFFLOAD_GET_HIDDEN_VAP4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 20, 1) +#define AP_OFFLOAD_SET_HIDDEN_VAP4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 20, 1, value) +#define AP_OFFLOAD_GET_DENYANY_ROOT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 1) +#define AP_OFFLOAD_SET_DENYANY_ROOT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 1, value) +#define AP_OFFLOAD_GET_DENYANY_VAP1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 25, 1) +#define AP_OFFLOAD_SET_DENYANY_VAP1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 25, 1, value) +#define AP_OFFLOAD_GET_DENYANY_VAP2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 26, 1) +#define AP_OFFLOAD_SET_DENYANY_VAP2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 26, 1, value) +#define AP_OFFLOAD_GET_DENYANY_VAP3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 27, 1) +#define AP_OFFLOAD_SET_DENYANY_VAP3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 27, 1, value) +#define AP_OFFLOAD_GET_DENYANY_VAP4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 28, 1) +#define AP_OFFLOAD_SET_DENYANY_VAP4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 28, 1, value) +#define AP_OFFLOAD_GET_WAIT_TBTT_CNT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define AP_OFFLOAD_SET_WAIT_TBTT_CNT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define AP_OFFLOAD_GET_WAKE_TIMEOUT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define AP_OFFLOAD_SET_WAKE_TIMEOUT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define AP_OFFLOAD_GET_LEN_IV_PAIR(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 8) +#define AP_OFFLOAD_SET_LEN_IV_PAIR(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 8, value) +#define AP_OFFLOAD_GET_LEN_IV_GRP(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 24, 8) +#define AP_OFFLOAD_SET_LEN_IV_GRP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 24, 8, value) +#define BCN_RSVDPAGE_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define BCN_RSVDPAGE_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define BCN_RSVDPAGE_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define BCN_RSVDPAGE_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define BCN_RSVDPAGE_GET_LOC_ROOT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define BCN_RSVDPAGE_SET_LOC_ROOT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define BCN_RSVDPAGE_GET_LOC_VAP1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define BCN_RSVDPAGE_SET_LOC_VAP1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define BCN_RSVDPAGE_GET_LOC_VAP2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define BCN_RSVDPAGE_SET_LOC_VAP2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define BCN_RSVDPAGE_GET_LOC_VAP3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define BCN_RSVDPAGE_SET_LOC_VAP3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define BCN_RSVDPAGE_GET_LOC_VAP4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define BCN_RSVDPAGE_SET_LOC_VAP4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define PROBE_RSP_RSVDPAGE_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define PROBE_RSP_RSVDPAGE_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define PROBE_RSP_RSVDPAGE_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_ROOT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_ROOT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_VAP1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_VAP2(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP2(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_VAP3(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP3(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define PROBE_RSP_RSVDPAGE_GET_LOC_VAP4(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define PROBE_RSP_RSVDPAGE_SET_LOC_VAP4(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define SINGLE_CHANNELSWITCH_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define SINGLE_CHANNELSWITCH_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define SINGLE_CHANNELSWITCH_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define SINGLE_CHANNELSWITCH_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define SINGLE_CHANNELSWITCH_GET_CHANNEL_NUM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define SINGLE_CHANNELSWITCH_SET_CHANNEL_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define SINGLE_CHANNELSWITCH_GET_BW(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 2) +#define SINGLE_CHANNELSWITCH_SET_BW(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 2, value) +#define SINGLE_CHANNELSWITCH_GET_BW40SC(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 18, 3) +#define SINGLE_CHANNELSWITCH_SET_BW40SC(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 18, 3, value) +#define SINGLE_CHANNELSWITCH_GET_BW80SC(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 21, 3) +#define SINGLE_CHANNELSWITCH_SET_BW80SC(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 21, 3, value) +#define SINGLE_CHANNELSWITCH_GET_RFE_TYPE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 4) +#define SINGLE_CHANNELSWITCH_SET_RFE_TYPE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 4, value) +#define SINGLE_CHANNELSWITCH_V2_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define SINGLE_CHANNELSWITCH_V2_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define SINGLE_CHANNELSWITCH_V2_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define SINGLE_CHANNELSWITCH_V2_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define SINGLE_CHANNELSWITCH_V2_GET_CENTRAL_CH(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define SINGLE_CHANNELSWITCH_V2_SET_CENTRAL_CH(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define SINGLE_CHANNELSWITCH_V2_GET_PRIMARY_CH_IDX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 4) +#define SINGLE_CHANNELSWITCH_V2_SET_PRIMARY_CH_IDX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 4, value) +#define SINGLE_CHANNELSWITCH_V2_GET_BW(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 20, 4) +#define SINGLE_CHANNELSWITCH_V2_SET_BW(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 20, 4, value) +#define SET_PWR_MODE_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define SET_PWR_MODE_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define SET_PWR_MODE_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define SET_PWR_MODE_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define SET_PWR_MODE_GET_MODE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 7) +#define SET_PWR_MODE_SET_MODE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 7, value) +#define SET_PWR_MODE_GET_CLK_REQUEST(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 15, 1) +#define SET_PWR_MODE_SET_CLK_REQUEST(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 15, 1, value) +#define SET_PWR_MODE_GET_RLBM(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 4) +#define SET_PWR_MODE_SET_RLBM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 4, value) +#define SET_PWR_MODE_GET_SMART_PS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 20, 4) +#define SET_PWR_MODE_SET_SMART_PS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 20, 4, value) +#define SET_PWR_MODE_GET_AWAKE_INTERVAL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define SET_PWR_MODE_SET_AWAKE_INTERVAL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define SET_PWR_MODE_GET_B_ALL_QUEUE_UAPSD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 1) +#define SET_PWR_MODE_SET_B_ALL_QUEUE_UAPSD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 1, value) +#define SET_PWR_MODE_GET_BCN_EARLY_RPT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 2, 1) +#define SET_PWR_MODE_SET_BCN_EARLY_RPT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 2, 1, value) +#define SET_PWR_MODE_GET_PORT_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 5, 3) +#define SET_PWR_MODE_SET_PORT_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 5, 3, value) +#define SET_PWR_MODE_GET_PWR_STATE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define SET_PWR_MODE_SET_PWR_STATE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define SET_PWR_MODE_GET_RSVD_NOUSED(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 8) +#define SET_PWR_MODE_SET_RSVD_NOUSED(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 8, value) +#define SET_PWR_MODE_GET_BCN_RECEIVING_TIME(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 24, 5) +#define SET_PWR_MODE_SET_BCN_RECEIVING_TIME(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 24, 5, value) +#define SET_PWR_MODE_GET_BCN_LISTEN_INTERVAL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 29, 2) +#define SET_PWR_MODE_SET_BCN_LISTEN_INTERVAL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 29, 2, value) +#define SET_PWR_MODE_GET_ADOPT_BCN_RECEIVING_TIME(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 31, 1) +#define SET_PWR_MODE_SET_ADOPT_BCN_RECEIVING_TIME(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 31, 1, value) +#define PS_TUNING_PARA_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define PS_TUNING_PARA_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define PS_TUNING_PARA_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define PS_TUNING_PARA_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define PS_TUNING_PARA_GET_BCN_TO_LIMIT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 7) +#define PS_TUNING_PARA_SET_BCN_TO_LIMIT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 7, value) +#define PS_TUNING_PARA_GET_DTIM_TIME_OUT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 15, 1) +#define PS_TUNING_PARA_SET_DTIM_TIME_OUT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 15, 1, value) +#define PS_TUNING_PARA_GET_PS_TIME_OUT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 4) +#define PS_TUNING_PARA_SET_PS_TIME_OUT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 4, value) +#define PS_TUNING_PARA_GET_ADOPT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define PS_TUNING_PARA_SET_ADOPT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define PS_TUNING_PARA_II_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define PS_TUNING_PARA_II_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define PS_TUNING_PARA_II_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define PS_TUNING_PARA_II_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define PS_TUNING_PARA_II_GET_BCN_TO_PERIOD(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 7) +#define PS_TUNING_PARA_II_SET_BCN_TO_PERIOD(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 7, value) +#define PS_TUNING_PARA_II_GET_ADOPT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 15, 1) +#define PS_TUNING_PARA_II_SET_ADOPT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 15, 1, value) +#define PS_TUNING_PARA_II_GET_DRV_EARLY_IVL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define PS_TUNING_PARA_II_SET_DRV_EARLY_IVL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define PS_LPS_PARA_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define PS_LPS_PARA_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define PS_LPS_PARA_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define PS_LPS_PARA_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define PS_LPS_PARA_GET_LPS_CONTROL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define PS_LPS_PARA_SET_LPS_CONTROL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define P2P_PS_OFFLOAD_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define P2P_PS_OFFLOAD_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define P2P_PS_OFFLOAD_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define P2P_PS_OFFLOAD_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define P2P_PS_OFFLOAD_GET_OFFLOAD_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define P2P_PS_OFFLOAD_SET_OFFLOAD_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define P2P_PS_OFFLOAD_GET_ROLE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define P2P_PS_OFFLOAD_SET_ROLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define P2P_PS_OFFLOAD_GET_CTWINDOW_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 10, 1) +#define P2P_PS_OFFLOAD_SET_CTWINDOW_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 10, 1, value) +#define P2P_PS_OFFLOAD_GET_NOA0_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 11, 1) +#define P2P_PS_OFFLOAD_SET_NOA0_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 11, 1, value) +#define P2P_PS_OFFLOAD_GET_NOA1_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 12, 1) +#define P2P_PS_OFFLOAD_SET_NOA1_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 12, 1, value) +#define P2P_PS_OFFLOAD_GET_ALL_STA_SLEEP(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 13, 1) +#define P2P_PS_OFFLOAD_SET_ALL_STA_SLEEP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 13, 1, value) +#define P2P_PS_OFFLOAD_GET_DISCOVERY(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 14, 1) +#define P2P_PS_OFFLOAD_SET_DISCOVERY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 14, 1, value) +#define PS_SCAN_EN_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define PS_SCAN_EN_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define PS_SCAN_EN_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define PS_SCAN_EN_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define PS_SCAN_EN_GET_ENABLE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define PS_SCAN_EN_SET_ENABLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define SAP_PS_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define SAP_PS_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define SAP_PS_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define SAP_PS_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define SAP_PS_GET_ENABLE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define SAP_PS_SET_ENABLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define SAP_PS_GET_EN_PS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define SAP_PS_SET_EN_PS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define SAP_PS_GET_EN_LP_RX(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 10, 1) +#define SAP_PS_SET_EN_LP_RX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 10, 1, value) +#define SAP_PS_GET_MANUAL_32K(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 11, 1) +#define SAP_PS_SET_MANUAL_32K(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 11, 1, value) +#define SAP_PS_GET_DURATION(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define SAP_PS_SET_DURATION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define INACTIVE_PS_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define INACTIVE_PS_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define INACTIVE_PS_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define INACTIVE_PS_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define INACTIVE_PS_GET_ENABLE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define INACTIVE_PS_SET_ENABLE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define INACTIVE_PS_GET_IGNORE_PS_CONDITION(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define INACTIVE_PS_SET_IGNORE_PS_CONDITION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define INACTIVE_PS_GET_FREQUENCY(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define INACTIVE_PS_SET_FREQUENCY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define INACTIVE_PS_GET_DURATION(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define INACTIVE_PS_SET_DURATION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define MACID_CFG_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define MACID_CFG_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define MACID_CFG_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define MACID_CFG_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define MACID_CFG_GET_MAC_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define MACID_CFG_SET_MAC_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define MACID_CFG_GET_RATE_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 5) +#define MACID_CFG_SET_RATE_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 5, value) +#define MACID_CFG_GET_INIT_RATE_LV(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 21, 2) +#define MACID_CFG_SET_INIT_RATE_LV(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 21, 2, value) +#define MACID_CFG_GET_SGI(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 23, 1) +#define MACID_CFG_SET_SGI(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 23, 1, value) +#define MACID_CFG_GET_BW(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 2) +#define MACID_CFG_SET_BW(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 2, value) +#define MACID_CFG_GET_LDPC_CAP(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 26, 1) +#define MACID_CFG_SET_LDPC_CAP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 26, 1, value) +#define MACID_CFG_GET_NO_UPDATE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 27, 1) +#define MACID_CFG_SET_NO_UPDATE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 27, 1, value) +#define MACID_CFG_GET_WHT_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 28, 2) +#define MACID_CFG_SET_WHT_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 28, 2, value) +#define MACID_CFG_GET_DISPT(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 30, 1) +#define MACID_CFG_SET_DISPT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 30, 1, value) +#define MACID_CFG_GET_DISRA(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 31, 1) +#define MACID_CFG_SET_DISRA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 31, 1, value) +#define MACID_CFG_GET_RATE_MASK7_0(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define MACID_CFG_SET_RATE_MASK7_0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define MACID_CFG_GET_RATE_MASK15_8(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define MACID_CFG_SET_RATE_MASK15_8(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define MACID_CFG_GET_RATE_MASK23_16(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 8) +#define MACID_CFG_SET_RATE_MASK23_16(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 8, value) +#define MACID_CFG_GET_RATE_MASK31_24(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 24, 8) +#define MACID_CFG_SET_RATE_MASK31_24(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 24, 8, value) +#define TXBF_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define TXBF_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define TXBF_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define TXBF_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define TXBF_GET_NDPA0_HEAD_PAGE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define TXBF_SET_NDPA0_HEAD_PAGE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define TXBF_GET_NDPA1_HEAD_PAGE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define TXBF_SET_NDPA1_HEAD_PAGE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define TXBF_GET_PERIOD_0(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define TXBF_SET_PERIOD_0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define RSSI_SETTING_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define RSSI_SETTING_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define RSSI_SETTING_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define RSSI_SETTING_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define RSSI_SETTING_GET_MAC_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define RSSI_SETTING_SET_MAC_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define RSSI_SETTING_GET_RSSI(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 7) +#define RSSI_SETTING_SET_RSSI(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 7, value) +#define RSSI_SETTING_GET_RA_INFO(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define RSSI_SETTING_SET_RA_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define AP_REQ_TXRPT_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define AP_REQ_TXRPT_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define AP_REQ_TXRPT_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define AP_REQ_TXRPT_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define AP_REQ_TXRPT_GET_STA1_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define AP_REQ_TXRPT_SET_STA1_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define AP_REQ_TXRPT_GET_STA2_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define AP_REQ_TXRPT_SET_STA2_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define AP_REQ_TXRPT_GET_RTY_OK_TOTAL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 1) +#define AP_REQ_TXRPT_SET_RTY_OK_TOTAL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 1, value) +#define AP_REQ_TXRPT_GET_RTY_CNT_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 25, 1) +#define AP_REQ_TXRPT_SET_RTY_CNT_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 25, 1, value) +#define INIT_RATE_COLLECTION_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define INIT_RATE_COLLECTION_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define INIT_RATE_COLLECTION_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define INIT_RATE_COLLECTION_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define INIT_RATE_COLLECTION_GET_STA1_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define INIT_RATE_COLLECTION_SET_STA1_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define INIT_RATE_COLLECTION_GET_STA2_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define INIT_RATE_COLLECTION_SET_STA2_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define INIT_RATE_COLLECTION_GET_STA3_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define INIT_RATE_COLLECTION_SET_STA3_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define INIT_RATE_COLLECTION_GET_STA4_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define INIT_RATE_COLLECTION_SET_STA4_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define INIT_RATE_COLLECTION_GET_STA5_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define INIT_RATE_COLLECTION_SET_STA5_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define INIT_RATE_COLLECTION_GET_STA6_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 8) +#define INIT_RATE_COLLECTION_SET_STA6_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 8, value) +#define INIT_RATE_COLLECTION_GET_STA7_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 24, 8) +#define INIT_RATE_COLLECTION_SET_STA7_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 24, 8, value) +#define IQK_OFFLOAD_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define IQK_OFFLOAD_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define IQK_OFFLOAD_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define IQK_OFFLOAD_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define IQK_OFFLOAD_GET_CHANNEL(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define IQK_OFFLOAD_SET_CHANNEL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define IQK_OFFLOAD_GET_BWBAND(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define IQK_OFFLOAD_SET_BWBAND(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define IQK_OFFLOAD_GET_EXTPALNA(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define IQK_OFFLOAD_SET_EXTPALNA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define MACID_CFG_3SS_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define MACID_CFG_3SS_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define MACID_CFG_3SS_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define MACID_CFG_3SS_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define MACID_CFG_3SS_GET_MACID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define MACID_CFG_3SS_SET_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define MACID_CFG_3SS_GET_RATE_MASK_39_32(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define MACID_CFG_3SS_SET_RATE_MASK_39_32(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define MACID_CFG_3SS_GET_RATE_MASK_47_40(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define MACID_CFG_3SS_SET_RATE_MASK_47_40(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define RA_PARA_ADJUST_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define RA_PARA_ADJUST_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define RA_PARA_ADJUST_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define RA_PARA_ADJUST_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define RA_PARA_ADJUST_GET_MAC_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define RA_PARA_ADJUST_SET_MAC_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define RA_PARA_ADJUST_GET_PARAMETER_INDEX(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define RA_PARA_ADJUST_SET_PARAMETER_INDEX(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define RA_PARA_ADJUST_GET_RATE_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define RA_PARA_ADJUST_SET_RATE_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define RA_PARA_ADJUST_GET_VALUE_BYTE0(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define RA_PARA_ADJUST_SET_VALUE_BYTE0(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define RA_PARA_ADJUST_GET_VALUE_BYTE1(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define RA_PARA_ADJUST_SET_VALUE_BYTE1(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define RA_PARA_ADJUST_GET_ASK_FW_FOR_FW_PARA(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 8) +#define RA_PARA_ADJUST_SET_ASK_FW_FOR_FW_PARA(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 8, value) +#define REQ_TXRPT_ACQ_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define REQ_TXRPT_ACQ_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define REQ_TXRPT_ACQ_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define REQ_TXRPT_ACQ_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define REQ_TXRPT_ACQ_GET_STA1_MACID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define REQ_TXRPT_ACQ_SET_STA1_MACID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define REQ_TXRPT_ACQ_GET_PASS_DROP_SEL(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define REQ_TXRPT_ACQ_SET_PASS_DROP_SEL(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define WWLAN_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define WWLAN_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define WWLAN_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define WWLAN_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define WWLAN_GET_FUNC_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define WWLAN_SET_FUNC_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define WWLAN_GET_PATTERM_MAT_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define WWLAN_SET_PATTERM_MAT_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define WWLAN_GET_MAGIC_PKT_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 10, 1) +#define WWLAN_SET_MAGIC_PKT_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 10, 1, value) +#define WWLAN_GET_UNICAST_WAKEUP_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 11, 1) +#define WWLAN_SET_UNICAST_WAKEUP_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 11, 1, value) +#define WWLAN_GET_ALL_PKT_DROP(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 12, 1) +#define WWLAN_SET_ALL_PKT_DROP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 12, 1, value) +#define WWLAN_GET_GPIO_ACTIVE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 13, 1) +#define WWLAN_SET_GPIO_ACTIVE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 13, 1, value) +#define WWLAN_GET_REKEY_WAKEUP_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 14, 1) +#define WWLAN_SET_REKEY_WAKEUP_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 14, 1, value) +#define WWLAN_GET_DEAUTH_WAKEUP_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 15, 1) +#define WWLAN_SET_DEAUTH_WAKEUP_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 15, 1, value) +#define WWLAN_GET_GPIO_NUM(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 7) +#define WWLAN_SET_GPIO_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 7, value) +#define WWLAN_GET_DATAPIN_WAKEUP_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 23, 1) +#define WWLAN_SET_DATAPIN_WAKEUP_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 23, 1, value) +#define WWLAN_GET_GPIO_DURATION(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define WWLAN_SET_GPIO_DURATION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define WWLAN_GET_GPIO_PLUS_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 1) +#define WWLAN_SET_GPIO_PLUS_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 1, value) +#define WWLAN_GET_GPIO_PULSE_COUNT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 1, 7) +#define WWLAN_SET_GPIO_PULSE_COUNT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 1, 7, value) +#define WWLAN_GET_DISABLE_UPHY(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 1) +#define WWLAN_SET_DISABLE_UPHY(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 1, value) +#define WWLAN_GET_HST2DEV_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 9, 1) +#define WWLAN_SET_HST2DEV_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 9, 1, value) +#define WWLAN_GET_GPIO_DURATION_MS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 10, 1) +#define WWLAN_SET_GPIO_DURATION_MS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 10, 1, value) +#define REMOTE_WAKE_CTRL_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define REMOTE_WAKE_CTRL_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define REMOTE_WAKE_CTRL_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define REMOTE_WAKE_CTRL_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define REMOTE_WAKE_CTRL_GET_REMOTE_WAKE_CTRL_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define REMOTE_WAKE_CTRL_SET_REMOTE_WAKE_CTRL_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define REMOTE_WAKE_CTRL_GET_ARP_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 9, 1) +#define REMOTE_WAKE_CTRL_SET_ARP_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 9, 1, value) +#define REMOTE_WAKE_CTRL_GET_NDP_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 10, 1) +#define REMOTE_WAKE_CTRL_SET_NDP_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 10, 1, value) +#define REMOTE_WAKE_CTRL_GET_GTK_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 11, 1) +#define REMOTE_WAKE_CTRL_SET_GTK_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 11, 1, value) +#define REMOTE_WAKE_CTRL_GET_NLO_OFFLOAD_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 12, 1) +#define REMOTE_WAKE_CTRL_SET_NLO_OFFLOAD_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 12, 1, value) +#define REMOTE_WAKE_CTRL_GET_REAL_WOW_V1_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 13, 1) +#define REMOTE_WAKE_CTRL_SET_REAL_WOW_V1_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 13, 1, value) +#define REMOTE_WAKE_CTRL_GET_REAL_WOW_V2_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 14, 1) +#define REMOTE_WAKE_CTRL_SET_REAL_WOW_V2_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 14, 1, value) +#define REMOTE_WAKE_CTRL_GET_FW_UNICAST(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 15, 1) +#define REMOTE_WAKE_CTRL_SET_FW_UNICAST(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 15, 1, value) +#define REMOTE_WAKE_CTRL_GET_P2P_OFFLOAD_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 1) +#define REMOTE_WAKE_CTRL_SET_P2P_OFFLOAD_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 1, value) +#define REMOTE_WAKE_CTRL_GET_RUNTIME_PM_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 17, 1) +#define REMOTE_WAKE_CTRL_SET_RUNTIME_PM_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 17, 1, value) +#define REMOTE_WAKE_CTRL_GET_NET_BIOS_DROP_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 18, 1) +#define REMOTE_WAKE_CTRL_SET_NET_BIOS_DROP_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 18, 1, value) +#define REMOTE_WAKE_CTRL_GET_ARP_ACTION(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 1) +#define REMOTE_WAKE_CTRL_SET_ARP_ACTION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 1, value) +#define REMOTE_WAKE_CTRL_GET_TIM_PARSER_EN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 26, 1) +#define REMOTE_WAKE_CTRL_SET_TIM_PARSER_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 26, 1, value) +#define REMOTE_WAKE_CTRL_GET_FW_PARSING_UNTIL_WAKEUP(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 28, 1) +#define REMOTE_WAKE_CTRL_SET_FW_PARSING_UNTIL_WAKEUP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 28, 1, value) +#define REMOTE_WAKE_CTRL_GET_FW_PARSING_AFTER_WAKEUP(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 29, 1) +#define REMOTE_WAKE_CTRL_SET_FW_PARSING_AFTER_WAKEUP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 29, 1, value) +#define AOAC_GLOBAL_INFO_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define AOAC_GLOBAL_INFO_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_GLOBAL_INFO_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define AOAC_GLOBAL_INFO_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_GLOBAL_INFO_GET_PAIR_WISE_ENC_ALG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define AOAC_GLOBAL_INFO_SET_PAIR_WISE_ENC_ALG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_GLOBAL_INFO_GET_GROUP_ENC_ALG(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define AOAC_GLOBAL_INFO_SET_GROUP_ENC_ALG(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define AOAC_RSVD_PAGE_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define AOAC_RSVD_PAGE_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE_GET_LOC_REMOTE_CTRL_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define AOAC_RSVD_PAGE_SET_LOC_REMOTE_CTRL_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_ARP_RESPONSE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define AOAC_RSVD_PAGE_SET_LOC_ARP_RESPONSE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_NEIGHBOR_ADVERTISEMENT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define AOAC_RSVD_PAGE_SET_LOC_NEIGHBOR_ADVERTISEMENT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_GTK_RSP(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_RSP(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_GTK_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_GTK_EXT_MEM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 8) +#define AOAC_RSVD_PAGE_SET_LOC_GTK_EXT_MEM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 8, value) +#define AOAC_RSVD_PAGE_GET_LOC_NDP_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 24, 8) +#define AOAC_RSVD_PAGE_SET_LOC_NDP_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 24, 8, value) +#define AOAC_RSVD_PAGE2_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define AOAC_RSVD_PAGE2_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE2_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define AOAC_RSVD_PAGE2_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE2_GET_LOC_ROUTER_SOLICATION(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_ROUTER_SOLICATION(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_BUBBLE_PACKET(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_BUBBLE_PACKET(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_TEREDO_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_TEREDO_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_REALWOW_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 0, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_REALWOW_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 0, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_KEEP_ALIVE_PKT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 8, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_KEEP_ALIVE_PKT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 8, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_ACK_PATTERN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 16, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_ACK_PATTERN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 16, 8, value) +#define AOAC_RSVD_PAGE2_GET_LOC_WAKEUP_PATTERN(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X04, 24, 8) +#define AOAC_RSVD_PAGE2_SET_LOC_WAKEUP_PATTERN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 24, 8, value) +#define D0_SCAN_OFFLOAD_INFO_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define D0_SCAN_OFFLOAD_INFO_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define D0_SCAN_OFFLOAD_INFO_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define D0_SCAN_OFFLOAD_INFO_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define D0_SCAN_OFFLOAD_INFO_GET_LOC_CHANNEL_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define D0_SCAN_OFFLOAD_INFO_SET_LOC_CHANNEL_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define CHANNEL_SWITCH_OFFLOAD_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define CHANNEL_SWITCH_OFFLOAD_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_CHANNEL_NUM(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define CHANNEL_SWITCH_OFFLOAD_SET_CHANNEL_NUM(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_EN_RFE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define CHANNEL_SWITCH_OFFLOAD_SET_EN_RFE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define CHANNEL_SWITCH_OFFLOAD_GET_RFE_TYPE(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 24, 8) +#define CHANNEL_SWITCH_OFFLOAD_SET_RFE_TYPE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 24, 8, value) +#define AOAC_RSVD_PAGE3_GET_CMD_ID(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define AOAC_RSVD_PAGE3_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define AOAC_RSVD_PAGE3_GET_CLASS(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define AOAC_RSVD_PAGE3_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define AOAC_RSVD_PAGE3_GET_LOC_NLO_INFO(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 8) +#define AOAC_RSVD_PAGE3_SET_LOC_NLO_INFO(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 8, value) +#define AOAC_RSVD_PAGE3_GET_LOC_AOAC_REPORT(h2c_pkt) \ + LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 16, 8) +#define AOAC_RSVD_PAGE3_SET_LOC_AOAC_REPORT(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 16, 8, value) +#define DBG_MSG_CTRL_GET_CMD_ID(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 0, 5) +#define DBG_MSG_CTRL_SET_CMD_ID(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 0, 5, value) +#define DBG_MSG_CTRL_GET_CLASS(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 5, 3) +#define DBG_MSG_CTRL_SET_CLASS(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 5, 3, value) +#define DBG_MSG_CTRL_GET_FUN_EN(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 8, 1) +#define DBG_MSG_CTRL_SET_FUN_EN(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 8, 1, value) +#define DBG_MSG_CTRL_GET_MODE(h2c_pkt) LE_BITS_TO_4BYTE(h2c_pkt + 0X00, 12, 4) +#define DBG_MSG_CTRL_SET_MODE(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X00, 12, 4, value) +#endif diff --git a/hal/halmac/halmac_pcie_reg.h b/hal/halmac/halmac_pcie_reg.h new file mode 100644 index 0000000..1dda7db --- /dev/null +++ b/hal/halmac/halmac_pcie_reg.h @@ -0,0 +1,60 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __HALMAC_PCIE_REG_H__ +#define __HALMAC_PCIE_REG_H__ + +/* PCIE PHY register */ +#define RAC_CTRL_PPR 0x00 +#define RAC_SET_PPR 0x20 +#define RAC_TRG_PPR 0x21 +#define RAC_CTRL_PPR_V1 0x30 +#define RAC_SET_PPR_V1 0x31 + +/* PCIE CFG register */ +#define PCIE_L1SS_CTRL 0x718 +#define PCIE_L1_CTRL 0x719 +#define PCIE_ASPM_CTRL 0x70F +#define PCIE_CLK_CTRL 0x725 +#define PCIE_L1SS_CAP 0x160 +#define PCIE_L1SS_SUP 0x164 +#define PCIE_L1SS_STS 0x168 + +/* PCIE CFG bit */ +#define PCIE_BIT_WAKE BIT(2) +#define PCIE_BIT_L1 BIT(3) +#define PCIE_BIT_CLK BIT(4) +#define PCIE_BIT_L0S BIT(7) +#define PCIE_BIT_L1SS BIT(5) +#define PCIE_BIT_L1SSSUP BIT(4) + +/* PCIE ASPM mask*/ +#define SHFT_L1DLY 3 +#define SHFT_L0SDLY 0 +#define PCIE_ASPMDLY_MASK 0x07 +#define PCIE_L1SS_MASK 0x0F + +/* PCIE Capability */ +#define PCIE_L1SS_ID 0x001E + +/* PCIE MAC register */ +#define LINK_CTRL2_REG_OFFSET 0xA0 +#define GEN2_CTRL_OFFSET 0x80C +#define LINK_STATUS_REG_OFFSET 0x82 + +#define PCIE_GEN1_SPEED 0x01 +#define PCIE_GEN2_SPEED 0x02 + +#endif/* __HALMAC_PCIE_REG_H__ */ diff --git a/hal/halmac/halmac_pwr_seq_cmd.h b/hal/halmac/halmac_pwr_seq_cmd.h new file mode 100644 index 0000000..c71d110 --- /dev/null +++ b/hal/halmac/halmac_pwr_seq_cmd.h @@ -0,0 +1,98 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef HALMAC_POWER_SEQUENCE_CMD +#define HALMAC_POWER_SEQUENCE_CMD + +#include "halmac_2_platform.h" + +#define HALMAC_PWR_POLLING_CNT 20000 + +/* The value of cmd : 4 bits */ + +/* offset : the read register offset + * msk : the mask of the read value + * value : N/A, left by 0 + * Note : dirver shall implement this function by read & msk + */ +#define HALMAC_PWR_CMD_READ 0x00 +/* offset: the read register offset + * msk: the mask of the write bits + * value: write value + * Note: driver shall implement this cmd by read & msk after write + */ +#define HALMAC_PWR_CMD_WRITE 0x01 +/* offset: the read register offset + * msk: the mask of the polled value + * value: the value to be polled, masked by the msd field. + * Note: driver shall implement this cmd by + * do{ + * if( (Read(offset) & msk) == (value & msk) ) + * break; + * } while(not timeout); + */ +#define HALMAC_PWR_CMD_POLLING 0x02 +/* offset: the value to delay + * msk: N/A + * value: the unit of delay, 0: us, 1: ms + */ +#define HALMAC_PWR_CMD_DELAY 0x03 +/* offset: N/A + * msk: N/A + * value: N/A + */ +#define HALMAC_PWR_CMD_END 0x04 + +/* The value of base : 4 bits */ + +/* define the base address of each block */ +#define HALMAC_PWR_ADDR_MAC 0x00 +#define HALMAC_PWR_ADDR_USB 0x01 +#define HALMAC_PWR_ADDR_PCIE 0x02 +#define HALMAC_PWR_ADDR_SDIO 0x03 + +/* The value of interface_msk : 4 bits */ +#define HALMAC_PWR_INTF_SDIO_MSK BIT(0) +#define HALMAC_PWR_INTF_USB_MSK BIT(1) +#define HALMAC_PWR_INTF_PCI_MSK BIT(2) +#define HALMAC_PWR_INTF_ALL_MSK (BIT(0) | BIT(1) | BIT(2) | BIT(3)) + +/* The value of cut_msk : 8 bits */ +#define HALMAC_PWR_CUT_TESTCHIP_MSK BIT(0) +#define HALMAC_PWR_CUT_A_MSK BIT(1) +#define HALMAC_PWR_CUT_B_MSK BIT(2) +#define HALMAC_PWR_CUT_C_MSK BIT(3) +#define HALMAC_PWR_CUT_D_MSK BIT(4) +#define HALMAC_PWR_CUT_E_MSK BIT(5) +#define HALMAC_PWR_CUT_F_MSK BIT(6) +#define HALMAC_PWR_CUT_G_MSK BIT(7) +#define HALMAC_PWR_CUT_ALL_MSK 0xFF + +enum halmac_pwrseq_cmd_delay_unit { + HALMAC_PWR_DELAY_US, + HALMAC_PWR_DELAY_MS, +}; + +struct halmac_wlan_pwr_cfg { + u16 offset; + u8 cut_msk; + u8 interface_msk; + u8 base:4; + u8 cmd:4; + u8 msk; + u8 value; +}; + +#endif diff --git a/hal/halmac/halmac_reg2.h b/hal/halmac/halmac_reg2.h new file mode 100644 index 0000000..be4b847 --- /dev/null +++ b/hal/halmac/halmac_reg2.h @@ -0,0 +1,8563 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __HALMAC_COM_REG_H__ +#define __HALMAC_COM_REG_H__ + +#include "halmac_hw_cfg.h" + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SYS_ISO_CTRL 0x0000 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_TX_CTRL 0x10250000 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SYS_FUNC_EN 0x0002 +#define REG_SYS_PW_CTRL 0x0004 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_CMD11_VOL_SWITCH 0x10250004 +#define REG_SDIO_CTRL 0x10250005 +#define REG_SDIO_DRIVING 0x10250006 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SYS_CLK_CTRL 0x0008 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_MONITOR 0x10250008 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SYS_EEPROM_CTRL 0x000A +#define REG_EE_VPD 0x000C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_MONITOR_2 0x1025000C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SYS_SWR_CTRL1 0x0010 + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define REG_SDIO_CTRL_2 0x10250010 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SYS_SWR_CTRL2 0x0014 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HIMR 0x10250014 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SYS_SWR_CTRL3 0x0018 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HISR 0x10250018 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RSV_CTRL 0x001C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_RX_REQ_LEN 0x1025001C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RF_CTRL 0x001F + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_RF0_CTRL 0x001F + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_FREE_TXPG_SEQ_V1 0x1025001F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_AFE_LDO_CTRL 0x0020 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_FREE_TXPG 0x10250020 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_AFE_CTRL1 0x0024 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_FREE_TXPG2 0x10250024 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_AFE_CTRL2 0x0028 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_OQT_FREE_TXPG_V1 0x10250028 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANAPARSW_POW_MAC 0x0028 +#define REG_ANAPARLDO_POW_MAC 0x0029 +#define REG_ANAPAR_POW_MAC 0x002A +#define REG_ANAPAR_POW_XTAL 0x002B + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_AFE_CTRL3 0x002C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANAPARLDO_MAC 0x002C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_TXPKT_EMPTY 0x1025002C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_EFUSE_CTRL 0x0030 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HTSFR_INFO 0x10250030 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_LDO_EFUSE_CTRL 0x0034 +#define REG_PWR_OPTION_CTRL 0x0038 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HCPWM1_V2 0x10250038 +#define REG_SDIO_HCPWM2_V2 0x1025003A + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_CAL_TIMER 0x003C +#define REG_ACLK_MON 0x003E + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_GPIO_MUXCFG_2 0x003F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_GPIO_MUXCFG 0x0040 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_INDIRECT_REG_CFG 0x10250040 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_GPIO_PIN_CTRL 0x0044 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_INDIRECT_REG_DATA 0x10250044 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_GPIO_INTM 0x0048 +#define REG_LED_CFG 0x004C +#define REG_FSIMR 0x0050 +#define REG_FSISR 0x0054 +#define REG_HSIMR 0x0058 +#define REG_HSISR 0x005C +#define REG_GPIO_EXT_CTRL 0x0060 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_H2C 0x10250060 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PAD_CTRL1 0x0064 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_C2H 0x10250064 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_WL_BT_PWR_CTRL 0x0068 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_SDM_DEBUG 0x006C + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_GSSR 0x006C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_SYS_SDIO_CTRL 0x0070 + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_SYS_CLKR 0x0070 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_HCI_OPT_CTRL 0x0074 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_AFE_CTRL4 0x0078 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_HCI_BG_CTRL 0x0078 + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_AFE_XTAL_CTRL_EXT 0x0078 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_HCI_LDO_CTRL 0x007A + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_LDO_SWR_CTRL 0x007C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_8051FW_CTRL 0x0080 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MCUFW_CTRL 0x0080 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HRPWM1 0x10250080 +#define REG_SDIO_HRPWM2 0x10250082 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_MCU_TST_CFG 0x0084 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HPS_CLKR 0x10250084 +#define REG_SDIO_BUS_CTRL 0x10250085 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HSUS_CTRL 0x10250086 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_HMEBOX_E0_E1 0x0088 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_RESPONSE_TIMER 0x10250088 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_CMD_CRC 0x1025008A + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_HMEBOX_E2_E3 0x008C +#define REG_WLLPS_CTRL 0x0090 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HSISR 0x10250090 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_HSIMR 0x10250091 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_AFE_CTRL5 0x0094 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_GPIO_DEBOUNCE_CTRL 0x0098 +#define REG_RPWM2 0x009C +#define REG_SYSON_FSM_MON 0x00A0 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_AFE_CTRL6 0x00A4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PMC_DBG_CTRL1 0x00A8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_AFE_CTRL7 0x00AC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_HIMR0 0x00B0 +#define REG_HISR0 0x00B4 +#define REG_HIMR1 0x00B8 +#define REG_HISR1 0x00BC +#define REG_DBG_PORT_SEL 0x00C0 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_DIOERR_RPT 0x102500C0 + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_SDIO_ERR_RPT 0x102500C0 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_CMD_ERRCNT 0x102500C2 +#define REG_SDIO_DATA_ERRCNT 0x102500C3 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PAD_CTRL2 0x00C4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_CMD_ERR_CONTENT 0x102500C4 + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_MEM_RMC 0x00C8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SDIO_CRC_ERR_IDX 0x102500C9 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_DATA_CRC 0x102500CA + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_SDIO_DATA_REPLY_TIME 0x102500CB + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PMC_DBG_CTRL2 0x00CC + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SDIO_TRANS_FIFO_STATUS 0x102500CC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BIST_CTRL 0x00D0 +#define REG_BIST_RPT 0x00D4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_MEM_CTRL 0x00D8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_AFE_CTRL8 0x00DC + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_WLAN_DBG 0x00DC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_SYN_RFC_CTRL 0x00DC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_USB_SIE_INTF 0x00E0 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_SYS_PINMUX 0x00E0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PCIE_MIO_INTF 0x00E4 +#define REG_PCIE_MIO_INTD 0x00E8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_WLRF1 0x00EC + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_HPON_FSM 0x00EC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SYS_CFG1 0x00F0 +#define REG_SYS_STATUS1 0x00F4 +#define REG_SYS_STATUS2 0x00F8 +#define REG_SYS_CFG2 0x00FC +#define REG_CR 0x0100 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PG_SIZE 0x0104 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PKT_BUFF_ACCESS_CTRL 0x0106 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TSF_CLK_STATE 0x0108 +#define REG_TXDMA_PQ_MAP 0x010C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TRXFF_BNDY 0x0114 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RXFF_BNDY_V1 0x0114 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PTA_I2C_MBOX 0x0118 + +#endif + +#if (HALMAC_8814A_SUPPORT) + +#define REG_FF_STATUS 0x0118 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RXFF_PTR 0x011C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RXFF_BNDY 0x011C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_FEIMR 0x0120 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_FE1IMR 0x0120 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_FEISR 0x0124 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_FE1ISR 0x0124 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_CPWM 0x012C +#define REG_FWIMR 0x0130 +#define REG_FWISR 0x0134 +#define REG_FTIMR 0x0138 +#define REG_FTISR 0x013C +#define REG_PKTBUF_DBG_CTRL 0x0140 +#define REG_PKTBUF_DBG_DATA_L 0x0144 +#define REG_PKTBUF_DBG_DATA_H 0x0148 +#define REG_CPWM2 0x014C +#define REG_TC0_CTRL 0x0150 +#define REG_TC1_CTRL 0x0154 +#define REG_TC2_CTRL 0x0158 +#define REG_TC3_CTRL 0x015C +#define REG_TC4_CTRL 0x0160 +#define REG_TCUNIT_BASE 0x0164 +#define REG_TC5_CTRL 0x0168 +#define REG_TC6_CTRL 0x016C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MBIST_FAIL 0x0170 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_MBIST_DRF_FAIL 0x0170 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MBIST_START_PAUSE 0x0174 +#define REG_MBIST_DONE 0x0178 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MBIST_ROM_CRC_DATA 0x017C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_MBIST_NRML_FAIL 0x017C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_MBIST_FAIL_NRML 0x017C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MBIST_READ_BIST_RPT 0x017C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_AES_DECRPT_DATA 0x0180 +#define REG_AES_DECRPT_CFG 0x0184 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_MBIST_READ_BIST_RPT_V1 0x0188 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_HIOE_CTRL 0x0188 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +#define REG_MACCLKFRQ 0x018C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_HIOE_CFG_FILE 0x018C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TMETER 0x0190 +#define REG_OSC_32K_CTRL 0x0194 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_32K_CAL_REG1 0x0198 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_32K_CAL_REG0 0x0198 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_C2HEVT 0x01A0 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_C2HEVT_1 0x01A4 +#define REG_C2HEVT_2 0x01A8 +#define REG_C2HEVT_3 0x01AC + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_MISC_CTRL_V1 0x01B0 + +#endif + +#if (HALMAC_8814A_SUPPORT) + +#define REG_TC7_CTRL 0x01B0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_RXDESC_BUFF_RPTR 0x01B0 + +#endif + +#if (HALMAC_8814A_SUPPORT) + +#define REG_TC8_CTRL 0x01B4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_RXDESC_BUFF_WPTR 0x01B4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SW_DEFINED_PAGE1 0x01B8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SW_DEFINED_PAGE2 0x01BC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_MCUTST_I 0x01C0 +#define REG_MCUTST_II 0x01C4 +#define REG_FMETHR 0x01C8 +#define REG_HMETFR 0x01CC +#define REG_HMEBOX0 0x01D0 +#define REG_HMEBOX1 0x01D4 +#define REG_HMEBOX2 0x01D8 +#define REG_HMEBOX3 0x01DC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_LLT_INIT 0x01E0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_LLT_IND_ACCESS 0x01E0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_RXDESC_BUFF_BNDY 0x01E0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_GENTST 0x01E4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_LLT_INIT_ADDR 0x01E4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_BB_ACCESS_CTRL 0x01E8 +#define REG_BB_ACCESS_DATA 0x01EC +#define REG_HMEBOX_E0 0x01F0 +#define REG_HMEBOX_E1 0x01F4 +#define REG_HMEBOX_E2 0x01F8 +#define REG_HMEBOX_E3 0x01FC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RQPN_CTRL_HLPQ 0x0200 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FIFOPAGE_CTRL_1 0x0200 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BCN_CTRL_0 0x0200 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_FIFOPAGE_INFO 0x0204 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FIFOPAGE_CTRL_2 0x0204 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BCN_CTRL_1 0x0204 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_DWBCN0_CTRL 0x0208 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_AUTO_LLT_V1 0x0208 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TXDMA_OFFSET_CHK 0x020C +#define REG_TXDMA_STATUS 0x0210 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RQPN_NPQ 0x0214 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_TX_DMA_DBG 0x0214 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TQPNT1 0x0218 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_DMA_RQPN_INFO_PUB 0x0218 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TQPNT2 0x021C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_RQPN_CTRL_2_V1 0x021C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TDE_DEBUG 0x0220 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TQPNT3 0x0220 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BCN_CTRL_2 0x0220 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_AUTO_LLT 0x0224 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TQPNT4 0x0224 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_DWBCN1_CTRL 0x0228 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RQPN_CTRL_1 0x0228 +#define REG_RQPN_CTRL_2 0x022C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RQPN_EXQ1_EXQ2 0x0230 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FIFOPAGE_INFO_1 0x0230 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXPKTNUM_0 0x0230 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TQPNT3_V1 0x0234 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FIFOPAGE_INFO_2 0x0234 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXPKTNUM_1 0x0234 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FIFOPAGE_INFO_3 0x0238 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXPKTNUM_2 0x0238 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FIFOPAGE_INFO_4 0x023C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXPKTNUM_3 0x023C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FIFOPAGE_INFO_5 0x0240 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TX_AGG_ALIGN 0x0240 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_H2C_HEAD 0x0244 +#define REG_H2C_TAIL 0x0248 +#define REG_H2C_READ_ADDR 0x024C +#define REG_H2C_WR_ADDR 0x0250 +#define REG_H2C_INFO 0x0254 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_FIFOPAGE_CTRL_5 0x0258 +#define REG_FIFOPAGE_CTRL_3 0x025C + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TQPNT5 0x0260 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_DMA_OQT_0 0x0260 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TQPNT6 0x0264 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_DMA_OQT_1 0x0264 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_FIFOPAGE_INFO_6 0x0268 +#define REG_FIFOPAGE_INFO_7 0x026C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PGSUB_CNT 0x026C + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_FIFOPAGE_CTRL_4 0x0270 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PGSUB_H 0x0270 +#define REG_PGSUB_N 0x0274 +#define REG_PGSUB_L 0x0278 +#define REG_PGSUB_E 0x027C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RXDMA_AGG_PG_TH 0x0280 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RXPKT_NUM 0x0284 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_RXDMA_CTRL 0x0284 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RXDMA_STATUS 0x0288 +#define REG_RXDMA_DPR 0x028C +#define REG_RXDMA_MODE 0x0290 +#define REG_C2H_PKT 0x0294 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_FWFF_C2H 0x0298 +#define REG_FWFF_CTRL 0x029C +#define REG_FWFF_PKT_INFO 0x02A0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_FC2H_INFO 0x02A4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FWFF_PKT_INFO2 0x02A4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RXPKTNUM 0x02B0 +#define REG_RXPKTNUM_TH 0x02B4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FW_UPD_RXDES_RDPTR 0x02B8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FW_MSG1 0x02E0 +#define REG_FW_MSG2 0x02E4 +#define REG_FW_MSG3 0x02E8 +#define REG_FW_MSG4 0x02EC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PCIE_CTRL 0x0300 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HCI_CTRL 0x0300 + +#endif + +#if (HALMAC_8881A_SUPPORT) + +#define REG_LX_CTRL1 0x0300 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_INT_MIG 0x0304 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH_CTRL 0x0304 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BCNQ_TXBD_DESA 0x0308 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HIQ_CTRL 0x0308 +#define REG_INT_MIG_V1 0x030C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MGQ_TXBD_DESA 0x0310 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0MGQ_TXBD_DESA_L 0x0310 +#define REG_P0MGQ_TXBD_DESA_H 0x0314 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_VOQ_TXBD_DESA 0x0318 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH0_TXBD_DESA_L 0x0318 +#define REG_ACH0_TXBD_DESA_H 0x031C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_VIQ_TXBD_DESA 0x0320 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH1_TXBD_DESA_L 0x0320 +#define REG_ACH1_TXBD_DESA_H 0x0324 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BEQ_TXBD_DESA 0x0328 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH2_TXBD_DESA_L 0x0328 +#define REG_ACH2_TXBD_DESA_H 0x032C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BKQ_TXBD_DESA 0x0330 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH3_TXBD_DESA_L 0x0330 +#define REG_ACH3_TXBD_DESA_H 0x0334 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RXQ_RXBD_DESA 0x0338 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0RXQ_RXBD_DESA_L 0x0338 +#define REG_P0RXQ_RXBD_DESA_H 0x033C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI0Q_TXBD_DESA 0x0340 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0BCNQ_TXBD_DESA_L 0x0340 +#define REG_P0BCNQ_TXBD_DESA_H 0x0344 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI1Q_TXBD_DESA 0x0348 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FWCMDQ_TXBD_DESA_L 0x0348 +#define REG_FWCMDQ_TXBD_DESA_H 0x034C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI2Q_TXBD_DESA 0x0350 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_HRPWM1_HCPWM1_DCPU 0x0354 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI3Q_TXBD_DESA 0x0358 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0_MPRT_BCNQ_TXBD_DESA_L 0x0358 +#define REG_P0_MPRT_BCNQ_TXBD_DESA_H 0x035C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI4Q_TXBD_DESA 0x0360 +#define REG_HI5Q_TXBD_DESA 0x0368 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0_MPRT_BCNQ_TXRXBD_NUM 0x036C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI6Q_TXBD_DESA 0x0370 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BD_RWPTR_CLR2 0x0370 +#define REG_BD_RWPTR_CLR3 0x0374 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI7Q_TXBD_DESA 0x0378 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0MGQ_RXQ_TXRXBD_NUM 0x0378 +#define REG_CHNL_DMA_CFG 0x037C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MGQ_TXBD_NUM 0x0380 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FWCMDQ_TXBD_NUM 0x0380 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RX_RXBD_NUM 0x0382 +#define REG_VOQ_TXBD_NUM 0x0384 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH0_ACH1_TXBD_NUM 0x0384 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_VIQ_TXBD_NUM 0x0386 +#define REG_BEQ_TXBD_NUM 0x0388 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH2_ACH3_TXBD_NUM 0x0388 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BKQ_TXBD_NUM 0x038A +#define REG_HI0Q_TXBD_NUM 0x038C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI0Q_HI1Q_TXBD_NUM 0x038C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI1Q_TXBD_NUM 0x038E +#define REG_HI2Q_TXBD_NUM 0x0390 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI2Q_HI3Q_TXBD_NUM 0x0390 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI3Q_TXBD_NUM 0x0392 +#define REG_HI4Q_TXBD_NUM 0x0394 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI4Q_HI5Q_TXBD_NUM 0x0394 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI5Q_TXBD_NUM 0x0396 +#define REG_HI6Q_TXBD_NUM 0x0398 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI6Q_HI7Q_TXBD_NUM 0x0398 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI7Q_TXBD_NUM 0x039A + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TSFTIMER_HCI 0x039C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BD_RWPTR_CLR 0x039C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BD_RWPTR_CLR1 0x039C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_VOQ_TXBD_IDX 0x03A0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH0_TXBD_IDX 0x03A0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_VIQ_TXBD_IDX 0x03A4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH1_TXBD_IDX 0x03A4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BEQ_TXBD_IDX 0x03A8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH2_TXBD_IDX 0x03A8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BKQ_TXBD_IDX 0x03AC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH3_TXBD_IDX 0x03AC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MGQ_TXBD_IDX 0x03B0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0MGQ_TXBD_IDX 0x03B0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RXQ_RXBD_IDX 0x03B4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0RXQ_RXBD_IDX 0x03B4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI0Q_TXBD_IDX 0x03B8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI0Q_TXBD_IDX 0x03B8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI1Q_TXBD_IDX 0x03BC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI1Q_TXBD_IDX 0x03BC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI2Q_TXBD_IDX 0x03C0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI2Q_TXBD_IDX 0x03C0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI3Q_TXBD_IDX 0x03C4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI3Q_TXBD_IDX 0x03C4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI4Q_TXBD_IDX 0x03C8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI4Q_TXBD_IDX 0x03C8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI5Q_TXBD_IDX 0x03CC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI5Q_TXBD_IDX 0x03CC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI6Q_TXBD_IDX 0x03D0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI6Q_TXBD_IDX 0x03D0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HI7Q_TXBD_IDX 0x03D4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI7Q_TXBD_IDX 0x03D4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DBG_SEL_V1 0x03D8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_DBGSEL_PCIE_HRPWM1_HCPWM1_V1 0x03D8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PCIE_HRPWM1_V1 0x03D9 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HCI_HRPWM1_V1 0x03D9 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PCIE_HCPWM1_V1 0x03DA + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HCI_HCPWM1_V1 0x03DA + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PCIE_CTRL2 0x03DB + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HCI_CTRL2 0x03DB + +#endif + +#if (HALMAC_8881A_SUPPORT) + +#define REG_LX_CTRL2 0x03DB + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PCIE_HRPWM2_V1 0x03DC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HCI_HRPWM2_V1 0x03DC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_HRPWM2_HCPWM2_V1 0x03DC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PCIE_HCPWM2_V1 0x03DE + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HCI_HCPWM2_V1 0x03DE + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PCIE_H2C_MSG_V1 0x03E0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HCI_H2C_MSG_V1 0x03E0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PCIE_C2H_MSG_V1 0x03E4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HCI_C2H_MSG_V1 0x03E4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DBI_WDATA_V1 0x03E8 + +#endif + +#if (HALMAC_8881A_SUPPORT) + +#define REG_LX_DMA_ISR 0x03E8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DBI_RDATA_V1 0x03EC + +#endif + +#if (HALMAC_8881A_SUPPORT) + +#define REG_LX_DMA_IMR 0x03EC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DBI_FLAG_V1 0x03F0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_STUCK_FLAG_V1 0x03F0 + +#endif + +#if (HALMAC_8881A_SUPPORT) + +#define REG_LX_DMA_DBG 0x03F0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MDIO_V1 0x03F4 + +#endif + +#if (HALMAC_8192E_SUPPORT) + +#define REG_MDIO2_V1 0x03F8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PCIE_MIX_CFG 0x03F8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_WDT_CFG 0x03F8 + +#endif + +#if (HALMAC_8881A_SUPPORT) + +#define REG_BUS_MIX_CFG 0x03F8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_HCI_MIX_CFG 0x03FC + +#endif + +#if (HALMAC_8881A_SUPPORT) + +#define REG_BUS_MIX_CFG1 0x03FC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_Q0_INFO 0x0400 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_QUEUELIST_INFO0 0x0400 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_QUEUE_INFO1 0x0400 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_Q1_INFO 0x0404 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_QUEUELIST_INFO1 0x0404 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_QUEUE_INFO2 0x0404 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_Q2_INFO 0x0408 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_QUEUE_INFO3 0x0408 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_QUEUELIST_INFO2 0x0408 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_Q3_INFO 0x040C + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_QINFO_INDEX 0x040C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_QUEUELIST_INFO3 0x040C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MGQ_INFO 0x0410 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_QUEUE_EMPTY 0x0410 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_QUEUELIST_INFO_EMPTY 0x0410 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HIQ_INFO 0x0414 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_QUEUELIST_INFO2_V1 0x0414 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_ACQ_STOP_V1 0x0414 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_QUEUELIST_ACQ_EN 0x0414 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BCNQ_INFO 0x0418 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TXPKT_EMPTY_V1 0x0418 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BCNQ_BDNY_V2 0x0418 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TXPKT_EMPTY 0x041A + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_CPU_MGQ_INFO 0x041C +#define REG_FWHW_TXQ_CTRL 0x0420 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HWSEQ_CTRL 0x0423 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_DATAFB_SEL 0x0423 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BCNQ_BDNY 0x0424 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BCNQ_BDNY_V1 0x0424 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXBDNY 0x0424 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MGQ_BDNY 0x0425 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_LIFETIME_EN 0x0426 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_FW_FREE_TAIL 0x0427 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SPEC_SIFS 0x0428 +#define REG_RETRY_LIMIT 0x042A +#define REG_TXBF_CTRL 0x042C +#define REG_DARFRC 0x0430 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DARFRCH 0x0434 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RARFRC 0x0438 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RARFRCH 0x043C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RRSR 0x0440 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_RRSR_H 0x0443 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ARFR0 0x0444 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ARFRH0 0x0448 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ARFR1_V1 0x044C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_ARFR1 0x044C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_REG_ARFR_WT0 0x044C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_ARFRH1 0x0450 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_ARFRH1_V1 0x0450 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_REG_ARFR_WT1 0x0450 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_CCK_CHECK 0x0454 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_AMPDU_BURST_CTRL 0x0455 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_BCNQ2_HEAD 0x0455 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_AMPDU_MAX_TIME_V1 0x0455 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_AMPDU_MAX_TIME 0x0456 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BCNQ1_BDNY_V1 0x0456 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TAB_SEL 0x0456 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BCNQ1_BDNY 0x0457 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BCN_INVALID_CTRL 0x0457 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_AMPDU_MAX_LENGTH 0x0458 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_AMPDU_MAX_LENGTH_HT 0x0458 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ACQ_STOP 0x045C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_WMAC_LBK_BUF_HD 0x045D + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_NDPA_RATE 0x045D + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TX_HANG_CTRL 0x045E +#define REG_NDPA_OPT_CTRL 0x045F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_FAST_EDCA_CTRL 0x0460 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_AMPDU_MAX_LENGTH_VHT 0x0460 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RD_RESP_PKT_TH 0x0463 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_CMDQ_INFO 0x0464 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_NEW_EDCA_CTRL_V1 0x0464 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_Q4_INFO 0x0468 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACQ_STOP_V2 0x0468 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_Q5_INFO 0x046C +#define REG_Q6_INFO 0x0470 +#define REG_Q7_INFO 0x0474 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_WMAC_LBK_BUF_HD_V1 0x0478 +#define REG_MGQ_BDNY_V1 0x047A + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TXRPT_CTRL 0x047C +#define REG_INIRTS_RATE_SEL 0x0480 +#define REG_BASIC_CFEND_RATE 0x0481 +#define REG_STBC_CFEND_RATE 0x0482 +#define REG_DATA_SC 0x0483 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MACID_SLEEP3 0x0484 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MOREDATA_V1 0x0484 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_MACID_SLEEP4 0x0485 +#define REG_MACID_SLEEP5 0x0487 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_DATA_SC1 0x0487 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MACID_SLEEP1 0x0488 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ARFR2_V1 0x048C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_ARFR2 0x048C +#define REG_ARFRH2 0x0490 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_ARFRH2_V1 0x0490 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ARFR3_V1 0x0494 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_ARFR3 0x0494 +#define REG_ARFRH3 0x0498 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_ARFRH3_V1 0x0498 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ARFR4 0x049C + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ARFRH4 0x04A0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ARFR5 0x04A4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ARFRH5 0x04A8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TXRPT_START_OFFSET 0x04AC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TRYING_CNT_TH 0x04B0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TRY_CNT_IDX 0x04B0 + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define REG_RRSR_CTS 0x04B0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_POWER_STAGE1 0x04B4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_POWER_STAGE2 0x04B8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SW_AMPDU_BURST_MODE_CTRL 0x04BC +#define REG_PKT_LIFE_TIME 0x04C0 +#define REG_STBC_SETTING 0x04C4 +#define REG_STBC_SETTING2 0x04C5 +#define REG_QUEUE_CTRL 0x04C6 +#define REG_SINGLE_AMPDU_CTRL 0x04C7 +#define REG_PROT_MODE_CTRL 0x04C8 +#define REG_BAR_MODE_CTRL 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT 0x04CF + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MACID_SLEEP2 0x04D0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MACID_SLEEP_CTRL 0x04D0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MACID_SLEEP 0x04D4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MACID_SLEEP_INFO 0x04D4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_HW_SEQ0 0x04D8 +#define REG_HW_SEQ1 0x04DA +#define REG_HW_SEQ2 0x04DC +#define REG_HW_SEQ3 0x04DE + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_CSI_SEQ 0x04DE + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_NULL_PKT_STATUS 0x04E0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_NULL_PKT_STATUS_V1 0x04E0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PTCL_ERR_STATUS 0x04E2 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_PTCL_ERR_STATUS_V1 0x04E2 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PTCL_PKT_NUM 0x04E3 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_NULL_PKT_STATUS_EXTEND 0x04E3 + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_TRXRPT_MISS_CNT 0x04E3 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_HQMGQ_DROP 0x04E4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_VIDEO_ENHANCEMENT_FUN 0x04E4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_NULL_PKT_STATUS_V2 0x04E4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PRECNT_CTRL 0x04E5 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_NULL_PKT_STATUS_EXTEND_V1 0x04E7 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_BT_POLLUTE_PKTCNT_V1 0x04E8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BT_POLLUTE_PKT_CNT 0x04E8 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_DROP_PKT_NUM 0x04EC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PTCL_DBG 0x04EC + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_DROP_NUM 0x04EC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PTCL_DBG_V1 0x04EC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PTCL_TX_RPT 0x04F0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TX_RPT_INFO_L32 0x04F0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TXOP_EXTRA_CTRL 0x04F0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BT_POLLUTE_PKTCNT 0x04F0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TX_RPT_INFO_H32 0x04F4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_CPUMGQ_TIMER_CTRL2 0x04F4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PTCL_DBG_OUT 0x04F8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_DUMMY_PAGE4 0x04FC + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DUMMY_PAGE4_V1 0x04FC + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_DUMMY_PAGE4_1 0x04FE + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_MOREDATA 0x04FE + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_EDCA_VO_PARAM 0x0500 +#define REG_EDCA_VI_PARAM 0x0504 +#define REG_EDCA_BE_PARAM 0x0508 +#define REG_EDCA_BK_PARAM 0x050C +#define REG_BCNTCFG 0x0510 +#define REG_PIFS 0x0512 +#define REG_RDG_PIFS 0x0513 +#define REG_SIFS 0x0514 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TSFTR_SYN_OFFSET 0x0518 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FORCE_BCN_IFS_V1 0x0518 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_AGGR_BREAK_TIME 0x051A +#define REG_SLOT 0x051B + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_NOA_ON_ERLY_TIME 0x051C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_EDCA_CPUMGQ_PARAM 0x051C + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_NOA_OFF_ERLY_TIME 0x051D + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_CPUMGQ_PAUSE 0x051E + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_PS_TIMER_CTRL 0x051F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TX_PTCL_CTRL 0x0520 +#define REG_TXPAUSE 0x0522 +#define REG_DIS_TXREQ_CLR 0x0523 +#define REG_RD_CTRL 0x0524 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MBSSID_CTRL 0x0526 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_P2PPS_CTRL 0x0527 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PKT_LIFETIME_CTRL 0x0528 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_P2PPS_SPEC_STATE 0x052B + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_P2PPS0_SPEC_STATE 0x052B + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_PS_TIMER_A_V2 0x052C + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_TBTT_AREA_BLK_4AC 0x052C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_TXOP_LIMIT_CTRL 0x052C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BAR_TX_CTRL 0x0530 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_P2PON_DIS_TXTIME 0x0531 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_PS_TIMER_B_V2 0x0534 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_EDCA_REF_CTRL 0x0534 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_CCA_TXEN_CNT 0x0534 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_QUEUE_INCOL_THR 0x0538 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MAX_INTER_COLLISION 0x0538 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_QUEUE_INCOL_EN 0x053C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MAX_INTER_COLLISION_CNT 0x053C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TBTT_PROHIBIT 0x0540 +#define REG_P2PPS_STATE 0x0543 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RD_NAV_NXT 0x0544 +#define REG_NAV_PROT_LEN 0x0546 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_FTM_SETTING 0x0548 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_FTM_CTRL 0x0548 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FTM_PTT 0x0548 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT) + +#define REG_FTM_TSF_CNT 0x054C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FTM_TSF 0x054C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BCN_CTRL 0x0550 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BCN_CTRL1 0x0551 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BCN_CTRL_CLINT0 0x0551 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MBID_NUM 0x0552 +#define REG_DUAL_TSF_RST 0x0553 +#define REG_MBSSID_BCN_SPACE 0x0554 +#define REG_DRVERLYINT 0x0558 +#define REG_BCNDMATIM 0x0559 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ATIMWND 0x055A + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_USTIME_TSF 0x055C +#define REG_BCN_MAX_ERR 0x055D +#define REG_RXTSF_OFFSET_CCK 0x055E +#define REG_RXTSF_OFFSET_OFDM 0x055F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TSFTR 0x0560 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TSFTR0_L 0x0560 +#define REG_TSFTR0_H 0x0564 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_TSFTR_1 0x0564 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TSFTR1 0x0568 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TSFTR1_L 0x0568 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FREERUN_CNT 0x0568 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TSFTR1_H 0x056C + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_FREERUN_CNT_1 0x056C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ATIMWND1 0x0570 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_ATIMWND1_V1 0x0570 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TBTT_PROHIBIT_INFRA 0x0571 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_CTWND 0x0572 +#define REG_BCNIVLCUNT 0x0573 +#define REG_BCNDROPCTRL 0x0574 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_HGQ_TIMEOUT_PERIOD 0x0575 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TXCMD_TIMEOUT_PERIOD 0x0576 +#define REG_MISC_CTRL 0x0577 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TSFTR2_L 0x0578 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BCN_CTRL_CLINT1 0x0578 +#define REG_BCN_CTRL_CLINT2 0x0579 +#define REG_BCN_CTRL_CLINT3 0x057A + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_EXTEND_CTRL 0x057B + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TSFTR2_H 0x057C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_P2PPS1_SPEC_STATE 0x057C +#define REG_P2PPS1_STATE 0x057D +#define REG_P2PPS2_SPEC_STATE 0x057E +#define REG_P2PPS2_STATE 0x057F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_PS_TIMER 0x0580 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PS_TIMER0 0x0580 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TIMER0 0x0584 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PS_TIMER1 0x0584 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TIMER1 0x0588 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PS_TIMER2 0x0588 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TBTT_CTN_AREA 0x058C +#define REG_FORCE_BCN_IFS 0x058E + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_DRVERLYINT_V1 0x058F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TXOP_MIN 0x0590 +#define REG_PRE_BKF_TIME 0x0592 +#define REG_CROSS_TXOP_CTRL 0x0593 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_FREERUN_CNT_L 0x0594 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TBTT_INT_SHIFT_CLI0 0x0594 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_TBTT_INT_SHIFT_CLI 0x0594 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TBTT_INT_SHIFT_CLI1 0x0595 +#define REG_TBTT_INT_SHIFT_CLI2 0x0596 +#define REG_TBTT_INT_SHIFT_CLI3 0x0597 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_FREERUN_CNT_H 0x0598 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TBTT_INT_SHIFT_ENABLE 0x0598 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RX_TBTT_SHIFT_V1 0x0598 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ATIMWND2 0x05A0 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_ATIMWND_GROUP1 0x05A0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ATIMWND3 0x05A1 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_ATIMWND_GROUP2 0x05A1 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ATIMWND4 0x05A2 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_ATIMWND_GROUP3 0x05A2 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ATIMWND5 0x05A3 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_ATIMWND_GROUP4 0x05A3 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ATIMWND6 0x05A4 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_DTIM_COUNT_GROUP1 0x05A4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ATIMWND7 0x05A5 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_DTIM_COUNT_GROUP2 0x05A5 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ATIMUGT 0x05A6 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_DTIM_COUNT_GROUP3 0x05A6 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_HIQ_NO_LMT_EN 0x05A7 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_DTIM_COUNT_GROUP4 0x05A7 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_DTIM_COUNTER_ROOT 0x05A8 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_HIQ_NO_LMT_EN_V2 0x05A8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_DTIM_COUNTER_VAP1 0x05A9 +#define REG_DTIM_COUNTER_VAP2 0x05AA +#define REG_DTIM_COUNTER_VAP3 0x05AB +#define REG_DTIM_COUNTER_VAP4 0x05AC + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_MBID_BCNQ_EN 0x05AC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_DTIM_COUNTER_VAP5 0x05AD +#define REG_DTIM_COUNTER_VAP6 0x05AE +#define REG_DTIM_COUNTER_VAP7 0x05AF +#define REG_DIS_ATIM 0x05B0 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_EARLY_128US 0x05B1 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TBTT_HOLD_PREDICT_P1 0x05B2 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_P2PPS1_CTRL 0x05B2 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_MULTI_BCN_CS 0x05B3 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_P2PPS2_CTRL 0x05B3 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TSFT_SHIFT 0x05B4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TIMER0_SRC_SEL 0x05B4 +#define REG_NOA_UNIT_SEL 0x05B5 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_P2POFF_DIS_TXTIME 0x05B7 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MBSSID_BCN_SPACE2 0x05B8 +#define REG_MBSSID_BCN_SPACE3 0x05BC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_ACMHWCTRL 0x05C0 +#define REG_ACMRSTCTRL 0x05C1 +#define REG_ACMAVG 0x05C2 +#define REG_VO_ADMTIME 0x05C4 +#define REG_VI_ADMTIME 0x05C6 +#define REG_BE_ADMTIME 0x05C8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MAC_HEADER_NAV_OFFSET 0x05CA +#define REG_DIS_NDPA_NAV_CHECK 0x05CB + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_EDCA_RANDOM_GEN 0x05CC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TXCMD_NOA_SEL 0x05CF + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXCMD_SEL 0x05CF + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_DRVERLYINT2 0x05D0 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_BCNERR_CFG 0x05D0 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_32K_CLK_SEL 0x05D0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_NAN_SETTING 0x05D4 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_BCN_ELY_ADJ 0x05D4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_EARLYINT_ADJUST 0x05D4 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_NAN_BCNSPACE 0x05D8 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_BCNERR_CNT1 0x05D8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BCNERR_CNT 0x05D8 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_NAN_SETTING1 0x05DC + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_BCNERR_CNT2 0x05DC + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BCNERR_CNT_2 0x05DC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_NOA_PARAM 0x05E0 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_NOA_PARAM_1 0x05E4 +#define REG_NOA_PARAM_2 0x05E8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MU_DBG_INFO 0x05E8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_NOA_PARAM_3 0x05EC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MU_DBG_INFO_1 0x05EC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_NOA_SUBIE 0x05ED + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_P2P_RST 0x05F0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_SCH_DBG_SEL 0x05F0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SCHEDULER_RST 0x05F1 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MU_DBG_ERR_FLAG 0x05F2 +#define REG_TX_ERR_RECOVERY_RST 0x05F3 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_SCH_DBG 0x05F4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SCH_DBG_VALUE 0x05F4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SCH_TXCMD 0x05F8 +#define REG_PAGE5_DUMMY 0x05FC +#define REG_WMAC_CR 0x0600 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_FWPKT_CR 0x0601 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_FW_STS_FILTER 0x0602 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_WMAC_BWOPMODE 0x0603 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_BWOPMODE 0x0603 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TCR 0x0604 +#define REG_RCR 0x0608 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RX_PKT_LIMIT 0x060C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RXPKT_LIMIT 0x060C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RX_DLK_TIME 0x060D + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_SDIO_RXINT_LEN_TH 0x1025060E + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RX_DRVINFO_SZ 0x060F +#define REG_MACID 0x0610 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID_H 0x0614 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_BSSID 0x0618 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BSSID_H 0x061C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_MAR 0x0620 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MAR_H 0x0624 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MBIDCAMCFG_1 0x0628 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MBIDCAMCFG_2 0x062C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_MBIDCAM_CFG 0x062C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_WMAC_DEBUG_SEL 0x062C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MCU_TEST_1 0x0630 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_WMAC_TCR_TSFT_OFS 0x0630 +#define REG_UDF_THSD 0x0632 +#define REG_ZLD_NUM 0x0633 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_MCU_TEST_2 0x0634 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_STMP_THSD 0x0634 +#define REG_WMAC_TXTIMEOUT 0x0635 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_MCU_TEST_2_V1 0x0636 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_USTIME_EDCA 0x0638 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ACKTO_CCK 0x0639 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_MAC_SPEC_SIFS 0x063A +#define REG_RESP_SIFS_CCK 0x063C +#define REG_RESP_SIFS_OFDM 0x063E +#define REG_ACKTO 0x0640 +#define REG_CTS2TO 0x0641 +#define REG_EIFS 0x0642 + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RPFM_MAP0 0x0644 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_RPFM_MAP1 0x0646 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_RPFM_MAP1_V1 0x0646 + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RPFM_CAM_CMD 0x0648 +#define REG_RPFM_CAM_RWD 0x064C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_NAV_CTRL 0x0650 +#define REG_BACAMCMD 0x0654 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BACAMCONTENT 0x0658 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_BACAM_WD 0x0658 +#define REG_BACAM_WD_H 0x065C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BACAMCONTENT_H 0x065C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_LBDLY 0x0660 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_LBK_DLY 0x0660 +#define REG_BITMAP_CMD 0x0661 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_BACAM_RPMEN 0x0661 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_TX_RX 0x0662 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_BITMAP_CTL 0x0663 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RXERR_RPT 0x0664 +#define REG_WMAC_TRXPTCL_CTL 0x0668 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_TRXPTCL_CTL_H 0x066C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_CAMCMD 0x0670 +#define REG_CAMWRITE 0x0674 +#define REG_CAMREAD 0x0678 +#define REG_CAMDBG 0x067C +#define REG_SECCFG 0x0680 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RXFILTER_CATEGORY_1 0x0682 +#define REG_RXFILTER_ACTION_1 0x0683 +#define REG_RXFILTER_CATEGORY_2 0x0684 +#define REG_RXFILTER_ACTION_2 0x0685 +#define REG_RXFILTER_CATEGORY_3 0x0686 +#define REG_RXFILTER_ACTION_3 0x0687 +#define REG_RXFLTMAP3 0x0688 +#define REG_RXFLTMAP4 0x068A +#define REG_RXFLTMAP5 0x068C +#define REG_RXFLTMAP6 0x068E + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_WOW_CTRL 0x0690 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_NAN_RX_TSF_FILTER 0x0691 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_PS_RX_INFO 0x0692 +#define REG_WMMPS_UAPSD_TID 0x0693 +#define REG_LPNAV_CTRL 0x0694 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_WKFMCAM_NUM 0x0698 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WKFMCAM_CMD 0x0698 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WKFMCAM_RWD 0x069C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RXFLTMAP0 0x06A0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RXFLTER0 0x06A0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RXFLTMAP1 0x06A2 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RXFLTER1 0x06A2 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_RXFLTMAP 0x06A4 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RXFLTER2 0x06A4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RXFLTMAP2 0x06A4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_BCN_PSR_RPT 0x06A8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_FLC_RPC 0x06AC +#define REG_FLC_RPCT 0x06AD +#define REG_FLC_PTS 0x06AE +#define REG_FLC_TRPC 0x06AF + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RXPKTMON_CTRL 0x06B0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_STATE_MON 0x06B4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_ERROR_EVT_CTL 0x06B8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ERROR_MON 0x06B8 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RESPINFO 0x06BC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SEARCH_MACID 0x06BC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT_COEX_TABLE 0x06C0 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_BT_COEX_TABLE_V1 0x06C0 +#define REG_BT_COEX_TABLE2_V1 0x06C4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BT_COEX_TABLE2 0x06C4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_COEX_BREAK_TABLE 0x06C8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_BT_COEX_TABLE_H_V1 0x06CC + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BT_COEX_TABLE_H 0x06CC + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RXCMD_0 0x06D0 +#define REG_RXCMD_1 0x06D4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_WMAC_RESP_TXINFO 0x06D8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_RESP_TXINFO_CFG 0x06D8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BBPSF_CTRL 0x06DC + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_RESP_TXINFO_RATE 0x06DE + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_P2P_RX_BCN_NOA 0x06E0 +#define REG_ASSOCIATED_BFMER0_INFO 0x06E4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_SOUNDING_CFG1 0x06E8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_ASSOCIATED_BFMER0_INFO_H 0x06E8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ASSOCIATED_BFMER1_INFO 0x06EC + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_SOUNDING_CFG2 0x06EC +#define REG_SOUNDING_CFG3 0x06F0 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_ASSOCIATED_BFMER1_INFO_H 0x06F0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TX_CSI_RPT_PARAM_BW20 0x06F4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_SOUNDING_CFG0 0x06F4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TX_CSI_RPT_PARAM_BW40 0x06F8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define REG_ANTCD_INFO 0x06F8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_TX_CSI_RPT_PARAM_BW80 0x06FC + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_CSI_PTR 0x06FC + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_CSI_RRSR_V1 0x06FC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_MACID1 0x0700 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID1_1 0x0704 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BSSID1 0x0708 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_CFG_FORCE_LINK_L 0x0709 +#define REG_PCIE_CFG_FORCE_LINK_H 0x070A + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BSSID1_1 0x070C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_CFG_DEFAULT_ACK_FREQUENCY 0x070C +#define REG_PCIE_CFG_CX_NFTS 0x070D +#define REG_PCIE_CFG_DEFAULT_ENTR_LATENCY 0x070F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_BCN_PSR_RPT1 0x0710 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_CFG_L1_MISC_SEL 0x0711 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ASSOCIATED_BFMEE_SEL 0x0714 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_ASSOCIATED_BFMEE_SEL_1 0x0714 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_SND_PTCL_CTRL 0x0718 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_CFG_TIMER_CTRL_MAX_FUNC_NUM_OFF 0x0718 +#define REG_PCIE_CFG_FORCE_CLKREQ_N_PAD 0x0719 +#define REG_PCIE_CFG_TIMER_MODIFIER_FOR_ACK_NAK_LATENCY 0x071A +#define REG_PCIE_CFG_TIMER_MODIFIER_FOR_FLOW_CONTROL_WATCHDOG 0x071B + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_RX_CSI_RPT_INFO 0x071C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_CFG_SKP_INTERVAL_VALUE_L 0x071C +#define REG_PCIE_CFG_SKP_INTERVAL_VALUE_H 0x071D + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RX_CSI_RPT_INFO_H 0x071F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_NS_ARP_CTRL 0x0720 +#define REG_NS_ARP_INFO 0x0724 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_CFG_L1_UNIT_SEL 0x0724 +#define REG_PCIE_CFG_MIN_CLKREQ_SEL 0x0725 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_NS_ARP_IPADDR 0x0728 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_PWR_INT_CTRL 0x0728 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BEAMFORMING_INFO_NSARP_V1 0x0728 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_WRITE_RX_CSI_RPT_INFO 0x072C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RX_CSI_RPT_INFO_V1 0x072C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BEAMFORMING_INFO_NSARP 0x072C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_NS_ARP_IPV6_MYADDR 0x0730 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_POWER_MGT_0_V1 0x0730 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_IPV6 0x0730 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_POWER_MGT_1_V1 0x0734 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_IPV6_1 0x0734 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_POWER_MGT_2_V1 0x0738 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_IPV6_2 0x0738 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_POWER_MGT_3_V1 0x073C + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_IPV6_3 0x073C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_PLCP_HEADER 0x0740 +#define REG_TXDRXDMONITOR 0x0744 +#define REG_TXDRXDMONITOR_CTL 0x0748 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_RTX_CTX_SUBTYPE_CFG 0x0750 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_WMAC_SWAES_RD0_V1 0x0754 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_SWAES_DIO_B63_B32 0x0754 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_WMAC_SWAES_RD1_V1 0x0758 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_SWAES_DIO_B95_B64 0x0758 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_WMAC_SWAES_RD3_V1 0x075C + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_SWAES_DIO_B127_B96 0x075C + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_SWAES_CFG 0x0760 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_COEX_V2 0x0762 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_BT_COEX 0x0764 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_WLAN_ACT_MSK_CTRL 0x0768 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WLAN_ACT_MASK_CTRL 0x0768 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WLAN_ACT_MASK_CTRL_1 0x076C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT_STATISTICS_CTRL 0x076E +#define REG_BT_COEX_ENH_INTF_CTRL 0x076E + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_COEX_ENHANCED_INTR_CTRL 0x076E + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8881A_SUPPORT) + +#define REG_BT_ACT_STATISTICS 0x0770 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_ACT_STATISTICS_1 0x0774 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT_STATISTICS_OTH_CTRL 0x0778 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_STATISTICS_CONTROL_REGISTER 0x0778 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT_CMD_ID 0x077C + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_STATUS_REPORT_REGISTER 0x077C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT__STATUS_RPT 0x077D +#define REG_BT_DATA 0x0780 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_INTERRUPT_CONTROL_REGISTER 0x0780 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_WLAN_RPT_ 0x0781 +#define REG_BT_ISR_CTRL 0x0783 +#define REG_WLAN_RPT_TO_CTR 0x0784 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER 0x0784 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT_ISOLATION_TABLE 0x0785 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER 0x0785 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1 0x0788 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2 0x078C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT_ISR_STA 0x078F + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_INTERRUPT_STATUS_REGISTER 0x078F + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_TDMA_TIME_AND_RPT_SAM_SET 0x0790 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_TDMA_TIME_REGISTER 0x0790 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT_CH_INFO 0x0794 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BT_ACT_REGISTER 0x0794 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_BT_STATIC_INFO_EXT 0x0795 +#define REG_LTR_IDLE_LATENCY 0x0798 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_LTR_IDLE_LATENCY_V2 0x0798 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_OBFF_CTRL_BASIC 0x0798 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_LTR_ACTIVE_LATENCY 0x079C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_LTR_ACTIVE_LATENCY_V2 0x079C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_OBFF_CTRL2_TIMER 0x079C + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_OBFF_CTRL 0x07A0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_LTR_CTRL_BASIC 0x07A0 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_LTR_CTRL 0x07A4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_LTR_CTRL2_TIMER_THRESHOLD 0x07A4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_LTR_CTRL2 0x07A8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_LTR_IDLE_LATENCY_V1 0x07A8 +#define REG_LTR_ACTIVE_LATENCY_V1 0x07AC + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_ANTTRN_CTRL 0x07B0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_ANTTRN_CTR_V1 0x07B0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER 0x07B0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_SMART_ANT_CONDITION 0x07B0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_ANTTRN_CTR 0x07B4 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_1 0x07B4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_SMART_ANT_CTRL 0x07B4 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_WMAC_PKTCNT_RWD 0x07B8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_CONTROL_FRAME_REPORT 0x07B8 + +#endif + +#if (HALMAC_8192E_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8881A_SUPPORT) + +#define REG_WMAC_PKTCNT_CTRL 0x07BC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_CONTROL_FRAME_CNT_CTRL 0x07BC + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL 0x07C0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_IQ_DUMP 0x07C0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA 0x07C4 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_IQ_DUMP_1 0x07C4 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA 0x07C8 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_IQ_DUMP_2 0x07C8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_FTM_CTL 0x07CC + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_IQ_MDPK_FUNC 0x07CE + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_IQ_DUMP_EXT 0x07CF + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT) + +#define REG_OFDM_CCK_LEN_MASK 0x07D0 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_OPTION_FUNCTION 0x07D0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_FA_FILTER1 0x07D4 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_OPTION_FUNCTION_1 0x07D4 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_FA_FILTER2 0x07D8 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_OPTION_FUNCTION_2 0x07D8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RX_FILTER_FUNCTION 0x07DA + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_NAN_FUN 0x07DC +#define REG_NAN_CTL 0x07E0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_NDP_SIG 0x07E0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RX_NAN_ADDR_FILTER 0x07E4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_TXCMD_INFO_FOR_RSP_PKT 0x07E4 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_NAN_ADDR 0x07E8 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TXCMD_INFO_FOR_RSP_PKT_1 0x07E8 + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +#define REG_SEC_OPT 0x07E8 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_RXA1_MASK 0x07EC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_SEC_OPT_V2 0x07EC + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WSEC_OPTION 0x07EC + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_DUMP_FUNC 0x07F0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RTS_ADDRESS_0 0x07F0 + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +#define REG_RTS_ADDR0 0x07F0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_MASK_LA_MAC 0x07F4 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RTS_ADDRESS_0_1 0x07F4 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_MATCH_REF_MAC 0x07F8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RTS_ADDRESS_1 0x07F8 + +#endif + +#if (HALMAC_8814AMP_SUPPORT) + +#define REG_RTS_ADDR1 0x07F8 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_LA_DUMP_FUNC_EXT 0x07FC + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RTS_ADDRESS_1_1 0x07FC + +#endif + +#if (HALMAC_8822B_SUPPORT) + +#define REG__RPFM_MAP1 0x07FE + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SYS_CFG3 0x1000 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANAPARSW_MAC_0 0x1010 +#define REG_ANAPARSW_MAC_1 0x1014 +#define REG_ANAPAR_MAC_0 0x1018 +#define REG_ANAPAR_MAC_1 0x101C +#define REG_ANAPAR_MAC_2 0x1020 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ANAPAR_MAC_3 0x1024 +#define REG_ANAPAR_MAC_4 0x1028 +#define REG_ANAPAR_MAC_5 0x102C +#define REG_ANAPAR_MAC_6 0x1030 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_SYS_CFG4 0x1034 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ANAPAR_MAC_7 0x1034 +#define REG_ANAPAR_MAC_8 0x1038 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANAPAR_XTAL_0 0x1040 +#define REG_ANAPAR_XTAL_1 0x1044 +#define REG_ANAPAR_XTAL_2 0x1048 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANAPAR_XTAL_3 0x104C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ANAPAR_XTAL_AAC 0x104C +#define REG_ANAPAR_XTAL_R_ONLY 0x1050 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANAPAR_XTAL_AACK_0 0x1054 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_CPHY_LDO 0x1054 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANAPAR_XTAL_AACK_1 0x1058 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_CPHY_BG 0x1058 +#define REG_HIMR_4 0x1060 + +#endif + +#if (HALMAC_8822C_SUPPORT) + +#define REG_XTAL_AAC_OUTPUT 0x1060 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_ANAPAR_XTAL_MODE_DECODER 0x1064 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HISR_4 0x1064 +#define REG_HIMR_5 0x1068 +#define REG_HISR_5 0x106C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SYS_CFG5 0x1070 + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define REG_REGU_32K_1 0x1078 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HIMR_6 0x1078 + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define REG_REGU_32K_2 0x107C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HISR_6 0x107C + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_CPU_DMEM_CON 0x1080 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BOOT_REASON 0x1088 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HIMR4 0x1090 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_DATA_CPU_CTL0 0x1090 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HISR4 0x1094 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_DATA_CPU_CTL1 0x1094 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HIMR5 0x1098 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXDMA_STOP_HIMR 0x1098 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HISR5 0x109C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXDMA_STOP_HISR 0x109C +#define REG_TXDMA_START_HIMR 0x10A0 +#define REG_TXDMA_START_HISR 0x10A4 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_NFC_PAD_CTRL 0x10A8 + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_NFCPAD_CTRL 0x10A8 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_HIMR2 0x10B0 +#define REG_HISR2 0x10B4 +#define REG_HIMR3 0x10B8 +#define REG_HISR3 0x10BC +#define REG_SW_MDIO 0x10C0 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_SW_FLUSH 0x10C4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_DBG_GPIO_BMUX 0x10C8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HIMR_7 0x10C8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_FPGA_TAG 0x10CC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HISR_7 0x10CC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_WL_DSS_CTRL0 0x10D0 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_H2C_PKT_READADDR 0x10D0 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_WL_DSS_STATUS0 0x10D4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_H2C_PKT_WRITEADDR 0x10D4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_WL_DSS_CTRL1 0x10D8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MEM_PWR_CRTL 0x10D8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_WL_DSS_STATUS1 0x10DC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FW_DRV_HANDSHAKE 0x10DC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_FW_DBG0 0x10E0 +#define REG_FW_DBG1 0x10E4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_FW_DBG2 0x10E8 +#define REG_FW_DBG3 0x10EC +#define REG_FW_DBG4 0x10F0 +#define REG_FW_DBG5 0x10F4 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FW_DBG6 0x10F8 +#define REG_FW_DBG7 0x10FC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_CR_EXT 0x1100 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TC9_CTRL 0x1104 +#define REG_TC10_CTRL 0x1108 +#define REG_TC11_CTRL 0x110C +#define REG_TC12_CTRL 0x1110 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_FWFF 0x1114 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_RXFF_PTR_V1 0x1118 +#define REG_RXFF_WTR_V1 0x111C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_FE2IMR 0x1120 +#define REG_FE2ISR 0x1124 +#define REG_FE3IMR 0x1128 +#define REG_FE3ISR 0x112C +#define REG_FE4IMR 0x1130 +#define REG_FE4ISR 0x1134 +#define REG_FT1IMR 0x1138 +#define REG_FT1ISR 0x113C +#define REG_SPWR0 0x1140 +#define REG_SPWR1 0x1144 +#define REG_SPWR2 0x1148 +#define REG_SPWR3 0x114C +#define REG_POWSEQ 0x1150 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TC7_CTRL_V1 0x1158 +#define REG_TC8_CTRL_V1 0x115C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_RXBCN_TBTT_INTERVAL_PORT0TO3 0x1160 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_RX_BCN_TBTT_ITVL0 0x1160 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_RXBCN_TBTT_INTERVAL_PORT4 0x1164 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_RX_BCN_TBTT_ITVL1 0x1164 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_FWIMR1 0x1168 +#define REG_FWISR1 0x116C +#define REG_FWIMR2 0x1170 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_IO_WRAP_ERR_FLAG 0x1170 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_FWISR2 0x1174 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FWIMR3 0x1178 +#define REG_FWISR3 0x117C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_SPEED_SENSOR 0x1180 +#define REG_SPEED_SENSOR1 0x1184 +#define REG_SPEED_SENSOR2 0x1188 +#define REG_SPEED_SENSOR3 0x118C +#define REG_SPEED_SENSOR4 0x1190 +#define REG_SPEED_SENSOR5 0x1194 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_RXPKTBUF_1_MAX_ADDR 0x1198 +#define REG_RXFWBUF_1_MAX_ADDR 0x119C +#define REG_IO_WRAP_ERR_FLAG_V1 0x11A0 +#define REG_RXPKTBUF_1_READ 0x11A4 +#define REG_RXPKTBUF_1_WRITE 0x11A8 +#define REG_BUFF_DBGUG 0x11AC +#define REG_RFE_CTRL_PAD_E2 0x11B0 +#define REG_RFE_CTRL_PAD_SR 0x11B4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +#define REG_EXT_QUEUE_REG 0x11C0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_H2C_PRIORITY_SEL 0x11C0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +#define REG_COUNTER_CONTROL 0x11C4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_COUNTER_CTRL 0x11C4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +#define REG_COUNTER_TH 0x11C8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_COUNTER_THRESHOLD 0x11C8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_COUNTER_SET 0x11CC +#define REG_COUNTER_OVERFLOW 0x11D0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +#define REG_TDE_LEN_TH 0x11D4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_TXDMA_LEN_THRESHOLD 0x11D4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +#define REG_RDE_LEN_TH 0x11D8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_RXDMA_LEN_THRESHOLD 0x11D8 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814AMP_SUPPORT) + +#define REG_PCIE_EXEC_TIME 0x11DC + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PCIE_EXEC_TIME_THRESHOLD 0x11DC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_FT2IMR 0x11E0 +#define REG_FT2ISR 0x11E4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_MSG2 0x11F0 +#define REG_MSG3 0x11F4 +#define REG_MSG4 0x11F8 +#define REG_MSG5 0x11FC +#define REG_DDMA_CH0SA 0x1200 +#define REG_DDMA_CH0DA 0x1204 +#define REG_DDMA_CH0CTRL 0x1208 +#define REG_DDMA_CH1SA 0x1210 +#define REG_DDMA_CH1DA 0x1214 +#define REG_DDMA_CH1CTRL 0x1218 +#define REG_DDMA_CH2SA 0x1220 +#define REG_DDMA_CH2DA 0x1224 +#define REG_DDMA_CH2CTRL 0x1228 +#define REG_DDMA_CH3SA 0x1230 +#define REG_DDMA_CH3DA 0x1234 +#define REG_DDMA_CH3CTRL 0x1238 +#define REG_DDMA_CH4SA 0x1240 +#define REG_DDMA_CH4DA 0x1244 +#define REG_DDMA_CH4CTRL 0x1248 +#define REG_DDMA_CH5SA 0x1250 +#define REG_DDMA_CH5DA 0x1254 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_REG_DDMA_CH5CTRL 0x1258 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DDMA_CH5CTRL 0x1258 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_DDMA_INT_MSK 0x12E0 +#define REG_DDMA_CHSTATUS 0x12E8 +#define REG_DDMA_CHKSUM 0x12F0 +#define REG_DDMA_MONITOR 0x12FC + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_STC_INT_CS 0x1300 +#define REG_ST_INT_CFG 0x1304 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH4_ACH5_TXBD_NUM 0x130C + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_CMU_DLY_CTRL 0x1310 +#define REG_CMU_DLY_CFG 0x1314 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FWCMDQ_TXBD_IDX 0x1318 +#define REG_P0HI8Q_TXBD_IDX 0x131C + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_H2CQ_TXBD_DESA 0x1320 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_H2CQ_TXBD_DESA_L 0x1320 +#define REG_H2CQ_TXBD_DESA_H 0x1324 + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_H2CQ_TXBD_NUM 0x1328 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_H2CQ_TXBD_IDX 0x132C + +#endif + +#if (HALMAC_8192F_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_H2CQ_CSR 0x1330 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI9Q_TXBD_IDX 0x1334 +#define REG_P0HI10Q_TXBD_IDX 0x1338 +#define REG_P0HI11Q_TXBD_IDX 0x133C +#define REG_P0HI12Q_TXBD_IDX 0x1340 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_CPL_BUFFER_MONITOR 0x1344 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI13Q_TXBD_IDX 0x1344 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_PTM_LOCAL_CLOCK 0x1348 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI14Q_TXBD_IDX 0x1348 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_PTM_LOCAL_CLOCK_H 0x134C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_P0HI15Q_TXBD_IDX 0x134C + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_TSFT_PTM_DIFF 0x1350 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_AXI_EXCEPT_CS 0x1350 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_CHANGE_PCIE_SPEED 0x1350 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_PTM_CTRL_STATUS 0x1354 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_AXI_EXCEPT_TIME 0x1354 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DEBUG_STATE1 0x1354 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_QUEUE_HEADER_CUR_REMAIN 0x1358 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI8Q_TXBD_IDX 0x1358 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DEBUG_STATE2 0x1358 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_QUEUE_HEADER_MIN_REMAIN 0x135C + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI9Q_TXBD_IDX 0x135C + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_DEBUG_STATE3 0x135C + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI10Q_TXBD_IDX 0x1360 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH5_TXBD_DESA_L 0x1360 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI11Q_TXBD_IDX 0x1364 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH5_TXBD_DESA_H 0x1364 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI12Q_TXBD_IDX 0x1368 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH6_TXBD_DESA_L 0x1368 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI13Q_TXBD_IDX 0x136C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH6_TXBD_DESA_H 0x136C + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI14Q_TXBD_IDX 0x1370 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH7_TXBD_DESA_L 0x1370 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI15Q_TXBD_IDX 0x1374 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH7_TXBD_DESA_H 0x1374 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI8Q_TXBD_DESA 0x1378 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH8_TXBD_DESA_L 0x1378 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_CHNL_DMA_CFG_V1 0x137C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH8_TXBD_DESA_H 0x137C + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI9Q_TXBD_DESA 0x1380 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH9_TXBD_DESA_L 0x1380 +#define REG_ACH9_TXBD_DESA_H 0x1384 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI10Q_TXBD_DESA 0x1388 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH10_TXBD_DESA_L 0x1388 +#define REG_ACH10_TXBD_DESA_H 0x138C + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI11Q_TXBD_DESA 0x1390 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH11_TXBD_DESA_L 0x1390 +#define REG_ACH11_TXBD_DESA_H 0x1394 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI12Q_TXBD_DESA 0x1398 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH12_TXBD_DESA_L 0x1398 +#define REG_ACH12_TXBD_DESA_H 0x139C + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI13Q_TXBD_DESA 0x13A0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH13_TXBD_DESA_L 0x13A0 +#define REG_ACH13_TXBD_DESA_H 0x13A4 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI14Q_TXBD_DESA 0x13A8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI0Q_TXBD_DESA_L 0x13A8 +#define REG_HI0Q_TXBD_DESA_H 0x13AC + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI15Q_TXBD_DESA 0x13B0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI1Q_TXBD_DESA_L 0x13B0 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PCIE_HISR0_V1 0x13B4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI1Q_TXBD_DESA_H 0x13B4 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI8Q_TXBD_NUM 0x13B8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI2Q_TXBD_DESA_L 0x13B8 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI9Q_TXBD_NUM 0x13BA +#define REG_HI10Q_TXBD_NUM 0x13BC + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PCIE_HISR1_V1 0x13BC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI2Q_TXBD_DESA_H 0x13BC + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI11Q_TXBD_NUM 0x13BE +#define REG_HI12Q_TXBD_NUM 0x13C0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI3Q_TXBD_DESA_L 0x13C0 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI13Q_TXBD_NUM 0x13C2 +#define REG_HI14Q_TXBD_NUM 0x13C4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI3Q_TXBD_DESA_H 0x13C4 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_HI15Q_TXBD_NUM 0x13C6 +#define REG_HIQ_DMA_STOP 0x13C8 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI4Q_TXBD_DESA_L 0x13C8 +#define REG_HI4Q_TXBD_DESA_H 0x13CC +#define REG_HI5Q_TXBD_DESA_L 0x13D0 +#define REG_HI5Q_TXBD_DESA_H 0x13D4 +#define REG_HI6Q_TXBD_DESA_L 0x13D8 +#define REG_HI6Q_TXBD_DESA_H 0x13DC +#define REG_HI7Q_TXBD_DESA_L 0x13E0 +#define REG_HI7Q_TXBD_DESA_H 0x13E4 +#define REG_ACH8_ACH9_TXBD_NUM 0x13E8 +#define REG_ACH10_ACH11_TXBD_NUM 0x13EC +#define REG_ACH12_ACH13_TXBD_NUM 0x13F0 + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_OLD_DEHANG 0x13F4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_ACH4_TXBD_DESA_L 0x13F8 +#define REG_ACH4_TXBD_DESA_H 0x13FC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_Q0_Q1_INFO 0x1400 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_ARFR6 0x1400 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MU_OFFSET 0x1400 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_Q2_Q3_INFO 0x1404 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_ARFRH6 0x1404 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_Q4_Q5_INFO 0x1408 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_ARFR7 0x1408 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_Q6_Q7_INFO 0x140C + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_ARFRH7 0x140C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_MGQ_HIQ_INFO 0x1410 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_ARFR8 0x1410 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || \ + HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_CMDQ_BCNQ_INFO 0x1414 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_ARFRH8 0x1414 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_USEREG_SETTING 0x1420 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_LOOPBACK_OPTION 0x1420 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_AESIV_SETTING 0x1424 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BF0_TIME_SETTING 0x1428 +#define REG_BF1_TIME_SETTING 0x142C +#define REG_BF_TIMEOUT_EN 0x1430 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID_RELEASE0 0x1434 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MACID_RELEASE_INFO 0x1434 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID_RELEASE1 0x1438 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MACID_RELEASE_SUCCESS_INFO 0x1438 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID_RELEASE2 0x143C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MACID_RELEASE_CTRL 0x143C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID_RELEASE3 0x1440 +#define REG_MACID_RELEASE_SETTING 0x1444 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_FAST_EDCA_VOVI_SETTING 0x1448 +#define REG_FAST_EDCA_BEBK_SETTING 0x144C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID_DROP0 0x1450 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MACID_DROP_INFO 0x1450 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID_DROP1 0x1454 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MACID_DROP_CTRL 0x1454 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID_DROP2 0x1458 +#define REG_MACID_DROP3 0x145C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_R_MACID_RELEASE_SUCCESS_0 0x1460 +#define REG_R_MACID_RELEASE_SUCCESS_1 0x1464 +#define REG_R_MACID_RELEASE_SUCCESS_2 0x1468 +#define REG_R_MACID_RELEASE_SUCCESS_3 0x146C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_MGG_FIFO_CRTL 0x1470 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MGQ_FIFO_WRITE_POINTER 0x1470 +#define REG_MGQ_FIFO_READ_POINTER 0x1472 +#define REG_MGQ_FIFO_ENABLE 0x1472 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_MGG_FIFO_INT 0x1474 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MGQ_FIFO_RELEASE_INT_MASK 0x1474 +#define REG_MGQ_FIFO_RELEASE_INT_FLAG 0x1476 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_MGG_FIFO_LIFETIME 0x1478 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MGQ_FIFO_VALID_MAP 0x1478 +#define REG_MGQ_FIFO_LIFETIME 0x147A + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET 0x147C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SHCUT_SETTING 0x1480 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PKT_TRANS 0x1480 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SHCUT_LLC_ETH_TYPE0 0x1484 +#define REG_SHCUT_LLC_ETH_TYPE1 0x1488 +#define REG_SHCUT_LLC_OUI0 0x148C +#define REG_SHCUT_LLC_OUI1 0x1490 +#define REG_SHCUT_LLC_OUI2 0x1494 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_SHCUT_LLC_OUI3 0x1498 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FWCMDQ_CTRL 0x14A0 +#define REG_FWCMDQ_PAGE 0x14A4 +#define REG_FWCMDQ_INFO 0x14A8 +#define REG_FWCMDQ_HOLD_PKTNUM 0x14AC + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MU_TX_CTL 0x14C0 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_MU_TX_CTRL 0x14C0 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MU_STA_GID_VLD 0x14C4 +#define REG_MU_STA_USER_POS_INFO 0x14C8 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MU_STA_USER_POS_INFO_H 0x14CC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_CHNL_INFO_CTRL 0x14D0 + +#endif + +#if (HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_MU_TRX_DBG_CNT 0x14D0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_CHNL_IDLE_TIME 0x14D4 +#define REG_CHNL_BUSY_TIME 0x14D8 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MU_TRX_DBG_CNT_V1 0x14DC + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_NEW_EDCA_CTRL 0x14F0 + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define REG_SU_DURATION 0x14F0 +#define REG_MU_DURATION 0x14F2 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_SWPS_CTRL 0x14F4 + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define REG_HW_NDPA_RTY_LIMIT 0x14F4 + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_SWPS_PKT_TH 0x14F6 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8814B_SUPPORT) + +#define REG_SWPS_TIME_TH 0x14F8 +#define REG_MACID_SWPS_EN 0x14FC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_CPUMGQ_TX_TIMER 0x1500 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PORT_CTRL_SEL 0x1500 +#define REG_PORT_CTRL_CFG 0x1501 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PS_TIMER_A 0x1504 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TBTT_PROHIBIT_CFG 0x1504 +#define REG_DRVERLYINT_CFG 0x1507 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PS_TIMER_B 0x1508 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BCNDMATIM_CFG 0x1508 +#define REG_CTWND_CFG 0x1509 +#define REG_BCNIVLCUNT_CFG 0x150A +#define REG_EARLY_128US_CFG 0x150B + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PS_TIMER_C 0x150C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TSFTR_SYNC_OFFSET_CFG 0x150C +#define REG_TSFTR_SYNC_CTRL_CFG 0x150F + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL 0x1510 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BCN_SPACE_CFG 0x1510 +#define REG_EARLY_INT_ADJUST_CFG 0x1512 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_CPUMGQ_TX_TIMER_EARLY 0x1514 +#define REG_PS_TIMER_A_EARLY 0x1515 +#define REG_PS_TIMER_B_EARLY 0x1516 +#define REG_PS_TIMER_C_EARLY 0x1517 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_CPUMGQ_PARAMETER 0x1518 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_SW_TBTT_TSF_INFO 0x151C + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TSF_SYN_CTRL0 0x1520 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TSF_SYNC_ADJ 0x1520 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TSFTR_LOW 0x1520 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_TSF_SYN_CTRL1 0x1521 +#define REG_TSF_SYN_OFFSET0 0x1522 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TSF_SYN_OFFSET1 0x1524 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TSF_ADJ_VLAUE 0x1524 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TSFTR_HIGH 0x1524 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT) + +#define REG_TSF_SYN_OFFSET2 0x1528 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TSF_ADJ_VLAUE_2 0x1528 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BCN_ERR_CNT_MAC 0x1528 +#define REG_BCN_ERR_CNT_EDCCA 0x1529 +#define REG_BCN_ERR_CNT_CCA 0x152A +#define REG_BCN_ERR_CNT_INVALID 0x152B +#define REG_BCN_ERR_CNT_OTHERS 0x152C +#define REG_RX_BCN_TIMER 0x152D + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_TSF_SYN_COMPARE_VALUE_L 0x1530 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_TSF_SYN_COMPARE_VALUE 0x1530 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TBTT_CTN_AREA_V1 0x1530 +#define REG_BCN_MAX_ERR_V1 0x1531 +#define REG_RXTSF_OFFSET_CCK_V1 0x1532 +#define REG_RXTSF_OFFSET_OFDM_V1 0x1533 + +#endif + +#if (HALMAC_8197G_SUPPORT) + +#define REG_TSF_SYN_COMPARE_VALUE_H 0x1534 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_SUB_BCN_SPACE 0x1534 +#define REG_MBID_NUM_V1 0x1535 +#define REG_MBSSID_CTRL_V1 0x1536 +#define REG_USTIME_TSF_V1 0x1538 +#define REG_BW_CFG 0x1539 +#define REG_ATIMWND_CFG 0x153A +#define REG_DTIM_COUNTER_CFG 0x153B +#define REG_ATIM_DTIM_CTRL_SEL 0x153C +#define REG_ATIMUGT_V1 0x153D +#define REG_BCNDROPCTRL_V1 0x153E +#define REG_DIS_ATIM_V1 0x1540 +#define REG_HIQ_NO_LMT_EN_V1 0x1544 +#define REG_P2PPS_CTRL_V1 0x1548 +#define REG_P2PPS_SPEC_STATE_V1 0x154A +#define REG_P2PPS_STATE_V1 0x154B +#define REG_P2PPS1_CTRL_V1 0x154C +#define REG_P2PPS1_SPEC_STATE_V1 0x154E +#define REG_P2PPS1_STATE_V1 0x154F +#define REG_P2PPS2_CTRL_V1 0x1550 +#define REG_P2PPS2_SPEC_STATE_V1 0x1552 +#define REG_P2PPS2_STATE_V1 0x1553 +#define REG_P2PON_DIS_TXTIME_V1 0x1554 +#define REG_P2POFF_DIS_TXTIME_V1 0x1555 +#define REG_CHG_POWER_BCN_AREA 0x1556 +#define REG_NOA_SEL 0x1557 +#define REG_NOA_PARAM_V1 0x1558 +#define REG_NOA_PARAM_1_V1 0x155C +#define REG_NOA_PARAM_2_V1 0x1560 +#define REG_NOA_PARAM_3_V1 0x1564 +#define REG_NOA_ON_ERLY_TIME_V1 0x1568 +#define REG_NOA_OFF_ERLY_TIME_V1 0x1569 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_P2PPS_HW_AUTO_PAUSE_CTRL 0x156C +#define REG_P2PPS1_HW_AUTO_PAUSE_CTRL 0x1570 +#define REG_P2PPS2_HW_AUTO_PAUSE_CTRL 0x1574 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_RX_TBTT_SHIFT 0x1578 +#define REG_FREERUN_CNT_LOW 0x1580 +#define REG_FREERUN_CNT_HIGH 0x1584 +#define REG_CPUMGQ_TX_TIMER_V1 0x1588 +#define REG_PS_TIMER_0 0x158C +#define REG_PS_TIMER_1 0x1590 +#define REG_PS_TIMER_2 0x1594 +#define REG_PS_TIMER_3 0x1598 +#define REG_PS_TIMER_4 0x159C +#define REG_PS_TIMER_5 0x15A0 +#define REG_PS_TIMER_01_CTRL 0x15A4 +#define REG_PS_TIMER_23_CTRL 0x15A8 +#define REG_PS_TIMER_45_CTRL 0x15AC +#define REG_CPUMGQ_FREERUN_TIMER_CTRL 0x15B0 +#define REG_CPUMGQ_PROHIBIT 0x15B4 +#define REG_TIMER_COMPARE 0x15C0 +#define REG_TIMER_COMPARE_VALUE_LOW 0x15C4 +#define REG_TIMER_COMPARE_VALUE_HIGH 0x15C8 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_SCHEDULER_COUNTER 0x15D0 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BCN_PSR_RPT2 0x1600 +#define REG_BCN_PSR_RPT3 0x1604 +#define REG_BCN_PSR_RPT4 0x1608 +#define REG_A1_ADDR_MASK 0x160C + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_RXPSF_CTRL 0x1610 +#define REG_RXPSF_TYPE_CTRL 0x1614 +#define REG_CAM_ACCESS_CTRL 0x1618 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_HT_SND_REF_RATE 0x161C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_CUT_AMSDU_CTRL 0x161C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_MACID2 0x1620 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID2_H 0x1624 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BSSID2 0x1628 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BSSID2_H 0x162C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_MACID3 0x1630 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID3_H 0x1634 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BSSID3 0x1638 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BSSID3_H 0x163C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_MACID4 0x1640 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MACID4_H 0x1644 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || \ + HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_BSSID4 0x1648 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_BSSID4_H 0x164C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_NOA_REPORT 0x1650 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_NOA_REPORT_1 0x1654 +#define REG_NOA_REPORT_2 0x1658 +#define REG_NOA_REPORT_3 0x165C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PWRBIT_SETTING 0x1660 + +#endif + +#if (HALMAC_8822B_SUPPORT) + +#define REG_MACRX_HANG_TIMER_CONTROL 0x1661 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_GENERAL_OPTION 0x1664 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define REG_RXAI_CTRL 0x1668 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_FWPHYFF_RCR 0x1668 +#define REG_ADDRCAM_WRITE_CONTENT 0x166C +#define REG_ADDRCAM_READ_CONTENT 0x1670 +#define REG_ADDRCAM_CFG 0x1674 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_CSI_RRSR 0x1678 + +#endif + +#if (HALMAC_8198F_SUPPORT) + +#define REG_WMAC_CSI_FRAME_RRSR_SETTING 0x1678 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822B_SUPPORT) + +#define REG_WMAC_MU_BF_OPTION 0x167C + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_MU_BF_OPTION 0x167C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT) + +#define REG_WMAC_PAUSE_BB_CLR_TH 0x167D + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT) + +#define REG_WMAC_MU_ARB 0x167E + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG__WMAC_MULBK_BUF 0x167E + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_WMAC_MULBK_BUF 0x167E + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_MU_OPTION 0x167F +#define REG_WMAC_MU_BF_CTL 0x1680 +#define REG_WMAC_MU_BFRPT_PARA 0x1682 +#define REG_WMAC_ASSOCIATED_MU_BFMEE2 0x1684 +#define REG_WMAC_ASSOCIATED_MU_BFMEE3 0x1686 +#define REG_WMAC_ASSOCIATED_MU_BFMEE4 0x1688 +#define REG_WMAC_ASSOCIATED_MU_BFMEE5 0x168A +#define REG_WMAC_ASSOCIATED_MU_BFMEE6 0x168C +#define REG_WMAC_ASSOCIATED_MU_BFMEE7 0x168E + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_BB_STOP_RX_COUNTER 0x1690 +#define REG_WMAC_PLCP_MONITOR 0x1694 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_PLCP_MONITOR_MUTX 0x1698 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_WMAC_DEBUG_PORT 0x1698 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WMAC_CSIDMA_CFG 0x169C + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_0 0x16A0 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_0_H 0x16A4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_1 0x16A8 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_1_H 0x16AC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_2 0x16B0 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_2_H 0x16B4 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_3 0x16B8 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_3_H 0x16BC + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_4 0x16C0 + +#endif + +#if (HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_TRANSMIT_ADDRSS_4_H 0x16C4 + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define REG_SND_AID12 0x16D0 +#define REG_SND_PKT_INFO 0x16D2 + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822B_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1 0x1700 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1 0x1704 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1 0x1708 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_BIST_RSTN0 0x2100 +#define REG_BIST_RSTN2 0x2108 +#define REG_BIST_MODE_NRML0 0x2110 +#define REG_BIST_MODE_NRML1 0x2114 +#define REG_BIST_MODE_NRML2 0x2118 +#define REG_BIST_MODE_NRML3 0x211C +#define REG_BIST_DONE_NRML_MAC 0x2150 +#define REG_BIST_DONE_NRML1 0x2158 +#define REG_BIST_DONE_DRF_MAC 0x2160 +#define REG_BIST_DONE_DRF 0x2164 +#define REG_BIST_DONE_DRF1 0x2168 +#define REG_BIST_FAIL_NRML_MAC 0x2170 +#define REG_BIST_FAIL_NRML 0x2174 +#define REG_BIST_FAIL_NRML1 0x2178 +#define REG_BIST_FAIL_NRML_MAC_V1 0x2180 +#define REG_BIST_FAIL_NRML_V1 0x2184 +#define REG_BIST_FAIL_NRML1_V1 0x2188 +#define REG_BIST_MISR_DATAOUT 0x2190 +#define REG_BIST_MISR_DATAOUT1 0x2194 +#define REG_BIST_MISR_DATAOUT_CPU 0x2198 +#define REG_BIST_MISR_DATAOUT_CPU1 0x219C +#define REG_BIST_MISR_DATAOUT_CPU2 0x21A0 +#define REG_BIST_MISR_DATOUT_CPU3 0x21A4 +#define REG_DMA_RQPN_INFO_0 0x2200 +#define REG_DMA_RQPN_INFO_1 0x2204 +#define REG_DMA_RQPN_INFO_2 0x2208 +#define REG_DMA_RQPN_INFO_3 0x220C +#define REG_DMA_RQPN_INFO_4 0x2210 +#define REG_DMA_RQPN_INFO_5 0x2214 +#define REG_DMA_RQPN_INFO_6 0x2218 +#define REG_DMA_RQPN_INFO_7 0x221C +#define REG_DMA_RQPN_INFO_8 0x2220 +#define REG_DMA_RQPN_INFO_9 0x2224 +#define REG_DMA_RQPN_INFO_10 0x2228 +#define REG_DMA_RQPN_INFO_11 0x222C +#define REG_DMA_RQPN_INFO_12 0x2230 +#define REG_DMA_RQPN_INFO_13 0x2234 +#define REG_DMA_RQPN_INFO_14 0x2238 +#define REG_DMA_RQPN_INFO_15 0x223C +#define REG_DMA_RQPN_INFO_16 0x2240 +#define REG_HWAMSDU_CTL1 0x2250 +#define REG_HWAMSDU_CTL2 0x2254 +#define REG_HI8Q_TXBD_DESA_L 0x2300 +#define REG_HI8Q_TXBD_DESA_H 0x2304 +#define REG_HI9Q_TXBD_DESA_L 0x2308 +#define REG_HI9Q_TXBD_DESA_H 0x230C +#define REG_HI10Q_TXBD_DESA_L 0x2310 +#define REG_HI10Q_TXBD_DESA_H 0x2314 +#define REG_HI11Q_TXBD_DESA_L 0x2318 +#define REG_HI11Q_TXBD_DESA_H 0x231C +#define REG_HI12Q_TXBD_DESA_L 0x2320 +#define REG_HI12Q_TXBD_DESA_H 0x2324 +#define REG_HI13Q_TXBD_DESA_L 0x2328 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_H2CQ_TXBD_IDX_V1 0x232C + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_HI13Q_TXBD_DESA_H 0x232C +#define REG_HI14Q_TXBD_DESA_L 0x2330 +#define REG_HI14Q_TXBD_DESA_H 0x2334 +#define REG_HI15Q_TXBD_DESA_L 0x2338 +#define REG_HI15Q_TXBD_DESA_H 0x233C +#define REG_HI16Q_TXBD_DESA_L 0x2340 +#define REG_HI16Q_TXBD_DESA_H 0x2344 +#define REG_HI17Q_TXBD_DESA_L 0x2348 +#define REG_HI17Q_TXBD_DESA_H 0x234C +#define REG_HI18Q_TXBD_DESA_L 0x2350 +#define REG_HI18Q_TXBD_DESA_H 0x2354 +#define REG_HI19Q_TXBD_DESA_L 0x2358 +#define REG_HI19Q_TXBD_DESA_H 0x235C +#define REG_BD_RWPTR_CLR6 0x2364 +#define REG_P0HI16Q_TXBD_IDX 0x2370 +#define REG_P0HI17Q_TXBD_IDX 0x2374 +#define REG_P0HI18Q_TXBD_IDX 0x2378 +#define REG_P0HI19Q_TXBD_IDX 0x237C +#define REG_P0HI16Q_HI17Q_TXBD_NUM 0x2380 +#define REG_P0HI18Q_HI19Q_TXBD_NUM 0x2384 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PCIE_HISR2_V1 0x23B4 + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_HISR0 0x23B4 + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define REG_PCIE_HISR3_V1 0x23BC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_PCIE_HISR1 0x23BC +#define REG_P0HI8Q_HI9Q_TXBD_NUM 0x23C0 +#define REG_P0HI10Q_HI11Q_TXBD_NUM 0x23C4 +#define REG_P0HI12Q_HI13Q_TXBD_NUM 0x23C8 +#define REG_P0HI14Q_HI15Q_TXBD_NUM 0x23CC +#define REG_ACH6_ACH7_TXBD_NUM 0x23F0 + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define REG_BF0_TIME_SETTING_V1 0x2428 +#define REG_BF1_TIME_SETTING_V1 0x242C +#define REG_BF_TIMEOUT_EN_V1 0x2430 +#define REG_MACID_RELEASE0_V1 0x2434 +#define REG_MACID_RELEASE1_V1 0x2438 +#define REG_MACID_RELEASE2_V1 0x243C +#define REG_MACID_RELEASE3_V1 0x2440 +#define REG_MACID_RELEASE_SETTING_V1 0x2444 +#define REG_FAST_EDCA_VOVI_SETTING_V1 0x2448 +#define REG_FAST_EDCA_BEBK_SETTING_V1 0x244C +#define REG_R_MACID_RELEASE_SUCCESS_0_V1 0x2460 +#define REG_R_MACID_RELEASE_SUCCESS_1_V1 0x2464 +#define REG_R_MACID_RELEASE_SUCCESS_2_V1 0x2468 +#define REG_R_MACID_RELEASE_SUCCESS_3_V1 0x246C +#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_V1 0x247C +#define REG_NAN_INFO0 0x2480 +#define REG_NAN_INFO1 0x2484 +#define REG_NAN_INFO2 0x2488 +#define REG_NAN_INFO3 0x248C +#define REG_NAN_INFO4 0x2490 +#define REG_NAN_INFO5 0x2494 +#define REG_NAN_INFO6 0x2498 +#define REG_NAN_INFO7 0x249C +#define REG_NAN_INFO8 0x24A0 +#define REG_NAN_INFO9 0x24A4 +#define REG_CHNL_INFO_CTRL_V1 0x24D0 +#define REG_CHNL_IDLE_TIME_V1 0x24D4 +#define REG_CHNL_BUSY_TIME_V1 0x24D8 +#define REG_SWPS_CTRL_V1 0x24F4 +#define REG_SWPS_PKT_TH_V1 0x24F6 +#define REG_SWPS_TIME_TH_V1 0x24F8 +#define REG_MACID_SWPS_EN_V1 0x24FC + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define REG_TXPAGE_INT_CTRL_0 0x3200 +#define REG_TXPAGE_INT_CTRL_1 0x3204 +#define REG_TXPAGE_INT_CTRL_2 0x3208 +#define REG_TXPAGE_INT_CTRL_3 0x320C +#define REG_TXPAGE_INT_CTRL_4 0x3210 +#define REG_TXPAGE_INT_CTRL_5 0x3214 +#define REG_TXPAGE_INT_CTRL_6 0x3218 +#define REG_TXPAGE_INT_CTRL_7 0x321C +#define REG_TXPAGE_INT_CTRL_8 0x3220 +#define REG_TXPAGE_INT_CTRL_9 0x3224 +#define REG_TXPAGE_INT_CTRL_10 0x3228 +#define REG_TXPAGE_INT_CTRL_11 0x322C +#define REG_TXPAGE_INT_CTRL_12 0x3230 +#define REG_TXPAGE_INT_CTRL_13 0x3234 +#define REG_TXPAGE_INT_CTRL_14 0x3238 +#define REG_TXPAGE_INT_CTRL_15 0x323C +#define REG_TXPAGE_INT_CTRL_16 0x3240 +#define REG_ACH4_TXBD_IDX 0x3340 +#define REG_ACH5_TXBD_IDX 0x3344 +#define REG_ACH6_TXBD_IDX 0x3348 +#define REG_ACH7_TXBD_IDX 0x334C +#define REG_ACH8_TXBD_IDX 0x3350 +#define REG_ACH9_TXBD_IDX 0x3354 +#define REG_ACH10_TXBD_IDX 0x3358 +#define REG_ACH11_TXBD_IDX 0x335C +#define REG_ACH12_TXBD_IDX 0x3360 +#define REG_ACH13_TXBD_IDX 0x3364 +#define REG_AC_CHANNEL0_WEIGHT 0x3368 +#define REG_AC_CHANNEL1_WEIGHT 0x3369 +#define REG_AC_CHANNEL2_WEIGHT 0x336A +#define REG_AC_CHANNEL3_WEIGHT 0x336B +#define REG_AC_CHANNEL4_WEIGHT 0x336C +#define REG_AC_CHANNEL5_WEIGHT 0x336D +#define REG_AC_CHANNEL6_WEIGHT 0x336E +#define REG_AC_CHANNEL7_WEIGHT 0x336F +#define REG_AC_CHANNEL8_WEIGHT 0x3370 +#define REG_AC_CHANNEL9_WEIGHT 0x3371 +#define REG_AC_CHANNEL10_WEIGHT 0x3372 +#define REG_AC_CHANNEL11_WEIGHT 0x3373 +#define REG_AC_CHANNEL12_WEIGHT 0x3374 +#define REG_AC_CHANNEL13_WEIGHT 0x3375 +#define REG_PCIE_HISR2 0x33B4 +#define REG_PCIE_HISR3 0x33BC + +#endif + +/* ----------------------------------------------------- */ +/* */ +/* 0xFB00h ~ 0xFCFFh TX/RX packet buffer affress */ +/* */ +/* ----------------------------------------------------- */ +#define REG_RXPKTBUF_STARTADDR 0xFB00 +#define REG_TXPKTBUF_STARTADDR 0xFC00 + +/* ----------------------------------------------------- */ +/* */ +/* 0xFD00h ~ 0xFDFFh 8051 CPU Local REG */ +/* */ +/* ----------------------------------------------------- */ +#define REG_SYS_CTRL 0xFD00 +#define REG_PONSTS_RPT1 0xFD01 +#define REG_PONSTS_RPT2 0xFD02 +#define REG_PONSTS_RPT3 0xFD03 +#define REG_PONSTS_RPT4 0xFD04 /* 0x84 */ +#define REG_PONSTS_RPT5 0xFD05 /* 0x85 */ +#define REG_8051ERRFLAG 0xFD08 +#define REG_8051ERRFLAG_MASK 0xFD09 +#define REG_TXADDRH 0xFD10 /* Tx Packet High Address */ +#define REG_RXADDRH 0xFD11 /* Rx Packet High Address */ +#define REG_TXADDRH_EXT 0xFD12 + +#define REG_U3_STATE 0xFD48 + +/* for MAILBOX */ +#define REG_OUTDATA0 0xFD50 +#define REG_OUTDATA1 0xFD54 +#define REG_OUTRDY 0xFD58 /* bit[0] : OutReady, bit[1] : OutEmptyIntEn */ + +#define REG_INDATA0 0xFD60 +#define REG_INDATA1 0xFD64 +#define REG_INRDY 0xFD68 /* bit[0] : InReady, bit[1] : InRdyIntEn */ + +/* MCU ERROR debug REG */ +#define REG_MCUERR_PCLSB 0xFD90 /* PC[7:0] */ +#define REG_MCUERR_PCMSB 0xFD91 /* PC[15:8] */ +#define REG_MCUERR_ACC 0xFD92 +#define REG_MCUERR_B 0xFD93 +#define REG_MCUERR_DPTRLSB 0xFD94 /* DPTR[7:0] */ +#define REG_MCUERR_DPTRMSB 0xFD95 /* DPTR[15:8] */ +#define REG_MCUERR_SP 0xFD96 /* SP[7:0] */ +#define REG_MCUERR_IE 0xFD97 /* IE[7:0] */ +#define REG_MCUERR_EIE 0xFD98 /* EIE[7:0] */ +#define REG_VERA_SIM 0xFD9F +/* 0xFD99~0xFD9F are reserved.. */ + +/* ----------------------------------------------------- */ +/* */ +/* 0xFE00h ~ 0xFEFFh USB Configuration */ +/* */ +/* ----------------------------------------------------- */ + +/* RTS5101 USB Register Definition */ +#define REG_USB_SETUP_DEC_INT 0xFE00 +#define REG_USB_DMACTL 0xFE01 +#define REG_USB_IRQSTAT0 0xFE02 +#define REG_USB_IRQSTAT1 0xFE03 +#define REG_USB_IRQEN0 0xFE04 +#define REG_USB_IRQEN1 0xFE05 +#define REG_USB_AUTOPTRL 0xFE06 +#define REG_USB_AUTOPTRH 0xFE07 +#define REG_USB_AUTODAT 0xFE08 + +#define REG_USB_SCRATCH0 0xFE09 +#define REG_USB_SCRATCH1 0xFE0A +#define REG_USB_SEEPROM 0xFE0B +#define REG_USB_GPIO0 0xFE0C +#define REG_USB_GPIO0DIR 0xFE0D +#define REG_USB_CLKSEL 0xFE0E +#define REG_USB_BOOTCTL 0xFE0F + +#define REG_USB_USBCTL 0xFE10 +#define REG_USB_USBSTAT 0xFE11 +#define REG_USB_DEVADDR 0xFE12 +#define REG_USB_USBTEST 0xFE13 +#define REG_USB_FNUM0 0xFE14 +#define REG_USB_FNUM1 0xFE15 + +#define REG_USB_EP_IDX 0xFE20 +#define REG_USB_EP_CFG 0xFE21 +#define REG_USB_EP_CTL 0xFE22 +#define REG_USB_EP_STAT 0xFE23 +#define REG_USB_EP_IRQ 0xFE24 +#define REG_USB_EP_IRQEN 0xFE25 +#define REG_USB_EP_MAXPKT0 0xFE26 +#define REG_USB_EP_MAXPKT1 0xFE27 +#define REG_USB_EP_DAT 0xFE28 +#define REG_USB_EP_BC0 0xFE29 +#define REG_USB_EP_BC1 0xFE2A +#define REG_USB_EP_TC0 0xFE2B +#define REG_USB_EP_TC1 0xFE2C +#define REG_USB_EP_TC2 0xFE2D +#define REG_USB_EP_CTL2 0xFE2E + +#define REG_USB_INFO 0xFE17 +#define REG_USB_SPECIAL_OPTION 0xFE55 +#define REG_USB_DMA_AGG_TO 0xFE5B +#define REG_USB_AGG_TO 0xFE5C +#define REG_USB_AGG_TH 0xFE5D + +#define REG_USB_VID 0xFE60 +#define REG_USB_PID 0xFE62 +#define REG_USB_OPT 0xFE64 +#define REG_USB_CONFIG 0xFE65 + +#define REG_USB_PHY_PARA1 0xFE68 +#define REG_USB_PHY_PARA2 0xFE69 +#define REG_USB_PHY_PARA3 0xFE6A +#define REG_USB_PHY_PARA4 0xFE6B +#define REG_USB_OPT2 0xFE6C +#define REG_USB_MAC_ADDR 0xFE70 +#define REG_USB_MANUFACTURE_SETTING 0xFE80 +#define REG_USB_PRODUCT_STRING 0xFEA0 +#define REG_USB_SERIAL_NUMBER_STRING 0xFED0 + +#define REG_USB_ALTERNATE_SETTING 0xFE4F +#define REG_USB_INT_BINTERVAL 0xFE6E +#define REG_USB_GPS_EP_CONFIG 0xFE6D + +#endif /* __HALMAC_COM_REG_H__ */ diff --git a/hal/halmac/halmac_reg_8197f.h b/hal/halmac/halmac_reg_8197f.h new file mode 100644 index 0000000..dd1985b --- /dev/null +++ b/hal/halmac/halmac_reg_8197f.h @@ -0,0 +1,703 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_REG_8197F_H +#define __INC_HALMAC_REG_8197F_H + +#define REG_SYS_ISO_CTRL_8197F 0x0000 +#define REG_SYS_FUNC_EN_8197F 0x0002 +#define REG_SYS_PW_CTRL_8197F 0x0004 +#define REG_SYS_CLK_CTRL_8197F 0x0008 +#define REG_SYS_EEPROM_CTRL_8197F 0x000A +#define REG_EE_VPD_8197F 0x000C +#define REG_SYS_SWR_CTRL1_8197F 0x0010 +#define REG_SYS_SWR_CTRL2_8197F 0x0014 +#define REG_SYS_SWR_CTRL3_8197F 0x0018 +#define REG_RSV_CTRL_8197F 0x001C +#define REG_RF0_CTRL_8197F 0x001F +#define REG_AFE_LDO_CTRL_8197F 0x0020 +#define REG_AFE_CTRL1_8197F 0x0024 +#define REG_AFE_CTRL2_8197F 0x0028 +#define REG_AFE_CTRL3_8197F 0x002C +#define REG_EFUSE_CTRL_8197F 0x0030 +#define REG_LDO_EFUSE_CTRL_8197F 0x0034 +#define REG_PWR_OPTION_CTRL_8197F 0x0038 +#define REG_CAL_TIMER_8197F 0x003C +#define REG_ACLK_MON_8197F 0x003E +#define REG_GPIO_MUXCFG_8197F 0x0040 +#define REG_GPIO_PIN_CTRL_8197F 0x0044 +#define REG_GPIO_INTM_8197F 0x0048 +#define REG_LED_CFG_8197F 0x004C +#define REG_FSIMR_8197F 0x0050 +#define REG_FSISR_8197F 0x0054 +#define REG_HSIMR_8197F 0x0058 +#define REG_HSISR_8197F 0x005C +#define REG_GPIO_EXT_CTRL_8197F 0x0060 +#define REG_PAD_CTRL1_8197F 0x0064 +#define REG_WL_BT_PWR_CTRL_8197F 0x0068 +#define REG_SDM_DEBUG_8197F 0x006C +#define REG_SYS_SDIO_CTRL_8197F 0x0070 +#define REG_HCI_OPT_CTRL_8197F 0x0074 +#define REG_AFE_CTRL4_8197F 0x0078 +#define REG_LDO_SWR_CTRL_8197F 0x007C +#define REG_MCUFW_CTRL_8197F 0x0080 +#define REG_MCU_TST_CFG_8197F 0x0084 +#define REG_HMEBOX_E0_E1_8197F 0x0088 +#define REG_HMEBOX_E2_E3_8197F 0x008C +#define REG_WLLPS_CTRL_8197F 0x0090 +#define REG_AFE_CTRL5_8197F 0x0094 +#define REG_GPIO_DEBOUNCE_CTRL_8197F 0x0098 +#define REG_RPWM2_8197F 0x009C +#define REG_SYSON_FSM_MON_8197F 0x00A0 +#define REG_AFE_CTRL6_8197F 0x00A4 +#define REG_PMC_DBG_CTRL1_8197F 0x00A8 +#define REG_AFE_CTRL7_8197F 0x00AC +#define REG_HIMR0_8197F 0x00B0 +#define REG_HISR0_8197F 0x00B4 +#define REG_HIMR1_8197F 0x00B8 +#define REG_HISR1_8197F 0x00BC +#define REG_DBG_PORT_SEL_8197F 0x00C0 +#define REG_PAD_CTRL2_8197F 0x00C4 +#define REG_PMC_DBG_CTRL2_8197F 0x00CC +#define REG_BIST_CTRL_8197F 0x00D0 +#define REG_BIST_RPT_8197F 0x00D4 +#define REG_MEM_CTRL_8197F 0x00D8 +#define REG_AFE_CTRL8_8197F 0x00DC +#define REG_USB_SIE_INTF_8197F 0x00E0 +#define REG_PCIE_MIO_INTF_8197F 0x00E4 +#define REG_PCIE_MIO_INTD_8197F 0x00E8 +#define REG_WLRF1_8197F 0x00EC +#define REG_SYS_CFG1_8197F 0x00F0 +#define REG_SYS_STATUS1_8197F 0x00F4 +#define REG_SYS_STATUS2_8197F 0x00F8 +#define REG_SYS_CFG2_8197F 0x00FC +#define REG_SYS_CFG3_8197F 0x1000 +#define REG_SYS_CFG4_8197F 0x1034 +#define REG_CPU_DMEM_CON_8197F 0x1080 +#define REG_HIMR2_8197F 0x10B0 +#define REG_HISR2_8197F 0x10B4 +#define REG_HIMR3_8197F 0x10B8 +#define REG_HISR3_8197F 0x10BC +#define REG_SW_MDIO_8197F 0x10C0 +#define REG_SW_FLUSH_8197F 0x10C4 +#define REG_DBG_GPIO_BMUX_8197F 0x10C8 +#define REG_FPGA_TAG_8197F 0x10CC +#define REG_WL_DSS_CTRL0_8197F 0x10D0 +#define REG_WL_DSS_CTRL1_8197F 0x10D8 +#define REG_WL_DSS_STATUS1_8197F 0x10DC +#define REG_FW_DBG0_8197F 0x10E0 +#define REG_FW_DBG1_8197F 0x10E4 +#define REG_FW_DBG2_8197F 0x10E8 +#define REG_FW_DBG3_8197F 0x10EC +#define REG_FW_DBG4_8197F 0x10F0 +#define REG_FW_DBG5_8197F 0x10F4 +#define REG_FW_DBG6_8197F 0x10F8 +#define REG_FW_DBG7_8197F 0x10FC +#define REG_CR_8197F 0x0100 +#define REG_TSF_CLK_STATE_8197F 0x0108 +#define REG_TXDMA_PQ_MAP_8197F 0x010C +#define REG_TRXFF_BNDY_8197F 0x0114 +#define REG_PTA_I2C_MBOX_8197F 0x0118 +#define REG_RXFF_BNDY_8197F 0x011C +#define REG_FE1IMR_8197F 0x0120 +#define REG_FE1ISR_8197F 0x0124 +#define REG_CPWM_8197F 0x012C +#define REG_FWIMR_8197F 0x0130 +#define REG_FWISR_8197F 0x0134 +#define REG_FTIMR_8197F 0x0138 +#define REG_FTISR_8197F 0x013C +#define REG_PKTBUF_DBG_CTRL_8197F 0x0140 +#define REG_PKTBUF_DBG_DATA_L_8197F 0x0144 +#define REG_PKTBUF_DBG_DATA_H_8197F 0x0148 +#define REG_CPWM2_8197F 0x014C +#define REG_TC0_CTRL_8197F 0x0150 +#define REG_TC1_CTRL_8197F 0x0154 +#define REG_TC2_CTRL_8197F 0x0158 +#define REG_TC3_CTRL_8197F 0x015C +#define REG_TC4_CTRL_8197F 0x0160 +#define REG_TCUNIT_BASE_8197F 0x0164 +#define REG_TC5_CTRL_8197F 0x0168 +#define REG_TC6_CTRL_8197F 0x016C +#define REG_MBIST_FAIL_8197F 0x0170 +#define REG_MBIST_START_PAUSE_8197F 0x0174 +#define REG_MBIST_DONE_8197F 0x0178 +#define REG_MBIST_FAIL_NRML_8197F 0x017C +#define REG_AES_DECRPT_DATA_8197F 0x0180 +#define REG_AES_DECRPT_CFG_8197F 0x0184 +#define REG_MACCLKFRQ_8197F 0x018C +#define REG_TMETER_8197F 0x0190 +#define REG_OSC_32K_CTRL_8197F 0x0194 +#define REG_32K_CAL_REG1_8197F 0x0198 +#define REG_C2HEVT_8197F 0x01A0 +#define REG_SW_DEFINED_PAGE1_8197F 0x01B8 +#define REG_MCUTST_I_8197F 0x01C0 +#define REG_MCUTST_II_8197F 0x01C4 +#define REG_FMETHR_8197F 0x01C8 +#define REG_HMETFR_8197F 0x01CC +#define REG_HMEBOX0_8197F 0x01D0 +#define REG_HMEBOX1_8197F 0x01D4 +#define REG_HMEBOX2_8197F 0x01D8 +#define REG_HMEBOX3_8197F 0x01DC +#define REG_LLT_INIT_8197F 0x01E0 +#define REG_LLT_INIT_ADDR_8197F 0x01E4 +#define REG_BB_ACCESS_CTRL_8197F 0x01E8 +#define REG_BB_ACCESS_DATA_8197F 0x01EC +#define REG_HMEBOX_E0_8197F 0x01F0 +#define REG_HMEBOX_E1_8197F 0x01F4 +#define REG_HMEBOX_E2_8197F 0x01F8 +#define REG_HMEBOX_E3_8197F 0x01FC +#define REG_CR_EXT_8197F 0x1100 +#define REG_FWFF_8197F 0x1114 +#define REG_RXFF_PTR_V1_8197F 0x1118 +#define REG_RXFF_WTR_V1_8197F 0x111C +#define REG_FE2IMR_8197F 0x1120 +#define REG_FE2ISR_8197F 0x1124 +#define REG_FE3IMR_8197F 0x1128 +#define REG_FE3ISR_8197F 0x112C +#define REG_FE4IMR_8197F 0x1130 +#define REG_FE4ISR_8197F 0x1134 +#define REG_FT1IMR_8197F 0x1138 +#define REG_FT1ISR_8197F 0x113C +#define REG_SPWR0_8197F 0x1140 +#define REG_SPWR1_8197F 0x1144 +#define REG_SPWR2_8197F 0x1148 +#define REG_SPWR3_8197F 0x114C +#define REG_POWSEQ_8197F 0x1150 +#define REG_TC7_CTRL_V1_8197F 0x1158 +#define REG_TC8_CTRL_V1_8197F 0x115C +#define REG_RXBCN_TBTT_INTERVAL_PORT0TO3_8197F 0x1160 +#define REG_RXBCN_TBTT_INTERVAL_PORT4_8197F 0x1164 +#define REG_EXT_QUEUE_REG_8197F 0x11C0 +#define REG_COUNTER_CONTROL_8197F 0x11C4 +#define REG_COUNTER_TH_8197F 0x11C8 +#define REG_COUNTER_SET_8197F 0x11CC +#define REG_COUNTER_OVERFLOW_8197F 0x11D0 +#define REG_TDE_LEN_TH_8197F 0x11D4 +#define REG_RDE_LEN_TH_8197F 0x11D8 +#define REG_PCIE_EXEC_TIME_8197F 0x11DC +#define REG_FT2IMR_8197F 0x11E0 +#define REG_FT2ISR_8197F 0x11E4 +#define REG_MSG2_8197F 0x11F0 +#define REG_MSG3_8197F 0x11F4 +#define REG_MSG4_8197F 0x11F8 +#define REG_MSG5_8197F 0x11FC +#define REG_FIFOPAGE_CTRL_1_8197F 0x0200 +#define REG_FIFOPAGE_CTRL_2_8197F 0x0204 +#define REG_AUTO_LLT_V1_8197F 0x0208 +#define REG_TXDMA_OFFSET_CHK_8197F 0x020C +#define REG_TXDMA_STATUS_8197F 0x0210 +#define REG_TX_DMA_DBG_8197F 0x0214 +#define REG_TQPNT1_8197F 0x0218 +#define REG_TQPNT2_8197F 0x021C +#define REG_TQPNT3_8197F 0x0220 +#define REG_TQPNT4_8197F 0x0224 +#define REG_RQPN_CTRL_1_8197F 0x0228 +#define REG_RQPN_CTRL_2_8197F 0x022C +#define REG_FIFOPAGE_INFO_1_8197F 0x0230 +#define REG_FIFOPAGE_INFO_2_8197F 0x0234 +#define REG_FIFOPAGE_INFO_3_8197F 0x0238 +#define REG_FIFOPAGE_INFO_4_8197F 0x023C +#define REG_FIFOPAGE_INFO_5_8197F 0x0240 +#define REG_H2C_HEAD_8197F 0x0244 +#define REG_H2C_TAIL_8197F 0x0248 +#define REG_H2C_READ_ADDR_8197F 0x024C +#define REG_H2C_WR_ADDR_8197F 0x0250 +#define REG_H2C_INFO_8197F 0x0254 +#define REG_RXDMA_AGG_PG_TH_8197F 0x0280 +#define REG_RXPKT_NUM_8197F 0x0284 +#define REG_RXDMA_STATUS_8197F 0x0288 +#define REG_RXDMA_DPR_8197F 0x028C +#define REG_RXDMA_MODE_8197F 0x0290 +#define REG_C2H_PKT_8197F 0x0294 +#define REG_FWFF_C2H_8197F 0x0298 +#define REG_FWFF_CTRL_8197F 0x029C +#define REG_FWFF_PKT_INFO_8197F 0x02A0 +#define REG_FC2H_INFO_8197F 0x02A4 +#define REG_DDMA_CH0SA_8197F 0x1200 +#define REG_DDMA_CH0DA_8197F 0x1204 +#define REG_DDMA_CH0CTRL_8197F 0x1208 +#define REG_DDMA_CH1SA_8197F 0x1210 +#define REG_DDMA_CH1DA_8197F 0x1214 +#define REG_DDMA_CH1CTRL_8197F 0x1218 +#define REG_DDMA_CH2SA_8197F 0x1220 +#define REG_DDMA_CH2DA_8197F 0x1224 +#define REG_DDMA_CH2CTRL_8197F 0x1228 +#define REG_DDMA_CH3SA_8197F 0x1230 +#define REG_DDMA_CH3DA_8197F 0x1234 +#define REG_DDMA_CH3CTRL_8197F 0x1238 +#define REG_DDMA_CH4SA_8197F 0x1240 +#define REG_DDMA_CH4DA_8197F 0x1244 +#define REG_DDMA_CH4CTRL_8197F 0x1248 +#define REG_DDMA_CH5SA_8197F 0x1250 +#define REG_DDMA_CH5DA_8197F 0x1254 +#define REG_REG_DDMA_CH5CTRL_8197F 0x1258 +#define REG_DDMA_INT_MSK_8197F 0x12E0 +#define REG_DDMA_CHSTATUS_8197F 0x12E8 +#define REG_DDMA_CHKSUM_8197F 0x12F0 +#define REG_DDMA_MONITOR_8197F 0x12FC +#define REG_HCI_CTRL_8197F 0x0300 +#define REG_INT_MIG_8197F 0x0304 +#define REG_BCNQ_TXBD_DESA_8197F 0x0308 +#define REG_MGQ_TXBD_DESA_8197F 0x0310 +#define REG_VOQ_TXBD_DESA_8197F 0x0318 +#define REG_VIQ_TXBD_DESA_8197F 0x0320 +#define REG_BEQ_TXBD_DESA_8197F 0x0328 +#define REG_BKQ_TXBD_DESA_8197F 0x0330 +#define REG_RXQ_RXBD_DESA_8197F 0x0338 +#define REG_HI0Q_TXBD_DESA_8197F 0x0340 +#define REG_HI1Q_TXBD_DESA_8197F 0x0348 +#define REG_HI2Q_TXBD_DESA_8197F 0x0350 +#define REG_HI3Q_TXBD_DESA_8197F 0x0358 +#define REG_HI4Q_TXBD_DESA_8197F 0x0360 +#define REG_HI5Q_TXBD_DESA_8197F 0x0368 +#define REG_HI6Q_TXBD_DESA_8197F 0x0370 +#define REG_HI7Q_TXBD_DESA_8197F 0x0378 +#define REG_MGQ_TXBD_NUM_8197F 0x0380 +#define REG_RX_RXBD_NUM_8197F 0x0382 +#define REG_VOQ_TXBD_NUM_8197F 0x0384 +#define REG_VIQ_TXBD_NUM_8197F 0x0386 +#define REG_BEQ_TXBD_NUM_8197F 0x0388 +#define REG_BKQ_TXBD_NUM_8197F 0x038A +#define REG_HI0Q_TXBD_NUM_8197F 0x038C +#define REG_HI1Q_TXBD_NUM_8197F 0x038E +#define REG_HI2Q_TXBD_NUM_8197F 0x0390 +#define REG_HI3Q_TXBD_NUM_8197F 0x0392 +#define REG_HI4Q_TXBD_NUM_8197F 0x0394 +#define REG_HI5Q_TXBD_NUM_8197F 0x0396 +#define REG_HI6Q_TXBD_NUM_8197F 0x0398 +#define REG_HI7Q_TXBD_NUM_8197F 0x039A +#define REG_TSFTIMER_HCI_8197F 0x039C +#define REG_BD_RWPTR_CLR_8197F 0x039C +#define REG_VOQ_TXBD_IDX_8197F 0x03A0 +#define REG_VIQ_TXBD_IDX_8197F 0x03A4 +#define REG_BEQ_TXBD_IDX_8197F 0x03A8 +#define REG_BKQ_TXBD_IDX_8197F 0x03AC +#define REG_MGQ_TXBD_IDX_8197F 0x03B0 +#define REG_RXQ_RXBD_IDX_8197F 0x03B4 +#define REG_HI0Q_TXBD_IDX_8197F 0x03B8 +#define REG_HI1Q_TXBD_IDX_8197F 0x03BC +#define REG_HI2Q_TXBD_IDX_8197F 0x03C0 +#define REG_HI3Q_TXBD_IDX_8197F 0x03C4 +#define REG_HI4Q_TXBD_IDX_8197F 0x03C8 +#define REG_HI5Q_TXBD_IDX_8197F 0x03CC +#define REG_HI6Q_TXBD_IDX_8197F 0x03D0 +#define REG_HI7Q_TXBD_IDX_8197F 0x03D4 +#define REG_DBG_SEL_V1_8197F 0x03D8 +#define REG_HCI_HRPWM1_V1_8197F 0x03D9 +#define REG_HCI_HCPWM1_V1_8197F 0x03DA +#define REG_HCI_CTRL2_8197F 0x03DB +#define REG_HCI_HRPWM2_V1_8197F 0x03DC +#define REG_HCI_HCPWM2_V1_8197F 0x03DE +#define REG_HCI_H2C_MSG_V1_8197F 0x03E0 +#define REG_HCI_C2H_MSG_V1_8197F 0x03E4 +#define REG_DBI_WDATA_V1_8197F 0x03E8 +#define REG_DBI_RDATA_V1_8197F 0x03EC +#define REG_STUCK_FLAG_V1_8197F 0x03F0 +#define REG_MDIO_V1_8197F 0x03F4 +#define REG_WDT_CFG_8197F 0x03F8 +#define REG_HCI_MIX_CFG_8197F 0x03FC +#define REG_STC_INT_CS_8197F 0x1300 +#define REG_ST_INT_CFG_8197F 0x1304 +#define REG_CMU_DLY_CTRL_8197F 0x1310 +#define REG_CMU_DLY_CFG_8197F 0x1314 +#define REG_H2CQ_TXBD_DESA_8197F 0x1320 +#define REG_H2CQ_TXBD_NUM_8197F 0x1328 +#define REG_H2CQ_TXBD_IDX_8197F 0x132C +#define REG_H2CQ_CSR_8197F 0x1330 +#define REG_AXI_EXCEPT_CS_8197F 0x1350 +#define REG_AXI_EXCEPT_TIME_8197F 0x1354 +#define REG_Q0_INFO_8197F 0x0400 +#define REG_Q1_INFO_8197F 0x0404 +#define REG_Q2_INFO_8197F 0x0408 +#define REG_Q3_INFO_8197F 0x040C +#define REG_MGQ_INFO_8197F 0x0410 +#define REG_HIQ_INFO_8197F 0x0414 +#define REG_BCNQ_INFO_8197F 0x0418 +#define REG_TXPKT_EMPTY_8197F 0x041A +#define REG_CPU_MGQ_INFO_8197F 0x041C +#define REG_FWHW_TXQ_CTRL_8197F 0x0420 +#define REG_BCNQ_BDNY_V1_8197F 0x0424 +#define REG_LIFETIME_EN_8197F 0x0426 +#define REG_SPEC_SIFS_8197F 0x0428 +#define REG_RETRY_LIMIT_8197F 0x042A +#define REG_TXBF_CTRL_8197F 0x042C +#define REG_DARFRC_8197F 0x0430 +#define REG_RARFRC_8197F 0x0438 +#define REG_RRSR_8197F 0x0440 +#define REG_ARFR0_8197F 0x0444 +#define REG_ARFR1_V1_8197F 0x044C +#define REG_CCK_CHECK_8197F 0x0454 +#define REG_AMPDU_MAX_TIME_V1_8197F 0x0455 +#define REG_BCNQ1_BDNY_V1_8197F 0x0456 +#define REG_AMPDU_MAX_LENGTH_8197F 0x0458 +#define REG_ACQ_STOP_8197F 0x045C +#define REG_NDPA_RATE_8197F 0x045D +#define REG_TX_HANG_CTRL_8197F 0x045E +#define REG_NDPA_OPT_CTRL_8197F 0x045F +#define REG_RD_RESP_PKT_TH_8197F 0x0463 +#define REG_CMDQ_INFO_8197F 0x0464 +#define REG_Q4_INFO_8197F 0x0468 +#define REG_Q5_INFO_8197F 0x046C +#define REG_Q6_INFO_8197F 0x0470 +#define REG_Q7_INFO_8197F 0x0474 +#define REG_WMAC_LBK_BUF_HD_V1_8197F 0x0478 +#define REG_MGQ_BDNY_V1_8197F 0x047A +#define REG_TXRPT_CTRL_8197F 0x047C +#define REG_INIRTS_RATE_SEL_8197F 0x0480 +#define REG_BASIC_CFEND_RATE_8197F 0x0481 +#define REG_STBC_CFEND_RATE_8197F 0x0482 +#define REG_DATA_SC_8197F 0x0483 +#define REG_MACID_SLEEP3_8197F 0x0484 +#define REG_MACID_SLEEP1_8197F 0x0488 +#define REG_ARFR2_V1_8197F 0x048C +#define REG_ARFR3_V1_8197F 0x0494 +#define REG_ARFR4_8197F 0x049C +#define REG_ARFR5_8197F 0x04A4 +#define REG_TXRPT_START_OFFSET_8197F 0x04AC +#define REG_POWER_STAGE1_8197F 0x04B4 +#define REG_POWER_STAGE2_8197F 0x04B8 +#define REG_SW_AMPDU_BURST_MODE_CTRL_8197F 0x04BC +#define REG_PKT_LIFE_TIME_8197F 0x04C0 +#define REG_STBC_SETTING_8197F 0x04C4 +#define REG_STBC_SETTING2_8197F 0x04C5 +#define REG_QUEUE_CTRL_8197F 0x04C6 +#define REG_SINGLE_AMPDU_CTRL_8197F 0x04C7 +#define REG_PROT_MODE_CTRL_8197F 0x04C8 +#define REG_BAR_MODE_CTRL_8197F 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8197F 0x04CF +#define REG_MACID_SLEEP2_8197F 0x04D0 +#define REG_MACID_SLEEP_8197F 0x04D4 +#define REG_HW_SEQ0_8197F 0x04D8 +#define REG_HW_SEQ1_8197F 0x04DA +#define REG_HW_SEQ2_8197F 0x04DC +#define REG_HW_SEQ3_8197F 0x04DE +#define REG_NULL_PKT_STATUS_V1_8197F 0x04E0 +#define REG_PTCL_ERR_STATUS_8197F 0x04E2 +#define REG_NULL_PKT_STATUS_EXTEND_8197F 0x04E3 +#define REG_VIDEO_ENHANCEMENT_FUN_8197F 0x04E4 +#define REG_BT_POLLUTE_PKT_CNT_8197F 0x04E8 +#define REG_PTCL_DBG_8197F 0x04EC +#define REG_TXOP_EXTRA_CTRL_8197F 0x04F0 +#define REG_CPUMGQ_TIMER_CTRL2_8197F 0x04F4 +#define REG_DUMMY_PAGE4_8197F 0x04FC +#define REG_Q0_Q1_INFO_8197F 0x1400 +#define REG_Q2_Q3_INFO_8197F 0x1404 +#define REG_Q4_Q5_INFO_8197F 0x1408 +#define REG_Q6_Q7_INFO_8197F 0x140C +#define REG_MGQ_HIQ_INFO_8197F 0x1410 +#define REG_CMDQ_BCNQ_INFO_8197F 0x1414 +#define REG_USEREG_SETTING_8197F 0x1420 +#define REG_AESIV_SETTING_8197F 0x1424 +#define REG_BF0_TIME_SETTING_8197F 0x1428 +#define REG_BF1_TIME_SETTING_8197F 0x142C +#define REG_BF_TIMEOUT_EN_8197F 0x1430 +#define REG_MACID_RELEASE0_8197F 0x1434 +#define REG_MACID_RELEASE1_8197F 0x1438 +#define REG_MACID_RELEASE2_8197F 0x143C +#define REG_MACID_RELEASE3_8197F 0x1440 +#define REG_MACID_RELEASE_SETTING_8197F 0x1444 +#define REG_FAST_EDCA_VOVI_SETTING_8197F 0x1448 +#define REG_FAST_EDCA_BEBK_SETTING_8197F 0x144C +#define REG_MACID_DROP0_8197F 0x1450 +#define REG_MACID_DROP1_8197F 0x1454 +#define REG_MACID_DROP2_8197F 0x1458 +#define REG_MACID_DROP3_8197F 0x145C +#define REG_R_MACID_RELEASE_SUCCESS_0_8197F 0x1460 +#define REG_R_MACID_RELEASE_SUCCESS_1_8197F 0x1464 +#define REG_R_MACID_RELEASE_SUCCESS_2_8197F 0x1468 +#define REG_R_MACID_RELEASE_SUCCESS_3_8197F 0x146C +#define REG_MGG_FIFO_CRTL_8197F 0x1470 +#define REG_MGG_FIFO_INT_8197F 0x1474 +#define REG_MGG_FIFO_LIFETIME_8197F 0x1478 +#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8197F 0x147C +#define REG_SHCUT_SETTING_8197F 0x1480 +#define REG_SHCUT_LLC_ETH_TYPE0_8197F 0x1484 +#define REG_SHCUT_LLC_ETH_TYPE1_8197F 0x1488 +#define REG_SHCUT_LLC_OUI0_8197F 0x148C +#define REG_SHCUT_LLC_OUI1_8197F 0x1490 +#define REG_SHCUT_LLC_OUI2_8197F 0x1494 +#define REG_SHCUT_LLC_OUI3_8197F 0x1498 +#define REG_CHNL_INFO_CTRL_8197F 0x14D0 +#define REG_CHNL_IDLE_TIME_8197F 0x14D4 +#define REG_CHNL_BUSY_TIME_8197F 0x14D8 +#define REG_EDCA_VO_PARAM_8197F 0x0500 +#define REG_EDCA_VI_PARAM_8197F 0x0504 +#define REG_EDCA_BE_PARAM_8197F 0x0508 +#define REG_EDCA_BK_PARAM_8197F 0x050C +#define REG_BCNTCFG_8197F 0x0510 +#define REG_PIFS_8197F 0x0512 +#define REG_RDG_PIFS_8197F 0x0513 +#define REG_SIFS_8197F 0x0514 +#define REG_TSFTR_SYN_OFFSET_8197F 0x0518 +#define REG_AGGR_BREAK_TIME_8197F 0x051A +#define REG_SLOT_8197F 0x051B +#define REG_TX_PTCL_CTRL_8197F 0x0520 +#define REG_TXPAUSE_8197F 0x0522 +#define REG_DIS_TXREQ_CLR_8197F 0x0523 +#define REG_RD_CTRL_8197F 0x0524 +#define REG_MBSSID_CTRL_8197F 0x0526 +#define REG_P2PPS_CTRL_8197F 0x0527 +#define REG_PKT_LIFETIME_CTRL_8197F 0x0528 +#define REG_P2PPS_SPEC_STATE_8197F 0x052B +#define REG_QUEUE_INCOL_THR_8197F 0x0538 +#define REG_QUEUE_INCOL_EN_8197F 0x053C +#define REG_TBTT_PROHIBIT_8197F 0x0540 +#define REG_P2PPS_STATE_8197F 0x0543 +#define REG_RD_NAV_NXT_8197F 0x0544 +#define REG_NAV_PROT_LEN_8197F 0x0546 +#define REG_FTM_CTRL_8197F 0x0548 +#define REG_FTM_TSF_CNT_8197F 0x054C +#define REG_BCN_CTRL_8197F 0x0550 +#define REG_BCN_CTRL_CLINT0_8197F 0x0551 +#define REG_MBID_NUM_8197F 0x0552 +#define REG_DUAL_TSF_RST_8197F 0x0553 +#define REG_MBSSID_BCN_SPACE_8197F 0x0554 +#define REG_DRVERLYINT_8197F 0x0558 +#define REG_BCNDMATIM_8197F 0x0559 +#define REG_ATIMWND_8197F 0x055A +#define REG_USTIME_TSF_8197F 0x055C +#define REG_BCN_MAX_ERR_8197F 0x055D +#define REG_RXTSF_OFFSET_CCK_8197F 0x055E +#define REG_RXTSF_OFFSET_OFDM_8197F 0x055F +#define REG_TSFTR_8197F 0x0560 +#define REG_FREERUN_CNT_8197F 0x0568 +#define REG_ATIMWND1_8197F 0x0570 +#define REG_TBTT_PROHIBIT_INFRA_8197F 0x0571 +#define REG_CTWND_8197F 0x0572 +#define REG_BCNIVLCUNT_8197F 0x0573 +#define REG_BCNDROPCTRL_8197F 0x0574 +#define REG_HGQ_TIMEOUT_PERIOD_8197F 0x0575 +#define REG_TXCMD_TIMEOUT_PERIOD_8197F 0x0576 +#define REG_MISC_CTRL_8197F 0x0577 +#define REG_BCN_CTRL_CLINT1_8197F 0x0578 +#define REG_BCN_CTRL_CLINT2_8197F 0x0579 +#define REG_BCN_CTRL_CLINT3_8197F 0x057A +#define REG_EXTEND_CTRL_8197F 0x057B +#define REG_P2PPS1_SPEC_STATE_8197F 0x057C +#define REG_P2PPS1_STATE_8197F 0x057D +#define REG_P2PPS2_SPEC_STATE_8197F 0x057E +#define REG_P2PPS2_STATE_8197F 0x057F +#define REG_PS_TIMER0_8197F 0x0580 +#define REG_PS_TIMER1_8197F 0x0584 +#define REG_PS_TIMER2_8197F 0x0588 +#define REG_TBTT_CTN_AREA_8197F 0x058C +#define REG_FORCE_BCN_IFS_8197F 0x058E +#define REG_TXOP_MIN_8197F 0x0590 +#define REG_PRE_BKF_TIME_8197F 0x0592 +#define REG_CROSS_TXOP_CTRL_8197F 0x0593 +#define REG_TBTT_INT_SHIFT_CLI0_8197F 0x0594 +#define REG_TBTT_INT_SHIFT_CLI1_8197F 0x0595 +#define REG_TBTT_INT_SHIFT_CLI2_8197F 0x0596 +#define REG_TBTT_INT_SHIFT_CLI3_8197F 0x0597 +#define REG_TBTT_INT_SHIFT_ENABLE_8197F 0x0598 +#define REG_ATIMWND2_8197F 0x05A0 +#define REG_ATIMWND3_8197F 0x05A1 +#define REG_ATIMWND4_8197F 0x05A2 +#define REG_ATIMWND5_8197F 0x05A3 +#define REG_ATIMWND6_8197F 0x05A4 +#define REG_ATIMWND7_8197F 0x05A5 +#define REG_ATIMUGT_8197F 0x05A6 +#define REG_HIQ_NO_LMT_EN_8197F 0x05A7 +#define REG_DTIM_COUNTER_ROOT_8197F 0x05A8 +#define REG_DTIM_COUNTER_VAP1_8197F 0x05A9 +#define REG_DTIM_COUNTER_VAP2_8197F 0x05AA +#define REG_DTIM_COUNTER_VAP3_8197F 0x05AB +#define REG_DTIM_COUNTER_VAP4_8197F 0x05AC +#define REG_DTIM_COUNTER_VAP5_8197F 0x05AD +#define REG_DTIM_COUNTER_VAP6_8197F 0x05AE +#define REG_DTIM_COUNTER_VAP7_8197F 0x05AF +#define REG_DIS_ATIM_8197F 0x05B0 +#define REG_EARLY_128US_8197F 0x05B1 +#define REG_P2PPS1_CTRL_8197F 0x05B2 +#define REG_P2PPS2_CTRL_8197F 0x05B3 +#define REG_TIMER0_SRC_SEL_8197F 0x05B4 +#define REG_NOA_UNIT_SEL_8197F 0x05B5 +#define REG_P2POFF_DIS_TXTIME_8197F 0x05B7 +#define REG_MBSSID_BCN_SPACE2_8197F 0x05B8 +#define REG_MBSSID_BCN_SPACE3_8197F 0x05BC +#define REG_ACMHWCTRL_8197F 0x05C0 +#define REG_ACMRSTCTRL_8197F 0x05C1 +#define REG_ACMAVG_8197F 0x05C2 +#define REG_VO_ADMTIME_8197F 0x05C4 +#define REG_VI_ADMTIME_8197F 0x05C6 +#define REG_BE_ADMTIME_8197F 0x05C8 +#define REG_EDCA_RANDOM_GEN_8197F 0x05CC +#define REG_TXCMD_NOA_SEL_8197F 0x05CF +#define REG_NOA_PARAM_8197F 0x05E0 +#define REG_P2P_RST_8197F 0x05F0 +#define REG_SCHEDULER_RST_8197F 0x05F1 +#define REG_SCH_TXCMD_8197F 0x05F8 +#define REG_PAGE5_DUMMY_8197F 0x05FC +#define REG_CPUMGQ_TX_TIMER_8197F 0x1500 +#define REG_PS_TIMER_A_8197F 0x1504 +#define REG_PS_TIMER_B_8197F 0x1508 +#define REG_PS_TIMER_C_8197F 0x150C +#define REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8197F 0x1510 +#define REG_CPUMGQ_TX_TIMER_EARLY_8197F 0x1514 +#define REG_PS_TIMER_A_EARLY_8197F 0x1515 +#define REG_PS_TIMER_B_EARLY_8197F 0x1516 +#define REG_PS_TIMER_C_EARLY_8197F 0x1517 +#define REG_WMAC_CR_8197F 0x0600 +#define REG_WMAC_FWPKT_CR_8197F 0x0601 +#define REG_BWOPMODE_8197F 0x0603 +#define REG_TCR_8197F 0x0604 +#define REG_RCR_8197F 0x0608 +#define REG_RX_PKT_LIMIT_8197F 0x060C +#define REG_RX_DLK_TIME_8197F 0x060D +#define REG_RX_DRVINFO_SZ_8197F 0x060F +#define REG_MACID_8197F 0x0610 +#define REG_BSSID_8197F 0x0618 +#define REG_MAR_8197F 0x0620 +#define REG_MBIDCAMCFG_1_8197F 0x0628 +#define REG_MBIDCAMCFG_2_8197F 0x062C +#define REG_WMAC_TCR_TSFT_OFS_8197F 0x0630 +#define REG_UDF_THSD_8197F 0x0632 +#define REG_ZLD_NUM_8197F 0x0633 +#define REG_STMP_THSD_8197F 0x0634 +#define REG_WMAC_TXTIMEOUT_8197F 0x0635 +#define REG_MCU_TEST_2_V1_8197F 0x0636 +#define REG_USTIME_EDCA_8197F 0x0638 +#define REG_MAC_SPEC_SIFS_8197F 0x063A +#define REG_RESP_SIFS_CCK_8197F 0x063C +#define REG_RESP_SIFS_OFDM_8197F 0x063E +#define REG_ACKTO_8197F 0x0640 +#define REG_CTS2TO_8197F 0x0641 +#define REG_EIFS_8197F 0x0642 +#define REG_NAV_CTRL_8197F 0x0650 +#define REG_BACAMCMD_8197F 0x0654 +#define REG_BACAMCONTENT_8197F 0x0658 +#define REG_LBDLY_8197F 0x0660 +#define REG_WMAC_BACAM_RPMEN_8197F 0x0661 +#define REG_WMAC_BITMAP_CTL_8197F 0x0663 +#define REG_RXERR_RPT_8197F 0x0664 +#define REG_WMAC_TRXPTCL_CTL_8197F 0x0668 +#define REG_CAMCMD_8197F 0x0670 +#define REG_CAMWRITE_8197F 0x0674 +#define REG_CAMREAD_8197F 0x0678 +#define REG_CAMDBG_8197F 0x067C +#define REG_SECCFG_8197F 0x0680 +#define REG_RXFILTER_CATEGORY_1_8197F 0x0682 +#define REG_RXFILTER_ACTION_1_8197F 0x0683 +#define REG_RXFILTER_CATEGORY_2_8197F 0x0684 +#define REG_RXFILTER_ACTION_2_8197F 0x0685 +#define REG_RXFILTER_CATEGORY_3_8197F 0x0686 +#define REG_RXFILTER_ACTION_3_8197F 0x0687 +#define REG_RXFLTMAP3_8197F 0x0688 +#define REG_RXFLTMAP4_8197F 0x068A +#define REG_RXFLTMAP5_8197F 0x068C +#define REG_RXFLTMAP6_8197F 0x068E +#define REG_WOW_CTRL_8197F 0x0690 +#define REG_PS_RX_INFO_8197F 0x0692 +#define REG_WMMPS_UAPSD_TID_8197F 0x0693 +#define REG_LPNAV_CTRL_8197F 0x0694 +#define REG_WKFMCAM_CMD_8197F 0x0698 +#define REG_WKFMCAM_RWD_8197F 0x069C +#define REG_RXFLTMAP0_8197F 0x06A0 +#define REG_RXFLTMAP1_8197F 0x06A2 +#define REG_RXFLTMAP_8197F 0x06A4 +#define REG_BCN_PSR_RPT_8197F 0x06A8 +#define REG_RXPKTMON_CTRL_8197F 0x06B0 +#define REG_STATE_MON_8197F 0x06B4 +#define REG_ERROR_MON_8197F 0x06B8 +#define REG_SEARCH_MACID_8197F 0x06BC +#define REG_BT_COEX_TABLE_8197F 0x06C0 +#define REG_RXCMD_0_8197F 0x06D0 +#define REG_RXCMD_1_8197F 0x06D4 +#define REG_WMAC_RESP_TXINFO_8197F 0x06D8 +#define REG_BBPSF_CTRL_8197F 0x06DC +#define REG_P2P_RX_BCN_NOA_8197F 0x06E0 +#define REG_ASSOCIATED_BFMER0_INFO_8197F 0x06E4 +#define REG_ASSOCIATED_BFMER1_INFO_8197F 0x06EC +#define REG_TX_CSI_RPT_PARAM_BW20_8197F 0x06F4 +#define REG_TX_CSI_RPT_PARAM_BW40_8197F 0x06F8 +#define REG_TX_CSI_RPT_PARAM_BW80_8197F 0x06FC +#define REG_BCN_PSR_RPT2_8197F 0x1600 +#define REG_BCN_PSR_RPT3_8197F 0x1604 +#define REG_BCN_PSR_RPT4_8197F 0x1608 +#define REG_A1_ADDR_MASK_8197F 0x160C +#define REG_MACID2_8197F 0x1620 +#define REG_BSSID2_8197F 0x1628 +#define REG_MACID3_8197F 0x1630 +#define REG_BSSID3_8197F 0x1638 +#define REG_MACID4_8197F 0x1640 +#define REG_BSSID4_8197F 0x1648 +#define REG_NOA_REPORT_8197F 0x1650 +#define REG_PWRBIT_SETTING_8197F 0x1660 +#define REG_WMAC_MU_BF_OPTION_8197F 0x167C +#define REG_WMAC_PAUSE_BB_CLR_TH_8197F 0x167D +#define REG_WMAC_MU_ARB_8197F 0x167E +#define REG_WMAC_MU_OPTION_8197F 0x167F +#define REG_WMAC_MU_BF_CTL_8197F 0x1680 +#define REG_WMAC_MU_BFRPT_PARA_8197F 0x1682 +#define REG_WMAC_ASSOCIATED_MU_BFMEE2_8197F 0x1684 +#define REG_WMAC_ASSOCIATED_MU_BFMEE3_8197F 0x1686 +#define REG_WMAC_ASSOCIATED_MU_BFMEE4_8197F 0x1688 +#define REG_WMAC_ASSOCIATED_MU_BFMEE5_8197F 0x168A +#define REG_WMAC_ASSOCIATED_MU_BFMEE6_8197F 0x168C +#define REG_WMAC_ASSOCIATED_MU_BFMEE7_8197F 0x168E +#define REG_TRANSMIT_ADDRSS_0_8197F 0x16A0 +#define REG_TRANSMIT_ADDRSS_1_8197F 0x16A8 +#define REG_TRANSMIT_ADDRSS_2_8197F 0x16B0 +#define REG_TRANSMIT_ADDRSS_3_8197F 0x16B8 +#define REG_TRANSMIT_ADDRSS_4_8197F 0x16C0 +#define REG_MACID1_8197F 0x0700 +#define REG_BSSID1_8197F 0x0708 +#define REG_BCN_PSR_RPT1_8197F 0x0710 +#define REG_ASSOCIATED_BFMEE_SEL_8197F 0x0714 +#define REG_SND_PTCL_CTRL_8197F 0x0718 +#define REG_RX_CSI_RPT_INFO_8197F 0x071C +#define REG_NS_ARP_CTRL_8197F 0x0720 +#define REG_NS_ARP_INFO_8197F 0x0724 +#define REG_BEAMFORMING_INFO_NSARP_V1_8197F 0x0728 +#define REG_BEAMFORMING_INFO_NSARP_8197F 0x072C +#define REG_WMAC_RTX_CTX_SUBTYPE_CFG_8197F 0x0750 +#define REG_WMAC_SWAES_CFG_8197F 0x0760 +#define REG_BT_COEX_V2_8197F 0x0762 +#define REG_BT_COEX_8197F 0x0764 +#define REG_WLAN_ACT_MASK_CTRL_8197F 0x0768 +#define REG_BT_COEX_ENHANCED_INTR_CTRL_8197F 0x076E +#define REG_BT_ACT_STATISTICS_8197F 0x0770 +#define REG_BT_STATISTICS_CONTROL_REGISTER_8197F 0x0778 +#define REG_BT_STATUS_REPORT_REGISTER_8197F 0x077C +#define REG_BT_INTERRUPT_CONTROL_REGISTER_8197F 0x0780 +#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8197F 0x0784 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8197F 0x0785 +#define REG_BT_INTERRUPT_STATUS_REGISTER_8197F 0x078F +#define REG_BT_TDMA_TIME_REGISTER_8197F 0x0790 +#define REG_BT_ACT_REGISTER_8197F 0x0794 +#define REG_OBFF_CTRL_BASIC_8197F 0x0798 +#define REG_OBFF_CTRL2_TIMER_8197F 0x079C +#define REG_LTR_CTRL_BASIC_8197F 0x07A0 +#define REG_LTR_CTRL2_TIMER_THRESHOLD_8197F 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8197F 0x07A8 +#define REG_LTR_ACTIVE_LATENCY_V1_8197F 0x07AC +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_8197F 0x07B0 +#define REG_WMAC_PKTCNT_RWD_8197F 0x07B8 +#define REG_WMAC_PKTCNT_CTRL_8197F 0x07BC +#define REG_IQ_DUMP_8197F 0x07C0 +#define REG_WMAC_FTM_CTL_8197F 0x07CC +#define REG_IQ_DUMP_EXT_8197F 0x07CF +#define REG_OFDM_CCK_LEN_MASK_8197F 0x07D0 +#define REG_RX_FILTER_FUNCTION_8197F 0x07DA +#define REG_NDP_SIG_8197F 0x07E0 +#define REG_TXCMD_INFO_FOR_RSP_PKT_8197F 0x07E4 +#define REG_SEC_OPT_V2_8197F 0x07EC +#define REG_RTS_ADDRESS_0_8197F 0x07F0 +#define REG_RTS_ADDRESS_1_8197F 0x07F8 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8197F 0x1700 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8197F 0x1704 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8197F 0x1708 + +#endif diff --git a/hal/halmac/halmac_reg_8812f.h b/hal/halmac/halmac_reg_8812f.h new file mode 100644 index 0000000..5edc4b2 --- /dev/null +++ b/hal/halmac/halmac_reg_8812f.h @@ -0,0 +1,886 @@ +/****************************************************************************** + * + * Copyright(c) 2018 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_REG_8812F_H +#define __INC_HALMAC_REG_8812F_H + +#define REG_SYS_ISO_CTRL_8812F 0x0000 +#define REG_SYS_FUNC_EN_8812F 0x0002 +#define REG_SYS_PW_CTRL_8812F 0x0004 +#define REG_SYS_CLK_CTRL_8812F 0x0008 +#define REG_SYS_EEPROM_CTRL_8812F 0x000A +#define REG_EE_VPD_8812F 0x000C +#define REG_SYS_SWR_CTRL1_8812F 0x0010 +#define REG_SYS_SWR_CTRL2_8812F 0x0014 +#define REG_SYS_SWR_CTRL3_8812F 0x0018 +#define REG_RSV_CTRL_8812F 0x001C +#define REG_RF_CTRL_8812F 0x001F +#define REG_AFE_LDO_CTRL_8812F 0x0020 +#define REG_AFE_CTRL1_8812F 0x0024 +#define REG_ANAPARSW_POW_MAC_8812F 0x0028 +#define REG_ANAPARLDO_POW_MAC_8812F 0x0029 +#define REG_ANAPAR_POW_MAC_8812F 0x002A +#define REG_ANAPAR_POW_XTAL_8812F 0x002B +#define REG_ANAPARLDO_MAC_8812F 0x002C +#define REG_EFUSE_CTRL_8812F 0x0030 +#define REG_LDO_EFUSE_CTRL_8812F 0x0034 +#define REG_PWR_OPTION_CTRL_8812F 0x0038 +#define REG_CAL_TIMER_8812F 0x003C +#define REG_ACLK_MON_8812F 0x003E +#define REG_GPIO_MUXCFG_2_8812F 0x003F +#define REG_GPIO_MUXCFG_8812F 0x0040 +#define REG_GPIO_PIN_CTRL_8812F 0x0044 +#define REG_GPIO_INTM_8812F 0x0048 +#define REG_LED_CFG_8812F 0x004C +#define REG_FSIMR_8812F 0x0050 +#define REG_FSISR_8812F 0x0054 +#define REG_HSIMR_8812F 0x0058 +#define REG_HSISR_8812F 0x005C +#define REG_GPIO_EXT_CTRL_8812F 0x0060 +#define REG_PAD_CTRL1_8812F 0x0064 +#define REG_WL_BT_PWR_CTRL_8812F 0x0068 +#define REG_SDM_DEBUG_8812F 0x006C +#define REG_SYS_SDIO_CTRL_8812F 0x0070 +#define REG_HCI_OPT_CTRL_8812F 0x0074 +#define REG_HCI_BG_CTRL_8812F 0x0078 +#define REG_HCI_LDO_CTRL_8812F 0x007A +#define REG_LDO_SWR_CTRL_8812F 0x007C +#define REG_MCUFW_CTRL_8812F 0x0080 +#define REG_MCU_TST_CFG_8812F 0x0084 +#define REG_HMEBOX_E0_E1_8812F 0x0088 +#define REG_HMEBOX_E2_E3_8812F 0x008C +#define REG_WLLPS_CTRL_8812F 0x0090 +#define REG_GPIO_DEBOUNCE_CTRL_8812F 0x0098 +#define REG_RPWM2_8812F 0x009C +#define REG_SYSON_FSM_MON_8812F 0x00A0 +#define REG_PMC_DBG_CTRL1_8812F 0x00A8 +#define REG_HIMR0_8812F 0x00B0 +#define REG_HISR0_8812F 0x00B4 +#define REG_HIMR1_8812F 0x00B8 +#define REG_HISR1_8812F 0x00BC +#define REG_DBG_PORT_SEL_8812F 0x00C0 +#define REG_PAD_CTRL2_8812F 0x00C4 +#define REG_PMC_DBG_CTRL2_8812F 0x00CC +#define REG_BIST_CTRL_8812F 0x00D0 +#define REG_BIST_RPT_8812F 0x00D4 +#define REG_MEM_CTRL_8812F 0x00D8 +#define REG_USB_SIE_INTF_8812F 0x00E0 +#define REG_PCIE_MIO_INTF_8812F 0x00E4 +#define REG_PCIE_MIO_INTD_8812F 0x00E8 +#define REG_WLRF1_8812F 0x00EC +#define REG_SYS_CFG1_8812F 0x00F0 +#define REG_SYS_STATUS1_8812F 0x00F4 +#define REG_SYS_STATUS2_8812F 0x00F8 +#define REG_SYS_CFG2_8812F 0x00FC +#define REG_SYS_CFG3_8812F 0x1000 +#define REG_ANAPARSW_MAC_0_8812F 0x1010 +#define REG_ANAPARSW_MAC_1_8812F 0x1014 +#define REG_ANAPAR_MAC_0_8812F 0x1018 +#define REG_ANAPAR_MAC_1_8812F 0x101C +#define REG_ANAPAR_MAC_2_8812F 0x1020 +#define REG_ANAPAR_XTAL_0_8812F 0x1040 +#define REG_ANAPAR_XTAL_1_8812F 0x1044 +#define REG_ANAPAR_XTAL_2_8812F 0x1048 +#define REG_ANAPAR_XTAL_3_8812F 0x104C +#define REG_ANAPAR_XTAL_AACK_0_8812F 0x1054 +#define REG_ANAPAR_XTAL_AACK_1_8812F 0x1058 +#define REG_ANAPAR_XTAL_MODE_DECODER_8812F 0x1064 +#define REG_SYS_CFG5_8812F 0x1070 +#define REG_REGU_32K_1_8812F 0x1078 +#define REG_REGU_32K_2_8812F 0x107C +#define REG_CPU_DMEM_CON_8812F 0x1080 +#define REG_BOOT_REASON_8812F 0x1088 +#define REG_HIMR2_8812F 0x10B0 +#define REG_HISR2_8812F 0x10B4 +#define REG_HIMR3_8812F 0x10B8 +#define REG_HISR3_8812F 0x10BC +#define REG_SW_MDIO_8812F 0x10C0 +#define REG_H2C_PKT_READADDR_8812F 0x10D0 +#define REG_H2C_PKT_WRITEADDR_8812F 0x10D4 +#define REG_MEM_PWR_CRTL_8812F 0x10D8 +#define REG_FW_DBG6_8812F 0x10F8 +#define REG_FW_DBG7_8812F 0x10FC +#define REG_CR_8812F 0x0100 +#define REG_PG_SIZE_8812F 0x0104 +#define REG_PKT_BUFF_ACCESS_CTRL_8812F 0x0106 +#define REG_TSF_CLK_STATE_8812F 0x0108 +#define REG_TXDMA_PQ_MAP_8812F 0x010C +#define REG_TRXFF_BNDY_8812F 0x0114 +#define REG_PTA_I2C_MBOX_8812F 0x0118 +#define REG_RXFF_BNDY_8812F 0x011C +#define REG_FE1IMR_8812F 0x0120 +#define REG_FE1ISR_8812F 0x0124 +#define REG_CPWM_8812F 0x012C +#define REG_FWIMR_8812F 0x0130 +#define REG_FWISR_8812F 0x0134 +#define REG_FTIMR_8812F 0x0138 +#define REG_FTISR_8812F 0x013C +#define REG_PKTBUF_DBG_CTRL_8812F 0x0140 +#define REG_PKTBUF_DBG_DATA_L_8812F 0x0144 +#define REG_PKTBUF_DBG_DATA_H_8812F 0x0148 +#define REG_CPWM2_8812F 0x014C +#define REG_TC0_CTRL_8812F 0x0150 +#define REG_TC1_CTRL_8812F 0x0154 +#define REG_TC2_CTRL_8812F 0x0158 +#define REG_TC3_CTRL_8812F 0x015C +#define REG_TC4_CTRL_8812F 0x0160 +#define REG_TCUNIT_BASE_8812F 0x0164 +#define REG_TC5_CTRL_8812F 0x0168 +#define REG_TC6_CTRL_8812F 0x016C +#define REG_MBIST_DRF_FAIL_8812F 0x0170 +#define REG_MBIST_START_PAUSE_8812F 0x0174 +#define REG_MBIST_DONE_8812F 0x0178 +#define REG_MBIST_READ_BIST_RPT_8812F 0x017C +#define REG_AES_DECRPT_DATA_8812F 0x0180 +#define REG_AES_DECRPT_CFG_8812F 0x0184 +#define REG_HIOE_CTRL_8812F 0x0188 +#define REG_HIOE_CFG_FILE_8812F 0x018C +#define REG_TMETER_8812F 0x0190 +#define REG_OSC_32K_CTRL_8812F 0x0194 +#define REG_32K_CAL_REG1_8812F 0x0198 +#define REG_C2HEVT_8812F 0x01A0 +#define REG_C2HEVT_1_8812F 0x01A4 +#define REG_C2HEVT_2_8812F 0x01A8 +#define REG_C2HEVT_3_8812F 0x01AC +#define REG_SW_DEFINED_PAGE1_8812F 0x01B8 +#define REG_SW_DEFINED_PAGE2_8812F 0x01BC +#define REG_MCUTST_I_8812F 0x01C0 +#define REG_MCUTST_II_8812F 0x01C4 +#define REG_FMETHR_8812F 0x01C8 +#define REG_HMETFR_8812F 0x01CC +#define REG_HMEBOX0_8812F 0x01D0 +#define REG_HMEBOX1_8812F 0x01D4 +#define REG_HMEBOX2_8812F 0x01D8 +#define REG_HMEBOX3_8812F 0x01DC +#define REG_BB_ACCESS_CTRL_8812F 0x01E8 +#define REG_BB_ACCESS_DATA_8812F 0x01EC +#define REG_HMEBOX_E0_8812F 0x01F0 +#define REG_HMEBOX_E1_8812F 0x01F4 +#define REG_HMEBOX_E2_8812F 0x01F8 +#define REG_HMEBOX_E3_8812F 0x01FC +#define REG_CR_EXT_8812F 0x1100 +#define REG_FWFF_8812F 0x1114 +#define REG_RXFF_PTR_V1_8812F 0x1118 +#define REG_RXFF_WTR_V1_8812F 0x111C +#define REG_FE2IMR_8812F 0x1120 +#define REG_FE2ISR_8812F 0x1124 +#define REG_FE3IMR_8812F 0x1128 +#define REG_FE3ISR_8812F 0x112C +#define REG_FE4IMR_8812F 0x1130 +#define REG_FE4ISR_8812F 0x1134 +#define REG_FT1IMR_8812F 0x1138 +#define REG_FT1ISR_8812F 0x113C +#define REG_SPWR0_8812F 0x1140 +#define REG_SPWR1_8812F 0x1144 +#define REG_SPWR2_8812F 0x1148 +#define REG_SPWR3_8812F 0x114C +#define REG_POWSEQ_8812F 0x1150 +#define REG_TC7_CTRL_V1_8812F 0x1158 +#define REG_TC8_CTRL_V1_8812F 0x115C +#define REG_RX_BCN_TBTT_ITVL0_8812F 0x1160 +#define REG_RX_BCN_TBTT_ITVL1_8812F 0x1164 +#define REG_IO_WRAP_ERR_FLAG_8812F 0x1170 +#define REG_SPEED_SENSOR_8812F 0x1180 +#define REG_SPEED_SENSOR1_8812F 0x1184 +#define REG_SPEED_SENSOR2_8812F 0x1188 +#define REG_SPEED_SENSOR3_8812F 0x118C +#define REG_SPEED_SENSOR4_8812F 0x1190 +#define REG_SPEED_SENSOR5_8812F 0x1194 +#define REG_COUNTER_CTRL_8812F 0x11C4 +#define REG_COUNTER_THRESHOLD_8812F 0x11C8 +#define REG_COUNTER_SET_8812F 0x11CC +#define REG_COUNTER_OVERFLOW_8812F 0x11D0 +#define REG_TXDMA_LEN_THRESHOLD_8812F 0x11D4 +#define REG_RXDMA_LEN_THRESHOLD_8812F 0x11D8 +#define REG_PCIE_EXEC_TIME_THRESHOLD_8812F 0x11DC +#define REG_FT2IMR_8812F 0x11E0 +#define REG_FT2ISR_8812F 0x11E4 +#define REG_MSG2_8812F 0x11F0 +#define REG_MSG3_8812F 0x11F4 +#define REG_MSG4_8812F 0x11F8 +#define REG_MSG5_8812F 0x11FC +#define REG_FIFOPAGE_CTRL_1_8812F 0x0200 +#define REG_FIFOPAGE_CTRL_2_8812F 0x0204 +#define REG_AUTO_LLT_V1_8812F 0x0208 +#define REG_TXDMA_OFFSET_CHK_8812F 0x020C +#define REG_TXDMA_STATUS_8812F 0x0210 +#define REG_TX_DMA_DBG_8812F 0x0214 +#define REG_TQPNT1_8812F 0x0218 +#define REG_TQPNT2_8812F 0x021C +#define REG_TQPNT3_8812F 0x0220 +#define REG_TQPNT4_8812F 0x0224 +#define REG_RQPN_CTRL_1_8812F 0x0228 +#define REG_RQPN_CTRL_2_8812F 0x022C +#define REG_FIFOPAGE_INFO_1_8812F 0x0230 +#define REG_FIFOPAGE_INFO_2_8812F 0x0234 +#define REG_FIFOPAGE_INFO_3_8812F 0x0238 +#define REG_FIFOPAGE_INFO_4_8812F 0x023C +#define REG_FIFOPAGE_INFO_5_8812F 0x0240 +#define REG_H2C_HEAD_8812F 0x0244 +#define REG_H2C_TAIL_8812F 0x0248 +#define REG_H2C_READ_ADDR_8812F 0x024C +#define REG_H2C_WR_ADDR_8812F 0x0250 +#define REG_H2C_INFO_8812F 0x0254 +#define REG_PGSUB_CNT_8812F 0x026C +#define REG_PGSUB_H_8812F 0x0270 +#define REG_PGSUB_N_8812F 0x0274 +#define REG_PGSUB_L_8812F 0x0278 +#define REG_PGSUB_E_8812F 0x027C +#define REG_RXDMA_AGG_PG_TH_8812F 0x0280 +#define REG_RXPKT_NUM_8812F 0x0284 +#define REG_RXDMA_STATUS_8812F 0x0288 +#define REG_RXDMA_DPR_8812F 0x028C +#define REG_RXDMA_MODE_8812F 0x0290 +#define REG_C2H_PKT_8812F 0x0294 +#define REG_FWFF_C2H_8812F 0x0298 +#define REG_FWFF_CTRL_8812F 0x029C +#define REG_FWFF_PKT_INFO_8812F 0x02A0 +#define REG_RXPKTNUM_8812F 0x02B0 +#define REG_RXPKTNUM_TH_8812F 0x02B4 +#define REG_FW_MSG1_8812F 0x02E0 +#define REG_FW_MSG2_8812F 0x02E4 +#define REG_FW_MSG3_8812F 0x02E8 +#define REG_FW_MSG4_8812F 0x02EC +#define REG_DDMA_CH0SA_8812F 0x1200 +#define REG_DDMA_CH0DA_8812F 0x1204 +#define REG_DDMA_CH0CTRL_8812F 0x1208 +#define REG_DDMA_CH1SA_8812F 0x1210 +#define REG_DDMA_CH1DA_8812F 0x1214 +#define REG_DDMA_CH1CTRL_8812F 0x1218 +#define REG_DDMA_CH2SA_8812F 0x1220 +#define REG_DDMA_CH2DA_8812F 0x1224 +#define REG_DDMA_CH2CTRL_8812F 0x1228 +#define REG_DDMA_CH3SA_8812F 0x1230 +#define REG_DDMA_CH3DA_8812F 0x1234 +#define REG_DDMA_CH3CTRL_8812F 0x1238 +#define REG_DDMA_CH4SA_8812F 0x1240 +#define REG_DDMA_CH4DA_8812F 0x1244 +#define REG_DDMA_CH4CTRL_8812F 0x1248 +#define REG_DDMA_CH5SA_8812F 0x1250 +#define REG_DDMA_CH5DA_8812F 0x1254 +#define REG_DDMA_CH5CTRL_8812F 0x1258 +#define REG_DDMA_INT_MSK_8812F 0x12E0 +#define REG_DDMA_CHSTATUS_8812F 0x12E8 +#define REG_DDMA_CHKSUM_8812F 0x12F0 +#define REG_DDMA_MONITOR_8812F 0x12FC +#define REG_PCIE_CTRL_8812F 0x0300 +#define REG_INT_MIG_8812F 0x0304 +#define REG_BCNQ_TXBD_DESA_8812F 0x0308 +#define REG_MGQ_TXBD_DESA_8812F 0x0310 +#define REG_VOQ_TXBD_DESA_8812F 0x0318 +#define REG_VIQ_TXBD_DESA_8812F 0x0320 +#define REG_BEQ_TXBD_DESA_8812F 0x0328 +#define REG_BKQ_TXBD_DESA_8812F 0x0330 +#define REG_RXQ_RXBD_DESA_8812F 0x0338 +#define REG_HI0Q_TXBD_DESA_8812F 0x0340 +#define REG_HI1Q_TXBD_DESA_8812F 0x0348 +#define REG_HI2Q_TXBD_DESA_8812F 0x0350 +#define REG_HI3Q_TXBD_DESA_8812F 0x0358 +#define REG_HI4Q_TXBD_DESA_8812F 0x0360 +#define REG_HI5Q_TXBD_DESA_8812F 0x0368 +#define REG_HI6Q_TXBD_DESA_8812F 0x0370 +#define REG_HI7Q_TXBD_DESA_8812F 0x0378 +#define REG_MGQ_TXBD_NUM_8812F 0x0380 +#define REG_RX_RXBD_NUM_8812F 0x0382 +#define REG_VOQ_TXBD_NUM_8812F 0x0384 +#define REG_VIQ_TXBD_NUM_8812F 0x0386 +#define REG_BEQ_TXBD_NUM_8812F 0x0388 +#define REG_BKQ_TXBD_NUM_8812F 0x038A +#define REG_HI0Q_TXBD_NUM_8812F 0x038C +#define REG_HI1Q_TXBD_NUM_8812F 0x038E +#define REG_HI2Q_TXBD_NUM_8812F 0x0390 +#define REG_HI3Q_TXBD_NUM_8812F 0x0392 +#define REG_HI4Q_TXBD_NUM_8812F 0x0394 +#define REG_HI5Q_TXBD_NUM_8812F 0x0396 +#define REG_HI6Q_TXBD_NUM_8812F 0x0398 +#define REG_HI7Q_TXBD_NUM_8812F 0x039A +#define REG_TSFTIMER_HCI_8812F 0x039C +#define REG_BD_RWPTR_CLR_8812F 0x039C +#define REG_VOQ_TXBD_IDX_8812F 0x03A0 +#define REG_VIQ_TXBD_IDX_8812F 0x03A4 +#define REG_BEQ_TXBD_IDX_8812F 0x03A8 +#define REG_BKQ_TXBD_IDX_8812F 0x03AC +#define REG_MGQ_TXBD_IDX_8812F 0x03B0 +#define REG_RXQ_RXBD_IDX_8812F 0x03B4 +#define REG_HI0Q_TXBD_IDX_8812F 0x03B8 +#define REG_HI1Q_TXBD_IDX_8812F 0x03BC +#define REG_HI2Q_TXBD_IDX_8812F 0x03C0 +#define REG_HI3Q_TXBD_IDX_8812F 0x03C4 +#define REG_HI4Q_TXBD_IDX_8812F 0x03C8 +#define REG_HI5Q_TXBD_IDX_8812F 0x03CC +#define REG_HI6Q_TXBD_IDX_8812F 0x03D0 +#define REG_HI7Q_TXBD_IDX_8812F 0x03D4 +#define REG_DBG_SEL_V1_8812F 0x03D8 +#define REG_PCIE_HRPWM1_V1_8812F 0x03D9 +#define REG_PCIE_HCPWM1_V1_8812F 0x03DA +#define REG_PCIE_CTRL2_8812F 0x03DB +#define REG_PCIE_HRPWM2_V1_8812F 0x03DC +#define REG_PCIE_HCPWM2_V1_8812F 0x03DE +#define REG_PCIE_H2C_MSG_V1_8812F 0x03E0 +#define REG_PCIE_C2H_MSG_V1_8812F 0x03E4 +#define REG_DBI_WDATA_V1_8812F 0x03E8 +#define REG_DBI_RDATA_V1_8812F 0x03EC +#define REG_DBI_FLAG_V1_8812F 0x03F0 +#define REG_MDIO_V1_8812F 0x03F4 +#define REG_PCIE_MIX_CFG_8812F 0x03F8 +#define REG_HCI_MIX_CFG_8812F 0x03FC +#define REG_STC_INT_CS_8812F 0x1300 +#define REG_ST_INT_CFG_8812F 0x1304 +#define REG_H2CQ_TXBD_DESA_8812F 0x1320 +#define REG_H2CQ_TXBD_NUM_8812F 0x1328 +#define REG_H2CQ_TXBD_IDX_8812F 0x132C +#define REG_H2CQ_CSR_8812F 0x1330 +#define REG_CHANGE_PCIE_SPEED_8812F 0x1350 +#define REG_DEBUG_STATE1_8812F 0x1354 +#define REG_DEBUG_STATE2_8812F 0x1358 +#define REG_DEBUG_STATE3_8812F 0x135C +#define REG_CHNL_DMA_CFG_V1_8812F 0x137C +#define REG_PCIE_HISR0_V1_8812F 0x13B4 +#define REG_PCIE_HISR1_V1_8812F 0x13BC +#define REG_PCIE_HISR2_V1_8812F 0x23B4 +#define REG_PCIE_HISR3_V1_8812F 0x23BC +#define REG_Q0_INFO_8812F 0x0400 +#define REG_Q1_INFO_8812F 0x0404 +#define REG_Q2_INFO_8812F 0x0408 +#define REG_Q3_INFO_8812F 0x040C +#define REG_MGQ_INFO_8812F 0x0410 +#define REG_HIQ_INFO_8812F 0x0414 +#define REG_BCNQ_INFO_8812F 0x0418 +#define REG_TXPKT_EMPTY_8812F 0x041A +#define REG_CPU_MGQ_INFO_8812F 0x041C +#define REG_FWHW_TXQ_CTRL_8812F 0x0420 +#define REG_DATAFB_SEL_8812F 0x0423 +#define REG_BCNQ_BDNY_V1_8812F 0x0424 +#define REG_LIFETIME_EN_8812F 0x0426 +#define REG_SPEC_SIFS_8812F 0x0428 +#define REG_RETRY_LIMIT_8812F 0x042A +#define REG_TXBF_CTRL_8812F 0x042C +#define REG_DARFRC_8812F 0x0430 +#define REG_DARFRCH_8812F 0x0434 +#define REG_RARFRC_8812F 0x0438 +#define REG_RARFRCH_8812F 0x043C +#define REG_RRSR_8812F 0x0440 +#define REG_ARFR0_8812F 0x0444 +#define REG_ARFRH0_8812F 0x0448 +#define REG_ARFR1_V1_8812F 0x044C +#define REG_ARFRH1_V1_8812F 0x0450 +#define REG_CCK_CHECK_8812F 0x0454 +#define REG_AMPDU_MAX_TIME_V1_8812F 0x0455 +#define REG_BCNQ1_BDNY_V1_8812F 0x0456 +#define REG_AMPDU_MAX_LENGTH_HT_8812F 0x0458 +#define REG_ACQ_STOP_8812F 0x045C +#define REG_NDPA_RATE_8812F 0x045D +#define REG_TX_HANG_CTRL_8812F 0x045E +#define REG_NDPA_OPT_CTRL_8812F 0x045F +#define REG_AMPDU_MAX_LENGTH_VHT_8812F 0x0460 +#define REG_RD_RESP_PKT_TH_8812F 0x0463 +#define REG_CMDQ_INFO_8812F 0x0464 +#define REG_Q4_INFO_8812F 0x0468 +#define REG_Q5_INFO_8812F 0x046C +#define REG_Q6_INFO_8812F 0x0470 +#define REG_Q7_INFO_8812F 0x0474 +#define REG_WMAC_LBK_BUF_HD_V1_8812F 0x0478 +#define REG_MGQ_BDNY_V1_8812F 0x047A +#define REG_TXRPT_CTRL_8812F 0x047C +#define REG_INIRTS_RATE_SEL_8812F 0x0480 +#define REG_BASIC_CFEND_RATE_8812F 0x0481 +#define REG_STBC_CFEND_RATE_8812F 0x0482 +#define REG_DATA_SC_8812F 0x0483 +#define REG_MACID_SLEEP3_8812F 0x0484 +#define REG_MACID_SLEEP1_8812F 0x0488 +#define REG_ARFR2_V1_8812F 0x048C +#define REG_ARFRH2_V1_8812F 0x0490 +#define REG_ARFR3_V1_8812F 0x0494 +#define REG_ARFRH3_V1_8812F 0x0498 +#define REG_ARFR4_8812F 0x049C +#define REG_ARFRH4_8812F 0x04A0 +#define REG_ARFR5_8812F 0x04A4 +#define REG_ARFRH5_8812F 0x04A8 +#define REG_TXRPT_START_OFFSET_8812F 0x04AC +#define REG_RRSR_CTS_8812F 0x04B0 +#define REG_POWER_STAGE1_8812F 0x04B4 +#define REG_POWER_STAGE2_8812F 0x04B8 +#define REG_SW_AMPDU_BURST_MODE_CTRL_8812F 0x04BC +#define REG_PKT_LIFE_TIME_8812F 0x04C0 +#define REG_STBC_SETTING_8812F 0x04C4 +#define REG_STBC_SETTING2_8812F 0x04C5 +#define REG_QUEUE_CTRL_8812F 0x04C6 +#define REG_SINGLE_AMPDU_CTRL_8812F 0x04C7 +#define REG_PROT_MODE_CTRL_8812F 0x04C8 +#define REG_BAR_MODE_CTRL_8812F 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8812F 0x04CF +#define REG_MACID_SLEEP2_8812F 0x04D0 +#define REG_MACID_SLEEP_8812F 0x04D4 +#define REG_HW_SEQ0_8812F 0x04D8 +#define REG_HW_SEQ1_8812F 0x04DA +#define REG_HW_SEQ2_8812F 0x04DC +#define REG_HW_SEQ3_8812F 0x04DE +#define REG_NULL_PKT_STATUS_V1_8812F 0x04E0 +#define REG_PTCL_ERR_STATUS_8812F 0x04E2 +#define REG_NULL_PKT_STATUS_EXTEND_8812F 0x04E3 +#define REG_HQMGQ_DROP_8812F 0x04E4 +#define REG_PRECNT_CTRL_8812F 0x04E5 +#define REG_BT_POLLUTE_PKT_CNT_8812F 0x04E8 +#define REG_PTCL_DBG_8812F 0x04EC +#define REG_CPUMGQ_TIMER_CTRL2_8812F 0x04F4 +#define REG_DUMMY_PAGE4_V1_8812F 0x04FC +#define REG_MOREDATA_8812F 0x04FE +#define REG_Q0_Q1_INFO_8812F 0x1400 +#define REG_Q2_Q3_INFO_8812F 0x1404 +#define REG_Q4_Q5_INFO_8812F 0x1408 +#define REG_Q6_Q7_INFO_8812F 0x140C +#define REG_MGQ_HIQ_INFO_8812F 0x1410 +#define REG_CMDQ_BCNQ_INFO_8812F 0x1414 +#define REG_LOOPBACK_OPTION_8812F 0x1420 +#define REG_AESIV_SETTING_8812F 0x1424 +#define REG_BF0_TIME_SETTING_8812F 0x1428 +#define REG_BF1_TIME_SETTING_8812F 0x142C +#define REG_BF_TIMEOUT_EN_8812F 0x1430 +#define REG_MACID_RELEASE0_8812F 0x1434 +#define REG_MACID_RELEASE1_8812F 0x1438 +#define REG_MACID_RELEASE2_8812F 0x143C +#define REG_MACID_RELEASE3_8812F 0x1440 +#define REG_MACID_RELEASE_SETTING_8812F 0x1444 +#define REG_FAST_EDCA_VOVI_SETTING_8812F 0x1448 +#define REG_FAST_EDCA_BEBK_SETTING_8812F 0x144C +#define REG_MACID_DROP0_8812F 0x1450 +#define REG_MACID_DROP1_8812F 0x1454 +#define REG_MACID_DROP2_8812F 0x1458 +#define REG_MACID_DROP3_8812F 0x145C +#define REG_R_MACID_RELEASE_SUCCESS_0_8812F 0x1460 +#define REG_R_MACID_RELEASE_SUCCESS_1_8812F 0x1464 +#define REG_R_MACID_RELEASE_SUCCESS_2_8812F 0x1468 +#define REG_R_MACID_RELEASE_SUCCESS_3_8812F 0x146C +#define REG_MGQ_FIFO_WRITE_POINTER_8812F 0x1470 +#define REG_MGQ_FIFO_READ_POINTER_8812F 0x1472 +#define REG_MGQ_FIFO_ENABLE_8812F 0x1472 +#define REG_MGQ_FIFO_RELEASE_INT_MASK_8812F 0x1474 +#define REG_MGQ_FIFO_RELEASE_INT_FLAG_8812F 0x1476 +#define REG_MGQ_FIFO_VALID_MAP_8812F 0x1478 +#define REG_MGQ_FIFO_LIFETIME_8812F 0x147A +#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8812F 0x147C +#define REG_SHCUT_SETTING_8812F 0x1480 +#define REG_SHCUT_LLC_ETH_TYPE0_8812F 0x1484 +#define REG_SHCUT_LLC_ETH_TYPE1_8812F 0x1488 +#define REG_SHCUT_LLC_OUI0_8812F 0x148C +#define REG_SHCUT_LLC_OUI1_8812F 0x1490 +#define REG_SHCUT_LLC_OUI2_8812F 0x1494 +#define REG_MU_TX_CTL_8812F 0x14C0 +#define REG_MU_STA_GID_VLD_8812F 0x14C4 +#define REG_MU_STA_USER_POS_INFO_8812F 0x14C8 +#define REG_MU_STA_USER_POS_INFO_H_8812F 0x14CC +#define REG_CHNL_INFO_CTRL_8812F 0x14D0 +#define REG_CHNL_IDLE_TIME_8812F 0x14D4 +#define REG_CHNL_BUSY_TIME_8812F 0x14D8 +#define REG_MU_TRX_DBG_CNT_V1_8812F 0x14DC +#define REG_SU_DURATION_8812F 0x14F0 +#define REG_MU_DURATION_8812F 0x14F2 +#define REG_HW_NDPA_RTY_LIMIT_8812F 0x14F4 +#define REG_EDCA_VO_PARAM_8812F 0x0500 +#define REG_EDCA_VI_PARAM_8812F 0x0504 +#define REG_EDCA_BE_PARAM_8812F 0x0508 +#define REG_EDCA_BK_PARAM_8812F 0x050C +#define REG_BCNTCFG_8812F 0x0510 +#define REG_PIFS_8812F 0x0512 +#define REG_RDG_PIFS_8812F 0x0513 +#define REG_SIFS_8812F 0x0514 +#define REG_TSFTR_SYN_OFFSET_8812F 0x0518 +#define REG_AGGR_BREAK_TIME_8812F 0x051A +#define REG_SLOT_8812F 0x051B +#define REG_NOA_ON_ERLY_TIME_8812F 0x051C +#define REG_NOA_OFF_ERLY_TIME_8812F 0x051D +#define REG_TX_PTCL_CTRL_8812F 0x0520 +#define REG_TXPAUSE_8812F 0x0522 +#define REG_DIS_TXREQ_CLR_8812F 0x0523 +#define REG_RD_CTRL_8812F 0x0524 +#define REG_MBSSID_CTRL_8812F 0x0526 +#define REG_P2PPS_CTRL_8812F 0x0527 +#define REG_PKT_LIFETIME_CTRL_8812F 0x0528 +#define REG_P2PPS_SPEC_STATE_8812F 0x052B +#define REG_TXOP_LIMIT_CTRL_8812F 0x052C +#define REG_BAR_TX_CTRL_8812F 0x0530 +#define REG_P2PON_DIS_TXTIME_8812F 0x0531 +#define REG_CCA_TXEN_CNT_8812F 0x0534 +#define REG_MAX_INTER_COLLISION_8812F 0x0538 +#define REG_MAX_INTER_COLLISION_CNT_8812F 0x053C +#define REG_TBTT_PROHIBIT_8812F 0x0540 +#define REG_P2PPS_STATE_8812F 0x0543 +#define REG_RD_NAV_NXT_8812F 0x0544 +#define REG_NAV_PROT_LEN_8812F 0x0546 +#define REG_FTM_PTT_8812F 0x0548 +#define REG_FTM_TSF_8812F 0x054C +#define REG_BCN_CTRL_8812F 0x0550 +#define REG_BCN_CTRL_CLINT0_8812F 0x0551 +#define REG_MBID_NUM_8812F 0x0552 +#define REG_DUAL_TSF_RST_8812F 0x0553 +#define REG_MBSSID_BCN_SPACE_8812F 0x0554 +#define REG_DRVERLYINT_8812F 0x0558 +#define REG_BCNDMATIM_8812F 0x0559 +#define REG_ATIMWND_8812F 0x055A +#define REG_USTIME_TSF_8812F 0x055C +#define REG_BCN_MAX_ERR_8812F 0x055D +#define REG_RXTSF_OFFSET_CCK_8812F 0x055E +#define REG_RXTSF_OFFSET_OFDM_8812F 0x055F +#define REG_TSFTR_8812F 0x0560 +#define REG_TSFTR_1_8812F 0x0564 +#define REG_FREERUN_CNT_8812F 0x0568 +#define REG_FREERUN_CNT_1_8812F 0x056C +#define REG_ATIMWND1_V1_8812F 0x0570 +#define REG_TBTT_PROHIBIT_INFRA_8812F 0x0571 +#define REG_CTWND_8812F 0x0572 +#define REG_BCNIVLCUNT_8812F 0x0573 +#define REG_BCNDROPCTRL_8812F 0x0574 +#define REG_HGQ_TIMEOUT_PERIOD_8812F 0x0575 +#define REG_TXCMD_TIMEOUT_PERIOD_8812F 0x0576 +#define REG_MISC_CTRL_8812F 0x0577 +#define REG_BCN_CTRL_CLINT1_8812F 0x0578 +#define REG_BCN_CTRL_CLINT2_8812F 0x0579 +#define REG_BCN_CTRL_CLINT3_8812F 0x057A +#define REG_EXTEND_CTRL_8812F 0x057B +#define REG_P2PPS1_SPEC_STATE_8812F 0x057C +#define REG_P2PPS1_STATE_8812F 0x057D +#define REG_P2PPS2_SPEC_STATE_8812F 0x057E +#define REG_P2PPS2_STATE_8812F 0x057F +#define REG_PS_TIMER0_8812F 0x0580 +#define REG_PS_TIMER1_8812F 0x0584 +#define REG_PS_TIMER2_8812F 0x0588 +#define REG_TBTT_CTN_AREA_8812F 0x058C +#define REG_FORCE_BCN_IFS_8812F 0x058E +#define REG_TXOP_MIN_8812F 0x0590 +#define REG_PRE_BKF_TIME_8812F 0x0592 +#define REG_CROSS_TXOP_CTRL_8812F 0x0593 +#define REG_RX_TBTT_SHIFT_V1_8812F 0x0598 +#define REG_ATIMWND2_8812F 0x05A0 +#define REG_ATIMWND3_8812F 0x05A1 +#define REG_ATIMWND4_8812F 0x05A2 +#define REG_ATIMWND5_8812F 0x05A3 +#define REG_ATIMWND6_8812F 0x05A4 +#define REG_ATIMWND7_8812F 0x05A5 +#define REG_ATIMUGT_8812F 0x05A6 +#define REG_HIQ_NO_LMT_EN_8812F 0x05A7 +#define REG_DTIM_COUNTER_ROOT_8812F 0x05A8 +#define REG_DTIM_COUNTER_VAP1_8812F 0x05A9 +#define REG_DTIM_COUNTER_VAP2_8812F 0x05AA +#define REG_DTIM_COUNTER_VAP3_8812F 0x05AB +#define REG_DTIM_COUNTER_VAP4_8812F 0x05AC +#define REG_DTIM_COUNTER_VAP5_8812F 0x05AD +#define REG_DTIM_COUNTER_VAP6_8812F 0x05AE +#define REG_DTIM_COUNTER_VAP7_8812F 0x05AF +#define REG_DIS_ATIM_8812F 0x05B0 +#define REG_EARLY_128US_8812F 0x05B1 +#define REG_P2PPS1_CTRL_8812F 0x05B2 +#define REG_P2PPS2_CTRL_8812F 0x05B3 +#define REG_TIMER0_SRC_SEL_8812F 0x05B4 +#define REG_NOA_UNIT_SEL_8812F 0x05B5 +#define REG_P2POFF_DIS_TXTIME_8812F 0x05B7 +#define REG_MBSSID_BCN_SPACE2_8812F 0x05B8 +#define REG_MBSSID_BCN_SPACE3_8812F 0x05BC +#define REG_ACMHWCTRL_8812F 0x05C0 +#define REG_ACMRSTCTRL_8812F 0x05C1 +#define REG_ACMAVG_8812F 0x05C2 +#define REG_VO_ADMTIME_8812F 0x05C4 +#define REG_VI_ADMTIME_8812F 0x05C6 +#define REG_BE_ADMTIME_8812F 0x05C8 +#define REG_MAC_HEADER_NAV_OFFSET_8812F 0x05CA +#define REG_DIS_NDPA_NAV_CHECK_8812F 0x05CB +#define REG_EDCA_RANDOM_GEN_8812F 0x05CC +#define REG_TXCMD_NOA_SEL_8812F 0x05CF +#define REG_32K_CLK_SEL_8812F 0x05D0 +#define REG_EARLYINT_ADJUST_8812F 0x05D4 +#define REG_BCNERR_CNT_8812F 0x05D8 +#define REG_BCNERR_CNT_2_8812F 0x05DC +#define REG_NOA_PARAM_8812F 0x05E0 +#define REG_NOA_PARAM_1_8812F 0x05E4 +#define REG_NOA_PARAM_2_8812F 0x05E8 +#define REG_NOA_PARAM_3_8812F 0x05EC +#define REG_P2P_RST_8812F 0x05F0 +#define REG_SCHEDULER_RST_8812F 0x05F1 +#define REG_SCH_DBG_VALUE_8812F 0x05F4 +#define REG_SCH_TXCMD_8812F 0x05F8 +#define REG_PAGE5_DUMMY_8812F 0x05FC +#define REG_CPUMGQ_TX_TIMER_8812F 0x1500 +#define REG_PS_TIMER_A_8812F 0x1504 +#define REG_PS_TIMER_B_8812F 0x1508 +#define REG_PS_TIMER_C_8812F 0x150C +#define REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8812F 0x1510 +#define REG_CPUMGQ_TX_TIMER_EARLY_8812F 0x1514 +#define REG_PS_TIMER_A_EARLY_8812F 0x1515 +#define REG_PS_TIMER_B_EARLY_8812F 0x1516 +#define REG_PS_TIMER_C_EARLY_8812F 0x1517 +#define REG_CPUMGQ_PARAMETER_8812F 0x1518 +#define REG_TSF_SYNC_ADJ_8812F 0x1520 +#define REG_TSF_ADJ_VLAUE_8812F 0x1524 +#define REG_TSF_ADJ_VLAUE_2_8812F 0x1528 +#define REG_P2PPS_HW_AUTO_PAUSE_CTRL_8812F 0x156C +#define REG_P2PPS1_HW_AUTO_PAUSE_CTRL_8812F 0x1570 +#define REG_P2PPS2_HW_AUTO_PAUSE_CTRL_8812F 0x1574 +#define REG_WMAC_CR_8812F 0x0600 +#define REG_WMAC_FWPKT_CR_8812F 0x0601 +#define REG_FW_STS_FILTER_8812F 0x0602 +#define REG_TCR_8812F 0x0604 +#define REG_RCR_8812F 0x0608 +#define REG_RX_PKT_LIMIT_8812F 0x060C +#define REG_RX_DLK_TIME_8812F 0x060D +#define REG_RX_DRVINFO_SZ_8812F 0x060F +#define REG_MACID_8812F 0x0610 +#define REG_MACID_H_8812F 0x0614 +#define REG_BSSID_8812F 0x0618 +#define REG_BSSID_H_8812F 0x061C +#define REG_MAR_8812F 0x0620 +#define REG_MAR_H_8812F 0x0624 +#define REG_MBIDCAMCFG_1_8812F 0x0628 +#define REG_MBIDCAMCFG_2_8812F 0x062C +#define REG_WMAC_TCR_TSFT_OFS_8812F 0x0630 +#define REG_UDF_THSD_8812F 0x0632 +#define REG_ZLD_NUM_8812F 0x0633 +#define REG_STMP_THSD_8812F 0x0634 +#define REG_WMAC_TXTIMEOUT_8812F 0x0635 +#define REG_USTIME_EDCA_8812F 0x0638 +#define REG_ACKTO_CCK_8812F 0x0639 +#define REG_MAC_SPEC_SIFS_8812F 0x063A +#define REG_RESP_SIFS_CCK_8812F 0x063C +#define REG_RESP_SIFS_OFDM_8812F 0x063E +#define REG_ACKTO_8812F 0x0640 +#define REG_CTS2TO_8812F 0x0641 +#define REG_EIFS_8812F 0x0642 +#define REG_RPFM_MAP0_8812F 0x0644 +#define REG_RPFM_MAP1_V1_8812F 0x0646 +#define REG_RPFM_CAM_CMD_8812F 0x0648 +#define REG_RPFM_CAM_RWD_8812F 0x064C +#define REG_NAV_CTRL_8812F 0x0650 +#define REG_BACAMCMD_8812F 0x0654 +#define REG_BACAMCONTENT_8812F 0x0658 +#define REG_BACAMCONTENT_H_8812F 0x065C +#define REG_LBDLY_8812F 0x0660 +#define REG_WMAC_BACAM_RPMEN_8812F 0x0661 +#define REG_TX_RX_8812F 0x0662 +#define REG_WMAC_BITMAP_CTL_8812F 0x0663 +#define REG_RXERR_RPT_8812F 0x0664 +#define REG_WMAC_TRXPTCL_CTL_8812F 0x0668 +#define REG_WMAC_TRXPTCL_CTL_H_8812F 0x066C +#define REG_CAMCMD_8812F 0x0670 +#define REG_CAMWRITE_8812F 0x0674 +#define REG_CAMREAD_8812F 0x0678 +#define REG_CAMDBG_8812F 0x067C +#define REG_SECCFG_8812F 0x0680 +#define REG_RXFILTER_CATEGORY_1_8812F 0x0682 +#define REG_RXFILTER_ACTION_1_8812F 0x0683 +#define REG_RXFILTER_CATEGORY_2_8812F 0x0684 +#define REG_RXFILTER_ACTION_2_8812F 0x0685 +#define REG_RXFILTER_CATEGORY_3_8812F 0x0686 +#define REG_RXFILTER_ACTION_3_8812F 0x0687 +#define REG_RXFLTMAP3_8812F 0x0688 +#define REG_RXFLTMAP4_8812F 0x068A +#define REG_RXFLTMAP5_8812F 0x068C +#define REG_RXFLTMAP6_8812F 0x068E +#define REG_WOW_CTRL_8812F 0x0690 +#define REG_NAN_RX_TSF_FILTER_8812F 0x0691 +#define REG_PS_RX_INFO_8812F 0x0692 +#define REG_WMMPS_UAPSD_TID_8812F 0x0693 +#define REG_LPNAV_CTRL_8812F 0x0694 +#define REG_WKFMCAM_CMD_8812F 0x0698 +#define REG_WKFMCAM_RWD_8812F 0x069C +#define REG_RXFLTMAP0_8812F 0x06A0 +#define REG_RXFLTMAP1_8812F 0x06A2 +#define REG_RXFLTMAP2_8812F 0x06A4 +#define REG_BCN_PSR_RPT_8812F 0x06A8 +#define REG_FLC_RPC_8812F 0x06AC +#define REG_FLC_RPCT_8812F 0x06AD +#define REG_FLC_PTS_8812F 0x06AE +#define REG_FLC_TRPC_8812F 0x06AF +#define REG_RXPKTMON_CTRL_8812F 0x06B0 +#define REG_STATE_MON_8812F 0x06B4 +#define REG_ERROR_MON_8812F 0x06B8 +#define REG_SEARCH_MACID_8812F 0x06BC +#define REG_BT_COEX_TABLE_8812F 0x06C0 +#define REG_BT_COEX_TABLE2_8812F 0x06C4 +#define REG_BT_COEX_BREAK_TABLE_8812F 0x06C8 +#define REG_BT_COEX_TABLE_H_8812F 0x06CC +#define REG_RXCMD_0_8812F 0x06D0 +#define REG_RXCMD_1_8812F 0x06D4 +#define REG_WMAC_RESP_TXINFO_8812F 0x06D8 +#define REG_BBPSF_CTRL_8812F 0x06DC +#define REG_P2P_RX_BCN_NOA_8812F 0x06E0 +#define REG_ASSOCIATED_BFMER0_INFO_8812F 0x06E4 +#define REG_ASSOCIATED_BFMER0_INFO_H_8812F 0x06E8 +#define REG_ASSOCIATED_BFMER1_INFO_8812F 0x06EC +#define REG_ASSOCIATED_BFMER1_INFO_H_8812F 0x06F0 +#define REG_TX_CSI_RPT_PARAM_BW20_8812F 0x06F4 +#define REG_TX_CSI_RPT_PARAM_BW40_8812F 0x06F8 +#define REG_CSI_PTR_8812F 0x06FC +#define REG_BCN_PSR_RPT2_8812F 0x1600 +#define REG_BCN_PSR_RPT3_8812F 0x1604 +#define REG_BCN_PSR_RPT4_8812F 0x1608 +#define REG_A1_ADDR_MASK_8812F 0x160C +#define REG_RXPSF_CTRL_8812F 0x1610 +#define REG_RXPSF_TYPE_CTRL_8812F 0x1614 +#define REG_CAM_ACCESS_CTRL_8812F 0x1618 +#define REG_HT_SND_REF_RATE_8812F 0x161C +#define REG_MACID2_8812F 0x1620 +#define REG_MACID2_H_8812F 0x1624 +#define REG_BSSID2_8812F 0x1628 +#define REG_BSSID2_H_8812F 0x162C +#define REG_MACID3_8812F 0x1630 +#define REG_MACID3_H_8812F 0x1634 +#define REG_BSSID3_8812F 0x1638 +#define REG_BSSID3_H_8812F 0x163C +#define REG_MACID4_8812F 0x1640 +#define REG_MACID4_H_8812F 0x1644 +#define REG_BSSID4_8812F 0x1648 +#define REG_BSSID4_H_8812F 0x164C +#define REG_NOA_REPORT_8812F 0x1650 +#define REG_NOA_REPORT_1_8812F 0x1654 +#define REG_NOA_REPORT_2_8812F 0x1658 +#define REG_NOA_REPORT_3_8812F 0x165C +#define REG_PWRBIT_SETTING_8812F 0x1660 +#define REG_GENERAL_OPTION_8812F 0x1664 +#define REG_RXAI_CTRL_8812F 0x1668 +#define REG_CSI_RRSR_8812F 0x1678 +#define REG_MU_BF_OPTION_8812F 0x167C +#define REG_WMAC_PAUSE_BB_CLR_TH_8812F 0x167D +#define REG__WMAC_MULBK_BUF_8812F 0x167E +#define REG_WMAC_MU_OPTION_8812F 0x167F +#define REG_WMAC_MU_BF_CTL_8812F 0x1680 +#define REG_WMAC_MU_BFRPT_PARA_8812F 0x1682 +#define REG_WMAC_ASSOCIATED_MU_BFMEE2_8812F 0x1684 +#define REG_WMAC_ASSOCIATED_MU_BFMEE3_8812F 0x1686 +#define REG_WMAC_ASSOCIATED_MU_BFMEE4_8812F 0x1688 +#define REG_WMAC_ASSOCIATED_MU_BFMEE5_8812F 0x168A +#define REG_WMAC_ASSOCIATED_MU_BFMEE6_8812F 0x168C +#define REG_WMAC_ASSOCIATED_MU_BFMEE7_8812F 0x168E +#define REG_WMAC_BB_STOP_RX_COUNTER_8812F 0x1690 +#define REG_WMAC_PLCP_MONITOR_8812F 0x1694 +#define REG_WMAC_PLCP_MONITOR_MUTX_8812F 0x1698 +#define REG_WMAC_CSIDMA_CFG_8812F 0x169C +#define REG_TRANSMIT_ADDRSS_0_8812F 0x16A0 +#define REG_TRANSMIT_ADDRSS_0_H_8812F 0x16A4 +#define REG_TRANSMIT_ADDRSS_1_8812F 0x16A8 +#define REG_TRANSMIT_ADDRSS_1_H_8812F 0x16AC +#define REG_TRANSMIT_ADDRSS_2_8812F 0x16B0 +#define REG_TRANSMIT_ADDRSS_2_H_8812F 0x16B4 +#define REG_TRANSMIT_ADDRSS_3_8812F 0x16B8 +#define REG_TRANSMIT_ADDRSS_3_H_8812F 0x16BC +#define REG_TRANSMIT_ADDRSS_4_8812F 0x16C0 +#define REG_TRANSMIT_ADDRSS_4_H_8812F 0x16C4 +#define REG_SND_AID12_8812F 0x16D0 +#define REG_SND_PKT_INFO_8812F 0x16D2 +#define REG_MACID1_8812F 0x0700 +#define REG_MACID1_1_8812F 0x0704 +#define REG_BSSID1_8812F 0x0708 +#define REG_BSSID1_1_8812F 0x070C +#define REG_BCN_PSR_RPT1_8812F 0x0710 +#define REG_ASSOCIATED_BFMEE_SEL_8812F 0x0714 +#define REG_SND_PTCL_CTRL_8812F 0x0718 +#define REG_RX_CSI_RPT_INFO_8812F 0x071C +#define REG_NS_ARP_CTRL_8812F 0x0720 +#define REG_NS_ARP_INFO_8812F 0x0724 +#define REG_BEAMFORMING_INFO_NSARP_V1_8812F 0x0728 +#define REG_BEAMFORMING_INFO_NSARP_8812F 0x072C +#define REG_IPV6_8812F 0x0730 +#define REG_IPV6_1_8812F 0x0734 +#define REG_IPV6_2_8812F 0x0738 +#define REG_IPV6_3_8812F 0x073C +#define REG_WMAC_RTX_CTX_SUBTYPE_CFG_8812F 0x0750 +#define REG_WMAC_SWAES_DIO_B63_B32_8812F 0x0754 +#define REG_WMAC_SWAES_DIO_B95_B64_8812F 0x0758 +#define REG_WMAC_SWAES_DIO_B127_B96_8812F 0x075C +#define REG_WMAC_SWAES_CFG_8812F 0x0760 +#define REG_BT_COEX_V2_8812F 0x0762 +#define REG_BT_COEX_8812F 0x0764 +#define REG_WLAN_ACT_MASK_CTRL_8812F 0x0768 +#define REG_WLAN_ACT_MASK_CTRL_1_8812F 0x076C +#define REG_BT_COEX_ENHANCED_INTR_CTRL_8812F 0x076E +#define REG_BT_ACT_STATISTICS_8812F 0x0770 +#define REG_BT_ACT_STATISTICS_1_8812F 0x0774 +#define REG_BT_STATISTICS_CONTROL_REGISTER_8812F 0x0778 +#define REG_BT_STATUS_REPORT_REGISTER_8812F 0x077C +#define REG_BT_INTERRUPT_CONTROL_REGISTER_8812F 0x0780 +#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8812F 0x0784 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8812F 0x0785 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8812F 0x0788 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8812F 0x078C +#define REG_BT_INTERRUPT_STATUS_REGISTER_8812F 0x078F +#define REG_BT_TDMA_TIME_REGISTER_8812F 0x0790 +#define REG_BT_ACT_REGISTER_8812F 0x0794 +#define REG_OBFF_CTRL_BASIC_8812F 0x0798 +#define REG_OBFF_CTRL2_TIMER_8812F 0x079C +#define REG_LTR_CTRL_BASIC_8812F 0x07A0 +#define REG_LTR_CTRL2_TIMER_THRESHOLD_8812F 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8812F 0x07A8 +#define REG_LTR_ACTIVE_LATENCY_V1_8812F 0x07AC +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_8812F 0x07B0 +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_1_8812F 0x07B4 +#define REG_WMAC_PKTCNT_RWD_8812F 0x07B8 +#define REG_WMAC_PKTCNT_CTRL_8812F 0x07BC +#define REG_IQ_DUMP_8812F 0x07C0 +#define REG_IQ_DUMP_1_8812F 0x07C4 +#define REG_IQ_DUMP_2_8812F 0x07C8 +#define REG_WMAC_FTM_CTL_8812F 0x07CC +#define REG_WMAC_IQ_MDPK_FUNC_8812F 0x07CE +#define REG_WMAC_OPTION_FUNCTION_8812F 0x07D0 +#define REG_WMAC_OPTION_FUNCTION_1_8812F 0x07D4 +#define REG_WMAC_OPTION_FUNCTION_2_8812F 0x07D8 +#define REG_RX_FILTER_FUNCTION_8812F 0x07DA +#define REG_NDP_SIG_8812F 0x07E0 +#define REG_TXCMD_INFO_FOR_RSP_PKT_8812F 0x07E4 +#define REG_TXCMD_INFO_FOR_RSP_PKT_1_8812F 0x07E8 +#define REG_WSEC_OPTION_8812F 0x07EC +#define REG_RTS_ADDRESS_0_8812F 0x07F0 +#define REG_RTS_ADDRESS_0_1_8812F 0x07F4 +#define REG_RTS_ADDRESS_1_8812F 0x07F8 +#define REG_RTS_ADDRESS_1_1_8812F 0x07FC +#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8812F 0x1700 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8812F 0x1704 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8812F 0x1708 +#define REG_SDIO_TX_CTRL_8812F 0x10250000 +#define REG_SDIO_CMD11_VOL_SWITCH_8812F 0x10250004 +#define REG_SDIO_CTRL_8812F 0x10250005 +#define REG_SDIO_DRIVING_8812F 0x10250006 +#define REG_SDIO_MONITOR_8812F 0x10250008 +#define REG_SDIO_MONITOR_2_8812F 0x1025000C +#define REG_SDIO_CTRL_2_8812F 0x10250010 +#define REG_SDIO_HIMR_8812F 0x10250014 +#define REG_SDIO_HISR_8812F 0x10250018 +#define REG_SDIO_RX_REQ_LEN_8812F 0x1025001C +#define REG_SDIO_FREE_TXPG_SEQ_V1_8812F 0x1025001F +#define REG_SDIO_FREE_TXPG_8812F 0x10250020 +#define REG_SDIO_FREE_TXPG2_8812F 0x10250024 +#define REG_SDIO_OQT_FREE_TXPG_V1_8812F 0x10250028 +#define REG_SDIO_TXPKT_EMPTY_8812F 0x1025002C +#define REG_SDIO_HTSFR_INFO_8812F 0x10250030 +#define REG_SDIO_HCPWM1_V2_8812F 0x10250038 +#define REG_SDIO_HCPWM2_V2_8812F 0x1025003A +#define REG_SDIO_INDIRECT_REG_CFG_8812F 0x10250040 +#define REG_SDIO_INDIRECT_REG_DATA_8812F 0x10250044 +#define REG_SDIO_H2C_8812F 0x10250060 +#define REG_SDIO_C2H_8812F 0x10250064 +#define REG_SDIO_HRPWM1_8812F 0x10250080 +#define REG_SDIO_HRPWM2_8812F 0x10250082 +#define REG_SDIO_HPS_CLKR_8812F 0x10250084 +#define REG_SDIO_BUS_CTRL_8812F 0x10250085 +#define REG_SDIO_HSUS_CTRL_8812F 0x10250086 +#define REG_SDIO_RESPONSE_TIMER_8812F 0x10250088 +#define REG_SDIO_CMD_CRC_8812F 0x1025008A +#define REG_SDIO_HSISR_8812F 0x10250090 +#define REG_SDIO_HSIMR_8812F 0x10250091 +#define REG_SDIO_DIOERR_RPT_8812F 0x102500C0 +#define REG_SDIO_CMD_ERRCNT_8812F 0x102500C2 +#define REG_SDIO_DATA_ERRCNT_8812F 0x102500C3 +#define REG_SDIO_CMD_ERR_CONTENT_8812F 0x102500C4 +#define REG_SDIO_CRC_ERR_IDX_8812F 0x102500C9 +#define REG_SDIO_DATA_CRC_8812F 0x102500CA +#define REG_SDIO_TRANS_FIFO_STATUS_8812F 0x102500CC + +#endif diff --git a/hal/halmac/halmac_reg_8814b.h b/hal/halmac/halmac_reg_8814b.h new file mode 100644 index 0000000..9b0ac74 --- /dev/null +++ b/hal/halmac/halmac_reg_8814b.h @@ -0,0 +1,1058 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_REG_8814B_H +#define __INC_HALMAC_REG_8814B_H + +#define REG_SYS_ISO_CTRL_8814B 0x0000 +#define REG_SYS_FUNC_EN_8814B 0x0002 +#define REG_SYS_PW_CTRL_8814B 0x0004 +#define REG_SYS_CLK_CTRL_8814B 0x0008 +#define REG_SYS_EEPROM_CTRL_8814B 0x000A +#define REG_EE_VPD_8814B 0x000C +#define REG_SYS_SWR_CTRL1_8814B 0x0010 +#define REG_SYS_SWR_CTRL2_8814B 0x0014 +#define REG_SYS_SWR_CTRL3_8814B 0x0018 +#define REG_RSV_CTRL_8814B 0x001C +#define REG_RF_CTRL_8814B 0x001F +#define REG_AFE_LDO_CTRL_8814B 0x0020 +#define REG_AFE_CTRL1_8814B 0x0024 +#define REG_ANAPARSW_POW_MAC_8814B 0x0028 +#define REG_ANAPARLDO_POW_MAC_8814B 0x0029 +#define REG_ANAPAR_POW_MAC_8814B 0x002A +#define REG_ANAPAR_POW_XTAL_8814B 0x002B +#define REG_ANAPARLDO_MAC_8814B 0x002C +#define REG_EFUSE_CTRL_8814B 0x0030 +#define REG_LDO_EFUSE_CTRL_8814B 0x0034 +#define REG_PWR_OPTION_CTRL_8814B 0x0038 +#define REG_CAL_TIMER_8814B 0x003C +#define REG_ACLK_MON_8814B 0x003E +#define REG_GPIO_MUXCFG_8814B 0x0040 +#define REG_GPIO_PIN_CTRL_8814B 0x0044 +#define REG_GPIO_INTM_8814B 0x0048 +#define REG_LED_CFG_8814B 0x004C +#define REG_FSIMR_8814B 0x0050 +#define REG_FSISR_8814B 0x0054 +#define REG_HSIMR_8814B 0x0058 +#define REG_HSISR_8814B 0x005C +#define REG_GPIO_EXT_CTRL_8814B 0x0060 +#define REG_PAD_CTRL1_8814B 0x0064 +#define REG_WL_BT_PWR_CTRL_8814B 0x0068 +#define REG_SDM_DEBUG_8814B 0x006C +#define REG_SYS_SDIO_CTRL_8814B 0x0070 +#define REG_HCI_OPT_CTRL_8814B 0x0074 +#define REG_AFE_CTRL4_8814B 0x0078 +#define REG_LDO_SWR_CTRL_8814B 0x007C +#define REG_MCUFW_CTRL_8814B 0x0080 +#define REG_MCU_TST_CFG_8814B 0x0084 +#define REG_HMEBOX_E0_E1_8814B 0x0088 +#define REG_HMEBOX_E2_E3_8814B 0x008C +#define REG_WLLPS_CTRL_8814B 0x0090 +#define REG_AFE_CTRL5_8814B 0x0094 +#define REG_GPIO_DEBOUNCE_CTRL_8814B 0x0098 +#define REG_RPWM2_8814B 0x009C +#define REG_SYSON_FSM_MON_8814B 0x00A0 +#define REG_AFE_CTRL6_8814B 0x00A4 +#define REG_PMC_DBG_CTRL1_8814B 0x00A8 +#define REG_AFE_CTRL7_8814B 0x00AC +#define REG_HIMR0_8814B 0x00B0 +#define REG_HISR0_8814B 0x00B4 +#define REG_HIMR1_8814B 0x00B8 +#define REG_HISR1_8814B 0x00BC +#define REG_DBG_PORT_SEL_8814B 0x00C0 +#define REG_PAD_CTRL2_8814B 0x00C4 +#define REG_PMC_DBG_CTRL2_8814B 0x00CC +#define REG_MEM_CTRL_8814B 0x00D8 +#define REG_SYN_RFC_CTRL_8814B 0x00DC +#define REG_USB_SIE_INTF_8814B 0x00E0 +#define REG_PCIE_MIO_INTF_8814B 0x00E4 +#define REG_PCIE_MIO_INTD_8814B 0x00E8 +#define REG_WLRF1_8814B 0x00EC +#define REG_SYS_CFG1_8814B 0x00F0 +#define REG_SYS_STATUS1_8814B 0x00F4 +#define REG_SYS_STATUS2_8814B 0x00F8 +#define REG_SYS_CFG2_8814B 0x00FC +#define REG_ANAPARSW_MAC_0_8814B 0x1010 +#define REG_ANAPARSW_MAC_1_8814B 0x1014 +#define REG_ANAPAR_MAC_0_8814B 0x1018 +#define REG_ANAPAR_MAC_1_8814B 0x101C +#define REG_ANAPAR_MAC_2_8814B 0x1020 +#define REG_ANAPAR_MAC_3_8814B 0x1024 +#define REG_ANAPAR_MAC_4_8814B 0x1028 +#define REG_ANAPAR_MAC_5_8814B 0x102C +#define REG_ANAPAR_MAC_6_8814B 0x1030 +#define REG_ANAPAR_MAC_7_8814B 0x1034 +#define REG_ANAPAR_MAC_8_8814B 0x1038 +#define REG_ANAPAR_XTAL_0_8814B 0x1040 +#define REG_ANAPAR_XTAL_1_8814B 0x1044 +#define REG_ANAPAR_XTAL_2_8814B 0x1048 +#define REG_ANAPAR_XTAL_AAC_8814B 0x104C +#define REG_ANAPAR_XTAL_R_ONLY_8814B 0x1050 +#define REG_CPHY_LDO_8814B 0x1054 +#define REG_CPHY_BG_8814B 0x1058 +#define REG_HIMR_4_8814B 0x1060 +#define REG_HISR_4_8814B 0x1064 +#define REG_HIMR_5_8814B 0x1068 +#define REG_HISR_5_8814B 0x106C +#define REG_SYS_CFG5_8814B 0x1070 +#define REG_HIMR_6_8814B 0x1078 +#define REG_HISR_6_8814B 0x107C +#define REG_CPU_DMEM_CON_8814B 0x1080 +#define REG_BOOT_REASON_8814B 0x1088 +#define REG_DATA_CPU_CTL0_8814B 0x1090 +#define REG_DATA_CPU_CTL1_8814B 0x1094 +#define REG_TXDMA_STOP_HIMR_8814B 0x1098 +#define REG_TXDMA_STOP_HISR_8814B 0x109C +#define REG_TXDMA_START_HIMR_8814B 0x10A0 +#define REG_TXDMA_START_HISR_8814B 0x10A4 +#define REG_NFCPAD_CTRL_8814B 0x10A8 +#define REG_HIMR2_8814B 0x10B0 +#define REG_HISR2_8814B 0x10B4 +#define REG_HIMR3_8814B 0x10B8 +#define REG_HISR3_8814B 0x10BC +#define REG_SW_MDIO_8814B 0x10C0 +#define REG_HIMR_7_8814B 0x10C8 +#define REG_HISR_7_8814B 0x10CC +#define REG_H2C_PKT_READADDR_8814B 0x10D0 +#define REG_H2C_PKT_WRITEADDR_8814B 0x10D4 +#define REG_MEM_PWR_CRTL_8814B 0x10D8 +#define REG_FW_DRV_HANDSHAKE_8814B 0x10DC +#define REG_FW_DBG0_8814B 0x10E0 +#define REG_FW_DBG1_8814B 0x10E4 +#define REG_FW_DBG2_8814B 0x10E8 +#define REG_FW_DBG3_8814B 0x10EC +#define REG_FW_DBG4_8814B 0x10F0 +#define REG_FW_DBG5_8814B 0x10F4 +#define REG_FW_DBG6_8814B 0x10F8 +#define REG_FW_DBG7_8814B 0x10FC +#define REG_CR_8814B 0x0100 +#define REG_PG_SIZE_8814B 0x0104 +#define REG_PKT_BUFF_ACCESS_CTRL_8814B 0x0106 +#define REG_TSF_CLK_STATE_8814B 0x0108 +#define REG_TXDMA_PQ_MAP_8814B 0x010C +#define REG_TRXFF_BNDY_8814B 0x0114 +#define REG_PTA_I2C_MBOX_8814B 0x0118 +#define REG_RXFF_BNDY_8814B 0x011C +#define REG_FE1IMR_8814B 0x0120 +#define REG_FE1ISR_8814B 0x0124 +#define REG_CPWM_8814B 0x012C +#define REG_FWIMR_8814B 0x0130 +#define REG_FWISR_8814B 0x0134 +#define REG_FTIMR_8814B 0x0138 +#define REG_FTISR_8814B 0x013C +#define REG_PKTBUF_DBG_CTRL_8814B 0x0140 +#define REG_PKTBUF_DBG_DATA_L_8814B 0x0144 +#define REG_PKTBUF_DBG_DATA_H_8814B 0x0148 +#define REG_CPWM2_8814B 0x014C +#define REG_TC0_CTRL_8814B 0x0150 +#define REG_TC1_CTRL_8814B 0x0154 +#define REG_TC2_CTRL_8814B 0x0158 +#define REG_TC3_CTRL_8814B 0x015C +#define REG_TC4_CTRL_8814B 0x0160 +#define REG_TCUNIT_BASE_8814B 0x0164 +#define REG_TC5_CTRL_8814B 0x0168 +#define REG_TC6_CTRL_8814B 0x016C +#define REG_AES_DECRPT_DATA_8814B 0x0180 +#define REG_AES_DECRPT_CFG_8814B 0x0184 +#define REG_HIOE_CTRL_8814B 0x0188 +#define REG_HIOE_CFG_FILE_8814B 0x018C +#define REG_TMETER_8814B 0x0190 +#define REG_OSC_32K_CTRL_8814B 0x0194 +#define REG_32K_CAL_REG1_8814B 0x0198 +#define REG_C2HEVT_8814B 0x01A0 +#define REG_C2HEVT_1_8814B 0x01A4 +#define REG_C2HEVT_2_8814B 0x01A8 +#define REG_C2HEVT_3_8814B 0x01AC +#define REG_RXDESC_BUFF_RPTR_8814B 0x01B0 +#define REG_RXDESC_BUFF_WPTR_8814B 0x01B4 +#define REG_SW_DEFINED_PAGE1_8814B 0x01B8 +#define REG_SW_DEFINED_PAGE2_8814B 0x01BC +#define REG_MCUTST_I_8814B 0x01C0 +#define REG_MCUTST_II_8814B 0x01C4 +#define REG_FMETHR_8814B 0x01C8 +#define REG_HMETFR_8814B 0x01CC +#define REG_HMEBOX0_8814B 0x01D0 +#define REG_HMEBOX1_8814B 0x01D4 +#define REG_HMEBOX2_8814B 0x01D8 +#define REG_HMEBOX3_8814B 0x01DC +#define REG_RXDESC_BUFF_BNDY_8814B 0x01E0 +#define REG_BB_ACCESS_CTRL_8814B 0x01E8 +#define REG_BB_ACCESS_DATA_8814B 0x01EC +#define REG_HMEBOX_E0_8814B 0x01F0 +#define REG_HMEBOX_E1_8814B 0x01F4 +#define REG_HMEBOX_E2_8814B 0x01F8 +#define REG_HMEBOX_E3_8814B 0x01FC +#define REG_CR_EXT_8814B 0x1100 +#define REG_TC9_CTRL_8814B 0x1104 +#define REG_TC10_CTRL_8814B 0x1108 +#define REG_TC11_CTRL_8814B 0x110C +#define REG_TC12_CTRL_8814B 0x1110 +#define REG_FWFF_8814B 0x1114 +#define REG_RXFF_PTR_V1_8814B 0x1118 +#define REG_RXFF_WTR_V1_8814B 0x111C +#define REG_FE2IMR_8814B 0x1120 +#define REG_FE2ISR_8814B 0x1124 +#define REG_FE3IMR_8814B 0x1128 +#define REG_FE3ISR_8814B 0x112C +#define REG_FE4IMR_8814B 0x1130 +#define REG_FE4ISR_8814B 0x1134 +#define REG_FT1IMR_8814B 0x1138 +#define REG_FT1ISR_8814B 0x113C +#define REG_SPWR0_8814B 0x1140 +#define REG_SPWR1_8814B 0x1144 +#define REG_SPWR2_8814B 0x1148 +#define REG_SPWR3_8814B 0x114C +#define REG_POWSEQ_8814B 0x1150 +#define REG_TC7_CTRL_V1_8814B 0x1158 +#define REG_TC8_CTRL_V1_8814B 0x115C +#define REG_RX_BCN_TBTT_ITVL0_8814B 0x1160 +#define REG_RX_BCN_TBTT_ITVL1_8814B 0x1164 +#define REG_FWIMR1_8814B 0x1168 +#define REG_FWISR1_8814B 0x116C +#define REG_FWIMR2_8814B 0x1170 +#define REG_FWISR2_8814B 0x1174 +#define REG_FWIMR3_8814B 0x1178 +#define REG_FWISR3_8814B 0x117C +#define REG_SPEED_SENSOR_8814B 0x1180 +#define REG_SPEED_SENSOR1_8814B 0x1184 +#define REG_SPEED_SENSOR2_8814B 0x1188 +#define REG_SPEED_SENSOR3_8814B 0x118C +#define REG_SPEED_SENSOR4_8814B 0x1190 +#define REG_SPEED_SENSOR5_8814B 0x1194 +#define REG_RXPKTBUF_1_MAX_ADDR_8814B 0x1198 +#define REG_RXFWBUF_1_MAX_ADDR_8814B 0x119C +#define REG_IO_WRAP_ERR_FLAG_V1_8814B 0x11A0 +#define REG_RXPKTBUF_1_READ_8814B 0x11A4 +#define REG_RXPKTBUF_1_WRITE_8814B 0x11A8 +#define REG_BUFF_DBGUG_8814B 0x11AC +#define REG_RFE_CTRL_PAD_E2_8814B 0x11B0 +#define REG_RFE_CTRL_PAD_SR_8814B 0x11B4 +#define REG_H2C_PRIORITY_SEL_8814B 0x11C0 +#define REG_COUNTER_CTRL_8814B 0x11C4 +#define REG_COUNTER_THRESHOLD_8814B 0x11C8 +#define REG_COUNTER_SET_8814B 0x11CC +#define REG_COUNTER_OVERFLOW_8814B 0x11D0 +#define REG_TXDMA_LEN_THRESHOLD_8814B 0x11D4 +#define REG_RXDMA_LEN_THRESHOLD_8814B 0x11D8 +#define REG_PCIE_EXEC_TIME_THRESHOLD_8814B 0x11DC +#define REG_FT2IMR_8814B 0x11E0 +#define REG_FT2ISR_8814B 0x11E4 +#define REG_MSG2_8814B 0x11F0 +#define REG_MSG3_8814B 0x11F4 +#define REG_MSG4_8814B 0x11F8 +#define REG_MSG5_8814B 0x11FC +#define REG_BIST_RSTN0_8814B 0x2100 +#define REG_BIST_RSTN2_8814B 0x2108 +#define REG_BIST_MODE_NRML0_8814B 0x2110 +#define REG_BIST_MODE_NRML1_8814B 0x2114 +#define REG_BIST_MODE_NRML2_8814B 0x2118 +#define REG_BIST_MODE_NRML3_8814B 0x211C +#define REG_BIST_DONE_NRML_MAC_8814B 0x2150 +#define REG_BIST_DONE_NRML1_8814B 0x2158 +#define REG_BIST_DONE_DRF_MAC_8814B 0x2160 +#define REG_BIST_DONE_DRF_8814B 0x2164 +#define REG_BIST_DONE_DRF1_8814B 0x2168 +#define REG_BIST_FAIL_NRML_MAC_8814B 0x2170 +#define REG_BIST_FAIL_NRML_8814B 0x2174 +#define REG_BIST_FAIL_NRML1_8814B 0x2178 +#define REG_BIST_FAIL_NRML_MAC_V1_8814B 0x2180 +#define REG_BIST_FAIL_NRML_V1_8814B 0x2184 +#define REG_BIST_FAIL_NRML1_V1_8814B 0x2188 +#define REG_BIST_MISR_DATAOUT_8814B 0x2190 +#define REG_BIST_MISR_DATAOUT1_8814B 0x2194 +#define REG_BIST_MISR_DATAOUT_CPU_8814B 0x2198 +#define REG_BIST_MISR_DATAOUT_CPU1_8814B 0x219C +#define REG_BIST_MISR_DATAOUT_CPU2_8814B 0x21A0 +#define REG_BIST_MISR_DATOUT_CPU3_8814B 0x21A4 +#define REG_BCN_CTRL_0_8814B 0x0200 +#define REG_BCN_CTRL_1_8814B 0x0204 +#define REG_AUTO_LLT_V1_8814B 0x0208 +#define REG_TXDMA_OFFSET_CHK_8814B 0x020C +#define REG_TXDMA_STATUS_8814B 0x0210 +#define REG_TX_DMA_DBG_8814B 0x0214 +#define REG_DMA_RQPN_INFO_PUB_8814B 0x0218 +#define REG_RQPN_CTRL_2_V1_8814B 0x021C +#define REG_BCN_CTRL_2_8814B 0x0220 +#define REG_TXPKTNUM_0_8814B 0x0230 +#define REG_TXPKTNUM_1_8814B 0x0234 +#define REG_TXPKTNUM_2_8814B 0x0238 +#define REG_TXPKTNUM_3_8814B 0x023C +#define REG_TX_AGG_ALIGN_8814B 0x0240 +#define REG_H2C_HEAD_8814B 0x0244 +#define REG_H2C_TAIL_8814B 0x0248 +#define REG_H2C_READ_ADDR_8814B 0x024C +#define REG_H2C_WR_ADDR_8814B 0x0250 +#define REG_H2C_INFO_8814B 0x0254 +#define REG_DMA_OQT_0_8814B 0x0260 +#define REG_DMA_OQT_1_8814B 0x0264 +#define REG_RXDMA_AGG_PG_TH_8814B 0x0280 +#define REG_RXDMA_CTRL_8814B 0x0284 +#define REG_RXDMA_STATUS_8814B 0x0288 +#define REG_RXDMA_DPR_8814B 0x028C +#define REG_RXDMA_MODE_8814B 0x0290 +#define REG_C2H_PKT_8814B 0x0294 +#define REG_FWFF_C2H_8814B 0x0298 +#define REG_FWFF_CTRL_8814B 0x029C +#define REG_FWFF_PKT_INFO_8814B 0x02A0 +#define REG_FWFF_PKT_INFO2_8814B 0x02A4 +#define REG_RXPKTNUM_8814B 0x02B0 +#define REG_RXPKTNUM_TH_8814B 0x02B4 +#define REG_FW_UPD_RXDES_RDPTR_8814B 0x02B8 +#define REG_DDMA_CH0SA_8814B 0x1200 +#define REG_DDMA_CH0DA_8814B 0x1204 +#define REG_DDMA_CH0CTRL_8814B 0x1208 +#define REG_DDMA_CH1SA_8814B 0x1210 +#define REG_DDMA_CH1DA_8814B 0x1214 +#define REG_DDMA_CH1CTRL_8814B 0x1218 +#define REG_DDMA_CH2SA_8814B 0x1220 +#define REG_DDMA_CH2DA_8814B 0x1224 +#define REG_DDMA_CH2CTRL_8814B 0x1228 +#define REG_DDMA_CH3SA_8814B 0x1230 +#define REG_DDMA_CH3DA_8814B 0x1234 +#define REG_DDMA_CH3CTRL_8814B 0x1238 +#define REG_DDMA_CH4SA_8814B 0x1240 +#define REG_DDMA_CH4DA_8814B 0x1244 +#define REG_DDMA_CH4CTRL_8814B 0x1248 +#define REG_DDMA_CH5SA_8814B 0x1250 +#define REG_DDMA_CH5DA_8814B 0x1254 +#define REG_DDMA_CH5CTRL_8814B 0x1258 +#define REG_DDMA_INT_MSK_8814B 0x12E0 +#define REG_DDMA_CHSTATUS_8814B 0x12E8 +#define REG_DDMA_CHKSUM_8814B 0x12F0 +#define REG_DDMA_MONITOR_8814B 0x12FC +#define REG_DMA_RQPN_INFO_0_8814B 0x2200 +#define REG_DMA_RQPN_INFO_1_8814B 0x2204 +#define REG_DMA_RQPN_INFO_2_8814B 0x2208 +#define REG_DMA_RQPN_INFO_3_8814B 0x220C +#define REG_DMA_RQPN_INFO_4_8814B 0x2210 +#define REG_DMA_RQPN_INFO_5_8814B 0x2214 +#define REG_DMA_RQPN_INFO_6_8814B 0x2218 +#define REG_DMA_RQPN_INFO_7_8814B 0x221C +#define REG_DMA_RQPN_INFO_8_8814B 0x2220 +#define REG_DMA_RQPN_INFO_9_8814B 0x2224 +#define REG_DMA_RQPN_INFO_10_8814B 0x2228 +#define REG_DMA_RQPN_INFO_11_8814B 0x222C +#define REG_DMA_RQPN_INFO_12_8814B 0x2230 +#define REG_DMA_RQPN_INFO_13_8814B 0x2234 +#define REG_DMA_RQPN_INFO_14_8814B 0x2238 +#define REG_DMA_RQPN_INFO_15_8814B 0x223C +#define REG_DMA_RQPN_INFO_16_8814B 0x2240 +#define REG_HWAMSDU_CTL1_8814B 0x2250 +#define REG_HWAMSDU_CTL2_8814B 0x2254 +#define REG_TXPAGE_INT_CTRL_0_8814B 0x3200 +#define REG_TXPAGE_INT_CTRL_1_8814B 0x3204 +#define REG_TXPAGE_INT_CTRL_2_8814B 0x3208 +#define REG_TXPAGE_INT_CTRL_3_8814B 0x320C +#define REG_TXPAGE_INT_CTRL_4_8814B 0x3210 +#define REG_TXPAGE_INT_CTRL_5_8814B 0x3214 +#define REG_TXPAGE_INT_CTRL_6_8814B 0x3218 +#define REG_TXPAGE_INT_CTRL_7_8814B 0x321C +#define REG_TXPAGE_INT_CTRL_8_8814B 0x3220 +#define REG_TXPAGE_INT_CTRL_9_8814B 0x3224 +#define REG_TXPAGE_INT_CTRL_10_8814B 0x3228 +#define REG_TXPAGE_INT_CTRL_11_8814B 0x322C +#define REG_TXPAGE_INT_CTRL_12_8814B 0x3230 +#define REG_TXPAGE_INT_CTRL_13_8814B 0x3234 +#define REG_TXPAGE_INT_CTRL_14_8814B 0x3238 +#define REG_TXPAGE_INT_CTRL_15_8814B 0x323C +#define REG_TXPAGE_INT_CTRL_16_8814B 0x3240 +#define REG_PCIE_CTRL_8814B 0x0300 +#define REG_ACH_CTRL_8814B 0x0304 +#define REG_HIQ_CTRL_8814B 0x0308 +#define REG_INT_MIG_V1_8814B 0x030C +#define REG_P0MGQ_TXBD_DESA_L_8814B 0x0310 +#define REG_P0MGQ_TXBD_DESA_H_8814B 0x0314 +#define REG_ACH0_TXBD_DESA_L_8814B 0x0318 +#define REG_ACH0_TXBD_DESA_H_8814B 0x031C +#define REG_ACH1_TXBD_DESA_L_8814B 0x0320 +#define REG_ACH1_TXBD_DESA_H_8814B 0x0324 +#define REG_ACH2_TXBD_DESA_L_8814B 0x0328 +#define REG_ACH2_TXBD_DESA_H_8814B 0x032C +#define REG_ACH3_TXBD_DESA_L_8814B 0x0330 +#define REG_ACH3_TXBD_DESA_H_8814B 0x0334 +#define REG_P0RXQ_RXBD_DESA_L_8814B 0x0338 +#define REG_P0RXQ_RXBD_DESA_H_8814B 0x033C +#define REG_P0BCNQ_TXBD_DESA_L_8814B 0x0340 +#define REG_P0BCNQ_TXBD_DESA_H_8814B 0x0344 +#define REG_FWCMDQ_TXBD_DESA_L_8814B 0x0348 +#define REG_FWCMDQ_TXBD_DESA_H_8814B 0x034C +#define REG_PCIE_HRPWM1_HCPWM1_DCPU_8814B 0x0354 +#define REG_P0_MPRT_BCNQ_TXBD_DESA_L_8814B 0x0358 +#define REG_P0_MPRT_BCNQ_TXBD_DESA_H_8814B 0x035C +#define REG_P0_MPRT_BCNQ_TXRXBD_NUM_8814B 0x036C +#define REG_BD_RWPTR_CLR2_8814B 0x0370 +#define REG_BD_RWPTR_CLR3_8814B 0x0374 +#define REG_P0MGQ_RXQ_TXRXBD_NUM_8814B 0x0378 +#define REG_CHNL_DMA_CFG_8814B 0x037C +#define REG_FWCMDQ_TXBD_NUM_8814B 0x0380 +#define REG_ACH0_ACH1_TXBD_NUM_8814B 0x0384 +#define REG_ACH2_ACH3_TXBD_NUM_8814B 0x0388 +#define REG_P0HI0Q_HI1Q_TXBD_NUM_8814B 0x038C +#define REG_P0HI2Q_HI3Q_TXBD_NUM_8814B 0x0390 +#define REG_P0HI4Q_HI5Q_TXBD_NUM_8814B 0x0394 +#define REG_P0HI6Q_HI7Q_TXBD_NUM_8814B 0x0398 +#define REG_BD_RWPTR_CLR1_8814B 0x039C +#define REG_TSFTIMER_HCI_8814B 0x039C +#define REG_ACH0_TXBD_IDX_8814B 0x03A0 +#define REG_ACH1_TXBD_IDX_8814B 0x03A4 +#define REG_ACH2_TXBD_IDX_8814B 0x03A8 +#define REG_ACH3_TXBD_IDX_8814B 0x03AC +#define REG_P0MGQ_TXBD_IDX_8814B 0x03B0 +#define REG_P0RXQ_RXBD_IDX_8814B 0x03B4 +#define REG_P0HI0Q_TXBD_IDX_8814B 0x03B8 +#define REG_P0HI1Q_TXBD_IDX_8814B 0x03BC +#define REG_P0HI2Q_TXBD_IDX_8814B 0x03C0 +#define REG_P0HI3Q_TXBD_IDX_8814B 0x03C4 +#define REG_P0HI4Q_TXBD_IDX_8814B 0x03C8 +#define REG_P0HI5Q_TXBD_IDX_8814B 0x03CC +#define REG_P0HI6Q_TXBD_IDX_8814B 0x03D0 +#define REG_P0HI7Q_TXBD_IDX_8814B 0x03D4 +#define REG_DBGSEL_PCIE_HRPWM1_HCPWM1_V1_8814B 0x03D8 +#define REG_PCIE_HRPWM2_HCPWM2_V1_8814B 0x03DC +#define REG_PCIE_H2C_MSG_V1_8814B 0x03E0 +#define REG_PCIE_C2H_MSG_V1_8814B 0x03E4 +#define REG_DBI_WDATA_V1_8814B 0x03E8 +#define REG_DBI_RDATA_V1_8814B 0x03EC +#define REG_DBI_FLAG_V1_8814B 0x03F0 +#define REG_MDIO_V1_8814B 0x03F4 +#define REG_PCIE_MIX_CFG_8814B 0x03F8 +#define REG_HCI_MIX_CFG_8814B 0x03FC +#define REG_STC_INT_CS_8814B 0x1300 +#define REG_ST_INT_CFG_8814B 0x1304 +#define REG_ACH4_ACH5_TXBD_NUM_8814B 0x130C +#define REG_FWCMDQ_TXBD_IDX_8814B 0x1318 +#define REG_P0HI8Q_TXBD_IDX_8814B 0x131C +#define REG_H2CQ_TXBD_DESA_L_8814B 0x1320 +#define REG_H2CQ_TXBD_DESA_H_8814B 0x1324 +#define REG_H2CQ_TXBD_NUM_8814B 0x1328 +#define REG_H2CQ_TXBD_IDX_8814B 0x132C +#define REG_H2CQ_CSR_8814B 0x1330 +#define REG_P0HI9Q_TXBD_IDX_8814B 0x1334 +#define REG_P0HI10Q_TXBD_IDX_8814B 0x1338 +#define REG_P0HI11Q_TXBD_IDX_8814B 0x133C +#define REG_P0HI12Q_TXBD_IDX_8814B 0x1340 +#define REG_P0HI13Q_TXBD_IDX_8814B 0x1344 +#define REG_P0HI14Q_TXBD_IDX_8814B 0x1348 +#define REG_P0HI15Q_TXBD_IDX_8814B 0x134C +#define REG_CHANGE_PCIE_SPEED_8814B 0x1350 +#define REG_DEBUG_STATE1_8814B 0x1354 +#define REG_DEBUG_STATE2_8814B 0x1358 +#define REG_DEBUG_STATE3_8814B 0x135C +#define REG_ACH5_TXBD_DESA_L_8814B 0x1360 +#define REG_ACH5_TXBD_DESA_H_8814B 0x1364 +#define REG_ACH6_TXBD_DESA_L_8814B 0x1368 +#define REG_ACH6_TXBD_DESA_H_8814B 0x136C +#define REG_ACH7_TXBD_DESA_L_8814B 0x1370 +#define REG_ACH7_TXBD_DESA_H_8814B 0x1374 +#define REG_ACH8_TXBD_DESA_L_8814B 0x1378 +#define REG_ACH8_TXBD_DESA_H_8814B 0x137C +#define REG_ACH9_TXBD_DESA_L_8814B 0x1380 +#define REG_ACH9_TXBD_DESA_H_8814B 0x1384 +#define REG_ACH10_TXBD_DESA_L_8814B 0x1388 +#define REG_ACH10_TXBD_DESA_H_8814B 0x138C +#define REG_ACH11_TXBD_DESA_L_8814B 0x1390 +#define REG_ACH11_TXBD_DESA_H_8814B 0x1394 +#define REG_ACH12_TXBD_DESA_L_8814B 0x1398 +#define REG_ACH12_TXBD_DESA_H_8814B 0x139C +#define REG_ACH13_TXBD_DESA_L_8814B 0x13A0 +#define REG_ACH13_TXBD_DESA_H_8814B 0x13A4 +#define REG_HI0Q_TXBD_DESA_L_8814B 0x13A8 +#define REG_HI0Q_TXBD_DESA_H_8814B 0x13AC +#define REG_HI1Q_TXBD_DESA_L_8814B 0x13B0 +#define REG_HI1Q_TXBD_DESA_H_8814B 0x13B4 +#define REG_HI2Q_TXBD_DESA_L_8814B 0x13B8 +#define REG_HI2Q_TXBD_DESA_H_8814B 0x13BC +#define REG_HI3Q_TXBD_DESA_L_8814B 0x13C0 +#define REG_HI3Q_TXBD_DESA_H_8814B 0x13C4 +#define REG_HI4Q_TXBD_DESA_L_8814B 0x13C8 +#define REG_HI4Q_TXBD_DESA_H_8814B 0x13CC +#define REG_HI5Q_TXBD_DESA_L_8814B 0x13D0 +#define REG_HI5Q_TXBD_DESA_H_8814B 0x13D4 +#define REG_HI6Q_TXBD_DESA_L_8814B 0x13D8 +#define REG_HI6Q_TXBD_DESA_H_8814B 0x13DC +#define REG_HI7Q_TXBD_DESA_L_8814B 0x13E0 +#define REG_HI7Q_TXBD_DESA_H_8814B 0x13E4 +#define REG_ACH8_ACH9_TXBD_NUM_8814B 0x13E8 +#define REG_ACH10_ACH11_TXBD_NUM_8814B 0x13EC +#define REG_ACH12_ACH13_TXBD_NUM_8814B 0x13F0 +#define REG_OLD_DEHANG_8814B 0x13F4 +#define REG_ACH4_TXBD_DESA_L_8814B 0x13F8 +#define REG_ACH4_TXBD_DESA_H_8814B 0x13FC +#define REG_HI8Q_TXBD_DESA_L_8814B 0x2300 +#define REG_HI8Q_TXBD_DESA_H_8814B 0x2304 +#define REG_HI9Q_TXBD_DESA_L_8814B 0x2308 +#define REG_HI9Q_TXBD_DESA_H_8814B 0x230C +#define REG_HI10Q_TXBD_DESA_L_8814B 0x2310 +#define REG_HI10Q_TXBD_DESA_H_8814B 0x2314 +#define REG_HI11Q_TXBD_DESA_L_8814B 0x2318 +#define REG_HI11Q_TXBD_DESA_H_8814B 0x231C +#define REG_HI12Q_TXBD_DESA_L_8814B 0x2320 +#define REG_HI12Q_TXBD_DESA_H_8814B 0x2324 +#define REG_HI13Q_TXBD_DESA_L_8814B 0x2328 +#define REG_HI13Q_TXBD_DESA_H_8814B 0x232C +#define REG_HI14Q_TXBD_DESA_L_8814B 0x2330 +#define REG_HI14Q_TXBD_DESA_H_8814B 0x2334 +#define REG_HI15Q_TXBD_DESA_L_8814B 0x2338 +#define REG_HI15Q_TXBD_DESA_H_8814B 0x233C +#define REG_HI16Q_TXBD_DESA_L_8814B 0x2340 +#define REG_HI16Q_TXBD_DESA_H_8814B 0x2344 +#define REG_HI17Q_TXBD_DESA_L_8814B 0x2348 +#define REG_HI17Q_TXBD_DESA_H_8814B 0x234C +#define REG_HI18Q_TXBD_DESA_L_8814B 0x2350 +#define REG_HI18Q_TXBD_DESA_H_8814B 0x2354 +#define REG_HI19Q_TXBD_DESA_L_8814B 0x2358 +#define REG_HI19Q_TXBD_DESA_H_8814B 0x235C +#define REG_BD_RWPTR_CLR6_8814B 0x2364 +#define REG_P0HI16Q_TXBD_IDX_8814B 0x2370 +#define REG_P0HI17Q_TXBD_IDX_8814B 0x2374 +#define REG_P0HI18Q_TXBD_IDX_8814B 0x2378 +#define REG_P0HI19Q_TXBD_IDX_8814B 0x237C +#define REG_P0HI16Q_HI17Q_TXBD_NUM_8814B 0x2380 +#define REG_P0HI18Q_HI19Q_TXBD_NUM_8814B 0x2384 +#define REG_PCIE_HISR0_8814B 0x23B4 +#define REG_PCIE_HISR1_8814B 0x23BC +#define REG_P0HI8Q_HI9Q_TXBD_NUM_8814B 0x23C0 +#define REG_P0HI10Q_HI11Q_TXBD_NUM_8814B 0x23C4 +#define REG_P0HI12Q_HI13Q_TXBD_NUM_8814B 0x23C8 +#define REG_P0HI14Q_HI15Q_TXBD_NUM_8814B 0x23CC +#define REG_ACH6_ACH7_TXBD_NUM_8814B 0x23F0 +#define REG_ACH4_TXBD_IDX_8814B 0x3340 +#define REG_ACH5_TXBD_IDX_8814B 0x3344 +#define REG_ACH6_TXBD_IDX_8814B 0x3348 +#define REG_ACH7_TXBD_IDX_8814B 0x334C +#define REG_ACH8_TXBD_IDX_8814B 0x3350 +#define REG_ACH9_TXBD_IDX_8814B 0x3354 +#define REG_ACH10_TXBD_IDX_8814B 0x3358 +#define REG_ACH11_TXBD_IDX_8814B 0x335C +#define REG_ACH12_TXBD_IDX_8814B 0x3360 +#define REG_ACH13_TXBD_IDX_8814B 0x3364 +#define REG_AC_CHANNEL0_WEIGHT_8814B 0x3368 +#define REG_AC_CHANNEL1_WEIGHT_8814B 0x3369 +#define REG_AC_CHANNEL2_WEIGHT_8814B 0x336A +#define REG_AC_CHANNEL3_WEIGHT_8814B 0x336B +#define REG_AC_CHANNEL4_WEIGHT_8814B 0x336C +#define REG_AC_CHANNEL5_WEIGHT_8814B 0x336D +#define REG_AC_CHANNEL6_WEIGHT_8814B 0x336E +#define REG_AC_CHANNEL7_WEIGHT_8814B 0x336F +#define REG_AC_CHANNEL8_WEIGHT_8814B 0x3370 +#define REG_AC_CHANNEL9_WEIGHT_8814B 0x3371 +#define REG_AC_CHANNEL10_WEIGHT_8814B 0x3372 +#define REG_AC_CHANNEL11_WEIGHT_8814B 0x3373 +#define REG_AC_CHANNEL12_WEIGHT_8814B 0x3374 +#define REG_AC_CHANNEL13_WEIGHT_8814B 0x3375 +#define REG_PCIE_HISR2_8814B 0x33B4 +#define REG_PCIE_HISR3_8814B 0x33BC +#define REG_QUEUELIST_INFO0_8814B 0x0400 +#define REG_QUEUELIST_INFO1_8814B 0x0404 +#define REG_QUEUELIST_INFO2_8814B 0x0408 +#define REG_QUEUELIST_INFO3_8814B 0x040C +#define REG_QUEUELIST_INFO_EMPTY_8814B 0x0410 +#define REG_QUEUELIST_ACQ_EN_8814B 0x0414 +#define REG_BCNQ_BDNY_V2_8814B 0x0418 +#define REG_CPU_MGQ_INFO_8814B 0x041C +#define REG_FWHW_TXQ_CTRL_8814B 0x0420 +#define REG_DATAFB_SEL_8814B 0x0423 +#define REG_TXBDNY_8814B 0x0424 +#define REG_LIFETIME_EN_8814B 0x0426 +#define REG_SPEC_SIFS_8814B 0x0428 +#define REG_RETRY_LIMIT_8814B 0x042A +#define REG_TXBF_CTRL_8814B 0x042C +#define REG_DARFRC_8814B 0x0430 +#define REG_DARFRCH_8814B 0x0434 +#define REG_RARFRC_8814B 0x0438 +#define REG_RARFRCH_8814B 0x043C +#define REG_RRSR_8814B 0x0440 +#define REG_ARFR0_8814B 0x0444 +#define REG_ARFRH0_8814B 0x0448 +#define REG_REG_ARFR_WT0_8814B 0x044C +#define REG_REG_ARFR_WT1_8814B 0x0450 +#define REG_CCK_CHECK_8814B 0x0454 +#define REG_AMPDU_MAX_TIME_V1_8814B 0x0455 +#define REG_TAB_SEL_8814B 0x0456 +#define REG_BCN_INVALID_CTRL_8814B 0x0457 +#define REG_AMPDU_MAX_LENGTH_HT_8814B 0x0458 +#define REG_NDPA_RATE_8814B 0x045D +#define REG_TX_HANG_CTRL_8814B 0x045E +#define REG_NDPA_OPT_CTRL_8814B 0x045F +#define REG_AMPDU_MAX_LENGTH_VHT_8814B 0x0460 +#define REG_RD_RESP_PKT_TH_8814B 0x0463 +#define REG_NEW_EDCA_CTRL_V1_8814B 0x0464 +#define REG_ACQ_STOP_V2_8814B 0x0468 +#define REG_WMAC_LBK_BUF_HD_V1_8814B 0x0478 +#define REG_MGQ_BDNY_V1_8814B 0x047A +#define REG_TXRPT_CTRL_8814B 0x047C +#define REG_INIRTS_RATE_SEL_8814B 0x0480 +#define REG_BASIC_CFEND_RATE_8814B 0x0481 +#define REG_STBC_CFEND_RATE_8814B 0x0482 +#define REG_DATA_SC_8814B 0x0483 +#define REG_MOREDATA_V1_8814B 0x0484 +#define REG_DATA_SC1_8814B 0x0487 +#define REG_TXRPT_START_OFFSET_8814B 0x04AC +#define REG_POWER_STAGE1_8814B 0x04B4 +#define REG_POWER_STAGE2_8814B 0x04B8 +#define REG_SW_AMPDU_BURST_MODE_CTRL_8814B 0x04BC +#define REG_PKT_LIFE_TIME_8814B 0x04C0 +#define REG_STBC_SETTING_8814B 0x04C4 +#define REG_STBC_SETTING2_8814B 0x04C5 +#define REG_QUEUE_CTRL_8814B 0x04C6 +#define REG_SINGLE_AMPDU_CTRL_8814B 0x04C7 +#define REG_PROT_MODE_CTRL_8814B 0x04C8 +#define REG_BAR_MODE_CTRL_8814B 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8814B 0x04CF +#define REG_MACID_SLEEP_CTRL_8814B 0x04D0 +#define REG_MACID_SLEEP_INFO_8814B 0x04D4 +#define REG_HW_SEQ0_8814B 0x04D8 +#define REG_HW_SEQ1_8814B 0x04DA +#define REG_HW_SEQ2_8814B 0x04DC +#define REG_HW_SEQ3_8814B 0x04DE +#define REG_PTCL_ERR_STATUS_V1_8814B 0x04E2 +#define REG_NULL_PKT_STATUS_V2_8814B 0x04E4 +#define REG_PRECNT_CTRL_8814B 0x04E5 +#define REG_NULL_PKT_STATUS_EXTEND_V1_8814B 0x04E7 +#define REG_PTCL_DBG_V1_8814B 0x04EC +#define REG_BT_POLLUTE_PKTCNT_8814B 0x04F0 +#define REG_CPUMGQ_TIMER_CTRL2_8814B 0x04F4 +#define REG_PTCL_DBG_OUT_8814B 0x04F8 +#define REG_DUMMY_PAGE4_V1_8814B 0x04FC +#define REG_DUMMY_PAGE4_1_8814B 0x04FE +#define REG_MU_OFFSET_8814B 0x1400 +#define REG_BF0_TIME_SETTING_8814B 0x1428 +#define REG_BF1_TIME_SETTING_8814B 0x142C +#define REG_BF_TIMEOUT_EN_8814B 0x1430 +#define REG_MACID_RELEASE_INFO_8814B 0x1434 +#define REG_MACID_RELEASE_SUCCESS_INFO_8814B 0x1438 +#define REG_MACID_RELEASE_CTRL_8814B 0x143C +#define REG_FAST_EDCA_VOVI_SETTING_8814B 0x1448 +#define REG_FAST_EDCA_BEBK_SETTING_8814B 0x144C +#define REG_MACID_DROP_INFO_8814B 0x1450 +#define REG_MACID_DROP_CTRL_8814B 0x1454 +#define REG_MGQ_FIFO_WRITE_POINTER_8814B 0x1470 +#define REG_MGQ_FIFO_READ_POINTER_8814B 0x1472 +#define REG_MGQ_FIFO_ENABLE_8814B 0x1472 +#define REG_MGQ_FIFO_RELEASE_INT_MASK_8814B 0x1474 +#define REG_MGQ_FIFO_RELEASE_INT_FLAG_8814B 0x1476 +#define REG_MGQ_FIFO_VALID_MAP_8814B 0x1478 +#define REG_MGQ_FIFO_LIFETIME_8814B 0x147A +#define REG_PKT_TRANS_8814B 0x1480 +#define REG_SHCUT_LLC_ETH_TYPE0_8814B 0x1484 +#define REG_SHCUT_LLC_ETH_TYPE1_8814B 0x1488 +#define REG_SHCUT_LLC_OUI0_8814B 0x148C +#define REG_SHCUT_LLC_OUI1_8814B 0x1490 +#define REG_SHCUT_LLC_OUI2_8814B 0x1494 +#define REG_FWCMDQ_CTRL_8814B 0x14A0 +#define REG_FWCMDQ_PAGE_8814B 0x14A4 +#define REG_FWCMDQ_INFO_8814B 0x14A8 +#define REG_FWCMDQ_HOLD_PKTNUM_8814B 0x14AC +#define REG_MU_TX_CTRL_8814B 0x14C0 +#define REG_MU_STA_GID_VLD_8814B 0x14C4 +#define REG_MU_STA_USER_POS_INFO_8814B 0x14C8 +#define REG_MU_STA_USER_POS_INFO_H_8814B 0x14CC +#define REG_CHNL_INFO_CTRL_8814B 0x14D0 +#define REG_CHNL_IDLE_TIME_8814B 0x14D4 +#define REG_CHNL_BUSY_TIME_8814B 0x14D8 +#define REG_MU_TRX_DBG_CNT_V1_8814B 0x14DC +#define REG_SWPS_CTRL_8814B 0x14F4 +#define REG_SWPS_PKT_TH_8814B 0x14F6 +#define REG_SWPS_TIME_TH_8814B 0x14F8 +#define REG_MACID_SWPS_EN_8814B 0x14FC +#define REG_EDCA_VO_PARAM_8814B 0x0500 +#define REG_EDCA_VI_PARAM_8814B 0x0504 +#define REG_EDCA_BE_PARAM_8814B 0x0508 +#define REG_EDCA_BK_PARAM_8814B 0x050C +#define REG_BCNTCFG_8814B 0x0510 +#define REG_PIFS_8814B 0x0512 +#define REG_RDG_PIFS_8814B 0x0513 +#define REG_SIFS_8814B 0x0514 +#define REG_FORCE_BCN_IFS_V1_8814B 0x0518 +#define REG_AGGR_BREAK_TIME_8814B 0x051A +#define REG_SLOT_8814B 0x051B +#define REG_EDCA_CPUMGQ_PARAM_8814B 0x051C +#define REG_CPUMGQ_PAUSE_8814B 0x051E +#define REG_TX_PTCL_CTRL_8814B 0x0520 +#define REG_TXPAUSE_8814B 0x0522 +#define REG_DIS_TXREQ_CLR_8814B 0x0523 +#define REG_RD_CTRL_8814B 0x0524 +#define REG_PKT_LIFETIME_CTRL_8814B 0x0528 +#define REG_TXOP_LIMIT_CTRL_8814B 0x052C +#define REG_CCA_TXEN_CNT_8814B 0x0534 +#define REG_MAX_INTER_COLLISION_8814B 0x0538 +#define REG_MAX_INTER_COLLISION_CNT_8814B 0x053C +#define REG_RD_NAV_NXT_8814B 0x0544 +#define REG_NAV_PROT_LEN_8814B 0x0546 +#define REG_FTM_PTT_8814B 0x0548 +#define REG_FTM_TSF_8814B 0x054C +#define REG_HGQ_TIMEOUT_PERIOD_8814B 0x0575 +#define REG_TXCMD_TIMEOUT_PERIOD_8814B 0x0576 +#define REG_MISC_CTRL_8814B 0x0577 +#define REG_TXOP_MIN_8814B 0x0590 +#define REG_PRE_BKF_TIME_8814B 0x0592 +#define REG_CROSS_TXOP_CTRL_8814B 0x0593 +#define REG_ACMHWCTRL_8814B 0x05C0 +#define REG_ACMRSTCTRL_8814B 0x05C1 +#define REG_ACMAVG_8814B 0x05C2 +#define REG_VO_ADMTIME_8814B 0x05C4 +#define REG_VI_ADMTIME_8814B 0x05C6 +#define REG_BE_ADMTIME_8814B 0x05C8 +#define REG_MAC_HEADER_NAV_OFFSET_8814B 0x05CA +#define REG_DIS_NDPA_NAV_CHECK_8814B 0x05CB +#define REG_EDCA_RANDOM_GEN_8814B 0x05CC +#define REG_TXCMD_SEL_8814B 0x05CF +#define REG_MU_DBG_INFO_8814B 0x05E8 +#define REG_MU_DBG_INFO_1_8814B 0x05EC +#define REG_SCH_DBG_SEL_8814B 0x05F0 +#define REG_SCHEDULER_RST_8814B 0x05F1 +#define REG_MU_DBG_ERR_FLAG_8814B 0x05F2 +#define REG_TX_ERR_RECOVERY_RST_8814B 0x05F3 +#define REG_SCH_DBG_VALUE_8814B 0x05F4 +#define REG_SCH_TXCMD_8814B 0x05F8 +#define REG_PAGE5_DUMMY_8814B 0x05FC +#define REG_PORT_CTRL_SEL_8814B 0x1500 +#define REG_PORT_CTRL_CFG_8814B 0x1501 +#define REG_TBTT_PROHIBIT_CFG_8814B 0x1504 +#define REG_DRVERLYINT_CFG_8814B 0x1507 +#define REG_BCNDMATIM_CFG_8814B 0x1508 +#define REG_CTWND_CFG_8814B 0x1509 +#define REG_BCNIVLCUNT_CFG_8814B 0x150A +#define REG_EARLY_128US_CFG_8814B 0x150B +#define REG_TSFTR_SYNC_OFFSET_CFG_8814B 0x150C +#define REG_TSFTR_SYNC_CTRL_CFG_8814B 0x150F +#define REG_BCN_SPACE_CFG_8814B 0x1510 +#define REG_EARLY_INT_ADJUST_CFG_8814B 0x1512 +#define REG_SW_TBTT_TSF_INFO_8814B 0x151C +#define REG_TSFTR_LOW_8814B 0x1520 +#define REG_TSFTR_HIGH_8814B 0x1524 +#define REG_BCN_ERR_CNT_MAC_8814B 0x1528 +#define REG_BCN_ERR_CNT_EDCCA_8814B 0x1529 +#define REG_BCN_ERR_CNT_CCA_8814B 0x152A +#define REG_BCN_ERR_CNT_INVALID_8814B 0x152B +#define REG_BCN_ERR_CNT_OTHERS_8814B 0x152C +#define REG_RX_BCN_TIMER_8814B 0x152D +#define REG_TBTT_CTN_AREA_V1_8814B 0x1530 +#define REG_BCN_MAX_ERR_V1_8814B 0x1531 +#define REG_RXTSF_OFFSET_CCK_V1_8814B 0x1532 +#define REG_RXTSF_OFFSET_OFDM_V1_8814B 0x1533 +#define REG_SUB_BCN_SPACE_8814B 0x1534 +#define REG_MBID_NUM_V1_8814B 0x1535 +#define REG_MBSSID_CTRL_V1_8814B 0x1536 +#define REG_USTIME_TSF_V1_8814B 0x1538 +#define REG_BW_CFG_8814B 0x1539 +#define REG_ATIMWND_CFG_8814B 0x153A +#define REG_DTIM_COUNTER_CFG_8814B 0x153B +#define REG_ATIM_DTIM_CTRL_SEL_8814B 0x153C +#define REG_ATIMUGT_V1_8814B 0x153D +#define REG_BCNDROPCTRL_V1_8814B 0x153E +#define REG_DIS_ATIM_V1_8814B 0x1540 +#define REG_HIQ_NO_LMT_EN_V1_8814B 0x1544 +#define REG_P2PPS_CTRL_V1_8814B 0x1548 +#define REG_P2PPS_SPEC_STATE_V1_8814B 0x154A +#define REG_P2PPS_STATE_V1_8814B 0x154B +#define REG_P2PPS1_CTRL_V1_8814B 0x154C +#define REG_P2PPS1_SPEC_STATE_V1_8814B 0x154E +#define REG_P2PPS1_STATE_V1_8814B 0x154F +#define REG_P2PPS2_CTRL_V1_8814B 0x1550 +#define REG_P2PPS2_SPEC_STATE_V1_8814B 0x1552 +#define REG_P2PPS2_STATE_V1_8814B 0x1553 +#define REG_P2PON_DIS_TXTIME_V1_8814B 0x1554 +#define REG_P2POFF_DIS_TXTIME_V1_8814B 0x1555 +#define REG_CHG_POWER_BCN_AREA_8814B 0x1556 +#define REG_NOA_SEL_8814B 0x1557 +#define REG_NOA_PARAM_V1_8814B 0x1558 +#define REG_NOA_PARAM_1_V1_8814B 0x155C +#define REG_NOA_PARAM_2_V1_8814B 0x1560 +#define REG_NOA_PARAM_3_V1_8814B 0x1564 +#define REG_NOA_ON_ERLY_TIME_V1_8814B 0x1568 +#define REG_NOA_OFF_ERLY_TIME_V1_8814B 0x1569 +#define REG_P2PPS_HW_AUTO_PAUSE_CTRL_8814B 0x156C +#define REG_P2PPS1_HW_AUTO_PAUSE_CTRL_8814B 0x1570 +#define REG_P2PPS2_HW_AUTO_PAUSE_CTRL_8814B 0x1574 +#define REG_RX_TBTT_SHIFT_8814B 0x1578 +#define REG_FREERUN_CNT_LOW_8814B 0x1580 +#define REG_FREERUN_CNT_HIGH_8814B 0x1584 +#define REG_CPUMGQ_TX_TIMER_V1_8814B 0x1588 +#define REG_PS_TIMER_0_8814B 0x158C +#define REG_PS_TIMER_1_8814B 0x1590 +#define REG_PS_TIMER_2_8814B 0x1594 +#define REG_PS_TIMER_3_8814B 0x1598 +#define REG_PS_TIMER_4_8814B 0x159C +#define REG_PS_TIMER_5_8814B 0x15A0 +#define REG_PS_TIMER_01_CTRL_8814B 0x15A4 +#define REG_PS_TIMER_23_CTRL_8814B 0x15A8 +#define REG_PS_TIMER_45_CTRL_8814B 0x15AC +#define REG_CPUMGQ_FREERUN_TIMER_CTRL_8814B 0x15B0 +#define REG_CPUMGQ_PROHIBIT_8814B 0x15B4 +#define REG_TIMER_COMPARE_8814B 0x15C0 +#define REG_TIMER_COMPARE_VALUE_LOW_8814B 0x15C4 +#define REG_TIMER_COMPARE_VALUE_HIGH_8814B 0x15C8 +#define REG_SCHEDULER_COUNTER_8814B 0x15D0 +#define REG_WMAC_CR_8814B 0x0600 +#define REG_WMAC_FWPKT_CR_8814B 0x0601 +#define REG_FW_STS_FILTER_8814B 0x0602 +#define REG_TCR_8814B 0x0604 +#define REG_RCR_8814B 0x0608 +#define REG_RX_PKT_LIMIT_8814B 0x060C +#define REG_RX_DLK_TIME_8814B 0x060D +#define REG_RX_DRVINFO_SZ_8814B 0x060F +#define REG_MACID_8814B 0x0610 +#define REG_MACID_H_8814B 0x0614 +#define REG_BSSID_8814B 0x0618 +#define REG_BSSID_H_8814B 0x061C +#define REG_MAR_8814B 0x0620 +#define REG_MAR_H_8814B 0x0624 +#define REG_WMAC_DEBUG_SEL_8814B 0x062C +#define REG_WMAC_TCR_TSFT_OFS_8814B 0x0630 +#define REG_UDF_THSD_8814B 0x0632 +#define REG_ZLD_NUM_8814B 0x0633 +#define REG_STMP_THSD_8814B 0x0634 +#define REG_WMAC_TXTIMEOUT_8814B 0x0635 +#define REG_MCU_TEST_2_V1_8814B 0x0636 +#define REG_USTIME_EDCA_8814B 0x0638 +#define REG_ACKTO_CCK_8814B 0x0639 +#define REG_MAC_SPEC_SIFS_8814B 0x063A +#define REG_RESP_SIFS_CCK_8814B 0x063C +#define REG_RESP_SIFS_OFDM_8814B 0x063E +#define REG_ACKTO_8814B 0x0640 +#define REG_CTS2TO_8814B 0x0641 +#define REG_EIFS_8814B 0x0642 +#define REG_RPFM_MAP0_8814B 0x0644 +#define REG_RPFM_MAP1_V1_8814B 0x0646 +#define REG_RPFM_CAM_CMD_8814B 0x0648 +#define REG_RPFM_CAM_RWD_8814B 0x064C +#define REG_NAV_CTRL_8814B 0x0650 +#define REG_BACAMCMD_8814B 0x0654 +#define REG_BACAMCONTENT_8814B 0x0658 +#define REG_BACAMCONTENT_H_8814B 0x065C +#define REG_LBDLY_8814B 0x0660 +#define REG_WMAC_BACAM_RPMEN_8814B 0x0661 +#define REG_TX_RX_8814B 0x0662 +#define REG_WMAC_BITMAP_CTL_8814B 0x0663 +#define REG_RXERR_RPT_8814B 0x0664 +#define REG_WMAC_TRXPTCL_CTL_8814B 0x0668 +#define REG_WMAC_TRXPTCL_CTL_H_8814B 0x066C +#define REG_CAMCMD_8814B 0x0670 +#define REG_CAMWRITE_8814B 0x0674 +#define REG_CAMREAD_8814B 0x0678 +#define REG_CAMDBG_8814B 0x067C +#define REG_SECCFG_8814B 0x0680 +#define REG_RXFILTER_CATEGORY_1_8814B 0x0682 +#define REG_RXFILTER_ACTION_1_8814B 0x0683 +#define REG_RXFILTER_CATEGORY_2_8814B 0x0684 +#define REG_RXFILTER_ACTION_2_8814B 0x0685 +#define REG_RXFILTER_CATEGORY_3_8814B 0x0686 +#define REG_RXFILTER_ACTION_3_8814B 0x0687 +#define REG_RXFLTMAP3_8814B 0x0688 +#define REG_RXFLTMAP4_8814B 0x068A +#define REG_RXFLTMAP5_8814B 0x068C +#define REG_RXFLTMAP6_8814B 0x068E +#define REG_WOW_CTRL_8814B 0x0690 +#define REG_NAN_RX_TSF_FILTER_8814B 0x0691 +#define REG_PS_RX_INFO_8814B 0x0692 +#define REG_WMMPS_UAPSD_TID_8814B 0x0693 +#define REG_LPNAV_CTRL_8814B 0x0694 +#define REG_WKFMCAM_CMD_8814B 0x0698 +#define REG_WKFMCAM_RWD_8814B 0x069C +#define REG_RXFLTMAP0_8814B 0x06A0 +#define REG_RXFLTMAP1_8814B 0x06A2 +#define REG_RXFLTMAP2_8814B 0x06A4 +#define REG_BCN_PSR_RPT_8814B 0x06A8 +#define REG_FLC_RPC_8814B 0x06AC +#define REG_FLC_RPCT_8814B 0x06AD +#define REG_FLC_PTS_8814B 0x06AE +#define REG_FLC_TRPC_8814B 0x06AF +#define REG_RXPKTMON_CTRL_8814B 0x06B0 +#define REG_STATE_MON_8814B 0x06B4 +#define REG_ERROR_MON_8814B 0x06B8 +#define REG_SEARCH_MACID_8814B 0x06BC +#define REG_BT_COEX_TABLE_8814B 0x06C0 +#define REG_BT_COEX_TABLE2_8814B 0x06C4 +#define REG_BT_COEX_BREAK_TABLE_8814B 0x06C8 +#define REG_BT_COEX_TABLE_H_8814B 0x06CC +#define REG_RXCMD_0_8814B 0x06D0 +#define REG_RXCMD_1_8814B 0x06D4 +#define REG_WMAC_RESP_TXINFO_8814B 0x06D8 +#define REG_BBPSF_CTRL_8814B 0x06DC +#define REG_P2P_RX_BCN_NOA_8814B 0x06E0 +#define REG_ASSOCIATED_BFMER0_INFO_8814B 0x06E4 +#define REG_ASSOCIATED_BFMER0_INFO_H_8814B 0x06E8 +#define REG_ASSOCIATED_BFMER1_INFO_8814B 0x06EC +#define REG_ASSOCIATED_BFMER1_INFO_H_8814B 0x06F0 +#define REG_TX_CSI_RPT_PARAM_BW20_8814B 0x06F4 +#define REG_TX_CSI_RPT_PARAM_BW40_8814B 0x06F8 +#define REG_BCN_PSR_RPT2_8814B 0x1600 +#define REG_BCN_PSR_RPT3_8814B 0x1604 +#define REG_BCN_PSR_RPT4_8814B 0x1608 +#define REG_A1_ADDR_MASK_8814B 0x160C +#define REG_RXPSF_CTRL_8814B 0x1610 +#define REG_RXPSF_TYPE_CTRL_8814B 0x1614 +#define REG_CAM_ACCESS_CTRL_8814B 0x1618 +#define REG_CUT_AMSDU_CTRL_8814B 0x161C +#define REG_MACID2_8814B 0x1620 +#define REG_MACID2_H_8814B 0x1624 +#define REG_BSSID2_8814B 0x1628 +#define REG_BSSID2_H_8814B 0x162C +#define REG_MACID3_8814B 0x1630 +#define REG_MACID3_H_8814B 0x1634 +#define REG_BSSID3_8814B 0x1638 +#define REG_BSSID3_H_8814B 0x163C +#define REG_MACID4_8814B 0x1640 +#define REG_MACID4_H_8814B 0x1644 +#define REG_BSSID4_8814B 0x1648 +#define REG_BSSID4_H_8814B 0x164C +#define REG_NOA_REPORT_8814B 0x1650 +#define REG_NOA_REPORT_1_8814B 0x1654 +#define REG_NOA_REPORT_2_8814B 0x1658 +#define REG_NOA_REPORT_3_8814B 0x165C +#define REG_PWRBIT_SETTING_8814B 0x1660 +#define REG_GENERAL_OPTION_8814B 0x1664 +#define REG_FWPHYFF_RCR_8814B 0x1668 +#define REG_ADDRCAM_WRITE_CONTENT_8814B 0x166C +#define REG_ADDRCAM_READ_CONTENT_8814B 0x1670 +#define REG_ADDRCAM_CFG_8814B 0x1674 +#define REG_CSI_RRSR_8814B 0x1678 +#define REG_MU_BF_OPTION_8814B 0x167C +#define REG_WMAC_PAUSE_BB_CLR_TH_8814B 0x167D +#define REG_WMAC_MULBK_BUF_8814B 0x167E +#define REG_WMAC_MU_OPTION_8814B 0x167F +#define REG_WMAC_MU_BF_CTL_8814B 0x1680 +#define REG_WMAC_MU_BFRPT_PARA_8814B 0x1682 +#define REG_WMAC_ASSOCIATED_MU_BFMEE2_8814B 0x1684 +#define REG_WMAC_ASSOCIATED_MU_BFMEE3_8814B 0x1686 +#define REG_WMAC_ASSOCIATED_MU_BFMEE4_8814B 0x1688 +#define REG_WMAC_ASSOCIATED_MU_BFMEE5_8814B 0x168A +#define REG_WMAC_ASSOCIATED_MU_BFMEE6_8814B 0x168C +#define REG_WMAC_ASSOCIATED_MU_BFMEE7_8814B 0x168E +#define REG_WMAC_BB_STOP_RX_COUNTER_8814B 0x1690 +#define REG_WMAC_PLCP_MONITOR_8814B 0x1694 +#define REG_WMAC_DEBUG_PORT_8814B 0x1698 +#define REG_TRANSMIT_ADDRSS_0_8814B 0x16A0 +#define REG_TRANSMIT_ADDRSS_0_H_8814B 0x16A4 +#define REG_TRANSMIT_ADDRSS_1_8814B 0x16A8 +#define REG_TRANSMIT_ADDRSS_1_H_8814B 0x16AC +#define REG_TRANSMIT_ADDRSS_2_8814B 0x16B0 +#define REG_TRANSMIT_ADDRSS_2_H_8814B 0x16B4 +#define REG_TRANSMIT_ADDRSS_3_8814B 0x16B8 +#define REG_TRANSMIT_ADDRSS_3_H_8814B 0x16BC +#define REG_TRANSMIT_ADDRSS_4_8814B 0x16C0 +#define REG_TRANSMIT_ADDRSS_4_H_8814B 0x16C4 +#define REG_MACID1_8814B 0x0700 +#define REG_MACID1_1_8814B 0x0704 +#define REG_BSSID1_8814B 0x0708 +#define REG_BSSID1_1_8814B 0x070C +#define REG_BCN_PSR_RPT1_8814B 0x0710 +#define REG_ASSOCIATED_BFMEE_SEL_8814B 0x0714 +#define REG_SND_PTCL_CTRL_8814B 0x0718 +#define REG_RX_CSI_RPT_INFO_8814B 0x071C +#define REG_NS_ARP_CTRL_8814B 0x0720 +#define REG_NS_ARP_INFO_8814B 0x0724 +#define REG_BEAMFORMING_INFO_NSARP_V1_8814B 0x0728 +#define REG_BEAMFORMING_INFO_NSARP_8814B 0x072C +#define REG_IPV6_8814B 0x0730 +#define REG_IPV6_1_8814B 0x0734 +#define REG_IPV6_2_8814B 0x0738 +#define REG_IPV6_3_8814B 0x073C +#define REG_WMAC_RTX_CTX_SUBTYPE_CFG_8814B 0x0750 +#define REG_WMAC_SWAES_CFG_8814B 0x0760 +#define REG_BT_COEX_V2_8814B 0x0762 +#define REG_BT_COEX_8814B 0x0764 +#define REG_WLAN_ACT_MASK_CTRL_8814B 0x0768 +#define REG_WLAN_ACT_MASK_CTRL_1_8814B 0x076C +#define REG_BT_COEX_ENHANCED_INTR_CTRL_8814B 0x076E +#define REG_BT_ACT_STATISTICS_8814B 0x0770 +#define REG_BT_ACT_STATISTICS_1_8814B 0x0774 +#define REG_BT_STATISTICS_CONTROL_REGISTER_8814B 0x0778 +#define REG_BT_STATUS_REPORT_REGISTER_8814B 0x077C +#define REG_BT_INTERRUPT_CONTROL_REGISTER_8814B 0x0780 +#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8814B 0x0784 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8814B 0x0785 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8814B 0x0788 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8814B 0x078C +#define REG_BT_INTERRUPT_STATUS_REGISTER_8814B 0x078F +#define REG_BT_TDMA_TIME_REGISTER_8814B 0x0790 +#define REG_BT_ACT_REGISTER_8814B 0x0794 +#define REG_OBFF_CTRL_BASIC_8814B 0x0798 +#define REG_OBFF_CTRL2_TIMER_8814B 0x079C +#define REG_LTR_CTRL_BASIC_8814B 0x07A0 +#define REG_LTR_CTRL2_TIMER_THRESHOLD_8814B 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8814B 0x07A8 +#define REG_LTR_ACTIVE_LATENCY_V1_8814B 0x07AC +#define REG_SMART_ANT_CONDITION_8814B 0x07B0 +#define REG_SMART_ANT_CTRL_8814B 0x07B4 +#define REG_CONTROL_FRAME_REPORT_8814B 0x07B8 +#define REG_CONTROL_FRAME_CNT_CTRL_8814B 0x07BC +#define REG_IQ_DUMP_8814B 0x07C0 +#define REG_IQ_DUMP_1_8814B 0x07C4 +#define REG_IQ_DUMP_2_8814B 0x07C8 +#define REG_WMAC_FTM_CTL_8814B 0x07CC +#define REG_WMAC_IQ_MDPK_FUNC_8814B 0x07CE +#define REG_WMAC_OPTION_FUNCTION_8814B 0x07D0 +#define REG_WMAC_OPTION_FUNCTION_1_8814B 0x07D4 +#define REG_WMAC_OPTION_FUNCTION_2_8814B 0x07D8 +#define REG_RX_FILTER_FUNCTION_8814B 0x07DA +#define REG_NDP_SIG_8814B 0x07E0 +#define REG_TXCMD_INFO_FOR_RSP_PKT_8814B 0x07E4 +#define REG_TXCMD_INFO_FOR_RSP_PKT_1_8814B 0x07E8 +#define REG_WSEC_OPTION_8814B 0x07EC +#define REG_RTS_ADDRESS_0_8814B 0x07F0 +#define REG_RTS_ADDRESS_0_1_8814B 0x07F4 +#define REG_RTS_ADDRESS_1_8814B 0x07F8 +#define REG_RTS_ADDRESS_1_1_8814B 0x07FC +#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8814B 0x1700 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8814B 0x1704 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8814B 0x1708 +#define REG_PCIE_CFG_FORCE_LINK_L_8814B 0x0709 +#define REG_PCIE_CFG_FORCE_LINK_H_8814B 0x070A +#define REG_PCIE_CFG_DEFAULT_ACK_FREQUENCY_8814B 0x070C +#define REG_PCIE_CFG_CX_NFTS_8814B 0x070D +#define REG_PCIE_CFG_DEFAULT_ENTR_LATENCY_8814B 0x070F +#define REG_PCIE_CFG_L1_MISC_SEL_8814B 0x0711 +#define REG_PCIE_CFG_TIMER_CTRL_MAX_FUNC_NUM_OFF_8814B 0x0718 +#define REG_PCIE_CFG_FORCE_CLKREQ_N_PAD_8814B 0x0719 +#define REG_PCIE_CFG_TIMER_MODIFIER_FOR_ACK_NAK_LATENCY_8814B 0x071A +#define REG_PCIE_CFG_TIMER_MODIFIER_FOR_FLOW_CONTROL_WATCHDOG_8814B 0x071B +#define REG_PCIE_CFG_SKP_INTERVAL_VALUE_L_8814B 0x071C +#define REG_PCIE_CFG_SKP_INTERVAL_VALUE_H_8814B 0x071D +#define REG_PCIE_CFG_L1_UNIT_SEL_8814B 0x0724 +#define REG_PCIE_CFG_MIN_CLKREQ_SEL_8814B 0x0725 +#define REG_SDIO_TX_CTRL_8814B 0x10250000 +#define REG_SDIO_HIMR_8814B 0x10250014 +#define REG_SDIO_HISR_8814B 0x10250018 +#define REG_SDIO_RX_REQ_LEN_8814B 0x1025001C +#define REG_SDIO_FREE_TXPG_SEQ_V1_8814B 0x1025001F +#define REG_SDIO_FREE_TXPG_8814B 0x10250020 +#define REG_SDIO_FREE_TXPG2_8814B 0x10250024 +#define REG_SDIO_OQT_FREE_TXPG_V1_8814B 0x10250028 +#define REG_SDIO_HTSFR_INFO_8814B 0x10250030 +#define REG_SDIO_HCPWM1_V2_8814B 0x10250038 +#define REG_SDIO_HCPWM2_V2_8814B 0x1025003A +#define REG_SDIO_INDIRECT_REG_CFG_8814B 0x10250040 +#define REG_SDIO_INDIRECT_REG_DATA_8814B 0x10250044 +#define REG_SDIO_H2C_8814B 0x10250060 +#define REG_SDIO_C2H_8814B 0x10250064 +#define REG_SDIO_HRPWM1_8814B 0x10250080 +#define REG_SDIO_HRPWM2_8814B 0x10250082 +#define REG_SDIO_HPS_CLKR_8814B 0x10250084 +#define REG_SDIO_BUS_CTRL_8814B 0x10250085 +#define REG_SDIO_HSUS_CTRL_8814B 0x10250086 +#define REG_SDIO_RESPONSE_TIMER_8814B 0x10250088 +#define REG_SDIO_CMD_CRC_8814B 0x1025008A +#define REG_SDIO_HSISR_8814B 0x10250090 +#define REG_SDIO_ERR_RPT_8814B 0x102500C0 +#define REG_SDIO_CMD_ERRCNT_8814B 0x102500C2 +#define REG_SDIO_DATA_ERRCNT_8814B 0x102500C3 +#define REG_SDIO_CMD_ERR_CONTENT_8814B 0x102500C4 +#define REG_SDIO_CRC_ERR_IDX_8814B 0x102500C9 +#define REG_SDIO_DATA_CRC_8814B 0x102500CA +#define REG_SDIO_DATA_REPLY_TIME_8814B 0x102500CB + +#endif diff --git a/hal/halmac/halmac_reg_8821c.h b/hal/halmac/halmac_reg_8821c.h new file mode 100644 index 0000000..2bb3eae --- /dev/null +++ b/hal/halmac/halmac_reg_8821c.h @@ -0,0 +1,803 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_REG_8821C_H +#define __INC_HALMAC_REG_8821C_H + +#define REG_SYS_ISO_CTRL_8821C 0x0000 +#define REG_SYS_FUNC_EN_8821C 0x0002 +#define REG_SYS_PW_CTRL_8821C 0x0004 +#define REG_SYS_CLK_CTRL_8821C 0x0008 +#define REG_SYS_EEPROM_CTRL_8821C 0x000A +#define REG_EE_VPD_8821C 0x000C +#define REG_SYS_SWR_CTRL1_8821C 0x0010 +#define REG_SYS_SWR_CTRL2_8821C 0x0014 +#define REG_SYS_SWR_CTRL3_8821C 0x0018 +#define REG_RSV_CTRL_8821C 0x001C +#define REG_RF_CTRL_8821C 0x001F +#define REG_AFE_LDO_CTRL_8821C 0x0020 +#define REG_AFE_CTRL1_8821C 0x0024 +#define REG_AFE_CTRL2_8821C 0x0028 +#define REG_AFE_CTRL3_8821C 0x002C +#define REG_EFUSE_CTRL_8821C 0x0030 +#define REG_LDO_EFUSE_CTRL_8821C 0x0034 +#define REG_PWR_OPTION_CTRL_8821C 0x0038 +#define REG_CAL_TIMER_8821C 0x003C +#define REG_ACLK_MON_8821C 0x003E +#define REG_GPIO_MUXCFG_8821C 0x0040 +#define REG_GPIO_PIN_CTRL_8821C 0x0044 +#define REG_GPIO_INTM_8821C 0x0048 +#define REG_LED_CFG_8821C 0x004C +#define REG_FSIMR_8821C 0x0050 +#define REG_FSISR_8821C 0x0054 +#define REG_HSIMR_8821C 0x0058 +#define REG_HSISR_8821C 0x005C +#define REG_GPIO_EXT_CTRL_8821C 0x0060 +#define REG_PAD_CTRL1_8821C 0x0064 +#define REG_WL_BT_PWR_CTRL_8821C 0x0068 +#define REG_SDM_DEBUG_8821C 0x006C +#define REG_SYS_SDIO_CTRL_8821C 0x0070 +#define REG_HCI_OPT_CTRL_8821C 0x0074 +#define REG_AFE_CTRL4_8821C 0x0078 +#define REG_LDO_SWR_CTRL_8821C 0x007C +#define REG_MCUFW_CTRL_8821C 0x0080 +#define REG_MCU_TST_CFG_8821C 0x0084 +#define REG_HMEBOX_E0_E1_8821C 0x0088 +#define REG_HMEBOX_E2_E3_8821C 0x008C +#define REG_WLLPS_CTRL_8821C 0x0090 +#define REG_AFE_CTRL5_8821C 0x0094 +#define REG_GPIO_DEBOUNCE_CTRL_8821C 0x0098 +#define REG_RPWM2_8821C 0x009C +#define REG_SYSON_FSM_MON_8821C 0x00A0 +#define REG_AFE_CTRL6_8821C 0x00A4 +#define REG_PMC_DBG_CTRL1_8821C 0x00A8 +#define REG_AFE_CTRL7_8821C 0x00AC +#define REG_HIMR0_8821C 0x00B0 +#define REG_HISR0_8821C 0x00B4 +#define REG_HIMR1_8821C 0x00B8 +#define REG_HISR1_8821C 0x00BC +#define REG_DBG_PORT_SEL_8821C 0x00C0 +#define REG_PAD_CTRL2_8821C 0x00C4 +#define REG_PMC_DBG_CTRL2_8821C 0x00CC +#define REG_BIST_CTRL_8821C 0x00D0 +#define REG_BIST_RPT_8821C 0x00D4 +#define REG_MEM_CTRL_8821C 0x00D8 +#define REG_AFE_CTRL8_8821C 0x00DC +#define REG_USB_SIE_INTF_8821C 0x00E0 +#define REG_PCIE_MIO_INTF_8821C 0x00E4 +#define REG_PCIE_MIO_INTD_8821C 0x00E8 +#define REG_WLRF1_8821C 0x00EC +#define REG_SYS_CFG1_8821C 0x00F0 +#define REG_SYS_STATUS1_8821C 0x00F4 +#define REG_SYS_STATUS2_8821C 0x00F8 +#define REG_SYS_CFG2_8821C 0x00FC +#define REG_SYS_CFG3_8821C 0x1000 +#define REG_SYS_CFG5_8821C 0x1070 +#define REG_CPU_DMEM_CON_8821C 0x1080 +#define REG_BOOT_REASON_8821C 0x1088 +#define REG_NFCPAD_CTRL_8821C 0x10A8 +#define REG_HIMR2_8821C 0x10B0 +#define REG_HISR2_8821C 0x10B4 +#define REG_HIMR3_8821C 0x10B8 +#define REG_HISR3_8821C 0x10BC +#define REG_SW_MDIO_8821C 0x10C0 +#define REG_H2C_PKT_READADDR_8821C 0x10D0 +#define REG_H2C_PKT_WRITEADDR_8821C 0x10D4 +#define REG_MEM_PWR_CRTL_8821C 0x10D8 +#define REG_FW_DBG6_8821C 0x10F8 +#define REG_FW_DBG7_8821C 0x10FC +#define REG_CR_8821C 0x0100 +#define REG_PG_SIZE_8821C 0x0104 +#define REG_PKT_BUFF_ACCESS_CTRL_8821C 0x0106 +#define REG_TSF_CLK_STATE_8821C 0x0108 +#define REG_TXDMA_PQ_MAP_8821C 0x010C +#define REG_TRXFF_BNDY_8821C 0x0114 +#define REG_PTA_I2C_MBOX_8821C 0x0118 +#define REG_RXFF_BNDY_8821C 0x011C +#define REG_FE1IMR_8821C 0x0120 +#define REG_FE1ISR_8821C 0x0124 +#define REG_CPWM_8821C 0x012C +#define REG_FWIMR_8821C 0x0130 +#define REG_FWISR_8821C 0x0134 +#define REG_FTIMR_8821C 0x0138 +#define REG_FTISR_8821C 0x013C +#define REG_PKTBUF_DBG_CTRL_8821C 0x0140 +#define REG_PKTBUF_DBG_DATA_L_8821C 0x0144 +#define REG_PKTBUF_DBG_DATA_H_8821C 0x0148 +#define REG_CPWM2_8821C 0x014C +#define REG_TC0_CTRL_8821C 0x0150 +#define REG_TC1_CTRL_8821C 0x0154 +#define REG_TC2_CTRL_8821C 0x0158 +#define REG_TC3_CTRL_8821C 0x015C +#define REG_TC4_CTRL_8821C 0x0160 +#define REG_TCUNIT_BASE_8821C 0x0164 +#define REG_TC5_CTRL_8821C 0x0168 +#define REG_TC6_CTRL_8821C 0x016C +#define REG_MBIST_DRF_FAIL_8821C 0x0170 +#define REG_MBIST_START_PAUSE_8821C 0x0174 +#define REG_MBIST_DONE_8821C 0x0178 +#define REG_MBIST_READ_BIST_RPT_8821C 0x017C +#define REG_AES_DECRPT_DATA_8821C 0x0180 +#define REG_AES_DECRPT_CFG_8821C 0x0184 +#define REG_TMETER_8821C 0x0190 +#define REG_OSC_32K_CTRL_8821C 0x0194 +#define REG_32K_CAL_REG1_8821C 0x0198 +#define REG_C2HEVT_8821C 0x01A0 +#define REG_C2HEVT_1_8821C 0x01A4 +#define REG_C2HEVT_2_8821C 0x01A8 +#define REG_C2HEVT_3_8821C 0x01AC +#define REG_SW_DEFINED_PAGE1_8821C 0x01B8 +#define REG_SW_DEFINED_PAGE2_8821C 0x01BC +#define REG_MCUTST_I_8821C 0x01C0 +#define REG_MCUTST_II_8821C 0x01C4 +#define REG_FMETHR_8821C 0x01C8 +#define REG_HMETFR_8821C 0x01CC +#define REG_HMEBOX0_8821C 0x01D0 +#define REG_HMEBOX1_8821C 0x01D4 +#define REG_HMEBOX2_8821C 0x01D8 +#define REG_HMEBOX3_8821C 0x01DC +#define REG_BB_ACCESS_CTRL_8821C 0x01E8 +#define REG_BB_ACCESS_DATA_8821C 0x01EC +#define REG_HMEBOX_E0_8821C 0x01F0 +#define REG_HMEBOX_E1_8821C 0x01F4 +#define REG_HMEBOX_E2_8821C 0x01F8 +#define REG_HMEBOX_E3_8821C 0x01FC +#define REG_CR_EXT_8821C 0x1100 +#define REG_FWFF_8821C 0x1114 +#define REG_RXFF_PTR_V1_8821C 0x1118 +#define REG_RXFF_WTR_V1_8821C 0x111C +#define REG_FE2IMR_8821C 0x1120 +#define REG_FE2ISR_8821C 0x1124 +#define REG_FE3IMR_8821C 0x1128 +#define REG_FE3ISR_8821C 0x112C +#define REG_FE4IMR_8821C 0x1130 +#define REG_FE4ISR_8821C 0x1134 +#define REG_FT1IMR_8821C 0x1138 +#define REG_FT1ISR_8821C 0x113C +#define REG_SPWR0_8821C 0x1140 +#define REG_SPWR1_8821C 0x1144 +#define REG_SPWR2_8821C 0x1148 +#define REG_SPWR3_8821C 0x114C +#define REG_POWSEQ_8821C 0x1150 +#define REG_TC7_CTRL_V1_8821C 0x1158 +#define REG_TC8_CTRL_V1_8821C 0x115C +#define REG_RX_BCN_TBTT_ITVL0_8821C 0x1160 +#define REG_RX_BCN_TBTT_ITVL1_8821C 0x1164 +#define REG_IO_WRAP_ERR_FLAG_8821C 0x1170 +#define REG_SPEED_SENSOR_8821C 0x1180 +#define REG_SPEED_SENSOR1_8821C 0x1184 +#define REG_SPEED_SENSOR2_8821C 0x1188 +#define REG_SPEED_SENSOR3_8821C 0x118C +#define REG_SPEED_SENSOR4_8821C 0x1190 +#define REG_SPEED_SENSOR5_8821C 0x1194 +#define REG_COUNTER_CTRL_8821C 0x11C4 +#define REG_COUNTER_THRESHOLD_8821C 0x11C8 +#define REG_COUNTER_SET_8821C 0x11CC +#define REG_COUNTER_OVERFLOW_8821C 0x11D0 +#define REG_TXDMA_LEN_THRESHOLD_8821C 0x11D4 +#define REG_RXDMA_LEN_THRESHOLD_8821C 0x11D8 +#define REG_PCIE_EXEC_TIME_THRESHOLD_8821C 0x11DC +#define REG_FT2IMR_8821C 0x11E0 +#define REG_FT2ISR_8821C 0x11E4 +#define REG_MSG2_8821C 0x11F0 +#define REG_MSG3_8821C 0x11F4 +#define REG_MSG4_8821C 0x11F8 +#define REG_MSG5_8821C 0x11FC +#define REG_FIFOPAGE_CTRL_1_8821C 0x0200 +#define REG_FIFOPAGE_CTRL_2_8821C 0x0204 +#define REG_AUTO_LLT_V1_8821C 0x0208 +#define REG_TXDMA_OFFSET_CHK_8821C 0x020C +#define REG_TXDMA_STATUS_8821C 0x0210 +#define REG_TX_DMA_DBG_8821C 0x0214 +#define REG_TQPNT1_8821C 0x0218 +#define REG_TQPNT2_8821C 0x021C +#define REG_TQPNT3_8821C 0x0220 +#define REG_TQPNT4_8821C 0x0224 +#define REG_RQPN_CTRL_1_8821C 0x0228 +#define REG_RQPN_CTRL_2_8821C 0x022C +#define REG_FIFOPAGE_INFO_1_8821C 0x0230 +#define REG_FIFOPAGE_INFO_2_8821C 0x0234 +#define REG_FIFOPAGE_INFO_3_8821C 0x0238 +#define REG_FIFOPAGE_INFO_4_8821C 0x023C +#define REG_FIFOPAGE_INFO_5_8821C 0x0240 +#define REG_H2C_HEAD_8821C 0x0244 +#define REG_H2C_TAIL_8821C 0x0248 +#define REG_H2C_READ_ADDR_8821C 0x024C +#define REG_H2C_WR_ADDR_8821C 0x0250 +#define REG_H2C_INFO_8821C 0x0254 +#define REG_RXDMA_AGG_PG_TH_8821C 0x0280 +#define REG_RXPKT_NUM_8821C 0x0284 +#define REG_RXDMA_STATUS_8821C 0x0288 +#define REG_RXDMA_DPR_8821C 0x028C +#define REG_RXDMA_MODE_8821C 0x0290 +#define REG_C2H_PKT_8821C 0x0294 +#define REG_FWFF_C2H_8821C 0x0298 +#define REG_FWFF_CTRL_8821C 0x029C +#define REG_FWFF_PKT_INFO_8821C 0x02A0 +#define REG_DDMA_CH0SA_8821C 0x1200 +#define REG_DDMA_CH0DA_8821C 0x1204 +#define REG_DDMA_CH0CTRL_8821C 0x1208 +#define REG_DDMA_CH1SA_8821C 0x1210 +#define REG_DDMA_CH1DA_8821C 0x1214 +#define REG_DDMA_CH1CTRL_8821C 0x1218 +#define REG_DDMA_CH2SA_8821C 0x1220 +#define REG_DDMA_CH2DA_8821C 0x1224 +#define REG_DDMA_CH2CTRL_8821C 0x1228 +#define REG_DDMA_CH3SA_8821C 0x1230 +#define REG_DDMA_CH3DA_8821C 0x1234 +#define REG_DDMA_CH3CTRL_8821C 0x1238 +#define REG_DDMA_CH4SA_8821C 0x1240 +#define REG_DDMA_CH4DA_8821C 0x1244 +#define REG_DDMA_CH4CTRL_8821C 0x1248 +#define REG_DDMA_CH5SA_8821C 0x1250 +#define REG_DDMA_CH5DA_8821C 0x1254 +#define REG_DDMA_CH5CTRL_8821C 0x1258 +#define REG_DDMA_INT_MSK_8821C 0x12E0 +#define REG_DDMA_CHSTATUS_8821C 0x12E8 +#define REG_DDMA_CHKSUM_8821C 0x12F0 +#define REG_DDMA_MONITOR_8821C 0x12FC +#define REG_PCIE_CTRL_8821C 0x0300 +#define REG_INT_MIG_8821C 0x0304 +#define REG_BCNQ_TXBD_DESA_8821C 0x0308 +#define REG_MGQ_TXBD_DESA_8821C 0x0310 +#define REG_VOQ_TXBD_DESA_8821C 0x0318 +#define REG_VIQ_TXBD_DESA_8821C 0x0320 +#define REG_BEQ_TXBD_DESA_8821C 0x0328 +#define REG_BKQ_TXBD_DESA_8821C 0x0330 +#define REG_RXQ_RXBD_DESA_8821C 0x0338 +#define REG_HI0Q_TXBD_DESA_8821C 0x0340 +#define REG_HI1Q_TXBD_DESA_8821C 0x0348 +#define REG_HI2Q_TXBD_DESA_8821C 0x0350 +#define REG_HI3Q_TXBD_DESA_8821C 0x0358 +#define REG_HI4Q_TXBD_DESA_8821C 0x0360 +#define REG_HI5Q_TXBD_DESA_8821C 0x0368 +#define REG_HI6Q_TXBD_DESA_8821C 0x0370 +#define REG_HI7Q_TXBD_DESA_8821C 0x0378 +#define REG_MGQ_TXBD_NUM_8821C 0x0380 +#define REG_RX_RXBD_NUM_8821C 0x0382 +#define REG_VOQ_TXBD_NUM_8821C 0x0384 +#define REG_VIQ_TXBD_NUM_8821C 0x0386 +#define REG_BEQ_TXBD_NUM_8821C 0x0388 +#define REG_BKQ_TXBD_NUM_8821C 0x038A +#define REG_HI0Q_TXBD_NUM_8821C 0x038C +#define REG_HI1Q_TXBD_NUM_8821C 0x038E +#define REG_HI2Q_TXBD_NUM_8821C 0x0390 +#define REG_HI3Q_TXBD_NUM_8821C 0x0392 +#define REG_HI4Q_TXBD_NUM_8821C 0x0394 +#define REG_HI5Q_TXBD_NUM_8821C 0x0396 +#define REG_HI6Q_TXBD_NUM_8821C 0x0398 +#define REG_HI7Q_TXBD_NUM_8821C 0x039A +#define REG_TSFTIMER_HCI_8821C 0x039C +#define REG_BD_RWPTR_CLR_8821C 0x039C +#define REG_VOQ_TXBD_IDX_8821C 0x03A0 +#define REG_VIQ_TXBD_IDX_8821C 0x03A4 +#define REG_BEQ_TXBD_IDX_8821C 0x03A8 +#define REG_BKQ_TXBD_IDX_8821C 0x03AC +#define REG_MGQ_TXBD_IDX_8821C 0x03B0 +#define REG_RXQ_RXBD_IDX_8821C 0x03B4 +#define REG_HI0Q_TXBD_IDX_8821C 0x03B8 +#define REG_HI1Q_TXBD_IDX_8821C 0x03BC +#define REG_HI2Q_TXBD_IDX_8821C 0x03C0 +#define REG_HI3Q_TXBD_IDX_8821C 0x03C4 +#define REG_HI4Q_TXBD_IDX_8821C 0x03C8 +#define REG_HI5Q_TXBD_IDX_8821C 0x03CC +#define REG_HI6Q_TXBD_IDX_8821C 0x03D0 +#define REG_HI7Q_TXBD_IDX_8821C 0x03D4 +#define REG_DBG_SEL_V1_8821C 0x03D8 +#define REG_PCIE_HRPWM1_V1_8821C 0x03D9 +#define REG_PCIE_HCPWM1_V1_8821C 0x03DA +#define REG_PCIE_CTRL2_8821C 0x03DB +#define REG_PCIE_HRPWM2_V1_8821C 0x03DC +#define REG_PCIE_HCPWM2_V1_8821C 0x03DE +#define REG_PCIE_H2C_MSG_V1_8821C 0x03E0 +#define REG_PCIE_C2H_MSG_V1_8821C 0x03E4 +#define REG_DBI_WDATA_V1_8821C 0x03E8 +#define REG_DBI_RDATA_V1_8821C 0x03EC +#define REG_DBI_FLAG_V1_8821C 0x03F0 +#define REG_MDIO_V1_8821C 0x03F4 +#define REG_PCIE_MIX_CFG_8821C 0x03F8 +#define REG_HCI_MIX_CFG_8821C 0x03FC +#define REG_STC_INT_CS_8821C 0x1300 +#define REG_ST_INT_CFG_8821C 0x1304 +#define REG_CMU_DLY_CTRL_8821C 0x1310 +#define REG_CMU_DLY_CFG_8821C 0x1314 +#define REG_H2CQ_TXBD_DESA_8821C 0x1320 +#define REG_H2CQ_TXBD_NUM_8821C 0x1328 +#define REG_H2CQ_TXBD_IDX_8821C 0x132C +#define REG_H2CQ_CSR_8821C 0x1330 +#define REG_Q0_INFO_8821C 0x0400 +#define REG_Q1_INFO_8821C 0x0404 +#define REG_Q2_INFO_8821C 0x0408 +#define REG_Q3_INFO_8821C 0x040C +#define REG_MGQ_INFO_8821C 0x0410 +#define REG_HIQ_INFO_8821C 0x0414 +#define REG_BCNQ_INFO_8821C 0x0418 +#define REG_TXPKT_EMPTY_8821C 0x041A +#define REG_CPU_MGQ_INFO_8821C 0x041C +#define REG_FWHW_TXQ_CTRL_8821C 0x0420 +#define REG_DATAFB_SEL_8821C 0x0423 +#define REG_BCNQ_BDNY_V1_8821C 0x0424 +#define REG_LIFETIME_EN_8821C 0x0426 +#define REG_SPEC_SIFS_8821C 0x0428 +#define REG_RETRY_LIMIT_8821C 0x042A +#define REG_TXBF_CTRL_8821C 0x042C +#define REG_DARFRC_8821C 0x0430 +#define REG_DARFRCH_8821C 0x0434 +#define REG_RARFRC_8821C 0x0438 +#define REG_RARFRCH_8821C 0x043C +#define REG_RRSR_8821C 0x0440 +#define REG_ARFR0_8821C 0x0444 +#define REG_ARFRH0_8821C 0x0448 +#define REG_ARFR1_V1_8821C 0x044C +#define REG_ARFRH1_V1_8821C 0x0450 +#define REG_CCK_CHECK_8821C 0x0454 +#define REG_AMPDU_MAX_TIME_V1_8821C 0x0455 +#define REG_BCNQ1_BDNY_V1_8821C 0x0456 +#define REG_AMPDU_MAX_LENGTH_8821C 0x0458 +#define REG_ACQ_STOP_8821C 0x045C +#define REG_NDPA_RATE_8821C 0x045D +#define REG_TX_HANG_CTRL_8821C 0x045E +#define REG_NDPA_OPT_CTRL_8821C 0x045F +#define REG_RD_RESP_PKT_TH_8821C 0x0463 +#define REG_CMDQ_INFO_8821C 0x0464 +#define REG_Q4_INFO_8821C 0x0468 +#define REG_Q5_INFO_8821C 0x046C +#define REG_Q6_INFO_8821C 0x0470 +#define REG_Q7_INFO_8821C 0x0474 +#define REG_WMAC_LBK_BUF_HD_V1_8821C 0x0478 +#define REG_MGQ_BDNY_V1_8821C 0x047A +#define REG_TXRPT_CTRL_8821C 0x047C +#define REG_INIRTS_RATE_SEL_8821C 0x0480 +#define REG_BASIC_CFEND_RATE_8821C 0x0481 +#define REG_STBC_CFEND_RATE_8821C 0x0482 +#define REG_DATA_SC_8821C 0x0483 +#define REG_MACID_SLEEP3_8821C 0x0484 +#define REG_MACID_SLEEP1_8821C 0x0488 +#define REG_ARFR2_V1_8821C 0x048C +#define REG_ARFRH2_V1_8821C 0x0490 +#define REG_ARFR3_V1_8821C 0x0494 +#define REG_ARFRH3_V1_8821C 0x0498 +#define REG_ARFR4_8821C 0x049C +#define REG_ARFRH4_8821C 0x04A0 +#define REG_ARFR5_8821C 0x04A4 +#define REG_ARFRH5_8821C 0x04A8 +#define REG_TXRPT_START_OFFSET_8821C 0x04AC +#define REG_POWER_STAGE1_8821C 0x04B4 +#define REG_POWER_STAGE2_8821C 0x04B8 +#define REG_SW_AMPDU_BURST_MODE_CTRL_8821C 0x04BC +#define REG_PKT_LIFE_TIME_8821C 0x04C0 +#define REG_STBC_SETTING_8821C 0x04C4 +#define REG_STBC_SETTING2_8821C 0x04C5 +#define REG_QUEUE_CTRL_8821C 0x04C6 +#define REG_SINGLE_AMPDU_CTRL_8821C 0x04C7 +#define REG_PROT_MODE_CTRL_8821C 0x04C8 +#define REG_BAR_MODE_CTRL_8821C 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8821C 0x04CF +#define REG_MACID_SLEEP2_8821C 0x04D0 +#define REG_MACID_SLEEP_8821C 0x04D4 +#define REG_HW_SEQ0_8821C 0x04D8 +#define REG_HW_SEQ1_8821C 0x04DA +#define REG_HW_SEQ2_8821C 0x04DC +#define REG_HW_SEQ3_8821C 0x04DE +#define REG_NULL_PKT_STATUS_V1_8821C 0x04E0 +#define REG_PTCL_ERR_STATUS_8821C 0x04E2 +#define REG_NULL_PKT_STATUS_EXTEND_8821C 0x04E3 +#define REG_VIDEO_ENHANCEMENT_FUN_8821C 0x04E4 +#define REG_PRECNT_CTRL_8821C 0x04E5 +#define REG_BT_POLLUTE_PKT_CNT_8821C 0x04E8 +#define REG_PTCL_DBG_8821C 0x04EC +#define REG_CPUMGQ_TIMER_CTRL2_8821C 0x04F4 +#define REG_DUMMY_PAGE4_V1_8821C 0x04FC +#define REG_MOREDATA_8821C 0x04FE +#define REG_Q0_Q1_INFO_8821C 0x1400 +#define REG_Q2_Q3_INFO_8821C 0x1404 +#define REG_Q4_Q5_INFO_8821C 0x1408 +#define REG_Q6_Q7_INFO_8821C 0x140C +#define REG_MGQ_HIQ_INFO_8821C 0x1410 +#define REG_CMDQ_BCNQ_INFO_8821C 0x1414 +#define REG_USEREG_SETTING_8821C 0x1420 +#define REG_AESIV_SETTING_8821C 0x1424 +#define REG_BF0_TIME_SETTING_8821C 0x1428 +#define REG_BF1_TIME_SETTING_8821C 0x142C +#define REG_BF_TIMEOUT_EN_8821C 0x1430 +#define REG_MACID_RELEASE0_8821C 0x1434 +#define REG_MACID_RELEASE1_8821C 0x1438 +#define REG_MACID_RELEASE2_8821C 0x143C +#define REG_MACID_RELEASE3_8821C 0x1440 +#define REG_MACID_RELEASE_SETTING_8821C 0x1444 +#define REG_FAST_EDCA_VOVI_SETTING_8821C 0x1448 +#define REG_FAST_EDCA_BEBK_SETTING_8821C 0x144C +#define REG_MACID_DROP0_8821C 0x1450 +#define REG_MACID_DROP1_8821C 0x1454 +#define REG_MACID_DROP2_8821C 0x1458 +#define REG_MACID_DROP3_8821C 0x145C +#define REG_R_MACID_RELEASE_SUCCESS_0_8821C 0x1460 +#define REG_R_MACID_RELEASE_SUCCESS_1_8821C 0x1464 +#define REG_R_MACID_RELEASE_SUCCESS_2_8821C 0x1468 +#define REG_R_MACID_RELEASE_SUCCESS_3_8821C 0x146C +#define REG_MGQ_FIFO_WRITE_POINTER_8821C 0x1470 +#define REG_MGQ_FIFO_READ_POINTER_8821C 0x1472 +#define REG_MGQ_FIFO_ENABLE_8821C 0x1472 +#define REG_MGQ_FIFO_RELEASE_INT_MASK_8821C 0x1474 +#define REG_MGQ_FIFO_RELEASE_INT_FLAG_8821C 0x1476 +#define REG_MGQ_FIFO_VALID_MAP_8821C 0x1478 +#define REG_MGQ_FIFO_LIFETIME_8821C 0x147A +#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C 0x147C +#define REG_SHCUT_SETTING_8821C 0x1480 +#define REG_SHCUT_LLC_ETH_TYPE0_8821C 0x1484 +#define REG_SHCUT_LLC_ETH_TYPE1_8821C 0x1488 +#define REG_SHCUT_LLC_OUI0_8821C 0x148C +#define REG_SHCUT_LLC_OUI1_8821C 0x1490 +#define REG_SHCUT_LLC_OUI2_8821C 0x1494 +#define REG_MU_TX_CTL_8821C 0x14C0 +#define REG_MU_STA_GID_VLD_8821C 0x14C4 +#define REG_MU_STA_USER_POS_INFO_8821C 0x14C8 +#define REG_MU_STA_USER_POS_INFO_H_8821C 0x14CC +#define REG_MU_TRX_DBG_CNT_8821C 0x14D0 +#define REG_EDCA_VO_PARAM_8821C 0x0500 +#define REG_EDCA_VI_PARAM_8821C 0x0504 +#define REG_EDCA_BE_PARAM_8821C 0x0508 +#define REG_EDCA_BK_PARAM_8821C 0x050C +#define REG_BCNTCFG_8821C 0x0510 +#define REG_PIFS_8821C 0x0512 +#define REG_RDG_PIFS_8821C 0x0513 +#define REG_SIFS_8821C 0x0514 +#define REG_TSFTR_SYN_OFFSET_8821C 0x0518 +#define REG_AGGR_BREAK_TIME_8821C 0x051A +#define REG_SLOT_8821C 0x051B +#define REG_NOA_ON_ERLY_TIME_8821C 0x051C +#define REG_NOA_OFF_ERLY_TIME_8821C 0x051D +#define REG_TX_PTCL_CTRL_8821C 0x0520 +#define REG_TXPAUSE_8821C 0x0522 +#define REG_DIS_TXREQ_CLR_8821C 0x0523 +#define REG_RD_CTRL_8821C 0x0524 +#define REG_MBSSID_CTRL_8821C 0x0526 +#define REG_P2PPS_CTRL_8821C 0x0527 +#define REG_PKT_LIFETIME_CTRL_8821C 0x0528 +#define REG_P2PPS_SPEC_STATE_8821C 0x052B +#define REG_BAR_TX_CTRL_8821C 0x0530 +#define REG_P2PON_DIS_TXTIME_8821C 0x0531 +#define REG_TBTT_PROHIBIT_8821C 0x0540 +#define REG_P2PPS_STATE_8821C 0x0543 +#define REG_RD_NAV_NXT_8821C 0x0544 +#define REG_NAV_PROT_LEN_8821C 0x0546 +#define REG_BCN_CTRL_8821C 0x0550 +#define REG_BCN_CTRL_CLINT0_8821C 0x0551 +#define REG_MBID_NUM_8821C 0x0552 +#define REG_DUAL_TSF_RST_8821C 0x0553 +#define REG_MBSSID_BCN_SPACE_8821C 0x0554 +#define REG_DRVERLYINT_8821C 0x0558 +#define REG_BCNDMATIM_8821C 0x0559 +#define REG_ATIMWND_8821C 0x055A +#define REG_USTIME_TSF_8821C 0x055C +#define REG_BCN_MAX_ERR_8821C 0x055D +#define REG_RXTSF_OFFSET_CCK_8821C 0x055E +#define REG_RXTSF_OFFSET_OFDM_8821C 0x055F +#define REG_TSFTR_8821C 0x0560 +#define REG_TSFTR_1_8821C 0x0564 +#define REG_FREERUN_CNT_8821C 0x0568 +#define REG_FREERUN_CNT_1_8821C 0x056C +#define REG_ATIMWND1_V1_8821C 0x0570 +#define REG_TBTT_PROHIBIT_INFRA_8821C 0x0571 +#define REG_CTWND_8821C 0x0572 +#define REG_BCNIVLCUNT_8821C 0x0573 +#define REG_BCNDROPCTRL_8821C 0x0574 +#define REG_HGQ_TIMEOUT_PERIOD_8821C 0x0575 +#define REG_TXCMD_TIMEOUT_PERIOD_8821C 0x0576 +#define REG_MISC_CTRL_8821C 0x0577 +#define REG_BCN_CTRL_CLINT1_8821C 0x0578 +#define REG_BCN_CTRL_CLINT2_8821C 0x0579 +#define REG_BCN_CTRL_CLINT3_8821C 0x057A +#define REG_EXTEND_CTRL_8821C 0x057B +#define REG_P2PPS1_SPEC_STATE_8821C 0x057C +#define REG_P2PPS1_STATE_8821C 0x057D +#define REG_P2PPS2_SPEC_STATE_8821C 0x057E +#define REG_P2PPS2_STATE_8821C 0x057F +#define REG_PS_TIMER0_8821C 0x0580 +#define REG_PS_TIMER1_8821C 0x0584 +#define REG_PS_TIMER2_8821C 0x0588 +#define REG_TBTT_CTN_AREA_8821C 0x058C +#define REG_FORCE_BCN_IFS_8821C 0x058E +#define REG_TXOP_MIN_8821C 0x0590 +#define REG_PRE_BKF_TIME_8821C 0x0592 +#define REG_CROSS_TXOP_CTRL_8821C 0x0593 +#define REG_ATIMWND2_8821C 0x05A0 +#define REG_ATIMWND3_8821C 0x05A1 +#define REG_ATIMWND4_8821C 0x05A2 +#define REG_ATIMWND5_8821C 0x05A3 +#define REG_ATIMWND6_8821C 0x05A4 +#define REG_ATIMWND7_8821C 0x05A5 +#define REG_ATIMUGT_8821C 0x05A6 +#define REG_HIQ_NO_LMT_EN_8821C 0x05A7 +#define REG_DTIM_COUNTER_ROOT_8821C 0x05A8 +#define REG_DTIM_COUNTER_VAP1_8821C 0x05A9 +#define REG_DTIM_COUNTER_VAP2_8821C 0x05AA +#define REG_DTIM_COUNTER_VAP3_8821C 0x05AB +#define REG_DTIM_COUNTER_VAP4_8821C 0x05AC +#define REG_DTIM_COUNTER_VAP5_8821C 0x05AD +#define REG_DTIM_COUNTER_VAP6_8821C 0x05AE +#define REG_DTIM_COUNTER_VAP7_8821C 0x05AF +#define REG_DIS_ATIM_8821C 0x05B0 +#define REG_EARLY_128US_8821C 0x05B1 +#define REG_P2PPS1_CTRL_8821C 0x05B2 +#define REG_P2PPS2_CTRL_8821C 0x05B3 +#define REG_TIMER0_SRC_SEL_8821C 0x05B4 +#define REG_NOA_UNIT_SEL_8821C 0x05B5 +#define REG_P2POFF_DIS_TXTIME_8821C 0x05B7 +#define REG_MBSSID_BCN_SPACE2_8821C 0x05B8 +#define REG_MBSSID_BCN_SPACE3_8821C 0x05BC +#define REG_ACMHWCTRL_8821C 0x05C0 +#define REG_ACMRSTCTRL_8821C 0x05C1 +#define REG_ACMAVG_8821C 0x05C2 +#define REG_VO_ADMTIME_8821C 0x05C4 +#define REG_VI_ADMTIME_8821C 0x05C6 +#define REG_BE_ADMTIME_8821C 0x05C8 +#define REG_EDCA_RANDOM_GEN_8821C 0x05CC +#define REG_TXCMD_NOA_SEL_8821C 0x05CF +#define REG_NOA_PARAM_8821C 0x05E0 +#define REG_NOA_PARAM_1_8821C 0x05E4 +#define REG_NOA_PARAM_2_8821C 0x05E8 +#define REG_NOA_PARAM_3_8821C 0x05EC +#define REG_P2P_RST_8821C 0x05F0 +#define REG_SCHEDULER_RST_8821C 0x05F1 +#define REG_SCH_TXCMD_8821C 0x05F8 +#define REG_PAGE5_DUMMY_8821C 0x05FC +#define REG_CPUMGQ_TX_TIMER_8821C 0x1500 +#define REG_PS_TIMER_A_8821C 0x1504 +#define REG_PS_TIMER_B_8821C 0x1508 +#define REG_PS_TIMER_C_8821C 0x150C +#define REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8821C 0x1510 +#define REG_CPUMGQ_TX_TIMER_EARLY_8821C 0x1514 +#define REG_PS_TIMER_A_EARLY_8821C 0x1515 +#define REG_PS_TIMER_B_EARLY_8821C 0x1516 +#define REG_PS_TIMER_C_EARLY_8821C 0x1517 +#define REG_CPUMGQ_PARAMETER_8821C 0x1518 +#define REG_WMAC_CR_8821C 0x0600 +#define REG_WMAC_FWPKT_CR_8821C 0x0601 +#define REG_FW_STS_FILTER_8821C 0x0602 +#define REG_TCR_8821C 0x0604 +#define REG_RCR_8821C 0x0608 +#define REG_RX_PKT_LIMIT_8821C 0x060C +#define REG_RX_DLK_TIME_8821C 0x060D +#define REG_RX_DRVINFO_SZ_8821C 0x060F +#define REG_MACID_8821C 0x0610 +#define REG_MACID_H_8821C 0x0614 +#define REG_BSSID_8821C 0x0618 +#define REG_BSSID_H_8821C 0x061C +#define REG_MAR_8821C 0x0620 +#define REG_MAR_H_8821C 0x0624 +#define REG_MBIDCAMCFG_1_8821C 0x0628 +#define REG_MBIDCAMCFG_2_8821C 0x062C +#define REG_WMAC_TCR_TSFT_OFS_8821C 0x0630 +#define REG_UDF_THSD_8821C 0x0632 +#define REG_ZLD_NUM_8821C 0x0633 +#define REG_STMP_THSD_8821C 0x0634 +#define REG_WMAC_TXTIMEOUT_8821C 0x0635 +#define REG_MCU_TEST_2_V1_8821C 0x0636 +#define REG_USTIME_EDCA_8821C 0x0638 +#define REG_ACKTO_CCK_8821C 0x0639 +#define REG_MAC_SPEC_SIFS_8821C 0x063A +#define REG_RESP_SIFS_CCK_8821C 0x063C +#define REG_RESP_SIFS_OFDM_8821C 0x063E +#define REG_ACKTO_8821C 0x0640 +#define REG_CTS2TO_8821C 0x0641 +#define REG_EIFS_8821C 0x0642 +#define REG_RPFM_MAP0_8821C 0x0644 +#define REG_RPFM_MAP1_V1_8821C 0x0646 +#define REG_RPFM_CAM_CMD_8821C 0x0648 +#define REG_RPFM_CAM_RWD_8821C 0x064C +#define REG_NAV_CTRL_8821C 0x0650 +#define REG_BACAMCMD_8821C 0x0654 +#define REG_BACAMCONTENT_8821C 0x0658 +#define REG_BACAMCONTENT_H_8821C 0x065C +#define REG_LBDLY_8821C 0x0660 +#define REG_WMAC_BACAM_RPMEN_8821C 0x0661 +#define REG_TX_RX_8821C 0x0662 +#define REG_WMAC_BITMAP_CTL_8821C 0x0663 +#define REG_RXERR_RPT_8821C 0x0664 +#define REG_WMAC_TRXPTCL_CTL_8821C 0x0668 +#define REG_WMAC_TRXPTCL_CTL_H_8821C 0x066C +#define REG_CAMCMD_8821C 0x0670 +#define REG_CAMWRITE_8821C 0x0674 +#define REG_CAMREAD_8821C 0x0678 +#define REG_CAMDBG_8821C 0x067C +#define REG_SECCFG_8821C 0x0680 +#define REG_RXFILTER_CATEGORY_1_8821C 0x0682 +#define REG_RXFILTER_ACTION_1_8821C 0x0683 +#define REG_RXFILTER_CATEGORY_2_8821C 0x0684 +#define REG_RXFILTER_ACTION_2_8821C 0x0685 +#define REG_RXFILTER_CATEGORY_3_8821C 0x0686 +#define REG_RXFILTER_ACTION_3_8821C 0x0687 +#define REG_RXFLTMAP3_8821C 0x0688 +#define REG_RXFLTMAP4_8821C 0x068A +#define REG_RXFLTMAP5_8821C 0x068C +#define REG_RXFLTMAP6_8821C 0x068E +#define REG_WOW_CTRL_8821C 0x0690 +#define REG_NAN_RX_TSF_FILTER_8821C 0x0691 +#define REG_PS_RX_INFO_8821C 0x0692 +#define REG_WMMPS_UAPSD_TID_8821C 0x0693 +#define REG_LPNAV_CTRL_8821C 0x0694 +#define REG_WKFMCAM_CMD_8821C 0x0698 +#define REG_WKFMCAM_RWD_8821C 0x069C +#define REG_RXFLTMAP0_8821C 0x06A0 +#define REG_RXFLTMAP1_8821C 0x06A2 +#define REG_RXFLTMAP2_8821C 0x06A4 +#define REG_BCN_PSR_RPT_8821C 0x06A8 +#define REG_FLC_RPC_8821C 0x06AC +#define REG_FLC_RPCT_8821C 0x06AD +#define REG_FLC_PTS_8821C 0x06AE +#define REG_FLC_TRPC_8821C 0x06AF +#define REG_RXPKTMON_CTRL_8821C 0x06B0 +#define REG_STATE_MON_8821C 0x06B4 +#define REG_ERROR_MON_8821C 0x06B8 +#define REG_SEARCH_MACID_8821C 0x06BC +#define REG_BT_COEX_TABLE_8821C 0x06C0 +#define REG_BT_COEX_TABLE2_8821C 0x06C4 +#define REG_BT_COEX_BREAK_TABLE_8821C 0x06C8 +#define REG_BT_COEX_TABLE_H_8821C 0x06CC +#define REG_RXCMD_0_8821C 0x06D0 +#define REG_RXCMD_1_8821C 0x06D4 +#define REG_WMAC_RESP_TXINFO_8821C 0x06D8 +#define REG_BBPSF_CTRL_8821C 0x06DC +#define REG_P2P_RX_BCN_NOA_8821C 0x06E0 +#define REG_ASSOCIATED_BFMER0_INFO_8821C 0x06E4 +#define REG_ASSOCIATED_BFMER0_INFO_H_8821C 0x06E8 +#define REG_ASSOCIATED_BFMER1_INFO_8821C 0x06EC +#define REG_ASSOCIATED_BFMER1_INFO_H_8821C 0x06F0 +#define REG_TX_CSI_RPT_PARAM_BW20_8821C 0x06F4 +#define REG_TX_CSI_RPT_PARAM_BW40_8821C 0x06F8 +#define REG_BCN_PSR_RPT2_8821C 0x1600 +#define REG_BCN_PSR_RPT3_8821C 0x1604 +#define REG_BCN_PSR_RPT4_8821C 0x1608 +#define REG_A1_ADDR_MASK_8821C 0x160C +#define REG_MACID2_8821C 0x1620 +#define REG_MACID2_H_8821C 0x1624 +#define REG_BSSID2_8821C 0x1628 +#define REG_BSSID2_H_8821C 0x162C +#define REG_MACID3_8821C 0x1630 +#define REG_MACID3_H_8821C 0x1634 +#define REG_BSSID3_8821C 0x1638 +#define REG_BSSID3_H_8821C 0x163C +#define REG_MACID4_8821C 0x1640 +#define REG_MACID4_H_8821C 0x1644 +#define REG_BSSID4_8821C 0x1648 +#define REG_BSSID4_H_8821C 0x164C +#define REG_NOA_REPORT_8821C 0x1650 +#define REG_NOA_REPORT_1_8821C 0x1654 +#define REG_NOA_REPORT_2_8821C 0x1658 +#define REG_NOA_REPORT_3_8821C 0x165C +#define REG_PWRBIT_SETTING_8821C 0x1660 +#define REG_MU_BF_OPTION_8821C 0x167C +#define REG_WMAC_PAUSE_BB_CLR_TH_8821C 0x167D +#define REG_WMAC_MU_ARB_8821C 0x167E +#define REG_WMAC_MU_OPTION_8821C 0x167F +#define REG_WMAC_MU_BF_CTL_8821C 0x1680 +#define REG_WMAC_MU_BFRPT_PARA_8821C 0x1682 +#define REG_WMAC_ASSOCIATED_MU_BFMEE2_8821C 0x1684 +#define REG_WMAC_ASSOCIATED_MU_BFMEE3_8821C 0x1686 +#define REG_WMAC_ASSOCIATED_MU_BFMEE4_8821C 0x1688 +#define REG_WMAC_ASSOCIATED_MU_BFMEE5_8821C 0x168A +#define REG_WMAC_ASSOCIATED_MU_BFMEE6_8821C 0x168C +#define REG_WMAC_ASSOCIATED_MU_BFMEE7_8821C 0x168E +#define REG_WMAC_BB_STOP_RX_COUNTER_8821C 0x1690 +#define REG_WMAC_PLCP_MONITOR_8821C 0x1694 +#define REG_WMAC_PLCP_MONITOR_MUTX_8821C 0x1698 +#define REG_TRANSMIT_ADDRSS_0_8821C 0x16A0 +#define REG_TRANSMIT_ADDRSS_0_H_8821C 0x16A4 +#define REG_TRANSMIT_ADDRSS_1_8821C 0x16A8 +#define REG_TRANSMIT_ADDRSS_1_H_8821C 0x16AC +#define REG_TRANSMIT_ADDRSS_2_8821C 0x16B0 +#define REG_TRANSMIT_ADDRSS_2_H_8821C 0x16B4 +#define REG_TRANSMIT_ADDRSS_3_8821C 0x16B8 +#define REG_TRANSMIT_ADDRSS_3_H_8821C 0x16BC +#define REG_TRANSMIT_ADDRSS_4_8821C 0x16C0 +#define REG_TRANSMIT_ADDRSS_4_H_8821C 0x16C4 +#define REG_MACID1_8821C 0x0700 +#define REG_MACID1_1_8821C 0x0704 +#define REG_BSSID1_8821C 0x0708 +#define REG_BSSID1_1_8821C 0x070C +#define REG_BCN_PSR_RPT1_8821C 0x0710 +#define REG_ASSOCIATED_BFMEE_SEL_8821C 0x0714 +#define REG_SND_PTCL_CTRL_8821C 0x0718 +#define REG_RX_CSI_RPT_INFO_8821C 0x071C +#define REG_NS_ARP_CTRL_8821C 0x0720 +#define REG_NS_ARP_INFO_8821C 0x0724 +#define REG_BEAMFORMING_INFO_NSARP_V1_8821C 0x0728 +#define REG_BEAMFORMING_INFO_NSARP_8821C 0x072C +#define REG_IPV6_8821C 0x0730 +#define REG_IPV6_1_8821C 0x0734 +#define REG_IPV6_2_8821C 0x0738 +#define REG_IPV6_3_8821C 0x073C +#define REG_WMAC_RTX_CTX_SUBTYPE_CFG_8821C 0x0750 +#define REG_WMAC_SWAES_CFG_8821C 0x0760 +#define REG_BT_COEX_V2_8821C 0x0762 +#define REG_BT_COEX_8821C 0x0764 +#define REG_WLAN_ACT_MASK_CTRL_8821C 0x0768 +#define REG_WLAN_ACT_MASK_CTRL_1_8821C 0x076C +#define REG_BT_COEX_ENHANCED_INTR_CTRL_8821C 0x076E +#define REG_BT_ACT_STATISTICS_8821C 0x0770 +#define REG_BT_ACT_STATISTICS_1_8821C 0x0774 +#define REG_BT_STATISTICS_CONTROL_REGISTER_8821C 0x0778 +#define REG_BT_STATUS_REPORT_REGISTER_8821C 0x077C +#define REG_BT_INTERRUPT_CONTROL_REGISTER_8821C 0x0780 +#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8821C 0x0784 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8821C 0x0785 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8821C 0x0788 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8821C 0x078C +#define REG_BT_INTERRUPT_STATUS_REGISTER_8821C 0x078F +#define REG_BT_TDMA_TIME_REGISTER_8821C 0x0790 +#define REG_BT_ACT_REGISTER_8821C 0x0794 +#define REG_OBFF_CTRL_BASIC_8821C 0x0798 +#define REG_OBFF_CTRL2_TIMER_8821C 0x079C +#define REG_LTR_CTRL_BASIC_8821C 0x07A0 +#define REG_LTR_CTRL2_TIMER_THRESHOLD_8821C 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8821C 0x07A8 +#define REG_LTR_ACTIVE_LATENCY_V1_8821C 0x07AC +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_8821C 0x07B0 +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_1_8821C 0x07B4 +#define REG_WMAC_PKTCNT_RWD_8821C 0x07B8 +#define REG_WMAC_PKTCNT_CTRL_8821C 0x07BC +#define REG_IQ_DUMP_8821C 0x07C0 +#define REG_IQ_DUMP_1_8821C 0x07C4 +#define REG_IQ_DUMP_2_8821C 0x07C8 +#define REG_WMAC_FTM_CTL_8821C 0x07CC +#define REG_WMAC_IQ_MDPK_FUNC_8821C 0x07CE +#define REG_WMAC_OPTION_FUNCTION_8821C 0x07D0 +#define REG_WMAC_OPTION_FUNCTION_1_8821C 0x07D4 +#define REG_WMAC_OPTION_FUNCTION_2_8821C 0x07D8 +#define REG_RX_FILTER_FUNCTION_8821C 0x07DA +#define REG_NDP_SIG_8821C 0x07E0 +#define REG_TXCMD_INFO_FOR_RSP_PKT_8821C 0x07E4 +#define REG_TXCMD_INFO_FOR_RSP_PKT_1_8821C 0x07E8 +#define REG_WSEC_OPTION_8821C 0x07EC +#define REG_RTS_ADDRESS_0_8821C 0x07F0 +#define REG_RTS_ADDRESS_0_1_8821C 0x07F4 +#define REG_RTS_ADDRESS_1_8821C 0x07F8 +#define REG_RTS_ADDRESS_1_1_8821C 0x07FC +#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8821C 0x1700 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8821C 0x1704 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8821C 0x1708 +#define REG_SDIO_TX_CTRL_8821C 0x10250000 +#define REG_SDIO_HIMR_8821C 0x10250014 +#define REG_SDIO_HISR_8821C 0x10250018 +#define REG_SDIO_RX_REQ_LEN_8821C 0x1025001C +#define REG_SDIO_FREE_TXPG_SEQ_V1_8821C 0x1025001F +#define REG_SDIO_FREE_TXPG_8821C 0x10250020 +#define REG_SDIO_FREE_TXPG2_8821C 0x10250024 +#define REG_SDIO_OQT_FREE_TXPG_V1_8821C 0x10250028 +#define REG_SDIO_HTSFR_INFO_8821C 0x10250030 +#define REG_SDIO_HCPWM1_V2_8821C 0x10250038 +#define REG_SDIO_HCPWM2_V2_8821C 0x1025003A +#define REG_SDIO_INDIRECT_REG_CFG_8821C 0x10250040 +#define REG_SDIO_INDIRECT_REG_DATA_8821C 0x10250044 +#define REG_SDIO_H2C_8821C 0x10250060 +#define REG_SDIO_C2H_8821C 0x10250064 +#define REG_SDIO_HRPWM1_8821C 0x10250080 +#define REG_SDIO_HRPWM2_8821C 0x10250082 +#define REG_SDIO_HPS_CLKR_8821C 0x10250084 +#define REG_SDIO_BUS_CTRL_8821C 0x10250085 +#define REG_SDIO_HSUS_CTRL_8821C 0x10250086 +#define REG_SDIO_RESPONSE_TIMER_8821C 0x10250088 +#define REG_SDIO_CMD_CRC_8821C 0x1025008A +#define REG_SDIO_HSISR_8821C 0x10250090 +#define REG_SDIO_ERR_RPT_8821C 0x102500C0 +#define REG_SDIO_CMD_ERRCNT_8821C 0x102500C2 +#define REG_SDIO_DATA_ERRCNT_8821C 0x102500C3 +#define REG_SDIO_CMD_ERR_CONTENT_8821C 0x102500C4 +#define REG_SDIO_CRC_ERR_IDX_8821C 0x102500C9 +#define REG_SDIO_DATA_CRC_8821C 0x102500CA +#define REG_SDIO_DATA_REPLY_TIME_8821C 0x102500CB + +#endif diff --git a/hal/halmac/halmac_reg_8822b.h b/hal/halmac/halmac_reg_8822b.h new file mode 100644 index 0000000..4aea8ff --- /dev/null +++ b/hal/halmac/halmac_reg_8822b.h @@ -0,0 +1,734 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_REG_8822B_H +#define __INC_HALMAC_REG_8822B_H + +#define REG_SYS_ISO_CTRL_8822B 0x0000 +#define REG_SYS_FUNC_EN_8822B 0x0002 +#define REG_SYS_PW_CTRL_8822B 0x0004 +#define REG_SYS_CLK_CTRL_8822B 0x0008 +#define REG_SYS_EEPROM_CTRL_8822B 0x000A +#define REG_EE_VPD_8822B 0x000C +#define REG_SYS_SWR_CTRL1_8822B 0x0010 +#define REG_SYS_SWR_CTRL2_8822B 0x0014 +#define REG_SYS_SWR_CTRL3_8822B 0x0018 +#define REG_RSV_CTRL_8822B 0x001C +#define REG_RF_CTRL_8822B 0x001F +#define REG_AFE_LDO_CTRL_8822B 0x0020 +#define REG_AFE_CTRL1_8822B 0x0024 +#define REG_AFE_CTRL2_8822B 0x0028 +#define REG_AFE_CTRL3_8822B 0x002C +#define REG_EFUSE_CTRL_8822B 0x0030 +#define REG_LDO_EFUSE_CTRL_8822B 0x0034 +#define REG_PWR_OPTION_CTRL_8822B 0x0038 +#define REG_CAL_TIMER_8822B 0x003C +#define REG_ACLK_MON_8822B 0x003E +#define REG_GPIO_MUXCFG_8822B 0x0040 +#define REG_GPIO_PIN_CTRL_8822B 0x0044 +#define REG_GPIO_INTM_8822B 0x0048 +#define REG_LED_CFG_8822B 0x004C +#define REG_FSIMR_8822B 0x0050 +#define REG_FSISR_8822B 0x0054 +#define REG_HSIMR_8822B 0x0058 +#define REG_HSISR_8822B 0x005C +#define REG_GPIO_EXT_CTRL_8822B 0x0060 +#define REG_PAD_CTRL1_8822B 0x0064 +#define REG_WL_BT_PWR_CTRL_8822B 0x0068 +#define REG_SDM_DEBUG_8822B 0x006C +#define REG_SYS_SDIO_CTRL_8822B 0x0070 +#define REG_HCI_OPT_CTRL_8822B 0x0074 +#define REG_AFE_CTRL4_8822B 0x0078 +#define REG_LDO_SWR_CTRL_8822B 0x007C +#define REG_MCUFW_CTRL_8822B 0x0080 +#define REG_MCU_TST_CFG_8822B 0x0084 +#define REG_HMEBOX_E0_E1_8822B 0x0088 +#define REG_HMEBOX_E2_E3_8822B 0x008C +#define REG_WLLPS_CTRL_8822B 0x0090 +#define REG_AFE_CTRL5_8822B 0x0094 +#define REG_GPIO_DEBOUNCE_CTRL_8822B 0x0098 +#define REG_RPWM2_8822B 0x009C +#define REG_SYSON_FSM_MON_8822B 0x00A0 +#define REG_AFE_CTRL6_8822B 0x00A4 +#define REG_PMC_DBG_CTRL1_8822B 0x00A8 +#define REG_AFE_CTRL7_8822B 0x00AC +#define REG_HIMR0_8822B 0x00B0 +#define REG_HISR0_8822B 0x00B4 +#define REG_HIMR1_8822B 0x00B8 +#define REG_HISR1_8822B 0x00BC +#define REG_DBG_PORT_SEL_8822B 0x00C0 +#define REG_PAD_CTRL2_8822B 0x00C4 +#define REG_PMC_DBG_CTRL2_8822B 0x00CC +#define REG_BIST_CTRL_8822B 0x00D0 +#define REG_BIST_RPT_8822B 0x00D4 +#define REG_MEM_CTRL_8822B 0x00D8 +#define REG_AFE_CTRL8_8822B 0x00DC +#define REG_USB_SIE_INTF_8822B 0x00E0 +#define REG_PCIE_MIO_INTF_8822B 0x00E4 +#define REG_PCIE_MIO_INTD_8822B 0x00E8 +#define REG_WLRF1_8822B 0x00EC +#define REG_SYS_CFG1_8822B 0x00F0 +#define REG_SYS_STATUS1_8822B 0x00F4 +#define REG_SYS_STATUS2_8822B 0x00F8 +#define REG_SYS_CFG2_8822B 0x00FC +#define REG_SYS_CFG3_8822B 0x1000 +#define REG_SYS_CFG4_8822B 0x1034 +#define REG_SYS_CFG5_8822B 0x1070 +#define REG_CPU_DMEM_CON_8822B 0x1080 +#define REG_BOOT_REASON_8822B 0x1088 +#define REG_NFCPAD_CTRL_8822B 0x10A8 +#define REG_HIMR2_8822B 0x10B0 +#define REG_HISR2_8822B 0x10B4 +#define REG_HIMR3_8822B 0x10B8 +#define REG_HISR3_8822B 0x10BC +#define REG_SW_MDIO_8822B 0x10C0 +#define REG_SW_FLUSH_8822B 0x10C4 +#define REG_H2C_PKT_READADDR_8822B 0x10D0 +#define REG_H2C_PKT_WRITEADDR_8822B 0x10D4 +#define REG_MEM_PWR_CRTL_8822B 0x10D8 +#define REG_FW_DBG0_8822B 0x10E0 +#define REG_FW_DBG1_8822B 0x10E4 +#define REG_FW_DBG2_8822B 0x10E8 +#define REG_FW_DBG3_8822B 0x10EC +#define REG_FW_DBG4_8822B 0x10F0 +#define REG_FW_DBG5_8822B 0x10F4 +#define REG_FW_DBG6_8822B 0x10F8 +#define REG_FW_DBG7_8822B 0x10FC +#define REG_CR_8822B 0x0100 +#define REG_TSF_CLK_STATE_8822B 0x0108 +#define REG_TXDMA_PQ_MAP_8822B 0x010C +#define REG_TRXFF_BNDY_8822B 0x0114 +#define REG_PTA_I2C_MBOX_8822B 0x0118 +#define REG_RXFF_BNDY_8822B 0x011C +#define REG_FE1IMR_8822B 0x0120 +#define REG_FE1ISR_8822B 0x0124 +#define REG_CPWM_8822B 0x012C +#define REG_FWIMR_8822B 0x0130 +#define REG_FWISR_8822B 0x0134 +#define REG_FTIMR_8822B 0x0138 +#define REG_FTISR_8822B 0x013C +#define REG_PKTBUF_DBG_CTRL_8822B 0x0140 +#define REG_PKTBUF_DBG_DATA_L_8822B 0x0144 +#define REG_PKTBUF_DBG_DATA_H_8822B 0x0148 +#define REG_CPWM2_8822B 0x014C +#define REG_TC0_CTRL_8822B 0x0150 +#define REG_TC1_CTRL_8822B 0x0154 +#define REG_TC2_CTRL_8822B 0x0158 +#define REG_TC3_CTRL_8822B 0x015C +#define REG_TC4_CTRL_8822B 0x0160 +#define REG_TCUNIT_BASE_8822B 0x0164 +#define REG_TC5_CTRL_8822B 0x0168 +#define REG_TC6_CTRL_8822B 0x016C +#define REG_MBIST_FAIL_8822B 0x0170 +#define REG_MBIST_START_PAUSE_8822B 0x0174 +#define REG_MBIST_DONE_8822B 0x0178 +#define REG_MBIST_FAIL_NRML_8822B 0x017C +#define REG_AES_DECRPT_DATA_8822B 0x0180 +#define REG_AES_DECRPT_CFG_8822B 0x0184 +#define REG_TMETER_8822B 0x0190 +#define REG_OSC_32K_CTRL_8822B 0x0194 +#define REG_32K_CAL_REG1_8822B 0x0198 +#define REG_C2HEVT_8822B 0x01A0 +#define REG_C2HEVT_1_8822B 0x01A4 +#define REG_C2HEVT_2_8822B 0x01A8 +#define REG_C2HEVT_3_8822B 0x01AC +#define REG_SW_DEFINED_PAGE1_8822B 0x01B8 +#define REG_MCUTST_I_8822B 0x01C0 +#define REG_MCUTST_II_8822B 0x01C4 +#define REG_FMETHR_8822B 0x01C8 +#define REG_HMETFR_8822B 0x01CC +#define REG_HMEBOX0_8822B 0x01D0 +#define REG_HMEBOX1_8822B 0x01D4 +#define REG_HMEBOX2_8822B 0x01D8 +#define REG_HMEBOX3_8822B 0x01DC +#define REG_LLT_INIT_8822B 0x01E0 +#define REG_LLT_INIT_ADDR_8822B 0x01E4 +#define REG_BB_ACCESS_CTRL_8822B 0x01E8 +#define REG_BB_ACCESS_DATA_8822B 0x01EC +#define REG_HMEBOX_E0_8822B 0x01F0 +#define REG_HMEBOX_E1_8822B 0x01F4 +#define REG_HMEBOX_E2_8822B 0x01F8 +#define REG_HMEBOX_E3_8822B 0x01FC +#define REG_CR_EXT_8822B 0x1100 +#define REG_FWFF_8822B 0x1114 +#define REG_RXFF_PTR_V1_8822B 0x1118 +#define REG_RXFF_WTR_V1_8822B 0x111C +#define REG_FE2IMR_8822B 0x1120 +#define REG_FE2ISR_8822B 0x1124 +#define REG_FE3IMR_8822B 0x1128 +#define REG_FE3ISR_8822B 0x112C +#define REG_FE4IMR_8822B 0x1130 +#define REG_FE4ISR_8822B 0x1134 +#define REG_FT1IMR_8822B 0x1138 +#define REG_FT1ISR_8822B 0x113C +#define REG_SPWR0_8822B 0x1140 +#define REG_SPWR1_8822B 0x1144 +#define REG_SPWR2_8822B 0x1148 +#define REG_SPWR3_8822B 0x114C +#define REG_POWSEQ_8822B 0x1150 +#define REG_TC7_CTRL_V1_8822B 0x1158 +#define REG_TC8_CTRL_V1_8822B 0x115C +#define REG_FT2IMR_8822B 0x11E0 +#define REG_FT2ISR_8822B 0x11E4 +#define REG_MSG2_8822B 0x11F0 +#define REG_MSG3_8822B 0x11F4 +#define REG_MSG4_8822B 0x11F8 +#define REG_MSG5_8822B 0x11FC +#define REG_FIFOPAGE_CTRL_1_8822B 0x0200 +#define REG_FIFOPAGE_CTRL_2_8822B 0x0204 +#define REG_AUTO_LLT_V1_8822B 0x0208 +#define REG_TXDMA_OFFSET_CHK_8822B 0x020C +#define REG_TXDMA_STATUS_8822B 0x0210 +#define REG_TX_DMA_DBG_8822B 0x0214 +#define REG_TQPNT1_8822B 0x0218 +#define REG_TQPNT2_8822B 0x021C +#define REG_TQPNT3_8822B 0x0220 +#define REG_TQPNT4_8822B 0x0224 +#define REG_RQPN_CTRL_1_8822B 0x0228 +#define REG_RQPN_CTRL_2_8822B 0x022C +#define REG_FIFOPAGE_INFO_1_8822B 0x0230 +#define REG_FIFOPAGE_INFO_2_8822B 0x0234 +#define REG_FIFOPAGE_INFO_3_8822B 0x0238 +#define REG_FIFOPAGE_INFO_4_8822B 0x023C +#define REG_FIFOPAGE_INFO_5_8822B 0x0240 +#define REG_H2C_HEAD_8822B 0x0244 +#define REG_H2C_TAIL_8822B 0x0248 +#define REG_H2C_READ_ADDR_8822B 0x024C +#define REG_H2C_WR_ADDR_8822B 0x0250 +#define REG_H2C_INFO_8822B 0x0254 +#define REG_RXDMA_AGG_PG_TH_8822B 0x0280 +#define REG_RXPKT_NUM_8822B 0x0284 +#define REG_RXDMA_STATUS_8822B 0x0288 +#define REG_RXDMA_DPR_8822B 0x028C +#define REG_RXDMA_MODE_8822B 0x0290 +#define REG_C2H_PKT_8822B 0x0294 +#define REG_FWFF_C2H_8822B 0x0298 +#define REG_FWFF_CTRL_8822B 0x029C +#define REG_FWFF_PKT_INFO_8822B 0x02A0 +#define REG_DDMA_CH0SA_8822B 0x1200 +#define REG_DDMA_CH0DA_8822B 0x1204 +#define REG_DDMA_CH0CTRL_8822B 0x1208 +#define REG_DDMA_CH1SA_8822B 0x1210 +#define REG_DDMA_CH1DA_8822B 0x1214 +#define REG_DDMA_CH1CTRL_8822B 0x1218 +#define REG_DDMA_CH2SA_8822B 0x1220 +#define REG_DDMA_CH2DA_8822B 0x1224 +#define REG_DDMA_CH2CTRL_8822B 0x1228 +#define REG_DDMA_CH3SA_8822B 0x1230 +#define REG_DDMA_CH3DA_8822B 0x1234 +#define REG_DDMA_CH3CTRL_8822B 0x1238 +#define REG_DDMA_CH4SA_8822B 0x1240 +#define REG_DDMA_CH4DA_8822B 0x1244 +#define REG_DDMA_CH4CTRL_8822B 0x1248 +#define REG_DDMA_CH5SA_8822B 0x1250 +#define REG_DDMA_CH5DA_8822B 0x1254 +#define REG_REG_DDMA_CH5CTRL_8822B 0x1258 +#define REG_DDMA_INT_MSK_8822B 0x12E0 +#define REG_DDMA_CHSTATUS_8822B 0x12E8 +#define REG_DDMA_CHKSUM_8822B 0x12F0 +#define REG_DDMA_MONITOR_8822B 0x12FC +#define REG_PCIE_CTRL_8822B 0x0300 +#define REG_INT_MIG_8822B 0x0304 +#define REG_BCNQ_TXBD_DESA_8822B 0x0308 +#define REG_MGQ_TXBD_DESA_8822B 0x0310 +#define REG_VOQ_TXBD_DESA_8822B 0x0318 +#define REG_VIQ_TXBD_DESA_8822B 0x0320 +#define REG_BEQ_TXBD_DESA_8822B 0x0328 +#define REG_BKQ_TXBD_DESA_8822B 0x0330 +#define REG_RXQ_RXBD_DESA_8822B 0x0338 +#define REG_HI0Q_TXBD_DESA_8822B 0x0340 +#define REG_HI1Q_TXBD_DESA_8822B 0x0348 +#define REG_HI2Q_TXBD_DESA_8822B 0x0350 +#define REG_HI3Q_TXBD_DESA_8822B 0x0358 +#define REG_HI4Q_TXBD_DESA_8822B 0x0360 +#define REG_HI5Q_TXBD_DESA_8822B 0x0368 +#define REG_HI6Q_TXBD_DESA_8822B 0x0370 +#define REG_HI7Q_TXBD_DESA_8822B 0x0378 +#define REG_MGQ_TXBD_NUM_8822B 0x0380 +#define REG_RX_RXBD_NUM_8822B 0x0382 +#define REG_VOQ_TXBD_NUM_8822B 0x0384 +#define REG_VIQ_TXBD_NUM_8822B 0x0386 +#define REG_BEQ_TXBD_NUM_8822B 0x0388 +#define REG_BKQ_TXBD_NUM_8822B 0x038A +#define REG_HI0Q_TXBD_NUM_8822B 0x038C +#define REG_HI1Q_TXBD_NUM_8822B 0x038E +#define REG_HI2Q_TXBD_NUM_8822B 0x0390 +#define REG_HI3Q_TXBD_NUM_8822B 0x0392 +#define REG_HI4Q_TXBD_NUM_8822B 0x0394 +#define REG_HI5Q_TXBD_NUM_8822B 0x0396 +#define REG_HI6Q_TXBD_NUM_8822B 0x0398 +#define REG_HI7Q_TXBD_NUM_8822B 0x039A +#define REG_TSFTIMER_HCI_8822B 0x039C +#define REG_BD_RWPTR_CLR_8822B 0x039C +#define REG_VOQ_TXBD_IDX_8822B 0x03A0 +#define REG_VIQ_TXBD_IDX_8822B 0x03A4 +#define REG_BEQ_TXBD_IDX_8822B 0x03A8 +#define REG_BKQ_TXBD_IDX_8822B 0x03AC +#define REG_MGQ_TXBD_IDX_8822B 0x03B0 +#define REG_RXQ_RXBD_IDX_8822B 0x03B4 +#define REG_HI0Q_TXBD_IDX_8822B 0x03B8 +#define REG_HI1Q_TXBD_IDX_8822B 0x03BC +#define REG_HI2Q_TXBD_IDX_8822B 0x03C0 +#define REG_HI3Q_TXBD_IDX_8822B 0x03C4 +#define REG_HI4Q_TXBD_IDX_8822B 0x03C8 +#define REG_HI5Q_TXBD_IDX_8822B 0x03CC +#define REG_HI6Q_TXBD_IDX_8822B 0x03D0 +#define REG_HI7Q_TXBD_IDX_8822B 0x03D4 +#define REG_DBG_SEL_V1_8822B 0x03D8 +#define REG_PCIE_HRPWM1_V1_8822B 0x03D9 +#define REG_PCIE_HCPWM1_V1_8822B 0x03DA +#define REG_PCIE_CTRL2_8822B 0x03DB +#define REG_PCIE_HRPWM2_V1_8822B 0x03DC +#define REG_PCIE_HCPWM2_V1_8822B 0x03DE +#define REG_PCIE_H2C_MSG_V1_8822B 0x03E0 +#define REG_PCIE_C2H_MSG_V1_8822B 0x03E4 +#define REG_DBI_WDATA_V1_8822B 0x03E8 +#define REG_DBI_RDATA_V1_8822B 0x03EC +#define REG_DBI_FLAG_V1_8822B 0x03F0 +#define REG_MDIO_V1_8822B 0x03F4 +#define REG_PCIE_MIX_CFG_8822B 0x03F8 +#define REG_HCI_MIX_CFG_8822B 0x03FC +#define REG_STC_INT_CS_8822B 0x1300 +#define REG_ST_INT_CFG_8822B 0x1304 +#define REG_CMU_DLY_CTRL_8822B 0x1310 +#define REG_CMU_DLY_CFG_8822B 0x1314 +#define REG_H2CQ_TXBD_DESA_8822B 0x1320 +#define REG_H2CQ_TXBD_NUM_8822B 0x1328 +#define REG_H2CQ_TXBD_IDX_8822B 0x132C +#define REG_H2CQ_CSR_8822B 0x1330 +#define REG_CHANGE_PCIE_SPEED_8822B 0x1350 +#define REG_OLD_DEHANG_8822B 0x13F4 +#define REG_Q0_INFO_8822B 0x0400 +#define REG_Q1_INFO_8822B 0x0404 +#define REG_Q2_INFO_8822B 0x0408 +#define REG_Q3_INFO_8822B 0x040C +#define REG_MGQ_INFO_8822B 0x0410 +#define REG_HIQ_INFO_8822B 0x0414 +#define REG_BCNQ_INFO_8822B 0x0418 +#define REG_TXPKT_EMPTY_8822B 0x041A +#define REG_CPU_MGQ_INFO_8822B 0x041C +#define REG_FWHW_TXQ_CTRL_8822B 0x0420 +#define REG_DATAFB_SEL_8822B 0x0423 +#define REG_BCNQ_BDNY_V1_8822B 0x0424 +#define REG_LIFETIME_EN_8822B 0x0426 +#define REG_SPEC_SIFS_8822B 0x0428 +#define REG_RETRY_LIMIT_8822B 0x042A +#define REG_TXBF_CTRL_8822B 0x042C +#define REG_DARFRC_8822B 0x0430 +#define REG_RARFRC_8822B 0x0438 +#define REG_RRSR_8822B 0x0440 +#define REG_ARFR0_8822B 0x0444 +#define REG_ARFR1_V1_8822B 0x044C +#define REG_CCK_CHECK_8822B 0x0454 +#define REG_AMPDU_MAX_TIME_V1_8822B 0x0455 +#define REG_BCNQ1_BDNY_V1_8822B 0x0456 +#define REG_AMPDU_MAX_LENGTH_8822B 0x0458 +#define REG_ACQ_STOP_8822B 0x045C +#define REG_NDPA_RATE_8822B 0x045D +#define REG_TX_HANG_CTRL_8822B 0x045E +#define REG_NDPA_OPT_CTRL_8822B 0x045F +#define REG_RD_RESP_PKT_TH_8822B 0x0463 +#define REG_CMDQ_INFO_8822B 0x0464 +#define REG_Q4_INFO_8822B 0x0468 +#define REG_Q5_INFO_8822B 0x046C +#define REG_Q6_INFO_8822B 0x0470 +#define REG_Q7_INFO_8822B 0x0474 +#define REG_WMAC_LBK_BUF_HD_V1_8822B 0x0478 +#define REG_MGQ_BDNY_V1_8822B 0x047A +#define REG_TXRPT_CTRL_8822B 0x047C +#define REG_INIRTS_RATE_SEL_8822B 0x0480 +#define REG_BASIC_CFEND_RATE_8822B 0x0481 +#define REG_STBC_CFEND_RATE_8822B 0x0482 +#define REG_DATA_SC_8822B 0x0483 +#define REG_MACID_SLEEP3_8822B 0x0484 +#define REG_MACID_SLEEP1_8822B 0x0488 +#define REG_ARFR2_V1_8822B 0x048C +#define REG_ARFR3_V1_8822B 0x0494 +#define REG_ARFR4_8822B 0x049C +#define REG_ARFR5_8822B 0x04A4 +#define REG_TXRPT_START_OFFSET_8822B 0x04AC +#define REG_POWER_STAGE1_8822B 0x04B4 +#define REG_POWER_STAGE2_8822B 0x04B8 +#define REG_SW_AMPDU_BURST_MODE_CTRL_8822B 0x04BC +#define REG_PKT_LIFE_TIME_8822B 0x04C0 +#define REG_STBC_SETTING_8822B 0x04C4 +#define REG_STBC_SETTING2_8822B 0x04C5 +#define REG_QUEUE_CTRL_8822B 0x04C6 +#define REG_SINGLE_AMPDU_CTRL_8822B 0x04C7 +#define REG_PROT_MODE_CTRL_8822B 0x04C8 +#define REG_BAR_MODE_CTRL_8822B 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8822B 0x04CF +#define REG_MACID_SLEEP2_8822B 0x04D0 +#define REG_MACID_SLEEP_8822B 0x04D4 +#define REG_HW_SEQ0_8822B 0x04D8 +#define REG_HW_SEQ1_8822B 0x04DA +#define REG_HW_SEQ2_8822B 0x04DC +#define REG_HW_SEQ3_8822B 0x04DE +#define REG_NULL_PKT_STATUS_V1_8822B 0x04E0 +#define REG_PTCL_ERR_STATUS_8822B 0x04E2 +#define REG_NULL_PKT_STATUS_EXTEND_8822B 0x04E3 +#define REG_VIDEO_ENHANCEMENT_FUN_8822B 0x04E4 +#define REG_BT_POLLUTE_PKT_CNT_8822B 0x04E8 +#define REG_PTCL_DBG_8822B 0x04EC +#define REG_CPUMGQ_TIMER_CTRL2_8822B 0x04F4 +#define REG_DUMMY_PAGE4_V1_8822B 0x04FC +#define REG_MOREDATA_8822B 0x04FE +#define REG_Q0_Q1_INFO_8822B 0x1400 +#define REG_Q2_Q3_INFO_8822B 0x1404 +#define REG_Q4_Q5_INFO_8822B 0x1408 +#define REG_Q6_Q7_INFO_8822B 0x140C +#define REG_MGQ_HIQ_INFO_8822B 0x1410 +#define REG_CMDQ_BCNQ_INFO_8822B 0x1414 +#define REG_USEREG_SETTING_8822B 0x1420 +#define REG_AESIV_SETTING_8822B 0x1424 +#define REG_BF0_TIME_SETTING_8822B 0x1428 +#define REG_BF1_TIME_SETTING_8822B 0x142C +#define REG_BF_TIMEOUT_EN_8822B 0x1430 +#define REG_MACID_RELEASE0_8822B 0x1434 +#define REG_MACID_RELEASE1_8822B 0x1438 +#define REG_MACID_RELEASE2_8822B 0x143C +#define REG_MACID_RELEASE3_8822B 0x1440 +#define REG_MACID_RELEASE_SETTING_8822B 0x1444 +#define REG_FAST_EDCA_VOVI_SETTING_8822B 0x1448 +#define REG_FAST_EDCA_BEBK_SETTING_8822B 0x144C +#define REG_MACID_DROP0_8822B 0x1450 +#define REG_MACID_DROP1_8822B 0x1454 +#define REG_MACID_DROP2_8822B 0x1458 +#define REG_MACID_DROP3_8822B 0x145C +#define REG_R_MACID_RELEASE_SUCCESS_0_8822B 0x1460 +#define REG_R_MACID_RELEASE_SUCCESS_1_8822B 0x1464 +#define REG_R_MACID_RELEASE_SUCCESS_2_8822B 0x1468 +#define REG_R_MACID_RELEASE_SUCCESS_3_8822B 0x146C +#define REG_MGG_FIFO_CRTL_8822B 0x1470 +#define REG_MGG_FIFO_INT_8822B 0x1474 +#define REG_MGG_FIFO_LIFETIME_8822B 0x1478 +#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822B 0x147C +#define REG_SHCUT_SETTING_8822B 0x1480 +#define REG_SHCUT_LLC_ETH_TYPE0_8822B 0x1484 +#define REG_SHCUT_LLC_ETH_TYPE1_8822B 0x1488 +#define REG_SHCUT_LLC_OUI0_8822B 0x148C +#define REG_SHCUT_LLC_OUI1_8822B 0x1490 +#define REG_SHCUT_LLC_OUI2_8822B 0x1494 +#define REG_SHCUT_LLC_OUI3_8822B 0x1498 +#define REG_MU_TX_CTL_8822B 0x14C0 +#define REG_MU_TX_CTL_8822B 0x14C0 +#define REG_MU_STA_GID_VLD_8822B 0x14C4 +#define REG_MU_STA_GID_VLD_8822B 0x14C4 +#define REG_MU_STA_USER_POS_INFO_8822B 0x14C8 +#define REG_MU_STA_USER_POS_INFO_8822B 0x14C8 +#define REG_MU_TRX_DBG_CNT_8822B 0x14D0 +#define REG_MU_TRX_DBG_CNT_8822B 0x14D0 +#define REG_EDCA_VO_PARAM_8822B 0x0500 +#define REG_EDCA_VI_PARAM_8822B 0x0504 +#define REG_EDCA_BE_PARAM_8822B 0x0508 +#define REG_EDCA_BK_PARAM_8822B 0x050C +#define REG_BCNTCFG_8822B 0x0510 +#define REG_PIFS_8822B 0x0512 +#define REG_RDG_PIFS_8822B 0x0513 +#define REG_SIFS_8822B 0x0514 +#define REG_TSFTR_SYN_OFFSET_8822B 0x0518 +#define REG_AGGR_BREAK_TIME_8822B 0x051A +#define REG_SLOT_8822B 0x051B +#define REG_TX_PTCL_CTRL_8822B 0x0520 +#define REG_TXPAUSE_8822B 0x0522 +#define REG_DIS_TXREQ_CLR_8822B 0x0523 +#define REG_RD_CTRL_8822B 0x0524 +#define REG_MBSSID_CTRL_8822B 0x0526 +#define REG_P2PPS_CTRL_8822B 0x0527 +#define REG_PKT_LIFETIME_CTRL_8822B 0x0528 +#define REG_P2PPS_SPEC_STATE_8822B 0x052B +#define REG_TXOP_LIMIT_CTRL_8822B 0x052C +#define REG_BAR_TX_CTRL_8822B 0x0530 +#define REG_P2PON_DIS_TXTIME_8822B 0x0531 +#define REG_QUEUE_INCOL_THR_8822B 0x0538 +#define REG_QUEUE_INCOL_EN_8822B 0x053C +#define REG_TBTT_PROHIBIT_8822B 0x0540 +#define REG_P2PPS_STATE_8822B 0x0543 +#define REG_RD_NAV_NXT_8822B 0x0544 +#define REG_NAV_PROT_LEN_8822B 0x0546 +#define REG_BCN_CTRL_8822B 0x0550 +#define REG_BCN_CTRL_CLINT0_8822B 0x0551 +#define REG_MBID_NUM_8822B 0x0552 +#define REG_DUAL_TSF_RST_8822B 0x0553 +#define REG_MBSSID_BCN_SPACE_8822B 0x0554 +#define REG_DRVERLYINT_8822B 0x0558 +#define REG_BCNDMATIM_8822B 0x0559 +#define REG_ATIMWND_8822B 0x055A +#define REG_USTIME_TSF_8822B 0x055C +#define REG_BCN_MAX_ERR_8822B 0x055D +#define REG_RXTSF_OFFSET_CCK_8822B 0x055E +#define REG_RXTSF_OFFSET_OFDM_8822B 0x055F +#define REG_TSFTR_8822B 0x0560 +#define REG_FREERUN_CNT_8822B 0x0568 +#define REG_ATIMWND1_V1_8822B 0x0570 +#define REG_TBTT_PROHIBIT_INFRA_8822B 0x0571 +#define REG_CTWND_8822B 0x0572 +#define REG_BCNIVLCUNT_8822B 0x0573 +#define REG_BCNDROPCTRL_8822B 0x0574 +#define REG_HGQ_TIMEOUT_PERIOD_8822B 0x0575 +#define REG_TXCMD_TIMEOUT_PERIOD_8822B 0x0576 +#define REG_MISC_CTRL_8822B 0x0577 +#define REG_BCN_CTRL_CLINT1_8822B 0x0578 +#define REG_BCN_CTRL_CLINT2_8822B 0x0579 +#define REG_BCN_CTRL_CLINT3_8822B 0x057A +#define REG_EXTEND_CTRL_8822B 0x057B +#define REG_P2PPS1_SPEC_STATE_8822B 0x057C +#define REG_P2PPS1_STATE_8822B 0x057D +#define REG_P2PPS2_SPEC_STATE_8822B 0x057E +#define REG_P2PPS2_STATE_8822B 0x057F +#define REG_PS_TIMER0_8822B 0x0580 +#define REG_PS_TIMER1_8822B 0x0584 +#define REG_PS_TIMER2_8822B 0x0588 +#define REG_TBTT_CTN_AREA_8822B 0x058C +#define REG_FORCE_BCN_IFS_8822B 0x058E +#define REG_TXOP_MIN_8822B 0x0590 +#define REG_PRE_BKF_TIME_8822B 0x0592 +#define REG_CROSS_TXOP_CTRL_8822B 0x0593 +#define REG_ATIMWND2_8822B 0x05A0 +#define REG_ATIMWND3_8822B 0x05A1 +#define REG_ATIMWND4_8822B 0x05A2 +#define REG_ATIMWND5_8822B 0x05A3 +#define REG_ATIMWND6_8822B 0x05A4 +#define REG_ATIMWND7_8822B 0x05A5 +#define REG_ATIMUGT_8822B 0x05A6 +#define REG_HIQ_NO_LMT_EN_8822B 0x05A7 +#define REG_DTIM_COUNTER_ROOT_8822B 0x05A8 +#define REG_DTIM_COUNTER_VAP1_8822B 0x05A9 +#define REG_DTIM_COUNTER_VAP2_8822B 0x05AA +#define REG_DTIM_COUNTER_VAP3_8822B 0x05AB +#define REG_DTIM_COUNTER_VAP4_8822B 0x05AC +#define REG_DTIM_COUNTER_VAP5_8822B 0x05AD +#define REG_DTIM_COUNTER_VAP6_8822B 0x05AE +#define REG_DTIM_COUNTER_VAP7_8822B 0x05AF +#define REG_DIS_ATIM_8822B 0x05B0 +#define REG_EARLY_128US_8822B 0x05B1 +#define REG_P2PPS1_CTRL_8822B 0x05B2 +#define REG_P2PPS2_CTRL_8822B 0x05B3 +#define REG_TIMER0_SRC_SEL_8822B 0x05B4 +#define REG_NOA_UNIT_SEL_8822B 0x05B5 +#define REG_P2POFF_DIS_TXTIME_8822B 0x05B7 +#define REG_MBSSID_BCN_SPACE2_8822B 0x05B8 +#define REG_MBSSID_BCN_SPACE3_8822B 0x05BC +#define REG_ACMHWCTRL_8822B 0x05C0 +#define REG_ACMRSTCTRL_8822B 0x05C1 +#define REG_ACMAVG_8822B 0x05C2 +#define REG_VO_ADMTIME_8822B 0x05C4 +#define REG_VI_ADMTIME_8822B 0x05C6 +#define REG_BE_ADMTIME_8822B 0x05C8 +#define REG_EDCA_RANDOM_GEN_8822B 0x05CC +#define REG_TXCMD_NOA_SEL_8822B 0x05CF +#define REG_NOA_PARAM_8822B 0x05E0 +#define REG_P2P_RST_8822B 0x05F0 +#define REG_SCHEDULER_RST_8822B 0x05F1 +#define REG_SCH_TXCMD_8822B 0x05F8 +#define REG_PAGE5_DUMMY_8822B 0x05FC +#define REG_CPUMGQ_TX_TIMER_8822B 0x1500 +#define REG_PS_TIMER_A_8822B 0x1504 +#define REG_PS_TIMER_B_8822B 0x1508 +#define REG_PS_TIMER_C_8822B 0x150C +#define REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8822B 0x1510 +#define REG_CPUMGQ_TX_TIMER_EARLY_8822B 0x1514 +#define REG_PS_TIMER_A_EARLY_8822B 0x1515 +#define REG_PS_TIMER_B_EARLY_8822B 0x1516 +#define REG_PS_TIMER_C_EARLY_8822B 0x1517 +#define REG_CPUMGQ_PARAMETER_8822B 0x1518 +#define REG_WMAC_CR_8822B 0x0600 +#define REG_WMAC_FWPKT_CR_8822B 0x0601 +#define REG_BWOPMODE_8822B 0x0603 +#define REG_TCR_8822B 0x0604 +#define REG_RCR_8822B 0x0608 +#define REG_RX_PKT_LIMIT_8822B 0x060C +#define REG_RX_DLK_TIME_8822B 0x060D +#define REG_RX_DRVINFO_SZ_8822B 0x060F +#define REG_MACID_8822B 0x0610 +#define REG_BSSID_8822B 0x0618 +#define REG_MAR_8822B 0x0620 +#define REG_MBIDCAMCFG_1_8822B 0x0628 +#define REG_MBIDCAMCFG_2_8822B 0x062C +#define REG_WMAC_TCR_TSFT_OFS_8822B 0x0630 +#define REG_UDF_THSD_8822B 0x0632 +#define REG_ZLD_NUM_8822B 0x0633 +#define REG_STMP_THSD_8822B 0x0634 +#define REG_WMAC_TXTIMEOUT_8822B 0x0635 +#define REG_MCU_TEST_2_V1_8822B 0x0636 +#define REG_USTIME_EDCA_8822B 0x0638 +#define REG_MAC_SPEC_SIFS_8822B 0x063A +#define REG_RESP_SIFS_CCK_8822B 0x063C +#define REG_RESP_SIFS_OFDM_8822B 0x063E +#define REG_ACKTO_8822B 0x0640 +#define REG_CTS2TO_8822B 0x0641 +#define REG_EIFS_8822B 0x0642 +#define REG_NAV_CTRL_8822B 0x0650 +#define REG_BACAMCMD_8822B 0x0654 +#define REG_BACAMCONTENT_8822B 0x0658 +#define REG_LBDLY_8822B 0x0660 +#define REG_WMAC_BACAM_RPMEN_8822B 0x0661 +#define REG_TX_RX_8822B 0x0662 +#define REG_WMAC_BITMAP_CTL_8822B 0x0663 +#define REG_RXERR_RPT_8822B 0x0664 +#define REG_WMAC_TRXPTCL_CTL_8822B 0x0668 +#define REG_CAMCMD_8822B 0x0670 +#define REG_CAMWRITE_8822B 0x0674 +#define REG_CAMREAD_8822B 0x0678 +#define REG_CAMDBG_8822B 0x067C +#define REG_SECCFG_8822B 0x0680 +#define REG_RXFILTER_CATEGORY_1_8822B 0x0682 +#define REG_RXFILTER_ACTION_1_8822B 0x0683 +#define REG_RXFILTER_CATEGORY_2_8822B 0x0684 +#define REG_RXFILTER_ACTION_2_8822B 0x0685 +#define REG_RXFILTER_CATEGORY_3_8822B 0x0686 +#define REG_RXFILTER_ACTION_3_8822B 0x0687 +#define REG_RXFLTMAP3_8822B 0x0688 +#define REG_RXFLTMAP4_8822B 0x068A +#define REG_RXFLTMAP5_8822B 0x068C +#define REG_RXFLTMAP6_8822B 0x068E +#define REG_WOW_CTRL_8822B 0x0690 +#define REG_NAN_RX_TSF_FILTER_8822B 0x0691 +#define REG_PS_RX_INFO_8822B 0x0692 +#define REG_WMMPS_UAPSD_TID_8822B 0x0693 +#define REG_LPNAV_CTRL_8822B 0x0694 +#define REG_WKFMCAM_CMD_8822B 0x0698 +#define REG_WKFMCAM_RWD_8822B 0x069C +#define REG_RXFLTMAP0_8822B 0x06A0 +#define REG_RXFLTMAP1_8822B 0x06A2 +#define REG_RXFLTMAP2_8822B 0x06A4 +#define REG_BCN_PSR_RPT_8822B 0x06A8 +#define REG_FLC_RPC_8822B 0x06AC +#define REG_FLC_RPCT_8822B 0x06AD +#define REG_FLC_PTS_8822B 0x06AE +#define REG_FLC_TRPC_8822B 0x06AF +#define REG_RXPKTMON_CTRL_8822B 0x06B0 +#define REG_STATE_MON_8822B 0x06B4 +#define REG_ERROR_MON_8822B 0x06B8 +#define REG_SEARCH_MACID_8822B 0x06BC +#define REG_BT_COEX_TABLE_8822B 0x06C0 +#define REG_RXCMD_0_8822B 0x06D0 +#define REG_RXCMD_1_8822B 0x06D4 +#define REG_WMAC_RESP_TXINFO_8822B 0x06D8 +#define REG_BBPSF_CTRL_8822B 0x06DC +#define REG_P2P_RX_BCN_NOA_8822B 0x06E0 +#define REG_ASSOCIATED_BFMER0_INFO_8822B 0x06E4 +#define REG_ASSOCIATED_BFMER1_INFO_8822B 0x06EC +#define REG_TX_CSI_RPT_PARAM_BW20_8822B 0x06F4 +#define REG_TX_CSI_RPT_PARAM_BW40_8822B 0x06F8 +#define REG_TX_CSI_RPT_PARAM_BW80_8822B 0x06FC +#define REG_BCN_PSR_RPT2_8822B 0x1600 +#define REG_BCN_PSR_RPT3_8822B 0x1604 +#define REG_BCN_PSR_RPT4_8822B 0x1608 +#define REG_A1_ADDR_MASK_8822B 0x160C +#define REG_MACID2_8822B 0x1620 +#define REG_BSSID2_8822B 0x1628 +#define REG_MACID3_8822B 0x1630 +#define REG_BSSID3_8822B 0x1638 +#define REG_MACID4_8822B 0x1640 +#define REG_BSSID4_8822B 0x1648 +#define REG_NOA_REPORT_8822B 0x1650 +#define REG_PWRBIT_SETTING_8822B 0x1660 +#define REG_MACRX_HANG_TIMER_CONTROL_8822B 0x1661 +#define REG_WMAC_MU_BF_OPTION_8822B 0x167C +#define REG_WMAC_MU_ARB_8822B 0x167E +#define REG_WMAC_MU_OPTION_8822B 0x167F +#define REG_WMAC_MU_BF_CTL_8822B 0x1680 +#define REG_WMAC_MU_BFRPT_PARA_8822B 0x1682 +#define REG_WMAC_ASSOCIATED_MU_BFMEE2_8822B 0x1684 +#define REG_WMAC_ASSOCIATED_MU_BFMEE3_8822B 0x1686 +#define REG_WMAC_ASSOCIATED_MU_BFMEE4_8822B 0x1688 +#define REG_WMAC_ASSOCIATED_MU_BFMEE5_8822B 0x168A +#define REG_WMAC_ASSOCIATED_MU_BFMEE6_8822B 0x168C +#define REG_WMAC_ASSOCIATED_MU_BFMEE7_8822B 0x168E +#define REG_TRANSMIT_ADDRSS_0_8822B 0x16A0 +#define REG_TRANSMIT_ADDRSS_1_8822B 0x16A8 +#define REG_TRANSMIT_ADDRSS_2_8822B 0x16B0 +#define REG_TRANSMIT_ADDRSS_3_8822B 0x16B8 +#define REG_TRANSMIT_ADDRSS_4_8822B 0x16C0 +#define REG_MACID1_8822B 0x0700 +#define REG_BSSID1_8822B 0x0708 +#define REG_BCN_PSR_RPT1_8822B 0x0710 +#define REG_ASSOCIATED_BFMEE_SEL_8822B 0x0714 +#define REG_SND_PTCL_CTRL_8822B 0x0718 +#define REG_RX_CSI_RPT_INFO_8822B 0x071C +#define REG_NS_ARP_CTRL_8822B 0x0720 +#define REG_NS_ARP_INFO_8822B 0x0724 +#define REG_BEAMFORMING_INFO_NSARP_V1_8822B 0x0728 +#define REG_BEAMFORMING_INFO_NSARP_8822B 0x072C +#define REG_WMAC_RTX_CTX_SUBTYPE_CFG_8822B 0x0750 +#define REG_WMAC_SWAES_CFG_8822B 0x0760 +#define REG_BT_COEX_V2_8822B 0x0762 +#define REG_BT_COEX_8822B 0x0764 +#define REG_WLAN_ACT_MASK_CTRL_8822B 0x0768 +#define REG_BT_COEX_ENHANCED_INTR_CTRL_8822B 0x076E +#define REG_BT_ACT_STATISTICS_8822B 0x0770 +#define REG_BT_STATISTICS_CONTROL_REGISTER_8822B 0x0778 +#define REG_BT_STATUS_REPORT_REGISTER_8822B 0x077C +#define REG_BT_INTERRUPT_CONTROL_REGISTER_8822B 0x0780 +#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8822B 0x0784 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8822B 0x0785 +#define REG_BT_INTERRUPT_STATUS_REGISTER_8822B 0x078F +#define REG_BT_TDMA_TIME_REGISTER_8822B 0x0790 +#define REG_BT_ACT_REGISTER_8822B 0x0794 +#define REG_OBFF_CTRL_BASIC_8822B 0x0798 +#define REG_OBFF_CTRL2_TIMER_8822B 0x079C +#define REG_LTR_CTRL_BASIC_8822B 0x07A0 +#define REG_LTR_CTRL2_TIMER_THRESHOLD_8822B 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8822B 0x07A8 +#define REG_LTR_ACTIVE_LATENCY_V1_8822B 0x07AC +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_8822B 0x07B0 +#define REG_WMAC_PKTCNT_RWD_8822B 0x07B8 +#define REG_WMAC_PKTCNT_CTRL_8822B 0x07BC +#define REG_IQ_DUMP_8822B 0x07C0 +#define REG_WMAC_FTM_CTL_8822B 0x07CC +#define REG_WMAC_IQ_MDPK_FUNC_8822B 0x07CE +#define REG_WMAC_OPTION_FUNCTION_8822B 0x07D0 +#define REG_RX_FILTER_FUNCTION_8822B 0x07DA +#define REG_NDP_SIG_8822B 0x07E0 +#define REG_TXCMD_INFO_FOR_RSP_PKT_8822B 0x07E4 +#define REG_RTS_ADDRESS_0_8822B 0x07F0 +#define REG_RTS_ADDRESS_1_8822B 0x07F8 +#define REG__RPFM_MAP1_8822B 0x07FE +#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8822B 0x1700 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8822B 0x1704 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8822B 0x1708 +#define REG_SDIO_TX_CTRL_8822B 0x10250000 +#define REG_SDIO_HIMR_8822B 0x10250014 +#define REG_SDIO_HISR_8822B 0x10250018 +#define REG_SDIO_RX_REQ_LEN_8822B 0x1025001C +#define REG_SDIO_FREE_TXPG_SEQ_V1_8822B 0x1025001F +#define REG_SDIO_FREE_TXPG_8822B 0x10250020 +#define REG_SDIO_FREE_TXPG2_8822B 0x10250024 +#define REG_SDIO_OQT_FREE_TXPG_V1_8822B 0x10250028 +#define REG_SDIO_HTSFR_INFO_8822B 0x10250030 +#define REG_SDIO_HCPWM1_V2_8822B 0x10250038 +#define REG_SDIO_HCPWM2_V2_8822B 0x1025003A +#define REG_SDIO_INDIRECT_REG_CFG_8822B 0x10250040 +#define REG_SDIO_INDIRECT_REG_DATA_8822B 0x10250044 +#define REG_SDIO_H2C_8822B 0x10250060 +#define REG_SDIO_C2H_8822B 0x10250064 +#define REG_SDIO_HRPWM1_8822B 0x10250080 +#define REG_SDIO_HRPWM2_8822B 0x10250082 +#define REG_SDIO_HPS_CLKR_8822B 0x10250084 +#define REG_SDIO_BUS_CTRL_8822B 0x10250085 +#define REG_SDIO_HSUS_CTRL_8822B 0x10250086 +#define REG_SDIO_RESPONSE_TIMER_8822B 0x10250088 +#define REG_SDIO_CMD_CRC_8822B 0x1025008A +#define REG_SDIO_HSISR_8822B 0x10250090 +#define REG_SDIO_ERR_RPT_8822B 0x102500C0 +#define REG_SDIO_CMD_ERRCNT_8822B 0x102500C2 +#define REG_SDIO_DATA_ERRCNT_8822B 0x102500C3 +#define REG_SDIO_CMD_ERR_CONTENT_8822B 0x102500C4 +#define REG_SDIO_CRC_ERR_IDX_8822B 0x102500C9 +#define REG_SDIO_DATA_CRC_8822B 0x102500CA +#define REG_SDIO_DATA_REPLY_TIME_8822B 0x102500CB + +#endif diff --git a/hal/halmac/halmac_reg_8822c.h b/hal/halmac/halmac_reg_8822c.h new file mode 100644 index 0000000..96c8a52 --- /dev/null +++ b/hal/halmac/halmac_reg_8822c.h @@ -0,0 +1,878 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __INC_HALMAC_REG_8822C_H +#define __INC_HALMAC_REG_8822C_H + +#define REG_SYS_ISO_CTRL_8822C 0x0000 +#define REG_SYS_FUNC_EN_8822C 0x0002 +#define REG_SYS_PW_CTRL_8822C 0x0004 +#define REG_SYS_CLK_CTRL_8822C 0x0008 +#define REG_SYS_EEPROM_CTRL_8822C 0x000A +#define REG_EE_VPD_8822C 0x000C +#define REG_SYS_SWR_CTRL1_8822C 0x0010 +#define REG_SYS_SWR_CTRL2_8822C 0x0014 +#define REG_SYS_SWR_CTRL3_8822C 0x0018 +#define REG_RSV_CTRL_8822C 0x001C +#define REG_RF_CTRL_8822C 0x001F +#define REG_AFE_LDO_CTRL_8822C 0x0020 +#define REG_AFE_CTRL1_8822C 0x0024 +#define REG_ANAPARSW_POW_MAC_8822C 0x0028 +#define REG_ANAPARLDO_POW_MAC_8822C 0x0029 +#define REG_ANAPAR_POW_MAC_8822C 0x002A +#define REG_ANAPAR_POW_XTAL_8822C 0x002B +#define REG_ANAPARLDO_MAC_8822C 0x002C +#define REG_EFUSE_CTRL_8822C 0x0030 +#define REG_LDO_EFUSE_CTRL_8822C 0x0034 +#define REG_PWR_OPTION_CTRL_8822C 0x0038 +#define REG_CAL_TIMER_8822C 0x003C +#define REG_ACLK_MON_8822C 0x003E +#define REG_GPIO_MUXCFG_2_8822C 0x003F +#define REG_GPIO_MUXCFG_8822C 0x0040 +#define REG_GPIO_PIN_CTRL_8822C 0x0044 +#define REG_GPIO_INTM_8822C 0x0048 +#define REG_LED_CFG_8822C 0x004C +#define REG_FSIMR_8822C 0x0050 +#define REG_FSISR_8822C 0x0054 +#define REG_HSIMR_8822C 0x0058 +#define REG_HSISR_8822C 0x005C +#define REG_GPIO_EXT_CTRL_8822C 0x0060 +#define REG_PAD_CTRL1_8822C 0x0064 +#define REG_WL_BT_PWR_CTRL_8822C 0x0068 +#define REG_SDM_DEBUG_8822C 0x006C +#define REG_SYS_SDIO_CTRL_8822C 0x0070 +#define REG_HCI_OPT_CTRL_8822C 0x0074 +#define REG_HCI_BG_CTRL_8822C 0x0078 +#define REG_HCI_LDO_CTRL_8822C 0x007A +#define REG_LDO_SWR_CTRL_8822C 0x007C +#define REG_MCUFW_CTRL_8822C 0x0080 +#define REG_MCU_TST_CFG_8822C 0x0084 +#define REG_HMEBOX_E0_E1_8822C 0x0088 +#define REG_HMEBOX_E2_E3_8822C 0x008C +#define REG_WLLPS_CTRL_8822C 0x0090 +#define REG_GPIO_DEBOUNCE_CTRL_8822C 0x0098 +#define REG_RPWM2_8822C 0x009C +#define REG_SYSON_FSM_MON_8822C 0x00A0 +#define REG_PMC_DBG_CTRL1_8822C 0x00A8 +#define REG_HIMR0_8822C 0x00B0 +#define REG_HISR0_8822C 0x00B4 +#define REG_HIMR1_8822C 0x00B8 +#define REG_HISR1_8822C 0x00BC +#define REG_DBG_PORT_SEL_8822C 0x00C0 +#define REG_PAD_CTRL2_8822C 0x00C4 +#define REG_PMC_DBG_CTRL2_8822C 0x00CC +#define REG_BIST_CTRL_8822C 0x00D0 +#define REG_BIST_RPT_8822C 0x00D4 +#define REG_MEM_CTRL_8822C 0x00D8 +#define REG_USB_SIE_INTF_8822C 0x00E0 +#define REG_PCIE_MIO_INTF_8822C 0x00E4 +#define REG_PCIE_MIO_INTD_8822C 0x00E8 +#define REG_WLRF1_8822C 0x00EC +#define REG_SYS_CFG1_8822C 0x00F0 +#define REG_SYS_STATUS1_8822C 0x00F4 +#define REG_SYS_STATUS2_8822C 0x00F8 +#define REG_SYS_CFG2_8822C 0x00FC +#define REG_SYS_CFG3_8822C 0x1000 +#define REG_ANAPARSW_MAC_0_8822C 0x1010 +#define REG_ANAPARSW_MAC_1_8822C 0x1014 +#define REG_ANAPAR_MAC_0_8822C 0x1018 +#define REG_ANAPAR_MAC_1_8822C 0x101C +#define REG_ANAPAR_MAC_2_8822C 0x1020 +#define REG_ANAPAR_XTAL_0_8822C 0x1040 +#define REG_ANAPAR_XTAL_1_8822C 0x1044 +#define REG_ANAPAR_XTAL_2_8822C 0x1048 +#define REG_ANAPAR_XTAL_3_8822C 0x104C +#define REG_ANAPAR_XTAL_AACK_0_8822C 0x1054 +#define REG_ANAPAR_XTAL_AACK_1_8822C 0x1058 +#define REG_XTAL_AAC_OUTPUT_8822C 0x1060 +#define REG_ANAPAR_XTAL_MODE_DECODER_8822C 0x1064 +#define REG_SYS_CFG5_8822C 0x1070 +#define REG_CPU_DMEM_CON_8822C 0x1080 +#define REG_BOOT_REASON_8822C 0x1088 +#define REG_HIMR2_8822C 0x10B0 +#define REG_HISR2_8822C 0x10B4 +#define REG_HIMR3_8822C 0x10B8 +#define REG_HISR3_8822C 0x10BC +#define REG_SW_MDIO_8822C 0x10C0 +#define REG_H2C_PKT_READADDR_8822C 0x10D0 +#define REG_H2C_PKT_WRITEADDR_8822C 0x10D4 +#define REG_MEM_PWR_CRTL_8822C 0x10D8 +#define REG_FW_DBG6_8822C 0x10F8 +#define REG_FW_DBG7_8822C 0x10FC +#define REG_CR_8822C 0x0100 +#define REG_PG_SIZE_8822C 0x0104 +#define REG_PKT_BUFF_ACCESS_CTRL_8822C 0x0106 +#define REG_TSF_CLK_STATE_8822C 0x0108 +#define REG_TXDMA_PQ_MAP_8822C 0x010C +#define REG_TRXFF_BNDY_8822C 0x0114 +#define REG_PTA_I2C_MBOX_8822C 0x0118 +#define REG_RXFF_BNDY_8822C 0x011C +#define REG_FE1IMR_8822C 0x0120 +#define REG_FE1ISR_8822C 0x0124 +#define REG_CPWM_8822C 0x012C +#define REG_FWIMR_8822C 0x0130 +#define REG_FWISR_8822C 0x0134 +#define REG_FTIMR_8822C 0x0138 +#define REG_FTISR_8822C 0x013C +#define REG_PKTBUF_DBG_CTRL_8822C 0x0140 +#define REG_PKTBUF_DBG_DATA_L_8822C 0x0144 +#define REG_PKTBUF_DBG_DATA_H_8822C 0x0148 +#define REG_CPWM2_8822C 0x014C +#define REG_TC0_CTRL_8822C 0x0150 +#define REG_TC1_CTRL_8822C 0x0154 +#define REG_TC2_CTRL_8822C 0x0158 +#define REG_TC3_CTRL_8822C 0x015C +#define REG_TC4_CTRL_8822C 0x0160 +#define REG_TCUNIT_BASE_8822C 0x0164 +#define REG_TC5_CTRL_8822C 0x0168 +#define REG_TC6_CTRL_8822C 0x016C +#define REG_MBIST_DRF_FAIL_8822C 0x0170 +#define REG_MBIST_START_PAUSE_8822C 0x0174 +#define REG_MBIST_DONE_8822C 0x0178 +#define REG_MBIST_READ_BIST_RPT_8822C 0x017C +#define REG_AES_DECRPT_DATA_8822C 0x0180 +#define REG_AES_DECRPT_CFG_8822C 0x0184 +#define REG_HIOE_CTRL_8822C 0x0188 +#define REG_HIOE_CFG_FILE_8822C 0x018C +#define REG_TMETER_8822C 0x0190 +#define REG_OSC_32K_CTRL_8822C 0x0194 +#define REG_32K_CAL_REG1_8822C 0x0198 +#define REG_C2HEVT_8822C 0x01A0 +#define REG_C2HEVT_1_8822C 0x01A4 +#define REG_C2HEVT_2_8822C 0x01A8 +#define REG_C2HEVT_3_8822C 0x01AC +#define REG_SW_DEFINED_PAGE1_8822C 0x01B8 +#define REG_SW_DEFINED_PAGE2_8822C 0x01BC +#define REG_MCUTST_I_8822C 0x01C0 +#define REG_MCUTST_II_8822C 0x01C4 +#define REG_FMETHR_8822C 0x01C8 +#define REG_HMETFR_8822C 0x01CC +#define REG_HMEBOX0_8822C 0x01D0 +#define REG_HMEBOX1_8822C 0x01D4 +#define REG_HMEBOX2_8822C 0x01D8 +#define REG_HMEBOX3_8822C 0x01DC +#define REG_BB_ACCESS_CTRL_8822C 0x01E8 +#define REG_BB_ACCESS_DATA_8822C 0x01EC +#define REG_HMEBOX_E0_8822C 0x01F0 +#define REG_HMEBOX_E1_8822C 0x01F4 +#define REG_HMEBOX_E2_8822C 0x01F8 +#define REG_HMEBOX_E3_8822C 0x01FC +#define REG_CR_EXT_8822C 0x1100 +#define REG_FWFF_8822C 0x1114 +#define REG_RXFF_PTR_V1_8822C 0x1118 +#define REG_RXFF_WTR_V1_8822C 0x111C +#define REG_FE2IMR_8822C 0x1120 +#define REG_FE2ISR_8822C 0x1124 +#define REG_FE3IMR_8822C 0x1128 +#define REG_FE3ISR_8822C 0x112C +#define REG_FE4IMR_8822C 0x1130 +#define REG_FE4ISR_8822C 0x1134 +#define REG_FT1IMR_8822C 0x1138 +#define REG_FT1ISR_8822C 0x113C +#define REG_SPWR0_8822C 0x1140 +#define REG_SPWR1_8822C 0x1144 +#define REG_SPWR2_8822C 0x1148 +#define REG_SPWR3_8822C 0x114C +#define REG_POWSEQ_8822C 0x1150 +#define REG_TC7_CTRL_V1_8822C 0x1158 +#define REG_TC8_CTRL_V1_8822C 0x115C +#define REG_RX_BCN_TBTT_ITVL0_8822C 0x1160 +#define REG_RX_BCN_TBTT_ITVL1_8822C 0x1164 +#define REG_IO_WRAP_ERR_FLAG_8822C 0x1170 +#define REG_SPEED_SENSOR_8822C 0x1180 +#define REG_SPEED_SENSOR1_8822C 0x1184 +#define REG_SPEED_SENSOR2_8822C 0x1188 +#define REG_SPEED_SENSOR3_8822C 0x118C +#define REG_SPEED_SENSOR4_8822C 0x1190 +#define REG_SPEED_SENSOR5_8822C 0x1194 +#define REG_COUNTER_CTRL_8822C 0x11C4 +#define REG_COUNTER_THRESHOLD_8822C 0x11C8 +#define REG_COUNTER_SET_8822C 0x11CC +#define REG_COUNTER_OVERFLOW_8822C 0x11D0 +#define REG_TXDMA_LEN_THRESHOLD_8822C 0x11D4 +#define REG_RXDMA_LEN_THRESHOLD_8822C 0x11D8 +#define REG_PCIE_EXEC_TIME_THRESHOLD_8822C 0x11DC +#define REG_FT2IMR_8822C 0x11E0 +#define REG_FT2ISR_8822C 0x11E4 +#define REG_MSG2_8822C 0x11F0 +#define REG_MSG3_8822C 0x11F4 +#define REG_MSG4_8822C 0x11F8 +#define REG_MSG5_8822C 0x11FC +#define REG_FIFOPAGE_CTRL_1_8822C 0x0200 +#define REG_FIFOPAGE_CTRL_2_8822C 0x0204 +#define REG_AUTO_LLT_V1_8822C 0x0208 +#define REG_TXDMA_OFFSET_CHK_8822C 0x020C +#define REG_TXDMA_STATUS_8822C 0x0210 +#define REG_TX_DMA_DBG_8822C 0x0214 +#define REG_TQPNT1_8822C 0x0218 +#define REG_TQPNT2_8822C 0x021C +#define REG_TQPNT3_8822C 0x0220 +#define REG_TQPNT4_8822C 0x0224 +#define REG_RQPN_CTRL_1_8822C 0x0228 +#define REG_RQPN_CTRL_2_8822C 0x022C +#define REG_FIFOPAGE_INFO_1_8822C 0x0230 +#define REG_FIFOPAGE_INFO_2_8822C 0x0234 +#define REG_FIFOPAGE_INFO_3_8822C 0x0238 +#define REG_FIFOPAGE_INFO_4_8822C 0x023C +#define REG_FIFOPAGE_INFO_5_8822C 0x0240 +#define REG_H2C_HEAD_8822C 0x0244 +#define REG_H2C_TAIL_8822C 0x0248 +#define REG_H2C_READ_ADDR_8822C 0x024C +#define REG_H2C_WR_ADDR_8822C 0x0250 +#define REG_H2C_INFO_8822C 0x0254 +#define REG_PGSUB_CNT_8822C 0x026C +#define REG_PGSUB_H_8822C 0x0270 +#define REG_PGSUB_N_8822C 0x0274 +#define REG_PGSUB_L_8822C 0x0278 +#define REG_PGSUB_E_8822C 0x027C +#define REG_RXDMA_AGG_PG_TH_8822C 0x0280 +#define REG_RXPKT_NUM_8822C 0x0284 +#define REG_RXDMA_STATUS_8822C 0x0288 +#define REG_RXDMA_DPR_8822C 0x028C +#define REG_RXDMA_MODE_8822C 0x0290 +#define REG_C2H_PKT_8822C 0x0294 +#define REG_FWFF_C2H_8822C 0x0298 +#define REG_FWFF_CTRL_8822C 0x029C +#define REG_FWFF_PKT_INFO_8822C 0x02A0 +#define REG_RXPKTNUM_8822C 0x02B0 +#define REG_RXPKTNUM_TH_8822C 0x02B4 +#define REG_FW_MSG1_8822C 0x02E0 +#define REG_FW_MSG2_8822C 0x02E4 +#define REG_FW_MSG3_8822C 0x02E8 +#define REG_FW_MSG4_8822C 0x02EC +#define REG_DDMA_CH0SA_8822C 0x1200 +#define REG_DDMA_CH0DA_8822C 0x1204 +#define REG_DDMA_CH0CTRL_8822C 0x1208 +#define REG_DDMA_CH1SA_8822C 0x1210 +#define REG_DDMA_CH1DA_8822C 0x1214 +#define REG_DDMA_CH1CTRL_8822C 0x1218 +#define REG_DDMA_CH2SA_8822C 0x1220 +#define REG_DDMA_CH2DA_8822C 0x1224 +#define REG_DDMA_CH2CTRL_8822C 0x1228 +#define REG_DDMA_CH3SA_8822C 0x1230 +#define REG_DDMA_CH3DA_8822C 0x1234 +#define REG_DDMA_CH3CTRL_8822C 0x1238 +#define REG_DDMA_CH4SA_8822C 0x1240 +#define REG_DDMA_CH4DA_8822C 0x1244 +#define REG_DDMA_CH4CTRL_8822C 0x1248 +#define REG_DDMA_CH5SA_8822C 0x1250 +#define REG_DDMA_CH5DA_8822C 0x1254 +#define REG_DDMA_CH5CTRL_8822C 0x1258 +#define REG_DDMA_INT_MSK_8822C 0x12E0 +#define REG_DDMA_CHSTATUS_8822C 0x12E8 +#define REG_DDMA_CHKSUM_8822C 0x12F0 +#define REG_DDMA_MONITOR_8822C 0x12FC +#define REG_PCIE_CTRL_8822C 0x0300 +#define REG_INT_MIG_8822C 0x0304 +#define REG_BCNQ_TXBD_DESA_8822C 0x0308 +#define REG_MGQ_TXBD_DESA_8822C 0x0310 +#define REG_VOQ_TXBD_DESA_8822C 0x0318 +#define REG_VIQ_TXBD_DESA_8822C 0x0320 +#define REG_BEQ_TXBD_DESA_8822C 0x0328 +#define REG_BKQ_TXBD_DESA_8822C 0x0330 +#define REG_RXQ_RXBD_DESA_8822C 0x0338 +#define REG_HI0Q_TXBD_DESA_8822C 0x0340 +#define REG_HI1Q_TXBD_DESA_8822C 0x0348 +#define REG_HI2Q_TXBD_DESA_8822C 0x0350 +#define REG_HI3Q_TXBD_DESA_8822C 0x0358 +#define REG_HI4Q_TXBD_DESA_8822C 0x0360 +#define REG_HI5Q_TXBD_DESA_8822C 0x0368 +#define REG_HI6Q_TXBD_DESA_8822C 0x0370 +#define REG_HI7Q_TXBD_DESA_8822C 0x0378 +#define REG_MGQ_TXBD_NUM_8822C 0x0380 +#define REG_RX_RXBD_NUM_8822C 0x0382 +#define REG_VOQ_TXBD_NUM_8822C 0x0384 +#define REG_VIQ_TXBD_NUM_8822C 0x0386 +#define REG_BEQ_TXBD_NUM_8822C 0x0388 +#define REG_BKQ_TXBD_NUM_8822C 0x038A +#define REG_HI0Q_TXBD_NUM_8822C 0x038C +#define REG_HI1Q_TXBD_NUM_8822C 0x038E +#define REG_HI2Q_TXBD_NUM_8822C 0x0390 +#define REG_HI3Q_TXBD_NUM_8822C 0x0392 +#define REG_HI4Q_TXBD_NUM_8822C 0x0394 +#define REG_HI5Q_TXBD_NUM_8822C 0x0396 +#define REG_HI6Q_TXBD_NUM_8822C 0x0398 +#define REG_HI7Q_TXBD_NUM_8822C 0x039A +#define REG_TSFTIMER_HCI_8822C 0x039C +#define REG_BD_RWPTR_CLR_8822C 0x039C +#define REG_VOQ_TXBD_IDX_8822C 0x03A0 +#define REG_VIQ_TXBD_IDX_8822C 0x03A4 +#define REG_BEQ_TXBD_IDX_8822C 0x03A8 +#define REG_BKQ_TXBD_IDX_8822C 0x03AC +#define REG_MGQ_TXBD_IDX_8822C 0x03B0 +#define REG_RXQ_RXBD_IDX_8822C 0x03B4 +#define REG_HI0Q_TXBD_IDX_8822C 0x03B8 +#define REG_HI1Q_TXBD_IDX_8822C 0x03BC +#define REG_HI2Q_TXBD_IDX_8822C 0x03C0 +#define REG_HI3Q_TXBD_IDX_8822C 0x03C4 +#define REG_HI4Q_TXBD_IDX_8822C 0x03C8 +#define REG_HI5Q_TXBD_IDX_8822C 0x03CC +#define REG_HI6Q_TXBD_IDX_8822C 0x03D0 +#define REG_HI7Q_TXBD_IDX_8822C 0x03D4 +#define REG_DBG_SEL_V1_8822C 0x03D8 +#define REG_PCIE_HRPWM1_V1_8822C 0x03D9 +#define REG_PCIE_HCPWM1_V1_8822C 0x03DA +#define REG_PCIE_CTRL2_8822C 0x03DB +#define REG_PCIE_HRPWM2_V1_8822C 0x03DC +#define REG_PCIE_HCPWM2_V1_8822C 0x03DE +#define REG_PCIE_H2C_MSG_V1_8822C 0x03E0 +#define REG_PCIE_C2H_MSG_V1_8822C 0x03E4 +#define REG_DBI_WDATA_V1_8822C 0x03E8 +#define REG_DBI_RDATA_V1_8822C 0x03EC +#define REG_DBI_FLAG_V1_8822C 0x03F0 +#define REG_MDIO_V1_8822C 0x03F4 +#define REG_PCIE_MIX_CFG_8822C 0x03F8 +#define REG_HCI_MIX_CFG_8822C 0x03FC +#define REG_STC_INT_CS_8822C 0x1300 +#define REG_ST_INT_CFG_8822C 0x1304 +#define REG_H2CQ_TXBD_DESA_8822C 0x1320 +#define REG_H2CQ_TXBD_NUM_8822C 0x1328 +#define REG_H2CQ_TXBD_IDX_8822C 0x132C +#define REG_H2CQ_CSR_8822C 0x1330 +#define REG_CHANGE_PCIE_SPEED_8822C 0x1350 +#define REG_DEBUG_STATE1_8822C 0x1354 +#define REG_DEBUG_STATE2_8822C 0x1358 +#define REG_DEBUG_STATE3_8822C 0x135C +#define REG_CHNL_DMA_CFG_V1_8822C 0x137C +#define REG_PCIE_HISR0_V1_8822C 0x13B4 +#define REG_PCIE_HISR1_V1_8822C 0x13BC +#define REG_PCIE_HISR2_V1_8822C 0x23B4 +#define REG_PCIE_HISR3_V1_8822C 0x23BC +#define REG_Q0_INFO_8822C 0x0400 +#define REG_Q1_INFO_8822C 0x0404 +#define REG_Q2_INFO_8822C 0x0408 +#define REG_Q3_INFO_8822C 0x040C +#define REG_MGQ_INFO_8822C 0x0410 +#define REG_HIQ_INFO_8822C 0x0414 +#define REG_BCNQ_INFO_8822C 0x0418 +#define REG_TXPKT_EMPTY_8822C 0x041A +#define REG_CPU_MGQ_INFO_8822C 0x041C +#define REG_FWHW_TXQ_CTRL_8822C 0x0420 +#define REG_DATAFB_SEL_8822C 0x0423 +#define REG_BCNQ_BDNY_V1_8822C 0x0424 +#define REG_LIFETIME_EN_8822C 0x0426 +#define REG_SPEC_SIFS_8822C 0x0428 +#define REG_RETRY_LIMIT_8822C 0x042A +#define REG_TXBF_CTRL_8822C 0x042C +#define REG_DARFRC_8822C 0x0430 +#define REG_DARFRCH_8822C 0x0434 +#define REG_RARFRC_8822C 0x0438 +#define REG_RARFRCH_8822C 0x043C +#define REG_RRSR_8822C 0x0440 +#define REG_ARFR0_8822C 0x0444 +#define REG_ARFRH0_8822C 0x0448 +#define REG_ARFR1_V1_8822C 0x044C +#define REG_ARFRH1_V1_8822C 0x0450 +#define REG_CCK_CHECK_8822C 0x0454 +#define REG_AMPDU_MAX_TIME_V1_8822C 0x0455 +#define REG_BCNQ1_BDNY_V1_8822C 0x0456 +#define REG_AMPDU_MAX_LENGTH_HT_8822C 0x0458 +#define REG_ACQ_STOP_8822C 0x045C +#define REG_NDPA_RATE_8822C 0x045D +#define REG_TX_HANG_CTRL_8822C 0x045E +#define REG_NDPA_OPT_CTRL_8822C 0x045F +#define REG_AMPDU_MAX_LENGTH_VHT_8822C 0x0460 +#define REG_RD_RESP_PKT_TH_8822C 0x0463 +#define REG_CMDQ_INFO_8822C 0x0464 +#define REG_Q4_INFO_8822C 0x0468 +#define REG_Q5_INFO_8822C 0x046C +#define REG_Q6_INFO_8822C 0x0470 +#define REG_Q7_INFO_8822C 0x0474 +#define REG_WMAC_LBK_BUF_HD_V1_8822C 0x0478 +#define REG_MGQ_BDNY_V1_8822C 0x047A +#define REG_TXRPT_CTRL_8822C 0x047C +#define REG_INIRTS_RATE_SEL_8822C 0x0480 +#define REG_BASIC_CFEND_RATE_8822C 0x0481 +#define REG_STBC_CFEND_RATE_8822C 0x0482 +#define REG_DATA_SC_8822C 0x0483 +#define REG_MACID_SLEEP3_8822C 0x0484 +#define REG_MACID_SLEEP1_8822C 0x0488 +#define REG_ARFR2_V1_8822C 0x048C +#define REG_ARFRH2_V1_8822C 0x0490 +#define REG_ARFR3_V1_8822C 0x0494 +#define REG_ARFRH3_V1_8822C 0x0498 +#define REG_ARFR4_8822C 0x049C +#define REG_ARFRH4_8822C 0x04A0 +#define REG_ARFR5_8822C 0x04A4 +#define REG_ARFRH5_8822C 0x04A8 +#define REG_TXRPT_START_OFFSET_8822C 0x04AC +#define REG_POWER_STAGE1_8822C 0x04B4 +#define REG_POWER_STAGE2_8822C 0x04B8 +#define REG_SW_AMPDU_BURST_MODE_CTRL_8822C 0x04BC +#define REG_PKT_LIFE_TIME_8822C 0x04C0 +#define REG_STBC_SETTING_8822C 0x04C4 +#define REG_STBC_SETTING2_8822C 0x04C5 +#define REG_QUEUE_CTRL_8822C 0x04C6 +#define REG_SINGLE_AMPDU_CTRL_8822C 0x04C7 +#define REG_PROT_MODE_CTRL_8822C 0x04C8 +#define REG_BAR_MODE_CTRL_8822C 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8822C 0x04CF +#define REG_MACID_SLEEP2_8822C 0x04D0 +#define REG_MACID_SLEEP_8822C 0x04D4 +#define REG_HW_SEQ0_8822C 0x04D8 +#define REG_HW_SEQ1_8822C 0x04DA +#define REG_HW_SEQ2_8822C 0x04DC +#define REG_HW_SEQ3_8822C 0x04DE +#define REG_NULL_PKT_STATUS_V1_8822C 0x04E0 +#define REG_PTCL_ERR_STATUS_8822C 0x04E2 +#define REG_NULL_PKT_STATUS_EXTEND_8822C 0x04E3 +#define REG_HQMGQ_DROP_8822C 0x04E4 +#define REG_PRECNT_CTRL_8822C 0x04E5 +#define REG_BT_POLLUTE_PKT_CNT_8822C 0x04E8 +#define REG_PTCL_DBG_8822C 0x04EC +#define REG_CPUMGQ_TIMER_CTRL2_8822C 0x04F4 +#define REG_DUMMY_PAGE4_V1_8822C 0x04FC +#define REG_MOREDATA_8822C 0x04FE +#define REG_Q0_Q1_INFO_8822C 0x1400 +#define REG_Q2_Q3_INFO_8822C 0x1404 +#define REG_Q4_Q5_INFO_8822C 0x1408 +#define REG_Q6_Q7_INFO_8822C 0x140C +#define REG_MGQ_HIQ_INFO_8822C 0x1410 +#define REG_CMDQ_BCNQ_INFO_8822C 0x1414 +#define REG_LOOPBACK_OPTION_8822C 0x1420 +#define REG_AESIV_SETTING_8822C 0x1424 +#define REG_BF0_TIME_SETTING_8822C 0x1428 +#define REG_BF1_TIME_SETTING_8822C 0x142C +#define REG_BF_TIMEOUT_EN_8822C 0x1430 +#define REG_MACID_RELEASE0_8822C 0x1434 +#define REG_MACID_RELEASE1_8822C 0x1438 +#define REG_MACID_RELEASE2_8822C 0x143C +#define REG_MACID_RELEASE3_8822C 0x1440 +#define REG_MACID_RELEASE_SETTING_8822C 0x1444 +#define REG_FAST_EDCA_VOVI_SETTING_8822C 0x1448 +#define REG_FAST_EDCA_BEBK_SETTING_8822C 0x144C +#define REG_MACID_DROP0_8822C 0x1450 +#define REG_MACID_DROP1_8822C 0x1454 +#define REG_MACID_DROP2_8822C 0x1458 +#define REG_MACID_DROP3_8822C 0x145C +#define REG_R_MACID_RELEASE_SUCCESS_0_8822C 0x1460 +#define REG_R_MACID_RELEASE_SUCCESS_1_8822C 0x1464 +#define REG_R_MACID_RELEASE_SUCCESS_2_8822C 0x1468 +#define REG_R_MACID_RELEASE_SUCCESS_3_8822C 0x146C +#define REG_MGQ_FIFO_WRITE_POINTER_8822C 0x1470 +#define REG_MGQ_FIFO_READ_POINTER_8822C 0x1472 +#define REG_MGQ_FIFO_ENABLE_8822C 0x1472 +#define REG_MGQ_FIFO_RELEASE_INT_MASK_8822C 0x1474 +#define REG_MGQ_FIFO_RELEASE_INT_FLAG_8822C 0x1476 +#define REG_MGQ_FIFO_VALID_MAP_8822C 0x1478 +#define REG_MGQ_FIFO_LIFETIME_8822C 0x147A +#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C 0x147C +#define REG_SHCUT_SETTING_8822C 0x1480 +#define REG_SHCUT_LLC_ETH_TYPE0_8822C 0x1484 +#define REG_SHCUT_LLC_ETH_TYPE1_8822C 0x1488 +#define REG_SHCUT_LLC_OUI0_8822C 0x148C +#define REG_SHCUT_LLC_OUI1_8822C 0x1490 +#define REG_SHCUT_LLC_OUI2_8822C 0x1494 +#define REG_MU_TX_CTL_8822C 0x14C0 +#define REG_MU_STA_GID_VLD_8822C 0x14C4 +#define REG_MU_STA_USER_POS_INFO_8822C 0x14C8 +#define REG_MU_STA_USER_POS_INFO_H_8822C 0x14CC +#define REG_CHNL_INFO_CTRL_8822C 0x14D0 +#define REG_CHNL_IDLE_TIME_8822C 0x14D4 +#define REG_CHNL_BUSY_TIME_8822C 0x14D8 +#define REG_MU_TRX_DBG_CNT_V1_8822C 0x14DC +#define REG_EDCA_VO_PARAM_8822C 0x0500 +#define REG_EDCA_VI_PARAM_8822C 0x0504 +#define REG_EDCA_BE_PARAM_8822C 0x0508 +#define REG_EDCA_BK_PARAM_8822C 0x050C +#define REG_BCNTCFG_8822C 0x0510 +#define REG_PIFS_8822C 0x0512 +#define REG_RDG_PIFS_8822C 0x0513 +#define REG_SIFS_8822C 0x0514 +#define REG_TSFTR_SYN_OFFSET_8822C 0x0518 +#define REG_AGGR_BREAK_TIME_8822C 0x051A +#define REG_SLOT_8822C 0x051B +#define REG_NOA_ON_ERLY_TIME_8822C 0x051C +#define REG_NOA_OFF_ERLY_TIME_8822C 0x051D +#define REG_TX_PTCL_CTRL_8822C 0x0520 +#define REG_TXPAUSE_8822C 0x0522 +#define REG_DIS_TXREQ_CLR_8822C 0x0523 +#define REG_RD_CTRL_8822C 0x0524 +#define REG_MBSSID_CTRL_8822C 0x0526 +#define REG_P2PPS_CTRL_8822C 0x0527 +#define REG_PKT_LIFETIME_CTRL_8822C 0x0528 +#define REG_P2PPS_SPEC_STATE_8822C 0x052B +#define REG_TXOP_LIMIT_CTRL_8822C 0x052C +#define REG_BAR_TX_CTRL_8822C 0x0530 +#define REG_P2PON_DIS_TXTIME_8822C 0x0531 +#define REG_CCA_TXEN_CNT_8822C 0x0534 +#define REG_MAX_INTER_COLLISION_8822C 0x0538 +#define REG_MAX_INTER_COLLISION_CNT_8822C 0x053C +#define REG_TBTT_PROHIBIT_8822C 0x0540 +#define REG_P2PPS_STATE_8822C 0x0543 +#define REG_RD_NAV_NXT_8822C 0x0544 +#define REG_NAV_PROT_LEN_8822C 0x0546 +#define REG_FTM_PTT_8822C 0x0548 +#define REG_FTM_TSF_8822C 0x054C +#define REG_BCN_CTRL_8822C 0x0550 +#define REG_BCN_CTRL_CLINT0_8822C 0x0551 +#define REG_MBID_NUM_8822C 0x0552 +#define REG_DUAL_TSF_RST_8822C 0x0553 +#define REG_MBSSID_BCN_SPACE_8822C 0x0554 +#define REG_DRVERLYINT_8822C 0x0558 +#define REG_BCNDMATIM_8822C 0x0559 +#define REG_ATIMWND_8822C 0x055A +#define REG_USTIME_TSF_8822C 0x055C +#define REG_BCN_MAX_ERR_8822C 0x055D +#define REG_RXTSF_OFFSET_CCK_8822C 0x055E +#define REG_RXTSF_OFFSET_OFDM_8822C 0x055F +#define REG_TSFTR_8822C 0x0560 +#define REG_TSFTR_1_8822C 0x0564 +#define REG_FREERUN_CNT_8822C 0x0568 +#define REG_FREERUN_CNT_1_8822C 0x056C +#define REG_ATIMWND1_V1_8822C 0x0570 +#define REG_TBTT_PROHIBIT_INFRA_8822C 0x0571 +#define REG_CTWND_8822C 0x0572 +#define REG_BCNIVLCUNT_8822C 0x0573 +#define REG_BCNDROPCTRL_8822C 0x0574 +#define REG_HGQ_TIMEOUT_PERIOD_8822C 0x0575 +#define REG_TXCMD_TIMEOUT_PERIOD_8822C 0x0576 +#define REG_MISC_CTRL_8822C 0x0577 +#define REG_BCN_CTRL_CLINT1_8822C 0x0578 +#define REG_BCN_CTRL_CLINT2_8822C 0x0579 +#define REG_BCN_CTRL_CLINT3_8822C 0x057A +#define REG_EXTEND_CTRL_8822C 0x057B +#define REG_P2PPS1_SPEC_STATE_8822C 0x057C +#define REG_P2PPS1_STATE_8822C 0x057D +#define REG_P2PPS2_SPEC_STATE_8822C 0x057E +#define REG_P2PPS2_STATE_8822C 0x057F +#define REG_PS_TIMER0_8822C 0x0580 +#define REG_PS_TIMER1_8822C 0x0584 +#define REG_PS_TIMER2_8822C 0x0588 +#define REG_TBTT_CTN_AREA_8822C 0x058C +#define REG_FORCE_BCN_IFS_8822C 0x058E +#define REG_TXOP_MIN_8822C 0x0590 +#define REG_PRE_BKF_TIME_8822C 0x0592 +#define REG_CROSS_TXOP_CTRL_8822C 0x0593 +#define REG_RX_TBTT_SHIFT_V1_8822C 0x0598 +#define REG_ATIMWND2_8822C 0x05A0 +#define REG_ATIMWND3_8822C 0x05A1 +#define REG_ATIMWND4_8822C 0x05A2 +#define REG_ATIMWND5_8822C 0x05A3 +#define REG_ATIMWND6_8822C 0x05A4 +#define REG_ATIMWND7_8822C 0x05A5 +#define REG_ATIMUGT_8822C 0x05A6 +#define REG_HIQ_NO_LMT_EN_8822C 0x05A7 +#define REG_DTIM_COUNTER_ROOT_8822C 0x05A8 +#define REG_DTIM_COUNTER_VAP1_8822C 0x05A9 +#define REG_DTIM_COUNTER_VAP2_8822C 0x05AA +#define REG_DTIM_COUNTER_VAP3_8822C 0x05AB +#define REG_DTIM_COUNTER_VAP4_8822C 0x05AC +#define REG_DTIM_COUNTER_VAP5_8822C 0x05AD +#define REG_DTIM_COUNTER_VAP6_8822C 0x05AE +#define REG_DTIM_COUNTER_VAP7_8822C 0x05AF +#define REG_DIS_ATIM_8822C 0x05B0 +#define REG_EARLY_128US_8822C 0x05B1 +#define REG_P2PPS1_CTRL_8822C 0x05B2 +#define REG_P2PPS2_CTRL_8822C 0x05B3 +#define REG_TIMER0_SRC_SEL_8822C 0x05B4 +#define REG_NOA_UNIT_SEL_8822C 0x05B5 +#define REG_P2POFF_DIS_TXTIME_8822C 0x05B7 +#define REG_MBSSID_BCN_SPACE2_8822C 0x05B8 +#define REG_MBSSID_BCN_SPACE3_8822C 0x05BC +#define REG_ACMHWCTRL_8822C 0x05C0 +#define REG_ACMRSTCTRL_8822C 0x05C1 +#define REG_ACMAVG_8822C 0x05C2 +#define REG_VO_ADMTIME_8822C 0x05C4 +#define REG_VI_ADMTIME_8822C 0x05C6 +#define REG_BE_ADMTIME_8822C 0x05C8 +#define REG_MAC_HEADER_NAV_OFFSET_8822C 0x05CA +#define REG_DIS_NDPA_NAV_CHECK_8822C 0x05CB +#define REG_EDCA_RANDOM_GEN_8822C 0x05CC +#define REG_TXCMD_NOA_SEL_8822C 0x05CF +#define REG_32K_CLK_SEL_8822C 0x05D0 +#define REG_EARLYINT_ADJUST_8822C 0x05D4 +#define REG_BCNERR_CNT_8822C 0x05D8 +#define REG_BCNERR_CNT_2_8822C 0x05DC +#define REG_NOA_PARAM_8822C 0x05E0 +#define REG_NOA_PARAM_1_8822C 0x05E4 +#define REG_NOA_PARAM_2_8822C 0x05E8 +#define REG_NOA_PARAM_3_8822C 0x05EC +#define REG_P2P_RST_8822C 0x05F0 +#define REG_SCHEDULER_RST_8822C 0x05F1 +#define REG_SCH_DBG_VALUE_8822C 0x05F4 +#define REG_SCH_TXCMD_8822C 0x05F8 +#define REG_PAGE5_DUMMY_8822C 0x05FC +#define REG_CPUMGQ_TX_TIMER_8822C 0x1500 +#define REG_PS_TIMER_A_8822C 0x1504 +#define REG_PS_TIMER_B_8822C 0x1508 +#define REG_PS_TIMER_C_8822C 0x150C +#define REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8822C 0x1510 +#define REG_CPUMGQ_TX_TIMER_EARLY_8822C 0x1514 +#define REG_PS_TIMER_A_EARLY_8822C 0x1515 +#define REG_PS_TIMER_B_EARLY_8822C 0x1516 +#define REG_PS_TIMER_C_EARLY_8822C 0x1517 +#define REG_CPUMGQ_PARAMETER_8822C 0x1518 +#define REG_TSF_SYNC_ADJ_8822C 0x1520 +#define REG_TSF_ADJ_VLAUE_8822C 0x1524 +#define REG_TSF_ADJ_VLAUE_2_8822C 0x1528 +#define REG_P2PPS_HW_AUTO_PAUSE_CTRL_8822C 0x156C +#define REG_P2PPS1_HW_AUTO_PAUSE_CTRL_8822C 0x1570 +#define REG_P2PPS2_HW_AUTO_PAUSE_CTRL_8822C 0x1574 +#define REG_SCHEDULER_COUNTER_8822C 0x15D0 +#define REG_WMAC_CR_8822C 0x0600 +#define REG_WMAC_FWPKT_CR_8822C 0x0601 +#define REG_FW_STS_FILTER_8822C 0x0602 +#define REG_TCR_8822C 0x0604 +#define REG_RCR_8822C 0x0608 +#define REG_RX_PKT_LIMIT_8822C 0x060C +#define REG_RX_DLK_TIME_8822C 0x060D +#define REG_RX_DRVINFO_SZ_8822C 0x060F +#define REG_MACID_8822C 0x0610 +#define REG_MACID_H_8822C 0x0614 +#define REG_BSSID_8822C 0x0618 +#define REG_BSSID_H_8822C 0x061C +#define REG_MAR_8822C 0x0620 +#define REG_MAR_H_8822C 0x0624 +#define REG_MBIDCAMCFG_1_8822C 0x0628 +#define REG_MBIDCAMCFG_2_8822C 0x062C +#define REG_WMAC_TCR_TSFT_OFS_8822C 0x0630 +#define REG_UDF_THSD_8822C 0x0632 +#define REG_ZLD_NUM_8822C 0x0633 +#define REG_STMP_THSD_8822C 0x0634 +#define REG_WMAC_TXTIMEOUT_8822C 0x0635 +#define REG_USTIME_EDCA_8822C 0x0638 +#define REG_ACKTO_CCK_8822C 0x0639 +#define REG_MAC_SPEC_SIFS_8822C 0x063A +#define REG_RESP_SIFS_CCK_8822C 0x063C +#define REG_RESP_SIFS_OFDM_8822C 0x063E +#define REG_ACKTO_8822C 0x0640 +#define REG_CTS2TO_8822C 0x0641 +#define REG_EIFS_8822C 0x0642 +#define REG_RPFM_MAP0_8822C 0x0644 +#define REG_RPFM_MAP1_V1_8822C 0x0646 +#define REG_RPFM_CAM_CMD_8822C 0x0648 +#define REG_RPFM_CAM_RWD_8822C 0x064C +#define REG_NAV_CTRL_8822C 0x0650 +#define REG_BACAMCMD_8822C 0x0654 +#define REG_BACAMCONTENT_8822C 0x0658 +#define REG_BACAMCONTENT_H_8822C 0x065C +#define REG_LBDLY_8822C 0x0660 +#define REG_WMAC_BACAM_RPMEN_8822C 0x0661 +#define REG_TX_RX_8822C 0x0662 +#define REG_WMAC_BITMAP_CTL_8822C 0x0663 +#define REG_RXERR_RPT_8822C 0x0664 +#define REG_WMAC_TRXPTCL_CTL_8822C 0x0668 +#define REG_WMAC_TRXPTCL_CTL_H_8822C 0x066C +#define REG_CAMCMD_8822C 0x0670 +#define REG_CAMWRITE_8822C 0x0674 +#define REG_CAMREAD_8822C 0x0678 +#define REG_CAMDBG_8822C 0x067C +#define REG_SECCFG_8822C 0x0680 +#define REG_RXFILTER_CATEGORY_1_8822C 0x0682 +#define REG_RXFILTER_ACTION_1_8822C 0x0683 +#define REG_RXFILTER_CATEGORY_2_8822C 0x0684 +#define REG_RXFILTER_ACTION_2_8822C 0x0685 +#define REG_RXFILTER_CATEGORY_3_8822C 0x0686 +#define REG_RXFILTER_ACTION_3_8822C 0x0687 +#define REG_RXFLTMAP3_8822C 0x0688 +#define REG_RXFLTMAP4_8822C 0x068A +#define REG_RXFLTMAP5_8822C 0x068C +#define REG_RXFLTMAP6_8822C 0x068E +#define REG_WOW_CTRL_8822C 0x0690 +#define REG_NAN_RX_TSF_FILTER_8822C 0x0691 +#define REG_PS_RX_INFO_8822C 0x0692 +#define REG_WMMPS_UAPSD_TID_8822C 0x0693 +#define REG_LPNAV_CTRL_8822C 0x0694 +#define REG_WKFMCAM_CMD_8822C 0x0698 +#define REG_WKFMCAM_RWD_8822C 0x069C +#define REG_RXFLTMAP0_8822C 0x06A0 +#define REG_RXFLTMAP1_8822C 0x06A2 +#define REG_RXFLTMAP2_8822C 0x06A4 +#define REG_BCN_PSR_RPT_8822C 0x06A8 +#define REG_FLC_RPC_8822C 0x06AC +#define REG_FLC_RPCT_8822C 0x06AD +#define REG_FLC_PTS_8822C 0x06AE +#define REG_FLC_TRPC_8822C 0x06AF +#define REG_RXPKTMON_CTRL_8822C 0x06B0 +#define REG_STATE_MON_8822C 0x06B4 +#define REG_ERROR_MON_8822C 0x06B8 +#define REG_SEARCH_MACID_8822C 0x06BC +#define REG_BT_COEX_TABLE_8822C 0x06C0 +#define REG_BT_COEX_TABLE2_8822C 0x06C4 +#define REG_BT_COEX_BREAK_TABLE_8822C 0x06C8 +#define REG_BT_COEX_TABLE_H_8822C 0x06CC +#define REG_RXCMD_0_8822C 0x06D0 +#define REG_RXCMD_1_8822C 0x06D4 +#define REG_WMAC_RESP_TXINFO_8822C 0x06D8 +#define REG_BBPSF_CTRL_8822C 0x06DC +#define REG_P2P_RX_BCN_NOA_8822C 0x06E0 +#define REG_ASSOCIATED_BFMER0_INFO_8822C 0x06E4 +#define REG_ASSOCIATED_BFMER0_INFO_H_8822C 0x06E8 +#define REG_ASSOCIATED_BFMER1_INFO_8822C 0x06EC +#define REG_ASSOCIATED_BFMER1_INFO_H_8822C 0x06F0 +#define REG_TX_CSI_RPT_PARAM_BW20_8822C 0x06F4 +#define REG_TX_CSI_RPT_PARAM_BW40_8822C 0x06F8 +#define REG_CSI_PTR_8822C 0x06FC +#define REG_BCN_PSR_RPT2_8822C 0x1600 +#define REG_BCN_PSR_RPT3_8822C 0x1604 +#define REG_BCN_PSR_RPT4_8822C 0x1608 +#define REG_A1_ADDR_MASK_8822C 0x160C +#define REG_RXPSF_CTRL_8822C 0x1610 +#define REG_RXPSF_TYPE_CTRL_8822C 0x1614 +#define REG_CAM_ACCESS_CTRL_8822C 0x1618 +#define REG_HT_SND_REF_RATE_8822C 0x161C +#define REG_MACID2_8822C 0x1620 +#define REG_MACID2_H_8822C 0x1624 +#define REG_BSSID2_8822C 0x1628 +#define REG_BSSID2_H_8822C 0x162C +#define REG_MACID3_8822C 0x1630 +#define REG_MACID3_H_8822C 0x1634 +#define REG_BSSID3_8822C 0x1638 +#define REG_BSSID3_H_8822C 0x163C +#define REG_MACID4_8822C 0x1640 +#define REG_MACID4_H_8822C 0x1644 +#define REG_BSSID4_8822C 0x1648 +#define REG_BSSID4_H_8822C 0x164C +#define REG_NOA_REPORT_8822C 0x1650 +#define REG_NOA_REPORT_1_8822C 0x1654 +#define REG_NOA_REPORT_2_8822C 0x1658 +#define REG_NOA_REPORT_3_8822C 0x165C +#define REG_PWRBIT_SETTING_8822C 0x1660 +#define REG_GENERAL_OPTION_8822C 0x1664 +#define REG_CSI_RRSR_8822C 0x1678 +#define REG_MU_BF_OPTION_8822C 0x167C +#define REG_WMAC_PAUSE_BB_CLR_TH_8822C 0x167D +#define REG__WMAC_MULBK_BUF_8822C 0x167E +#define REG_WMAC_MU_OPTION_8822C 0x167F +#define REG_WMAC_MU_BF_CTL_8822C 0x1680 +#define REG_WMAC_MU_BFRPT_PARA_8822C 0x1682 +#define REG_WMAC_ASSOCIATED_MU_BFMEE2_8822C 0x1684 +#define REG_WMAC_ASSOCIATED_MU_BFMEE3_8822C 0x1686 +#define REG_WMAC_ASSOCIATED_MU_BFMEE4_8822C 0x1688 +#define REG_WMAC_ASSOCIATED_MU_BFMEE5_8822C 0x168A +#define REG_WMAC_ASSOCIATED_MU_BFMEE6_8822C 0x168C +#define REG_WMAC_ASSOCIATED_MU_BFMEE7_8822C 0x168E +#define REG_WMAC_BB_STOP_RX_COUNTER_8822C 0x1690 +#define REG_WMAC_PLCP_MONITOR_8822C 0x1694 +#define REG_WMAC_PLCP_MONITOR_MUTX_8822C 0x1698 +#define REG_WMAC_CSIDMA_CFG_8822C 0x169C +#define REG_TRANSMIT_ADDRSS_0_8822C 0x16A0 +#define REG_TRANSMIT_ADDRSS_0_H_8822C 0x16A4 +#define REG_TRANSMIT_ADDRSS_1_8822C 0x16A8 +#define REG_TRANSMIT_ADDRSS_1_H_8822C 0x16AC +#define REG_TRANSMIT_ADDRSS_2_8822C 0x16B0 +#define REG_TRANSMIT_ADDRSS_2_H_8822C 0x16B4 +#define REG_TRANSMIT_ADDRSS_3_8822C 0x16B8 +#define REG_TRANSMIT_ADDRSS_3_H_8822C 0x16BC +#define REG_TRANSMIT_ADDRSS_4_8822C 0x16C0 +#define REG_TRANSMIT_ADDRSS_4_H_8822C 0x16C4 +#define REG_MACID1_8822C 0x0700 +#define REG_MACID1_1_8822C 0x0704 +#define REG_BSSID1_8822C 0x0708 +#define REG_BSSID1_1_8822C 0x070C +#define REG_BCN_PSR_RPT1_8822C 0x0710 +#define REG_ASSOCIATED_BFMEE_SEL_8822C 0x0714 +#define REG_SND_PTCL_CTRL_8822C 0x0718 +#define REG_RX_CSI_RPT_INFO_8822C 0x071C +#define REG_NS_ARP_CTRL_8822C 0x0720 +#define REG_NS_ARP_INFO_8822C 0x0724 +#define REG_BEAMFORMING_INFO_NSARP_V1_8822C 0x0728 +#define REG_BEAMFORMING_INFO_NSARP_8822C 0x072C +#define REG_IPV6_8822C 0x0730 +#define REG_IPV6_1_8822C 0x0734 +#define REG_IPV6_2_8822C 0x0738 +#define REG_IPV6_3_8822C 0x073C +#define REG_WMAC_RTX_CTX_SUBTYPE_CFG_8822C 0x0750 +#define REG_WMAC_SWAES_DIO_B63_B32_8822C 0x0754 +#define REG_WMAC_SWAES_DIO_B95_B64_8822C 0x0758 +#define REG_WMAC_SWAES_DIO_B127_B96_8822C 0x075C +#define REG_WMAC_SWAES_CFG_8822C 0x0760 +#define REG_BT_COEX_V2_8822C 0x0762 +#define REG_BT_COEX_8822C 0x0764 +#define REG_WLAN_ACT_MASK_CTRL_8822C 0x0768 +#define REG_WLAN_ACT_MASK_CTRL_1_8822C 0x076C +#define REG_BT_COEX_ENHANCED_INTR_CTRL_8822C 0x076E +#define REG_BT_ACT_STATISTICS_8822C 0x0770 +#define REG_BT_ACT_STATISTICS_1_8822C 0x0774 +#define REG_BT_STATISTICS_CONTROL_REGISTER_8822C 0x0778 +#define REG_BT_STATUS_REPORT_REGISTER_8822C 0x077C +#define REG_BT_INTERRUPT_CONTROL_REGISTER_8822C 0x0780 +#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8822C 0x0784 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8822C 0x0785 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8822C 0x0788 +#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8822C 0x078C +#define REG_BT_INTERRUPT_STATUS_REGISTER_8822C 0x078F +#define REG_BT_TDMA_TIME_REGISTER_8822C 0x0790 +#define REG_BT_ACT_REGISTER_8822C 0x0794 +#define REG_OBFF_CTRL_BASIC_8822C 0x0798 +#define REG_OBFF_CTRL2_TIMER_8822C 0x079C +#define REG_LTR_CTRL_BASIC_8822C 0x07A0 +#define REG_LTR_CTRL2_TIMER_THRESHOLD_8822C 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8822C 0x07A8 +#define REG_LTR_ACTIVE_LATENCY_V1_8822C 0x07AC +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_8822C 0x07B0 +#define REG_ANTENNA_TRAINING_CONTROL_REGISTER_1_8822C 0x07B4 +#define REG_WMAC_PKTCNT_RWD_8822C 0x07B8 +#define REG_WMAC_PKTCNT_CTRL_8822C 0x07BC +#define REG_IQ_DUMP_8822C 0x07C0 +#define REG_IQ_DUMP_1_8822C 0x07C4 +#define REG_IQ_DUMP_2_8822C 0x07C8 +#define REG_WMAC_FTM_CTL_8822C 0x07CC +#define REG_WMAC_IQ_MDPK_FUNC_8822C 0x07CE +#define REG_WMAC_OPTION_FUNCTION_8822C 0x07D0 +#define REG_WMAC_OPTION_FUNCTION_1_8822C 0x07D4 +#define REG_WMAC_OPTION_FUNCTION_2_8822C 0x07D8 +#define REG_RX_FILTER_FUNCTION_8822C 0x07DA +#define REG_NDP_SIG_8822C 0x07E0 +#define REG_TXCMD_INFO_FOR_RSP_PKT_8822C 0x07E4 +#define REG_TXCMD_INFO_FOR_RSP_PKT_1_8822C 0x07E8 +#define REG_WSEC_OPTION_8822C 0x07EC +#define REG_RTS_ADDRESS_0_8822C 0x07F0 +#define REG_RTS_ADDRESS_0_1_8822C 0x07F4 +#define REG_RTS_ADDRESS_1_8822C 0x07F8 +#define REG_RTS_ADDRESS_1_1_8822C 0x07FC +#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8822C 0x1700 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8822C 0x1704 +#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8822C 0x1708 +#define REG_SDIO_TX_CTRL_8822C 0x10250000 +#define REG_SDIO_CMD11_VOL_SWITCH_8822C 0x10250004 +#define REG_SDIO_CTRL_8822C 0x10250005 +#define REG_SDIO_DRIVING_8822C 0x10250006 +#define REG_SDIO_MONITOR_8822C 0x10250008 +#define REG_SDIO_MONITOR_2_8822C 0x1025000C +#define REG_SDIO_HIMR_8822C 0x10250014 +#define REG_SDIO_HISR_8822C 0x10250018 +#define REG_SDIO_RX_REQ_LEN_8822C 0x1025001C +#define REG_SDIO_FREE_TXPG_SEQ_V1_8822C 0x1025001F +#define REG_SDIO_FREE_TXPG_8822C 0x10250020 +#define REG_SDIO_FREE_TXPG2_8822C 0x10250024 +#define REG_SDIO_OQT_FREE_TXPG_V1_8822C 0x10250028 +#define REG_SDIO_TXPKT_EMPTY_8822C 0x1025002C +#define REG_SDIO_HTSFR_INFO_8822C 0x10250030 +#define REG_SDIO_HCPWM1_V2_8822C 0x10250038 +#define REG_SDIO_HCPWM2_V2_8822C 0x1025003A +#define REG_SDIO_INDIRECT_REG_CFG_8822C 0x10250040 +#define REG_SDIO_INDIRECT_REG_DATA_8822C 0x10250044 +#define REG_SDIO_H2C_8822C 0x10250060 +#define REG_SDIO_C2H_8822C 0x10250064 +#define REG_SDIO_HRPWM1_8822C 0x10250080 +#define REG_SDIO_HRPWM2_8822C 0x10250082 +#define REG_SDIO_HPS_CLKR_8822C 0x10250084 +#define REG_SDIO_BUS_CTRL_8822C 0x10250085 +#define REG_SDIO_HSUS_CTRL_8822C 0x10250086 +#define REG_SDIO_RESPONSE_TIMER_8822C 0x10250088 +#define REG_SDIO_CMD_CRC_8822C 0x1025008A +#define REG_SDIO_HSISR_8822C 0x10250090 +#define REG_SDIO_HSIMR_8822C 0x10250091 +#define REG_SDIO_DIOERR_RPT_8822C 0x102500C0 +#define REG_SDIO_CMD_ERRCNT_8822C 0x102500C2 +#define REG_SDIO_DATA_ERRCNT_8822C 0x102500C3 +#define REG_SDIO_CMD_ERR_CONTENT_8822C 0x102500C4 +#define REG_SDIO_CRC_ERR_IDX_8822C 0x102500C9 +#define REG_SDIO_DATA_CRC_8822C 0x102500CA +#define REG_SDIO_TRANS_FIFO_STATUS_8822C 0x102500CC + +#endif diff --git a/hal/halmac/halmac_rx_bd_nic.h b/hal/halmac/halmac_rx_bd_nic.h new file mode 100644 index 0000000..741f9ec --- /dev/null +++ b/hal/halmac/halmac_rx_bd_nic.h @@ -0,0 +1,41 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_RX_BD_NIC_H_ +#define _HALMAC_RX_BD_NIC_H_ +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT ||\ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8814B_SUPPORT) + +/*TXBD_DW0*/ + +#define GET_RX_BD_RXFAIL(rxbd) LE_BITS_TO_4BYTE(rxbd + 0x00, 31, 1) +#define GET_RX_BD_TOTALRXPKTSIZE(rxbd) LE_BITS_TO_4BYTE(rxbd + 0x00, 16, 13) +#define GET_RX_BD_RXTAG(rxbd) LE_BITS_TO_4BYTE(rxbd + 0x00, 16, 13) +#define GET_RX_BD_FS(rxbd) LE_BITS_TO_4BYTE(rxbd + 0x00, 15, 1) +#define GET_RX_BD_LS(rxbd) LE_BITS_TO_4BYTE(rxbd + 0x00, 14, 1) +#define GET_RX_BD_RXBUFFSIZE(rxbd) LE_BITS_TO_4BYTE(rxbd + 0x00, 0, 14) + +/*TXBD_DW1*/ + +#define GET_RX_BD_PHYSICAL_ADDR_LOW(rxbd) LE_BITS_TO_4BYTE(rxbd + 0x04, 0, 32) + +/*TXBD_DW2*/ + +#define GET_RX_BD_PHYSICAL_ADDR_HIGH(rxbd) LE_BITS_TO_4BYTE(rxbd + 0x08, 0, 32) + +#endif + +#endif diff --git a/hal/halmac/halmac_rx_desc_ap.h b/hal/halmac/halmac_rx_desc_ap.h new file mode 100644 index 0000000..312d5b8 --- /dev/null +++ b/hal/halmac/halmac_rx_desc_ap.h @@ -0,0 +1,690 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_RX_DESC_AP_H_ +#define _HALMAC_RX_DESC_AP_H_ +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x1, \ + 30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PHYPKTIDC(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x1, \ + 28) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_EVT_PKT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x1, \ + 28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_SWDEC(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x1, \ + 27) +#define GET_RX_DESC_PHYST(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x1, \ + 26) +#define GET_RX_DESC_SHIFT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x3, \ + 24) +#define GET_RX_DESC_QOS(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x1, \ + 23) +#define GET_RX_DESC_SECURITY(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x7, \ + 20) +#define GET_RX_DESC_DRV_INFO_SIZE(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0xf, \ + 16) +#define GET_RX_DESC_ICV_ERR(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x1, \ + 15) +#define GET_RX_DESC_CRC32(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, 0x1, \ + 14) +#define GET_RX_DESC_PKT_LEN(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword0, \ + 0x3fff, 0) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 31) +#define GET_RX_DESC_MC(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_TY_PE(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x3, \ + 28) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_TYPE(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x3, \ + 28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_MF(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 27) +#define GET_RX_DESC_MD(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 26) +#define GET_RX_DESC_PWR(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PAM(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_A1_MATCH(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_CHK_VLD(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 23) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_TCP_CHKSUM_VLD(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 22) +#define GET_RX_DESC_RX_IPV(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_CHKERR(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 20) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_TCP_CHKSUM_ERR(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 20) +#define GET_RX_DESC_PHY_PKT_IDC(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 17) +#define GET_RX_DESC_FW_FIFO_FULL(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PAGGR(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 15) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_AMPDU(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RXID_MATCH(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 14) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_RXCMD_IDC(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 14) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_AMSDU(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_MACID_VLD(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x1, \ + 12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_TID(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0xf, 8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_MACID(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword1, 0x7f, \ + 0) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x1, \ + 31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_AMSDU_CUT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x1, \ + 31) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PPDU_CNT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x3, \ + 29) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_C2H(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x1, \ + 28) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_HWRSVD_V1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x7, \ + 25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_HWRSVD(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0xf, \ + 24) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8192F_SUPPORT) + +#define GET_RX_DESC_RXMAGPKT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x1, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_WLANHD_IV_LEN(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x3f, \ + 18) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_LAST_MSDU(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x1, \ + 17) + +#endif + +#if (HALMAC_8822C_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_STATISTICS(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x1, \ + 17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_IS_QOS(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x1, \ + 16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_EXT_SEC_TYPE(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0x1, \ + 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_FRAG(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, 0xf, \ + 12) +#define GET_RX_DESC_SEQ(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword2, \ + 0xfff, 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, \ + 31) +#define GET_RX_DESC_UNICAST_WAKE(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, \ + 30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PATTERN_MATCH(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, \ + 29) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_PATTERN_WAKE(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, \ + 29) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RXPAYLOAD_MATCH(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, \ + 28) +#define GET_RX_DESC_RXPAYLOAD_ID(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0xf, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_DMA_AGG_NUM(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0xff, \ + 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_BSSID_FIT_1_0(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x3, \ + 12) +#define GET_RX_DESC_EOSP(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, \ + 11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_BSSID_FIT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1f, \ + 11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_HTC(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, \ + 10) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_AMPDU_END_PKT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, 9) +#define GET_RX_DESC_ADDRESS_CAM_VLD(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, 8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_BSSID_FIT_4_2(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x7, 7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_EOSP_V1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x1, 7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_RATE(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword3, 0x7f, \ + 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1f, \ + 24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_ADDRESS_CAM(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0xff, \ + 24) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_A1_FIT_A1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x7f, \ + 24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_MACID_VLD_V1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, \ + 23) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_MACID_RPT_BUFF(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x7f, \ + 17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, \ + 16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define GET_RX_DESC_SWPS_RPT_V1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, \ + 16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_MACID_V1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0xff, \ + 15) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define GET_RX_DESC_FC_POWER_V1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, \ + 15) +#define GET_RX_DESC_TXRPTMID_CTL_MASK_V1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, \ + 14) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_SCRAMBLER(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x7f, \ + 9) +#define GET_RX_DESC_RX_EOF(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, 8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define GET_RX_DESC_SNIF_INFO(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x3f, \ + 8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_FC_POWER(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, 7) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_TXRPTMID_CTL_MASK(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, 6) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_SWPS_RPT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1, 5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PATTERN_IDX(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0xff, \ + 0) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +#define GET_RX_DESC_PATTERN_IDX_V1(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1f, \ + 0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_PATTERN_IDX_V2(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword4, 0x1f, \ + 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword5, \ + 0xffffffff, 0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_FREERUN_CNT(rxdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_rx_desc *)rxdesc)->dword5, \ + 0xffffffff, 0) + +#endif + +#endif diff --git a/hal/halmac/halmac_rx_desc_chip.h b/hal/halmac/halmac_rx_desc_chip.h new file mode 100644 index 0000000..15ac23e --- /dev/null +++ b/hal/halmac/halmac_rx_desc_chip.h @@ -0,0 +1,862 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_RX_DESC_CHIP_H_ +#define _HALMAC_RX_DESC_CHIP_H_ +#if (HALMAC_8814A_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8814A(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_PHYPKTIDC_8814A(rxdesc) GET_RX_DESC_PHYPKTIDC(rxdesc) +#define GET_RX_DESC_SWDEC_8814A(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8814A(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8814A(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8814A(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8814A(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8814A(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8814A(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8814A(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8814A(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8814A(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8814A(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8814A(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8814A(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8814A(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8814A(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8814A(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8814A(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8814A(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8814A(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8814A(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8814A(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8814A(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8814A(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8814A(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8814A(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8814A(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8814A(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_C2H_8814A(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8814A(rxdesc) GET_RX_DESC_HWRSVD(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8814A(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8814A(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8814A(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8814A(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8814A(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8814A(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_MATCH_8814A(rxdesc) \ + GET_RX_DESC_PATTERN_MATCH(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8814A(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8814A(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8814A(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8814A(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_BSSID_FIT_4_2_8814A(rxdesc) \ + GET_RX_DESC_BSSID_FIT_4_2(rxdesc) +#define GET_RX_DESC_RX_RATE_8814A(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_8814A(rxdesc) GET_RX_DESC_A1_FIT(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8814A(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_RX_PRE_NDP_VLD_8814A(rxdesc) \ + GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) +#define GET_RX_DESC_RX_SCRAMBLER_8814A(rxdesc) GET_RX_DESC_RX_SCRAMBLER(rxdesc) +#define GET_RX_DESC_RX_EOF_8814A(rxdesc) GET_RX_DESC_RX_EOF(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8814A(rxdesc) GET_RX_DESC_PATTERN_IDX(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8814A(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8822B(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_PHYPKTIDC_8822B(rxdesc) GET_RX_DESC_PHYPKTIDC(rxdesc) +#define GET_RX_DESC_SWDEC_8822B(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8822B(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8822B(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8822B(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8822B(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8822B(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8822B(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8822B(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8822B(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8822B(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8822B(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8822B(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8822B(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8822B(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8822B(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8822B(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8822B(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8822B(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8822B(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8822B(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8822B(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8822B(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8822B(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8822B(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8822B(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8822B(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8822B(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_PPDU_CNT_8822B(rxdesc) GET_RX_DESC_PPDU_CNT(rxdesc) +#define GET_RX_DESC_C2H_8822B(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8822B(rxdesc) GET_RX_DESC_HWRSVD(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8822B(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8822B(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8822B(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8822B(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8822B(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8822B(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_MATCH_8822B(rxdesc) \ + GET_RX_DESC_PATTERN_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_MATCH_8822B(rxdesc) \ + GET_RX_DESC_RXPAYLOAD_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_ID_8822B(rxdesc) GET_RX_DESC_RXPAYLOAD_ID(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8822B(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8822B(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8822B(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8822B(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_BSSID_FIT_4_2_8822B(rxdesc) \ + GET_RX_DESC_BSSID_FIT_4_2(rxdesc) +#define GET_RX_DESC_RX_RATE_8822B(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_8822B(rxdesc) GET_RX_DESC_A1_FIT(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8822B(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_RX_PRE_NDP_VLD_8822B(rxdesc) \ + GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) +#define GET_RX_DESC_RX_SCRAMBLER_8822B(rxdesc) GET_RX_DESC_RX_SCRAMBLER(rxdesc) +#define GET_RX_DESC_RX_EOF_8822B(rxdesc) GET_RX_DESC_RX_EOF(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8822B(rxdesc) GET_RX_DESC_PATTERN_IDX(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8822B(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8197F(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_PHYPKTIDC_8197F(rxdesc) GET_RX_DESC_PHYPKTIDC(rxdesc) +#define GET_RX_DESC_SWDEC_8197F(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8197F(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8197F(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8197F(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8197F(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8197F(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8197F(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8197F(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8197F(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8197F(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8197F(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8197F(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8197F(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8197F(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8197F(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8197F(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8197F(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8197F(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8197F(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8197F(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8197F(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8197F(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8197F(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8197F(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8197F(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8197F(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8197F(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_C2H_8197F(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8197F(rxdesc) GET_RX_DESC_HWRSVD(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8197F(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8197F(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8197F(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8197F(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8197F(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8197F(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_MATCH_8197F(rxdesc) \ + GET_RX_DESC_PATTERN_MATCH(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8197F(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8197F(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8197F(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8197F(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_BSSID_FIT_4_2_8197F(rxdesc) \ + GET_RX_DESC_BSSID_FIT_4_2(rxdesc) +#define GET_RX_DESC_RX_RATE_8197F(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_8197F(rxdesc) GET_RX_DESC_A1_FIT(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8197F(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_RX_PRE_NDP_VLD_8197F(rxdesc) \ + GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) +#define GET_RX_DESC_RX_SCRAMBLER_8197F(rxdesc) GET_RX_DESC_RX_SCRAMBLER(rxdesc) +#define GET_RX_DESC_RX_EOF_8197F(rxdesc) GET_RX_DESC_RX_EOF(rxdesc) +#define GET_RX_DESC_FC_POWER_8197F(rxdesc) GET_RX_DESC_FC_POWER(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8197F(rxdesc) GET_RX_DESC_PATTERN_IDX_V1(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8197F(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#if (HALMAC_8821C_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8821C(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_PHYPKTIDC_8821C(rxdesc) GET_RX_DESC_PHYPKTIDC(rxdesc) +#define GET_RX_DESC_SWDEC_8821C(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8821C(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8821C(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8821C(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8821C(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8821C(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8821C(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8821C(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8821C(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8821C(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8821C(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8821C(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8821C(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8821C(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8821C(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8821C(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8821C(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8821C(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8821C(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8821C(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8821C(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8821C(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8821C(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8821C(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8821C(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8821C(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8821C(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_PPDU_CNT_8821C(rxdesc) GET_RX_DESC_PPDU_CNT(rxdesc) +#define GET_RX_DESC_C2H_8821C(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8821C(rxdesc) GET_RX_DESC_HWRSVD(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8821C(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8821C(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8821C(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8821C(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8821C(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8821C(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_MATCH_8821C(rxdesc) \ + GET_RX_DESC_PATTERN_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_MATCH_8821C(rxdesc) \ + GET_RX_DESC_RXPAYLOAD_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_ID_8821C(rxdesc) GET_RX_DESC_RXPAYLOAD_ID(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8821C(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8821C(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8821C(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8821C(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_BSSID_FIT_4_2_8821C(rxdesc) \ + GET_RX_DESC_BSSID_FIT_4_2(rxdesc) +#define GET_RX_DESC_RX_RATE_8821C(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_8821C(rxdesc) GET_RX_DESC_A1_FIT(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8821C(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_RX_PRE_NDP_VLD_8821C(rxdesc) \ + GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) +#define GET_RX_DESC_RX_SCRAMBLER_8821C(rxdesc) GET_RX_DESC_RX_SCRAMBLER(rxdesc) +#define GET_RX_DESC_RX_EOF_8821C(rxdesc) GET_RX_DESC_RX_EOF(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8821C(rxdesc) GET_RX_DESC_PATTERN_IDX(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8821C(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EVT_PKT_8814B(rxdesc) GET_RX_DESC_EVT_PKT(rxdesc) +#define GET_RX_DESC_SWDEC_8814B(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8814B(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8814B(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8814B(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8814B(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8814B(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8814B(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8814B(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8814B(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8814B(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8814B(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TYPE_8814B(rxdesc) GET_RX_DESC_TYPE(rxdesc) +#define GET_RX_DESC_MF_8814B(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8814B(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8814B(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_A1_MATCH_8814B(rxdesc) GET_RX_DESC_A1_MATCH(rxdesc) +#define GET_RX_DESC_TCP_CHKSUM_VLD_8814B(rxdesc) \ + GET_RX_DESC_TCP_CHKSUM_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8814B(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8814B(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_TCP_CHKSUM_ERR_8814B(rxdesc) \ + GET_RX_DESC_TCP_CHKSUM_ERR(rxdesc) +#define GET_RX_DESC_PHY_PKT_IDC_8814B(rxdesc) GET_RX_DESC_PHY_PKT_IDC(rxdesc) +#define GET_RX_DESC_FW_FIFO_FULL_8814B(rxdesc) GET_RX_DESC_FW_FIFO_FULL(rxdesc) +#define GET_RX_DESC_AMPDU_8814B(rxdesc) GET_RX_DESC_AMPDU(rxdesc) +#define GET_RX_DESC_RXCMD_IDC_8814B(rxdesc) GET_RX_DESC_RXCMD_IDC(rxdesc) +#define GET_RX_DESC_AMSDU_8814B(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_TID_8814B(rxdesc) GET_RX_DESC_TID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_AMSDU_CUT_8814B(rxdesc) GET_RX_DESC_AMSDU_CUT(rxdesc) +#define GET_RX_DESC_PPDU_CNT_8814B(rxdesc) GET_RX_DESC_PPDU_CNT(rxdesc) +#define GET_RX_DESC_C2H_8814B(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8814B(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_LAST_MSDU_8814B(rxdesc) GET_RX_DESC_LAST_MSDU(rxdesc) +#define GET_RX_DESC_EXT_SEC_TYPE_8814B(rxdesc) GET_RX_DESC_EXT_SEC_TYPE(rxdesc) +#define GET_RX_DESC_FRAG_8814B(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8814B(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8814B(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8814B(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_WAKE_8814B(rxdesc) GET_RX_DESC_PATTERN_WAKE(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_MATCH_8814B(rxdesc) \ + GET_RX_DESC_RXPAYLOAD_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_ID_8814B(rxdesc) GET_RX_DESC_RXPAYLOAD_ID(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8814B(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_8814B(rxdesc) GET_RX_DESC_BSSID_FIT(rxdesc) +#define GET_RX_DESC_HTC_8814B(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_AMPDU_END_PKT_8814B(rxdesc) \ + GET_RX_DESC_AMPDU_END_PKT(rxdesc) +#define GET_RX_DESC_ADDRESS_CAM_VLD_8814B(rxdesc) \ + GET_RX_DESC_ADDRESS_CAM_VLD(rxdesc) +#define GET_RX_DESC_EOSP_8814B(rxdesc) GET_RX_DESC_EOSP_V1(rxdesc) +#define GET_RX_DESC_RX_RATE_8814B(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_ADDRESS_CAM_8814B(rxdesc) GET_RX_DESC_ADDRESS_CAM(rxdesc) +#define GET_RX_DESC_MACID_VLD_8814B(rxdesc) GET_RX_DESC_MACID_VLD_V1(rxdesc) +#define GET_RX_DESC_MACID_8814B(rxdesc) GET_RX_DESC_MACID_V1(rxdesc) +#define GET_RX_DESC_SWPS_RPT_8814B(rxdesc) GET_RX_DESC_SWPS_RPT(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8814B(rxdesc) GET_RX_DESC_PATTERN_IDX_V2(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_FREERUN_CNT_8814B(rxdesc) GET_RX_DESC_FREERUN_CNT(rxdesc) + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8198F(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_PHYPKTIDC_8198F(rxdesc) GET_RX_DESC_PHYPKTIDC(rxdesc) +#define GET_RX_DESC_SWDEC_8198F(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8198F(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8198F(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8198F(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8198F(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8198F(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8198F(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8198F(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8198F(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8198F(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8198F(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8198F(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8198F(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8198F(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8198F(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8198F(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8198F(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8198F(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8198F(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8198F(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8198F(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8198F(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8198F(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8198F(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8198F(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8198F(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8198F(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_PPDU_CNT_8198F(rxdesc) GET_RX_DESC_PPDU_CNT(rxdesc) +#define GET_RX_DESC_C2H_8198F(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8198F(rxdesc) GET_RX_DESC_HWRSVD_V1(rxdesc) +#define GET_RX_DESC_RXMAGPKT_8198F(rxdesc) GET_RX_DESC_RXMAGPKT(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8198F(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8198F(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8198F(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8198F(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8198F(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8198F(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_MATCH_8198F(rxdesc) \ + GET_RX_DESC_PATTERN_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_MATCH_8198F(rxdesc) \ + GET_RX_DESC_RXPAYLOAD_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_ID_8198F(rxdesc) GET_RX_DESC_RXPAYLOAD_ID(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8198F(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8198F(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8198F(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8198F(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_BSSID_FIT_4_2_8198F(rxdesc) \ + GET_RX_DESC_BSSID_FIT_4_2(rxdesc) +#define GET_RX_DESC_RX_RATE_8198F(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_A1_8198F(rxdesc) GET_RX_DESC_A1_FIT_A1(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8198F(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_RX_PRE_NDP_VLD_8198F(rxdesc) \ + GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) +#define GET_RX_DESC_RX_SCRAMBLER_8198F(rxdesc) GET_RX_DESC_RX_SCRAMBLER(rxdesc) +#define GET_RX_DESC_RX_EOF_8198F(rxdesc) GET_RX_DESC_RX_EOF(rxdesc) +#define GET_RX_DESC_FC_POWER_8198F(rxdesc) GET_RX_DESC_FC_POWER(rxdesc) +#define GET_RX_DESC_TXRPTMID_CTL_MASK_8198F(rxdesc) \ + GET_RX_DESC_TXRPTMID_CTL_MASK(rxdesc) +#define GET_RX_DESC_SWPS_RPT_8198F(rxdesc) GET_RX_DESC_SWPS_RPT(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8198F(rxdesc) GET_RX_DESC_PATTERN_IDX_V1(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8198F(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8822C(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_PHYPKTIDC_8822C(rxdesc) GET_RX_DESC_PHYPKTIDC(rxdesc) +#define GET_RX_DESC_SWDEC_8822C(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8822C(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8822C(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8822C(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8822C(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8822C(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8822C(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8822C(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8822C(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8822C(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8822C(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8822C(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8822C(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8822C(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8822C(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8822C(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8822C(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8822C(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8822C(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8822C(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8822C(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8822C(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8822C(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8822C(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8822C(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8822C(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8822C(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_PPDU_CNT_8822C(rxdesc) GET_RX_DESC_PPDU_CNT(rxdesc) +#define GET_RX_DESC_C2H_8822C(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8822C(rxdesc) GET_RX_DESC_HWRSVD(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8822C(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_STATISTICS_8822C(rxdesc) \ + GET_RX_DESC_RX_STATISTICS(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8822C(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8822C(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8822C(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8822C(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8822C(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_MATCH_8822C(rxdesc) \ + GET_RX_DESC_PATTERN_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_MATCH_8822C(rxdesc) \ + GET_RX_DESC_RXPAYLOAD_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_ID_8822C(rxdesc) GET_RX_DESC_RXPAYLOAD_ID(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8822C(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8822C(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8822C(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8822C(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_BSSID_FIT_4_2_8822C(rxdesc) \ + GET_RX_DESC_BSSID_FIT_4_2(rxdesc) +#define GET_RX_DESC_RX_RATE_8822C(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_8822C(rxdesc) GET_RX_DESC_A1_FIT(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8822C(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_RX_PRE_NDP_VLD_8822C(rxdesc) \ + GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) +#define GET_RX_DESC_RX_SCRAMBLER_8822C(rxdesc) GET_RX_DESC_RX_SCRAMBLER(rxdesc) +#define GET_RX_DESC_RX_EOF_8822C(rxdesc) GET_RX_DESC_RX_EOF(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8822C(rxdesc) GET_RX_DESC_PATTERN_IDX(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8822C(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8192F(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_SWDEC_8192F(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8192F(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8192F(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8192F(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8192F(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8192F(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8192F(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8192F(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8192F(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8192F(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8192F(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8192F(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8192F(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8192F(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8192F(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8192F(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8192F(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8192F(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8192F(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8192F(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8192F(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8192F(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8192F(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8192F(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8192F(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8192F(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8192F(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_PPDU_CNT_8192F(rxdesc) GET_RX_DESC_PPDU_CNT(rxdesc) +#define GET_RX_DESC_C2H_8192F(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8192F(rxdesc) GET_RX_DESC_HWRSVD_V1(rxdesc) +#define GET_RX_DESC_RXMAGPKT_8192F(rxdesc) GET_RX_DESC_RXMAGPKT(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8192F(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8192F(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8192F(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8192F(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8192F(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8192F(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_MATCH_8192F(rxdesc) \ + GET_RX_DESC_PATTERN_MATCH(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8192F(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8192F(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8192F(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8192F(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_RX_RATE_8192F(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_8192F(rxdesc) GET_RX_DESC_A1_FIT(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8192F(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_SWPS_RPT_8192F(rxdesc) GET_RX_DESC_SWPS_RPT_V1(rxdesc) +#define GET_RX_DESC_FC_POWER_8192F(rxdesc) GET_RX_DESC_FC_POWER_V1(rxdesc) +#define GET_RX_DESC_TXRPTMID_CTL_MASK_8192F(rxdesc) \ + GET_RX_DESC_TXRPTMID_CTL_MASK_V1(rxdesc) +#define GET_RX_DESC_SNIF_INFO_8192F(rxdesc) GET_RX_DESC_SNIF_INFO(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8192F(rxdesc) GET_RX_DESC_PATTERN_IDX(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8192F(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8197G(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_PHYPKTIDC_8197G(rxdesc) GET_RX_DESC_PHYPKTIDC(rxdesc) +#define GET_RX_DESC_SWDEC_8197G(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8197G(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8197G(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8197G(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8197G(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8197G(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8197G(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8197G(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8197G(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8197G(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8197G(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8197G(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8197G(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8197G(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8197G(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8197G(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8197G(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8197G(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8197G(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8197G(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8197G(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8197G(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8197G(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8197G(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8197G(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8197G(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8197G(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_PPDU_CNT_8197G(rxdesc) GET_RX_DESC_PPDU_CNT(rxdesc) +#define GET_RX_DESC_C2H_8197G(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8197G(rxdesc) GET_RX_DESC_HWRSVD_V1(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8197G(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_STATISTICS_8197G(rxdesc) \ + GET_RX_DESC_RX_STATISTICS(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8197G(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8197G(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8197G(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_DMA_AGG_NUM_8197G(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8197G(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8197G(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8197G(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_BSSID_FIT_4_2_8197G(rxdesc) \ + GET_RX_DESC_BSSID_FIT_4_2(rxdesc) +#define GET_RX_DESC_RX_RATE_8197G(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_A1_8197G(rxdesc) GET_RX_DESC_A1_FIT_A1(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8197G(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_RX_PRE_NDP_VLD_8197G(rxdesc) \ + GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) +#define GET_RX_DESC_RX_SCRAMBLER_8197G(rxdesc) GET_RX_DESC_RX_SCRAMBLER(rxdesc) +#define GET_RX_DESC_RX_EOF_8197G(rxdesc) GET_RX_DESC_RX_EOF(rxdesc) +#define GET_RX_DESC_FC_POWER_8197G(rxdesc) GET_RX_DESC_FC_POWER(rxdesc) +#define GET_RX_DESC_TXRPTMID_CTL_MASK_8197G(rxdesc) \ + GET_RX_DESC_TXRPTMID_CTL_MASK(rxdesc) +#define GET_RX_DESC_SWPS_RPT_8197G(rxdesc) GET_RX_DESC_SWPS_RPT(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8197G(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR_8812F(rxdesc) GET_RX_DESC_EOR(rxdesc) +#define GET_RX_DESC_PHYPKTIDC_8812F(rxdesc) GET_RX_DESC_PHYPKTIDC(rxdesc) +#define GET_RX_DESC_SWDEC_8812F(rxdesc) GET_RX_DESC_SWDEC(rxdesc) +#define GET_RX_DESC_PHYST_8812F(rxdesc) GET_RX_DESC_PHYST(rxdesc) +#define GET_RX_DESC_SHIFT_8812F(rxdesc) GET_RX_DESC_SHIFT(rxdesc) +#define GET_RX_DESC_QOS_8812F(rxdesc) GET_RX_DESC_QOS(rxdesc) +#define GET_RX_DESC_SECURITY_8812F(rxdesc) GET_RX_DESC_SECURITY(rxdesc) +#define GET_RX_DESC_DRV_INFO_SIZE_8812F(rxdesc) \ + GET_RX_DESC_DRV_INFO_SIZE(rxdesc) +#define GET_RX_DESC_ICV_ERR_8812F(rxdesc) GET_RX_DESC_ICV_ERR(rxdesc) +#define GET_RX_DESC_CRC32_8812F(rxdesc) GET_RX_DESC_CRC32(rxdesc) +#define GET_RX_DESC_PKT_LEN_8812F(rxdesc) GET_RX_DESC_PKT_LEN(rxdesc) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC_8812F(rxdesc) GET_RX_DESC_BC(rxdesc) +#define GET_RX_DESC_MC_8812F(rxdesc) GET_RX_DESC_MC(rxdesc) +#define GET_RX_DESC_TY_PE_8812F(rxdesc) GET_RX_DESC_TY_PE(rxdesc) +#define GET_RX_DESC_MF_8812F(rxdesc) GET_RX_DESC_MF(rxdesc) +#define GET_RX_DESC_MD_8812F(rxdesc) GET_RX_DESC_MD(rxdesc) +#define GET_RX_DESC_PWR_8812F(rxdesc) GET_RX_DESC_PWR(rxdesc) +#define GET_RX_DESC_PAM_8812F(rxdesc) GET_RX_DESC_PAM(rxdesc) +#define GET_RX_DESC_CHK_VLD_8812F(rxdesc) GET_RX_DESC_CHK_VLD(rxdesc) +#define GET_RX_DESC_RX_IS_TCP_UDP_8812F(rxdesc) \ + GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) +#define GET_RX_DESC_RX_IPV_8812F(rxdesc) GET_RX_DESC_RX_IPV(rxdesc) +#define GET_RX_DESC_CHKERR_8812F(rxdesc) GET_RX_DESC_CHKERR(rxdesc) +#define GET_RX_DESC_PAGGR_8812F(rxdesc) GET_RX_DESC_PAGGR(rxdesc) +#define GET_RX_DESC_RXID_MATCH_8812F(rxdesc) GET_RX_DESC_RXID_MATCH(rxdesc) +#define GET_RX_DESC_AMSDU_8812F(rxdesc) GET_RX_DESC_AMSDU(rxdesc) +#define GET_RX_DESC_MACID_VLD_8812F(rxdesc) GET_RX_DESC_MACID_VLD(rxdesc) +#define GET_RX_DESC_TID_8812F(rxdesc) GET_RX_DESC_TID(rxdesc) +#define GET_RX_DESC_MACID_8812F(rxdesc) GET_RX_DESC_MACID(rxdesc) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK_8812F(rxdesc) GET_RX_DESC_FCS_OK(rxdesc) +#define GET_RX_DESC_PPDU_CNT_8812F(rxdesc) GET_RX_DESC_PPDU_CNT(rxdesc) +#define GET_RX_DESC_C2H_8812F(rxdesc) GET_RX_DESC_C2H(rxdesc) +#define GET_RX_DESC_HWRSVD_8812F(rxdesc) GET_RX_DESC_HWRSVD(rxdesc) +#define GET_RX_DESC_WLANHD_IV_LEN_8812F(rxdesc) \ + GET_RX_DESC_WLANHD_IV_LEN(rxdesc) +#define GET_RX_DESC_RX_STATISTICS_8812F(rxdesc) \ + GET_RX_DESC_RX_STATISTICS(rxdesc) +#define GET_RX_DESC_RX_IS_QOS_8812F(rxdesc) GET_RX_DESC_RX_IS_QOS(rxdesc) +#define GET_RX_DESC_FRAG_8812F(rxdesc) GET_RX_DESC_FRAG(rxdesc) +#define GET_RX_DESC_SEQ_8812F(rxdesc) GET_RX_DESC_SEQ(rxdesc) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE_8812F(rxdesc) GET_RX_DESC_MAGIC_WAKE(rxdesc) +#define GET_RX_DESC_UNICAST_WAKE_8812F(rxdesc) GET_RX_DESC_UNICAST_WAKE(rxdesc) +#define GET_RX_DESC_PATTERN_MATCH_8812F(rxdesc) \ + GET_RX_DESC_PATTERN_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_MATCH_8812F(rxdesc) \ + GET_RX_DESC_RXPAYLOAD_MATCH(rxdesc) +#define GET_RX_DESC_RXPAYLOAD_ID_8812F(rxdesc) GET_RX_DESC_RXPAYLOAD_ID(rxdesc) +#define GET_RX_DESC_DMA_AGG_NUM_8812F(rxdesc) GET_RX_DESC_DMA_AGG_NUM(rxdesc) +#define GET_RX_DESC_BSSID_FIT_1_0_8812F(rxdesc) \ + GET_RX_DESC_BSSID_FIT_1_0(rxdesc) +#define GET_RX_DESC_EOSP_8812F(rxdesc) GET_RX_DESC_EOSP(rxdesc) +#define GET_RX_DESC_HTC_8812F(rxdesc) GET_RX_DESC_HTC(rxdesc) +#define GET_RX_DESC_BSSID_FIT_4_2_8812F(rxdesc) \ + GET_RX_DESC_BSSID_FIT_4_2(rxdesc) +#define GET_RX_DESC_RX_RATE_8812F(rxdesc) GET_RX_DESC_RX_RATE(rxdesc) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT_8812F(rxdesc) GET_RX_DESC_A1_FIT(rxdesc) +#define GET_RX_DESC_MACID_RPT_BUFF_8812F(rxdesc) \ + GET_RX_DESC_MACID_RPT_BUFF(rxdesc) +#define GET_RX_DESC_RX_PRE_NDP_VLD_8812F(rxdesc) \ + GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) +#define GET_RX_DESC_RX_SCRAMBLER_8812F(rxdesc) GET_RX_DESC_RX_SCRAMBLER(rxdesc) +#define GET_RX_DESC_RX_EOF_8812F(rxdesc) GET_RX_DESC_RX_EOF(rxdesc) +#define GET_RX_DESC_PATTERN_IDX_8812F(rxdesc) GET_RX_DESC_PATTERN_IDX(rxdesc) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL_8812F(rxdesc) GET_RX_DESC_TSFL(rxdesc) + +#endif + +#endif diff --git a/hal/halmac/halmac_rx_desc_nic.h b/hal/halmac/halmac_rx_desc_nic.h new file mode 100644 index 0000000..6ee7a77 --- /dev/null +++ b/hal/halmac/halmac_rx_desc_nic.h @@ -0,0 +1,531 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_RX_DESC_NIC_H_ +#define _HALMAC_RX_DESC_NIC_H_ +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD0*/ + +#define GET_RX_DESC_EOR(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 30, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PHYPKTIDC(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 28, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_EVT_PKT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 28, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_SWDEC(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 27, 1) +#define GET_RX_DESC_PHYST(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 26, 1) +#define GET_RX_DESC_SHIFT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 24, 2) +#define GET_RX_DESC_QOS(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 23, 1) +#define GET_RX_DESC_SECURITY(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 20, 3) +#define GET_RX_DESC_DRV_INFO_SIZE(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 16, 4) +#define GET_RX_DESC_ICV_ERR(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 15, 1) +#define GET_RX_DESC_CRC32(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 14, 1) +#define GET_RX_DESC_PKT_LEN(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x00, 0, 14) + +/*RXDESC_WORD1*/ + +#define GET_RX_DESC_BC(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 31, 1) +#define GET_RX_DESC_MC(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 30, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_TY_PE(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 28, 2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_TYPE(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 28, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_MF(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 27, 1) +#define GET_RX_DESC_MD(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 26, 1) +#define GET_RX_DESC_PWR(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 25, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PAM(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 24, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_A1_MATCH(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 24, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_CHK_VLD(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 23, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_TCP_CHKSUM_VLD(rxdesc) \ + LE_BITS_TO_4BYTE(rxdesc + 0x04, 23, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_IS_TCP_UDP(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 22, 1) +#define GET_RX_DESC_RX_IPV(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 21, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_CHKERR(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 20, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_TCP_CHKSUM_ERR(rxdesc) \ + LE_BITS_TO_4BYTE(rxdesc + 0x04, 20, 1) +#define GET_RX_DESC_PHY_PKT_IDC(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 17, 1) +#define GET_RX_DESC_FW_FIFO_FULL(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 16, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PAGGR(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 15, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_AMPDU(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 15, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RXID_MATCH(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 14, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_RXCMD_IDC(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 14, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_AMSDU(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 13, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_MACID_VLD(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 12, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_TID(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 8, 4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_MACID(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x04, 0, 7) + +/*RXDESC_WORD2*/ + +#define GET_RX_DESC_FCS_OK(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 31, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_AMSDU_CUT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 31, 1) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PPDU_CNT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 29, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_C2H(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 28, 1) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_HWRSVD_V1(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 25, 3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_HWRSVD(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 24, 4) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8192F_SUPPORT) + +#define GET_RX_DESC_RXMAGPKT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 24, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_WLANHD_IV_LEN(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 18, 6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_LAST_MSDU(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 17, 1) + +#endif + +#if (HALMAC_8822C_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_STATISTICS(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 17, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_IS_QOS(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 16, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_EXT_SEC_TYPE(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 16, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_FRAG(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 12, 4) +#define GET_RX_DESC_SEQ(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x08, 0, 12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD3*/ + +#define GET_RX_DESC_MAGIC_WAKE(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 31, 1) +#define GET_RX_DESC_UNICAST_WAKE(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 30, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PATTERN_MATCH(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 29, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_PATTERN_WAKE(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 29, 1) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RXPAYLOAD_MATCH(rxdesc) \ + LE_BITS_TO_4BYTE(rxdesc + 0x0C, 28, 1) +#define GET_RX_DESC_RXPAYLOAD_ID(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 24, 4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_DMA_AGG_NUM(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 16, 8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_BSSID_FIT_1_0(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 12, 2) +#define GET_RX_DESC_EOSP(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 11, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_BSSID_FIT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 11, 5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_HTC(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 10, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_AMPDU_END_PKT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 9, 1) +#define GET_RX_DESC_ADDRESS_CAM_VLD(rxdesc) \ + LE_BITS_TO_4BYTE(rxdesc + 0x0C, 8, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_BSSID_FIT_4_2(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 7, 3) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_EOSP_V1(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 7, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_RATE(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x0C, 0, 7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD4*/ + +#define GET_RX_DESC_A1_FIT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 24, 5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_ADDRESS_CAM(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 24, 8) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_A1_FIT_A1(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 24, 7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_MACID_VLD_V1(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 23, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_MACID_RPT_BUFF(rxdesc) \ + LE_BITS_TO_4BYTE(rxdesc + 0x10, 17, 7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_PRE_NDP_VLD(rxdesc) \ + LE_BITS_TO_4BYTE(rxdesc + 0x10, 16, 1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define GET_RX_DESC_SWPS_RPT_V1(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 16, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_MACID_V1(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 15, 8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define GET_RX_DESC_FC_POWER_V1(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 15, 1) +#define GET_RX_DESC_TXRPTMID_CTL_MASK_V1(rxdesc) \ + LE_BITS_TO_4BYTE(rxdesc + 0x10, 14, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_RX_SCRAMBLER(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 9, 7) +#define GET_RX_DESC_RX_EOF(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 8, 1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define GET_RX_DESC_SNIF_INFO(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 8, 6) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_FC_POWER(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 7, 1) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_TXRPTMID_CTL_MASK(rxdesc) \ + LE_BITS_TO_4BYTE(rxdesc + 0x10, 6, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define GET_RX_DESC_SWPS_RPT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 5, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT) + +#define GET_RX_DESC_PATTERN_IDX(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 0, 8) + +#endif + +#if (HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT) + +#define GET_RX_DESC_PATTERN_IDX_V1(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 0, 5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_PATTERN_IDX_V2(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x10, 0, 5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8812F_SUPPORT) + +/*RXDESC_WORD5*/ + +#define GET_RX_DESC_TSFL(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x14, 0, 32) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define GET_RX_DESC_FREERUN_CNT(rxdesc) LE_BITS_TO_4BYTE(rxdesc + 0x14, 0, 32) + +#endif + +#endif diff --git a/hal/halmac/halmac_sdio_reg.h b/hal/halmac/halmac_sdio_reg.h new file mode 100644 index 0000000..a00e5e9 --- /dev/null +++ b/hal/halmac/halmac_sdio_reg.h @@ -0,0 +1,55 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __HALMAC_SDIO_REG_H__ +#define __HALMAC_SDIO_REG_H__ + +/* SDIO CMD address mapping */ + +#define HALMAC_SDIO_4BYTE_LEN_MASK 0x1FFF +#define HALMAC_SDIO_LOCAL_MSK 0x0FFF +#define HALMAC_WLAN_MAC_REG_MSK 0xFFFF +#define HALMAC_WLAN_IOREG_MSK 0xFFFF + +/* Sdio Address for SDIO Local Reg, TRX FIFO, MAC Reg */ +enum halmac_sdio_cmd_addr { + HALMAC_SDIO_CMD_ADDR_SDIO_REG = 0, + HALMAC_SDIO_CMD_ADDR_MAC_REG = 8, + HALMAC_SDIO_CMD_ADDR_TXFF_HIGH = 4, + HALMAC_SDIO_CMD_ADDR_TXFF_LOW = 6, + HALMAC_SDIO_CMD_ADDR_TXFF_NORMAL = 5, + HALMAC_SDIO_CMD_ADDR_TXFF_EXTRA = 7, + HALMAC_SDIO_CMD_ADDR_RXFF = 7, +}; + +/* IO Bus domain address mapping */ +#define SDIO_LOCAL_OFFSET 0x10250000 +#define WLAN_IOREG_OFFSET 0x10260000 +#define FW_FIFO_OFFSET 0x10270000 +#define TX_HIQ_OFFSET 0x10310000 +#define TX_MIQ_OFFSET 0x10320000 +#define TX_LOQ_OFFSET 0x10330000 +#define TX_EXQ_OFFSET 0x10350000 +#define RX_RXOFF_OFFSET 0x10340000 + +/* Get TX WLAN FIFO information in CMD53 addr */ +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT) +#define GET_WLAN_TXFF_DEVICE_ID(cmd53_addr) \ + LE_BITS_TO_4BYTE((u32 *)cmd53_addr, 13, 4) +#define GET_WLAN_TXFF_PKT_SIZE(cmd53_addr) \ + (LE_BITS_TO_4BYTE((u32 *)cmd53_addr, 0, 13) << 2) +#endif + +#endif/* __HALMAC_SDIO_REG_H__ */ diff --git a/hal/halmac/halmac_state_machine.h b/hal/halmac/halmac_state_machine.h new file mode 100644 index 0000000..0cea549 --- /dev/null +++ b/hal/halmac/halmac_state_machine.h @@ -0,0 +1,182 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_STATE_MACHINE_H_ +#define _HALMAC_STATE_MACHINE_H_ + +enum halmac_dlfw_state { + HALMAC_DLFW_NONE = 0, + HALMAC_DLFW_DONE = 1, + HALMAC_GEN_INFO_SENT = 2, + + /* Data CPU firmware download framework */ + HALMAC_DLFW_INIT = 0x11, + HALMAC_DLFW_START = 0x12, + HALMAC_DLFW_CONF_READY = 0x13, + HALMAC_DLFW_CPU_READY = 0x14, + HALMAC_DLFW_MEM_READY = 0x15, + HALMAC_DLFW_SW_READY = 0x16, + HALMAC_DLFW_OFLD_READY = 0x17, + + HALMAC_DLFW_UNDEFINED = 0x7F, +}; + +enum halmac_gpio_cfg_state { + HALMAC_GPIO_CFG_STATE_IDLE = 0, + HALMAC_GPIO_CFG_STATE_BUSY = 1, + HALMAC_GPIO_CFG_STATE_UNDEFINED = 0x7F, +}; + +enum halmac_rsvd_pg_state { + HALMAC_RSVD_PG_STATE_IDLE = 0, + HALMAC_RSVD_PG_STATE_BUSY = 1, + HALMAC_RSVD_PG_STATE_UNDEFINED = 0x7F, +}; + +enum halmac_api_state { + HALMAC_API_STATE_INIT = 0, + HALMAC_API_STATE_HALT = 1, + HALMAC_API_STATE_UNDEFINED = 0x7F, +}; + +enum halmac_cmd_construct_state { + HALMAC_CMD_CNSTR_IDLE = 0, + HALMAC_CMD_CNSTR_BUSY = 1, + HALMAC_CMD_CNSTR_H2C_SENT = 2, + HALMAC_CMD_CNSTR_CNSTR = 3, + HALMAC_CMD_CNSTR_BUF_CLR = 4, + HALMAC_CMD_CNSTR_UNDEFINED = 0x7F, +}; + +enum halmac_cmd_process_status { + HALMAC_CMD_PROCESS_IDLE = 0x01, /* Init status */ + HALMAC_CMD_PROCESS_SENDING = 0x02, /* Wait ack */ + HALMAC_CMD_PROCESS_RCVD = 0x03, /* Rcvd ack */ + HALMAC_CMD_PROCESS_DONE = 0x04, /* Event done */ + HALMAC_CMD_PROCESS_ERROR = 0x05, /* Return code error */ + HALMAC_CMD_PROCESS_UNDEFINE = 0x7F, +}; + +enum halmac_mac_power { + HALMAC_MAC_POWER_OFF = 0x0, + HALMAC_MAC_POWER_ON = 0x1, + HALMAC_MAC_POWER_UNDEFINE = 0x7F, +}; + +enum halmac_wlcpu_mode { + HALMAC_WLCPU_ACTIVE = 0x0, + HALMAC_WLCPU_ENTER_SLEEP = 0x1, + HALMAC_WLCPU_SLEEP = 0x2, + HALMAC_WLCPU_UNDEFINE = 0x7F, +}; + +struct halmac_efuse_state { + enum halmac_cmd_construct_state cmd_cnstr_state; + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_cfg_param_state { + enum halmac_cmd_construct_state cmd_cnstr_state; + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_scan_state { + enum halmac_cmd_construct_state cmd_cnstr_state; + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_update_pkt_state { + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; + u8 used_page; +}; + +struct halmac_scan_pkt_state { + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_drop_pkt_state { + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_iqk_state { + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_dpk_state { + enum halmac_cmd_process_status proc_status; + u16 data_size; + u16 seg_size; + u8 *data; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_pwr_tracking_state { + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_psd_state { + enum halmac_cmd_process_status proc_status; + u16 data_size; + u16 seg_size; + u8 *data; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_fw_snding_state { + enum halmac_cmd_construct_state cmd_cnstr_state; + enum halmac_cmd_process_status proc_status; + u8 fw_rc; + u16 seq_num; +}; + +struct halmac_state { + struct halmac_efuse_state efuse_state; + struct halmac_cfg_param_state cfg_param_state; + struct halmac_scan_state scan_state; + struct halmac_update_pkt_state update_pkt_state; + struct halmac_scan_pkt_state scan_pkt_state; + struct halmac_drop_pkt_state drop_pkt_state; + struct halmac_iqk_state iqk_state; + struct halmac_dpk_state dpk_state; + struct halmac_pwr_tracking_state pwr_trk_state; + struct halmac_psd_state psd_state; + struct halmac_fw_snding_state fw_snding_state; + enum halmac_api_state api_state; + enum halmac_mac_power mac_pwr; + enum halmac_dlfw_state dlfw_state; + enum halmac_wlcpu_mode wlcpu_mode; + enum halmac_gpio_cfg_state gpio_cfg_state; + enum halmac_rsvd_pg_state rsvd_pg_state; +}; + +#endif diff --git a/hal/halmac/halmac_tx_bd_nic.h b/hal/halmac/halmac_tx_bd_nic.h new file mode 100644 index 0000000..394441e --- /dev/null +++ b/hal/halmac/halmac_tx_bd_nic.h @@ -0,0 +1,111 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_BD_NIC_H_ +#define _HALMAC_TX_BD_NIC_H_ +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT ||\ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT || HALMAC_8814B_SUPPORT) + +/*TXBD_DW0*/ + +#define SET_TX_BD_OWN(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x00, 31, 1, value) +#define GET_TX_BD_OWN(txbd) LE_BITS_TO_4BYTE(txbd + 0x00, 31, 1) +#define SET_TX_BD_PSB(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x00, 16, 8, value) +#define GET_TX_BD_PSB(txbd) LE_BITS_TO_4BYTE(txbd + 0x00, 16, 8) +#define SET_TX_BD_TX_BUFF_SIZE0(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x00, 0, 16, value) +#define GET_TX_BD_TX_BUFF_SIZE0(txbd) LE_BITS_TO_4BYTE(txbd + 0x00, 0, 16) + +/*TXBD_DW1*/ + +#define SET_TX_BD_PHYSICAL_ADDR0_LOW(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x04, 0, 32, value) +#define GET_TX_BD_PHYSICAL_ADDR0_LOW(txbd) LE_BITS_TO_4BYTE(txbd + 0x04, 0, 32) + +/*TXBD_DW2*/ + +#define SET_TX_BD_PHYSICAL_ADDR0_HIGH(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x08, 0, 32, value) +#define GET_TX_BD_PHYSICAL_ADDR0_HIGH(txbd) LE_BITS_TO_4BYTE(txbd + 0x08, 0, 32) + +/*TXBD_DW4*/ + +#define SET_TX_BD_A1(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x10, 31, 1, value) +#define GET_TX_BD_A1(txbd) LE_BITS_TO_4BYTE(txbd + 0x10, 31, 1) +#define SET_TX_BD_TX_BUFF_SIZE1(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x10, 0, 16, value) +#define GET_TX_BD_TX_BUFF_SIZE1(txbd) LE_BITS_TO_4BYTE(txbd + 0x10, 0, 16) + +/*TXBD_DW5*/ + +#define SET_TX_BD_PHYSICAL_ADDR1_LOW(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x14, 0, 32, value) +#define GET_TX_BD_PHYSICAL_ADDR1_LOW(txbd) LE_BITS_TO_4BYTE(txbd + 0x14, 0, 32) + +/*TXBD_DW6*/ + +#define SET_TX_BD_PHYSICAL_ADDR1_HIGH(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x18, 0, 32, value) +#define GET_TX_BD_PHYSICAL_ADDR1_HIGH(txbd) LE_BITS_TO_4BYTE(txbd + 0x18, 0, 32) + +/*TXBD_DW8*/ + +#define SET_TX_BD_A2(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x20, 31, 1, value) +#define GET_TX_BD_A2(txbd) LE_BITS_TO_4BYTE(txbd + 0x20, 31, 1) +#define SET_TX_BD_TX_BUFF_SIZE2(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x20, 0, 16, value) +#define GET_TX_BD_TX_BUFF_SIZE2(txbd) LE_BITS_TO_4BYTE(txbd + 0x20, 0, 16) + +/*TXBD_DW9*/ + +#define SET_TX_BD_PHYSICAL_ADDR2_LOW(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x24, 0, 32, value) +#define GET_TX_BD_PHYSICAL_ADDR2_LOW(txbd) LE_BITS_TO_4BYTE(txbd + 0x24, 0, 32) + +/*TXBD_DW10*/ + +#define SET_TX_BD_PHYSICAL_ADDR2_HIGH(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x28, 0, 32, value) +#define GET_TX_BD_PHYSICAL_ADDR2_HIGH(txbd) LE_BITS_TO_4BYTE(txbd + 0x28, 0, 32) + +/*TXBD_DW12*/ + +#define SET_TX_BD_A3(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x30, 31, 1, value) +#define GET_TX_BD_A3(txbd) LE_BITS_TO_4BYTE(txbd + 0x30, 31, 1) +#define SET_TX_BD_TX_BUFF_SIZE3(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x30, 0, 16, value) +#define GET_TX_BD_TX_BUFF_SIZE3(txbd) LE_BITS_TO_4BYTE(txbd + 0x30, 0, 16) + +/*TXBD_DW13*/ + +#define SET_TX_BD_PHYSICAL_ADDR3_LOW(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x34, 0, 32, value) +#define GET_TX_BD_PHYSICAL_ADDR3_LOW(txbd) LE_BITS_TO_4BYTE(txbd + 0x34, 0, 32) + +/*TXBD_DW14*/ + +#define SET_TX_BD_PHYSICAL_ADDR3_HIGH(txbd, value) \ + SET_BITS_TO_LE_4BYTE(txbd + 0x38, 0, 32, value) +#define GET_TX_BD_PHYSICAL_ADDR3_HIGH(txbd) LE_BITS_TO_4BYTE(txbd + 0x38, 0, 32) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_ap.h b/hal/halmac/halmac_tx_desc_ap.h new file mode 100644 index 0000000..de9d418 --- /dev/null +++ b/hal/halmac/halmac_tx_desc_ap.h @@ -0,0 +1,2241 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_AP_H_ +#define _HALMAC_TX_DESC_AP_H_ +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 31) +#define SET_TX_DESC_DISQSELSEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 31) +#define GET_TX_DESC_DISQSELSEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_IE_END_BODY(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 31) +#define SET_TX_DESC_IE_END_BODY_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 31) +#define GET_TX_DESC_IE_END_BODY(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 31) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_GF(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 30) +#define SET_TX_DESC_GF_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 30) +#define GET_TX_DESC_GF(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 30) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_AGG_EN_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 30) +#define SET_TX_DESC_AGG_EN_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 30) +#define GET_TX_DESC_AGG_EN_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_NO_ACM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 29) +#define SET_TX_DESC_NO_ACM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 29) +#define GET_TX_DESC_NO_ACM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 29) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_BK_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 29) +#define SET_TX_DESC_BK_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 29) +#define GET_TX_DESC_BK_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 29) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 28) +#define SET_TX_DESC_BCNPKT_TSF_CTRL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 28) +#define GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 27) +#define SET_TX_DESC_AMSDU_PAD_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 27) +#define GET_TX_DESC_AMSDU_PAD_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_LS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 26) +#define SET_TX_DESC_LS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 26) +#define GET_TX_DESC_LS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_HTC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 25) +#define SET_TX_DESC_HTC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 25) +#define GET_TX_DESC_HTC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 25) +#define SET_TX_DESC_BMC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 24) +#define SET_TX_DESC_BMC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 24) +#define GET_TX_DESC_BMC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_PKT_OFFSET_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1f, 24) +#define SET_TX_DESC_PKT_OFFSET_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1f, 24) +#define GET_TX_DESC_PKT_OFFSET_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1f, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_OFFSET(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0xff, 16) +#define SET_TX_DESC_OFFSET_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0xff, 16) +#define GET_TX_DESC_OFFSET(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0xff, \ + 16) +#define SET_TX_DESC_TXPKTSIZE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0xffff, 0) +#define SET_TX_DESC_TXPKTSIZE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0xffff, 0) +#define GET_TX_DESC_TXPKTSIZE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, \ + 0xffff, 0) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*WORD1*/ + +#define SET_TX_DESC_HW_AES_IV_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 31) +#define SET_TX_DESC_HW_AES_IV_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 31) +#define GET_TX_DESC_HW_AES_IV_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_AMSDU(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 30) +#define SET_TX_DESC_AMSDU_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 30) +#define GET_TX_DESC_AMSDU(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 30) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_FTM_EN_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 30) +#define SET_TX_DESC_FTM_EN_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 30) +#define GET_TX_DESC_FTM_EN_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 30) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_KEYID_SEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 30) +#define SET_TX_DESC_KEYID_SEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 30) +#define GET_TX_DESC_KEYID_SEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_MOREDATA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 29) +#define SET_TX_DESC_MOREDATA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 29) +#define GET_TX_DESC_MOREDATA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 29) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_HW_AES_IV_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 29) +#define SET_TX_DESC_HW_AES_IV_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 29) +#define GET_TX_DESC_HW_AES_IV_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 29) +#define SET_TX_DESC_MHR_CP(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 25) +#define SET_TX_DESC_MHR_CP_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 25) +#define GET_TX_DESC_MHR_CP(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 25) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_PKT_OFFSET(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1f, 24) +#define SET_TX_DESC_PKT_OFFSET_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1f, 24) +#define GET_TX_DESC_PKT_OFFSET(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1f, \ + 24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_SMH_EN_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 24) +#define SET_TX_DESC_SMH_EN_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 24) +#define GET_TX_DESC_SMH_EN_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SEC_TYPE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x3, 22) +#define SET_TX_DESC_SEC_TYPE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x3, 22) +#define GET_TX_DESC_SEC_TYPE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x3, \ + 22) +#define SET_TX_DESC_EN_DESC_ID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 21) +#define SET_TX_DESC_EN_DESC_ID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 21) +#define GET_TX_DESC_EN_DESC_ID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 21) +#define SET_TX_DESC_RATE_ID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1f, 16) +#define SET_TX_DESC_RATE_ID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1f, 16) +#define GET_TX_DESC_RATE_ID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1f, \ + 16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_SMH_CAM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0xff, 16) +#define SET_TX_DESC_SMH_CAM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0xff, 16) +#define GET_TX_DESC_SMH_CAM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0xff, \ + 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_PIFS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 15) +#define SET_TX_DESC_PIFS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 15) +#define GET_TX_DESC_PIFS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 15) +#define SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 14) +#define SET_TX_DESC_LSIG_TXOP_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 14) +#define GET_TX_DESC_LSIG_TXOP_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 14) +#define SET_TX_DESC_RD_NAV_EXT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 13) +#define SET_TX_DESC_RD_NAV_EXT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 13) +#define GET_TX_DESC_RD_NAV_EXT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 13) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_EXT_EDCA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 13) +#define SET_TX_DESC_EXT_EDCA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 13) +#define GET_TX_DESC_EXT_EDCA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_QSEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1f, 8) +#define SET_TX_DESC_QSEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1f, 8) +#define GET_TX_DESC_QSEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1f, \ + 8) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SPECIAL_CW(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 7) +#define SET_TX_DESC_SPECIAL_CW_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 7) +#define GET_TX_DESC_SPECIAL_CW(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, 7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_MACID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x7f, 0) +#define SET_TX_DESC_MACID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x7f, 0) +#define GET_TX_DESC_MACID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x7f, \ + 0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_MACID_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x7f, 0) +#define SET_TX_DESC_MACID_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x7f, 0) +#define GET_TX_DESC_MACID_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x7f, \ + 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_HW_AES_IV(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 31) +#define SET_TX_DESC_HW_AES_IV_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 31) +#define GET_TX_DESC_HW_AES_IV(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 31) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_CHK_EN_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 31) +#define SET_TX_DESC_CHK_EN_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 31) +#define GET_TX_DESC_CHK_EN_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 31) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_FTM_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 30) +#define SET_TX_DESC_FTM_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 30) +#define GET_TX_DESC_FTM_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 30) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTCEL_D_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0xf, 28) +#define SET_TX_DESC_ANTCEL_D_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0xf, 28) +#define GET_TX_DESC_ANTCEL_D_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0xf, \ + 28) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_DMA_PRI(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 27) +#define SET_TX_DESC_DMA_PRI_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 27) +#define GET_TX_DESC_DMA_PRI(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 27) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_G_ID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x3f, 24) +#define SET_TX_DESC_G_ID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x3f, 24) +#define GET_TX_DESC_G_ID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x3f, \ + 24) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_MAX_AMSDU_MODE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x7, 24) +#define SET_TX_DESC_MAX_AMSDU_MODE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x7, 24) +#define GET_TX_DESC_MAX_AMSDU_MODE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x7, \ + 24) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTSEL_C_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0xf, 24) +#define SET_TX_DESC_ANTSEL_C_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0xf, 24) +#define GET_TX_DESC_ANTSEL_C_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0xf, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_BT_NULL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 23) +#define SET_TX_DESC_BT_NULL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 23) +#define GET_TX_DESC_BT_NULL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 23) +#define SET_TX_DESC_AMPDU_DENSITY(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x7, 20) +#define SET_TX_DESC_AMPDU_DENSITY_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x7, 20) +#define GET_TX_DESC_AMPDU_DENSITY(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x7, \ + 20) +#define SET_TX_DESC_SPE_RPT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 19) +#define SET_TX_DESC_SPE_RPT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 19) +#define GET_TX_DESC_SPE_RPT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 19) +#define SET_TX_DESC_RAW(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 18) +#define SET_TX_DESC_RAW_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 18) +#define GET_TX_DESC_RAW(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 18) +#define SET_TX_DESC_MOREFRAG(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 17) +#define SET_TX_DESC_MOREFRAG_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 17) +#define GET_TX_DESC_MOREFRAG(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 17) +#define SET_TX_DESC_BK(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 16) +#define SET_TX_DESC_BK_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 16) +#define GET_TX_DESC_BK(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_DMA_TXAGG_NUM_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0xff, 16) +#define SET_TX_DESC_DMA_TXAGG_NUM_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0xff, 16) +#define GET_TX_DESC_DMA_TXAGG_NUM_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0xff, \ + 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_NULL_1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 15) +#define SET_TX_DESC_NULL_1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 15) +#define GET_TX_DESC_NULL_1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 15) +#define SET_TX_DESC_NULL_0(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 14) +#define SET_TX_DESC_NULL_0_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 14) +#define GET_TX_DESC_NULL_0(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 14) +#define SET_TX_DESC_RDG_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 13) +#define SET_TX_DESC_RDG_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 13) +#define GET_TX_DESC_RDG_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 13) +#define SET_TX_DESC_AGG_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 12) +#define SET_TX_DESC_AGG_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 12) +#define GET_TX_DESC_AGG_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 12) +#define SET_TX_DESC_CCA_RTS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x3, 10) +#define SET_TX_DESC_CCA_RTS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x3, 10) +#define GET_TX_DESC_CCA_RTS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x3, \ + 10) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TRI_FRAME(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 9) +#define SET_TX_DESC_TRI_FRAME_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 9) +#define GET_TX_DESC_TRI_FRAME(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, 9) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_P_AID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1ff, 0) +#define SET_TX_DESC_P_AID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1ff, 0) +#define GET_TX_DESC_P_AID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, \ + 0x1ff, 0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_TXDESC_CHECKSUM_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0xffff, 0) +#define SET_TX_DESC_TXDESC_CHECKSUM_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0xffff, 0) +#define GET_TX_DESC_TXDESC_CHECKSUM_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, \ + 0xffff, 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0xff, 24) +#define SET_TX_DESC_AMPDU_MAX_TIME_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0xff, 24) +#define GET_TX_DESC_AMPDU_MAX_TIME(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0xff, \ + 24) +#define SET_TX_DESC_NDPA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x3, 22) +#define SET_TX_DESC_NDPA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x3, 22) +#define GET_TX_DESC_NDPA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x3, \ + 22) +#define SET_TX_DESC_MAX_AGG_NUM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1f, 17) +#define SET_TX_DESC_MAX_AGG_NUM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1f, 17) +#define GET_TX_DESC_MAX_AGG_NUM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1f, \ + 17) +#define SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 16) +#define SET_TX_DESC_USE_MAX_TIME_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 16) +#define GET_TX_DESC_USE_MAX_TIME_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, \ + 16) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_OFFLOAD_SIZE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x7fff, 16) +#define SET_TX_DESC_OFFLOAD_SIZE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x7fff, 16) +#define GET_TX_DESC_OFFLOAD_SIZE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, \ + 0x7fff, 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_NAVUSEHDR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 15) +#define SET_TX_DESC_NAVUSEHDR_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 15) +#define GET_TX_DESC_NAVUSEHDR(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, \ + 15) +#define SET_TX_DESC_CHK_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 14) +#define SET_TX_DESC_CHK_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 14) +#define GET_TX_DESC_CHK_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, \ + 14) +#define SET_TX_DESC_HW_RTS_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 13) +#define SET_TX_DESC_HW_RTS_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 13) +#define GET_TX_DESC_HW_RTS_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, \ + 13) +#define SET_TX_DESC_RTSEN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 12) +#define SET_TX_DESC_RTSEN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 12) +#define GET_TX_DESC_RTSEN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, \ + 12) +#define SET_TX_DESC_CTS2SELF(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 11) +#define SET_TX_DESC_CTS2SELF_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 11) +#define GET_TX_DESC_CTS2SELF(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, \ + 11) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_CHANNEL_DMA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1f, 11) +#define SET_TX_DESC_CHANNEL_DMA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1f, 11) +#define GET_TX_DESC_CHANNEL_DMA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1f, \ + 11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_DISDATAFB(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 10) +#define SET_TX_DESC_DISDATAFB_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 10) +#define GET_TX_DESC_DISDATAFB(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, \ + 10) +#define SET_TX_DESC_DISRTSFB(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 9) +#define SET_TX_DESC_DISRTSFB_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 9) +#define GET_TX_DESC_DISRTSFB(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, 9) +#define SET_TX_DESC_USE_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 8) +#define SET_TX_DESC_USE_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 8) +#define GET_TX_DESC_USE_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, 8) +#define SET_TX_DESC_HW_SSN_SEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x3, 6) +#define SET_TX_DESC_HW_SSN_SEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x3, 6) +#define GET_TX_DESC_HW_SSN_SEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x3, 6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_IE_CNT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x7, 6) +#define SET_TX_DESC_IE_CNT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x7, 6) +#define GET_TX_DESC_IE_CNT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x7, 6) +#define SET_TX_DESC_IE_CNT_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 5) +#define SET_TX_DESC_IE_CNT_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 5) +#define GET_TX_DESC_IE_CNT_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, 5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_WHEADER_LEN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1f, 0) +#define SET_TX_DESC_WHEADER_LEN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1f, 0) +#define GET_TX_DESC_WHEADER_LEN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1f, \ + 0) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_WHEADER_LEN_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1f, 0) +#define SET_TX_DESC_WHEADER_LEN_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1f, 0) +#define GET_TX_DESC_WHEADER_LEN_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1f, \ + 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x3, 30) +#define SET_TX_DESC_PCTS_MASK_IDX_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x3, 30) +#define GET_TX_DESC_PCTS_MASK_IDX(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x3, \ + 30) +#define SET_TX_DESC_PCTS_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x1, 29) +#define SET_TX_DESC_PCTS_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x1, 29) +#define GET_TX_DESC_PCTS_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x1, \ + 29) +#define SET_TX_DESC_RTSRATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x1f, 24) +#define SET_TX_DESC_RTSRATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x1f, 24) +#define GET_TX_DESC_RTSRATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x1f, \ + 24) +#define SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x3f, 18) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x3f, 18) +#define GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x3f, \ + 18) +#define SET_TX_DESC_RTY_LMT_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x1, 17) +#define SET_TX_DESC_RTY_LMT_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x1, 17) +#define GET_TX_DESC_RTY_LMT_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x1, \ + 17) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0xf, 13) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0xf, 13) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0xf, \ + 13) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x1f, 8) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x1f, 8) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x1f, \ + 8) +#define SET_TX_DESC_TRY_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x1, 7) +#define SET_TX_DESC_TRY_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x1, 7) +#define GET_TX_DESC_TRY_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x1, 7) +#define SET_TX_DESC_DATARATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x7f, 0) +#define SET_TX_DESC_DATARATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x7f, 0) +#define GET_TX_DESC_DATARATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x7f, \ + 0) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 31) +#define SET_TX_DESC_POLLUTED_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 31) +#define GET_TX_DESC_POLLUTED(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 31) + +#endif + +#if (HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_EN_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 30) +#define SET_TX_DESC_ANTSEL_EN_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 30) +#define GET_TX_DESC_ANTSEL_EN_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TXPWR_OFSET(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x7, 28) +#define SET_TX_DESC_TXPWR_OFSET_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x7, 28) +#define GET_TX_DESC_TXPWR_OFSET(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x7, \ + 28) + +#endif + +#if (HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_TXPWR_OFSET_TYPE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x3, 28) +#define SET_TX_DESC_TXPWR_OFSET_TYPE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x3, 28) +#define GET_TX_DESC_TXPWR_OFSET_TYPE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x3, \ + 28) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_TXPWR_OFSET_TYPE_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x7, 28) +#define SET_TX_DESC_TXPWR_OFSET_TYPE_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x7, 28) +#define GET_TX_DESC_TXPWR_OFSET_TYPE_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x7, \ + 28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_TX_ANT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0xf, 24) +#define SET_TX_DESC_TX_ANT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0xf, 24) +#define GET_TX_DESC_TX_ANT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0xf, \ + 24) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_DROP_ID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x3, 24) +#define SET_TX_DESC_DROP_ID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x3, 24) +#define GET_TX_DESC_DROP_ID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x3, \ + 24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_DROP_ID_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x3, 22) +#define SET_TX_DESC_DROP_ID_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x3, 22) +#define GET_TX_DESC_DROP_ID_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x3, \ + 22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_PORT_ID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x7, 21) +#define SET_TX_DESC_PORT_ID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x7, 21) +#define GET_TX_DESC_PORT_ID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x7, \ + 21) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_PORT_ID_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 21) +#define SET_TX_DESC_PORT_ID_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 21) +#define GET_TX_DESC_PORT_ID_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 21) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_MULTIPLE_PORT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x7, 18) +#define SET_TX_DESC_MULTIPLE_PORT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x7, 18) +#define GET_TX_DESC_MULTIPLE_PORT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x7, \ + 18) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 17) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 17) +#define GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 17) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_RTS_SC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0xf, 13) +#define SET_TX_DESC_RTS_SC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0xf, 13) +#define GET_TX_DESC_RTS_SC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0xf, \ + 13) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0xf, 13) +#define SET_TX_DESC_SIGNALING_TA_PKT_SC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0xf, 13) +#define GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0xf, \ + 13) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_RTS_SHORT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 12) +#define SET_TX_DESC_RTS_SHORT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 12) +#define GET_TX_DESC_RTS_SHORT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 12) +#define SET_TX_DESC_VCS_STBC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x3, 10) +#define SET_TX_DESC_VCS_STBC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x3, 10) +#define GET_TX_DESC_VCS_STBC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x3, \ + 10) +#define SET_TX_DESC_DATA_STBC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x3, 8) +#define SET_TX_DESC_DATA_STBC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x3, 8) +#define GET_TX_DESC_DATA_STBC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x3, 8) +#define SET_TX_DESC_DATA_LDPC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 7) +#define SET_TX_DESC_DATA_LDPC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 7) +#define GET_TX_DESC_DATA_LDPC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, 7) +#define SET_TX_DESC_DATA_BW(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x3, 5) +#define SET_TX_DESC_DATA_BW_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x3, 5) +#define GET_TX_DESC_DATA_BW(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x3, 5) +#define SET_TX_DESC_DATA_SHORT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 4) +#define SET_TX_DESC_DATA_SHORT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 4) +#define GET_TX_DESC_DATA_SHORT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, 4) +#define SET_TX_DESC_DATA_SC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0xf, 0) +#define SET_TX_DESC_DATA_SC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0xf, 0) +#define GET_TX_DESC_DATA_SC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0xf, 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANTSEL_D(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 30) +#define SET_TX_DESC_ANTSEL_D_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 30) +#define GET_TX_DESC_ANTSEL_D(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 30) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANT_MAPD_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 30) +#define SET_TX_DESC_ANT_MAPD_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 30) +#define GET_TX_DESC_ANT_MAPD_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 30) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPC_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 30) +#define SET_TX_DESC_ANT_MAPC_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 30) +#define GET_TX_DESC_ANT_MAPC_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 30) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPD(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 28) +#define SET_TX_DESC_ANT_MAPD_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 28) +#define GET_TX_DESC_ANT_MAPD(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 28) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANT_MAPC_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 28) +#define SET_TX_DESC_ANT_MAPC_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 28) +#define GET_TX_DESC_ANT_MAPC_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 28) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPB_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 28) +#define SET_TX_DESC_ANT_MAPB_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 28) +#define GET_TX_DESC_ANT_MAPB_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 28) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 26) +#define SET_TX_DESC_ANT_MAPC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 26) +#define GET_TX_DESC_ANT_MAPC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 26) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANT_MAPB_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 26) +#define SET_TX_DESC_ANT_MAPB_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 26) +#define GET_TX_DESC_ANT_MAPB_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 26) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPA_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 26) +#define SET_TX_DESC_ANT_MAPA_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 26) +#define GET_TX_DESC_ANT_MAPA_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 26) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPB(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 24) +#define SET_TX_DESC_ANT_MAPB_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 24) +#define GET_TX_DESC_ANT_MAPB(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 24) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANT_MAPA_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 24) +#define SET_TX_DESC_ANT_MAPA_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 24) +#define GET_TX_DESC_ANT_MAPA_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_D_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 24) +#define SET_TX_DESC_ANTSEL_D_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 24) +#define GET_TX_DESC_ANTSEL_D_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 22) +#define SET_TX_DESC_ANT_MAPA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 22) +#define GET_TX_DESC_ANT_MAPA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 22) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_C_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 22) +#define SET_TX_DESC_ANTSEL_C_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 22) +#define GET_TX_DESC_ANTSEL_C_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 22) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_C(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 20) +#define SET_TX_DESC_ANTSEL_C_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 20) +#define GET_TX_DESC_ANTSEL_C(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 20) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTSEL_B_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0xf, 20) +#define SET_TX_DESC_ANTSEL_B_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0xf, 20) +#define GET_TX_DESC_ANTSEL_B_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0xf, \ + 20) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_B_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x7, 19) +#define SET_TX_DESC_ANTSEL_B_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x7, 19) +#define GET_TX_DESC_ANTSEL_B_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x7, \ + 19) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_B(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 18) +#define SET_TX_DESC_ANTSEL_B_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 18) +#define GET_TX_DESC_ANTSEL_B(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 18) +#define SET_TX_DESC_ANTSEL_A(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 16) +#define SET_TX_DESC_ANTSEL_A_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 16) +#define GET_TX_DESC_ANTSEL_A(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 16) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTSEL_A_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0xf, 16) +#define SET_TX_DESC_ANTSEL_A_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0xf, 16) +#define GET_TX_DESC_ANTSEL_A_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0xf, \ + 16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_A_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x7, 16) +#define SET_TX_DESC_ANTSEL_A_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x7, 16) +#define GET_TX_DESC_ANTSEL_A_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x7, \ + 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_MBSSID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0xf, 12) +#define SET_TX_DESC_MBSSID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0xf, 12) +#define GET_TX_DESC_MBSSID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0xf, \ + 12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_SW_DEFINE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0xfff, 0) +#define SET_TX_DESC_SW_DEFINE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0xfff, 0) +#define GET_TX_DESC_SW_DEFINE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, \ + 0xfff, 0) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SWPS_SEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0xfff, 0) +#define SET_TX_DESC_SWPS_SEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0xfff, 0) +#define GET_TX_DESC_SWPS_SEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, \ + 0xfff, 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0xff, 24) +#define SET_TX_DESC_DMA_TXAGG_NUM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0xff, 24) +#define GET_TX_DESC_DMA_TXAGG_NUM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0xff, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0xff, 24) +#define SET_TX_DESC_FINAL_DATA_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0xff, 24) +#define GET_TX_DESC_FINAL_DATA_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0xff, \ + 24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPD_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0x3, 22) +#define SET_TX_DESC_ANT_MAPD_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0x3, 22) +#define GET_TX_DESC_ANT_MAPD_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0x3, \ + 22) +#define SET_TX_DESC_ANTSEL_EN_V2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0x1, 21) +#define SET_TX_DESC_ANTSEL_EN_V2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0x1, 21) +#define GET_TX_DESC_ANTSEL_EN_V2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0x1, \ + 21) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_NTX_MAP(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0xf, 20) +#define SET_TX_DESC_NTX_MAP_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0xf, 20) +#define GET_TX_DESC_NTX_MAP(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0xf, \ + 20) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTSEL_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0x1, 19) +#define SET_TX_DESC_ANTSEL_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0x1, 19) +#define GET_TX_DESC_ANTSEL_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0x1, \ + 19) +#define SET_TX_DESC_MBSSID_EX(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0x7, 16) +#define SET_TX_DESC_MBSSID_EX_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0x7, 16) +#define GET_TX_DESC_MBSSID_EX(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0x7, \ + 16) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_MBSSID_EX_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0x1, 16) +#define SET_TX_DESC_MBSSID_EX_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0x1, 16) +#define GET_TX_DESC_MBSSID_EX_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0x1, \ + 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0xffff, 0) +#define SET_TX_DESC_TX_BUFF_SIZE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0xffff, 0) +#define GET_TX_DESC_TX_BUFF_SIZE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, \ + 0xffff, 0) +#define SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0xffff, 0) +#define SET_TX_DESC_TXDESC_CHECKSUM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0xffff, 0) +#define GET_TX_DESC_TXDESC_CHECKSUM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, \ + 0xffff, 0) +#define SET_TX_DESC_TIMESTAMP(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0xffff, 0) +#define SET_TX_DESC_TIMESTAMP_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0xffff, 0) +#define GET_TX_DESC_TIMESTAMP(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, \ + 0xffff, 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 31) +#define SET_TX_DESC_TXWIFI_CP_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 31) +#define GET_TX_DESC_TXWIFI_CP(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 31) +#define SET_TX_DESC_MAC_CP(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 30) +#define SET_TX_DESC_MAC_CP_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 30) +#define GET_TX_DESC_MAC_CP(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 30) +#define SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 29) +#define SET_TX_DESC_STW_PKTRE_DIS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 29) +#define GET_TX_DESC_STW_PKTRE_DIS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 29) +#define SET_TX_DESC_STW_RB_DIS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 28) +#define SET_TX_DESC_STW_RB_DIS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 28) +#define GET_TX_DESC_STW_RB_DIS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 28) +#define SET_TX_DESC_STW_RATE_DIS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 27) +#define SET_TX_DESC_STW_RATE_DIS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 27) +#define GET_TX_DESC_STW_RATE_DIS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 27) +#define SET_TX_DESC_STW_ANT_DIS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 26) +#define SET_TX_DESC_STW_ANT_DIS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 26) +#define GET_TX_DESC_STW_ANT_DIS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 26) +#define SET_TX_DESC_STW_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 25) +#define SET_TX_DESC_STW_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 25) +#define GET_TX_DESC_STW_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 25) +#define SET_TX_DESC_SMH_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 24) +#define SET_TX_DESC_SMH_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 24) +#define GET_TX_DESC_SMH_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TAILPAGE_L(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0xff, 24) +#define SET_TX_DESC_TAILPAGE_L_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0xff, 24) +#define GET_TX_DESC_TAILPAGE_L(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0xff, \ + 24) +#define SET_TX_DESC_SDIO_DMASEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0xff, 16) +#define SET_TX_DESC_SDIO_DMASEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0xff, 16) +#define GET_TX_DESC_SDIO_DMASEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0xff, \ + 16) +#define SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0xff, 16) +#define SET_TX_DESC_NEXTHEADPAGE_L_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0xff, 16) +#define GET_TX_DESC_NEXTHEADPAGE_L(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0xff, \ + 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_EN_HWSEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 15) +#define SET_TX_DESC_EN_HWSEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 15) +#define GET_TX_DESC_EN_HWSEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define SET_TX_DESC_EN_HWEXSEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 14) +#define SET_TX_DESC_EN_HWEXSEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 14) +#define GET_TX_DESC_EN_HWEXSEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, \ + 14) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_EN_HWSEQ_MODE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x3, 14) +#define SET_TX_DESC_EN_HWSEQ_MODE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x3, 14) +#define GET_TX_DESC_EN_HWSEQ_MODE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x3, \ + 14) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_DATA_RC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x3f, 8) +#define SET_TX_DESC_DATA_RC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x3f, 8) +#define GET_TX_DESC_DATA_RC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x3f, \ + 8) +#define SET_TX_DESC_BAR_RTY_TH(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x3, 6) +#define SET_TX_DESC_BAR_RTY_TH_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x3, 6) +#define GET_TX_DESC_BAR_RTY_TH(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x3, 6) +#define SET_TX_DESC_RTS_RC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x3f, 0) +#define SET_TX_DESC_RTS_RC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x3f, 0) +#define GET_TX_DESC_RTS_RC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x3f, \ + 0) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0xf, 28) +#define SET_TX_DESC_TAILPAGE_H_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0xf, 28) +#define GET_TX_DESC_TAILPAGE_H(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0xf, \ + 28) +#define SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0xf, 24) +#define SET_TX_DESC_NEXTHEADPAGE_H_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0xf, 24) +#define GET_TX_DESC_NEXTHEADPAGE_H(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0xf, \ + 24) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_FINAL_DATA_RATE_V1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0xff, 24) +#define SET_TX_DESC_FINAL_DATA_RATE_V1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0xff, 24) +#define GET_TX_DESC_FINAL_DATA_RATE_V1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0xff, \ + 24) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SW_SEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0xfff, 12) +#define SET_TX_DESC_SW_SEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0xfff, 12) +#define GET_TX_DESC_SW_SEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, \ + 0xfff, 12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TXBF_PATH(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 11) +#define SET_TX_DESC_TXBF_PATH_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 11) +#define GET_TX_DESC_TXBF_PATH(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, \ + 11) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_PADDING_LEN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x7ff, 0) +#define SET_TX_DESC_PADDING_LEN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x7ff, 0) +#define GET_TX_DESC_PADDING_LEN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, \ + 0x7ff, 0) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0xff, 0) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0xff, 0) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0xff, \ + 0) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/*WORD10*/ + +#define SET_TX_DESC_HT_DATA_SND(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 31) +#define SET_TX_DESC_HT_DATA_SND_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 31) +#define GET_TX_DESC_HT_DATA_SND(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 31) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SHCUT_CAM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x3f, 16) +#define SET_TX_DESC_SHCUT_CAM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x3f, 16) +#define GET_TX_DESC_SHCUT_CAM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, \ + 0x3f, 16) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_MU_DATARATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0xff, 8) +#define SET_TX_DESC_MU_DATARATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0xff, 8) +#define GET_TX_DESC_MU_DATARATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, \ + 0xff, 8) +#define SET_TX_DESC_MU_RC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0xf, 4) +#define SET_TX_DESC_MU_RC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0xf, 4) +#define GET_TX_DESC_MU_RC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0xf, \ + 4) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_NDPA_RATE_SEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 3) +#define SET_TX_DESC_NDPA_RATE_SEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 3) +#define GET_TX_DESC_NDPA_RATE_SEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 3) +#define SET_TX_DESC_HW_NDPA_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 2) +#define SET_TX_DESC_HW_NDPA_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 2) +#define GET_TX_DESC_HW_NDPA_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 2) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SND_PKT_SEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x3, 0) +#define SET_TX_DESC_SND_PKT_SEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x3, 0) +#define GET_TX_DESC_SND_PKT_SEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x3, \ + 0) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_buffer_ap.h b/hal/halmac/halmac_tx_desc_buffer_ap.h new file mode 100644 index 0000000..a45b023 --- /dev/null +++ b/hal/halmac/halmac_tx_desc_buffer_ap.h @@ -0,0 +1,1078 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_BUFFER_AP_H_ +#define _HALMAC_TX_DESC_BUFFER_AP_H_ +#if (HALMAC_8814B_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_BUFFER_RDG_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 31) +#define SET_TX_DESC_BUFFER_RDG_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 31) +#define GET_TX_DESC_BUFFER_RDG_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 31) +#define SET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 30) +#define SET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 30) +#define GET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 30) +#define SET_TX_DESC_BUFFER_AGG_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1, 29) +#define SET_TX_DESC_BUFFER_AGG_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1, 29) +#define GET_TX_DESC_BUFFER_AGG_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1, \ + 29) +#define SET_TX_DESC_BUFFER_PKT_OFFSET(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0x1f, 24) +#define SET_TX_DESC_BUFFER_PKT_OFFSET_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0x1f, 24) +#define GET_TX_DESC_BUFFER_PKT_OFFSET(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0x1f, \ + 24) +#define SET_TX_DESC_BUFFER_OFFSET(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0xff, 16) +#define SET_TX_DESC_BUFFER_OFFSET_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0xff, 16) +#define GET_TX_DESC_BUFFER_OFFSET(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, 0xff, \ + 16) +#define SET_TX_DESC_BUFFER_TXPKTSIZE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword0, \ + value, 0xffff, 0) +#define SET_TX_DESC_BUFFER_TXPKTSIZE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword0, value, 0xffff, 0) +#define GET_TX_DESC_BUFFER_TXPKTSIZE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword0, \ + 0xffff, 0) + +/*TXDESC_WORD1*/ + +#define SET_TX_DESC_BUFFER_USERATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 31) +#define SET_TX_DESC_BUFFER_USERATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 31) +#define GET_TX_DESC_BUFFER_USERATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 31) +#define SET_TX_DESC_BUFFER_AMSDU(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 30) +#define SET_TX_DESC_BUFFER_AMSDU_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 30) +#define GET_TX_DESC_BUFFER_AMSDU(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 30) +#define SET_TX_DESC_BUFFER_EN_HWSEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 29) +#define SET_TX_DESC_BUFFER_EN_HWSEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 29) +#define GET_TX_DESC_BUFFER_EN_HWSEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 29) +#define SET_TX_DESC_BUFFER_EN_HWEXSEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 28) +#define SET_TX_DESC_BUFFER_EN_HWEXSEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 28) +#define GET_TX_DESC_BUFFER_EN_HWEXSEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 28) +#define SET_TX_DESC_BUFFER_SW_SEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0xfff, 16) +#define SET_TX_DESC_BUFFER_SW_SEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0xfff, 16) +#define GET_TX_DESC_BUFFER_SW_SEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, \ + 0xfff, 16) +#define SET_TX_DESC_BUFFER_DROP_ID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x3, 14) +#define SET_TX_DESC_BUFFER_DROP_ID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x3, 14) +#define GET_TX_DESC_BUFFER_DROP_ID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x3, \ + 14) +#define SET_TX_DESC_BUFFER_MOREDATA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1, 13) +#define SET_TX_DESC_BUFFER_MOREDATA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1, 13) +#define GET_TX_DESC_BUFFER_MOREDATA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1, \ + 13) +#define SET_TX_DESC_BUFFER_QSEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0x1f, 8) +#define SET_TX_DESC_BUFFER_QSEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0x1f, 8) +#define GET_TX_DESC_BUFFER_QSEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0x1f, \ + 8) +#define SET_TX_DESC_BUFFER_MACID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword1, \ + value, 0xff, 0) +#define SET_TX_DESC_BUFFER_MACID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword1, value, 0xff, 0) +#define GET_TX_DESC_BUFFER_MACID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword1, 0xff, \ + 0) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_BUFFER_CHK_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 31) +#define SET_TX_DESC_BUFFER_CHK_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 31) +#define GET_TX_DESC_BUFFER_CHK_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 31) +#define SET_TX_DESC_BUFFER_DISQSELSEQ(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 30) +#define SET_TX_DESC_BUFFER_DISQSELSEQ_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 30) +#define GET_TX_DESC_BUFFER_DISQSELSEQ(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 30) +#define SET_TX_DESC_BUFFER_SND_PKT_SEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x3, 28) +#define SET_TX_DESC_BUFFER_SND_PKT_SEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x3, 28) +#define GET_TX_DESC_BUFFER_SND_PKT_SEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x3, \ + 28) +#define SET_TX_DESC_BUFFER_DMA_PRI(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x1, 27) +#define SET_TX_DESC_BUFFER_DMA_PRI_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x1, 27) +#define GET_TX_DESC_BUFFER_DMA_PRI(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x1, \ + 27) +#define SET_TX_DESC_BUFFER_MAX_AMSDU_MODE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0x7, 24) +#define SET_TX_DESC_BUFFER_MAX_AMSDU_MODE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0x7, 24) +#define GET_TX_DESC_BUFFER_MAX_AMSDU_MODE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0x7, \ + 24) +#define SET_TX_DESC_BUFFER_DMA_TXAGG_NUM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0xff, 16) +#define SET_TX_DESC_BUFFER_DMA_TXAGG_NUM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0xff, 16) +#define GET_TX_DESC_BUFFER_DMA_TXAGG_NUM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, 0xff, \ + 16) +#define SET_TX_DESC_BUFFER_TXDESC_CHECKSUM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword2, \ + value, 0xffff, 0) +#define SET_TX_DESC_BUFFER_TXDESC_CHECKSUM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword2, value, 0xffff, 0) +#define GET_TX_DESC_BUFFER_TXDESC_CHECKSUM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword2, \ + 0xffff, 0) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_BUFFER_OFFLOAD_SIZE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x7fff, 16) +#define SET_TX_DESC_BUFFER_OFFLOAD_SIZE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x7fff, 16) +#define GET_TX_DESC_BUFFER_OFFLOAD_SIZE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, \ + 0x7fff, 16) +#define SET_TX_DESC_BUFFER_CHANNEL_DMA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1f, 11) +#define SET_TX_DESC_BUFFER_CHANNEL_DMA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1f, 11) +#define GET_TX_DESC_BUFFER_CHANNEL_DMA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1f, \ + 11) +#define SET_TX_DESC_BUFFER_MBSSID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0xf, 7) +#define SET_TX_DESC_BUFFER_MBSSID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0xf, 7) +#define GET_TX_DESC_BUFFER_MBSSID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0xf, 7) +#define SET_TX_DESC_BUFFER_BK(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1, 6) +#define SET_TX_DESC_BUFFER_BK_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1, 6) +#define GET_TX_DESC_BUFFER_BK(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1, 6) +#define SET_TX_DESC_BUFFER_WHEADER_LEN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword3, \ + value, 0x1f, 0) +#define SET_TX_DESC_BUFFER_WHEADER_LEN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword3, value, 0x1f, 0) +#define GET_TX_DESC_BUFFER_WHEADER_LEN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword3, 0x1f, \ + 0) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_BUFFER_TRY_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x1, 26) +#define SET_TX_DESC_BUFFER_TRY_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x1, 26) +#define GET_TX_DESC_BUFFER_TRY_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x1, \ + 26) +#define SET_TX_DESC_BUFFER_DATA_BW(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x3, 24) +#define SET_TX_DESC_BUFFER_DATA_BW_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x3, 24) +#define GET_TX_DESC_BUFFER_DATA_BW(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x3, \ + 24) +#define SET_TX_DESC_BUFFER_DATA_SHORT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x1, 23) +#define SET_TX_DESC_BUFFER_DATA_SHORT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x1, 23) +#define GET_TX_DESC_BUFFER_DATA_SHORT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x1, \ + 23) +#define SET_TX_DESC_BUFFER_DATARATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x7f, 16) +#define SET_TX_DESC_BUFFER_DATARATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x7f, 16) +#define GET_TX_DESC_BUFFER_DATARATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x7f, \ + 16) +#define SET_TX_DESC_BUFFER_TXBF_PATH(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x1, 11) +#define SET_TX_DESC_BUFFER_TXBF_PATH_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x1, 11) +#define GET_TX_DESC_BUFFER_TXBF_PATH(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, 0x1, \ + 11) +#define SET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword4, \ + value, 0x7ff, 0) +#define SET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword4, value, 0x7ff, 0) +#define GET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword4, \ + 0x7ff, 0) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_BUFFER_RTY_LMT_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 31) +#define SET_TX_DESC_BUFFER_RTY_LMT_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 31) +#define GET_TX_DESC_BUFFER_RTY_LMT_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 31) +#define SET_TX_DESC_BUFFER_HW_RTS_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 30) +#define SET_TX_DESC_BUFFER_HW_RTS_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 30) +#define GET_TX_DESC_BUFFER_HW_RTS_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 30) +#define SET_TX_DESC_BUFFER_RTS_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 29) +#define SET_TX_DESC_BUFFER_RTS_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 29) +#define GET_TX_DESC_BUFFER_RTS_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 29) +#define SET_TX_DESC_BUFFER_CTS2SELF(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 28) +#define SET_TX_DESC_BUFFER_CTS2SELF_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 28) +#define GET_TX_DESC_BUFFER_CTS2SELF(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 28) +#define SET_TX_DESC_BUFFER_TAILPAGE_H(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0xf, 24) +#define SET_TX_DESC_BUFFER_TAILPAGE_H_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0xf, 24) +#define GET_TX_DESC_BUFFER_TAILPAGE_H(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0xf, \ + 24) +#define SET_TX_DESC_BUFFER_TAILPAGE_L(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0xff, 16) +#define SET_TX_DESC_BUFFER_TAILPAGE_L_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0xff, 16) +#define GET_TX_DESC_BUFFER_TAILPAGE_L(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0xff, \ + 16) +#define SET_TX_DESC_BUFFER_NAVUSEHDR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 15) +#define SET_TX_DESC_BUFFER_NAVUSEHDR_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 15) +#define GET_TX_DESC_BUFFER_NAVUSEHDR(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 15) +#define SET_TX_DESC_BUFFER_BMC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 14) +#define SET_TX_DESC_BUFFER_BMC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 14) +#define GET_TX_DESC_BUFFER_BMC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, \ + 14) +#define SET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x3f, 8) +#define SET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x3f, 8) +#define GET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x3f, \ + 8) +#define SET_TX_DESC_BUFFER_HW_AES_IV(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 7) +#define SET_TX_DESC_BUFFER_HW_AES_IV_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 7) +#define GET_TX_DESC_BUFFER_HW_AES_IV(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, 7) +#define SET_TX_DESC_BUFFER_BT_NULL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 3) +#define SET_TX_DESC_BUFFER_BT_NULL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 3) +#define GET_TX_DESC_BUFFER_BT_NULL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, 3) +#define SET_TX_DESC_BUFFER_EN_DESC_ID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x1, 2) +#define SET_TX_DESC_BUFFER_EN_DESC_ID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x1, 2) +#define GET_TX_DESC_BUFFER_EN_DESC_ID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x1, 2) +#define SET_TX_DESC_BUFFER_SECTYPE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword5, \ + value, 0x3, 0) +#define SET_TX_DESC_BUFFER_SECTYPE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword5, value, 0x3, 0) +#define GET_TX_DESC_BUFFER_SECTYPE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword5, 0x3, 0) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_BUFFER_MULTIPLE_PORT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x7, 29) +#define SET_TX_DESC_BUFFER_MULTIPLE_PORT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x7, 29) +#define GET_TX_DESC_BUFFER_MULTIPLE_PORT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x7, \ + 29) +#define SET_TX_DESC_BUFFER_POLLUTED(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x1, 28) +#define SET_TX_DESC_BUFFER_POLLUTED_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x1, 28) +#define GET_TX_DESC_BUFFER_POLLUTED(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x1, \ + 28) +#define SET_TX_DESC_BUFFER_NULL_1(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x1, 27) +#define SET_TX_DESC_BUFFER_NULL_1_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x1, 27) +#define GET_TX_DESC_BUFFER_NULL_1(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x1, \ + 27) +#define SET_TX_DESC_BUFFER_NULL_0(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x1, 26) +#define SET_TX_DESC_BUFFER_NULL_0_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x1, 26) +#define GET_TX_DESC_BUFFER_NULL_0(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x1, \ + 26) +#define SET_TX_DESC_BUFFER_TRI_FRAME(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x1, 25) +#define SET_TX_DESC_BUFFER_TRI_FRAME_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x1, 25) +#define GET_TX_DESC_BUFFER_TRI_FRAME(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x1, \ + 25) +#define SET_TX_DESC_BUFFER_SPE_RPT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x1, 24) +#define SET_TX_DESC_BUFFER_SPE_RPT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x1, 24) +#define GET_TX_DESC_BUFFER_SPE_RPT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x1, \ + 24) +#define SET_TX_DESC_BUFFER_FTM_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x1, 23) +#define SET_TX_DESC_BUFFER_FTM_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x1, 23) +#define GET_TX_DESC_BUFFER_FTM_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x1, \ + 23) +#define SET_TX_DESC_BUFFER_MU_DATARATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x7f, 16) +#define SET_TX_DESC_BUFFER_MU_DATARATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x7f, 16) +#define GET_TX_DESC_BUFFER_MU_DATARATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x7f, \ + 16) +#define SET_TX_DESC_BUFFER_CCA_RTS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 14) +#define SET_TX_DESC_BUFFER_CCA_RTS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 14) +#define GET_TX_DESC_BUFFER_CCA_RTS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 14) +#define SET_TX_DESC_BUFFER_NDPA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 12) +#define SET_TX_DESC_BUFFER_NDPA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 12) +#define GET_TX_DESC_BUFFER_NDPA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, \ + 12) +#define SET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x3, 9) +#define SET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x3, 9) +#define GET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, 0x3, 9) +#define SET_TX_DESC_BUFFER_P_AID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword6, \ + value, 0x1ff, 0) +#define SET_TX_DESC_BUFFER_P_AID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword6, value, 0x1ff, 0) +#define GET_TX_DESC_BUFFER_P_AID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword6, \ + 0x1ff, 0) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_BUFFER_SW_DEFINE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0xfff, 16) +#define SET_TX_DESC_BUFFER_SW_DEFINE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0xfff, 16) +#define GET_TX_DESC_BUFFER_SW_DEFINE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, \ + 0xfff, 16) +#define SET_TX_DESC_BUFFER_CTRL_CNT_VALID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0x1, 9) +#define SET_TX_DESC_BUFFER_CTRL_CNT_VALID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0x1, 9) +#define GET_TX_DESC_BUFFER_CTRL_CNT_VALID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0x1, 9) +#define SET_TX_DESC_BUFFER_CTRL_CNT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0xf, 5) +#define SET_TX_DESC_BUFFER_CTRL_CNT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0xf, 5) +#define GET_TX_DESC_BUFFER_CTRL_CNT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0xf, 5) +#define SET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword7, \ + value, 0x1f, 0) +#define SET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword7, value, 0x1f, 0) +#define GET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword7, 0x1f, \ + 0) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_BUFFER_PATH_MAPA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x3, 30) +#define SET_TX_DESC_BUFFER_PATH_MAPA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x3, 30) +#define GET_TX_DESC_BUFFER_PATH_MAPA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x3, \ + 30) +#define SET_TX_DESC_BUFFER_PATH_MAPB(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x3, 28) +#define SET_TX_DESC_BUFFER_PATH_MAPB_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x3, 28) +#define GET_TX_DESC_BUFFER_PATH_MAPB(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x3, \ + 28) +#define SET_TX_DESC_BUFFER_PATH_MAPC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x3, 26) +#define SET_TX_DESC_BUFFER_PATH_MAPC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x3, 26) +#define GET_TX_DESC_BUFFER_PATH_MAPC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x3, \ + 26) +#define SET_TX_DESC_BUFFER_PATH_MAPD(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x3, 24) +#define SET_TX_DESC_BUFFER_PATH_MAPD_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x3, 24) +#define GET_TX_DESC_BUFFER_PATH_MAPD(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x3, \ + 24) +#define SET_TX_DESC_BUFFER_ANTSEL_A(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0xf, 20) +#define SET_TX_DESC_BUFFER_ANTSEL_A_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0xf, 20) +#define GET_TX_DESC_BUFFER_ANTSEL_A(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0xf, \ + 20) +#define SET_TX_DESC_BUFFER_ANTSEL_B(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0xf, 16) +#define SET_TX_DESC_BUFFER_ANTSEL_B_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0xf, 16) +#define GET_TX_DESC_BUFFER_ANTSEL_B(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0xf, \ + 16) +#define SET_TX_DESC_BUFFER_ANTSEL_C(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0xf, 12) +#define SET_TX_DESC_BUFFER_ANTSEL_C_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0xf, 12) +#define GET_TX_DESC_BUFFER_ANTSEL_C(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0xf, \ + 12) +#define SET_TX_DESC_BUFFER_ANTSEL_D(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0xf, 8) +#define SET_TX_DESC_BUFFER_ANTSEL_D_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0xf, 8) +#define GET_TX_DESC_BUFFER_ANTSEL_D(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0xf, 8) +#define SET_TX_DESC_BUFFER_NTX_PATH_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0xf, 4) +#define SET_TX_DESC_BUFFER_NTX_PATH_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0xf, 4) +#define GET_TX_DESC_BUFFER_NTX_PATH_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0xf, 4) +#define SET_TX_DESC_BUFFER_ANTLSEL_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x1, 3) +#define SET_TX_DESC_BUFFER_ANTLSEL_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x1, 3) +#define GET_TX_DESC_BUFFER_ANTLSEL_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x1, 3) +#define SET_TX_DESC_BUFFER_AMPDU_DENSITY(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword8, \ + value, 0x7, 0) +#define SET_TX_DESC_BUFFER_AMPDU_DENSITY_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword8, value, 0x7, 0) +#define GET_TX_DESC_BUFFER_AMPDU_DENSITY(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword8, 0x7, 0) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_BUFFER_VCS_STBC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x3, 30) +#define SET_TX_DESC_BUFFER_VCS_STBC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x3, 30) +#define GET_TX_DESC_BUFFER_VCS_STBC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x3, \ + 30) +#define SET_TX_DESC_BUFFER_DATA_STBC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x3, 28) +#define SET_TX_DESC_BUFFER_DATA_STBC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x3, 28) +#define GET_TX_DESC_BUFFER_DATA_STBC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x3, \ + 28) +#define SET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0xf, 24) +#define SET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0xf, 24) +#define GET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0xf, \ + 24) +#define SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 23) +#define SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 23) +#define GET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, \ + 23) +#define SET_TX_DESC_BUFFER_MHR_CP(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 22) +#define SET_TX_DESC_BUFFER_MHR_CP_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 22) +#define GET_TX_DESC_BUFFER_MHR_CP(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, \ + 22) +#define SET_TX_DESC_BUFFER_SMH_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 21) +#define SET_TX_DESC_BUFFER_SMH_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 21) +#define GET_TX_DESC_BUFFER_SMH_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, \ + 21) +#define SET_TX_DESC_BUFFER_RTSRATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1f, 16) +#define SET_TX_DESC_BUFFER_RTSRATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1f, 16) +#define GET_TX_DESC_BUFFER_RTSRATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1f, \ + 16) +#define SET_TX_DESC_BUFFER_SMH_CAM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0xff, 8) +#define SET_TX_DESC_BUFFER_SMH_CAM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0xff, 8) +#define GET_TX_DESC_BUFFER_SMH_CAM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0xff, \ + 8) +#define SET_TX_DESC_BUFFER_ARFR_TABLE_SEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 7) +#define SET_TX_DESC_BUFFER_ARFR_TABLE_SEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 7) +#define GET_TX_DESC_BUFFER_ARFR_TABLE_SEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, 7) +#define SET_TX_DESC_BUFFER_ARFR_HT_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 6) +#define SET_TX_DESC_BUFFER_ARFR_HT_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 6) +#define GET_TX_DESC_BUFFER_ARFR_HT_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, 6) +#define SET_TX_DESC_BUFFER_ARFR_OFDM_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 5) +#define SET_TX_DESC_BUFFER_ARFR_OFDM_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 5) +#define GET_TX_DESC_BUFFER_ARFR_OFDM_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, 5) +#define SET_TX_DESC_BUFFER_ARFR_CCK_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 4) +#define SET_TX_DESC_BUFFER_ARFR_CCK_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 4) +#define GET_TX_DESC_BUFFER_ARFR_CCK_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, 4) +#define SET_TX_DESC_BUFFER_RTS_SHORT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 3) +#define SET_TX_DESC_BUFFER_RTS_SHORT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 3) +#define GET_TX_DESC_BUFFER_RTS_SHORT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, 3) +#define SET_TX_DESC_BUFFER_DISDATAFB(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 2) +#define SET_TX_DESC_BUFFER_DISDATAFB_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 2) +#define GET_TX_DESC_BUFFER_DISDATAFB(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, 2) +#define SET_TX_DESC_BUFFER_DISRTSFB(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 1) +#define SET_TX_DESC_BUFFER_DISRTSFB_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 1) +#define GET_TX_DESC_BUFFER_DISRTSFB(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, 1) +#define SET_TX_DESC_BUFFER_EXT_EDCA(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword9, \ + value, 0x1, 0) +#define SET_TX_DESC_BUFFER_EXT_EDCA_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword9, value, 0x1, 0) +#define GET_TX_DESC_BUFFER_EXT_EDCA(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword9, 0x1, 0) + +/*TXDESC_WORD10*/ + +#define SET_TX_DESC_BUFFER_AMPDU_MAX_TIME(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0xff, 24) +#define SET_TX_DESC_BUFFER_AMPDU_MAX_TIME_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0xff, 24) +#define GET_TX_DESC_BUFFER_AMPDU_MAX_TIME(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, \ + 0xff, 24) +#define SET_TX_DESC_BUFFER_SPECIAL_CW(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 23) +#define SET_TX_DESC_BUFFER_SPECIAL_CW_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 23) +#define GET_TX_DESC_BUFFER_SPECIAL_CW(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 23) +#define SET_TX_DESC_BUFFER_RDG_NAV_EXT(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 22) +#define SET_TX_DESC_BUFFER_RDG_NAV_EXT_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 22) +#define GET_TX_DESC_BUFFER_RDG_NAV_EXT(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 22) +#define SET_TX_DESC_BUFFER_RAW(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 21) +#define SET_TX_DESC_BUFFER_RAW_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 21) +#define GET_TX_DESC_BUFFER_RAW(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 21) +#define SET_TX_DESC_BUFFER_MAX_AGG_NUM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1f, 16) +#define SET_TX_DESC_BUFFER_MAX_AGG_NUM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1f, 16) +#define GET_TX_DESC_BUFFER_MAX_AGG_NUM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, \ + 0x1f, 16) +#define SET_TX_DESC_BUFFER_FINAL_DATA_RATE(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0xff, 8) +#define SET_TX_DESC_BUFFER_FINAL_DATA_RATE_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0xff, 8) +#define GET_TX_DESC_BUFFER_FINAL_DATA_RATE(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, \ + 0xff, 8) +#define SET_TX_DESC_BUFFER_GF(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 7) +#define SET_TX_DESC_BUFFER_GF_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 7) +#define GET_TX_DESC_BUFFER_GF(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 7) +#define SET_TX_DESC_BUFFER_MOREFRAG(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 6) +#define SET_TX_DESC_BUFFER_MOREFRAG_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 6) +#define GET_TX_DESC_BUFFER_MOREFRAG(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 6) +#define SET_TX_DESC_BUFFER_NOACM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 5) +#define SET_TX_DESC_BUFFER_NOACM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 5) +#define GET_TX_DESC_BUFFER_NOACM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 5) +#define SET_TX_DESC_BUFFER_HTC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 4) +#define SET_TX_DESC_BUFFER_HTC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 4) +#define GET_TX_DESC_BUFFER_HTC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 4) +#define SET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 3) +#define SET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 3) +#define GET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 3) +#define SET_TX_DESC_BUFFER_USE_MAX_TIME_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x1, 2) +#define SET_TX_DESC_BUFFER_USE_MAX_TIME_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x1, 2) +#define GET_TX_DESC_BUFFER_USE_MAX_TIME_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x1, \ + 2) +#define SET_TX_DESC_BUFFER_HW_SSN_SEL(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword10, \ + value, 0x3, 0) +#define SET_TX_DESC_BUFFER_HW_SSN_SEL_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword10, value, 0x3, 0) +#define GET_TX_DESC_BUFFER_HW_SSN_SEL(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword10, 0x3, \ + 0) + +/*TXDESC_WORD11*/ + +#define SET_TX_DESC_BUFFER_ADDR_CAM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword11, \ + value, 0xff, 24) +#define SET_TX_DESC_BUFFER_ADDR_CAM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword11, value, 0xff, 24) +#define GET_TX_DESC_BUFFER_ADDR_CAM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword11, \ + 0xff, 24) +#define SET_TX_DESC_BUFFER_SND_TARGET(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword11, \ + value, 0xff, 16) +#define SET_TX_DESC_BUFFER_SND_TARGET_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword11, value, 0xff, 16) +#define GET_TX_DESC_BUFFER_SND_TARGET(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword11, \ + 0xff, 16) +#define SET_TX_DESC_BUFFER_DATA_LDPC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword11, \ + value, 0x1, 15) +#define SET_TX_DESC_BUFFER_DATA_LDPC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword11, value, 0x1, 15) +#define GET_TX_DESC_BUFFER_DATA_LDPC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword11, 0x1, \ + 15) +#define SET_TX_DESC_BUFFER_LSIG_TXOP_EN(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword11, \ + value, 0x1, 14) +#define SET_TX_DESC_BUFFER_LSIG_TXOP_EN_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword11, value, 0x1, 14) +#define GET_TX_DESC_BUFFER_LSIG_TXOP_EN(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword11, 0x1, \ + 14) +#define SET_TX_DESC_BUFFER_G_ID(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword11, \ + value, 0x3f, 8) +#define SET_TX_DESC_BUFFER_G_ID_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword11, value, 0x3f, 8) +#define GET_TX_DESC_BUFFER_G_ID(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword11, \ + 0x3f, 8) +#define SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword11, \ + value, 0xf, 4) +#define SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword11, value, 0xf, 4) +#define GET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword11, 0xf, \ + 4) +#define SET_TX_DESC_BUFFER_DATA_SC(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword11, \ + value, 0xf, 0) +#define SET_TX_DESC_BUFFER_DATA_SC_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword11, value, 0xf, 0) +#define GET_TX_DESC_BUFFER_DATA_SC(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword11, 0xf, \ + 0) + +/*TXDESC_WORD12*/ + +#define SET_TX_DESC_BUFFER_LEN1_L(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword12, \ + value, 0x7f, 17) +#define SET_TX_DESC_BUFFER_LEN1_L_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword12, value, 0x7f, 17) +#define GET_TX_DESC_BUFFER_LEN1_L(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword12, \ + 0x7f, 17) +#define SET_TX_DESC_BUFFER_LEN0(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword12, \ + value, 0x1fff, 4) +#define SET_TX_DESC_BUFFER_LEN0_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword12, value, 0x1fff, 4) +#define GET_TX_DESC_BUFFER_LEN0(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword12, \ + 0x1fff, 4) +#define SET_TX_DESC_BUFFER_PKT_NUM(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword12, \ + value, 0xf, 0) +#define SET_TX_DESC_BUFFER_PKT_NUM_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword12, value, 0xf, 0) +#define GET_TX_DESC_BUFFER_PKT_NUM(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword12, 0xf, \ + 0) + +/*TXDESC_WORD13*/ + +#define SET_TX_DESC_BUFFER_LEN3(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword13, \ + value, 0x1fff, 19) +#define SET_TX_DESC_BUFFER_LEN3_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword13, value, 0x1fff, 19) +#define GET_TX_DESC_BUFFER_LEN3(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword13, \ + 0x1fff, 19) +#define SET_TX_DESC_BUFFER_LEN2(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword13, \ + value, 0x1fff, 6) +#define SET_TX_DESC_BUFFER_LEN2_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword13, value, 0x1fff, 6) +#define GET_TX_DESC_BUFFER_LEN2(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword13, \ + 0x1fff, 6) +#define SET_TX_DESC_BUFFER_LEN1_H(txdesc, value) \ + HALMAC_SET_DESC_FIELD_CLR(((struct halmac_tx_desc *)txdesc)->dword13, \ + value, 0x3f, 0) +#define SET_TX_DESC_BUFFER_LEN1_H_NO_CLR(txdesc, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc)->dword13, value, 0x3f, 0) +#define GET_TX_DESC_BUFFER_LEN1_H(txdesc) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc)->dword13, \ + 0x3f, 0) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_buffer_chip.h b/hal/halmac/halmac_tx_desc_buffer_chip.h new file mode 100644 index 0000000..283563a --- /dev/null +++ b/hal/halmac/halmac_tx_desc_buffer_chip.h @@ -0,0 +1,509 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_BUFFER_CHIP_H_ +#define _HALMAC_TX_DESC_BUFFER_CHIP_H_ +#if (HALMAC_8814B_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_BUFFER_RDG_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RDG_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_RDG_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_RDG_EN(txdesc) +#define SET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL(txdesc, value) +#define GET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL_8814B(txdesc) \ + GET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL(txdesc) +#define SET_TX_DESC_BUFFER_AGG_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_AGG_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_AGG_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_AGG_EN(txdesc) +#define SET_TX_DESC_BUFFER_PKT_OFFSET_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_BUFFER_PKT_OFFSET_8814B(txdesc) \ + GET_TX_DESC_BUFFER_PKT_OFFSET(txdesc) +#define SET_TX_DESC_BUFFER_OFFSET_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_OFFSET(txdesc, value) +#define GET_TX_DESC_BUFFER_OFFSET_8814B(txdesc) \ + GET_TX_DESC_BUFFER_OFFSET(txdesc) +#define SET_TX_DESC_BUFFER_TXPKTSIZE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_BUFFER_TXPKTSIZE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TXPKTSIZE(txdesc) + +/*TXDESC_WORD1*/ + +#define SET_TX_DESC_BUFFER_USERATE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_USERATE(txdesc, value) +#define GET_TX_DESC_BUFFER_USERATE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_USERATE(txdesc) +#define SET_TX_DESC_BUFFER_AMSDU_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_AMSDU(txdesc, value) +#define GET_TX_DESC_BUFFER_AMSDU_8814B(txdesc) GET_TX_DESC_BUFFER_AMSDU(txdesc) +#define SET_TX_DESC_BUFFER_EN_HWSEQ_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_EN_HWSEQ(txdesc, value) +#define GET_TX_DESC_BUFFER_EN_HWSEQ_8814B(txdesc) \ + GET_TX_DESC_BUFFER_EN_HWSEQ(txdesc) +#define SET_TX_DESC_BUFFER_EN_HWEXSEQ_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_EN_HWEXSEQ(txdesc, value) +#define GET_TX_DESC_BUFFER_EN_HWEXSEQ_8814B(txdesc) \ + GET_TX_DESC_BUFFER_EN_HWEXSEQ(txdesc) +#define SET_TX_DESC_BUFFER_SW_SEQ_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SW_SEQ(txdesc, value) +#define GET_TX_DESC_BUFFER_SW_SEQ_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SW_SEQ(txdesc) +#define SET_TX_DESC_BUFFER_DROP_ID_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DROP_ID(txdesc, value) +#define GET_TX_DESC_BUFFER_DROP_ID_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DROP_ID(txdesc) +#define SET_TX_DESC_BUFFER_MOREDATA_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MOREDATA(txdesc, value) +#define GET_TX_DESC_BUFFER_MOREDATA_8814B(txdesc) \ + GET_TX_DESC_BUFFER_MOREDATA(txdesc) +#define SET_TX_DESC_BUFFER_QSEL_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_QSEL(txdesc, value) +#define GET_TX_DESC_BUFFER_QSEL_8814B(txdesc) GET_TX_DESC_BUFFER_QSEL(txdesc) +#define SET_TX_DESC_BUFFER_MACID_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MACID(txdesc, value) +#define GET_TX_DESC_BUFFER_MACID_8814B(txdesc) GET_TX_DESC_BUFFER_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_BUFFER_CHK_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_CHK_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_CHK_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_CHK_EN(txdesc) +#define SET_TX_DESC_BUFFER_DISQSELSEQ_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_BUFFER_DISQSELSEQ_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DISQSELSEQ(txdesc) +#define SET_TX_DESC_BUFFER_SND_PKT_SEL_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SND_PKT_SEL(txdesc, value) +#define GET_TX_DESC_BUFFER_SND_PKT_SEL_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SND_PKT_SEL(txdesc) +#define SET_TX_DESC_BUFFER_DMA_PRI_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DMA_PRI(txdesc, value) +#define GET_TX_DESC_BUFFER_DMA_PRI_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DMA_PRI(txdesc) +#define SET_TX_DESC_BUFFER_MAX_AMSDU_MODE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MAX_AMSDU_MODE(txdesc, value) +#define GET_TX_DESC_BUFFER_MAX_AMSDU_MODE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_MAX_AMSDU_MODE(txdesc) +#define SET_TX_DESC_BUFFER_DMA_TXAGG_NUM_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_BUFFER_DMA_TXAGG_NUM_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_BUFFER_TXDESC_CHECKSUM_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_BUFFER_TXDESC_CHECKSUM_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TXDESC_CHECKSUM(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_BUFFER_OFFLOAD_SIZE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_OFFLOAD_SIZE(txdesc, value) +#define GET_TX_DESC_BUFFER_OFFLOAD_SIZE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_OFFLOAD_SIZE(txdesc) +#define SET_TX_DESC_BUFFER_CHANNEL_DMA_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_CHANNEL_DMA(txdesc, value) +#define GET_TX_DESC_BUFFER_CHANNEL_DMA_8814B(txdesc) \ + GET_TX_DESC_BUFFER_CHANNEL_DMA(txdesc) +#define SET_TX_DESC_BUFFER_MBSSID_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MBSSID(txdesc, value) +#define GET_TX_DESC_BUFFER_MBSSID_8814B(txdesc) \ + GET_TX_DESC_BUFFER_MBSSID(txdesc) +#define SET_TX_DESC_BUFFER_BK_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_BK(txdesc, value) +#define GET_TX_DESC_BUFFER_BK_8814B(txdesc) GET_TX_DESC_BUFFER_BK(txdesc) +#define SET_TX_DESC_BUFFER_WHEADER_LEN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_BUFFER_WHEADER_LEN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_BUFFER_TRY_RATE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TRY_RATE(txdesc, value) +#define GET_TX_DESC_BUFFER_TRY_RATE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TRY_RATE(txdesc) +#define SET_TX_DESC_BUFFER_DATA_BW_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DATA_BW(txdesc, value) +#define GET_TX_DESC_BUFFER_DATA_BW_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DATA_BW(txdesc) +#define SET_TX_DESC_BUFFER_DATA_SHORT_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_BUFFER_DATA_SHORT_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DATA_SHORT(txdesc) +#define SET_TX_DESC_BUFFER_DATARATE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DATARATE(txdesc, value) +#define GET_TX_DESC_BUFFER_DATARATE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DATARATE(txdesc) +#define SET_TX_DESC_BUFFER_TXBF_PATH_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_BUFFER_TXBF_PATH_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TXBF_PATH(txdesc) +#define SET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET_8814B(txdesc) \ + GET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_BUFFER_RTY_LMT_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_RTY_LMT_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_BUFFER_HW_RTS_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_HW_RTS_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_HW_RTS_EN(txdesc) +#define SET_TX_DESC_BUFFER_RTS_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RTS_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_RTS_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_RTS_EN(txdesc) +#define SET_TX_DESC_BUFFER_CTS2SELF_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_CTS2SELF(txdesc, value) +#define GET_TX_DESC_BUFFER_CTS2SELF_8814B(txdesc) \ + GET_TX_DESC_BUFFER_CTS2SELF(txdesc) +#define SET_TX_DESC_BUFFER_TAILPAGE_H_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_BUFFER_TAILPAGE_H_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TAILPAGE_H(txdesc) +#define SET_TX_DESC_BUFFER_TAILPAGE_L_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_BUFFER_TAILPAGE_L_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TAILPAGE_L(txdesc) +#define SET_TX_DESC_BUFFER_NAVUSEHDR_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_BUFFER_NAVUSEHDR_8814B(txdesc) \ + GET_TX_DESC_BUFFER_NAVUSEHDR(txdesc) +#define SET_TX_DESC_BUFFER_BMC_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_BMC(txdesc, value) +#define GET_TX_DESC_BUFFER_BMC_8814B(txdesc) GET_TX_DESC_BUFFER_BMC(txdesc) +#define SET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT_8814B(txdesc) \ + GET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_BUFFER_HW_AES_IV_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_HW_AES_IV(txdesc, value) +#define GET_TX_DESC_BUFFER_HW_AES_IV_8814B(txdesc) \ + GET_TX_DESC_BUFFER_HW_AES_IV(txdesc) +#define SET_TX_DESC_BUFFER_BT_NULL_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_BT_NULL(txdesc, value) +#define GET_TX_DESC_BUFFER_BT_NULL_8814B(txdesc) \ + GET_TX_DESC_BUFFER_BT_NULL(txdesc) +#define SET_TX_DESC_BUFFER_EN_DESC_ID_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_BUFFER_EN_DESC_ID_8814B(txdesc) \ + GET_TX_DESC_BUFFER_EN_DESC_ID(txdesc) +#define SET_TX_DESC_BUFFER_SECTYPE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SECTYPE(txdesc, value) +#define GET_TX_DESC_BUFFER_SECTYPE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SECTYPE(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_BUFFER_MULTIPLE_PORT_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MULTIPLE_PORT(txdesc, value) +#define GET_TX_DESC_BUFFER_MULTIPLE_PORT_8814B(txdesc) \ + GET_TX_DESC_BUFFER_MULTIPLE_PORT(txdesc) +#define SET_TX_DESC_BUFFER_POLLUTED_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_POLLUTED(txdesc, value) +#define GET_TX_DESC_BUFFER_POLLUTED_8814B(txdesc) \ + GET_TX_DESC_BUFFER_POLLUTED(txdesc) +#define SET_TX_DESC_BUFFER_NULL_1_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_NULL_1(txdesc, value) +#define GET_TX_DESC_BUFFER_NULL_1_8814B(txdesc) \ + GET_TX_DESC_BUFFER_NULL_1(txdesc) +#define SET_TX_DESC_BUFFER_NULL_0_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_NULL_0(txdesc, value) +#define GET_TX_DESC_BUFFER_NULL_0_8814B(txdesc) \ + GET_TX_DESC_BUFFER_NULL_0(txdesc) +#define SET_TX_DESC_BUFFER_TRI_FRAME_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_BUFFER_TRI_FRAME_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TRI_FRAME(txdesc) +#define SET_TX_DESC_BUFFER_SPE_RPT_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SPE_RPT(txdesc, value) +#define GET_TX_DESC_BUFFER_SPE_RPT_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SPE_RPT(txdesc) +#define SET_TX_DESC_BUFFER_FTM_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_FTM_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_FTM_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_FTM_EN(txdesc) +#define SET_TX_DESC_BUFFER_MU_DATARATE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MU_DATARATE(txdesc, value) +#define GET_TX_DESC_BUFFER_MU_DATARATE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_MU_DATARATE(txdesc) +#define SET_TX_DESC_BUFFER_CCA_RTS_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_CCA_RTS(txdesc, value) +#define GET_TX_DESC_BUFFER_CCA_RTS_8814B(txdesc) \ + GET_TX_DESC_BUFFER_CCA_RTS(txdesc) +#define SET_TX_DESC_BUFFER_NDPA_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_NDPA(txdesc, value) +#define GET_TX_DESC_BUFFER_NDPA_8814B(txdesc) GET_TX_DESC_BUFFER_NDPA(txdesc) +#define SET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE(txdesc, value) +#define GET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE(txdesc) +#define SET_TX_DESC_BUFFER_P_AID_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_P_AID(txdesc, value) +#define GET_TX_DESC_BUFFER_P_AID_8814B(txdesc) GET_TX_DESC_BUFFER_P_AID(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_BUFFER_SW_DEFINE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SW_DEFINE(txdesc, value) +#define GET_TX_DESC_BUFFER_SW_DEFINE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SW_DEFINE(txdesc) +#define SET_TX_DESC_BUFFER_CTRL_CNT_VALID_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_CTRL_CNT_VALID(txdesc, value) +#define GET_TX_DESC_BUFFER_CTRL_CNT_VALID_8814B(txdesc) \ + GET_TX_DESC_BUFFER_CTRL_CNT_VALID(txdesc) +#define SET_TX_DESC_BUFFER_CTRL_CNT_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_CTRL_CNT(txdesc, value) +#define GET_TX_DESC_BUFFER_CTRL_CNT_8814B(txdesc) \ + GET_TX_DESC_BUFFER_CTRL_CNT(txdesc) +#define SET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_BUFFER_PATH_MAPA_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_PATH_MAPA(txdesc, value) +#define GET_TX_DESC_BUFFER_PATH_MAPA_8814B(txdesc) \ + GET_TX_DESC_BUFFER_PATH_MAPA(txdesc) +#define SET_TX_DESC_BUFFER_PATH_MAPB_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_PATH_MAPB(txdesc, value) +#define GET_TX_DESC_BUFFER_PATH_MAPB_8814B(txdesc) \ + GET_TX_DESC_BUFFER_PATH_MAPB(txdesc) +#define SET_TX_DESC_BUFFER_PATH_MAPC_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_PATH_MAPC(txdesc, value) +#define GET_TX_DESC_BUFFER_PATH_MAPC_8814B(txdesc) \ + GET_TX_DESC_BUFFER_PATH_MAPC(txdesc) +#define SET_TX_DESC_BUFFER_PATH_MAPD_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_PATH_MAPD(txdesc, value) +#define GET_TX_DESC_BUFFER_PATH_MAPD_8814B(txdesc) \ + GET_TX_DESC_BUFFER_PATH_MAPD(txdesc) +#define SET_TX_DESC_BUFFER_ANTSEL_A_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ANTSEL_A(txdesc, value) +#define GET_TX_DESC_BUFFER_ANTSEL_A_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ANTSEL_A(txdesc) +#define SET_TX_DESC_BUFFER_ANTSEL_B_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ANTSEL_B(txdesc, value) +#define GET_TX_DESC_BUFFER_ANTSEL_B_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ANTSEL_B(txdesc) +#define SET_TX_DESC_BUFFER_ANTSEL_C_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ANTSEL_C(txdesc, value) +#define GET_TX_DESC_BUFFER_ANTSEL_C_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ANTSEL_C(txdesc) +#define SET_TX_DESC_BUFFER_ANTSEL_D_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ANTSEL_D(txdesc, value) +#define GET_TX_DESC_BUFFER_ANTSEL_D_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ANTSEL_D(txdesc) +#define SET_TX_DESC_BUFFER_NTX_PATH_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_NTX_PATH_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_NTX_PATH_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_NTX_PATH_EN(txdesc) +#define SET_TX_DESC_BUFFER_ANTLSEL_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ANTLSEL_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_ANTLSEL_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ANTLSEL_EN(txdesc) +#define SET_TX_DESC_BUFFER_AMPDU_DENSITY_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_BUFFER_AMPDU_DENSITY_8814B(txdesc) \ + GET_TX_DESC_BUFFER_AMPDU_DENSITY(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_BUFFER_VCS_STBC_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_VCS_STBC(txdesc, value) +#define GET_TX_DESC_BUFFER_VCS_STBC_8814B(txdesc) \ + GET_TX_DESC_BUFFER_VCS_STBC(txdesc) +#define SET_TX_DESC_BUFFER_DATA_STBC_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DATA_STBC(txdesc, value) +#define GET_TX_DESC_BUFFER_DATA_STBC_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DATA_STBC(txdesc) +#define SET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN(txdesc) +#define SET_TX_DESC_BUFFER_MHR_CP_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MHR_CP(txdesc, value) +#define GET_TX_DESC_BUFFER_MHR_CP_8814B(txdesc) \ + GET_TX_DESC_BUFFER_MHR_CP(txdesc) +#define SET_TX_DESC_BUFFER_SMH_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SMH_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_SMH_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SMH_EN(txdesc) +#define SET_TX_DESC_BUFFER_RTSRATE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RTSRATE(txdesc, value) +#define GET_TX_DESC_BUFFER_RTSRATE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_RTSRATE(txdesc) +#define SET_TX_DESC_BUFFER_SMH_CAM_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SMH_CAM(txdesc, value) +#define GET_TX_DESC_BUFFER_SMH_CAM_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SMH_CAM(txdesc) +#define SET_TX_DESC_BUFFER_ARFR_TABLE_SEL_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ARFR_TABLE_SEL(txdesc, value) +#define GET_TX_DESC_BUFFER_ARFR_TABLE_SEL_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ARFR_TABLE_SEL(txdesc) +#define SET_TX_DESC_BUFFER_ARFR_HT_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ARFR_HT_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_ARFR_HT_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ARFR_HT_EN(txdesc) +#define SET_TX_DESC_BUFFER_ARFR_OFDM_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ARFR_OFDM_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_ARFR_OFDM_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ARFR_OFDM_EN(txdesc) +#define SET_TX_DESC_BUFFER_ARFR_CCK_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ARFR_CCK_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_ARFR_CCK_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ARFR_CCK_EN(txdesc) +#define SET_TX_DESC_BUFFER_RTS_SHORT_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_BUFFER_RTS_SHORT_8814B(txdesc) \ + GET_TX_DESC_BUFFER_RTS_SHORT(txdesc) +#define SET_TX_DESC_BUFFER_DISDATAFB_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DISDATAFB(txdesc, value) +#define GET_TX_DESC_BUFFER_DISDATAFB_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DISDATAFB(txdesc) +#define SET_TX_DESC_BUFFER_DISRTSFB_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DISRTSFB(txdesc, value) +#define GET_TX_DESC_BUFFER_DISRTSFB_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DISRTSFB(txdesc) +#define SET_TX_DESC_BUFFER_EXT_EDCA_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_EXT_EDCA(txdesc, value) +#define GET_TX_DESC_BUFFER_EXT_EDCA_8814B(txdesc) \ + GET_TX_DESC_BUFFER_EXT_EDCA(txdesc) + +/*TXDESC_WORD10*/ + +#define SET_TX_DESC_BUFFER_AMPDU_MAX_TIME_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_BUFFER_AMPDU_MAX_TIME_8814B(txdesc) \ + GET_TX_DESC_BUFFER_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_BUFFER_SPECIAL_CW_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SPECIAL_CW(txdesc, value) +#define GET_TX_DESC_BUFFER_SPECIAL_CW_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SPECIAL_CW(txdesc) +#define SET_TX_DESC_BUFFER_RDG_NAV_EXT_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RDG_NAV_EXT(txdesc, value) +#define GET_TX_DESC_BUFFER_RDG_NAV_EXT_8814B(txdesc) \ + GET_TX_DESC_BUFFER_RDG_NAV_EXT(txdesc) +#define SET_TX_DESC_BUFFER_RAW_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_RAW(txdesc, value) +#define GET_TX_DESC_BUFFER_RAW_8814B(txdesc) GET_TX_DESC_BUFFER_RAW(txdesc) +#define SET_TX_DESC_BUFFER_MAX_AGG_NUM_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_BUFFER_MAX_AGG_NUM_8814B(txdesc) \ + GET_TX_DESC_BUFFER_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_BUFFER_FINAL_DATA_RATE_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_BUFFER_FINAL_DATA_RATE_8814B(txdesc) \ + GET_TX_DESC_BUFFER_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_BUFFER_GF_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_GF(txdesc, value) +#define GET_TX_DESC_BUFFER_GF_8814B(txdesc) GET_TX_DESC_BUFFER_GF(txdesc) +#define SET_TX_DESC_BUFFER_MOREFRAG_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_MOREFRAG(txdesc, value) +#define GET_TX_DESC_BUFFER_MOREFRAG_8814B(txdesc) \ + GET_TX_DESC_BUFFER_MOREFRAG(txdesc) +#define SET_TX_DESC_BUFFER_NOACM_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_NOACM(txdesc, value) +#define GET_TX_DESC_BUFFER_NOACM_8814B(txdesc) GET_TX_DESC_BUFFER_NOACM(txdesc) +#define SET_TX_DESC_BUFFER_HTC_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_HTC(txdesc, value) +#define GET_TX_DESC_BUFFER_HTC_8814B(txdesc) GET_TX_DESC_BUFFER_HTC(txdesc) +#define SET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS(txdesc, value) +#define GET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS_8814B(txdesc) \ + GET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS(txdesc) +#define SET_TX_DESC_BUFFER_USE_MAX_TIME_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_USE_MAX_TIME_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_BUFFER_HW_SSN_SEL_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_BUFFER_HW_SSN_SEL_8814B(txdesc) \ + GET_TX_DESC_BUFFER_HW_SSN_SEL(txdesc) + +/*TXDESC_WORD11*/ + +#define SET_TX_DESC_BUFFER_ADDR_CAM_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_ADDR_CAM(txdesc, value) +#define GET_TX_DESC_BUFFER_ADDR_CAM_8814B(txdesc) \ + GET_TX_DESC_BUFFER_ADDR_CAM(txdesc) +#define SET_TX_DESC_BUFFER_SND_TARGET_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SND_TARGET(txdesc, value) +#define GET_TX_DESC_BUFFER_SND_TARGET_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SND_TARGET(txdesc) +#define SET_TX_DESC_BUFFER_DATA_LDPC_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_BUFFER_DATA_LDPC_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DATA_LDPC(txdesc) +#define SET_TX_DESC_BUFFER_LSIG_TXOP_EN_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_BUFFER_LSIG_TXOP_EN_8814B(txdesc) \ + GET_TX_DESC_BUFFER_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_BUFFER_G_ID_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_G_ID(txdesc, value) +#define GET_TX_DESC_BUFFER_G_ID_8814B(txdesc) GET_TX_DESC_BUFFER_G_ID(txdesc) +#define SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC(txdesc, value) +#define GET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC_8814B(txdesc) \ + GET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC(txdesc) +#define SET_TX_DESC_BUFFER_DATA_SC_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_DATA_SC(txdesc, value) +#define GET_TX_DESC_BUFFER_DATA_SC_8814B(txdesc) \ + GET_TX_DESC_BUFFER_DATA_SC(txdesc) + +/*TXDESC_WORD12*/ + +#define SET_TX_DESC_BUFFER_LEN1_L_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_LEN1_L(txdesc, value) +#define GET_TX_DESC_BUFFER_LEN1_L_8814B(txdesc) \ + GET_TX_DESC_BUFFER_LEN1_L(txdesc) +#define SET_TX_DESC_BUFFER_LEN0_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_LEN0(txdesc, value) +#define GET_TX_DESC_BUFFER_LEN0_8814B(txdesc) GET_TX_DESC_BUFFER_LEN0(txdesc) +#define SET_TX_DESC_BUFFER_PKT_NUM_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_PKT_NUM(txdesc, value) +#define GET_TX_DESC_BUFFER_PKT_NUM_8814B(txdesc) \ + GET_TX_DESC_BUFFER_PKT_NUM(txdesc) + +/*TXDESC_WORD13*/ + +#define SET_TX_DESC_BUFFER_LEN3_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_LEN3(txdesc, value) +#define GET_TX_DESC_BUFFER_LEN3_8814B(txdesc) GET_TX_DESC_BUFFER_LEN3(txdesc) +#define SET_TX_DESC_BUFFER_LEN2_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_LEN2(txdesc, value) +#define GET_TX_DESC_BUFFER_LEN2_8814B(txdesc) GET_TX_DESC_BUFFER_LEN2(txdesc) +#define SET_TX_DESC_BUFFER_LEN1_H_8814B(txdesc, value) \ + SET_TX_DESC_BUFFER_LEN1_H(txdesc, value) +#define GET_TX_DESC_BUFFER_LEN1_H_8814B(txdesc) \ + GET_TX_DESC_BUFFER_LEN1_H(txdesc) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_buffer_nic.h b/hal/halmac/halmac_tx_desc_buffer_nic.h new file mode 100644 index 0000000..327fa3e --- /dev/null +++ b/hal/halmac/halmac_tx_desc_buffer_nic.h @@ -0,0 +1,491 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_BUFFER_NIC_H_ +#define _HALMAC_TX_DESC_BUFFER_NIC_H_ +#if (HALMAC_8814B_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_BUFFER_RDG_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 31, 1, value) +#define GET_TX_DESC_BUFFER_RDG_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 31, 1) +#define SET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 30, 1, value) +#define GET_TX_DESC_BUFFER_BCNPKT_TSF_CTRL(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x00, 30, 1) +#define SET_TX_DESC_BUFFER_AGG_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 29, 1, value) +#define GET_TX_DESC_BUFFER_AGG_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 29, 1) +#define SET_TX_DESC_BUFFER_PKT_OFFSET(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 24, 5, value) +#define GET_TX_DESC_BUFFER_PKT_OFFSET(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x00, 24, 5) +#define SET_TX_DESC_BUFFER_OFFSET(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 16, 8, value) +#define GET_TX_DESC_BUFFER_OFFSET(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 16, 8) +#define SET_TX_DESC_BUFFER_TXPKTSIZE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 0, 16, value) +#define GET_TX_DESC_BUFFER_TXPKTSIZE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x00, 0, 16) + +/*TXDESC_WORD1*/ + +#define SET_TX_DESC_BUFFER_USERATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 31, 1, value) +#define GET_TX_DESC_BUFFER_USERATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x04, 31, 1) +#define SET_TX_DESC_BUFFER_AMSDU(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 30, 1, value) +#define GET_TX_DESC_BUFFER_AMSDU(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 30, 1) +#define SET_TX_DESC_BUFFER_EN_HWSEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 29, 1, value) +#define GET_TX_DESC_BUFFER_EN_HWSEQ(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x04, 29, 1) +#define SET_TX_DESC_BUFFER_EN_HWEXSEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 28, 1, value) +#define GET_TX_DESC_BUFFER_EN_HWEXSEQ(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x04, 28, 1) +#define SET_TX_DESC_BUFFER_SW_SEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 16, 12, value) +#define GET_TX_DESC_BUFFER_SW_SEQ(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x04, 16, 12) +#define SET_TX_DESC_BUFFER_DROP_ID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 14, 2, value) +#define GET_TX_DESC_BUFFER_DROP_ID(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x04, 14, 2) +#define SET_TX_DESC_BUFFER_MOREDATA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 13, 1, value) +#define GET_TX_DESC_BUFFER_MOREDATA(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x04, 13, 1) +#define SET_TX_DESC_BUFFER_QSEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 8, 5, value) +#define GET_TX_DESC_BUFFER_QSEL(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 8, 5) +#define SET_TX_DESC_BUFFER_MACID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 0, 8, value) +#define GET_TX_DESC_BUFFER_MACID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 0, 8) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_BUFFER_CHK_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 31, 1, value) +#define GET_TX_DESC_BUFFER_CHK_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 31, 1) +#define SET_TX_DESC_BUFFER_DISQSELSEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 30, 1, value) +#define GET_TX_DESC_BUFFER_DISQSELSEQ(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 30, 1) +#define SET_TX_DESC_BUFFER_SND_PKT_SEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 28, 2, value) +#define GET_TX_DESC_BUFFER_SND_PKT_SEL(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 28, 2) +#define SET_TX_DESC_BUFFER_DMA_PRI(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 27, 1, value) +#define GET_TX_DESC_BUFFER_DMA_PRI(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 27, 1) +#define SET_TX_DESC_BUFFER_MAX_AMSDU_MODE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 24, 3, value) +#define GET_TX_DESC_BUFFER_MAX_AMSDU_MODE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 24, 3) +#define SET_TX_DESC_BUFFER_DMA_TXAGG_NUM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 16, 8, value) +#define GET_TX_DESC_BUFFER_DMA_TXAGG_NUM(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 16, 8) +#define SET_TX_DESC_BUFFER_TXDESC_CHECKSUM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 0, 16, value) +#define GET_TX_DESC_BUFFER_TXDESC_CHECKSUM(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 0, 16) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_BUFFER_OFFLOAD_SIZE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 16, 15, value) +#define GET_TX_DESC_BUFFER_OFFLOAD_SIZE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x0C, 16, 15) +#define SET_TX_DESC_BUFFER_CHANNEL_DMA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 11, 5, value) +#define GET_TX_DESC_BUFFER_CHANNEL_DMA(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x0C, 11, 5) +#define SET_TX_DESC_BUFFER_MBSSID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 7, 4, value) +#define GET_TX_DESC_BUFFER_MBSSID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 7, 4) +#define SET_TX_DESC_BUFFER_BK(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 6, 1, value) +#define GET_TX_DESC_BUFFER_BK(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 6, 1) +#define SET_TX_DESC_BUFFER_WHEADER_LEN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 0, 5, value) +#define GET_TX_DESC_BUFFER_WHEADER_LEN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x0C, 0, 5) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_BUFFER_TRY_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 26, 1, value) +#define GET_TX_DESC_BUFFER_TRY_RATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 26, 1) +#define SET_TX_DESC_BUFFER_DATA_BW(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 24, 2, value) +#define GET_TX_DESC_BUFFER_DATA_BW(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 24, 2) +#define SET_TX_DESC_BUFFER_DATA_SHORT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 23, 1, value) +#define GET_TX_DESC_BUFFER_DATA_SHORT(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 23, 1) +#define SET_TX_DESC_BUFFER_DATARATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 16, 7, value) +#define GET_TX_DESC_BUFFER_DATARATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 16, 7) +#define SET_TX_DESC_BUFFER_TXBF_PATH(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 11, 1, value) +#define GET_TX_DESC_BUFFER_TXBF_PATH(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 11, 1) +#define SET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 0, 11, value) +#define GET_TX_DESC_BUFFER_GROUP_BIT_IE_OFFSET(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 0, 11) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_BUFFER_RTY_LMT_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 31, 1, value) +#define GET_TX_DESC_BUFFER_RTY_LMT_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 31, 1) +#define SET_TX_DESC_BUFFER_HW_RTS_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 30, 1, value) +#define GET_TX_DESC_BUFFER_HW_RTS_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 30, 1) +#define SET_TX_DESC_BUFFER_RTS_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 29, 1, value) +#define GET_TX_DESC_BUFFER_RTS_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 29, 1) +#define SET_TX_DESC_BUFFER_CTS2SELF(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 28, 1, value) +#define GET_TX_DESC_BUFFER_CTS2SELF(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 28, 1) +#define SET_TX_DESC_BUFFER_TAILPAGE_H(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 24, 4, value) +#define GET_TX_DESC_BUFFER_TAILPAGE_H(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 24, 4) +#define SET_TX_DESC_BUFFER_TAILPAGE_L(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 16, 8, value) +#define GET_TX_DESC_BUFFER_TAILPAGE_L(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 16, 8) +#define SET_TX_DESC_BUFFER_NAVUSEHDR(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 15, 1, value) +#define GET_TX_DESC_BUFFER_NAVUSEHDR(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 15, 1) +#define SET_TX_DESC_BUFFER_BMC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 14, 1, value) +#define GET_TX_DESC_BUFFER_BMC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 14, 1) +#define SET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 8, 6, value) +#define GET_TX_DESC_BUFFER_RTS_DATA_RTY_LMT(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 8, 6) +#define SET_TX_DESC_BUFFER_HW_AES_IV(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 7, 1, value) +#define GET_TX_DESC_BUFFER_HW_AES_IV(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 7, 1) +#define SET_TX_DESC_BUFFER_BT_NULL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 3, 1, value) +#define GET_TX_DESC_BUFFER_BT_NULL(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 3, 1) +#define SET_TX_DESC_BUFFER_EN_DESC_ID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 2, 1, value) +#define GET_TX_DESC_BUFFER_EN_DESC_ID(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 2, 1) +#define SET_TX_DESC_BUFFER_SECTYPE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 0, 2, value) +#define GET_TX_DESC_BUFFER_SECTYPE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 0, 2) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_BUFFER_MULTIPLE_PORT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 29, 3, value) +#define GET_TX_DESC_BUFFER_MULTIPLE_PORT(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x18, 29, 3) +#define SET_TX_DESC_BUFFER_POLLUTED(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 28, 1, value) +#define GET_TX_DESC_BUFFER_POLLUTED(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x18, 28, 1) +#define SET_TX_DESC_BUFFER_NULL_1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 27, 1, value) +#define GET_TX_DESC_BUFFER_NULL_1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 27, 1) +#define SET_TX_DESC_BUFFER_NULL_0(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 26, 1, value) +#define GET_TX_DESC_BUFFER_NULL_0(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 26, 1) +#define SET_TX_DESC_BUFFER_TRI_FRAME(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 25, 1, value) +#define GET_TX_DESC_BUFFER_TRI_FRAME(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x18, 25, 1) +#define SET_TX_DESC_BUFFER_SPE_RPT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 24, 1, value) +#define GET_TX_DESC_BUFFER_SPE_RPT(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x18, 24, 1) +#define SET_TX_DESC_BUFFER_FTM_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 23, 1, value) +#define GET_TX_DESC_BUFFER_FTM_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 23, 1) +#define SET_TX_DESC_BUFFER_MU_DATARATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 16, 7, value) +#define GET_TX_DESC_BUFFER_MU_DATARATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x18, 16, 7) +#define SET_TX_DESC_BUFFER_CCA_RTS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 14, 2, value) +#define GET_TX_DESC_BUFFER_CCA_RTS(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x18, 14, 2) +#define SET_TX_DESC_BUFFER_NDPA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 12, 2, value) +#define GET_TX_DESC_BUFFER_NDPA(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 12, 2) +#define SET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 9, 2, value) +#define GET_TX_DESC_BUFFER_TXPWR_OFSET_TYPE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x18, 9, 2) +#define SET_TX_DESC_BUFFER_P_AID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 0, 9, value) +#define GET_TX_DESC_BUFFER_P_AID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 0, 9) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_BUFFER_SW_DEFINE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 16, 12, value) +#define GET_TX_DESC_BUFFER_SW_DEFINE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x1C, 16, 12) +#define SET_TX_DESC_BUFFER_CTRL_CNT_VALID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 9, 1, value) +#define GET_TX_DESC_BUFFER_CTRL_CNT_VALID(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x1C, 9, 1) +#define SET_TX_DESC_BUFFER_CTRL_CNT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 5, 4, value) +#define GET_TX_DESC_BUFFER_CTRL_CNT(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x1C, 5, 4) +#define SET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 0, 5, value) +#define GET_TX_DESC_BUFFER_DATA_RTY_LOWEST_RATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x1C, 0, 5) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_BUFFER_PATH_MAPA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 30, 2, value) +#define GET_TX_DESC_BUFFER_PATH_MAPA(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 30, 2) +#define SET_TX_DESC_BUFFER_PATH_MAPB(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 28, 2, value) +#define GET_TX_DESC_BUFFER_PATH_MAPB(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 28, 2) +#define SET_TX_DESC_BUFFER_PATH_MAPC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 26, 2, value) +#define GET_TX_DESC_BUFFER_PATH_MAPC(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 26, 2) +#define SET_TX_DESC_BUFFER_PATH_MAPD(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 24, 2, value) +#define GET_TX_DESC_BUFFER_PATH_MAPD(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 24, 2) +#define SET_TX_DESC_BUFFER_ANTSEL_A(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 20, 4, value) +#define GET_TX_DESC_BUFFER_ANTSEL_A(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 20, 4) +#define SET_TX_DESC_BUFFER_ANTSEL_B(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 16, 4, value) +#define GET_TX_DESC_BUFFER_ANTSEL_B(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 16, 4) +#define SET_TX_DESC_BUFFER_ANTSEL_C(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 12, 4, value) +#define GET_TX_DESC_BUFFER_ANTSEL_C(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 12, 4) +#define SET_TX_DESC_BUFFER_ANTSEL_D(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 8, 4, value) +#define GET_TX_DESC_BUFFER_ANTSEL_D(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 8, 4) +#define SET_TX_DESC_BUFFER_NTX_PATH_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 4, 4, value) +#define GET_TX_DESC_BUFFER_NTX_PATH_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 4, 4) +#define SET_TX_DESC_BUFFER_ANTLSEL_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 3, 1, value) +#define GET_TX_DESC_BUFFER_ANTLSEL_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 3, 1) +#define SET_TX_DESC_BUFFER_AMPDU_DENSITY(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 0, 3, value) +#define GET_TX_DESC_BUFFER_AMPDU_DENSITY(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 0, 3) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_BUFFER_VCS_STBC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 30, 2, value) +#define GET_TX_DESC_BUFFER_VCS_STBC(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 30, 2) +#define SET_TX_DESC_BUFFER_DATA_STBC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 28, 2, value) +#define GET_TX_DESC_BUFFER_DATA_STBC(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 28, 2) +#define SET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 24, 4, value) +#define GET_TX_DESC_BUFFER_RTS_RTY_LOWEST_RATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 24, 4) +#define SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 23, 1, value) +#define GET_TX_DESC_BUFFER_SIGNALING_TA_PKT_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 23, 1) +#define SET_TX_DESC_BUFFER_MHR_CP(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 22, 1, value) +#define GET_TX_DESC_BUFFER_MHR_CP(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x24, 22, 1) +#define SET_TX_DESC_BUFFER_SMH_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 21, 1, value) +#define GET_TX_DESC_BUFFER_SMH_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x24, 21, 1) +#define SET_TX_DESC_BUFFER_RTSRATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 16, 5, value) +#define GET_TX_DESC_BUFFER_RTSRATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 16, 5) +#define SET_TX_DESC_BUFFER_SMH_CAM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 8, 8, value) +#define GET_TX_DESC_BUFFER_SMH_CAM(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x24, 8, 8) +#define SET_TX_DESC_BUFFER_ARFR_TABLE_SEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 7, 1, value) +#define GET_TX_DESC_BUFFER_ARFR_TABLE_SEL(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 7, 1) +#define SET_TX_DESC_BUFFER_ARFR_HT_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 6, 1, value) +#define GET_TX_DESC_BUFFER_ARFR_HT_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 6, 1) +#define SET_TX_DESC_BUFFER_ARFR_OFDM_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 5, 1, value) +#define GET_TX_DESC_BUFFER_ARFR_OFDM_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 5, 1) +#define SET_TX_DESC_BUFFER_ARFR_CCK_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 4, 1, value) +#define GET_TX_DESC_BUFFER_ARFR_CCK_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 4, 1) +#define SET_TX_DESC_BUFFER_RTS_SHORT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 3, 1, value) +#define GET_TX_DESC_BUFFER_RTS_SHORT(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 3, 1) +#define SET_TX_DESC_BUFFER_DISDATAFB(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 2, 1, value) +#define GET_TX_DESC_BUFFER_DISDATAFB(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 2, 1) +#define SET_TX_DESC_BUFFER_DISRTSFB(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 1, 1, value) +#define GET_TX_DESC_BUFFER_DISRTSFB(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 1, 1) +#define SET_TX_DESC_BUFFER_EXT_EDCA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 0, 1, value) +#define GET_TX_DESC_BUFFER_EXT_EDCA(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 0, 1) + +/*TXDESC_WORD10*/ + +#define SET_TX_DESC_BUFFER_AMPDU_MAX_TIME(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 24, 8, value) +#define GET_TX_DESC_BUFFER_AMPDU_MAX_TIME(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 24, 8) +#define SET_TX_DESC_BUFFER_SPECIAL_CW(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 23, 1, value) +#define GET_TX_DESC_BUFFER_SPECIAL_CW(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 23, 1) +#define SET_TX_DESC_BUFFER_RDG_NAV_EXT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 22, 1, value) +#define GET_TX_DESC_BUFFER_RDG_NAV_EXT(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 22, 1) +#define SET_TX_DESC_BUFFER_RAW(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 21, 1, value) +#define GET_TX_DESC_BUFFER_RAW(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 21, 1) +#define SET_TX_DESC_BUFFER_MAX_AGG_NUM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 16, 5, value) +#define GET_TX_DESC_BUFFER_MAX_AGG_NUM(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 16, 5) +#define SET_TX_DESC_BUFFER_FINAL_DATA_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 8, 8, value) +#define GET_TX_DESC_BUFFER_FINAL_DATA_RATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 8, 8) +#define SET_TX_DESC_BUFFER_GF(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 7, 1, value) +#define GET_TX_DESC_BUFFER_GF(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 7, 1) +#define SET_TX_DESC_BUFFER_MOREFRAG(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 6, 1, value) +#define GET_TX_DESC_BUFFER_MOREFRAG(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 6, 1) +#define SET_TX_DESC_BUFFER_NOACM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 5, 1, value) +#define GET_TX_DESC_BUFFER_NOACM(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 5, 1) +#define SET_TX_DESC_BUFFER_HTC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 4, 1, value) +#define GET_TX_DESC_BUFFER_HTC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 4, 1) +#define SET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 3, 1, value) +#define GET_TX_DESC_BUFFER_TX_PKT_AFTER_PIFS(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 3, 1) +#define SET_TX_DESC_BUFFER_USE_MAX_TIME_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 2, 1, value) +#define GET_TX_DESC_BUFFER_USE_MAX_TIME_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 2, 1) +#define SET_TX_DESC_BUFFER_HW_SSN_SEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 0, 2, value) +#define GET_TX_DESC_BUFFER_HW_SSN_SEL(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x28, 0, 2) + +/*TXDESC_WORD11*/ + +#define SET_TX_DESC_BUFFER_ADDR_CAM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x2C, 24, 8, value) +#define GET_TX_DESC_BUFFER_ADDR_CAM(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x2C, 24, 8) +#define SET_TX_DESC_BUFFER_SND_TARGET(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x2C, 16, 8, value) +#define GET_TX_DESC_BUFFER_SND_TARGET(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x2C, 16, 8) +#define SET_TX_DESC_BUFFER_DATA_LDPC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x2C, 15, 1, value) +#define GET_TX_DESC_BUFFER_DATA_LDPC(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x2C, 15, 1) +#define SET_TX_DESC_BUFFER_LSIG_TXOP_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x2C, 14, 1, value) +#define GET_TX_DESC_BUFFER_LSIG_TXOP_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x2C, 14, 1) +#define SET_TX_DESC_BUFFER_G_ID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x2C, 8, 6, value) +#define GET_TX_DESC_BUFFER_G_ID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x2C, 8, 6) +#define SET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x2C, 4, 4, value) +#define GET_TX_DESC_BUFFER_SIGNALING_TA_PKT_SC(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x2C, 4, 4) +#define SET_TX_DESC_BUFFER_DATA_SC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x2C, 0, 4, value) +#define GET_TX_DESC_BUFFER_DATA_SC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x2C, 0, 4) + +/*TXDESC_WORD12*/ + +#define SET_TX_DESC_BUFFER_LEN1_L(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x30, 17, 7, value) +#define GET_TX_DESC_BUFFER_LEN1_L(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x30, 17, 7) +#define SET_TX_DESC_BUFFER_LEN0(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x30, 4, 13, value) +#define GET_TX_DESC_BUFFER_LEN0(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x30, 4, 13) +#define SET_TX_DESC_BUFFER_PKT_NUM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x30, 0, 4, value) +#define GET_TX_DESC_BUFFER_PKT_NUM(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x30, 0, 4) + +/*TXDESC_WORD13*/ + +#define SET_TX_DESC_BUFFER_LEN3(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x34, 19, 13, value) +#define GET_TX_DESC_BUFFER_LEN3(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x34, 19, 13) +#define SET_TX_DESC_BUFFER_LEN2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x34, 6, 13, value) +#define GET_TX_DESC_BUFFER_LEN2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x34, 6, 13) +#define SET_TX_DESC_BUFFER_LEN1_H(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x34, 0, 6, value) +#define GET_TX_DESC_BUFFER_LEN1_H(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x34, 0, 6) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_chip.h b/hal/halmac/halmac_tx_desc_chip.h new file mode 100644 index 0000000..1d0963b --- /dev/null +++ b/hal/halmac/halmac_tx_desc_chip.h @@ -0,0 +1,3493 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_CHIP_H_ +#define _HALMAC_TX_DESC_CHIP_H_ +#if (HALMAC_8814A_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ_8814A(txdesc, value) \ + SET_TX_DESC_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_DISQSELSEQ_8814A(txdesc) GET_TX_DESC_DISQSELSEQ(txdesc) +#define SET_TX_DESC_GF_8814A(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8814A(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8814A(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8814A(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8814A(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8814A(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_LS_8814A(txdesc, value) SET_TX_DESC_LS(txdesc, value) +#define GET_TX_DESC_LS_8814A(txdesc) GET_TX_DESC_LS(txdesc) +#define SET_TX_DESC_HTC_8814A(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8814A(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8814A(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8814A(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8814A(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8814A(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8814A(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8814A(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_MOREDATA_8814A(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8814A(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8814A(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8814A(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8814A(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8814A(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8814A(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8814A(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8814A(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8814A(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8814A(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8814A(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8814A(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8814A(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8814A(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8814A(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8814A(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8814A(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_MACID_8814A(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8814A(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_HW_AES_IV_8814A(txdesc, value) \ + SET_TX_DESC_HW_AES_IV(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8814A(txdesc) GET_TX_DESC_HW_AES_IV(txdesc) +#define SET_TX_DESC_G_ID_8814A(txdesc, value) SET_TX_DESC_G_ID(txdesc, value) +#define GET_TX_DESC_G_ID_8814A(txdesc) GET_TX_DESC_G_ID(txdesc) +#define SET_TX_DESC_BT_NULL_8814A(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8814A(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8814A(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8814A(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8814A(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8814A(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8814A(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8814A(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8814A(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8814A(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8814A(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8814A(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8814A(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8814A(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8814A(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8814A(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8814A(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8814A(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8814A(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8814A(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8814A(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8814A(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_P_AID_8814A(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8814A(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8814A(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8814A(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8814A(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8814A(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8814A(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8814A(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8814A(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8814A(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8814A(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8814A(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8814A(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8814A(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8814A(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8814A(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8814A(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8814A(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8814A(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8814A(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8814A(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8814A(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8814A(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8814A(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8814A(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8814A(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8814A(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8814A(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8814A(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8814A(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8814A(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8814A(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8814A(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8814A(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8814A(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8814A(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8814A(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8814A(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8814A(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8814A(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8814A(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8814A(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8814A(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8814A(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8814A(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8814A(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8814A(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8814A(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8814A(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8814A(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_8814A(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_8814A(txdesc) GET_TX_DESC_TXPWR_OFSET(txdesc) +#define SET_TX_DESC_TX_ANT_8814A(txdesc, value) \ + SET_TX_DESC_TX_ANT(txdesc, value) +#define GET_TX_DESC_TX_ANT_8814A(txdesc) GET_TX_DESC_TX_ANT(txdesc) +#define SET_TX_DESC_PORT_ID_8814A(txdesc, value) \ + SET_TX_DESC_PORT_ID(txdesc, value) +#define GET_TX_DESC_PORT_ID_8814A(txdesc) GET_TX_DESC_PORT_ID(txdesc) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_8814A(txdesc, value) \ + SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN_8814A(txdesc) \ + GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) +#define SET_TX_DESC_RTS_SC_8814A(txdesc, value) \ + SET_TX_DESC_RTS_SC(txdesc, value) +#define GET_TX_DESC_RTS_SC_8814A(txdesc) GET_TX_DESC_RTS_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8814A(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8814A(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8814A(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8814A(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8814A(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8814A(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8814A(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8814A(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8814A(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8814A(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8814A(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8814A(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8814A(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8814A(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANTSEL_D_8814A(txdesc, value) \ + SET_TX_DESC_ANTSEL_D(txdesc, value) +#define GET_TX_DESC_ANTSEL_D_8814A(txdesc) GET_TX_DESC_ANTSEL_D(txdesc) +#define SET_TX_DESC_ANT_MAPD_8814A(txdesc, value) \ + SET_TX_DESC_ANT_MAPD(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8814A(txdesc) GET_TX_DESC_ANT_MAPD(txdesc) +#define SET_TX_DESC_ANT_MAPC_8814A(txdesc, value) \ + SET_TX_DESC_ANT_MAPC(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8814A(txdesc) GET_TX_DESC_ANT_MAPC(txdesc) +#define SET_TX_DESC_ANT_MAPB_8814A(txdesc, value) \ + SET_TX_DESC_ANT_MAPB(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8814A(txdesc) GET_TX_DESC_ANT_MAPB(txdesc) +#define SET_TX_DESC_ANT_MAPA_8814A(txdesc, value) \ + SET_TX_DESC_ANT_MAPA(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8814A(txdesc) GET_TX_DESC_ANT_MAPA(txdesc) +#define SET_TX_DESC_ANTSEL_C_8814A(txdesc, value) \ + SET_TX_DESC_ANTSEL_C(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8814A(txdesc) GET_TX_DESC_ANTSEL_C(txdesc) +#define SET_TX_DESC_ANTSEL_B_8814A(txdesc, value) \ + SET_TX_DESC_ANTSEL_B(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8814A(txdesc) GET_TX_DESC_ANTSEL_B(txdesc) +#define SET_TX_DESC_ANTSEL_A_8814A(txdesc, value) \ + SET_TX_DESC_ANTSEL_A(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8814A(txdesc) GET_TX_DESC_ANTSEL_A(txdesc) +#define SET_TX_DESC_MBSSID_8814A(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8814A(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SW_DEFINE_8814A(txdesc, value) \ + SET_TX_DESC_SW_DEFINE(txdesc, value) +#define GET_TX_DESC_SW_DEFINE_8814A(txdesc) GET_TX_DESC_SW_DEFINE(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8814A(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8814A(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_FINAL_DATA_RATE_8814A(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8814A(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_NTX_MAP_8814A(txdesc, value) \ + SET_TX_DESC_NTX_MAP(txdesc, value) +#define GET_TX_DESC_NTX_MAP_8814A(txdesc) GET_TX_DESC_NTX_MAP(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8814A(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8814A(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8814A(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8814A(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8814A(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8814A(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP_8814A(txdesc, value) \ + SET_TX_DESC_TXWIFI_CP(txdesc, value) +#define GET_TX_DESC_TXWIFI_CP_8814A(txdesc) GET_TX_DESC_TXWIFI_CP(txdesc) +#define SET_TX_DESC_MAC_CP_8814A(txdesc, value) \ + SET_TX_DESC_MAC_CP(txdesc, value) +#define GET_TX_DESC_MAC_CP_8814A(txdesc) GET_TX_DESC_MAC_CP(txdesc) +#define SET_TX_DESC_STW_PKTRE_DIS_8814A(txdesc, value) \ + SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) +#define GET_TX_DESC_STW_PKTRE_DIS_8814A(txdesc) \ + GET_TX_DESC_STW_PKTRE_DIS(txdesc) +#define SET_TX_DESC_STW_RB_DIS_8814A(txdesc, value) \ + SET_TX_DESC_STW_RB_DIS(txdesc, value) +#define GET_TX_DESC_STW_RB_DIS_8814A(txdesc) GET_TX_DESC_STW_RB_DIS(txdesc) +#define SET_TX_DESC_STW_RATE_DIS_8814A(txdesc, value) \ + SET_TX_DESC_STW_RATE_DIS(txdesc, value) +#define GET_TX_DESC_STW_RATE_DIS_8814A(txdesc) GET_TX_DESC_STW_RATE_DIS(txdesc) +#define SET_TX_DESC_STW_ANT_DIS_8814A(txdesc, value) \ + SET_TX_DESC_STW_ANT_DIS(txdesc, value) +#define GET_TX_DESC_STW_ANT_DIS_8814A(txdesc) GET_TX_DESC_STW_ANT_DIS(txdesc) +#define SET_TX_DESC_STW_EN_8814A(txdesc, value) \ + SET_TX_DESC_STW_EN(txdesc, value) +#define GET_TX_DESC_STW_EN_8814A(txdesc) GET_TX_DESC_STW_EN(txdesc) +#define SET_TX_DESC_SMH_EN_8814A(txdesc, value) \ + SET_TX_DESC_SMH_EN(txdesc, value) +#define GET_TX_DESC_SMH_EN_8814A(txdesc) GET_TX_DESC_SMH_EN(txdesc) +#define SET_TX_DESC_TAILPAGE_L_8814A(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8814A(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8814A(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8814A(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8814A(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8814A(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_8814A(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_8814A(txdesc) GET_TX_DESC_EN_HWSEQ(txdesc) +#define SET_TX_DESC_EN_HWEXSEQ_8814A(txdesc, value) \ + SET_TX_DESC_EN_HWEXSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWEXSEQ_8814A(txdesc) GET_TX_DESC_EN_HWEXSEQ(txdesc) +#define SET_TX_DESC_DATA_RC_8814A(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8814A(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8814A(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8814A(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8814A(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8814A(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H_8814A(txdesc, value) \ + SET_TX_DESC_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_TAILPAGE_H_8814A(txdesc) GET_TX_DESC_TAILPAGE_H(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_H_8814A(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_H_8814A(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_H(txdesc) +#define SET_TX_DESC_SW_SEQ_8814A(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8814A(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_TXBF_PATH_8814A(txdesc, value) \ + SET_TX_DESC_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_TXBF_PATH_8814A(txdesc) GET_TX_DESC_TXBF_PATH(txdesc) +#define SET_TX_DESC_PADDING_LEN_8814A(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8814A(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8814A(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8814A(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#endif + +#if (HALMAC_8822B_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ_8822B(txdesc, value) \ + SET_TX_DESC_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_DISQSELSEQ_8822B(txdesc) GET_TX_DESC_DISQSELSEQ(txdesc) +#define SET_TX_DESC_GF_8822B(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8822B(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8822B(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8822B(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_BCNPKT_TSF_CTRL_8822B(txdesc, value) \ + SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) +#define GET_TX_DESC_BCNPKT_TSF_CTRL_8822B(txdesc) \ + GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8822B(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8822B(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_LS_8822B(txdesc, value) SET_TX_DESC_LS(txdesc, value) +#define GET_TX_DESC_LS_8822B(txdesc) GET_TX_DESC_LS(txdesc) +#define SET_TX_DESC_HTC_8822B(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8822B(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8822B(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8822B(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8822B(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8822B(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8822B(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8822B(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_MOREDATA_8822B(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8822B(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8822B(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8822B(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8822B(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8822B(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8822B(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8822B(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8822B(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8822B(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8822B(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8822B(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8822B(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8822B(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8822B(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8822B(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8822B(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8822B(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_MACID_8822B(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8822B(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_HW_AES_IV_8822B(txdesc, value) \ + SET_TX_DESC_HW_AES_IV(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8822B(txdesc) GET_TX_DESC_HW_AES_IV(txdesc) +#define SET_TX_DESC_FTM_EN_8822B(txdesc, value) \ + SET_TX_DESC_FTM_EN(txdesc, value) +#define GET_TX_DESC_FTM_EN_8822B(txdesc) GET_TX_DESC_FTM_EN(txdesc) +#define SET_TX_DESC_G_ID_8822B(txdesc, value) SET_TX_DESC_G_ID(txdesc, value) +#define GET_TX_DESC_G_ID_8822B(txdesc) GET_TX_DESC_G_ID(txdesc) +#define SET_TX_DESC_BT_NULL_8822B(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8822B(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8822B(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8822B(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8822B(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8822B(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8822B(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8822B(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8822B(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8822B(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8822B(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8822B(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8822B(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8822B(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8822B(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8822B(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8822B(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8822B(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8822B(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8822B(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8822B(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8822B(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_TRI_FRAME_8822B(txdesc, value) \ + SET_TX_DESC_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_TRI_FRAME_8822B(txdesc) GET_TX_DESC_TRI_FRAME(txdesc) +#define SET_TX_DESC_P_AID_8822B(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8822B(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8822B(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8822B(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8822B(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8822B(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8822B(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8822B(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8822B(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8822B(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8822B(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8822B(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8822B(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8822B(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8822B(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8822B(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8822B(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8822B(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8822B(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8822B(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8822B(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8822B(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8822B(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8822B(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8822B(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8822B(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8822B(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8822B(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8822B(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8822B(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8822B(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8822B(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8822B(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8822B(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8822B(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8822B(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8822B(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8822B(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8822B(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8822B(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8822B(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8822B(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8822B(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8822B(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8822B(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8822B(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8822B(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8822B(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8822B(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8822B(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_8822B(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_8822B(txdesc) GET_TX_DESC_TXPWR_OFSET(txdesc) +#define SET_TX_DESC_TX_ANT_8822B(txdesc, value) \ + SET_TX_DESC_TX_ANT(txdesc, value) +#define GET_TX_DESC_TX_ANT_8822B(txdesc) GET_TX_DESC_TX_ANT(txdesc) +#define SET_TX_DESC_PORT_ID_8822B(txdesc, value) \ + SET_TX_DESC_PORT_ID(txdesc, value) +#define GET_TX_DESC_PORT_ID_8822B(txdesc) GET_TX_DESC_PORT_ID(txdesc) +#define SET_TX_DESC_MULTIPLE_PORT_8822B(txdesc, value) \ + SET_TX_DESC_MULTIPLE_PORT(txdesc, value) +#define GET_TX_DESC_MULTIPLE_PORT_8822B(txdesc) \ + GET_TX_DESC_MULTIPLE_PORT(txdesc) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_8822B(txdesc, value) \ + SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN_8822B(txdesc) \ + GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) +#define SET_TX_DESC_SIGNALING_TA_PKT_SC_8822B(txdesc, value) \ + SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc, value) +#define GET_TX_DESC_SIGNALING_TA_PKT_SC_8822B(txdesc) \ + GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8822B(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8822B(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8822B(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8822B(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8822B(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8822B(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8822B(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8822B(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8822B(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8822B(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8822B(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8822B(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8822B(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8822B(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANTSEL_D_8822B(txdesc, value) \ + SET_TX_DESC_ANTSEL_D(txdesc, value) +#define GET_TX_DESC_ANTSEL_D_8822B(txdesc) GET_TX_DESC_ANTSEL_D(txdesc) +#define SET_TX_DESC_ANT_MAPD_8822B(txdesc, value) \ + SET_TX_DESC_ANT_MAPD(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8822B(txdesc) GET_TX_DESC_ANT_MAPD(txdesc) +#define SET_TX_DESC_ANT_MAPC_8822B(txdesc, value) \ + SET_TX_DESC_ANT_MAPC(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8822B(txdesc) GET_TX_DESC_ANT_MAPC(txdesc) +#define SET_TX_DESC_ANT_MAPB_8822B(txdesc, value) \ + SET_TX_DESC_ANT_MAPB(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8822B(txdesc) GET_TX_DESC_ANT_MAPB(txdesc) +#define SET_TX_DESC_ANT_MAPA_8822B(txdesc, value) \ + SET_TX_DESC_ANT_MAPA(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8822B(txdesc) GET_TX_DESC_ANT_MAPA(txdesc) +#define SET_TX_DESC_ANTSEL_C_8822B(txdesc, value) \ + SET_TX_DESC_ANTSEL_C(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8822B(txdesc) GET_TX_DESC_ANTSEL_C(txdesc) +#define SET_TX_DESC_ANTSEL_B_8822B(txdesc, value) \ + SET_TX_DESC_ANTSEL_B(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8822B(txdesc) GET_TX_DESC_ANTSEL_B(txdesc) +#define SET_TX_DESC_ANTSEL_A_8822B(txdesc, value) \ + SET_TX_DESC_ANTSEL_A(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8822B(txdesc) GET_TX_DESC_ANTSEL_A(txdesc) +#define SET_TX_DESC_MBSSID_8822B(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8822B(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SW_DEFINE_8822B(txdesc, value) \ + SET_TX_DESC_SW_DEFINE(txdesc, value) +#define GET_TX_DESC_SW_DEFINE_8822B(txdesc) GET_TX_DESC_SW_DEFINE(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8822B(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8822B(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_FINAL_DATA_RATE_8822B(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8822B(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_NTX_MAP_8822B(txdesc, value) \ + SET_TX_DESC_NTX_MAP(txdesc, value) +#define GET_TX_DESC_NTX_MAP_8822B(txdesc) GET_TX_DESC_NTX_MAP(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8822B(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8822B(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8822B(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8822B(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8822B(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8822B(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP_8822B(txdesc, value) \ + SET_TX_DESC_TXWIFI_CP(txdesc, value) +#define GET_TX_DESC_TXWIFI_CP_8822B(txdesc) GET_TX_DESC_TXWIFI_CP(txdesc) +#define SET_TX_DESC_MAC_CP_8822B(txdesc, value) \ + SET_TX_DESC_MAC_CP(txdesc, value) +#define GET_TX_DESC_MAC_CP_8822B(txdesc) GET_TX_DESC_MAC_CP(txdesc) +#define SET_TX_DESC_STW_PKTRE_DIS_8822B(txdesc, value) \ + SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) +#define GET_TX_DESC_STW_PKTRE_DIS_8822B(txdesc) \ + GET_TX_DESC_STW_PKTRE_DIS(txdesc) +#define SET_TX_DESC_STW_RB_DIS_8822B(txdesc, value) \ + SET_TX_DESC_STW_RB_DIS(txdesc, value) +#define GET_TX_DESC_STW_RB_DIS_8822B(txdesc) GET_TX_DESC_STW_RB_DIS(txdesc) +#define SET_TX_DESC_STW_RATE_DIS_8822B(txdesc, value) \ + SET_TX_DESC_STW_RATE_DIS(txdesc, value) +#define GET_TX_DESC_STW_RATE_DIS_8822B(txdesc) GET_TX_DESC_STW_RATE_DIS(txdesc) +#define SET_TX_DESC_STW_ANT_DIS_8822B(txdesc, value) \ + SET_TX_DESC_STW_ANT_DIS(txdesc, value) +#define GET_TX_DESC_STW_ANT_DIS_8822B(txdesc) GET_TX_DESC_STW_ANT_DIS(txdesc) +#define SET_TX_DESC_STW_EN_8822B(txdesc, value) \ + SET_TX_DESC_STW_EN(txdesc, value) +#define GET_TX_DESC_STW_EN_8822B(txdesc) GET_TX_DESC_STW_EN(txdesc) +#define SET_TX_DESC_SMH_EN_8822B(txdesc, value) \ + SET_TX_DESC_SMH_EN(txdesc, value) +#define GET_TX_DESC_SMH_EN_8822B(txdesc) GET_TX_DESC_SMH_EN(txdesc) +#define SET_TX_DESC_TAILPAGE_L_8822B(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8822B(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8822B(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8822B(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8822B(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8822B(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_8822B(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_8822B(txdesc) GET_TX_DESC_EN_HWSEQ(txdesc) +#define SET_TX_DESC_EN_HWEXSEQ_8822B(txdesc, value) \ + SET_TX_DESC_EN_HWEXSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWEXSEQ_8822B(txdesc) GET_TX_DESC_EN_HWEXSEQ(txdesc) +#define SET_TX_DESC_DATA_RC_8822B(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8822B(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8822B(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8822B(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8822B(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8822B(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H_8822B(txdesc, value) \ + SET_TX_DESC_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_TAILPAGE_H_8822B(txdesc) GET_TX_DESC_TAILPAGE_H(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_H_8822B(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_H_8822B(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_H(txdesc) +#define SET_TX_DESC_SW_SEQ_8822B(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8822B(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_TXBF_PATH_8822B(txdesc, value) \ + SET_TX_DESC_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_TXBF_PATH_8822B(txdesc) GET_TX_DESC_TXBF_PATH(txdesc) +#define SET_TX_DESC_PADDING_LEN_8822B(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8822B(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8822B(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8822B(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#define SET_TX_DESC_MU_DATARATE_8822B(txdesc, value) \ + SET_TX_DESC_MU_DATARATE(txdesc, value) +#define GET_TX_DESC_MU_DATARATE_8822B(txdesc) GET_TX_DESC_MU_DATARATE(txdesc) +#define SET_TX_DESC_MU_RC_8822B(txdesc, value) SET_TX_DESC_MU_RC(txdesc, value) +#define GET_TX_DESC_MU_RC_8822B(txdesc) GET_TX_DESC_MU_RC(txdesc) +#define SET_TX_DESC_SND_PKT_SEL_8822B(txdesc, value) \ + SET_TX_DESC_SND_PKT_SEL(txdesc, value) +#define GET_TX_DESC_SND_PKT_SEL_8822B(txdesc) GET_TX_DESC_SND_PKT_SEL(txdesc) + +#endif + +#if (HALMAC_8197F_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ_8197F(txdesc, value) \ + SET_TX_DESC_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_DISQSELSEQ_8197F(txdesc) GET_TX_DESC_DISQSELSEQ(txdesc) +#define SET_TX_DESC_GF_8197F(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8197F(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8197F(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8197F(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_BCNPKT_TSF_CTRL_8197F(txdesc, value) \ + SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) +#define GET_TX_DESC_BCNPKT_TSF_CTRL_8197F(txdesc) \ + GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8197F(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8197F(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_LS_8197F(txdesc, value) SET_TX_DESC_LS(txdesc, value) +#define GET_TX_DESC_LS_8197F(txdesc) GET_TX_DESC_LS(txdesc) +#define SET_TX_DESC_HTC_8197F(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8197F(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8197F(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8197F(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8197F(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8197F(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8197F(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8197F(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_MOREDATA_8197F(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8197F(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8197F(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8197F(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8197F(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8197F(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8197F(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8197F(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8197F(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8197F(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8197F(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8197F(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8197F(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8197F(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8197F(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8197F(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8197F(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8197F(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_MACID_8197F(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8197F(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_HW_AES_IV_8197F(txdesc, value) \ + SET_TX_DESC_HW_AES_IV(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8197F(txdesc) GET_TX_DESC_HW_AES_IV(txdesc) +#define SET_TX_DESC_FTM_EN_8197F(txdesc, value) \ + SET_TX_DESC_FTM_EN(txdesc, value) +#define GET_TX_DESC_FTM_EN_8197F(txdesc) GET_TX_DESC_FTM_EN(txdesc) +#define SET_TX_DESC_G_ID_8197F(txdesc, value) SET_TX_DESC_G_ID(txdesc, value) +#define GET_TX_DESC_G_ID_8197F(txdesc) GET_TX_DESC_G_ID(txdesc) +#define SET_TX_DESC_BT_NULL_8197F(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8197F(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8197F(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8197F(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8197F(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8197F(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8197F(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8197F(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8197F(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8197F(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8197F(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8197F(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8197F(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8197F(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8197F(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8197F(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8197F(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8197F(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8197F(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8197F(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8197F(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8197F(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_TRI_FRAME_8197F(txdesc, value) \ + SET_TX_DESC_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_TRI_FRAME_8197F(txdesc) GET_TX_DESC_TRI_FRAME(txdesc) +#define SET_TX_DESC_P_AID_8197F(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8197F(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8197F(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8197F(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8197F(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8197F(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8197F(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8197F(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8197F(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8197F(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8197F(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8197F(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8197F(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8197F(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8197F(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8197F(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8197F(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8197F(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8197F(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8197F(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8197F(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8197F(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8197F(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8197F(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8197F(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8197F(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8197F(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8197F(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8197F(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8197F(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8197F(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8197F(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8197F(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8197F(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8197F(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8197F(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8197F(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8197F(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8197F(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8197F(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8197F(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8197F(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8197F(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8197F(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8197F(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8197F(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8197F(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8197F(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8197F(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8197F(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_8197F(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_8197F(txdesc) GET_TX_DESC_TXPWR_OFSET(txdesc) +#define SET_TX_DESC_TX_ANT_8197F(txdesc, value) \ + SET_TX_DESC_TX_ANT(txdesc, value) +#define GET_TX_DESC_TX_ANT_8197F(txdesc) GET_TX_DESC_TX_ANT(txdesc) +#define SET_TX_DESC_PORT_ID_8197F(txdesc, value) \ + SET_TX_DESC_PORT_ID(txdesc, value) +#define GET_TX_DESC_PORT_ID_8197F(txdesc) GET_TX_DESC_PORT_ID(txdesc) +#define SET_TX_DESC_MULTIPLE_PORT_8197F(txdesc, value) \ + SET_TX_DESC_MULTIPLE_PORT(txdesc, value) +#define GET_TX_DESC_MULTIPLE_PORT_8197F(txdesc) \ + GET_TX_DESC_MULTIPLE_PORT(txdesc) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_8197F(txdesc, value) \ + SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN_8197F(txdesc) \ + GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) +#define SET_TX_DESC_RTS_SC_8197F(txdesc, value) \ + SET_TX_DESC_RTS_SC(txdesc, value) +#define GET_TX_DESC_RTS_SC_8197F(txdesc) GET_TX_DESC_RTS_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8197F(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8197F(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8197F(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8197F(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8197F(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8197F(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8197F(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8197F(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8197F(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8197F(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8197F(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8197F(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8197F(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8197F(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANTSEL_D_8197F(txdesc, value) \ + SET_TX_DESC_ANTSEL_D(txdesc, value) +#define GET_TX_DESC_ANTSEL_D_8197F(txdesc) GET_TX_DESC_ANTSEL_D(txdesc) +#define SET_TX_DESC_ANT_MAPD_8197F(txdesc, value) \ + SET_TX_DESC_ANT_MAPD(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8197F(txdesc) GET_TX_DESC_ANT_MAPD(txdesc) +#define SET_TX_DESC_ANT_MAPC_8197F(txdesc, value) \ + SET_TX_DESC_ANT_MAPC(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8197F(txdesc) GET_TX_DESC_ANT_MAPC(txdesc) +#define SET_TX_DESC_ANT_MAPB_8197F(txdesc, value) \ + SET_TX_DESC_ANT_MAPB(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8197F(txdesc) GET_TX_DESC_ANT_MAPB(txdesc) +#define SET_TX_DESC_ANT_MAPA_8197F(txdesc, value) \ + SET_TX_DESC_ANT_MAPA(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8197F(txdesc) GET_TX_DESC_ANT_MAPA(txdesc) +#define SET_TX_DESC_ANTSEL_C_8197F(txdesc, value) \ + SET_TX_DESC_ANTSEL_C(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8197F(txdesc) GET_TX_DESC_ANTSEL_C(txdesc) +#define SET_TX_DESC_ANTSEL_B_8197F(txdesc, value) \ + SET_TX_DESC_ANTSEL_B(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8197F(txdesc) GET_TX_DESC_ANTSEL_B(txdesc) +#define SET_TX_DESC_ANTSEL_A_8197F(txdesc, value) \ + SET_TX_DESC_ANTSEL_A(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8197F(txdesc) GET_TX_DESC_ANTSEL_A(txdesc) +#define SET_TX_DESC_MBSSID_8197F(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8197F(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SW_DEFINE_8197F(txdesc, value) \ + SET_TX_DESC_SW_DEFINE(txdesc, value) +#define GET_TX_DESC_SW_DEFINE_8197F(txdesc) GET_TX_DESC_SW_DEFINE(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8197F(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8197F(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_FINAL_DATA_RATE_8197F(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8197F(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_NTX_MAP_8197F(txdesc, value) \ + SET_TX_DESC_NTX_MAP(txdesc, value) +#define GET_TX_DESC_NTX_MAP_8197F(txdesc) GET_TX_DESC_NTX_MAP(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8197F(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8197F(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8197F(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8197F(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8197F(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8197F(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP_8197F(txdesc, value) \ + SET_TX_DESC_TXWIFI_CP(txdesc, value) +#define GET_TX_DESC_TXWIFI_CP_8197F(txdesc) GET_TX_DESC_TXWIFI_CP(txdesc) +#define SET_TX_DESC_MAC_CP_8197F(txdesc, value) \ + SET_TX_DESC_MAC_CP(txdesc, value) +#define GET_TX_DESC_MAC_CP_8197F(txdesc) GET_TX_DESC_MAC_CP(txdesc) +#define SET_TX_DESC_STW_PKTRE_DIS_8197F(txdesc, value) \ + SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) +#define GET_TX_DESC_STW_PKTRE_DIS_8197F(txdesc) \ + GET_TX_DESC_STW_PKTRE_DIS(txdesc) +#define SET_TX_DESC_STW_RB_DIS_8197F(txdesc, value) \ + SET_TX_DESC_STW_RB_DIS(txdesc, value) +#define GET_TX_DESC_STW_RB_DIS_8197F(txdesc) GET_TX_DESC_STW_RB_DIS(txdesc) +#define SET_TX_DESC_STW_RATE_DIS_8197F(txdesc, value) \ + SET_TX_DESC_STW_RATE_DIS(txdesc, value) +#define GET_TX_DESC_STW_RATE_DIS_8197F(txdesc) GET_TX_DESC_STW_RATE_DIS(txdesc) +#define SET_TX_DESC_STW_ANT_DIS_8197F(txdesc, value) \ + SET_TX_DESC_STW_ANT_DIS(txdesc, value) +#define GET_TX_DESC_STW_ANT_DIS_8197F(txdesc) GET_TX_DESC_STW_ANT_DIS(txdesc) +#define SET_TX_DESC_STW_EN_8197F(txdesc, value) \ + SET_TX_DESC_STW_EN(txdesc, value) +#define GET_TX_DESC_STW_EN_8197F(txdesc) GET_TX_DESC_STW_EN(txdesc) +#define SET_TX_DESC_SMH_EN_8197F(txdesc, value) \ + SET_TX_DESC_SMH_EN(txdesc, value) +#define GET_TX_DESC_SMH_EN_8197F(txdesc) GET_TX_DESC_SMH_EN(txdesc) +#define SET_TX_DESC_TAILPAGE_L_8197F(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8197F(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8197F(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8197F(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8197F(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8197F(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_8197F(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_8197F(txdesc) GET_TX_DESC_EN_HWSEQ(txdesc) +#define SET_TX_DESC_EN_HWEXSEQ_8197F(txdesc, value) \ + SET_TX_DESC_EN_HWEXSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWEXSEQ_8197F(txdesc) GET_TX_DESC_EN_HWEXSEQ(txdesc) +#define SET_TX_DESC_DATA_RC_8197F(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8197F(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8197F(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8197F(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8197F(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8197F(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H_8197F(txdesc, value) \ + SET_TX_DESC_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_TAILPAGE_H_8197F(txdesc) GET_TX_DESC_TAILPAGE_H(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_H_8197F(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_H_8197F(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_H(txdesc) +#define SET_TX_DESC_SW_SEQ_8197F(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8197F(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_TXBF_PATH_8197F(txdesc, value) \ + SET_TX_DESC_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_TXBF_PATH_8197F(txdesc) GET_TX_DESC_TXBF_PATH(txdesc) +#define SET_TX_DESC_PADDING_LEN_8197F(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8197F(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8197F(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8197F(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#endif + +#if (HALMAC_8821C_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ_8821C(txdesc, value) \ + SET_TX_DESC_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_DISQSELSEQ_8821C(txdesc) GET_TX_DESC_DISQSELSEQ(txdesc) +#define SET_TX_DESC_GF_8821C(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8821C(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8821C(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8821C(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_BCNPKT_TSF_CTRL_8821C(txdesc, value) \ + SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) +#define GET_TX_DESC_BCNPKT_TSF_CTRL_8821C(txdesc) \ + GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8821C(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8821C(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_LS_8821C(txdesc, value) SET_TX_DESC_LS(txdesc, value) +#define GET_TX_DESC_LS_8821C(txdesc) GET_TX_DESC_LS(txdesc) +#define SET_TX_DESC_HTC_8821C(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8821C(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8821C(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8821C(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8821C(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8821C(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8821C(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8821C(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_MOREDATA_8821C(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8821C(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8821C(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8821C(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8821C(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8821C(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8821C(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8821C(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8821C(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8821C(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8821C(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8821C(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8821C(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8821C(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8821C(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8821C(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8821C(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8821C(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_MACID_8821C(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8821C(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_HW_AES_IV_8821C(txdesc, value) \ + SET_TX_DESC_HW_AES_IV(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8821C(txdesc) GET_TX_DESC_HW_AES_IV(txdesc) +#define SET_TX_DESC_FTM_EN_8821C(txdesc, value) \ + SET_TX_DESC_FTM_EN(txdesc, value) +#define GET_TX_DESC_FTM_EN_8821C(txdesc) GET_TX_DESC_FTM_EN(txdesc) +#define SET_TX_DESC_G_ID_8821C(txdesc, value) SET_TX_DESC_G_ID(txdesc, value) +#define GET_TX_DESC_G_ID_8821C(txdesc) GET_TX_DESC_G_ID(txdesc) +#define SET_TX_DESC_BT_NULL_8821C(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8821C(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8821C(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8821C(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8821C(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8821C(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8821C(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8821C(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8821C(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8821C(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8821C(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8821C(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8821C(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8821C(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8821C(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8821C(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8821C(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8821C(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8821C(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8821C(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8821C(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8821C(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_TRI_FRAME_8821C(txdesc, value) \ + SET_TX_DESC_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_TRI_FRAME_8821C(txdesc) GET_TX_DESC_TRI_FRAME(txdesc) +#define SET_TX_DESC_P_AID_8821C(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8821C(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8821C(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8821C(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8821C(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8821C(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8821C(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8821C(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8821C(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8821C(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8821C(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8821C(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8821C(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8821C(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8821C(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8821C(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8821C(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8821C(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8821C(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8821C(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8821C(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8821C(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8821C(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8821C(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8821C(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8821C(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8821C(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8821C(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8821C(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8821C(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8821C(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8821C(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8821C(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8821C(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8821C(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8821C(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8821C(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8821C(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8821C(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8821C(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8821C(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8821C(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8821C(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8821C(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8821C(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8821C(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8821C(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8821C(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8821C(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8821C(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_8821C(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_8821C(txdesc) GET_TX_DESC_TXPWR_OFSET(txdesc) +#define SET_TX_DESC_TX_ANT_8821C(txdesc, value) \ + SET_TX_DESC_TX_ANT(txdesc, value) +#define GET_TX_DESC_TX_ANT_8821C(txdesc) GET_TX_DESC_TX_ANT(txdesc) +#define SET_TX_DESC_PORT_ID_8821C(txdesc, value) \ + SET_TX_DESC_PORT_ID(txdesc, value) +#define GET_TX_DESC_PORT_ID_8821C(txdesc) GET_TX_DESC_PORT_ID(txdesc) +#define SET_TX_DESC_MULTIPLE_PORT_8821C(txdesc, value) \ + SET_TX_DESC_MULTIPLE_PORT(txdesc, value) +#define GET_TX_DESC_MULTIPLE_PORT_8821C(txdesc) \ + GET_TX_DESC_MULTIPLE_PORT(txdesc) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_8821C(txdesc, value) \ + SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN_8821C(txdesc) \ + GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) +#define SET_TX_DESC_SIGNALING_TA_PKT_SC_8821C(txdesc, value) \ + SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc, value) +#define GET_TX_DESC_SIGNALING_TA_PKT_SC_8821C(txdesc) \ + GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8821C(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8821C(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8821C(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8821C(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8821C(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8821C(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8821C(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8821C(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8821C(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8821C(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8821C(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8821C(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8821C(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8821C(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANTSEL_D_8821C(txdesc, value) \ + SET_TX_DESC_ANTSEL_D(txdesc, value) +#define GET_TX_DESC_ANTSEL_D_8821C(txdesc) GET_TX_DESC_ANTSEL_D(txdesc) +#define SET_TX_DESC_ANT_MAPD_8821C(txdesc, value) \ + SET_TX_DESC_ANT_MAPD(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8821C(txdesc) GET_TX_DESC_ANT_MAPD(txdesc) +#define SET_TX_DESC_ANT_MAPC_8821C(txdesc, value) \ + SET_TX_DESC_ANT_MAPC(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8821C(txdesc) GET_TX_DESC_ANT_MAPC(txdesc) +#define SET_TX_DESC_ANT_MAPB_8821C(txdesc, value) \ + SET_TX_DESC_ANT_MAPB(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8821C(txdesc) GET_TX_DESC_ANT_MAPB(txdesc) +#define SET_TX_DESC_ANT_MAPA_8821C(txdesc, value) \ + SET_TX_DESC_ANT_MAPA(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8821C(txdesc) GET_TX_DESC_ANT_MAPA(txdesc) +#define SET_TX_DESC_ANTSEL_C_8821C(txdesc, value) \ + SET_TX_DESC_ANTSEL_C(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8821C(txdesc) GET_TX_DESC_ANTSEL_C(txdesc) +#define SET_TX_DESC_ANTSEL_B_8821C(txdesc, value) \ + SET_TX_DESC_ANTSEL_B(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8821C(txdesc) GET_TX_DESC_ANTSEL_B(txdesc) +#define SET_TX_DESC_ANTSEL_A_8821C(txdesc, value) \ + SET_TX_DESC_ANTSEL_A(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8821C(txdesc) GET_TX_DESC_ANTSEL_A(txdesc) +#define SET_TX_DESC_MBSSID_8821C(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8821C(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SW_DEFINE_8821C(txdesc, value) \ + SET_TX_DESC_SW_DEFINE(txdesc, value) +#define GET_TX_DESC_SW_DEFINE_8821C(txdesc) GET_TX_DESC_SW_DEFINE(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8821C(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8821C(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_FINAL_DATA_RATE_8821C(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8821C(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_NTX_MAP_8821C(txdesc, value) \ + SET_TX_DESC_NTX_MAP(txdesc, value) +#define GET_TX_DESC_NTX_MAP_8821C(txdesc) GET_TX_DESC_NTX_MAP(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8821C(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8821C(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8821C(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8821C(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8821C(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8821C(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP_8821C(txdesc, value) \ + SET_TX_DESC_TXWIFI_CP(txdesc, value) +#define GET_TX_DESC_TXWIFI_CP_8821C(txdesc) GET_TX_DESC_TXWIFI_CP(txdesc) +#define SET_TX_DESC_MAC_CP_8821C(txdesc, value) \ + SET_TX_DESC_MAC_CP(txdesc, value) +#define GET_TX_DESC_MAC_CP_8821C(txdesc) GET_TX_DESC_MAC_CP(txdesc) +#define SET_TX_DESC_STW_PKTRE_DIS_8821C(txdesc, value) \ + SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) +#define GET_TX_DESC_STW_PKTRE_DIS_8821C(txdesc) \ + GET_TX_DESC_STW_PKTRE_DIS(txdesc) +#define SET_TX_DESC_STW_RB_DIS_8821C(txdesc, value) \ + SET_TX_DESC_STW_RB_DIS(txdesc, value) +#define GET_TX_DESC_STW_RB_DIS_8821C(txdesc) GET_TX_DESC_STW_RB_DIS(txdesc) +#define SET_TX_DESC_STW_RATE_DIS_8821C(txdesc, value) \ + SET_TX_DESC_STW_RATE_DIS(txdesc, value) +#define GET_TX_DESC_STW_RATE_DIS_8821C(txdesc) GET_TX_DESC_STW_RATE_DIS(txdesc) +#define SET_TX_DESC_STW_ANT_DIS_8821C(txdesc, value) \ + SET_TX_DESC_STW_ANT_DIS(txdesc, value) +#define GET_TX_DESC_STW_ANT_DIS_8821C(txdesc) GET_TX_DESC_STW_ANT_DIS(txdesc) +#define SET_TX_DESC_STW_EN_8821C(txdesc, value) \ + SET_TX_DESC_STW_EN(txdesc, value) +#define GET_TX_DESC_STW_EN_8821C(txdesc) GET_TX_DESC_STW_EN(txdesc) +#define SET_TX_DESC_SMH_EN_8821C(txdesc, value) \ + SET_TX_DESC_SMH_EN(txdesc, value) +#define GET_TX_DESC_SMH_EN_8821C(txdesc) GET_TX_DESC_SMH_EN(txdesc) +#define SET_TX_DESC_TAILPAGE_L_8821C(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8821C(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8821C(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8821C(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8821C(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8821C(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_8821C(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_8821C(txdesc) GET_TX_DESC_EN_HWSEQ(txdesc) +#define SET_TX_DESC_EN_HWEXSEQ_8821C(txdesc, value) \ + SET_TX_DESC_EN_HWEXSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWEXSEQ_8821C(txdesc) GET_TX_DESC_EN_HWEXSEQ(txdesc) +#define SET_TX_DESC_DATA_RC_8821C(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8821C(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8821C(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8821C(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8821C(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8821C(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H_8821C(txdesc, value) \ + SET_TX_DESC_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_TAILPAGE_H_8821C(txdesc) GET_TX_DESC_TAILPAGE_H(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_H_8821C(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_H_8821C(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_H(txdesc) +#define SET_TX_DESC_SW_SEQ_8821C(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8821C(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_TXBF_PATH_8821C(txdesc, value) \ + SET_TX_DESC_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_TXBF_PATH_8821C(txdesc) GET_TX_DESC_TXBF_PATH(txdesc) +#define SET_TX_DESC_PADDING_LEN_8821C(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8821C(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8821C(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8821C(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#define SET_TX_DESC_MU_DATARATE_8821C(txdesc, value) \ + SET_TX_DESC_MU_DATARATE(txdesc, value) +#define GET_TX_DESC_MU_DATARATE_8821C(txdesc) GET_TX_DESC_MU_DATARATE(txdesc) +#define SET_TX_DESC_MU_RC_8821C(txdesc, value) SET_TX_DESC_MU_RC(txdesc, value) +#define GET_TX_DESC_MU_RC_8821C(txdesc) GET_TX_DESC_MU_RC(txdesc) +#define SET_TX_DESC_SND_PKT_SEL_8821C(txdesc, value) \ + SET_TX_DESC_SND_PKT_SEL(txdesc, value) +#define GET_TX_DESC_SND_PKT_SEL_8821C(txdesc) GET_TX_DESC_SND_PKT_SEL(txdesc) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_IE_END_BODY_8814B(txdesc, value) \ + SET_TX_DESC_IE_END_BODY(txdesc, value) +#define GET_TX_DESC_IE_END_BODY_8814B(txdesc) GET_TX_DESC_IE_END_BODY(txdesc) +#define SET_TX_DESC_AGG_EN_8814B(txdesc, value) \ + SET_TX_DESC_AGG_EN_V1(txdesc, value) +#define GET_TX_DESC_AGG_EN_8814B(txdesc) GET_TX_DESC_AGG_EN_V1(txdesc) +#define SET_TX_DESC_BK_8814B(txdesc, value) SET_TX_DESC_BK_V1(txdesc, value) +#define GET_TX_DESC_BK_8814B(txdesc) GET_TX_DESC_BK_V1(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8814B(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET_V1(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8814B(txdesc) GET_TX_DESC_PKT_OFFSET_V1(txdesc) +#define SET_TX_DESC_OFFSET_8814B(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8814B(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8814B(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8814B(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_AMSDU_8814B(txdesc, value) SET_TX_DESC_AMSDU(txdesc, value) +#define GET_TX_DESC_AMSDU_8814B(txdesc) GET_TX_DESC_AMSDU(txdesc) +#define SET_TX_DESC_HW_AES_IV_8814B(txdesc, value) \ + SET_TX_DESC_HW_AES_IV_V1(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8814B(txdesc) GET_TX_DESC_HW_AES_IV_V1(txdesc) +#define SET_TX_DESC_MHR_CP_8814B(txdesc, value) \ + SET_TX_DESC_MHR_CP(txdesc, value) +#define GET_TX_DESC_MHR_CP_8814B(txdesc) GET_TX_DESC_MHR_CP(txdesc) +#define SET_TX_DESC_SMH_EN_8814B(txdesc, value) \ + SET_TX_DESC_SMH_EN_V1(txdesc, value) +#define GET_TX_DESC_SMH_EN_8814B(txdesc) GET_TX_DESC_SMH_EN_V1(txdesc) +#define SET_TX_DESC_SMH_CAM_8814B(txdesc, value) \ + SET_TX_DESC_SMH_CAM(txdesc, value) +#define GET_TX_DESC_SMH_CAM_8814B(txdesc) GET_TX_DESC_SMH_CAM(txdesc) +#define SET_TX_DESC_EXT_EDCA_8814B(txdesc, value) \ + SET_TX_DESC_EXT_EDCA(txdesc, value) +#define GET_TX_DESC_EXT_EDCA_8814B(txdesc) GET_TX_DESC_EXT_EDCA(txdesc) +#define SET_TX_DESC_QSEL_8814B(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8814B(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_MACID_8814B(txdesc, value) \ + SET_TX_DESC_MACID_V1(txdesc, value) +#define GET_TX_DESC_MACID_8814B(txdesc) GET_TX_DESC_MACID_V1(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_CHK_EN_8814B(txdesc, value) \ + SET_TX_DESC_CHK_EN_V1(txdesc, value) +#define GET_TX_DESC_CHK_EN_8814B(txdesc) GET_TX_DESC_CHK_EN_V1(txdesc) +#define SET_TX_DESC_DMA_PRI_8814B(txdesc, value) \ + SET_TX_DESC_DMA_PRI(txdesc, value) +#define GET_TX_DESC_DMA_PRI_8814B(txdesc) GET_TX_DESC_DMA_PRI(txdesc) +#define SET_TX_DESC_MAX_AMSDU_MODE_8814B(txdesc, value) \ + SET_TX_DESC_MAX_AMSDU_MODE(txdesc, value) +#define GET_TX_DESC_MAX_AMSDU_MODE_8814B(txdesc) \ + GET_TX_DESC_MAX_AMSDU_MODE(txdesc) +#define SET_TX_DESC_DMA_TXAGG_NUM_8814B(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM_V1(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8814B(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM_V1(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8814B(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM_V1(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8814B(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM_V1(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_OFFLOAD_SIZE_8814B(txdesc, value) \ + SET_TX_DESC_OFFLOAD_SIZE(txdesc, value) +#define GET_TX_DESC_OFFLOAD_SIZE_8814B(txdesc) GET_TX_DESC_OFFLOAD_SIZE(txdesc) +#define SET_TX_DESC_CHANNEL_DMA_8814B(txdesc, value) \ + SET_TX_DESC_CHANNEL_DMA(txdesc, value) +#define GET_TX_DESC_CHANNEL_DMA_8814B(txdesc) GET_TX_DESC_CHANNEL_DMA(txdesc) +#define SET_TX_DESC_IE_CNT_8814B(txdesc, value) \ + SET_TX_DESC_IE_CNT(txdesc, value) +#define GET_TX_DESC_IE_CNT_8814B(txdesc) GET_TX_DESC_IE_CNT(txdesc) +#define SET_TX_DESC_IE_CNT_EN_8814B(txdesc, value) \ + SET_TX_DESC_IE_CNT_EN(txdesc, value) +#define GET_TX_DESC_IE_CNT_EN_8814B(txdesc) GET_TX_DESC_IE_CNT_EN(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8814B(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN_V1(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8814B(txdesc) GET_TX_DESC_WHEADER_LEN_V1(txdesc) + +/*TXDESC_WORD4*/ + +/*TXDESC_WORD5*/ + +/*TXDESC_WORD6*/ + +/*TXDESC_WORD7*/ + +/*TXDESC_WORD8*/ + +/*TXDESC_WORD9*/ + +/*WORD10*/ + +#endif + +#if (HALMAC_8198F_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ_8198F(txdesc, value) \ + SET_TX_DESC_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_DISQSELSEQ_8198F(txdesc) GET_TX_DESC_DISQSELSEQ(txdesc) +#define SET_TX_DESC_GF_8198F(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8198F(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8198F(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8198F(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_BCNPKT_TSF_CTRL_8198F(txdesc, value) \ + SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) +#define GET_TX_DESC_BCNPKT_TSF_CTRL_8198F(txdesc) \ + GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8198F(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8198F(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_LS_8198F(txdesc, value) SET_TX_DESC_LS(txdesc, value) +#define GET_TX_DESC_LS_8198F(txdesc) GET_TX_DESC_LS(txdesc) +#define SET_TX_DESC_HTC_8198F(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8198F(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8198F(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8198F(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8198F(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8198F(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8198F(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8198F(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_HW_AES_IV_8198F(txdesc, value) \ + SET_TX_DESC_HW_AES_IV_V2(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8198F(txdesc) GET_TX_DESC_HW_AES_IV_V2(txdesc) +#define SET_TX_DESC_FTM_EN_8198F(txdesc, value) \ + SET_TX_DESC_FTM_EN_V1(txdesc, value) +#define GET_TX_DESC_FTM_EN_8198F(txdesc) GET_TX_DESC_FTM_EN_V1(txdesc) +#define SET_TX_DESC_MOREDATA_8198F(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8198F(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8198F(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8198F(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8198F(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8198F(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8198F(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8198F(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8198F(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8198F(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8198F(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8198F(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8198F(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8198F(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8198F(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8198F(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8198F(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8198F(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_SPECIAL_CW_8198F(txdesc, value) \ + SET_TX_DESC_SPECIAL_CW(txdesc, value) +#define GET_TX_DESC_SPECIAL_CW_8198F(txdesc) GET_TX_DESC_SPECIAL_CW(txdesc) +#define SET_TX_DESC_MACID_8198F(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8198F(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_ANTCEL_D_8198F(txdesc, value) \ + SET_TX_DESC_ANTCEL_D_V1(txdesc, value) +#define GET_TX_DESC_ANTCEL_D_8198F(txdesc) GET_TX_DESC_ANTCEL_D_V1(txdesc) +#define SET_TX_DESC_ANTSEL_C_8198F(txdesc, value) \ + SET_TX_DESC_ANTSEL_C_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8198F(txdesc) GET_TX_DESC_ANTSEL_C_V1(txdesc) +#define SET_TX_DESC_BT_NULL_8198F(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8198F(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8198F(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8198F(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8198F(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8198F(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8198F(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8198F(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8198F(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8198F(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8198F(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8198F(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8198F(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8198F(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8198F(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8198F(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8198F(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8198F(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8198F(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8198F(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8198F(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8198F(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_TRI_FRAME_8198F(txdesc, value) \ + SET_TX_DESC_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_TRI_FRAME_8198F(txdesc) GET_TX_DESC_TRI_FRAME(txdesc) +#define SET_TX_DESC_P_AID_8198F(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8198F(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8198F(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8198F(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8198F(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8198F(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8198F(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8198F(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8198F(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8198F(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8198F(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8198F(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8198F(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8198F(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8198F(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8198F(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8198F(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8198F(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8198F(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8198F(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8198F(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8198F(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8198F(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8198F(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8198F(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8198F(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8198F(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8198F(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8198F(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8198F(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8198F(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8198F(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8198F(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8198F(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8198F(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8198F(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8198F(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8198F(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8198F(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8198F(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8198F(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8198F(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8198F(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8198F(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8198F(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8198F(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8198F(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8198F(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8198F(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8198F(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_8198F(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_8198F(txdesc) GET_TX_DESC_TXPWR_OFSET(txdesc) +#define SET_TX_DESC_DROP_ID_8198F(txdesc, value) \ + SET_TX_DESC_DROP_ID(txdesc, value) +#define GET_TX_DESC_DROP_ID_8198F(txdesc) GET_TX_DESC_DROP_ID(txdesc) +#define SET_TX_DESC_PORT_ID_8198F(txdesc, value) \ + SET_TX_DESC_PORT_ID(txdesc, value) +#define GET_TX_DESC_PORT_ID_8198F(txdesc) GET_TX_DESC_PORT_ID(txdesc) +#define SET_TX_DESC_MULTIPLE_PORT_8198F(txdesc, value) \ + SET_TX_DESC_MULTIPLE_PORT(txdesc, value) +#define GET_TX_DESC_MULTIPLE_PORT_8198F(txdesc) \ + GET_TX_DESC_MULTIPLE_PORT(txdesc) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_8198F(txdesc, value) \ + SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN_8198F(txdesc) \ + GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) +#define SET_TX_DESC_RTS_SC_8198F(txdesc, value) \ + SET_TX_DESC_RTS_SC(txdesc, value) +#define GET_TX_DESC_RTS_SC_8198F(txdesc) GET_TX_DESC_RTS_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8198F(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8198F(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8198F(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8198F(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8198F(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8198F(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8198F(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8198F(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8198F(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8198F(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8198F(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8198F(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8198F(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8198F(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANT_MAPD_8198F(txdesc, value) \ + SET_TX_DESC_ANT_MAPD_V1(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8198F(txdesc) GET_TX_DESC_ANT_MAPD_V1(txdesc) +#define SET_TX_DESC_ANT_MAPC_8198F(txdesc, value) \ + SET_TX_DESC_ANT_MAPC_V1(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8198F(txdesc) GET_TX_DESC_ANT_MAPC_V1(txdesc) +#define SET_TX_DESC_ANT_MAPB_8198F(txdesc, value) \ + SET_TX_DESC_ANT_MAPB_V1(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8198F(txdesc) GET_TX_DESC_ANT_MAPB_V1(txdesc) +#define SET_TX_DESC_ANT_MAPA_8198F(txdesc, value) \ + SET_TX_DESC_ANT_MAPA_V1(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8198F(txdesc) GET_TX_DESC_ANT_MAPA_V1(txdesc) +#define SET_TX_DESC_ANTSEL_B_8198F(txdesc, value) \ + SET_TX_DESC_ANTSEL_B_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8198F(txdesc) GET_TX_DESC_ANTSEL_B_V1(txdesc) +#define SET_TX_DESC_ANTSEL_A_8198F(txdesc, value) \ + SET_TX_DESC_ANTSEL_A_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8198F(txdesc) GET_TX_DESC_ANTSEL_A_V1(txdesc) +#define SET_TX_DESC_MBSSID_8198F(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8198F(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SWPS_SEQ_8198F(txdesc, value) \ + SET_TX_DESC_SWPS_SEQ(txdesc, value) +#define GET_TX_DESC_SWPS_SEQ_8198F(txdesc) GET_TX_DESC_SWPS_SEQ(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8198F(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8198F(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_FINAL_DATA_RATE_8198F(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8198F(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_NTX_MAP_8198F(txdesc, value) \ + SET_TX_DESC_NTX_MAP(txdesc, value) +#define GET_TX_DESC_NTX_MAP_8198F(txdesc) GET_TX_DESC_NTX_MAP(txdesc) +#define SET_TX_DESC_ANTSEL_EN_8198F(txdesc, value) \ + SET_TX_DESC_ANTSEL_EN(txdesc, value) +#define GET_TX_DESC_ANTSEL_EN_8198F(txdesc) GET_TX_DESC_ANTSEL_EN(txdesc) +#define SET_TX_DESC_MBSSID_EX_8198F(txdesc, value) \ + SET_TX_DESC_MBSSID_EX(txdesc, value) +#define GET_TX_DESC_MBSSID_EX_8198F(txdesc) GET_TX_DESC_MBSSID_EX(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8198F(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8198F(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8198F(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8198F(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8198F(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8198F(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP_8198F(txdesc, value) \ + SET_TX_DESC_TXWIFI_CP(txdesc, value) +#define GET_TX_DESC_TXWIFI_CP_8198F(txdesc) GET_TX_DESC_TXWIFI_CP(txdesc) +#define SET_TX_DESC_MAC_CP_8198F(txdesc, value) \ + SET_TX_DESC_MAC_CP(txdesc, value) +#define GET_TX_DESC_MAC_CP_8198F(txdesc) GET_TX_DESC_MAC_CP(txdesc) +#define SET_TX_DESC_STW_PKTRE_DIS_8198F(txdesc, value) \ + SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) +#define GET_TX_DESC_STW_PKTRE_DIS_8198F(txdesc) \ + GET_TX_DESC_STW_PKTRE_DIS(txdesc) +#define SET_TX_DESC_STW_RB_DIS_8198F(txdesc, value) \ + SET_TX_DESC_STW_RB_DIS(txdesc, value) +#define GET_TX_DESC_STW_RB_DIS_8198F(txdesc) GET_TX_DESC_STW_RB_DIS(txdesc) +#define SET_TX_DESC_STW_RATE_DIS_8198F(txdesc, value) \ + SET_TX_DESC_STW_RATE_DIS(txdesc, value) +#define GET_TX_DESC_STW_RATE_DIS_8198F(txdesc) GET_TX_DESC_STW_RATE_DIS(txdesc) +#define SET_TX_DESC_STW_ANT_DIS_8198F(txdesc, value) \ + SET_TX_DESC_STW_ANT_DIS(txdesc, value) +#define GET_TX_DESC_STW_ANT_DIS_8198F(txdesc) GET_TX_DESC_STW_ANT_DIS(txdesc) +#define SET_TX_DESC_STW_EN_8198F(txdesc, value) \ + SET_TX_DESC_STW_EN(txdesc, value) +#define GET_TX_DESC_STW_EN_8198F(txdesc) GET_TX_DESC_STW_EN(txdesc) +#define SET_TX_DESC_SMH_EN_8198F(txdesc, value) \ + SET_TX_DESC_SMH_EN(txdesc, value) +#define GET_TX_DESC_SMH_EN_8198F(txdesc) GET_TX_DESC_SMH_EN(txdesc) +#define SET_TX_DESC_TAILPAGE_L_8198F(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8198F(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8198F(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8198F(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8198F(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8198F(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_8198F(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_8198F(txdesc) GET_TX_DESC_EN_HWSEQ(txdesc) +#define SET_TX_DESC_EN_HWEXSEQ_8198F(txdesc, value) \ + SET_TX_DESC_EN_HWEXSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWEXSEQ_8198F(txdesc) GET_TX_DESC_EN_HWEXSEQ(txdesc) +#define SET_TX_DESC_DATA_RC_8198F(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8198F(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8198F(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8198F(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8198F(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8198F(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H_8198F(txdesc, value) \ + SET_TX_DESC_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_TAILPAGE_H_8198F(txdesc) GET_TX_DESC_TAILPAGE_H(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_H_8198F(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_H_8198F(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_H(txdesc) +#define SET_TX_DESC_SW_SEQ_8198F(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8198F(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_TXBF_PATH_8198F(txdesc, value) \ + SET_TX_DESC_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_TXBF_PATH_8198F(txdesc) GET_TX_DESC_TXBF_PATH(txdesc) +#define SET_TX_DESC_PADDING_LEN_8198F(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8198F(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8198F(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8198F(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#endif + +#if (HALMAC_8822C_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ_8822C(txdesc, value) \ + SET_TX_DESC_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_DISQSELSEQ_8822C(txdesc) GET_TX_DESC_DISQSELSEQ(txdesc) +#define SET_TX_DESC_GF_8822C(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8822C(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8822C(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8822C(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_BCNPKT_TSF_CTRL_8822C(txdesc, value) \ + SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) +#define GET_TX_DESC_BCNPKT_TSF_CTRL_8822C(txdesc) \ + GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8822C(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8822C(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_LS_8822C(txdesc, value) SET_TX_DESC_LS(txdesc, value) +#define GET_TX_DESC_LS_8822C(txdesc) GET_TX_DESC_LS(txdesc) +#define SET_TX_DESC_HTC_8822C(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8822C(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8822C(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8822C(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8822C(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8822C(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8822C(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8822C(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_MOREDATA_8822C(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8822C(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8822C(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8822C(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8822C(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8822C(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8822C(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8822C(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8822C(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8822C(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8822C(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8822C(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8822C(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8822C(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8822C(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8822C(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8822C(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8822C(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_MACID_8822C(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8822C(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_HW_AES_IV_8822C(txdesc, value) \ + SET_TX_DESC_HW_AES_IV(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8822C(txdesc) GET_TX_DESC_HW_AES_IV(txdesc) +#define SET_TX_DESC_FTM_EN_8822C(txdesc, value) \ + SET_TX_DESC_FTM_EN(txdesc, value) +#define GET_TX_DESC_FTM_EN_8822C(txdesc) GET_TX_DESC_FTM_EN(txdesc) +#define SET_TX_DESC_G_ID_8822C(txdesc, value) SET_TX_DESC_G_ID(txdesc, value) +#define GET_TX_DESC_G_ID_8822C(txdesc) GET_TX_DESC_G_ID(txdesc) +#define SET_TX_DESC_BT_NULL_8822C(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8822C(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8822C(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8822C(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8822C(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8822C(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8822C(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8822C(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8822C(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8822C(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8822C(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8822C(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8822C(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8822C(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8822C(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8822C(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8822C(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8822C(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8822C(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8822C(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8822C(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8822C(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_TRI_FRAME_8822C(txdesc, value) \ + SET_TX_DESC_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_TRI_FRAME_8822C(txdesc) GET_TX_DESC_TRI_FRAME(txdesc) +#define SET_TX_DESC_P_AID_8822C(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8822C(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8822C(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8822C(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8822C(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8822C(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8822C(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8822C(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8822C(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8822C(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8822C(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8822C(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8822C(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8822C(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8822C(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8822C(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8822C(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8822C(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8822C(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8822C(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8822C(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8822C(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8822C(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8822C(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8822C(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8822C(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8822C(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8822C(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8822C(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8822C(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8822C(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8822C(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8822C(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8822C(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8822C(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8822C(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8822C(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8822C(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8822C(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8822C(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8822C(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8822C(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8822C(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8822C(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8822C(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8822C(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8822C(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8822C(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8822C(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8822C(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_ANTSEL_EN_8822C(txdesc, value) \ + SET_TX_DESC_ANTSEL_EN_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_EN_8822C(txdesc) GET_TX_DESC_ANTSEL_EN_V1(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_TYPE_8822C(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET_TYPE(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_TYPE_8822C(txdesc) \ + GET_TX_DESC_TXPWR_OFSET_TYPE(txdesc) +#define SET_TX_DESC_TX_ANT_8822C(txdesc, value) \ + SET_TX_DESC_TX_ANT(txdesc, value) +#define GET_TX_DESC_TX_ANT_8822C(txdesc) GET_TX_DESC_TX_ANT(txdesc) +#define SET_TX_DESC_PORT_ID_8822C(txdesc, value) \ + SET_TX_DESC_PORT_ID(txdesc, value) +#define GET_TX_DESC_PORT_ID_8822C(txdesc) GET_TX_DESC_PORT_ID(txdesc) +#define SET_TX_DESC_MULTIPLE_PORT_8822C(txdesc, value) \ + SET_TX_DESC_MULTIPLE_PORT(txdesc, value) +#define GET_TX_DESC_MULTIPLE_PORT_8822C(txdesc) \ + GET_TX_DESC_MULTIPLE_PORT(txdesc) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_8822C(txdesc, value) \ + SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN_8822C(txdesc) \ + GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) +#define SET_TX_DESC_SIGNALING_TA_PKT_SC_8822C(txdesc, value) \ + SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc, value) +#define GET_TX_DESC_SIGNALING_TA_PKT_SC_8822C(txdesc) \ + GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8822C(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8822C(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8822C(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8822C(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8822C(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8822C(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8822C(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8822C(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8822C(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8822C(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8822C(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8822C(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8822C(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8822C(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANTSEL_D_8822C(txdesc, value) \ + SET_TX_DESC_ANTSEL_D(txdesc, value) +#define GET_TX_DESC_ANTSEL_D_8822C(txdesc) GET_TX_DESC_ANTSEL_D(txdesc) +#define SET_TX_DESC_ANT_MAPD_8822C(txdesc, value) \ + SET_TX_DESC_ANT_MAPD(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8822C(txdesc) GET_TX_DESC_ANT_MAPD(txdesc) +#define SET_TX_DESC_ANT_MAPC_8822C(txdesc, value) \ + SET_TX_DESC_ANT_MAPC(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8822C(txdesc) GET_TX_DESC_ANT_MAPC(txdesc) +#define SET_TX_DESC_ANT_MAPB_8822C(txdesc, value) \ + SET_TX_DESC_ANT_MAPB(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8822C(txdesc) GET_TX_DESC_ANT_MAPB(txdesc) +#define SET_TX_DESC_ANT_MAPA_8822C(txdesc, value) \ + SET_TX_DESC_ANT_MAPA(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8822C(txdesc) GET_TX_DESC_ANT_MAPA(txdesc) +#define SET_TX_DESC_ANTSEL_C_8822C(txdesc, value) \ + SET_TX_DESC_ANTSEL_C(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8822C(txdesc) GET_TX_DESC_ANTSEL_C(txdesc) +#define SET_TX_DESC_ANTSEL_B_8822C(txdesc, value) \ + SET_TX_DESC_ANTSEL_B(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8822C(txdesc) GET_TX_DESC_ANTSEL_B(txdesc) +#define SET_TX_DESC_ANTSEL_A_8822C(txdesc, value) \ + SET_TX_DESC_ANTSEL_A(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8822C(txdesc) GET_TX_DESC_ANTSEL_A(txdesc) +#define SET_TX_DESC_MBSSID_8822C(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8822C(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SW_DEFINE_8822C(txdesc, value) \ + SET_TX_DESC_SW_DEFINE(txdesc, value) +#define GET_TX_DESC_SW_DEFINE_8822C(txdesc) GET_TX_DESC_SW_DEFINE(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8822C(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8822C(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_FINAL_DATA_RATE_8822C(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8822C(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_NTX_MAP_8822C(txdesc, value) \ + SET_TX_DESC_NTX_MAP(txdesc, value) +#define GET_TX_DESC_NTX_MAP_8822C(txdesc) GET_TX_DESC_NTX_MAP(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8822C(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8822C(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8822C(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8822C(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8822C(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8822C(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP_8822C(txdesc, value) \ + SET_TX_DESC_TXWIFI_CP(txdesc, value) +#define GET_TX_DESC_TXWIFI_CP_8822C(txdesc) GET_TX_DESC_TXWIFI_CP(txdesc) +#define SET_TX_DESC_MAC_CP_8822C(txdesc, value) \ + SET_TX_DESC_MAC_CP(txdesc, value) +#define GET_TX_DESC_MAC_CP_8822C(txdesc) GET_TX_DESC_MAC_CP(txdesc) +#define SET_TX_DESC_STW_PKTRE_DIS_8822C(txdesc, value) \ + SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) +#define GET_TX_DESC_STW_PKTRE_DIS_8822C(txdesc) \ + GET_TX_DESC_STW_PKTRE_DIS(txdesc) +#define SET_TX_DESC_STW_RB_DIS_8822C(txdesc, value) \ + SET_TX_DESC_STW_RB_DIS(txdesc, value) +#define GET_TX_DESC_STW_RB_DIS_8822C(txdesc) GET_TX_DESC_STW_RB_DIS(txdesc) +#define SET_TX_DESC_STW_RATE_DIS_8822C(txdesc, value) \ + SET_TX_DESC_STW_RATE_DIS(txdesc, value) +#define GET_TX_DESC_STW_RATE_DIS_8822C(txdesc) GET_TX_DESC_STW_RATE_DIS(txdesc) +#define SET_TX_DESC_STW_ANT_DIS_8822C(txdesc, value) \ + SET_TX_DESC_STW_ANT_DIS(txdesc, value) +#define GET_TX_DESC_STW_ANT_DIS_8822C(txdesc) GET_TX_DESC_STW_ANT_DIS(txdesc) +#define SET_TX_DESC_STW_EN_8822C(txdesc, value) \ + SET_TX_DESC_STW_EN(txdesc, value) +#define GET_TX_DESC_STW_EN_8822C(txdesc) GET_TX_DESC_STW_EN(txdesc) +#define SET_TX_DESC_SMH_EN_8822C(txdesc, value) \ + SET_TX_DESC_SMH_EN(txdesc, value) +#define GET_TX_DESC_SMH_EN_8822C(txdesc) GET_TX_DESC_SMH_EN(txdesc) +#define SET_TX_DESC_TAILPAGE_L_8822C(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8822C(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8822C(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8822C(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8822C(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8822C(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_8822C(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_8822C(txdesc) GET_TX_DESC_EN_HWSEQ(txdesc) +#define SET_TX_DESC_EN_HWEXSEQ_8822C(txdesc, value) \ + SET_TX_DESC_EN_HWEXSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWEXSEQ_8822C(txdesc) GET_TX_DESC_EN_HWEXSEQ(txdesc) +#define SET_TX_DESC_DATA_RC_8822C(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8822C(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8822C(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8822C(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8822C(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8822C(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H_8822C(txdesc, value) \ + SET_TX_DESC_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_TAILPAGE_H_8822C(txdesc) GET_TX_DESC_TAILPAGE_H(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_H_8822C(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_H_8822C(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_H(txdesc) +#define SET_TX_DESC_SW_SEQ_8822C(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8822C(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_TXBF_PATH_8822C(txdesc, value) \ + SET_TX_DESC_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_TXBF_PATH_8822C(txdesc) GET_TX_DESC_TXBF_PATH(txdesc) +#define SET_TX_DESC_PADDING_LEN_8822C(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8822C(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8822C(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8822C(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#define SET_TX_DESC_MU_DATARATE_8822C(txdesc, value) \ + SET_TX_DESC_MU_DATARATE(txdesc, value) +#define GET_TX_DESC_MU_DATARATE_8822C(txdesc) GET_TX_DESC_MU_DATARATE(txdesc) +#define SET_TX_DESC_MU_RC_8822C(txdesc, value) SET_TX_DESC_MU_RC(txdesc, value) +#define GET_TX_DESC_MU_RC_8822C(txdesc) GET_TX_DESC_MU_RC(txdesc) +#define SET_TX_DESC_SND_PKT_SEL_8822C(txdesc, value) \ + SET_TX_DESC_SND_PKT_SEL(txdesc, value) +#define GET_TX_DESC_SND_PKT_SEL_8822C(txdesc) GET_TX_DESC_SND_PKT_SEL(txdesc) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_GF_8192F(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8192F(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8192F(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8192F(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8192F(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8192F(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_HTC_8192F(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8192F(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8192F(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8192F(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8192F(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8192F(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8192F(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8192F(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_KEYID_SEL_8192F(txdesc, value) \ + SET_TX_DESC_KEYID_SEL(txdesc, value) +#define GET_TX_DESC_KEYID_SEL_8192F(txdesc) GET_TX_DESC_KEYID_SEL(txdesc) +#define SET_TX_DESC_MOREDATA_8192F(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8192F(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8192F(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8192F(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8192F(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8192F(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8192F(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8192F(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8192F(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8192F(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8192F(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8192F(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8192F(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8192F(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8192F(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8192F(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8192F(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8192F(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_MACID_8192F(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8192F(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_FTM_EN_8192F(txdesc, value) \ + SET_TX_DESC_FTM_EN(txdesc, value) +#define GET_TX_DESC_FTM_EN_8192F(txdesc) GET_TX_DESC_FTM_EN(txdesc) +#define SET_TX_DESC_G_ID_8192F(txdesc, value) SET_TX_DESC_G_ID(txdesc, value) +#define GET_TX_DESC_G_ID_8192F(txdesc) GET_TX_DESC_G_ID(txdesc) +#define SET_TX_DESC_BT_NULL_8192F(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8192F(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8192F(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8192F(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8192F(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8192F(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8192F(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8192F(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8192F(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8192F(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8192F(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8192F(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8192F(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8192F(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8192F(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8192F(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8192F(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8192F(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8192F(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8192F(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8192F(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8192F(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_TRI_FRAME_8192F(txdesc, value) \ + SET_TX_DESC_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_TRI_FRAME_8192F(txdesc) GET_TX_DESC_TRI_FRAME(txdesc) +#define SET_TX_DESC_P_AID_8192F(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8192F(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8192F(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8192F(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8192F(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8192F(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8192F(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8192F(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8192F(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8192F(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8192F(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8192F(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8192F(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8192F(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8192F(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8192F(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8192F(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8192F(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8192F(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8192F(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8192F(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8192F(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8192F(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8192F(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8192F(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8192F(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8192F(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8192F(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8192F(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8192F(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8192F(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8192F(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8192F(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8192F(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8192F(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8192F(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8192F(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8192F(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8192F(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8192F(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8192F(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8192F(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8192F(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8192F(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8192F(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8192F(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8192F(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8192F(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8192F(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8192F(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_TYPE_8192F(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET_TYPE_V1(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_TYPE_8192F(txdesc) \ + GET_TX_DESC_TXPWR_OFSET_TYPE_V1(txdesc) +#define SET_TX_DESC_TX_ANT_8192F(txdesc, value) \ + SET_TX_DESC_TX_ANT(txdesc, value) +#define GET_TX_DESC_TX_ANT_8192F(txdesc) GET_TX_DESC_TX_ANT(txdesc) +#define SET_TX_DESC_DROP_ID_8192F(txdesc, value) \ + SET_TX_DESC_DROP_ID_V1(txdesc, value) +#define GET_TX_DESC_DROP_ID_8192F(txdesc) GET_TX_DESC_DROP_ID_V1(txdesc) +#define SET_TX_DESC_PORT_ID_8192F(txdesc, value) \ + SET_TX_DESC_PORT_ID_V1(txdesc, value) +#define GET_TX_DESC_PORT_ID_8192F(txdesc) GET_TX_DESC_PORT_ID_V1(txdesc) +#define SET_TX_DESC_RTS_SC_8192F(txdesc, value) \ + SET_TX_DESC_RTS_SC(txdesc, value) +#define GET_TX_DESC_RTS_SC_8192F(txdesc) GET_TX_DESC_RTS_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8192F(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8192F(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8192F(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8192F(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8192F(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8192F(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8192F(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8192F(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8192F(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8192F(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8192F(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8192F(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8192F(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8192F(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANT_MAPC_8192F(txdesc, value) \ + SET_TX_DESC_ANT_MAPC_V2(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8192F(txdesc) GET_TX_DESC_ANT_MAPC_V2(txdesc) +#define SET_TX_DESC_ANT_MAPB_8192F(txdesc, value) \ + SET_TX_DESC_ANT_MAPB_V2(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8192F(txdesc) GET_TX_DESC_ANT_MAPB_V2(txdesc) +#define SET_TX_DESC_ANT_MAPA_8192F(txdesc, value) \ + SET_TX_DESC_ANT_MAPA_V2(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8192F(txdesc) GET_TX_DESC_ANT_MAPA_V2(txdesc) +#define SET_TX_DESC_ANTSEL_D_8192F(txdesc, value) \ + SET_TX_DESC_ANTSEL_D_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_D_8192F(txdesc) GET_TX_DESC_ANTSEL_D_V1(txdesc) +#define SET_TX_DESC_ANTSEL_C_8192F(txdesc, value) \ + SET_TX_DESC_ANTSEL_C_V2(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8192F(txdesc) GET_TX_DESC_ANTSEL_C_V2(txdesc) +#define SET_TX_DESC_ANTSEL_B_8192F(txdesc, value) \ + SET_TX_DESC_ANTSEL_B_V2(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8192F(txdesc) GET_TX_DESC_ANTSEL_B_V2(txdesc) +#define SET_TX_DESC_ANTSEL_A_8192F(txdesc, value) \ + SET_TX_DESC_ANTSEL_A_V2(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8192F(txdesc) GET_TX_DESC_ANTSEL_A_V2(txdesc) +#define SET_TX_DESC_MBSSID_8192F(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8192F(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SWPS_SEQ_8192F(txdesc, value) \ + SET_TX_DESC_SWPS_SEQ(txdesc, value) +#define GET_TX_DESC_SWPS_SEQ_8192F(txdesc) GET_TX_DESC_SWPS_SEQ(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8192F(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8192F(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_ANT_MAPD_8192F(txdesc, value) \ + SET_TX_DESC_ANT_MAPD_V2(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8192F(txdesc) GET_TX_DESC_ANT_MAPD_V2(txdesc) +#define SET_TX_DESC_ANTSEL_EN_8192F(txdesc, value) \ + SET_TX_DESC_ANTSEL_EN_V2(txdesc, value) +#define GET_TX_DESC_ANTSEL_EN_8192F(txdesc) GET_TX_DESC_ANTSEL_EN_V2(txdesc) +#define SET_TX_DESC_MBSSID_EX_8192F(txdesc, value) \ + SET_TX_DESC_MBSSID_EX_V1(txdesc, value) +#define GET_TX_DESC_MBSSID_EX_8192F(txdesc) GET_TX_DESC_MBSSID_EX_V1(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8192F(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8192F(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8192F(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8192F(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8192F(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8192F(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TAILPAGE_L_8192F(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8192F(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8192F(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8192F(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8192F(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8192F(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_8192F(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_8192F(txdesc) GET_TX_DESC_EN_HWSEQ(txdesc) +#define SET_TX_DESC_DATA_RC_8192F(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8192F(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8192F(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8192F(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8192F(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8192F(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_FINAL_DATA_RATE_8192F(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE_V1(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8192F(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE_V1(txdesc) +#define SET_TX_DESC_SW_SEQ_8192F(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8192F(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_PADDING_LEN_8192F(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8192F(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8192F(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8192F(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ_8812F(txdesc, value) \ + SET_TX_DESC_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_DISQSELSEQ_8812F(txdesc) GET_TX_DESC_DISQSELSEQ(txdesc) +#define SET_TX_DESC_GF_8812F(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8812F(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8812F(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8812F(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_BCNPKT_TSF_CTRL_8812F(txdesc, value) \ + SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) +#define GET_TX_DESC_BCNPKT_TSF_CTRL_8812F(txdesc) \ + GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8812F(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8812F(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_LS_8812F(txdesc, value) SET_TX_DESC_LS(txdesc, value) +#define GET_TX_DESC_LS_8812F(txdesc) GET_TX_DESC_LS(txdesc) +#define SET_TX_DESC_HTC_8812F(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8812F(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8812F(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8812F(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8812F(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8812F(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8812F(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8812F(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_MOREDATA_8812F(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8812F(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8812F(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8812F(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8812F(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8812F(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8812F(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8812F(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8812F(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8812F(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8812F(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8812F(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8812F(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8812F(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8812F(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8812F(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8812F(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8812F(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_MACID_8812F(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8812F(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_HW_AES_IV_8812F(txdesc, value) \ + SET_TX_DESC_HW_AES_IV(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8812F(txdesc) GET_TX_DESC_HW_AES_IV(txdesc) +#define SET_TX_DESC_FTM_EN_8812F(txdesc, value) \ + SET_TX_DESC_FTM_EN(txdesc, value) +#define GET_TX_DESC_FTM_EN_8812F(txdesc) GET_TX_DESC_FTM_EN(txdesc) +#define SET_TX_DESC_G_ID_8812F(txdesc, value) SET_TX_DESC_G_ID(txdesc, value) +#define GET_TX_DESC_G_ID_8812F(txdesc) GET_TX_DESC_G_ID(txdesc) +#define SET_TX_DESC_BT_NULL_8812F(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8812F(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8812F(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8812F(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8812F(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8812F(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8812F(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8812F(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8812F(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8812F(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8812F(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8812F(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8812F(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8812F(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8812F(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8812F(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8812F(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8812F(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8812F(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8812F(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8812F(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8812F(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_TRI_FRAME_8812F(txdesc, value) \ + SET_TX_DESC_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_TRI_FRAME_8812F(txdesc) GET_TX_DESC_TRI_FRAME(txdesc) +#define SET_TX_DESC_P_AID_8812F(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8812F(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8812F(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8812F(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8812F(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8812F(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8812F(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8812F(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8812F(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8812F(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8812F(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8812F(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8812F(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8812F(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8812F(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8812F(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8812F(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8812F(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8812F(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8812F(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8812F(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8812F(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8812F(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8812F(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8812F(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8812F(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8812F(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8812F(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8812F(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8812F(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8812F(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8812F(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8812F(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8812F(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8812F(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8812F(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8812F(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8812F(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8812F(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8812F(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8812F(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8812F(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8812F(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8812F(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8812F(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8812F(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8812F(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8812F(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8812F(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8812F(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_ANTSEL_EN_8812F(txdesc, value) \ + SET_TX_DESC_ANTSEL_EN_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_EN_8812F(txdesc) GET_TX_DESC_ANTSEL_EN_V1(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_TYPE_8812F(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET_TYPE(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_TYPE_8812F(txdesc) \ + GET_TX_DESC_TXPWR_OFSET_TYPE(txdesc) +#define SET_TX_DESC_TX_ANT_8812F(txdesc, value) \ + SET_TX_DESC_TX_ANT(txdesc, value) +#define GET_TX_DESC_TX_ANT_8812F(txdesc) GET_TX_DESC_TX_ANT(txdesc) +#define SET_TX_DESC_PORT_ID_8812F(txdesc, value) \ + SET_TX_DESC_PORT_ID(txdesc, value) +#define GET_TX_DESC_PORT_ID_8812F(txdesc) GET_TX_DESC_PORT_ID(txdesc) +#define SET_TX_DESC_MULTIPLE_PORT_8812F(txdesc, value) \ + SET_TX_DESC_MULTIPLE_PORT(txdesc, value) +#define GET_TX_DESC_MULTIPLE_PORT_8812F(txdesc) \ + GET_TX_DESC_MULTIPLE_PORT(txdesc) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_8812F(txdesc, value) \ + SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN_8812F(txdesc) \ + GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) +#define SET_TX_DESC_SIGNALING_TA_PKT_SC_8812F(txdesc, value) \ + SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc, value) +#define GET_TX_DESC_SIGNALING_TA_PKT_SC_8812F(txdesc) \ + GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8812F(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8812F(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8812F(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8812F(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8812F(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8812F(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8812F(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8812F(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8812F(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8812F(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8812F(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8812F(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8812F(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8812F(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANTSEL_D_8812F(txdesc, value) \ + SET_TX_DESC_ANTSEL_D(txdesc, value) +#define GET_TX_DESC_ANTSEL_D_8812F(txdesc) GET_TX_DESC_ANTSEL_D(txdesc) +#define SET_TX_DESC_ANT_MAPD_8812F(txdesc, value) \ + SET_TX_DESC_ANT_MAPD(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8812F(txdesc) GET_TX_DESC_ANT_MAPD(txdesc) +#define SET_TX_DESC_ANT_MAPC_8812F(txdesc, value) \ + SET_TX_DESC_ANT_MAPC(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8812F(txdesc) GET_TX_DESC_ANT_MAPC(txdesc) +#define SET_TX_DESC_ANT_MAPB_8812F(txdesc, value) \ + SET_TX_DESC_ANT_MAPB(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8812F(txdesc) GET_TX_DESC_ANT_MAPB(txdesc) +#define SET_TX_DESC_ANT_MAPA_8812F(txdesc, value) \ + SET_TX_DESC_ANT_MAPA(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8812F(txdesc) GET_TX_DESC_ANT_MAPA(txdesc) +#define SET_TX_DESC_ANTSEL_C_8812F(txdesc, value) \ + SET_TX_DESC_ANTSEL_C(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8812F(txdesc) GET_TX_DESC_ANTSEL_C(txdesc) +#define SET_TX_DESC_ANTSEL_B_8812F(txdesc, value) \ + SET_TX_DESC_ANTSEL_B(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8812F(txdesc) GET_TX_DESC_ANTSEL_B(txdesc) +#define SET_TX_DESC_ANTSEL_A_8812F(txdesc, value) \ + SET_TX_DESC_ANTSEL_A(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8812F(txdesc) GET_TX_DESC_ANTSEL_A(txdesc) +#define SET_TX_DESC_MBSSID_8812F(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8812F(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SW_DEFINE_8812F(txdesc, value) \ + SET_TX_DESC_SW_DEFINE(txdesc, value) +#define GET_TX_DESC_SW_DEFINE_8812F(txdesc) GET_TX_DESC_SW_DEFINE(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8812F(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8812F(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_FINAL_DATA_RATE_8812F(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8812F(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_NTX_MAP_8812F(txdesc, value) \ + SET_TX_DESC_NTX_MAP(txdesc, value) +#define GET_TX_DESC_NTX_MAP_8812F(txdesc) GET_TX_DESC_NTX_MAP(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8812F(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8812F(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8812F(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8812F(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8812F(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8812F(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP_8812F(txdesc, value) \ + SET_TX_DESC_TXWIFI_CP(txdesc, value) +#define GET_TX_DESC_TXWIFI_CP_8812F(txdesc) GET_TX_DESC_TXWIFI_CP(txdesc) +#define SET_TX_DESC_MAC_CP_8812F(txdesc, value) \ + SET_TX_DESC_MAC_CP(txdesc, value) +#define GET_TX_DESC_MAC_CP_8812F(txdesc) GET_TX_DESC_MAC_CP(txdesc) +#define SET_TX_DESC_STW_PKTRE_DIS_8812F(txdesc, value) \ + SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) +#define GET_TX_DESC_STW_PKTRE_DIS_8812F(txdesc) \ + GET_TX_DESC_STW_PKTRE_DIS(txdesc) +#define SET_TX_DESC_STW_RB_DIS_8812F(txdesc, value) \ + SET_TX_DESC_STW_RB_DIS(txdesc, value) +#define GET_TX_DESC_STW_RB_DIS_8812F(txdesc) GET_TX_DESC_STW_RB_DIS(txdesc) +#define SET_TX_DESC_STW_RATE_DIS_8812F(txdesc, value) \ + SET_TX_DESC_STW_RATE_DIS(txdesc, value) +#define GET_TX_DESC_STW_RATE_DIS_8812F(txdesc) GET_TX_DESC_STW_RATE_DIS(txdesc) +#define SET_TX_DESC_STW_ANT_DIS_8812F(txdesc, value) \ + SET_TX_DESC_STW_ANT_DIS(txdesc, value) +#define GET_TX_DESC_STW_ANT_DIS_8812F(txdesc) GET_TX_DESC_STW_ANT_DIS(txdesc) +#define SET_TX_DESC_STW_EN_8812F(txdesc, value) \ + SET_TX_DESC_STW_EN(txdesc, value) +#define GET_TX_DESC_STW_EN_8812F(txdesc) GET_TX_DESC_STW_EN(txdesc) +#define SET_TX_DESC_SMH_EN_8812F(txdesc, value) \ + SET_TX_DESC_SMH_EN(txdesc, value) +#define GET_TX_DESC_SMH_EN_8812F(txdesc) GET_TX_DESC_SMH_EN(txdesc) +#define SET_TX_DESC_TAILPAGE_L_8812F(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8812F(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8812F(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8812F(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8812F(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8812F(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_MODE_8812F(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ_MODE(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_MODE_8812F(txdesc) \ + GET_TX_DESC_EN_HWSEQ_MODE(txdesc) +#define SET_TX_DESC_DATA_RC_8812F(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8812F(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8812F(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8812F(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8812F(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8812F(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H_8812F(txdesc, value) \ + SET_TX_DESC_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_TAILPAGE_H_8812F(txdesc) GET_TX_DESC_TAILPAGE_H(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_H_8812F(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_H_8812F(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_H(txdesc) +#define SET_TX_DESC_SW_SEQ_8812F(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8812F(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_TXBF_PATH_8812F(txdesc, value) \ + SET_TX_DESC_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_TXBF_PATH_8812F(txdesc) GET_TX_DESC_TXBF_PATH(txdesc) +#define SET_TX_DESC_PADDING_LEN_8812F(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8812F(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8812F(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8812F(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#define SET_TX_DESC_HT_DATA_SND_8812F(txdesc, value) \ + SET_TX_DESC_HT_DATA_SND(txdesc, value) +#define GET_TX_DESC_HT_DATA_SND_8812F(txdesc) GET_TX_DESC_HT_DATA_SND(txdesc) +#define SET_TX_DESC_SHCUT_CAM_8812F(txdesc, value) \ + SET_TX_DESC_SHCUT_CAM(txdesc, value) +#define GET_TX_DESC_SHCUT_CAM_8812F(txdesc) GET_TX_DESC_SHCUT_CAM(txdesc) +#define SET_TX_DESC_MU_DATARATE_8812F(txdesc, value) \ + SET_TX_DESC_MU_DATARATE(txdesc, value) +#define GET_TX_DESC_MU_DATARATE_8812F(txdesc) GET_TX_DESC_MU_DATARATE(txdesc) +#define SET_TX_DESC_MU_RC_8812F(txdesc, value) SET_TX_DESC_MU_RC(txdesc, value) +#define GET_TX_DESC_MU_RC_8812F(txdesc) GET_TX_DESC_MU_RC(txdesc) +#define SET_TX_DESC_NDPA_RATE_SEL_8812F(txdesc, value) \ + SET_TX_DESC_NDPA_RATE_SEL(txdesc, value) +#define GET_TX_DESC_NDPA_RATE_SEL_8812F(txdesc) \ + GET_TX_DESC_NDPA_RATE_SEL(txdesc) +#define SET_TX_DESC_HW_NDPA_EN_8812F(txdesc, value) \ + SET_TX_DESC_HW_NDPA_EN(txdesc, value) +#define GET_TX_DESC_HW_NDPA_EN_8812F(txdesc) GET_TX_DESC_HW_NDPA_EN(txdesc) +#define SET_TX_DESC_SND_PKT_SEL_8812F(txdesc, value) \ + SET_TX_DESC_SND_PKT_SEL(txdesc, value) +#define GET_TX_DESC_SND_PKT_SEL_8812F(txdesc) GET_TX_DESC_SND_PKT_SEL(txdesc) + +#endif + +#if (HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ_8197G(txdesc, value) \ + SET_TX_DESC_DISQSELSEQ(txdesc, value) +#define GET_TX_DESC_DISQSELSEQ_8197G(txdesc) GET_TX_DESC_DISQSELSEQ(txdesc) +#define SET_TX_DESC_GF_8197G(txdesc, value) SET_TX_DESC_GF(txdesc, value) +#define GET_TX_DESC_GF_8197G(txdesc) GET_TX_DESC_GF(txdesc) +#define SET_TX_DESC_NO_ACM_8197G(txdesc, value) \ + SET_TX_DESC_NO_ACM(txdesc, value) +#define GET_TX_DESC_NO_ACM_8197G(txdesc) GET_TX_DESC_NO_ACM(txdesc) +#define SET_TX_DESC_BCNPKT_TSF_CTRL_8197G(txdesc, value) \ + SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) +#define GET_TX_DESC_BCNPKT_TSF_CTRL_8197G(txdesc) \ + GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) +#define SET_TX_DESC_AMSDU_PAD_EN_8197G(txdesc, value) \ + SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) +#define GET_TX_DESC_AMSDU_PAD_EN_8197G(txdesc) GET_TX_DESC_AMSDU_PAD_EN(txdesc) +#define SET_TX_DESC_LS_8197G(txdesc, value) SET_TX_DESC_LS(txdesc, value) +#define GET_TX_DESC_LS_8197G(txdesc) GET_TX_DESC_LS(txdesc) +#define SET_TX_DESC_HTC_8197G(txdesc, value) SET_TX_DESC_HTC(txdesc, value) +#define GET_TX_DESC_HTC_8197G(txdesc) GET_TX_DESC_HTC(txdesc) +#define SET_TX_DESC_BMC_8197G(txdesc, value) SET_TX_DESC_BMC(txdesc, value) +#define GET_TX_DESC_BMC_8197G(txdesc) GET_TX_DESC_BMC(txdesc) +#define SET_TX_DESC_OFFSET_8197G(txdesc, value) \ + SET_TX_DESC_OFFSET(txdesc, value) +#define GET_TX_DESC_OFFSET_8197G(txdesc) GET_TX_DESC_OFFSET(txdesc) +#define SET_TX_DESC_TXPKTSIZE_8197G(txdesc, value) \ + SET_TX_DESC_TXPKTSIZE(txdesc, value) +#define GET_TX_DESC_TXPKTSIZE_8197G(txdesc) GET_TX_DESC_TXPKTSIZE(txdesc) + +/*WORD1*/ + +#define SET_TX_DESC_HW_AES_IV_8197G(txdesc, value) \ + SET_TX_DESC_HW_AES_IV_V2(txdesc, value) +#define GET_TX_DESC_HW_AES_IV_8197G(txdesc) GET_TX_DESC_HW_AES_IV_V2(txdesc) +#define SET_TX_DESC_FTM_EN_8197G(txdesc, value) \ + SET_TX_DESC_FTM_EN_V1(txdesc, value) +#define GET_TX_DESC_FTM_EN_8197G(txdesc) GET_TX_DESC_FTM_EN_V1(txdesc) +#define SET_TX_DESC_MOREDATA_8197G(txdesc, value) \ + SET_TX_DESC_MOREDATA(txdesc, value) +#define GET_TX_DESC_MOREDATA_8197G(txdesc) GET_TX_DESC_MOREDATA(txdesc) +#define SET_TX_DESC_PKT_OFFSET_8197G(txdesc, value) \ + SET_TX_DESC_PKT_OFFSET(txdesc, value) +#define GET_TX_DESC_PKT_OFFSET_8197G(txdesc) GET_TX_DESC_PKT_OFFSET(txdesc) +#define SET_TX_DESC_SEC_TYPE_8197G(txdesc, value) \ + SET_TX_DESC_SEC_TYPE(txdesc, value) +#define GET_TX_DESC_SEC_TYPE_8197G(txdesc) GET_TX_DESC_SEC_TYPE(txdesc) +#define SET_TX_DESC_EN_DESC_ID_8197G(txdesc, value) \ + SET_TX_DESC_EN_DESC_ID(txdesc, value) +#define GET_TX_DESC_EN_DESC_ID_8197G(txdesc) GET_TX_DESC_EN_DESC_ID(txdesc) +#define SET_TX_DESC_RATE_ID_8197G(txdesc, value) \ + SET_TX_DESC_RATE_ID(txdesc, value) +#define GET_TX_DESC_RATE_ID_8197G(txdesc) GET_TX_DESC_RATE_ID(txdesc) +#define SET_TX_DESC_PIFS_8197G(txdesc, value) SET_TX_DESC_PIFS(txdesc, value) +#define GET_TX_DESC_PIFS_8197G(txdesc) GET_TX_DESC_PIFS(txdesc) +#define SET_TX_DESC_LSIG_TXOP_EN_8197G(txdesc, value) \ + SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) +#define GET_TX_DESC_LSIG_TXOP_EN_8197G(txdesc) GET_TX_DESC_LSIG_TXOP_EN(txdesc) +#define SET_TX_DESC_RD_NAV_EXT_8197G(txdesc, value) \ + SET_TX_DESC_RD_NAV_EXT(txdesc, value) +#define GET_TX_DESC_RD_NAV_EXT_8197G(txdesc) GET_TX_DESC_RD_NAV_EXT(txdesc) +#define SET_TX_DESC_QSEL_8197G(txdesc, value) SET_TX_DESC_QSEL(txdesc, value) +#define GET_TX_DESC_QSEL_8197G(txdesc) GET_TX_DESC_QSEL(txdesc) +#define SET_TX_DESC_SPECIAL_CW_8197G(txdesc, value) \ + SET_TX_DESC_SPECIAL_CW(txdesc, value) +#define GET_TX_DESC_SPECIAL_CW_8197G(txdesc) GET_TX_DESC_SPECIAL_CW(txdesc) +#define SET_TX_DESC_MACID_8197G(txdesc, value) SET_TX_DESC_MACID(txdesc, value) +#define GET_TX_DESC_MACID_8197G(txdesc) GET_TX_DESC_MACID(txdesc) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_ANTCEL_D_8197G(txdesc, value) \ + SET_TX_DESC_ANTCEL_D_V1(txdesc, value) +#define GET_TX_DESC_ANTCEL_D_8197G(txdesc) GET_TX_DESC_ANTCEL_D_V1(txdesc) +#define SET_TX_DESC_ANTSEL_C_8197G(txdesc, value) \ + SET_TX_DESC_ANTSEL_C_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_C_8197G(txdesc) GET_TX_DESC_ANTSEL_C_V1(txdesc) +#define SET_TX_DESC_BT_NULL_8197G(txdesc, value) \ + SET_TX_DESC_BT_NULL(txdesc, value) +#define GET_TX_DESC_BT_NULL_8197G(txdesc) GET_TX_DESC_BT_NULL(txdesc) +#define SET_TX_DESC_AMPDU_DENSITY_8197G(txdesc, value) \ + SET_TX_DESC_AMPDU_DENSITY(txdesc, value) +#define GET_TX_DESC_AMPDU_DENSITY_8197G(txdesc) \ + GET_TX_DESC_AMPDU_DENSITY(txdesc) +#define SET_TX_DESC_SPE_RPT_8197G(txdesc, value) \ + SET_TX_DESC_SPE_RPT(txdesc, value) +#define GET_TX_DESC_SPE_RPT_8197G(txdesc) GET_TX_DESC_SPE_RPT(txdesc) +#define SET_TX_DESC_RAW_8197G(txdesc, value) SET_TX_DESC_RAW(txdesc, value) +#define GET_TX_DESC_RAW_8197G(txdesc) GET_TX_DESC_RAW(txdesc) +#define SET_TX_DESC_MOREFRAG_8197G(txdesc, value) \ + SET_TX_DESC_MOREFRAG(txdesc, value) +#define GET_TX_DESC_MOREFRAG_8197G(txdesc) GET_TX_DESC_MOREFRAG(txdesc) +#define SET_TX_DESC_BK_8197G(txdesc, value) SET_TX_DESC_BK(txdesc, value) +#define GET_TX_DESC_BK_8197G(txdesc) GET_TX_DESC_BK(txdesc) +#define SET_TX_DESC_NULL_1_8197G(txdesc, value) \ + SET_TX_DESC_NULL_1(txdesc, value) +#define GET_TX_DESC_NULL_1_8197G(txdesc) GET_TX_DESC_NULL_1(txdesc) +#define SET_TX_DESC_NULL_0_8197G(txdesc, value) \ + SET_TX_DESC_NULL_0(txdesc, value) +#define GET_TX_DESC_NULL_0_8197G(txdesc) GET_TX_DESC_NULL_0(txdesc) +#define SET_TX_DESC_RDG_EN_8197G(txdesc, value) \ + SET_TX_DESC_RDG_EN(txdesc, value) +#define GET_TX_DESC_RDG_EN_8197G(txdesc) GET_TX_DESC_RDG_EN(txdesc) +#define SET_TX_DESC_AGG_EN_8197G(txdesc, value) \ + SET_TX_DESC_AGG_EN(txdesc, value) +#define GET_TX_DESC_AGG_EN_8197G(txdesc) GET_TX_DESC_AGG_EN(txdesc) +#define SET_TX_DESC_CCA_RTS_8197G(txdesc, value) \ + SET_TX_DESC_CCA_RTS(txdesc, value) +#define GET_TX_DESC_CCA_RTS_8197G(txdesc) GET_TX_DESC_CCA_RTS(txdesc) +#define SET_TX_DESC_TRI_FRAME_8197G(txdesc, value) \ + SET_TX_DESC_TRI_FRAME(txdesc, value) +#define GET_TX_DESC_TRI_FRAME_8197G(txdesc) GET_TX_DESC_TRI_FRAME(txdesc) +#define SET_TX_DESC_P_AID_8197G(txdesc, value) SET_TX_DESC_P_AID(txdesc, value) +#define GET_TX_DESC_P_AID_8197G(txdesc) GET_TX_DESC_P_AID(txdesc) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME_8197G(txdesc, value) \ + SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) +#define GET_TX_DESC_AMPDU_MAX_TIME_8197G(txdesc) \ + GET_TX_DESC_AMPDU_MAX_TIME(txdesc) +#define SET_TX_DESC_NDPA_8197G(txdesc, value) SET_TX_DESC_NDPA(txdesc, value) +#define GET_TX_DESC_NDPA_8197G(txdesc) GET_TX_DESC_NDPA(txdesc) +#define SET_TX_DESC_MAX_AGG_NUM_8197G(txdesc, value) \ + SET_TX_DESC_MAX_AGG_NUM(txdesc, value) +#define GET_TX_DESC_MAX_AGG_NUM_8197G(txdesc) GET_TX_DESC_MAX_AGG_NUM(txdesc) +#define SET_TX_DESC_USE_MAX_TIME_EN_8197G(txdesc, value) \ + SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) +#define GET_TX_DESC_USE_MAX_TIME_EN_8197G(txdesc) \ + GET_TX_DESC_USE_MAX_TIME_EN(txdesc) +#define SET_TX_DESC_NAVUSEHDR_8197G(txdesc, value) \ + SET_TX_DESC_NAVUSEHDR(txdesc, value) +#define GET_TX_DESC_NAVUSEHDR_8197G(txdesc) GET_TX_DESC_NAVUSEHDR(txdesc) +#define SET_TX_DESC_CHK_EN_8197G(txdesc, value) \ + SET_TX_DESC_CHK_EN(txdesc, value) +#define GET_TX_DESC_CHK_EN_8197G(txdesc) GET_TX_DESC_CHK_EN(txdesc) +#define SET_TX_DESC_HW_RTS_EN_8197G(txdesc, value) \ + SET_TX_DESC_HW_RTS_EN(txdesc, value) +#define GET_TX_DESC_HW_RTS_EN_8197G(txdesc) GET_TX_DESC_HW_RTS_EN(txdesc) +#define SET_TX_DESC_RTSEN_8197G(txdesc, value) SET_TX_DESC_RTSEN(txdesc, value) +#define GET_TX_DESC_RTSEN_8197G(txdesc) GET_TX_DESC_RTSEN(txdesc) +#define SET_TX_DESC_CTS2SELF_8197G(txdesc, value) \ + SET_TX_DESC_CTS2SELF(txdesc, value) +#define GET_TX_DESC_CTS2SELF_8197G(txdesc) GET_TX_DESC_CTS2SELF(txdesc) +#define SET_TX_DESC_DISDATAFB_8197G(txdesc, value) \ + SET_TX_DESC_DISDATAFB(txdesc, value) +#define GET_TX_DESC_DISDATAFB_8197G(txdesc) GET_TX_DESC_DISDATAFB(txdesc) +#define SET_TX_DESC_DISRTSFB_8197G(txdesc, value) \ + SET_TX_DESC_DISRTSFB(txdesc, value) +#define GET_TX_DESC_DISRTSFB_8197G(txdesc) GET_TX_DESC_DISRTSFB(txdesc) +#define SET_TX_DESC_USE_RATE_8197G(txdesc, value) \ + SET_TX_DESC_USE_RATE(txdesc, value) +#define GET_TX_DESC_USE_RATE_8197G(txdesc) GET_TX_DESC_USE_RATE(txdesc) +#define SET_TX_DESC_HW_SSN_SEL_8197G(txdesc, value) \ + SET_TX_DESC_HW_SSN_SEL(txdesc, value) +#define GET_TX_DESC_HW_SSN_SEL_8197G(txdesc) GET_TX_DESC_HW_SSN_SEL(txdesc) +#define SET_TX_DESC_WHEADER_LEN_8197G(txdesc, value) \ + SET_TX_DESC_WHEADER_LEN(txdesc, value) +#define GET_TX_DESC_WHEADER_LEN_8197G(txdesc) GET_TX_DESC_WHEADER_LEN(txdesc) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX_8197G(txdesc, value) \ + SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) +#define GET_TX_DESC_PCTS_MASK_IDX_8197G(txdesc) \ + GET_TX_DESC_PCTS_MASK_IDX(txdesc) +#define SET_TX_DESC_PCTS_EN_8197G(txdesc, value) \ + SET_TX_DESC_PCTS_EN(txdesc, value) +#define GET_TX_DESC_PCTS_EN_8197G(txdesc) GET_TX_DESC_PCTS_EN(txdesc) +#define SET_TX_DESC_RTSRATE_8197G(txdesc, value) \ + SET_TX_DESC_RTSRATE(txdesc, value) +#define GET_TX_DESC_RTSRATE_8197G(txdesc) GET_TX_DESC_RTSRATE(txdesc) +#define SET_TX_DESC_RTS_DATA_RTY_LMT_8197G(txdesc, value) \ + SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT_8197G(txdesc) \ + GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) +#define SET_TX_DESC_RTY_LMT_EN_8197G(txdesc, value) \ + SET_TX_DESC_RTY_LMT_EN(txdesc, value) +#define GET_TX_DESC_RTY_LMT_EN_8197G(txdesc) GET_TX_DESC_RTY_LMT_EN(txdesc) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE_8197G(txdesc, value) \ + SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE_8197G(txdesc) \ + GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE_8197G(txdesc, value) \ + SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE_8197G(txdesc) \ + GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) +#define SET_TX_DESC_TRY_RATE_8197G(txdesc, value) \ + SET_TX_DESC_TRY_RATE(txdesc, value) +#define GET_TX_DESC_TRY_RATE_8197G(txdesc) GET_TX_DESC_TRY_RATE(txdesc) +#define SET_TX_DESC_DATARATE_8197G(txdesc, value) \ + SET_TX_DESC_DATARATE(txdesc, value) +#define GET_TX_DESC_DATARATE_8197G(txdesc) GET_TX_DESC_DATARATE(txdesc) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED_8197G(txdesc, value) \ + SET_TX_DESC_POLLUTED(txdesc, value) +#define GET_TX_DESC_POLLUTED_8197G(txdesc) GET_TX_DESC_POLLUTED(txdesc) +#define SET_TX_DESC_TXPWR_OFSET_8197G(txdesc, value) \ + SET_TX_DESC_TXPWR_OFSET(txdesc, value) +#define GET_TX_DESC_TXPWR_OFSET_8197G(txdesc) GET_TX_DESC_TXPWR_OFSET(txdesc) +#define SET_TX_DESC_DROP_ID_8197G(txdesc, value) \ + SET_TX_DESC_DROP_ID(txdesc, value) +#define GET_TX_DESC_DROP_ID_8197G(txdesc) GET_TX_DESC_DROP_ID(txdesc) +#define SET_TX_DESC_PORT_ID_8197G(txdesc, value) \ + SET_TX_DESC_PORT_ID(txdesc, value) +#define GET_TX_DESC_PORT_ID_8197G(txdesc) GET_TX_DESC_PORT_ID(txdesc) +#define SET_TX_DESC_MULTIPLE_PORT_8197G(txdesc, value) \ + SET_TX_DESC_MULTIPLE_PORT(txdesc, value) +#define GET_TX_DESC_MULTIPLE_PORT_8197G(txdesc) \ + GET_TX_DESC_MULTIPLE_PORT(txdesc) +#define SET_TX_DESC_SIGNALING_TAPKT_EN_8197G(txdesc, value) \ + SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN_8197G(txdesc) \ + GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) +#define SET_TX_DESC_RTS_SC_8197G(txdesc, value) \ + SET_TX_DESC_RTS_SC(txdesc, value) +#define GET_TX_DESC_RTS_SC_8197G(txdesc) GET_TX_DESC_RTS_SC(txdesc) +#define SET_TX_DESC_RTS_SHORT_8197G(txdesc, value) \ + SET_TX_DESC_RTS_SHORT(txdesc, value) +#define GET_TX_DESC_RTS_SHORT_8197G(txdesc) GET_TX_DESC_RTS_SHORT(txdesc) +#define SET_TX_DESC_VCS_STBC_8197G(txdesc, value) \ + SET_TX_DESC_VCS_STBC(txdesc, value) +#define GET_TX_DESC_VCS_STBC_8197G(txdesc) GET_TX_DESC_VCS_STBC(txdesc) +#define SET_TX_DESC_DATA_STBC_8197G(txdesc, value) \ + SET_TX_DESC_DATA_STBC(txdesc, value) +#define GET_TX_DESC_DATA_STBC_8197G(txdesc) GET_TX_DESC_DATA_STBC(txdesc) +#define SET_TX_DESC_DATA_LDPC_8197G(txdesc, value) \ + SET_TX_DESC_DATA_LDPC(txdesc, value) +#define GET_TX_DESC_DATA_LDPC_8197G(txdesc) GET_TX_DESC_DATA_LDPC(txdesc) +#define SET_TX_DESC_DATA_BW_8197G(txdesc, value) \ + SET_TX_DESC_DATA_BW(txdesc, value) +#define GET_TX_DESC_DATA_BW_8197G(txdesc) GET_TX_DESC_DATA_BW(txdesc) +#define SET_TX_DESC_DATA_SHORT_8197G(txdesc, value) \ + SET_TX_DESC_DATA_SHORT(txdesc, value) +#define GET_TX_DESC_DATA_SHORT_8197G(txdesc) GET_TX_DESC_DATA_SHORT(txdesc) +#define SET_TX_DESC_DATA_SC_8197G(txdesc, value) \ + SET_TX_DESC_DATA_SC(txdesc, value) +#define GET_TX_DESC_DATA_SC_8197G(txdesc) GET_TX_DESC_DATA_SC(txdesc) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANT_MAPD_8197G(txdesc, value) \ + SET_TX_DESC_ANT_MAPD_V1(txdesc, value) +#define GET_TX_DESC_ANT_MAPD_8197G(txdesc) GET_TX_DESC_ANT_MAPD_V1(txdesc) +#define SET_TX_DESC_ANT_MAPC_8197G(txdesc, value) \ + SET_TX_DESC_ANT_MAPC_V1(txdesc, value) +#define GET_TX_DESC_ANT_MAPC_8197G(txdesc) GET_TX_DESC_ANT_MAPC_V1(txdesc) +#define SET_TX_DESC_ANT_MAPB_8197G(txdesc, value) \ + SET_TX_DESC_ANT_MAPB_V1(txdesc, value) +#define GET_TX_DESC_ANT_MAPB_8197G(txdesc) GET_TX_DESC_ANT_MAPB_V1(txdesc) +#define SET_TX_DESC_ANT_MAPA_8197G(txdesc, value) \ + SET_TX_DESC_ANT_MAPA_V1(txdesc, value) +#define GET_TX_DESC_ANT_MAPA_8197G(txdesc) GET_TX_DESC_ANT_MAPA_V1(txdesc) +#define SET_TX_DESC_ANTSEL_B_8197G(txdesc, value) \ + SET_TX_DESC_ANTSEL_B_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_B_8197G(txdesc) GET_TX_DESC_ANTSEL_B_V1(txdesc) +#define SET_TX_DESC_ANTSEL_A_8197G(txdesc, value) \ + SET_TX_DESC_ANTSEL_A_V1(txdesc, value) +#define GET_TX_DESC_ANTSEL_A_8197G(txdesc) GET_TX_DESC_ANTSEL_A_V1(txdesc) +#define SET_TX_DESC_MBSSID_8197G(txdesc, value) \ + SET_TX_DESC_MBSSID(txdesc, value) +#define GET_TX_DESC_MBSSID_8197G(txdesc) GET_TX_DESC_MBSSID(txdesc) +#define SET_TX_DESC_SWPS_SEQ_8197G(txdesc, value) \ + SET_TX_DESC_SWPS_SEQ(txdesc, value) +#define GET_TX_DESC_SWPS_SEQ_8197G(txdesc) GET_TX_DESC_SWPS_SEQ(txdesc) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM_8197G(txdesc, value) \ + SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_8197G(txdesc) \ + GET_TX_DESC_DMA_TXAGG_NUM(txdesc) +#define SET_TX_DESC_FINAL_DATA_RATE_8197G(txdesc, value) \ + SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) +#define GET_TX_DESC_FINAL_DATA_RATE_8197G(txdesc) \ + GET_TX_DESC_FINAL_DATA_RATE(txdesc) +#define SET_TX_DESC_NTX_MAP_8197G(txdesc, value) \ + SET_TX_DESC_NTX_MAP(txdesc, value) +#define GET_TX_DESC_NTX_MAP_8197G(txdesc) GET_TX_DESC_NTX_MAP(txdesc) +#define SET_TX_DESC_ANTSEL_EN_8197G(txdesc, value) \ + SET_TX_DESC_ANTSEL_EN(txdesc, value) +#define GET_TX_DESC_ANTSEL_EN_8197G(txdesc) GET_TX_DESC_ANTSEL_EN(txdesc) +#define SET_TX_DESC_MBSSID_EX_8197G(txdesc, value) \ + SET_TX_DESC_MBSSID_EX(txdesc, value) +#define GET_TX_DESC_MBSSID_EX_8197G(txdesc) GET_TX_DESC_MBSSID_EX(txdesc) +#define SET_TX_DESC_TX_BUFF_SIZE_8197G(txdesc, value) \ + SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) +#define GET_TX_DESC_TX_BUFF_SIZE_8197G(txdesc) GET_TX_DESC_TX_BUFF_SIZE(txdesc) +#define SET_TX_DESC_TXDESC_CHECKSUM_8197G(txdesc, value) \ + SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_8197G(txdesc) \ + GET_TX_DESC_TXDESC_CHECKSUM(txdesc) +#define SET_TX_DESC_TIMESTAMP_8197G(txdesc, value) \ + SET_TX_DESC_TIMESTAMP(txdesc, value) +#define GET_TX_DESC_TIMESTAMP_8197G(txdesc) GET_TX_DESC_TIMESTAMP(txdesc) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP_8197G(txdesc, value) \ + SET_TX_DESC_TXWIFI_CP(txdesc, value) +#define GET_TX_DESC_TXWIFI_CP_8197G(txdesc) GET_TX_DESC_TXWIFI_CP(txdesc) +#define SET_TX_DESC_MAC_CP_8197G(txdesc, value) \ + SET_TX_DESC_MAC_CP(txdesc, value) +#define GET_TX_DESC_MAC_CP_8197G(txdesc) GET_TX_DESC_MAC_CP(txdesc) +#define SET_TX_DESC_STW_PKTRE_DIS_8197G(txdesc, value) \ + SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) +#define GET_TX_DESC_STW_PKTRE_DIS_8197G(txdesc) \ + GET_TX_DESC_STW_PKTRE_DIS(txdesc) +#define SET_TX_DESC_STW_RB_DIS_8197G(txdesc, value) \ + SET_TX_DESC_STW_RB_DIS(txdesc, value) +#define GET_TX_DESC_STW_RB_DIS_8197G(txdesc) GET_TX_DESC_STW_RB_DIS(txdesc) +#define SET_TX_DESC_STW_RATE_DIS_8197G(txdesc, value) \ + SET_TX_DESC_STW_RATE_DIS(txdesc, value) +#define GET_TX_DESC_STW_RATE_DIS_8197G(txdesc) GET_TX_DESC_STW_RATE_DIS(txdesc) +#define SET_TX_DESC_STW_ANT_DIS_8197G(txdesc, value) \ + SET_TX_DESC_STW_ANT_DIS(txdesc, value) +#define GET_TX_DESC_STW_ANT_DIS_8197G(txdesc) GET_TX_DESC_STW_ANT_DIS(txdesc) +#define SET_TX_DESC_STW_EN_8197G(txdesc, value) \ + SET_TX_DESC_STW_EN(txdesc, value) +#define GET_TX_DESC_STW_EN_8197G(txdesc) GET_TX_DESC_STW_EN(txdesc) +#define SET_TX_DESC_SMH_EN_8197G(txdesc, value) \ + SET_TX_DESC_SMH_EN(txdesc, value) +#define GET_TX_DESC_SMH_EN_8197G(txdesc) GET_TX_DESC_SMH_EN(txdesc) +#define SET_TX_DESC_TAILPAGE_L_8197G(txdesc, value) \ + SET_TX_DESC_TAILPAGE_L(txdesc, value) +#define GET_TX_DESC_TAILPAGE_L_8197G(txdesc) GET_TX_DESC_TAILPAGE_L(txdesc) +#define SET_TX_DESC_SDIO_DMASEQ_8197G(txdesc, value) \ + SET_TX_DESC_SDIO_DMASEQ(txdesc, value) +#define GET_TX_DESC_SDIO_DMASEQ_8197G(txdesc) GET_TX_DESC_SDIO_DMASEQ(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_L_8197G(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_L_8197G(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_L(txdesc) +#define SET_TX_DESC_EN_HWSEQ_MODE_8197G(txdesc, value) \ + SET_TX_DESC_EN_HWSEQ_MODE(txdesc, value) +#define GET_TX_DESC_EN_HWSEQ_MODE_8197G(txdesc) \ + GET_TX_DESC_EN_HWSEQ_MODE(txdesc) +#define SET_TX_DESC_DATA_RC_8197G(txdesc, value) \ + SET_TX_DESC_DATA_RC(txdesc, value) +#define GET_TX_DESC_DATA_RC_8197G(txdesc) GET_TX_DESC_DATA_RC(txdesc) +#define SET_TX_DESC_BAR_RTY_TH_8197G(txdesc, value) \ + SET_TX_DESC_BAR_RTY_TH(txdesc, value) +#define GET_TX_DESC_BAR_RTY_TH_8197G(txdesc) GET_TX_DESC_BAR_RTY_TH(txdesc) +#define SET_TX_DESC_RTS_RC_8197G(txdesc, value) \ + SET_TX_DESC_RTS_RC(txdesc, value) +#define GET_TX_DESC_RTS_RC_8197G(txdesc) GET_TX_DESC_RTS_RC(txdesc) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H_8197G(txdesc, value) \ + SET_TX_DESC_TAILPAGE_H(txdesc, value) +#define GET_TX_DESC_TAILPAGE_H_8197G(txdesc) GET_TX_DESC_TAILPAGE_H(txdesc) +#define SET_TX_DESC_NEXTHEADPAGE_H_8197G(txdesc, value) \ + SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) +#define GET_TX_DESC_NEXTHEADPAGE_H_8197G(txdesc) \ + GET_TX_DESC_NEXTHEADPAGE_H(txdesc) +#define SET_TX_DESC_SW_SEQ_8197G(txdesc, value) \ + SET_TX_DESC_SW_SEQ(txdesc, value) +#define GET_TX_DESC_SW_SEQ_8197G(txdesc) GET_TX_DESC_SW_SEQ(txdesc) +#define SET_TX_DESC_TXBF_PATH_8197G(txdesc, value) \ + SET_TX_DESC_TXBF_PATH(txdesc, value) +#define GET_TX_DESC_TXBF_PATH_8197G(txdesc) GET_TX_DESC_TXBF_PATH(txdesc) +#define SET_TX_DESC_PADDING_LEN_8197G(txdesc, value) \ + SET_TX_DESC_PADDING_LEN(txdesc, value) +#define GET_TX_DESC_PADDING_LEN_8197G(txdesc) GET_TX_DESC_PADDING_LEN(txdesc) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET_8197G(txdesc, value) \ + SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET_8197G(txdesc) \ + GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) + +/*WORD10*/ + +#define SET_TX_DESC_SHCUT_CAM_8197G(txdesc, value) \ + SET_TX_DESC_SHCUT_CAM(txdesc, value) +#define GET_TX_DESC_SHCUT_CAM_8197G(txdesc) GET_TX_DESC_SHCUT_CAM(txdesc) +#define SET_TX_DESC_SND_PKT_SEL_8197G(txdesc, value) \ + SET_TX_DESC_SND_PKT_SEL(txdesc, value) +#define GET_TX_DESC_SND_PKT_SEL_8197G(txdesc) GET_TX_DESC_SND_PKT_SEL(txdesc) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_ie_ap.h b/hal/halmac/halmac_tx_desc_ie_ap.h new file mode 100644 index 0000000..7524793 --- /dev/null +++ b/hal/halmac/halmac_tx_desc_ie_ap.h @@ -0,0 +1,1005 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_IE_AP_H_ +#define _HALMAC_TX_DESC_IE_AP_H_ +#if (HALMAC_8814B_SUPPORT) + +#define IE0_GET_TX_DESC_IE_END(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 31) +#define IE0_SET_TX_DESC_IE_END(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE0_SET_TX_DESC_IE_END_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE0_GET_TX_DESC_IE_UP(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 30) +#define IE0_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE0_SET_TX_DESC_IE_UP_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE0_GET_TX_DESC_IE_NUM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 24) +#define IE0_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE0_SET_TX_DESC_IE_NUM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE0_GET_TX_DESC_ARFR_TABLE_SEL(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 19) +#define IE0_SET_TX_DESC_ARFR_TABLE_SEL(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 19) +#define IE0_SET_TX_DESC_ARFR_TABLE_SEL_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 19) +#define IE0_GET_TX_DESC_ARFR_HT_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 18) +#define IE0_SET_TX_DESC_ARFR_HT_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 18) +#define IE0_SET_TX_DESC_ARFR_HT_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 18) +#define IE0_GET_TX_DESC_ARFR_OFDM_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 17) +#define IE0_SET_TX_DESC_ARFR_OFDM_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 17) +#define IE0_SET_TX_DESC_ARFR_OFDM_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 17) +#define IE0_GET_TX_DESC_ARFR_CCK_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 16) +#define IE0_SET_TX_DESC_ARFR_CCK_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 16) +#define IE0_SET_TX_DESC_ARFR_CCK_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 16) +#define IE0_GET_TX_DESC_HW_RTS_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 9) +#define IE0_SET_TX_DESC_HW_RTS_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 9) +#define IE0_SET_TX_DESC_HW_RTS_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 9) +#define IE0_GET_TX_DESC_RTS_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 8) +#define IE0_SET_TX_DESC_RTS_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 8) +#define IE0_SET_TX_DESC_RTS_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 8) +#define IE0_GET_TX_DESC_CTS2SELF(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 7) +#define IE0_SET_TX_DESC_CTS2SELF(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 7) +#define IE0_SET_TX_DESC_CTS2SELF_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 7) +#define IE0_GET_TX_DESC_RTY_LMT_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 6) +#define IE0_SET_TX_DESC_RTY_LMT_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 6) +#define IE0_SET_TX_DESC_RTY_LMT_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 6) +#define IE0_GET_TX_DESC_RTS_SHORT(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 5) +#define IE0_SET_TX_DESC_RTS_SHORT(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 5) +#define IE0_SET_TX_DESC_RTS_SHORT_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 5) +#define IE0_GET_TX_DESC_DISDATAFB(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 4) +#define IE0_SET_TX_DESC_DISDATAFB(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 4) +#define IE0_SET_TX_DESC_DISDATAFB_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 4) +#define IE0_GET_TX_DESC_DISRTSFB(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 3) +#define IE0_SET_TX_DESC_DISRTSFB(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 3) +#define IE0_SET_TX_DESC_DISRTSFB_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 3) +#define IE0_GET_TX_DESC_DATA_SHORT(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 2) +#define IE0_SET_TX_DESC_DATA_SHORT(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 2) +#define IE0_SET_TX_DESC_DATA_SHORT_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 2) +#define IE0_GET_TX_DESC_TRY_RATE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 1) +#define IE0_SET_TX_DESC_TRY_RATE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE0_SET_TX_DESC_TRY_RATE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE0_GET_TX_DESC_USERATE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 0) +#define IE0_SET_TX_DESC_USERATE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE0_SET_TX_DESC_USERATE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE0_GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xf, 27) +#define IE0_SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 27) +#define IE0_SET_TX_DESC_RTS_RTY_LOWEST_RATE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 27) +#define IE0_GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x1f, 22) +#define IE0_SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1f, 22) +#define IE0_SET_TX_DESC_DATA_RTY_LOWEST_RATE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1f, 22) +#define IE0_GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3f, 16) +#define IE0_SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3f, 16) +#define IE0_SET_TX_DESC_RTS_DATA_RTY_LMT_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3f, 16) +#define IE0_GET_TX_DESC_DATA_BW(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 12) +#define IE0_SET_TX_DESC_DATA_BW(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 12) +#define IE0_SET_TX_DESC_DATA_BW_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 12) +#define IE0_GET_TX_DESC_RTSRATE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xf, 7) +#define IE0_SET_TX_DESC_RTSRATE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 7) +#define IE0_SET_TX_DESC_RTSRATE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 7) +#define IE0_GET_TX_DESC_DATARATE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x7f, 0) +#define IE0_SET_TX_DESC_DATARATE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x7f, 0) +#define IE0_SET_TX_DESC_DATARATE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x7f, 0) +#define IE1_GET_TX_DESC_IE_END(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 31) +#define IE1_SET_TX_DESC_IE_END(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE1_SET_TX_DESC_IE_END_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE1_GET_TX_DESC_IE_UP(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 30) +#define IE1_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE1_SET_TX_DESC_IE_UP_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE1_GET_TX_DESC_IE_NUM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 24) +#define IE1_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE1_SET_TX_DESC_IE_NUM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE1_GET_TX_DESC_AMPDU_DENSITY(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x7, 21) +#define IE1_SET_TX_DESC_AMPDU_DENSITY(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x7, 21) +#define IE1_SET_TX_DESC_AMPDU_DENSITY_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x7, 21) +#define IE1_GET_TX_DESC_MAX_AGG_NUM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1f, 16) +#define IE1_SET_TX_DESC_MAX_AGG_NUM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1f, 16) +#define IE1_SET_TX_DESC_MAX_AGG_NUM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1f, 16) +#define IE1_GET_TX_DESC_SECTYPE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x3, 14) +#define IE1_SET_TX_DESC_SECTYPE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x3, 14) +#define IE1_SET_TX_DESC_SECTYPE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x3, 14) +#define IE1_GET_TX_DESC_MOREFRAG(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 13) +#define IE1_SET_TX_DESC_MOREFRAG(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 13) +#define IE1_SET_TX_DESC_MOREFRAG_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 13) +#define IE1_GET_TX_DESC_NOACM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 12) +#define IE1_SET_TX_DESC_NOACM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 12) +#define IE1_SET_TX_DESC_NOACM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 12) +#define IE1_GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 11) +#define IE1_SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 11) +#define IE1_SET_TX_DESC_BCNPKT_TSF_CTRL_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 11) +#define IE1_GET_TX_DESC_NAVUSEHDR(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 10) +#define IE1_SET_TX_DESC_NAVUSEHDR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 10) +#define IE1_SET_TX_DESC_NAVUSEHDR_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 10) +#define IE1_GET_TX_DESC_HTC(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 9) +#define IE1_SET_TX_DESC_HTC(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 9) +#define IE1_SET_TX_DESC_HTC_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 9) +#define IE1_GET_TX_DESC_BMC(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 8) +#define IE1_SET_TX_DESC_BMC(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 8) +#define IE1_SET_TX_DESC_BMC_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 8) +#define IE1_GET_TX_DESC_TX_PKT_AFTER_PIFS(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 7) +#define IE1_SET_TX_DESC_TX_PKT_AFTER_PIFS(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 7) +#define IE1_SET_TX_DESC_TX_PKT_AFTER_PIFS_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 7) +#define IE1_GET_TX_DESC_USE_MAX_TIME_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 6) +#define IE1_SET_TX_DESC_USE_MAX_TIME_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 6) +#define IE1_SET_TX_DESC_USE_MAX_TIME_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 6) +#define IE1_GET_TX_DESC_HW_SSN_SEL(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x3, 4) +#define IE1_SET_TX_DESC_HW_SSN_SEL(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x3, 4) +#define IE1_SET_TX_DESC_HW_SSN_SEL_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x3, 4) +#define IE1_GET_TX_DESC_DISQSELSEQ(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 3) +#define IE1_SET_TX_DESC_DISQSELSEQ(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 3) +#define IE1_SET_TX_DESC_DISQSELSEQ_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 3) +#define IE1_GET_TX_DESC_EN_HWSEQ(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 2) +#define IE1_SET_TX_DESC_EN_HWSEQ(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 2) +#define IE1_SET_TX_DESC_EN_HWSEQ_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 2) +#define IE1_GET_TX_DESC_EN_HWEXSEQ(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 1) +#define IE1_SET_TX_DESC_EN_HWEXSEQ(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE1_SET_TX_DESC_EN_HWEXSEQ_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE1_GET_TX_DESC_EN_DESC_ID(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 0) +#define IE1_SET_TX_DESC_EN_DESC_ID(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE1_SET_TX_DESC_EN_DESC_ID_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE1_GET_TX_DESC_AMPDU_MAX_TIME(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xff, 24) +#define IE1_SET_TX_DESC_AMPDU_MAX_TIME(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xff, 24) +#define IE1_SET_TX_DESC_AMPDU_MAX_TIME_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xff, 24) +#define IE1_GET_TX_DESC_P_AID(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x1ff, 15) +#define IE1_SET_TX_DESC_P_AID(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1ff, \ + 15) +#define IE1_SET_TX_DESC_P_AID_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1ff, \ + 15) +#define IE1_GET_TX_DESC_MOREDATA(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x1, 14) +#define IE1_SET_TX_DESC_MOREDATA(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1, 14) +#define IE1_SET_TX_DESC_MOREDATA_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1, 14) +#define IE1_GET_TX_DESC_SW_SEQ(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xfff, 0) +#define IE1_SET_TX_DESC_SW_SEQ(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xfff, 0) +#define IE1_SET_TX_DESC_SW_SEQ_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xfff, 0) +#define IE2_GET_TX_DESC_IE_END(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 31) +#define IE2_SET_TX_DESC_IE_END(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE2_SET_TX_DESC_IE_END_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE2_GET_TX_DESC_IE_UP(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 30) +#define IE2_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE2_SET_TX_DESC_IE_UP_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE2_GET_TX_DESC_IE_NUM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 24) +#define IE2_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE2_SET_TX_DESC_IE_NUM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE2_GET_TX_DESC_ADDR_CAM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xff, 16) +#define IE2_SET_TX_DESC_ADDR_CAM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xff, 16) +#define IE2_SET_TX_DESC_ADDR_CAM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xff, 16) +#define IE2_GET_TX_DESC_MULTIPLE_PORT(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x7, 12) +#define IE2_SET_TX_DESC_MULTIPLE_PORT(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x7, 12) +#define IE2_SET_TX_DESC_MULTIPLE_PORT_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x7, 12) +#define IE2_GET_TX_DESC_RAW(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 11) +#define IE2_SET_TX_DESC_RAW(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 11) +#define IE2_SET_TX_DESC_RAW_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 11) +#define IE2_GET_TX_DESC_RDG_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 10) +#define IE2_SET_TX_DESC_RDG_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 10) +#define IE2_SET_TX_DESC_RDG_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 10) +#define IE2_GET_TX_DESC_SPECIAL_CW(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 7) +#define IE2_SET_TX_DESC_SPECIAL_CW(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 7) +#define IE2_SET_TX_DESC_SPECIAL_CW_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 7) +#define IE2_GET_TX_DESC_POLLUTED(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 6) +#define IE2_SET_TX_DESC_POLLUTED(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 6) +#define IE2_SET_TX_DESC_POLLUTED_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 6) +#define IE2_GET_TX_DESC_BT_NULL(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 5) +#define IE2_SET_TX_DESC_BT_NULL(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 5) +#define IE2_SET_TX_DESC_BT_NULL_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 5) +#define IE2_GET_TX_DESC_NULL_1(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 4) +#define IE2_SET_TX_DESC_NULL_1(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 4) +#define IE2_SET_TX_DESC_NULL_1_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 4) +#define IE2_GET_TX_DESC_NULL_0(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 3) +#define IE2_SET_TX_DESC_NULL_0(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 3) +#define IE2_SET_TX_DESC_NULL_0_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 3) +#define IE2_GET_TX_DESC_TRI_FRAME(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 2) +#define IE2_SET_TX_DESC_TRI_FRAME(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 2) +#define IE2_SET_TX_DESC_TRI_FRAME_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 2) +#define IE2_GET_TX_DESC_SPE_RPT(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 1) +#define IE2_SET_TX_DESC_SPE_RPT(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE2_SET_TX_DESC_SPE_RPT_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE2_GET_TX_DESC_FTM_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 0) +#define IE2_SET_TX_DESC_FTM_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE2_SET_TX_DESC_FTM_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE2_GET_TX_DESC_MBSSID(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xf, 27) +#define IE2_SET_TX_DESC_MBSSID(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 27) +#define IE2_SET_TX_DESC_MBSSID_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 27) +#define IE2_GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x7ff, 16) +#define IE2_SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x7ff, \ + 16) +#define IE2_SET_TX_DESC_GROUP_BIT_IE_OFFSET_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x7ff, \ + 16) +#define IE2_GET_TX_DESC_RDG_NAV_EXT(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x1, 15) +#define IE2_SET_TX_DESC_RDG_NAV_EXT(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1, 15) +#define IE2_SET_TX_DESC_RDG_NAV_EXT_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1, 15) +#define IE2_GET_TX_DESC_DROP_ID(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 12) +#define IE2_SET_TX_DESC_DROP_ID(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 12) +#define IE2_SET_TX_DESC_DROP_ID_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 12) +#define IE2_GET_TX_DESC_SW_DEFINE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xfff, 0) +#define IE2_SET_TX_DESC_SW_DEFINE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xfff, 0) +#define IE2_SET_TX_DESC_SW_DEFINE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xfff, 0) +#define IE3_GET_TX_DESC_IE_END(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 31) +#define IE3_SET_TX_DESC_IE_END(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE3_SET_TX_DESC_IE_END_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE3_GET_TX_DESC_IE_UP(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 30) +#define IE3_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE3_SET_TX_DESC_IE_UP_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE3_GET_TX_DESC_IE_NUM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 24) +#define IE3_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE3_SET_TX_DESC_IE_NUM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE3_GET_TX_DESC_DATA_SC(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 20) +#define IE3_SET_TX_DESC_DATA_SC(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 20) +#define IE3_SET_TX_DESC_DATA_SC_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 20) +#define IE3_GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 16) +#define IE3_SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 16) +#define IE3_SET_TX_DESC_SIGNALING_TA_PKT_SC_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 16) +#define IE3_GET_TX_DESC_CTRL_CNT(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 8) +#define IE3_SET_TX_DESC_CTRL_CNT(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 8) +#define IE3_SET_TX_DESC_CTRL_CNT_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 8) +#define IE3_GET_TX_DESC_CTRL_CNT_VALID(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 1) +#define IE3_SET_TX_DESC_CTRL_CNT_VALID(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE3_SET_TX_DESC_CTRL_CNT_VALID_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE3_GET_TX_DESC_SIGNALING_TA_PKT_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 0) +#define IE3_SET_TX_DESC_SIGNALING_TA_PKT_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE3_SET_TX_DESC_SIGNALING_TA_PKT_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE3_GET_TX_DESC_G_ID(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3f, 24) +#define IE3_SET_TX_DESC_G_ID(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3f, 24) +#define IE3_SET_TX_DESC_G_ID_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3f, 24) +#define IE3_GET_TX_DESC_SND_TARGET(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xff, 16) +#define IE3_SET_TX_DESC_SND_TARGET(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xff, 16) +#define IE3_SET_TX_DESC_SND_TARGET_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xff, 16) +#define IE3_GET_TX_DESC_CCA_RTS(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 11) +#define IE3_SET_TX_DESC_CCA_RTS(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 11) +#define IE3_SET_TX_DESC_CCA_RTS_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 11) +#define IE3_GET_TX_DESC_SND_PKT_SEL(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 9) +#define IE3_SET_TX_DESC_SND_PKT_SEL(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 9) +#define IE3_SET_TX_DESC_SND_PKT_SEL_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 9) +#define IE3_GET_TX_DESC_NDPA(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 7) +#define IE3_SET_TX_DESC_NDPA(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 7) +#define IE3_SET_TX_DESC_NDPA_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 7) +#define IE3_GET_TX_DESC_MU_DATARATE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x7f, 0) +#define IE3_SET_TX_DESC_MU_DATARATE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x7f, 0) +#define IE3_SET_TX_DESC_MU_DATARATE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x7f, 0) +#define IE4_GET_TX_DESC_IE_END(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 31) +#define IE4_SET_TX_DESC_IE_END(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE4_SET_TX_DESC_IE_END_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE4_GET_TX_DESC_IE_UP(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 30) +#define IE4_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE4_SET_TX_DESC_IE_UP_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE4_GET_TX_DESC_IE_NUM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 24) +#define IE4_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE4_SET_TX_DESC_IE_NUM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE4_GET_TX_DESC_VCS_STBC(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x3, 10) +#define IE4_SET_TX_DESC_VCS_STBC(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x3, 10) +#define IE4_SET_TX_DESC_VCS_STBC_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x3, 10) +#define IE4_GET_TX_DESC_DATA_STBC(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x3, 8) +#define IE4_SET_TX_DESC_DATA_STBC(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x3, 8) +#define IE4_SET_TX_DESC_DATA_STBC_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x3, 8) +#define IE4_GET_TX_DESC_DATA_LDPC(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 2) +#define IE4_SET_TX_DESC_DATA_LDPC(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 2) +#define IE4_SET_TX_DESC_DATA_LDPC_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 2) +#define IE4_GET_TX_DESC_GF(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 1) +#define IE4_SET_TX_DESC_GF(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE4_SET_TX_DESC_GF_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 1) +#define IE4_GET_TX_DESC_LSIG_TXOP_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 0) +#define IE4_SET_TX_DESC_LSIG_TXOP_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE4_SET_TX_DESC_LSIG_TXOP_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 0) +#define IE4_GET_TX_DESC_PATH_MAPA(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 30) +#define IE4_SET_TX_DESC_PATH_MAPA(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 30) +#define IE4_SET_TX_DESC_PATH_MAPA_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 30) +#define IE4_GET_TX_DESC_PATH_MAPB(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 28) +#define IE4_SET_TX_DESC_PATH_MAPB(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 28) +#define IE4_SET_TX_DESC_PATH_MAPB_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 28) +#define IE4_GET_TX_DESC_PATH_MAPC(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 26) +#define IE4_SET_TX_DESC_PATH_MAPC(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 26) +#define IE4_SET_TX_DESC_PATH_MAPC_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 26) +#define IE4_GET_TX_DESC_PATH_MAPD(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 24) +#define IE4_SET_TX_DESC_PATH_MAPD(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 24) +#define IE4_SET_TX_DESC_PATH_MAPD_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 24) +#define IE4_GET_TX_DESC_ANTSEL_A(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xf, 20) +#define IE4_SET_TX_DESC_ANTSEL_A(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 20) +#define IE4_SET_TX_DESC_ANTSEL_A_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 20) +#define IE4_GET_TX_DESC_ANTSEL_B(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xf, 16) +#define IE4_SET_TX_DESC_ANTSEL_B(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 16) +#define IE4_SET_TX_DESC_ANTSEL_B_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 16) +#define IE4_GET_TX_DESC_ANTSEL_C(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xf, 12) +#define IE4_SET_TX_DESC_ANTSEL_C(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 12) +#define IE4_SET_TX_DESC_ANTSEL_C_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 12) +#define IE4_GET_TX_DESC_ANTSEL_D(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xf, 8) +#define IE4_SET_TX_DESC_ANTSEL_D(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 8) +#define IE4_SET_TX_DESC_ANTSEL_D_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 8) +#define IE4_GET_TX_DESC_NTX_PATH_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0xf, 4) +#define IE4_SET_TX_DESC_NTX_PATH_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 4) +#define IE4_SET_TX_DESC_NTX_PATH_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0xf, 4) +#define IE4_GET_TX_DESC_ANTLSEL_EN(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x1, 3) +#define IE4_SET_TX_DESC_ANTLSEL_EN(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1, 3) +#define IE4_SET_TX_DESC_ANTLSEL_EN_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1, 3) +#define IE4_GET_TX_DESC_TXPWR_OFSET_TYPE(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3, 0) +#define IE4_SET_TX_DESC_TXPWR_OFSET_TYPE(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 0) +#define IE4_SET_TX_DESC_TXPWR_OFSET_TYPE_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3, 0) +#define IE5_GET_TX_DESC_IE_END(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 31) +#define IE5_SET_TX_DESC_IE_END(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE5_SET_TX_DESC_IE_END_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 31) +#define IE5_GET_TX_DESC_IE_UP(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1, 30) +#define IE5_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE5_SET_TX_DESC_IE_UP_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1, 30) +#define IE5_GET_TX_DESC_IE_NUM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 24) +#define IE5_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE5_SET_TX_DESC_IE_NUM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 24) +#define IE5_GET_TX_DESC_LEN1_L(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x7f, 17) +#define IE5_SET_TX_DESC_LEN1_L(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x7f, 17) +#define IE5_SET_TX_DESC_LEN1_L_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x7f, 17) +#define IE5_GET_TX_DESC_LEN0(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0x1fff, 4) +#define IE5_SET_TX_DESC_LEN0(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1fff, \ + 4) +#define IE5_SET_TX_DESC_LEN0_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0x1fff, \ + 4) +#define IE5_GET_TX_DESC_PKT_NUM(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword0, \ + 0xf, 0) +#define IE5_SET_TX_DESC_PKT_NUM(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 0) +#define IE5_SET_TX_DESC_PKT_NUM_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword0, value, 0xf, 0) +#define IE5_GET_TX_DESC_LEN3(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x1fff, 19) +#define IE5_SET_TX_DESC_LEN3(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1fff, \ + 19) +#define IE5_SET_TX_DESC_LEN3_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1fff, \ + 19) +#define IE5_GET_TX_DESC_LEN2(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x1fff, 6) +#define IE5_SET_TX_DESC_LEN2(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1fff, \ + 6) +#define IE5_SET_TX_DESC_LEN2_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x1fff, \ + 6) +#define IE5_GET_TX_DESC_LEN1_H(txdesc_ie) \ + HALMAC_GET_DESC_FIELD(((struct halmac_tx_desc *)txdesc_ie)->dword1, \ + 0x3f, 0) +#define IE5_SET_TX_DESC_LEN1_H(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3f, 0) +#define IE5_SET_TX_DESC_LEN1_H_NO_CLR(txdesc_ie, value) \ + HALMAC_SET_DESC_FIELD_NO_CLR( \ + ((struct halmac_tx_desc *)txdesc_ie)->dword1, value, 0x3f, 0) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_ie_chip.h b/hal/halmac/halmac_tx_desc_ie_chip.h new file mode 100644 index 0000000..a35f6da --- /dev/null +++ b/hal/halmac/halmac_tx_desc_ie_chip.h @@ -0,0 +1,438 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_IE_CHIP_H_ +#define _HALMAC_TX_DESC_IE_CHIP_H_ +#if (HALMAC_8814B_SUPPORT) + +#define IE0_GET_TX_DESC_IE_END_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_IE_END(txdesc_ie) +#define IE0_SET_TX_DESC_IE_END_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_IE_END(txdesc_ie, value) +#define IE0_GET_TX_DESC_IE_UP_8814B(txdesc_ie) IE0_GET_TX_DESC_IE_UP(txdesc_ie) +#define IE0_SET_TX_DESC_IE_UP_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_IE_UP(txdesc_ie, value) +#define IE0_GET_TX_DESC_IE_NUM_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_IE_NUM(txdesc_ie) +#define IE0_SET_TX_DESC_IE_NUM_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_IE_NUM(txdesc_ie, value) +#define IE0_GET_TX_DESC_ARFR_TABLE_SEL_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_ARFR_TABLE_SEL(txdesc_ie) +#define IE0_SET_TX_DESC_ARFR_TABLE_SEL_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_ARFR_TABLE_SEL(txdesc_ie, value) +#define IE0_GET_TX_DESC_ARFR_HT_EN_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_ARFR_HT_EN(txdesc_ie) +#define IE0_SET_TX_DESC_ARFR_HT_EN_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_ARFR_HT_EN(txdesc_ie, value) +#define IE0_GET_TX_DESC_ARFR_OFDM_EN_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_ARFR_OFDM_EN(txdesc_ie) +#define IE0_SET_TX_DESC_ARFR_OFDM_EN_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_ARFR_OFDM_EN(txdesc_ie, value) +#define IE0_GET_TX_DESC_ARFR_CCK_EN_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_ARFR_CCK_EN(txdesc_ie) +#define IE0_SET_TX_DESC_ARFR_CCK_EN_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_ARFR_CCK_EN(txdesc_ie, value) +#define IE0_GET_TX_DESC_HW_RTS_EN_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_HW_RTS_EN(txdesc_ie) +#define IE0_SET_TX_DESC_HW_RTS_EN_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_HW_RTS_EN(txdesc_ie, value) +#define IE0_GET_TX_DESC_RTS_EN_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_RTS_EN(txdesc_ie) +#define IE0_SET_TX_DESC_RTS_EN_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_RTS_EN(txdesc_ie, value) +#define IE0_GET_TX_DESC_CTS2SELF_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_CTS2SELF(txdesc_ie) +#define IE0_SET_TX_DESC_CTS2SELF_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_CTS2SELF(txdesc_ie, value) +#define IE0_GET_TX_DESC_RTY_LMT_EN_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_RTY_LMT_EN(txdesc_ie) +#define IE0_SET_TX_DESC_RTY_LMT_EN_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_RTY_LMT_EN(txdesc_ie, value) +#define IE0_GET_TX_DESC_RTS_SHORT_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_RTS_SHORT(txdesc_ie) +#define IE0_SET_TX_DESC_RTS_SHORT_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_RTS_SHORT(txdesc_ie, value) +#define IE0_GET_TX_DESC_DISDATAFB_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_DISDATAFB(txdesc_ie) +#define IE0_SET_TX_DESC_DISDATAFB_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_DISDATAFB(txdesc_ie, value) +#define IE0_GET_TX_DESC_DISRTSFB_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_DISRTSFB(txdesc_ie) +#define IE0_SET_TX_DESC_DISRTSFB_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_DISRTSFB(txdesc_ie, value) +#define IE0_GET_TX_DESC_DATA_SHORT_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_DATA_SHORT(txdesc_ie) +#define IE0_SET_TX_DESC_DATA_SHORT_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_DATA_SHORT(txdesc_ie, value) +#define IE0_GET_TX_DESC_TRY_RATE_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_TRY_RATE(txdesc_ie) +#define IE0_SET_TX_DESC_TRY_RATE_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_TRY_RATE(txdesc_ie, value) +#define IE0_GET_TX_DESC_USERATE_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_USERATE(txdesc_ie) +#define IE0_SET_TX_DESC_USERATE_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_USERATE(txdesc_ie, value) +#define IE0_GET_TX_DESC_RTS_RTY_LOWEST_RATE_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc_ie) +#define IE0_SET_TX_DESC_RTS_RTY_LOWEST_RATE_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc_ie, value) +#define IE0_GET_TX_DESC_DATA_RTY_LOWEST_RATE_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc_ie) +#define IE0_SET_TX_DESC_DATA_RTY_LOWEST_RATE_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc_ie, value) +#define IE0_GET_TX_DESC_RTS_DATA_RTY_LMT_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc_ie) +#define IE0_SET_TX_DESC_RTS_DATA_RTY_LMT_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc_ie, value) +#define IE0_GET_TX_DESC_DATA_BW_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_DATA_BW(txdesc_ie) +#define IE0_SET_TX_DESC_DATA_BW_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_DATA_BW(txdesc_ie, value) +#define IE0_GET_TX_DESC_RTSRATE_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_RTSRATE(txdesc_ie) +#define IE0_SET_TX_DESC_RTSRATE_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_RTSRATE(txdesc_ie, value) +#define IE0_GET_TX_DESC_DATARATE_8814B(txdesc_ie) \ + IE0_GET_TX_DESC_DATARATE(txdesc_ie) +#define IE0_SET_TX_DESC_DATARATE_8814B(txdesc_ie, value) \ + IE0_SET_TX_DESC_DATARATE(txdesc_ie, value) +#define IE1_GET_TX_DESC_IE_END_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_IE_END(txdesc_ie) +#define IE1_SET_TX_DESC_IE_END_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_IE_END(txdesc_ie, value) +#define IE1_GET_TX_DESC_IE_UP_8814B(txdesc_ie) IE1_GET_TX_DESC_IE_UP(txdesc_ie) +#define IE1_SET_TX_DESC_IE_UP_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_IE_UP(txdesc_ie, value) +#define IE1_GET_TX_DESC_IE_NUM_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_IE_NUM(txdesc_ie) +#define IE1_SET_TX_DESC_IE_NUM_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_IE_NUM(txdesc_ie, value) +#define IE1_GET_TX_DESC_AMPDU_DENSITY_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_AMPDU_DENSITY(txdesc_ie) +#define IE1_SET_TX_DESC_AMPDU_DENSITY_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_AMPDU_DENSITY(txdesc_ie, value) +#define IE1_GET_TX_DESC_MAX_AGG_NUM_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_MAX_AGG_NUM(txdesc_ie) +#define IE1_SET_TX_DESC_MAX_AGG_NUM_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_MAX_AGG_NUM(txdesc_ie, value) +#define IE1_GET_TX_DESC_SECTYPE_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_SECTYPE(txdesc_ie) +#define IE1_SET_TX_DESC_SECTYPE_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_SECTYPE(txdesc_ie, value) +#define IE1_GET_TX_DESC_MOREFRAG_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_MOREFRAG(txdesc_ie) +#define IE1_SET_TX_DESC_MOREFRAG_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_MOREFRAG(txdesc_ie, value) +#define IE1_GET_TX_DESC_NOACM_8814B(txdesc_ie) IE1_GET_TX_DESC_NOACM(txdesc_ie) +#define IE1_SET_TX_DESC_NOACM_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_NOACM(txdesc_ie, value) +#define IE1_GET_TX_DESC_BCNPKT_TSF_CTRL_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc_ie) +#define IE1_SET_TX_DESC_BCNPKT_TSF_CTRL_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc_ie, value) +#define IE1_GET_TX_DESC_NAVUSEHDR_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_NAVUSEHDR(txdesc_ie) +#define IE1_SET_TX_DESC_NAVUSEHDR_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_NAVUSEHDR(txdesc_ie, value) +#define IE1_GET_TX_DESC_HTC_8814B(txdesc_ie) IE1_GET_TX_DESC_HTC(txdesc_ie) +#define IE1_SET_TX_DESC_HTC_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_HTC(txdesc_ie, value) +#define IE1_GET_TX_DESC_BMC_8814B(txdesc_ie) IE1_GET_TX_DESC_BMC(txdesc_ie) +#define IE1_SET_TX_DESC_BMC_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_BMC(txdesc_ie, value) +#define IE1_GET_TX_DESC_TX_PKT_AFTER_PIFS_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_TX_PKT_AFTER_PIFS(txdesc_ie) +#define IE1_SET_TX_DESC_TX_PKT_AFTER_PIFS_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_TX_PKT_AFTER_PIFS(txdesc_ie, value) +#define IE1_GET_TX_DESC_USE_MAX_TIME_EN_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_USE_MAX_TIME_EN(txdesc_ie) +#define IE1_SET_TX_DESC_USE_MAX_TIME_EN_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_USE_MAX_TIME_EN(txdesc_ie, value) +#define IE1_GET_TX_DESC_HW_SSN_SEL_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_HW_SSN_SEL(txdesc_ie) +#define IE1_SET_TX_DESC_HW_SSN_SEL_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_HW_SSN_SEL(txdesc_ie, value) +#define IE1_GET_TX_DESC_DISQSELSEQ_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_DISQSELSEQ(txdesc_ie) +#define IE1_SET_TX_DESC_DISQSELSEQ_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_DISQSELSEQ(txdesc_ie, value) +#define IE1_GET_TX_DESC_EN_HWSEQ_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_EN_HWSEQ(txdesc_ie) +#define IE1_SET_TX_DESC_EN_HWSEQ_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_EN_HWSEQ(txdesc_ie, value) +#define IE1_GET_TX_DESC_EN_HWEXSEQ_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_EN_HWEXSEQ(txdesc_ie) +#define IE1_SET_TX_DESC_EN_HWEXSEQ_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_EN_HWEXSEQ(txdesc_ie, value) +#define IE1_GET_TX_DESC_EN_DESC_ID_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_EN_DESC_ID(txdesc_ie) +#define IE1_SET_TX_DESC_EN_DESC_ID_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_EN_DESC_ID(txdesc_ie, value) +#define IE1_GET_TX_DESC_AMPDU_MAX_TIME_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_AMPDU_MAX_TIME(txdesc_ie) +#define IE1_SET_TX_DESC_AMPDU_MAX_TIME_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_AMPDU_MAX_TIME(txdesc_ie, value) +#define IE1_GET_TX_DESC_P_AID_8814B(txdesc_ie) IE1_GET_TX_DESC_P_AID(txdesc_ie) +#define IE1_SET_TX_DESC_P_AID_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_P_AID(txdesc_ie, value) +#define IE1_GET_TX_DESC_MOREDATA_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_MOREDATA(txdesc_ie) +#define IE1_SET_TX_DESC_MOREDATA_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_MOREDATA(txdesc_ie, value) +#define IE1_GET_TX_DESC_SW_SEQ_8814B(txdesc_ie) \ + IE1_GET_TX_DESC_SW_SEQ(txdesc_ie) +#define IE1_SET_TX_DESC_SW_SEQ_8814B(txdesc_ie, value) \ + IE1_SET_TX_DESC_SW_SEQ(txdesc_ie, value) +#define IE2_GET_TX_DESC_IE_END_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_IE_END(txdesc_ie) +#define IE2_SET_TX_DESC_IE_END_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_IE_END(txdesc_ie, value) +#define IE2_GET_TX_DESC_IE_UP_8814B(txdesc_ie) IE2_GET_TX_DESC_IE_UP(txdesc_ie) +#define IE2_SET_TX_DESC_IE_UP_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_IE_UP(txdesc_ie, value) +#define IE2_GET_TX_DESC_IE_NUM_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_IE_NUM(txdesc_ie) +#define IE2_SET_TX_DESC_IE_NUM_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_IE_NUM(txdesc_ie, value) +#define IE2_GET_TX_DESC_ADDR_CAM_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_ADDR_CAM(txdesc_ie) +#define IE2_SET_TX_DESC_ADDR_CAM_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_ADDR_CAM(txdesc_ie, value) +#define IE2_GET_TX_DESC_MULTIPLE_PORT_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_MULTIPLE_PORT(txdesc_ie) +#define IE2_SET_TX_DESC_MULTIPLE_PORT_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_MULTIPLE_PORT(txdesc_ie, value) +#define IE2_GET_TX_DESC_RAW_8814B(txdesc_ie) IE2_GET_TX_DESC_RAW(txdesc_ie) +#define IE2_SET_TX_DESC_RAW_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_RAW(txdesc_ie, value) +#define IE2_GET_TX_DESC_RDG_EN_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_RDG_EN(txdesc_ie) +#define IE2_SET_TX_DESC_RDG_EN_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_RDG_EN(txdesc_ie, value) +#define IE2_GET_TX_DESC_SPECIAL_CW_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_SPECIAL_CW(txdesc_ie) +#define IE2_SET_TX_DESC_SPECIAL_CW_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_SPECIAL_CW(txdesc_ie, value) +#define IE2_GET_TX_DESC_POLLUTED_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_POLLUTED(txdesc_ie) +#define IE2_SET_TX_DESC_POLLUTED_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_POLLUTED(txdesc_ie, value) +#define IE2_GET_TX_DESC_BT_NULL_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_BT_NULL(txdesc_ie) +#define IE2_SET_TX_DESC_BT_NULL_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_BT_NULL(txdesc_ie, value) +#define IE2_GET_TX_DESC_NULL_1_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_NULL_1(txdesc_ie) +#define IE2_SET_TX_DESC_NULL_1_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_NULL_1(txdesc_ie, value) +#define IE2_GET_TX_DESC_NULL_0_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_NULL_0(txdesc_ie) +#define IE2_SET_TX_DESC_NULL_0_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_NULL_0(txdesc_ie, value) +#define IE2_GET_TX_DESC_TRI_FRAME_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_TRI_FRAME(txdesc_ie) +#define IE2_SET_TX_DESC_TRI_FRAME_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_TRI_FRAME(txdesc_ie, value) +#define IE2_GET_TX_DESC_SPE_RPT_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_SPE_RPT(txdesc_ie) +#define IE2_SET_TX_DESC_SPE_RPT_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_SPE_RPT(txdesc_ie, value) +#define IE2_GET_TX_DESC_FTM_EN_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_FTM_EN(txdesc_ie) +#define IE2_SET_TX_DESC_FTM_EN_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_FTM_EN(txdesc_ie, value) +#define IE2_GET_TX_DESC_MBSSID_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_MBSSID(txdesc_ie) +#define IE2_SET_TX_DESC_MBSSID_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_MBSSID(txdesc_ie, value) +#define IE2_GET_TX_DESC_GROUP_BIT_IE_OFFSET_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc_ie) +#define IE2_SET_TX_DESC_GROUP_BIT_IE_OFFSET_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc_ie, value) +#define IE2_GET_TX_DESC_RDG_NAV_EXT_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_RDG_NAV_EXT(txdesc_ie) +#define IE2_SET_TX_DESC_RDG_NAV_EXT_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_RDG_NAV_EXT(txdesc_ie, value) +#define IE2_GET_TX_DESC_DROP_ID_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_DROP_ID(txdesc_ie) +#define IE2_SET_TX_DESC_DROP_ID_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_DROP_ID(txdesc_ie, value) +#define IE2_GET_TX_DESC_SW_DEFINE_8814B(txdesc_ie) \ + IE2_GET_TX_DESC_SW_DEFINE(txdesc_ie) +#define IE2_SET_TX_DESC_SW_DEFINE_8814B(txdesc_ie, value) \ + IE2_SET_TX_DESC_SW_DEFINE(txdesc_ie, value) +#define IE3_GET_TX_DESC_IE_END_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_IE_END(txdesc_ie) +#define IE3_SET_TX_DESC_IE_END_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_IE_END(txdesc_ie, value) +#define IE3_GET_TX_DESC_IE_UP_8814B(txdesc_ie) IE3_GET_TX_DESC_IE_UP(txdesc_ie) +#define IE3_SET_TX_DESC_IE_UP_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_IE_UP(txdesc_ie, value) +#define IE3_GET_TX_DESC_IE_NUM_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_IE_NUM(txdesc_ie) +#define IE3_SET_TX_DESC_IE_NUM_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_IE_NUM(txdesc_ie, value) +#define IE3_GET_TX_DESC_DATA_SC_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_DATA_SC(txdesc_ie) +#define IE3_SET_TX_DESC_DATA_SC_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_DATA_SC(txdesc_ie, value) +#define IE3_GET_TX_DESC_SIGNALING_TA_PKT_SC_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc_ie) +#define IE3_SET_TX_DESC_SIGNALING_TA_PKT_SC_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc_ie, value) +#define IE3_GET_TX_DESC_CTRL_CNT_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_CTRL_CNT(txdesc_ie) +#define IE3_SET_TX_DESC_CTRL_CNT_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_CTRL_CNT(txdesc_ie, value) +#define IE3_GET_TX_DESC_CTRL_CNT_VALID_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_CTRL_CNT_VALID(txdesc_ie) +#define IE3_SET_TX_DESC_CTRL_CNT_VALID_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_CTRL_CNT_VALID(txdesc_ie, value) +#define IE3_GET_TX_DESC_SIGNALING_TA_PKT_EN_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_SIGNALING_TA_PKT_EN(txdesc_ie) +#define IE3_SET_TX_DESC_SIGNALING_TA_PKT_EN_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_SIGNALING_TA_PKT_EN(txdesc_ie, value) +#define IE3_GET_TX_DESC_G_ID_8814B(txdesc_ie) IE3_GET_TX_DESC_G_ID(txdesc_ie) +#define IE3_SET_TX_DESC_G_ID_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_G_ID(txdesc_ie, value) +#define IE3_GET_TX_DESC_SND_TARGET_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_SND_TARGET(txdesc_ie) +#define IE3_SET_TX_DESC_SND_TARGET_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_SND_TARGET(txdesc_ie, value) +#define IE3_GET_TX_DESC_CCA_RTS_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_CCA_RTS(txdesc_ie) +#define IE3_SET_TX_DESC_CCA_RTS_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_CCA_RTS(txdesc_ie, value) +#define IE3_GET_TX_DESC_SND_PKT_SEL_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_SND_PKT_SEL(txdesc_ie) +#define IE3_SET_TX_DESC_SND_PKT_SEL_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_SND_PKT_SEL(txdesc_ie, value) +#define IE3_GET_TX_DESC_NDPA_8814B(txdesc_ie) IE3_GET_TX_DESC_NDPA(txdesc_ie) +#define IE3_SET_TX_DESC_NDPA_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_NDPA(txdesc_ie, value) +#define IE3_GET_TX_DESC_MU_DATARATE_8814B(txdesc_ie) \ + IE3_GET_TX_DESC_MU_DATARATE(txdesc_ie) +#define IE3_SET_TX_DESC_MU_DATARATE_8814B(txdesc_ie, value) \ + IE3_SET_TX_DESC_MU_DATARATE(txdesc_ie, value) +#define IE4_GET_TX_DESC_IE_END_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_IE_END(txdesc_ie) +#define IE4_SET_TX_DESC_IE_END_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_IE_END(txdesc_ie, value) +#define IE4_GET_TX_DESC_IE_UP_8814B(txdesc_ie) IE4_GET_TX_DESC_IE_UP(txdesc_ie) +#define IE4_SET_TX_DESC_IE_UP_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_IE_UP(txdesc_ie, value) +#define IE4_GET_TX_DESC_IE_NUM_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_IE_NUM(txdesc_ie) +#define IE4_SET_TX_DESC_IE_NUM_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_IE_NUM(txdesc_ie, value) +#define IE4_GET_TX_DESC_VCS_STBC_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_VCS_STBC(txdesc_ie) +#define IE4_SET_TX_DESC_VCS_STBC_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_VCS_STBC(txdesc_ie, value) +#define IE4_GET_TX_DESC_DATA_STBC_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_DATA_STBC(txdesc_ie) +#define IE4_SET_TX_DESC_DATA_STBC_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_DATA_STBC(txdesc_ie, value) +#define IE4_GET_TX_DESC_DATA_LDPC_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_DATA_LDPC(txdesc_ie) +#define IE4_SET_TX_DESC_DATA_LDPC_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_DATA_LDPC(txdesc_ie, value) +#define IE4_GET_TX_DESC_GF_8814B(txdesc_ie) IE4_GET_TX_DESC_GF(txdesc_ie) +#define IE4_SET_TX_DESC_GF_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_GF(txdesc_ie, value) +#define IE4_GET_TX_DESC_LSIG_TXOP_EN_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_LSIG_TXOP_EN(txdesc_ie) +#define IE4_SET_TX_DESC_LSIG_TXOP_EN_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_LSIG_TXOP_EN(txdesc_ie, value) +#define IE4_GET_TX_DESC_PATH_MAPA_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_PATH_MAPA(txdesc_ie) +#define IE4_SET_TX_DESC_PATH_MAPA_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_PATH_MAPA(txdesc_ie, value) +#define IE4_GET_TX_DESC_PATH_MAPB_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_PATH_MAPB(txdesc_ie) +#define IE4_SET_TX_DESC_PATH_MAPB_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_PATH_MAPB(txdesc_ie, value) +#define IE4_GET_TX_DESC_PATH_MAPC_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_PATH_MAPC(txdesc_ie) +#define IE4_SET_TX_DESC_PATH_MAPC_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_PATH_MAPC(txdesc_ie, value) +#define IE4_GET_TX_DESC_PATH_MAPD_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_PATH_MAPD(txdesc_ie) +#define IE4_SET_TX_DESC_PATH_MAPD_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_PATH_MAPD(txdesc_ie, value) +#define IE4_GET_TX_DESC_ANTSEL_A_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_ANTSEL_A(txdesc_ie) +#define IE4_SET_TX_DESC_ANTSEL_A_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_ANTSEL_A(txdesc_ie, value) +#define IE4_GET_TX_DESC_ANTSEL_B_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_ANTSEL_B(txdesc_ie) +#define IE4_SET_TX_DESC_ANTSEL_B_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_ANTSEL_B(txdesc_ie, value) +#define IE4_GET_TX_DESC_ANTSEL_C_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_ANTSEL_C(txdesc_ie) +#define IE4_SET_TX_DESC_ANTSEL_C_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_ANTSEL_C(txdesc_ie, value) +#define IE4_GET_TX_DESC_ANTSEL_D_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_ANTSEL_D(txdesc_ie) +#define IE4_SET_TX_DESC_ANTSEL_D_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_ANTSEL_D(txdesc_ie, value) +#define IE4_GET_TX_DESC_NTX_PATH_EN_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_NTX_PATH_EN(txdesc_ie) +#define IE4_SET_TX_DESC_NTX_PATH_EN_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_NTX_PATH_EN(txdesc_ie, value) +#define IE4_GET_TX_DESC_ANTLSEL_EN_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_ANTLSEL_EN(txdesc_ie) +#define IE4_SET_TX_DESC_ANTLSEL_EN_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_ANTLSEL_EN(txdesc_ie, value) +#define IE4_GET_TX_DESC_TXPWR_OFSET_TYPE_8814B(txdesc_ie) \ + IE4_GET_TX_DESC_TXPWR_OFSET_TYPE(txdesc_ie) +#define IE4_SET_TX_DESC_TXPWR_OFSET_TYPE_8814B(txdesc_ie, value) \ + IE4_SET_TX_DESC_TXPWR_OFSET_TYPE(txdesc_ie, value) +#define IE5_GET_TX_DESC_IE_END_8814B(txdesc_ie) \ + IE5_GET_TX_DESC_IE_END(txdesc_ie) +#define IE5_SET_TX_DESC_IE_END_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_IE_END(txdesc_ie, value) +#define IE5_GET_TX_DESC_IE_UP_8814B(txdesc_ie) IE5_GET_TX_DESC_IE_UP(txdesc_ie) +#define IE5_SET_TX_DESC_IE_UP_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_IE_UP(txdesc_ie, value) +#define IE5_GET_TX_DESC_IE_NUM_8814B(txdesc_ie) \ + IE5_GET_TX_DESC_IE_NUM(txdesc_ie) +#define IE5_SET_TX_DESC_IE_NUM_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_IE_NUM(txdesc_ie, value) +#define IE5_GET_TX_DESC_LEN1_L_8814B(txdesc_ie) \ + IE5_GET_TX_DESC_LEN1_L(txdesc_ie) +#define IE5_SET_TX_DESC_LEN1_L_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_LEN1_L(txdesc_ie, value) +#define IE5_GET_TX_DESC_LEN0_8814B(txdesc_ie) IE5_GET_TX_DESC_LEN0(txdesc_ie) +#define IE5_SET_TX_DESC_LEN0_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_LEN0(txdesc_ie, value) +#define IE5_GET_TX_DESC_PKT_NUM_8814B(txdesc_ie) \ + IE5_GET_TX_DESC_PKT_NUM(txdesc_ie) +#define IE5_SET_TX_DESC_PKT_NUM_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_PKT_NUM(txdesc_ie, value) +#define IE5_GET_TX_DESC_LEN3_8814B(txdesc_ie) IE5_GET_TX_DESC_LEN3(txdesc_ie) +#define IE5_SET_TX_DESC_LEN3_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_LEN3(txdesc_ie, value) +#define IE5_GET_TX_DESC_LEN2_8814B(txdesc_ie) IE5_GET_TX_DESC_LEN2(txdesc_ie) +#define IE5_SET_TX_DESC_LEN2_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_LEN2(txdesc_ie, value) +#define IE5_GET_TX_DESC_LEN1_H_8814B(txdesc_ie) \ + IE5_GET_TX_DESC_LEN1_H(txdesc_ie) +#define IE5_SET_TX_DESC_LEN1_H_8814B(txdesc_ie, value) \ + IE5_SET_TX_DESC_LEN1_H(txdesc_ie, value) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_ie_nic.h b/hal/halmac/halmac_tx_desc_ie_nic.h new file mode 100644 index 0000000..b39535b --- /dev/null +++ b/hal/halmac/halmac_tx_desc_ie_nic.h @@ -0,0 +1,450 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_IE_NIC_H_ +#define _HALMAC_TX_DESC_IE_NIC_H_ +#if (HALMAC_8814B_SUPPORT) + +#define IE0_GET_TX_DESC_IE_END(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 31, 1) +#define IE0_SET_TX_DESC_IE_END(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 31, 1, value) +#define IE0_GET_TX_DESC_IE_UP(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 30, 1) +#define IE0_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 30, 1, value) +#define IE0_GET_TX_DESC_IE_NUM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 24, 4) +#define IE0_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 24, 4, value) +#define IE0_GET_TX_DESC_ARFR_TABLE_SEL(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 19, 1) +#define IE0_SET_TX_DESC_ARFR_TABLE_SEL(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 19, 1, value) +#define IE0_GET_TX_DESC_ARFR_HT_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 18, 1) +#define IE0_SET_TX_DESC_ARFR_HT_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 18, 1, value) +#define IE0_GET_TX_DESC_ARFR_OFDM_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 17, 1) +#define IE0_SET_TX_DESC_ARFR_OFDM_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 17, 1, value) +#define IE0_GET_TX_DESC_ARFR_CCK_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 16, 1) +#define IE0_SET_TX_DESC_ARFR_CCK_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 16, 1, value) +#define IE0_GET_TX_DESC_HW_RTS_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 9, 1) +#define IE0_SET_TX_DESC_HW_RTS_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 9, 1, value) +#define IE0_GET_TX_DESC_RTS_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 8, 1) +#define IE0_SET_TX_DESC_RTS_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 8, 1, value) +#define IE0_GET_TX_DESC_CTS2SELF(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 7, 1) +#define IE0_SET_TX_DESC_CTS2SELF(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 7, 1, value) +#define IE0_GET_TX_DESC_RTY_LMT_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 6, 1) +#define IE0_SET_TX_DESC_RTY_LMT_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 6, 1, value) +#define IE0_GET_TX_DESC_RTS_SHORT(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 5, 1) +#define IE0_SET_TX_DESC_RTS_SHORT(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 5, 1, value) +#define IE0_GET_TX_DESC_DISDATAFB(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 4, 1) +#define IE0_SET_TX_DESC_DISDATAFB(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 4, 1, value) +#define IE0_GET_TX_DESC_DISRTSFB(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 3, 1) +#define IE0_SET_TX_DESC_DISRTSFB(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 3, 1, value) +#define IE0_GET_TX_DESC_DATA_SHORT(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 2, 1) +#define IE0_SET_TX_DESC_DATA_SHORT(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 2, 1, value) +#define IE0_GET_TX_DESC_TRY_RATE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 1, 1) +#define IE0_SET_TX_DESC_TRY_RATE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 1, 1, value) +#define IE0_GET_TX_DESC_USERATE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 0, 1) +#define IE0_SET_TX_DESC_USERATE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 0, 1, value) +#define IE0_GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 27, 4) +#define IE0_SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 27, 4, value) +#define IE0_GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 22, 5) +#define IE0_SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 22, 5, value) +#define IE0_GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 16, 6) +#define IE0_SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 16, 6, value) +#define IE0_GET_TX_DESC_DATA_BW(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 12, 2) +#define IE0_SET_TX_DESC_DATA_BW(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 12, 2, value) +#define IE0_GET_TX_DESC_RTSRATE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 7, 4) +#define IE0_SET_TX_DESC_RTSRATE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 7, 4, value) +#define IE0_GET_TX_DESC_DATARATE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 0, 7) +#define IE0_SET_TX_DESC_DATARATE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 0, 7, value) +#define IE1_GET_TX_DESC_IE_END(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 31, 1) +#define IE1_SET_TX_DESC_IE_END(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 31, 1, value) +#define IE1_GET_TX_DESC_IE_UP(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 30, 1) +#define IE1_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 30, 1, value) +#define IE1_GET_TX_DESC_IE_NUM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 24, 4) +#define IE1_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 24, 4, value) +#define IE1_GET_TX_DESC_AMPDU_DENSITY(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 21, 3) +#define IE1_SET_TX_DESC_AMPDU_DENSITY(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 21, 3, value) +#define IE1_GET_TX_DESC_MAX_AGG_NUM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 16, 5) +#define IE1_SET_TX_DESC_MAX_AGG_NUM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 16, 5, value) +#define IE1_GET_TX_DESC_SECTYPE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 14, 2) +#define IE1_SET_TX_DESC_SECTYPE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 14, 2, value) +#define IE1_GET_TX_DESC_MOREFRAG(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 13, 1) +#define IE1_SET_TX_DESC_MOREFRAG(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 13, 1, value) +#define IE1_GET_TX_DESC_NOACM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 12, 1) +#define IE1_SET_TX_DESC_NOACM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 12, 1, value) +#define IE1_GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 11, 1) +#define IE1_SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 11, 1, value) +#define IE1_GET_TX_DESC_NAVUSEHDR(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 10, 1) +#define IE1_SET_TX_DESC_NAVUSEHDR(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 10, 1, value) +#define IE1_GET_TX_DESC_HTC(txdesc_ie) LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 9, 1) +#define IE1_SET_TX_DESC_HTC(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 9, 1, value) +#define IE1_GET_TX_DESC_BMC(txdesc_ie) LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 8, 1) +#define IE1_SET_TX_DESC_BMC(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 8, 1, value) +#define IE1_GET_TX_DESC_TX_PKT_AFTER_PIFS(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 7, 1) +#define IE1_SET_TX_DESC_TX_PKT_AFTER_PIFS(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 7, 1, value) +#define IE1_GET_TX_DESC_USE_MAX_TIME_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 6, 1) +#define IE1_SET_TX_DESC_USE_MAX_TIME_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 6, 1, value) +#define IE1_GET_TX_DESC_HW_SSN_SEL(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 4, 2) +#define IE1_SET_TX_DESC_HW_SSN_SEL(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 4, 2, value) +#define IE1_GET_TX_DESC_DISQSELSEQ(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 3, 1) +#define IE1_SET_TX_DESC_DISQSELSEQ(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 3, 1, value) +#define IE1_GET_TX_DESC_EN_HWSEQ(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 2, 1) +#define IE1_SET_TX_DESC_EN_HWSEQ(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 2, 1, value) +#define IE1_GET_TX_DESC_EN_HWEXSEQ(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 1, 1) +#define IE1_SET_TX_DESC_EN_HWEXSEQ(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 1, 1, value) +#define IE1_GET_TX_DESC_EN_DESC_ID(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 0, 1) +#define IE1_SET_TX_DESC_EN_DESC_ID(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 0, 1, value) +#define IE1_GET_TX_DESC_AMPDU_MAX_TIME(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 24, 8) +#define IE1_SET_TX_DESC_AMPDU_MAX_TIME(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 24, 8, value) +#define IE1_GET_TX_DESC_P_AID(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 15, 9) +#define IE1_SET_TX_DESC_P_AID(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 15, 9, value) +#define IE1_GET_TX_DESC_MOREDATA(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 14, 1) +#define IE1_SET_TX_DESC_MOREDATA(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 14, 1, value) +#define IE1_GET_TX_DESC_SW_SEQ(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 0, 12) +#define IE1_SET_TX_DESC_SW_SEQ(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 0, 12, value) +#define IE2_GET_TX_DESC_IE_END(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 31, 1) +#define IE2_SET_TX_DESC_IE_END(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 31, 1, value) +#define IE2_GET_TX_DESC_IE_UP(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 30, 1) +#define IE2_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 30, 1, value) +#define IE2_GET_TX_DESC_IE_NUM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 24, 4) +#define IE2_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 24, 4, value) +#define IE2_GET_TX_DESC_ADDR_CAM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 16, 8) +#define IE2_SET_TX_DESC_ADDR_CAM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 16, 8, value) +#define IE2_GET_TX_DESC_MULTIPLE_PORT(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 12, 3) +#define IE2_SET_TX_DESC_MULTIPLE_PORT(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 12, 3, value) +#define IE2_GET_TX_DESC_RAW(txdesc_ie) LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 11, 1) +#define IE2_SET_TX_DESC_RAW(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 11, 1, value) +#define IE2_GET_TX_DESC_RDG_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 10, 1) +#define IE2_SET_TX_DESC_RDG_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 10, 1, value) +#define IE2_GET_TX_DESC_SPECIAL_CW(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 7, 1) +#define IE2_SET_TX_DESC_SPECIAL_CW(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 7, 1, value) +#define IE2_GET_TX_DESC_POLLUTED(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 6, 1) +#define IE2_SET_TX_DESC_POLLUTED(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 6, 1, value) +#define IE2_GET_TX_DESC_BT_NULL(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 5, 1) +#define IE2_SET_TX_DESC_BT_NULL(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 5, 1, value) +#define IE2_GET_TX_DESC_NULL_1(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 4, 1) +#define IE2_SET_TX_DESC_NULL_1(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 4, 1, value) +#define IE2_GET_TX_DESC_NULL_0(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 3, 1) +#define IE2_SET_TX_DESC_NULL_0(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 3, 1, value) +#define IE2_GET_TX_DESC_TRI_FRAME(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 2, 1) +#define IE2_SET_TX_DESC_TRI_FRAME(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 2, 1, value) +#define IE2_GET_TX_DESC_SPE_RPT(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 1, 1) +#define IE2_SET_TX_DESC_SPE_RPT(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 1, 1, value) +#define IE2_GET_TX_DESC_FTM_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 0, 1) +#define IE2_SET_TX_DESC_FTM_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 0, 1, value) +#define IE2_GET_TX_DESC_MBSSID(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 27, 4) +#define IE2_SET_TX_DESC_MBSSID(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 27, 4, value) +#define IE2_GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 16, 11) +#define IE2_SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 16, 11, value) +#define IE2_GET_TX_DESC_RDG_NAV_EXT(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 15, 1) +#define IE2_SET_TX_DESC_RDG_NAV_EXT(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 15, 1, value) +#define IE2_GET_TX_DESC_DROP_ID(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 12, 2) +#define IE2_SET_TX_DESC_DROP_ID(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 12, 2, value) +#define IE2_GET_TX_DESC_SW_DEFINE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 0, 12) +#define IE2_SET_TX_DESC_SW_DEFINE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 0, 12, value) +#define IE3_GET_TX_DESC_IE_END(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 31, 1) +#define IE3_SET_TX_DESC_IE_END(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 31, 1, value) +#define IE3_GET_TX_DESC_IE_UP(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 30, 1) +#define IE3_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 30, 1, value) +#define IE3_GET_TX_DESC_IE_NUM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 24, 4) +#define IE3_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 24, 4, value) +#define IE3_GET_TX_DESC_DATA_SC(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 20, 4) +#define IE3_SET_TX_DESC_DATA_SC(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 20, 4, value) +#define IE3_GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 16, 4) +#define IE3_SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 16, 4, value) +#define IE3_GET_TX_DESC_CTRL_CNT(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 8, 4) +#define IE3_SET_TX_DESC_CTRL_CNT(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 8, 4, value) +#define IE3_GET_TX_DESC_CTRL_CNT_VALID(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 1, 1) +#define IE3_SET_TX_DESC_CTRL_CNT_VALID(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 1, 1, value) +#define IE3_GET_TX_DESC_SIGNALING_TA_PKT_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 0, 1) +#define IE3_SET_TX_DESC_SIGNALING_TA_PKT_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 0, 1, value) +#define IE3_GET_TX_DESC_G_ID(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 24, 6) +#define IE3_SET_TX_DESC_G_ID(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 24, 6, value) +#define IE3_GET_TX_DESC_SND_TARGET(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 16, 8) +#define IE3_SET_TX_DESC_SND_TARGET(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 16, 8, value) +#define IE3_GET_TX_DESC_CCA_RTS(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 11, 2) +#define IE3_SET_TX_DESC_CCA_RTS(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 11, 2, value) +#define IE3_GET_TX_DESC_SND_PKT_SEL(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 9, 2) +#define IE3_SET_TX_DESC_SND_PKT_SEL(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 9, 2, value) +#define IE3_GET_TX_DESC_NDPA(txdesc_ie) LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 7, 2) +#define IE3_SET_TX_DESC_NDPA(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 7, 2, value) +#define IE3_GET_TX_DESC_MU_DATARATE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 0, 7) +#define IE3_SET_TX_DESC_MU_DATARATE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 0, 7, value) +#define IE4_GET_TX_DESC_IE_END(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 31, 1) +#define IE4_SET_TX_DESC_IE_END(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 31, 1, value) +#define IE4_GET_TX_DESC_IE_UP(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 30, 1) +#define IE4_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 30, 1, value) +#define IE4_GET_TX_DESC_IE_NUM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 24, 4) +#define IE4_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 24, 4, value) +#define IE4_GET_TX_DESC_VCS_STBC(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 10, 2) +#define IE4_SET_TX_DESC_VCS_STBC(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 10, 2, value) +#define IE4_GET_TX_DESC_DATA_STBC(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 8, 2) +#define IE4_SET_TX_DESC_DATA_STBC(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 8, 2, value) +#define IE4_GET_TX_DESC_DATA_LDPC(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 2, 1) +#define IE4_SET_TX_DESC_DATA_LDPC(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 2, 1, value) +#define IE4_GET_TX_DESC_GF(txdesc_ie) LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 1, 1) +#define IE4_SET_TX_DESC_GF(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 1, 1, value) +#define IE4_GET_TX_DESC_LSIG_TXOP_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 0, 1) +#define IE4_SET_TX_DESC_LSIG_TXOP_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 0, 1, value) +#define IE4_GET_TX_DESC_PATH_MAPA(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 30, 2) +#define IE4_SET_TX_DESC_PATH_MAPA(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 30, 2, value) +#define IE4_GET_TX_DESC_PATH_MAPB(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 28, 2) +#define IE4_SET_TX_DESC_PATH_MAPB(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 28, 2, value) +#define IE4_GET_TX_DESC_PATH_MAPC(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 26, 2) +#define IE4_SET_TX_DESC_PATH_MAPC(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 26, 2, value) +#define IE4_GET_TX_DESC_PATH_MAPD(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 24, 2) +#define IE4_SET_TX_DESC_PATH_MAPD(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 24, 2, value) +#define IE4_GET_TX_DESC_ANTSEL_A(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 20, 4) +#define IE4_SET_TX_DESC_ANTSEL_A(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 20, 4, value) +#define IE4_GET_TX_DESC_ANTSEL_B(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 16, 4) +#define IE4_SET_TX_DESC_ANTSEL_B(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 16, 4, value) +#define IE4_GET_TX_DESC_ANTSEL_C(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 12, 4) +#define IE4_SET_TX_DESC_ANTSEL_C(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 12, 4, value) +#define IE4_GET_TX_DESC_ANTSEL_D(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 8, 4) +#define IE4_SET_TX_DESC_ANTSEL_D(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 8, 4, value) +#define IE4_GET_TX_DESC_NTX_PATH_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 4, 4) +#define IE4_SET_TX_DESC_NTX_PATH_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 4, 4, value) +#define IE4_GET_TX_DESC_ANTLSEL_EN(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 3, 1) +#define IE4_SET_TX_DESC_ANTLSEL_EN(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 3, 1, value) +#define IE4_GET_TX_DESC_TXPWR_OFSET_TYPE(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 0, 2) +#define IE4_SET_TX_DESC_TXPWR_OFSET_TYPE(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 0, 2, value) +#define IE5_GET_TX_DESC_IE_END(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 31, 1) +#define IE5_SET_TX_DESC_IE_END(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 31, 1, value) +#define IE5_GET_TX_DESC_IE_UP(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 30, 1) +#define IE5_SET_TX_DESC_IE_UP(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 30, 1, value) +#define IE5_GET_TX_DESC_IE_NUM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 24, 4) +#define IE5_SET_TX_DESC_IE_NUM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 24, 4, value) +#define IE5_GET_TX_DESC_LEN1_L(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 17, 7) +#define IE5_SET_TX_DESC_LEN1_L(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 17, 7, value) +#define IE5_GET_TX_DESC_LEN0(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 4, 13) +#define IE5_SET_TX_DESC_LEN0(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 4, 13, value) +#define IE5_GET_TX_DESC_PKT_NUM(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x00, 0, 4) +#define IE5_SET_TX_DESC_PKT_NUM(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x00, 0, 4, value) +#define IE5_GET_TX_DESC_LEN3(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 19, 13) +#define IE5_SET_TX_DESC_LEN3(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 19, 13, value) +#define IE5_GET_TX_DESC_LEN2(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 6, 13) +#define IE5_SET_TX_DESC_LEN2(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 6, 13, value) +#define IE5_GET_TX_DESC_LEN1_H(txdesc_ie) \ + LE_BITS_TO_4BYTE(txdesc_ie + 0x04, 0, 6) +#define IE5_SET_TX_DESC_LEN1_H(txdesc_ie, value) \ + SET_BITS_TO_LE_4BYTE(txdesc_ie + 0x04, 0, 6, value) + +#endif + +#endif diff --git a/hal/halmac/halmac_tx_desc_nic.h b/hal/halmac/halmac_tx_desc_nic.h new file mode 100644 index 0000000..a1f6eab --- /dev/null +++ b/hal/halmac/halmac_tx_desc_nic.h @@ -0,0 +1,1236 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TX_DESC_NIC_H_ +#define _HALMAC_TX_DESC_NIC_H_ +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD0*/ + +#define SET_TX_DESC_DISQSELSEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 31, 1, value) +#define GET_TX_DESC_DISQSELSEQ(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 31, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_IE_END_BODY(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 31, 1, value) +#define GET_TX_DESC_IE_END_BODY(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 31, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_GF(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 30, 1, value) +#define GET_TX_DESC_GF(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 30, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_AGG_EN_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 30, 1, value) +#define GET_TX_DESC_AGG_EN_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 30, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_NO_ACM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 29, 1, value) +#define GET_TX_DESC_NO_ACM(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 29, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_BK_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 29, 1, value) +#define GET_TX_DESC_BK_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 29, 1) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_BCNPKT_TSF_CTRL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 28, 1, value) +#define GET_TX_DESC_BCNPKT_TSF_CTRL(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x00, 28, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_AMSDU_PAD_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 27, 1, value) +#define GET_TX_DESC_AMSDU_PAD_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 27, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_LS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 26, 1, value) +#define GET_TX_DESC_LS(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 26, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_HTC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 25, 1, value) +#define GET_TX_DESC_HTC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 25, 1) +#define SET_TX_DESC_BMC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 24, 1, value) +#define GET_TX_DESC_BMC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 24, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_PKT_OFFSET_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 24, 5, value) +#define GET_TX_DESC_PKT_OFFSET_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 24, 5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_OFFSET(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 16, 8, value) +#define GET_TX_DESC_OFFSET(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 16, 8) +#define SET_TX_DESC_TXPKTSIZE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x00, 0, 16, value) +#define GET_TX_DESC_TXPKTSIZE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x00, 0, 16) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*WORD1*/ + +#define SET_TX_DESC_HW_AES_IV_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 31, 1, value) +#define GET_TX_DESC_HW_AES_IV_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 31, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_AMSDU(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 30, 1, value) +#define GET_TX_DESC_AMSDU(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 30, 1) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_FTM_EN_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 30, 1, value) +#define GET_TX_DESC_FTM_EN_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 30, 1) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_KEYID_SEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 30, 1, value) +#define GET_TX_DESC_KEYID_SEL(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 30, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_MOREDATA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 29, 1, value) +#define GET_TX_DESC_MOREDATA(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 29, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_HW_AES_IV_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 29, 1, value) +#define GET_TX_DESC_HW_AES_IV_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 29, 1) +#define SET_TX_DESC_MHR_CP(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 25, 1, value) +#define GET_TX_DESC_MHR_CP(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 25, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_PKT_OFFSET(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 24, 5, value) +#define GET_TX_DESC_PKT_OFFSET(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 24, 5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_SMH_EN_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 24, 1, value) +#define GET_TX_DESC_SMH_EN_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 24, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SEC_TYPE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 22, 2, value) +#define GET_TX_DESC_SEC_TYPE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 22, 2) +#define SET_TX_DESC_EN_DESC_ID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 21, 1, value) +#define GET_TX_DESC_EN_DESC_ID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 21, 1) +#define SET_TX_DESC_RATE_ID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 16, 5, value) +#define GET_TX_DESC_RATE_ID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 16, 5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_SMH_CAM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 16, 8, value) +#define GET_TX_DESC_SMH_CAM(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 16, 8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_PIFS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 15, 1, value) +#define GET_TX_DESC_PIFS(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 15, 1) +#define SET_TX_DESC_LSIG_TXOP_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 14, 1, value) +#define GET_TX_DESC_LSIG_TXOP_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 14, 1) +#define SET_TX_DESC_RD_NAV_EXT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 13, 1, value) +#define GET_TX_DESC_RD_NAV_EXT(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 13, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_EXT_EDCA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 13, 1, value) +#define GET_TX_DESC_EXT_EDCA(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 13, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_QSEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 8, 5, value) +#define GET_TX_DESC_QSEL(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 8, 5) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SPECIAL_CW(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 7, 1, value) +#define GET_TX_DESC_SPECIAL_CW(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 7, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_MACID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 0, 7, value) +#define GET_TX_DESC_MACID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 0, 7) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_MACID_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x04, 0, 7, value) +#define GET_TX_DESC_MACID_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x04, 0, 7) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +/*TXDESC_WORD2*/ + +#define SET_TX_DESC_HW_AES_IV(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 31, 1, value) +#define GET_TX_DESC_HW_AES_IV(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 31, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_CHK_EN_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 31, 1, value) +#define GET_TX_DESC_CHK_EN_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 31, 1) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_FTM_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 30, 1, value) +#define GET_TX_DESC_FTM_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 30, 1) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTCEL_D_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 28, 4, value) +#define GET_TX_DESC_ANTCEL_D_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 28, 4) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_DMA_PRI(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 27, 1, value) +#define GET_TX_DESC_DMA_PRI(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 27, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_G_ID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 24, 6, value) +#define GET_TX_DESC_G_ID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 24, 6) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_MAX_AMSDU_MODE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 24, 3, value) +#define GET_TX_DESC_MAX_AMSDU_MODE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 24, 3) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTSEL_C_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 24, 4, value) +#define GET_TX_DESC_ANTSEL_C_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 24, 4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_BT_NULL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 23, 1, value) +#define GET_TX_DESC_BT_NULL(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 23, 1) +#define SET_TX_DESC_AMPDU_DENSITY(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 20, 3, value) +#define GET_TX_DESC_AMPDU_DENSITY(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 20, 3) +#define SET_TX_DESC_SPE_RPT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 19, 1, value) +#define GET_TX_DESC_SPE_RPT(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 19, 1) +#define SET_TX_DESC_RAW(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 18, 1, value) +#define GET_TX_DESC_RAW(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 18, 1) +#define SET_TX_DESC_MOREFRAG(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 17, 1, value) +#define GET_TX_DESC_MOREFRAG(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 17, 1) +#define SET_TX_DESC_BK(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 16, 1, value) +#define GET_TX_DESC_BK(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 16, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_DMA_TXAGG_NUM_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 16, 8, value) +#define GET_TX_DESC_DMA_TXAGG_NUM_V1(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 16, 8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_NULL_1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 15, 1, value) +#define GET_TX_DESC_NULL_1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 15, 1) +#define SET_TX_DESC_NULL_0(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 14, 1, value) +#define GET_TX_DESC_NULL_0(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 14, 1) +#define SET_TX_DESC_RDG_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 13, 1, value) +#define GET_TX_DESC_RDG_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 13, 1) +#define SET_TX_DESC_AGG_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 12, 1, value) +#define GET_TX_DESC_AGG_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 12, 1) +#define SET_TX_DESC_CCA_RTS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 10, 2, value) +#define GET_TX_DESC_CCA_RTS(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 10, 2) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TRI_FRAME(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 9, 1, value) +#define GET_TX_DESC_TRI_FRAME(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 9, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_P_AID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 0, 9, value) +#define GET_TX_DESC_P_AID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x08, 0, 9) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_TXDESC_CHECKSUM_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x08, 0, 16, value) +#define GET_TX_DESC_TXDESC_CHECKSUM_V1(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x08, 0, 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD3*/ + +#define SET_TX_DESC_AMPDU_MAX_TIME(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 24, 8, value) +#define GET_TX_DESC_AMPDU_MAX_TIME(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x0C, 24, 8) +#define SET_TX_DESC_NDPA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 22, 2, value) +#define GET_TX_DESC_NDPA(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 22, 2) +#define SET_TX_DESC_MAX_AGG_NUM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 17, 5, value) +#define GET_TX_DESC_MAX_AGG_NUM(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 17, 5) +#define SET_TX_DESC_USE_MAX_TIME_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 16, 1, value) +#define GET_TX_DESC_USE_MAX_TIME_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x0C, 16, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_OFFLOAD_SIZE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 16, 15, value) +#define GET_TX_DESC_OFFLOAD_SIZE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 16, 15) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_NAVUSEHDR(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 15, 1, value) +#define GET_TX_DESC_NAVUSEHDR(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 15, 1) +#define SET_TX_DESC_CHK_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 14, 1, value) +#define GET_TX_DESC_CHK_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 14, 1) +#define SET_TX_DESC_HW_RTS_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 13, 1, value) +#define GET_TX_DESC_HW_RTS_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 13, 1) +#define SET_TX_DESC_RTSEN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 12, 1, value) +#define GET_TX_DESC_RTSEN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 12, 1) +#define SET_TX_DESC_CTS2SELF(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 11, 1, value) +#define GET_TX_DESC_CTS2SELF(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 11, 1) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_CHANNEL_DMA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 11, 5, value) +#define GET_TX_DESC_CHANNEL_DMA(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 11, 5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_DISDATAFB(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 10, 1, value) +#define GET_TX_DESC_DISDATAFB(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 10, 1) +#define SET_TX_DESC_DISRTSFB(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 9, 1, value) +#define GET_TX_DESC_DISRTSFB(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 9, 1) +#define SET_TX_DESC_USE_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 8, 1, value) +#define GET_TX_DESC_USE_RATE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 8, 1) +#define SET_TX_DESC_HW_SSN_SEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 6, 2, value) +#define GET_TX_DESC_HW_SSN_SEL(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 6, 2) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_IE_CNT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 6, 3, value) +#define GET_TX_DESC_IE_CNT(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 6, 3) +#define SET_TX_DESC_IE_CNT_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 5, 1, value) +#define GET_TX_DESC_IE_CNT_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 5, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_WHEADER_LEN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 0, 5, value) +#define GET_TX_DESC_WHEADER_LEN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 0, 5) + +#endif + +#if (HALMAC_8814B_SUPPORT) + +#define SET_TX_DESC_WHEADER_LEN_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x0C, 0, 5, value) +#define GET_TX_DESC_WHEADER_LEN_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x0C, 0, 5) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD4*/ + +#define SET_TX_DESC_PCTS_MASK_IDX(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 30, 2, value) +#define GET_TX_DESC_PCTS_MASK_IDX(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x10, 30, 2) +#define SET_TX_DESC_PCTS_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 29, 1, value) +#define GET_TX_DESC_PCTS_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x10, 29, 1) +#define SET_TX_DESC_RTSRATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 24, 5, value) +#define GET_TX_DESC_RTSRATE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x10, 24, 5) +#define SET_TX_DESC_RTS_DATA_RTY_LMT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 18, 6, value) +#define GET_TX_DESC_RTS_DATA_RTY_LMT(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 18, 6) +#define SET_TX_DESC_RTY_LMT_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 17, 1, value) +#define GET_TX_DESC_RTY_LMT_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x10, 17, 1) +#define SET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 13, 4, value) +#define GET_TX_DESC_RTS_RTY_LOWEST_RATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 13, 4) +#define SET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 8, 5, value) +#define GET_TX_DESC_DATA_RTY_LOWEST_RATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x10, 8, 5) +#define SET_TX_DESC_TRY_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 7, 1, value) +#define GET_TX_DESC_TRY_RATE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x10, 7, 1) +#define SET_TX_DESC_DATARATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x10, 0, 7, value) +#define GET_TX_DESC_DATARATE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x10, 0, 7) + +/*TXDESC_WORD5*/ + +#define SET_TX_DESC_POLLUTED(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 31, 1, value) +#define GET_TX_DESC_POLLUTED(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 31, 1) + +#endif + +#if (HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_EN_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 30, 1, value) +#define GET_TX_DESC_ANTSEL_EN_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 30, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TXPWR_OFSET(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 28, 3, value) +#define GET_TX_DESC_TXPWR_OFSET(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 28, 3) + +#endif + +#if (HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_TXPWR_OFSET_TYPE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 28, 2, value) +#define GET_TX_DESC_TXPWR_OFSET_TYPE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 28, 2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_TXPWR_OFSET_TYPE_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 28, 3, value) +#define GET_TX_DESC_TXPWR_OFSET_TYPE_V1(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 28, 3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8192F_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_TX_ANT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 24, 4, value) +#define GET_TX_DESC_TX_ANT(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 24, 4) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_DROP_ID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 24, 2, value) +#define GET_TX_DESC_DROP_ID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 24, 2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_DROP_ID_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 22, 2, value) +#define GET_TX_DESC_DROP_ID_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 22, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_PORT_ID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 21, 3, value) +#define GET_TX_DESC_PORT_ID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 21, 3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_PORT_ID_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 21, 1, value) +#define GET_TX_DESC_PORT_ID_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 21, 1) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8821C_SUPPORT || \ + HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT || \ + HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_MULTIPLE_PORT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 18, 3, value) +#define GET_TX_DESC_MULTIPLE_PORT(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 18, 3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SIGNALING_TAPKT_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 17, 1, value) +#define GET_TX_DESC_SIGNALING_TAPKT_EN(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 17, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8198F_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_RTS_SC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 13, 4, value) +#define GET_TX_DESC_RTS_SC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 13, 4) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 13, 4, value) +#define GET_TX_DESC_SIGNALING_TA_PKT_SC(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x14, 13, 4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_RTS_SHORT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 12, 1, value) +#define GET_TX_DESC_RTS_SHORT(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 12, 1) +#define SET_TX_DESC_VCS_STBC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 10, 2, value) +#define GET_TX_DESC_VCS_STBC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 10, 2) +#define SET_TX_DESC_DATA_STBC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 8, 2, value) +#define GET_TX_DESC_DATA_STBC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 8, 2) +#define SET_TX_DESC_DATA_LDPC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 7, 1, value) +#define GET_TX_DESC_DATA_LDPC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 7, 1) +#define SET_TX_DESC_DATA_BW(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 5, 2, value) +#define GET_TX_DESC_DATA_BW(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 5, 2) +#define SET_TX_DESC_DATA_SHORT(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 4, 1, value) +#define GET_TX_DESC_DATA_SHORT(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 4, 1) +#define SET_TX_DESC_DATA_SC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x14, 0, 4, value) +#define GET_TX_DESC_DATA_SC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x14, 0, 4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +/*TXDESC_WORD6*/ + +#define SET_TX_DESC_ANTSEL_D(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 30, 2, value) +#define GET_TX_DESC_ANTSEL_D(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 30, 2) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANT_MAPD_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 30, 2, value) +#define GET_TX_DESC_ANT_MAPD_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 30, 2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPC_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 30, 2, value) +#define GET_TX_DESC_ANT_MAPC_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 30, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPD(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 28, 2, value) +#define GET_TX_DESC_ANT_MAPD(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 28, 2) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANT_MAPC_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 28, 2, value) +#define GET_TX_DESC_ANT_MAPC_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 28, 2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPB_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 28, 2, value) +#define GET_TX_DESC_ANT_MAPB_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 28, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 26, 2, value) +#define GET_TX_DESC_ANT_MAPC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 26, 2) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANT_MAPB_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 26, 2, value) +#define GET_TX_DESC_ANT_MAPB_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 26, 2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPA_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 26, 2, value) +#define GET_TX_DESC_ANT_MAPA_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 26, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPB(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 24, 2, value) +#define GET_TX_DESC_ANT_MAPB(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 24, 2) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANT_MAPA_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 24, 2, value) +#define GET_TX_DESC_ANT_MAPA_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 24, 2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_D_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 24, 2, value) +#define GET_TX_DESC_ANTSEL_D_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 24, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPA(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 22, 2, value) +#define GET_TX_DESC_ANT_MAPA(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 22, 2) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_C_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 22, 2, value) +#define GET_TX_DESC_ANTSEL_C_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 22, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_C(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 20, 2, value) +#define GET_TX_DESC_ANTSEL_C(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 20, 2) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTSEL_B_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 20, 4, value) +#define GET_TX_DESC_ANTSEL_B_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 20, 4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_B_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 19, 3, value) +#define GET_TX_DESC_ANTSEL_B_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 19, 3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_B(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 18, 2, value) +#define GET_TX_DESC_ANTSEL_B(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 18, 2) +#define SET_TX_DESC_ANTSEL_A(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 16, 2, value) +#define GET_TX_DESC_ANTSEL_A(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 16, 2) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTSEL_A_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 16, 4, value) +#define GET_TX_DESC_ANTSEL_A_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 16, 4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANTSEL_A_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 16, 3, value) +#define GET_TX_DESC_ANTSEL_A_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 16, 3) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_MBSSID(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 12, 4, value) +#define GET_TX_DESC_MBSSID(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 12, 4) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_SW_DEFINE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 0, 12, value) +#define GET_TX_DESC_SW_DEFINE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 0, 12) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8192F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SWPS_SEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x18, 0, 12, value) +#define GET_TX_DESC_SWPS_SEQ(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x18, 0, 12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD7*/ + +#define SET_TX_DESC_DMA_TXAGG_NUM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 24, 8, value) +#define GET_TX_DESC_DMA_TXAGG_NUM(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 24, 8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_FINAL_DATA_RATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 24, 8, value) +#define GET_TX_DESC_FINAL_DATA_RATE(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x1C, 24, 8) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_ANT_MAPD_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 22, 2, value) +#define GET_TX_DESC_ANT_MAPD_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 22, 2) +#define SET_TX_DESC_ANTSEL_EN_V2(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 21, 1, value) +#define GET_TX_DESC_ANTSEL_EN_V2(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 21, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_NTX_MAP(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 20, 4, value) +#define GET_TX_DESC_NTX_MAP(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 20, 4) + +#endif + +#if (HALMAC_8198F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_ANTSEL_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 19, 1, value) +#define GET_TX_DESC_ANTSEL_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 19, 1) +#define SET_TX_DESC_MBSSID_EX(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 16, 3, value) +#define GET_TX_DESC_MBSSID_EX(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 16, 3) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_MBSSID_EX_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 16, 1, value) +#define GET_TX_DESC_MBSSID_EX_V1(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 16, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TX_BUFF_SIZE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 0, 16, value) +#define GET_TX_DESC_TX_BUFF_SIZE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 0, 16) +#define SET_TX_DESC_TXDESC_CHECKSUM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 0, 16, value) +#define GET_TX_DESC_TXDESC_CHECKSUM(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x1C, 0, 16) +#define SET_TX_DESC_TIMESTAMP(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x1C, 0, 16, value) +#define GET_TX_DESC_TIMESTAMP(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x1C, 0, 16) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD8*/ + +#define SET_TX_DESC_TXWIFI_CP(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 31, 1, value) +#define GET_TX_DESC_TXWIFI_CP(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 31, 1) +#define SET_TX_DESC_MAC_CP(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 30, 1, value) +#define GET_TX_DESC_MAC_CP(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 30, 1) +#define SET_TX_DESC_STW_PKTRE_DIS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 29, 1, value) +#define GET_TX_DESC_STW_PKTRE_DIS(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 29, 1) +#define SET_TX_DESC_STW_RB_DIS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 28, 1, value) +#define GET_TX_DESC_STW_RB_DIS(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 28, 1) +#define SET_TX_DESC_STW_RATE_DIS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 27, 1, value) +#define GET_TX_DESC_STW_RATE_DIS(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 27, 1) +#define SET_TX_DESC_STW_ANT_DIS(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 26, 1, value) +#define GET_TX_DESC_STW_ANT_DIS(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 26, 1) +#define SET_TX_DESC_STW_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 25, 1, value) +#define GET_TX_DESC_STW_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 25, 1) +#define SET_TX_DESC_SMH_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 24, 1, value) +#define GET_TX_DESC_SMH_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 24, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TAILPAGE_L(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 24, 8, value) +#define GET_TX_DESC_TAILPAGE_L(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 24, 8) +#define SET_TX_DESC_SDIO_DMASEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 16, 8, value) +#define GET_TX_DESC_SDIO_DMASEQ(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 16, 8) +#define SET_TX_DESC_NEXTHEADPAGE_L(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 16, 8, value) +#define GET_TX_DESC_NEXTHEADPAGE_L(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x20, 16, 8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_EN_HWSEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 15, 1, value) +#define GET_TX_DESC_EN_HWSEQ(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 15, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT) + +#define SET_TX_DESC_EN_HWEXSEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 14, 1, value) +#define GET_TX_DESC_EN_HWEXSEQ(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 14, 1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_EN_HWSEQ_MODE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 14, 2, value) +#define GET_TX_DESC_EN_HWSEQ_MODE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 14, 2) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_DATA_RC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 8, 6, value) +#define GET_TX_DESC_DATA_RC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 8, 6) +#define SET_TX_DESC_BAR_RTY_TH(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 6, 2, value) +#define GET_TX_DESC_BAR_RTY_TH(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 6, 2) +#define SET_TX_DESC_RTS_RC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x20, 0, 6, value) +#define GET_TX_DESC_RTS_RC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x20, 0, 6) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +/*TXDESC_WORD9*/ + +#define SET_TX_DESC_TAILPAGE_H(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 28, 4, value) +#define GET_TX_DESC_TAILPAGE_H(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x24, 28, 4) +#define SET_TX_DESC_NEXTHEADPAGE_H(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 24, 4, value) +#define GET_TX_DESC_NEXTHEADPAGE_H(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 24, 4) + +#endif + +#if (HALMAC_8192F_SUPPORT) + +#define SET_TX_DESC_FINAL_DATA_RATE_V1(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 24, 8, value) +#define GET_TX_DESC_FINAL_DATA_RATE_V1(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 24, 8) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SW_SEQ(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 12, 12, value) +#define GET_TX_DESC_SW_SEQ(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x24, 12, 12) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_TXBF_PATH(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 11, 1, value) +#define GET_TX_DESC_TXBF_PATH(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x24, 11, 1) + +#endif + +#if (HALMAC_8814A_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8197F_SUPPORT || \ + HALMAC_8821C_SUPPORT || HALMAC_8198F_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8192F_SUPPORT || HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_PADDING_LEN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 0, 11, value) +#define GET_TX_DESC_PADDING_LEN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x24, 0, 11) +#define SET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x24, 0, 8, value) +#define GET_TX_DESC_GROUP_BIT_IE_OFFSET(txdesc) \ + LE_BITS_TO_4BYTE(txdesc + 0x24, 0, 8) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +/*WORD10*/ + +#define SET_TX_DESC_HT_DATA_SND(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 31, 1, value) +#define GET_TX_DESC_HT_DATA_SND(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 31, 1) + +#endif + +#if (HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SHCUT_CAM(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 16, 6, value) +#define GET_TX_DESC_SHCUT_CAM(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 16, 6) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_MU_DATARATE(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 8, 8, value) +#define GET_TX_DESC_MU_DATARATE(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 8, 8) +#define SET_TX_DESC_MU_RC(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 4, 4, value) +#define GET_TX_DESC_MU_RC(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 4, 4) + +#endif + +#if (HALMAC_8812F_SUPPORT) + +#define SET_TX_DESC_NDPA_RATE_SEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 3, 1, value) +#define GET_TX_DESC_NDPA_RATE_SEL(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 3, 1) +#define SET_TX_DESC_HW_NDPA_EN(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 2, 1, value) +#define GET_TX_DESC_HW_NDPA_EN(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 2, 1) + +#endif + +#if (HALMAC_8822B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822C_SUPPORT || \ + HALMAC_8812F_SUPPORT || HALMAC_8197G_SUPPORT) + +#define SET_TX_DESC_SND_PKT_SEL(txdesc, value) \ + SET_BITS_TO_LE_4BYTE(txdesc + 0x28, 0, 2, value) +#define GET_TX_DESC_SND_PKT_SEL(txdesc) LE_BITS_TO_4BYTE(txdesc + 0x28, 0, 2) + +#endif + +#endif diff --git a/hal/halmac/halmac_type.h b/hal/halmac/halmac_type.h new file mode 100644 index 0000000..108b877 --- /dev/null +++ b/hal/halmac/halmac_type.h @@ -0,0 +1,2668 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef _HALMAC_TYPE_H_ +#define _HALMAC_TYPE_H_ + +#include "halmac_2_platform.h" +#include "halmac_hw_cfg.h" +#include "halmac_fw_info.h" +#include "halmac_intf_phy_cmd.h" +#include "halmac_state_machine.h" + +#define IN +#define OUT +#define INOUT + +#define HALMAC_BCN_IE_BMP_SIZE 24 /* ID0~ID191, 192/8=24 */ + +#ifndef HALMAC_RX_FIFO_EXPANDING_MODE_PKT_SIZE +#define HALMAC_RX_FIFO_EXPANDING_MODE_PKT_SIZE 80 +#endif + +#ifndef HALMAC_MSG_LEVEL_TRACE +#define HALMAC_MSG_LEVEL_TRACE 3 +#endif + +#ifndef HALMAC_MSG_LEVEL_WARNING +#define HALMAC_MSG_LEVEL_WARNING 2 +#endif + +#ifndef HALMAC_MSG_LEVEL_ERR +#define HALMAC_MSG_LEVEL_ERR 1 +#endif + +#ifndef HALMAC_MSG_LEVEL_NO_LOG +#define HALMAC_MSG_LEVEL_NO_LOG 0 +#endif + +#ifndef HALMAC_SDIO_SUPPORT +#define HALMAC_SDIO_SUPPORT 1 +#endif + +#ifndef HALMAC_USB_SUPPORT +#define HALMAC_USB_SUPPORT 1 +#endif + +#ifndef HALMAC_PCIE_SUPPORT +#define HALMAC_PCIE_SUPPORT 1 +#endif + +#ifndef HALMAC_MSG_LEVEL +#define HALMAC_MSG_LEVEL HALMAC_MSG_LEVEL_TRACE +#endif + +#ifndef HALMAC_DBG_MONITOR_IO +#define HALMAC_DBG_MONITOR_IO 0 +#endif + +/* platform api */ +#define PLTFM_SDIO_CMD52_R(offset) \ + adapter->pltfm_api->SDIO_CMD52_READ(adapter->drv_adapter, offset) +#define PLTFM_SDIO_CMD53_R8(offset) \ + adapter->pltfm_api->SDIO_CMD53_READ_8(adapter->drv_adapter, offset) +#define PLTFM_SDIO_CMD53_R16(offset) \ + adapter->pltfm_api->SDIO_CMD53_READ_16(adapter->drv_adapter, offset) +#define PLTFM_SDIO_CMD53_R32(offset) \ + adapter->pltfm_api->SDIO_CMD53_READ_32(adapter->drv_adapter, offset) +#define PLTFM_SDIO_CMD53_RN(offset, size, data) \ + adapter->pltfm_api->SDIO_CMD53_READ_N(adapter->drv_adapter, offset, \ + size, data) +#define PLTFM_SDIO_CMD52_W(offset, val) \ + adapter->pltfm_api->SDIO_CMD52_WRITE(adapter->drv_adapter, offset, val) +#define PLTFM_SDIO_CMD53_W8(offset, val) \ + adapter->pltfm_api->SDIO_CMD53_WRITE_8(adapter->drv_adapter, offset, \ + val) +#define PLTFM_SDIO_CMD53_W16(offset, val) \ + adapter->pltfm_api->SDIO_CMD53_WRITE_16(adapter->drv_adapter, offset, \ + val) +#define PLTFM_SDIO_CMD53_W32(offset, val) \ + adapter->pltfm_api->SDIO_CMD53_WRITE_32(adapter->drv_adapter, offset, \ + val) +#define PLTFM_SDIO_CMD52_CIA_R(offset) \ + adapter->pltfm_api->SDIO_CMD52_CIA_READ(adapter->drv_adapter, offset) + +#define PLTFM_REG_R8(offset) \ + adapter->pltfm_api->REG_READ_8(adapter->drv_adapter, offset) +#define PLTFM_REG_R16(offset) \ + adapter->pltfm_api->REG_READ_16(adapter->drv_adapter, offset) +#define PLTFM_REG_R32(offset) \ + adapter->pltfm_api->REG_READ_32(adapter->drv_adapter, offset) +#define PLTFM_REG_W8(offset, val) \ + adapter->pltfm_api->REG_WRITE_8(adapter->drv_adapter, offset, val) +#define PLTFM_REG_W16(offset, val) \ + adapter->pltfm_api->REG_WRITE_16(adapter->drv_adapter, offset, val) +#define PLTFM_REG_W32(offset, val) \ + adapter->pltfm_api->REG_WRITE_32(adapter->drv_adapter, offset, val) + +#define PLTFM_SEND_RSVD_PAGE(buf, size) \ + adapter->pltfm_api->SEND_RSVD_PAGE(adapter->drv_adapter, buf, size) +#define PLTFM_SEND_H2C_PKT(buf, size) \ + adapter->pltfm_api->SEND_H2C_PKT(adapter->drv_adapter, buf, size) + +#define PLTFM_FREE(buf, size) \ + adapter->pltfm_api->RTL_FREE(adapter->drv_adapter, buf, size) +#define PLTFM_MALLOC(size) \ + adapter->pltfm_api->RTL_MALLOC(adapter->drv_adapter, size) +#define PLTFM_MEMCPY(dest, src, size) \ + adapter->pltfm_api->RTL_MEMCPY(adapter->drv_adapter, dest, src, size) +#define PLTFM_MEMSET(addr, value, size) \ + adapter->pltfm_api->RTL_MEMSET(adapter->drv_adapter, addr, value, size) +#define PLTFM_DELAY_US(us) \ + adapter->pltfm_api->RTL_DELAY_US(adapter->drv_adapter, us) + +#define PLTFM_MUTEX_INIT(mutex) \ + adapter->pltfm_api->MUTEX_INIT(adapter->drv_adapter, mutex) +#define PLTFM_MUTEX_DEINIT(mutex) \ + adapter->pltfm_api->MUTEX_DEINIT(adapter->drv_adapter, mutex) +#define PLTFM_MUTEX_LOCK(mutex) \ + adapter->pltfm_api->MUTEX_LOCK(adapter->drv_adapter, mutex) +#define PLTFM_MUTEX_UNLOCK(mutex) \ + adapter->pltfm_api->MUTEX_UNLOCK(adapter->drv_adapter, mutex) + +#define PLTFM_EVENT_SIG(feature_id, proc_status, buf, size) \ + adapter->pltfm_api->EVENT_INDICATION(adapter->drv_adapter, feature_id, \ + proc_status, buf, size) + +#if HALMAC_PLATFORM_WINDOWS +#define PLTFM_MSG_PRINT adapter->pltfm_api->MSG_PRINT +#endif + +#define PLTFM_MSG_ALWAYS(...) \ + adapter->pltfm_api->MSG_PRINT(adapter->drv_adapter, HALMAC_MSG_INIT, \ + HALMAC_DBG_ALWAYS, __VA_ARGS__) + +#if HALMAC_DBG_MSG_ENABLE + +/* Enable debug msg depends on HALMAC_MSG_LEVEL */ +#if (HALMAC_MSG_LEVEL >= HALMAC_MSG_LEVEL_ERR) +#define PLTFM_MSG_ERR(...) \ + adapter->pltfm_api->MSG_PRINT(adapter->drv_adapter, HALMAC_MSG_INIT, \ + HALMAC_DBG_ERR, __VA_ARGS__) +#else +#define PLTFM_MSG_ERR(...) do {} while (0) +#endif + +#if (HALMAC_MSG_LEVEL >= HALMAC_MSG_LEVEL_WARNING) +#define PLTFM_MSG_WARN(...) \ + adapter->pltfm_api->MSG_PRINT(adapter->drv_adapter, HALMAC_MSG_INIT, \ + HALMAC_DBG_WARN, __VA_ARGS__) +#else +#define PLTFM_MSG_WARN(...) do {} while (0) +#endif + +#if (HALMAC_MSG_LEVEL >= HALMAC_MSG_LEVEL_TRACE) +#define PLTFM_MSG_TRACE(...) \ + adapter->pltfm_api->MSG_PRINT(adapter->drv_adapter, HALMAC_MSG_INIT, \ + HALMAC_DBG_TRACE, __VA_ARGS__) +#else +#define PLTFM_MSG_TRACE(...) do {} while (0) +#endif + +#else + +/* Disable debug msg */ +#define PLTFM_MSG_ERR(...) do {} while (0) +#define PLTFM_MSG_WARN(...) do {} while (0) +#define PLTFM_MSG_TRACE(...) do {} while (0) + +#endif + +#if HALMAC_DBG_MONITOR_IO +#define PLTFM_MONITOR_READ(offset, byte, val, __func, __line) \ + adapter->pltfm_api->READ_MONITOR(adapter->drv_adapter, offset, byte, \ + val, __func, __line) +#define PLTFM_MONITOR_WRITE(offset, byte, val, __func, __line) \ + adapter->pltfm_api->WRITE_MONITOR(adapter->drv_adapter, offset, byte, \ + val, __func, __line) + +#define HALMAC_REG_R8(offset) \ + api->halmac_mon_reg_read_8(adapter, offset, __func__, __LINE__) +#define HALMAC_REG_R16(offset) \ + api->halmac_mon_reg_read_16(adapter, offset, __func__, __LINE__) +#define HALMAC_REG_R32(offset) \ + api->halmac_mon_reg_read_32(adapter, offset, __func__, __LINE__) +#define HALMAC_REG_W8(offset, val) \ + api->halmac_mon_reg_write_8(adapter, offset, val, \ + __func__, __LINE__) +#define HALMAC_REG_W16(offset, val) \ + api->halmac_mon_reg_write_16(adapter, offset, val, \ + __func__, __LINE__) +#define HALMAC_REG_W32(offset, val) \ + api->halmac_mon_reg_write_32(adapter, offset, val, \ + __func__, __LINE__) +#define HALMAC_REG_SDIO_RN(offset, size, data) \ + api->halmac_mon_reg_sdio_cmd53_read_n(adapter, offset, size, data, \ + __func__, __LINE__) + +#else +#define HALMAC_REG_R8(offset) api->halmac_reg_read_8(adapter, offset) +#define HALMAC_REG_R16(offset) api->halmac_reg_read_16(adapter, offset) +#define HALMAC_REG_R32(offset) api->halmac_reg_read_32(adapter, offset) +#define HALMAC_REG_W8(offset, val) api->halmac_reg_write_8(adapter, offset, val) +#define HALMAC_REG_W16(offset, val) \ + api->halmac_reg_write_16(adapter, offset, val) +#define HALMAC_REG_W32(offset, val) \ + api->halmac_reg_write_32(adapter, offset, val) +#define HALMAC_REG_SDIO_RN(offset, size, data) \ + api->halmac_reg_sdio_cmd53_read_n(adapter, offset, size, data) +#endif + +#define HALMAC_REG_W8_CLR(offset, mask) \ + do { \ + u32 __offset = (u32)offset; \ + HALMAC_REG_W8(__offset, HALMAC_REG_R8(__offset) & ~(mask)); \ + } while (0) +#define HALMAC_REG_W16_CLR(offset, mask) \ + do { \ + u32 __offset = (u32)offset; \ + HALMAC_REG_W16(__offset, HALMAC_REG_R16(__offset) & ~(mask)); \ + } while (0) +#define HALMAC_REG_W32_CLR(offset, mask) \ + do { \ + u32 __offset = (u32)offset; \ + HALMAC_REG_W32(__offset, HALMAC_REG_R32(__offset) & ~(mask)); \ + } while (0) + +#define HALMAC_REG_W8_SET(offset, mask) \ + do { \ + u32 __offset = (u32)offset; \ + HALMAC_REG_W8(__offset, HALMAC_REG_R8(__offset) | mask); \ + } while (0) +#define HALMAC_REG_W16_SET(offset, mask) \ + do { \ + u32 __offset = (u32)offset; \ + HALMAC_REG_W16(__offset, HALMAC_REG_R16(__offset) | mask); \ + } while (0) +#define HALMAC_REG_W32_SET(offset, mask) \ + do { \ + u32 __offset = (u32)offset; \ + HALMAC_REG_W32(__offset, HALMAC_REG_R32(__offset) | mask); \ + } while (0) + +/* Swap Little-endian <-> Big-endia*/ +#define SWAP32(x) \ + ((u32)((((u32)(x) & (u32)0x000000ff) << 24) | \ + (((u32)(x) & (u32)0x0000ff00) << 8) | \ + (((u32)(x) & (u32)0x00ff0000) >> 8) | \ + (((u32)(x) & (u32)0xff000000) >> 24))) + +#define SWAP16(x) \ + ((u16)((((u16)(x) & (u16)0x00ff) << 8) | \ + (((u16)(x) & (u16)0xff00) >> 8))) + +/*1->Little endian 0->Big endian*/ +#if HALMAC_SYSTEM_ENDIAN +#ifndef rtk_le16_to_cpu +#define rtk_cpu_to_le32(x) ((u32)(x)) +#define rtk_le32_to_cpu(x) ((u32)(x)) +#define rtk_cpu_to_le16(x) ((u16)(x)) +#define rtk_le16_to_cpu(x) ((u16)(x)) +#define rtk_cpu_to_be32(x) SWAP32((x)) +#define rtk_be32_to_cpu(x) SWAP32((x)) +#define rtk_cpu_to_be16(x) SWAP16((x)) +#define rtk_be16_to_cpu(x) SWAP16((x)) +#endif +#else +#ifndef rtk_le16_to_cpu +#define rtk_cpu_to_le32(x) SWAP32((x)) +#define rtk_le32_to_cpu(x) SWAP32((x)) +#define rtk_cpu_to_le16(x) SWAP16((x)) +#define rtk_le16_to_cpu(x) SWAP16((x)) +#define rtk_cpu_to_be32(x) ((u32)(x)) +#define rtk_be32_to_cpu(x) ((u32)(x)) +#define rtk_cpu_to_be16(x) ((u16)(x)) +#define rtk_be16_to_cpu(x) ((u16)(x)) +#endif +#endif + +#define HALMAC_ALIGN(x, a) HALMAC_ALIGN_MASK(x, (a) - 1) +#define HALMAC_ALIGN_MASK(x, mask) (((x) + (mask)) & ~(mask)) + +/* #if !HALMAC_PLATFORM_WINDOWS */ +#if !((HALMAC_PLATFORM_WINDOWS == 1) && (HALMAC_PLATFORM_TESTPROGRAM == 0)) + +/* Byte Swapping routine */ +#ifndef EF1BYTE +#define EF1BYTE (u8) +#endif + +#ifndef EF2BYTE +#define EF2BYTE rtk_le16_to_cpu +#endif + +#ifndef EF4BYTE +#define EF4BYTE rtk_le32_to_cpu +#endif + +/* Example: + * BIT_LEN_MASK_32(0) => 0x00000000 + * BIT_LEN_MASK_32(1) => 0x00000001 + * BIT_LEN_MASK_32(2) => 0x00000003 + * BIT_LEN_MASK_32(32) => 0xFFFFFFFF + */ +#ifndef BIT_LEN_MASK_32 +#define BIT_LEN_MASK_32(__bitlen) (0xFFFFFFFF >> (32 - (__bitlen))) +#endif + +/* Example: + * BIT_OFFSET_LEN_MASK_32(0, 2) => 0x00000003 + * BIT_OFFSET_LEN_MASK_32(16, 2) => 0x00030000 + */ +#ifndef BIT_OFFSET_LEN_MASK_32 +#define BIT_OFFSET_LEN_MASK_32(__bitoffset, __bitlen) \ + (BIT_LEN_MASK_32(__bitlen) << (__bitoffset)) +#endif + +/* Return 4-byte value in host byte ordering from + * 4-byte pointer in litten-endian system + */ +#ifndef LE_P4BYTE_TO_HOST_4BYTE +#define LE_P4BYTE_TO_HOST_4BYTE(__start) (EF4BYTE(*((u32 *)(__start)))) +#endif + +/* Translate subfield (continuous bits in little-endian) of + * 4-byte value in litten byte to 4-byte value in host byte ordering + */ +#ifndef LE_BITS_TO_4BYTE +#define LE_BITS_TO_4BYTE(__start, __bitoffset, __bitlen) \ + ((LE_P4BYTE_TO_HOST_4BYTE(__start) >> (__bitoffset)) & \ + BIT_LEN_MASK_32(__bitlen)) +#endif + +/* Mask subfield (continuous bits in little-endian) of 4-byte + * value in litten byte oredering and return the result in 4-byte + * value in host byte ordering + */ +#ifndef LE_BITS_CLEARED_TO_4BYTE +#define LE_BITS_CLEARED_TO_4BYTE(__start, __bitoffset, __bitlen) \ + (LE_P4BYTE_TO_HOST_4BYTE(__start) & \ + (~BIT_OFFSET_LEN_MASK_32(__bitoffset, __bitlen))) +#endif + +/* Set subfield of little-endian 4-byte value to specified value */ +#ifndef SET_BITS_TO_LE_4BYTE +#define SET_BITS_TO_LE_4BYTE(__start, __bitoffset, __bitlen, __value) \ + do { \ + *((u32 *)(__start)) = \ + EF4BYTE( \ + LE_BITS_CLEARED_TO_4BYTE(__start, __bitoffset, __bitlen) | \ + ((((u32)__value) & BIT_LEN_MASK_32(__bitlen)) << (__bitoffset))\ + ); \ + } while (0) +#endif + +#ifndef HALMAC_BIT_OFFSET_VAL_MASK_32 +#define HALMAC_BIT_OFFSET_VAL_MASK_32(__bitval, __bitoffset) \ + (__bitval << (__bitoffset)) +#endif + +#ifndef SET_MEM_OP +#define SET_MEM_OP(dw, value32, mask, shift) \ + (((dw) & ~((mask) << (shift))) | (((value32) & (mask)) << (shift))) +#endif + +#ifndef HALMAC_SET_DESC_FIELD_CLR +#define HALMAC_SET_DESC_FIELD_CLR(dw, value32, mask, shift) \ + (dw = (rtk_cpu_to_le32( \ + SET_MEM_OP(rtk_cpu_to_le32(dw), value32, mask, shift)))) +#endif + +#ifndef HALMAC_SET_DESC_FIELD_NO_CLR +#define HALMAC_SET_DESC_FIELD_NO_CLR(dw, value32, mask, shift) \ + (dw |= (rtk_cpu_to_le32(((value32) & (mask)) << (shift)))) +#endif + +#ifndef HALMAC_GET_DESC_FIELD +#define HALMAC_GET_DESC_FIELD(dw, mask, shift) \ + ((rtk_le32_to_cpu(dw) >> (shift)) & (mask)) +#endif + +#define HALMAC_SET_BD_FIELD_CLR HALMAC_SET_DESC_FIELD_CLR +#define HALMAC_SET_BD_FIELD_NO_CLR HALMAC_SET_DESC_FIELD_NO_CLR +#define HALMAC_GET_BD_FIELD HALMAC_GET_DESC_FIELD + +#ifndef GET_H2C_FIELD +#define GET_H2C_FIELD LE_BITS_TO_4BYTE +#endif + +#ifndef SET_H2C_FIELD_CLR +#define SET_H2C_FIELD_CLR SET_BITS_TO_LE_4BYTE +#endif + +#ifndef SET_H2C_FIELD_NO_CLR +#define SET_H2C_FIELD_NO_CLR SET_BITS_TO_LE_4BYTE +#endif + +#ifndef GET_C2H_FIELD +#define GET_C2H_FIELD LE_BITS_TO_4BYTE +#endif + +#ifndef SET_C2H_FIELD_CLR +#define SET_C2H_FIELD_CLR SET_BITS_TO_LE_4BYTE +#endif + +#ifndef SET_C2H_FIELD_NO_CLR +#define SET_C2H_FIELD_NO_CLR SET_BITS_TO_LE_4BYTE +#endif + +#endif /* #if !HALMAC_PLATFORM_WINDOWS */ + +#ifndef BIT +#define BIT(x) (1 << (x)) +#endif + +#ifndef ARRAY_SIZE +#define ARRAY_SIZE(arr) (sizeof(arr) / sizeof((arr)[0])) +#endif + +/* HALMAC API return status*/ +enum halmac_ret_status { + HALMAC_RET_SUCCESS = 0x00, + HALMAC_RET_NOT_SUPPORT = 0x01, + HALMAC_RET_SUCCESS_ENQUEUE = 0x01, /*Don't use this return code!!*/ + HALMAC_RET_PLATFORM_API_NULL = 0x02, + HALMAC_RET_EFUSE_SIZE_INCORRECT = 0x03, + HALMAC_RET_MALLOC_FAIL = 0x04, + HALMAC_RET_ADAPTER_INVALID = 0x05, + HALMAC_RET_ITF_INCORRECT = 0x06, + HALMAC_RET_DLFW_FAIL = 0x07, + HALMAC_RET_PORT_NOT_SUPPORT = 0x08, + HALMAC_RET_TXAGG_OVERFLOW = 0x09, + HALMAC_RET_INIT_LLT_FAIL = 0x0A, + HALMAC_RET_POWER_STATE_INVALID = 0x0B, + HALMAC_RET_H2C_ACK_NOT_RECEIVED = 0x0C, + HALMAC_RET_DL_RSVD_PAGE_FAIL = 0x0D, + HALMAC_RET_EFUSE_R_FAIL = 0x0E, + HALMAC_RET_EFUSE_W_FAIL = 0x0F, + HALMAC_RET_H2C_SW_RES_FAIL = 0x10, + HALMAC_RET_SEND_H2C_FAIL = 0x11, + HALMAC_RET_PARA_NOT_SUPPORT = 0x12, + HALMAC_RET_PLATFORM_API_INCORRECT = 0x13, + HALMAC_RET_ENDIAN_ERR = 0x14, + HALMAC_RET_FW_SIZE_ERR = 0x15, + HALMAC_RET_TRX_MODE_NOT_SUPPORT = 0x16, + HALMAC_RET_FAIL = 0x17, + HALMAC_RET_CHANGE_PS_FAIL = 0x18, + HALMAC_RET_CFG_PARA_FAIL = 0x19, + HALMAC_RET_UPDATE_PROBE_FAIL = 0x1A, + HALMAC_RET_SCAN_FAIL = 0x1B, + HALMAC_RET_STOP_SCAN_FAIL = 0x1C, + HALMAC_RET_BCN_PARSER_CMD_FAIL = 0x1D, + HALMAC_RET_POWER_ON_FAIL = 0x1E, + HALMAC_RET_POWER_OFF_FAIL = 0x1F, + HALMAC_RET_RX_AGG_MODE_FAIL = 0x20, + HALMAC_RET_DATA_BUF_NULL = 0x21, + HALMAC_RET_DATA_SIZE_INCORRECT = 0x22, + HALMAC_RET_QSEL_INCORRECT = 0x23, + HALMAC_RET_DMA_MAP_INCORRECT = 0x24, + HALMAC_RET_SEND_ORIGINAL_H2C_FAIL = 0x25, + HALMAC_RET_DDMA_FAIL = 0x26, + HALMAC_RET_FW_CHECKSUM_FAIL = 0x27, + HALMAC_RET_PWRSEQ_POLLING_FAIL = 0x28, + HALMAC_RET_PWRSEQ_CMD_INCORRECT = 0x29, + HALMAC_RET_WRITE_DATA_FAIL = 0x2A, + HALMAC_RET_DUMP_FIFOSIZE_INCORRECT = 0x2B, + HALMAC_RET_NULL_POINTER = 0x2C, + HALMAC_RET_PROBE_NOT_FOUND = 0x2D, + HALMAC_RET_FW_NO_MEMORY = 0x2E, + HALMAC_RET_H2C_STATUS_ERR = 0x2F, + HALMAC_RET_GET_H2C_SPACE_ERR = 0x30, + HALMAC_RET_H2C_SPACE_FULL = 0x31, + HALMAC_RET_DATAPACK_NO_FOUND = 0x32, + HALMAC_RET_CANNOT_FIND_H2C_RESOURCE = 0x33, + HALMAC_RET_TX_DMA_ERR = 0x34, + HALMAC_RET_RX_DMA_ERR = 0x35, + HALMAC_RET_CHIP_NOT_SUPPORT = 0x36, + HALMAC_RET_FREE_SPACE_NOT_ENOUGH = 0x37, + HALMAC_RET_CH_SW_SEQ_WRONG = 0x38, + HALMAC_RET_CH_SW_NO_BUF = 0x39, + HALMAC_RET_SW_CASE_NOT_SUPPORT = 0x3A, + HALMAC_RET_CONVERT_SDIO_OFFSET_FAIL = 0x3B, + HALMAC_RET_INVALID_SOUNDING_SETTING = 0x3C, + HALMAC_RET_GEN_INFO_NOT_SENT = 0x3D, + HALMAC_RET_STATE_INCORRECT = 0x3E, + HALMAC_RET_H2C_BUSY = 0x3F, + HALMAC_RET_INVALID_FEATURE_ID = 0x40, + HALMAC_RET_BUFFER_TOO_SMALL = 0x41, + HALMAC_RET_ZERO_LEN_RSVD_PACKET = 0x42, + HALMAC_RET_BUSY_STATE = 0x43, + HALMAC_RET_ERROR_STATE = 0x44, + HALMAC_RET_API_INVALID = 0x45, + HALMAC_RET_POLLING_BCN_VALID_FAIL = 0x46, + HALMAC_RET_SDIO_LEAVE_SUSPEND_FAIL = 0x47, + HALMAC_RET_EEPROM_PARSING_FAIL = 0x48, + HALMAC_RET_EFUSE_NOT_ENOUGH = 0x49, + HALMAC_RET_WRONG_ARGUMENT = 0x4A, + HALMAC_RET_C2H_NOT_HANDLED = 0x4C, + HALMAC_RET_PARA_SENDING = 0x4D, + HALMAC_RET_CFG_DLFW_SIZE_FAIL = 0x4E, + HALMAC_RET_CFG_TXFIFO_PAGE_FAIL = 0x4F, + HALMAC_RET_SWITCH_CASE_ERROR = 0x50, + HALMAC_RET_EFUSE_BANK_INCORRECT = 0x51, + HALMAC_RET_SWITCH_EFUSE_BANK_FAIL = 0x52, + HALMAC_RET_USB_MODE_UNCHANGE = 0x53, + HALMAC_RET_NO_DLFW = 0x54, + HALMAC_RET_USB2_3_SWITCH_UNSUPPORT = 0x55, + HALMAC_RET_BIP_NO_SUPPORT = 0x56, + HALMAC_RET_ENTRY_INDEX_ERROR = 0x57, + HALMAC_RET_ENTRY_KEY_ID_ERROR = 0x58, + HALMAC_RET_DRV_DL_ERR = 0x59, + HALMAC_RET_OQT_NOT_ENOUGH = 0x5A, + HALMAC_RET_PWR_UNCHANGE = 0x5B, + HALMAC_RET_WRONG_INTF = 0x5C, + HALMAC_RET_POLLING_HIOE_REQ_FAIL = 0x5E, + HALMAC_RET_HIOE_CHKSUM_FAIL = 0x5F, + HALMAC_RET_HIOE_ERR = 0x60, + HALMAC_RET_FW_NO_SUPPORT = 0x60, + HALMAC_RET_TXFIFO_NO_EMPTY = 0x61, + HALMAC_RET_SDIO_CLOCK_ERR = 0x62, + HALMAC_RET_GET_PINMUX_ERR = 0x63, + HALMAC_RET_PINMUX_USED = 0x64, + HALMAC_RET_WRONG_GPIO = 0x65, + HALMAC_RET_LTECOEX_READY_FAIL = 0x66, + HALMAC_RET_IDMEM_CHKSUM_FAIL = 0x67, + HALMAC_RET_ILLEGAL_KEY_FAIL = 0x68, + HALMAC_RET_FW_READY_CHK_FAIL = 0x69, + HALMAC_RET_RSVD_PG_OVERFLOW_FAIL = 0x70, + HALMAC_RET_THRESHOLD_FAIL = 0x71, + HALMAC_RET_SDIO_MIX_MODE = 0x72, + HALMAC_RET_TXDESC_SET_FAIL = 0x73, + HALMAC_RET_WLHDR_FAIL = 0x74, + HALMAC_RET_WLAN_MODE_FAIL = 0x75, + HALMAC_RET_SDIO_SEQ_FAIL = 0x72, + HALMAC_RET_INIT_XTAL_AAC_FAIL = 0x76, + HALMAC_RET_PINMUX_NOT_SUPPORT = 0x77, + HALMAC_RET_FWFF_NO_EMPTY = 0x78, + HALMAC_RET_ADR_NOT_ALIGN = 0x79, +}; + +enum halmac_chip_id { + HALMAC_CHIP_ID_8822B = 0, + HALMAC_CHIP_ID_8821C = 1, + HALMAC_CHIP_ID_8814B = 2, + HALMAC_CHIP_ID_8197F = 3, + HALMAC_CHIP_ID_8822C = 4, + HALMAC_CHIP_ID_8812F = 5, + HALMAC_CHIP_ID_UNDEFINE = 0x7F, +}; + +enum halmac_chip_ver { + HALMAC_CHIP_VER_A_CUT = 0x00, + HALMAC_CHIP_VER_B_CUT = 0x01, + HALMAC_CHIP_VER_C_CUT = 0x02, + HALMAC_CHIP_VER_D_CUT = 0x03, + HALMAC_CHIP_VER_E_CUT = 0x04, + HALMAC_CHIP_VER_F_CUT = 0x05, + HALMAC_CHIP_VER_TEST = 0xFF, + HALMAC_CHIP_VER_UNDEFINE = 0x7FFF, +}; + +enum halmac_network_type_select { + HALMAC_NETWORK_NO_LINK = 0, + HALMAC_NETWORK_ADHOC = 1, + HALMAC_NETWORK_INFRASTRUCTURE = 2, + HALMAC_NETWORK_AP = 3, + HALMAC_NETWORK_UNDEFINE = 0x7F, +}; + +enum halmac_transfer_mode_select { + HALMAC_TRNSFER_NORMAL = 0x0, + HALMAC_TRNSFER_LOOPBACK_DIRECT = 0xB, + HALMAC_TRNSFER_LOOPBACK_DELAY = 0x3, + HALMAC_TRNSFER_UNDEFINE = 0x7F, +}; + +enum halmac_dma_mapping { + HALMAC_DMA_MAPPING_EXTRA = 0, + HALMAC_DMA_MAPPING_LOW = 1, + HALMAC_DMA_MAPPING_NORMAL = 2, + HALMAC_DMA_MAPPING_HIGH = 3, + HALMAC_DMA_MAPPING_UNDEFINE = 0x7F, +}; + +enum halmac_io_size { + HALMAC_IO_BYTE = 0x0, + HALMAC_IO_WORD = 0x1, + HALMAC_IO_DWORD = 0x2, + HALMAC_IO_UNDEFINE = 0x7F, +}; + +#define HALMAC_MAP2_HQ HALMAC_DMA_MAPPING_HIGH +#define HALMAC_MAP2_NQ HALMAC_DMA_MAPPING_NORMAL +#define HALMAC_MAP2_LQ HALMAC_DMA_MAPPING_LOW +#define HALMAC_MAP2_EXQ HALMAC_DMA_MAPPING_EXTRA +#define HALMAC_MAP2_UNDEF HALMAC_DMA_MAPPING_UNDEFINE + +enum halmac_txdesc_queue_tid { + HALMAC_TXDESC_QSEL_TID0 = 0, + HALMAC_TXDESC_QSEL_TID1 = 1, + HALMAC_TXDESC_QSEL_TID2 = 2, + HALMAC_TXDESC_QSEL_TID3 = 3, + HALMAC_TXDESC_QSEL_TID4 = 4, + HALMAC_TXDESC_QSEL_TID5 = 5, + HALMAC_TXDESC_QSEL_TID6 = 6, + HALMAC_TXDESC_QSEL_TID7 = 7, + HALMAC_TXDESC_QSEL_TID8 = 8, + HALMAC_TXDESC_QSEL_TID9 = 9, + HALMAC_TXDESC_QSEL_TIDA = 10, + HALMAC_TXDESC_QSEL_TIDB = 11, + HALMAC_TXDESC_QSEL_TIDC = 12, + HALMAC_TXDESC_QSEL_TIDD = 13, + HALMAC_TXDESC_QSEL_TIDE = 14, + HALMAC_TXDESC_QSEL_TIDF = 15, + + HALMAC_TXDESC_QSEL_BEACON = 0x10, + HALMAC_TXDESC_QSEL_HIGH = 0x11, + HALMAC_TXDESC_QSEL_MGT = 0x12, + HALMAC_TXDESC_QSEL_H2C_CMD = 0x13, + HALMAC_TXDESC_QSEL_FWCMD = 0x14, + + HALMAC_TXDESC_QSEL_UNDEFINE = 0x7F, +}; + +enum halmac_pq_map_id { + HALMAC_PQ_MAP_VO = 0x0, + HALMAC_PQ_MAP_VI = 0x1, + HALMAC_PQ_MAP_BE = 0x2, + HALMAC_PQ_MAP_BK = 0x3, + HALMAC_PQ_MAP_MG = 0x4, + HALMAC_PQ_MAP_HI = 0x5, + HALMAC_PQ_MAP_NUM = 0x6, + HALMAC_PQ_MAP_UNDEF = 0x7F, +}; + +enum halmac_qsel { + HALMAC_QSEL_VO = HALMAC_TXDESC_QSEL_TID6, + HALMAC_QSEL_VI = HALMAC_TXDESC_QSEL_TID4, + HALMAC_QSEL_BE = HALMAC_TXDESC_QSEL_TID0, + HALMAC_QSEL_BK = HALMAC_TXDESC_QSEL_TID1, + HALMAC_QSEL_VO_V2 = HALMAC_TXDESC_QSEL_TID7, + HALMAC_QSEL_VI_V2 = HALMAC_TXDESC_QSEL_TID5, + HALMAC_QSEL_BE_V2 = HALMAC_TXDESC_QSEL_TID3, + HALMAC_QSEL_BK_V2 = HALMAC_TXDESC_QSEL_TID2, + HALMAC_QSEL_TID8 = HALMAC_TXDESC_QSEL_TID8, + HALMAC_QSEL_TID9 = HALMAC_TXDESC_QSEL_TID9, + HALMAC_QSEL_TIDA = HALMAC_TXDESC_QSEL_TIDA, + HALMAC_QSEL_TIDB = HALMAC_TXDESC_QSEL_TIDB, + HALMAC_QSEL_TIDC = HALMAC_TXDESC_QSEL_TIDC, + HALMAC_QSEL_TIDD = HALMAC_TXDESC_QSEL_TIDD, + HALMAC_QSEL_TIDE = HALMAC_TXDESC_QSEL_TIDE, + HALMAC_QSEL_TIDF = HALMAC_TXDESC_QSEL_TIDF, + HALMAC_QSEL_BCN = HALMAC_TXDESC_QSEL_BEACON, + HALMAC_QSEL_HIGH = HALMAC_TXDESC_QSEL_HIGH, + HALMAC_QSEL_MGNT = HALMAC_TXDESC_QSEL_MGT, + HALMAC_QSEL_CMD = HALMAC_TXDESC_QSEL_H2C_CMD, + HALMAC_QSEL_FWCMD = HALMAC_TXDESC_QSEL_FWCMD, + HALMAC_QSEL_UNDEFINE = 0x7F, +}; + +enum halmac_acq_id { + HALMAC_ACQ_ID_VO = 0, + HALMAC_ACQ_ID_VI = 1, + HALMAC_ACQ_ID_BE = 2, + HALMAC_ACQ_ID_BK = 3, + HALMAC_ACQ_ID_MAX = 0x7F, +}; + +enum halmac_txdesc_dma_ch { + HALMAC_TXDESC_DMA_CH0 = 0, + HALMAC_TXDESC_DMA_CH1 = 1, + HALMAC_TXDESC_DMA_CH2 = 2, + HALMAC_TXDESC_DMA_CH3 = 3, + HALMAC_TXDESC_DMA_CH4 = 4, + HALMAC_TXDESC_DMA_CH5 = 5, + HALMAC_TXDESC_DMA_CH6 = 6, + HALMAC_TXDESC_DMA_CH7 = 7, + HALMAC_TXDESC_DMA_CH8 = 8, + HALMAC_TXDESC_DMA_CH9 = 9, + HALMAC_TXDESC_DMA_CH10 = 10, + HALMAC_TXDESC_DMA_CH11 = 11, + HALMAC_TXDESC_DMA_CH12 = 12, + HALMAC_TXDESC_DMA_CH13 = 13, + HALMAC_TXDESC_DMA_CH14 = 14, + HALMAC_TXDESC_DMA_CH15 = 15, + HALMAC_TXDESC_DMA_CH16 = 16, + HALMAC_TXDESC_DMA_CH17 = 17, + HALMAC_TXDESC_DMA_CH18 = 18, + HALMAC_TXDESC_DMA_CH19 = 19, + HALMAC_TXDESC_DMA_CH20 = 20, + HALMAC_TXDESC_DMA_CHMAX, + HALMAC_TXDESC_DMA_CHUNDEFINE = 0x7F, +}; + +enum halmac_dma_ch { + HALMAC_DMA_CH_0 = HALMAC_TXDESC_DMA_CH0, + HALMAC_DMA_CH_1 = HALMAC_TXDESC_DMA_CH1, + HALMAC_DMA_CH_2 = HALMAC_TXDESC_DMA_CH2, + HALMAC_DMA_CH_3 = HALMAC_TXDESC_DMA_CH3, + HALMAC_DMA_CH_4 = HALMAC_TXDESC_DMA_CH4, + HALMAC_DMA_CH_5 = HALMAC_TXDESC_DMA_CH5, + HALMAC_DMA_CH_6 = HALMAC_TXDESC_DMA_CH6, + HALMAC_DMA_CH_7 = HALMAC_TXDESC_DMA_CH7, + HALMAC_DMA_CH_8 = HALMAC_TXDESC_DMA_CH8, + HALMAC_DMA_CH_9 = HALMAC_TXDESC_DMA_CH9, + HALMAC_DMA_CH_10 = HALMAC_TXDESC_DMA_CH10, + HALMAC_DMA_CH_11 = HALMAC_TXDESC_DMA_CH11, + HALMAC_DMA_CH_S0 = HALMAC_TXDESC_DMA_CH12, + HALMAC_DMA_CH_S1 = HALMAC_TXDESC_DMA_CH13, + HALMAC_DMA_CH_MGQ = HALMAC_TXDESC_DMA_CH14, + HALMAC_DMA_CH_HIGH = HALMAC_TXDESC_DMA_CH15, + HALMAC_DMA_CH_FWCMD = HALMAC_TXDESC_DMA_CH16, + HALMAC_DMA_CH_MGQ_BAND1 = HALMAC_TXDESC_DMA_CH17, + HALMAC_DMA_CH_HIGH_BAND1 = HALMAC_TXDESC_DMA_CH18, + HALMAC_DMA_CH_BCN = HALMAC_TXDESC_DMA_CH19, + HALMAC_DMA_CH_H2C = HALMAC_TXDESC_DMA_CH20, + HALMAC_DMA_CH_MAX = HALMAC_TXDESC_DMA_CHMAX, + HALMAC_DMA_CH_UNDEFINE = 0x7F, +}; + +enum halmac_interface { + HALMAC_INTERFACE_PCIE = 0x0, + HALMAC_INTERFACE_USB = 0x1, + HALMAC_INTERFACE_SDIO = 0x2, + HALMAC_INTERFACE_AXI = 0x3, + HALMAC_INTERFACE_UNDEFINE = 0x7F, +}; + +enum halmac_rx_agg_mode { + HALMAC_RX_AGG_MODE_NONE = 0x0, + HALMAC_RX_AGG_MODE_DMA = 0x1, + HALMAC_RX_AGG_MODE_USB = 0x2, + HALMAC_RX_AGG_MODE_UNDEFINE = 0x7F, +}; + +struct halmac_rxagg_th { + u8 drv_define; + u8 timeout; + u8 size; + u8 size_limit_en; +}; + +struct halmac_rxagg_cfg { + enum halmac_rx_agg_mode mode; + struct halmac_rxagg_th threshold; +}; + +struct halmac_api_registry { + u8 rx_exp_en:1; + u8 la_mode_en:1; + u8 cfg_drv_rsvd_pg_en:1; + u8 sdio_cmd53_4byte_en:1; + u8 rsvd:4; +}; + +enum halmac_watcher_sel { + HALMAC_WATCHER_SDIO_RN_FOOL_PROOFING = 0x0, + HALMAC_WATCHER_UNDEFINE = 0x7F, +}; + +enum halmac_trx_mode { + HALMAC_TRX_MODE_NORMAL = 0x0, + HALMAC_TRX_MODE_TRXSHARE = 0x1, + HALMAC_TRX_MODE_WMM = 0x2, + HALMAC_TRX_MODE_P2P = 0x3, + HALMAC_TRX_MODE_LOOPBACK = 0x4, + HALMAC_TRX_MODE_DELAY_LOOPBACK = 0x5, + HALMAC_TRX_MODE_MAX = 0x6, + HALMAC_TRX_MODE_WMM_LINUX = 0x7E, + HALMAC_TRX_MODE_UNDEFINE = 0x7F, +}; + +enum halmac_wireless_mode { + HALMAC_WIRELESS_MODE_B = 0x0, + HALMAC_WIRELESS_MODE_G = 0x1, + HALMAC_WIRELESS_MODE_N = 0x2, + HALMAC_WIRELESS_MODE_AC = 0x3, + HALMAC_WIRELESS_MODE_UNDEFINE = 0x7F, +}; + +enum halmac_bw { + HALMAC_BW_20 = 0x00, + HALMAC_BW_40 = 0x01, + HALMAC_BW_80 = 0x02, + HALMAC_BW_160 = 0x03, + HALMAC_BW_5 = 0x04, + HALMAC_BW_10 = 0x05, + HALMAC_BW_MAX = 0x06, + HALMAC_BW_UNDEFINE = 0x7F, +}; + +enum halmac_efuse_read_cfg { + HALMAC_EFUSE_R_AUTO = 0x00, + HALMAC_EFUSE_R_DRV = 0x01, + HALMAC_EFUSE_R_FW = 0x02, + HALMAC_EFUSE_R_UNDEFINE = 0x7F, +}; + +enum halmac_dlfw_mem { + HALMAC_DLFW_MEM_EMEM = 0x00, + HALMAC_DLFW_MEM_EMEM_RSVD_PG = 0x01, + HALMAC_DLFW_MEM_UNDEFINE = 0x7F, +}; + +struct halmac_tx_desc { + u32 dword0; + u32 dword1; + u32 dword2; + u32 dword3; + u32 dword4; + u32 dword5; + u32 dword6; + u32 dword7; + u32 dword8; + u32 dword9; + u32 dword10; + u32 dword11; +}; + +struct halmac_rx_desc { + u32 dword0; + u32 dword1; + u32 dword2; + u32 dword3; + u32 dword4; + u32 dword5; +}; + +struct halmac_bcn_ie_info { + u8 func_en; + u8 size_th; + u8 timeout; + u8 ie_bmp[HALMAC_BCN_IE_BMP_SIZE]; +}; + +enum halmac_parameter_cmd { + /* HALMAC_PARAMETER_CMD_LLT = 0x1, */ + /* HALMAC_PARAMETER_CMD_R_EFUSE = 0x2, */ + /* HALMAC_PARAMETER_CMD_EFUSE_PATCH = 0x3, */ + HALMAC_PARAMETER_CMD_MAC_W8 = 0x4, + HALMAC_PARAMETER_CMD_MAC_W16 = 0x5, + HALMAC_PARAMETER_CMD_MAC_W32 = 0x6, + HALMAC_PARAMETER_CMD_RF_W = 0x7, + HALMAC_PARAMETER_CMD_BB_W8 = 0x8, + HALMAC_PARAMETER_CMD_BB_W16 = 0x9, + HALMAC_PARAMETER_CMD_BB_W32 = 0XA, + HALMAC_PARAMETER_CMD_DELAY_US = 0X10, + HALMAC_PARAMETER_CMD_DELAY_MS = 0X11, + HALMAC_PARAMETER_CMD_END = 0XFF, +}; + +union halmac_parameter_content { + struct _MAC_REG_W { + u32 value; + u32 msk; + u16 offset; + u8 msk_en; + } MAC_REG_W; + struct _BB_REG_W { + u32 value; + u32 msk; + u16 offset; + u8 msk_en; + } BB_REG_W; + struct _RF_REG_W { + u32 value; + u32 msk; + u8 offset; + u8 msk_en; + u8 rf_path; + } RF_REG_W; + struct _DELAY_TIME { + u32 rsvd1; + u32 rsvd2; + u16 delay_time; + u8 rsvd3; + } DELAY_TIME; +}; + +struct halmac_phy_parameter_info { + enum halmac_parameter_cmd cmd_id; + union halmac_parameter_content content; +}; + +struct halmac_pg_efuse_info { + u8 *efuse_map; + u32 efuse_map_size; + u8 *efuse_mask; + u32 efuse_mask_size; +}; + +struct halmac_cfg_param_info { + u32 buf_size; + u8 *buf; + u8 *buf_wptr; + u32 num; + u32 avl_buf_size; + u32 offset_accum; + u32 value_accum; + enum halmac_data_type data_type; + u8 full_fifo_mode; +}; + +struct halmac_hw_cfg_info { + u32 efuse_size; + u32 eeprom_size; + u32 bt_efuse_size; + u32 tx_fifo_size; + u32 rx_fifo_size; + u32 rx_desc_fifo_size; + u32 page_size; + u16 tx_align_size; + u8 txdesc_size; + u8 rxdesc_size; + u8 cam_entry_num; + u8 chk_security_keyid; + u8 txdesc_ie_max_num; + u8 txdesc_body_size; + u8 ac_oqt_size; + u8 non_ac_oqt_size; + u8 acq_num; + u8 trx_mode; + u8 usb_txagg_num; + u32 prtct_efuse_size; +}; + +struct halmac_sdio_free_space { + u16 hiq_pg_num; + u16 miq_pg_num; + u16 lowq_pg_num; + u16 pubq_pg_num; + u16 exq_pg_num; + u8 ac_oqt_num; + u8 non_ac_oqt_num; + u8 ac_empty; + u8 *macid_map; + u32 macid_map_size; +}; + +enum hal_fifo_sel { + HAL_FIFO_SEL_TX, + HAL_FIFO_SEL_RX, + HAL_FIFO_SEL_RSVD_PAGE, + HAL_FIFO_SEL_REPORT, + HAL_FIFO_SEL_LLT, + HAL_FIFO_SEL_RXBUF_FW, + HAL_FIFO_SEL_RXBUF_PHY, + HAL_FIFO_SEL_RXDESC, + HAL_BUF_SECURITY_CAM, + HAL_BUF_WOW_CAM, + HAL_BUF_RX_FILTER_CAM, + HAL_BUF_BA_CAM, + HAL_BUF_MBSSID_CAM +}; + +enum halmac_drv_info { + /* No information is appended in rx_pkt */ + HALMAC_DRV_INFO_NONE, + /* PHY status is appended after rx_desc */ + HALMAC_DRV_INFO_PHY_STATUS, + /* PHY status and sniffer info are appended after rx_desc */ + HALMAC_DRV_INFO_PHY_SNIFFER, + /* PHY status and plcp header are appended after rx_desc */ + HALMAC_DRV_INFO_PHY_PLCP, + HALMAC_DRV_INFO_UNDEFINE, +}; + +enum halmac_pri_ch_idx { + HALMAC_CH_IDX_UNDEFINE = 0, + HALMAC_CH_IDX_1 = 1, + HALMAC_CH_IDX_2 = 2, + HALMAC_CH_IDX_3 = 3, + HALMAC_CH_IDX_4 = 4, + HALMAC_CH_IDX_MAX = 5, +}; + +struct halmac_ch_info { + enum halmac_cs_action_id action_id; + enum halmac_bw bw; + enum halmac_pri_ch_idx pri_ch_idx; + u8 channel; + u8 timeout; + u8 extra_info; +}; + +struct halmac_ch_extra_info { + u8 extra_info; + enum halmac_cs_extra_action_id extra_action_id; + u8 extra_info_size; + u8 *extra_info_data; +}; + +enum halmac_cs_periodic_option { + HALMAC_CS_PERIODIC_NONE, + HALMAC_CS_PERIODIC_NORMAL, + HALMAC_CS_PERIODIC_2_PHASE, + HALMAC_CS_PERIODIC_SEAMLESS, +}; + +struct halmac_ch_switch_option { + enum halmac_bw dest_bw; + enum halmac_cs_periodic_option periodic_option; + enum halmac_pri_ch_idx dest_pri_ch_idx; + /* u32 tsf_high; */ + u32 tsf_low; + u8 switch_en; + u8 dest_ch_en; + u8 absolute_time_en; + u8 dest_ch; + u8 scan_mode_en; + u8 normal_period; + u8 normal_period_sel; + u8 normal_cycle; + u8 phase_2_period; + u8 phase_2_period_sel; + u8 nlo_en; +}; + +struct halmac_drop_pkt_option { + u8 drop_all:1; + u8 drop_single:1; + u8 rsvd:6; + u8 drop_index; +}; + +struct halmac_p2pps { + u8 offload_en:1; + u8 role:1; + u8 ctwindow_en:1; + u8 noa_en:1; + u8 noa_sel:1; + u8 all_sta_sleep:1; + u8 discovery:1; + u8 disable_close_rf:1; + u8 p2p_port_id; + u8 p2p_group; + u8 p2p_macid; + u8 ctwindow_length; + u8 rsvd3; + u8 rsvd4; + u8 rsvd5; + u32 noa_duration_para; + u32 noa_interval_para; + u32 noa_start_time_para; + u32 noa_count_para; +}; + +struct halmac_fw_build_time { + u16 year; + u8 month; + u8 date; + u8 hour; + u8 min; +}; + +struct halmac_fw_version { + u16 version; + u8 sub_version; + u8 sub_index; + u16 h2c_version; + struct halmac_fw_build_time build_time; +}; + +enum halmac_rf_type { + HALMAC_RF_1T2R = 0, + HALMAC_RF_2T4R = 1, + HALMAC_RF_2T2R = 2, + HALMAC_RF_2T3R = 3, + HALMAC_RF_1T1R = 4, + HALMAC_RF_2T2R_GREEN = 5, + HALMAC_RF_3T3R = 6, + HALMAC_RF_3T4R = 7, + HALMAC_RF_4T4R = 8, + HALMAC_RF_MAX_TYPE = 0xF, +}; + +struct halmac_general_info { + u8 rfe_type; + enum halmac_rf_type rf_type; + u8 tx_ant_status; + u8 rx_ant_status; + u8 ext_pa; + u8 package_type; + u8 mp_mode; +}; + +struct halmac_pwr_tracking_para { + u8 enable; + u8 tx_pwr_index; + u8 pwr_tracking_offset_value; + u8 tssi_value; +}; + +struct halmac_pwr_tracking_option { + u8 type; + u8 bbswing_index; + /* pathA, pathB, pathC, pathD */ + struct halmac_pwr_tracking_para pwr_tracking_para[4]; +}; + +struct halmac_fast_edca_cfg { + enum halmac_acq_id acq_id; + u8 queue_to; /* unit : 32us*/ +}; + +struct halmac_txfifo_lifetime_cfg { + u8 enable; + u32 lifetime; +}; + +enum halmac_data_rate { + HALMAC_CCK1, + HALMAC_CCK2, + HALMAC_CCK5_5, + HALMAC_CCK11, + HALMAC_OFDM6, + HALMAC_OFDM9, + HALMAC_OFDM12, + HALMAC_OFDM18, + HALMAC_OFDM24, + HALMAC_OFDM36, + HALMAC_OFDM48, + HALMAC_OFDM54, + HALMAC_MCS0, + HALMAC_MCS1, + HALMAC_MCS2, + HALMAC_MCS3, + HALMAC_MCS4, + HALMAC_MCS5, + HALMAC_MCS6, + HALMAC_MCS7, + HALMAC_MCS8, + HALMAC_MCS9, + HALMAC_MCS10, + HALMAC_MCS11, + HALMAC_MCS12, + HALMAC_MCS13, + HALMAC_MCS14, + HALMAC_MCS15, + HALMAC_MCS16, + HALMAC_MCS17, + HALMAC_MCS18, + HALMAC_MCS19, + HALMAC_MCS20, + HALMAC_MCS21, + HALMAC_MCS22, + HALMAC_MCS23, + HALMAC_MCS24, + HALMAC_MCS25, + HALMAC_MCS26, + HALMAC_MCS27, + HALMAC_MCS28, + HALMAC_MCS29, + HALMAC_MCS30, + HALMAC_MCS31, + HALMAC_VHT_NSS1_MCS0, + HALMAC_VHT_NSS1_MCS1, + HALMAC_VHT_NSS1_MCS2, + HALMAC_VHT_NSS1_MCS3, + HALMAC_VHT_NSS1_MCS4, + HALMAC_VHT_NSS1_MCS5, + HALMAC_VHT_NSS1_MCS6, + HALMAC_VHT_NSS1_MCS7, + HALMAC_VHT_NSS1_MCS8, + HALMAC_VHT_NSS1_MCS9, + HALMAC_VHT_NSS2_MCS0, + HALMAC_VHT_NSS2_MCS1, + HALMAC_VHT_NSS2_MCS2, + HALMAC_VHT_NSS2_MCS3, + HALMAC_VHT_NSS2_MCS4, + HALMAC_VHT_NSS2_MCS5, + HALMAC_VHT_NSS2_MCS6, + HALMAC_VHT_NSS2_MCS7, + HALMAC_VHT_NSS2_MCS8, + HALMAC_VHT_NSS2_MCS9, + HALMAC_VHT_NSS3_MCS0, + HALMAC_VHT_NSS3_MCS1, + HALMAC_VHT_NSS3_MCS2, + HALMAC_VHT_NSS3_MCS3, + HALMAC_VHT_NSS3_MCS4, + HALMAC_VHT_NSS3_MCS5, + HALMAC_VHT_NSS3_MCS6, + HALMAC_VHT_NSS3_MCS7, + HALMAC_VHT_NSS3_MCS8, + HALMAC_VHT_NSS3_MCS9, + HALMAC_VHT_NSS4_MCS0, + HALMAC_VHT_NSS4_MCS1, + HALMAC_VHT_NSS4_MCS2, + HALMAC_VHT_NSS4_MCS3, + HALMAC_VHT_NSS4_MCS4, + HALMAC_VHT_NSS4_MCS5, + HALMAC_VHT_NSS4_MCS6, + HALMAC_VHT_NSS4_MCS7, + HALMAC_VHT_NSS4_MCS8, + HALMAC_VHT_NSS4_MCS9, + /*FPGA only*/ + HALMAC_VHT_NSS5_MCS0, + HALMAC_VHT_NSS6_MCS0, + HALMAC_VHT_NSS7_MCS0, + HALMAC_VHT_NSS8_MCS0 +}; + +enum halmac_rf_path { + HALMAC_RF_PATH_A, + HALMAC_RF_PATH_B, + HALMAC_RF_PATH_C, + HALMAC_RF_PATH_D, + HALMAC_RF_SYN_0, + HALMAC_RF_SYN_1 +}; + +enum hal_security_type { + HAL_SECURITY_TYPE_NONE = 0, + HAL_SECURITY_TYPE_WEP40 = 1, + HAL_SECURITY_TYPE_WEP104 = 2, + HAL_SECURITY_TYPE_TKIP = 3, + HAL_SECURITY_TYPE_AES128 = 4, + HAL_SECURITY_TYPE_WAPI = 5, + HAL_SECURITY_TYPE_AES256 = 6, + HAL_SECURITY_TYPE_GCMP128 = 7, + HAL_SECURITY_TYPE_GCMP256 = 8, + HAL_SECURITY_TYPE_GCMSMS4 = 9, + HAL_SECURITY_TYPE_BIP = 10, + HAL_SECURITY_TYPE_UNDEFINE = 0x7F, +}; + +enum hal_intf_phy { + HAL_INTF_PHY_USB2 = 0, + HAL_INTF_PHY_USB3 = 1, + HAL_INTF_PHY_PCIE_GEN1 = 2, + HAL_INTF_PHY_PCIE_GEN2 = 3, + HAL_INTF_PHY_UNDEFINE = 0x7F, +}; + +struct halmac_cut_amsdu_cfg { + u8 cut_amsdu_en; + u8 chk_len_en; + u8 chk_len_def_val; + u8 chk_len_l_th; + u16 chk_len_h_th; +}; + +enum halmac_dbg_msg_info { + HALMAC_DBG_ALWAYS, + HALMAC_DBG_ERR, + HALMAC_DBG_WARN, + HALMAC_DBG_TRACE, +}; + +enum halmac_dbg_msg_type { + HALMAC_MSG_INIT, + HALMAC_MSG_EFUSE, + HALMAC_MSG_FW, + HALMAC_MSG_H2C, + HALMAC_MSG_PWR, + HALMAC_MSG_SND, + HALMAC_MSG_COMMON, + HALMAC_MSG_DBI, + HALMAC_MSG_MDIO, + HALMAC_MSG_USB, +}; + +enum halmac_feature_id { + HALMAC_FEATURE_CFG_PARA, /* Support */ + HALMAC_FEATURE_DUMP_PHYSICAL_EFUSE, /* Support */ + HALMAC_FEATURE_DUMP_LOGICAL_EFUSE, /* Support */ + HALMAC_FEATURE_DUMP_LOGICAL_EFUSE_MASK, /* Support */ + HALMAC_FEATURE_UPDATE_PACKET, /* Support */ + HALMAC_FEATURE_SEND_SCAN_PACKET, /* Support */ + HALMAC_FEATURE_DROP_SCAN_PACKET, /* Support */ + HALMAC_FEATURE_UPDATE_DATAPACK, + HALMAC_FEATURE_RUN_DATAPACK, + HALMAC_FEATURE_CHANNEL_SWITCH, /* Support */ + HALMAC_FEATURE_IQK, /* Support */ + HALMAC_FEATURE_POWER_TRACKING, /* Support */ + HALMAC_FEATURE_PSD, /* Support */ + HALMAC_FEATURE_FW_SNDING, /* Support */ + HALMAC_FEATURE_DPK, /* Support */ + HALMAC_FEATURE_ALL, /* Support, only for reset */ +}; + +enum halmac_drv_rsvd_pg_num { + HALMAC_RSVD_PG_NUM8, /* 1K */ + HALMAC_RSVD_PG_NUM16, /* 2K */ + HALMAC_RSVD_PG_NUM24, /* 3K */ + HALMAC_RSVD_PG_NUM32, /* 4K */ + HALMAC_RSVD_PG_NUM64, /* 8K */ + HALMAC_RSVD_PG_NUM128, /* 16K */ + HALMAC_RSVD_PG_NUM256, /* 32K */ +}; + +enum halmac_pcie_cfg { + HALMAC_PCIE_GEN1, + HALMAC_PCIE_GEN2, + HALMAC_PCIE_CFG_UNDEFINE, +}; + +enum halmac_portid { + HALMAC_PORTID0 = 0, + HALMAC_PORTID1 = 1, + HALMAC_PORTID2 = 2, + HALMAC_PORTID3 = 3, + HALMAC_PORTID4 = 4, + HALMAC_PORTID_NUM = 5, +}; + +struct halmac_bcn_ctrl { + u8 dis_rx_bssid_fit; + u8 en_txbcn_rpt; + u8 dis_tsf_udt; + u8 en_bcn; + u8 en_rxbcn_rpt; + u8 en_p2p_ctwin; + u8 en_p2p_bcn_area; +}; + +/* User only can use Address[6]*/ +/* Address[0] is lowest, Address[5] is highest */ +union halmac_wlan_addr { + u8 addr[6]; + struct { + union { + __le32 low; + u8 low_byte[4]; + }; + union { + __le16 high; + u8 high_byte[2]; + }; + } addr_l_h; +}; + +struct halmac_platform_api { + /* R/W register */ + u8 (*SDIO_CMD52_READ)(void *drv_adapter, u32 offset); + u8 (*SDIO_CMD53_READ_8)(void *drv_adapter, u32 offset); + u16 (*SDIO_CMD53_READ_16)(void *drv_adapter, u32 offset); + u32 (*SDIO_CMD53_READ_32)(void *drv_adapter, u32 offset); + u8 (*SDIO_CMD53_READ_N)(void *drv_adapter, u32 offset, u32 size, + u8 *data); + void (*SDIO_CMD52_WRITE)(void *drv_adapter, u32 offset, u8 value); + void (*SDIO_CMD53_WRITE_8)(void *drv_adapter, u32 offset, u8 value); + void (*SDIO_CMD53_WRITE_16)(void *drv_adapter, u32 offset, u16 value); + void (*SDIO_CMD53_WRITE_32)(void *drv_adapter, u32 offset, u32 value); + u8 (*REG_READ_8)(void *drv_adapter, u32 offset); + u16 (*REG_READ_16)(void *drv_adapter, u32 offset); + u32 (*REG_READ_32)(void *drv_adapter, u32 offset); + void (*REG_WRITE_8)(void *drv_adapter, u32 offset, u8 value); + void (*REG_WRITE_16)(void *drv_adapter, u32 offset, u16 value); + void (*REG_WRITE_32)(void *drv_adapter, u32 offset, u32 value); + u8 (*SDIO_CMD52_CIA_READ)(void *drv_adapter, u32 offset); + + /* send pBuf to reserved page, the tx_desc is not included in pBuf */ + /* driver need to fill tx_desc with qsel = bcn */ + u8 (*SEND_RSVD_PAGE)(void *drv_adapter, u8 *buf, u32 size); + /* send pBuf to h2c queue, the tx_desc is not included in pBuf */ + /* driver need to fill tx_desc with qsel = h2c */ + u8 (*SEND_H2C_PKT)(void *drv_adapter, u8 *buf, u32 size); + + u8 (*RTL_FREE)(void *drv_adapter, void *buf, u32 size); + void* (*RTL_MALLOC)(void *drv_adapter, u32 size); + u8 (*RTL_MEMCPY)(void *drv_adapter, void *dest, void *src, u32 size); + u8 (*RTL_MEMSET)(void *drv_adapter, void *addr, u8 value, u32 size); + void (*RTL_DELAY_US)(void *drv_adapter, u32 us); + + u8 (*MUTEX_INIT)(void *drv_adapter, HALMAC_MUTEX *mutex); + u8 (*MUTEX_DEINIT)(void *drv_adapter, HALMAC_MUTEX *mutex); + u8 (*MUTEX_LOCK)(void *drv_adapter, HALMAC_MUTEX *mutex); + u8 (*MUTEX_UNLOCK)(void *drv_adapter, HALMAC_MUTEX *mutex); + + u8 (*MSG_PRINT)(void *drv_adapter, u32 msg_type, u8 msg_level, + s8 *fmt, ...); + u8 (*BUFF_PRINT)(void *drv_adapter, u32 msg_type, u8 msg_level, s8 *buf, + u32 size); + + u8 (*EVENT_INDICATION)(void *drv_adapter, + enum halmac_feature_id feature_id, + enum halmac_cmd_process_status process_status, + u8 *buf, u32 size); +#if HALMAC_DBG_MONITOR_IO + void (*READ_MONITOR)(void *drv_adapter, u32 offset, u32 byte, u32 val, + const char *caller, const u32 line); + void (*WRITE_MONITOR)(void *drv_adapter, u32 offset, u32 byte, u32 val, + const char *caller, const u32 line); +#endif +#if HALMAC_PLATFORM_TESTPROGRAM + struct halmisc_platform_api *halmisc_pltfm_api; +#endif +}; + +enum halmac_snd_role { + HAL_BFER = 0, + HAL_BFEE = 1, +}; + +enum halmac_csi_seg_len { + HAL_CSI_SEG_4K = 0, + HAL_CSI_SEG_8K = 1, + HAL_CSI_SEG_11K = 2, +}; + +struct halmac_cfg_mumimo_para { + enum halmac_snd_role role; + u8 sounding_sts[6]; + u16 grouping_bitmap; + u8 mu_tx_en; + u32 given_gid_tab[2]; + u32 given_user_pos[4]; +}; + +struct halmac_su_bfer_init_para { + u8 userid; + u16 paid; + u16 csi_para; + union halmac_wlan_addr bfer_address; +}; + +struct halmac_mu_bfee_init_para { + u8 userid; + u16 paid; + u32 user_position_l; /*for gid 0~15*/ + u32 user_position_h; /*for gid 16~31*/ + u32 user_position_l_1; /*for gid 32~47*/ + u32 user_position_h_1; /*for gid 48~63*/ +}; + +struct halmac_mu_bfer_init_para { + u16 paid; + u16 csi_para; + u16 my_aid; + enum halmac_csi_seg_len csi_length_sel; + union halmac_wlan_addr bfer_address; +}; + +struct halmac_ch_sw_info { + u8 *buf; + u8 *buf_wptr; + u8 scan_mode; + u8 extra_info_en; + u32 buf_size; + u32 avl_buf_size; + u32 total_size; + u32 ch_num; +}; + +struct halmac_ch_sw_extra_scan { + u8 dwell_ext_val:7; + u8 dwell_ext_en:1; + u8 dwell_ext_c2h:1; + u8 post_tx_c2h:1; + u8 pre_tx_c2h:1; + u8 post_switch_c2h:1; + u8 pre_switch_c2h:1; + u8 rsvd0:2; + u8 wait_probrsp:1; + u8 txid:7; + u8 rsvd1:1; +}; + +struct halmac_scan_rpt_info { + u8 *buf; + u8 *buf_wptr; + u32 buf_size; + u32 avl_buf_size; + u32 total_size; + u32 ack_tsf_low; + u32 ack_tsf_high; + u32 rpt_tsf_low; + u32 rpt_tsf_high; +}; + +struct halmac_event_trigger { + u32 phy_efuse_map : 1; + u32 log_efuse_map : 1; + u32 log_efuse_mask : 1; + u32 rsvd1 : 27; +}; + +struct halmac_h2c_header_info { + u16 sub_cmd_id; + u16 content_size; + u8 ack; +}; + +struct halmac_ver { + u8 major_ver; + u8 prototype_ver; + u8 minor_ver; +}; + +enum halmac_api_id { + /*stuff, need to be the 1st*/ + HALMAC_API_STUFF = 0x0, + /*stuff, need to be the 1st*/ + HALMAC_API_MAC_POWER_SWITCH = 0x1, + HALMAC_API_DOWNLOAD_FIRMWARE = 0x2, + HALMAC_API_CFG_MAC_ADDR = 0x3, + HALMAC_API_CFG_BSSID = 0x4, + HALMAC_API_CFG_MULTICAST_ADDR = 0x5, + HALMAC_API_PRE_INIT_SYSTEM_CFG = 0x6, + HALMAC_API_INIT_SYSTEM_CFG = 0x7, + HALMAC_API_INIT_TRX_CFG = 0x8, + HALMAC_API_CFG_RX_AGGREGATION = 0x9, + HALMAC_API_INIT_PROTOCOL_CFG = 0xA, + HALMAC_API_INIT_EDCA_CFG = 0xB, + HALMAC_API_CFG_OPERATION_MODE = 0xC, + HALMAC_API_CFG_CH_BW = 0xD, + HALMAC_API_CFG_BW = 0xE, + HALMAC_API_INIT_WMAC_CFG = 0xF, + HALMAC_API_INIT_MAC_CFG = 0x10, + HALMAC_API_INIT_SDIO_CFG = 0x11, + HALMAC_API_INIT_USB_CFG = 0x12, + HALMAC_API_INIT_PCIE_CFG = 0x13, + HALMAC_API_INIT_INTERFACE_CFG = 0x14, + HALMAC_API_DEINIT_SDIO_CFG = 0x15, + HALMAC_API_DEINIT_USB_CFG = 0x16, + HALMAC_API_DEINIT_PCIE_CFG = 0x17, + HALMAC_API_DEINIT_INTERFACE_CFG = 0x18, + HALMAC_API_GET_EFUSE_SIZE = 0x19, + HALMAC_API_DUMP_EFUSE_MAP = 0x1A, + HALMAC_API_GET_LOGICAL_EFUSE_SIZE = 0x1D, + HALMAC_API_DUMP_LOGICAL_EFUSE_MAP = 0x1E, + HALMAC_API_WRITE_LOGICAL_EFUSE = 0x1F, + HALMAC_API_READ_LOGICAL_EFUSE = 0x20, + HALMAC_API_PG_EFUSE_BY_MAP = 0x21, + HALMAC_API_GET_C2H_INFO = 0x22, + HALMAC_API_CFG_FWLPS_OPTION = 0x23, + HALMAC_API_CFG_FWIPS_OPTION = 0x24, + HALMAC_API_ENTER_WOWLAN = 0x25, + HALMAC_API_LEAVE_WOWLAN = 0x26, + HALMAC_API_ENTER_PS = 0x27, + HALMAC_API_LEAVE_PS = 0x28, + HALMAC_API_H2C_LB = 0x29, + HALMAC_API_DEBUG = 0x2A, + HALMAC_API_CFG_PARAMETER = 0x2B, + HALMAC_API_UPDATE_PACKET = 0x2C, + HALMAC_API_BCN_IE_FILTER = 0x2D, + HALMAC_API_REG_READ_8 = 0x2E, + HALMAC_API_REG_WRITE_8 = 0x2F, + HALMAC_API_REG_READ_16 = 0x30, + HALMAC_API_REG_WRITE_16 = 0x31, + HALMAC_API_REG_READ_32 = 0x32, + HALMAC_API_REG_WRITE_32 = 0x33, + HALMAC_API_TX_ALLOWED_SDIO = 0x34, + HALMAC_API_SET_BULKOUT_NUM = 0x35, + HALMAC_API_GET_SDIO_TX_ADDR = 0x36, + HALMAC_API_GET_USB_BULKOUT_ID = 0x37, + HALMAC_API_TIMER_2S = 0x38, + HALMAC_API_FILL_TXDESC_CHECKSUM = 0x39, + HALMAC_API_SEND_ORIGINAL_H2C = 0x3A, + HALMAC_API_UPDATE_DATAPACK = 0x3B, + HALMAC_API_RUN_DATAPACK = 0x3C, + HALMAC_API_CFG_DRV_INFO = 0x3D, + HALMAC_API_SEND_BT_COEX = 0x3E, + HALMAC_API_VERIFY_PLATFORM_API = 0x3F, + HALMAC_API_GET_FIFO_SIZE = 0x40, + HALMAC_API_DUMP_FIFO = 0x41, + HALMAC_API_CFG_TXBF = 0x42, + HALMAC_API_CFG_MUMIMO = 0x43, + HALMAC_API_CFG_SOUNDING = 0x44, + HALMAC_API_DEL_SOUNDING = 0x45, + HALMAC_API_SU_BFER_ENTRY_INIT = 0x46, + HALMAC_API_SU_BFEE_ENTRY_INIT = 0x47, + HALMAC_API_MU_BFER_ENTRY_INIT = 0x48, + HALMAC_API_MU_BFEE_ENTRY_INIT = 0x49, + HALMAC_API_SU_BFER_ENTRY_DEL = 0x4A, + HALMAC_API_SU_BFEE_ENTRY_DEL = 0x4B, + HALMAC_API_MU_BFER_ENTRY_DEL = 0x4C, + HALMAC_API_MU_BFEE_ENTRY_DEL = 0x4D, + HALMAC_API_ADD_CH_INFO = 0x4E, + HALMAC_API_ADD_EXTRA_CH_INFO = 0x4F, + HALMAC_API_CTRL_CH_SWITCH = 0x50, + HALMAC_API_CLEAR_CH_INFO = 0x51, + HALMAC_API_SEND_GENERAL_INFO = 0x52, + HALMAC_API_START_IQK = 0x53, + HALMAC_API_CTRL_PWR_TRACKING = 0x54, + HALMAC_API_PSD = 0x55, + HALMAC_API_CFG_TX_AGG_ALIGN = 0x56, + HALMAC_API_QUERY_STATE = 0x57, + HALMAC_API_RESET_FEATURE = 0x58, + HALMAC_API_CHECK_FW_STATUS = 0x59, + HALMAC_API_DUMP_FW_DMEM = 0x5A, + HALMAC_API_CFG_MAX_DL_SIZE = 0x5B, + HALMAC_API_INIT_OBJ = 0x5C, + HALMAC_API_DEINIT_OBJ = 0x5D, + HALMAC_API_CFG_LA_MODE = 0x5E, + HALMAC_API_GET_HW_VALUE = 0x5F, + HALMAC_API_SET_HW_VALUE = 0x60, + HALMAC_API_CFG_DRV_RSVD_PG_NUM = 0x61, + HALMAC_API_WRITE_EFUSE_BT = 0x63, + HALMAC_API_DUMP_EFUSE_MAP_BT = 0x64, + HALMAC_API_DL_DRV_RSVD_PG = 0x65, + HALMAC_API_PCIE_SWITCH = 0x66, + HALMAC_API_PHY_CFG = 0x67, + HALMAC_API_CFG_RX_FIFO_EXPANDING_MODE = 0x68, + HALMAC_API_CFG_CSI_RATE = 0x69, + HALMAC_API_P2PPS = 0x6A, + HALMAC_API_CFG_TX_ADDR = 0x6B, + HALMAC_API_CFG_NET_TYPE = 0x6C, + HALMAC_API_CFG_TSF_RESET = 0x6D, + HALMAC_API_CFG_BCN_SPACE = 0x6E, + HALMAC_API_CFG_BCN_CTRL = 0x6F, + HALMAC_API_CFG_SIDEBAND_INT = 0x70, + HALMAC_API_REGISTER_API = 0x71, + HALMAC_API_FREE_DOWNLOAD_FIRMWARE = 0x72, + HALMAC_API_GET_FW_VERSION = 0x73, + HALMAC_API_GET_EFUSE_AVAL_SIZE = 0x74, + HALMAC_API_CHK_TXDESC = 0x75, + HALMAC_API_SDIO_CMD53_4BYTE = 0x76, + HALMAC_API_CFG_TRANS_ADDR = 0x77, + HALMAC_API_INTF_INTEGRA_TUNING = 0x78, + HALMAC_API_TXFIFO_IS_EMPTY = 0x79, + HALMAC_API_DOWNLOAD_FLASH = 0x7A, + HALMAC_API_READ_FLASH = 0x7B, + HALMAC_API_ERASE_FLASH = 0x7C, + HALMAC_API_CHECK_FLASH = 0x7D, + HALMAC_API_SDIO_HW_INFO = 0x80, + HALMAC_API_READ_EFUSE_BT = 0x81, + HALMAC_API_CFG_EFUSE_AUTO_CHECK = 0x82, + HALMAC_API_CFG_PINMUX_GET_FUNC = 0x83, + HALMAC_API_CFG_PINMUX_SET_FUNC = 0x84, + HALMAC_API_CFG_PINMUX_FREE_FUNC = 0x85, + HALMAC_API_CFG_PINMUX_WL_LED_MODE = 0x86, + HALMAC_API_CFG_PINMUX_WL_LED_SW_CTRL = 0x87, + HALMAC_API_CFG_PINMUX_SDIO_INT_POLARITY = 0x88, + HALMAC_API_CFG_PINMUX_GPIO_MODE = 0x89, + HALMAC_API_CFG_PINMUX_GPIO_OUTPUT = 0x90, + HALMAC_API_REG_READ_INDIRECT_32 = 0x91, + HALMAC_API_REG_SDIO_CMD53_READ_N = 0x92, + HALMAC_API_PINMUX_PIN_STATUS = 0x94, + HALMAC_API_OFLD_FUNC_CFG = 0x95, + HALMAC_API_MASK_LOGICAL_EFUSE = 0x96, + HALMAC_API_RX_CUT_AMSDU_CFG = 0x97, + HALMAC_API_FW_SNDING = 0x98, + HALMAC_API_ENTER_CPU_SLEEP_MODE = 0x99, + HALMAC_API_GET_CPU_MODE = 0x9A, + HALMAC_API_DRV_FWCTRL = 0x9B, + HALMAC_API_EN_REF_AUTOK = 0x9C, + HALMAC_API_RESET_WIFI_FW = 0x9D, + HALMAC_API_CFGSPC_SET_PCIE = 0x9E, + HALMAC_API_GET_WATCHER = 0x9F, + HALMAC_API_DUMP_LOGICAL_EFUSE_MASK = 0xA0, + HALMAC_API_WRITE_LOGICAL_EFUSE_WORD = 0xA1, + HALMAC_API_READ_WIFI_PHY_EFUSE = 0xA2, + HALMAC_API_WRITE_WIFI_PHY_EFUSE = 0xA3, + HALMAC_API_START_DPK = 0xA4, + HALMAC_API_MAX +}; + +enum halmac_la_mode { + HALMAC_LA_MODE_DISABLE = 0, + HALMAC_LA_MODE_PARTIAL = 1, + HALMAC_LA_MODE_FULL = 2, + HALMAC_LA_MODE_UNDEFINE = 0x7F, +}; + +enum halmac_rx_fifo_expanding_mode { + HALMAC_RX_FIFO_EXPANDING_MODE_DISABLE = 0, + HALMAC_RX_FIFO_EXPANDING_MODE_1_BLOCK = 1, + HALMAC_RX_FIFO_EXPANDING_MODE_2_BLOCK = 2, + HALMAC_RX_FIFO_EXPANDING_MODE_3_BLOCK = 3, + HALMAC_RX_FIFO_EXPANDING_MODE_4_BLOCK = 4, + HALMAC_RX_FIFO_EXPANDING_MODE_UNDEFINE = 0x7F, +}; + +enum halmac_sdio_cmd53_4byte_mode { + HALMAC_SDIO_CMD53_4BYTE_MODE_DISABLE = 0, + HALMAC_SDIO_CMD53_4BYTE_MODE_RW = 1, + HALMAC_SDIO_CMD53_4BYTE_MODE_R = 2, + HALMAC_SDIO_CMD53_4BYTE_MODE_W = 3, + HALMAC_SDIO_CMD53_4BYTE_MODE_UNDEFINE = 0x7F, +}; + +enum halmac_usb_mode { + HALMAC_USB_MODE_U2 = 1, + HALMAC_USB_MODE_U3 = 2, +}; + +enum halmac_sdio_tx_format { + HALMAC_SDIO_AGG_MODE = 1, + HALMAC_SDIO_DUMMY_BLOCK_MODE = 2, + HALMAC_SDIO_DUMMY_AUTO_MODE = 3, +}; + +enum halmac_sdio_clk_monitor { + HALMAC_MONITOR_5US = 1, + HALMAC_MONITOR_50US = 2, + HALMAC_MONITOR_9MS = 3, +}; + +enum halmac_hw_id { + /* Get HW value */ + HALMAC_HW_RQPN_MAPPING = 0x00, + HALMAC_HW_EFUSE_SIZE = 0x01, + HALMAC_HW_EEPROM_SIZE = 0x02, + HALMAC_HW_BT_BANK_EFUSE_SIZE = 0x03, + HALMAC_HW_BT_BANK1_EFUSE_SIZE = 0x04, + HALMAC_HW_BT_BANK2_EFUSE_SIZE = 0x05, + HALMAC_HW_TXFIFO_SIZE = 0x06, + HALMAC_HW_RXFIFO_SIZE = 0x07, + HALMAC_HW_RSVD_PG_BNDY = 0x08, + HALMAC_HW_CAM_ENTRY_NUM = 0x09, + HALMAC_HW_IC_VERSION = 0x0A, + HALMAC_HW_PAGE_SIZE = 0x0B, + HALMAC_HW_TX_AGG_ALIGN_SIZE = 0x0C, + HALMAC_HW_RX_AGG_ALIGN_SIZE = 0x0D, + HALMAC_HW_DRV_INFO_SIZE = 0x0E, + HALMAC_HW_TXFF_ALLOCATION = 0x0F, + HALMAC_HW_RSVD_EFUSE_SIZE = 0x10, + HALMAC_HW_FW_HDR_SIZE = 0x11, + HALMAC_HW_TX_DESC_SIZE = 0x12, + HALMAC_HW_RX_DESC_SIZE = 0x13, + HALMAC_HW_FW_MAX_SIZE = 0x14, + HALMAC_HW_ORI_H2C_SIZE = 0x15, + HALMAC_HW_RSVD_DRV_PGNUM = 0x16, + HALMAC_HW_TX_PAGE_SIZE = 0x17, + HALMAC_HW_USB_TXAGG_DESC_NUM = 0x18, + HALMAC_HW_WLAN_EFUSE_AVAILABLE_SIZE = 0x19, + HALMAC_HW_AC_OQT_SIZE = 0x1C, + HALMAC_HW_NON_AC_OQT_SIZE = 0x1D, + HALMAC_HW_AC_QUEUE_NUM = 0x1E, + HALMAC_HW_RQPN_CH_MAPPING = 0x1F, + HALMAC_HW_PWR_STATE = 0x20, + HALMAC_HW_SDIO_INT_LAT = 0x21, + HALMAC_HW_SDIO_CLK_CNT = 0x22, + /* Set HW value */ + HALMAC_HW_USB_MODE = 0x60, + HALMAC_HW_SEQ_EN = 0x61, + HALMAC_HW_BANDWIDTH = 0x62, + HALMAC_HW_CHANNEL = 0x63, + HALMAC_HW_PRI_CHANNEL_IDX = 0x64, + HALMAC_HW_EN_BB_RF = 0x65, + HALMAC_HW_SDIO_TX_PAGE_THRESHOLD = 0x66, + HALMAC_HW_AMPDU_CONFIG = 0x67, + HALMAC_HW_RX_SHIFT = 0x68, + HALMAC_HW_TXDESC_CHECKSUM = 0x69, + HALMAC_HW_RX_CLK_GATE = 0x6A, + HALMAC_HW_RXGCK_FIFO = 0x6B, + HALMAC_HW_RX_IGNORE = 0x6C, + HALMAC_HW_SDIO_TX_FORMAT = 0x6D, + HALMAC_HW_FAST_EDCA = 0x6E, + HALMAC_HW_LDO25_EN = 0x6F, + HALMAC_HW_PCIE_REF_AUTOK = 0x70, + HALMAC_HW_RTS_FULL_BW = 0x71, + HALMAC_HW_FREE_CNT_EN = 0x72, + HALMAC_HW_SDIO_WT_EN = 0x73, + HALMAC_HW_SDIO_CLK_MONITOR = 0x74, + HALMAC_HW_TXFIFO_LIFETIME = 0x75, + HALMAC_HW_ID_UNDEFINE = 0x7F, +}; + +enum halmac_efuse_bank { + HALMAC_EFUSE_BANK_WIFI = 0, + HALMAC_EFUSE_BANK_BT = 1, + HALMAC_EFUSE_BANK_BT_1 = 2, + HALMAC_EFUSE_BANK_BT_2 = 3, + HALMAC_EFUSE_BANK_MAX, + HALMAC_EFUSE_BANK_UNDEFINE = 0X7F, +}; + +enum halmac_sdio_spec_ver { + HALMAC_SDIO_SPEC_VER_2_00 = 0, + HALMAC_SDIO_SPEC_VER_3_00 = 1, + HALMAC_SDIO_SPEC_VER_UNDEFINE = 0X7F, +}; + +enum halmac_gpio_func { + HALMAC_GPIO_FUNC_WL_LED = 0, + HALMAC_GPIO_FUNC_SDIO_INT = 1, + HALMAC_GPIO_FUNC_SW_IO_0 = 2, + HALMAC_GPIO_FUNC_SW_IO_1 = 3, + HALMAC_GPIO_FUNC_SW_IO_2 = 4, + HALMAC_GPIO_FUNC_SW_IO_3 = 5, + HALMAC_GPIO_FUNC_SW_IO_4 = 6, + HALMAC_GPIO_FUNC_SW_IO_5 = 7, + HALMAC_GPIO_FUNC_SW_IO_6 = 8, + HALMAC_GPIO_FUNC_SW_IO_7 = 9, + HALMAC_GPIO_FUNC_SW_IO_8 = 10, + HALMAC_GPIO_FUNC_SW_IO_9 = 11, + HALMAC_GPIO_FUNC_SW_IO_10 = 12, + HALMAC_GPIO_FUNC_SW_IO_11 = 13, + HALMAC_GPIO_FUNC_SW_IO_12 = 14, + HALMAC_GPIO_FUNC_SW_IO_13 = 15, + HALMAC_GPIO_FUNC_SW_IO_14 = 16, + HALMAC_GPIO_FUNC_SW_IO_15 = 17, + HALMAC_GPIO_FUNC_BT_HOST_WAKE1 = 18, + HALMAC_GPIO_FUNC_BT_DEV_WAKE1 = 19, + HALMAC_GPIO_FUNC_S0_PAPE = 20, + HALMAC_GPIO_FUNC_S1_PAPE = 21, + HALMAC_GPIO_FUNC_S0_TRSW = 22, + HALMAC_GPIO_FUNC_S1_TRSW = 23, + HALMAC_GPIO_FUNC_S0_TRSWB = 24, + HALMAC_GPIO_FUNC_S1_TRSWB = 25, + HALMAC_GPIO_FUNC_ANTSW = 26, + HALMAC_GPIO_FUNC_ANTSWB = 27, + HALMAC_GPIO_FUNC_UNDEFINE = 0X7F, +}; + +enum halmac_wlled_mode { + HALMAC_WLLED_MODE_TRX = 0, + HALMAC_WLLED_MODE_TX = 1, + HALMAC_WLLED_MODE_RX = 2, + HALMAC_WLLED_MODE_SW_CTRL = 3, + HALMAC_WLLED_MODE_UNDEFINE = 0X7F, +}; + +enum halmac_psf_fcs_chk_thr { + HALMAC_PSF_FCS_CHK_THR_4 = 1, + HALMAC_PSF_FCS_CHK_THR_8 = 2, + HALMAC_PSF_FCS_CHK_THR_12 = 3, + HALMAC_PSF_FCS_CHK_THR_16 = 4, + HALMAC_PSF_FCS_CHK_THR_20 = 5, + HALMAC_PSF_FCS_CHK_THR_24 = 6, + HALMAC_PSF_FCS_CHK_THR_28 = 7, +}; + +enum halmac_func_ctrl { + HALMAC_DISABLE = 0, + HALMAC_ENABLE = 1, + HALMAC_DEFAULT = 0xFE, + HALMAC_IGNORE = 0xFF +}; + +enum halmac_pcie_clkdly { + HALMAC_CLKDLY_0 = 0, + HALMAC_CLKDLY_5US = 1, + HALMAC_CLKDLY_6US = 2, + HALMAC_CLKDLY_11US = 3, + HALMAC_CLKDLY_15US = 4, + HALMAC_CLKDLY_19US = 5, + HALMAC_CLKDLY_25US = 6, + HALMAC_CLKDLY_30US = 7, + HALMAC_CLKDLY_38US = 8, + HALMAC_CLKDLY_50US = 9, + HALMAC_CLKDLY_64US = 10, + HALMAC_CLKDLY_100US = 11, + HALMAC_CLKDLY_128US = 12, + HALMAC_CLKDLY_150US = 13, + HALMAC_CLKDLY_192US = 14, + HALMAC_CLKDLY_200US = 15, + HALMAC_CLKDLY_R_ERR = 0xFD, + HALMAC_CLKDLY_DEF = 0xFE, + HALMAC_CLKDLY_IGNORE = 0xFF +}; + +enum halmac_pcie_l1dly { + HALMAC_L1DLY_16US = 0, + HALMAC_L1DLY_32US = 1, + HALMAC_L1DLY_64US = 2, + HALMAC_L1DLY_INFI = 3, + HALMAC_L1DLY_R_ERR = 0xFD, + HALMAC_L1DLY_DEF = 0xFE, + HALMAC_L1DLY_IGNORE = 0xFF +}; + +enum halmac_pcie_l0sdly { + HALMAC_L0SDLY_1US = 0, + HALMAC_L0SDLY_3US = 1, + HALMAC_L0SDLY_5US = 2, + HALMAC_L0SDLY_7US = 3, + HALMAC_L0SDLY_R_ERR = 0xFD, + HALMAC_L0SDLY_DEF = 0xFE, + HALMAC_L0SDLY_IGNORE = 0xFF +}; + +struct halmac_pcie_cfgspc_param { + u8 write; + u8 read; + enum halmac_func_ctrl l0s_ctrl; + enum halmac_func_ctrl l1_ctrl; + enum halmac_func_ctrl l1ss_ctrl; + enum halmac_func_ctrl wake_ctrl; + enum halmac_func_ctrl crq_ctrl; + enum halmac_pcie_clkdly clkdly_ctrl; + enum halmac_pcie_l0sdly l0sdly_ctrl; + enum halmac_pcie_l1dly l1dly_ctrl; +}; + +struct halmac_txff_allocation { + u16 tx_fifo_pg_num; + u16 rsvd_pg_num; + u16 rsvd_drv_pg_num; + u16 acq_pg_num; + u16 high_queue_pg_num; + u16 low_queue_pg_num; + u16 normal_queue_pg_num; + u16 extra_queue_pg_num; + u16 pub_queue_pg_num; + u16 rsvd_boundary; + u16 rsvd_drv_addr; + u16 rsvd_h2c_info_addr; + u16 rsvd_h2c_sta_info_addr; + u16 rsvd_h2cq_addr; + u16 rsvd_cpu_instr_addr; + u16 rsvd_fw_txbuf_addr; + u16 rsvd_csibuf_addr; + enum halmac_la_mode la_mode; + enum halmac_rx_fifo_expanding_mode rx_fifo_exp_mode; +}; + +struct halmac_rqpn_map { + enum halmac_dma_mapping dma_map_vo; + enum halmac_dma_mapping dma_map_vi; + enum halmac_dma_mapping dma_map_be; + enum halmac_dma_mapping dma_map_bk; + enum halmac_dma_mapping dma_map_mg; + enum halmac_dma_mapping dma_map_hi; +}; + +struct halmac_rqpn_ch_map { + enum halmac_dma_ch dma_map_vo; + enum halmac_dma_ch dma_map_vi; + enum halmac_dma_ch dma_map_be; + enum halmac_dma_ch dma_map_bk; + enum halmac_dma_ch dma_map_mg; + enum halmac_dma_ch dma_map_hi; +}; + +struct halmac_security_setting { + u8 tx_encryption; + u8 rx_decryption; + u8 bip_enable; + u8 compare_keyid; +}; + +struct halmac_cam_entry_info { + enum hal_security_type security_type; + u32 key[4]; + u32 key_ext[4]; + u8 mac_address[6]; + u8 unicast; + u8 key_id; + u8 valid; +}; + +struct halmac_cam_entry_format { + u16 key_id : 2; + u16 type : 3; + u16 mic : 1; + u16 grp : 1; + u16 spp_mode : 1; + u16 rpt_md : 1; + u16 ext_sectype : 1; + u16 mgnt : 1; + u16 rsvd1 : 4; + u16 valid : 1; + u8 mac_address[6]; + u32 key[4]; + u32 rsvd[2]; +}; + +struct halmac_tx_page_threshold_info { + u32 threshold; + enum halmac_dma_mapping dma_queue_sel; + u8 enable; +}; + +struct halmac_ampdu_config { + u8 max_agg_num; + u8 max_len_en; + u32 ht_max_len; + u32 vht_max_len; +}; + +struct halmac_rqpn { + enum halmac_trx_mode mode; + enum halmac_dma_mapping dma_map_vo; + enum halmac_dma_mapping dma_map_vi; + enum halmac_dma_mapping dma_map_be; + enum halmac_dma_mapping dma_map_bk; + enum halmac_dma_mapping dma_map_mg; + enum halmac_dma_mapping dma_map_hi; +}; + +struct halmac_ch_mapping { + enum halmac_trx_mode mode; + enum halmac_dma_ch dma_map_vo; + enum halmac_dma_ch dma_map_vi; + enum halmac_dma_ch dma_map_be; + enum halmac_dma_ch dma_map_bk; + enum halmac_dma_ch dma_map_mg; + enum halmac_dma_ch dma_map_hi; +}; + +struct halmac_pg_num { + enum halmac_trx_mode mode; + u16 hq_num; + u16 nq_num; + u16 lq_num; + u16 exq_num; + u16 gap_num;/*used for loopback mode*/ +}; + +struct halmac_ch_pg_num { + enum halmac_trx_mode mode; + u16 ch_num[HALMAC_TXDESC_DMA_CH16 + 1]; + u16 gap_num; +}; + +struct halmac_intf_phy_para { + u16 offset; + u16 value; + u16 ip_sel; + u16 cut; + u16 plaform; +}; + +struct halmac_iqk_para { + u8 clear; + u8 segment_iqk; +}; + +struct halmac_txdesc_ie_param { + u8 *start_offset; + u8 *end_offset; + u8 *ie_offset; + u8 *ie_exist; +}; + +struct halmac_sdio_hw_info { + enum halmac_sdio_spec_ver spec_ver; + u32 clock_speed; + u8 io_hi_speed_flag; /* Halmac internal use */ + enum halmac_sdio_tx_format tx_addr_format; + u16 block_size; + u8 tx_seq; + u8 io_indir_flag; /* Halmac internal use */ + u8 io_warn_flag; /* SW */ +}; + +struct halmac_edca_para { + u8 aifs; + u8 cw; + u16 txop_limit; +}; + +struct halmac_mac_rx_ignore_cfg { + u8 hdr_chk_en; + u8 fcs_chk_en; + u8 cck_rst_en; + enum halmac_psf_fcs_chk_thr fcs_chk_thr; +}; + +struct halmac_rx_ignore_info { + u8 hdr_chk_mask; + u8 fcs_chk_mask; + u8 hdr_chk_en; + u8 fcs_chk_en; + u8 cck_rst_en; + enum halmac_psf_fcs_chk_thr fcs_chk_thr; +}; + +struct halmac_get_watcher { + u32 sdio_rn_not_align; +}; + +struct halmac_watcher { + struct halmac_get_watcher get_watcher; +}; + +struct halmac_pinmux_info { + /* byte0 */ + u8 wl_led:1; + u8 sdio_int:1; + u8 bt_host_wake:1; + u8 bt_dev_wake:1; + u8 rsvd1:4; + /* byte1 */ + u8 sw_io_0:1; + u8 sw_io_1:1; + u8 sw_io_2:1; + u8 sw_io_3:1; + u8 sw_io_4:1; + u8 sw_io_5:1; + u8 sw_io_6:1; + u8 sw_io_7:1; + /* byte2 */ + u8 sw_io_8:1; + u8 sw_io_9:1; + u8 sw_io_10:1; + u8 sw_io_11:1; + u8 sw_io_12:1; + u8 sw_io_13:1; + u8 sw_io_14:1; + u8 sw_io_15:1; + /* byte3 */ + u8 s0_trsw:1; + u8 s1_trsw:1; + u8 s0_pape:1; + u8 s1_pape:1; + u8 s0_trswb:1; + u8 s1_trswb:1; + u8 antswb:1; + u8 antsw:1; +}; + +struct halmac_ofld_func_info { + u32 halmac_malloc_max_sz; + u32 rsvd_pg_drv_buf_max_sz; +}; + +struct halmac_pltfm_cfg_info { + u32 malloc_size; + u32 rsvd_pg_size; +}; + +struct halmac_su_snding_info { + u8 su0_en; + u8 *su0_ndpa_pkt; + u32 su0_pkt_sz; +}; + +struct halmac_mu_snding_info { + u8 tmp; +}; + +struct halmac_h2c_info { + u32 buf_fs; + u32 buf_size; + u8 seq_num; +}; + +struct halmac_adapter { + enum halmac_dma_mapping pq_map[HALMAC_PQ_MAP_NUM]; + enum halmac_dma_ch ch_map[HALMAC_PQ_MAP_NUM]; + HALMAC_MUTEX h2c_seq_mutex; /* protect h2c seq num */ + HALMAC_MUTEX efuse_mutex; /*protect adapter efuse map */ + HALMAC_MUTEX sdio_indir_mutex; /*protect sdio indirect access */ + struct halmac_cfg_param_info cfg_param_info; + struct halmac_ch_sw_info ch_sw_info; + struct halmac_scan_rpt_info scan_rpt_info; + struct halmac_event_trigger evnt; + struct halmac_hw_cfg_info hw_cfg_info; + struct halmac_sdio_free_space sdio_fs; + struct halmac_api_registry api_registry; + struct halmac_pinmux_info pinmux_info; + struct halmac_pltfm_cfg_info pltfm_info; + struct halmac_h2c_info h2c_info; + void *drv_adapter; + u8 *efuse_map; + void *halmac_api; + struct halmac_platform_api *pltfm_api; + u32 efuse_end; + u32 dlfw_pkt_size; + enum halmac_chip_id chip_id; + enum halmac_chip_ver chip_ver; + struct halmac_fw_version fw_ver; + struct halmac_state halmac_state; + enum halmac_interface intf; + enum halmac_trx_mode trx_mode; + struct halmac_txff_allocation txff_alloc; + u8 efuse_map_valid; + u8 efuse_seg_size; + u8 rpwm; + u8 bulkout_num; + u8 drv_info_size; + enum halmac_sdio_cmd53_4byte_mode sdio_cmd53_4byte; + struct halmac_sdio_hw_info sdio_hw_info; + u8 tx_desc_transfer; + u8 tx_desc_checksum; + u8 efuse_auto_check_en; + u8 pcie_refautok_en; + u8 pwr_off_flow_flag; + u8 nlo_flag; + struct halmac_rx_ignore_info rx_ignore_info; + struct halmac_watcher watcher; +#if HALMAC_PLATFORM_TESTPROGRAM + struct halmisc_adapter *halmisc_adapter; +#endif +}; + +struct halmac_api { + enum halmac_ret_status + (*halmac_register_api)(struct halmac_adapter *adapter, + struct halmac_api_registry *registry); + enum halmac_ret_status + (*halmac_mac_power_switch)(struct halmac_adapter *adapter, + enum halmac_mac_power pwr); + enum halmac_ret_status + (*halmac_download_firmware)(struct halmac_adapter *adapter, u8 *fw_bin, + u32 size); + enum halmac_ret_status + (*halmac_free_download_firmware)(struct halmac_adapter *adapter, + enum halmac_dlfw_mem mem_sel, + u8 *fw_bin, u32 size); + enum halmac_ret_status + (*halmac_reset_wifi_fw)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_get_fw_version)(struct halmac_adapter *adapter, + struct halmac_fw_version *ver); + enum halmac_ret_status + (*halmac_cfg_mac_addr)(struct halmac_adapter *adapter, + u8 port, union halmac_wlan_addr *addr); + enum halmac_ret_status + (*halmac_cfg_bssid)(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr); + enum halmac_ret_status + (*halmac_cfg_multicast_addr)(struct halmac_adapter *adapter, + union halmac_wlan_addr *addr); + enum halmac_ret_status + (*halmac_pre_init_system_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_init_system_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_init_trx_cfg)(struct halmac_adapter *adapter, + enum halmac_trx_mode mode); + enum halmac_ret_status + (*halmac_init_h2c)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_cfg_rx_aggregation)(struct halmac_adapter *adapter, + struct halmac_rxagg_cfg *cfg); + enum halmac_ret_status + (*halmac_init_protocol_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_init_edca_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_cfg_operation_mode)(struct halmac_adapter *adapter, + enum halmac_wireless_mode mode); + enum halmac_ret_status + (*halmac_cfg_ch_bw)(struct halmac_adapter *adapter, u8 ch, + enum halmac_pri_ch_idx idx, enum halmac_bw bw); + enum halmac_ret_status + (*halmac_cfg_bw)(struct halmac_adapter *adapter, enum halmac_bw bw); + enum halmac_ret_status + (*halmac_init_wmac_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_init_mac_cfg)(struct halmac_adapter *adapter, + enum halmac_trx_mode mode); + enum halmac_ret_status + (*halmac_init_interface_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_deinit_interface_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_init_sdio_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_init_usb_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_init_pcie_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_deinit_sdio_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_deinit_usb_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_deinit_pcie_cfg)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_get_efuse_size)(struct halmac_adapter *adapter, u32 *size); + enum halmac_ret_status + (*halmac_get_efuse_available_size)(struct halmac_adapter *adapter, + u32 *size); + enum halmac_ret_status + (*halmac_dump_efuse_map)(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg); + enum halmac_ret_status + (*halmac_dump_efuse_map_bt)(struct halmac_adapter *adapter, + enum halmac_efuse_bank bank, u32 size, + u8 *map); + enum halmac_ret_status + (*halmac_write_efuse_bt)(struct halmac_adapter *adapter, u32 offset, + u8 value, enum halmac_efuse_bank bank); + enum halmac_ret_status + (*halmac_read_efuse_bt)(struct halmac_adapter *adapter, u32 offset, + u8 *value, enum halmac_efuse_bank bank); + enum halmac_ret_status + (*halmac_cfg_efuse_auto_check)(struct halmac_adapter *adapter, + u8 enable); + enum halmac_ret_status + (*halmac_get_logical_efuse_size)(struct halmac_adapter *adapter, + u32 *size); + enum halmac_ret_status + (*halmac_dump_logical_efuse_map)(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg); + enum halmac_ret_status + (*halmac_dump_logical_efuse_mask)(struct halmac_adapter *adapter, + enum halmac_efuse_read_cfg cfg); + enum halmac_ret_status + (*halmac_write_logical_efuse)(struct halmac_adapter *adapter, + u32 offset, u8 value); + enum halmac_ret_status + (*halmac_write_logical_efuse_word)(struct halmac_adapter *adapter, + u32 offset, u16 value); + enum halmac_ret_status + (*halmac_read_logical_efuse)(struct halmac_adapter *adapter, u32 offset, + u8 *value); + enum halmac_ret_status + (*halmac_pg_efuse_by_map)(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info, + enum halmac_efuse_read_cfg cfg); + enum halmac_ret_status + (*halmac_mask_logical_efuse)(struct halmac_adapter *adapter, + struct halmac_pg_efuse_info *info); + enum halmac_ret_status + (*halmac_get_c2h_info)(struct halmac_adapter *adapter, u8 *buf, + u32 size); + enum halmac_ret_status + (*halmac_h2c_lb)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_debug)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_cfg_parameter)(struct halmac_adapter *adapter, + struct halmac_phy_parameter_info *info, + u8 full_fifo); + enum halmac_ret_status + (*halmac_update_packet)(struct halmac_adapter *adapter, + enum halmac_packet_id pkt_id, u8 *pkt, + u32 size); + enum halmac_ret_status + (*halmac_bcn_ie_filter)(struct halmac_adapter *adapter, + struct halmac_bcn_ie_info *info); + u8 + (*halmac_reg_read_8)(struct halmac_adapter *adapter, u32 offset); + enum halmac_ret_status + (*halmac_reg_write_8)(struct halmac_adapter *adapter, u32 offset, + u8 value); + u16 + (*halmac_reg_read_16)(struct halmac_adapter *adapter, u32 offset); + enum halmac_ret_status + (*halmac_reg_write_16)(struct halmac_adapter *adapter, u32 offset, + u16 value); + u32 + (*halmac_reg_read_32)(struct halmac_adapter *adapter, u32 offset); + enum halmac_ret_status + (*halmac_reg_write_32)(struct halmac_adapter *adapter, u32 offset, + u32 value); + u32 + (*halmac_reg_read_indirect_32)(struct halmac_adapter *adapter, + u32 offset); + enum halmac_ret_status + (*halmac_reg_sdio_cmd53_read_n)(struct halmac_adapter *adapter, + u32 offset, u32 size, u8 *value); + enum halmac_ret_status + (*halmac_tx_allowed_sdio)(struct halmac_adapter *adapter, u8 *buf, + u32 size); + enum halmac_ret_status + (*halmac_set_bulkout_num)(struct halmac_adapter *adapter, u8 num); + enum halmac_ret_status + (*halmac_get_sdio_tx_addr)(struct halmac_adapter *adapter, u8 *buf, + u32 size, u32 *cmd53_addr); + enum halmac_ret_status + (*halmac_get_usb_bulkout_id)(struct halmac_adapter *adapter, u8 *buf, + u32 size, u8 *id); + enum halmac_ret_status + (*halmac_fill_txdesc_checksum)(struct halmac_adapter *adapter, + u8 *txdesc); + enum halmac_ret_status + (*halmac_update_datapack)(struct halmac_adapter *adapter, + enum halmac_data_type data_type, + struct halmac_phy_parameter_info *info); + enum halmac_ret_status + (*halmac_run_datapack)(struct halmac_adapter *adapter, + enum halmac_data_type data_type); + enum halmac_ret_status + (*halmac_cfg_drv_info)(struct halmac_adapter *adapter, + enum halmac_drv_info drv_info); + enum halmac_ret_status + (*halmac_send_bt_coex)(struct halmac_adapter *adapter, u8 *buf, + u32 size, u8 ack); + enum halmac_ret_status + (*halmac_verify_platform_api)(struct halmac_adapter *adapter); + u32 + (*halmac_get_fifo_size)(struct halmac_adapter *adapter, + enum hal_fifo_sel sel); + enum halmac_ret_status + (*halmac_dump_fifo)(struct halmac_adapter *adapter, + enum hal_fifo_sel sel, u32 start_addr, u32 size, + u8 *data); + enum halmac_ret_status + (*halmac_cfg_txbf)(struct halmac_adapter *adapter, u8 userid, + enum halmac_bw bw, u8 txbf_en); + enum halmac_ret_status + (*halmac_cfg_mumimo)(struct halmac_adapter *adapter, + struct halmac_cfg_mumimo_para *param); + enum halmac_ret_status + (*halmac_cfg_sounding)(struct halmac_adapter *adapter, + enum halmac_snd_role role, + enum halmac_data_rate rate); + enum halmac_ret_status + (*halmac_del_sounding)(struct halmac_adapter *adapter, + enum halmac_snd_role role); + enum halmac_ret_status + (*halmac_su_bfer_entry_init)(struct halmac_adapter *adapter, + struct halmac_su_bfer_init_para *param); + enum halmac_ret_status + (*halmac_su_bfee_entry_init)(struct halmac_adapter *adapter, u8 userid, + u16 paid); + enum halmac_ret_status + (*halmac_mu_bfer_entry_init)(struct halmac_adapter *adapter, + struct halmac_mu_bfer_init_para *param); + enum halmac_ret_status + (*halmac_mu_bfee_entry_init)(struct halmac_adapter *adapter, + struct halmac_mu_bfee_init_para *param); + enum halmac_ret_status + (*halmac_su_bfer_entry_del)(struct halmac_adapter *adapter, u8 userid); + enum halmac_ret_status + (*halmac_su_bfee_entry_del)(struct halmac_adapter *adapter, u8 userid); + enum halmac_ret_status + (*halmac_mu_bfer_entry_del)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_mu_bfee_entry_del)(struct halmac_adapter *adapter, u8 userid); + enum halmac_ret_status + (*halmac_add_ch_info)(struct halmac_adapter *adapter, + struct halmac_ch_info *info); + enum halmac_ret_status + (*halmac_add_extra_ch_info)(struct halmac_adapter *adapter, + struct halmac_ch_extra_info *info); + enum halmac_ret_status + (*halmac_ctrl_ch_switch)(struct halmac_adapter *adapter, + struct halmac_ch_switch_option *opt); + enum halmac_ret_status + (*halmac_send_scan_packet)(struct halmac_adapter *adapter, u8 index, + u8 *pkt, u32 size); + enum halmac_ret_status + (*halmac_drop_scan_packet)(struct halmac_adapter *adapter, + struct halmac_drop_pkt_option *opt); + enum halmac_ret_status + (*halmac_p2pps)(struct halmac_adapter *adapter, + struct halmac_p2pps *info); + enum halmac_ret_status + (*halmac_clear_ch_info)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_send_general_info)(struct halmac_adapter *adapter, + struct halmac_general_info *info); + enum halmac_ret_status + (*halmac_start_iqk)(struct halmac_adapter *adapter, + struct halmac_iqk_para *param); + enum halmac_ret_status + (*halmac_start_dpk)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_ctrl_pwr_tracking)(struct halmac_adapter *adapter, + struct halmac_pwr_tracking_option *opt); + enum halmac_ret_status + (*halmac_psd)(struct halmac_adapter *adapter, u16 start_psd, + u16 end_psd); + enum halmac_ret_status + (*halmac_cfg_tx_agg_align)(struct halmac_adapter *adapter, u8 enable, + u16 align_size); + enum halmac_ret_status + (*halmac_query_status)(struct halmac_adapter *adapter, + enum halmac_feature_id feature_id, + enum halmac_cmd_process_status *proc_status, + u8 *data, u32 *size); + enum halmac_ret_status + (*halmac_reset_feature)(struct halmac_adapter *adapter, + enum halmac_feature_id feature_id); + enum halmac_ret_status + (*halmac_check_fw_status)(struct halmac_adapter *adapter, + u8 *fw_status); + enum halmac_ret_status + (*halmac_dump_fw_dmem)(struct halmac_adapter *adapter, u8 *dmem, + u32 *size); + enum halmac_ret_status + (*halmac_cfg_max_dl_size)(struct halmac_adapter *adapter, u32 size); + enum halmac_ret_status + (*halmac_cfg_la_mode)(struct halmac_adapter *adapter, + enum halmac_la_mode mode); + enum halmac_ret_status + (*halmac_cfg_rxff_expand_mode)(struct halmac_adapter *adapter, + enum halmac_rx_fifo_expanding_mode mode); + enum halmac_ret_status + (*halmac_config_security)(struct halmac_adapter *adapter, + struct halmac_security_setting *setting); + u8 + (*halmac_get_used_cam_entry_num)(struct halmac_adapter *adapter, + enum hal_security_type sec_type); + enum halmac_ret_status + (*halmac_write_cam)(struct halmac_adapter *adapter, u32 idx, + struct halmac_cam_entry_info *info); + enum halmac_ret_status + (*halmac_read_cam_entry)(struct halmac_adapter *adapter, u32 idx, + struct halmac_cam_entry_format *content); + enum halmac_ret_status + (*halmac_clear_cam_entry)(struct halmac_adapter *adapter, u32 idx); + enum halmac_ret_status + (*halmac_get_hw_value)(struct halmac_adapter *adapter, + enum halmac_hw_id hw_id, void *value); + enum halmac_ret_status + (*halmac_set_hw_value)(struct halmac_adapter *adapter, + enum halmac_hw_id hw_id, void *value); + enum halmac_ret_status + (*halmac_cfg_drv_rsvd_pg_num)(struct halmac_adapter *adapter, + enum halmac_drv_rsvd_pg_num pg_num); + enum halmac_ret_status + (*halmac_get_chip_version)(struct halmac_adapter *adapter, + struct halmac_ver *ver); + enum halmac_ret_status + (*halmac_chk_txdesc)(struct halmac_adapter *adapter, u8 *buf, u32 size); + enum halmac_ret_status + (*halmac_dl_drv_rsvd_page)(struct halmac_adapter *adapter, u8 pg_offset, + u8 *buf, u32 size); + enum halmac_ret_status + (*halmac_pcie_switch)(struct halmac_adapter *adapter, + enum halmac_pcie_cfg cfg); + enum halmac_ret_status + (*halmac_phy_cfg)(struct halmac_adapter *adapter, + enum halmac_intf_phy_platform pltfm); + enum halmac_ret_status + (*halmac_cfg_csi_rate)(struct halmac_adapter *adapter, u8 rssi, + u8 cur_rate, u8 fixrate_en, u8 *new_rate, + u8 *bmp_ofdm54); +#if HALMAC_SDIO_SUPPORT + enum halmac_ret_status + (*halmac_sdio_cmd53_4byte)(struct halmac_adapter *adapter, + enum halmac_sdio_cmd53_4byte_mode mode); + enum halmac_ret_status + (*halmac_sdio_hw_info)(struct halmac_adapter *adapter, + struct halmac_sdio_hw_info *info); +#endif + enum halmac_ret_status + (*halmac_cfg_transmitter_addr)(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr); + enum halmac_ret_status + (*halmac_cfg_net_type)(struct halmac_adapter *adapter, u8 port, + enum halmac_network_type_select net_type); + enum halmac_ret_status + (*halmac_cfg_tsf_rst)(struct halmac_adapter *adapter, u8 port); + enum halmac_ret_status + (*halmac_cfg_bcn_space)(struct halmac_adapter *adapter, u8 port, + u32 bcn_space); + enum halmac_ret_status + (*halmac_rw_bcn_ctrl)(struct halmac_adapter *adapter, u8 port, + u8 write_en, struct halmac_bcn_ctrl *ctrl); + enum halmac_ret_status + (*halmac_interface_integration_tuning)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_txfifo_is_empty)(struct halmac_adapter *adapter, u32 chk_num); + enum halmac_ret_status + (*halmac_download_flash)(struct halmac_adapter *adapter, u8 *fw_bin, + u32 size, u32 rom_addr); + enum halmac_ret_status + (*halmac_read_flash)(struct halmac_adapter *adapter, u32 addr, + u32 length, u8 *data); + enum halmac_ret_status + (*halmac_erase_flash)(struct halmac_adapter *adapter, u8 erase_cmd, + u32 addr); + enum halmac_ret_status + (*halmac_check_flash)(struct halmac_adapter *adapter, u8 *fw_bin, + u32 size, u32 addr); + enum halmac_ret_status + (*halmac_cfg_edca_para)(struct halmac_adapter *adapter, + enum halmac_acq_id acq_id, + struct halmac_edca_para *param); + enum halmac_ret_status + (*halmac_pinmux_get_func)(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func, u8 *enable); + enum halmac_ret_status + (*halmac_pinmux_set_func)(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func); + enum halmac_ret_status + (*halmac_pinmux_free_func)(struct halmac_adapter *adapter, + enum halmac_gpio_func gpio_func); + enum halmac_ret_status + (*halmac_pinmux_wl_led_mode)(struct halmac_adapter *adapter, + enum halmac_wlled_mode mode); + void + (*halmac_pinmux_wl_led_sw_ctrl)(struct halmac_adapter *adapter, u8 on); + void + (*halmac_pinmux_sdio_int_polarity)(struct halmac_adapter *adapter, + u8 low_active); + enum halmac_ret_status + (*halmac_pinmux_gpio_mode)(struct halmac_adapter *adapter, u8 gpio_id, + u8 output); + enum halmac_ret_status + (*halmac_pinmux_gpio_output)(struct halmac_adapter *adapter, u8 gpio_id, + u8 high); + enum halmac_ret_status + (*halmac_pinmux_pin_status)(struct halmac_adapter *adapter, u8 pin_id, + u8 *high); + enum halmac_ret_status + (*halmac_ofld_func_cfg)(struct halmac_adapter *adapter, + struct halmac_ofld_func_info *info); + enum halmac_ret_status + (*halmac_rx_cut_amsdu_cfg)(struct halmac_adapter *adapter, + struct halmac_cut_amsdu_cfg *cfg); + enum halmac_ret_status + (*halmac_fw_snding)(struct halmac_adapter *adapter, + struct halmac_su_snding_info *su_info, + struct halmac_mu_snding_info *mu_info, u8 period); + enum halmac_ret_status + (*halmac_get_mac_addr)(struct halmac_adapter *adapter, u8 port, + union halmac_wlan_addr *addr); + enum halmac_ret_status + (*halmac_init_low_pwr)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_enter_cpu_sleep_mode)(struct halmac_adapter *adapter); + enum halmac_ret_status + (*halmac_get_cpu_mode)(struct halmac_adapter *adapter, + enum halmac_wlcpu_mode *mode); + enum halmac_ret_status + (*halmac_drv_fwctrl)(struct halmac_adapter *adapter, u8 *payload, + u32 size, u8 ack); + enum halmac_ret_status + (*halmac_read_efuse)(struct halmac_adapter *adapter, u32 offset, + u8 *value); + enum halmac_ret_status + (*halmac_write_efuse)(struct halmac_adapter *adapter, u32 offset, + u8 value); + enum halmac_ret_status + (*halmac_write_wifi_phy_efuse)(struct halmac_adapter *adapter, + u32 offset, u8 value); + enum halmac_ret_status + (*halmac_read_wifi_phy_efuse)(struct halmac_adapter *adapter, + u32 offset, u32 size, u8 *value); +#if HALMAC_PCIE_SUPPORT + enum halmac_ret_status + (*halmac_cfgspc_set_pcie)(struct halmac_adapter *adapter, + struct halmac_pcie_cfgspc_param *param); +#endif + enum halmac_ret_status + (*halmac_en_ref_autok_pcie)(struct halmac_adapter *adapter, u8 en); + enum halmac_ret_status + (*halmac_get_watcher)(struct halmac_adapter *adapter, + enum halmac_watcher_sel sel, void *vlue); + enum halmac_ret_status + (*halmac_cfg_rf_pinmux)(struct halmac_adapter *adapter, + u8 value); +#if HALMAC_DBG_MONITOR_IO + u8 + (*halmac_mon_reg_read_8)(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line); + u16 + (*halmac_mon_reg_read_16)(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line); + u32 + (*halmac_mon_reg_read_32)(struct halmac_adapter *adapter, u32 offset, + const char *func, const u32 line); + enum halmac_ret_status + (*halmac_mon_reg_sdio_cmd53_read_n)(struct halmac_adapter *adapter, + u32 offset, u32 size, u8 *value, + const char *func, const u32 line); + enum halmac_ret_status + (*halmac_mon_reg_write_8)(struct halmac_adapter *adapter, u32 offset, + u8 value, const char *func, const u32 line); + enum halmac_ret_status + (*halmac_mon_reg_write_16)(struct halmac_adapter *adapter, u32 offset, + u16 value, const char *func, const u32 line); + enum halmac_ret_status + (*halmac_mon_reg_write_32)(struct halmac_adapter *adapter, u32 offset, + u32 value, const char *func, const u32 line); +#endif +#if HALMAC_PLATFORM_TESTPROGRAM + struct halmisc_api *halmisc_api; +#endif +}; + +#define HALMAC_GET_API(halmac_adapter) \ + ((struct halmac_api *)halmac_adapter->halmac_api) + +static HALMAC_INLINE enum halmac_ret_status +halmac_fw_validate(struct halmac_adapter *adapter) +{ + if (adapter->halmac_state.dlfw_state != HALMAC_DLFW_DONE && + adapter->halmac_state.dlfw_state != HALMAC_GEN_INFO_SENT) + return HALMAC_RET_NO_DLFW; + + return HALMAC_RET_SUCCESS; +} + +#endif diff --git a/hal/halmac/halmac_usb_reg.h b/hal/halmac/halmac_usb_reg.h new file mode 100644 index 0000000..dd7a016 --- /dev/null +++ b/hal/halmac/halmac_usb_reg.h @@ -0,0 +1,21 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + ******************************************************************************/ + +#ifndef __HALMAC_USB_REG_H__ +#define __HALMAC_USB_REG_H__ + +#define USB_REG_PAGE 0xF4 + +#endif/* __HALMAC_USB_REG_H__ */ diff --git a/hal/led/hal_led.c b/hal/led/hal_led.c new file mode 100644 index 0000000..95d3daa --- /dev/null +++ b/hal/led/hal_led.c @@ -0,0 +1,254 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include + +#ifdef CONFIG_RTW_LED +void dump_led_config(void *sel, _adapter *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct led_priv *ledpriv = adapter_to_led(adapter); + int i; + + RTW_PRINT_SEL(sel, "strategy:%u\n", ledpriv->LedStrategy); +#ifdef CONFIG_RTW_SW_LED + RTW_PRINT_SEL(sel, "bRegUseLed:%u\n", ledpriv->bRegUseLed); + RTW_PRINT_SEL(sel, "iface_en_mask:0x%02X\n", ledpriv->iface_en_mask); + for (i = 0; i < dvobj->iface_nums; i++) + RTW_PRINT_SEL(sel, "ctl_en_mask[%d]:0x%08X\n", i, ledpriv->ctl_en_mask[i]); +#endif +} + +void rtw_led_set_strategy(_adapter *adapter, u8 strategy) +{ + struct led_priv *ledpriv = adapter_to_led(adapter); + _adapter *pri_adapter = GET_PRIMARY_ADAPTER(adapter); + +#ifndef CONFIG_RTW_SW_LED + if (IS_SW_LED_STRATEGY(strategy)) { + RTW_WARN("CONFIG_RTW_SW_LED is not defined\n"); + return; + } +#endif + +#ifdef CONFIG_RTW_SW_LED + if (!ledpriv->bRegUseLed) + return; +#endif + + if (ledpriv->LedStrategy == strategy) + return; + + if (IS_HW_LED_STRATEGY(strategy) || IS_HW_LED_STRATEGY(ledpriv->LedStrategy)) { + RTW_WARN("switching on/off HW_LED strategy is not supported\n"); + return; + } + + ledpriv->LedStrategy = strategy; + +#ifdef CONFIG_RTW_SW_LED + rtw_hal_sw_led_deinit(pri_adapter); +#endif + + rtw_led_control(pri_adapter, RTW_LED_OFF); +} + +#ifdef CONFIG_RTW_SW_LED +#if CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY +void rtw_sw_led_blink_uc_trx_only(LED_DATA *led) +{ + _adapter *adapter = led->padapter; + BOOLEAN bStopBlinking = _FALSE; + + if (led->BlinkingLedState == RTW_LED_ON) + SwLedOn(adapter, led); + else + SwLedOff(adapter, led); + + switch (led->CurrLedState) { + case RTW_LED_ON: + SwLedOn(adapter, led); + break; + + case RTW_LED_OFF: + SwLedOff(adapter, led); + break; + + case LED_BLINK_TXRX: + led->BlinkTimes--; + if (led->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (adapter_to_pwrctl(adapter)->rf_pwrstate != rf_on + && adapter_to_pwrctl(adapter)->rfoff_reason > RF_CHANGE_BY_PS + ) { + SwLedOff(adapter, led); + led->bLedBlinkInProgress = _FALSE; + } else { + if (led->bLedOn) + led->BlinkingLedState = RTW_LED_OFF; + else + led->BlinkingLedState = RTW_LED_ON; + + if (bStopBlinking) { + led->CurrLedState = RTW_LED_OFF; + led->bLedBlinkInProgress = _FALSE; + } + _set_timer(&(led->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + default: + break; + } +} + +void rtw_sw_led_ctl_mode_uc_trx_only(_adapter *adapter, LED_CTL_MODE ctl) +{ + struct led_priv *ledpriv = adapter_to_led(adapter); + LED_DATA *led = &(ledpriv->SwLed0); + LED_DATA *led1 = &(ledpriv->SwLed1); + LED_DATA *led2 = &(ledpriv->SwLed2); + + switch (ctl) { + case LED_CTL_UC_TX: + case LED_CTL_UC_RX: + if (led->bLedBlinkInProgress == _FALSE) { + led->bLedBlinkInProgress = _TRUE; + led->CurrLedState = LED_BLINK_TXRX; + led->BlinkTimes = 2; + if (led->bLedOn) + led->BlinkingLedState = RTW_LED_OFF; + else + led->BlinkingLedState = RTW_LED_ON; + _set_timer(&(led->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + case LED_CTL_POWER_OFF: + led->CurrLedState = RTW_LED_OFF; + led->BlinkingLedState = RTW_LED_OFF; + + if (led->bLedBlinkInProgress) { + _cancel_timer_ex(&(led->BlinkTimer)); + led->bLedBlinkInProgress = _FALSE; + } + + SwLedOff(adapter, led); + SwLedOff(adapter, led1); + SwLedOff(adapter, led2); + break; + + default: + break; + } +} +#endif /* CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY */ + +void rtw_led_control(_adapter *adapter, LED_CTL_MODE ctl) +{ + struct led_priv *ledpriv = adapter_to_led(adapter); + + if (ledpriv->LedControlHandler) { + #if CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY + if (ledpriv->LedStrategy != SW_LED_MODE_UC_TRX_ONLY) { + if (ctl == LED_CTL_UC_TX || ctl == LED_CTL_BMC_TX) { + if (ledpriv->ctl_en_mask[adapter->iface_id] & BIT(LED_CTL_TX)) + ctl = LED_CTL_TX; /* transform specific TX ctl to general TX ctl */ + } else if (ctl == LED_CTL_UC_RX || ctl == LED_CTL_BMC_RX) { + if (ledpriv->ctl_en_mask[adapter->iface_id] & BIT(LED_CTL_RX)) + ctl = LED_CTL_RX; /* transform specific RX ctl to general RX ctl */ + } + } + #endif + + if ((ledpriv->iface_en_mask & BIT(adapter->iface_id)) + && (ledpriv->ctl_en_mask[adapter->iface_id] & BIT(ctl))) + ledpriv->LedControlHandler(adapter, ctl); + } +} + +void rtw_led_tx_control(_adapter *adapter, const u8 *da) +{ +#if CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY + if (IS_MCAST(da)) + rtw_led_control(adapter, LED_CTL_BMC_TX); + else + rtw_led_control(adapter, LED_CTL_UC_TX); +#else + rtw_led_control(adapter, LED_CTL_TX); +#endif +} + +void rtw_led_rx_control(_adapter *adapter, const u8 *da) +{ +#if CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY + if (IS_MCAST(da)) + rtw_led_control(adapter, LED_CTL_BMC_RX); + else + rtw_led_control(adapter, LED_CTL_UC_RX); +#else + rtw_led_control(adapter, LED_CTL_RX); +#endif +} + +void rtw_led_set_iface_en(_adapter *adapter, u8 en) +{ + struct led_priv *ledpriv = adapter_to_led(adapter); + + if (en) + ledpriv->iface_en_mask |= BIT(adapter->iface_id); + else + ledpriv->iface_en_mask &= ~BIT(adapter->iface_id); +} + +void rtw_led_set_iface_en_mask(_adapter *adapter, u8 mask) +{ + struct led_priv *ledpriv = adapter_to_led(adapter); + + ledpriv->iface_en_mask = mask; +} + +void rtw_led_set_ctl_en_mask(_adapter *adapter, u32 ctl_mask) +{ + struct led_priv *ledpriv = adapter_to_led(adapter); + +#if CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY + if (ctl_mask & BIT(LED_CTL_TX)) + ctl_mask |= BIT(LED_CTL_UC_TX) | BIT(LED_CTL_BMC_TX); + if (ctl_mask & BIT(LED_CTL_RX)) + ctl_mask |= BIT(LED_CTL_UC_RX) | BIT(LED_CTL_BMC_RX); +#endif + + ledpriv->ctl_en_mask[adapter->iface_id] = ctl_mask; +} + +void rtw_led_set_ctl_en_mask_primary(_adapter *adapter) +{ + rtw_led_set_ctl_en_mask(adapter, 0xFFFFFFFF); +} + +void rtw_led_set_ctl_en_mask_virtual(_adapter *adapter) +{ + rtw_led_set_ctl_en_mask(adapter + , BIT(LED_CTL_POWER_ON) | BIT(LED_CTL_POWER_OFF) + | BIT(LED_CTL_TX) | BIT(LED_CTL_RX) + ); +} +#endif /* CONFIG_RTW_SW_LED */ + +#endif /* CONFIG_RTW_LED */ + diff --git a/hal/led/hal_usb_led.c b/hal/led/hal_usb_led.c new file mode 100644 index 0000000..1599536 --- /dev/null +++ b/hal/led/hal_usb_led.c @@ -0,0 +1,4290 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include +#include +#ifdef CONFIG_RTW_SW_LED + +/* + * Description: + * Implementation of LED blinking behavior. + * It toggle off LED and schedule corresponding timer if necessary. + * */ +void +SwLedBlink( + PLED_USB pLed +) +{ + _adapter *padapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(padapter, pLed); + } else { + SwLedOff(padapter, pLed); + } + + /* Determine if we shall change LED state again. */ + pLed->BlinkTimes--; + switch (pLed->CurrLedState) { + + case LED_BLINK_NORMAL: + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + break; + + case LED_BLINK_StartToBlink: + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) && check_fwstate(pmlmepriv, WIFI_STATION_STATE)) + bStopBlinking = _TRUE; + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) && + (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) || check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE))) + bStopBlinking = _TRUE; + else if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + break; + + case LED_BLINK_WPS: + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + break; + + + default: + bStopBlinking = _TRUE; + break; + + } + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else if ((check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) && (pLed->bLedOn == _FALSE)) + SwLedOn(padapter, pLed); + else if ((check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) && pLed->bLedOn == _TRUE) + SwLedOff(padapter, pLed); + + pLed->BlinkTimes = 0; + pLed->bLedBlinkInProgress = _FALSE; + } else { + /* Assign LED state to toggle. */ + if (pLed->BlinkingLedState == RTW_LED_ON) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + /* Schedule a timer to toggle LED state. */ + switch (pLed->CurrLedState) { + case LED_BLINK_NORMAL: + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + break; + + case LED_BLINK_SLOWLY: + case LED_BLINK_StartToBlink: + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + break; + + case LED_BLINK_WPS: + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LONG_INTERVAL); + break; + + default: + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + break; + } + } +} + +void +SwLedBlink1( + PLED_USB pLed +) +{ + _adapter *padapter = pLed->padapter; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + struct led_priv *ledpriv = adapter_to_led(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + PLED_USB pLed1 = &(ledpriv->SwLed1); + u8 bStopBlinking = _FALSE; + + u32 uLedBlinkNoLinkInterval = LED_BLINK_NO_LINK_INTERVAL_ALPHA; /* add by ylb 20121012 for customer led for alpha */ + if (pHalData->CustomerID == RT_CID_819x_ALPHA_Dlink) + uLedBlinkNoLinkInterval = LED_BLINK_NO_LINK_INTERVAL_ALPHA_500MS; + + if (pHalData->CustomerID == RT_CID_819x_CAMEO) + pLed = &(ledpriv->SwLed1); + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(padapter, pLed); + } else { + SwLedOff(padapter, pLed); + } + + + if (pHalData->CustomerID == RT_CID_DEFAULT) { + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + if (!pLed1->bSWLedCtrl) { + SwLedOn(padapter, pLed1); + pLed1->bSWLedCtrl = _TRUE; + } else if (!pLed1->bLedOn) + SwLedOn(padapter, pLed1); + } else { + if (!pLed1->bSWLedCtrl) { + SwLedOff(padapter, pLed1); + pLed1->bSWLedCtrl = _TRUE; + } else if (pLed1->bLedOn) + SwLedOff(padapter, pLed1); + } + } + + switch (pLed->CurrLedState) { + case LED_BLINK_SLOWLY: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), uLedBlinkNoLinkInterval);/* change by ylb 20121012 for customer led for alpha */ + break; + + case LED_BLINK_NORMAL: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + break; + + case LED_BLINK_SCAN: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->bLedLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_NORMAL; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + + } else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), uLedBlinkNoLinkInterval); + } + pLed->bLedScanBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->bLedLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_NORMAL; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + } else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), uLedBlinkNoLinkInterval); + } + pLed->BlinkTimes = 0; + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_WPS: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + break; + + case LED_BLINK_WPS_STOP: /* WPS success */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_WPS_SUCESS_INTERVAL_ALPHA); + bStopBlinking = _FALSE; + } else + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else { + pLed->bLedLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_NORMAL; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + } + pLed->bLedWPSBlinkInProgress = _FALSE; + } + break; + + default: + break; + } + +} + +void +SwLedBlink2( + PLED_USB pLed +) +{ + _adapter *padapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(padapter, pLed); + } else { + SwLedOff(padapter, pLed); + } + + switch (pLed->CurrLedState) { + case LED_BLINK_SCAN: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + SwLedOn(padapter, pLed); + + } else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + SwLedOff(padapter, pLed); + } + pLed->bLedScanBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + SwLedOn(padapter, pLed); + + } else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + SwLedOff(padapter, pLed); + } + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + default: + break; + } + +} + +void +SwLedBlink3( + PLED_USB pLed +) +{ + _adapter *padapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(padapter, pLed); + } else { + if (pLed->CurrLedState != LED_BLINK_WPS_STOP) + SwLedOff(padapter, pLed); + } + + switch (pLed->CurrLedState) { + case LED_BLINK_SCAN: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (!pLed->bLedOn) + SwLedOn(padapter, pLed); + + } else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedOn) + SwLedOff(padapter, pLed); + + } + pLed->bLedScanBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + + if (!pLed->bLedOn) + SwLedOn(padapter, pLed); + + } else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + + if (pLed->bLedOn) + SwLedOff(padapter, pLed); + + + } + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_WPS: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + break; + + case LED_BLINK_WPS_STOP: /* WPS success */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_WPS_SUCESS_INTERVAL_ALPHA); + bStopBlinking = _FALSE; + } else + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) + SwLedOff(padapter, pLed); + else { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + SwLedOn(padapter, pLed); + } + pLed->bLedWPSBlinkInProgress = _FALSE; + } + break; + + + default: + break; + } + +} + + +void +SwLedBlink4( + PLED_USB pLed +) +{ + _adapter *padapter = pLed->padapter; + struct led_priv *ledpriv = adapter_to_led(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + PLED_USB pLed1 = &(ledpriv->SwLed1); + u8 bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(padapter, pLed); + } else { + SwLedOff(padapter, pLed); + } + + if (!pLed1->bLedWPSBlinkInProgress && pLed1->BlinkingLedState == LED_UNKNOWN) { + pLed1->BlinkingLedState = RTW_LED_OFF; + pLed1->CurrLedState = RTW_LED_OFF; + SwLedOff(padapter, pLed1); + } + + switch (pLed->CurrLedState) { + case LED_BLINK_SLOWLY: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + break; + + case LED_BLINK_StartToBlink: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + break; + + case LED_BLINK_SCAN: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _FALSE; +#if 0 + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(padapter, pLed); + else { + pLed->bLedNoLinkBlinkInProgress = _FALSE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + pLed->bLedScanBlinkInProgress = _FALSE; + } else +#endif + { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + } + + break; + + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(padapter, pLed); + else { + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(padapter, pLed); + else { + + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_WPS: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + break; + + case LED_BLINK_WPS_STOP: /* WPS authentication fail */ + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + break; + + case LED_BLINK_WPS_STOP_OVERLAP: /* WPS session overlap */ + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) { + if (pLed->bLedOn) + pLed->BlinkTimes = 1; + else + bStopBlinking = _TRUE; + } + + if (bStopBlinking) { + pLed->BlinkTimes = 10; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + } else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + break; + + case LED_BLINK_ALWAYS_ON: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(padapter, pLed); + else { + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) { + SwLedOff(padapter, pLed); + } else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + default: + break; + } + + + +} + +void +SwLedBlink5( + PLED_USB pLed +) +{ + _adapter *padapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(padapter, pLed); + } else { + SwLedOff(padapter, pLed); + } + + switch (pLed->CurrLedState) { + case LED_BLINK_SCAN: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedOn) + SwLedOff(padapter, pLed); + } else { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (!pLed->bLedOn) + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + + pLed->bLedScanBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + } + break; + + + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedOn) + SwLedOff(padapter, pLed); + } else { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (!pLed->bLedOn) + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(padapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + default: + break; + } + + + +} + +void +SwLedBlink6( + PLED_USB pLed +) +{ + _adapter *padapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(padapter, pLed); + } else { + SwLedOff(padapter, pLed); + } + +} + +void +SwLedBlink7( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(Adapter->mlmepriv); + BOOLEAN bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + if (pLed->CurrLedState != LED_BLINK_WPS_STOP) + SwLedOff(Adapter, pLed); + } + + switch (pLed->CurrLedState) { + case LED_BLINK_SCAN: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on) + SwLedOff(Adapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (!pLed->bLedOn) + SwLedOn(Adapter, pLed); + + } else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedOn) + SwLedOff(Adapter, pLed); + + } + pLed->bLedScanBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on) + SwLedOff(Adapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_NETGEAR); + } + } + break; + + case LED_BLINK_WPS: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_NETGEAR); + break; + + case LED_BLINK_WPS_STOP: /* WPS success */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_NETGEAR); + bStopBlinking = _FALSE; + } else + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on) + SwLedOff(Adapter, pLed); + else { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + SwLedOn(Adapter, pLed); + } + pLed->bLedWPSBlinkInProgress = _FALSE; + } + break; + + + default: + break; + } + + +} + +void +SwLedBlink8( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + SwLedOff(Adapter, pLed); + } + + +} + +/* page added for Belkin AC950. 20120813 */ +void +SwLedBlink9( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(Adapter->mlmepriv); + BOOLEAN bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + SwLedOff(Adapter, pLed); + } + /* RTW_INFO("%s, pLed->CurrLedState=%d, pLed->BlinkingLedState=%d\n", __FUNCTION__, pLed->CurrLedState, pLed->BlinkingLedState); */ + + + switch (pLed->CurrLedState) { + case RTW_LED_ON: + SwLedOn(Adapter, pLed); + break; + + case RTW_LED_OFF: + SwLedOff(Adapter, pLed); + break; + + case LED_BLINK_SLOWLY: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + break; + + case LED_BLINK_StartToBlink: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + break; + + case LED_BLINK_SCAN: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on) + SwLedOff(Adapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->bLedLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + } else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + pLed->BlinkTimes = 0; + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_WPS: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + break; + + case LED_BLINK_WPS_STOP: /* WPS authentication fail */ + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + break; + + case LED_BLINK_WPS_STOP_OVERLAP: /* WPS session overlap */ + pLed->BlinkTimes--; + pLed->BlinkCounter--; + if (pLed->BlinkCounter == 0) { + pLed->BlinkingLedState = RTW_LED_OFF; + pLed->CurrLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } else { + if (pLed->BlinkTimes == 0) { + if (pLed->bLedOn) + pLed->BlinkTimes = 1; + else + bStopBlinking = _TRUE; + } + + if (bStopBlinking) { + pLed->BlinkTimes = 10; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + } else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + } + break; + + case LED_BLINK_ALWAYS_ON: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (IS_HARDWARE_TYPE_8812AU(Adapter)) { + pLed->BlinkingLedState = RTW_LED_ON; + pLed->CurrLedState = LED_BLINK_ALWAYS_ON; + } else { + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + } + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) { + SwLedOff(Adapter, pLed); + } else { + if (IS_HARDWARE_TYPE_8812AU(Adapter)) + pLed->BlinkingLedState = RTW_LED_ON; + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + } + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_LINK_IN_PROCESS: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ON_BELKIN); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_OFF_BELKIN); + } + break; + + case LED_BLINK_AUTH_ERROR: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking == _FALSE) { + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_ERROR_INTERVAL_BELKIN); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_ERROR_INTERVAL_BELKIN); + } + } else { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_ERROR_INTERVAL_BELKIN); + } + break; + + default: + break; + } + +} + +/* page added for Netgear A6200V2. 20120827 */ +void +SwLedBlink10( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(Adapter->mlmepriv); + BOOLEAN bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + SwLedOff(Adapter, pLed); + } + + + switch (pLed->CurrLedState) { + case RTW_LED_ON: + SwLedOn(Adapter, pLed); + break; + + case RTW_LED_OFF: + SwLedOff(Adapter, pLed); + break; + + case LED_BLINK_SLOWLY: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + break; + + case LED_BLINK_StartToBlink: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + break; + + case LED_BLINK_SCAN: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on) + SwLedOff(Adapter, pLed); + else if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + pLed->bLedNoLinkBlinkInProgress = _FALSE; + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + pLed->BlinkTimes = 0; + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_NETGEAR); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_SLOWLY_INTERVAL_NETGEAR + LED_BLINK_LINK_INTERVAL_NETGEAR); + } + } + } + break; + + case LED_BLINK_WPS: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_NETGEAR); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL + LED_BLINK_LINK_INTERVAL_NETGEAR); + } + break; + + case LED_BLINK_WPS_STOP: /* WPS authentication fail */ + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + break; + + case LED_BLINK_WPS_STOP_OVERLAP: /* WPS session overlap */ + pLed->BlinkTimes--; + pLed->BlinkCounter--; + if (pLed->BlinkCounter == 0) { + pLed->BlinkingLedState = RTW_LED_OFF; + pLed->CurrLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } else { + if (pLed->BlinkTimes == 0) { + if (pLed->bLedOn) + pLed->BlinkTimes = 1; + else + bStopBlinking = _TRUE; + } + + if (bStopBlinking) { + pLed->BlinkTimes = 10; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + } else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + } + break; + + case LED_BLINK_ALWAYS_ON: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (IS_HARDWARE_TYPE_8812AU(Adapter)) { + pLed->BlinkingLedState = RTW_LED_ON; + pLed->CurrLedState = LED_BLINK_ALWAYS_ON; + } else { + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + } + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) { + SwLedOff(Adapter, pLed); + } else { + if (IS_HARDWARE_TYPE_8812AU(Adapter)) + pLed->BlinkingLedState = RTW_LED_ON; + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + } + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + case LED_BLINK_LINK_IN_PROCESS: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ON_BELKIN); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_OFF_BELKIN); + } + break; + + case LED_BLINK_AUTH_ERROR: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking == _FALSE) { + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_ERROR_INTERVAL_BELKIN); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_ERROR_INTERVAL_BELKIN); + } + } else { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_ERROR_INTERVAL_BELKIN); + } + break; + + default: + break; + } + + +} + +void +SwLedBlink11( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(Adapter->mlmepriv); + BOOLEAN bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + SwLedOff(Adapter, pLed); + } + + switch (pLed->CurrLedState) { + case LED_BLINK_TXRX: + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + + break; + + case LED_BLINK_WPS: + if (pLed->BlinkTimes == 5) { + SwLedOn(Adapter, pLed); + _set_timer(&(pLed->BlinkTimer), LED_CM11_LINK_ON_INTERVEL); + } else { + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_CM11_BLINK_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_CM11_BLINK_INTERVAL); + } + } + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking == _TRUE) + pLed->BlinkTimes = 5; + break; + + case LED_BLINK_WPS_STOP: /* WPS authentication fail */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } else { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + SwLedOn(Adapter, pLed); + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + default: + break; + } + +} + +void +SwLedBlink12( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(Adapter->mlmepriv); + BOOLEAN bStopBlinking = _FALSE; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + SwLedOff(Adapter, pLed); + } + + switch (pLed->CurrLedState) { + case LED_BLINK_SLOWLY: + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + break; + + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedOn) + SwLedOff(Adapter, pLed); + } else { + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + default: + break; + } + + + +} + +void +SwLedBlink13( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(Adapter->mlmepriv); + BOOLEAN bStopBlinking = _FALSE; + static u8 LinkBlinkCnt = 0; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + if (pLed->CurrLedState != LED_BLINK_WPS_STOP) + SwLedOff(Adapter, pLed); + } + switch (pLed->CurrLedState) { + case LED_BLINK_LINK_IN_PROCESS: + if (!pLed->bLedWPSBlinkInProgress) + LinkBlinkCnt++; + + if (LinkBlinkCnt > 15) { + LinkBlinkCnt = 0; + pLed->bLedBlinkInProgress = _FALSE; + break; + } + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 500); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 500); + } + + break; + + case LED_BLINK_WPS: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_ON_INTERVAL_NETGEAR); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_OFF_INTERVAL_NETGEAR); + } + + break; + + case LED_BLINK_WPS_STOP: /* WPS success */ + SwLedOff(Adapter, pLed); + pLed->bLedWPSBlinkInProgress = _FALSE; + break; + + default: + LinkBlinkCnt = 0; + break; + } + + +} + +void +SwLedBlink14( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(Adapter->mlmepriv); + BOOLEAN bStopBlinking = _FALSE; + static u8 LinkBlinkCnt = 0; + + /* Change LED according to BlinkingLedState specified. */ + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + if (pLed->CurrLedState != LED_BLINK_WPS_STOP) + SwLedOff(Adapter, pLed); + } + switch (pLed->CurrLedState) { + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else + SwLedOn(Adapter, pLed); + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + if (IS_HARDWARE_TYPE_8812AU(Adapter)) + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + else + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + if (IS_HARDWARE_TYPE_8812AU(Adapter)) + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + else + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + } + + break; + + default: + LinkBlinkCnt = 0; + break; + } + +} + +void +SwLedBlink15( + PLED_USB pLed +) +{ + PADAPTER Adapter = pLed->padapter; + struct mlme_priv *pmlmepriv = &(Adapter->mlmepriv); + BOOLEAN bStopBlinking = _FALSE; + static u8 LinkBlinkCnt = 0; + /* Change LED according to BlinkingLedState specified. */ + + if (pLed->BlinkingLedState == RTW_LED_ON) { + SwLedOn(Adapter, pLed); + } else { + if (pLed->CurrLedState != LED_BLINK_WPS_STOP) + SwLedOff(Adapter, pLed); + } + switch (pLed->CurrLedState) { + case LED_BLINK_WPS: + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_ON_INTERVAL_DLINK); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_OFF_INTERVAL_DLINK); + } + break; + + case LED_BLINK_WPS_STOP: /* WPS success */ + + if (pLed->BlinkingLedState == RTW_LED_OFF) { + pLed->bLedWPSBlinkInProgress = _FALSE; + return; + } + + pLed->CurrLedState = LED_BLINK_WPS_STOP; + pLed->BlinkingLedState = RTW_LED_OFF; + + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_LINKED_ON_INTERVAL_DLINK); + break; + + case LED_BLINK_NO_LINK: { + static BOOLEAN bLedOn = _TRUE; + if (bLedOn) { + bLedOn = _FALSE; + pLed->BlinkingLedState = RTW_LED_OFF; + } else { + bLedOn = _TRUE; + pLed->BlinkingLedState = RTW_LED_ON; + } + pLed->bLedBlinkInProgress = _TRUE; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL); + } + break; + + case LED_BLINK_LINK_IDEL: { + static BOOLEAN bLedOn = _TRUE; + if (bLedOn) { + bLedOn = _FALSE; + pLed->BlinkingLedState = RTW_LED_OFF; + } else { + bLedOn = _TRUE; + pLed->BlinkingLedState = RTW_LED_ON; + + } + pLed->bLedBlinkInProgress = _TRUE; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_IDEL_INTERVAL); + } + break; + + case LED_BLINK_SCAN: { + static u8 BlinkTime = 0; + if (BlinkTime % 2 == 0) + pLed->BlinkingLedState = RTW_LED_ON; + else + pLed->BlinkingLedState = RTW_LED_OFF; + BlinkTime++; + + if (BlinkTime < 24) { + pLed->bLedBlinkInProgress = _TRUE; + + if (pLed->BlinkingLedState == RTW_LED_ON) + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_OFF_INTERVAL); + else + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_ON_INTERVAL); + } else { + /* if(pLed->OLDLedState ==LED_NO_LINK_BLINK) */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE) { + pLed->CurrLedState = LED_BLINK_NO_LINK; + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), 100); + } + BlinkTime = 0; + } + } + break; + + case LED_BLINK_TXRX: + pLed->BlinkTimes--; + if (pLed->BlinkTimes == 0) + bStopBlinking = _TRUE; + if (bStopBlinking) { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else + SwLedOn(Adapter, pLed); + pLed->bLedBlinkInProgress = _FALSE; + } else { + if (adapter_to_pwrctl(Adapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(Adapter)->rfoff_reason > RF_CHANGE_BY_PS) + SwLedOff(Adapter, pLed); + else { + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + default: + LinkBlinkCnt = 0; + break; + } + +} + +/* + * Description: + * Handler function of LED Blinking. + * We dispatch acture LED blink action according to LedStrategy. + * */ +void BlinkHandler(PLED_USB pLed) +{ + _adapter *padapter = pLed->padapter; + struct led_priv *ledpriv = adapter_to_led(padapter); + + /* RTW_INFO("%s (%s:%d)\n",__FUNCTION__, current->comm, current->pid); */ + + if (RTW_CANNOT_RUN(padapter) || (!rtw_is_hw_init_completed(padapter))) { + /*RTW_INFO("%s bDriverStopped:%s, bSurpriseRemoved:%s\n" + , __func__ + , rtw_is_drv_stopped(padapter)?"True":"False" + , rtw_is_surprise_removed(padapter)?"True":"False" );*/ + return; + } + + switch (ledpriv->LedStrategy) { + #if CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY + case SW_LED_MODE_UC_TRX_ONLY: + rtw_sw_led_blink_uc_trx_only(pLed); + break; + #endif + + case SW_LED_MODE0: + SwLedBlink(pLed); + break; + + case SW_LED_MODE1: + SwLedBlink1(pLed); + break; + + case SW_LED_MODE2: + SwLedBlink2(pLed); + break; + + case SW_LED_MODE3: + SwLedBlink3(pLed); + break; + + case SW_LED_MODE4: + SwLedBlink4(pLed); + break; + + case SW_LED_MODE5: + SwLedBlink5(pLed); + break; + + case SW_LED_MODE6: + SwLedBlink6(pLed); + break; + + case SW_LED_MODE7: + SwLedBlink7(pLed); + break; + + case SW_LED_MODE8: + SwLedBlink8(pLed); + break; + + case SW_LED_MODE9: + SwLedBlink9(pLed); + break; + + case SW_LED_MODE10: + SwLedBlink10(pLed); + break; + + case SW_LED_MODE11: + SwLedBlink11(pLed); + break; + + case SW_LED_MODE12: + SwLedBlink12(pLed); + break; + + case SW_LED_MODE13: + SwLedBlink13(pLed); + break; + + case SW_LED_MODE14: + SwLedBlink14(pLed); + break; + + case SW_LED_MODE15: + SwLedBlink15(pLed); + break; + + default: + /* SwLedBlink(pLed); */ + break; + } +} + +/* + * Description: + * Callback function of LED BlinkTimer, + * it just schedules to corresponding BlinkWorkItem/led_blink_hdl + * */ +void BlinkTimerCallback(void *data) +{ + PLED_USB pLed = (PLED_USB)data; + _adapter *padapter = pLed->padapter; + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + if (RTW_CANNOT_RUN(padapter) || (!rtw_is_hw_init_completed(padapter))) { + /*RTW_INFO("%s bDriverStopped:%s, bSurpriseRemoved:%s\n" + , __func__ + , rtw_is_drv_stopped(padapter)?"True":"False" + , rtw_is_surprise_removed(padapter)?"True":"False" );*/ + return; + } + +#ifdef CONFIG_RTW_LED_HANDLED_BY_CMD_THREAD + rtw_led_blink_cmd(padapter, (void *)pLed); +#else + _set_workitem(&(pLed->BlinkWorkItem)); +#endif +} + +/* + * Description: + * Callback function of LED BlinkWorkItem. + * We dispatch acture LED blink action according to LedStrategy. + * */ +void BlinkWorkItemCallback(_workitem *work) +{ + PLED_USB pLed = container_of(work, LED_USB, BlinkWorkItem); + BlinkHandler(pLed); +} + +static void +SwLedControlMode0( + _adapter *padapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + PLED_USB pLed = &(ledpriv->SwLed1); + + /* Decide led state */ + switch (LedAction) { + case LED_CTL_TX: + case LED_CTL_RX: + if (pLed->bLedBlinkInProgress == _FALSE) { + pLed->bLedBlinkInProgress = _TRUE; + + pLed->CurrLedState = LED_BLINK_NORMAL; + pLed->BlinkTimes = 2; + + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + break; + + case LED_CTL_START_TO_LINK: + if (pLed->bLedBlinkInProgress == _FALSE) { + pLed->bLedBlinkInProgress = _TRUE; + + pLed->CurrLedState = LED_BLINK_StartToBlink; + pLed->BlinkTimes = 24; + + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + } else + pLed->CurrLedState = LED_BLINK_StartToBlink; + break; + + case LED_CTL_LINK: + pLed->CurrLedState = RTW_LED_ON; + if (pLed->bLedBlinkInProgress == _FALSE) { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_NO_LINK: + pLed->CurrLedState = RTW_LED_OFF; + if (pLed->bLedBlinkInProgress == _FALSE) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + SwLedOff(padapter, pLed); + break; + + case LED_CTL_START_WPS: + if (pLed->bLedBlinkInProgress == _FALSE || pLed->CurrLedState == RTW_LED_ON) { + pLed->bLedBlinkInProgress = _TRUE; + + pLed->CurrLedState = LED_BLINK_WPS; + pLed->BlinkTimes = 20; + + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LONG_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LONG_INTERVAL); + } + } + break; + + case LED_CTL_STOP_WPS: + if (pLed->bLedBlinkInProgress) { + pLed->CurrLedState = RTW_LED_OFF; + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + break; + + + default: + break; + } + + +} + +/* ALPHA, added by chiyoko, 20090106 */ +static void +SwLedControlMode1( + _adapter *padapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + PLED_USB pLed = &(ledpriv->SwLed0); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + + u32 uLedBlinkNoLinkInterval = LED_BLINK_NO_LINK_INTERVAL_ALPHA; /* add by ylb 20121012 for customer led for alpha */ + if (pHalData->CustomerID == RT_CID_819x_ALPHA_Dlink) + uLedBlinkNoLinkInterval = LED_BLINK_NO_LINK_INTERVAL_ALPHA_500MS; + + if (pHalData->CustomerID == RT_CID_819x_CAMEO) + pLed = &(ledpriv->SwLed1); + + switch (LedAction) { + case LED_CTL_POWER_ON: + case LED_CTL_START_TO_LINK: + case LED_CTL_NO_LINK: + if (pLed->bLedNoLinkBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + if (pLed->bLedLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), uLedBlinkNoLinkInterval);/* change by ylb 20121012 for customer led for alpha */ + } + break; + + case LED_CTL_LINK: + if (pLed->bLedLinkBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_NORMAL; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + } + break; + + case LED_CTL_SITE_SURVEY: + if ((pmlmepriv->LinkDetectInfo.bBusyTraffic) && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) + ; + else if (pLed->bLedScanBlinkInProgress == _FALSE) { + if (IS_LED_WPS_BLINKING(pLed)) + return; + + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedScanBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkTimes = 24; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && adapter_to_pwrctl(padapter)->rfoff_reason == RF_CHANGE_BY_IPS) + _set_timer(&(pLed->BlinkTimer), LED_INITIAL_INTERVAL); + else + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + + } + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if (pLed->bLedBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + if (pLed->bLedWPSBlinkInProgress == _FALSE) { + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_WPS; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + break; + + + case LED_CTL_STOP_WPS: + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) + _cancel_timer_ex(&(pLed->BlinkTimer)); + else + pLed->bLedWPSBlinkInProgress = _TRUE; + + pLed->CurrLedState = LED_BLINK_WPS_STOP; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_WPS_SUCESS_INTERVAL_ALPHA); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_STOP_WPS_FAIL: + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), uLedBlinkNoLinkInterval);/* change by ylb 20121012 for customer led for alpha */ + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedNoLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + + SwLedOff(padapter, pLed); + break; + + default: + break; + + } + +} + +/* Arcadyan/Sitecom , added by chiyoko, 20090216 */ +static void +SwLedControlMode2( + _adapter *padapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_SITE_SURVEY: + if (pmlmepriv->LinkDetectInfo.bBusyTraffic) + ; + else if (pLed->bLedScanBlinkInProgress == _FALSE) { + if (IS_LED_WPS_BLINKING(pLed)) + return; + + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedScanBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkTimes = 24; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if ((pLed->bLedBlinkInProgress == _FALSE) && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + case LED_CTL_LINK: + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + if (pLed->bLedWPSBlinkInProgress == _FALSE) { + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_STOP_WPS: + pLed->bLedWPSBlinkInProgress = _FALSE; + if (adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + } else { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_STOP_WPS_FAIL: + pLed->bLedWPSBlinkInProgress = _FALSE; + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_START_TO_LINK: + case LED_CTL_NO_LINK: + if (!IS_LED_BLINKING(pLed)) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + SwLedOff(padapter, pLed); + break; + + default: + break; + + } + +} + +/* COREGA, added by chiyoko, 20090316 */ +static void +SwLedControlMode3( + _adapter *padapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_SITE_SURVEY: + if (pmlmepriv->LinkDetectInfo.bBusyTraffic) + ; + else if (pLed->bLedScanBlinkInProgress == _FALSE) { + if (IS_LED_WPS_BLINKING(pLed)) + return; + + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedScanBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkTimes = 24; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if ((pLed->bLedBlinkInProgress == _FALSE) && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + case LED_CTL_LINK: + if (IS_LED_WPS_BLINKING(pLed)) + return; + + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + if (pLed->bLedWPSBlinkInProgress == _FALSE) { + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_WPS; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + break; + + case LED_CTL_STOP_WPS: + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } else + pLed->bLedWPSBlinkInProgress = _TRUE; + + pLed->CurrLedState = LED_BLINK_WPS_STOP; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_WPS_SUCESS_INTERVAL_ALPHA); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 0); + } + + break; + + case LED_CTL_STOP_WPS_FAIL: + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_START_TO_LINK: + case LED_CTL_NO_LINK: + if (!IS_LED_BLINKING(pLed)) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + SwLedOff(padapter, pLed); + break; + + default: + break; + + } + +} + + +/* Edimax-Belkin, added by chiyoko, 20090413 */ +static void +SwLedControlMode4( + _adapter *padapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + PLED_USB pLed1 = &(ledpriv->SwLed1); + + switch (LedAction) { + case LED_CTL_START_TO_LINK: + if (pLed1->bLedWPSBlinkInProgress) { + pLed1->bLedWPSBlinkInProgress = _FALSE; + _cancel_timer_ex(&(pLed1->BlinkTimer)); + + pLed1->BlinkingLedState = RTW_LED_OFF; + pLed1->CurrLedState = RTW_LED_OFF; + + if (pLed1->bLedOn) + _set_timer(&(pLed->BlinkTimer), 0); + } + + if (pLed->bLedStartToLinkBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + + pLed->bLedStartToLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_StartToBlink; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + } + break; + + case LED_CTL_LINK: + case LED_CTL_NO_LINK: + /* LED1 settings */ + if (LedAction == LED_CTL_LINK) { + if (pLed1->bLedWPSBlinkInProgress) { + pLed1->bLedWPSBlinkInProgress = _FALSE; + _cancel_timer_ex(&(pLed1->BlinkTimer)); + + pLed1->BlinkingLedState = RTW_LED_OFF; + pLed1->CurrLedState = RTW_LED_OFF; + + if (pLed1->bLedOn) + _set_timer(&(pLed->BlinkTimer), 0); + } + } + + if (pLed->bLedNoLinkBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + break; + + case LED_CTL_SITE_SURVEY: + if ((pmlmepriv->LinkDetectInfo.bBusyTraffic) && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) + ; + else if (pLed->bLedScanBlinkInProgress == _FALSE) { + if (IS_LED_WPS_BLINKING(pLed)) + return; + + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedScanBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkTimes = 24; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if (pLed->bLedBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + if (pLed1->bLedWPSBlinkInProgress) { + pLed1->bLedWPSBlinkInProgress = _FALSE; + _cancel_timer_ex(&(pLed1->BlinkTimer)); + + pLed1->BlinkingLedState = RTW_LED_OFF; + pLed1->CurrLedState = RTW_LED_OFF; + + if (pLed1->bLedOn) + _set_timer(&(pLed->BlinkTimer), 0); + } + + if (pLed->bLedWPSBlinkInProgress == _FALSE) { + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_WPS; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SLOWLY_INTERVAL); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + } + } + break; + + case LED_CTL_STOP_WPS: /* WPS connect success */ + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + + break; + + case LED_CTL_STOP_WPS_FAIL: /* WPS authentication fail */ + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + + /* LED1 settings */ + if (pLed1->bLedWPSBlinkInProgress) + _cancel_timer_ex(&(pLed1->BlinkTimer)); + else + pLed1->bLedWPSBlinkInProgress = _TRUE; + + pLed1->CurrLedState = LED_BLINK_WPS_STOP; + if (pLed1->bLedOn) + pLed1->BlinkingLedState = RTW_LED_OFF; + else + pLed1->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + + break; + + case LED_CTL_STOP_WPS_FAIL_OVERLAP: /* WPS session overlap */ + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + + /* LED1 settings */ + if (pLed1->bLedWPSBlinkInProgress) + _cancel_timer_ex(&(pLed1->BlinkTimer)); + else + pLed1->bLedWPSBlinkInProgress = _TRUE; + + pLed1->CurrLedState = LED_BLINK_WPS_STOP_OVERLAP; + pLed1->BlinkTimes = 10; + if (pLed1->bLedOn) + pLed1->BlinkingLedState = RTW_LED_OFF; + else + pLed1->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + + if (pLed->bLedNoLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + if (pLed->bLedStartToLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedStartToLinkBlinkInProgress = _FALSE; + } + + if (pLed1->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed1->BlinkTimer)); + pLed1->bLedWPSBlinkInProgress = _FALSE; + } + + pLed1->BlinkingLedState = LED_UNKNOWN; + SwLedOff(padapter, pLed); + SwLedOff(padapter, pLed1); + break; + + case LED_CTL_CONNECTION_NO_TRANSFER: + if (pLed->bLedBlinkInProgress == _FALSE) { + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + pLed->bLedBlinkInProgress = _TRUE; + + pLed->CurrLedState = LED_BLINK_ALWAYS_ON; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + break; + + default: + break; + + } + +} + + + +/* Sercomm-Belkin, added by chiyoko, 20090415 */ +static void +SwLedControlMode5( + _adapter *padapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + PLED_USB pLed = &(ledpriv->SwLed0); + + if (pHalData->CustomerID == RT_CID_819x_CAMEO) + pLed = &(ledpriv->SwLed1); + + switch (LedAction) { + case LED_CTL_POWER_ON: + case LED_CTL_NO_LINK: + case LED_CTL_LINK: /* solid blue */ + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_SITE_SURVEY: + if ((pmlmepriv->LinkDetectInfo.bBusyTraffic) && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) + ; + else if (pLed->bLedScanBlinkInProgress == _FALSE) { + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedScanBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkTimes = 24; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + } + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if (pLed->bLedBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN) + return; + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + + SwLedOff(padapter, pLed); + break; + + default: + break; + + } + +} + +/* WNC-Corega, added by chiyoko, 20090902 */ +static void +SwLedControlMode6( + _adapter *padapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + PLED_USB pLed0 = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_POWER_ON: + case LED_CTL_LINK: + case LED_CTL_NO_LINK: + _cancel_timer_ex(&(pLed0->BlinkTimer)); + pLed0->CurrLedState = RTW_LED_ON; + pLed0->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed0->BlinkTimer), 0); + break; + + case LED_CTL_POWER_OFF: + SwLedOff(padapter, pLed0); + break; + + default: + break; + } + +} + +/* Netgear, added by sinda, 2011/11/11 */ +void +SwLedControlMode7( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(Adapter); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_SITE_SURVEY: + if (pmlmepriv->LinkDetectInfo.bBusyTraffic) + ; + else if (pLed->bLedScanBlinkInProgress == _FALSE) { + if (IS_LED_WPS_BLINKING(pLed)) + return; + + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedScanBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkTimes = 6; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_NETGEAR); + } + break; + + case LED_CTL_LINK: + if (IS_LED_WPS_BLINKING(pLed)) + return; + + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + if (pLed->bLedWPSBlinkInProgress == _FALSE) { + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_WPS; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_NETGEAR); + } + break; + + case LED_CTL_STOP_WPS: + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } else + pLed->bLedWPSBlinkInProgress = _TRUE; + + pLed->CurrLedState = LED_BLINK_WPS_STOP; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_NETGEAR); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 0); + } + + break; + + + case LED_CTL_STOP_WPS_FAIL: + case LED_CTL_STOP_WPS_FAIL_OVERLAP: /* WPS session overlap */ + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_START_TO_LINK: + case LED_CTL_NO_LINK: + if (!IS_LED_BLINKING(pLed)) { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_POWER_OFF: + case LED_CTL_POWER_ON: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + _set_timer(&(pLed->BlinkTimer), 0); + break; + + default: + break; + + } + +} + +void +SwLedControlMode8( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(Adapter); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + PLED_USB pLed0 = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_LINK: + _cancel_timer_ex(&(pLed0->BlinkTimer)); + pLed0->CurrLedState = RTW_LED_ON; + pLed0->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed0->BlinkTimer), 0); + break; + + case LED_CTL_NO_LINK: + _cancel_timer_ex(&(pLed0->BlinkTimer)); + pLed0->CurrLedState = RTW_LED_OFF; + pLed0->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed0->BlinkTimer), 0); + break; + + case LED_CTL_POWER_OFF: + SwLedOff(Adapter, pLed0); + break; + + default: + break; + } + + +} + +/* page added for Belkin AC950, 20120813 */ +void +SwLedControlMode9( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(Adapter); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + PLED_USB pLed1 = &(ledpriv->SwLed1); + PLED_USB pLed2 = &(ledpriv->SwLed2); + BOOLEAN bWPSOverLap = _FALSE; + /* RTW_INFO("LedAction=%d\n", LedAction); */ + switch (LedAction) { + case LED_CTL_START_TO_LINK: + if (pLed2->bLedBlinkInProgress == _FALSE) { + pLed2->bLedBlinkInProgress = _TRUE; + pLed2->BlinkingLedState = RTW_LED_ON; + pLed2->CurrLedState = LED_BLINK_LINK_IN_PROCESS; + + _set_timer(&(pLed2->BlinkTimer), 0); + } + break; + + case LED_CTL_LINK: + case LED_CTL_NO_LINK: + /* LED1 settings */ + if (LedAction == LED_CTL_NO_LINK) { + /* if(pMgntInfo->AuthStatus == AUTH_STATUS_FAILED) */ + if (0) { + pLed1->CurrLedState = LED_BLINK_AUTH_ERROR; + if (pLed1->bLedOn) + pLed1->BlinkingLedState = RTW_LED_OFF; + else + pLed1->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed1->BlinkTimer), 0); + } else { + pLed1->CurrLedState = RTW_LED_OFF; + pLed1->BlinkingLedState = RTW_LED_OFF; + if (pLed1->bLedOn) + _set_timer(&(pLed1->BlinkTimer), 0); + } + } else { + pLed1->CurrLedState = RTW_LED_OFF; + pLed1->BlinkingLedState = RTW_LED_OFF; + if (pLed1->bLedOn) + _set_timer(&(pLed1->BlinkTimer), 0); + } + + /* LED2 settings */ + if (LedAction == LED_CTL_LINK) { + if (Adapter->securitypriv.dot11PrivacyAlgrthm != _NO_PRIVACY_) { + if (pLed2->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed2->BlinkTimer)); + pLed2->bLedBlinkInProgress = _FALSE; + } + pLed2->CurrLedState = RTW_LED_ON; + pLed2->bLedNoLinkBlinkInProgress = _TRUE; + if (!pLed2->bLedOn) + _set_timer(&(pLed2->BlinkTimer), 0); + } else { + if (pLed2->bLedWPSBlinkInProgress != _TRUE) { + pLed2->CurrLedState = RTW_LED_OFF; + pLed2->BlinkingLedState = RTW_LED_OFF; + if (pLed2->bLedOn) + _set_timer(&(pLed2->BlinkTimer), 0); + } + } + } else { /* NO_LINK */ + if (pLed2->bLedWPSBlinkInProgress == _FALSE) { + pLed2->CurrLedState = RTW_LED_OFF; + pLed2->BlinkingLedState = RTW_LED_OFF; + if (pLed2->bLedOn) + _set_timer(&(pLed2->BlinkTimer), 0); + } + } + + /* LED0 settings */ + if (pLed->bLedNoLinkBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + + pLed->bLedNoLinkBlinkInProgress = _TRUE; + if (IS_HARDWARE_TYPE_8812AU(Adapter)) { + if (LedAction == LED_CTL_LINK) { + pLed->BlinkingLedState = RTW_LED_ON; + pLed->CurrLedState = LED_BLINK_SLOWLY; + } else { + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + } + } else { + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + } + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + + break; + + case LED_CTL_SITE_SURVEY: + if ((pmlmepriv->LinkDetectInfo.bBusyTraffic) && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE)) + ; + else { /* if(pLed->bLedScanBlinkInProgress ==FALSE) */ + if (IS_LED_WPS_BLINKING(pLed)) + return; + + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedScanBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkTimes = 24; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + + } + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if (pLed->bLedBlinkInProgress == _FALSE) { + if (pLed->CurrLedState == LED_BLINK_SCAN || IS_LED_WPS_BLINKING(pLed)) + return; + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + pLed2->bLedBlinkInProgress = _TRUE; + pLed2->BlinkingLedState = RTW_LED_ON; + pLed2->CurrLedState = LED_BLINK_LINK_IN_PROCESS; + pLed2->bLedWPSBlinkInProgress = _TRUE; + + _set_timer(&(pLed2->BlinkTimer), 500); + + break; + + case LED_CTL_STOP_WPS: /* WPS connect success */ + /* LED2 settings */ + if (pLed2->bLedWPSBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed2->BlinkTimer)); + pLed2->bLedBlinkInProgress = _FALSE; + pLed2->bLedWPSBlinkInProgress = _FALSE; + } + pLed2->CurrLedState = RTW_LED_ON; + pLed2->bLedNoLinkBlinkInProgress = _TRUE; + if (!pLed2->bLedOn) + _set_timer(&(pLed2->BlinkTimer), 0); + + /* LED1 settings */ + _cancel_timer_ex(&(pLed1->BlinkTimer)); + pLed1->CurrLedState = RTW_LED_OFF; + pLed1->BlinkingLedState = RTW_LED_OFF; + if (pLed1->bLedOn) + _set_timer(&(pLed1->BlinkTimer), 0); + + + break; + + case LED_CTL_STOP_WPS_FAIL: /* WPS authentication fail */ + /* LED1 settings */ + /* if(bWPSOverLap == _FALSE) */ + { + pLed1->CurrLedState = LED_BLINK_AUTH_ERROR; + pLed1->BlinkTimes = 50; + if (pLed1->bLedOn) + pLed1->BlinkingLedState = RTW_LED_OFF; + else + pLed1->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed1->BlinkTimer), 0); + } + /* else */ + /* { */ + /* bWPSOverLap = _FALSE; */ + /* pLed1->CurrLedState = RTW_LED_OFF; */ + /* pLed1->BlinkingLedState = RTW_LED_OFF; */ + /* _set_timer(&(pLed1->BlinkTimer), 0); */ + /* } */ + + /* LED2 settings */ + pLed2->CurrLedState = RTW_LED_OFF; + pLed2->BlinkingLedState = RTW_LED_OFF; + pLed2->bLedWPSBlinkInProgress = _FALSE; + if (pLed2->bLedOn) + _set_timer(&(pLed2->BlinkTimer), 0); + + break; + + case LED_CTL_STOP_WPS_FAIL_OVERLAP: /* WPS session overlap */ + /* LED1 settings */ + bWPSOverLap = _TRUE; + pLed1->CurrLedState = LED_BLINK_WPS_STOP_OVERLAP; + pLed1->BlinkTimes = 10; + pLed1->BlinkCounter = 50; + if (pLed1->bLedOn) + pLed1->BlinkingLedState = RTW_LED_OFF; + else + pLed1->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed1->BlinkTimer), 0); + + /* LED2 settings */ + pLed2->CurrLedState = RTW_LED_OFF; + pLed2->BlinkingLedState = RTW_LED_OFF; + pLed2->bLedWPSBlinkInProgress = _FALSE; + if (pLed2->bLedOn) + _set_timer(&(pLed2->BlinkTimer), 0); + + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + + if (pLed->bLedNoLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + if (pLed->bLedStartToLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedStartToLinkBlinkInProgress = _FALSE; + } + + if (pLed1->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed1->BlinkTimer)); + pLed1->bLedWPSBlinkInProgress = _FALSE; + } + + + pLed1->BlinkingLedState = LED_UNKNOWN; + SwLedOff(Adapter, pLed); + SwLedOff(Adapter, pLed1); + break; + + case LED_CTL_CONNECTION_NO_TRANSFER: + if (pLed->bLedBlinkInProgress == _FALSE) { + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + pLed->bLedBlinkInProgress = _TRUE; + + pLed->CurrLedState = LED_BLINK_ALWAYS_ON; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + break; + + default: + break; + + } + +} + +/* page added for Netgear A6200V2, 20120827 */ +void +SwLedControlMode10( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + struct led_priv *ledpriv = adapter_to_led(Adapter); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + PLED_USB pLed1 = &(ledpriv->SwLed1); + + switch (LedAction) { + case LED_CTL_START_TO_LINK: + if (pLed1->bLedBlinkInProgress == _FALSE) { + pLed1->bLedBlinkInProgress = _TRUE; + pLed1->BlinkingLedState = RTW_LED_ON; + pLed1->CurrLedState = LED_BLINK_LINK_IN_PROCESS; + + _set_timer(&(pLed1->BlinkTimer), 0); + } + break; + + case LED_CTL_LINK: + case LED_CTL_NO_LINK: + if (LedAction == LED_CTL_LINK) { + if (pLed->bLedWPSBlinkInProgress == _TRUE || pLed1->bLedWPSBlinkInProgress == _TRUE) + ; + else { + if (pHalData->current_band_type == BAND_ON_2_4G) + /* LED0 settings */ + { + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + _set_timer(&(pLed->BlinkTimer), 0); + + pLed1->CurrLedState = RTW_LED_OFF; + pLed1->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed1->BlinkTimer), 0); + } else if (pHalData->current_band_type == BAND_ON_5G) + /* LED1 settings */ + { + pLed1->CurrLedState = RTW_LED_ON; + pLed1->BlinkingLedState = RTW_LED_ON; + if (pLed1->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed1->BlinkTimer)); + pLed1->bLedBlinkInProgress = _FALSE; + } + _set_timer(&(pLed1->BlinkTimer), 0); + + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + } + } + } else if (LedAction == LED_CTL_NO_LINK) { /* TODO by page */ + if (pLed->bLedWPSBlinkInProgress == _TRUE || pLed1->bLedWPSBlinkInProgress == _TRUE) + ; + else { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedOn) + _set_timer(&(pLed->BlinkTimer), 0); + + pLed1->CurrLedState = RTW_LED_OFF; + pLed1->BlinkingLedState = RTW_LED_OFF; + if (pLed1->bLedOn) + _set_timer(&(pLed1->BlinkTimer), 0); + } + } + + break; + + case LED_CTL_SITE_SURVEY: + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + ; /* don't blink when media connect */ + else { /* if(pLed->bLedScanBlinkInProgress ==FALSE) */ + if (IS_LED_WPS_BLINKING(pLed) || IS_LED_WPS_BLINKING(pLed1)) + return; + + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedScanBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkTimes = 12; + pLed->BlinkingLedState = LED_BLINK_SCAN; + _set_timer(&(pLed->BlinkTimer), 0); + + if (pLed1->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed1->BlinkTimer)); + pLed1->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed1->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed1->BlinkTimer)); + pLed1->bLedBlinkInProgress = _FALSE; + } + pLed1->bLedScanBlinkInProgress = _TRUE; + pLed1->CurrLedState = LED_BLINK_SCAN; + pLed1->BlinkTimes = 12; + pLed1->BlinkingLedState = LED_BLINK_SCAN; + _set_timer(&(pLed1->BlinkTimer), LED_BLINK_LINK_SLOWLY_INTERVAL_NETGEAR); + + } + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + /* LED0 settings */ + if (pLed->bLedBlinkInProgress == _FALSE) { + pLed->bLedBlinkInProgress = _TRUE; + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->BlinkingLedState = LED_BLINK_WPS; + pLed->CurrLedState = LED_BLINK_WPS; + _set_timer(&(pLed->BlinkTimer), 0); + } + + /* LED1 settings */ + if (pLed1->bLedBlinkInProgress == _FALSE) { + pLed1->bLedBlinkInProgress = _TRUE; + pLed1->bLedWPSBlinkInProgress = _TRUE; + pLed1->BlinkingLedState = LED_BLINK_WPS; + pLed1->CurrLedState = LED_BLINK_WPS; + _set_timer(&(pLed1->BlinkTimer), LED_BLINK_NORMAL_INTERVAL + LED_BLINK_LINK_INTERVAL_NETGEAR); + } + + + break; + + case LED_CTL_STOP_WPS: /* WPS connect success */ + if (pHalData->current_band_type == BAND_ON_2_4G) + /* LED0 settings */ + { + pLed->bLedWPSBlinkInProgress = _FALSE; + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + _set_timer(&(pLed->BlinkTimer), 0); + + pLed1->CurrLedState = RTW_LED_OFF; + pLed1->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed1->BlinkTimer), 0); + } else if (pHalData->current_band_type == BAND_ON_5G) + /* LED1 settings */ + { + pLed1->bLedWPSBlinkInProgress = _FALSE; + pLed1->CurrLedState = RTW_LED_ON; + pLed1->BlinkingLedState = RTW_LED_ON; + if (pLed1->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed1->BlinkTimer)); + pLed1->bLedBlinkInProgress = _FALSE; + } + _set_timer(&(pLed1->BlinkTimer), 0); + + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + } + + break; + + case LED_CTL_STOP_WPS_FAIL: /* WPS authentication fail */ + /* LED1 settings */ + pLed1->bLedWPSBlinkInProgress = _FALSE; + pLed1->CurrLedState = RTW_LED_OFF; + pLed1->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed1->BlinkTimer), 0); + + /* LED0 settings */ + pLed->bLedWPSBlinkInProgress = _FALSE; + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedOn) + _set_timer(&(pLed->BlinkTimer), 0); + + break; + + + default: + break; + + } + +} + +/* Edimax-ASUS, added by Page, 20121221 */ +void +SwLedControlMode11( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(Adapter); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_POWER_ON: + case LED_CTL_START_TO_LINK: + case LED_CTL_NO_LINK: + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_LINK: + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_SCAN_INTERVAL_ALPHA); + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_WPS; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + pLed->BlinkTimes = 5; + _set_timer(&(pLed->BlinkTimer), 0); + + break; + + + case LED_CTL_STOP_WPS: + case LED_CTL_STOP_WPS_FAIL: + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->CurrLedState = LED_BLINK_WPS_STOP; + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + + if (pLed->bLedNoLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedLinkBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedLinkBlinkInProgress = _FALSE; + } + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + + SwLedOff(Adapter, pLed); + break; + + default: + break; + + } + +} + +/* page added for NEC */ + +void +SwLedControlMode12( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(Adapter); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_POWER_ON: + case LED_CTL_NO_LINK: + case LED_CTL_LINK: + case LED_CTL_SITE_SURVEY: + + if (pLed->bLedNoLinkBlinkInProgress == _FALSE) { + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + + pLed->bLedNoLinkBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_SLOWLY; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NO_LINK_INTERVAL_ALPHA); + } + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if (pLed->bLedBlinkInProgress == _FALSE) { + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + break; + + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + + if (pLed->bLedNoLinkBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedNoLinkBlinkInProgress = _FALSE; + } + + SwLedOff(Adapter, pLed); + break; + + default: + break; + + } + +} + +/* Maddest add for NETGEAR R6100 */ + +void +SwLedControlMode13( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(Adapter); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_LINK: + if (pLed->bLedWPSBlinkInProgress) + return; + + + pLed->CurrLedState = RTW_LED_ON; + pLed->BlinkingLedState = RTW_LED_ON; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + if (pLed->bLedWPSBlinkInProgress == _FALSE) { + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_WPS; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_OFF_INTERVAL_NETGEAR); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_ON_INTERVAL_NETGEAR); + } + } + break; + + case LED_CTL_STOP_WPS: + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } else + pLed->bLedWPSBlinkInProgress = _TRUE; + + pLed->bLedWPSBlinkInProgress = _FALSE; + pLed->CurrLedState = LED_BLINK_WPS_STOP; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + + _set_timer(&(pLed->BlinkTimer), 0); + } + + break; + + + case LED_CTL_STOP_WPS_FAIL: + case LED_CTL_STOP_WPS_FAIL_OVERLAP: /* WPS session overlap */ + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_START_TO_LINK: + if ((pLed->bLedBlinkInProgress == _FALSE) && (pLed->bLedWPSBlinkInProgress == _FALSE)) { + pLed->bLedBlinkInProgress = _TRUE; + pLed->BlinkingLedState = RTW_LED_ON; + pLed->CurrLedState = LED_BLINK_LINK_IN_PROCESS; + + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_NO_LINK: + + if (pLed->bLedWPSBlinkInProgress) + return; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + /* if(!IS_LED_BLINKING(pLed)) */ + { + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + } + break; + + case LED_CTL_POWER_OFF: + case LED_CTL_POWER_ON: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + if (LedAction == LED_CTL_POWER_ON) + _set_timer(&(pLed->BlinkTimer), 0); + else + SwLedOff(Adapter, pLed); + break; + + default: + break; + + } + + +} + +/* Maddest add for DNI Buffalo */ + +void +SwLedControlMode14( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(Adapter); + PLED_USB pLed = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_POWER_OFF: + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + SwLedOff(Adapter, pLed); + break; + + case LED_CTL_POWER_ON: + SwLedOn(Adapter, pLed); + break; + + case LED_CTL_LINK: + case LED_CTL_NO_LINK: + if (IS_HARDWARE_TYPE_8812AU(Adapter)) + SwLedOn(Adapter, pLed); + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if (pLed->bLedBlinkInProgress == _FALSE) { + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + if (IS_HARDWARE_TYPE_8812AU(Adapter)) + _set_timer(&(pLed->BlinkTimer), LED_BLINK_LINK_INTERVAL_ALPHA); + else + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + if (IS_HARDWARE_TYPE_8812AU(Adapter)) + _set_timer(&(pLed->BlinkTimer), LED_BLINK_NORMAL_INTERVAL); + else + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + } + } + break; + + default: + break; + } +} + +/* Maddest add for Dlink */ + +void +SwLedControlMode15( + PADAPTER Adapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(Adapter); + struct mlme_priv *pmlmepriv = &Adapter->mlmepriv; + PLED_USB pLed = &(ledpriv->SwLed0); + + switch (LedAction) { + case LED_CTL_START_WPS: /* wait until xinpin finish */ + case LED_CTL_START_WPS_BOTTON: + if (pLed->bLedWPSBlinkInProgress == _FALSE) { + if (pLed->bLedBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress == _TRUE) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + pLed->bLedWPSBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_WPS; + if (pLed->bLedOn) { + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_OFF_INTERVAL_NETGEAR); + } else { + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_WPS_BLINK_ON_INTERVAL_NETGEAR); + } + } + break; + + case LED_CTL_STOP_WPS: + if (pLed->bLedWPSBlinkInProgress) + _cancel_timer_ex(&(pLed->BlinkTimer)); + + pLed->CurrLedState = LED_BLINK_WPS_STOP; + /* if(check_fwstate(pmlmepriv, WIFI_ASOC_STATE)== _TRUE) */ + { + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), 0); + } + + break; + + case LED_CTL_STOP_WPS_FAIL: + case LED_CTL_STOP_WPS_FAIL_OVERLAP: /* WPS session overlap */ + if (pLed->bLedWPSBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedWPSBlinkInProgress = _FALSE; + } + + pLed->CurrLedState = RTW_LED_OFF; + pLed->BlinkingLedState = RTW_LED_OFF; + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_NO_LINK: + if (pLed->bLedWPSBlinkInProgress) + return; + + /*if(Adapter->securitypriv.dot11PrivacyAlgrthm > _NO_PRIVACY_) + { + if(SecIsTxKeyInstalled(Adapter, pMgntInfo->Bssid)) + { + } + else + { + if(pMgntInfo->LEDAssocState ==LED_ASSOC_SECURITY_BEGIN) + return; + } + }*/ + + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + if (pLed->bLedScanBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedScanBlinkInProgress = _FALSE; + } + /* if(!IS_LED_BLINKING(pLed)) */ + { + pLed->CurrLedState = LED_BLINK_NO_LINK; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 30); + } + break; + + case LED_CTL_LINK: + + if (pLed->bLedWPSBlinkInProgress) + return; + + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + + pLed->CurrLedState = LED_BLINK_LINK_IDEL; + pLed->BlinkingLedState = RTW_LED_ON; + + _set_timer(&(pLed->BlinkTimer), 30); + break; + + case LED_CTL_SITE_SURVEY: + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + return; + + if (pLed->bLedWPSBlinkInProgress == _TRUE) + return; + + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + pLed->CurrLedState = LED_BLINK_SCAN; + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), 0); + break; + + case LED_CTL_TX: + case LED_CTL_RX: + if (pLed->bLedWPSBlinkInProgress) + return; + + if (pLed->bLedBlinkInProgress) { + _cancel_timer_ex(&(pLed->BlinkTimer)); + pLed->bLedBlinkInProgress = _FALSE; + } + + pLed->bLedBlinkInProgress = _TRUE; + pLed->CurrLedState = LED_BLINK_TXRX; + pLed->BlinkTimes = 2; + if (pLed->bLedOn) + pLed->BlinkingLedState = RTW_LED_OFF; + else + pLed->BlinkingLedState = RTW_LED_ON; + _set_timer(&(pLed->BlinkTimer), LED_BLINK_FASTER_INTERVAL_ALPHA); + break; + + default: + break; + } +} + +void +LedControlUSB( + _adapter *padapter, + LED_CTL_MODE LedAction +) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + +#if (MP_DRIVER == 1) + if (padapter->registrypriv.mp_mode == 1) + return; +#endif + + if (RTW_CANNOT_RUN(padapter) || (!rtw_is_hw_init_completed(padapter))) { + /*RTW_INFO("%s bDriverStopped:%s, bSurpriseRemoved:%s\n" + , __func__ + , rtw_is_drv_stopped(padapter)?"True":"False" + , rtw_is_surprise_removed(padapter)?"True":"False" );*/ + return; + } + + if (ledpriv->bRegUseLed == _FALSE) + return; + + /* if(priv->bInHctTest) */ + /* return; */ + + if ((adapter_to_pwrctl(padapter)->rf_pwrstate != rf_on && + adapter_to_pwrctl(padapter)->rfoff_reason > RF_CHANGE_BY_PS) && + (LedAction == LED_CTL_TX || LedAction == LED_CTL_RX || + LedAction == LED_CTL_SITE_SURVEY || + LedAction == LED_CTL_LINK || + LedAction == LED_CTL_NO_LINK || + LedAction == LED_CTL_POWER_ON)) + return; + + switch (ledpriv->LedStrategy) { + #if CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY + case SW_LED_MODE_UC_TRX_ONLY: + rtw_sw_led_ctl_mode_uc_trx_only(padapter, LedAction); + break; + #endif + + case SW_LED_MODE0: + SwLedControlMode0(padapter, LedAction); + break; + + case SW_LED_MODE1: + SwLedControlMode1(padapter, LedAction); + break; + + case SW_LED_MODE2: + SwLedControlMode2(padapter, LedAction); + break; + + case SW_LED_MODE3: + SwLedControlMode3(padapter, LedAction); + break; + + case SW_LED_MODE4: + SwLedControlMode4(padapter, LedAction); + break; + + case SW_LED_MODE5: + SwLedControlMode5(padapter, LedAction); + break; + + case SW_LED_MODE6: + SwLedControlMode6(padapter, LedAction); + break; + + case SW_LED_MODE7: + SwLedControlMode7(padapter, LedAction); + break; + + case SW_LED_MODE8: + SwLedControlMode8(padapter, LedAction); + break; + + case SW_LED_MODE9: + SwLedControlMode9(padapter, LedAction); + break; + + case SW_LED_MODE10: + SwLedControlMode10(padapter, LedAction); + break; + + case SW_LED_MODE11: + SwLedControlMode11(padapter, LedAction); + break; + + case SW_LED_MODE12: + SwLedControlMode12(padapter, LedAction); + break; + + case SW_LED_MODE13: + SwLedControlMode13(padapter, LedAction); + break; + + case SW_LED_MODE14: + SwLedControlMode14(padapter, LedAction); + break; + + case SW_LED_MODE15: + SwLedControlMode15(padapter, LedAction); + break; + + default: + break; + } + +} + +/* + * Description: + * Reset status of LED_871x object. + * */ +void ResetLedStatus(PLED_USB pLed) +{ + + pLed->CurrLedState = RTW_LED_OFF; /* Current LED state. */ + pLed->bLedOn = _FALSE; /* true if LED is ON, false if LED is OFF. */ + + pLed->bLedBlinkInProgress = _FALSE; /* true if it is blinking, false o.w.. */ + pLed->bLedWPSBlinkInProgress = _FALSE; + + pLed->BlinkTimes = 0; /* Number of times to toggle led state for blinking. */ + pLed->BlinkCounter = 0; + pLed->BlinkingLedState = LED_UNKNOWN; /* Next state for blinking, either RTW_LED_ON or RTW_LED_OFF are. */ + + pLed->bLedNoLinkBlinkInProgress = _FALSE; + pLed->bLedLinkBlinkInProgress = _FALSE; + pLed->bLedStartToLinkBlinkInProgress = _FALSE; + pLed->bLedScanBlinkInProgress = _FALSE; +} + +/* +* Description: +* Initialize an LED_871x object. +* */ +void +InitLed( + _adapter *padapter, + PLED_USB pLed, + LED_PIN LedPin +) +{ + pLed->padapter = padapter; + pLed->LedPin = LedPin; + + ResetLedStatus(pLed); + rtw_init_timer(&(pLed->BlinkTimer), padapter, BlinkTimerCallback, pLed); + _init_workitem(&(pLed->BlinkWorkItem), BlinkWorkItemCallback, pLed); +} + + +/* + * Description: + * DeInitialize an LED_871x object. + * */ +void +DeInitLed( + PLED_USB pLed +) +{ + _cancel_workitem_sync(&(pLed->BlinkWorkItem)); + _cancel_timer_ex(&(pLed->BlinkTimer)); + ResetLedStatus(pLed); +} +#endif \ No newline at end of file diff --git a/hal/phydm/ap_makefile.mk b/hal/phydm/ap_makefile.mk new file mode 100644 index 0000000..120fc3d --- /dev/null +++ b/hal/phydm/ap_makefile.mk @@ -0,0 +1,237 @@ + +_PHYDM_FILES :=\ + phydm/phydm.o \ + phydm/phydm_dig.o\ + phydm/phydm_antdiv.o\ + phydm/phydm_soml.o\ + phydm/phydm_smt_ant.o\ + phydm/phydm_pathdiv.o\ + phydm/phydm_rainfo.o\ + phydm/phydm_dynamictxpower.o\ + phydm/phydm_adaptivity.o\ + phydm/phydm_debug.o\ + phydm/phydm_interface.o\ + phydm/phydm_phystatus.o\ + phydm/phydm_hwconfig.o\ + phydm/phydm_dfs.o\ + phydm/phydm_cfotracking.o\ + phydm/phydm_adc_sampling.o\ + phydm/phydm_ccx.o\ + phydm/phydm_primary_cca.o\ + phydm/phydm_cck_pd.o\ + phydm/phydm_rssi_monitor.o\ + phydm/phydm_auto_dbg.o\ + phydm/phydm_math_lib.o\ + phydm/phydm_noisemonitor.o\ + phydm/phydm_api.o\ + phydm/phydm_pow_train.o\ + phydm/phydm_lna_sat.o\ + phydm/phydm_pmac_tx_setting.o\ + phydm/phydm_mp.o\ + phydm/phydm_cck_rx_pathdiv.o\ + phydm/phydm_direct_bf.o\ + phydm/txbf/phydm_hal_txbf_api.o\ + EdcaTurboCheck.o\ + phydm/halrf/halrf.o\ + phydm/halrf/halrf_debug.o\ + phydm/halrf/halphyrf_ap.o\ + phydm/halrf/halrf_powertracking_ap.o\ + phydm/halrf/halrf_powertracking.o\ + phydm/halrf/halrf_kfree.o\ + phydm/halrf/halrf_psd.o + +ifeq ($(CONFIG_RTL_88E_SUPPORT),y) + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8188e/halhwimg8188e_bb.o\ + phydm/rtl8188e/halhwimg8188e_mac.o\ + phydm/rtl8188e/halhwimg8188e_rf.o\ + phydm/rtl8188e/phydm_regconfig8188e.o\ + phydm/rtl8188e/hal8188erateadaptive.o\ + phydm/rtl8188e/phydm_rtl8188e.o\ + phydm/halrf/rtl8188e/halrf_8188e_ap.o + endif +endif + +ifeq ($(CONFIG_RTL_8812_SUPPORT),y) + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += ./phydm/halrf/rtl8812a/halrf_8812a_ap.o + endif + _PHYDM_FILES += phydm/rtl8812a/phydm_rtl8812a.o +endif + +ifeq ($(CONFIG_WLAN_HAL_8881A),y) + _PHYDM_FILES += phydm/halrf/rtl8821a/halrf_iqk_8821a_ap.o +endif + +ifeq ($(CONFIG_WLAN_HAL_8192EE),y) + _PHYDM_FILES += \ + phydm/halrf/rtl8192e/halrf_8192e_ap.o\ + phydm/rtl8192e/phydm_rtl8192e.o +endif + +ifeq ($(CONFIG_WLAN_HAL_8814AE),y) + rtl8192cd-objs += phydm/halrf/rtl8814a/halrf_8814a_ap.o + rtl8192cd-objs += phydm/halrf/rtl8814a/halrf_iqk_8814a.o + rtl8192cd-objs += phydm/halrf/rtl8814a/halhwimg8814a_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + rtl8192cd-objs += \ + phydm/rtl8814a/halhwimg8814a_bb.o\ + phydm/rtl8814a/halhwimg8814a_mac.o\ + phydm/rtl8814a/phydm_regconfig8814a.o\ + phydm/rtl8814a/phydm_rtl8814a.o + endif +endif + +ifeq ($(CONFIG_WLAN_HAL_8822BE),y) + _PHYDM_FILES += phydm/halrf/rtl8822b/halrf_8822b.o + _PHYDM_FILES += phydm/halrf/rtl8822b/halrf_iqk_8822b.o + _PHYDM_FILES += phydm/halrf/rtl8822b/halhwimg8822b_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8822b/halhwimg8822b_bb.o\ + phydm/rtl8822b/halhwimg8822b_mac.o\ + phydm/rtl8822b/phydm_regconfig8822b.o\ + phydm/rtl8822b/phydm_hal_api8822b.o\ + phydm/rtl8822b/phydm_rtl8822b.o + endif +endif + +ifeq ($(CONFIG_WLAN_HAL_8822CE),y) + _PHYDM_FILES += phydm/halrf/rtl8822c/halrf_8822c.o + _PHYDM_FILES += phydm/halrf/rtl8822c/halrf_iqk_8822c.o + _PHYDM_FILES += phydm/halrf/rtl8822c/halrf_dpk_8822c.o + _PHYDM_FILES += phydm/halrf/rtl8822c/halrf_rfk_init_8822c.o + _PHYDM_FILES += phydm/halrf/rtl8822c/halhwimg8822c_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8822c/halhwimg8822c_bb.o\ + phydm/rtl8822c/phydm_regconfig8822c.o\ + phydm/rtl8822c/phydm_hal_api8822c.o + endif +endif + +ifeq ($(CONFIG_WLAN_HAL_8812FE),y) + _PHYDM_FILES += phydm/halrf/rtl8812f/halrf_8812f.o + _PHYDM_FILES += phydm/halrf/rtl8812f/halrf_iqk_8812f.o + _PHYDM_FILES += phydm/halrf/rtl8812f/halrf_dpk_8812f.o + _PHYDM_FILES += phydm/halrf/rtl8812f/halrf_tssi_8812f.o + _PHYDM_FILES += phydm/halrf/rtl8812f/halrf_rfk_init_8812f.o + _PHYDM_FILES += phydm/halrf/rtl8812f/halhwimg8812f_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8812f/halhwimg8812f_bb.o\ + phydm/rtl8812f/phydm_regconfig8812f.o\ + phydm/rtl8812f/phydm_hal_api8812f.o\ + phydm/rtl8812f/phydm_rtl8812f.o + endif +endif + +ifeq ($(CONFIG_WLAN_HAL_8821CE),y) + _PHYDM_FILES += phydm/halrf/rtl8821c/halrf_8821c.o + _PHYDM_FILES += phydm/halrf/rtl8821c/halrf_iqk_8821c.o + _PHYDM_FILES += phydm/halrf/rtl8821c/halhwimg8821c_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8821c/halhwimg8821c_bb.o\ + phydm/rtl8821c/halhwimg8821c_mac.o\ + phydm/rtl8821c/phydm_regconfig8821c.o\ + phydm/rtl8821c/phydm_hal_api8821c.o\ + phydm/rtl8821c/phydm_rtl8821c.o + endif +endif + +ifeq ($(CONFIG_WLAN_HAL_8197F),y) + _PHYDM_FILES += phydm/halrf/rtl8197f/halrf_8197f.o + _PHYDM_FILES += phydm/halrf/rtl8197f/halrf_iqk_8197f.o + _PHYDM_FILES += phydm/halrf/rtl8197f/halrf_dpk_8197f.o + _PHYDM_FILES += phydm/halrf/rtl8197f/halhwimg8197f_rf.o + _PHYDM_FILES += efuse_97f/efuse.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8197f/halhwimg8197f_bb.o\ + phydm/rtl8197f/halhwimg8197f_mac.o\ + phydm/rtl8197f/phydm_hal_api8197f.o\ + phydm/rtl8197f/phydm_regconfig8197f.o\ + phydm/rtl8197f/phydm_rtl8197f.o + endif +endif + + +ifeq ($(CONFIG_WLAN_HAL_8192FE),y) + _PHYDM_FILES += phydm/halrf/rtl8192f/halrf_8192f.o + _PHYDM_FILES += phydm/halrf/rtl8192f/halrf_dpk_8192f.o + _PHYDM_FILES += phydm/halrf/rtl8192f/halhwimg8192f_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8192f/halhwimg8192f_bb.o\ + phydm/rtl8192f/halhwimg8192f_mac.o\ + phydm/rtl8192f/phydm_hal_api8192f.o\ + phydm/rtl8192f/phydm_regconfig8192f.o\ + phydm/rtl8192f/phydm_rtl8192f.o + endif +endif + +ifeq ($(CONFIG_WLAN_HAL_8198F),y) + _PHYDM_FILES += phydm/halrf/rtl8198f/halrf_8198f.o + _PHYDM_FILES += phydm/halrf/rtl8198f/halrf_iqk_8198f.o + _PHYDM_FILES += phydm/halrf/rtl8198f/halrf_dpk_8198f.o + _PHYDM_FILES += phydm/halrf/rtl8198f/halrf_rfk_init_8198f.o + _PHYDM_FILES += phydm/halrf/rtl8198f/halhwimg8198f_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8198f/phydm_hal_api8198f.o\ + phydm/rtl8198f/halhwimg8198f_bb.o\ + phydm/rtl8198f/halhwimg8198f_mac.o\ + phydm/rtl8198f/phydm_regconfig8198f.o \ + phydm/halrf/rtl8198f/halrf_8198f.o + endif +endif + +ifeq ($(CONFIG_WLAN_HAL_8814BE),y) + _PHYDM_FILES += phydm/halrf/rtl8814b/halrf_8814b.o + _PHYDM_FILES += phydm/halrf/rtl8814b/halrf_iqk_8814b.o + _PHYDM_FILES += phydm/halrf/rtl8814b/halrf_dpk_8814b.o + _PHYDM_FILES += phydm/halrf/rtl8814b/halrf_txgapk_8814b.o + _PHYDM_FILES += phydm/halrf/rtl8814b/halrf_rfk_init_8814b.o + _PHYDM_FILES += phydm/halrf/rtl8814b/halhwimg8814b_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8814b/phydm_hal_api8814b.o\ + phydm/rtl8814b/halhwimg8814b_bb.o\ + phydm/rtl8814b/phydm_regconfig8814b.o \ + phydm/rtl8814b/phydm_extraagc8814b.o \ + phydm/halrf/rtl8814b/halrf_8814b.o + endif +endif + +ifeq ($(CONFIG_WLAN_HAL_8197G),y) + _PHYDM_FILES += phydm/halrf/rtl8197g/halrf_8197g.o + _PHYDM_FILES += phydm/halrf/rtl8197g/halrf_iqk_8197g.o + _PHYDM_FILES += phydm/halrf/rtl8197g/halrf_dpk_8197g.o + _PHYDM_FILES += phydm/halrf/rtl8197g/halrf_tssi_8197g.o + _PHYDM_FILES += phydm/halrf/rtl8197g/halrf_rfk_init_8197g.o + _PHYDM_FILES += phydm/halrf/rtl8197g/halhwimg8197g_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8197g/phydm_hal_api8197g.o\ + phydm/rtl8197g/halhwimg8197g_bb.o\ + phydm/rtl8197g/halhwimg8197g_mac.o\ + phydm/rtl8197g/phydm_regconfig8197g.o \ + phydm/rtl8197g/phydm_rtl8197g.o \ + phydm/halrf/rtl8197g/halrf_8197g.o + endif +endif +ifeq ($(CONFIG_WLAN_HAL_8723FE),y) + _PHYDM_FILES += phydm/halrf/rtl8723f/halrf_8723f.o + _PHYDM_FILES += phydm/halrf/rtl8723f/halrf_iqk_8723f.o + _PHYDM_FILES += phydm/halrf/rtl8723f/halrf_dpk_8723f.o + _PHYDM_FILES += phydm/halrf/rtl8723f/halrf_rfk_init_8723f.o + _PHYDM_FILES += phydm/halrf/rtl8723f/halhwimg8723f_rf.o + ifeq ($(CONFIG_RTL_ODM_WLAN_DRIVER),y) + _PHYDM_FILES += \ + phydm/rtl8723f/halhwimg8723f_bb.o\ + phydm/rtl8723f/phydm_regconfig8723f.o\ + phydm/rtl8723f/phydm_hal_api8723f.o + endif +endif diff --git a/hal/phydm/halhwimg.h b/hal/phydm/halhwimg.h new file mode 100644 index 0000000..6d658b3 --- /dev/null +++ b/hal/phydm/halhwimg.h @@ -0,0 +1,137 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#pragma once +#ifndef __INC_HW_IMG_H +#define __INC_HW_IMG_H + +/*@ + * 2011/03/15 MH Add for different IC HW image file selection. code size consideration. + * */ +#if RT_PLATFORM == PLATFORM_LINUX + + #if (DEV_BUS_TYPE == RT_PCI_INTERFACE) + /* @For 92C */ + #define RTL8192CE_HWIMG_SUPPORT 1 + #define RTL8192CE_TEST_HWIMG_SUPPORT 0 + #define RTL8192CU_HWIMG_SUPPORT 0 + #define RTL8192CU_TEST_HWIMG_SUPPORT 0 + + /* @For 92D */ + #define RTL8192DE_HWIMG_SUPPORT 1 + #define RTL8192DE_TEST_HWIMG_SUPPORT 0 + #define RTL8192DU_HWIMG_SUPPORT 0 + #define RTL8192DU_TEST_HWIMG_SUPPORT 0 + + /* @For 8723 */ + #define RTL8723E_HWIMG_SUPPORT 1 + #define RTL8723U_HWIMG_SUPPORT 0 + #define RTL8723S_HWIMG_SUPPORT 0 + + /* @For 88E */ + #define RTL8188EE_HWIMG_SUPPORT 0 + #define RTL8188EU_HWIMG_SUPPORT 0 + #define RTL8188ES_HWIMG_SUPPORT 0 + + #elif (DEV_BUS_TYPE == RT_USB_INTERFACE) + /* @For 92C */ + #define RTL8192CE_HWIMG_SUPPORT 0 + #define RTL8192CE_TEST_HWIMG_SUPPORT 0 + #define RTL8192CU_HWIMG_SUPPORT 1 + #define RTL8192CU_TEST_HWIMG_SUPPORT 0 + + /* @For 92D */ + #define RTL8192DE_HWIMG_SUPPORT 0 + #define RTL8192DE_TEST_HWIMG_SUPPORT 0 + #define RTL8192DU_HWIMG_SUPPORT 1 + #define RTL8192DU_TEST_HWIMG_SUPPORT 0 + + /* @For 8723 */ + #define RTL8723E_HWIMG_SUPPORT 0 + #define RTL8723U_HWIMG_SUPPORT 1 + #define RTL8723S_HWIMG_SUPPORT 0 + + /* @For 88E */ + #define RTL8188EE_HWIMG_SUPPORT 0 + #define RTL8188EU_HWIMG_SUPPORT 0 + #define RTL8188ES_HWIMG_SUPPORT 0 + + #elif (DEV_BUS_TYPE == RT_SDIO_INTERFACE) + /* @For 92C */ + #define RTL8192CE_HWIMG_SUPPORT 0 + #define RTL8192CE_TEST_HWIMG_SUPPORT 0 + #define RTL8192CU_HWIMG_SUPPORT 1 + #define RTL8192CU_TEST_HWIMG_SUPPORT 0 + + /* @For 92D */ + #define RTL8192DE_HWIMG_SUPPORT 0 + #define RTL8192DE_TEST_HWIMG_SUPPORT 0 + #define RTL8192DU_HWIMG_SUPPORT 1 + #define RTL8192DU_TEST_HWIMG_SUPPORT 0 + + /* @For 8723 */ + #define RTL8723E_HWIMG_SUPPORT 0 + #define RTL8723U_HWIMG_SUPPORT 0 + #define RTL8723S_HWIMG_SUPPORT 1 + + /* @For 88E */ + #define RTL8188EE_HWIMG_SUPPORT 0 + #define RTL8188EU_HWIMG_SUPPORT 0 + #define RTL8188ES_HWIMG_SUPPORT 0 + #endif + +#else /* PLATFORM_WINDOWS & MacOSX */ + + /* @For 92C */ + #define RTL8192CE_HWIMG_SUPPORT 1 + #define RTL8192CE_TEST_HWIMG_SUPPORT 1 + #define RTL8192CU_HWIMG_SUPPORT 1 + #define RTL8192CU_TEST_HWIMG_SUPPORT 1 + + /* @For 92D */ + #define RTL8192DE_HWIMG_SUPPORT 1 + #define RTL8192DE_TEST_HWIMG_SUPPORT 1 + #define RTL8192DU_HWIMG_SUPPORT 1 + #define RTL8192DU_TEST_HWIMG_SUPPORT 1 + + #if defined(UNDER_CE) + /* @For 8723 */ + #define RTL8723E_HWIMG_SUPPORT 0 + #define RTL8723U_HWIMG_SUPPORT 0 + #define RTL8723S_HWIMG_SUPPORT 1 + + /* @For 88E */ + #define RTL8188EE_HWIMG_SUPPORT 0 + #define RTL8188EU_HWIMG_SUPPORT 0 + #define RTL8188ES_HWIMG_SUPPORT 0 + + #else + + /* @For 8723 */ + #define RTL8723E_HWIMG_SUPPORT 1 + /* @#define RTL_8723E_TEST_HWIMG_SUPPORT 1 */ + #define RTL8723U_HWIMG_SUPPORT 1 + /* @#define RTL_8723U_TEST_HWIMG_SUPPORT 1 */ + #define RTL8723S_HWIMG_SUPPORT 1 + /* @#define RTL_8723S_TEST_HWIMG_SUPPORT 1 */ + + /* @For 88E */ + #define RTL8188EE_HWIMG_SUPPORT 1 + #define RTL8188EU_HWIMG_SUPPORT 1 + #define RTL8188ES_HWIMG_SUPPORT 1 + #endif + +#endif + +#endif /* @__INC_HW_IMG_H */ diff --git a/hal/phydm/halrf/halphyrf_ap.c b/hal/phydm/halrf/halphyrf_ap.c new file mode 100644 index 0000000..857f019 --- /dev/null +++ b/hal/phydm/halrf/halphyrf_ap.c @@ -0,0 +1,1674 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifndef index_mapping_NUM_88E + #define index_mapping_NUM_88E 15 +#endif + +/* #if(DM_ODM_SUPPORT_TYPE & ODM_WIN) */ + +#define CALCULATE_SWINGTALBE_OFFSET(_offset, _direction, _size, _delta_thermal) \ + do {\ + for (_offset = 0; _offset < _size; _offset++) { \ + \ + if (_delta_thermal < thermal_threshold[_direction][_offset]) { \ + \ + if (_offset != 0)\ + _offset--;\ + break;\ + } \ + } \ + if (_offset >= _size)\ + _offset = _size-1;\ + } while (0) + +void odm_clear_txpowertracking_state( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct rtl8192cd_priv *priv = dm->priv; + + u8 i; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "===>%s\n", __func__); + + for (i = 0; i < MAX_RF_PATH; i++) { + cali_info->absolute_ofdm_swing_idx[i] = 0; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "cali_info->absolute_ofdm_swing_idx[%d]=%d\n", + i, cali_info->absolute_ofdm_swing_idx[i]); + } + + dm->rf_calibrate_info.thermal_value = 0; + dm->rf_calibrate_info.thermal_value_lck = 0; + dm->rf_calibrate_info.thermal_value_iqk = 0; +} + +void configure_txpower_track( + void *dm_void, + struct txpwrtrack_cfg *config +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if RTL8812A_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + /* if (IS_HARDWARE_TYPE_8812(dm->adapter)) */ + if (dm->support_ic_type == ODM_RTL8812) + configure_txpower_track_8812a(config); + /* else */ +#endif +#endif + +#if RTL8814A_SUPPORT + if (dm->support_ic_type == ODM_RTL8814A) + configure_txpower_track_8814a(config); +#endif + + +#if RTL8188E_SUPPORT + if (dm->support_ic_type == ODM_RTL8188E) + configure_txpower_track_8188e(config); +#endif + +#if RTL8197F_SUPPORT + if (dm->support_ic_type == ODM_RTL8197F) + configure_txpower_track_8197f(config); +#endif + +#if RTL8822B_SUPPORT + if (dm->support_ic_type == ODM_RTL8822B) + configure_txpower_track_8822b(config); +#endif + +#if RTL8192F_SUPPORT + if (dm->support_ic_type == ODM_RTL8192F) + configure_txpower_track_8192f(config); +#endif + +#if RTL8198F_SUPPORT + if (dm->support_ic_type == ODM_RTL8198F) + configure_txpower_track_8198f(config); +#endif + +#if RTL8814B_SUPPORT + if (dm->support_ic_type == ODM_RTL8814B) + configure_txpower_track_8814b(config); +#endif + +#if RTL8812F_SUPPORT + if (dm->support_ic_type == ODM_RTL8812F) + configure_txpower_track_8812f(config); +#endif + +#if RTL8197G_SUPPORT + if (dm->support_ic_type == ODM_RTL8197G) + configure_txpower_track_8197g(config); +#endif + +} + +#if (RTL8192E_SUPPORT == 1) +void +odm_txpowertracking_callback_thermal_meter_92e( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 thermal_value = 0, delta, delta_IQK, delta_LCK, channel, is_decrease, rf_mimo_mode; + u8 thermal_value_avg_count = 0; + u8 OFDM_min_index = 10; /* OFDM BB Swing should be less than +2.5dB, which is required by Arthur */ + s8 OFDM_index[2], index ; + u32 thermal_value_avg = 0, reg0x18; + u32 i = 0, j = 0, rf; + s32 value32, CCK_index = 0, ele_A, ele_D, ele_C, X, Y; + struct rtl8192cd_priv *priv = dm->priv; + + rf_mimo_mode = dm->rf_type; + /* RF_DBG(dm,DBG_RF_TX_PWR_TRACK,"%s:%d rf_mimo_mode:%d\n", __FUNCTION__, __LINE__, rf_mimo_mode); */ + +#ifdef MP_TEST + if ((OPMODE & WIFI_MP_STATE) || *(dm->mp_mode)) { + channel = priv->pshare->working_channel; + if (priv->pshare->mp_txpwr_tracking == false) + return; + } else +#endif + { + channel = (priv->pmib->dot11RFEntry.dot11channel); + } + + thermal_value = (unsigned char)odm_get_rf_reg(dm, RF_PATH_A, ODM_RF_T_METER_92E, 0xfc00); /* 0x42: RF Reg[15:10] 88E */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\nReadback Thermal Meter = 0x%x pre thermal meter 0x%x EEPROMthermalmeter 0x%x\n", thermal_value, priv->pshare->thermal_value, priv->pmib->dot11RFEntry.ther); + + + switch (rf_mimo_mode) { + case RF_1T1R: + rf = 1; + break; + case RF_2T2R: + rf = 2; + break; + default: + rf = 2; + break; + } + + /* Query OFDM path A default setting Bit[31:21] */ + ele_D = phy_query_bb_reg(priv, REG_OFDM_0_XA_TX_IQ_IMBALANCE, MASKOFDM_D); + for (i = 0; i < OFDM_TABLE_SIZE_92E; i++) { + if (ele_D == (ofdm_swing_table_92e[i] >> 22)) { + OFDM_index[0] = (unsigned char)i; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "PathA 0xC80[31:22] = 0x%x, OFDM_index=%d\n", ele_D, OFDM_index[0]); + break; + } + } + + /* Query OFDM path B default setting */ + if (rf_mimo_mode == RF_2T2R) { + ele_D = phy_query_bb_reg(priv, REG_OFDM_0_XB_TX_IQ_IMBALANCE, MASKOFDM_D); + for (i = 0; i < OFDM_TABLE_SIZE_92E; i++) { + if (ele_D == (ofdm_swing_table_92e[i] >> 22)) { + OFDM_index[1] = (unsigned char)i; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "PathB 0xC88[31:22] = 0x%x, OFDM_index=%d\n", ele_D, OFDM_index[1]); + break; + } + } + } + + /* calculate average thermal meter */ + { + priv->pshare->thermal_value_avg_88xx[priv->pshare->thermal_value_avg_index_88xx] = thermal_value; + priv->pshare->thermal_value_avg_index_88xx++; + if (priv->pshare->thermal_value_avg_index_88xx == AVG_THERMAL_NUM_88XX) + priv->pshare->thermal_value_avg_index_88xx = 0; + + for (i = 0; i < AVG_THERMAL_NUM_88XX; i++) { + if (priv->pshare->thermal_value_avg_88xx[i]) { + thermal_value_avg += priv->pshare->thermal_value_avg_88xx[i]; + thermal_value_avg_count++; + } + } + + if (thermal_value_avg_count) { + thermal_value = (unsigned char)(thermal_value_avg / thermal_value_avg_count); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "AVG Thermal Meter = 0x%x\n", thermal_value); + } + } + + /* Initialize */ + if (!priv->pshare->thermal_value) { + priv->pshare->thermal_value = priv->pmib->dot11RFEntry.ther; + priv->pshare->thermal_value_iqk = thermal_value; + priv->pshare->thermal_value_lck = thermal_value; + } + + if (thermal_value != priv->pshare->thermal_value) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\n******** START POWER TRACKING ********\n"); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\nReadback Thermal Meter = 0x%x pre thermal meter 0x%x EEPROMthermalmeter 0x%x\n", thermal_value, priv->pshare->thermal_value, priv->pmib->dot11RFEntry.ther); + + delta = RTL_ABS(thermal_value, priv->pmib->dot11RFEntry.ther); + delta_IQK = RTL_ABS(thermal_value, priv->pshare->thermal_value_iqk); + delta_LCK = RTL_ABS(thermal_value, priv->pshare->thermal_value_lck); + is_decrease = ((thermal_value < priv->pmib->dot11RFEntry.ther) ? 1 : 0); + +#ifdef _TRACKING_TABLE_FILE + if (priv->pshare->rf_ft_var.pwr_track_file) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "diff: (%s)%d ==> get index from table : %d)\n", (is_decrease ? "-" : "+"), delta, get_tx_tracking_index(priv, channel, i, delta, is_decrease, 0)); + + if (is_decrease) { + for (i = 0; i < rf; i++) { + OFDM_index[i] = priv->pshare->OFDM_index0[i] + get_tx_tracking_index(priv, channel, i, delta, is_decrease, 0); + OFDM_index[i] = ((OFDM_index[i] > (OFDM_TABLE_SIZE_92E- 1)) ? (OFDM_TABLE_SIZE_92E - 1) : OFDM_index[i]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> decrese power ---> new OFDM_INDEX:%d (%d + %d)\n", OFDM_index[i], priv->pshare->OFDM_index0[i], get_tx_tracking_index(priv, channel, i, delta, is_decrease, 0)); + CCK_index = priv->pshare->CCK_index0 + get_tx_tracking_index(priv, channel, i, delta, is_decrease, 1); + CCK_index = ((CCK_index > (CCK_TABLE_SIZE_92E - 1)) ? (CCK_TABLE_SIZE_92E - 1) : CCK_index); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> Decrese power ---> new CCK_INDEX:%d (%d + %d)\n", CCK_index, priv->pshare->CCK_index0, get_tx_tracking_index(priv, channel, i, delta, is_decrease, 1)); + } + } else { + for (i = 0; i < rf; i++) { + OFDM_index[i] = priv->pshare->OFDM_index0[i] - get_tx_tracking_index(priv, channel, i, delta, is_decrease, 0); + OFDM_index[i] = ((OFDM_index[i] < OFDM_min_index) ? OFDM_min_index : OFDM_index[i]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> Increse power ---> new OFDM_INDEX:%d (%d - %d)\n", OFDM_index[i], priv->pshare->OFDM_index0[i], get_tx_tracking_index(priv, channel, i, delta, is_decrease, 0)); + CCK_index = priv->pshare->CCK_index0 - get_tx_tracking_index(priv, channel, i, delta, is_decrease, 1); + CCK_index = ((CCK_index < 0) ? 0 : CCK_index); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> Increse power ---> new CCK_INDEX:%d (%d - %d)\n", CCK_index, priv->pshare->CCK_index0, get_tx_tracking_index(priv, channel, i, delta, is_decrease, 1)); + } + } + } +#endif /* CFG_TRACKING_TABLE_FILE */ + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "ofdm_swing_table_92e[(unsigned int)OFDM_index[0]] = %x\n", ofdm_swing_table_92e[(unsigned int)OFDM_index[0]]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "ofdm_swing_table_92e[(unsigned int)OFDM_index[1]] = %x\n", ofdm_swing_table_92e[(unsigned int)OFDM_index[1]]); + + /* Adujst OFDM Ant_A according to IQK result */ + ele_D = (ofdm_swing_table_92e[(unsigned int)OFDM_index[0]] & 0xFFC00000) >> 22; + X = priv->pshare->rege94; + Y = priv->pshare->rege9c; + + if (X != 0) { + if ((X & 0x00000200) != 0) + X = X | 0xFFFFFC00; + ele_A = ((X * ele_D) >> 8) & 0x000003FF; + + /* new element C = element D x Y */ + if ((Y & 0x00000200) != 0) + Y = Y | 0xFFFFFC00; + ele_C = ((Y * ele_D) >> 8) & 0x000003FF; + + /* wirte new elements A, C, D to regC80 and regC94, element B is always 0 */ + value32 = (ele_D << 22) | ((ele_C & 0x3F) << 16) | ele_A; + phy_set_bb_reg(priv, REG_OFDM_0_XA_TX_IQ_IMBALANCE, MASKDWORD, value32); + + value32 = (ele_C & 0x000003C0) >> 6; + phy_set_bb_reg(priv, REG_OFDM_0_XC_TX_AFE, MASKH4BITS, value32); + + value32 = ((X * ele_D) >> 7) & 0x01; + phy_set_bb_reg(priv, REG_OFDM_0_ECCA_THRESHOLD, BIT(24), value32); + } else { + phy_set_bb_reg(priv, REG_OFDM_0_XA_TX_IQ_IMBALANCE, MASKDWORD, ofdm_swing_table_92e[(unsigned int)OFDM_index[0]]); + phy_set_bb_reg(priv, REG_OFDM_0_XC_TX_AFE, MASKH4BITS, 0x00); + phy_set_bb_reg(priv, REG_OFDM_0_ECCA_THRESHOLD, BIT(24), 0x00); + } + + set_CCK_swing_index(priv, CCK_index); + + if (rf == 2) { + ele_D = (ofdm_swing_table_92e[(unsigned int)OFDM_index[1]] & 0xFFC00000) >> 22; + X = priv->pshare->regeb4; + Y = priv->pshare->regebc; + + if (X != 0) { + if ((X & 0x00000200) != 0) /* consider minus */ + X = X | 0xFFFFFC00; + ele_A = ((X * ele_D) >> 8) & 0x000003FF; + + /* new element C = element D x Y */ + if ((Y & 0x00000200) != 0) + Y = Y | 0xFFFFFC00; + ele_C = ((Y * ele_D) >> 8) & 0x00003FF; + + /* wirte new elements A, C, D to regC88 and regC9C, element B is always 0 */ + value32 = (ele_D << 22) | ((ele_C & 0x3F) << 16) | ele_A; + phy_set_bb_reg(priv, REG_OFDM_0_XB_TX_IQ_IMBALANCE, MASKDWORD, value32); + + value32 = (ele_C & 0x000003C0) >> 6; + phy_set_bb_reg(priv, REG_OFDM_0_XD_TX_AFE, MASKH4BITS, value32); + + value32 = ((X * ele_D) >> 7) & 0x01; + phy_set_bb_reg(priv, REG_OFDM_0_ECCA_THRESHOLD, BIT(28), value32); + } else { + phy_set_bb_reg(priv, REG_OFDM_0_XB_TX_IQ_IMBALANCE, MASKDWORD, ofdm_swing_table_92e[(unsigned int)OFDM_index[1]]); + phy_set_bb_reg(priv, REG_OFDM_0_XD_TX_AFE, MASKH4BITS, 0x00); + phy_set_bb_reg(priv, REG_OFDM_0_ECCA_THRESHOLD, BIT(28), 0x00); + } + + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "0xc80 = 0x%x\n", phy_query_bb_reg(priv, REG_OFDM_0_XA_TX_IQ_IMBALANCE, MASKDWORD)); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "0xc88 = 0x%x\n", phy_query_bb_reg(priv, REG_OFDM_0_XB_TX_IQ_IMBALANCE, MASKDWORD)); + + if ((delta_IQK > 3) && (!iqk_info->rfk_forbidden)) { + priv->pshare->thermal_value_iqk = thermal_value; +#ifdef MP_TEST +#endif if (!(*(dm->mp_mode) && (OPMODE & (WIFI_MP_CTX_BACKGROUND | WIFI_MP_CTX_PACKET)))) + + halrf_iqk_trigger(dm, false); + } + + if ((delta_LCK > 8) && (!iqk_info->rfk_forbidden)) { + RTL_W8(0x522, 0xff); + reg0x18 = phy_query_rf_reg(priv, RF_PATH_A, 0x18, MASK20BITS, 1); + phy_set_rf_reg(priv, RF_PATH_A, 0xB4, BIT(14), 1); + phy_set_rf_reg(priv, RF_PATH_A, 0x18, BIT(15), 1); + delay_ms(1); + phy_set_rf_reg(priv, RF_PATH_A, 0xB4, BIT(14), 0); + phy_set_rf_reg(priv, RF_PATH_A, 0x18, MASK20BITS, reg0x18); + RTL_W8(0x522, 0x0); + priv->pshare->thermal_value_lck = thermal_value; + } + } + + /* update thermal meter value */ + priv->pshare->thermal_value = thermal_value; + for (i = 0 ; i < rf ; i++) + priv->pshare->OFDM_index[i] = OFDM_index[i]; + priv->pshare->CCK_index = CCK_index; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\n******** END:%s() ********\n", __FUNCTION__); +} +#endif + +#if (RTL8814B_SUPPORT == 1 || RTL8812F_SUPPORT == 1 || RTL8822C_SUPPORT == 1 || RTL8197G_SUPPORT == 1) +void +odm_txpowertracking_callback_thermal_meter_jaguar_series4(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct _hal_rf_ *rf = &dm->rf_table; + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + struct rtl8192cd_priv *priv = dm->priv; + struct txpwrtrack_cfg c; + + if (!(rf->rf_supportability & HAL_RF_TX_PWR_TRACK)) + return; + + u8 thermal_value[MAX_RF_PATH] = {0}, delta[MAX_RF_PATH] = {0}; + u8 delta_swing_table_idx_tup[DELTA_SWINGIDX_SIZE] = {0}; + u8 delta_swing_table_idx_tdown[DELTA_SWINGIDX_SIZE] = {0}; + u8 delta_LCK = 0, delta_IQK = 0, i = 0, j = 0, p; + u8 thermal_value_avg_count[MAX_RF_PATH] = {0}; + u32 thermal_value_avg[MAX_RF_PATH] = {0}; + s8 thermal_value_temp[MAX_RF_PATH] = {0}; + + u8 *pwrtrk_tab_up_a = NULL; + u8 *pwrtrk_tab_down_a = NULL; + u8 *pwrtrk_tab_up_b = NULL; + u8 *pwrtrk_tab_down_b = NULL; + u8 *pwrtrk_tab_up_c = NULL; + u8 *pwrtrk_tab_down_c = NULL; + u8 *pwrtrk_tab_up_d = NULL; + u8 *pwrtrk_tab_down_d = NULL; + u8 tracking_method = MIX_MODE; + + configure_txpower_track(dm, &c); + + (*c.get_delta_swing_table)(dm, + (u8 **)&pwrtrk_tab_up_a, (u8 **)&pwrtrk_tab_down_a, + (u8 **)&pwrtrk_tab_up_b, (u8 **)&pwrtrk_tab_down_b); + + if (GET_CHIP_VER(priv) == VERSION_8814B) { + (*c.get_delta_swing_table8814only)(dm, + (u8 **)&pwrtrk_tab_up_c, (u8 **)&pwrtrk_tab_down_c, + (u8 **)&pwrtrk_tab_up_d, (u8 **)&pwrtrk_tab_down_d); + } + + cali_info->txpowertracking_callback_cnt++; + cali_info->is_txpowertracking_init = true; + + /* Initialize */ + if (!dm->rf_calibrate_info.thermal_value) + dm->rf_calibrate_info.thermal_value = + priv->pmib->dot11RFEntry.thermal[RF_PATH_A]; + + if (!dm->rf_calibrate_info.thermal_value_lck) + dm->rf_calibrate_info.thermal_value_lck = + priv->pmib->dot11RFEntry.thermal[RF_PATH_A]; + + if (!dm->rf_calibrate_info.thermal_value_iqk) + dm->rf_calibrate_info.thermal_value_iqk = + priv->pmib->dot11RFEntry.thermal[RF_PATH_A]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "===>odm_txpowertracking_callback_thermal_meter\n cali_info->bb_swing_idx_cck_base: %d, cali_info->bb_swing_idx_ofdm_base[A]: %d, cali_info->default_ofdm_index: %d\n", + cali_info->bb_swing_idx_cck_base, cali_info->bb_swing_idx_ofdm_base_path[RF_PATH_A], cali_info->default_ofdm_index); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->txpowertrack_control=%d\n", cali_info->txpowertrack_control); + + for (i = 0; i < c.rf_path_count; i++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "PGthermal[%d]=0x%x(%d)\n", i, + priv->pmib->dot11RFEntry.thermal[i], + priv->pmib->dot11RFEntry.thermal[i]); + + if (priv->pmib->dot11RFEntry.thermal[i] == 0xff || + priv->pmib->dot11RFEntry.thermal[i] == 0x0) + return; + } + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8812F)) { + for (i = 0; i < c.rf_path_count; i++) + thermal_value[i] = (u8)odm_get_rf_reg(dm, i, c.thermal_reg_addr, 0x7e); /* 0x42: RF Reg[6:1] Thermal Trim*/ + } else if (dm->support_ic_type == ODM_RTL8197G) { + for (i = 0; i < c.rf_path_count; i++) + thermal_value[i] = (u8)odm_get_rf_reg(dm, i, RF_0xf6, 0x7E000); + } else { + for (i = 0; i < c.rf_path_count; i++) { + thermal_value[i] = (u8)odm_get_rf_reg(dm, i, c.thermal_reg_addr, 0xfc00); /* 0x42: RF Reg[15:10] 88E */ + + if (dm->support_ic_type == ODM_RTL8814B) { + thermal_value_temp[i] = (s8)thermal_value[i] + phydm_get_multi_thermal_offset(dm, i); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp[%d](%d) = thermal_value[%d](%d) + multi_thermal_trim(%d)\n", i, thermal_value_temp[i], i, thermal_value[i], phydm_get_multi_thermal_offset(dm, i)); + } else { + thermal_value_temp[i] = (s8)thermal_value[i] + phydm_get_thermal_offset(dm); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp[%d](%d) = thermal_value[%d](%d) + thermal_trim(%d)\n", i, thermal_value_temp[i], i, thermal_value[i], phydm_get_thermal_offset(dm)); + } + + if (thermal_value_temp[i] > 63) + thermal_value[i] = 63; + else if (thermal_value_temp[i] < 0) + thermal_value[i] = 0; + else + thermal_value[i] = thermal_value_temp[i]; + } + } + + for (j = 0; j < c.rf_path_count; j++) { + cali_info->thermal_value_avg_path[j][cali_info->thermal_value_avg_index_path[j]] = thermal_value[j]; + cali_info->thermal_value_avg_index_path[j]++; + if (cali_info->thermal_value_avg_index_path[j] == c.average_thermal_num) /*Average times = c.average_thermal_num*/ + cali_info->thermal_value_avg_index_path[j] = 0; + + + for (i = 0; i < c.average_thermal_num; i++) { + if (cali_info->thermal_value_avg_path[j][i]) { + thermal_value_avg[j] += cali_info->thermal_value_avg_path[j][i]; + thermal_value_avg_count[j]++; + } + } + + if (thermal_value_avg_count[j]) { /* Calculate Average thermal_value after average enough times */ + thermal_value[j] = (u8)(thermal_value_avg[j] / thermal_value_avg_count[j]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "PGthermal[%d] = 0x%x(%d), AVG Thermal Meter = 0x%x(%d)\n", j, + priv->pmib->dot11RFEntry.thermal[j], + priv->pmib->dot11RFEntry.thermal[j], + thermal_value[j], + thermal_value[j]); + } + /* 4 5. Calculate delta, delta_LCK, delta_IQK. */ + + /* "delta" here is used to determine whether thermal value changes or not. */ + delta[j] = RTL_ABS(thermal_value[j], priv->pmib->dot11RFEntry.thermal[j]); + delta_LCK = RTL_ABS(thermal_value[RF_PATH_A], dm->rf_calibrate_info.thermal_value_lck); + delta_IQK = RTL_ABS(thermal_value[RF_PATH_A], dm->rf_calibrate_info.thermal_value_iqk); + } + + /*4 6. If necessary, do LCK.*/ + for (i = 0; i < c.rf_path_count; i++) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "(delta[%d], delta_LCK, delta_IQK) = (%d, %d, %d)\n", i, delta[i], delta_LCK, delta_IQK); + + /* Wait sacn to do LCK by RF Jenyu*/ + if( (*dm->is_scan_in_process == false) && (!iqk_info->rfk_forbidden)) { + /* Delta temperature is equal to or larger than 20 centigrade.*/ + if (delta_LCK >= c.threshold_iqk) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_LCK(%d) >= threshold_iqk(%d)\n", delta_LCK, c.threshold_iqk); + cali_info->thermal_value_lck = thermal_value[RF_PATH_A]; + + /*Use RTLCK, so close power tracking driver LCK*/ + if ((!(dm->support_ic_type & ODM_RTL8814A)) && (!(dm->support_ic_type & ODM_RTL8822B))) { + if (c.phy_lc_calibrate) + (*c.phy_lc_calibrate)(dm); + } else + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do not do LCK\n"); + } + } + + /*3 7. If necessary, move the index of swing table to adjust Tx power.*/ +#ifdef _TRACKING_TABLE_FILE + for (i = 0; i < c.rf_path_count; i++) { + if (i == RF_PATH_B) { + odm_move_memory(dm, delta_swing_table_idx_tup, pwrtrk_tab_up_b, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, pwrtrk_tab_down_b, DELTA_SWINGIDX_SIZE); + } else if (i == RF_PATH_C) { + odm_move_memory(dm, delta_swing_table_idx_tup, pwrtrk_tab_up_c, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, pwrtrk_tab_down_c, DELTA_SWINGIDX_SIZE); + } else if (i == RF_PATH_D) { + odm_move_memory(dm, delta_swing_table_idx_tup, pwrtrk_tab_up_d, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, pwrtrk_tab_down_d, DELTA_SWINGIDX_SIZE); + } else { + odm_move_memory(dm, delta_swing_table_idx_tup, pwrtrk_tab_up_a, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, pwrtrk_tab_down_a, DELTA_SWINGIDX_SIZE); + } + + cali_info->delta_power_index_last_path[i] = cali_info->delta_power_index_path[i]; /*recording poer index offset*/ + delta[i] = thermal_value[i] > priv->pmib->dot11RFEntry.thermal[i] ? (thermal_value[i] - priv->pmib->dot11RFEntry.thermal[i]) : (priv->pmib->dot11RFEntry.thermal[i] - thermal_value[i]); + + if (delta[i] >= TXPWR_TRACK_TABLE_SIZE) + delta[i] = TXPWR_TRACK_TABLE_SIZE - 1; + + if (thermal_value[i] > priv->pmib->dot11RFEntry.thermal[i]) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup[%d]=%d Path=%d\n", delta[i], delta_swing_table_idx_tup[delta[i]], i); + + cali_info->delta_power_index_path[i] = delta_swing_table_idx_tup[delta[i]]; + cali_info->absolute_ofdm_swing_idx[i] = delta_swing_table_idx_tup[delta[i]]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[%d]=%d Path=%d\n", delta[i], cali_info->absolute_ofdm_swing_idx[i], i); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown[%d]=%d Path=%d\n", delta[i], delta_swing_table_idx_tdown[delta[i]], i); + cali_info->delta_power_index_path[i] = -1 * delta_swing_table_idx_tdown[delta[i]]; + cali_info->absolute_ofdm_swing_idx[i] = -1 * delta_swing_table_idx_tdown[delta[i]]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[%d]=%d Path=%d\n", delta[i], cali_info->absolute_ofdm_swing_idx[i], i); + } + } + +#endif + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + if (cali_info->delta_power_index_path[p] == cali_info->delta_power_index_last_path[p]) /*If Thermal value changes but lookup table value still the same*/ + cali_info->power_index_offset_path[p] = 0; + else + cali_info->power_index_offset_path[p] = cali_info->delta_power_index_path[p] - cali_info->delta_power_index_last_path[p]; /*Power index diff between 2 times Power Tracking*/ + } + +#if 0 + if (dm->support_ic_type == ODM_RTL8814B) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking BBSWING_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, 0); + } +#else + if (*dm->mp_mode == 1) { + if (cali_info->txpowertrack_control == 1) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + tracking_method = MIX_MODE; + } else if (cali_info->txpowertrack_control == 3) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking TSSI_MODE**********\n"); + tracking_method = TSSI_MODE; + } + } else { + if (dm->priv->pmib->dot11RFEntry.tssi_enable == 0) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + tracking_method = MIX_MODE; + } else if (dm->priv->pmib->dot11RFEntry.tssi_enable == 1) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking TSSI_MODE**********\n"); + tracking_method = TSSI_MODE; + } + } + + if (dm->support_ic_type == ODM_RTL8822C || dm->support_ic_type == ODM_RTL8812F || + dm->support_ic_type == ODM_RTL8814B || dm->support_ic_type == ODM_RTL8197G) + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, tracking_method, p, 0); + +#endif + /* Wait sacn to do IQK by RF Jenyu*/ + if ((*dm->is_scan_in_process == false) && (!iqk_info->rfk_forbidden) && (dm->is_linked || *dm->mp_mode)) { + /*Delta temperature is equal to or larger than 20 centigrade (When threshold is 8).*/ + if (delta_IQK >= c.threshold_iqk) { + cali_info->thermal_value_iqk = thermal_value[RF_PATH_A]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_IQK(%d) >= threshold_iqk(%d)\n", delta_IQK, c.threshold_iqk); + + /*if (!cali_info->is_iqk_in_progress)*/ + /* (*c.do_iqk)(dm, delta_IQK, thermal_value[RF_PATH_A], 8);*/ + /*RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do IQK\n");*/ + + /*if (!cali_info->is_iqk_in_progress)*/ + /* (*c.do_tssi_dck)(dm, true);*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do TSSI DCK\n"); + } + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "<===%s\n", __func__); + + cali_info->tx_powercount = 0; +} +#endif + +#if (RTL8197F_SUPPORT == 1 || RTL8192F_SUPPORT == 1 || RTL8822B_SUPPORT == 1 ||\ + RTL8821C_SUPPORT == 1 || RTL8198F_SUPPORT == 1) +void +odm_txpowertracking_callback_thermal_meter_jaguar_series3( + void *dm_void +) +{ +#if 1 + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 thermal_value = 0, delta, delta_LCK, delta_IQK, channel, is_increase; + u8 thermal_value_avg_count = 0, p = 0, i = 0; + u32 thermal_value_avg = 0; + struct rtl8192cd_priv *priv = dm->priv; + struct txpwrtrack_cfg c; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct _hal_rf_ *rf = &dm->rf_table; + /*The following tables decide the final index of OFDM/CCK swing table.*/ + u8 *pwrtrk_tab_up_a = NULL, *pwrtrk_tab_down_a = NULL; + u8 *pwrtrk_tab_up_b = NULL, *pwrtrk_tab_down_b = NULL; + u8 *pwrtrk_tab_up_cck_a = NULL, *pwrtrk_tab_down_cck_a = NULL; + u8 *pwrtrk_tab_up_cck_b = NULL, *pwrtrk_tab_down_cck_b = NULL; + /*for 8814 add by Yu Chen*/ + u8 *pwrtrk_tab_up_c = NULL, *pwrtrk_tab_down_c = NULL; + u8 *pwrtrk_tab_up_d = NULL, *pwrtrk_tab_down_d = NULL; + u8 *pwrtrk_tab_up_cck_c = NULL, *pwrtrk_tab_down_cck_c = NULL; + u8 *pwrtrk_tab_up_cck_d = NULL, *pwrtrk_tab_down_cck_d = NULL; + s8 thermal_value_temp = 0; + +#ifdef MP_TEST + if ((OPMODE & WIFI_MP_STATE) || *(dm->mp_mode)) { + channel = priv->pshare->working_channel; + if (priv->pshare->mp_txpwr_tracking == false) + return; + } else +#endif + { + channel = (priv->pmib->dot11RFEntry.dot11channel); + } + + configure_txpower_track(dm, &c); + + (*c.get_delta_all_swing_table)(dm, + (u8 **)&pwrtrk_tab_up_a, (u8 **)&pwrtrk_tab_down_a, + (u8 **)&pwrtrk_tab_up_b, (u8 **)&pwrtrk_tab_down_b, + (u8 **)&pwrtrk_tab_up_cck_a, (u8 **)&pwrtrk_tab_down_cck_a, + (u8 **)&pwrtrk_tab_up_cck_b, (u8 **)&pwrtrk_tab_down_cck_b); + + if (GET_CHIP_VER(priv) == VERSION_8198F) { + (*c.get_delta_all_swing_table_ex)(dm, + (u8 **)&pwrtrk_tab_up_c, (u8 **)&pwrtrk_tab_down_c, + (u8 **)&pwrtrk_tab_up_d, (u8 **)&pwrtrk_tab_down_d, + (u8 **)&pwrtrk_tab_up_cck_c, (u8 **)&pwrtrk_tab_down_cck_c, + (u8 **)&pwrtrk_tab_up_cck_d, (u8 **)&pwrtrk_tab_down_cck_d); + } + /*0x42: RF Reg[15:10] 88E*/ + thermal_value = (u8)odm_get_rf_reg(dm, RF_PATH_A, c.thermal_reg_addr, 0xfc00); +#ifdef THER_TRIM + if (GET_CHIP_VER(priv) == VERSION_8197F) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"orig thermal_value=%d, ther_trim_val=%d\n", thermal_value, priv->pshare->rf_ft_var.ther_trim_val); + + thermal_value += priv->pshare->rf_ft_var.ther_trim_val; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"after thermal trim, thermal_value=%d\n", thermal_value); + } + + if (GET_CHIP_VER(priv) == VERSION_8198F) { + thermal_value_temp = thermal_value + phydm_get_thermal_offset(dm); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp(%d) = ther_value(%d) + ther_trim_ther(%d)\n", + thermal_value_temp, thermal_value, phydm_get_thermal_offset(dm)); + + if (thermal_value_temp > 63) + thermal_value = 63; + else if (thermal_value_temp < 0) + thermal_value = 0; + else + thermal_value = thermal_value_temp; + } +#endif + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"\n\n\nCurrent Thermal = 0x%x(%d) EEPROMthermalmeter 0x%x(%d)\n" + , thermal_value, thermal_value, priv->pmib->dot11RFEntry.ther, priv->pmib->dot11RFEntry.ther); + + /* Initialize */ + if (!dm->rf_calibrate_info.thermal_value) + dm->rf_calibrate_info.thermal_value = priv->pmib->dot11RFEntry.ther; + + if (!dm->rf_calibrate_info.thermal_value_lck) + dm->rf_calibrate_info.thermal_value_lck = priv->pmib->dot11RFEntry.ther; + + if (!dm->rf_calibrate_info.thermal_value_iqk) + dm->rf_calibrate_info.thermal_value_iqk = priv->pmib->dot11RFEntry.ther; + + /* calculate average thermal meter */ + dm->rf_calibrate_info.thermal_value_avg[dm->rf_calibrate_info.thermal_value_avg_index] = thermal_value; + dm->rf_calibrate_info.thermal_value_avg_index++; + + if (dm->rf_calibrate_info.thermal_value_avg_index == c.average_thermal_num) /*Average times = c.average_thermal_num*/ + dm->rf_calibrate_info.thermal_value_avg_index = 0; + + for (i = 0; i < c.average_thermal_num; i++) { + if (dm->rf_calibrate_info.thermal_value_avg[i]) { + thermal_value_avg += dm->rf_calibrate_info.thermal_value_avg[i]; + thermal_value_avg_count++; + } + } + + if (thermal_value_avg_count) {/*Calculate Average thermal_value after average enough times*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"thermal_value_avg=0x%x(%d) thermal_value_avg_count = %d\n" + , thermal_value_avg, thermal_value_avg, thermal_value_avg_count); + + thermal_value = (u8)(thermal_value_avg / thermal_value_avg_count); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"AVG Thermal Meter = 0x%X(%d), EEPROMthermalmeter = 0x%X(%d)\n", thermal_value, thermal_value, priv->pmib->dot11RFEntry.ther, priv->pmib->dot11RFEntry.ther); + } + + /*4 Calculate delta, delta_LCK, delta_IQK.*/ + delta = RTL_ABS(thermal_value, priv->pmib->dot11RFEntry.ther); + delta_LCK = RTL_ABS(thermal_value, dm->rf_calibrate_info.thermal_value_lck); + delta_IQK = RTL_ABS(thermal_value, dm->rf_calibrate_info.thermal_value_iqk); + is_increase = ((thermal_value < priv->pmib->dot11RFEntry.ther) ? 0 : 1); + + if (delta > 29) { /* power track table index(thermal diff.) upper bound*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta(%d) > 29, set delta to 29\n", delta); + delta = 29; + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "(delta, delta_LCK, delta_IQK) = (%d, %d, %d)\n", delta, delta_LCK, delta_IQK); + + /*4 if necessary, do LCK.*/ + if ((delta_LCK >= c.threshold_iqk) && (!iqk_info->rfk_forbidden)) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_LCK(%d) >= threshold_iqk(%d)\n", delta_LCK, c.threshold_iqk); + dm->rf_calibrate_info.thermal_value_lck = thermal_value; +#if (RTL8822B_SUPPORT != 1) + if (!(dm->support_ic_type & ODM_RTL8822B)) { + if (c.phy_lc_calibrate) + (*c.phy_lc_calibrate)(dm); + } +#endif + } + + if (!priv->pmib->dot11RFEntry.ther) /*Don't do power tracking since no calibrated thermal value*/ + return; + + /*4 Do Power Tracking*/ + + if (thermal_value != dm->rf_calibrate_info.thermal_value) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******** START POWER TRACKING ********\n"); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"Readback Thermal Meter = 0x%x pre thermal meter 0x%x EEPROMthermalmeter 0x%x\n", + thermal_value, dm->rf_calibrate_info.thermal_value, priv->pmib->dot11RFEntry.ther); + +#ifdef _TRACKING_TABLE_FILE + if (priv->pshare->rf_ft_var.pwr_track_file) { + if (is_increase) { /*thermal is higher than base*/ + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"pwrtrk_tab_up_b[%d] = %d pwrtrk_tab_up_cck_b[%d] = %d\n", delta, pwrtrk_tab_up_b[delta], delta, pwrtrk_tab_up_cck_b[delta]); + cali_info->absolute_ofdm_swing_idx[p] = pwrtrk_tab_up_b[delta]; + cali_info->absolute_cck_swing_idx[p] = pwrtrk_tab_up_cck_b[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is higher and pRF->absolute_ofdm_swing_idx[RF_PATH_B] = %d pRF->absolute_cck_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_ofdm_swing_idx[p], cali_info->absolute_cck_swing_idx[p]); + break; + + case RF_PATH_C: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"pwrtrk_tab_up_c[%d] = %d pwrtrk_tab_up_cck_c[%d] = %d\n", delta, pwrtrk_tab_up_c[delta], delta, pwrtrk_tab_up_cck_c[delta]); + cali_info->absolute_ofdm_swing_idx[p] = pwrtrk_tab_up_c[delta]; + cali_info->absolute_cck_swing_idx[p] = pwrtrk_tab_up_cck_c[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is higher and pRF->absolute_ofdm_swing_idx[RF_PATH_C] = %d pRF->absolute_cck_swing_idx[RF_PATH_C] = %d\n", cali_info->absolute_ofdm_swing_idx[p], cali_info->absolute_cck_swing_idx[p]); + break; + + case RF_PATH_D: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"pwrtrk_tab_up_d[%d] = %d pwrtrk_tab_up_cck_d[%d] = %d\n", delta, pwrtrk_tab_up_d[delta], delta, pwrtrk_tab_up_cck_d[delta]); + cali_info->absolute_ofdm_swing_idx[p] = pwrtrk_tab_up_d[delta]; + cali_info->absolute_cck_swing_idx[p] = pwrtrk_tab_up_cck_d[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is higher and pRF->absolute_ofdm_swing_idx[RF_PATH_D] = %d pRF->absolute_cck_swing_idx[RF_PATH_D] = %d\n", cali_info->absolute_ofdm_swing_idx[p], cali_info->absolute_cck_swing_idx[p]); + break; + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"pwrtrk_tab_up_a[%d] = %d pwrtrk_tab_up_cck_a[%d] = %d\n", delta, pwrtrk_tab_up_a[delta], delta, pwrtrk_tab_up_cck_a[delta]); + cali_info->absolute_ofdm_swing_idx[p] = pwrtrk_tab_up_a[delta]; + cali_info->absolute_cck_swing_idx[p] = pwrtrk_tab_up_cck_a[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is higher and pRF->absolute_ofdm_swing_idx[RF_PATH_A] = %d pRF->absolute_cck_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_ofdm_swing_idx[p], cali_info->absolute_cck_swing_idx[p]); + break; + } + } + } else { /* thermal is lower than base*/ + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"pwrtrk_tab_down_b[%d] = %d pwrtrk_tab_down_cck_b[%d] = %d\n", delta, pwrtrk_tab_down_b[delta], delta, pwrtrk_tab_down_cck_b[delta]); + cali_info->absolute_ofdm_swing_idx[p] = -1 * pwrtrk_tab_down_b[delta]; + cali_info->absolute_cck_swing_idx[p] = -1 * pwrtrk_tab_down_cck_b[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is lower and pRF->absolute_ofdm_swing_idx[RF_PATH_B] = %d pRF->absolute_cck_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_ofdm_swing_idx[p], cali_info->absolute_cck_swing_idx[p]); + break; + + case RF_PATH_C: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"pwrtrk_tab_down_c[%d] = %d pwrtrk_tab_down_cck_c[%d] = %d\n", delta, pwrtrk_tab_down_c[delta], delta, pwrtrk_tab_down_cck_c[delta]); + cali_info->absolute_ofdm_swing_idx[p] = -1 * pwrtrk_tab_down_c[delta]; + cali_info->absolute_cck_swing_idx[p] = -1 * pwrtrk_tab_down_cck_c[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is lower and pRF->absolute_ofdm_swing_idx[RF_PATH_C] = %d pRF->absolute_cck_swing_idx[RF_PATH_C] = %d\n", cali_info->absolute_ofdm_swing_idx[p], cali_info->absolute_cck_swing_idx[p]); + break; + + case RF_PATH_D: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"pwrtrk_tab_down_d[%d] = %d pwrtrk_tab_down_cck_d[%d] = %d\n", delta, pwrtrk_tab_down_d[delta], delta, pwrtrk_tab_down_cck_d[delta]); + cali_info->absolute_ofdm_swing_idx[p] = -1 * pwrtrk_tab_down_d[delta]; + cali_info->absolute_cck_swing_idx[p] = -1 * pwrtrk_tab_down_cck_d[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is lower and pRF->absolute_ofdm_swing_idx[RF_PATH_D] = %d pRF->absolute_cck_swing_idx[RF_PATH_D] = %d\n", cali_info->absolute_ofdm_swing_idx[p], cali_info->absolute_cck_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"pwrtrk_tab_down_a[%d] = %d pwrtrk_tab_down_cck_a[%d] = %d\n", delta, pwrtrk_tab_down_a[delta], delta, pwrtrk_tab_down_cck_a[delta]); + cali_info->absolute_ofdm_swing_idx[p] = -1 * pwrtrk_tab_down_a[delta]; + cali_info->absolute_cck_swing_idx[p] = -1 * pwrtrk_tab_down_cck_a[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is lower and pRF->absolute_ofdm_swing_idx[RF_PATH_A] = %d pRF->absolute_cck_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_ofdm_swing_idx[p], cali_info->absolute_cck_swing_idx[p]); + break; + } + } + } + + if (is_increase) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> increse power --->\n"); + if (GET_CHIP_VER(priv) == VERSION_8197F) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8192F) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8822B) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8821C) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8198F) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8192F) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> decrese power --->\n"); + if (GET_CHIP_VER(priv) == VERSION_8197F) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8192F) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8822B) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8821C) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8198F) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (GET_CHIP_VER(priv) == VERSION_8192F) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } + } + } +#endif + + if (GET_CHIP_VER(priv) != VERSION_8198F) { + if ((delta_IQK >= c.threshold_iqk) && (!iqk_info->rfk_forbidden) && dm->is_linked) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_IQK(%d) >= threshold_iqk(%d)\n", delta_IQK, c.threshold_iqk); + dm->rf_calibrate_info.thermal_value_iqk = thermal_value; + if (!(dm->support_ic_type & ODM_RTL8197F)) { + if (c.do_iqk) + (*c.do_iqk)(dm, false, thermal_value, 0); + } + } + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\n******** END:%s() ********\n\n", __func__); + /*update thermal meter value*/ + dm->rf_calibrate_info.thermal_value = thermal_value; + + } + +#endif +} +#endif + +/*#if (RTL8814A_SUPPORT == 1)*/ +#if (RTL8814A_SUPPORT == 1) + +void +odm_txpowertracking_callback_thermal_meter_jaguar_series2( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 thermal_value = 0, delta, delta_LCK, delta_IQK, channel, is_increase; + u8 thermal_value_avg_count = 0, p = 0, i = 0; + u32 thermal_value_avg = 0, reg0x18; + u32 bb_swing_reg[4] = {REG_A_TX_SCALE_JAGUAR, REG_B_TX_SCALE_JAGUAR, REG_C_TX_SCALE_JAGUAR2, REG_D_TX_SCALE_JAGUAR2}; + s32 ele_D; + u32 bb_swing_idx; + struct rtl8192cd_priv *priv = dm->priv; + struct txpwrtrack_cfg c; + boolean is_tssi_enable = false; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + /* 4 1. The following TWO tables decide the final index of OFDM/CCK swing table. */ + u8 *delta_swing_table_idx_tup_a = NULL, *delta_swing_table_idx_tdown_a = NULL; + u8 *delta_swing_table_idx_tup_b = NULL, *delta_swing_table_idx_tdown_b = NULL; + /* for 8814 add by Yu Chen */ + u8 *delta_swing_table_idx_tup_c = NULL, *delta_swing_table_idx_tdown_c = NULL; + u8 *delta_swing_table_idx_tup_d = NULL, *delta_swing_table_idx_tdown_d = NULL; + +#ifdef MP_TEST + if ((OPMODE & WIFI_MP_STATE) || *(dm->mp_mode)) { + channel = priv->pshare->working_channel; + if (priv->pshare->mp_txpwr_tracking == false) + return; + } else +#endif + { + channel = (priv->pmib->dot11RFEntry.dot11channel); + } + + configure_txpower_track(dm, &c); + cali_info->default_ofdm_index = priv->pshare->OFDM_index0[RF_PATH_A]; + + (*c.get_delta_swing_table)(dm, (u8 **)&delta_swing_table_idx_tup_a, (u8 **)&delta_swing_table_idx_tdown_a, + (u8 **)&delta_swing_table_idx_tup_b, (u8 **)&delta_swing_table_idx_tdown_b); + + if (dm->support_ic_type & ODM_RTL8814A) /* for 8814 path C & D */ + (*c.get_delta_swing_table8814only)(dm, (u8 **)&delta_swing_table_idx_tup_c, (u8 **)&delta_swing_table_idx_tdown_c, + (u8 **)&delta_swing_table_idx_tup_d, (u8 **)&delta_swing_table_idx_tdown_d); + + thermal_value = (u8)odm_get_rf_reg(dm, RF_PATH_A, c.thermal_reg_addr, 0xfc00); /* 0x42: RF Reg[15:10] 88E */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"\nReadback Thermal Meter = 0x%x, pre thermal meter 0x%x, EEPROMthermalmeter 0x%x\n", thermal_value, dm->rf_calibrate_info.thermal_value, priv->pmib->dot11RFEntry.ther); + + /* Initialize */ + if (!dm->rf_calibrate_info.thermal_value) + dm->rf_calibrate_info.thermal_value = priv->pmib->dot11RFEntry.ther; + + if (!dm->rf_calibrate_info.thermal_value_lck) + dm->rf_calibrate_info.thermal_value_lck = priv->pmib->dot11RFEntry.ther; + + if (!dm->rf_calibrate_info.thermal_value_iqk) + dm->rf_calibrate_info.thermal_value_iqk = priv->pmib->dot11RFEntry.ther; + + is_tssi_enable = (boolean)odm_get_rf_reg(dm, RF_PATH_A, REG_RF_TX_GAIN_OFFSET, BIT(7)); /* check TSSI enable */ + + /* 4 Query OFDM BB swing default setting Bit[31:21] */ + for (p = RF_PATH_A ; p < c.rf_path_count ; p++) { + ele_D = odm_get_bb_reg(dm, bb_swing_reg[p], 0xffe00000); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"0x%x:0x%x ([31:21] = 0x%x)\n", bb_swing_reg[p], odm_get_bb_reg(dm, bb_swing_reg[p], MASKDWORD), ele_D); + + for (bb_swing_idx = 0; bb_swing_idx < TXSCALE_TABLE_SIZE; bb_swing_idx++) {/* 4 */ + if (ele_D == tx_scaling_table_jaguar[bb_swing_idx]) { + dm->rf_calibrate_info.OFDM_index[p] = (u8)bb_swing_idx; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"OFDM_index[%d]=%d\n", p, dm->rf_calibrate_info.OFDM_index[p]); + break; + } + } + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "kfree_offset[%d]=%d\n", p, cali_info->kfree_offset[p]); + + } + + /* calculate average thermal meter */ + dm->rf_calibrate_info.thermal_value_avg[dm->rf_calibrate_info.thermal_value_avg_index] = thermal_value; + dm->rf_calibrate_info.thermal_value_avg_index++; + if (dm->rf_calibrate_info.thermal_value_avg_index == c.average_thermal_num) /* Average times = c.average_thermal_num */ + dm->rf_calibrate_info.thermal_value_avg_index = 0; + + for (i = 0; i < c.average_thermal_num; i++) { + if (dm->rf_calibrate_info.thermal_value_avg[i]) { + thermal_value_avg += dm->rf_calibrate_info.thermal_value_avg[i]; + thermal_value_avg_count++; + } + } + + if (thermal_value_avg_count) { /* Calculate Average thermal_value after average enough times */ + thermal_value = (u8)(thermal_value_avg / thermal_value_avg_count); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"AVG Thermal Meter = 0x%X, EEPROMthermalmeter = 0x%X\n", thermal_value, priv->pmib->dot11RFEntry.ther); + } + + /* 4 Calculate delta, delta_LCK, delta_IQK. */ + delta = RTL_ABS(thermal_value, priv->pmib->dot11RFEntry.ther); + delta_LCK = RTL_ABS(thermal_value, dm->rf_calibrate_info.thermal_value_lck); + delta_IQK = RTL_ABS(thermal_value, dm->rf_calibrate_info.thermal_value_iqk); + is_increase = ((thermal_value < priv->pmib->dot11RFEntry.ther) ? 0 : 1); + + /* 4 if necessary, do LCK. */ + if (!(dm->support_ic_type & ODM_RTL8821)) { + if ((delta_LCK > c.threshold_iqk) && (!iqk_info->rfk_forbidden)) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_LCK(%d) >= threshold_iqk(%d)\n", delta_LCK, c.threshold_iqk); + dm->rf_calibrate_info.thermal_value_lck = thermal_value; + + /*Use RTLCK, so close power tracking driver LCK*/ +#if (RTL8814A_SUPPORT != 1) + if (!(dm->support_ic_type & ODM_RTL8814A)) { + if (c.phy_lc_calibrate) + (*c.phy_lc_calibrate)(dm); + } +#endif + } + } + + if ((delta_IQK > c.threshold_iqk) && (!iqk_info->rfk_forbidden)) { + panic_printk("%s(%d)\n", __FUNCTION__, __LINE__); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_IQK(%d) >= threshold_iqk(%d)\n", delta_IQK, c.threshold_iqk); + dm->rf_calibrate_info.thermal_value_iqk = thermal_value; + if (c.do_iqk) + (*c.do_iqk)(dm, true, 0, 0); + } + + if (!priv->pmib->dot11RFEntry.ther) /*Don't do power tracking since no calibrated thermal value*/ + return; + + /* 4 Do Power Tracking */ + + if (is_tssi_enable == true) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter PURE TSSI MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, TSSI_MODE, p, 0); + } else if (thermal_value != dm->rf_calibrate_info.thermal_value) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"\n******** START POWER TRACKING ********\n"); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"\nReadback Thermal Meter = 0x%x pre thermal meter 0x%x EEPROMthermalmeter 0x%x\n", thermal_value, dm->rf_calibrate_info.thermal_value, priv->pmib->dot11RFEntry.ther); + +#ifdef _TRACKING_TABLE_FILE + if (priv->pshare->rf_ft_var.pwr_track_file) { + if (is_increase) { /* thermal is higher than base */ + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"delta_swing_table_idx_tup_b[%d] = %d\n", delta, delta_swing_table_idx_tup_b[delta]); + cali_info->absolute_ofdm_swing_idx[p] = delta_swing_table_idx_tup_b[delta]; /* Record delta swing for mix mode power tracking */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is higher and dm->absolute_ofdm_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_C: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"delta_swing_table_idx_tup_c[%d] = %d\n", delta, delta_swing_table_idx_tup_c[delta]); + cali_info->absolute_ofdm_swing_idx[p] = delta_swing_table_idx_tup_c[delta]; /* Record delta swing for mix mode power tracking */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is higher and dm->absolute_ofdm_swing_idx[RF_PATH_C] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_D: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"delta_swing_table_idx_tup_d[%d] = %d\n", delta, delta_swing_table_idx_tup_d[delta]); + cali_info->absolute_ofdm_swing_idx[p] = delta_swing_table_idx_tup_d[delta]; /* Record delta swing for mix mode power tracking */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is higher and dm->absolute_ofdm_swing_idx[RF_PATH_D] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"delta_swing_table_idx_tup_a[%d] = %d\n", delta, delta_swing_table_idx_tup_a[delta]); + cali_info->absolute_ofdm_swing_idx[p] = delta_swing_table_idx_tup_a[delta]; /* Record delta swing for mix mode power tracking */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is higher and dm->absolute_ofdm_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + } + } + } else { /* thermal is lower than base */ + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"delta_swing_table_idx_tdown_b[%d] = %d\n", delta, delta_swing_table_idx_tdown_b[delta]); + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_b[delta]; /* Record delta swing for mix mode power tracking */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is lower and dm->absolute_ofdm_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_C: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"delta_swing_table_idx_tdown_c[%d] = %d\n", delta, delta_swing_table_idx_tdown_c[delta]); + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_c[delta]; /* Record delta swing for mix mode power tracking */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is lower and dm->absolute_ofdm_swing_idx[RF_PATH_C] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_D: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"delta_swing_table_idx_tdown_d[%d] = %d\n", delta, delta_swing_table_idx_tdown_d[delta]); + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_d[delta]; /* Record delta swing for mix mode power tracking */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is lower and dm->absolute_ofdm_swing_idx[RF_PATH_D] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"delta_swing_table_idx_tdown_a[%d] = %d\n", delta, delta_swing_table_idx_tdown_a[delta]); + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_a[delta]; /* Record delta swing for mix mode power tracking */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"******Temp is lower and dm->absolute_ofdm_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + } + } + } + + if (is_increase) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> increse power --->\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> decrese power --->\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } + } +#endif + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\n******** END:%s() ********\n", __FUNCTION__); + /* update thermal meter value */ + dm->rf_calibrate_info.thermal_value = thermal_value; + + } +} +#endif + +#if (RTL8812A_SUPPORT == 1 || RTL8881A_SUPPORT == 1) +void +odm_txpowertracking_callback_thermal_meter_jaguar_series( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + unsigned char thermal_value = 0, delta, delta_LCK, channel, is_decrease; + unsigned char thermal_value_avg_count = 0; + unsigned int thermal_value_avg = 0, reg0x18; + unsigned int bb_swing_reg[4] = {0xc1c, 0xe1c, 0x181c, 0x1a1c}; + int ele_D, value32; + char OFDM_index[2], index; + unsigned int i = 0, j = 0, rf_path, max_rf_path = 2, rf; + struct rtl8192cd_priv *priv = dm->priv; + unsigned char OFDM_min_index = 7; /* OFDM BB Swing should be less than +2.5dB, which is required by Arthur and Mimic */ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + +#ifdef MP_TEST + if ((OPMODE & WIFI_MP_STATE) || *(dm->mp_mode)) { + channel = priv->pshare->working_channel; + if (priv->pshare->mp_txpwr_tracking == false) + return; + } else +#endif + { + channel = (priv->pmib->dot11RFEntry.dot11channel); + } + +#if RTL8881A_SUPPORT + if (dm->support_ic_type == ODM_RTL8881A) { + max_rf_path = 1; + if ((get_bonding_type_8881A() == BOND_8881AM || get_bonding_type_8881A() == BOND_8881AN) + && priv->pshare->rf_ft_var.use_intpa8881A && (*dm->band_type == ODM_BAND_2_4G)) + OFDM_min_index = 6; /* intPA - upper bond set to +3 dB (base: -2 dB)ot11RFEntry.phy_band_select == PHY_BAND_2G)) */ + else + OFDM_min_index = 10; /* OFDM BB Swing should be less than +1dB, which is required by Arthur and Mimic */ + } +#endif + + + thermal_value = (unsigned char)phy_query_rf_reg(priv, RF_PATH_A, 0x42, 0xfc00, 1); /* 0x42: RF Reg[15:10] 88E */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\nReadback Thermal Meter = 0x%x pre thermal meter 0x%x EEPROMthermalmeter 0x%x\n", thermal_value, priv->pshare->thermal_value, priv->pmib->dot11RFEntry.ther); + + + /* 4 Query OFDM BB swing default setting Bit[31:21] */ + for (rf_path = 0 ; rf_path < max_rf_path ; rf_path++) { + ele_D = phy_query_bb_reg(priv, bb_swing_reg[rf_path], 0xffe00000); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "0x%x:0x%x ([31:21] = 0x%x)\n", bb_swing_reg[rf_path], phy_query_bb_reg(priv, bb_swing_reg[rf_path], MASKDWORD), ele_D); + for (i = 0; i < OFDM_TABLE_SIZE_8812; i++) {/* 4 */ + if (ele_D == ofdm_swing_table_8812[i]) { + OFDM_index[rf_path] = (unsigned char)i; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "OFDM_index[%d]=%d\n", rf_path, OFDM_index[rf_path]); + break; + } + } + } +#if 0 + /* Query OFDM path A default setting Bit[31:21] */ + ele_D = phy_query_bb_reg(priv, 0xc1c, 0xffe00000); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "0xc1c:0x%x ([31:21] = 0x%x)\n", phy_query_bb_reg(priv, 0xc1c, MASKDWORD), ele_D); + for (i = 0; i < OFDM_TABLE_SIZE_8812; i++) {/* 4 */ + if (ele_D == ofdm_swing_table_8812[i]) { + OFDM_index[0] = (unsigned char)i; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "OFDM_index[0]=%d\n", OFDM_index[0]); + break; + } + } + /* Query OFDM path B default setting */ + if (rf == 2) { + ele_D = phy_query_bb_reg(priv, 0xe1c, 0xffe00000); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "0xe1c:0x%x ([32:21] = 0x%x)\n", phy_query_bb_reg(priv, 0xe1c, MASKDWORD), ele_D); + for (i = 0; i < OFDM_TABLE_SIZE_8812; i++) { + if (ele_D == ofdm_swing_table_8812[i]) { + OFDM_index[1] = (unsigned char)i; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "OFDM_index[1]=%d\n", OFDM_index[1]); + break; + } + } + } +#endif + /* Initialize */ + if (!priv->pshare->thermal_value) { + priv->pshare->thermal_value = priv->pmib->dot11RFEntry.ther; + priv->pshare->thermal_value_lck = thermal_value; + } + + /* calculate average thermal meter */ + { + priv->pshare->thermal_value_avg_8812[priv->pshare->thermal_value_avg_index_8812] = thermal_value; + priv->pshare->thermal_value_avg_index_8812++; + if (priv->pshare->thermal_value_avg_index_8812 == AVG_THERMAL_NUM_8812) + priv->pshare->thermal_value_avg_index_8812 = 0; + + for (i = 0; i < AVG_THERMAL_NUM_8812; i++) { + if (priv->pshare->thermal_value_avg_8812[i]) { + thermal_value_avg += priv->pshare->thermal_value_avg_8812[i]; + thermal_value_avg_count++; + } + } + + if (thermal_value_avg_count) { + thermal_value = (unsigned char)(thermal_value_avg / thermal_value_avg_count); + /* printk("AVG Thermal Meter = 0x%x\n", thermal_value); */ + } + } + + + /* 4 If necessary, do power tracking */ + + if (!priv->pmib->dot11RFEntry.ther) /*Don't do power tracking since no calibrated thermal value*/ + return; + + if (thermal_value != priv->pshare->thermal_value) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\n******** START POWER TRACKING ********\n"); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\nReadback Thermal Meter = 0x%x pre thermal meter 0x%x EEPROMthermalmeter 0x%x\n", thermal_value, priv->pshare->thermal_value, priv->pmib->dot11RFEntry.ther); + delta = RTL_ABS(thermal_value, priv->pmib->dot11RFEntry.ther); + delta_LCK = RTL_ABS(thermal_value, priv->pshare->thermal_value_lck); + is_decrease = ((thermal_value < priv->pmib->dot11RFEntry.ther) ? 1 : 0); + /* if (*dm->band_type == ODM_BAND_5G) */ + { +#ifdef _TRACKING_TABLE_FILE + if (priv->pshare->rf_ft_var.pwr_track_file) { + for (rf_path = 0; rf_path < max_rf_path; rf_path++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "diff: (%s)%d ==> get index from table : %d)\n", (is_decrease ? "-" : "+"), delta, get_tx_tracking_index(priv, channel, rf_path, delta, is_decrease, 0)); + if (is_decrease) { + OFDM_index[rf_path] = priv->pshare->OFDM_index0[rf_path] + get_tx_tracking_index(priv, channel, rf_path, delta, is_decrease, 0); + OFDM_index[rf_path] = ((OFDM_index[rf_path] > (OFDM_TABLE_SIZE_8812 - 1)) ? (OFDM_TABLE_SIZE_8812 - 1) : OFDM_index[rf_path]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> decrese power ---> new OFDM_INDEX:%d (%d + %d)\n", OFDM_index[rf_path], priv->pshare->OFDM_index0[rf_path], get_tx_tracking_index(priv, channel, rf_path, delta, is_decrease, 0)); +#if 0/* RTL8881A_SUPPORT */ + if (dm->support_ic_type == ODM_RTL8881A) { + if (priv->pshare->rf_ft_var.pwrtrk_tx_agc_enable) { + if (priv->pshare->add_tx_agc) { /* tx_agc has been added */ + add_tx_power88xx_ac(priv, 0); + priv->pshare->add_tx_agc = 0; + priv->pshare->add_tx_agc_index = 0; + } + } + } +#endif + } else { + + OFDM_index[rf_path] = priv->pshare->OFDM_index0[rf_path] - get_tx_tracking_index(priv, channel, rf_path, delta, is_decrease, 0); +#if 0/* RTL8881A_SUPPORT */ + if (dm->support_ic_type == ODM_RTL8881A) { + if (priv->pshare->rf_ft_var.pwrtrk_tx_agc_enable) { + if (OFDM_index[i] < OFDM_min_index) { + priv->pshare->add_tx_agc_index = (OFDM_min_index - OFDM_index[i]) / 2; /* Calculate Remnant tx_agc value, 2 index for 1 tx_agc */ + add_tx_power88xx_ac(priv, priv->pshare->add_tx_agc_index); + priv->pshare->add_tx_agc = 1; /* add_tx_agc Flag = 1 */ + OFDM_index[i] = OFDM_min_index; + } else { + if (priv->pshare->add_tx_agc) { /* tx_agc been added */ + priv->pshare->add_tx_agc = 0; + priv->pshare->add_tx_agc_index = 0; + add_tx_power88xx_ac(priv, 0); /* minus the added TPI */ + } + } + } + } +#else + OFDM_index[rf_path] = ((OFDM_index[rf_path] < OFDM_min_index) ? OFDM_min_index : OFDM_index[rf_path]); +#endif + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, ">>> increse power ---> new OFDM_INDEX:%d (%d - %d)\n", OFDM_index[rf_path], priv->pshare->OFDM_index0[rf_path], get_tx_tracking_index(priv, channel, rf_path, delta, is_decrease, 0)); + } + } + } +#endif + /* 4 Set new BB swing index */ + for (rf_path = 0; rf_path < max_rf_path; rf_path++) { + phy_set_bb_reg(priv, bb_swing_reg[rf_path], 0xffe00000, ofdm_swing_table_8812[(unsigned int)OFDM_index[rf_path]]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Readback 0x%x[31:21] = 0x%x, OFDM_index:%d\n", bb_swing_reg[rf_path], phy_query_bb_reg(priv, bb_swing_reg[rf_path], 0xffe00000), OFDM_index[rf_path]); + } + + } + if ((delta_LCK > 8) && (!iqk_info->rfk_forbidden)) { + RTL_W8(0x522, 0xff); + reg0x18 = phy_query_rf_reg(priv, RF_PATH_A, 0x18, MASK20BITS, 1); + phy_set_rf_reg(priv, RF_PATH_A, 0xB4, BIT(14), 1); + phy_set_rf_reg(priv, RF_PATH_A, 0x18, BIT(15), 1); + delay_ms(200); /* frequency deviation */ + phy_set_rf_reg(priv, RF_PATH_A, 0xB4, BIT(14), 0); + phy_set_rf_reg(priv, RF_PATH_A, 0x18, MASK20BITS, reg0x18); +#ifdef CONFIG_RTL_8812_SUPPORT + if (GET_CHIP_VER(priv) == VERSION_8812E) + update_bbrf_val8812(priv, priv->pmib->dot11RFEntry.dot11channel); +#endif + RTL_W8(0x522, 0x0); + priv->pshare->thermal_value_lck = thermal_value; + } + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "\n******** END:%s() ********\n", __FUNCTION__); + + /* update thermal meter value */ + priv->pshare->thermal_value = thermal_value; + for (rf_path = 0; rf_path < max_rf_path; rf_path++) + priv->pshare->OFDM_index[rf_path] = OFDM_index[rf_path]; + } +} + +#endif + + +void +odm_txpowertracking_callback_thermal_meter( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + +#if (RTL8814B_SUPPORT == 1 || RTL8812F_SUPPORT == 1 || RTL8822C_SUPPORT == 1 || RTL8197G_SUPPORT == 1) + if (dm->support_ic_type & (ODM_RTL8814B | ODM_RTL8812F | ODM_RTL8822C | ODM_RTL8197G)) { + odm_txpowertracking_callback_thermal_meter_jaguar_series4(dm); + return; + } +#endif +#if (RTL8197F_SUPPORT == 1 ||RTL8192F_SUPPORT == 1 || RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 || RTL8198F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197F || dm->support_ic_type == ODM_RTL8192F || dm->support_ic_type == ODM_RTL8822B + || dm->support_ic_type == ODM_RTL8821C || dm->support_ic_type == ODM_RTL8198F) { + odm_txpowertracking_callback_thermal_meter_jaguar_series3(dm); + return; + } +#endif +#if (RTL8814A_SUPPORT == 1) /*use this function to do power tracking after 8814 by YuChen*/ + if (dm->support_ic_type & ODM_RTL8814A) { + odm_txpowertracking_callback_thermal_meter_jaguar_series2(dm); + return; + } +#endif +#if (RTL8881A_SUPPORT || RTL8812A_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8812 || dm->support_ic_type & ODM_RTL8881A) { + odm_txpowertracking_callback_thermal_meter_jaguar_series(dm); + return; + } +#endif + +#if (RTL8192E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192E) { + odm_txpowertracking_callback_thermal_meter_92e(dm); + return; + } +#endif + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + /* PMGNT_INFO mgnt_info = &adapter->mgnt_info; */ +#endif + + + u8 thermal_value = 0, delta, delta_LCK, delta_IQK, offset; + u8 thermal_value_avg_count = 0; + u32 thermal_value_avg = 0; + /* s32 ele_A=0, ele_D, TempCCk, X, value32; + * s32 Y, ele_C=0; + * s8 OFDM_index[2], CCK_index=0, OFDM_index_old[2]={0,0}, CCK_index_old=0, index; + * s8 deltaPowerIndex = 0; */ + u32 i = 0;/* , j = 0; */ + boolean is2T = false; + /* bool bInteralPA = false; */ + + u8 OFDM_max_index = 34, rf = (is2T) ? 2 : 1; /* OFDM BB Swing should be less than +3.0dB, which is required by Arthur */ + u8 indexforchannel = 0;/*get_right_chnl_place_for_iqk(hal_data->current_channel)*/ + enum _POWER_DEC_INC { POWER_DEC, POWER_INC }; + + struct txpwrtrack_cfg c; + + + /* 4 1. The following TWO tables decide the final index of OFDM/CCK swing table. */ + s8 delta_swing_table_idx[2][index_mapping_NUM_88E] = { + /* {{Power decreasing(lower temperature)}, {Power increasing(higher temperature)}} */ + {0, 0, 2, 3, 4, 4, 5, 6, 7, 7, 8, 9, 10, 10, 11}, {0, 0, 1, 2, 3, 4, 4, 4, 4, 5, 7, 8, 9, 9, 10} + }; + u8 thermal_threshold[2][index_mapping_NUM_88E] = { + /* {{Power decreasing(lower temperature)}, {Power increasing(higher temperature)}} */ + {0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 27}, {0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 25, 25, 25} + }; + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + struct rtl8192cd_priv *priv = dm->priv; +#endif + + /* 4 2. Initilization ( 7 steps in total ) */ + + configure_txpower_track(dm, &c); + + dm->rf_calibrate_info.txpowertracking_callback_cnt++; /* cosa add for debug */ + dm->rf_calibrate_info.is_txpowertracking_init = true; + +#if (MP_DRIVER == 1) + dm->rf_calibrate_info.txpowertrack_control = hal_data->txpowertrack_control; /* We should keep updating the control variable according to HalData. + * rf_calibrate_info.rega24 will be initialized when ODM HW configuring, but MP configures with para files. */ + dm->rf_calibrate_info.rega24 = 0x090e1317; +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) && defined(MP_TEST) + if ((OPMODE & WIFI_MP_STATE) || *(dm->mp_mode)) { + if (dm->priv->pshare->mp_txpwr_tracking == false) + return; + } +#endif + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "===>odm_txpowertracking_callback_thermal_meter_8188e, dm->bb_swing_idx_cck_base: %d, dm->bb_swing_idx_ofdm_base: %d\n", cali_info->bb_swing_idx_cck_base, cali_info->bb_swing_idx_ofdm_base); + /* + if (!dm->rf_calibrate_info.tm_trigger) { + odm_set_rf_reg(dm, RF_PATH_A, c.thermal_reg_addr, BIT(17) | BIT(16), 0x3); + dm->rf_calibrate_info.tm_trigger = 1; + return; + } + */ + thermal_value = (u8)odm_get_rf_reg(dm, RF_PATH_A, c.thermal_reg_addr, 0xfc00); /* 0x42: RF Reg[15:10] 88E */ +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + if (!thermal_value || !dm->rf_calibrate_info.txpowertrack_control) +#else + if (!dm->rf_calibrate_info.txpowertrack_control) +#endif + return; + + /* 4 3. Initialize ThermalValues of rf_calibrate_info */ + + if (!dm->rf_calibrate_info.thermal_value) { + dm->rf_calibrate_info.thermal_value_lck = thermal_value; + dm->rf_calibrate_info.thermal_value_iqk = thermal_value; + } + + if (dm->rf_calibrate_info.is_reloadtxpowerindex) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "reload ofdm index for band switch\n"); + + /* 4 4. Calculate average thermal meter */ + + dm->rf_calibrate_info.thermal_value_avg[dm->rf_calibrate_info.thermal_value_avg_index] = thermal_value; + dm->rf_calibrate_info.thermal_value_avg_index++; + if (dm->rf_calibrate_info.thermal_value_avg_index == c.average_thermal_num) + dm->rf_calibrate_info.thermal_value_avg_index = 0; + + for (i = 0; i < c.average_thermal_num; i++) { + if (dm->rf_calibrate_info.thermal_value_avg[i]) { + thermal_value_avg += dm->rf_calibrate_info.thermal_value_avg[i]; + thermal_value_avg_count++; + } + } + + if (thermal_value_avg_count) { + /* Give the new thermo value a weighting */ + thermal_value_avg += (thermal_value * 4); + + thermal_value = (u8)(thermal_value_avg / (thermal_value_avg_count + 4)); + cali_info->thermal_value_delta = thermal_value - priv->pmib->dot11RFEntry.ther; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "AVG Thermal Meter = 0x%x\n", thermal_value); + } + + /* 4 5. Calculate delta, delta_LCK, delta_IQK. */ + + delta = (thermal_value > dm->rf_calibrate_info.thermal_value) ? (thermal_value - dm->rf_calibrate_info.thermal_value) : (dm->rf_calibrate_info.thermal_value - thermal_value); + delta_LCK = (thermal_value > dm->rf_calibrate_info.thermal_value_lck) ? (thermal_value - dm->rf_calibrate_info.thermal_value_lck) : (dm->rf_calibrate_info.thermal_value_lck - thermal_value); + delta_IQK = (thermal_value > dm->rf_calibrate_info.thermal_value_iqk) ? (thermal_value - dm->rf_calibrate_info.thermal_value_iqk) : (dm->rf_calibrate_info.thermal_value_iqk - thermal_value); + + /* 4 6. If necessary, do LCK. */ + if (!(dm->support_ic_type & ODM_RTL8821)) { + /*if((delta_LCK > hal_data->delta_lck) && (hal_data->delta_lck != 0))*/ + if ((delta_LCK >= c.threshold_iqk) && (!iqk_info->rfk_forbidden)) { + /*Delta temperature is equal to or larger than 20 centigrade.*/ + dm->rf_calibrate_info.thermal_value_lck = thermal_value; + (*c.phy_lc_calibrate)(dm); + } + } + + /* 3 7. If necessary, move the index of swing table to adjust Tx power. */ + + if (delta > 0 && dm->rf_calibrate_info.txpowertrack_control) { + + delta = (thermal_value > dm->priv->pmib->dot11RFEntry.ther) ? (thermal_value - dm->priv->pmib->dot11RFEntry.ther) : (dm->priv->pmib->dot11RFEntry.ther - thermal_value); + + /* 4 7.1 The Final Power index = BaseIndex + power_index_offset */ + + if (thermal_value > dm->priv->pmib->dot11RFEntry.ther) { + CALCULATE_SWINGTALBE_OFFSET(offset, POWER_INC, index_mapping_NUM_88E, delta); + dm->rf_calibrate_info.delta_power_index_last = dm->rf_calibrate_info.delta_power_index; + dm->rf_calibrate_info.delta_power_index = delta_swing_table_idx[POWER_INC][offset]; + + } else { + + CALCULATE_SWINGTALBE_OFFSET(offset, POWER_DEC, index_mapping_NUM_88E, delta); + dm->rf_calibrate_info.delta_power_index_last = dm->rf_calibrate_info.delta_power_index; + dm->rf_calibrate_info.delta_power_index = (-1) * delta_swing_table_idx[POWER_DEC][offset]; + } + + if (dm->rf_calibrate_info.delta_power_index == dm->rf_calibrate_info.delta_power_index_last) + dm->rf_calibrate_info.power_index_offset = 0; + else + dm->rf_calibrate_info.power_index_offset = dm->rf_calibrate_info.delta_power_index - dm->rf_calibrate_info.delta_power_index_last; + + for (i = 0; i < rf; i++) + dm->rf_calibrate_info.OFDM_index[i] = cali_info->bb_swing_idx_ofdm_base + dm->rf_calibrate_info.power_index_offset; + dm->rf_calibrate_info.CCK_index = cali_info->bb_swing_idx_cck_base + dm->rf_calibrate_info.power_index_offset; + + cali_info->bb_swing_idx_cck = dm->rf_calibrate_info.CCK_index; + cali_info->bb_swing_idx_ofdm[RF_PATH_A] = dm->rf_calibrate_info.OFDM_index[RF_PATH_A]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "The 'CCK' final index(%d) = BaseIndex(%d) + power_index_offset(%d)\n", cali_info->bb_swing_idx_cck, cali_info->bb_swing_idx_cck_base, dm->rf_calibrate_info.power_index_offset); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "The 'OFDM' final index(%d) = BaseIndex(%d) + power_index_offset(%d)\n", cali_info->bb_swing_idx_ofdm[RF_PATH_A], cali_info->bb_swing_idx_ofdm_base, dm->rf_calibrate_info.power_index_offset); + + /* 4 7.1 Handle boundary conditions of index. */ + + + for (i = 0; i < rf; i++) { + if (dm->rf_calibrate_info.OFDM_index[i] > OFDM_max_index) + dm->rf_calibrate_info.OFDM_index[i] = OFDM_max_index; + else if (dm->rf_calibrate_info.OFDM_index[i] < 0) + dm->rf_calibrate_info.OFDM_index[i] = 0; + } + + if (dm->rf_calibrate_info.CCK_index > c.swing_table_size_cck - 1) + dm->rf_calibrate_info.CCK_index = c.swing_table_size_cck - 1; + else if (dm->rf_calibrate_info.CCK_index < 0) + dm->rf_calibrate_info.CCK_index = 0; + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"The thermal meter is unchanged or TxPowerTracking OFF: thermal_value: %d, dm->rf_calibrate_info.thermal_value: %d)\n", thermal_value, dm->rf_calibrate_info.thermal_value); + dm->rf_calibrate_info.power_index_offset = 0; + } + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"TxPowerTracking: [CCK] Swing Current index: %d, Swing base index: %d\n", dm->rf_calibrate_info.CCK_index, cali_info->bb_swing_idx_cck_base); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK,"TxPowerTracking: [OFDM] Swing Current index: %d, Swing base index: %d\n", dm->rf_calibrate_info.OFDM_index[RF_PATH_A], cali_info->bb_swing_idx_ofdm_base); + + if (dm->rf_calibrate_info.power_index_offset != 0 && dm->rf_calibrate_info.txpowertrack_control) { + /* 4 7.2 Configure the Swing Table to adjust Tx Power. */ + + dm->rf_calibrate_info.is_tx_power_changed = true; /* Always true after Tx Power is adjusted by power tracking. */ + /* */ + /* 2012/04/23 MH According to Luke's suggestion, we can not write BB digital */ + /* to increase TX power. Otherwise, EVM will be bad. */ + /* */ + /* 2012/04/25 MH Add for tx power tracking to set tx power in tx agc for 88E. */ + if (thermal_value > dm->rf_calibrate_info.thermal_value) { + /* RF_DBG(dm,DBG_RF_TX_PWR_TRACK, */ + /* "Temperature Increasing: delta_pi: %d, delta_t: %d, Now_t: %d, EFUSE_t: %d, Last_t: %d\n", */ + /* dm->rf_calibrate_info.power_index_offset, delta, thermal_value, hal_data->eeprom_thermal_meter, dm->rf_calibrate_info.thermal_value); */ + } else if (thermal_value < dm->rf_calibrate_info.thermal_value) { /* Low temperature */ + /* RF_DBG(dm,DBG_RF_TX_PWR_TRACK, */ + /* "Temperature Decreasing: delta_pi: %d, delta_t: %d, Now_t: %d, EFUSE_t: %d, Last_t: %d\n", */ + /* dm->rf_calibrate_info.power_index_offset, delta, thermal_value, hal_data->eeprom_thermal_meter, dm->rf_calibrate_info.thermal_value); */ + } + if (thermal_value > dm->priv->pmib->dot11RFEntry.ther) + { + /* RF_DBG(dm,DBG_RF_TX_PWR_TRACK,"Temperature(%d) hugher than PG value(%d), increases the power by tx_agc\n", thermal_value, hal_data->eeprom_thermal_meter); */ + (*c.odm_tx_pwr_track_set_pwr)(dm, TXAGC, 0, 0); + } else { + /* RF_DBG(dm,DBG_RF_TX_PWR_TRACK,"Temperature(%d) lower than PG value(%d), increases the power by tx_agc\n", thermal_value, hal_data->eeprom_thermal_meter); */ + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, RF_PATH_A, indexforchannel); + if (is2T) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, RF_PATH_B, indexforchannel); + } + + cali_info->bb_swing_idx_cck_base = cali_info->bb_swing_idx_cck; + cali_info->bb_swing_idx_ofdm_base = cali_info->bb_swing_idx_ofdm[RF_PATH_A]; + dm->rf_calibrate_info.thermal_value = thermal_value; + + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "<===dm_TXPowerTrackingCallback_ThermalMeter_8188E\n"); + + dm->rf_calibrate_info.tx_powercount = 0; +} + +/* 3============================================================ + * 3 IQ Calibration + * 3============================================================ */ + +void +odm_reset_iqk_result( + void *dm_void +) +{ + return; +} +#if 1/* !(DM_ODM_SUPPORT_TYPE & ODM_AP) */ +u8 odm_get_right_chnl_place_for_iqk(u8 chnl) +{ + u8 channel_all[ODM_TARGET_CHNL_NUM_2G_5G] = { + 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, 124, 126, 128, 130, 132, 134, 136, 138, 140, 149, 151, 153, 155, 157, 159, 161, 163, 165 + }; + u8 place = chnl; + + + if (chnl > 14) { + for (place = 14; place < sizeof(channel_all); place++) { + if (channel_all[place] == chnl) + return place - 13; + } + } + return 0; + +} +#endif + +void +odm_iq_calibrate( + struct dm_struct *dm +) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if ((dm->is_linked) && (!iqk_info->rfk_forbidden)) { + if ((*dm->channel != dm->pre_channel) && (!*dm->is_scan_in_process)) { + dm->pre_channel = *dm->channel; + dm->linked_interval = 0; + } + + if (dm->linked_interval < 3) + dm->linked_interval++; + + if (dm->linked_interval == 2) + halrf_iqk_trigger(dm, false); + } else + dm->linked_interval = 0; + +} + +void phydm_rf_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + odm_txpowertracking_init(dm); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814A) + phy_iq_calibrate_8814a_init(dm); +#endif +#endif + +} + +void phydm_rf_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_txpowertracking_check(dm); +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + odm_iq_calibrate(dm); +#endif +} diff --git a/hal/phydm/halrf/halphyrf_ap.h b/hal/phydm/halrf/halphyrf_ap.h new file mode 100644 index 0000000..8cc2797 --- /dev/null +++ b/hal/phydm/halrf/halphyrf_ap.h @@ -0,0 +1,170 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __HALPHYRF_H__ +#define __HALPHYRF_H__ + +#include "halrf/halrf_powertracking_ap.h" +#include "halrf/halrf_kfree.h" + +#if (RTL8814A_SUPPORT == 1) + #include "halrf/rtl8814a/halrf_iqk_8814a.h" +#endif + +#if (RTL8822B_SUPPORT == 1) + #include "halrf/rtl8822b/halrf_iqk_8822b.h" +#endif + +#if (RTL8821C_SUPPORT == 1) + #include "halrf/rtl8821c/halrf_iqk_8821c.h" +#endif + +#if (RTL8195B_SUPPORT == 1) +// #include "halrf/rtl8195b/halrf.h" + #include "halrf/rtl8195b/halrf_iqk_8195b.h" + #include "halrf/rtl8195b/halrf_txgapk_8195b.h" + #include "halrf/rtl8195b/halrf_dpk_8195b.h" +#endif + +#if (RTL8198F_SUPPORT == 1) + #include "halrf/rtl8198f/halrf_iqk_8198f.h" + #include "halrf/rtl8198f/halrf_dpk_8198f.h" +#endif + +#if (RTL8812F_SUPPORT == 1) + #include "halrf/rtl8812f/halrf_iqk_8812f.h" + #include "halrf/rtl8812f/halrf_dpk_8812f.h" + #include "halrf/rtl8812f/halrf_tssi_8812f.h" +#endif + +#if (RTL8814B_SUPPORT == 1) + #include "halrf/rtl8814b/halrf_iqk_8814b.h" + #include "halrf/rtl8814b/halrf_dpk_8814b.h" + #include "halrf/rtl8814b/halrf_txgapk_8814b.h" +#endif + +#if (RTL8197G_SUPPORT == 1) + #include "halrf/rtl8197g/halrf_iqk_8197g.h" + #include "halrf/rtl8197g/halrf_dpk_8197g.h" + #include "halrf/rtl8197g/halrf_tssi_8197g.h" +#endif + +enum pwrtrack_method { + BBSWING, + TXAGC, + MIX_MODE, + TSSI_MODE, + MIX_2G_TSSI_5G_MODE, + MIX_5G_TSSI_2G_MODE, + CLEAN_MODE +}; + +typedef void (*func_set_pwr)(void *, enum pwrtrack_method, u8, u8); +typedef void(*func_iqk)(void *, u8, u8, u8); +typedef void (*func_lck)(void *); +typedef void (*func_tssi_dck)(void *, u8); +/* refine by YuChen for 8814A */ +typedef void (*func_swing)(void *, u8 **, u8 **, u8 **, u8 **); +typedef void (*func_swing8814only)(void *, u8 **, u8 **, u8 **, u8 **); +typedef void (*func_all_swing)(void *, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **); +typedef void (*func_all_swing_ex)(void *, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **); + +struct txpwrtrack_cfg { + u8 swing_table_size_cck; + u8 swing_table_size_ofdm; + u8 threshold_iqk; + u8 threshold_dpk; + u8 average_thermal_num; + u8 rf_path_count; + u32 thermal_reg_addr; + func_set_pwr odm_tx_pwr_track_set_pwr; + func_iqk do_iqk; + func_lck phy_lc_calibrate; + func_tssi_dck do_tssi_dck; + func_swing get_delta_swing_table; + func_swing8814only get_delta_swing_table8814only; + func_all_swing get_delta_all_swing_table; + func_all_swing_ex get_delta_all_swing_table_ex; +}; + +void +odm_clear_txpowertracking_state( + void *dm_void +); + +void +configure_txpower_track( + void *dm_void, + struct txpwrtrack_cfg *config +); + + +void +odm_txpowertracking_callback_thermal_meter( + void *dm_void +); + +#if (RTL8192E_SUPPORT == 1) +void +odm_txpowertracking_callback_thermal_meter_92e( + void *dm_void +); +#endif + +#if (RTL8814A_SUPPORT == 1) +void +odm_txpowertracking_callback_thermal_meter_jaguar_series2( + void *dm_void +); + +#elif ODM_IC_11AC_SERIES_SUPPORT +void +odm_txpowertracking_callback_thermal_meter_jaguar_series( + void *dm_void +); + +#elif (RTL8197F_SUPPORT == 1 || RTL8192F_SUPPORT == 1 || RTL8822B_SUPPORT == 1 ||\ + RTL8821C_SUPPORT == 1 || RTL8198F_SUPPORT == 1) +void +odm_txpowertracking_callback_thermal_meter_jaguar_series3( + void *dm_void +); + +#elif (RTL8814B_SUPPORT == 1 || RTL8812F_SUPPORT == 1 || RTL8822C_SUPPORT == 1 || RTL8197G_SUPPORT == 1) +void +odm_txpowertracking_callback_thermal_meter_jaguar_series4( + void *dm_void +); + +#endif + +#define IS_CCK_RATE(_rate) (ODM_MGN_1M == _rate || _rate == ODM_MGN_2M || _rate == ODM_MGN_5_5M || _rate == ODM_MGN_11M) + +#define ODM_TARGET_CHNL_NUM_2G_5G 59 + + +void +odm_reset_iqk_result( + void *dm_void +); +u8 +odm_get_right_chnl_place_for_iqk( + u8 chnl +); + +void phydm_rf_init(void *dm_void); +void phydm_rf_watchdog(void *dm_void); + +#endif /*#ifndef __HALPHYRF_H__*/ diff --git a/hal/phydm/halrf/halphyrf_ce.c b/hal/phydm/halrf/halphyrf_ce.c new file mode 100644 index 0000000..1cfb95d --- /dev/null +++ b/hal/phydm/halrf/halphyrf_ce.c @@ -0,0 +1,1180 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#define CALCULATE_SWINGTALBE_OFFSET(_offset, _direction, _size, _delta_thermal)\ + do { \ + u32 __offset = (u32)_offset; \ + u32 __size = (u32)_size; \ + for (__offset = 0; __offset < __size; __offset++) { \ + if (_delta_thermal < \ + thermal_threshold[_direction][__offset]) { \ + if (__offset != 0) \ + __offset--; \ + break; \ + } \ + } \ + if (__offset >= __size) \ + __offset = __size - 1; \ + } while (0) + +void configure_txpower_track(void *dm_void, struct txpwrtrack_cfg *config) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if RTL8192E_SUPPORT + if (dm->support_ic_type == ODM_RTL8192E) + configure_txpower_track_8192e(config); +#endif +#if RTL8821A_SUPPORT + if (dm->support_ic_type == ODM_RTL8821) + configure_txpower_track_8821a(config); +#endif +#if RTL8812A_SUPPORT + if (dm->support_ic_type == ODM_RTL8812) + configure_txpower_track_8812a(config); +#endif +#if RTL8188E_SUPPORT + if (dm->support_ic_type == ODM_RTL8188E) + configure_txpower_track_8188e(config); +#endif + +#if RTL8723B_SUPPORT + if (dm->support_ic_type == ODM_RTL8723B) + configure_txpower_track_8723b(config); +#endif + +#if RTL8814A_SUPPORT + if (dm->support_ic_type == ODM_RTL8814A) + configure_txpower_track_8814a(config); +#endif + +#if RTL8703B_SUPPORT + if (dm->support_ic_type == ODM_RTL8703B) + configure_txpower_track_8703b(config); +#endif + +#if RTL8188F_SUPPORT + if (dm->support_ic_type == ODM_RTL8188F) + configure_txpower_track_8188f(config); +#endif +#if RTL8723D_SUPPORT + if (dm->support_ic_type == ODM_RTL8723D) + configure_txpower_track_8723d(config); +#endif +/*@ JJ ADD 20161014 */ +#if RTL8710B_SUPPORT + if (dm->support_ic_type == ODM_RTL8710B) + configure_txpower_track_8710b(config); +#endif +#if RTL8822B_SUPPORT + if (dm->support_ic_type == ODM_RTL8822B) + configure_txpower_track_8822b(config); +#endif +#if RTL8821C_SUPPORT + if (dm->support_ic_type == ODM_RTL8821C) + configure_txpower_track_8821c(config); +#endif + +#if RTL8192F_SUPPORT + if (dm->support_ic_type == ODM_RTL8192F) + configure_txpower_track_8192f(config); +#endif + +#if RTL8822C_SUPPORT + if (dm->support_ic_type == ODM_RTL8822C) + configure_txpower_track_8822c(config); +#endif + +#if RTL8814B_SUPPORT + if (dm->support_ic_type == ODM_RTL8814B) + configure_txpower_track_8814b(config); +#endif + +#if RTL8723F_SUPPORT + if (dm->support_ic_type == ODM_RTL8723F) + configure_txpower_track_8723f(config); +#endif + +} + +/*@ ********************************************************************** + * <20121113, Kordan> This function should be called when tx_agc changed. + * Otherwise the previous compensation is gone, because we record the + * delta of temperature between two TxPowerTracking watch dogs. + * + * NOTE: If Tx BB swing or Tx scaling is varified during run-time, still + * need to call this function. + * ********************************************************************** + */ +void odm_clear_txpowertracking_state(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + u8 p = 0; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + + cali_info->bb_swing_idx_cck_base = cali_info->default_cck_index; + cali_info->bb_swing_idx_cck = cali_info->default_cck_index; + dm->rf_calibrate_info.CCK_index = 0; + + for (p = RF_PATH_A; p < MAX_RF_PATH; ++p) { + cali_info->bb_swing_idx_ofdm_base[p] + = cali_info->default_ofdm_index; + cali_info->bb_swing_idx_ofdm[p] = cali_info->default_ofdm_index; + cali_info->OFDM_index[p] = cali_info->default_ofdm_index; + + cali_info->power_index_offset[p] = 0; + cali_info->delta_power_index[p] = 0; + cali_info->delta_power_index_last[p] = 0; + + /* Initial Mix mode power tracking*/ + cali_info->absolute_ofdm_swing_idx[p] = 0; + cali_info->remnant_ofdm_swing_idx[p] = 0; + cali_info->kfree_offset[p] = 0; + } + /* Initial Mix mode power tracking*/ + cali_info->modify_tx_agc_flag_path_a = false; + cali_info->modify_tx_agc_flag_path_b = false; + cali_info->modify_tx_agc_flag_path_c = false; + cali_info->modify_tx_agc_flag_path_d = false; + cali_info->remnant_cck_swing_idx = 0; + cali_info->thermal_value = rf->eeprom_thermal; + cali_info->modify_tx_agc_value_cck = 0; + cali_info->modify_tx_agc_value_ofdm = 0; +} + +void odm_get_tracking_table(void *dm_void, u8 thermal_value, u8 delta) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct _hal_rf_ *rf = &dm->rf_table; + struct txpwrtrack_cfg c = {0}; + + u8 p; + /* 4 1. TWO tables decide the final index of OFDM/CCK swing table. */ + u8 *pwrtrk_tab_up_a = NULL; + u8 *pwrtrk_tab_down_a = NULL; + u8 *pwrtrk_tab_up_b = NULL; + u8 *pwrtrk_tab_down_b = NULL; + /*for 8814 add by Yu Chen*/ + u8 *pwrtrk_tab_up_c = NULL; + u8 *pwrtrk_tab_down_c = NULL; + u8 *pwrtrk_tab_up_d = NULL; + u8 *pwrtrk_tab_down_d = NULL; + /*for Xtal Offset by James.Tung*/ + s8 *xtal_tab_up = NULL; + s8 *xtal_tab_down = NULL; + + configure_txpower_track(dm, &c); + + (*c.get_delta_swing_table)(dm, + (u8 **)&pwrtrk_tab_up_a, + (u8 **)&pwrtrk_tab_down_a, + (u8 **)&pwrtrk_tab_up_b, + (u8 **)&pwrtrk_tab_down_b); + + if (dm->support_ic_type & ODM_RTL8814A) /*for 8814 path C & D*/ + (*c.get_delta_swing_table8814only)(dm, + (u8 **)&pwrtrk_tab_up_c, + (u8 **)&pwrtrk_tab_down_c, + (u8 **)&pwrtrk_tab_up_d, + (u8 **)&pwrtrk_tab_down_d); + /*for Xtal Offset*/ + if (dm->support_ic_type & + (ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8710B | ODM_RTL8192F)) + (*c.get_delta_swing_xtal_table)(dm, + (s8 **)&xtal_tab_up, + (s8 **)&xtal_tab_down); + + if (thermal_value > rf->eeprom_thermal) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + /*recording power index offset*/ + cali_info->delta_power_index_last[p] = + cali_info->delta_power_index[p]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher******\n"); + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pwrtrk_tab_up_b[%d] = %d\n", delta, + pwrtrk_tab_up_b[delta]); + + cali_info->delta_power_index[p] = + pwrtrk_tab_up_b[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + pwrtrk_tab_up_b[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "absolute_ofdm_swing_idx[PATH_B] = %d\n", + cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_C: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pwrtrk_tab_up_c[%d] = %d\n", delta, + pwrtrk_tab_up_c[delta]); + + cali_info->delta_power_index[p] = + pwrtrk_tab_up_c[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + pwrtrk_tab_up_c[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "absolute_ofdm_swing_idx[PATH_C] = %d\n", + cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_D: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pwrtrk_tab_up_d[%d] = %d\n", delta, + pwrtrk_tab_up_d[delta]); + + cali_info->delta_power_index[p] = + pwrtrk_tab_up_d[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + pwrtrk_tab_up_d[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "absolute_ofdm_swing_idx[PATH_D] = %d\n", + cali_info->absolute_ofdm_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pwrtrk_tab_up_a[%d] = %d\n", delta, + pwrtrk_tab_up_a[delta]); + + cali_info->delta_power_index[p] = + pwrtrk_tab_up_a[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + pwrtrk_tab_up_a[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "absolute_ofdm_swing_idx[PATH_A] = %d\n", + cali_info->absolute_ofdm_swing_idx[p]); + break; + } + } + /* @JJ ADD 20161014 */ + /*Save xtal_offset from Xtal table*/ + if (dm->support_ic_type & + (ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8710B | + ODM_RTL8192F)) { + /*recording last Xtal offset*/ + cali_info->xtal_offset_last = cali_info->xtal_offset; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[Xtal] xtal_tab_up[%d] = %d\n", + delta, xtal_tab_up[delta]); + cali_info->xtal_offset = xtal_tab_up[delta]; + if (cali_info->xtal_offset_last != xtal_tab_up[delta]) + cali_info->xtal_offset_eanble = 1; + } + } else { + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + /*recording power index offset*/ + cali_info->delta_power_index_last[p] = + cali_info->delta_power_index[p]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower******\n"); + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pwrtrk_tab_down_b[%d] = %d\n", delta, + pwrtrk_tab_down_b[delta]); + cali_info->delta_power_index[p] = + -1 * pwrtrk_tab_down_b[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + -1 * pwrtrk_tab_down_b[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "absolute_ofdm_swing_idx[PATH_B] = %d\n", + cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_C: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pwrtrk_tab_down_c[%d] = %d\n", delta, + pwrtrk_tab_down_c[delta]); + cali_info->delta_power_index[p] = + -1 * pwrtrk_tab_down_c[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + -1 * pwrtrk_tab_down_c[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "absolute_ofdm_swing_idx[PATH_C] = %d\n", + cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_D: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pwrtrk_tab_down_d[%d] = %d\n", delta, + pwrtrk_tab_down_d[delta]); + cali_info->delta_power_index[p] = + -1 * pwrtrk_tab_down_d[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + -1 * pwrtrk_tab_down_d[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "absolute_ofdm_swing_idx[PATH_D] = %d\n", + cali_info->absolute_ofdm_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pwrtrk_tab_down_a[%d] = %d\n", delta, + pwrtrk_tab_down_a[delta]); + cali_info->delta_power_index[p] = + -1 * pwrtrk_tab_down_a[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + -1 * pwrtrk_tab_down_a[delta]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "absolute_ofdm_swing_idx[PATH_A] = %d\n", + cali_info->absolute_ofdm_swing_idx[p]); + break; + } + } + /* @JJ ADD 20161014 */ + if (dm->support_ic_type & + (ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8710B | + ODM_RTL8192F)) { + /*recording last Xtal offset*/ + cali_info->xtal_offset_last = cali_info->xtal_offset; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[Xtal] xtal_tab_down[%d] = %d\n", delta, + xtal_tab_down[delta]); + /*Save xtal_offset from Xtal table*/ + cali_info->xtal_offset = xtal_tab_down[delta]; + if (cali_info->xtal_offset_last != xtal_tab_down[delta]) + cali_info->xtal_offset_eanble = 1; + } + } +} + +void odm_pwrtrk_method(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 p, idxforchnl = 0; + + struct txpwrtrack_cfg c = {0}; + + configure_txpower_track(dm, &c); + + if (dm->support_ic_type & + (ODM_RTL8188E | ODM_RTL8192E | ODM_RTL8821 | ODM_RTL8812 | + ODM_RTL8723B | ODM_RTL8814A | ODM_RTL8703B | ODM_RTL8188F | + ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8710B | + ODM_RTL8192F)) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "***Enter PwrTrk MIX_MODE***\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (dm->support_ic_type & ODM_RTL8723D) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "***Enter PwrTrk MIX_MODE***\n"); + p = (u8)odm_get_bb_reg(dm, R_0x948, 0x00000080); + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + /*if open ant_div 0x948=140,do 2 path pwr_track*/ + if (odm_get_bb_reg(dm, R_0x948, 0x00000040)) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, 1, 0); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "***Enter PwrTrk BBSWING_MODE***\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr) + (dm, BBSWING, p, idxforchnl); + } +} + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) +void odm_txpowertracking_callback_thermal_meter(struct dm_struct *dm) +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +void odm_txpowertracking_callback_thermal_meter(void *dm_void) +#else +void odm_txpowertracking_callback_thermal_meter(void *adapter) +#endif +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + u8 thermal_value = 0, delta, delta_lck, delta_iqk, p = 0, i = 0; + u8 thermal_value_avg_count = 0; + u32 thermal_value_avg = 0, regc80, regcd0, regcd4, regab4; + + /* OFDM BB Swing should be less than +3.0dB, required by Arthur */ +#if 0 + u8 OFDM_min_index = 0; +#endif +#if 0 + /* get_right_chnl_place_for_iqk(hal_data->current_channel) */ +#endif + u8 power_tracking_type = rf->pwt_type; + s8 thermal_value_temp = 0; + + struct txpwrtrack_cfg c = {0}; + + /* @4 2. Initialization ( 7 steps in total ) */ + + configure_txpower_track(dm, &c); + + cali_info->txpowertracking_callback_cnt++; + cali_info->is_txpowertracking_init = true; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "\n\n\n===>%s bbsw_idx_cck_base=%d\n", + __func__, cali_info->bb_swing_idx_cck_base); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "bbsw_idx_ofdm_base[A]=%d default_ofdm_idx=%d\n", + cali_info->bb_swing_idx_ofdm_base[RF_PATH_A], + cali_info->default_ofdm_index); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->txpowertrack_control=%d, rf->eeprom_thermal %d\n", + cali_info->txpowertrack_control, rf->eeprom_thermal); + + /* 0x42: RF Reg[15:10] 88E */ + thermal_value = + (u8)odm_get_rf_reg(dm, RF_PATH_A, c.thermal_reg_addr, 0xfc00); + + thermal_value_temp = thermal_value + phydm_get_thermal_offset(dm); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp(%d) = ther_value(%d) + pwr_trim_ther(%d)\n", + thermal_value_temp, thermal_value, + phydm_get_thermal_offset(dm)); + + if (thermal_value_temp > 63) + thermal_value = 63; + else if (thermal_value_temp < 0) + thermal_value = 0; + else + thermal_value = thermal_value_temp; + + /*@add log by zhao he, check c80/c94/c14/ca0 value*/ + if (dm->support_ic_type & + (ODM_RTL8723D | ODM_RTL8710B)) { + regc80 = odm_get_bb_reg(dm, R_0xc80, MASKDWORD); + regcd0 = odm_get_bb_reg(dm, R_0xcd0, MASKDWORD); + regcd4 = odm_get_bb_reg(dm, R_0xcd4, MASKDWORD); + regab4 = odm_get_bb_reg(dm, R_0xab4, 0x000007FF); + RF_DBG(dm, DBG_RF_IQK, + "0xc80 = 0x%x 0xcd0 = 0x%x 0xcd4 = 0x%x 0xab4 = 0x%x\n", + regc80, regcd0, regcd4, regab4); + } + + if (!cali_info->txpowertrack_control) + return; + + if (rf->eeprom_thermal == 0xff) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "no pg, hal_data->eeprom_thermal_meter = 0x%x\n", + rf->eeprom_thermal); + return; + } + + /*@4 3. Initialize ThermalValues of rf_calibrate_info*/ + + if (cali_info->is_reloadtxpowerindex) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "reload ofdm index for band switch\n"); + + /*@4 4. Calculate average thermal meter*/ + + cali_info->thermal_value_avg[cali_info->thermal_value_avg_index] + = thermal_value; + + cali_info->thermal_value_avg_index++; + /*Average times = c.average_thermal_num*/ + if (cali_info->thermal_value_avg_index == c.average_thermal_num) + cali_info->thermal_value_avg_index = 0; + + for (i = 0; i < c.average_thermal_num; i++) { + if (cali_info->thermal_value_avg[i]) { + thermal_value_avg += cali_info->thermal_value_avg[i]; + thermal_value_avg_count++; + } + } + + /* Calculate Average thermal_value after average enough times */ + if (thermal_value_avg_count) { + thermal_value = + (u8)(thermal_value_avg / thermal_value_avg_count); + cali_info->thermal_value_delta + = thermal_value - rf->eeprom_thermal; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "AVG Thermal Meter = 0x%X, EFUSE Thermal base = 0x%X\n", + thermal_value, rf->eeprom_thermal); + } + + /* @4 5. Calculate delta, delta_lck, delta_iqk. */ + /* "delta" here is used to determine thermal value changes or not. */ + if (thermal_value > cali_info->thermal_value) + delta = thermal_value - cali_info->thermal_value; + else + delta = cali_info->thermal_value - thermal_value; + + if (thermal_value > cali_info->thermal_value_lck) + delta_lck = thermal_value - cali_info->thermal_value_lck; + else + delta_lck = cali_info->thermal_value_lck - thermal_value; + + if (thermal_value > cali_info->thermal_value_iqk) + delta_iqk = thermal_value - cali_info->thermal_value_iqk; + else + delta_iqk = cali_info->thermal_value_iqk - thermal_value; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "(delta, delta_lck, delta_iqk) = (%d, %d, %d)\n", delta, + delta_lck, delta_iqk); + + /*@4 6. If necessary, do LCK.*/ + /* Wait sacn to do LCK by RF Jenyu*/ + if (!(*dm->is_scan_in_process) && !iqk_info->rfk_forbidden) { + /* Delta temperature is equal to or larger than 20 centigrade.*/ + if (delta_lck >= c.threshold_iqk) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_lck(%d) >= threshold_iqk(%d)\n", + delta_lck, c.threshold_iqk); + cali_info->thermal_value_lck = thermal_value; + + /*Use RTLCK, close power tracking driver LCK*/ + /*8821 don't do LCK*/ + if (!(dm->support_ic_type & + (ODM_RTL8821 | ODM_RTL8814A | ODM_RTL8822B)) && + c.phy_lc_calibrate) { + (*c.phy_lc_calibrate)(dm); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "do pwrtrk lck\n"); + } + } + } + + /*@3 7. If necessary, move the index of swing table to adjust Tx power.*/ + /* "delta" here is used to record the absolute value of difference. */ + if (delta > 0 && cali_info->txpowertrack_control) { + if (thermal_value > rf->eeprom_thermal) + delta = thermal_value - rf->eeprom_thermal; + else + delta = rf->eeprom_thermal - thermal_value; + + if (delta >= TXPWR_TRACK_TABLE_SIZE) + delta = TXPWR_TRACK_TABLE_SIZE - 1; + + odm_get_tracking_table(dm, thermal_value, delta); + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "\n[path-%d] Calculate pwr_idx_offset\n", p); + + /*If Thermal value changes but table value is the same*/ + if (cali_info->delta_power_index[p] == + cali_info->delta_power_index_last[p]) + cali_info->power_index_offset[p] = 0; + else + cali_info->power_index_offset[p] = + cali_info->delta_power_index[p] - + cali_info->delta_power_index_last[p]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "path-%d pwridx_diff%d=pwr_idx%d - last_idx%d\n", + p, cali_info->power_index_offset[p], + cali_info->delta_power_index[p], + cali_info->delta_power_index_last[p]); +#if 0 + + cali_info->OFDM_index[p] = cali_info->bb_swing_idx_ofdm_base[p] + cali_info->power_index_offset[p]; + cali_info->CCK_index = cali_info->bb_swing_idx_cck_base + cali_info->power_index_offset[p]; + + cali_info->bb_swing_idx_cck = cali_info->CCK_index; + cali_info->bb_swing_idx_ofdm[p] = cali_info->OFDM_index[p]; + + /*************Print BB Swing base and index Offset*************/ + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "The 'CCK' final index(%d) = BaseIndex(%d) + power_index_offset(%d)\n", + cali_info->bb_swing_idx_cck, + cali_info->bb_swing_idx_cck_base, + cali_info->power_index_offset[p]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "The 'OFDM' final index(%d) = BaseIndex[%d](%d) + power_index_offset(%d)\n", + cali_info->bb_swing_idx_ofdm[p], p, + cali_info->bb_swing_idx_ofdm_base[p], + cali_info->power_index_offset[p]); + + /*4 7.1 Handle boundary conditions of index.*/ + + if (cali_info->OFDM_index[p] > c.swing_table_size_ofdm - 1) + cali_info->OFDM_index[p] = c.swing_table_size_ofdm - 1; + else if (cali_info->OFDM_index[p] <= OFDM_min_index) + cali_info->OFDM_index[p] = OFDM_min_index; +#endif + } +#if 0 + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "\n\n========================================================================================================\n"); + + if (cali_info->CCK_index > c.swing_table_size_cck - 1) + cali_info->CCK_index = c.swing_table_size_cck - 1; + else if (cali_info->CCK_index <= 0) + cali_info->CCK_index = 0; +#endif + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Thermal is unchanged thermal=%d last_thermal=%d\n", + thermal_value, + cali_info->thermal_value); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + cali_info->power_index_offset[p] = 0; + } + +#if 0 + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "TxPowerTracking: [CCK] Swing Current index: %d, Swing base index: %d\n", + cali_info->CCK_index, + cali_info->bb_swing_idx_cck_base); /*Print Swing base & current*/ + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "TxPowerTracking: [OFDM] Swing Current index: %d, Swing base index[%d]: %d\n", + cali_info->OFDM_index[p], p, + cali_info->bb_swing_idx_ofdm_base[p]); + } +#endif + + if ((dm->support_ic_type & ODM_RTL8814A)) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "power_tracking_type=%d\n", + power_tracking_type); + + if (power_tracking_type == 0) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "***Enter PwrTrk MIX_MODE***\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr) + (dm, MIX_MODE, p, 0); + } else if (power_tracking_type == 1) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "***Enter PwrTrk MIX(2G) TSSI(5G) MODE***\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr) + (dm, MIX_2G_TSSI_5G_MODE, p, 0); + } else if (power_tracking_type == 2) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "***Enter PwrTrk MIX(5G) TSSI(2G)MODE***\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr) + (dm, MIX_5G_TSSI_2G_MODE, p, 0); + } else if (power_tracking_type == 3) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "***Enter PwrTrk TSSI MODE***\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr) + (dm, TSSI_MODE, p, 0); + } + } else if ((cali_info->power_index_offset[RF_PATH_A] != 0 || + cali_info->power_index_offset[RF_PATH_B] != 0 || + cali_info->power_index_offset[RF_PATH_C] != 0 || + cali_info->power_index_offset[RF_PATH_D] != 0)) { +#if 0 + /* 4 7.2 Configure the Swing Table to adjust Tx Power. */ + /*Always true after Tx Power is adjusted by power tracking.*/ + + cali_info->is_tx_power_changed = true; + /* 2012/04/23 MH According to Luke's suggestion, we can not write BB digital + * to increase TX power. Otherwise, EVM will be bad. + * + * 2012/04/25 MH Add for tx power tracking to set tx power in tx agc for 88E. + */ + if (thermal_value > cali_info->thermal_value) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature Increasing(%d): delta_pi: %d, delta_t: %d, Now_t: %d, EFUSE_t: %d, Last_t: %d\n", + p, cali_info->power_index_offset[p], + delta, thermal_value, rf->eeprom_thermal, + cali_info->thermal_value); + } + } else if (thermal_value < cali_info->thermal_value) { /*Low temperature*/ + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature Decreasing(%d): delta_pi: %d, delta_t: %d, Now_t: %d, EFUSE_t: %d, Last_t: %d\n", + p, cali_info->power_index_offset[p], + delta, thermal_value, rf->eeprom_thermal, + cali_info->thermal_value); + } + } +#endif + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + if (thermal_value > rf->eeprom_thermal) { +#else + if (thermal_value > dm->priv->pmib->dot11RFEntry.ther) { +#endif + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) higher than PG value(%d)\n", + thermal_value, rf->eeprom_thermal); + + odm_pwrtrk_method(dm); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) lower than PG value(%d)\n", + thermal_value, rf->eeprom_thermal); + + odm_pwrtrk_method(dm); + } + +#if 0 + /*Record last time Power Tracking result as base.*/ + cali_info->bb_swing_idx_cck_base = cali_info->bb_swing_idx_cck; + for (p = RF_PATH_A; p < c.rf_path_count; p++) + cali_info->bb_swing_idx_ofdm_base[p] = cali_info->bb_swing_idx_ofdm[p]; +#endif + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->thermal_value = %d thermal_value= %d\n", + cali_info->thermal_value, thermal_value); + } + /*Record last Power Tracking Thermal value*/ + cali_info->thermal_value = thermal_value; + + if (dm->support_ic_type & + (ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8192F | ODM_RTL8710B)) { + if (cali_info->xtal_offset_eanble != 0 && + cali_info->txpowertrack_control && + rf->eeprom_thermal != 0xff) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "**********Enter Xtal Tracking**********\n"); + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + if (thermal_value > rf->eeprom_thermal) { +#else + if (thermal_value > dm->priv->pmib->dot11RFEntry.ther) { +#endif + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) higher than PG (%d)\n", + thermal_value, rf->eeprom_thermal); + (*c.odm_txxtaltrack_set_xtal)(dm); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) lower than PG (%d)\n", + thermal_value, rf->eeprom_thermal); + (*c.odm_txxtaltrack_set_xtal)(dm); + } + } + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "**********End Xtal Tracking**********\n"); + } + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + + /* Wait sacn to do IQK by RF Jenyu*/ + if (!(*dm->is_scan_in_process) && !iqk_info->rfk_forbidden && + !cali_info->is_iqk_in_progress && dm->is_linked) { + if (!(dm->support_ic_type & ODM_RTL8723B)) { + /*Delta temperature is equal or larger than 20 Celsius*/ + /*When threshold is 8*/ + if (delta_iqk >= c.threshold_iqk) { + cali_info->thermal_value_iqk = thermal_value; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_iqk(%d) >= threshold_iqk(%d)\n", + delta_iqk, c.threshold_iqk); + (*c.do_iqk)(dm, delta_iqk, thermal_value, 8); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "do pwrtrk iqk\n"); + } + } + } + +#if 0 + if (cali_info->dpk_thermal[RF_PATH_A] != 0) { + if (diff_DPK[RF_PATH_A] >= c.threshold_dpk) { + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xcc4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), (diff_DPK[RF_PATH_A] / c.threshold_dpk)); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } else if ((diff_DPK[RF_PATH_A] <= -1 * c.threshold_dpk)) { + s32 value = 0x20 + (diff_DPK[RF_PATH_A] / c.threshold_dpk); + + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xcc4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), value); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } else { + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xcc4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), 0); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } + } + if (cali_info->dpk_thermal[RF_PATH_B] != 0) { + if (diff_DPK[RF_PATH_B] >= c.threshold_dpk) { + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xec4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), (diff_DPK[RF_PATH_B] / c.threshold_dpk)); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } else if ((diff_DPK[RF_PATH_B] <= -1 * c.threshold_dpk)) { + s32 value = 0x20 + (diff_DPK[RF_PATH_B] / c.threshold_dpk); + + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xec4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), value); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } else { + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xec4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), 0); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } + } +#endif + +#endif + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "<===%s\n", __func__); + + cali_info->tx_powercount = 0; +} + +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) +void +odm_txpowertracking_new_callback_thermal_meter(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct _hal_rf_ *rf = &dm->rf_table; + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + u8 thermal_value[MAX_RF_PATH] = {0}, delta[MAX_RF_PATH] = {0}; + u8 delta_swing_table_idx_tup[DELTA_SWINGIDX_SIZE] = {0}; + u8 delta_swing_table_idx_tdown[DELTA_SWINGIDX_SIZE] = {0}; + u8 delta_LCK = 0, delta_IQK = 0, i = 0, j = 0, p; + u8 thermal_value_avg_count[MAX_RF_PATH] = {0}; + u32 thermal_value_avg[MAX_RF_PATH] = {0}; + s8 thermal_value_temp[MAX_RF_PATH] = {0}; + u8 tracking_method = MIX_MODE; + + struct txpwrtrack_cfg c; + + u8 *delta_swing_table_idx_tup_a = NULL; + u8 *delta_swing_table_idx_tdown_a = NULL; + u8 *delta_swing_table_idx_tup_b = NULL; + u8 *delta_swing_table_idx_tdown_b = NULL; + u8 *delta_swing_table_idx_tup_c = NULL; + u8 *delta_swing_table_idx_tdown_c = NULL; + u8 *delta_swing_table_idx_tup_d = NULL; + u8 *delta_swing_table_idx_tdown_d = NULL; + + configure_txpower_track(dm, &c); + + (*c.get_delta_swing_table)(dm, (u8 **)&delta_swing_table_idx_tup_a, (u8 **)&delta_swing_table_idx_tdown_a, + (u8 **)&delta_swing_table_idx_tup_b, (u8 **)&delta_swing_table_idx_tdown_b); + + if (dm->support_ic_type == ODM_RTL8814B) { + (*c.get_delta_swing_table)(dm, (u8 **)&delta_swing_table_idx_tup_c, (u8 **)&delta_swing_table_idx_tdown_c, + (u8 **)&delta_swing_table_idx_tup_d, (u8 **)&delta_swing_table_idx_tdown_d); + } + + cali_info->txpowertracking_callback_cnt++; + cali_info->is_txpowertracking_init = true; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "===>odm_txpowertracking_callback_thermal_meter\n cali_info->bb_swing_idx_cck_base: %d, cali_info->bb_swing_idx_ofdm_base[A]: %d, cali_info->default_ofdm_index: %d\n", + cali_info->bb_swing_idx_cck_base, cali_info->bb_swing_idx_ofdm_base[RF_PATH_A], cali_info->default_ofdm_index); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->txpowertrack_control=%d, tssi->thermal[RF_PATH_A]=%d tssi->thermal[RF_PATH_B]=%d\n", + cali_info->txpowertrack_control, tssi->thermal[RF_PATH_A], tssi->thermal[RF_PATH_B]); + + if (dm->support_ic_type == ODM_RTL8822C) { + for (i = 0; i < c.rf_path_count; i++) + thermal_value[i] = (u8)odm_get_rf_reg(dm, i, c.thermal_reg_addr, 0x7e); /* 0x42: RF Reg[6:1] Thermal Trim*/ + } else { + for (i = 0; i < c.rf_path_count; i++) { + thermal_value[i] = (u8)odm_get_rf_reg(dm, i, c.thermal_reg_addr, 0xfc00); /* 0x42: RF Reg[15:10] 88E */ + + if (dm->support_ic_type == ODM_RTL8814B) { + thermal_value_temp[i] = (s8)thermal_value[i] + phydm_get_multi_thermal_offset(dm, i); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp[%d](%d) = thermal_value[%d](%d) + multi_thermal_trim(%d)\n", i, thermal_value_temp[i], i, thermal_value[i], phydm_get_multi_thermal_offset(dm, i)); + } else { + thermal_value_temp[i] = (s8)thermal_value[i] + phydm_get_thermal_offset(dm); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp[%d](%d) = thermal_value[%d](%d) + thermal_trim(%d)\n", i, thermal_value_temp[i], i, thermal_value[i], phydm_get_thermal_offset(dm)); + } + + if (thermal_value_temp[i] > 63) + thermal_value[i] = 63; + else if (thermal_value_temp[i] < 0) + thermal_value[i] = 0; + else + thermal_value[i] = thermal_value_temp[i]; + } + } + + if ((tssi->thermal[RF_PATH_A] == 0xff || tssi->thermal[RF_PATH_B] == 0xff) && + cali_info->txpowertrack_control != 3) { + for (i = 0; i < c.rf_path_count; i++) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "no pg, tssi->thermal[%d] = 0x%x\n", + i, tssi->thermal[i]); + return; + } + + for (j = 0; j < c.rf_path_count; j++) { + cali_info->thermal_value_avg_path[j][cali_info->thermal_value_avg_index_path[j]] = thermal_value[j]; + cali_info->thermal_value_avg_index_path[j]++; + if (cali_info->thermal_value_avg_index_path[j] == c.average_thermal_num) /*Average times = c.average_thermal_num*/ + cali_info->thermal_value_avg_index_path[j] = 0; + + + for (i = 0; i < c.average_thermal_num; i++) { + if (cali_info->thermal_value_avg_path[j][i]) { + thermal_value_avg[j] += cali_info->thermal_value_avg_path[j][i]; + thermal_value_avg_count[j]++; + } + } + + if (thermal_value_avg_count[j]) { /* Calculate Average thermal_value after average enough times */ + thermal_value[j] = (u8)(thermal_value_avg[j] / thermal_value_avg_count[j]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "AVG Thermal Meter = 0x%X, tssi->thermal[%d] = 0x%x\n", + thermal_value[j], j, tssi->thermal[j]); + } + /* 4 5. Calculate delta, delta_LCK, delta_IQK. */ + + /* "delta" here is used to determine whether thermal value changes or not. */ + delta[j] = (thermal_value[j] > cali_info->thermal_value_path[j]) ? (thermal_value[j] - cali_info->thermal_value_path[j]) : (cali_info->thermal_value_path[j] - thermal_value[j]); + delta_LCK = (thermal_value[0] > cali_info->thermal_value_lck) ? (thermal_value[0] - cali_info->thermal_value_lck) : (cali_info->thermal_value_lck - thermal_value[0]); + delta_IQK = (thermal_value[0] > cali_info->thermal_value_iqk) ? (thermal_value[0] - cali_info->thermal_value_iqk) : (cali_info->thermal_value_iqk - thermal_value[0]); + } + + /*4 6. If necessary, do LCK.*/ + + for (i = 0; i < c.rf_path_count; i++) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "(delta[%d], delta_LCK, delta_IQK) = (%d, %d, %d)\n", i, delta[i], delta_LCK, delta_IQK); + + /* Wait sacn to do LCK by RF Jenyu*/ + if( (*dm->is_scan_in_process == false) && (!iqk_info->rfk_forbidden)) { + /* Delta temperature is equal to or larger than 20 centigrade.*/ + if (delta_LCK >= c.threshold_iqk) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_LCK(%d) >= threshold_iqk(%d)\n", delta_LCK, c.threshold_iqk); + cali_info->thermal_value_lck = thermal_value[RF_PATH_A]; + + /*Use RTLCK, so close power tracking driver LCK*/ + if ((!(dm->support_ic_type & ODM_RTL8814A)) && (!(dm->support_ic_type & ODM_RTL8822B))) { + if (c.phy_lc_calibrate) + (*c.phy_lc_calibrate)(dm); + } else + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do not do LCK\n"); + } + } + + /*3 7. If necessary, move the index of swing table to adjust Tx power.*/ + for (i = 0; i < c.rf_path_count; i++) { + if (i == RF_PATH_B) { + odm_move_memory(dm, delta_swing_table_idx_tup, delta_swing_table_idx_tup_b, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, delta_swing_table_idx_tdown_b, DELTA_SWINGIDX_SIZE); + } else if (i == RF_PATH_C) { + odm_move_memory(dm, delta_swing_table_idx_tup, delta_swing_table_idx_tup_c, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, delta_swing_table_idx_tdown_c, DELTA_SWINGIDX_SIZE); + } else if (i == RF_PATH_D) { + odm_move_memory(dm, delta_swing_table_idx_tup, delta_swing_table_idx_tup_d, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, delta_swing_table_idx_tdown_d, DELTA_SWINGIDX_SIZE); + } else { + odm_move_memory(dm, delta_swing_table_idx_tup, delta_swing_table_idx_tup_a, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, delta_swing_table_idx_tdown_a, DELTA_SWINGIDX_SIZE); + } + + cali_info->delta_power_index_last[i] = cali_info->delta_power_index[i]; /*recording poer index offset*/ + delta[i] = thermal_value[i] > tssi->thermal[i] ? (thermal_value[i] - tssi->thermal[i]) : (tssi->thermal[i] - thermal_value[i]); + + if (delta[i] >= TXPWR_TRACK_TABLE_SIZE) + delta[i] = TXPWR_TRACK_TABLE_SIZE - 1; + + if (thermal_value[i] > tssi->thermal[i]) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup[%d]=%d Path=%d\n", delta[i], delta_swing_table_idx_tup[delta[i]], i); + + cali_info->delta_power_index[i] = delta_swing_table_idx_tup[delta[i]]; + cali_info->absolute_ofdm_swing_idx[i] = delta_swing_table_idx_tup[delta[i]]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[%d]=%d Path=%d\n", delta[i], cali_info->absolute_ofdm_swing_idx[i], i); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown[%d]=%d Path=%d\n", delta[i], delta_swing_table_idx_tdown[delta[i]], i); + cali_info->delta_power_index[i] = -1 * delta_swing_table_idx_tdown[delta[i]]; + cali_info->absolute_ofdm_swing_idx[i] = -1 * delta_swing_table_idx_tdown[delta[i]]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[%d]=%d Path=%d\n", delta[i], cali_info->absolute_ofdm_swing_idx[i], i); + } + } + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + if (cali_info->delta_power_index[p] == cali_info->delta_power_index_last[p]) /*If Thermal value changes but lookup table value still the same*/ + cali_info->power_index_offset[p] = 0; + else + cali_info->power_index_offset[p] = cali_info->delta_power_index[p] - cali_info->delta_power_index_last[p]; /*Power index diff between 2 times Power Tracking*/ + } + +#if 0 + if (dm->support_ic_type == ODM_RTL8822C) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking BBSWING_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, 0); + } +#endif + if (*dm->mp_mode == 1) { + if (cali_info->txpowertrack_control == 1) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + tracking_method = MIX_MODE; + } else if (cali_info->txpowertrack_control == 3) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking TSSI_MODE**********\n"); + tracking_method = TSSI_MODE; + } + } else { + if (rf->power_track_type >= 0 && rf->power_track_type <= 3) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + tracking_method = MIX_MODE; + } else if (rf->power_track_type >= 4 && rf->power_track_type <= 7) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking TSSI_MODE**********\n"); + tracking_method = TSSI_MODE; + } + } + + if (dm->support_ic_type == ODM_RTL8822C || dm->support_ic_type == ODM_RTL8814B) + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, tracking_method, p, 0); + + /* Wait sacn to do IQK by RF Jenyu*/ + if ((*dm->is_scan_in_process == false) && (!iqk_info->rfk_forbidden) && (dm->is_linked || *dm->mp_mode)) { + /*Delta temperature is equal to or larger than 20 centigrade (When threshold is 8).*/ + if (delta_IQK >= c.threshold_iqk) { + cali_info->thermal_value_iqk = thermal_value[RF_PATH_A]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_IQK(%d) >= threshold_iqk(%d)\n", delta_IQK, c.threshold_iqk); + /*if (!cali_info->is_iqk_in_progress)*/ + /* (*c.do_iqk)(dm, delta_IQK, thermal_value[RF_PATH_A], 8);*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do IQK\n"); + + /*if (!cali_info->is_iqk_in_progress)*/ + /* (*c.do_tssi_dck)(dm, true);*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do TSSI DCK\n"); + } + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "<===%s\n", __func__); + + cali_info->tx_powercount = 0; +} +#endif + +/*@3============================================================ + * 3 IQ Calibration + * 3============================================================ + */ + +void odm_reset_iqk_result(void *dm_void) +{ +} + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) +u8 odm_get_right_chnl_place_for_iqk(u8 chnl) +{ + u8 channel_all[ODM_TARGET_CHNL_NUM_2G_5G] = { + 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, + 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, + 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, + 124, 126, 128, 130, 132, 134, 136, 138, 140, + 149, 151, 153, 155, 157, 159, 161, 163, 165}; + u8 place = chnl; + + if (chnl > 14) { + for (place = 14; place < sizeof(channel_all); place++) { + if (channel_all[place] == chnl) + return place - 13; + } + } + return 0; +} +#endif + +void odm_iq_calibrate(struct dm_struct *dm) +{ + void *adapter = dm->adapter; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (*dm->is_fcs_mode_enable) + return; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE)) + if (IS_HARDWARE_TYPE_8812AU(adapter)) + return; +#endif + + if (dm->is_linked && !iqk_info->rfk_forbidden) { + if ((*dm->channel != dm->pre_channel) && + (!*dm->is_scan_in_process)) { + dm->pre_channel = *dm->channel; + dm->linked_interval = 0; + } + + if (dm->linked_interval < 3) + dm->linked_interval++; + + if (dm->linked_interval == 2) + halrf_iqk_trigger(dm, false); + } else { + dm->linked_interval = 0; + } +} + +void phydm_rf_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_txpowertracking_init(dm); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + odm_clear_txpowertracking_state(dm); +#endif +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814A) + phy_iq_calibrate_8814a_init(dm); +#endif +#endif +} + +void phydm_rf_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + odm_txpowertracking_check(dm); +#if 0 +/*if (dm->support_ic_type & ODM_IC_11AC_SERIES)*/ +/*odm_iq_calibrate(dm);*/ +#endif +#endif +} diff --git a/hal/phydm/halrf/halphyrf_ce.h b/hal/phydm/halrf/halphyrf_ce.h new file mode 100644 index 0000000..dcded1e --- /dev/null +++ b/hal/phydm/halrf/halphyrf_ce.h @@ -0,0 +1,123 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALPHYRF_H__ +#define __HALPHYRF_H__ + +#include "halrf/halrf_kfree.h" +#if (RTL8814A_SUPPORT == 1) +#include "halrf/rtl8814a/halrf_iqk_8814a.h" +#endif + +#if (RTL8822B_SUPPORT == 1) +#include "halrf/rtl8822b/halrf_iqk_8822b.h" +#endif + +#if (RTL8821C_SUPPORT == 1) +#include "halrf/rtl8821c/halrf_iqk_8821c.h" +#endif + +#if (RTL8195B_SUPPORT == 1) +/* #include "halrf/rtl8195b/halrf.h" */ +#include "halrf/rtl8195b/halrf_iqk_8195b.h" +#include "halrf/rtl8195b/halrf_txgapk_8195b.h" +#include "halrf/rtl8195b/halrf_dpk_8195b.h" +#endif + +#if (RTL8814B_SUPPORT == 1) + #include "halrf/rtl8814b/halrf_iqk_8814b.h" + #include "halrf/rtl8814b/halrf_dpk_8814b.h" + #include "halrf/rtl8814b/halrf_txgapk_8814b.h" +#endif + +#include "halrf/halrf_powertracking_ce.h" + +enum spur_cal_method { + PLL_RESET, + AFE_PHASE_SEL +}; + +enum pwrtrack_method { + BBSWING, + TXAGC, + MIX_MODE, + TSSI_MODE, + MIX_2G_TSSI_5G_MODE, + MIX_5G_TSSI_2G_MODE, + CLEAN_MODE +}; + +typedef void (*func_set_pwr)(void *, enum pwrtrack_method, u8, u8); +typedef void (*func_iqk)(void *, u8, u8, u8); +typedef void (*func_lck)(void *); +typedef void (*func_tssi_dck)(void *, u8); +typedef void (*func_swing)(void *, u8 **, u8 **, u8 **, u8 **); +typedef void (*func_swing8814only)(void *, u8 **, u8 **, u8 **, u8 **); +typedef void (*func_swing_xtal)(void *, s8 **, s8 **); +typedef void (*func_set_xtal)(void *); + +struct txpwrtrack_cfg { + u8 swing_table_size_cck; + u8 swing_table_size_ofdm; + u8 threshold_iqk; + u8 threshold_dpk; + u8 average_thermal_num; + u8 rf_path_count; + u32 thermal_reg_addr; + func_set_pwr odm_tx_pwr_track_set_pwr; + func_iqk do_iqk; + func_lck phy_lc_calibrate; + func_tssi_dck do_tssi_dck; + func_swing get_delta_swing_table; + func_swing8814only get_delta_swing_table8814only; + func_swing_xtal get_delta_swing_xtal_table; + func_set_xtal odm_txxtaltrack_set_xtal; +}; + +void configure_txpower_track(void *dm_void, struct txpwrtrack_cfg *config); + +void odm_clear_txpowertracking_state(void *dm_void); + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) +void odm_txpowertracking_callback_thermal_meter(void *dm_void); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +void odm_txpowertracking_callback_thermal_meter(void *dm); +#else +void odm_txpowertracking_callback_thermal_meter(void *adapter); +#endif + +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) +void odm_txpowertracking_new_callback_thermal_meter(void *dm_void); +#endif + +#define ODM_TARGET_CHNL_NUM_2G_5G 59 + +void odm_reset_iqk_result(void *dm_void); +u8 odm_get_right_chnl_place_for_iqk(u8 chnl); + +void phydm_rf_init(void *dm_void); +void phydm_rf_watchdog(void *dm_void); + +#endif /*__HALPHYRF_H__*/ diff --git a/hal/phydm/halrf/halphyrf_iot.c b/hal/phydm/halrf/halphyrf_iot.c new file mode 100644 index 0000000..16d9084 --- /dev/null +++ b/hal/phydm/halrf/halphyrf_iot.c @@ -0,0 +1,664 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#define CALCULATE_SWINGTALBE_OFFSET(_offset, _direction, _size, _delta_thermal) \ + do {\ + for (_offset = 0; _offset < _size; _offset++) { \ + if (_delta_thermal < thermal_threshold[_direction][_offset]) { \ + if (_offset != 0)\ + _offset--;\ + break;\ + } \ + } \ + if (_offset >= _size)\ + _offset = _size-1;\ + } while (0) + +void configure_txpower_track( + void *dm_void, + struct txpwrtrack_cfg *config +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if RTL8195B_SUPPORT + if (dm->support_ic_type == ODM_RTL8195B) + configure_txpower_track_8195b(config); +#endif +#if RTL8710C_SUPPORT + if (dm->support_ic_type == ODM_RTL8710C) + configure_txpower_track_8710c(config); +#endif +#if RTL8721D_SUPPORT + if (dm->support_ic_type == ODM_RTL8721D) + configure_txpower_track_8721d(config); +#endif + +} + +/* ********************************************************************** + * <20121113, Kordan> This function should be called when tx_agc changed. + * Otherwise the previous compensation is gone, because we record the + * delta of temperature between two TxPowerTracking watch dogs. + * + * NOTE: If Tx BB swing or Tx scaling is varified during run-time, still + * need to call this function. + * ********************************************************************** */ +void +odm_clear_txpowertracking_state( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + u8 p = 0; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + + cali_info->bb_swing_idx_cck_base = cali_info->default_cck_index; + cali_info->bb_swing_idx_cck = cali_info->default_cck_index; + dm->rf_calibrate_info.CCK_index = 0; + + for (p = RF_PATH_A; p < MAX_RF_PATH; ++p) { + cali_info->bb_swing_idx_ofdm_base[p] = cali_info->default_ofdm_index; + cali_info->bb_swing_idx_ofdm[p] = cali_info->default_ofdm_index; + cali_info->OFDM_index[p] = cali_info->default_ofdm_index; + + cali_info->power_index_offset[p] = 0; + cali_info->delta_power_index[p] = 0; + cali_info->delta_power_index_last[p] = 0; + + cali_info->absolute_ofdm_swing_idx[p] = 0; + cali_info->remnant_ofdm_swing_idx[p] = 0; + cali_info->kfree_offset[p] = 0; + } + + cali_info->modify_tx_agc_flag_path_a = false; + cali_info->modify_tx_agc_flag_path_b = false; + cali_info->modify_tx_agc_flag_path_c = false; + cali_info->modify_tx_agc_flag_path_d = false; + cali_info->remnant_cck_swing_idx = 0; + cali_info->thermal_value = rf->eeprom_thermal; + cali_info->modify_tx_agc_value_cck = 0; + cali_info->modify_tx_agc_value_ofdm = 0; +} + +void +odm_txpowertracking_callback_thermal_meter( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + u8 thermal_value = 0, delta, delta_LCK, delta_IQK, p = 0, i = 0; + u8 thermal_value_avg_count = 0; + u32 thermal_value_avg = 0, regc80, regcd0, regcd4, regab4; + + u8 OFDM_min_index = 0; /* OFDM BB Swing should be less than +3.0dB, which is required by Arthur */ + u8 indexforchannel = 0; /* get_right_chnl_place_for_iqk(hal_data->current_channel) */ + u8 power_tracking_type = rf->pwt_type; + u8 xtal_offset_eanble = 0; + s8 thermal_value_temp = 0; + u8 xtal_track_efuse = 0; + + struct txpwrtrack_cfg c = {0}; + + /* 4 1. The following TWO tables decide the final index of OFDM/CCK swing table. */ + u8 *delta_swing_table_idx_tup_a = NULL; + u8 *delta_swing_table_idx_tdown_a = NULL; + u8 *delta_swing_table_idx_tup_b = NULL; + u8 *delta_swing_table_idx_tdown_b = NULL; +#if (RTL8721D_SUPPORT == 1) + u8 *delta_swing_table_idx_tup_a_cck = NULL; + u8 *delta_swing_table_idx_tdown_a_cck = NULL; + u8 *delta_swing_table_idx_tup_b_cck = NULL; + u8 *delta_swing_table_idx_tdown_b_cck = NULL; +#endif + /*for Xtal Offset by James.Tung*/ + s8 *delta_swing_table_xtal_up = NULL; + s8 *delta_swing_table_xtal_down = NULL; + + /* 4 2. Initialization ( 7 steps in total ) */ + indexforchannel = odm_get_right_chnl_place_for_iqk(*dm->channel); + configure_txpower_track(dm, &c); +#if (RTL8721D_SUPPORT == 1) + (*c.get_delta_swing_table)(dm, (u8 **)&delta_swing_table_idx_tup_a, (u8 **)&delta_swing_table_idx_tdown_a, + (u8 **)&delta_swing_table_idx_tup_b, (u8 **)&delta_swing_table_idx_tdown_b, + (u8 **)&delta_swing_table_idx_tup_a_cck, (u8 **)&delta_swing_table_idx_tdown_a_cck, + (u8 **)&delta_swing_table_idx_tup_b_cck, (u8 **)&delta_swing_table_idx_tdown_b_cck); +#else + (*c.get_delta_swing_table)(dm, (u8 **)&delta_swing_table_idx_tup_a, (u8 **)&delta_swing_table_idx_tdown_a, + (u8 **)&delta_swing_table_idx_tup_b, (u8 **)&delta_swing_table_idx_tdown_b); +#endif + + /*for Xtal Offset*/ + odm_efuse_one_byte_read(dm, 0xf7, &xtal_track_efuse, false); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Read efuse 0xf7=0x%x\n", xtal_track_efuse); + xtal_track_efuse = xtal_track_efuse & 0x3; + if (dm->support_ic_type == ODM_RTL8195B || + dm->support_ic_type == ODM_RTL8721D || + (dm->support_ic_type == ODM_RTL8710C && xtal_track_efuse == 0x2)) + (*c.get_delta_swing_xtal_table)(dm, + (s8 **)&delta_swing_table_xtal_up, + (s8 **)&delta_swing_table_xtal_down); + + cali_info->txpowertracking_callback_cnt++; /*cosa add for debug*/ + cali_info->is_txpowertracking_init = true; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "===>odm_txpowertracking_callback_thermal_meter\n cali_info->bb_swing_idx_cck_base: %d, cali_info->bb_swing_idx_ofdm_base[A]: %d, cali_info->default_ofdm_index: %d\n", + cali_info->bb_swing_idx_cck_base, + cali_info->bb_swing_idx_ofdm_base[RF_PATH_A], + cali_info->default_ofdm_index); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->txpowertrack_control = %d, hal_data->eeprom_thermal_meter %d\n", + cali_info->txpowertrack_control, rf->eeprom_thermal); + + if (dm->support_ic_type == ODM_RTL8721D + || dm->support_ic_type == ODM_RTL8710C) + thermal_value = (u8)odm_get_rf_reg(dm, RF_PATH_A, + c.thermal_reg_addr, 0x7e0); + /* 0x42: RF Reg[10:5] 8721D */ + else + thermal_value = (u8)odm_get_rf_reg(dm, RF_PATH_A, + c.thermal_reg_addr, 0xfc00); + /* 0x42: RF Reg[15:10] 88E */ + + thermal_value_temp = thermal_value + phydm_get_thermal_offset(dm); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp(%d) = thermal_value(%d) + power_trim_thermal(%d)\n", thermal_value_temp, thermal_value, phydm_get_thermal_offset(dm)); + + if (thermal_value_temp > 63) + thermal_value = 63; + else if (thermal_value_temp < 0) + thermal_value = 0; + else + thermal_value = thermal_value_temp; + + if (!cali_info->txpowertrack_control) + return; + + if (rf->eeprom_thermal == 0xff) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "no pg, hal_data->eeprom_thermal_meter = 0x%x\n", rf->eeprom_thermal); + return; + } +#if 0 + /*4 3. Initialize ThermalValues of rf_calibrate_info*/ + //if (cali_info->is_reloadtxpowerindex) + // RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "reload ofdm index for band switch\n"); +#endif + /*4 4. Calculate average thermal meter*/ + + cali_info->thermal_value_avg[cali_info->thermal_value_avg_index] = thermal_value; + cali_info->thermal_value_avg_index++; + if (cali_info->thermal_value_avg_index == c.average_thermal_num) /*Average times = c.average_thermal_num*/ + cali_info->thermal_value_avg_index = 0; + + for (i = 0; i < c.average_thermal_num; i++) { + if (cali_info->thermal_value_avg[i]) { + thermal_value_avg += cali_info->thermal_value_avg[i]; + thermal_value_avg_count++; + } + } + + if (thermal_value_avg_count) { /* Calculate Average thermal_value after average enough times */ + thermal_value = (u8)(thermal_value_avg / thermal_value_avg_count); + cali_info->thermal_value_delta = thermal_value - rf->eeprom_thermal; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "AVG Thermal Meter = 0x%X, EFUSE Thermal base = 0x%X\n", thermal_value, rf->eeprom_thermal); + } + + /* 4 5. Calculate delta, delta_LCK, delta_IQK. */ + /* "delta" here is used to determine whether thermal value changes or not. */ + delta = (thermal_value > cali_info->thermal_value) ? (thermal_value - cali_info->thermal_value) : (cali_info->thermal_value - thermal_value); + delta_LCK = (thermal_value > cali_info->thermal_value_lck) ? (thermal_value - cali_info->thermal_value_lck) : (cali_info->thermal_value_lck - thermal_value); + delta_IQK = (thermal_value > cali_info->thermal_value_iqk) ? (thermal_value - cali_info->thermal_value_iqk) : (cali_info->thermal_value_iqk - thermal_value); + + /*4 6. If necessary, do LCK.*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "(delta, delta_LCK, delta_IQK) = (%d, %d, %d)\n", delta, delta_LCK, delta_IQK); + + /* Wait sacn to do LCK by RF Jenyu*/ + if ((!*dm->is_scan_in_process) && !iqk_info->rfk_forbidden && + (!*dm->is_tdma)) { + /* Delta temperature is equal to or larger than 20 centigrade.*/ + if (delta_LCK >= c.threshold_iqk) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_LCK(%d) >= threshold_iqk(%d)\n", delta_LCK, c.threshold_iqk); + cali_info->thermal_value_lck = thermal_value; + + /*Use RTLCK, so close power tracking driver LCK*/ + (*c.phy_lc_calibrate)(dm); + } + } + + /*3 7. If necessary, move the index of swing table to adjust Tx power.*/ + if (delta > 0 && cali_info->txpowertrack_control) { + /* "delta" here is used to record the absolute value of difference. */ + delta = thermal_value > rf->eeprom_thermal ? (thermal_value - rf->eeprom_thermal) : (rf->eeprom_thermal - thermal_value); + + if (delta >= TXPWR_TRACK_TABLE_SIZE) + delta = TXPWR_TRACK_TABLE_SIZE - 1; + + /*4 7.1 The Final Power index = BaseIndex + power_index_offset*/ + if (thermal_value > rf->eeprom_thermal) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + cali_info->delta_power_index_last[p] = cali_info->delta_power_index[p]; /*recording poer index offset*/ + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup_b[%d] = %d\n", delta, delta_swing_table_idx_tup_b[delta]); +#if (RTL8721D_SUPPORT == 1) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup_b_cck[%d] = %d\n", delta, delta_swing_table_idx_tup_b_cck[delta]); + + cali_info->absolute_cck_swing_idx[p] = delta_swing_table_idx_tup_b_cck[delta]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_cck_swing_idx[RF_PATH_B] = %d\n", + cali_info->absolute_cck_swing_idx[p]); +#endif + cali_info->delta_power_index[p] = + delta_swing_table_idx_tup_b + [delta]; + cali_info->absolute_ofdm_swing_idx[p] = + delta_swing_table_idx_tup_b + [delta]; + /*Record delta swing for mix mode*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup_a[%d] = %d\n", delta, delta_swing_table_idx_tup_a[delta]); +#if (RTL8721D_SUPPORT == 1) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup_a_cck[%d] = %d\n", delta, delta_swing_table_idx_tup_a_cck[delta]); + + cali_info->absolute_cck_swing_idx[p] = delta_swing_table_idx_tup_a_cck[delta]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_cck_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_cck_swing_idx[p]); +#endif + cali_info->delta_power_index[p] = delta_swing_table_idx_tup_a[delta]; + cali_info->absolute_ofdm_swing_idx[p] = + delta_swing_table_idx_tup_a[delta]; + /*Record delta swing*/ + /*for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + } + } + /* JJ ADD 20161014 */ + if (dm->support_ic_type == ODM_RTL8195B || + dm->support_ic_type == ODM_RTL8721D || + (dm->support_ic_type == ODM_RTL8710C && xtal_track_efuse == 0x2)) { + /*Save xtal_offset from Xtal table*/ + cali_info->xtal_offset_last = cali_info->xtal_offset; /*recording last Xtal offset*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[Xtal] delta_swing_table_xtal_up[%d] = %d\n", delta, delta_swing_table_xtal_up[delta]); + cali_info->xtal_offset = delta_swing_table_xtal_up[delta]; + xtal_offset_eanble = (cali_info->xtal_offset_last != cali_info->xtal_offset); + } + + } else { + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + cali_info->delta_power_index_last[p] = cali_info->delta_power_index[p]; /*recording poer index offset*/ + + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown_b[%d] = %d\n", delta, delta_swing_table_idx_tdown_b[delta]); +#if (RTL8721D_SUPPORT == 1) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown_b_cck[%d] = %d\n", delta, delta_swing_table_idx_tdown_b_cck[delta]); + + cali_info->absolute_cck_swing_idx[p] = -1 * delta_swing_table_idx_tdown_b_cck[delta]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_cck_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_cck_swing_idx[p]); +#endif + cali_info->delta_power_index[p] = -1 * delta_swing_table_idx_tdown_b[delta]; + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_b[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown_a[%d] = %d\n", delta, delta_swing_table_idx_tdown_a[delta]); +#if (RTL8721D_SUPPORT == 1) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown_a_cck[%d] = %d\n", delta, delta_swing_table_idx_tdown_a_cck[delta]); + + cali_info->absolute_cck_swing_idx[p] = -1 * delta_swing_table_idx_tdown_a_cck[delta]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_cck_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_cck_swing_idx[p]); +#endif + cali_info->delta_power_index[p] = -1 * delta_swing_table_idx_tdown_a[delta]; + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_a[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + } + } + /* JJ ADD 20161014 */ + + if (dm->support_ic_type == ODM_RTL8195B || + dm->support_ic_type == ODM_RTL8721D || + (dm->support_ic_type == ODM_RTL8710C && xtal_track_efuse == 0x2)) { + /*Save xtal_offset from Xtal table*/ + cali_info->xtal_offset_last = cali_info->xtal_offset; /*recording last Xtal offset*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[Xtal] delta_swing_table_xtal_down[%d] = %d\n", delta, delta_swing_table_xtal_down[delta]); + cali_info->xtal_offset = delta_swing_table_xtal_down[delta]; + xtal_offset_eanble = (cali_info->xtal_offset_last != cali_info->xtal_offset); + } + } +#if 0 + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "\n\n=========================== [path-%d] Calculating power_index_offset===========================\n", p); + + if (cali_info->delta_power_index[p] == cali_info->delta_power_index_last[p]) /*If Thermal value changes but lookup table value still the same*/ + cali_info->power_index_offset[p] = 0; + else + cali_info->power_index_offset[p] = cali_info->delta_power_index[p] - cali_info->delta_power_index_last[p]; /*Power index diff between 2 times Power Tracking*/ + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[path-%d] power_index_offset(%d) = delta_power_index(%d) - delta_power_index_last(%d)\n", p, cali_info->power_index_offset[p], cali_info->delta_power_index[p], cali_info->delta_power_index_last[p]); + + cali_info->OFDM_index[p] = cali_info->bb_swing_idx_ofdm_base[p] + cali_info->power_index_offset[p]; + cali_info->CCK_index = cali_info->bb_swing_idx_cck_base + cali_info->power_index_offset[p]; + + cali_info->bb_swing_idx_cck = cali_info->CCK_index; + cali_info->bb_swing_idx_ofdm[p] = cali_info->OFDM_index[p]; + + /*************Print BB Swing base and index Offset*************/ + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "The 'CCK' final index(%d) = BaseIndex(%d) + power_index_offset(%d)\n", cali_info->bb_swing_idx_cck, cali_info->bb_swing_idx_cck_base, cali_info->power_index_offset[p]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "The 'OFDM' final index(%d) = BaseIndex[%d](%d) + power_index_offset(%d)\n", cali_info->bb_swing_idx_ofdm[p], p, cali_info->bb_swing_idx_ofdm_base[p], cali_info->power_index_offset[p]); + + /*4 7.1 Handle boundary conditions of index.*/ + + if (cali_info->OFDM_index[p] > c.swing_table_size_ofdm - 1) + cali_info->OFDM_index[p] = c.swing_table_size_ofdm - 1; + else if (cali_info->OFDM_index[p] <= OFDM_min_index) + cali_info->OFDM_index[p] = OFDM_min_index; + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "\n\n========================================================================================================\n"); + + if (cali_info->CCK_index > c.swing_table_size_cck - 1) + cali_info->CCK_index = c.swing_table_size_cck - 1; + else if (cali_info->CCK_index <= 0) + cali_info->CCK_index = 0; +#endif + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "The thermal meter is unchanged or TxPowerTracking OFF(%d): thermal_value: %d, cali_info->thermal_value: %d\n", + cali_info->txpowertrack_control, thermal_value, cali_info->thermal_value); + + for (p = RF_PATH_A; p < c.rf_path_count; p++) + cali_info->power_index_offset[p] = 0; + } +#if 0 + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "TxPowerTracking: [CCK] Swing Current index: %d, Swing base index: %d\n", + cali_info->CCK_index, cali_info->bb_swing_idx_cck_base); /*Print Swing base & current*/ + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "TxPowerTracking: [OFDM] Swing Current index: %d, Swing base index[%d]: %d\n", + cali_info->OFDM_index[p], p, cali_info->bb_swing_idx_ofdm_base[p]); + } +#endif + +#if (RTL8721D_SUPPORT == 1) + if (thermal_value != cali_info->thermal_value) { + if (thermal_value > rf->eeprom_thermal) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) higher than PG value(%d)\n", + thermal_value, rf->eeprom_thermal); + else if (thermal_value < rf->eeprom_thermal) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) lower than PG value(%d)\n", + thermal_value, rf->eeprom_thermal); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, + indexforchannel); + + /*Record last time Power Tracking result as base.*/ + cali_info->bb_swing_idx_cck_base = cali_info->bb_swing_idx_cck; + for (p = RF_PATH_A; p < c.rf_path_count; p++) + cali_info->bb_swing_idx_ofdm_base[p] = + cali_info->bb_swing_idx_ofdm[p]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->thermal_value = %d thermal_value= %d\n", + cali_info->thermal_value, thermal_value); + /*Record last Power Tracking Thermal value*/ + cali_info->thermal_value = thermal_value; + } + +#else + if (thermal_value > rf->eeprom_thermal) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) higher than PG value(%d)\n", thermal_value, rf->eeprom_thermal); + + if (dm->support_ic_type == ODM_RTL8188E || + dm->support_ic_type == ODM_RTL8192E || + dm->support_ic_type == ODM_RTL8821 || + dm->support_ic_type == ODM_RTL8812 || + dm->support_ic_type == ODM_RTL8723B || + dm->support_ic_type == ODM_RTL8814A || + dm->support_ic_type == ODM_RTL8703B || + dm->support_ic_type == ODM_RTL8188F || + dm->support_ic_type == ODM_RTL8822B || + dm->support_ic_type == ODM_RTL8723D || + dm->support_ic_type == ODM_RTL8821C || + dm->support_ic_type == ODM_RTL8710B || + dm->support_ic_type == ODM_RTL8192F || + dm->support_ic_type == ODM_RTL8195B || + dm->support_ic_type == ODM_RTL8710C){ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking BBSWING_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, indexforchannel); + } + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) lower than PG value(%d)\n", thermal_value, rf->eeprom_thermal); + + if (dm->support_ic_type == ODM_RTL8188E || + dm->support_ic_type == ODM_RTL8192E || + dm->support_ic_type == ODM_RTL8821 || + dm->support_ic_type == ODM_RTL8812 || + dm->support_ic_type == ODM_RTL8723B || + dm->support_ic_type == ODM_RTL8814A || + dm->support_ic_type == ODM_RTL8703B || + dm->support_ic_type == ODM_RTL8188F || + dm->support_ic_type == ODM_RTL8822B || + dm->support_ic_type == ODM_RTL8723D || + dm->support_ic_type == ODM_RTL8821C || + dm->support_ic_type == ODM_RTL8710B || + dm->support_ic_type == ODM_RTL8192F || + dm->support_ic_type == ODM_RTL8195B || + dm->support_ic_type == ODM_RTL8710C) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, indexforchannel); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking BBSWING_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, indexforchannel); + } + + cali_info->bb_swing_idx_cck_base = cali_info->bb_swing_idx_cck; /*Record last time Power Tracking result as base.*/ + for (p = RF_PATH_A; p < c.rf_path_count; p++) + cali_info->bb_swing_idx_ofdm_base[p] = cali_info->bb_swing_idx_ofdm[p]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->thermal_value = %d thermal_value= %d\n", cali_info->thermal_value, thermal_value); + + cali_info->thermal_value = thermal_value; /*Record last Power Tracking Thermal value*/ + } +#endif + /* JJ ADD 20161014 */ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->xtal_offset_last=%d cali_info->xtal_offset=%d\n", + cali_info->xtal_offset_last, cali_info->xtal_offset); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "xtal_offset_eanble=%d cali_info->txpowertrack_control=%d rf->eeprom_thermal=%d xtal_track_efuse=%d\n", + xtal_offset_eanble, cali_info->txpowertrack_control, rf->eeprom_thermal, xtal_track_efuse); + + if (dm->support_ic_type == ODM_RTL8195B || + dm->support_ic_type == ODM_RTL8721D || + (dm->support_ic_type == ODM_RTL8710C && xtal_track_efuse == 0x2)) { + if (xtal_offset_eanble != 0 && cali_info->txpowertrack_control && (rf->eeprom_thermal != 0xff)) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter Xtal Tracking**********\n"); + + if (thermal_value > rf->eeprom_thermal) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) higher than PG value(%d)\n", thermal_value, rf->eeprom_thermal); + (*c.odm_txxtaltrack_set_xtal)(dm); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) lower than PG value(%d)\n", thermal_value, rf->eeprom_thermal); + (*c.odm_txxtaltrack_set_xtal)(dm); + } + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********End Xtal Tracking**********\n"); + } + } +#if (!RTL8721D_SUPPORT) + /* Wait sacn to do IQK by RF Jenyu*/ + if ((!*dm->is_scan_in_process) && (!iqk_info->rfk_forbidden) && (dm->is_linked || *dm->mp_mode)) { + /*Delta temperature is equal to or larger than 20 centigrade (When threshold is 8).*/ + if (delta_IQK >= c.threshold_iqk) { + cali_info->thermal_value_iqk = thermal_value; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_IQK(%d) >= threshold_iqk(%d)\n", delta_IQK, c.threshold_iqk); + if (!cali_info->is_iqk_in_progress) + (*c.do_iqk)(dm, delta_IQK, thermal_value, 8); + } + } +#endif + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "<===odm_txpowertracking_callback_thermal_meter\n"); + + cali_info->tx_powercount = 0; +} + +/* 3============================================================ + * 3 IQ Calibration + * 3============================================================ + */ + +void +odm_reset_iqk_result( + void *dm_void +) +{ + return; +} + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) +u8 odm_get_right_chnl_place_for_iqk(u8 chnl) +{ + u8 channel_all[ODM_TARGET_CHNL_NUM_2G_5G] = { + 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, + 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, + 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, + 124, 126, 128, 130, 132, 134, 136, 138, 140, + 149, 151, 153, 155, 157, 159, 161, 163, 165}; + u8 place = chnl; + + if (chnl > 14) { + for (place = 14; place < sizeof(channel_all); place++) { + if (channel_all[place] == chnl) + return place - 13; + } + } + return 0; +} +#endif + +void +odm_rf_calibrate(struct dm_struct *dm) +{ +#if (RTL8721D_SUPPORT == 1) + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (dm->is_linked && !iqk_info->rfk_forbidden) { + if ((*dm->channel != dm->pre_channel) && + (!*dm->is_scan_in_process)) { + dm->pre_channel = *dm->channel; + dm->linked_interval = 0; + } + + if (dm->linked_interval < 3) + dm->linked_interval++; + + if (dm->linked_interval == 2) + halrf_rf_k_connect_trigger(dm, 0, SEGMENT_FREE); + } else { + dm->linked_interval = 0; + } +#endif +} + +void phydm_rf_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_txpowertracking_init(dm); + + odm_clear_txpowertracking_state(dm); +} + +void phydm_rf_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_txpowertracking_check(dm); +#if (RTL8721D_SUPPORT == 1) + odm_rf_calibrate(dm); +#endif +} diff --git a/hal/phydm/halrf/halphyrf_iot.h b/hal/phydm/halrf/halphyrf_iot.h new file mode 100644 index 0000000..8d4395a --- /dev/null +++ b/hal/phydm/halrf/halphyrf_iot.h @@ -0,0 +1,137 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALPHYRF_H__ +#define __HALPHYRF_H__ + +#include "halrf/halrf_kfree.h" + +#if (RTL8821C_SUPPORT == 1) + #include "halrf/rtl8821c/halrf_iqk_8821c.h" +#endif + +#if (RTL8195B_SUPPORT == 1) +// #include "halrf/rtl8195b/halrf.h" + #include "halrf/rtl8195b/halrf_iqk_8195b.h" + #include "halrf/rtl8195b/halrf_txgapk_8195b.h" + #include "halrf/rtl8195b/halrf_dpk_8195b.h" +#endif + +#if (RTL8710C_SUPPORT == 1) +// #include "halrf/rtl8710c/halrf.h" + #include "halrf/rtl8710c/halrf_iqk_8710c.h" +// #include "halrf/rtl8710c/halrf_txgapk_8710c.h" +// #include "halrf/rtl8710c/halrf_dpk_8710c.h" +#endif + +#include "halrf/halrf_powertracking_iot.h" + + +enum spur_cal_method { + PLL_RESET, + AFE_PHASE_SEL +}; + +enum pwrtrack_method { + BBSWING, + TXAGC, + MIX_MODE, + TSSI_MODE, + MIX_2G_TSSI_5G_MODE, + MIX_5G_TSSI_2G_MODE, + CLEAN_MODE +}; + +typedef void (*func_set_pwr)(void *, enum pwrtrack_method, u8, u8); +typedef void(*func_iqk)(void *, u8, u8, u8); +typedef void (*func_lck)(void *); +#if (RTL8721D_SUPPORT == 1) + typedef void (*func_swing)(void *, u8 **, u8 **, u8 **, u8 **, + u8 **, u8 **, u8 **, u8 **); +#else + typedef void (*func_swing)(void *, u8 **, u8 **, u8 **, u8 **); +#endif +typedef void (*func_swing8814only)(void *, u8 **, u8 **, u8 **, u8 **); +typedef void(*func_swing_xtal)(void *, s8 **, s8 **); +typedef void(*func_set_xtal)(void *); + +struct txpwrtrack_cfg { + u8 swing_table_size_cck; + u8 swing_table_size_ofdm; + u8 threshold_iqk; + u8 threshold_dpk; + u8 average_thermal_num; + u8 rf_path_count; + u32 thermal_reg_addr; + func_set_pwr odm_tx_pwr_track_set_pwr; + func_iqk do_iqk; + func_lck phy_lc_calibrate; + func_swing get_delta_swing_table; + func_swing8814only get_delta_swing_table8814only; + func_swing_xtal get_delta_swing_xtal_table; + func_set_xtal odm_txxtaltrack_set_xtal; +}; + +void +configure_txpower_track( + void *dm_void, + struct txpwrtrack_cfg *config +); + + +void +odm_clear_txpowertracking_state( + void *dm_void +); + +void +odm_txpowertracking_callback_thermal_meter( +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + void *dm_void +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *dm +#else + void *adapter +#endif +); + + + +#define ODM_TARGET_CHNL_NUM_2G_5G 59 + + +void +odm_reset_iqk_result( + void *dm_void +); +u8 +odm_get_right_chnl_place_for_iqk( + u8 chnl +); + +void phydm_rf_init(void *dm_void); +void phydm_rf_watchdog(void *dm_void); + +#endif /*#ifndef __HALPHYRF_H__*/ diff --git a/hal/phydm/halrf/halphyrf_win.c b/hal/phydm/halrf/halphyrf_win.c new file mode 100644 index 0000000..679d5e0 --- /dev/null +++ b/hal/phydm/halrf/halphyrf_win.c @@ -0,0 +1,1108 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#define CALCULATE_SWINGTALBE_OFFSET(_offset, _direction, _size, _delta_thermal) \ + do {\ + for (_offset = 0; _offset < _size; _offset++) { \ + \ + if (_delta_thermal < thermal_threshold[_direction][_offset]) { \ + \ + if (_offset != 0)\ + _offset--;\ + break;\ + } \ + } \ + if (_offset >= _size)\ + _offset = _size-1;\ + } while (0) + +void configure_txpower_track( + struct dm_struct *dm, + struct txpwrtrack_cfg *config +) +{ +#if RTL8192E_SUPPORT + if (dm->support_ic_type == ODM_RTL8192E) + configure_txpower_track_8192e(config); +#endif +#if RTL8821A_SUPPORT + if (dm->support_ic_type == ODM_RTL8821) + configure_txpower_track_8821a(config); +#endif +#if RTL8812A_SUPPORT + if (dm->support_ic_type == ODM_RTL8812) + configure_txpower_track_8812a(config); +#endif +#if RTL8188E_SUPPORT + if (dm->support_ic_type == ODM_RTL8188E) + configure_txpower_track_8188e(config); +#endif + +#if RTL8188F_SUPPORT + if (dm->support_ic_type == ODM_RTL8188F) + configure_txpower_track_8188f(config); +#endif + +#if RTL8723B_SUPPORT + if (dm->support_ic_type == ODM_RTL8723B) + configure_txpower_track_8723b(config); +#endif + +#if RTL8814A_SUPPORT + if (dm->support_ic_type == ODM_RTL8814A) + configure_txpower_track_8814a(config); +#endif + +#if RTL8703B_SUPPORT + if (dm->support_ic_type == ODM_RTL8703B) + configure_txpower_track_8703b(config); +#endif + +#if RTL8822B_SUPPORT + if (dm->support_ic_type == ODM_RTL8822B) + configure_txpower_track_8822b(config); +#endif + +#if RTL8723D_SUPPORT + if (dm->support_ic_type == ODM_RTL8723D) + configure_txpower_track_8723d(config); +#endif + +/* JJ ADD 20161014 */ +#if RTL8710B_SUPPORT + if (dm->support_ic_type == ODM_RTL8710B) + configure_txpower_track_8710b(config); +#endif + +#if RTL8821C_SUPPORT + if (dm->support_ic_type == ODM_RTL8821C) + configure_txpower_track_8821c(config); +#endif + +#if RTL8192F_SUPPORT + if (dm->support_ic_type == ODM_RTL8192F) + configure_txpower_track_8192f(config); +#endif + +#if RTL8822C_SUPPORT + if (dm->support_ic_type == ODM_RTL8822C) + configure_txpower_track_8822c(config); +#endif + +#if RTL8814B_SUPPORT + if (dm->support_ic_type == ODM_RTL8814B) + configure_txpower_track_8814b(config); +#endif + +#if RTL8723F_SUPPORT + if (dm->support_ic_type == ODM_RTL8723F) + configure_txpower_track_8723f(config); +#endif + +} + +/* ********************************************************************** + * <20121113, Kordan> This function should be called when tx_agc changed. + * Otherwise the previous compensation is gone, because we record the + * delta of temperature between two TxPowerTracking watch dogs. + * + * NOTE: If Tx BB swing or Tx scaling is varified during run-time, still + * need to call this function. + * ********************************************************************** */ +void +odm_clear_txpowertracking_state( + struct dm_struct *dm +) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA((PADAPTER)(dm->adapter)); + u8 p = 0; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + + cali_info->bb_swing_idx_cck_base = cali_info->default_cck_index; + cali_info->bb_swing_idx_cck = cali_info->default_cck_index; + cali_info->CCK_index = 0; + + for (p = RF_PATH_A; p < MAX_RF_PATH; ++p) { + cali_info->bb_swing_idx_ofdm_base[p] = cali_info->default_ofdm_index; + cali_info->bb_swing_idx_ofdm[p] = cali_info->default_ofdm_index; + cali_info->OFDM_index[p] = cali_info->default_ofdm_index; + + cali_info->power_index_offset[p] = 0; + cali_info->delta_power_index[p] = 0; + cali_info->delta_power_index_last[p] = 0; + + cali_info->absolute_ofdm_swing_idx[p] = 0; /* Initial Mix mode power tracking*/ + cali_info->remnant_ofdm_swing_idx[p] = 0; + cali_info->kfree_offset[p] = 0; + } + + cali_info->modify_tx_agc_flag_path_a = false; /*Initial at Modify Tx Scaling mode*/ + cali_info->modify_tx_agc_flag_path_b = false; /*Initial at Modify Tx Scaling mode*/ + cali_info->modify_tx_agc_flag_path_c = false; /*Initial at Modify Tx Scaling mode*/ + cali_info->modify_tx_agc_flag_path_d = false; /*Initial at Modify Tx Scaling mode*/ + cali_info->remnant_cck_swing_idx = 0; + cali_info->thermal_value = hal_data->eeprom_thermal_meter; + + cali_info->modify_tx_agc_value_cck = 0; /* modify by Mingzhi.Guo */ + cali_info->modify_tx_agc_value_ofdm = 0; /* modify by Mingzhi.Guo */ + +} + +void +odm_txpowertracking_callback_thermal_meter( +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + struct dm_struct *dm +#else + void *adapter +#endif +) +{ +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct dm_struct *dm = &hal_data->DM_OutSrc; +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + struct dm_struct *dm = &hal_data->odmpriv; +#endif +#endif + + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct _hal_rf_ *rf = &(dm->rf_table); + u8 thermal_value = 0, delta, delta_LCK, delta_IQK, p = 0, i = 0; + s8 diff_DPK[4] = {0}; + u8 thermal_value_avg_count = 0; + u32 thermal_value_avg = 0, regc80, regcd0, regcd4, regab4, regc88, rege14, reg848,reg838, reg86c; + + u8 OFDM_min_index = 0; /* OFDM BB Swing should be less than +3.0dB, which is required by Arthur */ + u8 indexforchannel = 0; /* get_right_chnl_place_for_iqk(hal_data->current_channel) */ + u8 power_tracking_type = hal_data->RfPowerTrackingType; + u8 xtal_offset_eanble = 0; + s8 thermal_value_temp = 0; + + struct txpwrtrack_cfg c; + + /* 4 1. The following TWO tables decide the final index of OFDM/CCK swing table. */ + u8 *delta_swing_table_idx_tup_a = NULL; + u8 *delta_swing_table_idx_tdown_a = NULL; + u8 *delta_swing_table_idx_tup_b = NULL; + u8 *delta_swing_table_idx_tdown_b = NULL; + /*for 8814 add by Yu Chen*/ + u8 *delta_swing_table_idx_tup_c = NULL; + u8 *delta_swing_table_idx_tdown_c = NULL; + u8 *delta_swing_table_idx_tup_d = NULL; + u8 *delta_swing_table_idx_tdown_d = NULL; + /*for Xtal Offset by James.Tung*/ + s8 *delta_swing_table_xtal_up = NULL; + s8 *delta_swing_table_xtal_down = NULL; + + /* 4 2. Initilization ( 7 steps in total ) */ + + configure_txpower_track(dm, &c); + + (*c.get_delta_swing_table)(dm, (u8 **)&delta_swing_table_idx_tup_a, (u8 **)&delta_swing_table_idx_tdown_a, + (u8 **)&delta_swing_table_idx_tup_b, (u8 **)&delta_swing_table_idx_tdown_b); + + if (dm->support_ic_type & (ODM_RTL8814A | ODM_RTL8814B)) /*for 8814 path C & D*/ + (*c.get_delta_swing_table8814only)(dm, (u8 **)&delta_swing_table_idx_tup_c, (u8 **)&delta_swing_table_idx_tdown_c, + (u8 **)&delta_swing_table_idx_tup_d, (u8 **)&delta_swing_table_idx_tdown_d); + /* JJ ADD 20161014 */ + if (dm->support_ic_type & (ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8710B | ODM_RTL8192F)) /*for Xtal Offset*/ + (*c.get_delta_swing_xtal_table)(dm, (s8 **)&delta_swing_table_xtal_up, (s8 **)&delta_swing_table_xtal_down); + + + cali_info->txpowertracking_callback_cnt++; /*cosa add for debug*/ + cali_info->is_txpowertracking_init = true; + + /*cali_info->txpowertrack_control = hal_data->txpowertrack_control; + We should keep updating the control variable according to HalData. + rf_calibrate_info.rega24 will be initialized when ODM HW configuring, but MP configures with para files. */ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +#if (MP_DRIVER == 1) + cali_info->rega24 = 0x090e1317; +#endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + if (*(dm->mp_mode) == true) + cali_info->rega24 = 0x090e1317; +#endif + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "===>odm_txpowertracking_callback_thermal_meter\n cali_info->bb_swing_idx_cck_base: %d, cali_info->bb_swing_idx_ofdm_base[A]: %d, cali_info->default_ofdm_index: %d\n", + cali_info->bb_swing_idx_cck_base, cali_info->bb_swing_idx_ofdm_base[RF_PATH_A], cali_info->default_ofdm_index); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->txpowertrack_control=%d, hal_data->eeprom_thermal_meter %d\n", cali_info->txpowertrack_control, hal_data->eeprom_thermal_meter); + thermal_value = (u8)odm_get_rf_reg(dm, RF_PATH_A, c.thermal_reg_addr, 0xfc00); /* 0x42: RF Reg[15:10] 88E */ + + thermal_value_temp = thermal_value + phydm_get_thermal_offset(dm); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp(%d) = thermal_value(%d) + power_time_thermal(%d)\n", thermal_value_temp, thermal_value, phydm_get_thermal_offset(dm)); + + if (thermal_value_temp > 63) + thermal_value = 63; + else if (thermal_value_temp < 0) + thermal_value = 0; + else + thermal_value = thermal_value_temp; + + /*add log by zhao he, check c80/c94/c14/ca0 value*/ + if (dm->support_ic_type == ODM_RTL8723D) { + regc80 = odm_get_bb_reg(dm, R_0xc80, MASKDWORD); + regcd0 = odm_get_bb_reg(dm, R_0xcd0, MASKDWORD); + regcd4 = odm_get_bb_reg(dm, R_0xcd4, MASKDWORD); + regab4 = odm_get_bb_reg(dm, R_0xab4, 0x000007FF); + RF_DBG(dm, DBG_RF_IQK, "0xc80 = 0x%x 0xcd0 = 0x%x 0xcd4 = 0x%x 0xab4 = 0x%x\n", regc80, regcd0, regcd4, regab4); + } + + /* JJ ADD 20161014 */ + if (dm->support_ic_type == ODM_RTL8710B) { + regc80 = odm_get_bb_reg(dm, R_0xc80, MASKDWORD); + regcd0 = odm_get_bb_reg(dm, R_0xcd0, MASKDWORD); + regcd4 = odm_get_bb_reg(dm, R_0xcd4, MASKDWORD); + regab4 = odm_get_bb_reg(dm, R_0xab4, 0x000007FF); + RF_DBG(dm, DBG_RF_IQK, "0xc80 = 0x%x 0xcd0 = 0x%x 0xcd4 = 0x%x 0xab4 = 0x%x\n", regc80, regcd0, regcd4, regab4); + } + /* Winnita add 20171205 */ + if (dm->support_ic_type == ODM_RTL8192F) { + regc80 = odm_get_bb_reg(dm, R_0xc80, MASKDWORD); + regc88 = odm_get_bb_reg(dm, R_0xc88, MASKDWORD); + regab4 = odm_get_bb_reg(dm, R_0xab4, MASKDWORD); + rege14 = odm_get_bb_reg(dm, R_0xe14, MASKDWORD); + reg848 = odm_get_bb_reg(dm, R_0x848, MASKDWORD); + reg838 = odm_get_bb_reg(dm, R_0x838, MASKDWORD); + reg86c = odm_get_bb_reg(dm, R_0x86c, MASKDWORD); + RF_DBG(dm, DBG_RF_IQK, "0xc80 = 0x%x 0xc88 = 0x%x 0xab4 = 0x%x 0xe14 = 0x%x\n", regc80, regc88, regab4, rege14); + RF_DBG(dm, DBG_RF_IQK, "0x848 = 0x%x 0x838 = 0x%x 0x86c = 0x%x\n", reg848, reg838, reg86c); + } + + if (!cali_info->txpowertrack_control) + return; + + if (hal_data->eeprom_thermal_meter == 0xff) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "no pg, hal_data->eeprom_thermal_meter = 0x%x\n", hal_data->eeprom_thermal_meter); + return; + } + + /*4 3. Initialize ThermalValues of rf_calibrate_info*/ + + if (cali_info->is_reloadtxpowerindex) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "reload ofdm index for band switch\n"); + + /*4 4. Calculate average thermal meter*/ + + cali_info->thermal_value_avg[cali_info->thermal_value_avg_index] = thermal_value; + cali_info->thermal_value_avg_index++; + if (cali_info->thermal_value_avg_index == c.average_thermal_num) /*Average times = c.average_thermal_num*/ + cali_info->thermal_value_avg_index = 0; + + for (i = 0; i < c.average_thermal_num; i++) { + if (cali_info->thermal_value_avg[i]) { + thermal_value_avg += cali_info->thermal_value_avg[i]; + thermal_value_avg_count++; + } + } + + if (thermal_value_avg_count) { /* Calculate Average thermal_value after average enough times */ + thermal_value = (u8)(thermal_value_avg / thermal_value_avg_count); + cali_info->thermal_value_delta = thermal_value - hal_data->eeprom_thermal_meter; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "AVG Thermal Meter = 0x%X, EFUSE Thermal base = 0x%X\n", thermal_value, hal_data->eeprom_thermal_meter); + } + + /* 4 5. Calculate delta, delta_LCK, delta_IQK. */ + + /* "delta" here is used to determine whether thermal value changes or not. */ + delta = (thermal_value > cali_info->thermal_value) ? (thermal_value - cali_info->thermal_value) : (cali_info->thermal_value - thermal_value); + delta_LCK = (thermal_value > cali_info->thermal_value_lck) ? (thermal_value - cali_info->thermal_value_lck) : (cali_info->thermal_value_lck - thermal_value); + delta_IQK = (thermal_value > cali_info->thermal_value_iqk) ? (thermal_value - cali_info->thermal_value_iqk) : (cali_info->thermal_value_iqk - thermal_value); + + if (cali_info->thermal_value_iqk == 0xff) { /*no PG, use thermal value for IQK*/ + cali_info->thermal_value_iqk = thermal_value; + delta_IQK = (thermal_value > cali_info->thermal_value_iqk) ? (thermal_value - cali_info->thermal_value_iqk) : (cali_info->thermal_value_iqk - thermal_value); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "no PG, use thermal_value for IQK\n"); + } + + for (p = RF_PATH_A; p < c.rf_path_count; p++) + diff_DPK[p] = (s8)thermal_value - (s8)cali_info->dpk_thermal[p]; + + /*4 6. If necessary, do LCK.*/ + + if (!(dm->support_ic_type & ODM_RTL8821)) { /*no PG, do LCK at initial status*/ + if (cali_info->thermal_value_lck == 0xff) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "no PG, do LCK\n"); + cali_info->thermal_value_lck = thermal_value; + + /*Use RTLCK, so close power tracking driver LCK*/ + if ((!(dm->support_ic_type & ODM_RTL8814A)) && (!(dm->support_ic_type & ODM_RTL8822B))) { + if (c.phy_lc_calibrate) + (*c.phy_lc_calibrate)(dm); + } + + delta_LCK = (thermal_value > cali_info->thermal_value_lck) ? (thermal_value - cali_info->thermal_value_lck) : (cali_info->thermal_value_lck - thermal_value); + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "(delta, delta_LCK, delta_IQK) = (%d, %d, %d)\n", delta, delta_LCK, delta_IQK); + + /* Wait sacn to do LCK by RF Jenyu*/ + if( (*dm->is_scan_in_process == false) && (!iqk_info->rfk_forbidden)) { + /* Delta temperature is equal to or larger than 20 centigrade.*/ + if (delta_LCK >= c.threshold_iqk) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_LCK(%d) >= threshold_iqk(%d)\n", delta_LCK, c.threshold_iqk); + cali_info->thermal_value_lck = thermal_value; + + /*Use RTLCK, so close power tracking driver LCK*/ + if ((!(dm->support_ic_type & ODM_RTL8814A)) && (!(dm->support_ic_type & ODM_RTL8822B))) { + if (c.phy_lc_calibrate) + (*c.phy_lc_calibrate)(dm); + } + } + } + } + + /*3 7. If necessary, move the index of swing table to adjust Tx power.*/ + + if (delta > 0 && cali_info->txpowertrack_control) { + /* "delta" here is used to record the absolute value of differrence. */ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + delta = thermal_value > hal_data->eeprom_thermal_meter ? (thermal_value - hal_data->eeprom_thermal_meter) : (hal_data->eeprom_thermal_meter - thermal_value); +#else + delta = (thermal_value > dm->priv->pmib->dot11RFEntry.ther) ? (thermal_value - dm->priv->pmib->dot11RFEntry.ther) : (dm->priv->pmib->dot11RFEntry.ther - thermal_value); +#endif + if (delta >= TXPWR_TRACK_TABLE_SIZE) + delta = TXPWR_TRACK_TABLE_SIZE - 1; + + /*4 7.1 The Final Power index = BaseIndex + power_index_offset*/ + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (thermal_value > hal_data->eeprom_thermal_meter) { +#else + if (thermal_value > dm->priv->pmib->dot11RFEntry.ther) { +#endif + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + cali_info->delta_power_index_last[p] = cali_info->delta_power_index[p]; /*recording poer index offset*/ + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup_b[%d] = %d\n", delta, delta_swing_table_idx_tup_b[delta]); + + cali_info->delta_power_index[p] = delta_swing_table_idx_tup_b[delta]; + cali_info->absolute_ofdm_swing_idx[p] = delta_swing_table_idx_tup_b[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_C: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup_c[%d] = %d\n", delta, delta_swing_table_idx_tup_c[delta]); + + cali_info->delta_power_index[p] = delta_swing_table_idx_tup_c[delta]; + cali_info->absolute_ofdm_swing_idx[p] = delta_swing_table_idx_tup_c[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[RF_PATH_C] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_D: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup_d[%d] = %d\n", delta, delta_swing_table_idx_tup_d[delta]); + + cali_info->delta_power_index[p] = delta_swing_table_idx_tup_d[delta]; + cali_info->absolute_ofdm_swing_idx[p] = delta_swing_table_idx_tup_d[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[RF_PATH_D] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup_a[%d] = %d\n", delta, delta_swing_table_idx_tup_a[delta]); + + cali_info->delta_power_index[p] = delta_swing_table_idx_tup_a[delta]; + cali_info->absolute_ofdm_swing_idx[p] = delta_swing_table_idx_tup_a[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + } + } + /* JJ ADD 20161014 */ + if (dm->support_ic_type & (ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8710B | ODM_RTL8192F)) { + /*Save xtal_offset from Xtal table*/ + cali_info->xtal_offset_last = cali_info->xtal_offset; /*recording last Xtal offset*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[Xtal] delta_swing_table_xtal_up[%d] = %d\n", delta, delta_swing_table_xtal_up[delta]); + cali_info->xtal_offset = delta_swing_table_xtal_up[delta]; + + if (cali_info->xtal_offset_last == cali_info->xtal_offset) + xtal_offset_eanble = 0; + else + xtal_offset_eanble = 1; + } + + } else { + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + cali_info->delta_power_index_last[p] = cali_info->delta_power_index[p]; /*recording poer index offset*/ + + switch (p) { + case RF_PATH_B: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown_b[%d] = %d\n", delta, delta_swing_table_idx_tdown_b[delta]); + cali_info->delta_power_index[p] = -1 * delta_swing_table_idx_tdown_b[delta]; + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_b[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[RF_PATH_B] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_C: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown_c[%d] = %d\n", delta, delta_swing_table_idx_tdown_c[delta]); + cali_info->delta_power_index[p] = -1 * delta_swing_table_idx_tdown_c[delta]; + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_c[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[RF_PATH_C] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + case RF_PATH_D: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown_d[%d] = %d\n", delta, delta_swing_table_idx_tdown_d[delta]); + cali_info->delta_power_index[p] = -1 * delta_swing_table_idx_tdown_d[delta]; + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_d[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[RF_PATH_D] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + + default: + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown_a[%d] = %d\n", delta, delta_swing_table_idx_tdown_a[delta]); + cali_info->delta_power_index[p] = -1 * delta_swing_table_idx_tdown_a[delta]; + cali_info->absolute_ofdm_swing_idx[p] = -1 * delta_swing_table_idx_tdown_a[delta]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[RF_PATH_A] = %d\n", cali_info->absolute_ofdm_swing_idx[p]); + break; + } + } + /* JJ ADD 20161014 */ + if (dm->support_ic_type & (ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8710B | ODM_RTL8192F)) { + /*Save xtal_offset from Xtal table*/ + cali_info->xtal_offset_last = cali_info->xtal_offset; /*recording last Xtal offset*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[Xtal] delta_swing_table_xtal_down[%d] = %d\n", delta, delta_swing_table_xtal_down[delta]); + cali_info->xtal_offset = delta_swing_table_xtal_down[delta]; + + if (cali_info->xtal_offset_last == cali_info->xtal_offset) + xtal_offset_eanble = 0; + else + xtal_offset_eanble = 1; + } + + } + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "\n\n=========================== [path-%d] Calculating power_index_offset===========================\n", p); + + if (cali_info->delta_power_index[p] == cali_info->delta_power_index_last[p]) /*If Thermal value changes but lookup table value still the same*/ + cali_info->power_index_offset[p] = 0; + else + cali_info->power_index_offset[p] = cali_info->delta_power_index[p] - cali_info->delta_power_index_last[p]; /*Power index diff between 2 times Power Tracking*/ + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[path-%d] power_index_offset(%d) = delta_power_index(%d) - delta_power_index_last(%d)\n", p, cali_info->power_index_offset[p], cali_info->delta_power_index[p], cali_info->delta_power_index_last[p]); + + cali_info->OFDM_index[p] = cali_info->bb_swing_idx_ofdm_base[p] + cali_info->power_index_offset[p]; + cali_info->CCK_index = cali_info->bb_swing_idx_cck_base + cali_info->power_index_offset[p]; + + cali_info->bb_swing_idx_cck = cali_info->CCK_index; + cali_info->bb_swing_idx_ofdm[p] = cali_info->OFDM_index[p]; + + /*************Print BB Swing base and index Offset*************/ + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "The 'CCK' final index(%d) = BaseIndex(%d) + power_index_offset(%d)\n", cali_info->bb_swing_idx_cck, cali_info->bb_swing_idx_cck_base, cali_info->power_index_offset[p]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "The 'OFDM' final index(%d) = BaseIndex[%d](%d) + power_index_offset(%d)\n", cali_info->bb_swing_idx_ofdm[p], p, cali_info->bb_swing_idx_ofdm_base[p], cali_info->power_index_offset[p]); + + /*4 7.1 Handle boundary conditions of index.*/ + + if (cali_info->OFDM_index[p] > c.swing_table_size_ofdm - 1) + cali_info->OFDM_index[p] = c.swing_table_size_ofdm - 1; + else if (cali_info->OFDM_index[p] <= OFDM_min_index) + cali_info->OFDM_index[p] = OFDM_min_index; + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "\n\n========================================================================================================\n"); + + if (cali_info->CCK_index > c.swing_table_size_cck - 1) + cali_info->CCK_index = c.swing_table_size_cck - 1; + else if (cali_info->CCK_index <= 0) + cali_info->CCK_index = 0; + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "The thermal meter is unchanged or TxPowerTracking OFF(%d): thermal_value: %d, cali_info->thermal_value: %d\n", + cali_info->txpowertrack_control, thermal_value, cali_info->thermal_value); + + for (p = RF_PATH_A; p < c.rf_path_count; p++) + cali_info->power_index_offset[p] = 0; + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "TxPowerTracking: [CCK] Swing Current index: %d, Swing base index: %d\n", + cali_info->CCK_index, cali_info->bb_swing_idx_cck_base); /*Print Swing base & current*/ + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "TxPowerTracking: [OFDM] Swing Current index: %d, Swing base index[%d]: %d\n", + cali_info->OFDM_index[p], p, cali_info->bb_swing_idx_ofdm_base[p]); + } + + if (dm->support_ic_type & ODM_RTL8814B) + power_tracking_type = TSSI_MODE; + + if (dm->support_ic_type & (ODM_RTL8814A | ODM_RTL8814B)) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "power_tracking_type=%d\n", power_tracking_type); + + if (power_tracking_type == 0) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else if (power_tracking_type == 1) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX(2G) TSSI(5G) MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_2G_TSSI_5G_MODE, p, 0); + } else if (power_tracking_type == 2) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX(5G) TSSI(2G)MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_5G_TSSI_2G_MODE, p, 0); + } else if (power_tracking_type == 3) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking TSSI MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, TSSI_MODE, p, 0); + } + cali_info->thermal_value = thermal_value; /*Record last Power Tracking Thermal value*/ + + } else if ((cali_info->power_index_offset[RF_PATH_A] != 0 || + cali_info->power_index_offset[RF_PATH_B] != 0 || + cali_info->power_index_offset[RF_PATH_C] != 0 || + cali_info->power_index_offset[RF_PATH_D] != 0) && + cali_info->txpowertrack_control && (hal_data->eeprom_thermal_meter != 0xff)) { + /* 4 7.2 Configure the Swing Table to adjust Tx Power. */ + + cali_info->is_tx_power_changed = true; /*Always true after Tx Power is adjusted by power tracking.*/ + /* */ + /* 2012/04/23 MH According to Luke's suggestion, we can not write BB digital */ + /* to increase TX power. Otherwise, EVM will be bad. */ + /* */ + /* 2012/04/25 MH Add for tx power tracking to set tx power in tx agc for 88E. */ + if (thermal_value > cali_info->thermal_value) { + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature Increasing(%d): delta_pi: %d, delta_t: %d, Now_t: %d, EFUSE_t: %d, Last_t: %d\n", + p, cali_info->power_index_offset[p], delta, thermal_value, hal_data->eeprom_thermal_meter, cali_info->thermal_value); + } + } else if (thermal_value < cali_info->thermal_value) { /*Low temperature*/ + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature Decreasing(%d): delta_pi: %d, delta_t: %d, Now_t: %d, EFUSE_t: %d, Last_t: %d\n", + p, cali_info->power_index_offset[p], delta, thermal_value, hal_data->eeprom_thermal_meter, cali_info->thermal_value); + } + } + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + if (thermal_value > hal_data->eeprom_thermal_meter) +#else + if (thermal_value > dm->priv->pmib->dot11RFEntry.ther) +#endif + { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) higher than PG value(%d)\n", thermal_value, hal_data->eeprom_thermal_meter); + + if (dm->support_ic_type == ODM_RTL8188E || dm->support_ic_type == ODM_RTL8192E || dm->support_ic_type == ODM_RTL8821 || + dm->support_ic_type == ODM_RTL8812 || dm->support_ic_type == ODM_RTL8723B || dm->support_ic_type == ODM_RTL8814A || + dm->support_ic_type == ODM_RTL8703B || dm->support_ic_type == ODM_RTL8188F || dm->support_ic_type == ODM_RTL8822B || + dm->support_ic_type == ODM_RTL8723D || dm->support_ic_type == ODM_RTL8821C || dm->support_ic_type == ODM_RTL8710B || + dm->support_ic_type == ODM_RTL8192F) { + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking BBSWING_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, indexforchannel); + } + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) lower than PG value(%d)\n", thermal_value, hal_data->eeprom_thermal_meter); + + if (dm->support_ic_type == ODM_RTL8188E || dm->support_ic_type == ODM_RTL8192E || dm->support_ic_type == ODM_RTL8821 || + dm->support_ic_type == ODM_RTL8812 || dm->support_ic_type == ODM_RTL8723B || dm->support_ic_type == ODM_RTL8814A || + dm->support_ic_type == ODM_RTL8703B || dm->support_ic_type == ODM_RTL8188F || dm->support_ic_type == ODM_RTL8822B || + dm->support_ic_type == ODM_RTL8723D || dm->support_ic_type == ODM_RTL8821C || dm->support_ic_type == ODM_RTL8710B || + dm->support_ic_type == ODM_RTL8192F) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, indexforchannel); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking BBSWING_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, indexforchannel); + } + + } + + cali_info->bb_swing_idx_cck_base = cali_info->bb_swing_idx_cck; /*Record last time Power Tracking result as base.*/ + for (p = RF_PATH_A; p < c.rf_path_count; p++) + cali_info->bb_swing_idx_ofdm_base[p] = cali_info->bb_swing_idx_ofdm[p]; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->thermal_value = %d thermal_value= %d\n", cali_info->thermal_value, thermal_value); + + cali_info->thermal_value = thermal_value; /*Record last Power Tracking Thermal value*/ + + } + + + if (dm->support_ic_type == ODM_RTL8703B || dm->support_ic_type == ODM_RTL8723D || + dm->support_ic_type == ODM_RTL8192F || dm->support_ic_type == ODM_RTL8710B) {/* JJ ADD 20161014 */ + + if (xtal_offset_eanble != 0 && cali_info->txpowertrack_control && (hal_data->eeprom_thermal_meter != 0xff)) { + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter Xtal Tracking**********\n"); + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + if (thermal_value > hal_data->eeprom_thermal_meter) { +#else + if (thermal_value > dm->priv->pmib->dot11RFEntry.ther) { +#endif + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) higher than PG value(%d)\n", thermal_value, hal_data->eeprom_thermal_meter); + (*c.odm_txxtaltrack_set_xtal)(dm); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Temperature(%d) lower than PG value(%d)\n", thermal_value, hal_data->eeprom_thermal_meter); + (*c.odm_txxtaltrack_set_xtal)(dm); + } + } + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********End Xtal Tracking**********\n"); + } + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + + /* Wait sacn to do IQK by RF Jenyu*/ + if ((*dm->is_scan_in_process == false) && (!iqk_info->rfk_forbidden) && dm->is_linked) { + if (!IS_HARDWARE_TYPE_8723B(adapter)) { + /*Delta temperature is equal to or larger than 20 centigrade (When threshold is 8).*/ + if (delta_IQK >= c.threshold_iqk) { + cali_info->thermal_value_iqk = thermal_value; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_IQK(%d) >= threshold_iqk(%d)\n", delta_IQK, c.threshold_iqk); + if (!cali_info->is_iqk_in_progress) + (*c.do_iqk)(dm, delta_IQK, thermal_value, 8); + } + } + } + if (cali_info->dpk_thermal[RF_PATH_A] != 0) { + if (diff_DPK[RF_PATH_A] >= c.threshold_dpk) { + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xcc4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), (diff_DPK[RF_PATH_A] / c.threshold_dpk)); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } else if ((diff_DPK[RF_PATH_A] <= -1 * c.threshold_dpk)) { + s32 value = 0x20 + (diff_DPK[RF_PATH_A] / c.threshold_dpk); + + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xcc4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), value); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } else { + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xcc4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), 0); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } + } + if (cali_info->dpk_thermal[RF_PATH_B] != 0) { + if (diff_DPK[RF_PATH_B] >= c.threshold_dpk) { + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xec4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), (diff_DPK[RF_PATH_B] / c.threshold_dpk)); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } else if ((diff_DPK[RF_PATH_B] <= -1 * c.threshold_dpk)) { + s32 value = 0x20 + (diff_DPK[RF_PATH_B] / c.threshold_dpk); + + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xec4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), value); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } else { + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0xec4, BIT(14) | BIT(13) | BIT(12) | BIT(11) | BIT(10), 0); + odm_set_bb_reg(dm, R_0x82c, BIT(31), 0x0); + } + } + +#endif + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "<===odm_txpowertracking_callback_thermal_meter\n"); + + cali_info->tx_powercount = 0; +} + +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) +void +odm_txpowertracking_new_callback_thermal_meter(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct _hal_rf_ *rf = &dm->rf_table; + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + u8 thermal_value[MAX_RF_PATH] = {0}, delta[MAX_RF_PATH] = {0}; + u8 delta_swing_table_idx_tup[DELTA_SWINGIDX_SIZE] = {0}; + u8 delta_swing_table_idx_tdown[DELTA_SWINGIDX_SIZE] = {0}; + u8 delta_LCK = 0, delta_IQK = 0, i = 0, j = 0, p; + u8 thermal_value_avg_count[MAX_RF_PATH] = {0}; + u32 thermal_value_avg[MAX_RF_PATH] = {0}; + s8 thermal_value_temp[MAX_RF_PATH] = {0}; + u8 tracking_method = MIX_MODE; + + struct txpwrtrack_cfg c; + + u8 *delta_swing_table_idx_tup_a = NULL; + u8 *delta_swing_table_idx_tdown_a = NULL; + u8 *delta_swing_table_idx_tup_b = NULL; + u8 *delta_swing_table_idx_tdown_b = NULL; + u8 *delta_swing_table_idx_tup_c = NULL; + u8 *delta_swing_table_idx_tdown_c = NULL; + u8 *delta_swing_table_idx_tup_d = NULL; + u8 *delta_swing_table_idx_tdown_d = NULL; + + configure_txpower_track(dm, &c); + + (*c.get_delta_swing_table)(dm, (u8 **)&delta_swing_table_idx_tup_a, (u8 **)&delta_swing_table_idx_tdown_a, + (u8 **)&delta_swing_table_idx_tup_b, (u8 **)&delta_swing_table_idx_tdown_b); + + if (dm->support_ic_type == ODM_RTL8814B) { + (*c.get_delta_swing_table)(dm, (u8 **)&delta_swing_table_idx_tup_c, (u8 **)&delta_swing_table_idx_tdown_c, + (u8 **)&delta_swing_table_idx_tup_d, (u8 **)&delta_swing_table_idx_tdown_d); + } + + cali_info->txpowertracking_callback_cnt++; + cali_info->is_txpowertracking_init = true; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "===>odm_txpowertracking_callback_thermal_meter\n cali_info->bb_swing_idx_cck_base: %d, cali_info->bb_swing_idx_ofdm_base[A]: %d, cali_info->default_ofdm_index: %d\n", + cali_info->bb_swing_idx_cck_base, cali_info->bb_swing_idx_ofdm_base[RF_PATH_A], cali_info->default_ofdm_index); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "cali_info->txpowertrack_control=%d, tssi->thermal[RF_PATH_A]=%d tssi->thermal[RF_PATH_B]=%d\n", + cali_info->txpowertrack_control, tssi->thermal[RF_PATH_A], tssi->thermal[RF_PATH_B]); + + if (dm->support_ic_type == ODM_RTL8822C) { + for (i = 0; i < c.rf_path_count; i++) + thermal_value[i] = (u8)odm_get_rf_reg(dm, i, c.thermal_reg_addr, 0x7e); /* 0x42: RF Reg[6:1] Thermal Trim*/ + } else { + for (i = 0; i < c.rf_path_count; i++) { + thermal_value[i] = (u8)odm_get_rf_reg(dm, i, c.thermal_reg_addr, 0xfc00); /* 0x42: RF Reg[15:10] 88E */ + + if (dm->support_ic_type == ODM_RTL8814B) { + thermal_value_temp[i] = (s8)thermal_value[i] + phydm_get_multi_thermal_offset(dm, i); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp[%d](%d) = thermal_value[%d](%d) + multi_thermal_trim(%d)\n", i, thermal_value_temp[i], i, thermal_value[i], phydm_get_multi_thermal_offset(dm, i)); + } else { + thermal_value_temp[i] = (s8)thermal_value[i] + phydm_get_thermal_offset(dm); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "thermal_value_temp[%d](%d) = thermal_value[%d](%d) + thermal_trim(%d)\n", i, thermal_value_temp[i], i, thermal_value[i], phydm_get_thermal_offset(dm)); + } + + if (thermal_value_temp[i] > 63) + thermal_value[i] = 63; + else if (thermal_value_temp[i] < 0) + thermal_value[i] = 0; + else + thermal_value[i] = thermal_value_temp[i]; + } + } + + if ((tssi->thermal[RF_PATH_A] == 0xff || tssi->thermal[RF_PATH_B] == 0xff)) { + for (i = 0; i < c.rf_path_count; i++) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "no pg, tssi->thermal[%d] = 0x%x\n", + i, tssi->thermal[i]); + return; + } + + for (j = 0; j < c.rf_path_count; j++) { + cali_info->thermal_value_avg_path[j][cali_info->thermal_value_avg_index_path[j]] = thermal_value[j]; + cali_info->thermal_value_avg_index_path[j]++; + if (cali_info->thermal_value_avg_index_path[j] == c.average_thermal_num) /*Average times = c.average_thermal_num*/ + cali_info->thermal_value_avg_index_path[j] = 0; + + + for (i = 0; i < c.average_thermal_num; i++) { + if (cali_info->thermal_value_avg_path[j][i]) { + thermal_value_avg[j] += cali_info->thermal_value_avg_path[j][i]; + thermal_value_avg_count[j]++; + } + } + + if (thermal_value_avg_count[j]) { /* Calculate Average thermal_value after average enough times */ + thermal_value[j] = (u8)(thermal_value_avg[j] / thermal_value_avg_count[j]); + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "AVG Thermal Meter = 0x%X, tssi->thermal[%d] = 0x%x\n", + thermal_value[j], j, tssi->thermal[j]); + } + /* 4 5. Calculate delta, delta_LCK, delta_IQK. */ + + /* "delta" here is used to determine whether thermal value changes or not. */ + delta[j] = (thermal_value[j] > cali_info->thermal_value_path[j]) ? (thermal_value[j] - cali_info->thermal_value_path[j]) : (cali_info->thermal_value_path[j] - thermal_value[j]); + delta_LCK = (thermal_value[0] > cali_info->thermal_value_lck) ? (thermal_value[0] - cali_info->thermal_value_lck) : (cali_info->thermal_value_lck - thermal_value[0]); + delta_IQK = (thermal_value[0] > cali_info->thermal_value_iqk) ? (thermal_value[0] - cali_info->thermal_value_iqk) : (cali_info->thermal_value_iqk - thermal_value[0]); + } + + /*4 6. If necessary, do LCK.*/ + + for (i = 0; i < c.rf_path_count; i++) + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "(delta[%d], delta_LCK, delta_IQK) = (%d, %d, %d)\n", i, delta[i], delta_LCK, delta_IQK); + + /* Wait sacn to do LCK by RF Jenyu*/ + if( (*dm->is_scan_in_process == false) && (!iqk_info->rfk_forbidden)) { + /* Delta temperature is equal to or larger than 20 centigrade.*/ + if (delta_LCK >= c.threshold_iqk) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_LCK(%d) >= threshold_iqk(%d)\n", delta_LCK, c.threshold_iqk); + cali_info->thermal_value_lck = thermal_value[RF_PATH_A]; + + /*Use RTLCK, so close power tracking driver LCK*/ + if ((!(dm->support_ic_type & ODM_RTL8814A)) && (!(dm->support_ic_type & ODM_RTL8822B))) { + if (c.phy_lc_calibrate) + (*c.phy_lc_calibrate)(dm); + } else + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do not do LCK\n"); + } + } + + /*3 7. If necessary, move the index of swing table to adjust Tx power.*/ + for (i = 0; i < c.rf_path_count; i++) { + if (i == RF_PATH_B) { + odm_move_memory(dm, delta_swing_table_idx_tup, delta_swing_table_idx_tup_b, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, delta_swing_table_idx_tdown_b, DELTA_SWINGIDX_SIZE); + } else if (i == RF_PATH_C) { + odm_move_memory(dm, delta_swing_table_idx_tup, delta_swing_table_idx_tup_c, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, delta_swing_table_idx_tdown_c, DELTA_SWINGIDX_SIZE); + } else if (i == RF_PATH_D) { + odm_move_memory(dm, delta_swing_table_idx_tup, delta_swing_table_idx_tup_d, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, delta_swing_table_idx_tdown_d, DELTA_SWINGIDX_SIZE); + } else { + odm_move_memory(dm, delta_swing_table_idx_tup, delta_swing_table_idx_tup_a, DELTA_SWINGIDX_SIZE); + odm_move_memory(dm, delta_swing_table_idx_tdown, delta_swing_table_idx_tdown_a, DELTA_SWINGIDX_SIZE); + } + + cali_info->delta_power_index_last[i] = cali_info->delta_power_index[i]; /*recording poer index offset*/ + delta[i] = thermal_value[i] > tssi->thermal[i] ? (thermal_value[i] - tssi->thermal[i]) : (tssi->thermal[i] - thermal_value[i]); + + if (delta[i] >= TXPWR_TRACK_TABLE_SIZE) + delta[i] = TXPWR_TRACK_TABLE_SIZE - 1; + + if (thermal_value[i] > tssi->thermal[i]) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tup[%d]=%d Path=%d\n", delta[i], delta_swing_table_idx_tup[delta[i]], i); + + cali_info->delta_power_index[i] = delta_swing_table_idx_tup[delta[i]]; + cali_info->absolute_ofdm_swing_idx[i] = delta_swing_table_idx_tup[delta[i]]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is higher and cali_info->absolute_ofdm_swing_idx[%d]=%d Path=%d\n", delta[i], cali_info->absolute_ofdm_swing_idx[i], i); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "delta_swing_table_idx_tdown[%d]=%d Path=%d\n", delta[i], delta_swing_table_idx_tdown[delta[i]], i); + cali_info->delta_power_index[i] = -1 * delta_swing_table_idx_tdown[delta[i]]; + cali_info->absolute_ofdm_swing_idx[i] = -1 * delta_swing_table_idx_tdown[delta[i]]; /*Record delta swing for mix mode power tracking*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "******Temp is lower and cali_info->absolute_ofdm_swing_idx[%d]=%d Path=%d\n", delta[i], cali_info->absolute_ofdm_swing_idx[i], i); + } + } + + for (p = RF_PATH_A; p < c.rf_path_count; p++) { + if (cali_info->delta_power_index[p] == cali_info->delta_power_index_last[p]) /*If Thermal value changes but lookup table value still the same*/ + cali_info->power_index_offset[p] = 0; + else + cali_info->power_index_offset[p] = cali_info->delta_power_index[p] - cali_info->delta_power_index_last[p]; /*Power index diff between 2 times Power Tracking*/ + } + +#if 0 + if (dm->support_ic_type == ODM_RTL8822C) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, MIX_MODE, p, 0); + } else { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking BBSWING_MODE**********\n"); + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, BBSWING, p, 0); + } +#endif + if (*dm->mp_mode == 1) { + if (cali_info->txpowertrack_control == 1) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + tracking_method = MIX_MODE; + } else if (cali_info->txpowertrack_control == 3) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking TSSI_MODE**********\n"); + tracking_method = TSSI_MODE; + } + } else { + if (rf->power_track_type >= 0 && rf->power_track_type <= 3) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking MIX_MODE**********\n"); + tracking_method = MIX_MODE; + } else if (rf->power_track_type >= 4 && rf->power_track_type <= 7) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "**********Enter POWER Tracking TSSI_MODE**********\n"); + tracking_method = TSSI_MODE; + } + } + + if (dm->support_ic_type == ODM_RTL8822C || dm->support_ic_type == ODM_RTL8814B) + for (p = RF_PATH_A; p < c.rf_path_count; p++) + (*c.odm_tx_pwr_track_set_pwr)(dm, tracking_method, p, 0); + + /* Wait sacn to do IQK by RF Jenyu*/ + if ((*dm->is_scan_in_process == false) && (!iqk_info->rfk_forbidden) && (dm->is_linked || *dm->mp_mode)) { + /*Delta temperature is equal to or larger than 20 centigrade (When threshold is 8).*/ + if (delta_IQK >= c.threshold_iqk) { + cali_info->thermal_value_iqk = thermal_value[RF_PATH_A]; + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "delta_IQK(%d) >= threshold_iqk(%d)\n", delta_IQK, c.threshold_iqk); + /*if (!cali_info->is_iqk_in_progress)*/ + /* (*c.do_iqk)(dm, delta_IQK, thermal_value[RF_PATH_A], 8);*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do IQK\n"); + + /*if (!cali_info->is_iqk_in_progress)*/ + /* (*c.do_tssi_dck)(dm, true);*/ + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Do TSSI DCK\n"); + } + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "<===%s\n", __func__); + + cali_info->tx_powercount = 0; +} +#endif + +/* 3============================================================ + * 3 IQ Calibration + * 3============================================================ */ + +void +odm_reset_iqk_result( + struct dm_struct *dm +) +{ + return; +} +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) +u8 odm_get_right_chnl_place_for_iqk(u8 chnl) +{ + u8 channel_all[ODM_TARGET_CHNL_NUM_2G_5G] = { + 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, 124, 126, 128, 130, 132, 134, 136, 138, 140, 149, 151, 153, 155, 157, 159, 161, 163, 165 + }; + u8 place = chnl; + + + if (chnl > 14) { + for (place = 14; place < sizeof(channel_all); place++) { + if (channel_all[place] == chnl) + return place - 13; + } + } + return 0; + +} +#endif + +void +odm_iq_calibrate( + struct dm_struct *dm +) +{ + void *adapter = dm->adapter; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + RF_DBG(dm, DBG_RF_IQK, "=>%s\n",__FUNCTION__); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (*dm->is_fcs_mode_enable) + return; +#endif + if (dm->is_linked) { + RF_DBG(dm, DBG_RF_IQK, + "interval=%d ch=%d prech=%d scan=%s rfk_f =%s\n", + dm->linked_interval, *dm->channel, dm->pre_channel, + *dm->is_scan_in_process == TRUE ? "TRUE":"FALSE", + iqk_info->rfk_forbidden == TRUE ? "TRUE":"FALSE"); + + if (iqk_info->rfk_forbidden) { + RF_DBG(dm, DBG_RF_IQK, "return by rfk_forbidden\n"); + return; + } + + if (*dm->is_scan_in_process) { + RF_DBG(dm, DBG_RF_IQK, "return by is_scan_in_process\n"); + return; + } + + if (*dm->channel != dm->pre_channel) { + dm->pre_channel = *dm->channel; + dm->linked_interval = 0; + } + + if (dm->linked_interval < 3) + dm->linked_interval++; + + if (dm->linked_interval == 2) + PHY_IQCalibrate(adapter, false); + } else { + dm->linked_interval = 0; + RF_DBG(dm, DBG_RF_IQK, "is_linked =%s, interval =%d\n", + dm->is_linked == TRUE ? "TRUE":"FALSE", + dm->linked_interval); + } +} + +void phydm_rf_init(struct dm_struct *dm) +{ + + odm_txpowertracking_init(dm); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + odm_clear_txpowertracking_state(dm); +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814A) + phy_iq_calibrate_8814a_init(dm); +#endif +#endif + +} + +void phydm_rf_watchdog(struct dm_struct *dm) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + FunctionIn(COMP_MLME); + + if (*dm->mp_mode == 1) { +#if (MP_DRIVER == 1) + odm_txpowertracking_check(dm); +#endif + } else { + odm_txpowertracking_check(dm); + + if (dm->support_ic_type & (ODM_IC_11AC_SERIES | ODM_IC_JGR3_SERIES)) + odm_iq_calibrate(dm); + } +#endif +} diff --git a/hal/phydm/halrf/halphyrf_win.h b/hal/phydm/halrf/halphyrf_win.h new file mode 100644 index 0000000..3769d60 --- /dev/null +++ b/hal/phydm/halrf/halphyrf_win.h @@ -0,0 +1,132 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __HALPHYRF_H__ +#define __HALPHYRF_H__ + +#if (RTL8814A_SUPPORT == 1) + #include "halrf/rtl8814a/halrf_iqk_8814a.h" +#endif + +#if (RTL8822B_SUPPORT == 1) + #include "halrf/rtl8822b/halrf_iqk_8822b.h" + #include "../mac/Halmac_type.h" +#endif +#include "halrf/halrf_powertracking_win.h" +#include "halrf/halrf_kfree.h" +#include "halrf/halrf_txgapcal.h" +#if (RTL8821C_SUPPORT == 1) + #include "halrf/rtl8821c/halrf_iqk_8821c.h" +#endif + +#if (RTL8195B_SUPPORT == 1) +// #include "halrf/rtl8195b/halrf.h" + #include "halrf/rtl8195b/halrf_iqk_8195b.h" + #include "halrf/rtl8195b/halrf_txgapk_8195b.h" + #include "halrf/rtl8195b/halrf_dpk_8195b.h" +#endif + +#if (RTL8814B_SUPPORT == 1) + #include "halrf/rtl8814b/halrf_iqk_8814b.h" + #include "halrf/rtl8814b/halrf_txgapk_8814b.h" +#endif + +enum spur_cal_method { + PLL_RESET, + AFE_PHASE_SEL +}; + +enum pwrtrack_method { + BBSWING, + TXAGC, + MIX_MODE, + TSSI_MODE, + MIX_2G_TSSI_5G_MODE, + MIX_5G_TSSI_2G_MODE, + CLEAN_MODE +}; + +typedef void(*func_set_pwr)(void *, enum pwrtrack_method, u8, u8); +typedef void(*func_iqk)(void *, u8, u8, u8); +typedef void(*func_lck)(void *); +typedef void(*func_tssi_dck)(void *, u8); +typedef void(*func_swing)(void *, u8 **, u8 **, u8 **, u8 **); +typedef void(*func_swing8814only)(void *, u8 **, u8 **, u8 **, u8 **); +typedef void (*func_swing_xtal)(void *, s8 **, s8 **); +typedef void (*func_set_xtal)(void *); +typedef void(*func_all_swing)(void *, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **, u8 **); + +struct txpwrtrack_cfg { + u8 swing_table_size_cck; + u8 swing_table_size_ofdm; + u8 threshold_iqk; + u8 threshold_dpk; + u8 average_thermal_num; + u8 rf_path_count; + u32 thermal_reg_addr; + func_set_pwr odm_tx_pwr_track_set_pwr; + func_iqk do_iqk; + func_lck phy_lc_calibrate; + func_tssi_dck do_tssi_dck; + func_swing get_delta_swing_table; + func_swing8814only get_delta_swing_table8814only; + func_swing_xtal get_delta_swing_xtal_table; + func_set_xtal odm_txxtaltrack_set_xtal; + func_all_swing get_delta_all_swing_table; +}; + +void +configure_txpower_track( + struct dm_struct *dm, + struct txpwrtrack_cfg *config +); + + +void +odm_clear_txpowertracking_state( + struct dm_struct *dm +); + +void +odm_txpowertracking_callback_thermal_meter( +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + struct dm_struct *dm +#else + void *adapter +#endif +); + +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) +void +odm_txpowertracking_new_callback_thermal_meter(void *dm_void); +#endif + +#define ODM_TARGET_CHNL_NUM_2G_5G 59 + + +void +odm_reset_iqk_result( + struct dm_struct *dm +); +u8 +odm_get_right_chnl_place_for_iqk( + u8 chnl +); + +void odm_iq_calibrate(struct dm_struct *dm); +void phydm_rf_init(struct dm_struct *dm); +void phydm_rf_watchdog(struct dm_struct *dm); + +#endif /*#ifndef __HALPHYRF_H__*/ diff --git a/hal/phydm/halrf/halrf.c b/hal/phydm/halrf/halrf.c new file mode 100644 index 0000000..c1bf2cc --- /dev/null +++ b/hal/phydm/halrf/halrf.c @@ -0,0 +1,4230 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + * ************************************************************ + */ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 ||\ + RTL8195B_SUPPORT == 1 || RTL8198F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1 ||\ + RTL8812F_SUPPORT == 1 || RTL8710C_SUPPORT == 1 ||\ + RTL8197G_SUPPORT == 1) + +void _iqk_check_if_reload(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + iqk_info->is_reload = (boolean)odm_get_bb_reg(dm, R_0x1bf0, BIT(16)); +} + +void _iqk_page_switch(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type == ODM_RTL8821C) + odm_write_4byte(dm, 0x1b00, 0xf8000008); + else + odm_write_4byte(dm, 0x1b00, 0xf800000a); +} + +u32 halrf_psd_log2base(u32 val) +{ + u8 j; + u32 tmp, tmp2, val_integerd_b = 0, tindex, shiftcount = 0; + u32 result, val_fractiond_b = 0; + u32 table_fraction[21] = { + 0, 432, 332, 274, 232, 200, 174, 151, 132, 115, + 100, 86, 74, 62, 51, 42, 32, 23, 15, 7, 0}; + + if (val == 0) + return 0; + + tmp = val; + + while (1) { + if (tmp == 1) + break; + + tmp = (tmp >> 1); + shiftcount++; + } + + val_integerd_b = shiftcount + 1; + + tmp2 = 1; + for (j = 1; j <= val_integerd_b; j++) + tmp2 = tmp2 * 2; + + tmp = (val * 100) / tmp2; + tindex = tmp / 5; + + if (tindex > 20) + tindex = 20; + + val_fractiond_b = table_fraction[tindex]; + + result = val_integerd_b * 100 - val_fractiond_b; + + return result; +} +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1) +void halrf_iqk_xym_enable(struct dm_struct *dm, u8 xym_enable) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (xym_enable == 0) + iqk_info->xym_read = false; + else + iqk_info->xym_read = true; + + RF_DBG(dm, DBG_RF_IQK, "[IQK]%-20s %s\n", "xym_read = ", + (iqk_info->xym_read ? "true" : "false")); +} + +/*xym_type => 0: rx_sym; 1: tx_xym; 2:gs1_xym; 3:gs2_sym; 4: rxk1_xym*/ +void halrf_iqk_xym_read(void *dm_void, u8 path, u8 xym_type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 i, start, num; + u32 tmp1, tmp2; + + if (!iqk_info->xym_read) + return; + + if (*dm->band_width == 0) { + start = 3; + num = 4; + } else if (*dm->band_width == 1) { + start = 2; + num = 6; + } else { + start = 0; + num = 10; + } + + odm_write_4byte(dm, 0x1b00, 0xf8000008); + tmp1 = odm_read_4byte(dm, 0x1b1c); + odm_write_4byte(dm, 0x1b1c, 0xa2193c32); + + odm_write_4byte(dm, 0x1b00, 0xf800000a); + tmp2 = odm_read_4byte(dm, 0x1b1c); + odm_write_4byte(dm, 0x1b1c, 0xa2193c32); + + for (path = 0; path < 2; path++) { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + switch (xym_type) { + case 0: + for (i = 0; i < num; i++) { + odm_write_4byte(dm, 0x1b14, 0xe6 + start + i); + odm_write_4byte(dm, 0x1b14, 0x0); + iqk_info->rx_xym[path][i] = + odm_read_4byte(dm, 0x1b38); + } + break; + case 1: + for (i = 0; i < num; i++) { + odm_write_4byte(dm, 0x1b14, 0xe6 + start + i); + odm_write_4byte(dm, 0x1b14, 0x0); + iqk_info->tx_xym[path][i] = + odm_read_4byte(dm, 0x1b38); + } + break; + case 2: + for (i = 0; i < 6; i++) { + odm_write_4byte(dm, 0x1b14, 0xe0 + i); + odm_write_4byte(dm, 0x1b14, 0x0); + iqk_info->gs1_xym[path][i] = + odm_read_4byte(dm, 0x1b38); + } + break; + case 3: + for (i = 0; i < 6; i++) { + odm_write_4byte(dm, 0x1b14, 0xe0 + i); + odm_write_4byte(dm, 0x1b14, 0x0); + iqk_info->gs2_xym[path][i] = + odm_read_4byte(dm, 0x1b38); + } + break; + case 4: + for (i = 0; i < 6; i++) { + odm_write_4byte(dm, 0x1b14, 0xe0 + i); + odm_write_4byte(dm, 0x1b14, 0x0); + iqk_info->rxk1_xym[path][i] = + odm_read_4byte(dm, 0x1b38); + } + break; + } + odm_write_4byte(dm, 0x1b38, 0x20000000); + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_write_4byte(dm, 0x1b1c, tmp1); + odm_write_4byte(dm, 0x1b00, 0xf800000a); + odm_write_4byte(dm, 0x1b1c, tmp2); + _iqk_page_switch(dm); + } +} + +/*xym_type => 0: rx_sym; 1: tx_xym; 2:gs1_xym; 3:gs2_sym; 4: rxk1_xym*/ +void halrf_iqk_xym_show(struct dm_struct *dm, u8 xym_type) +{ + u8 num, path, path_num, i; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (dm->rf_type == RF_1T1R) + path_num = 0x1; + else if (dm->rf_type == RF_2T2R) + path_num = 0x2; + else + path_num = 0x4; + + if (*dm->band_width == CHANNEL_WIDTH_20) + num = 4; + else if (*dm->band_width == CHANNEL_WIDTH_40) + num = 6; + else + num = 10; + + for (path = 0; path < path_num; path++) { + switch (xym_type) { + case 0: + for (i = 0; i < num; i++) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]%-20s %-2d: 0x%x\n", + (path == 0) ? "PATH A RX-XYM " : + "PATH B RX-XYM", i, + iqk_info->rx_xym[path][i]); + break; + case 1: + for (i = 0; i < num; i++) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]%-20s %-2d: 0x%x\n", + (path == 0) ? "PATH A TX-XYM " : + "PATH B TX-XYM", i, + iqk_info->tx_xym[path][i]); + break; + case 2: + for (i = 0; i < 6; i++) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]%-20s %-2d: 0x%x\n", + (path == 0) ? "PATH A GS1-XYM " : + "PATH B GS1-XYM", i, + iqk_info->gs1_xym[path][i]); + break; + case 3: + for (i = 0; i < 6; i++) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]%-20s %-2d: 0x%x\n", + (path == 0) ? "PATH A GS2-XYM " : + "PATH B GS2-XYM", i, + iqk_info->gs2_xym[path][i]); + break; + case 4: + for (i = 0; i < 6; i++) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]%-20s %-2d: 0x%x\n", + (path == 0) ? "PATH A RXK1-XYM " : + "PATH B RXK1-XYM", i, + iqk_info->rxk1_xym[path][i]); + break; + } + } +} + +void halrf_iqk_xym_dump(void *dm_void) +{ + u32 tmp1, tmp2; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_write_4byte(dm, 0x1b00, 0xf8000008); + tmp1 = odm_read_4byte(dm, 0x1b1c); + odm_write_4byte(dm, 0x1b00, 0xf800000a); + tmp2 = odm_read_4byte(dm, 0x1b1c); +#if 0 + /*halrf_iqk_xym_read(dm, xym_type);*/ +#endif + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_write_4byte(dm, 0x1b1c, tmp1); + odm_write_4byte(dm, 0x1b00, 0xf800000a); + odm_write_4byte(dm, 0x1b1c, tmp2); + _iqk_page_switch(dm); +} +#endif +void halrf_iqk_info_dump(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u8 rf_path, j, reload_iqk = 0; + u32 tmp; + /*two channel, PATH, TX/RX, 0:pass 1 :fail*/ + boolean iqk_result[2][NUM][2]; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (!(dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C))) + return; + + /* IQK INFO */ + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s\n", + "% IQK Info %"); + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s\n", + (dm->fw_offload_ability & PHYDM_RF_IQK_OFFLOAD) ? "FW-IQK" : + "Driver-IQK"); + + reload_iqk = (u8)odm_get_bb_reg(dm, R_0x1bf0, BIT(16)); + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s: %s\n", + "reload", (reload_iqk) ? "True" : "False"); + + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s: %s\n", + "rfk_forbidden", (iqk_info->rfk_forbidden) ? "True" : "False"); +#if (RTL8814A_SUPPORT == 1 || RTL8822B_SUPPORT == 1 || \ + RTL8821C_SUPPORT == 1 || RTL8195B_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1) + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s: %s\n", + "segment_iqk", (iqk_info->segment_iqk) ? "True" : "False"); +#endif + + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s:%d %d\n", + "iqk count / fail count", dm->n_iqk_cnt, dm->n_iqk_fail_cnt); + + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s: %d\n", + "channel", *dm->channel); + + if (*dm->band_width == CHANNEL_WIDTH_20) + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-20s: %s\n", "bandwidth", "BW_20"); + else if (*dm->band_width == CHANNEL_WIDTH_40) + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-20s: %s\n", "bandwidth", "BW_40"); + else if (*dm->band_width == CHANNEL_WIDTH_80) + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-20s: %s\n", "bandwidth", "BW_80"); + else if (*dm->band_width == CHANNEL_WIDTH_160) + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-20s: %s\n", "bandwidth", "BW_160"); + else if (*dm->band_width == CHANNEL_WIDTH_80_80) + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-20s: %s\n", "bandwidth", "BW_80_80"); + else + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-20s: %s\n", "bandwidth", "BW_UNKNOWN"); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-20s: %llu %s\n", "progressing_time", + dm->rf_calibrate_info.iqk_total_progressing_time, "(ms)"); + + tmp = odm_read_4byte(dm, 0x1bf0); + for (rf_path = RF_PATH_A; rf_path <= RF_PATH_B; rf_path++) + for (j = 0; j < 2; j++) + iqk_result[0][rf_path][j] = (boolean) + (tmp & (BIT(rf_path + (j * 4)) >> (rf_path + (j * 4)))); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-20s: 0x%08x\n", "Reg0x1bf0", tmp); + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s: %s\n", + "PATH_A-Tx result", + (iqk_result[0][RF_PATH_A][0]) ? "Fail" : "Pass"); + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s: %s\n", + "PATH_A-Rx result", + (iqk_result[0][RF_PATH_A][1]) ? "Fail" : "Pass"); +#if (RTL8822B_SUPPORT == 1) + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s: %s\n", + "PATH_B-Tx result", + (iqk_result[0][RF_PATH_B][0]) ? "Fail" : "Pass"); + PDM_SNPF(out_len, used, output + used, out_len - used, "%-20s: %s\n", + "PATH_B-Rx result", + (iqk_result[0][RF_PATH_B][1]) ? "Fail" : "Pass"); +#endif + *_used = used; + *_out_len = out_len; +} + +void halrf_get_fw_version(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + rf->fw_ver = (dm->fw_version << 16) | dm->fw_sub_version; +} + +void halrf_iqk_dbg(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rf_path, j; + u32 tmp; + /*two channel, PATH, TX/RX, 0:pass 1 :fail*/ + boolean iqk_result[2][NUM][2]; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct _hal_rf_ *rf = &dm->rf_table; + + /* IQK INFO */ + RF_DBG(dm, DBG_RF_IQK, "%-20s\n", "====== IQK Info ======"); + + RF_DBG(dm, DBG_RF_IQK, "%-20s\n", + (dm->fw_offload_ability & PHYDM_RF_IQK_OFFLOAD) ? "FW-IQK" : + "Driver-IQK"); + + if (dm->fw_offload_ability & PHYDM_RF_IQK_OFFLOAD) { + halrf_get_fw_version(dm); + RF_DBG(dm, DBG_RF_IQK, "%-20s: 0x%x\n", "FW_VER", rf->fw_ver); + } else { + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "IQK_VER", HALRF_IQK_VER); + } + + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "reload", + (iqk_info->is_reload) ? "True" : "False"); + + RF_DBG(dm, DBG_RF_IQK, "%-20s: %d %d\n", "iqk count / fail count", + dm->n_iqk_cnt, dm->n_iqk_fail_cnt); + + RF_DBG(dm, DBG_RF_IQK, "%-20s: %d\n", "channel", *dm->channel); + + if (*dm->band_width == CHANNEL_WIDTH_20) + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "bandwidth", "BW_20"); + else if (*dm->band_width == CHANNEL_WIDTH_40) + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "bandwidth", "BW_40"); + else if (*dm->band_width == CHANNEL_WIDTH_80) + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "bandwidth", "BW_80"); + else if (*dm->band_width == CHANNEL_WIDTH_160) + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "bandwidth", "BW_160"); + else if (*dm->band_width == CHANNEL_WIDTH_80_80) + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "bandwidth", "BW_80_80"); + else + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "bandwidth", + "BW_UNKNOWN"); +#if 0 +/* + * RF_DBG(dm, DBG_RF_IQK, "%-20s: %llu %s\n", + * "progressing_time", + * dm->rf_calibrate_info.iqk_total_progressing_time, "(ms)"); + */ +#endif + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "rfk_forbidden", + (iqk_info->rfk_forbidden) ? "True" : "False"); +#if (RTL8814A_SUPPORT == 1 || RTL8822B_SUPPORT == 1 || \ + RTL8821C_SUPPORT == 1 || RTL8195B_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1) + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "segment_iqk", + (iqk_info->segment_iqk) ? "True" : "False"); +#endif + + RF_DBG(dm, DBG_RF_IQK, "%-20s: %llu %s\n", "progressing_time", + dm->rf_calibrate_info.iqk_progressing_time, "(ms)"); + + tmp = odm_read_4byte(dm, 0x1bf0); + for (rf_path = RF_PATH_A; rf_path <= RF_PATH_B; rf_path++) + for (j = 0; j < 2; j++) + iqk_result[0][rf_path][j] = (boolean) + (tmp & (BIT(rf_path + (j * 4)) >> (rf_path + (j * 4)))); + + RF_DBG(dm, DBG_RF_IQK, "%-20s: 0x%08x\n", "Reg0x1bf0", tmp); + RF_DBG(dm, DBG_RF_IQK, "%-20s: 0x%08x\n", "Reg0x1be8", + odm_read_4byte(dm, 0x1be8)); + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "PATH_A-Tx result", + (iqk_result[0][RF_PATH_A][0]) ? "Fail" : "Pass"); + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "PATH_A-Rx result", + (iqk_result[0][RF_PATH_A][1]) ? "Fail" : "Pass"); +#if (RTL8822B_SUPPORT == 1) + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "PATH_B-Tx result", + (iqk_result[0][RF_PATH_B][0]) ? "Fail" : "Pass"); + RF_DBG(dm, DBG_RF_IQK, "%-20s: %s\n", "PATH_B-Rx result", + (iqk_result[0][RF_PATH_B][1]) ? "Fail" : "Pass"); +#endif +} + +void halrf_lck_dbg(struct dm_struct *dm) +{ + RF_DBG(dm, DBG_RF_IQK, "%-20s\n", "====== LCK Info ======"); +#if 0 + /*RF_DBG(dm, DBG_RF_IQK, "%-20s\n", + * (dm->fw_offload_ability & PHYDM_RF_IQK_OFFLOAD) ? "LCK" : "RTK")); + */ +#endif + RF_DBG(dm, DBG_RF_IQK, "%-20s: %llu %s\n", "progressing_time", + dm->rf_calibrate_info.lck_progressing_time, "(ms)"); +} +void phydm_get_iqk_cfir(void *dm_void, u8 idx, u8 path, boolean debug) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_get_iqk_cfir_8822b(dm, idx, path, debug); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_get_iqk_cfir_8822c(dm, idx, path, debug); + break; +#endif +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + phy_get_iqk_cfir_8814b(dm, idx, path, debug); + break; +#endif + default: + break; + } +} + + +void halrf_iqk_dbg_cfir_backup(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 path, idx, i; + + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_iqk_dbg_cfir_backup_8822b(dm); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_iqk_dbg_cfir_backup_8822c(dm); + break; +#endif +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + phy_iqk_dbg_cfir_backup_8814b(dm); + break; +#endif + default: + break; + } + +} + +void halrf_iqk_dbg_cfir_backup_update(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk = &dm->IQK_info; + u8 i, path, idx; + u32 bmask13_12 = BIT(13) | BIT(12); + u32 bmask20_16 = BIT(20) | BIT(19) | BIT(18) | BIT(17) | BIT(16); + u32 data; + + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_iqk_dbg_cfir_backup_update_8822b(dm); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_iqk_dbg_cfir_backup_update_8822c(dm); + break; +#endif + default: + break; + } +} + +void halrf_iqk_dbg_cfir_reload(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk = &dm->IQK_info; + u8 i, path, idx; + u32 bmask13_12 = BIT(13) | BIT(12); + u32 bmask20_16 = BIT(20) | BIT(19) | BIT(18) | BIT(17) | BIT(16); + u32 data; + + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_iqk_dbg_cfir_reload_8822b(dm); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_iqk_dbg_cfir_reload_8822c(dm); + break; +#endif + default: + break; + } +} + +void halrf_iqk_dbg_cfir_write(void *dm_void, u8 type, u32 path, u32 idx, + u32 i, u32 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_iqk_dbg_cfir_write_8822b(dm, type, path, idx, i, data); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_iqk_dbg_cfir_write_8822c(dm, type, path, idx, i, data); + break; +#endif + default: + break; + } +} + +void halrf_iqk_dbg_cfir_backup_show(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 path, idx, i; + + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_iqk_dbg_cfir_backup_8822b(dm); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_iqk_dbg_cfir_backup_8822c(dm); + break; +#endif + default: + break; + } +} + +void halrf_do_imr_test(void *dm_void, u8 flag_imr_test) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (flag_imr_test != 0x0) + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + do_imr_test_8822b(dm); + break; +#endif +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: + do_imr_test_8821c(dm); + break; +#endif + default: + break; + } +} + +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 || RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) +void halrf_iqk_debug(void *dm_void, u32 *const dm_value, u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if 0 + /*dm_value[0]=0x0: backup from SRAM & show*/ + /*dm_value[0]=0x1: write backup CFIR to SRAM*/ + /*dm_value[0]=0x2: reload default CFIR to SRAM*/ + /*dm_value[0]=0x3: show backup*/ + /*dm_value[0]=0x10: write backup CFIR real part*/ + /*--> dm_value[1]:path, dm_value[2]:tx/rx, dm_value[3]:index, dm_value[4]:data*/ + /*dm_value[0]=0x11: write backup CFIR imag*/ + /*--> dm_value[1]:path, dm_value[2]:tx/rx, dm_value[3]:index, dm_value[4]:data*/ + /*dm_value[0]=0x20 :xym_read enable*/ + /*--> dm_value[1]:0:disable, 1:enable*/ + /*if dm_value[0]=0x20 = enable, */ + /*0x1:show rx_sym; 0x2: tx_xym; 0x3:gs1_xym; 0x4:gs2_sym; 0x5:rxk1_xym*/ +#endif + if (dm_value[0] == 0x0) + halrf_iqk_dbg_cfir_backup(dm); + else if (dm_value[0] == 0x1) + halrf_iqk_dbg_cfir_backup_update(dm); + else if (dm_value[0] == 0x2) + halrf_iqk_dbg_cfir_reload(dm); + else if (dm_value[0] == 0x3) + halrf_iqk_dbg_cfir_backup_show(dm); + else if (dm_value[0] == 0x10) + halrf_iqk_dbg_cfir_write(dm, 0, dm_value[1], dm_value[2], + dm_value[3], dm_value[4]); + else if (dm_value[0] == 0x11) + halrf_iqk_dbg_cfir_write(dm, 1, dm_value[1], dm_value[2], + dm_value[3], dm_value[4]); + else if (dm_value[0] == 0x20) + halrf_iqk_xym_enable(dm, (u8)dm_value[1]); + else if (dm_value[0] == 0x21) + halrf_iqk_xym_show(dm, (u8)dm_value[1]); + else if (dm_value[0] == 0x30) + halrf_do_imr_test(dm, (u8)dm_value[1]); +} +#endif + +void halrf_iqk_hwtx_check(void *dm_void, boolean is_check) +{ +#if 0 + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u32 tmp_b04; + + if (is_check) { + iqk_info->is_hwtx = (boolean)odm_get_bb_reg(dm, R_0xb00, BIT(8)); + } else { + if (iqk_info->is_hwtx) { + tmp_b04 = odm_read_4byte(dm, 0xb04); + odm_set_bb_reg(dm, R_0xb04, BIT(3) | BIT(2), 0x0); + odm_write_4byte(dm, 0xb04, tmp_b04); + } + } +#endif +} +#endif + +u8 halrf_match_iqk_version(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u32 iqk_version = 0; + char temp[10] = {0}; + + odm_move_memory(dm, temp, HALRF_IQK_VER, sizeof(temp)); + PHYDM_SSCANF(temp + 2, DCMD_HEX, &iqk_version); + + if (dm->support_ic_type == ODM_RTL8822B) { + if (iqk_version >= 0x24 && (odm_get_hw_img_version(dm) >= 72)) + return 1; + else if ((iqk_version <= 0x23) && + (odm_get_hw_img_version(dm) <= 71)) + return 1; + else + return 0; + } + + if (dm->support_ic_type == ODM_RTL8821C) { + if (iqk_version >= 0x18 && (odm_get_hw_img_version(dm) >= 37)) + return 1; + else + return 0; + } + + return 1; +} + +void halrf_rf_lna_setting(void *dm_void, enum halrf_lna_set type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + switch (dm->support_ic_type) { +#if (RTL8188E_SUPPORT == 1) + case ODM_RTL8188E: + halrf_rf_lna_setting_8188e(dm, type); + break; +#endif +#if (RTL8192E_SUPPORT == 1) + case ODM_RTL8192E: + halrf_rf_lna_setting_8192e(dm, type); + break; +#endif +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + halrf_rf_lna_setting_8192f(dm, type); + break; +#endif + +#if (RTL8723B_SUPPORT == 1) + case ODM_RTL8723B: + halrf_rf_lna_setting_8723b(dm, type); + break; +#endif +#if (RTL8812A_SUPPORT == 1) + case ODM_RTL8812: + halrf_rf_lna_setting_8812a(dm, type); + break; +#endif +#if ((RTL8821A_SUPPORT == 1) || (RTL8881A_SUPPORT == 1)) + case ODM_RTL8881A: + case ODM_RTL8821: + halrf_rf_lna_setting_8821a(dm, type); + break; +#endif +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + halrf_rf_lna_setting_8822b(dm_void, type); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + halrf_rf_lna_setting_8822c(dm_void, type); + break; +#endif +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + halrf_rf_lna_setting_8812f(dm_void, type); + break; +#endif +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: + halrf_rf_lna_setting_8821c(dm_void, type); + break; +#endif +#if (RTL8710C_SUPPORT == 1) + case ODM_RTL8710C: + halrf_rf_lna_setting_8710c(dm_void, type); + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + halrf_rf_lna_setting_8721d(dm, type); + break; +#endif +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + break; +#endif + default: + break; + } +} + +void halrf_support_ability_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + u32 dm_value[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i; + + for (i = 0; i < 5; i++) + if (input[i + 1]) + PHYDM_SSCANF(input[i + 2], DCMD_DECIMAL, &dm_value[i]); + + if (dm_value[0] == 100) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n[RF Supportability]\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "00. (( %s ))Power Tracking\n", + ((rf->rf_supportability & HAL_RF_TX_PWR_TRACK) ? + ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "01. (( %s ))IQK\n", + ((rf->rf_supportability & HAL_RF_IQK) ? ("V") : + ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "02. (( %s ))LCK\n", + ((rf->rf_supportability & HAL_RF_LCK) ? ("V") : + ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "03. (( %s ))DPK\n", + ((rf->rf_supportability & HAL_RF_DPK) ? ("V") : + ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "04. (( %s ))HAL_RF_TXGAPK\n", + ((rf->rf_supportability & HAL_RF_TXGAPK) ? ("V") : + ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "05. (( %s ))HAL_RF_DACK\n", + ((rf->rf_supportability & HAL_RF_DACK) ? ("V") : + ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "06. (( %s ))DPK_TRACK\n", + ((rf->rf_supportability & HAL_RF_DPK_TRACK) ? ("V") : + ("."))); +#ifdef CONFIG_2G_BAND_SHIFT + PDM_SNPF(out_len, used, output + used, out_len - used, + "07. (( %s ))HAL_2GBAND_SHIFT\n", + ((rf->rf_supportability & HAL_2GBAND_SHIFT) ? ("V") : + ("."))); +#endif + PDM_SNPF(out_len, used, output + used, out_len - used, + "08. (( %s ))HAL_RF_RXDCK\n", + ((rf->rf_supportability & HAL_RF_RXDCK) ? ("V") : + ("."))); + + } else { + if (dm_value[1] == 1) /* enable */ + rf->rf_supportability |= BIT(dm_value[0]); + else if (dm_value[1] == 2) /* disable */ + rf->rf_supportability &= ~(BIT(dm_value[0])); + else + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Warning!!!] 1:enable, 2:disable\n"); + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "\nCurr-RF_supportability = 0x%x\n\n", rf->rf_supportability); + + *_used = used; + *_out_len = out_len; +} + +#ifdef CONFIG_2G_BAND_SHIFT +void halrf_support_band_shift_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + //u32 band_value[2] = {00}; + u32 dm_value[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i; + +#if (RTL8192F_SUPPORT == 1) + for (i = 0; i < 7; i++) + if (input[i + 1]) + PHYDM_SSCANF(input[i + 2], DCMD_DECIMAL, &dm_value[i]); + + if (!(rf->rf_supportability & HAL_2GBAND_SHIFT)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "\nCurr-RF_supportability[07. (( . ))HAL_2GBAND_SHIFT]\nNo RF Band Shift,default: 2.4G!\n"); + } else { + if (dm_value[0] == 01) { + rf->rf_shift_band = HAL_RF_2P3; + halrf_lck_trigger(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n[rf_shift_band] = %d\nRF Band Shift to 2.3G!\n", + rf->rf_shift_band); + } else if (dm_value[0] == 02) { + rf->rf_shift_band = HAL_RF_2P5; + halrf_lck_trigger(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n[rf_shift_band] = %d\nRF Band Shift to 2.5G!\n", + rf->rf_shift_band); + } else { + rf->rf_shift_band = HAL_RF_2P4; + halrf_lck_trigger(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n[rf_shift_band] = %d\nNo RF Band Shift,default: 2.4G!\n", + rf->rf_shift_band); + } + } + *_used = used; + *_out_len = out_len; +#endif +} +#endif + +void halrf_cmn_info_init(void *dm_void, enum halrf_cmninfo_init cmn_info, + u32 value) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + switch (cmn_info) { + case HALRF_CMNINFO_EEPROM_THERMAL_VALUE: + rf->eeprom_thermal = (u8)value; + break; + case HALRF_CMNINFO_PWT_TYPE: + rf->pwt_type = (u8)value; + break; + case HALRF_CMNINFO_MP_POWER_TRACKING_TYPE: + rf->mp_pwt_type = (u8)value; + break; + default: + break; + } +} + +void halrf_cmn_info_hook(void *dm_void, enum halrf_cmninfo_hook cmn_info, + void *value) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + switch (cmn_info) { + case HALRF_CMNINFO_CON_TX: + rf->is_con_tx = (boolean *)value; + break; + case HALRF_CMNINFO_SINGLE_TONE: + rf->is_single_tone = (boolean *)value; + break; + case HALRF_CMNINFO_CARRIER_SUPPRESSION: + rf->is_carrier_suppresion = (boolean *)value; + break; + case HALRF_CMNINFO_MP_RATE_INDEX: + rf->mp_rate_index = (u8 *)value; + break; + case HALRF_CMNINFO_MANUAL_RF_SUPPORTABILITY: + rf->manual_rf_supportability = (u32 *)value; + break; + default: + /*do nothing*/ + break; + } +} + +void halrf_cmn_info_set(void *dm_void, u32 cmn_info, u64 value) +{ + /* This init variable may be changed in run time. */ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct _hal_rf_ *rf = &dm->rf_table; + + switch (cmn_info) { + case HALRF_CMNINFO_ABILITY: + rf->rf_supportability = (u32)value; + break; + + case HALRF_CMNINFO_DPK_EN: + rf->dpk_en = (u8)value; + break; + case HALRF_CMNINFO_RFK_FORBIDDEN: + dm->IQK_info.rfk_forbidden = (boolean)value; + break; +#if (RTL8814A_SUPPORT == 1 || RTL8822B_SUPPORT == 1 || \ + RTL8821C_SUPPORT == 1 || RTL8195B_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1) + case HALRF_CMNINFO_IQK_SEGMENT: + dm->IQK_info.segment_iqk = (boolean)value; + break; +#endif + case HALRF_CMNINFO_RATE_INDEX: + rf->p_rate_index = (u32)value; + break; +#if !(DM_ODM_SUPPORT_TYPE & ODM_IOT) + case HALRF_CMNINFO_MP_PSD_POINT: + rf->halrf_psd_data.point = (u32)value; + break; + case HALRF_CMNINFO_MP_PSD_START_POINT: + rf->halrf_psd_data.start_point = (u32)value; + break; + case HALRF_CMNINFO_MP_PSD_STOP_POINT: + rf->halrf_psd_data.stop_point = (u32)value; + break; + case HALRF_CMNINFO_MP_PSD_AVERAGE: + rf->halrf_psd_data.average = (u32)value; + break; +#endif + case HALRF_CMNINFO_POWER_TRACK_CONTROL: + cali_info->txpowertrack_control = (u8)value; + break; + default: + /* do nothing */ + break; + } +} + +u64 halrf_cmn_info_get(void *dm_void, u32 cmn_info) +{ + /* This init variable may be changed in run time. */ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + u64 return_value = 0; + + switch (cmn_info) { + case HALRF_CMNINFO_ABILITY: + return_value = (u32)rf->rf_supportability; + break; + case HALRF_CMNINFO_RFK_FORBIDDEN: + return_value = dm->IQK_info.rfk_forbidden; + break; +#if (RTL8814A_SUPPORT == 1 || RTL8822B_SUPPORT == 1 || \ + RTL8821C_SUPPORT == 1 || RTL8195B_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1) + case HALRF_CMNINFO_IQK_SEGMENT: + return_value = dm->IQK_info.segment_iqk; + break; + case HALRF_CMNINFO_IQK_TIMES: + return_value = dm->IQK_info.iqk_times; + break; +#endif + default: + /* do nothing */ + break; + } + + return return_value; +} + +void halrf_supportability_init_mp(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + switch (dm->support_ic_type) { + case ODM_RTL8814B: +#if (RTL8814B_SUPPORT == 1) + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DACK | + /*HAL_RF_TXGAPK |*/ + HAL_RF_DPK_TRACK | + 0; +#endif + break; +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + /*@HAL_RF_DPK |*/ + 0; + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DACK | + HAL_RF_DPK_TRACK | + HAL_RF_RXDCK | + HAL_RF_TXGAPK | + 0; + break; +#endif +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + /*@HAL_RF_DPK |*/ + /*@HAL_RF_TXGAPK |*/ + 0; + break; +#endif +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + /*HAL_RF_TXGAPK |*/ + HAL_RF_DPK_TRACK | + 0; + break; +#endif +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DACK | + HAL_RF_DPK_TRACK | + 0; + break; +#endif + +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + /*@HAL_RF_TXGAPK |*/ + 0; + break; +#endif + +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + /*@HAL_RF_TXGAPK |*/ +#ifdef CONFIG_2G_BAND_SHIFT + /*@HAL_2GBAND_SHIFT |*/ +#endif + 0; + break; +#endif + +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + /*@HAL_RF_TXGAPK |*/ + 0; + break; +#endif +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + /*HAL_RF_LCK |*/ + HAL_RF_DPK | + /*@HAL_RF_TXGAPK |*/ + HAL_RF_DPK_TRACK | + 0; + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DPK_TRACK | + /*@HAL_RF_TXGAPK |*/ + 0; + break; +#endif +#if (RTL8723F_SUPPORT == 1) + case ODM_RTL8723F: + rf->rf_supportability = + /*@HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DPK_TRACK | + 0; + break; +#endif + + default: + rf->rf_supportability = + /*HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + /*@HAL_RF_DPK |*/ + /*@HAL_RF_TXGAPK |*/ + 0; + break; + } + + RF_DBG(dm, DBG_RF_INIT, + "IC = ((0x%x)), RF_Supportability Init MP = ((0x%x))\n", + dm->support_ic_type, rf->rf_supportability); +} + +void halrf_supportability_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + switch (dm->support_ic_type) { + case ODM_RTL8814B: +#if (RTL8814B_SUPPORT == 1) + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DACK | + HAL_RF_DPK_TRACK | + 0; +#endif + break; +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + /*@HAL_RF_DPK |*/ + 0; + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DACK | + HAL_RF_DPK_TRACK | + HAL_RF_RXDCK | + HAL_RF_TXGAPK | + 0; + break; +#endif +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + /*@HAL_RF_DPK |*/ + /*@HAL_RF_TXGAPK |*/ + 0; + break; +#endif +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + /*HAL_RF_TXGAPK |*/ + HAL_RF_DPK_TRACK | + 0; + break; +#endif +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DACK | + HAL_RF_DPK_TRACK | + 0; + break; +#endif + +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + /*@HAL_RF_TXGAPK |*/ + 0; + break; +#endif + +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + /*@HAL_RF_TXGAPK |*/ +#ifdef CONFIG_2G_BAND_SHIFT + /*@HAL_2GBAND_SHIFT |*/ +#endif + 0; + break; +#endif + +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + /*@HAL_RF_TXGAPK |*/ + 0; + break; +#endif +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + /*HAL_RF_LCK |*/ + HAL_RF_DPK | + /*@HAL_RF_TXGAPK |*/ + HAL_RF_DPK_TRACK | +#ifdef CONFIG_2G_BAND_SHIFT + HAL_2GBAND_SHIFT | +#endif + 0; + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DPK_TRACK | + /*@HAL_RF_TXGAPK |*/ + 0; + break; +#endif +#if (RTL8723F_SUPPORT == 1) + case ODM_RTL8723F: + rf->rf_supportability = + /*@HAL_RF_TX_PWR_TRACK |*/ + HAL_RF_IQK | + HAL_RF_LCK | + HAL_RF_DPK | + HAL_RF_DPK_TRACK | + 0; + break; +#endif + + default: + rf->rf_supportability = + HAL_RF_TX_PWR_TRACK | + HAL_RF_IQK | + HAL_RF_LCK | + /*@HAL_RF_DPK |*/ + 0; + break; + } + + RF_DBG(dm, DBG_RF_INIT, + "IC = ((0x%x)), RF_Supportability Init = ((0x%x))\n", + dm->support_ic_type, rf->rf_supportability); +} + +void halrf_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; +#if 0 + /*RF_DBG(dm, DBG_RF_TMP, "%s\n", __func__);*/ +#endif + + if (rf->is_dpk_in_progress || dm->rf_calibrate_info.is_iqk_in_progress || + rf->is_tssi_in_progress) + return; + + phydm_rf_watchdog(dm); + halrf_dpk_track(dm); +} + +#if 0 +void +halrf_iqk_init( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + switch (dm->support_ic_type) { +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + break; +#endif +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + _iq_calibrate_8822b_init(dm); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + _iq_calibrate_8822c_init(dm); + break; +#endif +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: + break; +#endif + + default: + break; + } +} +#endif + +void halrf_rfk_power_save(void *dm_void, boolean is_power_save) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + halrf_rfk_power_save_8822c(dm, is_power_save); + break; +#endif + default: + break; + } +} + + + +void halrf_reload_iqk(void *dm_void, boolean reset) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 i, ch; + u32 tmp; + u32 bit_mask_20_16 = BIT(20) | BIT(19) | BIT(18) | BIT(17) | BIT(16); + + halrf_rfk_power_save(dm, false); + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + iqk_reload_iqk_8822c(dm, reset); + break; +#endif +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + iqk_reload_iqk_8195b(dm, reset); + break; +#endif + + default: + break; + } + halrf_rfk_power_save(dm, true); +} + +void halrf_rfk_handshake(void *dm_void, boolean is_before_k) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!dm->mp_mode) + return; + + if (*dm->mp_mode) + return; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + halrf_rfk_handshake_8822c(dm, is_before_k); + break; +#endif +#if (RTL8710C_SUPPORT == 1) + case ODM_RTL8710C: + halrf_rfk_handshake_8710c(dm, is_before_k); + break; +#endif + default: + break; + } +} + +void halrf_bbreset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + + switch (dm->support_ic_type) { +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + phydm_bb_reset_8814b(dm); + break; +#endif + default: + break; + } +} + +void halrf_rf_k_connect_trigger(void *dm_void, boolean is_recovery, + enum halrf_k_segment_time seg_time) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!dm->mp_mode) + return; + + if (dm->mp_mode && rf->is_con_tx && rf->is_single_tone && + rf->is_carrier_suppresion) { + if (*dm->mp_mode & + (*rf->is_con_tx || *rf->is_single_tone || + *rf->is_carrier_suppresion)) + return; + } + + /*[TX GAP K]*/ + halrf_txgapk_trigger(dm); + + /*[LOK, IQK]*/ + halrf_segment_iqk_trigger(dm, true, seg_time); + + /*[TSSI Trk]*/ + halrf_tssi_trigger(dm); + /*[DPK]*/ + if(dpk_info->is_dpk_by_channel == true) + halrf_dpk_trigger(dm); + else + halrf_dpk_reload(dm); + //ADDA restore to MP_UI setting; + config_halrf_path_adda_setting_trigger(dm); + + halrf_bbreset(dm); +} + +void config_halrf_path_adda_setting_trigger(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + config_phydm_path_adda_setting_8814b(dm); +#endif + +} + +void halrf_dack_restore(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!(rf->rf_supportability & HAL_RF_DACK)) + return; + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + halrf_dack_restore_8822c(dm); + break; +#endif + default: + break; + } +} +void halrf_dack_trigger(void *dm_void, boolean force) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + u64 start_time; + + if (!(rf->rf_supportability & HAL_RF_DACK)) + return; + + start_time = odm_get_current_time(dm); + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + halrf_dac_cal_8822c(dm, force); + break; +#endif +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + halrf_dac_cal_8812f(dm); + break; +#endif +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + halrf_dac_cal_8814b(dm); + break; +#endif + default: + break; + } + rf->dpk_progressing_time = odm_get_progressing_time(dm, start_time); + RF_DBG(dm, DBG_RF_DACK, "[DACK]DACK progressing_time = %lld ms\n", + rf->dpk_progressing_time); +} + + +void halrf_dack_dbg(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + u64 start_time; + + if (!(rf->rf_supportability & HAL_RF_DACK)) + return; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + halrf_dack_dbg_8822c(dm); + break; +#endif + default: + break; + } +} + + +void halrf_segment_iqk_trigger(void *dm_void, boolean clear, + boolean segment_iqk) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct _hal_rf_ *rf = &dm->rf_table; + u64 start_time; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + if (odm_check_power_status(dm) == false) + return; +#endif + + if (!dm->mp_mode) + return; + + if (dm->mp_mode && rf->is_con_tx && rf->is_single_tone && + rf->is_carrier_suppresion) { + if (*dm->mp_mode & + (*rf->is_con_tx || *rf->is_single_tone || + *rf->is_carrier_suppresion)) + return; + } + + if (!(rf->rf_supportability & HAL_RF_IQK)) + return; + +#if DISABLE_BB_RF + return; +#endif + if (iqk_info->rfk_forbidden) + return; + + halrf_rfk_handshake(dm, true); + + if (!dm->rf_calibrate_info.is_iqk_in_progress) { + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_iqk_in_progress = true; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + start_time = odm_get_current_time(dm); + dm->IQK_info.segment_iqk = segment_iqk; + + halrf_rfk_power_save(dm, false); + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_iq_calibrate_8822b(dm, clear, segment_iqk); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_iq_calibrate_8822c(dm, clear, segment_iqk); + break; +#endif +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: + phy_iq_calibrate_8821c(dm, clear, segment_iqk); + break; +#endif +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + phy_iq_calibrate_8814b(dm, clear, segment_iqk); + break; +#endif +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + phy_iq_calibrate_8195b(dm, clear, segment_iqk); + break; +#endif +#if (RTL8710C_SUPPORT == 1) + case ODM_RTL8710C: + phy_iq_calibrate_8710c(dm, clear, segment_iqk); + break; +#endif +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + phy_iq_calibrate_8198f(dm, clear, segment_iqk); + break; +#endif +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + phy_iq_calibrate_8812f(dm, clear, segment_iqk); + break; +#endif +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + phy_iq_calibrate_8197g(dm, clear, segment_iqk); + break; +#endif +#if (RTL8188E_SUPPORT == 1) + case ODM_RTL8188E: + phy_iq_calibrate_8188e(dm, false); + break; +#endif +#if (RTL8188F_SUPPORT == 1) + case ODM_RTL8188F: + phy_iq_calibrate_8188f(dm, false); + break; +#endif +#if (RTL8192E_SUPPORT == 1) + case ODM_RTL8192E: + phy_iq_calibrate_8192e(dm, false); + break; +#endif +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + phy_iq_calibrate_8197f(dm, false); + break; +#endif +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + phy_iq_calibrate_8192f(dm, false); + break; +#endif +#if (RTL8703B_SUPPORT == 1) + case ODM_RTL8703B: + phy_iq_calibrate_8703b(dm, false); + break; +#endif +#if (RTL8710B_SUPPORT == 1) + case ODM_RTL8710B: + phy_iq_calibrate_8710b(dm, false); + break; +#endif +#if (RTL8723B_SUPPORT == 1) + case ODM_RTL8723B: + phy_iq_calibrate_8723b(dm, false); + break; +#endif +#if (RTL8723D_SUPPORT == 1) + case ODM_RTL8723D: + phy_iq_calibrate_8723d(dm, false); + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + phy_iq_calibrate_8721d(dm, false); + break; +#endif +#if (RTL8812A_SUPPORT == 1) + case ODM_RTL8812: + phy_iq_calibrate_8812a(dm, false); + break; +#endif +#if (RTL8821A_SUPPORT == 1) + case ODM_RTL8821: + phy_iq_calibrate_8821a(dm, false); + break; +#endif +#if (RTL8814A_SUPPORT == 1) + case ODM_RTL8814A: + phy_iq_calibrate_8814a(dm, false); + break; +#endif + default: + break; + } + + halrf_rfk_power_save(dm, true); + dm->rf_calibrate_info.iqk_progressing_time = + odm_get_progressing_time(dm, start_time); + RF_DBG(dm, DBG_RF_IQK, "[IQK]IQK progressing_time = %lld ms\n", + dm->rf_calibrate_info.iqk_progressing_time); + + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_iqk_in_progress = false; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + + halrf_rfk_handshake(dm, false); + } else { + RF_DBG(dm, DBG_RF_IQK, + "== Return the IQK CMD, because RFKs in Progress ==\n"); + } +} + + +void halrf_iqk_trigger(void *dm_void, boolean is_recovery) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct _hal_rf_ *rf = &dm->rf_table; + u64 start_time; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + if (odm_check_power_status(dm) == false) + return; +#endif + + if (!dm->mp_mode) + return; + + if (dm->mp_mode && rf->is_con_tx && rf->is_single_tone && + rf->is_carrier_suppresion) { + if (*dm->mp_mode & + (*rf->is_con_tx || *rf->is_single_tone || + *rf->is_carrier_suppresion)) + return; + } + + if (!(rf->rf_supportability & HAL_RF_IQK)) + return; + +#if DISABLE_BB_RF + return; +#endif + + if (iqk_info->rfk_forbidden) + return; + + halrf_rfk_handshake(dm, true); + + if (!dm->rf_calibrate_info.is_iqk_in_progress) { + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_iqk_in_progress = true; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + start_time = odm_get_current_time(dm); + halrf_rfk_power_save(dm, false); + switch (dm->support_ic_type) { +#if (RTL8188E_SUPPORT == 1) + case ODM_RTL8188E: + phy_iq_calibrate_8188e(dm, is_recovery); + break; +#endif +#if (RTL8188F_SUPPORT == 1) + case ODM_RTL8188F: + phy_iq_calibrate_8188f(dm, is_recovery); + break; +#endif +#if (RTL8192E_SUPPORT == 1) + case ODM_RTL8192E: + phy_iq_calibrate_8192e(dm, is_recovery); + break; +#endif +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + phy_iq_calibrate_8197f(dm, is_recovery); + break; +#endif +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + phy_iq_calibrate_8192f(dm, is_recovery); + break; +#endif +#if (RTL8703B_SUPPORT == 1) + case ODM_RTL8703B: + phy_iq_calibrate_8703b(dm, is_recovery); + break; +#endif +#if (RTL8710B_SUPPORT == 1) + case ODM_RTL8710B: + phy_iq_calibrate_8710b(dm, is_recovery); + break; +#endif +#if (RTL8723B_SUPPORT == 1) + case ODM_RTL8723B: + phy_iq_calibrate_8723b(dm, is_recovery); + break; +#endif +#if (RTL8723D_SUPPORT == 1) + case ODM_RTL8723D: + phy_iq_calibrate_8723d(dm, is_recovery); + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + phy_iq_calibrate_8721d(dm, is_recovery); + break; +#endif +#if (RTL8812A_SUPPORT == 1) + case ODM_RTL8812: + phy_iq_calibrate_8812a(dm, is_recovery); + break; +#endif +#if (RTL8821A_SUPPORT == 1) + case ODM_RTL8821: + phy_iq_calibrate_8821a(dm, is_recovery); + break; +#endif +#if (RTL8814A_SUPPORT == 1) + case ODM_RTL8814A: + phy_iq_calibrate_8814a(dm, is_recovery); + break; +#endif +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_iq_calibrate_8822b(dm, false, false); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_iq_calibrate_8822c(dm, false, false); + break; +#endif +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: + phy_iq_calibrate_8821c(dm, false, false); + break; +#endif +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + phy_iq_calibrate_8814b(dm, false, false); + break; +#endif +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + phy_iq_calibrate_8195b(dm, false, false); + break; +#endif +#if (RTL8710C_SUPPORT == 1) + case ODM_RTL8710C: + phy_iq_calibrate_8710c(dm, false, false); + break; +#endif +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + phy_iq_calibrate_8198f(dm, false, false); + break; +#endif +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + phy_iq_calibrate_8812f(dm, false, false); + break; +#endif +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + phy_iq_calibrate_8197g(dm, false, false); + break; +#endif +#if (RTL8723F_SUPPORT == 1) + case ODM_RTL8723F: + phy_iq_calibrate_8723f(dm, false, false); + break; +#endif + + default: + break; + } + + halrf_rfk_power_save(dm, true); + rf->iqk_progressing_time = odm_get_progressing_time(dm, start_time); + RF_DBG(dm, DBG_RF_LCK, "[IQK]Trigger IQK progressing_time = %lld ms\n", + rf->iqk_progressing_time); + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_iqk_in_progress = false; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + + halrf_rfk_handshake(dm, false); + } else { + RF_DBG(dm, DBG_RF_IQK, + "== Return the IQK CMD, because RFKs in Progress ==\n"); + } +} + +void halrf_lck_trigger(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + struct _hal_rf_ *rf = &dm->rf_table; + u64 start_time; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + if (odm_check_power_status(dm) == false) + return; +#endif + + if (!dm->mp_mode) + return; + + if (dm->mp_mode && rf->is_con_tx && rf->is_single_tone && + rf->is_carrier_suppresion) { + if (*dm->mp_mode & + (*rf->is_con_tx || *rf->is_single_tone || + *rf->is_carrier_suppresion)) + return; + } + + if (!(rf->rf_supportability & HAL_RF_LCK)) + return; + +#if DISABLE_BB_RF + return; +#endif + if (iqk_info->rfk_forbidden) + return; + while (*dm->is_scan_in_process) { + RF_DBG(dm, DBG_RF_LCK, "[LCK]scan is in process, bypass LCK\n"); + return; + } + + if (!dm->rf_calibrate_info.is_lck_in_progress) { + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_lck_in_progress = true; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + start_time = odm_get_current_time(dm); + switch (dm->support_ic_type) { +#if (RTL8188E_SUPPORT == 1) + case ODM_RTL8188E: + phy_lc_calibrate_8188e(dm); + break; +#endif +#if (RTL8188F_SUPPORT == 1) + case ODM_RTL8188F: + phy_lc_calibrate_8188f(dm); + break; +#endif +#if (RTL8192E_SUPPORT == 1) + case ODM_RTL8192E: + phy_lc_calibrate_8192e(dm); + break; +#endif +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + phy_lc_calibrate_8197f(dm); + break; +#endif +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + phy_lc_calibrate_8192f(dm); + break; +#endif +#if (RTL8703B_SUPPORT == 1) + case ODM_RTL8703B: + phy_lc_calibrate_8703b(dm); + break; +#endif +#if (RTL8710B_SUPPORT == 1) + case ODM_RTL8710B: + phy_lc_calibrate_8710b(dm); + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + phy_lc_calibrate_8721d(dm); + break; +#endif +#if (RTL8723B_SUPPORT == 1) + case ODM_RTL8723B: + phy_lc_calibrate_8723b(dm); + break; +#endif +#if (RTL8723D_SUPPORT == 1) + case ODM_RTL8723D: + phy_lc_calibrate_8723d(dm); + break; +#endif +#if (RTL8812A_SUPPORT == 1) + case ODM_RTL8812: + phy_lc_calibrate_8812a(dm); + break; +#endif +#if (RTL8821A_SUPPORT == 1) + case ODM_RTL8821: + phy_lc_calibrate_8821a(dm); + break; +#endif +#if (RTL8814A_SUPPORT == 1) + case ODM_RTL8814A: + phy_lc_calibrate_8814a(dm); + break; +#endif +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: + phy_lc_calibrate_8822b(dm); + break; +#endif +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + phy_lc_calibrate_8822c(dm); + break; +#endif +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + phy_lc_calibrate_8812f(dm); + break; +#endif +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: + phy_lc_calibrate_8821c(dm); + break; +#endif +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + phy_lc_calibrate_8814b(dm); + break; +#endif +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + phy_lc_calibrate_8197g(dm); + break; +#endif +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + phy_lc_calibrate_8198f(dm); + break; +#endif +#if (RTL8710C_SUPPORT == 1) + case ODM_RTL8710C: + phy_lc_calibrate_8710c(dm); + break; +#endif +#if (RTL8723F_SUPPORT == 1) + case ODM_RTL8723F: + phy_lc_calibrate_8723f(dm); + break; +#endif + + default: + break; + } + dm->rf_calibrate_info.lck_progressing_time = + odm_get_progressing_time(dm, start_time); + RF_DBG(dm, DBG_RF_LCK, "[LCK]LCK progressing_time = %lld ms\n", + dm->rf_calibrate_info.lck_progressing_time); +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1) + halrf_lck_dbg(dm); +#endif + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_lck_in_progress = false; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + } else { + RF_DBG(dm, DBG_RF_LCK, + "[LCK]= Return the LCK CMD, because RFK is in Progress =\n"); + } +} + +void halrf_aac_check(struct dm_struct *dm) +{ + switch (dm->support_ic_type) { +#if (RTL8821C_SUPPORT == 1) + case ODM_RTL8821C: +#if 0 + aac_check_8821c(dm); +#endif + break; +#endif +#if (RTL8822B_SUPPORT == 1) + case ODM_RTL8822B: +#if 1 + aac_check_8822b(dm); +#endif + break; +#endif + default: + break; + } +} + +void halrf_rxdck(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!(rf->rf_supportability & HAL_RF_RXDCK)) + return; + + switch (dm->support_ic_type) { + case ODM_RTL8822C: +#if (RTL8822C_SUPPORT == 1) + halrf_rxdck_8822c(dm); + break; +#endif + default: + break; + } +} + +void halrf_x2k_check(struct dm_struct *dm) +{ + + switch (dm->support_ic_type) { + case ODM_RTL8821C: +#if (RTL8821C_SUPPORT == 1) +#endif + break; + case ODM_RTL8822C: +#if (RTL8822C_SUPPORT == 1) + phy_x2_check_8822c(dm); + break; +#endif + case ODM_RTL8812F: +#if (RTL8812F_SUPPORT == 1) + phy_x2_check_8812f(dm); + break; +#endif + default: + break; + } +} + +void halrf_set_rfsupportability(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!dm->mp_mode) + return; + + if (rf->manual_rf_supportability && + *rf->manual_rf_supportability != 0xffffffff) { + rf->rf_supportability = *rf->manual_rf_supportability; + } else if (*dm->mp_mode) { + halrf_supportability_init_mp(dm); + } else { + halrf_supportability_init(dm); + } +} + +void halrf_rfe_definition(struct dm_struct *dm) +{ + struct _hal_rf_ *rf = &dm->rf_table; + + switch (dm->support_ic_type) { + case ODM_RTL8822C: +#if (RTL8822C_SUPPORT == 1) + if (dm->rfe_type == 21 || dm->rfe_type == 22) { + rf->ext_pa_5g = 1; + rf->ext_lna_5g = 1; + } + break; +#endif + default: + break; + } +} + +void halrf_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + RF_DBG(dm, DBG_RF_INIT, "HALRF_Init\n"); + rf->aac_checked = false; + halrf_init_debug_setting(dm); + halrf_set_rfsupportability(dm); + halrf_rfe_definition(dm); +#if 1 + /*Init all RF funciton*/ + halrf_aac_check(dm); + halrf_dack_trigger(dm, false); + halrf_x2k_check(dm); +#endif + + /*power trim, thrmal trim, pa bias*/ + phydm_config_new_kfree(dm); + + /*TSSI Init*/ + halrf_tssi_dck(dm, true); + halrf_tssi_get_efuse(dm); + halrf_tssi_set_de(dm); + + /*TX Gap K*/ + halrf_txgapk_write_gain_table(dm); +} + +void halrf_dpk_trigger(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + u64 start_time; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + if (odm_check_power_status(dm) == false) + return; +#endif + + if (!dm->mp_mode) + return; + + if (dm->mp_mode && rf->is_con_tx && rf->is_single_tone && + rf->is_carrier_suppresion) { + if (*dm->mp_mode & + (*rf->is_con_tx || *rf->is_single_tone || + *rf->is_carrier_suppresion)) + return; + } + + if (!(rf->rf_supportability & HAL_RF_DPK)) + return; + +#if DISABLE_BB_RF + return; +#endif + + if (iqk_info->rfk_forbidden) + return; + + halrf_rfk_handshake(dm, true); + + if (!rf->is_dpk_in_progress) { + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + rf->is_dpk_in_progress = true; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + start_time = odm_get_current_time(dm); + halrf_rfk_power_save(dm, false); + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + do_dpk_8822c(dm); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + do_dpk_8197f(dm); + break; +#endif +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + do_dpk_8192f(dm); + break; +#endif + +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + do_dpk_8198f(dm); + break; +#endif +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + do_dpk_8812f(dm); + break; +#endif +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + do_dpk_8197g(dm); + break; +#endif + +#endif + +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + do_dpk_8814b(dm); + break; +#endif +#if (RTL8723F_SUPPORT == 1) + case ODM_RTL8723F: + do_dpk_8723f(dm); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + do_dpk_8195b(dm); + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + do_dpk_8721d(dm); + break; +#endif +#endif + default: + break; + } + halrf_rfk_power_save(dm, true); + rf->dpk_progressing_time = odm_get_progressing_time(dm, start_time); + RF_DBG(dm, DBG_RF_DPK, "[DPK]DPK progressing_time = %lld ms\n", + rf->dpk_progressing_time); + + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + rf->is_dpk_in_progress = false; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + + halrf_rfk_handshake(dm, false); + } else { + RF_DBG(dm, DBG_RF_DPK, + "== Return the DPK CMD, because RFKs in Progress ==\n"); + } +} + +void halrf_set_dpkbychannel(void *dm_void, boolean dpk_by_ch) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + + switch (dm->support_ic_type) { +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + dpk_set_dpkbychannel_8814b(dm, dpk_by_ch); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + dpk_set_dpkbychannel_8195b(dm,dpk_by_ch); + break; +#endif +#endif + default: + if (dpk_by_ch) + dpk_info->is_dpk_by_channel = 1; + else + dpk_info->is_dpk_by_channel = 0; + break; + } + +} + +void halrf_set_dpkenable(void *dm_void, boolean is_dpk_enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + + switch (dm->support_ic_type) { +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + dpk_set_is_dpk_enable_8814b(dm, is_dpk_enable); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + dpk_set_is_dpk_enable_8195b(dm, is_dpk_enable); + break; +#endif + +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + dpk_set_is_dpk_enable_8721d(dm, is_dpk_enable); + break; +#endif + +#endif + default: + break; + } + +} +boolean halrf_get_dpkbychannel(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + boolean is_dpk_by_channel = true; + + switch (dm->support_ic_type) { +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + is_dpk_by_channel = dpk_get_dpkbychannel_8814b(dm); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + is_dpk_by_channel = dpk_get_dpkbychannel_8195b(dm); + break; +#endif +#endif + + default: + break; + } + return is_dpk_by_channel; + +} + + +boolean halrf_get_dpkenable(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + boolean is_dpk_enable = true; + + + switch (dm->support_ic_type) { +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + is_dpk_enable = dpk_get_is_dpk_enable_8814b(dm); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + is_dpk_enable = dpk_get_is_dpk_enable_8195b(dm); + break; +#endif +#endif + default: + break; + } + return is_dpk_enable; + +} + +u8 halrf_dpk_result_check(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + + u8 result = 0; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + if (dpk_info->dpk_path_ok == 0x3) + result = 1; + else + result = 0; + break; +#endif + +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + if (dpk_info->dpk_path_ok == 0x1) + result = 1; + else + result = 0; + break; +#endif + +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + if (dpk_info->dpk_path_ok == 0x1) + result = 1; + else + result = 0; + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + if (dpk_info->dpk_path_ok == 0x3) + result = 1; + else + result = 0; + break; +#endif + +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + if (dpk_info->dpk_path_ok == 0x3) + result = 1; + else + result = 0; + break; +#endif + +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + if (dpk_info->dpk_path_ok == 0xf) + result = 1; + else + result = 0; + break; +#endif + +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + if (dpk_info->dpk_path_ok == 0xf) + result = 1; + else + result = 0; + break; +#endif + +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + if (dpk_info->dpk_path_ok == 0x3) + result = 1; + else + result = 0; + break; +#endif + +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + if (dpk_info->dpk_path_ok == 0x3) + result = 1; + else + result = 0; + break; +#endif + +#endif + default: + break; + } + return result; +} + +void halrf_dpk_sram_read(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u8 path, group; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + dpk_coef_read_8822c(dm); + break; +#endif + +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + dpk_sram_read_8195b(dm); + break; +#endif + +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + dpk_sram_read_8721d(dm); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + dpk_sram_read_8197f(dm); + break; +#endif + +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + dpk_sram_read_8192f(dm); + break; +#endif + +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + dpk_sram_read_8198f(dm); + break; +#endif + +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + dpk_sram_read_8814b(dm); + break; +#endif + +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + dpk_coef_read_8812f(dm); + break; +#endif + +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + dpk_sram_read_8197g(dm); + break; +#endif + +#endif + default: + break; + } +} + +void halrf_dpk_enable_disable(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!(rf->rf_supportability & HAL_RF_DPK)) + return; + + if (!rf->is_dpk_in_progress) { + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + rf->is_dpk_in_progress = true; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + dpk_enable_disable_8822c(dm); + break; +#endif +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + dpk_enable_disable_8195b(dm); + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + phy_dpk_enable_disable_8721d(dm); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + phy_dpk_enable_disable_8197f(dm); + break; +#endif +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + phy_dpk_enable_disable_8192f(dm); + break; +#endif + +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + dpk_enable_disable_8198f(dm); + break; +#endif + +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + dpk_enable_disable_8814b(dm); + break; +#endif + +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + dpk_enable_disable_8812f(dm); + break; +#endif + +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + dpk_enable_disable_8197g(dm); + break; +#endif + +#endif + default: + break; + } + + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + rf->is_dpk_in_progress = false; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + } else { + RF_DBG(dm, DBG_RF_DPK, + "== Return the DPK CMD, because RFKs in Progress ==\n"); + } +} + +void halrf_dpk_track(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct _hal_rf_ *rf = &dm->rf_table; + + if (rf->is_dpk_in_progress || dm->rf_calibrate_info.is_iqk_in_progress || + dm->is_psd_in_process || (dpk_info->dpk_path_ok == 0) || + !(rf->rf_supportability & HAL_RF_DPK_TRACK) || rf->is_tssi_in_progress + || rf->is_txgapk_in_progress) + return; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (*dm->is_fcs_mode_enable) + return; +#endif + + switch (dm->support_ic_type) { +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + dpk_track_8814b(dm); + break; +#endif + +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + dpk_track_8822c(dm); + break; +#endif + +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + dpk_track_8195b(dm); + break; +#endif + +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + phy_dpk_track_8721d(dm); + break; +#endif + +#if (RTL8723F_SUPPORT == 1) + case ODM_RTL8723F: + dpk_track_8723f(dm); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + phy_dpk_track_8197f(dm); + break; +#endif + +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + phy_dpk_track_8192f(dm); + break; +#endif + +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + dpk_track_8198f(dm); + break; +#endif + +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + dpk_track_8812f(dm); + break; +#endif + +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + dpk_track_8197g(dm); + break; +#endif + +#endif + default: + break; + } +} + +void halrf_set_dpk_track(void *dm_void, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &(dm->rf_table); + + if (enable) + rf->rf_supportability = rf->rf_supportability | HAL_RF_DPK_TRACK; + else + rf->rf_supportability = rf->rf_supportability & ~HAL_RF_DPK_TRACK; +} + +void halrf_dpk_reload(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + + switch (dm->support_ic_type) { +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + if (dpk_info->dpk_path_ok > 0) + dpk_reload_8195b(dm); + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + if (dpk_info->dpk_path_ok > 0) + dpk_reload_8721d(dm); + break; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#if (RTL8197F_SUPPORT == 1) + case ODM_RTL8197F: + if (dpk_info->dpk_path_ok > 0) + dpk_reload_8197f(dm); + break; +#endif + +#if (RTL8192F_SUPPORT == 1) + case ODM_RTL8192F: + if (dpk_info->dpk_path_ok > 0) + dpk_reload_8192f(dm); + + break; +#endif + +#if (RTL8198F_SUPPORT == 1) + case ODM_RTL8198F: + if (dpk_info->dpk_path_ok > 0) + dpk_reload_8198f(dm); + break; +#endif + +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + if (dpk_info->dpk_path_ok > 0) + dpk_reload_8814b(dm); + break; +#endif + +#endif + default: + break; + } +} + +void halrf_dpk_switch(void *dm_void, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct _hal_rf_ *rf = &dm->rf_table; + + if (enable) { + rf->rf_supportability = rf->rf_supportability | HAL_RF_DPK; + dpk_info->is_dpk_enable = true; + halrf_dpk_enable_disable(dm); + halrf_dpk_trigger(dm); + halrf_set_dpk_track(dm, 1); + } else { + halrf_set_dpk_track(dm, 0); + dpk_info->is_dpk_enable = false; + halrf_dpk_enable_disable(dm); + rf->rf_supportability = rf->rf_supportability & ~HAL_RF_DPK; + } +} + +void _halrf_dpk_info_by_chip(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u32 used = *_used; + u32 out_len = *_out_len; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + dpk_info_by_8822c(dm, &used, output, &out_len); + break; +#endif + +#if (RTL8812F_SUPPORT == 1) + case ODM_RTL8812F: + dpk_info_by_8812f(dm, &used, output, &out_len); + break; +#endif + +#if (RTL8197G_SUPPORT == 1) + case ODM_RTL8197G: + dpk_info_by_8197g(dm, &used, output, &out_len); + break; +#endif + + default: + break; + } + + *_used = used; + *_out_len = out_len; +} + +void _halrf_display_dpk_info(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct _hal_rf_ *rf = &(dm->rf_table); + + u32 used = *_used; + u32 out_len = *_out_len; + char *ic_name = NULL; + u8 path; + + switch (dm->support_ic_type) { + +#if (RTL8822C_SUPPORT) + case ODM_RTL8822C: + ic_name = "8822C"; + break; +#endif + +#if (RTL8814B_SUPPORT) + case ODM_RTL8814B: + ic_name = "8814B"; + break; +#endif + +#if (RTL8812F_SUPPORT) + case ODM_RTL8812F: + ic_name = "8812F"; + break; +#endif + +#if (RTL8198F_SUPPORT) + case ODM_RTL8198F: + ic_name = "8198F"; + break; +#endif + +#if (RTL8197F_SUPPORT) + case ODM_RTL8197F: + ic_name = "8197F"; + break; +#endif + +#if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + ic_name = "8192F"; + break; +#endif + +#if (RTL8197G_SUPPORT) + case ODM_RTL8197G: + ic_name = "8197G"; + break; +#endif + +#if (RTL8710B_SUPPORT) + case ODM_RTL8721D: + ic_name = "8721D"; + break; +#endif + +#if (RTL8195B_SUPPORT) + case ODM_RTL8195B: + ic_name = "8195B"; + break; +#endif + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n===============[ DPK info %s ]===============\n", ic_name); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s %s\n", + "DPK type", (dm->fw_offload_ability & PHYDM_RF_DPK_OFFLOAD) ? "FW" : "Driver", + (dpk_info->is_dpk_by_channel) ? "(By channel)" : "(By group)"); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %d (%d)\n", + "FW Ver (Sub Ver)", dm->fw_version, dm->fw_sub_version); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s\n", + "DPK Ver", HALRF_DPK_VER); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s\n", + "RFK init ver", HALRF_RFK_INIT_VER); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %d / %d (RFE type:%d)\n", + "Ext_PA 2G / 5G", dm->ext_pa, dm->ext_pa_5g, dm->rfe_type); + + if ((dpk_info->dpk_ch == 0) && (dpk_info->thermal_dpk[0] == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, "\n %-25s\n", + "No DPK had been done before!!!"); + return; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %d / %d / %d\n", + "DPK Cal / OK / Reload", dpk_info->dpk_cal_cnt, dpk_info->dpk_ok_cnt, + dpk_info->dpk_reload_cnt); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s\n", + "RFK H2C timeout", (rf->is_rfk_h2c_timeout) ? "Yes" : "No"); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s\n", + "DPD Reload", (dpk_info->dpk_status & BIT(0)) ? "Yes" : "No"); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s\n", + "DPD status", dpk_info->is_dpk_enable ? "Enable" : "Disable"); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s\n", + "DPD track status", (rf->rf_supportability & HAL_RF_DPK_TRACK) ? "Enable" : "Disable"); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s / %s / %d / %s\n", + "TSSI / Band / CH / BW", dpk_info->is_tssi_mode == 1 ? "On" : "Off", + dpk_info->dpk_band == 0 ? "2G" : "5G", dpk_info->dpk_ch, + dpk_info->dpk_bw == 3 ? "20M" : (dpk_info->dpk_bw == 2 ? "40M" : "80M")); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %s / %s / %s / %s\n", + "DPK result (path)", dpk_info->dpk_path_ok & BIT(0) ? "OK" : "Fail", + (dm->support_ic_type & ODM_IC_2SS) ? ((dpk_info->dpk_path_ok & BIT(1)) >> 1 ? "OK" : "Fail") : "NA", + (dm->support_ic_type & ODM_IC_3SS) ? ((dpk_info->dpk_path_ok & BIT(2)) >> 2 ? "OK" : "Fail") : "NA", + (dm->support_ic_type & ODM_IC_4SS) ? ((dpk_info->dpk_path_ok & BIT(3)) >> 3 ? "OK" : "Fail") : "NA"); +#if 0 + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = %d / %d / %d / %d\n", + "DPK thermal (path)", dpk_info->thermal_dpk[0], dpk_info->thermal_dpk[1], + dpk_info->thermal_dpk[2], dpk_info->thermal_dpk[3]); +#endif + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = ", + "DPK thermal (path)"); + for (path = 0; path < KPATH; path++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + path == (KPATH - 1) ? "%d\n" : "%d / ", + dpk_info->thermal_dpk[path]); + } + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = 0x%x\n", + "DPK bkup GNT control", dpk_info->gnt_control); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-25s = 0x%x\n", + "DPK bkup GNT value", dpk_info->gnt_value); + + _halrf_dpk_info_by_chip(dm, &used, output, &out_len); + + *_used = used; + *_out_len = out_len; +} + +void halrf_dpk_debug_cmd(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + struct _hal_rf_ *rf = &(dm->rf_table); + + char *cmd[5] = {"-h", "on", "off", "info", "switch"}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i; + + if ((strcmp(input[2], cmd[4]) != 0)) { + if (!(rf->rf_supportability & HAL_RF_DPK)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "DPK is Unsupported!!!\n"); + return; + } + } + + if ((strcmp(input[2], cmd[0]) == 0)) { + for (i = 1; i < 4; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + " %s\n", cmd[i]); + } + } else if ((strcmp(input[2], cmd[1]) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "DPK is Enabled!!\n"); + dpk_info->is_dpk_enable = true; + halrf_dpk_enable_disable(dm); + } else if ((strcmp(input[2], cmd[2]) == 0)){ + PDM_SNPF(out_len, used, output + used, out_len - used, + "DPK is Disabled!!\n"); + dpk_info->is_dpk_enable = false; + halrf_dpk_enable_disable(dm); + } else if ((strcmp(input[2], cmd[3]) == 0)) + _halrf_display_dpk_info(dm, &used, output, &out_len); + else if ((strcmp(input[2], cmd[4]) == 0) && (strcmp(input[3], cmd[1]) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "DPK Switch on!!\n"); + halrf_dpk_switch(dm, 1); + } else if ((strcmp(input[2], cmd[4]) == 0) && (strcmp(input[3], cmd[2]) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "DPK Switch off!!\n"); + halrf_dpk_switch(dm, 0); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "DPK Trigger start!!\n"); + halrf_dpk_trigger(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "DPK Trigger finish!!\n"); + } +} + +void halrf_dpk_c2h_report_transfer(void *dm_void, boolean is_ok, u8 *buf, u8 buf_size) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + + if (!(rf->rf_supportability & HAL_RF_DPK)) + return; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + dpk_c2h_report_transfer_8822c(dm, is_ok, buf, buf_size); + break; +#endif + default: + break; + } +} + +void halrf_dpk_info_rsvd_page(void *dm_void, u8 *buf, u32 *buf_size) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct dm_dpk_info *dpk_info = &dm->dpk_info; + + if (!(rf->rf_supportability & HAL_RF_DPK) || rf->is_dpk_in_progress) + return; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + dpk_info_rsvd_page_8822c(dm, buf, buf_size); + break; +#endif + default: + break; + } +} + +void halrf_iqk_info_rsvd_page(void *dm_void, u8 *buf, u32 *buf_size) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!(rf->rf_supportability & HAL_RF_IQK)) + return; + + if (dm->rf_calibrate_info.is_iqk_in_progress) + return; + + switch (dm->support_ic_type) { +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + iqk_info_rsvd_page_8822c(dm, buf, buf_size); + break; +#endif +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + iqk_info_rsvd_page_8195b(dm, buf, buf_size); + break; +#endif + + default: + break; + } +} + +enum hal_status +halrf_config_rfk_with_header_file(void *dm_void, u32 config_type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum hal_status result = HAL_STATUS_SUCCESS; +#if 0 +#if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8822b_cal_init(dm); + } +#endif +#endif +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197G) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8197g_cal_init(dm); + } +#endif +#if (RTL8198F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8198F) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8198f_cal_init(dm); + } +#endif +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812F) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8812f_cal_init(dm); + } +#endif +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822C) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8822c_cal_init(dm); + } +#endif +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814B) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8814b_cal_init(dm); + } +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8195b_cal_init(dm); + } +#endif +#if (RTL8721D_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8721D) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8721d_cal_init(dm); + } +#endif +#if (RTL8723F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8723F) { + if (config_type == CONFIG_BB_RF_CAL_INIT) + odm_read_and_config_mp_8723f_cal_init(dm); + } +#endif + +#if 1 + if (dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) { + result = phydm_set_reg_by_fw(dm, PHYDM_HALMAC_CMD_END, 0, 0, 0, (enum rf_path)0, 0); + RF_DBG(dm, DBG_RF_IQK,"phy param offload end!result = %d", result); + } +#endif + return result; +} + +void halrf_txgapk_trigger(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + u64 start_time = 0x0; + + if (!(rf->rf_supportability & HAL_RF_TXGAPK)) + return; + + halrf_rfk_handshake(dm, true); + + start_time = odm_get_current_time(dm); + rf->is_txgapk_in_progress = true; + halrf_rfk_power_save(dm, false); + + switch (dm->support_ic_type) { +#if (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) +#if (RTL8195B_SUPPORT == 1) + case ODM_RTL8195B: + /*phy_txgap_calibrate_8195b(dm, false);*/ + break; +#endif +#if (RTL8721D_SUPPORT == 1) + case ODM_RTL8721D: + /*phy_txgap_calibrate_8721d(dm, false);*/ + break; +#endif + +#endif + +#if (RTL8814B_SUPPORT == 1) + case ODM_RTL8814B: + /*phy_txgap_calibrate_8814b(dm, false);*/ + break; +#endif + +#if (RTL8822C_SUPPORT == 1) + case ODM_RTL8822C: + halrf_txgapk_8822c(dm); + break; +#endif + + default: + break; + } + halrf_rfk_power_save(dm, true); + rf->is_txgapk_in_progress = false; + + halrf_rfk_handshake(dm, false); + + rf->dpk_progressing_time = + odm_get_progressing_time(dm_void, start_time); + RF_DBG(dm, DBG_RF_TXGAPK, "[TGGC]TXGAPK progressing_time = %lld ms\n", + rf->dpk_progressing_time); +} + +void halrf_tssi_get_efuse(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) { + halrf_tssi_get_efuse_8822c(dm); + halrf_get_efuse_thermal_pwrtype_8822c(dm); + } +#endif + +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8812F) { + halrf_tssi_get_efuse_8812f(dm); + } +#endif + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) { + halrf_tssi_get_efuse_8814b(dm); + halrf_get_efuse_thermal_pwrtype_8814b(dm); + } +#endif + +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8197G) { + halrf_tssi_get_efuse_8197g(dm); + } +#endif + +} + +void halrf_do_rxbb_dck(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814B) + halrf_do_rxbb_dck_8814b(dm); +#endif + +} + +void halrf_do_tssi(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822C) + halrf_do_tssi_8822c(dm); +#endif + +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812F) + halrf_do_tssi_8812f(dm); +#endif + +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197G) + halrf_do_tssi_8197g(dm); +#endif + +} + +void halrf_set_tssi_enable(void *dm_void, boolean enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &(dm->rf_table); + + if (enable == 1) { + rf->power_track_type = 4; + odm_set_bb_reg(dm, R_0x1e7c, 0x40000000, 0x1); + } else { + rf->power_track_type = 0; + odm_set_bb_reg(dm, R_0x1e7c, 0x40000000, 0x0); + } +} + + +void halrf_do_thermal(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + halrf_do_thermal_8822c(dm); +#endif +} + + + +u32 halrf_set_tssi_value(void *dm_void, u32 tssi_value) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + return halrf_set_tssi_value_8822c(dm, tssi_value); +#endif + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + return halrf_set_tssi_value_8814b(dm, tssi_value); +#endif + + return 0; +} + +void halrf_set_tssi_power(void *dm_void, s8 power) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + /*halrf_set_tssi_poewr_8822c(dm, power);*/ +#endif +} + +void halrf_tssi_set_de_for_tx_verify(void *dm_void, u32 tssi_de, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + halrf_tssi_set_de_for_tx_verify_8822c(dm, tssi_de, path); +#endif + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + halrf_tssi_set_de_for_tx_verify_8814b(dm, tssi_de, path); +#endif + +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8812F) + halrf_tssi_set_de_for_tx_verify_8812f(dm, tssi_de, path); +#endif + +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8197G) + halrf_tssi_set_de_for_tx_verify_8197g(dm, tssi_de, path); +#endif + +} + +u32 halrf_query_tssi_value(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + return halrf_query_tssi_value_8822c(dm); +#endif + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + return halrf_query_tssi_value_8814b(dm); +#endif + return 0; +} + +void halrf_tssi_cck(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + /*halrf_tssi_cck_8822c(dm);*/ + if (dm->support_ic_type & ODM_RTL8822C) + halrf_thermal_cck_8822c(dm); +#endif + +} + +void halrf_thermal_cck(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + halrf_thermal_cck_8822c(dm); +#endif + +} + +void halrf_tssi_set_de(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + halrf_tssi_set_de_8814b(dm); +#endif +} + +void halrf_tssi_dck(void *dm_void, u8 direct_do) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + halrf_rfk_handshake(dm, true); + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) { +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + if (dm->rfe_type == 1 || dm->rfe_type == 4 || dm->rfe_type == 5) + return; +#else + if (dm->rfe_type == 1 || dm->rfe_type == 6) + return; +#endif + halrf_tssi_dck_8814b(dm, direct_do); + } +#endif + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + halrf_tssi_dck_8822c(dm); +#endif + +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8812F) + halrf_tssi_dck_8812f(dm); +#endif + +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197G) + halrf_tssi_dck_8197g(dm); +#endif + + halrf_rfk_handshake(dm, false); + +} + +void halrf_calculate_tssi_codeword(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + halrf_calculate_tssi_codeword_8814b(dm, RF_PATH_A); +#endif + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + halrf_calculate_tssi_codeword_8822c(dm); +#endif +} + +void halrf_set_tssi_codeword(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; +#if !(DM_ODM_SUPPORT_TYPE & ODM_IOT) + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; +#endif + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + halrf_set_tssi_codeword_8814b(dm, tssi->tssi_codeword); +#endif + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + halrf_set_tssi_codeword_8822c(dm, tssi->tssi_codeword); +#endif + +} + +u8 halrf_get_tssi_codeword_for_txindex(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) { +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + return 80; +#else + return 60; +#endif + } +#endif + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + return 64; +#endif + +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8812F) + return 100; +#endif + +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8197G) + return 100; +#endif + + return 60; +} + +void halrf_tssi_clean_de( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8812F) + halrf_tssi_clean_de_8812f(dm); +#endif + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + halrf_tssi_clean_de_8814b(dm); +#endif + +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8197G) + halrf_tssi_clean_de_8197g(dm); +#endif + +} + +u32 halrf_tssi_trigger_de(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8812F) + return halrf_tssi_trigger_de_8812f(dm, path); +#endif + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + return halrf_tssi_trigger_de_8814b(dm, path); +#endif + +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8197G) + return halrf_tssi_trigger_de_8197g(dm, path); +#endif + return 0; +} + +u32 halrf_tssi_get_de(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + return halrf_tssi_get_de_8822c(dm, path); +#endif + +#if (RTL8812F_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8812F) + return halrf_tssi_get_de_8812f(dm, path); +#endif + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) + return halrf_tssi_get_de_8814b(dm, path); +#endif + +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8197G) + return halrf_tssi_get_de_8197g(dm, path); +#endif + return 0; +} + +void halrf_tssi_trigger(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct _hal_rf_ *rf = &(dm->rf_table); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (*dm->mp_mode == 1) { + if (cali_info->txpowertrack_control == 0 || + cali_info->txpowertrack_control == 1) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[TSSI]======>%s MP Mode UI chose thermal tracking. return !!!\n", __func__); + return; + } + } else { + if (rf->power_track_type >= 0 && rf->power_track_type <= 3) { + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "[TSSI]======>%s Normal Mode efues is thermal tracking. return !!!\n", __func__); + return; + } + } +#endif + + halrf_calculate_tssi_codeword(dm); + halrf_set_tssi_codeword(dm); + halrf_tssi_dck(dm, false); +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + halrf_tssi_get_efuse(dm); +#endif + halrf_tssi_set_de(dm); + halrf_do_tssi(dm); +} + +void halrf_txgapk_write_gain_table(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + halrf_txgapk_save_all_tx_gain_table_8822c(dm); +#endif +} + +void halrf_txgapk_reload_tx_gain(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8822C_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8822C) + halrf_txgapk_reload_tx_gain_8822c(dm); +#endif +} + +void halrf_txgap_enable_disable(void *dm_void, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &(dm->rf_table); + + if (enable) { + rf->rf_supportability = rf->rf_supportability | HAL_RF_TXGAPK; + halrf_txgapk_trigger(dm); + } else { + rf->rf_supportability = rf->rf_supportability & ~HAL_RF_TXGAPK; + halrf_txgapk_reload_tx_gain(dm); + } +} + +void _halrf_dump_subpage(void *dm_void, u32 *_used, char *output, u32 *_out_len, u8 page) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u32 used = *_used; + u32 out_len = *_out_len; + u32 addr; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n===============[ Subpage_%d start]===============\n", page); + + RF_DBG(dm, DBG_RF_RFK, " ===============[ Subpage_%d start]===============\n", page); + + odm_set_bb_reg(dm, R_0x1b00, BIT(2) | BIT(1), page); + + for (addr = 0x1b00; addr < 0x1c00; addr += 0x10) { + PDM_SNPF(out_len, used, output + used, out_len - used, + " 0x%x : 0x%08x 0x%08x 0x%08x 0x%08x\n", addr, + odm_get_bb_reg(dm, addr, MASKDWORD), + odm_get_bb_reg(dm, addr + 0x4, MASKDWORD), + odm_get_bb_reg(dm, addr + 0x8, MASKDWORD), + odm_get_bb_reg(dm, addr + 0xc, MASKDWORD)); + RF_DBG(dm, DBG_RF_RFK, " 0x%x : 0x%08x 0x%08x 0x%08x 0x%08x\n", addr, + odm_get_bb_reg(dm, addr, MASKDWORD), + odm_get_bb_reg(dm, addr + 0x4, MASKDWORD), + odm_get_bb_reg(dm, addr + 0x8, MASKDWORD), + odm_get_bb_reg(dm, addr + 0xc, MASKDWORD)); + } + + *_used = used; + *_out_len = out_len; +} + +void halrf_dump_rfk_reg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u32 reg_1b00, supportability; + u8 page; + + if (!(dm->support_ic_type & (ODM_IC_11AC_SERIES | ODM_IC_JGR3_SERIES))) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "CMD is Unsupported due to IC type!!!\n"); + RF_DBG(dm, DBG_RF_RFK, "[RFK] CMD is Unsupported due to IC type!!!\n"); + return; + } else if (rf->is_dpk_in_progress || dm->rf_calibrate_info.is_iqk_in_progress || + dm->is_psd_in_process || rf->is_tssi_in_progress || rf->is_txgapk_in_progress) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Bypass CMD due to RFK is doing!!!\n"); + RF_DBG(dm, DBG_RF_RFK, "[RFK] Bypass CMD due to RFK is doing!!!\n"); + return; + } + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (*dm->is_fcs_mode_enable) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Bypass CMD due to FCS mode!!!\n"); + RF_DBG(dm, DBG_RF_RFK, "[RFK] Bypass CMD due to FCS mode!!!\n"); + return; + } +#endif + supportability = rf->rf_supportability; + + /*to avoid DPK track interruption*/ + rf->rf_supportability = rf->rf_supportability & ~HAL_RF_DPK_TRACK; + + reg_1b00 = odm_get_bb_reg(dm, R_0x1b00, MASKDWORD); + + if (input[2]) + PHYDM_SSCANF(input[2], DCMD_DECIMAL, &var1[0]); + + if ((strcmp(input[2], help) == 0)) + PDM_SNPF(out_len, used, output + used, out_len - used, + "dump subpage {0:Page0, 1:Page1, 2:Page2, 3:Page3, 4:all}\n"); + else if (var1[0] > 4) + PDM_SNPF(out_len, used, output + used, out_len - used, + "Wrong subpage number!!\n"); + else if (var1[0] == 4) { + for (page = 0; page < 4; page++) + _halrf_dump_subpage(dm, &used, output, &out_len, page); + } else + _halrf_dump_subpage(dm, &used, output, &out_len, (u8)var1[0]); + + odm_set_bb_reg(dm, R_0x1b00, MASKDWORD, reg_1b00); + + rf->rf_supportability = supportability; + + *_used = used; + *_out_len = out_len; +} + +/*Golbal function*/ +void halrf_reload_bp(void *dm_void, u32 *bp_reg, u32 *bp, u32 num) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 i; + + for (i = 0; i < num; i++) + odm_write_4byte(dm, bp_reg[i], bp[i]); +} + +void halrf_reload_bprf(void *dm_void, u32 *bp_reg, u32 bp[][4], u32 num, + u8 ss) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 i, path; + + for (i = 0; i < num; i++) { + for (path = 0; path < ss; path++) + odm_set_rf_reg(dm, (enum rf_path)path, bp_reg[i], + MASK20BITS, bp[i][path]); + } +} + +void halrf_bp(void *dm_void, u32 *bp_reg, u32 *bp, u32 num) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 i; + + for (i = 0; i < num; i++) + bp[i] = odm_read_4byte(dm, bp_reg[i]); +} + +void halrf_bprf(void *dm_void, u32 *bp_reg, u32 bp[][4], u32 num, u8 ss) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 i, path; + + for (i = 0; i < num; i++) { + for (path = 0; path < ss; path++) { + bp[i][path] = + odm_get_rf_reg(dm, (enum rf_path)path, + bp_reg[i], MASK20BITS); + } + } +} + +void halrf_swap(void *dm_void, u32 *v1, u32 *v2) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 temp; + + temp = *v1; + *v1 = *v2; + *v2 = temp; +} + +void halrf_bubble(void *dm_void, u32 *v1, u32 *v2) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 temp; + + if (*v1 >= 0x200 && *v2 >= 0x200) { + if (*v1 > *v2) + halrf_swap(dm, v1, v2); + } else if (*v1 < 0x200 && *v2 < 0x200) { + if (*v1 > *v2) + halrf_swap(dm, v1, v2); + } else if (*v1 < 0x200 && *v2 >= 0x200) { + halrf_swap(dm, v1, v2); + } +} + +void halrf_b_sort(void *dm_void, u32 *iv, u32 *qv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 temp; + u32 i, j; + + RF_DBG(dm, DBG_RF_DACK, "[DACK]bubble!!!!!!!!!!!!"); + for (i = 0; i < SN - 1; i++) { + for (j = 0; j < (SN - 1 - i) ; j++) { + halrf_bubble(dm, &iv[j], &iv[j + 1]); + halrf_bubble(dm, &qv[j], &qv[j + 1]); + } + } +} + +void halrf_minmax_compare(void *dm_void, u32 value, u32 *min, + u32 *max) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (value >= 0x200) { + if (*min >= 0x200) { + if (*min > value) + *min = value; + } else { + *min = value; + } + if (*max >= 0x200) { + if (*max < value) + *max = value; + } + } else { + if (*min < 0x200) { + if (*min > value) + *min = value; + } + + if (*max >= 0x200) { + *max = value; + } else { + if (*max < value) + *max = value; + } + } +} + +u32 halrf_delta(void *dm_void, u32 v1, u32 v2) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (v1 >= 0x200 && v2 >= 0x200) { + if (v1 > v2) + return v1 - v2; + else + return v2 - v1; + } else if (v1 >= 0x200 && v2 < 0x200) { + return v2 + (0x400 - v1); + } else if (v1 < 0x200 && v2 >= 0x200) { + return v1 + (0x400 - v2); + } + + if (v1 > v2) + return v1 - v2; + else + return v2 - v1; +} + +boolean halrf_compare(void *dm_void, u32 value) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + boolean fail = false; + + if (value >= 0x200 && (0x400 - value) > 0x64) + fail = true; + else if (value < 0x200 && value > 0x64) + fail = true; + + if (fail) + RF_DBG(dm, DBG_RF_DACK, "[DACK]overflow!!!!!!!!!!!!!!!"); + return fail; +} + +void halrf_mode(void *dm_void, u32 *i_value, u32 *q_value) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 iv[SN], qv[SN], im[SN], qm[SN], temp, temp1, temp2; + u32 p, m, t; + u32 i_max = 0, q_max = 0, i_min = 0x0, q_min = 0x0, c = 0x0; + u32 i_delta, q_delta; + u8 i, j, ii = 0, qi = 0; + boolean fail = false; + + ODM_delay_ms(10); + for (i = 0; i < SN; i++) { + im[i] = 0; + qm[i] = 0; + } + i = 0; + c = 0; + while (i < SN && c < 1000) { + c++; + temp = odm_get_bb_reg(dm, 0x2dbc, 0x3fffff); + iv[i] = (temp & 0x3ff000) >> 12; + qv[i] = temp & 0x3ff; + + fail = false; + if (halrf_compare(dm, iv[i])) + fail = true; + if (halrf_compare(dm, qv[i])) + fail = true; + if (!fail) + i++; + } + c = 0; + do { + c++; + i_min = iv[0]; + i_max = iv[0]; + q_min = qv[0]; + q_max = qv[0]; + for (i = 0; i < SN; i++) { + halrf_minmax_compare(dm, iv[i], &i_min, &i_max); + halrf_minmax_compare(dm, qv[i], &q_min, &q_max); + } + RF_DBG(dm, DBG_RF_DACK, "[DACK]i_min=0x%x, i_max=0x%x", + i_min, i_max); + RF_DBG(dm, DBG_RF_DACK, "[DACK]q_min=0x%x, q_max=0x%x", + q_min, q_max); + if (i_max < 0x200 && i_min < 0x200) + i_delta = i_max - i_min; + else if (i_max >= 0x200 && i_min >= 0x200) + i_delta = i_max - i_min; + else + i_delta = i_max + (0x400 - i_min); + + if (q_max < 0x200 && q_min < 0x200) + q_delta = q_max - q_min; + else if (q_max >= 0x200 && q_min >= 0x200) + q_delta = q_max - q_min; + else + q_delta = q_max + (0x400 - q_min); + RF_DBG(dm, DBG_RF_DACK, "[DACK]i_delta=0x%x, q_delta=0x%x", + i_delta, q_delta); + halrf_b_sort(dm, iv, qv); + if (i_delta > 5 || q_delta > 5) { + temp = odm_get_bb_reg(dm, 0x2dbc, 0x3fffff); + iv[0] = (temp & 0x3ff000) >> 12; + qv[0] = temp & 0x3ff; + temp = odm_get_bb_reg(dm, 0x2dbc, 0x3fffff); + iv[SN - 1] = (temp & 0x3ff000) >> 12; + qv[SN - 1] = temp & 0x3ff; + } else { + break; + } + } while (c < 100); +#if 1 +#if 0 + for (i = 0; i < SN; i++) + RF_DBG(dm, DBG_RF_DACK, "[DACK]iv[%d] = 0x%x\n", i, iv[i]); + for (i = 0; i < SN; i++) + RF_DBG(dm, DBG_RF_DACK, "[DACK]qv[%d] = 0x%x\n", i, qv[i]); +#endif + /*i*/ + m = 0; + p = 0; + for (i = 10; i < SN - 10; i++) { + if (iv[i] > 0x200) + m = (0x400 - iv[i]) + m; + else + p = iv[i] + p; + } + + if (p > m) { + t = p - m; + t = t / (SN - 20); + } else { + t = m - p; + t = t / (SN - 20); + if (t != 0x0) + t = 0x400 - t; + } + *i_value = t; + /*q*/ + m = 0; + p = 0; + for (i = 10; i < SN - 10; i++) { + if (qv[i] > 0x200) + m = (0x400 - qv[i]) + m; + else + p = qv[i] + p; + } + if (p > m) { + t = p - m; + t = t / (SN - 20); + } else { + t = m - p; + t = t / (SN - 20); + if (t != 0x0) + t = 0x400 - t; + } + *q_value = t; +#endif +} +void halrf_delay_10us(u16 v1) +{ + u16 i = 0; + + for (i = 0; i < v1; i++) + ODM_delay_us(10); +} + diff --git a/hal/phydm/halrf/halrf.h b/hal/phydm/halrf/halrf.h new file mode 100644 index 0000000..560b1fd --- /dev/null +++ b/hal/phydm/halrf/halrf.h @@ -0,0 +1,802 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_H__ +#define __HALRF_H__ + +/*@============================================================*/ +/*@include files*/ +/*@============================================================*/ +#include "halrf/halrf_psd.h" +#if (RTL8822B_SUPPORT == 1) +#include "halrf/rtl8822b/halrf_rfk_init_8822b.h" +#endif +#if (RTL8822C_SUPPORT == 1) +#include "halrf/rtl8822c/halrf_rfk_init_8822c.h" +#include "halrf/rtl8822c/halrf_iqk_8822c.h" +#include "halrf/rtl8822c/halrf_tssi_8822c.h" +#include "halrf/rtl8822c/halrf_dpk_8822c.h" +#include "halrf/rtl8822c/halrf_txgapk_8822c.h" +#endif + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) +#if (RTL8197G_SUPPORT == 1) +#include "halrf/rtl8197g/halrf_rfk_init_8197g.h" +#endif +#if (RTL8198F_SUPPORT == 1) +#include "halrf/rtl8198f/halrf_rfk_init_8198f.h" +#endif +#if (RTL8812F_SUPPORT == 1) +#include "halrf/rtl8812f/halrf_rfk_init_8812f.h" +#endif + +#endif + +#if (RTL8814B_SUPPORT == 1) +#include "halrf/rtl8814b/halrf_rfk_init_8814b.h" +#include "halrf/rtl8814b/halrf_iqk_8814b.h" +#include "halrf/rtl8814b/halrf_dpk_8814b.h" +#include "halrf/rtl8814b/halrf_txgapk_8814b.h" +#endif + +/*@============================================================*/ +/*@Definition */ +/*@============================================================*/ +/*IQK version*/ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) +#define IQK_VER_8188E "0x14" +#define IQK_VER_8192E "0x01" +#define IQK_VER_8192F "0x01" +#define IQK_VER_8723B "0x1e" +#define IQK_VER_8812A "0x02" +#define IQK_VER_8821A "0x02" +#elif (DM_ODM_SUPPORT_TYPE & (ODM_CE)) +#define IQK_VER_8188E "0x01" +#define IQK_VER_8192E "0x01" +#define IQK_VER_8192F "0x01" +#define IQK_VER_8723B "0x1f" +#define IQK_VER_8812A "0x01" +#define IQK_VER_8821A "0x01" +#elif (DM_ODM_SUPPORT_TYPE & (ODM_AP)) +#define IQK_VER_8188E "0x01" +#define IQK_VER_8192E "0x01" +#define IQK_VER_8192F "0x01" +#define IQK_VER_8723B "0x1e" +#define IQK_VER_8812A "0x01" +#define IQK_VER_8821A "0x01" +#elif (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) +#define IQK_VER_8188E "0x01" +#define IQK_VER_8192E "0x01" +#define IQK_VER_8192F "0x01" +#define IQK_VER_8723B "0x1e" +#define IQK_VER_8812A "0x01" +#define IQK_VER_8821A "0x01" +#endif +#define IQK_VER_8814A "0x0f" +#define IQK_VER_8188F "0x01" +#define IQK_VER_8197F "0x1d" +#define IQK_VER_8703B "0x05" +#define IQK_VER_8710B "0x01" +#define IQK_VER_8723D "0x02" +#define IQK_VER_8822B "0x32" +#define IQK_VER_8822C "0x14" +#define IQK_VER_8821C "0x23" +#define IQK_VER_8198F "0x0b" +#define IQK_VER_8814B "0x15" +#define IQK_VER_8812F "0x0c" +#define IQK_VER_8710C "0x0a" +#define IQK_VER_8197G "0x03" + +/*LCK version*/ +#define LCK_VER_8188E "0x02" +#define LCK_VER_8192E "0x02" +#define LCK_VER_8192F "0x01" +#define LCK_VER_8723B "0x02" +#define LCK_VER_8812A "0x01" +#define LCK_VER_8821A "0x01" +#define LCK_VER_8814A "0x01" +#define LCK_VER_8188F "0x01" +#define LCK_VER_8197F "0x01" +#define LCK_VER_8703B "0x01" +#define LCK_VER_8710B "0x01" +#define LCK_VER_8723D "0x01" +#define LCK_VER_8822B "0x02" +#define LCK_VER_8822C "0x00" +#define LCK_VER_8821C "0x02" +#define LCK_VER_8814B "0x02" +#define LCK_VER_8195B "0x02" +#define LCK_VER_8710C "0x02" +#define LCK_VER_8197G "0x01" +#define LCK_VER_8198F "0x01" + +/*power tracking version*/ +#define PWRTRK_VER_8188E "0x01" +#define PWRTRK_VER_8192E "0x01" +#define PWRTRK_VER_8192F "0x01" +#define PWRTRK_VER_8723B "0x01" +#define PWRTRK_VER_8812A "0x01" +#define PWRTRK_VER_8821A "0x01" +#define PWRTRK_VER_8814A "0x01" +#define PWRTRK_VER_8188F "0x01" +#define PWRTRK_VER_8197F "0x01" +#define PWRTRK_VER_8703B "0x01" +#define PWRTRK_VER_8710B "0x01" +#define PWRTRK_VER_8723D "0x01" +#define PWRTRK_VER_8822B "0x01" +#define PWRTRK_VER_8822C "0x00" +#define PWRTRK_VER_8821C "0x01" +#define PWRTRK_VER_8814B "0x00" +#define PWRTRK_VER_8197G "0x00" + +/*DPK version*/ +#define DPK_VER_8188E "NONE" +#define DPK_VER_8192E "NONE" +#define DPK_VER_8723B "NONE" +#define DPK_VER_8812A "NONE" +#define DPK_VER_8821A "NONE" +#define DPK_VER_8814A "NONE" +#define DPK_VER_8188F "NONE" +#define DPK_VER_8197F "0x08" +#define DPK_VER_8703B "NONE" +#define DPK_VER_8710B "NONE" +#define DPK_VER_8723D "NONE" +#define DPK_VER_8822B "NONE" +#define DPK_VER_8822C "0x20" +#define DPK_VER_8821C "NONE" +#define DPK_VER_8192F "0x0e" +#define DPK_VER_8198F "0x0e" +#define DPK_VER_8814B "0x0f" +#define DPK_VER_8195B "0x0c" +#define DPK_VER_8812F "0x0a" +#define DPK_VER_8197G "0x09" + +/*RFK_INIT version*/ +#define RFK_INIT_VER_8822B "0x8" +#define RFK_INIT_VER_8822C "0x8" +#define RFK_INIT_VER_8195B "0x1" +#define RFK_INIT_VER_8198F "0x8" +#define RFK_INIT_VER_8814B "0xa" +#define RFK_INIT_VER_8812F "0x4" +#define RFK_INIT_VER_8197G "0x4" + +/*DACK version*/ +#define DACK_VER_8822C "0xa" +#define DACK_VER_8814B "0x4" + +/*TXGAPK version*/ +#define TXGAPK_VER_8814B "0x1" +#define TXGAPK_VER_8195B "0x2" + +/*Kfree tracking version*/ +#define KFREE_VER_8188E \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8192E \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8192F \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8723B \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8812A \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8821A \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8814A \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8188F \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8197F \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8703B \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8710B \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8723D \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8822B \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8822C \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8821C \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8814B \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" +#define KFREE_VER_8197G \ + (dm->power_trim_data.flag & KFREE_FLAG_ON) ? "0x01" : "NONE" + +#define TSSI_VER_8812F "0x1" +#define TSSI_VER_8822C "0x1" +#define TSSI_VER_8821C "0x1" +#define TSSI_VER_8814B "0x1" +#define TSSI_VER_8197G "0x1" + +/*PA Bias Calibration version*/ +#define PABIASK_VER_8188E \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8192E \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8192F \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8723B \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8812A \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8821A \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8814A \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8188F \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8197F \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8703B \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8710B \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8723D \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8822B \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8822C \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8821C \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8814B \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" +#define PABIASK_VER_8197G \ + (dm->power_trim_data.pa_bias_flag & PA_BIAS_FLAG_ON) ? "0x01" : "NONE" + +#define HALRF_IQK_VER \ + (dm->support_ic_type == ODM_RTL8188E) ? IQK_VER_8188E : \ + (dm->support_ic_type == ODM_RTL8192E) ? IQK_VER_8192E : \ + (dm->support_ic_type == ODM_RTL8192F) ? IQK_VER_8192F : \ + (dm->support_ic_type == ODM_RTL8723B) ? IQK_VER_8723B : \ + (dm->support_ic_type == ODM_RTL8812) ? IQK_VER_8812A : \ + (dm->support_ic_type == ODM_RTL8821) ? IQK_VER_8821A : \ + (dm->support_ic_type == ODM_RTL8814A) ? IQK_VER_8814A : \ + (dm->support_ic_type == ODM_RTL8188F) ? IQK_VER_8188F : \ + (dm->support_ic_type == ODM_RTL8197F) ? IQK_VER_8197F : \ + (dm->support_ic_type == ODM_RTL8703B) ? IQK_VER_8703B : \ + (dm->support_ic_type == ODM_RTL8710B) ? IQK_VER_8710B : \ + (dm->support_ic_type == ODM_RTL8723D) ? IQK_VER_8723D : \ + (dm->support_ic_type == ODM_RTL8822B) ? IQK_VER_8822B : \ + (dm->support_ic_type == ODM_RTL8822C) ? IQK_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8821C) ? IQK_VER_8821C : \ + (dm->support_ic_type == ODM_RTL8814B) ? IQK_VER_8814B : \ + (dm->support_ic_type == ODM_RTL8710C) ? IQK_VER_8710C : \ + (dm->support_ic_type == ODM_RTL8197G) ? IQK_VER_8197G : "unknown" + +#define HALRF_LCK_VER \ + (dm->support_ic_type == ODM_RTL8188E) ? LCK_VER_8188E : \ + (dm->support_ic_type == ODM_RTL8192E) ? LCK_VER_8192E : \ + (dm->support_ic_type == ODM_RTL8192F) ? LCK_VER_8192F : \ + (dm->support_ic_type == ODM_RTL8723B) ? LCK_VER_8723B : \ + (dm->support_ic_type == ODM_RTL8812) ? LCK_VER_8812A : \ + (dm->support_ic_type == ODM_RTL8821) ? LCK_VER_8821A : \ + (dm->support_ic_type == ODM_RTL8814A) ? LCK_VER_8814A : \ + (dm->support_ic_type == ODM_RTL8188F) ? LCK_VER_8188F : \ + (dm->support_ic_type == ODM_RTL8197F) ? LCK_VER_8197F : \ + (dm->support_ic_type == ODM_RTL8703B) ? LCK_VER_8703B : \ + (dm->support_ic_type == ODM_RTL8710B) ? LCK_VER_8710B : \ + (dm->support_ic_type == ODM_RTL8723D) ? LCK_VER_8723D : \ + (dm->support_ic_type == ODM_RTL8822B) ? LCK_VER_8822B : \ + (dm->support_ic_type == ODM_RTL8822C) ? LCK_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8821C) ? LCK_VER_8821C : \ + (dm->support_ic_type == ODM_RTL8814B) ? LCK_VER_8814B : \ + (dm->support_ic_type == ODM_RTL8710C) ? LCK_VER_8710C : \ + (dm->support_ic_type == ODM_RTL8710C) ? LCK_VER_8710C : "unknown" +#define HALRF_POWRTRACKING_VER \ + (dm->support_ic_type == ODM_RTL8188E) ? PWRTRK_VER_8188E : \ + (dm->support_ic_type == ODM_RTL8192E) ? PWRTRK_VER_8192E : \ + (dm->support_ic_type == ODM_RTL8192F) ? PWRTRK_VER_8192F : \ + (dm->support_ic_type == ODM_RTL8723B) ? PWRTRK_VER_8723B : \ + (dm->support_ic_type == ODM_RTL8812) ? PWRTRK_VER_8812A : \ + (dm->support_ic_type == ODM_RTL8821) ? PWRTRK_VER_8821A : \ + (dm->support_ic_type == ODM_RTL8814A) ? PWRTRK_VER_8814A : \ + (dm->support_ic_type == ODM_RTL8188F) ? PWRTRK_VER_8188F : \ + (dm->support_ic_type == ODM_RTL8197F) ? PWRTRK_VER_8197F : \ + (dm->support_ic_type == ODM_RTL8703B) ? PWRTRK_VER_8703B : \ + (dm->support_ic_type == ODM_RTL8710B) ? PWRTRK_VER_8710B : \ + (dm->support_ic_type == ODM_RTL8723D) ? PWRTRK_VER_8723D : \ + (dm->support_ic_type == ODM_RTL8822B) ? PWRTRK_VER_8822B : \ + (dm->support_ic_type == ODM_RTL8822C) ? PWRTRK_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8821C) ? PWRTRK_VER_8821C : \ + (dm->support_ic_type == ODM_RTL8197G) ? PWRTRK_VER_8197G : "unknown" + +#define HALRF_DPK_VER \ + (dm->support_ic_type == ODM_RTL8188E) ? DPK_VER_8188E : \ + (dm->support_ic_type == ODM_RTL8192E) ? DPK_VER_8192E : \ + (dm->support_ic_type == ODM_RTL8192F) ? DPK_VER_8192F : \ + (dm->support_ic_type == ODM_RTL8723B) ? DPK_VER_8723B : \ + (dm->support_ic_type == ODM_RTL8812) ? DPK_VER_8812A : \ + (dm->support_ic_type == ODM_RTL8821) ? DPK_VER_8821A : \ + (dm->support_ic_type == ODM_RTL8814A) ? DPK_VER_8814A : \ + (dm->support_ic_type == ODM_RTL8188F) ? DPK_VER_8188F : \ + (dm->support_ic_type == ODM_RTL8197F) ? DPK_VER_8197F : \ + (dm->support_ic_type == ODM_RTL8198F) ? DPK_VER_8198F : \ + (dm->support_ic_type == ODM_RTL8703B) ? DPK_VER_8703B : \ + (dm->support_ic_type == ODM_RTL8710B) ? DPK_VER_8710B : \ + (dm->support_ic_type == ODM_RTL8723D) ? DPK_VER_8723D : \ + (dm->support_ic_type == ODM_RTL8822B) ? DPK_VER_8822B : \ + (dm->support_ic_type == ODM_RTL8822C) ? DPK_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8812F) ? DPK_VER_8812F : \ + (dm->support_ic_type == ODM_RTL8821C) ? DPK_VER_8821C : \ + (dm->support_ic_type == ODM_RTL8814B) ? DPK_VER_8814B : \ + (dm->support_ic_type == ODM_RTL8197G) ? DPK_VER_8197G : "unknown" + +#define HALRF_KFREE_VER \ + (dm->support_ic_type == ODM_RTL8188E) ? KFREE_VER_8188E : \ + (dm->support_ic_type == ODM_RTL8192E) ? KFREE_VER_8192E : \ + (dm->support_ic_type == ODM_RTL8192F) ? KFREE_VER_8192F : \ + (dm->support_ic_type == ODM_RTL8723B) ? KFREE_VER_8723B : \ + (dm->support_ic_type == ODM_RTL8812) ? KFREE_VER_8812A : \ + (dm->support_ic_type == ODM_RTL8821) ? KFREE_VER_8821A : \ + (dm->support_ic_type == ODM_RTL8814A) ? KFREE_VER_8814A : \ + (dm->support_ic_type == ODM_RTL8188F) ? KFREE_VER_8188F : \ + (dm->support_ic_type == ODM_RTL8197F) ? KFREE_VER_8197F : \ + (dm->support_ic_type == ODM_RTL8703B) ? KFREE_VER_8703B : \ + (dm->support_ic_type == ODM_RTL8710B) ? KFREE_VER_8710B : \ + (dm->support_ic_type == ODM_RTL8723D) ? KFREE_VER_8723D : \ + (dm->support_ic_type == ODM_RTL8822B) ? KFREE_VER_8822B : \ + (dm->support_ic_type == ODM_RTL8822C) ? KFREE_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8821C) ? KFREE_VER_8821C : \ + (dm->support_ic_type == ODM_RTL8814B) ? KFREE_VER_8814B : \ + (dm->support_ic_type == ODM_RTL8197G) ? KFREE_VER_8197G : "unknown" + +#define HALRF_TSSI_VER \ + (dm->support_ic_type == ODM_RTL8812F) ? TSSI_VER_8812F : \ + (dm->support_ic_type == ODM_RTL8822C) ? TSSI_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8821C) ? TSSI_VER_8821C : \ + (dm->support_ic_type == ODM_RTL8814B) ? TSSI_VER_8814B : \ + (dm->support_ic_type == ODM_RTL8197G) ? TSSI_VER_8197G : "unknown" + +#define HALRF_PABIASK_VER \ + (dm->support_ic_type == ODM_RTL8188E) ? PABIASK_VER_8188E : \ + (dm->support_ic_type == ODM_RTL8192E) ? PABIASK_VER_8192E : \ + (dm->support_ic_type == ODM_RTL8192F) ? PABIASK_VER_8192F : \ + (dm->support_ic_type == ODM_RTL8723B) ? PABIASK_VER_8723B : \ + (dm->support_ic_type == ODM_RTL8812) ? PABIASK_VER_8812A : \ + (dm->support_ic_type == ODM_RTL8821) ? PABIASK_VER_8821A : \ + (dm->support_ic_type == ODM_RTL8814A) ? PABIASK_VER_8814A : \ + (dm->support_ic_type == ODM_RTL8188F) ? PABIASK_VER_8188F : \ + (dm->support_ic_type == ODM_RTL8197F) ? PABIASK_VER_8197F : \ + (dm->support_ic_type == ODM_RTL8703B) ? PABIASK_VER_8703B : \ + (dm->support_ic_type == ODM_RTL8710B) ? PABIASK_VER_8710B : \ + (dm->support_ic_type == ODM_RTL8723D) ? PABIASK_VER_8723D : \ + (dm->support_ic_type == ODM_RTL8822B) ? PABIASK_VER_8822B : \ + (dm->support_ic_type == ODM_RTL8822C) ? PABIASK_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8821C) ? PABIASK_VER_8821C : \ + (dm->support_ic_type == ODM_RTL8814B) ? PABIASK_VER_8814B : \ + (dm->support_ic_type == ODM_RTL8197G) ? PABIASK_VER_8197G : "unknown" + +#define HALRF_RFK_INIT_VER \ + (dm->support_ic_type == ODM_RTL8822B) ? RFK_INIT_VER_8822B : \ + (dm->support_ic_type == ODM_RTL8822C) ? RFK_INIT_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8812F) ? RFK_INIT_VER_8812F : \ + (dm->support_ic_type == ODM_RTL8198F) ? RFK_INIT_VER_8198F : \ + (dm->support_ic_type == ODM_RTL8814B) ? RFK_INIT_VER_8814B : \ + (dm->support_ic_type == ODM_RTL8197G) ? RFK_INIT_VER_8197G : "unknown" + +#define HALRF_DACK_VER \ + (dm->support_ic_type == ODM_RTL8822C) ? DACK_VER_8822C : \ + (dm->support_ic_type == ODM_RTL8814B) ? DACK_VER_8814B : "unknown" + +#define IQK_THRESHOLD 8 +#define DPK_THRESHOLD 4 +#define HALRF_ABS(a,b) ((a>b) ? (a-b) : (b-a)) +#define SN 100 + +#define CCK_TSSI_NUM 6 +#define OFDM_2G_TSSI_NUM 5 +#define OFDM_5G_TSSI_NUM 14 + + + +/*@===========================================================*/ +/*AGC RX High Power mode*/ +/*@===========================================================*/ +#define lna_low_gain_1 0x64 +#define lna_low_gain_2 0x5A +#define lna_low_gain_3 0x58 + +/*@============================================================*/ +/*@ enumeration */ +/*@============================================================*/ + +enum halrf_func_idx { /*F_XXX = PHYDM XXX function*/ + RF00_PWR_TRK = 0, /*Pow_trk, TSSI_trk*/ + RF01_IQK = 1, /*LOK, IQK*/ + RF02_LCK = 2, + RF03_DPK = 3, + RF04_TXGAPK = 4, + RF05_DACK = 5, + RF06_DPK_TRK = 6, + RF07_2GBAND_SHIFT = 7, + RF08_RXDCK = 8, + RF09_RFK = 9 +}; + +enum halrf_ability { + HAL_RF_TX_PWR_TRACK = BIT(RF00_PWR_TRK), + HAL_RF_IQK = BIT(RF01_IQK), + HAL_RF_LCK = BIT(RF02_LCK), + HAL_RF_DPK = BIT(RF03_DPK), + HAL_RF_TXGAPK = BIT(RF04_TXGAPK), + HAL_RF_DACK = BIT(RF05_DACK), + HAL_RF_DPK_TRACK = BIT(RF06_DPK_TRK), + HAL_2GBAND_SHIFT = BIT(RF07_2GBAND_SHIFT), + HAL_RF_RXDCK = BIT(RF08_RXDCK) +}; + +enum halrf_shift_band { + HAL_RF_2P4 = 0, + HAL_RF_2P3 = 1, + HAL_RF_2P5 = 2 +}; + +enum halrf_dbg_comp { + DBG_RF_TX_PWR_TRACK = BIT(RF00_PWR_TRK), + DBG_RF_IQK = BIT(RF01_IQK), + DBG_RF_LCK = BIT(RF02_LCK), + DBG_RF_DPK = BIT(RF03_DPK), + DBG_RF_TXGAPK = BIT(RF04_TXGAPK), + DBG_RF_DACK = BIT(RF05_DACK), + DBG_RF_DPK_TRACK = BIT(RF06_DPK_TRK), + DBG_RF_RFK = BIT(RF09_RFK), + DBG_RF_MP = BIT(29), + DBG_RF_TMP = BIT(30), + DBG_RF_INIT = BIT(31) +}; + +enum halrf_cmninfo_init { + HALRF_CMNINFO_ABILITY = 0, + HALRF_CMNINFO_DPK_EN = 1, + HALRF_CMNINFO_EEPROM_THERMAL_VALUE, + HALRF_CMNINFO_RFK_FORBIDDEN, + HALRF_CMNINFO_IQK_SEGMENT, + HALRF_CMNINFO_RATE_INDEX, + HALRF_CMNINFO_PWT_TYPE, + HALRF_CMNINFO_MP_PSD_POINT, + HALRF_CMNINFO_MP_PSD_START_POINT, + HALRF_CMNINFO_MP_PSD_STOP_POINT, + HALRF_CMNINFO_MP_PSD_AVERAGE, + HALRF_CMNINFO_IQK_TIMES, + HALRF_CMNINFO_MP_POWER_TRACKING_TYPE, + HALRF_CMNINFO_POWER_TRACK_CONTROL +}; + +enum halrf_cmninfo_hook { + HALRF_CMNINFO_CON_TX, + HALRF_CMNINFO_SINGLE_TONE, + HALRF_CMNINFO_CARRIER_SUPPRESSION, + HALRF_CMNINFO_MP_RATE_INDEX, + HALRF_CMNINFO_MANUAL_RF_SUPPORTABILITY +}; + +enum halrf_lna_set { + HALRF_LNA_DISABLE = 0, + HALRF_LNA_ENABLE = 1, +}; + +enum halrf_k_segment_time { + SEGMENT_FREE = 0, + SEGMENT_10MS = 10, /*10ms*/ + SEGMENT_30MS = 30, /*30ms*/ + SEGMENT_50MS = 50, /*50ms*/ +}; + +#define POWER_INDEX_DIFF 4 +#define TSSI_TXAGC_DIFF 2 + +#define TSSI_CODE_NUM 84 + +#define TSSI_SLOPE_2G 8 +#define TSSI_SLOPE_5G 5 + +#define TSSI_EFUSE_NUM 25 +#define TSSI_EFUSE_KFREE_NUM 4 +#define TSSI_DE_DIFF_EFUSE_NUM 10 + +struct _halrf_tssi_data { + s32 cck_offset_patha; + s32 cck_offset_pathb; + s32 tssi_trk_txagc_offset[PHYDM_MAX_RF_PATH]; + s32 delta_tssi_txagc_offset[PHYDM_MAX_RF_PATH]; + s16 txagc_codeword[TSSI_CODE_NUM]; + u16 tssi_codeword[TSSI_CODE_NUM]; + s8 tssi_efuse[PHYDM_MAX_RF_PATH][TSSI_EFUSE_NUM]; + s8 tssi_de_diff_efuse[PHYDM_MAX_RF_PATH][TSSI_DE_DIFF_EFUSE_NUM]; + s8 tssi_kfree_efuse[PHYDM_MAX_RF_PATH][TSSI_EFUSE_KFREE_NUM]; + u8 thermal[PHYDM_MAX_RF_PATH]; + u32 index[PHYDM_MAX_RF_PATH][14]; + u8 do_tssi; + u8 get_thermal; + u8 tssi_finish_bit[PHYDM_MAX_RF_PATH]; + u8 thermal_trigger; +}; + +struct _halrf_txgapk_info { + u32 txgapk_rf3f_bp[5][12][PHYDM_MAX_RF_PATH]; /* band(2Gcck/2GOFDM/5GL/5GM/5GH)/idx/path */ + boolean txgapk_bp_done; + s8 offset[12][PHYDM_MAX_RF_PATH]; + s8 fianl_offset[12][PHYDM_MAX_RF_PATH]; + u8 read_txgain; +}; + + +/*@============================================================*/ +/*@ structure */ +/*@============================================================*/ + +struct _hal_rf_ { + /*hook*/ + u8 *test1; + + /*update*/ + u32 rf_supportability; + u8 rf_shift_band; + /*u32 halrf_tssi_data;*/ + + u8 eeprom_thermal; + u8 dpk_en; /*Enable Function DPK OFF/ON = 0/1*/ + boolean dpk_done; + u64 dpk_progressing_time; + u64 iqk_progressing_time; + u32 fw_ver; + + boolean *is_con_tx; + boolean *is_single_tone; + boolean *is_carrier_suppresion; + boolean is_dpk_in_progress; + boolean is_tssi_in_progress; + boolean is_bt_iqk_timeout; + boolean is_rfk_h2c_timeout; + boolean aac_checked; + boolean is_txgapk_in_progress; + + u8 *mp_rate_index; + u32 *manual_rf_supportability; + u32 p_rate_index; + u8 pwt_type; + u32 rf_dbg_comp; + + u8 ext_lna; /*@with 2G external LNA NO/Yes = 0/1*/ + u8 ext_lna_5g; /*@with 5G external LNA NO/Yes = 0/1*/ + u8 ext_pa; /*@with 2G external PNA NO/Yes = 0/1*/ + u8 ext_pa_5g; /*@with 5G external PNA NO/Yes = 0/1*/ +#if !(DM_ODM_SUPPORT_TYPE & ODM_IOT) + struct _halrf_psd_data halrf_psd_data; + struct _halrf_tssi_data halrf_tssi_data; +#endif + struct _halrf_txgapk_info halrf_txgapk_info; + u8 power_track_type; + u8 mp_pwt_type; + u8 pre_band_type; +}; + +/*@============================================================*/ +/*@ function prototype */ +/*@============================================================*/ + +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 ||\ + RTL8195B_SUPPORT == 1 || RTL8198F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1 ||\ + RTL8812F_SUPPORT == 1 || RTL8710C_SUPPORT == 1 ||\ + RTL8197G_SUPPORT == 1) +void halrf_iqk_info_dump(void *dm_void, u32 *_used, char *output, + u32 *_out_len); + +void halrf_iqk_hwtx_check(void *dm_void, boolean is_check); +#endif + +u8 halrf_match_iqk_version(void *dm_void); + +void halrf_support_ability_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#ifdef CONFIG_2G_BAND_SHIFT +void halrf_support_band_shift_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif +void halrf_cmn_info_init(void *dm_void, enum halrf_cmninfo_init cmn_info, + u32 value); + +void halrf_cmn_info_hook(void *dm_void, enum halrf_cmninfo_hook cmn_info, + void *value); + +void halrf_cmn_info_set(void *dm_void, u32 cmn_info, u64 value); + +u64 halrf_cmn_info_get(void *dm_void, u32 cmn_info); + +void halrf_watchdog(void *dm_void); + +void halrf_supportability_init(void *dm_void); + +void halrf_init(void *dm_void); + +void halrf_iqk_trigger(void *dm_void, boolean is_recovery); + +void halrf_rfk_handshake(void *dm_void, boolean is_before_k); + +void halrf_rf_k_connect_trigger(void *dm_void, boolean is_recovery, + enum halrf_k_segment_time seg_time); + +void halrf_segment_iqk_trigger(void *dm_void, boolean clear, + boolean segment_iqk); + +void halrf_lck_trigger(void *dm_void); + +void halrf_iqk_debug(void *dm_void, u32 *const dm_value, u32 *_used, + char *output, u32 *_out_len); + +void phydm_get_iqk_cfir(void *dm_void, u8 idx, u8 path, boolean debug); + +void halrf_iqk_xym_read(void *dm_void, u8 path, u8 xym_type); + +void halrf_rf_lna_setting(void *dm_void, enum halrf_lna_set type); + +void halrf_do_imr_test(void *dm_void, u8 data); + +u32 halrf_psd_log2base(u32 val); + +void halrf_dpk_trigger(void *dm_void); + +void halrf_txgapk_trigger(void *dm_void); + +u8 halrf_dpk_result_check(void *dm_void); + +void halrf_dpk_sram_read(void *dm_void); + +void halrf_dpk_enable_disable(void *dm_void); + +void halrf_dpk_track(void *dm_void); + +void halrf_dpk_reload(void *dm_void); + +void halrf_dpk_switch(void *dm_void, u8 enable); + +void halrf_dpk_debug_cmd(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void halrf_dpk_c2h_report_transfer(void *dm_void, boolean is_ok, u8 *buf, u8 buf_size); + +void halrf_dpk_info_rsvd_page(void *dm_void, u8 *buf, u32 *buf_size); + +/*Global function*/ + +void halrf_reload_bp(void *dm_void, u32 *bp_reg, u32 *bp, u32 num); + +void halrf_reload_bprf(void *dm_void, u32 *bp_reg, u32 bp[][4], u32 num, + u8 ss); + +void halrf_bp(void *dm_void, u32 *bp_reg, u32 *bp, u32 num); + +void halrf_bprf(void *dm_void, u32 *bp_reg, u32 bp[][4], u32 num, u8 ss); + +void halrf_mode(void *dm_void, u32 *i_value, u32 *q_value); + +boolean halrf_compare(void *dm_void, u32 value); + +u32 halrf_delta(void *dm_void, u32 v1, u32 v2); + +void halrf_minmax_compare(void *dm_void, u32 value, u32 *min, u32 *max); + +void halrf_b_sort(void *dm_void, u32 *iv, u32 *qv); + +void halrf_bubble(void *dm_void, u32 *v1, u32 *v2); + +void halrf_swap(void *dm_void, u32 *v1, u32 *v2); + +enum hal_status +halrf_config_rfk_with_header_file(void *dm_void, u32 config_type); + +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 ||\ + RTL8195B_SUPPORT == 1 || RTL8198F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1 ||\ + RTL8812F_SUPPORT == 1 || RTL8710C_SUPPORT == 1 ||\ + RTL8197G_SUPPORT == 1) +void halrf_iqk_dbg(void *dm_void); +#endif + +void halrf_tssi_get_efuse(void *dm_void); + +void halrf_do_tssi(void *dm_void); + +void halrf_set_tssi_enable(void *dm_void, boolean enable); + +void halrf_do_thermal(void *dm_void); + +u32 halrf_set_tssi_value(void *dm_void, u32 tssi_value); + +void halrf_set_tssi_power(void *dm_void, s8 power); + +void halrf_tssi_set_de_for_tx_verify(void *dm_void, u32 tssi_de, u8 path); + +u32 halrf_query_tssi_value(void *dm_void); + +void halrf_tssi_cck(void *dm_void); + +void halrf_thermal_cck(void *dm_void); + +void halrf_tssi_set_de(void *dm_void); + +void halrf_tssi_dck(void *dm_void, u8 direct_do); + +void halrf_calculate_tssi_codeword(void *dm_void); + +void halrf_set_tssi_codeword(void *dm_void); + +u8 halrf_get_tssi_codeword_for_txindex(void *dm_void); + +void halrf_tssi_clean_de(void *dm_void); + +u32 halrf_tssi_trigger_de(void *dm_void, u8 path); + +u32 halrf_tssi_get_de(void *dm_void, u8 path); + +void halrf_tssi_trigger(void *dm_void); + +void halrf_txgapk_write_gain_table(void *dm_void); + +void halrf_txgapk_reload_tx_gain(void *dm_void); + +void halrf_txgap_enable_disable(void *dm_void, u8 enable); + +void halrf_set_dpk_track(void *dm_void, u8 enable); + +void halrf_set_dpkbychannel(void *dm_void, boolean dpk_by_ch); + +void halrf_set_dpkenable(void *dm_void, boolean is_dpk_enable); + +boolean halrf_get_dpkbychannel(void *dm_void); + +boolean halrf_get_dpkenable(void *dm_void); + +void _iqk_check_if_reload(void *dm_void); + +void halrf_do_rxbb_dck(void *dm_void); + +void config_halrf_path_adda_setting_trigger(void *dm_void); + +void halrf_reload_iqk(void *dm_void, boolean reset); + +void halrf_dack_dbg(void *dm_void); + +void halrf_dack_trigger(void *dm_void, boolean force); + +void halrf_dack_restore(void *dm_void); + +void halrf_iqk_info_rsvd_page(void *dm_void, u8 *buf, u32 *buf_size); + +void halrf_set_rfsupportability(void *dm_void); + +void halrf_rxdck(void *dm_void); + +void halrf_delay_10us(u16 v1); + +void halrf_dump_rfk_reg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void halrf_rfk_power_save(void *dm_void, boolean is_power_save); + +#endif /*__HALRF_H__*/ diff --git a/hal/phydm/halrf/halrf_debug.c b/hal/phydm/halrf/halrf_debug.c new file mode 100644 index 0000000..692c6f1 --- /dev/null +++ b/hal/phydm/halrf/halrf_debug.c @@ -0,0 +1,395 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + * ************************************************************ + */ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +void halrf_basic_profile(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 rf_release_ver = 0; + + switch (dm->support_ic_type) { +#if (RTL8814A_SUPPORT) + case ODM_RTL8814A: + rf_release_ver = RF_RELEASE_VERSION_8814A; + break; +#endif + +#if (RTL8821C_SUPPORT) + case ODM_RTL8821C: + rf_release_ver = RF_RELEASE_VERSION_8821C; + break; +#endif + +#if (RTL8822B_SUPPORT) + case ODM_RTL8822B: + rf_release_ver = RF_RELEASE_VERSION_8822B; + break; +#endif + +#if (RTL8822C_SUPPORT) + case ODM_RTL8822C: + rf_release_ver = RF_RELEASE_VERSION_8822C; + break; +#endif + +#if (RTL8814B_SUPPORT) + case ODM_RTL8814B: + rf_release_ver = RF_RELEASE_VERSION_8814B; + break; +#endif + +#if (RTL8812F_SUPPORT) + case ODM_RTL8812F: + rf_release_ver = RF_RELEASE_VERSION_8812F; + break; +#endif + +#if (RTL8198F_SUPPORT) + case ODM_RTL8198F: + rf_release_ver = RF_RELEASE_VERSION_8198F; + break; +#endif + +#if (RTL8197F_SUPPORT) + case ODM_RTL8197F: + rf_release_ver = RF_RELEASE_VERSION_8197F; + break; +#endif + +#if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + rf_release_ver = RF_RELEASE_VERSION_8192F; + break; +#endif + +#if (RTL8710B_SUPPORT) + case ODM_RTL8710B: + rf_release_ver = RF_RELEASE_VERSION_8710B; + break; +#endif + +#if (RTL8195B_SUPPORT) + case ODM_RTL8195B: + rf_release_ver = RF_RELEASE_VERSION_8195B; + break; +#endif + } + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %d\n", + "RF Para Release Ver", rf_release_ver); + + /* HAL RF version List */ + PDM_SNPF(out_len, used, output + used, out_len - used, "%-35s\n", + "% HAL RF version %"); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "Power Tracking", HALRF_POWRTRACKING_VER); + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s: %s %s\n", "IQK", + (dm->fw_offload_ability & PHYDM_RF_IQK_OFFLOAD) ? "FW" : + HALRF_IQK_VER, + (halrf_match_iqk_version(dm_void)) ? "(match)" : "(mismatch)"); + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "LCK", HALRF_LCK_VER); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "DPK", HALRF_DPK_VER); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "TSSI", HALRF_TSSI_VER); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "KFREE", HALRF_KFREE_VER); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "TX 2G Current Calibration", HALRF_PABIASK_VER); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "RFK Init. Parameter", HALRF_RFK_INIT_VER); + + *_used = used; + *_out_len = out_len; +#endif +} + +void halrf_debug_trace(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + u32 one = 1; + u32 used = *_used; + u32 out_len = *_out_len; + u32 rf_var[10] = {0}; + u8 i; + + for (i = 0; i < 5; i++) + if (input[i + 1]) + PHYDM_SSCANF(input[i + 2], DCMD_DECIMAL, &rf_var[i]); + + if (rf_var[0] == 100) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n[DBG MSG] RF Selection\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "00. (( %s ))TX_PWR_TRACK\n", + ((rf->rf_dbg_comp & DBG_RF_TX_PWR_TRACK) ? ("V") : + ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "01. (( %s ))IQK\n", + ((rf->rf_dbg_comp & DBG_RF_IQK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "02. (( %s ))LCK\n", + ((rf->rf_dbg_comp & DBG_RF_LCK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "03. (( %s ))DPK\n", + ((rf->rf_dbg_comp & DBG_RF_DPK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "04. (( %s ))TXGAPK\n", + ((rf->rf_dbg_comp & DBG_RF_TXGAPK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "06. (( %s ))DPK_TRACK\n", + ((rf->rf_dbg_comp & DBG_RF_DPK_TRACK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "29. (( %s ))MP\n", + ((rf->rf_dbg_comp & DBG_RF_MP) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "30. (( %s ))TMP\n", + ((rf->rf_dbg_comp & DBG_RF_TMP) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "31. (( %s ))INIT\n", + ((rf->rf_dbg_comp & DBG_RF_INIT) ? ("V") : ("."))); + + } else if (rf_var[0] == 101) { + rf->rf_dbg_comp = 0; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Disable all DBG COMP\n"); + } else { + if (rf_var[1] == 1) /*enable*/ + rf->rf_dbg_comp |= (one << rf_var[0]); + else if (rf_var[1] == 2) /*disable*/ + rf->rf_dbg_comp &= ~(one << rf_var[0]); + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "\nCurr-RF_Dbg_Comp = 0x%x\n", rf->rf_dbg_comp); + + *_used = used; + *_out_len = out_len; +} + +void halrf_dack_debug_cmd(void *dm_void, char input[][16]) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + u32 dm_value[10] = {0}; + u8 i; + + for (i = 0; i < 7; i++) + if (input[i + 1]) + PHYDM_SSCANF(input[i + 2], DCMD_DECIMAL, &dm_value[i]); + + if (dm_value[0] == 1) + halrf_dack_trigger(dm, true); + else + halrf_dack_trigger(dm, false); +} + +struct halrf_command { + char name[16]; + u8 id; +}; + +enum halrf_CMD_ID { + HALRF_HELP, + HALRF_SUPPORTABILITY, + HALRF_DBG_COMP, + HALRF_PROFILE, + HALRF_IQK_INFO, + HALRF_IQK, + HALRF_IQK_DEBUG, + HALRF_DPK, + HALRF_DACK, + HALRF_DACK_DEBUG, + HALRF_DUMP_RFK_REG, +#ifdef CONFIG_2G_BAND_SHIFT + HAL_BAND_SHIFT, +#endif +}; + +struct halrf_command halrf_cmd_ary[] = { + {"-h", HALRF_HELP}, + {"ability", HALRF_SUPPORTABILITY}, + {"dbg", HALRF_DBG_COMP}, + {"profile", HALRF_PROFILE}, + {"iqk_info", HALRF_IQK_INFO}, + {"iqk", HALRF_IQK}, + {"iqk_dbg", HALRF_IQK_DEBUG}, + {"dpk", HALRF_DPK}, + {"dack", HALRF_DACK}, + {"dack_dbg", HALRF_DACK_DEBUG}, + {"dump_rfk_reg", HALRF_DUMP_RFK_REG}, +#ifdef CONFIG_2G_BAND_SHIFT + {"band_shift", HAL_BAND_SHIFT}, +#endif +}; + +void halrf_cmd_parser(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len, u32 input_num) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + u8 id = 0; + u32 rf_var[10] = {0}; + u32 i, input_idx = 0; + u32 halrf_ary_size = + sizeof(halrf_cmd_ary) / sizeof(struct halrf_command); + u32 used = *_used; + u32 out_len = *_out_len; + + /* Parsing Cmd ID */ + for (i = 0; i < halrf_ary_size; i++) { + if (strcmp(halrf_cmd_ary[i].name, input[1]) == 0) { + id = halrf_cmd_ary[i].id; + break; + } + } + + if (i == halrf_ary_size) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "RF Cmd not found\n"); + return; + } + + switch (id) { + case HALRF_HELP: + PDM_SNPF(out_len, used, output + used, out_len - used, + "RF cmd ==>\n"); + + for (i = 0; i < halrf_ary_size - 1; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-5d: %s\n", i, halrf_cmd_ary[i + 1].name); + } + break; + case HALRF_SUPPORTABILITY: + halrf_support_ability_debug(dm, &input[0], &used, output, + &out_len); + break; +#ifdef CONFIG_2G_BAND_SHIFT + case HAL_BAND_SHIFT: + halrf_support_band_shift_debug(dm, &input[0], &used, output, + &out_len); + break; +#endif + case HALRF_DBG_COMP: + halrf_debug_trace(dm, &input[0], &used, output, &out_len); + break; + case HALRF_PROFILE: + halrf_basic_profile(dm, &used, output, &out_len); + break; + case HALRF_IQK_INFO: +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1) + halrf_iqk_info_dump(dm, &used, output, &out_len); +#endif + break; + case HALRF_IQK: + PDM_SNPF(out_len, used, output + used, out_len - used, + "TRX IQK Trigger\n"); + halrf_iqk_trigger(dm, false); +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1) + halrf_iqk_info_dump(dm, &used, output, &out_len); +#endif + break; + case HALRF_IQK_DEBUG: + PDM_SNPF(out_len, used, output + used, out_len - used, + "IQK DEBUG!!!!!\n"); + for (i = 0; i < 5; i++) { + if (input[i + 1]) { + PHYDM_SSCANF(input[i + 2], DCMD_HEX, + &rf_var[i]); + input_idx++; + } + } + + if (input_idx >= 1) { +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 || RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8822C | ODM_RTL8814B)) + halrf_iqk_debug(dm, (u32 *)rf_var, &used, + output, &out_len); +#endif + } + break; + case HALRF_DPK: + halrf_dpk_debug_cmd(dm, input, &used, output, &out_len); + break; + case HALRF_DACK: + PDM_SNPF(out_len, used, output + used, out_len - used, + "DACK Trigger\n"); + halrf_dack_debug_cmd(dm, &input[0]); + break; + case HALRF_DACK_DEBUG: + PDM_SNPF(out_len, used, output + used, out_len - used, + "DACK DEBUG\n"); + halrf_dack_dbg(dm); + break; + case HALRF_DUMP_RFK_REG: + halrf_dump_rfk_reg(dm, input, &used, output, &out_len); + break; + default: + break; + } + + *_used = used; + *_out_len = out_len; +#endif +} + +void halrf_init_debug_setting(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + rf->rf_dbg_comp = + + DBG_RF_RFK | +#if DBG +#if 0 + /*DBG_RF_TX_PWR_TRACK | */ + /*DBG_RF_IQK | */ + /*DBG_RF_LCK | */ + /*DBG_RF_DPK | */ + /*DBG_RF_TXGAPK | */ + /*DBG_RF_DACK | */ + /*DBG_RF_DPK_TRACK | */ + /*DBG_RF_MP | */ + /*DBG_RF_TMP | */ + /*DBG_RF_INIT | */ +#endif +#endif + 0; +} diff --git a/hal/phydm/halrf/halrf_debug.h b/hal/phydm/halrf/halrf_debug.h new file mode 100644 index 0000000..c13f3c5 --- /dev/null +++ b/hal/phydm/halrf/halrf_debug.h @@ -0,0 +1,140 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_DEBUG_H__ +#define __HALRF_DEBUG_H__ + +/*@============================================================*/ +/*@include files*/ +/*@============================================================*/ + +/*@============================================================*/ +/*@Definition */ +/*@============================================================*/ + +#if DBG + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +#define RF_DBG(dm, comp, fmt, args...) \ + do { \ + if ((comp) & dm->rf_table.rf_dbg_comp) { \ + pr_debug("[RF] "); \ + RT_PRINTK(fmt, ##args); \ + } \ + } while (0) + +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +static __inline void RF_DBG(PDM_ODM_T dm, int comp, char *fmt, ...) +{ + RT_STATUS rt_status; + va_list args; + char buf[PRINT_MAX_SIZE] = {0}; + + if ((comp & dm->rf_table.rf_dbg_comp) == 0) + return; + + if (fmt == NULL) + return; + + va_start(args, fmt); + rt_status = (RT_STATUS)RtlStringCbVPrintfA(buf, PRINT_MAX_SIZE, fmt, args); + va_end(args); + + if (rt_status != RT_STATUS_SUCCESS) { + DbgPrint("Failed (%d) to print message to buffer\n", rt_status); + return; + } + + DbgPrint("[RF] %s", buf); +} + +#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) + +#define RF_DBG(dm, comp, fmt, args...) \ + do { \ + if ((comp) & dm->rf_table.rf_dbg_comp) { \ + RT_DEBUG(COMP_PHYDM, DBG_DMESG, "[RF] " fmt, ##args); \ + } \ + } while (0) + +#else +#define RF_DBG(dm, comp, fmt, args...) \ + do { \ + struct dm_struct *__dm = dm; \ + if ((comp) & __dm->rf_table.rf_dbg_comp) { \ + RT_TRACE(((struct rtl_priv *)__dm->adapter), \ + COMP_PHYDM, DBG_DMESG, "[RF] " fmt, ##args); \ + } \ + } while (0) +#endif + +#else /*#if DBG*/ + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +static __inline void RF_DBG(struct dm_struct *dm, int comp, char *fmt, ...) +{ +#if 0 + RT_STATUS rt_status; + va_list args; + char buf[128] = {0};/*PRINT_MAX_SIZE*/ + + if ((comp & dm->rf_table.rf_dbg_comp) == 0) + return; + + if (NULL != fmt) { + va_start(args, fmt); + rt_status = (RT_STATUS)RtlStringCbVPrintfA(buf, sizeof(buf), fmt, args); + va_end(args); + if (rt_status == RT_STATUS_SUCCESS) { + halrf_rt_trace(buf); + } + } +#endif +} +#else +#define RF_DBG(dm, comp, fmt, args...) +#endif + +#endif /*#if DBG*/ + +/*@============================================================*/ +/*@ enumeration */ +/*@============================================================*/ + +/*@============================================================*/ +/*@ structure */ +/*@============================================================*/ + +/*@============================================================*/ +/*@ function prototype */ +/*@============================================================*/ + +void halrf_cmd_parser(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len, u32 input_num); + +void halrf_init_debug_setting(void *dm_void); + +#endif /*__HALRF_H__*/ diff --git a/hal/phydm/halrf/halrf_dpk.h b/hal/phydm/halrf/halrf_dpk.h new file mode 100644 index 0000000..44e15ab --- /dev/null +++ b/hal/phydm/halrf/halrf_dpk.h @@ -0,0 +1,150 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_DPK_H__ +#define __HALRF_DPK_H__ + +/*@--------------------------Define Parameters-------------------------------*/ +#define GAIN_LOSS 1 +#define DO_DPK 2 +#define DPK_ON 3 +#define GAIN_LOSS_PULSE 4 +#define DPK_PAS 5 +#define DPK_LMS 6 +#define DPK_LOK 4 +#define DPK_TXK 5 +#define DAGC 4 +#define LOSS_CHK 0 +#define GAIN_CHK 1 +#define PAS_READ 2 +#define AVG_THERMAL_NUM 8 +#define AVG_THERMAL_NUM_DPK 8 +#define THERMAL_DPK_AVG_NUM 4 + +/*define RF path numer*/ +#if (RTL8198F_SUPPORT == 1 || RTL8814B_SUPPORT == 1) +#define KPATH 4 +#elif (RTL8192F_SUPPORT == 1 || RTL8197F_SUPPORT == 1 ||RTL8197G_SUPPORT == 1 ||\ + RTL8822C_SUPPORT == 1 || RTL8812F_SUPPORT == 1) +#define KPATH 2 +#else +#define KPATH 1 +#endif + +#if (RTL8814B_SUPPORT == 1 || RTL8721D_SUPPORT == 1) +#define GROUP_5G 6 +#elif (RTL8195B_SUPPORT == 1) +#define GROUP_5G 13 +#endif + +/*@---------------------------End Define Parameters---------------------------*/ + +struct dm_dpk_info { + + boolean is_dpk_enable; + boolean is_dpk_pwr_on; + boolean is_dpk_by_channel; + boolean is_tssi_mode; + u8 dpk_status; /*bit[0]:reload;bit[1]:cal;bit[2]:cal_ok*/ + u16 dpk_path_ok; + /*@BIT(15)~BIT(12) : 5G reserved, BIT(11)~BIT(8) 5G_S3~5G_S0*/ + /*@BIT(7)~BIT(4) : 2G reserved, BIT(3)~BIT(0) 2G_S3~2G_S0*/ + u8 thermal_dpk[KPATH]; /*path*/ + u8 thermal_dpk_avg[KPATH][AVG_THERMAL_NUM_DPK]; /*path*/ + u8 pre_pwsf[KPATH]; + u8 thermal_dpk_avg_index; + u32 gnt_control; + u32 gnt_value; + u8 dpk_ch; + u8 dpk_band; + u8 dpk_bw; + u32 dpk_rf18[2]; + u32 dpk_cal_cnt; + u32 dpk_ok_cnt; + u32 dpk_reload_cnt; + +#if (RTL8822C_SUPPORT == 1 || RTL8812F_SUPPORT == 1 || RTL8197G_SUPPORT == 1) + u16 dc_i[2]; /*MDPD DC I path*/ + u16 dc_q[2]; /*MDPD DC Q path*/ + u8 corr_val[2]; /*Corr value path*/ + u8 corr_idx[2]; /*Corr index path*/ +#endif + +#if (RTL8822C_SUPPORT == 1 || RTL8812F_SUPPORT == 1) + u8 result[2]; /*path*/ + u8 dpk_txagc[2]; /*path*/ + u32 coef[2][20]; /*path/MDPD coefficient*/ + u16 dpk_gs[2]; /*MDPD coef gs*/ + u8 thermal_dpk_delta[2]; /*path*/ +#endif + +#if (RTL8198F_SUPPORT == 1 || RTL8192F_SUPPORT == 1 || RTL8197F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8197G_SUPPORT == 1) + /*2G DPK data*/ + u8 dpk_result[KPATH][3]; /*path/group*/ + u8 pwsf_2g[KPATH][3]; /*path/group*/ + u32 lut_2g_even[KPATH][3][64]; /*path/group/LUT data*/ + u32 lut_2g_odd[KPATH][3][64]; /*path/group/LUT data*/ + s16 tmp_pas_i[32]; /*PAScan I data*/ + s16 tmp_pas_q[32]; /*PAScan Q data*/ +#endif + +#if (RTL8814B_SUPPORT == 1) + /*5G DPK data*/ + u8 dpk_5g_result[KPATH][GROUP_5G]; /*path/group*/ + u8 pwsf_5g[KPATH][GROUP_5G]; /*path/group*/ + u32 lut_5g[KPATH][GROUP_5G][64]; /*path/group/LUT data*/ + u32 lut_2g[KPATH][3][64]; /*path/group/LUT data*/ + u8 rxbb[4]; /*path/group*/ + u8 txbb[4]; /*path/group*/ + u8 tx_gain; +#endif + +#if (RTL8195B_SUPPORT == 1 || RTL8721D_SUPPORT == 1) + u8 dpk_txagc; + /*2G DPK data*/ + u8 dpk_2g_result[KPATH][3]; /*path/group*/ + u8 pwsf_2g[KPATH][3]; /*path/group*/ + u32 lut_2g_even[KPATH][3][16]; /*path/group/LUT data*/ + u32 lut_2g_odd[KPATH][3][16]; /*path/group/LUT data*/ + /*5G DPK data*/ + u8 dpk_5g_result[KPATH][GROUP_5G]; /*path/group*/ + u8 pwsf_5g[KPATH][GROUP_5G]; /*path/group*/ + u32 lut_5g_even[KPATH][GROUP_5G][16]; /*path/group/LUT data*/ + u32 lut_5g_odd[KPATH][GROUP_5G][16]; /*path/group/LUT data*/ +#endif +}; + +#if (RTL8822C_SUPPORT == 1) +struct dm_dpk_c2h_report { + u8 result[2]; /*ch0_result/ch1_result*/ + u8 therm[2][2]; /*therm0_s0/therm0_s1/therm1_s0/therm1_s1*/ + u8 therm_delta[2][2]; /*therm_delta0_s0/therm_delta0_s1/therm_delta1_s0/therm_delta1_s1*/ + u32 dpk_rf18[2]; /*dpk_ch0/dpk_ch1*/ + u8 dpk_status; /*dpk_status*/ +}; +#endif + +#endif /*__HALRF_DPK_H__*/ diff --git a/hal/phydm/halrf/halrf_features.h b/hal/phydm/halrf/halrf_features.h new file mode 100644 index 0000000..da97614 --- /dev/null +++ b/hal/phydm/halrf/halrf_features.h @@ -0,0 +1,43 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_FEATURES_H__ +#define __HALRF_FEATURES_H__ + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +#define CONFIG_HALRF_POWERTRACKING 1 + +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + +#define CONFIG_HALRF_POWERTRACKING 1 + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + +#define CONFIG_HALRF_POWERTRACKING 1 + +#endif + +#endif /*#ifndef __HALRF_FEATURES_H__*/ diff --git a/hal/phydm/halrf/halrf_iqk.h b/hal/phydm/halrf/halrf_iqk.h new file mode 100644 index 0000000..eb6579e --- /dev/null +++ b/hal/phydm/halrf/halrf_iqk.h @@ -0,0 +1,151 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_IQK_H__ +#define __HALRF_IQK_H__ + +/*@--------------------------Define Parameters-------------------------------*/ +#define LOK_delay 1 +#define WBIQK_delay 10 +#define TX_IQK 0 +#define RX_IQK 1 +#define TXIQK 0 +#define RXIQK1 1 +#define RXIQK2 2 +#define kcount_limit_80m 2 +#define kcount_limit_others 4 +#define rxiqk_gs_limit 6 +#define TXWBIQK_EN 1 +#define RXWBIQK_EN 1 +#if (RTL8814A_SUPPORT == 1 || RTL8198F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT) +#define NUM 4 +#elif (RTL8822B_SUPPORT == 1 || RTL8822C_SUPPORT == 1 ||\ + RTL8812F_SUPPORT == 1 || RTL8197G_SUPPORT == 1) +#define NUM 2 +#else +#define NUM 1 +#endif + +/*@-----------------------End Define Parameters-----------------------*/ + +struct dm_dack_info { + boolean dack_en; + u16 msbk_d[2][2][15]; + u8 dck_d[2][2][2]; + u16 biask_d[2][2]; +}; + +struct dm_iqk_info { + boolean lok_fail[NUM]; + boolean iqk_fail[2][NUM]; + u32 iqc_matrix[2][NUM]; + u8 iqk_times; + u32 rf_reg18; + u32 rf_reg08; + u32 lna_idx; + u8 iqk_step; + u8 rxiqk_step; + u8 tmp1bcc; + u8 txgain; + u32 txgain56; + u8 kcount; + u8 rfk_ing; /*bit0:IQKing, bit1:LCKing, bit2:DPKing*/ + boolean rfk_forbidden; + u8 rxbb; + u32 rf_reg58; + boolean segment_iqk; + boolean is_tssi_mode; + u8 iqk_band; + u8 iqk_ch; + u8 iqk_bw; +#if (RTL8814A_SUPPORT == 1 || RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 ||\ + RTL8195B_SUPPORT == 1 || RTL8198F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1 ||\ + RTL8812F_SUPPORT == 1 || RTL8197G_SUPPORT == 1 ||\ + RTL8710C_SUPPORT == 1 || RTL8723F_SUPPORT == 1) + u32 iqk_channel[2]; + boolean iqk_fail_report[2][NUM][2]; /*channel/path/TRX(TX:0, RX:1) */ + /*channel / path / TRX(TX:0, RX:1) / CFIR_real*/ + /*channel index = 2 is just for debug*/ +#if (RTL8814B_SUPPORT == 1) + u16 iqk_cfir_real[3][NUM][2][19]; + u16 iqk_cfir_imag[3][NUM][2][19]; +#elif (RTL8812F_SUPPORT == 1 || RTL8822C_SUPPORT == 1 ) + u16 iqk_cfir_real[3][2][2][17]; + /*channel / path / TRX(TX:0, RX:1) / CFIR_imag*/ + /*channel index = 2 is just for debug*/ + u16 iqk_cfir_imag[3][2][2][17]; + /*times/path*/ +#elif (RTL8195B_SUPPORT == 1) + u32 iqk_cfir_real[3][NUM][2][9]; + u32 iqk_cfir_imag[3][NUM][2][9]; + /*channel / path / TRX(TX:0, RX:1) / CFIR_imag*/ + /*channel index = 2 is just for debug*/ +#else + u32 iqk_cfir_real[3][NUM][2][8]; + /*channel / path / TRX(TX:0, RX:1) / CFIR_imag*/ + /*channel index = 2 is just for debug*/ + u32 iqk_cfir_imag[3][NUM][2][8]; +#endif + +#if (RTL8812F_SUPPORT == 1 || RTL8822C_SUPPORT == 1 ) + u32 rx_cfir_real[2][2][17]; + u32 rx_cfir_imag[2][2][17]; + u32 rx_cfir[2][2]; +#endif + u8 retry_count[2][NUM][3]; /* channel / path / (TXK:0, RXK1:1, RXK2:2) */ + u8 gs_retry_count[2][NUM][2]; /* channel / path / (GSRXK1:0, GSRXK2:1) */ + /* channel / path 0:SRXK1 fail, 1:RXK1 fail 2:RXK2 fail */ + u8 rxiqk_fail_code[2][NUM]; + u32 lok_idac[2][NUM]; /*channel / path*/ + u16 rxiqk_agc[2][NUM]; /*channel / path*/ + u32 bypass_iqk[2][NUM]; /*channel / 0xc94/0xe94*/ + u32 txgap_result[8]; /*txagpK result */ + u32 tmp_gntwl; + boolean is_btg; + boolean isbnd; + boolean is_reload; + boolean is_hwtx; + boolean xym_read; + boolean trximr_enable; +#if (RTL8822B_SUPPORT == 1 || RTL8821C_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8822C_SUPPORT == 1) + u32 rx_xym[2][10]; + u32 tx_xym[2][10]; + u32 gs1_xym[2][6]; + u32 gs2_xym[2][6]; + u32 rxk1_xym[2][6]; + u32 nbtxk_1b38[2]; + u32 nbrxk_1b3c[2]; +#endif +#if (RTL8710C_SUPPORT == 1 || RTL8197G_SUPPORT == 1 ) + u32 txxy[2][2]; + u32 rxxy[2][2]; +#endif +#endif +}; + +#endif /*__HALRF_IQK_H__*/ diff --git a/hal/phydm/halrf/halrf_kfree.c b/hal/phydm/halrf/halrf_kfree.c new file mode 100644 index 0000000..bb18026 --- /dev/null +++ b/hal/phydm/halrf/halrf_kfree.c @@ -0,0 +1,3705 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@============================================================*/ +/*@include files*/ +/*@============================================================*/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +/*@ Add for KFree Feature Requested by RF David.*/ +/*@This is a phydm API*/ + +void phydm_set_kfree_to_rf_8814a(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + boolean is_odd; + u32 tx_gain_bitmask = (BIT(17) | BIT(16) | BIT(15)); + + if ((data % 2) != 0) { /*odd->positive*/ + data = data - 1; + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), 1); + is_odd = true; + } else { /*even->negative*/ + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), 0); + is_odd = false; + } + RF_DBG(dm, DBG_RF_MP, "phy_ConfigKFree8814A(): RF_0x55[19]= %d\n", + is_odd); + switch (data) { + case 0: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 0); + cali_info->kfree_offset[e_rf_path] = 0; + break; + case 2: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 0); + cali_info->kfree_offset[e_rf_path] = 0; + break; + case 4: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 1); + cali_info->kfree_offset[e_rf_path] = 1; + break; + case 6: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 1); + cali_info->kfree_offset[e_rf_path] = 1; + break; + case 8: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 2); + cali_info->kfree_offset[e_rf_path] = 2; + break; + case 10: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 2); + cali_info->kfree_offset[e_rf_path] = 2; + break; + case 12: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 3); + cali_info->kfree_offset[e_rf_path] = 3; + break; + case 14: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 3); + cali_info->kfree_offset[e_rf_path] = 3; + break; + case 16: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 4); + cali_info->kfree_offset[e_rf_path] = 4; + break; + case 18: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 4); + cali_info->kfree_offset[e_rf_path] = 4; + break; + case 20: + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(14), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, tx_gain_bitmask, 5); + cali_info->kfree_offset[e_rf_path] = 5; + break; + + default: + break; + } + + if (!is_odd) { + /*that means Kfree offset is negative, we need to record it.*/ + cali_info->kfree_offset[e_rf_path] = + (-1) * cali_info->kfree_offset[e_rf_path]; + RF_DBG(dm, DBG_RF_MP, + "phy_ConfigKFree8814A(): kfree_offset = %d\n", + cali_info->kfree_offset[e_rf_path]); + } else { + RF_DBG(dm, DBG_RF_MP, + "phy_ConfigKFree8814A(): kfree_offset = %d\n", + cali_info->kfree_offset[e_rf_path]); + } +} + +void phydm_get_thermal_trim_offset_8821c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_OFFSET_21C, &pg_therm, false); + + if (pg_therm != 0xff) { + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->thermal = (-1 * (pg_therm >> 1)); + else + power_trim_info->thermal = (pg_therm >> 1); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8821c thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8821c thermal:%d\n", + power_trim_info->thermal); +} + +void phydm_get_power_trim_offset_8821c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0xff, i; + + odm_efuse_one_byte_read(dm, PPG_2G_TXAB_21C, &pg_power, false); + + if (pg_power != 0xff) { + power_trim_info->bb_gain[0][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_21C, &pg_power, false); + power_trim_info->bb_gain[1][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_21C, &pg_power, false); + power_trim_info->bb_gain[2][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_21C, &pg_power, false); + power_trim_info->bb_gain[3][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GM2_TXA_21C, &pg_power, false); + power_trim_info->bb_gain[4][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GH1_TXA_21C, &pg_power, false); + power_trim_info->bb_gain[5][0] = pg_power; + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | + KFREE_FLAG_ON_2G | KFREE_FLAG_ON_5G; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8821c power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8821c pwr_trim->bb_gain[%d][0]=0x%X\n", + i, power_trim_info->bb_gain[i][0]); + } +} + +void phydm_set_kfree_to_rf_8821c(void *dm_void, u8 e_rf_path, boolean wlg_btg, + u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 wlg, btg; + u32 gain_bmask = (BIT(18) | BIT(17) | BIT(16) | BIT(15) | BIT(14)); + u32 s_gain_bmask = (BIT(19) | BIT(18) | BIT(17) | + BIT(16) | BIT(15) | BIT(14)); + + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(0), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(5), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(6), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x65, BIT(6), 1); + + if (wlg_btg) { + wlg = data & 0xf; + btg = (data & 0xf0) >> 4; + + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), (wlg & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, gain_bmask, (wlg >> 1)); + + odm_set_rf_reg(dm, e_rf_path, RF_0x65, BIT(19), (btg & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x65, gain_bmask, (btg >> 1)); + } else { + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), data & BIT(0)); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, gain_bmask, + ((data & 0x1f) >> 1)); + } + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8821c 0x55[19:14]=0x%X 0x65[19:14]=0x%X\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x55, s_gain_bmask), + odm_get_rf_reg(dm, e_rf_path, RF_0x65, s_gain_bmask)); +} + +void phydm_clear_kfree_to_rf_8821c(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 gain_bmask = (BIT(18) | BIT(17) | BIT(16) | BIT(15) | BIT(14)); + u32 s_gain_bmask = (BIT(19) | BIT(18) | BIT(17) | + BIT(16) | BIT(15) | BIT(14)); + + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(0), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(5), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(6), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x65, BIT(6), 1); + + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), (data & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, gain_bmask, (data >> 1)); + + odm_set_rf_reg(dm, e_rf_path, RF_0x65, BIT(19), (data & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x65, gain_bmask, (data >> 1)); + + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(0), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(5), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(6), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x65, BIT(6), 0); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8821c 0x55[19:14]=0x%X 0x65[19:14]=0x%X\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x55, s_gain_bmask), + odm_get_rf_reg(dm, e_rf_path, RF_0x65, s_gain_bmask)); +} + +void phydm_get_thermal_trim_offset_8822b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_OFFSET_22B, &pg_therm, false); + + if (pg_therm != 0xff) { + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->thermal = (-1 * (pg_therm >> 1)); + else + power_trim_info->thermal = (pg_therm >> 1); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822b thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822b thermal:%d\n", + power_trim_info->thermal); +} + +void phydm_get_power_trim_offset_8822b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0xff, i, j; + + odm_efuse_one_byte_read(dm, PPG_2G_TXAB_22B, &pg_power, false); + + if (pg_power != 0xff) { + /*Path A*/ + odm_efuse_one_byte_read(dm, PPG_2G_TXAB_22B, &pg_power, false); + power_trim_info->bb_gain[0][0] = (pg_power & 0xf); + + /*Path B*/ + odm_efuse_one_byte_read(dm, PPG_2G_TXAB_22B, &pg_power, false); + power_trim_info->bb_gain[0][1] = ((pg_power & 0xf0) >> 4); + + power_trim_info->flag |= KFREE_FLAG_ON_2G; + power_trim_info->flag |= KFREE_FLAG_ON; + } + + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_22B, &pg_power, false); + + if (pg_power != 0xff) { + /*Path A*/ + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_22B, &pg_power, false); + power_trim_info->bb_gain[1][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_22B, &pg_power, false); + power_trim_info->bb_gain[2][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_22B, &pg_power, false); + power_trim_info->bb_gain[3][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GM2_TXA_22B, &pg_power, false); + power_trim_info->bb_gain[4][0] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GH1_TXA_22B, &pg_power, false); + power_trim_info->bb_gain[5][0] = pg_power; + + /*Path B*/ + odm_efuse_one_byte_read(dm, PPG_5GL1_TXB_22B, &pg_power, false); + power_trim_info->bb_gain[1][1] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GL2_TXB_22B, &pg_power, false); + power_trim_info->bb_gain[2][1] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GM1_TXB_22B, &pg_power, false); + power_trim_info->bb_gain[3][1] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GM2_TXB_22B, &pg_power, false); + power_trim_info->bb_gain[4][1] = pg_power; + odm_efuse_one_byte_read(dm, PPG_5GH1_TXB_22B, &pg_power, false); + power_trim_info->bb_gain[5][1] = pg_power; + + power_trim_info->flag |= KFREE_FLAG_ON_5G; + power_trim_info->flag |= KFREE_FLAG_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822b power trim flag:0x%02x\n", + power_trim_info->flag); + + if (!(power_trim_info->flag & KFREE_FLAG_ON)) + return; + + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < 2; j++) + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822b PwrTrim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } +} + +void phydm_set_pa_bias_to_rf_8822b(void *dm_void, u8 e_rf_path, s8 tx_pa_bias) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 rf_reg_51 = 0, rf_reg_52 = 0, rf_reg_3f = 0; + u32 tx_pa_bias_bmask = (BIT(12) | BIT(11) | BIT(10) | BIT(9)); + + rf_reg_51 = odm_get_rf_reg(dm, e_rf_path, RF_0x51, RFREGOFFSETMASK); + rf_reg_52 = odm_get_rf_reg(dm, e_rf_path, RF_0x52, RFREGOFFSETMASK); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822b 2g rf(0x51)=0x%X rf(0x52)=0x%X path=%d\n", + rf_reg_51, rf_reg_52, e_rf_path); + +#if 0 + /*rf3f => rf52[19:17] = rf3f[2:0] rf52[16:15] = rf3f[4:3] rf52[3:0] = rf3f[8:5]*/ + /*rf3f => rf51[6:3] = rf3f[12:9] rf52[13] = rf3f[13]*/ +#endif + rf_reg_3f = ((rf_reg_52 & 0xe0000) >> 17) | + (((rf_reg_52 & 0x18000) >> 15) << 3) | + ((rf_reg_52 & 0xf) << 5) | + (((rf_reg_51 & 0x78) >> 3) << 9) | + (((rf_reg_52 & 0x2000) >> 13) << 13); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822b 2g original pa_bias=%d rf_reg_3f=0x%X path=%d\n", + tx_pa_bias, rf_reg_3f, e_rf_path); + + tx_pa_bias = (s8)((rf_reg_3f & tx_pa_bias_bmask) >> 9) + tx_pa_bias; + + if (tx_pa_bias < 0) + tx_pa_bias = 0; + else if (tx_pa_bias > 7) + tx_pa_bias = 7; + + rf_reg_3f = ((rf_reg_3f & 0xfe1ff) | (tx_pa_bias << 9)); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822b 2g 0x%X 0x%X pa_bias=%d rfreg_3f=0x%X path=%d\n", + PPG_PABIAS_2GA_22B, PPG_PABIAS_2GB_22B, + tx_pa_bias, rf_reg_3f, e_rf_path); + + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(10), 0x1); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x0); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, BIT(0), 0x1); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, BIT(1), 0x1); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, (BIT(1) | BIT(0)), 0x3); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(10), 0x0); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822b 2g tx pa bias rf_0x3f(0x%X) path=%d\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x3f, + (BIT(12) | BIT(11) | BIT(10) | BIT(9))), + e_rf_path); +} + +void phydm_get_pa_bias_offset_8822b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_pa_bias = 0xff, e_rf_path = 0; + s8 tx_pa_bias[2] = {0}; + + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_22B, &pg_pa_bias, false); + + if (pg_pa_bias != 0xff) { + /*paht a*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_22B, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + if ((pg_pa_bias & BIT(0)) == 0) + tx_pa_bias[0] = (-1 * (pg_pa_bias >> 1)); + else + tx_pa_bias[0] = (pg_pa_bias >> 1); + + /*paht b*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GB_22B, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + if ((pg_pa_bias & BIT(0)) == 0) + tx_pa_bias[1] = (-1 * (pg_pa_bias >> 1)); + else + tx_pa_bias[1] = (pg_pa_bias >> 1); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822b 2g PathA_pa_bias:%d PathB_pa_bias:%d\n", + tx_pa_bias[0], tx_pa_bias[1]); + + for (e_rf_path = RF_PATH_A; e_rf_path < 2; e_rf_path++) + phydm_set_pa_bias_to_rf_8822b(dm, e_rf_path, + tx_pa_bias[e_rf_path]); + + power_trim_info->pa_bias_flag |= PA_BIAS_FLAG_ON; + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822b 2g tx pa bias no pg\n"); + } +} + +void phydm_set_kfree_to_rf_8822b(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 gain_bmask = (BIT(18) | BIT(17) | BIT(16) | BIT(15) | BIT(14)); + + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(0), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(4), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x65, MASKLWORD, 0x9000); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(5), 1); + + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), (data & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, gain_bmask, + ((data & 0x1f) >> 1)); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822b 0x55[19:14]=0x%X path=%d\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x55, + (BIT(19) | BIT(18) | BIT(17) | BIT(16) | + BIT(15) | BIT(14))), e_rf_path); +} + +void phydm_clear_kfree_to_rf_8822b(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 gain_bmask = (BIT(18) | BIT(17) | BIT(16) | BIT(15) | BIT(14)); + + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(0), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(4), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x65, MASKLWORD, 0x9000); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(5), 1); + + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), (data & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, gain_bmask, + ((data & 0x1f) >> 1)); + + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(0), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0xde, BIT(4), 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x65, MASKLWORD, 0x9000); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(5), 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(7), 0); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822b clear power trim 0x55[19:14]=0x%X path=%d\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x55, + (BIT(19) | BIT(18) | BIT(17) | BIT(16) | + BIT(15) | BIT(14))), e_rf_path); +} + +void phydm_get_thermal_trim_offset_8710b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff; + + odm_efuse_one_byte_read(dm, 0x0EF, &pg_therm, false); + + if (pg_therm != 0xff) { + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->thermal = (-1 * (pg_therm >> 1)); + else + power_trim_info->thermal = (pg_therm >> 1); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710b thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710b thermal:%d\n", + power_trim_info->thermal); +} + +void phydm_get_power_trim_offset_8710b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0xff; + + odm_efuse_one_byte_read(dm, 0xEE, &pg_power, false); + + if (pg_power != 0xff) { + /*Path A*/ + odm_efuse_one_byte_read(dm, 0xEE, &pg_power, false); + power_trim_info->bb_gain[0][0] = (pg_power & 0xf); + + power_trim_info->flag |= KFREE_FLAG_ON_2G; + power_trim_info->flag |= KFREE_FLAG_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710b power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8710b power_trim_data->bb_gain[0][0]=0x%X\n", + power_trim_info->bb_gain[0][0]); +} + +void phydm_set_kfree_to_rf_8710b(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 gain_bmask = (BIT(18) | BIT(17) | BIT(16) | BIT(15)); + + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), (data & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, gain_bmask, ((data & 0xf) >> 1)); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710b 0x55[19:14]=0x%X path=%d\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x55, + (BIT(19) | BIT(18) | BIT(17) | BIT(16) | + BIT(15) | BIT(14))), e_rf_path); +} + +void phydm_clear_kfree_to_rf_8710b(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 gain_bmask = (BIT(18) | BIT(17) | BIT(16) | BIT(15) | BIT(14)); + + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), (data & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, gain_bmask, + ((data & 0x1f) >> 1)); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8710b clear power trim 0x55[19:14]=0x%X path=%d\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x55, + (BIT(19) | BIT(18) | BIT(17) | BIT(16) | + BIT(15) | BIT(14))), e_rf_path); +} + +void phydm_get_thermal_trim_offset_8192f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff; + + odm_efuse_one_byte_read(dm, 0x1EF, &pg_therm, false); + + if (pg_therm != 0xff) { + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->thermal = (-1 * (pg_therm >> 1)); + else + power_trim_info->thermal = (pg_therm >> 1); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8192f thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8192f thermal:%d\n", + power_trim_info->thermal); +} + +void phydm_get_power_trim_offset_8192f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power1 = 0xff, pg_power2 = 0xff, pg_power3 = 0xff, i, j; + + odm_efuse_one_byte_read(dm, 0x1EE, &pg_power1, false); /*CH4-9*/ + + if (pg_power1 != 0xff) { + /*Path A*/ + odm_efuse_one_byte_read(dm, 0x1EE, &pg_power1, false); + power_trim_info->bb_gain[1][0] = (pg_power1 & 0xf); + /*Path B*/ + odm_efuse_one_byte_read(dm, 0x1EE, &pg_power1, false); + power_trim_info->bb_gain[1][1] = ((pg_power1 & 0xf0) >> 4); + + power_trim_info->flag |= KFREE_FLAG_ON_2G; + power_trim_info->flag |= KFREE_FLAG_ON; + } + + odm_efuse_one_byte_read(dm, 0x1EC, &pg_power2, false); /*CH1-3*/ + + if (pg_power2 != 0xff) { + /*Path A*/ + odm_efuse_one_byte_read(dm, 0x1EC, &pg_power2, false); + power_trim_info->bb_gain[0][0] = (pg_power2 & 0xf); + /*Path B*/ + odm_efuse_one_byte_read(dm, 0x1EC, &pg_power2, false); + power_trim_info->bb_gain[0][1] = ((pg_power2 & 0xf0) >> 4); + + power_trim_info->flag |= KFREE_FLAG_ON_2G; + power_trim_info->flag |= KFREE_FLAG_ON; + } else { + power_trim_info->bb_gain[0][0] = (pg_power1 & 0xf); + power_trim_info->bb_gain[0][1] = ((pg_power1 & 0xf0) >> 4); + } + + odm_efuse_one_byte_read(dm, 0x1EA, &pg_power3, false); /*CH10-14*/ + + if (pg_power3 != 0xff) { + /*Path A*/ + odm_efuse_one_byte_read(dm, 0x1EA, &pg_power3, false); + power_trim_info->bb_gain[2][0] = (pg_power3 & 0xf); + /*Path B*/ + odm_efuse_one_byte_read(dm, 0x1EA, &pg_power3, false); + power_trim_info->bb_gain[2][1] = ((pg_power3 & 0xf0) >> 4); + + power_trim_info->flag |= KFREE_FLAG_ON_2G; + power_trim_info->flag |= KFREE_FLAG_ON; + } else { + power_trim_info->bb_gain[2][0] = (pg_power1 & 0xf); + power_trim_info->bb_gain[2][1] = ((pg_power1 & 0xf0) >> 4); + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8192F power trim flag:0x%02x\n", + power_trim_info->flag); + + if (!(power_trim_info->flag & KFREE_FLAG_ON)) + return; + + for (i = 0; i < KFREE_CH_NUM; i++) { + for (j = 0; j < 2; j++) + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8192F PwrTrim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } +} + +void phydm_set_kfree_to_rf_8192f(void *dm_void, u8 e_rf_path, u8 channel_idx, + u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*power_trim based on 55[19:14]*/ + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(5), 1); + /*enable 55[14] for 0.5db step*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xf5, BIT(18), 1); + /*enter power_trim debug mode*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xdf, BIT(7), 1); + /*write enable*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(7), 1); + + if (e_rf_path == 0) { + if (channel_idx == 0) { + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 0); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 1); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + + } else if (channel_idx == 1) { + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 2); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 3); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + } else if (channel_idx == 2) { + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 4); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 5); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + } + } else if (e_rf_path == 1) { + if (channel_idx == 0) { + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 0); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 1); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + } else if (channel_idx == 1) { + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 2); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 3); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + } else if (channel_idx == 2) { + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 4); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 5); + odm_set_rf_reg(dm, e_rf_path, 0x33, 0x3F, data); + } + } + + /*leave power_trim debug mode*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xdf, BIT(7), 0); + /*write disable*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(7), 0); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8192F 0x55[19:14]=0x%X path=%d channel=%d\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x55, + (BIT(19) | BIT(18) | BIT(17) | BIT(16) | + BIT(15) | BIT(14))), e_rf_path, channel_idx); +} + +#if 0 +/* +void phydm_clear_kfree_to_rf_8192f(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(19), (data & BIT(0))); + odm_set_rf_reg(dm, e_rf_path, RF_0x55, (BIT(18) | BIT(17) | BIT(16) | BIT(15) | BIT(14)), ((data & 0x1f) >> 1)); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8192F clear power trim 0x55[19:14]=0x%X path=%d\n", + odm_get_rf_reg(dm, e_rf_path, RF_0x55, (BIT(19) | BIT(18) | BIT(17) | BIT(16) | BIT(15) | BIT(14))), + e_rf_path + ); +} +*/ +#endif + +void phydm_get_thermal_trim_offset_8198f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_OFFSET_98F, &pg_therm, false); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f efuse thermal trim 0x%X=0x%X\n", + PPG_THERMAL_OFFSET_98F, pg_therm); + + if (pg_therm != 0) { + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->thermal = (-1 * (pg_therm >> 1)); + else + power_trim_info->thermal = (pg_therm >> 1); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f thermal:%d\n", + power_trim_info->thermal); +} + +void phydm_get_power_trim_offset_8198f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j; + u8 power_trim[6] = {0}; + + odm_efuse_one_byte_read(dm, PPG_2GL_TXAB_98F, &power_trim[0], false); + odm_efuse_one_byte_read(dm, PPG_2GL_TXCD_98F, &power_trim[1], false); + odm_efuse_one_byte_read(dm, PPG_2GM_TXAB_98F, &power_trim[2], false); + odm_efuse_one_byte_read(dm, PPG_2GM_TXCD_98F, &power_trim[3], false); + odm_efuse_one_byte_read(dm, PPG_2GH_TXAB_98F, &power_trim[4], false); + odm_efuse_one_byte_read(dm, PPG_2GH_TXCD_98F, &power_trim[5], false); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f efuse Power Trim 0x%X=0x%X 0x%X=0x%X 0x%X=0x%X 0x%X=0x%X 0x%X=0x%X 0x%X=0x%X\n", + PPG_2GL_TXAB_98F, power_trim[0], + PPG_2GL_TXCD_98F, power_trim[1], + PPG_2GM_TXAB_98F, power_trim[2], + PPG_2GM_TXCD_98F, power_trim[3], + PPG_2GH_TXAB_98F, power_trim[4], + PPG_2GH_TXCD_98F, power_trim[5] + ); + + j = 0; + for (i = 0; i < 6; i++) { + if (power_trim[i] == 0x0) + j++; + } + + if (j == 6) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f Power Trim no pg\n"); + } else { + power_trim_info->bb_gain[0][0] = power_trim[0] & 0xf; + power_trim_info->bb_gain[0][1] = (power_trim[0] & 0xf0) >> 4; + + power_trim_info->bb_gain[0][2] = power_trim[1] & 0xf; + power_trim_info->bb_gain[0][3] = (power_trim[1] & 0xf0) >> 4; + + power_trim_info->bb_gain[1][0] = power_trim[2] & 0xf; + power_trim_info->bb_gain[1][1] = (power_trim[2] & 0xf0) >> 4; + + power_trim_info->bb_gain[1][2] = power_trim[3] & 0xf; + power_trim_info->bb_gain[1][3] = (power_trim[3] & 0xf0) >> 4; + + power_trim_info->bb_gain[2][0] = power_trim[4] & 0xf; + power_trim_info->bb_gain[2][1] = (power_trim[4] & 0xf0) >> 4; + + power_trim_info->bb_gain[2][2] = power_trim[5] & 0xf; + power_trim_info->bb_gain[2][3] = (power_trim[5] & 0xf0) >> 4; + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | KFREE_FLAG_ON_2G; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < MAX_RF_PATH; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8198f pwr_trim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } + } + } +} + +void phydm_get_pa_bias_offset_8198f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j; + u8 pa_bias[2] = {0}; + u8 tx_pa_bias[4] = {0}; + + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GAB_98F, &pa_bias[0], false); + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GCD_98F, &pa_bias[1], false); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f efuse Tx PA Bias 0x%X=0x%X 0x%X=0x%X\n", + PPG_PABIAS_2GAB_98F, pa_bias[0], PPG_PABIAS_2GCD_98F, pa_bias[1]); + + j = 0; + for (i = 0; i < 2; i++) { + if (pa_bias[i] == 0x0) + j++; + } + + if (j == 2) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f Tx PA Bias no pg\n"); + } else { + /*paht ab*/ + tx_pa_bias[0] = pa_bias[0] & 0xf; + tx_pa_bias[1] = ((pa_bias[0] & 0xf0) >> 4); + + /*paht cd*/ + tx_pa_bias[2] = pa_bias[1] & 0xf; + tx_pa_bias[3] = ((pa_bias[1] & 0xf0) >> 4); + + for (i = RF_PATH_A; i < 4; i++) { + if ((tx_pa_bias[i] & 0x1) == 1) + tx_pa_bias[i] = tx_pa_bias[i] & 0xe; + else + tx_pa_bias[i] = tx_pa_bias[i] | 0x1; + } + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8198f PathA_pa_bias:0x%x PathB_pa_bias:0x%x\n", + tx_pa_bias[0], tx_pa_bias[1]); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8198f PathC_pa_bias:0x%x PathD_pa_bias:0x%x\n", + tx_pa_bias[2], tx_pa_bias[3]); + + for (i = RF_PATH_A; i < 4; i++) + odm_set_rf_reg(dm, i, 0x60, 0x0000f000, tx_pa_bias[i]); + + power_trim_info->pa_bias_flag |= PA_BIAS_FLAG_ON; + } +} + +void phydm_get_set_lna_offset_8198f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j; + u8 lna_trim[4] = {0}; + u8 cg[4] = {0}, cs[4] = {0}; + u32 rf_reg; + + odm_efuse_one_byte_read(dm, PPG_LNA_2GA_98F, &lna_trim[0], false); + odm_efuse_one_byte_read(dm, PPG_LNA_2GB_98F, &lna_trim[1], false); + odm_efuse_one_byte_read(dm, PPG_LNA_2GC_98F, &lna_trim[2], false); + odm_efuse_one_byte_read(dm, PPG_LNA_2GD_98F, &lna_trim[3], false); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f efuse LNA Trim 0x%X=0x%X 0x%X=0x%X 0x%X=0x%X 0x%X=0x%X\n", + PPG_LNA_2GA_98F, lna_trim[0], + PPG_LNA_2GB_98F, lna_trim[1], + PPG_LNA_2GC_98F, lna_trim[2], + PPG_LNA_2GD_98F, lna_trim[3] + ); + + j = 0; + for (i = 0; i < 4; i++) { + if (lna_trim[i] == 0x0) + j++; + } + + if (j == 4) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8198f LNA no pg\n"); + } else { + + for (i = 0; i < 4; i++) { + cg[i] = (lna_trim[i] & 0xc) >> 2; + cs[i] = lna_trim[i] & 0x3; + } + + for (i = RF_PATH_A; i <= RF_PATH_D; i++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8198f lna cg[%d]=0x%x cs[%d]=0x%x\n", + i, cg[i], i, cs[i]); + odm_set_rf_reg(dm, i, 0xdf, RFREGOFFSETMASK, 0x2); + + if (cg[i] == 0x3) { + rf_reg = odm_get_rf_reg(dm, i, 0x86, (BIT(19) | BIT(18))); + rf_reg = rf_reg + 1; + if (rf_reg >= 0x3) + rf_reg = 0x3; + odm_set_rf_reg(dm, i, 0x86, (BIT(19) | BIT(18)), rf_reg); + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8198f lna CG set rf 0x86 [19:18]=0x%x path=%d\n", rf_reg, i); + } + if (cs[i] == 0x3) { + rf_reg = odm_get_rf_reg(dm, i, 0x86, (BIT(17) | BIT(16))); + rf_reg = rf_reg + 1; + if (rf_reg >= 0x3) + rf_reg = 0x3; + odm_set_rf_reg(dm, i, 0x86, (BIT(17) | BIT(16)), rf_reg); + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8198f lna CS set rf 0x86 [17:16]=0x%x path=%d\n", rf_reg, i); + } + } + + power_trim_info->lna_flag |= LNA_FLAG_ON; + } +} + + +void phydm_set_kfree_to_rf_8198f(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + u32 i; + s8 pwr_offset[3]; + + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s:Set kfree to rf 0x33\n", __func__); + + /*power_trim based on 55[19:14]*/ + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(5), 1); + /*enable 55[14] for 0.5db step*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xf5, BIT(18), 1); + /*enter power_trim debug mode*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xdf, BIT(7), 0); + /*write enable*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(7), 1); + + for (i =0; i < 3; i++) + pwr_offset[i] = power_trim_info->bb_gain[i][e_rf_path]; + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, pwr_offset[0]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, pwr_offset[0]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 2); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, pwr_offset[1]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 3); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, pwr_offset[1]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 4); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, pwr_offset[2]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 5); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, pwr_offset[2]); + + /*leave power_trim debug mode*/ + /*odm_set_rf_reg(dm, e_rf_path, RF_0xdf, BIT(7), 0);*/ + /*write disable*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(7), 0); + +} + +void phydm_clear_kfree_to_rf_8198f(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if 0 + + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s:Clear kfree to rf 0x55\n", __func__); + + /*power_trim based on 55[19:14]*/ + odm_set_rf_reg(dm, e_rf_path, RF_0x55, BIT(5), 1); + /*enable 55[14] for 0.5db step*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xf5, BIT(18), 1); + /*enter power_trim debug mode*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xdf, BIT(7), 0); + /*write enable*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(7), 1); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, data); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, data); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 2); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, data); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 3); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, data); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 4); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, data); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x70000, 5); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, data); + + /*leave power_trim debug mode*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xdf, BIT(7), 0); + /*enable 55[14] for 0.5db step*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xf5, BIT(18), 0); + /*write disable*/ + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(7), 0); + + odm_set_rf_reg(dm, e_rf_path, RF_0xdf, BIT(7), 1); + /*odm_set_rf_reg(dm, e_rf_path, RF_0xf5, BIT(18), 0);*/ + +#endif + +} + +void phydm_get_set_thermal_trim_offset_8822c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff, thermal[2] = {0}; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_A_OFFSET_22C, &pg_therm, false); + + if (pg_therm != 0xff) { + /*s0*/ + pg_therm = pg_therm & 0x1f; + + thermal[RF_PATH_A] = + ((pg_therm & 0x1) << 3) | ((pg_therm >> 1) & 0x7); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0x43, 0x000f0000, thermal[RF_PATH_A]); + + /*s1*/ + odm_efuse_one_byte_read(dm, PPG_THERMAL_B_OFFSET_22C, &pg_therm, false); + + pg_therm = pg_therm & 0x1f; + + thermal[RF_PATH_B] = ((pg_therm & 0x1) << 3) | ((pg_therm >> 1) & 0x7); + + odm_set_rf_reg(dm, RF_PATH_B, RF_0x43, 0x000f0000, thermal[RF_PATH_B]); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822c thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822c thermalA:%d thermalB:%d\n", + thermal[RF_PATH_A], + thermal[RF_PATH_B]); +} + +void phydm_set_power_trim_offset_8822c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + u8 e_rf_path; + + for (e_rf_path = RF_PATH_A; e_rf_path < 2; e_rf_path++) + { + odm_set_rf_reg(dm, e_rf_path, RF_0xee, BIT(19), 1); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x0); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[0][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x1); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[1][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x2); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[2][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x3); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[2][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x4); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[3][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x5); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[4][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x6); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[5][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x7); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[6][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x8); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x9); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[3][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xa); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[4][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xb); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[5][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xc); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[6][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xd); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xe); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + + odm_set_rf_reg(dm, e_rf_path, RF_0xee, BIT(19), 0); + } +} + +void phydm_get_set_power_trim_offset_8822c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0xff, i, j; + u8 pg_power1, pg_power2 , pg_power3, pg_power4, pg_power5; + + odm_efuse_one_byte_read(dm, PPG_2GL_TXAB_22C, &pg_power1, false); + odm_efuse_one_byte_read(dm, PPG_2GM_TXAB_22C, &pg_power2, false); + odm_efuse_one_byte_read(dm, PPG_2GH_TXAB_22C, &pg_power3, false); + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_22C, &pg_power4, false); + odm_efuse_one_byte_read(dm, PPG_5GL1_TXB_22C, &pg_power5, false); + + if (pg_power1 != 0xff || pg_power2 != 0xff || pg_power3 != 0xff || + pg_power4 != 0xff || pg_power5 != 0xff) { + odm_efuse_one_byte_read(dm, PPG_2GL_TXAB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[0][0] = pg_power & 0xf; + power_trim_info->bb_gain[0][1] = (pg_power & 0xf0) >> 4; + + odm_efuse_one_byte_read(dm, PPG_2GM_TXAB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[1][0] = pg_power & 0xf; + power_trim_info->bb_gain[1][1] = (pg_power & 0xf0) >> 4; + + odm_efuse_one_byte_read(dm, PPG_2GH_TXAB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[2][0] = pg_power & 0xf; + power_trim_info->bb_gain[2][1] = (pg_power & 0xf0) >> 4; + + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[3][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GL1_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[3][1] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[4][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GL2_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[4][1] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[5][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GM1_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[5][1] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GM2_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[6][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GM2_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[6][1] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GH1_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[7][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GH1_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[7][1] = pg_power & 0x1f; + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | + KFREE_FLAG_ON_2G | + KFREE_FLAG_ON_5G; + + phydm_set_power_trim_offset_8822c(dm); + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822c power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < 2; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822c pwr_trim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } + } + } +} + +void phydm_get_tssi_trim_offset_8822c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j; + u8 pg_power[16] = {0}; + + odm_efuse_one_byte_read(dm, TSSI_2GM_TXA_22C, &pg_power[0], false); + odm_efuse_one_byte_read(dm, TSSI_2GM_TXB_22C, &pg_power[1], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXA_22C, &pg_power[2], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXB_22C, &pg_power[3], false); + odm_efuse_one_byte_read(dm, TSSI_5GL1_TXA_22C, &pg_power[4], false); + odm_efuse_one_byte_read(dm, TSSI_5GL1_TXB_22C, &pg_power[5], false); + odm_efuse_one_byte_read(dm, TSSI_5GL2_TXA_22C, &pg_power[6], false); + odm_efuse_one_byte_read(dm, TSSI_5GL2_TXB_22C, &pg_power[7], false); + odm_efuse_one_byte_read(dm, TSSI_5GM1_TXA_22C, &pg_power[8], false); + odm_efuse_one_byte_read(dm, TSSI_5GM1_TXB_22C, &pg_power[9], false); + odm_efuse_one_byte_read(dm, TSSI_5GM2_TXA_22C, &pg_power[10], false); + odm_efuse_one_byte_read(dm, TSSI_5GM2_TXB_22C, &pg_power[11], false); + odm_efuse_one_byte_read(dm, TSSI_5GH1_TXA_22C, &pg_power[12], false); + odm_efuse_one_byte_read(dm, TSSI_5GH1_TXB_22C, &pg_power[13], false); + odm_efuse_one_byte_read(dm, TSSI_5GH2_TXA_22C, &pg_power[14], false); + odm_efuse_one_byte_read(dm, TSSI_5GH2_TXB_22C, &pg_power[15], false); + + j = 0; + for (i = 0; i < 16; i++) { + if (pg_power[i] == 0xff) + j++; + } + + if (j == 16) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822c tssi trim no PG\n"); + } else { + power_trim_info->tssi_trim[0][0] = (s8)pg_power[0]; + power_trim_info->tssi_trim[0][1] = (s8)pg_power[1]; + power_trim_info->tssi_trim[1][0] = (s8)pg_power[0]; + power_trim_info->tssi_trim[1][1] = (s8)pg_power[1]; + power_trim_info->tssi_trim[2][0] = (s8)pg_power[2]; + power_trim_info->tssi_trim[2][1] = (s8)pg_power[3]; + power_trim_info->tssi_trim[3][0] = (s8)pg_power[4]; + power_trim_info->tssi_trim[3][1] = (s8)pg_power[5]; + power_trim_info->tssi_trim[4][0] = (s8)pg_power[6]; + power_trim_info->tssi_trim[4][1] = (s8)pg_power[7]; + power_trim_info->tssi_trim[5][0] = (s8)pg_power[8]; + power_trim_info->tssi_trim[5][1] = (s8)pg_power[9]; + power_trim_info->tssi_trim[6][0] = (s8)pg_power[10]; + power_trim_info->tssi_trim[6][1] = (s8)pg_power[11]; + power_trim_info->tssi_trim[7][0] = (s8)pg_power[12]; + power_trim_info->tssi_trim[7][1] = (s8)pg_power[13]; + power_trim_info->tssi_trim[8][0] = (s8)pg_power[14]; + power_trim_info->tssi_trim[8][1] = (s8)pg_power[15]; + + power_trim_info->flag = + power_trim_info->flag | TSSI_TRIM_FLAG_ON; + + if (power_trim_info->flag & TSSI_TRIM_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < 2; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8822c tssi_trim[%d][%d]=0x%X\n", + i, j, power_trim_info->tssi_trim[i][j]); + } + } + } + } +} + +s8 phydm_get_tssi_trim_de_8822c(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 channel = *dm->channel, group = 0; + + if (channel >= 1 && channel <= 3) + group = 0; + else if (channel >= 4 && channel <= 9) + group = 1; + else if (channel >= 10 && channel <= 14) + group = 2; + else if (channel >= 36 && channel <= 50) + group = 3; + else if (channel >= 52 && channel <= 64) + group = 4; + else if (channel >= 100 && channel <= 118) + group = 5; + else if (channel >= 120 && channel <= 144) + group = 6; + else if (channel >= 149 && channel <= 165) + group = 7; + else if (channel >= 167 && channel <= 177) + group = 8; + else { + RF_DBG(dm, DBG_RF_MP, "[kfree] Channel(%d) is not exist in Group\n", + channel); + return 0; + } + + return power_trim_info->tssi_trim[group][path]; +} + + + +void phydm_get_set_pa_bias_offset_8822c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_pa_bias = 0xff; + + RF_DBG(dm, DBG_RF_MP, "======>%s\n", __func__); + + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_22C, &pg_pa_bias, false); + + if (pg_pa_bias != 0xff) { + /*2G s0*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_22C, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 2G s0 pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x0000f000, pg_pa_bias); + + /*2G s1*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GB_22C, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 2G s1 pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_B, 0x60, 0x0000f000, pg_pa_bias); + + /*5G s0*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GA_22C, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 5G s0 pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x000f0000, pg_pa_bias); + + /*5G s1*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GB_22C, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 5G s1 pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_B, 0x60, 0x000f0000, pg_pa_bias); + + power_trim_info->pa_bias_flag |= PA_BIAS_FLAG_ON; + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8822c tx pa bias no pg\n"); + } + +} + +void phydm_get_set_thermal_trim_offset_8812f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff, thermal[2] = {0}; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_A_OFFSET_22C, &pg_therm, false); + + if (pg_therm != 0xff && pg_therm != 0x0) { + /*s0*/ + pg_therm = pg_therm & 0x1f; + + thermal[RF_PATH_A] = + ((pg_therm & 0x1) << 3) | ((pg_therm >> 1) & 0x7); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0x43, 0x000f0000, thermal[RF_PATH_A]); + + /*s1*/ + odm_efuse_one_byte_read(dm, PPG_THERMAL_B_OFFSET_22C, &pg_therm, false); + + pg_therm = pg_therm & 0x1f; + + thermal[RF_PATH_B] = ((pg_therm & 0x1) << 3) | ((pg_therm >> 1) & 0x7); + + odm_set_rf_reg(dm, RF_PATH_B, RF_0x43, 0x000f0000, thermal[RF_PATH_B]); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8812f thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8812f thermalA:%d thermalB:%d\n", + thermal[RF_PATH_A], + thermal[RF_PATH_B]); +} + +void phydm_set_power_trim_offset_8812f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + u8 e_rf_path; + + for (e_rf_path = RF_PATH_A; e_rf_path < 2; e_rf_path++) + { + odm_set_rf_reg(dm, e_rf_path, RF_0xee, BIT(19), 1); + +#if 0 + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x0); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[0][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x1); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[1][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x2); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[2][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x3); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[2][e_rf_path]); +#endif + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x4); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[3][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x5); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[4][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x6); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[5][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x7); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[6][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x8); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x9); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[3][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xa); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[4][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xb); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[5][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xc); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[6][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xd); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xe); + odm_set_rf_reg(dm, e_rf_path, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + + odm_set_rf_reg(dm, e_rf_path, RF_0xee, BIT(19), 0); + } +} + +void phydm_get_set_power_trim_offset_8812f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0xff, i, j; + u8 pg_power1 = 0, pg_power2 = 0, pg_power3 = 0; + u8 pg_power4 = 0, pg_power5 = 0; + + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_22C, &pg_power1, false); + odm_efuse_one_byte_read(dm, PPG_5GL1_TXB_22C, &pg_power2, false); + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_22C, &pg_power3, false); + odm_efuse_one_byte_read(dm, PPG_5GL2_TXB_22C, &pg_power4, false); + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_22C, &pg_power5, false); + + if ((pg_power1 != 0xff || pg_power2 != 0xff || pg_power3 != 0xff || + pg_power4 != 0xff || pg_power5 != 0xff) && + (pg_power1 != 0x0 || pg_power2 != 0x0 || pg_power3 != 0x0 || + pg_power4 != 0x0 || pg_power5 != 0x0)) { +#if 0 + odm_efuse_one_byte_read(dm, PPG_2GL_TXAB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[0][0] = pg_power & 0xf; + power_trim_info->bb_gain[0][1] = (pg_power & 0xf0) >> 4; + + odm_efuse_one_byte_read(dm, PPG_2GM_TXAB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[1][0] = pg_power & 0xf; + power_trim_info->bb_gain[1][1] = (pg_power & 0xf0) >> 4; + + odm_efuse_one_byte_read(dm, PPG_2GH_TXAB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[2][0] = pg_power & 0xf; + power_trim_info->bb_gain[2][1] = (pg_power & 0xf0) >> 4; +#endif + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[3][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GL1_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[3][1] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[4][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GL2_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[4][1] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[5][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GM1_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[5][1] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GM2_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[6][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GM2_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[6][1] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GH1_TXA_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[7][0] = pg_power & 0x1f; + odm_efuse_one_byte_read(dm, PPG_5GH1_TXB_22C, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[7][1] = pg_power & 0x1f; + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | KFREE_FLAG_ON_5G; + + phydm_set_power_trim_offset_8812f(dm); + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8812f power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < 2; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8812f pwr_trim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } + } + } +} + +void phydm_get_tssi_trim_offset_8812f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j ; + u8 pg_power[16] = {0}; + +#if 0 + odm_efuse_one_byte_read(dm, TSSI_2GM_TXA_22C, &pg_power[0], false); + odm_efuse_one_byte_read(dm, TSSI_2GM_TXB_22C, &pg_power[1], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXA_22C, &pg_power[2], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXB_22C, &pg_power[3], false); +#endif + odm_efuse_one_byte_read(dm, TSSI_5GL1_TXA_22C, &pg_power[4], false); + odm_efuse_one_byte_read(dm, TSSI_5GL1_TXB_22C, &pg_power[5], false); + odm_efuse_one_byte_read(dm, TSSI_5GL2_TXA_22C, &pg_power[6], false); + odm_efuse_one_byte_read(dm, TSSI_5GL2_TXB_22C, &pg_power[7], false); + odm_efuse_one_byte_read(dm, TSSI_5GM1_TXA_22C, &pg_power[8], false); + odm_efuse_one_byte_read(dm, TSSI_5GM1_TXB_22C, &pg_power[9], false); + odm_efuse_one_byte_read(dm, TSSI_5GM2_TXA_22C, &pg_power[10], false); + odm_efuse_one_byte_read(dm, TSSI_5GM2_TXB_22C, &pg_power[11], false); + odm_efuse_one_byte_read(dm, TSSI_5GH1_TXA_22C, &pg_power[12], false); + odm_efuse_one_byte_read(dm, TSSI_5GH1_TXB_22C, &pg_power[13], false); + odm_efuse_one_byte_read(dm, TSSI_5GH2_TXA_22C, &pg_power[14], false); + odm_efuse_one_byte_read(dm, TSSI_5GH2_TXB_22C, &pg_power[15], false); + + j = 0; + for (i = 4; i < 16; i++) { + if (pg_power[i] == 0xff || pg_power[i] == 0x0) + j++; + } + + if (j == 12) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8812f tssi trim no PG\n"); + } else { +#if 0 + power_trim_info->tssi_trim[0][0] = (s8)pg_power[0]; + power_trim_info->tssi_trim[0][1] = (s8)pg_power[1]; + power_trim_info->tssi_trim[1][0] = (s8)pg_power[0]; + power_trim_info->tssi_trim[1][1] = (s8)pg_power[1]; + power_trim_info->tssi_trim[2][0] = (s8)pg_power[2]; + power_trim_info->tssi_trim[2][1] = (s8)pg_power[3]; +#endif + power_trim_info->tssi_trim[3][0] = (s8)pg_power[4]; + power_trim_info->tssi_trim[3][1] = (s8)pg_power[5]; + power_trim_info->tssi_trim[4][0] = (s8)pg_power[6]; + power_trim_info->tssi_trim[4][1] = (s8)pg_power[7]; + power_trim_info->tssi_trim[5][0] = (s8)pg_power[8]; + power_trim_info->tssi_trim[5][1] = (s8)pg_power[9]; + power_trim_info->tssi_trim[6][0] = (s8)pg_power[10]; + power_trim_info->tssi_trim[6][1] = (s8)pg_power[11]; + power_trim_info->tssi_trim[7][0] = (s8)pg_power[12]; + power_trim_info->tssi_trim[7][1] = (s8)pg_power[13]; + power_trim_info->tssi_trim[8][0] = (s8)pg_power[14]; + power_trim_info->tssi_trim[8][1] = (s8)pg_power[15]; + + power_trim_info->flag = + power_trim_info->flag | TSSI_TRIM_FLAG_ON; + + if (power_trim_info->flag & TSSI_TRIM_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < 2; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8812f tssi_trim[%d][%d]=0x%X\n", + i, j, power_trim_info->tssi_trim[i][j]); + } + } + } + } +} + +s8 phydm_get_tssi_trim_de_8812f(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 channel = *dm->channel, group = 0; + + if (channel >= 1 && channel <= 3) + group = 0; + else if (channel >= 4 && channel <= 9) + group = 1; + else if (channel >= 10 && channel <= 14) + group = 2; + else if (channel >= 36 && channel <= 50) + group = 3; + else if (channel >= 52 && channel <= 64) + group = 4; + else if (channel >= 100 && channel <= 118) + group = 5; + else if (channel >= 120 && channel <= 144) + group = 6; + else if (channel >= 149 && channel <= 165) + group = 7; + else if (channel >= 167 && channel <= 177) + group = 8; + else { + RF_DBG(dm, DBG_RF_MP, "[kfree] Channel(%d) is not exist in Group\n", + channel); + return 0; + } + + return power_trim_info->tssi_trim[group][path]; +} + +void phydm_get_set_pa_bias_offset_8812f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_pa_bias = 0xff; + + RF_DBG(dm, DBG_RF_MP, "======>%s\n", __func__); + + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GA_22C, &pg_pa_bias, false); + + if (pg_pa_bias != 0xff && pg_pa_bias != 0x0) { +#if 0 + /*2G s0*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_22C, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 2G s0 pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x0000f000, pg_pa_bias); + + /*2G s1*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GB_22C, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 2G s1 pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_B, 0x60, 0x0000f000, pg_pa_bias); +#endif + + /*5G s0*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GA_22C, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 5G s0 pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x000f0000, pg_pa_bias); + + /*5G s1*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GB_22C, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 5G s1 pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_B, 0x60, 0x000f0000, pg_pa_bias); + + power_trim_info->pa_bias_flag |= PA_BIAS_FLAG_ON; + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8812f tx pa bias no pg\n"); + } + +} + +void phydm_get_thermal_trim_offset_8195b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_OFFSET_95B, &pg_therm, false); + + if (pg_therm != 0xff) { + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->thermal = (-1 * (pg_therm >> 1)); + else + power_trim_info->thermal = (pg_therm >> 1); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8195b thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8195b thermal:%d\n", + power_trim_info->thermal); +} + +void phydm_set_power_trim_rf_8195b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s:Set kfree to rf 0x33\n", __func__); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0xee, BIT(19), 1); + + if (power_trim_info->flag & KFREE_FLAG_ON_2G) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x0); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[0][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x1); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[1][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x2); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[2][RF_PATH_A]); + } + + if (power_trim_info->flag & KFREE_FLAG_ON_5G) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x4); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[3][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x5); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[4][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x6); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[5][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x7); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[6][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x8); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[7][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0xe); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[7][RF_PATH_A]); + } + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xee, BIT(19), 0); + } + +} + +void phydm_get_set_power_trim_offset_8195b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0xff, i, j; + + odm_efuse_one_byte_read(dm, PPG_2GL_TXA_95B, &pg_power, false); + + if (pg_power != 0xff) { + odm_efuse_one_byte_read(dm, PPG_2GL_TXA_95B, &pg_power, false); + power_trim_info->bb_gain[0][0] = pg_power & 0xf; + + odm_efuse_one_byte_read(dm, PPG_2GM_TXA_95B, &pg_power, false); + power_trim_info->bb_gain[1][0] = pg_power & 0xf; + + odm_efuse_one_byte_read(dm, PPG_2GH_TXA_95B, &pg_power, false); + power_trim_info->bb_gain[2][0] = pg_power & 0xf; + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | KFREE_FLAG_ON_2G; + } + + pg_power = 0xff; + + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_95B, &pg_power, false); + + if (pg_power != 0xff) { + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_95B, &pg_power, false); + power_trim_info->bb_gain[3][0] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_95B, &pg_power, false); + power_trim_info->bb_gain[4][0] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_95B, &pg_power, false); + power_trim_info->bb_gain[5][0] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GM2_TXA_95B, &pg_power, false); + power_trim_info->bb_gain[6][0] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GH1_TXA_95B, &pg_power, false); + power_trim_info->bb_gain[7][0] = pg_power & 0x1f; + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | KFREE_FLAG_ON_5G; + } + + phydm_set_power_trim_rf_8195b(dm); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8195b power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < 1; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8195b pwr_trim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } + } + } +} + +void phydm_get_set_pa_bias_offset_8195b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_pa_bias = 0xff; + + RF_DBG(dm, DBG_RF_MP, "======>%s\n", __func__); + + /*2G*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_95B, &pg_pa_bias, false); + + if (pg_pa_bias != 0xff) { + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_95B, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 2G pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x0000f000, pg_pa_bias); + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8195b 2G tx pa bias no pg\n"); + } + + /*5G*/ + pg_pa_bias = 0xff; + + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GA_95B, &pg_pa_bias, false); + + if (pg_pa_bias != 0xff) { + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GA_95B, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 5G pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x000f0000, pg_pa_bias); + + power_trim_info->pa_bias_flag |= PA_BIAS_FLAG_ON; + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8195b 5G tx pa bias no pg\n"); + } +} + +void phydm_get_thermal_trim_offset_8721d(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_OFFSET_8721D, &pg_therm, false); + + if (pg_therm != 0xff) { + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->thermal = (-1 * (pg_therm >> 1)); + else + power_trim_info->thermal = (pg_therm >> 1); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8721d thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8721d thermal:%d\n", + power_trim_info->thermal); +} + +void phydm_set_power_trim_rf_8721d(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + RF_DBG(dm, DBG_RF_MP, "[kfree] %s:Set kfree to rf 0x33\n", __func__); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xee, BIT(19), 1); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x0); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[0][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x1); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[1][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x2); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[2][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x3); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[2][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x4); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[3][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x5); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[4][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x6); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[5][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x7); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[6][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x8); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x0000003f, + power_trim_info->bb_gain[7][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x9); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[3][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0xa); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[4][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0xb); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[5][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0xc); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[6][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0xd); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0xe); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][RF_PATH_A]); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xee, BIT(19), 0); +} + +void phydm_get_set_power_trim_offset_8721d(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0xff, i, j; + u8 pg_power1, pg_power2, pg_power3, pg_power4, pg_power5, pg_power6; + + odm_efuse_one_byte_read(dm, PPG_2G_TXA_8721D, &pg_power1, false); + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_8721D, &pg_power2, false); + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_8721D, &pg_power3, false); + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_8721D, &pg_power4, false); + odm_efuse_one_byte_read(dm, PPG_5GM2_TXA_8721D, &pg_power5, false); + odm_efuse_one_byte_read(dm, PPG_5GH1_TXA_8721D, &pg_power6, false); + + if (pg_power1 != 0xff || pg_power2 != 0xff || pg_power3 != 0xff || + pg_power4 != 0xff || pg_power5 != 0xff || pg_power6 != 0xff) { + odm_efuse_one_byte_read(dm, PPG_2G_TXA_8721D, &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[0][0] = pg_power & 0xf; + power_trim_info->bb_gain[1][0] = pg_power & 0xf; + power_trim_info->bb_gain[2][0] = pg_power & 0xf; + + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_8721D, + &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[3][0] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_8721D, + &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[4][0] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_8721D, + &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[5][0] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GM2_TXA_8721D, + &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[6][0] = pg_power & 0x1f; + + odm_efuse_one_byte_read(dm, PPG_5GH1_TXA_8721D, + &pg_power, false); + if (pg_power == 0xff) + pg_power = 0; + power_trim_info->bb_gain[7][0] = pg_power & 0x1f; + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | + KFREE_FLAG_ON_2G | + KFREE_FLAG_ON_5G; + + phydm_set_power_trim_rf_8721d(dm); + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8721d power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < 1; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8721d pwr_trim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } + } + } +} + +void phydm_get_set_pa_bias_offset_8721d(void *dm_void) +{ +#if 0 + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_pa_bias = 0xff; + + RF_DBG(dm, DBG_RF_MP, "======>%s\n", __func__); + + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_95B, &pg_pa_bias, false); + + if (pg_pa_bias != 0xff) { + /*2G*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GA_95B, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 2G pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x0000f000, pg_pa_bias); + + /*5G*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GA_95B, + &pg_pa_bias, false); + pg_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, "[kfree] 5G pa_bias=0x%x\n", pg_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x000f0000, pg_pa_bias); + + power_trim_info->pa_bias_flag |= PA_BIAS_FLAG_ON; + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8721d tx pa bias no pg\n"); + } +#endif +} + +void phydm_get_thermal_trim_offset_8197g(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff, i; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_A_OFFSET_97G, &pg_therm, false); + + if (pg_therm != 0x0) { + for (i = 0; i < 2; i++) { + if (i == 0) + odm_efuse_one_byte_read(dm, PPG_THERMAL_A_OFFSET_97G, &pg_therm, false); + else if (i == 1) + odm_efuse_one_byte_read(dm, PPG_THERMAL_B_OFFSET_97G, &pg_therm, false); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g Efuse thermal S%d:0x%x\n", i, pg_therm); + + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->multi_thermal[i] = (-1 * (pg_therm >> 1)); + else + power_trim_info->multi_thermal[i] = (pg_therm >> 1); + } + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g thermal trim flag:0x%02x\n", + power_trim_info->flag); + + for (i = 0; i < 2; i++) { + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g thermal S%d:%d\n", + i ,power_trim_info->multi_thermal[i]); + } +} + +void phydm_set_power_trim_offset_8197g(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + u8 e_rf_path; + + for (e_rf_path = RF_PATH_A; e_rf_path < 2; e_rf_path++) + { + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(7), 1); + + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x1c000, 0); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, + power_trim_info->bb_gain[0][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x1c000, 1); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, + power_trim_info->bb_gain[0][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x1c000, 2); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, + power_trim_info->bb_gain[1][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x1c000, 3); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, + power_trim_info->bb_gain[1][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x1c000, 4); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, + power_trim_info->bb_gain[2][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x1c000, 5); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, 0x3F, + power_trim_info->bb_gain[2][e_rf_path]); + + odm_set_rf_reg(dm, e_rf_path, RF_0xef, BIT(7), 0); + } + +} + +void phydm_get_set_power_trim_offset_8197g(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0, i, j; + + odm_efuse_one_byte_read(dm, PPG_2GL_TXAB_97G, &pg_power, false); + + if (pg_power != 0) { + power_trim_info->bb_gain[0][0] = pg_power & 0xf; + power_trim_info->bb_gain[0][1] = (pg_power & 0xf0) >> 4; + + odm_efuse_one_byte_read(dm, PPG_2GM_TXAB_97G, &pg_power, false); + power_trim_info->bb_gain[1][0] = pg_power & 0xf; + power_trim_info->bb_gain[1][1] = (pg_power & 0xf0) >> 4; + + odm_efuse_one_byte_read(dm, PPG_2GH_TXAB_97G, &pg_power, false); + power_trim_info->bb_gain[2][0] = pg_power & 0xf; + power_trim_info->bb_gain[2][1] = (pg_power & 0xf0) >> 4; + + phydm_set_power_trim_offset_8197g(dm); + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | KFREE_FLAG_ON_2G; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < MAX_RF_PATH; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8197g pwr_trim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } + } + } +} + +void phydm_get_tssi_trim_offset_8197g(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j; + u8 pg_power[4] = {0}; + + odm_efuse_one_byte_read(dm, TSSI_2GL_TXA_97G, &pg_power[0], false); + odm_efuse_one_byte_read(dm, TSSI_2GL_TXB_97G, &pg_power[1], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXA_97G, &pg_power[2], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXB_97G, &pg_power[3], false); + + j = 0; + for (i = 0; i < 4; i++) { + if (pg_power[i] == 0x0) + j++; + } + + if (j == 4) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g tssi trim no PG\n"); + } else { + power_trim_info->tssi_trim[0][0] = (s8)pg_power[0]; + power_trim_info->tssi_trim[0][1] = (s8)pg_power[1]; + power_trim_info->tssi_trim[1][0] = (s8)pg_power[0]; + power_trim_info->tssi_trim[1][1] = (s8)pg_power[1]; + power_trim_info->tssi_trim[2][0] = (s8)pg_power[2]; + power_trim_info->tssi_trim[2][1] = (s8)pg_power[3]; + + power_trim_info->flag = + power_trim_info->flag | TSSI_TRIM_FLAG_ON; + + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < MAX_PATH_NUM_8197G; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8197g tssi_trim[%d][%d]=0x%X\n", + i, j, power_trim_info->tssi_trim[i][j]); + } + } + } +} + +s8 phydm_get_tssi_trim_de_8197g(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 channel = *dm->channel, group = 0; + + if (channel >= 1 && channel <= 3) + group = 0; + else if (channel >= 4 && channel <= 9) + group = 1; + else if (channel >= 10 && channel <= 14) + group = 2; + else { + RF_DBG(dm, DBG_RF_MP, "[kfree] Channel(%d) is not exist in Group\n", + channel); + return 0; + } + + return power_trim_info->tssi_trim[group][path]; +} + +void phydm_get_set_pa_bias_offset_8197g(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_pa_bias = 0xff, i; + u8 tx_pa_bias[4] = {0}; + + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GAB_97G, &pg_pa_bias, false); + + if (pg_pa_bias != 0x0) { + /*paht ab*/ + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GAB_97G, + &pg_pa_bias, false); + tx_pa_bias[0] = pg_pa_bias & 0xf; + tx_pa_bias[1] = ((pg_pa_bias & 0xf0) >> 4); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8197g PathA_pa_bias:0x%x PathB_pa_bias:0x%x\n", + tx_pa_bias[0], tx_pa_bias[1]); + + for (i = RF_PATH_A; i < 2; i++) + odm_set_rf_reg(dm, i, 0x60, 0x0000f000, tx_pa_bias[i]); + + power_trim_info->pa_bias_flag |= PA_BIAS_FLAG_ON; + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g tx pa bias no pg\n"); + } +} + +void phydm_get_set_lna_offset_8197g(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_lna[2] = {0}, i, pg_lna_tmp = 0; + u32 lna_trim_addr[2] = {0x1884, 0x4184}; + + odm_efuse_one_byte_read(dm, PPG_LNA_2GA_97G, &pg_lna_tmp, false); + + if (pg_lna_tmp != 0) { + odm_efuse_one_byte_read(dm, PPG_LNA_2GA_97G, + &pg_lna[RF_PATH_A], false); + power_trim_info->lna_trim[RF_PATH_A] = (s8)pg_lna[RF_PATH_A]; + + odm_efuse_one_byte_read(dm, PPG_LNA_2GB_97G, + &pg_lna[RF_PATH_B], false); + power_trim_info->lna_trim[RF_PATH_B] = (s8)pg_lna[RF_PATH_B]; + + for (i = RF_PATH_A; i < 2; i++) { + if (odm_get_bb_reg(dm, lna_trim_addr[i], 0x00c00000) == 0x2) { + odm_set_rf_reg(dm, i, 0x88, 0x00000f00, (pg_lna[i] & 0xf)); + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g lna trim CG 0x%x path=%d\n", (pg_lna[i] & 0xf), i); + } else if (odm_get_bb_reg(dm, lna_trim_addr[i], 0x00c00000) == 0x3) { + odm_set_rf_reg(dm, i, 0x88, 0x00000f00, ((pg_lna[i] & 0xf0) >> 4)); + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g lna trim CS 0x%x path=%d\n", ((pg_lna[i] & 0xf0) >> 4), i); + } + } + + power_trim_info->lna_flag |= LNA_FLAG_ON; + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g lna trim no pg\n"); + } +} + +void phydm_set_lna_trim_offset_8197g(void *dm_void, u8 path, u8 cg_cs, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *trim = &dm->power_trim_data; + + u8 i; + + if (enable == 0) { + for (i = RF_PATH_A; i < 2; i++) { + odm_set_rf_reg(dm, i, 0x88, 0x00000f00, 0x0); + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g diversity lna trim disable\n"); + } + return; + } + + /*cg*/ + if (cg_cs == 0) { + odm_set_rf_reg(dm, path, 0x88, 0x00000f00, (trim->lna_trim[path] & 0xf)); + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g diversity lna trim CG 0x%x path=%d\n", + (trim->lna_trim[path] & 0xf), path); + } else if (cg_cs == 1) { /*cs*/ + odm_set_rf_reg(dm, path, 0x88, 0x00000f00, ((trim->lna_trim[path] & 0xf0) >> 4)); + RF_DBG(dm, DBG_RF_MP, "[kfree] 8197g diversity lna trim CS 0x%x path=%d\n", + ((trim->lna_trim[path] & 0xf0) >> 4), path); + } +} + + +void phydm_get_thermal_trim_offset_8710c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_OFFSET_10C, &pg_therm, false); + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710c Efuse thermal:0x%x\n", pg_therm); + + if (pg_therm != 0xff) { + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->thermal = (-1 * (pg_therm >> 1)); + else + power_trim_info->thermal = (pg_therm >> 1); + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710c thermal trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710c thermal:%d\n", + power_trim_info->thermal); +} + +void phydm_set_power_trim_offset_8710c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(18), 1); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x3f, + power_trim_info->bb_gain[0][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 1); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x3f, + power_trim_info->bb_gain[1][RF_PATH_A]); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 2); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0x3f, + power_trim_info->bb_gain[2][RF_PATH_A]); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(18), 0); +} + +void phydm_get_set_power_trim_offset_8710c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_power = 0, i, j; + + odm_efuse_one_byte_read(dm, PPG_2GL_TX_10C, &pg_power, false); + + if (pg_power != 0xff) { + power_trim_info->bb_gain[0][RF_PATH_A] = pg_power & 0xf; + + odm_efuse_one_byte_read(dm, PPG_2GM_TX_10C, &pg_power, false); + power_trim_info->bb_gain[1][RF_PATH_A] = pg_power & 0xf; + + odm_efuse_one_byte_read(dm, PPG_2GH_TX_10C, &pg_power, false); + power_trim_info->bb_gain[2][RF_PATH_A] = pg_power & 0xf; + + phydm_set_power_trim_offset_8710c(dm); + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | KFREE_FLAG_ON_2G; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710c power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < MAX_RF_PATH; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8710c pwr_trim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } + } + } +} + +void phydm_get_set_pa_bias_offset_8710c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_pa_bias = 0xff; + u8 tx_pa_bias = 0; + + odm_efuse_one_byte_read(dm, PPG_PABIAS_10C, &pg_pa_bias, false); + + if (pg_pa_bias != 0xff) { + tx_pa_bias = pg_pa_bias & 0xf; + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8710c PathA_pa_bias:0x%x\n", tx_pa_bias); + + odm_set_rf_reg(dm, RF_PATH_A, 0x60, 0x0000f000, tx_pa_bias); + + power_trim_info->pa_bias_flag |= PA_BIAS_FLAG_ON; + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8710c tx pa bias no pg\n"); + } +} + +void phydm_set_power_trim_offset_8814b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + u8 e_rf_path; + + for (e_rf_path = RF_PATH_A; e_rf_path < MAX_PATH_NUM_8814B; e_rf_path++) + { + if (power_trim_info->flag & KFREE_FLAG_ON) { + odm_set_rf_reg(dm, e_rf_path, RF_0xee, BIT(19), 1); + + if (power_trim_info->flag & KFREE_FLAG_ON_2G) { + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x0); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[0][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x1); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[0][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x2); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[0][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x3); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[0][e_rf_path]); + } + + if (power_trim_info->flag & KFREE_FLAG_ON_5G) { + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x4); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[3][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x5); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[4][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x6); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[5][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x7); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[6][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x8); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0x9); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[3][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xa); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[4][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xb); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[5][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xc); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[6][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xd); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + odm_set_rf_reg(dm, e_rf_path, RF_0x33, RFREGOFFSETMASK, 0xe); + odm_set_rf_reg(dm, e_rf_path, RF_0x30, RFREGOFFSETMASK, + power_trim_info->bb_gain[7][e_rf_path]); + } + + odm_set_rf_reg(dm, e_rf_path, RF_0xee, BIT(19), 0); + } + } +} + +void phydm_get_set_power_trim_offset_8814b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j; + u8 pg_power1, pg_power2; + u8 pg_power_2g[2] = {0}, pg_power_5g[20] = {0}; + + odm_efuse_one_byte_read(dm, PPG_2GL_TXAB_14B, &pg_power_2g[0], false); + odm_efuse_one_byte_read(dm, PPG_2GL_TXCD_14B, &pg_power_2g[1], false); + + j = 0; + for (i = 0; i < 2; i++) { + if (pg_power_2g[i] == 0xff) + j++; + } + + if (j == 2) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 2G power trim no PG\n"); + } else { + power_trim_info->bb_gain[0][RF_PATH_A] = pg_power_2g[0] & 0xf; + power_trim_info->bb_gain[0][RF_PATH_B] = (pg_power_2g[0] & 0xf0) >> 4; + + power_trim_info->bb_gain[0][RF_PATH_C] = pg_power_2g[1] & 0xf; + power_trim_info->bb_gain[0][RF_PATH_D] = (pg_power_2g[1] & 0xf0) >> 4; + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | KFREE_FLAG_ON_2G; + } + + odm_efuse_one_byte_read(dm, PPG_5GL1_TXA_14B, &pg_power_5g[0], false); + odm_efuse_one_byte_read(dm, PPG_5GL1_TXB_14B, &pg_power_5g[1], false); + odm_efuse_one_byte_read(dm, PPG_5GL1_TXC_14B, &pg_power_5g[2], false); + odm_efuse_one_byte_read(dm, PPG_5GL1_TXD_14B, &pg_power_5g[3], false); + odm_efuse_one_byte_read(dm, PPG_5GL2_TXA_14B, &pg_power_5g[4], false); + odm_efuse_one_byte_read(dm, PPG_5GL2_TXB_14B, &pg_power_5g[5], false); + odm_efuse_one_byte_read(dm, PPG_5GL2_TXC_14B, &pg_power_5g[6], false); + odm_efuse_one_byte_read(dm, PPG_5GL2_TXD_14B, &pg_power_5g[7], false); + odm_efuse_one_byte_read(dm, PPG_5GM1_TXA_14B, &pg_power_5g[8], false); + odm_efuse_one_byte_read(dm, PPG_5GM1_TXB_14B, &pg_power_5g[9], false); + odm_efuse_one_byte_read(dm, PPG_5GM1_TXC_14B, &pg_power_5g[10], false); + odm_efuse_one_byte_read(dm, PPG_5GM1_TXD_14B, &pg_power_5g[11], false); + odm_efuse_one_byte_read(dm, PPG_5GM2_TXA_14B, &pg_power_5g[12], false); + odm_efuse_one_byte_read(dm, PPG_5GM2_TXB_14B, &pg_power_5g[13], false); + odm_efuse_one_byte_read(dm, PPG_5GM2_TXC_14B, &pg_power_5g[14], false); + odm_efuse_one_byte_read(dm, PPG_5GM2_TXD_14B, &pg_power_5g[15], false); + odm_efuse_one_byte_read(dm, PPG_5GH1_TXA_14B, &pg_power_5g[16], false); + odm_efuse_one_byte_read(dm, PPG_5GH1_TXB_14B, &pg_power_5g[17], false); + odm_efuse_one_byte_read(dm, PPG_5GH1_TXC_14B, &pg_power_5g[18], false); + odm_efuse_one_byte_read(dm, PPG_5GH1_TXD_14B, &pg_power_5g[19], false); + + j = 0; + for (i = 0; i < 20; i++) { + if (pg_power_5g[i] == 0xff) + j++; + } + + if (j == 20) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 5G power trim no PG\n"); + } else { + power_trim_info->bb_gain[3][RF_PATH_A] = pg_power_5g[0] & 0x1f; + power_trim_info->bb_gain[3][RF_PATH_B] = pg_power_5g[1] & 0x1f; + power_trim_info->bb_gain[3][RF_PATH_C] = pg_power_5g[2] & 0x1f; + power_trim_info->bb_gain[3][RF_PATH_D] = pg_power_5g[3] & 0x1f; + + power_trim_info->bb_gain[4][RF_PATH_A] = pg_power_5g[4] & 0x1f; + power_trim_info->bb_gain[4][RF_PATH_B] = pg_power_5g[5] & 0x1f; + power_trim_info->bb_gain[4][RF_PATH_C] = pg_power_5g[6] & 0x1f; + power_trim_info->bb_gain[4][RF_PATH_D] = pg_power_5g[7] & 0x1f; + + power_trim_info->bb_gain[5][RF_PATH_A] = pg_power_5g[8] & 0x1f; + power_trim_info->bb_gain[5][RF_PATH_B] = pg_power_5g[9] & 0x1f; + power_trim_info->bb_gain[5][RF_PATH_C] = pg_power_5g[10] & 0x1f; + power_trim_info->bb_gain[5][RF_PATH_D] = pg_power_5g[11] & 0x1f; + + power_trim_info->bb_gain[6][RF_PATH_A] = pg_power_5g[12] & 0x1f; + power_trim_info->bb_gain[6][RF_PATH_B] = pg_power_5g[13] & 0x1f; + power_trim_info->bb_gain[6][RF_PATH_C] = pg_power_5g[14] & 0x1f; + power_trim_info->bb_gain[6][RF_PATH_D] = pg_power_5g[15] & 0x1f; + + power_trim_info->bb_gain[7][RF_PATH_A] = pg_power_5g[16] & 0x1f; + power_trim_info->bb_gain[7][RF_PATH_B] = pg_power_5g[17] & 0x1f; + power_trim_info->bb_gain[7][RF_PATH_C] = pg_power_5g[18] & 0x1f; + power_trim_info->bb_gain[7][RF_PATH_D] = pg_power_5g[19] & 0x1f; + + power_trim_info->flag = + power_trim_info->flag | KFREE_FLAG_ON | KFREE_FLAG_ON_5G; + + } + + phydm_set_power_trim_offset_8814b(dm); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b power trim flag:0x%02x\n", + power_trim_info->flag); + + if (power_trim_info->flag & KFREE_FLAG_ON) { + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < MAX_PATH_NUM_8814B; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b pwr_trim->bb_gain[%d][%d]=0x%X\n", + i, j, power_trim_info->bb_gain[i][j]); + } + } + } +} + +void phydm_get_tssi_trim_offset_8814b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j; + u8 tssi_trim_2g[8] = {0}, tssi_trim_5g[24] = {0}; + + odm_efuse_one_byte_read(dm, TSSI_2GM_TXA_14B, &tssi_trim_2g[0], false); + odm_efuse_one_byte_read(dm, TSSI_2GM_TXB_14B, &tssi_trim_2g[1], false); + odm_efuse_one_byte_read(dm, TSSI_2GM_TXC_14B, &tssi_trim_2g[2], false); + odm_efuse_one_byte_read(dm, TSSI_2GM_TXD_14B, &tssi_trim_2g[3], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXA_14B, &tssi_trim_2g[4], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXB_14B, &tssi_trim_2g[5], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXC_14B, &tssi_trim_2g[6], false); + odm_efuse_one_byte_read(dm, TSSI_2GH_TXD_14B, &tssi_trim_2g[7], false); + + j = 0; + for (i = 0; i < 8; i++) { + if (tssi_trim_2g[i] == 0xff) + j++; + } + + if (j == 8) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 2g tssi trim no PG\n"); + } else { + power_trim_info->tssi_trim[0][RF_PATH_A] = (s8)tssi_trim_2g[0]; + power_trim_info->tssi_trim[0][RF_PATH_B] = (s8)tssi_trim_2g[1]; + power_trim_info->tssi_trim[0][RF_PATH_C] = (s8)tssi_trim_2g[2]; + power_trim_info->tssi_trim[0][RF_PATH_D] = (s8)tssi_trim_2g[3]; + power_trim_info->tssi_trim[1][RF_PATH_A] = (s8)tssi_trim_2g[0]; + power_trim_info->tssi_trim[1][RF_PATH_B] = (s8)tssi_trim_2g[1]; + power_trim_info->tssi_trim[1][RF_PATH_C] = (s8)tssi_trim_2g[2]; + power_trim_info->tssi_trim[1][RF_PATH_D] = (s8)tssi_trim_2g[3]; + power_trim_info->tssi_trim[2][RF_PATH_A] = (s8)tssi_trim_2g[4]; + power_trim_info->tssi_trim[2][RF_PATH_B] = (s8)tssi_trim_2g[5]; + power_trim_info->tssi_trim[2][RF_PATH_C] = (s8)tssi_trim_2g[6]; + power_trim_info->tssi_trim[2][RF_PATH_D] = (s8)tssi_trim_2g[7]; + + power_trim_info->flag = + power_trim_info->flag | TSSI_TRIM_FLAG_ON | KFREE_FLAG_ON_2G; + + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < MAX_PATH_NUM_8814B; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2g tssi_trim[%d][%d]=0x%X\n", + i, j, power_trim_info->tssi_trim[i][j]); + } + } + } + + odm_efuse_one_byte_read(dm, TSSI_5GL1_TXA_14B, &tssi_trim_5g[0], false); + odm_efuse_one_byte_read(dm, TSSI_5GL1_TXB_14B, &tssi_trim_5g[1], false); + odm_efuse_one_byte_read(dm, TSSI_5GL1_TXC_14B, &tssi_trim_5g[2], false); + odm_efuse_one_byte_read(dm, TSSI_5GL1_TXD_14B, &tssi_trim_5g[3], false); + odm_efuse_one_byte_read(dm, TSSI_5GL2_TXA_14B, &tssi_trim_5g[4], false); + odm_efuse_one_byte_read(dm, TSSI_5GL2_TXB_14B, &tssi_trim_5g[5], false); + odm_efuse_one_byte_read(dm, TSSI_5GL2_TXC_14B, &tssi_trim_5g[6], false); + odm_efuse_one_byte_read(dm, TSSI_5GL2_TXD_14B, &tssi_trim_5g[7], false); + odm_efuse_one_byte_read(dm, TSSI_5GM1_TXA_14B, &tssi_trim_5g[8], false); + odm_efuse_one_byte_read(dm, TSSI_5GM1_TXB_14B, &tssi_trim_5g[9], false); + odm_efuse_one_byte_read(dm, TSSI_5GM1_TXC_14B, &tssi_trim_5g[10], false); + odm_efuse_one_byte_read(dm, TSSI_5GM1_TXD_14B, &tssi_trim_5g[11], false); + odm_efuse_one_byte_read(dm, TSSI_5GM2_TXA_14B, &tssi_trim_5g[12], false); + odm_efuse_one_byte_read(dm, TSSI_5GM2_TXB_14B, &tssi_trim_5g[13], false); + odm_efuse_one_byte_read(dm, TSSI_5GM2_TXC_14B, &tssi_trim_5g[14], false); + odm_efuse_one_byte_read(dm, TSSI_5GM2_TXD_14B, &tssi_trim_5g[15], false); + odm_efuse_one_byte_read(dm, TSSI_5GH1_TXA_14B, &tssi_trim_5g[16], false); + odm_efuse_one_byte_read(dm, TSSI_5GH1_TXB_14B, &tssi_trim_5g[17], false); + odm_efuse_one_byte_read(dm, TSSI_5GH1_TXC_14B, &tssi_trim_5g[18], false); + odm_efuse_one_byte_read(dm, TSSI_5GH1_TXD_14B, &tssi_trim_5g[19], false); + odm_efuse_one_byte_read(dm, TSSI_5GH2_TXA_14B, &tssi_trim_5g[20], false); + odm_efuse_one_byte_read(dm, TSSI_5GH2_TXB_14B, &tssi_trim_5g[21], false); + odm_efuse_one_byte_read(dm, TSSI_5GH2_TXC_14B, &tssi_trim_5g[22], false); + odm_efuse_one_byte_read(dm, TSSI_5GH2_TXD_14B, &tssi_trim_5g[23], false); + + j = 0; + for (i = 0; i < 24; i++) { + if (tssi_trim_5g[i] == 0xff) + j++; + } + + if (j == 24) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 5g tssi trim no PG\n"); + } else { + power_trim_info->tssi_trim[3][RF_PATH_A] = (s8)tssi_trim_5g[0]; + power_trim_info->tssi_trim[3][RF_PATH_B] = (s8)tssi_trim_5g[1]; + power_trim_info->tssi_trim[3][RF_PATH_C] = (s8)tssi_trim_5g[2]; + power_trim_info->tssi_trim[3][RF_PATH_D] = (s8)tssi_trim_5g[3]; + power_trim_info->tssi_trim[4][RF_PATH_A] = (s8)tssi_trim_5g[4]; + power_trim_info->tssi_trim[4][RF_PATH_B] = (s8)tssi_trim_5g[5]; + power_trim_info->tssi_trim[4][RF_PATH_C] = (s8)tssi_trim_5g[6]; + power_trim_info->tssi_trim[4][RF_PATH_D] = (s8)tssi_trim_5g[7]; + power_trim_info->tssi_trim[5][RF_PATH_A] = (s8)tssi_trim_5g[8]; + power_trim_info->tssi_trim[5][RF_PATH_B] = (s8)tssi_trim_5g[9]; + power_trim_info->tssi_trim[5][RF_PATH_C] = (s8)tssi_trim_5g[10]; + power_trim_info->tssi_trim[5][RF_PATH_D] = (s8)tssi_trim_5g[11]; + power_trim_info->tssi_trim[6][RF_PATH_A] = (s8)tssi_trim_5g[12]; + power_trim_info->tssi_trim[6][RF_PATH_B] = (s8)tssi_trim_5g[13]; + power_trim_info->tssi_trim[6][RF_PATH_C] = (s8)tssi_trim_5g[14]; + power_trim_info->tssi_trim[6][RF_PATH_D] = (s8)tssi_trim_5g[15]; + power_trim_info->tssi_trim[7][RF_PATH_A] = (s8)tssi_trim_5g[16]; + power_trim_info->tssi_trim[7][RF_PATH_B] = (s8)tssi_trim_5g[17]; + power_trim_info->tssi_trim[7][RF_PATH_C] = (s8)tssi_trim_5g[18]; + power_trim_info->tssi_trim[7][RF_PATH_D] = (s8)tssi_trim_5g[19]; + power_trim_info->tssi_trim[8][RF_PATH_A] = (s8)tssi_trim_5g[20]; + power_trim_info->tssi_trim[8][RF_PATH_B] = (s8)tssi_trim_5g[21]; + power_trim_info->tssi_trim[8][RF_PATH_C] = (s8)tssi_trim_5g[22]; + power_trim_info->tssi_trim[8][RF_PATH_D] = (s8)tssi_trim_5g[23]; + + power_trim_info->flag = + power_trim_info->flag | TSSI_TRIM_FLAG_ON | KFREE_FLAG_ON_5G; + + for (i = 0; i < KFREE_BAND_NUM; i++) { + for (j = 0; j < MAX_PATH_NUM_8814B; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 5g tssi_trim[%d][%d]=0x%X\n", + i, j, power_trim_info->tssi_trim[i][j]); + } + } + } +} + +s8 phydm_get_tssi_trim_de_8814b(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 channel = *dm->channel, group = 0; + + if (channel >= 1 && channel <= 3) + group = 0; + else if (channel >= 4 && channel <= 9) + group = 1; + else if (channel >= 10 && channel <= 14) + group = 2; + else if (channel >= 36 && channel <= 50) + group = 3; + else if (channel >= 52 && channel <= 64) + group = 4; + else if (channel >= 100 && channel <= 118) + group = 5; + else if (channel >= 120 && channel <= 144) + group = 6; + else if (channel >= 149 && channel <= 165) + group = 7; + else if (channel >= 167 && channel <= 177) + group = 8; + else { + RF_DBG(dm, DBG_RF_MP, "[kfree] Channel(%d) is not exist in Group\n", + channel); + return 0; + } + + return power_trim_info->tssi_trim[group][path]; +} + +void phydm_set_pabias_bandedge_2g_rf_8814b(void *dm_void) +{ +#if 0 + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u32 rf_reg_51 = 0, rf_reg_52 = 0, rf_reg_53 = 0, rf_reg_3f = 0; + u8 i, j; + s32 pa_bias_tmp, bandedge_tmp, reg_tmp; + +#if 0 + /*2.4G bias*/ + /*rf3f == rf53*/ +#endif + for (i = 0; i < MAX_PATH_NUM_8814B; i++) { + rf_reg_51 = odm_get_rf_reg(dm, i, RF_0x51, RFREGOFFSETMASK); + rf_reg_52 = odm_get_rf_reg(dm, i, RF_0x52, RFREGOFFSETMASK); + rf_reg_53 = odm_get_rf_reg(dm, i, RF_0x53, RFREGOFFSETMASK); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2g rf(0x51)=0x%X rf(0x52)=0x%X rf(0x53)=0x%X path=%d\n", + rf_reg_51, rf_reg_52, rf_reg_53, i); + + /*2.4G bias*/ + rf_reg_3f = rf_reg_53; + pa_bias_tmp = rf_reg_3f & 0xf; + + reg_tmp = pa_bias_tmp + power_trim_info->pa_bias_trim[0][i]; + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2g pa bias reg_tmp(%d) = pa_bias_tmp(%d) + power_trim_info->pa_bias_trim[0][%d](%d)\n", + reg_tmp, pa_bias_tmp, i, power_trim_info->pa_bias_trim[0][i]); + +#if 0 + if (reg_tmp < 0) { + reg_tmp = 0; + RF_DBG(dm, DBG_RF_MP, + "[kfree] 2g pa bias reg_tmp < 0. Set 0 path=%d\n", i); + } else if (reg_tmp > 7) { + reg_tmp = 7; + RF_DBG(dm, DBG_RF_MP, + "[kfree] 2g pa bias reg_tmp > 7. Set 7 path=%d\n", i); + } +#endif + + rf_reg_3f = ((rf_reg_3f & 0xffff0) | reg_tmp); + rf_reg_3f = ((rf_reg_3f & 0x0ffff) | 0x10000); + + odm_set_rf_reg(dm, i, RF_0xef, BIT(10), 0x1); + for (j = 0; j <= 0xf; j++) { + odm_set_rf_reg(dm, i, RF_0x30, RFREGOFFSETMASK, (j << 16)); + odm_set_rf_reg(dm, i, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2G pa bias write RF_0x30=0x%05x RF_0x3f=0x%x path=%d\n", + (j << 16), rf_reg_3f, i); + } + odm_set_rf_reg(dm, i, RF_0xef, BIT(10), 0x0); + +#if 0 + /*2.4G bandedge*/ + /*rf3f =>*/ + /*rf51[3:1] = rf3f[17:15]*/ + /*rf52[2:0] = rf3f[14:12]*/ + /*rf52[18] = rf3f[11]*/ + /*rf51[6:4] = rf3f[10:8]*/ + /*rf51[11:8] = rf3f[7:4]*/ + /*rf51[16:13] = rf3f[3:0]*/ +#endif + /*2.4G bandedge*/ + rf_reg_3f = (((rf_reg_51 & 0xe) >> 1) << 15) | + ((rf_reg_52 & 0x7) << 12) | + (((rf_reg_52 & 0x40000) >> 18) << 11) | + (((rf_reg_51 & 0x70) >> 4) << 8) | + (((rf_reg_51 & 0xf00) >> 8) << 4) | + ((rf_reg_51 & 0x1e000) >> 13); + + bandedge_tmp = rf_reg_3f & 0xf; + + reg_tmp = bandedge_tmp + power_trim_info->pa_bias_trim[0][i]; + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2g bandedge reg_tmp(%d) = bandedge_tmp(%d) + power_trim_info->pa_bias_trim[0][%d](%d)\n", + reg_tmp, bandedge_tmp, i, power_trim_info->pa_bias_trim[0][i]); + +#if 0 + if (reg_tmp < 0) { + reg_tmp = 0; + RF_DBG(dm, DBG_RF_MP, + "[kfree] 2g bandedge reg_tmp < 0. Set 0 path=%d\n", i); + } else if (reg_tmp > 7) { + reg_tmp = 7; + RF_DBG(dm, DBG_RF_MP, + "[kfree] 2g bandedge reg_tmp > 7. Set 7 path=%d\n", i); + } +#endif + + rf_reg_3f = ((rf_reg_3f & 0xffff0) | reg_tmp); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2G bandedge RF_0x30=0x%05X RF_0x3f=0x%x path=%d\n", + 0x00001, rf_reg_3f, i); + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2G bandedge RF_0x30=0x%05X RF_0x3f=0x%x path=%d\n", + 0x0000b, rf_reg_3f, i); + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2G bandedge RF_0x30=0x%05X RF_0x3f=0x%x path=%d\n", + 0x00023, rf_reg_3f, i); + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2G bandedge RF_0x30=0x%05X RF_0x3f=0x%x path=%d\n", + 0x00029, rf_reg_3f, i); + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 2G bandedge RF_0x30=0x%05X RF_0x3f=0x%x path=%d\n", + 0x0002a, rf_reg_3f, i); + + odm_set_rf_reg(dm, i, RF_0xef, BIT(8), 0x1); + odm_set_rf_reg(dm, i, RF_0x33, RFREGOFFSETMASK, 0x00001); + odm_set_rf_reg(dm, i, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, i, RF_0x33, RFREGOFFSETMASK, 0x0000b); + odm_set_rf_reg(dm, i, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, i, RF_0x33, RFREGOFFSETMASK, 0x00023); + odm_set_rf_reg(dm, i, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, i, RF_0x33, RFREGOFFSETMASK, 0x00029); + odm_set_rf_reg(dm, i, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, i, RF_0x33, RFREGOFFSETMASK, 0x0002a); + odm_set_rf_reg(dm, i, RF_0x3f, RFREGOFFSETMASK, rf_reg_3f); + odm_set_rf_reg(dm, i, RF_0xef, BIT(8), 0x0); + + } +#endif +} + +void phydm_set_pabias_bandedge_5g_rf_8814b(void *dm_void) +{ +#if 0 + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u32 rf_reg_18[MAX_PATH_NUM_8814B] = {0}, + rf_reg_61[15][MAX_PATH_NUM_8814B] = {0}, + rf_reg_62[3][MAX_PATH_NUM_8814B] = {0}; + u8 i, j; + u32 bandedge[15][MAX_PATH_NUM_8814B] = {0}, + pa_bias[3][MAX_PATH_NUM_8814B] = {0}; + + s32 pa_bias_tmp, reg_tmp; + + + for (i = 0; i < MAX_PATH_NUM_8814B; i++) { + rf_reg_18[i] = odm_get_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK); + + for (j = 0; j < 3; j++) { + if (j == 0) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x10d24); + else if (j == 1) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x30d64); + else if (j == 2) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x50da9); + + rf_reg_62[j][i] = odm_get_rf_reg(dm, i, 0x62, RFREGOFFSETMASK); + +#if 0 + /*5G bias*/ + /*rf62[19:16] == rf30[11:8]*/ + /*rf62[15:12] == rf30[7:4]*/ + /*rf62[11:8] == rf3030[3:0]*/ +#endif + pa_bias[j][i] = (((rf_reg_62[j][i] & 0xf0000) >> 16) << 8) | + (((rf_reg_62[j][i] & 0xf000) >> 12) << 4) | + ((rf_reg_62[j][i] & 0xf00) >> 8); + } + + for (j = 0; j < 15; j++) { + if (j == 0) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x10d24);/*ch36*/ + else if (j == 1) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x11926);/*ch38*/ + else if (j == 2) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x1252a);/*ch42*/ + else if (j == 3) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x1253a);/*ch58*/ + else if (j == 4) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x1193e);/*ch62*/ + else if (j == 5) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x10d40);/*ch64*/ + else if (j == 6) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x30d64);/*ch100*/ + else if (j == 7) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x31966);/*ch102*/ + else if (j == 8) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x3256a);/*ch106*/ + else if (j == 9) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x3257a);/*ch122*/ + else if (j == 10) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x31986);/*ch134*/ + else if (j == 11) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x30d8c);/*ch140*/ + else if (j == 12) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x50d95);/*ch149*/ + else if (j == 13) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x51997);/*ch151*/ + else if (j == 14) + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, 0x5259b);/*ch155*/ + + + rf_reg_61[j][i] = odm_get_rf_reg(dm, i, RF_0x61, RFREGOFFSETMASK); +#if 0 + /*5G bandedge*/ + /*rf61[11:8] == rf30[11:8]*/ + /*rf61[7:4] == rf30[7:4]*/ + /*rf61[3:0] == rf3030[3:0]*/ +#endif + bandedge[j][i] = rf_reg_61[j][i] & 0xfff; + } + + odm_set_rf_reg(dm, i, RF_0x18, RFREGOFFSETMASK, rf_reg_18[i]); + } + + for (i = 0; i < MAX_PATH_NUM_8814B; i++) { + for (j = 0; j < 3; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] pa_bias[%d][%d]=0x%x\n", j, i, pa_bias[j][i]); + } + } + + for (i = 0; i < MAX_PATH_NUM_8814B; i++) { + for (j = 0; j < 15; j++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] bandedge[%d][%d]=0x%x\n", j, i, bandedge[j][i]); + } + } + + /*5G bias*/ + for (i = 0; i < MAX_PATH_NUM_8814B; i++) { + odm_set_rf_reg(dm, i, RF_0xee, BIT(8), 0x1); + for (j = 0; j <= 0xb; j++) { + + if (j >= 0 && j <= 3) + pa_bias_tmp = pa_bias[0][i] & 0xf; + else if (j >= 4 && j <= 0x7) + pa_bias_tmp = pa_bias[1][i] & 0xf; + else if (j >= 0x8 && j <= 0xb) + pa_bias_tmp = pa_bias[2][i] & 0xf; + + reg_tmp = pa_bias_tmp + power_trim_info->pa_bias_trim[1][i]; + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 5g pa bias reg_tmp(%d) = pa_bias_tmp(%d) + power_trim_info->pa_bias_trim[1][%d](%d)\n", + reg_tmp, pa_bias_tmp, i, power_trim_info->pa_bias_trim[1][i]); +#if 0 + if (reg_tmp < 0) { + reg_tmp = 0; + RF_DBG(dm, DBG_RF_MP, + "[kfree] 5g pa bias reg_tmp < 0. Set 0 path=%d\n", i); + } else if (reg_tmp > 7) { + reg_tmp = 7; + RF_DBG(dm, DBG_RF_MP, + "[kfree] 5g pa bias reg_tmp > 7. Set 7 path=%d\n", i); + } +#endif + if (j >= 0 && j <= 3) + reg_tmp = ((pa_bias[0][i] & 0xffff0) | reg_tmp | (j << 12)); + else if (j >= 4 && j <= 0x7) + reg_tmp = ((pa_bias[1][i] & 0xffff0) | reg_tmp | (j << 12)); + else if (j >= 0x8 && j <= 0xb) + reg_tmp = ((pa_bias[2][i] & 0xffff0) | reg_tmp | (j << 12)); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b write RF_0x30=0x%05x path=%d\n", + reg_tmp, i); + + odm_set_rf_reg(dm, i, RF_0x30, RFREGOFFSETMASK, reg_tmp); + } + odm_set_rf_reg(dm, i, RF_0xee, BIT(8), 0x0); + } + + /*5G bandedge*/ + for (i = 0; i < MAX_PATH_NUM_8814B; i++) { + odm_set_rf_reg(dm, i, RF_0xee, BIT(9), 0x1); + for (j = 0; j <= 0xe; j++) { + reg_tmp = bandedge[j][i] + power_trim_info->pa_bias_trim[1][i]; + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b 5g bandedge reg_tmp(%d)(0x%X) = bandedge_org(%d) + power_trim_info->pa_bias_trim[1][%d](%d)\n", + reg_tmp, reg_tmp, bandedge[j][i], i, power_trim_info->pa_bias_trim[1][i]); +#if 0 + if (reg_tmp < 0) { + reg_tmp = 0; + RF_DBG(dm, DBG_RF_MP, + "[kfree] 5g bandedge reg_tmp < 0. Set 0 path=%d\n", i); + } else if (reg_tmp > 7) { + reg_tmp = 7; + RF_DBG(dm, DBG_RF_MP, + "[kfree] 5g bandedge reg_tmp > 7. Set 7 path=%d\n", i); + } +#endif + + reg_tmp = ((bandedge[j][i] & 0xffff0) | reg_tmp | (j << 12)); + + RF_DBG(dm, DBG_RF_MP, + "[kfree] 8814b write RF_0x30=0x%05x path=%d\n", + reg_tmp, i); + + odm_set_rf_reg(dm, i, RF_0x30, RFREGOFFSETMASK, reg_tmp); + } + odm_set_rf_reg(dm, i, RF_0xee, BIT(9), 0x0); + } + +#endif +} + + +void phydm_get_pa_bias_offset_8814b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 i, j, k; + u8 tssi_pa_bias_2g[2] = {0}, tssi_pa_bias_5g[2] = {0}; + + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GAC_14B, &tssi_pa_bias_2g[0], false); + odm_efuse_one_byte_read(dm, PPG_PABIAS_2GBD_14B, &tssi_pa_bias_2g[1], false); + + j = 0; + for (i = 0; i < 2; i++) { + if (tssi_pa_bias_2g[i] == 0xff) + j++; + } + + if (j == 2) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 2g PA Bias K no PG\n"); + } else { + power_trim_info->pa_bias_trim[0][RF_PATH_A] = tssi_pa_bias_2g[0] & 0xf; + power_trim_info->pa_bias_trim[0][RF_PATH_C] = (tssi_pa_bias_2g[0] & 0xf0) >> 4; + power_trim_info->pa_bias_trim[0][RF_PATH_B] = tssi_pa_bias_2g[1] & 0xf; + power_trim_info->pa_bias_trim[0][RF_PATH_D] = (tssi_pa_bias_2g[1] & 0xf0) >> 4; + + for (k = 0; k < MAX_PATH_NUM_8814B; k++) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 2g PA Bias K efuse:0x%x path=%d\n", + power_trim_info->pa_bias_trim[0][k], k); + odm_set_rf_reg(dm, k, 0x60, 0x0000f000, power_trim_info->pa_bias_trim[0][k]); + } + +#if 0 + for (k = 0; k < MAX_PATH_NUM_8814B; k++) { + if ((power_trim_info->pa_bias_trim[0][k] & BIT(0)) == 0) + power_trim_info->pa_bias_trim[0][k] = (-1 * (power_trim_info->pa_bias_trim[0][k] >> 1)); + else + power_trim_info->pa_bias_trim[0][k] = (power_trim_info->pa_bias_trim[0][k] >> 1); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 2g PA Bias K power_trim_info->pa_bias_trim[0][%d]=0x%x\n", + k, power_trim_info->pa_bias_trim[0][k]); + } + + phydm_set_pabias_bandedge_2g_rf_8814b(dm); +#endif + } + + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GAC_14B, &tssi_pa_bias_5g[0], false); + odm_efuse_one_byte_read(dm, PPG_PABIAS_5GBD_14B, &tssi_pa_bias_5g[1], false); + + j = 0; + for (i = 0; i < 2; i++) { + if (tssi_pa_bias_5g[i] == 0xff) + j++; + } + + if (j == 2) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 5g PA Bias K no PG\n"); + } else { + power_trim_info->pa_bias_trim[1][RF_PATH_A] = tssi_pa_bias_5g[0] & 0xf; + power_trim_info->pa_bias_trim[1][RF_PATH_C] = (tssi_pa_bias_5g[0] & 0xf0) >> 4; + power_trim_info->pa_bias_trim[1][RF_PATH_B] = tssi_pa_bias_5g[1] & 0xf; + power_trim_info->pa_bias_trim[1][RF_PATH_D] = (tssi_pa_bias_5g[1] & 0xf0) >> 4; + + for (k = 0; k < MAX_PATH_NUM_8814B; k++) { + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 5g PA Bias K efuse:0x%x path=%d\n", + power_trim_info->pa_bias_trim[1][k], k); + + odm_set_rf_reg(dm, k, 0x60, 0x000f0000, power_trim_info->pa_bias_trim[1][k]); + } +#if 0 + for (k = 0; k < MAX_PATH_NUM_8814B; k++) { + if ((power_trim_info->pa_bias_trim[1][k] & BIT(0)) == 0) + power_trim_info->pa_bias_trim[1][k] = (-1 * (power_trim_info->pa_bias_trim[1][k] >> 1)); + else + power_trim_info->pa_bias_trim[1][k] = (power_trim_info->pa_bias_trim[1][k] >> 1); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b 5g PA Bias K power_trim_info->pa_bias_trim[1][%d]=0x%x\n", + k, power_trim_info->pa_bias_trim[1][k]); + } + + phydm_set_pabias_bandedge_5g_rf_8814b(dm); +#endif + } + + +} + +void phydm_get_thermal_trim_offset_8814b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + u8 pg_therm = 0xff, i; + + odm_efuse_one_byte_read(dm, PPG_THERMAL_A_OFFSET_14B, &pg_therm, false); + + if (pg_therm != 0xff) { + for (i = 0; i < MAX_PATH_NUM_8814B; i++) { + if (i == 0) + odm_efuse_one_byte_read(dm, PPG_THERMAL_A_OFFSET_14B, &pg_therm, false); + else if (i == 1) + odm_efuse_one_byte_read(dm, PPG_THERMAL_B_OFFSET_14B, &pg_therm, false); + else if (i == 2) + odm_efuse_one_byte_read(dm, PPG_THERMAL_C_OFFSET_14B, &pg_therm, false); + else if (i == 3) + odm_efuse_one_byte_read(dm, PPG_THERMAL_D_OFFSET_14B, &pg_therm, false); + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b Efuse thermal S%d:0x%x\n", i, pg_therm); + pg_therm = pg_therm & 0x1f; + if ((pg_therm & BIT(0)) == 0) + power_trim_info->multi_thermal[i] = (-1 * (pg_therm >> 1)); + else + power_trim_info->multi_thermal[i] = (pg_therm >> 1); + } + + power_trim_info->flag |= KFREE_FLAG_THERMAL_K_ON; + } + + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b thermal trim flag:0x%02x\n", + power_trim_info->flag); + + for (i = 0; i < MAX_RF_PATH; i++) { + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + RF_DBG(dm, DBG_RF_MP, "[kfree] 8814b thermal S%d:%d\n", + i ,power_trim_info->multi_thermal[i]); + } +} + +s8 phydm_get_tssi_trim_de(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_RTL8822C) + return phydm_get_tssi_trim_de_8822c(dm, path); + else if (dm->support_ic_type & ODM_RTL8812F) + return phydm_get_tssi_trim_de_8812f(dm, path); + else if (dm->support_ic_type & ODM_RTL8197G) + return phydm_get_tssi_trim_de_8197g(dm, path); + else if (dm->support_ic_type & ODM_RTL8814B) + return phydm_get_tssi_trim_de_8814b(dm, path); + else + return 0; +} + +void phydm_do_new_kfree(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_RTL8822C) { + phydm_get_set_thermal_trim_offset_8822c(dm); + phydm_get_set_power_trim_offset_8822c(dm); + phydm_get_set_pa_bias_offset_8822c(dm); + phydm_get_tssi_trim_offset_8822c(dm); + } + + if (dm->support_ic_type & ODM_RTL8812F) { + phydm_get_set_thermal_trim_offset_8812f(dm); + phydm_get_set_power_trim_offset_8812f(dm); + phydm_get_set_pa_bias_offset_8812f(dm); + phydm_get_tssi_trim_offset_8812f(dm); + } + + if (dm->support_ic_type & ODM_RTL8195B) { + phydm_get_thermal_trim_offset_8195b(dm); + phydm_get_set_power_trim_offset_8195b(dm); + phydm_get_set_pa_bias_offset_8195b(dm); + } + + if (dm->support_ic_type & ODM_RTL8721D) { + phydm_get_thermal_trim_offset_8721d(dm); + phydm_get_set_power_trim_offset_8721d(dm); + /*phydm_get_set_pa_bias_offset_8721d(dm);*/ + } + + if (dm->support_ic_type & ODM_RTL8198F) { + phydm_get_pa_bias_offset_8198f(dm); + phydm_get_set_lna_offset_8198f(dm); + } + + if (dm->support_ic_type & ODM_RTL8197G) { + phydm_get_thermal_trim_offset_8197g(dm); + phydm_get_set_power_trim_offset_8197g(dm); + phydm_get_set_pa_bias_offset_8197g(dm); + phydm_get_tssi_trim_offset_8197g(dm); + phydm_get_set_lna_offset_8197g(dm); + } + + if (dm->support_ic_type & ODM_RTL8710C) { + phydm_get_thermal_trim_offset_8710c(dm); + phydm_get_set_power_trim_offset_8710c(dm); + phydm_get_set_pa_bias_offset_8710c(dm); + } + + if (dm->support_ic_type & ODM_RTL8814B) { + phydm_get_thermal_trim_offset_8814b(dm); + phydm_get_set_power_trim_offset_8814b(dm); + phydm_get_pa_bias_offset_8814b(dm); + phydm_get_tssi_trim_offset_8814b(dm); + } +} + +void phydm_set_kfree_to_rf(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_RTL8814A) + phydm_set_kfree_to_rf_8814a(dm, e_rf_path, data); + + if ((dm->support_ic_type & ODM_RTL8821C) && + (*dm->band_type == ODM_BAND_2_4G)) + phydm_set_kfree_to_rf_8821c(dm, e_rf_path, true, data); + else if (dm->support_ic_type & ODM_RTL8821C) + phydm_set_kfree_to_rf_8821c(dm, e_rf_path, false, data); + + if (dm->support_ic_type & ODM_RTL8822B) + phydm_set_kfree_to_rf_8822b(dm, e_rf_path, data); + + if (dm->support_ic_type & ODM_RTL8710B) + phydm_set_kfree_to_rf_8710b(dm, e_rf_path, data); + + if (dm->support_ic_type & ODM_RTL8198F) + phydm_set_kfree_to_rf_8198f(dm, e_rf_path, data); +} + +void phydm_clear_kfree_to_rf(void *dm_void, u8 e_rf_path, u8 data) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_RTL8822B) + phydm_clear_kfree_to_rf_8822b(dm, e_rf_path, 1); + + if (dm->support_ic_type & ODM_RTL8821C) + phydm_clear_kfree_to_rf_8821c(dm, e_rf_path, 1); + + if (dm->support_ic_type & ODM_RTL8198F) + phydm_clear_kfree_to_rf_8198f(dm, e_rf_path, 0); +} + +void phydm_get_thermal_trim_offset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + PEFUSE_HAL pEfuseHal = &hal_data->EfuseHal; + u1Byte eFuseContent[DCMD_EFUSE_MAX_SECTION_NUM * EFUSE_MAX_WORD_UNIT * 2]; + + if (HAL_MAC_Dump_EFUSE(&GET_HAL_MAC_INFO((PADAPTER)adapter), EFUSE_WIFI, eFuseContent, pEfuseHal->PhysicalLen_WiFi, HAL_MAC_EFUSE_PHYSICAL, HAL_MAC_EFUSE_PARSE_DRV) != RT_STATUS_SUCCESS) + RF_DBG(dm, DBG_RF_MP, "[kfree] dump efuse fail !!!\n"); +#endif + + if (dm->support_ic_type & ODM_RTL8821C) + phydm_get_thermal_trim_offset_8821c(dm_void); + else if (dm->support_ic_type & ODM_RTL8822B) + phydm_get_thermal_trim_offset_8822b(dm_void); + else if (dm->support_ic_type & ODM_RTL8710B) + phydm_get_thermal_trim_offset_8710b(dm_void); + else if (dm->support_ic_type & ODM_RTL8192F) + phydm_get_thermal_trim_offset_8192f(dm_void); + else if (dm->support_ic_type & ODM_RTL8198F) + phydm_get_thermal_trim_offset_8198f(dm_void); +} + +void phydm_get_power_trim_offset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if 0 //(DM_ODM_SUPPORT_TYPE & ODM_WIN) // 2017 MH DM Should use the same code.s + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + PEFUSE_HAL pEfuseHal = &hal_data->EfuseHal; + u1Byte eFuseContent[DCMD_EFUSE_MAX_SECTION_NUM * EFUSE_MAX_WORD_UNIT * 2]; + + if (HAL_MAC_Dump_EFUSE(&GET_HAL_MAC_INFO(adapter), EFUSE_WIFI, eFuseContent, pEfuseHal->PhysicalLen_WiFi, HAL_MAC_EFUSE_PHYSICAL, HAL_MAC_EFUSE_PARSE_DRV) != RT_STATUS_SUCCESS) + RF_DBG(dm, DBG_RF_MP, "[kfree] dump efuse fail !!!\n"); +#endif + + if (dm->support_ic_type & ODM_RTL8821C) + phydm_get_power_trim_offset_8821c(dm_void); + else if (dm->support_ic_type & ODM_RTL8822B) + phydm_get_power_trim_offset_8822b(dm_void); + else if (dm->support_ic_type & ODM_RTL8710B) + phydm_get_power_trim_offset_8710b(dm_void); + else if (dm->support_ic_type & ODM_RTL8192F) + phydm_get_power_trim_offset_8192f(dm_void); + else if (dm->support_ic_type & ODM_RTL8198F) + phydm_get_power_trim_offset_8198f(dm_void); +} + +void phydm_get_pa_bias_offset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + PEFUSE_HAL pEfuseHal = &hal_data->EfuseHal; + u1Byte eFuseContent[DCMD_EFUSE_MAX_SECTION_NUM * EFUSE_MAX_WORD_UNIT * 2]; + + if (HAL_MAC_Dump_EFUSE(&GET_HAL_MAC_INFO((PADAPTER)adapter), EFUSE_WIFI, eFuseContent, pEfuseHal->PhysicalLen_WiFi, HAL_MAC_EFUSE_PHYSICAL, HAL_MAC_EFUSE_PARSE_DRV) != RT_STATUS_SUCCESS) + RF_DBG(dm, DBG_RF_MP, "[kfree] dump efuse fail !!!\n"); +#endif + + if (dm->support_ic_type & ODM_RTL8822B) + phydm_get_pa_bias_offset_8822b(dm_void); +} + +s8 phydm_get_thermal_offset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + return power_trim_info->thermal; + else + return 0; +} + +s8 phydm_get_multi_thermal_offset(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *power_trim_info = &dm->power_trim_data; + + if (power_trim_info->flag & KFREE_FLAG_THERMAL_K_ON) + return power_trim_info->multi_thermal[path]; + else + return 0; +} + +void phydm_do_kfree(void *dm_void, u8 channel_to_sw) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_power_trim_data *pwrtrim = &dm->power_trim_data; + u8 channel_idx = 0, rfpath = 0, max_path = 0, kfree_band_num = 0; + u8 i, j; + s8 bb_gain; + + if (dm->support_ic_type & ODM_RTL8814A) + max_path = 4; /*0~3*/ + else if (dm->support_ic_type & + (ODM_RTL8812 | ODM_RTL8822B | ODM_RTL8192F)) { + max_path = 2; /*0~1*/ + kfree_band_num = KFREE_BAND_NUM; + } else if (dm->support_ic_type & ODM_RTL8821C) { + max_path = 1; + kfree_band_num = KFREE_BAND_NUM; + } else if (dm->support_ic_type & ODM_RTL8710B) { + max_path = 1; + kfree_band_num = 1; + } else if (dm->support_ic_type & ODM_RTL8198F) { + max_path = 4; + kfree_band_num = 3; + } + + if (dm->support_ic_type & + (ODM_RTL8192F | ODM_RTL8822B | ODM_RTL8821C | + ODM_RTL8814A | ODM_RTL8710B)) { + for (i = 0; i < kfree_band_num; i++) { + for (j = 0; j < max_path; j++) + RF_DBG(dm, DBG_RF_MP, + "[kfree] PwrTrim->gain[%d][%d]=0x%X\n", + i, j, pwrtrim->bb_gain[i][j]); + } + } + if (*dm->band_type == ODM_BAND_2_4G && + pwrtrim->flag & KFREE_FLAG_ON_2G) { + if (!(dm->support_ic_type & ODM_RTL8192F)) { + if (channel_to_sw >= 1 && channel_to_sw <= 14) + channel_idx = PHYDM_2G; + for (rfpath = RF_PATH_A; rfpath < max_path; rfpath++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s:chnl=%d PATH=%d gain:0x%X\n", + __func__, channel_to_sw, rfpath, + pwrtrim->bb_gain[channel_idx][rfpath]); + bb_gain = pwrtrim->bb_gain[channel_idx][rfpath]; + phydm_set_kfree_to_rf(dm, rfpath, bb_gain); + } + } else if (dm->support_ic_type & ODM_RTL8192F) { + if (channel_to_sw >= 1 && channel_to_sw <= 3) + channel_idx = 0; + if (channel_to_sw >= 4 && channel_to_sw <= 9) + channel_idx = 1; + if (channel_to_sw >= 10 && channel_to_sw <= 14) + channel_idx = 2; + for (rfpath = RF_PATH_A; rfpath < max_path; rfpath++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s:chnl=%d PATH=%d gain:0x%X\n", + __func__, channel_to_sw, rfpath, + pwrtrim->bb_gain[channel_idx][rfpath]); + bb_gain = pwrtrim->bb_gain[channel_idx][rfpath]; + phydm_set_kfree_to_rf_8192f(dm, rfpath, + channel_idx, + bb_gain); + } + } + } else if (*dm->band_type == ODM_BAND_5G && + pwrtrim->flag & KFREE_FLAG_ON_5G) { + if (channel_to_sw >= 36 && channel_to_sw <= 48) + channel_idx = PHYDM_5GLB1; + if (channel_to_sw >= 52 && channel_to_sw <= 64) + channel_idx = PHYDM_5GLB2; + if (channel_to_sw >= 100 && channel_to_sw <= 120) + channel_idx = PHYDM_5GMB1; + if (channel_to_sw >= 122 && channel_to_sw <= 144) + channel_idx = PHYDM_5GMB2; + if (channel_to_sw >= 149 && channel_to_sw <= 177) + channel_idx = PHYDM_5GHB; + + for (rfpath = RF_PATH_A; rfpath < max_path; rfpath++) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s: channel=%d PATH=%d bb_gain:0x%X\n", + __func__, channel_to_sw, rfpath, + pwrtrim->bb_gain[channel_idx][rfpath]); + bb_gain = pwrtrim->bb_gain[channel_idx][rfpath]; + phydm_set_kfree_to_rf(dm, rfpath, bb_gain); + } + } else { + RF_DBG(dm, DBG_RF_MP, "[kfree] Set default Register\n"); + if (!(dm->support_ic_type & ODM_RTL8192F)) { + for (rfpath = RF_PATH_A; rfpath < max_path; rfpath++) { + bb_gain = pwrtrim->bb_gain[channel_idx][rfpath]; + phydm_clear_kfree_to_rf(dm, rfpath, bb_gain); + } + } +#if 0 + /*else if(dm->support_ic_type & ODM_RTL8192F){ + if (channel_to_sw >= 1 && channel_to_sw <= 3) + channel_idx = 0; + if (channel_to_sw >= 4 && channel_to_sw <= 9) + channel_idx = 1; + if (channel_to_sw >= 9 && channel_to_sw <= 14) + channel_idx = 2; + for (rfpath = RF_PATH_A; rfpath < max_path; rfpath++) + phydm_clear_kfree_to_rf_8192f(dm, rfpath, pwrtrim->bb_gain[channel_idx][rfpath]); + }*/ +#endif + } +} + +void phydm_config_new_kfree(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + + if (cali_info->reg_rf_kfree_enable == 2) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s: reg_rf_kfree_enable == 2, Disable\n", + __func__); + return; + } else if (cali_info->reg_rf_kfree_enable == 1 || + cali_info->reg_rf_kfree_enable == 0) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s: reg_rf_kfree_enable == true\n", __func__); + + phydm_do_new_kfree(dm); + } +} + +void phydm_config_kfree(void *dm_void, u8 channel_to_sw) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct odm_power_trim_data *pwrtrim = &dm->power_trim_data; + + RF_DBG(dm, DBG_RF_MP, "===>[kfree] phy_ConfigKFree()\n"); + + if (cali_info->reg_rf_kfree_enable == 2) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s: reg_rf_kfree_enable == 2, Disable\n", + __func__); + return; + } else if (cali_info->reg_rf_kfree_enable == 1 || + cali_info->reg_rf_kfree_enable == 0) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s: reg_rf_kfree_enable == true\n", __func__); + /*Make sure the targetval is defined*/ + if (!(pwrtrim->flag & KFREE_FLAG_ON)) { + RF_DBG(dm, DBG_RF_MP, + "[kfree] %s: efuse is 0xff, KFree not work\n", + __func__); + return; + } +#if 0 + /*if kfree_table[0] == 0xff, means no Kfree*/ +#endif + phydm_do_kfree(dm, channel_to_sw); + } + RF_DBG(dm, DBG_RF_MP, "<===[kfree] phy_ConfigKFree()\n"); +} + +void phydm_set_lna_trim_offset (void *dm_void, u8 path, u8 cg_cs, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_RTL8197G) + phydm_set_lna_trim_offset_8197g(dm, path, cg_cs, enable); +} + diff --git a/hal/phydm/halrf/halrf_kfree.h b/hal/phydm/halrf/halrf_kfree.h new file mode 100644 index 0000000..2de6b6b --- /dev/null +++ b/hal/phydm/halrf/halrf_kfree.h @@ -0,0 +1,296 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_KFREE_H__ +#define __HALRF_KFREE_H__ + +#define KFREE_VERSION "1.0" + +#define KFREE_BAND_NUM 9 +#define KFREE_CH_NUM 3 + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_AP)) + +#define BB_GAIN_NUM 6 + +#endif + +#define KFREE_FLAG_ON BIT(0) +#define KFREE_FLAG_THERMAL_K_ON BIT(1) + +#define KFREE_FLAG_ON_2G BIT(2) +#define KFREE_FLAG_ON_5G BIT(3) + +#define PA_BIAS_FLAG_ON BIT(4) + +#define TSSI_TRIM_FLAG_ON BIT(5) + +#define LNA_FLAG_ON BIT(6) + + +#define PPG_THERMAL_OFFSET_98F 0x50 +#define PPG_2GM_TXAB_98F 0x51 +#define PPG_2GM_TXCD_98F 0x52 +#define PPG_2GL_TXAB_98F 0x53 +#define PPG_2GL_TXCD_98F 0x54 +#define PPG_2GH_TXAB_98F 0x55 +#define PPG_2GH_TXCD_98F 0x56 + +#define PPG_PABIAS_2GAB_98F 0x57 +#define PPG_PABIAS_2GCD_98F 0x58 + +#define PPG_LNA_2GA_98F 0x59 +#define PPG_LNA_2GB_98F 0x5a +#define PPG_LNA_2GC_98F 0x5b +#define PPG_LNA_2GD_98F 0x5c + +#define PPG_THERMAL_OFFSET_21C 0x1EF +#define PPG_2G_TXAB_21C 0x1EE +#define PPG_5GL1_TXA_21C 0x1EC +#define PPG_5GL2_TXA_21C 0x1E8 +#define PPG_5GM1_TXA_21C 0x1E4 +#define PPG_5GM2_TXA_21C 0x1E0 +#define PPG_5GH1_TXA_21C 0x1DC + +#define PPG_THERMAL_OFFSET_22B 0x3EF +#define PPG_2G_TXAB_22B 0x3EE +#define PPG_2G_TXCD_22B 0x3ED +#define PPG_5GL1_TXA_22B 0x3EC +#define PPG_5GL1_TXB_22B 0x3EB +#define PPG_5GL1_TXC_22B 0x3EA +#define PPG_5GL1_TXD_22B 0x3E9 +#define PPG_5GL2_TXA_22B 0x3E8 +#define PPG_5GL2_TXB_22B 0x3E7 +#define PPG_5GL2_TXC_22B 0x3E6 +#define PPG_5GL2_TXD_22B 0x3E5 +#define PPG_5GM1_TXA_22B 0x3E4 +#define PPG_5GM1_TXB_22B 0x3E3 +#define PPG_5GM1_TXC_22B 0x3E2 +#define PPG_5GM1_TXD_22B 0x3E1 +#define PPG_5GM2_TXA_22B 0x3E0 +#define PPG_5GM2_TXB_22B 0x3DF +#define PPG_5GM2_TXC_22B 0x3DE +#define PPG_5GM2_TXD_22B 0x3DD +#define PPG_5GH1_TXA_22B 0x3DC +#define PPG_5GH1_TXB_22B 0x3DB +#define PPG_5GH1_TXC_22B 0x3DA +#define PPG_5GH1_TXD_22B 0x3D9 + +#define PPG_PABIAS_2GA_22B 0x3D5 +#define PPG_PABIAS_2GB_22B 0x3D6 + +#define PPG_THERMAL_A_OFFSET_22C 0x1ef +#define PPG_THERMAL_B_OFFSET_22C 0x1b0 +#define PPG_2GL_TXAB_22C 0x1d4 +#define PPG_2GM_TXAB_22C 0x1ee +#define PPG_2GH_TXAB_22C 0x1d2 +#define PPG_5GL1_TXA_22C 0x1ec +#define PPG_5GL1_TXB_22C 0x1eb +#define PPG_5GL2_TXA_22C 0x1e8 +#define PPG_5GL2_TXB_22C 0x1e7 +#define PPG_5GM1_TXA_22C 0x1e4 +#define PPG_5GM1_TXB_22C 0x1e3 +#define PPG_5GM2_TXA_22C 0x1e0 +#define PPG_5GM2_TXB_22C 0x1df +#define PPG_5GH1_TXA_22C 0x1dc +#define PPG_5GH1_TXB_22C 0x1db + +#define PPG_PABIAS_2GA_22C 0x1d6 +#define PPG_PABIAS_2GB_22C 0x1d5 +#define PPG_PABIAS_5GA_22C 0x1d8 +#define PPG_PABIAS_5GB_22C 0x1d7 + +#define TSSI_2GM_TXA_22C 0x1c0 +#define TSSI_2GM_TXB_22C 0x1bf +#define TSSI_2GH_TXA_22C 0x1be +#define TSSI_2GH_TXB_22C 0x1bd +#define TSSI_5GL1_TXA_22C 0x1bc +#define TSSI_5GL1_TXB_22C 0x1bb +#define TSSI_5GL2_TXA_22C 0x1ba +#define TSSI_5GL2_TXB_22C 0x1b9 +#define TSSI_5GM1_TXA_22C 0x1b8 +#define TSSI_5GM1_TXB_22C 0x1b7 +#define TSSI_5GM2_TXA_22C 0x1b6 +#define TSSI_5GM2_TXB_22C 0x1b5 +#define TSSI_5GH1_TXA_22C 0x1b4 +#define TSSI_5GH1_TXB_22C 0x1b3 +#define TSSI_5GH2_TXA_22C 0x1b2 +#define TSSI_5GH2_TXB_22C 0x1b1 + +/*8195B*/ +#define PPG_THERMAL_OFFSET_95B 0x1ef +#define PPG_2GL_TXA_95B 0x1d4 +#define PPG_2GM_TXA_95B 0x1ee +#define PPG_2GH_TXA_95B 0x1d2 +#define PPG_5GL1_TXA_95B 0x1ec +#define PPG_5GL2_TXA_95B 0x1e8 +#define PPG_5GM1_TXA_95B 0x1e4 +#define PPG_5GM2_TXA_95B 0x1e0 +#define PPG_5GH1_TXA_95B 0x1dc + +#define PPG_PABIAS_2GA_95B 0x1d6 +#define PPG_PABIAS_5GA_95B 0x1d8 + +/*8721D*/ +/*#define KFREE_BAND_NUM_8721D 6*/ +#define PPG_THERMAL_OFFSET_8721D 0x1EF +#define PPG_2G_TXA_8721D 0x1EE +#define PPG_5GL1_TXA_8721D 0x1ED +#define PPG_5GL2_TXA_8721D 0x1EC +#define PPG_5GM1_TXA_8721D 0x1EB +#define PPG_5GM2_TXA_8721D 0x1EA +#define PPG_5GH1_TXA_8721D 0x1E9 + +/*8197G*/ +#define PPG_THERMAL_A_OFFSET_97G 0x50 +#define PPG_THERMAL_B_OFFSET_97G 0x27 +#define PPG_2GM_TXAB_97G 0x51 +#define PPG_2GL_TXAB_97G 0x53 +#define PPG_2GH_TXAB_97G 0x55 +#define TSSI_2GL_TXA_97G 0x1c +#define TSSI_2GL_TXB_97G 0x1d +#define TSSI_2GH_TXA_97G 0x1e +#define TSSI_2GH_TXB_97G 0x1f +#define PPG_PABIAS_2GAB_97G 0x57 +#define PPG_LNA_2GA_97G 0x21 +#define PPG_LNA_2GB_97G 0x22 + +/*8710C Ameba Z2*/ +#define PPG_THERMAL_OFFSET_10C 0x1EF +#define PPG_2GL_TX_10C 0x1D4 +#define PPG_2GM_TX_10C 0x1EE +#define PPG_2GH_TX_10C 0x1D2 +#define PPG_PABIAS_10C 0x1D6 +#define PPG_LNA_10C 0x1D0 + +/*8814B*/ +#define PPG_2GL_TXAB_14B 0x3ee +#define PPG_2GL_TXCD_14B 0x3ed +#define PPG_5GL1_TXA_14B 0x3ec +#define PPG_5GL1_TXB_14B 0x3eb +#define PPG_5GL1_TXC_14B 0x3ea +#define PPG_5GL1_TXD_14B 0x3e9 +#define PPG_5GL2_TXA_14B 0x3e8 +#define PPG_5GL2_TXB_14B 0x3e7 +#define PPG_5GL2_TXC_14B 0x3e6 +#define PPG_5GL2_TXD_14B 0x3e5 +#define PPG_5GM1_TXA_14B 0x3e4 +#define PPG_5GM1_TXB_14B 0x3e3 +#define PPG_5GM1_TXC_14B 0x3e2 +#define PPG_5GM1_TXD_14B 0x3e1 +#define PPG_5GM2_TXA_14B 0x3e0 +#define PPG_5GM2_TXB_14B 0x3df +#define PPG_5GM2_TXC_14B 0x3de +#define PPG_5GM2_TXD_14B 0x3dd +#define PPG_5GH1_TXA_14B 0x3dc +#define PPG_5GH1_TXB_14B 0x3db +#define PPG_5GH1_TXC_14B 0x3da +#define PPG_5GH1_TXD_14B 0x3d9 +#define PPG_PABIAS_5GAC_14B 0x3d8 +#define PPG_PABIAS_5GBD_14B 0x3d7 +#define PPG_PABIAS_2GAC_14B 0x3d6 +#define PPG_PABIAS_2GBD_14B 0x3d5 + +#define PPG_THERMAL_A_OFFSET_14B 0x3D4 +#define PPG_THERMAL_B_OFFSET_14B 0x3D3 +#define PPG_THERMAL_C_OFFSET_14B 0x3D2 +#define PPG_THERMAL_D_OFFSET_14B 0x3D1 + +#define TSSI_2GM_TXA_14B 0x3c0 +#define TSSI_2GM_TXB_14B 0x3bf +#define TSSI_2GM_TXC_14B 0x3be +#define TSSI_2GM_TXD_14B 0x3bd +#define TSSI_2GH_TXA_14B 0x3bc +#define TSSI_2GH_TXB_14B 0x3bb +#define TSSI_2GH_TXC_14B 0x3ba +#define TSSI_2GH_TXD_14B 0x3b9 +#define TSSI_5GL1_TXA_14B 0x3b8 +#define TSSI_5GL1_TXB_14B 0x3b7 +#define TSSI_5GL1_TXC_14B 0x3b6 +#define TSSI_5GL1_TXD_14B 0x3b5 +#define TSSI_5GL2_TXA_14B 0x3b4 +#define TSSI_5GL2_TXB_14B 0x3b3 +#define TSSI_5GL2_TXC_14B 0x3b2 +#define TSSI_5GL2_TXD_14B 0x3b1 +#define TSSI_5GM1_TXA_14B 0x3b0 +#define TSSI_5GM1_TXB_14B 0x3af +#define TSSI_5GM1_TXC_14B 0x3ae +#define TSSI_5GM1_TXD_14B 0x3ad +#define TSSI_5GM2_TXA_14B 0x3ac +#define TSSI_5GM2_TXB_14B 0x3ab +#define TSSI_5GM2_TXC_14B 0x3aa +#define TSSI_5GM2_TXD_14B 0x3a9 +#define TSSI_5GH1_TXA_14B 0x3a8 +#define TSSI_5GH1_TXB_14B 0x3a7 +#define TSSI_5GH1_TXC_14B 0x3a6 +#define TSSI_5GH1_TXD_14B 0x3a5 +#define TSSI_5GH2_TXA_14B 0x3a4 +#define TSSI_5GH2_TXB_14B 0x3a3 +#define TSSI_5GH2_TXC_14B 0x3a2 +#define TSSI_5GH2_TXD_14B 0x3a1 + + +struct odm_power_trim_data { + u8 flag; + u8 pa_bias_flag; + u8 lna_flag; + s8 bb_gain[KFREE_BAND_NUM][MAX_RF_PATH]; + s8 tssi_trim[KFREE_BAND_NUM][MAX_RF_PATH]; + s8 pa_bias_trim[KFREE_BAND_NUM][MAX_RF_PATH]; + s8 lna_trim[MAX_RF_PATH]; + s8 thermal; + s8 multi_thermal[MAX_RF_PATH]; +}; + +enum phydm_kfree_channeltosw { + PHYDM_2G = 0, + PHYDM_5GLB1 = 1, + PHYDM_5GLB2 = 2, + PHYDM_5GMB1 = 3, + PHYDM_5GMB2 = 4, + PHYDM_5GHB = 5, +}; + +void phydm_get_thermal_trim_offset(void *dm_void); + +void phydm_get_power_trim_offset(void *dm_void); + +void phydm_get_pa_bias_offset(void *dm_void); + +s8 phydm_get_thermal_offset(void *dm_void); + +s8 phydm_get_multi_thermal_offset(void *dm_void, u8 path); + +void phydm_clear_kfree_to_rf(void *dm_void, u8 e_rf_path, u8 data); + +void phydm_config_new_kfree(void *dm_void); + +s8 phydm_get_tssi_trim_de(void *dm_void, u8 path); + +void phydm_config_kfree(void *dm_void, u8 channel_to_sw); + +void phydm_set_lna_trim_offset (void *dm_void, u8 path, u8 cg_cs, u8 enable); + +#endif /*__HALRF_KFREE_H__*/ diff --git a/hal/phydm/halrf/halrf_powertracking.c b/hal/phydm/halrf/halrf_powertracking.c new file mode 100644 index 0000000..a1db18f --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking.c @@ -0,0 +1,186 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + * ************************************************************ + */ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +boolean +odm_check_power_status(void *dm_void) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct dm_struct *dm = (struct dm_struct *)dm_void; + PADAPTER *adapter = dm->adapter; + + RT_RF_POWER_STATE rt_state; + MGNT_INFO *mgnt_info = &((PADAPTER)adapter)->MgntInfo; + + /* 2011/07/27 MH We are not testing ready~~!! We may fail to get correct value when init sequence. */ + if (mgnt_info->init_adpt_in_progress == true) { + RF_DBG(dm, DBG_RF_INIT, + "check_pow_status Return true, due to initadapter\n"); + return true; + } + + /* + * 2011/07/19 MH We can not execute tx pwoer tracking/ LLC calibrate or IQK. + */ + ((PADAPTER)adapter)->HalFunc.GetHwRegHandler((PADAPTER)adapter, HW_VAR_RF_STATE, (u8 *)(&rt_state)); + if (((PADAPTER)adapter)->bDriverStopped || ((PADAPTER)adapter)->bDriverIsGoingToPnpSetPowerSleep || rt_state == eRfOff) { + RF_DBG(dm, DBG_RF_INIT, + "check_pow_status Return false, due to %d/%d/%d\n", + ((PADAPTER)adapter)->bDriverStopped, + ((PADAPTER)adapter)->bDriverIsGoingToPnpSetPowerSleep, + rt_state); + return false; + } +#endif + return true; +} + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +void halrf_update_pwr_track(void *dm_void, u8 rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + u8 path_idx = 0; +#endif + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Pwr Track Get rate=0x%x\n", rate); + + dm->tx_rate = rate; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if DEV_BUS_TYPE == RT_PCI_INTERFACE +#if USE_WORKITEM + odm_schedule_work_item(&dm->ra_rpt_workitem); +#else + if (dm->support_ic_type == ODM_RTL8821) { +#if (RTL8821A_SUPPORT == 1) + odm_tx_pwr_track_set_pwr8821a(dm, MIX_MODE, RF_PATH_A, 0); +#endif + } else if (dm->support_ic_type == ODM_RTL8812) { + for (path_idx = RF_PATH_A; path_idx < MAX_PATH_NUM_8812A; path_idx++) { +#if (RTL8812A_SUPPORT == 1) + odm_tx_pwr_track_set_pwr8812a(dm, MIX_MODE, path_idx, 0); +#endif + } + } else if (dm->support_ic_type == ODM_RTL8723B) { +#if (RTL8723B_SUPPORT == 1) + odm_tx_pwr_track_set_pwr_8723b(dm, MIX_MODE, RF_PATH_A, 0); +#endif + } else if (dm->support_ic_type == ODM_RTL8192E) { + for (path_idx = RF_PATH_A; path_idx < MAX_PATH_NUM_8192E; path_idx++) { +#if (RTL8192E_SUPPORT == 1) + odm_tx_pwr_track_set_pwr92_e(dm, MIX_MODE, path_idx, 0); +#endif + } + } else if (dm->support_ic_type == ODM_RTL8188E) { +#if (RTL8188E_SUPPORT == 1) + odm_tx_pwr_track_set_pwr88_e(dm, MIX_MODE, RF_PATH_A, 0); +#endif + } +#endif +#else + odm_schedule_work_item(&dm->ra_rpt_workitem); +#endif +#endif +} + +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void halrf_update_init_rate_work_item_callback( + void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + u8 p = 0; + + if (dm->support_ic_type == ODM_RTL8821) { +#if (RTL8821A_SUPPORT == 1) + odm_tx_pwr_track_set_pwr8821a(dm, MIX_MODE, RF_PATH_A, 0); +#endif + } else if (dm->support_ic_type == ODM_RTL8812) { +#if (RTL8812A_SUPPORT == 1) + /*Don't know how to include &c*/ + for (p = RF_PATH_A; p < MAX_PATH_NUM_8812A; p++) + odm_tx_pwr_track_set_pwr8812a(dm, MIX_MODE, p, 0); +#endif + } else if (dm->support_ic_type == ODM_RTL8723B) { +#if (RTL8723B_SUPPORT == 1) + odm_tx_pwr_track_set_pwr_8723b(dm, MIX_MODE, RF_PATH_A, 0); +#endif + } else if (dm->support_ic_type == ODM_RTL8192E) { +#if (RTL8192E_SUPPORT == 1) + /*Don't know how to include &c*/ + for (p = RF_PATH_A; p < MAX_PATH_NUM_8192E; p++) + odm_tx_pwr_track_set_pwr92_e(dm, MIX_MODE, p, 0); +#endif + } else if (dm->support_ic_type == ODM_RTL8188E) { +#if (RTL8188E_SUPPORT == 1) + odm_tx_pwr_track_set_pwr88_e(dm, MIX_MODE, RF_PATH_A, 0); +#endif + } +} +#endif + +void halrf_set_pwr_track(void *dm_void, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct _hal_rf_ *rf = &(dm->rf_table); + struct txpwrtrack_cfg c; + u8 i; + + configure_txpower_track(dm, &c); + if (enable) { + rf->rf_supportability = rf->rf_supportability | HAL_RF_TX_PWR_TRACK; + if (cali_info->txpowertrack_control == 1 || cali_info->txpowertrack_control == 3) + halrf_do_tssi(dm); + } else { + rf->rf_supportability = rf->rf_supportability & ~HAL_RF_TX_PWR_TRACK; + odm_clear_txpowertracking_state(dm); + halrf_do_tssi(dm); + halrf_calculate_tssi_codeword(dm); + halrf_set_tssi_codeword(dm); + +#if !(RTL8723F_SUPPORT == 1) + for (i = 0; i < c.rf_path_count; i++) + (*c.odm_tx_pwr_track_set_pwr)(dm, CLEAN_MODE, i, 0); +#endif + } + + if (cali_info->txpowertrack_control == 2 || + cali_info->txpowertrack_control == 3 || + cali_info->txpowertrack_control == 4 || + cali_info->txpowertrack_control == 5) + halrf_txgapk_reload_tx_gain(dm); +} + diff --git a/hal/phydm/halrf/halrf_powertracking.h b/hal/phydm/halrf/halrf_powertracking.h new file mode 100644 index 0000000..c81f252 --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking.h @@ -0,0 +1,43 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_POWER_TRACKING_H__ +#define __HALRF_POWER_TRACKING_H__ + +boolean +odm_check_power_status(void *dm_void); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +void halrf_update_pwr_track(void *dm_void, u8 rate); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void halrf_update_init_rate_work_item_callback( + void *context); +#endif + +void halrf_set_pwr_track(void *dm_void, u8 enable); + +#endif /*#ifndef __HALRF_POWERTRACKING_H__*/ diff --git a/hal/phydm/halrf/halrf_powertracking_ap.c b/hal/phydm/halrf/halrf_powertracking_ap.c new file mode 100644 index 0000000..28a8091 --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking_ap.c @@ -0,0 +1,1290 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +/* ************************************************************ + * include files + * ************************************************************ */ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#if !defined(_OUTSRC_COEXIST) +/* ************************************************************ + * Global var + * ************************************************************ */ + + +u32 ofdm_swing_table_new[OFDM_TABLE_SIZE_92D] = { + 0x0b40002d, /* 0, -15.0dB */ + 0x0c000030, /* 1, -14.5dB */ + 0x0cc00033, /* 2, -14.0dB */ + 0x0d800036, /* 3, -13.5dB */ + 0x0e400039, /* 4, -13.0dB */ + 0x0f00003c, /* 5, -12.5dB */ + 0x10000040, /* 6, -12.0dB */ + 0x11000044, /* 7, -11.5dB */ + 0x12000048, /* 8, -11.0dB */ + 0x1300004c, /* 9, -10.5dB */ + 0x14400051, /* 10, -10.0dB */ + 0x15800056, /* 11, -9.5dB */ + 0x16c0005b, /* 12, -9.0dB */ + 0x18000060, /* 13, -8.5dB */ + 0x19800066, /* 14, -8.0dB */ + 0x1b00006c, /* 15, -7.5dB */ + 0x1c800072, /* 16, -7.0dB */ + 0x1e400079, /* 17, -6.5dB */ + 0x20000080, /* 18, -6.0dB */ + 0x22000088, /* 19, -5.5dB */ + 0x24000090, /* 20, -5.0dB */ + 0x26000098, /* 21, -4.5dB */ + 0x288000a2, /* 22, -4.0dB */ + 0x2ac000ab, /* 23, -3.5dB */ + 0x2d4000b5, /* 24, -3.0dB */ + 0x300000c0, /* 25, -2.5dB */ + 0x32c000cb, /* 26, -2.0dB */ + 0x35c000d7, /* 27, -1.5dB */ + 0x390000e4, /* 28, -1.0dB */ + 0x3c8000f2, /* 29, -0.5dB */ + 0x40000100, /* 30, +0dB */ + 0x43c0010f, /* 31, +0.5dB */ + 0x47c0011f, /* 32, +1.0dB */ + 0x4c000130, /* 33, +1.5dB */ + 0x50800142, /* 34, +2.0dB */ + 0x55400155, /* 35, +2.5dB */ + 0x5a400169, /* 36, +3.0dB */ + 0x5fc0017f, /* 37, +3.5dB */ + 0x65400195, /* 38, +4.0dB */ + 0x6b8001ae, /* 39, +4.5dB */ + 0x71c001c7, /* 40, +5.0dB */ + 0x788001e2, /* 41, +5.5dB */ + 0x7f8001fe /* 42, +6.0dB */ +}; + +u8 cck_swing_table_ch1_ch13_new[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01}, /* 0, -16.0dB */ + {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, /* 1, -15.5dB */ + {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 2, -15.0dB */ + {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 3, -14.5dB */ + {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 4, -14.0dB */ + {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 5, -13.5dB */ + {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01}, /* 6, -13.0dB */ + {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01}, /* 7, -12.5dB */ + {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01}, /* 8, -12.0dB */ + {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01}, /* 9, -11.5dB */ + {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 10, -11.0dB */ + {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 11, -10.5dB */ + {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 12, -10.0dB */ + {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 13, -9.5dB */ + {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01}, /* 14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02}, /* 15, -8.5dB */ + {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02}, /* 17, -7.5dB */ + {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02}, /* 19, -6.5dB */ + {0x1c, 0x1a, 0x18, 0x12, 0x0e, 0x08, 0x04, 0x02}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02}, /* 21, -5.5dB */ + {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02}, /* 23, -4.5dB */ + {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03}, /* 25, -3.5dB */ + {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03}, /* 26, -3.0dB */ + {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03}, /* 27, -2.5dB */ + {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03}, /* 29, -1.5dB */ + {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03}, /* 30, -1.0dB */ + {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04}, /* 31, -0.5dB */ + {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04} /* 32, +0dB */ +}; + + +u8 cck_swing_table_ch14_new[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00}, /* 0, -16.0dB */ + {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 1, -15.5dB */ + {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 2, -15.0dB */ + {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 3, -14.5dB */ + {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 4, -14.0dB */ + {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 5, -13.5dB */ + {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 6, -13.0dB */ + {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 7, -12.5dB */ + {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 8, -12.0dB */ + {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 9, -11.5dB */ + {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 10, -11.0dB */ + {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 11, -10.5dB */ + {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 12, -10.0dB */ + {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 13, -9.5dB */ + {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 15, -8.5dB */ + {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 17, -7.5dB */ + {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00}, /* 19, -6.5dB */ + {0x1c, 0x1a, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 21, -5.5dB */ + {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00}, /* 23, -4.5dB */ + {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00}, /* 25, -3.5dB */ + {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00}, /* 26, -3.0dB */ + {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00}, /* 27, -2.5dB */ + {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00}, /* 29, -1.5dB */ + {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00}, /* 30, -1.0dB */ + {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00}, /* 31, -0.5dB */ + {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00} /* 32, +0dB */ +}; + +u32 ofdm_swing_table[OFDM_TABLE_SIZE_92D] = { + 0x0b40002d, /* 0, -15.0dB */ + 0x0c000030, /* 1, -14.5dB */ + 0x0cc00033, /* 2, -14.0dB */ + 0x0d800036, /* 3, -13.5dB */ + 0x0e400039, /* 4, -13.0dB */ + 0x0f00003c, /* 5, -12.5dB */ + 0x10000040, /* 6, -12.0dB */ + 0x11000044, /* 7, -11.5dB */ + 0x12000048, /* 8, -11.0dB */ + 0x1300004c, /* 9, -10.5dB */ + 0x14400051, /* 10, -10.0dB */ + 0x15800056, /* 11, -9.5dB */ + 0x16c0005b, /* 12, -9.0dB */ + 0x18000060, /* 13, -8.5dB */ + 0x19800066, /* 14, -8.0dB */ + 0x1b00006c, /* 15, -7.5dB */ + 0x1c800072, /* 16, -7.0dB */ + 0x1e400079, /* 17, -6.5dB */ + 0x20000080, /* 18, -6.0dB */ + 0x22000088, /* 19, -5.5dB */ + 0x24000090, /* 20, -5.0dB */ + 0x26000098, /* 21, -4.5dB */ + 0x288000a2, /* 22, -4.0dB */ + 0x2ac000ab, /* 23, -3.5dB */ + 0x2d4000b5, /* 24, -3.0dB */ + 0x300000c0, /* 25, -2.5dB */ + 0x32c000cb, /* 26, -2.0dB */ + 0x35c000d7, /* 27, -1.5dB */ + 0x390000e4, /* 28, -1.0dB */ + 0x3c8000f2, /* 29, -0.5dB */ + 0x40000100, /* 30, +0dB */ + 0x43c0010f, /* 31, +0.5dB */ + 0x47c0011f, /* 32, +1.0dB */ + 0x4c000130, /* 33, +1.5dB */ + 0x50800142, /* 34, +2.0dB */ + 0x55400155, /* 35, +2.5dB */ + 0x5a400169, /* 36, +3.0dB */ + 0x5fc0017f, /* 37, +3.5dB */ + 0x65400195, /* 38, +4.0dB */ + 0x6b8001ae, /* 39, +4.5dB */ + 0x71c001c7, /* 40, +5.0dB */ + 0x788001e2, /* 41, +5.5dB */ + 0x7f8001fe /* 42, +6.0dB */ +}; + + +u8 cck_swing_table_ch1_ch13[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01}, /* 0, -16.0dB */ + {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, /* 1, -15.5dB */ + {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 2, -15.0dB */ + {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 3, -14.5dB */ + {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 4, -14.0dB */ + {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 5, -13.5dB */ + {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01}, /* 6, -13.0dB */ + {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01}, /* 7, -12.5dB */ + {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01}, /* 8, -12.0dB */ + {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01}, /* 9, -11.5dB */ + {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 10, -11.0dB */ + {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 11, -10.5dB */ + {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 12, -10.0dB */ + {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 13, -9.5dB */ + {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01}, /* 14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02}, /* 15, -8.5dB */ + {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02}, /* 17, -7.5dB */ + {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02}, /* 19, -6.5dB */ + {0x1c, 0x1a, 0x18, 0x12, 0x0e, 0x08, 0x04, 0x02}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02}, /* 21, -5.5dB */ + {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02}, /* 23, -4.5dB */ + {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03}, /* 25, -3.5dB */ + {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03}, /* 26, -3.0dB */ + {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03}, /* 27, -2.5dB */ + {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03}, /* 29, -1.5dB */ + {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03}, /* 30, -1.0dB */ + {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04}, /* 31, -0.5dB */ + {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04} /* 32, +0dB */ +}; + + +u8 cck_swing_table_ch14[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00}, /* 0, -16.0dB */ + {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 1, -15.5dB */ + {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 2, -15.0dB */ + {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 3, -14.5dB */ + {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 4, -14.0dB */ + {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 5, -13.5dB */ + {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 6, -13.0dB */ + {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 7, -12.5dB */ + {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 8, -12.0dB */ + {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 9, -11.5dB */ + {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 10, -11.0dB */ + {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 11, -10.5dB */ + {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 12, -10.0dB */ + {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 13, -9.5dB */ + {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 15, -8.5dB */ + {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 17, -7.5dB */ + {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00}, /* 19, -6.5dB */ + {0x1c, 0x1a, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 21, -5.5dB */ + {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00}, /* 23, -4.5dB */ + {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00}, /* 25, -3.5dB */ + {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00}, /* 26, -3.0dB */ + {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00}, /* 27, -2.5dB */ + {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00}, /* 29, -1.5dB */ + {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00}, /* 30, -1.0dB */ + {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00}, /* 31, -0.5dB */ + {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00} /* 32, +0dB */ +}; + +u8 cck_swing_table_ch1_ch14_88f[CCK_TABLE_SIZE_88F][16] = { + {0x16, 0x15, 0x13, 0x10, 0xD, 0x9, 0x6, 0x3, 0x2, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 0 -16dB */ + {0x18, 0x17, 0x15, 0x12, 0xE, 0xA, 0x7, 0x4, 0x2, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 1 -15.5dB */ + {0x1B, 0x1A, 0x18, 0x14, 0x10, 0xB, 0x7, 0x4, 0x2, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 2 -15dB */ + {0x1F, 0x1E, 0x1B, 0x17, 0x12, 0xD, 0x8, 0x5, 0x2, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 3 -14.5dB */ + {0x22, 0x21, 0x1E, 0x19, 0x14, 0xE, 0x9, 0x5, 0x3, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 4 -14dB */ + {0x26, 0x25, 0x22, 0x1C, 0x16, 0x10, 0xA, 0x6, 0x3, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 5 -13.5dB */ + {0x2B, 0x2A, 0x26, 0x20, 0x19, 0x12, 0xC, 0x7, 0x3, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 6 -13dB */ + {0x30, 0x2F, 0x2A, 0x24, 0x1C, 0x14, 0xD, 0x8, 0x4, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 7 -12.5dB */ + {0x36, 0x34, 0x2F, 0x28, 0x1F, 0x17, 0xF, 0x9, 0x4, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 8 -12dB */ + {0x3D, 0x3B, 0x35, 0x2D, 0x23, 0x19, 0x11, 0xA, 0x5, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 9 -11.5dB */ + {0x44, 0x42, 0x3C, 0x33, 0x28, 0x1C, 0x13, 0xB, 0x5, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 10 -11dB */ + {0x4D, 0x4A, 0x43, 0x39, 0x2C, 0x20, 0x15, 0xC, 0x6, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 11 -10.5dB */ + {0x56, 0x53, 0x4B, 0x40, 0x32, 0x24, 0x17, 0xE, 0x6, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 12 -10dB */ + {0x60, 0x5D, 0x54, 0x47, 0x38, 0x28, 0x1A, 0xF, 0x7, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 13 -9.5dB */ + {0x6C, 0x69, 0x5F, 0x50, 0x3F, 0x2D, 0x1E, 0x11, 0x8, 0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 14 -9dB */ + {0x79, 0x76, 0x6A, 0x5A, 0x46, 0x33, 0x21, 0x13, 0x9, 0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 15 -8.5dB */ + {0x88, 0x84, 0x77, 0x65, 0x4F, 0x39, 0x25, 0x15, 0xA, 0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 16 -8dB */ + {0x99, 0x94, 0x86, 0x71, 0x58, 0x40, 0x2A, 0x18, 0xB, 0x4, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 17 -7.5dB */ + {0xAC, 0xA6, 0x96, 0x7F, 0x63, 0x47, 0x2F, 0x1B, 0xD, 0x4, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 18 -7dB */ + {0xC1, 0xBA, 0xA8, 0x8F, 0x6F, 0x50, 0x35, 0x1E, 0xE, 0x4, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 19 -6.5dB */ + {0xD8, 0xD1, 0xBD, 0xA0, 0x7D, 0x5A, 0x3B, 0x22, 0x10, 0x5, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0} /* 20 -6dB */ +}; + + +u8 cck_swing_table_ch1_ch13_88f[CCK_TABLE_SIZE_88F][16] = { + {0x16, 0x15, 0x13, 0x10, 0xD, 0x9, 0x6, 0x3, 0x2, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 0 -16dB */ + {0x18, 0x17, 0x15, 0x12, 0xE, 0xA, 0x7, 0x4, 0x2, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 1 -15.5dB */ + {0x1B, 0x1A, 0x18, 0x14, 0x10, 0xB, 0x7, 0x4, 0x2, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 2 -15dB */ + {0x1F, 0x1E, 0x1B, 0x17, 0x12, 0xD, 0x8, 0x5, 0x2, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 3 -14.5dB */ + {0x22, 0x21, 0x1E, 0x19, 0x14, 0xE, 0x9, 0x5, 0x3, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 4 -14dB */ + {0x26, 0x25, 0x22, 0x1C, 0x16, 0x10, 0xA, 0x6, 0x3, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 5 -13.5dB */ + {0x2B, 0x2A, 0x26, 0x20, 0x19, 0x12, 0xC, 0x7, 0x3, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 6 -13dB */ + {0x30, 0x2F, 0x2A, 0x24, 0x1C, 0x14, 0xD, 0x8, 0x4, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 7 -12.5dB */ + {0x36, 0x34, 0x2F, 0x28, 0x1F, 0x17, 0xF, 0x9, 0x4, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 8 -12dB */ + {0x3D, 0x3B, 0x35, 0x2D, 0x23, 0x19, 0x11, 0xA, 0x5, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 9 -11.5dB */ + {0x44, 0x42, 0x3C, 0x33, 0x28, 0x1C, 0x13, 0xB, 0x5, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 10 -11dB */ + {0x4D, 0x4A, 0x43, 0x39, 0x2C, 0x20, 0x15, 0xC, 0x6, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 11 -10.5dB */ + {0x56, 0x53, 0x4B, 0x40, 0x32, 0x24, 0x17, 0xE, 0x6, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 12 -10dB */ + {0x60, 0x5D, 0x54, 0x47, 0x38, 0x28, 0x1A, 0xF, 0x7, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 13 -9.5dB */ + {0x6C, 0x69, 0x5F, 0x50, 0x3F, 0x2D, 0x1E, 0x11, 0x8, 0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 14 -9dB */ + {0x79, 0x76, 0x6A, 0x5A, 0x46, 0x33, 0x21, 0x13, 0x9, 0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 15 -8.5dB */ + {0x88, 0x84, 0x77, 0x65, 0x4F, 0x39, 0x25, 0x15, 0xA, 0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 16 -8dB */ + {0x99, 0x94, 0x86, 0x71, 0x58, 0x40, 0x2A, 0x18, 0xB, 0x4, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 17 -7.5dB */ + {0xAC, 0xA6, 0x96, 0x7F, 0x63, 0x47, 0x2F, 0x1B, 0xD, 0x4, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 18 -7dB */ + {0xC1, 0xBA, 0xA8, 0x8F, 0x6F, 0x50, 0x35, 0x1E, 0xE, 0x4, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, /* 19 -6.5dB */ + {0xD8, 0xD1, 0xBD, 0xA0, 0x7D, 0x5A, 0x3B, 0x22, 0x10, 0x5, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0} /* 20 -6dB */ +}; + + +u8 cck_swing_table_ch14_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x28, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x2A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x2C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x2F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x32, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x35, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x38, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x3F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x42, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x46, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x4A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x4F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x54, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x58, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x5E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x63, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x69, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x6F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x76, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0x7D, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + +/* Winnita ADD 20171113 PathA 0xAB4[10:0],PathB 0xAB4[21:11]*/ +u32 cck_swing_table_ch1_ch14_8192f[CCK_TABLE_SIZE_8192F] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, /*19*/ + 0x287, /*20*/ + 0x2AE, /*21*/ + 0x2D6, /*22*/ + 0x301, /*23*/ + 0x32F, /*24*/ + 0x35F, /*25*/ + 0x392, /*26*/ + 0x3C9, /*27*/ + 0x402, /*28*/ + 0x43F, /*29*/ + 0x47F, /*30*/ + 0x4C3, /*31*/ + 0x50C, /*32*/ + 0x558, /*33*/ + 0x5A9, /*34*/ + 0x5FF, /*35*/ + 0x65A, /*36*/ + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + + +#if 0 +u32 ofdm_swing_table_92e[OFDM_TABLE_SIZE_92E] = { + /* Index0 6 dB */ 0x7fc001ff, + /* Index1 5.7dB */ 0x7b4001ed, + /* Index2 5.4dB */ 0x774001dd, + /* Index3 5.1dB */ 0x734001cd, + /* Index4 4.8dB */ 0x6f4001bd, + /* Index5 4.5dB */ 0x6b8001ae, + /* Index6 4.2dB */ 0x67c0019f, + /* Index7 3.9dB */ 0x64400191, + /* Index8 3.6dB */ 0x60c00183, + /* Index9 3.3dB */ 0x5d800176, + /* Index10 3 dB */ 0x5a80016a, + /* Index11 2.7dB */ 0x5740015d, + /* Index12 2.4dB */ 0x54400151, + /* Index13 2.1dB */ 0x51800146, + /* Index14 1.8dB */ 0x4ec0013b, + /* Index15 1.5dB */ 0x4c000130, + /* Index16 1.2dB */ 0x49800126, + /* Index17 0.9dB */ 0x4700011c, + /* Index18 0.6dB */ 0x44800112, + /* Index19 0.3dB */ 0x42000108, + /* Index20 0 dB */ 0x40000100, /* 20 This is OFDM base index */ + /* Index21 -0.3dB */ 0x3dc000f7, + /* Index22 -0.6dB */ 0x3bc000ef, + /* Index23 -0.9dB */ 0x39c000e7, + /* Index24 -1.2dB */ 0x37c000df, + /* Index25 -1.5dB */ 0x35c000d7, + /* Index26 -1.8dB */ 0x340000d0, + /* Index27 -2.1dB */ 0x324000c9, + /* Index28 -2.4dB */ 0x308000c2, + /* Index29 -2.7dB */ 0x2f0000bc, + /* Index30 -3 dB */ 0x2d4000b5, + /* Index31 -3.3dB */ 0x2bc000af, + /* Index32 -3.6dB */ 0x2a4000a9, + /* Index33 -3.9dB */ 0x28c000a3, + /* Index34 -4.2dB */ 0x2780009e, + /* Index35 -4.5dB */ 0x26000098, + /* Index36 -4.8dB */ 0x24c00093, + /* Index37 -5.1dB */ 0x2380008e, + /* Index38 -5.4dB */ 0x22400089, + /* Index39 -5.7dB */ 0x21400085, + /* Index40 -6 dB */ 0x20000080, + /* Index41 -6.3dB */ 0x1f00007c, + /* Index42 -6.6dB */ 0x1e000078, + /* Index43 -6.9dB */ 0x1d000074, + /* Index44 -7.2dB */ 0x1c000070, + /* Index45 -7.5dB */ 0x1b00006c, + /* Index46 -7.8dB */ 0x1a000068, + /* Index47 -8.1dB */ 0x19400065, + /* Index48 -8.4dB */ 0x18400061, + /* Index49 -8.7dB */ 0x1780005e, + /* Index50 -9 dB */ 0x16c0005b, + /* Index51 -9.3dB */ 0x16000058, + /* Index52 -9.6dB */ 0x15400055, + /* Index53 -9.9dB */ 0x14800052 +}; +u8 cck_swing_table_ch1_ch13_92e[CCK_TABLE_SIZE_92E][8] = { + /* Index0 0 dB */ {0x36, 0x34, 0x2E, 0x26, 0x1C, 0x12, 0x08, 0x04}, + /* Index1 -0.3dB */ {0x34, 0x32, 0x2C, 0x25, 0x1B, 0x11, 0x08, 0x04}, + /* Index2 -0.6dB */ {0x32, 0x30, 0x2B, 0x23, 0x1A, 0x11, 0x07, 0x04}, + /* Index3 -0.9dB */ {0x31, 0x2F, 0x29, 0x22, 0x19, 0x10, 0x07, 0x04}, + /* Index4 -1.2dB */ {0x2F, 0x2D, 0x28, 0x21, 0x18, 0x10, 0x07, 0x03}, + /* Index5 -1.5dB */ {0x2D, 0x2C, 0x27, 0x20, 0x18, 0x0F, 0x07, 0x03}, + /* Index6 -1.8dB */ {0x2C, 0x2A, 0x25, 0x1F, 0x17, 0x0F, 0x06, 0x03}, + /* Index7 -2.1dB */ {0x2A, 0x29, 0x24, 0x1E, 0x16, 0x0E, 0x06, 0x03}, + /* Index8 -2.4dB */ {0x29, 0x27, 0x23, 0x1D, 0x15, 0x0E, 0x06, 0x03}, + /* Index9 -2.7dB */ {0x27, 0x26, 0x22, 0x1C, 0x14, 0x0D, 0x06, 0x03}, + /* Index10 -3 dB */ {0x26, 0x25, 0x20, 0x1B, 0x14, 0x0D, 0x06, 0x03}, + /* Index11 -3.3dB */ {0x25, 0x23, 0x1F, 0x1A, 0x13, 0x0C, 0x05, 0x03}, + /* Index12 -3.6dB */ {0x24, 0x22, 0x1E, 0x19, 0x12, 0x0C, 0x05, 0x03}, + /* Index13 -3.9dB */ {0x22, 0x21, 0x1D, 0x18, 0x12, 0x0B, 0x05, 0x03}, + /* Index14 -4.2dB */ {0x21, 0x20, 0x1C, 0x17, 0x11, 0x0B, 0x05, 0x02}, + /* Index15 -4.5dB */ {0x20, 0x1F, 0x1B, 0x17, 0x11, 0x0B, 0x05, 0x02}, + /* Index16 -4.8dB */ {0x1F, 0x1E, 0x1A, 0x16, 0x10, 0x0A, 0x05, 0x02}, + /* Index17 -5.1dB */ {0x1E, 0x1D, 0x1A, 0x15, 0x10, 0x0A, 0x04, 0x02}, + /* Index18 -5.4dB */ {0x1D, 0x1C, 0x19, 0x14, 0x0F, 0x0A, 0x04, 0x02}, + /* Index19 -5.7dB */ {0x1C, 0x1B, 0x18, 0x14, 0x0E, 0x09, 0x04, 0x02}, + /* Index20 -6.0dB */ {0x1B, 0x1A, 0x17, 0x13, 0x0E, 0x09, 0x04, 0x02}, /* 20 This is CCK base index */ + /* Index21 -6.3dB */ {0x1A, 0x19, 0x16, 0x12, 0x0E, 0x09, 0x04, 0x02}, + /* Index22 -6.6dB */ {0x19, 0x18, 0x15, 0x12, 0x0D, 0x08, 0x04, 0x02}, + /* Index23 -6.9dB */ {0x18, 0x17, 0x15, 0x11, 0x0D, 0x08, 0x04, 0x02}, + /* Index24 -7.2dB */ {0x18, 0x17, 0x14, 0x11, 0x0C, 0x08, 0x03, 0x02}, + /* Index25 -7.5dB */ {0x17, 0x16, 0x13, 0x10, 0x0C, 0x08, 0x03, 0x02}, + /* Index26 -7.8dB */ {0x16, 0x15, 0x13, 0x0F, 0x0B, 0x07, 0x03, 0x02}, + /* Index27 -8.1dB */ {0x15, 0x14, 0x12, 0x0F, 0x0B, 0x07, 0x03, 0x02}, + /* Index28 -8.4dB */ {0x14, 0x14, 0x11, 0x0E, 0x0B, 0x07, 0x03, 0x02}, + /* Index29 -8.7dB */ {0x14, 0x13, 0x11, 0x0E, 0x0A, 0x07, 0x03, 0x01}, + /* Index30 -9.0dB */ {0x13, 0x12, 0x10, 0x0D, 0x0A, 0x06, 0x03, 0x01}, /* 30 This is hp CCK base index */ + /* Index31 -9.3dB */ {0x12, 0x12, 0x0F, 0x0D, 0x0A, 0x06, 0x03, 0x01}, + /* Index32 -9.6dB */ {0x12, 0x11, 0x0F, 0x0D, 0x09, 0x06, 0x03, 0x01}, + /* Index33 -9.9dB */ {0x11, 0x11, 0x0F, 0x0C, 0x09, 0x06, 0x03, 0x01}, + /* Index34 -10.2dB */ {0x11, 0x11, 0x0E, 0x0C, 0x09, 0x06, 0x02, 0x01}, + /* Index35 -10.5dB */ {0x10, 0x0F, 0x0E, 0x0B, 0x08, 0x05, 0x02, 0x01}, + /* Index36 -10.8dB */ {0x10, 0x0F, 0x0D, 0x0B, 0x08, 0x05, 0x02, 0x01}, + /* Index37 -11.1dB */ {0x0F, 0x0E, 0x0D, 0x0A, 0x08, 0x05, 0x02, 0x01}, + /* Index38 -11.4dB */ {0x0E, 0x0E, 0x0C, 0x0A, 0x07, 0x05, 0x02, 0x01}, + /* Index39 -11.7dB */ {0x0E, 0x0D, 0x0C, 0x0A, 0x07, 0x05, 0x02, 0x01}, + /* Index40 -12 dB */ {0x0E, 0x0D, 0x0C, 0x0A, 0x07, 0x05, 0x02, 0x01}, + /* Index41 -12.3dB */ {0x0D, 0x0D, 0x0B, 0x09, 0x07, 0x04, 0x02, 0x01}, + /* Index42 -12.6dB */ {0x0D, 0x0C, 0x0B, 0x09, 0x07, 0x04, 0x02, 0x01}, + /* Index43 -12.9dB */ {0x0C, 0x0C, 0x0A, 0x09, 0x06, 0x04, 0x02, 0x01}, + /* Index44 -13.2dB */ {0x0C, 0x0B, 0x0A, 0x08, 0x06, 0x04, 0x02, 0x01}, + /* Index45 -13.5dB */ {0x0B, 0x0B, 0x0A, 0x08, 0x06, 0x04, 0x02, 0x01}, + /* Index46 -13.8dB */ {0x0B, 0x0B, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, + /* Index47 -14.1dB */ {0x0B, 0x0A, 0x09, 0x07, 0x06, 0x04, 0x02, 0x01}, + /* Index48 -14.4dB */ {0x0A, 0x0A, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, + /* Index49 -14.7dB */ {0x0A, 0x0A, 0x08, 0x07, 0x05, 0x03, 0x01, 0x01}, + /* Index50 -15 dB */ {0x0A, 0x09, 0x08, 0x07, 0x05, 0x03, 0x01, 0x01}, + /* Index51 -15.3dB */ {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, + /* Index52 -15.6dB */ {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, + /* Index53 -15.9dB */ {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01} +}; +u8 cck_swing_table_ch14_92e[CCK_TABLE_SIZE_92E][8] = { + /* Index0 0 dB */ {0x36, 0x34, 0x2E, 0x26, 0x00, 0x00, 0x00, 0x00}, + /* Index1 -0.3dB */ {0x34, 0x32, 0x2C, 0x25, 0x00, 0x00, 0x00, 0x00}, + /* Index2 -0.6dB */ {0x32, 0x30, 0x2B, 0x23, 0x00, 0x00, 0x00, 0x00}, + /* Index3 -0.9dB */ {0x31, 0x2F, 0x29, 0x22, 0x00, 0x00, 0x00, 0x00}, + /* Index4 -1.2dB */ {0x2F, 0x2D, 0x28, 0x21, 0x00, 0x00, 0x00, 0x00}, + /* Index5 -1.5dB */ {0x2D, 0x2C, 0x27, 0x20, 0x00, 0x00, 0x00, 0x00}, + /* Index6 -1.8dB */ {0x2C, 0x2A, 0x25, 0x1F, 0x00, 0x00, 0x00, 0x00}, + /* Index7 -2.1dB */ {0x2A, 0x29, 0x24, 0x1E, 0x00, 0x00, 0x00, 0x00}, + /* Index8 -2.4dB */ {0x29, 0x27, 0x23, 0x1D, 0x00, 0x00, 0x00, 0x00}, + /* Index9 -2.7dB */ {0x27, 0x26, 0x22, 0x1C, 0x00, 0x00, 0x00, 0x00}, + /* Index10 -3 dB */ {0x26, 0x25, 0x20, 0x1B, 0x00, 0x00, 0x00, 0x00}, + /* Index11 -3.3dB */ {0x25, 0x23, 0x1F, 0x1A, 0x00, 0x00, 0x00, 0x00}, + /* Index12 -3.6dB */ {0x24, 0x22, 0x1E, 0x19, 0x00, 0x00, 0x00, 0x00}, + /* Index13 -3.9dB */ {0x22, 0x21, 0x1D, 0x18, 0x00, 0x00, 0x00, 0x00}, + /* Index14 -4.2dB */ {0x21, 0x20, 0x1C, 0x17, 0x00, 0x00, 0x00, 0x00}, + /* Index15 -4.5dB */ {0x20, 0x1F, 0x1B, 0x17, 0x00, 0x00, 0x00, 0x00}, + /* Index16 -4.8dB */ {0x1F, 0x1E, 0x1A, 0x16, 0x00, 0x00, 0x00, 0x00}, + /* Index17 -5.1dB */ {0x1E, 0x1D, 0x1A, 0x15, 0x00, 0x00, 0x00, 0x00}, + /* Index18 -5.4dB */ {0x1D, 0x1C, 0x19, 0x14, 0x00, 0x00, 0x00, 0x00}, + /* Index19 -5.7dB */ {0x1C, 0x1B, 0x18, 0x14, 0x00, 0x00, 0x00, 0x00}, + /* Index20 -6 dB */ {0x1B, 0x1A, 0x17, 0x13, 0x00, 0x00, 0x00, 0x00}, + /* Index21 -6.3dB */ {0x1A, 0x19, 0x16, 0x12, 0x00, 0x00, 0x00, 0x00}, + /* Index22 -6.6dB */ {0x19, 0x18, 0x15, 0x12, 0x00, 0x00, 0x00, 0x00}, + /* Index23 -6.9dB */ {0x18, 0x17, 0x15, 0x11, 0x00, 0x00, 0x00, 0x00}, + /* Index24 -7.2dB */ {0x18, 0x17, 0x14, 0x11, 0x00, 0x00, 0x00, 0x00}, + /* Index25 -7.5dB */ {0x17, 0x16, 0x13, 0x10, 0x00, 0x00, 0x00, 0x00}, + /* Index26 -7.8dB */ {0x16, 0x15, 0x13, 0x0F, 0x00, 0x00, 0x00, 0x00}, + /* Index27 -8.1dB */ {0x15, 0x14, 0x12, 0x0F, 0x00, 0x00, 0x00, 0x00}, + /* Index28 -8.4dB */ {0x14, 0x14, 0x11, 0x0E, 0x00, 0x00, 0x00, 0x00}, + /* Index29 -8.7dB */ {0x14, 0x13, 0x11, 0x0E, 0x00, 0x00, 0x00, 0x00}, + /* Index30 -9 dB */ {0x13, 0x12, 0x10, 0x0D, 0x00, 0x00, 0x00, 0x00}, + /* Index31 -9.3dB */ {0x12, 0x12, 0x0F, 0x0D, 0x00, 0x00, 0x00, 0x00}, + /* Index32 -9.6dB */ {0x12, 0x11, 0x0F, 0x0D, 0x00, 0x00, 0x00, 0x00}, + /* Index33 -9.9dB */ {0x11, 0x11, 0x0F, 0x0C, 0x00, 0x00, 0x00, 0x00}, + /* Index34 -10.2dB */ {0x11, 0x11, 0x0E, 0x0C, 0x00, 0x00, 0x00, 0x00}, + /* Index35 -10.5dB */ {0x10, 0x0F, 0x0E, 0x0B, 0x00, 0x00, 0x00, 0x00}, + /* Index36 -10.8dB */ {0x10, 0x0F, 0x0D, 0x0B, 0x00, 0x00, 0x00, 0x00}, + /* Index37 -11.1dB */ {0x0F, 0x0E, 0x0D, 0x0A, 0x00, 0x00, 0x00, 0x00}, + /* Index38 -11.4dB */ {0x0E, 0x0E, 0x0C, 0x0A, 0x00, 0x00, 0x00, 0x00}, + /* Index39 -11.7dB */ {0x0E, 0x0D, 0x0C, 0x0A, 0x00, 0x00, 0x00, 0x00}, + /* Index40 -12 dB */ {0x0E, 0x0D, 0x0C, 0x0A, 0x00, 0x00, 0x00, 0x00}, + /* Index41 -12.3dB */ {0x0D, 0x0D, 0x0B, 0x09, 0x00, 0x00, 0x00, 0x00}, + /* Index42 -12.6dB */ {0x0D, 0x0C, 0x0B, 0x09, 0x00, 0x00, 0x00, 0x00}, + /* Index43 -12.9dB */ {0x0C, 0x0C, 0x0A, 0x09, 0x00, 0x00, 0x00, 0x00}, + /* Index44 -13.2dB */ {0x0C, 0x0B, 0x0A, 0x08, 0x00, 0x00, 0x00, 0x00}, + /* Index45 -13.5dB */ {0x0B, 0x0B, 0x0A, 0x08, 0x00, 0x00, 0x00, 0x00}, + /* Index46 -13.8dB */ {0x0B, 0x0B, 0x09, 0x08, 0x00, 0x00, 0x00, 0x00}, + /* Index47 -14.1dB */ {0x0B, 0x0A, 0x09, 0x07, 0x00, 0x00, 0x00, 0x00}, + /* Index48 -14.4dB */ {0x0A, 0x0A, 0x09, 0x07, 0x00, 0x00, 0x00, 0x00}, + /* Index49 -14.7dB */ {0x0A, 0x0A, 0x08, 0x07, 0x00, 0x00, 0x00, 0x00}, + /* Index50 -15 dB */ {0x0A, 0x09, 0x08, 0x07, 0x00, 0x00, 0x00, 0x00}, + /* Index51 -15.3dB */ {0x09, 0x09, 0x08, 0x06, 0x00, 0x00, 0x00, 0x00}, + /* Index52 -15.6dB */ {0x09, 0x09, 0x08, 0x06, 0x00, 0x00, 0x00, 0x00}, + /* Index53 -15.9dB */ {0x09, 0x08, 0x07, 0x06, 0x00, 0x00, 0x00, 0x00} +}; +#endif +#endif + + +u8 delta_swing_table_idx_2ga_p_default[DELTA_SWINGIDX_SIZE] = {0, 0, 0, 0, 1, 1, 2, 2, 3, 3 + , 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 7, 7, 8, 8, 8, 9, 9, 9, 9, 9 + }; +u8 delta_swing_table_idx_2ga_n_default[DELTA_SWINGIDX_SIZE] = {0, 0, 0, 2, 2, 3, 3, 4, 4, 4 + , 4, 5, 5, 6, 6, 7, 7, 7, 7, 8, 8, 9, 9, 10, 10, 10, 11, 11, 11, 11 + }; + + +#ifdef CONFIG_WLAN_HAL_8192EE +u32 ofdm_swing_table_92e[OFDM_TABLE_SIZE_92E] = { + /* Index0 6 dB */ 0x7fc001ff, + /* Index1 5.7dB */ 0x7b4001ed, + /* Index2 5.4dB */ 0x774001dd, + /* Index3 5.1dB */ 0x734001cd, + /* Index4 4.8dB */ 0x6f4001bd, + /* Index5 4.5dB */ 0x6b8001ae, + /* Index6 4.2dB */ 0x67c0019f, + /* Index7 3.9dB */ 0x64400191, + /* Index8 3.6dB */ 0x60c00183, + /* Index9 3.3dB */ 0x5d800176, + /* Index10 3 dB */ 0x5a80016a, + /* Index11 2.7dB */ 0x5740015d, + /* Index12 2.4dB */ 0x54400151, + /* Index13 2.1dB */ 0x51800146, + /* Index14 1.8dB */ 0x4ec0013b, + /* Index15 1.5dB */ 0x4c000130, + /* Index16 1.2dB */ 0x49800126, + /* Index17 0.9dB */ 0x4700011c, + /* Index18 0.6dB */ 0x44800112, + /* Index19 0.3dB */ 0x42000108, + /* Index20 0 dB */ 0x40000100, /* 20 This is OFDM base index */ + /* Index21 -0.3dB */ 0x3dc000f7, + /* Index22 -0.6dB */ 0x3bc000ef, + /* Index23 -0.9dB */ 0x39c000e7, + /* Index24 -1.2dB */ 0x37c000df, + /* Index25 -1.5dB */ 0x35c000d7, + /* Index26 -1.8dB */ 0x340000d0, + /* Index27 -2.1dB */ 0x324000c9, + /* Index28 -2.4dB */ 0x308000c2, + /* Index29 -2.7dB */ 0x2f0000bc, + /* Index30 -3 dB */ 0x2d4000b5, + /* Index31 -3.3dB */ 0x2bc000af, + /* Index32 -3.6dB */ 0x2a4000a9, + /* Index33 -3.9dB */ 0x28c000a3, + /* Index34 -4.2dB */ 0x2780009e, + /* Index35 -4.5dB */ 0x26000098, + /* Index36 -4.8dB */ 0x24c00093, + /* Index37 -5.1dB */ 0x2380008e, + /* Index38 -5.4dB */ 0x22400089, + /* Index39 -5.7dB */ 0x21400085, + /* Index40 -6 dB */ 0x20000080, + /* Index41 -6.3dB */ 0x1f00007c, + /* Index42 -6.6dB */ 0x1e000078, + /* Index43 -6.9dB */ 0x1d000074, + /* Index44 -7.2dB */ 0x1c000070, + /* Index45 -7.5dB */ 0x1b00006c, + /* Index46 -7.8dB */ 0x1a000068, + /* Index47 -8.1dB */ 0x19400065, + /* Index48 -8.4dB */ 0x18400061, + /* Index49 -8.7dB */ 0x1780005e, + /* Index50 -9 dB */ 0x16c0005b, + /* Index51 -9.3dB */ 0x16000058, + /* Index52 -9.6dB */ 0x15400055, + /* Index53 -9.9dB */ 0x14800052 +}; +u8 cck_swing_table_ch1_ch13_92e[CCK_TABLE_SIZE_92E][8] = { + /* Index0 0 dB */ {0x36, 0x34, 0x2E, 0x26, 0x1C, 0x12, 0x08, 0x04}, + /* Index1 -0.3dB */ {0x34, 0x32, 0x2C, 0x25, 0x1B, 0x11, 0x08, 0x04}, + /* Index2 -0.6dB */ {0x32, 0x30, 0x2B, 0x23, 0x1A, 0x11, 0x07, 0x04}, + /* Index3 -0.9dB */ {0x31, 0x2F, 0x29, 0x22, 0x19, 0x10, 0x07, 0x04}, + /* Index4 -1.2dB */ {0x2F, 0x2D, 0x28, 0x21, 0x18, 0x10, 0x07, 0x03}, + /* Index5 -1.5dB */ {0x2D, 0x2C, 0x27, 0x20, 0x18, 0x0F, 0x07, 0x03}, + /* Index6 -1.8dB */ {0x2C, 0x2A, 0x25, 0x1F, 0x17, 0x0F, 0x06, 0x03}, + /* Index7 -2.1dB */ {0x2A, 0x29, 0x24, 0x1E, 0x16, 0x0E, 0x06, 0x03}, + /* Index8 -2.4dB */ {0x29, 0x27, 0x23, 0x1D, 0x15, 0x0E, 0x06, 0x03}, + /* Index9 -2.7dB */ {0x27, 0x26, 0x22, 0x1C, 0x14, 0x0D, 0x06, 0x03}, + /* Index10 -3 dB */ {0x26, 0x25, 0x20, 0x1B, 0x14, 0x0D, 0x06, 0x03}, + /* Index11 -3.3dB */ {0x25, 0x23, 0x1F, 0x1A, 0x13, 0x0C, 0x05, 0x03}, + /* Index12 -3.6dB */ {0x24, 0x22, 0x1E, 0x19, 0x12, 0x0C, 0x05, 0x03}, + /* Index13 -3.9dB */ {0x22, 0x21, 0x1D, 0x18, 0x12, 0x0B, 0x05, 0x03}, + /* Index14 -4.2dB */ {0x21, 0x20, 0x1C, 0x17, 0x11, 0x0B, 0x05, 0x02}, + /* Index15 -4.5dB */ {0x20, 0x1F, 0x1B, 0x17, 0x11, 0x0B, 0x05, 0x02}, + /* Index16 -4.8dB */ {0x1F, 0x1E, 0x1A, 0x16, 0x10, 0x0A, 0x05, 0x02}, + /* Index17 -5.1dB */ {0x1E, 0x1D, 0x1A, 0x15, 0x10, 0x0A, 0x04, 0x02}, + /* Index18 -5.4dB */ {0x1D, 0x1C, 0x19, 0x14, 0x0F, 0x0A, 0x04, 0x02}, + /* Index19 -5.7dB */ {0x1C, 0x1B, 0x18, 0x14, 0x0E, 0x09, 0x04, 0x02}, + /* Index20 -6.0dB */ {0x1B, 0x1A, 0x17, 0x13, 0x0E, 0x09, 0x04, 0x02}, /* 20 This is CCK base index */ + /* Index21 -6.3dB */ {0x1A, 0x19, 0x16, 0x12, 0x0E, 0x09, 0x04, 0x02}, + /* Index22 -6.6dB */ {0x19, 0x18, 0x15, 0x12, 0x0D, 0x08, 0x04, 0x02}, + /* Index23 -6.9dB */ {0x18, 0x17, 0x15, 0x11, 0x0D, 0x08, 0x04, 0x02}, + /* Index24 -7.2dB */ {0x18, 0x17, 0x14, 0x11, 0x0C, 0x08, 0x03, 0x02}, + /* Index25 -7.5dB */ {0x17, 0x16, 0x13, 0x10, 0x0C, 0x08, 0x03, 0x02}, + /* Index26 -7.8dB */ {0x16, 0x15, 0x13, 0x0F, 0x0B, 0x07, 0x03, 0x02}, + /* Index27 -8.1dB */ {0x15, 0x14, 0x12, 0x0F, 0x0B, 0x07, 0x03, 0x02}, + /* Index28 -8.4dB */ {0x14, 0x14, 0x11, 0x0E, 0x0B, 0x07, 0x03, 0x02}, + /* Index29 -8.7dB */ {0x14, 0x13, 0x11, 0x0E, 0x0A, 0x07, 0x03, 0x01}, + /* Index30 -9.0dB */ {0x13, 0x12, 0x10, 0x0D, 0x0A, 0x06, 0x03, 0x01}, /* 30 This is hp CCK base index */ + /* Index31 -9.3dB */ {0x12, 0x12, 0x0F, 0x0D, 0x0A, 0x06, 0x03, 0x01}, + /* Index32 -9.6dB */ {0x12, 0x11, 0x0F, 0x0D, 0x09, 0x06, 0x03, 0x01}, + /* Index33 -9.9dB */ {0x11, 0x11, 0x0F, 0x0C, 0x09, 0x06, 0x03, 0x01}, + /* Index34 -10.2dB */ {0x11, 0x11, 0x0E, 0x0C, 0x09, 0x06, 0x02, 0x01}, + /* Index35 -10.5dB */ {0x10, 0x0F, 0x0E, 0x0B, 0x08, 0x05, 0x02, 0x01}, + /* Index36 -10.8dB */ {0x10, 0x0F, 0x0D, 0x0B, 0x08, 0x05, 0x02, 0x01}, + /* Index37 -11.1dB */ {0x0F, 0x0E, 0x0D, 0x0A, 0x08, 0x05, 0x02, 0x01}, + /* Index38 -11.4dB */ {0x0E, 0x0E, 0x0C, 0x0A, 0x07, 0x05, 0x02, 0x01}, + /* Index39 -11.7dB */ {0x0E, 0x0D, 0x0C, 0x0A, 0x07, 0x05, 0x02, 0x01}, + /* Index40 -12 dB */ {0x0E, 0x0D, 0x0C, 0x0A, 0x07, 0x05, 0x02, 0x01}, + /* Index41 -12.3dB */ {0x0D, 0x0D, 0x0B, 0x09, 0x07, 0x04, 0x02, 0x01}, + /* Index42 -12.6dB */ {0x0D, 0x0C, 0x0B, 0x09, 0x07, 0x04, 0x02, 0x01}, + /* Index43 -12.9dB */ {0x0C, 0x0C, 0x0A, 0x09, 0x06, 0x04, 0x02, 0x01}, + /* Index44 -13.2dB */ {0x0C, 0x0B, 0x0A, 0x08, 0x06, 0x04, 0x02, 0x01}, + /* Index45 -13.5dB */ {0x0B, 0x0B, 0x0A, 0x08, 0x06, 0x04, 0x02, 0x01}, + /* Index46 -13.8dB */ {0x0B, 0x0B, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, + /* Index47 -14.1dB */ {0x0B, 0x0A, 0x09, 0x07, 0x06, 0x04, 0x02, 0x01}, + /* Index48 -14.4dB */ {0x0A, 0x0A, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, + /* Index49 -14.7dB */ {0x0A, 0x0A, 0x08, 0x07, 0x05, 0x03, 0x01, 0x01}, + /* Index50 -15 dB */ {0x0A, 0x09, 0x08, 0x07, 0x05, 0x03, 0x01, 0x01}, + /* Index51 -15.3dB */ {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, + /* Index52 -15.6dB */ {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, + /* Index53 -15.9dB */ {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01} +}; +u8 cck_swing_table_ch14_92e[CCK_TABLE_SIZE_92E][8] = { + /* Index0 0 dB */ {0x36, 0x34, 0x2E, 0x26, 0x00, 0x00, 0x00, 0x00}, + /* Index1 -0.3dB */ {0x34, 0x32, 0x2C, 0x25, 0x00, 0x00, 0x00, 0x00}, + /* Index2 -0.6dB */ {0x32, 0x30, 0x2B, 0x23, 0x00, 0x00, 0x00, 0x00}, + /* Index3 -0.9dB */ {0x31, 0x2F, 0x29, 0x22, 0x00, 0x00, 0x00, 0x00}, + /* Index4 -1.2dB */ {0x2F, 0x2D, 0x28, 0x21, 0x00, 0x00, 0x00, 0x00}, + /* Index5 -1.5dB */ {0x2D, 0x2C, 0x27, 0x20, 0x00, 0x00, 0x00, 0x00}, + /* Index6 -1.8dB */ {0x2C, 0x2A, 0x25, 0x1F, 0x00, 0x00, 0x00, 0x00}, + /* Index7 -2.1dB */ {0x2A, 0x29, 0x24, 0x1E, 0x00, 0x00, 0x00, 0x00}, + /* Index8 -2.4dB */ {0x29, 0x27, 0x23, 0x1D, 0x00, 0x00, 0x00, 0x00}, + /* Index9 -2.7dB */ {0x27, 0x26, 0x22, 0x1C, 0x00, 0x00, 0x00, 0x00}, + /* Index10 -3 dB */ {0x26, 0x25, 0x20, 0x1B, 0x00, 0x00, 0x00, 0x00}, + /* Index11 -3.3dB */ {0x25, 0x23, 0x1F, 0x1A, 0x00, 0x00, 0x00, 0x00}, + /* Index12 -3.6dB */ {0x24, 0x22, 0x1E, 0x19, 0x00, 0x00, 0x00, 0x00}, + /* Index13 -3.9dB */ {0x22, 0x21, 0x1D, 0x18, 0x00, 0x00, 0x00, 0x00}, + /* Index14 -4.2dB */ {0x21, 0x20, 0x1C, 0x17, 0x00, 0x00, 0x00, 0x00}, + /* Index15 -4.5dB */ {0x20, 0x1F, 0x1B, 0x17, 0x00, 0x00, 0x00, 0x00}, + /* Index16 -4.8dB */ {0x1F, 0x1E, 0x1A, 0x16, 0x00, 0x00, 0x00, 0x00}, + /* Index17 -5.1dB */ {0x1E, 0x1D, 0x1A, 0x15, 0x00, 0x00, 0x00, 0x00}, + /* Index18 -5.4dB */ {0x1D, 0x1C, 0x19, 0x14, 0x00, 0x00, 0x00, 0x00}, + /* Index19 -5.7dB */ {0x1C, 0x1B, 0x18, 0x14, 0x00, 0x00, 0x00, 0x00}, + /* Index20 -6 dB */ {0x1B, 0x1A, 0x17, 0x13, 0x00, 0x00, 0x00, 0x00}, + /* Index21 -6.3dB */ {0x1A, 0x19, 0x16, 0x12, 0x00, 0x00, 0x00, 0x00}, + /* Index22 -6.6dB */ {0x19, 0x18, 0x15, 0x12, 0x00, 0x00, 0x00, 0x00}, + /* Index23 -6.9dB */ {0x18, 0x17, 0x15, 0x11, 0x00, 0x00, 0x00, 0x00}, + /* Index24 -7.2dB */ {0x18, 0x17, 0x14, 0x11, 0x00, 0x00, 0x00, 0x00}, + /* Index25 -7.5dB */ {0x17, 0x16, 0x13, 0x10, 0x00, 0x00, 0x00, 0x00}, + /* Index26 -7.8dB */ {0x16, 0x15, 0x13, 0x0F, 0x00, 0x00, 0x00, 0x00}, + /* Index27 -8.1dB */ {0x15, 0x14, 0x12, 0x0F, 0x00, 0x00, 0x00, 0x00}, + /* Index28 -8.4dB */ {0x14, 0x14, 0x11, 0x0E, 0x00, 0x00, 0x00, 0x00}, + /* Index29 -8.7dB */ {0x14, 0x13, 0x11, 0x0E, 0x00, 0x00, 0x00, 0x00}, + /* Index30 -9 dB */ {0x13, 0x12, 0x10, 0x0D, 0x00, 0x00, 0x00, 0x00}, + /* Index31 -9.3dB */ {0x12, 0x12, 0x0F, 0x0D, 0x00, 0x00, 0x00, 0x00}, + /* Index32 -9.6dB */ {0x12, 0x11, 0x0F, 0x0D, 0x00, 0x00, 0x00, 0x00}, + /* Index33 -9.9dB */ {0x11, 0x11, 0x0F, 0x0C, 0x00, 0x00, 0x00, 0x00}, + /* Index34 -10.2dB */ {0x11, 0x11, 0x0E, 0x0C, 0x00, 0x00, 0x00, 0x00}, + /* Index35 -10.5dB */ {0x10, 0x0F, 0x0E, 0x0B, 0x00, 0x00, 0x00, 0x00}, + /* Index36 -10.8dB */ {0x10, 0x0F, 0x0D, 0x0B, 0x00, 0x00, 0x00, 0x00}, + /* Index37 -11.1dB */ {0x0F, 0x0E, 0x0D, 0x0A, 0x00, 0x00, 0x00, 0x00}, + /* Index38 -11.4dB */ {0x0E, 0x0E, 0x0C, 0x0A, 0x00, 0x00, 0x00, 0x00}, + /* Index39 -11.7dB */ {0x0E, 0x0D, 0x0C, 0x0A, 0x00, 0x00, 0x00, 0x00}, + /* Index40 -12 dB */ {0x0E, 0x0D, 0x0C, 0x0A, 0x00, 0x00, 0x00, 0x00}, + /* Index41 -12.3dB */ {0x0D, 0x0D, 0x0B, 0x09, 0x00, 0x00, 0x00, 0x00}, + /* Index42 -12.6dB */ {0x0D, 0x0C, 0x0B, 0x09, 0x00, 0x00, 0x00, 0x00}, + /* Index43 -12.9dB */ {0x0C, 0x0C, 0x0A, 0x09, 0x00, 0x00, 0x00, 0x00}, + /* Index44 -13.2dB */ {0x0C, 0x0B, 0x0A, 0x08, 0x00, 0x00, 0x00, 0x00}, + /* Index45 -13.5dB */ {0x0B, 0x0B, 0x0A, 0x08, 0x00, 0x00, 0x00, 0x00}, + /* Index46 -13.8dB */ {0x0B, 0x0B, 0x09, 0x08, 0x00, 0x00, 0x00, 0x00}, + /* Index47 -14.1dB */ {0x0B, 0x0A, 0x09, 0x07, 0x00, 0x00, 0x00, 0x00}, + /* Index48 -14.4dB */ {0x0A, 0x0A, 0x09, 0x07, 0x00, 0x00, 0x00, 0x00}, + /* Index49 -14.7dB */ {0x0A, 0x0A, 0x08, 0x07, 0x00, 0x00, 0x00, 0x00}, + /* Index50 -15 dB */ {0x0A, 0x09, 0x08, 0x07, 0x00, 0x00, 0x00, 0x00}, + /* Index51 -15.3dB */ {0x09, 0x09, 0x08, 0x06, 0x00, 0x00, 0x00, 0x00}, + /* Index52 -15.6dB */ {0x09, 0x09, 0x08, 0x06, 0x00, 0x00, 0x00, 0x00}, + /* Index53 -15.9dB */ {0x09, 0x08, 0x07, 0x06, 0x00, 0x00, 0x00, 0x00} +}; +#endif + +#if (RTL8814A_SUPPORT == 1 || RTL8822B_SUPPORT == 1 ||\ + RTL8821C_SUPPORT == 1 || RTL8198F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1) +u32 tx_scaling_table_jaguar[TXSCALE_TABLE_SIZE] = { + 0x081, /* 0, -12.0dB */ + 0x088, /* 1, -11.5dB */ + 0x090, /* 2, -11.0dB */ + 0x099, /* 3, -10.5dB */ + 0x0A2, /* 4, -10.0dB */ + 0x0AC, /* 5, -9.5dB */ + 0x0B6, /* 6, -9.0dB */ + 0x0C0, /* 7, -8.5dB */ + 0x0CC, /* 8, -8.0dB */ + 0x0D8, /* 9, -7.5dB */ + 0x0E5, /* 10, -7.0dB */ + 0x0F2, /* 11, -6.5dB */ + 0x101, /* 12, -6.0dB */ + 0x110, /* 13, -5.5dB */ + 0x120, /* 14, -5.0dB */ + 0x131, /* 15, -4.5dB */ + 0x143, /* 16, -4.0dB */ + 0x156, /* 17, -3.5dB */ + 0x16A, /* 18, -3.0dB */ + 0x180, /* 19, -2.5dB */ + 0x197, /* 20, -2.0dB */ + 0x1AF, /* 21, -1.5dB */ + 0x1C8, /* 22, -1.0dB */ + 0x1E3, /* 23, -0.5dB */ + 0x200, /* 24, +0 dB */ + 0x21E, /* 25, +0.5dB */ + 0x23E, /* 26, +1.0dB */ + 0x261, /* 27, +1.5dB */ + 0x285, /* 28, +2.0dB */ + 0x2AB, /* 29, +2.5dB */ + 0x2D3, /* 30, +3.0dB */ + 0x2FE, /* 31, +3.5dB */ + 0x32B, /* 32, +4.0dB */ + 0x35C, /* 33, +4.5dB */ + 0x38E, /* 34, +5.0dB */ + 0x3C4, /* 35, +5.5dB */ + 0x3FE /* 36, +6.0dB */ +}; +#elif(ODM_IC_11AC_SERIES_SUPPORT) +u32 ofdm_swing_table_8812[OFDM_TABLE_SIZE_8812] = { + 0x3FE, /* 0, (6dB) */ + 0x3C4, /* 1, (5.5dB) */ + 0x38E, /* 2, (5dB) */ + 0x35C, /* 3, (4.5dB) */ + 0x32B, /* 4, (4dB) */ + 0x2FE, /* 5, (3.5dB) */ + 0x2D3, /* 6, (3dB) */ + 0x2AB, /* 7, (2.5dB) */ + 0x285, /* 8, (2dB) */ + 0x261, /* 9, (1.5dB */ + 0x23E, /* 10, (1dB) */ + 0x21E, /* 11, (0.5dB) */ + 0x200, /* 12, (0dB) 8814 int PA 2G default */ + 0x1E3, /* 13, (-0.5dB) */ + 0x1C8, /* 14, (-1dB) */ + 0x1AF, /* 15, (-1.5dB) */ + 0x197, /* 16, (-2dB) */ + 0x180, /* 17, (-2.5dB) */ + 0x16A, /* 18, (-3dB) 8812 / 8814 int PA 5G / 8814 ext PA 2G5G default */ + 0x156, /* 19, (-3.5dB) */ + 0x143, /* 20, (-4dB) 8812 HP default */ + 0x131, /* 21, (-4.5dB) */ + 0x120, /* 22, (-5dB) */ + 0x110, /* 23, (-5.5dB) */ + 0x101, /* 24, (-6dB) */ + 0x0F2, /* 25, (-6.5dB) */ + 0x0E5, /* 26, (-7dB) */ + 0x0D8, /* 27, (-7.5dB) */ + 0x0CC, /* 28, (-8dB) */ + 0x0C0, /* 29, (-8.5dB) */ + 0x0B6, /* 30, (-9dB) */ + 0x0AC, /* 31, (-9.5dB) */ + 0x0A2, /* 32, (-10dB) */ + 0x099, /* 33, (-10.5dB) */ + 0x090, /* 34, (-11dB) */ + 0x088, /* 35, (-11.5dB) */ + 0x081, /* 36, (-12dB) */ + 0x079, /* 37, (-12.5dB) */ + 0x072, /* 38, (-13dB) */ + 0x06c, /* 39, (-13.5dB) */ + 0x066, /* 40, (-14dB) */ + 0x060, /* 41, (-14.5dB) */ + 0x05B /* 42, (-15dB) */ +}; +#endif + +u32 cck_swing_table_ch1_ch14_8723d[CCK_TABLE_SIZE_8723D] = { + 0x0CD, + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, + 0x287, + 0x2AE, + 0x2D6, + 0x301, + 0x32F, + 0x35F, + 0x392, + 0x3C9, + 0x402, + 0x43F, + 0x47F, + 0x4C3, + 0x50C, + 0x558, + 0x5A9, + 0x5FF, + 0x65A, + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; +/* JJ ADD 20161014 */ +u32 cck_swing_table_ch1_ch14_8710b[CCK_TABLE_SIZE_8710B] = { + 0x0CD, + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, + 0x287, + 0x2AE, + 0x2D6, + 0x301, + 0x32F, + 0x35F, + 0x392, + 0x3C9, + 0x402, + 0x43F, + 0x47F, + 0x4C3, + 0x50C, + 0x558, + 0x5A9, + 0x5FF, + 0x65A, + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + + +/* #endif */ +/* 3============================================================ + * 3 Tx Power Tracking + * 3============================================================ */ + +void +odm_txpowertracking_init( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + if (!(dm->support_ic_type & (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8814B | ODM_IC_11N_SERIES))) + return; +#endif + + odm_txpowertracking_thermal_meter_init(dm); +} + + +u8 +get_swing_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0, bb_swing_mask = 0; + u32 bb_swing = 0; + u32 swing_table_size = 0; + u32 *swing_table = 0; + struct rtl8192cd_priv *priv = dm->priv; + +#if (RTL8197F_SUPPORT == 1) + if (GET_CHIP_VER(priv) == VERSION_8197F) { + bb_swing = phy_query_bb_reg(priv, REG_OFDM_0_XA_TX_IQ_IMBALANCE, MASKOFDM_D); + swing_table = ofdm_swing_table_new; + swing_table_size = OFDM_TABLE_SIZE_92D; + bb_swing_mask = 22; + } +#endif + +#if (RTL8192F_SUPPORT == 1) + if (GET_CHIP_VER(priv) == VERSION_8192F) { + bb_swing = phy_query_bb_reg(priv, REG_OFDM_0_XA_TX_IQ_IMBALANCE, MASKOFDM_D); + swing_table = ofdm_swing_table_new; + swing_table_size = OFDM_TABLE_SIZE_92D; + bb_swing_mask = 22; + } +#endif + +#if (RTL8822B_SUPPORT == 1) + if (GET_CHIP_VER(priv) == VERSION_8822B) { + bb_swing = phy_query_bb_reg(priv, REG_A_TX_SCALE_JAGUAR, 0xFFE00000); + swing_table = tx_scaling_table_jaguar; + swing_table_size = TXSCALE_TABLE_SIZE; + bb_swing_mask = 0; + } +#endif + + for (i = 0; i < swing_table_size - 1; i++) { + u32 table_value = swing_table[i] >> bb_swing_mask; + + if (bb_swing == table_value) + break; + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "bb_swing=0x%x bbswing_index=%d\n", bb_swing, i); + + + return i; +} + +s8 +get_txagc_default_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 tmp; + +#if RTL8814B_SUPPORT + if (dm->support_ic_type == ODM_RTL8814B) { + tmp = (s8)(odm_get_bb_reg(dm, R_0x18a0, 0x7f) & 0xff); + if (tmp & BIT(6)) + tmp = tmp | 0x80; + return tmp; + } else + return 0; +#endif +} + +void +odm_txpowertracking_thermal_meter_init( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct _hal_rf_ *rf = &dm->rf_table; + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + struct rtl8192cd_priv *priv = dm->priv; + u8 p; + u8 default_swing_index; + u8 i; +#if (RTL8197F_SUPPORT == 1 || RTL8822B_SUPPORT == 1 || RTL8192F_SUPPORT == 1) + if ((GET_CHIP_VER(priv) == VERSION_8197F) || (GET_CHIP_VER(priv) == VERSION_8822B) ||(GET_CHIP_VER(priv) == VERSION_8192F)) + default_swing_index = get_swing_index(dm); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; + PMGNT_INFO mgnt_info = &adapter->MgntInfo; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + + mgnt_info->is_txpowertracking = true; + hal_data->tx_powercount = 0; + hal_data->is_txpowertracking_init = false; + + if (*(dm->mp_mode) == false) + hal_data->txpowertrack_control = true; + RF_DBG(dm, COMP_POWER_TRACKING, "mgnt_info->is_txpowertracking = %d\n", mgnt_info->is_txpowertracking); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +#ifdef CONFIG_RTL8188E + { + dm->rf_calibrate_info.is_txpowertracking = true; + dm->rf_calibrate_info.tx_powercount = 0; + dm->rf_calibrate_info.is_txpowertracking_init = false; + + if (*(dm->mp_mode) == false) + dm->rf_calibrate_info.txpowertrack_control = true; + + MSG_8192C("dm txpowertrack_control = %d\n", dm->rf_calibrate_info.txpowertrack_control); + } +#else + { + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_priv *pdmpriv = &hal_data->dmpriv; + + pdmpriv->is_txpowertracking = true; + pdmpriv->tx_powercount = 0; + pdmpriv->is_txpowertracking_init = false; + + if (*(dm->mp_mode) == false) /* for mp driver, turn off txpwrtracking as default */ + pdmpriv->txpowertrack_control = true; + + MSG_8192C("pdmpriv->txpowertrack_control = %d\n", pdmpriv->txpowertrack_control); + + } +#endif/* endif (CONFIG_RTL8188E==1) */ +#elif (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#ifdef RTL8188E_SUPPORT + { + dm->rf_calibrate_info.is_txpowertracking = true; + dm->rf_calibrate_info.tx_powercount = 0; + dm->rf_calibrate_info.is_txpowertracking_init = false; + dm->rf_calibrate_info.txpowertrack_control = true; + dm->rf_calibrate_info.tm_trigger = 0; + } +#endif +#endif + + dm->rf_calibrate_info.txpowertrack_control = true; + dm->rf_calibrate_info.delta_power_index = 0; + dm->rf_calibrate_info.delta_power_index_last = 0; + dm->rf_calibrate_info.power_index_offset = 0; + dm->rf_calibrate_info.thermal_value = 0; + cali_info->default_ofdm_index = 28; + +#if (RTL8197F_SUPPORT == 1) + if (GET_CHIP_VER(priv) == VERSION_8197F) { + cali_info->default_ofdm_index = (default_swing_index >= (OFDM_TABLE_SIZE_92D - 1)) ? 30 : default_swing_index; + cali_info->default_cck_index = 28; + } +#endif + +#if (RTL8192F_SUPPORT == 1) + if (GET_CHIP_VER(priv) == VERSION_8192F) { + cali_info->default_ofdm_index = (default_swing_index >= (OFDM_TABLE_SIZE_92D - 1)) ? 30 : default_swing_index; + cali_info->default_cck_index = 28; + } +#endif + +#if (RTL8822B_SUPPORT == 1) + if (GET_CHIP_VER(priv) == VERSION_8822B) { + cali_info->default_ofdm_index = (default_swing_index >= (TXSCALE_TABLE_SIZE - 1)) ? 24 : default_swing_index; + cali_info->default_cck_index = 20; + } +#endif + + +#if RTL8188E_SUPPORT + if (GET_CHIP_VER(priv) == VERSION_8188E) { + cali_info->default_cck_index = 20; /* -6 dB */ + } +#endif + +#if RTL8192E_SUPPORT + if (GET_CHIP_VER(priv) == VERSION_8192E) { + cali_info->default_cck_index = 8; /* -12 dB */ + } +#endif + +#if RTL8814B_SUPPORT + if (GET_CHIP_VER(priv) == VERSION_8814B) { + cali_info->default_txagc_index = get_txagc_default_index(dm); + + for (i = 0; i < MAX_PATH_NUM_8814B; i++) + tssi->tssi_trk_txagc_offset[i] = + cali_info->default_txagc_index; + } +#endif + + cali_info->bb_swing_idx_ofdm_base = cali_info->default_ofdm_index; + cali_info->bb_swing_idx_cck_base = cali_info->default_cck_index; + dm->rf_calibrate_info.CCK_index = cali_info->default_cck_index; + + for (p = 0; p < MAX_RF_PATH; p++) { + dm->rf_calibrate_info.OFDM_index[p] = cali_info->default_ofdm_index; + cali_info->bb_swing_idx_ofdm[p] = cali_info->default_ofdm_index; + cali_info->kfree_offset[p] = 0; /* for 8814 kfree*/ + } + cali_info->bb_swing_idx_cck = cali_info->default_cck_index; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "cali_info->default_ofdm_index=%d cali_info->default_cck_index=%d\n", cali_info->default_ofdm_index, cali_info->default_cck_index); + + cali_info->tm_trigger = 0; +} + + +void +odm_txpowertracking_check( + void *dm_void +) +{ + /* */ + /* For AP/ADSL use struct rtl8192cd_priv* */ + /* For CE/NIC use struct void* */ + /* */ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &(dm->rf_table); + + if (!(rf->rf_supportability & HAL_RF_TX_PWR_TRACK)) + return; + + /* */ + /* 2011/09/29 MH In HW integration first stage, we provide 4 different handle to operate */ + /* at the same time. In the stage2/3, we need to prive universal interface and merge all */ + /* HW dynamic mechanism. */ + /* */ + switch (dm->support_platform) { + case ODM_WIN: + odm_txpowertracking_check_mp(dm); + break; + + case ODM_CE: + odm_txpowertracking_check_ce(dm); + break; + + case ODM_AP: + odm_txpowertracking_check_ap(dm); + break; + } + +} + +void +odm_txpowertracking_check_ce( + void *dm_void +) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + struct _hal_rf_ *rf = &(dm->rf_table); + +#if (RTL8188E_SUPPORT == 1) + + /* if(!mgnt_info->is_txpowertracking || (!pdmpriv->txpowertrack_control && pdmpriv->is_ap_kdone)) */ + + if (!(rf->rf_supportability & HAL_RF_TX_PWR_TRACK)) + return; + + if (!dm->rf_calibrate_info.tm_trigger) { /* at least delay 1 sec */ + /* hal_data->TxPowerCheckCnt++; */ /* cosa add for debug */ + odm_set_rf_reg(dm, RF_PATH_A, RF_T_METER, RFREGOFFSETMASK, 0x60); + /* DBG_8192C("Trigger 92C Thermal Meter!!\n"); */ + + dm->rf_calibrate_info.tm_trigger = 1; + return; + + } else { + /* DBG_8192C("Schedule TxPowerTracking direct call!!\n"); */ + odm_txpowertracking_callback_thermal_meter_8188e(adapter); + dm->rf_calibrate_info.tm_trigger = 0; + } +#endif + +#endif +} + +void +odm_txpowertracking_check_mp( + void *dm_void +) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + + if (odm_check_power_status(adapter) == false) + return; + + if (!adapter->is_slave_of_dmsp || adapter->dual_mac_smart_concurrent == false) + odm_txpowertracking_thermal_meter_check(adapter); +#endif + +} + + +void +odm_txpowertracking_check_ap( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + +#if ((RTL8188E_SUPPORT == 1) || (RTL8192E_SUPPORT == 1) || (RTL8812A_SUPPORT == 1) || (RTL8881A_SUPPORT == 1) || (RTL8814A_SUPPORT == 1) || (RTL8197F_SUPPORT == 1) || (RTL8192F_SUPPORT == 1) || (RTL8198F_SUPPORT == 1) || (RTL8814B_SUPPORT == 1) || (RTL8812F_SUPPORT == 1) || (RTL8197G_SUPPORT == 1)) + if (!dm->rf_calibrate_info.tm_trigger) { + if (dm->support_ic_type & (ODM_RTL8188E | ODM_RTL8192E | ODM_RTL8812 | ODM_RTL8881A | ODM_RTL8814A | ODM_RTL8197F | ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8192F | ODM_RTL8198F)) { + odm_set_rf_reg(dm, RF_PATH_A, 0x42, (BIT(17) | BIT(16)), 0x3); + } else if (dm->support_ic_type & ODM_RTL8812F) { + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x01); + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x00); + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x01); + + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x01); + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x00); + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x01); + } else if (dm->support_ic_type & ODM_RTL8814B) { + odm_set_rf_reg(dm, RF_PATH_A, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_B, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_C, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_D, 0x42, BIT(17), 0x1); + } else if (dm->support_ic_type & ODM_RTL8197G) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x42, BIT(17), 0x0); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x42, BIT(17), 0x1); + + odm_set_rf_reg(dm, RF_PATH_B, RF_0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x42, BIT(17), 0x0); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x42, BIT(17), 0x1); + } + + if (dm->support_ic_type & ODM_RTL8814B) { + ODM_delay_us(300); + odm_txpowertracking_callback_thermal_meter(dm); + tssi->thermal_trigger = 1; + } + + dm->rf_calibrate_info.tm_trigger = 1; + } else { + odm_txpowertracking_callback_thermal_meter(dm); + if (dm->support_ic_type & ODM_RTL8814B) + tssi->thermal_trigger = 0; + dm->rf_calibrate_info.tm_trigger = 0; + } +#endif + +} diff --git a/hal/phydm/halrf/halrf_powertracking_ap.h b/hal/phydm/halrf/halrf_powertracking_ap.h new file mode 100644 index 0000000..098e284 --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking_ap.h @@ -0,0 +1,407 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __HALRF_POWERTRACKING_H__ +#define __HALRF_POWERTRACKING_H__ + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + #ifdef RTK_AC_SUPPORT + #define ODM_IC_11AC_SERIES_SUPPORT 1 + #else + #define ODM_IC_11AC_SERIES_SUPPORT 0 + #endif +#else + #define ODM_IC_11AC_SERIES_SUPPORT 1 +#endif + +#define DPK_DELTA_MAPPING_NUM 13 +#define index_mapping_HP_NUM 15 +#define DELTA_SWINGIDX_SIZE 30 +#define DELTA_SWINTSSI_SIZE 61 +#define BAND_NUM 3 +#define MAX_RF_PATH 4 +#define TXSCALE_TABLE_SIZE 37 +#define CCK_TABLE_SIZE_8723D 41 +/* JJ ADD 20161014 */ +#define CCK_TABLE_SIZE_8710B 41 + +#define IQK_MAC_REG_NUM 4 +#define IQK_ADDA_REG_NUM 16 +#define IQK_BB_REG_NUM_MAX 10 + +#define IQK_BB_REG_NUM 9 + +#define AVG_THERMAL_NUM 8 +#define AVG_THERMAL_NUM_DPK 8 +#define THERMAL_DPK_AVG_NUM 4 + +#define iqk_matrix_reg_num 8 +/* #define IQK_MATRIX_SETTINGS_NUM 1+24+21 */ +#define IQK_MATRIX_SETTINGS_NUM (14+24+21) /* Channels_2_4G_NUM + Channels_5G_20M_NUM + Channels_5G */ + +#if !defined(_OUTSRC_COEXIST) + #define OFDM_TABLE_SIZE_92D 43 + #define OFDM_TABLE_SIZE 37 + #define CCK_TABLE_SIZE 33 + #define CCK_TABLE_SIZE_88F 21 + #define CCK_TABLE_SIZE_8192F 41 + + + + /* #define OFDM_TABLE_SIZE_92E 54 */ + /* #define CCK_TABLE_SIZE_92E 54 */ + extern u32 ofdm_swing_table[OFDM_TABLE_SIZE_92D]; + extern u8 cck_swing_table_ch1_ch13[CCK_TABLE_SIZE][8]; + extern u8 cck_swing_table_ch14[CCK_TABLE_SIZE][8]; + + + extern u32 ofdm_swing_table_new[OFDM_TABLE_SIZE_92D]; + extern u8 cck_swing_table_ch1_ch13_new[CCK_TABLE_SIZE][8]; + extern u8 cck_swing_table_ch14_new[CCK_TABLE_SIZE][8]; + extern u8 cck_swing_table_ch1_ch14_88f[CCK_TABLE_SIZE_88F][16]; + extern u8 cck_swing_table_ch1_ch13_88f[CCK_TABLE_SIZE_88F][16]; + extern u8 cck_swing_table_ch14_88f[CCK_TABLE_SIZE_88F][16]; + extern u32 cck_swing_table_ch1_ch14_8192f[CCK_TABLE_SIZE_8192F]; + +#endif + +#define ODM_OFDM_TABLE_SIZE 37 +#define ODM_CCK_TABLE_SIZE 33 +#define TXPWR_TRACK_TABLE_SIZE 30 +/* <20140613, YuChen> In case fail to read TxPowerTrack.txt, we use the table of 88E as the default table. */ +extern u8 delta_swing_table_idx_2ga_p_default[DELTA_SWINGIDX_SIZE]; +extern u8 delta_swing_table_idx_2ga_n_default[DELTA_SWINGIDX_SIZE]; + +static u8 delta_swing_table_idx_2ga_p_8188e[] = {0, 0, 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 7, 7, 8, 8, 8, 9, 9, 9, 9, 9}; +static u8 delta_swing_table_idx_2ga_n_8188e[] = {0, 0, 0, 2, 2, 3, 3, 4, 4, 4, 4, 5, 5, 6, 6, 7, 7, 7, 7, 8, 8, 9, 9, 10, 10, 10, 11, 11, 11, 11}; + +/* extern u32 ofdm_swing_table_92e[OFDM_TABLE_SIZE_92E]; + * extern u8 cck_swing_table_ch1_ch13_92e[CCK_TABLE_SIZE_92E][8]; + * extern u8 cck_swing_table_ch14_92e[CCK_TABLE_SIZE_92E][8]; */ + +#ifdef CONFIG_WLAN_HAL_8192EE + #define OFDM_TABLE_SIZE_92E 54 + #define CCK_TABLE_SIZE_92E 54 + extern u32 ofdm_swing_table_92e[OFDM_TABLE_SIZE_92E]; + extern u8 cck_swing_table_ch1_ch13_92e[CCK_TABLE_SIZE_92E][8]; + extern u8 cck_swing_table_ch14_92e[CCK_TABLE_SIZE_92E][8]; +#endif + +#define OFDM_TABLE_SIZE_8812 43 +#define AVG_THERMAL_NUM_8812 4 + +#if (RTL8814A_SUPPORT == 1 || RTL8822B_SUPPORT == 1 ||\ + RTL8821C_SUPPORT == 1 || RTL8198F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1) + extern u32 tx_scaling_table_jaguar[TXSCALE_TABLE_SIZE]; + #elif(ODM_IC_11AC_SERIES_SUPPORT) + extern unsigned int ofdm_swing_table_8812[OFDM_TABLE_SIZE_8812]; +#endif + +extern u32 cck_swing_table_ch1_ch14_8723d[CCK_TABLE_SIZE_8723D]; +/* JJ ADD 20161014 */ +extern u32 cck_swing_table_ch1_ch14_8710b[CCK_TABLE_SIZE_8710B]; + +#define dm_check_txpowertracking odm_txpowertracking_check + +struct iqk_matrix_regs_setting { + boolean is_iqk_done; + s32 value[1][iqk_matrix_reg_num]; +}; + +struct dm_rf_calibration_struct { + /* for tx power tracking */ + + u32 rega24; /* for TempCCK */ + s32 rege94; + s32 rege9c; + s32 regeb4; + s32 regebc; + + /* u8 is_txpowertracking; */ + u8 tx_powercount; + boolean is_txpowertracking_init; + boolean is_txpowertracking; + u8 txpowertrack_control; /* for mp mode, turn off txpwrtracking as default */ + u8 tm_trigger; + u8 internal_pa_5g[2]; /* pathA / pathB */ + + u8 thermal_meter[2]; /* thermal_meter, index 0 for RFIC0, and 1 for RFIC1 */ + u8 thermal_value; + u8 thermal_value_path[MAX_RF_PATH]; + u8 thermal_value_lck; + u8 thermal_value_iqk; + s8 thermal_value_delta; /* delta of thermal_value and efuse thermal */ + u8 thermal_value_avg[AVG_THERMAL_NUM]; + u8 thermal_value_avg_path[MAX_RF_PATH][AVG_THERMAL_NUM]; + u8 thermal_value_avg_index; + u8 thermal_value_avg_index_path[MAX_RF_PATH]; + s8 power_index_offset_path[MAX_RF_PATH]; + + u8 thermal_value_rx_gain; + u8 thermal_value_crystal; + u8 thermal_value_dpk_store; + u8 thermal_value_dpk_track; + boolean txpowertracking_in_progress; + + + boolean is_reloadtxpowerindex; + u8 is_rf_pi_enable; + u32 txpowertracking_callback_cnt; /* cosa add for debug */ + + u8 is_cck_in_ch14; + u8 CCK_index; + u8 OFDM_index[MAX_RF_PATH]; + s8 power_index_offset; + s8 delta_power_index; + s8 delta_power_index_path[MAX_RF_PATH]; + s8 delta_power_index_last; + s8 delta_power_index_last_path[MAX_RF_PATH]; + boolean is_tx_power_changed; + + struct iqk_matrix_regs_setting iqk_matrix_reg_setting[IQK_MATRIX_SETTINGS_NUM]; + u8 delta_lck; + u8 delta_swing_table_idx_2g_cck_a_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_a_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_b_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_b_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_c_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_c_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_d_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_d_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gb_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gb_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gc_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gc_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gd_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gd_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5ga_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5ga_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gb_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gb_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gc_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gc_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gd_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gd_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_tssi_table_2g_cck_a[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_b[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_c[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_d[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2ga[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gb[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gc[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gd[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5ga[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gb[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gc[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gd[BAND_NUM][DELTA_SWINTSSI_SIZE]; + s8 delta_swing_table_xtal_p[DELTA_SWINGIDX_SIZE]; + s8 delta_swing_table_xtal_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_p_8188e[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_n_8188e[DELTA_SWINGIDX_SIZE]; + + u8 bb_swing_idx_ofdm[MAX_RF_PATH]; + u8 bb_swing_idx_ofdm_current; +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + u8 bb_swing_idx_ofdm_base[MAX_RF_PATH]; +#else + u8 bb_swing_idx_ofdm_base; + u8 bb_swing_idx_ofdm_base_path[MAX_RF_PATH]; +#endif + boolean bb_swing_flag_ofdm; + u8 bb_swing_idx_cck; + u8 bb_swing_idx_cck_current; + u8 bb_swing_idx_cck_base; + u8 default_ofdm_index; + u8 default_cck_index; + s8 default_txagc_index; + boolean bb_swing_flag_cck; + + s8 absolute_ofdm_swing_idx[MAX_RF_PATH]; + s8 remnant_ofdm_swing_idx[MAX_RF_PATH]; + s8 absolute_cck_swing_idx[MAX_RF_PATH]; + s8 remnant_cck_swing_idx; + s8 modify_tx_agc_value; /*Remnat compensate value at tx_agc */ + boolean modify_tx_agc_flag_path_a; + boolean modify_tx_agc_flag_path_b; + boolean modify_tx_agc_flag_path_c; + boolean modify_tx_agc_flag_path_d; + boolean modify_tx_agc_flag_path_a_cck; + boolean modify_tx_agc_flag_path_b_cck; + + s8 kfree_offset[MAX_RF_PATH]; + + /* -------------------------------------------------------------------- */ + + /* for IQK */ + u32 regc04; + u32 reg874; + u32 regc08; + u32 regb68; + u32 regb6c; + u32 reg870; + u32 reg860; + u32 reg864; + + boolean is_iqk_initialized; + boolean is_lck_in_progress; + boolean is_antenna_detected; + boolean is_need_iqk; + boolean is_iqk_in_progress; + boolean is_iqk_pa_off; + u8 delta_iqk; + u32 ADDA_backup[IQK_ADDA_REG_NUM]; + u32 IQK_MAC_backup[IQK_MAC_REG_NUM]; + u32 IQK_BB_backup_recover[9]; + u32 IQK_BB_backup[IQK_BB_REG_NUM]; + u32 tx_iqc_8723b[2][3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}} */ + u32 rx_iqc_8723b[2][2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}} */ + u32 tx_iqc_8703b[3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}}*/ + u32 rx_iqc_8703b[2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}}*/ + + u64 iqk_start_time; + u64 iqk_total_progressing_time; + u64 iqk_progressing_time; + u64 lck_progressing_time; + u32 lok_result; + u8 iqk_step; + u8 kcount; + u8 retry_count[4][2]; /* [4]: path ABCD, [2] TXK, RXK */ + boolean is_mp_mode; + + /* for APK */ + u32 ap_koutput[2][2]; /* path A/B; output1_1a/output1_2a */ + u8 is_ap_kdone; + u8 is_apk_thermal_meter_ignore; + u8 is_dp_done; +#if 0 /*move below members to halrf_dpk.h*/ + u8 is_dp_path_aok; + u8 is_dp_path_bok; + u8 is_dp_path_cok; + u8 is_dp_path_dok; + u8 dp_path_a_result[3]; + u8 dp_path_b_result[3]; + u8 dp_path_c_result[3]; + u8 dp_path_d_result[3]; + boolean is_dpk_enable; + u32 txrate[11]; + u8 pwsf_2g_a[3]; + u8 pwsf_2g_b[3]; + u8 pwsf_2g_c[3]; + u8 pwsf_2g_d[3]; + u32 lut_2g_even_a[3][64]; + u32 lut_2g_odd_a[3][64]; + u32 lut_2g_even_b[3][64]; + u32 lut_2g_odd_b[3][64]; + u32 lut_2g_even_c[3][64]; + u32 lut_2g_odd_c[3][64]; + u32 lut_2g_even_d[3][64]; + u32 lut_2g_odd_d[3][64]; + u1Byte is_5g_pdk_a_ok; + u1Byte is_5g_pdk_b_ok; + u1Byte is_5g_pdk_c_ok; + u1Byte is_5g_pdk_d_ok; + u1Byte pwsf_5g_a[9]; + u1Byte pwsf_5g_b[9]; + u1Byte pwsf_5g_c[9]; + u1Byte pwsf_5g_d[9]; + u4Byte lut_5g_even_a[9][16]; + u4Byte lut_5g_odd_a[9][16]; + u4Byte lut_5g_even_b[9][16]; + u4Byte lut_5g_odd_b[9][16]; + u4Byte lut_5g_even_c[9][16]; + u4Byte lut_5g_odd_c[9][16]; + u4Byte lut_5g_even_d[9][16]; + u4Byte lut_5g_odd_d[9][16]; + u8 thermal_value_dpk; + u8 thermal_value_dpk_avg[AVG_THERMAL_NUM_DPK]; + u8 thermal_value_dpk_avg_index; +#endif + s8 modify_tx_agc_value_ofdm; + s8 modify_tx_agc_value_cck; + + /*Add by Yuchen for Kfree Phydm*/ + u8 reg_rf_kfree_enable; /*for registry*/ + u8 rf_kfree_enable; /*for efuse enable check*/ + u32 tx_lok[2]; +}; + +void +odm_txpowertracking_check_ap( + void *dm_void +); + +void +odm_txpowertracking_check( + void *dm_void +); + + +void +odm_txpowertracking_thermal_meter_init( + void *dm_void +); + +void +odm_txpowertracking_init( + void *dm_void +); + +void +odm_txpowertracking_check_mp( + void *dm_void +); + + +void +odm_txpowertracking_check_ce( + void *dm_void +); + + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + +void +odm_txpowertracking_callback_thermal_meter92c( + void *adapter +); + +void +odm_txpowertracking_callback_rx_gain_thermal_meter92d( + void *adapter +); + +void +odm_txpowertracking_callback_thermal_meter92d( + void *adapter +); + +void +odm_txpowertracking_direct_call92c( + void *adapter +); + +void +odm_txpowertracking_thermal_meter_check( + void *adapter +); + +#endif + + + +#endif /*#ifndef __HALRF_POWER_TRACKING_H__*/ diff --git a/hal/phydm/halrf/halrf_powertracking_ce.c b/hal/phydm/halrf/halrf_powertracking_ce.c new file mode 100644 index 0000000..6607991 --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking_ce.c @@ -0,0 +1,955 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@=========================================================== + * include files + *============================================================ + */ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +/*@************************************************************ + * Global var + * ************************************************************ + */ + +u32 ofdm_swing_table[OFDM_TABLE_SIZE] = { + 0x7f8001fe, /* 0, +6.0dB */ + 0x788001e2, /* 1, +5.5dB */ + 0x71c001c7, /* 2, +5.0dB*/ + 0x6b8001ae, /* 3, +4.5dB*/ + 0x65400195, /* 4, +4.0dB*/ + 0x5fc0017f, /* 5, +3.5dB*/ + 0x5a400169, /* 6, +3.0dB*/ + 0x55400155, /* 7, +2.5dB*/ + 0x50800142, /* 8, +2.0dB*/ + 0x4c000130, /* 9, +1.5dB*/ + 0x47c0011f, /* 10, +1.0dB*/ + 0x43c0010f, /* 11, +0.5dB*/ + 0x40000100, /* 12, +0dB*/ + 0x3c8000f2, /* 13, -0.5dB*/ + 0x390000e4, /* 14, -1.0dB*/ + 0x35c000d7, /* 15, -1.5dB*/ + 0x32c000cb, /* 16, -2.0dB*/ + 0x300000c0, /* 17, -2.5dB*/ + 0x2d4000b5, /* 18, -3.0dB*/ + 0x2ac000ab, /* 19, -3.5dB*/ + 0x288000a2, /* 20, -4.0dB*/ + 0x26000098, /* 21, -4.5dB*/ + 0x24000090, /* 22, -5.0dB*/ + 0x22000088, /* 23, -5.5dB*/ + 0x20000080, /* 24, -6.0dB*/ + 0x1e400079, /* 25, -6.5dB*/ + 0x1c800072, /* 26, -7.0dB*/ + 0x1b00006c, /* 27. -7.5dB*/ + 0x19800066, /* 28, -8.0dB*/ + 0x18000060, /* 29, -8.5dB*/ + 0x16c0005b, /* 30, -9.0dB*/ + 0x15800056, /* 31, -9.5dB*/ + 0x14400051, /* 32, -10.0dB*/ + 0x1300004c, /* 33, -10.5dB*/ + 0x12000048, /* 34, -11.0dB*/ + 0x11000044, /* 35, -11.5dB*/ + 0x10000040, /* 36, -12.0dB*/ +}; + +u8 cck_swing_table_ch1_ch13[CCK_TABLE_SIZE][8] = { + {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04}, /* 0, +0dB */ + {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04}, /* 1, -0.5dB */ + {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03}, /* 2, -1.0dB */ + {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03}, /* 3, -1.5dB */ + {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03}, /* 4, -2.0dB */ + {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03}, /* 5, -2.5dB */ + {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03}, /* 6, -3.0dB */ + {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03}, /* 7, -3.5dB */ + {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02}, /* 8, -4.0dB */ + {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02}, /* 9, -4.5dB */ + {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02}, /* 10, -5.0dB */ + {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02}, /* 11, -5.5dB */ + {0x1b, 0x1a, 0x17, 0x13, 0x0e, 0x09, 0x04, 0x02}, /* 12, -6.0 default*/ + {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02}, /* 13, -6.5dB */ + {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02}, /* 14, -7.0dB */ + {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02}, /* 15, -7.5dB */ + {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01}, /* 16, -8.0dB */ + {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02}, /* 17, -8.5dB */ + {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01}, /* 18, -9.0dB */ + {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 19, -9.5dB */ + {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 20, -10.0dB */ + {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 21, -10.5dB */ + {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 22, -11.0dB */ + {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01}, /* 23, -11.5dB */ + {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01}, /* 24, -12.0dB */ + {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01}, /* 25, -12.5dB */ + {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01}, /* 26, -13.0dB */ + {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 27, -13.5dB */ + {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 28, -14.0dB */ + {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 29, -14.5dB */ + {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 30, -15.0dB */ + {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, /* 31, -15.5dB */ + {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01} /* 32, -16.0dB */ +}; + +u8 cck_swing_table_ch14[CCK_TABLE_SIZE][8] = { + {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00}, /* 0, +0dB */ + {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00}, /* 1, -0.5dB */ + {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00}, /* 2, -1.0dB */ + {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00}, /* 3, -1.5dB */ + {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00}, /* 4, -2.0dB */ + {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00}, /* 5, -2.5dB */ + {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00}, /* 6, -3.0dB */ + {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00}, /* 7, -3.5dB */ + {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00}, /* 8, -4.0dB */ + {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00}, /* 9, -4.5dB */ + {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00}, /* 10, -5.0dB */ + {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 11, -5.5dB */ + {0x1b, 0x1a, 0x17, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 12, -6.0 default*/ + {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00}, /* 13, -6.5dB */ + {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00}, /* 14, -7.0dB */ + {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 15, -7.5dB */ + {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 16, -8.0dB */ + {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 17, -8.5dB */ + {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 18, -9.0dB */ + {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 19, -9.5dB */ + {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 20, -10.0dB */ + {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 21, -10.5dB */ + {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 22, -11.0dB */ + {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 23, -11.5dB */ + {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 24, -12.0dB */ + {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 25, -12.5dB */ + {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 26, -13.0dB */ + {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 27, -13.5dB */ + {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 28, -14.0dB */ + {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 29, -14.5dB */ + {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 30, -15.0dB */ + {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 31, -15.5dB */ + {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00} /* 32, -16.0dB */ +}; + +u32 ofdm_swing_table_new[OFDM_TABLE_SIZE] = { + 0x0b40002d, /* 0, -15.0dB */ + 0x0c000030, /* 1, -14.5dB */ + 0x0cc00033, /* 2, -14.0dB */ + 0x0d800036, /* 3, -13.5dB */ + 0x0e400039, /* 4, -13.0dB */ + 0x0f00003c, /* 5, -12.5dB */ + 0x10000040, /* 6, -12.0dB */ + 0x11000044, /* 7, -11.5dB */ + 0x12000048, /* 8, -11.0dB */ + 0x1300004c, /* 9, -10.5dB */ + 0x14400051, /* 10, -10.0dB */ + 0x15800056, /* 11, -9.5dB */ + 0x16c0005b, /* 12, -9.0dB */ + 0x18000060, /* 13, -8.5dB */ + 0x19800066, /* 14, -8.0dB */ + 0x1b00006c, /* 15, -7.5dB */ + 0x1c800072, /* 16, -7.0dB */ + 0x1e400079, /* 17, -6.5dB */ + 0x20000080, /* 18, -6.0dB */ + 0x22000088, /* 19, -5.5dB */ + 0x24000090, /* 20, -5.0dB */ + 0x26000098, /* 21, -4.5dB */ + 0x288000a2, /* 22, -4.0dB */ + 0x2ac000ab, /* 23, -3.5dB */ + 0x2d4000b5, /* 24, -3.0dB */ + 0x300000c0, /* 25, -2.5dB */ + 0x32c000cb, /* 26, -2.0dB */ + 0x35c000d7, /* 27, -1.5dB */ + 0x390000e4, /* 28, -1.0dB */ + 0x3c8000f2, /* 29, -0.5dB */ + 0x40000100, /* 30, +0dB */ + 0x43c0010f, /* 31, +0.5dB */ + 0x47c0011f, /* 32, +1.0dB */ + 0x4c000130, /* 33, +1.5dB */ + 0x50800142, /* 34, +2.0dB */ + 0x55400155, /* 35, +2.5dB */ + 0x5a400169, /* 36, +3.0dB */ + 0x5fc0017f, /* 37, +3.5dB */ + 0x65400195, /* 38, +4.0dB */ + 0x6b8001ae, /* 39, +4.5dB */ + 0x71c001c7, /* 40, +5.0dB */ + 0x788001e2, /* 41, +5.5dB */ + 0x7f8001fe /* 42, +6.0dB */ +}; + +u8 cck_swing_table_ch1_ch14_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x33, 0x28, 0x1C, 0x13, 0x0B, 0x05, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x36, 0x2A, 0x1E, 0x14, 0x0B, 0x05, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x39, 0x2C, 0x20, 0x15, 0x0C, 0x06, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x3C, 0x2F, 0x22, 0x16, 0x0D, 0x06, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x40, 0x32, 0x24, 0x17, 0x0E, 0x06, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x43, 0x35, 0x26, 0x19, 0x0E, 0x07, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x47, 0x38, 0x28, 0x1A, 0x0F, 0x07, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x4C, 0x3B, 0x2B, 0x1C, 0x10, 0x08, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x50, 0x3F, 0x2D, 0x1E, 0x11, 0x08, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x55, 0x42, 0x30, 0x1F, 0x12, 0x08, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x5A, 0x46, 0x33, 0x21, 0x13, 0x09, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x5F, 0x4A, 0x36, 0x23, 0x14, 0x0A, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x65, 0x4F, 0x39, 0x25, 0x15, 0x0A, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x6B, 0x54, 0x3C, 0x27, 0x17, 0x0B, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x71, 0x58, 0x40, 0x2A, 0x18, 0x0B, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x78, 0x5E, 0x43, 0x2C, 0x19, 0x0C, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x7F, 0x63, 0x47, 0x2F, 0x1B, 0x0D, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x87, 0x69, 0x4C, 0x32, 0x1D, 0x0D, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x8F, 0x6F, 0x50, 0x35, 0x1E, 0x0E, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x97, 0x76, 0x55, 0x38, 0x20, 0x0F, 0x05, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0xA0, 0x7D, 0x5A, 0x3B, 0x22, 0x10, 0x05, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + +u8 cck_swing_table_ch1_ch13_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x33, 0x28, 0x1C, 0x13, 0x0B, 0x05, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x36, 0x2A, 0x1E, 0x14, 0x0B, 0x05, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x39, 0x2C, 0x20, 0x15, 0x0C, 0x06, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x3C, 0x2F, 0x22, 0x16, 0x0D, 0x06, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x40, 0x32, 0x24, 0x17, 0x0E, 0x06, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x43, 0x35, 0x26, 0x19, 0x0E, 0x07, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x47, 0x38, 0x28, 0x1A, 0x0F, 0x07, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x4C, 0x3B, 0x2B, 0x1C, 0x10, 0x08, 0x02, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x50, 0x3F, 0x2D, 0x1E, 0x11, 0x08, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x55, 0x42, 0x30, 0x1F, 0x12, 0x08, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x5A, 0x46, 0x33, 0x21, 0x13, 0x09, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x5F, 0x4A, 0x36, 0x23, 0x14, 0x0A, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x65, 0x4F, 0x39, 0x25, 0x15, 0x0A, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x6B, 0x54, 0x3C, 0x27, 0x17, 0x0B, 0x03, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x71, 0x58, 0x40, 0x2A, 0x18, 0x0B, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x78, 0x5E, 0x43, 0x2C, 0x19, 0x0C, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x7F, 0x63, 0x47, 0x2F, 0x1B, 0x0D, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x87, 0x69, 0x4C, 0x32, 0x1D, 0x0D, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x8F, 0x6F, 0x50, 0x35, 0x1E, 0x0E, 0x04, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x97, 0x76, 0x55, 0x38, 0x20, 0x0F, 0x05, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0xA0, 0x7D, 0x5A, 0x3B, 0x22, 0x10, 0x05, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + +u8 cck_swing_table_ch14_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x28, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x2A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x2C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x2F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x32, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x35, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x38, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x3F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x42, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x46, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x4A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x4F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x54, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x58, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x5E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x63, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x69, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x6F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x76, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0x7D, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + +u8 cck_swing_table_ch1_ch13_new[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01}, /* 0, -16.0dB*/ + {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, /* 1, -15.5dB*/ + {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 2, -15.0dB*/ + {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 3, -14.5dB*/ + {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 4, -14.0dB*/ + {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 5, -13.5dB*/ + {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01}, /* 6, -13.0dB*/ + {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01}, /* 7, -12.5dB*/ + {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01}, /* 8, -12.0dB*/ + {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01}, /* 9, -11.5dB*/ + {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 10, -11.0dB*/ + {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 11, -10.5dB*/ + {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 12, -10.0dB*/ + {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 13, -9.5dB*/ + {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01}, /* 14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02}, /* 15, -8.5dB*/ + {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02}, /* 17, -7.5dB*/ + {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02}, /* 19, -6.5dB*/ + {0x1b, 0x1a, 0x17, 0x13, 0x0e, 0x09, 0x04, 0x02}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02}, /* 21, -5.5dB*/ + {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02}, /* 23, -4.5dB*/ + {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03}, /* 25, -3.5dB*/ + {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03}, /* 26, -3.0dB*/ + {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03}, /* 27, -2.5dB*/ + {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03}, /* 29, -1.5dB*/ + {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03}, /* 30, -1.0dB*/ + {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04}, /* 31, -0.5dB*/ + {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04} /* 32, +0dB*/ +}; + +u8 cck_swing_table_ch14_new[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00}, /* 0, -16.0dB*/ + {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 1, -15.5dB*/ + {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 2, -15.0dB*/ + {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 3, -14.5dB*/ + {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 4, -14.0dB*/ + {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /*5, -13.5dB*/ + {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 6, -13.0dB*/ + {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 7, -12.5dB*/ + {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 8, -12.0dB*/ + {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 9, -11.5dB*/ + {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 10, -11.0dB*/ + {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00}, /*11, -10.5dB*/ + {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 12, -10.0dB*/ + {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 13, -9.5dB*/ + {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00}, /*14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 15, -8.5dB*/ + {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 17, -7.5dB*/ + {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00}, /* 19, -6.5dB */ + {0x1b, 0x1a, 0x17, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 21, -5.5dB*/ + {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00}, /*23, -4.5dB*/ + {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00}, /* 25, -3.5dB */ + {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00}, /* 26, -3.0dB */ + {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00}, /*27, -2.5dB*/ + {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00}, /*29, -1.5dB*/ + {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00}, /* 30, -1.0dB */ + {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00}, /* 31, -0.5dB */ + {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00} /* 32, +0dB */ +}; + +u32 cck_swing_table_ch1_ch14_8723d[CCK_TABLE_SIZE_8723D] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, + 0x287, + 0x2AE, + 0x2D6, + 0x301, + 0x32F, + 0x35F, + 0x392, + 0x3C9, + 0x402, + 0x43F, + 0x47F, + 0x4C3, + 0x50C, + 0x558, + 0x5A9, + 0x5FF, + 0x65A, + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +/*@JJ ADD 20161014 */ +u32 cck_swing_table_ch1_ch14_8710b[CCK_TABLE_SIZE_8710B] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, + 0x287, + 0x2AE, + 0x2D6, + 0x301, + 0x32F, + 0x35F, + 0x392, + 0x3C9, + 0x402, + 0x43F, + 0x47F, + 0x4C3, + 0x50C, + 0x558, + 0x5A9, + 0x5FF, + 0x65A, + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +/*@Winnita ADD 20171116 PathA 0xAB4[10:0],PathB 0xAB4[21:11]*/ +u32 cck_swing_table_ch1_ch14_8192f[CCK_TABLE_SIZE_8192F] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, /*19*/ + 0x287, /*20*/ + 0x2AE, /*21*/ + 0x2D6, /*22*/ + 0x301, /*23*/ + 0x32F, /*24*/ + 0x35F, /*25*/ + 0x392, /*26*/ + 0x3C9, /*27*/ + 0x402, /*28*/ + 0x43F, /*29*/ + 0x47F, /*30*/ + 0x4C3, /*31*/ + 0x50C, /*32*/ + 0x558, /*33*/ + 0x5A9, /*34*/ + 0x5FF, /*35*/ + 0x65A, /*36*/ + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +u32 tx_scaling_table_jaguar[TXSCALE_TABLE_SIZE] = { + 0x081, /* 0, -12.0dB*/ + 0x088, /* 1, -11.5dB*/ + 0x090, /* 2, -11.0dB*/ + 0x099, /* 3, -10.5dB*/ + 0x0A2, /* 4, -10.0dB*/ + 0x0AC, /* 5, -9.5dB*/ + 0x0B6, /* 6, -9.0dB*/ + 0x0C0, /*7, -8.5dB*/ + 0x0CC, /* 8, -8.0dB*/ + 0x0D8, /* 9, -7.5dB*/ + 0x0E5, /* 10, -7.0dB*/ + 0x0F2, /* 11, -6.5dB*/ + 0x101, /* 12, -6.0dB*/ + 0x110, /* 13, -5.5dB*/ + 0x120, /* 14, -5.0dB*/ + 0x131, /* 15, -4.5dB*/ + 0x143, /* 16, -4.0dB*/ + 0x156, /* 17, -3.5dB*/ + 0x16A, /* 18, -3.0dB*/ + 0x180, /* 19, -2.5dB*/ + 0x197, /* 20, -2.0dB*/ + 0x1AF, /* 21, -1.5dB*/ + 0x1C8, /* 22, -1.0dB*/ + 0x1E3, /* 23, -0.5dB*/ + 0x200, /* 24, +0 dB*/ + 0x21E, /* 25, +0.5dB*/ + 0x23E, /* 26, +1.0dB*/ + 0x261, /* 27, +1.5dB*/ + 0x285, /* 28, +2.0dB*/ + 0x2AB, /* 29, +2.5dB*/ + 0x2D3, /*30, +3.0dB*/ + 0x2FE, /* 31, +3.5dB*/ + 0x32B, /* 32, +4.0dB*/ + 0x35C, /* 33, +4.5dB*/ + 0x38E, /* 34, +5.0dB*/ + 0x3C4, /* 35, +5.5dB*/ + 0x3FE /* 36, +6.0dB */ +}; + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) +#else +u8 delta_swing_table_idx_2ga_p_8188e[] = {0, 0, 0, 0, 1, 1, 2, 2, 3, 3, + 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, + 7, 7, 8, 8, 8, 9, 9, 9, 9, 9}; +u8 delta_swing_table_idx_2ga_n_8188e[] = {0, 0, 0, 2, 2, 3, 3, 4, 4, 4, + 4, 5, 5, 6, 6, 7, 7, 7, 7, 8, + 8, 9, 9, 10, 10, 10, 11, 11, 11, 11}; +#endif + +void odm_txpowertracking_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_txpowertracking_thermal_meter_init(dm); +} + +u8 get_swing_index(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if ((RTL8812A_SUPPORT == 1) || (RTL8821A_SUPPORT == 1)) + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); +#endif + u8 i = 0; + u32 bb_swing, table_value; + + if (dm->support_ic_type & + (ODM_RTL8188E | ODM_RTL8723B | ODM_RTL8192E | + ODM_RTL8188F | ODM_RTL8703B | ODM_RTL8723D | + ODM_RTL8710B)) { + + bb_swing = odm_get_bb_reg(dm, R_0xc80, 0xFFC00000); + + for (i = 0; i < OFDM_TABLE_SIZE; i++) { + table_value = ofdm_swing_table_new[i]; + + if (table_value >= 0x100000) + table_value >>= 22; + if (bb_swing == table_value) + break; + } + } else { +#if ((RTL8812A_SUPPORT == 1) || (RTL8821A_SUPPORT == 1)) + bb_swing = + phy_get_tx_bb_swing_8812a(adapter, + hal_data->current_band_type, + RF_PATH_A); +#else + bb_swing = odm_get_bb_reg(dm, R_0xc1c, 0xFFE00000); +#endif + for (i = 0; i < TXSCALE_TABLE_SIZE; i++) { + table_value = tx_scaling_table_jaguar[i]; + + if (bb_swing == table_value) + break; + } + } + + return i; +} + +u8 get_cck_swing_index(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u8 i = 0; + u32 bb_cck_swing; + + if (dm->support_ic_type & + (ODM_RTL8188E | ODM_RTL8723B | ODM_RTL8192E)) { + bb_cck_swing = odm_read_1byte(dm, 0xa22); + + for (i = 0; i < CCK_TABLE_SIZE; i++) { + if (bb_cck_swing == cck_swing_table_ch1_ch13_new[i][0]) + break; + } + } else if (dm->support_ic_type & ODM_RTL8703B) { + bb_cck_swing = odm_read_1byte(dm, 0xa22); + + for (i = 0; i < CCK_TABLE_SIZE_88F; i++) { + if (bb_cck_swing == cck_swing_table_ch1_ch14_88f[i][0]) + break; + } + } + + return i; +} + +s8 +get_txagc_default_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 tmp; + + if (dm->support_ic_type == ODM_RTL8814B) { + tmp = (s8)(odm_get_bb_reg(dm, R_0x18a0, 0x7f) & 0xff); + if (tmp & BIT(6)) + tmp = tmp | 0x80; + return tmp; + } else + return 0; +} + +void odm_txpowertracking_thermal_meter_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct _hal_rf_ *rf = &dm->rf_table; + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + + u8 swing_idx = get_swing_index(dm); + u8 cckswing_idx = get_cck_swing_index(dm); + u8 p = 0; + + cali_info->is_txpowertracking = true; + cali_info->tx_powercount = 0; + cali_info->is_txpowertracking_init = false; + + if (!(*dm->mp_mode)) + cali_info->txpowertrack_control = true; + else + cali_info->txpowertrack_control = false; + + if (!(*dm->mp_mode)) + cali_info->txpowertrack_control = true; + + RF_DBG(dm, DBG_RF_IQK, "dm txpowertrack_control = %d\n", + cali_info->txpowertrack_control); +#if 0 + /* dm->rf_calibrate_info.txpowertrack_control = true; */ +#endif + cali_info->thermal_value = rf->eeprom_thermal; + cali_info->thermal_value_iqk = rf->eeprom_thermal; + cali_info->thermal_value_lck = rf->eeprom_thermal; + +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822C) { + cali_info->thermal_value_path[RF_PATH_A] = tssi->thermal[RF_PATH_A]; + cali_info->thermal_value_path[RF_PATH_B] = tssi->thermal[RF_PATH_B]; + cali_info->thermal_value_iqk = tssi->thermal[RF_PATH_A]; + cali_info->thermal_value_lck = tssi->thermal[RF_PATH_A]; + } + + if (dm->support_ic_type == ODM_RTL8814B) { + cali_info->thermal_value_path[RF_PATH_A] = tssi->thermal[RF_PATH_A]; + cali_info->thermal_value_path[RF_PATH_B] = tssi->thermal[RF_PATH_B]; + cali_info->thermal_value_path[RF_PATH_C] = tssi->thermal[RF_PATH_C]; + cali_info->thermal_value_path[RF_PATH_D] = tssi->thermal[RF_PATH_D]; + cali_info->thermal_value_iqk = tssi->thermal[RF_PATH_A]; + cali_info->thermal_value_lck = tssi->thermal[RF_PATH_A]; + } +#endif + + if (!cali_info->default_bb_swing_index_flag) { + if (dm->support_ic_type & + (ODM_RTL8188E | ODM_RTL8723B | ODM_RTL8192E | + ODM_RTL8703B | ODM_RTL8821)) { + if (swing_idx >= OFDM_TABLE_SIZE) + cali_info->default_ofdm_index = 30; + else + cali_info->default_ofdm_index = swing_idx; + + if (cckswing_idx >= CCK_TABLE_SIZE) + cali_info->default_cck_index = 20; + else + cali_info->default_cck_index = cckswing_idx; + /*@add by Mingzhi.Guo 2015-03-23*/ + } else if (dm->support_ic_type == ODM_RTL8188F) { + cali_info->default_ofdm_index = 28; /*OFDM: -1dB*/ + cali_info->default_cck_index = 20; /*CCK:-6dB*/ + /*@add by zhaohe 2015-10-27*/ + } else if (dm->support_ic_type == ODM_RTL8723D) { + cali_info->default_ofdm_index = 28; /*OFDM: -1dB*/ + cali_info->default_cck_index = 28; /*CCK: -6dB*/ + /*@JJ ADD 20161014 */ + } else if (dm->support_ic_type == ODM_RTL8710B) { + cali_info->default_ofdm_index = 28; /*OFDM: -1dB*/ + cali_info->default_cck_index = 28; /*CCK: -6dB*/ + } else if (dm->support_ic_type == ODM_RTL8192F) { + cali_info->default_ofdm_index = 30;/*OFDM: 0dB*/ + cali_info->default_cck_index = 28; /*CCK: -6dB*/ + } else { + if (swing_idx >= TXSCALE_TABLE_SIZE) + cali_info->default_ofdm_index = 24; + else + cali_info->default_ofdm_index = swing_idx; + + cali_info->default_txagc_index = get_txagc_default_index(dm); + + cali_info->default_cck_index = 24; + } + cali_info->default_bb_swing_index_flag = true; + } + + cali_info->bb_swing_idx_cck_base = cali_info->default_cck_index; + cali_info->CCK_index = cali_info->default_cck_index; + + for (p = RF_PATH_A; p < MAX_RF_PATH; ++p) { + cali_info->bb_swing_idx_ofdm_base[p] = + cali_info->default_ofdm_index; + cali_info->OFDM_index[p] = cali_info->default_ofdm_index; + cali_info->delta_power_index[p] = 0; + cali_info->delta_power_index_last[p] = 0; + cali_info->power_index_offset[p] = 0; + } + cali_info->modify_tx_agc_value_ofdm = 0; + cali_info->modify_tx_agc_value_cck = 0; + cali_info->tm_trigger = 0; +} + +void odm_txpowertracking_check(void *dm_void) +{ + /*@2011/09/29 MH In HW integration first stage + * we provide 4 different handle to operate at the same time. + * In the stage2/3, we need to prive universal interface and merge all + * HW dynamic mechanism. + */ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + switch (dm->support_platform) { + case ODM_WIN: + odm_txpowertracking_check_mp(dm); + break; + + case ODM_CE: + odm_txpowertracking_check_ce(dm); + break; + + case ODM_AP: + odm_txpowertracking_check_ap(dm); + break; + + default: + break; + } +} + +void odm_txpowertracking_check_ce(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + if (!(rf->rf_supportability & HAL_RF_TX_PWR_TRACK)) + return; + + if ((rf->power_track_type & 0xf0) >> 4 != 0) { + if (dm->support_ic_type & ODM_RTL8822C) { + /*halrf_tssi_cck(dm);*/ + /*halrf_thermal_cck(dm);*/ + return; + } + } + + if (!dm->rf_calibrate_info.tm_trigger) { + if (dm->support_ic_type & + (ODM_RTL8188E | ODM_RTL8188F | ODM_RTL8192E | + ODM_RTL8723B | ODM_RTL8812 | ODM_RTL8821 | + ODM_RTL8814A | ODM_RTL8703B | ODM_RTL8723D | + ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8710B | + ODM_RTL8192F)) + odm_set_rf_reg(dm, RF_PATH_A, RF_T_METER_NEW, + (BIT(17) | BIT(16)), 0x03); + else if (dm->support_ic_type & ODM_RTL8822C) { + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x01); + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x00); + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x01); + + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x01); + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x00); + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x01); + } else if (dm->support_ic_type & ODM_RTL8814B) { + odm_set_rf_reg(dm, RF_PATH_A, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_B, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_C, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_D, 0x42, BIT(17), 0x1); + } else + odm_set_rf_reg(dm, RF_PATH_A, RF_T_METER_OLD, + RFREGOFFSETMASK, 0x60); + +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814B) { + ODM_delay_us(300); + odm_txpowertracking_new_callback_thermal_meter(dm); + tssi->thermal_trigger = 1; + } +#endif + dm->rf_calibrate_info.tm_trigger = 1; + return; + } + + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B)) { +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) + odm_txpowertracking_new_callback_thermal_meter(dm); + if (dm->support_ic_type & ODM_RTL8814B) + tssi->thermal_trigger = 0; +#endif + } else + odm_txpowertracking_callback_thermal_meter(dm); + dm->rf_calibrate_info.tm_trigger = 0; +#endif +} + +void +odm_txpowertracking_direct_ce(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + + if (!(rf->rf_supportability & HAL_RF_TX_PWR_TRACK)) + return; + + if (dm->support_ic_type & ODM_RTL8822C) { + /*halrf_tssi_cck(dm);*/ + /*halrf_thermal_cck(dm);*/ + return; + } + + if (dm->support_ic_type & + (ODM_RTL8188E | ODM_RTL8188F | ODM_RTL8192E | + ODM_RTL8723B | ODM_RTL8812 | ODM_RTL8821 | + ODM_RTL8814A | ODM_RTL8703B | ODM_RTL8723D | + ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8710B | + ODM_RTL8192F | ODM_RTL8814B)) + odm_set_rf_reg(dm, RF_PATH_A, RF_T_METER_NEW, (BIT(17) | BIT(16)), 0x03); + else if (dm->support_ic_type & ODM_RTL8822C) { + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x01); + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x00); + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x01); + + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x01); + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x00); + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x01); + } else + odm_set_rf_reg(dm, RF_PATH_A, RF_T_METER_OLD, RFREGOFFSETMASK, 0x60); + + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B)) { +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) + odm_txpowertracking_new_callback_thermal_meter(dm); +#endif + } else + odm_txpowertracking_callback_thermal_meter(dm); +#endif + +} + + +void odm_txpowertracking_check_mp(void *dm_void) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + + if (odm_check_power_status(adapter) == false) { + RT_TRACE(COMP_POWER_TRACKING, DBG_LOUD, + ("check_pow_status, return false\n")); + return; + } + + odm_txpowertracking_thermal_meter_check(adapter); +#endif +} + +void odm_txpowertracking_check_ap(void *dm_void) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rtl8192cd_priv *priv = dm->priv; + + return; + +#endif +} diff --git a/hal/phydm/halrf/halrf_powertracking_ce.h b/hal/phydm/halrf/halrf_powertracking_ce.h new file mode 100644 index 0000000..3fec1ab --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking_ce.h @@ -0,0 +1,331 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_POWERTRACKING_H__ +#define __HALRF_POWERTRACKING_H__ + +#define DPK_DELTA_MAPPING_NUM 13 +#define index_mapping_HP_NUM 15 +#define OFDM_TABLE_SIZE 43 +#define CCK_TABLE_SIZE 33 +#define CCK_TABLE_SIZE_88F 21 +#define TXSCALE_TABLE_SIZE 37 +#define CCK_TABLE_SIZE_8723D 41 +/*@JJ ADD 20161014 */ +#define CCK_TABLE_SIZE_8710B 41 +#define CCK_TABLE_SIZE_8192F 41 + +#define TXPWR_TRACK_TABLE_SIZE 30 +#define DELTA_SWINGIDX_SIZE 30 +#define DELTA_SWINTSSI_SIZE 61 +#define BAND_NUM 4 + +#define AVG_THERMAL_NUM 8 +#define IQK_MAC_REG_NUM 4 +#define IQK_ADDA_REG_NUM 16 +#define IQK_BB_REG_NUM_MAX 10 + +#define IQK_BB_REG_NUM 9 + +#define iqk_matrix_reg_num 8 +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) +#else +/* Channels_2_4G_NUM + Channels_5G_20M_NUM + Channels_5G */ +#define IQK_MATRIX_SETTINGS_NUM (14 + 24 + 21) +#endif + +extern u32 ofdm_swing_table[OFDM_TABLE_SIZE]; +extern u8 cck_swing_table_ch1_ch13[CCK_TABLE_SIZE][8]; +extern u8 cck_swing_table_ch14[CCK_TABLE_SIZE][8]; + +extern u32 ofdm_swing_table_new[OFDM_TABLE_SIZE]; +extern u8 cck_swing_table_ch1_ch13_new[CCK_TABLE_SIZE][8]; +extern u8 cck_swing_table_ch14_new[CCK_TABLE_SIZE][8]; +extern u8 cck_swing_table_ch1_ch14_88f[CCK_TABLE_SIZE_88F][16]; +extern u8 cck_swing_table_ch1_ch13_88f[CCK_TABLE_SIZE_88F][16]; +extern u8 cck_swing_table_ch14_88f[CCK_TABLE_SIZE_88F][16]; +extern u32 cck_swing_table_ch1_ch14_8723d[CCK_TABLE_SIZE_8723D]; +/*@JJ ADD 20161014 */ +extern u32 cck_swing_table_ch1_ch14_8710b[CCK_TABLE_SIZE_8710B]; +extern u32 cck_swing_table_ch1_ch14_8192f[CCK_TABLE_SIZE_8192F]; + +extern u32 tx_scaling_table_jaguar[TXSCALE_TABLE_SIZE]; + +/*@<20121018, Kordan> In case fail to read TxPowerTrack.txt */ +/* we use the table of 88E as the default table. */ +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) +#else +extern u8 delta_swing_table_idx_2ga_p_8188e[]; +extern u8 delta_swing_table_idx_2ga_n_8188e[]; +#endif + +#define dm_check_txpowertracking odm_txpowertracking_check + +struct iqk_matrix_regs_setting { + boolean is_iqk_done; + s32 value[3][iqk_matrix_reg_num]; + boolean is_bw_iqk_result_saved[3]; +}; + +struct dm_rf_calibration_struct { + /* for tx power tracking */ + + u32 rega24; /* for TempCCK */ + s32 rege94; + s32 rege9c; + s32 regeb4; + s32 regebc; + + u8 tx_powercount; + boolean is_txpowertracking_init; + boolean is_txpowertracking; + /* for mp mode, turn off txpwrtracking as default */ + u8 txpowertrack_control; + u8 tm_trigger; + u8 internal_pa_5g[2]; /* pathA / pathB */ + + /* thermal_meter, index 0 for RFIC0, and 1 for RFIC1 */ + u8 thermal_meter[2]; + u8 thermal_value; + u8 thermal_value_path[MAX_RF_PATH]; + u8 thermal_value_lck; + u8 thermal_value_iqk; + s8 thermal_value_delta; /* delta of thermal_value and efuse thermal */ + u8 thermal_value_dpk; + u8 thermal_value_avg[AVG_THERMAL_NUM]; + u8 thermal_value_avg_path[MAX_RF_PATH][AVG_THERMAL_NUM]; + u8 thermal_value_avg_index; + u8 thermal_value_avg_index_path[MAX_RF_PATH]; + u8 thermal_value_rx_gain; + u8 thermal_value_crystal; + u8 thermal_value_dpk_store; + u8 thermal_value_dpk_track; + boolean txpowertracking_in_progress; + + boolean is_reloadtxpowerindex; + u8 is_rf_pi_enable; + u32 txpowertracking_callback_cnt; /* cosa add for debug */ + + /*@---------------------- Tx power Tracking ---------------------- */ + u8 is_cck_in_ch14; + u8 CCK_index; + u8 OFDM_index[MAX_RF_PATH]; + s8 power_index_offset[MAX_RF_PATH]; + s8 delta_power_index[MAX_RF_PATH]; + s8 delta_power_index_last[MAX_RF_PATH]; + boolean is_tx_power_changed; + s8 xtal_offset; + s8 xtal_offset_last; + u8 xtal_offset_eanble; + + struct iqk_matrix_regs_setting + iqk_matrix_reg_setting[IQK_MATRIX_SETTINGS_NUM]; + u8 delta_lck; + s8 bb_swing_diff_2g, bb_swing_diff_5g; /* Unit: dB */ + u8 delta_swing_table_idx_2g_cck_a_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_a_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_b_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_b_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_c_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_c_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_d_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_d_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gb_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gb_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gc_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gc_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gd_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gd_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5ga_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5ga_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gb_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gb_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gc_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gc_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gd_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gd_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_tssi_table_2g_cck_a[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_b[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_c[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_d[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2ga[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gb[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gc[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gd[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5ga[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gb[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gc[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gd[BAND_NUM][DELTA_SWINTSSI_SIZE]; + s8 delta_swing_table_xtal_p[DELTA_SWINGIDX_SIZE]; + s8 delta_swing_table_xtal_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_p_8188e[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_n_8188e[DELTA_SWINGIDX_SIZE]; + + u8 bb_swing_idx_ofdm[MAX_RF_PATH]; + u8 bb_swing_idx_ofdm_current; +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + u8 bb_swing_idx_ofdm_base[MAX_RF_PATH]; +#else + u8 bb_swing_idx_ofdm_base; +#endif + boolean default_bb_swing_index_flag; + boolean bb_swing_flag_ofdm; + u8 bb_swing_idx_cck; + u8 bb_swing_idx_cck_current; + u8 bb_swing_idx_cck_base; + u8 default_ofdm_index; + u8 default_cck_index; + s8 default_txagc_index; + boolean bb_swing_flag_cck; + + s8 absolute_ofdm_swing_idx[MAX_RF_PATH]; + s8 remnant_ofdm_swing_idx[MAX_RF_PATH]; + s8 absolute_cck_swing_idx[MAX_RF_PATH]; + s8 remnant_cck_swing_idx; + s8 modify_tx_agc_value; /*Remnat compensate value at tx_agc */ + boolean modify_tx_agc_flag_path_a; + boolean modify_tx_agc_flag_path_b; + boolean modify_tx_agc_flag_path_c; + boolean modify_tx_agc_flag_path_d; + boolean modify_tx_agc_flag_path_a_cck; + boolean modify_tx_agc_flag_path_b_cck; + + s8 kfree_offset[MAX_RF_PATH]; + + /*@----------------------------------------------------------------- */ + + /* for IQK */ + u32 regc04; + u32 reg874; + u32 regc08; + u32 regb68; + u32 regb6c; + u32 reg870; + u32 reg860; + u32 reg864; + + boolean is_iqk_initialized; + boolean is_lck_in_progress; + boolean is_antenna_detected; + boolean is_need_iqk; + boolean is_iqk_in_progress; + boolean is_iqk_pa_off; + u8 delta_iqk; + u32 ADDA_backup[IQK_ADDA_REG_NUM]; + u32 IQK_MAC_backup[IQK_MAC_REG_NUM]; + u32 IQK_BB_backup_recover[9]; + u32 IQK_BB_backup[IQK_BB_REG_NUM]; + /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}} */ + u32 tx_iqc_8723b[2][3][2]; + /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}} */ + u32 rx_iqc_8723b[2][2][2]; + /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}} */ + u32 tx_iqc_8703b[3][2]; + /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}} */ + u32 rx_iqc_8703b[2][2]; + /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}} */ + u32 tx_iqc_8723d[2][3][2]; + /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}} */ + u32 rx_iqc_8723d[2][2][2]; + /* JJ ADD 20161014 */ + /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}} */ + u32 tx_iqc_8710b[2][3][2]; + /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}} */ + u32 rx_iqc_8710b[2][2][2]; + + u8 iqk_step; + u8 kcount; + u8 retry_count[4][2]; /* [4]: path ABCD, [2] TXK, RXK */ + boolean is_mp_mode; + + /*@ IQK time measurement */ + u64 iqk_start_time; + u64 iqk_progressing_time; + u64 iqk_total_progressing_time; + u64 lck_progressing_time; + + u32 lok_result; + + /* for APK */ + u32 ap_koutput[2][2]; /* path A/B; output1_1a/output1_2a */ + u8 is_ap_kdone; + u8 is_apk_thermal_meter_ignore; + + /* DPK */ + boolean is_dpk_fail; + u8 is_dp_done; + u8 is_dp_path_aok; + u8 is_dp_path_bok; + + u32 tx_lok[2]; + u32 dpk_tx_agc; + s32 dpk_gain; + u32 dpk_thermal[4]; + s8 modify_tx_agc_value_ofdm; + s8 modify_tx_agc_value_cck; + + /*@Add by Yuchen for Kfree Phydm*/ + u8 reg_rf_kfree_enable; /*for registry*/ + u8 rf_kfree_enable; /*for efuse enable check*/ +}; + +void odm_txpowertracking_check(void *dm_void); + +void odm_txpowertracking_init(void *dm_void); + +void odm_txpowertracking_check_ap(void *dm_void); + +void odm_txpowertracking_thermal_meter_init(void *dm_void); + +void odm_txpowertracking_init(void *dm_void); + +void odm_txpowertracking_check_mp(void *dm_void); + +void odm_txpowertracking_check_ce(void *dm_void); + +void odm_txpowertracking_direct_ce(void *dm_void); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + +void odm_txpowertracking_callback_thermal_meter92c( + void *adapter); + +void odm_txpowertracking_callback_rx_gain_thermal_meter92d( + void *adapter); + +void odm_txpowertracking_callback_thermal_meter92d( + void *adapter); + +void odm_txpowertracking_direct_call92c( + void *adapter); + +void odm_txpowertracking_thermal_meter_check( + void *adapter); + +#endif + +#endif /*__HALRF_POWER_TRACKING_H__*/ diff --git a/hal/phydm/halrf/halrf_powertracking_iot.c b/hal/phydm/halrf/halrf_powertracking_iot.c new file mode 100644 index 0000000..494fdec --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking_iot.c @@ -0,0 +1,1004 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*============================================================ */ +/* include files */ +/*============================================================ */ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +/* ************************************************************ + * Global var + * ************************************************************ + */ + +const u32 ofdm_swing_table[OFDM_TABLE_SIZE] = { + 0x7f8001fe, /* 0, +6.0dB */ + 0x788001e2, /* 1, +5.5dB */ + 0x71c001c7, /* 2, +5.0dB*/ + 0x6b8001ae, /* 3, +4.5dB*/ + 0x65400195, /* 4, +4.0dB*/ + 0x5fc0017f, /* 5, +3.5dB*/ + 0x5a400169, /* 6, +3.0dB*/ + 0x55400155, /* 7, +2.5dB*/ + 0x50800142, /* 8, +2.0dB*/ + 0x4c000130, /* 9, +1.5dB*/ + 0x47c0011f, /* 10, +1.0dB*/ + 0x43c0010f, /* 11, +0.5dB*/ + 0x40000100, /* 12, +0dB*/ + 0x3c8000f2, /* 13, -0.5dB*/ + 0x390000e4, /* 14, -1.0dB*/ + 0x35c000d7, /* 15, -1.5dB*/ + 0x32c000cb, /* 16, -2.0dB*/ + 0x300000c0, /* 17, -2.5dB*/ + 0x2d4000b5, /* 18, -3.0dB*/ + 0x2ac000ab, /* 19, -3.5dB*/ + 0x288000a2, /* 20, -4.0dB*/ + 0x26000098, /* 21, -4.5dB*/ + 0x24000090, /* 22, -5.0dB*/ + 0x22000088, /* 23, -5.5dB*/ + 0x20000080, /* 24, -6.0dB*/ + 0x1e400079, /* 25, -6.5dB*/ + 0x1c800072, /* 26, -7.0dB*/ + 0x1b00006c, /* 27. -7.5dB*/ + 0x19800066, /* 28, -8.0dB*/ + 0x18000060, /* 29, -8.5dB*/ + 0x16c0005b, /* 30, -9.0dB*/ + 0x15800056, /* 31, -9.5dB*/ + 0x14400051, /* 32, -10.0dB*/ + 0x1300004c, /* 33, -10.5dB*/ + 0x12000048, /* 34, -11.0dB*/ + 0x11000044, /* 35, -11.5dB*/ + 0x10000040, /* 36, -12.0dB*/ +}; + +const u8 cck_swing_table_ch1_ch13[CCK_TABLE_SIZE][8] = { + {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04}, /* 0, +0dB */ + {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04}, /* 1, -0.5dB */ + {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03}, /* 2, -1.0dB*/ + {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03}, /* 3, -1.5dB*/ + {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03}, /* 4, -2.0dB */ + {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03}, /* 5, -2.5dB*/ + {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03}, /* 6, -3.0dB*/ + {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03}, /* 7, -3.5dB*/ + {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02}, /* 8, -4.0dB */ + {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02}, /* 9, -4.5dB*/ + {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02}, /* 10, -5.0dB */ + {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02}, /* 11, -5.5dB*/ + {0x1b, 0x1a, 0x17, 0x13, 0x0e, 0x09, 0x04, 0x02}, /* 12, -6.0dB <== default */ + {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02}, /* 13, -6.5dB*/ + {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02}, /* 14, -7.0dB */ + {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02}, /* 15, -7.5dB*/ + {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01}, /* 16, -8.0dB */ + {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02}, /* 17, -8.5dB*/ + {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01}, /* 18, -9.0dB */ + {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 19, -9.5dB*/ + {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 20, -10.0dB*/ + {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 21, -10.5dB*/ + {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 22, -11.0dB*/ + {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01}, /* 23, -11.5dB*/ + {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01}, /* 24, -12.0dB*/ + {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01}, /* 25, -12.5dB*/ + {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01}, /* 26, -13.0dB*/ + {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 27, -13.5dB*/ + {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 28, -14.0dB*/ + {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 29, -14.5dB*/ + {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 30, -15.0dB*/ + {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, /* 31, -15.5dB*/ + {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01} /* 32, -16.0dB*/ +}; + +const u8 cck_swing_table_ch14[CCK_TABLE_SIZE][8] = { + {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00}, /* 0, +0dB */ + {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00}, /* 1, -0.5dB */ + {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00}, /* 2, -1.0dB */ + {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00}, /* 3, -1.5dB*/ + {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00}, /* 4, -2.0dB */ + {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00}, /* 5, -2.5dB*/ + {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00}, /* 6, -3.0dB */ + {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00}, /* 7, -3.5dB */ + {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00}, /* 8, -4.0dB */ + {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00}, /* 9, -4.5dB*/ + {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00}, /* 10, -5.0dB */ + {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 11, -5.5dB*/ + {0x1b, 0x1a, 0x17, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 12, -6.0dB <== default*/ + {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00}, /* 13, -6.5dB */ + {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00}, /* 14, -7.0dB */ + {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 15, -7.5dB*/ + {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 16, -8.0dB */ + {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 17, -8.5dB*/ + {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 18, -9.0dB */ + {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 19, -9.5dB*/ + {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 20, -10.0dB*/ + {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 21, -10.5dB*/ + {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 22, -11.0dB*/ + {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 23, -11.5dB*/ + {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 24, -12.0dB*/ + {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 25, -12.5dB*/ + {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 26, -13.0dB*/ + {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 27, -13.5dB*/ + {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 28, -14.0dB*/ + {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 29, -14.5dB*/ + {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 30, -15.0dB*/ + {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 31, -15.5dB*/ + {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00} /* 32, -16.0dB*/ +}; + +const u32 ofdm_swing_table_new[OFDM_TABLE_SIZE] = { + 0x0b40002d, /* 0, -15.0dB */ + 0x0c000030, /* 1, -14.5dB*/ + 0x0cc00033, /* 2, -14.0dB*/ + 0x0d800036, /* 3, -13.5dB*/ + 0x0e400039, /* 4, -13.0dB */ + 0x0f00003c, /* 5, -12.5dB*/ + 0x10000040, /* 6, -12.0dB*/ + 0x11000044, /* 7, -11.5dB*/ + 0x12000048, /* 8, -11.0dB*/ + 0x1300004c, /* 9, -10.5dB*/ + 0x14400051, /* 10, -10.0dB*/ + 0x15800056, /* 11, -9.5dB*/ + 0x16c0005b, /* 12, -9.0dB*/ + 0x18000060, /* 13, -8.5dB*/ + 0x19800066, /* 14, -8.0dB*/ + 0x1b00006c, /* 15, -7.5dB*/ + 0x1c800072, /* 16, -7.0dB*/ + 0x1e400079, /* 17, -6.5dB*/ + 0x20000080, /* 18, -6.0dB*/ + 0x22000088, /* 19, -5.5dB*/ + 0x24000090, /* 20, -5.0dB*/ + 0x26000098, /* 21, -4.5dB*/ + 0x288000a2, /* 22, -4.0dB*/ + 0x2ac000ab, /* 23, -3.5dB*/ + 0x2d4000b5, /* 24, -3.0dB*/ + 0x300000c0, /* 25, -2.5dB*/ + 0x32c000cb, /* 26, -2.0dB*/ + 0x35c000d7, /* 27, -1.5dB*/ + 0x390000e4, /* 28, -1.0dB*/ + 0x3c8000f2, /* 29, -0.5dB*/ + 0x40000100, /* 30, +0dB*/ + 0x43c0010f, /* 31, +0.5dB*/ + 0x47c0011f, /* 32, +1.0dB*/ + 0x4c000130, /* 33, +1.5dB*/ + 0x50800142, /* 34, +2.0dB*/ + 0x55400155, /* 35, +2.5dB*/ + 0x5a400169, /* 36, +3.0dB*/ + 0x5fc0017f, /* 37, +3.5dB*/ + 0x65400195, /* 38, +4.0dB*/ + 0x6b8001ae, /* 39, +4.5dB*/ + 0x71c001c7, /* 40, +5.0dB*/ + 0x788001e2, /* 41, +5.5dB*/ + 0x7f8001fe /* 42, +6.0dB*/ +}; + +const u8 cck_swing_table_ch1_ch14_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x33, 0x28, 0x1C, 0x13, 0x0B, 0x05, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x36, 0x2A, 0x1E, 0x14, 0x0B, 0x05, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x39, 0x2C, 0x20, 0x15, 0x0C, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x3C, 0x2F, 0x22, 0x16, 0x0D, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x40, 0x32, 0x24, 0x17, 0x0E, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x43, 0x35, 0x26, 0x19, 0x0E, 0x07, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x47, 0x38, 0x28, 0x1A, 0x0F, 0x07, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x4C, 0x3B, 0x2B, 0x1C, 0x10, 0x08, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x50, 0x3F, 0x2D, 0x1E, 0x11, 0x08, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x55, 0x42, 0x30, 0x1F, 0x12, 0x08, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x5A, 0x46, 0x33, 0x21, 0x13, 0x09, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x5F, 0x4A, 0x36, 0x23, 0x14, 0x0A, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x65, 0x4F, 0x39, 0x25, 0x15, 0x0A, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x6B, 0x54, 0x3C, 0x27, 0x17, 0x0B, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x71, 0x58, 0x40, 0x2A, 0x18, 0x0B, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x78, 0x5E, 0x43, 0x2C, 0x19, 0x0C, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x7F, 0x63, 0x47, 0x2F, 0x1B, 0x0D, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x87, 0x69, 0x4C, 0x32, 0x1D, 0x0D, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x8F, 0x6F, 0x50, 0x35, 0x1E, 0x0E, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x97, 0x76, 0x55, 0x38, 0x20, 0x0F, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0xA0, 0x7D, 0x5A, 0x3B, 0x22, 0x10, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + +const u8 cck_swing_table_ch1_ch13_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x33, 0x28, 0x1C, 0x13, 0x0B, 0x05, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x36, 0x2A, 0x1E, 0x14, 0x0B, 0x05, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x39, 0x2C, 0x20, 0x15, 0x0C, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x3C, 0x2F, 0x22, 0x16, 0x0D, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x40, 0x32, 0x24, 0x17, 0x0E, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x43, 0x35, 0x26, 0x19, 0x0E, 0x07, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x47, 0x38, 0x28, 0x1A, 0x0F, 0x07, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x4C, 0x3B, 0x2B, 0x1C, 0x10, 0x08, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x50, 0x3F, 0x2D, 0x1E, 0x11, 0x08, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x55, 0x42, 0x30, 0x1F, 0x12, 0x08, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x5A, 0x46, 0x33, 0x21, 0x13, 0x09, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x5F, 0x4A, 0x36, 0x23, 0x14, 0x0A, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x65, 0x4F, 0x39, 0x25, 0x15, 0x0A, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x6B, 0x54, 0x3C, 0x27, 0x17, 0x0B, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x71, 0x58, 0x40, 0x2A, 0x18, 0x0B, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x78, 0x5E, 0x43, 0x2C, 0x19, 0x0C, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x7F, 0x63, 0x47, 0x2F, 0x1B, 0x0D, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x87, 0x69, 0x4C, 0x32, 0x1D, 0x0D, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x8F, 0x6F, 0x50, 0x35, 0x1E, 0x0E, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x97, 0x76, 0x55, 0x38, 0x20, 0x0F, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0xA0, 0x7D, 0x5A, 0x3B, 0x22, 0x10, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + +const u8 cck_swing_table_ch14_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x28, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x2A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x2C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x2F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x32, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x35, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x38, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x3F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x42, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x46, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x4A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x4F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x54, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x58, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x5E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x63, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x69, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x6F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x76, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0x7D, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + +const u8 cck_swing_table_ch1_ch13_new[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01}, /* 0, -16.0dB*/ + {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, /* 1, -15.5dB*/ + {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 2, -15.0dB*/ + {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 3, -14.5dB*/ + {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 4, -14.0dB*/ + {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 5, -13.5dB*/ + {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01}, /* 6, -13.0dB*/ + {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01}, /* 7, -12.5dB*/ + {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01}, /* 8, -12.0dB*/ + {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01}, /* 9, -11.5dB*/ + {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 10, -11.0dB*/ + {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 11, -10.5dB*/ + {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 12, -10.0dB*/ + {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 13, -9.5dB*/ + {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01}, /* 14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02}, /* 15, -8.5dB*/ + {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02}, /* 17, -7.5dB*/ + {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02}, /* 19, -6.5dB*/ + {0x1b, 0x1a, 0x17, 0x13, 0x0e, 0x09, 0x04, 0x02}, /*20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02}, /* 21, -5.5dB*/ + {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02}, /* 23, -4.5dB*/ + {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03}, /* 25, -3.5dB*/ + {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03}, /* 26, -3.0dB*/ + {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03}, /* 27, -2.5dB*/ + {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03}, /* 29, -1.5dB*/ + {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03}, /* 30, -1.0dB*/ + {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04}, /* 31, -0.5dB*/ + {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04} /* 32, +0dB*/ +}; + +const u8 cck_swing_table_ch14_new[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00}, /* 0, -16.0dB*/ + {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 1, -15.5dB*/ + {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 2, -15.0dB*/ + {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 3, -14.5dB*/ + {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 4, -14.0dB*/ + {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /*5, -13.5dB*/ + {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 6, -13.0dB*/ + {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 7, -12.5dB*/ + {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 8, -12.0dB*/ + {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 9, -11.5dB*/ + {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 10, -11.0dB*/ + {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00}, /*11, -10.5dB*/ + {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 12, -10.0dB*/ + {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 13, -9.5dB*/ + {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00}, /*14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 15, -8.5dB*/ + {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 17, -7.5dB*/ + {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00}, /* 19, -6.5dB */ + {0x1b, 0x1a, 0x17, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 21, -5.5dB*/ + {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00}, /*23, -4.5dB*/ + {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00}, /* 25, -3.5dB */ + {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00}, /* 26, -3.0dB */ + {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00}, /*27, -2.5dB*/ + {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00}, /*29, -1.5dB*/ + {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00}, /* 30, -1.0dB */ + {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00}, /* 31, -0.5dB */ + {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00} /* 32, +0dB */ +}; + +const u32 cck_swing_table_ch1_ch14_8723d[CCK_TABLE_SIZE_8723D] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, + 0x287, + 0x2AE, + 0x2D6, + 0x301, + 0x32F, + 0x35F, + 0x392, + 0x3C9, + 0x402, + 0x43F, + 0x47F, + 0x4C3, + 0x50C, + 0x558, + 0x5A9, + 0x5FF, + 0x65A, + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +/* JJ ADD 20161014 */ +const u32 cck_swing_table_ch1_ch14_8710b[CCK_TABLE_SIZE_8710B] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, + 0x287, + 0x2AE, + 0x2D6, + 0x301, + 0x32F, + 0x35F, + 0x392, + 0x3C9, + 0x402, + 0x43F, + 0x47F, + 0x4C3, + 0x50C, + 0x558, + 0x5A9, + 0x5FF, + 0x65A, + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +/* Winnita ADD 20171116 PathA 0xAB4[10:0],PathB 0xAB4[21:11]*/ +const u32 cck_swing_table_ch1_ch14_8192f[CCK_TABLE_SIZE_8192F] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, /*19*/ + 0x287, /*20*/ + 0x2AE, /*21*/ + 0x2D6, /*22*/ + 0x301, /*23*/ + 0x32F, /*24*/ + 0x35F, /*25*/ + 0x392, /*26*/ + 0x3C9, /*27*/ + 0x402, /*28*/ + 0x43F, /*29*/ + 0x47F, /*30*/ + 0x4C3, /*31*/ + 0x50C, /*32*/ + 0x558, /*33*/ + 0x5A9, /*34*/ + 0x5FF, /*35*/ + 0x65A, /*36*/ + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +/* Winnita ADD 201805 PathA 0xAB4[10:0]*/ +const u32 cck_swing_table_ch1_ch14_8721d[CCK_TABLE_SIZE_8721D] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, /*19*/ + 0x287, /*20*/ + 0x2AE, /*21*/ + 0x2D6, /*22*/ + 0x301, /*23*/ + 0x32F, /*24*/ + 0x35F, /*25*/ + 0x392, /*26*/ + 0x3C9, /*27*/ + 0x402, /*28*/ + 0x43F, /*29*/ + 0x47F, /*30*/ + 0x4C3, /*31*/ + 0x50C, /*32*/ + 0x558, /*33*/ + 0x5A9, /*34*/ + 0x5FF, /*35*/ + 0x65A, /*36*/ + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +const u32 cck_swing_table_ch1_ch14_8710c[CCK_TABLE_SIZE_8710C] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, + 0x287, + 0x2AE, + 0x2D6, + 0x301, + 0x32F, + 0x35F, + 0x392, + 0x3C9, + 0x402, + 0x43F, + 0x47F, + 0x4C3, + 0x50C, + 0x558, + 0x5A9, + 0x5FF, + 0x65A, + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +const u32 cck_swing_table_03db_ch1_ch14_8710c[CCK_03DB_TABLE_SIZE_8710C] = { + 0x143, /*0 , -4dB*/ + 0x14C, /*1 , -3.75dB*/ + 0x156, /*2 , -3.5dB*/ + 0x160, + 0x16A, + 0x175, + 0x17F, + 0x18B, + 0x196, + 0x1A2, + 0x1AE, + 0x1BB, + 0x1C8, + 0x1D5, + 0x1E3, + 0x1F1, + 0x200, + 0x20F, + 0x21E, + 0x22F, + 0x23F, + 0x250, + 0x261, + 0x273, + 0x285, + 0x298, + 0x2AB, + 0x2BF, + 0x2D6, + 0x2E9, + 0x2FF, + 0x315, + 0x32C, + 0x344, + 0x35C, + 0x375, + 0x390, + 0x3AA, + 0x3C5, + 0x3E1, + 0x402, /*40 , +6dB default*/ + 0x41C, + 0x43B, + 0x45A, + 0x47C, + 0x49C, + 0x4BF, + 0x4E2, + 0x510, + 0x52C, + 0x553, + 0x57B, + 0x5A5, + 0x5CE, + 0x5F9, + 0x626, + 0x655, + 0x683, + 0x6B5, + 0x6E6, + 0x71E, + 0x74E, + 0x786, + 0x7BD, + 0x7F9, + 0x832, + 0x871, + 0x8AF, + 0x8F2, + 0x932, + 0x977, + 0x9BE, + 0xA0E, + 0xA52, + 0xAA1, + 0xAEE, + 0xB54, + 0xB95, + 0xBEB, + 0xC43, + 0xCA3 /*80 , +16dB*/ +}; + +const u32 ofdm_swing_table_03DB_8710c[OFDM_03DB_TABLE_SIZE_8710C] = { + 0xE4, /*0 , -7dB*/ + 0xEB, /*1 , -6.75dB*/ + 0xF2, /*2 , -6.5dB*/ + 0xF9, + 0x100, + 0x108, + 0x110, + 0x118, + 0x11F, + 0x128, + 0x131, + 0x13A, + 0x143, + 0x14C, + 0x156, + 0x160, + 0x16A, + 0x175, + 0x180, + 0x18B, + 0x196, + 0x1A2, + 0x1AE, + 0x1BB, + 0x1C8, + 0x1D5, + 0x1E3, + 0x1F1, + 0x200, + 0x20F, + 0x21F, + 0x22F, + 0x23F, + 0x250, + 0x261, + 0x273, + 0x286, + 0x298, + 0x2AB, + 0x2BF, + 0x2D6, /*40 , +3dB default*/ + 0x2E9, + 0x2FF, + 0x315, + 0x32C, + 0x344, + 0x35C, + 0x375, + 0x390, + 0x3AA, + 0x3C5, + 0x3E1, + 0x3FF, + 0x41C, + 0x43B, + 0x45A, + 0x47B, + 0x49C, + 0x4BF, + 0x4E2, + 0x507, + 0x52C, + 0x553, + 0x57B, + 0x5A4, + 0x5CE, + 0x5F9, + 0x626, + 0x654, + 0x683, + 0x6B4, + 0x6E6, + 0x71B, + 0x74E, + 0x785, + 0x7BD, + 0x7F7, + 0x832, + 0x870, + 0x8AF, + 0x8F0 /*80 , +13dB*/ +}; + + + +const u32 tx_scaling_table_jaguar[TXSCALE_TABLE_SIZE] = { + 0x081, /* 0, -12.0dB*/ + 0x088, /* 1, -11.5dB*/ + 0x090, /* 2, -11.0dB*/ + 0x099, /* 3, -10.5dB*/ + 0x0A2, /* 4, -10.0dB*/ + 0x0AC, /* 5, -9.5dB*/ + 0x0B6, /* 6, -9.0dB*/ + 0x0C0, /*7, -8.5dB*/ + 0x0CC, /* 8, -8.0dB*/ + 0x0D8, /* 9, -7.5dB*/ + 0x0E5, /* 10, -7.0dB*/ + 0x0F2, /* 11, -6.5dB*/ + 0x101, /* 12, -6.0dB*/ + 0x110, /* 13, -5.5dB*/ + 0x120, /* 14, -5.0dB*/ + 0x131, /* 15, -4.5dB*/ + 0x143, /* 16, -4.0dB*/ + 0x156, /* 17, -3.5dB*/ + 0x16A, /* 18, -3.0dB*/ + 0x180, /* 19, -2.5dB*/ + 0x197, /* 20, -2.0dB*/ + 0x1AF, /* 21, -1.5dB*/ + 0x1C8, /* 22, -1.0dB*/ + 0x1E3, /* 23, -0.5dB*/ + 0x200, /* 24, +0 dB*/ + 0x21E, /* 25, +0.5dB*/ + 0x23E, /* 26, +1.0dB*/ + 0x261, /* 27, +1.5dB*/ + 0x285,/* 28, +2.0dB*/ + 0x2AB, /* 29, +2.5dB*/ + 0x2D3, /*30, +3.0dB*/ + 0x2FE, /* 31, +3.5dB*/ + 0x32B, /* 32, +4.0dB*/ + 0x35C, /* 33, +4.5dB*/ + 0x38E, /* 34, +5.0dB*/ + 0x3C4, /* 35, +5.5dB*/ + 0x3FE /* 36, +6.0dB */ +}; + +void +odm_txpowertracking_init( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_txpowertracking_thermal_meter_init(dm); +} + +u8 +get_swing_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u8 i = 0; + u32 bb_swing; + u32 swing_table_size; + u32 *swing_table; + u32 table_value; + +#if (RTL8710C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8710C) { + bb_swing = odm_get_bb_reg(dm, R_0xcc8, 0x000007ff); + + for (i = 0; i < OFDM_03DB_TABLE_SIZE_8710C; i++) { + if (bb_swing == ofdm_swing_table_03DB_8710c[i]) + break; + } + } +#elif (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) { + bb_swing = odm_get_bb_reg(dm, R_0xc1c, 0xFFE00000); + swing_table = (u32*)tx_scaling_table_jaguar; + swing_table_size = TXSCALE_TABLE_SIZE; + + for (i = 0; i < swing_table_size; i++) { + table_value = swing_table[i]; + + table_value = table_value; + if (bb_swing == table_value) + break; + } + } +#endif + return i; +} + +u8 +get_cck_swing_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u8 i = 0; + u32 bb_cck_swing; + +#if (RTL8188E_SUPPORT == 1 || RTL8723B_SUPPORT == 1 || RTL8192E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188E || dm->support_ic_type == ODM_RTL8723B || + dm->support_ic_type == ODM_RTL8192E) { + bb_cck_swing = odm_read_1byte(dm, 0xa22); + + for (i = 0; i < CCK_TABLE_SIZE; i++) { + if (bb_cck_swing == cck_swing_table_ch1_ch13_new[i][0]) + break; + } + } +#elif (RTL8703B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8703B) { + bb_cck_swing = odm_read_1byte(dm, 0xa22); + + for (i = 0; i < CCK_TABLE_SIZE_88F; i++) { + if (bb_cck_swing == cck_swing_table_ch1_ch14_88f[i][0]) + break; + } + } +#elif (RTL8710C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8710C) { + bb_cck_swing = odm_get_bb_reg(dm, R_0xab4, 0x7ff); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "bb_cck_swing = 0x%x\n", bb_cck_swing); + + for (i = 0; i < CCK_03DB_TABLE_SIZE_8710C; i++) { + if (bb_cck_swing == cck_swing_table_03db_ch1_ch14_8710c[i]) + break; + } + } +#endif + + return i; +} + +s8 +get_txagc_default_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 tmp; + + if (dm->support_ic_type == ODM_RTL8814B) { + tmp = (s8)(odm_get_bb_reg(dm, R_0x18a0, 0x7f) & 0xff); + if (tmp & BIT(6)) + tmp = tmp | 0x80; + return tmp; + } else + return 0; +} + +void +odm_txpowertracking_thermal_meter_init( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 default_swing_index; + u8 p = 0; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!(*dm->mp_mode)) + cali_info->txpowertrack_control = true; + else + cali_info->txpowertrack_control = false; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "dm txpowertrack_control = %d\n", cali_info->txpowertrack_control); + + /* dm->rf_calibrate_info.txpowertrack_control = true; */ + cali_info->thermal_value = rf->eeprom_thermal; + cali_info->thermal_value_iqk = rf->eeprom_thermal; + cali_info->thermal_value_lck = rf->eeprom_thermal; + + if (!cali_info->default_bb_swing_index_flag) { + if (dm->support_ic_type == ODM_RTL8195B) { + default_swing_index = get_swing_index(dm); + cali_info->default_ofdm_index = (default_swing_index >= TXSCALE_TABLE_SIZE) ? 24 : default_swing_index; + cali_info->default_cck_index = 24; + } else if (dm->support_ic_type == ODM_RTL8721D) { + cali_info->default_ofdm_index = 28; /*OFDM: -1dB*/ + cali_info->default_cck_index = 28; /*CCK: -6dB*/ + } else if (dm->support_ic_type == ODM_RTL8710C) { + cali_info->default_ofdm_index = get_swing_index(dm); + cali_info->default_cck_index = get_cck_swing_index(dm); + } + cali_info->default_bb_swing_index_flag = true; + } + + cali_info->bb_swing_idx_cck_base = cali_info->default_cck_index; + cali_info->CCK_index = cali_info->default_cck_index; + + for (p = RF_PATH_A; p < MAX_RF_PATH; ++p) { + cali_info->bb_swing_idx_ofdm_base[p] = cali_info->default_ofdm_index; + cali_info->OFDM_index[p] = cali_info->default_ofdm_index; + cali_info->delta_power_index[p] = 0; + cali_info->delta_power_index_last[p] = 0; + cali_info->power_index_offset[p] = 0; + } + cali_info->modify_tx_agc_value_ofdm = 0; + cali_info->modify_tx_agc_value_cck = 0; + cali_info->tm_trigger = 0; +} + +void +odm_txpowertracking_check( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_txpowertracking_check_iot(dm); +} + +void +odm_txpowertracking_check_iot( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!(rf->rf_supportability & HAL_RF_TX_PWR_TRACK)) + return; + + if (!dm->rf_calibrate_info.tm_trigger) { + if (dm->support_ic_type == ODM_RTL8195B) + odm_set_rf_reg(dm, RF_PATH_A, RF_T_METER_NEW, (BIT(17) | BIT(16)), 0x03); + else if (dm->support_ic_type == ODM_RTL8721D || + dm->support_ic_type == ODM_RTL8710C) + odm_set_rf_reg(dm, RF_PATH_A, RF_T_METER_NEW, + (BIT(12) | BIT(11)), 0x03); + + dm->rf_calibrate_info.tm_trigger = 1; + return; + } + odm_txpowertracking_callback_thermal_meter(dm); + dm->rf_calibrate_info.tm_trigger = 0; +} + +void +odm_txpowertracking_check_mp( + void *dm_void +) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + + if (odm_check_power_status(adapter) == false) { + RT_TRACE(COMP_POWER_TRACKING, DBG_LOUD, ("check_pow_status, return false\n")); + return; + } + + odm_txpowertracking_thermal_meter_check(adapter); +#endif +} + +void +odm_txpowertracking_check_ap( + void *dm_void +) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rtl8192cd_priv *priv = dm->priv; + + return; + +#endif +} diff --git a/hal/phydm/halrf/halrf_powertracking_iot.h b/hal/phydm/halrf/halrf_powertracking_iot.h new file mode 100644 index 0000000..431890b --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking_iot.h @@ -0,0 +1,372 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_POWERTRACKING_H__ +#define __HALRF_POWERTRACKING_H__ + +#define DPK_DELTA_MAPPING_NUM 13 +#define index_mapping_HP_NUM 15 +#define OFDM_TABLE_SIZE 43 +#define CCK_TABLE_SIZE 33 +#define CCK_TABLE_SIZE_88F 21 +#define TXSCALE_TABLE_SIZE 37 +#define CCK_TABLE_SIZE_8723D 41 +/* JJ ADD 20161014 */ +#define CCK_TABLE_SIZE_8710B 41 +#define CCK_TABLE_SIZE_8192F 41 +#define CCK_TABLE_SIZE_8721D 41 +#define CCK_TABLE_SIZE_8710C 41 +#define CCK_03DB_TABLE_SIZE_8710C 81 +#define OFDM_03DB_TABLE_SIZE_8710C 81 + + +#define TXPWR_TRACK_TABLE_SIZE 30 +#define DELTA_SWINGIDX_SIZE 30 +#define DELTA_SWINTSSI_SIZE 61 +#define BAND_NUM 4 + +#define AVG_THERMAL_NUM 8 +#define IQK_MAC_REG_NUM 4 +#define IQK_ADDA_REG_NUM 16 +#define IQK_BB_REG_NUM_MAX 10 + +#define IQK_BB_REG_NUM 9 + + + +#define iqk_matrix_reg_num 8 +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) +#else +#define IQK_MATRIX_SETTINGS_NUM (14+24+21) /* Channels_2_4G_NUM + Channels_5G_20M_NUM + Channels_5G */ +#endif + +extern const u32 ofdm_swing_table[OFDM_TABLE_SIZE]; +extern const u8 cck_swing_table_ch1_ch13[CCK_TABLE_SIZE][8]; +extern const u8 cck_swing_table_ch14[CCK_TABLE_SIZE][8]; + +extern const u32 ofdm_swing_table_new[OFDM_TABLE_SIZE]; +extern const u8 cck_swing_table_ch1_ch13_new[CCK_TABLE_SIZE][8]; +extern const u8 cck_swing_table_ch14_new[CCK_TABLE_SIZE][8]; +extern const u8 cck_swing_table_ch1_ch14_88f[CCK_TABLE_SIZE_88F][16]; +extern const u8 cck_swing_table_ch1_ch13_88f[CCK_TABLE_SIZE_88F][16]; +extern const u8 cck_swing_table_ch14_88f[CCK_TABLE_SIZE_88F][16]; +extern const u32 cck_swing_table_ch1_ch14_8723d[CCK_TABLE_SIZE_8723D]; +/* JJ ADD 20161014 */ +extern const u32 cck_swing_table_ch1_ch14_8710b[CCK_TABLE_SIZE_8710B]; +extern const u32 cck_swing_table_ch1_ch14_8192f[CCK_TABLE_SIZE_8192F]; +extern const u32 cck_swing_table_ch1_ch14_8721d[CCK_TABLE_SIZE_8721D]; +extern const u32 cck_swing_table_ch1_ch14_8710c[CCK_TABLE_SIZE_8710C]; +extern const u32 cck_swing_table_03db_ch1_ch14_8710c[CCK_03DB_TABLE_SIZE_8710C]; +extern const u32 ofdm_swing_table_03DB_8710c[OFDM_03DB_TABLE_SIZE_8710C]; + +extern const u32 tx_scaling_table_jaguar[TXSCALE_TABLE_SIZE]; + +/* <20121018, Kordan> In case fail to read TxPowerTrack.txt, we use the table of 88E as the default table. */ +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) +#else +static u8 delta_swing_table_idx_2ga_p_8188e[] = {0, 0, 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 7, 7, 8, 8, 8, 9, 9, 9, 9, 9}; +static u8 delta_swing_table_idx_2ga_n_8188e[] = {0, 0, 0, 2, 2, 3, 3, 4, 4, 4, 4, 5, 5, 6, 6, 7, 7, 7, 7, 8, 8, 9, 9, 10, 10, 10, 11, 11, 11, 11}; +#endif + +void +odm_txpowertracking_init( + void *dm_void +); + +#define dm_check_txpowertracking odm_txpowertracking_check + +struct iqk_matrix_regs_setting { + boolean is_iqk_done; + s32 value[3][iqk_matrix_reg_num]; + boolean is_bw_iqk_result_saved[3]; +}; + +struct dm_rf_calibration_struct { + /* for tx power tracking */ + + u32 rega24; /* for TempCCK */ + s32 rege94; + s32 rege9c; + s32 regeb4; + s32 regebc; + + u8 tx_powercount; + boolean is_txpowertracking_init; + boolean is_txpowertracking; + u8 txpowertrack_control; /* for mp mode, turn off txpwrtracking as default */ + u8 tm_trigger; + u8 internal_pa_5g[2]; /* pathA / pathB */ + + u8 thermal_meter[2]; /* thermal_meter, index 0 for RFIC0, and 1 for RFIC1 */ + u8 thermal_value; + u8 thermal_value_lck; + u8 thermal_value_iqk; + s8 thermal_value_delta; /* delta of thermal_value and efuse thermal */ + u8 thermal_value_dpk; + u8 thermal_value_avg[AVG_THERMAL_NUM]; + u8 thermal_value_avg_index; + u8 thermal_value_rx_gain; + u8 thermal_value_crystal; + u8 thermal_value_dpk_store; + u8 thermal_value_dpk_track; + boolean txpowertracking_in_progress; + + boolean is_reloadtxpowerindex; + u8 is_rf_pi_enable; + u32 txpowertracking_callback_cnt; /* cosa add for debug */ + + + /* ------------------------- Tx power Tracking ------------------------- */ + u8 is_cck_in_ch14; + u8 CCK_index; + u8 OFDM_index[MAX_RF_PATH]; + s8 power_index_offset[MAX_RF_PATH]; + s8 delta_power_index[MAX_RF_PATH]; + s8 delta_power_index_last[MAX_RF_PATH]; + boolean is_tx_power_changed; + s8 xtal_offset; + s8 xtal_offset_last; + +#if (RTL8710B_SUPPORT == 1 || RTL8721D_SUPPORT == 1) + struct iqk_matrix_regs_setting iqk_matrix_reg_setting[IQK_MATRIX_SETTINGS_NUM]; +#endif + u8 delta_lck; + s8 bb_swing_diff_2g, bb_swing_diff_5g; /* Unit: dB */ + u8 delta_swing_table_idx_2g_cck_a_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_a_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_b_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_b_n[DELTA_SWINGIDX_SIZE]; +#if !(DM_ODM_SUPPORT_TYPE & ODM_IOT) + u8 delta_swing_table_idx_2g_cck_c_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_c_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_d_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_d_n[DELTA_SWINGIDX_SIZE]; +#endif + u8 delta_swing_table_idx_2ga_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gb_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gb_n[DELTA_SWINGIDX_SIZE]; +#if !(DM_ODM_SUPPORT_TYPE & ODM_IOT) + u8 delta_swing_table_idx_2gc_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gc_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gd_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gd_n[DELTA_SWINGIDX_SIZE]; +#endif + +#if (RTL8195B_SUPPORT == 1) + u8 delta_swing_table_idx_5ga_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5ga_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gb_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gb_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; +#endif + +#if !(DM_ODM_SUPPORT_TYPE & ODM_IOT) + u8 delta_swing_table_idx_5gc_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gc_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gd_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gd_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; +#endif +#if !(DM_ODM_SUPPORT_TYPE & ODM_IOT) + u8 delta_swing_tssi_table_2g_cck_a[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_b[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_c[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_d[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2ga[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gb[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gc[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gd[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5ga[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gb[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gc[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gd[BAND_NUM][DELTA_SWINTSSI_SIZE]; +#endif + s8 delta_swing_table_xtal_p[DELTA_SWINGIDX_SIZE]; + s8 delta_swing_table_xtal_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_p_8188e[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_n_8188e[DELTA_SWINGIDX_SIZE]; + + u8 bb_swing_idx_ofdm[MAX_RF_PATH]; + u8 bb_swing_idx_ofdm_current; +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE | ODM_IOT)) + u8 bb_swing_idx_ofdm_base[MAX_RF_PATH]; +#else + u8 bb_swing_idx_ofdm_base; +#endif + boolean default_bb_swing_index_flag; + boolean bb_swing_flag_ofdm; + u8 bb_swing_idx_cck; + u8 bb_swing_idx_cck_current; + u8 bb_swing_idx_cck_base; + u8 default_ofdm_index; + u8 default_cck_index; + s8 default_txagc_index; + boolean bb_swing_flag_cck; + + s8 absolute_ofdm_swing_idx[MAX_RF_PATH]; + s8 remnant_ofdm_swing_idx[MAX_RF_PATH]; + s8 absolute_cck_swing_idx[MAX_RF_PATH]; + s8 remnant_cck_swing_idx; + s8 modify_tx_agc_value; /*Remnat compensate value at tx_agc */ + boolean modify_tx_agc_flag_path_a; + boolean modify_tx_agc_flag_path_b; + boolean modify_tx_agc_flag_path_c; + boolean modify_tx_agc_flag_path_d; + boolean modify_tx_agc_flag_path_a_cck; + boolean modify_tx_agc_flag_path_b_cck; + + s8 kfree_offset[MAX_RF_PATH]; + + /* -------------------------------------------------------------------- */ + + /* for IQK */ + u32 regc04; + u32 reg874; + u32 regc08; + u32 regb68; + u32 regb6c; + u32 reg870; + u32 reg860; + u32 reg864; + + boolean is_iqk_initialized; + boolean is_lck_in_progress; + boolean is_antenna_detected; + boolean is_need_iqk; + boolean is_iqk_in_progress; + boolean is_iqk_pa_off; + u8 delta_iqk; + u32 ADDA_backup[IQK_ADDA_REG_NUM]; + u32 IQK_MAC_backup[IQK_MAC_REG_NUM]; + u32 IQK_BB_backup_recover[9]; + u32 IQK_BB_backup[IQK_BB_REG_NUM]; +#if !(DM_ODM_SUPPORT_TYPE & ODM_IOT) + u32 tx_iqc_8723b[2][3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}} */ + u32 rx_iqc_8723b[2][2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}} */ + u32 tx_iqc_8703b[3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}}*/ + u32 rx_iqc_8703b[2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}}*/ + u32 tx_iqc_8723d[2][3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}}*/ + u32 rx_iqc_8723d[2][2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}}*/ +#endif + /* JJ ADD 20161014 */ + u32 tx_iqc_8710b[2][3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}}*/ + u32 rx_iqc_8710b[2][2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}}*/ + + u8 iqk_step; + u8 kcount; + u8 retry_count[4][2]; /* [4]: path ABCD, [2] TXK, RXK */ + boolean is_mp_mode; + + + + /* IQK time measurement */ + u32 iqk_start_time; + u32 iqk_progressing_time; + u32 iqk_total_progressing_time; + u32 lck_progressing_time; + + u32 lok_result; + + /* for APK */ + u32 ap_koutput[2][2]; /* path A/B; output1_1a/output1_2a */ + u8 is_ap_kdone; + u8 is_apk_thermal_meter_ignore; + + /* DPK */ + boolean is_dpk_fail; + u8 is_dp_done; + u8 is_dp_path_aok; + u8 is_dp_path_bok; + + u32 tx_lok[2]; + u32 dpk_tx_agc; + s32 dpk_gain; + u32 dpk_thermal[4]; + s8 modify_tx_agc_value_ofdm; + s8 modify_tx_agc_value_cck; + + /*Add by Yuchen for Kfree Phydm*/ + u8 reg_rf_kfree_enable; /*for registry*/ + u8 rf_kfree_enable; /*for efuse enable check*/ + +}; + + +void +odm_txpowertracking_check( + void *dm_void +); + +void +odm_txpowertracking_check_ap( + void *dm_void +); + +void +odm_txpowertracking_thermal_meter_init( + void *dm_void +); + + +void +odm_txpowertracking_check_mp( + void *dm_void +); + + +void +odm_txpowertracking_check_iot( + void *dm_void +); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + +void +odm_txpowertracking_callback_thermal_meter92c( + void *adapter +); + +void +odm_txpowertracking_callback_rx_gain_thermal_meter92d( + void *adapter +); + +void +odm_txpowertracking_callback_thermal_meter92d( + void *adapter +); + +void +odm_txpowertracking_direct_call92c( + void *adapter +); + +void +odm_txpowertracking_thermal_meter_check( + void *adapter +); + +#endif + +#endif /*#ifndef __HALRF_POWER_TRACKING_H__*/ diff --git a/hal/phydm/halrf/halrf_powertracking_win.c b/hal/phydm/halrf/halrf_powertracking_win.c new file mode 100644 index 0000000..5cb9542 --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking_win.c @@ -0,0 +1,924 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +/*============================================================ */ +/* include files */ +/*============================================================ */ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +/* ************************************************************ + * Global var + * ************************************************************ */ + +u32 ofdm_swing_table[OFDM_TABLE_SIZE] = { + 0x7f8001fe, /* 0, +6.0dB */ + 0x788001e2, /* 1, +5.5dB */ + 0x71c001c7, /* 2, +5.0dB */ + 0x6b8001ae, /* 3, +4.5dB */ + 0x65400195, /* 4, +4.0dB */ + 0x5fc0017f, /* 5, +3.5dB */ + 0x5a400169, /* 6, +3.0dB */ + 0x55400155, /* 7, +2.5dB */ + 0x50800142, /* 8, +2.0dB */ + 0x4c000130, /* 9, +1.5dB */ + 0x47c0011f, /* 10, +1.0dB */ + 0x43c0010f, /* 11, +0.5dB */ + 0x40000100, /* 12, +0dB */ + 0x3c8000f2, /* 13, -0.5dB */ + 0x390000e4, /* 14, -1.0dB */ + 0x35c000d7, /* 15, -1.5dB */ + 0x32c000cb, /* 16, -2.0dB */ + 0x300000c0, /* 17, -2.5dB */ + 0x2d4000b5, /* 18, -3.0dB */ + 0x2ac000ab, /* 19, -3.5dB */ + 0x288000a2, /* 20, -4.0dB */ + 0x26000098, /* 21, -4.5dB */ + 0x24000090, /* 22, -5.0dB */ + 0x22000088, /* 23, -5.5dB */ + 0x20000080, /* 24, -6.0dB */ + 0x1e400079, /* 25, -6.5dB */ + 0x1c800072, /* 26, -7.0dB */ + 0x1b00006c, /* 27. -7.5dB */ + 0x19800066, /* 28, -8.0dB */ + 0x18000060, /* 29, -8.5dB */ + 0x16c0005b, /* 30, -9.0dB */ + 0x15800056, /* 31, -9.5dB */ + 0x14400051, /* 32, -10.0dB */ + 0x1300004c, /* 33, -10.5dB */ + 0x12000048, /* 34, -11.0dB */ + 0x11000044, /* 35, -11.5dB */ + 0x10000040, /* 36, -12.0dB */ +}; + +u8 cck_swing_table_ch1_ch13[CCK_TABLE_SIZE][8] = { + {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04}, /* 0, +0dB */ + {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04}, /* 1, -0.5dB */ + {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03}, /* 2, -1.0dB */ + {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03}, /* 3, -1.5dB */ + {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03}, /* 4, -2.0dB */ + {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03}, /* 5, -2.5dB */ + {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03}, /* 6, -3.0dB */ + {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03}, /* 7, -3.5dB */ + {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02}, /* 8, -4.0dB */ + {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02}, /* 9, -4.5dB */ + {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02}, /* 10, -5.0dB */ + {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02}, /* 11, -5.5dB */ + {0x1b, 0x1a, 0x17, 0x13, 0x0e, 0x09, 0x04, 0x02}, /* 12, -6.0dB <== default */ + {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02}, /* 13, -6.5dB */ + {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02}, /* 14, -7.0dB */ + {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02}, /* 15, -7.5dB */ + {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01}, /* 16, -8.0dB */ + {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02}, /* 17, -8.5dB */ + {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01}, /* 18, -9.0dB */ + {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 19, -9.5dB */ + {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 20, -10.0dB */ + {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 21, -10.5dB */ + {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 22, -11.0dB */ + {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01}, /* 23, -11.5dB */ + {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01}, /* 24, -12.0dB */ + {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01}, /* 25, -12.5dB */ + {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01}, /* 26, -13.0dB */ + {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 27, -13.5dB */ + {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 28, -14.0dB */ + {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 29, -14.5dB */ + {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 30, -15.0dB */ + {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, /* 31, -15.5dB */ + {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01} /* 32, -16.0dB */ +}; + + +u8 cck_swing_table_ch14[CCK_TABLE_SIZE][8] = { + {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00}, /* 0, +0dB */ + {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00}, /* 1, -0.5dB */ + {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00}, /* 2, -1.0dB */ + {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00}, /* 3, -1.5dB */ + {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00}, /* 4, -2.0dB */ + {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00}, /* 5, -2.5dB */ + {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00}, /* 6, -3.0dB */ + {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00}, /* 7, -3.5dB */ + {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00}, /* 8, -4.0dB */ + {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00}, /* 9, -4.5dB */ + {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00}, /* 10, -5.0dB */ + {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 11, -5.5dB */ + {0x1b, 0x1a, 0x17, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 12, -6.0dB <== default */ + {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00}, /* 13, -6.5dB */ + {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00}, /* 14, -7.0dB */ + {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 15, -7.5dB */ + {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 16, -8.0dB */ + {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 17, -8.5dB */ + {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 18, -9.0dB */ + {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 19, -9.5dB */ + {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 20, -10.0dB */ + {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 21, -10.5dB */ + {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 22, -11.0dB */ + {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 23, -11.5dB */ + {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 24, -12.0dB */ + {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 25, -12.5dB */ + {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 26, -13.0dB */ + {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 27, -13.5dB */ + {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 28, -14.0dB */ + {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 29, -14.5dB */ + {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 30, -15.0dB */ + {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 31, -15.5dB */ + {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00} /* 32, -16.0dB */ +}; + + +u32 ofdm_swing_table_new[OFDM_TABLE_SIZE] = { + 0x0b40002d, /* 0, -15.0dB */ + 0x0c000030, /* 1, -14.5dB */ + 0x0cc00033, /* 2, -14.0dB */ + 0x0d800036, /* 3, -13.5dB */ + 0x0e400039, /* 4, -13.0dB */ + 0x0f00003c, /* 5, -12.5dB */ + 0x10000040, /* 6, -12.0dB */ + 0x11000044, /* 7, -11.5dB */ + 0x12000048, /* 8, -11.0dB */ + 0x1300004c, /* 9, -10.5dB */ + 0x14400051, /* 10, -10.0dB */ + 0x15800056, /* 11, -9.5dB */ + 0x16c0005b, /* 12, -9.0dB */ + 0x18000060, /* 13, -8.5dB */ + 0x19800066, /* 14, -8.0dB */ + 0x1b00006c, /* 15, -7.5dB */ + 0x1c800072, /* 16, -7.0dB */ + 0x1e400079, /* 17, -6.5dB */ + 0x20000080, /* 18, -6.0dB */ + 0x22000088, /* 19, -5.5dB */ + 0x24000090, /* 20, -5.0dB */ + 0x26000098, /* 21, -4.5dB */ + 0x288000a2, /* 22, -4.0dB */ + 0x2ac000ab, /* 23, -3.5dB */ + 0x2d4000b5, /* 24, -3.0dB */ + 0x300000c0, /* 25, -2.5dB */ + 0x32c000cb, /* 26, -2.0dB */ + 0x35c000d7, /* 27, -1.5dB */ + 0x390000e4, /* 28, -1.0dB */ + 0x3c8000f2, /* 29, -0.5dB */ + 0x40000100, /* 30, +0dB */ + 0x43c0010f, /* 31, +0.5dB */ + 0x47c0011f, /* 32, +1.0dB */ + 0x4c000130, /* 33, +1.5dB */ + 0x50800142, /* 34, +2.0dB */ + 0x55400155, /* 35, +2.5dB */ + 0x5a400169, /* 36, +3.0dB */ + 0x5fc0017f, /* 37, +3.5dB */ + 0x65400195, /* 38, +4.0dB */ + 0x6b8001ae, /* 39, +4.5dB */ + 0x71c001c7, /* 40, +5.0dB */ + 0x788001e2, /* 41, +5.5dB */ + 0x7f8001fe /* 42, +6.0dB */ +}; + + +u8 cck_swing_table_ch1_ch14_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x33, 0x28, 0x1C, 0x13, 0x0B, 0x05, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x36, 0x2A, 0x1E, 0x14, 0x0B, 0x05, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x39, 0x2C, 0x20, 0x15, 0x0C, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x3C, 0x2F, 0x22, 0x16, 0x0D, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x40, 0x32, 0x24, 0x17, 0x0E, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x43, 0x35, 0x26, 0x19, 0x0E, 0x07, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x47, 0x38, 0x28, 0x1A, 0x0F, 0x07, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x4C, 0x3B, 0x2B, 0x1C, 0x10, 0x08, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x50, 0x3F, 0x2D, 0x1E, 0x11, 0x08, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x55, 0x42, 0x30, 0x1F, 0x12, 0x08, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x5A, 0x46, 0x33, 0x21, 0x13, 0x09, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x5F, 0x4A, 0x36, 0x23, 0x14, 0x0A, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x65, 0x4F, 0x39, 0x25, 0x15, 0x0A, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x6B, 0x54, 0x3C, 0x27, 0x17, 0x0B, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x71, 0x58, 0x40, 0x2A, 0x18, 0x0B, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x78, 0x5E, 0x43, 0x2C, 0x19, 0x0C, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x7F, 0x63, 0x47, 0x2F, 0x1B, 0x0D, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x87, 0x69, 0x4C, 0x32, 0x1D, 0x0D, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x8F, 0x6F, 0x50, 0x35, 0x1E, 0x0E, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x97, 0x76, 0x55, 0x38, 0x20, 0x0F, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0xA0, 0x7D, 0x5A, 0x3B, 0x22, 0x10, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + + +u8 cck_swing_table_ch1_ch13_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x33, 0x28, 0x1C, 0x13, 0x0B, 0x05, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x36, 0x2A, 0x1E, 0x14, 0x0B, 0x05, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x39, 0x2C, 0x20, 0x15, 0x0C, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x3C, 0x2F, 0x22, 0x16, 0x0D, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x40, 0x32, 0x24, 0x17, 0x0E, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x43, 0x35, 0x26, 0x19, 0x0E, 0x07, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x47, 0x38, 0x28, 0x1A, 0x0F, 0x07, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x4C, 0x3B, 0x2B, 0x1C, 0x10, 0x08, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x50, 0x3F, 0x2D, 0x1E, 0x11, 0x08, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x55, 0x42, 0x30, 0x1F, 0x12, 0x08, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x5A, 0x46, 0x33, 0x21, 0x13, 0x09, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x5F, 0x4A, 0x36, 0x23, 0x14, 0x0A, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x65, 0x4F, 0x39, 0x25, 0x15, 0x0A, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x6B, 0x54, 0x3C, 0x27, 0x17, 0x0B, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x71, 0x58, 0x40, 0x2A, 0x18, 0x0B, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x78, 0x5E, 0x43, 0x2C, 0x19, 0x0C, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x7F, 0x63, 0x47, 0x2F, 0x1B, 0x0D, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x87, 0x69, 0x4C, 0x32, 0x1D, 0x0D, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x8F, 0x6F, 0x50, 0x35, 0x1E, 0x0E, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x97, 0x76, 0x55, 0x38, 0x20, 0x0F, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0xA0, 0x7D, 0x5A, 0x3B, 0x22, 0x10, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + + +u8 cck_swing_table_ch14_88f[CCK_TABLE_SIZE_88F][16] = { + {0x44, 0x42, 0x3C, 0x28, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-16dB*/ + {0x48, 0x46, 0x3F, 0x2A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15.5dB*/ + {0x4D, 0x4A, 0x43, 0x2C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-15dB*/ + {0x51, 0x4F, 0x47, 0x2F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14.5dB*/ + {0x56, 0x53, 0x4B, 0x32, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-14dB*/ + {0x5B, 0x58, 0x50, 0x35, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13.5dB*/ + {0x60, 0x5D, 0x54, 0x38, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-13dB*/ + {0x66, 0x63, 0x59, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12.5dB*/ + {0x6C, 0x69, 0x5F, 0x3F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-12dB*/ + {0x73, 0x6F, 0x64, 0x42, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11.5dB*/ + {0x79, 0x76, 0x6A, 0x46, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-11dB*/ + {0x81, 0x7C, 0x71, 0x4A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10.5dB*/ + {0x88, 0x84, 0x77, 0x4F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-10dB*/ + {0x90, 0x8C, 0x7E, 0x54, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9.5dB*/ + {0x99, 0x94, 0x86, 0x58, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-9dB*/ + {0xA2, 0x9D, 0x8E, 0x5E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8.5dB*/ + {0xAC, 0xA6, 0x96, 0x63, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-8dB*/ + {0xB6, 0xB0, 0x9F, 0x69, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7.5dB*/ + {0xC1, 0xBA, 0xA8, 0x6F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-7dB*/ + {0xCC, 0xC5, 0xB2, 0x76, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, /*-6.5dB*/ + {0xD8, 0xD1, 0xBD, 0x7D, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} /*-6dB*/ +}; + + +u8 cck_swing_table_ch1_ch13_new[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01}, /* 0, -16.0dB */ + {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01}, /* 1, -15.5dB */ + {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 2, -15.0dB */ + {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01}, /* 3, -14.5dB */ + {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 4, -14.0dB */ + {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01}, /* 5, -13.5dB */ + {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01}, /* 6, -13.0dB */ + {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01}, /* 7, -12.5dB */ + {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01}, /* 8, -12.0dB */ + {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01}, /* 9, -11.5dB */ + {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 10, -11.0dB */ + {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01}, /* 11, -10.5dB */ + {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 12, -10.0dB */ + {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01}, /* 13, -9.5dB */ + {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01}, /* 14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02}, /* 15, -8.5dB */ + {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02}, /* 17, -7.5dB */ + {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02}, /* 19, -6.5dB */ + {0x1b, 0x1a, 0x17, 0x13, 0x0e, 0x09, 0x04, 0x02}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02}, /* 21, -5.5dB */ + {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02}, /* 23, -4.5dB */ + {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03}, /* 25, -3.5dB */ + {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03}, /* 26, -3.0dB */ + {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03}, /* 27, -2.5dB */ + {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03}, /* 29, -1.5dB */ + {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03}, /* 30, -1.0dB */ + {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04}, /* 31, -0.5dB */ + {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04} /* 32, +0dB */ +}; + + +u8 cck_swing_table_ch14_new[CCK_TABLE_SIZE][8] = { + {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00}, /* 0, -16.0dB */ + {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 1, -15.5dB */ + {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 2, -15.0dB */ + {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 3, -14.5dB */ + {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00}, /* 4, -14.0dB */ + {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 5, -13.5dB */ + {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 6, -13.0dB */ + {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00}, /* 7, -12.5dB */ + {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 8, -12.0dB */ + {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00}, /* 9, -11.5dB */ + {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 10, -11.0dB */ + {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00}, /* 11, -10.5dB */ + {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 12, -10.0dB */ + {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00}, /* 13, -9.5dB */ + {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 14, -9.0dB */ + {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00}, /* 15, -8.5dB */ + {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 16, -8.0dB */ + {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00}, /* 17, -7.5dB */ + {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00}, /* 18, -7.0dB */ + {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00}, /* 19, -6.5dB */ + {0x1b, 0x1a, 0x17, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 20, -6.0dB */ + {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00}, /* 21, -5.5dB */ + {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00}, /* 22, -5.0dB */ + {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00}, /* 23, -4.5dB */ + {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00}, /* 24, -4.0dB */ + {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00}, /* 25, -3.5dB */ + {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00}, /* 26, -3.0dB */ + {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00}, /* 27, -2.5dB */ + {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00}, /* 28, -2.0dB */ + {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00}, /* 29, -1.5dB */ + {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00}, /* 30, -1.0dB */ + {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00}, /* 31, -0.5dB */ + {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00} /* 32, +0dB */ +}; +u32 cck_swing_table_ch1_ch14_8723d[CCK_TABLE_SIZE_8723D] = { + 0x0CD, + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, + 0x287, + 0x2AE, + 0x2D6, + 0x301, + 0x32F, + 0x35F, + 0x392, + 0x3C9, + 0x402, + 0x43F, + 0x47F, + 0x4C3, + 0x50C, + 0x558, + 0x5A9, + 0x5FF, + 0x65A, + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; +/* JJ ADD 20161014 */ +u32 cck_swing_table_ch1_ch14_8710b[CCK_TABLE_SIZE_8710B] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, /*19*/ + 0x287, /*20*/ + 0x2AE, /*21*/ + 0x2D6, /*22*/ + 0x301, /*23*/ + 0x32F, /*24*/ + 0x35F, /*25*/ + 0x392, /*26*/ + 0x3C9, /*27*/ + 0x402, /*28*/ + 0x43F, /*29*/ + 0x47F, /*30*/ + 0x4C3, /*31*/ + 0x50C, /*32*/ + 0x558, /*33*/ + 0x5A9, /*34*/ + 0x5FF, /*35*/ + 0x65A, /*36*/ + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +/* Winnita ADD 20170828 PathA 0xAB4[10:0],PathB 0xAB4[21:11]*/ +u32 cck_swing_table_ch1_ch14_8192f[CCK_TABLE_SIZE_8192F] = { + 0x0CD, /*0 , -20dB*/ + 0x0D9, + 0x0E6, + 0x0F3, + 0x102, + 0x111, + 0x121, + 0x132, + 0x144, + 0x158, + 0x16C, + 0x182, + 0x198, + 0x1B1, + 0x1CA, + 0x1E5, + 0x202, + 0x221, + 0x241, + 0x263, /*19*/ + 0x287, /*20*/ + 0x2AE, /*21*/ + 0x2D6, /*22*/ + 0x301, /*23*/ + 0x32F, /*24*/ + 0x35F, /*25*/ + 0x392, /*26*/ + 0x3C9, /*27*/ + 0x402, /*28*/ + 0x43F, /*29*/ + 0x47F, /*30*/ + 0x4C3, /*31*/ + 0x50C, /*32*/ + 0x558, /*33*/ + 0x5A9, /*34*/ + 0x5FF, /*35*/ + 0x65A, /*36*/ + 0x6BA, + 0x720, + 0x78C, + 0x7FF, +}; + +u32 tx_scaling_table_jaguar[TXSCALE_TABLE_SIZE] = { + 0x081, /* 0, -12.0dB */ + 0x088, /* 1, -11.5dB */ + 0x090, /* 2, -11.0dB */ + 0x099, /* 3, -10.5dB */ + 0x0A2, /* 4, -10.0dB */ + 0x0AC, /* 5, -9.5dB */ + 0x0B6, /* 6, -9.0dB */ + 0x0C0, /* 7, -8.5dB */ + 0x0CC, /* 8, -8.0dB */ + 0x0D8, /* 9, -7.5dB */ + 0x0E5, /* 10, -7.0dB */ + 0x0F2, /* 11, -6.5dB */ + 0x101, /* 12, -6.0dB */ + 0x110, /* 13, -5.5dB */ + 0x120, /* 14, -5.0dB */ + 0x131, /* 15, -4.5dB */ + 0x143, /* 16, -4.0dB */ + 0x156, /* 17, -3.5dB */ + 0x16A, /* 18, -3.0dB */ + 0x180, /* 19, -2.5dB */ + 0x197, /* 20, -2.0dB */ + 0x1AF, /* 21, -1.5dB */ + 0x1C8, /* 22, -1.0dB */ + 0x1E3, /* 23, -0.5dB */ + 0x200, /* 24, +0 dB */ + 0x21E, /* 25, +0.5dB */ + 0x23E, /* 26, +1.0dB */ + 0x261, /* 27, +1.5dB */ + 0x285, /* 28, +2.0dB */ + 0x2AB, /* 29, +2.5dB */ + 0x2D3, /* 30, +3.0dB */ + 0x2FE, /* 31, +3.5dB */ + 0x32B, /* 32, +4.0dB */ + 0x35C, /* 33, +4.5dB */ + 0x38E, /* 34, +5.0dB */ + 0x3C4, /* 35, +5.5dB */ + 0x3FE /* 36, +6.0dB */ +}; + +void +odm_txpowertracking_init( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + if (!(dm->support_ic_type & (ODM_RTL8814A | ODM_IC_11N_SERIES | ODM_RTL8822B))) + return; +#endif + + odm_txpowertracking_thermal_meter_init(dm); +} + +u8 +get_swing_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + u8 i = 0; + u32 bb_swing, table_value; + + if (dm->support_ic_type == ODM_RTL8188E || dm->support_ic_type == ODM_RTL8723B || + dm->support_ic_type == ODM_RTL8192E || dm->support_ic_type == ODM_RTL8188F || + dm->support_ic_type == ODM_RTL8703B || dm->support_ic_type == ODM_RTL8723D || + dm->support_ic_type == ODM_RTL8192F || dm->support_ic_type == ODM_RTL8710B) { + bb_swing = odm_get_bb_reg(dm, REG_OFDM_0_XA_TX_IQ_IMBALANCE, 0xFFC00000); + + for (i = 0; i < OFDM_TABLE_SIZE; i++) { + table_value = ofdm_swing_table_new[i]; + + if (table_value >= 0x100000) + table_value >>= 22; + if (bb_swing == table_value) + break; + } + } else { + bb_swing = PHY_GetTxBBSwing_8812A(adapter, hal_data->CurrentBandType, RF_PATH_A); + + for (i = 0; i < TXSCALE_TABLE_SIZE; i++) { + table_value = tx_scaling_table_jaguar[i]; + + if (bb_swing == table_value) + break; + } + } + + return i; +} + +u8 +get_cck_swing_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u8 i = 0; + u32 bb_cck_swing; + + if (dm->support_ic_type == ODM_RTL8188E || dm->support_ic_type == ODM_RTL8723B || + dm->support_ic_type == ODM_RTL8192E) { + bb_cck_swing = odm_read_1byte(dm, 0xa22); + + for (i = 0; i < CCK_TABLE_SIZE; i++) { + if (bb_cck_swing == cck_swing_table_ch1_ch13_new[i][0]) + break; + } + } else if (dm->support_ic_type == ODM_RTL8703B) { + bb_cck_swing = odm_read_1byte(dm, 0xa22); + + for (i = 0; i < CCK_TABLE_SIZE_88F; i++) { + if (bb_cck_swing == cck_swing_table_ch1_ch14_88f[i][0]) + break; + } + } + + return i; +} + +s8 +get_txagc_default_index( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 tmp; + + if (dm->support_ic_type == ODM_RTL8814B) { + tmp = (s8)(odm_get_bb_reg(dm, R_0x18a0, 0x7f) & 0xff); + if (tmp & BIT(6)) + tmp = tmp | 0x80; + return tmp; + } else + return 0; +} + +void +odm_txpowertracking_thermal_meter_init( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 default_swing_index = get_swing_index(dm); + u8 default_cck_swing_index = get_cck_swing_index(dm); + struct dm_rf_calibration_struct *cali_info = &(dm->rf_calibrate_info); + struct _hal_rf_ *rf = &dm->rf_table; + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + u8 p = 0; + + if (*(dm->mp_mode) == false) + cali_info->txpowertrack_control = true; +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +#ifdef CONFIG_RTL8188E + { + cali_info->is_txpowertracking = true; + cali_info->tx_powercount = 0; + cali_info->is_txpowertracking_init = false; + + if (*(dm->mp_mode) == false) + cali_info->txpowertrack_control = true; + + MSG_8192C("dm txpowertrack_control = %d\n", cali_info->txpowertrack_control); + } +#else + { + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_priv *pdmpriv = &hal_data->dmpriv; + + pdmpriv->is_txpowertracking = true; + pdmpriv->tx_powercount = 0; + pdmpriv->is_txpowertracking_init = false; + + if (*(dm->mp_mode) == false) + pdmpriv->txpowertrack_control = true; + + MSG_8192C("pdmpriv->txpowertrack_control = %d\n", pdmpriv->txpowertrack_control); + + } +#endif +#elif (DM_ODM_SUPPORT_TYPE & (ODM_AP)) +#ifdef RTL8188E_SUPPORT + { + cali_info->is_txpowertracking = true; + cali_info->tx_powercount = 0; + cali_info->is_txpowertracking_init = false; + cali_info->txpowertrack_control = true; + } +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if (MP_DRIVER == 1) + cali_info->txpowertrack_control = false; +#else + cali_info->txpowertrack_control = true; +#endif +#else + cali_info->txpowertrack_control = true; +#endif + + cali_info->thermal_value = hal_data->eeprom_thermal_meter; + cali_info->thermal_value_iqk = hal_data->eeprom_thermal_meter; + cali_info->thermal_value_lck = hal_data->eeprom_thermal_meter; + +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822C) { + cali_info->thermal_value_path[RF_PATH_A] = tssi->thermal[RF_PATH_A]; + cali_info->thermal_value_path[RF_PATH_B] = tssi->thermal[RF_PATH_B]; + cali_info->thermal_value_iqk = tssi->thermal[RF_PATH_A]; + cali_info->thermal_value_lck = tssi->thermal[RF_PATH_A]; + } + + if (dm->support_ic_type == ODM_RTL8814B) { + cali_info->thermal_value_path[RF_PATH_A] = tssi->thermal[RF_PATH_A]; + cali_info->thermal_value_path[RF_PATH_B] = tssi->thermal[RF_PATH_B]; + cali_info->thermal_value_path[RF_PATH_C] = tssi->thermal[RF_PATH_C]; + cali_info->thermal_value_path[RF_PATH_D] = tssi->thermal[RF_PATH_D]; + cali_info->thermal_value_iqk = tssi->thermal[RF_PATH_A]; + cali_info->thermal_value_lck = tssi->thermal[RF_PATH_A]; + } +#endif + + if (cali_info->default_bb_swing_index_flag != true) { + /*The index of "0 dB" in SwingTable.*/ + if (dm->support_ic_type == ODM_RTL8188E || dm->support_ic_type == ODM_RTL8723B || + dm->support_ic_type == ODM_RTL8192E || dm->support_ic_type == ODM_RTL8703B) { + cali_info->default_ofdm_index = (default_swing_index >= OFDM_TABLE_SIZE) ? 30 : default_swing_index; + cali_info->default_cck_index = (default_cck_swing_index >= CCK_TABLE_SIZE) ? 20 : default_cck_swing_index; + } else if (dm->support_ic_type == ODM_RTL8188F) { /*add by Mingzhi.Guo 2015-03-23*/ + cali_info->default_ofdm_index = 28; /*OFDM: -1dB*/ + cali_info->default_cck_index = 20; /*CCK:-6dB*/ + } else if (dm->support_ic_type == ODM_RTL8723D) { /*add by zhaohe 2015-10-27*/ + cali_info->default_ofdm_index = 28; /*OFDM: -1dB*/ + cali_info->default_cck_index = 28; /*CCK: -6dB*/ + /* JJ ADD 20161014 */ + } else if (dm->support_ic_type == ODM_RTL8710B) { + cali_info->default_ofdm_index = 28; /*OFDM: -1dB*/ + cali_info->default_cck_index = 28; /*CCK: -6dB*/ + /*Winnita add 20170828*/ + } else if (dm->support_ic_type == ODM_RTL8192F) { + cali_info->default_ofdm_index = 30; /*OFDM: 0dB*/ + cali_info->default_cck_index = 28; /*CCK: -6dB*/ + } else { + cali_info->default_ofdm_index = (default_swing_index >= TXSCALE_TABLE_SIZE) ? 24 : default_swing_index; + cali_info->default_cck_index = 24; + cali_info->default_txagc_index = get_txagc_default_index(dm); + } + cali_info->default_bb_swing_index_flag = true; + } + + cali_info->bb_swing_idx_cck_base = cali_info->default_cck_index; + cali_info->CCK_index = cali_info->default_cck_index; + + for (p = RF_PATH_A; p < MAX_RF_PATH; ++p) { + cali_info->bb_swing_idx_ofdm_base[p] = cali_info->default_ofdm_index; + cali_info->OFDM_index[p] = cali_info->default_ofdm_index; + cali_info->delta_power_index[p] = 0; + cali_info->delta_power_index_last[p] = 0; + cali_info->power_index_offset[p] = 0; + cali_info->kfree_offset[p] = 0; + } + cali_info->modify_tx_agc_value_ofdm = 0; + cali_info->modify_tx_agc_value_cck = 0; + cali_info->tm_trigger = 0; +} + + +void +odm_txpowertracking_check( + void *dm_void +) +{ + +#if 0 + /* 2011/09/29 MH In HW integration first stage, we provide 4 different handle to operate */ + /* at the same time. In the stage2/3, we need to prive universal interface and merge all */ + /* HW dynamic mechanism. */ +#endif + + struct dm_struct *dm = (struct dm_struct *)dm_void; + switch (dm->support_platform) { + case ODM_WIN: + odm_txpowertracking_check_mp(dm); + break; + + case ODM_CE: + odm_txpowertracking_check_ce(dm); + break; + + case ODM_AP: + odm_txpowertracking_check_ap(dm); + break; + + default: + break; + } + +} + +void +odm_txpowertracking_check_ce( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &(dm->rf_table); +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + void *adapter = dm->adapter; +#if ((RTL8188F_SUPPORT == 1)) + rtl8192c_odm_check_txpowertracking(adapter); +#endif + +#if (RTL8188E_SUPPORT == 1) + + if (!(rf->rf_supportability & HAL_RF_TX_PWR_TRACK)) + return; + + if (!cali_info->tm_trigger) { + odm_set_rf_reg(dm, RF_PATH_A, RF_T_METER, RFREGOFFSETMASK, 0x60); + /*DBG_8192C("Trigger 92C Thermal Meter!!\n");*/ + + cali_info->tm_trigger = 1; + return; + + } else { + /*DBG_8192C("Schedule TxPowerTracking direct call!!\n");*/ + odm_txpowertracking_callback_thermal_meter_8188e(adapter); + cali_info->tm_trigger = 0; + } +#endif +#endif +} + +void +odm_txpowertracking_check_mp( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; + + if (*dm->is_fcs_mode_enable) + return; + + if (odm_check_power_status(dm) == false) { + RT_TRACE(COMP_POWER_TRACKING, DBG_LOUD, ("check_pow_status return false\n")); + return; + } + + if (IS_HARDWARE_TYPE_8821B(adapter)) /* TODO: Don't Do PowerTracking*/ + return; + + odm_txpowertracking_thermal_meter_check(adapter); + + +#endif + +} + + +void +odm_txpowertracking_check_ap( + void *dm_void +) +{ + return; + +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +void +odm_txpowertracking_direct_call( + void *adapter +) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B)) { +#if (RTL8822C_SUPPORT == 1 || RTL8814B_SUPPORT == 1) + odm_txpowertracking_new_callback_thermal_meter(dm); +#endif + } else + odm_txpowertracking_callback_thermal_meter(adapter); +} + +void +odm_txpowertracking_thermal_meter_check( + void *adapter +) +{ + static u8 tm_trigger = 0; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &(pHalData->DM_OutSrc); + struct _hal_rf_ *rf = &(dm->rf_table); + struct _halrf_tssi_data *tssi = &rf->halrf_tssi_data; + + if (!(rf->rf_supportability & HAL_RF_TX_PWR_TRACK)) { + RT_TRACE(COMP_POWER_TRACKING, DBG_LOUD, + ("===>odm_txpowertracking_thermal_meter_check(),mgnt_info->is_txpowertracking is false, return!!\n")); + return; + } + + if (!tm_trigger) { + if (IS_HARDWARE_TYPE_8188E(adapter) || IS_HARDWARE_TYPE_JAGUAR(adapter) || IS_HARDWARE_TYPE_8192E(adapter) || IS_HARDWARE_TYPE_8192F(adapter) + ||IS_HARDWARE_TYPE_8723B(adapter) || IS_HARDWARE_TYPE_8814A(adapter) || IS_HARDWARE_TYPE_8188F(adapter) || IS_HARDWARE_TYPE_8703B(adapter) + || IS_HARDWARE_TYPE_8822B(adapter) || IS_HARDWARE_TYPE_8723D(adapter) || IS_HARDWARE_TYPE_8821C(adapter) || IS_HARDWARE_TYPE_8710B(adapter) + )/* JJ ADD 20161014 */ + PHY_SetRFReg(adapter, RF_PATH_A, RF_T_METER_88E, BIT(17) | BIT(16), 0x03); + else if (IS_HARDWARE_TYPE_8822C(adapter)) { + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x01); + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x00); + odm_set_rf_reg(dm, RF_PATH_A, R_0x42, BIT(19), 0x01); + + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x01); + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x00); + odm_set_rf_reg(dm, RF_PATH_B, R_0x42, BIT(19), 0x01); + } else if (IS_HARDWARE_TYPE_8814B(adapter)) { + odm_set_rf_reg(dm, RF_PATH_A, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_B, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_C, 0x42, BIT(17), 0x1); + odm_set_rf_reg(dm, RF_PATH_D, 0x42, BIT(17), 0x1); + } else + PHY_SetRFReg(adapter, RF_PATH_A, RF_T_METER, RFREGOFFSETMASK, 0x60); + + if (dm->support_ic_type & ODM_RTL8814B) { + ODM_delay_us(300); + odm_txpowertracking_direct_call(adapter); + tssi->thermal_trigger = 1; + } + + RT_TRACE(COMP_POWER_TRACKING, DBG_LOUD, ("Trigger Thermal Meter!!\n")); + + tm_trigger = 1; + return; + } else { + RT_TRACE(COMP_POWER_TRACKING, DBG_LOUD, ("Schedule TxPowerTracking direct call!!\n")); + odm_txpowertracking_direct_call(adapter); + + if (dm->support_ic_type & ODM_RTL8814B) + tssi->thermal_trigger = 0; + + tm_trigger = 0; + } +} + +#endif diff --git a/hal/phydm/halrf/halrf_powertracking_win.h b/hal/phydm/halrf/halrf_powertracking_win.h new file mode 100644 index 0000000..f84d440 --- /dev/null +++ b/hal/phydm/halrf/halrf_powertracking_win.h @@ -0,0 +1,306 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __HALRF_POWERTRACKING_H__ +#define __HALRF_POWERTRACKING_H__ + +#define DPK_DELTA_MAPPING_NUM 13 +#define index_mapping_HP_NUM 15 +#define TXSCALE_TABLE_SIZE 37 +#define OFDM_TABLE_SIZE 43 +#define CCK_TABLE_SIZE 33 +#define CCK_TABLE_SIZE_8723D 41 +#define TXPWR_TRACK_TABLE_SIZE 30 +#define DELTA_SWINGIDX_SIZE 30 +#define DELTA_SWINTSSI_SIZE 61 +#define BAND_NUM 3 +#define MAX_RF_PATH 4 +#define CCK_TABLE_SIZE_88F 21 +/* JJ ADD 20161014 */ +#define CCK_TABLE_SIZE_8710B 41 +#define CCK_TABLE_SIZE_8192F 41 + + +#define dm_check_txpowertracking odm_txpowertracking_check + +#define IQK_MATRIX_SETTINGS_NUM (14+24+21) /* Channels_2_4G_NUM + Channels_5G_20M_NUM + Channels_5G */ +#define AVG_THERMAL_NUM 8 +#define iqk_matrix_reg_num 8 +#define IQK_MAC_REG_NUM 4 +#define IQK_ADDA_REG_NUM 16 + +#define IQK_BB_REG_NUM 9 + + +extern u32 ofdm_swing_table[OFDM_TABLE_SIZE]; +extern u8 cck_swing_table_ch1_ch13[CCK_TABLE_SIZE][8]; +extern u8 cck_swing_table_ch14[CCK_TABLE_SIZE][8]; + +extern u32 ofdm_swing_table_new[OFDM_TABLE_SIZE]; +extern u8 cck_swing_table_ch1_ch13_new[CCK_TABLE_SIZE][8]; +extern u8 cck_swing_table_ch14_new[CCK_TABLE_SIZE][8]; +extern u8 cck_swing_table_ch1_ch14_88f[CCK_TABLE_SIZE_88F][16]; +extern u8 cck_swing_table_ch1_ch13_88f[CCK_TABLE_SIZE_88F][16]; +extern u8 cck_swing_table_ch14_88f[CCK_TABLE_SIZE_88F][16]; +extern u32 cck_swing_table_ch1_ch14_8723d[CCK_TABLE_SIZE_8723D]; +/* JJ ADD 20161014 */ +extern u32 cck_swing_table_ch1_ch14_8710b[CCK_TABLE_SIZE_8710B]; +extern u32 cck_swing_table_ch1_ch14_8192f[CCK_TABLE_SIZE_8192F]; + +extern u32 tx_scaling_table_jaguar[TXSCALE_TABLE_SIZE]; + +/* <20121018, Kordan> In case fail to read TxPowerTrack.txt, we use the table of 88E as the default table. */ +static u8 delta_swing_table_idx_2ga_p_8188e[] = {0, 0, 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 7, 7, 8, 8, 8, 9, 9, 9, 9, 9}; +static u8 delta_swing_table_idx_2ga_n_8188e[] = {0, 0, 0, 2, 2, 3, 3, 4, 4, 4, 4, 5, 5, 6, 6, 7, 7, 7, 7, 8, 8, 9, 9, 10, 10, 10, 11, 11, 11, 11}; + +void +odm_txpowertracking_check( + void *dm_void +); + +void +odm_txpowertracking_check_ap( + void *dm_void +); + +void +odm_txpowertracking_thermal_meter_init( + void *dm_void +); + +void +odm_txpowertracking_init( + void *dm_void +); + +void +odm_txpowertracking_check_mp( + void *dm_void +); + + +void +odm_txpowertracking_check_ce( + void *dm_void +); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + + +void +odm_txpowertracking_thermal_meter_check( + void *adapter +); + +#endif + +struct iqk_matrix_regs_setting { + boolean is_iqk_done; + s32 value[3][iqk_matrix_reg_num]; + boolean is_bw_iqk_result_saved[3]; +}; + +struct dm_rf_calibration_struct { + /* for tx power tracking */ + + u32 rega24; /* for TempCCK */ + s32 rege94; + s32 rege9c; + s32 regeb4; + s32 regebc; + /* u8 is_txpowertracking; */ + u8 tx_powercount; + boolean is_txpowertracking_init; + boolean is_txpowertracking; + u8 txpowertrack_control; /* for mp mode, turn off txpwrtracking as default */ + u8 tm_trigger; + u8 internal_pa_5g[2]; /* pathA / pathB */ + + u8 thermal_meter[2]; /* thermal_meter, index 0 for RFIC0, and 1 for RFIC1 */ + u8 thermal_value; + u8 thermal_value_path[MAX_RF_PATH]; + u8 thermal_value_lck; + u8 thermal_value_iqk; + u8 thermal_value_dpk; + s8 thermal_value_delta; /* delta of thermal_value and efuse thermal */ + u8 thermal_value_avg[AVG_THERMAL_NUM]; + u8 thermal_value_avg_path[MAX_RF_PATH][AVG_THERMAL_NUM]; + u8 thermal_value_avg_index; + u8 thermal_value_avg_index_path[MAX_RF_PATH]; + u8 thermal_value_rx_gain; + + + boolean is_reloadtxpowerindex; + u8 is_rf_pi_enable; + u32 txpowertracking_callback_cnt; /* cosa add for debug */ + + + /* ------------------------- Tx power Tracking ------------------------- */ + u8 is_cck_in_ch14; + u8 CCK_index; + u8 OFDM_index[MAX_RF_PATH]; + s8 power_index_offset[MAX_RF_PATH]; + s8 delta_power_index[MAX_RF_PATH]; + s8 delta_power_index_last[MAX_RF_PATH]; + boolean is_tx_power_changed; + s8 xtal_offset; + s8 xtal_offset_last; + + struct iqk_matrix_regs_setting iqk_matrix_reg_setting[IQK_MATRIX_SETTINGS_NUM]; + u8 delta_lck; + s8 bb_swing_diff_2g, bb_swing_diff_5g; /* Unit: dB */ + u8 delta_swing_table_idx_2g_cck_a_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_a_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_b_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_b_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_c_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_c_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_d_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2g_cck_d_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gb_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gb_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gc_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gc_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gd_p[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2gd_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5ga_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5ga_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gb_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gb_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gc_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gc_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gd_p[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_5gd_n[BAND_NUM][DELTA_SWINGIDX_SIZE]; + u8 delta_swing_tssi_table_2g_cck_a[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_b[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_c[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2g_cck_d[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2ga[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gb[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gc[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_2gd[DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5ga[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gb[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gc[BAND_NUM][DELTA_SWINTSSI_SIZE]; + u8 delta_swing_tssi_table_5gd[BAND_NUM][DELTA_SWINTSSI_SIZE]; + s8 delta_swing_table_xtal_p[DELTA_SWINGIDX_SIZE]; + s8 delta_swing_table_xtal_n[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_p_8188e[DELTA_SWINGIDX_SIZE]; + u8 delta_swing_table_idx_2ga_n_8188e[DELTA_SWINGIDX_SIZE]; + + u8 bb_swing_idx_ofdm[MAX_RF_PATH]; + u8 bb_swing_idx_ofdm_current; +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + u8 bb_swing_idx_ofdm_base[MAX_RF_PATH]; +#else + u8 bb_swing_idx_ofdm_base; +#endif + boolean default_bb_swing_index_flag; + boolean bb_swing_flag_ofdm; + u8 bb_swing_idx_cck; + u8 bb_swing_idx_cck_current; + u8 bb_swing_idx_cck_base; + u8 default_ofdm_index; + u8 default_cck_index; + s8 default_txagc_index; + boolean bb_swing_flag_cck; + + s8 absolute_ofdm_swing_idx[MAX_RF_PATH]; + s8 remnant_ofdm_swing_idx[MAX_RF_PATH]; + s8 absolute_cck_swing_idx[MAX_RF_PATH]; + s8 remnant_cck_swing_idx; + s8 modify_tx_agc_value; /*Remnat compensate value at tx_agc */ + boolean modify_tx_agc_flag_path_a; + boolean modify_tx_agc_flag_path_b; + boolean modify_tx_agc_flag_path_c; + boolean modify_tx_agc_flag_path_d; + boolean modify_tx_agc_flag_path_a_cck; + boolean modify_tx_agc_flag_path_b_cck; + + s8 kfree_offset[MAX_RF_PATH]; + + /* -------------------------------------------------------------------- */ + + /* for IQK */ + u32 regc04; + u32 reg874; + u32 regc08; + u32 regb68; + u32 regb6c; + u32 reg870; + u32 reg860; + u32 reg864; + + boolean is_iqk_initialized; + boolean is_lck_in_progress; + boolean is_antenna_detected; + boolean is_need_iqk; + boolean is_iqk_in_progress; + boolean is_iqk_pa_off; + u8 delta_iqk; + u32 ADDA_backup[IQK_ADDA_REG_NUM]; + u32 IQK_MAC_backup[IQK_MAC_REG_NUM]; + u32 IQK_BB_backup_recover[9]; + u32 IQK_BB_backup[IQK_BB_REG_NUM]; + u32 tx_iqc_8723b[2][3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}} */ + u32 rx_iqc_8723b[2][2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}} */ + u32 tx_iqc_8703b[3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}}*/ + u32 rx_iqc_8703b[2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}}*/ + u32 tx_iqc_8723d[2][3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}}*/ + u32 rx_iqc_8723d[2][2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}}*/ + /* JJ ADD 20161014 */ + u32 tx_iqc_8710b[2][3][2]; /* { {S1: 0xc94, 0xc80, 0xc4c} , {S0: 0xc9c, 0xc88, 0xc4c}}*/ + u32 rx_iqc_8710b[2][2][2]; /* { {S1: 0xc14, 0xca0} , {S0: 0xc14, 0xca0}}*/ + + u64 iqk_start_time; + u64 iqk_total_progressing_time; + u64 iqk_progressing_time; + u64 lck_progressing_time; + u32 lok_result; + u8 iqk_step; + u8 kcount; + u8 retry_count[4][2]; /* [4]: path ABCD, [2] TXK, RXK */ + boolean is_mp_mode; + + /* for APK */ + u32 ap_koutput[2][2]; /* path A/B; output1_1a/output1_2a */ + u8 is_ap_kdone; + u8 is_apk_thermal_meter_ignore; + + /* DPK */ + boolean is_dpk_fail; + u8 is_dp_done; + u8 is_dp_path_aok; + u8 is_dp_path_bok; + + u32 tx_lok[2]; + u32 dpk_tx_agc; + s32 dpk_gain; + u32 dpk_thermal[4]; + + s8 modify_tx_agc_value_ofdm; + s8 modify_tx_agc_value_cck; + + /*Add by Yuchen for Kfree Phydm*/ + u8 reg_rf_kfree_enable; /*for registry*/ + u8 rf_kfree_enable; /*for efuse enable check*/ +}; + + + + +#endif /*#ifndef __HALRF_POWER_TRACKING_H__*/ diff --git a/hal/phydm/halrf/halrf_psd.c b/hal/phydm/halrf/halrf_psd.c new file mode 100644 index 0000000..bab7d09 --- /dev/null +++ b/hal/phydm/halrf/halrf_psd.c @@ -0,0 +1,531 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +/*@=========================================================== + * include files + *============================================================ + */ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +u64 _sqrt(u64 x) +{ + u64 i = 0; + u64 j = (x >> 1) + 1; + + while (i <= j) { + u64 mid = (i + j) >> 1; + + u64 sq = mid * mid; + + if (sq == x) + return mid; + else if (sq < x) + i = mid + 1; + else + j = mid - 1; + } + + return j; +} + +u32 halrf_get_psd_data( + struct dm_struct *dm, + u32 point) +{ + struct _hal_rf_ *rf = &(dm->rf_table); + struct _halrf_psd_data *psd = &(rf->halrf_psd_data); + u32 psd_val = 0, psd_reg, psd_report, psd_point, psd_start, i, delay_time = 0; + +#if (DEV_BUS_TYPE == RT_USB_INTERFACE) || (DEV_BUS_TYPE == RT_SDIO_INTERFACE) + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) { + if (psd->average == 0) + delay_time = 100; + else + delay_time = 0; + } +#endif +#if (DEV_BUS_TYPE == RT_PCI_INTERFACE) + if (dm->support_interface == ODM_ITRF_PCIE) { + if (psd->average == 0) + delay_time = 1000; + else + delay_time = 100; + } +#endif + + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8821C)) { + psd_reg = R_0x910; + psd_report = R_0xf44; + } else { + psd_reg = R_0x808; + psd_report = R_0x8b4; + } + + if (dm->support_ic_type & ODM_RTL8710B) { + psd_point = 0xeffffc00; + psd_start = 0x10000000; + } else { + psd_point = 0xffbffc00; + psd_start = 0x00400000; + } + + psd_val = odm_get_bb_reg(dm, psd_reg, MASKDWORD); + + psd_val &= psd_point; + psd_val |= point; + + odm_set_bb_reg(dm, psd_reg, MASKDWORD, psd_val); + + psd_val |= psd_start; + + odm_set_bb_reg(dm, psd_reg, MASKDWORD, psd_val); + + for (i = 0; i < delay_time; i++) + ODM_delay_us(1); + + psd_val = odm_get_bb_reg(dm, psd_report, MASKDWORD); + + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8710B)) { + psd_val &= MASKL3BYTES; + psd_val = psd_val / 32; + } else { + psd_val &= MASKLWORD; + } + + return psd_val; +} + +void halrf_psd( + struct dm_struct *dm, + u32 point, + u32 start_point, + u32 stop_point, + u32 average) +{ + struct _hal_rf_ *rf = &(dm->rf_table); + struct _halrf_psd_data *psd = &(rf->halrf_psd_data); + + u32 i = 0, j = 0, k = 0; + u32 psd_reg, avg_org, point_temp, average_tmp, mode; + u64 data_tatal = 0, data_temp[64] = {0}; + + psd->buf_size = 256; + + mode = average >> 16; + + if (mode == 2) + average_tmp = 1; + else + average_tmp = average & 0xffff; + + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8821C)) + psd_reg = R_0x910; + else + psd_reg = R_0x808; + +#if 0 + dbg_print("[PSD]point=%d, start_point=%d, stop_point=%d, average=%d, average_tmp=%d, buf_size=%d\n", + point, start_point, stop_point, average, average_tmp, psd->buf_size); +#endif + + for (i = 0; i < psd->buf_size; i++) + psd->psd_data[i] = 0; + + if (dm->support_ic_type & ODM_RTL8710B) + avg_org = odm_get_bb_reg(dm, psd_reg, 0x30000); + else + avg_org = odm_get_bb_reg(dm, psd_reg, 0x3000); + + if (mode == 1) { + if (dm->support_ic_type & ODM_RTL8710B) + odm_set_bb_reg(dm, psd_reg, 0x30000, 0x1); + else + odm_set_bb_reg(dm, psd_reg, 0x3000, 0x1); + } + +#if 0 + if (avg_temp == 0) + avg = 1; + else if (avg_temp == 1) + avg = 8; + else if (avg_temp == 2) + avg = 16; + else if (avg_temp == 3) + avg = 32; +#endif + + i = start_point; + while (i < stop_point) { + data_tatal = 0; + + if (i >= point) + point_temp = i - point; + else + point_temp = i; + + for (k = 0; k < average_tmp; k++) { + data_temp[k] = halrf_get_psd_data(dm, point_temp); + data_tatal = data_tatal + (data_temp[k] * data_temp[k]); + +#if 0 + if ((k % 20) == 0) + dbg_print("\n "); + + dbg_print("0x%x ", data_temp[k]); +#endif + } +#if 0 + /*dbg_print("\n");*/ +#endif + + data_tatal = phydm_division64((data_tatal * 100), average_tmp); + psd->psd_data[j] = (u32)_sqrt(data_tatal); + + i++; + j++; + } + +#if 0 + for (i = 0; i < psd->buf_size; i++) { + if ((i % 20) == 0) + dbg_print("\n "); + + dbg_print("0x%x ", psd->psd_data[i]); + } + dbg_print("\n\n"); +#endif + + if (dm->support_ic_type & ODM_RTL8710B) + odm_set_bb_reg(dm, psd_reg, 0x30000, avg_org); + else + odm_set_bb_reg(dm, psd_reg, 0x3000, avg_org); +} + +void backup_bb_register(struct dm_struct *dm, u32 *bb_backup, u32 *backup_bb_reg, u32 counter) +{ + u32 i ; + + for (i = 0; i < counter; i++) + bb_backup[i] = odm_get_bb_reg(dm, backup_bb_reg[i], MASKDWORD); +} + +void restore_bb_register(struct dm_struct *dm, u32 *bb_backup, u32 *backup_bb_reg, u32 counter) +{ + u32 i ; + + for (i = 0; i < counter; i++) + odm_set_bb_reg(dm, backup_bb_reg[i], MASKDWORD, bb_backup[i]); +} + + + +void _halrf_psd_iqk_init(struct dm_struct *dm) +{ + odm_set_bb_reg(dm, 0x1b04, MASKDWORD, 0x0); + odm_set_bb_reg(dm, 0x1b08, MASKDWORD, 0x80); + odm_set_bb_reg(dm, 0x1b0c, 0xc00, 0x3); + odm_set_bb_reg(dm, 0x1b14, MASKDWORD, 0x0); + odm_set_bb_reg(dm, 0x1b18, BIT(0), 0x1); + + if (dm->support_ic_type & ODM_RTL8197G) + odm_set_bb_reg(dm, 0x1b20, MASKDWORD, 0x00040008); + if (dm->support_ic_type & ODM_RTL8198F) + odm_set_bb_reg(dm, 0x1b20, MASKDWORD, 0x00000000); + + if (dm->support_ic_type & (ODM_RTL8197G | ODM_RTL8198F)) { + odm_set_bb_reg(dm, 0x1b24, MASKDWORD, 0x00030000); + odm_set_bb_reg(dm, 0x1b28, MASKDWORD, 0x00000000); + odm_set_bb_reg(dm, 0x1b2c, MASKDWORD, 0x00180018); + odm_set_bb_reg(dm, 0x1b30, MASKDWORD, 0x20000000); + /*odm_set_bb_reg(dm, 0x1b38, MASKDWORD, 0x20000000);*/ + /*odm_set_bb_reg(dm, 0x1b3c, MASKDWORD, 0x20000000);*/ + } + + odm_set_bb_reg(dm, 0x1b1c, 0xfff, 0xd21); + odm_set_bb_reg(dm, 0x1b1c, 0xfff00000, 0x821); + odm_set_bb_reg(dm, 0x1b28, MASKDWORD, 0x0); + odm_set_bb_reg(dm, 0x1bcc, 0x3f, 0x3f); +} + + +u32 halrf_get_iqk_psd_data( + struct dm_struct *dm, + u32 point) +{ + struct _hal_rf_ *rf = &(dm->rf_table); + struct _halrf_psd_data *psd = &(rf->halrf_psd_data); + u32 psd_val, psd_val1, psd_val2, psd_point, i, delay_time = 0; + +#if (DEV_BUS_TYPE == RT_USB_INTERFACE) || (DEV_BUS_TYPE == RT_SDIO_INTERFACE) + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) { + if (dm->support_ic_type & ODM_RTL8822C) + delay_time = 1000; + else + delay_time = 0; + } +#endif +#if (DEV_BUS_TYPE == RT_PCI_INTERFACE) + if (dm->support_interface == ODM_ITRF_PCIE) { + if (dm->support_ic_type & ODM_RTL8822C) + delay_time = 1000; + else + delay_time = 150; + } +#endif + psd_point = odm_get_bb_reg(dm, R_0x1b2c, MASKDWORD); + + psd_point &= 0xF000FFFF; + + point &= 0xFFF; + + psd_point = psd_point | (point << 16); + + odm_set_bb_reg(dm, R_0x1b2c, MASKDWORD, psd_point); + + odm_set_bb_reg(dm, R_0x1b34, BIT(0), 0x1); + + odm_set_bb_reg(dm, R_0x1b34, BIT(0), 0x0); + + for (i = 0; i < delay_time; i++) + ODM_delay_us(1); + + if (dm->support_ic_type & (ODM_RTL8197G | ODM_RTL8198F)) { + if (dm->support_ic_type & ODM_RTL8197G) + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, 0x001a0001); + else + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, 0x00250001); + + psd_val1 = odm_get_bb_reg(dm, R_0x1bfc, MASKDWORD); + + psd_val1 = (psd_val1 & 0x001f0000) >> 16; + + if (dm->support_ic_type & ODM_RTL8197G) + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, 0x001b0001); + else + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, 0x002e0001); + + psd_val2 = odm_get_bb_reg(dm, R_0x1bfc, MASKDWORD); + + psd_val = (psd_val1 << 27) + (psd_val2 >> 5); + } else { + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, 0x00250001); + + psd_val1 = odm_get_bb_reg(dm, R_0x1bfc, MASKDWORD); + + psd_val1 = (psd_val1 & 0x07FF0000) >> 16; + + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, 0x002e0001); + + psd_val2 = odm_get_bb_reg(dm, R_0x1bfc, MASKDWORD); + + psd_val = (psd_val1 << 21) + (psd_val2 >> 11); + } + + return psd_val; +} + +void halrf_iqk_psd( + struct dm_struct *dm, + u32 point, + u32 start_point, + u32 stop_point, + u32 average) +{ + struct _hal_rf_ *rf = &(dm->rf_table); + struct _halrf_psd_data *psd = &(rf->halrf_psd_data); + + u32 i = 0, j = 0, k = 0; + u32 psd_reg, avg_org, point_temp, average_tmp = 32, mode, reg_tmp = 5; + u64 data_tatal = 0, data_temp[64] = {0}; + s32 s_point_tmp; + + psd->buf_size = 256; + + mode = average >> 16; + + if (mode == 2) { + if (dm->support_ic_type & ODM_RTL8822C) + average_tmp = 1; + else { + reg_tmp = odm_get_bb_reg(dm, R_0x1b1c, 0x000e0000); + if (reg_tmp == 0) + average_tmp = 1; + else if (reg_tmp == 3) + average_tmp = 8; + else if (reg_tmp == 4) + average_tmp = 16; + else if (reg_tmp == 5) + average_tmp = 32; + odm_set_bb_reg(dm, R_0x1b1c, 0x000e0000, 0x0); + } + } else { + reg_tmp = odm_get_bb_reg(dm, R_0x1b1c, 0x000e0000); + if (reg_tmp == 0) + average_tmp = 1; + else if (reg_tmp == 3) + average_tmp = 8; + else if (reg_tmp == 4) + average_tmp = 16; + else if (reg_tmp == 5) + average_tmp = 32; + odm_set_bb_reg(dm, R_0x1b1c, 0x000e0000, 0x0); + } + +#if 0 + DbgPrint("[PSD]point=%d, start_point=%d, stop_point=%d, average=0x%x, average_tmp=%d, buf_size=%d, mode=%d\n", + point, start_point, stop_point, average, average_tmp, psd->buf_size, mode); +#endif + + for (i = 0; i < psd->buf_size; i++) + psd->psd_data[i] = 0; + + i = start_point; + while (i < stop_point) { + data_tatal = 0; + + if (i >= point) + point_temp = i - point; + else + { + if (dm->support_ic_type & ODM_RTL8814B) + { + s_point_tmp = i - point - 1; + point_temp = s_point_tmp & 0xfff; + } + else + point_temp = i; + } + + for (k = 0; k < average_tmp; k++) { + data_temp[k] = halrf_get_iqk_psd_data(dm, point_temp); + /*data_tatal = data_tatal + (data_temp[k] * data_temp[k]);*/ + data_tatal = data_tatal + data_temp[k]; + +#if 0 + if ((k % 20) == 0) + DbgPrint("\n "); + + DbgPrint("0x%x ", data_temp[k]); +#endif + } + + data_tatal = phydm_division64((data_tatal * 10), average_tmp); + psd->psd_data[j] = (u32)data_tatal; + + i++; + j++; + } + + if (dm->support_ic_type & (ODM_RTL8814B | ODM_RTL8198F | ODM_RTL8197G)) + odm_set_bb_reg(dm, R_0x1b1c, 0x000e0000, reg_tmp); + +#if 0 + DbgPrint("\n [iqk psd]psd result:\n"); + + for (i = 0; i < psd->buf_size; i++) { + if ((i % 20) == 0) + DbgPrint("\n "); + + DbgPrint("0x%x ", psd->psd_data[i]); + } + DbgPrint("\n\n"); +#endif +} + + +u32 +halrf_psd_init( + void *dm_void) +{ + enum rt_status ret_status = RT_STATUS_SUCCESS; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &(dm->rf_table); + struct _halrf_psd_data *psd = &(rf->halrf_psd_data); + +#if 0 + u32 bb_backup[12]; + u32 backup_bb_reg[12] = {0x1b04, 0x1b08, 0x1b0c, 0x1b14, 0x1b18, + 0x1b1c, 0x1b28, 0x1bcc, 0x1b2c, 0x1b34, + 0x1bd4, 0x1bfc}; +#endif + + if (psd->psd_progress) { + ret_status = RT_STATUS_PENDING; + } else { + psd->psd_progress = 1; + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B | ODM_RTL8198F | ODM_RTL8197G)) { + /*backup_bb_register(dm, bb_backup, backup_bb_reg, 12);*/ + _halrf_psd_iqk_init(dm); + halrf_iqk_psd(dm, psd->point, psd->start_point, psd->stop_point, psd->average); + /*restore_bb_register(dm, bb_backup, backup_bb_reg, 12);*/ + } else + halrf_psd(dm, psd->point, psd->start_point, psd->stop_point, psd->average); + psd->psd_progress = 0; + } + return ret_status; +} + +u32 +halrf_psd_query( + void *dm_void, + u32 *outbuf, + u32 buf_size) +{ + enum rt_status ret_status = RT_STATUS_SUCCESS; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &(dm->rf_table); + struct _halrf_psd_data *psd = &(rf->halrf_psd_data); + + if (psd->psd_progress) + ret_status = RT_STATUS_PENDING; + else + odm_move_memory(dm, outbuf, psd->psd_data, + sizeof(u32) * psd->buf_size); + + return ret_status; +} + +u32 +halrf_psd_init_query( + void *dm_void, + u32 *outbuf, + u32 point, + u32 start_point, + u32 stop_point, + u32 average, + u32 buf_size) +{ + enum rt_status ret_status = RT_STATUS_SUCCESS; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &(dm->rf_table); + struct _halrf_psd_data *psd = &(rf->halrf_psd_data); + + psd->point = point; + psd->start_point = start_point; + psd->stop_point = stop_point; + psd->average = average; + + if (psd->psd_progress) { + ret_status = RT_STATUS_PENDING; + } else { + psd->psd_progress = 1; + halrf_psd(dm, psd->point, psd->start_point, psd->stop_point, psd->average); + odm_move_memory(dm, outbuf, psd->psd_data, 0x400); + psd->psd_progress = 0; + } + + return ret_status; +} diff --git a/hal/phydm/halrf/halrf_psd.h b/hal/phydm/halrf/halrf_psd.h new file mode 100644 index 0000000..f4a7674 --- /dev/null +++ b/hal/phydm/halrf/halrf_psd.h @@ -0,0 +1,50 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __HALRF_PSD_H__ +#define __HALRF_PSD_H__ + + +struct _halrf_psd_data { + u32 point; + u32 start_point; + u32 stop_point; + u32 average; + u32 buf_size; + u32 psd_data[256]; + u32 psd_progress; +}; + +u32 +halrf_psd_init( + void *dm_void); + +u32 +halrf_psd_query( + void *dm_void, + u32 *outbuf, + u32 buf_size); + +u32 +halrf_psd_init_query( + void *dm_void, + u32 *outbuf, + u32 point, + u32 start_point, + u32 stop_point, + u32 average, + u32 buf_size); + +#endif /*#__HALRF_PSD_H__*/ diff --git a/hal/phydm/halrf/halrf_txgapcal.c b/hal/phydm/halrf/halrf_txgapcal.c new file mode 100644 index 0000000..0cc4497 --- /dev/null +++ b/hal/phydm/halrf/halrf_txgapcal.c @@ -0,0 +1,300 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +void odm_bub_sort(u32 *data, u32 n) +{ + int i, j, temp, sp; + + for (i = n - 1; i >= 0; i--) { + sp = 1; + for (j = 0; j < i; j++) { + if (data[j] < data[j + 1]) { + temp = data[j]; + data[j] = data[j + 1]; + data[j + 1] = temp; + sp = 0; + } + } + if (sp == 1) + break; + } +} + +#if (RTL8197F_SUPPORT == 1) + +u4Byte +odm_tx_gain_gap_psd_8197f( + void *dm_void, + u1Byte rf_path, + u4Byte rf56) +{ + PDM_ODM_T dm = (PDM_ODM_T)dm_void; + + u1Byte i, j; + u4Byte psd_vaule[5], psd_avg_time = 5, psd_vaule_temp; + + u4Byte iqk_ctl_addr[2][6] = {{0xe30, 0xe34, 0xe50, 0xe54, 0xe38, 0xe3c}, + {0xe50, 0xe54, 0xe30, 0xe34, 0xe58, 0xe5c}}; + + u4Byte psd_finish_bit[2] = {0x04000000, 0x20000000}; + u4Byte psd_fail_bit[2] = {0x08000000, 0x40000000}; + + u4Byte psd_cntl_value[2][2] = {{0x38008c1c, 0x10008c1c}, + {0x38008c2c, 0x10008c2c}}; + + u4Byte psd_report_addr[2] = {0xea0, 0xec0}; + + odm_set_rf_reg(dm, rf_path, RF_0xdf, bRFRegOffsetMask, 0x00e02); + + ODM_delay_us(100); + + odm_set_bb_reg(dm, R_0xe28, 0xffffffff, 0x0); + + odm_set_rf_reg(dm, rf_path, RF_0x56, 0xfff, rf56); + while (rf56 != (odm_get_rf_reg(dm, rf_path, RF_0x56, 0xfff))) + odm_set_rf_reg(dm, rf_path, RF_0x56, 0xfff, rf56); + + odm_set_bb_reg(dm, R_0xd94, 0xffffffff, 0x44FFBB44); + odm_set_bb_reg(dm, R_0xe70, 0xffffffff, 0x00400040); + odm_set_bb_reg(dm, R_0xc04, 0xffffffff, 0x6f005403); + odm_set_bb_reg(dm, R_0xc08, 0xffffffff, 0x000804e4); + odm_set_bb_reg(dm, R_0x874, 0xffffffff, 0x04203400); + odm_set_bb_reg(dm, R_0xe28, 0xffffffff, 0x80800000); + + odm_set_bb_reg(dm, iqk_ctl_addr[rf_path][0], 0xffffffff, psd_cntl_value[rf_path][0]); + odm_set_bb_reg(dm, iqk_ctl_addr[rf_path][1], 0xffffffff, psd_cntl_value[rf_path][1]); + odm_set_bb_reg(dm, iqk_ctl_addr[rf_path][2], 0xffffffff, psd_cntl_value[rf_path][0]); + odm_set_bb_reg(dm, iqk_ctl_addr[rf_path][3], 0xffffffff, psd_cntl_value[rf_path][0]); + odm_set_bb_reg(dm, iqk_ctl_addr[rf_path][4], 0xffffffff, 0x8215001F); + odm_set_bb_reg(dm, iqk_ctl_addr[rf_path][5], 0xffffffff, 0x2805001F); + + odm_set_bb_reg(dm, R_0xe40, 0xffffffff, 0x81007C00); + odm_set_bb_reg(dm, R_0xe44, 0xffffffff, 0x81004800); + odm_set_bb_reg(dm, R_0xe4c, 0xffffffff, 0x0046a8d0); + + for (i = 0; i < psd_avg_time; i++) { + for (j = 0; j < 1000; j++) { + odm_set_bb_reg(dm, R_0xe48, 0xffffffff, 0xfa005800); + odm_set_bb_reg(dm, R_0xe48, 0xffffffff, 0xf8005800); + + while (!odm_get_bb_reg(dm, R_0xeac, psd_finish_bit[rf_path])) + ; /*wait finish bit*/ + + if (!odm_get_bb_reg(dm, R_0xeac, psd_fail_bit[rf_path])) { /*check fail bit*/ + + psd_vaule[i] = odm_get_bb_reg(dm, psd_report_addr[rf_path], 0xffffffff); + + if (psd_vaule[i] > 0xffff) + break; + } + } + + RF_DBG(dm, DBG_RF_IQK, + "[TGGC] rf0=0x%x rf56=0x%x rf56_reg=0x%x time=%d psd_vaule=0x%x\n", + odm_get_rf_reg(dm, rf_path, RF_0x0, 0xff), rf56, + odm_get_rf_reg(dm, rf_path, RF_0x56, 0xfff), j, + psd_vaule[i]); + } + + odm_bub_sort(psd_vaule, psd_avg_time); + + psd_vaule_temp = psd_vaule[(UINT)(psd_avg_time / 2)]; + + odm_set_bb_reg(dm, R_0xd94, 0xffffffff, 0x44BBBB44); + odm_set_bb_reg(dm, R_0xe70, 0xffffffff, 0x80408040); + odm_set_bb_reg(dm, R_0xc04, 0xffffffff, 0x6f005433); + odm_set_bb_reg(dm, R_0xc08, 0xffffffff, 0x000004e4); + odm_set_bb_reg(dm, R_0x874, 0xffffffff, 0x04003400); + odm_set_bb_reg(dm, R_0xe28, 0xffffffff, 0x00000000); + + RF_DBG(dm, DBG_RF_IQK, + "[TGGC] rf0=0x%x rf56=0x%x rf56_reg=0x%x psd_vaule_temp=0x%x\n", + odm_get_rf_reg(dm, rf_path, RF_0x0, 0xff), rf56, + odm_get_rf_reg(dm, rf_path, RF_0x56, 0xfff), psd_vaule_temp); + + odm_set_rf_reg(dm, rf_path, RF_0xdf, bRFRegOffsetMask, 0x00602); + + return psd_vaule_temp; +} + +void odm_tx_gain_gap_calibration_8197f( + void *dm_void) +{ + PDM_ODM_T dm = (PDM_ODM_T)dm_void; + + u1Byte rf_path, rf0_idx, rf0_idx_current, rf0_idx_next, i, delta_gain_retry = 3; + + s1Byte delta_gain_gap_pre, delta_gain_gap[2][11]; + u4Byte rf56_current, rf56_next, psd_value_current, psd_value_next; + u4Byte psd_gap, rf56_current_temp[2][11]; + s4Byte rf33[2][11]; + + memset(rf33, 0x0, sizeof(rf33)); + + for (rf_path = RF_PATH_A; rf_path <= RF_PATH_B; rf_path++) { + if (rf_path == RF_PATH_A) + odm_set_bb_reg(dm, R_0x88c, (BIT(21) | BIT(20)), 0x3); /*disable 3-wire*/ + else if (rf_path == RF_PATH_B) + odm_set_bb_reg(dm, R_0x88c, (BIT(23) | BIT(22)), 0x3); /*disable 3-wire*/ + + ODM_delay_us(100); + + for (rf0_idx = 1; rf0_idx <= 10; rf0_idx++) { + rf0_idx_current = 3 * (rf0_idx - 1) + 1; + odm_set_rf_reg(dm, rf_path, RF_0x0, 0xff, rf0_idx_current); + ODM_delay_us(100); + rf56_current_temp[rf_path][rf0_idx] = odm_get_rf_reg(dm, rf_path, RF_0x56, 0xfff); + rf56_current = rf56_current_temp[rf_path][rf0_idx]; + + rf0_idx_next = 3 * rf0_idx + 1; + odm_set_rf_reg(dm, rf_path, RF_0x0, 0xff, rf0_idx_next); + ODM_delay_us(100); + rf56_next = odm_get_rf_reg(dm, rf_path, RF_0x56, 0xfff); + + RF_DBG(dm, DBG_RF_IQK, + "[TGGC] rf56_current[%d][%d]=0x%x rf56_next[%d][%d]=0x%x\n", + rf_path, rf0_idx, rf56_current, rf_path, rf0_idx, + rf56_next); + + if ((rf56_current >> 5) == (rf56_next >> 5)) { + delta_gain_gap[rf_path][rf0_idx] = 0; + + RF_DBG(dm, DBG_RF_IQK, + "[TGGC] rf56_current[11:5] == rf56_next[%d][%d][11:5]=0x%x delta_gain_gap[%d][%d]=%d\n", + rf_path, rf0_idx, (rf56_next >> 5), + rf_path, rf0_idx, + delta_gain_gap[rf_path][rf0_idx]); + + continue; + } + + RF_DBG(dm, DBG_RF_IQK, + "[TGGC] rf56_current[%d][%d][11:5]=0x%x != rf56_next[%d][%d][11:5]=0x%x\n", + rf_path, rf0_idx, (rf56_current >> 5), rf_path, + rf0_idx, (rf56_next >> 5)); + + for (i = 0; i < delta_gain_retry; i++) { + psd_value_current = odm_tx_gain_gap_psd_8197f(dm, rf_path, rf56_current); + + psd_value_next = odm_tx_gain_gap_psd_8197f(dm, rf_path, rf56_next - 2); + + psd_gap = psd_value_next / (psd_value_current / 1000); + +#if 0 + if (psd_gap > 1413) + delta_gain_gap[rf_path][rf0_idx] = 1; + else if (psd_gap > 1122) + delta_gain_gap[rf_path][rf0_idx] = 0; + else + delta_gain_gap[rf_path][rf0_idx] = -1; +#endif + + if (psd_gap > 1445) + delta_gain_gap[rf_path][rf0_idx] = 1; + else if (psd_gap > 1096) + delta_gain_gap[rf_path][rf0_idx] = 0; + else + delta_gain_gap[rf_path][rf0_idx] = -1; + + if (i == 0) + delta_gain_gap_pre = delta_gain_gap[rf_path][rf0_idx]; + + RF_DBG(dm, DBG_RF_IQK, + "[TGGC] psd_value_current=0x%x psd_value_next=0x%x psd_value_next/psd_value_current=%d delta_gain_gap[%d][%d]=%d\n", + psd_value_current, psd_value_next, + psd_gap, rf_path, rf0_idx, + delta_gain_gap[rf_path][rf0_idx]); + + if (i == 0 && delta_gain_gap[rf_path][rf0_idx] == 0) + break; + + if (delta_gain_gap_pre != delta_gain_gap[rf_path][rf0_idx]) { + delta_gain_gap[rf_path][rf0_idx] = 0; + + RF_DBG(dm, DBG_RF_IQK, "[TGGC] delta_gain_gap_pre(%d) != delta_gain_gap[%d][%d](%d) time=%d\n", + delta_gain_gap_pre, rf_path, rf0_idx, delta_gain_gap[rf_path][rf0_idx], i); + + break; + } + + RF_DBG(dm, DBG_RF_IQK, + "[TGGC] delta_gain_gap_pre(%d) == delta_gain_gap[%d][%d](%d) time=%d\n", + delta_gain_gap_pre, rf_path, rf0_idx, + delta_gain_gap[rf_path][rf0_idx], i); + } + } + + if (rf_path == RF_PATH_A) + odm_set_bb_reg(dm, R_0x88c, (BIT(21) | BIT(20)), 0x0); /*enable 3-wire*/ + else if (rf_path == RF_PATH_B) + odm_set_bb_reg(dm, R_0x88c, (BIT(23) | BIT(22)), 0x0); /*enable 3-wire*/ + + ODM_delay_us(100); + } + +#if 0 + /*odm_set_bb_reg(dm, R_0x88c, (BIT(23) | BIT(22) | BIT(21) | BIT(20)), 0x0);*/ /*enable 3-wire*/ +#endif + + for (rf_path = RF_PATH_A; rf_path <= RF_PATH_B; rf_path++) { + odm_set_rf_reg(dm, rf_path, RF_0xef, bRFRegOffsetMask, 0x00100); + + for (rf0_idx = 1; rf0_idx <= 10; rf0_idx++) { + rf33[rf_path][rf0_idx] = rf33[rf_path][rf0_idx] + (rf56_current_temp[rf_path][rf0_idx] & 0x1f); + + for (i = rf0_idx; i <= 10; i++) + rf33[rf_path][rf0_idx] = rf33[rf_path][rf0_idx] + delta_gain_gap[rf_path][i]; + + if (rf33[rf_path][rf0_idx] >= 0x1d) + rf33[rf_path][rf0_idx] = 0x1d; + else if (rf33[rf_path][rf0_idx] <= 0x2) + rf33[rf_path][rf0_idx] = 0x2; + + rf33[rf_path][rf0_idx] = rf33[rf_path][rf0_idx] + ((rf0_idx - 1) * 0x4000) + (rf56_current_temp[rf_path][rf0_idx] & 0xfffe0); + + RF_DBG(dm, DBG_RF_IQK, + "[TGGC] rf56[%d][%d]=0x%05x rf33[%d][%d]=0x%05x\n", + rf_path, rf0_idx, + rf56_current_temp[rf_path][rf0_idx], rf_path, + rf0_idx, rf33[rf_path][rf0_idx]); + + odm_set_rf_reg(dm, rf_path, RF_0x33, bRFRegOffsetMask, rf33[rf_path][rf0_idx]); + } + + odm_set_rf_reg(dm, rf_path, RF_0xef, bRFRegOffsetMask, 0x00000); + } +} +#endif + +void odm_tx_gain_gap_calibration(void *dm_void) +{ + PDM_ODM_T dm = (PDM_ODM_T)dm_void; +#if (RTL8197F_SUPPORT == 1) + if (dm->SupportICType & ODM_RTL8197F) + odm_tx_gain_gap_calibration_8197f(dm_void); +#endif +} diff --git a/hal/phydm/halrf/halrf_txgapcal.h b/hal/phydm/halrf/halrf_txgapcal.h new file mode 100644 index 0000000..09651cb --- /dev/null +++ b/hal/phydm/halrf/halrf_txgapcal.h @@ -0,0 +1,31 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALRF_TXGAPCAL_H__ +#define __HALRF_TXGAPCAL_H__ + +void odm_tx_gain_gap_calibration(void *dm_void); + +#endif /*__HALRF_TXGAPCAL_H__*/ diff --git a/hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.c b/hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.c new file mode 100644 index 0000000..2c2270b --- /dev/null +++ b/hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.c @@ -0,0 +1,7721 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*Image2HeaderVersion: R3 1.5.10.1*/ +#include "mp_precomp.h" + +#define ODM_WIN 0x08 + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if RT_PLATFORM == PLATFORM_MACOSX +#include "phydm_precomp.h" +#else +#include "../phydm_precomp.h" +#endif +#else +#include "../../phydm_precomp.h" +#endif + +#define D_S_SIZE DELTA_SWINGIDX_SIZE +#define D_ST_SIZE DELTA_SWINTSSI_SIZE + +#if (RTL8821C_SUPPORT == 1) +static boolean +check_positive(struct dm_struct *dm, + const u32 condition1, + const u32 condition2, + const u32 condition3, + const u32 condition4 +) +{ + u32 cond1 = condition1, cond2 = condition2, + cond3 = condition3, cond4 = condition4; + + u8 cut_version_for_para = + (dm->cut_version == ODM_CUT_A) ? 15 : dm->cut_version; + + u8 pkg_type_for_para = + (dm->package_type == 0) ? 15 : dm->package_type; + + u32 driver1 = cut_version_for_para << 24 | + (dm->support_interface & 0xF0) << 16 | + dm->support_platform << 16 | + pkg_type_for_para << 12 | + (dm->support_interface & 0x0F) << 8 | + dm->rfe_type; + + u32 driver2 = (dm->type_glna & 0xFF) << 0 | + (dm->type_gpa & 0xFF) << 8 | + (dm->type_alna & 0xFF) << 16 | + (dm->type_apa & 0xFF) << 24; + + u32 driver3 = 0; + + u32 driver4 = (dm->type_glna & 0xFF00) >> 8 | + (dm->type_gpa & 0xFF00) | + (dm->type_alna & 0xFF00) << 8 | + (dm->type_apa & 0xFF00) << 16; + + PHYDM_DBG(dm, ODM_COMP_INIT, + "===> %s (cond1, cond2, cond3, cond4) = (0x%X 0x%X 0x%X 0x%X)\n", + __func__, cond1, cond2, cond3, cond4); + PHYDM_DBG(dm, ODM_COMP_INIT, + "===> %s (driver1, driver2, driver3, driver4) = (0x%X 0x%X 0x%X 0x%X)\n", + __func__, driver1, driver2, driver3, driver4); + + PHYDM_DBG(dm, ODM_COMP_INIT, + " (Platform, Interface) = (0x%X, 0x%X)\n", + dm->support_platform, dm->support_interface); + PHYDM_DBG(dm, ODM_COMP_INIT, " (RFE, Package) = (0x%X, 0x%X)\n", + dm->rfe_type, dm->package_type); + + /*============== value Defined Check ===============*/ + /*cut version [27:24] need to do value check*/ + if (((cond1 & 0x0F000000) != 0) && + ((cond1 & 0x0F000000) != (driver1 & 0x0F000000))) + return false; + + /*pkg type [15:12] need to do value check*/ + if (((cond1 & 0x0000F000) != 0) && + ((cond1 & 0x0000F000) != (driver1 & 0x0000F000))) + return false; + + /*interface [11:8] need to do value check*/ + if (((cond1 & 0x00000F00) != 0) && + ((cond1 & 0x00000F00) != (driver1 & 0x00000F00))) + return false; + /*=============== Bit Defined Check ================*/ + /* We don't care [31:28] */ + + cond1 &= 0x000000FF; + driver1 &= 0x000000FF; + + if (cond1 == driver1) + return true; + else + return false; +} + + +/****************************************************************************** + * radioa.TXT + ******************************************************************************/ + +const u32 array_mp_8821c_radioa[] = { + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x000, 0x00010000, + 0x018, 0x00010D24, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x000, 0x00010000, + 0x018, 0x00010D24, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x000, 0x00010000, + 0x018, 0x00010D24, + 0xA0000000, 0x00000000, + 0x000, 0x00010000, + 0x018, 0x00010D24, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000002, + 0x03E, 0x0000003F, + 0x03F, 0x000C0F4E, + 0x033, 0x00000001, + 0x03E, 0x00000034, + 0x03F, 0x0004080E, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000002, + 0x03E, 0x0000003F, + 0x03F, 0x000C0F4E, + 0x033, 0x00000001, + 0x03E, 0x00000034, + 0x03F, 0x0004080E, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000002, + 0x03E, 0x0000003F, + 0x03F, 0x000C0F4E, + 0x033, 0x00000001, + 0x03E, 0x00000034, + 0x03F, 0x0004080E, + 0xA0000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000002, + 0x03E, 0x0000003F, + 0x03F, 0x000C0F4E, + 0x033, 0x00000001, + 0x03E, 0x00000034, + 0x03F, 0x0004080E, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00002000, + 0x033, 0x00000000, + 0x03F, 0x000005DF, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00002000, + 0x033, 0x00000000, + 0x03F, 0x000005DF, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00002000, + 0x033, 0x00000000, + 0x03F, 0x000005DF, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00002000, + 0x033, 0x00000000, + 0x03F, 0x000005DF, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00000400, + 0x033, 0x00000000, + 0x03F, 0x000005DF, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00000400, + 0x033, 0x00000000, + 0x03F, 0x000005DF, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00000400, + 0x033, 0x00000000, + 0x03F, 0x000005DF, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00000400, + 0x033, 0x00000000, + 0x03F, 0x000005DF, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0B0, 0x000FF0F8, + 0x0B1, 0x0007DBE4, + 0x0B2, 0x000225D1, + 0x0B3, 0x000FC760, + 0x0B4, 0x00099DD0, + 0x0B5, 0x000400FC, + 0x0B6, 0x000187F0, + 0x0B7, 0x00030018, + 0x0B8, 0x00080800, + 0x0B9, 0x00000000, + 0x0BA, 0x00008000, + 0x0BB, 0x00000004, + 0x0BC, 0x00040000, + 0x0BD, 0x00000000, + 0x0BE, 0x00000000, + 0x0BF, 0x00000000, + 0x0C0, 0x00000000, + 0x0C1, 0x00000000, + 0x0C2, 0x00000000, + 0x0C3, 0x00000000, + 0x0C4, 0x00002402, + 0x0C5, 0x00000009, + 0x0C6, 0x00040299, + 0x0C7, 0x00055555, + 0x0C8, 0x0000C16C, + 0x0C9, 0x0001C140, + 0x0CA, 0x00000000, + 0x0CB, 0x00000000, + 0x0CC, 0x00000000, + 0x0CD, 0x00000000, + 0x0CE, 0x00090C00, + 0x0CF, 0x0006D200, + 0x0DF, 0x00000009, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0B0, 0x000FF0F8, + 0x0B1, 0x0007DBE4, + 0x0B2, 0x000225D1, + 0x0B3, 0x000FC760, + 0x0B4, 0x00099DD0, + 0x0B5, 0x000400FC, + 0x0B6, 0x000187F0, + 0x0B7, 0x00030018, + 0x0B8, 0x00080800, + 0x0B9, 0x00000000, + 0x0BA, 0x00008000, + 0x0BB, 0x00000004, + 0x0BC, 0x00040000, + 0x0BD, 0x00000000, + 0x0BE, 0x00000000, + 0x0BF, 0x00000000, + 0x0C0, 0x00000000, + 0x0C1, 0x00000000, + 0x0C2, 0x00000000, + 0x0C3, 0x00000000, + 0x0C4, 0x00002402, + 0x0C5, 0x00000009, + 0x0C6, 0x00040299, + 0x0C7, 0x00055555, + 0x0C8, 0x0000C16C, + 0x0C9, 0x0001C140, + 0x0CA, 0x00000000, + 0x0CB, 0x00000000, + 0x0CC, 0x00000000, + 0x0CD, 0x00000000, + 0x0CE, 0x00090C00, + 0x0CF, 0x0006D200, + 0x0DF, 0x00000009, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0B0, 0x000FF0F8, + 0x0B1, 0x0007DBE4, + 0x0B2, 0x000225D1, + 0x0B3, 0x000FC760, + 0x0B4, 0x00099DD0, + 0x0B5, 0x000400FC, + 0x0B6, 0x000187F0, + 0x0B7, 0x00030018, + 0x0B8, 0x00080800, + 0x0B9, 0x00000000, + 0x0BA, 0x00008000, + 0x0BB, 0x00000004, + 0x0BC, 0x00040000, + 0x0BD, 0x00000000, + 0x0BE, 0x00000000, + 0x0BF, 0x00000000, + 0x0C0, 0x00000000, + 0x0C1, 0x00000000, + 0x0C2, 0x00000000, + 0x0C3, 0x00000000, + 0x0C4, 0x00002402, + 0x0C5, 0x00000009, + 0x0C6, 0x00040299, + 0x0C7, 0x00055555, + 0x0C8, 0x0000C16C, + 0x0C9, 0x0001C140, + 0x0CA, 0x00000000, + 0x0CB, 0x00000000, + 0x0CC, 0x00000000, + 0x0CD, 0x00000000, + 0x0CE, 0x00090C00, + 0x0CF, 0x0006D200, + 0x0DF, 0x00000009, + 0xA0000000, 0x00000000, + 0x0B0, 0x000FF0F8, + 0x0B1, 0x0007DBE4, + 0x0B2, 0x000225D1, + 0x0B3, 0x000FC760, + 0x0B4, 0x00099DD0, + 0x0B5, 0x000400FC, + 0x0B6, 0x000187F0, + 0x0B7, 0x00030018, + 0x0B8, 0x00080800, + 0x0B9, 0x00000000, + 0x0BA, 0x00008000, + 0x0BB, 0x00000004, + 0x0BC, 0x00040000, + 0x0BD, 0x00000000, + 0x0BE, 0x00000000, + 0x0BF, 0x00000000, + 0x0C0, 0x00000000, + 0x0C1, 0x00000000, + 0x0C2, 0x00000000, + 0x0C3, 0x00000000, + 0x0C4, 0x00002402, + 0x0C5, 0x00000009, + 0x0C6, 0x00040299, + 0x0C7, 0x00055555, + 0x0C8, 0x0000C16C, + 0x0C9, 0x0001C140, + 0x0CA, 0x00000000, + 0x0CB, 0x00000000, + 0x0CC, 0x00000000, + 0x0CD, 0x00000000, + 0x0CE, 0x00090C00, + 0x0CF, 0x0006D200, + 0x0DF, 0x00000009, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00010000, + 0x033, 0x00000058, + 0x03F, 0x0000001C, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00010000, + 0x033, 0x00000058, + 0x03F, 0x0000001C, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00010000, + 0x033, 0x00000058, + 0x03F, 0x0000001C, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00010000, + 0x033, 0x00000058, + 0x03F, 0x0000001C, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00010524, + 0x081, 0x0000FCC1, + 0x089, 0x00000004, + 0x08A, 0x0008A186, + 0x08B, 0x0006FFFC, + 0x08C, 0x000312C7, + 0x08D, 0x00020888, + 0x08E, 0x00064140, + 0x08F, 0x000A8010, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00010524, + 0x081, 0x0000FCC1, + 0x089, 0x00000004, + 0x08A, 0x0008A186, + 0x08B, 0x0006FFFC, + 0x08C, 0x000312C7, + 0x08D, 0x00020888, + 0x08E, 0x00064140, + 0x08F, 0x000A8010, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00010524, + 0x081, 0x0000FCC1, + 0x089, 0x00000004, + 0x08A, 0x0008A186, + 0x08B, 0x0007060C, + 0x08C, 0x000312C7, + 0x08D, 0x00020888, + 0x08E, 0x00064140, + 0x08F, 0x000A8010, + 0xA0000000, 0x00000000, + 0x018, 0x00010524, + 0x081, 0x0000FCC1, + 0x089, 0x00000004, + 0x08A, 0x0008A186, + 0x08B, 0x0007060C, + 0x08C, 0x000312C7, + 0x08D, 0x00020888, + 0x08E, 0x00064140, + 0x08F, 0x000A8010, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0DD, 0x00000020, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0DD, 0x00000020, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0DD, 0x00000020, + 0xA0000000, 0x00000000, + 0x0DD, 0x00000020, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00020000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00020000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00020000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00020000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000007, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x00000006, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x00000005, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x00000004, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x00000003, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x00000002, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000001, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000000, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000007, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x00000006, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x00000005, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x00000004, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x00000003, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x00000002, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000001, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000000, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000007, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x00000006, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x00000005, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x00000004, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x00000003, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x00000002, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000001, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000000, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0xA0000000, 0x00000000, + 0x033, 0x00000007, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x00000006, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x00000005, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x00000004, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x00000003, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x00000002, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000001, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000000, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x0000000F, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x0000000E, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x0000000D, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x0000000C, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x0000000B, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x0000000A, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000009, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000008, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x0000000F, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x0000000E, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x0000000D, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x0000000C, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x0000000B, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x0000000A, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000009, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000008, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x0000000F, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x0000000E, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x0000000D, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x0000000C, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x0000000B, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x0000000A, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000009, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000008, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0xA0000000, 0x00000000, + 0x033, 0x0000000F, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x0000000E, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x0000000D, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x0000000C, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x0000000B, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x0000000A, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000009, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000008, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000017, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x00000016, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x00000015, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x00000014, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x00000013, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x00000012, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000011, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000010, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000017, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x00000016, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x00000015, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x00000014, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x00000013, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x00000012, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000011, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000010, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000017, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x00000016, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x00000015, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x00000014, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x00000013, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x00000012, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000011, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000010, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x033, 0x00000017, + 0x03E, 0x00038000, + 0x03F, 0x000C3186, + 0x033, 0x00000016, + 0x03E, 0x00038080, + 0x03F, 0x000C3186, + 0x033, 0x00000015, + 0x03E, 0x000380C8, + 0x03F, 0x000C3186, + 0x033, 0x00000014, + 0x03E, 0x00038190, + 0x03F, 0x000C3186, + 0x033, 0x00000013, + 0x03E, 0x00038998, + 0x03F, 0x000C3186, + 0x033, 0x00000012, + 0x03E, 0x00039840, + 0x03F, 0x000C3186, + 0x033, 0x00000011, + 0x03E, 0x000398C4, + 0x03F, 0x000C3186, + 0x033, 0x00000010, + 0x03E, 0x00039930, + 0x03F, 0x000C3186, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00004000, + 0x033, 0x00000000, + 0x03F, 0x0000000F, + 0x033, 0x00000001, + 0x03F, 0x0000000A, + 0x033, 0x00000002, + 0x03F, 0x00000005, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00004000, + 0x033, 0x00000000, + 0x03F, 0x0000000F, + 0x033, 0x00000001, + 0x03F, 0x0000000A, + 0x033, 0x00000002, + 0x03F, 0x00000005, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00004000, + 0x033, 0x00000000, + 0x03F, 0x0000000F, + 0x033, 0x00000001, + 0x03F, 0x0000000A, + 0x033, 0x00000002, + 0x03F, 0x00000005, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00004000, + 0x033, 0x00000000, + 0x03F, 0x0000000F, + 0x033, 0x00000001, + 0x03F, 0x0000000A, + 0x033, 0x00000002, + 0x03F, 0x00000005, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00000401, + 0x084, 0x00001209, + 0x086, 0x000001A0, + 0x087, 0x000E8180, + 0x088, 0x00006020, + 0x0DF, 0x00008009, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00000401, + 0x084, 0x00001209, + 0x086, 0x000001A0, + 0x087, 0x000E8180, + 0x088, 0x00006020, + 0x0DF, 0x00008009, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00000401, + 0x084, 0x00001209, + 0x086, 0x000001A0, + 0x087, 0x000E8180, + 0x088, 0x00006020, + 0x0DF, 0x00008009, + 0xA0000000, 0x00000000, + 0x018, 0x00000401, + 0x084, 0x00001209, + 0x086, 0x000001A0, + 0x087, 0x000E8180, + 0x088, 0x00006020, + 0x0DF, 0x00008009, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00008000, + 0x033, 0x0000000F, + 0x03F, 0x0000003C, + 0x033, 0x0000000E, + 0x03F, 0x00000038, + 0x033, 0x0000000D, + 0x03F, 0x00000030, + 0x033, 0x0000000C, + 0x03F, 0x00000028, + 0x033, 0x0000000B, + 0x03F, 0x00000020, + 0x033, 0x0000000A, + 0x03F, 0x00000018, + 0x033, 0x00000009, + 0x03F, 0x00000010, + 0x033, 0x00000008, + 0x03F, 0x00000008, + 0x033, 0x00000007, + 0x03F, 0x0000003C, + 0x033, 0x00000006, + 0x03F, 0x00000038, + 0x033, 0x00000005, + 0x03F, 0x00000030, + 0x033, 0x00000004, + 0x03F, 0x00000028, + 0x033, 0x00000003, + 0x03F, 0x00000020, + 0x033, 0x00000002, + 0x03F, 0x00000018, + 0x033, 0x00000001, + 0x03F, 0x00000010, + 0x033, 0x00000000, + 0x03F, 0x00000008, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00008000, + 0x033, 0x0000000F, + 0x03F, 0x0000003C, + 0x033, 0x0000000E, + 0x03F, 0x00000038, + 0x033, 0x0000000D, + 0x03F, 0x00000030, + 0x033, 0x0000000C, + 0x03F, 0x00000028, + 0x033, 0x0000000B, + 0x03F, 0x00000020, + 0x033, 0x0000000A, + 0x03F, 0x00000018, + 0x033, 0x00000009, + 0x03F, 0x00000010, + 0x033, 0x00000008, + 0x03F, 0x00000008, + 0x033, 0x00000007, + 0x03F, 0x0000003C, + 0x033, 0x00000006, + 0x03F, 0x00000038, + 0x033, 0x00000005, + 0x03F, 0x00000030, + 0x033, 0x00000004, + 0x03F, 0x00000028, + 0x033, 0x00000003, + 0x03F, 0x00000020, + 0x033, 0x00000002, + 0x03F, 0x00000018, + 0x033, 0x00000001, + 0x03F, 0x00000010, + 0x033, 0x00000000, + 0x03F, 0x00000008, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00008000, + 0x033, 0x0000000F, + 0x03F, 0x0000003C, + 0x033, 0x0000000E, + 0x03F, 0x00000038, + 0x033, 0x0000000D, + 0x03F, 0x00000030, + 0x033, 0x0000000C, + 0x03F, 0x00000028, + 0x033, 0x0000000B, + 0x03F, 0x00000020, + 0x033, 0x0000000A, + 0x03F, 0x00000018, + 0x033, 0x00000009, + 0x03F, 0x00000010, + 0x033, 0x00000008, + 0x03F, 0x00000008, + 0x033, 0x00000007, + 0x03F, 0x0000003C, + 0x033, 0x00000006, + 0x03F, 0x00000038, + 0x033, 0x00000005, + 0x03F, 0x00000030, + 0x033, 0x00000004, + 0x03F, 0x00000028, + 0x033, 0x00000003, + 0x03F, 0x00000020, + 0x033, 0x00000002, + 0x03F, 0x00000018, + 0x033, 0x00000001, + 0x03F, 0x00000010, + 0x033, 0x00000000, + 0x03F, 0x00000008, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00008000, + 0x033, 0x0000000F, + 0x03F, 0x0000003C, + 0x033, 0x0000000E, + 0x03F, 0x00000038, + 0x033, 0x0000000D, + 0x03F, 0x00000030, + 0x033, 0x0000000C, + 0x03F, 0x00000028, + 0x033, 0x0000000B, + 0x03F, 0x00000020, + 0x033, 0x0000000A, + 0x03F, 0x00000018, + 0x033, 0x00000009, + 0x03F, 0x00000010, + 0x033, 0x00000008, + 0x03F, 0x00000008, + 0x033, 0x00000007, + 0x03F, 0x0000003C, + 0x033, 0x00000006, + 0x03F, 0x00000038, + 0x033, 0x00000005, + 0x03F, 0x00000030, + 0x033, 0x00000004, + 0x03F, 0x00000028, + 0x033, 0x00000003, + 0x03F, 0x00000020, + 0x033, 0x00000002, + 0x03F, 0x00000018, + 0x033, 0x00000001, + 0x03F, 0x00000010, + 0x033, 0x00000000, + 0x03F, 0x00000008, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00000002, + 0x033, 0x0000001E, + 0x03F, 0x00000000, + 0x033, 0x0000001C, + 0x03F, 0x00000000, + 0x033, 0x0000000E, + 0x03F, 0x00000000, + 0x033, 0x0000000C, + 0x03F, 0x00000000, + 0x033, 0x0000000A, + 0x03F, 0x00000002, + 0x033, 0x00000008, + 0x03F, 0x00000000, + 0x033, 0x00000036, + 0x03F, 0x00000000, + 0x033, 0x00000037, + 0x03F, 0x00000000, + 0x033, 0x00000034, + 0x03F, 0x00000000, + 0x033, 0x00000026, + 0x03F, 0x00000006, + 0x033, 0x00000027, + 0x03F, 0x00000006, + 0x033, 0x00000024, + 0x03F, 0x00000006, + 0x033, 0x00000022, + 0x03F, 0x00000006, + 0x033, 0x00000020, + 0x03F, 0x00000006, + 0x033, 0x00000006, + 0x03F, 0x00000000, + 0x033, 0x00000007, + 0x03F, 0x00000006, + 0x033, 0x00000004, + 0x03F, 0x00000006, + 0x033, 0x00000002, + 0x03F, 0x00000006, + 0x033, 0x00000000, + 0x03F, 0x00000006, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00000002, + 0x033, 0x0000001E, + 0x03F, 0x00000000, + 0x033, 0x0000001C, + 0x03F, 0x00000000, + 0x033, 0x0000000E, + 0x03F, 0x00000000, + 0x033, 0x0000000C, + 0x03F, 0x00000000, + 0x033, 0x0000000A, + 0x03F, 0x00000002, + 0x033, 0x00000008, + 0x03F, 0x00000000, + 0x033, 0x00000036, + 0x03F, 0x00000000, + 0x033, 0x00000037, + 0x03F, 0x00000000, + 0x033, 0x00000034, + 0x03F, 0x00000000, + 0x033, 0x00000026, + 0x03F, 0x00000006, + 0x033, 0x00000027, + 0x03F, 0x00000006, + 0x033, 0x00000024, + 0x03F, 0x00000006, + 0x033, 0x00000022, + 0x03F, 0x00000006, + 0x033, 0x00000020, + 0x03F, 0x00000006, + 0x033, 0x00000006, + 0x03F, 0x00000000, + 0x033, 0x00000007, + 0x03F, 0x00000006, + 0x033, 0x00000004, + 0x03F, 0x00000006, + 0x033, 0x00000002, + 0x03F, 0x00000006, + 0x033, 0x00000000, + 0x03F, 0x00000006, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00000002, + 0x033, 0x0000001E, + 0x03F, 0x00000000, + 0x033, 0x0000001C, + 0x03F, 0x00000000, + 0x033, 0x0000000E, + 0x03F, 0x00000000, + 0x033, 0x0000000C, + 0x03F, 0x00000000, + 0x033, 0x0000000A, + 0x03F, 0x00000002, + 0x033, 0x00000008, + 0x03F, 0x00000000, + 0x033, 0x00000036, + 0x03F, 0x00000000, + 0x033, 0x00000037, + 0x03F, 0x00000000, + 0x033, 0x00000034, + 0x03F, 0x00000000, + 0x033, 0x00000026, + 0x03F, 0x00000006, + 0x033, 0x00000027, + 0x03F, 0x00000006, + 0x033, 0x00000024, + 0x03F, 0x00000006, + 0x033, 0x00000022, + 0x03F, 0x00000006, + 0x033, 0x00000020, + 0x03F, 0x00000006, + 0x033, 0x00000006, + 0x03F, 0x00000000, + 0x033, 0x00000007, + 0x03F, 0x00000006, + 0x033, 0x00000004, + 0x03F, 0x00000006, + 0x033, 0x00000002, + 0x03F, 0x00000006, + 0x033, 0x00000000, + 0x03F, 0x00000006, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00000002, + 0x033, 0x0000001E, + 0x03F, 0x00000000, + 0x033, 0x0000001C, + 0x03F, 0x00000000, + 0x033, 0x0000000E, + 0x03F, 0x00000000, + 0x033, 0x0000000C, + 0x03F, 0x00000000, + 0x033, 0x0000000A, + 0x03F, 0x00000002, + 0x033, 0x00000008, + 0x03F, 0x00000000, + 0x033, 0x00000036, + 0x03F, 0x00000000, + 0x033, 0x00000037, + 0x03F, 0x00000000, + 0x033, 0x00000034, + 0x03F, 0x00000000, + 0x033, 0x00000026, + 0x03F, 0x00000006, + 0x033, 0x00000027, + 0x03F, 0x00000006, + 0x033, 0x00000024, + 0x03F, 0x00000006, + 0x033, 0x00000022, + 0x03F, 0x00000006, + 0x033, 0x00000020, + 0x03F, 0x00000006, + 0x033, 0x00000006, + 0x03F, 0x00000000, + 0x033, 0x00000007, + 0x03F, 0x00000006, + 0x033, 0x00000004, + 0x03F, 0x00000006, + 0x033, 0x00000002, + 0x03F, 0x00000006, + 0x033, 0x00000000, + 0x03F, 0x00000006, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0A0, 0x000F0005, + 0x0A1, 0x0006C000, + 0x0A2, 0x0000161B, + 0x0A3, 0x000B9CBD, + 0x0AF, 0x00070000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0A0, 0x000F0005, + 0x0A1, 0x0006C000, + 0x0A2, 0x0000161B, + 0x0A3, 0x000B9CBD, + 0x0AF, 0x00070000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0A0, 0x000F0005, + 0x0A1, 0x0006C000, + 0x0A2, 0x0000161B, + 0x0A3, 0x000B9CBD, + 0x0AF, 0x00070000, + 0xA0000000, 0x00000000, + 0x0A0, 0x000F0005, + 0x0A1, 0x0006C000, + 0x0A2, 0x0000161B, + 0x0A3, 0x000B9CBD, + 0x0AF, 0x00070000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0DE, 0x00000200, + 0x0EE, 0x00000100, + 0x033, 0x00000007, + 0x03F, 0x00000043, + 0x033, 0x00000006, + 0x03F, 0x0000007A, + 0x033, 0x00000005, + 0x03F, 0x00000041, + 0x033, 0x00000004, + 0x03F, 0x00000079, + 0x033, 0x00000003, + 0x03F, 0x00000043, + 0x033, 0x00000002, + 0x03F, 0x0000007A, + 0x033, 0x00000001, + 0x03F, 0x00000041, + 0x033, 0x00000000, + 0x03F, 0x00000079, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0DE, 0x00000200, + 0x0EE, 0x00000100, + 0x033, 0x00000007, + 0x03F, 0x00000043, + 0x033, 0x00000006, + 0x03F, 0x0000007A, + 0x033, 0x00000005, + 0x03F, 0x00000041, + 0x033, 0x00000004, + 0x03F, 0x00000079, + 0x033, 0x00000003, + 0x03F, 0x00000043, + 0x033, 0x00000002, + 0x03F, 0x0000007A, + 0x033, 0x00000001, + 0x03F, 0x00000041, + 0x033, 0x00000000, + 0x03F, 0x00000079, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0DE, 0x00000200, + 0x0EE, 0x00000100, + 0x033, 0x00000007, + 0x03F, 0x00000043, + 0x033, 0x00000006, + 0x03F, 0x0000007A, + 0x033, 0x00000005, + 0x03F, 0x00000041, + 0x033, 0x00000004, + 0x03F, 0x00000079, + 0x033, 0x00000003, + 0x03F, 0x00000043, + 0x033, 0x00000002, + 0x03F, 0x0000007A, + 0x033, 0x00000001, + 0x03F, 0x00000041, + 0x033, 0x00000000, + 0x03F, 0x00000079, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0DE, 0x00000200, + 0x0EE, 0x00000100, + 0x033, 0x00000007, + 0x03F, 0x00000043, + 0x033, 0x00000006, + 0x03F, 0x0000007A, + 0x033, 0x00000005, + 0x03F, 0x00000041, + 0x033, 0x00000004, + 0x03F, 0x00000079, + 0x033, 0x00000003, + 0x03F, 0x00000043, + 0x033, 0x00000002, + 0x03F, 0x0000007A, + 0x033, 0x00000001, + 0x03F, 0x00000041, + 0x033, 0x00000000, + 0x03F, 0x00000079, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0B8, 0x00080A00, + 0x0B0, 0x000FF0FA, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0B8, 0x00080A00, + 0x0B0, 0x000FF0FA, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0B8, 0x00080A00, + 0x0B0, 0x000FF0FA, + 0xA0000000, 0x00000000, + 0x0B8, 0x00080A00, + 0x0B0, 0x000FF0FA, + 0xB0000000, 0x00000000, + 0xFFE, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0CA, 0x00080000, + 0x0C9, 0x0001C141, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0CA, 0x00080000, + 0x0C9, 0x0001C141, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0CA, 0x00080000, + 0x0C9, 0x0001C141, + 0xA0000000, 0x00000000, + 0x0CA, 0x00080000, + 0x0C9, 0x0001C141, + 0xB0000000, 0x00000000, + 0xFFE, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0B0, 0x000FF0F8, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0B0, 0x000FF0F8, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0B0, 0x000FF0F8, + 0xA0000000, 0x00000000, + 0x0B0, 0x000FF0F8, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00018D24, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00018D24, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00018D24, + 0xA0000000, 0x00000000, + 0x018, 0x00018D24, + 0xB0000000, 0x00000000, + 0xFFE, 0x00000000, + 0xFFE, 0x00000000, + 0xFFE, 0x00000000, + 0xFFE, 0x00000000, + 0xFFE, 0x00000000, + 0xFFE, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00010D24, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00010D24, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x018, 0x00010D24, + 0xA0000000, 0x00000000, + 0x018, 0x00010D24, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x01B, 0x00003A40, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x01B, 0x00003A40, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x01B, 0x00003A40, + 0xA0000000, 0x00000000, + 0x01B, 0x00003A40, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x061, 0x0004D3A3, + 0x062, 0x0000D303, + 0x063, 0x00000002, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x061, 0x0004D3A3, + 0x062, 0x0000D303, + 0x063, 0x00000002, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x061, 0x0004D3A1, + 0x062, 0x0000D3A3, + 0x063, 0x00000002, + 0xA0000000, 0x00000000, + 0x061, 0x0004D3A1, + 0x062, 0x0000D3A3, + 0x063, 0x00000002, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000200, + 0x030, 0x00000000, + 0x03F, 0x00033303, + 0x030, 0x00001000, + 0x03F, 0x00033303, + 0x030, 0x00002000, + 0x03F, 0x00033303, + 0x030, 0x00003000, + 0x03F, 0x00033303, + 0x030, 0x00004000, + 0x03F, 0x00033303, + 0x030, 0x00005000, + 0x03F, 0x00033303, + 0x030, 0x00006000, + 0x03F, 0x00033303, + 0x030, 0x00007000, + 0x03F, 0x00033303, + 0x030, 0x00008000, + 0x03F, 0x00033303, + 0x030, 0x00009000, + 0x03F, 0x00033303, + 0x030, 0x0000A000, + 0x03F, 0x00033303, + 0x030, 0x0000B000, + 0x03F, 0x00033303, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000200, + 0x030, 0x00000000, + 0x03F, 0x000333A3, + 0x030, 0x00001000, + 0x03F, 0x000333A3, + 0x030, 0x00002000, + 0x03F, 0x000333A3, + 0x030, 0x00003000, + 0x03F, 0x000333A3, + 0x030, 0x00004000, + 0x03F, 0x000313A3, + 0x030, 0x00005000, + 0x03F, 0x000313A3, + 0x030, 0x00006000, + 0x03F, 0x000313A3, + 0x030, 0x00007000, + 0x03F, 0x000313A3, + 0x030, 0x00008000, + 0x03F, 0x000333A3, + 0x030, 0x00009000, + 0x03F, 0x000333A3, + 0x030, 0x0000A000, + 0x03F, 0x000333A3, + 0x030, 0x0000B000, + 0x03F, 0x000333A3, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000200, + 0x030, 0x00000000, + 0x03F, 0x000335A3, + 0x030, 0x00001000, + 0x03F, 0x000335A3, + 0x030, 0x00002000, + 0x03F, 0x000335A3, + 0x030, 0x00003000, + 0x03F, 0x000335A3, + 0x030, 0x00004000, + 0x03F, 0x000335A3, + 0x030, 0x00005000, + 0x03F, 0x000335A3, + 0x030, 0x00006000, + 0x03F, 0x000335A3, + 0x030, 0x00007000, + 0x03F, 0x000335A3, + 0x030, 0x00008000, + 0x03F, 0x000335A3, + 0x030, 0x00009000, + 0x03F, 0x000335A3, + 0x030, 0x0000A000, + 0x03F, 0x000335A3, + 0x030, 0x0000B000, + 0x03F, 0x000335A3, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00000200, + 0x030, 0x00000000, + 0x03F, 0x000335A3, + 0x030, 0x00001000, + 0x03F, 0x000335A3, + 0x030, 0x00002000, + 0x03F, 0x000335A3, + 0x030, 0x00003000, + 0x03F, 0x000335A3, + 0x030, 0x00004000, + 0x03F, 0x000335A3, + 0x030, 0x00005000, + 0x03F, 0x000335A3, + 0x030, 0x00006000, + 0x03F, 0x000335A3, + 0x030, 0x00007000, + 0x03F, 0x000335A3, + 0x030, 0x00008000, + 0x03F, 0x000335A3, + 0x030, 0x00009000, + 0x03F, 0x000335A3, + 0x030, 0x0000A000, + 0x03F, 0x000335A3, + 0x030, 0x0000B000, + 0x03F, 0x000335A3, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000080, + 0x033, 0x00000000, + 0x03F, 0x00033303, + 0x033, 0x00000001, + 0x03F, 0x00033303, + 0x033, 0x00000002, + 0x03F, 0x00033303, + 0x033, 0x00000003, + 0x03F, 0x00033303, + 0x033, 0x00000004, + 0x03F, 0x00033303, + 0x033, 0x00000005, + 0x03F, 0x00033303, + 0x033, 0x00000006, + 0x03F, 0x00033303, + 0x033, 0x00000007, + 0x03F, 0x00033303, + 0x033, 0x00000008, + 0x03F, 0x00033303, + 0x033, 0x00000009, + 0x03F, 0x00033303, + 0x033, 0x0000000A, + 0x03F, 0x00033303, + 0x033, 0x0000000B, + 0x03F, 0x00033303, + 0x033, 0x0000000C, + 0x03F, 0x00033303, + 0x033, 0x0000000D, + 0x03F, 0x00033303, + 0x033, 0x0000000E, + 0x03F, 0x00033303, + 0x033, 0x0000000F, + 0x03F, 0x00033303, + 0x033, 0x00000010, + 0x03F, 0x00033303, + 0x033, 0x00000011, + 0x03F, 0x00033303, + 0x033, 0x00000012, + 0x03F, 0x00033303, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000080, + 0x033, 0x00000000, + 0x03F, 0x000333A3, + 0x033, 0x00000001, + 0x03F, 0x000333A3, + 0x033, 0x00000002, + 0x03F, 0x000333A3, + 0x033, 0x00000003, + 0x03F, 0x000333A3, + 0x033, 0x00000004, + 0x03F, 0x000333A3, + 0x033, 0x00000005, + 0x03F, 0x000333A3, + 0x033, 0x00000006, + 0x03F, 0x000333A3, + 0x033, 0x00000007, + 0x03F, 0x000333A3, + 0x033, 0x00000008, + 0x03F, 0x000313A3, + 0x033, 0x00000009, + 0x03F, 0x000313A3, + 0x033, 0x0000000A, + 0x03F, 0x000313A3, + 0x033, 0x0000000B, + 0x03F, 0x000313A3, + 0x033, 0x0000000C, + 0x03F, 0x000313A3, + 0x033, 0x0000000D, + 0x03F, 0x000333A3, + 0x033, 0x0000000E, + 0x03F, 0x000333A3, + 0x033, 0x0000000F, + 0x03F, 0x000333A3, + 0x033, 0x00000010, + 0x03F, 0x000333A3, + 0x033, 0x00000011, + 0x03F, 0x000333A3, + 0x033, 0x00000012, + 0x03F, 0x000333A3, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000080, + 0x033, 0x00000000, + 0x03F, 0x000335A3, + 0x033, 0x00000001, + 0x03F, 0x000335A3, + 0x033, 0x00000002, + 0x03F, 0x000335A3, + 0x033, 0x00000003, + 0x03F, 0x000335A3, + 0x033, 0x00000004, + 0x03F, 0x000335A3, + 0x033, 0x00000005, + 0x03F, 0x000335A3, + 0x033, 0x00000006, + 0x03F, 0x000335A3, + 0x033, 0x00000007, + 0x03F, 0x000335A3, + 0x033, 0x00000008, + 0x03F, 0x000335A3, + 0x033, 0x00000009, + 0x03F, 0x000335A3, + 0x033, 0x0000000A, + 0x03F, 0x000335A3, + 0x033, 0x0000000B, + 0x03F, 0x000335A3, + 0x033, 0x0000000C, + 0x03F, 0x000335A3, + 0x033, 0x0000000D, + 0x03F, 0x000335A3, + 0x033, 0x0000000E, + 0x03F, 0x000335A3, + 0x033, 0x0000000F, + 0x03F, 0x000335A3, + 0x033, 0x00000010, + 0x03F, 0x000335A3, + 0x033, 0x00000011, + 0x03F, 0x000335A3, + 0x033, 0x00000012, + 0x03F, 0x000335A3, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00000080, + 0x033, 0x00000000, + 0x03F, 0x000335A3, + 0x033, 0x00000001, + 0x03F, 0x000335A3, + 0x033, 0x00000002, + 0x03F, 0x000335A3, + 0x033, 0x00000003, + 0x03F, 0x000335A3, + 0x033, 0x00000004, + 0x03F, 0x000335A3, + 0x033, 0x00000005, + 0x03F, 0x000335A3, + 0x033, 0x00000006, + 0x03F, 0x000335A3, + 0x033, 0x00000007, + 0x03F, 0x000335A3, + 0x033, 0x00000008, + 0x03F, 0x000335A3, + 0x033, 0x00000009, + 0x03F, 0x000335A3, + 0x033, 0x0000000A, + 0x03F, 0x000335A3, + 0x033, 0x0000000B, + 0x03F, 0x000335A3, + 0x033, 0x0000000C, + 0x03F, 0x000335A3, + 0x033, 0x0000000D, + 0x03F, 0x000335A3, + 0x033, 0x0000000E, + 0x03F, 0x000335A3, + 0x033, 0x0000000F, + 0x03F, 0x000335A3, + 0x033, 0x00000010, + 0x03F, 0x000335A3, + 0x033, 0x00000011, + 0x03F, 0x000335A3, + 0x033, 0x00000012, + 0x03F, 0x000335A3, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000040, + 0x030, 0x00000644, + 0x030, 0x00001135, + 0x030, 0x00002133, + 0x030, 0x00004000, + 0x030, 0x00005000, + 0x030, 0x00006000, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000040, + 0x030, 0x00000644, + 0x030, 0x00001412, + 0x030, 0x00002202, + 0x030, 0x00004000, + 0x030, 0x00005000, + 0x030, 0x00006000, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000040, + 0x030, 0x00000640, + 0x030, 0x00001512, + 0x030, 0x00002202, + 0x030, 0x00004000, + 0x030, 0x00005000, + 0x030, 0x00006000, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00000040, + 0x030, 0x00000640, + 0x030, 0x00001512, + 0x030, 0x00002202, + 0x030, 0x00004000, + 0x030, 0x00005000, + 0x030, 0x00006000, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000800, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000800, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000800, + 0xA0000000, 0x00000000, + 0x0EF, 0x00000800, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000020, + 0x03F, 0x00000001, + 0x033, 0x00000021, + 0x03F, 0x00000004, + 0x033, 0x00000022, + 0x03F, 0x00000007, + 0x033, 0x00000023, + 0x03F, 0x00000024, + 0x033, 0x00000024, + 0x03F, 0x00000027, + 0x033, 0x00000025, + 0x03F, 0x0000002A, + 0x033, 0x00000026, + 0x03F, 0x0000002D, + 0x033, 0x00000027, + 0x03F, 0x00000030, + 0x033, 0x00000028, + 0x03F, 0x00000033, + 0x033, 0x00000029, + 0x03F, 0x00000036, + 0x033, 0x0000002A, + 0x03F, 0x00000039, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000020, + 0x03F, 0x00000E42, + 0x033, 0x00000021, + 0x03F, 0x00000E45, + 0x033, 0x00000022, + 0x03F, 0x00000E65, + 0x033, 0x00000023, + 0x03F, 0x00000E68, + 0x033, 0x00000024, + 0x03F, 0x00000EE4, + 0x033, 0x00000025, + 0x03F, 0x00000EE7, + 0x033, 0x00000026, + 0x03F, 0x00000EEA, + 0x033, 0x00000027, + 0x03F, 0x00000EED, + 0x033, 0x00000028, + 0x03F, 0x00000EF0, + 0x033, 0x00000029, + 0x03F, 0x00000EF3, + 0x033, 0x0000002A, + 0x03F, 0x00000EF6, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000020, + 0x03F, 0x00000E42, + 0x033, 0x00000021, + 0x03F, 0x00000E45, + 0x033, 0x00000022, + 0x03F, 0x00000E48, + 0x033, 0x00000023, + 0x03F, 0x00000E68, + 0x033, 0x00000024, + 0x03F, 0x00000E6B, + 0x033, 0x00000025, + 0x03F, 0x00000EAA, + 0x033, 0x00000026, + 0x03F, 0x00000EEA, + 0x033, 0x00000027, + 0x03F, 0x00000EED, + 0x033, 0x00000028, + 0x03F, 0x00000EF0, + 0x033, 0x00000029, + 0x03F, 0x00000EF3, + 0x033, 0x0000002A, + 0x03F, 0x00000EF6, + 0xA0000000, 0x00000000, + 0x033, 0x00000020, + 0x03F, 0x00000E42, + 0x033, 0x00000021, + 0x03F, 0x00000E45, + 0x033, 0x00000022, + 0x03F, 0x00000E65, + 0x033, 0x00000023, + 0x03F, 0x00000E68, + 0x033, 0x00000024, + 0x03F, 0x00000EE4, + 0x033, 0x00000025, + 0x03F, 0x00000EE7, + 0x033, 0x00000026, + 0x03F, 0x00000EEA, + 0x033, 0x00000027, + 0x03F, 0x00000EED, + 0x033, 0x00000028, + 0x03F, 0x00000EF0, + 0x033, 0x00000029, + 0x03F, 0x00000EF3, + 0x033, 0x0000002A, + 0x03F, 0x00000EF6, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000060, + 0x03F, 0x00000001, + 0x033, 0x00000061, + 0x03F, 0x00000004, + 0x033, 0x00000062, + 0x03F, 0x00000007, + 0x033, 0x00000063, + 0x03F, 0x00000024, + 0x033, 0x00000064, + 0x03F, 0x00000027, + 0x033, 0x00000065, + 0x03F, 0x0000002A, + 0x033, 0x00000066, + 0x03F, 0x0000002D, + 0x033, 0x00000067, + 0x03F, 0x00000030, + 0x033, 0x00000068, + 0x03F, 0x00000033, + 0x033, 0x00000069, + 0x03F, 0x00000036, + 0x033, 0x0000006A, + 0x03F, 0x00000039, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000060, + 0x03F, 0x00000E42, + 0x033, 0x00000061, + 0x03F, 0x00000E45, + 0x033, 0x00000062, + 0x03F, 0x00000E65, + 0x033, 0x00000063, + 0x03F, 0x00000E68, + 0x033, 0x00000064, + 0x03F, 0x00000EE5, + 0x033, 0x00000065, + 0x03F, 0x00000EE8, + 0x033, 0x00000066, + 0x03F, 0x00000EEB, + 0x033, 0x00000067, + 0x03F, 0x00000EEE, + 0x033, 0x00000068, + 0x03F, 0x00000EF1, + 0x033, 0x00000069, + 0x03F, 0x00000EF4, + 0x033, 0x0000006A, + 0x03F, 0x00000EF7, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x00000060, + 0x03F, 0x00000E09, + 0x033, 0x00000061, + 0x03F, 0x00000E43, + 0x033, 0x00000062, + 0x03F, 0x00000E46, + 0x033, 0x00000063, + 0x03F, 0x00000E49, + 0x033, 0x00000064, + 0x03F, 0x00000E88, + 0x033, 0x00000065, + 0x03F, 0x00000E8B, + 0x033, 0x00000066, + 0x03F, 0x00000ECB, + 0x033, 0x00000067, + 0x03F, 0x00000ECE, + 0x033, 0x00000068, + 0x03F, 0x00000EF0, + 0x033, 0x00000069, + 0x03F, 0x00000EF3, + 0x033, 0x0000006A, + 0x03F, 0x00000EF6, + 0xA0000000, 0x00000000, + 0x033, 0x00000060, + 0x03F, 0x00000E42, + 0x033, 0x00000061, + 0x03F, 0x00000E45, + 0x033, 0x00000062, + 0x03F, 0x00000E65, + 0x033, 0x00000063, + 0x03F, 0x00000E68, + 0x033, 0x00000064, + 0x03F, 0x00000EE5, + 0x033, 0x00000065, + 0x03F, 0x00000EE8, + 0x033, 0x00000066, + 0x03F, 0x00000EEB, + 0x033, 0x00000067, + 0x03F, 0x00000EEE, + 0x033, 0x00000068, + 0x03F, 0x00000EF1, + 0x033, 0x00000069, + 0x03F, 0x00000EF4, + 0x033, 0x0000006A, + 0x03F, 0x00000EF7, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x000000A0, + 0x03F, 0x00000001, + 0x033, 0x000000A1, + 0x03F, 0x00000004, + 0x033, 0x000000A2, + 0x03F, 0x00000007, + 0x033, 0x000000A3, + 0x03F, 0x00000025, + 0x033, 0x000000A4, + 0x03F, 0x00000028, + 0x033, 0x000000A5, + 0x03F, 0x0000002B, + 0x033, 0x000000A6, + 0x03F, 0x0000002E, + 0x033, 0x000000A7, + 0x03F, 0x00000031, + 0x033, 0x000000A8, + 0x03F, 0x00000034, + 0x033, 0x000000A9, + 0x03F, 0x00000037, + 0x033, 0x000000AA, + 0x03F, 0x0000003A, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x000000A0, + 0x03F, 0x00000E09, + 0x033, 0x000000A1, + 0x03F, 0x00000E43, + 0x033, 0x000000A2, + 0x03F, 0x00000E64, + 0x033, 0x000000A3, + 0x03F, 0x00000E67, + 0x033, 0x000000A4, + 0x03F, 0x00000EE4, + 0x033, 0x000000A5, + 0x03F, 0x00000EE7, + 0x033, 0x000000A6, + 0x03F, 0x00000EEA, + 0x033, 0x000000A7, + 0x03F, 0x00000EED, + 0x033, 0x000000A8, + 0x03F, 0x00000EF0, + 0x033, 0x000000A9, + 0x03F, 0x00000EF3, + 0x033, 0x000000AA, + 0x03F, 0x00000EF6, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x033, 0x000000A0, + 0x03F, 0x00000E08, + 0x033, 0x000000A1, + 0x03F, 0x00000E42, + 0x033, 0x000000A2, + 0x03F, 0x00000E45, + 0x033, 0x000000A3, + 0x03F, 0x00000E48, + 0x033, 0x000000A4, + 0x03F, 0x00000EA5, + 0x033, 0x000000A5, + 0x03F, 0x00000EA8, + 0x033, 0x000000A6, + 0x03F, 0x00000ECA, + 0x033, 0x000000A7, + 0x03F, 0x00000ECD, + 0x033, 0x000000A8, + 0x03F, 0x00000EEF, + 0x033, 0x000000A9, + 0x03F, 0x00000EF2, + 0x033, 0x000000AA, + 0x03F, 0x00000EF5, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x033, 0x000000A0, + 0x03F, 0x00000E09, + 0x033, 0x000000A1, + 0x03F, 0x00000E43, + 0x033, 0x000000A2, + 0x03F, 0x00000E64, + 0x033, 0x000000A3, + 0x03F, 0x00000E67, + 0x033, 0x000000A4, + 0x03F, 0x00000EE4, + 0x033, 0x000000A5, + 0x03F, 0x00000EE7, + 0x033, 0x000000A6, + 0x03F, 0x00000EEA, + 0x033, 0x000000A7, + 0x03F, 0x00000EED, + 0x033, 0x000000A8, + 0x03F, 0x00000EF0, + 0x033, 0x000000A9, + 0x03F, 0x00000EF3, + 0x033, 0x000000AA, + 0x03F, 0x00000EF6, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000400, + 0x033, 0x00000000, + 0x03F, 0x0006AC00, + 0x033, 0x00000001, + 0x03F, 0x00060C00, + 0x033, 0x00000002, + 0x03F, 0x0006AC00, + 0x033, 0x00000003, + 0x03F, 0x00086A00, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000400, + 0x033, 0x00000000, + 0x03F, 0x0006AC00, + 0x033, 0x00000001, + 0x03F, 0x00060C00, + 0x033, 0x00000002, + 0x03F, 0x0006AC00, + 0x033, 0x00000003, + 0x03F, 0x00086A00, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000400, + 0x033, 0x00000000, + 0x03F, 0x0006AC00, + 0x033, 0x00000001, + 0x03F, 0x00060C00, + 0x033, 0x00000002, + 0x03F, 0x0006AC00, + 0x033, 0x00000003, + 0x03F, 0x00086A00, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00000400, + 0x033, 0x00000000, + 0x03F, 0x0006AC00, + 0x033, 0x00000001, + 0x03F, 0x00060C00, + 0x033, 0x00000002, + 0x03F, 0x0006AC00, + 0x033, 0x00000003, + 0x03F, 0x00086A00, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000100, + 0x033, 0x00000000, + 0x03F, 0x00000040, + 0x033, 0x00000001, + 0x03F, 0x00000040, + 0x033, 0x00000002, + 0x03F, 0x00000040, + 0x033, 0x00000003, + 0x03F, 0x00000040, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000100, + 0x033, 0x00000000, + 0x03F, 0x00000040, + 0x033, 0x00000001, + 0x03F, 0x00000040, + 0x033, 0x00000002, + 0x03F, 0x00000040, + 0x033, 0x00000003, + 0x03F, 0x00000040, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000100, + 0x033, 0x00000000, + 0x03F, 0x00000040, + 0x033, 0x00000001, + 0x03F, 0x00000040, + 0x033, 0x00000002, + 0x03F, 0x00000040, + 0x033, 0x00000003, + 0x03F, 0x00000040, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00000100, + 0x033, 0x00000000, + 0x03F, 0x00000040, + 0x033, 0x00000001, + 0x03F, 0x00000040, + 0x033, 0x00000002, + 0x03F, 0x00000040, + 0x033, 0x00000003, + 0x03F, 0x00000040, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00040000, + 0x033, 0x00000000, + 0x03F, 0x00086A40, + 0x033, 0x00000001, + 0x03F, 0x00086A40, + 0x033, 0x00000002, + 0x03F, 0x00086A40, + 0x033, 0x00000003, + 0x03F, 0x00086A40, + 0x033, 0x00000004, + 0x03F, 0x00086A40, + 0x033, 0x00000005, + 0x03F, 0x00086A40, + 0x033, 0x00000006, + 0x03F, 0x00084A40, + 0x033, 0x00000007, + 0x03F, 0x00084A40, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00040000, + 0x033, 0x00000000, + 0x03F, 0x00086A40, + 0x033, 0x00000001, + 0x03F, 0x00086A40, + 0x033, 0x00000002, + 0x03F, 0x00086A40, + 0x033, 0x00000003, + 0x03F, 0x00086A40, + 0x033, 0x00000004, + 0x03F, 0x00086A40, + 0x033, 0x00000005, + 0x03F, 0x00086A40, + 0x033, 0x00000006, + 0x03F, 0x00084A40, + 0x033, 0x00000007, + 0x03F, 0x00084A40, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00040000, + 0x033, 0x00000000, + 0x03F, 0x00086A40, + 0x033, 0x00000001, + 0x03F, 0x00086A40, + 0x033, 0x00000002, + 0x03F, 0x00086A40, + 0x033, 0x00000003, + 0x03F, 0x00086A40, + 0x033, 0x00000004, + 0x03F, 0x00086A40, + 0x033, 0x00000005, + 0x03F, 0x00086A40, + 0x033, 0x00000006, + 0x03F, 0x00084A40, + 0x033, 0x00000007, + 0x03F, 0x00084A40, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00040000, + 0x033, 0x00000000, + 0x03F, 0x00086A40, + 0x033, 0x00000001, + 0x03F, 0x00086A40, + 0x033, 0x00000002, + 0x03F, 0x00086A40, + 0x033, 0x00000003, + 0x03F, 0x00086A40, + 0x033, 0x00000004, + 0x03F, 0x00086A40, + 0x033, 0x00000005, + 0x03F, 0x00086A40, + 0x033, 0x00000006, + 0x03F, 0x00084A40, + 0x033, 0x00000007, + 0x03F, 0x00084A40, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x051, 0x000801A8, + 0x052, 0x000972E3, + 0x053, 0x00008069, + 0x054, 0x00030032, + 0x055, 0x00082003, + 0x056, 0x00051CCB, + 0x057, 0x0000CFC2, + 0x058, 0x00000010, + 0x059, 0x00030000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x051, 0x000801A8, + 0x052, 0x000972E3, + 0x053, 0x00008069, + 0x054, 0x00030032, + 0x055, 0x00082003, + 0x056, 0x00051CCB, + 0x057, 0x0000CFC2, + 0x058, 0x00000010, + 0x059, 0x00030000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x051, 0x000801A8, + 0x052, 0x000972E3, + 0x053, 0x00008069, + 0x054, 0x00030032, + 0x055, 0x00082003, + 0x056, 0x00051CCB, + 0x057, 0x0000CFC2, + 0x058, 0x00000010, + 0x059, 0x00030000, + 0xA0000000, 0x00000000, + 0x051, 0x000801A8, + 0x052, 0x000972E3, + 0x053, 0x00008069, + 0x054, 0x00030032, + 0x055, 0x00082003, + 0x056, 0x00051CCB, + 0x057, 0x0000CFC2, + 0x058, 0x00000010, + 0x059, 0x00030000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000800, + 0x033, 0x00000000, + 0x03F, 0x00051429, + 0x033, 0x00000001, + 0x03F, 0x00051449, + 0x033, 0x00000002, + 0x03F, 0x0005144C, + 0x033, 0x00000003, + 0x03F, 0x00051C66, + 0x033, 0x00000004, + 0x03F, 0x00051C69, + 0x033, 0x00000005, + 0x03F, 0x00051C6C, + 0x033, 0x00000006, + 0x03F, 0x00051CE8, + 0x033, 0x00000007, + 0x03F, 0x00051CEB, + 0x033, 0x00000008, + 0x03F, 0x00051CEE, + 0x033, 0x00000009, + 0x03F, 0x00051CF1, + 0x033, 0x0000000A, + 0x03F, 0x00051CF4, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000800, + 0x033, 0x00000000, + 0x03F, 0x00051429, + 0x033, 0x00000001, + 0x03F, 0x00051449, + 0x033, 0x00000002, + 0x03F, 0x0005144C, + 0x033, 0x00000003, + 0x03F, 0x00051C66, + 0x033, 0x00000004, + 0x03F, 0x00051C69, + 0x033, 0x00000005, + 0x03F, 0x00051C6C, + 0x033, 0x00000006, + 0x03F, 0x00051CE8, + 0x033, 0x00000007, + 0x03F, 0x00051CEB, + 0x033, 0x00000008, + 0x03F, 0x00051CEE, + 0x033, 0x00000009, + 0x03F, 0x00051CF1, + 0x033, 0x0000000A, + 0x03F, 0x00051CF4, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000800, + 0x033, 0x00000000, + 0x03F, 0x00051427, + 0x033, 0x00000001, + 0x03F, 0x00051446, + 0x033, 0x00000002, + 0x03F, 0x00051449, + 0x033, 0x00000003, + 0x03F, 0x0005144C, + 0x033, 0x00000004, + 0x03F, 0x00051C67, + 0x033, 0x00000005, + 0x03F, 0x00051C6A, + 0x033, 0x00000006, + 0x03F, 0x00051C8B, + 0x033, 0x00000007, + 0x03F, 0x00051CE9, + 0x033, 0x00000008, + 0x03F, 0x00051CEC, + 0x033, 0x00000009, + 0x03F, 0x00051CEF, + 0x033, 0x0000000A, + 0x03F, 0x00051CF2, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00000800, + 0x033, 0x00000000, + 0x03F, 0x00051427, + 0x033, 0x00000001, + 0x03F, 0x00051446, + 0x033, 0x00000002, + 0x03F, 0x00051449, + 0x033, 0x00000003, + 0x03F, 0x0005144C, + 0x033, 0x00000004, + 0x03F, 0x00051C67, + 0x033, 0x00000005, + 0x03F, 0x00051C6A, + 0x033, 0x00000006, + 0x03F, 0x00051C8B, + 0x033, 0x00000007, + 0x03F, 0x00051CE9, + 0x033, 0x00000008, + 0x03F, 0x00051CEC, + 0x033, 0x00000009, + 0x03F, 0x00051CEF, + 0x033, 0x0000000A, + 0x03F, 0x00051CF2, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00004000, + 0x033, 0x00000000, + 0x03F, 0x00048400, + 0x033, 0x00000001, + 0x03F, 0x00086E00, + 0x033, 0x00000002, + 0x03F, 0x00048400, + 0x033, 0x00000003, + 0x03F, 0x00048400, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00004000, + 0x033, 0x00000000, + 0x03F, 0x00048400, + 0x033, 0x00000001, + 0x03F, 0x00086E00, + 0x033, 0x00000002, + 0x03F, 0x00048400, + 0x033, 0x00000003, + 0x03F, 0x00048400, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00004000, + 0x033, 0x00000000, + 0x03F, 0x00048400, + 0x033, 0x00000001, + 0x03F, 0x00086E00, + 0x033, 0x00000002, + 0x03F, 0x00048400, + 0x033, 0x00000003, + 0x03F, 0x00048400, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00004000, + 0x033, 0x00000000, + 0x03F, 0x00048400, + 0x033, 0x00000001, + 0x03F, 0x00086E00, + 0x033, 0x00000002, + 0x03F, 0x00048400, + 0x033, 0x00000003, + 0x03F, 0x00048400, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00002000, + 0x033, 0x00000000, + 0x03F, 0x00000000, + 0x033, 0x00000001, + 0x03F, 0x00000000, + 0x033, 0x00000002, + 0x03F, 0x00000000, + 0x033, 0x00000003, + 0x03F, 0x00000000, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00002000, + 0x033, 0x00000000, + 0x03F, 0x00000000, + 0x033, 0x00000001, + 0x03F, 0x00000000, + 0x033, 0x00000002, + 0x03F, 0x00000000, + 0x033, 0x00000003, + 0x03F, 0x00000000, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00002000, + 0x033, 0x00000000, + 0x03F, 0x00000000, + 0x033, 0x00000001, + 0x03F, 0x00000000, + 0x033, 0x00000002, + 0x03F, 0x00000000, + 0x033, 0x00000003, + 0x03F, 0x00000000, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00002000, + 0x033, 0x00000000, + 0x03F, 0x00000000, + 0x033, 0x00000001, + 0x03F, 0x00000000, + 0x033, 0x00000002, + 0x03F, 0x00000000, + 0x033, 0x00000003, + 0x03F, 0x00000000, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00080000, + 0x033, 0x00000000, + 0x03F, 0x00048400, + 0x033, 0x00000001, + 0x03F, 0x00048400, + 0x033, 0x00000002, + 0x03F, 0x00048400, + 0x033, 0x00000003, + 0x03F, 0x00048400, + 0x033, 0x00000004, + 0x03F, 0x00048400, + 0x033, 0x00000005, + 0x03F, 0x00048400, + 0x033, 0x00000006, + 0x03F, 0x00048400, + 0x033, 0x00000007, + 0x03F, 0x00048400, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00080000, + 0x033, 0x00000000, + 0x03F, 0x00048400, + 0x033, 0x00000001, + 0x03F, 0x00048400, + 0x033, 0x00000002, + 0x03F, 0x00048400, + 0x033, 0x00000003, + 0x03F, 0x00048400, + 0x033, 0x00000004, + 0x03F, 0x00048400, + 0x033, 0x00000005, + 0x03F, 0x00048400, + 0x033, 0x00000006, + 0x03F, 0x00048400, + 0x033, 0x00000007, + 0x03F, 0x00048400, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00080000, + 0x033, 0x00000000, + 0x03F, 0x00048400, + 0x033, 0x00000001, + 0x03F, 0x00048400, + 0x033, 0x00000002, + 0x03F, 0x00048400, + 0x033, 0x00000003, + 0x03F, 0x00048400, + 0x033, 0x00000004, + 0x03F, 0x00048400, + 0x033, 0x00000005, + 0x03F, 0x00048400, + 0x033, 0x00000006, + 0x03F, 0x00048400, + 0x033, 0x00000007, + 0x03F, 0x00048400, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00080000, + 0x033, 0x00000000, + 0x03F, 0x00048400, + 0x033, 0x00000001, + 0x03F, 0x00048400, + 0x033, 0x00000002, + 0x03F, 0x00048400, + 0x033, 0x00000003, + 0x03F, 0x00048400, + 0x033, 0x00000004, + 0x03F, 0x00048400, + 0x033, 0x00000005, + 0x03F, 0x00048400, + 0x033, 0x00000006, + 0x03F, 0x00048400, + 0x033, 0x00000007, + 0x03F, 0x00048400, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x070, 0x00008000, + 0x075, 0x000027DA, + 0x076, 0x00006997, + 0x077, 0x00070418, + 0x078, 0x000BB000, + 0x07D, 0x00007600, + 0x07F, 0x00000000, + 0x06A, 0x000F4C00, + 0x065, 0x00082030, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x070, 0x00008000, + 0x075, 0x000027DA, + 0x076, 0x00006997, + 0x077, 0x00070418, + 0x078, 0x000BB000, + 0x07D, 0x00007600, + 0x07F, 0x00000000, + 0x06A, 0x000F4C00, + 0x065, 0x00082030, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x070, 0x00008000, + 0x075, 0x000027DA, + 0x076, 0x00006997, + 0x077, 0x00070418, + 0x078, 0x000BB000, + 0x07D, 0x00007600, + 0x07F, 0x00000000, + 0x06A, 0x000F4C00, + 0x065, 0x00082030, + 0xA0000000, 0x00000000, + 0x070, 0x00008000, + 0x075, 0x000027DA, + 0x076, 0x00006997, + 0x077, 0x00070418, + 0x078, 0x000BB000, + 0x07D, 0x00007600, + 0x07F, 0x00000000, + 0x06A, 0x000F4C00, + 0x065, 0x00082030, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00008000, + 0x033, 0x00000000, + 0x03F, 0x00051427, + 0x033, 0x00000001, + 0x03F, 0x00051446, + 0x033, 0x00000002, + 0x03F, 0x00051449, + 0x033, 0x00000003, + 0x03F, 0x0005144C, + 0x033, 0x00000004, + 0x03F, 0x00051C69, + 0x033, 0x00000005, + 0x03F, 0x00051C6C, + 0x033, 0x00000006, + 0x03F, 0x00051C8D, + 0x033, 0x00000007, + 0x03F, 0x00051CEB, + 0x033, 0x00000008, + 0x03F, 0x00051CEE, + 0x033, 0x00000009, + 0x03F, 0x00051CF1, + 0x033, 0x0000000A, + 0x03F, 0x00051CF4, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00008000, + 0x033, 0x00000000, + 0x03F, 0x00051427, + 0x033, 0x00000001, + 0x03F, 0x00051446, + 0x033, 0x00000002, + 0x03F, 0x00051449, + 0x033, 0x00000003, + 0x03F, 0x0005144C, + 0x033, 0x00000004, + 0x03F, 0x00051C69, + 0x033, 0x00000005, + 0x03F, 0x00051C6C, + 0x033, 0x00000006, + 0x03F, 0x00051C8D, + 0x033, 0x00000007, + 0x03F, 0x00051CEB, + 0x033, 0x00000008, + 0x03F, 0x00051CEE, + 0x033, 0x00000009, + 0x03F, 0x00051CF1, + 0x033, 0x0000000A, + 0x03F, 0x00051CF4, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00008000, + 0x033, 0x00000000, + 0x03F, 0x00051427, + 0x033, 0x00000001, + 0x03F, 0x00051446, + 0x033, 0x00000002, + 0x03F, 0x00051449, + 0x033, 0x00000003, + 0x03F, 0x0005144C, + 0x033, 0x00000004, + 0x03F, 0x00051C69, + 0x033, 0x00000005, + 0x03F, 0x00051C6C, + 0x033, 0x00000006, + 0x03F, 0x00051C8D, + 0x033, 0x00000007, + 0x03F, 0x00051CEB, + 0x033, 0x00000008, + 0x03F, 0x00051CEE, + 0x033, 0x00000009, + 0x03F, 0x00051CF1, + 0x033, 0x0000000A, + 0x03F, 0x00051CF4, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00008000, + 0x033, 0x00000000, + 0x03F, 0x00051427, + 0x033, 0x00000001, + 0x03F, 0x00051446, + 0x033, 0x00000002, + 0x03F, 0x00051449, + 0x033, 0x00000003, + 0x03F, 0x0005144C, + 0x033, 0x00000004, + 0x03F, 0x00051C69, + 0x033, 0x00000005, + 0x03F, 0x00051C6C, + 0x033, 0x00000006, + 0x03F, 0x00051C8D, + 0x033, 0x00000007, + 0x03F, 0x00051CEB, + 0x033, 0x00000008, + 0x03F, 0x00051CEE, + 0x033, 0x00000009, + 0x03F, 0x00051CF1, + 0x033, 0x0000000A, + 0x03F, 0x00051CF4, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000010, + 0x033, 0x00000000, + 0x008, 0x0009C060, + 0x033, 0x00000001, + 0x008, 0x0009C060, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000010, + 0x033, 0x00000000, + 0x008, 0x0009C060, + 0x033, 0x00000001, + 0x008, 0x0009C060, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00000010, + 0x033, 0x00000000, + 0x008, 0x0009C060, + 0x033, 0x00000001, + 0x008, 0x0009C060, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00000010, + 0x033, 0x00000000, + 0x008, 0x0009C060, + 0x033, 0x00000001, + 0x008, 0x0009C060, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000024, + 0x03E, 0x0000003F, + 0x03F, 0x00060FDE, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000024, + 0x03E, 0x0000003F, + 0x03F, 0x00060FDE, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000024, + 0x03E, 0x0000003F, + 0x03F, 0x00060FDE, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000024, + 0x03E, 0x0000003F, + 0x03F, 0x00060FDE, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000025, + 0x03E, 0x00000037, + 0x03F, 0x0007EFCE, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000025, + 0x03E, 0x00000037, + 0x03F, 0x0007EFCE, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000025, + 0x03E, 0x00000037, + 0x03F, 0x0007EFCE, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000025, + 0x03E, 0x00000037, + 0x03F, 0x0007EFCE, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000026, + 0x03E, 0x00000037, + 0x03F, 0x0005EFCE, + 0x0EF, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000026, + 0x03E, 0x00000037, + 0x03F, 0x0005EFCE, + 0x0EF, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000026, + 0x03E, 0x00000037, + 0x03F, 0x0005EFCE, + 0x0EF, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EF, 0x00080000, + 0x033, 0x00000026, + 0x03E, 0x00000037, + 0x03F, 0x0005EFCE, + 0x0EF, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000004, + 0x03F, 0x00001EC1, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000004, + 0x03F, 0x00001EC1, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000004, + 0x03F, 0x00001EC1, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000004, + 0x03F, 0x00001EC1, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000005, + 0x03F, 0x00001ECF, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000005, + 0x03F, 0x00001ECF, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000005, + 0x03F, 0x00001ECF, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000005, + 0x03F, 0x00001ECF, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000006, + 0x03F, 0x00001F9D, + 0x0EE, 0x00000000, + 0x90001004, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000006, + 0x03F, 0x00001F9D, + 0x0EE, 0x00000000, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000006, + 0x03F, 0x00001F9D, + 0x0EE, 0x00000000, + 0xA0000000, 0x00000000, + 0x0EE, 0x00001000, + 0x033, 0x00000006, + 0x03F, 0x00001F9D, + 0x0EE, 0x00000000, + 0xB0000000, 0x00000000, + +}; + +void +odm_read_and_config_mp_8821c_radioa(struct dm_struct *dm) +{ + u32 i = 0; + u8 c_cond; + boolean is_matched = true, is_skipped = false; + u32 array_len = + sizeof(array_mp_8821c_radioa) / sizeof(u32); + u32 *array = (u32 *)array_mp_8821c_radioa; + + u32 v1 = 0, v2 = 0, pre_v1 = 0, pre_v2 = 0; + u32 a1 = 0, a2 = 0, a3 = 0, a4 = 0; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + + while ((i + 1) < array_len) { + v1 = array[i]; + v2 = array[i + 1]; + + if (v1 & (BIT(31) | BIT(30))) {/*positive & negative condition*/ + if (v1 & BIT(31)) {/* positive condition*/ + c_cond = + (u8)((v1 & (BIT(29) | BIT(28))) >> 28); + if (c_cond == COND_ENDIF) {/*end*/ + is_matched = true; + is_skipped = false; + PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n"); + } else if (c_cond == COND_ELSE) { /*else*/ + is_matched = is_skipped ? false : true; + PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n"); + } else {/*if , else if*/ + pre_v1 = v1; + pre_v2 = v2; + PHYDM_DBG(dm, ODM_COMP_INIT, + "IF or ELSE IF\n"); + } + } else if (v1 & BIT(30)) { /*negative condition*/ + if (!is_skipped) { + a1 = pre_v1; a2 = pre_v2; + a3 = v1; a4 = v2; + if (check_positive(dm, + a1, a2, a3, a4)) { + is_matched = true; + is_skipped = true; + } else { + is_matched = false; + is_skipped = false; + } + } else { + is_matched = false; + } + } + } else { + if (is_matched) + odm_config_rf_radio_a_8821c(dm, v1, v2); + } + i = i + 2; + } +} + +u32 +odm_get_version_mp_8821c_radioa(void) +{ + return 62; +} + +/****************************************************************************** + * txpowertrack.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C +const u8 delta_swingidx_mp_5gb_n_txpwrtrk_8821c[][D_S_SIZE] = { + {0, 1, 1, 2, 3, 3, 3, 4, 4, 5, 5, 6, 6, 6, 7, 8, 8, + 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 4, 4, 5, 5, 5, 6, 6, 7, 8, 8, + 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 2, 2, 3, 4, 4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, + 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_5gb_p_txpwrtrk_8821c[][D_S_SIZE] = { + {0, 1, 1, 2, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, + 8, 9, 9, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7, 8, 8, 9, + 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 3, 4, 4, 4, 5, 6, 6, 7, 7, 8, + 8, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_5ga_n_txpwrtrk_8821c[][D_S_SIZE] = { + {0, 1, 1, 2, 3, 3, 3, 4, 4, 5, 5, 6, 6, 6, 7, 8, 8, + 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 4, 4, 5, 5, 5, 6, 6, 7, 8, 8, + 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 2, 2, 3, 4, 4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, + 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_5ga_p_txpwrtrk_8821c[][D_S_SIZE] = { + {0, 1, 1, 2, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, + 8, 9, 9, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7, 8, 8, 9, + 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 3, 4, 4, 4, 5, 6, 6, 7, 7, 8, + 8, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_2gb_n_txpwrtrk_8821c[] = { + 0, 0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 3, 4, 4, + 4, 4, 5, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9}; +const u8 delta_swingidx_mp_2gb_p_txpwrtrk_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 4, 4, 5, 5, + 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2ga_n_txpwrtrk_8821c[] = { + 0, 0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 3, 4, 4, + 4, 4, 5, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9}; +const u8 delta_swingidx_mp_2ga_p_txpwrtrk_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 4, 4, 5, 5, + 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_b_n_txpwrtrk_8821c[] = { + 0, 0, 1, 1, 1, 1, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, + 4, 5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_b_p_txpwrtrk_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, + 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_a_n_txpwrtrk_8821c[] = { + 0, 0, 1, 1, 1, 1, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, + 4, 5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_a_p_txpwrtrk_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, + 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9, 9, 9}; +#endif + +void +odm_read_and_config_mp_8821c_txpowertrack(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C + +struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + +PHYDM_DBG(dm, ODM_COMP_INIT, "===> ODM_ReadAndConfig_MP_mp_8821c\n"); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_2ga_p, + (void *)delta_swingidx_mp_2ga_p_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2ga_n, + (void *)delta_swingidx_mp_2ga_n_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2gb_p, + (void *)delta_swingidx_mp_2gb_p_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2gb_n, + (void *)delta_swingidx_mp_2gb_n_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_a_p, + (void *)delta_swingidx_mp_2g_cck_a_p_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_a_n, + (void *)delta_swingidx_mp_2g_cck_a_n_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_b_p, + (void *)delta_swingidx_mp_2g_cck_b_p_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_b_n, + (void *)delta_swingidx_mp_2g_cck_b_n_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_5ga_p, + (void *)delta_swingidx_mp_5ga_p_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5ga_n, + (void *)delta_swingidx_mp_5ga_n_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5gb_p, + (void *)delta_swingidx_mp_5gb_p_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5gb_n, + (void *)delta_swingidx_mp_5gb_n_txpwrtrk_8821c, + DELTA_SWINGIDX_SIZE * 3); +#endif +} + +/****************************************************************************** + * txpowertrack_type0x20.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C_TYPE0X20 +const u8 delta_swingidx_mp_5gb_n_txpwrtrk_type0x20_8821c[][D_S_SIZE] = { + {0, 1, 1, 2, 3, 3, 3, 4, 4, 5, 5, 6, 6, 6, 7, 8, 8, + 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 4, 4, 5, 5, 5, 6, 6, 7, 8, 8, + 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 2, 2, 3, 4, 4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, + 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_5gb_p_txpwrtrk_type0x20_8821c[][D_S_SIZE] = { + {0, 1, 1, 2, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, + 8, 9, 9, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7, 8, 8, 9, + 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 3, 4, 4, 4, 5, 6, 6, 7, 7, 8, + 8, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_5ga_n_txpwrtrk_type0x20_8821c[][D_S_SIZE] = { + {0, 0, 1, 1, 2, 3, 3, 4, 4, 5, 5, 6, 6, 6, 7, 8, 8, + 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12}, + {0, 0, 1, 1, 2, 2, 3, 3, 4, 5, 5, 6, 6, 7, 7, 8, 8, + 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 2, 3, 4, 4, 4, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, + 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_5ga_p_txpwrtrk_type0x20_8821c[][D_S_SIZE] = { + {0, 1, 2, 2, 2, 3, 3, 4, 5, 5, 5, 6, 6, 7, 8, 8, 8, + 9, 9, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 2, 2, 3, 4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 8, 9, + 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 3, 4, 4, 5, 6, 6, 7, 7, 8, 8, + 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_2gb_n_txpwrtrk_type0x20_8821c[] = { + 0, 0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 3, 4, 4, + 4, 4, 5, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9}; +const u8 delta_swingidx_mp_2gb_p_txpwrtrk_type0x20_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 4, 4, 5, 5, + 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2ga_n_txpwrtrk_type0x20_8821c[] = { + 0, 0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 3, 4, 4, + 4, 4, 5, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9}; +const u8 delta_swingidx_mp_2ga_p_txpwrtrk_type0x20_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 4, 4, 5, 5, + 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_b_n_txpwrtrk_type0x20_8821c[] = { + 0, 0, 1, 1, 1, 1, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, + 4, 5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_b_p_txpwrtrk_type0x20_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, + 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_a_n_txpwrtrk_type0x20_8821c[] = { + 0, 0, 1, 1, 1, 1, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, + 4, 5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_a_p_txpwrtrk_type0x20_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, + 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9, 9, 9}; +#endif + +void +odm_read_and_config_mp_8821c_txpowertrack_type0x20(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C_TYPE0X20 + +struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + +PHYDM_DBG(dm, ODM_COMP_INIT, "===> ODM_ReadAndConfig_MP_mp_8821c\n"); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_2ga_p, + (void *)delta_swingidx_mp_2ga_p_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2ga_n, + (void *)delta_swingidx_mp_2ga_n_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2gb_p, + (void *)delta_swingidx_mp_2gb_p_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2gb_n, + (void *)delta_swingidx_mp_2gb_n_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_a_p, + (void *)delta_swingidx_mp_2g_cck_a_p_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_a_n, + (void *)delta_swingidx_mp_2g_cck_a_n_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_b_p, + (void *)delta_swingidx_mp_2g_cck_b_p_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_b_n, + (void *)delta_swingidx_mp_2g_cck_b_n_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_5ga_p, + (void *)delta_swingidx_mp_5ga_p_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5ga_n, + (void *)delta_swingidx_mp_5ga_n_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5gb_p, + (void *)delta_swingidx_mp_5gb_p_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5gb_n, + (void *)delta_swingidx_mp_5gb_n_txpwrtrk_type0x20_8821c, + DELTA_SWINGIDX_SIZE * 3); +#endif +} + +/****************************************************************************** + * txpowertrack_type0x28.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C_TYPE0X28 +const u8 delta_swingidx_mp_5gb_n_txpwrtrk_type0x28_8821c[][D_S_SIZE] = { + {0, 1, 1, 2, 3, 3, 3, 4, 4, 5, 5, 6, 6, 6, 7, 8, 8, + 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 4, 4, 5, 5, 5, 6, 6, 7, 8, 8, + 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 2, 2, 3, 4, 4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, + 9, 9, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_5gb_p_txpwrtrk_type0x28_8821c[][D_S_SIZE] = { + {0, 1, 1, 2, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, + 8, 9, 9, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7, 8, 8, 9, + 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12}, + {0, 1, 1, 1, 2, 3, 3, 3, 4, 4, 4, 5, 6, 6, 7, 7, 8, + 8, 9, 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12}, +}; + +const u8 delta_swingidx_mp_5ga_n_txpwrtrk_type0x28_8821c[][D_S_SIZE] = { + {0, 1, 3, 3, 4, 5, 5, 6, 7, 8, 8, 9, 10, 10, 11, 12, 12, + 12, 14, 15, 15, 16, 16, 17, 18, 18, 18, 18, 18, 18}, + {0, 1, 2, 3, 4, 4, 5, 7, 7, 8, 8, 9, 10, 10, 11, 12, 12, + 13, 14, 14, 15, 16, 16, 17, 18, 18, 18, 18, 18, 18}, + {0, 1, 2, 3, 4, 6, 6, 6, 6, 7, 8, 9, 10, 11, 11, 12, 12, + 13, 14, 14, 15, 16, 16, 17, 18, 18, 18, 18, 18, 18}, +}; + +const u8 delta_swingidx_mp_5ga_p_txpwrtrk_type0x28_8821c[][D_S_SIZE] = { + {0, 1, 2, 3, 3, 3, 4, 5, 7, 7, 8, 8, 9, 9, 10, 11, 12, + 12, 13, 14, 15, 16, 16, 17, 17, 17, 17, 17, 17, 17}, + {0, 1, 2, 3, 3, 4, 4, 5, 6, 7, 8, 9, 10, 10, 11, 13, 13, + 14, 15, 15, 16, 16, 17, 17, 17, 17, 17, 17, 17, 17}, + {0, 1, 2, 2, 3, 4, 4, 5, 6, 7, 7, 8, 8, 9, 10, 10, 11, + 12, 13, 14, 14, 14, 14, 15, 16, 16, 16, 16, 16, 16}, +}; + +const u8 delta_swingidx_mp_2gb_n_txpwrtrk_type0x28_8821c[] = { + 0, 0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 3, 4, 4, + 4, 4, 5, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9}; +const u8 delta_swingidx_mp_2gb_p_txpwrtrk_type0x28_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 4, 4, 5, 5, + 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2ga_n_txpwrtrk_type0x28_8821c[] = { + 0, 0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 3, 4, 4, + 4, 4, 5, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9}; +const u8 delta_swingidx_mp_2ga_p_txpwrtrk_type0x28_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 4, 4, 5, 5, + 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_b_n_txpwrtrk_type0x28_8821c[] = { + 0, 0, 1, 1, 1, 1, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, + 4, 5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_b_p_txpwrtrk_type0x28_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, + 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_a_n_txpwrtrk_type0x28_8821c[] = { + 0, 0, 1, 1, 1, 1, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, + 4, 5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 9}; +const u8 delta_swingidx_mp_2g_cck_a_p_txpwrtrk_type0x28_8821c[] = { + 0, 1, 1, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, + 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 9, 9, 9}; +#endif + +void +odm_read_and_config_mp_8821c_txpowertrack_type0x28(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C_TYPE0X28 + +struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + +PHYDM_DBG(dm, ODM_COMP_INIT, "===> ODM_ReadAndConfig_MP_mp_8821c\n"); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_2ga_p, + (void *)delta_swingidx_mp_2ga_p_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2ga_n, + (void *)delta_swingidx_mp_2ga_n_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2gb_p, + (void *)delta_swingidx_mp_2gb_p_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2gb_n, + (void *)delta_swingidx_mp_2gb_n_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_a_p, + (void *)delta_swingidx_mp_2g_cck_a_p_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_a_n, + (void *)delta_swingidx_mp_2g_cck_a_n_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_b_p, + (void *)delta_swingidx_mp_2g_cck_b_p_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE); +odm_move_memory(dm, cali_info->delta_swing_table_idx_2g_cck_b_n, + (void *)delta_swingidx_mp_2g_cck_b_n_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE); + +odm_move_memory(dm, cali_info->delta_swing_table_idx_5ga_p, + (void *)delta_swingidx_mp_5ga_p_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5ga_n, + (void *)delta_swingidx_mp_5ga_n_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5gb_p, + (void *)delta_swingidx_mp_5gb_p_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE * 3); +odm_move_memory(dm, cali_info->delta_swing_table_idx_5gb_n, + (void *)delta_swingidx_mp_5gb_n_txpwrtrk_type0x28_8821c, + DELTA_SWINGIDX_SIZE * 3); +#endif +} + +/****************************************************************************** + * txpwr_lmt.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C +const struct txpwr_lmt_t_8821c array_mp_8821c_txpwr_lmt[] = { + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 16}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 7}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 29}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 22}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 28}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 25}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 28}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32} +}; +#endif + +void +odm_read_and_config_mp_8821c_txpwr_lmt(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C + + int i = 0; + const struct txpwr_lmt_t_8821c *array = (const struct txpwr_lmt_t_8821c *)array_mp_8821c_txpwr_lmt; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + +#define array_len sizeof(array_mp_8821c_txpwr_lmt)/sizeof(struct txpwr_lmt_t_8821c) + for (i = 0; i < array_len; i++) { + u8 regulation = array[i].reg; + u8 band = array[i].band; + u8 bandwidth = array[i].bw; + u8 rate = array[i].rs; + u8 rf_path = array[i].ntx; + u8 chnl = array[i].ch; + s8 val = array[i].val; + + odm_config_bb_txpwr_lmt_8821c_ex(dm, regulation, band, bandwidth, + rate, rf_path, chnl, val); + } + +#endif +} + +/****************************************************************************** + * txpwr_lmt_fccsar.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C_FCCSAR +const struct txpwr_lmt_t_8821c array_mp_8821c_txpwr_lmt_fccsar[] = { + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 16}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 7}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 29}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 24}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 22}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 28}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 25}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 28}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32} +}; +#endif + +void +odm_read_and_config_mp_8821c_txpwr_lmt_fccsar(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C_FCCSAR + + int i = 0; + const struct txpwr_lmt_t_8821c *array = (const struct txpwr_lmt_t_8821c *)array_mp_8821c_txpwr_lmt_fccsar; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + +#define array_len sizeof(array_mp_8821c_txpwr_lmt)/sizeof(struct txpwr_lmt_t_8821c) + for (i = 0; i < array_len; i++) { + u8 regulation = array[i].reg; + u8 band = array[i].band; + u8 bandwidth = array[i].bw; + u8 rate = array[i].rs; + u8 rf_path = array[i].ntx; + u8 chnl = array[i].ch; + s8 val = array[i].val; + + odm_config_bb_txpwr_lmt_8821c_ex(dm, regulation, band, bandwidth, + rate, rf_path, chnl, val); + } + +#endif +} + +/****************************************************************************** + * txpwr_lmt_icsar.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C_ICSAR +const struct txpwr_lmt_t_8821c array_mp_8821c_txpwr_lmt_icsar[] = { + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 16}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 7}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 29}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 24}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 22}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 28}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 25}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 28}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32} +}; +#endif + +void +odm_read_and_config_mp_8821c_txpwr_lmt_icsar(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C_ICSAR + + int i = 0; + const struct txpwr_lmt_t_8821c *array = (const struct txpwr_lmt_t_8821c *)array_mp_8821c_txpwr_lmt_icsar; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + +#define array_len sizeof(array_mp_8821c_txpwr_lmt)/sizeof(struct txpwr_lmt_t_8821c) + for (i = 0; i < array_len; i++) { + u8 regulation = array[i].reg; + u8 band = array[i].band; + u8 bandwidth = array[i].bw; + u8 rate = array[i].rs; + u8 rf_path = array[i].ntx; + u8 chnl = array[i].ch; + s8 val = array[i].val; + + odm_config_bb_txpwr_lmt_8821c_ex(dm, regulation, band, bandwidth, + rate, rf_path, chnl, val); + } + +#endif +} + +/****************************************************************************** + * txpwr_lmt_lowpower.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C_LOWPOWER +const struct txpwr_lmt_t_8821c array_mp_8821c_txpwr_lmt_lowpower[] = { + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 4, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 5, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 6, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 7, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 8, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 11, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 12, 24}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 13}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 13}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_CCK, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 2, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 10, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 12, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 14}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 14}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 13, 16}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 34}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 25}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 25}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 22}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 22}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 34}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 34}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 12}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 1, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 2, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 24}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 24}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 3, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 25}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 25}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 4, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 26}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 26}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 5, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 6, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 24}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 24}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 7, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 24}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 24}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 8, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 23}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 23}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 9, 26}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 21}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 21}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 10, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 16}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 16}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 30}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 11, 20}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 12, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 13, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_2_4G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 14, 63}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 36, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 16}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 140, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 144, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_OFDM, PW_LMT_PH_1T, 165, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 36, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 40, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 29}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 44, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 48, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 7}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 52, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 56, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 60, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 64, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 100, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 104, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 108, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 112, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 116, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 120, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 124, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 128, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 132, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 136, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 140, 29}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 144, 27}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 149, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 153, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 157, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 161, 33}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 33}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_20M, PW_LMT_RS_HT, PW_LMT_PH_1T, 165, 30}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 21}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 21}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 38, 22}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 46, 31}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 22}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 54, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 21}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 21}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 62, 23}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 18}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 18}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 31}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 102, 21}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 110, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 118, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 126, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 31}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 31}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 134, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 142, 29}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 151, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_40M, PW_LMT_RS_HT, PW_LMT_PH_1T, 159, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 28}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 25}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 42, 19}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 19}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 28}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 19}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 28}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 58, 22}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 30}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 106, 18}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 63}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 26}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 122, 32}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 32}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 63}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 138, 28}, + {PW_LMT_REGU_FCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_ETSI, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, -63}, + {PW_LMT_REGU_MKK, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 63}, + {PW_LMT_REGU_IC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_KCC, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 27}, + {PW_LMT_REGU_ACMA, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_CHILE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32}, + {PW_LMT_REGU_UKRAINE, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 27}, + {PW_LMT_REGU_MEXICO, PW_LMT_BAND_5G, PW_LMT_BW_80M, PW_LMT_RS_VHT, PW_LMT_PH_1T, 155, 32} +}; +#endif + +void +odm_read_and_config_mp_8821c_txpwr_lmt_lowpower(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C_LOWPOWER + + int i = 0; + const struct txpwr_lmt_t_8821c *array = (const struct txpwr_lmt_t_8821c *)array_mp_8821c_txpwr_lmt_lowpower; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + +#define array_len sizeof(array_mp_8821c_txpwr_lmt)/sizeof(struct txpwr_lmt_t_8821c) + for (i = 0; i < array_len; i++) { + u8 regulation = array[i].reg; + u8 band = array[i].band; + u8 bandwidth = array[i].bw; + u8 rate = array[i].rs; + u8 rf_path = array[i].ntx; + u8 chnl = array[i].ch; + s8 val = array[i].val; + + odm_config_bb_txpwr_lmt_8821c_ex(dm, regulation, band, bandwidth, + rate, rf_path, chnl, val); + } + +#endif +} + +#endif /* end of HWIMG_SUPPORT*/ + diff --git a/hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.h b/hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.h new file mode 100644 index 0000000..8e0de25 --- /dev/null +++ b/hal/phydm/halrf/rtl8821c/halhwimg8821c_rf.h @@ -0,0 +1,155 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*Image2HeaderVersion: R3 1.5.10.1*/ +#if (RTL8821C_SUPPORT == 1) +#ifndef __INC_MP_RF_HW_IMG_8821C_H +#define __INC_MP_RF_HW_IMG_8821C_H + +/* Please add following compiler flags definition (#define CONFIG_XXX_DRV_DIS) + * into driver source code to reduce code size if necessary. + * #define CONFIG_8821C_DRV_DIS + * #define CONFIG_8821C_TYPE0X20_DRV_DIS + * #define CONFIG_8821C_TYPE0X28_DRV_DIS + * #define CONFIG_8821C_FCCSAR_DRV_DIS + * #define CONFIG_8821C_ICSAR_DRV_DIS + * #define CONFIG_8821C_LOWPOWER_DRV_DIS + */ + +#define CONFIG_8821C +#ifdef CONFIG_8821C_DRV_DIS + #undef CONFIG_8821C +#endif + +#define CONFIG_8821C_TYPE0X20 +#ifdef CONFIG_8821C_TYPE0X20_DRV_DIS + #undef CONFIG_8821C_TYPE0X20 +#endif + +#define CONFIG_8821C_TYPE0X28 +#ifdef CONFIG_8821C_TYPE0X28_DRV_DIS + #undef CONFIG_8821C_TYPE0X28 +#endif + +#define CONFIG_8821C_FCCSAR +#ifdef CONFIG_8821C_FCCSAR_DRV_DIS + #undef CONFIG_8821C_FCCSAR +#endif + +#define CONFIG_8821C_ICSAR +#ifdef CONFIG_8821C_ICSAR_DRV_DIS + #undef CONFIG_8821C_ICSAR +#endif + +#define CONFIG_8821C_LOWPOWER +#ifdef CONFIG_8821C_LOWPOWER_DRV_DIS + #undef CONFIG_8821C_LOWPOWER +#endif + +struct txpwr_lmt_t_8821c { + u8 reg; + u8 band:1; + u8 bw:3; + u8 rs:2; + u8 ntx:2; + u8 ch; + s8 val; +}; + +/****************************************************************************** + * radioa.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_radioa(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_radioa(void); + +/****************************************************************************** + * txpowertrack.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_txpowertrack(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_txpowertrack(void); + +/****************************************************************************** + * txpowertrack_type0x20.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_txpowertrack_type0x20(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_txpowertrack_type0x20(void); + +/****************************************************************************** + * txpowertrack_type0x28.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_txpowertrack_type0x28(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_txpowertrack_type0x28(void); + +/****************************************************************************** + * txpwr_lmt.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_txpwr_lmt(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_txpwr_lmt(void); + +/****************************************************************************** + * txpwr_lmt_fccsar.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_txpwr_lmt_fccsar(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_txpwr_lmt_fccsar(void); + +/****************************************************************************** + * txpwr_lmt_icsar.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_txpwr_lmt_icsar(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_txpwr_lmt_icsar(void); + +/****************************************************************************** + * txpwr_lmt_lowpower.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_txpwr_lmt_lowpower(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_txpwr_lmt_lowpower(void); + +#endif +#endif /* end of HWIMG_SUPPORT*/ + diff --git a/hal/phydm/halrf/rtl8821c/halrf_8821c.c b/hal/phydm/halrf/rtl8821c/halrf_8821c.c new file mode 100644 index 0000000..4d9c418 --- /dev/null +++ b/hal/phydm/halrf/rtl8821c/halrf_8821c.c @@ -0,0 +1,471 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include "mp_precomp.h" +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if RT_PLATFORM == PLATFORM_MACOSX +#include "phydm_precomp.h" +#else +#include "../phydm_precomp.h" +#endif +#else +#include "../../phydm_precomp.h" +#endif + +#if (RTL8821C_SUPPORT == 1) +void halrf_rf_lna_setting_8821c(struct dm_struct *dm_void, + enum halrf_lna_set type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 path = 0x0; + + if (type == HALRF_LNA_DISABLE) { + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, BIT(19), 0x1); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x33, RFREGOFFSETMASK, 0x00003); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3e, RFREGOFFSETMASK, 0x00064); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0x0afce); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, BIT(19), 0x0); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xee, BIT(12), 0x1); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x33, RFREGOFFSETMASK, 0x00003); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3e, RFREGOFFSETMASK, 0x00064); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0x0280d); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xee, BIT(12), 0x0); + } else if (type == HALRF_LNA_ENABLE) { + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, BIT(19), 0x1); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x33, RFREGOFFSETMASK, 0x00003); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3e, RFREGOFFSETMASK, 0x00064); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0x1afce); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, BIT(19), 0x0); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xee, BIT(12), 0x1); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x33, RFREGOFFSETMASK, 0x00003); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3e, RFREGOFFSETMASK, 0x00064); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0x0281d); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xee, BIT(12), 0x0); + } +} + +boolean +get_mix_mode_tx_agc_bbs_wing_offset_8821c(void *dm_void, + enum pwrtrack_method method, + u8 rf_path, + u8 tx_power_index_offest_upper_bound, + s8 tx_power_index_offest_lower_bound) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + + u8 bb_swing_upper_bound = cali_info->default_ofdm_index + 10; + u8 bb_swing_lower_bound = 0; + + s8 tx_agc_index = 0; + u8 tx_bb_swing_index = cali_info->default_ofdm_index; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "Path_%d pRF->absolute_ofdm_swing_idx[rf_path]=%d, tx_power_index_offest_upper_bound=%d, tx_power_index_offest_lower_bound=%d\n", + rf_path, cali_info->absolute_ofdm_swing_idx[rf_path], + tx_power_index_offest_upper_bound, + tx_power_index_offest_lower_bound); + + if (tx_power_index_offest_upper_bound > 0XF) + tx_power_index_offest_upper_bound = 0XF; + + if (tx_power_index_offest_lower_bound < -15) + tx_power_index_offest_lower_bound = -15; + + if (cali_info->absolute_ofdm_swing_idx[rf_path] >= 0 && cali_info->absolute_ofdm_swing_idx[rf_path] <= tx_power_index_offest_upper_bound) { + tx_agc_index = cali_info->absolute_ofdm_swing_idx[rf_path]; + tx_bb_swing_index = cali_info->default_ofdm_index; + } else if (cali_info->absolute_ofdm_swing_idx[rf_path] >= 0 && (cali_info->absolute_ofdm_swing_idx[rf_path] > tx_power_index_offest_upper_bound)) { + tx_agc_index = tx_power_index_offest_upper_bound; + cali_info->remnant_ofdm_swing_idx[rf_path] = cali_info->absolute_ofdm_swing_idx[rf_path] - tx_power_index_offest_upper_bound; + tx_bb_swing_index = cali_info->default_ofdm_index + cali_info->remnant_ofdm_swing_idx[rf_path]; + + if (tx_bb_swing_index > bb_swing_upper_bound) + tx_bb_swing_index = bb_swing_upper_bound; + } else if (cali_info->absolute_ofdm_swing_idx[rf_path] < 0 && (cali_info->absolute_ofdm_swing_idx[rf_path] >= tx_power_index_offest_lower_bound)) { + tx_agc_index = cali_info->absolute_ofdm_swing_idx[rf_path]; + tx_bb_swing_index = cali_info->default_ofdm_index; + } else if (cali_info->absolute_ofdm_swing_idx[rf_path] < 0 && (cali_info->absolute_ofdm_swing_idx[rf_path] < tx_power_index_offest_lower_bound)) { + tx_agc_index = tx_power_index_offest_lower_bound; + cali_info->remnant_ofdm_swing_idx[rf_path] = cali_info->absolute_ofdm_swing_idx[rf_path] - tx_power_index_offest_lower_bound; + + if (cali_info->default_ofdm_index > (cali_info->remnant_ofdm_swing_idx[rf_path] * (-1))) + tx_bb_swing_index = cali_info->default_ofdm_index + cali_info->remnant_ofdm_swing_idx[rf_path]; + else + tx_bb_swing_index = bb_swing_lower_bound; + } + + cali_info->absolute_ofdm_swing_idx[rf_path] = tx_agc_index; + cali_info->bb_swing_idx_ofdm[rf_path] = tx_bb_swing_index; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "MixMode Offset Path_%d pRF->absolute_ofdm_swing_idx[rf_path]=%d pRF->bb_swing_idx_ofdm[rf_path]=%d TxPwrIdxOffestUpper=%d TxPwrIdxOffestLower=%d\n", + rf_path, cali_info->absolute_ofdm_swing_idx[rf_path], + cali_info->bb_swing_idx_ofdm[rf_path], + tx_power_index_offest_upper_bound, + tx_power_index_offest_lower_bound); + + return true; +} + +void odm_tx_pwr_track_set_pwr8821c(void *dm_void, enum pwrtrack_method method, + u8 rf_path, u8 channel_mapped_index) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + struct _ADAPTER *adapter = dm->adapter; + u8 channel = *dm->channel; + u8 band_width = *dm->band_width; +#endif + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + struct _hal_rf_ *rf = &dm->rf_table; + u8 tx_power_index_offest_upper_bound = 0; + s8 tx_power_index_offest_lower_bound = 0; + u8 tx_power_index = 0; + u8 tx_rate = 0xFF; + + if (*dm->mp_mode) { +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +#if (MP_DRIVER == 1) + PMPT_CONTEXT p_mpt_ctx = &adapter->MptCtx; + + tx_rate = MptToMgntRate(p_mpt_ctx->MptRateIndex); +#endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +#ifdef CONFIG_MP_INCLUDED + PMPT_CONTEXT p_mpt_ctx = &(adapter->mppriv.mpt_ctx); + + tx_rate = mpt_to_mgnt_rate(p_mpt_ctx->mpt_rate_index); +#endif +#endif +#endif + } else { + u16 rate = *dm->forced_data_rate; + + if (!rate) { /*auto rate*/ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + tx_rate = ((PADAPTER)adapter)->HalFunc.GetHwRateFromMRateHandler(dm->tx_rate); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + tx_rate = dm->tx_rate; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + if (dm->number_linked_client != 0) + tx_rate = hw_rate_to_m_rate(dm->tx_rate); + else + tx_rate = rf->p_rate_index; +#endif + } else { /*force rate*/ + tx_rate = (u8)rate; + } + } + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, "Call:%s tx_rate=0x%X\n", __func__, + tx_rate); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pRF->default_ofdm_index=%d pRF->default_cck_index=%d\n", + cali_info->default_ofdm_index, cali_info->default_cck_index); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "pRF->absolute_ofdm_swing_idx=%d pRF->remnant_ofdm_swing_idx=%d pRF->absolute_cck_swing_idx=%d pRF->remnant_cck_swing_idx=%d rf_path=%d\n", + cali_info->absolute_ofdm_swing_idx[rf_path], + cali_info->remnant_ofdm_swing_idx[rf_path], + cali_info->absolute_cck_swing_idx[rf_path], + cali_info->remnant_cck_swing_idx, rf_path); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + tx_power_index = odm_get_tx_power_index(dm, (enum rf_path)rf_path, tx_rate, band_width, channel); +#else + tx_power_index = config_phydm_read_txagc_8821c(dm, rf_path, 0x04); /*0x04(TX_AGC_OFDM_6M)*/ +#endif + + if (tx_power_index >= 63) + tx_power_index = 63; + + tx_power_index_offest_upper_bound = 63 - tx_power_index; + + tx_power_index_offest_lower_bound = 0 - tx_power_index; + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "tx_power_index=%d tx_power_index_offest_upper_bound=%d tx_power_index_offest_lower_bound=%d rf_path=%d\n", + tx_power_index, tx_power_index_offest_upper_bound, + tx_power_index_offest_lower_bound, rf_path); + + if (method == BBSWING) { /*use for mp driver clean power tracking status*/ + switch (rf_path) { + case RF_PATH_A: + odm_set_bb_reg(dm, R_0xc94, (BIT(6) | BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1)), ((cali_info->absolute_ofdm_swing_idx[rf_path]) & 0x3f)); + odm_set_bb_reg(dm, REG_A_TX_SCALE_JAGUAR, 0xFFE00000, tx_scaling_table_jaguar[cali_info->bb_swing_idx_ofdm[rf_path]]); + break; + + default: + break; + } + + } else if (method == MIX_MODE) { + switch (rf_path) { + case RF_PATH_A: + get_mix_mode_tx_agc_bbs_wing_offset_8821c(dm, method, rf_path, tx_power_index_offest_upper_bound, tx_power_index_offest_lower_bound); + odm_set_bb_reg(dm, R_0xc94, (BIT(6) | BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1)), ((cali_info->absolute_ofdm_swing_idx[rf_path]) & 0x3f)); + odm_set_bb_reg(dm, REG_A_TX_SCALE_JAGUAR, 0xFFE00000, tx_scaling_table_jaguar[cali_info->bb_swing_idx_ofdm[rf_path]]); + + RF_DBG(dm, DBG_RF_TX_PWR_TRACK, + "TXAGC(0xC94)=0x%x BBSwing(0xc1c)=0x%x BBSwingIndex=%d rf_path=%d\n", + odm_get_bb_reg(dm, R_0xc94, + (BIT(6) | BIT(5) | BIT(4) | + BIT(3) | BIT(2) | BIT(1))), + odm_get_bb_reg(dm, R_0xc1c, 0xFFE00000), + cali_info->bb_swing_idx_ofdm[rf_path], rf_path); + break; + + default: + break; + } + } +} + +void get_delta_swing_table_8821c(void *dm_void, +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + u8 **temperature_up_a, u8 **temperature_down_a, + u8 **temperature_up_b, u8 **temperature_down_b, + u8 **temperature_up_cck_a, + u8 **temperature_down_cck_a, + u8 **temperature_up_cck_b, + u8 **temperature_down_cck_b +#else + u8 **temperature_up_a, u8 **temperature_down_a, + u8 **temperature_up_b, + u8 **temperature_down_b +#endif + ) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_rf_calibration_struct *cali_info = &dm->rf_calibrate_info; + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + u8 channel = *(dm->channel); +#else + u8 channel = *dm->channel; +#endif + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + *temperature_up_cck_a = cali_info->delta_swing_table_idx_2g_cck_a_p; + *temperature_down_cck_a = cali_info->delta_swing_table_idx_2g_cck_a_n; + *temperature_up_cck_b = cali_info->delta_swing_table_idx_2g_cck_b_p; + *temperature_down_cck_b = cali_info->delta_swing_table_idx_2g_cck_b_n; +#endif + + *temperature_up_a = cali_info->delta_swing_table_idx_2ga_p; + *temperature_down_a = cali_info->delta_swing_table_idx_2ga_n; + *temperature_up_b = cali_info->delta_swing_table_idx_2gb_p; + *temperature_down_b = cali_info->delta_swing_table_idx_2gb_n; + + if (channel >= 36 && channel <= 64) { + *temperature_up_a = cali_info->delta_swing_table_idx_5ga_p[0]; + *temperature_down_a = cali_info->delta_swing_table_idx_5ga_n[0]; + *temperature_up_b = cali_info->delta_swing_table_idx_5gb_p[0]; + *temperature_down_b = cali_info->delta_swing_table_idx_5gb_n[0]; + } else if (channel >= 100 && channel <= 144) { + *temperature_up_a = cali_info->delta_swing_table_idx_5ga_p[1]; + *temperature_down_a = cali_info->delta_swing_table_idx_5ga_n[1]; + *temperature_up_b = cali_info->delta_swing_table_idx_5gb_p[1]; + *temperature_down_b = cali_info->delta_swing_table_idx_5gb_n[1]; + } else if (channel >= 149 && channel <= 177) { + *temperature_up_a = cali_info->delta_swing_table_idx_5ga_p[2]; + *temperature_down_a = cali_info->delta_swing_table_idx_5ga_n[2]; + *temperature_up_b = cali_info->delta_swing_table_idx_5gb_p[2]; + *temperature_down_b = cali_info->delta_swing_table_idx_5gb_n[2]; + } +} + +void aac_check_8821c(struct dm_struct *dm) +{ + struct _hal_rf_ *rf = &dm->rf_table; + u32 temp; + + if (!rf->aac_checked) { + RF_DBG(dm, DBG_RF_LCK, "[LCK]AAC check for 8821c\n"); + temp = odm_get_rf_reg(dm, RF_PATH_A, 0xc9, 0xf8); + if (temp < 4 || temp > 7) { + odm_set_rf_reg(dm, RF_PATH_A, 0xca, BIT(19), 0x0); + odm_set_rf_reg(dm, RF_PATH_A, 0xb2, 0x7c000, 0x6); + } + rf->aac_checked = true; + } +} + +void _phy_aac_calibrate_8821c(struct dm_struct *dm) +{ +#if 0 + u32 cnt = 0; + + RF_DBG(dm, DBG_RF_LCK, "[AACK]AACK start!!!!!!!\n"); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xb8, RFREGOFFSETMASK, 0x80a00); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xb0, RFREGOFFSETMASK, 0xff0fa); + ODM_delay_ms(10); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xca, RFREGOFFSETMASK, 0x80000); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xc9, RFREGOFFSETMASK, 0x1c141); + for (cnt = 0; cnt < 100; cnt++) { + ODM_delay_ms(1); + if (odm_get_rf_reg(dm, RF_PATH_A, RF_0xca, 0x1000) != 0x1) + break; + } + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xb0, RFREGOFFSETMASK, 0xff0f8); + + RF_DBG(dm, DBG_RF_IQK, "[AACK]AACK end!!!!!!!\n"); +#endif +} + +void _phy_lc_calibrate_8821c(struct dm_struct *dm) +{ +#if 1 + aac_check_8821c(dm); + RF_DBG(dm, DBG_RF_LCK, "[LCK]real-time LCK!!!!!!!\n"); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xcc, RFREGOFFSETMASK, 0x2018); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xc4, RFREGOFFSETMASK, 0x8f602); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xcc, RFREGOFFSETMASK, 0x201c); +#endif +#if 0 + u32 lc_cal = 0, cnt = 0, tmp0xc00; + /*RF to standby mode*/ + tmp0xc00 = odm_read_4byte(dm, 0xc00); + odm_write_4byte(dm, 0xc00, 0x4); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x0, RFREGOFFSETMASK, 0x10000); + + _phy_aac_calibrate_8821c(dm); + + /*backup RF0x18*/ + lc_cal = odm_get_rf_reg(dm, RF_PATH_A, RF_CHNLBW, RFREGOFFSETMASK); + /*Start LCK*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_CHNLBW, RFREGOFFSETMASK, lc_cal | 0x08000); + ODM_delay_ms(50); + + for (cnt = 0; cnt < 100; cnt++) { + if (odm_get_rf_reg(dm, RF_PATH_A, RF_CHNLBW, 0x8000) != 0x1) + break; + ODM_delay_ms(10); + } + + /*Recover channel number*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_CHNLBW, RFREGOFFSETMASK, lc_cal); + /**restore*/ + odm_write_4byte(dm, 0xc00, tmp0xc00); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x0, RFREGOFFSETMASK, 0x3ffff); + RF_DBG(dm, DBG_RF_IQK, "[LCK]LCK end!!!!!!!\n"); +#endif +} + +/*LCK:0x2*/ +/*1. add AACK check*/ +void phy_lc_calibrate_8821c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + _phy_lc_calibrate_8821c(dm); +} + +void configure_txpower_track_8821c(struct txpwrtrack_cfg *config) +{ + config->swing_table_size_cck = TXSCALE_TABLE_SIZE; + config->swing_table_size_ofdm = TXSCALE_TABLE_SIZE; + config->threshold_iqk = IQK_THRESHOLD; + config->threshold_dpk = DPK_THRESHOLD; + config->average_thermal_num = AVG_THERMAL_NUM_8821C; + config->rf_path_count = MAX_PATH_NUM_8821C; + config->thermal_reg_addr = RF_T_METER_8821C; + + config->odm_tx_pwr_track_set_pwr = odm_tx_pwr_track_set_pwr8821c; + config->do_iqk = do_iqk_8821c; + config->phy_lc_calibrate = halrf_lck_trigger; + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + config->get_delta_all_swing_table = get_delta_swing_table_8821c; +#else + config->get_delta_swing_table = get_delta_swing_table_8821c; +#endif +} + +#if ((DM_ODM_SUPPORT_TYPE & ODM_AP) || (DM_ODM_SUPPORT_TYPE == ODM_CE)) +void phy_set_rf_path_switch_8821c(struct dm_struct *dm, +#else +void phy_set_rf_path_switch_8821c(void *adapter, +#endif + boolean is_main) +{ +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#endif +#endif + u8 ant_num = 0; /*0: ANT_1, 1: ANT_2*/ + + if (is_main) + ant_num = SWITCH_TO_ANT1; /*Main = ANT_1*/ + else + ant_num = SWITCH_TO_ANT2; /*Aux = ANT_2*/ + + config_phydm_set_ant_path(dm, dm->current_rf_set_8821c, ant_num); +} + + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) +boolean _phy_query_rf_path_switch_8821c(struct dm_struct *dm +#else +boolean _phy_query_rf_path_switch_8821c(void *adapter +#endif + ) +{ +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + struct dm_struct *dm = &hal_data->odmpriv; +#endif +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct dm_struct *dm = &hal_data->DM_OutSrc; +#endif +#endif + u8 ant_num = 0; /*0: ANT_1, 1: ANT_2*/ + + ODM_delay_ms(300); + + ant_num = query_phydm_current_ant_num_8821c(dm); + + if (ant_num == SWITCH_TO_ANT1) + return true; /*Main = ANT_1*/ + else + return false; /*Aux = ANT_2*/ +} + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) +boolean phy_query_rf_path_switch_8821c(struct dm_struct *dm +#else +boolean phy_query_rf_path_switch_8821c(void *adapter +#endif + ) +{ +#if DISABLE_BB_RF + return true; +#endif + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + return _phy_query_rf_path_switch_8821c(dm); +#else + return _phy_query_rf_path_switch_8821c(adapter); +#endif +} + +#endif /* (RTL8821C_SUPPORT == 0)*/ diff --git a/hal/phydm/halrf/rtl8821c/halrf_8821c.h b/hal/phydm/halrf/rtl8821c/halrf_8821c.h new file mode 100644 index 0000000..9217959 --- /dev/null +++ b/hal/phydm/halrf/rtl8821c/halrf_8821c.h @@ -0,0 +1,60 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __HALRF_8821C_H__ +#define __HALRF_8821C_H__ + +#define AVG_THERMAL_NUM_8821C 4 +#define RF_T_METER_8821C 0x42 + +void configure_txpower_track_8821c(struct txpwrtrack_cfg *config); + +void odm_tx_pwr_track_set_pwr8821c(void *dm_void, enum pwrtrack_method method, + u8 rf_path, u8 channel_mapped_index); + +void get_delta_swing_table_8821c(void *dm_void, +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + u8 **temperature_up_a, u8 **temperature_down_a, + u8 **temperature_up_b, u8 **temperature_down_b, + u8 **temperature_up_cck_a, + u8 **temperature_down_cck_a, + u8 **temperature_up_cck_b, + u8 **temperature_down_cck_b +#else + u8 **temperature_up_a, u8 **temperature_down_a, + u8 **temperature_up_b, + u8 **temperature_down_b +#endif + ); + +void phy_lc_calibrate_8821c(void *dm_void); + +void halrf_rf_lna_setting_8821c(struct dm_struct *dm, enum halrf_lna_set type); + +#if ((DM_ODM_SUPPORT_TYPE & ODM_AP) || (DM_ODM_SUPPORT_TYPE == ODM_CE)) +void phy_set_rf_path_switch_8821c(struct dm_struct *dm, +#else +void phy_set_rf_path_switch_8821c(void *adapter, +#endif + boolean is_main); + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) +boolean phy_query_rf_path_switch_8821c(struct dm_struct *dm +#else +boolean phy_query_rf_path_switch_8821c(void *adapter +#endif + ); + +#endif /*#ifndef __HALRF_8821C_H__*/ diff --git a/hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.c b/hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.c new file mode 100644 index 0000000..15879c6 --- /dev/null +++ b/hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.c @@ -0,0 +1,3776 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include "mp_precomp.h" +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if RT_PLATFORM == PLATFORM_MACOSX +#include "phydm_precomp.h" +#else +#include "../phydm_precomp.h" +#endif +#else +#include "../../phydm_precomp.h" +#endif + +#if (RTL8821C_SUPPORT == 1) +/*---------------------------Define Local Constant---------------------------*/ + +static u32 dpk_result[DPK_BACKUP_REG_NUM_8821C]; +static boolean txgap_done[3] = {false, false, false}; +static boolean overflowflag; +#define dpk_forcein_sram4 1 +#define txgap_ref_index 0x0 +#define txgap_k_number 0x7 + +/*---------------------------Define Local Constant---------------------------*/ +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) +void do_iqk_8821c(void *dm_void, u8 delta_thermal_index, u8 thermal_value, + u8 threshold) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + dm->rf_calibrate_info.thermal_value_iqk = thermal_value; + halrf_segment_iqk_trigger(dm, true, iqk_info->segment_iqk); +} +#else +/*Originally config->do_iqk is hooked phy_iq_calibrate_8821c, but do_iqk_8821c and phy_iq_calibrate_8821c have different arguments*/ +void do_iqk_8821c(void *dm_void, u8 delta_thermal_index, u8 thermal_value, + u8 threshold) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + /*boolean is_recovery = (boolean) delta_thermal_index;*/ + halrf_segment_iqk_trigger(dm, true, iqk_info->segment_iqk); +} +#endif +void do_dpk_8821c(void *dm_void, u8 delta_thermal_index, u8 thermal_value, + u8 threshold) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + /*boolean is_recovery = (boolean) delta_thermal_index;*/ + phy_dp_calibrate_8821c(dm, true); +} + +boolean +_iqk_check_nctl_done_8821c(struct dm_struct *dm, u8 path, u32 IQK_CMD) +{ + /*this function is only used after the version of nctl8.0*/ + boolean notready = true; + boolean fail = true; + u32 delay_count = 0x0; + + while (notready) { + if ((IQK_CMD & 0x00000f00) >> 8 == 0xc) { + if (odm_get_rf_reg(dm, path, RF_0x08, RFREGOFFSETMASK) == 0x1a3b5) + notready = false; + else + notready = true; + } else { + if (odm_get_rf_reg(dm, path, RF_0x08, RFREGOFFSETMASK) == 0x12345) + notready = false; + else + notready = true; + } + if (notready) { + /*ODM_sleep_ms(1);*/ + ODM_delay_us(10); + delay_count++; + } else { + fail = (boolean)odm_get_bb_reg(dm, R_0x1b08, BIT(26)); + if (fail) { + RF_DBG(dm, DBG_RF_IQK, + "[IQK](1)IQK_CMD =0x%x, Fail, 0x1b08=0x%x, RF08=0x%x, 1b00=0x%x,fail=0x%x, notready=0x%x!!!\n", + IQK_CMD, odm_read_4byte(dm, 0x1b08), + odm_get_rf_reg(dm, path, RF_0x08, + RFREGOFFSETMASK), + odm_read_4byte(dm, 0x1b00), fail, + notready); + } + break; + } + if (delay_count >= 50000) { + RF_DBG(dm, DBG_RF_IQK, "[IQK]S%d IQK timeout!!!\n", + path); + break; + } + } + odm_set_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK, 0x0); + + if (!fail) { + RF_DBG(dm, DBG_RF_IQK, + "[IQK]IQK_CMD =0x%x, delay_count =0x%x RF0x08=0x%x, 0x1b08=0x%x,RF0xef=0x%x,RF0xdf=0x%x, !!!\n", + IQK_CMD, delay_count, + odm_get_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK), + odm_read_4byte(dm, 0x1b08), + odm_get_rf_reg(dm, path, RF_0xef, RFREGOFFSETMASK), + odm_get_rf_reg(dm, path, RF_0xdf, RFREGOFFSETMASK)); + } else { + RF_DBG(dm, DBG_RF_IQK, + "[IQK](2)IQK_CMD =0x%x, Fail, 0x1b08=0x%x, RF08=0x%x!!!\n", + IQK_CMD, odm_read_4byte(dm, 0x1b08), + odm_get_rf_reg(dm, path, RF_0x08, RFREGOFFSETMASK)); + } + return fail; +} + +void phydm_get_read_counter_8821c(struct dm_struct *dm) +{ + u32 counter = 0x0; + + while (1) { + if ((odm_get_rf_reg(dm, RF_PATH_A, RF_0x8, RFREGOFFSETMASK) == 0xabcde) || counter > 300) + break; + counter++; + /*ODM_sleep_ms(1);*/ + ODM_delay_us(10); + }; + odm_set_rf_reg(dm, RF_PATH_A, RF_0x8, RFREGOFFSETMASK, 0x0); + RF_DBG(dm, DBG_RF_IQK, "[IQK]counter = %d\n", counter); +} + +void _iqk_check_coex_status(struct dm_struct *dm, boolean beforeK) +{ + u8 u1b_tmp; + u16 count = 0; + u8 h2c_parameter; + + h2c_parameter = 1; + + if (beforeK) { + u1b_tmp = odm_read_1byte(dm, 0x49c); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]check 0x49c[0] = 0x%x before h2c 0x6d\n", u1b_tmp); + + /*check if BT IQK */ + u1b_tmp = odm_read_1byte(dm, 0x49c); + while ((u1b_tmp & BIT(1)) && (count < 100)) { + /*ODM_sleep_ms(10);*/ + ODM_delay_us(10); + u1b_tmp = odm_read_1byte(dm, 0x49c); + count++; + RF_DBG(dm, DBG_RF_IQK, + "[IQK]check 0x49c[1]=0x%x, count = %d\n", + u1b_tmp, count); + } +#if 1 + odm_fill_h2c_cmd(dm, ODM_H2C_WIFI_CALIBRATION, 1, &h2c_parameter); + + u1b_tmp = odm_read_1byte(dm, 0x49c); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]check 0x49c[0] = 0x%x after h2c 0x6d\n", u1b_tmp); + + u1b_tmp = odm_read_1byte(dm, 0x49c); + /*check if WL IQK available form WL FW */ + while ((!(u1b_tmp & BIT(0))) && (count < 100)) { +#if 0 + /*ODM_sleep_ms(10);*/ +#endif + ODM_delay_us(10); + u1b_tmp = odm_read_1byte(dm, 0x49c); + count++; + RF_DBG(dm, DBG_RF_IQK, + "[IQK]check 0x49c[1]=0x%x, count = %d\n", + u1b_tmp, count); + } + + if (count >= 10000) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]Polling 0x49c to 1 for WiFi calibration H2C cmd FAIL! count(%d)\n", + count); +#endif + + } else { + odm_set_bb_reg(dm, R_0x49c, BIT(0), 0x0); + } +} + +u32 _iqk_indirect_read_reg(struct dm_struct *dm, u16 reg_addr) +{ + u32 j = 0; + + /*wait for ready bit before access 0x1700*/ + odm_write_4byte(dm, 0x1700, 0x800f0000 | reg_addr); + + do { + j++; + } while (((odm_read_1byte(dm, 0x1703) & BIT(5)) == 0) && (j < 30000)); + + return odm_read_4byte(dm, 0x1708); /*get read data*/ +} + +void _iqk_indirect_write_reg(struct dm_struct *dm, u16 reg_addr, u32 bit_mask, + u32 reg_value) +{ + u32 val, i = 0, j = 0, bitpos = 0; + + if (bit_mask == 0x0) + return; + if (bit_mask == 0xffffffff) { + odm_write_4byte(dm, 0x1704, reg_value); /*put write data*/ + + /*wait for ready bit before access 0x1700*/ + do { + j++; + } while (((odm_read_1byte(dm, 0x1703) & BIT(5)) == 0) && (j < 30000)); + + odm_write_4byte(dm, 0x1700, 0xc00f0000 | reg_addr); + } else { + for (i = 0; i <= 31; i++) { + if (((bit_mask >> i) & 0x1) == 0x1) { + bitpos = i; + break; + } + } + + /*read back register value before write*/ + val = _iqk_indirect_read_reg(dm, reg_addr); + val = (val & (~bit_mask)) | (reg_value << bitpos); + + odm_write_4byte(dm, 0x1704, val); /*put write data*/ + + /*wait for ready bit before access 0x1700*/ + do { + j++; + } while (((odm_read_1byte(dm, 0x1703) & BIT(5)) == 0) && (j < 30000)); + + odm_write_4byte(dm, 0x1700, 0xc00f0000 | reg_addr); + } +} + +void _iqk_set_gnt_wl_high(struct dm_struct *dm) +{ + u32 val = 0; + u8 state = 0x1, sw_control = 0x1; + + /*GNT_WL = 1*/ + val = (sw_control) ? ((state << 1) | 0x1) : 0; + _iqk_indirect_write_reg(dm, 0x38, 0x3000, val); /*0x38[13:12]*/ + _iqk_indirect_write_reg(dm, 0x38, 0x0300, val); /*0x38[9:8]*/ +} + +void _iqk_set_gnt_bt_low(struct dm_struct *dm) +{ + u32 val = 0; + u8 state = 0x0, sw_control = 0x1; + + /*GNT_BT = 0*/ + val = (sw_control) ? ((state << 1) | 0x1) : 0; + _iqk_indirect_write_reg(dm, 0x38, 0xc000, val); /*0x38[15:14]*/ + _iqk_indirect_write_reg(dm, 0x38, 0x0c00, val); /*0x38[11:10]*/ +} + +void _iqk_set_gnt_wl_gnt_bt(struct dm_struct *dm, boolean beforeK) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (beforeK) { + _iqk_set_gnt_wl_high(dm); + _iqk_set_gnt_bt_low(dm); + } else { + _iqk_indirect_write_reg(dm, 0x38, MASKDWORD, iqk_info->tmp_gntwl); + } +} + +void _iqk_fail_count_8821c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 i; + + dm->n_iqk_cnt++; + if (odm_get_rf_reg(dm, RF_PATH_A, RF_0x1bf0, BIT(16)) == 1) + iqk_info->is_reload = true; + else + iqk_info->is_reload = false; + + if (!iqk_info->is_reload) { + for (i = 0; i < 8; i++) { + if (odm_get_bb_reg(dm, R_0x1bf0, BIT(i)) == 1) + dm->n_iqk_fail_cnt++; + } + } + RF_DBG(dm, DBG_RF_IQK, "[IQK]All/Fail = %d %d\n", dm->n_iqk_cnt, + dm->n_iqk_fail_cnt); +} + +void _iqk_fill_iqk_report_8821c(void *dm_void, u8 channel) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u32 tmp1 = 0x0, tmp2 = 0x0, tmp3 = 0x0; + u8 i; + + for (i = 0; i < SS_8821C; i++) { + tmp1 = tmp1 + ((iqk_info->iqk_fail_report[channel][i][TX_IQK] & 0x1) << i); + tmp2 = tmp2 + ((iqk_info->iqk_fail_report[channel][i][RX_IQK] & 0x1) << (i + 4)); + tmp3 = tmp3 + ((iqk_info->rxiqk_fail_code[channel][i] & 0x3) << (i * 2 + 8)); + } + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_set_bb_reg(dm, R_0x1bf0, 0x00ffffff, tmp1 | tmp2 | tmp3); + + for (i = 0; i < SS_8821C; i++) + odm_write_4byte(dm, 0x1be8 + (i * 4), (iqk_info->rxiqk_agc[channel][(i * 2) + 1] << 16) | iqk_info->rxiqk_agc[channel][i * 2]); + RF_DBG(dm, DBG_RF_IQK, "[IQK] 0x1be8 = %x\n", + odm_read_4byte(dm, 0x1be8)); +} + +void _iqk_iqk_fail_report_8821c(struct dm_struct *dm) +{ + u32 tmp1bf0 = 0x0; + u8 i; + + tmp1bf0 = odm_read_4byte(dm, 0x1bf0); + + for (i = 0; i < 4; i++) { + if (tmp1bf0 & (0x1 << i)) +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + RF_DBG(dm, DBG_RF_IQK, "[IQK] please check S%d TXIQK\n", + i); +#else + panic_printk("[IQK] please check S%d TXIQK\n", i); +#endif + if (tmp1bf0 & (0x1 << (i + 12))) +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + RF_DBG(dm, DBG_RF_IQK, "[IQK] please check S%d RXIQK\n", + i); +#else + panic_printk("[IQK] please check S%d RXIQK\n", i); +#endif + } +} + +void _iqk_backup_mac_bb_8821c(struct dm_struct *dm, u32 *MAC_backup, + u32 *BB_backup, u32 *backup_mac_reg, + u32 *backup_bb_reg, u8 num_backup_bb_reg) +{ + u32 i; + + for (i = 0; i < MAC_REG_NUM_8821C; i++) + MAC_backup[i] = odm_read_4byte(dm, backup_mac_reg[i]); + + for (i = 0; i < num_backup_bb_reg; i++) + BB_backup[i] = odm_read_4byte(dm, backup_bb_reg[i]); +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]BackupMacBB Success!!!!\n"); */ +#endif +} + +void _iqk_backup_rf_8821c(struct dm_struct *dm, u32 RF_backup[][SS_8821C], + u32 *backup_rf_reg) +{ + u32 i, j; + + for (i = 0; i < RF_REG_NUM_8821C; i++) + for (j = 0; j < SS_8821C; j++) + RF_backup[i][j] = odm_get_rf_reg(dm, (u8)j, backup_rf_reg[i], RFREGOFFSETMASK); +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]BackupRF Success!!!!\n"); */ +#endif +} + +void _iqk_agc_bnd_int_8821c(struct dm_struct *dm) +{ + /*initialize RX AGC bnd, it must do after bbreset*/ + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_write_4byte(dm, 0x1b00, 0xf80a7008); + odm_write_4byte(dm, 0x1b00, 0xf8015008); + odm_write_4byte(dm, 0x1b00, 0xf8000008); +#if 0 + /*RF_DBG(dm, DBG_RF_IQK, "[IQK]init. rx agc bnd\n");*/ +#endif +} + +void _iqk_bb_reset_8821c(struct dm_struct *dm) +{ + boolean cca_ing = false; + u32 count = 0; + + odm_set_rf_reg(dm, RF_PATH_A, RF_0x0, RFREGOFFSETMASK, 0x10000); + odm_set_bb_reg(dm, R_0x8f8, + BIT(27) | BIT26 | BIT25 | BIT24 | BIT23 | BIT22 | BIT21 | BIT20, 0x0); + + while (1) { + odm_write_4byte(dm, 0x8fc, 0x0); + odm_set_bb_reg(dm, R_0x198c, 0x7, 0x7); + cca_ing = (boolean)odm_get_bb_reg(dm, R_0xfa0, BIT(3)); + + if (count > 30) + cca_ing = false; + + if (cca_ing) { + ODM_sleep_ms(1); + count++; + } else { + odm_write_1byte(dm, 0x808, 0x0); /*RX ant off*/ + odm_set_bb_reg(dm, R_0xa04, BIT(27) | BIT26 | BIT25 | BIT24, 0x0); /*CCK RX path off*/ + + /*BBreset*/ + odm_set_bb_reg(dm, R_0x0, BIT(16), 0x0); + odm_set_bb_reg(dm, R_0x0, BIT(16), 0x1); + + if (odm_get_bb_reg(dm, R_0x660, BIT(16))) + odm_write_4byte(dm, 0x6b4, 0x89000006); + RF_DBG(dm, DBG_RF_IQK, "[IQK]BBreset!!!!\n"); + break; + } + } +} + +void _iqk_afe_setting_8821c(struct dm_struct *dm, boolean do_iqk) +{ + if (do_iqk) { + /*IQK AFE setting RX_WAIT_CCA mode */ + odm_write_4byte(dm, 0xc60, 0x50000000); + odm_write_4byte(dm, 0xc60, 0x700F0040); + + /*AFE setting*/ + odm_write_4byte(dm, 0xc58, 0xd8000402); + odm_write_4byte(dm, 0xc5c, 0xd1000120); + odm_write_4byte(dm, 0xc6c, 0x00000a15); + _iqk_bb_reset_8821c(dm); +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]AFE setting for IQK mode!!!!\n"); */ +#endif + } else { + /*IQK AFE setting RX_WAIT_CCA mode */ + odm_write_4byte(dm, 0xc60, 0x50000000); + odm_write_4byte(dm, 0xc60, 0x700B8040); + + /*AFE setting*/ + odm_write_4byte(dm, 0xc58, 0xd8020402); + odm_write_4byte(dm, 0xc5c, 0xde000120); + odm_write_4byte(dm, 0xc6c, 0x0000122a); +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]AFE setting for Normal mode!!!!\n"); */ +#endif + } + /*0x9a4[31]=0: Select da clock*/ + odm_set_bb_reg(dm, R_0x9a4, BIT(31), 0x0); +} + +void _iqk_restore_mac_bb_8821c(struct dm_struct *dm, u32 *MAC_backup, + u32 *BB_backup, u32 *backup_mac_reg, + u32 *backup_bb_reg, u8 num_backup_bb_reg) +{ + u32 i; + + for (i = 0; i < MAC_REG_NUM_8821C; i++) + odm_write_4byte(dm, backup_mac_reg[i], MAC_backup[i]); + for (i = 0; i < num_backup_bb_reg; i++) + odm_write_4byte(dm, backup_bb_reg[i], BB_backup[i]); +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]RestoreMacBB Success!!!!\n"); */ +#endif +} + +void _iqk_restore_rf_8821c(struct dm_struct *dm, u32 *backup_rf_reg, + u32 RF_backup[][SS_8821C]) +{ + u32 i; + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, RFREGOFFSETMASK, 0x0); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xee, RFREGOFFSETMASK, 0x0); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, RF_backup[0][RF_PATH_A] & (~BIT(4))); +#if 0 + /*odm_set_rf_reg(dm, RF_PATH_A, RF_0xde, RFREGOFFSETMASK, RF_backup[1][RF_PATH_A]|BIT(4));*/ +#endif + odm_set_rf_reg(dm, RF_PATH_A, RF_0xde, RFREGOFFSETMASK, RF_backup[1][RF_PATH_A] & (~BIT(4))); + + for (i = 2; i < (RF_REG_NUM_8821C - 1); i++) + odm_set_rf_reg(dm, RF_PATH_A, backup_rf_reg[i], RFREGOFFSETMASK, RF_backup[i][RF_PATH_A]); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0x1, RFREGOFFSETMASK, (RF_backup[4][RF_PATH_A] & (~BIT(0)))); +#if 0 + /*RF_DBG(dm, DBG_RF_IQK, "[IQK]RestoreRF Success!!!!\n"); */ +#endif +} + +void _iqk_backup_iqk_8821c(struct dm_struct *dm, u8 step, u8 path) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 i, j, k; +#if 0 + /*u16 iqk_apply[2] = {0xc94, 0xe94};*/ +#endif + + switch (step) { + case 0: + iqk_info->iqk_channel[1] = iqk_info->iqk_channel[0]; + for (i = 0; i < SS_8821C; i++) { + iqk_info->lok_idac[1][i] = iqk_info->lok_idac[0][i]; + iqk_info->rxiqk_agc[1][i] = iqk_info->rxiqk_agc[0][i]; + iqk_info->bypass_iqk[1][i] = iqk_info->bypass_iqk[0][i]; + iqk_info->rxiqk_fail_code[1][i] = iqk_info->rxiqk_fail_code[0][i]; + for (j = 0; j < 2; j++) { + iqk_info->iqk_fail_report[1][i][j] = iqk_info->iqk_fail_report[0][i][j]; + for (k = 0; k < 8; k++) { + iqk_info->iqk_cfir_real[1][i][j][k] = iqk_info->iqk_cfir_real[0][i][j][k]; + iqk_info->iqk_cfir_imag[1][i][j][k] = iqk_info->iqk_cfir_imag[0][i][j][k]; + } + } + } + for (i = 0; i < SS_8821C; i++) { + iqk_info->rxiqk_fail_code[0][i] = 0x0; + iqk_info->rxiqk_agc[0][i] = 0x0; + for (j = 0; j < 2; j++) { + iqk_info->iqk_fail_report[0][i][j] = true; + iqk_info->gs_retry_count[0][i][j] = 0x0; + } + for (j = 0; j < 3; j++) + iqk_info->retry_count[0][i][j] = 0x0; + } + /*backup channel*/ + iqk_info->iqk_channel[0] = iqk_info->rf_reg18; + break; + case 1: /*LOK backup*/ + iqk_info->lok_idac[0][path] = odm_get_rf_reg(dm, (enum rf_path)path, RF_0x58, RFREGOFFSETMASK); + break; + case 2: /*TXIQK backup*/ + case 3: /*RXIQK backup*/ + phydm_get_iqk_cfir(dm, (step - 2), path, false); + break; + } +} + +void _iqk_reload_iqk_setting_8821c(struct dm_struct *dm, u8 channel, + u8 reload_idx + /*1: reload TX, 2: reload TX, RX*/) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 i, path, idx; + u16 iqk_apply[2] = {0xc94, 0xe94}; + + for (path = 0; path < SS_8821C; path++) { +#if 0 + if (reload_idx == 2) { + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xdf, BIT(4), 0x1); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x58, RFREGOFFSETMASK, iqk_info->lok_idac[channel][path]); + } +#endif + for (idx = 0; idx < reload_idx; idx++) { + odm_set_bb_reg(dm, R_0x1b00, MASKDWORD, 0xf8000008 | path << 1); + odm_set_bb_reg(dm, R_0x1b2c, MASKDWORD, 0x7); + odm_set_bb_reg(dm, R_0x1b38, MASKDWORD, 0x20000000); + odm_set_bb_reg(dm, R_0x1b3c, MASKDWORD, 0x20000000); + odm_set_bb_reg(dm, R_0x1bcc, MASKDWORD, 0x00000000); + if (idx == 0) + odm_set_bb_reg(dm, R_0x1b0c, BIT(13) | BIT(12), 0x3); + else + odm_set_bb_reg(dm, R_0x1b0c, BIT(13) | BIT(12), 0x1); + odm_set_bb_reg(dm, R_0x1bd4, BIT(20) | BIT(19) | BIT(18) | BIT(17) | BIT(16), 0x10); + for (i = 0; i < 8; i++) { + odm_write_4byte(dm, 0x1bd8, ((0xc0000000 >> idx) + 0x3) + (i * 4) + (iqk_info->iqk_cfir_real[channel][path][idx][i] << 9)); + odm_write_4byte(dm, 0x1bd8, ((0xc0000000 >> idx) + 0x1) + (i * 4) + (iqk_info->iqk_cfir_imag[channel][path][idx][i] << 9)); + } + if (idx == 0) + odm_set_bb_reg(dm, iqk_apply[path], BIT(0), !(iqk_info->iqk_fail_report[channel][path][idx])); + else + odm_set_bb_reg(dm, iqk_apply[path], BIT(10), !(iqk_info->iqk_fail_report[channel][path][idx])); + } + odm_set_bb_reg(dm, R_0x1bd8, MASKDWORD, 0x0); + odm_set_bb_reg(dm, R_0x1b0c, BIT(13) | BIT(12), 0x0); + } +} + +boolean +_iqk_reload_iqk_8821c(struct dm_struct *dm, boolean reset) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 i; + iqk_info->is_reload = false; + odm_set_bb_reg(dm, R_0x1bf0, BIT(16), 0x0); /*clear the reload flag*/ + + if (reset) { + for (i = 0; i < SS_8821C; i++) + iqk_info->iqk_channel[i] = 0x0; + } else { + iqk_info->rf_reg18 = odm_get_rf_reg(dm, RF_PATH_A, RF_0x18, RFREGOFFSETMASK); + + for (i = 0; i < SS_8821C; i++) { + if (iqk_info->rf_reg18 == iqk_info->iqk_channel[i]) { + _iqk_reload_iqk_setting_8821c(dm, i, 2); + _iqk_fill_iqk_report_8821c(dm, i); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]reload IQK result before!!!!\n"); + odm_set_bb_reg(dm, R_0x1bf0, BIT(16), 0x1); + iqk_info->is_reload = true; + } + } + } + + return iqk_info->is_reload; +} + +void _iqk_rfe_setting_8821c(struct dm_struct *dm, boolean ext_pa_on) +{ + if (ext_pa_on) { + /*RFE setting*/ + odm_write_4byte(dm, 0xcb0, 0x77777777); + odm_write_4byte(dm, 0xcb4, 0x00007777); + odm_write_4byte(dm, 0xcbc, 0x0000083B); +#if 0 + /*odm_write_4byte(dm, 0x1990, 0x00000c30);*/ +#endif + RF_DBG(dm, DBG_RF_IQK, "[IQK]external PA on!!!!\n"); + } else { + /*RFE setting*/ + odm_write_4byte(dm, 0xcb0, 0x77171117); + odm_write_4byte(dm, 0xcb4, 0x00001177); + odm_write_4byte(dm, 0xcbc, 0x00000404); +#if 0 + /*odm_write_4byte(dm, 0x1990, 0x00000c30);*/ +#endif + RF_DBG(dm, DBG_RF_IQK, "[IQK]external PA off!!!!\n"); + } +} + +void _iqk_rfsetting_8821c(struct dm_struct *dm) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + u8 path; + u32 tmp; + + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_write_4byte(dm, 0x1bb8, 0x00000000); + + for (path = 0; path < SS_8821C; path++) { + /*0xdf:B11 = 1,B4 = 0, B1 = 1*/ + tmp = odm_get_rf_reg(dm, (enum rf_path)path, RF_0xdf, RFREGOFFSETMASK); + tmp = (tmp & (~BIT(4))) | BIT(1) | BIT(11); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xdf, RFREGOFFSETMASK, tmp); + + if (iqk_info->is_btg) { + tmp = odm_get_rf_reg(dm, RF_PATH_A, RF_0xde, RFREGOFFSETMASK); + tmp = (tmp & (~BIT(4))) | BIT(15); +#if 0 + /*tmp = tmp|BIT(4)|BIT(15); //manual LOK value for A-cut*/ +#endif + odm_set_rf_reg(dm, RF_PATH_A, RF_0xde, RFREGOFFSETMASK, tmp); + } + + if (!iqk_info->is_btg) { + /*WLAN_AG*/ + /*TX IQK mode init*/ + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, RFREGOFFSETMASK, 0x80000); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x33, RFREGOFFSETMASK, 0x00024); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3e, RFREGOFFSETMASK, 0x0003f); +#if 0 + /*odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0x60fde);*/ +#endif + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0xe0fde); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, RFREGOFFSETMASK, 0x00000); + if (*dm->band_type == ODM_BAND_5G) { + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, BIT(19), 0x1); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x33, RFREGOFFSETMASK, 0x00026); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3e, RFREGOFFSETMASK, 0x00037); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0xdefce); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, BIT(19), 0x0); + } else { + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, BIT(19), 0x1); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x33, RFREGOFFSETMASK, 0x00026); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3e, RFREGOFFSETMASK, 0x00037); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0x5efce); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xef, BIT(19), 0x0); + } + } else { + /*WLAN_BTG*/ + /*TX IQK mode init*/ + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xee, RFREGOFFSETMASK, 0x01000); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x33, RFREGOFFSETMASK, 0x00004); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0x3f, RFREGOFFSETMASK, 0x01ec1); + odm_set_rf_reg(dm, (enum rf_path)path, RF_0xee, RFREGOFFSETMASK, 0x00000); + } + } +} + +void _iqk_configure_macbb_8821c(struct dm_struct *dm) +{ + /*MACBB register setting*/ + odm_write_1byte(dm, 0x522, 0x7f); + odm_set_bb_reg(dm, R_0x1518, BIT(16), 0x1); + odm_set_bb_reg(dm, R_0x550, BIT(11) | BIT(3), 0x0); + odm_set_bb_reg(dm, R_0x90c, BIT(15), 0x1); /*0x90c[15]=1: dac_buf reset selection*/ + + /*0xc94[0]=1, 0xe94[0]=1: Let tx from IQK*/ + odm_set_bb_reg(dm, R_0xc94, BIT(0), 0x1); + odm_set_bb_reg(dm, R_0xc94, (BIT(11) | BIT(10)), 0x1); + /* 3-wire off*/ + odm_write_4byte(dm, 0xc00, 0x00000004); + /*disable PMAC*/ + odm_set_bb_reg(dm, R_0xb00, BIT(8), 0x0); +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]Set MACBB setting for IQK!!!!\n");*/ +#endif + /*disable CCK block*/ + odm_set_bb_reg(dm, R_0x808, BIT(28), 0x0); + /*disable OFDM CCA*/ + odm_set_bb_reg(dm, R_0x838, BIT(3) | BIT(2) | BIT(1), 0x7); + +} + +void _iqk_lok_setting_8821c(struct dm_struct *dm, u8 path, u8 pad_index) +{ + u32 LOK0x56_2G = 0x50ef3; + u32 LOK0x56_5G = 0x50ee8; + u32 LOK0x33 = 0; + u32 LOK0x78 = 0xbcbba; + u32 tmp = 0; + + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + LOK0x33 = pad_index; + /*add delay of MAC send packet*/ + + if (*dm->mp_mode) + odm_set_bb_reg(dm, R_0x810, BIT(7) | BIT(6) | BIT(5) | BIT(4), 0x8); + + if (iqk_info->is_btg) { + tmp = (LOK0x78 & 0x1c000) >> 14; + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_4byte(dm, 0x1bcc, 0x1b); + odm_write_1byte(dm, 0x1b23, 0x00); + odm_write_1byte(dm, 0x1b2b, 0x80); + /*0x78[11:0] = IDAC value*/ + LOK0x78 = LOK0x78 & (0xe3fff | ((u32)pad_index << 14)); + odm_set_rf_reg(dm, path, RF_0x78, RFREGOFFSETMASK, LOK0x78); + odm_set_rf_reg(dm, path, RF_0x5c, RFREGOFFSETMASK, 0x05320); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xac018); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xee, BIT(4), 0x1); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, BIT(3), 0x0); + RF_DBG(dm, DBG_RF_IQK, "[IQK] In the BTG\n"); + } else { + /*tmp = (LOK0x56 & 0xe0) >> 5;*/ + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_4byte(dm, 0x1bcc, 0x9); + odm_write_1byte(dm, 0x1b23, 0x00); + + switch (*dm->band_type) { + case ODM_BAND_2_4G: + odm_write_1byte(dm, 0x1b2b, 0x00); + LOK0x56_2G = LOK0x56_2G & (0xfff1f | ((u32)pad_index << 5)); + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, LOK0x56_2G); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xadc18); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(4), 0x1); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, BIT(3), 0x0); + break; + case ODM_BAND_5G: + odm_write_1byte(dm, 0x1b2b, 0x00); + LOK0x56_5G = LOK0x56_5G & (0xfff1f | ((u32)pad_index << 5)); + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, LOK0x56_5G); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xadc18); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(4), 0x1); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, BIT(3), 0x1); + break; + } + } + /*for IDAC LUT by PAD idx*/ + odm_set_rf_reg(dm, path, RF_0x33, BIT(2) | BIT(1) | BIT(0), LOK0x33); +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]Set LOK setting!!!!\n");*/ +#endif +} + +void _iqk_txk_setting_8821c(struct dm_struct *dm, u8 path) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (iqk_info->is_btg) { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_4byte(dm, 0x1bcc, 0x1b); + odm_write_4byte(dm, 0x1b20, 0x00840008); + + /*0x78[11:0] = IDAC value*/ + odm_set_rf_reg(dm, path, RF_0x78, RFREGOFFSETMASK, 0xbcbba); + odm_set_rf_reg(dm, path, RF_0x5c, RFREGOFFSETMASK, 0x04320); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xac018); + odm_write_1byte(dm, 0x1b2b, 0x80); + } else { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_4byte(dm, 0x1bcc, 0x9); + odm_write_4byte(dm, 0x1b20, 0x01440008); + + switch (*dm->band_type) { + case ODM_BAND_2_4G: + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x50EF3); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xadc18); + odm_write_1byte(dm, 0x1b2b, 0x00); + break; + case ODM_BAND_5G: +#if 0 + /*odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x50EF0);*/ + /*odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x50Ec8);*/ +#endif + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x5004e); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa9c18); + odm_write_1byte(dm, 0x1b2b, 0x00); + break; + } + } +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]Set TXK setting!!!!\n");*/ +#endif +} + +void _iqk_rxk1setting_8821c(struct dm_struct *dm, u8 path) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (iqk_info->is_btg) { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_1byte(dm, 0x1b2b, 0x80); + odm_write_4byte(dm, 0x1bcc, 0x09); + odm_write_4byte(dm, 0x1b20, 0x01450008); + odm_write_4byte(dm, 0x1b24, 0x01460c88); + + /*0x78[11:0] = IDAC value*/ + odm_set_rf_reg(dm, path, RF_0x78, RFREGOFFSETMASK, 0x8cbba); + odm_set_rf_reg(dm, path, RF_0x5c, RFREGOFFSETMASK, 0x00320); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa8018); + } else { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + switch (*dm->band_type) { + case ODM_BAND_2_4G: + odm_write_1byte(dm, 0x1bcc, 0x12); + odm_write_1byte(dm, 0x1b2b, 0x00); + odm_write_4byte(dm, 0x1b20, 0x01450008); + odm_write_4byte(dm, 0x1b24, 0x01461068); + + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x510f3); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa9c00); + break; + case ODM_BAND_5G: + odm_write_1byte(dm, 0x1bcc, 0x9); + odm_write_1byte(dm, 0x1b2b, 0x00); + odm_write_4byte(dm, 0x1b20, 0x00450008); + odm_write_4byte(dm, 0x1b24, 0x00461468); + + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x510f3); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa9c00); + break; + } + } +#if 0 + /*RF_DBG(dm, DBG_RF_IQK, "[IQK]Set RXK setting!!!!\n");*/ +#endif +} + +static u8 btg_lna[5] = {0x0, 0x4, 0x8, 0xc, 0xf}; +static u8 wlg_lna[5] = {0x0, 0x1, 0x2, 0x3, 0x5}; +static u8 wla_lna[5] = {0x0, 0x1, 0x3, 0x4, 0x5}; + +void _iqk_rxk2setting_8821c(struct dm_struct *dm, u8 path, boolean is_gs) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (iqk_info->is_btg) { + if (is_gs) { + iqk_info->tmp1bcc = 0x1b; + iqk_info->lna_idx = 2; + } + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_1byte(dm, 0x1b2b, 0x80); + odm_write_4byte(dm, 0x1bcc, iqk_info->tmp1bcc); + odm_write_4byte(dm, 0x1b20, 0x01450008); + odm_write_4byte(dm, 0x1b24, (0x01460048 | (btg_lna[iqk_info->lna_idx] << 10))); + /*0x78[11:0] = IDAC value*/ + odm_set_rf_reg(dm, path, RF_0x78, RFREGOFFSETMASK, 0x8cbba); + odm_set_rf_reg(dm, path, RF_0x5c, RFREGOFFSETMASK, 0x00320); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa8018); + } else { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + switch (*dm->band_type) { + case ODM_BAND_2_4G: + if (is_gs) { + iqk_info->tmp1bcc = 0x12; + iqk_info->lna_idx = 2; + } + odm_write_1byte(dm, 0x1bcc, iqk_info->tmp1bcc); + odm_write_1byte(dm, 0x1b2b, 0x00); + odm_write_4byte(dm, 0x1b20, 0x01450008); + odm_write_4byte(dm, 0x1b24, (0x01460048 | (wlg_lna[iqk_info->lna_idx] << 10))); + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x510f3); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa9c00); + break; + case ODM_BAND_5G: + if (is_gs) { + /*iqk_info->tmp1bcc = 0x12;*/ + iqk_info->tmp1bcc = 0x09; + iqk_info->lna_idx = 2; + } + odm_write_1byte(dm, 0x1bcc, iqk_info->tmp1bcc); + odm_write_1byte(dm, 0x1b2b, 0x00); + odm_write_4byte(dm, 0x1b20, 0x00450008); + odm_write_4byte(dm, 0x1b24, (0x01460048 | (wla_lna[iqk_info->lna_idx] << 10))); +#if 0 + /*odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x51000);*/ +#endif + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x51060); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa9c00); + break; + } + } +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]Set RXK setting!!!!\n");*/ +#endif +} + +boolean +_iqk_check_cal_8821c(struct dm_struct *dm, u32 IQK_CMD) +{ + boolean notready = true, fail = true; + u32 delay_count = 0x0; + + while (notready) { + if (odm_read_4byte(dm, 0x1b00) == (IQK_CMD & 0xffffff0f)) { + fail = (boolean)odm_get_bb_reg(dm, R_0x1b08, BIT(26)); + notready = false; + } else { +#if 0 + /*ODM_sleep_ms(1);*/ +#endif + ODM_delay_us(10); + delay_count++; + } + + if (delay_count >= 50000) { + fail = true; + RF_DBG(dm, DBG_RF_IQK, "[IQK]IQK timeout!!!\n"); + break; + } + } +#if 0 + /* + RF_DBG(dm, DBG_RF_IQK, + "[IQK]delay count = 0x%x!!!\n", delay_count); +*/ +#endif + return fail; +} + +boolean +_iqk_rx_iqk_gain_search_fail_8821c(struct dm_struct *dm, u8 path, u8 step) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + boolean fail = true; + u32 IQK_CMD = 0x0, rf_reg0, tmp, rxbb; + u8 IQMUX[4] = {0x9, 0x12, 0x1b, 0x24}, *plna; + u8 idx; + /*u8 lna_setting[5];*/ + + if (iqk_info->is_btg) + plna = btg_lna; + else if (*dm->band_type == ODM_BAND_2_4G) + plna = wlg_lna; + else + plna = wla_lna; + + for (idx = 0; idx < 4; idx++) + if (iqk_info->tmp1bcc == IQMUX[idx]) + break; + + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_4byte(dm, 0x1bcc, iqk_info->tmp1bcc); + + if (step == RXIQK1) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]============ S%d RXIQK GainSearch ============\n", + iqk_info->is_btg); + + if (step == RXIQK1) + IQK_CMD = 0xf8000208 | (1 << (path + 4)); + else + IQK_CMD = 0xf8000308 | (1 << (path + 4)); + + RF_DBG(dm, DBG_RF_IQK, "[IQK]S%d GS%d_Trigger = 0x%x\n", path, step, + IQK_CMD); + + _iqk_set_gnt_wl_gnt_bt(dm, true); + odm_write_4byte(dm, 0x1b00, IQK_CMD); + odm_write_4byte(dm, 0x1b00, IQK_CMD + 0x1); +#if 0 + /*ODM_sleep_ms(GS_delay_8821C);*/ +#endif + fail = _iqk_check_cal_8821c(dm, IQK_CMD); + RF_DBG(dm, DBG_RF_IQK, "[IQK]check 0x49c = %x\n", + odm_read_1byte(dm, 0x49c)); + _iqk_set_gnt_wl_gnt_bt(dm, false); + + if (step == RXIQK2) { + rf_reg0 = odm_get_rf_reg(dm, (enum rf_path)path, RF_0x0, RFREGOFFSETMASK); + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]S%d ==> RF0x0 = 0x%x, tmp1bcc = 0x%x, idx = %d, 0x1b3c = 0x%x\n", + path, rf_reg0, iqk_info->tmp1bcc, idx, + odm_read_4byte(dm, 0x1b3c)); + tmp = (rf_reg0 & 0x1fe0) >> 5; + rxbb = tmp & 0x1f; +#if 1 + + if (rxbb == 0x1) { + if (idx != 3) + idx++; + else if (iqk_info->lna_idx != 0x0) + iqk_info->lna_idx--; + else + iqk_info->isbnd = true; + fail = true; + } else if (rxbb == 0xa) { + if (idx != 0) + idx--; + else if (iqk_info->lna_idx != 0x4) + iqk_info->lna_idx++; + else + iqk_info->isbnd = true; + fail = true; + } else { + fail = false; + } + + if (iqk_info->isbnd) + fail = false; +#endif + +#if 0 + if (rxbb == 0x1) { + if (iqk_info->lna_idx != 0x0) + iqk_info->lna_idx--; + else if (idx != 3) + idx++; + else + iqk_info->isbnd = true; + fail = true; + } else if (rxbb == 0xa) { + if (idx != 0) + idx--; + else if (iqk_info->lna_idx != 0x7) + iqk_info->lna_idx++; + else + iqk_info->isbnd = true; + fail = true; + } else + fail = false; + + if (iqk_info->isbnd == true) + fail = false; +#endif + iqk_info->tmp1bcc = IQMUX[idx]; + + if (fail) { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_4byte(dm, 0x1b24, (odm_read_4byte(dm, 0x1b24) & 0xffffc3ff) | (*(plna + iqk_info->lna_idx) << 10)); + } + } + return fail; +} +void _iqk_rxk2setting_by_toneindex_8821c(struct dm_struct *dm, u8 path, + boolean is_gs, u8 toneindex) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (iqk_info->is_btg) { + iqk_info->tmp1bcc = 0x1b; + iqk_info->lna_idx = 2; + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_1byte(dm, 0x1b2b, 0x80); + odm_write_4byte(dm, 0x1bcc, iqk_info->tmp1bcc); + odm_write_4byte(dm, 0x1b20, 0x01450008); + odm_write_4byte(dm, 0x1b24, (0x01460048 | (btg_lna[iqk_info->lna_idx] << 10))); + /*0x78[11:0] = IDAC value*/ + odm_set_rf_reg(dm, path, RF_0x78, RFREGOFFSETMASK, 0x8cbba); + odm_set_rf_reg(dm, path, RF_0x5c, RFREGOFFSETMASK, 0x00320); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa8018); + } else { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + switch (*dm->band_type) { + case ODM_BAND_2_4G: + iqk_info->tmp1bcc = 0x12; + iqk_info->lna_idx = 2; + odm_write_1byte(dm, 0x1bcc, iqk_info->tmp1bcc); + odm_write_1byte(dm, 0x1b2b, 0x00); + odm_write_4byte(dm, 0x1b20, 0x01450008); + odm_write_4byte(dm, 0x1b24, (0x01460048 | (wlg_lna[iqk_info->lna_idx] << 10))); + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x510f3); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa9c00); + break; + case ODM_BAND_5G: + iqk_info->tmp1bcc = 0x09; + iqk_info->lna_idx = 2; + odm_write_1byte(dm, 0x1bcc, iqk_info->tmp1bcc); + odm_write_1byte(dm, 0x1b2b, 0x00); + odm_write_4byte(dm, 0x1b20, 0x00450008); + odm_write_4byte(dm, 0x1b24, (0x01460048 | (wla_lna[iqk_info->lna_idx] << 10))); +#if 0 + /*odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x51000);*/ +#endif + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, 0x51060); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa9c00); + break; + } + } + odm_write_4byte(dm, 0x1b20, (odm_read_4byte(dm, 0x1b20) & 0x000fffff) | toneindex << 20); + odm_write_4byte(dm, 0x1b24, (odm_read_4byte(dm, 0x1b24) & 0x000fffff) | toneindex << 20); +} + +boolean +_iqk_rx_iqk_gain_search_fail_by_toneindex_8821c(struct dm_struct *dm, u8 path, + u8 step, u8 tone_index) +{ + boolean fail = true; + u32 IQK_CMD; +#if 0 + /*u8 lna_setting[5];*/ +#endif + + _iqk_rxk2setting_by_toneindex_8821c(dm, path, RXIQK1, tone_index); + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + + IQK_CMD = 0xf8000208 | (1 << (path + 4)); + + _iqk_set_gnt_wl_gnt_bt(dm, true); + odm_write_4byte(dm, 0x1b00, IQK_CMD); + odm_write_4byte(dm, 0x1b00, IQK_CMD + 0x1); +#if 0 + /*ODM_sleep_ms(GS_delay_8821C);*/ +#endif + fail = _iqk_check_cal_8821c(dm, IQK_CMD); + _iqk_set_gnt_wl_gnt_bt(dm, false); + + return fail; +} + +boolean +_lok_one_shot_8821c(void *dm_void, u8 path, u8 pad_index) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 delay_count = 0; + boolean LOK_notready = false; + u32 LOK_temp2 = 0, LOK_temp3 = 0; + u32 IQK_CMD = 0x0; +#if 0 + /*u8 LOKreg[] = {0x58, 0x78};*/ +#endif + RF_DBG(dm, DBG_RF_IQK, "[IQK]==========S%d LOK ==========\n", + iqk_info->is_btg); + + IQK_CMD = 0xf8000008 | (1 << (4 + path)); + + RF_DBG(dm, DBG_RF_IQK, "[IQK]LOK_Trigger = 0x%x\n", IQK_CMD); + + _iqk_set_gnt_wl_gnt_bt(dm, true); + odm_write_4byte(dm, 0x1b00, IQK_CMD); + odm_write_4byte(dm, 0x1b00, IQK_CMD + 1); + /*LOK: CMD ID = 0 {0xf8000018, 0xf8000028}*/ + /*LOK: CMD ID = 0 {0xf8000019, 0xf8000029}*/ +#if 0 + /*ODM_sleep_ms(LOK_delay_8821C);*/ +#endif + ODM_delay_us(10); + + delay_count = 0; + LOK_notready = true; + + while (LOK_notready) { + if (odm_get_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK) == 0x12345) + LOK_notready = false; + else + LOK_notready = true; + + if (LOK_notready) { +#if 0 + /*ODM_sleep_ms(1);*/ +#endif + ODM_delay_us(10); + delay_count++; + } + + if (delay_count >= 50000) { + RF_DBG(dm, DBG_RF_IQK, "[IQK]S%d LOK timeout!!!\n", + path); + break; + } + } + odm_set_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK, 0x0); + + _iqk_set_gnt_wl_gnt_bt(dm, false); + RF_DBG(dm, DBG_RF_IQK, "[IQK]S%d ==> delay_count = 0x%x\n", path, + delay_count); + + if (!LOK_notready) { + LOK_temp2 = odm_get_rf_reg(dm, (enum rf_path)path, RF_0x8, RFREGOFFSETMASK); + LOK_temp3 = odm_get_rf_reg(dm, (enum rf_path)path, RF_0x58, RFREGOFFSETMASK); + + RF_DBG(dm, DBG_RF_IQK, "[IQK]0x8 = 0x%x, 0x58 = 0x%x\n", + LOK_temp2, LOK_temp3); + } else { + RF_DBG(dm, DBG_RF_IQK, "[IQK]==>S%d LOK Fail!!!\n", path); + } + + iqk_info->lok_fail[path] = LOK_notready; + + /*fill IDAC LUT table*/ +#if 0 + /* + for (i = 0; i < 8; i++) { + odm_set_rf_reg(dm, path, RF_0x33, BIT(2)|BIT(1)|BIT(0), i); + odm_set_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK, LOK_temp2); + } + */ +#endif + return LOK_notready; +} + +boolean +_iqk_one_shot_8821c(void *dm_void, u8 path, u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 delay_count = 0; + boolean fail = true; + u32 IQK_CMD = 0x0; + u16 iqk_apply[2] = {0xc94, 0xe94}; + + if (idx == TX_IQK) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]============ S%d WBTXIQK ============\n", + iqk_info->is_btg); + else if (idx == RXIQK1) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]============ S%d WBRXIQK STEP1============\n", + iqk_info->is_btg); + else + RF_DBG(dm, DBG_RF_IQK, + "[IQK]============ S%d WBRXIQK STEP2============\n", + iqk_info->is_btg); + + if (idx == TXIQK) { + IQK_CMD = 0xf8000008 | ((*dm->band_width + 4) << 8) | (1 << (path + 4)); + RF_DBG(dm, DBG_RF_IQK, "[IQK]TXK_Trigger = 0x%x\n", IQK_CMD); +#if 0 + /*{0xf8000418, 0xf800042a} ==> 20 WBTXK (CMD = 4)*/ + /*{0xf8000518, 0xf800052a} ==> 40 WBTXK (CMD = 5)*/ + /*{0xf8000618, 0xf800062a} ==> 80 WBTXK (CMD = 6)*/ +#endif + } else if (idx == RXIQK1) { + if (*dm->band_width == 2) + IQK_CMD = 0xf8000808 | (1 << (path + 4)); + else + IQK_CMD = 0xf8000708 | (1 << (path + 4)); + RF_DBG(dm, DBG_RF_IQK, "[IQK]RXK1_Trigger = 0x%x\n", IQK_CMD); +#if 0 + /*{0xf8000718, 0xf800072a} ==> 20 WBTXK (CMD = 7)*/ + /*{0xf8000718, 0xf800072a} ==> 40 WBTXK (CMD = 7)*/ + /*{0xf8000818, 0xf800082a} ==> 80 WBTXK (CMD = 8)*/ +#endif + } else if (idx == RXIQK2) { + IQK_CMD = 0xf8000008 | ((*dm->band_width + 9) << 8) | (1 << (path + 4)); + RF_DBG(dm, DBG_RF_IQK, "[IQK]RXK2_Trigger = 0x%x\n", IQK_CMD); +#if 0 + /*{0xf8000918, 0xf800092a} ==> 20 WBRXK (CMD = 9)*/ + /*{0xf8000a18, 0xf8000a2a} ==> 40 WBRXK (CMD = 10)*/ + /*{0xf8000b18, 0xf8000b2a} ==> 80 WBRXK (CMD = 11)*/ +#endif + } + + _iqk_set_gnt_wl_gnt_bt(dm, true); + + odm_write_4byte(dm, 0x1bc8, 0x80000000); + odm_write_4byte(dm, 0x8f8, 0x41400080); + + if (odm_get_rf_reg(dm, path, RF_0x08, RFREGOFFSETMASK) != 0x0) + odm_set_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK, 0x0); + + odm_write_4byte(dm, 0x1b00, IQK_CMD); + odm_write_4byte(dm, 0x1b00, IQK_CMD + 0x1); + +#if 0 + /*ODM_sleep_ms(WBIQK_delay_8821C);*/ +#endif + + fail = _iqk_check_nctl_done_8821c(dm, path, IQK_CMD); + + RF_DBG(dm, DBG_RF_IQK, "[IQK]check 0x49c = %x\n", + odm_read_1byte(dm, 0x49c)); + + _iqk_set_gnt_wl_gnt_bt(dm, false); + + if (dm->debug_components & DBG_RF_IQK) { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]S%d ==> 0x1b00 = 0x%x, 0x1b08 = 0x%x\n", path, + odm_read_4byte(dm, 0x1b00), odm_read_4byte(dm, 0x1b08)); + RF_DBG(dm, DBG_RF_IQK, "[IQK]S%d ==> delay_count = 0x%x\n", + path, delay_count); + if (idx != TXIQK) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]S%d ==> RF0x0 = 0x%x, RF0x%x = 0x%x\n", + path, + odm_get_rf_reg(dm, path, RF_0x0, + RFREGOFFSETMASK), + (iqk_info->is_btg) ? 0x78 : 0x56, + (iqk_info->is_btg) ? + odm_get_rf_reg(dm, path, RF_0x78, + RFREGOFFSETMASK) : + odm_get_rf_reg(dm, path, RF_0x56, + RFREGOFFSETMASK)); + } + + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + if (idx == TXIQK) { + if (fail) + odm_set_bb_reg(dm, iqk_apply[path], BIT(0), 0x0); + else + _iqk_backup_iqk_8821c(dm, 0x2, path); + } + if (idx == RXIQK2) { + iqk_info->rxiqk_agc[0][path] = + (u16)(((odm_get_rf_reg(dm, (enum rf_path)path, RF_0x0, RFREGOFFSETMASK) >> 5) & 0xff) | + (iqk_info->tmp1bcc << 8)); + + odm_write_4byte(dm, 0x1b38, 0x20000000); + + if (fail) + odm_set_bb_reg(dm, iqk_apply[path], (BIT(11) | BIT(10)), 0x0); + else + _iqk_backup_iqk_8821c(dm, 0x3, path); + } + + if (idx == TXIQK) + iqk_info->iqk_fail_report[0][path][TXIQK] = fail; + else + iqk_info->iqk_fail_report[0][path][RXIQK] = fail; + + return fail; +} + +boolean +_iqk_rxiqkbystep_8821c(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + boolean KFAIL = true, gonext; + +#if 1 + switch (iqk_info->rxiqk_step) { + case 1: /*gain search_RXK1*/ + _iqk_rxk1setting_8821c(dm, path); + gonext = false; + while (1) { + KFAIL = _iqk_rx_iqk_gain_search_fail_8821c(dm, path, RXIQK1); + if (KFAIL && iqk_info->gs_retry_count[0][path][0] < 2) { + iqk_info->gs_retry_count[0][path][0]++; + } else if (KFAIL) { + iqk_info->rxiqk_fail_code[0][path] = 0; + iqk_info->rxiqk_step = 5; + gonext = true; + } else { + iqk_info->rxiqk_step++; + gonext = true; + } + if (gonext) + break; + } + halrf_iqk_xym_read(dm, 0x0, 0x2); + break; + case 2: /*gain search_RXK2*/ + _iqk_rxk2setting_8821c(dm, path, true); + iqk_info->isbnd = false; + while (1) { + KFAIL = _iqk_rx_iqk_gain_search_fail_8821c(dm, path, RXIQK2); + if (KFAIL && iqk_info->gs_retry_count[0][path][1] < rxiqk_gs_limit) { + iqk_info->gs_retry_count[0][path][1]++; + } else { + iqk_info->rxiqk_step++; + break; + } + } + halrf_iqk_xym_read(dm, 0x0, 0x3); + break; + case 3: /*RXK1*/ + _iqk_rxk1setting_8821c(dm, path); + gonext = false; + while (1) { + KFAIL = _iqk_one_shot_8821c(dm, path, RXIQK1); + if (KFAIL && iqk_info->retry_count[0][path][RXIQK1] < 2) { + iqk_info->retry_count[0][path][RXIQK1]++; + } else if (KFAIL) { + iqk_info->rxiqk_fail_code[0][path] = 1; + iqk_info->rxiqk_step = 5; + gonext = true; + } else { + iqk_info->rxiqk_step++; + gonext = true; + } + if (gonext) + break; + } + halrf_iqk_xym_read(dm, 0x0, 0x4); + break; + case 4: /*RXK2*/ + _iqk_rxk2setting_8821c(dm, path, false); + gonext = false; + while (1) { + KFAIL = _iqk_one_shot_8821c(dm, path, RXIQK2); + if (KFAIL && iqk_info->retry_count[0][path][RXIQK2] < 2) { + iqk_info->retry_count[0][path][RXIQK2]++; + } else if (KFAIL) { + iqk_info->rxiqk_fail_code[0][path] = 2; + iqk_info->rxiqk_step = 5; + gonext = true; + } else { + iqk_info->rxiqk_step++; + gonext = true; + } + if (gonext) + break; + } + halrf_iqk_xym_read(dm, 0x0, 0x0); + break; + } + return KFAIL; +#endif +} +void _iqk_iqk_by_path_8821c(void *dm_void, boolean segment_iqk) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + boolean KFAIL = true; + u8 i, kcount_limit; + +#if 0 + /* RF_DBG(dm, DBG_RF_IQK, "[IQK]iqk_step = 0x%x\n", dm->rf_calibrate_info.iqk_step); */ +#endif + if (*dm->band_width == 2) + kcount_limit = kcount_limit_80m; + else + kcount_limit = kcount_limit_others; + + while (1) { + switch (dm->rf_calibrate_info.iqk_step) { + case 1: /*S0 LOK*/ + for (i = 0; i < 8; i++) { /* the LOK Cal in the each PAD stage*/ + _iqk_lok_setting_8821c(dm, RF_PATH_A, i); + _lok_one_shot_8821c(dm, RF_PATH_A, i); + } + dm->rf_calibrate_info.iqk_step++; + break; + case 2: /*S0 TXIQK*/ + _iqk_txk_setting_8821c(dm, RF_PATH_A); + KFAIL = _iqk_one_shot_8821c(dm, RF_PATH_A, TXIQK); + iqk_info->kcount++; + RF_DBG(dm, DBG_RF_IQK, "[IQK]KFail = 0x%x\n", KFAIL); + if (KFAIL && iqk_info->retry_count[0][RF_PATH_A][TXIQK] < 3) + iqk_info->retry_count[0][RF_PATH_A][TXIQK]++; + else + dm->rf_calibrate_info.iqk_step++; + halrf_iqk_xym_read(dm, 0x0, 0x1); + break; + case 3: /*S0 RXIQK*/ + while (1) { + KFAIL = _iqk_rxiqkbystep_8821c(dm, RF_PATH_A); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]S0RXK KFail = 0x%x\n", KFAIL); + if (iqk_info->rxiqk_step == 5) { + dm->rf_calibrate_info.iqk_step++; + iqk_info->rxiqk_step = 1; + if (KFAIL) + RF_DBG(dm, DBG_RF_IQK, "[IQK]S0RXK fail code: %d!!!\n", iqk_info->rxiqk_fail_code[0][RF_PATH_A]); + break; + } + } + iqk_info->kcount++; + break; + } + + if (dm->rf_calibrate_info.iqk_step == 4) { + RF_DBG(dm, DBG_RF_IQK, + "[IQK]==========LOK summary ==========\n"); + RF_DBG(dm, DBG_RF_IQK, "[IQK]PathA_LOK_notready = %d\n", + iqk_info->lok_fail[RF_PATH_A]); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]==========IQK summary ==========\n"); + RF_DBG(dm, DBG_RF_IQK, "[IQK]PathA_TXIQK_fail = %d\n", + iqk_info->iqk_fail_report[0][RF_PATH_A][TXIQK]); + RF_DBG(dm, DBG_RF_IQK, "[IQK]PathA_RXIQK_fail = %d\n", + iqk_info->iqk_fail_report[0][RF_PATH_A][RXIQK]); + RF_DBG(dm, DBG_RF_IQK, "[IQK]PathA_TXIQK_retry = %d\n", + iqk_info->retry_count[0][RF_PATH_A][TXIQK]); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]PathA_RXK1_retry = %d, PathA_RXK2_retry = %d\n", + iqk_info->retry_count[0][RF_PATH_A][RXIQK1], + iqk_info->retry_count[0][RF_PATH_A][RXIQK2]); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]PathA_GS1_retry = %d, PathA_GS2_retry = %d\n", + iqk_info->gs_retry_count[0][RF_PATH_A][0], + iqk_info->gs_retry_count[0][RF_PATH_A][1]); + + for (i = 0; i < SS_8821C; i++) { + odm_write_4byte(dm, 0x1b00, 0xf8000008 | i << 1); + odm_write_4byte(dm, 0x1b2c, 0x7); + odm_write_4byte(dm, 0x1bcc, 0x0); + odm_write_4byte(dm, 0x1b38, 0x20000000); + } + break; + } + RF_DBG(dm, DBG_RF_IQK, "[IQK]segmentIQK = %d, Kcount = %d\n", + segment_iqk, iqk_info->kcount); + if (segment_iqk && iqk_info->kcount == kcount_limit) + break; + } +} + +void _iqk_start_iqk_8821c(struct dm_struct *dm, boolean segment_iqk) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u32 tmp; + + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_write_4byte(dm, 0x1bb8, 0x00000000); + /*GNT_WL = 1*/ + if (iqk_info->is_btg) { + tmp = odm_get_rf_reg(dm, RF_PATH_A, RF_0x1, RFREGOFFSETMASK); + tmp = (tmp & (~BIT(3))) | BIT(0) | BIT(2) | BIT(5); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x1, RFREGOFFSETMASK, tmp); + } else { + tmp = odm_get_rf_reg(dm, RF_PATH_A, RF_0x1, RFREGOFFSETMASK); + tmp = ((tmp & (~BIT(3))) & (~BIT(5))) | BIT(0) | BIT(2); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x1, RFREGOFFSETMASK, tmp); + RF_DBG(dm, DBG_RF_IQK, "[IQK]==> RF0x1 = 0x%x\n", + odm_get_rf_reg(dm, RF_PATH_A, RF_0x1, RFREGOFFSETMASK)); + } + _iqk_iqk_by_path_8821c(dm, segment_iqk); +} + +void _iq_calibrate_8821c_init(struct dm_struct *dm) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + u8 i, j, k, m; + static boolean firstrun = true; + + if (firstrun) { + firstrun = false; + RF_DBG(dm, DBG_RF_IQK, + "[IQK]=====>PHY_IQCalibrate_8821C_Init\n"); + + for (i = 0; i < SS_8821C; i++) { + for (j = 0; j < 2; j++) { + iqk_info->lok_fail[i] = true; + iqk_info->iqk_fail[j][i] = true; + iqk_info->iqc_matrix[j][i] = 0x20000000; + } + } + + for (i = 0; i < 2; i++) { + iqk_info->iqk_channel[i] = 0x0; + + for (j = 0; j < SS_8821C; j++) { + iqk_info->lok_idac[i][j] = 0x0; + iqk_info->rxiqk_agc[i][j] = 0x0; + iqk_info->bypass_iqk[i][j] = 0x0; + + for (k = 0; k < 2; k++) { + iqk_info->iqk_fail_report[i][j][k] = true; + for (m = 0; m < 8; m++) { + iqk_info->iqk_cfir_real[i][j][k][m] = 0x0; + iqk_info->iqk_cfir_imag[i][j][k][m] = 0x0; + } + } + + for (k = 0; k < 3; k++) + iqk_info->retry_count[i][j][k] = 0x0; + } + } + } +} + +u8 _txgapk_txpower_compare_8821c(struct dm_struct *dm, u8 path, u32 pw1, + u32 pw2, u32 *pwr_table) +{ + u8 pwr_delta; + u32 temp = 0x0; + temp = (u32)(pw1 / (pw2 / 1000)); + + if (temp < pwr_table[0]) /*<-3.5 dB*/ + pwr_delta = 0x0; + else if (temp < pwr_table[1]) + pwr_delta = 0x1; + else if (temp < pwr_table[2]) + pwr_delta = 0x2; + else if (temp < pwr_table[3]) + pwr_delta = 0x3; + else if (temp < pwr_table[4]) + pwr_delta = 0x4; + else if (temp < pwr_table[5]) + pwr_delta = 0x5; + else if (temp < pwr_table[6]) + pwr_delta = 0x6; + else if (temp < pwr_table[7]) + pwr_delta = 0x7; + else if (temp < pwr_table[8]) + pwr_delta = 0x8; + else if (temp < pwr_table[9]) + pwr_delta = 0x9; + else if (temp < pwr_table[0xa]) + pwr_delta = 0xa; + else if (temp < pwr_table[0xb]) + pwr_delta = 0xb; + else if (temp < pwr_table[0xc]) + pwr_delta = 0xc; + else if (temp < pwr_table[0xd]) + pwr_delta = 0xd; + else if (temp < pwr_table[0xe]) + pwr_delta = 0xe; + else if (temp < pwr_table[0xf]) + pwr_delta = 0xf; + else if (temp < pwr_table[0x10]) + pwr_delta = 0x10; + else if (temp < pwr_table[0x11]) + pwr_delta = 0x11; + else if (temp < pwr_table[0x12]) + pwr_delta = 0x12; + else if (temp < pwr_table[0x13]) + pwr_delta = 0x13; + else if (temp < pwr_table[0x14]) + pwr_delta = 0x14; + else if (temp < pwr_table[0x15]) + pwr_delta = 0x15; + else if (temp < pwr_table[0x16]) + pwr_delta = 0x16; + else if (temp < pwr_table[0x17]) + pwr_delta = 0x17; + else if (temp < pwr_table[0x18]) + pwr_delta = 0x18; + else if (temp < pwr_table[0x19]) + pwr_delta = 0x19; + else + pwr_delta = 0x1a; + + RF_DBG(dm, DBG_RF_IQK, "[TXGAPK] temp =%d, pwr_delta =%x\n", temp, + pwr_delta); + + return pwr_delta; +} + +u32 _txgapk_txgap_compenstion_8821c(struct dm_struct *dm, u8 path, + u32 txgain_0x56, u8 pwr_delta) +{ + u32 new_txgain_0x56; + + /* 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 */ + /* -3.5 -3 -2.5 -2 -1.5 -1 -0.5 0 0.5 1 1.5 2 2.5 3 3.5 (dB)*/ +#if 0 + /* pwr_table[0xf]={89,100,112,125,141,158,177,199,223,251,281,316,354,398,446}*/ +#endif + + switch (pwr_delta) { + case 0x1a: + case 0x19: + case 0x18: + case 0x17: + case 0x16: + case 0x15: + case 0x14: +#if 0 + /* + if ((txgain_0x56 & 0x1f)<=0x1d) + new_txgain_0x56 = txgain_0x56 + 0x2; //< -1.5 ~ -2.5dB + else if ((txgain_0x56 & 0x1f)<= 0x1e) + new_txgain_0x56 = txgain_0x56 + 0x1; + else + new_txgain_0x56 = txgain_0x56; + break; +*/ +#endif + case 0x13: + case 0x12: + if ((txgain_0x56 & 0x1f) <= 0x1e) + new_txgain_0x56 = txgain_0x56 + 0x1;/*< -0.5 ~ -1.5dB*/ + else + new_txgain_0x56 = txgain_0x56; + break; + case 0x11: + case 0x10: + case 0xf: + case 0xe: + case 0xd: + case 0xc: + new_txgain_0x56 = txgain_0x56; /*< -0.5~0.5dB*/ + break; + case 0xb: + case 0xa: + case 0x9: + case 0x8: + case 0x7: + if ((txgain_0x56 & 0x1f) >= 0x01) + new_txgain_0x56 = txgain_0x56 - 0x1; /* >0.5~1.5dB */ + else + new_txgain_0x56 = txgain_0x56; + break; + case 0x6: + case 0x5: + case 0x4: + case 0x3: +#if 0 + /* + if ((txgain_0x56 & 0x1f)>= 0x02) + new_txgain_0x56 = txgain_0x56 - 0x2; //>1.5~2.5dB + else if ((txgain_0x56 & 0x1f)>= 0x01) + new_txgain_0x56 = txgain_0x56 - 0x1; + else + new_txgain_0x56 = txgain_0x56; + break; +*/ +#endif + case 0x2: + case 0x1: + case 0x0: +#if 0 + /* + if ((txgain_0x56 & 0x1f)>= 0x03) + new_txgain_0x56 = txgain_0x56 - 0x3; //>2.5~3.5dB + else if ((txgain_0x56 & 0x1f)>= 0x02) + new_txgain_0x56 = txgain_0x56 - 0x2; + else if ((txgain_0x56 & 0x1f)>= 0x01) + new_txgain_0x56 = txgain_0x56 - 0x1; + else + new_txgain_0x56 = txgain_0x56; + break; +*/ +#endif + default: + new_txgain_0x56 = txgain_0x56; + break; + } + if ((new_txgain_0x56 & 0x1f) < 0x02) + new_txgain_0x56 = (new_txgain_0x56 & 0xffffc) + 0x2; + if ((new_txgain_0x56 & 0x1f) > 0x1d) + new_txgain_0x56 = (new_txgain_0x56 | 0x3) - 0x2; + + return new_txgain_0x56; +} + +void _txgapk_backup_8821c(struct dm_struct *dm, u32 *backup_txgap, + u32 *backup_txgap_reg, u8 txgapk_reg_num) +{ + u32 i; + + for (i = 0; i < txgapk_reg_num; i++) + backup_txgap[i] = odm_read_4byte(dm, backup_txgap_reg[i]); +} +u32 _txgapk_get_rf_tx_index_8821c(struct dm_struct *dm, u8 path, + u32 txgain_index) +{ + u32 rf_backup_reg00, rf_backup_regdf, rf_reg56; + + rf_backup_reg00 = odm_get_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK); + rf_backup_regdf = odm_get_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, 0x08009); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK, 0x20000 + txgain_index); + /*ODM_sleep_us(10);*/ + + ODM_delay_us(10); + rf_reg56 = odm_get_rf_reg(dm, RF_PATH_A, RF_0x56, RFREGOFFSETMASK); + + RF_DBG(dm, DBG_RF_IQK, + "[TXGAPK](2) txgain_index =0x%x, rf_reg56=0x%x\n", txgain_index, + rf_reg56); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK, rf_backup_reg00); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, rf_backup_regdf); + return rf_reg56; +} + +void _txgapk_restore_8821c(struct dm_struct *dm, u32 *backup_txgap, + u32 *backup_txgap_reg, u8 txgapk_reg_num) +{ + u32 i; + + for (i = 0; i < txgapk_reg_num; i++) + odm_write_4byte(dm, backup_txgap_reg[i], backup_txgap[i]); +} + +void _txgapk_setting_8821c(struct dm_struct *dm, u8 path) +{ + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + /*RF*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, RFREGOFFSETMASK, 0x80000); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x00024); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3e, RFREGOFFSETMASK, 0x0003F); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, 0xCBFCE); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, RFREGOFFSETMASK, 0x00000); + if (iqk_info->is_btg) { + } else { + switch (*dm->band_type) { + case ODM_BAND_2_4G: + break; + case ODM_BAND_5G: + odm_set_rf_reg(dm, RF_PATH_A, RF_0x8f, RFREGOFFSETMASK, 0xA9C00); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, 0x00809); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK, 0x4001c); + + odm_write_4byte(dm, 0x1bcc, 0x00000009); /*try the iqk swing*/ + odm_write_4byte(dm, 0x1b20, 0x01040008); + odm_write_4byte(dm, 0x1b24, 0x01040848); + + odm_write_4byte(dm, 0x1b14, 0x00001000); + odm_write_4byte(dm, 0x1b1c, 0x82193d31); + + odm_write_1byte(dm, 0x1b22, 0x04); /*sync with RF0x33[3:0]*/ + odm_write_1byte(dm, 0x1b26, 0x04); /*sync with RF0x33[3:0]*/ + odm_write_1byte(dm, 0x1b2c, 0x03); + odm_write_4byte(dm, 0x1b38, 0x20000000); + odm_write_4byte(dm, 0x1b3c, 0x20000000); + odm_write_4byte(dm, 0xc00, 0x4); + + RF_DBG(dm, DBG_RF_IQK, + "[IQK](1) txgap calibration setting!!!\n"); + + break; + } + } +} + +u32 _txgapk_one_shot_8821c(struct dm_struct *dm_void, u8 path, u32 reg0x56) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean txgap_k_notready = true; + u8 delay_count = 0x0; + u32 txgap_k_tmp1 = 0x1, txgap_k_tmp2 = 0x2; + u8 offset; + u32 reg_1bb8; + u32 rx_dsp_power; + + reg_1bb8 = odm_read_4byte(dm, 0x1bb8); + /*clear the flag*/ + odm_write_1byte(dm, 0x1bd6, 0x0b); + odm_set_bb_reg(dm, R_0x1bfc, BIT(1), 0x0); + txgap_k_notready = true; + delay_count = 0x0; + /* get tx gain*/ + odm_write_1byte(dm, 0x1b2b, 0x00); + odm_write_1byte(dm, 0x1bb8, 0x00); + odm_set_rf_reg(dm, path, RF_0xdf, RFREGOFFSETMASK, 0x00802); + odm_set_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK, 0xa9c00); + odm_set_rf_reg(dm, path, RF_0x56, RFREGOFFSETMASK, reg0x56); + odm_write_4byte(dm, 0x1bb8, 0x00100000); +#if 0 + /*ODM_sleep_us(10);*/ +#endif + + ODM_delay_us(10); + /* one-shot-1*/ + odm_write_4byte(dm, 0x1b34, 0x1); + odm_write_4byte(dm, 0x1b34, 0x0); + +#if 1 + while (txgap_k_notready) { + odm_write_1byte(dm, 0x1bd6, 0x0b); + if ((boolean)odm_get_bb_reg(dm, R_0x1bfc, BIT(1))) + txgap_k_notready = false; + else + txgap_k_notready = true; + + if (txgap_k_notready) { +#if 0 + /*ODM_sleep_us(100);*/ +#endif + ODM_delay_us(100); + delay_count++; + } + + if (delay_count >= 20) { + RF_DBG(dm, DBG_RF_IQK, + "[TXGAPK] (3)txgapktimeout,delay_count=0x%x !!!\n", + delay_count); + txgap_k_notready = false; + break; + } + } +#else + ODM_sleep_ms(1); + if ((boolean)odm_get_bb_reg(dm, R_0x1bfc, BIT(1))) + txgap_k_notready = false; + else + txgap_k_notready = true; + +#endif + + if (!txgap_k_notready) { + odm_write_1byte(dm, 0x1bd6, 0x5); + txgap_k_tmp1 = odm_read_4byte(dm, 0x1bfc) >> 27; + odm_write_1byte(dm, 0x1bd6, 0xe); + txgap_k_tmp2 = odm_read_4byte(dm, 0x1bfc); + + RF_DBG(dm, DBG_RF_IQK, + "[TXGAPK] reg0x56 =0x%x, txgapK_tmp1 =0x%x, txgapK_tmp2 =0x%x!!!\n", + reg0x56, txgap_k_tmp1, txgap_k_tmp2); + + if (txgap_k_tmp1 == 0) + offset = 0x0; + else if (txgap_k_tmp1 < 2) + offset = 0x1; + else if (txgap_k_tmp1 < 4) + offset = 0x2; + else + offset = 0x3; + + if (txgap_k_tmp1 == 0x0) { + rx_dsp_power = txgap_k_tmp2; + } else { + txgap_k_tmp1 = txgap_k_tmp1 << (32 - offset); + txgap_k_tmp2 = txgap_k_tmp2 >> offset; + rx_dsp_power = txgap_k_tmp1 + txgap_k_tmp2; + overflowflag = true; + RF_DBG(dm, DBG_RF_IQK, + "[TXGAPK](3) (1)overflowflag = true, txgapK_tmp1 =0x%x, txgapK_tmp2 =0x%x!!!\n", + txgap_k_tmp1, txgap_k_tmp2); + } + } else { + RF_DBG(dm, DBG_RF_IQK, "[TXGAPK](3) txgapK Fail!!!\n"); + } + + odm_write_4byte(dm, 0x1bb8, reg_1bb8); + + return rx_dsp_power; +} + +void _phy_txgapk_calibrate_8821c(void *dm_void, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 txgain[txgap_k_number] = {0, 0, 0, 0, 0, 0, 0}; + u32 txgain_rf56[txgap_k_number] = {0, 0, 0, 0, 0, 0, 0}; + u8 add_base, txgapk_num = 0x0, psd_delta = 0x0; + u8 i, bandselect = 0x0; + u32 backup_txgap_reg[11] = {0x1b14, 0x1b1c, 0x1b20, 0x1b24, 0x1b28, 0x1b2c, 0x1b38, 0x1b3c, 0x1bd6, 0x1bb8, 0x1bcc}; + u32 backup_txgap[11]; + u8 gain_gap_index[txgap_k_number] = {0x13, 0x10, 0xd, 0xa, 0x7, 0x4, 0x1}; + u32 txgainindex[txgap_k_number] = {0x26, 0x25, 0x24, 0x23, 0x22, 0x21, 0x20}; + u32 tmp1, tmp2, tmp3, tmp4, tmp5; + u8 skip_low_power_index = 0x3; + + s8 psd_single_tone_offset_1db[3][3] = {{-1, 0, 0}, {-2, -1, -1}, {-1, -1, -1} }; /*5G, L,M,H, index 32,26,20*/ + static u32 pwr_table_1db[27] = {590, 630, 668, 707, 749, 794, 841, 891, 944, 1000, 1040, 1096, 1148, 1202, 1258, 1318, + 1380, 1412, 1513, 1584, 1678, 1778, 1888, 1995, 2113, 2387, 2391}; + static u32 pwr_table_3db[27] = {944, 1000, 1059, 1122, 1185, 1258, 1333, 1412, 1496, 1584, 1659, 1737, 1819, 1905, 1995, 2089, + 2187, 2290, 2398, 2511, 2660, 2818, 2985, 3162, 3349, 3548, 3758}; + boolean txgapkdone = false; + u8 txgap_changed = 0x0; + u8 ref_val = 0x0; + + overflowflag = 0; + RF_DBG(dm, DBG_RF_IQK, + "[TXGAPK] (1) *dm->band_width = %x, *dm->channel =%d, *dm->band_type=%x\n", + *dm->band_width, *dm->channel, *dm->band_type); + + if (!(*dm->mp_mode)) + return; + + if (!(*dm->band_type == ODM_BAND_5G)) + return; + + if (*dm->band_width == 0) { +#if 0 + /* return;*/ +#endif + if (*dm->channel < 64) { + bandselect = 0x0; + add_base = 0x0; + } else if (*dm->channel < 153) { + bandselect = 0x1; + add_base = 0x40; +#if 0 + /*else if (*dm->channel ==153){*/ +#endif + } else { + bandselect = 0x2; + add_base = 0x80; + } + } else if (*dm->band_width == 1) { + if (*dm->channel < 102) { + bandselect = 0x0; + add_base = 0x0; + } else if (*dm->channel < 151) { + bandselect = 0x1; + add_base = 0x40; +#if 0 + /*else if (*dm->channel ==151){*/ +#endif + } else { + bandselect = 0x2; + add_base = 0x80; + } + } else if (*dm->band_width == 2) { + /* return;*/ + if (*dm->channel < 106) { + bandselect = 0x0; + add_base = 0x0; + } else if (*dm->channel < 155) { + bandselect = 0x1; + add_base = 0x40; +#if 0 + /*else if (*dm->channel ==155){*/ +#endif + } else { + bandselect = 0x2; + add_base = 0x80; + } + } else { + return; + } + + if (txgap_done[bandselect]) + return; + + /*Step 1*/ + _txgapk_backup_8821c(dm, backup_txgap, backup_txgap_reg, 0xb); + /*step 2*/ + phydm_clear_kfree_to_rf(dm, RF_PATH_A, 1); + + for (i = 0; i < txgap_k_number; i++) { + txgain_rf56[i] = _txgapk_get_rf_tx_index_8821c(dm, RF_PATH_A, gain_gap_index[i]); + txgain[i] = txgain_rf56[i]; + } + + for (i = 0; i < txgap_k_number; i++) { + RF_DBG(dm, DBG_RF_IQK, "[TXGAPK] start txgain1[%x]=0x%x\n", i, + txgain_rf56[i]); + } + + _txgapk_setting_8821c(dm, RF_PATH_A); + + /*step 3*/ + + /*1st*/ + while (!txgapkdone) { + txgapk_num++; + if (txgapk_num > 2) + break; + + for (i = 0; i < txgap_k_number - 1 - skip_low_power_index; i++) { + tmp1 = (txgain[i] & 0x000000e0) >> 5; + tmp2 = (txgain[i + 1] & 0x000000e0) >> 5; + tmp5 = txgain[i + 1]; +#if 0 + //if (tmp1 != tmp2){ +#endif + if (true) { + tmp3 = _txgapk_one_shot_8821c(dm, RF_PATH_A, txgain[i] - 2); + tmp4 = _txgapk_one_shot_8821c(dm, RF_PATH_A, txgain[i + 1]); + if (overflowflag) + overflowflag = false; +#if 0 + //tmp4 = tmp4>>1; +#endif + + psd_delta = + _txgapk_txpower_compare_8821c(dm, RF_PATH_A, tmp3, tmp4, pwr_table_1db); + + psd_delta = psd_delta + psd_single_tone_offset_1db[bandselect][i]; + RF_DBG(dm, DBG_RF_IQK, + "[TXGAPK] new psd_detla = %x\n", + psd_delta); + + if (psd_delta <= 0xb) + txgap_changed++; + else if (psd_delta <= 0x11) + ; + else + txgap_changed++; + + txgain[i + 1] = + _txgapk_txgap_compenstion_8821c(dm, RF_PATH_A, txgain[i + 1], psd_delta); + } else { + RF_DBG(dm, DBG_RF_IQK, + "[TXGAPK]skip i=%d, txgain[%x]=0x%x\n", + i, i + 1, txgain[i + 1]); + } + } + + /*2nd*/ + + if (txgap_changed > 0x0) { + RF_DBG(dm, DBG_RF_IQK, "[TXGAPK] do 3dB check\n"); + + for (i = 0; i < txgap_k_number - 1 - skip_low_power_index; i++) { + tmp1 = (txgain[i] & 0x000000e0) >> 5; + tmp2 = (txgain[i + 1] & 0x000000e0) >> 5; + + if (tmp1 != tmp2) { + if (i == 0) + tmp3 = _txgapk_one_shot_8821c(dm, RF_PATH_A, txgain[i] - 2); + else + tmp3 = _txgapk_one_shot_8821c(dm, RF_PATH_A, txgain[i]); + + tmp4 = _txgapk_one_shot_8821c(dm, RF_PATH_A, txgain[i + 1]); + + if (overflowflag) { + overflowflag = false; + RF_DBG(dm, DBG_RF_IQK, "[IQK] tmp3= %x, tmp4= %x\n", tmp3, tmp4); + } + if (i == 0) + psd_delta = + _txgapk_txpower_compare_8821c(dm, RF_PATH_A, tmp3, tmp4, pwr_table_1db); + + else + psd_delta = + _txgapk_txpower_compare_8821c(dm, RF_PATH_A, tmp3, tmp4, pwr_table_3db); + + if (psd_delta <= 0xa) + ref_val++; + else if (psd_delta <= 0x12) + ; + else + ref_val++; + } else { + RF_DBG(dm, DBG_RF_IQK, "[TXGAPK]skip i=%d, txgain[%x]=0x%x\n", i, i + 1, txgain[i + 1]); + } + } + + if (ref_val == 0x0) { + txgapkdone = true; + txgap_changed = 0x0; + } else { + /* restore default rf 0x56 */ + for (i = 0; i < txgap_k_number; i++) + txgain[i] = txgain_rf56[i]; + } + + } else { + txgapkdone = true; + } + } + + /*step 7*/ + _txgapk_restore_8821c(dm, backup_txgap, backup_txgap_reg, 0xb); + + /*step 8*/ + RF_DBG(dm, DBG_RF_IQK, + "[TXGAPK]txgapkdone =%x, txgap_changed=0x%x, ref_val =0x%x\n", + txgapkdone, txgap_changed, ref_val); + + if (txgapkdone) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, RFREGOFFSETMASK, 0x00800); + + for (i = 0; i < txgap_k_number; i++) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, txgainindex[i] + add_base); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, txgain[i]); + } + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, RFREGOFFSETMASK, 0x00000); + txgap_done[bandselect] = true; + txgapkdone = false; + } +} + +#if 0 +/* +void +_DPK_BackupReg_8821C( + struct dm_struct* dm, + static u32* DPK_backup, + u32* backup_dpk_reg + ) +{ + + u32 i; + + for (i = 0; i < DPK_BACKUP_REG_NUM_8821C; i++) + DPK_backup[i] = odm_read_4byte(dm, backup_dpk_reg[i]); + +} +void +_DPK_Restore_8821C( + struct dm_struct* dm, + static u32* DPK_backup, + u32* backup_dpk_reg + ) +{ + u32 i; + for (i = 0; i < DPK_BACKUP_REG_NUM_8821C; i++) + odm_write_4byte(dm, backup_dpk_reg[i], DPK_backup[i]); +} + +*/ +#endif +void _dpk_toggle_rxagc(struct dm_struct *dm, boolean reset) +{ + /*toggle RXAGC workaround method*/ + u32 tmp1; + tmp1 = odm_read_4byte(dm, 0xc50); + odm_set_bb_reg(dm, R_0xc50, BIT(3) | BIT(2) | BIT(1) | BIT(0), 0x0); +#if 0 + /* ODM_sleep_ms(2);*/ +#endif + ODM_delay_us(10); + odm_set_bb_reg(dm, R_0xc50, BIT(3) | BIT(2) | BIT(1) | BIT(0), 0x2); +#if 0 + /* ODM_sleep_ms(2);*/ +#endif + ODM_delay_us(10); + odm_set_bb_reg(dm, R_0xc50, BIT(3) | BIT(2) | BIT(1) | BIT(0), 0x0); + odm_write_4byte(dm, 0xc50, tmp1); +} + +void _dpk_set_gain_scaling(struct dm_struct *dm, u8 path) +{ + u32 tmp1, tmp2, tmp3, tmp4, reg_1bfc; + u32 lut_i = 0x0, lut_q = 0x0, lut_pw = 0x0, lut_pw_avg = 0x0; + u16 gain_scaling = 0x0; + + tmp1 = odm_read_4byte(dm, 0x1b00); + tmp2 = odm_read_4byte(dm, 0x1b08); + tmp3 = odm_read_4byte(dm, 0x1bd4); + tmp4 = odm_read_4byte(dm, 0x1bdc); + + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_write_4byte(dm, 0x1b08, 0x00000080); + odm_write_4byte(dm, 0x1bd4, 0x00040001); + odm_write_4byte(dm, 0x1bdc, 0xc0000081); + + reg_1bfc = odm_read_4byte(dm, 0x1bfc); + lut_i = (reg_1bfc & 0x003ff800) >> 11; + lut_q = (reg_1bfc & 0x00007ff); + + if ((lut_i & 0x400) == 0x400) + lut_i = 0x800 - lut_i; + if ((lut_q & 0x400) == 0x400) + lut_q = 0x800 - lut_q; + + lut_pw = lut_i * lut_i + lut_q * lut_q; + lut_pw_avg = (u32)(lut_i + lut_q) >> 1; + gain_scaling = (u16)(0x800000 / lut_pw_avg); + + odm_set_bb_reg(dm, R_0x1b98, 0x0000ffff, gain_scaling); + odm_set_bb_reg(dm, R_0x1b98, 0xffff0000, gain_scaling); + + odm_write_4byte(dm, 0x1b00, tmp1); + odm_write_4byte(dm, 0x1b08, tmp2); + odm_write_4byte(dm, 0x1bd4, tmp3); + odm_write_4byte(dm, 0x1bdc, tmp4); + + RF_DBG(dm, DBG_RF_IQK, + "[IQK] reg_1bfc =0x%x, lut_pw =0x%x, lut_i = 0x%x, lut_q = 0x%x, lut_pw_avg = 0x%x, gain_scaling = 0x%x, 0x1b98 =0x%x!!!\n", + reg_1bfc, lut_pw, lut_i, lut_q, lut_pw_avg, gain_scaling, + odm_read_4byte(dm, 0x1b98)); +} + +void _dpk_set_dpk_pa_scan(struct dm_struct *dm, u8 path) +{ + u32 tmp1, tmp2, reg_1bfc; + u32 pa_scan_i = 0x0, pa_scan_q = 0x0, pa_scan_pw = 0x0; + u32 gainloss_back = 0x0; +#if 0 + /* boolean pa_scan_search_fail = false;*/ +#endif + tmp1 = odm_read_4byte(dm, 0x1bcf); + tmp2 = odm_read_4byte(dm, 0x1bd4); + + odm_write_4byte(dm, 0x1bcf, 0x11); + odm_write_4byte(dm, 0x1bd4, 0x00060000); + + reg_1bfc = odm_read_4byte(dm, 0x1bfc); + odm_write_4byte(dm, 0x1bcf, 0x15); + pa_scan_i = (reg_1bfc & 0xffff0000) >> 16; + pa_scan_q = (reg_1bfc & 0x0000ffff); + + if ((pa_scan_i & 0x8000) == 0x8000) + pa_scan_i = 0x10000 - pa_scan_i; + if ((pa_scan_q & 0x8000) == 0x8000) + pa_scan_q = 0x10000 - pa_scan_q; + + pa_scan_pw = pa_scan_i * pa_scan_i + pa_scan_q * pa_scan_q; + + /*estimated pa_scan_pw*/ +#if 0 + /*0dB => (512^2) * 10^(0/10) = 262144*/ + /*1dB => (512^2) * 10^(1/10) = 330019*/ + /*2dB => (512^2) * 10^(2/10) = 415470*/ + /*3dB => (512^2) * 10^(3/10) = 523046*/ + /*4dB => (512^2) * 10^(4/10) = 658475*/ + /*5dB => (512^2) * 10^(5/10) = 828972*/ + /*6dB => (512^2) * 10^(6/10) = 1043614*/ + /*7dB => (512^2) * 10^(7/10) = 1313832*/ + /*8dB => (512^2) * 10^(0/10) = 1654016*/ + /*9dB => (512^2) * 10^(1/10) = 2082283*/ + /*10dB => (512^2) * 10^(2/10) = 2621440*/ + /*11dB => (512^2) * 10^(3/10) = 3300197*/ + /*12dB => (512^2) * 10^(4/10) = 4154702*/ + /*13dB => (512^2) * 10^(5/10) = 5230460*/ + /*14dB => (512^2) * 10^(6/10) = 6584759*/ + /*15dB => (512^2) * 10^(7/10) = 8289721*/ +#endif + if (pa_scan_pw >= 0x7e7db9) + pa_scan_pw = 0x0f; + else if (pa_scan_pw >= 0x6479b7) + pa_scan_pw = 0x0e; + else if (pa_scan_pw >= 0x4fcf7c) + pa_scan_pw = 0x0d; + else if (pa_scan_pw >= 0x3f654e) + pa_scan_pw = 0x0c; + else if (pa_scan_pw >= 0x325b65) + pa_scan_pw = 0x0b; + else if (pa_scan_pw >= 0x280000) + pa_scan_pw = 0x0a; + else if (pa_scan_pw >= 0x1fc5eb) + pa_scan_pw = 0x09; + else if (pa_scan_pw >= 0x193d00) + pa_scan_pw = 0x8; + else if (pa_scan_pw >= 0x140c28) + pa_scan_pw = 0x7; + else if (pa_scan_pw >= 0xefc9e) + pa_scan_pw = 0x6; + else if (pa_scan_pw >= 0xca62c) + pa_scan_pw = 0x5; + else if (pa_scan_pw > 0xa0c2b) + pa_scan_pw = 0x4; + else if (pa_scan_pw > 0x7fb26) + pa_scan_pw = 0x3; + else if (pa_scan_pw > 0x656ee) + pa_scan_pw = 0x2; + else if (pa_scan_pw > 0x50923) + pa_scan_pw = 0x1; + else /*262144 >= pa_scan_pw*/ + pa_scan_pw = 0x0; + + odm_write_4byte(dm, 0x1bd4, 0x00060001); + gainloss_back = (odm_read_4byte(dm, 0x1bfc) & 0x0000000f); + + if (gainloss_back <= 0xa) + gainloss_back = 0xa - gainloss_back; + + if (gainloss_back > pa_scan_pw + 0x8) + odm_set_rf_reg(dm, path, RF_0x8f, BIT(14) | BIT(13), 0x11); + else if ((pa_scan_pw + 0x8 - gainloss_back) >= 0x6) + odm_set_rf_reg(dm, path, RF_0x8f, BIT(14) | BIT(13), 0x00); + else +#if 0 + /*if (0x6 >= (pa_scan_pw + 0x8 - gainloss_back)> 0x0 )*/ +#endif + odm_set_rf_reg(dm, path, RF_0x8f, BIT(14) | BIT(13), 0x01); + + RF_DBG(dm, DBG_RF_IQK, + "[IQK] reg_1bfc =0x%x, pa_scan_pw =0x%x, gainloss_back = 0x%x, pa_scan_i = 0x%x, pa_scan_q = 0x%x, RF0x8f = 0x%x, !!!\n", + reg_1bfc, pa_scan_pw, gainloss_back, pa_scan_i, pa_scan_q, + odm_get_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK)); + + odm_write_4byte(dm, 0x1bcf, tmp1); + odm_write_4byte(dm, 0x1bd4, tmp2); +} + +void _dpk_disable_bb_dynamic_pwr_threshold(struct dm_struct *dm, boolean flag) +{ + if (flag) /*disable BB dynamic pwr threshold hold*/ + odm_set_bb_reg(dm, R_0x1c74, BIT(31) | BIT(30) | BIT(29) | BIT(28), 0x0); + else + odm_set_bb_reg(dm, R_0x1c74, BIT(31) | BIT(30) | BIT(29) | BIT(28), 0x2); + RF_DBG(dm, DBG_RF_IQK, "[DPK]\nset 0x1c74 = 0x%x\n", + odm_read_4byte(dm, 0x1c74)); +} + +void _dpk_set_dpk_sram_to_10_8821c(struct dm_struct *dm, u8 path) +{ + u32 tmp1, tmp2; + u8 i; + tmp1 = odm_read_4byte(dm, 0x1b00); + tmp2 = odm_read_4byte(dm, 0x1b08); + + for (i = 0; i < 64; i++) + odm_write_4byte(dm, 0x1bdc, 0xd0000001 + (i * 2) + 1); + + for (i = 0; i < 64; i++) + odm_write_4byte(dm, 0x1bdc, 0x90000080 + (i * 2) + 1); + +#if 0 + /* + RF_DBG(dm, DBG_RF_IQK, + "[DPK]return txagc = 0x%x , 1bfc = 0x%x,rf00=0x%x\n", + tmp4, odm_read_4byte(dm, 0x1bfc), + odm_get_rf_reg(dm, path, RF_0x00, RFREGOFFSETMASK)); +*/ +#endif + odm_write_4byte(dm, 0x1bdc, 0x0); + odm_write_4byte(dm, 0x1b00, tmp1); + odm_write_4byte(dm, 0x1b08, tmp2); +} + +void _dpk_set_bbtxagc_8821c(struct dm_struct *dm, u8 path) +{ + u8 hw_rate, tmp; + + for (hw_rate = 0; hw_rate < 0x53; hw_rate++) { + phydm_write_txagc_1byte_8821c(dm, 0x30, (enum rf_path)0x0, hw_rate); + + tmp = config_phydm_read_txagc_8821c(dm, (enum rf_path)0x0, hw_rate); +#if 0 + /* + RF_DBG(dm, DBG_RF_IQK, + "hw_rate =0x%x, tmp =0x%x \n", hw_rate, tmp); +*/ +#endif + } +} + +u8 _dpk_get_txagcindpk_8821c(struct dm_struct *dm, u8 path) +{ + u32 tmp1, tmp2, tmp3; + u8 tmp4; + tmp1 = odm_read_4byte(dm, 0x1bcc); + odm_set_bb_reg(dm, R_0x1bcc, BIT(26), 0x01); + tmp2 = odm_read_4byte(dm, 0x1bd4); + odm_set_bb_reg(dm, R_0x1bd4, BIT(20) | BIT(19) | BIT(18) | BIT(17) | BIT(16), 0x0a); + tmp3 = odm_read_4byte(dm, 0x1bfc); + tmp4 = ((u8)odm_get_bb_reg(dm, R_0x1bfc, MASKDWORD)) >> 2; +#if 0 + /* + RF_DBG(dm, DBG_RF_IQK, + "[DPK]return txagc = 0x%x , 1bfc = 0x%x,rf00=0x%x\n", + tmp4, odm_read_4byte(dm, 0x1bfc), + odm_get_rf_reg(dm, path, RF_0x00, RFREGOFFSETMASK)); +*/ +#endif + odm_write_4byte(dm, 0x1bcc, tmp1); + odm_write_4byte(dm, 0x1bd4, tmp2); + + return tmp4; +} + +void _dpk_ampmcurce_8821c(struct dm_struct *dm, u8 path) +{ + u8 i; + RF_DBG(dm, DBG_RF_IQK, "[DPK] 0x1bcc = 0x%x, 0x1bb8 =0x%x\n", + odm_read_4byte(dm, 0x1bcc), odm_read_4byte(dm, 0x1bb8)); + + odm_write_4byte(dm, 0x1bcc, 0x118f8800); + for (i = 0; i < 8; i++) { + odm_write_4byte(dm, 0x1b90, 0x0101e018 + i); + odm_write_4byte(dm, 0x1bd4, 0x00060000); + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + odm_write_4byte(dm, 0x1bd4, 0x00070000); + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + odm_write_4byte(dm, 0x1bd4, 0x00080000); + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + odm_write_4byte(dm, 0x1bd4, 0x00090000); + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + } + + odm_write_4byte(dm, 0x1b90, 0x0001e018); +} +void _dpk_readsram_8821c(struct dm_struct *dm, u8 path) +{ + /* dbg message*/ + u8 i; + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_write_4byte(dm, 0x1b08, 0x00000080); + odm_write_4byte(dm, 0x1bd4, 0x00040001); + + RF_DBG(dm, DBG_RF_IQK, "[DPK] SRAM value!!!\n"); + + for (i = 0; i < 64; i++) { +#if 0 + /*odm_write_4byte(dm, 0x1b90, 0x0101e018+i);*/ +#endif + odm_write_4byte(dm, 0x1bdc, 0xc0000081 + i * 2); + + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + } + odm_write_4byte(dm, 0x1bd4, 0x00050001); + for (i = 0; i < 64; i++) { +#if 0 + /*odm_write_4byte(dm, 0x1b90, 0x0101e018+i);*/ +#endif + odm_write_4byte(dm, 0x1bdc, 0xc0000081 + i * 2); + + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + } +#if 0 + /*ODM_sleep_ms(200);*/ +#endif + ODM_delay_ms(200); +#if 0 + /*odm_write_4byte(dm, 0x1b08, 0x00000080);*/ +#endif + odm_write_4byte(dm, 0x1bd4, 0xA0001); + odm_write_4byte(dm, 0x1bdc, 0x00000000); +} + +void _dpk_restore_8821c(struct dm_struct *dm, u8 path) +{ + odm_write_4byte(dm, 0xc60, 0x700B8040); + odm_write_4byte(dm, 0xc60, 0x700B8040); + odm_write_4byte(dm, 0xc60, 0x70146040); + odm_write_4byte(dm, 0xc60, 0x70246040); + odm_write_4byte(dm, 0xc60, 0x70346040); + odm_write_4byte(dm, 0xc60, 0x70446040); + odm_write_4byte(dm, 0xc60, 0x705B2040); + odm_write_4byte(dm, 0xc60, 0x70646040); + odm_write_4byte(dm, 0xc60, 0x707B8040); + odm_write_4byte(dm, 0xc60, 0x708B8040); + odm_write_4byte(dm, 0xc60, 0x709B8040); + odm_write_4byte(dm, 0xc60, 0x70aB8040); + odm_write_4byte(dm, 0xc60, 0x70bB6040); + odm_write_4byte(dm, 0xc60, 0x70c06040); + odm_write_4byte(dm, 0xc60, 0x70d06040); + odm_write_4byte(dm, 0xc60, 0x70eF6040); + odm_write_4byte(dm, 0xc60, 0x70f06040); + + odm_write_4byte(dm, 0xc58, 0xd8020402); + odm_write_4byte(dm, 0xc5c, 0xde000120); + odm_write_4byte(dm, 0xc6c, 0x0000122a); + + odm_write_4byte(dm, 0x808, 0x24028211); +#if 0 + /*odm_write_4byte(dm, 0x810, 0x211042A5);*/ +#endif + odm_write_4byte(dm, 0x90c, 0x13000000); + odm_write_4byte(dm, 0x9a4, 0x80000088); + odm_write_4byte(dm, 0xc94, 0x01000101); + odm_write_4byte(dm, 0x1904, 0x00238000); + odm_write_4byte(dm, 0x1904, 0x00228000); + odm_write_4byte(dm, 0xC00, 0x00000007); +} + +void _dpk_clear_sram_8821c(struct dm_struct *dm, u8 path) +{ + u8 i; + + /* write pwsf*/ + /*S3*/ + odm_write_4byte(dm, 0x1bdc, 0x40caffe1); + odm_write_4byte(dm, 0x1bdc, 0x4080a1e3); + odm_write_4byte(dm, 0x1bdc, 0x405165e5); + odm_write_4byte(dm, 0x1bdc, 0x403340e7); + odm_write_4byte(dm, 0x1bdc, 0x402028e9); + odm_write_4byte(dm, 0x1bdc, 0x401419eb); + odm_write_4byte(dm, 0x1bdc, 0x400d10ed); + odm_write_4byte(dm, 0x1bdc, 0x40080aef); + + odm_write_4byte(dm, 0x1bdc, 0x400506f1); + odm_write_4byte(dm, 0x1bdc, 0x400304f3); + odm_write_4byte(dm, 0x1bdc, 0x400203f5); + odm_write_4byte(dm, 0x1bdc, 0x400102f7); + odm_write_4byte(dm, 0x1bdc, 0x400101f9); + odm_write_4byte(dm, 0x1bdc, 0x400101fb); + odm_write_4byte(dm, 0x1bdc, 0x400101fd); + odm_write_4byte(dm, 0x1bdc, 0x400101ff); + /*S0*/ + odm_write_4byte(dm, 0x1bdc, 0x40caff81); + odm_write_4byte(dm, 0x1bdc, 0x4080a183); + odm_write_4byte(dm, 0x1bdc, 0x40516585); + odm_write_4byte(dm, 0x1bdc, 0x40334087); + odm_write_4byte(dm, 0x1bdc, 0x40202889); + odm_write_4byte(dm, 0x1bdc, 0x4014198b); + odm_write_4byte(dm, 0x1bdc, 0x400d108d); + odm_write_4byte(dm, 0x1bdc, 0x40080a8f); + odm_write_4byte(dm, 0x1bdc, 0x40050691); + odm_write_4byte(dm, 0x1bdc, 0x40030493); + odm_write_4byte(dm, 0x1bdc, 0x40020395); + odm_write_4byte(dm, 0x1bdc, 0x40010297); + odm_write_4byte(dm, 0x1bdc, 0x40010199); + odm_write_4byte(dm, 0x1bdc, 0x4001019b); + odm_write_4byte(dm, 0x1bdc, 0x4001019d); + odm_write_4byte(dm, 0x1bdc, 0x4001019f); + + odm_write_4byte(dm, 0x1bdc, 0x00000000); + + /*clear sram even*/ + for (i = 0; i < 0x40; i++) + odm_write_4byte(dm, 0x1bdc, 0xd0000000 + ((i * 2) + 1)); + /*clear sram odd*/ + for (i = 0; i < 0x40; i++) + odm_write_4byte(dm, 0x1bdc, 0x90000080 + ((i * 2) + 1)); + + odm_write_4byte(dm, 0x1bdc, 0x0); + RF_DBG(dm, DBG_RF_IQK, "[DPK]==========write pwsf and clear sram/n"); +} + +void _dpk_setting_8821c(struct dm_struct *dm, u8 path) +{ + RF_DBG(dm, DBG_RF_IQK, + "[DPK]==========Start the DPD setting Initilaize/n"); + /*AFE setting*/ + odm_write_4byte(dm, 0xc60, 0x50000000); + odm_write_4byte(dm, 0xc60, 0x700F0040); + odm_write_4byte(dm, 0xc5c, 0xd1000120); + odm_write_4byte(dm, 0xc58, 0xd8000402); + odm_write_4byte(dm, 0xc6c, 0x00000a15); + odm_write_4byte(dm, 0xc00, 0x00000004); +#if 0 + /*_iqk_bb_reset_8821c(dm);*/ +#endif + odm_write_4byte(dm, 0xe5c, 0xD1000120); + odm_write_4byte(dm, 0xc6c, 0x00000A15); + odm_write_4byte(dm, 0xe6c, 0x00000A15); + odm_write_4byte(dm, 0x808, 0x2D028200); +#if 0 + /*odm_write_4byte(dm, 0x810, 0x211042A5);*/ +#endif + odm_write_4byte(dm, 0x8f4, 0x00d80fb1); + odm_write_4byte(dm, 0x90c, 0x0B00C000); + odm_write_4byte(dm, 0x9a4, 0x00000080); + odm_write_4byte(dm, 0xc94, 0x01000101); + odm_write_4byte(dm, 0xe94, 0x01000101); + odm_write_4byte(dm, 0xe5c, 0xD1000120); + odm_write_4byte(dm, 0xc6c, 0x00000A15); + odm_write_4byte(dm, 0xe6c, 0x00000A15); + odm_write_4byte(dm, 0x1904, 0x00020000); + /*path A*/ + /*RF*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, RFREGOFFSETMASK, 0x80000); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, RFREGOFFSETMASK, 0x00024); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3e, RFREGOFFSETMASK, 0x0003F); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, RFREGOFFSETMASK, 0xCBFCE); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, RFREGOFFSETMASK, 0x00000); + /*AGC boundary selection*/ + odm_write_4byte(dm, 0x1bbc, 0x0001abf6); + odm_write_4byte(dm, 0x1b90, 0x0001e018); + odm_write_4byte(dm, 0x1bb8, 0x000fffff); + odm_write_4byte(dm, 0x1bc8, 0x000c55aa); +#if 0 + /*odm_write_4byte(dm, 0x1bcc, 0x11978200);*/ +#endif + odm_write_4byte(dm, 0x1bcc, 0x11978800); +#if 0 + /*odm_write_4byte(dm, 0xcb0, 0x77775747);*/ + /*odm_write_4byte(dm, 0xcb4, 0x100000f7);*/ + /*odm_write_4byte(dm, 0xcb4, 0x10000007);*/ + /*odm_write_4byte(dm, 0xcbc, 0x0);*/ +#endif +} + +void _dpk_dynamic_bias_8821c(struct dm_struct *dm, u8 path, u8 dynamicbias) +{ + u32 tmp; + tmp = odm_get_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK); + tmp = tmp | BIT(8); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, tmp); + if ((*dm->band_type == ODM_BAND_5G) && (*dm->band_width == 1)) + odm_set_rf_reg(dm, path, RF_0x61, BIT(7) | BIT(6) | BIT(5) | BIT(4), dynamicbias); + if ((*dm->band_type == ODM_BAND_5G) && (*dm->band_width == 2)) + odm_set_rf_reg(dm, path, RF_0x61, BIT(7) | BIT(6) | BIT(5) | BIT(4), dynamicbias); + tmp = tmp & (~BIT(8)); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, tmp); + RF_DBG(dm, DBG_RF_IQK, "[DPK]Set DynamicBias 0xdf=0x%x, 0x61=0x%x\n", + odm_get_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK), + odm_get_rf_reg(dm, RF_PATH_A, RF_0x61, RFREGOFFSETMASK)); +} + +void _dpk_boundary_selection_8821c(struct dm_struct *dm, u8 path) +{ + u8 tmp_pad, compared_pad, compared_txbb; + u32 rf_backup_reg00; + u8 i = 0; + u8 j = 1; + u32 boundaryselect = 0; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + RF_DBG(dm, DBG_RF_IQK, "[DPK]Start the DPD boundary selection\n"); + rf_backup_reg00 = odm_get_rf_reg(dm, (enum rf_path)path, RF_0x00, RFREGOFFSETMASK); + tmp_pad = 0; + compared_pad = 0; + boundaryselect = 0; +#if dpk_forcein_sram4 + for (i = 0x1f; i > 0x0; i--) { /*i=tx index*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK, 0x20000 + i); + + if (iqk_info->is_btg) { + compared_pad = (u8)((0x1c000 & odm_get_rf_reg(dm, (enum rf_path)path, RF_0x78, RFREGOFFSETMASK)) >> 14); + compared_txbb = (u8)((0x07C00 & odm_get_rf_reg(dm, (enum rf_path)path, RF_0x5c, RFREGOFFSETMASK)) >> 10); + } else { + compared_pad = (u8)((0xe0 & odm_get_rf_reg(dm, (enum rf_path)path, RF_0x56, RFREGOFFSETMASK)) >> 5); + compared_txbb = (u8)((0x1f & odm_get_rf_reg(dm, (enum rf_path)path, RF_0x56, RFREGOFFSETMASK))); + } + if (i == 0x1f) { + /*boundaryselect = compared_txbb;*/ + boundaryselect = 0x1f; + tmp_pad = compared_pad; + } + if (compared_pad < tmp_pad) { + boundaryselect = boundaryselect + (i << (j * 5)); + tmp_pad = compared_pad; + j++; + } + + if (j >= 4) + break; + } + +#else + boundaryselect = 0x0; +#endif + odm_set_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK, rf_backup_reg00); + odm_write_4byte(dm, 0x1bbc, boundaryselect); +} + +u8 _dpk_get_dpk_tx_agc_8821c(struct dm_struct *dm, u8 path) +{ + u8 tx_agc_init_value = 0x1f; /* DPK TXAGC value*/ + u32 rf_reg00 = 0x0; + u8 gainloss = 0x1; + u8 best_tx_agc, txagcindpk = 0x0; + u8 tmp; + boolean fail = true; + u32 IQK_CMD = 0xf8000d18; + + /* rf_reg00 = 0x40000 + tx_agc_init_value; set TXAGC value */ + if (*dm->band_type == ODM_BAND_5G) { + tx_agc_init_value = 0x1c; + rf_reg00 = 0x40000 + tx_agc_init_value; /* set TXAGC value*/ +#if 0 + /*rf_reg00 = 0x54000 + tx_agc_init_value;*/ /* set TXAGC value*/ +#endif + odm_write_4byte(dm, 0x1bc8, 0x000c55aa); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x8f, RFREGOFFSETMASK, 0xa9c00); + } else { + tx_agc_init_value = 0x17; + rf_reg00 = 0x44000 + tx_agc_init_value; /* set TXAGC value*/ +#if 0 + /*rf_reg00 = 0x54000 + tx_agc_init_value; */ /* set TXAGC value*/ +#endif + odm_write_4byte(dm, 0x1bc8, 0x000c44aa); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x8f, RFREGOFFSETMASK, 0xaec00); + } + odm_set_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK, rf_reg00); + odm_set_bb_reg(dm, R_0x1b8c, BIT(15) | BIT(14) | BIT(13), gainloss); + odm_set_bb_reg(dm, R_0x1bc8, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0x8f8, BIT(25) | BIT(24) | BIT(23) | BIT(22), 0x5); + + _dpk_set_bbtxagc_8821c(dm, RF_PATH_A); + txagcindpk = _dpk_get_txagcindpk_8821c(dm, RF_PATH_A); + + if (odm_get_rf_reg(dm, path, RF_0x08, RFREGOFFSETMASK) != 0x0) + odm_set_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK, 0x0); + ; +#if 0 + /*ODM_sleep_ms(1);*/ +#endif + ODM_delay_us(10); + odm_write_4byte(dm, 0x1b00, IQK_CMD); + odm_write_4byte(dm, 0x1b00, IQK_CMD + 1); + + fail = _iqk_check_nctl_done_8821c(dm, path, IQK_CMD); + + odm_write_4byte(dm, 0x1b90, 0x0001e018); +#if 0 + /* + RF_DBG(dm, DBG_RF_IQK, + "[DPK]rf_reg00 =0x%x, 0x8F =0x%x, txagcindpk =0x%x\n", + odm_get_rf_reg(dm, path, RF_0x00, RFREGOFFSETMASK), + odm_get_rf_reg(dm, path, RF_0x8f, RFREGOFFSETMASK),txagcindpk); +*/ +#endif + + odm_write_4byte(dm, 0x1bd4, 0x60001); + tmp = (u8)odm_read_4byte(dm, 0x1bfc); + best_tx_agc = tx_agc_init_value - (0xa - tmp); +#if 0 +/* + RF_DBG(dm, DBG_RF_IQK, + "[DPK](2), 0x1b8c =0x%x, rf_reg00 = 0x%x, 0x1b00 = 0x%x, 0x1bfc = 0x%x, 0x1bd4 = 0x%x,best_tx_agc =0x%x, 0x1bfc[7:0] =0x%x\n", + odm_read_4byte(dm, 0x1b8c), + odm_get_rf_reg(dm, path, RF_0x00, RFREGOFFSETMASK), + odm_read_4byte(dm, 0x1b00), + odm_read_4byte(dm, 0x1bfc), odm_read_4byte(dm, 0x1bd4), + best_tx_agc, tmp); +*/ +#endif +/* dbg message*/ +#if 0 + + RF_DBG(dm, DBG_RF_IQK, "[DPK] 0x1bcc = 0x%x, 0x1bb8 =0x%x\n", + odm_read_4byte(dm, 0x1bcc), odm_read_4byte(dm, 0x1bb8)); + + odm_write_4byte(dm, 0x1bcc, 0x118f8800); + for (i = 0 ; i < 8; i++) { + odm_write_4byte(dm, 0x1b90, 0x0101e018 + i); + odm_write_4byte(dm, 0x1bd4, 0x00060000); + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + odm_write_4byte(dm, 0x1bd4, 0x00070000); + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + odm_write_4byte(dm, 0x1bd4, 0x00080000); + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + odm_write_4byte(dm, 0x1bd4, 0x00090000); + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + } + + odm_write_4byte(dm, 0x1b90, 0x0001e018); + +#endif + return best_tx_agc; +} + +boolean +_dpk_enable_dpk_8821c(struct dm_struct *dm, u8 path, u8 best_tx_agc) +{ + u32 rf_reg00 = 0x0; + boolean fail = true; + u32 IQK_CMD = 0xf8000e18; + + if (*dm->band_type == ODM_BAND_5G) + rf_reg00 = 0x40000 + best_tx_agc; /* set TXAGC value*/ + else + rf_reg00 = 0x44000 + best_tx_agc; /* set TXAGC value*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK, rf_reg00); + _dpk_set_dpk_pa_scan(dm, RF_PATH_A); + + /*ODM_sleep_ms(1);*/ + ODM_delay_us(10); + odm_set_bb_reg(dm, R_0x1bc8, BIT(31), 0x1); + odm_write_4byte(dm, 0x8f8, 0x41400080); + + if (odm_get_rf_reg(dm, path, RF_0x08, RFREGOFFSETMASK) != 0x0) + odm_set_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK, 0x0); + + /*ODM_sleep_ms(1);*/ + ODM_delay_us(10); + odm_write_4byte(dm, 0x1b00, IQK_CMD); + odm_write_4byte(dm, 0x1b00, IQK_CMD + 1); + + odm_write_4byte(dm, 0x1b90, 0x0001e018); + odm_write_4byte(dm, 0x1bd4, 0xA0001); + fail = _iqk_check_nctl_done_8821c(dm, path, IQK_CMD); +#if 0 +/* + RF_DBG(dm, DBG_RF_IQK, + "[DPK] (3) 0x1b0b = 0x%x, 0x1bc8 = 0x%x, rf_reg00 = 0x%x, ,0x1bfc = 0x%x, 0x1b90=0x%x, 0x1b94=0x%x\n", + odm_read_1byte(dm, 0x1b0b), odm_read_4byte(dm, 0x1bc8), odm_get_rf_reg(dm, path, RF_0x00, RFREGOFFSETMASK), + odm_read_4byte(dm, 0x1bfc), odm_read_4byte(dm, 0x1b90), odm_read_4byte(dm, 0x1b94)); +*/ +#endif +#if 0 /* dbg message*/ + u8 delay_count = 0x0; + u8 i; + u32 tmp; + odm_write_4byte(dm, 0x1b00, 0xf8000008); + odm_write_4byte(dm, 0x1b08, 0x00000080); + odm_write_4byte(dm, 0x1bd4, 0x00040001); + + RF_DBG(dm, DBG_RF_IQK, "[DPK] SRAM value!!!\n"); + + for (i = 0 ; i < 64; i++) { + /*odm_write_4byte(dm, 0x1b90, 0x0101e018+i);*/ + odm_write_4byte(dm, 0x1bdc, 0xc0000081 + i * 2); + + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + } + odm_write_4byte(dm, 0x1bd4, 0x00050001); + for (i = 0 ; i < 64; i++) { + /*odm_write_4byte(dm, 0x1b90, 0x0101e018+i);*/ + odm_write_4byte(dm, 0x1bdc, 0xc0000081 + i * 2); + + RF_DBG(dm, DBG_RF_IQK, "0x%x\n", odm_read_4byte(dm, 0x1bfc)); + } + + /*odm_write_4byte(dm, 0x1b08, 0x00000080);*/ + odm_write_4byte(dm, 0x1bd4, 0xA0001); + odm_write_4byte(dm, 0x1bdc, 0x00000000); +#endif + return fail; +} + +boolean +_dpk_enable_dpd_8821c(struct dm_struct *dm, u8 path, u8 best_tx_agc) +{ + boolean fail = true; + u8 offset = 0x0; + u32 IQK_CMD = 0xf8000f18; + u8 external_pswf_gain; + boolean gain_scaling_enable = false; + + odm_set_bb_reg(dm, R_0x1bc8, BIT(31), 0x1); + odm_write_4byte(dm, 0x8f8, 0x41400080); + if (odm_get_rf_reg(dm, path, RF_0x08, RFREGOFFSETMASK) != 0x0) + odm_set_rf_reg(dm, path, RF_0x8, RFREGOFFSETMASK, 0x0); + /*ODM_sleep_ms(1);*/ + ODM_delay_us(10); + odm_write_4byte(dm, 0x1b00, IQK_CMD); + odm_write_4byte(dm, 0x1b00, IQK_CMD + 1); + fail = _iqk_check_nctl_done_8821c(dm, path, IQK_CMD); + + odm_write_4byte(dm, 0x1b90, 0x0001e018); + odm_write_4byte(dm, 0x1bd4, 0xA0001); + + if (!fail) { + odm_write_4byte(dm, 0x1bcf, 0x19); + odm_write_4byte(dm, 0x1bdc, 0x0); + /*add 2db extrnal for compensate performnace, the reason is unknown*/ + external_pswf_gain = 0x2; + best_tx_agc = best_tx_agc + external_pswf_gain; + + if (best_tx_agc >= 0x19) + offset = best_tx_agc - 0x19; + else + offset = 0x20 - (0x19 - best_tx_agc); + odm_set_bb_reg(dm, R_0x1bd0, BIT(12) | BIT(11) | BIT(10) | BIT(9) | BIT(8), offset); + if (gain_scaling_enable) + _dpk_set_gain_scaling(dm, RF_PATH_A); + else + odm_write_4byte(dm, 0x1b98, 0x4c004c00); + + } else { + RF_DBG(dm, DBG_RF_IQK, + "[DPK](4)0x1b08 =%x, 0x1bc8 = 0x%x,0x1bfc = 0x%x, ,0x1bd0 = 0x%x, offset =%x, 1bcc =%x\n", + odm_read_4byte(dm, 0x1b08), odm_read_4byte(dm, 0x1bc8), + odm_read_1byte(dm, 0x1bfc), odm_read_4byte(dm, 0x1bd0), + offset, odm_read_4byte(dm, 0x1bcc)); + } + + return fail; +} + +void _phy_dpd_calibrate_8821c(struct dm_struct *dm, boolean reset) +{ + u32 backup_dpdbb[3]; + u8 best_tx_agc = 0x1c; + u32 MAC_backup[MAC_REG_NUM_8821C], RF_backup[RF_REG_NUM_8821C][1]; + u32 backup_mac_reg[MAC_REG_NUM_8821C] = {0x520, 0x550, 0x1518}; + u32 BB_backup[DPK_BB_REG_NUM_8821C]; + u32 backup_bb_reg[DPK_BB_REG_NUM_8821C] = {0x808, 0x90c, 0xc00, 0xcb0, 0xcb4, 0xcbc, 0x1990, 0x9a4, 0xa04, 0xc58, 0xc5c, 0xe58, 0xe5c, 0xc6c, 0xe6c, 0x90c, 0xc94, 0xe94, 0x1904, 0xcb0, 0xcb4, 0xcbc, 0xc00}; + u32 backup_rf_reg[RF_REG_NUM_8821C] = {0xdf, 0xde, 0x8f, 0x0, 0x1}; + u8 i; + u32 backup_dpk_reg[3] = {0x1bd0, 0x1b98, 0x1bbc}; + + struct dm_iqk_info *iqk_info = &dm->IQK_info; + iqk_info->is_btg = (boolean)odm_get_bb_reg(dm, R_0xcb8, BIT(16)); + if (!(*dm->mp_mode)) + if (_iqk_reload_iqk_8821c(dm, reset)) + return; + if (!(*dm->band_type == ODM_BAND_5G)) + return; + + RF_DBG(dm, DBG_RF_IQK, "[DPK]==========DPK strat!!!!!==========\n"); + RF_DBG(dm, DBG_RF_IQK, + "[DPK]band_type = %s, band_width = %d, ExtPA2G = %d, ext_pa_5g = %d\n", + (*dm->band_type == ODM_BAND_5G) ? "5G" : "2G", *dm->band_width, + dm->ext_pa, dm->ext_pa_5g); + _iqk_backup_mac_bb_8821c(dm, MAC_backup, BB_backup, backup_mac_reg, backup_bb_reg, DPK_BB_REG_NUM_8821C); + _iqk_afe_setting_8821c(dm, true); + _iqk_backup_rf_8821c(dm, RF_backup, backup_rf_reg); + + if (iqk_info->is_btg) { + } else { + if (*dm->band_type == ODM_BAND_2_4G) + odm_set_bb_reg(dm, R_0xcb8, BIT(8), 0x1); + else + odm_set_bb_reg(dm, R_0xcb8, BIT(8), 0x0); + } + + /*backup 0x1b2c, 1b38,0x1b3c*/ + backup_dpdbb[0] = odm_read_4byte(dm, 0x1b2c); + backup_dpdbb[1] = odm_read_4byte(dm, 0x1b38); + backup_dpdbb[2] = odm_read_4byte(dm, 0x1b3c); + RF_DBG(dm, DBG_RF_IQK, "[DPK]In DPD Process(1), Backup\n"); + + /*PDK Init Register setting*/ + _dpk_clear_sram_8821c(dm, RF_PATH_A); + _dpk_setting_8821c(dm, RF_PATH_A); + _dpk_boundary_selection_8821c(dm, RF_PATH_A); + odm_set_bb_reg(dm, R_0x1bc8, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0x8f8, BIT(25) | BIT(24) | BIT(23) | BIT(22), 0x5); + /* Get the best TXAGC*/ + + best_tx_agc = _dpk_get_dpk_tx_agc_8821c(dm, RF_PATH_A); +#if 0 + /*ODM_sleep_ms(2);*/ +#endif + + ODM_delay_us(10); + RF_DBG(dm, DBG_RF_IQK, "[DPK]In DPD Process(2), Best TXAGC = 0x%x\n", + best_tx_agc); + + if (_dpk_enable_dpk_8821c(dm, RF_PATH_A, best_tx_agc)) { + RF_DBG(dm, DBG_RF_IQK, + "[DPK]In DPD Process(3), DPK process is Fail\n"); + } +#if 0 + /*ODM_sleep_ms(2);*/ +#endif + ODM_delay_us(10); + if (_dpk_enable_dpd_8821c(dm, RF_PATH_A, best_tx_agc)) { + RF_DBG(dm, DBG_RF_IQK, + "[DPK]In DPD Process(4), DPD process is Fail\n"); + } + /* restore IQK */ + iqk_info->rf_reg18 = odm_get_rf_reg(dm, RF_PATH_A, RF_0x18, RFREGOFFSETMASK); + _iqk_reload_iqk_setting_8821c(dm, 0, 2); + _iqk_fill_iqk_report_8821c(dm, 0); +#if 0 + /* + RF_DBG(dm, DBG_RF_IQK, + "[DPK]reload IQK result before, iqk_info->rf_reg18=0x%x, iqk_info->iqk_channel[0]=0x%x, iqk_info->iqk_channel[1]=0x%x!!!!\n", + iqk_info->rf_reg18, iqk_info->iqk_channel[0], iqk_info->iqk_channel[1]); + */ +#endif + + /* Restore setup */ +#if 0 + /*_dpk_readsram_8821c(dm, RF_PATH_A);*/ +#endif + _dpk_restore_8821c(dm, RF_PATH_A); + odm_set_bb_reg(dm, R_0x8f8, BIT(25) | BIT(24) | BIT(23) | BIT(22), 0x5); + odm_set_bb_reg(dm, R_0x1bd4, BIT(20) | BIT(19) | BIT(18) | BIT(17) | BIT(16), 0x0); + odm_set_bb_reg(dm, R_0x1b00, BIT(2) | BIT(1), 0x0); + odm_set_bb_reg(dm, R_0x1b08, BIT(6) | BIT(5), 0x2); + + odm_write_4byte(dm, 0x1b2c, backup_dpdbb[0]); + odm_write_4byte(dm, 0x1b38, backup_dpdbb[1]); + odm_write_4byte(dm, 0x1b3c, backup_dpdbb[2]); + /*enable DPK*/ + odm_set_bb_reg(dm, R_0x1b2c, BIT(7) | BIT(6) | BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0), 0x5); +/*enable boundary condition*/ +#if dpk_forcein_sram4 /* disable : froce in sram4*/ + odm_set_bb_reg(dm, R_0x1bcc, BIT(27), 0x1); +#endif + odm_write_4byte(dm, 0x1bcc, 0x11868800); + RF_DBG(dm, DBG_RF_IQK, "[DPK]In DPD Process(5), Restore\n"); + _iqk_restore_mac_bb_8821c(dm, MAC_backup, BB_backup, backup_mac_reg, backup_bb_reg, DPK_BB_REG_NUM_8821C); + _iqk_afe_setting_8821c(dm, false); + _iqk_restore_rf_8821c(dm, backup_rf_reg, RF_backup); + /*toggle dynamic_pwr_threshold*/ + + /* backup the DPK current result*/ + for (i = 0; i < DPK_BACKUP_REG_NUM_8821C; i++) + dpk_result[i] = odm_read_4byte(dm, backup_dpk_reg[i]); + + RF_DBG(dm, DBG_RF_IQK, + "[DPK]the DPD calibration Process Finish (6), 0x1bd0 = 0x%x, 0x1b98 = 0x%x, 0x1bbc0= 0x%x\n", + dpk_result[0], dpk_result[1], dpk_result[2]); +} + +u32 _iqk_tximr_selfcheck_8821c(void *dm_void, u8 tone_index, u8 path) +{ + u32 tx_ini_power_H[2], tx_ini_power_L[2]; + u32 tmp1, tmp2, tmp3, tmp4, tmp5; + u32 IQK_CMD; + u32 tximr = 0x0; + u8 i; + + struct dm_struct *dm = (struct dm_struct *)dm_void; + /*backup*/ + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + odm_write_4byte(dm, 0x1bc8, 0x80000000); + odm_write_4byte(dm, 0x8f8, 0x41400080); + tmp1 = odm_read_4byte(dm, 0x1b0c); + tmp2 = odm_read_4byte(dm, 0x1b14); + tmp3 = odm_read_4byte(dm, 0x1b1c); + tmp4 = odm_read_4byte(dm, 0x1b20); + tmp5 = odm_read_4byte(dm, 0x1b24); + /*setup*/ + odm_write_4byte(dm, 0x1b0c, 0x00003000); + odm_write_4byte(dm, 0x1b1c, 0xA2193C32); + odm_write_1byte(dm, 0x1b15, 0x00); + odm_write_4byte(dm, 0x1b20, (u32)(tone_index << 20 | 0x00040008)); + odm_write_4byte(dm, 0x1b24, (u32)(tone_index << 20 | 0x00060008)); + odm_write_4byte(dm, 0x1b2c, 0x07); + odm_write_4byte(dm, 0x1b38, 0x20000000); + odm_write_4byte(dm, 0x1b3c, 0x20000000); + /* ======derive pwr1========*/ + for (i = 0; i < 2; i++) { + if (i == 0) + odm_write_4byte(dm, 0x1bcc, 0x0f); + else + odm_write_4byte(dm, 0x1bcc, 0x09); + /* One Shot*/ + IQK_CMD = 0x00000800; + odm_write_4byte(dm, 0x1b34, IQK_CMD + 1); + odm_write_4byte(dm, 0x1b34, IQK_CMD); + ODM_delay_us(10); + odm_write_4byte(dm, 0x1bd4, 0x00040001); + tx_ini_power_H[i] = odm_read_4byte(dm, 0x1bfc); + odm_write_4byte(dm, 0x1bd4, 0x000C0001); + tx_ini_power_L[i] = odm_read_4byte(dm, 0x1bfc); + } + /*restore*/ + odm_write_4byte(dm, 0x1b0c, tmp1); + odm_write_4byte(dm, 0x1b14, tmp2); + odm_write_4byte(dm, 0x1b1c, tmp3); + odm_write_4byte(dm, 0x1b20, tmp4); + odm_write_4byte(dm, 0x1b24, tmp5); + + if (tx_ini_power_H[1] == tx_ini_power_H[0]) + tximr = (3 * (halrf_psd_log2base(tx_ini_power_L[0] << 2) - halrf_psd_log2base(tx_ini_power_L[1]))) / 100; + else + tximr = 0; + return tximr; +} + +u32 _iqk_rximr_selfcheck_8821c(void *dm_void, u8 tone_index, u8 path, + u32 tmp1b38) +{ + u32 rx_ini_power_H[2], rx_ini_power_L[2]; /*[0]: psd tone; [1]: image tone*/ + u32 tmp1, tmp2, tmp3, tmp4, tmp5; + u32 IQK_CMD, tmp1bcc; + u8 i; + u32 rximr = 0x0; + + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*backup*/ + odm_write_4byte(dm, 0x1b00, 0xf8000008 | path << 1); + tmp1 = odm_read_4byte(dm, 0x1b0c); + tmp2 = odm_read_4byte(dm, 0x1b14); + tmp3 = odm_read_4byte(dm, 0x1b1c); + tmp4 = odm_read_4byte(dm, 0x1b20); + tmp5 = odm_read_4byte(dm, 0x1b24); + + tmp1bcc = (odm_read_4byte(dm, 0x1be8) & 0x0000ff00) >> 8; + odm_write_4byte(dm, 0x1b0c, 0x00001000); + odm_write_1byte(dm, 0x1b15, 0x00); + odm_write_4byte(dm, 0x1b1c, 0x82193d31); + odm_write_4byte(dm, 0x1b20, (u32)(tone_index << 20 | 0x00040008)); + odm_write_4byte(dm, 0x1b24, (u32)(tone_index << 20 | 0x00060048)); + odm_write_4byte(dm, 0x1b2c, 0x07); +#if 0 + //odm_write_4byte(dm, 0x1b38, iqk_info->rxk1_tmp1b38[path][(tone_index&0xff0)>>4]); +#endif + odm_write_4byte(dm, 0x1b38, tmp1b38); + + odm_write_4byte(dm, 0x1b3c, 0x20000000); + odm_write_4byte(dm, 0x1bcc, tmp1bcc); + for (i = 0; i < 2; i++) { + if (i == 0) + odm_write_4byte(dm, 0x1b1c, 0x82193d31); + else + odm_write_4byte(dm, 0x1b1c, 0xA2193d31); + IQK_CMD = 0x00000800; + odm_write_4byte(dm, 0x1b34, IQK_CMD + 1); + odm_write_4byte(dm, 0x1b34, IQK_CMD); + ODM_delay_us(2000); + odm_write_1byte(dm, 0x1bd6, 0xb); +#if 0 + /*if ((boolean)odm_get_bb_reg(dm, R_0x1bfc, BIT(1))){*/ +#endif + if (1) { + odm_write_1byte(dm, 0x1bd6, 0x5); + rx_ini_power_H[i] = odm_read_4byte(dm, 0x1bfc); + odm_write_1byte(dm, 0x1bd6, 0xe); + rx_ini_power_L[i] = odm_read_4byte(dm, 0x1bfc); + } else { + rx_ini_power_H[i] = 0x0; + rx_ini_power_L[i] = 0x0; + } + } + /*restore*/ + odm_write_4byte(dm, 0x1b0c, tmp1); + odm_write_4byte(dm, 0x1b14, tmp2); + odm_write_4byte(dm, 0x1b1c, tmp3); + odm_write_4byte(dm, 0x1b20, tmp4); + odm_write_4byte(dm, 0x1b24, tmp5); + + for (i = 0; i < 2; i++) + rx_ini_power_H[i] = (rx_ini_power_H[i] & 0xf8000000) >> 27; + + if (rx_ini_power_H[0] != rx_ini_power_H[1]) + switch (rx_ini_power_H[0]) { + case 1: + rx_ini_power_L[0] = (u32)((rx_ini_power_L[0] >> 1) | 0x80000000); + rx_ini_power_L[1] = (u32)rx_ini_power_L[1] >> 1; + break; + case 2: + rx_ini_power_L[0] = (u32)((rx_ini_power_L[0] >> 2) | 0x80000000); + rx_ini_power_L[1] = (u32)rx_ini_power_L[1] >> 2; + break; + case 3: + rx_ini_power_L[0] = (u32)((rx_ini_power_L[0] >> 2) | 0xc0000000); + rx_ini_power_L[1] = (u32)rx_ini_power_L[1] >> 2; + break; + case 4: + rx_ini_power_L[0] = (u32)((rx_ini_power_L[0] >> 3) | 0x80000000); + rx_ini_power_L[1] = (u32)rx_ini_power_L[1] >> 3; + break; + case 5: + rx_ini_power_L[0] = (u32)((rx_ini_power_L[0] >> 3) | 0xa0000000); + rx_ini_power_L[1] = (u32)rx_ini_power_L[1] >> 3; + break; + case 6: + rx_ini_power_L[0] = (u32)((rx_ini_power_L[0] >> 3) | 0xc0000000); + rx_ini_power_L[1] = (u32)rx_ini_power_L[1] >> 3; + break; + case 7: + rx_ini_power_L[0] = (u32)((rx_ini_power_L[0] >> 3) | 0xe0000000); + rx_ini_power_L[1] = (u32)rx_ini_power_L[1] >> 3; + break; + default: + break; + } + rximr = (u32)(3 * ((halrf_psd_log2base(rx_ini_power_L[0] / 100) - halrf_psd_log2base(rx_ini_power_L[1] / 100))) / 100); +#if 0 + /* + RF_DBG(dm, DBG_RF_IQK, "%-20s: 0x%x, 0x%x, 0x%x, 0x%x,0x%x, tone_index=%x, rximr= %d\n", + (path == 0) ? "PATH A RXIMR ": "PATH B RXIMR", + rx_ini_power_H[0], rx_ini_power_L[0], rx_ini_power_H[1], rx_ini_power_L[1], tmp1bcc, tone_index, rximr); +*/ +#endif + return rximr; +} + +void _iqk_start_imr_test_8821c(void *dm_void, u8 path) +{ + u8 imr_limit, i, tone_index; + u32 tmp; + boolean KFAIL; + u32 rxk1_tmp1b38[2][15]; + u32 imr_result[2]; + + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*TX IMR*/ + if (*dm->band_width == 2) + imr_limit = 0xe; + else if (*dm->band_width == 1) + imr_limit = 0x7; + else + imr_limit = 0x3; + + _iqk_txk_setting_8821c(dm, RF_PATH_A); + KFAIL = _iqk_one_shot_8821c(dm, RF_PATH_A, TXIQK); + for (i = 0x0; i <= imr_limit; i++) { + tone_index = (u8)(0x08 | i << 4); + imr_result[RF_PATH_A] = _iqk_tximr_selfcheck_8821c(dm, tone_index, RF_PATH_A); + RF_DBG(dm, DBG_RF_IQK, "[IQK]toneindex = %x, TXIMR = %d\n", + tone_index, imr_result[RF_PATH_A]); + } + RF_DBG(dm, DBG_RF_IQK, "\n"); + /*RX IMR*/ + /*get the rxk1 tone index 0x1b38 setting*/ + _iqk_rxk1setting_8821c(dm, path); + tmp = odm_read_4byte(dm, 0x1b1c); + for (path = 0; path < SS_8821C; path++) { + for (i = 0; i <= imr_limit; i++) { + tone_index = (u8)(0x08 | i << 4); + KFAIL = _iqk_rx_iqk_gain_search_fail_by_toneindex_8821c(dm, path, RXIQK1, tone_index); + if (!KFAIL) { + odm_write_4byte(dm, 0x1b1c, 0xa2193c32); + odm_write_4byte(dm, 0x1b14, 0xe5); + odm_write_4byte(dm, 0x1b14, 0x0); + rxk1_tmp1b38[path][i] = odm_read_4byte(dm, 0x1b38); + } else { + rxk1_tmp1b38[path][i] = 0x0; + } + } + } + _iqk_rxk2setting_8821c(dm, path, true); + for (path = 0; path < SS_8821C; path++) { + for (i = 0x0; i <= imr_limit; i++) { + tone_index = (u8)(0x08 | i << 4); + imr_result[RF_PATH_A] = _iqk_rximr_selfcheck_8821c(dm, tone_index, RF_PATH_A, rxk1_tmp1b38[path][i]); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]toneindex = %x, RXIMR = %d\n", tone_index, + imr_result[RF_PATH_A]); + } + } + odm_write_4byte(dm, 0x1b1c, tmp); + odm_write_4byte(dm, 0x1b38, 0x20000000); +} + +void _phy_iq_calibrate_8821c(struct dm_struct *dm, boolean reset, + boolean segment_iqk, boolean do_imr_test) +{ + u32 MAC_backup[MAC_REG_NUM_8821C], BB_backup[BB_REG_NUM_8821C]; + u32 RF_backup[RF_REG_NUM_8821C][1]; + u32 backup_mac_reg[MAC_REG_NUM_8821C] = {0x520, 0x550, 0x1518}; + u32 backup_bb_reg[BB_REG_NUM_8821C] = {0x808, 0x90c, 0xc00, 0xcb0, + 0xcb4, 0xcbc, 0x1990, + 0x9a4, 0xa04, 0x838}; + u32 backup_rf_reg[RF_REG_NUM_8821C] = {0xdf, 0xde, 0x8f, 0x0, 0x1}; + boolean is_mp = false; + int i = 0; + + struct dm_iqk_info *iqk_info = &dm->IQK_info; + + if (*dm->mp_mode) + is_mp = true; + else if (dm->is_linked) + segment_iqk = false; + iqk_info->is_btg = (boolean)odm_get_bb_reg(dm, R_0xcb8, BIT(16)); + + if (!is_mp) + if (_iqk_reload_iqk_8821c(dm, reset)) + return; + if (!do_imr_test) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]==========IQK strat!!!!!==========\n"); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]band_type = %s, band_width = %d, ExtPA2G = %d, ext_pa_5g = %d\n", + (*dm->band_type == ODM_BAND_5G) ? "5G" : "2G", *dm->band_width, + dm->ext_pa, dm->ext_pa_5g); + RF_DBG(dm, DBG_RF_IQK, "[IQK]Interface = %d, Cv = %x\n", + dm->support_interface, dm->cut_version); + + iqk_info->tmp_gntwl = _iqk_indirect_read_reg(dm, 0x38); + iqk_info->iqk_times++; + iqk_info->kcount = 0; + dm->rf_calibrate_info.iqk_total_progressing_time = 0; + dm->rf_calibrate_info.iqk_step = 1; + iqk_info->rxiqk_step = 1; + iqk_info->is_reload = false; + + _iqk_backup_iqk_8821c(dm, 0x0, 0x0); + _iqk_backup_mac_bb_8821c(dm, MAC_backup, BB_backup, backup_mac_reg, backup_bb_reg, BB_REG_NUM_8821C); + _iqk_backup_rf_8821c(dm, RF_backup, backup_rf_reg); + + while (1) { + if (!is_mp) + dm->rf_calibrate_info.iqk_start_time = odm_get_current_time(dm); + + _iqk_configure_macbb_8821c(dm); + _iqk_afe_setting_8821c(dm, true); + _iqk_rfe_setting_8821c(dm, false); + _iqk_agc_bnd_int_8821c(dm); + _iqk_rfsetting_8821c(dm); + if (do_imr_test) { + _iqk_start_imr_test_8821c(dm, 0x0); + dm->rf_calibrate_info.iqk_step = 4; + } else { + _iqk_start_iqk_8821c(dm, segment_iqk); + } + _iqk_afe_setting_8821c(dm, false); + _iqk_restore_mac_bb_8821c(dm, MAC_backup, BB_backup, backup_mac_reg, backup_bb_reg, BB_REG_NUM_8821C); + _iqk_restore_rf_8821c(dm, backup_rf_reg, RF_backup); + + if (!is_mp) { + dm->rf_calibrate_info.iqk_progressing_time = odm_get_progressing_time(dm, dm->rf_calibrate_info.iqk_start_time); + dm->rf_calibrate_info.iqk_total_progressing_time += odm_get_progressing_time(dm, dm->rf_calibrate_info.iqk_start_time); + RF_DBG(dm, DBG_RF_IQK, + "[IQK]IQK progressing_time = %lld ms\n", + dm->rf_calibrate_info.iqk_progressing_time); + } + + if (dm->rf_calibrate_info.iqk_step == 4) + break; + + iqk_info->kcount = 0; + RF_DBG(dm, DBG_RF_IQK, "[IQK]delay 50ms!!!\n"); +#if 0 + /*ODM_sleep_ms(50);*/ +#endif + for (i = 0; i<1000; i++) + ODM_delay_us(10); + } + + if (!do_imr_test) { + if (segment_iqk) + _iqk_reload_iqk_setting_8821c(dm, 0x0, 0x1); + _iqk_fill_iqk_report_8821c(dm, 0); + if (!is_mp) + RF_DBG(dm, DBG_RF_IQK, + "[IQK]Total IQK progressing_time = %lld ms\n", + dm->rf_calibrate_info.iqk_total_progressing_time) + ; + RF_DBG(dm, DBG_RF_IQK, + "[IQK]==========IQK end!!!!!==========\n"); + RF_DBG(dm, DBG_RF_IQK, "[IQK]check 0x49c = %x\n", + odm_read_1byte(dm, 0x49c)); + } +} + +void _phy_iq_calibrate_by_fw_8821c(void *dm_void, u8 clear, u8 segment_iqk) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum hal_status status = HAL_STATUS_FAILURE; + + if (*dm->mp_mode) + clear = 0x1; + else if (dm->is_linked) + segment_iqk = 0x1; + + status = odm_iq_calibrate_by_fw(dm, clear, segment_iqk); + + if (status == HAL_STATUS_SUCCESS) + RF_DBG(dm, DBG_RF_IQK, "[IQK]FWIQK OK!!!\n"); + else + RF_DBG(dm, DBG_RF_IQK, "[IQK]FWIQK fail!!!\n"); +} + +/*********debug message start**************/ + +void _phy_iqk_XYM_Read_Using_0x1b38_8821c(struct dm_struct *dm, u8 path) +{ + u32 tmp = 0x0; + u32 tmp2; + u8 i; + + tmp = odm_read_4byte(dm, 0x1b1c); + odm_write_4byte(dm, 0x1b1c, 0xA2193C32); + RF_DBG(dm, DBG_RF_IQK, "\n"); + for (i = 0; i < 0xa; i++) { + odm_write_4byte(dm, 0x1b14, 0xe6 + i); + odm_write_4byte(dm, 0x1b14, 0x0); + tmp2 = odm_read_4byte(dm, 0x1b38); + RF_DBG(dm, DBG_RF_IQK, "%x\n", tmp2); + } + odm_write_4byte(dm, 0x1b1c, tmp); + RF_DBG(dm, DBG_RF_IQK, "\n"); + odm_write_4byte(dm, 0x1b38, 0x20000000); +} + +void _phy_iqk_debug_inner_lpbk_psd_8821c(struct dm_struct *dm, u8 path) +{ + s16 tx_x; + s16 tx_y; + u32 temp = 0x0; + u32 psd_pwr = 0x0; + u32 tmp1, tmp2, tmp3, tmp4, tmp5, tmp6, tmp7, tmp8, tmp9, tmp10; + + tmp1 = odm_read_4byte(dm, 0x1b20); + tmp2 = odm_read_4byte(dm, 0x1b24); + tmp3 = odm_read_4byte(dm, 0x1b15); + tmp4 = odm_read_4byte(dm, 0x1b18); + tmp5 = odm_read_4byte(dm, 0x1b1c); + tmp6 = odm_read_4byte(dm, 0x1b28); + tmp7 = odm_read_4byte(dm, 0x1b90); + tmp8 = odm_read_4byte(dm, 0x1bcc); + tmp9 = odm_read_4byte(dm, 0x1b2c); + tmp10 = odm_read_4byte(dm, 0x1b30); + odm_write_4byte(dm, 0x1b20, 0x03840008); + odm_write_4byte(dm, 0x1b24, 0x03860008); + odm_write_1byte(dm, 0x1b15, 0x00); + odm_write_4byte(dm, 0x1b18, 0x00010101); + odm_write_4byte(dm, 0x1b1c, 0x02effcb2); + odm_write_4byte(dm, 0x1b28, 0x00060c00); + odm_write_4byte(dm, 0x1b90, 0x00080003); + odm_write_4byte(dm, 0x1bcc, 0x00000009); + odm_write_4byte(dm, 0x1b2c, 0x20000003); + odm_write_4byte(dm, 0x1b30, 0x20000000); + RF_DBG(dm, DBG_RF_IQK, "\n"); + for (tx_x = 507; tx_x <= 532; tx_x++) { + for (tx_y = 0; tx_y <= 10 + 20; tx_y++) { + if (tx_y < 0) + temp = (tx_x << 20) | (tx_y + 2048) << 8; + else + temp = (tx_x << 20) | (tx_y << 8); + odm_write_4byte(dm, 0x1b38, temp); + odm_write_4byte(dm, 0x1b3c, 0x20000000); + odm_write_4byte(dm, 0x1b34, 0x00000801); + odm_write_4byte(dm, 0x1b34, 0x00000800); + ODM_delay_us(10); + /*PSD_bef_K*/ + odm_write_4byte(dm, 0x1bd4, 0x000c0001); + psd_pwr = odm_read_4byte(dm, 0x1bfc); + RF_DBG(dm, DBG_RF_IQK, "%d ", psd_pwr); + } + } + RF_DBG(dm, DBG_RF_IQK, "\n"); + odm_write_4byte(dm, 0x1b20, tmp1); + odm_write_4byte(dm, 0x1b24, tmp2); + odm_write_4byte(dm, 0x1b15, tmp3); + odm_write_4byte(dm, 0x1b18, tmp4); + odm_write_4byte(dm, 0x1b1c, tmp5); + odm_write_4byte(dm, 0x1b28, tmp6); + odm_write_4byte(dm, 0x1b90, tmp7); + odm_write_4byte(dm, 0x1bcc, tmp8); + odm_write_4byte(dm, 0x1b2c, tmp9); + odm_write_4byte(dm, 0x1b30, tmp10); + odm_write_4byte(dm, 0x1b38, 0x20000000); +} + +void _iqk_readsram_8821c(struct dm_struct *dm, u8 path) +{ + u32 tmp1bd4, tmp1bd8, tmp; + u8 i; + + tmp1bd4 = odm_read_4byte(dm, 0x1bd4); + tmp1bd8 = odm_read_4byte(dm, 0x1bd8); + odm_write_4byte(dm, 0x1bd4, 0x00010001); + for (i = 0; i < 0x80; i++) { + odm_write_4byte(dm, 0x1bd8, 0xa0000101 + (u32)(i << 1)); + tmp = (u32)odm_read_4byte(dm, 0x1bfc) & 0x3ff; + if (i < 0x40) + RF_DBG(dm, DBG_RF_IQK, "adc_i[%d] = %x\n", i, tmp); + else + RF_DBG(dm, DBG_RF_IQK, "adc_q[%d] = %x\n", i, tmp); + } +} + +void do_imr_test_8821c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + RF_DBG(dm, DBG_RF_IQK, + "[IQK] ************IMR Test *****************\n"); + _phy_iq_calibrate_8821c(dm, false, false, true); + RF_DBG(dm, DBG_RF_IQK, + "[IQK] **********End IMR Test *******************\n"); +} + +/*********debug message end***************/ + +/*IQK version:0x23, NCTL:0x8*/ +/*1. modify the iqk counters for coex.*/ + +void phy_iq_calibrate_8821c(void *dm_void, boolean clear, boolean segment_iqk) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + + if (!(*dm->mp_mode)) + _iqk_check_coex_status(dm, true); + + RF_DBG(dm, DBG_RF_IQK, "[IQK]fw_ver= 0x%x\n", rf->fw_ver); + if (*dm->mp_mode) + halrf_iqk_hwtx_check(dm, true); + /*FW IQK*/ + if (dm->fw_offload_ability & PHYDM_RF_IQK_OFFLOAD) { + _phy_iq_calibrate_by_fw_8821c(dm, clear, segment_iqk); + phydm_get_read_counter_8821c(dm); + RF_DBG(dm, DBG_RF_IQK, "[IQK]0x38= 0x%x\n", + _iqk_indirect_read_reg(dm, 0x38)); + } else { + _iq_calibrate_8821c_init(dm); + _phy_iq_calibrate_8821c(dm, clear, segment_iqk, false); + } + _iqk_fail_count_8821c(dm); + + if (*dm->mp_mode) + halrf_iqk_hwtx_check(dm, false); +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + _iqk_iqk_fail_report_8821c(dm); +#endif + halrf_iqk_dbg(dm); + + if (!(*dm->mp_mode)) + _iqk_check_coex_status(dm, false); + RF_DBG(dm, DBG_RF_IQK, "[IQK]final 0x49c = %x\n", + odm_read_1byte(dm, 0x49c)); +} + +void phy_dp_calibrate_8821c(void *dm_void, boolean clear) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + if (odm_check_power_status(dm) == false) + return; +#endif + +#if (MP_DRIVER) + if ((dm->mp_mode != NULL) && (rf->is_con_tx != NULL) && (rf->is_single_tone != NULL) && (rf->is_carrier_suppresion != NULL)) + if (*(dm->mp_mode) && ((*(rf->is_con_tx) || *(rf->is_single_tone) || *(rf->is_carrier_suppresion)))) + return; +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + if (!(rf->rf_supportability & HAL_RF_DPK)) + return; +#endif + +#if DISABLE_BB_RF + return; +#endif + + RF_DBG(dm, DBG_RF_IQK, "[DPK] In PHY, dm->dpk_en == %x\n", rf->dpk_en); + + /*if dpk is not enable*/ + if (rf->dpk_en == 0x0) + return; + + /*start*/ + if (!dm->rf_calibrate_info.is_iqk_in_progress) { + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_iqk_in_progress = true; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + if (*dm->mp_mode) + dm->rf_calibrate_info.iqk_start_time = odm_get_current_time(dm); + + if (*dm->mp_mode) { + /*do DPK*/ + _phy_dpd_calibrate_8821c(dm, clear); + _dpk_toggle_rxagc(dm, clear); + } + + if (*dm->mp_mode) { + dm->rf_calibrate_info.iqk_progressing_time = odm_get_progressing_time(dm, dm->rf_calibrate_info.iqk_start_time); + RF_DBG(dm, DBG_RF_IQK, + "[DPK]DPK progressing_time = %lld ms\n", + dm->rf_calibrate_info.iqk_progressing_time); + } + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_iqk_in_progress = false; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + } else { + RF_DBG(dm, DBG_RF_IQK, + "[DPK]== Return the DPK CMD, because the DPK in Progress ==\n"); + } +} +void phy_txtap_calibrate_8821c(void *dm_void, boolean clear) +{ + u32 MAC_backup[MAC_REG_NUM_8821C], BB_backup[BB_REG_NUM_8821C], RF_backup[RF_REG_NUM_8821C][1]; + u32 backup_mac_reg[MAC_REG_NUM_8821C] = {0x520, 0x550, 0x1518}; + u32 backup_bb_reg[BB_REG_NUM_8821C] = {0x808, 0x90c, 0xc00, 0xcb0, 0xcb4, 0xcbc, 0x1990, 0x9a4, 0xa04}; + u32 backup_rf_reg[RF_REG_NUM_8821C] = {0xdf, 0xde, 0x8f, 0x0, 0x1}; + + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct dm_iqk_info *iqk_info = &dm->IQK_info; + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + struct _ADAPTER *adapter = dm->adapter; + +#if (MP_DRIVER == 1) +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PMPT_CONTEXT p_mpt_ctx = &(adapter->MptCtx); +#else +#ifdef CONFIG_MP_INCLUDED + PMPT_CONTEXT p_mpt_ctx = &(adapter->mppriv.mpt_ctx); +#endif +#endif +#endif + + struct _hal_rf_ *rf = &dm->rf_table; + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + if (!(rf->rf_supportability & HAL_RF_IQK)) + return; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + if (odm_check_power_status(adapter) == false) + return; +#endif + +#if MP_DRIVER == 1 +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (p_mpt_ctx->bSingleTone || p_mpt_ctx->bCarrierSuppression) + return; +#else +#ifdef CONFIG_MP_INCLUDED + if (p_mpt_ctx->is_single_tone || p_mpt_ctx->is_carrier_suppression) + return; +#endif +#endif +#endif +#endif + + if (!(*dm->mp_mode)) + _iqk_check_coex_status(dm, true); + + if ((dm->rf_table.rf_supportability & HAL_RF_TXGAPK)) + if (iqk_info->lok_fail[RF_PATH_A] == 0 && + iqk_info->iqk_fail_report[0][RF_PATH_A][TXIQK] == 0 && + iqk_info->iqk_fail_report[0][RF_PATH_A][RXIQK] == 0) { + _iqk_backup_iqk_8821c(dm, 0x0, 0x0); + _iqk_backup_mac_bb_8821c(dm, MAC_backup, BB_backup, backup_mac_reg, backup_bb_reg, BB_REG_NUM_8821C); + _iqk_backup_rf_8821c(dm, RF_backup, backup_rf_reg); + + _iqk_configure_macbb_8821c(dm); + _iqk_afe_setting_8821c(dm, true); + _iqk_rfe_setting_8821c(dm, false); + _iqk_agc_bnd_int_8821c(dm); + _iqk_rfsetting_8821c(dm); + + _phy_txgapk_calibrate_8821c(dm, RF_PATH_A); + + _iqk_afe_setting_8821c(dm, false); + _iqk_restore_mac_bb_8821c(dm, MAC_backup, BB_backup, backup_mac_reg, backup_bb_reg, BB_REG_NUM_8821C); + _iqk_restore_rf_8821c(dm, backup_rf_reg, RF_backup); + } +} +void dpk_temperature_compensate_8821c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _hal_rf_ *rf = &dm->rf_table; +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + u8 pgthermal = hal_data->eeprom_thermal_meter; +#else + struct rtl8192cd_priv *priv = dm->priv; + u8 pgthermal = (u8)priv->pmib->dot11RFEntry.ther; + +#endif + static u8 dpk_tm_trigger; + u8 thermal_value = 0, delta_dpk, i = 0; + u8 thermal_value_avg_count = 0; + u8 thermal_value_avg_times = 2; + u32 thermal_value_avg = 0; + u8 tmp, abs_temperature; + + /*if dpk is not enable*/ + if (rf->dpk_en == 0x0) + return; + /*if ap mode, disable dpk*/ + if (DM_ODM_SUPPORT_TYPE & ODM_AP) + return; + if (!dpk_tm_trigger) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x42, BIT(17) | BIT(16), 0x03); +#if 0 + /*RF_DBG(dm, DBG_RF_IQK, "[DPK] (1) Trigger Thermal Meter!!\n");*/ +#endif + dpk_tm_trigger = 1; + return; + } + + /* Initialize */ + dpk_tm_trigger = 0; +#if 0 + /*RF_DBG(dm, DBG_RF_IQK, "[DPK] (2) calculate the thermal !!\n"); + */ +#endif + + /* calculate average thermal meter */ + thermal_value = (u8)odm_get_rf_reg(dm, RF_PATH_A, RF_0x42, 0xfc00); /*0x42: RF Reg[15:10] 88E*/ + RF_DBG(dm, DBG_RF_IQK, "[DPK] (3) current Thermal Meter = %d\n", + thermal_value); + + dm->rf_calibrate_info.thermal_value_dpk = thermal_value; + dm->rf_calibrate_info.thermal_value_avg[dm->rf_calibrate_info.thermal_value_avg_index] = thermal_value; + dm->rf_calibrate_info.thermal_value_avg_index++; + if (dm->rf_calibrate_info.thermal_value_avg_index == thermal_value_avg_times) + dm->rf_calibrate_info.thermal_value_avg_index = 0; + for (i = 0; i < thermal_value_avg_times; i++) { + if (dm->rf_calibrate_info.thermal_value_avg[i]) { + thermal_value_avg += dm->rf_calibrate_info.thermal_value_avg[i]; + thermal_value_avg_count++; + } + } + if (thermal_value_avg_count) /*Calculate Average thermal_value after average enough times*/ + thermal_value = (u8)(thermal_value_avg / thermal_value_avg_count); + /* compensate the DPK */ + delta_dpk = (thermal_value > pgthermal) ? (thermal_value - pgthermal) : (pgthermal - thermal_value); + tmp = (u8)((dpk_result[0] & 0x00001f00) >> 8); + RF_DBG(dm, DBG_RF_IQK, + "[DPK] (5)delta_dpk = %d, eeprom_thermal_meter = %d, tmp=%d\n", + delta_dpk, pgthermal, tmp); + + if (thermal_value > pgthermal) { + abs_temperature = thermal_value - pgthermal; + if (abs_temperature >= 20) + tmp = tmp + 4; + else if (abs_temperature >= 15) + tmp = tmp + 3; + else if (abs_temperature >= 10) + tmp = tmp + 2; + else if (abs_temperature >= 5) + tmp = tmp + 1; + } else { /*low temperature*/ + abs_temperature = pgthermal - thermal_value; + if (abs_temperature >= 20) + tmp = tmp - 4; + else if (abs_temperature >= 15) + tmp = tmp - 3; + else if (abs_temperature >= 10) + tmp = tmp - 2; + else if (abs_temperature >= 5) + tmp = tmp - 1; + } + + odm_set_bb_reg(dm, R_0x1bd0, BIT(12) | BIT(11) | BIT(10) | BIT(9) | BIT(8), tmp); + RF_DBG(dm, DBG_RF_IQK, + "[DPK] (6)delta_dpk = %d, eeprom_thermal_meter = %d, new tmp=%d, 0x1bd0=0x%x\n", + delta_dpk, pgthermal, tmp, odm_read_4byte(dm, 0x1bd0)); +} + +#endif diff --git a/hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.h b/hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.h new file mode 100644 index 0000000..12194f7 --- /dev/null +++ b/hal/phydm/halrf/rtl8821c/halrf_iqk_8821c.h @@ -0,0 +1,62 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __HALRF_IQK_8821C_H__ +#define __HALRF_IQK_8821C_H__ + +#if (RTL8821C_SUPPORT == 1) +/*============================================================*/ +/*Definition */ +/*============================================================*/ + +/*--------------------------Define Parameters-------------------------------*/ +#define MAC_REG_NUM_8821C 3 +#define BB_REG_NUM_8821C 10 +#define RF_REG_NUM_8821C 5 +#define DPK_BB_REG_NUM_8821C 23 +#define DPK_BACKUP_REG_NUM_8821C 3 + +#define LOK_delay_8821C 2 +#define GS_delay_8821C 2 +#define WBIQK_delay_8821C 2 + +#define TXIQK 0 +#define RXIQK 1 +#define SS_8821C 1 + +/*---------------------------End Define Parameters-------------------------------*/ + +#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) +void do_iqk_8821c(void *dm_void, u8 delta_thermal_index, u8 thermal_value, + u8 threshold); +#else +void do_iqk_8821c(void *dm_void, u8 delta_thermal_index, u8 thermal_value, + u8 threshold); +#endif + +void phy_iq_calibrate_8821c(void *dm_void, boolean clear, boolean segment_iqk); + +void phy_dp_calibrate_8821c(void *dm_void, boolean clear); + +void do_imr_test_8821c(void *dm_void); + +#else /* (RTL8821C_SUPPORT == 0)*/ + +#define phy_iq_calibrate_8821c(_pdm_void, clear, segment_iqk) +#define phy_dp_calibrate_8821c(_pDM_VOID, clear) + +#endif /* RTL8821C_SUPPORT */ + +#endif /*#ifndef __HALRF_IQK_8821C_H__*/ diff --git a/hal/phydm/halrf/rtl8821c/version_rtl8821c_rf.h b/hal/phydm/halrf/rtl8821c/version_rtl8821c_rf.h new file mode 100644 index 0000000..0c9df4b --- /dev/null +++ b/hal/phydm/halrf/rtl8821c/version_rtl8821c_rf.h @@ -0,0 +1,26 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +/*RTL8821C RF Parameters*/ +#define RF_RELEASE_VERSION_8821C 1 diff --git a/hal/phydm/mp_precomp.h b/hal/phydm/mp_precomp.h new file mode 100644 index 0000000..897adc1 --- /dev/null +++ b/hal/phydm/mp_precomp.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ diff --git a/hal/phydm/phydm.c b/hal/phydm/phydm.c new file mode 100644 index 0000000..0f7e7aa --- /dev/null +++ b/hal/phydm/phydm.c @@ -0,0 +1,3820 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +const u16 phy_rate_table[] = { + /*@20M*/ + 1, 2, 5, 11, + 6, 9, 12, 18, 24, 36, 48, 54, + 6, 13, 19, 26, 39, 52, 58, 65, /*@MCS0~7*/ + 13, 26, 39, 52, 78, 104, 117, 130, /*@MCS8~15*/ + 19, 39, 58, 78, 117, 156, 175, 195, /*@MCS16~23*/ + 26, 52, 78, 104, 156, 208, 234, 260, /*@MCS24~31*/ + 6, 13, 19, 26, 39, 52, 58, 65, 78, 90, /*@1ss MCS0~9*/ + 13, 26, 39, 52, 78, 104, 117, 130, 156, 180, /*@2ss MCS0~9*/ + 19, 39, 58, 78, 117, 156, 175, 195, 234, 260, /*@3ss MCS0~9*/ + 26, 52, 78, 104, 156, 208, 234, 260, 312, 360 /*@4ss MCS0~9*/ +}; + +void phydm_traffic_load_decision(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 shift = 0; + + /*@---TP & Trafic-load calculation---*/ + + if (dm->last_tx_ok_cnt > *dm->num_tx_bytes_unicast) + dm->last_tx_ok_cnt = *dm->num_tx_bytes_unicast; + + if (dm->last_rx_ok_cnt > *dm->num_rx_bytes_unicast) + dm->last_rx_ok_cnt = *dm->num_rx_bytes_unicast; + + dm->cur_tx_ok_cnt = *dm->num_tx_bytes_unicast - dm->last_tx_ok_cnt; + dm->cur_rx_ok_cnt = *dm->num_rx_bytes_unicast - dm->last_rx_ok_cnt; + dm->last_tx_ok_cnt = *dm->num_tx_bytes_unicast; + dm->last_rx_ok_cnt = *dm->num_rx_bytes_unicast; + + /*@AP: <<3(8bit), >>20(10^6,M), >>0(1sec)*/ + shift = 17 + (PHYDM_WATCH_DOG_PERIOD - 1); + /*@WIN&CE: <<3(8bit), >>20(10^6,M), >>1(2sec)*/ + + dm->tx_tp = (dm->tx_tp >> 1) + (u32)((dm->cur_tx_ok_cnt >> shift) >> 1); + dm->rx_tp = (dm->rx_tp >> 1) + (u32)((dm->cur_rx_ok_cnt >> shift) >> 1); + + dm->total_tp = dm->tx_tp + dm->rx_tp; + + /*@[Calculate TX/RX state]*/ + if (dm->tx_tp > (dm->rx_tp << 1)) + dm->txrx_state_all = TX_STATE; + else if (dm->rx_tp > (dm->tx_tp << 1)) + dm->txrx_state_all = RX_STATE; + else + dm->txrx_state_all = BI_DIRECTION_STATE; + + /*@[Traffic load decision]*/ + dm->pre_traffic_load = dm->traffic_load; + + if (dm->cur_tx_ok_cnt > 1875000 || dm->cur_rx_ok_cnt > 1875000) { + /* @( 1.875M * 8bit ) / 2sec= 7.5M bits /sec )*/ + dm->traffic_load = TRAFFIC_HIGH; + } else if (dm->cur_tx_ok_cnt > 500000 || dm->cur_rx_ok_cnt > 500000) { + /*@( 0.5M * 8bit ) / 2sec = 2M bits /sec )*/ + dm->traffic_load = TRAFFIC_MID; + } else if (dm->cur_tx_ok_cnt > 100000 || dm->cur_rx_ok_cnt > 100000) { + /*@( 0.1M * 8bit ) / 2sec = 0.4M bits /sec )*/ + dm->traffic_load = TRAFFIC_LOW; + } else if (dm->cur_tx_ok_cnt > 25000 || dm->cur_rx_ok_cnt > 25000) { + /*@( 0.025M * 8bit ) / 2sec = 0.1M bits /sec )*/ + dm->traffic_load = TRAFFIC_ULTRA_LOW; + } else { + dm->traffic_load = TRAFFIC_NO_TP; + } + + /*@[Calculate consecutive idlel time]*/ + if (dm->traffic_load == 0) + dm->consecutive_idlel_time += PHYDM_WATCH_DOG_PERIOD; + else + dm->consecutive_idlel_time = 0; + + #if 0 + PHYDM_DBG(dm, DBG_COMMON_FLOW, + "cur_tx_ok_cnt = %d, cur_rx_ok_cnt = %d, last_tx_ok_cnt = %d, last_rx_ok_cnt = %d\n", + dm->cur_tx_ok_cnt, dm->cur_rx_ok_cnt, dm->last_tx_ok_cnt, + dm->last_rx_ok_cnt); + + PHYDM_DBG(dm, DBG_COMMON_FLOW, "tx_tp = %d, rx_tp = %d\n", dm->tx_tp, + dm->rx_tp); + #endif +} + +void phydm_cck_new_agc_chk(struct dm_struct *dm) +{ + u32 new_agc_addr = 0x0; + + dm->cck_new_agc = false; +#if (RTL8723D_SUPPORT || RTL8822B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8197F_SUPPORT || RTL8710B_SUPPORT || RTL8192F_SUPPORT ||\ + RTL8195B_SUPPORT || RTL8198F_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8721D_SUPPORT || RTL8710C_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8723D | ODM_RTL8822B | ODM_RTL8821C | + ODM_RTL8197F | ODM_RTL8710B | ODM_RTL8192F | ODM_RTL8195B | + ODM_RTL8721D | ODM_RTL8710C)) { + new_agc_addr = R_0xa9c; + } else if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8822C | + ODM_RTL8814B | ODM_RTL8197G)) { + new_agc_addr = R_0x1a9c; + } + + /*@1: new agc 0: old agc*/ + dm->cck_new_agc = (boolean)odm_get_bb_reg(dm, new_agc_addr, BIT(17)); +#endif +#if (RTL8723F_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8723F)) + dm->cck_new_agc = true; +#endif +} + +/*select 3 or 4 bit LNA */ +void phydm_cck_lna_bit_num_chk(struct dm_struct *dm) +{ + boolean report_type = 0; + #if (RTL8192E_SUPPORT) + u32 value_824, value_82c; + #endif + + #if (RTL8192E_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8192E)) { + /* @0x824[9] = 0x82C[9] = 0xA80[7] those registers setting + * should be equal or CCK RSSI report may be incorrect + */ + value_824 = odm_get_bb_reg(dm, R_0x824, BIT(9)); + value_82c = odm_get_bb_reg(dm, R_0x82c, BIT(9)); + + if (value_824 != value_82c) + odm_set_bb_reg(dm, R_0x82c, BIT(9), value_824); + odm_set_bb_reg(dm, R_0xa80, BIT(7), value_824); + report_type = (boolean)value_824; + } + #endif + + #if (RTL8703B_SUPPORT || RTL8723D_SUPPORT || RTL8710B_SUPPORT) + if (dm->support_ic_type & + (ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8710B)) { + report_type = (boolean)odm_get_bb_reg(dm, R_0x950, BIT(11)); + + if (report_type != 1) + pr_debug("[Warning] CCK should be 4bit LNA\n"); + } + #endif + + #if (RTL8821C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8821C) { + if (dm->default_rf_set_8821c == SWITCH_TO_BTG) + report_type = 1; + } + #endif + + dm->cck_agc_report_type = report_type; + + PHYDM_DBG(dm, ODM_COMP_INIT, "cck_agc_report_type=((%d))\n", + dm->cck_agc_report_type); +} + +void phydm_init_cck_setting(struct dm_struct *dm) +{ + u32 reg_tmp = 0; + u32 mask_tmp = 0; + + phydm_cck_new_agc_chk(dm); + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + return; + + reg_tmp = ODM_REG(CCK_RPT_FORMAT, dm); + mask_tmp = ODM_BIT(CCK_RPT_FORMAT, dm); + dm->is_cck_high_power = (boolean)odm_get_bb_reg(dm, reg_tmp, mask_tmp); + + PHYDM_DBG(dm, ODM_COMP_INIT, "ext_lna_gain=((%d))\n", dm->ext_lna_gain); + + phydm_config_cck_rx_antenna_init(dm); + + if (dm->support_ic_type & ODM_RTL8192F) + phydm_config_cck_rx_path(dm, BB_PATH_AB); + else if (dm->valid_path_set == BB_PATH_A) + phydm_config_cck_rx_path(dm, BB_PATH_A); + else if (dm->valid_path_set == BB_PATH_B) + phydm_config_cck_rx_path(dm, BB_PATH_B); + + phydm_cck_lna_bit_num_chk(dm); + phydm_get_cck_rssi_table_from_reg(dm); +} + +#ifdef CONFIG_RFE_BY_HW_INFO +void phydm_init_hw_info_by_rfe(struct dm_struct *dm) +{ + #if (RTL8821C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8821C) + phydm_init_hw_info_by_rfe_type_8821c(dm); + #endif + #if (RTL8197F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197F) + phydm_init_hw_info_by_rfe_type_8197f(dm); + #endif + #if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) + phydm_init_hw_info_by_rfe_type_8197g(dm); + #endif +} +#endif + +void phydm_common_info_self_init(struct dm_struct *dm) +{ + u32 reg_tmp = 0; + u32 mask_tmp = 0; + + dm->run_in_drv_fw = RUN_IN_DRIVER; + + /*@BB IP Generation*/ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + dm->ic_ip_series = PHYDM_IC_JGR3; + else if (dm->support_ic_type & ODM_IC_11AC_SERIES) + dm->ic_ip_series = PHYDM_IC_AC; + else if (dm->support_ic_type & ODM_IC_11N_SERIES) + dm->ic_ip_series = PHYDM_IC_N; + + /*@BB phy-status Generation*/ + if (dm->support_ic_type & PHYSTS_3RD_TYPE_IC) + dm->ic_phy_sts_type = PHYDM_PHYSTS_TYPE_3; + else if (dm->support_ic_type & PHYSTS_2ND_TYPE_IC) + dm->ic_phy_sts_type = PHYDM_PHYSTS_TYPE_2; + else + dm->ic_phy_sts_type = PHYDM_PHYSTS_TYPE_1; + + phydm_init_cck_setting(dm); + + reg_tmp = ODM_REG(BB_RX_PATH, dm); + mask_tmp = ODM_BIT(BB_RX_PATH, dm); + dm->rf_path_rx_enable = (u8)odm_get_bb_reg(dm, reg_tmp, mask_tmp); +#if (DM_ODM_SUPPORT_TYPE != ODM_CE) + dm->is_net_closed = &dm->BOOLEAN_temp; + + phydm_init_debug_setting(dm); +#endif + phydm_init_soft_ml_setting(dm); + + dm->phydm_sys_up_time = 0; + + if (dm->support_ic_type & ODM_IC_1SS) + dm->num_rf_path = 1; + else if (dm->support_ic_type & ODM_IC_2SS) + dm->num_rf_path = 2; + #if 0 + /* @RTK do not has IC which is equipped with 3 RF paths, + * so ODM_IC_3SS is an enpty macro and result in coverity check errors + */ + else if (dm->support_ic_type & ODM_IC_3SS) + dm->num_rf_path = 3; + #endif + else if (dm->support_ic_type & ODM_IC_4SS) + dm->num_rf_path = 4; + else + dm->num_rf_path = 1; + + phydm_trx_antenna_setting_init(dm, dm->num_rf_path); + + dm->tx_rate = 0xFF; + dm->rssi_min_by_path = 0xFF; + + dm->number_linked_client = 0; + dm->pre_number_linked_client = 0; + dm->number_active_client = 0; + dm->pre_number_active_client = 0; + + dm->last_tx_ok_cnt = 0; + dm->last_rx_ok_cnt = 0; + dm->tx_tp = 0; + dm->rx_tp = 0; + dm->total_tp = 0; + dm->traffic_load = TRAFFIC_LOW; + + dm->nbi_set_result = 0; + dm->is_init_hw_info_by_rfe = false; + dm->pre_dbg_priority = DBGPORT_RELEASE; + dm->tp_active_th = 5; + dm->disable_phydm_watchdog = 0; + + dm->u8_dummy = 0xf; + dm->u16_dummy = 0xffff; + dm->u32_dummy = 0xffffffff; +#if (RTL8814B_SUPPORT) +/*@------------For spur detection Default Mode------------@*/ + dm->dsde_sel = DET_CSI; + dm->csi_wgt = 4; +/*@-------------------------------------------------------@*/ +#endif + dm->pre_is_linked = false; + dm->is_linked = false; +/*dym bw thre and it can config by registry*/ + if (dm->en_auto_bw_th == 0) + dm->en_auto_bw_th = 20; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (!(dm->is_fcs_mode_enable)) { + dm->is_fcs_mode_enable = &dm->boolean_dummy; + pr_debug("[Warning] is_fcs_mode_enable=NULL\n"); + } +#endif + /*init IOT table*/ + odm_memory_set(dm, &dm->iot_table, 0, sizeof(struct phydm_iot_center)); +} + +void phydm_iot_patch_id_update(void *dm_void, u32 iot_idx, boolean en) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_iot_center *iot_table = &dm->iot_table; + + PHYDM_DBG(dm, DBG_CMN, "[IOT] 0x%x = %d\n", iot_idx, en); + switch (iot_idx) { + case 0x100f0401: + iot_table->patch_id_100f0401 = en; + PHYDM_DBG(dm, DBG_CMN, "[IOT] patch_id_100f0401 = %d\n", + iot_table->patch_id_100f0401); + break; + case 0x10120200: + iot_table->patch_id_10120200 = en; + PHYDM_DBG(dm, DBG_CMN, "[IOT] patch_id_10120200 = %d\n", + iot_table->patch_id_10120200); + break; + case 0x40010700: + iot_table->patch_id_40010700 = en; + PHYDM_DBG(dm, DBG_CMN, "[IOT] patch_id_40010700 = %d\n", + iot_table->patch_id_40010700); + break; + case 0x021f0800: + iot_table->patch_id_021f0800 = en; + PHYDM_DBG(dm, DBG_CMN, "[IOT] patch_id_021f0800 = %d\n", + iot_table->patch_id_021f0800); + break; + case 0x011f0500: + iot_table->patch_id_011f0500 = en; + PHYDM_DBG(dm, DBG_CMN, "[IOT] patch_id_011f0500 = %d\n", + iot_table->patch_id_011f0500); + break; + default: + pr_debug("[%s] warning!\n", __func__); + break; + } +} + +void phydm_cmn_sta_info_update(void *dm_void, u8 macid) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[macid]; + struct ra_sta_info *ra = NULL; + + if (is_sta_active(sta)) { + ra = &sta->ra_info; + } else { + PHYDM_DBG(dm, DBG_RA_MASK, "[Warning] %s invalid sta_info\n", + __func__); + return; + } + + PHYDM_DBG(dm, DBG_RA_MASK, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_RA_MASK, "MACID=%d\n", sta->mac_id); + + /*@[Calculate TX/RX state]*/ + if (sta->tx_moving_average_tp > (sta->rx_moving_average_tp << 1)) + ra->txrx_state = TX_STATE; + else if (sta->rx_moving_average_tp > (sta->tx_moving_average_tp << 1)) + ra->txrx_state = RX_STATE; + else + ra->txrx_state = BI_DIRECTION_STATE; + + ra->is_noisy = dm->noisy_decision; +} + +void phydm_common_info_self_update(struct dm_struct *dm) +{ + u8 sta_cnt = 0, num_active_client = 0; + u32 i, one_entry_macid = 0; + u32 ma_rx_tp = 0; + u32 tp_diff = 0; + struct cmn_sta_info *sta; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PADAPTER adapter = (PADAPTER)dm->adapter; + PMGNT_INFO mgnt_info = &((PADAPTER)adapter)->MgntInfo; + + sta = dm->phydm_sta_info[0]; + + /* STA mode is linked to AP */ + if (is_sta_active(sta) && !ACTING_AS_AP(adapter)) + dm->bsta_state = true; + else + dm->bsta_state = false; +#endif + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + sta = dm->phydm_sta_info[i]; + if (is_sta_active(sta)) { + sta_cnt++; + + if (sta_cnt == 1) + one_entry_macid = i; + + phydm_cmn_sta_info_update(dm, (u8)i); + #ifdef PHYDM_BEAMFORMING_SUPPORT + /*@phydm_get_txbf_device_num(dm, (u8)i);*/ + #endif + + ma_rx_tp = sta->rx_moving_average_tp + + sta->tx_moving_average_tp; + + PHYDM_DBG(dm, DBG_COMMON_FLOW, + "TP[%d]: ((%d )) bit/sec\n", i, ma_rx_tp); + + if (ma_rx_tp > ACTIVE_TP_THRESHOLD) + num_active_client++; + } + } + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + dm->is_linked = (sta_cnt != 0) ? true : false; +#endif + + if (sta_cnt == 1) { + dm->is_one_entry_only = true; + dm->one_entry_macid = one_entry_macid; + dm->one_entry_tp = ma_rx_tp; + + dm->tp_active_occur = 0; + + PHYDM_DBG(dm, DBG_COMMON_FLOW, + "one_entry_tp=((%d)), pre_one_entry_tp=((%d))\n", + dm->one_entry_tp, dm->pre_one_entry_tp); + + if (dm->one_entry_tp > dm->pre_one_entry_tp && + dm->pre_one_entry_tp <= 2) { + tp_diff = dm->one_entry_tp - dm->pre_one_entry_tp; + + if (tp_diff > dm->tp_active_th) + dm->tp_active_occur = 1; + } + dm->pre_one_entry_tp = dm->one_entry_tp; + } else { + dm->is_one_entry_only = false; + } + + dm->pre_number_linked_client = dm->number_linked_client; + dm->pre_number_active_client = dm->number_active_client; + + dm->number_linked_client = sta_cnt; + dm->number_active_client = num_active_client; + + /*Traffic load information update*/ + phydm_traffic_load_decision(dm); + + dm->phydm_sys_up_time += PHYDM_WATCH_DOG_PERIOD; + + dm->is_dfs_band = phydm_is_dfs_band(dm); + dm->phy_dbg_info.show_phy_sts_cnt = 0; + + /*[Link Status Check]*/ + dm->first_connect = dm->is_linked && !dm->pre_is_linked; + dm->first_disconnect = !dm->is_linked && dm->pre_is_linked; + dm->pre_is_linked = dm->is_linked; +} + +void phydm_common_info_self_reset(struct dm_struct *dm) +{ + struct odm_phy_dbg_info *dbg_t = &dm->phy_dbg_info; + + dbg_t->beacon_cnt_in_period = dbg_t->num_qry_beacon_pkt; + dbg_t->num_qry_beacon_pkt = 0; + + dm->rxsc_l = 0xff; + dm->rxsc_20 = 0xff; + dm->rxsc_40 = 0xff; + dm->rxsc_80 = 0xff; +} + +void * +phydm_get_structure(struct dm_struct *dm, u8 structure_type) + +{ + void *structure = NULL; + + switch (structure_type) { + case PHYDM_FALSEALMCNT: + structure = &dm->false_alm_cnt; + break; + + case PHYDM_CFOTRACK: + structure = &dm->dm_cfo_track; + break; + + case PHYDM_ADAPTIVITY: + structure = &dm->adaptivity; + break; +#ifdef CONFIG_PHYDM_DFS_MASTER + case PHYDM_DFS: + structure = &dm->dfs; + break; +#endif + default: + break; + } + + return structure; +} + +void phydm_phy_info_update(struct dm_struct *dm) +{ +#if (RTL8822B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822B) + dm->phy_dbg_info.condi_num = phydm_get_condi_num_8822b(dm); +#endif +} + +void phydm_hw_setting(struct dm_struct *dm) +{ +#if (RTL8821A_SUPPORT) + if (dm->support_ic_type & ODM_RTL8821) + odm_hw_setting_8821a(dm); +#endif + +#if (RTL8814A_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814A) + phydm_hwsetting_8814a(dm); +#endif + +#if (RTL8822B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822B) + phydm_hwsetting_8822b(dm); +#endif + +#if (RTL8812A_SUPPORT) + if (dm->support_ic_type & ODM_RTL8812) + phydm_hwsetting_8812a(dm); +#endif + +#if (RTL8197F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197F) + phydm_hwsetting_8197f(dm); +#endif + +#if (RTL8192F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8192F) + phydm_hwsetting_8192f(dm); +#endif + +#if (RTL8822C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822C) + phydm_hwsetting_8822c(dm); +#endif + +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) + phydm_hwsetting_8197g(dm); +#endif + +#if (RTL8723F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8723F) + phydm_hwsetting_8723f(dm); +#endif + +#if (RTL8821C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8821C) + phydm_hwsetting_8821c(dm); +#endif + +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8812F) + phydm_hwsetting_8812f(dm); +#endif + +#ifdef PHYDM_CCK_RX_PATHDIV_SUPPORT + phydm_cck_rx_pathdiv_watchdog(dm); +#endif +} + +__odm_func__ +boolean phydm_chk_bb_rf_pkg_set_valid(struct dm_struct *dm) +{ + boolean valid = true; + + if (dm->support_ic_type == ODM_RTL8822C) { + #if (RTL8822C_SUPPORT) + valid = phydm_chk_pkg_set_valid_8822c(dm, + RELEASE_VERSION_8822C, + RF_RELEASE_VERSION_8822C); + #else + valid = true; /*@Just for preventing compile warnings*/ + #endif + #if (RTL8812F_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8812F) { + valid = phydm_chk_pkg_set_valid_8812f(dm, + RELEASE_VERSION_8812F, + RF_RELEASE_VERSION_8812F); + #endif + #if (RTL8197G_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8197G) { + valid = phydm_chk_pkg_set_valid_8197g(dm, + RELEASE_VERSION_8197G, + RF_RELEASE_VERSION_8197G); + #endif + #if (RTL8812F_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8812F) { + valid = phydm_chk_pkg_set_valid_8812f(dm, + RELEASE_VERSION_8812F, + RF_RELEASE_VERSION_8812F); + #endif + #if (RTL8198F_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8198F) { + valid = phydm_chk_pkg_set_valid_8198f(dm, + RELEASE_VERSION_8198F, + RF_RELEASE_VERSION_8198F); + #endif + #if (RTL8814B_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8814B) { + valid = phydm_chk_pkg_set_valid_8814b(dm, + RELEASE_VERSION_8814B, + RF_RELEASE_VERSION_8814B); + #endif + #if (RTL8723F_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8723F) { + valid = phydm_chk_pkg_set_valid_8723f(dm, + RELEASE_VERSION_8723F, + RF_RELEASE_VERSION_8723F); + #endif + } + + return valid; +} + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) +u64 phydm_supportability_init_win( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u64 support_ability = 0; + + switch (dm->support_ic_type) { +/*@---------------N Series--------------------*/ +#if (RTL8188E_SUPPORT) + case ODM_RTL8188E: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8192E_SUPPORT) + case ODM_RTL8192E: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8723B_SUPPORT) + case ODM_RTL8723B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8703B_SUPPORT) + case ODM_RTL8703B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8723D_SUPPORT) + case ODM_RTL8723D: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + ODM_BB_PWR_TRAIN | + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8710B_SUPPORT) + case ODM_RTL8710B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + ODM_BB_PWR_TRAIN | + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8188F_SUPPORT) + case ODM_RTL8188F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + ODM_BB_PWR_TRAIN | + ODM_BB_RATE_ADAPTIVE | + /*ODM_BB_PATH_DIV |*/ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ADAPTIVE_SOML | + ODM_BB_ENV_MONITOR; + /*ODM_BB_LNA_SAT_CHK |*/ + /*ODM_BB_PRIMARY_CCA*/ + + break; +#endif + +/*@---------------AC Series-------------------*/ + +#if (RTL8812A_SUPPORT || RTL8821A_SUPPORT) + case ODM_RTL8812: + case ODM_RTL8821: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_DYNAMIC_TXPWR | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8814A_SUPPORT) + case ODM_RTL8814A: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_DYNAMIC_TXPWR | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8822B_SUPPORT) + case ODM_RTL8822B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + /*ODM_BB_ADAPTIVE_SOML |*/ + ODM_BB_RATE_ADAPTIVE | + /*ODM_BB_PATH_DIV |*/ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8821C_SUPPORT) + case ODM_RTL8821C: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +/*@---------------JGR3 Series-------------------*/ + +#if (RTL8822C_SUPPORT) + case ODM_RTL8822C: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_DYNAMIC_TXPWR | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + ODM_BB_RATE_ADAPTIVE | + ODM_BB_PATH_DIV | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8814B_SUPPORT) + case ODM_RTL8814B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING; + /*ODM_BB_ENV_MONITOR;*/ + break; +#endif + +#if (RTL8723F_SUPPORT) + case ODM_RTL8723F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /* ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + default: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + + pr_debug("[Warning] Supportability Init Warning !!!\n"); + break; + } + + return support_ability; +} +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE)) +u64 phydm_supportability_init_ce(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u64 support_ability = 0; + + switch (dm->support_ic_type) { +/*@---------------N Series--------------------*/ +#if (RTL8188E_SUPPORT) + case ODM_RTL8188E: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8192E_SUPPORT) + case ODM_RTL8192E: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8723B_SUPPORT) + case ODM_RTL8723B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8703B_SUPPORT) + case ODM_RTL8703B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8723D_SUPPORT) + case ODM_RTL8723D: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + ODM_BB_PWR_TRAIN | + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8710B_SUPPORT) + case ODM_RTL8710B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8188F_SUPPORT) + case ODM_RTL8188F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + ODM_BB_PWR_TRAIN | + ODM_BB_RATE_ADAPTIVE | + /*ODM_BB_PATH_DIV |*/ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + /*@ODM_BB_ADAPTIVE_SOML |*/ + ODM_BB_ENV_MONITOR; + /*@ODM_BB_LNA_SAT_CHK |*/ + /*@ODM_BB_PRIMARY_CCA*/ + break; +#endif +/*@---------------AC Series-------------------*/ + +#if (RTL8812A_SUPPORT || RTL8821A_SUPPORT) + case ODM_RTL8812: + case ODM_RTL8821: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8814A_SUPPORT) + case ODM_RTL8814A: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8822B_SUPPORT) + case ODM_RTL8822B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_DYNAMIC_TXPWR | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + /*ODM_BB_PATH_DIV |*/ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8821C_SUPPORT) + case ODM_RTL8821C: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_DYNAMIC_TXPWR | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +/*@---------------JGR3 Series-------------------*/ + +#if (RTL8822C_SUPPORT) + case ODM_RTL8822C: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_DYNAMIC_TXPWR | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + ODM_BB_RATE_ADAPTIVE | + /* ODM_BB_PATH_DIV | */ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8814B_SUPPORT) + case ODM_RTL8814B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + /*ODM_BB_RATE_ADAPTIVE |*/ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING; + /*ODM_BB_ENV_MONITOR;*/ + break; +#endif +#if (RTL8723F_SUPPORT) + case ODM_RTL8723F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_DYNAMIC_TXPWR | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + ODM_BB_RATE_ADAPTIVE | + /* ODM_BB_PATH_DIV | */ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + default: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*@ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*@ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + + pr_debug("[Warning] Supportability Init Warning !!!\n"); + break; + } + + return support_ability; +} +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) +u64 phydm_supportability_init_ap( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u64 support_ability = 0; + + switch (dm->support_ic_type) { +/*@---------------N Series--------------------*/ +#if (RTL8188E_SUPPORT) + case ODM_RTL8188E: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8192E_SUPPORT) + case ODM_RTL8192E: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8723B_SUPPORT) + case ODM_RTL8723B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8198F_SUPPORT || RTL8197F_SUPPORT) + case ODM_RTL8198F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + /*ODM_BB_RATE_ADAPTIVE |*/ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING; + /*ODM_BB_ADAPTIVE_SOML |*/ + /*ODM_BB_ENV_MONITOR |*/ + /*ODM_BB_LNA_SAT_CHK |*/ + /*ODM_BB_PRIMARY_CCA;*/ + break; + case ODM_RTL8197F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ADAPTIVE_SOML | + ODM_BB_ENV_MONITOR | + ODM_BB_LNA_SAT_CHK | + ODM_BB_PRIMARY_CCA; + break; +#endif + +#if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + /*ODM_BB_CFO_TRACKING |*/ + ODM_BB_ADAPTIVE_SOML | + /*ODM_BB_PATH_DIV |*/ + ODM_BB_ENV_MONITOR | + /*ODM_BB_LNA_SAT_CHK |*/ + /*ODM_BB_PRIMARY_CCA |*/ + 0; + break; +#endif + +/*@---------------AC Series-------------------*/ + +#if (RTL8881A_SUPPORT) + case ODM_RTL8881A: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8814A_SUPPORT) + case ODM_RTL8814A: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8822B_SUPPORT) + case ODM_RTL8822B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + /*ODM_BB_ADAPTIVE_SOML |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8821C_SUPPORT) + case ODM_RTL8821C: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + + break; +#endif + +/*@---------------JGR3 Series-------------------*/ + +#if (RTL8814B_SUPPORT) + case ODM_RTL8814B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + /*ODM_BB_RATE_ADAPTIVE |*/ + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8197G_SUPPORT) + case ODM_RTL8197G: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8812F_SUPPORT) + case ODM_RTL8812F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_DYNAMIC_TXPWR | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + /*ODM_BB_CCK_PD |*/ + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8723F_SUPPORT) + case ODM_RTL8723F: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + default: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + + pr_debug("[Warning] Supportability Init Warning !!!\n"); + break; + } + + return support_ability; +} +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) +u64 phydm_supportability_init_iot( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u64 support_ability = 0; + + switch (dm->support_ic_type) { +#if (RTL8710B_SUPPORT) + case ODM_RTL8710B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8195A_SUPPORT) + case ODM_RTL8195A: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8195B_SUPPORT) + case ODM_RTL8195B: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8721D_SUPPORT) + case ODM_RTL8721D: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + +#if (RTL8710C_SUPPORT) + case ODM_RTL8710C: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_ADAPTIVITY | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + break; +#endif + default: + support_ability |= + ODM_BB_DIG | + ODM_BB_RA_MASK | + /*ODM_BB_DYNAMIC_TXPWR |*/ + ODM_BB_FA_CNT | + ODM_BB_RSSI_MONITOR | + ODM_BB_CCK_PD | + /*ODM_BB_PWR_TRAIN |*/ + ODM_BB_RATE_ADAPTIVE | + ODM_BB_CFO_TRACKING | + ODM_BB_ENV_MONITOR; + + pr_debug("[Warning] Supportability Init Warning !!!\n"); + break; + } + + return support_ability; +} +#endif + +void phydm_fwoffload_ability_init(struct dm_struct *dm, + enum phydm_offload_ability offload_ability) +{ + switch (offload_ability) { + case PHYDM_PHY_PARAM_OFFLOAD: + if (dm->support_ic_type & PHYDM_IC_SUPPORT_FW_PARAM_OFFLOAD) + dm->fw_offload_ability |= PHYDM_PHY_PARAM_OFFLOAD; + break; + + case PHYDM_RF_IQK_OFFLOAD: + dm->fw_offload_ability |= PHYDM_RF_IQK_OFFLOAD; + break; + + case PHYDM_RF_DPK_OFFLOAD: + dm->fw_offload_ability |= PHYDM_RF_DPK_OFFLOAD; + break; + + default: + PHYDM_DBG(dm, ODM_COMP_INIT, "fwofflad, wrong init type!!\n"); + break; + } + + PHYDM_DBG(dm, ODM_COMP_INIT, "fw_offload_ability = %x\n", + dm->fw_offload_ability); +} + +void phydm_fwoffload_ability_clear(struct dm_struct *dm, + enum phydm_offload_ability offload_ability) +{ + switch (offload_ability) { + case PHYDM_PHY_PARAM_OFFLOAD: + if (dm->support_ic_type & PHYDM_IC_SUPPORT_FW_PARAM_OFFLOAD) + dm->fw_offload_ability &= (~PHYDM_PHY_PARAM_OFFLOAD); + break; + + case PHYDM_RF_IQK_OFFLOAD: + dm->fw_offload_ability &= (~PHYDM_RF_IQK_OFFLOAD); + break; + + case PHYDM_RF_DPK_OFFLOAD: + dm->fw_offload_ability &= (~PHYDM_RF_DPK_OFFLOAD); + break; + + default: + PHYDM_DBG(dm, ODM_COMP_INIT, "fwofflad, wrong init type!!\n"); + break; + } + + PHYDM_DBG(dm, ODM_COMP_INIT, "fw_offload_ability = %x\n", + dm->fw_offload_ability); +} + +void phydm_supportability_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u64 support_ability; + + if (dm->manual_supportability && + *dm->manual_supportability != 0xffffffff) { + support_ability = *dm->manual_supportability; + } else if (*dm->mp_mode) { + support_ability = 0; + } else { + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + support_ability = phydm_supportability_init_win(dm); + #elif (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + support_ability = phydm_supportability_init_ap(dm); + #elif(DM_ODM_SUPPORT_TYPE & (ODM_CE)) + support_ability = phydm_supportability_init_ce(dm); + #elif(DM_ODM_SUPPORT_TYPE & (ODM_IOT)) + support_ability = phydm_supportability_init_iot(dm); + #endif + + /*@[Config Antenna Diversity]*/ + if (IS_FUNC_EN(dm->enable_antdiv)) + support_ability |= ODM_BB_ANT_DIV; + + /*@[Config TXpath Diversity]*/ + if (IS_FUNC_EN(dm->enable_pathdiv)) + support_ability |= ODM_BB_PATH_DIV; + + /*@[Config Adaptive SOML]*/ + if (IS_FUNC_EN(dm->en_adap_soml)) + support_ability |= ODM_BB_ADAPTIVE_SOML; + + /*@[DYNAMIC_TXPWR and TSSI cannot coexist]*/ + if(IS_FUNC_EN(&dm->en_tssi_mode) && + (dm->support_ic_type & ODM_RTL8822C)) + support_ability &= ~ODM_BB_DYNAMIC_TXPWR; + + } + dm->support_ability = support_ability; + PHYDM_DBG(dm, ODM_COMP_INIT, "IC=0x%x, mp=%d, Supportability=0x%llx\n", + dm->support_ic_type, *dm->mp_mode, dm->support_ability); +} + +void phydm_rfe_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, ODM_COMP_INIT, "RFE_Init\n"); +#if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) + phydm_rfe_8822b_init(dm); +#endif +} + +#ifdef CONFIG_DYNAMIC_TXCOLLISION_TH +void phydm_tx_collsion_th_init(void *dm_void) +{ + +struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) + phydm_tx_collsion_th_init_8197g(dm); +#endif + +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8812F) + phydm_tx_collsion_th_init_8812f(dm); +#endif + +} + +void phydm_tx_collsion_th_set(void *dm_void, u8 val_r2t, u8 val_t2r) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) + phydm_tx_collsion_th_set_8197g(dm, val_r2t, val_t2r); +#endif + +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8812F) + phydm_tx_collsion_th_set_8812f(dm, val_r2t, val_t2r); +#endif + +} +#endif + +void phydm_dm_early_init(struct dm_struct *dm) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + phydm_init_debug_setting(dm); +#endif +} + +enum phydm_init_result odm_dm_init(struct dm_struct *dm) +{ + enum phydm_init_result result = PHYDM_INIT_SUCCESS; + + if (!phydm_chk_bb_rf_pkg_set_valid(dm)) { + pr_debug("[Warning][%s] Init fail\n", __func__); + return PHYDM_INIT_FAIL_BBRF_REG_INVALID; + } + + halrf_init(dm); + phydm_supportability_init(dm); + phydm_pause_func_init(dm); + phydm_rfe_init(dm); + phydm_common_info_self_init(dm); + phydm_rx_phy_status_init(dm); +#ifdef PHYDM_AUTO_DEGBUG + phydm_auto_dbg_engine_init(dm); +#endif + phydm_dig_init(dm); +#ifdef PHYDM_SUPPORT_CCKPD +#ifdef PHYDM_DCC_ENHANCE + phydm_dig_cckpd_coex_init(dm); +#endif + phydm_cck_pd_init(dm); +#endif + phydm_env_monitor_init(dm); + phydm_enhance_monitor_init(dm); + phydm_adaptivity_init(dm); + phydm_ra_info_init(dm); + phydm_rssi_monitor_init(dm); + phydm_cfo_tracking_init(dm); + phydm_rf_init(dm); + phydm_dc_cancellation(dm); +#ifdef PHYDM_TXA_CALIBRATION + phydm_txcurrentcalibration(dm); + phydm_get_pa_bias_offset(dm); +#endif +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + odm_antenna_diversity_init(dm); +#endif +#ifdef CONFIG_ADAPTIVE_SOML + phydm_adaptive_soml_init(dm); +#endif +#ifdef CONFIG_PATH_DIVERSITY + phydm_tx_path_diversity_init(dm); +#endif +#ifdef CONFIG_DYNAMIC_TX_TWR + phydm_dynamic_tx_power_init(dm); +#endif +#if (PHYDM_LA_MODE_SUPPORT) + phydm_la_init(dm); +#endif + +#ifdef PHYDM_BEAMFORMING_VERSION1 + phydm_beamforming_init(dm); +#endif + +#if (RTL8188E_SUPPORT) + odm_ra_info_init_all(dm); +#endif +#ifdef PHYDM_PRIMARY_CCA + phydm_primary_cca_init(dm); +#endif +#ifdef CONFIG_PSD_TOOL + phydm_psd_init(dm); +#endif + +#ifdef CONFIG_SMART_ANTENNA + phydm_smt_ant_init(dm); +#endif +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT + phydm_lna_sat_check_init(dm); +#endif +#ifdef CONFIG_MCC_DM + phydm_mcc_init(dm); +#endif + +#ifdef PHYDM_CCK_RX_PATHDIV_SUPPORT + phydm_cck_rx_pathdiv_init(dm); +#endif + +#ifdef CONFIG_MU_RSOML + phydm_mu_rsoml_init(dm); +#endif + +#ifdef CONFIG_DYNAMIC_TXCOLLISION_TH + phydm_tx_collsion_th_init(dm); +#endif + + return result; +} + +void odm_dm_reset(struct dm_struct *dm) +{ + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + odm_ant_div_reset(dm); + #endif + phydm_set_edcca_threshold_api(dm); +} + +void phydm_supportability_en(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 dm_value[10] = {0}; + u64 pre_support_ability, one = 1; + u64 comp = 0; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &dm_value[i]); + } + + pre_support_ability = dm->support_ability; + comp = dm->support_ability; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n================================\n"); + + if (dm_value[0] == 100) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Supportability] PhyDM Selection\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "================================\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "00. (( %s ))DIG\n", + ((comp & ODM_BB_DIG) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "01. (( %s ))RA_MASK\n", + ((comp & ODM_BB_RA_MASK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "02. (( %s ))DYN_TXPWR\n", + ((comp & ODM_BB_DYNAMIC_TXPWR) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "03. (( %s ))FA_CNT\n", + ((comp & ODM_BB_FA_CNT) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "04. (( %s ))RSSI_MNTR\n", + ((comp & ODM_BB_RSSI_MONITOR) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "05. (( %s ))CCK_PD\n", + ((comp & ODM_BB_CCK_PD) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "06. (( %s ))ANT_DIV\n", + ((comp & ODM_BB_ANT_DIV) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "07. (( %s ))SMT_ANT\n", + ((comp & ODM_BB_SMT_ANT) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "08. (( %s ))PWR_TRAIN\n", + ((comp & ODM_BB_PWR_TRAIN) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "09. (( %s ))RA\n", + ((comp & ODM_BB_RATE_ADAPTIVE) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "10. (( %s ))PATH_DIV\n", + ((comp & ODM_BB_PATH_DIV) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "11. (( %s ))DFS\n", + ((comp & ODM_BB_DFS) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "12. (( %s ))DYN_ARFR\n", + ((comp & ODM_BB_DYNAMIC_ARFR) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "13. (( %s ))ADAPTIVITY\n", + ((comp & ODM_BB_ADAPTIVITY) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "14. (( %s ))CFO_TRACK\n", + ((comp & ODM_BB_CFO_TRACKING) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "15. (( %s ))ENV_MONITOR\n", + ((comp & ODM_BB_ENV_MONITOR) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "16. (( %s ))PRI_CCA\n", + ((comp & ODM_BB_PRIMARY_CCA) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "17. (( %s ))ADPTV_SOML\n", + ((comp & ODM_BB_ADAPTIVE_SOML) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "18. (( %s ))LNA_SAT_CHK\n", + ((comp & ODM_BB_LNA_SAT_CHK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "================================\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Supportability] PhyDM offload ability\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "================================\n"); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "00. (( %s ))PHY PARAM OFFLOAD\n", + ((dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) ? + ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "01. (( %s ))RF IQK OFFLOAD\n", + ((dm->fw_offload_ability & PHYDM_RF_IQK_OFFLOAD) ? + ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "================================\n"); + + } else if (dm_value[0] == 101) { + dm->support_ability = 0; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Disable all support_ability components\n"); + } else { + if (dm_value[1] == 1) { /* @enable */ + dm->support_ability |= (one << dm_value[0]); + } else if (dm_value[1] == 2) {/* @disable */ + dm->support_ability &= ~(one << dm_value[0]); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Warning!!!] 1:enable, 2:disable\n"); + } + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "pre-supportability = 0x%llx\n", pre_support_ability); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Cur-supportability = 0x%llx\n", dm->support_ability); + PDM_SNPF(out_len, used, output + used, out_len - used, + "================================\n"); + + *_used = used; + *_out_len = out_len; +} + +void phydm_watchdog_lps_32k(struct dm_struct *dm) +{ + PHYDM_DBG(dm, DBG_COMMON_FLOW, "%s ======>\n", __func__); + + phydm_common_info_self_update(dm); + phydm_rssi_monitor_check(dm); + phydm_dig_lps_32k(dm); + phydm_common_info_self_reset(dm); +} + +void phydm_watchdog_lps(struct dm_struct *dm) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE | ODM_IOT)) + PHYDM_DBG(dm, DBG_COMMON_FLOW, "%s ======>\n", __func__); + + phydm_common_info_self_update(dm); + phydm_rssi_monitor_check(dm); + phydm_basic_dbg_message(dm); + phydm_receiver_blocking(dm); + phydm_false_alarm_counter_statistics(dm); + phydm_dig_by_rssi_lps(dm); + #ifdef PHYDM_SUPPORT_CCKPD + phydm_cck_pd_th(dm); + #endif + phydm_adaptivity(dm); + #ifdef CONFIG_BW_INDICATION + phydm_dyn_bw_indication(dm); + #endif + #if (DM_ODM_SUPPORT_TYPE & (ODM_CE)) + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + /*@enable AntDiv in PS mode, request from SD4 Jeff*/ + odm_antenna_diversity(dm); + #endif + #endif + phydm_common_info_self_reset(dm); +#endif +} + +void phydm_watchdog_mp(struct dm_struct *dm) +{ +} + +void phydm_pause_dm_watchdog(void *dm_void, enum phydm_pause_type pause_type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (pause_type == PHYDM_PAUSE) { + dm->disable_phydm_watchdog = 1; + PHYDM_DBG(dm, ODM_COMP_API, "PHYDM Stop\n"); + } else { + dm->disable_phydm_watchdog = 0; + PHYDM_DBG(dm, ODM_COMP_API, "PHYDM Start\n"); + } +} + +void phydm_pause_func_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + dm->pause_lv_table.lv_cckpd = PHYDM_PAUSE_RELEASE; + dm->pause_lv_table.lv_dig = PHYDM_PAUSE_RELEASE; + dm->pause_lv_table.lv_antdiv = PHYDM_PAUSE_RELEASE; + dm->pause_lv_table.lv_dig = PHYDM_PAUSE_RELEASE; + dm->pause_lv_table.lv_adapt = PHYDM_PAUSE_RELEASE; + dm->pause_lv_table.lv_adsl = PHYDM_PAUSE_RELEASE; +} + +u8 phydm_pause_func(void *dm_void, enum phydm_func_idx pause_func, + enum phydm_pause_type pause_type, + enum phydm_pause_level pause_lv, u8 val_lehgth, + u32 *val_buf) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_func_poiner *func_t = &dm->phydm_func_handler; + s8 *pause_lv_pre = &dm->s8_dummy; + u32 *bkp_val = &dm->u32_dummy; + u32 ori_val[5] = {0}; + u64 pause_func_bitmap = (u64)BIT(pause_func); + u8 i = 0; + u8 en_2rcca = 0; + u8 en_bw40m = 0; + u8 pause_result = PAUSE_FAIL; + + PHYDM_DBG(dm, ODM_COMP_API, "\n"); + PHYDM_DBG(dm, ODM_COMP_API, "[%s][%s] LV=%d, Len=%d\n", __func__, + ((pause_type == PHYDM_PAUSE) ? "Pause" : + ((pause_type == PHYDM_RESUME) ? "Resume" : "Pause no_set")), + pause_lv, val_lehgth); + + if (pause_lv >= PHYDM_PAUSE_MAX_NUM) { + PHYDM_DBG(dm, ODM_COMP_API, "[WARNING]Wrong LV=%d\n", pause_lv); + return PAUSE_FAIL; + } + + if (pause_func == F00_DIG) { + PHYDM_DBG(dm, ODM_COMP_API, "[DIG]\n"); + + if (val_lehgth != 1) { + PHYDM_DBG(dm, ODM_COMP_API, "[WARNING] length != 1\n"); + return PAUSE_FAIL; + } + + ori_val[0] = (u32)(dm->dm_dig_table.cur_ig_value); + pause_lv_pre = &dm->pause_lv_table.lv_dig; + bkp_val = (u32 *)(&dm->dm_dig_table.rvrt_val); + /*@function pointer hook*/ + func_t->pause_phydm_handler = phydm_set_dig_val; + +#ifdef PHYDM_SUPPORT_CCKPD + } else if (pause_func == F05_CCK_PD) { + PHYDM_DBG(dm, ODM_COMP_API, "[CCK_PD]\n"); + + if (val_lehgth != 1) { + PHYDM_DBG(dm, ODM_COMP_API, "[WARNING] length != 1\n"); + return PAUSE_FAIL; + } + + ori_val[0] = (u32)dm->dm_cckpd_table.cck_pd_lv; + pause_lv_pre = &dm->pause_lv_table.lv_cckpd; + bkp_val = (u32 *)(&dm->dm_cckpd_table.rvrt_val); + /*@function pointer hook*/ + func_t->pause_phydm_handler = phydm_set_cckpd_val; +#endif + +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + } else if (pause_func == F06_ANT_DIV) { + PHYDM_DBG(dm, ODM_COMP_API, "[AntDiv]\n"); + + if (val_lehgth != 1) { + PHYDM_DBG(dm, ODM_COMP_API, "[WARNING] length != 1\n"); + return PAUSE_FAIL; + } + /*@default antenna*/ + ori_val[0] = (u32)(dm->dm_fat_table.rx_idle_ant); + pause_lv_pre = &dm->pause_lv_table.lv_antdiv; + bkp_val = (u32 *)(&dm->dm_fat_table.rvrt_val); + /*@function pointer hook*/ + func_t->pause_phydm_handler = phydm_set_antdiv_val; + +#endif +#ifdef PHYDM_SUPPORT_ADAPTIVITY + } else if (pause_func == F13_ADPTVTY) { + PHYDM_DBG(dm, ODM_COMP_API, "[Adaptivity]\n"); + + if (val_lehgth != 2) { + PHYDM_DBG(dm, ODM_COMP_API, "[WARNING] length != 2\n"); + return PAUSE_FAIL; + } + + ori_val[0] = (u32)(dm->adaptivity.th_l2h); /*th_l2h*/ + ori_val[1] = (u32)(dm->adaptivity.th_h2l); /*th_h2l*/ + pause_lv_pre = &dm->pause_lv_table.lv_adapt; + bkp_val = (u32 *)(&dm->adaptivity.rvrt_val); + /*@function pointer hook*/ + func_t->pause_phydm_handler = phydm_set_edcca_val; + +#endif +#ifdef CONFIG_ADAPTIVE_SOML + } else if (pause_func == F17_ADPTV_SOML) { + PHYDM_DBG(dm, ODM_COMP_API, "[AD-SOML]\n"); + + if (val_lehgth != 1) { + PHYDM_DBG(dm, ODM_COMP_API, "[WARNING] length != 1\n"); + return PAUSE_FAIL; + } + /*SOML_ON/OFF*/ + ori_val[0] = (u32)(dm->dm_soml_table.soml_on_off); + + pause_lv_pre = &dm->pause_lv_table.lv_adsl; + bkp_val = (u32 *)(&dm->dm_soml_table.rvrt_val); + /*@function pointer hook*/ + func_t->pause_phydm_handler = phydm_set_adsl_val; + +#endif + } else { + PHYDM_DBG(dm, ODM_COMP_API, "[WARNING] error func idx\n"); + return PAUSE_FAIL; + } + + PHYDM_DBG(dm, ODM_COMP_API, "Pause_LV{new , pre} = {%d ,%d}\n", + pause_lv, *pause_lv_pre); + + if (pause_type == PHYDM_PAUSE || pause_type == PHYDM_PAUSE_NO_SET) { + if (pause_lv <= *pause_lv_pre) { + PHYDM_DBG(dm, ODM_COMP_API, + "[PAUSE FAIL] Pre_LV >= Curr_LV\n"); + return PAUSE_FAIL; + } + + if (!(dm->pause_ability & pause_func_bitmap)) { + for (i = 0; i < val_lehgth; i++) + bkp_val[i] = ori_val[i]; + } + + dm->pause_ability |= pause_func_bitmap; + PHYDM_DBG(dm, ODM_COMP_API, "pause_ability=0x%llx\n", + dm->pause_ability); + + if (pause_type == PHYDM_PAUSE) { + for (i = 0; i < val_lehgth; i++) + PHYDM_DBG(dm, ODM_COMP_API, + "[PAUSE SUCCESS] val_idx[%d]{New, Ori}={0x%x, 0x%x}\n", + i, val_buf[i], bkp_val[i]); + func_t->pause_phydm_handler(dm, val_buf, val_lehgth); + } else { + for (i = 0; i < val_lehgth; i++) + PHYDM_DBG(dm, ODM_COMP_API, + "[PAUSE NO Set: SUCCESS] val_idx[%d]{Ori}={0x%x}\n", + i, bkp_val[i]); + } + + *pause_lv_pre = pause_lv; + pause_result = PAUSE_SUCCESS; + + } else if (pause_type == PHYDM_RESUME) { + if (pause_lv < *pause_lv_pre) { + PHYDM_DBG(dm, ODM_COMP_API, + "[Resume FAIL] Pre_LV >= Curr_LV\n"); + return PAUSE_FAIL; + } + + if ((dm->pause_ability & pause_func_bitmap) == 0) { + PHYDM_DBG(dm, ODM_COMP_API, + "[RESUME] No Need to Revert\n"); + return PAUSE_SUCCESS; + } + + dm->pause_ability &= ~pause_func_bitmap; + PHYDM_DBG(dm, ODM_COMP_API, "pause_ability=0x%llx\n", + dm->pause_ability); + + *pause_lv_pre = PHYDM_PAUSE_RELEASE; + + for (i = 0; i < val_lehgth; i++) { + PHYDM_DBG(dm, ODM_COMP_API, + "[RESUME] val_idx[%d]={0x%x}\n", i, + bkp_val[i]); + } + + func_t->pause_phydm_handler(dm, bkp_val, val_lehgth); + + pause_result = PAUSE_SUCCESS; + } else { + PHYDM_DBG(dm, ODM_COMP_API, "[WARNING] error pause_type\n"); + pause_result = PAUSE_FAIL; + } + return pause_result; +} + +void phydm_pause_func_console(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u32 i; + u8 length = 0; + u32 buf[5] = {0}; + u8 set_result = 0; + enum phydm_func_idx func = 0; + enum phydm_pause_type type = 0; + enum phydm_pause_level lv = 0; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{Func} {1:pause,2:pause no set 3:Resume} {lv:0~3} Val[5:0]\n"); + + goto out; + } + + for (i = 0; i < 10; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &var1[i]); + } + + func = (enum phydm_func_idx)var1[0]; + type = (enum phydm_pause_type)var1[1]; + lv = (enum phydm_pause_level)var1[2]; + + for (i = 0; i < 5; i++) + buf[i] = var1[3 + i]; + + if (func == F00_DIG) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[DIG]\n"); + length = 1; + + } else if (func == F05_CCK_PD) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[CCK_PD]\n"); + length = 1; + } else if (func == F06_ANT_DIV) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Ant_Div]\n"); + length = 1; + } else if (func == F13_ADPTVTY) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Adaptivity]\n"); + length = 2; + } else if (func == F17_ADPTV_SOML) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ADSL]\n"); + length = 1; + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Set Function Error]\n"); + length = 0; + } + + if (length != 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{%s, lv=%d} val = %d, %d}\n", + ((type == PHYDM_PAUSE) ? "Pause" : + ((type == PHYDM_RESUME) ? "Resume" : "Pause no_set")), + lv, var1[3], var1[4]); + + set_result = phydm_pause_func(dm, func, type, lv, length, buf); + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "set_result = %d\n", set_result); + +out: + *_used = used; + *_out_len = out_len; +} + +void phydm_pause_dm_by_asso_pkt(struct dm_struct *dm, + enum phydm_pause_type pause_type, u8 rssi) +{ + u32 igi_val = rssi + 10; + u32 th_buf[2]; + + PHYDM_DBG(dm, ODM_COMP_API, "[%s][%s] rssi=%d\n", __func__, + ((pause_type == PHYDM_PAUSE) ? "Pause" : + ((pause_type == PHYDM_RESUME) ? "Resume" : "Pause no_set")), + rssi); + + if (pause_type == PHYDM_RESUME) { + phydm_pause_func(dm, F00_DIG, PHYDM_RESUME, + PHYDM_PAUSE_LEVEL_1, 1, &igi_val); + + phydm_pause_func(dm, F13_ADPTVTY, PHYDM_RESUME, + PHYDM_PAUSE_LEVEL_1, 2, th_buf); + } else { + odm_write_dig(dm, (u8)igi_val); + phydm_pause_func(dm, F00_DIG, PHYDM_PAUSE, + PHYDM_PAUSE_LEVEL_1, 1, &igi_val); + + th_buf[0] = 0xff; + th_buf[1] = 0xff; + + phydm_pause_func(dm, F13_ADPTVTY, PHYDM_PAUSE, + PHYDM_PAUSE_LEVEL_1, 2, th_buf); + } +} + +u8 phydm_stop_dm_watchdog_check(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->disable_phydm_watchdog == 1) { + PHYDM_DBG(dm, DBG_COMMON_FLOW, "Disable phydm\n"); + return true; + } else { + return false; + } +} + +void phydm_watchdog(struct dm_struct *dm) +{ + PHYDM_DBG(dm, DBG_COMMON_FLOW, "%s ======>\n", __func__); + + phydm_common_info_self_update(dm); + phydm_phy_info_update(dm); + phydm_rssi_monitor_check(dm); + phydm_basic_dbg_message(dm); + phydm_dm_summary(dm, FIRST_MACID); +#ifdef PHYDM_AUTO_DEGBUG + phydm_auto_dbg_engine(dm); +#endif + phydm_receiver_blocking(dm); + + if (phydm_stop_dm_watchdog_check(dm) == true) + return; + + phydm_hw_setting(dm); + +#ifdef PHYDM_TDMA_DIG_SUPPORT + if (dm->original_dig_restore == 0) { + phydm_tdma_dig_timer_check(dm); + } else +#endif + { + phydm_false_alarm_counter_statistics(dm); + #if (ODM_IC_11N_SERIES_SUPPORT || ODM_IC_11AC_SERIES_SUPPORT) + if (dm->support_ic_type & (ODM_IC_11N_SERIES | + ODM_IC_11AC_SERIES)) + phydm_noisy_detection(dm); + #endif + + #if defined(PHYDM_DCC_ENHANCE) && defined(PHYDM_SUPPORT_CCKPD) + phydm_dig_cckpd_coex(dm); + #else + phydm_dig(dm); + #ifdef PHYDM_SUPPORT_CCKPD + phydm_cck_pd_th(dm); + #endif + #endif + } + +#ifdef PHYDM_HW_IGI + phydm_hwigi(dm); +#endif +#ifdef PHYDM_POWER_TRAINING_SUPPORT + phydm_update_power_training_state(dm); +#endif + phydm_adaptivity(dm); + phydm_ra_info_watchdog(dm); +#ifdef CONFIG_PATH_DIVERSITY + phydm_tx_path_diversity(dm); +#endif + phydm_cfo_tracking(dm); +#ifdef CONFIG_DYNAMIC_TX_TWR + phydm_dynamic_tx_power(dm); +#endif +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + odm_antenna_diversity(dm); +#endif +#ifdef CONFIG_ADAPTIVE_SOML + phydm_adaptive_soml(dm); +#endif + +#ifdef PHYDM_BEAMFORMING_VERSION1 + phydm_beamforming_watchdog(dm); +#endif + + halrf_watchdog(dm); +#ifdef PHYDM_PRIMARY_CCA + phydm_primary_cca(dm); +#endif +#ifdef CONFIG_BW_INDICATION + phydm_dyn_bw_indication(dm); +#endif +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + odm_dtc(dm); +#endif + + phydm_env_mntr_watchdog(dm); + phydm_enhance_mntr_watchdog(dm); + +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT + phydm_lna_sat_chk_watchdog(dm); +#endif + +#ifdef CONFIG_MCC_DM + phydm_mcc_switch(dm); +#endif + +#ifdef CONFIG_MU_RSOML + phydm_mu_rsoml_decision(dm); +#endif + + phydm_common_info_self_reset(dm); +} + +void phydm_fw_dm_ctrl_en(void *dm_void, enum phydm_func_idx fun_idx, + boolean enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 h2c_val[H2C_MAX_LENGTH] = {0}; + u8 para4[4]; /*4 bit*/ + u8 para8[4]; /*8 bit*/ + u8 i = 0; + + for (i = 0; i < 4; i++) { + para4[i] = 0; + para8[i] = 0; + } + + switch (fun_idx) { + case F00_DIG: + phydm_fill_fw_dig_info(dm, &enable, para4, para8); + break; + default: + pr_debug("[Warning] %s\n", __func__); + return; + } + + h2c_val[0] = (u8)((fun_idx & 0x3f) | (enable << 6)); + h2c_val[1] = para8[0]; + h2c_val[2] = para8[1]; + h2c_val[3] = para8[2]; + h2c_val[4] = para8[3]; + h2c_val[5] = (para4[0] & 0xf) | ((para4[1] & 0xf) << 3); + h2c_val[6] = (para4[2] & 0xf) | ((para4[3] & 0xf) << 3); + + PHYDM_DBG(dm, DBG_FW_DM, + "H2C[0x59] fun_idx=%d,en=%d,para8={%x %x %x %x},para4={%x %x %x %x}\n", + fun_idx, enable, + para8[0], para8[1], para8[2], para8[3], + para4[0], para4[1], para4[2], para4[3]); + + odm_fill_h2c_cmd(dm, PHYDM_H2C_FW_DM_CTRL, H2C_MAX_LENGTH, h2c_val); +} + +/*@ + * Init /.. Fixed HW value. Only init time. + */ +void odm_cmn_info_init(struct dm_struct *dm, enum odm_cmninfo cmn_info, + u64 value) +{ + /* This section is used for init value */ + switch (cmn_info) { + /* @Fixed ODM value. */ + case ODM_CMNINFO_ABILITY: + dm->support_ability = (u64)value; + break; + + case ODM_CMNINFO_RF_TYPE: + dm->rf_type = (u8)value; + break; + + case ODM_CMNINFO_PLATFORM: + dm->support_platform = (u8)value; + break; + + case ODM_CMNINFO_INTERFACE: + dm->support_interface = (u8)value; + break; + + case ODM_CMNINFO_MP_TEST_CHIP: + dm->is_mp_chip = (u8)value; + break; + + case ODM_CMNINFO_IC_TYPE: + dm->support_ic_type = (u32)value; + break; + + case ODM_CMNINFO_CUT_VER: + dm->cut_version = (u8)value; + break; + + case ODM_CMNINFO_FAB_VER: + dm->fab_version = (u8)value; + break; + case ODM_CMNINFO_FW_VER: + dm->fw_version = (u8)value; + break; + case ODM_CMNINFO_FW_SUB_VER: + dm->fw_sub_version = (u8)value; + break; + case ODM_CMNINFO_RFE_TYPE: +#if (RTL8821C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8821C) + dm->rfe_type_expand = (u8)value; + else +#endif + dm->rfe_type = (u8)value; + +#ifdef CONFIG_RFE_BY_HW_INFO + phydm_init_hw_info_by_rfe(dm); +#endif + break; + + case ODM_CMNINFO_RF_ANTENNA_TYPE: + dm->ant_div_type = (u8)value; + break; + + case ODM_CMNINFO_WITH_EXT_ANTENNA_SWITCH: + dm->with_extenal_ant_switch = (u8)value; + break; + +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + case ODM_CMNINFO_BE_FIX_TX_ANT: + dm->dm_fat_table.b_fix_tx_ant = (u8)value; + break; +#endif + + case ODM_CMNINFO_BOARD_TYPE: + if (!dm->is_init_hw_info_by_rfe) + dm->board_type = (u8)value; + break; + + case ODM_CMNINFO_PACKAGE_TYPE: + if (!dm->is_init_hw_info_by_rfe) + dm->package_type = (u8)value; + break; + + case ODM_CMNINFO_EXT_LNA: + if (!dm->is_init_hw_info_by_rfe) + dm->ext_lna = (u8)value; + break; + + case ODM_CMNINFO_5G_EXT_LNA: + if (!dm->is_init_hw_info_by_rfe) + dm->ext_lna_5g = (u8)value; + break; + + case ODM_CMNINFO_EXT_PA: + if (!dm->is_init_hw_info_by_rfe) + dm->ext_pa = (u8)value; + break; + + case ODM_CMNINFO_5G_EXT_PA: + if (!dm->is_init_hw_info_by_rfe) + dm->ext_pa_5g = (u8)value; + break; + + case ODM_CMNINFO_GPA: + if (!dm->is_init_hw_info_by_rfe) + dm->type_gpa = (u16)value; + break; + + case ODM_CMNINFO_APA: + if (!dm->is_init_hw_info_by_rfe) + dm->type_apa = (u16)value; + break; + + case ODM_CMNINFO_GLNA: + if (!dm->is_init_hw_info_by_rfe) + dm->type_glna = (u16)value; + break; + + case ODM_CMNINFO_ALNA: + if (!dm->is_init_hw_info_by_rfe) + dm->type_alna = (u16)value; + break; + + case ODM_CMNINFO_EXT_TRSW: + if (!dm->is_init_hw_info_by_rfe) + dm->ext_trsw = (u8)value; + break; + case ODM_CMNINFO_EXT_LNA_GAIN: + dm->ext_lna_gain = (u8)value; + break; + case ODM_CMNINFO_PATCH_ID: + dm->iot_table.win_patch_id = (u8)value; + break; + case ODM_CMNINFO_BINHCT_TEST: + dm->is_in_hct_test = (boolean)value; + break; + case ODM_CMNINFO_BWIFI_TEST: + dm->wifi_test = (u8)value; + break; + case ODM_CMNINFO_SMART_CONCURRENT: + dm->is_dual_mac_smart_concurrent = (boolean)value; + break; +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + case ODM_CMNINFO_CONFIG_BB_RF: + dm->config_bbrf = (boolean)value; + break; +#endif + case ODM_CMNINFO_IQKPAOFF: + dm->rf_calibrate_info.is_iqk_pa_off = (boolean)value; + break; + case ODM_CMNINFO_REGRFKFREEENABLE: + dm->rf_calibrate_info.reg_rf_kfree_enable = (u8)value; + break; + case ODM_CMNINFO_RFKFREEENABLE: + dm->rf_calibrate_info.rf_kfree_enable = (u8)value; + break; + case ODM_CMNINFO_NORMAL_RX_PATH_CHANGE: + dm->normal_rx_path = (u8)value; + break; + case ODM_CMNINFO_VALID_PATH_SET: + dm->valid_path_set = (u8)value; + break; + case ODM_CMNINFO_EFUSE0X3D8: + dm->efuse0x3d8 = (u8)value; + break; + case ODM_CMNINFO_EFUSE0X3D7: + dm->efuse0x3d7 = (u8)value; + break; + case ODM_CMNINFO_ADVANCE_OTA: + dm->p_advance_ota = (u8)value; + break; + +#ifdef CONFIG_PHYDM_DFS_MASTER + case ODM_CMNINFO_DFS_REGION_DOMAIN: + dm->dfs_region_domain = (u8)value; + break; +#endif + case ODM_CMNINFO_SOFT_AP_SPECIAL_SETTING: + dm->soft_ap_special_setting = (u32)value; + break; + + case ODM_CMNINFO_X_CAP_SETTING: + dm->dm_cfo_track.crystal_cap_default = (u8)value; + break; + + case ODM_CMNINFO_DPK_EN: + /*@dm->dpk_en = (u1Byte)value;*/ + halrf_cmn_info_set(dm, HALRF_CMNINFO_DPK_EN, (u64)value); + break; + + case ODM_CMNINFO_HP_HWID: + dm->hp_hw_id = (boolean)value; + break; + case ODM_CMNINFO_TSSI_ENABLE: + dm->en_tssi_mode = (u8)value; + break; + case ODM_CMNINFO_DIS_DPD: + dm->en_dis_dpd = (boolean)value; + break; + case ODM_CMNINFO_EN_AUTO_BW_TH: + dm->en_auto_bw_th = (u8)value; + break; +#if (RTL8721D_SUPPORT) + case ODM_CMNINFO_POWER_VOLTAGE: + dm->power_voltage = (u8)value; + break; + case ODM_CMNINFO_ANTDIV_GPIO: + dm->antdiv_gpio = (u8)value; + break; + case ODM_CMNINFO_PEAK_DETECT_MODE: + dm->peak_detect_mode = (u8)value; + break; +#endif + default: + break; + } +} + +void odm_cmn_info_hook(struct dm_struct *dm, enum odm_cmninfo cmn_info, + void *value) +{ + /* @Hook call by reference pointer. */ + switch (cmn_info) { + /* @Dynamic call by reference pointer. */ + case ODM_CMNINFO_TX_UNI: + dm->num_tx_bytes_unicast = (u64 *)value; + break; + + case ODM_CMNINFO_RX_UNI: + dm->num_rx_bytes_unicast = (u64 *)value; + break; + + case ODM_CMNINFO_BAND: + dm->band_type = (u8 *)value; + break; + + case ODM_CMNINFO_SEC_CHNL_OFFSET: + dm->sec_ch_offset = (u8 *)value; + break; + + case ODM_CMNINFO_SEC_MODE: + dm->security = (u8 *)value; + break; + + case ODM_CMNINFO_BW: + dm->band_width = (u8 *)value; + break; + + case ODM_CMNINFO_CHNL: + dm->channel = (u8 *)value; + break; + + case ODM_CMNINFO_SCAN: + dm->is_scan_in_process = (boolean *)value; + break; + + case ODM_CMNINFO_POWER_SAVING: + dm->is_power_saving = (boolean *)value; + break; + + case ODM_CMNINFO_TDMA: + dm->is_tdma = (boolean *)value; + break; + + case ODM_CMNINFO_ONE_PATH_CCA: + dm->one_path_cca = (u8 *)value; + break; + + case ODM_CMNINFO_DRV_STOP: + dm->is_driver_stopped = (boolean *)value; + break; + case ODM_CMNINFO_INIT_ON: + dm->pinit_adpt_in_progress = (boolean *)value; + break; + + case ODM_CMNINFO_ANT_TEST: + dm->antenna_test = (u8 *)value; + break; + + case ODM_CMNINFO_NET_CLOSED: + dm->is_net_closed = (boolean *)value; + break; + + case ODM_CMNINFO_FORCED_RATE: + dm->forced_data_rate = (u16 *)value; + break; + case ODM_CMNINFO_ANT_DIV: + dm->enable_antdiv = (u8 *)value; + break; + case ODM_CMNINFO_PATH_DIV: + dm->enable_pathdiv = (u8 *)value; + break; + case ODM_CMNINFO_ADAPTIVE_SOML: + dm->en_adap_soml = (u8 *)value; + break; + case ODM_CMNINFO_ADAPTIVITY: + dm->edcca_mode = (u8 *)value; + break; + + case ODM_CMNINFO_P2P_LINK: + dm->dm_dig_table.is_p2p_in_process = (u8 *)value; + break; + + case ODM_CMNINFO_IS1ANTENNA: + dm->is_1_antenna = (boolean *)value; + break; + + case ODM_CMNINFO_RFDEFAULTPATH: + dm->rf_default_path = (u8 *)value; + break; + + case ODM_CMNINFO_FCS_MODE: /* @fast channel switch (= MCC mode)*/ + dm->is_fcs_mode_enable = (boolean *)value; + break; + + case ODM_CMNINFO_HUBUSBMODE: + dm->hub_usb_mode = (u8 *)value; + break; + case ODM_CMNINFO_FWDWRSVDPAGEINPROGRESS: + dm->is_fw_dw_rsvd_page_in_progress = (boolean *)value; + break; + case ODM_CMNINFO_TX_TP: + dm->current_tx_tp = (u32 *)value; + break; + case ODM_CMNINFO_RX_TP: + dm->current_rx_tp = (u32 *)value; + break; + case ODM_CMNINFO_SOUNDING_SEQ: + dm->sounding_seq = (u8 *)value; + break; +#ifdef CONFIG_PHYDM_DFS_MASTER + case ODM_CMNINFO_DFS_MASTER_ENABLE: + dm->dfs_master_enabled = (u8 *)value; + break; +#endif + +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + case ODM_CMNINFO_FORCE_TX_ANT_BY_TXDESC: + dm->dm_fat_table.p_force_tx_by_desc = (u8 *)value; + break; + case ODM_CMNINFO_SET_S0S1_DEFAULT_ANTENNA: + dm->dm_fat_table.p_default_s0_s1 = (u8 *)value; + break; + case ODM_CMNINFO_BF_ANTDIV_DECISION: + dm->dm_fat_table.is_no_csi_feedback = (boolean *)value; + break; +#endif + + case ODM_CMNINFO_SOFT_AP_MODE: + dm->soft_ap_mode = (u32 *)value; + break; + case ODM_CMNINFO_MP_MODE: + dm->mp_mode = (u8 *)value; + break; + case ODM_CMNINFO_INTERRUPT_MASK: + dm->interrupt_mask = (u32 *)value; + break; + case ODM_CMNINFO_BB_OPERATION_MODE: + dm->bb_op_mode = (u8 *)value; + break; + case ODM_CMNINFO_MANUAL_SUPPORTABILITY: + dm->manual_supportability = (u32 *)value; + break; + case ODM_CMNINFO_EN_DYM_BW_INDICATION: + dm->dis_dym_bw_indication = (u8 *)value; + default: + /*do nothing*/ + break; + } +} + +/*@ + * Update band/CHannel/.. The values are dynamic but non-per-packet. + */ +void odm_cmn_info_update(struct dm_struct *dm, u32 cmn_info, u64 value) +{ + /* This init variable may be changed in run time. */ + switch (cmn_info) { + case ODM_CMNINFO_LINK_IN_PROGRESS: + dm->is_link_in_process = (boolean)value; + break; + + case ODM_CMNINFO_ABILITY: + dm->support_ability = (u64)value; + break; + + case ODM_CMNINFO_RF_TYPE: + dm->rf_type = (u8)value; + break; + + case ODM_CMNINFO_WIFI_DIRECT: + dm->is_wifi_direct = (boolean)value; + break; + + case ODM_CMNINFO_WIFI_DISPLAY: + dm->is_wifi_display = (boolean)value; + break; + + case ODM_CMNINFO_LINK: + dm->is_linked = (boolean)value; + break; + + case ODM_CMNINFO_CMW500LINK: + dm->iot_table.is_linked_cmw500 = (boolean)value; + break; + + case ODM_CMNINFO_STATION_STATE: + dm->bsta_state = (boolean)value; + break; + + case ODM_CMNINFO_RSSI_MIN: +#if 0 + dm->rssi_min = (u8)value; +#endif + break; + + case ODM_CMNINFO_RSSI_MIN_BY_PATH: + dm->rssi_min_by_path = (u8)value; + break; + + case ODM_CMNINFO_DBG_COMP: + dm->debug_components = (u64)value; + break; + +#ifdef ODM_CONFIG_BT_COEXIST + /* The following is for BT HS mode and BT coexist mechanism. */ + case ODM_CMNINFO_BT_ENABLED: + dm->bt_info_table.is_bt_enabled = (boolean)value; + break; + + case ODM_CMNINFO_BT_HS_CONNECT_PROCESS: + dm->bt_info_table.is_bt_connect_process = (boolean)value; + break; + + case ODM_CMNINFO_BT_HS_RSSI: + dm->bt_info_table.bt_hs_rssi = (u8)value; + break; + + case ODM_CMNINFO_BT_OPERATION: + dm->bt_info_table.is_bt_hs_operation = (boolean)value; + break; + + case ODM_CMNINFO_BT_LIMITED_DIG: + dm->bt_info_table.is_bt_limited_dig = (boolean)value; + break; +#endif + + case ODM_CMNINFO_AP_TOTAL_NUM: + dm->ap_total_num = (u8)value; + break; + +#ifdef CONFIG_PHYDM_DFS_MASTER + case ODM_CMNINFO_DFS_REGION_DOMAIN: + dm->dfs_region_domain = (u8)value; + break; +#endif + + case ODM_CMNINFO_BT_CONTINUOUS_TURN: + dm->is_bt_continuous_turn = (boolean)value; + break; + case ODM_CMNINFO_IS_DOWNLOAD_FW: + dm->is_download_fw = (boolean)value; + break; + case ODM_CMNINFO_PHYDM_PATCH_ID: + dm->iot_table.phydm_patch_id = (u32)value; + break; + case ODM_CMNINFO_RRSR_VAL: + dm->dm_ra_table.rrsr_val_init = (u32)value; + break; + case ODM_CMNINFO_LINKED_BF_SUPPORT: + dm->linked_bf_support = (u8)value; + break; + case ODM_CMNINFO_FLATNESS_TYPE: + dm->flatness_type = (u8)value; + break; + case ODM_CMNINFO_TSSI_ENABLE: + dm->en_tssi_mode = (u8)value; + break; + default: + break; + } +} + +u32 phydm_cmn_info_query(struct dm_struct *dm, enum phydm_info_query info_type) +{ + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct ccx_info *ccx_info = &dm->dm_ccx_info; + + switch (info_type) { + /*@=== [FA Relative] ===========================================*/ + case PHYDM_INFO_FA_OFDM: + return fa_t->cnt_ofdm_fail; + + case PHYDM_INFO_FA_CCK: + return fa_t->cnt_cck_fail; + + case PHYDM_INFO_FA_TOTAL: + return fa_t->cnt_all; + + case PHYDM_INFO_CCA_OFDM: + return fa_t->cnt_ofdm_cca; + + case PHYDM_INFO_CCA_CCK: + return fa_t->cnt_cck_cca; + + case PHYDM_INFO_CCA_ALL: + return fa_t->cnt_cca_all; + + case PHYDM_INFO_CRC32_OK_VHT: + return fa_t->cnt_vht_crc32_ok; + + case PHYDM_INFO_CRC32_OK_HT: + return fa_t->cnt_ht_crc32_ok; + + case PHYDM_INFO_CRC32_OK_LEGACY: + return fa_t->cnt_ofdm_crc32_ok; + + case PHYDM_INFO_CRC32_OK_CCK: + return fa_t->cnt_cck_crc32_ok; + + case PHYDM_INFO_CRC32_ERROR_VHT: + return fa_t->cnt_vht_crc32_error; + + case PHYDM_INFO_CRC32_ERROR_HT: + return fa_t->cnt_ht_crc32_error; + + case PHYDM_INFO_CRC32_ERROR_LEGACY: + return fa_t->cnt_ofdm_crc32_error; + + case PHYDM_INFO_CRC32_ERROR_CCK: + return fa_t->cnt_cck_crc32_error; + + case PHYDM_INFO_EDCCA_FLAG: + return fa_t->edcca_flag; + + case PHYDM_INFO_OFDM_ENABLE: + return fa_t->ofdm_block_enable; + + case PHYDM_INFO_CCK_ENABLE: + return fa_t->cck_block_enable; + + case PHYDM_INFO_DBG_PORT_0: + return fa_t->dbg_port0; + + case PHYDM_INFO_CRC32_OK_HT_AGG: + return fa_t->cnt_ht_crc32_ok_agg; + + case PHYDM_INFO_CRC32_ERROR_HT_AGG: + return fa_t->cnt_ht_crc32_error_agg; + + /*@=== [DIG] ================================================*/ + + case PHYDM_INFO_CURR_IGI: + return dig_t->cur_ig_value; + + /*@=== [RSSI] ===============================================*/ + case PHYDM_INFO_RSSI_MIN: + return (u32)dm->rssi_min; + + case PHYDM_INFO_RSSI_MAX: + return (u32)dm->rssi_max; + + case PHYDM_INFO_CLM_RATIO: + return (u32)ccx_info->clm_ratio; + case PHYDM_INFO_NHM_RATIO: + return (u32)ccx_info->nhm_ratio; + case PHYDM_INFO_NHM_NOISE_PWR: + return (u32)ccx_info->nhm_level; + case PHYDM_INFO_NHM_PWR: + return (u32)ccx_info->nhm_pwr; + case PHYDM_INFO_NHM_ENV_RATIO: + return (u32)ccx_info->nhm_env_ratio; + + default: + return 0xffffffff; + } +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void odm_init_all_work_items(struct dm_struct *dm) +{ + void *adapter = dm->adapter; +#if USE_WORKITEM + +#ifdef CONFIG_ADAPTIVE_SOML + odm_initialize_work_item(dm, + &dm->dm_soml_table.phydm_adaptive_soml_workitem, + (RT_WORKITEM_CALL_BACK)phydm_adaptive_soml_workitem_callback, + (void *)adapter, + "AdaptiveSOMLWorkitem"); +#endif + +#ifdef ODM_EVM_ENHANCE_ANTDIV + odm_initialize_work_item(dm, + &dm->phydm_evm_antdiv_workitem, + (RT_WORKITEM_CALL_BACK)phydm_evm_antdiv_workitem_callback, + (void *)adapter, + "EvmAntdivWorkitem"); +#endif + +#ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_initialize_work_item(dm, + &dm->dm_swat_table.phydm_sw_antenna_switch_workitem, + (RT_WORKITEM_CALL_BACK)odm_sw_antdiv_workitem_callback, + (void *)adapter, + "AntennaSwitchWorkitem"); +#endif +#if (defined(CONFIG_HL_SMART_ANTENNA)) + odm_initialize_work_item(dm, + &dm->dm_sat_table.hl_smart_antenna_workitem, + (RT_WORKITEM_CALL_BACK)phydm_beam_switch_workitem_callback, + (void *)adapter, + "hl_smart_ant_workitem"); + + odm_initialize_work_item(dm, + &dm->dm_sat_table.hl_smart_antenna_decision_workitem, + (RT_WORKITEM_CALL_BACK)phydm_beam_decision_workitem_callback, + (void *)adapter, + "hl_smart_ant_decision_workitem"); +#endif + + odm_initialize_work_item( + dm, + &dm->ra_rpt_workitem, + (RT_WORKITEM_CALL_BACK)halrf_update_init_rate_work_item_callback, + (void *)adapter, + "ra_rpt_workitem"); + +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) || (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + odm_initialize_work_item( + dm, + &dm->fast_ant_training_workitem, + (RT_WORKITEM_CALL_BACK)odm_fast_ant_training_work_item_callback, + (void *)adapter, + "fast_ant_training_workitem"); +#endif + +#endif /*#if USE_WORKITEM*/ + +#ifdef PHYDM_BEAMFORMING_SUPPORT + odm_initialize_work_item( + dm, + &dm->beamforming_info.txbf_info.txbf_enter_work_item, + (RT_WORKITEM_CALL_BACK)hal_com_txbf_enter_work_item_callback, + (void *)adapter, + "txbf_enter_work_item"); + + odm_initialize_work_item( + dm, + &dm->beamforming_info.txbf_info.txbf_leave_work_item, + (RT_WORKITEM_CALL_BACK)hal_com_txbf_leave_work_item_callback, + (void *)adapter, + "txbf_leave_work_item"); + + odm_initialize_work_item( + dm, + &dm->beamforming_info.txbf_info.txbf_fw_ndpa_work_item, + (RT_WORKITEM_CALL_BACK)hal_com_txbf_fw_ndpa_work_item_callback, + (void *)adapter, + "txbf_fw_ndpa_work_item"); + + odm_initialize_work_item( + dm, + &dm->beamforming_info.txbf_info.txbf_clk_work_item, + (RT_WORKITEM_CALL_BACK)hal_com_txbf_clk_work_item_callback, + (void *)adapter, + "txbf_clk_work_item"); + + odm_initialize_work_item( + dm, + &dm->beamforming_info.txbf_info.txbf_rate_work_item, + (RT_WORKITEM_CALL_BACK)hal_com_txbf_rate_work_item_callback, + (void *)adapter, + "txbf_rate_work_item"); + + odm_initialize_work_item( + dm, + &dm->beamforming_info.txbf_info.txbf_status_work_item, + (RT_WORKITEM_CALL_BACK)hal_com_txbf_status_work_item_callback, + (void *)adapter, + "txbf_status_work_item"); + + odm_initialize_work_item( + dm, + &dm->beamforming_info.txbf_info.txbf_reset_tx_path_work_item, + (RT_WORKITEM_CALL_BACK)hal_com_txbf_reset_tx_path_work_item_callback, + (void *)adapter, + "txbf_reset_tx_path_work_item"); + + odm_initialize_work_item( + dm, + &dm->beamforming_info.txbf_info.txbf_get_tx_rate_work_item, + (RT_WORKITEM_CALL_BACK)hal_com_txbf_get_tx_rate_work_item_callback, + (void *)adapter, + "txbf_get_tx_rate_work_item"); +#endif + +#if (PHYDM_LA_MODE_SUPPORT == 1) + odm_initialize_work_item( + dm, + &dm->adcsmp.adc_smp_work_item, + (RT_WORKITEM_CALL_BACK)adc_smp_work_item_callback, + (void *)adapter, + "adc_smp_work_item"); + + odm_initialize_work_item( + dm, + &dm->adcsmp.adc_smp_work_item_1, + (RT_WORKITEM_CALL_BACK)adc_smp_work_item_callback, + (void *)adapter, + "adc_smp_work_item_1"); +#endif +} + +void odm_free_all_work_items(struct dm_struct *dm) +{ +#if USE_WORKITEM + +#ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_free_work_item(&dm->dm_swat_table.phydm_sw_antenna_switch_workitem); +#endif + +#ifdef CONFIG_ADAPTIVE_SOML + odm_free_work_item(&dm->dm_soml_table.phydm_adaptive_soml_workitem); +#endif + +#ifdef ODM_EVM_ENHANCE_ANTDIV + odm_free_work_item(&dm->phydm_evm_antdiv_workitem); +#endif + +#if (defined(CONFIG_HL_SMART_ANTENNA)) + odm_free_work_item(&dm->dm_sat_table.hl_smart_antenna_workitem); + odm_free_work_item(&dm->dm_sat_table.hl_smart_antenna_decision_workitem); +#endif + +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) || (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + odm_free_work_item(&dm->fast_ant_training_workitem); +#endif + odm_free_work_item(&dm->ra_rpt_workitem); +/*odm_free_work_item((&dm->sbdcnt_workitem));*/ +#endif + +#ifdef PHYDM_BEAMFORMING_SUPPORT + odm_free_work_item((&dm->beamforming_info.txbf_info.txbf_enter_work_item)); + odm_free_work_item((&dm->beamforming_info.txbf_info.txbf_leave_work_item)); + odm_free_work_item((&dm->beamforming_info.txbf_info.txbf_fw_ndpa_work_item)); + odm_free_work_item((&dm->beamforming_info.txbf_info.txbf_clk_work_item)); + odm_free_work_item((&dm->beamforming_info.txbf_info.txbf_rate_work_item)); + odm_free_work_item((&dm->beamforming_info.txbf_info.txbf_status_work_item)); + odm_free_work_item((&dm->beamforming_info.txbf_info.txbf_reset_tx_path_work_item)); + odm_free_work_item((&dm->beamforming_info.txbf_info.txbf_get_tx_rate_work_item)); +#endif + +#if (PHYDM_LA_MODE_SUPPORT == 1) + odm_free_work_item((&dm->adcsmp.adc_smp_work_item)); + odm_free_work_item((&dm->adcsmp.adc_smp_work_item_1)); +#endif +} +#endif /*#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)*/ + +void odm_init_all_timers(struct dm_struct *dm) +{ +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + odm_ant_div_timers(dm, INIT_ANTDIV_TIMMER); +#endif +#if (defined(PHYDM_TDMA_DIG_SUPPORT)) +#ifdef IS_USE_NEW_TDMA + phydm_tdma_dig_timers(dm, INIT_TDMA_DIG_TIMMER); +#endif +#endif +#ifdef CONFIG_ADAPTIVE_SOML + phydm_adaptive_soml_timers(dm, INIT_SOML_TIMMER); +#endif +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT +#ifdef PHYDM_LNA_SAT_CHK_TYPE1 + phydm_lna_sat_chk_timers(dm, INIT_LNA_SAT_CHK_TIMMER); +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + odm_initialize_timer(dm, &dm->sbdcnt_timer, + (void *)phydm_sbd_callback, NULL, "SbdTimer"); +#ifdef PHYDM_BEAMFORMING_SUPPORT + odm_initialize_timer(dm, &dm->beamforming_info.txbf_info.txbf_fw_ndpa_timer, + (void *)hal_com_txbf_fw_ndpa_timer_callback, NULL, + "txbf_fw_ndpa_timer"); +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +#ifdef PHYDM_BEAMFORMING_SUPPORT + odm_initialize_timer(dm, &dm->beamforming_info.beamforming_timer, + (void *)beamforming_sw_timer_callback, NULL, + "beamforming_timer"); +#endif +#endif +} + +void odm_cancel_all_timers(struct dm_struct *dm) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + /* @2012/01/12 MH Temp BSOD fix. We need to find NIC allocate mem fail reason in win7*/ + if (dm->adapter == NULL) + return; +#endif + +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + odm_ant_div_timers(dm, CANCEL_ANTDIV_TIMMER); +#endif +#ifdef PHYDM_TDMA_DIG_SUPPORT +#ifdef IS_USE_NEW_TDMA + phydm_tdma_dig_timers(dm, CANCEL_TDMA_DIG_TIMMER); +#endif +#endif +#ifdef CONFIG_ADAPTIVE_SOML + phydm_adaptive_soml_timers(dm, CANCEL_SOML_TIMMER); +#endif +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT +#ifdef PHYDM_LNA_SAT_CHK_TYPE1 + phydm_lna_sat_chk_timers(dm, CANCEL_LNA_SAT_CHK_TIMMER); +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + odm_cancel_timer(dm, &dm->sbdcnt_timer); +#ifdef PHYDM_BEAMFORMING_SUPPORT + odm_cancel_timer(dm, &dm->beamforming_info.txbf_info.txbf_fw_ndpa_timer); +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +#ifdef PHYDM_BEAMFORMING_SUPPORT + odm_cancel_timer(dm, &dm->beamforming_info.beamforming_timer); +#endif +#endif +} + +void odm_release_all_timers(struct dm_struct *dm) +{ +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + odm_ant_div_timers(dm, RELEASE_ANTDIV_TIMMER); +#endif +#ifdef PHYDM_TDMA_DIG_SUPPORT +#ifdef IS_USE_NEW_TDMA + phydm_tdma_dig_timers(dm, RELEASE_TDMA_DIG_TIMMER); +#endif +#endif +#ifdef CONFIG_ADAPTIVE_SOML + phydm_adaptive_soml_timers(dm, RELEASE_SOML_TIMMER); +#endif +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT +#ifdef PHYDM_LNA_SAT_CHK_TYPE1 + phydm_lna_sat_chk_timers(dm, RELEASE_LNA_SAT_CHK_TIMMER); +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + odm_release_timer(dm, &dm->sbdcnt_timer); +#ifdef PHYDM_BEAMFORMING_SUPPORT + odm_release_timer(dm, &dm->beamforming_info.txbf_info.txbf_fw_ndpa_timer); +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +#ifdef PHYDM_BEAMFORMING_SUPPORT + odm_release_timer(dm, &dm->beamforming_info.beamforming_timer); +#endif +#endif +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +void odm_init_all_threads( + struct dm_struct *dm) +{ +#ifdef TPT_THREAD + k_tpt_task_init(dm->priv); +#endif +} + +void odm_stop_all_threads( + struct dm_struct *dm) +{ +#ifdef TPT_THREAD + k_tpt_task_stop(dm->priv); +#endif +} +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +/* @Justin: According to the current RRSI to adjust Response Frame TX power, + * 2012/11/05 + */ +void odm_dtc(struct dm_struct *dm) +{ +#ifdef CONFIG_DM_RESP_TXAGC +/* RSSI higher than this value, start to decade TX power */ +#define DTC_BASE 35 + +/* RSSI lower than this value, start to increase TX power */ +#define DTC_DWN_BASE (DTC_BASE - 5) + + /* RSSI vs TX power step mapping: decade TX power */ + static const u8 dtc_table_down[] = { + DTC_BASE, + (DTC_BASE + 5), + (DTC_BASE + 10), + (DTC_BASE + 15), + (DTC_BASE + 20), + (DTC_BASE + 25)}; + + /* RSSI vs TX power step mapping: increase TX power */ + static const u8 dtc_table_up[] = { + DTC_DWN_BASE, + (DTC_DWN_BASE - 5), + (DTC_DWN_BASE - 10), + (DTC_DWN_BASE - 15), + (DTC_DWN_BASE - 15), + (DTC_DWN_BASE - 20), + (DTC_DWN_BASE - 20), + (DTC_DWN_BASE - 25), + (DTC_DWN_BASE - 25), + (DTC_DWN_BASE - 30), + (DTC_DWN_BASE - 35)}; + + u8 i; + u8 dtc_steps = 0; + u8 sign; + u8 resp_txagc = 0; + + if (dm->rssi_min > DTC_BASE) { + /* need to decade the CTS TX power */ + sign = 1; + for (i = 0; i < ARRAY_SIZE(dtc_table_down); i++) { + if (dtc_table_down[i] >= dm->rssi_min || dtc_steps >= 6) + break; + else + dtc_steps++; + } + } +#if 0 + else if (dm->rssi_min > DTC_DWN_BASE) { + /* needs to increase the CTS TX power */ + sign = 0; + dtc_steps = 1; + for (i = 0; i < ARRAY_SIZE(dtc_table_up); i++) { + if (dtc_table_up[i] <= dm->rssi_min || dtc_steps >= 10) + break; + else + dtc_steps++; + } + } +#endif + else { + sign = 0; + dtc_steps = 0; + } + + resp_txagc = dtc_steps | (sign << 4); + resp_txagc = resp_txagc | (resp_txagc << 5); + odm_write_1byte(dm, 0x06d9, resp_txagc); + + PHYDM_DBG(dm, ODM_COMP_PWR_TRAIN, + "%s rssi_min:%u, set RESP_TXAGC to %s %u\n", __func__, + dm->rssi_min, sign ? "minus" : "plus", dtc_steps); +#endif /* @CONFIG_RESP_TXAGC_ADJUST */ +} + +#endif /* @#if (DM_ODM_SUPPORT_TYPE == ODM_CE) */ + +/*@<20170126, BB-Kevin>8188F D-CUT DC cancellation and 8821C*/ +void phydm_dc_cancellation(struct dm_struct *dm) +{ +#ifdef PHYDM_DC_CANCELLATION + u32 offset_i_hex[PHYDM_MAX_RF_PATH] = {0}; + u32 offset_q_hex[PHYDM_MAX_RF_PATH] = {0}; + u32 reg_value32[PHYDM_MAX_RF_PATH] = {0}; + u8 path = RF_PATH_A; + u8 set_result; + + if (!(dm->support_ic_type & ODM_DC_CANCELLATION_SUPPORT)) + return; + if ((dm->support_ic_type & ODM_RTL8188F) && + dm->cut_version < ODM_CUT_D) + return; + if ((dm->support_ic_type & ODM_RTL8192F) && + dm->cut_version == ODM_CUT_A) + return; + if (*dm->band_width == CHANNEL_WIDTH_5) + return; + if (*dm->band_width == CHANNEL_WIDTH_10) + return; + + PHYDM_DBG(dm, ODM_COMP_API, "%s ======>\n", __func__); + + /*@DC_Estimation (only for 2x2 ic now) */ + + for (path = RF_PATH_A; path < PHYDM_MAX_RF_PATH; path++) { + if (path > RF_PATH_A && + dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8188F | + ODM_RTL8710B | ODM_RTL8721D | + ODM_RTL8710C | ODM_RTL8723D)) + break; + else if (path > RF_PATH_B && + dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8192F)) + break; + if (phydm_stop_ic_trx(dm, PHYDM_SET) == PHYDM_SET_FAIL) { + PHYDM_DBG(dm, ODM_COMP_API, "STOP_TRX_FAIL\n"); + return; + } + odm_write_dig(dm, 0x7e); + /*@Disable LNA*/ + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8721D | + ODM_RTL8710C)) + halrf_rf_lna_setting(dm, HALRF_LNA_DISABLE); + /*Turn off 3-wire*/ + phydm_stop_3_wire(dm, PHYDM_SET); + if (dm->support_ic_type & (ODM_RTL8188F | ODM_RTL8723D | + ODM_RTL8710B)) { + /*set debug port to 0x235*/ + if (!phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, 0x235)) { + PHYDM_DBG(dm, ODM_COMP_API, + "Set Debug port Fail\n"); + return; + } + } else if (dm->support_ic_type & (ODM_RTL8721D | + ODM_RTL8710C)) { + /*set debug port to 0x200*/ + if (!phydm_set_bb_dbg_port(dm, DBGPORT_PRI_2, 0x200)) { + PHYDM_DBG(dm, ODM_COMP_API, + "Set Debug port Fail\n"); + return; + } + } else if (dm->support_ic_type & ODM_RTL8821C) { + if (!phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, 0x200)) { + /*set debug port to 0x200*/ + PHYDM_DBG(dm, ODM_COMP_API, + "Set Debug port Fail\n"); + return; + } + phydm_bb_dbg_port_header_sel(dm, 0x0); + } else if (dm->support_ic_type & ODM_RTL8822B) { + if (path == RF_PATH_A && + !phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, 0x200)) { + /*set debug port to 0x200*/ + PHYDM_DBG(dm, ODM_COMP_API, + "Set Debug port Fail\n"); + return; + } + if (path == RF_PATH_B && + !phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, 0x202)) { + /*set debug port to 0x200*/ + PHYDM_DBG(dm, ODM_COMP_API, + "Set Debug port Fail\n"); + return; + } + phydm_bb_dbg_port_header_sel(dm, 0x0); + } else if (dm->support_ic_type & ODM_RTL8192F) { + if (path == RF_PATH_A && + !phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, 0x235)) { + /*set debug port to 0x235*/ + PHYDM_DBG(dm, ODM_COMP_API, + "Set Debug port Fail\n"); + return; + } + if (path == RF_PATH_B && + !phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, 0x23d)) { + /*set debug port to 0x23d*/ + PHYDM_DBG(dm, ODM_COMP_API, + "Set Debug port Fail\n"); + return; + } + } + + /*@disable CCK DCNF*/ + odm_set_bb_reg(dm, R_0xa78, MASKBYTE1, 0x0); + + PHYDM_DBG(dm, ODM_COMP_API, "DC cancellation Begin!!!\n"); + + phydm_stop_ck320(dm, true); /*stop ck320*/ + + /* the same debug port both for path-a and path-b*/ + reg_value32[path] = phydm_get_bb_dbg_port_val(dm); + + phydm_stop_ck320(dm, false); /*start ck320*/ + + phydm_release_bb_dbg_port(dm); + /* @Turn on 3-wire*/ + phydm_stop_3_wire(dm, PHYDM_REVERT); + /* @Enable LNA*/ + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8721D | + ODM_RTL8710C)) + halrf_rf_lna_setting(dm, HALRF_LNA_ENABLE); + + odm_write_dig(dm, 0x20); + + set_result = phydm_stop_ic_trx(dm, PHYDM_REVERT); + + PHYDM_DBG(dm, ODM_COMP_API, "DC cancellation OK!!!\n"); + } + + /*@DC_Cancellation*/ + /*@DC compensation to CCK data path*/ + odm_set_bb_reg(dm, R_0xa9c, BIT(20), 0x1); + if (dm->support_ic_type & (ODM_RTL8188F | ODM_RTL8723D | + ODM_RTL8710B)) { + offset_i_hex[0] = (reg_value32[0] & 0xffc0000) >> 18; + offset_q_hex[0] = (reg_value32[0] & 0x3ff00) >> 8; + + /*@Before filling into registers, + *offset should be multiplexed (-1) + */ + offset_i_hex[0] = (offset_i_hex[0] >= 0x200) ? + (0x400 - offset_i_hex[0]) : + (0x1ff - offset_i_hex[0]); + offset_q_hex[0] = (offset_q_hex[0] >= 0x200) ? + (0x400 - offset_q_hex[0]) : + (0x1ff - offset_q_hex[0]); + + odm_set_bb_reg(dm, R_0x950, 0x1ff, offset_i_hex[0]); + odm_set_bb_reg(dm, R_0x950, 0x1ff0000, offset_q_hex[0]); + } else if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8822B)) { + /* Path-a */ + offset_i_hex[0] = (reg_value32[0] & 0xffc00) >> 10; + offset_q_hex[0] = reg_value32[0] & 0x3ff; + + /*@Before filling into registers, + *offset should be multiplexed (-1) + */ + offset_i_hex[0] = 0x400 - offset_i_hex[0]; + offset_q_hex[0] = 0x400 - offset_q_hex[0]; + + odm_set_bb_reg(dm, R_0xc10, 0x3c000000, + (0x3c0 & offset_i_hex[0]) >> 6); + odm_set_bb_reg(dm, R_0xc10, 0xfc00, 0x3f & offset_i_hex[0]); + odm_set_bb_reg(dm, R_0xc14, 0x3c000000, + (0x3c0 & offset_q_hex[0]) >> 6); + odm_set_bb_reg(dm, R_0xc14, 0xfc00, 0x3f & offset_q_hex[0]); + + /* Path-b */ + if (dm->rf_type > RF_1T1R) { + offset_i_hex[1] = (reg_value32[1] & 0xffc00) >> 10; + offset_q_hex[1] = reg_value32[1] & 0x3ff; + + /*@Before filling into registers, + *offset should be multiplexed (-1) + */ + offset_i_hex[1] = 0x400 - offset_i_hex[1]; + offset_q_hex[1] = 0x400 - offset_q_hex[1]; + + odm_set_bb_reg(dm, R_0xe10, 0x3c000000, + (0x3c0 & offset_i_hex[1]) >> 6); + odm_set_bb_reg(dm, R_0xe10, 0xfc00, + 0x3f & offset_i_hex[1]); + odm_set_bb_reg(dm, R_0xe14, 0x3c000000, + (0x3c0 & offset_q_hex[1]) >> 6); + odm_set_bb_reg(dm, R_0xe14, 0xfc00, + 0x3f & offset_q_hex[1]); + } + } else if (dm->support_ic_type & (ODM_RTL8192F)) { + /* Path-a I:df4[27:18],Q:df4[17:8]*/ + offset_i_hex[0] = (reg_value32[0] & 0xffc0000) >> 18; + offset_q_hex[0] = (reg_value32[0] & 0x3ff00) >> 8; + + /*@Before filling into registers, + *offset should be multiplexed (-1) + */ + offset_i_hex[0] = (offset_i_hex[0] >= 0x200) ? + (0x400 - offset_i_hex[0]) : + (0xff - offset_i_hex[0]); + offset_q_hex[0] = (offset_q_hex[0] >= 0x200) ? + (0x400 - offset_q_hex[0]) : + (0xff - offset_q_hex[0]); + /*Path-a I:c10[7:0],Q:c10[15:8]*/ + odm_set_bb_reg(dm, R_0xc10, 0xff, offset_i_hex[0]); + odm_set_bb_reg(dm, R_0xc10, 0xff00, offset_q_hex[0]); + + /* Path-b */ + if (dm->rf_type > RF_1T1R) { + /* @I:df4[27:18],Q:df4[17:8]*/ + offset_i_hex[1] = (reg_value32[1] & 0xffc0000) >> 18; + offset_q_hex[1] = (reg_value32[1] & 0x3ff00) >> 8; + + /*@Before filling into registers, + *offset should be multiplexed (-1) + */ + offset_i_hex[1] = (offset_i_hex[1] >= 0x200) ? + (0x400 - offset_i_hex[1]) : + (0xff - offset_i_hex[1]); + offset_q_hex[1] = (offset_q_hex[1] >= 0x200) ? + (0x400 - offset_q_hex[1]) : + (0xff - offset_q_hex[1]); + /*Path-b I:c18[7:0],Q:c18[15:8]*/ + odm_set_bb_reg(dm, R_0xc18, 0xff, offset_i_hex[1]); + odm_set_bb_reg(dm, R_0xc18, 0xff00, offset_q_hex[1]); + } + } else if (dm->support_ic_type & (ODM_RTL8721D | ODM_RTL8710C)) { + /*judy modified 20180517*/ + offset_i_hex[0] = (reg_value32[0] & 0xff80000) >> 19; + offset_q_hex[0] = (reg_value32[0] & 0x3fe00) >> 9; + + if ((offset_i_hex[0] > 0xF && offset_i_hex[0] < 0x1F1) + || (offset_q_hex[0] > 0xF && offset_q_hex[0] < 0x1F1)) { + /*@Discard outliers*/ + offset_i_hex[0] = 0x0; + offset_q_hex[0] = 0x0; + } else { + /*@Before filling into registers, + *offset should be multiplexed (-1) + */ + offset_i_hex[0] = 0x200 - offset_i_hex[0]; + offset_q_hex[0] = 0x200 - offset_q_hex[0]; + } + odm_set_bb_reg(dm, R_0x950, 0x1ff, offset_i_hex[0]); + odm_set_bb_reg(dm, R_0x950, 0x1ff0000, offset_q_hex[0]); + } +#endif +} + +void phydm_receiver_blocking(void *dm_void) +{ +#ifdef CONFIG_RECEIVER_BLOCKING + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 chnl = *dm->channel; + u8 bw = *dm->band_width; + u32 bb_regf0 = odm_get_bb_reg(dm, R_0xf0, 0xf000); + + if (!(dm->support_ic_type & ODM_RECEIVER_BLOCKING_SUPPORT) || + *dm->edcca_mode != PHYDM_EDCCA_ADAPT_MODE) + return; + + if ((dm->support_ic_type & ODM_RTL8188E && bb_regf0 < 8) || + dm->support_ic_type & ODM_RTL8192E) { + /*@8188E_T version*/ + if (dm->consecutive_idlel_time <= 10 || *dm->mp_mode) + goto end; + + if (bw == CHANNEL_WIDTH_20 && chnl == 1) { + phydm_nbi_setting(dm, FUNC_ENABLE, chnl, 20, 2410, + PHYDM_DONT_CARE); + dm->is_rx_blocking_en = true; + } else if ((bw == CHANNEL_WIDTH_20) && (chnl == 13)) { + phydm_nbi_setting(dm, FUNC_ENABLE, chnl, 20, 2473, + PHYDM_DONT_CARE); + dm->is_rx_blocking_en = true; + } else if (dm->is_rx_blocking_en && chnl != 1 && chnl != 13) { + phydm_nbi_enable(dm, FUNC_DISABLE); + odm_set_bb_reg(dm, R_0xc40, 0x1f000000, 0x1f); + dm->is_rx_blocking_en = false; + } + return; + } else if ((dm->support_ic_type & ODM_RTL8188E && bb_regf0 >= 8)) { + /*@8188E_S version*/ + if (dm->consecutive_idlel_time <= 10 || *dm->mp_mode) + goto end; + + if (bw == CHANNEL_WIDTH_20 && chnl == 13) { + phydm_nbi_setting(dm, FUNC_ENABLE, chnl, 20, 2473, + PHYDM_DONT_CARE); + dm->is_rx_blocking_en = true; + } else if (dm->is_rx_blocking_en && chnl != 13) { + phydm_nbi_enable(dm, FUNC_DISABLE); + odm_set_bb_reg(dm, R_0xc40, 0x1f000000, 0x1f); + dm->is_rx_blocking_en = false; + } + return; + } + +end: + if (dm->is_rx_blocking_en) { + phydm_nbi_enable(dm, FUNC_DISABLE); + odm_set_bb_reg(dm, R_0xc40, 0x1f000000, 0x1f); + dm->is_rx_blocking_en = false; + } +#endif +} + +void phydm_dyn_bw_indication(void *dm_void) +{ +#ifdef CONFIG_BW_INDICATION + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 en_auto_bw_th = dm->en_auto_bw_th; + + if (!(dm->support_ic_type & ODM_DYM_BW_INDICATION_SUPPORT)) + return; + + /*driver decide bw cobime timing*/ + if (dm->dis_dym_bw_indication) { + if (*dm->dis_dym_bw_indication) + return; + } + + /*check for auto bw*/ + if (dm->rssi_min <= en_auto_bw_th && dm->is_linked) { + phydm_bw_fixed_enable(dm, FUNC_DISABLE); + return; + } + + phydm_bw_fixed_setting(dm); +#endif +} + diff --git a/hal/phydm/phydm.h b/hal/phydm/phydm.h new file mode 100644 index 0000000..233528f --- /dev/null +++ b/hal/phydm/phydm.h @@ -0,0 +1,1566 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALDMOUTSRC_H__ +#define __HALDMOUTSRC_H__ + +/*@============================================================*/ +/*@include files*/ +/*@============================================================*/ +/*PHYDM header*/ +#include "phydm_pre_define.h" +#include "phydm_features.h" +#include "phydm_dig.h" +#ifdef CONFIG_PATH_DIVERSITY +#include "phydm_pathdiv.h" +#endif +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY +#include "phydm_antdiv.h" +#endif + +#include "phydm_soml.h" + +#ifdef CONFIG_SMART_ANTENNA +#include "phydm_smt_ant.h" +#endif +#ifdef CONFIG_ANT_DETECTION +#include "phydm_antdect.h" +#endif +#include "phydm_rainfo.h" +#ifdef CONFIG_DYNAMIC_TX_TWR +#include "phydm_dynamictxpower.h" +#endif +#include "phydm_cfotracking.h" +#include "phydm_adaptivity.h" +#include "phydm_dfs.h" +#include "phydm_ccx.h" +#include "txbf/phydm_hal_txbf_api.h" +#if (PHYDM_LA_MODE_SUPPORT) +#include "phydm_adc_sampling.h" +#endif +#ifdef CONFIG_PSD_TOOL +#include "phydm_psd.h" +#endif +#ifdef PHYDM_PRIMARY_CCA +#include "phydm_primary_cca.h" +#endif +#include "phydm_cck_pd.h" +#include "phydm_rssi_monitor.h" +#ifdef PHYDM_AUTO_DEGBUG +#include "phydm_auto_dbg.h" +#endif +#include "phydm_math_lib.h" +#include "phydm_noisemonitor.h" +#include "phydm_api.h" +#ifdef PHYDM_POWER_TRAINING_SUPPORT +#include "phydm_pow_train.h" +#endif +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT +#include "phydm_lna_sat.h" +#endif +#ifdef PHYDM_PMAC_TX_SETTING_SUPPORT +#include "phydm_pmac_tx_setting.h" +#endif +#ifdef PHYDM_MP_SUPPORT +#include "phydm_mp.h" +#endif + +#ifdef PHYDM_CCK_RX_PATHDIV_SUPPORT +#include "phydm_cck_rx_pathdiv.h" +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + #include "phydm_beamforming.h" +#endif + +#ifdef CONFIG_DIRECTIONAL_BF +#include "phydm_direct_bf.h" +#endif + +#include "phydm_regtable.h" + +/*@HALRF header*/ +#include "halrf/halrf_iqk.h" +#include "halrf/halrf_dpk.h" +#include "halrf/halrf.h" +#include "halrf/halrf_powertracking.h" +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + #include "halrf/halphyrf_ap.h" +#elif(DM_ODM_SUPPORT_TYPE & (ODM_CE)) + #include "halrf/halphyrf_ce.h" +#elif (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + #include "halrf/halphyrf_win.h" +#elif(DM_ODM_SUPPORT_TYPE & (ODM_IOT)) + #include "halrf/halphyrf_iot.h" +#endif + +extern const u16 phy_rate_table[84]; + +/*@============================================================*/ +/*@Definition */ +/*@============================================================*/ + +/* Traffic load decision */ +#define TRAFFIC_NO_TP 0 +#define TRAFFIC_ULTRA_LOW 1 +#define TRAFFIC_LOW 2 +#define TRAFFIC_MID 3 +#define TRAFFIC_HIGH 4 + +#define NONE 0 + +#if defined(DM_ODM_CE_MAC80211) +#define MAX_2(x, y) \ + __max2(typeof(x), typeof(y), \ + x, y) +#define __max2(t1, t2, x, y) ({ \ + t1 m80211_max1 = (x); \ + t2 m80211_max2 = (y); \ + m80211_max1 > m80211_max2 ? m80211_max1 : m80211_max2; }) + +#define MIN_2(x, y) \ + __min2(typeof(x), typeof(y), \ + x, y) +#define __min2(t1, t2, x, y) ({ \ + t1 m80211_min1 = (x); \ + t2 m80211_min2 = (y); \ + m80211_min1 < m80211_min2 ? m80211_min1 : m80211_min2; }) + +#define DIFF_2(x, y) \ + __diff2(typeof(x), typeof(y), \ + x, y) +#define __diff2(t1, t2, x, y) ({ \ + t1 __d1 = (x); \ + t2 __d2 = (y); \ + (__d1 >= __d2) ? (__d1 - __d2) : (__d2 - __d1); }) +#else +#define MAX_2(_x_, _y_) (((_x_) > (_y_)) ? (_x_) : (_y_)) +#define MIN_2(_x_, _y_) (((_x_) < (_y_)) ? (_x_) : (_y_)) +#define DIFF_2(_x_, _y_) ((_x_ >= _y_) ? (_x_ - _y_) : (_y_ - _x_)) +#endif + +#define IS_GREATER(_x_, _y_) (((_x_) >= (_y_)) ? true : false) +#define IS_LESS(_x_, _y_) (((_x_) < (_y_)) ? true : false) + +#if defined(DM_ODM_CE_MAC80211) +#define BYTE_DUPLICATE_2_DWORD(B0) ({ \ + u32 __b_dup = (B0);\ + (((__b_dup) << 24) | ((__b_dup) << 16) | ((__b_dup) << 8) | (__b_dup));\ + }) +#else +#define BYTE_DUPLICATE_2_DWORD(B0) \ + (((B0) << 24) | ((B0) << 16) | ((B0) << 8) | (B0)) +#endif +#define BYTE_2_DWORD(B3, B2, B1, B0) \ + (((B3) << 24) | ((B2) << 16) | ((B1) << 8) | (B0)) +#define BIT_2_BYTE(B3, B2, B1, B0) \ + (((B3) << 3) | ((B2) << 2) | ((B1) << 1) | (B0)) + +/*@For cmn sta info*/ +#if defined(DM_ODM_CE_MAC80211) +#define is_sta_active(sta) ({ \ + struct cmn_sta_info *__sta = (sta); \ + ((__sta) && (__sta->dm_ctrl & STA_DM_CTRL_ACTIVE)); \ + }) + +#define IS_FUNC_EN(name) ({ \ + u8 *__is_func_name = (name); \ + (__is_func_name) && (*__is_func_name); \ + }) +#else +#define is_sta_active(sta) ((sta) && (sta->dm_ctrl & STA_DM_CTRL_ACTIVE)) + +#define IS_FUNC_EN(name) ((name) && (*name)) +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + #define PHYDM_WATCH_DOG_PERIOD 1 /*second*/ +#else + #define PHYDM_WATCH_DOG_PERIOD 2 /*second*/ +#endif + +#define PHY_HIST_SIZE 12 +#define PHY_HIST_TH_SIZE (PHY_HIST_SIZE - 1) + +/*@============================================================*/ +/*structure and define*/ +/*@============================================================*/ + +#define dm_type_by_fw 0 +#define dm_type_by_driver 1 + +#define HW_IGI_TXINFO_TABLE_SIZE 64 + +#ifdef BB_RAM_SUPPORT + +struct phydm_bb_ram_per_sta { + /* @Reg0x1E84 for RAM I/O*/ + boolean hw_igi_en; + boolean tx_pwr_offset0_en; + boolean tx_pwr_offset1_en; + /* @ macid from 0 to 63, above 63 => mapping to 63*/ + u8 macid_addr; + /* @hw_igi value for paths after packet Tx in a period of time*/ + u8 hw_igi; + /* @tx_pwr_offset0 offset for Tx power index*/ + s8 tx_pwr_offset0; + s8 tx_pwr_offset1; + +}; + +struct phydm_bb_ram_ctrl { + /*@ For 98F/14B/22C/12F, each tx_pwr_ofst step will be 1dB*/ + struct phydm_bb_ram_per_sta pram_sta_ctrl[HW_IGI_TXINFO_TABLE_SIZE]; + /*------------ For table2 do not set power offset by macid --------*/ + /* For type == 2'b10, 0x1e70[22:16] = tx_pwr_offset_reg0, 0x1e70[23] = enable */ + boolean tx_pwr_ofst_reg0_en; + u8 tx_pwr_ofst_reg0; + /* For type == 2'b11, 0x1e70[30:24] = tx_pwr_offset_reg1, 0x1e70[31] = enable */ + boolean tx_pwr_ofst_reg1_en; + u8 tx_pwr_ofst_reg1; + boolean hwigi_watchdog_en; + u64 macid_is_linked; + u64 hwigi_macid_is_linked; +}; + +#endif + +struct phydm_phystatus_statistic { + /*@[CCK]*/ + u32 rssi_cck_sum; + u32 rssi_cck_cnt; + u32 rssi_beacon_sum[RF_PATH_MEM_SIZE]; + u32 rssi_beacon_cnt; + #ifdef PHYSTS_3RD_TYPE_SUPPORT + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + u32 rssi_cck_sum_abv_2ss[RF_PATH_MEM_SIZE - 1]; + #endif + #endif + /*@[OFDM]*/ + u32 rssi_ofdm_sum[RF_PATH_MEM_SIZE]; + u32 rssi_ofdm_cnt; + u32 evm_ofdm_sum; + u32 snr_ofdm_sum[RF_PATH_MEM_SIZE]; + u16 evm_ofdm_hist[PHY_HIST_SIZE]; + u16 snr_ofdm_hist[PHY_HIST_SIZE]; + /*@[1SS]*/ + u32 rssi_1ss_cnt; + u32 rssi_1ss_sum[RF_PATH_MEM_SIZE]; + u32 evm_1ss_sum; + u32 snr_1ss_sum[RF_PATH_MEM_SIZE]; + u16 evm_1ss_hist[PHY_HIST_SIZE]; + u16 snr_1ss_hist[PHY_HIST_SIZE]; + /*@[2SS]*/ + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + u32 rssi_2ss_cnt; + u32 rssi_2ss_sum[RF_PATH_MEM_SIZE]; + u32 evm_2ss_sum[2]; + u32 snr_2ss_sum[RF_PATH_MEM_SIZE]; + u16 evm_2ss_hist[2][PHY_HIST_SIZE]; + u16 snr_2ss_hist[2][PHY_HIST_SIZE]; + #endif + /*@[3SS]*/ + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + u32 rssi_3ss_cnt; + u32 rssi_3ss_sum[RF_PATH_MEM_SIZE]; + u32 evm_3ss_sum[3]; + u32 snr_3ss_sum[RF_PATH_MEM_SIZE]; + u16 evm_3ss_hist[3][PHY_HIST_SIZE]; + u16 snr_3ss_hist[3][PHY_HIST_SIZE]; + #endif + /*@[4SS]*/ + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + u32 rssi_4ss_cnt; + u32 rssi_4ss_sum[RF_PATH_MEM_SIZE]; + u32 evm_4ss_sum[4]; + u32 snr_4ss_sum[RF_PATH_MEM_SIZE]; + u16 evm_4ss_hist[4][PHY_HIST_SIZE]; + u16 snr_4ss_hist[4][PHY_HIST_SIZE]; + #endif +#ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + u16 p4_cnt[RF_PATH_MEM_SIZE]; /*phy-sts page4 cnt*/ + u16 cn_sum[RF_PATH_MEM_SIZE]; /*condition number*/ + u16 cn_hist[RF_PATH_MEM_SIZE][PHY_HIST_SIZE]; +#endif +}; + +struct phydm_phystatus_avg { + /*@[CCK]*/ + u8 rssi_cck_avg; + u8 rssi_beacon_avg[RF_PATH_MEM_SIZE]; + #ifdef PHYSTS_3RD_TYPE_SUPPORT + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + u8 rssi_cck_avg_abv_2ss[RF_PATH_MEM_SIZE - 1]; + #endif + #endif + /*@[OFDM]*/ + u8 rssi_ofdm_avg[RF_PATH_MEM_SIZE]; + u8 evm_ofdm_avg; + u8 snr_ofdm_avg[RF_PATH_MEM_SIZE]; + /*@[1SS]*/ + u8 rssi_1ss_avg[RF_PATH_MEM_SIZE]; + u8 evm_1ss_avg; + u8 snr_1ss_avg[RF_PATH_MEM_SIZE]; + /*@[2SS]*/ + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + u8 rssi_2ss_avg[RF_PATH_MEM_SIZE]; + u8 evm_2ss_avg[2]; + u8 snr_2ss_avg[RF_PATH_MEM_SIZE]; + #endif + /*@[3SS]*/ + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + u8 rssi_3ss_avg[RF_PATH_MEM_SIZE]; + u8 evm_3ss_avg[3]; + u8 snr_3ss_avg[RF_PATH_MEM_SIZE]; + #endif + /*@[4SS]*/ + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + u8 rssi_4ss_avg[RF_PATH_MEM_SIZE]; + u8 evm_4ss_avg[4]; + u8 snr_4ss_avg[RF_PATH_MEM_SIZE]; + #endif +}; + +struct odm_phy_dbg_info { + /*@ODM Write,debug info*/ + u32 num_qry_phy_status_cck; + u32 num_qry_phy_status_ofdm; +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT) || (defined(PHYSTS_3RD_TYPE_SUPPORT)) + u32 num_qry_mu_pkt; + u32 num_qry_bf_pkt; + u16 num_mu_vht_pkt[VHT_RATE_NUM]; + boolean is_ldpc_pkt; + boolean is_stbc_pkt; + u8 num_of_ppdu[4]; + u8 gid_num[4]; +#endif + u32 condi_num; /*@condition number U(18,4)*/ + u8 condi_num_cdf[CN_CNT_MAX]; + u8 num_qry_beacon_pkt; + u8 beacon_cnt_in_period; /*@beacon cnt within watchdog period*/ + u8 beacon_phy_rate; + u8 show_phy_sts_all_pkt; /*@Show phy status witch not match BSSID*/ + u16 show_phy_sts_max_cnt; /*@show number of phy-status row data per PHYDM watchdog*/ + u16 show_phy_sts_cnt; + u16 num_qry_legacy_pkt[LEGACY_RATE_NUM]; + u16 num_qry_ht_pkt[HT_RATE_NUM]; + u16 num_qry_pkt_sc_20m[LOW_BW_RATE_NUM]; /*@20M SC*/ + boolean ht_pkt_not_zero; + boolean low_bw_20_occur; + #if ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT) + u16 num_qry_vht_pkt[VHT_RATE_NUM]; + u16 num_qry_pkt_sc_40m[LOW_BW_RATE_NUM]; /*@40M SC*/ + boolean vht_pkt_not_zero; + boolean low_bw_40_occur; + #endif + u16 snr_hist_th[PHY_HIST_TH_SIZE]; + u16 evm_hist_th[PHY_HIST_TH_SIZE]; + #ifdef PHYSTS_3RD_TYPE_SUPPORT + u16 cn_hist_th[PHY_HIST_TH_SIZE]; /*U(16,1)*/ + u8 condition_num_seg0; + u8 eigen_val[4]; + s16 cfo_tail[4]; /*per-path's cfo_tail */ + #endif + struct phydm_phystatus_statistic physts_statistic_info; + struct phydm_phystatus_avg phystatus_statistic_avg; +}; + +enum odm_cmninfo { + /*@Fixed value*/ + /*@-----------HOOK BEFORE REG INIT-----------*/ + ODM_CMNINFO_PLATFORM = 0, + ODM_CMNINFO_ABILITY, + ODM_CMNINFO_INTERFACE, + ODM_CMNINFO_MP_TEST_CHIP, + ODM_CMNINFO_IC_TYPE, + ODM_CMNINFO_CUT_VER, + ODM_CMNINFO_FAB_VER, + ODM_CMNINFO_FW_VER, + ODM_CMNINFO_FW_SUB_VER, + ODM_CMNINFO_RF_TYPE, + ODM_CMNINFO_RFE_TYPE, + ODM_CMNINFO_DPK_EN, + ODM_CMNINFO_BOARD_TYPE, + ODM_CMNINFO_PACKAGE_TYPE, + ODM_CMNINFO_EXT_LNA, + ODM_CMNINFO_5G_EXT_LNA, + ODM_CMNINFO_EXT_PA, + ODM_CMNINFO_5G_EXT_PA, + ODM_CMNINFO_GPA, + ODM_CMNINFO_APA, + ODM_CMNINFO_GLNA, + ODM_CMNINFO_ALNA, + ODM_CMNINFO_TDMA, + ODM_CMNINFO_EXT_TRSW, + ODM_CMNINFO_EXT_LNA_GAIN, + ODM_CMNINFO_PATCH_ID, + ODM_CMNINFO_BINHCT_TEST, + ODM_CMNINFO_BWIFI_TEST, + ODM_CMNINFO_SMART_CONCURRENT, + ODM_CMNINFO_CONFIG_BB_RF, + ODM_CMNINFO_IQKPAOFF, + ODM_CMNINFO_HUBUSBMODE, + ODM_CMNINFO_FWDWRSVDPAGEINPROGRESS, + ODM_CMNINFO_TX_TP, + ODM_CMNINFO_RX_TP, + ODM_CMNINFO_SOUNDING_SEQ, + ODM_CMNINFO_REGRFKFREEENABLE, + ODM_CMNINFO_RFKFREEENABLE, + ODM_CMNINFO_NORMAL_RX_PATH_CHANGE, + ODM_CMNINFO_VALID_PATH_SET, + ODM_CMNINFO_EFUSE0X3D8, + ODM_CMNINFO_EFUSE0X3D7, + ODM_CMNINFO_SOFT_AP_SPECIAL_SETTING, + ODM_CMNINFO_X_CAP_SETTING, + ODM_CMNINFO_ADVANCE_OTA, + ODM_CMNINFO_HP_HWID, + ODM_CMNINFO_TSSI_ENABLE, /*also for cmn_info_update*/ + ODM_CMNINFO_DIS_DPD, + ODM_CMNINFO_POWER_VOLTAGE, + ODM_CMNINFO_ANTDIV_GPIO, + ODM_CMNINFO_EN_AUTO_BW_TH, + ODM_CMNINFO_PEAK_DETECT_MODE, + /*@-----------HOOK BEFORE REG INIT-----------*/ + + /*@Dynamic value:*/ + + /*@--------- POINTER REFERENCE-----------*/ + ODM_CMNINFO_TX_UNI, + ODM_CMNINFO_RX_UNI, + ODM_CMNINFO_BAND, + ODM_CMNINFO_SEC_CHNL_OFFSET, + ODM_CMNINFO_SEC_MODE, + ODM_CMNINFO_BW, + ODM_CMNINFO_CHNL, + ODM_CMNINFO_FORCED_RATE, + ODM_CMNINFO_ANT_DIV, + ODM_CMNINFO_PATH_DIV, + ODM_CMNINFO_ADAPTIVE_SOML, + ODM_CMNINFO_ADAPTIVITY, + ODM_CMNINFO_SCAN, + ODM_CMNINFO_POWER_SAVING, + ODM_CMNINFO_ONE_PATH_CCA, + ODM_CMNINFO_DRV_STOP, + ODM_CMNINFO_PNP_IN, + ODM_CMNINFO_INIT_ON, + ODM_CMNINFO_ANT_TEST, + ODM_CMNINFO_NET_CLOSED, + ODM_CMNINFO_P2P_LINK, + ODM_CMNINFO_FCS_MODE, + ODM_CMNINFO_IS1ANTENNA, + ODM_CMNINFO_RFDEFAULTPATH, + ODM_CMNINFO_DFS_MASTER_ENABLE, + ODM_CMNINFO_FORCE_TX_ANT_BY_TXDESC, + ODM_CMNINFO_SET_S0S1_DEFAULT_ANTENNA, + ODM_CMNINFO_SOFT_AP_MODE, + ODM_CMNINFO_MP_MODE, + ODM_CMNINFO_INTERRUPT_MASK, + ODM_CMNINFO_BB_OPERATION_MODE, + ODM_CMNINFO_BF_ANTDIV_DECISION, + ODM_CMNINFO_MANUAL_SUPPORTABILITY, + ODM_CMNINFO_EN_DYM_BW_INDICATION, + /*@--------- POINTER REFERENCE-----------*/ + + /*@------------CALL BY VALUE-------------*/ + ODM_CMNINFO_WIFI_DIRECT, + ODM_CMNINFO_WIFI_DISPLAY, + ODM_CMNINFO_LINK_IN_PROGRESS, + ODM_CMNINFO_LINK, + ODM_CMNINFO_CMW500LINK, + ODM_CMNINFO_STATION_STATE, + ODM_CMNINFO_RSSI_MIN, + ODM_CMNINFO_RSSI_MIN_BY_PATH, + ODM_CMNINFO_DBG_COMP, + ODM_CMNINFO_RA_THRESHOLD_HIGH, /*to be removed*/ + ODM_CMNINFO_RA_THRESHOLD_LOW, /*to be removed*/ + ODM_CMNINFO_RF_ANTENNA_TYPE, + ODM_CMNINFO_WITH_EXT_ANTENNA_SWITCH, + ODM_CMNINFO_BE_FIX_TX_ANT, + ODM_CMNINFO_BT_ENABLED, + ODM_CMNINFO_BT_HS_CONNECT_PROCESS, + ODM_CMNINFO_BT_HS_RSSI, + ODM_CMNINFO_BT_OPERATION, + ODM_CMNINFO_BT_LIMITED_DIG, + ODM_CMNINFO_AP_TOTAL_NUM, + ODM_CMNINFO_POWER_TRAINING, + ODM_CMNINFO_DFS_REGION_DOMAIN, + ODM_CMNINFO_BT_CONTINUOUS_TURN, + ODM_CMNINFO_IS_DOWNLOAD_FW, + ODM_CMNINFO_PHYDM_PATCH_ID, + ODM_CMNINFO_RRSR_VAL, + ODM_CMNINFO_LINKED_BF_SUPPORT, + ODM_CMNINFO_FLATNESS_TYPE, + /*@------------CALL BY VALUE-------------*/ + + /*@Dynamic ptr array hook itms.*/ + ODM_CMNINFO_STA_STATUS, + ODM_CMNINFO_MAX, + +}; + +enum phydm_rfe_bb_source_sel { + PAPE_2G = 0, + PAPE_5G = 1, + LNA0N_2G = 2, + LNAON_5G = 3, + TRSW = 4, + TRSW_B = 5, + GNT_BT = 6, + ZERO = 7, + ANTSEL_0 = 8, + ANTSEL_1 = 9, + ANTSEL_2 = 0xa, + ANTSEL_3 = 0xb, + ANTSEL_4 = 0xc, + ANTSEL_5 = 0xd, + ANTSEL_6 = 0xe, + ANTSEL_7 = 0xf +}; + +enum phydm_info_query { + PHYDM_INFO_FA_OFDM, + PHYDM_INFO_FA_CCK, + PHYDM_INFO_FA_TOTAL, + PHYDM_INFO_CCA_OFDM, + PHYDM_INFO_CCA_CCK, + PHYDM_INFO_CCA_ALL, + PHYDM_INFO_CRC32_OK_VHT, + PHYDM_INFO_CRC32_OK_HT, + PHYDM_INFO_CRC32_OK_LEGACY, + PHYDM_INFO_CRC32_OK_CCK, + PHYDM_INFO_CRC32_ERROR_VHT, + PHYDM_INFO_CRC32_ERROR_HT, + PHYDM_INFO_CRC32_ERROR_LEGACY, + PHYDM_INFO_CRC32_ERROR_CCK, + PHYDM_INFO_EDCCA_FLAG, + PHYDM_INFO_OFDM_ENABLE, + PHYDM_INFO_CCK_ENABLE, + PHYDM_INFO_CRC32_OK_HT_AGG, + PHYDM_INFO_CRC32_ERROR_HT_AGG, + PHYDM_INFO_DBG_PORT_0, + PHYDM_INFO_CURR_IGI, + PHYDM_INFO_RSSI_MIN, + PHYDM_INFO_RSSI_MAX, + PHYDM_INFO_CLM_RATIO, + PHYDM_INFO_NHM_RATIO, + PHYDM_INFO_NHM_NOISE_PWR, + PHYDM_INFO_NHM_PWR, + PHYDM_INFO_NHM_ENV_RATIO, + +}; + +enum phydm_api { + PHYDM_API_NBI = 1, + PHYDM_API_CSI_MASK = 2, +}; + +enum phydm_func_idx { /*@F_XXX = PHYDM XXX function*/ + + F00_DIG = 0, + F01_RA_MASK = 1, + F02_DYN_TXPWR = 2, + F03_FA_CNT = 3, + F04_RSSI_MNTR = 4, + F05_CCK_PD = 5, + F06_ANT_DIV = 6, + F07_SMT_ANT = 7, + F08_PWR_TRAIN = 8, + F09_RA = 9, + F10_PATH_DIV = 10, + F11_DFS = 11, + F12_DYN_ARFR = 12, + F13_ADPTVTY = 13, + F14_CFO_TRK = 14, + F15_ENV_MNTR = 15, + F16_PRI_CCA = 16, + F17_ADPTV_SOML = 17, + F18_LNA_SAT_CHK = 18, +}; + +/*@=[PHYDM supportability]==========================================*/ +enum odm_ability { + ODM_BB_DIG = BIT(F00_DIG), + ODM_BB_RA_MASK = BIT(F01_RA_MASK), + ODM_BB_DYNAMIC_TXPWR = BIT(F02_DYN_TXPWR), + ODM_BB_FA_CNT = BIT(F03_FA_CNT), + ODM_BB_RSSI_MONITOR = BIT(F04_RSSI_MNTR), + ODM_BB_CCK_PD = BIT(F05_CCK_PD), + ODM_BB_ANT_DIV = BIT(F06_ANT_DIV), + ODM_BB_SMT_ANT = BIT(F07_SMT_ANT), + ODM_BB_PWR_TRAIN = BIT(F08_PWR_TRAIN), + ODM_BB_RATE_ADAPTIVE = BIT(F09_RA), + ODM_BB_PATH_DIV = BIT(F10_PATH_DIV), + ODM_BB_DFS = BIT(F11_DFS), + ODM_BB_DYNAMIC_ARFR = BIT(F12_DYN_ARFR), + ODM_BB_ADAPTIVITY = BIT(F13_ADPTVTY), + ODM_BB_CFO_TRACKING = BIT(F14_CFO_TRK), + ODM_BB_ENV_MONITOR = BIT(F15_ENV_MNTR), + ODM_BB_PRIMARY_CCA = BIT(F16_PRI_CCA), + ODM_BB_ADAPTIVE_SOML = BIT(F17_ADPTV_SOML), + ODM_BB_LNA_SAT_CHK = BIT(F18_LNA_SAT_CHK), +}; + +/*@=[PHYDM Debug Component]=====================================*/ +enum phydm_dbg_comp { + /*@BB Driver Functions*/ + DBG_DIG = BIT(F00_DIG), + DBG_RA_MASK = BIT(F01_RA_MASK), + DBG_DYN_TXPWR = BIT(F02_DYN_TXPWR), + DBG_FA_CNT = BIT(F03_FA_CNT), + DBG_RSSI_MNTR = BIT(F04_RSSI_MNTR), + DBG_CCKPD = BIT(F05_CCK_PD), + DBG_ANT_DIV = BIT(F06_ANT_DIV), + DBG_SMT_ANT = BIT(F07_SMT_ANT), + DBG_PWR_TRAIN = BIT(F08_PWR_TRAIN), + DBG_RA = BIT(F09_RA), + DBG_PATH_DIV = BIT(F10_PATH_DIV), + DBG_DFS = BIT(F11_DFS), + DBG_DYN_ARFR = BIT(F12_DYN_ARFR), + DBG_ADPTVTY = BIT(F13_ADPTVTY), + DBG_CFO_TRK = BIT(F14_CFO_TRK), + DBG_ENV_MNTR = BIT(F15_ENV_MNTR), + DBG_PRI_CCA = BIT(F16_PRI_CCA), + DBG_ADPTV_SOML = BIT(F17_ADPTV_SOML), + DBG_LNA_SAT_CHK = BIT(F18_LNA_SAT_CHK), + /*Neet to re-arrange*/ + DBG_PHY_STATUS = BIT(20), + DBG_TMP = BIT(21), + DBG_FW_TRACE = BIT(22), + DBG_TXBF = BIT(23), + DBG_COMMON_FLOW = BIT(24), + DBG_COMP_MCC = BIT(25), + DBG_FW_DM = BIT(26), + DBG_DM_SUMMARY = BIT(27), + ODM_PHY_CONFIG = BIT(28), + ODM_COMP_INIT = BIT(29), + DBG_CMN = BIT(30),/*@common*/ + ODM_COMP_API = BIT(31) +}; + +/*@=========================================================*/ + +/*@ODM_CMNINFO_ONE_PATH_CCA*/ +enum odm_cca_path { + ODM_CCA_2R = 0, + ODM_CCA_1R_A = 1, + ODM_CCA_1R_B = 2, +}; + +enum phy_reg_pg_type { + PHY_REG_PG_RELATIVE_VALUE = 0, + PHY_REG_PG_EXACT_VALUE = 1 +}; + +enum phydm_offload_ability { + PHYDM_PHY_PARAM_OFFLOAD = BIT(0), + PHYDM_RF_IQK_OFFLOAD = BIT(1), + PHYDM_RF_DPK_OFFLOAD = BIT(2), +}; + +enum phydm_init_result { + PHYDM_INIT_SUCCESS = 0, + PHYDM_INIT_FAIL_BBRF_REG_INVALID = 1 +}; + +struct phydm_pause_lv { + s8 lv_dig; + s8 lv_cckpd; + s8 lv_antdiv; + s8 lv_adapt; + s8 lv_adsl; +}; + +struct phydm_func_poiner { + void (*pause_phydm_handler)(void *dm_void, u32 *val_buf, u8 val_len); +}; + +struct pkt_process_info { + #ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + /*@send phystatus in each sampling time*/ + boolean physts_auto_swch_en; + u8 mac_ppdu_cnt; + u8 phy_ppdu_cnt; /*change with phy cca cnt*/ + u8 page_bitmap_target; + u8 page_bitmap_record; + u8 ppdu_phy_rate; + u8 ppdu_macid; + boolean is_1st_mpdu; + #endif + u8 lna_idx; + u8 vga_idx; +}; + +#ifdef ODM_CONFIG_BT_COEXIST +struct phydm_bt_info { + boolean is_bt_enabled; /*@BT is enabled*/ + boolean is_bt_connect_process; /*@BT HS is under connection progress.*/ + u8 bt_hs_rssi; /*@BT HS mode wifi rssi value.*/ + boolean is_bt_hs_operation; /*@BT HS mode is under progress*/ + boolean is_bt_limited_dig; /*@BT is busy.*/ +}; +#endif + +struct phydm_iot_center { + boolean is_linked_cmw500; + u8 win_patch_id; /*Customer ID*/ + boolean patch_id_100f0401; + boolean patch_id_10120200; + boolean patch_id_40010700; + boolean patch_id_021f0800; + boolean patch_id_011f0500; + u32 phydm_patch_id; /*temp for CCX IOT */ +}; + +#if (RTL8822B_SUPPORT) +struct drp_rtl8822b_struct { + enum bb_path path_judge; + u16 path_a_cck_fa; + u16 path_b_cck_fa; +}; +#endif + +#ifdef CONFIG_MCC_DM +#define MCC_DM_REG_NUM 32 +struct _phydm_mcc_dm_ { + u8 mcc_pre_status; + u8 mcc_reg_id[MCC_DM_REG_NUM]; + u16 mcc_dm_reg[MCC_DM_REG_NUM]; + u8 mcc_dm_val[MCC_DM_REG_NUM][2]; + /*mcc DIG*/ + u8 mcc_rssi[2]; + /*u8 mcc_igi[2];*/ + + /* need to be config by driver*/ + u8 mcc_status; + u8 sta_macid[2][NUM_STA]; + u16 mcc_rf_ch[2]; + +}; +#endif + +#if (RTL8822C_SUPPORT || RTL8812F_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) +struct phydm_physts { + u8 cck_gi_u_bnd; + u8 cck_gi_l_bnd; +}; +#endif + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + #if (RT_PLATFORM != PLATFORM_LINUX) + typedef + #endif + +struct dm_struct { +#else/*for AP, CE Team*/ +struct dm_struct { +#endif + /*@Add for different team use temporarily*/ + void *adapter; /*@For CE/NIC team*/ + struct rtl8192cd_priv *priv; /*@For AP team*/ + boolean odm_ready; + enum phy_reg_pg_type phy_reg_pg_value_type; + u8 phy_reg_pg_version; + u64 support_ability; /*@PHYDM function Supportability*/ + u64 pause_ability; /*@PHYDM function pause Supportability*/ + u64 debug_components; + u8 cmn_dbg_msg_period; + u8 cmn_dbg_msg_cnt; + u32 fw_debug_components; + u32 num_qry_phy_status_all; /*@CCK + OFDM*/ + u32 last_num_qry_phy_status_all; + u32 rx_pwdb_ave; + boolean is_init_hw_info_by_rfe; + + //TSSI + u8 en_tssi_mode; + + /*@------ ODM HANDLE, DRIVER NEEDS NOT TO HOOK------*/ + boolean is_cck_high_power; + u8 rf_path_rx_enable; + /*@------ ODM HANDLE, DRIVER NEEDS NOT TO HOOK------*/ + + /* @COMMON INFORMATION */ + + /*@Init value*/ + /*@-----------HOOK BEFORE REG INIT-----------*/ + + u8 support_platform; /*@PHYDM Platform info WIN/AP/CE = 1/2/3 */ + u8 normal_rx_path; + u8 valid_path_set; /*@use for single rx path only*/ + boolean brxagcswitch; /* @for rx AGC table switch in Microsoft case */ + u8 support_interface; /*@PHYDM PCIE/USB/SDIO = 1/2/3*/ + u32 support_ic_type; /*@PHYDM supported IC*/ + enum phydm_api_host run_in_drv_fw; /*@PHYDM API is using in FW or Driver*/ + u8 ic_ip_series; /*N/AC/JGR3*/ + enum phydm_phy_sts_type ic_phy_sts_type; /*@Type1/type2/type3*/ + u8 cut_version; /*@cut version TestChip/A-cut/B-cut... = 0/1/2/3/...*/ + u8 fab_version; /*@Fab version TSMC/UMC = 0/1*/ + u8 fw_version; + u8 fw_sub_version; + u8 rf_type; /*@RF type 4T4R/3T3R/2T2R/1T2R/1T1R/...*/ + u8 rfe_type; + u8 board_type; + u8 package_type; + u16 type_glna; + u16 type_gpa; + u16 type_alna; + u16 type_apa; + u8 ext_lna; /*@with 2G external LNA NO/Yes = 0/1*/ + u8 ext_lna_5g; /*@with 5G external LNA NO/Yes = 0/1*/ + u8 ext_pa; /*@with 2G external PNA NO/Yes = 0/1*/ + u8 ext_pa_5g; /*@with 5G external PNA NO/Yes = 0/1*/ + u8 efuse0x3d7; /*@with Efuse number*/ + u8 efuse0x3d8; + u8 ext_trsw; /*@with external TRSW NO/Yes = 0/1*/ + u8 ext_lna_gain; /*@gain of external lna*/ + boolean is_in_hct_test; + u8 wifi_test; + boolean is_dual_mac_smart_concurrent; + u32 bk_support_ability; /*SD4 only*/ + u8 with_extenal_ant_switch; + /*@cck agc relative*/ + boolean cck_new_agc; + s8 cck_lna_gain_table[8]; + u8 cck_sat_cnt_th_init; + /*@-------------------------------------*/ + u32 phydm_sys_up_time; + u8 num_rf_path; /*@ex: 8821C=1, 8192E=2, 8814B=4*/ + u32 soft_ap_special_setting; + boolean boolean_dummy; + s8 s8_dummy; + u8 u8_dummy; + u16 u16_dummy; + u32 u32_dummy; + u8 rfe_hwsetting_band; + u8 p_advance_ota; + boolean hp_hw_id; + boolean BOOLEAN_temp; + boolean is_dfs_band; + u8 is_rx_blocking_en; + u16 fw_offload_ability; + boolean is_download_fw; + boolean en_dis_dpd; + u16 dis_dpd_rate; + u8 en_auto_bw_th; + #if (RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) + u8 txagc_buff[RF_PATH_MEM_SIZE][PHY_NUM_RATE_IDX]; + u32 bp_0x9b0; + #endif + #if (RTL8822C_SUPPORT) + u8 ofdm_rxagc_l_bnd[16]; + boolean l_bnd_detect[16]; + u16 agc_rf_gain_ori[16][64];/*[table][mp_gain_idx]*/ + u16 agc_rf_gain[16][64];/*[table][mp_gain_idx]*/ + u8 agc_table_cnt; + boolean is_agc_tab_pos_shift; + u8 agc_table_shift; + #endif +/*@-----------HOOK BEFORE REG INIT-----------*/ +/*@===========================================================*/ +/*@====[ CALL BY Reference ]=========================================*/ +/*@===========================================================*/ + + u64 *num_tx_bytes_unicast; /*@TX Unicast byte cnt*/ + u64 *num_rx_bytes_unicast; /*@RX Unicast byte cnt*/ + u8 *band_type; /*@2.4G/5G = 0/1*/ + u8 *sec_ch_offset; /*@Secondary channel offset don't_care/below/above = 0/1/2*/ + u8 *security; /*@security mode Open/WEP/AES/TKIP = 0/1/2/3*/ + u8 *band_width; /*@20M/40M/80M = 0/1/2*/ + u8 *channel; /*@central CH number*/ + boolean *is_scan_in_process; + boolean *is_power_saving; + boolean *is_tdma; + u8 *one_path_cca; /*@CCA path 2-path/path-A/path-B = 0/1/2; using enum odm_cca_path.*/ + u8 *antenna_test; + boolean *is_net_closed; + boolean *is_fcs_mode_enable; /*@fast channel switch (= MCC mode)*/ + /*@--------- For 8723B IQK-------------------------------------*/ + boolean *is_1_antenna; + u8 *rf_default_path; /* @0:S1, 1:S0 */ + /*@-----------------------------------------------------------*/ + + u16 *forced_data_rate; + u8 *enable_antdiv; + u8 *enable_pathdiv; + u8 *en_adap_soml; + u8 *edcca_mode; + u8 *hub_usb_mode; /*@1:USB2.0, 2:USB3.0*/ + boolean *is_fw_dw_rsvd_page_in_progress; + u32 *current_tx_tp; + u32 *current_rx_tp; + u8 *sounding_seq; + u32 *soft_ap_mode; + u8 *mp_mode; + u32 *interrupt_mask; + u8 *bb_op_mode; + u32 *manual_supportability; + u8 *dis_dym_bw_indication; +/*@===========================================================*/ +/*@====[ CALL BY VALUE ]===========================================*/ +/*@===========================================================*/ + + u8 disable_phydm_watchdog; + boolean is_link_in_process; + boolean is_wifi_direct; + boolean is_wifi_display; + boolean is_linked; + boolean pre_is_linked; + boolean first_connect; + boolean first_disconnect; + boolean bsta_state; + u8 rssi_min; + u8 rssi_min_macid; + u8 pre_rssi_min; + u8 rssi_max; + u8 rssi_max_macid; + u8 rssi_min_by_path; + boolean is_mp_chip; + boolean is_one_entry_only; + u32 one_entry_macid; + u32 one_entry_tp; + u32 pre_one_entry_tp; + u8 pre_number_linked_client; + u8 number_linked_client; + u8 pre_number_active_client; + u8 number_active_client; + boolean is_disable_phy_api; + u8 rssi_a; + u8 rssi_b; + u8 rssi_c; + u8 rssi_d; + s8 rxsc_80; + s8 rxsc_40; + s8 rxsc_20; + s8 rxsc_l; + u64 rssi_trsw; + u64 rssi_trsw_h; + u64 rssi_trsw_l; + u64 rssi_trsw_iso; + u8 tx_ant_status; /*TX path enable*/ + u8 rx_ant_status; /*RX path enable*/ + #ifdef PHYDM_COMPILE_ABOVE_4SS + enum bb_path tx_4ss_status; /*@Use N-X for 4STS rate*/ + #endif + #ifdef PHYDM_COMPILE_ABOVE_3SS + enum bb_path tx_3ss_status; /*@Use N-X for 3STS rate*/ + #endif + #ifdef PHYDM_COMPILE_ABOVE_2SS + enum bb_path tx_2ss_status; /*@Use N-X for 2STS rate*/ + #endif + enum bb_path tx_1ss_status; /*@Use N-X for 1STS rate*/ + u8 cck_lna_idx; + u8 cck_vga_idx; + u8 curr_station_id; + u8 ofdm_agc_idx[4]; + u8 rx_rate; + u8 rate_ss; + u8 tx_rate; + u8 linked_interval; + u8 pre_channel; + u32 txagc_offset_value_a; + boolean is_txagc_offset_positive_a; + u32 txagc_offset_value_b; + boolean is_txagc_offset_positive_b; + u8 ap_total_num; + boolean flatness_type; + /*@[traffic]*/ + u8 traffic_load; + u8 pre_traffic_load; + u32 tx_tp; /*@Mbps*/ + u32 rx_tp; /*@Mbps*/ + u32 total_tp; /*@Mbps*/ + u8 txrx_state_all; /*@0:tx, 1:rx, 2:bi-dir*/ + u64 cur_tx_ok_cnt; + u64 cur_rx_ok_cnt; + u64 last_tx_ok_cnt; + u64 last_rx_ok_cnt; + u16 consecutive_idlel_time; /*@unit: second*/ + /*@---------------------------*/ + boolean is_bb_swing_offset_positive_a; + boolean is_bb_swing_offset_positive_b; + + /*@[DIG]*/ + boolean MPDIG_2G; /*off MPDIG*/ + u8 times_2g; /*@for MP DIG*/ + u8 force_igi; /*@for debug*/ + + /*@[TDMA-DIG]*/ + u8 tdma_dig_timer_ms; + u8 tdma_dig_state_number; + u8 tdma_dig_low_upper_bond; + u8 force_tdma_low_igi; + u8 force_tdma_high_igi; + u8 fix_expire_to_zero; + boolean original_dig_restore; + /*@---------------------------*/ + + /*@[AntDiv]*/ + u8 ant_div_type; + u8 antdiv_rssi; + u8 fat_comb_a; + u8 fat_comb_b; + u8 antdiv_intvl; + u8 antdiv_delay; + u8 ant_type; + u8 ant_type2; + u8 pre_ant_type; + u8 pre_ant_type2; + u8 antdiv_period; + u8 evm_antdiv_period; + u8 antdiv_select; + u8 antdiv_train_num; /*@training time for each antenna in EVM method*/ + u8 stop_antdiv_rssi_th; + u16 stop_antdiv_tp_diff_th; + u16 stop_antdiv_tp_th; + u8 antdiv_tp_period; + u16 tp_active_th; + u8 tp_active_occur; + u8 path_select; + u8 antdiv_evm_en; + u8 bdc_holdstate; + u8 antdiv_counter; + /*@---------------------------*/ + + u8 ndpa_period; + boolean h2c_rarpt_connect; + boolean cck_agc_report_type; /*@1:4bit LNA, 0:3bit LNA */ + u8 print_agc; + u8 la_mode; + /*@---8821C Antenna and RF Set BTG/WLG/WLA Select---------------*/ + u8 current_rf_set_8821c; + u8 default_rf_set_8821c; + u8 current_ant_num_8821c; + u8 default_ant_num_8821c; + u8 rfe_type_expand; + /*@-----------------------------------------------------------*/ + /*@---For Adaptivtiy---------------------------------------------*/ + s8 TH_L2H_default; + s8 th_edcca_hl_diff_default; + s8 th_l2h_ini; + s8 th_edcca_hl_diff; + boolean carrier_sense_enable; + /*@-----------------------------------------------------------*/ + u8 pre_dbg_priority; + u8 nbi_set_result; + u8 c2h_cmd_start; + u8 fw_debug_trace[60]; + u8 pre_c2h_seq; + boolean fw_buff_is_enpty; + u32 data_frame_num; + /*@--- for spur detection ---------------------------------------*/ + boolean en_reg_mntr_bb; + boolean en_reg_mntr_rf; + boolean en_reg_mntr_mac; + boolean en_reg_mntr_byte; + /*@--------------------------------------------------------------*/ +#if (RTL8814B_SUPPORT || RTL8812F_SUPPORT || RTL8198F_SUPPORT) + u8 dsde_sel; + u8 nbi_path_sel; + u8 csi_wgt; +#endif +#if (RTL8814B_SUPPORT || RTL8198F_SUPPORT) + u8 csi_wgt_th_db[5]; /*@wgt 4,3,2,1,0 */ + /* ^ ^ ^ ^ ^ */ +#endif + /*@------------------------------------------*/ + + /*@--- for noise detection ---------------------------------------*/ + boolean is_noisy_state; + boolean noisy_decision; /*@b_noisy*/ + boolean pre_b_noisy; + u32 noisy_decision_smooth; + /*@-----------------------------------------------------------*/ + + /*@--- for MCC ant weighting ------------------------------------*/ + boolean is_stop_dym_ant_weighting; + /*@-----------------------------------------------------------*/ + + boolean is_disable_dym_ecs; + boolean is_disable_dym_ant_weighting; + struct cmn_sta_info *phydm_sta_info[ODM_ASSOCIATE_ENTRY_NUM]; + u8 phydm_macid_table[ODM_ASSOCIATE_ENTRY_NUM];/*@sta_idx = phydm_macid_table[HW_macid]*/ + +#if (RATE_ADAPTIVE_SUPPORT) + u16 currmin_rpt_time; + struct _phydm_txstatistic_ hw_stats; + struct _odm_ra_info_ ra_info[ODM_ASSOCIATE_ENTRY_NUM]; +/*Use mac_id as array index. STA mac_id=0*/ +/*VWiFi Client mac_id={1, ODM_ASSOCIATE_ENTRY_NUM-1} //YJ,add,120119*/ +#endif + /*@2012/02/14 MH Add to share 88E ra with other SW team*/ + /*We need to colelct all support abilit to a proper area.*/ + boolean ra_support88e; + boolean *is_driver_stopped; + boolean *is_driver_is_going_to_pnp_set_power_sleep; + boolean *pinit_adpt_in_progress; + boolean is_user_assign_level; + u8 RSSI_BT; /*@come from BT*/ + + /*@---PSD Relative ---------------------------------------------*/ + boolean is_psd_in_process; + boolean is_psd_active; + /*@-----------------------------------------------------------*/ + + boolean bsomlenabled; /* @D-SoML control */ + u8 no_ndp_cnts; + u16 ndp_cnt_pre; + boolean is_beamformed; + u8 linked_bf_support; + boolean bhtstfdisabled; /* @dynamic HTSTF gain control*/ + u32 n_iqk_cnt; + u32 n_iqk_ok_cnt; + u32 n_iqk_fail_cnt; + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + boolean config_bbrf; +#endif + boolean is_disable_power_training; + boolean is_bt_continuous_turn; + u8 enhance_pwr_th[3]; + u8 set_pwr_th[3]; + /*@----------Dyn Tx Pwr ---------------------------------------*/ +#ifdef BB_RAM_SUPPORT + struct phydm_bb_ram_ctrl p_bb_ram_ctrl; +#endif + u8 dynamic_tx_high_power_lvl; + void (*fill_desc_dyntxpwr)(void *dm, u8 *desc, u8 dyn_tx_power); + u8 last_dtp_lvl; + u8 min_power_index; + u32 tx_agc_ofdm_18_6; + /*-------------------------------------------------------------*/ + u8 rx_pkt_type; + +#ifdef CONFIG_PHYDM_DFS_MASTER + u8 dfs_region_domain; + u8 *dfs_master_enabled; + /*@---phydm_radar_detect_with_dbg_parm start --------------------*/ + u8 radar_detect_dbg_parm_en; + u32 radar_detect_reg_918; + u32 radar_detect_reg_91c; + u32 radar_detect_reg_920; + u32 radar_detect_reg_924; + + u32 radar_detect_reg_a40; + u32 radar_detect_reg_a44; + u32 radar_detect_reg_a48; + u32 radar_detect_reg_a4c; + u32 radar_detect_reg_a50; + u32 radar_detect_reg_a54; + + u32 radar_detect_reg_f54; + u32 radar_detect_reg_f58; + u32 radar_detect_reg_f5c; + u32 radar_detect_reg_f70; + u32 radar_detect_reg_f74; + /*@---For zero-wait DFS---------------------------------------*/ + boolean seg1_dfs_flag; + /*@-----------------------------------------------------------*/ +/*@-----------------------------------------------------------*/ +#endif + +/*@=== RTL8721D ===*/ +#if (RTL8721D_SUPPORT) + boolean cbw20_adc80; + boolean invalid_mode; + u8 power_voltage; + u8 cca_cbw20_lev; + u8 cca_cbw40_lev; + u8 antdiv_gpio; + u8 peak_detect_mode; +#endif + +/*@=== PHYDM Timer ========================================== (start)*/ + + struct phydm_timer_list mpt_dig_timer; + struct phydm_timer_list fast_ant_training_timer; +#ifdef ODM_EVM_ENHANCE_ANTDIV + struct phydm_timer_list evm_fast_ant_training_timer; +#endif +#ifdef PHYDM_TDMA_DIG_SUPPORT + struct phydm_timer_list tdma_dig_timer; +#endif + struct phydm_timer_list sbdcnt_timer; + +/*@=== PHYDM Workitem ======================================= (start)*/ + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if USE_WORKITEM + RT_WORK_ITEM fast_ant_training_workitem; + RT_WORK_ITEM ra_rpt_workitem; + RT_WORK_ITEM sbdcnt_workitem; + RT_WORK_ITEM phydm_evm_antdiv_workitem; +#ifdef PHYDM_TDMA_DIG_SUPPORT + RT_WORK_ITEM phydm_tdma_dig_workitem; +#endif +#endif +#endif + +/*@=== PHYDM Structure ======================================== (start)*/ + struct phydm_func_poiner phydm_func_handler; + struct phydm_iot_center iot_table; + +#ifdef ODM_CONFIG_BT_COEXIST + struct phydm_bt_info bt_info_table; +#endif + + struct pkt_process_info pkt_proc_struct; + struct phydm_adaptivity_struct adaptivity; +#ifdef CONFIG_PHYDM_DFS_MASTER + struct _DFS_STATISTICS dfs; +#endif + struct odm_noise_monitor noise_level; + struct odm_phy_dbg_info phy_dbg_info; +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + struct odm_phy_dbg_info phy_dbg_info_win_bkp; +#endif +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + struct phydm_bf_rate_info_jgr3 bf_rate_info_jgr3; +#endif + +#ifdef CONFIG_ADAPTIVE_SOML + struct adaptive_soml dm_soml_table; +#endif + +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + #if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + struct _BF_DIV_COEX_ dm_bdc_table; + #endif + + #if (defined(CONFIG_HL_SMART_ANTENNA)) + struct smt_ant_honbo dm_sat_table; + #endif +#endif + +#if (defined(CONFIG_SMART_ANTENNA)) + struct smt_ant smtant_table; +#endif + + struct _hal_rf_ rf_table; /*@for HALRF function*/ + struct dm_rf_calibration_struct rf_calibrate_info; + struct dm_iqk_info IQK_info; + struct dm_dpk_info dpk_info; + struct dm_dack_info dack_info; +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + struct phydm_fat_struct dm_fat_table; + struct sw_antenna_switch dm_swat_table; +#endif + struct phydm_dig_struct dm_dig_table; + +#ifdef PHYDM_SUPPORT_CCKPD + struct phydm_cckpd_struct dm_cckpd_table; + + #ifdef PHYDM_DCC_ENHANCE + struct phydm_dcc_struct dm_dcc_info; /*dig cckpd coex*/ + #endif +#endif + +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT + struct phydm_lna_sat_t dm_lna_sat_info; +#endif + +#ifdef CONFIG_MCC_DM + struct _phydm_mcc_dm_ mcc_dm; +#endif + +#ifdef PHYDM_PRIMARY_CCA + struct phydm_pricca_struct dm_pri_cca; +#endif + + struct ra_table dm_ra_table; + struct phydm_fa_struct false_alm_cnt; +#ifdef PHYDM_TDMA_DIG_SUPPORT + struct phydm_fa_acc_struct false_alm_cnt_acc; +#ifdef IS_USE_NEW_TDMA + struct phydm_fa_acc_struct false_alm_cnt_acc_low; +#endif +#endif + struct phydm_cfo_track_struct dm_cfo_track; + struct ccx_info dm_ccx_info; + + struct odm_power_trim_data power_trim_data; +#if (RTL8822B_SUPPORT) + struct drp_rtl8822b_struct phydm_rtl8822b; +#endif + +#ifdef CONFIG_PSD_TOOL + struct psd_info dm_psd_table; +#endif + +#if (PHYDM_LA_MODE_SUPPORT) + struct rt_adcsmp adcsmp; +#endif + +#if (defined(CONFIG_PATH_DIVERSITY)) + struct _ODM_PATH_DIVERSITY_ dm_path_div; +#endif + +#if (defined(CONFIG_ANT_DETECTION)) + struct _ANT_DETECTED_INFO ant_detected_info; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +#ifdef PHYDM_BEAMFORMING_SUPPORT + struct _RT_BEAMFORMING_INFO beamforming_info; +#endif +#endif +#ifdef PHYDM_AUTO_DEGBUG + struct phydm_auto_dbg_struct auto_dbg_table; +#endif + + struct phydm_pause_lv pause_lv_table; + struct phydm_api_stuc api_table; +#ifdef PHYDM_POWER_TRAINING_SUPPORT + struct phydm_pow_train_stuc pow_train_table; +#endif + +#ifdef PHYDM_PMAC_TX_SETTING_SUPPORT + struct phydm_pmac_tx dm_pmac_tx_table; +#endif + +#ifdef PHYDM_MP_SUPPORT + struct phydm_mp dm_mp_table; +#endif + +#ifdef PHYDM_CCK_RX_PATHDIV_SUPPORT + struct phydm_cck_rx_pathdiv dm_cck_rx_pathdiv_table; +#endif +/*@==========================================================*/ + +#if (RTL8822C_SUPPORT || RTL8812F_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) + /*@-------------------phydm_phystatus report --------------------*/ + struct phydm_physts dm_physts_table; +#endif + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + +#if (RT_PLATFORM != PLATFORM_LINUX) +} dm_struct; /*@DM_Dynamic_Mechanism_Structure*/ +#else +}; +#endif + +#else /*@for AP,CE Team*/ +}; +#endif + +enum phydm_adv_ota { + PHYDM_PATHB_1RCCA = BIT(0), + PHYDM_HP_OTA_SETTING_A = BIT(1), + PHYDM_HP_OTA_SETTING_B = BIT(2), + PHYDM_ASUS_OTA_SETTING = BIT(3), + PHYDM_ASUS_OTA_SETTING_CCK_PATH = BIT(4), + PHYDM_HP_OTA_SETTING_CCK_PATH = BIT(5), + PHYDM_LENOVO_OTA_SETTING_NBI_CSI = BIT(6), + +}; + +enum phydm_bb_op_mode { + PHYDM_PERFORMANCE_MODE = 0, /*Service one device*/ + PHYDM_BALANCE_MODE = 1, /*@Service more than one device*/ +}; + +enum phydm_structure_type { + PHYDM_FALSEALMCNT, + PHYDM_CFOTRACK, + PHYDM_ADAPTIVITY, + PHYDM_DFS, + PHYDM_ROMINFO, + +}; + +enum odm_bb_config_type { + CONFIG_BB_PHY_REG, + CONFIG_BB_AGC_TAB, + CONFIG_BB_AGC_TAB_2G, + CONFIG_BB_AGC_TAB_5G, + CONFIG_BB_PHY_REG_PG, + CONFIG_BB_PHY_REG_MP, + CONFIG_BB_AGC_TAB_DIFF, + CONFIG_BB_RF_CAL_INIT, +}; + +enum odm_rf_config_type { + CONFIG_RF_RADIO, + CONFIG_RF_TXPWR_LMT, + CONFIG_RF_SYN_RADIO, +}; + +enum odm_fw_config_type { + CONFIG_FW_NIC, + CONFIG_FW_NIC_2, + CONFIG_FW_AP, + CONFIG_FW_AP_2, + CONFIG_FW_MP, + CONFIG_FW_WOWLAN, + CONFIG_FW_WOWLAN_2, + CONFIG_FW_AP_WOWLAN, + CONFIG_FW_BT, +}; + +/*status code*/ +#if (DM_ODM_SUPPORT_TYPE != ODM_WIN) +enum rt_status { + RT_STATUS_SUCCESS, + RT_STATUS_FAILURE, + RT_STATUS_PENDING, + RT_STATUS_RESOURCE, + RT_STATUS_INVALID_CONTEXT, + RT_STATUS_INVALID_PARAMETER, + RT_STATUS_NOT_SUPPORT, + RT_STATUS_OS_API_FAILED, +}; +#endif /*@end of enum rt_status definition*/ + +void +phydm_watchdog_lps(struct dm_struct *dm); + +void +phydm_watchdog_lps_32k(struct dm_struct *dm); + +void +phydm_txcurrentcalibration(struct dm_struct *dm); + +void +phydm_dm_early_init(struct dm_struct *dm); + +enum phydm_init_result +odm_dm_init(struct dm_struct *dm); + +void +odm_dm_reset(struct dm_struct *dm); + +void +phydm_fwoffload_ability_init(struct dm_struct *dm, + enum phydm_offload_ability offload_ability); + +void +phydm_fwoffload_ability_clear(struct dm_struct *dm, + enum phydm_offload_ability offload_ability); + +void +phydm_supportability_en(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void +phydm_pause_dm_watchdog(void *dm_void, enum phydm_pause_type pause_type); + +void +phydm_watchdog(struct dm_struct *dm); + +void +phydm_watchdog_mp(struct dm_struct *dm); + +void +phydm_pause_func_init(void *dm_void); + +u8 +phydm_pause_func(void *dm_void, enum phydm_func_idx pause_func, + enum phydm_pause_type pause_type, + enum phydm_pause_level pause_lv, u8 val_lehgth, u32 *val_buf); + +void +phydm_pause_func_console(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void phydm_pause_dm_by_asso_pkt(struct dm_struct *dm, + enum phydm_pause_type pause_type, u8 rssi); + +void phydm_fw_dm_ctrl_en(void *dm_void, enum phydm_func_idx fun_idx, + boolean enable); + +void +odm_cmn_info_init(struct dm_struct *dm, enum odm_cmninfo cmn_info, u64 value); + +void +odm_cmn_info_hook(struct dm_struct *dm, enum odm_cmninfo cmn_info, void *value); + +void +odm_cmn_info_update(struct dm_struct *dm, u32 cmn_info, u64 value); + +u32 +phydm_cmn_info_query(struct dm_struct *dm, enum phydm_info_query info_type); + +void +odm_init_all_timers(struct dm_struct *dm); + +void +odm_cancel_all_timers(struct dm_struct *dm); + +void +odm_release_all_timers(struct dm_struct *dm); + +void * +phydm_get_structure(struct dm_struct *dm, u8 structure_type); + +void +phydm_dc_cancellation(struct dm_struct *dm); + +void +phydm_receiver_blocking(void *dm_void); + +void +phydm_dyn_bw_indication(void *dm_void); + +void +phydm_iot_patch_id_update(void *dm_void, u32 iot_idx, boolean en); + + +#ifdef CONFIG_DYNAMIC_TXCOLLISION_TH +void +phydm_tx_collsion_th_init(void *dm_void); + +void +phydm_tx_collsion_th_set(void *dm_void, u8 val_r2t, u8 val_t2r); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void +odm_init_all_work_items( + struct dm_struct *dm +); +void +odm_free_all_work_items( + struct dm_struct *dm +); +#endif /*@#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)*/ + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +void +odm_dtc(struct dm_struct *dm); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +void +odm_init_all_threads( + struct dm_struct *dm +); + +void +odm_stop_all_threads( + struct dm_struct *dm +); +#endif + +#endif diff --git a/hal/phydm/phydm.mk b/hal/phydm/phydm.mk new file mode 100644 index 0000000..042db19 --- /dev/null +++ b/hal/phydm/phydm.mk @@ -0,0 +1,248 @@ +EXTRA_CFLAGS += -I$(src)/hal/phydm + +_PHYDM_FILES := hal/phydm/phydm_debug.o \ + hal/phydm/phydm_antdiv.o\ + hal/phydm/phydm_soml.o\ + hal/phydm/phydm_smt_ant.o\ + hal/phydm/phydm_antdect.o\ + hal/phydm/phydm_interface.o\ + hal/phydm/phydm_phystatus.o\ + hal/phydm/phydm_hwconfig.o\ + hal/phydm/phydm.o\ + hal/phydm/phydm_dig.o\ + hal/phydm/phydm_pathdiv.o\ + hal/phydm/phydm_rainfo.o\ + hal/phydm/phydm_dynamictxpower.o\ + hal/phydm/phydm_adaptivity.o\ + hal/phydm/phydm_cfotracking.o\ + hal/phydm/phydm_noisemonitor.o\ + hal/phydm/phydm_beamforming.o\ + hal/phydm/phydm_direct_bf.o\ + hal/phydm/phydm_dfs.o\ + hal/phydm/txbf/halcomtxbf.o\ + hal/phydm/txbf/haltxbfinterface.o\ + hal/phydm/txbf/phydm_hal_txbf_api.o\ + hal/phydm/phydm_adc_sampling.o\ + hal/phydm/phydm_ccx.o\ + hal/phydm/phydm_psd.o\ + hal/phydm/phydm_primary_cca.o\ + hal/phydm/phydm_cck_pd.o\ + hal/phydm/phydm_rssi_monitor.o\ + hal/phydm/phydm_auto_dbg.o\ + hal/phydm/phydm_math_lib.o\ + hal/phydm/phydm_api.o\ + hal/phydm/phydm_pow_train.o\ + hal/phydm/phydm_lna_sat.o\ + hal/phydm/phydm_pmac_tx_setting.o\ + hal/phydm/phydm_mp.o\ + hal/phydm/phydm_cck_rx_pathdiv.o\ + hal/phydm/halrf/halrf.o\ + hal/phydm/halrf/halrf_debug.o\ + hal/phydm/halrf/halphyrf_ce.o\ + hal/phydm/halrf/halrf_powertracking_ce.o\ + hal/phydm/halrf/halrf_powertracking.o\ + hal/phydm/halrf/halrf_kfree.o\ + hal/phydm/halrf/halrf_psd.o + +ifeq ($(CONFIG_RTL8188E), y) +RTL871X = rtl8188e +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8188e_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8188e_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8188e_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8188e_ce.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8188e.o\ + hal/phydm/$(RTL871X)/hal8188erateadaptive.o\ + hal/phydm/$(RTL871X)/phydm_rtl8188e.o +endif + +ifeq ($(CONFIG_RTL8192E), y) +RTL871X = rtl8192e +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8192e_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8192e_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8192e_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8192e_ce.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8192e.o\ + hal/phydm/$(RTL871X)/phydm_rtl8192e.o +endif + + +ifeq ($(CONFIG_RTL8812A), y) +RTL871X = rtl8812a +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8812a_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8812a_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8812a_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8812a_ce.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8812a.o\ + hal/phydm/$(RTL871X)/phydm_rtl8812a.o\ + hal/phydm/txbf/haltxbfjaguar.o +endif + +ifeq ($(CONFIG_RTL8821A), y) +RTL871X = rtl8821a +_PHYDM_FILES += hal/phydm/rtl8821a/halhwimg8821a_mac.o\ + hal/phydm/rtl8821a/halhwimg8821a_bb.o\ + hal/phydm/rtl8821a/halhwimg8821a_rf.o\ + hal/phydm/halrf/rtl8812a/halrf_8812a_ce.o\ + hal/phydm/halrf/rtl8821a/halrf_8821a_ce.o\ + hal/phydm/rtl8821a/phydm_regconfig8821a.o\ + hal/phydm/rtl8821a/phydm_rtl8821a.o\ + hal/phydm/halrf/rtl8821a/halrf_iqk_8821a_ce.o\ + hal/phydm/txbf/haltxbfjaguar.o +endif + + +ifeq ($(CONFIG_RTL8723B), y) +RTL871X = rtl8723b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8723b_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8723b_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8723b_rf.o\ + hal/phydm/$(RTL871X)/halhwimg8723b_mp.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8723b.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8723b_ce.o\ + hal/phydm/$(RTL871X)/phydm_rtl8723b.o +endif + + +ifeq ($(CONFIG_RTL8814A), y) +RTL871X = rtl8814a +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8814a_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8814a_mac.o\ + hal/phydm/halrf/$(RTL871X)/halhwimg8814a_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8814a.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8814a.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8814a_ce.o\ + hal/phydm/$(RTL871X)/phydm_rtl8814a.o\ + hal/phydm/txbf/haltxbf8814a.o +endif + + +ifeq ($(CONFIG_RTL8723C), y) +RTL871X = rtl8703b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8703b_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8703b_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8703b_rf.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8703b.o\ + hal/phydm/$(RTL871X)/phydm_rtl8703b.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8703b.o +endif + +ifeq ($(CONFIG_RTL8723D), y) +RTL871X = rtl8723d +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8723d_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8723d_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8723d_rf.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8723d.o\ + hal/phydm/$(RTL871X)/phydm_rtl8723d.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8723d.o +endif + + +ifeq ($(CONFIG_RTL8710B), y) +RTL871X = rtl8710b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8710b_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8710b_mac.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8710b.o\ + hal/phydm/$(RTL871X)/phydm_rtl8710b.o\ + hal/phydm/halrf/$(RTL871X)/halhwimg8710b_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8710b.o +endif + + +ifeq ($(CONFIG_RTL8188F), y) +RTL871X = rtl8188f +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8188f_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8188f_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8188f_rf.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8188f.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8188f.o \ + hal/phydm/$(RTL871X)/phydm_rtl8188f.o +endif + +ifeq ($(CONFIG_RTL8822B), y) +RTL871X = rtl8822b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8822b_bb.o \ + hal/phydm/$(RTL871X)/halhwimg8822b_mac.o \ + hal/phydm/halrf/$(RTL871X)/halrf_8822b.o \ + hal/phydm/$(RTL871X)/phydm_hal_api8822b.o \ + hal/phydm/halrf/$(RTL871X)/halhwimg8822b_rf.o \ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8822b.o \ + hal/phydm/halrf/$(RTL871X)/halrf_rfk_init_8822b.o \ + hal/phydm/$(RTL871X)/phydm_regconfig8822b.o \ + hal/phydm/$(RTL871X)/phydm_rtl8822b.o + +_PHYDM_FILES += hal/phydm/txbf/haltxbf8822b.o +endif + + +ifeq ($(CONFIG_RTL8821C), y) +RTL871X = rtl8821c +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8821c_bb.o \ + hal/phydm/$(RTL871X)/halhwimg8821c_mac.o \ + hal/phydm/$(RTL871X)/phydm_hal_api8821c.o \ + hal/phydm/$(RTL871X)/phydm_regconfig8821c.o\ + hal/phydm/$(RTL871X)/phydm_rtl8821c.o\ + hal/phydm/halrf/$(RTL871X)/halhwimg8821c_rf.o \ + hal/phydm/halrf/$(RTL871X)/halrf_8821c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8821c.o +endif +ifeq ($(CONFIG_RTL8192F), y) +RTL871X = rtl8192f +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8192f_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8192f_mac.o\ + hal/phydm/$(RTL871X)/phydm_hal_api8192f.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8192f.o\ + hal/phydm/$(RTL871X)/phydm_rtl8192f.o\ + hal/phydm/halrf/$(RTL871X)/halhwimg8192f_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8192f.o +endif + +ifeq ($(CONFIG_RTL8198F), y) +RTL871X = rtl8198f +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8198f_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8198f_mac.o\ + hal/phydm/$(RTL871X)/phydm_hal_api8198f.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8198f.o\ + hal/phydm/halrf/$(RTL871X)/halhwimg8198f_rf.o +endif + +ifeq ($(CONFIG_RTL8822C), y) +RTL871X = rtl8822c +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8822c_bb.o\ + hal/phydm/$(RTL871X)/phydm_hal_api8822c.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8822c.o\ + hal/phydm/$(RTL871X)/phydm_rtl8822c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8822c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8822c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_tssi_8822c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_dpk_8822c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_txgapk_8822c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_rfk_init_8822c.o\ + hal/phydm/halrf/$(RTL871X)/halhwimg8822c_rf.o +endif + +ifeq ($(CONFIG_RTL8814B), y) +RTL871X = rtl8814b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8814b_bb.o\ + hal/phydm/$(RTL871X)/phydm_hal_api8814b.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8814b.o\ + hal/phydm/$(RTL871X)/phydm_extraagc8814b.o\ + hal/phydm/halrf/$(RTL871X)/halhwimg8814b_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8814b.o \ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8814b.o \ + hal/phydm/halrf/$(RTL871X)/halrf_dpk_8814b.o\ + hal/phydm/halrf/$(RTL871X)/halrf_rfk_init_8814b.o\ + hal/phydm/halrf/$(RTL871X)/halrf_txgapk_8814b.o +endif +ifeq ($(CONFIG_RTL8723F), y) +RTL871X = rtl8723f +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8723f_bb.o\ + hal/phydm/$(RTL871X)/phydm_hal_api8723f.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8723f.o\ + hal/phydm/$(RTL871X)/phydm_rtl8723f.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8723f.o\ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8723f.o\ + hal/phydm/halrf/$(RTL871X)/halrf_tssi_8723f.o\ + hal/phydm/halrf/$(RTL871X)/halrf_dpk_8723f.o\ + hal/phydm/halrf/$(RTL871X)/halrf_rfk_init_8723f.o\ + hal/phydm/halrf/$(RTL871X)/halhwimg8723f_rf.o +endif \ No newline at end of file diff --git a/hal/phydm/phydm_adaptivity.c b/hal/phydm/phydm_adaptivity.c new file mode 100644 index 0000000..4cf4ee0 --- /dev/null +++ b/hal/phydm/phydm_adaptivity.c @@ -0,0 +1,845 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + #if WPP_SOFTWARE_TRACE + #include "PhyDM_Adaptivity.tmh" + #endif +#endif +#ifdef PHYDM_SUPPORT_ADAPTIVITY +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +boolean +phydm_check_channel_plan(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + void *adapter = dm->adapter; + PMGNT_INFO mgnt_info = &((PADAPTER)adapter)->MgntInfo; + + if (mgnt_info->RegEnableAdaptivity != 2) + return false; + + if (!dm->carrier_sense_enable) { /*@check domain Code for adaptivity or CarrierSense*/ + if ((*dm->band_type == ODM_BAND_5G) && + !(adapt->regulation_5g == REGULATION_ETSI || adapt->regulation_5g == REGULATION_WW)) { + PHYDM_DBG(dm, DBG_ADPTVTY, + "adaptivity skip 5G domain code : %d\n", + adapt->regulation_5g); + return true; + } else if ((*dm->band_type == ODM_BAND_2_4G) && + !(adapt->regulation_2g == REGULATION_ETSI || adapt->regulation_2g == REGULATION_WW)) { + PHYDM_DBG(dm, DBG_ADPTVTY, + "adaptivity skip 2.4G domain code : %d\n", + adapt->regulation_2g); + return true; + } else if ((*dm->band_type != ODM_BAND_2_4G) && (*dm->band_type != ODM_BAND_5G)) { + PHYDM_DBG(dm, DBG_ADPTVTY, + "adaptivity neither 2G nor 5G band, return\n"); + return true; + } + } else { + if ((*dm->band_type == ODM_BAND_5G) && + !(adapt->regulation_5g == REGULATION_MKK || adapt->regulation_5g == REGULATION_WW)) { + PHYDM_DBG(dm, DBG_ADPTVTY, + "CarrierSense skip 5G domain code : %d\n", + adapt->regulation_5g); + return true; + } else if ((*dm->band_type == ODM_BAND_2_4G) && + !(adapt->regulation_2g == REGULATION_MKK || adapt->regulation_2g == REGULATION_WW)) { + PHYDM_DBG(dm, DBG_ADPTVTY, + "CarrierSense skip 2.4G domain code : %d\n", + adapt->regulation_2g); + return true; + } else if ((*dm->band_type != ODM_BAND_2_4G) && (*dm->band_type != ODM_BAND_5G)) { + PHYDM_DBG(dm, DBG_ADPTVTY, + "CarrierSense neither 2G nor 5G band, return\n"); + return true; + } + } + + return false; +} + +boolean +phydm_soft_ap_special_set(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + boolean disable_ap_adapt_setting = false; + + if (dm->soft_ap_mode != NULL) { + if (*dm->soft_ap_mode != 0 && + (dm->soft_ap_special_setting & BIT(0))) + disable_ap_adapt_setting = true; + else + disable_ap_adapt_setting = false; + PHYDM_DBG(dm, DBG_ADPTVTY, + "soft_ap_setting = %x, soft_ap = %d, dis_ap_adapt = %d\n", + dm->soft_ap_special_setting, *dm->soft_ap_mode, + disable_ap_adapt_setting); + } + + return disable_ap_adapt_setting; +} + +boolean +phydm_ap_num_check(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + boolean dis_adapt = false; + + if (dm->ap_total_num > adapt->ap_num_th) + dis_adapt = true; + else + dis_adapt = false; + + PHYDM_DBG(dm, DBG_ADPTVTY, "AP total num = %d, AP num threshold = %d\n", + dm->ap_total_num, adapt->ap_num_th); + return dis_adapt; +} + +void phydm_check_adaptivity(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + boolean disable_adapt = false; + + if (!adapt->mode_cvrt_en) + return; + + if (phydm_check_channel_plan(dm) || phydm_ap_num_check(dm) || + phydm_soft_ap_special_set(dm)) + disable_adapt = true; + + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE && disable_adapt) + *dm->edcca_mode = PHYDM_EDCCA_NORMAL_MODE; + else if (*dm->edcca_mode == PHYDM_EDCCA_NORMAL_MODE && !disable_adapt) + *dm->edcca_mode = PHYDM_EDCCA_ADAPT_MODE; +} + +void phydm_set_l2h_th_ini_win(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*@ [New Format: JGR3]IGI-idx:45 = RSSI:35 = -65dBm*/ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + if (dm->support_ic_type & ODM_RTL8822C) + dm->th_l2h_ini = 45; + else if (dm->support_ic_type & ODM_RTL8814B) + dm->th_l2h_ini = 49; + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + /*@ [Old Format] -11+base(50) = IGI_idx:39 = RSSI:29 = -71dBm*/ + if (dm->support_ic_type & (ODM_RTL8821 | ODM_RTL8812)) { + dm->th_l2h_ini = -17; + } else { + if (*dm->band_type == ODM_BAND_5G) + dm->th_l2h_ini = -14; + else if (*dm->band_type == ODM_BAND_2_4G) + dm->th_l2h_ini = -9; + } + } else { /*ODM_IC_11N_SERIES*/ + dm->th_l2h_ini = -9; + } +} +#endif + +void phydm_dig_up_bound_lmt_en(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + + if (*dm->edcca_mode != PHYDM_EDCCA_ADAPT_MODE || + !dm->is_linked) { + adapt->igi_up_bound_lmt_cnt = 0; + adapt->igi_lmt_en = false; + return; + } + + if (dm->total_tp > 1) { + adapt->igi_lmt_en = true; + adapt->igi_up_bound_lmt_cnt = adapt->igi_up_bound_lmt_val; + PHYDM_DBG(dm, DBG_ADPTVTY, + "TP >1, Start limit IGI upper bound\n"); + } else { + if (adapt->igi_up_bound_lmt_cnt == 0) + adapt->igi_lmt_en = false; + else + adapt->igi_up_bound_lmt_cnt--; + } + + PHYDM_DBG(dm, DBG_ADPTVTY, "IGI_lmt_cnt = %d\n", + adapt->igi_up_bound_lmt_cnt); +} + +void phydm_set_edcca_threshold(void *dm_void, s8 H2L, s8 L2H) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_bb_reg(dm, R_0x84c, MASKBYTE2, (u8)L2H + 0x80); + odm_set_bb_reg(dm, R_0x84c, MASKBYTE3, (u8)H2L + 0x80); + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + odm_set_bb_reg(dm, R_0xc4c, MASKBYTE0, (u8)L2H); + odm_set_bb_reg(dm, R_0xc4c, MASKBYTE2, (u8)H2L); + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0x8a4, MASKBYTE0, (u8)L2H); + odm_set_bb_reg(dm, R_0x8a4, MASKBYTE1, (u8)H2L); + } +} + +void phydm_mac_edcca_state(void *dm_void, enum phydm_mac_edcca_type state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (state == PHYDM_IGNORE_EDCCA) { + /*@ignore EDCCA*/ + odm_set_mac_reg(dm, R_0x520, BIT(15), 1); + /*@enable EDCCA count down*/ + odm_set_mac_reg(dm, R_0x524, BIT(11), 0); + } else { /*@don't set MAC ignore EDCCA signal*/ + /*@don't ignore EDCCA*/ + odm_set_mac_reg(dm, R_0x520, BIT(15), 0); + /*@disable EDCCA count down*/ + odm_set_mac_reg(dm, R_0x524, BIT(11), 1); + } + PHYDM_DBG(dm, DBG_ADPTVTY, "EDCCA enable state = %d\n", state); +} + +void phydm_search_pwdb_lower_bound(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + u32 value32 = 0, reg_value32 = 0; + u8 cnt = 0, try_count = 0; + u8 tx_edcca1 = 0; + boolean is_adjust = true; + s8 th_l2h, th_h2l, igi_target_dc = 0x32; + s8 diff = 0; + s8 IGI = adapt->igi_base + 30 + dm->th_l2h_ini - dm->th_edcca_hl_diff; + + halrf_rf_lna_setting(dm, HALRF_LNA_DISABLE); + diff = igi_target_dc - IGI; + th_l2h = dm->th_l2h_ini + diff; + if (th_l2h > 10) + th_l2h = 10; + + th_h2l = th_l2h - dm->th_edcca_hl_diff; + phydm_set_edcca_threshold(dm, th_h2l, th_l2h); + ODM_delay_ms(30); + + while (is_adjust) { + /*@check CCA status*/ + /*set debug port to 0x0*/ + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, 0x0)) { + reg_value32 = phydm_get_bb_dbg_port_val(dm); + + while (reg_value32 & BIT(3) && try_count < 3) { + ODM_delay_ms(3); + try_count = try_count + 1; + reg_value32 = phydm_get_bb_dbg_port_val(dm); + } + phydm_release_bb_dbg_port(dm); + try_count = 0; + } + + /*@count EDCCA signal = 1 times*/ + for (cnt = 0; cnt < 20; cnt++) { + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, + adapt->adaptivity_dbg_port)) { + value32 = phydm_get_bb_dbg_port_val(dm); + phydm_release_bb_dbg_port(dm); + } + + if (value32 & BIT(30) && dm->support_ic_type & + (ODM_RTL8723B | ODM_RTL8188E)) + tx_edcca1 = tx_edcca1 + 1; + else if (value32 & BIT(29)) + tx_edcca1 = tx_edcca1 + 1; + } + + if (tx_edcca1 > 1) { + IGI = IGI - 1; + th_l2h = th_l2h + 1; + if (th_l2h > 10) + th_l2h = 10; + + th_h2l = th_l2h - dm->th_edcca_hl_diff; + phydm_set_edcca_threshold(dm, th_h2l, th_l2h); + tx_edcca1 = 0; + if (th_l2h == 10) + is_adjust = false; + + } else { + is_adjust = false; + } + } + + adapt->adapt_igi_up = IGI - ADAPT_DC_BACKOFF; + adapt->h2l_lb = th_h2l + ADAPT_DC_BACKOFF; + adapt->l2h_lb = th_l2h + ADAPT_DC_BACKOFF; + + halrf_rf_lna_setting(dm, HALRF_LNA_ENABLE); + phydm_set_edcca_threshold(dm, 0x7f, 0x7f); /*resume to no link state*/ +} + +boolean phydm_re_search_condition(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adaptivity = &dm->adaptivity; + u8 adaptivity_igi_upper = adaptivity->adapt_igi_up + ADAPT_DC_BACKOFF; + + if (adaptivity_igi_upper <= 0x26) + return true; + else + return false; +} + +void phydm_set_l2h_th_ini(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*@ [New Format: JGR3]IGI-idx:45 = RSSI:35 = -65dBm*/ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + if (dm->support_ic_type & ODM_RTL8822C) + dm->th_l2h_ini = 45; + else if (dm->support_ic_type & ODM_RTL8814B) + dm->th_l2h_ini = 49; + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + /*@ [Old Format] -11+base(50) = IGI_idx:39 = RSSI:29 = -71dBm*/ + if (dm->support_ic_type & (ODM_RTL8821 | ODM_RTL8812)) + dm->th_l2h_ini = -17; + else + dm->th_l2h_ini = -14; + } else { /*ODM_IC_11N_SERIES*/ + if (dm->support_ic_type & ODM_RTL8721D) + dm->th_l2h_ini = -14; + else + dm->th_l2h_ini = -11; + } +} + +void phydm_set_l2h_th_ini_carrier_sense(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + dm->th_l2h_ini = 60; /*@ -50dBm*/ + else + dm->th_l2h_ini = 10; /*@ -50dBm*/ +} + +void phydm_set_forgetting_factor(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (*dm->edcca_mode != PHYDM_EDCCA_ADAPT_MODE) + return; + + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8822B | ODM_RTL8814A | + ODM_RTL8195B)) + odm_set_bb_reg(dm, R_0x8a0, BIT(1) | BIT(0), 0); +} + +void phydm_edcca_decision_opt(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (*dm->edcca_mode != PHYDM_EDCCA_ADAPT_MODE) + return; + + if (dm->support_ic_type & ODM_RTL8822B) + odm_set_bb_reg(dm, R_0x8dc, BIT(5), 0x1); + else if (dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) + odm_set_bb_reg(dm, R_0xce8, BIT(13), 0x1); + else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + odm_set_bb_reg(dm, R_0x844, BIT(30) | BIT(29), 0x0); +} + +void phydm_adaptivity_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adaptivity = &dm->adaptivity; + u32 used = *_used; + u32 out_len = *_out_len; + char help[] = "-h"; + u32 dm_value[10] = {0}; + u8 i = 0, input_idx = 0; + u32 reg_value32 = 0; + s8 h2l_diff = 0; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &dm_value[i]); + input_idx++; + } + if (strcmp(input[1], help) == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Show adaptivity message: {0}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Enter debug mode: {1} {th_l2h_ini} {th_edcca_hl_diff}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Leave debug mode: {2}\n"); + goto out; + } + + if (input_idx == 0) + return; + + if (dm_value[0] == PHYDM_ADAPT_DEBUG) { + adaptivity->debug_mode = true; + if (dm_value[1] != 0) + dm->th_l2h_ini = (s8)dm_value[1]; + if (dm_value[2] != 0) + dm->th_edcca_hl_diff = (s8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "th_l2h_ini = %d, th_edcca_hl_diff = %d\n", + dm->th_l2h_ini, dm->th_edcca_hl_diff); + } else if (dm_value[0] == PHYDM_ADAPT_RESUME) { + adaptivity->debug_mode = false; + dm->th_l2h_ini = adaptivity->th_l2h_ini_backup; + dm->th_edcca_hl_diff = adaptivity->th_edcca_hl_diff_backup; + } else if (dm_value[0] == PHYDM_ADAPT_MSG) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "debug_mode = %s, th_l2h_ini = %d\n", + (adaptivity->debug_mode ? "TRUE" : "FALSE"), + dm->th_l2h_ini); + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + reg_value32 = odm_get_bb_reg(dm, R_0x84c, MASKDWORD); + h2l_diff = (s8)((0x00ff0000 & reg_value32) >> 16) - + (s8)((0xff000000 & reg_value32) >> 24); + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + reg_value32 = odm_get_bb_reg(dm, R_0xc4c, MASKDWORD); + h2l_diff = (s8)(0x000000ff & reg_value32) - + (s8)((0x00ff0000 & reg_value32) >> 16); + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + reg_value32 = odm_get_bb_reg(dm, R_0x8a4, MASKDWORD); + h2l_diff = (s8)(0x000000ff & reg_value32) - + (s8)((0x0000ff00 & reg_value32) >> 8); + } + + if (h2l_diff == 7) + PDM_SNPF(out_len, used, output + used, out_len - used, + "adaptivity enable\n"); + else + PDM_SNPF(out_len, used, output + used, out_len - used, + "adaptivity disable\n"); + } + +out: + *_used = used; + *_out_len = out_len; +} + +void phydm_set_edcca_val(void *dm_void, u32 *val_buf, u8 val_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (val_len != 2) { + PHYDM_DBG(dm, ODM_COMP_API, + "[Error][adaptivity]Need val_len = 2\n"); + return; + } + phydm_set_edcca_threshold(dm, (s8)val_buf[1], (s8)val_buf[0]); +} + +boolean phydm_edcca_abort(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; + u32 is_fw_in_psmode = false; +#endif + + if (!(dm->support_ability & ODM_BB_ADAPTIVITY)) { + PHYDM_DBG(dm, DBG_ADPTVTY, "adaptivity disable\n"); + return true; + } + + if (dm->pause_ability & ODM_BB_ADAPTIVITY) { + PHYDM_DBG(dm, DBG_ADPTVTY, "Return: Pause ADPTVTY in LV=%d\n", + dm->pause_lv_table.lv_adapt); + return true; + } + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + ((PADAPTER)adapter)->HalFunc.GetHwRegHandler(adapter, + HW_VAR_FW_PSMODE_STATUS, + (u8 *)(&is_fw_in_psmode)); + + /*@Disable EDCCA while under LPS mode, added by Roger, 2012.09.14.*/ + if (is_fw_in_psmode) + return true; +#endif + + return false; +} + +void phydm_edcca_thre_calc_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + u8 igi = dig_t->cur_ig_value; + s8 th_l2h = 0, th_h2l = 0; + + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE) { + /*prevent pwdB clipping and result in Miss Detection*/ + adapt->l2h_dyn_min = (u8)(dm->th_l2h_ini - ADC_BACKOFF); + + if (igi < adapt->l2h_dyn_min) + th_l2h = igi + ADC_BACKOFF; + else + th_l2h = dm->th_l2h_ini; + + th_h2l = th_l2h - dm->th_edcca_hl_diff; + } else { + th_l2h = MAX_2(igi + TH_L2H_DIFF_IGI, EDCCA_TH_L2H_LB); + th_h2l = th_l2h - EDCCA_HL_DIFF_NORMAL; + } + adapt->th_l2h = th_l2h; + adapt->th_h2l = th_h2l; + + phydm_set_edcca_threshold(dm, adapt->th_h2l, adapt->th_l2h); +} + +void phydm_edcca_thre_calc(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + u8 igi = dig_t->cur_ig_value; + s8 th_l2h = 0, th_h2l = 0; + s8 diff = 0, igi_target = adapt->igi_base; + + if (dm->support_ic_type & ODM_IC_PWDB_EDCCA) { + /*@fix EDCCA hang issue*/ + if (dm->support_ic_type & ODM_RTL8812) { + /*@ADC_mask disable*/ + odm_set_bb_reg(dm, R_0x800, BIT(10), 1); + /*@ADC_mask enable*/ + odm_set_bb_reg(dm, R_0x800, BIT(10), 0); + } + + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE) { + /*@Limit IGI upper bound for adaptivity*/ + phydm_dig_up_bound_lmt_en(dm); + diff = igi_target - (s8)igi; + th_l2h = dm->th_l2h_ini + diff; + if (th_l2h > 10) + th_l2h = 10; + + th_h2l = th_l2h - dm->th_edcca_hl_diff; + } else { + th_l2h = 70 - igi; + th_h2l = th_l2h - EDCCA_HL_DIFF_NORMAL; + } + /*replace lower bound to prevent EDCCA always equal 1*/ + if (th_h2l < adapt->h2l_lb) + th_h2l = adapt->h2l_lb; + if (th_l2h < adapt->l2h_lb) + th_l2h = adapt->l2h_lb; + PHYDM_DBG(dm, DBG_ADPTVTY, + "adapt_igi_up=0x%x, l2h_lb = %d dBm, h2l_lb = %d dBm\n", + adapt->adapt_igi_up, + IGI_2_DBM(adapt->l2h_lb + adapt->adapt_igi_up), + IGI_2_DBM(adapt->h2l_lb + adapt->adapt_igi_up)); + } else { /* < JGR2 & N*/ + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE) { + /*need to consider PwdB upper bound for 8814 later IC*/ + adapt->l2h_dyn_min = (u8)(dm->th_l2h_ini + igi_target); + + if (igi < adapt->l2h_dyn_min) + th_l2h = igi; + else + th_l2h = adapt->l2h_dyn_min; + + th_h2l = th_l2h - dm->th_edcca_hl_diff; + } else { + th_l2h = MAX_2(igi + TH_L2H_DIFF_IGI, EDCCA_TH_L2H_LB); + th_h2l = th_l2h - EDCCA_HL_DIFF_NORMAL; + } + } + + adapt->th_l2h = th_l2h; + adapt->th_h2l = th_h2l; + + phydm_set_edcca_threshold(dm, adapt->th_h2l, adapt->th_l2h); +} +#endif + +void phydm_set_edcca_threshold_api(void *dm_void) +{ +#ifdef PHYDM_SUPPORT_ADAPTIVITY + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + + if (*dm->edcca_mode != PHYDM_EDCCA_ADAPT_MODE) + return; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_edcca_thre_calc_jgr3(dm); + else + phydm_edcca_thre_calc(dm); + + PHYDM_DBG(dm, DBG_ADPTVTY, + "API :IGI = 0x%x, th_l2h = %d, th_h2l = %d\n", + dm->dm_dig_table.cur_ig_value, adapt->th_l2h, adapt->th_h2l); +#endif +} + +void phydm_adaptivity_info_init(void *dm_void, enum phydm_adapinfo cmn_info, + u32 value) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adaptivity = &dm->adaptivity; + + switch (cmn_info) { + case PHYDM_ADAPINFO_CARRIER_SENSE_ENABLE: + dm->carrier_sense_enable = (boolean)value; + break; + case PHYDM_ADAPINFO_TH_L2H_INI: + dm->th_l2h_ini = (s8)value; + break; + case PHYDM_ADAPINFO_TH_EDCCA_HL_DIFF: + dm->th_edcca_hl_diff = (s8)value; + break; + case PHYDM_ADAPINFO_AP_NUM_TH: + adaptivity->ap_num_th = (u8)value; + break; + case PHYDM_ADAPINFO_SWITCH_TH_L2H_INI_IN_BAND: + adaptivity->switch_th_l2h_ini_in_band = (u8)value; + break; + default: + break; + } +} + +void phydm_adaptivity_info_update(void *dm_void, enum phydm_adapinfo cmn_info, + u32 value) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + + /*This init variable may be changed in run time.*/ + switch (cmn_info) { + case PHYDM_ADAPINFO_DOMAIN_CODE_2G: + adapt->regulation_2g = (u8)value; + break; + case PHYDM_ADAPINFO_DOMAIN_CODE_5G: + adapt->regulation_5g = (u8)value; + break; + default: + break; + } +} + +void phydm_adaptivity_init(void *dm_void) +{ +#ifdef PHYDM_SUPPORT_ADAPTIVITY + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adaptivity = &dm->adaptivity; + + /* @[Config Adaptivity]*/ + if (!dm->edcca_mode) { + pr_debug("[%s] warning!\n", __func__); + dm->edcca_mode = &dm->u8_dummy; + dm->support_ability &= ~ODM_BB_ADAPTIVITY; + return; + } + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + if (!dm->carrier_sense_enable) { + if (dm->th_l2h_ini == 0 && + !adaptivity->switch_th_l2h_ini_in_band) + phydm_set_l2h_th_ini(dm); + } else { + phydm_set_l2h_th_ini_carrier_sense(dm); + } + + if (dm->th_edcca_hl_diff == 0) + dm->th_edcca_hl_diff = 7; + + if (dm->wifi_test & RT_WIFI_LOGO) + dm->support_ability &= ~ODM_BB_ADAPTIVITY; + + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE) + adaptivity->mode_cvrt_en = true; + else + adaptivity->mode_cvrt_en = false; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + if (!dm->carrier_sense_enable) { + if (dm->th_l2h_ini == 0) + phydm_set_l2h_th_ini(dm); + } else { + phydm_set_l2h_th_ini_carrier_sense(dm); + } + + if (dm->th_edcca_hl_diff == 0) + dm->th_edcca_hl_diff = 7; + + if (dm->wifi_test || *dm->mp_mode) + dm->support_ability &= ~ODM_BB_ADAPTIVITY; +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) + if (dm->carrier_sense_enable) { + phydm_set_l2h_th_ini_carrier_sense(dm); + dm->th_edcca_hl_diff = 7; + } else { + dm->th_l2h_ini = dm->TH_L2H_default; /*set by mib*/ + dm->th_edcca_hl_diff = dm->th_edcca_hl_diff_default; + } +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + if (!dm->carrier_sense_enable) { + if (dm->th_l2h_ini == 0) + phydm_set_l2h_th_ini(dm); + } else { + phydm_set_l2h_th_ini_carrier_sense(dm); + } + + if (dm->th_edcca_hl_diff == 0) + dm->th_edcca_hl_diff = 7; +#endif + + adaptivity->debug_mode = false; + adaptivity->th_l2h_ini_backup = dm->th_l2h_ini; + adaptivity->th_edcca_hl_diff_backup = dm->th_edcca_hl_diff; + adaptivity->igi_base = 0x32; + adaptivity->adapt_igi_up = 0; + adaptivity->h2l_lb = 0; + adaptivity->l2h_lb = 0; + adaptivity->l2h_dyn_min = 0; + adaptivity->th_l2h = 0x7f; + adaptivity->th_h2l = 0x7f; + + if (dm->support_ic_type & ODM_IC_11N_SERIES) + adaptivity->adaptivity_dbg_port = 0x208; + else if (dm->support_ic_type & ODM_IC_11AC_SERIES) + adaptivity->adaptivity_dbg_port = 0x209; + + if (dm->support_ic_type & ODM_IC_11N_SERIES && + !(dm->support_ic_type & ODM_IC_PWDB_EDCCA)) { + if (dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) { + /*set to page B1*/ + odm_set_bb_reg(dm, R_0xe28, BIT(30), 0x1); + /*@0:rx_dfir, 1: dcnf_out, 2 :rx_iq, 3: rx_nbi_nf_out*/ + odm_set_bb_reg(dm, R_0xbc0, BIT(27) | BIT(26), 0x1); + odm_set_bb_reg(dm, R_0xe28, BIT(30), 0x0); + } else { + /*@0:rx_dfir, 1: dcnf_out, 2 :rx_iq, 3: rx_nbi_nf_out*/ + odm_set_bb_reg(dm, R_0xe24, BIT(21) | BIT(20), 0x1); + } + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES && + !(dm->support_ic_type & ODM_IC_PWDB_EDCCA)) { + /*@0:rx_dfir, 1: dcnf_out, 2 :rx_iq, 3: rx_nbi_nf_out*/ + odm_set_bb_reg(dm, R_0x944, BIT(29) | BIT(28), 0x1); + } + + if (dm->support_ic_type & ODM_IC_PWDB_EDCCA) { + phydm_search_pwdb_lower_bound(dm); + if (phydm_re_search_condition(dm)) + phydm_search_pwdb_lower_bound(dm); + } else { + /*resume to no link state*/ + phydm_set_edcca_threshold(dm, 0x7f, 0x7f); + } + + /*@whether to ignore EDCCA*/ + phydm_mac_edcca_state(dm, PHYDM_DONT_IGNORE_EDCCA); + + /*@forgetting factor setting*/ + phydm_set_forgetting_factor(dm); + + /*@EDCCA behavior based on maximum or mean power*/ + phydm_edcca_decision_opt(dm); + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + adaptivity->igi_up_bound_lmt_val = 180; +#else + adaptivity->igi_up_bound_lmt_val = 90; +#endif + adaptivity->igi_up_bound_lmt_cnt = 0; + adaptivity->igi_lmt_en = false; +#endif +} + +void phydm_adaptivity(void *dm_void) +{ +#ifdef PHYDM_SUPPORT_ADAPTIVITY + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + if (phydm_edcca_abort(dm)) + return; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + phydm_check_adaptivity(dm); /*@Check adaptivity enable*/ + + if (!dm->carrier_sense_enable && + !adapt->debug_mode && + adapt->switch_th_l2h_ini_in_band) + phydm_set_l2h_th_ini_win(dm); +#endif + + PHYDM_DBG(dm, DBG_ADPTVTY, "%s ====>\n", __func__); + PHYDM_DBG(dm, DBG_ADPTVTY, "mode = %s, debug_mode = %d\n", + (*dm->edcca_mode ? + (dm->carrier_sense_enable ? + "CARRIER SENSE" : + "ADAPTIVITY") : + "NORMAL"), + adapt->debug_mode); + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_edcca_thre_calc_jgr3(dm); + else + phydm_edcca_thre_calc(dm); + + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE) + PHYDM_DBG(dm, DBG_ADPTVTY, + "th_l2h_ini = %d, th_edcca_hl_diff = %d\n", + dm->th_l2h_ini, dm->th_edcca_hl_diff); + if (dm->support_ic_type & ODM_IC_PWDB_EDCCA) + PHYDM_DBG(dm, DBG_ADPTVTY, + "IGI = 0x%x, th_l2h = %d dBm, th_h2l = %d dBm\n", + dig_t->cur_ig_value, + IGI_2_DBM(adapt->th_l2h + dig_t->cur_ig_value), + IGI_2_DBM(adapt->th_h2l + dig_t->cur_ig_value)); + else + PHYDM_DBG(dm, DBG_ADPTVTY, + "IGI = 0x%x, th_l2h = %d dBm, th_h2l = %d dBm\n", + dig_t->cur_ig_value, + IGI_2_DBM(adapt->th_l2h), + IGI_2_DBM(adapt->th_h2l)); +#endif +} + diff --git a/hal/phydm/phydm_adaptivity.h b/hal/phydm/phydm_adaptivity.h new file mode 100644 index 0000000..f125fb1 --- /dev/null +++ b/hal/phydm/phydm_adaptivity.h @@ -0,0 +1,126 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMADAPTIVITY_H__ +#define __PHYDMADAPTIVITY_H__ + +#define ADAPTIVITY_VERSION "9.7.07" /*@20190321 changed by Kevin, + *add 8721D threshold l2h init + */ +#define ADC_BACKOFF 12 +#define EDCCA_TH_L2H_LB 48 +#define TH_L2H_DIFF_IGI 8 +#define EDCCA_HL_DIFF_NORMAL 8 +#define IGI_2_DBM(igi) (igi - 110) +/*@ [PHYDM-337][Old IC] EDCCA TH = IGI + REG setting*/ +#define ODM_IC_PWDB_EDCCA (ODM_RTL8188E | ODM_RTL8723B | ODM_RTL8192E |\ + ODM_RTL8881A | ODM_RTL8821 | ODM_RTL8812) + +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE | ODM_AP)) + #define ADAPT_DC_BACKOFF 2 +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + #define ADAPT_DC_BACKOFF 4 +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + #define ADAPT_DC_BACKOFF 0 +#endif +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) +enum phydm_regulation_type { + REGULATION_FCC = 0, + REGULATION_MKK = 1, + REGULATION_ETSI = 2, + REGULATION_WW = 3, + MAX_REGULATION_NUM = 4 +}; +#endif + +enum phydm_edcca_mode { + PHYDM_EDCCA_NORMAL_MODE = 0, + PHYDM_EDCCA_ADAPT_MODE = 1 +}; + +enum phydm_adapinfo { + PHYDM_ADAPINFO_CARRIER_SENSE_ENABLE = 0, + PHYDM_ADAPINFO_TH_L2H_INI, + PHYDM_ADAPINFO_TH_EDCCA_HL_DIFF, + PHYDM_ADAPINFO_AP_NUM_TH, + PHYDM_ADAPINFO_DOMAIN_CODE_2G, + PHYDM_ADAPINFO_DOMAIN_CODE_5G, + PHYDM_ADAPINFO_SWITCH_TH_L2H_INI_IN_BAND +}; + +enum phydm_mac_edcca_type { + PHYDM_IGNORE_EDCCA = 0, + PHYDM_DONT_IGNORE_EDCCA = 1 +}; + +enum phydm_adaptivity_debug_mode { + PHYDM_ADAPT_MSG = 0, + PHYDM_ADAPT_DEBUG = 1, + PHYDM_ADAPT_RESUME = 2, +}; + +struct phydm_adaptivity_struct { + boolean mode_cvrt_en; + s8 th_l2h_ini_backup; + s8 th_edcca_hl_diff_backup; + s8 igi_base; + s8 h2l_lb; + s8 l2h_lb; + u8 ap_num_th; + u8 l2h_dyn_min; + u32 adaptivity_dbg_port; /*N:0x208, AC:0x209*/ + u8 debug_mode; + u16 igi_up_bound_lmt_cnt; /*@When igi_up_bound_lmt_cnt !=0, limit IGI upper bound to "adapt_igi_up"*/ + u16 igi_up_bound_lmt_val; /*@max value of igi_up_bound_lmt_cnt*/ + boolean igi_lmt_en; + u8 adapt_igi_up; + u32 rvrt_val[2]; /*@all rvrt_val for pause API must set to u32*/ + s8 th_l2h; + s8 th_h2l; + u8 regulation_2g; + u8 regulation_5g; + u8 switch_th_l2h_ini_in_band; +}; + +#ifdef PHYDM_SUPPORT_ADAPTIVITY +void phydm_adaptivity_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void phydm_set_edcca_val(void *dm_void, u32 *val_buf, u8 val_len); +#endif + +void phydm_set_edcca_threshold_api(void *dm_void); + +void phydm_adaptivity_info_init(void *dm_void, enum phydm_adapinfo cmn_info, + u32 value); + +void phydm_adaptivity_info_update(void *dm_void, enum phydm_adapinfo cmn_info, + u32 value); + +void phydm_adaptivity_init(void *dm_void); + +void phydm_adaptivity(void *dm_void); + +#endif diff --git a/hal/phydm/phydm_adc_sampling.c b/hal/phydm/phydm_adc_sampling.c new file mode 100644 index 0000000..bbbf9be --- /dev/null +++ b/hal/phydm/phydm_adc_sampling.c @@ -0,0 +1,1647 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#if (PHYDM_LA_MODE_SUPPORT) + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + #if (RTL8197F_SUPPORT || RTL8822B_SUPPORT || RTL8192F_SUPPORT) + #include "rtl8197f/Hal8197FPhyReg.h" + #include "WlanHAL/HalMac88XX/halmac_reg2.h" + #else + #include "WlanHAL/HalHeader/HalComReg.h" + #endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + #if WPP_SOFTWARE_TRACE + #include "phydm_adc_sampling.tmh" + #endif +#endif + +#if RTL8814B_SUPPORT +boolean phydm_la_finish_addr_recover_8814B(void *dm_void, u32 *finish_addr) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + boolean recover_success; + + if (dm->support_ic_type != ODM_RTL8814B) + return false; + + if (smp->la_buff_mode == ADCSMP_BUFF_HALF) { + if (*finish_addr < 0x4000) /*0~0x4000*/ + *finish_addr += 0x8000; + + recover_success = true; + } else { + if (*finish_addr >= 0x4000 && *finish_addr < 0x8000) + recover_success = true; + else + recover_success = false; + } + pr_debug("[8814B] recover_success=(%d)\n", recover_success); + + return recover_success; +} +#endif + +#if RTL8198F_SUPPORT +void phydm_la_pre_run(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; + u8 i = 0; + u8 tmp = 0; + u8 target_polling_bit = BIT(1); + + if (!(dm->support_ic_type & ODM_RTL8198F)) + return; + + if (smp->la_trig_mode == PHYDM_ADC_MAC_TRIG) + return; + + /*pre run */ + /*force to bb trigger*/ + odm_set_mac_reg(dm, R_0x7c0, BIT(3), 0); + /*dma_trig_and(AND1) output 1*/ + odm_set_bb_reg(dm, R_0x1ce4, 0xf0000000, 0x0); + /*r_dma_trigger_AND1_inv = 1*/ + odm_set_bb_reg(dm, R_0x1ce8, BIT5, 1); /*@AND 1 val*/ + /* polling bit for BB ADC mode */ + odm_set_mac_reg(dm, R_0x7c0, BIT(1), 1); + + pr_debug("buf[end:start]=(0x%x~0x%x)\n", buf->end_pos, buf->start_pos); + + do { + tmp = odm_read_1byte(dm, R_0x7c0); + if ((tmp & target_polling_bit) == false) { + pr_debug("LA pre-run fail.\n"); + phydm_la_stop(dm); + phydm_release_bb_dbg_port(dm); + } else { + ODM_delay_ms(100); + pr_debug("LA pre-run while_cnt = %d.\n", i); + i++; + } + } while (i < 3); + + /*r_dma_trigger_AND1_inv = 0*/ + odm_set_bb_reg(dm, R_0x1ce8, BIT5, 0); /*@AND 1 val*/ + + if (smp->la_trig_mode == PHYDM_ADC_MAC_TRIG) + odm_set_mac_reg(dm, R_0x7c0, BIT(3), 1); +} +#endif + +#if (RTL8821C_SUPPORT || RTL8195B_SUPPORT) +void +phydm_la_clk_en(void *dm_void, boolean enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 val = (enable) ? 1 : 0; + + if (!(dm->support_ic_type & (ODM_RTL8195B | ODM_RTL8821C))) + return; + + if (dm->support_ic_type == ODM_RTL8821C && + dm->cut_version == ODM_CUT_A) + return; + + odm_set_bb_reg(dm, R_0x95c, BIT(23), val); +} +#endif + +#if (RTL8723F_SUPPORT) +void +phydm_la_mac_clk_en(void *dm_void, boolean enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 val = (enable) ? 1 : 0; + + if (!(dm->support_ic_type & ODM_RTL8723F)) + return; + + odm_set_mac_reg(dm, R_0x1008, BIT(1), val); +} +#endif + +#if (RTL8197F_SUPPORT) +void +phydm_la_stop_dma_8197f(void *dm_void, enum phydm_backup_type opt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + + if (dm->support_ic_type != ODM_RTL8197F) + return; + + if (opt == PHYDM_BACKUP) { + /*Stop DMA*/ + smp->backup_dma = odm_get_mac_reg(dm, R_0x300, 0xffff); + odm_set_mac_reg(dm, R_0x300, 0x7fff, 0x7fff); + } else { /*restore*/ + /*Resume DMA*/ + odm_set_mac_reg(dm, R_0x300, 0x7fff, smp->backup_dma); + } +} +#endif + +#ifdef PHYDM_COMPILE_LA_STORE_IN_IMEM +void +phydm_la_mv_data_2_tx_buffer(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; + + if (!(dm->support_ic_type & PHYDM_LA_STORE_IN_IMEM_IC)) + return; + + pr_debug("GetTxPktBuf from iMEM\n"); + odm_set_mac_reg(dm, R_0x7c0, BIT(0), 0x0); /*Disable LA mode HW block*/ + + /* 98F LA memory loccation is separate from normal + * driver use, DMA is no longer required to stop + */ + #if (RTL8197F_SUPPORT) + phydm_la_stop_dma_8197f(dm, PHYDM_BACKUP); + #endif + + /* @move LA mode content from IMEM to TxPktBuffer + * Source : OCPBASE_IMEM 0x00000000 + * Destination : OCPBASE_TXBUF 0x18780000 + * Length : 64K + */ + GET_HAL_INTERFACE(dm->priv)->init_ddma_handler(dm->priv, + OCPBASE_IMEM, + OCPBASE_TXBUF + + buf->start_pos, + 0x10000); +} +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + +void phydm_la_bb_adv_reset_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct la_adv_trig *adv = &smp->adv_trig_table; + + odm_memory_set(dm, adv, 0, sizeof(struct la_adv_trig)); + +} + +void phydm_la_bb_adv_trig_setting_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct la_adv_trig *adv = &smp->adv_trig_table; + + pr_debug(" *ADV BB-trig = %d\n", adv->la_adv_bbtrigger_en); + + if (!adv->la_adv_bbtrigger_en) { /*normal LA mode & back to default*/ + /*@AND0*/ + odm_set_bb_reg(dm, R_0x1ce4, BIT(27), 0); + + /*@AND1*/ + odm_set_bb_reg(dm, R_0x1ce4, MASKH4BITS, 0); + odm_set_bb_reg(dm, R_0x1ce8, BIT(5), 0); /*@AND 1 inv*/ + /*@AND2*/ + odm_set_bb_reg(dm, R_0x1ce8, 0x3c0, 0); + odm_set_bb_reg(dm, R_0x1ce8, BIT(15), 0); /*@AND 2 inv*/ + /*@AND3*/ + odm_set_bb_reg(dm, R_0x1ce8, 0xf0000, 0); + odm_set_bb_reg(dm, R_0x1ce8, BIT(25), 0); /*@AND 3 inv*/ + /*@AND4*/ + odm_set_bb_reg(dm, R_0x1cf0, MASKDWORD, 0); /*@AND 4 mask en*/ + odm_set_bb_reg(dm, R_0x1ce8, BIT(26), 0); /*@AND 4 inv*/ + } else { + /*@AND0 */ + /*path 1 default: enable ori. BB trigger*/ + odm_set_bb_reg(dm, R_0x1ce4, BIT(27), + (adv->la_ori_bb_dis ? 1 : 0)); + + /* @AND1 */ + odm_set_bb_reg(dm, R_0x1ce8, BIT(5), adv->la_and1_inv); + odm_set_bb_reg(dm, R_0x1ce4, MASKH4BITS, adv->la_and1_sel); + odm_set_bb_reg(dm, R_0x1ce8, 0x1f, adv->la_and1_val); + + /*@AND2 */ + odm_set_bb_reg(dm, R_0x1ce8, BIT(15), adv->la_and2_inv); + odm_set_bb_reg(dm, R_0x1ce8, 0x3c0, adv->la_and2_sel); + odm_set_bb_reg(dm, R_0x1ce8, 0x7c00, adv->la_and2_val); + + /*@AND3 */ + odm_set_bb_reg(dm, R_0x1ce8, BIT(25), adv->la_and3_inv); + odm_set_bb_reg(dm, R_0x1ce8, 0xf0000, adv->la_and3_sel); + odm_set_bb_reg(dm, R_0x1ce8, 0x1f00000, adv->la_and3_val); + + /*@AND4 */ + odm_set_bb_reg(dm, R_0x1ce8, BIT(26), adv->la_and4_inv); + odm_set_bb_reg(dm, R_0x1cf0, MASKDWORD, adv->la_and4_mask); + odm_set_bb_reg(dm, R_0x1cec, MASKDWORD, adv->la_and4_bitmap); + } +} + +void phydm_la_bb_adv_cmd_show_jgr3(void *dm_void, u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct la_adv_trig *adv = &smp->adv_trig_table; + + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + " *And0 Disable=%d\n", adv->la_ori_bb_dis); + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + " *And1{sel,val,inv}={0x%x,0x%x,%d}\n *And2{sel,val,inv}={0x%x,0x%x,%d}\n *And3{sel,val,inv}={0x%x,0x%x,%d}\n", + adv->la_and1_sel, adv->la_and1_val, adv->la_and1_inv, + adv->la_and2_sel, adv->la_and2_val, adv->la_and2_inv, + adv->la_and3_sel, adv->la_and3_val, adv->la_and3_inv); + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + " *And4{mask,bitmap,inv}={0x%x,0x%x,%d}\n", + adv->la_and4_mask, adv->la_and4_bitmap, adv->la_and4_inv); +} + +void phydm_la_bb_adv_cmd_jgr3(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct la_adv_trig *adv = &smp->adv_trig_table; + u32 var1[10] = {0}; + u32 adv_trig_en; + + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return; + + if ((strcmp(input[2], "show") == 0)) { + phydm_la_bb_adv_cmd_show_jgr3(dm, _used, output, _out_len); + return; + } + + PHYDM_SSCANF(input[2], DCMD_HEX, &var1[0]); + PHYDM_SSCANF(input[3], DCMD_HEX, &var1[1]); + PHYDM_SSCANF(input[4], DCMD_HEX, &var1[2]); + PHYDM_SSCANF(input[5], DCMD_HEX, &var1[3]); + PHYDM_SSCANF(input[6], DCMD_HEX, &var1[4]); + + adv_trig_en = var1[0]; + + if (adv_trig_en != 1) { + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "Back to Ori-BB-trig\n"); + phydm_la_bb_adv_reset_jgr3(dm); + return; + } + + adv->la_adv_bbtrigger_en = true; + + if (var1[1] == 0) { + adv->la_ori_bb_dis = (boolean)var1[2]; + } else if (var1[1] == 1) { + adv->la_and1_sel = (u8)var1[2]; + adv->la_and1_val = (u8)var1[3]; + adv->la_and1_inv = (boolean)var1[4]; + } else if (var1[1] == 2) { + adv->la_and2_sel = (u8)var1[2]; + adv->la_and2_val = (u8)var1[3]; + adv->la_and2_inv = (boolean)var1[4]; + } else if (var1[1] == 3) { + adv->la_and3_sel = (u8)var1[2]; + adv->la_and3_val = (u8)var1[3]; + adv->la_and2_inv = (boolean)var1[4]; + } else if (var1[1] == 4) { + adv->la_and4_mask = var1[2]; + adv->la_and4_bitmap = var1[3]; + adv->la_and4_inv = (boolean)var1[4]; + } + + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "[Adv_trig_en=%d]\n\n", adv_trig_en); + + phydm_la_bb_adv_cmd_show_jgr3(dm, _used, output, _out_len); +} + +void phydm_la_cmd_fast_jgr3(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct la_adv_trig *adv = &smp->adv_trig_table; + enum auto_detection_state ad_mode; + const u8 ofdm_codeword[8] = {0xb, 0xf, 0xa, 0xe, 0x9, 0xd, 0x8, 0xc}; + u32 codeword; + u8 rate_idx; + u32 trig_time_cca = 0; + s32 val_sign32_tmp = 0; + u32 var[10] = {0}; + u8 bw = *dm->band_width; + + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) { + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "Only Support for JGR-3 ICs\n"); + return; + } + + if (bw > 2) { + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "Not Support for BW > %dM\n", 20 << bw); + return; + } + + PHYDM_SSCANF(input[2], DCMD_DECIMAL, &var[0]); + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &var[1]); + PHYDM_SSCANF(input[4], DCMD_DECIMAL, &var[2]); + + trig_time_cca = ((smp->smp_number_max >> (bw + 1)) / 10) + - (2 << (2 - bw)) - (2 - bw); + + if (var[0] < 10) { + /*=== [Type: 0 ~ 10] : CCA P-edge trigger ==========================*/ + /*--- Basic Trigger Setting --------------------------------*/ + smp->la_trig_mode = 1; + smp->la_trig_sig_sel = 2; + smp->la_trigger_time = trig_time_cca; + smp->la_mac_mask_or_hdr_sel = 0; + smp->la_trigger_edge = 0; + smp->la_smp_rate = 2 - bw; + smp->la_count = 0; + if (var[0] == 0) { /*AGC*/ + smp->la_dma_type = 5; + smp->la_dbg_port = 0x870; + } else if (var[0] == 1) { /*EVM*/ + smp->la_dma_type = 4; + smp->la_dbg_port = 0x392; + } else if (var[0] == 2) { /*SNR*/ + smp->la_dma_type = 4; + if (var[1] == 0) + smp->la_dbg_port = 0x89e; + else + smp->la_dbg_port = 0xa9e; + } else if (var[0] == 3) { /*CFO*/ + smp->la_dma_type = 4; + if (var[1] == 0) + smp->la_dbg_port = 0x88c; + else + smp->la_dbg_port = 0xa8c; + } else if (var[0] == 4) { /*ADC*/ + if (var[1] == 0) { + smp->la_dma_type = 0; + smp->la_dbg_port = 0x880; + } else { + smp->la_dma_type = 1; + smp->la_dbg_port = 0xa80; + } + } + /*--- Adv-Trigger Setting------------------------------------*/ + adv->la_adv_bbtrigger_en = false; + } else if (var[0] < 20) { + /*=== [Type: 10 ~ 19]: RX-EVM Trigger ===============================*/ + /*--- Basic Trigger Setting ---------------------------------*/ + smp->la_trig_mode = 0; + smp->la_trig_sig_sel = 0; + smp->la_mac_mask_or_hdr_sel = 0; + smp->la_trigger_edge = 0; + smp->la_smp_rate = 2 - bw; + smp->la_count = 0; + smp->la_dma_type = 4; + smp->la_dbg_port = 0x392; + + /*--- Adv-Trigger Setting -----------------------------------*/ + phydm_la_bb_adv_reset_jgr3(dm); + adv->la_adv_bbtrigger_en = true; + + /*And[0]*/ + adv->la_ori_bb_dis = true; + + /*And[1]*/ + adv->la_and1_inv = 0; + adv->la_and1_sel = 4; /*RX-state*/ + if (var[2] == 0) { + /*L-preamble 8+8+4 = 20*/ + smp->la_trigger_time = trig_time_cca - 20; + /*Legacy Data*/ + adv->la_and1_val = 5; + } else if (var[2] == 1) { + /*HT-preamble (8+8+4) + (8+4+4*Nrx) = 32 + Nrx * 4*/ + smp->la_trigger_time = trig_time_cca - 32 - + (dm->num_rf_path * 4); + /*HT Data*/ + adv->la_and1_val = 18; + } else { + /*VHT-preamble (8+8+4) + (8+4+4*Nrx) +4 = 36 + Nrx * 4*/ + smp->la_trigger_time = trig_time_cca - 36 - + (dm->num_rf_path * 4); + /*VHT Data*/ + adv->la_and1_val = 18; + } + + /*And[2]*/ + adv->la_and2_inv = 0; + adv->la_and2_sel = 0; /*Disable*/ + + /*And[3]*/ + adv->la_and2_inv = 0; + adv->la_and3_sel = 0; /*Disable*/ + + /*And[4]*/ + adv->la_and4_inv = 0; + + if (var[0] == 11) { + /*[>= -X dB]*/ + if (var[1] == 2) { + adv->la_and4_bitmap = 0; + adv->la_and4_mask = 0x1; + } else if (var[1] == 4) { + adv->la_and4_bitmap = 0; + adv->la_and4_mask = 0x3; + } else if (var[1] == 8) { + adv->la_and4_bitmap = 0; + adv->la_and4_mask = 0x7; + } else if (var[1] == 16) { + adv->la_and4_bitmap = 0; + adv->la_and4_mask = 0xf; + } else if (var[1] == 32) { + adv->la_and4_bitmap = 0; + adv->la_and4_mask = 0x1f; + } else if (var[1] == 64) { + adv->la_and4_bitmap = 0; + adv->la_and4_mask = 0x3f; + } else { + PDM_SNPF(*_out_len, *_used, output + *_used, + *_out_len - *_used, + "Not Support >= -%d dB\n", var[1]); + return; + } + } else if (var[0] == 10) { + /*[<= -X dB]*/ + if (var[1] == 2) { + adv->la_and4_bitmap = 0x7e; + adv->la_and4_mask = 0x7e; + } else if (var[1] == 4) { + adv->la_and4_bitmap = 0x7c; + adv->la_and4_mask = 0x7c; + } else if (var[1] == 8) { + adv->la_and4_bitmap = 0x78; + adv->la_and4_mask = 0x78; + } else if (var[1] == 16) { + adv->la_and4_bitmap = 0x70; + adv->la_and4_mask = 0x70; + } else if (var[1] == 32) { + adv->la_and4_bitmap = 0x60; + adv->la_and4_mask = 0x60; + } else if (var[1] == 64) { + adv->la_and4_bitmap = 0x40; + adv->la_and4_mask = 0x40; + } else { + PDM_SNPF(*_out_len, *_used, output + *_used, + *_out_len - *_used, + "Not Support <= -%d dB\n", var[1]); + return; + } + } else if (var[0] == 12) { + /*[= -X dB]*/ + val_sign32_tmp = 0 - (s32)var[1]; + adv->la_and4_bitmap = (u32)(val_sign32_tmp & 0x7f); + adv->la_and4_mask = 0x7f; + } + } else if (var[0] < 30) { + /*=== [Type: 20 ~ 29]: RX-Rate Trigger ==============================*/ + /*--- Basic Trigger Setting ---------------------------------*/ + smp->la_trig_mode = 0; + smp->la_trig_sig_sel = 0; + smp->la_mac_mask_or_hdr_sel = 0; + smp->la_trigger_edge = 0; + smp->la_smp_rate = 2 - bw; + smp->la_count = 0; + smp->la_dma_type = 4; + + rate_idx = (u8)var[1]; + + /*--- Adv-Trigger Setting -----------------------------------*/ + phydm_la_bb_adv_reset_jgr3(dm); + adv->la_adv_bbtrigger_en = true; + + /*And[0]*/ + adv->la_ori_bb_dis = true; + + /*And[1]*/ + adv->la_and1_inv = 0; + adv->la_and1_sel = 4; /*RX-state*/ + + if (rate_idx <= ODM_RATE54M && rate_idx >= ODM_RATE6M) { + ad_mode = AD_LEGACY_MODE; + codeword = (u32)ofdm_codeword[rate_idx - ODM_RATE6M]; + smp->la_dbg_port = 0x3a9; + /*L-preamble 8+8 = 16*/ + smp->la_trigger_time = trig_time_cca - 20; + /*Legacy Data*/ + adv->la_and1_val = 5; + } else if (rate_idx <= ODM_RATEMCS31) { + ad_mode = AD_HT_MODE; + codeword = (u32)(rate_idx - ODM_RATEMCS0); + smp->la_dbg_port = 0x3aa; + /*HT-preamble (8+8+4) + (8+4+4*Nrx) = 32 + Nrx * 4*/ + smp->la_trigger_time = trig_time_cca - 32 - + (dm->num_rf_path * 4); + /*HT,VHT Data*/ + adv->la_and1_val = 18; + } else if (rate_idx <= ODM_RATEVHTSS4MCS9) { + ad_mode = AD_VHT_MODE; + codeword = (u32)phydm_rate_order_compute(dm, rate_idx); + codeword--; + smp->la_dbg_port = 0x3ab; + /*VHT-preamble (8+8+4) + (8+4+4*Nrx) = 36 + Nrx * 4*/ + smp->la_trigger_time = trig_time_cca - 36 - + (dm->num_rf_path * 4); + /*HT,VHT Data*/ + adv->la_and1_val = 18; + } else { + PDM_SNPF(*_out_len, *_used, output + *_used, + *_out_len - *_used, + "Not Support\n"); + return; + } + + /*And[2]*/ + adv->la_and2_inv = 0; + adv->la_and2_sel = 0; /*Disable*/ + + /*And[3]*/ + adv->la_and2_inv = 0; + adv->la_and3_sel = 0; /*Disable*/ + + /*And[4]*/ + adv->la_and4_inv = 0; + + if (var[0] == 20) { + if (ad_mode == AD_LEGACY_MODE) { + adv->la_and4_bitmap = codeword; + adv->la_and4_mask = 0x3000000f; + } else if (ad_mode == AD_HT_MODE) { + adv->la_and4_bitmap = (2 << 28) | codeword; + adv->la_and4_mask = 0x3000003f; + } else { /* AD_VHT_MODE*/ + adv->la_and4_bitmap = (1 << 28) | + (codeword << 4); + adv->la_and4_mask = 0x300000f0; + } + } else { + PDM_SNPF(*_out_len, *_used, output + *_used, + *_out_len - *_used, + "Not Support\n"); + return; + } + } else { + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "Not Support\n"); + return; + } + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "[Basic-Trigger]\n"); + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + " *echo lamode 1 %d %d %d %d %d %x %d %d %d\n\n", + smp->la_trig_mode, smp->la_trig_sig_sel, smp->la_dma_type, + smp->la_trigger_time, smp->la_mac_mask_or_hdr_sel, + smp->la_dbg_port, smp->la_trigger_edge, smp->la_smp_rate, + smp->la_count); + pr_debug("echo lamode 1 %d %d %d %d %d %x %d %d %d\n\n", + smp->la_trig_mode, smp->la_trig_sig_sel, smp->la_dma_type, + smp->la_trigger_time, smp->la_mac_mask_or_hdr_sel, + smp->la_dbg_port, smp->la_trigger_edge, smp->la_smp_rate, + smp->la_count); + + if (adv->la_adv_bbtrigger_en) { + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "[Adv-Trigger]\n"); + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + " *And0 Disable=%d\n", adv->la_ori_bb_dis); + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + " *And1{sel,val,inv}={0x%x,0x%x,%d}\n *And2{sel,val,inv}={0x%x,0x%x,%d}\n *And3{sel,val,inv}={0x%x,0x%x,%d}\n", + adv->la_and1_sel, adv->la_and1_val, adv->la_and1_inv, + adv->la_and2_sel, adv->la_and2_val, adv->la_and2_inv, + adv->la_and3_sel, adv->la_and3_val, adv->la_and3_inv); + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + " *And4{mask,bitmap,inv}={0x%x,0x%x,%d}\n", + adv->la_and4_mask, adv->la_and4_bitmap, + adv->la_and4_inv); + } + phydm_la_set(dm); +} + +#endif + +void +phydm_la_buffer_print(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; + u64 la_pattern_msb, la_pattern_lsb; + u64 la_pattern, la_pattern_part; + s64 tmp_s64; + u64 mask = 0xffffffff; + u8 mask_length = 0; + u32 i; + u32 idx; + u32 var[10] = {0}; + + if (!buf->octet || buf->length == 0 || buf->length < smp->smp_number) + return; + + PHYDM_SSCANF(input[2], DCMD_DECIMAL, &var[0]); + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &var[1]); + PHYDM_SSCANF(input[4], DCMD_DECIMAL, &var[2]); + PHYDM_SSCANF(input[5], DCMD_DECIMAL, &var[3]); + + pr_debug("echo lamode 1 %d %d %d %d %d %x %d %d %d\n\n", + smp->la_trig_mode, smp->la_trig_sig_sel, smp->la_dma_type, + smp->la_trigger_time, smp->la_mac_mask_or_hdr_sel, + smp->la_dbg_port, smp->la_trigger_edge, smp->la_smp_rate, + smp->la_count); + pr_debug("[LA Data Dump] smp_number = %d\n", smp->smp_number); + pr_debug("Dump_Start\n"); + + if (var[0] == 0) { + for (i = 0; i < smp->smp_number; i++) { + idx = i << 1; + pr_debug("%08x%08x\n", buf->octet[idx], + buf->octet[idx + 1]); + } + } else if (var[0] == 1) { + /*------------------------*/ + if (var[1] == 0) + pr_debug("[Hex]\n"); + else if (var[1] == 1) + pr_debug("[Dec unsigned]\n"); + else if (var[1] == 2) + pr_debug("[Dec signed]\n"); + + pr_debug("BIT[%d:%d]\n", var[3], var[2]); + + if (var[2] > var[3]) { + pr_debug("[Warning] BIT_L > BIT_H\n"); + return; + } + + mask_length = (u8)(var[3] - var[2] + 1); + mask = phydm_gen_bitmask(mask_length) << var[2]; + /*------------------------*/ + for (i = 0; i < smp->smp_number; i++) { + idx = i << 1; + la_pattern_msb = (u64)buf->octet[idx]; + la_pattern_lsb = (u64)buf->octet[idx + 1]; + la_pattern = (la_pattern_msb << 32) | la_pattern_lsb; + la_pattern_part = (la_pattern & mask) >> var[2]; + + if (var[1] == 0) { + pr_debug("0x%llx\n", la_pattern_part); + } else if (var[1] == 1) { + pr_debug("%llu\n", la_pattern_part); + } else if (var[1] == 2) { + tmp_s64 = phydm_cnvrt_2_sign_64(la_pattern_part, + mask_length); + pr_debug("%lld\n", tmp_s64); + } + } + } + pr_debug("Dump_End\n\n"); +} + +void +phydm_la_buffer_release(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; + + if (buf->length != 0x0) { + odm_free_memory(dm, buf->octet, buf->length); + buf->length = 0x0; + } +} + +boolean +phydm_la_buffer_allocate(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + #endif + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; + boolean ret = true; + + pr_debug("[LA mode BufferAllocate]\n"); + + if (buf->length == 0) { + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + if (PlatformAllocateMemoryWithZero(adapter, (void **)& + buf->octet, + buf->buffer_size) != + RT_STATUS_SUCCESS) + ret = false; + #else + odm_allocate_memory(dm, (void **)&buf->octet, buf->buffer_size); + + if (!buf->octet) + ret = false; + #endif + + if (ret) + buf->length = buf->buffer_size; + } + + return ret; +} + +void phydm_la_access_tx_pkt_buf(void *dm_void, u32 addr, u32 buff_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; + u32 page; + u32 data_l = 0, data_h = 0; + + #if (RTL8192F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8192F) { + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + indirect_access_sdram_8192f(dm->adapter, TX_PACKET_BUFFER, + TRUE, (u16)addr >> 3, 0, + &data_h, &data_l); + #else + odm_write_1byte(dm, R_0x0106, 0x69); + odm_set_mac_reg(dm, R_0x0140, MASKDWORD, addr >> 3); + data_l = odm_get_mac_reg(dm, R_0x0144, MASKDWORD); + data_h = odm_get_mac_reg(dm, R_0x0148, MASKDWORD); + odm_write_1byte(dm, R_0x0106, 0x0); + #endif + } else + #endif + { + /* Reg140=0x780+(addr>>12), + * addr=0x30~0x3F, total 16 pages + */ + page = addr >> 12; + + if (page != smp->txff_page) { + smp->txff_page = page; + odm_set_mac_reg(dm, R_0x0140, MASKLWORD, 0x780 + page); + } + data_l = odm_read_4byte(dm, R_0x8000 + (addr & 0xfff)); + data_h = odm_read_4byte(dm, R_0x8000 + (addr & 0xfff) + 4); + } + + buf->octet[buff_idx] = data_h; + buf->octet[buff_idx + 1] = data_l; + + /*@==== [Print LA Patterns] ==========================================*/ + if (smp->is_la_print) + pr_debug("%08x%08x\n", data_h, data_l); +} + +void phydm_la_get_tx_pkt_buf(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; + u32 i = 0, value32 = 0; + u32 addr = 0, finish_addr = 0; /* @(unit: 8Byte)*/ + boolean is_round_up = false; + u32 addr_8byte = 0; + u32 round_up_point = 0; + #if (RTL8814B_SUPPORT) + boolean recover_success = true; + #endif + + odm_memory_set(dm, buf->octet, 0, buf->length); + pr_debug("GetTxPktBuf\n"); + + /*@==== [Get LA Report] ==============================================*/ + if (dm->support_ic_type & ODM_RTL8192F) { + value32 = odm_read_4byte(dm, R_0x7f0); + is_round_up = (boolean)((value32 & BIT(31)) >> 31); + finish_addr = (value32 & 0x7FFF8000) >> 15; /*@16 bit (unit: 8Byte)*/ + } else { + odm_write_1byte(dm, R_0x0106, 0x69); + value32 = odm_read_4byte(dm, R_0x7c0); + is_round_up = (boolean)((value32 & BIT(31)) >> 31); + + if (dm->support_ic_type & PHYDM_LA_STORE_IN_IMEM_IC) + finish_addr = (value32 & 0x7FFF8000) >> 15; /*@16 bit (unit: 8Byte)*/ + else + finish_addr = (value32 & 0x7FFF0000) >> 16; /*@15bit (unit: 8Byte)*/ + } + + #if (RTL8814B_SUPPORT) + recover_success = phydm_la_finish_addr_recover_8814B(dm, &finish_addr); + #endif + + pr_debug("start_addr = ((0x%x)), end_addr = ((0x%x)), buffer_size = ((0x%x))\n", + buf->start_pos, buf->end_pos, buf->buffer_size); + if (is_round_up) { + pr_debug("buf_start(0x%x)|----2---->|finish_addr(0x%x)|----1---->|buf_end(0x%x)\n", + buf->start_pos, finish_addr << 3, buf->end_pos); + addr = (finish_addr + 2) << 3; /*+1 or +2 ??*/ + round_up_point = (buf->end_pos - addr) >> 3; /*@Byte to 8Byte*/ + smp->smp_number = smp->smp_number_max; + pr_debug("is_round_up=(%d), round_up_point=(%d), 0x7c0/0x7F0=(0x%x), smp_number=(%d)\n", + is_round_up, round_up_point, value32, smp->smp_number); + } else { + pr_debug("buf_start(0x%x)|------->|finish_addr(0x%x) |buf_end(0x%x)\n", + buf->start_pos, finish_addr << 3, buf->end_pos); + addr = buf->start_pos; + addr_8byte = addr >> 3; + smp->smp_number = DIFF_2(addr_8byte, finish_addr); + + pr_debug("is_round_up=(%d), smp_number=(%d)\n", + is_round_up, smp->smp_number); + } + + /*@==== [Get LA Patterns in TXFF] ====================================*/ + pr_debug("Dump_Start\n"); + #ifdef PHYDM_COMPILE_LA_STORE_IN_IMEM + phydm_la_mv_data_2_tx_buffer(dm); + #endif + + #if (RTL8814B_SUPPORT) + if ((dm->support_ic_type & ODM_RTL8814B) && !recover_success) { + addr = buf->start_pos; + smp->smp_number = smp->smp_number_max; + } + #endif + + for (i = 0; i < smp->smp_number; i++) { + phydm_la_access_tx_pkt_buf(dm, addr, i << 1); + addr += 8; + + if (addr >= buf->end_pos) + addr = buf->start_pos; /*Ring buffer*/ + } + + #if (RTL8197F_SUPPORT) + phydm_la_stop_dma_8197f(dm, PHYDM_RESTORE); + #endif + pr_debug("Dump_End\n"); +} + +void phydm_la_set_trig_src(void *dm_void, u8 la_trig_mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg = (dm->support_ic_type == ODM_RTL8192F) ? R_0x7f0 : R_0x7c0; + + if (la_trig_mode == PHYDM_ADC_MAC_TRIG) + odm_set_mac_reg(dm, reg, BIT(3), 1); + else + odm_set_mac_reg(dm, reg, BIT(3), 0); +} + +void phydm_la_set_mac_iq_dump(void *dm_void, boolean impossible_trig_condi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + u32 reg_value = 0; + u32 reg1 = 0, reg2 = 0, reg3 = 0; + + if (dm->support_ic_type & ODM_RTL8192F) { + reg1 = R_0x7f0; + reg2 = R_0x7f4; + reg3 = R_0x7f8; + } else { + reg1 = R_0x7c0; + reg2 = R_0x7c4; + reg3 = R_0x7c8; + } + + odm_write_1byte(dm, reg1, 0); /*@clear all reg1*/ + /*@Enable LA mode HW block*/ + odm_set_mac_reg(dm, reg1, BIT(0), 1); + + #if (RTL8723F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8723F) + phydm_la_mac_clk_en(dm, true); + #endif + + if (smp->la_trig_mode == PHYDM_MAC_TRIG) { + smp->la_dump_mode = LA_MAC_DBG_DUMP; + /*polling bit for MAC mode*/ + odm_set_mac_reg(dm, reg1, BIT(2), 1); + /*trigger mode for MAC*/ + odm_set_mac_reg(dm, reg1, 0x18, smp->la_trigger_edge); + pr_debug("[MAC_trig] ref_mask=(0x%x), ref_value=(0x%x), dbg_port =(0x%x)\n", + smp->la_mac_mask_or_hdr_sel, smp->la_trig_sig_sel, + smp->la_dbg_port); + /*@[Set MAC Debug Port]*/ + odm_set_mac_reg(dm, R_0xf4, BIT(16), 1); + odm_set_mac_reg(dm, R_0x38, 0xff0000, smp->la_dbg_port); + odm_set_mac_reg(dm, reg2, MASKDWORD, + smp->la_mac_mask_or_hdr_sel); + odm_set_mac_reg(dm, reg3, MASKDWORD, smp->la_trig_sig_sel); + } else { + smp->la_dump_mode = LA_BB_ADC_DUMP; + + if (smp->la_trig_mode == PHYDM_ADC_MAC_TRIG) { + /*polling bit for MAC trigger event*/ + if (impossible_trig_condi) + phydm_la_set_trig_src(dm, PHYDM_ADC_BB_TRIG); + else + phydm_la_set_trig_src(dm, PHYDM_ADC_MAC_TRIG); + + odm_set_mac_reg(dm, reg1, 0xc0, smp->la_trig_sig_sel); + + if (smp->la_trig_sig_sel == ADCSMP_TRIG_REG) { + /* @manual trigger reg1[5] = 0->1*/ + odm_set_mac_reg(dm, reg1, BIT(5), 1); + } + } + /*polling bit for BB ADC mode*/ + odm_set_mac_reg(dm, reg1, BIT(1), 1); + } + + reg_value = odm_get_mac_reg(dm, reg1, 0xff); + pr_debug("4. [Set MAC IQ dump] 0x%x[7:0]=(0x%x)\n", reg1, reg_value); + + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + RT_TRACE_EX(COMP_LA_MODE, DBG_LOUD, + ("4. [Set MAC IQ dump] 0x%x[7:0]=(0x%x)\n", reg1, + reg_value)); + #endif +} + +void phydm_la_set_bb_dbg_port(void *dm_void, boolean impossible_trig_condi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + + u8 trig_mode = smp->la_trig_mode; + u32 trig_sel = smp->la_trig_sig_sel; + u32 dbg_port = smp->la_dbg_port; + + if (trig_mode == PHYDM_MAC_TRIG) + trig_sel = 0; /*@ignore this setting*/ + + /*set BB debug port*/ + if (impossible_trig_condi) { + dbg_port = 0xf; + trig_sel = 0; + pr_debug("[BB Setting] fake-trigger!\n"); + } + + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, dbg_port)) { + pr_debug(" *Set dbg_port=(0x%x)\n", dbg_port); + } else { + dbg_port = phydm_get_bb_dbg_port_idx(dm); + pr_debug("[Set dbg_port fail!] Curr-DbgPort=0x%x\n", dbg_port); + } + + /*@debug port bit*/ + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0x95c, 0x1f, trig_sel); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_bb_reg(dm, R_0x1ce4, 0x3e000, trig_sel); + #endif + } else { + odm_set_bb_reg(dm, R_0x9a0, 0x1f, trig_sel); + } + + if (smp->la_trig_mode == PHYDM_ADC_BB_TRIG) { + pr_debug(" *Set dbg_port[BIT] = %d\n", trig_sel); + + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + RT_TRACE_EX(COMP_LA_MODE, DBG_LOUD, + (" *Set dbg_port[BIT] = %d\n", trig_sel)); + #endif + } +} + +void phydm_la_set_bb(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + + u8 trig_mode = smp->la_trig_mode; + u8 edge = smp->la_trigger_edge; + u8 smp_rate = smp->la_smp_rate; + u8 dma_type = smp->la_dma_type; + u32 dbg_port_hdr_sel = 0; + char *trig_mode_word = NULL; + + pr_debug("3. [BB Setting] mode=(%d), Edge=(%s), smp_rate=(%dM), Dma_type=(%d)\n", + trig_mode, + (edge == 0) ? "P" : "N", 80 >> smp_rate, dma_type); + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + if (trig_mode == PHYDM_ADC_RF0_TRIG) + dbg_port_hdr_sel = 9; /*@DBGOUT_RFC_a[31:0]*/ + else if (trig_mode == PHYDM_ADC_RF1_TRIG) + dbg_port_hdr_sel = 8; /*@DBGOUT_RFC_b[31:0]*/ + else if ((trig_mode == PHYDM_ADC_BB_TRIG) || + (trig_mode == PHYDM_ADC_MAC_TRIG)) { + if (smp->la_mac_mask_or_hdr_sel <= 0xf) + dbg_port_hdr_sel = smp->la_mac_mask_or_hdr_sel; + else + dbg_port_hdr_sel = 0; + } + + phydm_bb_dbg_port_header_sel(dm, dbg_port_hdr_sel); + + odm_set_bb_reg(dm, R_0x8b4, BIT(7), 1);/*@update rpt every pkt*/ + odm_set_bb_reg(dm, R_0x95c, 0xf00, dma_type); + /*@0: posedge, 1: negedge*/ + odm_set_bb_reg(dm, R_0x95c, BIT(31), edge); + odm_set_bb_reg(dm, R_0x95c, 0xe0, smp_rate); + /* @(0:) '80MHz' + * (1:) '40MHz' + * (2:) '20MHz' + * (3:) '10MHz' + * (4:) '5MHz' + * (5:) '2.5MHz' + * (6:) '1.25MHz' + * (7:) '160MHz (for BW160 ic)' + */ + #if (RTL8821C_SUPPORT || RTL8195B_SUPPORT) + phydm_la_clk_en(dm, true); + #endif + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_bb_reg(dm, R_0x1eb4, BIT(23), 0x1);/*@update rpt every pkt*/ + /*@MAC-PHY timing*/ + odm_set_bb_reg(dm, R_0x1ce4, BIT(7) | BIT(6), 0); + odm_set_bb_reg(dm, R_0x1cf4, BIT(23), 1); /*@LA mode on*/ + odm_set_bb_reg(dm, R_0x1ce4, 0x3f, dma_type); + /*@0: posedge, 1: negedge ??*/ + odm_set_bb_reg(dm, R_0x1ce4, BIT(26), edge); + odm_set_bb_reg(dm, R_0x1ce4, 0x700, smp_rate); + + phydm_la_bb_adv_trig_setting_jgr3(dm); + #endif + } else { + if (dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) + odm_set_bb_reg(dm, R_0xd00, BIT(26), 0x1); /*@update rpt every pkt*/ + + #if (RTL8192F_SUPPORT) + if ((dm->support_ic_type & ODM_RTL8192F)) + /*@LA reset HW block enable for true-mac asic*/ + odm_set_bb_reg(dm, R_0x9a0, BIT(15), 1); + #endif + + odm_set_bb_reg(dm, R_0x9a0, 0xf00, dma_type); + /*@0: posedge, 1: negedge*/ + odm_set_bb_reg(dm, R_0x9a0, BIT(31), edge); + odm_set_bb_reg(dm, R_0x9a0, 0xe0, smp_rate); + /* @(0:) '80MHz' + * (1:) '40MHz' + * (2:) '20MHz' + * (3:) '10MHz' + * (4:) '5MHz' + * (5:) '2.5MHz' + * (6:) '1.25MHz' + * (7:) '160MHz (for BW160 ic)' + */ + } +} + +void phydm_la_set_mac_trigger_time(void *dm_void, u32 trigger_time_mu_sec) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 time_unit_num = 0; + u32 unit = 0; + + if (trigger_time_mu_sec < 128) + unit = 0; /*unit: 1mu sec*/ + else if (trigger_time_mu_sec < 256) + unit = 1; /*unit: 2mu sec*/ + else if (trigger_time_mu_sec < 512) + unit = 2; /*unit: 4mu sec*/ + else if (trigger_time_mu_sec < 1024) + unit = 3; /*unit: 8mu sec*/ + else if (trigger_time_mu_sec < 2048) + unit = 4; /*unit: 16mu sec*/ + else if (trigger_time_mu_sec < 4096) + unit = 5; /*unit: 32mu sec*/ + else if (trigger_time_mu_sec < 8192) + unit = 6; /*unit: 64mu sec*/ + else if (trigger_time_mu_sec < 16384) + if (dm->support_ic_type & ODM_RTL8723F) + unit = 7; /*unit: 128mu sec*/ + + time_unit_num = (u8)(trigger_time_mu_sec >> unit); + + pr_debug("2. [Set Trigger Time] Trig_Time = ((%d)) * unit = ((2^%d us))\n", + time_unit_num, unit); + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + RT_TRACE_EX(COMP_LA_MODE, DBG_LOUD, ( + "3. [Set Trigger Time] Trig_Time = ((%d)) * unit = ((2^%d us))\n", + time_unit_num, unit)); + #endif + + if (dm->support_ic_type & ODM_RTL8192F) { + odm_set_mac_reg(dm, R_0x7fc, BIT(2) | BIT(1) | BIT(0), unit); + odm_set_mac_reg(dm, R_0x7f0, 0x7f00, (time_unit_num & 0x7f)); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_RTL8814B) { + odm_set_mac_reg(dm, R_0x7cc, BIT(20) | BIT(19) | BIT(18), unit); + odm_set_mac_reg(dm, R_0x7c0, 0x7f00, (time_unit_num & 0x7f)); + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_mac_reg(dm, R_0x7cc, BIT(18) | BIT(17) | BIT(16), unit); + odm_set_mac_reg(dm, R_0x7c0, 0x7f00, (time_unit_num & 0x7f)); + #endif + } else { + odm_set_mac_reg(dm, R_0x7cc, BIT(20) | BIT(19) | BIT(18), unit); + odm_set_mac_reg(dm, R_0x7c0, 0x7f00, (time_unit_num & 0x7f)); + } +} + +void phydm_la_set_buff_mode(void *dm_void, enum la_buff_mode mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + struct rtl8192cd_priv *priv = dm->priv; + u8 normal_LA_on = priv->pmib->miscEntry.normal_LA_on; +#endif + u32 buff_size_base = 0; + u32 end_pos_tmp = 0; + + smp->la_buff_mode = mode; + switch (dm->support_ic_type) { + case ODM_RTL8814A: + buff_size_base = 0x10000; + end_pos_tmp = 0x40000; + break; + case ODM_RTL8822B: + case ODM_RTL8822C: + case ODM_RTL8812F: + buff_size_base = 0x20000; /*@WIN: TX_FIFO_SIZE_LA_8822C*/ + end_pos_tmp = 0x40000; + break; + case ODM_RTL8814B: + buff_size_base = 0x30000; + end_pos_tmp = 0x60000; + break; +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + case ODM_RTL8197F: + case ODM_RTL8198F: + case ODM_RTL8197G: + buff_size_base = 0x10000; + end_pos_tmp = (normal_LA_on == 1) ? 0x20000 : 0x10000; + break; +#endif + case ODM_RTL8192F: + buff_size_base = 0xE000; + end_pos_tmp = 0x10000; + break; + case ODM_RTL8821C: + buff_size_base = 0x8000; + end_pos_tmp = 0x10000; + break; + case ODM_RTL8195B: + buff_size_base = 0x4000; + end_pos_tmp = 0x8000; + break; + case ODM_RTL8723F: + buff_size_base = 0x20000; + end_pos_tmp = 0x60000; + break; + default: + pr_debug("[%s] Warning!", __func__); + break; + } + + buf->buffer_size = buff_size_base; + + if (dm->support_ic_type & ODM_RTL8814B) { + if (mode == ADCSMP_BUFF_HALF) { + odm_set_mac_reg(dm, R_0x7cc, BIT(21), 0); + } else { + buf->buffer_size = buf->buffer_size << 1; + odm_set_mac_reg(dm, R_0x7cc, BIT(21), 1); + } + } else if (dm->support_ic_type & FULL_BUFF_MODE_SUPPORT) { + if (mode == ADCSMP_BUFF_HALF) { + odm_set_mac_reg(dm, R_0x7cc, BIT(30), 0); + } else { + buf->buffer_size = buf->buffer_size << 1; + odm_set_mac_reg(dm, R_0x7cc, BIT(30), 1); + } + } + + buf->end_pos = end_pos_tmp; + buf->start_pos = end_pos_tmp - buf->buffer_size; + smp->smp_number_max = buf->buffer_size >> 3; + + pr_debug("start_addr=(0x%x), end_addr=(0x%x), buffer_size=(0x%x), smp_number_max=(%d)\n", + buf->start_pos, buf->end_pos, buf->buffer_size, + smp->smp_number_max); +} + +void phydm_la_adc_smp_start(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + u8 tmp_u1b = 0; + u8 i = 0; + u8 polling_bit = 0; + u8 bkp_val = 0; + boolean polling_ok = false; + boolean impossible_trig_condi = (smp->en_fake_trig) ? true : false; + + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + RT_TRACE_EX(COMP_LA_MODE, DBG_LOUD, + ("1. [BB Setting] Mode=(%d), DbgPort=(0x%x), Edge=(%d), SmpRate=(%d), Trig_Sel=(0x%x), Dma_type=(%d)\n", + smp->la_trig_mode, smp->la_dbg_port, smp->la_trigger_edge, + smp->la_smp_rate, smp->la_trig_sig_sel, smp->la_dma_type)); + #endif + pr_debug("1. [BB Setting] trig_mode = ((%d)), dbg_port = ((0x%x)), Trig_Edge = ((%d)), smp_rate = ((%d)), Trig_Sel = ((0x%x)), Dma_type = ((%d))\n", + smp->la_trig_mode, smp->la_dbg_port, smp->la_trigger_edge, + smp->la_smp_rate, smp->la_trig_sig_sel, smp->la_dma_type); + + if(dm->support_ic_type & ODM_RTL8723F) + bkp_val = (u8)odm_get_mac_reg(dm, R_0x1008, BIT(1)); + + phydm_la_set_mac_trigger_time(dm, smp->la_trigger_time); + phydm_la_set_bb(dm); + phydm_la_set_bb_dbg_port(dm, impossible_trig_condi); + phydm_la_set_mac_iq_dump(dm, impossible_trig_condi); + + #if (DM_ODM_SUPPORT_TYPE & ODM_AP) + watchdog_stop(dm->priv); + #endif + + if (impossible_trig_condi) { + ODM_delay_ms(100); + phydm_la_set_bb_dbg_port(dm, false); + + if (smp->la_trig_mode == PHYDM_ADC_MAC_TRIG) { + phydm_la_set_trig_src(dm, PHYDM_ADC_MAC_TRIG); + } + } +#if RTL8198F_SUPPORT + phydm_la_pre_run(dm); +#endif + polling_bit = (smp->la_dump_mode == LA_BB_ADC_DUMP) ? BIT(1) : BIT(2); + do { /*Polling time always use 100ms, when it exceed 2s, break loop*/ + if (dm->support_ic_type & ODM_RTL8192F) + tmp_u1b = odm_read_1byte(dm, R_0x7f0); + else + tmp_u1b = odm_read_1byte(dm, R_0x7c0); + + pr_debug("[%d] polling rpt=((0x%x))\n", i, tmp_u1b); + + if (smp->adc_smp_state != ADCSMP_STATE_SET) { + pr_debug("[state Error] state != ADCSMP_STATE_SET\n"); + break; + + } else if (tmp_u1b & polling_bit) { + ODM_delay_ms(100); + i++; + continue; + } else { + pr_debug("[LA Query OK] polling_bit=%d\n", polling_bit); + polling_ok = true; + break; + } + } while (i < 20); + + if (smp->adc_smp_state == ADCSMP_STATE_SET) { + if (polling_ok) + phydm_la_get_tx_pkt_buf(dm); + else + pr_debug("[Polling timeout]\n"); + } + + #if (DM_ODM_SUPPORT_TYPE & ODM_AP) + watchdog_resume(dm->priv); + #endif + + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (smp->adc_smp_state == ADCSMP_STATE_SET) + smp->adc_smp_state = ADCSMP_STATE_QUERY; + #endif + + pr_debug("[LA mode] la_count = ((%d))\n", smp->la_count); + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + RT_TRACE_EX(COMP_LA_MODE, DBG_LOUD, + ("[LA mode] la_count = ((%d))\n", smp->la_count)); + #endif + + phydm_la_stop(dm); + + if (smp->la_count == 0) { + pr_debug("LA Dump finished ---------->\n\n\n"); + phydm_release_bb_dbg_port(dm); + + #if (RTL8821C_SUPPORT || RTL8195B_SUPPORT) + phydm_la_clk_en(dm, false); + #endif + #if (RTL8723F_SUPPORT) + if(dm->support_ic_type & ODM_RTL8723F) + phydm_la_mac_clk_en(dm, (bkp_val == 1) ? true : false); + #endif + } else { + smp->la_count--; + pr_debug("LA Dump more ---------->\n\n\n"); + phydm_la_set(dm); + } +} + +void phydm_la_set(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean is_set_success = true; + struct rt_adcsmp *smp = &dm->adcsmp; + + if (smp->adc_smp_state != ADCSMP_STATE_IDLE) + is_set_success = false; + else if (smp->adc_smp_buf.length == 0) + is_set_success = phydm_la_buffer_allocate(dm); + + if (!is_set_success) { + pr_debug("[LA Set Fail] LA_State=(%d)\n", smp->adc_smp_state); + return; + } + + smp->adc_smp_state = ADCSMP_STATE_SET; + + pr_debug("[LA Set Success] LA_State=(%d)\n", smp->adc_smp_state); + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + + pr_debug("ADCSmp_work_item_index=(%d)\n", smp->la_work_item_index); + + if (smp->la_work_item_index != 0) { + odm_schedule_work_item(&smp->adc_smp_work_item_1); + smp->la_work_item_index = 0; + } else { + odm_schedule_work_item(&smp->adc_smp_work_item); + smp->la_work_item_index = 1; + } +#else + phydm_la_adc_smp_start(dm); +#endif +} + +void phydm_la_cmd(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_LA_MODE)) + return; + +#ifdef PHYDM_COMPILE_LA_STORE_IN_IMEM + if (dm->support_ic_type & PHYDM_LA_STORE_IN_IMEM_IC) { + if (dm->is_download_fw) + return; + } + #if RTL8198F_SUPPORT + if (dm->support_ic_type & ODM_RTL8198F) { + if (!*dm->mp_mode && !dm->priv->pmib->miscEntry.normal_LA_on) { + pr_debug("plz re-set normal_LA_on = 1 & DnUp.\n"); + return; + } + } + #endif +#endif + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + /*@dbg_print("echo cmd input_num = %d\n", input_num);*/ + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "=====[LA Mode Help] =============================\n"); + /*Trigger*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "BB_trig: 1 0 {DbgPort Bit} {DMA#} {TrigTime} {DbgPort_head(Jgr2)}\n\t{DbgPort} {Edge: 0(P),1(N)} {f_smp:80 >> N} {Capture num}\n\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "MAC_trig: 1 1 {0-ok/1-fail/2-cca} {DMA#} {TrigTime} {DbgPort_head(Jgr2)}\n\t{DbgPort} {N/A} {f_smp:80 >> N} {Cpture num}\n\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "All: {En} {0:ADC_BB_trig,1:ADC MAC_trig,2:RF0,3:RF1,4:MAC}\n\t{BB:dbg_port[bit],BB_MAC:0-ok/1-fail/2-cca,MAC:ref} {DMA#} {TrigTime}\n\t{DbgPort_head/ref_mask} {dbg_port} {0:P_Edge, 1:N_Edge} {SpRate:0-80M,1-40M,2-20M} {Capture num}\n\n"); + /*Adv-Trig*/ + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + PDM_SNPF(out_len, used, output + used, out_len - used, + "adv show\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "adv {adv_trig_en} {0:And[0]_disable} {en}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "adv {adv_trig_en} {1~3: And[3:0]} {Sel} {Val} {Inv}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "adv {adv_trig_en} {4: And[4]} {BitMask} {BitVal} {Inv}\n\n"); + #endif + /*Setting*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "set {1:tx_buff_size} {0: half, 1:full}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "set {2:Fake Trigger} {en}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "set {3:Auto Print} {en}\n\n"); + /*Print*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "print {0: all(Hex)}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "print {1: partial} {0:hex 1:dec 2: s-dec} {bit_L} {bit_H}\n\n"); + + /*Fast Trigger*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "fast {0: CCA trig & AGC Dbg Port}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "fast {1: CCA trig & EVM Dbg Port}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "fast {2: CCA trig & SNR Dbg Port}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "fast {3: CCA trig & CFO Dbg Port}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "fast {4: CCA trig & ADC output Dbg Port}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "fast {10: EVM>=-X dB, 11: EVM<=-X dB} {X=2/4/8/16/32/64} {0:Lgcy, 1:HT}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "fast {12: EVM=-X dB} {X} {0:Lgcy, 1:HT}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "fast {20: RX-rate-idx=X} {X}\n"); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "=================================================\n"); + } else if ((strcmp(input[1], "print") == 0)) { + phydm_la_buffer_print(dm, input, &used, output, &out_len); +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if ((strcmp(input[1], "fast") == 0)) { + phydm_la_cmd_fast_jgr3(dm, input, &used, output, &out_len); + + } else if ((strcmp(input[1], "adv") == 0)) { + phydm_la_bb_adv_cmd_jgr3(dm, input, &used, output, &out_len); +#endif + } else if ((strcmp(input[1], "set") == 0)) { + PHYDM_SSCANF(input[2], DCMD_DECIMAL, &var1[1]); + + if (var1[1] == 1) { + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &var1[2]); + phydm_la_set_buff_mode(dm, (enum la_buff_mode)var1[2]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Buff_mode=(%d/2)\n", smp->la_buff_mode + 1); + } else if (var1[1] == 2) { + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &var1[2]); + smp->en_fake_trig = (boolean)var1[2]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "en_fake_trig=(%d)\n", smp->en_fake_trig); + } else if (var1[1] == 3) { + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &var1[2]); + smp->is_la_print = (boolean)var1[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Auto print=(%d)\n", smp->is_la_print); + } + } else if (var1[0] == 1) { + PHYDM_SSCANF(input[2], DCMD_DECIMAL, &var1[1]); + + smp->la_trig_mode = (u8)var1[1]; + + if (smp->la_trig_mode == PHYDM_MAC_TRIG) + PHYDM_SSCANF(input[3], DCMD_HEX, &var1[2]); + else + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &var1[2]); + smp->la_trig_sig_sel = var1[2]; + + PHYDM_SSCANF(input[4], DCMD_DECIMAL, &var1[3]); + PHYDM_SSCANF(input[5], DCMD_DECIMAL, &var1[4]); + PHYDM_SSCANF(input[6], DCMD_HEX, &var1[5]); + PHYDM_SSCANF(input[7], DCMD_HEX, &var1[6]); + PHYDM_SSCANF(input[8], DCMD_DECIMAL, &var1[7]); + PHYDM_SSCANF(input[9], DCMD_DECIMAL, &var1[8]); + PHYDM_SSCANF(input[10], DCMD_DECIMAL, &var1[9]); + + smp->la_dma_type = (u8)var1[3]; + smp->la_trigger_time = var1[4]; /*unit: us*/ + smp->la_mac_mask_or_hdr_sel = var1[5]; + smp->la_dbg_port = var1[6]; + smp->la_trigger_edge = (u8)var1[7]; + smp->la_smp_rate = (u8)(var1[8] & 0x7); + smp->la_count = var1[9]; + + pr_debug("echo lamode %d %d %d %d %d %d %x %d %d %d\n", + var1[0], var1[1], var1[2], var1[3], var1[4], + var1[5], var1[6], var1[7], var1[8], var1[9]); + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + RT_TRACE_EX(COMP_LA_MODE, DBG_LOUD, + ("echo lamode %d %d %d %d %d %d %x %d %d %d\n", + var1[0], var1[1], var1[2], var1[3], + var1[4], var1[5], var1[6], var1[7], + var1[8], var1[9])); + #endif + + PDM_SNPF(out_len, used, output + used, out_len - used, + "a.En= ((1)), b.mode = ((%d)), c.Trig_Sel = ((0x%x)), d.Dma_type = ((%d))\n", + smp->la_trig_mode, smp->la_trig_sig_sel, + smp->la_dma_type); + PDM_SNPF(out_len, used, output + used, out_len - used, + "e.Trig_Time = ((%dus)), f.Dbg_head/mac_ref_mask = ((0x%x)), g.dbg_port = ((0x%x))\n", + smp->la_trigger_time, + smp->la_mac_mask_or_hdr_sel, smp->la_dbg_port); + PDM_SNPF(out_len, used, output + used, out_len - used, + "h.Trig_edge = ((%d)), i.smp rate = ((%d MHz)), j.Cap_num = ((%d))\n", + smp->la_trigger_edge, (80 >> smp->la_smp_rate), + smp->la_count); + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + PDM_SNPF(out_len, used, output + used, out_len - used, + "k.en_new_bbtrigger = ((%d))\n", + smp->adv_trig_table.la_adv_bbtrigger_en); + #endif + + phydm_la_set(dm); + } else { + phydm_la_stop(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Disable LA mode\n"); + } + + *_used = used; + *_out_len = out_len; +} + +void phydm_la_stop(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + + smp->adc_smp_state = ADCSMP_STATE_IDLE; +} + +void phydm_la_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct rt_adcsmp *smp = &dm->adcsmp; + struct rt_adcsmp_string *buf = &smp->adc_smp_buf; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_LA_MODE)) + return; + + smp->adc_smp_state = ADCSMP_STATE_IDLE; + smp->is_la_print = true; + smp->en_fake_trig = false; + smp->txff_page = 0xffffffff; + phydm_la_set_buff_mode(dm, ADCSMP_BUFF_HALF); + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + phydm_la_bb_adv_reset_jgr3(dm); + #endif +} + +void adc_smp_de_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_LA_MODE)) + return; + + phydm_la_stop(dm); + phydm_la_buffer_release(dm); +} + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +void adc_smp_work_item_callback(void *context) +{ + void *adapter = (void *)context; + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + struct rt_adcsmp *smp = &dm->adcsmp; + + pr_debug("[WorkItem Call back] LA_State=(%d)\n", smp->adc_smp_state); + phydm_la_adc_smp_start(dm); +} +#endif +#endif /*@endif PHYDM_LA_MODE_SUPPORT*/ diff --git a/hal/phydm/phydm_adc_sampling.h b/hal/phydm/phydm_adc_sampling.h new file mode 100644 index 0000000..0e00e27 --- /dev/null +++ b/hal/phydm/phydm_adc_sampling.h @@ -0,0 +1,172 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __INC_ADCSMP_H +#define __INC_ADCSMP_H + +#if (PHYDM_LA_MODE_SUPPORT) + +/* 2020.07.03 [8723F] Fix SD4 compile error*/ +#define DYNAMIC_LA_MODE "4.2" + +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) +#if (RTL8197F_SUPPORT || RTL8198F_SUPPORT || RTL8197G_SUPPORT) + #define PHYDM_COMPILE_LA_STORE_IN_IMEM +#endif +#endif + +#define PHYDM_LA_STORE_IN_IMEM_IC (ODM_RTL8197F | ODM_RTL8198F | ODM_RTL8197G) + +#define FULL_BUFF_MODE_SUPPORT (ODM_RTL8821C | ODM_RTL8195B | ODM_RTL8822C |\ + ODM_RTL8812F | ODM_RTL8814B) + +/* @ ============================================================ + * enumrate + * ============================================================ + */ +enum la_dump_mode { + LA_BB_ADC_DUMP = 0, + LA_MAC_DBG_DUMP = 1 +}; + +enum rt_adcsmp_trig_sel { + PHYDM_ADC_BB_TRIG = 0, + PHYDM_ADC_MAC_TRIG = 1, + PHYDM_ADC_RF0_TRIG = 2, + PHYDM_ADC_RF1_TRIG = 3, + PHYDM_MAC_TRIG = 4 +}; + +enum rt_adcsmp_trig_sig_sel { + ADCSMP_TRIG_CRCOK = 0, + ADCSMP_TRIG_CRCFAIL = 1, + ADCSMP_TRIG_CCA = 2, + ADCSMP_TRIG_REG = 3 +}; + +enum rt_adcsmp_state { + ADCSMP_STATE_IDLE = 0, + ADCSMP_STATE_SET = 1, + ADCSMP_STATE_QUERY = 2 +}; + +enum la_buff_mode { + ADCSMP_BUFF_HALF = 0, + ADCSMP_BUFF_ALL = 1 /*Only use in MP Driver*/ +}; + +/* @ ============================================================ + * structure + * ============================================================ + */ + +struct rt_adcsmp_string { + u32 *octet; + u32 length; + u32 buffer_size; + u32 start_pos; + u32 end_pos; /*@buf addr*/ +}; + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +struct la_adv_trig { + boolean la_adv_bbtrigger_en; + boolean la_ori_bb_dis; + u8 la_and1_sel; + u8 la_and1_val; + boolean la_and1_inv; + u8 la_and2_sel; + u8 la_and2_val; + boolean la_and2_inv; + u8 la_and3_sel; + u8 la_and3_val; + boolean la_and3_inv; + u32 la_and4_mask; + u32 la_and4_bitmap; + boolean la_and4_inv; +}; +#endif + +struct rt_adcsmp { + struct rt_adcsmp_string adc_smp_buf; + enum rt_adcsmp_state adc_smp_state; + enum la_buff_mode la_buff_mode; + enum la_dump_mode la_dump_mode; + u8 la_trig_mode; + u32 la_trig_sig_sel; + u8 la_dma_type; + u32 la_trigger_time; + /*@1.BB mode: Dbg port header sel, 2.MAC mode: for reference mask*/ + u32 la_mac_mask_or_hdr_sel; + u32 la_dbg_port; + u8 la_trigger_edge; + u8 la_smp_rate; + u32 la_count; + u32 smp_number; + u32 smp_number_max; + u32 txff_page; + boolean is_la_print; + boolean en_fake_trig; +#if (RTL8197F_SUPPORT) + u32 backup_dma; +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + u8 la_work_item_index; + RT_WORK_ITEM adc_smp_work_item; + RT_WORK_ITEM adc_smp_work_item_1; +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + struct la_adv_trig adv_trig_table; +#endif +}; + +/* @ ============================================================ + * Function Prototype + * ============================================================ + */ + +void phydm_la_set(void *dm_void); + +void phydm_la_cmd(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len); + +void phydm_la_stop(void *dm_void); + +void phydm_la_init(void *dm_void); + +void adc_smp_de_init(void *dm_void); + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +void adc_smp_work_item_callback(void *context); +#endif +#endif +#endif diff --git a/hal/phydm/phydm_antdect.c b/hal/phydm/phydm_antdect.c new file mode 100644 index 0000000..a321389 --- /dev/null +++ b/hal/phydm/phydm_antdect.c @@ -0,0 +1,888 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/* ************************************************************ + * include files + * ************************************************************ */ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef CONFIG_ANT_DETECTION + +/* @IS_ANT_DETECT_SUPPORT_SINGLE_TONE(adapter) + * IS_ANT_DETECT_SUPPORT_RSSI(adapter) + * IS_ANT_DETECT_SUPPORT_PSD(adapter) */ + +/* @1 [1. Single Tone method] =================================================== */ + +/*@ + * Description: + * Set Single/Dual Antenna default setting for products that do not do detection in advance. + * + * Added by Joseph, 2012.03.22 + * */ +void odm_sw_ant_div_construct_scan_chnl( + void *adapter, + u8 scan_chnl) +{ +} + +u8 odm_sw_ant_div_select_scan_chnl( + void *adapter) +{ + return 0; +} + +void odm_single_dual_antenna_default_setting( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *dm_swat_table = &dm->dm_swat_table; + void *adapter = dm->adapter; + + u8 bt_ant_num = BT_GetPgAntNum(adapter); + /* Set default antenna A and B status */ + if (bt_ant_num == 2) { + dm_swat_table->ANTA_ON = true; + dm_swat_table->ANTB_ON = true; + + } else if (bt_ant_num == 1) { + /* Set antenna A as default */ + dm_swat_table->ANTA_ON = true; + dm_swat_table->ANTB_ON = false; + + } else + RT_ASSERT(false, ("Incorrect antenna number!!\n")); +} + +/* @2 8723A ANT DETECT + * + * Description: + * Implement IQK single tone for RF DPK loopback and BB PSD scanning. + * This function is cooperated with BB team Neil. + * + * Added by Roger, 2011.12.15 + * */ +boolean +odm_single_dual_antenna_detection( + void *dm_void, + u8 mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + struct sw_antenna_switch *dm_swat_table = &dm->dm_swat_table; + u32 current_channel, rf_loop_reg; + u8 n; + u32 reg88c, regc08, reg874, regc50, reg948, regb2c, reg92c, reg930, reg064, afe_rrx_wait_cca; + u8 initial_gain = 0x5a; + u32 PSD_report_tmp; + u32 ant_a_report = 0x0, ant_b_report = 0x0, ant_0_report = 0x0; + boolean is_result = true; + + PHYDM_DBG(dm, DBG_ANT_DIV, "%s============>\n", __func__); + + if (!(dm->support_ic_type & ODM_RTL8723B)) + return is_result; + + /* Retrieve antenna detection registry info, added by Roger, 2012.11.27. */ + if (!IS_ANT_DETECT_SUPPORT_SINGLE_TONE(((PADAPTER)adapter))) + return is_result; + + /* @1 Backup Current RF/BB Settings */ + + current_channel = odm_get_rf_reg(dm, RF_PATH_A, ODM_CHANNEL, RFREGOFFSETMASK); + rf_loop_reg = odm_get_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK); + if (dm->support_ic_type & ODM_RTL8723B) { + reg92c = odm_get_bb_reg(dm, REG_DPDT_CONTROL, MASKDWORD); + reg930 = odm_get_bb_reg(dm, rfe_ctrl_anta_src, MASKDWORD); + reg948 = odm_get_bb_reg(dm, REG_S0_S1_PATH_SWITCH, MASKDWORD); + regb2c = odm_get_bb_reg(dm, REG_AGC_TABLE_SELECT, MASKDWORD); + reg064 = odm_get_mac_reg(dm, REG_SYM_WLBT_PAPE_SEL, BIT(29)); + odm_set_bb_reg(dm, REG_DPDT_CONTROL, 0x3, 0x1); + odm_set_bb_reg(dm, rfe_ctrl_anta_src, 0xff, 0x77); + odm_set_mac_reg(dm, REG_SYM_WLBT_PAPE_SEL, BIT(29), 0x1); /* @dbg 7 */ + odm_set_bb_reg(dm, REG_S0_S1_PATH_SWITCH, 0x3c0, 0x0); /* @dbg 8 */ + odm_set_bb_reg(dm, REG_AGC_TABLE_SELECT, BIT(31), 0x0); + } + + ODM_delay_us(10); + + /* Store A path Register 88c, c08, 874, c50 */ + reg88c = odm_get_bb_reg(dm, REG_FPGA0_ANALOG_PARAMETER4, MASKDWORD); + regc08 = odm_get_bb_reg(dm, REG_OFDM_0_TR_MUX_PAR, MASKDWORD); + reg874 = odm_get_bb_reg(dm, REG_FPGA0_XCD_RF_INTERFACE_SW, MASKDWORD); + regc50 = odm_get_bb_reg(dm, REG_OFDM_0_XA_AGC_CORE1, MASKDWORD); + + /* Store AFE Registers */ + if (dm->support_ic_type & ODM_RTL8723B) + afe_rrx_wait_cca = odm_get_bb_reg(dm, REG_RX_WAIT_CCA, MASKDWORD); + + /* Set PSD 128 pts */ + odm_set_bb_reg(dm, REG_FPGA0_PSD_FUNCTION, BIT(14) | BIT15, 0x0); /* @128 pts */ + + /* To SET CH1 to do */ + odm_set_rf_reg(dm, RF_PATH_A, ODM_CHANNEL, RFREGOFFSETMASK, 0x7401); /* @channel 1 */ + + /* @AFE all on step */ + if (dm->support_ic_type & ODM_RTL8723B) + odm_set_bb_reg(dm, REG_RX_WAIT_CCA, MASKDWORD, 0x01c00016); + + /* @3 wire Disable */ + odm_set_bb_reg(dm, REG_FPGA0_ANALOG_PARAMETER4, MASKDWORD, 0xCCF000C0); + + /* @BB IQK setting */ + odm_set_bb_reg(dm, REG_OFDM_0_TR_MUX_PAR, MASKDWORD, 0x000800E4); + odm_set_bb_reg(dm, REG_FPGA0_XCD_RF_INTERFACE_SW, MASKDWORD, 0x22208000); + + /* @IQK setting tone@ 4.34Mhz */ + odm_set_bb_reg(dm, REG_TX_IQK_TONE_A, MASKDWORD, 0x10008C1C); + odm_set_bb_reg(dm, REG_TX_IQK, MASKDWORD, 0x01007c00); + + /* Page B init */ + odm_set_bb_reg(dm, REG_CONFIG_ANT_A, MASKDWORD, 0x00080000); + odm_set_bb_reg(dm, REG_CONFIG_ANT_A, MASKDWORD, 0x0f600000); + odm_set_bb_reg(dm, REG_RX_IQK, MASKDWORD, 0x01004800); + odm_set_bb_reg(dm, REG_RX_IQK_TONE_A, MASKDWORD, 0x10008c1f); + if (dm->support_ic_type & ODM_RTL8723B) { + odm_set_bb_reg(dm, REG_TX_IQK_PI_A, MASKDWORD, 0x82150016); + odm_set_bb_reg(dm, REG_RX_IQK_PI_A, MASKDWORD, 0x28150016); + } + odm_set_bb_reg(dm, REG_IQK_AGC_RSP, MASKDWORD, 0x001028d0); + odm_set_bb_reg(dm, REG_OFDM_0_XA_AGC_CORE1, 0x7f, initial_gain); + + /* @IQK Single tone start */ + odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000); + odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf9000000); + odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf8000000); + + ODM_delay_us(10000); + + /* PSD report of antenna A */ + PSD_report_tmp = 0x0; + for (n = 0; n < 2; n++) { + PSD_report_tmp = phydm_get_psd_data(dm, 14, initial_gain); + if (PSD_report_tmp > ant_a_report) + ant_a_report = PSD_report_tmp; + } + + /* @change to Antenna B */ + if (dm->support_ic_type & ODM_RTL8723B) { + odm_set_bb_reg(dm, REG_S0_S1_PATH_SWITCH, 0xfff, 0x280); + odm_set_bb_reg(dm, REG_AGC_TABLE_SELECT, BIT(31), 0x1); + } + + ODM_delay_us(10); + + /* PSD report of antenna B */ + PSD_report_tmp = 0x0; + for (n = 0; n < 2; n++) { + PSD_report_tmp = phydm_get_psd_data(dm, 14, initial_gain); + if (PSD_report_tmp > ant_b_report) + ant_b_report = PSD_report_tmp; + } + + /* @Close IQK Single Tone function */ + odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000); + + /* @1 Return to antanna A */ + if (dm->support_ic_type & ODM_RTL8723B) { + /* @external DPDT */ + odm_set_bb_reg(dm, REG_DPDT_CONTROL, MASKDWORD, reg92c); + + /* @internal S0/S1 */ + odm_set_bb_reg(dm, REG_S0_S1_PATH_SWITCH, MASKDWORD, reg948); + odm_set_bb_reg(dm, REG_AGC_TABLE_SELECT, MASKDWORD, regb2c); + odm_set_bb_reg(dm, rfe_ctrl_anta_src, MASKDWORD, reg930); + odm_set_mac_reg(dm, REG_SYM_WLBT_PAPE_SEL, BIT(29), reg064); + } + + odm_set_bb_reg(dm, REG_FPGA0_ANALOG_PARAMETER4, MASKDWORD, reg88c); + odm_set_bb_reg(dm, REG_OFDM_0_TR_MUX_PAR, MASKDWORD, regc08); + odm_set_bb_reg(dm, REG_FPGA0_XCD_RF_INTERFACE_SW, MASKDWORD, reg874); + odm_set_bb_reg(dm, REG_OFDM_0_XA_AGC_CORE1, 0x7F, 0x40); + odm_set_bb_reg(dm, REG_OFDM_0_XA_AGC_CORE1, MASKDWORD, regc50); + odm_set_rf_reg(dm, RF_PATH_A, RF_CHNLBW, RFREGOFFSETMASK, current_channel); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x00, RFREGOFFSETMASK, rf_loop_reg); + + /* Reload AFE Registers */ + if (dm->support_ic_type & ODM_RTL8723B) + odm_set_bb_reg(dm, REG_RX_WAIT_CCA, MASKDWORD, afe_rrx_wait_cca); + + if (dm->support_ic_type & ODM_RTL8723B) { + PHYDM_DBG(dm, DBG_ANT_DIV, "psd_report_A[%d]= %d\n", 2416, + ant_a_report); + PHYDM_DBG(dm, DBG_ANT_DIV, "psd_report_B[%d]= %d\n", 2416, + ant_b_report); + + /* @2 Test ant B based on ant A is ON */ + if (ant_a_report >= 100 && ant_b_report >= 100 && ant_a_report <= 135 && ant_b_report <= 135) { + u8 TH1 = 2, TH2 = 6; + + if ((ant_a_report - ant_b_report < TH1) || (ant_b_report - ant_a_report < TH1)) { + dm_swat_table->ANTA_ON = true; + dm_swat_table->ANTB_ON = true; + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: Dual Antenna\n", + __func__); + } else if (((ant_a_report - ant_b_report >= TH1) && (ant_a_report - ant_b_report <= TH2)) || + ((ant_b_report - ant_a_report >= TH1) && (ant_b_report - ant_a_report <= TH2))) { + dm_swat_table->ANTA_ON = false; + dm_swat_table->ANTB_ON = false; + is_result = false; + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: Need to check again\n", + __func__); + } else { + dm_swat_table->ANTA_ON = true; + dm_swat_table->ANTB_ON = false; + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: Single Antenna\n", __func__); + } + dm->ant_detected_info.is_ant_detected = true; + dm->ant_detected_info.db_for_ant_a = ant_a_report; + dm->ant_detected_info.db_for_ant_b = ant_b_report; + dm->ant_detected_info.db_for_ant_o = ant_0_report; + + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, "return false!!\n"); + is_result = false; + } + } + return is_result; +} + +/* @1 [2. Scan AP RSSI method] ================================================== */ + +boolean +odm_sw_ant_div_check_before_link( + void *dm_void) +{ +#if (RT_MEM_SIZE_LEVEL != RT_MEM_SIZE_MINIMUM) + + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + //PMGNT_INFO mgnt_info = &adapter->MgntInfo; + PMGNT_INFO mgnt_info = &(((PADAPTER)(adapter))->MgntInfo); + struct sw_antenna_switch *dm_swat_table = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + s8 score = 0; + PRT_WLAN_BSS p_tmp_bss_desc, p_test_bss_desc; + u8 power_target_L = 9, power_target_H = 16; + u8 tmp_power_diff = 0, power_diff = 0, avg_power_diff = 0, max_power_diff = 0, min_power_diff = 0xff; + u16 index, counter = 0; + static u8 scan_channel; + u32 tmp_swas_no_link_bk_reg948; + + PHYDM_DBG(dm, DBG_ANT_DIV, "ANTA_ON = (( %d )) , ANTB_ON = (( %d ))\n", + dm->dm_swat_table.ANTA_ON, dm->dm_swat_table.ANTB_ON); + + /* @if(HP id) */ + { + if (dm->dm_swat_table.rssi_ant_dect_result == true && dm->support_ic_type == ODM_RTL8723B) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "8723B RSSI-based Antenna Detection is done\n"); + return false; + } + + if (dm->support_ic_type == ODM_RTL8723B) { + if (dm_swat_table->swas_no_link_bk_reg948 == 0xff) + dm_swat_table->swas_no_link_bk_reg948 = odm_read_4byte(dm, REG_S0_S1_PATH_SWITCH); + } + } + + if (dm->adapter == NULL) { /* @For BSOD when plug/unplug fast. //By YJ,120413 */ + /* The ODM structure is not initialized. */ + return false; + } + + /* Retrieve antenna detection registry info, added by Roger, 2012.11.27. */ + if (!IS_ANT_DETECT_SUPPORT_RSSI(((PADAPTER)adapter))) + return false; + else + PHYDM_DBG(dm, DBG_ANT_DIV, "Antenna Detection: RSSI method\n"); + + /* Since driver is going to set BB register, it shall check if there is another thread controlling BB/RF. */ + odm_acquire_spin_lock(dm, RT_RF_STATE_SPINLOCK); + if (hal_data->eRFPowerState != eRfOn || mgnt_info->RFChangeInProgress || mgnt_info->bMediaConnect) { + odm_release_spin_lock(dm, RT_RF_STATE_SPINLOCK); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: rf_change_in_progress(%x), e_rf_power_state(%x)\n", + __func__, mgnt_info->RFChangeInProgress, + hal_data->eRFPowerState); + + dm_swat_table->swas_no_link_state = 0; + + return false; + } else + odm_release_spin_lock(dm, RT_RF_STATE_SPINLOCK); + PHYDM_DBG(dm, DBG_ANT_DIV, "dm_swat_table->swas_no_link_state = %d\n", + dm_swat_table->swas_no_link_state); + /* @1 Run AntDiv mechanism "Before Link" part. */ + if (dm_swat_table->swas_no_link_state == 0) { + /* @1 Prepare to do Scan again to check current antenna state. */ + + /* Set check state to next step. */ + dm_swat_table->swas_no_link_state = 1; + + /* @Copy Current Scan list. */ + mgnt_info->tmpNumBssDesc = mgnt_info->NumBssDesc; + PlatformMoveMemory((void *)mgnt_info->tmpbssDesc, (void *)mgnt_info->bssDesc, sizeof(RT_WLAN_BSS) * MAX_BSS_DESC); + + /* @Go back to scan function again. */ + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: Scan one more time\n", + __func__); + mgnt_info->ScanStep = 0; + mgnt_info->bScanAntDetect = true; + scan_channel = odm_sw_ant_div_select_scan_chnl(adapter); + + if (dm->support_ic_type & (ODM_RTL8188E | ODM_RTL8821)) { + if (fat_tab->rx_idle_ant == MAIN_ANT) + odm_update_rx_idle_ant(dm, AUX_ANT); + else + odm_update_rx_idle_ant(dm, MAIN_ANT); + if (scan_channel == 0) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: No AP List Avaiable, Using ant(%s)\n", + __func__, + (fat_tab->rx_idle_ant == MAIN_ANT) ? + "AUX_ANT" : "MAIN_ANT"); + + if (IS_5G_WIRELESS_MODE(mgnt_info->dot11CurrentWirelessMode)) { + dm_swat_table->ant_5g = fat_tab->rx_idle_ant; + PHYDM_DBG(dm, DBG_ANT_DIV, "dm_swat_table->ant_5g=%s\n", (fat_tab->rx_idle_ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + } else { + dm_swat_table->ant_2g = fat_tab->rx_idle_ant; + PHYDM_DBG(dm, DBG_ANT_DIV, "dm_swat_table->ant_2g=%s\n", (fat_tab->rx_idle_ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + } + return false; + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: Change to %s for testing.\n", __func__, + ((fat_tab->rx_idle_ant == MAIN_ANT) ? + "MAIN_ANT" : "AUX_ANT")); + } else if (dm->support_ic_type & (ODM_RTL8723B)) { + /*Switch Antenna to another one.*/ + + tmp_swas_no_link_bk_reg948 = odm_read_4byte(dm, REG_S0_S1_PATH_SWITCH); + + if (dm_swat_table->cur_antenna == MAIN_ANT && tmp_swas_no_link_bk_reg948 == 0x200) { + odm_set_bb_reg(dm, REG_S0_S1_PATH_SWITCH, 0xfff, 0x280); + odm_set_bb_reg(dm, REG_AGC_TABLE_SELECT, BIT(31), 0x1); + dm_swat_table->cur_antenna = AUX_ANT; + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, + "Reg[948]= (( %x )) was in wrong state\n", + tmp_swas_no_link_bk_reg948); + return false; + } + ODM_delay_us(10); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: Change to (( %s-ant)) for testing.\n", + __func__, + (dm_swat_table->cur_antenna == MAIN_ANT) ? + "MAIN" : "AUX"); + } + + odm_sw_ant_div_construct_scan_chnl(adapter, scan_channel); + PlatformSetTimer(adapter, &mgnt_info->ScanTimer, 5); + + return true; + } else { /* @dm_swat_table->swas_no_link_state == 1 */ + /* @1 ScanComple() is called after antenna swiched. */ + /* @1 Check scan result and determine which antenna is going */ + /* @1 to be used. */ + + PHYDM_DBG(dm, DBG_ANT_DIV, " tmp_num_bss_desc= (( %d ))\n", + mgnt_info->tmpNumBssDesc); /* @debug for Dino */ + + for (index = 0; index < mgnt_info->tmpNumBssDesc; index++) { + p_tmp_bss_desc = &mgnt_info->tmpbssDesc[index]; /* @Antenna 1 */ + p_test_bss_desc = &mgnt_info->bssDesc[index]; /* @Antenna 2 */ + + if (PlatformCompareMemory(p_test_bss_desc->bdBssIdBuf, p_tmp_bss_desc->bdBssIdBuf, 6) != 0) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: ERROR!! This shall not happen.\n", + __func__); + continue; + } + + if (dm->support_ic_type != ODM_RTL8723B) { + if (p_tmp_bss_desc->ChannelNumber == scan_channel) { + if (p_tmp_bss_desc->RecvSignalPower > p_test_bss_desc->RecvSignalPower) { + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: Compare scan entry: score++\n", __func__); + RT_PRINT_STR(COMP_SCAN, DBG_WARNING, "GetScanInfo(): new Bss SSID:", p_tmp_bss_desc->bdSsIdBuf, p_tmp_bss_desc->bdSsIdLen); + PHYDM_DBG(dm, DBG_ANT_DIV, "at ch %d, Original: %d, Test: %d\n\n", p_tmp_bss_desc->ChannelNumber, p_tmp_bss_desc->RecvSignalPower, p_test_bss_desc->RecvSignalPower); + + score++; + PlatformMoveMemory(p_test_bss_desc, p_tmp_bss_desc, sizeof(RT_WLAN_BSS)); + } else if (p_tmp_bss_desc->RecvSignalPower < p_test_bss_desc->RecvSignalPower) { + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: Compare scan entry: score--\n", __func__); + RT_PRINT_STR(COMP_SCAN, DBG_WARNING, "GetScanInfo(): new Bss SSID:", p_tmp_bss_desc->bdSsIdBuf, p_tmp_bss_desc->bdSsIdLen); + PHYDM_DBG(dm, DBG_ANT_DIV, "at ch %d, Original: %d, Test: %d\n\n", p_tmp_bss_desc->ChannelNumber, p_tmp_bss_desc->RecvSignalPower, p_test_bss_desc->RecvSignalPower); + score--; + } else { + if (p_test_bss_desc->bdTstamp - p_tmp_bss_desc->bdTstamp < 5000) { + RT_PRINT_STR(COMP_SCAN, DBG_WARNING, "GetScanInfo(): new Bss SSID:", p_tmp_bss_desc->bdSsIdBuf, p_tmp_bss_desc->bdSsIdLen); + PHYDM_DBG(dm, DBG_ANT_DIV, "at ch %d, Original: %d, Test: %d\n", p_tmp_bss_desc->ChannelNumber, p_tmp_bss_desc->RecvSignalPower, p_test_bss_desc->RecvSignalPower); + PHYDM_DBG(dm, DBG_ANT_DIV, "The 2nd Antenna didn't get this AP\n\n"); + } + } + } + } else { /* @8723B */ + if (p_tmp_bss_desc->ChannelNumber == scan_channel) { + PHYDM_DBG(dm, DBG_ANT_DIV, "channel_number == scan_channel->(( %d ))\n", p_tmp_bss_desc->ChannelNumber); + + if (p_tmp_bss_desc->RecvSignalPower > p_test_bss_desc->RecvSignalPower) { /* Pow(Ant1) > Pow(Ant2) */ + counter++; + tmp_power_diff = (u8)(p_tmp_bss_desc->RecvSignalPower - p_test_bss_desc->RecvSignalPower); + power_diff = power_diff + tmp_power_diff; + + PHYDM_DBG(dm, DBG_ANT_DIV, "Original: %d, Test: %d\n", p_tmp_bss_desc->RecvSignalPower, p_test_bss_desc->RecvSignalPower); + PHYDM_PRINT_ADDR(dm, DBG_ANT_DIV, "SSID:", p_tmp_bss_desc->bdSsIdBuf); + PHYDM_PRINT_ADDR(dm, DBG_ANT_DIV, "BSSID:", p_tmp_bss_desc->bdSsIdBuf); + +#if 0 + /* PHYDM_DBG(dm,DBG_ANT_DIV, "tmp_power_diff: (( %d)),max_power_diff: (( %d)),min_power_diff: (( %d))\n", tmp_power_diff,max_power_diff,min_power_diff); */ +#endif + if (tmp_power_diff > max_power_diff) + max_power_diff = tmp_power_diff; + if (tmp_power_diff < min_power_diff) + min_power_diff = tmp_power_diff; +#if 0 + /* PHYDM_DBG(dm,DBG_ANT_DIV, "max_power_diff: (( %d)),min_power_diff: (( %d))\n",max_power_diff,min_power_diff); */ +#endif + + PlatformMoveMemory(p_test_bss_desc, p_tmp_bss_desc, sizeof(RT_WLAN_BSS)); + } else if (p_test_bss_desc->RecvSignalPower > p_tmp_bss_desc->RecvSignalPower) { /* Pow(Ant1) < Pow(Ant2) */ + counter++; + tmp_power_diff = (u8)(p_test_bss_desc->RecvSignalPower - p_tmp_bss_desc->RecvSignalPower); + power_diff = power_diff + tmp_power_diff; + PHYDM_DBG(dm, DBG_ANT_DIV, "Original: %d, Test: %d\n", p_tmp_bss_desc->RecvSignalPower, p_test_bss_desc->RecvSignalPower); + PHYDM_PRINT_ADDR(dm, DBG_ANT_DIV, "SSID:", p_tmp_bss_desc->bdSsIdBuf); + PHYDM_PRINT_ADDR(dm, DBG_ANT_DIV, "BSSID:", p_tmp_bss_desc->bdSsIdBuf); + if (tmp_power_diff > max_power_diff) + max_power_diff = tmp_power_diff; + if (tmp_power_diff < min_power_diff) + min_power_diff = tmp_power_diff; + } else { /* Pow(Ant1) = Pow(Ant2) */ + if (p_test_bss_desc->bdTstamp > p_tmp_bss_desc->bdTstamp) { /* Stamp(Ant1) < Stamp(Ant2) */ + PHYDM_DBG(dm, DBG_ANT_DIV, "time_diff: %lld\n", (p_test_bss_desc->bdTstamp - p_tmp_bss_desc->bdTstamp) / 1000); + if (p_test_bss_desc->bdTstamp - p_tmp_bss_desc->bdTstamp > 5000) { + counter++; + PHYDM_DBG(dm, DBG_ANT_DIV, "Original: %d, Test: %d\n", p_tmp_bss_desc->RecvSignalPower, p_test_bss_desc->RecvSignalPower); + PHYDM_PRINT_ADDR(dm, DBG_ANT_DIV, "SSID:", p_tmp_bss_desc->bdSsIdBuf); + PHYDM_PRINT_ADDR(dm, DBG_ANT_DIV, "BSSID:", p_tmp_bss_desc->bdSsIdBuf); + min_power_diff = 0; + } + } else + PHYDM_DBG(dm, DBG_ANT_DIV, "[Error !!!]: Time_diff: %lld\n", (p_test_bss_desc->bdTstamp - p_tmp_bss_desc->bdTstamp) / 1000); + } + } + } + } + + if (dm->support_ic_type & (ODM_RTL8188E | ODM_RTL8821)) { + if (mgnt_info->NumBssDesc != 0 && score < 0) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: Using ant(%s)\n", __func__, + (fat_tab->rx_idle_ant == MAIN_ANT) ? + "MAIN_ANT" : "AUX_ANT"); + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, + "%s: Remain ant(%s)\n", __func__, + (fat_tab->rx_idle_ant == MAIN_ANT) ? + "AUX_ANT" : "MAIN_ANT"); + + if (fat_tab->rx_idle_ant == MAIN_ANT) + odm_update_rx_idle_ant(dm, AUX_ANT); + else + odm_update_rx_idle_ant(dm, MAIN_ANT); + } + + if (IS_5G_WIRELESS_MODE(mgnt_info->dot11CurrentWirelessMode)) { + dm_swat_table->ant_5g = fat_tab->rx_idle_ant; + PHYDM_DBG(dm, DBG_ANT_DIV, + "dm_swat_table->ant_5g=%s\n", + (fat_tab->rx_idle_ant == MAIN_ANT) ? + "MAIN_ANT" : "AUX_ANT"); + } else { + dm_swat_table->ant_2g = fat_tab->rx_idle_ant; + PHYDM_DBG(dm, DBG_ANT_DIV, + "dm_swat_table->ant_2g=%s\n", + (fat_tab->rx_idle_ant == MAIN_ANT) ? + "MAIN_ANT" : "AUX_ANT"); + } + } else if (dm->support_ic_type == ODM_RTL8723B) { + if (counter == 0) { + if (dm->dm_swat_table.pre_aux_fail_detec == false) { + dm->dm_swat_table.pre_aux_fail_detec = true; + dm->dm_swat_table.rssi_ant_dect_result = false; + PHYDM_DBG(dm, DBG_ANT_DIV, "counter=(( 0 )) , [[ Cannot find any AP with Aux-ant ]] -> Scan Target-channel again\n"); + + /* @3 [ Scan again ] */ + odm_sw_ant_div_construct_scan_chnl(adapter, scan_channel); + PlatformSetTimer(adapter, &mgnt_info->ScanTimer, 5); + return true; + } else { /* pre_aux_fail_detec == true */ + /* @2 [ Single Antenna ] */ + dm->dm_swat_table.pre_aux_fail_detec = false; + dm->dm_swat_table.rssi_ant_dect_result = true; + PHYDM_DBG(dm, DBG_ANT_DIV, "counter=(( 0 )) , [[ Still cannot find any AP ]]\n"); + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: Single antenna\n", __func__); + } + dm->dm_swat_table.aux_fail_detec_counter++; + } else { + dm->dm_swat_table.pre_aux_fail_detec = false; + + if (counter == 3) { + avg_power_diff = ((power_diff - max_power_diff - min_power_diff) >> 1) + ((max_power_diff + min_power_diff) >> 2); + PHYDM_DBG(dm, DBG_ANT_DIV, "counter: (( %d )) , power_diff: (( %d ))\n", counter, power_diff); + PHYDM_DBG(dm, DBG_ANT_DIV, "[ counter==3 ] Modified avg_power_diff: (( %d )) , max_power_diff: (( %d )) , min_power_diff: (( %d ))\n", avg_power_diff, max_power_diff, min_power_diff); + } else if (counter >= 4) { + avg_power_diff = (power_diff - max_power_diff - min_power_diff) / (counter - 2); + PHYDM_DBG(dm, DBG_ANT_DIV, "counter: (( %d )) , power_diff: (( %d ))\n", counter, power_diff); + PHYDM_DBG(dm, DBG_ANT_DIV, "[ counter>=4 ] Modified avg_power_diff: (( %d )) , max_power_diff: (( %d )) , min_power_diff: (( %d ))\n", avg_power_diff, max_power_diff, min_power_diff); + + } else { /* @counter==1,2 */ + avg_power_diff = power_diff / counter; + PHYDM_DBG(dm, DBG_ANT_DIV, "avg_power_diff: (( %d )) , counter: (( %d )) , power_diff: (( %d ))\n", avg_power_diff, counter, power_diff); + } + + /* @2 [ Retry ] */ + if (avg_power_diff >= power_target_L && avg_power_diff <= power_target_H) { + dm->dm_swat_table.retry_counter++; + + if (dm->dm_swat_table.retry_counter <= 3) { + dm->dm_swat_table.rssi_ant_dect_result = false; + PHYDM_DBG(dm, DBG_ANT_DIV, "[[ Low confidence result ]] avg_power_diff= (( %d )) -> Scan Target-channel again ]]\n", avg_power_diff); + + /* @3 [ Scan again ] */ + odm_sw_ant_div_construct_scan_chnl(adapter, scan_channel); + PlatformSetTimer(adapter, &mgnt_info->ScanTimer, 5); + return true; + } else { + dm->dm_swat_table.rssi_ant_dect_result = true; + PHYDM_DBG(dm, DBG_ANT_DIV, "[[ Still Low confidence result ]] (( retry_counter > 3 ))\n"); + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: Single antenna\n", __func__); + } + } + /* @2 [ Dual Antenna ] */ + else if ((mgnt_info->NumBssDesc != 0) && (avg_power_diff < power_target_L)) { + dm->dm_swat_table.rssi_ant_dect_result = true; + if (dm->dm_swat_table.ANTB_ON == false) { + dm->dm_swat_table.ANTA_ON = true; + dm->dm_swat_table.ANTB_ON = true; + } + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: Dual antenna\n", __func__); + dm->dm_swat_table.dual_ant_counter++; + + /* set bt coexDM from 1ant coexDM to 2ant coexDM */ + BT_SetBtCoexAntNum(adapter, BT_COEX_ANT_TYPE_DETECTED, 2); + + /* @3 [ Init antenna diversity ] */ + dm->support_ability |= ODM_BB_ANT_DIV; + odm_ant_div_init(dm); + } + /* @2 [ Single Antenna ] */ + else if (avg_power_diff > power_target_H) { + dm->dm_swat_table.rssi_ant_dect_result = true; + if (dm->dm_swat_table.ANTB_ON == true) { + dm->dm_swat_table.ANTA_ON = true; + dm->dm_swat_table.ANTB_ON = false; +#if 0 + /* @bt_set_bt_coex_ant_num(adapter, BT_COEX_ANT_TYPE_DETECTED, 1); */ +#endif + } + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: Single antenna\n", __func__); + dm->dm_swat_table.single_ant_counter++; + } + } +#if 0 + /* PHYDM_DBG(dm,DBG_ANT_DIV, "is_result=(( %d ))\n",dm->dm_swat_table.rssi_ant_dect_result); */ +#endif + PHYDM_DBG(dm, DBG_ANT_DIV, + "dual_ant_counter = (( %d )), single_ant_counter = (( %d )) , retry_counter = (( %d )) , aux_fail_detec_counter = (( %d ))\n\n\n", + dm->dm_swat_table.dual_ant_counter, + dm->dm_swat_table.single_ant_counter, + dm->dm_swat_table.retry_counter, + dm->dm_swat_table.aux_fail_detec_counter); + + /* @2 recover the antenna setting */ + + if (dm->dm_swat_table.ANTB_ON == false) + odm_set_bb_reg(dm, REG_S0_S1_PATH_SWITCH, 0xfff, (dm_swat_table->swas_no_link_bk_reg948)); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "is_result=(( %d )), Recover Reg[948]= (( %x ))\n\n", + dm->dm_swat_table.rssi_ant_dect_result, + dm_swat_table->swas_no_link_bk_reg948); + } + + /* @Check state reset to default and wait for next time. */ + dm_swat_table->swas_no_link_state = 0; + mgnt_info->bScanAntDetect = false; + + return false; + } + +#else + return false; +#endif + + return false; +} + +/* @1 [3. PSD method] ========================================================== */ +void odm_single_dual_antenna_detection_psd( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 channel_ori; + u8 initial_gain = 0x36; + u8 tone_idx; + u8 tone_lenth_1 = 7, tone_lenth_2 = 4; + u16 tone_idx_1[7] = {88, 104, 120, 8, 24, 40, 56}; + u16 tone_idx_2[4] = {8, 24, 40, 56}; + u32 psd_report_main[11] = {0}, psd_report_aux[11] = {0}; + /* u8 tone_lenth_1=4, tone_lenth_2=2; */ + /* u16 tone_idx_1[4]={88, 120, 24, 56}; */ + /* u16 tone_idx_2[2]={ 24, 56}; */ + /* u32 psd_report_main[6]={0}, psd_report_aux[6]={0}; */ + + u32 PSD_report_temp, max_psd_report_main = 0, max_psd_report_aux = 0; + u32 PSD_power_threshold; + u32 main_psd_result = 0, aux_psd_result = 0; + u32 regc50, reg948, regb2c, regc14, reg908; + u32 i = 0, test_num = 8; + + if (dm->support_ic_type != ODM_RTL8723B) + return; + + PHYDM_DBG(dm, DBG_ANT_DIV, "%s============>\n", __func__); + + /* @2 [ Backup Current RF/BB Settings ] */ + + channel_ori = odm_get_rf_reg(dm, RF_PATH_A, ODM_CHANNEL, RFREGOFFSETMASK); + reg948 = odm_get_bb_reg(dm, REG_S0_S1_PATH_SWITCH, MASKDWORD); + regb2c = odm_get_bb_reg(dm, REG_AGC_TABLE_SELECT, MASKDWORD); + regc50 = odm_get_bb_reg(dm, REG_OFDM_0_XA_AGC_CORE1, MASKDWORD); + regc14 = odm_get_bb_reg(dm, R_0xc14, MASKDWORD); + reg908 = odm_get_bb_reg(dm, R_0x908, MASKDWORD); + + /* @2 [ setting for doing PSD function (CH4)] */ + odm_set_bb_reg(dm, REG_FPGA0_RFMOD, BIT(24), 0); /* @disable whole CCK block */ + odm_write_1byte(dm, REG_TXPAUSE, 0xFF); /* Turn off TX -> Pause TX Queue */ + odm_set_bb_reg(dm, R_0xc14, MASKDWORD, 0x0); /* @[ Set IQK Matrix = 0 ] equivalent to [ Turn off CCA] */ + + /* PHYTXON while loop */ + odm_set_bb_reg(dm, R_0x908, MASKDWORD, 0x803); + while (odm_get_bb_reg(dm, R_0xdf4, BIT(6))) { + i++; + if (i > 1000000) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "Wait in %s() more than %d times!\n", + __FUNCTION__, i); + break; + } + } + + odm_set_bb_reg(dm, R_0xc50, 0x7f, initial_gain); + odm_set_rf_reg(dm, RF_PATH_A, ODM_CHANNEL, 0x7ff, 0x04); /* Set RF to CH4 & 40M */ + odm_set_bb_reg(dm, REG_FPGA0_ANALOG_PARAMETER4, 0xf00000, 0xf); /* @3 wire Disable 88c[23:20]=0xf */ + odm_set_bb_reg(dm, REG_FPGA0_PSD_FUNCTION, BIT(14) | BIT15, 0x0); /* 128 pt */ /* Set PSD 128 ptss */ + ODM_delay_us(3000); + + /* @2 [ Doing PSD Function in (CH4)] */ + + /* @Antenna A */ + PHYDM_DBG(dm, DBG_ANT_DIV, "Switch to Main-ant (CH4)\n"); + odm_set_bb_reg(dm, R_0x948, 0xfff, 0x200); + ODM_delay_us(10); + PHYDM_DBG(dm, DBG_ANT_DIV, "dbg\n"); + for (i = 0; i < test_num; i++) { + for (tone_idx = 0; tone_idx < tone_lenth_1; tone_idx++) { + PSD_report_temp = phydm_get_psd_data(dm, tone_idx_1[tone_idx], initial_gain); + /* @if( PSD_report_temp>psd_report_main[tone_idx] ) */ + psd_report_main[tone_idx] += PSD_report_temp; + } + } + /* @Antenna B */ + PHYDM_DBG(dm, DBG_ANT_DIV, "Switch to Aux-ant (CH4)\n"); + odm_set_bb_reg(dm, R_0x948, 0xfff, 0x280); + ODM_delay_us(10); + for (i = 0; i < test_num; i++) { + for (tone_idx = 0; tone_idx < tone_lenth_1; tone_idx++) { + PSD_report_temp = phydm_get_psd_data(dm, tone_idx_1[tone_idx], initial_gain); + /* @if( PSD_report_temp>psd_report_aux[tone_idx] ) */ + psd_report_aux[tone_idx] += PSD_report_temp; + } + } + /* @2 [ Doing PSD Function in (CH8)] */ + + odm_set_bb_reg(dm, REG_FPGA0_ANALOG_PARAMETER4, 0xf00000, 0x0); /* @3 wire enable 88c[23:20]=0x0 */ + ODM_delay_us(3000); + + odm_set_bb_reg(dm, R_0xc50, 0x7f, initial_gain); + odm_set_rf_reg(dm, RF_PATH_A, ODM_CHANNEL, 0x7ff, 0x04); /* Set RF to CH8 & 40M */ + + odm_set_bb_reg(dm, REG_FPGA0_ANALOG_PARAMETER4, 0xf00000, 0xf); /* @3 wire Disable 88c[23:20]=0xf */ + ODM_delay_us(3000); + + /* @Antenna A */ + PHYDM_DBG(dm, DBG_ANT_DIV, "Switch to Main-ant (CH8)\n"); + odm_set_bb_reg(dm, R_0x948, 0xfff, 0x200); + ODM_delay_us(10); + + for (i = 0; i < test_num; i++) { + for (tone_idx = 0; tone_idx < tone_lenth_2; tone_idx++) { + PSD_report_temp = phydm_get_psd_data(dm, tone_idx_2[tone_idx], initial_gain); + /* @if( PSD_report_temp>psd_report_main[tone_idx] ) */ + psd_report_main[tone_lenth_1 + tone_idx] += PSD_report_temp; + } + } + + /* @Antenna B */ + PHYDM_DBG(dm, DBG_ANT_DIV, "Switch to Aux-ant (CH8)\n"); + odm_set_bb_reg(dm, R_0x948, 0xfff, 0x280); + ODM_delay_us(10); + + for (i = 0; i < test_num; i++) { + for (tone_idx = 0; tone_idx < tone_lenth_2; tone_idx++) { + PSD_report_temp = phydm_get_psd_data(dm, tone_idx_2[tone_idx], initial_gain); + /* @if( PSD_report_temp>psd_report_aux[tone_idx] ) */ + psd_report_aux[tone_lenth_1 + tone_idx] += PSD_report_temp; + } + } + + /* @2 [ Calculate Result ] */ + + PHYDM_DBG(dm, DBG_ANT_DIV, "\nMain PSD Result: (ALL)\n"); + for (tone_idx = 0; tone_idx < (tone_lenth_1 + tone_lenth_2); tone_idx++) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[Tone-%d]: %d,\n", (tone_idx + 1), + psd_report_main[tone_idx]); + main_psd_result += psd_report_main[tone_idx]; + if (psd_report_main[tone_idx] > max_psd_report_main) + max_psd_report_main = psd_report_main[tone_idx]; + } + PHYDM_DBG(dm, DBG_ANT_DIV, + "--------------------------- \nTotal_Main= (( %d ))\n", + main_psd_result); + PHYDM_DBG(dm, DBG_ANT_DIV, "MAX_Main = (( %d ))\n", + max_psd_report_main); + + PHYDM_DBG(dm, DBG_ANT_DIV, "\nAux PSD Result: (ALL)\n"); + for (tone_idx = 0; tone_idx < (tone_lenth_1 + tone_lenth_2); tone_idx++) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[Tone-%d]: %d,\n", (tone_idx + 1), + psd_report_aux[tone_idx]); + aux_psd_result += psd_report_aux[tone_idx]; + if (psd_report_aux[tone_idx] > max_psd_report_aux) + max_psd_report_aux = psd_report_aux[tone_idx]; + } + PHYDM_DBG(dm, DBG_ANT_DIV, + "--------------------------- \nTotal_Aux= (( %d ))\n", + aux_psd_result); + PHYDM_DBG(dm, DBG_ANT_DIV, "MAX_Aux = (( %d ))\n\n", + max_psd_report_aux); + + /* @main_psd_result=main_psd_result-max_psd_report_main; */ + /* @aux_psd_result=aux_psd_result-max_psd_report_aux; */ + PSD_power_threshold = (main_psd_result * 7) >> 3; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Main_result, Aux_result ] = [ %d , %d ], PSD_power_threshold=(( %d ))\n", + main_psd_result, aux_psd_result, PSD_power_threshold); + + /* @3 [ Dual Antenna ] */ + if (aux_psd_result >= PSD_power_threshold) { + if (dm->dm_swat_table.ANTB_ON == false) { + dm->dm_swat_table.ANTA_ON = true; + dm->dm_swat_table.ANTB_ON = true; + } + PHYDM_DBG(dm, DBG_ANT_DIV, + "odm_sw_ant_div_check_before_link(): Dual antenna\n"); + +#if 0 + /* set bt coexDM from 1ant coexDM to 2ant coexDM */ + /* @bt_set_bt_coex_ant_num(adapter, BT_COEX_ANT_TYPE_DETECTED, 2); */ +#endif + + /* @Init antenna diversity */ + dm->support_ability |= ODM_BB_ANT_DIV; + odm_ant_div_init(dm); + } + /* @3 [ Single Antenna ] */ + else { + if (dm->dm_swat_table.ANTB_ON == true) { + dm->dm_swat_table.ANTA_ON = true; + dm->dm_swat_table.ANTB_ON = false; + } + PHYDM_DBG(dm, DBG_ANT_DIV, + "odm_sw_ant_div_check_before_link(): Single antenna\n"); + } + + /* @2 [ Recover all parameters ] */ + + odm_set_rf_reg(dm, RF_PATH_A, RF_CHNLBW, RFREGOFFSETMASK, channel_ori); + odm_set_bb_reg(dm, REG_FPGA0_ANALOG_PARAMETER4, 0xf00000, 0x0); /* @3 wire enable 88c[23:20]=0x0 */ + odm_set_bb_reg(dm, R_0xc50, 0x7f, regc50); + + odm_set_bb_reg(dm, REG_S0_S1_PATH_SWITCH, MASKDWORD, reg948); + odm_set_bb_reg(dm, REG_AGC_TABLE_SELECT, MASKDWORD, regb2c); + + odm_set_bb_reg(dm, REG_FPGA0_RFMOD, BIT(24), 1); /* @enable whole CCK block */ + odm_write_1byte(dm, REG_TXPAUSE, 0x0); /* Turn on TX */ /* Resume TX Queue */ + odm_set_bb_reg(dm, R_0xc14, MASKDWORD, regc14); /* @[ Set IQK Matrix = 0 ] equivalent to [ Turn on CCA] */ + odm_set_bb_reg(dm, R_0x908, MASKDWORD, reg908); + + return; +} + +void odm_sw_ant_detect_init(void *dm_void) +{ +#if (RTL8723B_SUPPORT == 1) + + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *dm_swat_table = &dm->dm_swat_table; + + if (dm->support_ic_type != ODM_RTL8723B) + return; + + /* @dm_swat_table->pre_antenna = MAIN_ANT; */ + /* @dm_swat_table->cur_antenna = MAIN_ANT; */ + dm_swat_table->swas_no_link_state = 0; + dm_swat_table->pre_aux_fail_detec = false; + dm_swat_table->swas_no_link_bk_reg948 = 0xff; + +#ifdef CONFIG_PSD_TOOL + phydm_psd_init(dm); +#endif +#endif +} +#endif + diff --git a/hal/phydm/phydm_antdect.h b/hal/phydm/phydm_antdect.h new file mode 100644 index 0000000..f7fc75f --- /dev/null +++ b/hal/phydm/phydm_antdect.h @@ -0,0 +1,78 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMANTDECT_H__ +#define __PHYDMANTDECT_H__ + +#define ANTDECT_VERSION "2.1" + +#if (defined(CONFIG_ANT_DETECTION)) +/* @#if( DM_ODM_SUPPORT_TYPE & (ODM_WIN |ODM_CE)) */ +/* @ANT Test */ +#define ANTTESTALL 0x00 /*@ant A or B will be Testing*/ +#define ANTTESTA 0x01 /*@ant A will be Testing*/ +#define ANTTESTB 0x02 /*@ant B will be testing*/ + +#define MAX_ANTENNA_DETECTION_CNT 10 + +struct _ANT_DETECTED_INFO { + boolean is_ant_detected; + u32 db_for_ant_a; + u32 db_for_ant_b; + u32 db_for_ant_o; +}; + +enum dm_swas { + antenna_a = 1, + antenna_b = 2, + antenna_max = 3, +}; + +/* @1 [1. Single Tone method] =================================================== */ + +void odm_single_dual_antenna_default_setting( + void *dm_void); + +boolean +odm_single_dual_antenna_detection( + void *dm_void, + u8 mode); + +/* @1 [2. Scan AP RSSI method] ================================================== */ + +#define sw_ant_div_check_before_link odm_sw_ant_div_check_before_link + +boolean +odm_sw_ant_div_check_before_link( + void *dm_void); + +/* @1 [3. PSD method] ========================================================== */ + +void odm_single_dual_antenna_detection_psd( + void *dm_void); + +void odm_sw_ant_detect_init(void *dm_void); +#endif +#endif diff --git a/hal/phydm/phydm_antdiv.c b/hal/phydm/phydm_antdiv.c new file mode 100644 index 0000000..5be61b6 --- /dev/null +++ b/hal/phydm/phydm_antdiv.c @@ -0,0 +1,6552 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +/******************************************************* + * when antenna test utility is on or some testing need to disable antenna + * diversity call this function to disable all ODM related mechanisms which + * will switch antenna. + ***************************************************** + */ +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY +#if (RTL8710C_SUPPORT == 1) +void odm_s0s1_sw_ant_div_init_8710c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***8710C AntDiv_Init => ant_div_type=[ S0S1_SW_AntDiv]\n"); + /*MAC setting*/ + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0xdc, HAL_READ32(SYSTEM_CTRL_BASE, R_0xdc) | BIT18 | BIT17 | BIT16); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0xac, HAL_READ32(SYSTEM_CTRL_BASE, R_0xac) | BIT24 | BIT6); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0x10, 0x307); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0x08, 0x80000111); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0x1208, 0x800000); + + /* Status init */ + fat_tab->is_become_linked = false; + swat_tab->try_flag = SWAW_STEP_INIT; + swat_tab->double_chk_flag = 0; + swat_tab->cur_antenna = MAIN_ANT; + swat_tab->pre_ant = MAIN_ANT; + dm->antdiv_counter = CONFIG_ANTDIV_PERIOD; +} + +void odm_trx_hw_ant_div_init_8710c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[8710C] AntDiv_Init => ant_div_type=[CG_TRX_HW_ANTDIV]\n"); + odm_set_mac_reg(dm, R_0x74, BIT(13) | BIT(12), 1); + odm_set_mac_reg(dm, R_0x74, BIT(4), 1); + + /*@BT Coexistence*/ + /*@keep antsel_map when GNT_BT = 1*/ + odm_set_bb_reg(dm, R_0x864, BIT(12), 1); + + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + odm_set_bb_reg(dm, R_0x874, BIT(23), 1); + odm_set_bb_reg(dm, R_0x930, 0xF00, 8); /* RFE CTRL_2 ANTSEL0 */ + + odm_set_bb_reg(dm, R_0x870, BIT(8), 0); + odm_set_bb_reg(dm, R_0x804, BIT(8), 0); /* r_keep_rfpin */ + + /*@Mapping Table*/ + //odm_set_bb_reg(dm, R_0x864, BIT2|BIT1|BIT0, 2); + odm_set_bb_reg(dm, R_0x944, 0xFFFF, 0xffff); + odm_set_bb_reg(dm, R_0x914, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0x914, MASKBYTE1, 1); + /*@antenna training */ + odm_set_bb_reg(dm, R_0xe08, BIT(16), 0); + + //need to check!!!!!!!!!! + /* Set WLBB_SEL_RF_ON 1 if RXFIR_PWDB > 0xCcc[3:0] */ + odm_set_bb_reg(dm, R_0xccc, BIT(12), 0); + /* @Low-to-High threshold for WLBB_SEL_RF_ON when OFDM enable */ + odm_set_bb_reg(dm, R_0xccc, 0x0F, 0x01); + /* @High-to-Low threshold for WLBB_SEL_RF_ON when OFDM enable */ + odm_set_bb_reg(dm, R_0xccc, 0xF0, 0x0); + /* @b Low-to-High threshold for WLBB_SEL_RF_ON when OFDM disable (CCK)*/ + odm_set_bb_reg(dm, R_0xabc, 0xFF, 0x06); + /* @High-to-Low threshold for WLBB_SEL_RF_ON when OFDM disable (CCK) */ + odm_set_bb_reg(dm, R_0xabc, 0xFF00, 0x00); + + /*OFDM HW AntDiv Parameters*/ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0x80); + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x00); + odm_set_bb_reg(dm, R_0xc5c, BIT(20) | BIT(19) | BIT(18), 0x04); + + /*@CCK HW AntDiv Parameters*/ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + odm_set_bb_reg(dm, R_0xaa8, BIT(8), 0); + + odm_set_bb_reg(dm, R_0xa0c, 0x0F, 0xf); + odm_set_bb_reg(dm, R_0xa14, 0x1F, 0xf); + odm_set_bb_reg(dm, R_0xa10, BIT(13), 0x1); + odm_set_bb_reg(dm, R_0xa74, BIT(8), 0x0); + odm_set_bb_reg(dm, R_0xb34, BIT(30), 0x1); +} +void odm_update_rx_idle_ant_8710c(void *dm_void, u8 ant, u32 default_ant, + u32 optional_ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + void *adapter = dm->adapter; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***odm_update_rx_idle_ant_8710c!!!\n"); + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + if (default_ant == 0x0) + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0x1210,0x800000); + else + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0x1214,0x800000); + + fat_tab->rx_idle_ant = ant; + }else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_set_bb_reg(dm, R_0x864, BIT(5) | BIT(4) | BIT(3), default_ant); + /*@Default RX*/ + odm_set_bb_reg(dm, R_0x864, BIT(8) | BIT(7) | BIT(6), optional_ant); + /*@Optional RX*/ + odm_set_bb_reg(dm, R_0x860, BIT(14) | BIT(13) | BIT(12), default_ant); + /*@Default TX*/ + fat_tab->rx_idle_ant = ant; + } +} +#endif + +#if (RTL8721D_SUPPORT == 1) + +void odm_update_rx_idle_ant_8721d(void *dm_void, u8 ant, u32 default_ant, + u32 optional_ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + odm_set_bb_reg(dm, R_0x864, BIT(5) | BIT(4) | BIT(3), default_ant); + /*@Default RX*/ + odm_set_bb_reg(dm, R_0x864, BIT(8) | BIT(7) | BIT(6), optional_ant); + /*@Optional RX*/ + odm_set_bb_reg(dm, R_0x860, BIT(14) | BIT(13) | BIT(12), default_ant); + /*@Default TX*/ + fat_tab->rx_idle_ant = ant; +} + +void odm_trx_hw_ant_div_init_8721d(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[8721D] AntDiv_Init => ant_div_type=[CG_TRX_HW_ANTDIV]\n"); + + /*@BT Coexistence*/ + /*@keep antsel_map when GNT_BT = 1*/ + odm_set_bb_reg(dm, R_0x864, BIT(12), 1); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + odm_set_bb_reg(dm, R_0x874, BIT(23), 0); + /* @Disable hw antsw & fast_train.antsw when BT TX/RX */ + odm_set_bb_reg(dm, R_0xe64, 0xFFFF0000, 0x000c); + + switch (dm->antdiv_gpio) { + case ANTDIV_GPIO_PA2PA4: { + PAD_CMD(_PA_2, ENABLE); + Pinmux_Config(_PA_2, PINMUX_FUNCTION_RFE); + PAD_CMD(_PA_4, ENABLE); + Pinmux_Config(_PA_4, PINMUX_FUNCTION_RFE); + break; + } + case ANTDIV_GPIO_PA5PA6: { + PAD_CMD(_PA_5, ENABLE); + Pinmux_Config(_PA_5, PINMUX_FUNCTION_RFE); + PAD_CMD(_PA_6, ENABLE); + Pinmux_Config(_PA_6, PINMUX_FUNCTION_RFE); + break; + } + case ANTDIV_GPIO_PA12PA13: { + PAD_CMD(_PA_12, ENABLE); + Pinmux_Config(_PA_12, PINMUX_FUNCTION_RFE); + PAD_CMD(_PA_13, ENABLE); + Pinmux_Config(_PA_13, PINMUX_FUNCTION_RFE); + break; + } + case ANTDIV_GPIO_PA14PA15: { + PAD_CMD(_PA_14, ENABLE); + Pinmux_Config(_PA_14, PINMUX_FUNCTION_RFE); + PAD_CMD(_PA_15, ENABLE); + Pinmux_Config(_PA_15, PINMUX_FUNCTION_RFE); + break; + } + case ANTDIV_GPIO_PA16PA17: { + PAD_CMD(_PA_16, ENABLE); + Pinmux_Config(_PA_16, PINMUX_FUNCTION_RFE); + PAD_CMD(_PA_17, ENABLE); + Pinmux_Config(_PA_17, PINMUX_FUNCTION_RFE); + break; + } + case ANTDIV_GPIO_PB1PB2: { + PAD_CMD(_PB_1, ENABLE); + Pinmux_Config(_PB_1, PINMUX_FUNCTION_RFE); + PAD_CMD(_PB_2, ENABLE); + Pinmux_Config(_PB_2, PINMUX_FUNCTION_RFE); + break; + } + case ANTDIV_GPIO_PB26PB29: { + PAD_CMD(_PB_26, ENABLE); + Pinmux_Config(_PB_26, PINMUX_FUNCTION_RFE); + PAD_CMD(_PB_29, ENABLE); + Pinmux_Config(_PB_29, PINMUX_FUNCTION_RFE); + break; + } + case ANTDIV_GPIO_PB1PB2PB26:{ + PAD_CMD(_PB_1, ENABLE); + Pinmux_Config(_PB_1, PINMUX_FUNCTION_RFE); + PAD_CMD(_PB_2, ENABLE); + Pinmux_Config(_PB_2, PINMUX_FUNCTION_RFE); + PAD_CMD(_PB_26, ENABLE); + Pinmux_Config(_PB_26, PINMUX_FUNCTION_RFE); + break; + } + default: { + } + } + + if (dm->antdiv_gpio == ANTDIV_GPIO_PA12PA13 || + dm->antdiv_gpio == ANTDIV_GPIO_PA14PA15 || + dm->antdiv_gpio == ANTDIV_GPIO_PA16PA17 || + dm->antdiv_gpio == ANTDIV_GPIO_PB1PB2) { + /* ANT_SEL_P, ANT_SEL_N */ + odm_set_bb_reg(dm, R_0x930, 0xF, 8); + odm_set_bb_reg(dm, R_0x930, 0xF0, 8); + odm_set_bb_reg(dm, R_0x92c, BIT(1) | BIT(0), 2); + odm_set_bb_reg(dm, R_0x944, 0x00000003, 0x3); + } else if (dm->antdiv_gpio == ANTDIV_GPIO_PA2PA4 || + dm->antdiv_gpio == ANTDIV_GPIO_PA5PA6 || + dm->antdiv_gpio == ANTDIV_GPIO_PB26PB29) { + /* TRSW_P, TRSW_N */ + odm_set_bb_reg(dm, R_0x930, 0xF00, 8); + odm_set_bb_reg(dm, R_0x930, 0xF000, 8); + odm_set_bb_reg(dm, R_0x92c, BIT(3) | BIT(2), 2); + odm_set_bb_reg(dm, R_0x944, 0x0000000C, 0x3); + } + else if(dm->antdiv_gpio == ANTDIV_GPIO_PB1PB2PB26){ + /* 3 antenna diversity for AmebaD only */ + odm_set_bb_reg(dm, R_0x930, 0xF, 8); + odm_set_bb_reg(dm, R_0x930, 0xF0, 9); + odm_set_bb_reg(dm, R_0x930, 0xF00,0xa); /* set the RFE control table to select antenna*/ + odm_set_bb_reg(dm, R_0x944, 0x00000007, 0x7); + } + + u32 sysreg208 = HAL_READ32(SYSTEM_CTRL_BASE_LP, REG_LP_FUNC_EN0); + + sysreg208 |= BIT(28); + HAL_WRITE32(SYSTEM_CTRL_BASE_LP, REG_LP_FUNC_EN0, sysreg208); + + u32 sysreg344 = + HAL_READ32(SYSTEM_CTRL_BASE_LP, REG_AUDIO_SHARE_PAD_CTRL); + + sysreg344 |= BIT(9); + HAL_WRITE32(SYSTEM_CTRL_BASE_LP, REG_AUDIO_SHARE_PAD_CTRL, sysreg344); + + u32 sysreg280 = HAL_READ32(SYSTEM_CTRL_BASE_LP, REG_LP_SYSPLL_CTRL0); + + sysreg280 |= 0x7; + HAL_WRITE32(SYSTEM_CTRL_BASE_LP, REG_LP_SYSPLL_CTRL0, sysreg280); + + sysreg344 |= BIT(8); + HAL_WRITE32(SYSTEM_CTRL_BASE_LP, REG_AUDIO_SHARE_PAD_CTRL, sysreg344); + + sysreg344 |= BIT(0); + HAL_WRITE32(SYSTEM_CTRL_BASE_LP, REG_AUDIO_SHARE_PAD_CTRL, sysreg344); + + odm_set_bb_reg(dm, R_0x870, BIT(9) | BIT(8), 0); + odm_set_bb_reg(dm, R_0x804, 0xF00, 1); /* r_keep_rfpin */ + + /*PTA setting: WL_BB_SEL_BTG_TRXG_anta, (1: HW CTRL 0: SW CTRL)*/ + /*odm_set_bb_reg(dm, R_0x948, BIT6, 0);*/ + /*odm_set_bb_reg(dm, R_0x948, BIT8, 0);*/ + /*@GNT_WL tx*/ + odm_set_bb_reg(dm, R_0x950, BIT(29), 0); + + /*@Mapping Table*/ + odm_set_bb_reg(dm, R_0x914, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0x914, MASKBYTE1, 1); + if (dm->antdiv_gpio == ANTDIV_GPIO_PB1PB2PB26) { + odm_set_bb_reg(dm, R_0x914, 0x00000F, 0x1); + odm_set_bb_reg(dm, R_0x914, 0x000F00, 0x2); + odm_set_bb_reg(dm, R_0x914, 0x0F0000, 0x4); + } + /* odm_set_bb_reg(dm, R_0x864, BIT5|BIT4|BIT3, 0); */ + /* odm_set_bb_reg(dm, R_0x864, BIT8|BIT7|BIT6, 1); */ + + /* Set WLBB_SEL_RF_ON 1 if RXFIR_PWDB > 0xCcc[3:0] */ + odm_set_bb_reg(dm, R_0xccc, BIT(12), 0); + /* @Low-to-High threshold for WLBB_SEL_RF_ON */ + /*when OFDM enable */ + odm_set_bb_reg(dm, R_0xccc, 0x0F, 0x01); + /* @High-to-Low threshold for WLBB_SEL_RF_ON */ + /* when OFDM enable */ + odm_set_bb_reg(dm, R_0xccc, 0xF0, 0x0); + /* @b Low-to-High threshold for WLBB_SEL_RF_ON*/ + /*when OFDM disable ( only CCK ) */ + odm_set_bb_reg(dm, R_0xabc, 0xFF, 0x06); + /* @High-to-Low threshold for WLBB_SEL_RF_ON*/ + /* when OFDM disable ( only CCK ) */ + odm_set_bb_reg(dm, R_0xabc, 0xFF00, 0x00); + + /*OFDM HW AntDiv Parameters*/ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0xa0); + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x00); + odm_set_bb_reg(dm, R_0xc5c, BIT(20) | BIT(19) | BIT(18), 0x04); + + /*@CCK HW AntDiv Parameters*/ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 0); + odm_set_bb_reg(dm, R_0xaa8, BIT(8), 0); + + odm_set_bb_reg(dm, R_0xa0c, 0x0F, 0xf); + odm_set_bb_reg(dm, R_0xa14, 0x1F, 0x8); + odm_set_bb_reg(dm, R_0xa10, BIT(13), 0x1); + odm_set_bb_reg(dm, R_0xa74, BIT(8), 0x0); + odm_set_bb_reg(dm, R_0xb34, BIT(30), 0x1); + + /*@disable antenna training */ + odm_set_bb_reg(dm, R_0xe08, BIT(16), 0); + odm_set_bb_reg(dm, R_0xc50, BIT(8), 0); +} +#endif + +void odm_stop_antenna_switch_dm(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + /* @disable ODM antenna diversity */ + dm->support_ability &= ~ODM_BB_ANT_DIV; +#if (RTL8710C_SUPPORT == 1) + dm->support_ability |= ODM_BB_ANT_DIV; +#endif + if (fat_tab->div_path_type == ANT_PATH_A) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + else if (fat_tab->div_path_type == ANT_PATH_B) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_B); + else if (fat_tab->div_path_type == ANT_PATH_AB) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_AB); + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + PHYDM_DBG(dm, DBG_ANT_DIV, "STOP Antenna Diversity\n"); +} + +void phydm_enable_antenna_diversity(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + dm->support_ability |= ODM_BB_ANT_DIV; + dm->antdiv_select = 0; + PHYDM_DBG(dm, DBG_ANT_DIV, "AntDiv is enabled & Re-Init AntDiv\n"); + odm_antenna_diversity_init(dm); +} + +void odm_set_ant_config(void *dm_void, u8 ant_setting /* @0=A, 1=B, 2=C,...*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type == ODM_RTL8723B) { + if (ant_setting == 0) /* @ant A*/ + odm_set_bb_reg(dm, R_0x948, MASKDWORD, 0x00000000); + else if (ant_setting == 1) + odm_set_bb_reg(dm, R_0x948, MASKDWORD, 0x00000280); + } else if (dm->support_ic_type == ODM_RTL8723D) { + if (ant_setting == 0) /* @ant A*/ + odm_set_bb_reg(dm, R_0x948, MASKLWORD, 0x0000); + else if (ant_setting == 1) + odm_set_bb_reg(dm, R_0x948, MASKLWORD, 0x0280); + } +} + +/* ****************************************************** */ + +void odm_sw_ant_div_rest_after_link(void *dm_void) +{ +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 i; + + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + swat_tab->try_flag = SWAW_STEP_INIT; + swat_tab->rssi_trying = 0; + swat_tab->double_chk_flag = 0; + fat_tab->rx_idle_ant = MAIN_ANT; + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) + phydm_antdiv_reset_statistic(dm, i); + } + +#endif +} + +void phydm_n_on_off(void *dm_void, u8 swch, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + if (path == ANT_PATH_A) { + odm_set_bb_reg(dm, R_0xc50, BIT(7), swch); + } else if (path == ANT_PATH_B) { + odm_set_bb_reg(dm, R_0xc58, BIT(7), swch); + } else if (path == ANT_PATH_AB) { + odm_set_bb_reg(dm, R_0xc50, BIT(7), swch); + odm_set_bb_reg(dm, R_0xc58, BIT(7), swch); + } + odm_set_bb_reg(dm, R_0xa00, BIT(15), swch); +#if (RTL8723D_SUPPORT == 1) + /*@Mingzhi 2017-05-08*/ + if (dm->support_ic_type == ODM_RTL8723D) { + if (swch == ANTDIV_ON) { + odm_set_bb_reg(dm, R_0xce0, BIT(1), 1); + odm_set_bb_reg(dm, R_0x948, BIT(6), 1); + /*@1:HW ctrl 0:SW ctrl*/ + } else { + odm_set_bb_reg(dm, R_0xce0, BIT(1), 0); + odm_set_bb_reg(dm, R_0x948, BIT(6), 0); + /*@1:HW ctrl 0:SW ctrl*/ + } + } +#endif +} + +void phydm_ac_on_off(void *dm_void, u8 swch, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + if (dm->support_ic_type & ODM_RTL8812) { + odm_set_bb_reg(dm, R_0xc50, BIT(7), swch); + /* OFDM AntDiv function block enable */ + odm_set_bb_reg(dm, R_0xa00, BIT(15), swch); + /* @CCK AntDiv function block enable */ + } else if (dm->support_ic_type & ODM_RTL8822B) { + odm_set_bb_reg(dm, R_0x800, BIT(25), swch); + odm_set_bb_reg(dm, R_0xa00, BIT(15), swch); + if (path == ANT_PATH_A) { + odm_set_bb_reg(dm, R_0xc50, BIT(7), swch); + } else if (path == ANT_PATH_B) { + odm_set_bb_reg(dm, R_0xe50, BIT(7), swch); + } else if (path == ANT_PATH_AB) { + odm_set_bb_reg(dm, R_0xc50, BIT(7), swch); + odm_set_bb_reg(dm, R_0xe50, BIT(7), swch); + } + } else { + odm_set_bb_reg(dm, R_0x8d4, BIT(24), swch); + /* OFDM AntDiv function block enable */ + + if (dm->cut_version >= ODM_CUT_C && + dm->support_ic_type == ODM_RTL8821 && + dm->ant_div_type != S0S1_SW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, "(Turn %s) CCK HW-AntDiv\n", + (swch == ANTDIV_ON) ? "ON" : "OFF"); + odm_set_bb_reg(dm, R_0x800, BIT(25), swch); + odm_set_bb_reg(dm, R_0xa00, BIT(15), swch); + /* @CCK AntDiv function block enable */ + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, "(Turn %s) CCK HW-AntDiv\n", + (swch == ANTDIV_ON) ? "ON" : "OFF"); + odm_set_bb_reg(dm, R_0x800, BIT(25), swch); + odm_set_bb_reg(dm, R_0xa00, BIT(15), swch); + /* @CCK AntDiv function block enable */ + } + } +} + +void phydm_jgr3_on_off(void *dm_void, u8 swch, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + odm_set_bb_reg(dm, R_0x8a0, BIT(17), swch); + /* OFDM AntDiv function block enable */ + odm_set_bb_reg(dm, R_0xa00, BIT(15), swch); + /* @CCK AntDiv function block enable */ +} + +void odm_ant_div_on_off(void *dm_void, u8 swch, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + if (fat_tab->ant_div_on_off != swch) { + if (dm->ant_div_type == S0S1_SW_ANTDIV) + return; + + if (dm->support_ic_type & ODM_N_ANTDIV_SUPPORT) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "(( Turn %s )) N-Series HW-AntDiv block\n", + (swch == ANTDIV_ON) ? "ON" : "OFF"); + phydm_n_on_off(dm, swch, path); + + } else if (dm->support_ic_type & ODM_AC_ANTDIV_SUPPORT) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "(( Turn %s )) AC-Series HW-AntDiv block\n", + (swch == ANTDIV_ON) ? "ON" : "OFF"); + phydm_ac_on_off(dm, swch, path); + } else if (dm->support_ic_type & ODM_JGR3_ANTDIV_SUPPORT) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "(( Turn %s )) JGR3 HW-AntDiv block\n", + (swch == ANTDIV_ON) ? "ON" : "OFF"); + phydm_jgr3_on_off(dm, swch, path); + } + } + fat_tab->ant_div_on_off = swch; +} + +void odm_tx_by_tx_desc_or_reg(void *dm_void, u8 swch) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u8 enable; + + if (fat_tab->b_fix_tx_ant == NO_FIX_TX_ANT) + enable = (swch == TX_BY_DESC) ? 1 : 0; + else + enable = 0; /*@Force TX by Reg*/ + + if (dm->ant_div_type != CGCS_RX_HW_ANTDIV) { + if (dm->support_ic_type & ODM_N_ANTDIV_SUPPORT) + odm_set_bb_reg(dm, R_0x80c, BIT(21), enable); + else if (dm->support_ic_type & ODM_AC_ANTDIV_SUPPORT) + odm_set_bb_reg(dm, R_0x900, BIT(18), enable); + else if (dm->support_ic_type & ODM_JGR3_ANTDIV_SUPPORT) + odm_set_bb_reg(dm, R_0x186c, BIT(1), enable); + + PHYDM_DBG(dm, DBG_ANT_DIV, "[AntDiv] TX_Ant_BY (( %s ))\n", + (enable == TX_BY_DESC) ? "DESC" : "REG"); + } +} + +void phydm_antdiv_reset_statistic(void *dm_void, u32 macid) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + fat_tab->main_sum[macid] = 0; + fat_tab->aux_sum[macid] = 0; + fat_tab->main_cnt[macid] = 0; + fat_tab->aux_cnt[macid] = 0; + fat_tab->main_sum_cck[macid] = 0; + fat_tab->aux_sum_cck[macid] = 0; + fat_tab->main_cnt_cck[macid] = 0; + fat_tab->aux_cnt_cck[macid] = 0; +} + +void phydm_fast_training_enable(void *dm_void, u8 swch) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 enable; + + if (swch == FAT_ON) + enable = 1; + else + enable = 0; + + PHYDM_DBG(dm, DBG_ANT_DIV, "Fast ant Training_en = ((%d))\n", enable); + + if (dm->support_ic_type == ODM_RTL8188E) { + odm_set_bb_reg(dm, R_0xe08, BIT(16), enable); + /*@enable fast training*/ + } else if (dm->support_ic_type == ODM_RTL8192E) { + odm_set_bb_reg(dm, R_0xb34, BIT(28), enable); + /*@enable fast training (path-A)*/ +#if 0 + odm_set_bb_reg(dm, R_0xb34, BIT(29), enable); + /*enable fast training (path-B)*/ +#endif + } else if (dm->support_ic_type & (ODM_RTL8821 | ODM_RTL8822B)) { + odm_set_bb_reg(dm, R_0x900, BIT(19), enable); + /*@enable fast training */ + } +} + +void phydm_keep_rx_ack_ant_by_tx_ant_time(void *dm_void, u32 time) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /* Timming issue: keep Rx ant after tx for ACK ( time x 3.2 mu sec)*/ + if (dm->support_ic_type & ODM_N_ANTDIV_SUPPORT) + odm_set_bb_reg(dm, R_0xe20, 0xf00000, time); + else if (dm->support_ic_type & ODM_AC_ANTDIV_SUPPORT) + odm_set_bb_reg(dm, R_0x818, 0xf00000, time); +} + +void phydm_update_rx_idle_ac(void *dm_void, u8 ant, u32 default_ant, + u32 optional_ant, u32 default_tx_ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u16 value16 = odm_read_2byte(dm, ODM_REG_TRMUX_11AC + 2); + /* @2014/01/14 MH/Luke.Lee Add direct write for register 0xc0a to */ + /* @prevnt incorrect 0xc08 bit0-15.We still not know why it is changed*/ + value16 &= ~(BIT(11) | BIT(10) | BIT(9) | BIT(8) | BIT(7) | BIT(6) | + BIT(5) | BIT(4) | BIT(3)); + value16 |= ((u16)default_ant << 3); + value16 |= ((u16)optional_ant << 6); + value16 |= ((u16)default_tx_ant << 9); + odm_write_2byte(dm, ODM_REG_TRMUX_11AC + 2, value16); +#if 0 + odm_set_bb_reg(dm, ODM_REG_TRMUX_11AC, 0x380000, default_ant); + /* @Default RX */ + odm_set_bb_reg(dm, ODM_REG_TRMUX_11AC, 0x1c00000, optional_ant); + /* Optional RX */ + odm_set_bb_reg(dm, ODM_REG_TRMUX_11AC, 0xe000000, default_ant); + /* @Default TX */ +#endif +} + +void phydm_update_rx_idle_n(void *dm_void, u8 ant, u32 default_ant, + u32 optional_ant, u32 default_tx_ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 value32; + + if (dm->support_ic_type & (ODM_RTL8192E | ODM_RTL8197F)) { + odm_set_bb_reg(dm, R_0xb38, 0x38, default_ant); + /* @Default RX */ + odm_set_bb_reg(dm, R_0xb38, 0x1c0, optional_ant); + /* Optional RX */ + odm_set_bb_reg(dm, R_0x860, 0x7000, default_ant); + /* @Default TX */ +#if (RTL8723B_SUPPORT == 1) + } else if (dm->support_ic_type == ODM_RTL8723B) { + value32 = odm_get_bb_reg(dm, R_0x948, 0xFFF); + + if (value32 != 0x280) + odm_update_rx_idle_ant_8723b(dm, ant, default_ant, + optional_ant); + else + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] 8723B: Fail to set RX antenna due to 0x948 = 0x280\n"); +#endif + +#if (RTL8723D_SUPPORT == 1) /*@Mingzhi 2017-05-08*/ + } else if (dm->support_ic_type == ODM_RTL8723D) { + phydm_set_tx_ant_pwr_8723d(dm, ant); + odm_update_rx_idle_ant_8723d(dm, ant, default_ant, + optional_ant); +#endif + +#if (RTL8721D_SUPPORT == 1) + } else if (dm->support_ic_type == ODM_RTL8721D) { + odm_update_rx_idle_ant_8721d(dm, ant, default_ant, + optional_ant); +#endif + +#if (RTL8710C_SUPPORT == 1) + } else if (dm->support_ic_type == ODM_RTL8710C) { + odm_update_rx_idle_ant_8710c(dm, ant, default_ant, + optional_ant); +#endif + + } else { +/*@8188E & 8188F*/ +/*@ if (dm->support_ic_type == ODM_RTL8723D) {*/ +/*#if (RTL8723D_SUPPORT == 1)*/ +/* phydm_set_tx_ant_pwr_8723d(dm, ant);*/ +/*#endif*/ +/* }*/ +#if (RTL8188F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188F) + phydm_update_rx_idle_antenna_8188F(dm, default_ant); +#endif + + odm_set_bb_reg(dm, R_0x864, 0x38, default_ant);/*@Default RX*/ + odm_set_bb_reg(dm, R_0x864, 0x1c0, optional_ant); + /*Optional RX*/ + odm_set_bb_reg(dm, R_0x860, 0x7000, default_tx_ant); + /*@Default TX*/ + } +} + +void phydm_update_rx_idle_jgr3(void *dm_void, u8 ant, u32 default_ant, + u32 optional_ant, u32 default_tx_ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 value32; + + odm_set_bb_reg(dm, R_0x1884, 0xf0, default_ant);/*@Default RX*/ + odm_set_bb_reg(dm, R_0x1884, 0xf00, optional_ant); + /*Optional RX*/ + odm_set_bb_reg(dm, R_0x1884, 0xf000, default_tx_ant); + /*@Default TX*/ +} +void odm_update_rx_idle_ant(void *dm_void, u8 ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 default_ant, optional_ant, value32, default_tx_ant; + + if (fat_tab->rx_idle_ant != ant) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] rx_idle_ant =%s\n", + (ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + + if (!(dm->support_ic_type & ODM_RTL8723B)) + fat_tab->rx_idle_ant = ant; + + if (ant == MAIN_ANT) { + default_ant = ANT1_2G; + optional_ant = ANT2_2G; + } else { + default_ant = ANT2_2G; + optional_ant = ANT1_2G; + } + + if (fat_tab->b_fix_tx_ant != NO_FIX_TX_ANT) + default_tx_ant = (fat_tab->b_fix_tx_ant == + FIX_TX_AT_MAIN) ? 0 : 1; + else + default_tx_ant = default_ant; + + if (dm->support_ic_type & ODM_N_ANTDIV_SUPPORT) { + phydm_update_rx_idle_n(dm, ant, default_ant, + optional_ant, default_tx_ant); + } else if (dm->support_ic_type & ODM_AC_ANTDIV_SUPPORT) { + phydm_update_rx_idle_ac(dm, ant, default_ant, + optional_ant, default_tx_ant); + } else if (dm->support_ic_type & ODM_JGR3_ANTDIV_SUPPORT) { + phydm_update_rx_idle_jgr3(dm, ant, default_ant, + optional_ant, default_tx_ant); + } + /*PathA Resp Tx*/ + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8822B | + ODM_RTL8814A | ODM_RTL8195B)) + odm_set_mac_reg(dm, R_0x6d8, 0x7, default_tx_ant); + else if (dm->support_ic_type == ODM_RTL8188E) + odm_set_mac_reg(dm, R_0x6d8, 0xc0, default_tx_ant); + else if (dm->support_ic_type & ODM_JGR3_ANTDIV_SUPPORT) + odm_set_mac_reg(dm, R_0x6f8, 0xf, default_tx_ant); + else + odm_set_mac_reg(dm, R_0x6d8, 0x700, default_tx_ant); + + } else { /* @fat_tab->rx_idle_ant == ant */ + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Stay in Ori-ant ] rx_idle_ant =%s\n", + (ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + fat_tab->rx_idle_ant = ant; + } +} + +#if (RTL8721D_SUPPORT) +void odm_update_rx_idle_ant_sp3t(void *dm_void, u8 ant) /* added by Jiao Qi on May.25,2020, for AmebaD SP3T only */ +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 default_ant, optional_ant, value32, default_tx_ant; + + if (!(dm->support_ic_type & ODM_RTL8723B)) + fat_tab->rx_idle_ant = ant; + + default_ant = fat_tab->ant_idx_vec[0]-1; + optional_ant = fat_tab->ant_idx_vec[1]-1; + + if(fat_tab->b_fix_tx_ant != NO_FIX_TX_ANT) + default_tx_ant = (fat_tab->b_fix_tx_ant == + FIX_TX_AT_MAIN) ? 0 : 1; + else + default_tx_ant = default_ant; + + odm_set_bb_reg(dm, R_0x864, BIT(5) | BIT(4) | BIT(3), default_ant); + /*@Default RX*/ + odm_set_bb_reg(dm, R_0x864, BIT(8) | BIT(7) | BIT(6), optional_ant); + /*@Optional RX*/ + odm_set_bb_reg(dm, R_0x860, BIT(14) | BIT(13) | BIT(12), default_ant); + /*@Default TX*/ + + /*PathA Resp Tx*/ + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8822B | + ODM_RTL8814A)) + odm_set_mac_reg(dm, R_0x6d8, 0x7, default_tx_ant); + else if (dm->support_ic_type == ODM_RTL8188E) + odm_set_mac_reg(dm, R_0x6d8, 0xc0, default_tx_ant); + else + odm_set_mac_reg(dm, R_0x6d8, 0x700, default_tx_ant); + +} +#endif +void phydm_update_rx_idle_ant_pathb(void *dm_void, u8 ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 default_ant, optional_ant, value32, default_tx_ant; + + if (fat_tab->rx_idle_ant2 != ant) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant2 ] rx_idle_ant2 =%s\n", + (ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + if (ant == MAIN_ANT) { + default_ant = ANT1_2G; + optional_ant = ANT2_2G; + } else { + default_ant = ANT2_2G; + optional_ant = ANT1_2G; + } + + if (fat_tab->b_fix_tx_ant != NO_FIX_TX_ANT) + default_tx_ant = (fat_tab->b_fix_tx_ant == + FIX_TX_AT_MAIN) ? 0 : 1; + else + default_tx_ant = default_ant; + if (dm->support_ic_type & ODM_RTL8822B) { + u16 v16 = odm_read_2byte(dm, ODM_REG_ANT_11AC_B + 2); + + v16 &= ~(0xff8);/*0xE08[11:3]*/ + v16 |= ((u16)default_ant << 3); + v16 |= ((u16)optional_ant << 6); + v16 |= ((u16)default_tx_ant << 9); + odm_write_2byte(dm, ODM_REG_ANT_11AC_B + 2, v16); + odm_set_mac_reg(dm, R_0x6d8, 0x38, default_tx_ant); + /*PathB Resp Tx*/ + } + } else { + /* fat_tab->rx_idle_ant2 == ant */ + PHYDM_DBG(dm, DBG_ANT_DIV, "[Stay Ori Ant] rx_idle_ant2 = %s\n", + (ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + fat_tab->rx_idle_ant2 = ant; + } +} + +void phydm_set_antdiv_val(void *dm_void, u32 *val_buf, u8 val_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) + return; + + if (val_len != 1) { + PHYDM_DBG(dm, ODM_COMP_API, "[Error][antdiv]Need val_len=1\n"); + return; + } + + odm_update_rx_idle_ant(dm, (u8)(*val_buf)); +} + +void odm_update_tx_ant(void *dm_void, u8 ant, u32 mac_id) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u8 tx_ant; + + if (fat_tab->b_fix_tx_ant != NO_FIX_TX_ANT) + ant = (fat_tab->b_fix_tx_ant == FIX_TX_AT_MAIN) ? + MAIN_ANT : AUX_ANT; + + if (dm->ant_div_type == CG_TRX_SMART_ANTDIV) + tx_ant = ant; + else { + if (ant == MAIN_ANT) + tx_ant = ANT1_2G; + else + tx_ant = ANT2_2G; + } +#if (RTL8721D_SUPPORT) + if (dm->antdiv_gpio != ANTDIV_GPIO_PB1PB2PB26) { + if (ant == MAIN_ANT) + tx_ant = ANT1_2G; + else + tx_ant = ANT2_2G; + } + else + tx_ant = fat_tab->ant_idx_vec[0]-1; +#endif + fat_tab->antsel_a[mac_id] = tx_ant & BIT(0); + fat_tab->antsel_b[mac_id] = (tx_ant & BIT(1)) >> 1; + fat_tab->antsel_c[mac_id] = (tx_ant & BIT(2)) >> 2; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Set TX-DESC value]: mac_id:(( %d )), tx_ant = (( %s ))\n", + mac_id, (ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); +#if 0 + PHYDM_DBG(dm, DBG_ANT_DIV, + "antsel_tr_mux=(( 3'b%d%d%d ))\n", + fat_tab->antsel_c[mac_id], fat_tab->antsel_b[mac_id], + fat_tab->antsel_a[mac_id]); +#endif +} + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + +void odm_bdc_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _BF_DIV_COEX_ *dm_bdc_table = &dm->dm_bdc_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, "\n[ BDC Initialization......]\n"); + dm_bdc_table->BDC_state = BDC_DIV_TRAIN_STATE; + dm_bdc_table->bdc_mode = BDC_MODE_NULL; + dm_bdc_table->bdc_try_flag = 0; + dm_bdc_table->bd_ccoex_type_wbfer = 0; + dm->bdc_holdstate = 0xff; + + if (dm->support_ic_type == ODM_RTL8192E) { + odm_set_bb_reg(dm, R_0xd7c, 0x0FFFFFFF, 0x1081008); + odm_set_bb_reg(dm, R_0xd80, 0x0FFFFFFF, 0); + } else if (dm->support_ic_type == ODM_RTL8812) { + odm_set_bb_reg(dm, R_0x9b0, 0x0FFFFFFF, 0x1081008); + /* @0x9b0[30:0] = 01081008 */ + odm_set_bb_reg(dm, R_0x9b4, 0x0FFFFFFF, 0); + /* @0x9b4[31:0] = 00000000 */ + } +} + +void odm_CSI_on_off( + void *dm_void, + u8 CSI_en) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + if (CSI_en == CSI_ON) { + if (dm->support_ic_type == ODM_RTL8192E) + odm_set_mac_reg(dm, R_0xd84, BIT(11), 1); + /* @0xd84[11]=1 */ + else if (dm->support_ic_type == ODM_RTL8812) + odm_set_mac_reg(dm, R_0x9b0, BIT(31), 1); + /* @0x9b0[31]=1 */ + + } else if (CSI_en == CSI_OFF) { + if (dm->support_ic_type == ODM_RTL8192E) + odm_set_mac_reg(dm, R_0xd84, BIT(11), 0); + /* @0xd84[11]=0 */ + else if (dm->support_ic_type == ODM_RTL8812) + odm_set_mac_reg(dm, R_0x9b0, BIT(31), 0); + /* @0x9b0[31]=0 */ + } +} + +void odm_bd_ccoex_type_with_bfer_client( + void *dm_void, + u8 swch) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _BF_DIV_COEX_ *dm_bdc_table = &dm->dm_bdc_table; + u8 bd_ccoex_type_wbfer; + + if (swch == DIVON_CSIOFF) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[BDCcoexType: 1] {DIV,CSI} ={1,0}\n"); + bd_ccoex_type_wbfer = 1; + + if (bd_ccoex_type_wbfer != dm_bdc_table->bd_ccoex_type_wbfer) { + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + odm_CSI_on_off(dm, CSI_OFF); + dm_bdc_table->bd_ccoex_type_wbfer = 1; + } + } else if (swch == DIVOFF_CSION) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[BDCcoexType: 2] {DIV,CSI} ={0,1}\n"); + bd_ccoex_type_wbfer = 2; + + if (bd_ccoex_type_wbfer != dm_bdc_table->bd_ccoex_type_wbfer) { + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + odm_CSI_on_off(dm, CSI_ON); + dm_bdc_table->bd_ccoex_type_wbfer = 2; + } + } +} + +void odm_bf_ant_div_mode_arbitration( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _BF_DIV_COEX_ *dm_bdc_table = &dm->dm_bdc_table; + u8 current_bdc_mode; + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + PHYDM_DBG(dm, DBG_ANT_DIV, "\n"); + + /* @2 mode 1 */ + if (dm_bdc_table->num_txbfee_client != 0 && + dm_bdc_table->num_txbfer_client == 0) { + current_bdc_mode = BDC_MODE_1; + + if (current_bdc_mode != dm_bdc_table->bdc_mode) { + dm_bdc_table->bdc_mode = BDC_MODE_1; + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); + dm_bdc_table->bdc_rx_idle_update_counter = 1; + PHYDM_DBG(dm, DBG_ANT_DIV, "Change to (( Mode1 ))\n"); + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Antdiv + BF coextance mode] : (( Mode1 ))\n"); + } + /* @2 mode 2 */ + else if ((dm_bdc_table->num_txbfee_client == 0) && + (dm_bdc_table->num_txbfer_client != 0)) { + current_bdc_mode = BDC_MODE_2; + + if (current_bdc_mode != dm_bdc_table->bdc_mode) { + dm_bdc_table->bdc_mode = BDC_MODE_2; + dm_bdc_table->BDC_state = BDC_DIV_TRAIN_STATE; + dm_bdc_table->bdc_try_flag = 0; + PHYDM_DBG(dm, DBG_ANT_DIV, "Change to (( Mode2 ))\n"); + } + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Antdiv + BF coextance mode] : (( Mode2 ))\n"); + } + /* @2 mode 3 */ + else if ((dm_bdc_table->num_txbfee_client != 0) && + (dm_bdc_table->num_txbfer_client != 0)) { + current_bdc_mode = BDC_MODE_3; + + if (current_bdc_mode != dm_bdc_table->bdc_mode) { + dm_bdc_table->bdc_mode = BDC_MODE_3; + dm_bdc_table->BDC_state = BDC_DIV_TRAIN_STATE; + dm_bdc_table->bdc_try_flag = 0; + dm_bdc_table->bdc_rx_idle_update_counter = 1; + PHYDM_DBG(dm, DBG_ANT_DIV, "Change to (( Mode3 ))\n"); + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Antdiv + BF coextance mode] : (( Mode3 ))\n"); + } + /* @2 mode 4 */ + else if ((dm_bdc_table->num_txbfee_client == 0) && + (dm_bdc_table->num_txbfer_client == 0)) { + current_bdc_mode = BDC_MODE_4; + + if (current_bdc_mode != dm_bdc_table->bdc_mode) { + dm_bdc_table->bdc_mode = BDC_MODE_4; + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); + PHYDM_DBG(dm, DBG_ANT_DIV, "Change to (( Mode4 ))\n"); + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Antdiv + BF coextance mode] : (( Mode4 ))\n"); + } +#endif +} + +void odm_div_train_state_setting( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _BF_DIV_COEX_ *dm_bdc_table = &dm->dm_bdc_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "\n*****[S T A R T ]***** [2-0. DIV_TRAIN_STATE]\n"); + dm_bdc_table->bdc_try_counter = 2; + dm_bdc_table->bdc_try_flag = 1; + dm_bdc_table->BDC_state = bdc_bfer_train_state; + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); +} + +void odm_bd_ccoex_bfee_rx_div_arbitration( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _BF_DIV_COEX_ *dm_bdc_table = &dm->dm_bdc_table; + boolean stop_bf_flag; + u8 bdc_active_mode; + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***{ num_BFee, num_BFer, num_client} = (( %d , %d , %d))\n", + dm_bdc_table->num_txbfee_client, + dm_bdc_table->num_txbfer_client, dm_bdc_table->num_client); + PHYDM_DBG(dm, DBG_ANT_DIV, + "***{ num_BF_tars, num_DIV_tars } = (( %d , %d ))\n", + dm_bdc_table->num_bf_tar, dm_bdc_table->num_div_tar); + + /* @2 [ MIB control ] */ + if (dm->bdc_holdstate == 2) { + odm_bd_ccoex_type_with_bfer_client(dm, DIVOFF_CSION); + dm_bdc_table->BDC_state = BDC_BF_HOLD_STATE; + PHYDM_DBG(dm, DBG_ANT_DIV, "Force in [ BF STATE]\n"); + return; + } else if (dm->bdc_holdstate == 1) { + dm_bdc_table->BDC_state = BDC_DIV_HOLD_STATE; + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); + PHYDM_DBG(dm, DBG_ANT_DIV, "Force in [ DIV STATE]\n"); + return; + } + + /* @------------------------------------------------------------ */ + + /* @2 mode 2 & 3 */ + if (dm_bdc_table->bdc_mode == BDC_MODE_2 || + dm_bdc_table->bdc_mode == BDC_MODE_3) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "\n{ Try_flag, Try_counter } = { %d , %d }\n", + dm_bdc_table->bdc_try_flag, + dm_bdc_table->bdc_try_counter); + PHYDM_DBG(dm, DBG_ANT_DIV, "BDCcoexType = (( %d ))\n\n", + dm_bdc_table->bd_ccoex_type_wbfer); + + /* @All Client have Bfer-Cap------------------------------- */ + if (dm_bdc_table->num_txbfer_client == dm_bdc_table->num_client) { + /* @BFer STA Only?: yes */ + PHYDM_DBG(dm, DBG_ANT_DIV, + "BFer STA only? (( Yes ))\n"); + dm_bdc_table->bdc_try_flag = 0; + dm_bdc_table->BDC_state = BDC_DIV_TRAIN_STATE; + odm_bd_ccoex_type_with_bfer_client(dm, DIVOFF_CSION); + return; + } else + PHYDM_DBG(dm, DBG_ANT_DIV, + "BFer STA only? (( No ))\n"); + if (dm_bdc_table->is_all_bf_sta_idle == false && dm_bdc_table->is_all_div_sta_idle == true) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "All DIV-STA are idle, but BF-STA not\n"); + dm_bdc_table->bdc_try_flag = 0; + dm_bdc_table->BDC_state = bdc_bfer_train_state; + odm_bd_ccoex_type_with_bfer_client(dm, DIVOFF_CSION); + return; + } else if (dm_bdc_table->is_all_bf_sta_idle == true && dm_bdc_table->is_all_div_sta_idle == false) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "All BF-STA are idle, but DIV-STA not\n"); + dm_bdc_table->bdc_try_flag = 0; + dm_bdc_table->BDC_state = BDC_DIV_TRAIN_STATE; + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); + return; + } + + /* Select active mode-------------------------------------- */ + if (dm_bdc_table->num_bf_tar == 0) { /* Selsect_1, Selsect_2 */ + if (dm_bdc_table->num_div_tar == 0) { /* Selsect_3 */ + PHYDM_DBG(dm, DBG_ANT_DIV, + "Select active mode (( 1 ))\n"); + dm_bdc_table->bdc_active_mode = 1; + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, + "Select active mode (( 2 ))\n"); + dm_bdc_table->bdc_active_mode = 2; + } + dm_bdc_table->bdc_try_flag = 0; + dm_bdc_table->BDC_state = BDC_DIV_TRAIN_STATE; + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); + return; + } else { /* num_bf_tar > 0 */ + if (dm_bdc_table->num_div_tar == 0) { /* Selsect_3 */ + PHYDM_DBG(dm, DBG_ANT_DIV, + "Select active mode (( 3 ))\n"); + dm_bdc_table->bdc_active_mode = 3; + dm_bdc_table->bdc_try_flag = 0; + dm_bdc_table->BDC_state = bdc_bfer_train_state; + odm_bd_ccoex_type_with_bfer_client(dm, + DIVOFF_CSION) + ; + return; + } else { /* Selsect_4 */ + bdc_active_mode = 4; + PHYDM_DBG(dm, DBG_ANT_DIV, + "Select active mode (( 4 ))\n"); + + if (bdc_active_mode != dm_bdc_table->bdc_active_mode) { + dm_bdc_table->bdc_active_mode = 4; + PHYDM_DBG(dm, DBG_ANT_DIV, "Change to active mode (( 4 )) & return!!!\n"); + return; + } + } + } + +#if 1 + if (dm->bdc_holdstate == 0xff) { + dm_bdc_table->BDC_state = BDC_DIV_HOLD_STATE; + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); + PHYDM_DBG(dm, DBG_ANT_DIV, "Force in [ DIV STATE]\n"); + return; + } +#endif + + /* @Does Client number changed ? ------------------------------- */ + if (dm_bdc_table->num_client != dm_bdc_table->pre_num_client) { + dm_bdc_table->bdc_try_flag = 0; + dm_bdc_table->BDC_state = BDC_DIV_TRAIN_STATE; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ The number of client has been changed !!!] return to (( BDC_DIV_TRAIN_STATE ))\n"); + } + dm_bdc_table->pre_num_client = dm_bdc_table->num_client; + + if (dm_bdc_table->bdc_try_flag == 0) { + /* @2 DIV_TRAIN_STATE (mode 2-0) */ + if (dm_bdc_table->BDC_state == BDC_DIV_TRAIN_STATE) + odm_div_train_state_setting(dm); + /* @2 BFer_TRAIN_STATE (mode 2-1) */ + else if (dm_bdc_table->BDC_state == bdc_bfer_train_state) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "*****[2-1. BFer_TRAIN_STATE ]*****\n"); + +#if 0 + /* @if(dm_bdc_table->num_bf_tar==0) */ + /* @{ */ + /* PHYDM_DBG(dm,DBG_ANT_DIV, "BF_tars exist? : (( No )), [ bdc_bfer_train_state ] >> [BDC_DIV_TRAIN_STATE]\n"); */ + /* odm_div_train_state_setting( dm); */ + /* @} */ + /* else */ /* num_bf_tar != 0 */ + /* @{ */ +#endif + dm_bdc_table->bdc_try_counter = 2; + dm_bdc_table->bdc_try_flag = 1; + dm_bdc_table->BDC_state = BDC_DECISION_STATE; + odm_bd_ccoex_type_with_bfer_client(dm, DIVOFF_CSION); + PHYDM_DBG(dm, DBG_ANT_DIV, + "BF_tars exist? : (( Yes )), [ bdc_bfer_train_state ] >> [BDC_DECISION_STATE]\n"); + /* @} */ + } + /* @2 DECISION_STATE (mode 2-2) */ + else if (dm_bdc_table->BDC_state == BDC_DECISION_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "*****[2-2. DECISION_STATE]*****\n"); +#if 0 + /* @if(dm_bdc_table->num_bf_tar==0) */ + /* @{ */ + /* ODM_AntDiv_Printk(("BF_tars exist? : (( No )), [ DECISION_STATE ] >> [BDC_DIV_TRAIN_STATE]\n")); */ + /* odm_div_train_state_setting( dm); */ + /* @} */ + /* else */ /* num_bf_tar != 0 */ + /* @{ */ +#endif + if (dm_bdc_table->BF_pass == false || dm_bdc_table->DIV_pass == false) + stop_bf_flag = true; + else + stop_bf_flag = false; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "BF_tars exist? : (( Yes )), {BF_pass, DIV_pass, stop_bf_flag } = { %d, %d, %d }\n", + dm_bdc_table->BF_pass, + dm_bdc_table->DIV_pass, stop_bf_flag); + + if (stop_bf_flag == true) { /* @DIV_en */ + dm_bdc_table->bdc_hold_counter = 10; /* @20 */ + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); + dm_bdc_table->BDC_state = BDC_DIV_HOLD_STATE; + PHYDM_DBG(dm, DBG_ANT_DIV, "[ stop_bf_flag= ((true)), BDC_DECISION_STATE ] >> [BDC_DIV_HOLD_STATE]\n"); + } else { /* @BF_en */ + dm_bdc_table->bdc_hold_counter = 10; /* @20 */ + odm_bd_ccoex_type_with_bfer_client(dm, DIVOFF_CSION); + dm_bdc_table->BDC_state = BDC_BF_HOLD_STATE; + PHYDM_DBG(dm, DBG_ANT_DIV, "[stop_bf_flag= ((false)), BDC_DECISION_STATE ] >> [BDC_BF_HOLD_STATE]\n"); + } + /* @} */ + } + /* @2 BF-HOLD_STATE (mode 2-3) */ + else if (dm_bdc_table->BDC_state == BDC_BF_HOLD_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "*****[2-3. BF_HOLD_STATE ]*****\n"); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "bdc_hold_counter = (( %d ))\n", + dm_bdc_table->bdc_hold_counter); + + if (dm_bdc_table->bdc_hold_counter == 1) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[ BDC_BF_HOLD_STATE ] >> [BDC_DIV_TRAIN_STATE]\n"); + odm_div_train_state_setting(dm); + } else { + dm_bdc_table->bdc_hold_counter--; + +#if 0 + /* @if(dm_bdc_table->num_bf_tar==0) */ + /* @{ */ + /* PHYDM_DBG(dm,DBG_ANT_DIV, "BF_tars exist? : (( No )), [ BDC_BF_HOLD_STATE ] >> [BDC_DIV_TRAIN_STATE]\n"); */ + /* odm_div_train_state_setting( dm); */ + /* @} */ + /* else */ /* num_bf_tar != 0 */ + /* @{ */ + /* PHYDM_DBG(dm,DBG_ANT_DIV, "BF_tars exist? : (( Yes ))\n"); */ +#endif + dm_bdc_table->BDC_state = BDC_BF_HOLD_STATE; + odm_bd_ccoex_type_with_bfer_client(dm, DIVOFF_CSION); + PHYDM_DBG(dm, DBG_ANT_DIV, "[ BDC_BF_HOLD_STATE ] >> [BDC_BF_HOLD_STATE]\n"); + /* @} */ + } + } + /* @2 DIV-HOLD_STATE (mode 2-4) */ + else if (dm_bdc_table->BDC_state == BDC_DIV_HOLD_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "*****[2-4. DIV_HOLD_STATE ]*****\n"); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "bdc_hold_counter = (( %d ))\n", + dm_bdc_table->bdc_hold_counter); + + if (dm_bdc_table->bdc_hold_counter == 1) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[ BDC_DIV_HOLD_STATE ] >> [BDC_DIV_TRAIN_STATE]\n"); + odm_div_train_state_setting(dm); + } else { + dm_bdc_table->bdc_hold_counter--; + dm_bdc_table->BDC_state = BDC_DIV_HOLD_STATE; + odm_bd_ccoex_type_with_bfer_client(dm, DIVON_CSIOFF); + PHYDM_DBG(dm, DBG_ANT_DIV, "[ BDC_DIV_HOLD_STATE ] >> [BDC_DIV_HOLD_STATE]\n"); + } + } + + } else if (dm_bdc_table->bdc_try_flag == 1) { + /* @2 Set Training counter */ + if (dm_bdc_table->bdc_try_counter > 1) { + dm_bdc_table->bdc_try_counter--; + if (dm_bdc_table->bdc_try_counter == 1) + dm_bdc_table->bdc_try_flag = 0; + + PHYDM_DBG(dm, DBG_ANT_DIV, "Training !!\n"); + /* return ; */ + } + } + } + + PHYDM_DBG(dm, DBG_ANT_DIV, "\n[end]\n"); + +#endif /* @#if(DM_ODM_SUPPORT_TYPE == ODM_AP) */ +} + +#endif +#endif /* @#ifdef PHYDM_BEAMFORMING_SUPPORT*/ + +#if (RTL8188E_SUPPORT == 1) + +void odm_rx_hw_ant_div_init_88e(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 value32; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* @MAC setting */ + value32 = odm_get_mac_reg(dm, ODM_REG_ANTSEL_PIN_11N, MASKDWORD); + odm_set_mac_reg(dm, ODM_REG_ANTSEL_PIN_11N, MASKDWORD, + value32 | (BIT(23) | BIT(25))); + /* Reg4C[25]=1, Reg4C[23]=1 for pin output */ + /* Pin Settings */ + odm_set_bb_reg(dm, ODM_REG_PIN_CTRL_11N, BIT(9) | BIT(8), 0); + /* reg870[8]=1'b0, reg870[9]=1'b0 */ + /* antsel antselb by HW */ + odm_set_bb_reg(dm, ODM_REG_RX_ANT_CTRL_11N, BIT(10), 0); + /* reg864[10]=1'b0 */ /* antsel2 by HW */ + odm_set_bb_reg(dm, ODM_REG_LNA_SWITCH_11N, BIT(22), 1); + /* regb2c[22]=1'b0 */ /* disable CS/CG switch */ + odm_set_bb_reg(dm, ODM_REG_LNA_SWITCH_11N, BIT(31), 1); + /* regb2c[31]=1'b1 */ /* output at CG only */ + /* OFDM Settings */ + odm_set_bb_reg(dm, ODM_REG_ANTDIV_PARA1_11N, MASKDWORD, 0x000000a0); + /* @CCK Settings */ + odm_set_bb_reg(dm, ODM_REG_BB_PWR_SAV4_11N, BIT(7), 1); + /* @Fix CCK PHY status report issue */ + odm_set_bb_reg(dm, ODM_REG_CCK_ANTDIV_PARA2_11N, BIT(4), 1); + /* @CCK complete HW AntDiv within 64 samples */ + + odm_set_bb_reg(dm, ODM_REG_ANT_MAPPING1_11N, 0xFFFF, 0x0001); + /* @antenna mapping table */ + + fat_tab->enable_ctrl_frame_antdiv = 1; +} + +void odm_trx_hw_ant_div_init_88e(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 value32; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* @MAC setting */ + value32 = odm_get_mac_reg(dm, ODM_REG_ANTSEL_PIN_11N, MASKDWORD); + odm_set_mac_reg(dm, ODM_REG_ANTSEL_PIN_11N, MASKDWORD, + value32 | (BIT(23) | BIT(25))); + /* Reg4C[25]=1, Reg4C[23]=1 for pin output */ + /* Pin Settings */ + odm_set_bb_reg(dm, ODM_REG_PIN_CTRL_11N, BIT(9) | BIT(8), 0); + /* reg870[8]=1'b0, reg870[9]=1'b0 */ + /* antsel antselb by HW */ + odm_set_bb_reg(dm, ODM_REG_RX_ANT_CTRL_11N, BIT(10), 0); + /* reg864[10]=1'b0 */ /* antsel2 by HW */ + odm_set_bb_reg(dm, ODM_REG_LNA_SWITCH_11N, BIT(22), 0); + /* regb2c[22]=1'b0 */ /* disable CS/CG switch */ + odm_set_bb_reg(dm, ODM_REG_LNA_SWITCH_11N, BIT(31), 1); + /* regb2c[31]=1'b1 */ /* output at CG only */ + /* OFDM Settings */ + odm_set_bb_reg(dm, ODM_REG_ANTDIV_PARA1_11N, MASKDWORD, 0x000000a0); + /* @CCK Settings */ + odm_set_bb_reg(dm, ODM_REG_BB_PWR_SAV4_11N, BIT(7), 1); + /* @Fix CCK PHY status report issue */ + odm_set_bb_reg(dm, ODM_REG_CCK_ANTDIV_PARA2_11N, BIT(4), 1); + /* @CCK complete HW AntDiv within 64 samples */ + + /* @antenna mapping table */ + if (!dm->is_mp_chip) { /* testchip */ + odm_set_bb_reg(dm, ODM_REG_RX_DEFAULT_A_11N, 0x700, 1); + /* Reg858[10:8]=3'b001 */ + odm_set_bb_reg(dm, ODM_REG_RX_DEFAULT_A_11N, 0x3800, 2); + /* Reg858[13:11]=3'b010 */ + } else /* @MPchip */ + odm_set_bb_reg(dm, ODM_REG_ANT_MAPPING1_11N, MASKDWORD, 0x0201); + /*Reg914=3'b010, Reg915=3'b001*/ + + fat_tab->enable_ctrl_frame_antdiv = 1; +} + +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) || (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) +void odm_smart_hw_ant_div_init_88e( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 value32, i; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***8188E AntDiv_Init => ant_div_type=[CG_TRX_SMART_ANTDIV]\n"); + +#if 0 + if (*dm->mp_mode == true) { + PHYDM_DBG(dm, ODM_COMP_INIT, "dm->ant_div_type: %d\n", + dm->ant_div_type); + return; + } +#endif + + fat_tab->train_idx = 0; + fat_tab->fat_state = FAT_PREPARE_STATE; + + dm->fat_comb_a = 5; + dm->antdiv_intvl = 0x64; /* @100ms */ + + for (i = 0; i < 6; i++) + fat_tab->bssid[i] = 0; + for (i = 0; i < (dm->fat_comb_a); i++) { + fat_tab->ant_sum_rssi[i] = 0; + fat_tab->ant_rssi_cnt[i] = 0; + fat_tab->ant_ave_rssi[i] = 0; + } + + /* @MAC setting */ + value32 = odm_get_mac_reg(dm, R_0x4c, MASKDWORD); + odm_set_mac_reg(dm, R_0x4c, MASKDWORD, value32 | (BIT(23) | BIT(25))); /* Reg4C[25]=1, Reg4C[23]=1 for pin output */ + value32 = odm_get_mac_reg(dm, R_0x7b4, MASKDWORD); + odm_set_mac_reg(dm, R_0x7b4, MASKDWORD, value32 | (BIT(16) | BIT(17))); /* Reg7B4[16]=1 enable antenna training, Reg7B4[17]=1 enable A2 match */ + /* value32 = platform_efio_read_4byte(adapter, 0x7B4); */ + /* platform_efio_write_4byte(adapter, 0x7b4, value32|BIT(18)); */ /* append MACID in reponse packet */ + + /* @Match MAC ADDR */ + odm_set_mac_reg(dm, R_0x7b4, 0xFFFF, 0); + odm_set_mac_reg(dm, R_0x7b0, MASKDWORD, 0); + + odm_set_bb_reg(dm, R_0x870, BIT(9) | BIT(8), 0); /* reg870[8]=1'b0, reg870[9]=1'b0 */ /* antsel antselb by HW */ + odm_set_bb_reg(dm, R_0x864, BIT(10), 0); /* reg864[10]=1'b0 */ /* antsel2 by HW */ + odm_set_bb_reg(dm, R_0xb2c, BIT(22), 0); /* regb2c[22]=1'b0 */ /* disable CS/CG switch */ + odm_set_bb_reg(dm, R_0xb2c, BIT(31), 0); /* regb2c[31]=1'b1 */ /* output at CS only */ + odm_set_bb_reg(dm, R_0xca4, MASKDWORD, 0x000000a0); + + /* @antenna mapping table */ + if (dm->fat_comb_a == 2) { + if (!dm->is_mp_chip) { /* testchip */ + odm_set_bb_reg(dm, R_0x858, BIT(10) | BIT(9) | BIT(8), 1); /* Reg858[10:8]=3'b001 */ + odm_set_bb_reg(dm, R_0x858, BIT(13) | BIT(12) | BIT(11), 2); /* Reg858[13:11]=3'b010 */ + } else { /* @MPchip */ + odm_set_bb_reg(dm, R_0x914, MASKBYTE0, 1); + odm_set_bb_reg(dm, R_0x914, MASKBYTE1, 2); + } + } else { + if (!dm->is_mp_chip) { /* testchip */ + odm_set_bb_reg(dm, R_0x858, BIT(10) | BIT(9) | BIT(8), 0); /* Reg858[10:8]=3'b000 */ + odm_set_bb_reg(dm, R_0x858, BIT(13) | BIT(12) | BIT(11), 1); /* Reg858[13:11]=3'b001 */ + odm_set_bb_reg(dm, R_0x878, BIT(16), 0); + odm_set_bb_reg(dm, R_0x858, BIT(15) | BIT(14), 2); /* @(Reg878[0],Reg858[14:15])=3'b010 */ + odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ + odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ + odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ + odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ + odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ + } else { /* @MPchip */ + odm_set_bb_reg(dm, R_0x914, MASKBYTE0, 4); /* @0: 3b'000 */ + odm_set_bb_reg(dm, R_0x914, MASKBYTE1, 2); /* @1: 3b'001 */ + odm_set_bb_reg(dm, R_0x914, MASKBYTE2, 0); /* @2: 3b'010 */ + odm_set_bb_reg(dm, R_0x914, MASKBYTE3, 1); /* @3: 3b'011 */ + odm_set_bb_reg(dm, R_0x918, MASKBYTE0, 3); /* @4: 3b'100 */ + odm_set_bb_reg(dm, R_0x918, MASKBYTE1, 5); /* @5: 3b'101 */ + odm_set_bb_reg(dm, R_0x918, MASKBYTE2, 6); /* @6: 3b'110 */ + odm_set_bb_reg(dm, R_0x918, MASKBYTE3, 255); /* @7: 3b'111 */ + } + } + + /* @Default ant setting when no fast training */ + odm_set_bb_reg(dm, R_0x864, BIT(5) | BIT(4) | BIT(3), 0); /* @Default RX */ + odm_set_bb_reg(dm, R_0x864, BIT(8) | BIT(7) | BIT(6), 1); /* Optional RX */ + odm_set_bb_reg(dm, R_0x860, BIT(14) | BIT(13) | BIT(12), 0); /* @Default TX */ + + /* @Enter Traing state */ + odm_set_bb_reg(dm, R_0x864, BIT(2) | BIT(1) | BIT(0), (dm->fat_comb_a - 1)); /* reg864[2:0]=3'd6 */ /* ant combination=reg864[2:0]+1 */ + +#if 0 + /* SW Control */ + /* phy_set_bb_reg(adapter, 0x864, BIT10, 1); */ + /* phy_set_bb_reg(adapter, 0x870, BIT9, 1); */ + /* phy_set_bb_reg(adapter, 0x870, BIT8, 1); */ + /* phy_set_bb_reg(adapter, 0x864, BIT11, 1); */ + /* phy_set_bb_reg(adapter, 0x860, BIT9, 0); */ + /* phy_set_bb_reg(adapter, 0x860, BIT8, 0); */ +#endif +} +#endif + +#endif /* @#if (RTL8188E_SUPPORT == 1) */ + +#if (RTL8192E_SUPPORT == 1) +void odm_rx_hw_ant_div_init_92e(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + +#if 0 + if (*dm->mp_mode == true) { + odm_ant_div_on_off(dm, ANTDIV_OFF); + odm_set_bb_reg(dm, R_0xc50, BIT(8), 0); + /* r_rxdiv_enable_anta regc50[8]=1'b0 0: control by c50[9] */ + odm_set_bb_reg(dm, R_0xc50, BIT(9), 1); + /* @1:CG, 0:CS */ + return; + } +#endif + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Pin Settings */ + odm_set_bb_reg(dm, R_0x870, BIT(8), 0); + /* reg870[8]=1'b0, antsel is controled by HWs */ + odm_set_bb_reg(dm, R_0xc50, BIT(8), 1); + /* regc50[8]=1'b1 CS/CG switching is controled by HWs*/ + + /* @Mapping table */ + odm_set_bb_reg(dm, R_0x914, 0xFFFF, 0x0100); + /* @antenna mapping table */ + + /* OFDM Settings */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x0); /* @bias */ + + /* @CCK Settings */ + odm_set_bb_reg(dm, R_0xa04, 0xF000000, 0); + /* Select which path to receive for CCK_1 & CCK_2 */ + odm_set_bb_reg(dm, R_0xb34, BIT(30), 0); + /* @(92E) ANTSEL_CCK_opt = r_en_antsel_cck? ANTSEL_CCK: 1'b0 */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* @Fix CCK PHY status report issue */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + /* @CCK complete HW AntDiv within 64 samples */ + +#ifdef ODM_EVM_ENHANCE_ANTDIV + phydm_evm_sw_antdiv_init(dm); +#endif +} + +void odm_trx_hw_ant_div_init_92e(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if 0 + if (*dm->mp_mode == true) { + odm_ant_div_on_off(dm, ANTDIV_OFF); + odm_set_bb_reg(dm, R_0xc50, BIT(8), 0); /* r_rxdiv_enable_anta regc50[8]=1'b0 0: control by c50[9] */ + odm_set_bb_reg(dm, R_0xc50, BIT(9), 1); /* @1:CG, 0:CS */ + return; + } +#endif + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* @3 --RFE pin setting--------- */ + /* @[MAC] */ + odm_set_mac_reg(dm, R_0x38, BIT(11), 1); + /* @DBG PAD Driving control (GPIO 8) */ + odm_set_mac_reg(dm, R_0x4c, BIT(23), 0); /* path-A, RFE_CTRL_3 */ + odm_set_mac_reg(dm, R_0x4c, BIT(29), 1); /* path-A, RFE_CTRL_8 */ + /* @[BB] */ + odm_set_bb_reg(dm, R_0x944, BIT(3), 1); /* RFE_buffer */ + odm_set_bb_reg(dm, R_0x944, BIT(8), 1); + odm_set_bb_reg(dm, R_0x940, BIT(7) | BIT(6), 0x0); + /* r_rfe_path_sel_ (RFE_CTRL_3) */ + odm_set_bb_reg(dm, R_0x940, BIT(17) | BIT(16), 0x0); + /* r_rfe_path_sel_ (RFE_CTRL_8) */ + odm_set_bb_reg(dm, R_0x944, BIT(31), 0); /* RFE_buffer */ + odm_set_bb_reg(dm, R_0x92c, BIT(3), 0); /* rfe_inv (RFE_CTRL_3) */ + odm_set_bb_reg(dm, R_0x92c, BIT(8), 1); /* rfe_inv (RFE_CTRL_8) */ + odm_set_bb_reg(dm, R_0x930, 0xF000, 0x8); /* path-A, RFE_CTRL_3 */ + odm_set_bb_reg(dm, R_0x934, 0xF, 0x8); /* path-A, RFE_CTRL_8 */ + /* @3 ------------------------- */ + + /* Pin Settings */ + odm_set_bb_reg(dm, R_0xc50, BIT(8), 0); + /* path-A */ /* disable CS/CG switch */ + +#if 0 + /* @Let it follows PHY_REG for bit9 setting */ + if (dm->priv->pshare->rf_ft_var.use_ext_pa || + dm->priv->pshare->rf_ft_var.use_ext_lna) + odm_set_bb_reg(dm, R_0xc50, BIT(9), 1);/* path-A output at CS */ + else + odm_set_bb_reg(dm, R_0xc50, BIT(9), 0); + /* path-A output at CG ->normal power */ +#endif + + odm_set_bb_reg(dm, R_0x870, BIT(9) | BIT(8), 0); + /* path-A*/ /* antsel antselb by HW */ + odm_set_bb_reg(dm, R_0xb38, BIT(10), 0);/* path-A*/ /* antsel2 by HW */ + + /* @Mapping table */ + odm_set_bb_reg(dm, R_0x914, 0xFFFF, 0x0100); + /* @antenna mapping table */ + + /* OFDM Settings */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x0); /* @bias */ + + /* @CCK Settings */ + odm_set_bb_reg(dm, R_0xa04, 0xF000000, 0); + /* Select which path to receive for CCK_1 & CCK_2 */ + odm_set_bb_reg(dm, R_0xb34, BIT(30), 0); + /* @(92E) ANTSEL_CCK_opt = r_en_antsel_cck? ANTSEL_CCK: 1'b0 */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* @Fix CCK PHY status report issue */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + /* @CCK complete HW AntDiv within 64 samples */ + +#ifdef ODM_EVM_ENHANCE_ANTDIV + phydm_evm_sw_antdiv_init(dm); +#endif +} + +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) || (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) +void odm_smart_hw_ant_div_init_92e( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***8192E AntDiv_Init => ant_div_type=[CG_TRX_SMART_ANTDIV]\n"); +} +#endif + +#endif /* @#if (RTL8192E_SUPPORT == 1) */ + +#if (RTL8192F_SUPPORT == 1) +void odm_rx_hw_ant_div_init_92f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Pin Settings */ + odm_set_bb_reg(dm, R_0x870, BIT(8), 0); + /* reg870[8]=1'b0, "antsel" is controlled by HWs */ + odm_set_bb_reg(dm, R_0xc50, BIT(8), 1); + /* regc50[8]=1'b1, " CS/CG switching" is controlled by HWs */ + + /* @Mapping table */ + odm_set_bb_reg(dm, R_0x914, 0xFFFF, 0x0100); + /* @antenna mapping table */ + + /* OFDM Settings */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x0); /* @bias */ + + /* @CCK Settings */ + odm_set_bb_reg(dm, R_0xa04, 0xF000000, 0); + /* Select which path to receive for CCK_1 & CCK_2 */ + odm_set_bb_reg(dm, R_0xb34, BIT(30), 0); + /* @(92E) ANTSEL_CCK_opt = r_en_antsel_cck? ANTSEL_CCK: 1'b0 */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* @Fix CCK PHY status report issue */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + /* @CCK complete HW AntDiv within 64 samples */ + +#ifdef ODM_EVM_ENHANCE_ANTDIV + phydm_evm_sw_antdiv_init(dm); +#endif +} + +void odm_trx_hw_ant_div_init_92f(void *dm_void) + +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + /* @3 --RFE pin setting--------- */ + /* @[MAC] */ + odm_set_mac_reg(dm, R_0x1048, BIT(0), 1); + /* @DBG PAD Driving control (gpioA_0) */ + odm_set_mac_reg(dm, R_0x1048, BIT(1), 1); + /* @DBG PAD Driving control (gpioA_1) */ + odm_set_mac_reg(dm, R_0x4c, BIT(24), 1); + odm_set_mac_reg(dm, R_0x1038, BIT(25) | BIT(24) | BIT(23), 0); + /* @gpioA_0,gpioA_1*/ + odm_set_mac_reg(dm, R_0x4c, BIT(23), 0); + /* @[BB] */ + odm_set_bb_reg(dm, R_0x944, BIT(8), 1); /* output enable */ + odm_set_bb_reg(dm, R_0x944, BIT(9), 1); + odm_set_bb_reg(dm, R_0x940, BIT(16) | BIT(17), 0x0); + /* r_rfe_path_sel_ (RFE_CTRL_8) */ + odm_set_bb_reg(dm, R_0x940, BIT(18) | BIT(19), 0x0); + /* r_rfe_path_sel_ (RFE_CTRL_9) */ + odm_set_bb_reg(dm, R_0x944, BIT(31), 0); /* RFE_buffer_en */ + odm_set_bb_reg(dm, R_0x92c, BIT(8), 0); /* rfe_inv (RFE_CTRL_8) */ + odm_set_bb_reg(dm, R_0x92c, BIT(9), 1); /* rfe_inv (RFE_CTRL_9) */ + odm_set_bb_reg(dm, R_0x934, 0xF, 0x8); /* path-A, RFE_CTRL_8 */ + odm_set_bb_reg(dm, R_0x934, 0xF0, 0x8); /* path-A, RFE_CTRL_9 */ + /* @3 ------------------------- */ + + /* Pin Settings */ + odm_set_bb_reg(dm, R_0xc50, BIT(8), 0); + /* path-A,disable CS/CG switch */ + odm_set_bb_reg(dm, R_0x870, BIT(9) | BIT(8), 0); + /* path-A*, antsel antselb by HW */ + odm_set_bb_reg(dm, R_0xb38, BIT(10), 0); /* path-A ,antsel2 by HW */ + + /* @Mapping table */ + odm_set_bb_reg(dm, R_0x914, 0xFFFF, 0x0100); + /* @antenna mapping table */ + + /* OFDM Settings */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x0); /* @bias */ + + /* @CCK Settings */ + odm_set_bb_reg(dm, R_0xa04, 0xF000000, 0); + /* Select which path to receive for CCK_1 & CCK_2 */ + odm_set_bb_reg(dm, R_0xb34, BIT(30), 0); + /* @(92E) ANTSEL_CCK_opt = r_en_antsel_cck? ANTSEL_CCK: 1'b0 */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* @Fix CCK PHY status report issue */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + /* @CCK complete HW AntDiv within 64 samples */ + +#ifdef ODM_EVM_ENHANCE_ANTDIV + phydm_evm_sw_antdiv_init(dm); +#endif +} + +#endif /* @#if (RTL8192F_SUPPORT == 1) */ + +#if (RTL8822B_SUPPORT == 1) +void phydm_trx_hw_ant_div_init_22b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Pin Settings */ + odm_set_bb_reg(dm, R_0xcb8, BIT(21) | BIT(20), 0x1); + odm_set_bb_reg(dm, R_0xcb8, BIT(23) | BIT(22), 0x1); + odm_set_bb_reg(dm, R_0xc1c, BIT(7) | BIT(6), 0x0); + /* @------------------------- */ + + /* @Mapping table */ + /* @antenna mapping table */ + odm_set_bb_reg(dm, R_0xca4, 0xFFFF, 0x0100); + + /* OFDM Settings */ + /* thershold */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF, 0xA0); + /* @bias */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF000, 0x0); + odm_set_bb_reg(dm, R_0x668, BIT(3), 0x1); + + /* @CCK Settings */ + /* Select which path to receive for CCK_1 & CCK_2 */ + odm_set_bb_reg(dm, R_0xa04, 0xF000000, 0); + /* @Fix CCK PHY status report issue */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* @CCK complete HW AntDiv within 64 samples */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + /* @BT Coexistence */ + /* @keep antsel_map when GNT_BT = 1 */ + odm_set_bb_reg(dm, R_0xcac, BIT(9), 1); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + odm_set_bb_reg(dm, R_0x804, BIT(4), 1); + /* response TX ant by RX ant */ + odm_set_mac_reg(dm, R_0x668, BIT(3), 1); +#if (defined(CONFIG_2T4R_ANTENNA)) + PHYDM_DBG(dm, DBG_ANT_DIV, + "***8822B AntDiv_Init => 2T4R case\n"); + /* Pin Settings */ + odm_set_bb_reg(dm, R_0xeb8, BIT(21) | BIT(20), 0x1); + odm_set_bb_reg(dm, R_0xeb8, BIT(23) | BIT(22), 0x1); + odm_set_bb_reg(dm, R_0xe1c, BIT(7) | BIT(6), 0x0); + /* @BT Coexistence */ + odm_set_bb_reg(dm, R_0xeac, BIT(9), 1); + /* @keep antsel_map when GNT_BT = 1 */ + /* Mapping table */ + /* antenna mapping table */ + odm_set_bb_reg(dm, R_0xea4, 0xFFFF, 0x0100); + /*odm_set_bb_reg(dm, R_0x900, 0x30000, 0x3);*/ +#endif + +#ifdef ODM_EVM_ENHANCE_ANTDIV + phydm_evm_sw_antdiv_init(dm); +#endif +} +#endif /* @#if (RTL8822B_SUPPORT == 1) */ + +#if (RTL8197F_SUPPORT == 1) +void phydm_rx_hw_ant_div_init_97f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + +#if 0 + if (*dm->mp_mode == true) { + odm_ant_div_on_off(dm, ANTDIV_OFF); + odm_set_bb_reg(dm, R_0xc50, BIT(8), 0); + /* r_rxdiv_enable_anta regc50[8]=1'b0 0: control by c50[9] */ + odm_set_bb_reg(dm, R_0xc50, BIT(9), 1); /* @1:CG, 0:CS */ + return; + } +#endif + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Pin Settings */ + odm_set_bb_reg(dm, R_0x870, BIT(8), 0); + /* reg870[8]=1'b0, */ /* "antsel" is controlled by HWs */ + odm_set_bb_reg(dm, R_0xc50, BIT(8), 1); + /* regc50[8]=1'b1 *//*"CS/CG switching" is controlled by HWs */ + + /* @Mapping table */ + odm_set_bb_reg(dm, R_0x914, 0xFFFF, 0x0100); + /* @antenna mapping table */ + + /* OFDM Settings */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x0); /* @bias */ + + /* @CCK Settings */ + odm_set_bb_reg(dm, R_0xa04, 0xF000000, 0); + /* Select which path to receive for CCK_1 & CCK_2 */ + odm_set_bb_reg(dm, R_0xb34, BIT(30), 0); + /* @(92E) ANTSEL_CCK_opt = r_en_antsel_cck? ANTSEL_CCK: 1'b0 */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* @Fix CCK PHY status report issue */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + /* @CCK complete HW AntDiv within 64 samples */ + +#ifdef ODM_EVM_ENHANCE_ANTDIV + phydm_evm_sw_antdiv_init(dm); +#endif +} +#endif //#if (RTL8197F_SUPPORT == 1) + +#if (RTL8197G_SUPPORT == 1) +void phydm_rx_hw_ant_div_init_97g(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Pin Settings */ + odm_set_bb_reg(dm, R_0x1884, BIT(23), 0); + /* reg1844[23]=1'b0 *//*"CS/CG switching" is controlled by HWs*/ + odm_set_bb_reg(dm, R_0x1884, BIT(16), 1); + /* reg1844[16]=1'b1 *//*"antsel" is controlled by HWs*/ + + /* @Mapping table */ + odm_set_bb_reg(dm, R_0x1870, 0xFFFF, 0x0100); + /* @antenna mapping table */ + + /* OFDM Settings */ + odm_set_bb_reg(dm, R_0x1938, 0xFFE0, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0x1938, 0x7FF0000, 0x0); /* @bias */ + + +#ifdef ODM_EVM_ENHANCE_ANTDIV + phydm_evm_sw_antdiv_init(dm); +#endif +} +#endif //#if (RTL8197F_SUPPORT == 1) + +#if (RTL8723D_SUPPORT == 1) +void odm_trx_hw_ant_div_init_8723d(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /*@BT Coexistence*/ + /*@keep antsel_map when GNT_BT = 1*/ + odm_set_bb_reg(dm, R_0x864, BIT(12), 1); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + odm_set_bb_reg(dm, R_0x874, BIT(23), 0); + /* @Disable hw antsw & fast_train.antsw when BT TX/RX */ + odm_set_bb_reg(dm, R_0xe64, 0xFFFF0000, 0x000c); + + odm_set_bb_reg(dm, R_0x870, BIT(9) | BIT(8), 0); +#if 0 + /*PTA setting: WL_BB_SEL_BTG_TRXG_anta, (1: HW CTRL 0: SW CTRL)*/ + /*odm_set_bb_reg(dm, R_0x948, BIT6, 0);*/ + /*odm_set_bb_reg(dm, R_0x948, BIT8, 0);*/ +#endif + /*@GNT_WL tx*/ + odm_set_bb_reg(dm, R_0x950, BIT(29), 0); + + /*@Mapping Table*/ + odm_set_bb_reg(dm, R_0x914, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0x914, MASKBYTE1, 3); +#if 0 + /* odm_set_bb_reg(dm, R_0x864, BIT5|BIT4|BIT3, 0); */ + /* odm_set_bb_reg(dm, R_0x864, BIT8|BIT7|BIT6, 1); */ +#endif + + /* Set WLBB_SEL_RF_ON 1 if RXFIR_PWDB > 0xCcc[3:0] */ + odm_set_bb_reg(dm, R_0xccc, BIT(12), 0); + /* @Low-to-High threshold for WLBB_SEL_RF_ON when OFDM enable */ + odm_set_bb_reg(dm, R_0xccc, 0x0F, 0x01); + /* @High-to-Low threshold for WLBB_SEL_RF_ON when OFDM enable */ + odm_set_bb_reg(dm, R_0xccc, 0xF0, 0x0); + /* @b Low-to-High threshold for WLBB_SEL_RF_ON when OFDM disable (CCK)*/ + odm_set_bb_reg(dm, R_0xabc, 0xFF, 0x06); + /* @High-to-Low threshold for WLBB_SEL_RF_ON when OFDM disable (CCK) */ + odm_set_bb_reg(dm, R_0xabc, 0xFF00, 0x00); + + /*OFDM HW AntDiv Parameters*/ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0xa0); + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x00); + odm_set_bb_reg(dm, R_0xc5c, BIT(20) | BIT(19) | BIT(18), 0x04); + + /*@CCK HW AntDiv Parameters*/ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + odm_set_bb_reg(dm, R_0xaa8, BIT(8), 0); + + odm_set_bb_reg(dm, R_0xa0c, 0x0F, 0xf); + odm_set_bb_reg(dm, R_0xa14, 0x1F, 0x8); + odm_set_bb_reg(dm, R_0xa10, BIT(13), 0x1); + odm_set_bb_reg(dm, R_0xa74, BIT(8), 0x0); + odm_set_bb_reg(dm, R_0xb34, BIT(30), 0x1); + + /*@disable antenna training */ + odm_set_bb_reg(dm, R_0xe08, BIT(16), 0); + odm_set_bb_reg(dm, R_0xc50, BIT(8), 0); +} +/*@Mingzhi 2017-05-08*/ + +void odm_s0s1_sw_ant_div_init_8723d(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***8723D AntDiv_Init => ant_div_type=[ S0S1_SW_AntDiv]\n"); + + /*@keep antsel_map when GNT_BT = 1*/ + odm_set_bb_reg(dm, R_0x864, BIT(12), 1); + + /* @Disable antsw when GNT_BT=1 */ + odm_set_bb_reg(dm, R_0x874, BIT(23), 0); + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0x914, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0x914, MASKBYTE1, 1); + + /* Output Pin Settings */ +#if 0 + /* odm_set_bb_reg(dm, R_0x948, BIT6, 0x1); */ +#endif + odm_set_bb_reg(dm, R_0x870, BIT(8), 1); + odm_set_bb_reg(dm, R_0x870, BIT(9), 1); + + /* Status init */ + fat_tab->is_become_linked = false; + swat_tab->try_flag = SWAW_STEP_INIT; + swat_tab->double_chk_flag = 0; + swat_tab->cur_antenna = MAIN_ANT; + swat_tab->pre_ant = MAIN_ANT; + dm->antdiv_counter = CONFIG_ANTDIV_PERIOD; + + /* @2 [--For HW Bug setting] */ + odm_set_bb_reg(dm, R_0x80c, BIT(21), 0); /* TX ant by Reg */ +} + +void odm_update_rx_idle_ant_8723d(void *dm_void, u8 ant, u32 default_ant, + u32 optional_ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + void *adapter = dm->adapter; + u8 count = 0; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE)) + /*score board to BT ,a002:WL to do ant-div*/ + odm_set_mac_reg(dm, R_0xa8, MASKHWORD, 0xa002); + ODM_delay_us(50); +#endif +#if 0 + /* odm_set_bb_reg(dm, R_0x948, BIT(6), 0x1); */ +#endif + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + odm_set_bb_reg(dm, R_0x860, BIT(8), default_ant); + odm_set_bb_reg(dm, R_0x860, BIT(9), default_ant); + } + odm_set_bb_reg(dm, R_0x864, BIT(5) | BIT(4) | BIT(3), default_ant); + /*@Default RX*/ + odm_set_bb_reg(dm, R_0x864, BIT(8) | BIT(7) | BIT(6), optional_ant); + /*Optional RX*/ + odm_set_bb_reg(dm, R_0x860, BIT(14) | BIT(13) | BIT(12), default_ant); + /*@Default TX*/ + fat_tab->rx_idle_ant = ant; +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE)) + /*score board to BT ,a000:WL@S1 a001:WL@S0*/ + if (default_ant == ANT1_2G) + odm_set_mac_reg(dm, R_0xa8, MASKHWORD, 0xa000); + else + odm_set_mac_reg(dm, R_0xa8, MASKHWORD, 0xa001); +#endif +} + +void phydm_set_tx_ant_pwr_8723d(void *dm_void, u8 ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + void *adapter = dm->adapter; + + fat_tab->rx_idle_ant = ant; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + ((PADAPTER)adapter)->HalFunc.SetTxPowerLevelHandler(adapter, *dm->channel); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + rtw_hal_set_tx_power_level(adapter, *dm->channel); +#endif +} +#endif + +#if (RTL8723B_SUPPORT == 1) +void odm_trx_hw_ant_div_init_8723b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***8723B AntDiv_Init => ant_div_type=[CG_TRX_HW_ANTDIV(DPDT)]\n"); + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0x914, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0x914, MASKBYTE1, 1); + + /* OFDM HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF, 0xa0); /* thershold */ + odm_set_bb_reg(dm, R_0xca4, 0x7FF000, 0x00); /* @bias */ + + /* @CCK HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* patch for clk from 88M to 80M */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); + /* @do 64 samples */ + + /* @BT Coexistence */ + odm_set_bb_reg(dm, R_0x864, BIT(12), 0); + /* @keep antsel_map when GNT_BT = 1 */ + odm_set_bb_reg(dm, R_0x874, BIT(23), 0); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + + /* Output Pin Settings */ + odm_set_bb_reg(dm, R_0x870, BIT(8), 0); + + odm_set_bb_reg(dm, R_0x948, BIT(6), 0); + /* WL_BB_SEL_BTG_TRXG_anta, (1: HW CTRL 0: SW CTRL) */ + odm_set_bb_reg(dm, R_0x948, BIT(7), 0); + + odm_set_mac_reg(dm, R_0x40, BIT(3), 1); + odm_set_mac_reg(dm, R_0x38, BIT(11), 1); + odm_set_mac_reg(dm, R_0x4c, BIT(24) | BIT(23), 2); + /* select DPDT_P and DPDT_N as output pin */ + + odm_set_bb_reg(dm, R_0x944, BIT(0) | BIT(1), 3); /* @in/out */ + odm_set_bb_reg(dm, R_0x944, BIT(31), 0); + + odm_set_bb_reg(dm, R_0x92c, BIT(1), 0); /* @DPDT_P non-inverse */ + odm_set_bb_reg(dm, R_0x92c, BIT(0), 1); /* @DPDT_N inverse */ + + odm_set_bb_reg(dm, R_0x930, 0xF0, 8); /* @DPDT_P = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0x930, 0xF, 8); /* @DPDT_N = ANTSEL[0] */ + + /* @2 [--For HW Bug setting] */ + if (dm->ant_type == ODM_AUTO_ANT) + odm_set_bb_reg(dm, R_0xa00, BIT(15), 0); + /* @CCK AntDiv function block enable */ +} + +void odm_s0s1_sw_ant_div_init_8723b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***8723B AntDiv_Init => ant_div_type=[ S0S1_SW_AntDiv]\n"); + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0x914, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0x914, MASKBYTE1, 1); + +#if 0 + /* Output Pin Settings */ + /* odm_set_bb_reg(dm, R_0x948, BIT6, 0x1); */ +#endif + odm_set_bb_reg(dm, R_0x870, BIT(9) | BIT(8), 0); + + fat_tab->is_become_linked = false; + swat_tab->try_flag = SWAW_STEP_INIT; + swat_tab->double_chk_flag = 0; + + /* @2 [--For HW Bug setting] */ + odm_set_bb_reg(dm, R_0x80c, BIT(21), 0); /* TX ant by Reg */ +} + +void odm_update_rx_idle_ant_8723b( + void *dm_void, + u8 ant, + u32 default_ant, + u32 optional_ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + void *adapter = dm->adapter; + u8 count = 0; + /*u8 u1_temp;*/ + /*u8 h2c_parameter;*/ + + if (!dm->is_linked && dm->ant_type == ODM_AUTO_ANT) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] 8723B: Fail to set RX antenna due to no link\n"); + return; + } + +#if 0 + /* Send H2C command to FW */ + /* @Enable wifi calibration */ + h2c_parameter = true; + odm_fill_h2c_cmd(dm, ODM_H2C_WIFI_CALIBRATION, 1, &h2c_parameter); + + /* @Check if H2C command sucess or not (0x1e6) */ + u1_temp = odm_read_1byte(dm, 0x1e6); + while ((u1_temp != 0x1) && (count < 100)) { + ODM_delay_us(10); + u1_temp = odm_read_1byte(dm, 0x1e6); + count++; + } + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] 8723B: H2C command status = %d, count = %d\n", + u1_temp, count); + + if (u1_temp == 0x1) { + /* @Check if BT is doing IQK (0x1e7) */ + count = 0; + u1_temp = odm_read_1byte(dm, 0x1e7); + while ((!(u1_temp & BIT(0))) && (count < 100)) { + ODM_delay_us(50); + u1_temp = odm_read_1byte(dm, 0x1e7); + count++; + } + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] 8723B: BT IQK status = %d, count = %d\n", + u1_temp, count); + + if (u1_temp & BIT(0)) { + odm_set_bb_reg(dm, R_0x948, BIT(6), 0x1); + odm_set_bb_reg(dm, R_0x948, BIT(9), default_ant); + odm_set_bb_reg(dm, R_0x864, 0x38, default_ant); + /* @Default RX */ + odm_set_bb_reg(dm, R_0x864, 0x1c0, optional_ant); + /* @Optional RX */ + odm_set_bb_reg(dm, R_0x860, 0x7000, default_ant); + /* @Default TX */ + fat_tab->rx_idle_ant = ant; + + /* Set TX AGC by S0/S1 */ + /* Need to consider Linux driver */ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + adapter->hal_func.set_tx_power_level_handler(adapter, *dm->channel); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + rtw_hal_set_tx_power_level(adapter, *dm->channel); +#endif + + /* Set IQC by S0/S1 */ + odm_set_iqc_by_rfpath(dm, default_ant); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] 8723B: Success to set RX antenna\n"); + } else + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] 8723B: Fail to set RX antenna due to BT IQK\n"); + } else + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] 8723B: Fail to set RX antenna due to H2C command fail\n"); + + /* Send H2C command to FW */ + /* @Disable wifi calibration */ + h2c_parameter = false; + odm_fill_h2c_cmd(dm, ODM_H2C_WIFI_CALIBRATION, 1, &h2c_parameter); +#else + + odm_set_bb_reg(dm, R_0x948, BIT(6), 0x1); + odm_set_bb_reg(dm, R_0x948, BIT(9), default_ant); + odm_set_bb_reg(dm, R_0x864, BIT(5) | BIT(4) | BIT(3), default_ant); + /*@Default RX*/ + odm_set_bb_reg(dm, R_0x864, BIT(8) | BIT(7) | BIT(6), optional_ant); + /*Optional RX*/ + odm_set_bb_reg(dm, R_0x860, BIT(14) | BIT(13) | BIT(12), default_ant); + /*@Default TX*/ + fat_tab->rx_idle_ant = ant; + +/* Set TX AGC by S0/S1 */ +/* Need to consider Linux driver */ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + ((PADAPTER)adapter)->HalFunc.SetTxPowerLevelHandler(adapter, *dm->channel); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + rtw_hal_set_tx_power_level(adapter, *dm->channel); +#endif + + /* Set IQC by S0/S1 */ + odm_set_iqc_by_rfpath(dm, default_ant); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-ant ] 8723B: Success to set RX antenna\n"); + +#endif +} + +boolean +phydm_is_bt_enable_8723b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 bt_state; +#if 0 + /*u32 reg75;*/ + + /*reg75 = odm_get_bb_reg(dm, R_0x74, BIT8);*/ + /*odm_set_bb_reg(dm, R_0x74, BIT8, 0x0);*/ +#endif + odm_set_bb_reg(dm, R_0xa0, BIT(24) | BIT(25) | BIT(26), 0x5); + bt_state = odm_get_bb_reg(dm, R_0xa0, 0xf); +#if 0 + /*odm_set_bb_reg(dm, R_0x74, BIT8, reg75);*/ +#endif + + if (bt_state == 4 || bt_state == 7 || bt_state == 9 || bt_state == 13) + return true; + else + return false; +} +#endif /* @#if (RTL8723B_SUPPORT == 1) */ + +#if (RTL8821A_SUPPORT == 1) + +void odm_trx_hw_ant_div_init_8821a(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Output Pin Settings */ + odm_set_mac_reg(dm, R_0x4c, BIT(25), 0); + + odm_set_mac_reg(dm, R_0x64, BIT(29), 1); /* PAPE by WLAN control */ + odm_set_mac_reg(dm, R_0x64, BIT(28), 1); /* @LNAON by WLAN control */ + + odm_set_bb_reg(dm, R_0xcb8, BIT(16), 0); + + odm_set_mac_reg(dm, R_0x4c, BIT(23), 0); + /* select DPDT_P and DPDT_N as output pin */ + odm_set_mac_reg(dm, R_0x4c, BIT(24), 1); /* @by WLAN control */ + odm_set_bb_reg(dm, R_0xcb4, 0xF, 8); /* @DPDT_P = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, 0xF0, 8); /* @DPDT_N = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, BIT(29), 0); /* @DPDT_P non-inverse */ + odm_set_bb_reg(dm, R_0xcb4, BIT(28), 1); /* @DPDT_N inverse */ + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0xca4, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0xca4, MASKBYTE1, 1); + + /* OFDM HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF000, 0x10); /* @bias */ + + /* @CCK HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* patch for clk from 88M to 80M */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); /* @do 64 samples */ + + odm_set_bb_reg(dm, R_0x800, BIT(25), 0); + /* @ANTSEL_CCK sent to the smart_antenna circuit */ + odm_set_bb_reg(dm, R_0xa00, BIT(15), 0); + /* @CCK AntDiv function block enable */ + + /* @BT Coexistence */ + odm_set_bb_reg(dm, R_0xcac, BIT(9), 1); + /* @keep antsel_map when GNT_BT = 1 */ + odm_set_bb_reg(dm, R_0x804, BIT(4), 1); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + + odm_set_bb_reg(dm, R_0x8cc, BIT(20) | BIT(19) | BIT(18), 3); + /* settling time of antdiv by RF LNA = 100ns */ + + /* response TX ant by RX ant */ + odm_set_mac_reg(dm, R_0x668, BIT(3), 1); +} + +void odm_s0s1_sw_ant_div_init_8821a(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Output Pin Settings */ + odm_set_mac_reg(dm, R_0x4c, BIT(25), 0); + + odm_set_mac_reg(dm, R_0x64, BIT(29), 1); /* PAPE by WLAN control */ + odm_set_mac_reg(dm, R_0x64, BIT(28), 1); /* @LNAON by WLAN control */ + + odm_set_bb_reg(dm, R_0xcb8, BIT(16), 0); + + odm_set_mac_reg(dm, R_0x4c, BIT(23), 0); + /* select DPDT_P and DPDT_N as output pin */ + odm_set_mac_reg(dm, R_0x4c, BIT(24), 1); /* @by WLAN control */ + odm_set_bb_reg(dm, R_0xcb4, 0xF, 8); /* @DPDT_P = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, 0xF0, 8); /* @DPDT_N = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, BIT(29), 0); /* @DPDT_P non-inverse */ + odm_set_bb_reg(dm, R_0xcb4, BIT(28), 1); /* @DPDT_N inverse */ + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0xca4, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0xca4, MASKBYTE1, 1); + + /* OFDM HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF000, 0x10); /* @bias */ + + /* @CCK HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* patch for clk from 88M to 80M */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); /* @do 64 samples */ + + odm_set_bb_reg(dm, R_0x800, BIT(25), 0); + /* @ANTSEL_CCK sent to the smart_antenna circuit */ + odm_set_bb_reg(dm, R_0xa00, BIT(15), 0); + /* @CCK AntDiv function block enable */ + + /* @BT Coexistence */ + odm_set_bb_reg(dm, R_0xcac, BIT(9), 1); + /* @keep antsel_map when GNT_BT = 1 */ + odm_set_bb_reg(dm, R_0x804, BIT(4), 1); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + + odm_set_bb_reg(dm, R_0x8cc, BIT(20) | BIT(19) | BIT(18), 3); + /* settling time of antdiv by RF LNA = 100ns */ + + /* response TX ant by RX ant */ + odm_set_mac_reg(dm, R_0x668, BIT(3), 1); + + odm_set_bb_reg(dm, R_0x900, BIT(18), 0); + + swat_tab->try_flag = SWAW_STEP_INIT; + swat_tab->double_chk_flag = 0; + swat_tab->cur_antenna = MAIN_ANT; + swat_tab->pre_ant = MAIN_ANT; + swat_tab->swas_no_link_state = 0; +} +#endif /* @#if (RTL8821A_SUPPORT == 1) */ + +#if (RTL8821C_SUPPORT == 1) +void odm_trx_hw_ant_div_init_8821c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + /* Output Pin Settings */ + odm_set_mac_reg(dm, R_0x4c, BIT(25), 0); + + odm_set_mac_reg(dm, R_0x64, BIT(29), 1); /* PAPE by WLAN control */ + odm_set_mac_reg(dm, R_0x64, BIT(28), 1); /* @LNAON by WLAN control */ + + odm_set_bb_reg(dm, R_0xcb8, BIT(16), 0); + + odm_set_mac_reg(dm, R_0x4c, BIT(23), 0); + /* select DPDT_P and DPDT_N as output pin */ + odm_set_mac_reg(dm, R_0x4c, BIT(24), 1); /* @by WLAN control */ + odm_set_bb_reg(dm, R_0xcb4, 0xF, 8); /* @DPDT_P = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, 0xF0, 8); /* @DPDT_N = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, BIT(29), 0); /* @DPDT_P non-inverse */ + odm_set_bb_reg(dm, R_0xcb4, BIT(28), 1); /* @DPDT_N inverse */ + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0xca4, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0xca4, MASKBYTE1, 1); + + /* OFDM HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF000, 0x10); /* @bias */ + + /* @CCK HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* patch for clk from 88M to 80M */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); /* @do 64 samples */ + + odm_set_bb_reg(dm, R_0x800, BIT(25), 0); + /* @ANTSEL_CCK sent to the smart_antenna circuit */ + odm_set_bb_reg(dm, R_0xa00, BIT(15), 0); + /* @CCK AntDiv function block enable */ + + /* @BT Coexistence */ + odm_set_bb_reg(dm, R_0xcac, BIT(9), 1); + /* @keep antsel_map when GNT_BT = 1 */ + odm_set_bb_reg(dm, R_0x804, BIT(4), 1); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + + /* Timming issue */ + odm_set_bb_reg(dm, R_0x818, BIT(23) | BIT(22) | BIT(21) | BIT(20), 0); + /*@keep antidx after tx for ACK ( unit x 3.2 mu sec)*/ + odm_set_bb_reg(dm, R_0x8cc, BIT(20) | BIT(19) | BIT(18), 3); + /* settling time of antdiv by RF LNA = 100ns */ + + /* response TX ant by RX ant */ + odm_set_mac_reg(dm, R_0x668, BIT(3), 1); +} + +void phydm_s0s1_sw_ant_div_init_8821c(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Output Pin Settings */ + odm_set_mac_reg(dm, R_0x4c, BIT(25), 0); + + odm_set_mac_reg(dm, R_0x64, BIT(29), 1); /* PAPE by WLAN control */ + odm_set_mac_reg(dm, R_0x64, BIT(28), 1); /* @LNAON by WLAN control */ + + odm_set_bb_reg(dm, R_0xcb8, BIT(16), 0); + + odm_set_mac_reg(dm, R_0x4c, BIT(23), 0); + /* select DPDT_P and DPDT_N as output pin */ + odm_set_mac_reg(dm, R_0x4c, BIT(24), 1); /* @by WLAN control */ + odm_set_bb_reg(dm, R_0xcb4, 0xF, 8); /* @DPDT_P = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, 0xF0, 8); /* @DPDT_N = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, BIT(29), 0); /* @DPDT_P non-inverse */ + odm_set_bb_reg(dm, R_0xcb4, BIT(28), 1); /* @DPDT_N inverse */ + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0xca4, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0xca4, MASKBYTE1, 1); + + /* OFDM HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF000, 0x00); /* @bias */ + + /* @CCK HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* patch for clk from 88M to 80M */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); /* @do 64 samples */ + + odm_set_bb_reg(dm, R_0x800, BIT(25), 0); + /* @ANTSEL_CCK sent to the smart_antenna circuit */ + odm_set_bb_reg(dm, R_0xa00, BIT(15), 0); + /* @CCK AntDiv function block enable */ + + /* @BT Coexistence */ + odm_set_bb_reg(dm, R_0xcac, BIT(9), 1); + /* @keep antsel_map when GNT_BT = 1 */ + odm_set_bb_reg(dm, R_0x804, BIT(4), 1); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + + odm_set_bb_reg(dm, R_0x8cc, BIT(20) | BIT(19) | BIT(18), 3); + /* settling time of antdiv by RF LNA = 100ns */ + + /* response TX ant by RX ant */ + odm_set_mac_reg(dm, R_0x668, BIT(3), 1); + + odm_set_bb_reg(dm, R_0x900, BIT(18), 0); + + swat_tab->try_flag = SWAW_STEP_INIT; + swat_tab->double_chk_flag = 0; + swat_tab->cur_antenna = MAIN_ANT; + swat_tab->pre_ant = MAIN_ANT; + swat_tab->swas_no_link_state = 0; +} +#endif /* @#if (RTL8821C_SUPPORT == 1) */ + +#if (RTL8195B_SUPPORT == 1) +void odm_trx_hw_ant_div_init_8195b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + odm_set_bb_reg(dm, R_0xcb8, BIT(16), 0); + /*RFE control pin 0,1*/ + odm_set_bb_reg(dm, R_0xcb0, 0xF, 8); /* @DPDT_P = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb0, 0xF0, 8); /* @DPDT_N = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb4, BIT(20), 0); /* @DPDT_P non-inverse */ + odm_set_bb_reg(dm, R_0xcb4, BIT(21), 1); /* @DPDT_N inverse */ + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0xca4, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0xca4, MASKBYTE1, 1); + + /* OFDM HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF000, 0x10); /* @bias */ + + /* @CCK HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* patch for clk from 88M to 80M */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); /* @do 64 samples */ + + odm_set_bb_reg(dm, R_0x800, BIT(25), 0); + /* @ANTSEL_CCK sent to the smart_antenna circuit */ + odm_set_bb_reg(dm, R_0xa00, BIT(15), 0); + /* @CCK AntDiv function block enable */ + + /* @BT Coexistence */ + odm_set_bb_reg(dm, R_0xcac, BIT(9), 1); + /* @keep antsel_map when GNT_BT = 1 */ + odm_set_bb_reg(dm, R_0x804, BIT(4), 1); + /* @Disable hw antsw & fast_train.antsw when GNT_BT=1 */ + + /* Timming issue */ + odm_set_bb_reg(dm, R_0x818, BIT(23) | BIT(22) | BIT(21) | BIT(20), 0); + /*@keep antidx after tx for ACK ( unit x 3.2 mu sec)*/ + odm_set_bb_reg(dm, R_0x8cc, BIT(20) | BIT(19) | BIT(18), 3); + /* settling time of antdiv by RF LNA = 100ns */ + + /* response TX ant by RX ant */ + odm_set_mac_reg(dm, R_0x668, BIT(3), 1); +} +#endif /* @#if (RTL8195B_SUPPORT == 1) */ + +#if (RTL8881A_SUPPORT == 1) +void odm_trx_hw_ant_div_init_8881a(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* Output Pin Settings */ + /* @[SPDT related] */ + odm_set_mac_reg(dm, R_0x4c, BIT(25), 0); + odm_set_mac_reg(dm, R_0x4c, BIT(26), 0); + odm_set_bb_reg(dm, R_0xcb4, BIT(31), 0); /* @delay buffer */ + odm_set_bb_reg(dm, R_0xcb4, BIT(22), 0); + odm_set_bb_reg(dm, R_0xcb4, BIT(24), 1); + odm_set_bb_reg(dm, R_0xcb0, 0xF00, 8); /* @DPDT_P = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb0, 0xF0000, 8); /* @DPDT_N = ANTSEL[0] */ + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0xca4, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0xca4, MASKBYTE1, 1); + + /* OFDM HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF000, 0x0); /* @bias */ + odm_set_bb_reg(dm, R_0x8cc, BIT(20) | BIT(19) | BIT(18), 3); + /* settling time of antdiv by RF LNA = 100ns */ + + /* @CCK HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* patch for clk from 88M to 80M */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); /* @do 64 samples */ + + /* @2 [--For HW Bug setting] */ + + odm_set_bb_reg(dm, R_0x900, BIT(18), 0); + /* TX ant by Reg *//* A-cut bug */ +} + +#endif /* @#if (RTL8881A_SUPPORT == 1) */ + +#if (RTL8812A_SUPPORT == 1) +void odm_trx_hw_ant_div_init_8812a(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + + /* @3 */ /* @3 --RFE pin setting--------- */ + /* @[BB] */ + odm_set_bb_reg(dm, R_0x900, BIT(10) | BIT(9) | BIT(8), 0x0); + /* @disable SW switch */ + odm_set_bb_reg(dm, R_0x900, BIT(17) | BIT(16), 0x0); + odm_set_bb_reg(dm, R_0x974, BIT(7) | BIT(6), 0x3); /* @in/out */ + odm_set_bb_reg(dm, R_0xcb4, BIT(31), 0); /* @delay buffer */ + odm_set_bb_reg(dm, R_0xcb4, BIT(26), 0); + odm_set_bb_reg(dm, R_0xcb4, BIT(27), 1); + odm_set_bb_reg(dm, R_0xcb0, 0xF000000, 8); /* @DPDT_P = ANTSEL[0] */ + odm_set_bb_reg(dm, R_0xcb0, 0xF0000000, 8); /* @DPDT_N = ANTSEL[0] */ + /* @3 ------------------------- */ + + /* @Mapping Table */ + odm_set_bb_reg(dm, R_0xca4, MASKBYTE0, 0); + odm_set_bb_reg(dm, R_0xca4, MASKBYTE1, 1); + + /* OFDM HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF, 0xA0); /* thershold */ + odm_set_bb_reg(dm, R_0x8d4, 0x7FF000, 0x0); /* @bias */ + odm_set_bb_reg(dm, R_0x8cc, BIT(20) | BIT(19) | BIT(18), 3); + /* settling time of antdiv by RF LNA = 100ns */ + + /* @CCK HW AntDiv Parameters */ + odm_set_bb_reg(dm, R_0xa74, BIT(7), 1); + /* patch for clk from 88M to 80M */ + odm_set_bb_reg(dm, R_0xa0c, BIT(4), 1); /* @do 64 samples */ + + /* @2 [--For HW Bug setting] */ + + odm_set_bb_reg(dm, R_0x900, BIT(18), 0); + /* TX ant by Reg */ /* A-cut bug */ +} + +#endif /* @#if (RTL8812A_SUPPORT == 1) */ + +#if (RTL8188F_SUPPORT == 1) +void odm_s0s1_sw_ant_div_init_8188f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s]=====>\n", __func__); + +#if 0 + /*@GPIO setting*/ + /*odm_set_mac_reg(dm, R_0x64, BIT(18), 0); */ + /*odm_set_mac_reg(dm, R_0x44, BIT(28)|BIT(27), 0);*/ + /*odm_set_mac_reg(dm, R_0x44, BIT(20) | BIT(19), 0x3);*/ + /*enable_output for P_GPIO[4:3]*/ + /*odm_set_mac_reg(dm, R_0x44, BIT(12)|BIT(11), 0);*/ /*output value*/ + /*odm_set_mac_reg(dm, R_0x40, BIT(1)|BIT(0), 0);*/ /*GPIO function*/ +#endif + + if (dm->support_ic_type == ODM_RTL8188F) { + if (dm->support_interface == ODM_ITRF_USB) + odm_set_mac_reg(dm, R_0x44, BIT(20) | BIT(19), 0x3); + /*@enable_output for P_GPIO[4:3]*/ + else if (dm->support_interface == ODM_ITRF_SDIO) + odm_set_mac_reg(dm, R_0x44, BIT(18), 0x1); + /*@enable_output for P_GPIO[2]*/ + } + + fat_tab->is_become_linked = false; + swat_tab->try_flag = SWAW_STEP_INIT; + swat_tab->double_chk_flag = 0; +} + +void phydm_update_rx_idle_antenna_8188F(void *dm_void, u32 default_ant) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 codeword; + + if (dm->support_ic_type == ODM_RTL8188F) { + if (dm->support_interface == ODM_ITRF_USB) { + if (default_ant == ANT1_2G) + codeword = 1; /*@2'b01*/ + else + codeword = 2; /*@2'b10*/ + odm_set_mac_reg(dm, R_0x44, 0x1800, codeword); + /*@GPIO[4:3] output value*/ + } else if (dm->support_interface == ODM_ITRF_SDIO) { + if (default_ant == ANT1_2G) { + codeword = 0; /*@1'b0*/ + odm_set_bb_reg(dm, R_0x870, 0x300, 0x3); + odm_set_bb_reg(dm, R_0x860, 0x300, 0x1); + } else { + codeword = 1; /*@1'b1*/ + odm_set_bb_reg(dm, R_0x870, 0x300, 0x3); + odm_set_bb_reg(dm, R_0x860, 0x300, 0x2); + } + odm_set_mac_reg(dm, R_0x44, BIT(10), codeword); + /*@GPIO[2] output value*/ + } + } +} +#endif + +#ifdef ODM_EVM_ENHANCE_ANTDIV +void phydm_rx_rate_for_antdiv(void *dm_void, void *pkt_info_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct phydm_perpkt_info_struct *pktinfo = NULL; + u8 data_rate = 0; + + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + data_rate = pktinfo->data_rate & 0x7f; + + if (!fat_tab->get_stats) + return; + + if (fat_tab->antsel_rx_keep_0 == ANT1_2G) { + if (data_rate >= ODM_RATEMCS0 && + data_rate <= ODM_RATEMCS15) + fat_tab->main_ht_cnt[data_rate - ODM_RATEMCS0]++; + else if (data_rate >= ODM_RATEVHTSS1MCS0 && + data_rate <= ODM_RATEVHTSS2MCS9) + fat_tab->main_vht_cnt[data_rate - ODM_RATEVHTSS1MCS0]++; + } else { /*ANT2_2G*/ + if (data_rate >= ODM_RATEMCS0 && + data_rate <= ODM_RATEMCS15) + fat_tab->aux_ht_cnt[data_rate - ODM_RATEMCS0]++; + else if (data_rate >= ODM_RATEVHTSS1MCS0 && + data_rate <= ODM_RATEVHTSS2MCS9) + fat_tab->aux_vht_cnt[data_rate - ODM_RATEVHTSS1MCS0]++; + } +} + +void phydm_antdiv_reset_rx_rate(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + odm_memory_set(dm, &fat_tab->main_ht_cnt[0], 0, HT_IDX * 2); + odm_memory_set(dm, &fat_tab->aux_ht_cnt[0], 0, HT_IDX * 2); + odm_memory_set(dm, &fat_tab->main_vht_cnt[0], 0, VHT_IDX * 2); + odm_memory_set(dm, &fat_tab->aux_vht_cnt[0], 0, VHT_IDX * 2); +} + +void phydm_statistics_evm_1ss(void *dm_void, void *phy_info_void, + u8 antsel_tr_mux, u32 id, u32 utility) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct phydm_phyinfo_struct *phy_info = NULL; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + if (antsel_tr_mux == ANT1_2G) { + fat_tab->main_evm_sum[id] += ((phy_info->rx_mimo_evm_dbm[0]) + << 5); + fat_tab->main_evm_cnt[id]++; + } else { + fat_tab->aux_evm_sum[id] += ((phy_info->rx_mimo_evm_dbm[0]) + << 5); + fat_tab->aux_evm_cnt[id]++; + } +} + +void phydm_statistics_evm_2ss(void *dm_void, void *phy_info_void, + u8 antsel_tr_mux, u32 id, u32 utility) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct phydm_phyinfo_struct *phy_info = NULL; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + if (antsel_tr_mux == ANT1_2G) { + fat_tab->main_evm_2ss_sum[id][0] += phy_info->rx_mimo_evm_dbm[0] + << 5; + fat_tab->main_evm_2ss_sum[id][1] += phy_info->rx_mimo_evm_dbm[1] + << 5; + fat_tab->main_evm_2ss_cnt[id]++; + + } else { + fat_tab->aux_evm_2ss_sum[id][0] += (phy_info->rx_mimo_evm_dbm[0] + << 5); + fat_tab->aux_evm_2ss_sum[id][1] += (phy_info->rx_mimo_evm_dbm[1] + << 5); + fat_tab->aux_evm_2ss_cnt[id]++; + } +} + +void phydm_evm_sw_antdiv_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + /*@EVM enhance AntDiv method init----------------*/ + fat_tab->evm_method_enable = 0; + fat_tab->fat_state = NORMAL_STATE_MIAN; + fat_tab->fat_state_cnt = 0; + fat_tab->pre_antdiv_rssi = 0; + + dm->antdiv_intvl = 30; + dm->antdiv_delay = 20; + dm->antdiv_train_num = 4; + if (dm->support_ic_type & ODM_RTL8192E) + odm_set_bb_reg(dm, R_0x910, 0x3f, 0xf); + dm->antdiv_evm_en = 1; + /*@dm->antdiv_period=1;*/ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + dm->evm_antdiv_period = 1; +#else + dm->evm_antdiv_period = 3; +#endif + dm->stop_antdiv_rssi_th = 3; + dm->stop_antdiv_tp_th = 80; + dm->antdiv_tp_period = 3; + dm->stop_antdiv_tp_diff_th = 5; +} + +void odm_evm_fast_ant_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + fat_tab->evm_method_enable = 0; + if (fat_tab->div_path_type == ANT_PATH_A) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + else if (fat_tab->div_path_type == ANT_PATH_B) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_B); + else if (fat_tab->div_path_type == ANT_PATH_AB) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_AB); + fat_tab->fat_state = NORMAL_STATE_MIAN; + fat_tab->fat_state_cnt = 0; + dm->antdiv_period = 0; + odm_set_mac_reg(dm, R_0x608, BIT(8), 0); +} + +void odm_evm_enhance_ant_div(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 main_rssi, aux_rssi; + u32 main_crc_utility = 0, aux_crc_utility = 0, utility_ratio = 1; + u32 main_evm, aux_evm, diff_rssi = 0, diff_EVM = 0; + u32 main_2ss_evm[2], aux_2ss_evm[2]; + u32 main_1ss_evm, aux_1ss_evm; + u32 main_2ss_evm_sum, aux_2ss_evm_sum; + u8 score_EVM = 0, score_CRC = 0; + u8 rssi_larger_ant = 0; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 value32, i, mac_id; + boolean main_above1 = false, aux_above1 = false; + boolean force_antenna = false; + struct cmn_sta_info *sta; + u32 main_tp_avg, aux_tp_avg; + u8 curr_rssi, rssi_diff; + u32 tp_diff, tp_diff_avg; + u16 main_max_cnt = 0, aux_max_cnt = 0; + u16 main_max_idx = 0, aux_max_idx = 0; + u16 main_cnt_all = 0, aux_cnt_all = 0; + u8 rate_num = dm->num_rf_path; + u8 rate_ss_shift = 0; + u8 tp_diff_return = 0, tp_return = 0, rssi_return = 0; + u8 target_ant_evm_1ss, target_ant_evm_2ss; + u8 decision_evm_ss; + u8 next_ant; + + fat_tab->target_ant_enhance = 0xFF; + + if ((dm->support_ic_type & ODM_EVM_ANTDIV_IC)) { + if (dm->is_one_entry_only) { +#if 0 + /* PHYDM_DBG(dm,DBG_ANT_DIV, "[One Client only]\n"); */ +#endif + mac_id = dm->one_entry_macid; + sta = dm->phydm_sta_info[mac_id]; + + main_rssi = (fat_tab->main_cnt[mac_id] != 0) ? (fat_tab->main_sum[mac_id] / fat_tab->main_cnt[mac_id]) : 0; + aux_rssi = (fat_tab->aux_cnt[mac_id] != 0) ? (fat_tab->aux_sum[mac_id] / fat_tab->aux_cnt[mac_id]) : 0; + + if ((main_rssi == 0 && aux_rssi != 0 && aux_rssi >= FORCE_RSSI_DIFF) || (main_rssi != 0 && aux_rssi == 0 && main_rssi >= FORCE_RSSI_DIFF)) + diff_rssi = FORCE_RSSI_DIFF; + else if (main_rssi != 0 && aux_rssi != 0) + diff_rssi = (main_rssi >= aux_rssi) ? (main_rssi - aux_rssi) : (aux_rssi - main_rssi); + + if (main_rssi >= aux_rssi) + rssi_larger_ant = MAIN_ANT; + else + rssi_larger_ant = AUX_ANT; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Main_Cnt=(( %d )), main_rssi=(( %d ))\n", + fat_tab->main_cnt[mac_id], main_rssi); + PHYDM_DBG(dm, DBG_ANT_DIV, + "Aux_Cnt=(( %d )), aux_rssi=(( %d ))\n", + fat_tab->aux_cnt[mac_id], aux_rssi); + + if (((main_rssi >= evm_rssi_th_high || aux_rssi >= evm_rssi_th_high) || fat_tab->evm_method_enable == 1) + /* @&& (diff_rssi <= FORCE_RSSI_DIFF + 1) */ + ) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "> TH_H || evm_method_enable==1\n"); + + if ((main_rssi >= evm_rssi_th_low || aux_rssi >= evm_rssi_th_low)) { + PHYDM_DBG(dm, DBG_ANT_DIV, "> TH_L, fat_state_cnt =((%d))\n", fat_tab->fat_state_cnt); + + /*Traning state: 0(alt) 1(ori) 2(alt) 3(ori)============================================================*/ + if (fat_tab->fat_state_cnt < (dm->antdiv_train_num << 1)) { + if (fat_tab->fat_state_cnt == 0) { + /*Reset EVM 1SS Method */ + fat_tab->main_evm_sum[mac_id] = 0; + fat_tab->aux_evm_sum[mac_id] = 0; + fat_tab->main_evm_cnt[mac_id] = 0; + fat_tab->aux_evm_cnt[mac_id] = 0; + /*Reset EVM 2SS Method */ + fat_tab->main_evm_2ss_sum[mac_id][0] = 0; + fat_tab->main_evm_2ss_sum[mac_id][1] = 0; + fat_tab->aux_evm_2ss_sum[mac_id][0] = 0; + fat_tab->aux_evm_2ss_sum[mac_id][1] = 0; + fat_tab->main_evm_2ss_cnt[mac_id] = 0; + fat_tab->aux_evm_2ss_cnt[mac_id] = 0; + + /*Reset TP Method */ + fat_tab->main_tp = 0; + fat_tab->aux_tp = 0; + fat_tab->main_tp_cnt = 0; + fat_tab->aux_tp_cnt = 0; + phydm_antdiv_reset_rx_rate(dm); + + /*Reset CRC Method */ + fat_tab->main_crc32_ok_cnt = 0; + fat_tab->main_crc32_fail_cnt = 0; + fat_tab->aux_crc32_ok_cnt = 0; + fat_tab->aux_crc32_fail_cnt = 0; + +#ifdef SKIP_EVM_ANTDIV_TRAINING_PATCH + if ((*dm->band_width == CHANNEL_WIDTH_20) && sta->mimo_type == RF_2T2R) { + /*@1. Skip training: RSSI*/ +#if 0 + /*PHYDM_DBG(pDM_Odm,DBG_ANT_DIV, "TargetAnt_enhance=((%d)), RxIdleAnt=((%d))\n", pDM_FatTable->TargetAnt_enhance, pDM_FatTable->RxIdleAnt);*/ +#endif + curr_rssi = (u8)((fat_tab->rx_idle_ant == MAIN_ANT) ? main_rssi : aux_rssi); + rssi_diff = (curr_rssi > fat_tab->pre_antdiv_rssi) ? (curr_rssi - fat_tab->pre_antdiv_rssi) : (fat_tab->pre_antdiv_rssi - curr_rssi); + + PHYDM_DBG(dm, DBG_ANT_DIV, "[1] rssi_return, curr_rssi=((%d)), pre_rssi=((%d))\n", curr_rssi, fat_tab->pre_antdiv_rssi); + + fat_tab->pre_antdiv_rssi = curr_rssi; + if (rssi_diff < dm->stop_antdiv_rssi_th && curr_rssi != 0) + rssi_return = 1; + + /*@2. Skip training: TP Diff*/ + tp_diff = (dm->rx_tp > fat_tab->pre_antdiv_tp) ? (dm->rx_tp - fat_tab->pre_antdiv_tp) : (fat_tab->pre_antdiv_tp - dm->rx_tp); + + PHYDM_DBG(dm, DBG_ANT_DIV, "[2] tp_diff_return, curr_tp=((%d)), pre_tp=((%d))\n", dm->rx_tp, fat_tab->pre_antdiv_tp); + fat_tab->pre_antdiv_tp = dm->rx_tp; + if ((tp_diff < (u32)(dm->stop_antdiv_tp_diff_th) && dm->rx_tp != 0)) + tp_diff_return = 1; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[3] tp_return, curr_rx_tp=((%d))\n", dm->rx_tp); + /*@3. Skip training: TP*/ + if (dm->rx_tp >= (u32)(dm->stop_antdiv_tp_th)) + tp_return = 1; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[4] Return {rssi, tp_diff, tp} = {%d, %d, %d}\n", rssi_return, tp_diff_return, tp_return); + /*@4. Joint Return Decision*/ + if (tp_return) { + if (tp_diff_return || rssi_diff) { + PHYDM_DBG(dm, DBG_ANT_DIV, "***Return EVM SW AntDiv\n"); + return; + } + } + } +#endif + + fat_tab->evm_method_enable = 1; + if (fat_tab->div_path_type == ANT_PATH_A) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + else if (fat_tab->div_path_type == ANT_PATH_B) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_B); + else if (fat_tab->div_path_type == ANT_PATH_AB) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_AB); + dm->antdiv_period = dm->evm_antdiv_period; + odm_set_mac_reg(dm, R_0x608, BIT(8), 1); /*RCR accepts CRC32-Error packets*/ + fat_tab->fat_state_cnt++; + fat_tab->get_stats = false; + next_ant = (fat_tab->rx_idle_ant == MAIN_ANT) ? MAIN_ANT : AUX_ANT; + odm_update_rx_idle_ant(dm, next_ant); + PHYDM_DBG(dm, DBG_ANT_DIV, "[Antdiv Delay ]\n"); + odm_set_timer(dm, &dm->evm_fast_ant_training_timer, dm->antdiv_delay); //ms + } else if ((fat_tab->fat_state_cnt % 2) != 0) { + fat_tab->fat_state_cnt++; + fat_tab->get_stats = true; + odm_set_timer(dm, &dm->evm_fast_ant_training_timer, dm->antdiv_intvl); //ms + } else if ((fat_tab->fat_state_cnt % 2) == 0) { + fat_tab->fat_state_cnt++; + fat_tab->get_stats = false; + next_ant = (fat_tab->rx_idle_ant == MAIN_ANT) ? AUX_ANT : MAIN_ANT; + odm_update_rx_idle_ant(dm, next_ant); + PHYDM_DBG(dm, DBG_ANT_DIV, "[Antdiv Delay ]\n"); + odm_set_timer(dm, &dm->evm_fast_ant_training_timer, dm->antdiv_delay); //ms + } + } + /*@Decision state: 4==============================================================*/ + else { + fat_tab->get_stats = false; + fat_tab->fat_state_cnt = 0; + PHYDM_DBG(dm, DBG_ANT_DIV, "[Decisoin state ]\n"); + +/* @3 [CRC32 statistic] */ +#if 0 + if ((fat_tab->main_crc32_ok_cnt > (fat_tab->aux_crc32_ok_cnt << 1)) || (diff_rssi >= 40 && rssi_larger_ant == MAIN_ANT)) { + fat_tab->target_ant_crc32 = MAIN_ANT; + force_antenna = true; + PHYDM_DBG(dm, DBG_ANT_DIV, "CRC32 Force Main\n"); + } else if ((fat_tab->aux_crc32_ok_cnt > ((fat_tab->main_crc32_ok_cnt) << 1)) || ((diff_rssi >= 40) && (rssi_larger_ant == AUX_ANT))) { + fat_tab->target_ant_crc32 = AUX_ANT; + force_antenna = true; + PHYDM_DBG(dm, DBG_ANT_DIV, "CRC32 Force Aux\n"); + } else +#endif + { + if (fat_tab->main_crc32_fail_cnt <= 5) + fat_tab->main_crc32_fail_cnt = 5; + + if (fat_tab->aux_crc32_fail_cnt <= 5) + fat_tab->aux_crc32_fail_cnt = 5; + + if (fat_tab->main_crc32_ok_cnt > fat_tab->main_crc32_fail_cnt) + main_above1 = true; + + if (fat_tab->aux_crc32_ok_cnt > fat_tab->aux_crc32_fail_cnt) + aux_above1 = true; + + if (main_above1 == true && aux_above1 == false) { + force_antenna = true; + fat_tab->target_ant_crc32 = MAIN_ANT; + } else if (main_above1 == false && aux_above1 == true) { + force_antenna = true; + fat_tab->target_ant_crc32 = AUX_ANT; + } else if (main_above1 == true && aux_above1 == true) { + main_crc_utility = ((fat_tab->main_crc32_ok_cnt) << 7) / fat_tab->main_crc32_fail_cnt; + aux_crc_utility = ((fat_tab->aux_crc32_ok_cnt) << 7) / fat_tab->aux_crc32_fail_cnt; + fat_tab->target_ant_crc32 = (main_crc_utility == aux_crc_utility) ? (fat_tab->pre_target_ant_enhance) : ((main_crc_utility >= aux_crc_utility) ? MAIN_ANT : AUX_ANT); + + if (main_crc_utility != 0 && aux_crc_utility != 0) { + if (main_crc_utility >= aux_crc_utility) + utility_ratio = (main_crc_utility << 1) / aux_crc_utility; + else + utility_ratio = (aux_crc_utility << 1) / main_crc_utility; + } + } else if (main_above1 == false && aux_above1 == false) { + if (fat_tab->main_crc32_ok_cnt == 0) + fat_tab->main_crc32_ok_cnt = 1; + if (fat_tab->aux_crc32_ok_cnt == 0) + fat_tab->aux_crc32_ok_cnt = 1; + + main_crc_utility = ((fat_tab->main_crc32_fail_cnt) << 7) / fat_tab->main_crc32_ok_cnt; + aux_crc_utility = ((fat_tab->aux_crc32_fail_cnt) << 7) / fat_tab->aux_crc32_ok_cnt; + fat_tab->target_ant_crc32 = (main_crc_utility == aux_crc_utility) ? (fat_tab->pre_target_ant_enhance) : ((main_crc_utility <= aux_crc_utility) ? MAIN_ANT : AUX_ANT); + + if (main_crc_utility != 0 && aux_crc_utility != 0) { + if (main_crc_utility >= aux_crc_utility) + utility_ratio = (main_crc_utility << 1) / (aux_crc_utility); + else + utility_ratio = (aux_crc_utility << 1) / (main_crc_utility); + } + } + } + odm_set_mac_reg(dm, R_0x608, BIT(8), 0); /* NOT Accept CRC32 Error packets. */ + PHYDM_DBG(dm, DBG_ANT_DIV, "MAIN_CRC: Ok=((%d)), Fail = ((%d)), Utility = ((%d))\n", fat_tab->main_crc32_ok_cnt, fat_tab->main_crc32_fail_cnt, main_crc_utility); + PHYDM_DBG(dm, DBG_ANT_DIV, "AUX__CRC: Ok=((%d)), Fail = ((%d)), Utility = ((%d))\n", fat_tab->aux_crc32_ok_cnt, fat_tab->aux_crc32_fail_cnt, aux_crc_utility); + PHYDM_DBG(dm, DBG_ANT_DIV, "***1.TargetAnt_CRC32 = ((%s))\n", (fat_tab->target_ant_crc32 == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + + for (i = 0; i < HT_IDX; i++) { + main_cnt_all += fat_tab->main_ht_cnt[i]; + aux_cnt_all += fat_tab->aux_ht_cnt[i]; + + if (fat_tab->main_ht_cnt[i] > main_max_cnt) { + main_max_cnt = fat_tab->main_ht_cnt[i]; + main_max_idx = i; + } + + if (fat_tab->aux_ht_cnt[i] > aux_max_cnt) { + aux_max_cnt = fat_tab->aux_ht_cnt[i]; + aux_max_idx = i; + } + } + + for (i = 0; i < rate_num; i++) { + rate_ss_shift = (i << 3); + PHYDM_DBG(dm, DBG_ANT_DIV, "*main_ht_cnt HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (rate_ss_shift), (rate_ss_shift + 7), + fat_tab->main_ht_cnt[rate_ss_shift + 0], fat_tab->main_ht_cnt[rate_ss_shift + 1], + fat_tab->main_ht_cnt[rate_ss_shift + 2], fat_tab->main_ht_cnt[rate_ss_shift + 3], + fat_tab->main_ht_cnt[rate_ss_shift + 4], fat_tab->main_ht_cnt[rate_ss_shift + 5], + fat_tab->main_ht_cnt[rate_ss_shift + 6], fat_tab->main_ht_cnt[rate_ss_shift + 7]); + } + + for (i = 0; i < rate_num; i++) { + rate_ss_shift = (i << 3); + PHYDM_DBG(dm, DBG_ANT_DIV, "*aux_ht_cnt HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (rate_ss_shift), (rate_ss_shift + 7), + fat_tab->aux_ht_cnt[rate_ss_shift + 0], fat_tab->aux_ht_cnt[rate_ss_shift + 1], + fat_tab->aux_ht_cnt[rate_ss_shift + 2], fat_tab->aux_ht_cnt[rate_ss_shift + 3], + fat_tab->aux_ht_cnt[rate_ss_shift + 4], fat_tab->aux_ht_cnt[rate_ss_shift + 5], + fat_tab->aux_ht_cnt[rate_ss_shift + 6], fat_tab->aux_ht_cnt[rate_ss_shift + 7]); + } + + /* @3 [EVM statistic] */ + /*@1SS EVM*/ + main_1ss_evm = (fat_tab->main_evm_cnt[mac_id] != 0) ? (fat_tab->main_evm_sum[mac_id] / fat_tab->main_evm_cnt[mac_id]) : 0; + aux_1ss_evm = (fat_tab->aux_evm_cnt[mac_id] != 0) ? (fat_tab->aux_evm_sum[mac_id] / fat_tab->aux_evm_cnt[mac_id]) : 0; + target_ant_evm_1ss = (main_1ss_evm == aux_1ss_evm) ? (fat_tab->pre_target_ant_enhance) : ((main_1ss_evm >= aux_1ss_evm) ? MAIN_ANT : AUX_ANT); + + PHYDM_DBG(dm, DBG_ANT_DIV, "Cnt = ((%d)), Main1ss_EVM= (( %d ))\n", fat_tab->main_evm_cnt[mac_id], main_1ss_evm); + PHYDM_DBG(dm, DBG_ANT_DIV, "Cnt = ((%d)), Aux_1ss_EVM = (( %d ))\n", fat_tab->aux_evm_cnt[mac_id], aux_1ss_evm); + + /*@2SS EVM*/ + main_2ss_evm[0] = (fat_tab->main_evm_2ss_cnt[mac_id] != 0) ? (fat_tab->main_evm_2ss_sum[mac_id][0] / fat_tab->main_evm_2ss_cnt[mac_id]) : 0; + main_2ss_evm[1] = (fat_tab->main_evm_2ss_cnt[mac_id] != 0) ? (fat_tab->main_evm_2ss_sum[mac_id][1] / fat_tab->main_evm_2ss_cnt[mac_id]) : 0; + main_2ss_evm_sum = main_2ss_evm[0] + main_2ss_evm[1]; + + aux_2ss_evm[0] = (fat_tab->aux_evm_2ss_cnt[mac_id] != 0) ? (fat_tab->aux_evm_2ss_sum[mac_id][0] / fat_tab->aux_evm_2ss_cnt[mac_id]) : 0; + aux_2ss_evm[1] = (fat_tab->aux_evm_2ss_cnt[mac_id] != 0) ? (fat_tab->aux_evm_2ss_sum[mac_id][1] / fat_tab->aux_evm_2ss_cnt[mac_id]) : 0; + aux_2ss_evm_sum = aux_2ss_evm[0] + aux_2ss_evm[1]; + + target_ant_evm_2ss = (main_2ss_evm_sum == aux_2ss_evm_sum) ? (fat_tab->pre_target_ant_enhance) : ((main_2ss_evm_sum >= aux_2ss_evm_sum) ? MAIN_ANT : AUX_ANT); + + PHYDM_DBG(dm, DBG_ANT_DIV, "Cnt = ((%d)), Main2ss_EVM{A,B,Sum} = {%d, %d, %d}\n", + fat_tab->main_evm_2ss_cnt[mac_id], main_2ss_evm[0], main_2ss_evm[1], main_2ss_evm_sum); + PHYDM_DBG(dm, DBG_ANT_DIV, "Cnt = ((%d)), Aux_2ss_EVM{A,B,Sum} = {%d, %d, %d}\n", + fat_tab->aux_evm_2ss_cnt[mac_id], aux_2ss_evm[0], aux_2ss_evm[1], aux_2ss_evm_sum); + + if ((main_2ss_evm_sum + aux_2ss_evm_sum) != 0) { + decision_evm_ss = 2; + main_evm = main_2ss_evm_sum; + aux_evm = aux_2ss_evm_sum; + fat_tab->target_ant_evm = target_ant_evm_2ss; + } else { + decision_evm_ss = 1; + main_evm = main_1ss_evm; + aux_evm = aux_1ss_evm; + fat_tab->target_ant_evm = target_ant_evm_1ss; + } + + if ((main_evm == 0 || aux_evm == 0)) + diff_EVM = 100; + else if (main_evm >= aux_evm) + diff_EVM = main_evm - aux_evm; + else + diff_EVM = aux_evm - main_evm; + + PHYDM_DBG(dm, DBG_ANT_DIV, "***2.TargetAnt_EVM((%d-ss)) = ((%s))\n", decision_evm_ss, (fat_tab->target_ant_evm == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + + //3 [TP statistic] + main_tp_avg = (fat_tab->main_tp_cnt != 0) ? (fat_tab->main_tp / fat_tab->main_tp_cnt) : 0; + aux_tp_avg = (fat_tab->aux_tp_cnt != 0) ? (fat_tab->aux_tp / fat_tab->aux_tp_cnt) : 0; + tp_diff_avg = DIFF_2(main_tp_avg, aux_tp_avg); + fat_tab->target_ant_tp = (tp_diff_avg < 100) ? (fat_tab->pre_target_ant_enhance) : ((main_tp_avg >= aux_tp_avg) ? MAIN_ANT : AUX_ANT); + + PHYDM_DBG(dm, DBG_ANT_DIV, "Cnt = ((%d)), Main_TP = ((%d))\n", fat_tab->main_tp_cnt, main_tp_avg); + PHYDM_DBG(dm, DBG_ANT_DIV, "Cnt = ((%d)), Aux_TP = ((%d))\n", fat_tab->aux_tp_cnt, aux_tp_avg); + PHYDM_DBG(dm, DBG_ANT_DIV, "***3.TargetAnt_TP = ((%s))\n", (fat_tab->target_ant_tp == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + + /*Reset TP Method */ + fat_tab->main_tp = 0; + fat_tab->aux_tp = 0; + fat_tab->main_tp_cnt = 0; + fat_tab->aux_tp_cnt = 0; + + /* @2 [ Decision state ] */ + #if 1 + if (main_max_idx == aux_max_idx && ((main_cnt_all + aux_cnt_all) != 0)) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Decision EVM, main_max_idx = ((MCS%d)), aux_max_idx = ((MCS%d))\n", main_max_idx, aux_max_idx); + fat_tab->target_ant_enhance = fat_tab->target_ant_evm; + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, "Decision TP, main_max_idx = ((MCS%d)), aux_max_idx = ((MCS%d))\n", main_max_idx, aux_max_idx); + fat_tab->target_ant_enhance = fat_tab->target_ant_tp; + } + #else + if (fat_tab->target_ant_evm == fat_tab->target_ant_crc32) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Decision type 1, CRC_utility = ((%d)), EVM_diff = ((%d))\n", utility_ratio, diff_EVM); + + if ((utility_ratio < 2 && force_antenna == false) && diff_EVM <= 30) + fat_tab->target_ant_enhance = fat_tab->pre_target_ant_enhance; + else + fat_tab->target_ant_enhance = fat_tab->target_ant_evm; + } + #if 0 + else if ((diff_EVM <= 50 && (utility_ratio > 4 && force_antenna == false)) || (force_antenna == true)) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Decision type 2, CRC_utility = ((%d)), EVM_diff = ((%d))\n", utility_ratio, diff_EVM); + fat_tab->target_ant_enhance = fat_tab->target_ant_crc32; + } + #endif + else if (diff_EVM >= 20) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Decision type 3, CRC_utility = ((%d)), EVM_diff = ((%d))\n", utility_ratio, diff_EVM); + fat_tab->target_ant_enhance = fat_tab->target_ant_evm; + } else if (utility_ratio >= 6 && force_antenna == false) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Decision type 4, CRC_utility = ((%d)), EVM_diff = ((%d))\n", utility_ratio, diff_EVM); + fat_tab->target_ant_enhance = fat_tab->target_ant_crc32; + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, "Decision type 5, CRC_utility = ((%d)), EVM_diff = ((%d))\n", utility_ratio, diff_EVM); + + if (force_antenna == true) + score_CRC = 2; + else if (utility_ratio >= 5) /*@>2.5*/ + score_CRC = 2; + else if (utility_ratio >= 4) /*@>2*/ + score_CRC = 1; + else + score_CRC = 0; + + if (diff_EVM >= 15) + score_EVM = 3; + else if (diff_EVM >= 10) + score_EVM = 2; + else if (diff_EVM >= 5) + score_EVM = 1; + else + score_EVM = 0; + + if (score_CRC > score_EVM) + fat_tab->target_ant_enhance = fat_tab->target_ant_crc32; + else if (score_CRC < score_EVM) + fat_tab->target_ant_enhance = fat_tab->target_ant_evm; + else + fat_tab->target_ant_enhance = fat_tab->pre_target_ant_enhance; + } + #endif + fat_tab->pre_target_ant_enhance = fat_tab->target_ant_enhance; + + PHYDM_DBG(dm, DBG_ANT_DIV, "*** 4.TargetAnt_enhance = (( %s ))******\n", (fat_tab->target_ant_enhance == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + } + } else { /* RSSI< = evm_rssi_th_low */ + PHYDM_DBG(dm, DBG_ANT_DIV, "[ TH_L ]\n"); + odm_evm_fast_ant_reset(dm); + } + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[escape from> TH_H || evm_method_enable==1]\n"); + odm_evm_fast_ant_reset(dm); + } + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, "[multi-Client]\n"); + odm_evm_fast_ant_reset(dm); + } + } +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_evm_antdiv_callback( + struct phydm_timer_list *timer) +{ + void *adapter = (void *)timer->Adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + #if DEV_BUS_TYPE == RT_PCI_INTERFACE + #if USE_WORKITEM + odm_schedule_work_item(&dm->phydm_evm_antdiv_workitem); + #else + { + odm_hw_ant_div(dm); + } + #endif + #else + odm_schedule_work_item(&dm->phydm_evm_antdiv_workitem); + #endif +} + +void phydm_evm_antdiv_workitem_callback( + void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + odm_hw_ant_div(dm); +} + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +void phydm_evm_antdiv_callback(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *padapter = dm->adapter; + + if (*dm->is_net_closed) + return; + if (dm->support_interface == ODM_ITRF_PCIE) { + odm_hw_ant_div(dm); + } else { + /* @Can't do I/O in timer callback*/ + phydm_run_in_thread_cmd(dm, + phydm_evm_antdiv_workitem_callback, + padapter); + } +} + +void phydm_evm_antdiv_workitem_callback(void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->odmpriv; + + odm_hw_ant_div(dm); +} + +#else +void phydm_evm_antdiv_callback( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "******AntDiv_Callback******\n"); + odm_hw_ant_div(dm); +} +#endif + +#endif + +void odm_hw_ant_div(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 i, min_max_rssi = 0xFF, ant_div_max_rssi = 0, max_rssi = 0; + u32 main_rssi, aux_rssi, mian_cnt, aux_cnt, local_max_rssi; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u8 rx_idle_ant = fat_tab->rx_idle_ant, target_ant = 7; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct cmn_sta_info *sta; + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + struct _BF_DIV_COEX_ *dm_bdc_table = &dm->dm_bdc_table; + u32 TH1 = 500000; + u32 TH2 = 10000000; + u32 ma_rx_temp, degrade_TP_temp, improve_TP_temp; + u8 monitor_rssi_threshold = 30; + + dm_bdc_table->BF_pass = true; + dm_bdc_table->DIV_pass = true; + dm_bdc_table->is_all_div_sta_idle = true; + dm_bdc_table->is_all_bf_sta_idle = true; + dm_bdc_table->num_bf_tar = 0; + dm_bdc_table->num_div_tar = 0; + dm_bdc_table->num_client = 0; +#endif +#endif + + if (!dm->is_linked) { /* @is_linked==False */ + PHYDM_DBG(dm, DBG_ANT_DIV, "[No Link!!!]\n"); + + if (fat_tab->is_become_linked) { + if (fat_tab->div_path_type == ANT_PATH_A) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + else if (fat_tab->div_path_type == ANT_PATH_B) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_B); + else if (fat_tab->div_path_type == ANT_PATH_AB) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_AB); + odm_update_rx_idle_ant(dm, MAIN_ANT); + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + dm->antdiv_period = 0; + + fat_tab->is_become_linked = dm->is_linked; + } + return; + } else { + if (!fat_tab->is_become_linked) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[Linked !!!]\n"); + if (fat_tab->div_path_type == ANT_PATH_A) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + else if (fat_tab->div_path_type == ANT_PATH_B) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_B); + else if (fat_tab->div_path_type == ANT_PATH_AB) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_AB); + #if 0 + /*odm_tx_by_tx_desc_or_reg(dm, TX_BY_DESC);*/ + + /* @if(dm->support_ic_type == ODM_RTL8821 ) */ + /* odm_set_bb_reg(dm, R_0x800, BIT(25), 0); */ + /* CCK AntDiv function disable */ + + /* @#if(DM_ODM_SUPPORT_TYPE == ODM_AP) */ + /* @else if(dm->support_ic_type == ODM_RTL8881A) */ + /* odm_set_bb_reg(dm, R_0x800, BIT(25), 0); */ + /* CCK AntDiv function disable */ + /* @#endif */ + + /* @else if(dm->support_ic_type == ODM_RTL8723B ||*/ + /* @dm->support_ic_type == ODM_RTL8812) */ + /* odm_set_bb_reg(dm, R_0xa00, BIT(15), 0); */ + /* CCK AntDiv function disable */ + #endif + + fat_tab->is_become_linked = dm->is_linked; + + if (dm->support_ic_type == ODM_RTL8723B && + dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_set_bb_reg(dm, R_0x930, 0xF0, 8); + /* @DPDT_P = ANTSEL[0] for 8723B AntDiv */ + odm_set_bb_reg(dm, R_0x930, 0xF, 8); + /* @DPDT_N = ANTSEL[0] */ + } + + /* @ BDC Init */ + #ifdef PHYDM_BEAMFORMING_SUPPORT + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + odm_bdc_init(dm); + #endif + #endif + + #ifdef ODM_EVM_ENHANCE_ANTDIV + odm_evm_fast_ant_reset(dm); + #endif + } + } + + if (!(*fat_tab->p_force_tx_by_desc)) { + if (dm->is_one_entry_only) + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + else + odm_tx_by_tx_desc_or_reg(dm, TX_BY_DESC); + } + +#ifdef ODM_EVM_ENHANCE_ANTDIV + if (dm->antdiv_evm_en == 1) { + odm_evm_enhance_ant_div(dm); + if (fat_tab->fat_state_cnt != 0) + return; + } else + odm_evm_fast_ant_reset(dm); +#endif + +/* @2 BDC mode Arbitration */ +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + if (dm->antdiv_evm_en == 0 || fat_tab->evm_method_enable == 0) + odm_bf_ant_div_mode_arbitration(dm); +#endif +#endif + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + sta = dm->phydm_sta_info[i]; + if (!is_sta_active(sta)) { + phydm_antdiv_reset_statistic(dm, i); + continue; + } + + /* @2 Caculate RSSI per Antenna */ + if (fat_tab->main_cnt[i] != 0 || fat_tab->aux_cnt[i] != 0) { + mian_cnt = fat_tab->main_cnt[i]; + aux_cnt = fat_tab->aux_cnt[i]; + main_rssi = (mian_cnt != 0) ? + (fat_tab->main_sum[i] / mian_cnt) : 0; + aux_rssi = (aux_cnt != 0) ? + (fat_tab->aux_sum[i] / aux_cnt) : 0; + target_ant = (mian_cnt == aux_cnt) ? + fat_tab->rx_idle_ant : + ((mian_cnt >= aux_cnt) ? + fat_tab->ant_idx_vec[0]:fat_tab->ant_idx_vec[1]); + /*Use counter number for OFDM*/ + + } else { /*@CCK only case*/ + mian_cnt = fat_tab->main_cnt_cck[i]; + aux_cnt = fat_tab->aux_cnt_cck[i]; + main_rssi = (mian_cnt != 0) ? + (fat_tab->main_sum_cck[i] / mian_cnt) : 0; + aux_rssi = (aux_cnt != 0) ? + (fat_tab->aux_sum_cck[i] / aux_cnt) : 0; + target_ant = (main_rssi == aux_rssi) ? + fat_tab->rx_idle_ant : + ((main_rssi >= aux_rssi) ? + fat_tab->ant_idx_vec[0]:fat_tab->ant_idx_vec[1]); + /*Use RSSI for CCK only case*/ + } +#if (RTL8721D_SUPPORT) + if(dm->antdiv_gpio == ANTDIV_GPIO_PB1PB2PB26) { /* added by Jiao Qi on May.25,2020, only for 3 antenna diversity */ + u8 tmp; + if(target_ant == fat_tab->ant_idx_vec[0]){/* switch the second & third ant index */ + tmp = fat_tab->ant_idx_vec[1]; + fat_tab->ant_idx_vec[1] = fat_tab->ant_idx_vec[2]; + fat_tab->ant_idx_vec[2] = tmp; + }else{ + /* switch the first & second ant index */ + tmp = fat_tab->ant_idx_vec[0]; + fat_tab->ant_idx_vec[0] = fat_tab->ant_idx_vec[1]; + fat_tab->ant_idx_vec[1] = tmp; + /* switch the second & third ant index */ + tmp = fat_tab->ant_idx_vec[1]; + fat_tab->ant_idx_vec[1] = fat_tab->ant_idx_vec[2]; + fat_tab->ant_idx_vec[2] = tmp; + } + } +#endif + + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** Client[ %d ] : Main_Cnt = (( %d )) , CCK_Main_Cnt = (( %d )) , main_rssi= (( %d ))\n", + i, fat_tab->main_cnt[i], + fat_tab->main_cnt_cck[i], main_rssi); + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** Client[ %d ] : Aux_Cnt = (( %d )) , CCK_Aux_Cnt = (( %d )) , aux_rssi = (( %d ))\n", + i, fat_tab->aux_cnt[i], + fat_tab->aux_cnt_cck[i], aux_rssi); + + local_max_rssi = (main_rssi > aux_rssi) ? main_rssi : aux_rssi; + /* @ Select max_rssi for DIG */ + if (local_max_rssi > ant_div_max_rssi && local_max_rssi < 40) + ant_div_max_rssi = local_max_rssi; + if (local_max_rssi > max_rssi) + max_rssi = local_max_rssi; + + /* @ Select RX Idle Antenna */ + if (local_max_rssi != 0 && local_max_rssi < min_max_rssi) { + rx_idle_ant = target_ant; + min_max_rssi = local_max_rssi; + } + +#ifdef ODM_EVM_ENHANCE_ANTDIV + if (dm->antdiv_evm_en == 1) { + if (fat_tab->target_ant_enhance != 0xFF) { + target_ant = fat_tab->target_ant_enhance; + rx_idle_ant = fat_tab->target_ant_enhance; + } + } +#endif + + /* @2 Select TX Antenna */ + if (dm->ant_div_type != CGCS_RX_HW_ANTDIV) { + #ifdef PHYDM_BEAMFORMING_SUPPORT + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + if (dm_bdc_table->w_bfee_client[i] == 0) + #endif + #endif + { + odm_update_tx_ant(dm, target_ant, i); + } + } + +/* @------------------------------------------------------------ */ + + #ifdef PHYDM_BEAMFORMING_SUPPORT + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + + dm_bdc_table->num_client++; + + if (dm_bdc_table->bdc_mode == BDC_MODE_2 || dm_bdc_table->bdc_mode == BDC_MODE_3) { + /* @2 Byte counter */ + + ma_rx_temp = sta->rx_moving_average_tp; /* RX TP ( bit /sec) */ + + if (dm_bdc_table->BDC_state == bdc_bfer_train_state) + dm_bdc_table->MA_rx_TP_DIV[i] = ma_rx_temp; + else + dm_bdc_table->MA_rx_TP[i] = ma_rx_temp; + + if (ma_rx_temp < TH2 && ma_rx_temp > TH1 && local_max_rssi <= monitor_rssi_threshold) { + if (dm_bdc_table->w_bfer_client[i] == 1) { /* @Bfer_Target */ + dm_bdc_table->num_bf_tar++; + + if (dm_bdc_table->BDC_state == BDC_DECISION_STATE && dm_bdc_table->bdc_try_flag == 0) { + improve_TP_temp = (dm_bdc_table->MA_rx_TP_DIV[i] * 9) >> 3; /* @* 1.125 */ + dm_bdc_table->BF_pass = (dm_bdc_table->MA_rx_TP[i] > improve_TP_temp) ? true : false; + PHYDM_DBG(dm, DBG_ANT_DIV, "*** Client[ %d ] : { MA_rx_TP,improve_TP_temp, MA_rx_TP_DIV, BF_pass}={ %d, %d, %d , %d }\n", i, dm_bdc_table->MA_rx_TP[i], improve_TP_temp, dm_bdc_table->MA_rx_TP_DIV[i], dm_bdc_table->BF_pass); + } + } else { /* @DIV_Target */ + dm_bdc_table->num_div_tar++; + + if (dm_bdc_table->BDC_state == BDC_DECISION_STATE && dm_bdc_table->bdc_try_flag == 0) { + degrade_TP_temp = (dm_bdc_table->MA_rx_TP_DIV[i] * 5) >> 3; /* @* 0.625 */ + dm_bdc_table->DIV_pass = (dm_bdc_table->MA_rx_TP[i] > degrade_TP_temp) ? true : false; + PHYDM_DBG(dm, DBG_ANT_DIV, "*** Client[ %d ] : { MA_rx_TP, degrade_TP_temp, MA_rx_TP_DIV, DIV_pass}=\n{ %d, %d, %d , %d }\n", i, dm_bdc_table->MA_rx_TP[i], degrade_TP_temp, dm_bdc_table->MA_rx_TP_DIV[i], dm_bdc_table->DIV_pass); + } + } + } + + if (ma_rx_temp > TH1) { + if (dm_bdc_table->w_bfer_client[i] == 1) /* @Bfer_Target */ + dm_bdc_table->is_all_bf_sta_idle = false; + else /* @DIV_Target */ + dm_bdc_table->is_all_div_sta_idle = false; + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** Client[ %d ] : { BFmeeCap, BFmerCap} = { %d , %d }\n", + i, dm_bdc_table->w_bfee_client[i], + dm_bdc_table->w_bfer_client[i]); + + if (dm_bdc_table->BDC_state == bdc_bfer_train_state) + PHYDM_DBG(dm, DBG_ANT_DIV, "*** Client[ %d ] : MA_rx_TP_DIV = (( %d ))\n", i, dm_bdc_table->MA_rx_TP_DIV[i]); + + else + PHYDM_DBG(dm, DBG_ANT_DIV, "*** Client[ %d ] : MA_rx_TP = (( %d ))\n", i, dm_bdc_table->MA_rx_TP[i]); + } + #endif + #endif + + #ifdef PHYDM_BEAMFORMING_SUPPORT + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + if (dm_bdc_table->bdc_try_flag == 0) + #endif + #endif + { + phydm_antdiv_reset_statistic(dm, i); + } + } + +/* @2 Set RX Idle Antenna & TX Antenna(Because of HW Bug ) */ +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + PHYDM_DBG(dm, DBG_ANT_DIV, "*** rx_idle_ant = (( %s ))\n", + (rx_idle_ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + if (dm_bdc_table->bdc_mode == BDC_MODE_1 || dm_bdc_table->bdc_mode == BDC_MODE_3) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** bdc_rx_idle_update_counter = (( %d ))\n", + dm_bdc_table->bdc_rx_idle_update_counter); + + if (dm_bdc_table->bdc_rx_idle_update_counter == 1) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "***Update RxIdle Antenna!!!\n"); + dm_bdc_table->bdc_rx_idle_update_counter = 30; + odm_update_rx_idle_ant(dm, rx_idle_ant); + } else { + dm_bdc_table->bdc_rx_idle_update_counter--; + PHYDM_DBG(dm, DBG_ANT_DIV, + "***NOT update RxIdle Antenna because of BF ( need to fix TX-ant)\n"); + } + } else +#endif +#endif + odm_update_rx_idle_ant(dm, rx_idle_ant); +#else +#if (RTL8721D_SUPPORT) +if (dm->antdiv_gpio == ANTDIV_GPIO_PB1PB2PB26) { + if(odm_get_bb_reg(dm,R_0xc50,0x80) || odm_get_bb_reg(dm, R_0xa00, 0x8000)) + odm_update_rx_idle_ant_sp3t(dm, rx_idle_ant); +} +else +#endif + odm_update_rx_idle_ant(dm, rx_idle_ant); + +#endif /* @#if(DM_ODM_SUPPORT_TYPE == ODM_AP) */ + +/* @2 BDC Main Algorithm */ +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + if (dm->antdiv_evm_en == 0 || fat_tab->evm_method_enable == 0) + odm_bd_ccoex_bfee_rx_div_arbitration(dm); + + dm_bdc_table->num_txbfee_client = 0; + dm_bdc_table->num_txbfer_client = 0; +#endif +#endif + + if (ant_div_max_rssi == 0) + dig_t->ant_div_rssi_max = dm->rssi_min; + else + dig_t->ant_div_rssi_max = ant_div_max_rssi; + + PHYDM_DBG(dm, DBG_ANT_DIV, "***AntDiv End***\n\n"); +} + +#ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + +void odm_s0s1_sw_ant_div_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + fat_tab->is_become_linked = false; + swat_tab->try_flag = SWAW_STEP_INIT; + swat_tab->double_chk_flag = 0; + + PHYDM_DBG(dm, DBG_ANT_DIV, "%s: fat_tab->is_become_linked = %d\n", + __func__, fat_tab->is_become_linked); +} + +void phydm_sw_antdiv_train_time(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + u8 high_traffic_train_time_u = 0x32, high_traffic_train_time_l = 0; + u8 low_traffic_train_time_u = 200, low_traffic_train_time_l = 0; + u8 train_time_temp; + + if (dm->traffic_load == TRAFFIC_HIGH) { + train_time_temp = swat_tab->train_time; + + if (swat_tab->train_time_flag == 3) { + high_traffic_train_time_l = 0xa; + + if (train_time_temp <= 16) + train_time_temp = high_traffic_train_time_l; + else + train_time_temp -= 16; + + } else if (swat_tab->train_time_flag == 2) { + train_time_temp -= 8; + high_traffic_train_time_l = 0xf; + } else if (swat_tab->train_time_flag == 1) { + train_time_temp -= 4; + high_traffic_train_time_l = 0x1e; + } else if (swat_tab->train_time_flag == 0) { + train_time_temp += 8; + high_traffic_train_time_l = 0x28; + } + + if (dm->support_ic_type == ODM_RTL8188F) { + if (dm->support_interface == ODM_ITRF_SDIO) + high_traffic_train_time_l += 0xa; + } + + /* @-- */ + if (train_time_temp > high_traffic_train_time_u) + train_time_temp = high_traffic_train_time_u; + + else if (train_time_temp < high_traffic_train_time_l) + train_time_temp = high_traffic_train_time_l; + + swat_tab->train_time = train_time_temp; /*@10ms~200ms*/ + + PHYDM_DBG(dm, DBG_ANT_DIV, + "train_time_flag=((%d)), train_time=((%d))\n", + swat_tab->train_time_flag, + swat_tab->train_time); + + } else if ((dm->traffic_load == TRAFFIC_MID) || + (dm->traffic_load == TRAFFIC_LOW)) { + train_time_temp = swat_tab->train_time; + + if (swat_tab->train_time_flag == 3) { + low_traffic_train_time_l = 10; + if (train_time_temp < 50) + train_time_temp = low_traffic_train_time_l; + else + train_time_temp -= 50; + } else if (swat_tab->train_time_flag == 2) { + train_time_temp -= 30; + low_traffic_train_time_l = 36; + } else if (swat_tab->train_time_flag == 1) { + train_time_temp -= 10; + low_traffic_train_time_l = 40; + } else { + train_time_temp += 10; + low_traffic_train_time_l = 50; + } + + if (dm->support_ic_type == ODM_RTL8188F) { + if (dm->support_interface == ODM_ITRF_SDIO) + low_traffic_train_time_l += 10; + } + + /* @-- */ + if (train_time_temp >= low_traffic_train_time_u) + train_time_temp = low_traffic_train_time_u; + + else if (train_time_temp <= low_traffic_train_time_l) + train_time_temp = low_traffic_train_time_l; + + swat_tab->train_time = train_time_temp; /*@10ms~200ms*/ + + PHYDM_DBG(dm, DBG_ANT_DIV, + "train_time_flag=((%d)) , train_time=((%d))\n", + swat_tab->train_time_flag, swat_tab->train_time); + + } else { + swat_tab->train_time = 0xc8; /*@200ms*/ + } +} + +void phydm_sw_antdiv_decision(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 i, min_max_rssi = 0xFF, local_max_rssi, local_min_rssi; + u32 main_rssi, aux_rssi; + u8 rx_idle_ant = swat_tab->pre_ant; + u8 target_ant = swat_tab->pre_ant, next_ant = 0; + struct cmn_sta_info *entry = NULL; + u32 main_cnt = 0, aux_cnt = 0, main_sum = 0, aux_sum = 0; + u32 main_ctrl_cnt = 0, aux_ctrl_cnt = 0; + boolean is_by_ctrl_frame = false; + boolean cond_23d_main, cond_23d_aux; + u64 pkt_cnt_total = 0; + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + entry = dm->phydm_sta_info[i]; + if (!is_sta_active(entry)) { + phydm_antdiv_reset_statistic(dm, i); + continue; + } + + /* @2 Caculate RSSI per Antenna */ + if (fat_tab->main_cnt[i] != 0 || fat_tab->aux_cnt[i] != 0) { + main_cnt = (u32)fat_tab->main_cnt[i]; + aux_cnt = (u32)fat_tab->aux_cnt[i]; + main_rssi = (main_cnt != 0) ? + (fat_tab->main_sum[i] / main_cnt) : 0; + aux_rssi = (aux_cnt != 0) ? + (fat_tab->aux_sum[i] / aux_cnt) : 0; + if (dm->support_ic_type == ODM_RTL8723D || dm->support_ic_type == ODM_RTL8710C) { + cond_23d_main = (aux_cnt > main_cnt) && + ((main_rssi - aux_rssi < 5) || + (aux_rssi > main_rssi)); + cond_23d_aux = (main_cnt > aux_cnt) && + ((aux_rssi - main_rssi < 5) || + (main_rssi > aux_rssi)); + if (swat_tab->pre_ant == MAIN_ANT) { + if (main_cnt == 0) + target_ant = (aux_cnt != 0) ? + AUX_ANT : + swat_tab->pre_ant; + else + target_ant = cond_23d_main ? + AUX_ANT : + swat_tab->pre_ant; + } else { + if (aux_cnt == 0) + target_ant = (main_cnt != 0) ? + MAIN_ANT : + swat_tab->pre_ant; + else + target_ant = cond_23d_aux ? + MAIN_ANT : + swat_tab->pre_ant; + } + } else { + if (swat_tab->pre_ant == MAIN_ANT) { + target_ant = (aux_rssi > main_rssi) ? + AUX_ANT : + swat_tab->pre_ant; + } else if (swat_tab->pre_ant == AUX_ANT) { + target_ant = (main_rssi > aux_rssi) ? + MAIN_ANT : + swat_tab->pre_ant; + } + } + } else { /*@CCK only case*/ + main_cnt = fat_tab->main_cnt_cck[i]; + aux_cnt = fat_tab->aux_cnt_cck[i]; + main_rssi = (main_cnt != 0) ? + (fat_tab->main_sum_cck[i] / main_cnt) : 0; + aux_rssi = (aux_cnt != 0) ? + (fat_tab->aux_sum_cck[i] / aux_cnt) : 0; + target_ant = (main_rssi == aux_rssi) ? + swat_tab->pre_ant : + ((main_rssi >= aux_rssi) ? + MAIN_ANT : AUX_ANT); + /*Use RSSI for CCK only case*/ + } + local_max_rssi = (main_rssi >= aux_rssi) ? main_rssi : aux_rssi; + local_min_rssi = (main_rssi >= aux_rssi) ? aux_rssi : main_rssi; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** CCK_counter_main = (( %d )) , CCK_counter_aux= (( %d ))\n", + fat_tab->main_cnt_cck[i], fat_tab->aux_cnt_cck[i]); + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** OFDM_counter_main = (( %d )) , OFDM_counter_aux= (( %d ))\n", + fat_tab->main_cnt[i], fat_tab->aux_cnt[i]); + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** main_Cnt = (( %d )) , aux_Cnt = (( %d ))\n", + main_cnt, aux_cnt); + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** main_rssi= (( %d )) , aux_rssi = (( %d ))\n", + main_rssi, aux_rssi); + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** MAC ID:[ %d ] , target_ant = (( %s ))\n", i, + (target_ant == MAIN_ANT) ? "MAIN_ANT" : "AUX_ANT"); + + /* @2 Select RX Idle Antenna */ + + if (local_max_rssi != 0 && local_max_rssi < min_max_rssi) { + rx_idle_ant = target_ant; + min_max_rssi = local_max_rssi; + PHYDM_DBG(dm, DBG_ANT_DIV, + "*** local_max_rssi-local_min_rssi = ((%d))\n", + (local_max_rssi - local_min_rssi)); + + if ((local_max_rssi - local_min_rssi) > 8) { + if (local_min_rssi != 0) { + swat_tab->train_time_flag = 3; + } else { + if (min_max_rssi > RSSI_CHECK_THRESHOLD) + swat_tab->train_time_flag = 0; + else + swat_tab->train_time_flag = 3; + } + } else if ((local_max_rssi - local_min_rssi) > 5) { + swat_tab->train_time_flag = 2; + } else if ((local_max_rssi - local_min_rssi) > 2) { + swat_tab->train_time_flag = 1; + } else { + swat_tab->train_time_flag = 0; + } + } + + /* @2 Select TX Antenna */ + if (target_ant == MAIN_ANT) + fat_tab->antsel_a[i] = ANT1_2G; + else + fat_tab->antsel_a[i] = ANT2_2G; + + phydm_antdiv_reset_statistic(dm, i); + pkt_cnt_total += (main_cnt + aux_cnt); + } + + if (swat_tab->is_sw_ant_div_by_ctrl_frame) { + odm_s0s1_sw_ant_div_by_ctrl_frame(dm, SWAW_STEP_DETERMINE); + is_by_ctrl_frame = true; + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Control frame packet counter = %d, data frame packet counter = %llu\n", + swat_tab->pkt_cnt_sw_ant_div_by_ctrl_frame, pkt_cnt_total); + + if (min_max_rssi == 0xff || ((pkt_cnt_total < + (swat_tab->pkt_cnt_sw_ant_div_by_ctrl_frame >> 1)) && + dm->phy_dbg_info.num_qry_beacon_pkt < 2)) { + min_max_rssi = 0; + PHYDM_DBG(dm, DBG_ANT_DIV, + "Check RSSI of control frame because min_max_rssi == 0xff\n"); + PHYDM_DBG(dm, DBG_ANT_DIV, "is_by_ctrl_frame = %d\n", + is_by_ctrl_frame); + + if (is_by_ctrl_frame) { + main_ctrl_cnt = fat_tab->main_ctrl_cnt; + aux_ctrl_cnt = fat_tab->aux_ctrl_cnt; + main_rssi = (main_ctrl_cnt != 0) ? + (fat_tab->main_ctrl_sum / main_ctrl_cnt) : + 0; + aux_rssi = (aux_ctrl_cnt != 0) ? + (fat_tab->aux_ctrl_sum / aux_ctrl_cnt) : 0; + + if (main_ctrl_cnt <= 1 && + fat_tab->cck_ctrl_frame_cnt_main >= 1) + main_rssi = 0; + + if (aux_ctrl_cnt <= 1 && + fat_tab->cck_ctrl_frame_cnt_aux >= 1) + aux_rssi = 0; + + if (main_rssi != 0 || aux_rssi != 0) { + rx_idle_ant = (main_rssi == aux_rssi) ? + swat_tab->pre_ant : + ((main_rssi >= aux_rssi) ? + MAIN_ANT : AUX_ANT); + local_max_rssi = (main_rssi >= aux_rssi) ? + main_rssi : aux_rssi; + local_min_rssi = (main_rssi >= aux_rssi) ? + aux_rssi : main_rssi; + + if ((local_max_rssi - local_min_rssi) > 8) + swat_tab->train_time_flag = 3; + else if ((local_max_rssi - local_min_rssi) > 5) + swat_tab->train_time_flag = 2; + else if ((local_max_rssi - local_min_rssi) > 2) + swat_tab->train_time_flag = 1; + else + swat_tab->train_time_flag = 0; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Control frame: main_rssi = %d, aux_rssi = %d\n", + main_rssi, aux_rssi); + PHYDM_DBG(dm, DBG_ANT_DIV, + "rx_idle_ant decided by control frame = %s\n", + (rx_idle_ant == MAIN_ANT ? + "MAIN" : "AUX")); + } + } + } + + fat_tab->min_max_rssi = min_max_rssi; + swat_tab->try_flag = SWAW_STEP_PEEK; + + if (swat_tab->double_chk_flag == 1) { + swat_tab->double_chk_flag = 0; + + if (fat_tab->min_max_rssi > RSSI_CHECK_THRESHOLD) { + PHYDM_DBG(dm, DBG_ANT_DIV, + " [Double check] min_max_rssi ((%d)) > %d again!!\n", + fat_tab->min_max_rssi, RSSI_CHECK_THRESHOLD); + + odm_update_rx_idle_ant(dm, rx_idle_ant); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[reset try_flag = 0] Training accomplished !!!]\n\n\n"); + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, + " [Double check] min_max_rssi ((%d)) <= %d !!\n", + fat_tab->min_max_rssi, RSSI_CHECK_THRESHOLD); + + next_ant = (fat_tab->rx_idle_ant == MAIN_ANT) ? + AUX_ANT : MAIN_ANT; + swat_tab->try_flag = SWAW_STEP_PEEK; + swat_tab->reset_idx = RSSI_CHECK_RESET_PERIOD; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[set try_flag=0] Normal state: Need to tryg again!!\n\n\n"); + } + } else { + if (fat_tab->min_max_rssi < RSSI_CHECK_THRESHOLD) + swat_tab->reset_idx = RSSI_CHECK_RESET_PERIOD; + + swat_tab->pre_ant = rx_idle_ant; + odm_update_rx_idle_ant(dm, rx_idle_ant); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[reset try_flag = 0] Training accomplished !!!]\n\n\n"); + } +} + +void odm_s0s1_sw_ant_div(void *dm_void, u8 step) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 value32; + u8 next_ant = 0; + + if (!dm->is_linked) { /* @is_linked==False */ + PHYDM_DBG(dm, DBG_ANT_DIV, "[No Link!!!]\n"); + if (fat_tab->is_become_linked == true) { + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + if (dm->support_ic_type == ODM_RTL8723B) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "Set REG 948[9:6]=0x0\n"); + odm_set_bb_reg(dm, R_0x948, 0x3c0, 0x0); + } + fat_tab->is_become_linked = dm->is_linked; + } + return; + } else { + if (fat_tab->is_become_linked == false) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[Linked !!!]\n"); + + if (dm->support_ic_type == ODM_RTL8723B) { + value32 = odm_get_bb_reg(dm, R_0x864, 0x38); + +#if (RTL8723B_SUPPORT == 1) + if (value32 == 0x0) + odm_update_rx_idle_ant_8723b(dm, + MAIN_ANT, + ANT1_2G, + ANT2_2G); + else if (value32 == 0x1) + odm_update_rx_idle_ant_8723b(dm, + AUX_ANT, + ANT2_2G, + ANT1_2G); +#endif + + PHYDM_DBG(dm, DBG_ANT_DIV, + "8723B: First link! Force antenna to %s\n", + (value32 == 0x0 ? "MAIN" : "AUX")); + } + + if (dm->support_ic_type == ODM_RTL8723D) { + value32 = odm_get_bb_reg(dm, R_0x864, 0x38); +#if (RTL8723D_SUPPORT == 1) + if (value32 == 0x0) + odm_update_rx_idle_ant_8723d(dm, + MAIN_ANT, + ANT1_2G, + ANT2_2G); + else if (value32 == 0x1) + odm_update_rx_idle_ant_8723d(dm, + AUX_ANT, + ANT2_2G, + ANT1_2G); + PHYDM_DBG(dm, DBG_ANT_DIV, + "8723D: First link! Force antenna to %s\n", + (value32 == 0x0 ? "MAIN" : "AUX")); +#endif + } + if (dm->support_ic_type == ODM_RTL8710C) { +#if (RTL8710C_SUPPORT == 1) + value32 = (HAL_READ32(SYSTEM_CTRL_BASE, R_0x121c) & 0x800000); + if (value32 == 0x0) + odm_update_rx_idle_ant_8710c(dm, + MAIN_ANT, + ANT1_2G, + ANT2_2G); + else if (value32 == 0x1) + odm_update_rx_idle_ant_8710c(dm, + AUX_ANT, + ANT2_2G, + ANT1_2G); + PHYDM_DBG(dm, DBG_ANT_DIV, + "8710C: First link! Force antenna to %s\n", + (value32 == 0x0 ? "MAIN" : "AUX")); +#endif + } + fat_tab->is_become_linked = dm->is_linked; + } + } + + if (!(*fat_tab->p_force_tx_by_desc)) { + if (dm->is_one_entry_only == true) + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + else + odm_tx_by_tx_desc_or_reg(dm, TX_BY_DESC); + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[%d] { try_flag=(( %d )), step=(( %d )), double_chk_flag = (( %d )) }\n", + __LINE__, swat_tab->try_flag, step, + swat_tab->double_chk_flag); + + /* @ Handling step mismatch condition. */ + /* @ Peak step is not finished at last time. */ + /* @ Recover the variable and check again. */ + if (step != swat_tab->try_flag) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[step != try_flag] Need to Reset After Link\n"); + odm_sw_ant_div_rest_after_link(dm); + } + + if (swat_tab->try_flag == SWAW_STEP_INIT) { + swat_tab->try_flag = SWAW_STEP_PEEK; + swat_tab->train_time_flag = 0; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[set try_flag = 0] Prepare for peek!\n\n"); + return; + + } else { + /* @1 Normal state (Begin Trying) */ + if (swat_tab->try_flag == SWAW_STEP_PEEK) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "TxOkCnt=(( %llu )), RxOkCnt=(( %llu )), traffic_load = (%d))\n", + dm->cur_tx_ok_cnt, dm->cur_rx_ok_cnt, + dm->traffic_load); + phydm_sw_antdiv_train_time(dm); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Current min_max_rssi is ((%d))\n", + fat_tab->min_max_rssi); + + /* @---reset index--- */ + if (swat_tab->reset_idx >= RSSI_CHECK_RESET_PERIOD) { + fat_tab->min_max_rssi = 0; + swat_tab->reset_idx = 0; + } + PHYDM_DBG(dm, DBG_ANT_DIV, "reset_idx = (( %d ))\n", + swat_tab->reset_idx); + + swat_tab->reset_idx++; + + /* @---double check flag--- */ + if (fat_tab->min_max_rssi > RSSI_CHECK_THRESHOLD && + swat_tab->double_chk_flag == 0) { + PHYDM_DBG(dm, DBG_ANT_DIV, + " min_max_rssi is ((%d)), and > %d\n", + fat_tab->min_max_rssi, + RSSI_CHECK_THRESHOLD); + + swat_tab->double_chk_flag = 1; + swat_tab->try_flag = SWAW_STEP_DETERMINE; + swat_tab->rssi_trying = 0; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Test the current ant for (( %d )) ms again\n", + swat_tab->train_time); + odm_update_rx_idle_ant(dm, + fat_tab->rx_idle_ant); + odm_set_timer(dm, &swat_tab->sw_antdiv_timer, + swat_tab->train_time); /*@ms*/ + return; + } + + next_ant = (fat_tab->rx_idle_ant == MAIN_ANT) ? + AUX_ANT : MAIN_ANT; + + swat_tab->try_flag = SWAW_STEP_DETERMINE; + + if (swat_tab->reset_idx <= 1) + swat_tab->rssi_trying = 2; + else + swat_tab->rssi_trying = 1; + + odm_s0s1_sw_ant_div_by_ctrl_frame(dm, SWAW_STEP_PEEK); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[set try_flag=1] Normal state: Begin Trying!!\n"); + + } else if ((swat_tab->try_flag == SWAW_STEP_DETERMINE) && + (swat_tab->double_chk_flag == 0)) { + next_ant = (fat_tab->rx_idle_ant == MAIN_ANT) ? + AUX_ANT : MAIN_ANT; + swat_tab->rssi_trying--; + } + + /* @1 Decision state */ + if (swat_tab->try_flag == SWAW_STEP_DETERMINE && + swat_tab->rssi_trying == 0) { + phydm_sw_antdiv_decision(dm); + return; + } + } + + /* @1 4.Change TRX antenna */ + + PHYDM_DBG(dm, DBG_ANT_DIV, + "rssi_trying = (( %d )), ant: (( %s )) >>> (( %s ))\n", + swat_tab->rssi_trying, + (fat_tab->rx_idle_ant == MAIN_ANT ? "MAIN" : "AUX"), + (next_ant == MAIN_ANT ? "MAIN" : "AUX")); + + odm_update_rx_idle_ant(dm, next_ant); + + /* @1 5.Reset Statistics */ + + fat_tab->rx_idle_ant = next_ant; + + if (dm->support_ic_type == ODM_RTL8723D || dm->support_ic_type == ODM_RTL8710C) { + + if (fat_tab->rx_idle_ant == MAIN_ANT) { + fat_tab->main_sum[0] = 0; + fat_tab->main_cnt[0] = 0; + fat_tab->main_sum_cck[0] = 0; + fat_tab->main_cnt_cck[0] = 0; + } else { + fat_tab->aux_sum[0] = 0; + fat_tab->aux_cnt[0] = 0; + fat_tab->aux_sum_cck[0] = 0; + fat_tab->aux_cnt_cck[0] = 0; + } + } + + if (dm->support_ic_type == ODM_RTL8188F) { + if (dm->support_interface == ODM_ITRF_SDIO) { + ODM_delay_us(200); + + if (fat_tab->rx_idle_ant == MAIN_ANT) { + fat_tab->main_sum[0] = 0; + fat_tab->main_cnt[0] = 0; + fat_tab->main_sum_cck[0] = 0; + fat_tab->main_cnt_cck[0] = 0; + } else { + fat_tab->aux_sum[0] = 0; + fat_tab->aux_cnt[0] = 0; + fat_tab->aux_sum_cck[0] = 0; + fat_tab->aux_cnt_cck[0] = 0; + } + } + } + /* @1 6.Set next timer (Trying state) */ + PHYDM_DBG(dm, DBG_ANT_DIV, " Test ((%s)) ant for (( %d )) ms\n", + (next_ant == MAIN_ANT ? "MAIN" : "AUX"), + swat_tab->train_time); + odm_set_timer(dm, &swat_tab->sw_antdiv_timer, swat_tab->train_time); + /*@ms*/ +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void odm_sw_antdiv_callback(struct phydm_timer_list *timer) +{ + void *adapter = (void *)timer->Adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct sw_antenna_switch *swat_tab = &hal_data->DM_OutSrc.dm_swat_table; + +#if DEV_BUS_TYPE == RT_PCI_INTERFACE +#if USE_WORKITEM + odm_schedule_work_item(&swat_tab->phydm_sw_antenna_switch_workitem); +#else + { +#if 0 + /* @dbg_print("SW_antdiv_Callback"); */ +#endif + odm_s0s1_sw_ant_div(&hal_data->DM_OutSrc, SWAW_STEP_DETERMINE); + } +#endif +#else + odm_schedule_work_item(&swat_tab->phydm_sw_antenna_switch_workitem); +#endif +} + +void odm_sw_antdiv_workitem_callback(void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + +#if 0 + /* @dbg_print("SW_antdiv_Workitem_Callback"); */ +#endif + odm_s0s1_sw_ant_div(&hal_data->DM_OutSrc, SWAW_STEP_DETERMINE); +} + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + +void odm_sw_antdiv_workitem_callback(void *context) +{ + void * + adapter = (void *)context; + HAL_DATA_TYPE + *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + +#if 0 + /*@dbg_print("SW_antdiv_Workitem_Callback");*/ +#endif + odm_s0s1_sw_ant_div(&hal_data->odmpriv, SWAW_STEP_DETERMINE); +} + +void odm_sw_antdiv_callback(void *function_context) +{ + struct dm_struct *dm = (struct dm_struct *)function_context; + void *padapter = dm->adapter; + if (*dm->is_net_closed == true) + return; + +#if 0 /* @Can't do I/O in timer callback*/ + odm_s0s1_sw_ant_div(dm, SWAW_STEP_DETERMINE); +#else + rtw_run_in_thread_cmd(padapter, odm_sw_antdiv_workitem_callback, + padapter); +#endif +} + +#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) +void odm_sw_antdiv_callback(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "******AntDiv_Callback******\n"); + odm_s0s1_sw_ant_div(dm, SWAW_STEP_DETERMINE); +} +#endif + +void odm_s0s1_sw_ant_div_by_ctrl_frame(void *dm_void, u8 step) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + switch (step) { + case SWAW_STEP_PEEK: + swat_tab->pkt_cnt_sw_ant_div_by_ctrl_frame = 0; + swat_tab->is_sw_ant_div_by_ctrl_frame = true; + fat_tab->main_ctrl_cnt = 0; + fat_tab->aux_ctrl_cnt = 0; + fat_tab->main_ctrl_sum = 0; + fat_tab->aux_ctrl_sum = 0; + fat_tab->cck_ctrl_frame_cnt_main = 0; + fat_tab->cck_ctrl_frame_cnt_aux = 0; + fat_tab->ofdm_ctrl_frame_cnt_main = 0; + fat_tab->ofdm_ctrl_frame_cnt_aux = 0; + PHYDM_DBG(dm, DBG_ANT_DIV, + "odm_S0S1_SwAntDivForAPMode(): Start peek and reset counter\n"); + break; + case SWAW_STEP_DETERMINE: + swat_tab->is_sw_ant_div_by_ctrl_frame = false; + PHYDM_DBG(dm, DBG_ANT_DIV, + "odm_S0S1_SwAntDivForAPMode(): Stop peek\n"); + break; + default: + swat_tab->is_sw_ant_div_by_ctrl_frame = false; + break; + } +} + +void odm_antsel_statistics_ctrl(void *dm_void, u8 antsel_tr_mux, + u32 rx_pwdb_all) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + if (antsel_tr_mux == ANT1_2G) { + fat_tab->main_ctrl_sum += rx_pwdb_all; + fat_tab->main_ctrl_cnt++; + } else { + fat_tab->aux_ctrl_sum += rx_pwdb_all; + fat_tab->aux_ctrl_cnt++; + } +} + +void odm_s0s1_sw_ant_div_by_ctrl_frame_process_rssi(void *dm_void, + void *phy_info_void, + void *pkt_info_void + /* struct phydm_phyinfo_struct* phy_info, */ + /* struct phydm_perpkt_info_struct* pktinfo */ + ) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_phyinfo_struct *phy_info = NULL; + struct phydm_perpkt_info_struct *pktinfo = NULL; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u8 rssi_cck; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) + return; + + if (dm->ant_div_type != S0S1_SW_ANTDIV) + return; + + /* @In try state */ + if (!swat_tab->is_sw_ant_div_by_ctrl_frame) + return; + + /* No HW error and match receiver address */ + if (!pktinfo->is_to_self) + return; + + swat_tab->pkt_cnt_sw_ant_div_by_ctrl_frame++; + + if (pktinfo->is_cck_rate) { + rssi_cck = phy_info->rx_mimo_signal_strength[RF_PATH_A]; + fat_tab->antsel_rx_keep_0 = (fat_tab->rx_idle_ant == MAIN_ANT) ? + ANT1_2G : ANT2_2G; + + if (fat_tab->antsel_rx_keep_0 == ANT1_2G) + fat_tab->cck_ctrl_frame_cnt_main++; + else + fat_tab->cck_ctrl_frame_cnt_aux++; + + odm_antsel_statistics_ctrl(dm, fat_tab->antsel_rx_keep_0, + rssi_cck); + } else { + fat_tab->antsel_rx_keep_0 = (fat_tab->rx_idle_ant == MAIN_ANT) ? + ANT1_2G : ANT2_2G; + + if (fat_tab->antsel_rx_keep_0 == ANT1_2G) + fat_tab->ofdm_ctrl_frame_cnt_main++; + else + fat_tab->ofdm_ctrl_frame_cnt_aux++; + + odm_antsel_statistics_ctrl(dm, fat_tab->antsel_rx_keep_0, + phy_info->rx_pwdb_all); + } +} + +#endif /* @#if (RTL8723B_SUPPORT == 1) || (RTL8821A_SUPPORT == 1) */ + +void odm_set_next_mac_addr_target(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct cmn_sta_info *entry; + u32 value32, i; + + PHYDM_DBG(dm, DBG_ANT_DIV, "%s ==>\n", __func__); + + if (dm->is_linked) { + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + if ((fat_tab->train_idx + 1) == ODM_ASSOCIATE_ENTRY_NUM) + fat_tab->train_idx = 0; + else + fat_tab->train_idx++; + + entry = dm->phydm_sta_info[fat_tab->train_idx]; + + if (is_sta_active(entry)) { + /*@Match MAC ADDR*/ + value32 = (entry->mac_addr[5] << 8) | entry->mac_addr[4]; + + odm_set_mac_reg(dm, R_0x7b4, 0xFFFF, value32); /*@0x7b4~0x7b5*/ + + value32 = (entry->mac_addr[3] << 24) | (entry->mac_addr[2] << 16) | (entry->mac_addr[1] << 8) | entry->mac_addr[0]; + + odm_set_mac_reg(dm, R_0x7b0, MASKDWORD, value32); /*@0x7b0~0x7b3*/ + + PHYDM_DBG(dm, DBG_ANT_DIV, + "fat_tab->train_idx=%d\n", + fat_tab->train_idx); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Training MAC addr = %x:%x:%x:%x:%x:%x\n", + entry->mac_addr[5], + entry->mac_addr[4], + entry->mac_addr[3], + entry->mac_addr[2], + entry->mac_addr[1], + entry->mac_addr[0]); + + break; + } + } + } +} + +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) || (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + +void odm_fast_ant_training( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + u32 max_rssi_path_a = 0, pckcnt_path_a = 0; + u8 i, target_ant_path_a = 0; + boolean is_pkt_filter_macth_path_a = false; +#if (RTL8192E_SUPPORT == 1) + u32 max_rssi_path_b = 0, pckcnt_path_b = 0; + u8 target_ant_path_b = 0; + boolean is_pkt_filter_macth_path_b = false; +#endif + + if (!dm->is_linked) { /* @is_linked==False */ + PHYDM_DBG(dm, DBG_ANT_DIV, "[No Link!!!]\n"); + + if (fat_tab->is_become_linked == true) { + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + phydm_fast_training_enable(dm, FAT_OFF); + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + fat_tab->is_become_linked = dm->is_linked; + } + return; + } else { + if (fat_tab->is_become_linked == false) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[Linked!!!]\n"); + fat_tab->is_become_linked = dm->is_linked; + } + } + + if (!(*fat_tab->p_force_tx_by_desc)) { + if (dm->is_one_entry_only == true) + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + else + odm_tx_by_tx_desc_or_reg(dm, TX_BY_DESC); + } + + if (dm->support_ic_type == ODM_RTL8188E) + odm_set_bb_reg(dm, R_0x864, BIT(2) | BIT(1) | BIT(0), ((dm->fat_comb_a) - 1)); +#if (RTL8192E_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8192E) { + odm_set_bb_reg(dm, R_0xb38, BIT(2) | BIT(1) | BIT(0), ((dm->fat_comb_a) - 1)); /* path-A */ /* ant combination=regB38[2:0]+1 */ + odm_set_bb_reg(dm, R_0xb38, BIT(18) | BIT(17) | BIT(16), ((dm->fat_comb_b) - 1)); /* path-B */ /* ant combination=regB38[18:16]+1 */ + } +#endif + + PHYDM_DBG(dm, DBG_ANT_DIV, "==>%s\n", __func__); + + /* @1 TRAINING STATE */ + if (fat_tab->fat_state == FAT_TRAINING_STATE) { + /* @2 Caculate RSSI per Antenna */ + + /* @3 [path-A]--------------------------- */ + for (i = 0; i < (dm->fat_comb_a); i++) { /* @i : antenna index */ + if (fat_tab->ant_rssi_cnt[i] == 0) + fat_tab->ant_ave_rssi[i] = 0; + else { + fat_tab->ant_ave_rssi[i] = fat_tab->ant_sum_rssi[i] / fat_tab->ant_rssi_cnt[i]; + is_pkt_filter_macth_path_a = true; + } + + if (fat_tab->ant_ave_rssi[i] > max_rssi_path_a) { + max_rssi_path_a = fat_tab->ant_ave_rssi[i]; + pckcnt_path_a = fat_tab->ant_rssi_cnt[i]; + target_ant_path_a = i; + } else if (fat_tab->ant_ave_rssi[i] == max_rssi_path_a) { + if (fat_tab->ant_rssi_cnt[i] > pckcnt_path_a) { + max_rssi_path_a = fat_tab->ant_ave_rssi[i]; + pckcnt_path_a = fat_tab->ant_rssi_cnt[i]; + target_ant_path_a = i; + } + } + + PHYDM_DBG( + "*** ant-index : [ %d ], counter = (( %d )), Avg RSSI = (( %d ))\n", + i, fat_tab->ant_rssi_cnt[i], + fat_tab->ant_ave_rssi[i]); + } + +#if 0 +#if (RTL8192E_SUPPORT == 1) + /* @3 [path-B]--------------------------- */ + for (i = 0; i < (dm->fat_comb_b); i++) { + if (fat_tab->antRSSIcnt_pathB[i] == 0) + fat_tab->antAveRSSI_pathB[i] = 0; + else { /* @(ant_rssi_cnt[i] != 0) */ + fat_tab->antAveRSSI_pathB[i] = fat_tab->antSumRSSI_pathB[i] / fat_tab->antRSSIcnt_pathB[i]; + is_pkt_filter_macth_path_b = true; + } + if (fat_tab->antAveRSSI_pathB[i] > max_rssi_path_b) { + max_rssi_path_b = fat_tab->antAveRSSI_pathB[i]; + pckcnt_path_b = fat_tab->antRSSIcnt_pathB[i]; + target_ant_path_b = (u8)i; + } + if (fat_tab->antAveRSSI_pathB[i] == max_rssi_path_b) { + if (fat_tab->antRSSIcnt_pathB > pckcnt_path_b) { + max_rssi_path_b = fat_tab->antAveRSSI_pathB[i]; + target_ant_path_b = (u8)i; + } + } + if (dm->fat_print_rssi == 1) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "***{path-B}: Sum RSSI[%d] = (( %d )), cnt RSSI [%d] = (( %d )), Avg RSSI[%d] = (( %d ))\n", + i, fat_tab->antSumRSSI_pathB[i], i, + fat_tab->antRSSIcnt_pathB[i], i, + fat_tab->antAveRSSI_pathB[i]); + } + } +#endif +#endif + + /* @1 DECISION STATE */ + + /* @2 Select TRX Antenna */ + + phydm_fast_training_enable(dm, FAT_OFF); + + /* @3 [path-A]--------------------------- */ + if (is_pkt_filter_macth_path_a == false) { +#if 0 + /* PHYDM_DBG(dm,DBG_ANT_DIV, "{path-A}: None Packet is matched\n"); */ +#endif + PHYDM_DBG(dm, DBG_ANT_DIV, + "{path-A}: None Packet is matched\n"); + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + } else { + PHYDM_DBG( + "target_ant_path_a = (( %d )) , max_rssi_path_a = (( %d ))\n", + target_ant_path_a, max_rssi_path_a); + + /* @3 [ update RX-optional ant ] Default RX is Omni, Optional RX is the best decision by FAT */ + if (dm->support_ic_type == ODM_RTL8188E) + odm_set_bb_reg(dm, R_0x864, BIT(8) | BIT(7) | BIT(6), target_ant_path_a); + else if (dm->support_ic_type == ODM_RTL8192E) + odm_set_bb_reg(dm, R_0xb38, BIT(8) | BIT(7) | BIT(6), target_ant_path_a); /* Optional RX [pth-A] */ + + /* @3 [ update TX ant ] */ + odm_update_tx_ant(dm, target_ant_path_a, (fat_tab->train_idx)); + + if (target_ant_path_a == 0) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + } +#if 0 +#if (RTL8192E_SUPPORT == 1) + /* @3 [path-B]--------------------------- */ + if (is_pkt_filter_macth_path_b == false) { + if (dm->fat_print_rssi == 1) + PHYDM_DBG(dm, DBG_ANT_DIV, + "***[%d]{path-B}: None Packet is matched\n\n\n", + __LINE__); + } else { + if (dm->fat_print_rssi == 1) { + PHYDM_DBG(dm, DBG_ANT_DIV, + " ***target_ant_path_b = (( %d )) *** max_rssi = (( %d ))***\n\n\n", + target_ant_path_b, max_rssi_path_b); + } + odm_set_bb_reg(dm, R_0xb38, BIT(21) | BIT20 | BIT19, target_ant_path_b); /* @Default RX is Omni, Optional RX is the best decision by FAT */ + odm_set_bb_reg(dm, R_0x80c, BIT(21), 1); /* Reg80c[21]=1'b1 //from TX Info */ + + fat_tab->antsel_pathB[fat_tab->train_idx] = target_ant_path_b; + } +#endif +#endif + + /* @2 Reset counter */ + for (i = 0; i < (dm->fat_comb_a); i++) { + fat_tab->ant_sum_rssi[i] = 0; + fat_tab->ant_rssi_cnt[i] = 0; + } + /*@ + #if (RTL8192E_SUPPORT == 1) + for(i=0; i<=(dm->fat_comb_b); i++) + { + fat_tab->antSumRSSI_pathB[i] = 0; + fat_tab->antRSSIcnt_pathB[i] = 0; + } + #endif + */ + + fat_tab->fat_state = FAT_PREPARE_STATE; + return; + } + + /* @1 NORMAL STATE */ + if (fat_tab->fat_state == FAT_PREPARE_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[ Start Prepare state ]\n"); + + odm_set_next_mac_addr_target(dm); + + /* @2 Prepare Training */ + fat_tab->fat_state = FAT_TRAINING_STATE; + phydm_fast_training_enable(dm, FAT_ON); + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + /* @enable HW AntDiv */ + PHYDM_DBG(dm, DBG_ANT_DIV, "[Start Training state]\n"); + + odm_set_timer(dm, &dm->fast_ant_training_timer, dm->antdiv_intvl); /* @ms */ + } +} + +void odm_fast_ant_training_callback( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + if (*(dm->is_net_closed) == true) + return; +#endif + +#if USE_WORKITEM + odm_schedule_work_item(&dm->fast_ant_training_workitem); +#else + PHYDM_DBG(dm, DBG_ANT_DIV, "******%s******\n", __func__); + odm_fast_ant_training(dm); +#endif +} + +void odm_fast_ant_training_work_item_callback( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ANT_DIV, "******%s******\n", __func__); + odm_fast_ant_training(dm); +} + +#endif + +void odm_ant_div_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct sw_antenna_switch *swat_tab = &dm->dm_swat_table; + u8 i; + if (!(dm->support_ability & ODM_BB_ANT_DIV)) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] Not Support Antenna Diversity Function\n"); + return; + } +/* @--- */ +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + if (fat_tab->ant_div_2g_5g == ODM_ANTDIV_2G) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[2G AntDiv Init]: Only Support 2G Antenna Diversity Function\n"); + if (!(dm->support_ic_type & ODM_ANTDIV_2G_SUPPORT_IC)) + return; + } else if (fat_tab->ant_div_2g_5g == ODM_ANTDIV_5G) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[5G AntDiv Init]: Only Support 5G Antenna Diversity Function\n"); + if (!(dm->support_ic_type & ODM_ANTDIV_5G_SUPPORT_IC)) + return; + } else if (fat_tab->ant_div_2g_5g == (ODM_ANTDIV_2G | ODM_ANTDIV_5G)) + PHYDM_DBG(dm, DBG_ANT_DIV, + "[2G & 5G AntDiv Init]:Support Both 2G & 5G Antenna Diversity Function\n"); + +#endif + /* @--- */ + + /* @2 [--General---] */ + dm->antdiv_period = 0; + + fat_tab->is_become_linked = false; + fat_tab->ant_div_on_off = 0xff; + + for(i=0;i<3;i++) + fat_tab->ant_idx_vec[i]=i+1; /* initialize ant_idx_vec for SP3T */ + + +/* @3 - AP - */ +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + odm_bdc_init(dm); +#endif +#endif + +/* @3 - WIN - */ +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) + swat_tab->ant_5g = MAIN_ANT; + swat_tab->ant_2g = MAIN_ANT; +//#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) +// swat_tab->ant_2g = MAIN_ANT; +#endif + + /* @2 [---Set MAIN_ANT as default antenna if Auto-ant enable---] */ + if (fat_tab->div_path_type == ANT_PATH_A) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + else if (fat_tab->div_path_type == ANT_PATH_B) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_B); + else if (fat_tab->div_path_type == ANT_PATH_AB) + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_AB); + + dm->ant_type = ODM_AUTO_ANT; + + fat_tab->rx_idle_ant = 0xff; + + if (dm->support_ic_type == ODM_RTL8710C) { + /* Soft ware*/ +#if (RTL8710C_SUPPORT == 1) + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0xdc, HAL_READ32(SYSTEM_CTRL_BASE, R_0xdc) | BIT18 | BIT17 | BIT16); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0xac, HAL_READ32(SYSTEM_CTRL_BASE, R_0xac) | BIT24 | BIT6); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0x10, 0x307);// 1: enable gpio db32 clock , 1: enable gpio pclock + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0x08, 0x80000111); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0x1208, 0x800000); + } else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0xdc, HAL_READ32(SYSTEM_CTRL_BASE, R_0xdc) | BIT18 | BIT17); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0xdc, HAL_READ32(SYSTEM_CTRL_BASE, R_0xdc) & (~BIT16)); + HAL_WRITE32(SYSTEM_CTRL_BASE, R_0xac, HAL_READ32(SYSTEM_CTRL_BASE, R_0xac) | BIT24 | BIT6); + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8710C Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } +#endif + } + + /*to make RX-idle-antenna will be updated absolutly*/ + odm_update_rx_idle_ant(dm, MAIN_ANT); + phydm_keep_rx_ack_ant_by_tx_ant_time(dm, 0); + /* Timming issue: keep Rx ant after tx for ACK(5 x 3.2 mu = 16mu sec)*/ + + /* @2 [---Set TX Antenna---] */ + if (!fat_tab->p_force_tx_by_desc) { + fat_tab->force_tx_by_desc = 0; + fat_tab->p_force_tx_by_desc = &fat_tab->force_tx_by_desc; + } + PHYDM_DBG(dm, DBG_ANT_DIV, "p_force_tx_by_desc = %d\n", + *fat_tab->p_force_tx_by_desc); + + if (*fat_tab->p_force_tx_by_desc) + odm_tx_by_tx_desc_or_reg(dm, TX_BY_DESC); + else + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + + /* @2 [--88E---] */ + if (dm->support_ic_type == ODM_RTL8188E) { +#if (RTL8188E_SUPPORT == 1) + /* @dm->ant_div_type = CGCS_RX_HW_ANTDIV; */ + /* @dm->ant_div_type = CG_TRX_HW_ANTDIV; */ + /* @dm->ant_div_type = CG_TRX_SMART_ANTDIV; */ + + if (dm->ant_div_type != CGCS_RX_HW_ANTDIV && + dm->ant_div_type != CG_TRX_HW_ANTDIV && + dm->ant_div_type != CG_TRX_SMART_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 88E Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV) + odm_rx_hw_ant_div_init_88e(dm); + else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_trx_hw_ant_div_init_88e(dm); +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) || (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + else if (dm->ant_div_type == CG_TRX_SMART_ANTDIV) + odm_smart_hw_ant_div_init_88e(dm); +#endif +#endif + } + +/* @2 [--92E---] */ +#if (RTL8192E_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8192E) { + /* @dm->ant_div_type = CGCS_RX_HW_ANTDIV; */ + /* @dm->ant_div_type = CG_TRX_HW_ANTDIV; */ + /* @dm->ant_div_type = CG_TRX_SMART_ANTDIV; */ + + if (dm->ant_div_type != CGCS_RX_HW_ANTDIV && + dm->ant_div_type != CG_TRX_HW_ANTDIV && + dm->ant_div_type != CG_TRX_SMART_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8192E Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV) + odm_rx_hw_ant_div_init_92e(dm); + else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_trx_hw_ant_div_init_92e(dm); +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) || (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + else if (dm->ant_div_type == CG_TRX_SMART_ANTDIV) + odm_smart_hw_ant_div_init_92e(dm); +#endif + } +#endif + + /* @2 [--92F---] */ +#if (RTL8192F_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8192F) { + /* @dm->ant_div_type = CGCS_RX_HW_ANTDIV; */ + /* @dm->ant_div_type = CG_TRX_HW_ANTDIV; */ + /* @dm->ant_div_type = CG_TRX_SMART_ANTDIV; */ + + if (dm->ant_div_type != CGCS_RX_HW_ANTDIV) { + if (dm->ant_div_type != CG_TRX_HW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8192F Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + } + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV) + odm_rx_hw_ant_div_init_92f(dm); + else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_trx_hw_ant_div_init_92f(dm); + } +#endif + +#if (RTL8197F_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8197F) { + dm->ant_div_type = CGCS_RX_HW_ANTDIV; + + if (dm->ant_div_type != CGCS_RX_HW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8197F Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + phydm_rx_hw_ant_div_init_97f(dm); + } +#endif + +#if (RTL8197G_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8197G) { + dm->ant_div_type = CGCS_RX_HW_ANTDIV; + + if (dm->ant_div_type != CGCS_RX_HW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8197F Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + phydm_rx_hw_ant_div_init_97g(dm); + } +#endif +/* @2 [--8723B---] */ +#if (RTL8723B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8723B) { + dm->ant_div_type = S0S1_SW_ANTDIV; + /* @dm->ant_div_type = CG_TRX_HW_ANTDIV; */ + + if (dm->ant_div_type != S0S1_SW_ANTDIV && + dm->ant_div_type != CG_TRX_HW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8723B Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + + if (dm->ant_div_type == S0S1_SW_ANTDIV) + odm_s0s1_sw_ant_div_init_8723b(dm); + else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_trx_hw_ant_div_init_8723b(dm); + } +#endif +/*@2 [--8723D---]*/ +#if (RTL8723D_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8723D) { + if (fat_tab->p_default_s0_s1 == NULL) { + fat_tab->default_s0_s1 = 1; + fat_tab->p_default_s0_s1 = &fat_tab->default_s0_s1; + } + PHYDM_DBG(dm, DBG_ANT_DIV, "default_s0_s1 = %d\n", + *fat_tab->p_default_s0_s1); + + if (*fat_tab->p_default_s0_s1 == true) + odm_update_rx_idle_ant(dm, MAIN_ANT); + else + odm_update_rx_idle_ant(dm, AUX_ANT); + + if (dm->ant_div_type == S0S1_TRX_HW_ANTDIV) + odm_trx_hw_ant_div_init_8723d(dm); + else if (dm->ant_div_type == S0S1_SW_ANTDIV) + odm_s0s1_sw_ant_div_init_8723d(dm); + else { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8723D Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + } +#endif +#if (RTL8710C_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8710C) { + if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_trx_hw_ant_div_init_8710c(dm); + else if(dm->ant_div_type == S0S1_SW_ANTDIV){ + if (fat_tab->p_default_s0_s1 == NULL){ + fat_tab->default_s0_s1 = 1; + fat_tab->p_default_s0_s1 = &fat_tab->default_s0_s1; + } + PHYDM_DBG(dm, DBG_ANT_DIV, "default_s0_s1 = %d\n", + *fat_tab->p_default_s0_s1); + if (*fat_tab->p_default_s0_s1 == true) + odm_update_rx_idle_ant(dm, MAIN_ANT); + else + odm_update_rx_idle_ant(dm, AUX_ANT); + odm_s0s1_sw_ant_div_init_8710c(dm); + } + } +#endif +#if (RTL8721D_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8721D) { + /* @dm->ant_div_type = CG_TRX_HW_ANTDIV; */ + + if (dm->ant_div_type != CG_TRX_HW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8721D Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_trx_hw_ant_div_init_8721d(dm); + } +#endif +/* @2 [--8811A 8821A---] */ +#if (RTL8821A_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8821) { +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE1 + dm->ant_div_type = HL_SW_SMART_ANT_TYPE1; + + if (dm->ant_div_type == HL_SW_SMART_ANT_TYPE1) { + odm_trx_hw_ant_div_init_8821a(dm); + phydm_hl_smart_ant_type1_init_8821a(dm); + } else +#endif + { +#ifdef ODM_CONFIG_BT_COEXIST + dm->ant_div_type = S0S1_SW_ANTDIV; +#else + dm->ant_div_type = CG_TRX_HW_ANTDIV; +#endif + + if (dm->ant_div_type != CG_TRX_HW_ANTDIV && + dm->ant_div_type != S0S1_SW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8821A & 8811A Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_trx_hw_ant_div_init_8821a(dm); + else if (dm->ant_div_type == S0S1_SW_ANTDIV) + odm_s0s1_sw_ant_div_init_8821a(dm); + } + } +#endif + +/* @2 [--8821C---] */ +#if (RTL8821C_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8821C) { + dm->ant_div_type = S0S1_SW_ANTDIV; + if (dm->ant_div_type != S0S1_SW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8821C Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + phydm_s0s1_sw_ant_div_init_8821c(dm); + odm_trx_hw_ant_div_init_8821c(dm); + } +#endif + +/* @2 [--8195B---] */ +#if (RTL8195B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8195B) { + dm->ant_div_type = CG_TRX_HW_ANTDIV; + if (dm->ant_div_type != CG_TRX_HW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8821C Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + odm_trx_hw_ant_div_init_8195b(dm); + } +#endif + +/* @2 [--8881A---] */ +#if (RTL8881A_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8881A) { + /* @dm->ant_div_type = CGCS_RX_HW_ANTDIV; */ + /* @dm->ant_div_type = CG_TRX_HW_ANTDIV; */ + + if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_trx_hw_ant_div_init_8881a(dm); + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8881A Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + + odm_trx_hw_ant_div_init_8881a(dm); + } +#endif + +/* @2 [--8812---] */ +#if (RTL8812A_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8812) { + /* @dm->ant_div_type = CG_TRX_HW_ANTDIV; */ + + if (dm->ant_div_type != CG_TRX_HW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8812A Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + odm_trx_hw_ant_div_init_8812a(dm); + } +#endif + +/*@[--8188F---]*/ +#if (RTL8188F_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8188F) { + dm->ant_div_type = S0S1_SW_ANTDIV; + odm_s0s1_sw_ant_div_init_8188f(dm); + } +#endif + +/*@[--8822B---]*/ +#if (RTL8822B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8822B) { + dm->ant_div_type = CG_TRX_HW_ANTDIV; + + if (dm->ant_div_type != CG_TRX_HW_ANTDIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] 8822B Not Supprrt This AntDiv type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + return; + } + phydm_trx_hw_ant_div_init_22b(dm); +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 + dm->ant_div_type = HL_SW_SMART_ANT_TYPE2; + + if (dm->ant_div_type == HL_SW_SMART_ANT_TYPE2) + phydm_hl_smart_ant_type2_init_8822b(dm); +#endif + } +#endif + +/*@PHYDM_DBG(dm, DBG_ANT_DIV, "*** support_ic_type=[%lu]\n",*/ +/*dm->support_ic_type);*/ +/*PHYDM_DBG(dm, DBG_ANT_DIV, "*** AntDiv support_ability=[%lu]\n",*/ +/* (dm->support_ability & ODM_BB_ANT_DIV)>>6);*/ +/*PHYDM_DBG(dm, DBG_ANT_DIV, "*** AntDiv type=[%d]\n",dm->ant_div_type);*/ +} + +void odm_ant_div(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; +#if (defined(CONFIG_HL_SMART_ANTENNA)) + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; +#endif + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) + return; + +#ifdef ODM_EVM_ENHANCE_ANTDIV + if (dm->is_linked) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "tp_active_occur=((%d)), evm_method_enable=((%d))\n", + dm->tp_active_occur, fat_tab->evm_method_enable); + + if (dm->tp_active_occur == 1 && + fat_tab->evm_method_enable == 1) { + fat_tab->idx_ant_div_counter_5g = dm->antdiv_period; + fat_tab->idx_ant_div_counter_2g = dm->antdiv_period; + } + } +#endif + + if (*dm->band_type == ODM_BAND_5G) { + if (fat_tab->idx_ant_div_counter_5g < dm->antdiv_period) { + fat_tab->idx_ant_div_counter_5g++; + return; + } else + fat_tab->idx_ant_div_counter_5g = 0; + } else if (*dm->band_type == ODM_BAND_2_4G) { + if (fat_tab->idx_ant_div_counter_2g < dm->antdiv_period) { + fat_tab->idx_ant_div_counter_2g++; + return; + } else + fat_tab->idx_ant_div_counter_2g = 0; + } + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN || DM_ODM_SUPPORT_TYPE == ODM_CE) + + if (fat_tab->enable_ctrl_frame_antdiv) { + if (dm->data_frame_num <= 10 && dm->is_linked) + fat_tab->use_ctrl_frame_antdiv = 1; + else + fat_tab->use_ctrl_frame_antdiv = 0; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "use_ctrl_frame_antdiv = (( %d )), data_frame_num = (( %d ))\n", + fat_tab->use_ctrl_frame_antdiv, dm->data_frame_num); + dm->data_frame_num = 0; + } + + { +#ifdef PHYDM_BEAMFORMING_SUPPORT + + enum beamforming_cap beamform_cap = phydm_get_beamform_cap(dm); + PHYDM_DBG(dm, DBG_ANT_DIV, "is_bt_continuous_turn = ((%d))\n", + dm->is_bt_continuous_turn); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ AntDiv Beam Cap ] cap= ((%d))\n", beamform_cap); + if (!dm->is_bt_continuous_turn) { + if ((beamform_cap & BEAMFORMEE_CAP) && + (!(*fat_tab->is_no_csi_feedback))) { + /* @BFmee On && Div On->Div Off */ + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ AntDiv : OFF ] BFmee ==1; cap= ((%d))\n", + beamform_cap); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ AntDiv BF] is_no_csi_feedback= ((%d))\n", + *(fat_tab->is_no_csi_feedback)); + if (fat_tab->fix_ant_bfee == 0) { + odm_ant_div_on_off(dm, ANTDIV_OFF, + ANT_PATH_A); + fat_tab->fix_ant_bfee = 1; + } + return; + } else { /* @BFmee Off && Div Off->Div On */ + if (fat_tab->fix_ant_bfee == 1 && + dm->is_linked) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ AntDiv : ON ] BFmee ==0; cap=((%d))\n", + beamform_cap); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ AntDiv BF] is_no_csi_feedback= ((%d))\n", + *fat_tab->is_no_csi_feedback); + if (dm->ant_div_type != S0S1_SW_ANTDIV) + odm_ant_div_on_off(dm, ANTDIV_ON + , ANT_PATH_A) + ; + fat_tab->fix_ant_bfee = 0; + } + } + } else { + if (fat_tab->div_path_type == ANT_PATH_A) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + else if (fat_tab->div_path_type == ANT_PATH_B) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_B); + else if (fat_tab->div_path_type == ANT_PATH_AB) + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_AB); + } +#endif + } +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + /* @----------just for fool proof */ + + if (dm->antdiv_rssi) + dm->debug_components |= DBG_ANT_DIV; + else + dm->debug_components &= ~DBG_ANT_DIV; + + if (fat_tab->ant_div_2g_5g == ODM_ANTDIV_2G) { + if (!(dm->support_ic_type & ODM_ANTDIV_2G_SUPPORT_IC)) + return; + } else if (fat_tab->ant_div_2g_5g == ODM_ANTDIV_5G) { + if (!(dm->support_ic_type & ODM_ANTDIV_5G_SUPPORT_IC)) + return; + } +#endif + + /* @---------- */ + + if (dm->antdiv_select == 1) + dm->ant_type = ODM_FIX_MAIN_ANT; + else if (dm->antdiv_select == 2) + dm->ant_type = ODM_FIX_AUX_ANT; + else { /* @if (dm->antdiv_select==0) */ + dm->ant_type = ODM_AUTO_ANT; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + /*Stop Antenna diversity for CMW500 testing case*/ + if (dm->consecutive_idlel_time >= 10) { + dm->ant_type = ODM_FIX_MAIN_ANT; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[AntDiv: OFF] No TP case, consecutive_idlel_time=((%d))\n", + dm->consecutive_idlel_time); + } +#endif + } + + /*PHYDM_DBG(dm, DBG_ANT_DIV,"ant_type= (%d), pre_ant_type= (%d)\n",*/ + /*dm->ant_type,dm->pre_ant_type); */ + + if (dm->ant_type != ODM_AUTO_ANT) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Fix Antenna at (( %s ))\n", + (dm->ant_type == ODM_FIX_MAIN_ANT) ? "MAIN" : "AUX"); + + if (dm->ant_type != dm->pre_ant_type) { + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + + if (dm->ant_type == ODM_FIX_MAIN_ANT) + odm_update_rx_idle_ant(dm, MAIN_ANT); + else if (dm->ant_type == ODM_FIX_AUX_ANT) + odm_update_rx_idle_ant(dm, AUX_ANT); + } + dm->pre_ant_type = dm->ant_type; + return; + } else { + if (dm->ant_type != dm->pre_ant_type) { + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + odm_tx_by_tx_desc_or_reg(dm, TX_BY_DESC); + } + dm->pre_ant_type = dm->ant_type; + } +#if (defined(CONFIG_2T4R_ANTENNA)) + if (dm->ant_type2 != ODM_AUTO_ANT) { + PHYDM_DBG(dm, DBG_ANT_DIV, "PathB Fix Ant at (( %s ))\n", + (dm->ant_type2 == ODM_FIX_MAIN_ANT) ? "MAIN" : "AUX"); + + if (dm->ant_type2 != dm->pre_ant_type2) { + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_B); + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + + if (dm->ant_type2 == ODM_FIX_MAIN_ANT) + phydm_update_rx_idle_ant_pathb(dm, MAIN_ANT); + else if (dm->ant_type2 == ODM_FIX_AUX_ANT) + phydm_update_rx_idle_ant_pathb(dm, AUX_ANT); + } + dm->pre_ant_type2 = dm->ant_type2; + return; + } + if (dm->ant_type2 != dm->pre_ant_type2) { + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_B); + odm_tx_by_tx_desc_or_reg(dm, TX_BY_DESC); + } + dm->pre_ant_type2 = dm->ant_type2; + +#endif + +/*@ ----------------------------------------------- */ +/*@ [--8188E--] */ + if (dm->support_ic_type == ODM_RTL8188E) { +#if (RTL8188E_SUPPORT == 1) + if (dm->ant_div_type == CG_TRX_HW_ANTDIV || + dm->ant_div_type == CGCS_RX_HW_ANTDIV) + odm_hw_ant_div(dm); + +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) ||\ + (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + else if (dm->ant_div_type == CG_TRX_SMART_ANTDIV) + odm_fast_ant_training(dm); +#endif + +#endif + } +/*@ [--8192E--] */ +#if (RTL8192E_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8192E) { + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV || + dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_hw_ant_div(dm); + +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) ||\ + (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + else if (dm->ant_div_type == CG_TRX_SMART_ANTDIV) + odm_fast_ant_training(dm); +#endif + } +#endif +/*@ [--8197F--] */ +#if (RTL8197F_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8197F) { + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV) + odm_hw_ant_div(dm); + } +#endif + +/*@ [--8197G--] */ +#if (RTL8197G_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8197G) { + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV) + odm_hw_ant_div(dm); + } +#endif + +#if (RTL8723B_SUPPORT == 1) +/*@ [--8723B---] */ + else if (dm->support_ic_type == ODM_RTL8723B) { + if (phydm_is_bt_enable_8723b(dm)) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[BT is enable!!!]\n"); + if (fat_tab->is_become_linked == true) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "Set REG 948[9:6]=0x0\n"); + if (dm->support_ic_type == ODM_RTL8723B) + odm_set_bb_reg(dm, R_0x948, 0x3c0, 0x0) + ; + + fat_tab->is_become_linked = false; + } + } else { + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + #ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_s0s1_sw_ant_div(dm, SWAW_STEP_PEEK); + #endif + } else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_hw_ant_div(dm); + } + } +#endif +/*@ [--8723D--]*/ +#if (RTL8723D_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8723D) { + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + #ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + if (dm->antdiv_counter == CONFIG_ANTDIV_PERIOD) { + odm_s0s1_sw_ant_div(dm, SWAW_STEP_PEEK); + dm->antdiv_counter--; + } else { + dm->antdiv_counter--; + } + if (dm->antdiv_counter == 0) + dm->antdiv_counter = CONFIG_ANTDIV_PERIOD; + #endif + } else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_hw_ant_div(dm); + } + } +#endif +#if (RTL8721D_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8721D) { + if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_hw_ant_div(dm); + } + } +#endif +#if (RTL8710C_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8710C) { + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + #ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + if (dm->antdiv_counter == CONFIG_ANTDIV_PERIOD) { + odm_s0s1_sw_ant_div(dm, SWAW_STEP_PEEK); + dm->antdiv_counter--; + } else { + dm->antdiv_counter--; + } + if (dm->antdiv_counter == 0) + dm->antdiv_counter = CONFIG_ANTDIV_PERIOD; + #endif + } else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_hw_ant_div(dm); + } + } +#endif +/*@ [--8821A--] */ +#if (RTL8821A_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8821) { + #ifdef CONFIG_HL_SMART_ANTENNA_TYPE1 + if (dm->ant_div_type == HL_SW_SMART_ANT_TYPE1) { + if (sat_tab->fix_beam_pattern_en != 0) { + PHYDM_DBG(dm, DBG_ANT_DIV, + " [ SmartAnt ] Fix SmartAnt Pattern = 0x%x\n", + sat_tab->fix_beam_pattern_codeword); + /*return;*/ + } else { + odm_fast_ant_training_hl_smart_antenna_type1(dm); + } + + } else + #endif + { + #ifdef ODM_CONFIG_BT_COEXIST + if (!dm->bt_info_table.is_bt_enabled) { /*@BT disabled*/ + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + dm->ant_div_type = CG_TRX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + " [S0S1_SW_ANTDIV] -> [CG_TRX_HW_ANTDIV]\n"); + /*odm_set_bb_reg(dm, 0x8d4, BIT24, 1);*/ + if (fat_tab->is_become_linked == true) + odm_ant_div_on_off(dm, + ANTDIV_ON, + ANT_PATH_A); + } + + } else { /*@BT enabled*/ + + if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + dm->ant_div_type = S0S1_SW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + " [CG_TRX_HW_ANTDIV] -> [S0S1_SW_ANTDIV]\n"); + /*odm_set_bb_reg(dm, 0x8d4, BIT24, 0);*/ + odm_ant_div_on_off(dm, ANTDIV_OFF, + ANT_PATH_A); + } + } + #endif + + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + #ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_s0s1_sw_ant_div(dm, SWAW_STEP_PEEK); + #endif + } else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_hw_ant_div(dm); + } + } + } +#endif + +/*@ [--8821C--] */ +#if (RTL8821C_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8821C) { + if (!dm->is_bt_continuous_turn) { + dm->ant_div_type = S0S1_SW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "is_bt_continuous_turn = ((%d)) ==> SW AntDiv\n", + dm->is_bt_continuous_turn); + + } else { + dm->ant_div_type = CG_TRX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "is_bt_continuous_turn = ((%d)) ==> HW AntDiv\n", + dm->is_bt_continuous_turn); + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + } + + if (fat_tab->force_antdiv_type) + dm->ant_div_type = fat_tab->antdiv_type_dbg; + + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + #ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_s0s1_sw_ant_div(dm, SWAW_STEP_PEEK); + #endif + } else if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + odm_hw_ant_div(dm); + } + } +#endif + +/* @ [--8195B--] */ +#if (RTL8195B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8195B) { + if (dm->ant_div_type == CG_TRX_HW_ANTDIV) { + odm_hw_ant_div(dm); + } + } +#endif + +/* @ [--8881A--] */ +#if (RTL8881A_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8881A) + odm_hw_ant_div(dm); +#endif + +/*@ [--8812A--] */ +#if (RTL8812A_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8812) + odm_hw_ant_div(dm); +#endif + +#if (RTL8188F_SUPPORT == 1) +/*@ [--8188F--]*/ + else if (dm->support_ic_type == ODM_RTL8188F) { + #ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_s0s1_sw_ant_div(dm, SWAW_STEP_PEEK); + #endif + } +#endif + +/*@ [--8822B--]*/ +#if (RTL8822B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8822B) { + if (dm->ant_div_type == CG_TRX_HW_ANTDIV) + odm_hw_ant_div(dm); + #ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 + if (dm->ant_div_type == HL_SW_SMART_ANT_TYPE2) { + if (sat_tab->fix_beam_pattern_en != 0) + PHYDM_DBG(dm, DBG_ANT_DIV, + " [ SmartAnt ] Fix SmartAnt Pattern = 0x%x\n", + sat_tab->fix_beam_pattern_codeword); + else + phydm_fast_ant_training_hl_smart_antenna_type2(dm); + } + #endif + } +#endif +} + +void odm_antsel_statistics(void *dm_void, void *phy_info_void, + u8 antsel_tr_mux, u32 mac_id, u32 utility, u8 method, + u8 is_cck_rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct phydm_phyinfo_struct *phy_info = NULL; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + + if (method == RSSI_METHOD) { + if (is_cck_rate) { + if (antsel_tr_mux == fat_tab->ant_idx_vec[0]-1) { + /*to prevent u16 overflow, max(RSSI)=100, 65435+100 = 65535 (u16)*/ + if (fat_tab->main_sum_cck[mac_id] > 65435) + return; + + fat_tab->main_sum_cck[mac_id] += (u16)utility; + fat_tab->main_cnt_cck[mac_id]++; + } else { + if (fat_tab->aux_sum_cck[mac_id] > 65435) + return; + + fat_tab->aux_sum_cck[mac_id] += (u16)utility; + fat_tab->aux_cnt_cck[mac_id]++; + } + + } else { /*ofdm rate*/ + + if (antsel_tr_mux == fat_tab->ant_idx_vec[0]-1) { + if (fat_tab->main_sum[mac_id] > 65435) + return; + + fat_tab->main_sum[mac_id] += (u16)utility; + fat_tab->main_cnt[mac_id]++; + } else { + if (fat_tab->aux_sum[mac_id] > 65435) + return; + + fat_tab->aux_sum[mac_id] += (u16)utility; + fat_tab->aux_cnt[mac_id]++; + } + } + } +#ifdef ODM_EVM_ENHANCE_ANTDIV + else if (method == EVM_METHOD) { + if (!fat_tab->get_stats) + return; + + if (dm->rate_ss == 1) { + phydm_statistics_evm_1ss(dm, phy_info, antsel_tr_mux, + mac_id, utility); + } else { /*@>= 2SS*/ + phydm_statistics_evm_2ss(dm, phy_info, antsel_tr_mux, + mac_id, utility); + } + + } else if (method == CRC32_METHOD) { + if (antsel_tr_mux == ANT1_2G) { + fat_tab->main_crc32_ok_cnt += utility; + fat_tab->main_crc32_fail_cnt++; + } else { + fat_tab->aux_crc32_ok_cnt += utility; + fat_tab->aux_crc32_fail_cnt++; + } + + } else if (method == TP_METHOD) { + if (!fat_tab->get_stats) + return; + if (utility <= ODM_RATEMCS15 && utility >= ODM_RATEMCS0) { + if (antsel_tr_mux == ANT1_2G) { + fat_tab->main_tp += (phy_rate_table[utility]) + << 5; + fat_tab->main_tp_cnt++; + } else { + fat_tab->aux_tp += (phy_rate_table[utility]) + << 5; + fat_tab->aux_tp_cnt++; + } + } + } +#endif +} + +void odm_process_rssi_smart(void *dm_void, void *phy_info_void, + void *pkt_info_void, u8 rx_power_ant0) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_phyinfo_struct *phy_info = NULL; + struct phydm_perpkt_info_struct *pktinfo = NULL; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + + if ((dm->support_ic_type & ODM_SMART_ANT_SUPPORT) && + pktinfo->is_packet_to_self && + fat_tab->fat_state == FAT_TRAINING_STATE) { + /* @(pktinfo->is_packet_match_bssid && (!pktinfo->is_packet_beacon)) */ + u8 antsel_tr_mux; + + antsel_tr_mux = (fat_tab->antsel_rx_keep_2 << 2) | + (fat_tab->antsel_rx_keep_1 << 1) | + fat_tab->antsel_rx_keep_0; + fat_tab->ant_sum_rssi[antsel_tr_mux] += rx_power_ant0; + fat_tab->ant_rssi_cnt[antsel_tr_mux]++; + } +} + +void odm_process_rssi_normal(void *dm_void, void *phy_info_void, + void *pkt_info_void, u8 rx_pwr0) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_phyinfo_struct *phy_info = NULL; + struct phydm_perpkt_info_struct *pktinfo = NULL; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u8 rx_evm0, rx_evm1; + boolean b_main; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + rx_evm0 = phy_info->rx_mimo_signal_quality[0]; + rx_evm1 = phy_info->rx_mimo_signal_quality[1]; + + if (!(pktinfo->is_packet_to_self || fat_tab->use_ctrl_frame_antdiv)) + return; + + if (dm->ant_div_type == S0S1_SW_ANTDIV) { + if (pktinfo->is_cck_rate || + dm->support_ic_type == ODM_RTL8188F || dm->support_ic_type == ODM_RTL8710C) { + + b_main = (fat_tab->rx_idle_ant == MAIN_ANT); + fat_tab->antsel_rx_keep_0 = b_main ? ANT1_2G : ANT2_2G; + } + + odm_antsel_statistics(dm, phy_info, fat_tab->antsel_rx_keep_0, + pktinfo->station_id, rx_pwr0, RSSI_METHOD, + pktinfo->is_cck_rate); + } else { + odm_antsel_statistics(dm, phy_info, fat_tab->antsel_rx_keep_0, + pktinfo->station_id, rx_pwr0, RSSI_METHOD, + pktinfo->is_cck_rate); + + #ifdef ODM_EVM_ENHANCE_ANTDIV + if (!(dm->support_ic_type & ODM_EVM_ANTDIV_IC)) + return; + if (pktinfo->is_cck_rate) + return; + + odm_antsel_statistics(dm, phy_info, fat_tab->antsel_rx_keep_0, + pktinfo->station_id, rx_evm0, EVM_METHOD, + pktinfo->is_cck_rate); + odm_antsel_statistics(dm, phy_info, fat_tab->antsel_rx_keep_0, + pktinfo->station_id, pktinfo->data_rate, + TP_METHOD, pktinfo->is_cck_rate); + #endif + } +} + +void odm_process_rssi_for_ant_div(void *dm_void, void *phy_info_void, + void *pkt_info_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_phyinfo_struct *phy_info = NULL; + struct phydm_perpkt_info_struct *pktinfo = NULL; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; +#if (defined(CONFIG_HL_SMART_ANTENNA)) + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u32 beam_tmp; + u8 next_ant; + u8 train_pkt_number; +#endif + boolean b_main; + u8 rx_power_ant0, rx_power_ant1; + u8 rx_evm_ant0, rx_evm_ant1; + u8 rssi_avg; + u64 rssi_linear = 0; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + rx_power_ant0 = phy_info->rx_mimo_signal_strength[0]; + rx_power_ant1 = phy_info->rx_mimo_signal_strength[1]; + rx_evm_ant0 = phy_info->rx_mimo_signal_quality[0]; + rx_evm_ant1 = phy_info->rx_mimo_signal_quality[1]; + + if ((dm->support_ic_type & ODM_IC_2SS) && !pktinfo->is_cck_rate) { + if (rx_power_ant1 < 100) { + rssi_linear = phydm_db_2_linear(rx_power_ant0) + + phydm_db_2_linear(rx_power_ant1); + /* @Rounding and removing fractional bits */ + rssi_linear = (rssi_linear + + (1 << (FRAC_BITS - 1))) >> FRAC_BITS; + /* @Calculate average RSSI */ + rssi_linear = DIVIDED_2(rssi_linear); + /* @averaged PWDB */ + rssi_avg = (u8)odm_convert_to_db(rssi_linear); + } + + } else { + rx_power_ant0 = (u8)phy_info->rx_pwdb_all; + rssi_avg = rx_power_ant0; + } + +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 + if ((dm->ant_div_type == HL_SW_SMART_ANT_TYPE2) && (fat_tab->fat_state == FAT_TRAINING_STATE)) + phydm_process_rssi_for_hb_smtant_type2(dm, phy_info, pktinfo, rssi_avg); /*@for 8822B*/ + else +#endif + +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE1 +#ifdef CONFIG_FAT_PATCH + if (dm->ant_div_type == HL_SW_SMART_ANT_TYPE1 && fat_tab->fat_state == FAT_TRAINING_STATE) { + /*@[Beacon]*/ + if (pktinfo->is_packet_beacon) { + sat_tab->beacon_counter++; + PHYDM_DBG(dm, DBG_ANT_DIV, + "MatchBSSID_beacon_counter = ((%d))\n", + sat_tab->beacon_counter); + + if (sat_tab->beacon_counter >= sat_tab->pre_beacon_counter + 2) { + if (sat_tab->ant_num > 1) { + next_ant = (fat_tab->rx_idle_ant == MAIN_ANT) ? AUX_ANT : MAIN_ANT; + odm_update_rx_idle_ant(dm, next_ant); + } + + sat_tab->update_beam_idx++; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "pre_beacon_counter = ((%d)), pkt_counter = ((%d)), update_beam_idx = ((%d))\n", + sat_tab->pre_beacon_counter, + sat_tab->pkt_counter, + sat_tab->update_beam_idx); + + sat_tab->pre_beacon_counter = sat_tab->beacon_counter; + sat_tab->pkt_counter = 0; + } + } + /*@[data]*/ + else if (pktinfo->is_packet_to_self) { + if (sat_tab->pkt_skip_statistic_en == 0) { + /*@ + PHYDM_DBG(dm, DBG_ANT_DIV, "StaID[%d]: antsel_pathA = ((%d)), hw_antsw_occur = ((%d)), Beam_num = ((%d)), RSSI = ((%d))\n", + pktinfo->station_id, fat_tab->antsel_rx_keep_0, fat_tab->hw_antsw_occur, sat_tab->fast_training_beam_num, rx_power_ant0); + */ + PHYDM_DBG(dm, DBG_ANT_DIV, + "ID[%d][pkt_cnt = %d]: {ANT, Beam} = {%d, %d}, RSSI = ((%d))\n", + pktinfo->station_id, + sat_tab->pkt_counter, + fat_tab->antsel_rx_keep_0, + sat_tab->fast_training_beam_num, + rx_power_ant0); + + sat_tab->pkt_rssi_sum[fat_tab->antsel_rx_keep_0][sat_tab->fast_training_beam_num] += rx_power_ant0; + sat_tab->pkt_rssi_cnt[fat_tab->antsel_rx_keep_0][sat_tab->fast_training_beam_num]++; + sat_tab->pkt_counter++; + +#if 1 + train_pkt_number = sat_tab->beam_train_cnt[fat_tab->rx_idle_ant - 1][sat_tab->fast_training_beam_num]; +#else + train_pkt_number = sat_tab->per_beam_training_pkt_num; +#endif + + /*Swich Antenna erery N pkts*/ + if (sat_tab->pkt_counter == train_pkt_number) { + if (sat_tab->ant_num > 1) { + PHYDM_DBG(dm, DBG_ANT_DIV, "packet enugh ((%d ))pkts ---> Switch antenna\n", train_pkt_number); + next_ant = (fat_tab->rx_idle_ant == MAIN_ANT) ? AUX_ANT : MAIN_ANT; + odm_update_rx_idle_ant(dm, next_ant); + } + + sat_tab->update_beam_idx++; + PHYDM_DBG(dm, DBG_ANT_DIV, "pre_beacon_counter = ((%d)), update_beam_idx_counter = ((%d))\n", + sat_tab->pre_beacon_counter, sat_tab->update_beam_idx); + + sat_tab->pre_beacon_counter = sat_tab->beacon_counter; + sat_tab->pkt_counter = 0; + } + } + } + + /*Swich Beam after switch "sat_tab->ant_num" antennas*/ + if (sat_tab->update_beam_idx == sat_tab->ant_num) { + sat_tab->update_beam_idx = 0; + sat_tab->pkt_counter = 0; + beam_tmp = sat_tab->fast_training_beam_num; + + if (sat_tab->fast_training_beam_num >= (sat_tab->beam_patten_num_each_ant - 1)) { + fat_tab->fat_state = FAT_DECISION_STATE; + +#if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + odm_fast_ant_training_hl_smart_antenna_type1(dm); +#endif +#if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_decision_workitem); +#endif + + } else { + sat_tab->fast_training_beam_num++; + PHYDM_DBG(dm, DBG_ANT_DIV, + "Update Beam_num (( %d )) -> (( %d ))\n", + beam_tmp, + sat_tab->fast_training_beam_num); + phydm_set_all_ant_same_beam_num(dm); + + fat_tab->fat_state = FAT_TRAINING_STATE; + } + } + } +#else + + if (dm->ant_div_type == HL_SW_SMART_ANT_TYPE1) { + if ((dm->support_ic_type & ODM_HL_SMART_ANT_TYPE1_SUPPORT) && + pktinfo->is_packet_to_self && + fat_tab->fat_state == FAT_TRAINING_STATE) { + if (sat_tab->pkt_skip_statistic_en == 0) { + /*@ + PHYDM_DBG(dm, DBG_ANT_DIV, "StaID[%d]: antsel_pathA = ((%d)), hw_antsw_occur = ((%d)), Beam_num = ((%d)), RSSI = ((%d))\n", + pktinfo->station_id, fat_tab->antsel_rx_keep_0, fat_tab->hw_antsw_occur, sat_tab->fast_training_beam_num, rx_power_ant0); + */ + PHYDM_DBG(dm, DBG_ANT_DIV, + "StaID[%d]: antsel_pathA = ((%d)), is_packet_to_self = ((%d)), Beam_num = ((%d)), RSSI = ((%d))\n", + pktinfo->station_id, + fat_tab->antsel_rx_keep_0, + pktinfo->is_packet_to_self, + sat_tab->fast_training_beam_num, + rx_power_ant0); + + sat_tab->pkt_rssi_sum[fat_tab->antsel_rx_keep_0][sat_tab->fast_training_beam_num] += rx_power_ant0; + sat_tab->pkt_rssi_cnt[fat_tab->antsel_rx_keep_0][sat_tab->fast_training_beam_num]++; + sat_tab->pkt_counter++; + + /*swich beam every N pkt*/ + if (sat_tab->pkt_counter >= sat_tab->per_beam_training_pkt_num) { + sat_tab->pkt_counter = 0; + beam_tmp = sat_tab->fast_training_beam_num; + + if (sat_tab->fast_training_beam_num >= (sat_tab->beam_patten_num_each_ant - 1)) { + fat_tab->fat_state = FAT_DECISION_STATE; + +#if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + odm_fast_ant_training_hl_smart_antenna_type1(dm); +#endif +#if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_decision_workitem); +#endif + + } else { + sat_tab->fast_training_beam_num++; + phydm_set_all_ant_same_beam_num(dm); + + fat_tab->fat_state = FAT_TRAINING_STATE; + PHYDM_DBG(dm, DBG_ANT_DIV, "Update Beam_num (( %d )) -> (( %d ))\n", beam_tmp, sat_tab->fast_training_beam_num); + } + } + } + } + } +#endif + else +#endif + if (dm->ant_div_type == CG_TRX_SMART_ANTDIV) { + odm_process_rssi_smart(dm, phy_info, pktinfo, + rx_power_ant0); + } else { /* @ant_div_type != CG_TRX_SMART_ANTDIV */ + odm_process_rssi_normal(dm, phy_info, pktinfo, + rx_power_ant0); + } +#if 0 +/* PHYDM_DBG(dm,DBG_ANT_DIV,"is_cck_rate=%d, pwdb_all=%d\n", + * pktinfo->is_cck_rate, phy_info->rx_pwdb_all); + * PHYDM_DBG(dm,DBG_ANT_DIV,"antsel_tr_mux=3'b%d%d%d\n", + * fat_tab->antsel_rx_keep_2, fat_tab->antsel_rx_keep_1, + * fat_tab->antsel_rx_keep_0); + */ +#endif +} + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE | ODM_IOT)) +void odm_set_tx_ant_by_tx_info(void *dm_void, u8 *desc, u8 mac_id) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) + return; + + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV) + return; + + if (dm->support_ic_type == (ODM_RTL8723B | ODM_RTL8721D)) { +#if (RTL8723B_SUPPORT == 1 || RTL8721D_SUPPORT == 1) + SET_TX_DESC_ANTSEL_A_8723B(desc, fat_tab->antsel_a[mac_id]); +/*PHYDM_DBG(dm,DBG_ANT_DIV, + * "[8723B] SetTxAntByTxInfo_WIN: mac_id=%d, antsel_tr_mux=3'b%d%d%d\n", + * mac_id, fat_tab->antsel_c[mac_id], fat_tab->antsel_b[mac_id], + * fat_tab->antsel_a[mac_id]); + */ +#endif + } else if (dm->support_ic_type == ODM_RTL8821) { +#if (RTL8821A_SUPPORT == 1) + SET_TX_DESC_ANTSEL_A_8812(desc, fat_tab->antsel_a[mac_id]); +/*PHYDM_DBG(dm,DBG_ANT_DIV, + * "[8821A] SetTxAntByTxInfo_WIN: mac_id=%d, antsel_tr_mux=3'b%d%d%d\n", + * mac_id, fat_tab->antsel_c[mac_id], fat_tab->antsel_b[mac_id], + * fat_tab->antsel_a[mac_id]); + */ +#endif + } else if (dm->support_ic_type == ODM_RTL8188E) { +#if (RTL8188E_SUPPORT == 1) + SET_TX_DESC_ANTSEL_A_88E(desc, fat_tab->antsel_a[mac_id]); + SET_TX_DESC_ANTSEL_B_88E(desc, fat_tab->antsel_b[mac_id]); + SET_TX_DESC_ANTSEL_C_88E(desc, fat_tab->antsel_c[mac_id]); +/*PHYDM_DBG(dm,DBG_ANT_DIV, + * "[8188E] SetTxAntByTxInfo_WIN: mac_id=%d, antsel_tr_mux=3'b%d%d%d\n", + * mac_id, fat_tab->antsel_c[mac_id], fat_tab->antsel_b[mac_id], + * fat_tab->antsel_a[mac_id]); + */ +#endif + } else if (dm->support_ic_type == ODM_RTL8821C) { +#if (RTL8821C_SUPPORT == 1) + SET_TX_DESC_ANTSEL_A_8821C(desc, fat_tab->antsel_a[mac_id]); +/*PHYDM_DBG(dm,DBG_ANT_DIV, + * "[8821C] SetTxAntByTxInfo_WIN: mac_id=%d, antsel_tr_mux=3'b%d%d%d\n", + * mac_id, fat_tab->antsel_c[mac_id], fat_tab->antsel_b[mac_id], + * fat_tab->antsel_a[mac_id]); + */ +#endif + } else if (dm->support_ic_type == ODM_RTL8195B) { +#if (RTL8195B_SUPPORT == 1) + SET_TX_DESC_ANTSEL_A_8195B(desc, fat_tab->antsel_a[mac_id]); +#endif + } else if (dm->support_ic_type == ODM_RTL8822B) { +#if (RTL8822B_SUPPORT == 1) + SET_TX_DESC_ANTSEL_A_8822B(desc, fat_tab->antsel_a[mac_id]); +#endif + + } +} +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + +void odm_set_tx_ant_by_tx_info( + struct rtl8192cd_priv *priv, + struct tx_desc *pdesc, + unsigned short aid) +{ + struct dm_struct *dm = GET_PDM_ODM(priv); /*@&(priv->pshare->_dmODM);*/ + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) + return; + + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV) + return; + + if (dm->support_ic_type == ODM_RTL8881A) { +#if 0 + /*panic_printk("[%s] [%d] ******ODM_SetTxAntByTxInfo_8881E******\n",__FUNCTION__,__LINE__); */ +#endif + pdesc->Dword6 &= set_desc(~(BIT(18) | BIT(17) | BIT(16))); + pdesc->Dword6 |= set_desc(fat_tab->antsel_a[aid] << 16); + } else if (dm->support_ic_type == ODM_RTL8192E) { +#if 0 + /*panic_printk("[%s] [%d] ******ODM_SetTxAntByTxInfo_8192E******\n",__FUNCTION__,__LINE__); */ +#endif + pdesc->Dword6 &= set_desc(~(BIT(18) | BIT(17) | BIT(16))); + pdesc->Dword6 |= set_desc(fat_tab->antsel_a[aid] << 16); + } else if (dm->support_ic_type == ODM_RTL8197F) { +#if 0 + /*panic_printk("[%s] [%d] ******ODM_SetTxAntByTxInfo_8192E******\n",__FUNCTION__,__LINE__); */ +#endif + pdesc->Dword6 &= set_desc(~(BIT(17) | BIT(16))); + pdesc->Dword6 |= set_desc(fat_tab->antsel_a[aid] << 16); + } else if (dm->support_ic_type == ODM_RTL8822B) { + pdesc->Dword6 &= set_desc(~(BIT(17) | BIT(16))); + pdesc->Dword6 |= set_desc(fat_tab->antsel_a[aid] << 16); + } else if (dm->support_ic_type == ODM_RTL8188E) { +#if 0 + /*panic_printk("[%s] [%d] ******ODM_SetTxAntByTxInfo_8188E******\n",__FUNCTION__,__LINE__);*/ +#endif + pdesc->Dword2 &= set_desc(~BIT(24)); + pdesc->Dword2 &= set_desc(~BIT(25)); + pdesc->Dword7 &= set_desc(~BIT(29)); + + pdesc->Dword2 |= set_desc(fat_tab->antsel_a[aid] << 24); + pdesc->Dword2 |= set_desc(fat_tab->antsel_b[aid] << 25); + pdesc->Dword7 |= set_desc(fat_tab->antsel_c[aid] << 29); + + } else if (dm->support_ic_type == ODM_RTL8812) { + /*@[path-A]*/ +#if 0 + /*panic_printk("[%s] [%d] ******ODM_SetTxAntByTxInfo_8881E******\n",__FUNCTION__,__LINE__);*/ +#endif + + pdesc->Dword6 &= set_desc(~BIT(16)); + pdesc->Dword6 &= set_desc(~BIT(17)); + pdesc->Dword6 &= set_desc(~BIT(18)); + + pdesc->Dword6 |= set_desc(fat_tab->antsel_a[aid] << 16); + pdesc->Dword6 |= set_desc(fat_tab->antsel_b[aid] << 17); + pdesc->Dword6 |= set_desc(fat_tab->antsel_c[aid] << 18); + } +} + +#if 1 /*@def CONFIG_WLAN_HAL*/ +void odm_set_tx_ant_by_tx_info_hal( + struct rtl8192cd_priv *priv, + void *pdesc_data, + u16 aid) +{ + struct dm_struct *dm = GET_PDM_ODM(priv); /*@&(priv->pshare->_dmODM);*/ + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + PTX_DESC_DATA_88XX pdescdata = (PTX_DESC_DATA_88XX)pdesc_data; + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) + return; + + if (dm->ant_div_type == CGCS_RX_HW_ANTDIV) + return; + + if (dm->support_ic_type & (ODM_RTL8881A | ODM_RTL8192E | ODM_RTL8814A | + ODM_RTL8197F | ODM_RTL8822B)) { +#if 0 + /*panic_printk("[%s] [%d] **odm_set_tx_ant_by_tx_info_hal**\n", + * __FUNCTION__,__LINE__); + */ +#endif + pdescdata->ant_sel = 1; + pdescdata->ant_sel_a = fat_tab->antsel_a[aid]; + } +} +#endif /*@#ifdef CONFIG_WLAN_HAL*/ + +#endif + +void odm_ant_div_config(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + PHYDM_DBG(dm, DBG_ANT_DIV, "WIN Config Antenna Diversity\n"); + /*@ + if(dm->support_ic_type==ODM_RTL8723B) + { + if((!dm->swat_tab.ANTA_ON || !dm->swat_tab.ANTB_ON)) + dm->support_ability &= ~(ODM_BB_ANT_DIV); + } + */ + #if (defined(CONFIG_2T3R_ANTENNA)) + #if (RTL8822B_SUPPORT == 1) + dm->rfe_type = ANT_2T3R_RFE_TYPE; + #endif + #endif + + #if (defined(CONFIG_2T4R_ANTENNA)) + #if (RTL8822B_SUPPORT == 1) + dm->rfe_type = ANT_2T4R_RFE_TYPE; + #endif + #endif + + if (dm->support_ic_type == ODM_RTL8723D) + dm->ant_div_type = S0S1_SW_ANTDIV; +#elif (DM_ODM_SUPPORT_TYPE & (ODM_CE)) + + PHYDM_DBG(dm, DBG_ANT_DIV, "CE Config Antenna Diversity\n"); + + if (dm->support_ic_type == ODM_RTL8723B) + dm->ant_div_type = S0S1_SW_ANTDIV; + + if (dm->support_ic_type == ODM_RTL8723D) + dm->ant_div_type = S0S1_SW_ANTDIV; +#elif (DM_ODM_SUPPORT_TYPE & (ODM_IOT)) + + PHYDM_DBG(dm, DBG_ANT_DIV, "IOT Config Antenna Diversity\n"); + + if (dm->support_ic_type == ODM_RTL8721D) + dm->ant_div_type = CG_TRX_HW_ANTDIV; + if (dm->support_ic_type == ODM_RTL8710C){ + if(dm->cut_version > ODM_CUT_C) + dm->ant_div_type = CG_TRX_HW_ANTDIV; + else + dm->ant_div_type = S0S1_SW_ANTDIV; + } + +#elif (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + + PHYDM_DBG(dm, DBG_ANT_DIV, "AP Config Antenna Diversity\n"); + + /* @2 [ NOT_SUPPORT_ANTDIV ] */ +#if (defined(CONFIG_NOT_SUPPORT_ANTDIV)) + dm->support_ability &= ~(ODM_BB_ANT_DIV); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Disable AntDiv function] : Not Support 2.4G & 5G Antenna Diversity\n"); + + /* @2 [ 2G&5G_SUPPORT_ANTDIV ] */ +#elif (defined(CONFIG_2G5G_SUPPORT_ANTDIV)) + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Enable AntDiv function] : 2.4G & 5G Support Antenna Diversity Simultaneously\n"); + fat_tab->ant_div_2g_5g = (ODM_ANTDIV_2G | ODM_ANTDIV_5G); + + if (dm->support_ic_type & ODM_ANTDIV_SUPPORT) + dm->support_ability |= ODM_BB_ANT_DIV; + if (*dm->band_type == ODM_BAND_5G) { + #if (defined(CONFIG_5G_CGCS_RX_DIVERSITY)) + dm->ant_div_type = CGCS_RX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 5G] : AntDiv type = CGCS_RX_HW_ANTDIV\n"); + panic_printk("[ 5G] : AntDiv type = CGCS_RX_HW_ANTDIV\n"); + #elif (defined(CONFIG_5G_CG_TRX_DIVERSITY) ||\ + defined(CONFIG_2G5G_CG_TRX_DIVERSITY_8881A)) + dm->ant_div_type = CG_TRX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 5G] : AntDiv type = CG_TRX_HW_ANTDIV\n"); + panic_printk("[ 5G] : AntDiv type = CG_TRX_HW_ANTDIV\n"); + #elif (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) + dm->ant_div_type = CG_TRX_SMART_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 5G] : AntDiv type = CG_SMART_ANTDIV\n"); + #elif (defined(CONFIG_5G_S0S1_SW_ANT_DIVERSITY)) + dm->ant_div_type = S0S1_SW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 5G] : AntDiv type = S0S1_SW_ANTDIV\n"); + #endif + } else if (*dm->band_type == ODM_BAND_2_4G) { + #if (defined(CONFIG_2G_CGCS_RX_DIVERSITY)) + dm->ant_div_type = CGCS_RX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 2.4G] : AntDiv type = CGCS_RX_HW_ANTDIV\n"); + #elif (defined(CONFIG_2G_CG_TRX_DIVERSITY) ||\ + defined(CONFIG_2G5G_CG_TRX_DIVERSITY_8881A)) + dm->ant_div_type = CG_TRX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 2.4G] : AntDiv type = CG_TRX_HW_ANTDIV\n"); + #elif (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + dm->ant_div_type = CG_TRX_SMART_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 2.4G] : AntDiv type = CG_SMART_ANTDIV\n"); + #elif (defined(CONFIG_2G_S0S1_SW_ANT_DIVERSITY)) + dm->ant_div_type = S0S1_SW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 2.4G] : AntDiv type = S0S1_SW_ANTDIV\n"); + #endif + } + + /* @2 [ 5G_SUPPORT_ANTDIV ] */ +#elif (defined(CONFIG_5G_SUPPORT_ANTDIV)) + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Enable AntDiv function] : Only 5G Support Antenna Diversity\n"); + panic_printk("[ Enable AntDiv function] : Only 5G Support Antenna Diversity\n"); + fat_tab->ant_div_2g_5g = (ODM_ANTDIV_5G); + if (*dm->band_type == ODM_BAND_5G) { + if (dm->support_ic_type & ODM_ANTDIV_5G_SUPPORT_IC) + dm->support_ability |= ODM_BB_ANT_DIV; + #if (defined(CONFIG_5G_CGCS_RX_DIVERSITY)) + dm->ant_div_type = CGCS_RX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 5G] : AntDiv type = CGCS_RX_HW_ANTDIV\n"); + panic_printk("[ 5G] : AntDiv type = CGCS_RX_HW_ANTDIV\n"); + #elif (defined(CONFIG_5G_CG_TRX_DIVERSITY)) + dm->ant_div_type = CG_TRX_HW_ANTDIV; + panic_printk("[ 5G] : AntDiv type = CG_TRX_HW_ANTDIV\n"); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 5G] : AntDiv type = CG_TRX_HW_ANTDIV\n"); + #elif (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) + dm->ant_div_type = CG_TRX_SMART_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 5G] : AntDiv type = CG_SMART_ANTDIV\n"); + #elif (defined(CONFIG_5G_S0S1_SW_ANT_DIVERSITY)) + dm->ant_div_type = S0S1_SW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 5G] : AntDiv type = S0S1_SW_ANTDIV\n"); + #endif + } else if (*dm->band_type == ODM_BAND_2_4G) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Not Support 2G ant_div_type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + } + + /* @2 [ 2G_SUPPORT_ANTDIV ] */ +#elif (defined(CONFIG_2G_SUPPORT_ANTDIV)) + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Enable AntDiv function] : Only 2.4G Support Antenna Diversity\n"); + fat_tab->ant_div_2g_5g = (ODM_ANTDIV_2G); + if (*dm->band_type == ODM_BAND_2_4G) { + if (dm->support_ic_type & ODM_ANTDIV_2G_SUPPORT_IC) + dm->support_ability |= ODM_BB_ANT_DIV; + #if (defined(CONFIG_2G_CGCS_RX_DIVERSITY)) + dm->ant_div_type = CGCS_RX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 2.4G] : AntDiv type = CGCS_RX_HW_ANTDIV\n"); + #elif (defined(CONFIG_2G_CG_TRX_DIVERSITY)) + dm->ant_div_type = CG_TRX_HW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 2.4G] : AntDiv type = CG_TRX_HW_ANTDIV\n"); + #elif (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + dm->ant_div_type = CG_TRX_SMART_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 2.4G] : AntDiv type = CG_SMART_ANTDIV\n"); + #elif (defined(CONFIG_2G_S0S1_SW_ANT_DIVERSITY)) + dm->ant_div_type = S0S1_SW_ANTDIV; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ 2.4G] : AntDiv type = S0S1_SW_ANTDIV\n"); + #endif + } else if (*dm->band_type == ODM_BAND_5G) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Not Support 5G ant_div_type\n"); + dm->support_ability &= ~(ODM_BB_ANT_DIV); + } +#endif + + if (!(dm->support_ic_type & ODM_ANTDIV_SUPPORT_IC)) { + fat_tab->ant_div_2g_5g = 0; + dm->support_ability &= ~(ODM_BB_ANT_DIV); + } +#endif + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[AntDiv Config Info] AntDiv_SupportAbility = (( %x ))\n", + ((dm->support_ability & ODM_BB_ANT_DIV) ? 1 : 0)); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[AntDiv Config Info] be_fix_tx_ant = ((%d))\n", + dm->dm_fat_table.b_fix_tx_ant); +} + +void odm_ant_div_timers(void *dm_void, u8 state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + if (state == INIT_ANTDIV_TIMMER) { +#ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_initialize_timer(dm, + &dm->dm_swat_table.sw_antdiv_timer, + (void *)odm_sw_antdiv_callback, NULL, + "sw_antdiv_timer"); +#elif (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) ||\ + (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + odm_initialize_timer(dm, &dm->fast_ant_training_timer, + (void *)odm_fast_ant_training_callback, + NULL, "fast_ant_training_timer"); +#endif + +#ifdef ODM_EVM_ENHANCE_ANTDIV + odm_initialize_timer(dm, &dm->evm_fast_ant_training_timer, + (void *)phydm_evm_antdiv_callback, NULL, + "evm_fast_ant_training_timer"); +#endif + } else if (state == CANCEL_ANTDIV_TIMMER) { +#ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_cancel_timer(dm, + &dm->dm_swat_table.sw_antdiv_timer); +#elif (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) ||\ + (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + odm_cancel_timer(dm, &dm->fast_ant_training_timer); +#endif + +#ifdef ODM_EVM_ENHANCE_ANTDIV + odm_cancel_timer(dm, &dm->evm_fast_ant_training_timer); +#endif + } else if (state == RELEASE_ANTDIV_TIMMER) { +#ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_release_timer(dm, + &dm->dm_swat_table.sw_antdiv_timer); +#elif (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) ||\ + (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + odm_release_timer(dm, &dm->fast_ant_training_timer); +#endif + +#ifdef ODM_EVM_ENHANCE_ANTDIV + odm_release_timer(dm, &dm->evm_fast_ant_training_timer); +#endif + } +} + +void phydm_antdiv_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 used = *_used; + u32 out_len = *_out_len; + u32 dm_value[10] = {0}; + char help[] = "-h"; + u8 i, input_idx = 0; + + for (i = 0; i < 5; i++) { + if (input[i + 1]) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &dm_value[i]); + input_idx++; + } + } + + if (input_idx == 0) + return; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1} {0:auto, 1:fix main, 2:fix auto}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{2} {antdiv_period}\n"); + #if (RTL8821C_SUPPORT == 1) + PDM_SNPF(out_len, used, output + used, out_len - used, + "{3} {en} {0:Default, 1:HW_Div, 2:SW_Div}\n"); + #endif + + } else if (dm_value[0] == 1) { + /*@fixed or auto antenna*/ + if (dm_value[1] == 0) { + dm->ant_type = ODM_AUTO_ANT; + PDM_SNPF(out_len, used, output + used, out_len - used, + "AntDiv: Auto\n"); + } else if (dm_value[1] == 1) { + dm->ant_type = ODM_FIX_MAIN_ANT; + + #if (RTL8710C_SUPPORT == 1) + dm->antdiv_select = 1; + #endif + + PDM_SNPF(out_len, used, output + used, out_len - used, + "AntDiv: Fix Main\n"); + } else if (dm_value[1] == 2) { + dm->ant_type = ODM_FIX_AUX_ANT; + + #if (RTL8710C_SUPPORT == 1) + dm->antdiv_select = 2; + #endif + + PDM_SNPF(out_len, used, output + used, out_len - used, + "AntDiv: Fix Aux\n"); + } + + if (dm->ant_type != ODM_AUTO_ANT) { + odm_stop_antenna_switch_dm(dm); + if (dm->ant_type == ODM_FIX_MAIN_ANT) + odm_update_rx_idle_ant(dm, MAIN_ANT); + else if (dm->ant_type == ODM_FIX_AUX_ANT) + odm_update_rx_idle_ant(dm, AUX_ANT); + } else { + phydm_enable_antenna_diversity(dm); + } + dm->pre_ant_type = dm->ant_type; + } else if (dm_value[0] == 2) { + /*@dynamic period for AntDiv*/ + dm->antdiv_period = (u8)dm_value[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "AntDiv_period=((%d))\n", dm->antdiv_period); + } + #if (RTL8821C_SUPPORT == 1) + else if (dm_value[0] == 3 && + dm->support_ic_type == ODM_RTL8821C) { + /*Only for 8821C*/ + if (dm_value[1] == 0) { + fat_tab->force_antdiv_type = false; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[8821C] AntDiv: Default\n"); + } else if (dm_value[1] == 1) { + fat_tab->force_antdiv_type = true; + fat_tab->antdiv_type_dbg = CG_TRX_HW_ANTDIV; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[8821C] AntDiv: HW diversity\n"); + } else if (dm_value[1] == 2) { + fat_tab->force_antdiv_type = true; + fat_tab->antdiv_type_dbg = S0S1_SW_ANTDIV; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[8821C] AntDiv: SW diversity\n"); + } + } + #endif + #ifdef ODM_EVM_ENHANCE_ANTDIV + else if (dm_value[0] == 4) { + if (dm_value[1] == 0) { + /*@init parameters for EVM AntDiv*/ + phydm_evm_sw_antdiv_init(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "init evm antdiv parameters\n"); + } else if (dm_value[1] == 1) { + /*training number for EVM AntDiv*/ + dm->antdiv_train_num = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "antdiv_train_num = ((%d))\n", + dm->antdiv_train_num); + } else if (dm_value[1] == 2) { + /*training interval for EVM AntDiv*/ + dm->antdiv_intvl = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "antdiv_intvl = ((%d))\n", + dm->antdiv_intvl); + } else if (dm_value[1] == 3) { + /*@function period for EVM AntDiv*/ + dm->evm_antdiv_period = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "evm_antdiv_period = ((%d))\n", + dm->evm_antdiv_period); + } else if (dm_value[1] == 100) {/*show parameters*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "ant_type = ((%d))\n", dm->ant_type); + PDM_SNPF(out_len, used, output + used, out_len - used, + "antdiv_train_num = ((%d))\n", + dm->antdiv_train_num); + PDM_SNPF(out_len, used, output + used, out_len - used, + "antdiv_intvl = ((%d))\n", + dm->antdiv_intvl); + PDM_SNPF(out_len, used, output + used, out_len - used, + "evm_antdiv_period = ((%d))\n", + dm->evm_antdiv_period); + } + } + #ifdef CONFIG_2T4R_ANTENNA + else if (dm_value[0] == 5) { /*Only for 8822B 2T4R case*/ + + if (dm_value[1] == 0) { + dm->ant_type2 = ODM_AUTO_ANT; + PDM_SNPF(out_len, used, output + used, out_len - used, + "AntDiv: PathB Auto\n"); + } else if (dm_value[1] == 1) { + dm->ant_type2 = ODM_FIX_MAIN_ANT; + PDM_SNPF(out_len, used, output + used, out_len - used, + "AntDiv: PathB Fix Main\n"); + } else if (dm_value[1] == 2) { + dm->ant_type2 = ODM_FIX_AUX_ANT; + PDM_SNPF(out_len, used, output + used, out_len - used, + "AntDiv: PathB Fix Aux\n"); + } + + if (dm->ant_type2 != ODM_AUTO_ANT) { + odm_stop_antenna_switch_dm(dm); + if (dm->ant_type2 == ODM_FIX_MAIN_ANT) + phydm_update_rx_idle_ant_pathb(dm, MAIN_ANT); + else if (dm->ant_type2 == ODM_FIX_AUX_ANT) + phydm_update_rx_idle_ant_pathb(dm, AUX_ANT); + } else { + phydm_enable_antenna_diversity(dm); + } + dm->pre_ant_type2 = dm->ant_type2; + } + #endif + #endif + *_used = used; + *_out_len = out_len; +} + +void odm_ant_div_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) + return; + + #ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + if (dm->ant_div_type == S0S1_SW_ANTDIV) + odm_s0s1_sw_ant_div_reset(dm); + #endif +} + +void odm_antenna_diversity_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_ant_div_config(dm); + odm_ant_div_init(dm); +} + +void odm_antenna_diversity(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (*dm->mp_mode) + return; + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Return!!!] Not Support Antenna Diversity Function\n"); + return; + } + + if (dm->pause_ability & ODM_BB_ANT_DIV) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Return: Pause AntDIv in LV=%d\n", + dm->pause_lv_table.lv_antdiv); + return; + } + + odm_ant_div(dm); +} +#endif /*@#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY*/ + diff --git a/hal/phydm/phydm_antdiv.h b/hal/phydm/phydm_antdiv.h new file mode 100644 index 0000000..df6d605 --- /dev/null +++ b/hal/phydm/phydm_antdiv.h @@ -0,0 +1,547 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMANTDIV_H__ +#define __PHYDMANTDIV_H__ + +/*@#define ANTDIV_VERSION "2.0" //2014.11.04*/ +/*@#define ANTDIV_VERSION "2.1" //2015.01.13 Dino*/ +/*@#define ANTDIV_VERSION "2.2" 2015.01.16 Dino*/ +/*@#define ANTDIV_VERSION "3.1" 2015.07.29 YuChen,remove 92c 92d 8723a*/ +/*@#define ANTDIV_VERSION "3.2" 2015.08.11 Stanley, disable antenna*/ + /*@diversity when BT is enable for 8723B*/ +/*@#define ANTDIV_VERSION "3.3" 2015.08.12 Stanley. 8723B does not*/ + /*@need to check the antenna is control by BT,*/ + /*@because antenna diversity only works when */ + /*@BT is disable or radio off*/ +/*@#define ANTDIV_VERSION "3.4" 2015.08.28 Dino 1.Add 8821A Smart */ + /*@Antenna 2. Add 8188F SW S0S1 Antenna*/ + /*@Diversity*/ +/*@#define ANTDIV_VERSION "3.5" 2015.10.07 Stanley Always check antenna*/ + /*@detection result from BT-coex. for 8723B,*/ + /*@not from PHYDM*/ +/*@#define ANTDIV_VERSION "3.6"*/ /*@2015.11.16 Stanley */ +/*@#define ANTDIV_VERSION "3.7" 2015.11.20 Dino Add SmartAnt FAT Patch */ +/*@#define ANTDIV_VERSION "3.8" 2015.12.21 Dino, Add SmartAnt dynamic*/ + /*@training packet num */ +/*@#define ANTDIV_VERSION "3.9" 2016.01.05 Dino, Add SmartAnt cmd for*/ + /*@converting single & two smtant, and add cmd*/ + /*@for adjust truth table */ +#define ANTDIV_VERSION "4.0" /*@2017.05.25 Mark, Add SW antenna diversity*/ + /*@for 8821c because HW transient issue */ + +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ + +#define ANTDIV_INIT 0xff +#define MAIN_ANT 1 /*@ant A or ant Main or S1*/ +#define AUX_ANT 2 /*@AntB or ant Aux or S0*/ +#define MAX_ANT 3 /* @3 for AP using*/ + +#define ANT1_2G 0 +/* @= ANT2_5G for 8723D BTG S1 RX S0S1 diversity for 8723D, TX fixed at S1 */ +#define ANT2_2G 1 +/* @= ANT1_5G for 8723D BTG S0 RX S0S1 diversity for 8723D, TX fixed at S1 */ +/*smart antenna*/ +#define SUPPORT_RF_PATH_NUM 4 +#define SUPPORT_BEAM_PATTERN_NUM 4 +#define NUM_ANTENNA_8821A 2 + +#define SUPPORT_BEAM_SET_PATTERN_NUM 16 + +#define NO_FIX_TX_ANT 0 +#define FIX_TX_AT_MAIN 1 +#define FIX_AUX_AT_MAIN 2 + +/* @Antenna Diversty Control type */ +#define ODM_AUTO_ANT 0 +#define ODM_FIX_MAIN_ANT 1 +#define ODM_FIX_AUX_ANT 2 + +#define ODM_N_ANTDIV_SUPPORT (ODM_RTL8188E | ODM_RTL8192E | ODM_RTL8723B |\ + ODM_RTL8188F | ODM_RTL8723D | ODM_RTL8195A |\ + ODM_RTL8197F | ODM_RTL8721D | ODM_RTL8710C) +#define ODM_AC_ANTDIV_SUPPORT (ODM_RTL8821 | ODM_RTL8881A | ODM_RTL8812 |\ + ODM_RTL8821C | ODM_RTL8822B | ODM_RTL8814B |\ + ODM_RTL8195B) +#define ODM_JGR3_ANTDIV_SUPPORT ODM_RTL8197G +#define ODM_ANTDIV_SUPPORT (ODM_N_ANTDIV_SUPPORT | ODM_AC_ANTDIV_SUPPORT |\ + ODM_JGR3_ANTDIV_SUPPORT) +#define ODM_SMART_ANT_SUPPORT (ODM_RTL8188E | ODM_RTL8192E) +#define ODM_HL_SMART_ANT_TYPE1_SUPPORT (ODM_RTL8821 | ODM_RTL8822B) + +#define ODM_ANTDIV_2G_SUPPORT_IC (ODM_RTL8188E | ODM_RTL8192E | ODM_RTL8723B |\ + ODM_RTL8881A | ODM_RTL8188F | ODM_RTL8723D |\ + ODM_RTL8197F | ODM_RTL8197G) +#define ODM_ANTDIV_5G_SUPPORT_IC (ODM_RTL8821 | ODM_RTL8881A | ODM_RTL8812 |\ + ODM_RTL8821C | ODM_RTL8822B | ODM_RTL8195B) + +#define ODM_ANTDIV_SUPPORT_IC (ODM_ANTDIV_2G_SUPPORT_IC | ODM_ANTDIV_5G_SUPPORT_IC) + +#define ODM_EVM_ANTDIV_IC (ODM_RTL8192E | ODM_RTL8197F | ODM_RTL8822B |\ + ODM_RTL8197G) + +#define ODM_ANTDIV_2G BIT(0) +#define ODM_ANTDIV_5G BIT(1) + +#define ANTDIV_ON 1 +#define ANTDIV_OFF 0 + +#define ANT_PATH_A 0 +#define ANT_PATH_B 1 +#define ANT_PATH_AB 2 + +#define FAT_ON 1 +#define FAT_OFF 0 + +#define TX_BY_DESC 1 +#define TX_BY_REG 0 + +#define RSSI_METHOD 0 +#define EVM_METHOD 1 +#define CRC32_METHOD 2 +#define TP_METHOD 3 + +#define INIT_ANTDIV_TIMMER 0 +#define CANCEL_ANTDIV_TIMMER 1 +#define RELEASE_ANTDIV_TIMMER 2 + +#define CRC32_FAIL 1 +#define CRC32_OK 0 + +#define evm_rssi_th_high 25 +#define evm_rssi_th_low 20 + +#define NORMAL_STATE_MIAN 1 +#define NORMAL_STATE_AUX 2 +#define TRAINING_STATE 3 + +#define FORCE_RSSI_DIFF 10 + +#define HT_IDX 16 +#define VHT_IDX 20 + +#define CSI_ON 1 +#define CSI_OFF 0 + +#define DIVON_CSIOFF 1 +#define DIVOFF_CSION 2 + +#define BDC_DIV_TRAIN_STATE 0 +#define bdc_bfer_train_state 1 +#define BDC_DECISION_STATE 2 +#define BDC_BF_HOLD_STATE 3 +#define BDC_DIV_HOLD_STATE 4 + +#define BDC_MODE_1 1 +#define BDC_MODE_2 2 +#define BDC_MODE_3 3 +#define BDC_MODE_4 4 +#define BDC_MODE_NULL 0xff + +/*SW S0S1 antenna diversity*/ +#define SWAW_STEP_INIT 0xff +#define SWAW_STEP_PEEK 0 +#define SWAW_STEP_DETERMINE 1 + +#define RSSI_CHECK_RESET_PERIOD 10 +#define RSSI_CHECK_THRESHOLD 50 + +/*@Hong Lin Smart antenna*/ +#define HL_SMTANT_2WIRE_DATA_LEN 24 + +#if (RTL8723D_SUPPORT == 1 || RTL8710C_SUPPORT == 1) + #ifndef CONFIG_ANTDIV_PERIOD + #define CONFIG_ANTDIV_PERIOD 1 + #endif +#endif +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ + + +struct sw_antenna_switch { + u8 double_chk_flag; + /*@If current antenna RSSI > "RSSI_CHECK_THRESHOLD", than*/ + /*@check this antenna again*/ + u8 try_flag; + s32 pre_rssi; + u8 cur_antenna; + u8 pre_ant; + u8 rssi_trying; + u8 reset_idx; + u8 train_time; + u8 train_time_flag; + /*@base on RSSI difference between two antennas*/ + struct phydm_timer_list sw_antdiv_timer; + u32 pkt_cnt_sw_ant_div_by_ctrl_frame; + boolean is_sw_ant_div_by_ctrl_frame; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if USE_WORKITEM + RT_WORK_ITEM phydm_sw_antenna_switch_workitem; +#endif +#endif + + /* @AntDect (Before link Antenna Switch check) need to be moved*/ + u16 single_ant_counter; + u16 dual_ant_counter; + u16 aux_fail_detec_counter; + u16 retry_counter; + u8 swas_no_link_state; + u32 swas_no_link_bk_reg948; + boolean ANTA_ON; /*To indicate ant A is or not*/ + boolean ANTB_ON; /*@To indicate ant B is on or not*/ + boolean pre_aux_fail_detec; + boolean rssi_ant_dect_result; + u8 ant_5g; + u8 ant_2g; +}; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) +struct _BF_DIV_COEX_ { + boolean w_bfer_client[ODM_ASSOCIATE_ENTRY_NUM]; + boolean w_bfee_client[ODM_ASSOCIATE_ENTRY_NUM]; + u32 MA_rx_TP[ODM_ASSOCIATE_ENTRY_NUM]; + u32 MA_rx_TP_DIV[ODM_ASSOCIATE_ENTRY_NUM]; + + u8 bd_ccoex_type_wbfer; + u8 num_txbfee_client; + u8 num_txbfer_client; + u8 bdc_try_counter; + u8 bdc_hold_counter; + u8 bdc_mode; + u8 bdc_active_mode; + u8 BDC_state; + u8 bdc_rx_idle_update_counter; + u8 num_client; + u8 pre_num_client; + u8 num_bf_tar; + u8 num_div_tar; + + boolean is_all_div_sta_idle; + boolean is_all_bf_sta_idle; + boolean bdc_try_flag; + boolean BF_pass; + boolean DIV_pass; +}; +#endif +#endif + +struct phydm_fat_struct { + u8 bssid[6]; + u8 antsel_rx_keep_0; + u8 antsel_rx_keep_1; + u8 antsel_rx_keep_2; + u8 antsel_rx_keep_3; + u32 ant_sum_rssi[7]; + u32 ant_rssi_cnt[7]; + u32 ant_ave_rssi[7]; + u8 fat_state; + u8 fat_state_cnt; + u32 train_idx; + u8 antsel_a[ODM_ASSOCIATE_ENTRY_NUM]; + u8 antsel_b[ODM_ASSOCIATE_ENTRY_NUM]; + u8 antsel_c[ODM_ASSOCIATE_ENTRY_NUM]; + u16 main_ht_cnt[HT_IDX]; + u16 aux_ht_cnt[HT_IDX]; + u16 main_vht_cnt[VHT_IDX]; + u16 aux_vht_cnt[VHT_IDX]; + u16 main_sum[ODM_ASSOCIATE_ENTRY_NUM]; + u16 aux_sum[ODM_ASSOCIATE_ENTRY_NUM]; + u16 main_cnt[ODM_ASSOCIATE_ENTRY_NUM]; + u16 aux_cnt[ODM_ASSOCIATE_ENTRY_NUM]; + u16 main_sum_cck[ODM_ASSOCIATE_ENTRY_NUM]; + u16 aux_sum_cck[ODM_ASSOCIATE_ENTRY_NUM]; + u16 main_cnt_cck[ODM_ASSOCIATE_ENTRY_NUM]; + u16 aux_cnt_cck[ODM_ASSOCIATE_ENTRY_NUM]; + u8 rx_idle_ant; + u8 rx_idle_ant2; + u32 rvrt_val; /*all rvrt_val for pause API must set to u32*/ + u8 ant_div_on_off; + u8 div_path_type; + boolean is_become_linked; + boolean get_stats; + u32 min_max_rssi; + u8 idx_ant_div_counter_2g; + u8 idx_ant_div_counter_5g; + u8 ant_div_2g_5g; + +#ifdef ODM_EVM_ENHANCE_ANTDIV + /*@For 1SS RX phy rate*/ + u32 main_evm_sum[ODM_ASSOCIATE_ENTRY_NUM]; + u32 aux_evm_sum[ODM_ASSOCIATE_ENTRY_NUM]; + u32 main_evm_cnt[ODM_ASSOCIATE_ENTRY_NUM]; + u32 aux_evm_cnt[ODM_ASSOCIATE_ENTRY_NUM]; + + /*@For 2SS RX phy rate*/ + u32 main_evm_2ss_sum[ODM_ASSOCIATE_ENTRY_NUM][2];/*@2SS with A1+B*/ + u32 aux_evm_2ss_sum[ODM_ASSOCIATE_ENTRY_NUM][2];/*@2SS with A2+B*/ + u32 main_evm_2ss_cnt[ODM_ASSOCIATE_ENTRY_NUM]; + u32 aux_evm_2ss_cnt[ODM_ASSOCIATE_ENTRY_NUM]; + + boolean evm_method_enable; + u8 target_ant_evm; + u8 target_ant_crc32; + u8 target_ant_tp; + u8 target_ant_enhance; + u8 pre_target_ant_enhance; + u16 main_mpdu_ok_cnt; + u16 aux_mpdu_ok_cnt; + + u32 crc32_ok_cnt; + u32 crc32_fail_cnt; + u32 main_crc32_ok_cnt; + u32 aux_crc32_ok_cnt; + u32 main_crc32_fail_cnt; + u32 aux_crc32_fail_cnt; + + u32 main_tp; + u32 aux_tp; + u32 main_tp_cnt; + u32 aux_tp_cnt; + + u8 pre_antdiv_rssi; + u8 pre_antdiv_tp; +#endif +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE | ODM_IOT)) + u32 cck_ctrl_frame_cnt_main; + u32 cck_ctrl_frame_cnt_aux; + u32 ofdm_ctrl_frame_cnt_main; + u32 ofdm_ctrl_frame_cnt_aux; + u32 main_ctrl_sum; + u32 aux_ctrl_sum; + u32 main_ctrl_cnt; + u32 aux_ctrl_cnt; +#endif + + u8 b_fix_tx_ant; + boolean fix_ant_bfee; + boolean enable_ctrl_frame_antdiv; + boolean use_ctrl_frame_antdiv; + boolean *is_no_csi_feedback; + boolean force_antdiv_type; + u8 antdiv_type_dbg; + u8 hw_antsw_occur; + u8 *p_force_tx_by_desc; + u8 force_tx_by_desc; + /*@A temp value, will hook to driver team's outer parameter later*/ + u8 *p_default_s0_s1; + u8 default_s0_s1; + u8 ant_idx_vec[3]; /* for SP3T only, added by Jiao Qi on June.6,2020*/ + + +}; + +/* @1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ + +enum fat_state /*@Fast antenna training*/ +{ + FAT_BEFORE_LINK_STATE = 0, + FAT_PREPARE_STATE = 1, + FAT_TRAINING_STATE = 2, + FAT_DECISION_STATE = 3 +}; + +enum ant_div_type { + NO_ANTDIV = 0xFF, + CG_TRX_HW_ANTDIV = 0x01, + CGCS_RX_HW_ANTDIV = 0x02, + FIXED_HW_ANTDIV = 0x03, + CG_TRX_SMART_ANTDIV = 0x04, + CGCS_RX_SW_ANTDIV = 0x05, + S0S1_SW_ANTDIV = 0x06, /*@8723B intrnal switch S0 S1*/ + S0S1_TRX_HW_ANTDIV = 0x07, /*TRX S0S1 diversity for 8723D*/ + HL_SW_SMART_ANT_TYPE1 = 0x10, + /*@Hong-Lin Smart antenna use for 8821AE which is a 2 ant. entitys,*/ + /*@and each ant. is equipped with 4 antenna patterns*/ + HL_SW_SMART_ANT_TYPE2 = 0x11 + /*@Hong-Bo Smart antenna use for 8822B which is a 2 ant. entitys*/ +}; + +/* @1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ + +void odm_stop_antenna_switch_dm(void *dm_void); + +void phydm_enable_antenna_diversity(void *dm_void); + +void odm_set_ant_config(void *dm_void, u8 ant_setting /* @0=A, 1=B, 2=C,....*/ + ); + +#define sw_ant_div_rest_after_link odm_sw_ant_div_rest_after_link + +void odm_sw_ant_div_rest_after_link(void *dm_void); + +void odm_ant_div_on_off(void *dm_void, u8 swch, u8 path); + +void odm_tx_by_tx_desc_or_reg(void *dm_void, u8 swch); + +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + +void phydm_antdiv_reset_statistic(void *dm_void, u32 macid); + +void odm_update_rx_idle_ant(void *dm_void, u8 ant); + +void odm_update_rx_idle_ant_sp3t(void *dm_void, u8 ant); + +void phydm_update_rx_idle_ant_pathb(void *dm_void, u8 ant); + +void phydm_set_antdiv_val(void *dm_void, u32 *val_buf, u8 val_len); + +#if (RTL8723B_SUPPORT == 1) +void odm_update_rx_idle_ant_8723b(void *dm_void, u8 ant, u32 default_ant, + u32 optional_ant); +#endif + +#if (RTL8188F_SUPPORT == 1) +void phydm_update_rx_idle_antenna_8188F(void *dm_void, u32 default_ant); +#endif + +#if (RTL8723D_SUPPORT == 1) + +void phydm_set_tx_ant_pwr_8723d(void *dm_void, u8 ant); + +void odm_update_rx_idle_ant_8723d(void *dm_void, u8 ant, u32 default_ant, + u32 optional_ant); + +#endif + +#ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void odm_sw_antdiv_callback(struct phydm_timer_list *timer); + +void odm_sw_antdiv_workitem_callback(void *context); + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + +void odm_sw_antdiv_workitem_callback(void *context); + +void odm_sw_antdiv_callback(void *function_context); + +#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) + +void odm_sw_antdiv_callback(void *dm_void); + +#endif + +void odm_s0s1_sw_ant_div_by_ctrl_frame(void *dm_void, u8 step); + +void odm_antsel_statistics_ctrl(void *dm_void, u8 antsel_tr_mux, + u32 rx_pwdb_all); + +void odm_s0s1_sw_ant_div_by_ctrl_frame_process_rssi(void *dm_void, + void *phy_info_void, + void *pkt_info_void); + +#endif + +#ifdef ODM_EVM_ENHANCE_ANTDIV +void phydm_evm_sw_antdiv_init(void *dm_void); + +void phydm_rx_rate_for_antdiv(void *dm_void, void *pkt_info_void); + +void phydm_antdiv_reset_rx_rate(void *dm_void); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_evm_antdiv_callback(struct phydm_timer_list *timer); + +void phydm_evm_antdiv_workitem_callback(void *context); + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +void phydm_evm_antdiv_callback(void *dm_void); + +void phydm_evm_antdiv_workitem_callback(void *context); + +#else +void phydm_evm_antdiv_callback(void *dm_void); +#endif + +#endif + +void odm_hw_ant_div(void *dm_void); + +#if (defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) ||\ + (defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) +void odm_fast_ant_training( + void *dm_void); + +void odm_fast_ant_training_callback(void *dm_void); + +void odm_fast_ant_training_work_item_callback(void *dm_void); +#endif + +void odm_ant_div_init(void *dm_void); + +void odm_ant_div(void *dm_void); + +void odm_antsel_statistics(void *dm_void, void *phy_info_void, + u8 antsel_tr_mux, u32 mac_id, u32 utility, u8 method, + u8 is_cck_rate); + +void odm_process_rssi_for_ant_div(void *dm_void, void *phy_info_void, + void *pkt_info_void); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +void odm_set_tx_ant_by_tx_info(void *dm_void, u8 *desc, u8 mac_id); + +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + +struct tx_desc; +/*@declared tx_desc here or compile error happened when enabled 8822B*/ + +void odm_set_tx_ant_by_tx_info(struct rtl8192cd_priv *priv, + struct tx_desc *pdesc, unsigned short aid); + +#if 1 /*@def def CONFIG_WLAN_HAL*/ +void odm_set_tx_ant_by_tx_info_hal(struct rtl8192cd_priv *priv, + void *pdesc_data, u16 aid); +#endif /*@#ifdef CONFIG_WLAN_HAL*/ +#endif + +void odm_ant_div_config(void *dm_void); + +void odm_ant_div_timers(void *dm_void, u8 state); + +void phydm_antdiv_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void odm_ant_div_reset(void *dm_void); + +void odm_antenna_diversity_init(void *dm_void); + +void odm_antenna_diversity(void *dm_void); +#endif /*@#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY*/ +#endif /*@#ifndef __ODMANTDIV_H__*/ diff --git a/hal/phydm/phydm_api.c b/hal/phydm/phydm_api.c new file mode 100644 index 0000000..a5e736d --- /dev/null +++ b/hal/phydm/phydm_api.c @@ -0,0 +1,3763 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + * ************************************************************ + */ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +enum channel_width phydm_rxsc_2_bw(void *dm_void, u8 rxsc) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum channel_width bw = 0; + + /* @Check RX bandwidth */ + if (rxsc == 0) + bw = *dm->band_width; /*@full bw*/ + else if (rxsc >= 1 && rxsc <= 8) + bw = CHANNEL_WIDTH_20; + else if (rxsc >= 9 && rxsc <= 12) + bw = CHANNEL_WIDTH_40; + else /*if (rxsc >= 13)*/ + bw = CHANNEL_WIDTH_80; + + return bw; +} + +void phydm_reset_bb_hw_cnt(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*@ Reset all counter when 1 */ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + #if (RTL8723F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8723F) { + odm_set_bb_reg(dm, R_0x2a44, BIT(21), 0); + odm_set_bb_reg(dm, R_0x2a44, BIT(21), 1); + } + #endif + odm_set_bb_reg(dm, R_0x1eb4, BIT(25), 1); + odm_set_bb_reg(dm, R_0x1eb4, BIT(25), 0); + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + /*@ Reset all counter when 1 (including PMAC and PHY)*/ + /* Reset Page F counter*/ + odm_set_bb_reg(dm, R_0xb58, BIT(0), 1); + odm_set_bb_reg(dm, R_0xb58, BIT(0), 0); + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + odm_set_bb_reg(dm, R_0xf14, BIT(16), 0x1); + odm_set_bb_reg(dm, R_0xf14, BIT(16), 0x0); + } +} + +void phydm_dynamic_ant_weighting(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#ifdef DYN_ANT_WEIGHTING_SUPPORT + #if (RTL8197F_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8197F)) + phydm_dynamic_ant_weighting_8197f(dm); + #endif + + #if (RTL8812A_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8812)) { + phydm_dynamic_ant_weighting_8812a(dm); + } + #endif + + #if (RTL8822B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8822B)) + phydm_dynamic_ant_weighting_8822b(dm); + #endif +#endif +} + +#ifdef DYN_ANT_WEIGHTING_SUPPORT +void phydm_ant_weight_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + + if (!(dm->support_ic_type & + (ODM_RTL8192F | ODM_RTL8822B | ODM_RTL8812 | ODM_RTL8197F))) { + return; + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "echo dis_dym_ant_weighting {0/1}\n"); + + } else { + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if (var1[0] == 1) { + dm->is_disable_dym_ant_weighting = 1; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Disable dyn-ant-weighting\n"); + } else { + dm->is_disable_dym_ant_weighting = 0; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Enable dyn-ant-weighting\n"); + } + } + *_used = used; + *_out_len = out_len; +} +#endif + +void phydm_trx_antenna_setting_init(void *dm_void, u8 num_rf_path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rx_ant = 0, tx_ant = 0; + u8 path_bitmap = 1; + + path_bitmap = (u8)phydm_gen_bitmask(num_rf_path); + + /*PHYDM_DBG(dm, ODM_COMP_INIT, "path_bitmap=0x%x\n", path_bitmap);*/ + + dm->tx_ant_status = path_bitmap; + dm->rx_ant_status = path_bitmap; + + if (num_rf_path == PDM_1SS) + return; + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & + (ODM_RTL8192F | ODM_RTL8192E | ODM_RTL8197F)) { + dm->rx_ant_status = (u8)odm_get_bb_reg(dm, R_0xc04, 0x3); + dm->tx_ant_status = (u8)odm_get_bb_reg(dm, R_0x90c, 0x3); + } else if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8814A)) { + dm->rx_ant_status = (u8)odm_get_bb_reg(dm, R_0x808, 0xf); + dm->tx_ant_status = (u8)odm_get_bb_reg(dm, R_0x80c, 0xf); + } + #endif + /* @trx_ant_status are already updated in trx mode API in JGR3 ICs */ + + PHYDM_DBG(dm, ODM_COMP_INIT, "[%s]ant_status{tx,rx}={0x%x, 0x%x}\n", + __func__, dm->tx_ant_status, dm->rx_ant_status); +} + +void phydm_config_ofdm_tx_path(void *dm_void, enum bb_path path) +{ +#if (RTL8192E_SUPPORT || RTL8192F_SUPPORT || RTL8812A_SUPPORT) + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 ofdm_tx_path = 0x33; + + if (dm->num_rf_path == PDM_1SS) + return; + + switch (dm->support_ic_type) { + #if (RTL8192E_SUPPORT || RTL8192F_SUPPORT) + case ODM_RTL8192E: + case ODM_RTL8192F: + if (path == BB_PATH_A) + odm_set_bb_reg(dm, R_0x90c, MASKDWORD, 0x81121313); + else if (path == BB_PATH_B) + odm_set_bb_reg(dm, R_0x90c, MASKDWORD, 0x82221323); + else if (path == BB_PATH_AB) + odm_set_bb_reg(dm, R_0x90c, MASKDWORD, 0x83321333); + + break; + #endif + + #if (RTL8812A_SUPPORT) + case ODM_RTL8812: + if (path == BB_PATH_A) + ofdm_tx_path = 0x11; + else if (path == BB_PATH_B) + ofdm_tx_path = 0x22; + else if (path == BB_PATH_AB) + ofdm_tx_path = 0x33; + + odm_set_bb_reg(dm, R_0x80c, 0xff00, ofdm_tx_path); + + break; + #endif + + default: + break; + } +#endif +} + +void phydm_config_ofdm_rx_path(void *dm_void, enum bb_path path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 val = 0; + + if (dm->support_ic_type & (ODM_RTL8192E | ODM_RTL8192F)) { +#if (RTL8192E_SUPPORT || RTL8192F_SUPPORT) + if (path == BB_PATH_A) + val = 1; + else if (path == BB_PATH_B) + val = 2; + else if (path == BB_PATH_AB) + val = 3; + + odm_set_bb_reg(dm, R_0xc04, 0xff, ((val << 4) | val)); + odm_set_bb_reg(dm, R_0xd04, 0xf, val); +#endif + } +#if (RTL8812A_SUPPORT || RTL8822B_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8822B)) { + if (path == BB_PATH_A) + val = 1; + else if (path == BB_PATH_B) + val = 2; + else if (path == BB_PATH_AB) + val = 3; + + odm_set_bb_reg(dm, R_0x808, MASKBYTE0, ((val << 4) | val)); + } +#endif +} + +void phydm_config_cck_rx_antenna_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & ODM_IC_1SS) + return; + + /*@CCK 2R CCA parameters*/ + odm_set_bb_reg(dm, R_0xa00, BIT(15), 0x0); /*@Disable Ant diversity*/ + odm_set_bb_reg(dm, R_0xa70, BIT(7), 0); /*@Concurrent CCA at LSB & USB*/ + odm_set_bb_reg(dm, R_0xa74, BIT(8), 0); /*RX path diversity enable*/ + odm_set_bb_reg(dm, R_0xa14, BIT(7), 0); /*r_en_mrc_antsel*/ + odm_set_bb_reg(dm, R_0xa20, (BIT(5) | BIT(4)), 1); /*@MBC weighting*/ + + if (dm->support_ic_type & (ODM_RTL8192E | ODM_RTL8197F | ODM_RTL8192F)) + odm_set_bb_reg(dm, R_0xa08, BIT(28), 1); /*r_cck_2nd_sel_eco*/ + else if (dm->support_ic_type & ODM_RTL8814A) + odm_set_bb_reg(dm, R_0xa84, BIT(28), 1); /*@2R CCA only*/ +#endif +} + +void phydm_config_cck_rx_path(void *dm_void, enum bb_path path) +{ +#if (defined(PHYDM_COMPILE_ABOVE_2SS)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 path_div_select = 0; + u8 cck_path[2] = {0}; + u8 en_2R_path = 0; + u8 en_2R_mrc = 0; + u8 i = 0, j = 0; + u8 num_enable_path = 0; + u8 cck_mrc_max_path = 2; + + if (dm->support_ic_type & ODM_IC_1SS) + return; + + for (i = 0; i < 4; i++) { + if (path & BIT(i)) { /*@ex: PHYDM_ABCD*/ + num_enable_path++; + cck_path[j] = i; + j++; + } + if (num_enable_path >= cck_mrc_max_path) + break; + } + + if (num_enable_path > 1) { + path_div_select = 1; + en_2R_path = 1; + en_2R_mrc = 1; + } else { + path_div_select = 0; + en_2R_path = 0; + en_2R_mrc = 0; + } + /*@CCK_1 input signal path*/ + odm_set_bb_reg(dm, R_0xa04, (BIT(27) | BIT(26)), cck_path[0]); + /*@CCK_2 input signal path*/ + odm_set_bb_reg(dm, R_0xa04, (BIT(25) | BIT(24)), cck_path[1]); + /*@enable Rx path diversity*/ + odm_set_bb_reg(dm, R_0xa74, BIT(8), path_div_select); + /*@enable 2R Rx path*/ + odm_set_bb_reg(dm, R_0xa2c, BIT(18), en_2R_path); + /*@enable 2R MRC*/ + odm_set_bb_reg(dm, R_0xa2c, BIT(22), en_2R_mrc); + if (dm->support_ic_type & (ODM_RTL8192F | ODM_RTL8197F)) { + if (path == BB_PATH_A) { + odm_set_bb_reg(dm, R_0xa04, (BIT(27) | BIT(26)), 0); + odm_set_bb_reg(dm, R_0xa04, (BIT(25) | BIT(24)), 0); + odm_set_bb_reg(dm, R_0xa74, BIT(8), 0); + odm_set_bb_reg(dm, R_0xa2c, (BIT(18) | BIT(17)), 0); + odm_set_bb_reg(dm, R_0xa2c, (BIT(22) | BIT(21)), 0); + } else if (path == BB_PATH_B) {/*@for DC cancellation*/ + odm_set_bb_reg(dm, R_0xa04, (BIT(27) | BIT(26)), 1); + odm_set_bb_reg(dm, R_0xa04, (BIT(25) | BIT(24)), 1); + odm_set_bb_reg(dm, R_0xa74, BIT(8), 0); + odm_set_bb_reg(dm, R_0xa2c, (BIT(18) | BIT(17)), 0); + odm_set_bb_reg(dm, R_0xa2c, (BIT(22) | BIT(21)), 0); + } else if (path == BB_PATH_AB) { + odm_set_bb_reg(dm, R_0xa04, (BIT(27) | BIT(26)), 0); + odm_set_bb_reg(dm, R_0xa04, (BIT(25) | BIT(24)), 1); + odm_set_bb_reg(dm, R_0xa74, BIT(8), 1); + odm_set_bb_reg(dm, R_0xa2c, (BIT(18) | BIT(17)), 1); + odm_set_bb_reg(dm, R_0xa2c, (BIT(22) | BIT(21)), 1); + } + } else if (dm->support_ic_type & ODM_RTL8822B) { + if (path == BB_PATH_A) { + odm_set_bb_reg(dm, R_0xa04, (BIT(27) | BIT(26)), 0); + odm_set_bb_reg(dm, R_0xa04, (BIT(25) | BIT(24)), 0); + } else { + odm_set_bb_reg(dm, R_0xa04, (BIT(27) | BIT(26)), 1); + odm_set_bb_reg(dm, R_0xa04, (BIT(25) | BIT(24)), 1); + } + } + +#endif +} + +void phydm_config_cck_tx_path(void *dm_void, enum bb_path path) +{ +#if (defined(PHYDM_COMPILE_ABOVE_2SS)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (path == BB_PATH_A) + odm_set_bb_reg(dm, R_0xa04, 0xf0000000, 0x8); + else if (path == BB_PATH_B) + odm_set_bb_reg(dm, R_0xa04, 0xf0000000, 0x4); + else /*if (path == BB_PATH_AB)*/ + odm_set_bb_reg(dm, R_0xa04, 0xf0000000, 0xc); +#endif +} + +void phydm_config_trx_path_v2(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8197G_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8198F_SUPPORT) + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 val[10] = {0}; + char help[] = "-h"; + u8 i = 0, input_idx = 0; + enum bb_path tx_path, rx_path, tx_path_ctrl; + boolean dbg_mode_en; + + if (!(dm->support_ic_type & + (ODM_RTL8822B | ODM_RTL8197F | ODM_RTL8192F | ODM_RTL8822C | + ODM_RTL8814B | ODM_RTL8812F | ODM_RTL8197G | ODM_RTL8198F))) + return; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &val[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + dbg_mode_en = (boolean)val[0]; + tx_path = (enum bb_path)val[1]; + rx_path = (enum bb_path)val[2]; + tx_path_ctrl = (enum bb_path)val[3]; + + if ((strcmp(input[1], help) == 0)) { + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8822B | + ODM_RTL8192F)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{en} {tx_path} {rx_path} {ff:auto, else:1ss_tx_path}\n" + ); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{en} {tx_path} {rx_path} {is_tx_2_path}\n"); + } + + } else if (dbg_mode_en) { + dm->is_disable_phy_api = false; + phydm_api_trx_mode(dm, tx_path, rx_path, tx_path_ctrl); + dm->is_disable_phy_api = true; + PDM_SNPF(out_len, used, output + used, out_len - used, + "T/RX path = 0x%x/0x%x, tx_path_ctrl=%d\n", + tx_path, rx_path, tx_path_ctrl); + PDM_SNPF(out_len, used, output + used, out_len - used, + "T/RX path_en={0x%x, 0x%x}, tx_1ss=%d\n", + dm->tx_ant_status, dm->rx_ant_status, + dm->tx_1ss_status); + } else { + dm->is_disable_phy_api = false; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Disable API debug mode\n"); + } +#endif +} + +void phydm_config_trx_path_v1(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ +#if (RTL8192E_SUPPORT || RTL8812A_SUPPORT) + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 val[10] = {0}; + char help[] = "-h"; + u8 i = 0, input_idx = 0; + + if (!(dm->support_ic_type & (ODM_RTL8192E | ODM_RTL8812))) + return; + + for (i = 0; i < 5; i++) { + if (input[i + 1]) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &val[i]); + input_idx++; + } + } + + if (input_idx == 0) + return; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0:CCK, 1:OFDM} {1:TX, 2:RX} {1:path_A, 2:path_B, 3:path_AB}\n"); + + *_used = used; + *_out_len = out_len; + return; + + } else if (val[0] == 0) { + /* @CCK */ + if (val[1] == 1) { /*TX*/ + if (val[2] == 1) + phydm_config_cck_tx_path(dm, BB_PATH_A); + else if (val[2] == 2) + phydm_config_cck_tx_path(dm, BB_PATH_B); + else if (val[2] == 3) + phydm_config_cck_tx_path(dm, BB_PATH_AB); + } else if (val[1] == 2) { /*RX*/ + + phydm_config_cck_rx_antenna_init(dm); + + if (val[2] == 1) + phydm_config_cck_rx_path(dm, BB_PATH_A); + else if (val[2] == 2) + phydm_config_cck_rx_path(dm, BB_PATH_B); + else if (val[2] == 3) + phydm_config_cck_rx_path(dm, BB_PATH_AB); + } + } + /* OFDM */ + else if (val[0] == 1) { + if (val[1] == 1) /*TX*/ + phydm_config_ofdm_tx_path(dm, val[2]); + else if (val[1] == 2) /*RX*/ + phydm_config_ofdm_rx_path(dm, val[2]); + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "PHYDM Set path [%s] [%s] = [%s%s%s%s]\n", + (val[0] == 1) ? "OFDM" : "CCK", + (val[1] == 1) ? "TX" : "RX", + (val[2] & 0x1) ? "A" : "", (val[2] & 0x2) ? "B" : "", + (val[2] & 0x4) ? "C" : "", + (val[2] & 0x8) ? "D" : ""); + + *_used = used; + *_out_len = out_len; +#endif +} + +void phydm_config_trx_path(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & (ODM_RTL8192E | ODM_RTL8812)) { + #if (RTL8192E_SUPPORT || RTL8812A_SUPPORT) + phydm_config_trx_path_v1(dm, input, _used, output, _out_len); + #endif + } else if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8197F | + ODM_RTL8192F | ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8197G | ODM_RTL8814B | ODM_RTL8198F)) { + #if (RTL8822B_SUPPORT || RTL8197F_SUPPORT ||\ + RTL8192F_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8814B_SUPPORT || RTL8812F_SUPPORT ||\ + RTL8197G_SUPPORT || RTL8198F_SUPPORT) + phydm_config_trx_path_v2(dm, input, _used, output, _out_len); + #endif + } +} + +void phydm_tx_2path(void *dm_void) +{ +#if (defined(PHYDM_COMPILE_IC_2SS)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum bb_path rx_path = (enum bb_path)dm->rx_ant_status; + + PHYDM_DBG(dm, ODM_COMP_API, "%s ======>\n", __func__); + + + if (!(dm->support_ic_type & ODM_IC_2SS)) + return; + + #if (RTL8822B_SUPPORT || RTL8192F_SUPPORT || RTL8197F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8812F_SUPPORT || RTL8197G_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8197F | ODM_RTL8192F | + ODM_RTL8822C | ODM_RTL8812F | ODM_RTL8197G)) + phydm_api_trx_mode(dm, BB_PATH_AB, rx_path, BB_PATH_AB); + #endif + + #if (RTL8812A_SUPPORT || RTL8192E_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8192E)) { + phydm_config_cck_tx_path(dm, BB_PATH_AB); + phydm_config_ofdm_tx_path(dm, BB_PATH_AB); + } + #endif +#endif +} + +void phydm_stop_3_wire(void *dm_void, u8 set_type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (set_type == PHYDM_SET) { + /*@[Stop 3-wires]*/ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_bb_reg(dm, R_0x180c, 0x3, 0x0); + odm_set_bb_reg(dm, R_0x180c, BIT(28), 0x1); + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) { + odm_set_bb_reg(dm, R_0x410c, 0x3, 0x0); + odm_set_bb_reg(dm, R_0x410c, BIT(28), 0x1); + } + #endif + + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + odm_set_bb_reg(dm, R_0x520c, 0x3, 0x0); + odm_set_bb_reg(dm, R_0x520c, BIT(28), 0x1); + odm_set_bb_reg(dm, R_0x530c, 0x3, 0x0); + odm_set_bb_reg(dm, R_0x530c, BIT(28), 0x1); + } + #endif + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0xc00, 0xf, 0x4); + odm_set_bb_reg(dm, R_0xe00, 0xf, 0x4); + } else { + odm_set_bb_reg(dm, R_0x88c, 0xf00000, 0xf); + } + + } else { /*@if (set_type == PHYDM_REVERT)*/ + + /*@[Start 3-wires]*/ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_bb_reg(dm, R_0x180c, 0x3, 0x3); + odm_set_bb_reg(dm, R_0x180c, BIT(28), 0x1); + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) { + odm_set_bb_reg(dm, R_0x410c, 0x3, 0x3); + odm_set_bb_reg(dm, R_0x410c, BIT(28), 0x1); + } + #endif + + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + odm_set_bb_reg(dm, R_0x520c, 0x3, 0x3); + odm_set_bb_reg(dm, R_0x520c, BIT(28), 0x1); + odm_set_bb_reg(dm, R_0x530c, 0x3, 0x3); + odm_set_bb_reg(dm, R_0x530c, BIT(28), 0x1); + } + #endif + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0xc00, 0xf, 0x7); + odm_set_bb_reg(dm, R_0xe00, 0xf, 0x7); + } else { + odm_set_bb_reg(dm, R_0x88c, 0xf00000, 0x0); + } + } +} + +u8 phydm_stop_ic_trx(void *dm_void, u8 set_type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_api_stuc *api = &dm->api_table; + u8 i = 0; + boolean trx_idle_success = false; + u32 dbg_port_value = 0; + + if (set_type == PHYDM_SET) { + /*[Stop TRX]---------------------------------------------------------*/ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + #if (RTL8723F_SUPPORT) + /*Judy 2020-0515*/ + /*set debug port to 0x0*/ + if (!phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, 0x0)) + return PHYDM_SET_FAIL; + #endif + for (i = 0; i < 100; i++) { + dbg_port_value = odm_get_bb_reg(dm, R_0x2db4, + MASKDWORD); + /* BB idle */ + if ((dbg_port_value & 0x1FFEFF3F) == 0 && + (dbg_port_value & 0xC0010000) == + 0xC0010000) { + PHYDM_DBG(dm, ODM_COMP_API, + "Stop trx wait for (%d) times\n", + i); + + trx_idle_success = true; + break; + } + } + } else { + /*set debug port to 0x0*/ + if (!phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, 0x0)) + return PHYDM_SET_FAIL; + for (i = 0; i < 100; i++) { + dbg_port_value = phydm_get_bb_dbg_port_val(dm); + /* PHYTXON && CCA_all */ + if (dm->support_ic_type & (ODM_RTL8721D | + ODM_RTL8710B | ODM_RTL8710C | + ODM_RTL8188F | ODM_RTL8723D)) { + if ((dbg_port_value & + (BIT(20) | BIT(15))) == 0) { + PHYDM_DBG(dm, ODM_COMP_API, + "Stop trx wait for (%d) times\n", + i); + + trx_idle_success = true; + break; + } + } else { + if ((dbg_port_value & + (BIT(17) | BIT(3))) == 0) { + PHYDM_DBG(dm, ODM_COMP_API, + "Stop trx wait for (%d) times\n", + i); + + trx_idle_success = true; + break; + } + } + ODM_delay_ms(1); + } + phydm_release_bb_dbg_port(dm); + } + + if (trx_idle_success) { + api->tx_queue_bitmap = odm_read_1byte(dm, R_0x522); + + /*pause all TX queue*/ + odm_set_mac_reg(dm, R_0x520, 0xff0000, 0xff); + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + /*disable OFDM RX CCA*/ + odm_set_bb_reg(dm, R_0x1d58, 0xff8, 0x1ff); + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + /*disable OFDM RX CCA*/ + odm_set_bb_reg(dm, R_0x838, BIT(1), 1); + } else { + api->rxiqc_reg1 = odm_read_4byte(dm, R_0xc14); + api->rxiqc_reg2 = odm_read_4byte(dm, R_0xc1c); + /* [ Set IQK Matrix = 0 ] + * equivalent to [ Turn off CCA] + */ + odm_set_bb_reg(dm, R_0xc14, MASKDWORD, 0x0); + odm_set_bb_reg(dm, R_0xc1c, MASKDWORD, 0x0); + } + phydm_dis_cck_trx(dm, PHYDM_SET); + } else { + return PHYDM_SET_FAIL; + } + + return PHYDM_SET_SUCCESS; + + } else { /*@if (set_type == PHYDM_REVERT)*/ + /*Release all TX queue*/ + odm_write_1byte(dm, R_0x522, api->tx_queue_bitmap); + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + /*@enable OFDM RX CCA*/ + odm_set_bb_reg(dm, R_0x1d58, 0xff8, 0x0); + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + /*@enable OFDM RX CCA*/ + odm_set_bb_reg(dm, R_0x838, BIT(1), 0); + } else { + /* @[Set IQK Matrix = 0] equivalent to [ Turn off CCA]*/ + odm_write_4byte(dm, R_0xc14, api->rxiqc_reg1); + odm_write_4byte(dm, R_0xc1c, api->rxiqc_reg2); + } + phydm_dis_cck_trx(dm, PHYDM_REVERT); + return PHYDM_SET_SUCCESS; + } +} + +void phydm_dis_cck_trx(void *dm_void, u8 set_type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_api_stuc *api = &dm->api_table; + + if (set_type == PHYDM_SET) { + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + if(dm->support_ic_type & ODM_RTL8723F) { + api->ccktx_path = 1; + /* @disable CCK CCA */ + odm_set_bb_reg(dm, R_0x2a24, BIT(13), 0x1); + /* @disable CCK Tx */ + odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x1); + } else { + api->ccktx_path = (u8)odm_get_bb_reg(dm, R_0x1a04, + 0xf0000000); + /* @CCK RxIQ weighting = [0,0] */ + odm_set_bb_reg(dm, R_0x1a14, 0x300, 0x3); + /* @disable CCK Tx */ + odm_set_bb_reg(dm, R_0x1a04, 0xf0000000, 0x0); + } + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + api->ccktx_path = (u8)odm_get_bb_reg(dm, R_0xa04, + 0xf0000000); + /* @disable CCK block */ + odm_set_bb_reg(dm, R_0x808, BIT(28), 0); + /* @disable CCK Tx */ + odm_set_bb_reg(dm, R_0xa04, 0xf0000000, 0x0); + } else { + api->ccktx_path = (u8)odm_get_bb_reg(dm, R_0xa04, + 0xf0000000); + /* @disable whole CCK block */ + odm_set_bb_reg(dm, R_0x800, BIT(24), 0); + /* @disable CCK Tx */ + odm_set_bb_reg(dm, R_0xa04, 0xf0000000, 0x0); + } + } else if (set_type == PHYDM_REVERT) { + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + if(dm->support_ic_type & ODM_RTL8723F) { + /* @enable CCK CCA */ + odm_set_bb_reg(dm, R_0x2a24, BIT(13), 0x0); + /* @enable CCK Tx */ + odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x0); + } else { + /* @CCK RxIQ weighting = [1,1] */ + odm_set_bb_reg(dm, R_0x1a14, 0x300, 0x0); + /* @enable CCK Tx */ + odm_set_bb_reg(dm, R_0x1a04, 0xf0000000, + api->ccktx_path); + } + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + /* @enable CCK block */ + odm_set_bb_reg(dm, R_0x808, BIT(28), 1); + /* @enable CCK Tx */ + odm_set_bb_reg(dm, R_0xa04, 0xf0000000, + api->ccktx_path); + } else { + /* @enable whole CCK block */ + odm_set_bb_reg(dm, R_0x800, BIT(24), 1); + /* @enable CCK Tx */ + odm_set_bb_reg(dm, R_0xa04, 0xf0000000, + api->ccktx_path); + } + } +} + +void phydm_bw_fixed_enable(void *dm_void, u8 enable) +{ +#ifdef CONFIG_BW_INDICATION + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean val = (enable == FUNC_ENABLE) ? 1 : 0; + + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8822B | ODM_RTL8195B)) + odm_set_bb_reg(dm, R_0x840, BIT(4), val); + else if (dm->support_ic_type & ODM_RTL8822C) + odm_set_bb_reg(dm, R_0x878, BIT(28), val); +#endif +} + +void phydm_bw_fixed_setting(void *dm_void) +{ +#ifdef CONFIG_BW_INDICATION + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_api_stuc *api = &dm->api_table; + u8 bw = *dm->band_width; + u32 reg = 0, reg_mask = 0, reg_value = 0; + + if (!(dm->support_ic_type & ODM_DYM_BW_INDICATION_SUPPORT)) + return; + + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8822B | + ODM_RTL8195B)) { + reg = R_0x840; + reg_mask = 0xf; + reg_value = api->pri_ch_idx; + } else if (dm->support_ic_type & ODM_RTL8822C) { + reg = R_0x878; + reg_mask = 0xc0000000; + reg_value = 0x0; + } + + switch (bw) { + case CHANNEL_WIDTH_80: + odm_set_bb_reg(dm, reg, reg_mask, reg_value); + break; + case CHANNEL_WIDTH_40: + odm_set_bb_reg(dm, reg, reg_mask, reg_value); + break; + default: + odm_set_bb_reg(dm, reg, reg_mask, 0x0); + } + + phydm_bw_fixed_enable(dm, FUNC_ENABLE); +#endif +} + +void phydm_set_ext_switch(void *dm_void, u32 ext_ant_switch) +{ +#if (RTL8821A_SUPPORT || RTL8881A_SUPPORT) + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ic_type & (ODM_RTL8821 | ODM_RTL8881A))) + return; + + /*Output Pin Settings*/ + + /*select DPDT_P and DPDT_N as output pin*/ + odm_set_mac_reg(dm, R_0x4c, BIT(23), 0); + + /*@by WLAN control*/ + odm_set_mac_reg(dm, R_0x4c, BIT(24), 1); + + /*@DPDT_N = 1b'0*/ /*@DPDT_P = 1b'0*/ + odm_set_bb_reg(dm, R_0xcb4, 0xFF, 77); + + if (ext_ant_switch == 1) { /*@2b'01*/ + odm_set_bb_reg(dm, R_0xcb4, (BIT(29) | BIT(28)), 1); + PHYDM_DBG(dm, ODM_COMP_API, "8821A ant swh=2b'01\n"); + } else if (ext_ant_switch == 2) { /*@2b'10*/ + odm_set_bb_reg(dm, R_0xcb4, BIT(29) | BIT(28), 2); + PHYDM_DBG(dm, ODM_COMP_API, "*8821A ant swh=2b'10\n"); + } +#endif +} + +void phydm_csi_mask_enable(void *dm_void, u32 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean en = false; + + en = (enable == FUNC_ENABLE) ? true : false; + + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + odm_set_bb_reg(dm, R_0xd2c, BIT(28), en); + PHYDM_DBG(dm, ODM_COMP_API, + "Enable CSI Mask: Reg 0xD2C[28] = ((0x%x))\n", en); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_bb_reg(dm, R_0xc0c, BIT(3), en); + PHYDM_DBG(dm, ODM_COMP_API, + "Enable CSI Mask: Reg 0xc0c[3] = ((0x%x))\n", en); + #endif + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0x874, BIT(0), en); + PHYDM_DBG(dm, ODM_COMP_API, + "Enable CSI Mask: Reg 0x874[0] = ((0x%x))\n", en); + } +} + +void phydm_clean_all_csi_mask(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + odm_set_bb_reg(dm, R_0xd40, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0xd44, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0xd48, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0xd4c, MASKDWORD, 0); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + u8 i = 0, idx_lmt = 0; + + if (dm->support_ic_type & + (ODM_RTL8822C | ODM_RTL8812F | ODM_RTL8197G)) + idx_lmt = 127; + else /*@for IC supporting 80 + 80*/ + idx_lmt = 255; + + odm_set_bb_reg(dm, R_0x1ee8, 0x3, 0x3); + odm_set_bb_reg(dm, R_0x1d94, BIT(31) | BIT(30), 0x1); + for (i = 0; i < idx_lmt; i++) { + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, i); + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE0, 0x0); + } + odm_set_bb_reg(dm, R_0x1ee8, 0x3, 0x0); + #endif + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0x880, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0x884, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0x888, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0x88c, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0x890, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0x894, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0x898, MASKDWORD, 0); + odm_set_bb_reg(dm, R_0x89c, MASKDWORD, 0); + } +} + +void phydm_set_csi_mask(void *dm_void, u32 tone_idx_tmp, u8 tone_direction) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 byte_offset = 0, bit_offset = 0; + u32 target_reg = 0; + u8 reg_tmp_value = 0; + u32 tone_num = 64; + u32 tone_num_shift = 0; + u32 csi_mask_reg_p = 0, csi_mask_reg_n = 0; + + /* @calculate real tone idx*/ + if ((tone_idx_tmp % 10) >= 5) + tone_idx_tmp += 10; + + tone_idx_tmp = (tone_idx_tmp / 10); + + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + tone_num = 64; + csi_mask_reg_p = 0xD40; + csi_mask_reg_n = 0xD48; + + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + tone_num = 128; + csi_mask_reg_p = 0x880; + csi_mask_reg_n = 0x890; + } + + if (tone_direction == FREQ_POSITIVE) { + if (tone_idx_tmp >= (tone_num - 1)) + tone_idx_tmp = (tone_num - 1); + + byte_offset = (u8)(tone_idx_tmp >> 3); + bit_offset = (u8)(tone_idx_tmp & 0x7); + target_reg = csi_mask_reg_p + byte_offset; + + } else { + tone_num_shift = tone_num; + + if (tone_idx_tmp >= tone_num) + tone_idx_tmp = tone_num; + + tone_idx_tmp = tone_num - tone_idx_tmp; + + byte_offset = (u8)(tone_idx_tmp >> 3); + bit_offset = (u8)(tone_idx_tmp & 0x7); + target_reg = csi_mask_reg_n + byte_offset; + } + + reg_tmp_value = odm_read_1byte(dm, target_reg); + PHYDM_DBG(dm, ODM_COMP_API, + "Pre Mask tone idx[%d]: Reg0x%x = ((0x%x))\n", + (tone_idx_tmp + tone_num_shift), target_reg, reg_tmp_value); + reg_tmp_value |= BIT(bit_offset); + odm_write_1byte(dm, target_reg, reg_tmp_value); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone idx[%d]: Reg0x%x = ((0x%x))\n", + (tone_idx_tmp + tone_num_shift), target_reg, reg_tmp_value); +} + +void phydm_set_nbi_reg(void *dm_void, u32 tone_idx_tmp, u32 bw) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + /*tone_idx X 10*/ + u32 nbi_128[NBI_128TONE] = {25, 55, 85, 115, 135, + 155, 185, 205, 225, 245, + 265, 285, 305, 335, 355, + 375, 395, 415, 435, 455, + 485, 505, 525, 555, 585, 615, 635}; + /*tone_idx X 10*/ + u32 nbi_256[NBI_256TONE] = {25, 55, 85, 115, 135, + 155, 175, 195, 225, 245, + 265, 285, 305, 325, 345, + 365, 385, 405, 425, 445, + 465, 485, 505, 525, 545, + 565, 585, 605, 625, 645, + 665, 695, 715, 735, 755, + 775, 795, 815, 835, 855, + 875, 895, 915, 935, 955, + 975, 995, 1015, 1035, 1055, + 1085, 1105, 1125, 1145, 1175, + 1195, 1225, 1255, 1275}; + u32 reg_idx = 0; + u32 i; + u8 nbi_table_idx = FFT_128_TYPE; + + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + nbi_table_idx = FFT_128_TYPE; + } else if (dm->support_ic_type & ODM_IC_11AC_1_SERIES) { + nbi_table_idx = FFT_256_TYPE; + } else if (dm->support_ic_type & ODM_IC_11AC_2_SERIES) { + if (bw == 80) + nbi_table_idx = FFT_256_TYPE; + else /*@20M, 40M*/ + nbi_table_idx = FFT_128_TYPE; + } + + if (nbi_table_idx == FFT_128_TYPE) { + for (i = 0; i < NBI_128TONE; i++) { + if (tone_idx_tmp < nbi_128[i]) { + reg_idx = i + 1; + break; + } + } + + } else if (nbi_table_idx == FFT_256_TYPE) { + for (i = 0; i < NBI_256TONE; i++) { + if (tone_idx_tmp < nbi_256[i]) { + reg_idx = i + 1; + break; + } + } + } + + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + odm_set_bb_reg(dm, R_0xc40, 0x1f000000, reg_idx); + PHYDM_DBG(dm, ODM_COMP_API, + "Set tone idx: Reg0xC40[28:24] = ((0x%x))\n", + reg_idx); + } else { + odm_set_bb_reg(dm, R_0x87c, 0xfc000, reg_idx); + PHYDM_DBG(dm, ODM_COMP_API, + "Set tone idx: Reg0x87C[19:14] = ((0x%x))\n", + reg_idx); + } +} + +void phydm_nbi_enable(void *dm_void, u32 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 val = 0; + + val = (enable == FUNC_ENABLE) ? 1 : 0; + + PHYDM_DBG(dm, ODM_COMP_API, "Enable NBI=%d\n", val); + + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + if (dm->support_ic_type & (ODM_RTL8192F | ODM_RTL8197F)) { + val = (enable == FUNC_ENABLE) ? 0xf : 0; + odm_set_bb_reg(dm, R_0xc50, 0xf000000, val); + } else { + odm_set_bb_reg(dm, R_0xc40, BIT(9), val); + } + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C | + ODM_RTL8195B)) { + odm_set_bb_reg(dm, R_0x87c, BIT(13), val); + odm_set_bb_reg(dm, R_0xc20, BIT(28), val); + if (dm->rf_type > RF_1T1R) + odm_set_bb_reg(dm, R_0xe20, BIT(28), val); + } else { + odm_set_bb_reg(dm, R_0x87c, BIT(13), val); + } + } +} + +u8 phydm_find_fc(void *dm_void, u32 channel, u32 bw, u32 second_ch, u32 *fc_in) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 fc = *fc_in; + u32 start_ch_per_40m[NUM_START_CH_40M] = {36, 44, 52, 60, 100, + 108, 116, 124, 132, 140, + 149, 157, 165, 173}; + u32 start_ch_per_80m[NUM_START_CH_80M] = {36, 52, 100, 116, 132, + 149, 165}; + u32 *start_ch = &start_ch_per_40m[0]; + u32 num_start_channel = NUM_START_CH_40M; + u32 channel_offset = 0; + u32 i; + + /*@2.4G*/ + if (channel <= 14 && channel > 0) { + if (bw == 80) + return PHYDM_SET_FAIL; + + fc = 2412 + (channel - 1) * 5; + + if (bw == 40 && second_ch == PHYDM_ABOVE) { + if (channel >= 10) { + PHYDM_DBG(dm, ODM_COMP_API, + "CH = ((%d)), Scnd_CH = ((%d)) Error setting\n", + channel, second_ch); + return PHYDM_SET_FAIL; + } + fc += 10; + } else if (bw == 40 && (second_ch == PHYDM_BELOW)) { + if (channel <= 2) { + PHYDM_DBG(dm, ODM_COMP_API, + "CH = ((%d)), Scnd_CH = ((%d)) Error setting\n", + channel, second_ch); + return PHYDM_SET_FAIL; + } + fc -= 10; + } + } + /*@5G*/ + else if (channel >= 36 && channel <= 177) { + if (bw != 20) { + if (bw == 40) { + num_start_channel = NUM_START_CH_40M; + start_ch = &start_ch_per_40m[0]; + channel_offset = CH_OFFSET_40M; + } else if (bw == 80) { + num_start_channel = NUM_START_CH_80M; + start_ch = &start_ch_per_80m[0]; + channel_offset = CH_OFFSET_80M; + } + + for (i = 0; i < (num_start_channel - 1); i++) { + if (channel < start_ch[i + 1]) { + channel = start_ch[i] + channel_offset; + break; + } + } + PHYDM_DBG(dm, ODM_COMP_API, "Mod_CH = ((%d))\n", + channel); + } + + fc = 5180 + (channel - 36) * 5; + + } else { + PHYDM_DBG(dm, ODM_COMP_API, "CH = ((%d)) Error setting\n", + channel); + return PHYDM_SET_FAIL; + } + + *fc_in = fc; + + return PHYDM_SET_SUCCESS; +} + +u8 phydm_find_intf_distance(void *dm_void, u32 bw, u32 fc, u32 f_interference, + u32 *tone_idx_tmp_in) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 bw_up = 0, bw_low = 0; + u32 int_distance = 0; + u32 tone_idx_tmp = 0; + u8 set_result = PHYDM_SET_NO_NEED; + + bw_up = fc + bw / 2; + bw_low = fc - bw / 2; + + PHYDM_DBG(dm, ODM_COMP_API, + "[f_l, fc, fh] = [ %d, %d, %d ], f_int = ((%d))\n", bw_low, + fc, bw_up, f_interference); + + if (f_interference >= bw_low && f_interference <= bw_up) { + int_distance = DIFF_2(fc, f_interference); + /*@10*(int_distance /0.3125)*/ + tone_idx_tmp = (int_distance << 5); + PHYDM_DBG(dm, ODM_COMP_API, + "int_distance = ((%d MHz)) Mhz, tone_idx_tmp = ((%d.%d))\n", + int_distance, tone_idx_tmp / 10, + tone_idx_tmp % 10); + *tone_idx_tmp_in = tone_idx_tmp; + set_result = PHYDM_SET_SUCCESS; + } + + return set_result; +} + +u8 phydm_csi_mask_setting(void *dm_void, u32 enable, u32 ch, u32 bw, + u32 f_intf, u32 sec_ch) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 fc = 2412; + u8 direction = FREQ_POSITIVE; + u32 tone_idx = 0; + u8 set_result = PHYDM_SET_SUCCESS; + u8 rpt = 0; + + if (enable == FUNC_DISABLE) { + set_result = PHYDM_SET_SUCCESS; + phydm_clean_all_csi_mask(dm); + + } else { + PHYDM_DBG(dm, ODM_COMP_API, + "[Set CSI MASK_] CH = ((%d)), BW = ((%d)), f_intf = ((%d)), Scnd_CH = ((%s))\n", + ch, bw, f_intf, + (((bw == 20) || (ch > 14)) ? "Don't care" : + (sec_ch == PHYDM_ABOVE) ? "H" : "L")); + + /*@calculate fc*/ + if (phydm_find_fc(dm, ch, bw, sec_ch, &fc) == PHYDM_SET_FAIL) { + set_result = PHYDM_SET_FAIL; + } else { + /*@calculate interference distance*/ + rpt = phydm_find_intf_distance(dm, bw, fc, f_intf, + &tone_idx); + if (rpt == PHYDM_SET_SUCCESS) { + if (f_intf >= fc) + direction = FREQ_POSITIVE; + else + direction = FREQ_NEGATIVE; + + phydm_set_csi_mask(dm, tone_idx, direction); + set_result = PHYDM_SET_SUCCESS; + } else { + set_result = PHYDM_SET_NO_NEED; + } + } + } + + if (set_result == PHYDM_SET_SUCCESS) + phydm_csi_mask_enable(dm, enable); + else + phydm_csi_mask_enable(dm, FUNC_DISABLE); + + return set_result; +} + +boolean phydm_spur_case_mapping(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 channel = *dm->channel, bw = *dm->band_width; + boolean mapping_result = false; +#if (RTL8814B_SUPPORT == 1) + if (channel == 153 && bw == CHANNEL_WIDTH_20) { + odm_set_bb_reg(dm, R_0x804, BIT(31), 0); + odm_set_bb_reg(dm, R_0xc00, BIT(25) | BIT(24), 0); + mapping_result = true; + } else if (channel == 151 && bw == CHANNEL_WIDTH_40) { + odm_set_bb_reg(dm, R_0x804, BIT(31), 0); + odm_set_bb_reg(dm, R_0xc00, BIT(25) | BIT(24), 0); + mapping_result = true; + } else if (channel == 155 && bw == CHANNEL_WIDTH_80) { + odm_set_bb_reg(dm, R_0x804, BIT(31), 0); + odm_set_bb_reg(dm, R_0xc00, BIT(25) | BIT(24), 0); + mapping_result = true; + } else { + odm_set_bb_reg(dm, R_0x804, BIT(31), 1); + odm_set_bb_reg(dm, R_0xc00, BIT(25) | BIT(24), 1); + } +#endif + return mapping_result; +} + +enum odm_rf_band phydm_ch_to_rf_band(void *dm_void, u8 central_ch) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum odm_rf_band rf_band = ODM_RF_BAND_5G_LOW; + + if (central_ch <= 14) + rf_band = ODM_RF_BAND_2G; + else if (central_ch >= 36 && central_ch <= 64) + rf_band = ODM_RF_BAND_5G_LOW; + else if ((central_ch >= 100) && (central_ch <= 144)) + rf_band = ODM_RF_BAND_5G_MID; + else if (central_ch >= 149) + rf_band = ODM_RF_BAND_5G_HIGH; + else + PHYDM_DBG(dm, ODM_COMP_API, "mapping channel to band fail\n"); + + return rf_band; +} + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +u32 phydm_rf_psd_jgr3(void *dm_void, u8 path, u32 tone_idx) +{ +#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg_1b04 = 0, reg_1b08 = 0, reg_1b0c_11_10 = 0; + u32 reg_1b14 = 0, reg_1b18 = 0, reg_1b1c = 0; + u32 reg_1b28 = 0; + u32 reg_1bcc_5_0 = 0; + u32 reg_1b2c_27_16 = 0, reg_1b34 = 0, reg_1bd4 = 0; + u32 reg_180c = 0, reg_410c = 0, reg_520c = 0, reg_530c = 0; + u32 igi = 0; + u32 i = 0; + u32 psd_val = 0, psd_val_msb = 0, psd_val_lsb = 0, psd_max = 0; + u32 psd_status_temp = 0; + u16 poll_cnt = 0; + + /*read and record the ori. value*/ + reg_1b04 = odm_get_bb_reg(dm, R_0x1b04, MASKDWORD); + reg_1b08 = odm_get_bb_reg(dm, R_0x1b08, MASKDWORD); + reg_1b0c_11_10 = odm_get_bb_reg(dm, R_0x1b0c, 0xc00); + reg_1b14 = odm_get_bb_reg(dm, R_0x1b14, MASKDWORD); + reg_1b18 = odm_get_bb_reg(dm, R_0x1b18, MASKDWORD); + reg_1b1c = odm_get_bb_reg(dm, R_0x1b1c, MASKDWORD); + reg_1b28 = odm_get_bb_reg(dm, R_0x1b28, MASKDWORD); + reg_1bcc_5_0 = odm_get_bb_reg(dm, R_0x1bcc, 0x3f); + reg_1b2c_27_16 = odm_get_bb_reg(dm, R_0x1b2c, 0xfff0000); + reg_1b34 = odm_get_bb_reg(dm, R_0x1b34, MASKDWORD); + reg_1bd4 = odm_get_bb_reg(dm, R_0x1bd4, MASKDWORD); + igi = odm_get_bb_reg(dm, R_0x1d70, MASKDWORD); + reg_180c = odm_get_bb_reg(dm, R_0x180c, 0x3); + reg_410c = odm_get_bb_reg(dm, R_0x410c, 0x3); + reg_520c = odm_get_bb_reg(dm, R_0x520c, 0x3); + reg_530c = odm_get_bb_reg(dm, R_0x530c, 0x3); + + /*rf psd reg setting*/ + odm_set_bb_reg(dm, R_0x1b00, 0x6, path); /*path is RF_path*/ + odm_set_bb_reg(dm, R_0x1b04, MASKDWORD, 0x0); + odm_set_bb_reg(dm, R_0x1b08, MASKDWORD, 0x80); + odm_set_bb_reg(dm, R_0x1b0c, 0xc00, 0x3); + odm_set_bb_reg(dm, R_0x1b14, MASKDWORD, 0x0); + odm_set_bb_reg(dm, R_0x1b18, MASKDWORD, 0x1); +/*#if (DM_ODM_SUPPORT_TYPE == ODM_AP)*/ + odm_set_bb_reg(dm, R_0x1b1c, MASKDWORD, 0x82103D21); +/*#else*/ + /*odm_set_bb_reg(dm, R_0x1b1c, MASKDWORD, 0x821A3D21);*/ +/*#endif*/ + odm_set_bb_reg(dm, R_0x1b28, MASKDWORD, 0x0); + odm_set_bb_reg(dm, R_0x1bcc, 0x3f, 0x3f); + odm_set_bb_reg(dm, R_0x8a0, 0xf, 0x0); /* AGC off */ + odm_set_bb_reg(dm, R_0x1d70, MASKDWORD, 0x20202020); + + for (i = tone_idx - 1; i <= tone_idx + 1; i++) { + /*set psd tone_idx for detection*/ + odm_set_bb_reg(dm, R_0x1b2c, 0xfff0000, i); + /*one shot for RXIQK psd*/ + odm_set_bb_reg(dm, R_0x1b34, MASKDWORD, 0x1); + odm_set_bb_reg(dm, R_0x1b34, MASKDWORD, 0x0); + + if (dm->support_ic_type & ODM_RTL8814B) + for (poll_cnt = 0; poll_cnt < 20; poll_cnt++) { + odm_set_bb_reg(dm, R_0x1bd4, 0x3f0000, 0x2b); + psd_status_temp = odm_get_bb_reg(dm, R_0x1bfc, + BIT(1)); + if (!psd_status_temp) + ODM_delay_us(10); + else + break; + } + else + ODM_delay_us(250); + + /*read RxIQK power*/ + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, 0x00250001); + if (dm->support_ic_type & ODM_RTL8814B) + psd_val_msb = odm_get_bb_reg(dm, R_0x1bfc, 0x7ff0000); + else if (dm->support_ic_type & ODM_RTL8198F) + psd_val_msb = odm_get_bb_reg(dm, R_0x1bfc, 0x1f0000); + + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, 0x002e0001); + psd_val_lsb = odm_get_bb_reg(dm, R_0x1bfc, MASKDWORD); + if (dm->support_ic_type & ODM_RTL8814B) + psd_val = (psd_val_msb << 21) + (psd_val_lsb >> 11); + else if (dm->support_ic_type & ODM_RTL8198F) + psd_val = (psd_val_msb << 27) + (psd_val_lsb >> 5); + + if (psd_val > psd_max) + psd_max = psd_val; + } + + /*refill the ori. value*/ + odm_set_bb_reg(dm, R_0x1b00, 0x6, path); + odm_set_bb_reg(dm, R_0x1b04, MASKDWORD, reg_1b04); + odm_set_bb_reg(dm, R_0x1b08, MASKDWORD, reg_1b08); + odm_set_bb_reg(dm, R_0x1b0c, 0xc00, reg_1b0c_11_10); + odm_set_bb_reg(dm, R_0x1b14, MASKDWORD, reg_1b14); + odm_set_bb_reg(dm, R_0x1b18, MASKDWORD, reg_1b18); + odm_set_bb_reg(dm, R_0x1b1c, MASKDWORD, reg_1b1c); + odm_set_bb_reg(dm, R_0x1b28, MASKDWORD, reg_1b28); + odm_set_bb_reg(dm, R_0x1bcc, 0x3f, reg_1bcc_5_0); + odm_set_bb_reg(dm, R_0x1b2c, 0xfff0000, reg_1b2c_27_16); + odm_set_bb_reg(dm, R_0x1b34, MASKDWORD, reg_1b34); + odm_set_bb_reg(dm, R_0x1bd4, MASKDWORD, reg_1bd4); + odm_set_bb_reg(dm, R_0x8a0, 0xf, 0xf); /* AGC on */ + odm_set_bb_reg(dm, R_0x1d70, MASKDWORD, igi); + PHYDM_DBG(dm, ODM_COMP_API, "psd_max %d\n", psd_max); + + return psd_max; +#else + return 0; +#endif +} + +u8 phydm_find_intf_distance_jgr3(void *dm_void, u32 bw, u32 fc, + u32 f_interference, u32 *tone_idx_tmp_in) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 bw_up = 0, bw_low = 0; + u32 int_distance = 0; + u32 tone_idx_tmp = 0; + u8 set_result = PHYDM_SET_NO_NEED; + u8 channel = *dm->channel; + + bw_up = 1000 * (fc + bw / 2); + bw_low = 1000 * (fc - bw / 2); + fc = 1000 * fc; + + PHYDM_DBG(dm, ODM_COMP_API, + "[f_l, fc, fh] = [ %d, %d, %d ], f_int = ((%d))\n", bw_low, + fc, bw_up, f_interference); + + if (f_interference >= bw_low && f_interference <= bw_up) { + int_distance = DIFF_2(fc, f_interference); + /*@10*(int_distance /0.3125)*/ + if (channel < 15 && + (dm->support_ic_type & (ODM_RTL8814B | ODM_RTL8198F))) + tone_idx_tmp = int_distance / 312; + else + tone_idx_tmp = ((int_distance + 156) / 312); + PHYDM_DBG(dm, ODM_COMP_API, + "int_distance = ((%d)) , tone_idx_tmp = ((%d))\n", + int_distance, tone_idx_tmp); + *tone_idx_tmp_in = tone_idx_tmp; + set_result = PHYDM_SET_SUCCESS; + } + + return set_result; +} + +u8 phydm_csi_mask_setting_jgr3(void *dm_void, u32 enable, u32 ch, u32 bw, + u32 f_intf, u32 sec_ch, u8 wgt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 fc = 2412; + u8 direction = FREQ_POSITIVE; + u32 tone_idx = 0; + u8 set_result = PHYDM_SET_SUCCESS; + u8 rpt = 0; + + if (enable == FUNC_DISABLE) { + phydm_csi_mask_enable(dm, FUNC_ENABLE); + phydm_clean_all_csi_mask(dm); + phydm_csi_mask_enable(dm, FUNC_DISABLE); + set_result = PHYDM_SET_SUCCESS; + } else { + PHYDM_DBG(dm, ODM_COMP_API, + "[Set CSI MASK] CH = ((%d)), BW = ((%d)), f_intf = ((%d)), Scnd_CH = ((%s)), wgt = ((%d))\n", + ch, bw, f_intf, + (((bw == 20) || (ch > 14)) ? "Don't care" : + (sec_ch == PHYDM_ABOVE) ? "H" : "L"), wgt); + + /*@calculate fc*/ + if (phydm_find_fc(dm, ch, bw, sec_ch, &fc) == PHYDM_SET_FAIL) { + set_result = PHYDM_SET_FAIL; + } else { + /*@calculate interference distance*/ + rpt = phydm_find_intf_distance_jgr3(dm, bw, fc, f_intf, + &tone_idx); + if (rpt == PHYDM_SET_SUCCESS) { + if (f_intf >= 1000 * fc) + direction = FREQ_POSITIVE; + else + direction = FREQ_NEGATIVE; + + phydm_csi_mask_enable(dm, FUNC_ENABLE); + phydm_set_csi_mask_jgr3(dm, tone_idx, direction, + wgt); + set_result = PHYDM_SET_SUCCESS; + } else { + set_result = PHYDM_SET_NO_NEED; + } + } + if (!(set_result == PHYDM_SET_SUCCESS)) + phydm_csi_mask_enable(dm, FUNC_DISABLE); + } + + return set_result; +} + +void phydm_set_csi_mask_jgr3(void *dm_void, u32 tone_idx_tmp, u8 tone_direction, + u8 wgt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 multi_tone_idx_tmp = 0; + u32 reg_tmp = 0; + u32 tone_num = 64; + u32 table_addr = 0; + u32 addr = 0; + u8 rf_bw = 0; + u8 value = 0; + u8 channel = *dm->channel; + + rf_bw = odm_read_1byte(dm, R_0x9b0); + if (((rf_bw & 0xc) >> 2) == 0x2) + tone_num = 128; /* @RF80 : tone(-1) at tone_idx=255 */ + else + tone_num = 64; /* @RF20/40 : tone(-1) at tone_idx=127 */ + + if (tone_direction == FREQ_POSITIVE) { + if (tone_idx_tmp >= (tone_num - 1)) + tone_idx_tmp = (tone_num - 1); + } else { + if (tone_idx_tmp >= tone_num) + tone_idx_tmp = tone_num; + + tone_idx_tmp = (tone_num << 1) - tone_idx_tmp; + } + table_addr = tone_idx_tmp >> 1; + + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "Pre Mask tone idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + odm_set_bb_reg(dm, R_0x1ee8, 0x3, 0x3); + odm_set_bb_reg(dm, R_0x1d94, BIT(31) | BIT(30), 0x1); + + if (channel < 15 && + (dm->support_ic_type & (ODM_RTL8814B | ODM_RTL8198F))) { + if (tone_idx_tmp % 2 == 1) { + if (tone_direction == FREQ_POSITIVE) { + /*===Tone 1===*/ + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = (BIT(3) | (wgt & 0x7)) << 4; + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone 1 idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + /*===Tone 2===*/ + value = 0; + multi_tone_idx_tmp = tone_idx_tmp + 1; + table_addr = multi_tone_idx_tmp >> 1; + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = (BIT(3) | (wgt & 0x7)); + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone 2 idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + } else { + /*===Tone 1 & 2===*/ + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = ((BIT(3) | (wgt & 0x7)) << 4) | + (BIT(3) | (wgt & 0x7)); + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone 1 & 2 idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + } + } else { + if (tone_direction == FREQ_POSITIVE) { + /*===Tone 1 & 2===*/ + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = ((BIT(3) | (wgt & 0x7)) << 4) | + (BIT(3) | (wgt & 0x7)); + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone 1 & 2 idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + } else { + /*===Tone 1===*/ + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = (BIT(3) | (wgt & 0x7)); + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone 1 idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + + /*===Tone 2===*/ + value = 0; + multi_tone_idx_tmp = tone_idx_tmp - 1; + table_addr = multi_tone_idx_tmp >> 1; + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = (BIT(3) | (wgt & 0x7)) << 4; + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone 2 idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + } + } + } else { + if ((dm->support_ic_type & (ODM_RTL8814B)) && + phydm_spur_case_mapping(dm)) { + if (!(tone_idx_tmp % 2)) { + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = ((BIT(3) | (((wgt + 4) <= 7 ? (wgt + + 4) : 7) & 0x7)) << 4) | (BIT(3) | + (wgt & 0x7)); + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + if (tone_idx_tmp == 0) + table_addr = tone_num - 1; + else + table_addr = table_addr - 1; + if (tone_idx_tmp != tone_num) { + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = (BIT(3) | (((wgt + 4) <= 7 ? + (wgt + 4) : 7) & 0x7)) << 4; + odm_set_bb_reg(dm, R_0x1d94, 0xff, + value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask Reg0x1d94 = ((0x%x))\n", + reg_tmp); + } + } else { + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = ((BIT(3) | (wgt & 0x7)) << 4) | + (BIT(3) | (((wgt + 4) <= 7 ? (wgt + + 4) : 7) & 0x7)); + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + if (tone_idx_tmp == (tone_num << 1) - 1) + table_addr = 0; + else + table_addr = table_addr + 1; + if (tone_idx_tmp != tone_num - 1) { + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, + (table_addr & 0xff)); + value = (BIT(3) | (((wgt + 4) <= 7 ? + (wgt + 4) : 7) & 0x7)); + odm_set_bb_reg(dm, R_0x1d94, 0xff, + value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask Reg0x1d94 = ((0x%x))\n", + reg_tmp); + } + } + } else { + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, (table_addr & + 0xff)); + if (tone_idx_tmp % 2) + value = (BIT(3) | (wgt & 0x7)) << 4; + else + value = BIT(3) | (wgt & 0x7); + + odm_set_bb_reg(dm, R_0x1d94, 0xff, value); + reg_tmp = odm_read_4byte(dm, R_0x1d94); + PHYDM_DBG(dm, ODM_COMP_API, + "New Mask tone idx[%d]: Reg0x1d94 = ((0x%x))\n", + tone_idx_tmp, reg_tmp); + } + } + odm_set_bb_reg(dm, R_0x1ee8, 0x3, 0x0); +} + +void phydm_nbi_reset_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_set_bb_reg(dm, R_0x818, BIT(3), 1); + odm_set_bb_reg(dm, R_0x1d3c, 0x78000000, 0); + odm_set_bb_reg(dm, R_0x818, BIT(3), 0); + odm_set_bb_reg(dm, R_0x818, BIT(11), 0); + #if RTL8814B_SUPPORT + if (dm->support_ic_type & ODM_RTL8814B) { + odm_set_bb_reg(dm, R_0x1944, 0x300, 0x3); + odm_set_bb_reg(dm, R_0x4044, 0x300, 0x3); + odm_set_bb_reg(dm, R_0x5044, 0x300, 0x3); + odm_set_bb_reg(dm, R_0x5144, 0x300, 0x3); + odm_set_bb_reg(dm, R_0x810, 0xf, 0x0); + odm_set_bb_reg(dm, R_0x810, 0xf0000, 0x0); + odm_set_bb_reg(dm, R_0xc24, MASKDWORD, 0x406000ff); + } + #endif +} + +u8 phydm_nbi_setting_jgr3(void *dm_void, u32 enable, u32 ch, u32 bw, u32 f_intf, + u32 sec_ch, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 fc = 2412; + u8 direction = FREQ_POSITIVE; + u32 tone_idx = 0; + u8 set_result = PHYDM_SET_SUCCESS; + u8 rpt = 0; + + if (enable == FUNC_DISABLE) { + phydm_nbi_reset_jgr3(dm); + set_result = PHYDM_SET_SUCCESS; + } else { + PHYDM_DBG(dm, ODM_COMP_API, + "[Set NBI] CH = ((%d)), BW = ((%d)), f_intf = ((%d)), Scnd_CH = ((%s))\n", + ch, bw, f_intf, + (((sec_ch == PHYDM_DONT_CARE) || (bw == 20) || + (ch > 14)) ? "Don't care" : + (sec_ch == PHYDM_ABOVE) ? "H" : "L")); + + /*@calculate fc*/ + if (phydm_find_fc(dm, ch, bw, sec_ch, &fc) == PHYDM_SET_FAIL) { + set_result = PHYDM_SET_FAIL; + } else { + /*@calculate interference distance*/ + rpt = phydm_find_intf_distance_jgr3(dm, bw, fc, f_intf, + &tone_idx); + if (rpt == PHYDM_SET_SUCCESS) { + if (f_intf >= 1000 * fc) + direction = FREQ_POSITIVE; + else + direction = FREQ_NEGATIVE; + + phydm_set_nbi_reg_jgr3(dm, tone_idx, direction, + path); + set_result = PHYDM_SET_SUCCESS; + } else { + set_result = PHYDM_SET_NO_NEED; + } + } + } + + if (set_result == PHYDM_SET_SUCCESS) + phydm_nbi_enable_jgr3(dm, enable, path); + else + phydm_nbi_enable_jgr3(dm, FUNC_DISABLE, path); + + if (dm->support_ic_type & ODM_RTL8814B) + odm_set_bb_reg(dm, R_0x1d3c, BIT(19), 0); + + return set_result; +} + +void phydm_set_nbi_reg_jgr3(void *dm_void, u32 tone_idx_tmp, u8 tone_direction, + u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg_tmp_value = 0; + u32 tone_num = 64; + u32 addr = 0; + u8 rf_bw = 0; + + rf_bw = odm_read_1byte(dm, R_0x9b0); + if (((rf_bw & 0xc) >> 2) == 0x2) + tone_num = 128; /* RF80 : tone-1 at tone_idx=255 */ + else + tone_num = 64; /* RF20/40 : tone-1 at tone_idx=127 */ + + if (tone_direction == FREQ_POSITIVE) { + if (tone_idx_tmp >= (tone_num - 1)) + tone_idx_tmp = (tone_num - 1); + } else { + if (tone_idx_tmp >= tone_num) + tone_idx_tmp = tone_num; + + tone_idx_tmp = (tone_num << 1) - tone_idx_tmp; + } + /*Mark the tone idx for Packet detection*/ + #if RTL8814B_SUPPORT + if (dm->support_ic_type & ODM_RTL8814B) { + odm_set_bb_reg(dm, R_0xc24, 0xff, 0xff); + if ((*dm->channel == 5) && + (*dm->band_width == CHANNEL_WIDTH_40)) + odm_set_bb_reg(dm, R_0xc24, 0xff00, 0x1a); + else + odm_set_bb_reg(dm, R_0xc24, 0xff00, tone_idx_tmp); + } + #endif + switch (path) { + case RF_PATH_A: + odm_set_bb_reg(dm, R_0x1944, 0x001FF000, tone_idx_tmp); + PHYDM_DBG(dm, ODM_COMP_API, + "Set tone idx[%d]:PATH-A = ((0x%x))\n", + tone_idx_tmp, tone_idx_tmp); + break; + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case RF_PATH_B: + odm_set_bb_reg(dm, R_0x4044, 0x001FF000, tone_idx_tmp); + PHYDM_DBG(dm, ODM_COMP_API, + "Set tone idx[%d]:PATH-B = ((0x%x))\n", + tone_idx_tmp, tone_idx_tmp); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case RF_PATH_C: + odm_set_bb_reg(dm, R_0x5044, 0x001FF000, tone_idx_tmp); + PHYDM_DBG(dm, ODM_COMP_API, + "Set tone idx[%d]:PATH-C = ((0x%x))\n", + tone_idx_tmp, tone_idx_tmp); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case RF_PATH_D: + odm_set_bb_reg(dm, R_0x5144, 0x001FF000, tone_idx_tmp); + PHYDM_DBG(dm, ODM_COMP_API, + "Set tone idx[%d]:PATH-D = ((0x%x))\n", + tone_idx_tmp, tone_idx_tmp); + break; + #endif + default: + break; + } +} + +void phydm_nbi_enable_jgr3(void *dm_void, u32 enable, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean val = false; + + val = (enable == FUNC_ENABLE) ? true : false; + + PHYDM_DBG(dm, ODM_COMP_API, "Enable NBI=%d\n", val); + + if (dm->support_ic_type & ODM_RTL8814B) { + odm_set_bb_reg(dm, R_0x1d3c, BIT(19), val); + odm_set_bb_reg(dm, R_0x818, BIT(3), val); + } else if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8812F)) { + odm_set_bb_reg(dm, R_0x818, BIT(3), !val); + } + odm_set_bb_reg(dm, R_0x818, BIT(11), val); + odm_set_bb_reg(dm, R_0x1d3c, 0x78000000, 0xf); + + if (enable == FUNC_ENABLE) { + switch (path) { + case RF_PATH_A: + odm_set_bb_reg(dm, R_0x1940, BIT(31), val); + break; + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case RF_PATH_B: + odm_set_bb_reg(dm, R_0x4040, BIT(31), val); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case RF_PATH_C: + odm_set_bb_reg(dm, R_0x5040, BIT(31), val); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case RF_PATH_D: + odm_set_bb_reg(dm, R_0x5140, BIT(31), val); + break; + #endif + default: + break; + } + } else { + odm_set_bb_reg(dm, R_0x1940, BIT(31), val); + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + odm_set_bb_reg(dm, R_0x4040, BIT(31), val); + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + odm_set_bb_reg(dm, R_0x5040, BIT(31), val); + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + odm_set_bb_reg(dm, R_0x5140, BIT(31), val); + #endif + #if RTL8812F_SUPPORT + if (dm->support_ic_type & ODM_RTL8812F) { + odm_set_bb_reg(dm, R_0x818, BIT(3), val); + odm_set_bb_reg(dm, R_0x1d3c, 0x78000000, 0x0); + } + #endif + } +} + +u8 phydm_phystat_rpt_jgr3(void *dm_void, enum phystat_rpt info, + enum rf_path ant_path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 evm_org, cfo_org, rxsnr_org; + u8 i, return_info = 0, tmp_lsb = 0, tmp_msb = 0, tmp_info = 0; + + /* Update the status for each pkt */ + odm_set_bb_reg(dm, R_0x8c4, 0xfff000, 0x448); + odm_set_bb_reg(dm, R_0x8c0, MASKLWORD, 0x4001); + /* PHY status Page1 */ + odm_set_bb_reg(dm, R_0x8c0, 0x3C00000, 0x1); + /*choose debug port for phystatus */ + odm_set_bb_reg(dm, R_0x1c3c, 0xFFF00, 0x380); + + if (info == PHY_PWDB) { + /* Choose the report of the diff path */ + if (ant_path == RF_PATH_A) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x1); + else if (ant_path == RF_PATH_B) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x2); + else if (ant_path == RF_PATH_C) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x3); + else if (ant_path == RF_PATH_D) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x4); + } else if (info == PHY_EVM) { + /* Choose the report of the diff path */ + if (ant_path == RF_PATH_A) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x10); + else if (ant_path == RF_PATH_B) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x11); + else if (ant_path == RF_PATH_C) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x12); + else if (ant_path == RF_PATH_D) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x13); + return_info = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0xff); + } else if (info == PHY_CFO) { + /* Choose the report of the diff path */ + if (ant_path == RF_PATH_A) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x14); + else if (ant_path == RF_PATH_B) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x15); + else if (ant_path == RF_PATH_C) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x16); + else if (ant_path == RF_PATH_D) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x17); + return_info = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0xff); + } else if (info == PHY_RXSNR) { + /* Choose the report of the diff path */ + if (ant_path == RF_PATH_A) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x18); + else if (ant_path == RF_PATH_B) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x19); + else if (ant_path == RF_PATH_C) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x1a); + else if (ant_path == RF_PATH_D) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x1b); + return_info = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0xff); + } else if (info == PHY_LGAIN) { + /* choose page */ + odm_set_bb_reg(dm, R_0x8c0, 0x3c00000, 0x2); + /* Choose the report of the diff path */ + if (ant_path == RF_PATH_A) { + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0xd); + tmp_info = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0x3f); + return_info = tmp_info; + } else if (ant_path == RF_PATH_B) { + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0xd); + tmp_lsb = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0xc0); + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0xe); + tmp_msb = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0xf); + tmp_info |= (tmp_msb << 2) | tmp_lsb; + return_info = tmp_info; + } else if (ant_path == RF_PATH_C) { + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0xe); + tmp_lsb = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0xf0); + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0xf); + tmp_msb = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0x3); + tmp_info |= (tmp_msb << 4) | tmp_lsb; + return_info = tmp_info; + } else if (ant_path == RF_PATH_D) { + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x10); + tmp_info = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0x3f); + return_info = tmp_info; + } + } else if (info == PHY_HT_AAGC_GAIN) { + /* choose page */ + odm_set_bb_reg(dm, R_0x8c0, 0x3c00000, 0x2); + /* Choose the report of the diff path */ + if (ant_path == RF_PATH_A) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x12); + else if (ant_path == RF_PATH_B) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x13); + else if (ant_path == RF_PATH_C) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x14); + else if (ant_path == RF_PATH_D) + odm_set_bb_reg(dm, R_0x8c4, 0x3ff, 0x15); + return_info = (u8)odm_get_bb_reg(dm, R_0x2dbc, 0xff); + } + return return_info; +} + +void phydm_ex_hal8814b_wifi_only_hw_config(void *dm_void) +{ + /*BB control*/ + /*halwifionly_phy_set_bb_reg(pwifionlycfg, 0x4c, 0x01800000, 0x2);*/ + /*SW control*/ + /*halwifionly_phy_set_bb_reg(pwifionlycfg, 0xcb4, 0xff, 0x77);*/ + /*antenna mux switch */ + /*halwifionly_phy_set_bb_reg(pwifionlycfg, 0x974, 0x300, 0x3);*/ + + /*halwifionly_phy_set_bb_reg(pwifionlycfg, 0x1990, 0x300, 0x0);*/ + + /*halwifionly_phy_set_bb_reg(pwifionlycfg, 0xcbc, 0x80000, 0x0);*/ + /*switch to WL side controller and gnt_wl gnt_bt debug signal */ + /*halwifionly_phy_set_bb_reg(pwifionlycfg, 0x70, 0xff000000, 0x0e);*/ + /*gnt_wl=1 , gnt_bt=0*/ + /*halwifionly_phy_set_bb_reg(pwifionlycfg, 0x1704, 0xffffffff, + * 0x7700); + */ + /*halwifionly_phy_set_bb_reg(pwifionlycfg, 0x1700, 0xffffffff, + * 0xc00f0038); + */ +} + +void phydm_user_position_for_sniffer(void *dm_void, u8 user_position) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /* user position valid */ + odm_set_bb_reg(dm, R_0xa68, BIT(17), 1); + /* Select user seat from pmac */ + odm_set_bb_reg(dm, R_0xa68, BIT(16), 1); + /*user seat*/ + odm_set_bb_reg(dm, R_0xa68, (BIT(19) | BIT(18)), user_position); +} + +boolean +phydm_bb_ctrl_txagc_ofst_jgr3(void *dm_void, s8 pw_offset, /*@(unit: dB)*/ + u8 add_half_db /*@(+0.5 dB)*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 pw_idx = pw_offset * 4; /*@ 7Bit, 0.25dB unit*/ + + if (pw_offset < -16 || pw_offset > 15) { + pr_debug("[Warning][%s]Ofst error=%d", __func__, pw_offset); + return false; + } + + if (add_half_db) + pw_idx += 2; + + PHYDM_DBG(dm, ODM_COMP_API, "Pw_ofst=0x%x\n", pw_idx); + + odm_set_bb_reg(dm, R_0x18a0, 0x3f, pw_idx); + + if (dm->num_rf_path >= 2) + odm_set_bb_reg(dm, R_0x41a0, 0x3f, pw_idx); + + if (dm->num_rf_path >= 3) + odm_set_bb_reg(dm, R_0x52a0, 0x3f, pw_idx); + + if (dm->num_rf_path >= 4) + odm_set_bb_reg(dm, R_0x53a0, 0x3f, pw_idx); + + return true; +} + +#endif +u8 phydm_nbi_setting(void *dm_void, u32 enable, u32 ch, u32 bw, u32 f_intf, + u32 sec_ch) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 fc = 2412; + u8 direction = FREQ_POSITIVE; + u32 tone_idx = 0; + u8 set_result = PHYDM_SET_SUCCESS; + u8 rpt = 0; + + if (enable == FUNC_DISABLE) { + set_result = PHYDM_SET_SUCCESS; + } else { + PHYDM_DBG(dm, ODM_COMP_API, + "[Set NBI] CH = ((%d)), BW = ((%d)), f_intf = ((%d)), Scnd_CH = ((%s))\n", + ch, bw, f_intf, + (((sec_ch == PHYDM_DONT_CARE) || (bw == 20) || + (ch > 14)) ? "Don't care" : + (sec_ch == PHYDM_ABOVE) ? "H" : "L")); + + /*@calculate fc*/ + if (phydm_find_fc(dm, ch, bw, sec_ch, &fc) == PHYDM_SET_FAIL) { + set_result = PHYDM_SET_FAIL; + } else { + /*@calculate interference distance*/ + rpt = phydm_find_intf_distance(dm, bw, fc, f_intf, + &tone_idx); + if (rpt == PHYDM_SET_SUCCESS) { + if (f_intf >= fc) + direction = FREQ_POSITIVE; + else + direction = FREQ_NEGATIVE; + + phydm_set_nbi_reg(dm, tone_idx, bw); + + set_result = PHYDM_SET_SUCCESS; + } else { + set_result = PHYDM_SET_NO_NEED; + } + } + } + + if (set_result == PHYDM_SET_SUCCESS) + phydm_nbi_enable(dm, enable); + else + phydm_nbi_enable(dm, FUNC_DISABLE); + + return set_result; +} + +void phydm_nbi_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 val[10] = {0}; + char help[] = "-h"; + u8 i = 0, input_idx = 0, idx_lmt = 0; + u32 enable = 0; /*@function enable*/ + u32 ch = 0; + u32 bw = 0; + u32 f_int = 0; /*@interference frequency*/ + u32 sec_ch = 0; /*secondary channel*/ + u8 rpt = 0; + u8 path = 0; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + idx_lmt = 6; + else + idx_lmt = 5; + for (i = 0; i < idx_lmt; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &val[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + enable = val[0]; + ch = val[1]; + bw = val[2]; + f_int = val[3]; + sec_ch = val[4]; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + path = (u8)val[5]; + #endif + + if ((strcmp(input[1], help) == 0)) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + PDM_SNPF(out_len, used, output + used, out_len - used, + "{en:1 Dis:2} {ch} {BW:20/40/80} {f_intf(khz)} {Scnd_CH(L=1, H=2)} {Path:A~D(0~3)}\n"); + else + #endif + PDM_SNPF(out_len, used, output + used, out_len - used, + "{en:1 Dis:2} {ch} {BW:20/40/80} {f_intf(khz)} {Scnd_CH(L=1, H=2)}\n"); + *_used = used; + *_out_len = out_len; + return; + } else if (val[0] == FUNC_ENABLE) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Enable NBI] CH = ((%d)), BW = ((%d)), f_intf = ((%d)), Scnd_CH = ((%s))\n", + ch, bw, f_int, + ((sec_ch == PHYDM_DONT_CARE) || + (bw == 20) || (ch > 14)) ? "Don't care" : + ((sec_ch == PHYDM_ABOVE) ? "H" : "L")); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + rpt = phydm_nbi_setting_jgr3(dm, enable, ch, bw, f_int, + sec_ch, path); + else + #endif + rpt = phydm_nbi_setting(dm, enable, ch, bw, f_int, + sec_ch); + } else if (val[0] == FUNC_DISABLE) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Disable NBI]\n"); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + rpt = phydm_nbi_setting_jgr3(dm, enable, ch, bw, f_int, + sec_ch, path); + else + #endif + rpt = phydm_nbi_setting(dm, enable, ch, bw, f_int, + sec_ch); + } else { + rpt = PHYDM_SET_FAIL; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "[NBI set result: %s]\n", + (rpt == PHYDM_SET_SUCCESS) ? "Success" : + ((rpt == PHYDM_SET_NO_NEED) ? "No need" : "Error")); + + *_used = used; + *_out_len = out_len; +} + +void phydm_csi_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 val[10] = {0}; + char help[] = "-h"; + u8 i = 0, input_idx = 0, idx_lmt = 0; + u32 enable = 0; /*@function enable*/ + u32 ch = 0; + u32 bw = 0; + u32 f_int = 0; /*@interference frequency*/ + u32 sec_ch = 0; /*secondary channel*/ + u8 rpt = 0; + u8 wgt = 0; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + idx_lmt = 6; + else + idx_lmt = 5; + + for (i = 0; i < idx_lmt; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &val[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + enable = val[0]; + ch = val[1]; + bw = val[2]; + f_int = val[3]; + sec_ch = val[4]; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + wgt = (u8)val[5]; + #endif + + if ((strcmp(input[1], help) == 0)) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + PDM_SNPF(out_len, used, output + used, out_len - used, + "{en:1 Dis:2} {ch} {BW:20/40/80} {f_intf(KHz)} {Scnd_CH(L=1, H=2)}\n{wgt:(7:3/4),(6~1: 1/2 ~ 1/64),(0:0)}\n"); + else + #endif + PDM_SNPF(out_len, used, output + used, out_len - used, + "{en:1 Dis:2} {ch} {BW:20/40/80} {f_intf(Mhz)} {Scnd_CH(L=1, H=2)}\n"); + + *_used = used; + *_out_len = out_len; + return; + + } else if (val[0] == FUNC_ENABLE) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Enable CSI MASK] CH = ((%d)), BW = ((%d)), f_intf = ((%d)), Scnd_CH = ((%s))\n", + ch, bw, f_int, + (ch > 14) ? "Don't care" : + (((sec_ch == PHYDM_DONT_CARE) || + (bw == 20) || (ch > 14)) ? "H" : "L")); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + rpt = phydm_csi_mask_setting_jgr3(dm, enable, ch, bw, + f_int, sec_ch, wgt); + else + #endif + rpt = phydm_csi_mask_setting(dm, enable, ch, bw, f_int, + sec_ch); + } else if (val[0] == FUNC_DISABLE) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Disable CSI MASK]\n"); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + rpt = phydm_csi_mask_setting_jgr3(dm, enable, ch, bw, + f_int, sec_ch, wgt); + else + #endif + rpt = phydm_csi_mask_setting(dm, enable, ch, bw, f_int, + sec_ch); + } else { + rpt = PHYDM_SET_FAIL; + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "[CSI MASK set result: %s]\n", + (rpt == PHYDM_SET_SUCCESS) ? "Success" : + ((rpt == PHYDM_SET_NO_NEED) ? "No need" : "Error")); + + *_used = used; + *_out_len = out_len; +} + +void phydm_stop_ck320(void *dm_void, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 val = enable ? 1 : 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0x8b4, BIT(6), val); + } else { + if (dm->support_ic_type & ODM_IC_N_2SS) /*N-2SS*/ + odm_set_bb_reg(dm, R_0x87c, BIT(29), val); + else /*N-1SS*/ + odm_set_bb_reg(dm, R_0x87c, BIT(31), val); + } +} + +boolean +phydm_bb_ctrl_txagc_ofst(void *dm_void, s8 pw_offset, /*@(unit: dB)*/ + u8 add_half_db /*@(+0.5 dB)*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 pw_idx; + u8 offset_bit_num = 0; + + if (dm->support_ic_type & N_IC_TX_OFFEST_5_BIT) { + /*@ 5Bit, 0.5dB unit*/ + if (pw_offset < -8 || pw_offset > 7) { + pr_debug("[Warning][%s] Ofst=%d", __func__, pw_offset); + return false; + } + offset_bit_num = 5; + } else { + if (pw_offset < -16 || pw_offset > 15) { + pr_debug("[Warning][%s] Ofst=%d", __func__, pw_offset); + return false; + } + if (dm->support_ic_type & N_IC_TX_OFFEST_7_BIT) { + /*@ 7Bit, 0.25dB unit*/ + offset_bit_num = 7; + } else { + /*@ 6Bit, 0.5dB unit*/ + offset_bit_num = 6; + } + } + + pw_idx = (offset_bit_num == 7) ? pw_offset * 4 : pw_offset * 2; + + if (add_half_db) + pw_idx = (offset_bit_num == 7) ? pw_idx + 2 : pw_idx + 1; + + PHYDM_DBG(dm, ODM_COMP_API, "Pw_ofst=0x%x\n", pw_idx); + + switch (dm->ic_ip_series) { + case PHYDM_IC_AC: + odm_set_bb_reg(dm, R_0x8b4, 0x3f, pw_idx); /*6Bit*/ + break; + case PHYDM_IC_N: + if (offset_bit_num == 5) { + odm_set_bb_reg(dm, R_0x80c, 0x1f00, pw_idx); + if (dm->num_rf_path >= 2) + odm_set_bb_reg(dm, R_0x80c, 0x3e000, pw_idx); + } else if (offset_bit_num == 6) { + odm_set_bb_reg(dm, R_0x80c, 0x3f00, pw_idx); + if (dm->num_rf_path >= 2) + odm_set_bb_reg(dm, R_0x80c, 0xfc000, pw_idx); + } else { /*7Bit*/ + odm_set_bb_reg(dm, R_0x80c, 0x7f00, pw_idx); + if (dm->num_rf_path >= 2) + odm_set_bb_reg(dm, R_0x80c, 0x3f8000, pw_idx); + } + break; + } + return true; +} + +boolean +phydm_set_bb_txagc_offset(void *dm_void, s8 pw_offset, /*@(unit: dB)*/ + u8 add_half_db /*@(+0.5 dB)*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean rpt = false; + + PHYDM_DBG(dm, ODM_COMP_API, "power_offset=%d, add_half_db =%d\n", + pw_offset, add_half_db); + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + rpt = phydm_bb_ctrl_txagc_ofst_jgr3(dm, pw_offset, add_half_db); + } else +#endif + { + rpt = phydm_bb_ctrl_txagc_ofst(dm, pw_offset, add_half_db); + } + + PHYDM_DBG(dm, ODM_COMP_API, "TX AGC Offset set_success=%d", rpt); + + return rpt; +} + +#ifdef PHYDM_COMMON_API_SUPPORT +void phydm_reset_txagc(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 r_txagc_cck[4] = {R_0x18a0, R_0x41a0, R_0x52a0, R_0x53a0}; + u32 r_txagc_ofdm[4] = {R_0x18e8, R_0x41e8, R_0x52e8, R_0x53e8}; + u32 r_txagc_diff = R_0x3a00; + u8 i = 0; + + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) { + PHYDM_DBG(dm, ODM_COMP_API, "Only for JGR3 ICs!\n"); + return; + } + + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + odm_set_bb_reg(dm, r_txagc_cck[i], 0x7f0000, 0x0); + odm_set_bb_reg(dm, r_txagc_ofdm[i], 0x1fc00, 0x0); + } + + for (i = 0; i <= ODM_RATEVHTSS4MCS6; i = i + 4) + odm_set_bb_reg(dm, r_txagc_diff + i, MASKDWORD, 0x0); +} +boolean +phydm_api_shift_txagc(void *dm_void, u32 pwr_offset, enum rf_path path, + boolean is_positive) { + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean ret = false; + u32 txagc_cck = 0; + u32 txagc_ofdm = 0; + u32 r_txagc_ofdm[4] = {R_0x18e8, R_0x41e8, R_0x52e8, R_0x53e8}; + u32 r_txagc_cck[4] = {R_0x18a0, R_0x41a0, R_0x52a0, R_0x53a0}; + + #if (RTL8822C_SUPPORT || RTL8812F_SUPPORT || RTL8197G_SUPPORT) + if (dm->support_ic_type & + (ODM_RTL8822C | ODM_RTL8812F | ODM_RTL8197G)) { + if (path > RF_PATH_B) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "Unsupported path (%d)\n", + path); + return false; + } + txagc_cck = (u8)odm_get_bb_reg(dm, r_txagc_cck[path], + 0x7F0000); + txagc_ofdm = (u8)odm_get_bb_reg(dm, r_txagc_ofdm[path], + 0x1FC00); + if (is_positive) { + if (((txagc_cck + pwr_offset) > 127) || + ((txagc_ofdm + pwr_offset) > 127)) + return false; + + txagc_cck += pwr_offset; + txagc_ofdm += pwr_offset; + } else { + if (pwr_offset > txagc_cck || pwr_offset > txagc_ofdm) + return false; + + txagc_cck -= pwr_offset; + txagc_ofdm -= pwr_offset; + } + #if (RTL8822C_SUPPORT) + ret = config_phydm_write_txagc_ref_8822c(dm, (u8)txagc_cck, + path, PDM_CCK); + ret &= config_phydm_write_txagc_ref_8822c(dm, (u8)txagc_ofdm, + path, PDM_OFDM); + #endif + #if (RTL8812F_SUPPORT) + ret = config_phydm_write_txagc_ref_8812f(dm, (u8)txagc_cck, + path, PDM_CCK); + ret &= config_phydm_write_txagc_ref_8812f(dm, (u8)txagc_ofdm, + path, PDM_OFDM); + #endif + #if (RTL8197G_SUPPORT) + ret = config_phydm_write_txagc_ref_8197g(dm, (u8)txagc_cck, + path, PDM_CCK); + ret &= config_phydm_write_txagc_ref_8197g(dm, (u8)txagc_ofdm, + path, PDM_OFDM); + #endif + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d txagc_cck_ref=%x txagc_ofdm_ref=0x%x\n", + __func__, path, txagc_cck, txagc_ofdm); + } + #endif + + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) { + if (path > RF_PATH_D) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "Unsupported path (%d)\n", + path); + return false; + } + txagc_cck = (u8)odm_get_bb_reg(dm, r_txagc_cck[path], + 0x7F0000); + txagc_ofdm = (u8)odm_get_bb_reg(dm, r_txagc_ofdm[path], + 0x1FC00); + if (is_positive) { + if (((txagc_cck + pwr_offset) > 127) || + ((txagc_ofdm + pwr_offset) > 127)) + return false; + + txagc_cck += pwr_offset; + txagc_ofdm += pwr_offset; + } else { + if (pwr_offset > txagc_cck || pwr_offset > txagc_ofdm) + return false; + + txagc_cck -= pwr_offset; + txagc_ofdm -= pwr_offset; + } + #if (RTL8198F_SUPPORT) + ret = config_phydm_write_txagc_ref_8198f(dm, (u8)txagc_cck, + path, PDM_CCK); + ret &= config_phydm_write_txagc_ref_8198f(dm, (u8)txagc_ofdm, + path, PDM_OFDM); + #endif + #if (RTL8814B_SUPPORT) + ret = config_phydm_write_txagc_ref_8814b(dm, (u8)txagc_cck, + path, PDM_CCK); + ret &= config_phydm_write_txagc_ref_8814b(dm, (u8)txagc_ofdm, + path, PDM_OFDM); + #endif + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d txagc_cck_ref=%x txagc_ofdm_ref=0x%x\n", + __func__, path, txagc_cck, txagc_ofdm); + } + #endif + + #if (RTL8723F_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8723F)) { + if (path > RF_PATH_A) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "Unsupported path (%d)\n", + path); + return false; + } + txagc_cck = (u8)odm_get_bb_reg(dm, r_txagc_cck[path], + 0x7F0000); + txagc_ofdm = (u8)odm_get_bb_reg(dm, r_txagc_ofdm[path], + 0x1FC00); + if (is_positive) { + if (((txagc_cck + pwr_offset) > 127) || + ((txagc_ofdm + pwr_offset) > 127)) + return false; + + txagc_cck += pwr_offset; + txagc_ofdm += pwr_offset; + } else { + if (pwr_offset > txagc_cck || pwr_offset > txagc_ofdm) + return false; + + txagc_cck -= pwr_offset; + txagc_ofdm -= pwr_offset; + } + #if (RTL8723F_SUPPORT) + ret = config_phydm_write_txagc_ref_8723f(dm, (u8)txagc_cck, + path, PDM_CCK); + ret &= config_phydm_write_txagc_ref_8723f(dm, (u8)txagc_ofdm, + path, PDM_OFDM); + #endif + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d txagc_cck_ref=%x txagc_ofdm_ref=0x%x\n", + __func__, path, txagc_cck, txagc_ofdm); + } + #endif + + return ret; +} + +boolean +phydm_api_set_txagc(void *dm_void, u32 pwr_idx, enum rf_path path, + u8 rate, boolean is_single_rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean ret = false; + #if (RTL8198F_SUPPORT || RTL8822C_SUPPORT || RTL8812F_SUPPORT ||\ + RTL8814B_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) + u8 base = 0; + u8 txagc_tmp = 0; + s8 pw_by_rate_tmp = 0; + s8 pw_by_rate_new = 0; + #endif + #if (DM_ODM_SUPPORT_TYPE & ODM_AP) + u8 i = 0; + #endif + +#if (RTL8822B_SUPPORT || RTL8821C_SUPPORT || RTL8195B_SUPPORT) + if (dm->support_ic_type & + (ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8195B)) { + if (is_single_rate) { + #if (RTL8822B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822B) + ret = phydm_write_txagc_1byte_8822b(dm, pwr_idx, + path, rate); + #endif + + #if (RTL8821C_SUPPORT) + if (dm->support_ic_type == ODM_RTL8821C) + ret = phydm_write_txagc_1byte_8821c(dm, pwr_idx, + path, rate); + #endif + + #if (RTL8195B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8195B) + ret = phydm_write_txagc_1byte_8195b(dm, pwr_idx, + path, rate); + #endif + + #if (DM_ODM_SUPPORT_TYPE & ODM_AP) + set_current_tx_agc(dm->priv, path, rate, (u8)pwr_idx); + #endif + + } else { + #if (RTL8822B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822B) + ret = config_phydm_write_txagc_8822b(dm, + pwr_idx, + path, + rate); + #endif + + #if (RTL8821C_SUPPORT) + if (dm->support_ic_type == ODM_RTL8821C) + ret = config_phydm_write_txagc_8821c(dm, + pwr_idx, + path, + rate); + #endif + + #if (RTL8195B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8195B) + ret = config_phydm_write_txagc_8195b(dm, + pwr_idx, + path, + rate); + #endif + + #if (DM_ODM_SUPPORT_TYPE & ODM_AP) + for (i = 0; i < 4; i++) + set_current_tx_agc(dm->priv, path, (rate + i), + (u8)pwr_idx); + #endif + } + } +#endif + +#if (RTL8198F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8198F) { + if (rate < 0x4) + txagc_tmp = config_phydm_read_txagc_8198f(dm, path, + rate, + PDM_CCK); + else + txagc_tmp = config_phydm_read_txagc_8198f(dm, path, + rate, + PDM_OFDM); + + pw_by_rate_tmp = config_phydm_read_txagc_diff_8198f(dm, rate); + base = txagc_tmp - pw_by_rate_tmp; + base = base & 0x7f; + if (DIFF_2((pwr_idx & 0x7f), base) > 64 || pwr_idx > 127) + return false; + + pw_by_rate_new = (s8)(pwr_idx - base); + ret = phydm_write_txagc_1byte_8198f(dm, pw_by_rate_new, rate); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d rate_idx=%x base=0x%x new_diff=0x%x\n", + __func__, path, rate, base, pw_by_rate_new); + } +#endif + +#if (RTL8822C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822C) { + if (rate < 0x4) + txagc_tmp = config_phydm_read_txagc_8822c(dm, path, + rate, + PDM_CCK); + else + txagc_tmp = config_phydm_read_txagc_8822c(dm, path, + rate, + PDM_OFDM); + + pw_by_rate_tmp = config_phydm_read_txagc_diff_8822c(dm, rate); + base = txagc_tmp - pw_by_rate_tmp; + base = base & 0x7f; + if (DIFF_2((pwr_idx & 0x7f), base) > 63 || pwr_idx > 127) + return false; + + pw_by_rate_new = (s8)(pwr_idx - base); + ret = phydm_write_txagc_1byte_8822c(dm, pw_by_rate_new, rate); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d rate_idx=%x base=0x%x new_diff=0x%x\n", + __func__, path, rate, base, pw_by_rate_new); + } +#endif + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) { + if (rate < 0x4) + txagc_tmp = config_phydm_read_txagc_8814b(dm, path, + rate, + PDM_CCK); + else + txagc_tmp = config_phydm_read_txagc_8814b(dm, path, + rate, + PDM_OFDM); + + pw_by_rate_tmp = config_phydm_read_txagc_diff_8814b(dm, rate); + base = txagc_tmp - pw_by_rate_tmp; + base = base & 0x7f; + if (DIFF_2((pwr_idx & 0x7f), base) > 64) + return false; + + pw_by_rate_new = (s8)(pwr_idx - base); + ret = phydm_write_txagc_1byte_8814b(dm, pw_by_rate_new, rate); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d rate_idx=%x base=0x%x new_diff=0x%x\n", + __func__, path, rate, base, pw_by_rate_new); + } +#endif + +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8812F) { + if (rate < 0x4) + txagc_tmp = config_phydm_read_txagc_8812f(dm, path, + rate, + PDM_CCK); + else + txagc_tmp = config_phydm_read_txagc_8812f(dm, path, + rate, + PDM_OFDM); + + pw_by_rate_tmp = config_phydm_read_txagc_diff_8812f(dm, rate); + base = txagc_tmp - pw_by_rate_tmp; + base = base & 0x7f; + if (DIFF_2((pwr_idx & 0x7f), base) > 63 || pwr_idx > 127) + return false; + + pw_by_rate_new = (s8)(pwr_idx - base); + ret = phydm_write_txagc_1byte_8812f(dm, pw_by_rate_new, rate); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d rate_idx=%x base=0x%x new_diff=0x%x\n", + __func__, path, rate, base, pw_by_rate_new); + } +#endif + +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) { + if (rate < 0x4) + txagc_tmp = config_phydm_read_txagc_8197g(dm, path, + rate, + PDM_CCK); + else + txagc_tmp = config_phydm_read_txagc_8197g(dm, path, + rate, + PDM_OFDM); + + pw_by_rate_tmp = config_phydm_read_txagc_diff_8197g(dm, rate); + base = txagc_tmp - pw_by_rate_tmp; + base = base & 0x7f; + if (DIFF_2((pwr_idx & 0x7f), base) > 63 || pwr_idx > 127) + return false; + + pw_by_rate_new = (s8)(pwr_idx - base); + ret = phydm_write_txagc_1byte_8197g(dm, pw_by_rate_new, rate); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d rate_idx=%x base=0x%x new_diff=0x%x\n", + __func__, path, rate, base, pw_by_rate_new); + } +#endif +#if (RTL8723F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8723F) { + if (rate < 0x4) + txagc_tmp = config_phydm_read_txagc_8723f(dm, path, + rate, + PDM_CCK); + else + txagc_tmp = config_phydm_read_txagc_8723f(dm, path, + rate, + PDM_OFDM); + + pw_by_rate_tmp = config_phydm_read_txagc_diff_8723f(dm, rate); + base = txagc_tmp - pw_by_rate_tmp; + base = base & 0x7f; + if (DIFF_2((pwr_idx & 0x7f), base) > 63 || pwr_idx > 127) + return false; + + pw_by_rate_new = (s8)(pwr_idx - base); + ret = phydm_write_txagc_1byte_8723f(dm, pw_by_rate_new, rate); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "%s: path-%d rate_idx=%x base=0x%x new_diff=0x%x\n", + __func__, path, rate, base, pw_by_rate_new); + } +#endif + +#if (RTL8197F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197F) + ret = config_phydm_write_txagc_8197f(dm, pwr_idx, path, rate); +#endif + +#if (RTL8192F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8192F) + ret = config_phydm_write_txagc_8192f(dm, pwr_idx, path, rate); +#endif + +#if (RTL8721D_SUPPORT) + if (dm->support_ic_type & ODM_RTL8721D) + ret = config_phydm_write_txagc_8721d(dm, pwr_idx, path, rate); +#endif +#if (RTL8710C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8710C) + ret = config_phydm_write_txagc_8710c(dm, pwr_idx, path, rate); +#endif + return ret; +} + +u8 phydm_api_get_txagc(void *dm_void, enum rf_path path, u8 hw_rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 ret = 0; + +#if (RTL8822B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822B) + ret = config_phydm_read_txagc_8822b(dm, path, hw_rate); +#endif + +#if (RTL8197F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197F) + ret = config_phydm_read_txagc_8197f(dm, path, hw_rate); +#endif + +#if (RTL8821C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8821C) + ret = config_phydm_read_txagc_8821c(dm, path, hw_rate); +#endif + +#if (RTL8195B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8195B) + ret = config_phydm_read_txagc_8195b(dm, path, hw_rate); +#endif + +/*@jj add 20170822*/ +#if (RTL8192F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8192F) + ret = config_phydm_read_txagc_8192f(dm, path, hw_rate); +#endif + +#if (RTL8198F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8198F) { + if (hw_rate < 0x4) { + ret = config_phydm_read_txagc_8198f(dm, path, hw_rate, + PDM_CCK); + } else { + ret = config_phydm_read_txagc_8198f(dm, path, hw_rate, + PDM_OFDM); + } + } +#endif + +#if (RTL8822C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822C) { + if (hw_rate < 0x4) { + ret = config_phydm_read_txagc_8822c(dm, path, hw_rate, + PDM_CCK); + } else { + ret = config_phydm_read_txagc_8822c(dm, path, hw_rate, + PDM_OFDM); + } + } +#endif + +#if (RTL8723F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8723F) { + if (hw_rate < 0x4) { + ret = config_phydm_read_txagc_8723f(dm, path, hw_rate, + PDM_CCK); + } else { + ret = config_phydm_read_txagc_8723f(dm, path, hw_rate, + PDM_OFDM); + } + } +#endif + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) { + if (hw_rate < 0x4) { + ret = config_phydm_read_txagc_8814b(dm, path, hw_rate, + PDM_CCK); + } else { + ret = config_phydm_read_txagc_8814b(dm, path, hw_rate, + PDM_OFDM); + } + } +#endif + +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8812F) { + if (hw_rate < 0x4) { + ret = config_phydm_read_txagc_8812f(dm, path, hw_rate, + PDM_CCK); + } else { + ret = config_phydm_read_txagc_8812f(dm, path, hw_rate, + PDM_OFDM); + } + } +#endif + +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) { + if (hw_rate < 0x4) { + ret = config_phydm_read_txagc_8197g(dm, path, + hw_rate, + PDM_CCK); + } else { + ret = config_phydm_read_txagc_8197g(dm, path, + hw_rate, + PDM_OFDM); + } + } +#endif + +#if (RTL8721D_SUPPORT) + if (dm->support_ic_type & ODM_RTL8721D) + ret = config_phydm_read_txagc_8721d(dm, path, hw_rate); +#endif +#if (RTL8710C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8710C) + ret = config_phydm_read_txagc_8710c(dm, path, hw_rate); +#endif + return ret; +} + +#if (RTL8822C_SUPPORT) +void phydm_shift_rxagc_table(void *dm_void, boolean is_pos_shift, u8 sft) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + u8 j = 0; + u32 reg = 0; + u16 max_rf_gain = 0; + u16 min_rf_gain = 0; + + dm->is_agc_tab_pos_shift = is_pos_shift; + dm->agc_table_shift = sft; + + for (i = 0; i <= dm->agc_table_cnt; i++) { + max_rf_gain = dm->agc_rf_gain_ori[i][0]; + min_rf_gain = dm->agc_rf_gain_ori[i][63]; + + if (dm->support_ic_type & ODM_RTL8822C) + dm->l_bnd_detect[i] = false; + + for (j = 0; j < 64; j++) { + if (is_pos_shift) { + if (j < sft) + reg = (max_rf_gain & 0x3ff); + else + reg = (dm->agc_rf_gain_ori[i][j - sft] & + 0x3ff); + } else { + if (j > 63 - sft) + reg = (min_rf_gain & 0x3ff); + + else + reg = (dm->agc_rf_gain_ori[i][j + sft] & + 0x3ff); + } + dm->agc_rf_gain[i][j] = (u16)(reg & 0x3ff); + + reg |= (j & 0x3f) << 16;/*mp_gain_idx*/ + reg |= (i & 0xf) << 22;/*table*/ + reg |= BIT(29) | BIT(28);/*write en*/ + odm_set_bb_reg(dm, R_0x1d90, MASKDWORD, reg); + } + } + + if (dm->support_ic_type & ODM_RTL8822C) + odm_set_bb_reg(dm, R_0x828, 0xf8, L_BND_DEFAULT_8822C); +} +#endif + +boolean +phydm_api_switch_bw_channel(void *dm_void, u8 ch, u8 pri_ch, + enum channel_width bw) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean ret = false; + + switch (dm->support_ic_type) { +#if (RTL8822B_SUPPORT) + case ODM_RTL8822B: + ret = config_phydm_switch_channel_bw_8822b(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8197F_SUPPORT) + case ODM_RTL8197F: + ret = config_phydm_switch_channel_bw_8197f(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8821C_SUPPORT) + case ODM_RTL8821C: + ret = config_phydm_switch_channel_bw_8821c(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8195B_SUPPORT) + case ODM_RTL8195B: + ret = config_phydm_switch_channel_bw_8195b(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + ret = config_phydm_switch_channel_bw_8192f(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8198F_SUPPORT) + case ODM_RTL8198F: + ret = config_phydm_switch_channel_bw_8198f(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8822C_SUPPORT) + case ODM_RTL8822C: + ret = config_phydm_switch_channel_bw_8822c(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8723F_SUPPORT) + case ODM_RTL8723F: + ret = config_phydm_switch_channel_bw_8723f(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8814B_SUPPORT) + case ODM_RTL8814B: + ret = config_phydm_switch_channel_bw_8814b(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8812F_SUPPORT) + case ODM_RTL8812F: + ret = config_phydm_switch_channel_bw_8812f(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8197G_SUPPORT) + case ODM_RTL8197G: + ret = config_phydm_switch_channel_bw_8197g(dm, ch, pri_ch, bw); + break; +#endif + +#if (RTL8721D_SUPPORT) + case ODM_RTL8721D: + ret = config_phydm_switch_channel_bw_8721d(dm, ch, pri_ch, bw); + break; +#endif +#if (RTL8710C_SUPPORT) + case ODM_RTL8710C: + ret = config_phydm_switch_channel_bw_8710c(dm, ch, pri_ch, bw); + break; +#endif + + default: + break; + } + return ret; +} + +boolean +phydm_api_trx_mode(void *dm_void, enum bb_path tx_path, enum bb_path rx_path, + enum bb_path tx_path_ctrl) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean ret = false; + boolean is_2tx = false; + + if (tx_path_ctrl == BB_PATH_AB) + is_2tx = true; + + switch (dm->support_ic_type) { + #if (RTL8822B_SUPPORT) + case ODM_RTL8822B: + ret = config_phydm_trx_mode_8822b(dm, tx_path, rx_path, + tx_path_ctrl); + break; + #endif + + #if (RTL8197F_SUPPORT) + case ODM_RTL8197F: + ret = config_phydm_trx_mode_8197f(dm, tx_path, rx_path, is_2tx); + break; + #endif + + #if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + ret = config_phydm_trx_mode_8192f(dm, tx_path, rx_path, + tx_path_ctrl); + break; + #endif + + #if (RTL8198F_SUPPORT) + case ODM_RTL8198F: + ret = config_phydm_trx_mode_8198f(dm, tx_path, rx_path, is_2tx); + break; + #endif + + #if (RTL8814B_SUPPORT) + case ODM_RTL8814B: + ret = config_phydm_trx_mode_8814b(dm, tx_path, rx_path); + break; + #endif + + #if (RTL8822C_SUPPORT) + case ODM_RTL8822C: + ret = config_phydm_trx_mode_8822c(dm, tx_path, rx_path, + tx_path_ctrl); + break; + #endif + + #if (RTL8812F_SUPPORT) + case ODM_RTL8812F: + ret = config_phydm_trx_mode_8812f(dm, tx_path, rx_path, is_2tx); + break; + #endif + + #if (RTL8197G_SUPPORT) + case ODM_RTL8197G: + ret = config_phydm_trx_mode_8197g(dm, tx_path, rx_path, is_2tx); + break; + #endif + + #if (RTL8721D_SUPPORT) + case ODM_RTL8721D: + ret = config_phydm_trx_mode_8721d(dm, tx_path, rx_path, is_2tx); + break; + #endif + + #if (RTL8710C_SUPPORT) + case ODM_RTL8710C: + ret = config_phydm_trx_mode_8710c(dm, tx_path, rx_path, is_2tx); + break; + #endif + } + return ret; +} +#endif + +#ifdef PHYDM_COMMON_API_NOT_SUPPORT +u8 config_phydm_read_txagc_n(void *dm_void, enum rf_path path, u8 hw_rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 read_back_data = INVALID_TXAGC_DATA; + u32 reg_txagc; + u32 reg_mask; + /* This function is for 92E/88E etc... */ + /* @Input need to be HW rate index, not driver rate index!!!! */ + + /* @Error handling */ + if (path > RF_PATH_B || hw_rate > ODM_RATEMCS15) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "%s: unsupported path (%d)\n", + __func__, path); + return INVALID_TXAGC_DATA; + } + + if (path == RF_PATH_A) { + switch (hw_rate) { + case ODM_RATE1M: + reg_txagc = R_0xe08; + reg_mask = 0x00007f00; + break; + case ODM_RATE2M: + reg_txagc = R_0x86c; + reg_mask = 0x00007f00; + break; + case ODM_RATE5_5M: + reg_txagc = R_0x86c; + reg_mask = 0x007f0000; + break; + case ODM_RATE11M: + reg_txagc = R_0x86c; + reg_mask = 0x7f000000; + break; + + case ODM_RATE6M: + reg_txagc = R_0xe00; + reg_mask = 0x0000007f; + break; + case ODM_RATE9M: + reg_txagc = R_0xe00; + reg_mask = 0x00007f00; + break; + case ODM_RATE12M: + reg_txagc = R_0xe00; + reg_mask = 0x007f0000; + break; + case ODM_RATE18M: + reg_txagc = R_0xe00; + reg_mask = 0x7f000000; + break; + case ODM_RATE24M: + reg_txagc = R_0xe04; + reg_mask = 0x0000007f; + break; + case ODM_RATE36M: + reg_txagc = R_0xe04; + reg_mask = 0x00007f00; + break; + case ODM_RATE48M: + reg_txagc = R_0xe04; + reg_mask = 0x007f0000; + break; + case ODM_RATE54M: + reg_txagc = R_0xe04; + reg_mask = 0x7f000000; + break; + + case ODM_RATEMCS0: + reg_txagc = R_0xe10; + reg_mask = 0x0000007f; + break; + case ODM_RATEMCS1: + reg_txagc = R_0xe10; + reg_mask = 0x00007f00; + break; + case ODM_RATEMCS2: + reg_txagc = R_0xe10; + reg_mask = 0x007f0000; + break; + case ODM_RATEMCS3: + reg_txagc = R_0xe10; + reg_mask = 0x7f000000; + break; + case ODM_RATEMCS4: + reg_txagc = R_0xe14; + reg_mask = 0x0000007f; + break; + case ODM_RATEMCS5: + reg_txagc = R_0xe14; + reg_mask = 0x00007f00; + break; + case ODM_RATEMCS6: + reg_txagc = R_0xe14; + reg_mask = 0x007f0000; + break; + case ODM_RATEMCS7: + reg_txagc = R_0xe14; + reg_mask = 0x7f000000; + break; + case ODM_RATEMCS8: + reg_txagc = R_0xe18; + reg_mask = 0x0000007f; + break; + case ODM_RATEMCS9: + reg_txagc = R_0xe18; + reg_mask = 0x00007f00; + break; + case ODM_RATEMCS10: + reg_txagc = R_0xe18; + reg_mask = 0x007f0000; + break; + case ODM_RATEMCS11: + reg_txagc = R_0xe18; + reg_mask = 0x7f000000; + break; + case ODM_RATEMCS12: + reg_txagc = R_0xe1c; + reg_mask = 0x0000007f; + break; + case ODM_RATEMCS13: + reg_txagc = R_0xe1c; + reg_mask = 0x00007f00; + break; + case ODM_RATEMCS14: + reg_txagc = R_0xe1c; + reg_mask = 0x007f0000; + break; + case ODM_RATEMCS15: + reg_txagc = R_0xe1c; + reg_mask = 0x7f000000; + break; + + default: + PHYDM_DBG(dm, ODM_PHY_CONFIG, "Invalid HWrate!\n"); + break; + } + } else if (path == RF_PATH_B) { + switch (hw_rate) { + case ODM_RATE1M: + reg_txagc = R_0x838; + reg_mask = 0x00007f00; + break; + case ODM_RATE2M: + reg_txagc = R_0x838; + reg_mask = 0x007f0000; + break; + case ODM_RATE5_5M: + reg_txagc = R_0x838; + reg_mask = 0x7f000000; + break; + case ODM_RATE11M: + reg_txagc = R_0x86c; + reg_mask = 0x0000007f; + break; + + case ODM_RATE6M: + reg_txagc = R_0x830; + reg_mask = 0x0000007f; + break; + case ODM_RATE9M: + reg_txagc = R_0x830; + reg_mask = 0x00007f00; + break; + case ODM_RATE12M: + reg_txagc = R_0x830; + reg_mask = 0x007f0000; + break; + case ODM_RATE18M: + reg_txagc = R_0x830; + reg_mask = 0x7f000000; + break; + case ODM_RATE24M: + reg_txagc = R_0x834; + reg_mask = 0x0000007f; + break; + case ODM_RATE36M: + reg_txagc = R_0x834; + reg_mask = 0x00007f00; + break; + case ODM_RATE48M: + reg_txagc = R_0x834; + reg_mask = 0x007f0000; + break; + case ODM_RATE54M: + reg_txagc = R_0x834; + reg_mask = 0x7f000000; + break; + + case ODM_RATEMCS0: + reg_txagc = R_0x83c; + reg_mask = 0x0000007f; + break; + case ODM_RATEMCS1: + reg_txagc = R_0x83c; + reg_mask = 0x00007f00; + break; + case ODM_RATEMCS2: + reg_txagc = R_0x83c; + reg_mask = 0x007f0000; + break; + case ODM_RATEMCS3: + reg_txagc = R_0x83c; + reg_mask = 0x7f000000; + break; + case ODM_RATEMCS4: + reg_txagc = R_0x848; + reg_mask = 0x0000007f; + break; + case ODM_RATEMCS5: + reg_txagc = R_0x848; + reg_mask = 0x00007f00; + break; + case ODM_RATEMCS6: + reg_txagc = R_0x848; + reg_mask = 0x007f0000; + break; + case ODM_RATEMCS7: + reg_txagc = R_0x848; + reg_mask = 0x7f000000; + break; + + case ODM_RATEMCS8: + reg_txagc = R_0x84c; + reg_mask = 0x0000007f; + break; + case ODM_RATEMCS9: + reg_txagc = R_0x84c; + reg_mask = 0x00007f00; + break; + case ODM_RATEMCS10: + reg_txagc = R_0x84c; + reg_mask = 0x007f0000; + break; + case ODM_RATEMCS11: + reg_txagc = R_0x84c; + reg_mask = 0x7f000000; + break; + case ODM_RATEMCS12: + reg_txagc = R_0x868; + reg_mask = 0x0000007f; + break; + case ODM_RATEMCS13: + reg_txagc = R_0x868; + reg_mask = 0x00007f00; + break; + case ODM_RATEMCS14: + reg_txagc = R_0x868; + reg_mask = 0x007f0000; + break; + case ODM_RATEMCS15: + reg_txagc = R_0x868; + reg_mask = 0x7f000000; + break; + + default: + PHYDM_DBG(dm, ODM_PHY_CONFIG, "Invalid HWrate!\n"); + break; + } + } else { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "Invalid RF path!!\n"); + } + read_back_data = (u8)odm_get_bb_reg(dm, reg_txagc, reg_mask); + PHYDM_DBG(dm, ODM_PHY_CONFIG, "%s: path-%d rate index 0x%x = 0x%x\n", + __func__, path, hw_rate, read_back_data); + return read_back_data; +} +#endif + +#ifdef CONFIG_MCC_DM +#ifdef DYN_ANT_WEIGHTING_SUPPORT +void phydm_set_weighting_cmn(struct dm_struct *dm) +{ + PHYDM_DBG(dm, DBG_COMP_MCC, "%s\n", __func__); + odm_set_bb_reg(dm, 0xc04, (BIT(18) | BIT(21)), 0x0); + odm_set_bb_reg(dm, 0xe04, (BIT(18) | BIT(21)), 0x0); +} + +void phydm_set_weighting_mcc(u8 b_equal_weighting, void *dm_void, u8 port) +{ + /*u8 reg_8;*/ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + u8 val_0x98e, val_0x98f, val_0x81b; + u32 temp_reg; + + PHYDM_DBG(dm, DBG_COMP_MCC, "ant_weighting_mcc, port = %d\n", port); + if (b_equal_weighting) { + temp_reg = odm_get_bb_reg(dm, 0x98c, 0x00ff0000); + val_0x98e = (u8)(temp_reg >> 16) & 0xc0; + temp_reg = odm_get_bb_reg(dm, 0x98c, 0xff000000); + val_0x98f = (u8)(temp_reg >> 24) & 0x7f; + temp_reg = odm_get_bb_reg(dm, 0x818, 0xff000000); + val_0x81b = (u8)(temp_reg >> 24) & 0xfd; + PHYDM_DBG(dm, DBG_COMP_MCC, "Equal weighting ,rssi_min = %d\n", + dm->rssi_min); + /*equal weighting*/ + } else { + val_0x98e = 0x44; + val_0x98f = 0x43; + temp_reg = odm_get_bb_reg(dm, 0x818, 0xff000000); + val_0x81b = (u8)(temp_reg >> 24) | BIT(2); + PHYDM_DBG(dm, DBG_COMP_MCC, "AGC weighting ,rssi_min = %d\n", + dm->rssi_min); + /*fix sec_min_wgt = 1/2*/ + } + mcc_dm->mcc_reg_id[2] = 0x2; + mcc_dm->mcc_dm_reg[2] = 0x98e; + mcc_dm->mcc_dm_val[2][port] = val_0x98e; + + mcc_dm->mcc_reg_id[3] = 0x3; + mcc_dm->mcc_dm_reg[3] = 0x98f; + mcc_dm->mcc_dm_val[3][port] = val_0x98f; + + mcc_dm->mcc_reg_id[4] = 0x4; + mcc_dm->mcc_dm_reg[4] = 0x81b; + mcc_dm->mcc_dm_val[4][port] = val_0x81b; +} + +void phydm_dyn_ant_dec_mcc(u8 port, u8 rssi_in, void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rssi_l2h = 43, rssi_h2l = 37; + + if (rssi_in == 0xff) + phydm_set_weighting_mcc(FALSE, dm, port); + else if (rssi_in >= rssi_l2h) + phydm_set_weighting_mcc(TRUE, dm, port); + else if (rssi_in <= rssi_h2l) + phydm_set_weighting_mcc(FALSE, dm, port); +} + +void phydm_dynamic_ant_weighting_mcc_8822b(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + u8 i; + + phydm_set_weighting_cmn(dm); + for (i = 0; i <= 1; i++) + phydm_dyn_ant_dec_mcc(i, mcc_dm->mcc_rssi[i], dm); +} +#endif /*#ifdef DYN_ANT_WEIGHTING_SUPPORT*/ + +void phydm_mcc_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + u8 i; + + /*PHYDM_DBG(dm, DBG_COMP_MCC, ("MCC init\n"));*/ + PHYDM_DBG(dm, DBG_COMP_MCC, "MCC init\n"); + for (i = 0; i < MCC_DM_REG_NUM; i++) { + mcc_dm->mcc_reg_id[i] = 0xff; + mcc_dm->mcc_dm_reg[i] = 0; + mcc_dm->mcc_dm_val[i][0] = 0; + mcc_dm->mcc_dm_val[i][1] = 0; + } + for (i = 0; i < NUM_STA; i++) { + mcc_dm->sta_macid[0][i] = 0xff; + mcc_dm->sta_macid[1][i] = 0xff; + } + /* Function init */ + dm->is_stop_dym_ant_weighting = 0; +} + +u8 phydm_check(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + struct cmn_sta_info *p_entry = NULL; + u8 shift = 0; + u8 i = 0; + u8 j = 0; + u8 rssi_min[2] = {0xff, 0xff}; + u8 sta_num = 8; + u8 mcc_macid = 0; + + for (i = 0; i <= 1; i++) { + for (j = 0; j < sta_num; j++) { + if (mcc_dm->sta_macid[i][j] != 0xff) { + mcc_macid = mcc_dm->sta_macid[i][j]; + p_entry = dm->phydm_sta_info[mcc_macid]; + if (!p_entry) { + PHYDM_DBG(dm, DBG_COMP_MCC, + "PEntry NULL(mac=%d)\n", + mcc_dm->sta_macid[i][j]); + return _FAIL; + } + PHYDM_DBG(dm, DBG_COMP_MCC, + "undec_smoothed_pwdb=%d\n", + p_entry->rssi_stat.rssi); + if (p_entry->rssi_stat.rssi < rssi_min[i]) + rssi_min[i] = p_entry->rssi_stat.rssi; + } + } + } + mcc_dm->mcc_rssi[0] = (u8)rssi_min[0]; + mcc_dm->mcc_rssi[1] = (u8)rssi_min[1]; + return _SUCCESS; +} + +void phydm_mcc_h2ccmd_rst(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + u8 i; + u8 regid; + u8 h2c_mcc[H2C_MAX_LENGTH]; + + /* RST MCC */ + for (i = 0; i < H2C_MAX_LENGTH; i++) + h2c_mcc[i] = 0xff; + h2c_mcc[0] = 0x00; + odm_fill_h2c_cmd(dm, PHYDM_H2C_MCC, H2C_MAX_LENGTH, h2c_mcc); + PHYDM_DBG(dm, DBG_COMP_MCC, "MCC H2C RST\n"); +} + +void phydm_mcc_h2ccmd(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + u8 i; + u8 regid; + u8 h2c_mcc[H2C_MAX_LENGTH]; + + if (mcc_dm->mcc_rf_ch[0] == 0xff && mcc_dm->mcc_rf_ch[1] == 0xff) { + PHYDM_DBG(dm, DBG_COMP_MCC, "MCC channel Error\n"); + return; + } + /* Set Channel number */ + for (i = 0; i < H2C_MAX_LENGTH; i++) + h2c_mcc[i] = 0xff; + h2c_mcc[0] = 0xe0; + h2c_mcc[1] = (u8)(mcc_dm->mcc_rf_ch[0]); + h2c_mcc[2] = (u8)(mcc_dm->mcc_rf_ch[0] >> 8); + h2c_mcc[3] = (u8)(mcc_dm->mcc_rf_ch[1]); + h2c_mcc[4] = (u8)(mcc_dm->mcc_rf_ch[1] >> 8); + h2c_mcc[5] = 0xff; + h2c_mcc[6] = 0xff; + odm_fill_h2c_cmd(dm, PHYDM_H2C_MCC, H2C_MAX_LENGTH, h2c_mcc); + PHYDM_DBG(dm, DBG_COMP_MCC, + "MCC H2C SetCH: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\n", + h2c_mcc[0], h2c_mcc[1], h2c_mcc[2], h2c_mcc[3], + h2c_mcc[4], h2c_mcc[5], h2c_mcc[6]); + + /* Set Reg and value*/ + for (i = 0; i < H2C_MAX_LENGTH; i++) + h2c_mcc[i] = 0xff; + + for (i = 0; i < MCC_DM_REG_NUM; i++) { + regid = mcc_dm->mcc_reg_id[i]; + if (regid != 0xff) { + h2c_mcc[0] = 0xa0 | (regid & 0x1f); + h2c_mcc[1] = (u8)(mcc_dm->mcc_dm_reg[i]); + h2c_mcc[2] = (u8)(mcc_dm->mcc_dm_reg[i] >> 8); + h2c_mcc[3] = mcc_dm->mcc_dm_val[i][0]; + h2c_mcc[4] = mcc_dm->mcc_dm_val[i][1]; + h2c_mcc[5] = 0xff; + h2c_mcc[6] = 0xff; + odm_fill_h2c_cmd(dm, PHYDM_H2C_MCC, H2C_MAX_LENGTH, + h2c_mcc); + PHYDM_DBG(dm, DBG_COMP_MCC, + "MCC H2C: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\n", + h2c_mcc[0], h2c_mcc[1], h2c_mcc[2], + h2c_mcc[3], h2c_mcc[4], + h2c_mcc[5], h2c_mcc[6]); + } + } +} + +void phydm_mcc_ctrl(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + PHYDM_DBG(dm, DBG_COMP_MCC, "MCC status: %x\n", mcc_dm->mcc_status); + /*MCC stage no change*/ + if (mcc_dm->mcc_status == mcc_dm->mcc_pre_status) + return; + /*Not in MCC stage*/ + if (mcc_dm->mcc_status == 0) { + /* Enable normal Ant-weighting */ + dm->is_stop_dym_ant_weighting = 0; + /* Enable normal DIG */ + odm_pause_dig(dm, PHYDM_RESUME, PHYDM_PAUSE_LEVEL_1, 0x20); + } else { + /* Disable normal Ant-weighting */ + dm->is_stop_dym_ant_weighting = 1; + /* Enable normal DIG */ + odm_pause_dig(dm, PHYDM_PAUSE_NO_SET, PHYDM_PAUSE_LEVEL_1, + 0x20); + } + if (mcc_dm->mcc_status == 0 && mcc_dm->mcc_pre_status != 0) + phydm_mcc_init(dm); + mcc_dm->mcc_pre_status = mcc_dm->mcc_status; + } + +void phydm_fill_mcccmd(void *dm_void, u8 regid, u16 reg_add, + u8 val0, u8 val1) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + + mcc_dm->mcc_reg_id[regid] = regid; + mcc_dm->mcc_dm_reg[regid] = reg_add; + mcc_dm->mcc_dm_val[regid][0] = val0; + mcc_dm->mcc_dm_val[regid][1] = val1; +} + +void phydm_mcc_switch(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + s8 ret; + + phydm_mcc_ctrl(dm); + if (mcc_dm->mcc_status == 0) {/*Not in MCC stage*/ + phydm_mcc_h2ccmd_rst(dm); + return; + } + PHYDM_DBG(dm, DBG_COMP_MCC, "MCC switch\n"); + ret = phydm_check(dm); + if (ret == _FAIL) { + PHYDM_DBG(dm, DBG_COMP_MCC, "MCC check fail\n"); + return; + } + /* Set IGI*/ + phydm_mcc_igi_cal(dm); + + /* Set Antenna Gain*/ +#if (RTL8822B_SUPPORT == 1) + phydm_dynamic_ant_weighting_mcc_8822b(dm); +#endif + /* Set H2C Cmd*/ + phydm_mcc_h2ccmd(dm); +} +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_normal_driver_rx_sniffer( + struct dm_struct *dm, + u8 *desc, + PRT_RFD_STATUS rt_rfd_status, + u8 *drv_info, + u8 phy_status) +{ +#if (defined(CONFIG_PHYDM_RX_SNIFFER_PARSING)) + u32 *msg; + u16 seq_num; + + if (rt_rfd_status->packet_report_type != NORMAL_RX) + return; + + if (!dm->is_linked) { + if (rt_rfd_status->is_hw_error) + return; + } + + if (phy_status == true) { + if (dm->rx_pkt_type == type_block_ack || + dm->rx_pkt_type == type_rts || dm->rx_pkt_type == type_cts) + seq_num = 0; + else + seq_num = rt_rfd_status->seq_num; + + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, + "%04d , %01s, rate=0x%02x, L=%04d , %s , %s", + seq_num, + /*rt_rfd_status->mac_id,*/ + (rt_rfd_status->is_crc ? "C" : + rt_rfd_status->is_ampdu ? "A" : "_"), + rt_rfd_status->data_rate, + rt_rfd_status->length, + ((rt_rfd_status->band_width == 0) ? "20M" : + ((rt_rfd_status->band_width == 1) ? "40M" : "80M")), + (rt_rfd_status->is_ldpc ? "LDP" : "BCC")); + + if (dm->rx_pkt_type == type_asoc_req) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "AS_REQ"); + else if (dm->rx_pkt_type == type_asoc_rsp) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "AS_RSP"); + else if (dm->rx_pkt_type == type_probe_req) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "PR_REQ"); + else if (dm->rx_pkt_type == type_probe_rsp) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "PR_RSP"); + else if (dm->rx_pkt_type == type_deauth) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "DEAUTH"); + else if (dm->rx_pkt_type == type_beacon) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "BEACON"); + else if (dm->rx_pkt_type == type_block_ack_req) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "BA_REQ"); + else if (dm->rx_pkt_type == type_rts) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "__RTS_"); + else if (dm->rx_pkt_type == type_cts) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "__CTS_"); + else if (dm->rx_pkt_type == type_ack) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "__ACK_"); + else if (dm->rx_pkt_type == type_block_ack) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "__BA__"); + else if (dm->rx_pkt_type == type_data) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "_DATA_"); + else if (dm->rx_pkt_type == type_data_ack) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "Data_Ack"); + else if (dm->rx_pkt_type == type_qos_data) + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [%s]", "QoS_Data"); + else + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [0x%x]", + dm->rx_pkt_type); + + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, " , [RSSI=%d,%d,%d,%d ]", + dm->rssi_a, + dm->rssi_b, + dm->rssi_c, + dm->rssi_d); + + msg = (u32 *)drv_info; + + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, + " , P-STS[28:0]=%08x-%08x-%08x-%08x-%08x-%08x-%08x\n", + msg[6], msg[5], msg[4], msg[3], + msg[2], msg[1], msg[1]); + } else { + PHYDM_DBG_F(dm, ODM_COMP_SNIFFER, + "%04d , %01s, rate=0x%02x, L=%04d , %s , %s\n", + rt_rfd_status->seq_num, + /*rt_rfd_status->mac_id,*/ + (rt_rfd_status->is_crc ? "C" : + (rt_rfd_status->is_ampdu) ? "A" : "_"), + rt_rfd_status->data_rate, + rt_rfd_status->length, + ((rt_rfd_status->band_width == 0) ? "20M" : + ((rt_rfd_status->band_width == 1) ? "40M" : "80M")), + (rt_rfd_status->is_ldpc ? "LDP" : "BCC")); + } + +#endif +} + +#endif diff --git a/hal/phydm/phydm_api.h b/hal/phydm/phydm_api.h new file mode 100644 index 0000000..a27b725 --- /dev/null +++ b/hal/phydm/phydm_api.h @@ -0,0 +1,228 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_API_H__ +#define __PHYDM_API_H__ + +/* 2019.10.22 Add get/shift rxagc API for 8822C*/ +#define PHYDM_API_VERSION "2.3" + +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ +#define N_IC_TX_OFFEST_5_BIT (ODM_RTL8188E | ODM_RTL8192E) + +#define N_IC_TX_OFFEST_6_BIT (ODM_RTL8723D | ODM_RTL8197F | ODM_RTL8710B |\ + ODM_RTL8723B | ODM_RTL8703B | ODM_RTL8195A |\ + ODM_RTL8188F) + +#define N_IC_TX_OFFEST_7_BIT (ODM_RTL8721D | ODM_RTL8710C) + +#define CN_CNT_MAX 10 /*@max condition number threshold*/ + +#define FUNC_ENABLE 1 +#define FUNC_DISABLE 2 + +/*@NBI API------------------------------------*/ +#define NBI_128TONE 27 /*register table size*/ +#define NBI_256TONE 59 /*register table size*/ + +#define NUM_START_CH_80M 7 +#define NUM_START_CH_40M 14 + +#define CH_OFFSET_40M 2 +#define CH_OFFSET_80M 6 + +#define FFT_128_TYPE 1 +#define FFT_256_TYPE 2 + +#define FREQ_POSITIVE 1 +#define FREQ_NEGATIVE 2 +/*@------------------------------------------------*/ + +enum phystat_rpt { + PHY_PWDB = 0, + PHY_EVM = 1, + PHY_CFO = 2, + PHY_RXSNR = 3, + PHY_LGAIN = 4, + PHY_HT_AAGC_GAIN = 5, +}; + +#ifndef PHYDM_COMMON_API_SUPPORT +#define INVALID_RF_DATA 0xffffffff +#define INVALID_TXAGC_DATA 0xff +#endif + +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ + +struct phydm_api_stuc { + u32 rxiqc_reg1; /*N-mode: for pathA REG0xc14*/ + u32 rxiqc_reg2; /*N-mode: for pathB REG0xc1c*/ + u8 tx_queue_bitmap; /*REG0x520[23:16]*/ + u8 ccktx_path; + u8 pri_ch_idx; +}; + +/* @1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ + +/* @1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ +enum channel_width phydm_rxsc_2_bw(void *dm_void, u8 rxsc); + +void phydm_reset_bb_hw_cnt(void *dm_void); + +void phydm_dynamic_ant_weighting(void *dm_void); + +#ifdef DYN_ANT_WEIGHTING_SUPPORT +void phydm_ant_weight_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif + +void phydm_trx_antenna_setting_init(void *dm_void, u8 num_rf_path); + +void phydm_config_ofdm_rx_path(void *dm_void, enum bb_path path); + +void phydm_config_cck_rx_path(void *dm_void, enum bb_path path); + +void phydm_config_cck_rx_antenna_init(void *dm_void); + +void phydm_config_trx_path(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void phydm_config_ofdm_tx_path(void *dm_void, enum bb_path path); + +void phydm_config_cck_tx_path(void *dm_void, enum bb_path path); + +void phydm_tx_2path(void *dm_void); + +void phydm_stop_3_wire(void *dm_void, u8 set_type); + +u8 phydm_stop_ic_trx(void *dm_void, u8 set_type); + +void phydm_dis_cck_trx(void *dm_void, u8 set_type); + +void phydm_bw_fixed_enable(void *dm_void, u8 enable); + +void phydm_bw_fixed_setting(void *dm_void); + +void phydm_set_ext_switch(void *dm_void, u32 ext_ant_switch); + +void phydm_nbi_enable(void *dm_void, u32 enable); + +u8 phydm_csi_mask_setting(void *dm_void, u32 enable, u32 ch, u32 bw, u32 f_intf, + u32 sec_ch); + +u8 phydm_nbi_setting(void *dm_void, u32 enable, u32 ch, u32 bw, u32 f_intf, + u32 sec_ch); + +void phydm_nbi_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void phydm_csi_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void phydm_stop_ck320(void *dm_void, u8 enable); + +boolean +phydm_set_bb_txagc_offset(void *dm_void, s8 power_offset, u8 add_half_db); + +boolean phydm_spur_case_mapping(void *dm_void); + +enum odm_rf_band phydm_ch_to_rf_band(void *dm_void, u8 central_ch); +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +u32 phydm_rf_psd_jgr3(void *dm_void, u8 path, u32 tone_idx); + +u8 phydm_csi_mask_setting_jgr3(void *dm_void, u32 enable, u32 ch, u32 bw, + u32 f_intf, u32 sec_ch, u8 wgt); + +void phydm_set_csi_mask_jgr3(void *dm_void, u32 tone_idx_tmp, u8 tone_direction, + u8 wgt); + +u8 phydm_nbi_setting_jgr3(void *dm_void, u32 enable, u32 ch, u32 bw, u32 f_intf, + u32 sec_ch, u8 path); + +void phydm_set_nbi_reg_jgr3(void *dm_void, u32 tone_idx_tmp, u8 tone_direction, + u8 path); + +void phydm_nbi_enable_jgr3(void *dm_void, u32 enable, u8 path); + +u8 phydm_phystat_rpt_jgr3(void *dm_void, enum phystat_rpt info, + enum rf_path ant_path); +void phydm_user_position_for_sniffer(void *dm_void, u8 user_position); + +#endif + +#ifdef PHYDM_COMMON_API_SUPPORT +void phydm_reset_txagc(void *dm_void); + +boolean +phydm_api_shift_txagc(void *dm_void, u32 pwr_offset, enum rf_path path, + boolean is_positive); +boolean +phydm_api_set_txagc(void *dm_void, u32 power_index, enum rf_path path, + u8 hw_rate, boolean is_single_rate); + +u8 phydm_api_get_txagc(void *dm_void, enum rf_path path, u8 hw_rate); + +#if (RTL8822C_SUPPORT) +void phydm_shift_rxagc_table(void *dm_void, boolean shift_up, u8 shift); +#endif + +boolean +phydm_api_switch_bw_channel(void *dm_void, u8 central_ch, u8 primary_ch_idx, + enum channel_width bandwidth); + +boolean +phydm_api_trx_mode(void *dm_void, enum bb_path tx_path, enum bb_path rx_path, + enum bb_path tx_path_ctrl); + +#endif + +#ifdef PHYDM_COMMON_API_NOT_SUPPORT +u8 config_phydm_read_txagc_n(void *dm_void, enum rf_path path, u8 hw_rate); +#endif + +#ifdef CONFIG_MCC_DM +#ifdef DYN_ANT_WEIGHTING_SUPPORT +void phydm_dynamic_ant_weighting_mcc_8822b(void *dm_void); +#endif /*#ifdef DYN_ANT_WEIGHTING_SUPPORT*/ +void phydm_fill_mcccmd(void *dm_void, u8 regid, u16 reg_add, + u8 val0, u8 val1); +u8 phydm_check(void *dm_void); +void phydm_mcc_init(void *dm_void); +void phydm_mcc_switch(void *dm_void); +#endif /*#ifdef CONFIG_MCC_DM*/ + +#endif diff --git a/hal/phydm/phydm_auto_dbg.c b/hal/phydm/phydm_auto_dbg.c new file mode 100644 index 0000000..203764d --- /dev/null +++ b/hal/phydm/phydm_auto_dbg.c @@ -0,0 +1,725 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_AUTO_DEGBUG + +void phydm_check_hang_reset( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_auto_dbg_struct *atd_t = &dm->auto_dbg_table; + + atd_t->dbg_step = 0; + atd_t->auto_dbg_type = AUTO_DBG_STOP; + phydm_pause_dm_watchdog(dm, PHYDM_RESUME); + dm->debug_components &= (~ODM_COMP_API); +} + +void phydm_check_hang_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_auto_dbg_struct *atd_t = &dm->auto_dbg_table; + + atd_t->dbg_step = 0; + atd_t->auto_dbg_type = AUTO_DBG_STOP; + phydm_pause_dm_watchdog(dm, PHYDM_RESUME); +} + +#if (ODM_IC_11N_SERIES_SUPPORT == 1) +void phydm_auto_check_hang_engine_n( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_auto_dbg_struct *atd_t = &dm->auto_dbg_table; + struct n_dbgport_803 dbgport_803 = {0}; + u32 value32_tmp = 0, value32_tmp_2 = 0; + u8 i; + u32 curr_dbg_port_val[DBGPORT_CHK_NUM] = {0, 0, 0, 0, 0, 0}; + u16 curr_ofdm_t_cnt; + u16 curr_ofdm_r_cnt; + u16 curr_cck_t_cnt; + u16 curr_cck_r_cnt; + u16 curr_ofdm_crc_error_cnt; + u16 curr_cck_crc_error_cnt; + u16 diff_ofdm_t_cnt; + u16 diff_ofdm_r_cnt; + u16 diff_cck_t_cnt; + u16 diff_cck_r_cnt; + u16 diff_ofdm_crc_error_cnt; + u16 diff_cck_crc_error_cnt; + u8 rf_mode; + + if (atd_t->auto_dbg_type == AUTO_DBG_STOP) + return; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + phydm_check_hang_reset(dm); + return; + } + + if (atd_t->dbg_step == 0) { + pr_debug("dbg_step=0\n\n"); + + /*Reset all packet counter*/ + odm_set_bb_reg(dm, R_0xf14, BIT(16), 1); + odm_set_bb_reg(dm, R_0xf14, BIT(16), 0); + + } else if (atd_t->dbg_step == 1) { + pr_debug("dbg_step=1\n\n"); + + /*Check packet counter Register*/ + atd_t->ofdm_t_cnt = (u16)odm_get_bb_reg(dm, R_0x9cc, MASKHWORD); + atd_t->ofdm_r_cnt = (u16)odm_get_bb_reg(dm, R_0xf94, MASKLWORD); + atd_t->ofdm_crc_error_cnt = (u16)odm_get_bb_reg(dm, R_0xf94, + MASKHWORD); + + atd_t->cck_t_cnt = (u16)odm_get_bb_reg(dm, R_0x9d0, MASKHWORD); + atd_t->cck_r_cnt = (u16)odm_get_bb_reg(dm, R_0xfa0, MASKHWORD); + atd_t->cck_crc_error_cnt = (u16)odm_get_bb_reg(dm, R_0xf84, + 0x3fff); + + /*Check Debug Port*/ + for (i = 0; i < DBGPORT_CHK_NUM; i++) { + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, + (u32)atd_t->dbg_port_table[i]) + ) { + atd_t->dbg_port_val[i] = + phydm_get_bb_dbg_port_val(dm); + phydm_release_bb_dbg_port(dm); + } + } + + } else if (atd_t->dbg_step == 2) { + pr_debug("dbg_step=2\n\n"); + + /*Check packet counter Register*/ + curr_ofdm_t_cnt = (u16)odm_get_bb_reg(dm, R_0x9cc, MASKHWORD); + curr_ofdm_r_cnt = (u16)odm_get_bb_reg(dm, R_0xf94, MASKLWORD); + curr_ofdm_crc_error_cnt = (u16)odm_get_bb_reg(dm, R_0xf94, + MASKHWORD); + + curr_cck_t_cnt = (u16)odm_get_bb_reg(dm, R_0x9d0, MASKHWORD); + curr_cck_r_cnt = (u16)odm_get_bb_reg(dm, R_0xfa0, MASKHWORD); + curr_cck_crc_error_cnt = (u16)odm_get_bb_reg(dm, R_0xf84, + 0x3fff); + + /*Check Debug Port*/ + for (i = 0; i < DBGPORT_CHK_NUM; i++) { + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, + (u32)atd_t->dbg_port_table[i]) + ) { + curr_dbg_port_val[i] = + phydm_get_bb_dbg_port_val(dm); + phydm_release_bb_dbg_port(dm); + } + } + + /*=== Make check hang decision ===============================*/ + pr_debug("Check Hang Decision\n\n"); + + /* ----- Check RF Register -----------------------------------*/ + for (i = 0; i < dm->num_rf_path; i++) { + rf_mode = (u8)odm_get_rf_reg(dm, i, RF_0x0, 0xf0000); + pr_debug("RF0x0[%d] = 0x%x\n", i, rf_mode); + if (rf_mode > 3) { + pr_debug("Incorrect RF mode\n"); + pr_debug("ReasonCode:RHN-1\n"); + } + } + value32_tmp = odm_get_rf_reg(dm, 0, RF_0xb0, 0xf0000); + if (dm->support_ic_type == ODM_RTL8188E) { + if (value32_tmp != 0xff8c8) { + pr_debug("ReasonCode:RHN-3\n"); + } + } + /* ----- Check BB Register ----------------------------------*/ + /*BB mode table*/ + value32_tmp = odm_get_bb_reg(dm, R_0x824, 0xe); + value32_tmp_2 = odm_get_bb_reg(dm, R_0x82c, 0xe); + pr_debug("BB TX mode table {A, B}= {%d, %d}\n", + value32_tmp, value32_tmp_2); + + if (value32_tmp > 3 || value32_tmp_2 > 3) { + pr_debug("ReasonCode:RHN-2\n"); + } + + value32_tmp = odm_get_bb_reg(dm, R_0x824, 0x700000); + value32_tmp_2 = odm_get_bb_reg(dm, R_0x82c, 0x700000); + pr_debug("BB RX mode table {A, B}= {%d, %d}\n", value32_tmp, + value32_tmp_2); + + if (value32_tmp > 3 || value32_tmp_2 > 3) { + pr_debug("ReasonCode:RHN-2\n"); + } + + /*BB HW Block*/ + value32_tmp = odm_get_bb_reg(dm, R_0x800, MASKDWORD); + + if (!(value32_tmp & BIT(24))) { + pr_debug("Reg0x800[24] = 0, CCK BLK is disabled\n"); + pr_debug("ReasonCode: THN-3\n"); + } + + if (!(value32_tmp & BIT(25))) { + pr_debug("Reg0x800[24] = 0, OFDM BLK is disabled\n"); + pr_debug("ReasonCode:THN-3\n"); + } + + /*BB Continue TX*/ + value32_tmp = odm_get_bb_reg(dm, R_0xd00, 0x70000000); + pr_debug("Continue TX=%d\n", value32_tmp); + if (value32_tmp != 0) { + pr_debug("ReasonCode: THN-4\n"); + } + + /* ----- Check Packet Counter --------------------------------*/ + diff_ofdm_t_cnt = curr_ofdm_t_cnt - atd_t->ofdm_t_cnt; + diff_ofdm_r_cnt = curr_ofdm_r_cnt - atd_t->ofdm_r_cnt; + diff_ofdm_crc_error_cnt = curr_ofdm_crc_error_cnt - + atd_t->ofdm_crc_error_cnt; + + diff_cck_t_cnt = curr_cck_t_cnt - atd_t->cck_t_cnt; + diff_cck_r_cnt = curr_cck_r_cnt - atd_t->cck_r_cnt; + diff_cck_crc_error_cnt = curr_cck_crc_error_cnt - + atd_t->cck_crc_error_cnt; + + pr_debug("OFDM[t=0~1] {TX, RX, CRC_error} = {%d, %d, %d}\n", + atd_t->ofdm_t_cnt, atd_t->ofdm_r_cnt, + atd_t->ofdm_crc_error_cnt); + pr_debug("OFDM[t=1~2] {TX, RX, CRC_error} = {%d, %d, %d}\n", + curr_ofdm_t_cnt, curr_ofdm_r_cnt, + curr_ofdm_crc_error_cnt); + pr_debug("OFDM_diff {TX, RX, CRC_error} = {%d, %d, %d}\n", + diff_ofdm_t_cnt, diff_ofdm_r_cnt, + diff_ofdm_crc_error_cnt); + + pr_debug("CCK[t=0~1] {TX, RX, CRC_error} = {%d, %d, %d}\n", + atd_t->cck_t_cnt, atd_t->cck_r_cnt, + atd_t->cck_crc_error_cnt); + pr_debug("CCK[t=1~2] {TX, RX, CRC_error} = {%d, %d, %d}\n", + curr_cck_t_cnt, curr_cck_r_cnt, + curr_cck_crc_error_cnt); + pr_debug("CCK_diff {TX, RX, CRC_error} = {%d, %d, %d}\n", + diff_cck_t_cnt, diff_cck_r_cnt, + diff_cck_crc_error_cnt); + + /* ----- Check Dbg Port --------------------------------*/ + + for (i = 0; i < DBGPORT_CHK_NUM; i++) { + pr_debug("Dbg_port=((0x%x))\n", + atd_t->dbg_port_table[i]); + pr_debug("Val{pre, curr}={0x%x, 0x%x}\n", + atd_t->dbg_port_val[i], curr_dbg_port_val[i]); + + if (atd_t->dbg_port_table[i] == 0) { + if (atd_t->dbg_port_val[i] == + curr_dbg_port_val[i]) { + pr_debug("BB state hang\n"); + pr_debug("ReasonCode:\n"); + } + + } else if (atd_t->dbg_port_table[i] == 0x803) { + if (atd_t->dbg_port_val[i] == + curr_dbg_port_val[i]) { + /* dbgport_803 = */ + /* (struct n_dbgport_803 ) */ + /* (atd_t->dbg_port_val[i]); */ + odm_move_memory(dm, &dbgport_803, + &atd_t->dbg_port_val[i], + sizeof(struct n_dbgport_803)); + pr_debug("RSTB{BB, GLB, OFDM}={%d, %d,%d}\n", + dbgport_803.bb_rst_b, + dbgport_803.glb_rst_b, + dbgport_803.ofdm_rst_b); + pr_debug("{ofdm_tx_en, cck_tx_en, phy_tx_on}={%d, %d, %d}\n", + dbgport_803.ofdm_tx_en, + dbgport_803.cck_tx_en, + dbgport_803.phy_tx_on); + pr_debug("CCA_PP{OFDM, CCK}={%d, %d}\n", + dbgport_803.ofdm_cca_pp, + dbgport_803.cck_cca_pp); + + if (dbgport_803.phy_tx_on) + pr_debug("Maybe TX Hang\n"); + else if (dbgport_803.ofdm_cca_pp || + dbgport_803.cck_cca_pp) + pr_debug("Maybe RX Hang\n"); + } + + } else if (atd_t->dbg_port_table[i] == 0x208) { + if ((atd_t->dbg_port_val[i] & BIT(30)) && + (curr_dbg_port_val[i] & BIT(30))) { + pr_debug("EDCCA Pause TX\n"); + pr_debug("ReasonCode: THN-2\n"); + } + + } else if (atd_t->dbg_port_table[i] == 0xab0) { + /* atd_t->dbg_port_val[i] & 0xffffff == 0 */ + /* curr_dbg_port_val[i] & 0xffffff == 0 */ + if (((atd_t->dbg_port_val[i] & + MASK24BITS) == 0) || + ((curr_dbg_port_val[i] & + MASK24BITS) == 0)) { + pr_debug("Wrong L-SIG formate\n"); + pr_debug("ReasonCode: THN-1\n"); + } + } + } + + phydm_check_hang_reset(dm); + } + + atd_t->dbg_step++; +} + +void phydm_bb_auto_check_hang_start_n( + void *dm_void, + u32 *_used, + char *output, + u32 *_out_len) +{ + u32 value32 = 0; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_auto_dbg_struct *atd_t = &dm->auto_dbg_table; + u32 used = *_used; + u32 out_len = *_out_len; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + return; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "PHYDM auto check hang (N-series) is started, Please check the system log\n"); + + dm->debug_components |= ODM_COMP_API; + atd_t->auto_dbg_type = AUTO_DBG_CHECK_HANG; + atd_t->dbg_step = 0; + + phydm_pause_dm_watchdog(dm, PHYDM_PAUSE); + + *_used = used; + *_out_len = out_len; +} + +void phydm_dbg_port_dump_n(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + u32 value32 = 0; + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + return; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "not support now\n"); + + *_used = used; + *_out_len = out_len; +} + +#endif + +#if (ODM_IC_11AC_SERIES_SUPPORT == 1) +void phydm_dbg_port_dump_ac(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + u32 value32 = 0; + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + + if (dm->support_ic_type & ODM_IC_11N_SERIES) + return; + + value32 = odm_get_bb_reg(dm, R_0xf80, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "rptreg of sc/bw/ht/...", value32); + + if (dm->support_ic_type & ODM_RTL8822B) + odm_set_bb_reg(dm, R_0x198c, BIT(2) | BIT(1) | BIT(0), 7); + + /* dbg_port = basic state machine */ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0x000); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "basic state machine", value32); + } + + /* dbg_port = state machine */ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0x007); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "state machine", value32); + } + + /* dbg_port = CCA-related*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0x204); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "CCA-related", value32); + } + + /* dbg_port = edcca/rxd*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0x278); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "edcca/rxd", value32); + } + + /* dbg_port = rx_state/mux_state/ADC_MASK_OFDM*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0x290); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", + "rx_state/mux_state/ADC_MASK_OFDM", value32); + } + + /* dbg_port = bf-related*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0x2B2); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "bf-related", value32); + } + + /* dbg_port = bf-related*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0x2B8); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "bf-related", value32); + } + + /* dbg_port = txon/rxd*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xA03); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "txon/rxd", value32); + } + + /* dbg_port = l_rate/l_length*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xA0B); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "l_rate/l_length", value32); + } + + /* dbg_port = rxd/rxd_hit*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xA0D); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "rxd/rxd_hit", value32); + } + + /* dbg_port = dis_cca*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xAA0); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "dis_cca", value32); + } + + /* dbg_port = tx*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xAB0); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "tx", value32); + } + + /* dbg_port = rx plcp*/ + { + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xAD0); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "rx plcp", value32); + + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xAD1); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "rx plcp", value32); + + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xAD2); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "rx plcp", value32); + + odm_set_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD, 0xAD3); + value32 = odm_get_bb_reg(dm, ODM_REG_DBG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "0x8fc", value32); + + value32 = odm_get_bb_reg(dm, ODM_REG_RPT_11AC, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = 0x%x", "rx plcp", value32); + } + *_used = used; + *_out_len = out_len; +} +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_dbg_port_dump_jgr3(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + /*u32 dbg_port_idx_all[3] = {0x000, 0x001, 0x002};*/ + u32 val = 0; + u32 dbg_port_idx = 0; + u32 i = 0; + + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return; + + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "%-17s = %s\n", "DbgPort index", "Value"); + +#if 0 + /*0x000/0x001/0x002*/ + for (i = 0; i < 3; i++) { + dbg_port_idx = dbg_port_idx_all[i]; + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, dbg_port_idx)) { + val = phydm_get_bb_dbg_port_val(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "0x%-15x = 0x%x\n", dbg_port_idx, val); + phydm_release_bb_dbg_port(dm); + } + } +#endif + for (dbg_port_idx = 0x0; dbg_port_idx <= 0xfff; dbg_port_idx++) { + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, dbg_port_idx)) { + val = phydm_get_bb_dbg_port_val(dm); + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, + "0x%-15x = 0x%x\n", dbg_port_idx, val); + phydm_release_bb_dbg_port(dm); + } + } + *_used = used; + *_out_len = out_len; +} +#endif + +void phydm_dbg_port_dump(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "------ BB debug port start ------\n"); + + switch (dm->ic_ip_series) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + case PHYDM_IC_JGR3: + phydm_dbg_port_dump_jgr3(dm, &used, output, &out_len); + break; + #endif + + #if (ODM_IC_11AC_SERIES_SUPPORT == 1) + case PHYDM_IC_AC: + phydm_dbg_port_dump_ac(dm, &used, output, &out_len); + break; + #endif + + #if (ODM_IC_11N_SERIES_SUPPORT == 1) + case PHYDM_IC_N: + phydm_dbg_port_dump_n(dm, &used, output, &out_len); + break; + #endif + + default: + break; + } + *_used = used; + *_out_len = out_len; +} + +void phydm_auto_dbg_console( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "hang: {1} {1:Show DbgPort, 2:Auto check hang}\n"); + return; + } else if (var1[0] == 1) { + PHYDM_SSCANF(input[2], DCMD_DECIMAL, &var1[1]); + if (var1[1] == 1) { + phydm_dbg_port_dump(dm, &used, output, &out_len); + } else if (var1[1] == 2) { + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + PDM_SNPF(out_len, used, output + used, + out_len - used, "Not support\n"); + } else { + #if (ODM_IC_11N_SERIES_SUPPORT == 1) + phydm_bb_auto_check_hang_start_n(dm, &used, + output, + &out_len); + #else + PDM_SNPF(out_len, used, output + used, + out_len - used, "Not support\n"); + #endif + } + } + } + + *_used = used; + *_out_len = out_len; +} + +void phydm_auto_dbg_engine(void *dm_void) +{ + u32 value32 = 0; + + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_auto_dbg_struct *atd_t = &dm->auto_dbg_table; + + if (atd_t->auto_dbg_type == AUTO_DBG_STOP) + return; + + pr_debug("%s ======>\n", __func__); + + if (atd_t->auto_dbg_type == AUTO_DBG_CHECK_HANG) { + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + pr_debug("Not Support\n"); + } else { + #if (ODM_IC_11N_SERIES_SUPPORT == 1) + phydm_auto_check_hang_engine_n(dm); + #else + pr_debug("Not Support\n"); + #endif + } + + } else if (atd_t->auto_dbg_type == AUTO_DBG_CHECK_RA) { + pr_debug("Not Support\n"); + } +} + +void phydm_auto_dbg_engine_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_auto_dbg_struct *atd_t = &dm->auto_dbg_table; + u16 dbg_port_table[DBGPORT_CHK_NUM] = {0x0, 0x803, 0x208, 0xab0, + 0xab1, 0xab2}; + + PHYDM_DBG(dm, ODM_COMP_API, "%s ======>\n", __func__); + + odm_move_memory(dm, &atd_t->dbg_port_table[0], + &dbg_port_table[0], (DBGPORT_CHK_NUM * 2)); + + phydm_check_hang_init(dm); +} +#endif diff --git a/hal/phydm/phydm_auto_dbg.h b/hal/phydm/phydm_auto_dbg.h new file mode 100644 index 0000000..78bde62 --- /dev/null +++ b/hal/phydm/phydm_auto_dbg.h @@ -0,0 +1,115 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_AUTO_DBG_H__ +#define __PHYDM_AUTO_DBG_H__ + +#define AUTO_DBG_VERSION "1.0" /* @2017.05.015 Dino, Add phydm_auto_dbg.h*/ + +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ + +#define AUTO_CHK_HANG_STEP_MAX 3 +#define DBGPORT_CHK_NUM 6 + +#ifdef PHYDM_AUTO_DEGBUG + +/* @1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ + +enum auto_dbg_type_e { + AUTO_DBG_STOP = 0, + AUTO_DBG_CHECK_HANG = 1, + AUTO_DBG_CHECK_RA = 2, + AUTO_DBG_CHECK_DIG = 3 +}; + +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ + +struct n_dbgport_803 { + /*@BYTE 3*/ + u8 bb_rst_b : 1; + u8 glb_rst_b : 1; + u8 zero_1bit_1 : 1; + u8 ofdm_rst_b : 1; + u8 cck_txpe : 1; + u8 ofdm_txpe : 1; + u8 phy_tx_on : 1; + u8 tdrdy : 1; + /*@BYTE 2*/ + u8 txd : 8; + /*@BYTE 1*/ + u8 cck_cca_pp : 1; + u8 ofdm_cca_pp : 1; + u8 rx_rst : 1; + u8 rdrdy : 1; + u8 rxd_7_4 : 4; + /*@BYTE 0*/ + u8 rxd_3_0 : 4; + u8 ofdm_tx_en : 1; + u8 cck_tx_en : 1; + u8 zero_1bit_2 : 1; + u8 clk_80m : 1; +}; + +struct phydm_auto_dbg_struct { + enum auto_dbg_type_e auto_dbg_type; + u8 dbg_step; + u16 dbg_port_table[DBGPORT_CHK_NUM]; + u32 dbg_port_val[DBGPORT_CHK_NUM]; + u16 ofdm_t_cnt; + u16 ofdm_r_cnt; + u16 cck_t_cnt; + u16 cck_r_cnt; + u16 ofdm_crc_error_cnt; + u16 cck_crc_error_cnt; +}; + +/* @1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ + +void phydm_dbg_port_dump(void *dm_void, u32 *used, char *output, u32 *out_len); + +void phydm_auto_dbg_console( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len); + +void phydm_auto_dbg_engine(void *dm_void); + +void phydm_auto_dbg_engine_init(void *dm_void); +#endif +#endif diff --git a/hal/phydm/phydm_beamforming.c b/hal/phydm/phydm_beamforming.c new file mode 100644 index 0000000..1c055c8 --- /dev/null +++ b/hal/phydm/phydm_beamforming.c @@ -0,0 +1,1989 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #if WPP_SOFTWARE_TRACE + #include "phydm_beamforming.tmh" + #endif +#endif + +#ifdef PHYDM_BEAMFORMING_SUPPORT + +void phydm_get_txbf_device_num( + void *dm_void, + u8 macid) +{ +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) /*@For BDC*/ +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[macid]; + struct bf_cmn_info *bf = NULL; + struct _BF_DIV_COEX_ *dm_bdc_table = &dm->dm_bdc_table; + u8 act_as_bfer = 0; + u8 act_as_bfee = 0; + + if (!(dm->support_ability & ODM_BB_ANT_DIV)) + return; + + if (is_sta_active(sta)) { + bf = &(sta->bf_info); + } else { + PHYDM_DBG(dm, DBG_TXBF, "[Warning] %s invalid sta_info\n", + __func__); + return; + } + + if (sta->support_wireless_set & WIRELESS_VHT) { + if (bf->vht_beamform_cap & BEAMFORMING_VHT_BEAMFORMEE_ENABLE) + act_as_bfer = 1; + + if (bf->vht_beamform_cap & BEAMFORMING_VHT_BEAMFORMER_ENABLE) + act_as_bfee = 1; + + } else if (sta->support_wireless_set & WIRELESS_HT) { + if (bf->ht_beamform_cap & BEAMFORMING_HT_BEAMFORMEE_ENABLE) + act_as_bfer = 1; + + if (bf->ht_beamform_cap & BEAMFORMING_HT_BEAMFORMER_ENABLE) + act_as_bfee = 1; + } + + if (act_as_bfer) + { /* Our Device act as BFer */ + dm_bdc_table->w_bfee_client[macid] = true; + dm_bdc_table->num_txbfee_client++; + } + else + dm_bdc_table->w_bfee_client[macid] = false; + + if (act_as_bfee) + { /* Our Device act as BFee */ + dm_bdc_table->w_bfer_client[macid] = true; + dm_bdc_table->num_txbfer_client++; + } + else + dm_bdc_table->w_bfer_client[macid] = false; + +#endif +#endif +} + +struct _RT_BEAMFORM_STAINFO * +phydm_sta_info_init(struct dm_struct *dm, u16 sta_idx, u8 *my_mac_addr) +{ + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORM_STAINFO *entry = &beam_info->beamform_sta_info; + struct cmn_sta_info *cmn_sta = dm->phydm_sta_info[sta_idx]; + //void *adapter = dm->adapter; + ADAPTER * adapter = dm->adapter; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PMGNT_INFO p_MgntInfo = &((adapter)->MgntInfo); + PRT_HIGH_THROUGHPUT p_ht_info = GET_HT_INFO(p_MgntInfo); + PRT_VERY_HIGH_THROUGHPUT p_vht_info = GET_VHT_INFO(p_MgntInfo); +#endif + + if (!is_sta_active(cmn_sta)) { + PHYDM_DBG(dm, DBG_TXBF, "%s => sta_info(mac_id:%d) failed\n", + __func__, sta_idx); + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + rtw_warn_on(1); + #endif + + return entry; + } + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + /*odm_move_memory(dm, (PVOID)(entry->my_mac_addr),*/ + /*(PVOID)(adapter->CurrentAddress), 6);*/ + odm_move_memory(dm, entry->my_mac_addr, my_mac_addr, 6); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + /*odm_move_memory(dm, entry->my_mac_addr,*/ + /*adapter_mac_addr(sta->padapter), 6);*/ + odm_move_memory(dm, entry->my_mac_addr, my_mac_addr, 6); +#endif + + entry->aid = cmn_sta->aid; + entry->ra = cmn_sta->mac_addr; + entry->mac_id = cmn_sta->mac_id; + entry->bw = cmn_sta->bw_mode; + entry->cur_beamform = cmn_sta->bf_info.ht_beamform_cap; + entry->ht_beamform_cap = cmn_sta->bf_info.ht_beamform_cap; + +#if ODM_IC_11AC_SERIES_SUPPORT + if (cmn_sta->support_wireless_set & WIRELESS_VHT) { + entry->cur_beamform_vht = cmn_sta->bf_info.vht_beamform_cap; + entry->vht_beamform_cap = cmn_sta->bf_info.vht_beamform_cap; + } +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) /*To Be Removed */ + entry->ht_beamform_cap = p_ht_info->HtBeamformCap; /*To Be Removed*/ + entry->vht_beamform_cap = p_vht_info->VhtBeamformCap; /*To Be Removed*/ + + if (sta_idx == 0) { /*@client mode*/ + #if ODM_IC_11AC_SERIES_SUPPORT + if (cmn_sta->support_wireless_set & WIRELESS_VHT) + entry->cur_beamform_vht = p_vht_info->VhtCurBeamform; + #endif + } +#endif + + PHYDM_DBG(dm, DBG_TXBF, "wireless_set = 0x%x, staidx = %d\n", + cmn_sta->support_wireless_set, sta_idx); + PHYDM_DBG(dm, DBG_TXBF, + "entry->cur_beamform = 0x%x, entry->cur_beamform_vht = 0x%x\n", + entry->cur_beamform, entry->cur_beamform_vht); + return entry; +} +void phydm_sta_info_update( + struct dm_struct *dm, + u16 sta_idx, + struct _RT_BEAMFORMEE_ENTRY *beamform_entry) +{ + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx]; + + if (!is_sta_active(sta)) + return; + + sta->bf_info.p_aid = beamform_entry->p_aid; + sta->bf_info.g_id = beamform_entry->g_id; +} + +struct _RT_BEAMFORMEE_ENTRY * +phydm_beamforming_get_bfee_entry_by_addr( + void *dm_void, + u8 *RA, + u8 *idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + if (beam_info->beamformee_entry[i].is_used && (eq_mac_addr(RA, beam_info->beamformee_entry[i].mac_addr))) { + *idx = i; + return &beam_info->beamformee_entry[i]; + } + } + + return NULL; +} + +struct _RT_BEAMFORMER_ENTRY * +phydm_beamforming_get_bfer_entry_by_addr( + void *dm_void, + u8 *TA, + u8 *idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + for (i = 0; i < BEAMFORMER_ENTRY_NUM; i++) { + if (beam_info->beamformer_entry[i].is_used && (eq_mac_addr(TA, beam_info->beamformer_entry[i].mac_addr))) { + *idx = i; + return &beam_info->beamformer_entry[i]; + } + } + + return NULL; +} + +struct _RT_BEAMFORMEE_ENTRY * +phydm_beamforming_get_entry_by_mac_id( + void *dm_void, + u8 mac_id, + u8 *idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + if (beam_info->beamformee_entry[i].is_used && mac_id == beam_info->beamformee_entry[i].mac_id) { + *idx = i; + return &beam_info->beamformee_entry[i]; + } + } + + return NULL; +} + +enum beamforming_cap +phydm_beamforming_get_entry_beam_cap_by_mac_id( + void *dm_void, + u8 mac_id) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + enum beamforming_cap beamform_entry_cap = BEAMFORMING_CAP_NONE; + + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + if (beam_info->beamformee_entry[i].is_used && mac_id == beam_info->beamformee_entry[i].mac_id) { + beamform_entry_cap = beam_info->beamformee_entry[i].beamform_entry_cap; + i = BEAMFORMEE_ENTRY_NUM; + } + } + + return beamform_entry_cap; +} + +struct _RT_BEAMFORMEE_ENTRY * +phydm_beamforming_get_free_bfee_entry( + void *dm_void, + u8 *idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + if (beam_info->beamformee_entry[i].is_used == false) { + *idx = i; + return &beam_info->beamformee_entry[i]; + } + } + return NULL; +} + +struct _RT_BEAMFORMER_ENTRY * +phydm_beamforming_get_free_bfer_entry( + void *dm_void, + u8 *idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + PHYDM_DBG(dm, DBG_TXBF, "%s ===>\n", __func__); + + for (i = 0; i < BEAMFORMER_ENTRY_NUM; i++) { + if (beam_info->beamformer_entry[i].is_used == false) { + *idx = i; + return &beam_info->beamformer_entry[i]; + } + } + return NULL; +} + +/*@ + * Description: Get the first entry index of MU Beamformee. + * + * Return value: index of the first MU sta. + * + * 2015.05.25. Created by tynli. + * + */ +u8 phydm_beamforming_get_first_mu_bfee_entry_idx( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 idx = 0xFF; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + boolean is_found = false; + + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + if (beam_info->beamformee_entry[idx].is_used && beam_info->beamformee_entry[idx].is_mu_sta) { + PHYDM_DBG(dm, DBG_TXBF, "[%s] idx=%d!\n", __func__, + idx); + is_found = true; + break; + } + } + + if (!is_found) + idx = 0xFF; + + return idx; +} + +/*@Add SU BFee and MU BFee*/ +struct _RT_BEAMFORMEE_ENTRY * +beamforming_add_bfee_entry( + void *dm_void, + struct _RT_BEAMFORM_STAINFO *sta, + enum beamforming_cap beamform_cap, + u8 num_of_sounding_dim, + u8 comp_steering_num_of_bfer, + u8 *idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMEE_ENTRY *entry = phydm_beamforming_get_free_bfee_entry(dm, idx); + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (entry != NULL) { + entry->is_used = true; + entry->aid = sta->aid; + entry->mac_id = sta->mac_id; + entry->sound_bw = sta->bw; + odm_move_memory(dm, entry->my_mac_addr, sta->my_mac_addr, 6); + + if (phydm_acting_determine(dm, phydm_acting_as_ap)) { + /*@BSSID[44:47] xor BSSID[40:43]*/ + u16 bssid = ((sta->my_mac_addr[5] & 0xf0) >> 4) ^ (sta->my_mac_addr[5] & 0xf); + /*@(dec(A) + dec(B)*32) mod 512*/ + entry->p_aid = (sta->aid + bssid * 32) & 0x1ff; + entry->g_id = 63; + PHYDM_DBG(dm, DBG_TXBF, + "%s: BFee P_AID addressed to STA=%d\n", + __func__, entry->p_aid); + } else if (phydm_acting_determine(dm, phydm_acting_as_ibss)) { + /*@ad hoc mode*/ + entry->p_aid = 0; + entry->g_id = 63; + PHYDM_DBG(dm, DBG_TXBF, "%s: BFee P_AID as IBSS=%d\n", + __func__, entry->p_aid); + } else { + /*@client mode*/ + entry->p_aid = sta->ra[5]; + /*@BSSID[39:47]*/ + entry->p_aid = (entry->p_aid << 1) | (sta->ra[4] >> 7); + entry->g_id = 0; + PHYDM_DBG(dm, DBG_TXBF, + "%s: BFee P_AID addressed to AP=0x%X\n", + __func__, entry->p_aid); + } + cp_mac_addr(entry->mac_addr, sta->ra); + entry->is_txbf = false; + entry->is_sound = false; + entry->sound_period = 400; + entry->beamform_entry_cap = beamform_cap; + entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_UNINITIALIZE; + + /* @entry->log_seq = 0xff; Move to beamforming_add_bfer_entry*/ + /* @entry->log_retry_cnt = 0; Move to beamforming_add_bfer_entry*/ + /* @entry->LogSuccessCnt = 0; Move to beamforming_add_bfer_entry*/ + + entry->log_status_fail_cnt = 0; + + entry->num_of_sounding_dim = num_of_sounding_dim; + entry->comp_steering_num_of_bfer = comp_steering_num_of_bfer; + + if (beamform_cap & BEAMFORMER_CAP_VHT_MU) { + dm->beamforming_info.beamformee_mu_cnt += 1; + entry->is_mu_sta = true; + dm->beamforming_info.first_mu_bfee_index = phydm_beamforming_get_first_mu_bfee_entry_idx(dm); + } else if (beamform_cap & (BEAMFORMER_CAP_VHT_SU | BEAMFORMER_CAP_HT_EXPLICIT)) { + dm->beamforming_info.beamformee_su_cnt += 1; + entry->is_mu_sta = false; + } + + return entry; + } else + return NULL; +} + +/*@Add SU BFee and MU BFer*/ +struct _RT_BEAMFORMER_ENTRY * +beamforming_add_bfer_entry( + void *dm_void, + struct _RT_BEAMFORM_STAINFO *sta, + enum beamforming_cap beamform_cap, + u8 num_of_sounding_dim, + u8 *idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMER_ENTRY *entry = phydm_beamforming_get_free_bfer_entry(dm, idx); + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (entry != NULL) { + entry->is_used = true; + odm_move_memory(dm, entry->my_mac_addr, sta->my_mac_addr, 6); + if (phydm_acting_determine(dm, phydm_acting_as_ap)) { + /*@BSSID[44:47] xor BSSID[40:43]*/ + u16 bssid = ((sta->my_mac_addr[5] & 0xf0) >> 4) ^ (sta->my_mac_addr[5] & 0xf); + + entry->p_aid = (sta->aid + bssid * 32) & 0x1ff; + entry->g_id = 63; + /*@(dec(A) + dec(B)*32) mod 512*/ + } else if (phydm_acting_determine(dm, phydm_acting_as_ibss)) { + entry->p_aid = 0; + entry->g_id = 63; + } else { + entry->p_aid = sta->ra[5]; + /*@BSSID[39:47]*/ + entry->p_aid = (entry->p_aid << 1) | (sta->ra[4] >> 7); + entry->g_id = 0; + PHYDM_DBG(dm, DBG_TXBF, + "%s: P_AID addressed to AP=0x%X\n", __func__, + entry->p_aid); + } + + cp_mac_addr(entry->mac_addr, sta->ra); + entry->beamform_entry_cap = beamform_cap; + + entry->pre_log_seq = 0; /*@Modified by Jeffery @2015-04-13*/ + entry->log_seq = 0; /*@Modified by Jeffery @2014-10-29*/ + entry->log_retry_cnt = 0; /*@Modified by Jeffery @2014-10-29*/ + entry->log_success = 0; /*@log_success is NOT needed to be accumulated, so LogSuccessCnt->log_success, 2015-04-13, Jeffery*/ + entry->clock_reset_times = 0; /*@Modified by Jeffery @2015-04-13*/ + + entry->num_of_sounding_dim = num_of_sounding_dim; + + if (beamform_cap & BEAMFORMEE_CAP_VHT_MU) { + dm->beamforming_info.beamformer_mu_cnt += 1; + entry->is_mu_ap = true; + entry->aid = sta->aid; + } else if (beamform_cap & (BEAMFORMEE_CAP_VHT_SU | BEAMFORMEE_CAP_HT_EXPLICIT)) { + dm->beamforming_info.beamformer_su_cnt += 1; + entry->is_mu_ap = false; + } + + return entry; + } else + return NULL; +} + +/* Used for beamforming_start_v1 */ +void phydm_beamforming_ndpa_rate( + void *dm_void, + enum channel_width BW, + u8 rate) +{ + u16 ndpa_rate = rate; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (ndpa_rate == 0) { + if (dm->rssi_min > 30) /* @link RSSI > 30% */ + ndpa_rate = ODM_RATE24M; + else + ndpa_rate = ODM_RATE6M; + } + + if (ndpa_rate < ODM_RATEMCS0) + BW = (enum channel_width)CHANNEL_WIDTH_20; + + ndpa_rate = (ndpa_rate << 8) | BW; + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_RATE, (u8 *)&ndpa_rate); +} + +/* Used for beamforming_start_sw and beamforming_start_fw */ +void phydm_beamforming_dym_ndpa_rate( + void *dm_void) +{ + u16 ndpa_rate = ODM_RATE6M, BW; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + ndpa_rate = ODM_RATE6M; + BW = CHANNEL_WIDTH_20; + + ndpa_rate = ndpa_rate << 8 | BW; + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_RATE, (u8 *)&ndpa_rate); + PHYDM_DBG(dm, DBG_TXBF, "%s End, NDPA rate = 0x%X\n", __func__, + ndpa_rate); +} + +/*@ +* SW Sounding : SW Timer unit 1ms +* HW Timer unit (1/32000) s 32k is clock. +* FW Sounding : FW Timer unit 10ms +*/ +void beamforming_dym_period( + void *dm_void, + u8 status) +{ + u8 idx; + boolean is_change_period = false; + u16 sound_period_sw, sound_period_fw; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + struct _RT_BEAMFORMEE_ENTRY *beamform_entry; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_SOUNDING_INFO *sound_info = &beam_info->sounding_info; + + struct _RT_BEAMFORMEE_ENTRY *entry = &beam_info->beamformee_entry[beam_info->beamformee_cur_idx]; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + /* @3 TODO per-client throughput caculation. */ + + if ((*dm->current_tx_tp + *dm->current_rx_tp > 2) && (entry->log_status_fail_cnt <= 20 || status)) { + sound_period_sw = 40; /* @40ms */ + sound_period_fw = 40; /* @From H2C cmd, unit = 10ms */ + } else { + sound_period_sw = 4000; /* @4s */ + sound_period_fw = 400; + } + PHYDM_DBG(dm, DBG_TXBF, "[%s]sound_period_sw=%d, sound_period_fw=%d\n", + __func__, sound_period_sw, sound_period_fw); + + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + beamform_entry = beam_info->beamformee_entry + idx; + + if (beamform_entry->default_csi_cnt > 20) { + /*@Modified by David*/ + sound_period_sw = 4000; + sound_period_fw = 400; + } + + PHYDM_DBG(dm, DBG_TXBF, "[%s] period = %d\n", __func__, + sound_period_sw); + if ((beamform_entry->beamform_entry_cap & (BEAMFORMER_CAP_HT_EXPLICIT | BEAMFORMER_CAP_VHT_SU)) == 0) + continue; + + if (sound_info->sound_mode == SOUNDING_FW_VHT_TIMER || sound_info->sound_mode == SOUNDING_FW_HT_TIMER) { + if (beamform_entry->sound_period != sound_period_fw) { + beamform_entry->sound_period = sound_period_fw; + is_change_period = true; /*Only FW sounding need to send H2C packet to change sound period. */ + } + } else if (beamform_entry->sound_period != sound_period_sw) + beamform_entry->sound_period = sound_period_sw; + } + + if (is_change_period) + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_FW_NDPA, (u8 *)&idx); +} + +boolean +beamforming_send_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW, + u8 q_idx) +{ + boolean ret = true; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (q_idx == BEACON_QUEUE) + ret = send_fw_ht_ndpa_packet(dm, RA, BW); + else + ret = send_sw_ht_ndpa_packet(dm, RA, BW); + + return ret; +} + +boolean +beamforming_send_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW, + u8 q_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + boolean ret = true; + + hal_com_txbf_set(dm, TXBF_SET_GET_TX_RATE, NULL); + + if (beam_info->tx_bf_data_rate >= ODM_RATEVHTSS3MCS7 && beam_info->tx_bf_data_rate <= ODM_RATEVHTSS3MCS9 && !beam_info->snding3ss) + PHYDM_DBG(dm, DBG_TXBF, "@%s: 3SS VHT 789 don't sounding\n", + __func__); + + else { + if (q_idx == BEACON_QUEUE) /* Send to reserved page => FW NDPA */ + ret = send_fw_vht_ndpa_packet(dm, RA, AID, BW); + else { +#ifdef SUPPORT_MU_BF +#if (SUPPORT_MU_BF == 1) + beam_info->is_mu_sounding = true; + ret = send_sw_vht_mu_ndpa_packet(dm, BW); +#else + beam_info->is_mu_sounding = false; + ret = send_sw_vht_ndpa_packet(dm, RA, AID, BW); +#endif +#else + beam_info->is_mu_sounding = false; + ret = send_sw_vht_ndpa_packet(dm, RA, AID, BW); +#endif + } + } + return ret; +} + +enum beamforming_notify_state +phydm_beamfomring_is_sounding( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info, + u8 *idx) +{ + enum beamforming_notify_state is_sounding = BEAMFORMING_NOTIFY_NONE; + struct _RT_BEAMFORMING_OID_INFO beam_oid_info = beam_info->beamforming_oid_info; + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + /*@if(( Beamforming_GetBeamCap(beam_info) & BEAMFORMER_CAP) == 0)*/ + /*@is_sounding = BEAMFORMING_NOTIFY_RESET;*/ + if (beam_oid_info.sound_oid_mode == sounding_stop_all_timer) { + is_sounding = BEAMFORMING_NOTIFY_RESET; + goto out; + } + + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + PHYDM_DBG(dm, DBG_TXBF, + "@%s: BFee Entry %d is_used=%d, is_sound=%d\n", + __func__, i, beam_info->beamformee_entry[i].is_used, + beam_info->beamformee_entry[i].is_sound); + if (beam_info->beamformee_entry[i].is_used && !beam_info->beamformee_entry[i].is_sound) { + PHYDM_DBG(dm, DBG_TXBF, "%s: Add BFee entry %d\n", + __func__, i); + *idx = i; + if (beam_info->beamformee_entry[i].is_mu_sta) + is_sounding = BEAMFORMEE_NOTIFY_ADD_MU; + else + is_sounding = BEAMFORMEE_NOTIFY_ADD_SU; + } + + if (!beam_info->beamformee_entry[i].is_used && beam_info->beamformee_entry[i].is_sound) { + PHYDM_DBG(dm, DBG_TXBF, "%s: Delete BFee entry %d\n", + __func__, i); + *idx = i; + if (beam_info->beamformee_entry[i].is_mu_sta) + is_sounding = BEAMFORMEE_NOTIFY_DELETE_MU; + else + is_sounding = BEAMFORMEE_NOTIFY_DELETE_SU; + } + } + +out: + PHYDM_DBG(dm, DBG_TXBF, "%s End, is_sounding = %d\n", __func__, + is_sounding); + return is_sounding; +} + +/* This function is unused */ +u8 phydm_beamforming_sounding_idx( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info) +{ + u8 idx = 0; + struct _RT_BEAMFORMING_OID_INFO beam_oid_info = beam_info->beamforming_oid_info; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (beam_oid_info.sound_oid_mode == SOUNDING_SW_HT_TIMER || beam_oid_info.sound_oid_mode == SOUNDING_SW_VHT_TIMER || + beam_oid_info.sound_oid_mode == SOUNDING_HW_HT_TIMER || beam_oid_info.sound_oid_mode == SOUNDING_HW_VHT_TIMER) + idx = beam_oid_info.sound_oid_idx; + else { + u8 i; + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + if (beam_info->beamformee_entry[i].is_used && !beam_info->beamformee_entry[i].is_sound) { + idx = i; + break; + } + } + } + + return idx; +} + +enum sounding_mode +phydm_beamforming_sounding_mode( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 support_interface = dm->support_interface; + + struct _RT_BEAMFORMEE_ENTRY beam_entry = beam_info->beamformee_entry[idx]; + struct _RT_BEAMFORMING_OID_INFO beam_oid_info = beam_info->beamforming_oid_info; + enum sounding_mode mode = beam_oid_info.sound_oid_mode; + + if (beam_oid_info.sound_oid_mode == SOUNDING_SW_VHT_TIMER || beam_oid_info.sound_oid_mode == SOUNDING_HW_VHT_TIMER) { + if (beam_entry.beamform_entry_cap & BEAMFORMER_CAP_VHT_SU) + mode = beam_oid_info.sound_oid_mode; + else + mode = sounding_stop_all_timer; + } else if (beam_oid_info.sound_oid_mode == SOUNDING_SW_HT_TIMER || beam_oid_info.sound_oid_mode == SOUNDING_HW_HT_TIMER) { + if (beam_entry.beamform_entry_cap & BEAMFORMER_CAP_HT_EXPLICIT) + mode = beam_oid_info.sound_oid_mode; + else + mode = sounding_stop_all_timer; + } else if (beam_entry.beamform_entry_cap & BEAMFORMER_CAP_VHT_SU) { + if (support_interface == ODM_ITRF_USB && !(dm->support_ic_type & (ODM_RTL8814A | ODM_RTL8822B))) + mode = SOUNDING_FW_VHT_TIMER; + else + mode = SOUNDING_SW_VHT_TIMER; + } else if (beam_entry.beamform_entry_cap & BEAMFORMER_CAP_HT_EXPLICIT) { + if (support_interface == ODM_ITRF_USB && !(dm->support_ic_type & (ODM_RTL8814A | ODM_RTL8822B))) + mode = SOUNDING_FW_HT_TIMER; + else + mode = SOUNDING_SW_HT_TIMER; + } else + mode = sounding_stop_all_timer; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] support_interface=%d, mode=%d\n", + __func__, support_interface, mode); + + return mode; +} + +u16 phydm_beamforming_sounding_time( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info, + enum sounding_mode mode, + u8 idx) +{ + u16 sounding_time = 0xffff; + struct _RT_BEAMFORMEE_ENTRY beam_entry = beam_info->beamformee_entry[idx]; + struct _RT_BEAMFORMING_OID_INFO beam_oid_info = beam_info->beamforming_oid_info; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (mode == SOUNDING_HW_HT_TIMER || mode == SOUNDING_HW_VHT_TIMER) + sounding_time = beam_oid_info.sound_oid_period * 32; + else if (mode == SOUNDING_SW_HT_TIMER || mode == SOUNDING_SW_VHT_TIMER) + /*@Modified by David*/ + sounding_time = beam_entry.sound_period; /*@beam_oid_info.sound_oid_period;*/ + else + sounding_time = beam_entry.sound_period; + + return sounding_time; +} + +enum channel_width +phydm_beamforming_sounding_bw( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info, + enum sounding_mode mode, + u8 idx) +{ + enum channel_width sounding_bw = CHANNEL_WIDTH_20; + struct _RT_BEAMFORMEE_ENTRY beam_entry = beam_info->beamformee_entry[idx]; + struct _RT_BEAMFORMING_OID_INFO beam_oid_info = beam_info->beamforming_oid_info; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (mode == SOUNDING_HW_HT_TIMER || mode == SOUNDING_HW_VHT_TIMER) + sounding_bw = beam_oid_info.sound_oid_bw; + else if (mode == SOUNDING_SW_HT_TIMER || mode == SOUNDING_SW_VHT_TIMER) + /*@Modified by David*/ + sounding_bw = beam_entry.sound_bw; /*@beam_oid_info.sound_oid_bw;*/ + else + sounding_bw = beam_entry.sound_bw; + + PHYDM_DBG(dm, DBG_TXBF, "%s, sounding_bw=0x%X\n", __func__, + sounding_bw); + + return sounding_bw; +} + +boolean +phydm_beamforming_select_beam_entry( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info) +{ + struct _RT_SOUNDING_INFO *sound_info = &beam_info->sounding_info; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*@entry.is_sound is different between first and latter NDPA, and should not be used as BFee entry selection*/ + /*@BTW, latter modification should sync to the selection mechanism of AP/ADSL instead of the fixed sound_idx.*/ + sound_info->sound_idx = phydm_beamforming_sounding_idx(dm, beam_info); + /*sound_info->sound_idx = 0;*/ + + if (sound_info->sound_idx < BEAMFORMEE_ENTRY_NUM) + sound_info->sound_mode = phydm_beamforming_sounding_mode(dm, beam_info, sound_info->sound_idx); + else + sound_info->sound_mode = sounding_stop_all_timer; + + if (sounding_stop_all_timer == sound_info->sound_mode) { + PHYDM_DBG(dm, DBG_TXBF, + "[%s] Return because of sounding_stop_all_timer\n", + __func__); + return false; + } else { + sound_info->sound_bw = phydm_beamforming_sounding_bw(dm, beam_info, sound_info->sound_mode, sound_info->sound_idx); + sound_info->sound_period = phydm_beamforming_sounding_time(dm, beam_info, sound_info->sound_mode, sound_info->sound_idx); + return true; + } +} + +/*SU BFee Entry Only*/ +boolean +phydm_beamforming_start_period( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean ret = true; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_SOUNDING_INFO *sound_info = &beam_info->sounding_info; + + phydm_beamforming_dym_ndpa_rate(dm); + + phydm_beamforming_select_beam_entry(dm, beam_info); /* @Modified */ + + if (sound_info->sound_mode == SOUNDING_SW_VHT_TIMER || sound_info->sound_mode == SOUNDING_SW_HT_TIMER) + odm_set_timer(dm, &beam_info->beamforming_timer, sound_info->sound_period); + else if (sound_info->sound_mode == SOUNDING_HW_VHT_TIMER || sound_info->sound_mode == SOUNDING_HW_HT_TIMER || + sound_info->sound_mode == SOUNDING_AUTO_VHT_TIMER || sound_info->sound_mode == SOUNDING_AUTO_HT_TIMER) { + HAL_HW_TIMER_TYPE timer_type = HAL_TIMER_TXBF; + u32 val = (sound_info->sound_period | (timer_type << 16)); + + /* @HW timer stop: All IC has the same setting */ + phydm_set_hw_reg_handler_interface(dm, HW_VAR_HW_REG_TIMER_STOP, (u8 *)(&timer_type)); + /* odm_write_1byte(dm, 0x15F, 0); */ + /* @HW timer init: All IC has the same setting, but 92E & 8812A only write 2 bytes */ + phydm_set_hw_reg_handler_interface(dm, HW_VAR_HW_REG_TIMER_INIT, (u8 *)(&val)); + /* odm_write_1byte(dm, 0x164, 1); */ + /* odm_write_4byte(dm, 0x15C, val); */ + /* @HW timer start: All IC has the same setting */ + phydm_set_hw_reg_handler_interface(dm, HW_VAR_HW_REG_TIMER_START, (u8 *)(&timer_type)); + /* odm_write_1byte(dm, 0x15F, 0x5); */ + } else if (sound_info->sound_mode == SOUNDING_FW_VHT_TIMER || sound_info->sound_mode == SOUNDING_FW_HT_TIMER) + ret = beamforming_start_fw(dm, sound_info->sound_idx); + else + ret = false; + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] sound_idx=%d, sound_mode=%d, sound_bw=%d, sound_period=%d\n", + __func__, sound_info->sound_idx, sound_info->sound_mode, + sound_info->sound_bw, sound_info->sound_period); + + return ret; +} + +/* Used after beamforming_leave, and will clear the setting of the "already deleted" entry + *SU BFee Entry Only*/ +void phydm_beamforming_end_period_sw( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + /*void *adapter = dm->adapter;*/ + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_SOUNDING_INFO *sound_info = &beam_info->sounding_info; + + HAL_HW_TIMER_TYPE timer_type = HAL_TIMER_TXBF; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (sound_info->sound_mode == SOUNDING_SW_VHT_TIMER || sound_info->sound_mode == SOUNDING_SW_HT_TIMER) + odm_cancel_timer(dm, &beam_info->beamforming_timer); + else if (sound_info->sound_mode == SOUNDING_HW_VHT_TIMER || sound_info->sound_mode == SOUNDING_HW_HT_TIMER || + sound_info->sound_mode == SOUNDING_AUTO_VHT_TIMER || sound_info->sound_mode == SOUNDING_AUTO_HT_TIMER) + /*@HW timer stop: All IC has the same setting*/ + phydm_set_hw_reg_handler_interface(dm, HW_VAR_HW_REG_TIMER_STOP, (u8 *)(&timer_type)); + /*odm_write_1byte(dm, 0x15F, 0);*/ +} + +void phydm_beamforming_end_period_fw( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 idx = 0; + + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_FW_NDPA, (u8 *)&idx); + PHYDM_DBG(dm, DBG_TXBF, "[%s]\n", __func__); +} + +/*SU BFee Entry Only*/ +void phydm_beamforming_clear_entry_sw( + void *dm_void, + boolean is_delete, + u8 delete_idx) +{ + u8 idx = 0; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = NULL; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + if (is_delete) { + if (delete_idx < BEAMFORMEE_ENTRY_NUM) { + beamform_entry = beam_info->beamformee_entry + delete_idx; + if (!(!beamform_entry->is_used && beamform_entry->is_sound)) { + PHYDM_DBG(dm, DBG_TXBF, + "[%s] SW delete_idx is wrong!!!!!\n", + __func__); + return; + } + } + + PHYDM_DBG(dm, DBG_TXBF, "[%s] SW delete BFee entry %d\n", + __func__, delete_idx); + if (beamform_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSING) { + beamform_entry->is_beamforming_in_progress = false; + beamform_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_UNINITIALIZE; + } else if (beamform_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED) { + beamform_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_UNINITIALIZE; + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_STATUS, (u8 *)&delete_idx); + } + beamform_entry->is_sound = false; + return; + } + + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + beamform_entry = beam_info->beamformee_entry + idx; + + /*Used after is_sounding=RESET, and will clear the setting of "ever sounded" entry, which is not necessarily be deleted.*/ + /*This function is mainly used in case "beam_oid_info.sound_oid_mode == sounding_stop_all_timer".*/ + /*@However, setting oid doesn't delete entries (is_used is still true), new entries may fail to be added in.*/ + + if (!beamform_entry->is_sound) + continue; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] SW reset BFee entry %d\n", + __func__, idx); + /*@ + * If End procedure is + * 1. Between (Send NDPA, C2H packet return), reset state to initialized. + * After C2H packet return , status bit will be set to zero. + * + * 2. After C2H packet, then reset state to initialized and clear status bit. + */ + + if (beamform_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSING) + phydm_beamforming_end_sw(dm, 0); + else if (beamform_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED) { + beamform_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_INITIALIZED; + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_STATUS, (u8 *)&idx); + } + + beamform_entry->is_sound = false; + } +} + +void phydm_beamforming_clear_entry_fw( + void *dm_void, + boolean is_delete, + u8 delete_idx) +{ + u8 idx = 0; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = NULL; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + if (is_delete) { + if (delete_idx < BEAMFORMEE_ENTRY_NUM) { + beamform_entry = beam_info->beamformee_entry + delete_idx; + + if (!(!beamform_entry->is_used && beamform_entry->is_sound)) { + PHYDM_DBG(dm, DBG_TXBF, + "[%s] FW delete_idx is wrong!!!!!\n", + __func__); + return; + } + } + PHYDM_DBG(dm, DBG_TXBF, "%s: FW delete BFee entry %d\n", + __func__, delete_idx); + beamform_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_UNINITIALIZE; + beamform_entry->is_sound = false; + } else { + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + beamform_entry = beam_info->beamformee_entry + idx; + + /*Used after is_sounding=RESET, and will clear the setting of "ever sounded" entry, which is not necessarily be deleted.*/ + /*This function is mainly used in case "beam_oid_info.sound_oid_mode == sounding_stop_all_timer".*/ + /*@However, setting oid doesn't delete entries (is_used is still true), new entries may fail to be added in.*/ + + if (beamform_entry->is_sound) { + PHYDM_DBG(dm, DBG_TXBF, + "[%s]FW reset BFee entry %d\n", + __func__, idx); + /*@ + * If End procedure is + * 1. Between (Send NDPA, C2H packet return), reset state to initialized. + * After C2H packet return , status bit will be set to zero. + * + * 2. After C2H packet, then reset state to initialized and clear status bit. + */ + + beamform_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_INITIALIZED; + beamform_entry->is_sound = false; + } + } + } +} + +/*@ +* Called : +* 1. Add and delete entry : beamforming_enter/beamforming_leave +* 2. FW trigger : Beamforming_SetTxBFen +* 3. Set OID_RT_BEAMFORMING_PERIOD : beamforming_control_v2 +*/ +void phydm_beamforming_notify( + void *dm_void) +{ + u8 idx = BEAMFORMEE_ENTRY_NUM; + enum beamforming_notify_state is_sounding = BEAMFORMING_NOTIFY_NONE; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_SOUNDING_INFO *sound_info = &beam_info->sounding_info; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + is_sounding = phydm_beamfomring_is_sounding(dm, beam_info, &idx); + + PHYDM_DBG(dm, DBG_TXBF, "%s, Before notify, is_sounding=%d, idx=%d\n", + __func__, is_sounding, idx); + PHYDM_DBG(dm, DBG_TXBF, "%s: beam_info->beamformee_su_cnt = %d\n", + __func__, beam_info->beamformee_su_cnt); + + switch (is_sounding) { + case BEAMFORMEE_NOTIFY_ADD_SU: + PHYDM_DBG(dm, DBG_TXBF, "%s: BEAMFORMEE_NOTIFY_ADD_SU\n", + __func__); + phydm_beamforming_start_period(dm); + break; + + case BEAMFORMEE_NOTIFY_DELETE_SU: + PHYDM_DBG(dm, DBG_TXBF, "%s: BEAMFORMEE_NOTIFY_DELETE_SU\n", + __func__); + if (sound_info->sound_mode == SOUNDING_FW_HT_TIMER || sound_info->sound_mode == SOUNDING_FW_VHT_TIMER) { + phydm_beamforming_clear_entry_fw(dm, true, idx); + if (beam_info->beamformee_su_cnt == 0) { /* @For 2->1 entry, we should not cancel SW timer */ + phydm_beamforming_end_period_fw(dm); + PHYDM_DBG(dm, DBG_TXBF, "%s: No BFee left\n", + __func__); + } + } else { + phydm_beamforming_clear_entry_sw(dm, true, idx); + if (beam_info->beamformee_su_cnt == 0) { /* @For 2->1 entry, we should not cancel SW timer */ + phydm_beamforming_end_period_sw(dm); + PHYDM_DBG(dm, DBG_TXBF, "%s: No BFee left\n", + __func__); + } + } + break; + + case BEAMFORMEE_NOTIFY_ADD_MU: + PHYDM_DBG(dm, DBG_TXBF, "%s: BEAMFORMEE_NOTIFY_ADD_MU\n", + __func__); + if (beam_info->beamformee_mu_cnt == 2) { + /*@if (sound_info->sound_mode == SOUNDING_SW_VHT_TIMER || sound_info->sound_mode == SOUNDING_SW_HT_TIMER) + odm_set_timer(dm, &beam_info->beamforming_timer, sound_info->sound_period);*/ + odm_set_timer(dm, &beam_info->beamforming_timer, 1000); /*@Do MU sounding every 1sec*/ + } else + PHYDM_DBG(dm, DBG_TXBF, + "%s: Less or larger than 2 MU STAs, not to set timer\n", + __func__); + break; + + case BEAMFORMEE_NOTIFY_DELETE_MU: + PHYDM_DBG(dm, DBG_TXBF, "%s: BEAMFORMEE_NOTIFY_DELETE_MU\n", + __func__); + if (beam_info->beamformee_mu_cnt == 1) { + /*@if (sound_info->sound_mode == SOUNDING_SW_VHT_TIMER || sound_info->sound_mode == SOUNDING_SW_HT_TIMER)*/ { + odm_cancel_timer(dm, &beam_info->beamforming_timer); + PHYDM_DBG(dm, DBG_TXBF, + "%s: Less than 2 MU STAs, stop sounding\n", + __func__); + } + } + break; + + case BEAMFORMING_NOTIFY_RESET: + if (sound_info->sound_mode == SOUNDING_FW_HT_TIMER || sound_info->sound_mode == SOUNDING_FW_VHT_TIMER) { + phydm_beamforming_clear_entry_fw(dm, false, idx); + phydm_beamforming_end_period_fw(dm); + } else { + phydm_beamforming_clear_entry_sw(dm, false, idx); + phydm_beamforming_end_period_sw(dm); + } + + break; + + default: + break; + } +} + +boolean +beamforming_init_entry(void *dm_void, u16 sta_idx, u8 *bfer_bfee_idx, + u8 *my_mac_addr) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *cmn_sta = dm->phydm_sta_info[sta_idx]; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = NULL; + struct _RT_BEAMFORMER_ENTRY *beamformer_entry = NULL; + struct _RT_BEAMFORM_STAINFO *sta = NULL; + enum beamforming_cap beamform_cap = BEAMFORMING_CAP_NONE; + u8 bfer_idx = 0xF, bfee_idx = 0xF; + u8 num_of_sounding_dim = 0, comp_steering_num_of_bfer = 0; + + if (!is_sta_active(cmn_sta)) { + PHYDM_DBG(dm, DBG_TXBF, "%s => sta_info(mac_id:%d) failed\n", + __func__, sta_idx); + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + rtw_warn_on(1); + #endif + return false; + } + + sta = phydm_sta_info_init(dm, sta_idx, my_mac_addr); + /*The current setting does not support Beaforming*/ + if (BEAMFORMING_CAP_NONE == sta->ht_beamform_cap && BEAMFORMING_CAP_NONE == sta->vht_beamform_cap) { + PHYDM_DBG(dm, DBG_TXBF, + "The configuration disabled Beamforming! Skip...\n"); + return false; + } + + if (!(cmn_sta->support_wireless_set & (WIRELESS_VHT | WIRELESS_HT))) + return false; + else { + if (cmn_sta->support_wireless_set & WIRELESS_HT) { /*@HT*/ + if (TEST_FLAG(sta->cur_beamform, BEAMFORMING_HT_BEAMFORMER_ENABLE)) { /*We are Beamformee because the STA is Beamformer*/ + beamform_cap = (enum beamforming_cap)(beamform_cap | BEAMFORMEE_CAP_HT_EXPLICIT); + num_of_sounding_dim = (sta->cur_beamform & BEAMFORMING_HT_BEAMFORMEE_CHNL_EST_CAP) >> 6; + } + /*We are Beamformer because the STA is Beamformee*/ + if (TEST_FLAG(sta->cur_beamform, BEAMFORMING_HT_BEAMFORMEE_ENABLE) || + TEST_FLAG(sta->ht_beamform_cap, BEAMFORMING_HT_BEAMFORMER_TEST)) { + beamform_cap = (enum beamforming_cap)(beamform_cap | BEAMFORMER_CAP_HT_EXPLICIT); + comp_steering_num_of_bfer = (sta->cur_beamform & BEAMFORMING_HT_BEAMFORMER_STEER_NUM) >> 4; + } + PHYDM_DBG(dm, DBG_TXBF, + "[%s] HT cur_beamform=0x%X, beamform_cap=0x%X\n", + __func__, sta->cur_beamform, beamform_cap); + PHYDM_DBG(dm, DBG_TXBF, + "[%s] HT num_of_sounding_dim=%d, comp_steering_num_of_bfer=%d\n", + __func__, num_of_sounding_dim, + comp_steering_num_of_bfer); + } +#if (ODM_IC_11AC_SERIES_SUPPORT == 1) + if (cmn_sta->support_wireless_set & WIRELESS_VHT) { /*VHT*/ + + /* We are Beamformee because the STA is SU Beamformer*/ + if (TEST_FLAG(sta->cur_beamform_vht, BEAMFORMING_VHT_BEAMFORMER_ENABLE)) { + beamform_cap = (enum beamforming_cap)(beamform_cap | BEAMFORMEE_CAP_VHT_SU); + num_of_sounding_dim = (sta->cur_beamform_vht & BEAMFORMING_VHT_BEAMFORMEE_SOUND_DIM) >> 12; + } + /* We are Beamformer because the STA is SU Beamformee*/ + if (TEST_FLAG(sta->cur_beamform_vht, BEAMFORMING_VHT_BEAMFORMEE_ENABLE) || + TEST_FLAG(sta->vht_beamform_cap, BEAMFORMING_VHT_BEAMFORMER_TEST)) { + beamform_cap = (enum beamforming_cap)(beamform_cap | BEAMFORMER_CAP_VHT_SU); + comp_steering_num_of_bfer = (sta->cur_beamform_vht & BEAMFORMING_VHT_BEAMFORMER_STS_CAP) >> 8; + } + /* We are Beamformee because the STA is MU Beamformer*/ + if (TEST_FLAG(sta->cur_beamform_vht, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE)) { + beamform_cap = (enum beamforming_cap)(beamform_cap | BEAMFORMEE_CAP_VHT_MU); + num_of_sounding_dim = (sta->cur_beamform_vht & BEAMFORMING_VHT_BEAMFORMEE_SOUND_DIM) >> 12; + } + /* We are Beamformer because the STA is MU Beamformee*/ + if (phydm_acting_determine(dm, phydm_acting_as_ap)) { /* Only AP mode supports to act an MU beamformer */ + if (TEST_FLAG(sta->cur_beamform_vht, BEAMFORMING_VHT_MU_MIMO_STA_ENABLE) || + TEST_FLAG(sta->vht_beamform_cap, BEAMFORMING_VHT_BEAMFORMER_TEST)) { + beamform_cap = (enum beamforming_cap)(beamform_cap | BEAMFORMER_CAP_VHT_MU); + comp_steering_num_of_bfer = (sta->cur_beamform_vht & BEAMFORMING_VHT_BEAMFORMER_STS_CAP) >> 8; + } + } + PHYDM_DBG(dm, DBG_TXBF, + "[%s]VHT cur_beamform_vht=0x%X, beamform_cap=0x%X\n", + __func__, sta->cur_beamform_vht, + beamform_cap); + PHYDM_DBG(dm, DBG_TXBF, + "[%s]VHT num_of_sounding_dim=0x%X, comp_steering_num_of_bfer=0x%X\n", + __func__, num_of_sounding_dim, + comp_steering_num_of_bfer); + } +#endif + } + + if (beamform_cap == BEAMFORMING_CAP_NONE) + return false; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Self BF Entry Cap = 0x%02X\n", __func__, + beamform_cap); + + /*We are BFee, so the entry is BFer*/ + if (beamform_cap & (BEAMFORMEE_CAP_VHT_MU | BEAMFORMEE_CAP_VHT_SU | BEAMFORMEE_CAP_HT_EXPLICIT)) { + beamformer_entry = phydm_beamforming_get_bfer_entry_by_addr(dm, sta->ra, &bfer_idx); + + if (beamformer_entry == NULL) { + beamformer_entry = beamforming_add_bfer_entry(dm, sta, beamform_cap, num_of_sounding_dim, &bfer_idx); + if (beamformer_entry == NULL) + PHYDM_DBG(dm, DBG_TXBF, + "[%s]Not enough BFer entry!!!!!\n", + __func__); + } + } + + /*We are BFer, so the entry is BFee*/ + if (beamform_cap & (BEAMFORMER_CAP_VHT_MU | BEAMFORMER_CAP_VHT_SU | BEAMFORMER_CAP_HT_EXPLICIT)) { + beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, sta->ra, &bfee_idx); + + /*@if BFeeIdx = 0xF, that represent for no matched MACID among all linked entrys */ + PHYDM_DBG(dm, DBG_TXBF, "[%s] Get BFee entry 0x%X by address\n", + __func__, bfee_idx); + if (beamform_entry == NULL) { + beamform_entry = beamforming_add_bfee_entry(dm, sta, beamform_cap, num_of_sounding_dim, comp_steering_num_of_bfer, &bfee_idx); + PHYDM_DBG(dm, DBG_TXBF, + "[%s]: sta->AID=%d, sta->mac_id=%d\n", + __func__, sta->aid, sta->mac_id); + + PHYDM_DBG(dm, DBG_TXBF, "[%s]: Add BFee entry %d\n", + __func__, bfee_idx); + + if (beamform_entry == NULL) + return false; + else + beamform_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_INITIALIZEING; + } else { + /*@Entry has been created. If entry is initialing or progressing then errors occur.*/ + if (beamform_entry->beamform_entry_state != BEAMFORMING_ENTRY_STATE_INITIALIZED && + beamform_entry->beamform_entry_state != BEAMFORMING_ENTRY_STATE_PROGRESSED) + return false; + else + beamform_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_INITIALIZEING; + } + beamform_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_INITIALIZED; + phydm_sta_info_update(dm, sta_idx, beamform_entry); + } + + *bfer_bfee_idx = (bfer_idx << 4) | bfee_idx; + PHYDM_DBG(dm, DBG_TXBF, + "[%s] End: bfer_idx=0x%X, bfee_idx=0x%X, bfer_bfee_idx=0x%X\n", + __func__, bfer_idx, bfee_idx, *bfer_bfee_idx); + + return true; +} + +void beamforming_deinit_entry( + void *dm_void, + u8 *RA) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 idx = 0; + + struct _RT_BEAMFORMER_ENTRY *bfer_entry = phydm_beamforming_get_bfer_entry_by_addr(dm, RA, &idx); + struct _RT_BEAMFORMEE_ENTRY *bfee_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + boolean ret = false; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (bfee_entry != NULL) { + PHYDM_DBG(dm, DBG_TXBF, "%s, bfee_entry\n", __func__); + bfee_entry->is_used = false; + bfee_entry->beamform_entry_cap = BEAMFORMING_CAP_NONE; + bfee_entry->is_beamforming_in_progress = false; + if (bfee_entry->is_mu_sta) { + dm->beamforming_info.beamformee_mu_cnt -= 1; + dm->beamforming_info.first_mu_bfee_index = phydm_beamforming_get_first_mu_bfee_entry_idx(dm); + } else + dm->beamforming_info.beamformee_su_cnt -= 1; + ret = true; + } + + if (bfer_entry != NULL) { + PHYDM_DBG(dm, DBG_TXBF, "%s, bfer_entry\n", __func__); + bfer_entry->is_used = false; + bfer_entry->beamform_entry_cap = BEAMFORMING_CAP_NONE; + if (bfer_entry->is_mu_ap) + dm->beamforming_info.beamformer_mu_cnt -= 1; + else + dm->beamforming_info.beamformer_su_cnt -= 1; + ret = true; + } + + if (ret == true) + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_LEAVE, (u8 *)&idx); + + PHYDM_DBG(dm, DBG_TXBF, "%s End, idx = 0x%X\n", __func__, idx); +} + +boolean +beamforming_start_v1( + void *dm_void, + u8 *RA, + boolean mode, + enum channel_width BW, + u8 rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 idx = 0; + struct _RT_BEAMFORMEE_ENTRY *entry; + boolean ret = true; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + + if (entry->is_used == false) { + entry->is_beamforming_in_progress = false; + return false; + } else { + if (entry->is_beamforming_in_progress) + return false; + + entry->is_beamforming_in_progress = true; + + if (mode == 1) { + if (!(entry->beamform_entry_cap & BEAMFORMER_CAP_HT_EXPLICIT)) { + entry->is_beamforming_in_progress = false; + return false; + } + } else if (mode == 0) { + if (!(entry->beamform_entry_cap & BEAMFORMER_CAP_VHT_SU)) { + entry->is_beamforming_in_progress = false; + return false; + } + } + + if (entry->beamform_entry_state != BEAMFORMING_ENTRY_STATE_INITIALIZED && entry->beamform_entry_state != BEAMFORMING_ENTRY_STATE_PROGRESSED) { + entry->is_beamforming_in_progress = false; + return false; + } else { + entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_PROGRESSING; + entry->is_sound = true; + } + } + + entry->sound_bw = BW; + beam_info->beamformee_cur_idx = idx; + phydm_beamforming_ndpa_rate(dm, BW, rate); + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_STATUS, (u8 *)&idx); + + if (mode == 1) + ret = beamforming_send_ht_ndpa_packet(dm, RA, BW, NORMAL_QUEUE); + else + ret = beamforming_send_vht_ndpa_packet(dm, RA, entry->aid, BW, NORMAL_QUEUE); + + if (ret == false) { + beamforming_leave(dm, RA); + entry->is_beamforming_in_progress = false; + return false; + } + + PHYDM_DBG(dm, DBG_TXBF, "%s idx %d\n", __func__, idx); + return true; +} + +boolean +beamforming_start_sw( + void *dm_void, + u8 idx, + u8 mode, + enum channel_width BW) +{ + u8 *ra = NULL; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMEE_ENTRY *entry; + boolean ret = true; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; +#ifdef SUPPORT_MU_BF +#if (SUPPORT_MU_BF == 1) + u8 i, poll_sta_cnt = 0; + boolean is_get_first_bfee = false; +#endif +#endif + + if (beam_info->is_mu_sounding) { + beam_info->is_mu_sounding_in_progress = true; + entry = &beam_info->beamformee_entry[idx]; + ra = entry->mac_addr; + + } else { + entry = &beam_info->beamformee_entry[idx]; + + if (entry->is_used == false) { + PHYDM_DBG(dm, DBG_TXBF, + "Skip Beamforming, no entry for idx =%d\n", + idx); + entry->is_beamforming_in_progress = false; + return false; + } + + if (entry->is_beamforming_in_progress) { + PHYDM_DBG(dm, DBG_TXBF, + "is_beamforming_in_progress, skip...\n"); + return false; + } + + entry->is_beamforming_in_progress = true; + ra = entry->mac_addr; + + if (mode == SOUNDING_SW_HT_TIMER || mode == SOUNDING_HW_HT_TIMER || mode == SOUNDING_AUTO_HT_TIMER) { + if (!(entry->beamform_entry_cap & BEAMFORMER_CAP_HT_EXPLICIT)) { + entry->is_beamforming_in_progress = false; + PHYDM_DBG(dm, DBG_TXBF, + "%s Return by not support BEAMFORMER_CAP_HT_EXPLICIT <==\n", + __func__); + return false; + } + } else if (mode == SOUNDING_SW_VHT_TIMER || mode == SOUNDING_HW_VHT_TIMER || mode == SOUNDING_AUTO_VHT_TIMER) { + if (!(entry->beamform_entry_cap & BEAMFORMER_CAP_VHT_SU)) { + entry->is_beamforming_in_progress = false; + PHYDM_DBG(dm, DBG_TXBF, + "%s Return by not support BEAMFORMER_CAP_VHT_SU <==\n", + __func__); + return false; + } + } + if (entry->beamform_entry_state != BEAMFORMING_ENTRY_STATE_INITIALIZED && entry->beamform_entry_state != BEAMFORMING_ENTRY_STATE_PROGRESSED) { + entry->is_beamforming_in_progress = false; + PHYDM_DBG(dm, DBG_TXBF, + "%s Return by incorrect beamform_entry_state(%d) <==\n", + __func__, entry->beamform_entry_state); + return false; + } else { + entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_PROGRESSING; + entry->is_sound = true; + } + + beam_info->beamformee_cur_idx = idx; + } + + /*@2014.12.22 Luke: Need to be checked*/ + /*@GET_TXBF_INFO(adapter)->fTxbfSet(adapter, TXBF_SET_SOUNDING_STATUS, (u8*)&idx);*/ + + if (mode == SOUNDING_SW_HT_TIMER || mode == SOUNDING_HW_HT_TIMER || mode == SOUNDING_AUTO_HT_TIMER) + ret = beamforming_send_ht_ndpa_packet(dm, ra, BW, NORMAL_QUEUE); + else + ret = beamforming_send_vht_ndpa_packet(dm, ra, entry->aid, BW, NORMAL_QUEUE); + + if (ret == false) { + beamforming_leave(dm, ra); + entry->is_beamforming_in_progress = false; + return false; + } + +/*@-------------------------- + * Send BF Report Poll for MU BF + --------------------------*/ +#ifdef SUPPORT_MU_BF +#if (SUPPORT_MU_BF == 1) + if (beam_info->beamformee_mu_cnt <= 1) + goto out; + + /* @More than 1 MU STA*/ + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + entry = &beam_info->beamformee_entry[i]; + if (!entry->is_mu_sta) + continue; + + if (!is_get_first_bfee) { + is_get_first_bfee = true; + continue; + } + + poll_sta_cnt++; + if (poll_sta_cnt == (beam_info->beamformee_mu_cnt - 1)) /* The last STA*/ + send_sw_vht_bf_report_poll(dm, entry->mac_addr, true); + else + send_sw_vht_bf_report_poll(dm, entry->mac_addr, false); + } +out: +#endif +#endif + return true; +} + +boolean +beamforming_start_fw( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMEE_ENTRY *entry; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + entry = &beam_info->beamformee_entry[idx]; + if (entry->is_used == false) { + PHYDM_DBG(dm, DBG_TXBF, + "Skip Beamforming, no entry for idx =%d\n", idx); + return false; + } + + entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_PROGRESSING; + entry->is_sound = true; + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_FW_NDPA, (u8 *)&idx); + + PHYDM_DBG(dm, DBG_TXBF, "[%s] End, idx=0x%X\n", __func__, idx); + return true; +} + +void beamforming_check_sounding_success( + void *dm_void, + boolean status) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *entry = &beam_info->beamformee_entry[beam_info->beamformee_cur_idx]; + + PHYDM_DBG(dm, DBG_TXBF, "[David]@%s Start!\n", __func__); + + if (status == 1) { + if (entry->log_status_fail_cnt == 21) + beamforming_dym_period(dm, status); + entry->log_status_fail_cnt = 0; + } else if (entry->log_status_fail_cnt <= 20) { + entry->log_status_fail_cnt++; + PHYDM_DBG(dm, DBG_TXBF, "%s log_status_fail_cnt %d\n", __func__, + entry->log_status_fail_cnt); + } + if (entry->log_status_fail_cnt > 20) { + entry->log_status_fail_cnt = 21; + PHYDM_DBG(dm, DBG_TXBF, + "%s log_status_fail_cnt > 20, Stop SOUNDING\n", + __func__); + beamforming_dym_period(dm, status); + } +} + +void phydm_beamforming_end_sw( + void *dm_void, + boolean status) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *entry = &beam_info->beamformee_entry[beam_info->beamformee_cur_idx]; + + if (beam_info->is_mu_sounding) { + PHYDM_DBG(dm, DBG_TXBF, "%s: MU sounding done\n", __func__); + beam_info->is_mu_sounding_in_progress = false; + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_STATUS, + (u8 *)&beam_info->beamformee_cur_idx); + } else { + if (entry->beamform_entry_state != BEAMFORMING_ENTRY_STATE_PROGRESSING) { + PHYDM_DBG(dm, DBG_TXBF, "[%s] BeamformStatus %d\n", + __func__, entry->beamform_entry_state); + return; + } + + if (beam_info->tx_bf_data_rate >= ODM_RATEVHTSS3MCS7 && beam_info->tx_bf_data_rate <= ODM_RATEVHTSS3MCS9 && !beam_info->snding3ss) { + PHYDM_DBG(dm, DBG_TXBF, + "[%s] VHT3SS 7,8,9, do not apply V matrix.\n", + __func__); + entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_INITIALIZED; + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_STATUS, + (u8 *)&beam_info->beamformee_cur_idx); + } else if (status == 1) { + entry->log_status_fail_cnt = 0; + entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_PROGRESSED; + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_STATUS, + (u8 *)&beam_info->beamformee_cur_idx); + } else { + entry->log_status_fail_cnt++; + entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_INITIALIZED; + hal_com_txbf_set(dm, TXBF_SET_TX_PATH_RESET, + (u8 *)&beam_info->beamformee_cur_idx); + PHYDM_DBG(dm, DBG_TXBF, "[%s] log_status_fail_cnt %d\n", + __func__, entry->log_status_fail_cnt); + } + + if (entry->log_status_fail_cnt > 50) { + PHYDM_DBG(dm, DBG_TXBF, + "%s log_status_fail_cnt > 50, Stop SOUNDING\n", + __func__); + entry->is_sound = false; + beamforming_deinit_entry(dm, entry->mac_addr); + + /*@Modified by David - Every action of deleting entry should follow by Notify*/ + phydm_beamforming_notify(dm); + } + + entry->is_beamforming_in_progress = false; + } + PHYDM_DBG(dm, DBG_TXBF, "%s: status=%d\n", __func__, status); +} + +void beamforming_timer_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *dm_void +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + void *context +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct dm_struct *dm = (struct dm_struct *)dm_void; +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + void *adapter = (void *)context; + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->odmpriv; +#endif + boolean ret = false; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + struct _RT_BEAMFORMEE_ENTRY *entry = &(beam_info->beamformee_entry[beam_info->beamformee_cur_idx]); + struct _RT_SOUNDING_INFO *sound_info = &(beam_info->sounding_info); + boolean is_beamforming_in_progress; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (beam_info->is_mu_sounding) + is_beamforming_in_progress = beam_info->is_mu_sounding_in_progress; + else + is_beamforming_in_progress = entry->is_beamforming_in_progress; + + if (is_beamforming_in_progress) { + PHYDM_DBG(dm, DBG_TXBF, + "is_beamforming_in_progress, reset it\n"); + phydm_beamforming_end_sw(dm, 0); + } + + ret = phydm_beamforming_select_beam_entry(dm, beam_info); +#if (SUPPORT_MU_BF == 1) + if (ret && beam_info->beamformee_mu_cnt > 1) + ret = 1; + else + ret = 0; +#endif + if (ret) + ret = beamforming_start_sw(dm, sound_info->sound_idx, sound_info->sound_mode, sound_info->sound_bw); + else + PHYDM_DBG(dm, DBG_TXBF, + "%s, Error value return from BeamformingStart_V2\n", + __func__); + + if (beam_info->beamformee_su_cnt != 0 || beam_info->beamformee_mu_cnt > 1) { + if (sound_info->sound_mode == SOUNDING_SW_VHT_TIMER || sound_info->sound_mode == SOUNDING_SW_HT_TIMER) + odm_set_timer(dm, &beam_info->beamforming_timer, sound_info->sound_period); + else { + u32 val = (sound_info->sound_period << 16) | HAL_TIMER_TXBF; + phydm_set_hw_reg_handler_interface(dm, HW_VAR_HW_REG_TIMER_RESTART, (u8 *)(&val)); + } + } +} + +void beamforming_sw_timer_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct phydm_timer_list *timer +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + void *function_context +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = (void *)timer->Adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + beamforming_timer_callback(dm); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + struct dm_struct *dm = (struct dm_struct *)function_context; + void *adapter = dm->adapter; + + if (*dm->is_net_closed == true) + return; + phydm_run_in_thread_cmd(dm, beamforming_timer_callback, adapter); +#endif +} + +void phydm_beamforming_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMING_OID_INFO *beam_oid_info = &beam_info->beamforming_oid_info; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + +#ifdef BEAMFORMING_VERSION_1 + if (hal_data->beamforming_version != BEAMFORMING_VERSION_1) { + return; + } +#endif +#endif + + beam_oid_info->sound_oid_mode = SOUNDING_STOP_OID_TIMER; + PHYDM_DBG(dm, DBG_TXBF, "%s mode (%d)\n", __func__, + beam_oid_info->sound_oid_mode); + + beam_info->beamformee_su_cnt = 0; + beam_info->beamformer_su_cnt = 0; + beam_info->beamformee_mu_cnt = 0; + beam_info->beamformer_mu_cnt = 0; + beam_info->beamformee_mu_reg_maping = 0; + beam_info->mu_ap_index = 0; + beam_info->is_mu_sounding = false; + beam_info->first_mu_bfee_index = 0xFF; + beam_info->apply_v_matrix = true; + beam_info->snding3ss = false; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + beam_info->source_adapter = dm->adapter; +#endif + hal_com_txbf_beamform_init(dm); +} + +boolean +phydm_acting_determine( + void *dm_void, + enum phydm_acting_type type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean ret = false; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->beamforming_info.source_adapter; +#else + struct _ADAPTER *adapter = dm->adapter; +#endif + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + if (type == phydm_acting_as_ap) + ret = ACTING_AS_AP(adapter); + else if (type == phydm_acting_as_ibss) + ret = ACTING_AS_IBSS(((PADAPTER)(adapter))); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + + if (type == phydm_acting_as_ap) + ret = check_fwstate(pmlmepriv, WIFI_AP_STATE); + else if (type == phydm_acting_as_ibss) + ret = check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) || check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE); +#endif + + return ret; +} + +void beamforming_enter(void *dm_void, u16 sta_idx, u8 *my_mac_addr) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 bfer_bfee_idx = 0xff; + + if (beamforming_init_entry(dm, sta_idx, &bfer_bfee_idx, my_mac_addr)) + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_ENTER, (u8 *)&bfer_bfee_idx); + + PHYDM_DBG(dm, DBG_TXBF, "[%s] End!\n", __func__); +} + +void beamforming_leave( + void *dm_void, + u8 *RA) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (RA != NULL) { + beamforming_deinit_entry(dm, RA); + phydm_beamforming_notify(dm); + } + + PHYDM_DBG(dm, DBG_TXBF, "[%s] End!!\n", __func__); +} + +enum beamforming_cap +phydm_beamforming_get_beam_cap( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info) +{ + u8 i; + boolean is_self_beamformer = false; + boolean is_self_beamformee = false; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + struct _RT_BEAMFORMER_ENTRY beamformer_entry; + enum beamforming_cap beamform_cap = BEAMFORMING_CAP_NONE; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + beamformee_entry = beam_info->beamformee_entry[i]; + + if (beamformee_entry.is_used) { + is_self_beamformer = true; + PHYDM_DBG(dm, DBG_TXBF, + "[%s] BFee entry %d is_used=true\n", __func__, + i); + break; + } + } + + for (i = 0; i < BEAMFORMER_ENTRY_NUM; i++) { + beamformer_entry = beam_info->beamformer_entry[i]; + + if (beamformer_entry.is_used) { + is_self_beamformee = true; + PHYDM_DBG(dm, DBG_TXBF, + "[%s]: BFer entry %d is_used=true\n", + __func__, i); + break; + } + } + + if (is_self_beamformer) + beamform_cap = (enum beamforming_cap)(beamform_cap | BEAMFORMER_CAP); + if (is_self_beamformee) + beamform_cap = (enum beamforming_cap)(beamform_cap | BEAMFORMEE_CAP); + + return beamform_cap; +} + +boolean +beamforming_control_v1( + void *dm_void, + u8 *RA, + u8 AID, + u8 mode, + enum channel_width BW, + u8 rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean ret = true; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + PHYDM_DBG(dm, DBG_TXBF, "AID (%d), mode (%d), BW (%d)\n", AID, mode, + BW); + + switch (mode) { + case 0: + ret = beamforming_start_v1(dm, RA, 0, BW, rate); + break; + case 1: + ret = beamforming_start_v1(dm, RA, 1, BW, rate); + break; + case 2: + phydm_beamforming_ndpa_rate(dm, BW, rate); + ret = beamforming_send_vht_ndpa_packet(dm, RA, AID, BW, NORMAL_QUEUE); + break; + case 3: + phydm_beamforming_ndpa_rate(dm, BW, rate); + ret = beamforming_send_ht_ndpa_packet(dm, RA, BW, NORMAL_QUEUE); + break; + } + return ret; +} + +/*Only OID uses this function*/ +boolean +phydm_beamforming_control_v2( + void *dm_void, + u8 idx, + u8 mode, + enum channel_width BW, + u16 period) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMING_OID_INFO *beam_oid_info = &beam_info->beamforming_oid_info; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + PHYDM_DBG(dm, DBG_TXBF, "idx (%d), mode (%d), BW (%d), period (%d)\n", + idx, mode, BW, period); + + beam_oid_info->sound_oid_idx = idx; + beam_oid_info->sound_oid_mode = (enum sounding_mode)mode; + beam_oid_info->sound_oid_bw = BW; + beam_oid_info->sound_oid_period = period; + + phydm_beamforming_notify(dm); + + return true; +} + +void phydm_beamforming_watchdog( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + PHYDM_DBG(dm, DBG_TXBF, "%s Start!\n", __func__); + + if (beam_info->beamformee_su_cnt == 0) + return; + + beamforming_dym_period(dm, 0); +} +enum beamforming_cap +phydm_get_beamform_cap( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = NULL; + struct bf_cmn_info *bf_info = NULL; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + void *adapter = dm->adapter; + enum beamforming_cap beamform_cap = BEAMFORMING_CAP_NONE; + u8 macid; + u8 ht_curbeamformcap = 0; + u16 vht_curbeamformcap = 0; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PMGNT_INFO p_MgntInfo = &(((PADAPTER)(adapter))->MgntInfo); + PRT_VERY_HIGH_THROUGHPUT p_vht_info = GET_VHT_INFO(p_MgntInfo); + PRT_HIGH_THROUGHPUT p_ht_info = GET_HT_INFO(p_MgntInfo); + + ht_curbeamformcap = p_ht_info->HtCurBeamform; + vht_curbeamformcap = p_vht_info->VhtCurBeamform; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[%s] WIN ht_curcap = %d ; vht_curcap = %d\n", __func__, + ht_curbeamformcap, vht_curbeamformcap); + + if (TEST_FLAG(ht_curbeamformcap, BEAMFORMING_HT_BEAMFORMER_ENABLE)) /*We are Beamformee because the STA is Beamformer*/ + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMEE_CAP_HT_EXPLICIT | BEAMFORMEE_CAP)); + + /*We are Beamformer because the STA is Beamformee*/ + if (TEST_FLAG(ht_curbeamformcap, BEAMFORMING_HT_BEAMFORMEE_ENABLE)) + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMER_CAP_HT_EXPLICIT | BEAMFORMER_CAP)); + +#if (ODM_IC_11AC_SERIES_SUPPORT == 1) + + /* We are Beamformee because the STA is SU Beamformer*/ + if (TEST_FLAG(vht_curbeamformcap, BEAMFORMING_VHT_BEAMFORMER_ENABLE)) + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMEE_CAP_VHT_SU | BEAMFORMEE_CAP)); + + /* We are Beamformer because the STA is SU Beamformee*/ + if (TEST_FLAG(vht_curbeamformcap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE)) + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMER_CAP_VHT_SU | BEAMFORMER_CAP)); + + /* We are Beamformee because the STA is MU Beamformer*/ + if (TEST_FLAG(vht_curbeamformcap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE)) + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMEE_CAP_VHT_MU | BEAMFORMEE_CAP)); +#endif +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + + for (macid = 0; macid < ODM_ASSOCIATE_ENTRY_NUM; macid++) { + sta = dm->phydm_sta_info[macid]; + + if (!is_sta_active(sta)) + continue; + + bf_info = &sta->bf_info; + vht_curbeamformcap = bf_info->vht_beamform_cap; + ht_curbeamformcap = bf_info->ht_beamform_cap; + + if (TEST_FLAG(ht_curbeamformcap, BEAMFORMING_HT_BEAMFORMER_ENABLE)) /*We are Beamformee because the STA is Beamformer*/ + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMEE_CAP_HT_EXPLICIT | BEAMFORMEE_CAP)); + + /*We are Beamformer because the STA is Beamformee*/ + if (TEST_FLAG(ht_curbeamformcap, BEAMFORMING_HT_BEAMFORMEE_ENABLE)) + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMER_CAP_HT_EXPLICIT | BEAMFORMER_CAP)); + +#if (ODM_IC_11AC_SERIES_SUPPORT == 1) + /* We are Beamformee because the STA is SU Beamformer*/ + if (TEST_FLAG(vht_curbeamformcap, BEAMFORMING_VHT_BEAMFORMER_ENABLE)) + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMEE_CAP_VHT_SU | BEAMFORMEE_CAP)); + + /* We are Beamformer because the STA is SU Beamformee*/ + if (TEST_FLAG(vht_curbeamformcap, BEAMFORMING_VHT_BEAMFORMEE_ENABLE)) + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMER_CAP_VHT_SU | BEAMFORMER_CAP)); + + /* We are Beamformee because the STA is MU Beamformer*/ + if (TEST_FLAG(vht_curbeamformcap, BEAMFORMING_VHT_MU_MIMO_AP_ENABLE)) + beamform_cap = (enum beamforming_cap)(beamform_cap | (BEAMFORMEE_CAP_VHT_MU | BEAMFORMEE_CAP)); +#endif + } + PHYDM_DBG(dm, DBG_ANT_DIV, "[%s] CE ht_curcap = %d ; vht_curcap = %d\n", + __func__, ht_curbeamformcap, vht_curbeamformcap); + +#endif + + return beamform_cap; +} + +#endif diff --git a/hal/phydm/phydm_beamforming.h b/hal/phydm/phydm_beamforming.h new file mode 100644 index 0000000..efb53e3 --- /dev/null +++ b/hal/phydm/phydm_beamforming.h @@ -0,0 +1,363 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __INC_PHYDM_BEAMFORMING_H +#define __INC_PHYDM_BEAMFORMING_H + +/*@Beamforming Related*/ +#include "txbf/halcomtxbf.h" +#include "txbf/haltxbfjaguar.h" +#include "txbf/haltxbf8192e.h" +#include "txbf/haltxbf8814a.h" +#include "txbf/haltxbf8822b.h" +#include "txbf/haltxbfinterface.h" + +#ifdef PHYDM_BEAMFORMING_SUPPORT + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +#define eq_mac_addr(a, b) (((a)[0] == (b)[0] && (a)[1] == (b)[1] && (a)[2] == (b)[2] && (a)[3] == (b)[3] && (a)[4] == (b)[4] && (a)[5] == (b)[5]) ? 1 : 0) +#define cp_mac_addr(des, src) ((des)[0] = (src)[0], (des)[1] = (src)[1], (des)[2] = (src)[2], (des)[3] = (src)[3], (des)[4] = (src)[4], (des)[5] = (src)[5]) + +#endif + +#define MAX_BEAMFORMEE_SU 2 +#define MAX_BEAMFORMER_SU 2 +#if ((RTL8822B_SUPPORT == 1) || (RTL8812F_SUPPORT == 1)) +#define MAX_BEAMFORMEE_MU 6 +#define MAX_BEAMFORMER_MU 1 +#else +#define MAX_BEAMFORMEE_MU 0 +#define MAX_BEAMFORMER_MU 0 +#endif + +#define BEAMFORMEE_ENTRY_NUM (MAX_BEAMFORMEE_SU + MAX_BEAMFORMEE_MU) +#define BEAMFORMER_ENTRY_NUM (MAX_BEAMFORMER_SU + MAX_BEAMFORMER_MU) + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +/*@for different naming between WIN and CE*/ +#define BEACON_QUEUE BCN_QUEUE_INX +#define NORMAL_QUEUE MGT_QUEUE_INX +#define RT_DISABLE_FUNC RTW_DISABLE_FUNC +#define RT_ENABLE_FUNC RTW_ENABLE_FUNC +#endif + +enum beamforming_entry_state { + BEAMFORMING_ENTRY_STATE_UNINITIALIZE, + BEAMFORMING_ENTRY_STATE_INITIALIZEING, + BEAMFORMING_ENTRY_STATE_INITIALIZED, + BEAMFORMING_ENTRY_STATE_PROGRESSING, + BEAMFORMING_ENTRY_STATE_PROGRESSED +}; + +enum beamforming_notify_state { + BEAMFORMING_NOTIFY_NONE, + BEAMFORMING_NOTIFY_ADD, + BEAMFORMING_NOTIFY_DELETE, + BEAMFORMEE_NOTIFY_ADD_SU, + BEAMFORMEE_NOTIFY_DELETE_SU, + BEAMFORMEE_NOTIFY_ADD_MU, + BEAMFORMEE_NOTIFY_DELETE_MU, + BEAMFORMING_NOTIFY_RESET +}; + +enum beamforming_cap { + BEAMFORMING_CAP_NONE = 0x0, + BEAMFORMER_CAP_HT_EXPLICIT = BIT(1), + BEAMFORMEE_CAP_HT_EXPLICIT = BIT(2), + BEAMFORMER_CAP_VHT_SU = BIT(5), /* @Self has er Cap, because Reg er & peer ee */ + BEAMFORMEE_CAP_VHT_SU = BIT(6), /* @Self has ee Cap, because Reg ee & peer er */ + BEAMFORMER_CAP_VHT_MU = BIT(7), /* @Self has er Cap, because Reg er & peer ee */ + BEAMFORMEE_CAP_VHT_MU = BIT(8), /* @Self has ee Cap, because Reg ee & peer er */ + BEAMFORMER_CAP = BIT(9), + BEAMFORMEE_CAP = BIT(10), +}; + +enum sounding_mode { + SOUNDING_SW_VHT_TIMER = 0x0, + SOUNDING_SW_HT_TIMER = 0x1, + sounding_stop_all_timer = 0x2, + SOUNDING_HW_VHT_TIMER = 0x3, + SOUNDING_HW_HT_TIMER = 0x4, + SOUNDING_STOP_OID_TIMER = 0x5, + SOUNDING_AUTO_VHT_TIMER = 0x6, + SOUNDING_AUTO_HT_TIMER = 0x7, + SOUNDING_FW_VHT_TIMER = 0x8, + SOUNDING_FW_HT_TIMER = 0x9, +}; + +struct _RT_BEAMFORM_STAINFO { + u8 *ra; + u16 aid; + u16 mac_id; + u8 my_mac_addr[6]; + /*WIRELESS_MODE wireless_mode;*/ + enum channel_width bw; + enum beamforming_cap beamform_cap; + u8 ht_beamform_cap; + u16 vht_beamform_cap; + u8 cur_beamform; + u16 cur_beamform_vht; +}; + +struct _RT_BEAMFORMEE_ENTRY { + boolean is_used; + boolean is_txbf; + boolean is_sound; + u16 aid; /*Used to construct AID field of NDPA packet.*/ + u16 mac_id; /*Used to Set Reg42C in IBSS mode. */ + u16 p_aid; /*@Used to fill Reg42C & Reg714 to compare with P_AID of Tx DESC. */ + u8 g_id; /*Used to fill Tx DESC*/ + u8 my_mac_addr[6]; + u8 mac_addr[6]; /*@Used to fill Reg6E4 to fill Mac address of CSI report frame.*/ + enum channel_width sound_bw; /*Sounding band_width*/ + u16 sound_period; + enum beamforming_cap beamform_entry_cap; + enum beamforming_entry_state beamform_entry_state; + boolean is_beamforming_in_progress; + /*@u8 log_seq; // Move to _RT_BEAMFORMER_ENTRY*/ + /*@u16 log_retry_cnt:3; // 0~4 // Move to _RT_BEAMFORMER_ENTRY*/ + /*@u16 LogSuccessCnt:2; // 0~2 // Move to _RT_BEAMFORMER_ENTRY*/ + u16 log_status_fail_cnt : 5; /* @0~21 */ + u16 default_csi_cnt : 5; /* @0~21 */ + u8 csi_matrix[327]; + u16 csi_matrix_len; + u8 num_of_sounding_dim; + u8 comp_steering_num_of_bfer; + u8 su_reg_index; + /*@For MU-MIMO*/ + boolean is_mu_sta; + u8 mu_reg_index; + u8 gid_valid[8]; + u8 user_position[16]; +}; + +struct _RT_BEAMFORMER_ENTRY { + boolean is_used; + /*P_AID of BFer entry is probably not used*/ + u16 p_aid; /*@Used to fill Reg42C & Reg714 to compare with P_AID of Tx DESC. */ + u8 g_id; + u8 my_mac_addr[6]; + u8 mac_addr[6]; + enum beamforming_cap beamform_entry_cap; + u8 num_of_sounding_dim; + u8 clock_reset_times; /*@Modified by Jeffery @2015-04-10*/ + u8 pre_log_seq; /*@Modified by Jeffery @2015-03-30*/ + u8 log_seq; /*@Modified by Jeffery @2014-10-29*/ + u16 log_retry_cnt : 3; /*@Modified by Jeffery @2014-10-29*/ + u16 log_success : 2; /*@Modified by Jeffery @2014-10-29*/ + u8 su_reg_index; + /*@For MU-MIMO*/ + boolean is_mu_ap; + u8 gid_valid[8]; + u8 user_position[16]; + u16 aid; +}; + +struct _RT_SOUNDING_INFO { + u8 sound_idx; + enum channel_width sound_bw; + enum sounding_mode sound_mode; + u16 sound_period; +}; + +struct _RT_BEAMFORMING_OID_INFO { + u8 sound_oid_idx; + enum channel_width sound_oid_bw; + enum sounding_mode sound_oid_mode; + u16 sound_oid_period; +}; + +struct _RT_BEAMFORMING_INFO { + enum beamforming_cap beamform_cap; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry[BEAMFORMEE_ENTRY_NUM]; + struct _RT_BEAMFORMER_ENTRY beamformer_entry[BEAMFORMER_ENTRY_NUM]; + struct _RT_BEAMFORM_STAINFO beamform_sta_info; + u8 beamformee_cur_idx; + struct phydm_timer_list beamforming_timer; + struct phydm_timer_list mu_timer; + struct _RT_SOUNDING_INFO sounding_info; + struct _RT_BEAMFORMING_OID_INFO beamforming_oid_info; + struct _HAL_TXBF_INFO txbf_info; + u8 sounding_sequence; + u8 beamformee_su_cnt; + u8 beamformer_su_cnt; + u32 beamformee_su_reg_maping; + u32 beamformer_su_reg_maping; + /*@For MU-MINO*/ + u8 beamformee_mu_cnt; + u8 beamformer_mu_cnt; + u32 beamformee_mu_reg_maping; + u8 mu_ap_index; + boolean is_mu_sounding; + u8 first_mu_bfee_index; + boolean is_mu_sounding_in_progress; + boolean dbg_disable_mu_tx; + boolean apply_v_matrix; + boolean snding3ss; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *source_adapter; +#endif + /* @Control register */ + u32 reg_mu_tx_ctrl; /* @For USB/SDIO interfaces aync I/O */ + u8 tx_bf_data_rate; + u8 last_usb_hub; +}; + +void phydm_get_txbf_device_num( + void *dm_void, + u8 macid); + +struct _RT_NDPA_STA_INFO { + u16 aid : 12; + u16 feedback_type : 1; + u16 nc_index : 3; +}; + +enum phydm_acting_type { + phydm_acting_as_ibss = 0, + phydm_acting_as_ap = 1 +}; + +enum beamforming_cap +phydm_beamforming_get_entry_beam_cap_by_mac_id( + void *dm_void, + u8 mac_id); + +struct _RT_BEAMFORMEE_ENTRY * +phydm_beamforming_get_bfee_entry_by_addr( + void *dm_void, + u8 *RA, + u8 *idx); + +struct _RT_BEAMFORMER_ENTRY * +phydm_beamforming_get_bfer_entry_by_addr( + void *dm_void, + u8 *TA, + u8 *idx); + +void phydm_beamforming_notify( + void *dm_void); + +boolean +phydm_acting_determine( + void *dm_void, + enum phydm_acting_type type); + +void beamforming_enter(void *dm_void, u16 sta_idx, u8 *my_mac_addr); + +void beamforming_leave( + void *dm_void, + u8 *RA); + +boolean +beamforming_start_fw( + void *dm_void, + u8 idx); + +void beamforming_check_sounding_success( + void *dm_void, + boolean status); + +void phydm_beamforming_end_sw( + void *dm_void, + boolean status); + +void beamforming_timer_callback( + void *dm_void); + +void phydm_beamforming_init( + void *dm_void); + +enum beamforming_cap +phydm_beamforming_get_beam_cap( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info); + +enum beamforming_cap +phydm_get_beamform_cap( + void *dm_void); + +boolean +beamforming_control_v1( + void *dm_void, + u8 *RA, + u8 AID, + u8 mode, + enum channel_width BW, + u8 rate); + +boolean +phydm_beamforming_control_v2( + void *dm_void, + u8 idx, + u8 mode, + enum channel_width BW, + u16 period); + +void phydm_beamforming_watchdog( + void *dm_void); + +void beamforming_sw_timer_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct phydm_timer_list *timer +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + void *function_context +#endif + ); + +boolean +beamforming_send_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW, + u8 q_idx); + +boolean +beamforming_send_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW, + u8 q_idx); + +#else +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_AP)) +#define beamforming_gid_paid(adapter, tcb) +#define phydm_acting_determine(dm, type) false +#define beamforming_enter(dm, sta_idx, my_mac_addr) +#define beamforming_leave(dm, RA) +#define beamforming_end_fw(dm) +#define beamforming_control_v1(dm, RA, AID, mode, BW, rate) true +#define beamforming_control_v2(dm, idx, mode, BW, period) true +#define phydm_beamforming_end_sw(dm, _status) +#define beamforming_timer_callback(dm) +#define phydm_beamforming_init(dm) +#define phydm_beamforming_control_v2(dm, _idx, _mode, _BW, _period) false +#define beamforming_watchdog(dm) +#define phydm_beamforming_watchdog(dm) +#endif /*@(DM_ODM_SUPPORT_TYPE & (ODM_CE | ODM_AP))*/ +#endif /*@#ifdef PHYDM_BEAMFORMING_SUPPORT*/ +#endif diff --git a/hal/phydm/phydm_cck_pd.c b/hal/phydm/phydm_cck_pd.c new file mode 100644 index 0000000..c1c5be1 --- /dev/null +++ b/hal/phydm/phydm_cck_pd.c @@ -0,0 +1,1906 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_SUPPORT_CCKPD +#ifdef PHYDM_COMPILE_CCKPD_TYPE1 +void phydm_write_cck_pd_type1(void *dm_void, u8 cca_th) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + + PHYDM_DBG(dm, DBG_CCKPD, "[%s] cck_cca_th=((0x%x))\n", + __func__, cca_th); + + odm_write_1byte(dm, R_0xa0a, cca_th); + cckpd_t->cur_cck_cca_thres = cca_th; +} + +void phydm_set_cckpd_lv_type1(void *dm_void, enum cckpd_lv lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u8 pd_th = 0; + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_CCKPD, "lv: (%d) -> (%d)\n", cckpd_t->cck_pd_lv, lv); + + if (cckpd_t->cck_pd_lv == lv) { + PHYDM_DBG(dm, DBG_CCKPD, "stay in lv=%d\n", lv); + return; + } + + cckpd_t->cck_pd_lv = lv; + cckpd_t->cck_fa_ma = CCK_FA_MA_RESET; + + if (lv == CCK_PD_LV_4) + pd_th = 0xed; + else if (lv == CCK_PD_LV_3) + pd_th = 0xdd; + else if (lv == CCK_PD_LV_2) + pd_th = 0xcd; + else if (lv == CCK_PD_LV_1) + pd_th = 0x83; + else if (lv == CCK_PD_LV_0) + pd_th = 0x40; + + phydm_write_cck_pd_type1(dm, pd_th); +} + +void phydm_cckpd_type1(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + enum cckpd_lv lv = CCK_PD_LV_INIT; + boolean is_update = true; + + if (dm->is_linked) { + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (dm->rssi_min > 60) { + lv = CCK_PD_LV_3; + } else if (dm->rssi_min > 35) { + lv = CCK_PD_LV_2; + } else if (dm->rssi_min > 20) { + if (cckpd_t->cck_fa_ma > 500) + lv = CCK_PD_LV_2; + else if (cckpd_t->cck_fa_ma < 250) + lv = CCK_PD_LV_1; + else + is_update = false; + } else { /*RSSI < 20*/ + lv = CCK_PD_LV_1; + } + #else /*ODM_AP*/ + if (dig_t->cur_ig_value > 0x32) + lv = CCK_PD_LV_4; + else if (dig_t->cur_ig_value > 0x2a) + lv = CCK_PD_LV_3; + else if (dig_t->cur_ig_value > 0x24) + lv = CCK_PD_LV_2; + else + lv = CCK_PD_LV_1; + #endif + } else { + if (cckpd_t->cck_fa_ma > 1000) + lv = CCK_PD_LV_1; + else if (cckpd_t->cck_fa_ma < 500) + lv = CCK_PD_LV_0; + else + is_update = false; + } + + /*[Abnormal case] =================================================*/ + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + /*@HP 22B LPS power consumption issue & [PCIE-1596]*/ + if (dm->hp_hw_id && dm->traffic_load == TRAFFIC_ULTRA_LOW) { + lv = CCK_PD_LV_0; + PHYDM_DBG(dm, DBG_CCKPD, "CCKPD Abnormal case1\n"); + } else if ((dm->p_advance_ota & PHYDM_ASUS_OTA_SETTING) && + cckpd_t->cck_fa_ma > 200 && dm->rssi_min <= 20) { + lv = CCK_PD_LV_1; + cckpd_t->cck_pd_lv = lv; + phydm_write_cck_pd_type1(dm, 0xc3); /*@for ASUS OTA test*/ + is_update = false; + PHYDM_DBG(dm, DBG_CCKPD, "CCKPD Abnormal case2\n"); + } + #elif (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + #ifdef MCR_WIRELESS_EXTEND + lv = CCK_PD_LV_2; + cckpd_t->cck_pd_lv = lv; + phydm_write_cck_pd_type1(dm, 0x43); + is_update = false; + PHYDM_DBG(dm, DBG_CCKPD, "CCKPD Abnormal case3\n"); + #endif + #endif + /*=================================================================*/ + + if (is_update) + phydm_set_cckpd_lv_type1(dm, lv); + + PHYDM_DBG(dm, DBG_CCKPD, "is_linked=%d, lv=%d, pd_th=0x%x\n\n", + dm->is_linked, cckpd_t->cck_pd_lv, + cckpd_t->cur_cck_cca_thres); +} +#endif /*#ifdef PHYDM_COMPILE_CCKPD_TYPE1*/ + +#ifdef PHYDM_COMPILE_CCKPD_TYPE2 +void phydm_write_cck_pd_type2(void *dm_void, u8 cca_th, u8 cca_th_aaa) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + + PHYDM_DBG(dm, DBG_CCKPD, "[%s] pd_th=0x%x, cs_ratio=0x%x\n", + __func__, cca_th, cca_th_aaa); + + odm_set_bb_reg(dm, R_0xa08, 0x3f0000, cca_th); + odm_set_bb_reg(dm, R_0xaa8, 0x1f0000, cca_th_aaa); + cckpd_t->cur_cck_cca_thres = cca_th; + cckpd_t->cck_cca_th_aaa = cca_th_aaa; +} + +void phydm_set_cckpd_lv_type2(void *dm_void, enum cckpd_lv lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u8 pd_th = 0, cs_ratio = 0, cs_2r_offset = 0; + u8 cck_n_rx = 1; + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_CCKPD, "lv: (%d) -> (%d)\n", cckpd_t->cck_pd_lv, lv); + + /*@r_mrx & r_cca_mrc*/ + cck_n_rx = (odm_get_bb_reg(dm, R_0xa2c, BIT(18)) && + odm_get_bb_reg(dm, R_0xa2c, BIT(22))) ? 2 : 1; + + if (cckpd_t->cck_pd_lv == lv && cckpd_t->cck_n_rx == cck_n_rx) { + PHYDM_DBG(dm, DBG_CCKPD, "stay in lv=%d\n", lv); + return; + } + + cckpd_t->cck_n_rx = cck_n_rx; + cckpd_t->cck_pd_lv = lv; + cckpd_t->cck_fa_ma = CCK_FA_MA_RESET; + + if (lv == CCK_PD_LV_4) { + cs_ratio = cckpd_t->aaa_default + 8; + cs_2r_offset = 5; + pd_th = 0xd; + } else if (lv == CCK_PD_LV_3) { + cs_ratio = cckpd_t->aaa_default + 6; + cs_2r_offset = 4; + pd_th = 0xd; + } else if (lv == CCK_PD_LV_2) { + cs_ratio = cckpd_t->aaa_default + 4; + cs_2r_offset = 3; + pd_th = 0xd; + } else if (lv == CCK_PD_LV_1) { + cs_ratio = cckpd_t->aaa_default + 2; + cs_2r_offset = 1; + pd_th = 0x7; + } else if (lv == CCK_PD_LV_0) { + cs_ratio = cckpd_t->aaa_default; + cs_2r_offset = 0; + pd_th = 0x3; + } + + if (cckpd_t->cck_n_rx == 2) { + if (cs_ratio >= cs_2r_offset) + cs_ratio = cs_ratio - cs_2r_offset; + else + cs_ratio = 0; + } + phydm_write_cck_pd_type2(dm, pd_th, cs_ratio); +} + +#if 0 +void phydm_set_cckpd_lv_type2_bcn(void *dm_void, enum cckpd_lv lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u8 pd_th = 0, cs_ratio = 0, cs_2r_offset = 0; + u8 cck_n_rx = 1; + u8 cs_ratio_pre = 0; + u8 bcn_cnt = dm->phy_dbg_info.beacon_cnt_in_period; //BCN CNT + u8 ofst = 0; + u8 ofst_direc = 0; //0:+, 1:- + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_CCKPD, "lv: (%d) -> (%d)\n", cckpd_t->cck_pd_lv, lv); + + /*@r_mrx & r_cca_mrc*/ + cck_n_rx = (odm_get_bb_reg(dm, R_0xa2c, BIT(18)) && + odm_get_bb_reg(dm, R_0xa2c, BIT(22))) ? 2 : 1; + cs_ratio_pre = (u8)((odm_get_bb_reg(dm, R_0xaa8, 0x1f0000))); + PHYDM_DBG(dm, DBG_CCKPD, "BCN: %d, pre CS ratio: 0x%x\n", bcn_cnt, + cs_ratio_pre); + + if (cckpd_t->cck_pd_lv == lv && cckpd_t->cck_n_rx == cck_n_rx && + (bcn_cnt >= 10 && bcn_cnt < 14)) { + PHYDM_DBG(dm, DBG_CCKPD, "BCN ok, stay lv=%d, cs ratio=0x%x\n", + lv, cs_ratio_pre); + return; + } + + cckpd_t->cck_n_rx = cck_n_rx; + cckpd_t->cck_pd_lv = lv; + cckpd_t->cck_fa_ma = CCK_FA_MA_RESET; + + if (lv == CCK_PD_LV_4) { + cs_ratio = cckpd_t->aaa_default + 8; + cs_2r_offset = 5; + pd_th = 0xd; + } else if (lv == CCK_PD_LV_3) { + cs_ratio = cckpd_t->aaa_default + 6; + cs_2r_offset = 4; + pd_th = 0xd; + } else if (lv == CCK_PD_LV_2) { + cs_ratio = cckpd_t->aaa_default + 4; + cs_2r_offset = 3; + pd_th = 0xd; + } else if (lv == CCK_PD_LV_1) { + cs_ratio = cckpd_t->aaa_default + 2; + cs_2r_offset = 1; + pd_th = 0x7; + } else if (lv == CCK_PD_LV_0) { + cs_ratio = cckpd_t->aaa_default; + cs_2r_offset = 0; + pd_th = 0x3; + } + + if (cckpd_t->cck_n_rx == 2) { + if (cs_ratio >= cs_2r_offset) + cs_ratio = cs_ratio - cs_2r_offset; + else + cs_ratio = 0; + } + + if (bcn_cnt >= 18) { + ofst_direc = 0; + ofst = 0x2; + } else if (bcn_cnt >= 14) { + ofst_direc = 0; + ofst = 0x1; + } else if (bcn_cnt >= 10) { + ofst_direc = 0; + ofst = 0x0; + } else if (bcn_cnt >= 5) { + ofst_direc = 1; + ofst = 0x3; + } else { + ofst_direc = 1; + ofst = 0x4; + } + PHYDM_DBG(dm, DBG_CCKPD, "bcn:(%d), ofst:(%s%d)\n", bcn_cnt, + ((ofst_direc) ? "-" : "+"), ofst); + + if (ofst_direc == 0) + cs_ratio = cs_ratio + ofst; + else + cs_ratio = cs_ratio - ofst; + + if (cs_ratio == cs_ratio_pre) { + PHYDM_DBG(dm, DBG_CCKPD, "Same cs ratio, lv=%d cs_ratio=0x%x\n", + lv, cs_ratio); + return; + } + phydm_write_cck_pd_type2(dm, pd_th, cs_ratio); +} +#endif + +void phydm_cckpd_type2(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + enum cckpd_lv lv = CCK_PD_LV_INIT; + u8 igi = dig_t->cur_ig_value; + u8 rssi_min = dm->rssi_min; + boolean is_update = true; + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + + if (dm->is_linked) { + if (igi > 0x38 && rssi_min > 32) { + lv = CCK_PD_LV_4; + } else if (igi > 0x2a && rssi_min > 32) { + lv = CCK_PD_LV_3; + } else if (igi > 0x24 || (rssi_min > 24 && rssi_min <= 30)) { + lv = CCK_PD_LV_2; + } else if (igi <= 0x24 || rssi_min < 22) { + if (cckpd_t->cck_fa_ma > 1000) { + lv = CCK_PD_LV_1; + } else if (cckpd_t->cck_fa_ma < 500) { + lv = CCK_PD_LV_0; + } else { + is_update = false; + } + } else { + is_update = false; + } + } else { + if (cckpd_t->cck_fa_ma > 1000) { + lv = CCK_PD_LV_1; + } else if (cckpd_t->cck_fa_ma < 500) { + lv = CCK_PD_LV_0; + } else { + is_update = false; + } + } + + /*[Abnormal case] =================================================*/ + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + /*@21C Miracast lag issue & [PCIE-3298]*/ + if (dm->support_ic_type & ODM_RTL8821C && rssi_min > 60) { + lv = CCK_PD_LV_4; + cckpd_t->cck_pd_lv = lv; + phydm_write_cck_pd_type2(dm, 0x1d, (cckpd_t->aaa_default + 8)); + is_update = false; + PHYDM_DBG(dm, DBG_CCKPD, "CCKPD Abnormal case1\n"); + } + #endif + /*=================================================================*/ + + if (is_update) { + phydm_set_cckpd_lv_type2(dm, lv); + } + + PHYDM_DBG(dm, DBG_CCKPD, + "is_linked=%d, lv=%d, n_rx=%d, cs_ratio=0x%x, pd_th=0x%x\n\n", + dm->is_linked, cckpd_t->cck_pd_lv, cckpd_t->cck_n_rx, + cckpd_t->cck_cca_th_aaa, cckpd_t->cur_cck_cca_thres); +} +#endif /*#ifdef PHYDM_COMPILE_CCKPD_TYPE2*/ + +#ifdef PHYDM_COMPILE_CCKPD_TYPE3 +void phydm_write_cck_pd_type3(void *dm_void, u8 pd_th, u8 cs_ratio, + enum cckpd_mode mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + + PHYDM_DBG(dm, DBG_CCKPD, + "[%s] mode=%d, pd_th=0x%x, cs_ratio=0x%x\n", __func__, + mode, pd_th, cs_ratio); + + switch (mode) { + case CCK_BW20_1R: /*RFBW20_1R*/ + { + cckpd_t->cur_cck_pd_20m_1r = pd_th; + cckpd_t->cur_cck_cs_ratio_20m_1r = cs_ratio; + odm_set_bb_reg(dm, R_0xac8, 0xff, pd_th); + odm_set_bb_reg(dm, R_0xad0, 0x1f, cs_ratio); + } break; + case CCK_BW20_2R: /*RFBW20_2R*/ + { + cckpd_t->cur_cck_pd_20m_2r = pd_th; + cckpd_t->cur_cck_cs_ratio_20m_2r = cs_ratio; + odm_set_bb_reg(dm, R_0xac8, 0xff00, pd_th); + odm_set_bb_reg(dm, R_0xad0, 0x3e0, cs_ratio); + } break; + case CCK_BW40_1R: /*RFBW40_1R*/ + { + cckpd_t->cur_cck_pd_40m_1r = pd_th; + cckpd_t->cur_cck_cs_ratio_40m_1r = cs_ratio; + odm_set_bb_reg(dm, R_0xacc, 0xff, pd_th); + odm_set_bb_reg(dm, R_0xad0, 0x1f00000, cs_ratio); + } break; + case CCK_BW40_2R: /*RFBW40_2R*/ + { + cckpd_t->cur_cck_pd_40m_2r = pd_th; + cckpd_t->cur_cck_cs_ratio_40m_2r = cs_ratio; + odm_set_bb_reg(dm, R_0xacc, 0xff00, pd_th); + odm_set_bb_reg(dm, R_0xad0, 0x3e000000, cs_ratio); + } break; + + default: + /*@pr_debug("[%s] warning!\n", __func__);*/ + break; + } +} + +void phydm_set_cckpd_lv_type3(void *dm_void, enum cckpd_lv lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + enum cckpd_mode cck_mode = CCK_BW20_2R; + enum channel_width cck_bw = CHANNEL_WIDTH_20; + u8 cck_n_rx = 1; + u8 pd_th; + u8 cs_ratio; + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_CCKPD, "lv: (%d) -> (%d)\n", cckpd_t->cck_pd_lv, lv); + + /*[Check Nrx]*/ + cck_n_rx = (odm_get_bb_reg(dm, R_0xa2c, BIT(17))) ? 2 : 1; + + /*[Check BW]*/ + if (odm_get_bb_reg(dm, R_0x800, BIT(0))) + cck_bw = CHANNEL_WIDTH_40; + else + cck_bw = CHANNEL_WIDTH_20; + + /*[Check LV]*/ + if (cckpd_t->cck_pd_lv == lv && + cckpd_t->cck_n_rx == cck_n_rx && + cckpd_t->cck_bw == cck_bw) { + PHYDM_DBG(dm, DBG_CCKPD, "stay in lv=%d\n", lv); + return; + } + + cckpd_t->cck_bw = cck_bw; + cckpd_t->cck_n_rx = cck_n_rx; + cckpd_t->cck_pd_lv = lv; + cckpd_t->cck_fa_ma = CCK_FA_MA_RESET; + + if (cck_n_rx == 2) { + if (cck_bw == CHANNEL_WIDTH_20) { + pd_th = cckpd_t->cck_pd_20m_2r; + cs_ratio = cckpd_t->cck_cs_ratio_20m_2r; + cck_mode = CCK_BW20_2R; + } else { + pd_th = cckpd_t->cck_pd_40m_2r; + cs_ratio = cckpd_t->cck_cs_ratio_40m_2r; + cck_mode = CCK_BW40_2R; + } + } else { + if (cck_bw == CHANNEL_WIDTH_20) { + pd_th = cckpd_t->cck_pd_20m_1r; + cs_ratio = cckpd_t->cck_cs_ratio_20m_1r; + cck_mode = CCK_BW20_1R; + } else { + pd_th = cckpd_t->cck_pd_40m_1r; + cs_ratio = cckpd_t->cck_cs_ratio_40m_1r; + cck_mode = CCK_BW40_1R; + } + } + + if (lv == CCK_PD_LV_4) { + if (cck_n_rx == 2) { + pd_th += 4; + cs_ratio += 2; + } else { + pd_th += 4; + cs_ratio += 3; + } + } else if (lv == CCK_PD_LV_3) { + if (cck_n_rx == 2) { + pd_th += 3; + cs_ratio += 1; + } else { + pd_th += 3; + cs_ratio += 2; + } + } else if (lv == CCK_PD_LV_2) { + pd_th += 2; + cs_ratio += 1; + } else if (lv == CCK_PD_LV_1) { + pd_th += 1; + cs_ratio += 1; + } + + phydm_write_cck_pd_type3(dm, pd_th, cs_ratio, cck_mode); +} + +void phydm_cckpd_type3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + enum cckpd_lv lv = CCK_PD_LV_INIT; + u8 igi = dm->dm_dig_table.cur_ig_value; + boolean is_update = true; + u8 pd_th = 0; + u8 cs_ratio = 0; + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + + if (dm->is_linked) { + if (igi > 0x38 && dm->rssi_min > 32) { + lv = CCK_PD_LV_4; + } else if ((igi > 0x2a) && (dm->rssi_min > 32)) { + lv = CCK_PD_LV_3; + } else if ((igi > 0x24) || + (dm->rssi_min > 24 && dm->rssi_min <= 30)) { + lv = CCK_PD_LV_2; + } else if ((igi <= 0x24) || (dm->rssi_min < 22)) { + if (cckpd_t->cck_fa_ma > 1000) + lv = CCK_PD_LV_1; + else if (cckpd_t->cck_fa_ma < 500) + lv = CCK_PD_LV_0; + else + is_update = false; + } + } else { + if (cckpd_t->cck_fa_ma > 1000) + lv = CCK_PD_LV_1; + else if (cckpd_t->cck_fa_ma < 500) + lv = CCK_PD_LV_0; + else + is_update = false; + } + + if (is_update) + phydm_set_cckpd_lv_type3(dm, lv); + + if (cckpd_t->cck_n_rx == 2) { + if (cckpd_t->cck_bw == CHANNEL_WIDTH_20) { + pd_th = cckpd_t->cur_cck_pd_20m_2r; + cs_ratio = cckpd_t->cur_cck_cs_ratio_20m_2r; + } else { + pd_th = cckpd_t->cur_cck_pd_40m_2r; + cs_ratio = cckpd_t->cur_cck_cs_ratio_40m_2r; + } + } else { + if (cckpd_t->cck_bw == CHANNEL_WIDTH_20) { + pd_th = cckpd_t->cur_cck_pd_20m_1r; + cs_ratio = cckpd_t->cur_cck_cs_ratio_20m_1r; + } else { + pd_th = cckpd_t->cur_cck_pd_40m_1r; + cs_ratio = cckpd_t->cur_cck_cs_ratio_40m_1r; + } + } + PHYDM_DBG(dm, DBG_CCKPD, + "[%dR][%dM] is_linked=%d, lv=%d, cs_ratio=0x%x, pd_th=0x%x\n\n", + cckpd_t->cck_n_rx, 20 << cckpd_t->cck_bw, dm->is_linked, + cckpd_t->cck_pd_lv, cs_ratio, pd_th); +} + +void phydm_cck_pd_init_type3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u32 reg_tmp = 0; + + /*Get Default value*/ + cckpd_t->cck_pd_20m_1r = (u8)odm_get_bb_reg(dm, R_0xac8, 0xff); + cckpd_t->cck_pd_20m_2r = (u8)odm_get_bb_reg(dm, R_0xac8, 0xff00); + cckpd_t->cck_pd_40m_1r = (u8)odm_get_bb_reg(dm, R_0xacc, 0xff); + cckpd_t->cck_pd_40m_2r = (u8)odm_get_bb_reg(dm, R_0xacc, 0xff00); + + reg_tmp = odm_get_bb_reg(dm, R_0xad0, MASKDWORD); + cckpd_t->cck_cs_ratio_20m_1r = (u8)(reg_tmp & 0x1f); + cckpd_t->cck_cs_ratio_20m_2r = (u8)((reg_tmp & 0x3e0) >> 5); + cckpd_t->cck_cs_ratio_40m_1r = (u8)((reg_tmp & 0x1f00000) >> 20); + cckpd_t->cck_cs_ratio_40m_2r = (u8)((reg_tmp & 0x3e000000) >> 25); +} +#endif /*#ifdef PHYDM_COMPILE_CCKPD_TYPE3*/ + +#ifdef PHYDM_COMPILE_CCKPD_TYPE4 +void phydm_write_cck_pd_type4(void *dm_void, enum cckpd_lv lv, + enum cckpd_mode mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u32 val = 0; + + PHYDM_DBG(dm, DBG_CCKPD, "write CCK CCA parameters(CS_ratio & PD)\n"); + switch (mode) { + case CCK_BW20_1R: /*RFBW20_1R*/ + { + val = cckpd_t->cckpd_jgr3[0][0][0][lv]; + odm_set_bb_reg(dm, R_0x1ac8, 0xff, val); + val = cckpd_t->cckpd_jgr3[0][0][1][lv]; + odm_set_bb_reg(dm, R_0x1ad0, 0x1f, val); + } break; + case CCK_BW40_1R: /*RFBW40_1R*/ + { + val = cckpd_t->cckpd_jgr3[1][0][0][lv]; + odm_set_bb_reg(dm, R_0x1acc, 0xff, val); + val = cckpd_t->cckpd_jgr3[1][0][1][lv]; + odm_set_bb_reg(dm, R_0x1ad0, 0x01F00000, val); + } break; + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case CCK_BW20_2R: /*RFBW20_2R*/ + { + val = cckpd_t->cckpd_jgr3[0][1][0][lv]; + odm_set_bb_reg(dm, R_0x1ac8, 0xff00, val); + val = cckpd_t->cckpd_jgr3[0][1][1][lv]; + odm_set_bb_reg(dm, R_0x1ad0, 0x3e0, val); + } break; + case CCK_BW40_2R: /*RFBW40_2R*/ + { + val = cckpd_t->cckpd_jgr3[1][1][0][lv]; + odm_set_bb_reg(dm, R_0x1acc, 0xff00, val); + val = cckpd_t->cckpd_jgr3[1][1][1][lv]; + odm_set_bb_reg(dm, R_0x1ad0, 0x3E000000, val); + } break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case CCK_BW20_3R: /*RFBW20_3R*/ + { + val = cckpd_t->cckpd_jgr3[0][2][0][lv]; + odm_set_bb_reg(dm, R_0x1ac8, 0xff0000, val); + val = cckpd_t->cckpd_jgr3[0][2][1][lv]; + odm_set_bb_reg(dm, R_0x1ad0, 0x7c00, val); + } break; + case CCK_BW40_3R: /*RFBW40_3R*/ + { + val = cckpd_t->cckpd_jgr3[1][2][0][lv]; + odm_set_bb_reg(dm, R_0x1acc, 0xff0000, val); + val = cckpd_t->cckpd_jgr3[1][2][1][lv] & 0x3; + odm_set_bb_reg(dm, R_0x1ad0, 0xC0000000, val); + val = (cckpd_t->cckpd_jgr3[1][2][1][lv] & 0x1c) >> 2; + odm_set_bb_reg(dm, R_0x1ad4, 0x7, val); + } break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case CCK_BW20_4R: /*RFBW20_4R*/ + { + val = cckpd_t->cckpd_jgr3[0][3][0][lv]; + odm_set_bb_reg(dm, R_0x1ac8, 0xff000000, val); + val = cckpd_t->cckpd_jgr3[0][3][1][lv]; + odm_set_bb_reg(dm, R_0x1ad0, 0xF8000, val); + } break; + case CCK_BW40_4R: /*RFBW40_4R*/ + { + val = cckpd_t->cckpd_jgr3[1][3][0][lv]; + odm_set_bb_reg(dm, R_0x1acc, 0xff000000, val); + val = cckpd_t->cckpd_jgr3[1][3][1][lv]; + odm_set_bb_reg(dm, R_0x1ad4, 0xf8, val); + } break; + #endif + default: + /*@pr_debug("[%s] warning!\n", __func__);*/ + break; + } +} + +void phydm_set_cck_pd_lv_type4(void *dm_void, enum cckpd_lv lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + enum cckpd_mode cck_mode = CCK_BW20_2R; + enum channel_width cck_bw = CHANNEL_WIDTH_20; + u8 cck_n_rx = 0; + u32 val = 0; + /*u32 val_dbg = 0;*/ + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_CCKPD, "lv: (%d) -> (%d)\n", cckpd_t->cck_pd_lv, lv); + + /*[Check Nrx]*/ + cck_n_rx = (u8)odm_get_bb_reg(dm, R_0x1a2c, 0x60000) + 1; + + /*[Check BW]*/ + val = odm_get_bb_reg(dm, R_0x9b0, 0xc); + if (val == 0) + cck_bw = CHANNEL_WIDTH_20; + else if (val == 1) + cck_bw = CHANNEL_WIDTH_40; + else + cck_bw = CHANNEL_WIDTH_80; + + /*[Check LV]*/ + if (cckpd_t->cck_pd_lv == lv && + cckpd_t->cck_n_rx == cck_n_rx && + cckpd_t->cck_bw == cck_bw) { + PHYDM_DBG(dm, DBG_CCKPD, "stay in lv=%d\n", lv); + return; + } + + cckpd_t->cck_bw = cck_bw; + cckpd_t->cck_n_rx = cck_n_rx; + cckpd_t->cck_pd_lv = lv; + cckpd_t->cck_fa_ma = CCK_FA_MA_RESET; + + switch (cck_n_rx) { + case 1: /*1R*/ + { + if (cck_bw == CHANNEL_WIDTH_20) + cck_mode = CCK_BW20_1R; + else if (cck_bw == CHANNEL_WIDTH_40) + cck_mode = CCK_BW40_1R; + } break; + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: /*2R*/ + { + if (cck_bw == CHANNEL_WIDTH_20) + cck_mode = CCK_BW20_2R; + else if (cck_bw == CHANNEL_WIDTH_40) + cck_mode = CCK_BW40_2R; + } break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: /*3R*/ + { + if (cck_bw == CHANNEL_WIDTH_20) + cck_mode = CCK_BW20_3R; + else if (cck_bw == CHANNEL_WIDTH_40) + cck_mode = CCK_BW40_3R; + } break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: /*4R*/ + { + if (cck_bw == CHANNEL_WIDTH_20) + cck_mode = CCK_BW20_4R; + else if (cck_bw == CHANNEL_WIDTH_40) + cck_mode = CCK_BW40_4R; + } break; + #endif + default: + /*@pr_debug("[%s] warning!\n", __func__);*/ + break; + } + phydm_write_cck_pd_type4(dm, lv, cck_mode); +} + +void phydm_read_cckpd_para_type4(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u8 bw = 0; /*r_RX_RF_BW*/ + u8 n_rx = 0; + u8 curr_cck_pd_t[2][4][2]; + u32 reg0 = 0; + u32 reg1 = 0; + u32 reg2 = 0; + u32 reg3 = 0; + + if (!(dm->debug_components & DBG_CCKPD)) + return; + + bw = (u8)odm_get_bb_reg(dm, R_0x9b0, 0xc); + n_rx = (u8)odm_get_bb_reg(dm, R_0x1a2c, 0x60000) + 1; + + reg0 = odm_get_bb_reg(dm, R_0x1ac8, MASKDWORD); + reg1 = odm_get_bb_reg(dm, R_0x1acc, MASKDWORD); + reg2 = odm_get_bb_reg(dm, R_0x1ad0, MASKDWORD); + reg3 = odm_get_bb_reg(dm, R_0x1ad4, MASKDWORD); + curr_cck_pd_t[0][0][0] = (u8)(reg0 & 0x000000ff); + curr_cck_pd_t[1][0][0] = (u8)(reg1 & 0x000000ff); + curr_cck_pd_t[0][0][1] = (u8)(reg2 & 0x0000001f); + curr_cck_pd_t[1][0][1] = (u8)((reg2 & 0x01f00000) >> 20); + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) { + curr_cck_pd_t[0][1][0] = (u8)((reg0 & 0x0000ff00) >> 8); + curr_cck_pd_t[1][1][0] = (u8)((reg1 & 0x0000ff00) >> 8); + curr_cck_pd_t[0][1][1] = (u8)((reg2 & 0x000003E0) >> 5); + curr_cck_pd_t[1][1][1] = (u8)((reg2 & 0x3E000000) >> 25); + } + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_3SS) { + curr_cck_pd_t[0][2][0] = (u8)((reg0 & 0x00ff0000) >> 16); + curr_cck_pd_t[1][2][0] = (u8)((reg1 & 0x00ff0000) >> 16); + curr_cck_pd_t[0][2][1] = (u8)((reg2 & 0x00007C00) >> 10); + curr_cck_pd_t[1][2][1] = (u8)((reg2 & 0xC0000000) >> 30) | + (u8)((reg3 & 0x00000007) << 2); + } + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + curr_cck_pd_t[0][3][0] = (u8)((reg0 & 0xff000000) >> 24); + curr_cck_pd_t[1][3][0] = (u8)((reg1 & 0xff000000) >> 24); + curr_cck_pd_t[0][3][1] = (u8)((reg2 & 0x000F8000) >> 15); + curr_cck_pd_t[1][3][1] = (u8)((reg3 & 0x000000F8) >> 3); + } + #endif + + PHYDM_DBG(dm, DBG_CCKPD, "bw=%dM, Nrx=%d\n", 20 << bw, n_rx); + PHYDM_DBG(dm, DBG_CCKPD, "lv=%d, readback CS_th=0x%x, PD th=0x%x\n", + cckpd_t->cck_pd_lv, + curr_cck_pd_t[bw][n_rx - 1][1], + curr_cck_pd_t[bw][n_rx - 1][0]); +} + +void phydm_cckpd_type4(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u8 igi = dm->dm_dig_table.cur_ig_value; + enum cckpd_lv lv = 0; + boolean is_update = true; + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + + if (dm->is_linked) { + PHYDM_DBG(dm, DBG_CCKPD, "Linked!!!\n"); + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (dm->rssi_min > 40) { + lv = CCK_PD_LV_4; + PHYDM_DBG(dm, DBG_CCKPD, "Order 1\n"); + } else if (dm->rssi_min > 32) { + lv = CCK_PD_LV_3; + PHYDM_DBG(dm, DBG_CCKPD, "Order 2\n"); + } else if (dm->rssi_min > 24) { + lv = CCK_PD_LV_2; + PHYDM_DBG(dm, DBG_CCKPD, "Order 3\n"); + } else { + if (cckpd_t->cck_fa_ma > 1000) { + lv = CCK_PD_LV_1; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-1\n"); + } else if (cckpd_t->cck_fa_ma < 500) { + lv = CCK_PD_LV_0; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-2\n"); + } else { + is_update = false; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-3\n"); + } + } + #else /*ODM_AP*/ + if (igi > 0x38 && dm->rssi_min > 32) { + lv = CCK_PD_LV_4; + PHYDM_DBG(dm, DBG_CCKPD, "Order 1\n"); + } else if (igi > 0x2a && dm->rssi_min > 32) { + lv = CCK_PD_LV_3; + PHYDM_DBG(dm, DBG_CCKPD, "Order 2\n"); + } else if (igi > 0x24 || dm->rssi_min > 24) { + lv = CCK_PD_LV_2; + PHYDM_DBG(dm, DBG_CCKPD, "Order 3\n"); + } else { + if (cckpd_t->cck_fa_ma > 1000) { + lv = CCK_PD_LV_1; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-1\n"); + } else if (cckpd_t->cck_fa_ma < 500) { + lv = CCK_PD_LV_0; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-2\n"); + } else { + is_update = false; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-3\n"); + } + } + #endif + } else { + PHYDM_DBG(dm, DBG_CCKPD, "UnLinked!!!\n"); + if (cckpd_t->cck_fa_ma > 1000) { + lv = CCK_PD_LV_1; + PHYDM_DBG(dm, DBG_CCKPD, "Order 1\n"); + } else if (cckpd_t->cck_fa_ma < 500) { + lv = CCK_PD_LV_0; + PHYDM_DBG(dm, DBG_CCKPD, "Order 2\n"); + } else { + is_update = false; + PHYDM_DBG(dm, DBG_CCKPD, "Order 3\n"); + } + } + + if (is_update) { + phydm_set_cck_pd_lv_type4(dm, lv); + + PHYDM_DBG(dm, DBG_CCKPD, "setting CS_th = 0x%x, PD th = 0x%x\n", + cckpd_t->cckpd_jgr3[cckpd_t->cck_bw] + [cckpd_t->cck_n_rx - 1][1][lv], + cckpd_t->cckpd_jgr3[cckpd_t->cck_bw] + [cckpd_t->cck_n_rx - 1][0][lv]); + } + phydm_read_cckpd_para_type4(dm); +} + +void phydm_cck_pd_init_type4(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u32 reg0 = 0; + u32 reg1 = 0; + u32 reg2 = 0; + u32 reg3 = 0; + u8 pw_step = 0; + u8 cs_step = 0; + u8 cck_bw = 0; /*r_RX_RF_BW*/ + u8 cck_n_rx = 0; + u8 val = 0; + u8 i = 0; + + PHYDM_DBG(dm, DBG_CCKPD, "[%s]======>\n", __func__); + + #if 0 + /*@ + *cckpd_t[0][0][0][0] = 1ac8[7:0] r_PD_lim_RFBW20_1R + *cckpd_t[0][1][0][0] = 1ac8[15:8] r_PD_lim_RFBW20_2R + *cckpd_t[0][2][0][0] = 1ac8[23:16] r_PD_lim_RFBW20_3R + *cckpd_t[0][3][0][0] = 1ac8[31:24] r_PD_lim_RFBW20_4R + *cckpd_t[1][0][0][0] = 1acc[7:0] r_PD_lim_RFBW40_1R + *cckpd_t[1][1][0][0] = 1acc[15:8] r_PD_lim_RFBW40_2R + *cckpd_t[1][2][0][0] = 1acc[23:16] r_PD_lim_RFBW40_3R + *cckpd_t[1][3][0][0] = 1acc[31:24] r_PD_lim_RFBW40_4R + * + * + *cckpd_t[0][0][1][0] = 1ad0[4:0] r_CS_ratio_RFBW20_1R[4:0] + *cckpd_t[0][1][1][0] = 1ad0[9:5] r_CS_ratio_RFBW20_2R[4:0] + *cckpd_t[0][2][1][0] = 1ad0[14:10] r_CS_ratio_RFBW20_3R[4:0] + *cckpd_t[0][3][1][0] = 1ad0[19:15] r_CS_ratio_RFBW20_4R[4:0] + *cckpd_t[1][0][1][0] = 1ad0[24:20] r_CS_ratio_RFBW40_1R[4:0] + *cckpd_t[1][1][1][0] = 1ad0[29:25] r_CS_ratio_RFBW40_2R[4:0] + *cckpd_t[1][2][1][0] = 1ad0[31:30] r_CS_ratio_RFBW40_3R[1:0] + * 1ad4[2:0] r_CS_ratio_RFBW40_3R[4:2] + *cckpd_t[1][3][1][0] = 1ad4[7:3] r_CS_ratio_RFBW40_4R[4:0] + */ + #endif + /*[Check Nrx]*/ + cck_n_rx = (u8)odm_get_bb_reg(dm, R_0x1a2c, 0x60000) + 1; + + /*[Check BW]*/ + val = (u8)odm_get_bb_reg(dm, R_0x9b0, 0xc); + if (val == 0) + cck_bw = CHANNEL_WIDTH_20; + else if (val == 1) + cck_bw = CHANNEL_WIDTH_40; + else + cck_bw = CHANNEL_WIDTH_80; + + cckpd_t->cck_bw = cck_bw; + cckpd_t->cck_n_rx = cck_n_rx; + reg0 = odm_get_bb_reg(dm, R_0x1ac8, MASKDWORD); + reg1 = odm_get_bb_reg(dm, R_0x1acc, MASKDWORD); + reg2 = odm_get_bb_reg(dm, R_0x1ad0, MASKDWORD); + reg3 = odm_get_bb_reg(dm, R_0x1ad4, MASKDWORD); + + for (i = 0 ; i < CCK_PD_LV_MAX ; i++) { + pw_step = i * 2; + cs_step = i * 2; + + #if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) { + pw_step = i; + cs_step = i; + if (i > CCK_PD_LV_3) { + pw_step = 3; + cs_step = 3; + } + } + #endif + + #if (RTL8822C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822C) { + if (i == CCK_PD_LV_1) { + pw_step = 9; /*IGI-19.2:0x11=d'17*/ + cs_step = 0; + } else if (i == CCK_PD_LV_2) { + pw_step = 12; /*IGI-15.5:0x14=d'20*/ + cs_step = 1; + } else if (i == CCK_PD_LV_3) { + pw_step = 14; /*IGI-14:0x16=d'22*/ + cs_step = 1; + } else if (i == CCK_PD_LV_4) { + pw_step = 17; /*IGI-12:0x19=d'25*/ + cs_step = 1; + } + } + #endif + + val = (u8)(reg0 & 0x000000ff) + pw_step; + PHYDM_DBG(dm, DBG_CCKPD, "lvl %d val = %x\n\n", i, val); + cckpd_t->cckpd_jgr3[0][0][0][i] = val; + + val = (u8)(reg1 & 0x000000ff) + pw_step; + cckpd_t->cckpd_jgr3[1][0][0][i] = val; + + val = (u8)(reg2 & 0x0000001f) + cs_step; + cckpd_t->cckpd_jgr3[0][0][1][i] = val; + + val = (u8)((reg2 & 0x01f00000) >> 20) + cs_step; + cckpd_t->cckpd_jgr3[1][0][1][i] = val; + + #ifdef PHYDM_COMPILE_ABOVE_2SS + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) { + val = (u8)((reg0 & 0x0000ff00) >> 8) + pw_step; + cckpd_t->cckpd_jgr3[0][1][0][i] = val; + + val = (u8)((reg1 & 0x0000ff00) >> 8) + pw_step; + cckpd_t->cckpd_jgr3[1][1][0][i] = val; + + val = (u8)((reg2 & 0x000003e0) >> 5) + cs_step; + cckpd_t->cckpd_jgr3[0][1][1][i] = val; + + val = (u8)((reg2 & 0x3e000000) >> 25) + cs_step; + cckpd_t->cckpd_jgr3[1][1][1][i] = val; + } + #endif + + #ifdef PHYDM_COMPILE_ABOVE_3SS + if (dm->support_ic_type & PHYDM_IC_ABOVE_3SS) { + val = (u8)((reg0 & 0x00ff0000) >> 16) + pw_step; + cckpd_t->cckpd_jgr3[0][2][0][i] = val; + + val = (u8)((reg1 & 0x00ff0000) >> 16) + pw_step; + cckpd_t->cckpd_jgr3[1][2][0][i] = val; + val = (u8)((reg2 & 0x00007c00) >> 10) + cs_step; + cckpd_t->cckpd_jgr3[0][2][1][i] = val; + val = (u8)(((reg2 & 0xc0000000) >> 30) | + ((reg3 & 0x7) << 3)) + cs_step; + cckpd_t->cckpd_jgr3[1][2][1][i] = val; + } + #endif + + #ifdef PHYDM_COMPILE_ABOVE_4SS + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + val = (u8)((reg0 & 0xff000000) >> 24) + pw_step; + cckpd_t->cckpd_jgr3[0][3][0][i] = val; + + val = (u8)((reg1 & 0xff000000) >> 24) + pw_step; + cckpd_t->cckpd_jgr3[1][3][0][i] = val; + + val = (u8)((reg2 & 0x000f8000) >> 15) + cs_step; + cckpd_t->cckpd_jgr3[0][3][1][i] = val; + + val = (u8)((reg3 & 0x000000f8) >> 3) + cs_step; + cckpd_t->cckpd_jgr3[1][3][1][i] = val; + } + #endif + } +} + +void phydm_invalid_cckpd_type4(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u8 val = 0; + u8 i = 0; + u8 j = 0; + u8 k = 0; + + PHYDM_DBG(dm, DBG_CCKPD, "[%s]======>\n", __func__); + + for (i = 0; i < CCK_PD_LV_MAX; i++) { + for (j = 0; j < 2; j++) { + for (k = 0; k < dm->num_rf_path; k++) { + val = cckpd_t->cckpd_jgr3[j][k][1][i]; + if (val == INVALID_CS_RATIO_0) + cckpd_t->cckpd_jgr3[j][k][1][i] = 0x1c; + else if (val == INVALID_CS_RATIO_1) + cckpd_t->cckpd_jgr3[j][k][1][i] = 0x1e; + else if (val > MAXVALID_CS_RATIO) + cckpd_t->cckpd_jgr3[j][k][1][i] = + MAXVALID_CS_RATIO; + } + } + + #if (RTL8198F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8198F) { + val = cckpd_t->cckpd_jgr3[0][3][1][i]; + if (i == CCK_PD_LV_1 && val > 0x10) + cckpd_t->cckpd_jgr3[0][3][1][i] = 0x10; + else if (i == CCK_PD_LV_2 && val > 0x10) + cckpd_t->cckpd_jgr3[0][3][1][i] = 0x10; + else if (i == CCK_PD_LV_3 && val > 0x10) + cckpd_t->cckpd_jgr3[0][3][1][i] = 0x10; + else if (i == CCK_PD_LV_4 && val > 0x10) + cckpd_t->cckpd_jgr3[0][3][1][i] = 0x10; + val = cckpd_t->cckpd_jgr3[1][3][1][i]; + if (i == CCK_PD_LV_1 && val > 0xF) + cckpd_t->cckpd_jgr3[1][3][1][i] = 0xF; + else if (i == CCK_PD_LV_2 && val > 0xF) + cckpd_t->cckpd_jgr3[1][3][1][i] = 0xF; + else if (i == CCK_PD_LV_3 && val > 0xF) + cckpd_t->cckpd_jgr3[1][3][1][i] = 0xF; + else if (i == CCK_PD_LV_4 && val > 0xF) + cckpd_t->cckpd_jgr3[1][3][1][i] = 0xF; + } + #endif + } +} + +#endif /*#ifdef PHYDM_COMPILE_CCKPD_TYPE4*/ + + +#ifdef PHYDM_COMPILE_CCKPD_TYPE5 +void phydm_write_cck_pd_type5(void *dm_void, enum cckpd_lv lv, + enum cckpd_mode mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u32 val = 0; + + PHYDM_DBG(dm, DBG_CCKPD, "write CCK CCA parameters(CS_ratio & PD)\n"); + switch (mode) { + case CCK_BW20_1R: /*RFBW20_1R*/ + { + val = cckpd_t->cck_pd_table_jgr3[0][0][0][lv]; + odm_set_bb_reg(dm, R_0x1a30, 0x1f, val); + val = cckpd_t->cck_pd_table_jgr3[0][0][1][lv]; + odm_set_bb_reg(dm, R_0x1a20, 0x1f, val); + } break; + case CCK_BW40_1R: /*RFBW40_1R*/ + { + val = cckpd_t->cck_pd_table_jgr3[1][0][0][lv]; + odm_set_bb_reg(dm, R_0x1a34, 0x1f, val); + val = cckpd_t->cck_pd_table_jgr3[1][0][1][lv]; + odm_set_bb_reg(dm, R_0x1a24, 0x1f, val); + } break; + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case CCK_BW20_2R: /*RFBW20_2R*/ + { + val = cckpd_t->cck_pd_table_jgr3[0][1][0][lv]; + odm_set_bb_reg(dm, R_0x1a30, 0x3e0, val); + val = cckpd_t->cck_pd_table_jgr3[0][1][1][lv]; + odm_set_bb_reg(dm, R_0x1a20, 0x3e0, val); + } break; + case CCK_BW40_2R: /*RFBW40_2R*/ + { + val = cckpd_t->cck_pd_table_jgr3[1][1][0][lv]; + odm_set_bb_reg(dm, R_0x1a34, 0x3e0, val); + val = cckpd_t->cck_pd_table_jgr3[1][1][1][lv]; + odm_set_bb_reg(dm, R_0x1a24, 0x3e0, val); + } break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case CCK_BW20_3R: /*RFBW20_3R*/ + { + val = cckpd_t->cck_pd_table_jgr3[0][2][0][lv]; + odm_set_bb_reg(dm, R_0x1a30, 0x7c00, val); + val = cckpd_t->cck_pd_table_jgr3[0][2][1][lv]; + odm_set_bb_reg(dm, R_0x1a20, 0x7c00, val); + } break; + case CCK_BW40_3R: /*RFBW40_3R*/ + { + val = cckpd_t->cck_pd_table_jgr3[1][2][0][lv]; + odm_set_bb_reg(dm, R_0x1a34, 0x7c00, val); + val = cckpd_t->cck_pd_table_jgr3[1][2][1][lv]; + odm_set_bb_reg(dm, R_0x1a24, 0x7c00, val); + } break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case CCK_BW20_4R: /*RFBW20_4R*/ + { + val = cckpd_t->cck_pd_table_jgr3[0][3][0][lv]; + odm_set_bb_reg(dm, R_0x1a30, 0xF8000, val); + val = cckpd_t->cck_pd_table_jgr3[0][3][1][lv]; + odm_set_bb_reg(dm, R_0x1a20, 0xF8000, val); + } break; + case CCK_BW40_4R: /*RFBW40_4R*/ + { + val = cckpd_t->cck_pd_table_jgr3[1][3][0][lv]; + odm_set_bb_reg(dm, R_0x1a34, 0xF8000, val); + val = cckpd_t->cck_pd_table_jgr3[1][3][1][lv]; + odm_set_bb_reg(dm, R_0x1a24, 0xF8000, val); + } break; + #endif + default: + /*@pr_debug("[%s] warning!\n", __func__);*/ + break; + } +} + + +void phydm_set_cck_pd_lv_type5(void *dm_void, enum cckpd_lv lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + enum cckpd_mode cck_mode = CCK_BW20_1R; + enum channel_width cck_bw = CHANNEL_WIDTH_20; + u8 cck_n_rx = 0; + u32 val = 0; + /*u32 val_dbg = 0;*/ + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_CCKPD, "lv: (%d) -> (%d)\n", cckpd_t->cck_pd_lv, lv); + + /*[Check Nrx] for 8723F*/ + cck_n_rx = 1; + + /*[Check BW]*/ + val = odm_get_bb_reg(dm, R_0x9b0, 0xc); + if (val == 0) + cck_bw = CHANNEL_WIDTH_20; + else if (val == 1) + cck_bw = CHANNEL_WIDTH_40; + else + cck_bw = CHANNEL_WIDTH_80; + + /*[Check LV]*/ + if (cckpd_t->cck_pd_lv == lv && + cckpd_t->cck_n_rx == cck_n_rx && + cckpd_t->cck_bw == cck_bw) { + PHYDM_DBG(dm, DBG_CCKPD, "stay in lv=%d\n", lv); + return; + } + cckpd_t->cck_bw = cck_bw; + cckpd_t->cck_n_rx = cck_n_rx; + cckpd_t->cck_pd_lv = lv; + cckpd_t->cck_fa_ma = CCK_FA_MA_RESET; + + switch (cck_n_rx) { + case 1: /*1R*/ + { + if (cck_bw == CHANNEL_WIDTH_20) + cck_mode = CCK_BW20_1R; + else if (cck_bw == CHANNEL_WIDTH_40) + cck_mode = CCK_BW40_1R; + } break; + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: /*2R*/ + { + if (cck_bw == CHANNEL_WIDTH_20) + cck_mode = CCK_BW20_2R; + else if (cck_bw == CHANNEL_WIDTH_40) + cck_mode = CCK_BW40_2R; + } break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: /*3R*/ + { + if (cck_bw == CHANNEL_WIDTH_20) + cck_mode = CCK_BW20_3R; + else if (cck_bw == CHANNEL_WIDTH_40) + cck_mode = CCK_BW40_3R; + } break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: /*4R*/ + { + if (cck_bw == CHANNEL_WIDTH_20) + cck_mode = CCK_BW20_4R; + else if (cck_bw == CHANNEL_WIDTH_40) + cck_mode = CCK_BW40_4R; + } break; + #endif + default: + /*@pr_debug("[%s] warning!\n", __func__);*/ + break; + } + + + +phydm_write_cck_pd_type5(dm, lv, cck_mode); +} + +void phydm_read_cckpd_para_type5(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u8 bw = 0; /*r_RX_RF_BW*/ + u8 n_rx = 0; + u8 curr_cck_pd_t[2][4][2]; + u32 reg0 = 0; + u32 reg1 = 0; + u32 reg2 = 0; + u32 reg3 = 0; + + bw = (u8)odm_get_bb_reg(dm, R_0x9b0, 0xc); + + reg0 = odm_get_bb_reg(dm, R_0x1a30, MASKDWORD); + reg1 = odm_get_bb_reg(dm, R_0x1a34, MASKDWORD); + reg2 = odm_get_bb_reg(dm, R_0x1a20, MASKDWORD); + reg3 = odm_get_bb_reg(dm, R_0x1a24, MASKDWORD); + curr_cck_pd_t[0][0][0] = (u8)(reg0 & 0x0000001f); + curr_cck_pd_t[1][0][0] = (u8)(reg1 & 0x0000001f); + curr_cck_pd_t[0][0][1] = (u8)(reg2 & 0x0000001f); + curr_cck_pd_t[1][0][1] = (u8)(reg3 & 0x0000001f); + n_rx = 1; + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) { + curr_cck_pd_t[0][1][0] = (u8)((reg0 & 0x000003E0) >> 5); + curr_cck_pd_t[1][1][0] = (u8)((reg1 & 0x000003E0) >> 5); + curr_cck_pd_t[0][1][1] = (u8)((reg2 & 0x000003E0) >> 5); + curr_cck_pd_t[1][1][1] = (u8)((reg3 & 0x000003E0) >> 5); + n_rx = 2; + } + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_3SS) { + curr_cck_pd_t[0][2][0] = (u8)((reg0 & 0x00007C00) >> 10); + curr_cck_pd_t[1][2][0] = (u8)((reg1 & 0x00007C00) >> 10); + curr_cck_pd_t[0][2][1] = (u8)((reg2 & 0x00007C00) >> 10); + curr_cck_pd_t[1][2][1] = (u8)((reg3 & 0x00007C00) >> 10); + n_rx = 3; + } + #endif + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + curr_cck_pd_t[0][3][0] = (u8)((reg0 & 0x000F8000) >> 15); + curr_cck_pd_t[1][3][0] = (u8)((reg1 & 0x000F8000) >> 15); + curr_cck_pd_t[0][3][1] = (u8)((reg2 & 0x000F8000) >> 15); + curr_cck_pd_t[1][3][1] = (u8)((reg3 & 0x000F8000) >> 15); + n_rx = 4; + } + #endif + + PHYDM_DBG(dm, DBG_CCKPD, "bw=%dM, Nrx=%d\n", 20 << bw, n_rx); + PHYDM_DBG(dm, DBG_CCKPD, "lv=%d, readback CS_th=0x%x, PD th=0x%x\n", + cckpd_t->cck_pd_lv, + curr_cck_pd_t[bw][n_rx - 1][1], + curr_cck_pd_t[bw][n_rx - 1][0]); +} + +void phydm_cckpd_type5(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u8 igi = dm->dm_dig_table.cur_ig_value; + enum cckpd_lv lv = 0; + boolean is_update = true; + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + + if (dm->is_linked) { + PHYDM_DBG(dm, DBG_CCKPD, "Linked!!!\n"); + if (dm->rssi_min > 40) { + lv = CCK_PD_LV_4; + PHYDM_DBG(dm, DBG_CCKPD, "Order 1\n"); + } else if (dm->rssi_min > 32) { + lv = CCK_PD_LV_3; + PHYDM_DBG(dm, DBG_CCKPD, "Order 2\n"); + } else if (dm->rssi_min > 24) { + lv = CCK_PD_LV_2; + PHYDM_DBG(dm, DBG_CCKPD, "Order 3\n"); + } else { + if (cckpd_t->cck_fa_ma > 1000) { + lv = CCK_PD_LV_1; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-1\n"); + } else if (cckpd_t->cck_fa_ma < 500) { + lv = CCK_PD_LV_0; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-2\n"); + } else { + is_update = false; + PHYDM_DBG(dm, DBG_CCKPD, "Order 4-3\n"); + } + } + } else { + PHYDM_DBG(dm, DBG_CCKPD, "UnLinked!!!\n"); + if (cckpd_t->cck_fa_ma > 1000) { + lv = CCK_PD_LV_1; + PHYDM_DBG(dm, DBG_CCKPD, "Order 1\n"); + } else if (cckpd_t->cck_fa_ma < 500) { + lv = CCK_PD_LV_0; + PHYDM_DBG(dm, DBG_CCKPD, "Order 2\n"); + } else { + is_update = false; + PHYDM_DBG(dm, DBG_CCKPD, "Order 3\n"); + } + } + + if (is_update) { + phydm_set_cck_pd_lv_type5(dm, lv); + + PHYDM_DBG(dm, DBG_CCKPD, "setting CS_th = 0x%x, PD th = 0x%x\n", + cckpd_t->cck_pd_table_jgr3[cckpd_t->cck_bw] + [cckpd_t->cck_n_rx - 1][1][lv], + cckpd_t->cck_pd_table_jgr3[cckpd_t->cck_bw] + [cckpd_t->cck_n_rx - 1][0][lv]); + } + + phydm_read_cckpd_para_type5(dm); +} + +void phydm_cck_pd_init_type5(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u32 reg0 = 0; + u32 reg1 = 0; + u32 reg2 = 0; + u32 reg3 = 0; + u8 pw_step = 0; + u8 cs_step = 0; + u8 cck_bw = 0; /*r_RX_RF_BW*/ + u8 cck_n_rx = 0; + u8 val = 0; + u8 i = 0; + + PHYDM_DBG(dm, DBG_CCKPD, "[%s]======>\n", __func__); + #if 0 + /*@ + *cckpd_t[0][0][0][0] = 1a30[4:0] r_PD_lim_RFBW20_1R + *cckpd_t[0][1][0][0] = 1a30[9:5] r_PD_lim_RFBW20_2R + *cckpd_t[0][2][0][0] = 1a30[14:10] r_PD_lim_RFBW20_3R + *cckpd_t[0][3][0][0] = 1a30[19:15] r_PD_lim_RFBW20_4R + *cckpd_t[1][0][0][0] = 1a34[4:0] r_PD_lim_RFBW40_1R + *cckpd_t[1][1][0][0] = 1a34[9:5] r_PD_lim_RFBW40_2R + *cckpd_t[1][2][0][0] = 1a34[14:10] r_PD_lim_RFBW40_3R + *cckpd_t[1][3][0][0] = 1a34[19:15] r_PD_lim_RFBW40_4R + * + * + *cckpd_t[0][0][1][0] = 1a20[4:0] r_CS_ratio_RFBW20_1R + *cckpd_t[0][1][1][0] = 1a20[9:5] r_CS_ratio_RFBW20_2R + *cckpd_t[0][2][1][0] = 1a20[14:10] r_CS_ratio_RFBW20_3R + *cckpd_t[0][3][1][0] = 1a20[19:15] r_CS_ratio_RFBW20_4R + *cckpd_t[1][0][1][0] = 1a24[4:0] r_CS_ratio_RFBW40_1R + *cckpd_t[1][1][1][0] = 1a24[9:5] r_CS_ratio_RFBW40_2R + *cckpd_t[1][2][1][0] = 1a24[14:10] r_CS_ratio_RFBW40_3R + *cckpd_t[1][3][1][0] = 1a24[19:15] r_CS_ratio_RFBW40_4R + */ + #endif + /*[Check Nrx]*/ + cck_n_rx = 1; + + /*[Check BW]*/ + val = (u8)odm_get_bb_reg(dm, R_0x9b0, 0xc); + if (val == 0) + cck_bw = CHANNEL_WIDTH_20; + else if (val == 1) + cck_bw = CHANNEL_WIDTH_40; + else + cck_bw = CHANNEL_WIDTH_80; + + cckpd_t->cck_bw = cck_bw; + reg0 = odm_get_bb_reg(dm, R_0x1a30, MASKDWORD); + reg1 = odm_get_bb_reg(dm, R_0x1a34, MASKDWORD); + reg2 = odm_get_bb_reg(dm, R_0x1a20, MASKDWORD); + reg3 = odm_get_bb_reg(dm, R_0x1a24, MASKDWORD); + + for (i = 0 ; i < CCK_PD_LV_MAX ; i++) { + pw_step = i * 2; + cs_step = i * 2; + + #if (RTL8723F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8723F) { + if (i == CCK_PD_LV_1) { + pw_step = 9; /*IGI-19.2:0x11=d'17*/ + cs_step = 0; + } else if (i == CCK_PD_LV_2) { + pw_step = 12; /*IGI-15.5:0x14=d'20*/ + cs_step = 1; + } else if (i == CCK_PD_LV_3) { + pw_step = 14; /*IGI-14:0x16=d'22*/ + cs_step = 1; + } else if (i == CCK_PD_LV_4) { + pw_step = 17; /*IGI-12:0x19=d'25*/ + cs_step = 1; + } + } + #endif + val = (u8)(reg0 & 0x0000001F) + pw_step; + PHYDM_DBG(dm, DBG_CCKPD, "lvl %d val = %x\n\n", i, val); + cckpd_t->cck_pd_table_jgr3[0][0][0][i] = val; + + val = (u8)(reg1 & 0x0000001F) + pw_step; + cckpd_t->cck_pd_table_jgr3[1][0][0][i] = val; + + val = (u8)(reg2 & 0x0000001F) + cs_step; + cckpd_t->cck_pd_table_jgr3[0][0][1][i] = val; + + val = (u8)(reg3 & 0x0000001F) + cs_step; + cckpd_t->cck_pd_table_jgr3[1][0][1][i] = val; + + #ifdef PHYDM_COMPILE_ABOVE_2SS + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) { + val = (u8)((reg0 & 0x000003E0) >> 5) + pw_step; + cckpd_t->cck_pd_table_jgr3[0][1][0][i] = val; + + val = (u8)((reg1 & 0x000003E0) >> 5) + pw_step; + cckpd_t->cck_pd_table_jgr3[1][1][0][i] = val; + + val = (u8)((reg2 & 0x000003E0) >> 5) + cs_step; + cckpd_t->cck_pd_table_jgr3[0][1][1][i] = val; + + val = (u8)((reg3 & 0x000003E0) >> 5) + cs_step; + cckpd_t->cck_pd_table_jgr3[1][1][1][i] = val; + + cck_n_rx = 2; + } + #endif + #ifdef PHYDM_COMPILE_ABOVE_3SS + if (dm->support_ic_type & PHYDM_IC_ABOVE_3SS) { + val = (u8)((reg0 & 0x00007C00) >> 10) + pw_step; + cckpd_t->cck_pd_table_jgr3[0][2][0][i] = val; + + val = (u8)((reg1 & 0x00007C00) >> 10) + pw_step; + cckpd_t->cck_pd_table_jgr3[1][2][0][i] = val; + + val = (u8)((reg2 & 0x00007C00) >> 10) + cs_step; + cckpd_t->cck_pd_table_jgr3[0][2][1][i] = val; + + val = (u8)((reg3 & 0x00007C00) >> 10) + cs_step; + cckpd_t->cck_pd_table_jgr3[1][2][1][i] = val; + + cck_n_rx = 3; + } + #endif + + #ifdef PHYDM_COMPILE_ABOVE_4SS + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + val = (u8)((reg0 & 0x000F8000) >> 15) + pw_step; + cckpd_t->cck_pd_table_jgr3[0][3][0][i] = val; + + val = (u8)((reg1 & 0x000F8000) >> 15) + pw_step; + cckpd_t->cck_pd_table_jgr3[1][3][0][i] = val; + + val = (u8)((reg2 & 0x000F8000) >> 15) + cs_step; + cckpd_t->cck_pd_table_jgr3[0][3][1][i] = val; + + val = (u8)((reg3 & 0x000F8000) >> 15) + cs_step; + cckpd_t->cck_pd_table_jgr3[1][3][1][i] = val; + + cck_n_rx = 4; + } + #endif + } + cckpd_t->cck_n_rx = cck_n_rx; +} + + + + +#endif /*#ifdef PHYDM_COMPILE_CCKPD_TYPE5*/ + + + + +void phydm_set_cckpd_val(void *dm_void, u32 *val_buf, u8 val_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + enum cckpd_lv lv; + + if (val_len != 1) { + PHYDM_DBG(dm, ODM_COMP_API, "[Error][CCKPD]Need val_len=1\n"); + return; + } + + lv = (enum cckpd_lv)val_buf[0]; + + if (lv > CCK_PD_LV_4) { + pr_debug("[%s] warning! lv=%d\n", __func__, lv); + return; + } + + switch (cckpd_t->cckpd_hw_type) { + #ifdef PHYDM_COMPILE_CCKPD_TYPE1 + case 1: + phydm_set_cckpd_lv_type1(dm, lv); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE2 + case 2: + phydm_set_cckpd_lv_type2(dm, lv); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE3 + case 3: + phydm_set_cckpd_lv_type3(dm, lv); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE4 + case 4: + phydm_set_cck_pd_lv_type4(dm, lv); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE5 + case 5: + phydm_set_cck_pd_lv_type5(dm, lv); + break; + #endif + default: + pr_debug("[%s]warning\n", __func__); + break; + } +} + +boolean +phydm_stop_cck_pd_th(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_FA_CNT)) { + PHYDM_DBG(dm, DBG_CCKPD, "Not Support:ODM_BB_FA_CNT disable\n"); + return true; + } + + if (!(dm->support_ability & ODM_BB_CCK_PD)) { + PHYDM_DBG(dm, DBG_CCKPD, "Not Support:ODM_BB_CCK_PD disable\n"); + return true; + } + + if (dm->pause_ability & ODM_BB_CCK_PD) { + PHYDM_DBG(dm, DBG_CCKPD, "Return: Pause CCKPD in LV=%d\n", + dm->pause_lv_table.lv_cckpd); + return true; + } + + if (dm->is_linked && (*dm->channel > 36)) { + PHYDM_DBG(dm, DBG_CCKPD, "Return: 5G CH=%d\n", *dm->channel); + return true; + } + return false; +} + +void phydm_cck_pd_th(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + u32 cck_fa = fa_t->cnt_cck_fail; + #ifdef PHYDM_TDMA_DIG_SUPPORT + struct phydm_fa_acc_struct *fa_acc_t = &dm->false_alm_cnt_acc; + #endif + + PHYDM_DBG(dm, DBG_CCKPD, "[%s] ======>\n", __func__); + + if (phydm_stop_cck_pd_th(dm)) + return; + + #ifdef PHYDM_TDMA_DIG_SUPPORT + if (dm->original_dig_restore) + cck_fa = fa_t->cnt_cck_fail; + else + cck_fa = fa_acc_t->cnt_cck_fail_1sec; + #endif + + if (cckpd_t->cck_fa_ma == CCK_FA_MA_RESET) + cckpd_t->cck_fa_ma = cck_fa; + else + cckpd_t->cck_fa_ma = (cckpd_t->cck_fa_ma * 3 + cck_fa) >> 2; + + PHYDM_DBG(dm, DBG_CCKPD, + "IGI=0x%x, rssi_min=%d, cck_fa=%d, cck_fa_ma=%d\n", + dm->dm_dig_table.cur_ig_value, dm->rssi_min, + cck_fa, cckpd_t->cck_fa_ma); + + switch (cckpd_t->cckpd_hw_type) { + #ifdef PHYDM_COMPILE_CCKPD_TYPE1 + case 1: + phydm_cckpd_type1(dm); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE2 + case 2: + phydm_cckpd_type2(dm); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE3 + case 3: + phydm_cckpd_type3(dm); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE4 + case 4: + #ifdef PHYDM_DCC_ENHANCE + if (dm->dm_dcc_info.dcc_en) + phydm_cckpd_type4_dcc(dm); + else + #endif + phydm_cckpd_type4(dm); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE5 + case 5: + phydm_cckpd_type5(dm); + break; + #endif + default: + pr_debug("[%s]warning\n", __func__); + break; + } +} + +void phydm_cck_pd_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + + if (*dm->mp_mode) + return; + + if (dm->support_ic_type & CCK_PD_IC_TYPE1) + cckpd_t->cckpd_hw_type = 1; + else if (dm->support_ic_type & CCK_PD_IC_TYPE2) + cckpd_t->cckpd_hw_type = 2; + else if (dm->support_ic_type & CCK_PD_IC_TYPE3) + cckpd_t->cckpd_hw_type = 3; + else if (dm->support_ic_type & CCK_PD_IC_TYPE4) + cckpd_t->cckpd_hw_type = 4; + + if (dm->support_ic_type & CCK_PD_IC_TYPE5) + cckpd_t->cckpd_hw_type = 5; + + PHYDM_DBG(dm, DBG_CCKPD, "[%s] cckpd_hw_type=%d\n", + __func__, cckpd_t->cckpd_hw_type); + + cckpd_t->cck_pd_lv = CCK_PD_LV_INIT; + cckpd_t->cck_n_rx = 0xff; + cckpd_t->cck_bw = CHANNEL_WIDTH_MAX; + cckpd_t->cck_fa_th[1] = 400; + cckpd_t->cck_fa_th[0] = 200; + + switch (cckpd_t->cckpd_hw_type) { + #ifdef PHYDM_COMPILE_CCKPD_TYPE1 + case 1: + phydm_set_cckpd_lv_type1(dm, CCK_PD_LV_1); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE2 + case 2: + cckpd_t->aaa_default = odm_read_1byte(dm, 0xaaa) & 0x1f; + phydm_set_cckpd_lv_type2(dm, CCK_PD_LV_1); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE3 + case 3: + phydm_cck_pd_init_type3(dm); + phydm_set_cckpd_lv_type3(dm, CCK_PD_LV_1); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE4 + case 4: + phydm_cck_pd_init_type4(dm); + phydm_invalid_cckpd_type4(dm); + phydm_set_cck_pd_lv_type4(dm, CCK_PD_LV_1); + break; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE5 + case 5: + phydm_cck_pd_init_type5(dm); + break; + #endif + default: + pr_debug("[%s]warning\n", __func__); + break; + } +} + +#ifdef PHYDM_DCC_ENHANCE + +void phydm_cckpd_type4_dcc(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + enum cckpd_lv lv_curr = cckpd_t->cck_pd_lv; + enum phydm_cck_pd_trend trend = CCKPD_STABLE; + u8 th_ofst = 0; + u16 lv_up_th, lv_down_th; + + PHYDM_DBG(dm, DBG_CCKPD, "%s ======>\n", __func__); + + if (!dm->is_linked) + th_ofst = 1; + + lv_up_th = (cckpd_t->cck_fa_th[1]) << th_ofst; + lv_down_th = (cckpd_t->cck_fa_th[0]) << th_ofst; + + PHYDM_DBG(dm, DBG_CCKPD, "th{Up, Down}: {%d, %d}\n", + lv_up_th, lv_down_th); + + if (cckpd_t->cck_fa_ma > lv_up_th) { + if (lv_curr <= CCK_PD_LV_3) { + lv_curr++; + trend = CCKPD_INCREASING; + } else { + lv_curr = CCK_PD_LV_4; + } + } else if (cckpd_t->cck_fa_ma < lv_down_th) { + if (lv_curr >= CCK_PD_LV_1) { + lv_curr--; + trend = CCKPD_DECREASING; + } else { + lv_curr = CCK_PD_LV_0; + } + } + + PHYDM_DBG(dm, DBG_CCKPD, "lv: %d->%d\n", cckpd_t->cck_pd_lv, lv_curr); +#if 1 + if (trend != CCKPD_STABLE) { + phydm_set_cck_pd_lv_type4(dm, lv_curr); + + PHYDM_DBG(dm, DBG_CCKPD, "setting CS_th = 0x%x, PD th = 0x%x\n", + cckpd_t->cckpd_jgr3[cckpd_t->cck_bw] + [cckpd_t->cck_n_rx - 1][1][lv_curr], + cckpd_t->cckpd_jgr3[cckpd_t->cck_bw] + [cckpd_t->cck_n_rx - 1][0][lv_curr]); + } + phydm_read_cckpd_para_type4(dm); +#endif +} + +boolean phydm_do_cckpd(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + if (dig_t->igi_trend == DIG_INCREASING) + return false; + + return true; +} + +void phydm_dig_cckpd_coex(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dcc_struct *dcc = &dm->dm_dcc_info; + + if (*dm->channel > 36) { + phydm_dig(dm); + return; + } else if (!dcc->dcc_en) { + phydm_dig(dm); + phydm_cck_pd_th(dm); + return; + } + + dcc->dig_execute_cnt++; + PHYDM_DBG(dm, DBG_CCKPD, "DCC_cnt: %d\n", dcc->dig_execute_cnt); + + if (dcc->dig_execute_cnt % dcc->dcc_ratio) { + PHYDM_DBG(dm, DBG_CCKPD, "DCC: DIG\n"); + phydm_dig(dm); + } else { + if (phydm_do_cckpd(dm)) { + PHYDM_DBG(dm, DBG_CCKPD, "DCC: CCKPD\n"); + dcc->dcc_mode = DCC_CCK_PD; + phydm_cck_pd_th(dm); + } else { + PHYDM_DBG(dm, DBG_CCKPD, "DCC: Boost_DIG\n"); + dcc->dcc_mode = DCC_DIG; + phydm_dig(dm); + } + } +} + +void phydm_dig_cckpd_coex_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_dcc_struct *dcc = &dm->dm_dcc_info; + + dcc->dcc_mode = DCC_DIG; + dcc->dcc_en = false; + dcc->dig_execute_cnt = 0; + dcc->dcc_ratio = 2; +} + +void phydm_dig_cckpd_coex_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cckpd_struct *cckpd_t = &dm->dm_cckpd_table; + struct phydm_dcc_struct *dcc = &dm->dm_dcc_info; + char help[] = "-h"; + u32 var[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + + for (i = 0; i < 3; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var[i]); + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Enable: en {0/1}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "DCC_ratio: ratio {x}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "threshold: th {Down_th} {Up_th}\n"); + } else if ((strcmp(input[1], "en") == 0)) { + dcc->dcc_en = (var[1]) ? true : false; + PDM_SNPF(out_len, used, output + used, out_len - used, + "en=%d\n", dcc->dcc_en); + } else if ((strcmp(input[1], "ratio") == 0)) { + dcc->dcc_ratio = (u8)var[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Ratio=%d\n", dcc->dcc_ratio); + } else if ((strcmp(input[1], "th") == 0)) { + cckpd_t->cck_fa_th[1] = (u16)var[2]; + cckpd_t->cck_fa_th[0] = (u16)var[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "th{Down, Up}: {%d, %d}\n", + cckpd_t->cck_fa_th[0], cckpd_t->cck_fa_th[1]); + } + + *_used = used; + *_out_len = out_len; +} + +#endif +#endif /*#ifdef PHYDM_SUPPORT_CCKPD*/ + diff --git a/hal/phydm/phydm_cck_pd.h b/hal/phydm/phydm_cck_pd.h new file mode 100644 index 0000000..f1b2d8c --- /dev/null +++ b/hal/phydm/phydm_cck_pd.h @@ -0,0 +1,201 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_CCK_PD_H__ +#define __PHYDM_CCK_PD_H__ + +/* 2019.12.25 decrease CS_ratio in 8822C due to Lenovo test result(PCIE-5136).*/ +#define CCK_PD_VERSION "4.0" + +/*@ + * 1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ +#define CCK_FA_MA_RESET 0xffffffff + +#define INVALID_CS_RATIO_0 0x1b /* @ only for type4 ICs*/ +#define INVALID_CS_RATIO_1 0x1d /* @ only for type4 ICs*/ +#define MAXVALID_CS_RATIO 0x1f +/*@Run time flag of CCK_PD HW type*/ +#define CCK_PD_IC_TYPE1 (ODM_RTL8188E | ODM_RTL8812 | ODM_RTL8821 |\ + ODM_RTL8192E | ODM_RTL8723B | ODM_RTL8814A |\ + ODM_RTL8881A | ODM_RTL8822B | ODM_RTL8703B |\ + ODM_RTL8195A | ODM_RTL8188F) + +#define CCK_PD_IC_TYPE2 (ODM_RTL8197F | ODM_RTL8821C | ODM_RTL8723D |\ + ODM_RTL8710B | ODM_RTL8195B) /*extend 0xaaa*/ + +#define CCK_PD_IC_TYPE3 (ODM_RTL8192F | ODM_RTL8721D | ODM_RTL8710C) +/*@extend for different bw & path*/ + +#define CCK_PD_IC_TYPE4 ODM_IC_JGR3_SERIES /*@extend for different bw & path*/ +#define CCK_PD_IC_TYPE5 (ODM_RTL8723F) /*@extend for different CR*/ + +/*@Compile time flag of CCK_PD HW type*/ +#if (RTL8188E_SUPPORT || RTL8812A_SUPPORT || RTL8821A_SUPPORT ||\ + RTL8192E_SUPPORT || RTL8723B_SUPPORT || RTL8814A_SUPPORT ||\ + RTL8881A_SUPPORT || RTL8822B_SUPPORT || RTL8703B_SUPPORT ||\ + RTL8195A_SUPPORT || RTL8188F_SUPPORT) + #define PHYDM_COMPILE_CCKPD_TYPE1 /*@only 0xa0a*/ +#endif + +#if (RTL8197F_SUPPORT || RTL8821C_SUPPORT || RTL8723D_SUPPORT ||\ + RTL8710B_SUPPORT || RTL8195B_SUPPORT) + #define PHYDM_COMPILE_CCKPD_TYPE2 /*@extend 0xaaa*/ +#endif + +#if (RTL8192F_SUPPORT || RTL8721D_SUPPORT || RTL8710C_SUPPORT) + #define PHYDM_COMPILE_CCKPD_TYPE3 /*@extend for different & path*/ +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + #define PHYDM_COMPILE_CCKPD_TYPE4 /*@extend for different bw & path*/ +#endif +#if (RTL8723F_SUPPORT) + #define PHYDM_COMPILE_CCKPD_TYPE5 /*@extend for different & path*/ +#endif + +/*@ + * 1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ +enum cckpd_lv { + CCK_PD_LV_INIT = 0xff, + CCK_PD_LV_0 = 0, + CCK_PD_LV_1 = 1, + CCK_PD_LV_2 = 2, + CCK_PD_LV_3 = 3, + CCK_PD_LV_4 = 4, + CCK_PD_LV_MAX = 5 +}; + +enum cckpd_mode { + CCK_BW20_1R = 0, + CCK_BW20_2R = 1, + CCK_BW20_3R = 2, + CCK_BW20_4R = 3, + CCK_BW40_1R = 4, + CCK_BW40_2R = 5, + CCK_BW40_3R = 6, + CCK_BW40_4R = 7 +}; + +enum dcc_mode { + DCC_DIG = 0, + DCC_CCK_PD = 1 +}; + +enum phydm_cck_pd_trend { + CCKPD_STABLE = 0, + CCKPD_INCREASING = 1, + CCKPD_DECREASING = 2 +}; + +/*@ + * 1 ============================================================ + * 1 structure + * 1 ============================================================ + */ + +#ifdef PHYDM_SUPPORT_CCKPD + +#ifdef PHYDM_DCC_ENHANCE +struct phydm_dcc_struct { /*DIG CCK_PD coexistence*/ + boolean dcc_en; + enum dcc_mode dcc_mode; + u32 dig_execute_cnt; + u8 dcc_ratio; +}; +#endif + +struct phydm_cckpd_struct { + u8 cckpd_hw_type; + u8 cur_cck_cca_thres; /*@current cck_pd value 0xa0a*/ + u32 cck_fa_ma; + u32 rvrt_val; /*all rvrt_val for pause API must set to u32*/ + u8 pause_lv; + u8 cck_n_rx; + u16 cck_fa_th[2]; + enum channel_width cck_bw; + enum cckpd_lv cck_pd_lv; + #ifdef PHYDM_COMPILE_CCKPD_TYPE2 + u8 cck_cca_th_aaa; /*@current cs_ratio value 0xaaa*/ + u8 aaa_default; /*@Init cs_ratio value - 0xaaa*/ + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE3 + /*Default value*/ + u8 cck_pd_20m_1r; + u8 cck_pd_20m_2r; + u8 cck_pd_40m_1r; + u8 cck_pd_40m_2r; + u8 cck_cs_ratio_20m_1r; + u8 cck_cs_ratio_20m_2r; + u8 cck_cs_ratio_40m_1r; + u8 cck_cs_ratio_40m_2r; + /*Current value*/ + u8 cur_cck_pd_20m_1r; + u8 cur_cck_pd_20m_2r; + u8 cur_cck_pd_40m_1r; + u8 cur_cck_pd_40m_2r; + u8 cur_cck_cs_ratio_20m_1r; + u8 cur_cck_cs_ratio_20m_2r; + u8 cur_cck_cs_ratio_40m_1r; + u8 cur_cck_cs_ratio_40m_2r; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE4 + /*@[bw][nrx][0:PD/1:CS][lv]*/ + u8 cckpd_jgr3[2][4][2][CCK_PD_LV_MAX]; + #endif + #ifdef PHYDM_COMPILE_CCKPD_TYPE5 + /*@[bw][nrx][0:PD/1:CS][lv]*/ + u8 cck_pd_table_jgr3[2][4][2][CCK_PD_LV_MAX]; + #endif +}; +#endif + +/*@ + * 1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ +void phydm_set_cckpd_val(void *dm_void, u32 *val_buf, u8 val_len); + +void phydm_cck_pd_th(void *dm_void); + +void phydm_cck_pd_init(void *dm_void); + +#ifdef PHYDM_DCC_ENHANCE +void phydm_cckpd_type4_dcc(void *dm_void); + +void phydm_dig_cckpd_coex(void *dm_void); + +void phydm_dig_cckpd_coex_init(void *dm_void); + +void phydm_dig_cckpd_coex_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif +#endif diff --git a/hal/phydm/phydm_cck_rx_pathdiv.c b/hal/phydm/phydm_cck_rx_pathdiv.c new file mode 100644 index 0000000..3106f19 --- /dev/null +++ b/hal/phydm/phydm_cck_rx_pathdiv.c @@ -0,0 +1,163 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_CCK_RX_PATHDIV_SUPPORT /* @PHYDM-342*/ +void phydm_cck_rx_pathdiv_manaul(void *dm_void, boolean en_cck_rx_pathdiv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /* @Can not apply for 98F/14B/97G from DD YC*/ + if (en_cck_rx_pathdiv) { + odm_set_bb_reg(dm, R_0x1a14, BIT(7), 0x0); + odm_set_bb_reg(dm, R_0x1a74, BIT(8), 0x1); + } else { + odm_set_bb_reg(dm, R_0x1a14, BIT(7), 0x1); + odm_set_bb_reg(dm, R_0x1a74, BIT(8), 0x0); + } +} + +void phydm_cck_rx_pathdiv_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cck_rx_pathdiv *cckrx_t = &dm->dm_cck_rx_pathdiv_table; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + u8 rssi_th = 0; + u32 rssi_a = 0, rssi_b = 0, rssi_avg = 0; + + if (!cckrx_t->en_cck_rx_pathdiv) + return; + + rssi_a = PHYDM_DIV(cckrx_t->path_a_sum, cckrx_t->path_a_cnt); + rssi_b = PHYDM_DIV(cckrx_t->path_b_sum, cckrx_t->path_b_cnt); + rssi_avg = (rssi_a + rssi_b) >> 1; + + pr_debug("Rx-A:%d, Rx-B:%d, avg:%d\n", rssi_a, rssi_b, rssi_avg); + + cckrx_t->path_a_cnt = 0; + cckrx_t->path_a_sum = 0; + cckrx_t->path_b_cnt = 0; + cckrx_t->path_b_sum = 0; + + if (fa_t->cnt_all >= 100) + rssi_th = cckrx_t->rssi_fa_th; + else + rssi_th = cckrx_t->rssi_th; + + if (dm->phy_dbg_info.num_qry_beacon_pkt > 14 && rssi_avg <= rssi_th) + phydm_cck_rx_pathdiv_manaul(dm, true); + else + phydm_cck_rx_pathdiv_manaul(dm, false); +} + +void phydm_cck_rx_pathdiv_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cck_rx_pathdiv *cckrx_t = &dm->dm_cck_rx_pathdiv_table; + + cckrx_t->en_cck_rx_pathdiv = false; + cckrx_t->path_a_cnt = 0; + cckrx_t->path_a_sum = 0; + cckrx_t->path_b_cnt = 0; + cckrx_t->path_b_sum = 0; + cckrx_t->rssi_fa_th = 45; + cckrx_t->rssi_th = 25; +} + +void phydm_process_rssi_for_cck_rx_pathdiv(void *dm_void, void *phy_info_void, + void *pkt_info_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_phyinfo_struct *phy_info = NULL; + struct phydm_perpkt_info_struct *pktinfo = NULL; + struct phydm_cck_rx_pathdiv *cckrx_t = &dm->dm_cck_rx_pathdiv_table; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + + if (!(pktinfo->is_packet_to_self || pktinfo->is_packet_match_bssid)) + return; + + if (pktinfo->is_cck_rate) + return; + + cckrx_t->path_a_sum += phy_info->rx_mimo_signal_strength[0]; + cckrx_t->path_a_cnt++; + + cckrx_t->path_b_sum += phy_info->rx_mimo_signal_strength[1]; + cckrx_t->path_b_cnt++; +} + +void phydm_cck_rx_pathdiv_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cck_rx_pathdiv *cckrx_t = &dm->dm_cck_rx_pathdiv_table; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + + if (!(dm->support_ic_type & ODM_RTL8822C)) + return; + + for (i = 0; i < 3; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var1[i]); + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "CCK rx pathdiv manual on: {1} {En}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "CCK rx pathdiv watchdog on: {2} {En}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "CCK rx pathdiv rssi_th : {3} {th} {fa_th}\n"); + } else if (var1[0] == 1) { + if (var1[1] == 1) + phydm_cck_rx_pathdiv_manaul(dm, true); + else + phydm_cck_rx_pathdiv_manaul(dm, false); + } else if (var1[0] == 2) { + if (var1[1] == 1) { + cckrx_t->en_cck_rx_pathdiv = true; + } else { + cckrx_t->en_cck_rx_pathdiv = false; + phydm_cck_rx_pathdiv_manaul(dm, false); + } + } else if (var1[0] == 3) { + cckrx_t->rssi_th = (u8)var1[1]; + cckrx_t->rssi_fa_th = (u8)var1[2]; + } + *_used = used; + *_out_len = out_len; +} +#endif diff --git a/hal/phydm/phydm_cck_rx_pathdiv.h b/hal/phydm/phydm_cck_rx_pathdiv.h new file mode 100644 index 0000000..952bcf5 --- /dev/null +++ b/hal/phydm/phydm_cck_rx_pathdiv.h @@ -0,0 +1,67 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_CCK_RX_PATHDIV_H__ +#define __PHYDM_CCK_RX_PATHDIV_H__ + +#define CCK_RX_PATHDIV_VERSION "1.1" + +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ +struct phydm_cck_rx_pathdiv { + boolean en_cck_rx_pathdiv; + u32 path_a_sum; + u32 path_b_sum; + u16 path_a_cnt; + u16 path_b_cnt; + u8 rssi_fa_th; + u8 rssi_th; +}; + +/* @1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ + +/* @1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ +void phydm_cck_rx_pathdiv_watchdog(void *dm_void); + +void phydm_cck_rx_pathdiv_init(void *dm_void); + +void phydm_process_rssi_for_cck_rx_pathdiv(void *dm_void, void *phy_info_void, + void *pkt_info_void); + +void phydm_cck_rx_pathdiv_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif diff --git a/hal/phydm/phydm_ccx.c b/hal/phydm/phydm_ccx.c new file mode 100644 index 0000000..1b8493d --- /dev/null +++ b/hal/phydm/phydm_ccx.c @@ -0,0 +1,3290 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +void phydm_ccx_hw_restart(void *dm_void) + /*@Will Restart NHM/CLM/FAHM simultaneously*/ +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg1 = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + reg1 = R_0x994; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + reg1 = R_0x1e60; + #endif + else + reg1 = R_0x890; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + /*@disable NHM,CLM, FAHM*/ + odm_set_bb_reg(dm, reg1, 0x7, 0x0); + odm_set_bb_reg(dm, reg1, BIT(8), 0x0); + odm_set_bb_reg(dm, reg1, BIT(8), 0x1); +} + +#ifdef FAHM_SUPPORT + +void phydm_fahm_racing_release(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 value32 = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "fahm_racing_release : lv:(%d)->(0)\n", + ccx->fahm_set_lv); + + ccx->fahm_ongoing = false; + ccx->fahm_set_lv = FAHM_RELEASE; + + if (!(ccx->fahm_app == FAHM_BACKGROUND || ccx->fahm_app == FAHM_ACS)) + phydm_pause_func(dm, F00_DIG, PHYDM_RESUME, + PHYDM_PAUSE_LEVEL_1, 1, &value32); + + ccx->fahm_app = FAHM_BACKGROUND; +} + +u8 phydm_fahm_racing_ctrl(void *dm_void, enum phydm_fahm_level lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 set_result = PHYDM_SET_SUCCESS; + /*acquire to control FAHM API*/ + + PHYDM_DBG(dm, DBG_ENV_MNTR, "fahm_ongoing=%d, lv:(%d)->(%d)\n", + ccx->fahm_ongoing, ccx->fahm_set_lv, lv); + if (ccx->fahm_ongoing) { + if (lv <= ccx->fahm_set_lv) { + set_result = PHYDM_SET_FAIL; + } else { + phydm_ccx_hw_restart(dm); + ccx->fahm_ongoing = false; + } + } + + if (set_result) + ccx->fahm_set_lv = lv; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "fahm racing success=%d\n", set_result); + return set_result; +} + +void phydm_fahm_trigger(void *dm_void) +{ /*@unit (4us)*/ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 reg = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + switch (dm->ic_ip_series) { + case PHYDM_IC_JGR3: + reg = R_0x1e60; + break; + case PHYDM_IC_AC: + reg = R_0x994; + break; + case PHYDM_IC_N: + reg = R_0x890; + break; + default: + break; + } + + odm_set_bb_reg(dm, reg, BIT(2), 0); + odm_set_bb_reg(dm, reg, BIT(2), 1); + + ccx->fahm_trigger_time = dm->phydm_sys_up_time; + ccx->fahm_rpt_stamp++; + ccx->fahm_ongoing = true; +} + +boolean +phydm_fahm_check_rdy(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean is_ready = false; + u32 reg = 0, reg_bit = 0; + + switch (dm->ic_ip_series) { + case PHYDM_IC_JGR3: + reg = R_0x2d84; + reg_bit = 31; + break; + case PHYDM_IC_AC: + reg = R_0x1f98; + reg_bit = 31; + break; + case PHYDM_IC_N: + reg = R_0x9f0; + reg_bit = 31; + break; + default: + break; + } + + if (odm_get_bb_reg(dm, reg, BIT(reg_bit))) + is_ready = true; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "FAHM rdy=%d\n", is_ready); + + return is_ready; +} + +u8 phydm_fahm_cal_wgt_avg(void *dm_void, u8 start_i, u8 end_i, u16 r_sum, + u16 period) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 i = 0; + u32 pwr_tmp = 0; + u8 pwr = 0; + u32 fahm_valid = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (r_sum == 0) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "rpt_sum = 0, don't need to update\n"); + return 0x0; + } else if (end_i > NHM_RPT_NUM - 1) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[WARNING]end_i is larger than 11!!\n"); + return 0x0; + } + + for (i = start_i; i <= end_i; i++) { + if (i == 0) + pwr_tmp += ccx->fahm_result[0] * + MAX_2(ccx->fahm_th[0] - 2, 0); + else if (i == (NHM_RPT_NUM - 1)) + pwr_tmp += ccx->fahm_result[NHM_RPT_NUM - 1] * + (ccx->fahm_th[NHM_TH_NUM - 1] + 2); + else + pwr_tmp += ccx->fahm_result[i] * + (ccx->fahm_th[i - 1] + ccx->fahm_th[i]) >> 1; + } + + /* protection for the case of minus pwr(RSSI)*/ + pwr = (u8)(NTH_TH_2_RSSI(MAX_2(PHYDM_DIV(pwr_tmp, r_sum), 20))); + fahm_valid = PHYDM_DIV(r_sum * 100, period); + PHYDM_DBG(dm, DBG_ENV_MNTR, + "valid: ((%d)) percent, pwr(RSSI)=((%d))\n", + fahm_valid, pwr); + + return pwr; +} + +void phydm_fahm_get_utility(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + if (ccx->fahm_rpt_sum >= ccx->fahm_result[0]) { + ccx->fahm_pwr = phydm_fahm_cal_wgt_avg(dm, 0, NHM_RPT_NUM - 1, + ccx->fahm_rpt_sum, + ccx->fahm_period); + } else { + PHYDM_DBG(dm, DBG_ENV_MNTR, "[warning] fahm_rpt_sum invalid\n"); + ccx->fahm_pwr = 0; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, "fahm_pwr=%d\n", ccx->fahm_pwr); +} + +boolean +phydm_fahm_get_result(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 value32 = 0; + u16 denom; /*fahm_denominator packet count*/ + u32 reg1 = 0; + u32 reg2 = 0; + u8 i = 0; + u32 fahm_rpt_sum_tmp = 0; + + switch (dm->ic_ip_series) { + case PHYDM_IC_JGR3: + reg1 = R_0x2d6c; + reg2 = R_0x2d84; + break; + case PHYDM_IC_AC: + reg1 = R_0x1f80; + reg2 = R_0x1f98; + break; + case PHYDM_IC_N: + reg1 = R_0x9d8; + reg2 = R_0x9f0; + break; + default: + break; + } + + if (!(phydm_fahm_check_rdy(dm))) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get FAHM report Fail\n"); + phydm_fahm_racing_release(dm); + return false; + } + + /*@Get FAHM Denominator*/ + denom = (u16)odm_get_bb_reg(dm, reg2, MASKLWORD); + + if (ccx->fahm_period >= 65530) + PHYDM_DBG(dm, DBG_ENV_MNTR, + "FAHM denominator = %d, valid: %d percent\n", denom, + (denom * 100) >> 16); + + /*Get FAHM numerator and sum all fahm_result*/ + for (i = 0; i < 6; i++) { + value32 = odm_get_bb_reg(dm, reg1 + (i << 2), MASKDWORD); + ccx->fahm_result[i * 2] = (u16)(value32 & MASKLWORD); + ccx->fahm_result[i * 2 + 1] = (u16)((value32 & MASKHWORD) >> 16); + fahm_rpt_sum_tmp = (u32)(fahm_rpt_sum_tmp + + ccx->fahm_result[i * 2] + + ccx->fahm_result[i * 2 + 1]); + } + + ccx->fahm_rpt_sum = (u16)fahm_rpt_sum_tmp; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "FAHM_Rpt[%d](H->L)[%d %d %d %d %d %d %d %d %d %d %d %d]\n", + ccx->fahm_rpt_stamp, ccx->fahm_result[11], + ccx->fahm_result[10], ccx->fahm_result[9], + ccx->fahm_result[8], ccx->fahm_result[7], ccx->fahm_result[6], + ccx->fahm_result[5], ccx->fahm_result[4], ccx->fahm_result[3], + ccx->fahm_result[2], ccx->fahm_result[1], + ccx->fahm_result[0]); + + phydm_fahm_racing_release(dm); + + if (fahm_rpt_sum_tmp > 0xffff) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[Warning] Invalid FAHM RPT, total=%d\n", + fahm_rpt_sum_tmp); + return false; + } + + return true; +} + +void phydm_fahm_set_th_reg(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 val = 0; + + /*Set FAHM threshold*/ /*Unit: PWdB U(8,1)*/ + switch (dm->ic_ip_series) { + case PHYDM_IC_JGR3: + val = BYTE_2_DWORD(ccx->fahm_th[3], ccx->fahm_th[2], + ccx->fahm_th[1], ccx->fahm_th[0]); + odm_set_bb_reg(dm, R_0x1e50, MASKDWORD, val); + val = BYTE_2_DWORD(ccx->fahm_th[7], ccx->fahm_th[6], + ccx->fahm_th[5], ccx->fahm_th[4]); + odm_set_bb_reg(dm, R_0x1e54, MASKDWORD, val); + val = BYTE_2_DWORD(0, ccx->fahm_th[10], ccx->fahm_th[9], + ccx->fahm_th[8]); + odm_set_bb_reg(dm, R_0x1e58, 0xffffff, val); + break; + case PHYDM_IC_AC: + val = BYTE_2_DWORD(0, ccx->fahm_th[2], ccx->fahm_th[1], + ccx->fahm_th[0]); + odm_set_bb_reg(dm, R_0x1c38, 0xffffff00, val); + val = BYTE_2_DWORD(0, ccx->fahm_th[5], ccx->fahm_th[4], + ccx->fahm_th[3]); + odm_set_bb_reg(dm, R_0x1c78, 0xffffff00, val); + val = BYTE_2_DWORD(0, 0, ccx->fahm_th[7], ccx->fahm_th[6]); + odm_set_bb_reg(dm, R_0x1c7c, 0xffff0000, val); + val = BYTE_2_DWORD(0, ccx->fahm_th[10], ccx->fahm_th[9], + ccx->fahm_th[8]); + odm_set_bb_reg(dm, R_0x1cb8, 0xffffff00, val); + break; + case PHYDM_IC_N: + val = BYTE_2_DWORD(ccx->fahm_th[3], ccx->fahm_th[2], + ccx->fahm_th[1], ccx->fahm_th[0]); + odm_set_bb_reg(dm, R_0x970, MASKDWORD, val); + val = BYTE_2_DWORD(ccx->fahm_th[7], ccx->fahm_th[6], + ccx->fahm_th[5], ccx->fahm_th[4]); + odm_set_bb_reg(dm, R_0x974, MASKDWORD, val); + val = BYTE_2_DWORD(0, ccx->fahm_th[10], ccx->fahm_th[9], + ccx->fahm_th[8]); + odm_set_bb_reg(dm, R_0x978, 0xffffff, val); + break; + default: + break; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Update FAHM_th[H->L]=[%d %d %d %d %d %d %d %d %d %d %d]\n", + ccx->fahm_th[10], ccx->fahm_th[9], ccx->fahm_th[8], + ccx->fahm_th[7], ccx->fahm_th[6], ccx->fahm_th[5], + ccx->fahm_th[4], ccx->fahm_th[3], ccx->fahm_th[2], + ccx->fahm_th[1], ccx->fahm_th[0]); +} + +boolean +phydm_fahm_th_update_chk(void *dm_void, enum fahm_application fahm_app, + u8 *fahm_th, u32 *igi_new, boolean en_1db_mode, + u8 fahm_th0_manual) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean is_update = false; + u8 igi_curr = phydm_get_igi(dm, BB_PATH_A); + u8 i = 0; + u8 th_tmp = igi_curr - CCA_CAP; + u8 th_step = 2; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "fahm_th_update_chk : App=%d, fahm_igi=0x%x, igi_curr=0x%x\n", + fahm_app, ccx->fahm_igi, igi_curr); + + if (igi_curr < 0x10) /* Protect for invalid IGI*/ + return false; + + switch (fahm_app) { + case FAHM_BACKGROUND: /*Get IGI from driver parameter(cur_ig_value)*/ + if (ccx->fahm_igi != igi_curr || ccx->fahm_app != fahm_app) { + is_update = true; + *igi_new = (u32)igi_curr; + + fahm_th[0] = (u8)IGI_2_NHM_TH(th_tmp); + + for (i = 1; i <= 10; i++) + fahm_th[i] = fahm_th[0] + + IGI_2_NHM_TH(th_step * i); + + } + break; + case FAHM_ACS: + if (ccx->fahm_igi != igi_curr || ccx->fahm_app != fahm_app) { + is_update = true; + *igi_new = (u32)igi_curr; + fahm_th[0] = (u8)IGI_2_NHM_TH(igi_curr - CCA_CAP); + for (i = 1; i <= 10; i++) + fahm_th[i] = fahm_th[0] + IGI_2_NHM_TH(2 * i); + } + break; + case FAHM_DBG: /*Get IGI from register*/ + igi_curr = phydm_get_igi(dm, BB_PATH_A); + if (ccx->fahm_igi != igi_curr || ccx->fahm_app != fahm_app) { + is_update = true; + *igi_new = (u32)igi_curr; + if (en_1db_mode) { + fahm_th[0] = (u8)IGI_2_NHM_TH(fahm_th0_manual + + 10); + th_step = 1; + } else { + fahm_th[0] = (u8)IGI_2_NHM_TH(igi_curr - + CCA_CAP); + } + + for (i = 1; i <= 10; i++) + fahm_th[i] = fahm_th[0] + + IGI_2_NHM_TH(th_step * i); + } + break; + } + + if (is_update) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "[Update FAHM_TH] igi_RSSI=%d\n", + IGI_2_RSSI(*igi_new)); + + for (i = 0; i < NHM_TH_NUM; i++) + PHYDM_DBG(dm, DBG_ENV_MNTR, "FAHM_th[%d](RSSI) = %d\n", + i, NTH_TH_2_RSSI(fahm_th[i])); + } else { + PHYDM_DBG(dm, DBG_ENV_MNTR, "No need to update FAHM_TH\n"); + } + return is_update; +} + +void phydm_fahm_set(void *dm_void, enum fahm_opt_fa inclu_fa, + enum fahm_opt_crc32_ok inclu_crc32_ok, + enum fahm_opt_crc32_err inclu_crc32_err, + enum fahm_application app, u16 period, boolean en_1db_mode, + u8 th0_manual) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 fahm_th[NHM_TH_NUM] = {0}; + u32 igi = 0x20; + u32 reg1 = 0, reg2 = 0, reg3 = 0; + u32 val_tmp = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "incld{fa, crc32_ok, crc32_err}={%d, %d, %d}, period=%d\n", + inclu_fa, inclu_crc32_ok, inclu_crc32_err, period); + + switch (dm->ic_ip_series) { + case PHYDM_IC_JGR3: + reg1 = R_0x1e60; + reg2 = R_0x1e58; + reg3 = R_0x1e5c; + break; + case PHYDM_IC_AC: + reg1 = R_0x994; + reg2 = R_0x1cf8; + break; + case PHYDM_IC_N: + reg1 = R_0x890; + reg2 = R_0x978; + reg3 = R_0x97c; + break; + default: + break; + } + + /*Set enable fa, ignore crc32 ok, ignore crc32 err*/ + if (inclu_fa != ccx->fahm_incld_fa || + inclu_crc32_ok != ccx->fahm_incld_crc32_ok || + inclu_crc32_err != ccx->fahm_incld_crc32_err) { + val_tmp = (u32)((inclu_crc32_err << 2) | (inclu_crc32_ok << 1) | + inclu_fa); + odm_set_bb_reg(dm, reg1, 0xe0, val_tmp); + ccx->fahm_incld_fa = inclu_fa; + ccx->fahm_incld_crc32_ok = inclu_crc32_ok; + ccx->fahm_incld_crc32_err = inclu_crc32_err; + } + + /*Set FAHM period*/ + if (period != ccx->fahm_period) { + switch (dm->ic_ip_series) { + case PHYDM_IC_AC: + odm_set_bb_reg(dm, reg2, 0xffff00, period); + break; + case PHYDM_IC_JGR3: + case PHYDM_IC_N: + odm_set_bb_reg(dm, reg2, 0xff000000, (period & 0xff)); + odm_set_bb_reg(dm, reg3, 0xff, (period & 0xff00) >> 8); + break; + default: + break; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Update FAHM period ((%d)) -> ((%d))\n", + ccx->fahm_period, period); + + ccx->fahm_period = period; + } + + /*Set FAHM threshold*/ + if (phydm_fahm_th_update_chk(dm, app, &fahm_th[0], &igi, en_1db_mode, + th0_manual)) { + /*Pause IGI*/ + if (app == FAHM_BACKGROUND || app == FAHM_ACS) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "DIG Free Run\n"); + } else if (phydm_pause_func(dm, F00_DIG, PHYDM_PAUSE, + PHYDM_PAUSE_LEVEL_1, 1, &igi) + == PAUSE_FAIL) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "pause DIG Fail\n"); + return; + } else { + PHYDM_DBG(dm, DBG_ENV_MNTR, "pause DIG=0x%x\n", igi); + } + ccx->fahm_app = app; + ccx->fahm_igi = (u8)igi; + odm_move_memory(dm, &ccx->fahm_th[0], &fahm_th, NHM_TH_NUM); + + /*Set FAHM th*/ + phydm_fahm_set_th_reg(dm); + } +} + +boolean +phydm_fahm_mntr_set(void *dm_void, struct fahm_para_info *para) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 fahm_time = 0; /*unit: 4us*/ + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (para->mntr_time == 0) + return false; + + if (para->lv >= FAHM_MAX_NUM) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Wrong LV=%d\n", para->lv); + return false; + } + + if (phydm_fahm_racing_ctrl(dm, para->lv) == PHYDM_SET_FAIL) + return false; + + if (para->mntr_time >= 262) + fahm_time = NHM_PERIOD_MAX; + else + fahm_time = para->mntr_time * MS_TO_4US_RATIO; + + phydm_fahm_set(dm, para->incld_fa, para->incld_crc32_ok, + para->incld_crc32_err, para->app, fahm_time, + para->en_1db_mode, para->th0_manual); + + return true; +} + +boolean +phydm_fahm_mntr_chk(void *dm_void, u16 monitor_time /*unit ms*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + struct fahm_para_info para = {0}; + boolean fahm_chk_result = false; + boolean fahm_polling_result = false; + u32 sys_return_time = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (ccx->fahm_manual_ctrl) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "FAHM in manual ctrl\n"); + return fahm_chk_result; + } + sys_return_time = ccx->fahm_trigger_time + MAX_ENV_MNTR_TIME; + if (ccx->fahm_app != FAHM_BACKGROUND && + (sys_return_time > dm->phydm_sys_up_time)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "fahm_app=%d, trigger_time %d, sys_time=%d\n", + ccx->fahm_app, ccx->fahm_trigger_time, + dm->phydm_sys_up_time); + + return fahm_chk_result; + } + + /*[FAHM get result & calculate Utility]---------------------------*/ + fahm_polling_result = phydm_fahm_get_result(dm); + if (fahm_polling_result) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get FAHM_rpt success\n"); + phydm_fahm_get_utility(dm); + } + + /*[FAHM trigger setting]------------------------------------------*/ + para.incld_fa = FAHM_INCLUDE_FA; + para.incld_crc32_ok = FAHM_EXCLUDE_CRC32_OK; + para.incld_crc32_err = FAHM_EXCLUDE_CRC32_ERR; + para.app = FAHM_BACKGROUND; + para.lv = FAHM_LV_1; + para.en_1db_mode = false; + para.mntr_time = monitor_time; + + fahm_chk_result = phydm_fahm_mntr_set(dm, ¶); + + return fahm_chk_result; +} + +void phydm_fahm_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 denum_sel = 0; + u32 reg = 0; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_FAHM)) + return; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + ccx->fahm_app = FAHM_BACKGROUND; + ccx->fahm_igi = 0xff; + + /*Set FAHM threshold*/ + ccx->fahm_ongoing = false; + ccx->fahm_set_lv = FAHM_RELEASE; + + if (phydm_fahm_th_update_chk(dm, ccx->fahm_app, &ccx->fahm_th[0], + (u32 *)&ccx->fahm_igi, false, 0)) + phydm_fahm_set_th_reg(dm); + + ccx->fahm_period = 0; + + ccx->fahm_incld_fa = FAHM_FA_INIT; + ccx->fahm_incld_crc32_ok = FAHM_CRC32_OK_INIT; + ccx->fahm_incld_crc32_err = FAHM_CRC32_ERR_INIT; + + ccx->fahm_manual_ctrl = 0; + ccx->fahm_rpt_stamp = 0; + + switch (dm->ic_ip_series) { + case PHYDM_IC_JGR3: + reg = R_0x1e60; + break; + case PHYDM_IC_AC: + reg = R_0x994; + break; + case PHYDM_IC_N: + reg = R_0x890; + break; + default: + break; + } + + /*enable CCK/OFDM CRC32 check*/ + odm_set_bb_reg(dm, reg, 0x18, 0x3); + /*denominator:FA/CRC32_OK/CRC32_ERR*/ + odm_set_bb_reg(dm, reg, 0x7000, 0x7); +} + +void phydm_fahm_dbg(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + struct fahm_para_info para = {0}; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u16 result_tmp = 0; + u8 i = 0; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_FAHM)) + return; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "FAHM Basic-Trigger 262ms: {1}\n"); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "FAHM Adv-Trigger: {2} {Include FA} {Include CRC32 ok} {Include CRC32 Err}\n {App:1 for dbg} {LV:1~4} {0~262ms}, 1dB mode :{en} {t[0](RSSI)}\n"); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "FAHM Get Result: {100}\n"); + } else if (var1[0] == 100) { /*Get FAHM results*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "IGI=0x%x, rpt_stamp=%d\n", ccx->fahm_igi, + ccx->fahm_rpt_stamp); + + if (phydm_fahm_get_result(dm)) { + for (i = 0; i < NHM_RPT_NUM; i++) { + result_tmp = ccx->fahm_result[i]; + PDM_SNPF(out_len, used, output + used, + out_len - used, + "fahm_rpt[%d] = %d (%d percent)\n", + i, result_tmp, + (((result_tmp * 100) + 32768) >> 16)); + } + phydm_fahm_get_utility(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "fahm_pwr=%d\n", ccx->fahm_pwr); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Get FAHM_rpt Fail\n"); + } + ccx->fahm_manual_ctrl = 0; + } else { /*FAMH trigger*/ + ccx->fahm_manual_ctrl = 1; + + for (i = 1; i < 9; i++) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var1[i]); + + if (var1[0] == 1) { + para.incld_fa = FAHM_INCLUDE_FA; + para.incld_crc32_ok = FAHM_EXCLUDE_CRC32_OK; + para.incld_crc32_err = FAHM_EXCLUDE_CRC32_ERR; + para.app = FAHM_DBG; + para.lv = FAHM_LV_4; + para.mntr_time = 262; + para.en_1db_mode = false; + para.th0_manual = 0; + } else { + para.incld_fa = (enum fahm_opt_fa)var1[1]; + para.incld_crc32_ok = (enum fahm_opt_crc32_ok)var1[2]; + para.incld_crc32_err = (enum fahm_opt_crc32_err)var1[3]; + para.app = (enum fahm_application)var1[4]; + para.lv = (enum phydm_fahm_level)var1[5]; + para.mntr_time = (u16)var1[6]; + para.en_1db_mode = (boolean)var1[7]; + para.th0_manual = (u8)var1[8]; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "fa=%d, crc32_ok=%d, crc32_err=%d, app=%d, lv=%d, time=%d ms\n", + para.incld_fa, para.incld_crc32_ok, + para.incld_crc32_err, para.app, para.lv, + para.mntr_time); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "en_1db_mode=%d, th0(for 1db mode)=%d\n", + para.en_1db_mode, para.th0_manual); + + if (phydm_fahm_mntr_set(dm, ¶)) + phydm_fahm_trigger(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "IGI=0x%x, rpt_stamp=%d\n", ccx->fahm_igi, + ccx->fahm_rpt_stamp); + + for (i = 0; i < NHM_TH_NUM; i++) + PDM_SNPF(out_len, used, output + used, out_len - used, + "FAHM_th[%d] RSSI = %d\n", i, + NTH_TH_2_RSSI(ccx->fahm_th[i])); + } + + *_used = used; + *_out_len = out_len; +} + +void phydm_fahm_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean fahm_chk_ok = false; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_FAHM)) + return; + + fahm_chk_ok = phydm_fahm_mntr_chk(dm, 262); + + if (fahm_chk_ok) + phydm_fahm_trigger(dm); +} + + +#endif /*#ifdef FAHM_SUPPORT*/ + +#ifdef NHM_SUPPORT + +void phydm_nhm_racing_release(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 value32 = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "lv:(%d)->(0)\n", ccx->nhm_set_lv); + + ccx->nhm_ongoing = false; + ccx->nhm_set_lv = NHM_RELEASE; + + if (!(ccx->nhm_app == NHM_BACKGROUND || ccx->nhm_app == NHM_ACS)) { + phydm_pause_func(dm, F00_DIG, PHYDM_RESUME, + PHYDM_PAUSE_LEVEL_1, 1, &value32); + } + + ccx->nhm_app = NHM_BACKGROUND; +} + +u8 phydm_nhm_racing_ctrl(void *dm_void, enum phydm_nhm_level nhm_lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 set_result = PHYDM_SET_SUCCESS; + /*@acquire to control NHM API*/ + + PHYDM_DBG(dm, DBG_ENV_MNTR, "nhm_ongoing=%d, lv:(%d)->(%d)\n", + ccx->nhm_ongoing, ccx->nhm_set_lv, nhm_lv); + if (ccx->nhm_ongoing) { + if (nhm_lv <= ccx->nhm_set_lv) { + set_result = PHYDM_SET_FAIL; + } else { + phydm_ccx_hw_restart(dm); + ccx->nhm_ongoing = false; + } + } + + if (set_result) + ccx->nhm_set_lv = nhm_lv; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "nhm racing success=%d\n", set_result); + return set_result; +} + +void phydm_nhm_trigger(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 nhm_reg1 = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + nhm_reg1 = R_0x994; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + nhm_reg1 = R_0x1e60; + #endif + else + nhm_reg1 = R_0x890; + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + /* @Trigger NHM*/ + pdm_set_reg(dm, nhm_reg1, BIT(1), 0); + pdm_set_reg(dm, nhm_reg1, BIT(1), 1); + ccx->nhm_trigger_time = dm->phydm_sys_up_time; + ccx->nhm_rpt_stamp++; + ccx->nhm_ongoing = true; +} + +boolean +phydm_nhm_check_rdy(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean is_ready = false; + u32 reg1 = 0, reg1_bit = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + reg1 = R_0xfb4; + reg1_bit = 16; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + reg1 = R_0x2d4c; + reg1_bit = 16; + #endif + } else { + reg1 = R_0x8b4; + if (dm->support_ic_type & (ODM_RTL8710B | ODM_RTL8721D | + ODM_RTL8710C)) + reg1_bit = 25; + else + reg1_bit = 17; + } + if (odm_get_bb_reg(dm, reg1, BIT(reg1_bit))) + is_ready = true; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "NHM rdy=%d\n", is_ready); + + return is_ready; +} + +void phydm_nhm_cal_wgt(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 i = 0; + + for (i = 0; i < NHM_RPT_NUM; i++) { + if (i == 0) + ccx->nhm_wgt[0] = (u8)(MAX_2(ccx->nhm_th[0] - 2, 0)); + else if (i == (NHM_RPT_NUM - 1)) + ccx->nhm_wgt[NHM_RPT_NUM - 1] = (u8)(ccx->nhm_th[NHM_TH_NUM - 1] + 2); + else + ccx->nhm_wgt[i] = (u8)((ccx->nhm_th[i - 1] + ccx->nhm_th[i]) >> 1); + } +} + +u8 phydm_nhm_cal_wgt_avg(void *dm_void, u8 start_i, u8 end_i, u8 n_sum) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 i = 0; + u32 noise_tmp = 0; + u8 noise = 0; + u32 nhm_valid = 0; + + if (n_sum == 0) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "n_sum = 0, don't need to update noise\n"); + return 0x0; + } else if (end_i > NHM_RPT_NUM - 1) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[WARNING]end_i is larger than 11!!\n"); + return 0x0; + } + + for (i = start_i; i <= end_i; i++) + noise_tmp += ccx->nhm_result[i] * ccx->nhm_wgt[i]; + + /* protection for the case of minus noise(RSSI)*/ + noise = (u8)(NTH_TH_2_RSSI(MAX_2(PHYDM_DIV(noise_tmp, n_sum), 20))); + nhm_valid = (n_sum * 100) >> 8; + PHYDM_DBG(dm, DBG_ENV_MNTR, + "cal wgt_avg : valid: ((%d)) percent, noise(RSSI)=((%d))\n", + nhm_valid, noise); + + return noise; +} + +u8 phydm_nhm_cal_nhm_env(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 first_idx = 0; + u8 nhm_env = 0; + u8 i = 0; + + nhm_env = ccx->nhm_rpt_sum; + + /*search first cluster*/ + for (i = 0; i < NHM_RPT_NUM; i++) { + if (ccx->nhm_result[i]) { + first_idx = i; + break; + } + } + + /*exclude first cluster under -80dBm*/ + for (i = 0; i < 4; i++) { + if (((first_idx + i) < NHM_RPT_NUM) && + (ccx->nhm_wgt[first_idx + i] <= NHM_IC_NOISE_TH)) + nhm_env -= ccx->nhm_result[first_idx + i]; + } + + /*exclude nhm_rpt[0] above -80dBm*/ + if (ccx->nhm_wgt[0] > NHM_IC_NOISE_TH) + nhm_env -= ccx->nhm_result[0]; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "cal nhm_env: first_idx=%d, nhm_env=%d\n", + first_idx, nhm_env); + + return nhm_env; +} + +void phydm_nhm_get_utility(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 nhm_rpt_non_0 = 0; + u8 nhm_rpt_non_11 = 0; + u8 nhm_env = 0; + + if (ccx->nhm_rpt_sum >= ccx->nhm_result[0]) { + phydm_nhm_cal_wgt(dm); + + nhm_rpt_non_0 = ccx->nhm_rpt_sum - ccx->nhm_result[0]; + nhm_rpt_non_11 = ccx->nhm_rpt_sum - ccx->nhm_result[11]; + /*exclude nhm_r[0] above -80dBm or first cluster under -80dBm*/ + nhm_env = phydm_nhm_cal_nhm_env(dm); + ccx->nhm_ratio = (nhm_rpt_non_0 * 100) >> 8; + ccx->nhm_env_ratio = (nhm_env * 100) >> 8; + ccx->nhm_level_valid = (nhm_rpt_non_11 * 100) >> 8; + ccx->nhm_level = phydm_nhm_cal_wgt_avg(dm, 0, NHM_RPT_NUM - 2, + nhm_rpt_non_11); + ccx->nhm_pwr = phydm_nhm_cal_wgt_avg(dm, 0, NHM_RPT_NUM - 1, + ccx->nhm_rpt_sum); + } else { + PHYDM_DBG(dm, DBG_ENV_MNTR, "[warning] nhm_rpt_sum invalid\n"); + ccx->nhm_ratio = 0; + ccx->nhm_env_ratio = 0; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "nhm_ratio=%d, nhm_env_ratio=%d, nhm_level=%d, nhm_pwr=%d\n", + ccx->nhm_ratio, ccx->nhm_env_ratio, ccx->nhm_level, + ccx->nhm_pwr); +} + +boolean +phydm_nhm_get_result(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 value32 = 0; + u8 i = 0; + u32 nhm_reg1 = 0; + u16 nhm_rpt_sum_tmp = 0; + u16 nhm_duration = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + nhm_reg1 = R_0x994; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + nhm_reg1 = R_0x1e60; + #endif + else + nhm_reg1 = R_0x890; + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (!(dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8197G | ODM_RTL8723F))) + pdm_set_reg(dm, nhm_reg1, BIT(1), 0); + + if (!(phydm_nhm_check_rdy(dm))) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get NHM report Fail\n"); + phydm_nhm_racing_release(dm); + return false; + } + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + value32 = odm_read_4byte(dm, R_0xfa8); + odm_move_memory(dm, &ccx->nhm_result[0], &value32, 4); + + value32 = odm_read_4byte(dm, R_0xfac); + odm_move_memory(dm, &ccx->nhm_result[4], &value32, 4); + + value32 = odm_read_4byte(dm, R_0xfb0); + odm_move_memory(dm, &ccx->nhm_result[8], &value32, 4); + + /*@Get NHM duration*/ + value32 = odm_read_4byte(dm, R_0xfb4); + nhm_duration = (u16)(value32 & MASKLWORD); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + value32 = odm_read_4byte(dm, R_0x2d40); + odm_move_memory(dm, &ccx->nhm_result[0], &value32, 4); + + value32 = odm_read_4byte(dm, R_0x2d44); + odm_move_memory(dm, &ccx->nhm_result[4], &value32, 4); + + value32 = odm_read_4byte(dm, R_0x2d48); + odm_move_memory(dm, &ccx->nhm_result[8], &value32, 4); + + /*@Get NHM duration*/ + value32 = odm_read_4byte(dm, R_0x2d4c); + nhm_duration = (u16)(value32 & MASKLWORD); + #endif + } else { + value32 = odm_read_4byte(dm, R_0x8d8); + odm_move_memory(dm, &ccx->nhm_result[0], &value32, 4); + + value32 = odm_read_4byte(dm, R_0x8dc); + odm_move_memory(dm, &ccx->nhm_result[4], &value32, 4); + + value32 = odm_get_bb_reg(dm, R_0x8d0, 0xffff0000); + odm_move_memory(dm, &ccx->nhm_result[8], &value32, 2); + + value32 = odm_read_4byte(dm, R_0x8d4); + + ccx->nhm_result[10] = (u8)((value32 & MASKBYTE2) >> 16); + ccx->nhm_result[11] = (u8)((value32 & MASKBYTE3) >> 24); + + /*@Get NHM duration*/ + nhm_duration = (u16)(value32 & MASKLWORD); + } + + /* sum all nhm_result */ + if (ccx->nhm_period >= 65530) + PHYDM_DBG(dm, DBG_ENV_MNTR, + "NHM valid time = %d, valid: %d percent\n", + nhm_duration, (nhm_duration * 100) >> 16); + + for (i = 0; i < NHM_RPT_NUM; i++) + nhm_rpt_sum_tmp = (u16)(nhm_rpt_sum_tmp + ccx->nhm_result[i]); + + ccx->nhm_rpt_sum = (u8)nhm_rpt_sum_tmp; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "NHM_Rpt[%d](H->L)[%d %d %d %d %d %d %d %d %d %d %d %d]\n", + ccx->nhm_rpt_stamp, ccx->nhm_result[11], ccx->nhm_result[10], + ccx->nhm_result[9], ccx->nhm_result[8], ccx->nhm_result[7], + ccx->nhm_result[6], ccx->nhm_result[5], ccx->nhm_result[4], + ccx->nhm_result[3], ccx->nhm_result[2], ccx->nhm_result[1], + ccx->nhm_result[0]); + + phydm_nhm_racing_release(dm); + + if (nhm_rpt_sum_tmp > 255) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[Warning] Invalid NHM RPT, total=%d\n", + nhm_rpt_sum_tmp); + return false; + } + + return true; +} + +void phydm_nhm_set_th_reg(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 reg1 = 0, reg2 = 0, reg3 = 0, reg4 = 0, reg4_bit = 0; + u32 val = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + reg1 = R_0x994; + reg2 = R_0x998; + reg3 = R_0x99c; + reg4 = R_0x9a0; + reg4_bit = MASKBYTE0; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + reg1 = R_0x1e60; + reg2 = R_0x1e44; + reg3 = R_0x1e48; + reg4 = R_0x1e5c; + reg4_bit = MASKBYTE2; + #endif + } else { + reg1 = R_0x890; + reg2 = R_0x898; + reg3 = R_0x89c; + reg4 = R_0xe28; + reg4_bit = MASKBYTE0; + } + + /*Set NHM threshold*/ /*Unit: PWdB U(8,1)*/ + val = BYTE_2_DWORD(ccx->nhm_th[3], ccx->nhm_th[2], + ccx->nhm_th[1], ccx->nhm_th[0]); + pdm_set_reg(dm, reg2, MASKDWORD, val); + val = BYTE_2_DWORD(ccx->nhm_th[7], ccx->nhm_th[6], + ccx->nhm_th[5], ccx->nhm_th[4]); + pdm_set_reg(dm, reg3, MASKDWORD, val); + pdm_set_reg(dm, reg4, reg4_bit, ccx->nhm_th[8]); + val = BYTE_2_DWORD(0, 0, ccx->nhm_th[10], ccx->nhm_th[9]); + pdm_set_reg(dm, reg1, 0xffff0000, val); + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Update NHM_th[H->L]=[%d %d %d %d %d %d %d %d %d %d %d]\n", + ccx->nhm_th[10], ccx->nhm_th[9], ccx->nhm_th[8], + ccx->nhm_th[7], ccx->nhm_th[6], ccx->nhm_th[5], + ccx->nhm_th[4], ccx->nhm_th[3], ccx->nhm_th[2], + ccx->nhm_th[1], ccx->nhm_th[0]); +} + +boolean +phydm_nhm_th_update_chk(void *dm_void, enum nhm_application nhm_app, u8 *nhm_th, + u32 *igi_new, boolean en_1db_mode, u8 nhm_th0_manual) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean is_update = false; + u8 igi_curr = phydm_get_igi(dm, BB_PATH_A); + u8 nhm_igi_th_11k_low[NHM_TH_NUM] = {0x12, 0x15, 0x18, 0x1b, 0x1e, + 0x23, 0x28, 0x2c, 0x78, + 0x78, 0x78}; + u8 nhm_igi_th_11k_high[NHM_TH_NUM] = {0x1e, 0x23, 0x28, 0x2d, 0x32, + 0x37, 0x78, 0x78, 0x78, 0x78, + 0x78}; + u8 nhm_igi_th_xbox[NHM_TH_NUM] = {0x1a, 0x2c, 0x2e, 0x30, 0x32, 0x34, + 0x36, 0x38, 0x3a, 0x3c, 0x3d}; + u8 i = 0; + u8 th_tmp = igi_curr - CCA_CAP; + u8 th_step = 2; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "App=%d, nhm_igi=0x%x, igi_curr=0x%x\n", + nhm_app, ccx->nhm_igi, igi_curr); + + if (igi_curr < 0x10) /* Protect for invalid IGI*/ + return false; + + switch (nhm_app) { + case NHM_BACKGROUND: /* @Get IGI form driver parameter(cur_ig_value)*/ + if (ccx->nhm_igi != igi_curr || ccx->nhm_app != nhm_app) { + is_update = true; + *igi_new = (u32)igi_curr; + + #ifdef NHM_DYM_PW_TH_SUPPORT + if (ccx->nhm_dym_pw_th_en) { + th_tmp = MAX_2(igi_curr - DYM_PWTH_CCA_CAP, 0); + th_step = 3; + } + #endif + + nhm_th[0] = (u8)IGI_2_NHM_TH(th_tmp); + + for (i = 1; i <= 10; i++) + nhm_th[i] = nhm_th[0] + + IGI_2_NHM_TH(th_step * i); + + } + break; + + case NHM_ACS: + if (ccx->nhm_igi != igi_curr || ccx->nhm_app != nhm_app) { + is_update = true; + *igi_new = (u32)igi_curr; + nhm_th[0] = (u8)IGI_2_NHM_TH(igi_curr - CCA_CAP); + for (i = 1; i <= 10; i++) + nhm_th[i] = nhm_th[0] + IGI_2_NHM_TH(2 * i); + } + break; + + case IEEE_11K_HIGH: + is_update = true; + *igi_new = 0x2c; + for (i = 0; i < NHM_TH_NUM; i++) + nhm_th[i] = IGI_2_NHM_TH(nhm_igi_th_11k_high[i]); + break; + + case IEEE_11K_LOW: + is_update = true; + *igi_new = 0x20; + for (i = 0; i < NHM_TH_NUM; i++) + nhm_th[i] = IGI_2_NHM_TH(nhm_igi_th_11k_low[i]); + break; + + case INTEL_XBOX: + is_update = true; + *igi_new = 0x36; + for (i = 0; i < NHM_TH_NUM; i++) + nhm_th[i] = IGI_2_NHM_TH(nhm_igi_th_xbox[i]); + break; + + case NHM_DBG: /*@Get IGI form register*/ + igi_curr = phydm_get_igi(dm, BB_PATH_A); + if (ccx->nhm_igi != igi_curr || ccx->nhm_app != nhm_app) { + is_update = true; + *igi_new = (u32)igi_curr; + if (en_1db_mode) { + nhm_th[0] = (u8)IGI_2_NHM_TH(nhm_th0_manual + + 10); + th_step = 1; + } else { + nhm_th[0] = (u8)IGI_2_NHM_TH(igi_curr - + CCA_CAP); + } + + for (i = 1; i <= 10; i++) + nhm_th[i] = nhm_th[0] + IGI_2_NHM_TH(th_step * + i); + } + break; + } + + if (is_update) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "[Update NHM_TH] igi_RSSI=%d\n", + IGI_2_RSSI(*igi_new)); + + for (i = 0; i < NHM_TH_NUM; i++) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "NHM_th[%d](RSSI) = %d\n", + i, NTH_TH_2_RSSI(nhm_th[i])); + } + } else { + PHYDM_DBG(dm, DBG_ENV_MNTR, "No need to update NHM_TH\n"); + } + return is_update; +} + +void phydm_nhm_set(void *dm_void, enum nhm_option_txon_all include_tx, + enum nhm_option_cca_all include_cca, + enum nhm_divider_opt_all divi_opt, + enum nhm_application nhm_app, u16 period, + boolean en_1db_mode, u8 nhm_th0_manual) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 nhm_th[NHM_TH_NUM] = {0}; + u32 igi = 0x20; + u32 reg1 = 0, reg2 = 0; + u32 val_tmp = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "incld{tx, cca}={%d, %d}, divi_opt=%d, period=%d\n", + include_tx, include_cca, divi_opt, period); + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + reg1 = R_0x994; + reg2 = R_0x990; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + reg1 = R_0x1e60; + reg2 = R_0x1e40; + #endif + } else { + reg1 = R_0x890; + reg2 = R_0x894; + } + + /*Set disable_ignore_cca, disable_ignore_txon, ccx_en*/ + if (include_tx != ccx->nhm_include_txon || + include_cca != ccx->nhm_include_cca || + divi_opt != ccx->nhm_divider_opt) { + /* some old ic is not supported on NHM divider option */ + if (dm->support_ic_type & (ODM_RTL8188E | ODM_RTL8723B | + ODM_RTL8195A | ODM_RTL8192E)) { + val_tmp = (u32)((include_tx << 2) | + (include_cca << 1) | 1); + pdm_set_reg(dm, reg1, 0x700, val_tmp); + } else { + val_tmp = (u32)BIT_2_BYTE(divi_opt, include_tx, + include_cca, 1); + pdm_set_reg(dm, reg1, 0xf00, val_tmp); + } + ccx->nhm_include_txon = include_tx; + ccx->nhm_include_cca = include_cca; + ccx->nhm_divider_opt = divi_opt; + } + + /*Set NHM period*/ + if (period != ccx->nhm_period) { + pdm_set_reg(dm, reg2, MASKHWORD, period); + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Update NHM period ((%d)) -> ((%d))\n", + ccx->nhm_period, period); + + ccx->nhm_period = period; + } + + /*Set NHM threshold*/ + if (phydm_nhm_th_update_chk(dm, nhm_app, &nhm_th[0], &igi, + en_1db_mode, nhm_th0_manual)) { + /*Pause IGI*/ + if (nhm_app == NHM_BACKGROUND || nhm_app == NHM_ACS) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "DIG Free Run\n"); + } else if (phydm_pause_func(dm, F00_DIG, PHYDM_PAUSE, + PHYDM_PAUSE_LEVEL_1, 1, &igi) + == PAUSE_FAIL) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "pause DIG Fail\n"); + return; + } else { + PHYDM_DBG(dm, DBG_ENV_MNTR, "pause DIG=0x%x\n", igi); + } + ccx->nhm_app = nhm_app; + ccx->nhm_igi = (u8)igi; + odm_move_memory(dm, &ccx->nhm_th[0], &nhm_th, NHM_TH_NUM); + + /*Set NHM th*/ + phydm_nhm_set_th_reg(dm); + } +} + +boolean +phydm_nhm_mntr_set(void *dm_void, struct nhm_para_info *nhm_para) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 nhm_time = 0; /*unit: 4us*/ + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (nhm_para->mntr_time == 0) + return false; + + if (nhm_para->nhm_lv >= NHM_MAX_NUM) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Wrong LV=%d\n", nhm_para->nhm_lv); + return false; + } + + if (phydm_nhm_racing_ctrl(dm, nhm_para->nhm_lv) == PHYDM_SET_FAIL) + return false; + + if (nhm_para->mntr_time >= 262) + nhm_time = NHM_PERIOD_MAX; + else + nhm_time = nhm_para->mntr_time * MS_TO_4US_RATIO; + + phydm_nhm_set(dm, nhm_para->incld_txon, nhm_para->incld_cca, + nhm_para->div_opt, nhm_para->nhm_app, nhm_time, + nhm_para->en_1db_mode, nhm_para->nhm_th0_manual); + + return true; +} + +#ifdef NHM_DYM_PW_TH_SUPPORT +void +phydm_nhm_restore_pw_th(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + odm_set_bb_reg(dm, R_0x82c, 0x3f, ccx->pw_th_rf20_ori); +} + +void +phydm_nhm_set_pw_th(void *dm_void, u8 noise, boolean chk_succ) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean not_update = false; + u8 pw_th_rf20_new = 0; + u8 pw_th_u_bnd = 0; + s8 noise_diff = 0; + u8 point_mean = 15; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (*dm->band_width != CHANNEL_WIDTH_20 || + *dm->band_type == ODM_BAND_5G) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "bandwidth=((%d)), band=((%d))\n", + *dm->band_width, *dm->band_type); + phydm_nhm_restore_pw_th(dm); + return; + } + + if (chk_succ) { + noise_diff = noise - (ccx->nhm_igi - 10); + pw_th_u_bnd = (u8)(noise_diff + 32 + point_mean); + + pw_th_u_bnd = MIN_2(pw_th_u_bnd, ccx->nhm_pw_th_max); + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "noise_diff=((%d)), max=((%d)), pw_th_u_bnd=((%d))\n", + noise_diff, ccx->nhm_pw_th_max, pw_th_u_bnd); + + if (pw_th_u_bnd > ccx->pw_th_rf20_cur) { + pw_th_rf20_new = ccx->pw_th_rf20_cur + 1; + } else if (pw_th_u_bnd < ccx->pw_th_rf20_cur) { + if (ccx->pw_th_rf20_cur > ccx->pw_th_rf20_ori) + pw_th_rf20_new = ccx->pw_th_rf20_cur - 1; + else /*ccx->pw_th_rf20_cur == ccx->pw_th_ori*/ + not_update = true; + } else {/*pw_th_u_bnd == ccx->pw_th_rf20_cur*/ + not_update = true; + } + } else { + if (ccx->pw_th_rf20_cur > ccx->pw_th_rf20_ori) + pw_th_rf20_new = ccx->pw_th_rf20_cur - 1; + else /*ccx->pw_th_rf20_cur == ccx->pw_th_ori*/ + not_update = true; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, "pw_th_cur=((%d)), pw_th_new=((%d))\n", + ccx->pw_th_rf20_cur, pw_th_rf20_new); + + if (!not_update) { + odm_set_bb_reg(dm, R_0x82c, 0x3f, pw_th_rf20_new); + ccx->pw_th_rf20_cur = pw_th_rf20_new; + } +} + +void +phydm_nhm_dym_pw_th(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 i = 0; + u8 n_sum = 0; + u8 noise = 0; + boolean chk_succ = false; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + for (i = 0; i < NHM_RPT_NUM - 3; i++) { + n_sum = ccx->nhm_result[i] + ccx->nhm_result[i + 1] + + ccx->nhm_result[i + 2] + ccx->nhm_result[i + 3]; + if (n_sum >= ccx->nhm_sl_pw_th) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Do sl[%d:%d]\n", i, i + 3); + chk_succ = true; + noise = phydm_nhm_cal_wgt_avg(dm, i, i + 3, n_sum); + break; + } + } + + if (!chk_succ) + PHYDM_DBG(dm, DBG_ENV_MNTR, "SL method failed!\n"); + + phydm_nhm_set_pw_th(dm, noise, chk_succ); +} + +boolean +phydm_nhm_dym_pw_th_en(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + struct phydm_iot_center *iot_table = &dm->iot_table; + + if (!(dm->support_ic_type & ODM_RTL8822C)) + return false; + + if (ccx->dym_pwth_manual_ctrl) + return true; + + if (dm->iot_table.phydm_patch_id == 0x100f0401 || + iot_table->patch_id_100f0401) { + return true; + } else if (ccx->nhm_dym_pw_th_en) { + phydm_nhm_restore_pw_th(dm); + return false; + } else { + return false; + } +} +#endif + +/*Environment Monitor*/ +boolean +phydm_nhm_mntr_chk(void *dm_void, u16 monitor_time /*unit ms*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + struct nhm_para_info nhm_para = {0}; + boolean nhm_chk_result = false; + boolean nhm_polling_result = false; + u32 sys_return_time = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (ccx->nhm_manual_ctrl) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "NHM in manual ctrl\n"); + return nhm_chk_result; + } + sys_return_time = ccx->nhm_trigger_time + MAX_ENV_MNTR_TIME; + if (ccx->nhm_app != NHM_BACKGROUND && + (sys_return_time > dm->phydm_sys_up_time)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "nhm_app=%d, trigger_time %d, sys_time=%d\n", + ccx->nhm_app, ccx->nhm_trigger_time, + dm->phydm_sys_up_time); + + return nhm_chk_result; + } + + /*[NHM get result & calculate Utility----------------------------*/ + nhm_polling_result = phydm_nhm_get_result(dm); + if (nhm_polling_result) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get NHM_rpt success\n"); + phydm_nhm_get_utility(dm); + } + + #ifdef NHM_DYM_PW_TH_SUPPORT + ccx->nhm_dym_pw_th_en = phydm_nhm_dym_pw_th_en(dm); + if (ccx->nhm_dym_pw_th_en) { + if (nhm_polling_result) + phydm_nhm_dym_pw_th(dm); + else + phydm_nhm_set_pw_th(dm, 0x0, false); + } + #endif + + /*[NHM trigger setting]------------------------------------------*/ + nhm_para.incld_txon = NHM_EXCLUDE_TXON; + nhm_para.incld_cca = NHM_EXCLUDE_CCA; + nhm_para.div_opt = NHM_CNT_ALL; + nhm_para.nhm_app = NHM_BACKGROUND; + nhm_para.nhm_lv = NHM_LV_1; + nhm_para.en_1db_mode = false; + nhm_para.mntr_time = monitor_time; + + #ifdef NHM_DYM_PW_TH_SUPPORT + if (ccx->nhm_dym_pw_th_en) { + nhm_para.div_opt = NHM_VALID; + nhm_para.mntr_time = monitor_time >> ccx->nhm_period_decre; + } + #endif + + nhm_chk_result = phydm_nhm_mntr_set(dm, &nhm_para); + + return nhm_chk_result; +} + +void phydm_nhm_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "cur_igi=0x%x\n", + dm->dm_dig_table.cur_ig_value); + + ccx->nhm_app = NHM_BACKGROUND; + ccx->nhm_igi = 0xff; + + /*Set NHM threshold*/ + ccx->nhm_ongoing = false; + ccx->nhm_set_lv = NHM_RELEASE; + + if (phydm_nhm_th_update_chk(dm, ccx->nhm_app, &ccx->nhm_th[0], + (u32 *)&ccx->nhm_igi, false, 0)) + phydm_nhm_set_th_reg(dm); + + ccx->nhm_period = 0; + + ccx->nhm_include_cca = NHM_CCA_INIT; + ccx->nhm_include_txon = NHM_TXON_INIT; + ccx->nhm_divider_opt = NHM_CNT_INIT; + + ccx->nhm_manual_ctrl = 0; + ccx->nhm_rpt_stamp = 0; + + #ifdef NHM_DYM_PW_TH_SUPPORT + if (dm->support_ic_type & ODM_RTL8822C) { + ccx->nhm_dym_pw_th_en = false; + ccx->pw_th_rf20_ori = (u8)odm_get_bb_reg(dm, R_0x82c, 0x3f); + ccx->pw_th_rf20_cur = ccx->pw_th_rf20_ori; + ccx->nhm_pw_th_max = 63; + ccx->nhm_sl_pw_th = 100; /*39%*/ + ccx->nhm_period_decre = 1; + ccx->dym_pwth_manual_ctrl = false; + } + #endif +} + +void phydm_nhm_dbg(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + struct nhm_para_info nhm_para = {0}; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 result_tmp = 0; + u8 i = 0; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM Basic-Trigger 262ms: {1}\n"); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM Adv-Trigger: {2} {Include TXON} {Include CCA}\n{0:Cnt_all, 1:Cnt valid} {App:5 for dbg} {LV:1~4} {0~262ms}, 1dB mode :{en} {t[0](RSSI)}\n"); + #ifdef NHM_DYM_PW_TH_SUPPORT + if (dm->support_ic_type & ODM_RTL8822C) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM dym_pw_th: {3} {0:off}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM dym_pw_th: {3} {1:on} {max} {period_decre} {sl_th}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM dym_pw_th: {3} {2:fast on}\n"); + } + #endif + + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM Get Result: {100}\n"); + } else if (var1[0] == 100) { /*Get NHM results*/ + + PDM_SNPF(out_len, used, output + used, out_len - used, + "IGI=0x%x, rpt_stamp=%d\n", ccx->nhm_igi, + ccx->nhm_rpt_stamp); + + if (phydm_nhm_get_result(dm)) { + for (i = 0; i < NHM_RPT_NUM; i++) { + result_tmp = ccx->nhm_result[i]; + PDM_SNPF(out_len, used, output + used, + out_len - used, + "nhm_rpt[%d] = %d (%d percent)\n", + i, result_tmp, + (((result_tmp * 100) + 128) >> 8)); + } + phydm_nhm_get_utility(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM_noise: valid: %d percent, noise(RSSI) = %d\n", + ccx->nhm_level_valid, ccx->nhm_level); + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM_pwr: nhm_pwr (RSSI) = %d\n", ccx->nhm_pwr); + PDM_SNPF(out_len, used, output + used, out_len - used, + "ratio: nhm_ratio=%d, nhm_env_ratio=%d\n", + ccx->nhm_ratio, ccx->nhm_env_ratio); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Get NHM_rpt Fail\n"); + } + ccx->nhm_manual_ctrl = 0; + #ifdef NHM_DYM_PW_TH_SUPPORT + } else if (var1[0] == 3) { /*NMH dym_pw_th*/ + if (dm->support_ic_type & ODM_RTL8822C) { + for (i = 1; i < 7; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + + if (var1[1] == 1) { + ccx->nhm_dym_pw_th_en = true; + ccx->nhm_pw_th_max = (u8)var1[2]; + ccx->nhm_period_decre = (u8)var1[3]; + ccx->nhm_sl_pw_th = (u8)var1[4]; + ccx->dym_pwth_manual_ctrl = true; + } else if (var1[1] == 2) { + ccx->nhm_dym_pw_th_en = true; + ccx->nhm_pw_th_max = 63; + ccx->nhm_period_decre = 1; + ccx->nhm_sl_pw_th = 100; + ccx->dym_pwth_manual_ctrl = true; + } else { + ccx->nhm_dym_pw_th_en = false; + phydm_nhm_restore_pw_th(dm); + ccx->dym_pwth_manual_ctrl = false; + } + } + #endif + } else { /*NMH trigger*/ + ccx->nhm_manual_ctrl = 1; + + for (i = 1; i < 9; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + + if (var1[0] == 1) { + nhm_para.incld_txon = NHM_EXCLUDE_TXON; + nhm_para.incld_cca = NHM_EXCLUDE_CCA; + nhm_para.div_opt = NHM_CNT_ALL; + nhm_para.nhm_app = NHM_DBG; + nhm_para.nhm_lv = NHM_LV_4; + nhm_para.mntr_time = 262; + nhm_para.en_1db_mode = false; + nhm_para.nhm_th0_manual = 0; + } else { + nhm_para.incld_txon = (enum nhm_option_txon_all)var1[1]; + nhm_para.incld_cca = (enum nhm_option_cca_all)var1[2]; + nhm_para.div_opt = (enum nhm_divider_opt_all)var1[3]; + nhm_para.nhm_app = (enum nhm_application)var1[4]; + nhm_para.nhm_lv = (enum phydm_nhm_level)var1[5]; + nhm_para.mntr_time = (u16)var1[6]; + nhm_para.en_1db_mode = (boolean)var1[7]; + nhm_para.nhm_th0_manual = (u8)var1[8]; + + /*some old ic is not supported on NHM divider option */ + if (dm->support_ic_type & (ODM_RTL8188E | ODM_RTL8723B | + ODM_RTL8195A | ODM_RTL8192E)) { + nhm_para.div_opt = NHM_CNT_ALL; + } + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "txon=%d, cca=%d, dev=%d, app=%d, lv=%d, time=%d ms\n", + nhm_para.incld_txon, nhm_para.incld_cca, + nhm_para.div_opt, nhm_para.nhm_app, + nhm_para.nhm_lv, nhm_para.mntr_time); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "en_1db_mode=%d, th0(for 1db mode)=%d\n", + nhm_para.en_1db_mode, nhm_para.nhm_th0_manual); + + if (phydm_nhm_mntr_set(dm, &nhm_para)) + phydm_nhm_trigger(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "IGI=0x%x, rpt_stamp=%d\n", ccx->nhm_igi, + ccx->nhm_rpt_stamp); + + for (i = 0; i < NHM_TH_NUM; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "NHM_th[%d] RSSI = %d\n", i, + NTH_TH_2_RSSI(ccx->nhm_th[i])); + } + } + + *_used = used; + *_out_len = out_len; +} + +#endif /*@#ifdef NHM_SUPPORT*/ + +#ifdef CLM_SUPPORT + +void phydm_clm_racing_release(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "lv:(%d)->(0)\n", ccx->clm_set_lv); + + ccx->clm_ongoing = false; + ccx->clm_set_lv = CLM_RELEASE; + ccx->clm_app = CLM_BACKGROUND; +} + +u8 phydm_clm_racing_ctrl(void *dm_void, enum phydm_clm_level clm_lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 set_result = PHYDM_SET_SUCCESS; + /*@acquire to control CLM API*/ + + PHYDM_DBG(dm, DBG_ENV_MNTR, "clm_ongoing=%d, lv:(%d)->(%d)\n", + ccx->clm_ongoing, ccx->clm_set_lv, clm_lv); + if (ccx->clm_ongoing) { + if (clm_lv <= ccx->clm_set_lv) { + set_result = PHYDM_SET_FAIL; + } else { + phydm_ccx_hw_restart(dm); + ccx->clm_ongoing = false; + } + } + + if (set_result) + ccx->clm_set_lv = clm_lv; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "clm racing success=%d\n", set_result); + return set_result; +} + +void phydm_clm_c2h_report_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx_info = &dm->dm_ccx_info; + u8 clm_report = cmd_buf[0]; + /*@u8 clm_report_idx = cmd_buf[1];*/ + + if (cmd_len >= 12) + return; + + ccx_info->clm_fw_result_acc += clm_report; + ccx_info->clm_fw_result_cnt++; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%d] clm_report= %d\n", + ccx_info->clm_fw_result_cnt, clm_report); +} + +void phydm_clm_h2c(void *dm_void, u16 obs_time, u8 fw_clm_en) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 h2c_val[H2C_MAX_LENGTH] = {0}; + u8 i = 0; + u8 obs_time_idx = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s] ======>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "obs_time_index=%d *4 us\n", obs_time); + + for (i = 1; i <= 16; i++) { + if (obs_time & BIT(16 - i)) { + obs_time_idx = 16 - i; + break; + } + } +#if 0 + obs_time = (2 ^ 16 - 1)~(2 ^ 15) => obs_time_idx = 15 (65535 ~32768) + obs_time = (2 ^ 15 - 1)~(2 ^ 14) => obs_time_idx = 14 + ... + ... + ... + obs_time = (2 ^ 1 - 1)~(2 ^ 0) => obs_time_idx = 0 + +#endif + + h2c_val[0] = obs_time_idx | (((fw_clm_en) ? 1 : 0) << 7); + h2c_val[1] = CLM_MAX_REPORT_TIME; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "PHYDM h2c[0x4d]=0x%x %x %x %x %x %x %x\n", + h2c_val[6], h2c_val[5], h2c_val[4], h2c_val[3], h2c_val[2], + h2c_val[1], h2c_val[0]); + + odm_fill_h2c_cmd(dm, PHYDM_H2C_FW_CLM_MNTR, H2C_MAX_LENGTH, h2c_val); +} + +void phydm_clm_setting(void *dm_void, u16 clm_period /*@4us sample 1 time*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + if (ccx->clm_period != clm_period) { + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + odm_set_bb_reg(dm, R_0x990, MASKLWORD, clm_period); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + odm_set_bb_reg(dm, R_0x1e40, MASKLWORD, clm_period); + #endif + else if (dm->support_ic_type & ODM_IC_11N_SERIES) + odm_set_bb_reg(dm, R_0x894, MASKLWORD, clm_period); + + ccx->clm_period = clm_period; + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Update CLM period ((%d)) -> ((%d))\n", + ccx->clm_period, clm_period); + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, "Set CLM period=%d * 4us\n", + ccx->clm_period); +} + +void phydm_clm_trigger(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 reg1 = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + reg1 = R_0x994; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + reg1 = R_0x1e60; + #endif + else + reg1 = R_0x890; + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + odm_set_bb_reg(dm, reg1, BIT(0), 0x0); + odm_set_bb_reg(dm, reg1, BIT(0), 0x1); + + ccx->clm_trigger_time = dm->phydm_sys_up_time; + ccx->clm_rpt_stamp++; + ccx->clm_ongoing = true; +} + +boolean +phydm_clm_check_rdy(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean is_ready = false; + u32 reg1 = 0, reg1_bit = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + reg1 = R_0xfa4; + reg1_bit = 16; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + reg1 = R_0x2d88; + reg1_bit = 16; + #endif + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + if (dm->support_ic_type & (ODM_RTL8710B | ODM_RTL8721D | + ODM_RTL8710C)) { + reg1 = R_0x8b4; + reg1_bit = 24; + } else { + reg1 = R_0x8b4; + reg1_bit = 16; + } + } + if (odm_get_bb_reg(dm, reg1, BIT(reg1_bit))) + is_ready = true; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "CLM rdy=%d\n", is_ready); + + return is_ready; +} + +void phydm_clm_get_utility(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 clm_result_tmp; + + if (ccx->clm_period == 0) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "[warning] clm_period = 0\n"); + ccx->clm_ratio = 0; + } else if (ccx->clm_period >= 65530) { + clm_result_tmp = (u32)(ccx->clm_result * 100); + ccx->clm_ratio = (u8)((clm_result_tmp + (1 << 15)) >> 16); + } else { + clm_result_tmp = (u32)(ccx->clm_result * 100); + ccx->clm_ratio = (u8)(clm_result_tmp / (u32)ccx->clm_period); + } +} + +boolean +phydm_clm_get_result(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx_info = &dm->dm_ccx_info; + u32 reg1 = 0; + u32 val = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + reg1 = R_0x994; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + reg1 = R_0x1e60; + #endif + else + reg1 = R_0x890; + if (!(dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8197G | ODM_RTL8723F))) + odm_set_bb_reg(dm, reg1, BIT(0), 0x0); + if (!(phydm_clm_check_rdy(dm))) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get CLM report Fail\n"); + phydm_clm_racing_release(dm); + return false; + } + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + val = odm_get_bb_reg(dm, R_0xfa4, MASKLWORD); + ccx_info->clm_result = (u16)val; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + val = odm_get_bb_reg(dm, R_0x2d88, MASKLWORD); + ccx_info->clm_result = (u16)val; + #endif + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + val = odm_get_bb_reg(dm, R_0x8d0, MASKLWORD); + ccx_info->clm_result = (u16)val; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, "CLM result = %d *4 us\n", + ccx_info->clm_result); + phydm_clm_racing_release(dm); + return true; +} + +void phydm_clm_mntr_fw(void *dm_void, u16 monitor_time /*unit ms*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 val = 0; + + /*@[Get CLM report]*/ + if (ccx->clm_fw_result_cnt != 0) { + val = ccx->clm_fw_result_acc / ccx->clm_fw_result_cnt; + ccx->clm_ratio = (u8)val; + } else { + ccx->clm_ratio = 0; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "clm_fw_result_acc=%d, clm_fw_result_cnt=%d\n", + ccx->clm_fw_result_acc, ccx->clm_fw_result_cnt); + + ccx->clm_fw_result_acc = 0; + ccx->clm_fw_result_cnt = 0; + + /*@[CLM trigger]*/ + if (monitor_time >= 262) + ccx->clm_period = 65535; + else + ccx->clm_period = monitor_time * MS_TO_4US_RATIO; + + phydm_clm_h2c(dm, ccx->clm_period, true); +} + +boolean +phydm_clm_mntr_set(void *dm_void, struct clm_para_info *clm_para) +{ + /*@Driver Monitor CLM*/ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u16 clm_period = 0; + + if (clm_para->mntr_time == 0) + return false; + + if (clm_para->clm_lv >= CLM_MAX_NUM) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "[WARNING] Wrong LV=%d\n", + clm_para->clm_lv); + return false; + } + + if (phydm_clm_racing_ctrl(dm, clm_para->clm_lv) == PHYDM_SET_FAIL) + return false; + + if (clm_para->mntr_time >= 262) + clm_period = CLM_PERIOD_MAX; + else + clm_period = clm_para->mntr_time * MS_TO_4US_RATIO; + + ccx->clm_app = clm_para->clm_app; + phydm_clm_setting(dm, clm_period); + + return true; +} + +boolean +phydm_clm_mntr_chk(void *dm_void, u16 monitor_time /*unit ms*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + struct clm_para_info clm_para = {0}; + boolean clm_chk_result = false; + u32 sys_return_time = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s] ======>\n", __func__); + if (ccx->clm_manual_ctrl) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "CLM in manual ctrl\n"); + return clm_chk_result; + } + + sys_return_time = ccx->clm_trigger_time + MAX_ENV_MNTR_TIME; + + if (ccx->clm_app != CLM_BACKGROUND && + sys_return_time > dm->phydm_sys_up_time) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "trigger_time %d, sys_time=%d\n", + ccx->clm_trigger_time, dm->phydm_sys_up_time); + + return clm_chk_result; + } + + clm_para.clm_app = CLM_BACKGROUND; + clm_para.clm_lv = CLM_LV_1; + clm_para.mntr_time = monitor_time; + if (ccx->clm_mntr_mode == CLM_DRIVER_MNTR) { + /*@[Get CLM report]*/ + if (phydm_clm_get_result(dm)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get CLM_rpt success\n"); + phydm_clm_get_utility(dm); + } + + /*@[CLM trigger]----------------------------------------------*/ + if (phydm_clm_mntr_set(dm, &clm_para)) + clm_chk_result = true; + } else { + phydm_clm_mntr_fw(dm, monitor_time); + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, "clm_ratio=%d\n", ccx->clm_ratio); + + /*@PHYDM_DBG(dm, DBG_ENV_MNTR, "clm_chk_result=%d\n",clm_chk_result);*/ + + return clm_chk_result; +} + +void phydm_set_clm_mntr_mode(void *dm_void, enum clm_monitor_mode mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx_info = &dm->dm_ccx_info; + + if (ccx_info->clm_mntr_mode != mode) { + ccx_info->clm_mntr_mode = mode; + phydm_ccx_hw_restart(dm); + + if (mode == CLM_DRIVER_MNTR) + phydm_clm_h2c(dm, CLM_PERIOD_MAX, 0); + } +} + +void phydm_clm_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + ccx->clm_ongoing = false; + ccx->clm_manual_ctrl = 0; + ccx->clm_mntr_mode = CLM_DRIVER_MNTR; + ccx->clm_period = 0; + ccx->clm_rpt_stamp = 0; + phydm_clm_setting(dm, 65535); +} + +void phydm_clm_dbg(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + struct clm_para_info clm_para = {0}; + u32 i; + + for (i = 0; i < 4; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var1[i]); + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "CLM Driver Basic-Trigger 262ms: {1}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "CLM Driver Adv-Trigger: {2} {app} {LV} {0~262ms}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "CLM FW Trigger: {3} {1:drv, 2:fw}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "CLM Get Result: {100}\n"); + } else if (var1[0] == 100) { /* @Get CLM results */ + + if (phydm_clm_get_result(dm)) + phydm_clm_get_utility(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "clm_rpt_stamp=%d\n", ccx->clm_rpt_stamp); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "clm_ratio:((%d percent)) = (%d us/ %d us)\n", + ccx->clm_ratio, ccx->clm_result << 2, + ccx->clm_period << 2); + + ccx->clm_manual_ctrl = 0; + } else if (var1[0] == 3) { + phydm_set_clm_mntr_mode(dm, (enum clm_monitor_mode)var1[1]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "CLM mode: %s mode\n", + ((ccx->clm_mntr_mode == CLM_FW_MNTR) ? "FW" : "Drv")); + } else { /* Set & trigger CLM */ + ccx->clm_manual_ctrl = 1; + + if (var1[0] == 1) { + clm_para.clm_app = CLM_BACKGROUND; + clm_para.clm_lv = CLM_LV_4; + clm_para.mntr_time = 262; + ccx->clm_mntr_mode = CLM_DRIVER_MNTR; + } else if (var1[0] == 2) { + clm_para.clm_app = (enum clm_application)var1[1]; + clm_para.clm_lv = (enum phydm_clm_level)var1[2]; + ccx->clm_mntr_mode = CLM_DRIVER_MNTR; + clm_para.mntr_time = (u16)var1[3]; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "app=%d, lv=%d, mode=%s, time=%d ms\n", + clm_para.clm_app, clm_para.clm_lv, + ((ccx->clm_mntr_mode == CLM_FW_MNTR) ? "FW" : + "driver"), clm_para.mntr_time); + + if (phydm_clm_mntr_set(dm, &clm_para)) + phydm_clm_trigger(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "clm_rpt_stamp=%d\n", ccx->clm_rpt_stamp); + } + + *_used = used; + *_out_len = out_len; +} + +#endif /*@#ifdef CLM_SUPPORT*/ + +u8 phydm_env_mntr_trigger(void *dm_void, struct nhm_para_info *nhm_para, + struct clm_para_info *clm_para, + struct env_trig_rpt *trig_rpt) +{ + u8 trigger_result = 0; +#if (defined(NHM_SUPPORT) && defined(CLM_SUPPORT)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean nhm_set_ok = false; + boolean clm_set_ok = false; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s] ======>\n", __func__); + + /*@[NHM]*/ + nhm_set_ok = phydm_nhm_mntr_set(dm, nhm_para); + + /*@[CLM]*/ + if (ccx->clm_mntr_mode == CLM_DRIVER_MNTR) { + clm_set_ok = phydm_clm_mntr_set(dm, clm_para); + } else if (ccx->clm_mntr_mode == CLM_FW_MNTR) { + phydm_clm_h2c(dm, CLM_PERIOD_MAX, true); + trigger_result |= CLM_SUCCESS; + } + + if (nhm_set_ok) { + phydm_nhm_trigger(dm); + trigger_result |= NHM_SUCCESS; + } + + if (clm_set_ok) { + phydm_clm_trigger(dm); + trigger_result |= CLM_SUCCESS; + } + + /*@monitor for the test duration*/ + ccx->start_time = odm_get_current_time(dm); + + trig_rpt->nhm_rpt_stamp = ccx->nhm_rpt_stamp; + trig_rpt->clm_rpt_stamp = ccx->clm_rpt_stamp; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "nhm_rpt_stamp=%d, clm_rpt_stamp=%d,\n\n", + trig_rpt->nhm_rpt_stamp, trig_rpt->clm_rpt_stamp); +#endif + return trigger_result; +} + +u8 phydm_env_mntr_result(void *dm_void, struct env_mntr_rpt *rpt) +{ + u8 env_mntr_rpt = 0; +#if (defined(NHM_SUPPORT) && defined(CLM_SUPPORT)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u64 progressing_time = 0; + u32 val_tmp = 0; + + /*@monitor for the test duration*/ + progressing_time = odm_get_progressing_time(dm, ccx->start_time); + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s] ======>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "env_time=%lld\n", progressing_time); + + /*@Get NHM result*/ + if (phydm_nhm_get_result(dm)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get NHM_rpt success\n"); + phydm_nhm_get_utility(dm); + rpt->nhm_ratio = ccx->nhm_ratio; + rpt->nhm_env_ratio = ccx->nhm_env_ratio; + rpt->nhm_noise_pwr = ccx->nhm_level; + rpt->nhm_pwr = ccx->nhm_pwr; + env_mntr_rpt |= NHM_SUCCESS; + + odm_move_memory(dm, &rpt->nhm_result[0], + &ccx->nhm_result[0], NHM_RPT_NUM); + } else { + rpt->nhm_ratio = ENV_MNTR_FAIL; + rpt->nhm_env_ratio = ENV_MNTR_FAIL; + } + + /*@Get CLM result*/ + if (ccx->clm_mntr_mode == CLM_DRIVER_MNTR) { + if (phydm_clm_get_result(dm)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get CLM_rpt success\n"); + phydm_clm_get_utility(dm); + env_mntr_rpt |= CLM_SUCCESS; + rpt->clm_ratio = ccx->clm_ratio; + } else { + rpt->clm_ratio = ENV_MNTR_FAIL; + } + + } else { + if (ccx->clm_fw_result_cnt != 0) { + val_tmp = ccx->clm_fw_result_acc + / ccx->clm_fw_result_cnt; + ccx->clm_ratio = (u8)val_tmp; + } else { + ccx->clm_ratio = 0; + } + + rpt->clm_ratio = ccx->clm_ratio; + PHYDM_DBG(dm, DBG_ENV_MNTR, + "clm_fw_result_acc=%d, clm_fw_result_cnt=%d\n", + ccx->clm_fw_result_acc, ccx->clm_fw_result_cnt); + + ccx->clm_fw_result_acc = 0; + ccx->clm_fw_result_cnt = 0; + env_mntr_rpt |= CLM_SUCCESS; + } + + rpt->nhm_rpt_stamp = ccx->nhm_rpt_stamp; + rpt->clm_rpt_stamp = ccx->clm_rpt_stamp; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "IGI=0x%x, nhm_ratio=%d, nhm_env_ratio=%d, clm_ratio=%d, nhm_rpt_stamp=%d, clm_rpt_stamp=%d\n\n", + ccx->nhm_igi, rpt->nhm_ratio, rpt->nhm_env_ratio, + rpt->clm_ratio, rpt->nhm_rpt_stamp, rpt->clm_rpt_stamp); +#endif + return env_mntr_rpt; +} + +/*@Environment Monitor*/ +void phydm_env_mntr_watchdog(void *dm_void) +{ +#if (defined(NHM_SUPPORT) && defined(CLM_SUPPORT)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean nhm_chk_ok = false; + boolean clm_chk_ok = false; + + if (!(dm->support_ability & ODM_BB_ENV_MONITOR)) + return; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + nhm_chk_ok = phydm_nhm_mntr_chk(dm, 262); /*@monitor 262ms*/ + clm_chk_ok = phydm_clm_mntr_chk(dm, 262); /*@monitor 262ms*/ + + /*@PHYDM_DBG(dm, DBG_ENV_MNTR, "nhm_chk_ok %d\n\n",nhm_chk_ok);*/ + /*@PHYDM_DBG(dm, DBG_ENV_MNTR, "clm_chk_ok %d\n\n",clm_chk_ok);*/ + + if (nhm_chk_ok) + phydm_nhm_trigger(dm); + + if (clm_chk_ok) + phydm_clm_trigger(dm); + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Summary: nhm_ratio=((%d)) clm_ratio=((%d))\n\n", + ccx->nhm_ratio, ccx->clm_ratio); + + #ifdef FAHM_SUPPORT + phydm_fahm_watchdog(dm); + #endif +#endif +} + +void phydm_env_monitor_init(void *dm_void) +{ +#if (defined(NHM_SUPPORT) && defined(CLM_SUPPORT)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_ccx_hw_restart(dm); + phydm_nhm_init(dm); + phydm_clm_init(dm); + #ifdef FAHM_SUPPORT + phydm_fahm_init(dm); + #endif +#endif +} + +void phydm_env_mntr_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + struct clm_para_info clm_para = {0}; + struct nhm_para_info nhm_para = {0}; + struct env_mntr_rpt rpt = {0}; + struct env_trig_rpt trig_rpt = {0}; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 set_result = 0; + u8 i = 0; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Basic-Trigger 262ms: {1}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Get Result: {100}\n"); + } else if (var1[0] == 100) { /* Get results */ + set_result = phydm_env_mntr_result(dm, &rpt); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set Result=%d\n nhm_ratio=%d nhm_env_ratio=%d clm_ratio=%d\n nhm_rpt_stamp=%d, clm_rpt_stamp=%d,\n", + set_result, rpt.nhm_ratio, rpt.nhm_env_ratio, + rpt.clm_ratio, rpt.nhm_rpt_stamp, rpt.clm_rpt_stamp); + + for (i = 0; i <= 11; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "nhm_rpt[%d] = %d (%d percent)\n", i, + rpt.nhm_result[i], + (((rpt.nhm_result[i] * 100) + 128) >> 8)); + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "[NHM] valid: %d percent, noise(RSSI) = %d\n", + ccx->nhm_level_valid, ccx->nhm_level); + } else { /* Set & trigger*/ + /*nhm para*/ + nhm_para.incld_txon = NHM_EXCLUDE_TXON; + nhm_para.incld_cca = NHM_EXCLUDE_CCA; + nhm_para.div_opt = NHM_CNT_ALL; + nhm_para.nhm_app = NHM_ACS; + nhm_para.nhm_lv = NHM_LV_2; + nhm_para.mntr_time = 262; + nhm_para.en_1db_mode = false; + + /*clm para*/ + clm_para.clm_app = CLM_ACS; + clm_para.clm_lv = CLM_LV_2; + clm_para.mntr_time = 262; + + set_result = phydm_env_mntr_trigger(dm, &nhm_para, + &clm_para, &trig_rpt); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set Result=%d, nhm_rpt_stamp=%d, clm_rpt_stamp=%d\n", + set_result, trig_rpt.nhm_rpt_stamp, + trig_rpt.clm_rpt_stamp); + } + + *_used = used; + *_out_len = out_len; +} + +#ifdef IFS_CLM_SUPPORT +void phydm_ifs_clm_restart(void *dm_void) + /*Will Restart IFS CLM simultaneously*/ +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg1 = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + /*restart IFS_CLM*/ + odm_set_bb_reg(dm, R_0x1ee4, BIT(29), 0x0); + odm_set_bb_reg(dm, R_0x1ee4, BIT(29), 0x1); +} + +void phydm_ifs_clm_racing_release(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "ifs clm lv:(%d)->(0)\n", + ccx->ifs_clm_set_lv); + + ccx->ifs_clm_ongoing = false; + ccx->ifs_clm_set_lv = IFS_CLM_RELEASE; + ccx->ifs_clm_app = IFS_CLM_BACKGROUND; +} + +u8 phydm_ifs_clm_racing_ctrl(void *dm_void, enum phydm_ifs_clm_level ifs_clm_lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 set_result = PHYDM_SET_SUCCESS; + /*acquire to control IFS CLM API*/ + + PHYDM_DBG(dm, DBG_ENV_MNTR, "ifs clm_ongoing=%d, lv:(%d)->(%d)\n", + ccx->ifs_clm_ongoing, ccx->ifs_clm_set_lv, ifs_clm_lv); + if (ccx->ifs_clm_ongoing) { + if (ifs_clm_lv <= ccx->ifs_clm_set_lv) { + set_result = PHYDM_SET_FAIL; + } else { + phydm_ifs_clm_restart(dm); + ccx->ifs_clm_ongoing = false; + } + } + + if (set_result) + ccx->ifs_clm_set_lv = ifs_clm_lv; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "ifs clm racing success=%d\n", set_result); + return set_result; +} + +void phydm_ifs_clm_trigger(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + /*Trigger IFS_CLM*/ + pdm_set_reg(dm, R_0x1ee4, BIT(29), 0); + pdm_set_reg(dm, R_0x1ee4, BIT(29), 1); + ccx->ifs_clm_trigger_time = dm->phydm_sys_up_time; + ccx->ifs_clm_rpt_stamp++; + ccx->ifs_clm_ongoing = true; +} + +void phydm_ifs_clm_get_utility(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 numerator = 0; + u16 denominator = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + denominator = ccx->ifs_clm_period; + numerator = ccx->ifs_clm_tx * 100; + ccx->ifs_clm_tx_ratio = (u8)PHYDM_DIV(numerator, denominator); + numerator = ccx->ifs_clm_edcca_excl_cca * 100; + ccx->ifs_clm_edcca_excl_cca_ratio = (u8)PHYDM_DIV(numerator, + denominator); + numerator = (ccx->ifs_clm_cckfa + ccx->ifs_clm_ofdmfa) * 100; + ccx->ifs_clm_fa_ratio = (u8)PHYDM_DIV(numerator, denominator); + numerator = (ccx->ifs_clm_cckcca_excl_fa + + ccx->ifs_clm_ofdmcca_excl_fa) * 100; + ccx->ifs_clm_cca_excl_fa_ratio = (u8)PHYDM_DIV(numerator, denominator); + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Tx_ratio = %d, EDCCA_exclude_CCA_ratio = %d \n", + ccx->ifs_clm_tx_ratio, ccx->ifs_clm_edcca_excl_cca_ratio); + PHYDM_DBG(dm, DBG_ENV_MNTR, + "FA_ratio = %d, CCA_exclude_FA_ratio = %d \n", + ccx->ifs_clm_fa_ratio, ccx->ifs_clm_cca_excl_fa_ratio); +} + +void phydm_ifs_clm_get_result(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 value32 = 0; + u8 i = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + /*Enhance CLM result*/ + value32 = odm_get_bb_reg(dm, R_0x2e60, MASKDWORD); + ccx->ifs_clm_tx = (u16)(value32 & MASKLWORD); + ccx->ifs_clm_edcca_excl_cca = (u16)((value32 & MASKHWORD) >> 16); + value32 = odm_get_bb_reg(dm, R_0x2e64, MASKDWORD); + ccx->ifs_clm_ofdmfa = (u16)(value32 & MASKLWORD); + ccx->ifs_clm_ofdmcca_excl_fa = (u16)((value32 & MASKHWORD) >> 16); + value32 = odm_get_bb_reg(dm, R_0x2e68, MASKDWORD); + ccx->ifs_clm_cckfa = (u16)(value32 & MASKLWORD); + ccx->ifs_clm_cckcca_excl_fa = (u16)((value32 & MASKHWORD) >> 16); + value32 = odm_get_bb_reg(dm, R_0x2e6c, MASKDWORD); + ccx->ifs_clm_total_cca = (u16)(value32 & MASKLWORD); + + /* IFS result */ + value32 = odm_get_bb_reg(dm, R_0x2e70, MASKDWORD); + odm_move_memory(dm, &ccx->ifs_clm_his[0], &value32, 4); + value32 = odm_get_bb_reg(dm, R_0x2e74, MASKDWORD); + ccx->ifs_clm_avg[0] = (u16)(value32 & MASKLWORD); + ccx->ifs_clm_avg[1] = (u16)((value32 & MASKHWORD) >> 16); + value32 = odm_get_bb_reg(dm, R_0x2e78, MASKDWORD); + ccx->ifs_clm_avg[2] = (u16)(value32 & MASKLWORD); + ccx->ifs_clm_avg[3] = (u16)((value32 & MASKHWORD) >> 16); + value32 = odm_get_bb_reg(dm, R_0x2e7c, MASKDWORD); + ccx->ifs_clm_avg_cca[0] = (u16)(value32 & MASKLWORD); + ccx->ifs_clm_avg_cca[1] = (u16)((value32 & MASKHWORD) >> 16); + value32 = odm_get_bb_reg(dm, R_0x2e80, MASKDWORD); + ccx->ifs_clm_avg_cca[2] = (u16)(value32 & MASKLWORD); + ccx->ifs_clm_avg_cca[3] = (u16)((value32 & MASKHWORD) >> 16); + + /* Print Result */ + PHYDM_DBG(dm, DBG_ENV_MNTR, + "ECLM_Rpt[%d]: \nTx = %d, EDCCA_exclude_CCA = %d \n", + ccx->ifs_clm_rpt_stamp, ccx->ifs_clm_tx, + ccx->ifs_clm_edcca_excl_cca); + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[FA_cnt] {CCK, OFDM} = {%d, %d}\n", + ccx->ifs_clm_cckfa, ccx->ifs_clm_ofdmfa); + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[CCA_exclude_FA_cnt] {CCK, OFDM} = {%d, %d}\n", + ccx->ifs_clm_cckcca_excl_fa, ccx->ifs_clm_ofdmcca_excl_fa); + PHYDM_DBG(dm, DBG_ENV_MNTR, "CCATotal = %d\n", ccx->ifs_clm_total_cca); + PHYDM_DBG(dm, DBG_ENV_MNTR, "Time:[his, avg, avg_cca]\n"); + for (i = 0; i < IFS_CLM_NUM; i++) + PHYDM_DBG(dm, DBG_ENV_MNTR, + "T%d:[%d, %d, %d]\n", i + 1, + ccx->ifs_clm_his[i], ccx->ifs_clm_avg[i], + ccx->ifs_clm_avg_cca[i]); + + phydm_ifs_clm_racing_release(dm); + + return; +} + +void phydm_ifs_clm_set_th_reg(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 i = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + /*Set IFS period TH*/ + odm_set_bb_reg(dm, R_0x1ed4, BIT(31), ccx->ifs_clm_th_en[0]); + odm_set_bb_reg(dm, R_0x1ed8, BIT(31), ccx->ifs_clm_th_en[1]); + odm_set_bb_reg(dm, R_0x1edc, BIT(31), ccx->ifs_clm_th_en[2]); + odm_set_bb_reg(dm, R_0x1ee0, BIT(31), ccx->ifs_clm_th_en[3]); + odm_set_bb_reg(dm, R_0x1ed4, 0x7fff0000, ccx->ifs_clm_th_low[0]); + odm_set_bb_reg(dm, R_0x1ed8, 0x7fff0000, ccx->ifs_clm_th_low[1]); + odm_set_bb_reg(dm, R_0x1edc, 0x7fff0000, ccx->ifs_clm_th_low[2]); + odm_set_bb_reg(dm, R_0x1ee0, 0x7fff0000, ccx->ifs_clm_th_low[3]); + odm_set_bb_reg(dm, R_0x1ed4, MASKLWORD, ccx->ifs_clm_th_high[0]); + odm_set_bb_reg(dm, R_0x1ed8, MASKLWORD, ccx->ifs_clm_th_high[1]); + odm_set_bb_reg(dm, R_0x1edc, MASKLWORD, ccx->ifs_clm_th_high[2]); + odm_set_bb_reg(dm, R_0x1ee0, MASKLWORD, ccx->ifs_clm_th_high[3]); + + for (i = 0; i < IFS_CLM_NUM; i++) + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Update IFS_CLM_th%d[High Low] : [%d %d]\n", i + 1, + ccx->ifs_clm_th_high[i], ccx->ifs_clm_th_low[i]); +} + +boolean phydm_ifs_clm_th_update_chk(void *dm_void, + enum ifs_clm_application ifs_clm_app, + boolean *ifs_clm_th_en, u16 *ifs_clm_th_low, + u16 *ifs_clm_th_high, s16 th_shift) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean is_update = false; + u16 ifs_clm_th_low_bg[IFS_CLM_NUM] = {12, 5, 2, 0}; + u16 ifs_clm_th_high_bg[IFS_CLM_NUM] = {64, 12, 5, 2}; + u8 i = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "App=%d, th_shift=%d\n", ifs_clm_app, + th_shift); + + switch (ifs_clm_app) { + case IFS_CLM_BACKGROUND: + case IFS_CLM_ACS: + case IFS_CLM_HP_TAS: + if (ccx->ifs_clm_app != ifs_clm_app || th_shift != 0) { + is_update = true; + + for (i = 0; i < IFS_CLM_NUM; i++) { + ifs_clm_th_en[i] = true; + ifs_clm_th_low[i] = ifs_clm_th_low_bg[i]; + ifs_clm_th_high[i] = ifs_clm_th_high_bg[i]; + } + } + break; + case IFS_CLM_DBG: + if (ccx->ifs_clm_app != ifs_clm_app || th_shift != 0) { + is_update = true; + + for (i = 0; i < IFS_CLM_NUM; i++) { + ifs_clm_th_en[i] = true; + ifs_clm_th_low[i] = MAX_2(ccx->ifs_clm_th_low[i] + + th_shift, 0); + ifs_clm_th_high[i] = MAX_2(ccx->ifs_clm_th_high[i] + + th_shift, 0); + } + } + break; + default: + break; + } + + if (is_update) + PHYDM_DBG(dm, DBG_ENV_MNTR, "[Update IFS_TH]\n"); + else + PHYDM_DBG(dm, DBG_ENV_MNTR, "No need to update IFS_TH\n"); + + return is_update; +} + +void phydm_ifs_clm_set(void *dm_void, enum ifs_clm_application ifs_clm_app, + u16 period, u8 ctrl_unit, s16 th_shift) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean ifs_clm_th_en[IFS_CLM_NUM] = {0}; + u16 ifs_clm_th_low[IFS_CLM_NUM] = {0}; + u16 ifs_clm_th_high[IFS_CLM_NUM] = {0}; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "period=%d, ctrl_unit=%d\n", period, + ctrl_unit); + + /*Set Unit*/ + if (ctrl_unit != ccx->ifs_clm_ctrl_unit) { + odm_set_bb_reg(dm, R_0x1ee4, 0xc0000000, ctrl_unit); + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Update IFS_CLM unit ((%d)) -> ((%d))\n", + ccx->ifs_clm_ctrl_unit, ctrl_unit); + ccx->ifs_clm_ctrl_unit = ctrl_unit; + } + + /*Set Duration*/ + if (period != ccx->ifs_clm_period) { + odm_set_bb_reg(dm, R_0x1eec, 0xc0000000, (period & 0x3)); + odm_set_bb_reg(dm, R_0x1ef0, 0xfe000000, ((period >> 2) & + 0x7f)); + odm_set_bb_reg(dm, R_0x1ef4, 0xc0000000, ((period >> 9) & + 0x3)); + odm_set_bb_reg(dm, R_0x1ef8, 0x3e000000, ((period >> 11) & + 0x1f)); + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Update IFS_CLM period ((%d)) -> ((%d))\n", + ccx->ifs_clm_period, period); + ccx->ifs_clm_period = period; + } + + /*Set IFS CLM threshold*/ + if (phydm_ifs_clm_th_update_chk(dm, ifs_clm_app, &ifs_clm_th_en[0], + &ifs_clm_th_low[0], &ifs_clm_th_high[0], + th_shift)) { + + ccx->ifs_clm_app = ifs_clm_app; + odm_move_memory(dm, &ccx->ifs_clm_th_en[0], &ifs_clm_th_en, + IFS_CLM_NUM); + odm_move_memory(dm, &ccx->ifs_clm_th_low[0], &ifs_clm_th_low, + IFS_CLM_NUM); + odm_move_memory(dm, &ccx->ifs_clm_th_high[0], &ifs_clm_th_high, + IFS_CLM_NUM); + + phydm_ifs_clm_set_th_reg(dm); + } +} + +boolean +phydm_ifs_clm_mntr_set(void *dm_void, struct ifs_clm_para_info *ifs_clm_para) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 ifs_clm_time = 0; /*unit: 4/8/12/16us*/ + u8 unit = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (ifs_clm_para->mntr_time == 0) + return false; + + if (ifs_clm_para->ifs_clm_lv >= IFS_CLM_MAX_NUM) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Wrong LV=%d\n", + ifs_clm_para->ifs_clm_lv); + return false; + } + + if (phydm_ifs_clm_racing_ctrl(dm, ifs_clm_para->ifs_clm_lv) == PHYDM_SET_FAIL) + return false; + + if (ifs_clm_para->mntr_time >= 1048) { + unit = IFS_CLM_16; + ifs_clm_time = IFS_CLM_PERIOD_MAX; /*65535 * 16us = 1048ms*/ + } else if (ifs_clm_para->mntr_time >= 786) {/*65535 * 12us = 786 ms*/ + unit = IFS_CLM_16; + ifs_clm_time = PHYDM_DIV(ifs_clm_para->mntr_time * MS_TO_US, 16); + } else if (ifs_clm_para->mntr_time >= 524) { + unit = IFS_CLM_12; + ifs_clm_time = PHYDM_DIV(ifs_clm_para->mntr_time * MS_TO_US, 12); + } else if (ifs_clm_para->mntr_time >= 262) { + unit = IFS_CLM_8; + ifs_clm_time = PHYDM_DIV(ifs_clm_para->mntr_time * MS_TO_US, 8); + } else { + unit = IFS_CLM_4; + ifs_clm_time = PHYDM_DIV(ifs_clm_para->mntr_time * MS_TO_US, 4); + } + + phydm_ifs_clm_set(dm, ifs_clm_para->ifs_clm_app, ifs_clm_time, unit, + ifs_clm_para->th_shift); + + return true; +} + +boolean +phydm_ifs_clm_mntr_chk(void *dm_void, u16 monitor_time /*unit ms*/) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + struct ifs_clm_para_info ifs_clm_para = {0}; + boolean ifs_clm_chk_result = false; + u32 sys_return_time = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + if (ccx->ifs_clm_manual_ctrl) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "IFS CLM in manual ctrl\n"); + return ifs_clm_chk_result; + } + + sys_return_time = ccx->ifs_clm_trigger_time + MAX_ENV_MNTR_TIME; + if (ccx->ifs_clm_app != IFS_CLM_BACKGROUND && + (sys_return_time > dm->phydm_sys_up_time)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "ifs_clm_app=%d, trigger_time %d, sys_time=%d\n", + ccx->ifs_clm_app, ccx->ifs_clm_trigger_time, + dm->phydm_sys_up_time); + + return ifs_clm_chk_result; + } + + /*[IFS CLM get result ------------------------------------]*/ + phydm_ifs_clm_get_result(dm); + phydm_ifs_clm_get_utility(dm); + + /*[IFS CLM trigger setting]------------------------------------------*/ + ifs_clm_para.ifs_clm_app = IFS_CLM_BACKGROUND; + ifs_clm_para.ifs_clm_lv = IFS_CLM_LV_1; + ifs_clm_para.mntr_time = monitor_time; + ifs_clm_para.th_shift = 0; + + ifs_clm_chk_result = phydm_ifs_clm_mntr_set(dm, &ifs_clm_para); + + return ifs_clm_chk_result; +} + +void phydm_ifs_clm_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + + ccx->ifs_clm_app = IFS_CLM_BACKGROUND; + + /*Set IFS threshold*/ + ccx->ifs_clm_ongoing = false; + ccx->ifs_clm_set_lv = IFS_CLM_RELEASE; + + if (phydm_ifs_clm_th_update_chk(dm, ccx->ifs_clm_app, + &ccx->ifs_clm_th_en[0], + &ccx->ifs_clm_th_low[0], + &ccx->ifs_clm_th_high[0], 0xffff)) + phydm_ifs_clm_set_th_reg(dm); + + ccx->ifs_clm_period = 0; + ccx->ifs_clm_ctrl_unit = IFS_CLM_INIT; + ccx->ifs_clm_manual_ctrl = 0; + ccx->ifs_clm_rpt_stamp = 0; +} + +void phydm_ifs_clm_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + struct ifs_clm_para_info ifs_clm_para; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 result_tmp = 0; + u8 i = 0; + u16 th_shift = 0; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_IFS_CLM)) + return; + + for (i = 0; i < 5; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "IFS_CLM Basic-Trigger 960ms: {1}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "IFS_CLM Adv-Trigger: {2} {App:3 for dbg} {LV:1~4} {0~2096ms} {th_shift}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "IFS_CLM Get Result: {100}\n"); + } else if (var1[0] == 100) { /*Get IFS_CLM results*/ + phydm_ifs_clm_get_result(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "ECLM_Rpt[%d]: \nTx = %d \nEDCCA_exclude_CCA = %d\n", + ccx->ifs_clm_rpt_stamp, ccx->ifs_clm_tx, + ccx->ifs_clm_edcca_excl_cca); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[FA_cnt] {CCK, OFDM} = {%d, %d}\n", + ccx->ifs_clm_cckfa, ccx->ifs_clm_ofdmfa); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[CCA_exclude_FA_cnt] {CCK, OFDM} = {%d, %d}\n", + ccx->ifs_clm_cckcca_excl_fa, + ccx->ifs_clm_ofdmcca_excl_fa); + PDM_SNPF(out_len, used, output + used, out_len - used, + "CCATotal = %d\n", ccx->ifs_clm_total_cca); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Time:[his, avg, avg_cca]\n"); + for (i = 0; i < IFS_CLM_NUM; i++) + PDM_SNPF(out_len, used, output + used, out_len - used, + "T%d:[%d, %d, %d]\n", i + 1, + ccx->ifs_clm_his[i], ccx->ifs_clm_avg[i], + ccx->ifs_clm_avg_cca[i]); + + phydm_ifs_clm_get_utility(dm); + + ccx->ifs_clm_manual_ctrl = 0; + } else { /*IFS_CLM trigger*/ + ccx->ifs_clm_manual_ctrl = 1; + + if (var1[0] == 1) { + ifs_clm_para.ifs_clm_app = IFS_CLM_DBG; + ifs_clm_para.ifs_clm_lv = IFS_CLM_LV_4; + ifs_clm_para.mntr_time = 960; + ifs_clm_para.th_shift = 0; + } else { + ifs_clm_para.ifs_clm_app = (enum ifs_clm_application)var1[1]; + ifs_clm_para.ifs_clm_lv = (enum phydm_ifs_clm_level)var1[2]; + ifs_clm_para.mntr_time = (u16)var1[3]; + ifs_clm_para.th_shift = (s16)var1[4]; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "app=%d, lv=%d, time=%d ms, th_shift=%s%d\n", + ifs_clm_para.ifs_clm_app, ifs_clm_para.ifs_clm_lv, + ifs_clm_para.mntr_time, + (ifs_clm_para.th_shift > 0) ? "+" : "-", + ifs_clm_para.th_shift); + + if (phydm_ifs_clm_mntr_set(dm, &ifs_clm_para) == PHYDM_SET_SUCCESS) + phydm_ifs_clm_trigger(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "rpt_stamp=%d\n", ccx->ifs_clm_rpt_stamp); + for (i = 0; i < IFS_CLM_NUM; i++) + PDM_SNPF(out_len, used, output + used, out_len - used, + "IFS_CLM_th%d[High Low] : [%d %d]\n", i + 1, + ccx->ifs_clm_th_high[i], + ccx->ifs_clm_th_low[i]); + } + + *_used = used; + *_out_len = out_len; +} +#endif + +u8 phydm_enhance_mntr_trigger(void *dm_void, struct nhm_para_info *nhm_para, + struct clm_para_info *clm_para, + struct fahm_para_info *fahm_para, + struct ifs_clm_para_info *ifs_clm_para, + struct enhance_mntr_trig_rpt *trig_rpt) +{ + u8 trigger_result = 0; +#if (defined(NHM_SUPPORT) && defined(CLM_SUPPORT) && defined(FAHM_SUPPORT) && defined(IFS_CLM_SUPPORT)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean nhm_set_ok = false; + boolean clm_set_ok = false; + boolean fahm_set_ok = false; + boolean ifs_clm_set_ok = false; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_FAHM) || + !(dm->support_ic_type & PHYDM_IC_SUPPORT_IFS_CLM)) + return trigger_result; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s] ======>\n", __func__); + + nhm_set_ok = phydm_nhm_mntr_set(dm, nhm_para); + + if (ccx->clm_mntr_mode == CLM_DRIVER_MNTR) { + clm_set_ok = phydm_clm_mntr_set(dm, clm_para); + } else if (ccx->clm_mntr_mode == CLM_FW_MNTR) { + phydm_clm_h2c(dm, CLM_PERIOD_MAX, true); + trigger_result |= CLM_SUCCESS; + } + + fahm_set_ok = phydm_fahm_mntr_set(dm, fahm_para); + + ifs_clm_set_ok = phydm_ifs_clm_mntr_set(dm, ifs_clm_para); + + if (nhm_set_ok) { + phydm_nhm_trigger(dm); + trigger_result |= NHM_SUCCESS; + } + + if (clm_set_ok) { + phydm_clm_trigger(dm); + trigger_result |= CLM_SUCCESS; + } + + if (fahm_set_ok) { + phydm_fahm_trigger(dm); + trigger_result |= FAHM_SUCCESS; + } + + if (ifs_clm_set_ok) { + phydm_ifs_clm_trigger(dm); + trigger_result |= IFS_CLM_SUCCESS; + } + + /*monitor for the test duration*/ + ccx->start_time = odm_get_current_time(dm); + + trig_rpt->nhm_rpt_stamp = ccx->nhm_rpt_stamp; + trig_rpt->clm_rpt_stamp = ccx->clm_rpt_stamp; + trig_rpt->fahm_rpt_stamp = ccx->fahm_rpt_stamp; + trig_rpt->ifs_clm_rpt_stamp = ccx->ifs_clm_rpt_stamp; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "rpt_stamp{NHM, CLM, FAHM, IFS_CLM}={%d, %d, %d, %d}\n\n", + trig_rpt->nhm_rpt_stamp, trig_rpt->clm_rpt_stamp, + trig_rpt->fahm_rpt_stamp, trig_rpt->ifs_clm_rpt_stamp); + +#endif + return trigger_result; +} + +u8 phydm_enhance_mntr_result(void *dm_void, struct enhance_mntr_rpt *rpt) +{ + u8 enhance_mntr_rpt = 0; +#if (defined(NHM_SUPPORT) && defined(CLM_SUPPORT) && defined(FAHM_SUPPORT) && defined(IFS_CLM_SUPPORT)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + u64 progressing_time = 0; + u32 val_tmp = 0; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_FAHM) || + !(dm->support_ic_type & PHYDM_IC_SUPPORT_IFS_CLM)) + return enhance_mntr_rpt; + + /*monitor for the test duration*/ + progressing_time = odm_get_progressing_time(dm, ccx->start_time); + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s] ======>\n", __func__); + PHYDM_DBG(dm, DBG_ENV_MNTR, "enhance_mntr_time=%lld\n", + progressing_time); + + /*Get NHM result*/ + if (phydm_nhm_get_result(dm)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get NHM_rpt success\n"); + phydm_nhm_get_utility(dm); + rpt->nhm_ratio = ccx->nhm_ratio; + rpt->nhm_env_ratio = ccx->nhm_env_ratio; + rpt->nhm_noise_pwr = ccx->nhm_level; + rpt->nhm_pwr = ccx->nhm_pwr; + enhance_mntr_rpt |= NHM_SUCCESS; + + odm_move_memory(dm, &rpt->nhm_result[0], + &ccx->nhm_result[0], NHM_RPT_NUM); + } else { + rpt->nhm_ratio = ENV_MNTR_FAIL; + rpt->nhm_env_ratio = ENV_MNTR_FAIL; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[NHM]rpt_stamp=%d, IGI=0x%x, ratio=%d, env_ratio=%d, noise_pwr=%d, pwr=%d\n", + rpt->nhm_rpt_stamp, ccx->nhm_igi, rpt->nhm_ratio, + rpt->nhm_env_ratio, rpt->nhm_noise_pwr, rpt->nhm_pwr); + + /*Get CLM result*/ + if (ccx->clm_mntr_mode == CLM_DRIVER_MNTR) { + if (phydm_clm_get_result(dm)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get CLM_rpt success\n"); + phydm_clm_get_utility(dm); + enhance_mntr_rpt |= CLM_SUCCESS; + rpt->clm_ratio = ccx->clm_ratio; + } else { + rpt->clm_ratio = ENV_MNTR_FAIL; + } + } else { + if (ccx->clm_fw_result_cnt != 0) { + val_tmp = ccx->clm_fw_result_acc + / ccx->clm_fw_result_cnt; + ccx->clm_ratio = (u8)val_tmp; + } else { + ccx->clm_ratio = 0; + } + rpt->clm_ratio = ccx->clm_ratio; + PHYDM_DBG(dm, DBG_ENV_MNTR, + "clm_fw_result_acc=%d, clm_fw_result_cnt=%d\n", + ccx->clm_fw_result_acc, ccx->clm_fw_result_cnt); + + ccx->clm_fw_result_acc = 0; + ccx->clm_fw_result_cnt = 0; + enhance_mntr_rpt |= CLM_SUCCESS; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[CLM]rpt_stamp=%d, ratio=%d\n", + rpt->clm_rpt_stamp, rpt->clm_ratio); + + /*Get FAHM result*/ + if (phydm_fahm_get_result(dm)) { + PHYDM_DBG(dm, DBG_ENV_MNTR, "Get FAHM_rpt success\n"); + phydm_fahm_get_utility(dm); + rpt->fahm_pwr = ccx->fahm_pwr; + enhance_mntr_rpt |= FAHM_SUCCESS; + + odm_move_memory(dm, &rpt->fahm_result[0], + &ccx->fahm_result[0], NHM_RPT_NUM * 2); + } else { + rpt->fahm_pwr = 0; + } + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[FAHM]rpt_stamp=%d, IGI=0x%x, pwr=%d\n", + rpt->fahm_rpt_stamp, ccx->fahm_igi, rpt->fahm_pwr); + + /*Get IFS_CLM result*/ + phydm_ifs_clm_get_result(dm); + phydm_ifs_clm_get_utility(dm); + rpt->ifs_clm_tx_ratio = ccx->ifs_clm_tx_ratio; + rpt->ifs_clm_edcca_excl_cca_ratio = ccx->ifs_clm_edcca_excl_cca_ratio; + rpt->ifs_clm_fa_ratio = ccx->ifs_clm_fa_ratio; + rpt->ifs_clm_cca_excl_fa_ratio = ccx->ifs_clm_cca_excl_fa_ratio; + rpt->ifs_clm_rpt_stamp = ccx->ifs_clm_rpt_stamp; + enhance_mntr_rpt |= IFS_CLM_SUCCESS; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[IFS_CLM]rpt_stamp = %d, Tx_ratio = %d, EDCCA_exclude_CCA_ratio = %d\n", + ccx->ifs_clm_rpt_stamp, ccx->ifs_clm_tx_ratio, + ccx->ifs_clm_edcca_excl_cca_ratio); + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "FA_ratio = %d, CCA_exclude_FA_ratio = %d\n", + ccx->ifs_clm_fa_ratio, ccx->ifs_clm_cca_excl_fa_ratio); + + rpt->nhm_rpt_stamp = ccx->nhm_rpt_stamp; + rpt->clm_rpt_stamp = ccx->clm_rpt_stamp; + rpt->fahm_rpt_stamp = ccx->fahm_rpt_stamp; + rpt->ifs_clm_rpt_stamp = ccx->ifs_clm_rpt_stamp; +#endif + return enhance_mntr_rpt; +} + +void phydm_enhance_mntr_watchdog(void *dm_void) +{ +#ifdef IFS_CLM_SUPPORT + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ccx_info *ccx = &dm->dm_ccx_info; + boolean ifs_clm_chk_ok = false; + + if (!(dm->support_ability & ODM_BB_ENV_MONITOR)) + return; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_IFS_CLM)) + return; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + ifs_clm_chk_ok = phydm_ifs_clm_mntr_chk(dm, 960); /*monitor 960ms*/ + + if (ifs_clm_chk_ok) + phydm_ifs_clm_trigger(dm); +#endif +} + +void phydm_enhance_monitor_init(void *dm_void) +{ +#ifdef IFS_CLM_SUPPORT + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_IFS_CLM)) + return; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "[%s]===>\n", __func__); + phydm_ifs_clm_restart(dm); + phydm_ifs_clm_init(dm); +#endif +} + +void phydm_enhance_mntr_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ +#if (defined(NHM_SUPPORT) && defined(CLM_SUPPORT) && defined(FAHM_SUPPORT) && defined(IFS_CLM_SUPPORT)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + struct nhm_para_info nhm_para = {0}; + struct clm_para_info clm_para = {0}; + struct fahm_para_info fahm_para = {0}; + struct ifs_clm_para_info ifs_clm_para = {0}; + struct enhance_mntr_rpt rpt = {0}; + struct enhance_mntr_trig_rpt trig_rpt = {0}; + struct ccx_info *ccx = &dm->dm_ccx_info; + u8 set_result = 0; + u8 i = 0; + + if (!(dm->support_ic_type & PHYDM_IC_SUPPORT_FAHM) || + !(dm->support_ic_type & PHYDM_IC_SUPPORT_IFS_CLM)) + return; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Basic-Trigger 960ms for ifs_clm, 262ms for others: {1}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Get Result: {100}\n"); + } else if (var1[0] == 100) { /* Get results */ + set_result = phydm_enhance_mntr_result(dm, &rpt); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set Result=%d, rpt_stamp{NHM, CLM, FAHM, IFS_CLM}={%d, %d, %d, %d}\n", + set_result, rpt.nhm_rpt_stamp, rpt.clm_rpt_stamp, + rpt.fahm_rpt_stamp, rpt.ifs_clm_rpt_stamp); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "nhm_IGI=0x%x, nhm_ratio=%d, ,nhm_env_ratio=%d, noise_pwr=%d, pwr=%d\n", + ccx->nhm_igi, rpt.nhm_ratio, rpt.nhm_env_ratio, + rpt.nhm_noise_pwr, rpt.nhm_pwr); + + for (i = 0; i <= 11; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "nhm_rpt[%d] = %d (%d percent)\n", i, + rpt.nhm_result[i], + (((rpt.nhm_result[i] * 100) + 128) >> 8)); + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "clm_ratio=%d, fahm_IGI=0x%x, fahm_pwr=%d\n", + rpt.clm_ratio, ccx->fahm_igi, rpt.fahm_pwr); + + for (i = 0; i <= 11; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "fahm_rpt[%d] = %d (%d percent)\n", i, + rpt.fahm_result[i], + (((rpt.fahm_result[i] * 100) + 32768) >> 16)); + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "ifs_clm_Tx_ratio = %d, ifs_clm_EDCCA_exclude_CCA_ratio = %d \n", + rpt.ifs_clm_tx_ratio, + rpt.ifs_clm_edcca_excl_cca_ratio); + PDM_SNPF(out_len, used, output + used, out_len - used, + "ifs_clm_FA_ratio = %d, ifs_clm_CCA_exclude_FA_ratio = %d \n", + rpt.ifs_clm_fa_ratio, rpt.ifs_clm_cca_excl_fa_ratio); + } else { /* Set & trigger*/ + /*nhm para*/ + nhm_para.incld_txon = NHM_EXCLUDE_TXON; + nhm_para.incld_cca = NHM_EXCLUDE_CCA; + nhm_para.div_opt = NHM_CNT_ALL; + nhm_para.nhm_app = NHM_ACS; + nhm_para.nhm_lv = NHM_LV_2; + nhm_para.mntr_time = 262; + nhm_para.en_1db_mode = false; + + /*clm para*/ + clm_para.clm_app = CLM_ACS; + clm_para.clm_lv = CLM_LV_2; + clm_para.mntr_time = 262; + + /*fahm para*/ + fahm_para.incld_fa = FAHM_INCLUDE_FA; + fahm_para.incld_crc32_ok = FAHM_EXCLUDE_CRC32_OK; + fahm_para.incld_crc32_err = FAHM_EXCLUDE_CRC32_ERR; + fahm_para.app = FAHM_ACS; + fahm_para.lv = FAHM_LV_2; + fahm_para.mntr_time = 262; + fahm_para.en_1db_mode = false; + + ifs_clm_para.ifs_clm_app = IFS_CLM_ACS; + ifs_clm_para.ifs_clm_lv = IFS_CLM_LV_2; + ifs_clm_para.mntr_time = 960; + ifs_clm_para.th_shift = 0; + + set_result = phydm_enhance_mntr_trigger(dm, &nhm_para, + &clm_para, &fahm_para, + &ifs_clm_para, + &trig_rpt); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set Result=%d, rpt_stamp{NHM, CLM, FAHM, IFS_CLM}={%d, %d ,%d, %d}\n", + set_result, trig_rpt.nhm_rpt_stamp, + trig_rpt.clm_rpt_stamp, trig_rpt.fahm_rpt_stamp, + trig_rpt.ifs_clm_rpt_stamp); + } + *_used = used; + *_out_len = out_len; +#endif +} + diff --git a/hal/phydm/phydm_ccx.h b/hal/phydm/phydm_ccx.h new file mode 100644 index 0000000..a125a16 --- /dev/null +++ b/hal/phydm/phydm_ccx.h @@ -0,0 +1,428 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMCCX_H__ +#define __PHYDMCCX_H__ + +/* 2020.07.21 Fix 8723F compile warning and remove 8723f in dym_pw_th(this machanism is WA patch only for 8822C ASUS)*/ +#define CCX_VERSION "4.4" + +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ +#define CCX_EN 1 + +#define MAX_ENV_MNTR_TIME 8 /*second*/ +#define MS_TO_US 1000 +#define MS_TO_4US_RATIO 250 +#define CCA_CAP 14 +#define CLM_MAX_REPORT_TIME 10 +#define CLM_PERIOD_MAX 65535 +#define IFS_CLM_PERIOD_MAX 65535 +#define NHM_PERIOD_MAX 65534 +#define NHM_TH_NUM 11 /*threshold number of NHM/FAHM*/ +#define NHM_RPT_NUM 12 +#define NHM_IC_NOISE_TH 60 /*60/2 - 10 = 20 = -80 dBm*/ +#define IFS_CLM_NUM 4 +#ifdef NHM_DYM_PW_TH_SUPPORT +#define DYM_PWTH_CCA_CAP 24 +#endif + +#define IGI_2_NHM_TH(igi) ((igi) << 1)/*NHM/FAHM threshold = IGI * 2*/ +#define NTH_TH_2_RSSI(th) ((th >> 1) - 10) + +#define NHM_SUCCESS BIT(0) +#define CLM_SUCCESS BIT(1) +#define FAHM_SUCCESS BIT(2) +#define IFS_CLM_SUCCESS BIT(3) +#define ENV_MNTR_FAIL 0xff + +/* @1 ============================================================ + * 1 enumrate + * 1 ============================================================ + */ +enum phydm_clm_level { + CLM_RELEASE = 0, + CLM_LV_1 = 1, /* @Low Priority function */ + CLM_LV_2 = 2, /* @Middle Priority function */ + CLM_LV_3 = 3, /* @High priority function (ex: Check hang function) */ + CLM_LV_4 = 4, /* @Debug function (the highest priority) */ + CLM_MAX_NUM = 5 +}; + +enum phydm_nhm_level { + NHM_RELEASE = 0, + NHM_LV_1 = 1, /* @Low Priority function */ + NHM_LV_2 = 2, /* @Middle Priority function */ + NHM_LV_3 = 3, /* @High priority function (ex: Check hang function) */ + NHM_LV_4 = 4, /* @Debug function (the highest priority) */ + NHM_MAX_NUM = 5 +}; + +enum phydm_fahm_level { + FAHM_RELEASE = 0, + FAHM_LV_1 = 1, /* Low Priority function */ + FAHM_LV_2 = 2, /* Middle Priority function */ + FAHM_LV_3 = 3, /* High priority function (ex: Check hang function) */ + FAHM_LV_4 = 4, /* Debug function (the highest priority) */ + FAHM_MAX_NUM = 5 +}; + +enum phydm_ifs_clm_level { + IFS_CLM_RELEASE = 0, + IFS_CLM_LV_1 = 1, /* @Low Priority function */ + IFS_CLM_LV_2 = 2, /* @Middle Priority function */ + IFS_CLM_LV_3 = 3, /* @High priority function (ex: Check hang function) */ + IFS_CLM_LV_4 = 4, /* @Debug function (the highest priority) */ + IFS_CLM_MAX_NUM = 5 +}; + +enum nhm_divider_opt_all { + NHM_CNT_ALL = 0, /*nhm SUM report <= 255*/ + NHM_VALID = 1, /*nhm SUM report = 255*/ + NHM_CNT_INIT +}; + +enum nhm_setting { + SET_NHM_SETTING, + STORE_NHM_SETTING, + RESTORE_NHM_SETTING +}; + +enum nhm_option_cca_all { + NHM_EXCLUDE_CCA = 0, + NHM_INCLUDE_CCA = 1, + NHM_CCA_INIT +}; + +enum nhm_option_txon_all { + NHM_EXCLUDE_TXON = 0, + NHM_INCLUDE_TXON = 1, + NHM_TXON_INIT +}; + +enum nhm_application { + NHM_BACKGROUND = 0,/*@default*/ + NHM_ACS = 1, + IEEE_11K_HIGH = 2, + IEEE_11K_LOW = 3, + INTEL_XBOX = 4, + NHM_DBG = 5, /*@manual trigger*/ +}; + +enum clm_application { + CLM_BACKGROUND = 0,/*@default*/ + CLM_ACS = 1, +}; + +enum fahm_opt_fa { + FAHM_EXCLUDE_FA = 0, + FAHM_INCLUDE_FA = 1, + FAHM_FA_INIT +}; + +enum fahm_opt_crc32_ok { + FAHM_EXCLUDE_CRC32_OK = 0, + FAHM_INCLUDE_CRC32_OK = 1, + FAHM_CRC32_OK_INIT +}; + +enum fahm_opt_crc32_err { + FAHM_EXCLUDE_CRC32_ERR = 0, + FAHM_INCLUDE_CRC32_ERR = 1, + FAHM_CRC32_ERR_INIT +}; + +enum fahm_application { + FAHM_BACKGROUND = 0,/*default*/ + FAHM_ACS = 1, + FAHM_DBG = 2, /*manual trigger*/ +}; + +enum ifs_clm_application { + IFS_CLM_BACKGROUND = 0,/*default*/ + IFS_CLM_ACS = 1, + IFS_CLM_HP_TAS = 2, + IFS_CLM_DBG = 3, +}; + +enum clm_monitor_mode { + CLM_DRIVER_MNTR = 1, + CLM_FW_MNTR = 2 +}; + +enum phydm_ifs_clm_unit { + IFS_CLM_4 = 0, /*4us*/ + IFS_CLM_8 = 1, /*8us*/ + IFS_CLM_12 = 2, /*12us*/ + IFS_CLM_16 = 3, /*16us*/ + IFS_CLM_INIT +}; + +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ +struct env_trig_rpt { + u8 nhm_rpt_stamp; + u8 clm_rpt_stamp; +}; + +struct env_mntr_rpt { + u8 nhm_ratio; + u8 nhm_env_ratio; /*exclude nhm_r[0] above -80dBm or first cluster under -80dBm*/ + u8 nhm_result[NHM_RPT_NUM]; + u8 clm_ratio; + u8 nhm_rpt_stamp; + u8 clm_rpt_stamp; + u8 nhm_noise_pwr; /*including r[0]~r[10]*/ + u8 nhm_pwr; /*including r[0]~r[11]*/ +}; + +struct enhance_mntr_trig_rpt { + u8 nhm_rpt_stamp; + u8 clm_rpt_stamp; + u8 fahm_rpt_stamp; + u8 ifs_clm_rpt_stamp; +}; + +struct enhance_mntr_rpt { + u8 nhm_ratio; + u8 nhm_env_ratio; /*exclude nhm_r[0] above -80dBm or first cluster under -80dBm*/ + u8 nhm_result[NHM_RPT_NUM]; + u8 clm_ratio; + u8 nhm_rpt_stamp; + u8 clm_rpt_stamp; + u8 nhm_noise_pwr; /*including r[0]~r[10]*/ + u8 nhm_pwr; /*including r[0]~r[11]*/ + u16 fahm_result[NHM_RPT_NUM]; + u8 fahm_rpt_stamp; + u8 fahm_pwr; + u8 ifs_clm_rpt_stamp; + u8 ifs_clm_tx_ratio; + u8 ifs_clm_edcca_excl_cca_ratio; + u8 ifs_clm_fa_ratio; + u8 ifs_clm_cca_excl_fa_ratio; +}; + +struct nhm_para_info { + enum nhm_option_txon_all incld_txon; /*@Include TX on*/ + enum nhm_option_cca_all incld_cca; /*@Include CCA*/ + enum nhm_divider_opt_all div_opt; /*@divider option*/ + enum nhm_application nhm_app; + enum phydm_nhm_level nhm_lv; + u16 mntr_time; /*@0~262 unit ms*/ + boolean en_1db_mode; + u8 nhm_th0_manual; /* for 1-db mode*/ +}; + +struct clm_para_info { + enum clm_application clm_app; + enum phydm_clm_level clm_lv; + u16 mntr_time; /*@0~262 unit ms*/ +}; + +struct fahm_para_info { + enum fahm_opt_fa incld_fa; + enum fahm_opt_crc32_ok incld_crc32_ok; + enum fahm_opt_crc32_err incld_crc32_err; + enum fahm_application app; + enum phydm_fahm_level lv; + u16 mntr_time; /*0~262 unit ms*/ + boolean en_1db_mode; + u8 th0_manual;/* for 1-db mode*/ +}; + +struct ifs_clm_para_info { + enum ifs_clm_application ifs_clm_app; + enum phydm_ifs_clm_level ifs_clm_lv; + enum phydm_ifs_clm_unit ifs_clm_ctrl_unit; /*unit*/ + u16 mntr_time; /*ms*/ + boolean ifs_clm_th_en[IFS_CLM_NUM]; + u16 ifs_clm_th_low[IFS_CLM_NUM]; + u16 ifs_clm_th_high[IFS_CLM_NUM]; + s16 th_shift; +}; + +struct ccx_info { + u32 nhm_trigger_time; + u32 clm_trigger_time; + u32 fahm_trigger_time; + u32 ifs_clm_trigger_time; + u64 start_time; /*@monitor for the test duration*/ +#ifdef NHM_SUPPORT + enum nhm_application nhm_app; + enum nhm_option_txon_all nhm_include_txon; + enum nhm_option_cca_all nhm_include_cca; + enum nhm_divider_opt_all nhm_divider_opt; + /*Report*/ + u8 nhm_th[NHM_TH_NUM]; + u8 nhm_result[NHM_RPT_NUM]; + u8 nhm_wgt[NHM_RPT_NUM]; + u16 nhm_period; /* @4us per unit */ + u8 nhm_igi; + u8 nhm_manual_ctrl; + u8 nhm_ratio; /*@1% per nuit, it means the interference igi can't overcome.*/ + u8 nhm_env_ratio; /*exclude nhm_r[0] above -80dBm or first cluster under -80dBm*/ + u8 nhm_rpt_sum; + u8 nhm_set_lv; + boolean nhm_ongoing; + u8 nhm_rpt_stamp; + u8 nhm_level; /*including r[0]~r[10]*/ + u8 nhm_level_valid; + u8 nhm_pwr; /*including r[0]~r[11]*/ +#ifdef NHM_DYM_PW_TH_SUPPORT + boolean nhm_dym_pw_th_en; + boolean dym_pwth_manual_ctrl; + u8 pw_th_rf20_ori; + u8 pw_th_rf20_cur; + u8 nhm_pw_th_max; + u8 nhm_period_decre; + u8 nhm_sl_pw_th; +#endif +#endif + +#ifdef CLM_SUPPORT + enum clm_application clm_app; + u8 clm_manual_ctrl; + u8 clm_set_lv; + boolean clm_ongoing; + u16 clm_period; /* @4us per unit */ + u16 clm_result; + u8 clm_ratio; + u32 clm_fw_result_acc; + u8 clm_fw_result_cnt; + enum clm_monitor_mode clm_mntr_mode; + u8 clm_rpt_stamp; +#endif +#ifdef FAHM_SUPPORT + enum fahm_application fahm_app; + enum fahm_opt_fa fahm_incld_fa; + enum fahm_opt_crc32_ok fahm_incld_crc32_ok; + enum fahm_opt_crc32_err fahm_incld_crc32_err; + boolean fahm_ongoing; + u8 fahm_nume_sel; /*@fahm_numerator_sel: select {FA, CRCOK, CRC_fail} */ + u8 fahm_denom_sel; /*@fahm_denominator_sel: select {FA, CRCOK, CRC_fail} */ + u8 fahm_th[NHM_TH_NUM]; + u16 fahm_result[NHM_RPT_NUM]; + u16 fahm_period; /*unit: 4us*/ + u8 fahm_igi; + u8 fahm_manual_ctrl; + u16 fahm_rpt_sum; + u8 fahm_set_lv; + u8 fahm_rpt_stamp; + u8 fahm_pwr; /*including r[0]~r[11]*/ +#endif +#ifdef IFS_CLM_SUPPORT + enum ifs_clm_application ifs_clm_app; + /*Control*/ + enum phydm_ifs_clm_unit ifs_clm_ctrl_unit; /*4,8,12,16us per unit*/ + u16 ifs_clm_period; + boolean ifs_clm_th_en[IFS_CLM_NUM]; + u16 ifs_clm_th_low[IFS_CLM_NUM]; + u16 ifs_clm_th_high[IFS_CLM_NUM]; + /*Flow control*/ + u8 ifs_clm_set_lv; + u8 ifs_clm_manual_ctrl; + boolean ifs_clm_ongoing; + /*Report*/ + u8 ifs_clm_rpt_stamp; + u16 ifs_clm_tx; + u16 ifs_clm_edcca_excl_cca; + u16 ifs_clm_ofdmfa; + u16 ifs_clm_ofdmcca_excl_fa; + u16 ifs_clm_cckfa; + u16 ifs_clm_cckcca_excl_fa; + u8 ifs_clm_his[IFS_CLM_NUM]; /*trx_neg_edge to CCA/FA posedge per times*/ + u16 ifs_clm_total_cca; + u16 ifs_clm_avg[IFS_CLM_NUM]; /*4,8,12,16us per unit*/ + u16 ifs_clm_avg_cca[IFS_CLM_NUM]; /*4,8,12,16us per unit*/ + u8 ifs_clm_tx_ratio; + u8 ifs_clm_edcca_excl_cca_ratio; + u8 ifs_clm_fa_ratio; + u8 ifs_clm_cca_excl_fa_ratio; +#endif +}; + +/* @1 ============================================================ + * 1 Function Prototype + * 1 ============================================================ + */ + +#ifdef FAHM_SUPPORT +void phydm_fahm_init(void *dm_void); + +void phydm_fahm_dbg(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len); +#endif + +#ifdef NHM_SUPPORT +void phydm_nhm_dbg(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len); +u8 phydm_get_igi(void *dm_void, enum bb_path path); +#endif + +#ifdef CLM_SUPPORT +void phydm_clm_c2h_report_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len); + +void phydm_clm_dbg(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len); +#endif + +u8 phydm_env_mntr_trigger(void *dm_void, struct nhm_para_info *nhm_para, + struct clm_para_info *clm_para, + struct env_trig_rpt *rpt); + +u8 phydm_env_mntr_result(void *dm_void, struct env_mntr_rpt *rpt); + +void phydm_env_mntr_watchdog(void *dm_void); + +void phydm_env_monitor_init(void *dm_void); + +void phydm_env_mntr_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +#ifdef IFS_CLM_SUPPORT +void phydm_ifs_clm_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif + +u8 phydm_enhance_mntr_trigger(void *dm_void, + struct nhm_para_info *nhm_para, + struct clm_para_info *clm_para, + struct fahm_para_info *fahm_para, + struct ifs_clm_para_info *ifs_clm_para, + struct enhance_mntr_trig_rpt *trig_rpt); + +u8 phydm_enhance_mntr_result(void *dm_void, struct enhance_mntr_rpt *rpt); + +void phydm_enhance_mntr_watchdog(void *dm_void); + +void phydm_enhance_monitor_init(void *dm_void); + +void phydm_enhance_mntr_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif diff --git a/hal/phydm/phydm_cfotracking.c b/hal/phydm/phydm_cfotracking.c new file mode 100644 index 0000000..748556b --- /dev/null +++ b/hal/phydm/phydm_cfotracking.c @@ -0,0 +1,623 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +s32 phydm_get_cfo_hz(void *dm_void, u32 val, u8 bit_num, u8 frac_num) +{ + s32 val_s = 0; + + val_s = phydm_cnvrt_2_sign(val, bit_num); + + if (frac_num == 10) /*@ (X*312500)/1024 ~= X*305*/ + val_s *= 305; + else if (frac_num == 11) /*@ (X*312500)/2048 ~= X*152*/ + val_s *= 152; + else if (frac_num == 12) /*@ (X*312500)/4096 ~= X*76*/ + val_s *= 76; + + return val_s; +} + +#if (ODM_IC_11AC_SERIES_SUPPORT) +void phydm_get_cfo_info_ac(void *dm_void, struct phydm_cfo_rpt *cfo) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + u32 val[4] = {0}; + u32 val_1[4] = {0}; + u32 val_2[4] = {0}; + u32 val_tmp = 0; + + val[0] = odm_read_4byte(dm, R_0xd0c); + val_1[0] = odm_read_4byte(dm, R_0xd10); + val_2[0] = odm_get_bb_reg(dm, R_0xd14, 0x1fff0000); + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + val[1] = odm_read_4byte(dm, R_0xd4c); + val_1[1] = odm_read_4byte(dm, R_0xd50); + val_2[1] = odm_get_bb_reg(dm, R_0xd54, 0x1fff0000); + #endif + + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + val[2] = odm_read_4byte(dm, R_0xd8c); + val_1[2] = odm_read_4byte(dm, R_0xd90); + val_2[2] = odm_get_bb_reg(dm, R_0xd94, 0x1fff0000); + #endif + + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + val[3] = odm_read_4byte(dm, R_0xdcc); + val_1[3] = odm_read_4byte(dm, R_0xdd0); + val_2[3] = odm_get_bb_reg(dm, R_0xdd4, 0x1fff0000); + #endif + + for (i = 0; i < dm->num_rf_path; i++) { + val_tmp = val[i] & 0xfff; /*@ Short CFO, S(12,11)*/ + cfo->cfo_rpt_s[i] = phydm_get_cfo_hz(dm, val_tmp, 12, 11); + + val_tmp = val[i] >> 16; /*@ Long CFO, S(13,12)*/ + cfo->cfo_rpt_l[i] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + + val_tmp = val_1[i] & 0x7ff; /*@ SCFO, S(11,10)*/ + cfo->cfo_rpt_sec[i] = phydm_get_cfo_hz(dm, val_tmp, 11, 10); + + val_tmp = val_1[i] >> 16; /*@ Acq CFO, S(13,12)*/ + cfo->cfo_rpt_acq[i] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + + val_tmp = val_2[i]; /*@ End CFO, S(13,12)*/ + cfo->cfo_rpt_end[i] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + } +} +#endif + +#if (ODM_IC_11N_SERIES_SUPPORT) +void phydm_get_cfo_info_n(void *dm_void, struct phydm_cfo_rpt *cfo) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 val[5] = {0}; + u32 val_tmp = 0; + + odm_set_bb_reg(dm, R_0xd00, BIT(26), 1); + + val[0] = odm_read_4byte(dm, R_0xdac); /*@ Short CFO*/ + val[1] = odm_read_4byte(dm, R_0xdb0); /*@ Long CFO*/ + val[2] = odm_read_4byte(dm, R_0xdb8); /*@ Sec CFO*/ + val[3] = odm_read_4byte(dm, R_0xde0); /*@ Acq CFO*/ + val[4] = odm_read_4byte(dm, R_0xdbc); /*@ End CFO*/ + + /*@[path-A]*/ + if (dm->support_ic_type & (ODM_RTL8721D | ODM_RTL8710C)) { + val_tmp = (val[0] & 0x0fff0000) >> 16; /*@ Short CFO, S(12,11)*/ + cfo->cfo_rpt_s[0] = phydm_get_cfo_hz(dm, val_tmp, 12, 11); + val_tmp = (val[1] & 0x0fff0000) >> 16; /*@ Long CFO, S(12,11)*/ + cfo->cfo_rpt_l[0] = phydm_get_cfo_hz(dm, val_tmp, 12, 11); + val_tmp = (val[2] & 0x0fff0000) >> 16; /*@ Sec CFO, S(12,11)*/ + cfo->cfo_rpt_sec[0] = phydm_get_cfo_hz(dm, val_tmp, 12, 11); + val_tmp = (val[3] & 0x0fff0000) >> 16; /*@ Acq CFO, S(12,11)*/ + cfo->cfo_rpt_acq[0] = phydm_get_cfo_hz(dm, val_tmp, 12, 11); + val_tmp = (val[4] & 0x0fff0000) >> 16; /*@ Acq CFO, S(12,11)*/ + cfo->cfo_rpt_end[0] = phydm_get_cfo_hz(dm, val_tmp, 12, 11); + } else { + val_tmp = (val[0] & 0x0fff0000) >> 16; /*@ Short CFO, S(12,11)*/ + cfo->cfo_rpt_s[0] = phydm_get_cfo_hz(dm, val_tmp, 12, 11); + val_tmp = (val[1] & 0x1fff0000) >> 16; /*@ Long CFO, S(13,12)*/ + cfo->cfo_rpt_l[0] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + val_tmp = (val[2] & 0x7ff0000) >> 16; /*@ Sec CFO, S(11,10)*/ + cfo->cfo_rpt_sec[0] = phydm_get_cfo_hz(dm, val_tmp, 11, 10); + val_tmp = (val[3] & 0x1fff0000) >> 16; /*@ Acq CFO, S(13,12)*/ + cfo->cfo_rpt_acq[0] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + val_tmp = (val[4] & 0x1fff0000) >> 16; /*@ Acq CFO, S(13,12)*/ + cfo->cfo_rpt_end[0] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + } + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + /*@[path-B]*/ + val_tmp = val[0] & 0xfff; /*@ Short CFO, S(12,11)*/ + cfo->cfo_rpt_s[1] = phydm_get_cfo_hz(dm, val_tmp, 12, 11); + val_tmp = val[1] & 0x1fff; /*@ Long CFO, S(13,12)*/ + cfo->cfo_rpt_l[1] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + val_tmp = val[2] & 0x7ff; /*@ Sec CFO, S(11,10)*/ + cfo->cfo_rpt_sec[1] = phydm_get_cfo_hz(dm, val_tmp, 11, 10); + val_tmp = val[3] & 0x1fff; /*@ Acq CFO, S(13,12)*/ + cfo->cfo_rpt_acq[1] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + val_tmp = val[4] & 0x1fff; /*@ Acq CFO, S(13,12)*/ + cfo->cfo_rpt_end[1] = phydm_get_cfo_hz(dm, val_tmp, 13, 12); + #endif +} + +void phydm_set_atc_status(void *dm_void, boolean atc_status) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cfo_track_struct *cfo_track = &dm->dm_cfo_track; + u32 reg_tmp = 0; + u32 mask_tmp = 0; + + PHYDM_DBG(dm, DBG_CFO_TRK, "[%s]ATC_en=%d\n", __func__, atc_status); + + if (cfo_track->is_atc_status == atc_status) + return; + + reg_tmp = ODM_REG(BB_ATC, dm); + mask_tmp = ODM_BIT(BB_ATC, dm); + odm_set_bb_reg(dm, reg_tmp, mask_tmp, atc_status); + cfo_track->is_atc_status = atc_status; +} + +boolean +phydm_get_atc_status(void *dm_void) +{ + boolean atc_status = false; + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg_tmp = 0; + u32 mask_tmp = 0; + + reg_tmp = ODM_REG(BB_ATC, dm); + mask_tmp = ODM_BIT(BB_ATC, dm); + + atc_status = (boolean)odm_get_bb_reg(dm, reg_tmp, mask_tmp); + + PHYDM_DBG(dm, DBG_CFO_TRK, "[%s]atc_status=%d\n", __func__, atc_status); + return atc_status; +} +#endif + +void phydm_get_cfo_info(void *dm_void, struct phydm_cfo_rpt *cfo) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + switch (dm->ic_ip_series) { + #if (ODM_IC_11N_SERIES_SUPPORT) + case PHYDM_IC_N: + phydm_get_cfo_info_n(dm, cfo); + break; + #endif + #if (ODM_IC_11AC_SERIES_SUPPORT) + case PHYDM_IC_AC: + phydm_get_cfo_info_ac(dm, cfo); + break; + #endif + default: + break; + } +} + +boolean +phydm_set_crystal_cap_reg(void *dm_void, u8 crystal_cap) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cfo_track_struct *cfo_track = &dm->dm_cfo_track; + u32 reg_val = 0; + + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B | + ODM_RTL8195B | ODM_RTL8812F | ODM_RTL8721D | ODM_RTL8710C|ODM_RTL8723F)) { + crystal_cap &= 0x7F; + reg_val = crystal_cap | (crystal_cap << 7); + } else { + crystal_cap &= 0x3F; + reg_val = crystal_cap | (crystal_cap << 6); + } + + cfo_track->crystal_cap = crystal_cap; + + if (dm->support_ic_type & (ODM_RTL8188E | ODM_RTL8188F)) { + #if (RTL8188E_SUPPORT || RTL8188F_SUPPORT) + /* write 0x24[22:17] = 0x24[16:11] = crystal_cap */ + odm_set_mac_reg(dm, R_0x24, 0x7ff800, reg_val); + #endif + } + #if (RTL8812A_SUPPORT) + else if (dm->support_ic_type & ODM_RTL8812) { + /* write 0x2C[30:25] = 0x2C[24:19] = crystal_cap */ + odm_set_mac_reg(dm, R_0x2c, 0x7FF80000, reg_val); + } + #endif + #if (RTL8703B_SUPPORT || RTL8723B_SUPPORT || RTL8192E_SUPPORT ||\ + RTL8821A_SUPPORT || RTL8723D_SUPPORT) + else if ((dm->support_ic_type & + (ODM_RTL8703B | ODM_RTL8723B | ODM_RTL8192E | ODM_RTL8821 | + ODM_RTL8723D))) { + /* @0x2C[23:18] = 0x2C[17:12] = crystal_cap */ + odm_set_mac_reg(dm, R_0x2c, 0x00FFF000, reg_val); + } + #endif + #if (RTL8814A_SUPPORT) + else if (dm->support_ic_type & ODM_RTL8814A) { + /* write 0x2C[26:21] = 0x2C[20:15] = crystal_cap */ + odm_set_mac_reg(dm, R_0x2c, 0x07FF8000, reg_val); + } + #endif + #if (RTL8822B_SUPPORT || RTL8821C_SUPPORT || RTL8197F_SUPPORT ||\ + RTL8192F_SUPPORT || RTL8197G_SUPPORT || RTL8198F_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C | + ODM_RTL8197F | ODM_RTL8192F | ODM_RTL8197G | ODM_RTL8198F)) { + /* write 0x24[30:25] = 0x28[6:1] = crystal_cap */ + odm_set_mac_reg(dm, R_0x24, 0x7e000000, crystal_cap); + odm_set_mac_reg(dm, R_0x28, 0x7e, crystal_cap); + } + #endif + #if (RTL8710B_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8710B)) { + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + /* write 0x60[29:24] = 0x60[23:18] = crystal_cap */ + HAL_SetSYSOnReg(dm->adapter, R_0x60, 0x3FFC0000, reg_val); + #endif + } + #endif + #if (RTL8195B_SUPPORT) + else if (dm->support_ic_type & ODM_RTL8195B) { + phydm_set_crystalcap(dm, (u8)(reg_val & 0x7f)); + } + #endif + #if (RTL8721D_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8721D)) { + /* write 0x4800_0228[30:24] crystal_cap */ + /*HAL_SetSYSOnReg(dm->adapter, */ + /*REG_SYS_XTAL_8721d, 0x7F000000, crystal_cap);*/ + u32 temp_val = HAL_READ32(SYSTEM_CTRL_BASE_LP, + REG_SYS_EFUSE_SYSCFG2); + temp_val = ((crystal_cap << 24) & 0x7F000000) + | (temp_val & (~0x7F000000)); + HAL_WRITE32(SYSTEM_CTRL_BASE_LP, REG_SYS_EFUSE_SYSCFG2, + temp_val); + } + #endif + #if (RTL8710C_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8710C)) { + /* write MAC reg 0x28[13:7][6:0] crystal_cap */ + phydm_set_crystalcap(dm, (u8)(reg_val & 0x7f)); + } + #endif + #if (RTL8723F_SUPPORT) + else if (dm->support_ic_type & ODM_RTL8723F) { + /* write 0x103c[23:17] = 0x103c[16:10] = crystal_cap */ + odm_set_mac_reg(dm, R_0x103c, 0x00FFFC00, reg_val); + } + #endif +#if (RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8812F_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B | + ODM_RTL8812F)) { + /* write 0x1040[23:17] = 0x1040[16:10] = crystal_cap */ + odm_set_mac_reg(dm, R_0x1040, 0x00FFFC00, reg_val); + } else { + return false; + } +#endif + return true; +} + +void phydm_set_crystal_cap(void *dm_void, u8 crystal_cap) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cfo_track_struct *cfo_track = &dm->dm_cfo_track; + + if (cfo_track->crystal_cap == crystal_cap) + return; + + if (phydm_set_crystal_cap_reg(dm, crystal_cap)) + PHYDM_DBG(dm, DBG_CFO_TRK, "Set crystal_cap = 0x%x\n", + cfo_track->crystal_cap); + else + PHYDM_DBG(dm, DBG_CFO_TRK, "Set fail\n"); +} + +void phydm_cfo_tracking_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cfo_track_struct *cfo_track = &dm->dm_cfo_track; + + PHYDM_DBG(dm, DBG_CFO_TRK, "%s ======>\n", __func__); + + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B | ODM_RTL8195B | + ODM_RTL8812F|ODM_RTL8723F)) + cfo_track->def_x_cap = cfo_track->crystal_cap_default & 0x7f; + else + cfo_track->def_x_cap = cfo_track->crystal_cap_default & 0x3f; + + cfo_track->is_adjust = true; + + if (cfo_track->crystal_cap > cfo_track->def_x_cap) { + phydm_set_crystal_cap(dm, cfo_track->crystal_cap - 1); + PHYDM_DBG(dm, DBG_CFO_TRK, "approch to Init-val (0x%x)\n", + cfo_track->crystal_cap); + + } else if (cfo_track->crystal_cap < cfo_track->def_x_cap) { + phydm_set_crystal_cap(dm, cfo_track->crystal_cap + 1); + PHYDM_DBG(dm, DBG_CFO_TRK, "approch to init-val 0x%x\n", + cfo_track->crystal_cap); + } + +#if ODM_IC_11N_SERIES_SUPPORT +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (dm->support_ic_type & ODM_IC_11N_SERIES) + phydm_set_atc_status(dm, true); +#endif +#endif +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE | ODM_AP)) + if (dm->support_ic_type & ODM_RTL8814B) { + /*Disable advance time for CFO residual*/ + odm_set_bb_reg(dm, R_0xc2c, BIT29, 0x0); + } +#endif +#endif +} + +void phydm_cfo_tracking_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cfo_track_struct *cfo_track = &dm->dm_cfo_track; + + PHYDM_DBG(dm, DBG_CFO_TRK, "[%s]=========>\n", __func__); + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B | ODM_RTL8195B | + ODM_RTL8812F|ODM_RTL8723F)) + cfo_track->crystal_cap = cfo_track->crystal_cap_default & 0x7f; + else + cfo_track->crystal_cap = cfo_track->crystal_cap_default & 0x3f; + + cfo_track->def_x_cap = cfo_track->crystal_cap; + cfo_track->is_adjust = true; + PHYDM_DBG(dm, DBG_CFO_TRK, "crystal_cap=0x%x\n", cfo_track->def_x_cap); + +#if (RTL8822B_SUPPORT || RTL8821C_SUPPORT) + /* @Crystal cap. control by WiFi */ + if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C)) + odm_set_mac_reg(dm, R_0x10, 0x40, 0x1); +#endif +} + +void phydm_cfo_tracking(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cfo_track_struct *cfo_track = &dm->dm_cfo_track; + s32 cfo_avg = 0, cfo_path_sum = 0, cfo_abs = 0; + u32 cfo_rpt_sum = 0, cfo_khz_avg[4] = {0}; + s8 crystal_cap = cfo_track->crystal_cap; + u8 i = 0, valid_path_cnt = 0; + + if (!(dm->support_ability & ODM_BB_CFO_TRACKING)) + return; + + PHYDM_DBG(dm, DBG_CFO_TRK, "%s ======>\n", __func__); + + if (!dm->is_linked || !dm->is_one_entry_only) { + phydm_cfo_tracking_reset(dm); + PHYDM_DBG(dm, DBG_CFO_TRK, "is_linked=%d, one_entry_only=%d\n", + dm->is_linked, dm->is_one_entry_only); + + } else { + /* No new packet */ + if (cfo_track->packet_count == cfo_track->packet_count_pre) { + PHYDM_DBG(dm, DBG_CFO_TRK, "Pkt cnt doesn't change\n"); + return; + } + cfo_track->packet_count_pre = cfo_track->packet_count; + + /*@Calculate CFO */ + for (i = 0; i < dm->num_rf_path; i++) { + if (!(dm->rx_ant_status & BIT(i))) + continue; + + valid_path_cnt++; + + if (cfo_track->CFO_tail[i] < 0) + cfo_abs = 0 - cfo_track->CFO_tail[i]; + else + cfo_abs = cfo_track->CFO_tail[i]; + + cfo_rpt_sum = (u32)CFO_HW_RPT_2_KHZ(cfo_abs); + cfo_khz_avg[i] = PHYDM_DIV(cfo_rpt_sum, + cfo_track->CFO_cnt[i]); + + PHYDM_DBG(dm, DBG_CFO_TRK, + "[Path-%d] CFO_sum=((%d)), cnt=((%d)), CFO_avg=((%s%d))kHz\n", + i, cfo_rpt_sum, cfo_track->CFO_cnt[i], + ((cfo_track->CFO_tail[i] < 0) ? "-" : " "), + cfo_khz_avg[i]); + + if (cfo_track->CFO_tail[i] < 0) + cfo_path_sum += (0 - (s32)cfo_khz_avg[i]); + else + cfo_path_sum += (s32)cfo_khz_avg[i]; + } + + if (valid_path_cnt >= 2) + cfo_avg = cfo_path_sum / valid_path_cnt; + else + cfo_avg = cfo_path_sum; + + cfo_track->CFO_ave_pre = cfo_avg; + + PHYDM_DBG(dm, DBG_CFO_TRK, "path_cnt=%d, CFO_avg_path=%d kHz\n", + valid_path_cnt, cfo_avg); + + /*reset counter*/ + for (i = 0; i < dm->num_rf_path; i++) { + cfo_track->CFO_tail[i] = 0; + cfo_track->CFO_cnt[i] = 0; + } + + /* To adjust crystal cap or not */ + if (!cfo_track->is_adjust) { + if (cfo_avg > CFO_TRK_ENABLE_TH || + cfo_avg < (-CFO_TRK_ENABLE_TH)) + cfo_track->is_adjust = true; + } else { + if (cfo_avg <= CFO_TRK_STOP_TH && + cfo_avg >= (-CFO_TRK_STOP_TH)) + cfo_track->is_adjust = false; + } + + #ifdef ODM_CONFIG_BT_COEXIST + /*@BT case: Disable CFO tracking */ + if (dm->bt_info_table.is_bt_enabled) { + cfo_track->is_adjust = false; + phydm_set_crystal_cap(dm, cfo_track->def_x_cap); + PHYDM_DBG(dm, DBG_CFO_TRK, "[BT]Disable CFO_track\n"); + } + #endif + + /*@Adjust Crystal Cap. */ + if (cfo_track->is_adjust) { + if (cfo_avg > CFO_TRK_STOP_TH) + crystal_cap += 1; + else if (cfo_avg < (-CFO_TRK_STOP_TH)) + crystal_cap -= 1; + + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8814B | + ODM_RTL8195B | ODM_RTL8812F|ODM_RTL8723F)) { + if (crystal_cap > 0x7F) + crystal_cap = 0x7F; + } else { + if (crystal_cap > 0x3F) + crystal_cap = 0x3F; + } + if (crystal_cap < 0) + crystal_cap = 0; + + phydm_set_crystal_cap(dm, (u8)crystal_cap); + } + + PHYDM_DBG(dm, DBG_CFO_TRK, "X_cap{Curr,Default}={0x%x,0x%x}\n", + cfo_track->crystal_cap, cfo_track->def_x_cap); + + /* @Dynamic ATC switch */ + #if ODM_IC_11N_SERIES_SUPPORT + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + if (cfo_avg < CFO_TH_ATC && cfo_avg > -CFO_TH_ATC) + phydm_set_atc_status(dm, false); + else + phydm_set_atc_status(dm, true); + + } + #endif + #endif + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE | ODM_AP)) + if (dm->support_ic_type & ODM_RTL8814B) { + //Disable advance time for CFO residual + odm_set_bb_reg(dm, R_0xc2c, BIT29, 0x0); + } + #endif + #endif + } +} + +void phydm_parsing_cfo(void *dm_void, void *pktinfo_void, s8 *pcfotail, + u8 num_ss) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_perpkt_info_struct *pktinfo = NULL; + struct phydm_cfo_track_struct *cfo_track = &dm->dm_cfo_track; + boolean valid_info = false; + u8 i = 0; + + if (!(dm->support_ability & ODM_BB_CFO_TRACKING)) + return; + + pktinfo = (struct phydm_perpkt_info_struct *)pktinfo_void; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE | ODM_IOT)) + if (pktinfo->is_packet_match_bssid) + valid_info = true; +#else + if (dm->number_active_client == 1) + valid_info = true; +#endif + if (valid_info) { + if (num_ss > dm->num_rf_path) /*@For fool proof*/ + num_ss = dm->num_rf_path; + #if 0 + PHYDM_DBG(dm, DBG_CFO_TRK, "num_ss=%d, num_rf_path=%d\n", + num_ss, dm->num_rf_path); + #endif + + /* @ Update CFO report for path-A & path-B */ + /* Only paht-A and path-B have CFO tail and short CFO */ + for (i = 0; i < dm->num_rf_path; i++) { + if (!(dm->rx_ant_status & BIT(i))) + continue; + cfo_track->CFO_tail[i] += pcfotail[i]; + cfo_track->CFO_cnt[i]++; + #if 0 + PHYDM_DBG(dm, DBG_CFO_TRK, + "[ID %d][path %d][rate 0x%x] CFO_tail = ((%d)), CFO_tail_sum = ((%d)), CFO_cnt = ((%d))\n", + pktinfo->station_id, i, pktinfo->data_rate, + pcfotail[i], cfo_track->CFO_tail[i], + cfo_track->CFO_cnt[i]); + #endif + } + + /* @ Update packet counter */ + if (cfo_track->packet_count == 0xffffffff) + cfo_track->packet_count = 0; + else + cfo_track->packet_count++; + } +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phy_Init_crystal_capacity(void *dm_void, u8 crystal_cap) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!phydm_set_crystal_cap_reg(dm, crystal_cap)) + RT_TRACE_F(COMP_INIT, DBG_SERIOUS, + ("Crystal is not initialized!\n")); +} +#endif + +void phydm_cfo_tracking_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cfo_track_struct *cfo_track = &dm->dm_cfo_track; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "set Xcap: {1}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "show Xcap: {100}\n"); + } else { + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if (var1[0] == 1) { + PHYDM_SSCANF(input[2], DCMD_HEX, &var1[1]); + phydm_set_crystal_cap(dm, (u8)var1[1]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set X_cap=0x%x\n", cfo_track->crystal_cap); + } else if (var1[0] == 100) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "X_cap=0x%x\n", cfo_track->crystal_cap); + } + } + *_used = used; + *_out_len = out_len; +} + diff --git a/hal/phydm/phydm_cfotracking.h b/hal/phydm/phydm_cfotracking.h new file mode 100644 index 0000000..253f3ba --- /dev/null +++ b/hal/phydm/phydm_cfotracking.h @@ -0,0 +1,74 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMCFOTRACK_H__ +#define __PHYDMCFOTRACK_H__ + +/* 2019.03.28 fix 8197G crystal_cap register address*/ +#define CFO_TRACKING_VERSION "2.4" + +#define CFO_TRK_ENABLE_TH 20 /* @kHz enable CFO_Track threshold*/ +#define CFO_TRK_STOP_TH 10 /* @kHz disable CFO_Track threshold*/ +#define CFO_TH_ATC 80 /* @kHz */ + +struct phydm_cfo_track_struct { + boolean is_atc_status; + boolean is_adjust; /*@already modify crystal cap*/ + u8 crystal_cap; + u8 crystal_cap_default; + u8 def_x_cap; + s32 CFO_tail[4]; + u32 CFO_cnt[4]; + s32 CFO_ave_pre; + u32 packet_count; + u32 packet_count_pre; +}; + +struct phydm_cfo_rpt { + s32 cfo_rpt_s[PHYDM_MAX_RF_PATH]; + s32 cfo_rpt_l[PHYDM_MAX_RF_PATH]; + s32 cfo_rpt_acq[PHYDM_MAX_RF_PATH]; + s32 cfo_rpt_sec[PHYDM_MAX_RF_PATH]; + s32 cfo_rpt_end[PHYDM_MAX_RF_PATH]; +}; + +void phydm_get_cfo_info(void *dm_void, struct phydm_cfo_rpt *cfo); + +boolean phydm_set_crystal_cap_reg(void *dm_void, u8 crystal_cap); + +void phydm_set_crystal_cap(void *dm_void, u8 crystal_cap); + +void phydm_cfo_tracking_init(void *dm_void); + +void phydm_cfo_tracking(void *dm_void); + +void phydm_parsing_cfo(void *dm_void, void *pktinfo_void, s8 *pcfotail, + u8 num_ss); +void phydm_cfo_tracking_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phy_Init_crystal_capacity(void *dm_void, u8 crystal_cap); +#endif +#endif diff --git a/hal/phydm/phydm_debug.c b/hal/phydm/phydm_debug.c new file mode 100644 index 0000000..5b28ca2 --- /dev/null +++ b/hal/phydm/phydm_debug.c @@ -0,0 +1,6156 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +void phydm_init_debug_setting(struct dm_struct *dm) +{ + dm->fw_debug_components = 0; + dm->debug_components = + +#if DBG + /*@BB Functions*/ + /*@DBG_DIG |*/ + /*@DBG_RA_MASK |*/ + /*@DBG_DYN_TXPWR |*/ + /*@DBG_FA_CNT |*/ + /*@DBG_RSSI_MNTR |*/ + /*@DBG_CCKPD |*/ + /*@DBG_ANT_DIV |*/ + /*@DBG_SMT_ANT |*/ + /*@DBG_PWR_TRAIN |*/ + /*@DBG_RA |*/ + /*@DBG_PATH_DIV |*/ + /*@DBG_DFS |*/ + /*@DBG_DYN_ARFR |*/ + /*@DBG_ADPTVTY |*/ + /*@DBG_CFO_TRK |*/ + /*@DBG_ENV_MNTR |*/ + /*@DBG_PRI_CCA |*/ + /*@DBG_ADPTV_SOML |*/ + /*@DBG_LNA_SAT_CHK |*/ + /*@DBG_PHY_STATUS |*/ + /*@DBG_TMP |*/ + /*@DBG_FW_TRACE |*/ + /*@DBG_TXBF |*/ + /*@DBG_COMMON_FLOW |*/ + /*@ODM_PHY_CONFIG |*/ + /*@ODM_COMP_INIT |*/ + /*@DBG_CMN |*/ + /*@ODM_COMP_API |*/ +#endif + 0; + + dm->fw_buff_is_enpty = true; + dm->pre_c2h_seq = 0; + dm->c2h_cmd_start = 0; + dm->cmn_dbg_msg_cnt = PHYDM_WATCH_DOG_PERIOD; + dm->cmn_dbg_msg_period = PHYDM_WATCH_DOG_PERIOD; + phydm_reset_rx_rate_distribution(dm); +} + +void phydm_bb_dbg_port_header_sel(void *dm_void, u32 header_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0x8f8, 0x3c00000, header_idx); + + /*@ + * header_idx: + * (0:) '{ofdm_dbg[31:0]}' + * (1:) '{cca,crc32_fail,dbg_ofdm[29:0]}' + * (2:) '{vbon,crc32_fail,dbg_ofdm[29:0]}' + * (3:) '{cca,crc32_ok,dbg_ofdm[29:0]}' + * (4:) '{vbon,crc32_ok,dbg_ofdm[29:0]}' + * (5:) '{dbg_iqk_anta}' + * (6:) '{cca,ofdm_crc_ok,dbg_dp_anta[29:0]}' + * (7:) '{dbg_iqk_antb}' + * (8:) '{DBGOUT_RFC_b[31:0]}' + * (9:) '{DBGOUT_RFC_a[31:0]}' + * (a:) '{dbg_ofdm}' + * (b:) '{dbg_cck}' + */ + } +} + +void phydm_bb_dbg_port_clock_en(void *dm_void, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg_value = 0; + + if (dm->support_ic_type & ODM_IC_11AC_2_SERIES) { + /*@enable/disable debug port clock, for power saving*/ + reg_value = enable ? 0x7 : 0; + odm_set_bb_reg(dm, R_0x198c, 0x7, reg_value); + } +} + +u32 phydm_get_bb_dbg_port_idx(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 val = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + phydm_bb_dbg_port_clock_en(dm, true); + val = odm_get_bb_reg(dm, R_0x8fc, MASKDWORD); + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + val = odm_get_bb_reg(dm, R_0x1c3c, 0xfff00); + } else { /*@if (dm->support_ic_type & ODM_IC_11N_SERIES)*/ + val = odm_get_bb_reg(dm, R_0x908, MASKDWORD); + } + return val; +} + +u8 phydm_set_bb_dbg_port(void *dm_void, u8 curr_dbg_priority, u32 debug_port) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 dbg_port_result = false; + + if (curr_dbg_priority > dm->pre_dbg_priority) { + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + phydm_bb_dbg_port_clock_en(dm, true); + + odm_set_bb_reg(dm, R_0x8fc, MASKDWORD, debug_port); + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_bb_reg(dm, R_0x1c3c, 0xfff00, debug_port); + } else { /*@if (dm->support_ic_type & ODM_IC_11N_SERIES)*/ + odm_set_bb_reg(dm, R_0x908, MASKDWORD, debug_port); + } + PHYDM_DBG(dm, ODM_COMP_API, + "DbgPort ((0x%x)) set success, Cur_priority=((%d)), Pre_priority=((%d))\n", + debug_port, curr_dbg_priority, dm->pre_dbg_priority); + dm->pre_dbg_priority = curr_dbg_priority; + dbg_port_result = true; + } + + return dbg_port_result; +} + +void phydm_release_bb_dbg_port(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_bb_dbg_port_clock_en(dm, false); + phydm_bb_dbg_port_header_sel(dm, 0); + + dm->pre_dbg_priority = DBGPORT_RELEASE; + PHYDM_DBG(dm, ODM_COMP_API, "Release BB dbg_port\n"); +} + +u32 phydm_get_bb_dbg_port_val(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 dbg_port_value = 0; + + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + dbg_port_value = odm_get_bb_reg(dm, R_0xfa0, MASKDWORD); + else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + dbg_port_value = odm_get_bb_reg(dm, R_0x2dbc, MASKDWORD); + else /*@if (dm->support_ic_type & ODM_IC_11N_SERIES)*/ + dbg_port_value = odm_get_bb_reg(dm, R_0xdf4, MASKDWORD); + + PHYDM_DBG(dm, ODM_COMP_API, "dbg_port_value = 0x%x\n", dbg_port_value); + return dbg_port_value; +} + +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION +#if (ODM_IC_11N_SERIES_SUPPORT) +void phydm_bb_hw_dbg_info_n(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 value32 = 0, value32_1 = 0; + u8 rf_gain_a = 0, rf_gain_b = 0, rf_gain_c = 0, rf_gain_d = 0; + u8 rx_snr_a = 0, rx_snr_b = 0, rx_snr_c = 0, rx_snr_d = 0; + s8 rxevm_0 = 0, rxevm_1 = 0; + #if 1 + struct phydm_cfo_rpt cfo; + u8 i = 0; + #else + s32 short_cfo_a = 0, short_cfo_b = 0, long_cfo_a = 0, long_cfo_b = 0; + s32 scfo_a = 0, scfo_b = 0, avg_cfo_a = 0, avg_cfo_b = 0; + s32 cfo_end_a = 0, cfo_end_b = 0, acq_cfo_a = 0, acq_cfo_b = 0; + #endif + + PDM_SNPF(out_len, used, output + used, out_len - used, "\r\n %-35s\n", + "BB Report Info"); + + /*@AGC result*/ + value32 = odm_get_bb_reg(dm, R_0xdd0, MASKDWORD); + rf_gain_a = (u8)(value32 & 0x3f); + rf_gain_a = rf_gain_a << 1; + + rf_gain_b = (u8)((value32 >> 8) & 0x3f); + rf_gain_b = rf_gain_b << 1; + + rf_gain_c = (u8)((value32 >> 16) & 0x3f); + rf_gain_c = rf_gain_c << 1; + + rf_gain_d = (u8)((value32 >> 24) & 0x3f); + rf_gain_d = rf_gain_d << 1; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d / %d / %d", "OFDM RX RF Gain(A/B/C/D)", + rf_gain_a, rf_gain_b, rf_gain_c, rf_gain_d); + + /*SNR report*/ + value32 = odm_get_bb_reg(dm, R_0xdd4, MASKDWORD); + rx_snr_a = (u8)(value32 & 0xff); + rx_snr_a = rx_snr_a >> 1; + + rx_snr_b = (u8)((value32 >> 8) & 0xff); + rx_snr_b = rx_snr_b >> 1; + + rx_snr_c = (u8)((value32 >> 16) & 0xff); + rx_snr_c = rx_snr_c >> 1; + + rx_snr_d = (u8)((value32 >> 24) & 0xff); + rx_snr_d = rx_snr_d >> 1; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d / %d / %d", "RXSNR(A/B/C/D, dB)", + rx_snr_a, rx_snr_b, rx_snr_c, rx_snr_d); + + /* PostFFT related info*/ + value32 = odm_get_bb_reg(dm, R_0xdd8, MASKDWORD); + + rxevm_0 = (s8)((value32 & MASKBYTE2) >> 16); + rxevm_0 /= 2; + if (rxevm_0 < -63) + rxevm_0 = 0; + + rxevm_1 = (s8)((value32 & MASKBYTE3) >> 24); + rxevm_1 /= 2; + if (rxevm_1 < -63) + rxevm_1 = 0; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "RXEVM (1ss/2ss)", rxevm_0, rxevm_1); + +#if 1 + phydm_get_cfo_info(dm, &cfo); + for (i = 0; i < dm->num_rf_path; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %s[%d] %-28s = {%d, %d, %d, %d, %d}", + "CFO", i, "{S, L, Sec, Acq, End}", + cfo.cfo_rpt_s[i], cfo.cfo_rpt_l[i], cfo.cfo_rpt_sec[i], + cfo.cfo_rpt_acq[i], cfo.cfo_rpt_end[i]); + } +#else + /*@CFO Report Info*/ + odm_set_bb_reg(dm, R_0xd00, BIT(26), 1); + + /*Short CFO*/ + value32 = odm_get_bb_reg(dm, R_0xdac, MASKDWORD); + value32_1 = odm_get_bb_reg(dm, R_0xdb0, MASKDWORD); + + short_cfo_b = (s32)(value32 & 0xfff); /*S(12,11)*/ + short_cfo_a = (s32)((value32 & 0x0fff0000) >> 16); + + long_cfo_b = (s32)(value32_1 & 0x1fff); /*S(13,12)*/ + long_cfo_a = (s32)((value32_1 & 0x1fff0000) >> 16); + + /*SFO 2's to dec*/ + if (short_cfo_a > 2047) + short_cfo_a = short_cfo_a - 4096; + if (short_cfo_b > 2047) + short_cfo_b = short_cfo_b - 4096; + + short_cfo_a = (short_cfo_a * 312500) / 2048; + short_cfo_b = (short_cfo_b * 312500) / 2048; + + /*@LFO 2's to dec*/ + + if (long_cfo_a > 4095) + long_cfo_a = long_cfo_a - 8192; + + if (long_cfo_b > 4095) + long_cfo_b = long_cfo_b - 8192; + + long_cfo_a = long_cfo_a * 312500 / 4096; + long_cfo_b = long_cfo_b * 312500 / 4096; + + PDM_SNPF(out_len, used, output + used, out_len - used, "\r\n %-35s", + "CFO Report Info"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "Short CFO(Hz) ", short_cfo_a, + short_cfo_b); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "Long CFO(Hz) ", long_cfo_a, + long_cfo_b); + + /*SCFO*/ + value32 = odm_get_bb_reg(dm, R_0xdb8, MASKDWORD); + value32_1 = odm_get_bb_reg(dm, R_0xdb4, MASKDWORD); + + scfo_b = (s32)(value32 & 0x7ff); /*S(11,10)*/ + scfo_a = (s32)((value32 & 0x07ff0000) >> 16); + + if (scfo_a > 1023) + scfo_a = scfo_a - 2048; + + if (scfo_b > 1023) + scfo_b = scfo_b - 2048; + + scfo_a = scfo_a * 312500 / 1024; + scfo_b = scfo_b * 312500 / 1024; + + avg_cfo_b = (s32)(value32_1 & 0x1fff); /*S(13,12)*/ + avg_cfo_a = (s32)((value32_1 & 0x1fff0000) >> 16); + + if (avg_cfo_a > 4095) + avg_cfo_a = avg_cfo_a - 8192; + + if (avg_cfo_b > 4095) + avg_cfo_b = avg_cfo_b - 8192; + + avg_cfo_a = avg_cfo_a * 312500 / 4096; + avg_cfo_b = avg_cfo_b * 312500 / 4096; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "value SCFO(Hz) ", scfo_a, + scfo_b); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "Avg CFO(Hz) ", avg_cfo_a, + avg_cfo_b); + + value32 = odm_get_bb_reg(dm, R_0xdbc, MASKDWORD); + value32_1 = odm_get_bb_reg(dm, R_0xde0, MASKDWORD); + + cfo_end_b = (s32)(value32 & 0x1fff); /*S(13,12)*/ + cfo_end_a = (s32)((value32 & 0x1fff0000) >> 16); + + if (cfo_end_a > 4095) + cfo_end_a = cfo_end_a - 8192; + + if (cfo_end_b > 4095) + cfo_end_b = cfo_end_b - 8192; + + cfo_end_a = cfo_end_a * 312500 / 4096; + cfo_end_b = cfo_end_b * 312500 / 4096; + + acq_cfo_b = (s32)(value32_1 & 0x1fff); /*S(13,12)*/ + acq_cfo_a = (s32)((value32_1 & 0x1fff0000) >> 16); + + if (acq_cfo_a > 4095) + acq_cfo_a = acq_cfo_a - 8192; + + if (acq_cfo_b > 4095) + acq_cfo_b = acq_cfo_b - 8192; + + acq_cfo_a = acq_cfo_a * 312500 / 4096; + acq_cfo_b = acq_cfo_b * 312500 / 4096; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "End CFO(Hz) ", cfo_end_a, + cfo_end_b); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "ACQ CFO(Hz) ", acq_cfo_a, + acq_cfo_b); +#endif +} +#endif + +#if (ODM_IC_11AC_SERIES_SUPPORT) +#if (RTL8822B_SUPPORT) +void phydm_bb_hw_dbg_info_8822b(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 condi_num = 0; + u8 i = 0; + + if (!(dm->support_ic_type == ODM_RTL8822B)) + return; + + condi_num = phydm_get_condi_num_8822b(dm); + phydm_get_condi_num_acc_8822b(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d.%.4d", "condi_num", + condi_num >> 4, phydm_show_fraction_num(condi_num & 0xf, 4)); + + for (i = 0; i < CN_CNT_MAX; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n Tone_num[CN>%d]%-21s = %d", + i, " ", dm->phy_dbg_info.condi_num_cdf[i]); + } + + *_used = used; + *_out_len = out_len; +} +#endif + +void phydm_bb_hw_dbg_info_ac(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + char *tmp_string = NULL; + u8 rx_ht_bw, rx_vht_bw, rxsc, rx_ht, bw_idx = 0; + static u8 v_rx_bw; + u32 value32, value32_1, value32_2, value32_3; + struct phydm_cfo_rpt cfo; + u8 i = 0; + static u8 tail, parity, rsv, vrsv, smooth, htsound, agg; + static u8 stbc, vstbc, fec, fecext, sgi, sgiext, htltf, vgid, v_nsts; + static u8 vtxops, vrsv2, vbrsv, bf, vbcrc; + static u16 h_length, htcrc8, length; + static u16 vpaid; + static u16 v_length, vhtcrc8, v_mcss, v_tail, vb_tail; + static u8 hmcss, hrx_bw; + u8 pwdb; + s8 rxevm_0, rxevm_1, rxevm_2; + u8 rf_gain[4]; + u8 rx_snr[4]; + s32 sig_power; + + PDM_SNPF(out_len, used, output + used, out_len - used, "\r\n %-35s\n", + "BB Report Info"); + + /*@ [BW & Mode] =====================================================*/ + + value32 = odm_get_bb_reg(dm, R_0xf80, MASKDWORD); + rx_ht = (u8)((value32 & 0x180) >> 7); + + if (rx_ht == AD_VHT_MODE) { + tmp_string = "VHT"; + bw_idx = (u8)((value32 >> 1) & 0x3); + } else if (rx_ht == AD_HT_MODE) { + tmp_string = "HT"; + bw_idx = (u8)(value32 & 0x1); + } else { + tmp_string = "Legacy"; + bw_idx = 0; + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s %s %dM", "mode", tmp_string, (20 << bw_idx)); + + if (rx_ht != AD_LEGACY_MODE) { + rxsc = (u8)(value32 & 0x78); + + if (rxsc == 0) + tmp_string = "duplicate/full bw"; + else if (rxsc == 1) + tmp_string = "usc20-1"; + else if (rxsc == 2) + tmp_string = "lsc20-1"; + else if (rxsc == 3) + tmp_string = "usc20-2"; + else if (rxsc == 4) + tmp_string = "lsc20-2"; + else if (rxsc == 9) + tmp_string = "usc40"; + else if (rxsc == 10) + tmp_string = "lsc40"; + + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s", tmp_string); + } + + /*@ [RX signal power and AGC related info] ==========================*/ + + pwdb = (u8)odm_get_bb_reg(dm, R_0xf90, MASKBYTE1); + sig_power = -110 + (pwdb >> 1); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d", "OFDM RX Signal Power(dB)", sig_power); + + value32 = odm_get_bb_reg(dm, R_0xd14, MASKDWORD); + rx_snr[RF_PATH_A] = (u8)(value32 & 0xFF) >> 1; /*@ S(8,1)*/ + rf_gain[RF_PATH_A] = (s8)(((value32 & MASKBYTE1) >> 8) * 2); + + value32 = odm_get_bb_reg(dm, R_0xd54, MASKDWORD); + rx_snr[RF_PATH_B] = (u8)(value32 & 0xFF) >> 1; /*@ S(8,1)*/ + rf_gain[RF_PATH_B] = (s8)(((value32 & MASKBYTE1) >> 8) * 2); + + value32 = odm_get_bb_reg(dm, R_0xd94, MASKDWORD); + rx_snr[RF_PATH_C] = (u8)(value32 & 0xFF) >> 1; /*@ S(8,1)*/ + rf_gain[RF_PATH_C] = (s8)(((value32 & MASKBYTE1) >> 8) * 2); + + value32 = odm_get_bb_reg(dm, R_0xdd4, MASKDWORD); + rx_snr[RF_PATH_D] = (u8)(value32 & 0xFF) >> 1; /*@ S(8,1)*/ + rf_gain[RF_PATH_D] = (s8)(((value32 & MASKBYTE1) >> 8) * 2); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d / %d / %d", "OFDM RX RF Gain(A/B/C/D)", + rf_gain[RF_PATH_A], rf_gain[RF_PATH_B], + rf_gain[RF_PATH_C], rf_gain[RF_PATH_D]); + + /*@ [RX counter Info] ===============================================*/ + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d", "OFDM CCA cnt", + odm_get_bb_reg(dm, R_0xf08, 0xFFFF0000)); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d", "OFDM SBD Fail cnt", + odm_get_bb_reg(dm, R_0xfd0, 0xFFFF)); + + value32 = odm_get_bb_reg(dm, R_0xfc4, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "VHT SIGA/SIGB CRC8 Fail cnt", + value32 & 0xFFFF, ((value32 & 0xFFFF0000) >> 16)); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d", "CCK CCA cnt", + odm_get_bb_reg(dm, R_0xfcc, 0xFFFF)); + + value32 = odm_get_bb_reg(dm, R_0xfbc, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", + "LSIG (parity Fail/rate Illegal) cnt", value32 & 0xFFFF, + ((value32 & 0xFFFF0000) >> 16)); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "HT/VHT MCS NOT SUPPORT cnt", + odm_get_bb_reg(dm, R_0xfc0, (0xFFFF0000 >> 16)), + odm_get_bb_reg(dm, R_0xfc8, 0xFFFF)); + + /*@ [PostFFT Info] =================================================*/ + value32 = odm_get_bb_reg(dm, R_0xf8c, MASKDWORD); + rxevm_0 = (s8)((value32 & MASKBYTE2) >> 16); + rxevm_0 /= 2; + if (rxevm_0 < -63) + rxevm_0 = 0; + + rxevm_1 = (s8)((value32 & MASKBYTE3) >> 24); + rxevm_1 /= 2; + value32 = odm_get_bb_reg(dm, R_0xf88, MASKDWORD); + rxevm_2 = (s8)((value32 & MASKBYTE2) >> 16); + rxevm_2 /= 2; + + if (rxevm_1 < -63) + rxevm_1 = 0; + if (rxevm_2 < -63) + rxevm_2 = 0; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d / %d", "RXEVM (1ss/2ss/3ss)", rxevm_0, + rxevm_1, rxevm_2); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d / %d / %d", "RXSNR(A/B/C/D dB)", + rx_snr[RF_PATH_A], rx_snr[RF_PATH_B], + rx_snr[RF_PATH_C], rx_snr[RF_PATH_D]); + + value32 = odm_get_bb_reg(dm, R_0xf8c, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "CSI_1st /CSI_2nd", value32 & 0xFFFF, + ((value32 & 0xFFFF0000) >> 16)); + + /*@ [CFO Report Info] ===============================================*/ + phydm_get_cfo_info(dm, &cfo); + for (i = 0; i < dm->num_rf_path; i++) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %s[%d] %-28s = {%d, %d, %d, %d, %d}", + "CFO", i, "{S, L, Sec, Acq, End}", + cfo.cfo_rpt_s[i], cfo.cfo_rpt_l[i], cfo.cfo_rpt_sec[i], + cfo.cfo_rpt_acq[i], cfo.cfo_rpt_end[i]); + } + + /*@ [L-SIG Content] =================================================*/ + value32 = odm_get_bb_reg(dm, R_0xf20, MASKDWORD); + + tail = (u8)((value32 & 0xfc0000) >> 18);/*@[23:18]*/ + parity = (u8)((value32 & 0x20000) >> 17);/*@[17]*/ + length = (u16)((value32 & 0x1ffe0) >> 5);/*@[16:5]*/ + rsv = (u8)((value32 & 0x10) >> 4);/*@[4]*/ + + PDM_SNPF(out_len, used, output + used, out_len - used, "\r\n %-35s", + "L-SIG"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d M", "rate", + phydm_get_l_sig_rate(dm, (u8)(value32 & 0x0f))); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %d / %d", "Rsv/length/parity", rsv, length, + parity); + + if (rx_ht == AD_HT_MODE) { + /*@ [HT SIG 1] ======================================================*/ + value32 = odm_get_bb_reg(dm, R_0xf2c, MASKDWORD); + + hmcss = (u8)(value32 & 0x7F); + hrx_bw = (u8)((value32 & 0x80) >> 7); + h_length = (u16)((value32 & 0x0fff00) >> 8); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", "HT-SIG1"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d / %d", "MCS/BW/length", + hmcss, hrx_bw, h_length); + /*@ [HT SIG 2] ======================================================*/ + value32 = odm_get_bb_reg(dm, R_0xf30, MASKDWORD); + smooth = (u8)(value32 & 0x01); + htsound = (u8)((value32 & 0x02) >> 1); + rsv = (u8)((value32 & 0x04) >> 2); + agg = (u8)((value32 & 0x08) >> 3); + stbc = (u8)((value32 & 0x30) >> 4); + fec = (u8)((value32 & 0x40) >> 6); + sgi = (u8)((value32 & 0x80) >> 7); + htltf = (u8)((value32 & 0x300) >> 8); + htcrc8 = (u16)((value32 & 0x3fc00) >> 10); + tail = (u8)((value32 & 0xfc0000) >> 18); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", + "HT-SIG2"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x / %x / %x", + "Smooth/NoSound/Rsv/Aggregate/STBC/LDPC", + smooth, htsound, rsv, agg, stbc, fec); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x", + "SGI/E-HT-LTFs/CRC/tail", + sgi, htltf, htcrc8, tail); + } else if (rx_ht == AD_VHT_MODE) { + /*@ [VHT SIG A1] ====================================================*/ + value32 = odm_get_bb_reg(dm, R_0xf2c, MASKDWORD); + + v_rx_bw = (u8)(value32 & 0x03); + vrsv = (u8)((value32 & 0x04) >> 2); + vstbc = (u8)((value32 & 0x08) >> 3); + vgid = (u8)((value32 & 0x3f0) >> 4); + v_nsts = (u8)(((value32 & 0x1c00) >> 10) + 1); + vpaid = (u16)((value32 & 0x3fe000) >> 13); + vtxops = (u8)((value32 & 0x400000) >> 22); + vrsv2 = (u8)((value32 & 0x800000) >> 23); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", + "VHT-SIG-A1"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x / %x / %x / %x / %x", + "BW/Rsv1/STBC/GID/Nsts/PAID/TXOPPS/Rsv2", v_rx_bw, + vrsv, vstbc, vgid, v_nsts, vpaid, vtxops, vrsv2); + + /*@ [VHT SIG A2] ====================================================*/ + value32 = odm_get_bb_reg(dm, R_0xf30, MASKDWORD); + + /* @sgi=(u8)(value32&0x01); */ + sgiext = (u8)(value32 & 0x03); + /* @fec = (u8)(value32&0x04); */ + fecext = (u8)((value32 & 0x0C) >> 2); + + v_mcss = (u8)((value32 & 0xf0) >> 4); + bf = (u8)((value32 & 0x100) >> 8); + vrsv = (u8)((value32 & 0x200) >> 9); + vhtcrc8 = (u16)((value32 & 0x3fc00) >> 10); + v_tail = (u8)((value32 & 0xfc0000) >> 18); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", "VHT-SIG-A2"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x / %x / %x / %x", + "SGI/FEC/MCS/BF/Rsv/CRC/tail", + sgiext, fecext, v_mcss, bf, vrsv, vhtcrc8, v_tail); + + /*@ [VHT SIG B] ====================================================*/ + value32 = odm_get_bb_reg(dm, R_0xf34, MASKDWORD); + + #if 0 + v_length = (u16)(value32 & 0x1fffff); + vbrsv = (u8)((value32 & 0x600000) >> 21); + vb_tail = (u16)((value32 & 0x1f800000) >> 23); + vbcrc = (u8)((value32 & 0x80000000) >> 31); + #endif + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", "VHT-SIG-B"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x", + "Codeword", value32); + + #if 0 + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x", + "length/Rsv/tail/CRC", + v_length, vbrsv, vb_tail, vbcrc); + #endif + } + + *_used = used; + *_out_len = out_len; +} +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_bb_hw_dbg_info_jgr3(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + char *tmp_string = NULL; + u8 rx_ht_bw = 0, rx_vht_bw = 0, rx_ht = 0; + static u8 v_rx_bw; + u32 value32 = 0; + u8 i = 0; + static u8 tail, parity, rsv, vrsv, smooth, htsound, agg; + static u8 stbc, vstbc, fec, fecext, sgi, sgiext, htltf, vgid, v_nsts; + static u8 vtxops, vrsv2, vbrsv, bf, vbcrc; + static u16 h_length, htcrc8, length; + static u16 vpaid; + static u16 v_length, vhtcrc8, v_mcss, v_tail, vb_tail; + static u8 hmcss, hrx_bw; + + PDM_SNPF(out_len, used, output + used, out_len - used, "\r\n %-35s\n", + "BB Report Info"); + + /*@ [Mode] =====================================================*/ + + value32 = odm_get_bb_reg(dm, R_0x2c20, MASKDWORD); + rx_ht = (u8)((value32 & 0xC0000) >> 18); + if (rx_ht == AD_VHT_MODE) + tmp_string = "VHT"; + else if (rx_ht == AD_HT_MODE) + tmp_string = "HT"; + else + tmp_string = "Legacy"; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s %s", "mode", tmp_string); + /*@ [RX counter Info] ===============================================*/ + + if (dm->support_ic_type & ODM_RTL8723F) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d", "CCK CCA cnt", + odm_get_bb_reg(dm, R_0x2aa0, 0xFFFF)); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d", "CCK CCA cnt", + odm_get_bb_reg(dm, R_0x2c08, 0xFFFF)); + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d", "OFDM CCA cnt", + odm_get_bb_reg(dm, R_0x2c08, 0xFFFF0000)); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d", "OFDM SBD Fail cnt", + odm_get_bb_reg(dm, R_0x2d20, 0xFFFF0000)); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", + "LSIG (parity Fail/rate Illegal) cnt", + odm_get_bb_reg(dm, R_0x2d04, 0xFFFF0000), + odm_get_bb_reg(dm, R_0x2d08, 0xFFFF)); + + value32 = odm_get_bb_reg(dm, R_0x2d10, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "HT/VHT MCS NOT SUPPORT cnt", + value32 & 0xFFFF, ((value32 & 0xFFFF0000) >> 16)); + + value32 = odm_get_bb_reg(dm, R_0x2d0c, MASKDWORD); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d", "VHT SIGA/SIGB CRC8 Fail cnt", + value32 & 0xFFFF, ((value32 & 0xFFFF0000) >> 16)); + /*@ [L-SIG Content] =================================================*/ + value32 = odm_get_bb_reg(dm, R_0x2c20, MASKDWORD); + + parity = (u8)((value32 & 0x20000) >> 17);/*@[17]*/ + length = (u16)((value32 & 0x1ffe0) >> 5);/*@[16:5]*/ + rsv = (u8)((value32 & 0x10) >> 4);/*@[4]*/ + + PDM_SNPF(out_len, used, output + used, out_len - used, "\r\n %-35s", + "L-SIG"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d M", "rate", + phydm_get_l_sig_rate(dm, (u8)(value32 & 0x0f))); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %d / %d", "Rsv/length/parity", rsv, length, + parity); + + if (rx_ht == AD_HT_MODE) { + /*@ [HT SIG 1] ======================================================*/ + value32 = odm_get_bb_reg(dm, R_0x2c2c, MASKDWORD); + + hmcss = (u8)(value32 & 0x7F); + hrx_bw = (u8)((value32 & 0x80) >> 7); + h_length = (u16)((value32 & 0x0fff00) >> 8); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", "HT-SIG1"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %d / %d / %d", "MCS/BW/length", + hmcss, hrx_bw, h_length); + /*@ [HT SIG 2] ======================================================*/ + value32 = odm_get_bb_reg(dm, R_0x2c30, MASKDWORD); + smooth = (u8)(value32 & 0x01); + htsound = (u8)((value32 & 0x02) >> 1); + rsv = (u8)((value32 & 0x04) >> 2); + agg = (u8)((value32 & 0x08) >> 3); + stbc = (u8)((value32 & 0x30) >> 4); + fec = (u8)((value32 & 0x40) >> 6); + sgi = (u8)((value32 & 0x80) >> 7); + htltf = (u8)((value32 & 0x300) >> 8); + htcrc8 = (u16)((value32 & 0x3fc00) >> 10); + tail = (u8)((value32 & 0xfc0000) >> 18); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", + "HT-SIG2"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x / %x / %x", + "Smooth/NoSound/Rsv/Aggregate/STBC/LDPC", + smooth, htsound, rsv, agg, stbc, fec); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x", + "SGI/E-HT-LTFs/CRC/tail", + sgi, htltf, htcrc8, tail); + } else if (rx_ht == AD_VHT_MODE) { + /*@ [VHT SIG A1] ====================================================*/ + value32 = odm_get_bb_reg(dm, R_0x2c2c, MASKDWORD); + + v_rx_bw = (u8)(value32 & 0x03); + vrsv = (u8)((value32 & 0x04) >> 2); + vstbc = (u8)((value32 & 0x08) >> 3); + vgid = (u8)((value32 & 0x3f0) >> 4); + v_nsts = (u8)(((value32 & 0x1c00) >> 10) + 1); + vpaid = (u16)((value32 & 0x3fe000) >> 13); + vtxops = (u8)((value32 & 0x400000) >> 22); + vrsv2 = (u8)((value32 & 0x800000) >> 23); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", + "VHT-SIG-A1"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x / %x / %x / %x / %x", + "BW/Rsv1/STBC/GID/Nsts/PAID/TXOPPS/Rsv2", v_rx_bw, + vrsv, vstbc, vgid, v_nsts, vpaid, vtxops, vrsv2); + + /*@ [VHT SIG A2] ====================================================*/ + value32 = odm_get_bb_reg(dm, R_0x2c30, MASKDWORD); + + /* @sgi=(u8)(value32&0x01); */ + sgiext = (u8)(value32 & 0x03); + /* @fec = (u8)(value32&0x04); */ + fecext = (u8)((value32 & 0x0C) >> 2); + + v_mcss = (u8)((value32 & 0xf0) >> 4); + bf = (u8)((value32 & 0x100) >> 8); + vrsv = (u8)((value32 & 0x200) >> 9); + vhtcrc8 = (u16)((value32 & 0x3fc00) >> 10); + v_tail = (u8)((value32 & 0xfc0000) >> 18); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", "VHT-SIG-A2"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x / %x / %x / %x", + "SGI/FEC/MCS/BF/Rsv/CRC/tail", + sgiext, fecext, v_mcss, bf, vrsv, vhtcrc8, v_tail); + + /*@ [VHT SIG B] ====================================================*/ + value32 = odm_get_bb_reg(dm, R_0x2c34, MASKDWORD); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s", "VHT-SIG-B"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x", + "Codeword", value32); + + if (v_rx_bw == 0) { + v_length = (u16)(value32 & 0x1ffff); + vbrsv = (u8)((value32 & 0xE0000) >> 17); + vb_tail = (u16)((value32 & 0x03F00000) >> 20); + } else if (v_rx_bw == 1) { + v_length = (u16)(value32 & 0x7FFFF); + vbrsv = (u8)((value32 & 0x180000) >> 19); + vb_tail = (u16)((value32 & 0x07E00000) >> 21); + } else if (v_rx_bw == 2) { + v_length = (u16)(value32 & 0x1fffff); + vbrsv = (u8)((value32 & 0x600000) >> 21); + vb_tail = (u16)((value32 & 0x1f800000) >> 23); + } + vbcrc = (u8)((value32 & 0x80000000) >> 31); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n %-35s = %x / %x / %x / %x", + "length/Rsv/tail/CRC", + v_length, vbrsv, vb_tail, vbcrc); + } + + *_used = used; + *_out_len = out_len; +} +#endif + +u8 phydm_get_l_sig_rate(void *dm_void, u8 rate_idx_l_sig) +{ + u8 rate_idx = 0xff; + + switch (rate_idx_l_sig) { + case 0x0b: + rate_idx = 6; + break; + case 0x0f: + rate_idx = 9; + break; + case 0x0a: + rate_idx = 12; + break; + case 0x0e: + rate_idx = 18; + break; + case 0x09: + rate_idx = 24; + break; + case 0x0d: + rate_idx = 36; + break; + case 0x08: + rate_idx = 48; + break; + case 0x0c: + rate_idx = 54; + break; + default: + rate_idx = 0xff; + break; + } + + return rate_idx; +} + +void phydm_bb_hw_dbg_info(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + + switch (dm->ic_ip_series) { + #if (ODM_IC_11N_SERIES_SUPPORT) + case PHYDM_IC_N: + phydm_bb_hw_dbg_info_n(dm, &used, output, &out_len); + break; + #endif + + #if (ODM_IC_11AC_SERIES_SUPPORT) + case PHYDM_IC_AC: + phydm_bb_hw_dbg_info_ac(dm, &used, output, &out_len); + phydm_reset_bb_hw_cnt(dm); + #if (RTL8822B_SUPPORT) + phydm_bb_hw_dbg_info_8822b(dm, &used, output, &out_len); + #endif + break; + #endif + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + case PHYDM_IC_JGR3: + phydm_bb_hw_dbg_info_jgr3(dm, &used, output, &out_len); + phydm_reset_bb_hw_cnt(dm); + break; + #endif + default: + break; + } + + *_used = used; + *_out_len = out_len; +} + +#endif /*@#ifdef CONFIG_PHYDM_DEBUG_FUNCTION*/ + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + +void phydm_dm_summary_cli_win(void *dm_void, char *buf, u8 macid) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_cfo_track_struct *cfo_t = &dm->dm_cfo_track; + struct cmn_sta_info *sta = NULL; + struct ra_sta_info *ra = NULL; + struct dtp_info *dtp = NULL; + u64 comp = dm->support_ability; + u64 pause_comp = dm->pause_ability; + + if (!dm->is_linked) { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "[%s]No Link !!!\n", __func__); + RT_PRINT(buf); + return; + } + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "00.(%s) %-12s: IGI=0x%x, Dyn_Rng=0x%x~0x%x, FA_th={%d,%d,%d}\n", + ((comp & ODM_BB_DIG) ? + ((pause_comp & ODM_BB_DIG) ? "P" : "V") : "."), + "DIG", + dig_t->cur_ig_value, + dig_t->rx_gain_range_min, dig_t->rx_gain_range_max, + dig_t->fa_th[0], dig_t->fa_th[1], dig_t->fa_th[2]); + RT_PRINT(buf); + + sta = dm->phydm_sta_info[macid]; + if (is_sta_active(sta)) { + ra = &sta->ra_info; + dtp = &sta->dtp_stat; + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "01.(%s) %-12s: rssi_lv=%d, mask=0x%llx\n", + ((comp & ODM_BB_RA_MASK) ? + ((pause_comp & ODM_BB_RA_MASK) ? "P" : "V") : "."), + "RaMask", + ra->rssi_level, ra->ramask); + RT_PRINT(buf); + + #ifdef CONFIG_DYNAMIC_TX_TWR + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "02.(%s) %-12s: pwr_lv=%d\n", + ((comp & ODM_BB_DYNAMIC_TXPWR) ? + ((pause_comp & ODM_BB_DYNAMIC_TXPWR) ? "P" : "V") : "."), + "DynTxPwr", + dtp->sta_tx_high_power_lvl); + RT_PRINT(buf); + #endif + } + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "05.(%s) %-12s: cck_pd_lv=%d\n", + ((comp & ODM_BB_CCK_PD) ? + ((pause_comp & ODM_BB_CCK_PD) ? "P" : "V") : "."), + "CCK_PD", dm->dm_cckpd_table.cck_pd_lv); + RT_PRINT(buf); + +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "06.(%s) %-12s: div_type=%d, curr_ant=%s\n", + ((comp & ODM_BB_ANT_DIV) ? + ((pause_comp & ODM_BB_ANT_DIV) ? "P" : "V") : "."), + "ANT_DIV", + dm->ant_div_type, + (dm->dm_fat_table.rx_idle_ant == MAIN_ANT) ? "MAIN" : "AUX"); + RT_PRINT(buf); +#endif + +#ifdef PHYDM_POWER_TRAINING_SUPPORT + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "08.(%s) %-12s: PT_score=%d, disable_PT=%d\n", + ((comp & ODM_BB_PWR_TRAIN) ? + ((pause_comp & ODM_BB_PWR_TRAIN) ? "P" : "V") : "."), + "PwrTrain", + dm->pow_train_table.pow_train_score, + dm->is_disable_power_training); + RT_PRINT(buf); +#endif + +#ifdef CONFIG_PHYDM_DFS_MASTER + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "11.(%s) %-12s: dbg_mode=%d, region_domain=%d\n", + ((comp & ODM_BB_DFS) ? + ((pause_comp & ODM_BB_DFS) ? "P" : "V") : "."), + "DFS", + dm->dfs.dbg_mode, dm->dfs_region_domain); + RT_PRINT(buf); +#endif +#ifdef PHYDM_SUPPORT_ADAPTIVITY + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "13.(%s) %-12s: th{l2h, h2l}={%d, %d}, edcca_flag=%d\n", + ((comp & ODM_BB_ADAPTIVITY) ? + ((pause_comp & ODM_BB_ADAPTIVITY) ? "P" : "V") : "."), + "Adaptivity", + dm->adaptivity.th_l2h, dm->adaptivity.th_h2l, + dm->false_alm_cnt.edcca_flag); + RT_PRINT(buf); +#endif + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "14.(%s) %-12s: CFO_avg=%d kHz, CFO_traking=%s%d\n", + ((comp & ODM_BB_CFO_TRACKING) ? + ((pause_comp & ODM_BB_CFO_TRACKING) ? "P" : "V") : "."), + "CfoTrack", + cfo_t->CFO_ave_pre, + ((cfo_t->crystal_cap > cfo_t->def_x_cap) ? "+" : "-"), + DIFF_2(cfo_t->crystal_cap, cfo_t->def_x_cap)); + RT_PRINT(buf); + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "15.(%s) %-12s: ratio{nhm, clm}={%d, %d}, level{valid, RSSI}={%d, %d}\n", + ((comp & ODM_BB_ENV_MONITOR) ? + ((pause_comp & ODM_BB_ENV_MONITOR) ? "P" : "V") : "."), + "EnvMntr", + dm->dm_ccx_info.nhm_ratio, dm->dm_ccx_info.clm_ratio, + dm->dm_ccx_info.nhm_level_valid, dm->dm_ccx_info.nhm_level); + RT_PRINT(buf); +#ifdef PHYDM_PRIMARY_CCA + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "16.(%s) %-12s: CCA @ (%s SB)\n", + ((comp & ODM_BB_PRIMARY_CCA) ? + ((pause_comp & ODM_BB_PRIMARY_CCA) ? "P" : "V") : "."), + "PriCCA", + ((dm->dm_pri_cca.mf_state == MF_USC_LSC) ? "D" : + ((dm->dm_pri_cca.mf_state == MF_LSC) ? "L" : "U"))); + RT_PRINT(buf); +#endif +#ifdef CONFIG_ADAPTIVE_SOML + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "17.(%s) %-12s: soml_en = %s\n", + ((comp & ODM_BB_ADAPTIVE_SOML) ? + ((pause_comp & ODM_BB_ADAPTIVE_SOML) ? "P" : "V") : "."), + "A-SOML", + (dm->dm_soml_table.soml_last_state == SOML_ON) ? + "ON" : "OFF"); + RT_PRINT(buf); +#endif +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "18.(%s) %-12s:\n", + ((comp & ODM_BB_LNA_SAT_CHK) ? + ((pause_comp & ODM_BB_LNA_SAT_CHK) ? "P" : "V") : "."), + "LNA_SAT_CHK"); + RT_PRINT(buf); +#endif +} + +void phydm_basic_dbg_msg_cli_win(void *dm_void, char *buf) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + struct phydm_cfo_track_struct *cfo_t = &dm->dm_cfo_track; + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info_win_bkp; + struct phydm_phystatus_statistic *dbg_s = &dbg->physts_statistic_info; + struct phydm_phystatus_avg *dbg_avg = &dbg->phystatus_statistic_avg; + + char *rate_type = NULL; + u8 tmp_rssi_avg[4]; + u8 tmp_snr_avg[4]; + u8 tmp_evm_avg[4]; + u32 tmp_cnt = 0; + u8 macid, target_macid = 0; + u8 i = 0; + u8 rate_num = dm->num_rf_path; + u8 ss_ofst = 0; + struct cmn_sta_info *entry = NULL; + char dbg_buf[PHYDM_SNPRINT_SIZE] = {0}; + + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n PHYDM Common Dbg Msg --------->"); + RT_PRINT(buf); + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n System up time=%d", dm->phydm_sys_up_time); + RT_PRINT(buf); + + if (dm->is_linked) { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n ID=((%d)), BW=((%d)), fc=((CH-%d))", + dm->curr_station_id, 20 << *dm->band_width, *dm->channel); + RT_PRINT(buf); + + if (((*dm->channel <= 14) && (*dm->band_width == CHANNEL_WIDTH_40)) && + (dm->support_ic_type & ODM_IC_11N_SERIES)) { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n Primary CCA at ((%s SB))", + (*dm->sec_ch_offset == SECOND_CH_AT_LSB) ? "U" : "L"); + RT_PRINT(buf); + } + + if (dm->cck_new_agc || dm->rx_rate > ODM_RATE11M) { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n [AGC Idx] {0x%x, 0x%x, 0x%x, 0x%x}", + dm->ofdm_agc_idx[0], dm->ofdm_agc_idx[1], + dm->ofdm_agc_idx[2], dm->ofdm_agc_idx[3]); + RT_PRINT(buf); + } else { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n [CCK AGC Idx] {LNA,VGA}={0x%x, 0x%x}", + dm->cck_lna_idx, dm->cck_vga_idx); + RT_PRINT(buf); + } + + phydm_print_rate_2_buff(dm, dm->rx_rate, dbg_buf, PHYDM_SNPRINT_SIZE); + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n RSSI:{%d, %d, %d, %d}, RxRate:%s (0x%x)", + (dm->rssi_a == 0xff) ? 0 : dm->rssi_a, + (dm->rssi_b == 0xff) ? 0 : dm->rssi_b, + (dm->rssi_c == 0xff) ? 0 : dm->rssi_c, + (dm->rssi_d == 0xff) ? 0 : dm->rssi_d, + dbg_buf, dm->rx_rate); + RT_PRINT(buf); + + phydm_print_rate_2_buff(dm, dm->phy_dbg_info.beacon_phy_rate, dbg_buf, PHYDM_SNPRINT_SIZE); + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n Beacon_cnt=%d, rate_idx:%s (0x%x)", + dm->phy_dbg_info.beacon_cnt_in_period, + dbg_buf, + dm->phy_dbg_info.beacon_phy_rate); + RT_PRINT(buf); + + /*Show phydm_rx_rate_distribution;*/ + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n [RxRate Cnt] =============>"); + RT_PRINT(buf); + + /*@======CCK=================================================*/ + if (*dm->channel <= 14) { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n * CCK = {%d, %d, %d, %d}", + dbg->num_qry_legacy_pkt[0], dbg->num_qry_legacy_pkt[1], + dbg->num_qry_legacy_pkt[2], dbg->num_qry_legacy_pkt[3]); + RT_PRINT(buf); + } + /*@======OFDM================================================*/ + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n * OFDM = {%d, %d, %d, %d, %d, %d, %d, %d}", + dbg->num_qry_legacy_pkt[4], dbg->num_qry_legacy_pkt[5], + dbg->num_qry_legacy_pkt[6], dbg->num_qry_legacy_pkt[7], + dbg->num_qry_legacy_pkt[8], dbg->num_qry_legacy_pkt[9], + dbg->num_qry_legacy_pkt[10], dbg->num_qry_legacy_pkt[11]); + RT_PRINT(buf); + + /*@======HT==================================================*/ + if (dbg->ht_pkt_not_zero) { + for (i = 0; i < rate_num; i++) { + ss_ofst = (i << 3); + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n * HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}", + (ss_ofst), (ss_ofst + 7), + dbg->num_qry_ht_pkt[ss_ofst + 0], dbg->num_qry_ht_pkt[ss_ofst + 1], + dbg->num_qry_ht_pkt[ss_ofst + 2], dbg->num_qry_ht_pkt[ss_ofst + 3], + dbg->num_qry_ht_pkt[ss_ofst + 4], dbg->num_qry_ht_pkt[ss_ofst + 5], + dbg->num_qry_ht_pkt[ss_ofst + 6], dbg->num_qry_ht_pkt[ss_ofst + 7]); + RT_PRINT(buf); + } + + if (dbg->low_bw_20_occur) { + for (i = 0; i < rate_num; i++) { + ss_ofst = (i << 3); + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n * [Low BW 20M] HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}", + (ss_ofst), (ss_ofst + 7), + dbg->num_qry_pkt_sc_20m[ss_ofst + 0], dbg->num_qry_pkt_sc_20m[ss_ofst + 1], + dbg->num_qry_pkt_sc_20m[ss_ofst + 2], dbg->num_qry_pkt_sc_20m[ss_ofst + 3], + dbg->num_qry_pkt_sc_20m[ss_ofst + 4], dbg->num_qry_pkt_sc_20m[ss_ofst + 5], + dbg->num_qry_pkt_sc_20m[ss_ofst + 6], dbg->num_qry_pkt_sc_20m[ss_ofst + 7]); + RT_PRINT(buf); + } + } + } + +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + /*@======VHT=================================================*/ + if (dbg->vht_pkt_not_zero) { + for (i = 0; i < rate_num; i++) { + ss_ofst = 10 * i; + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n * VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}", + (i + 1), + dbg->num_qry_vht_pkt[ss_ofst + 0], dbg->num_qry_vht_pkt[ss_ofst + 1], + dbg->num_qry_vht_pkt[ss_ofst + 2], dbg->num_qry_vht_pkt[ss_ofst + 3], + dbg->num_qry_vht_pkt[ss_ofst + 4], dbg->num_qry_vht_pkt[ss_ofst + 5], + dbg->num_qry_vht_pkt[ss_ofst + 6], dbg->num_qry_vht_pkt[ss_ofst + 7], + dbg->num_qry_vht_pkt[ss_ofst + 8], dbg->num_qry_vht_pkt[ss_ofst + 9]); + RT_PRINT(buf); + } + + if (dbg->low_bw_20_occur) { + for (i = 0; i < rate_num; i++) { + ss_ofst = 10 * i; + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n *[Low BW 20M] VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}", + (i + 1), + dbg->num_qry_pkt_sc_20m[ss_ofst + 0], dbg->num_qry_pkt_sc_20m[ss_ofst + 1], + dbg->num_qry_pkt_sc_20m[ss_ofst + 2], dbg->num_qry_pkt_sc_20m[ss_ofst + 3], + dbg->num_qry_pkt_sc_20m[ss_ofst + 4], dbg->num_qry_pkt_sc_20m[ss_ofst + 5], + dbg->num_qry_pkt_sc_20m[ss_ofst + 6], dbg->num_qry_pkt_sc_20m[ss_ofst + 7], + dbg->num_qry_pkt_sc_20m[ss_ofst + 8], dbg->num_qry_pkt_sc_20m[ss_ofst + 9]); + RT_PRINT(buf); + } + } + + if (dbg->low_bw_40_occur) { + for (i = 0; i < rate_num; i++) { + ss_ofst = 10 * i; + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n *[Low BW 40M] VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}", + (i + 1), + dbg->num_qry_pkt_sc_40m[ss_ofst + 0], dbg->num_qry_pkt_sc_40m[ss_ofst + 1], + dbg->num_qry_pkt_sc_40m[ss_ofst + 2], dbg->num_qry_pkt_sc_40m[ss_ofst + 3], + dbg->num_qry_pkt_sc_40m[ss_ofst + 4], dbg->num_qry_pkt_sc_40m[ss_ofst + 5], + dbg->num_qry_pkt_sc_40m[ss_ofst + 6], dbg->num_qry_pkt_sc_40m[ss_ofst + 7], + dbg->num_qry_pkt_sc_40m[ss_ofst + 8], dbg->num_qry_pkt_sc_40m[ss_ofst + 9]); + RT_PRINT(buf); + } + } + } +#endif + + //1 Show phydm_avg_phystatus_val + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n [Avg PHY Statistic] ==============>\n"); + RT_PRINT(buf); + + /*===[Beacon]===*/ + switch (dm->num_rf_path) { +#if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1], + dbg_avg->rssi_beacon_avg[2], + dbg_avg->rssi_beacon_avg[3]); + break; +#endif +#if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1], + dbg_avg->rssi_beacon_avg[2]); + break; +#endif +#if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1]); + break; +#endif + default: + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0]); + break; + } + RT_PRINT(buf); + + /*===[CCK]===*/ + switch (dm->num_rf_path) { +#ifdef PHYSTS_3RD_TYPE_SUPPORT + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, + dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0], + dbg_avg->rssi_cck_avg_abv_2ss[1], + dbg_avg->rssi_cck_avg_abv_2ss[2]); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, + dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0], + dbg_avg->rssi_cck_avg_abv_2ss[1]); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, + dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0]); + break; + #endif +#endif + default: + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, + dbg_avg->rssi_cck_avg); + break; + } + RT_PRINT(buf); + + for (i = 0; i <= 4; i++) { + if (i > dm->num_rf_path) + break; + + odm_memory_set(dm, tmp_rssi_avg, 0, 4); + odm_memory_set(dm, tmp_snr_avg, 0, 4); + odm_memory_set(dm, tmp_evm_avg, 0, 4); + + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (i == 4) { + rate_type = "[4-SS]"; + tmp_cnt = dbg_s->rssi_4ss_cnt; + odm_move_memory(dm, tmp_rssi_avg, dbg_avg->rssi_4ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, dbg_avg->snr_4ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, dbg_avg->evm_4ss_avg, 4); + } else + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + if (i == 3) { + rate_type = "[3-SS]"; + tmp_cnt = dbg_s->rssi_3ss_cnt; + odm_move_memory(dm, tmp_rssi_avg, dbg_avg->rssi_3ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, dbg_avg->snr_3ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, dbg_avg->evm_3ss_avg, 3); + } else + #endif + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (i == 2) { + rate_type = "[2-SS]"; + tmp_cnt = dbg_s->rssi_2ss_cnt; + odm_move_memory(dm, tmp_rssi_avg, dbg_avg->rssi_2ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, dbg_avg->snr_2ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, dbg_avg->evm_2ss_avg, 2); + } else + #endif + if (i == 1) { + rate_type = "[1-SS]"; + tmp_cnt = dbg_s->rssi_1ss_cnt; + odm_move_memory(dm, tmp_rssi_avg, dbg_avg->rssi_1ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, dbg_avg->snr_1ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, &dbg_avg->evm_1ss_avg, 1); + } else { + rate_type = "[L-OFDM]"; + tmp_cnt = dbg_s->rssi_ofdm_cnt; + odm_move_memory(dm, tmp_rssi_avg, dbg_avg->rssi_ofdm_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, dbg_avg->snr_ofdm_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, &dbg_avg->evm_ofdm_avg, 1); + } + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d} SNR:{%.2d, %.2d, %.2d, %.2d} EVM:{-%.2d, -%.2d, -%.2d, -%.2d}\n", + rate_type, tmp_cnt, + tmp_rssi_avg[0], tmp_rssi_avg[1], tmp_rssi_avg[2], tmp_rssi_avg[3], + tmp_snr_avg[0], tmp_snr_avg[1], tmp_snr_avg[2], tmp_snr_avg[3], + tmp_evm_avg[0], tmp_evm_avg[1], tmp_evm_avg[2], tmp_evm_avg[3]); + RT_PRINT(buf); + } + /*@----------------------------------------------------------*/ + + /*Print TX rate*/ + for (macid = 0; macid < ODM_ASSOCIATE_ENTRY_NUM; macid++) { + entry = dm->phydm_sta_info[macid]; + + if (is_sta_active(entry)) { + phydm_print_rate_2_buff(dm, entry->ra_info.curr_tx_rate, dbg_buf, PHYDM_SNPRINT_SIZE); + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n TxRate[%d]=%s (0x%x)", macid, dbg_buf, entry->ra_info.curr_tx_rate); + RT_PRINT(buf); + target_macid = macid; + break; + } + } + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n TP {Tx, Rx, Total} = {%d, %d, %d}Mbps, Traffic_Load=(%d))", + dm->tx_tp, dm->rx_tp, dm->total_tp, dm->traffic_load); + RT_PRINT(buf); + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n CFO_avg=((%d kHz)), CFO_traking = ((%s%d))", + cfo_t->CFO_ave_pre, + ((cfo_t->crystal_cap > cfo_t->def_x_cap) ? "+" : "-"), + DIFF_2(cfo_t->crystal_cap, cfo_t->def_x_cap)); + RT_PRINT(buf); + + /* @Condition number */ + #if (RTL8822B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822B) { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n Condi_Num=((%d.%.4d))", + dm->phy_dbg_info.condi_num >> 4, + phydm_show_fraction_num(dm->phy_dbg_info.condi_num & 0xf, 4)); + RT_PRINT(buf); + } + #endif + +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT || defined(PHYSTS_3RD_TYPE_SUPPORT)) + /*STBC or LDPC pkt*/ + if (dm->support_ic_type & (PHYSTS_2ND_TYPE_IC | + PHYSTS_3RD_TYPE_IC)) + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n Coding: LDPC=((%s)), STBC=((%s))", + (dm->phy_dbg_info.is_ldpc_pkt) ? "Y" : "N", + (dm->phy_dbg_info.is_stbc_pkt) ? "Y" : "N"); + RT_PRINT(buf); +#endif + + } else { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n No Link !!!"); + RT_PRINT(buf); + } + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n [CCA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}", + fa_t->cnt_cck_cca, fa_t->cnt_ofdm_cca, fa_t->cnt_cca_all); + RT_PRINT(buf); + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n [FA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}", + fa_t->cnt_cck_fail, fa_t->cnt_ofdm_fail, fa_t->cnt_all); + RT_PRINT(buf); + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n [OFDM FA] Parity=%d, Rate=%d, Fast_Fsync=%d, SBD=%d", + fa_t->cnt_parity_fail, fa_t->cnt_rate_illegal, + fa_t->cnt_fast_fsync, fa_t->cnt_sb_search_fail); + RT_PRINT(buf); + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, "\r\n [HT FA] CRC8=%d, MCS=%d", + fa_t->cnt_crc8_fail, fa_t->cnt_mcs_fail); + RT_PRINT(buf); + +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + if (dm->support_ic_type & (ODM_IC_11AC_SERIES | ODM_IC_JGR3_SERIES)) { + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n [VHT FA] SIGA_CRC8=%d, SIGB_CRC8=%d, MCS=%d", + fa_t->cnt_crc8_fail_vhta, fa_t->cnt_crc8_fail_vhtb, + fa_t->cnt_mcs_fail_vht); + RT_PRINT(buf); + } +#endif + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n [CRC32 OK Cnt] {CCK, OFDM, HT, VHT, Total} = {%d, %d, %d, %d, %d}", + fa_t->cnt_cck_crc32_ok, fa_t->cnt_ofdm_crc32_ok, + fa_t->cnt_ht_crc32_ok, fa_t->cnt_vht_crc32_ok, + fa_t->cnt_crc32_ok_all); + RT_PRINT(buf); + + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n [CRC32 Err Cnt] {CCK, OFDM, HT, VHT, Total} = {%d, %d, %d, %d, %d}", + fa_t->cnt_cck_crc32_error, fa_t->cnt_ofdm_crc32_error, + fa_t->cnt_ht_crc32_error, fa_t->cnt_vht_crc32_error, + fa_t->cnt_crc32_error_all); + RT_PRINT(buf); + + if (fa_t->ofdm2_rate_idx) { + phydm_print_rate_2_buff(dm, fa_t->ofdm2_rate_idx, + dbg_buf, PHYDM_SNPRINT_SIZE); + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n [OFDM:%s CRC32 Cnt] {error, ok}= {%d, %d} (%d percent)", + dbg_buf, fa_t->cnt_ofdm2_crc32_error, + fa_t->cnt_ofdm2_crc32_ok, fa_t->ofdm2_pcr); + RT_PRINT(buf); + } + + if (fa_t->ht2_rate_idx) { + phydm_print_rate_2_buff(dm, fa_t->ht2_rate_idx, dbg_buf, + PHYDM_SNPRINT_SIZE); + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n [HT :%s CRC32 Cnt] {error, ok}= {%d, %d} (%d percent)", + dbg_buf, fa_t->cnt_ht2_crc32_error, + fa_t->cnt_ht2_crc32_ok, fa_t->ht2_pcr); + RT_PRINT(buf); + } + +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + if (dm->support_ic_type & (ODM_IC_11AC_SERIES | ODM_IC_JGR3_SERIES)) { + if (fa_t->vht2_rate_idx) { + phydm_print_rate_2_buff(dm, fa_t->vht2_rate_idx, + dbg_buf, PHYDM_SNPRINT_SIZE); + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n [VHT :%s CRC32 Cnt] {error, ok}= {%d, %d} (%d percent)", + dbg_buf, fa_t->cnt_vht2_crc32_error, + fa_t->cnt_vht2_crc32_ok, fa_t->vht2_pcr); + RT_PRINT(buf); + } + } +#endif + + if (dm->support_ic_type & (ODM_IC_11N_SERIES | ODM_IC_11AC_SERIES)) + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n is_linked = %d, Num_client = %d, rssi_min = %d, IGI = 0x%x, bNoisy=%d\n", + dm->is_linked, dm->number_linked_client, dm->rssi_min, + dm->dm_dig_table.cur_ig_value, dm->noisy_decision); + else + RT_SPRINTF(buf, DBGM_CLI_BUF_SIZE, + "\r\n is_linked = %d, Num_client = %d, rssi_min = %d, IGI = 0x%x\n", + dm->is_linked, dm->number_linked_client, dm->rssi_min, + dm->dm_dig_table.cur_ig_value); + + RT_PRINT(buf); + + phydm_dm_summary_cli_win(dm, buf, target_macid); +} + +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION +void phydm_sbd_check( + struct dm_struct *dm) +{ + static u32 pkt_cnt; + static boolean sbd_state; + u32 sym_count, count, value32; + + if (sbd_state == 0) { + pkt_cnt++; + /*read SBD conter once every 5 packets*/ + if (pkt_cnt % 5 == 0) { + odm_set_timer(dm, &dm->sbdcnt_timer, 0); /*@ms*/ + sbd_state = 1; + } + } else { /*read counter*/ + value32 = odm_get_bb_reg(dm, R_0xf98, MASKDWORD); + sym_count = (value32 & 0x7C000000) >> 26; + count = (value32 & 0x3F00000) >> 20; + pr_debug("#SBD# sym_count %d count %d\n", sym_count, count); + sbd_state = 0; + } +} +#endif + +void phydm_sbd_callback( + struct phydm_timer_list *timer) +{ +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + void *adapter = timer->Adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA((PADAPTER)adapter); + struct dm_struct *dm = &hal_data->DM_OutSrc; + +#if USE_WORKITEM + odm_schedule_work_item(&dm->sbdcnt_workitem); +#else + phydm_sbd_check(dm); +#endif +#endif +} + +void phydm_sbd_workitem_callback( + void *context) +{ +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA((PADAPTER)adapter); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + phydm_sbd_check(dm); +#endif +} +#endif + +void phydm_reset_rx_rate_distribution(struct dm_struct *dm) +{ + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + + odm_memory_set(dm, &dbg->num_qry_legacy_pkt[0], 0, + (LEGACY_RATE_NUM * 2)); + odm_memory_set(dm, &dbg->num_qry_ht_pkt[0], 0, + (HT_RATE_NUM * 2)); + odm_memory_set(dm, &dbg->num_qry_pkt_sc_20m[0], 0, + (LOW_BW_RATE_NUM * 2)); + + dbg->ht_pkt_not_zero = false; + dbg->low_bw_20_occur = false; + +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + odm_memory_set(dm, &dbg->num_qry_vht_pkt[0], 0, VHT_RATE_NUM * 2); + odm_memory_set(dm, &dbg->num_qry_pkt_sc_40m[0], 0, LOW_BW_RATE_NUM * 2); + #if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT == 1) || (defined(PHYSTS_3RD_TYPE_SUPPORT)) + odm_memory_set(dm, &dbg->num_mu_vht_pkt[0], 0, VHT_RATE_NUM * 2); + #endif + dbg->vht_pkt_not_zero = false; + dbg->low_bw_40_occur = false; +#endif +} + +void phydm_rx_rate_distribution(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + u8 i = 0; + u8 rate_num = dm->num_rf_path, ss_ofst = 0; + + PHYDM_DBG(dm, DBG_CMN, "[RxRate Cnt] =============>\n"); + + /*@======CCK=========================================================*/ + if (*dm->channel <= 14) { + PHYDM_DBG(dm, DBG_CMN, "* CCK = {%d, %d, %d, %d}\n", + dbg->num_qry_legacy_pkt[0], + dbg->num_qry_legacy_pkt[1], + dbg->num_qry_legacy_pkt[2], + dbg->num_qry_legacy_pkt[3]); + } + /*@======OFDM========================================================*/ + PHYDM_DBG(dm, DBG_CMN, "* OFDM = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + dbg->num_qry_legacy_pkt[4], dbg->num_qry_legacy_pkt[5], + dbg->num_qry_legacy_pkt[6], dbg->num_qry_legacy_pkt[7], + dbg->num_qry_legacy_pkt[8], dbg->num_qry_legacy_pkt[9], + dbg->num_qry_legacy_pkt[10], dbg->num_qry_legacy_pkt[11]); + + /*@======HT==========================================================*/ + if (dbg->ht_pkt_not_zero) { + for (i = 0; i < rate_num; i++) { + ss_ofst = (i << 3); + + PHYDM_DBG(dm, DBG_CMN, + "* HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (ss_ofst), (ss_ofst + 7), + dbg->num_qry_ht_pkt[ss_ofst + 0], + dbg->num_qry_ht_pkt[ss_ofst + 1], + dbg->num_qry_ht_pkt[ss_ofst + 2], + dbg->num_qry_ht_pkt[ss_ofst + 3], + dbg->num_qry_ht_pkt[ss_ofst + 4], + dbg->num_qry_ht_pkt[ss_ofst + 5], + dbg->num_qry_ht_pkt[ss_ofst + 6], + dbg->num_qry_ht_pkt[ss_ofst + 7]); + } + + if (dbg->low_bw_20_occur) { + for (i = 0; i < rate_num; i++) { + ss_ofst = (i << 3); + + PHYDM_DBG(dm, DBG_CMN, + "* [Low BW 20M] HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (ss_ofst), (ss_ofst + 7), + dbg->num_qry_pkt_sc_20m[ss_ofst + 0], + dbg->num_qry_pkt_sc_20m[ss_ofst + 1], + dbg->num_qry_pkt_sc_20m[ss_ofst + 2], + dbg->num_qry_pkt_sc_20m[ss_ofst + 3], + dbg->num_qry_pkt_sc_20m[ss_ofst + 4], + dbg->num_qry_pkt_sc_20m[ss_ofst + 5], + dbg->num_qry_pkt_sc_20m[ss_ofst + 6], + dbg->num_qry_pkt_sc_20m[ss_ofst + 7]); + } + } + } + +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + /*@======VHT==========================================================*/ + if (dbg->vht_pkt_not_zero) { + for (i = 0; i < rate_num; i++) { + ss_ofst = 10 * i; + + PHYDM_DBG(dm, DBG_CMN, + "* VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}\n", + (i + 1), + dbg->num_qry_vht_pkt[ss_ofst + 0], + dbg->num_qry_vht_pkt[ss_ofst + 1], + dbg->num_qry_vht_pkt[ss_ofst + 2], + dbg->num_qry_vht_pkt[ss_ofst + 3], + dbg->num_qry_vht_pkt[ss_ofst + 4], + dbg->num_qry_vht_pkt[ss_ofst + 5], + dbg->num_qry_vht_pkt[ss_ofst + 6], + dbg->num_qry_vht_pkt[ss_ofst + 7], + dbg->num_qry_vht_pkt[ss_ofst + 8], + dbg->num_qry_vht_pkt[ss_ofst + 9]); + } + + if (dbg->low_bw_20_occur) { + for (i = 0; i < rate_num; i++) { + ss_ofst = 10 * i; + + PHYDM_DBG(dm, DBG_CMN, + "*[Low BW 20M] VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}\n", + (i + 1), + dbg->num_qry_pkt_sc_20m[ss_ofst + 0], + dbg->num_qry_pkt_sc_20m[ss_ofst + 1], + dbg->num_qry_pkt_sc_20m[ss_ofst + 2], + dbg->num_qry_pkt_sc_20m[ss_ofst + 3], + dbg->num_qry_pkt_sc_20m[ss_ofst + 4], + dbg->num_qry_pkt_sc_20m[ss_ofst + 5], + dbg->num_qry_pkt_sc_20m[ss_ofst + 6], + dbg->num_qry_pkt_sc_20m[ss_ofst + 7], + dbg->num_qry_pkt_sc_20m[ss_ofst + 8], + dbg->num_qry_pkt_sc_20m[ss_ofst + 9]); + } + } + + if (dbg->low_bw_40_occur) { + for (i = 0; i < rate_num; i++) { + ss_ofst = 10 * i; + + PHYDM_DBG(dm, DBG_CMN, + "*[Low BW 40M] VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}\n", + (i + 1), + dbg->num_qry_pkt_sc_40m[ss_ofst + 0], + dbg->num_qry_pkt_sc_40m[ss_ofst + 1], + dbg->num_qry_pkt_sc_40m[ss_ofst + 2], + dbg->num_qry_pkt_sc_40m[ss_ofst + 3], + dbg->num_qry_pkt_sc_40m[ss_ofst + 4], + dbg->num_qry_pkt_sc_40m[ss_ofst + 5], + dbg->num_qry_pkt_sc_40m[ss_ofst + 6], + dbg->num_qry_pkt_sc_40m[ss_ofst + 7], + dbg->num_qry_pkt_sc_40m[ss_ofst + 8], + dbg->num_qry_pkt_sc_40m[ss_ofst + 9]); + } + } + } +#endif +} + +u16 phydm_rx_utility(void *dm_void, u16 avg_phy_rate, u8 rx_max_ss, + enum channel_width bw) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + u16 utility_primitive = 0, utility = 0; + + if (dbg->ht_pkt_not_zero) { + /*@ MCS7 20M: tp = 65, 1000/65 = 15.38, 65*15.5 = 1007*/ + utility_primitive = avg_phy_rate * 15 + (avg_phy_rate >> 1); + } +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + else if (dbg->vht_pkt_not_zero) { + /*@ VHT 1SS MCS9(fake) 20M: tp = 90, 1000/90 = 11.11, 65*11.125 = 1001*/ + utility_primitive = avg_phy_rate * 11 + (avg_phy_rate >> 3); + } +#endif + else { + /*@ 54M, 1000/54 = 18.5, 54*18.5 = 999*/ + utility_primitive = avg_phy_rate * 18 + (avg_phy_rate >> 1); + } + + utility = (utility_primitive / rx_max_ss) >> bw; + + if (utility > 1000) + utility = 1000; + + return utility; +} + +u16 phydm_rx_avg_phy_rate(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + u8 i = 0, rate_num = 0, rate_base = 0; + u16 rate = 0, avg_phy_rate = 0; + u32 pkt_cnt = 0, phy_rate_sum = 0; + + if (dbg->ht_pkt_not_zero) { + rate_num = HT_RATE_NUM; + rate_base = ODM_RATEMCS0; + for (i = 0; i < rate_num; i++) { + rate = phy_rate_table[i + rate_base] << *dm->band_width; + phy_rate_sum += dbg->num_qry_ht_pkt[i] * rate; + pkt_cnt += dbg->num_qry_ht_pkt[i]; + } + } +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + else if (dbg->vht_pkt_not_zero) { + rate_num = VHT_RATE_NUM; + rate_base = ODM_RATEVHTSS1MCS0; + for (i = 0; i < rate_num; i++) { + rate = phy_rate_table[i + rate_base] << *dm->band_width; + phy_rate_sum += dbg->num_qry_vht_pkt[i] * rate; + pkt_cnt += dbg->num_qry_vht_pkt[i]; + } + } +#endif + else { + for (i = ODM_RATE1M; i <= ODM_RATE54M; i++) { + /*SKIP 1M & 6M for beacon case*/ + if (*dm->channel < 36 && i == ODM_RATE1M) + continue; + + if (*dm->channel >= 36 && i == ODM_RATE6M) + continue; + + rate = phy_rate_table[i]; + phy_rate_sum += dbg->num_qry_legacy_pkt[i] * rate; + pkt_cnt += dbg->num_qry_legacy_pkt[i]; + } + } + +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + if (dbg->low_bw_40_occur) { + for (i = 0; i < LOW_BW_RATE_NUM; i++) { + rate = phy_rate_table[i + rate_base] + << CHANNEL_WIDTH_40; + phy_rate_sum += dbg->num_qry_pkt_sc_40m[i] * rate; + pkt_cnt += dbg->num_qry_pkt_sc_40m[i]; + } + } +#endif + + if (dbg->low_bw_20_occur) { + for (i = 0; i < LOW_BW_RATE_NUM; i++) { + rate = phy_rate_table[i + rate_base]; + phy_rate_sum += dbg->num_qry_pkt_sc_20m[i] * rate; + pkt_cnt += dbg->num_qry_pkt_sc_20m[i]; + } + } + + avg_phy_rate = (pkt_cnt == 0) ? 0 : (u16)(phy_rate_sum / pkt_cnt); + + return avg_phy_rate; +} + +void phydm_print_hist_2_buf(void *dm_void, u16 *val, u16 len, char *buf, + u16 buf_size) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (len == PHY_HIST_SIZE) { + PHYDM_SNPRINTF(buf, buf_size, + "[%.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d]", + val[0], val[1], val[2], val[3], val[4], + val[5], val[6], val[7], val[8], val[9], + val[10], val[11]); + } else if (len == (PHY_HIST_SIZE - 1)) { + PHYDM_SNPRINTF(buf, buf_size, + "[%.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d, %.2d]", + val[0], val[1], val[2], val[3], val[4], + val[5], val[6], val[7], val[8], val[9], + val[10]); + } +} + +void phydm_nss_hitogram(void *dm_void, enum PDM_RATE_TYPE rate_type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + char buf[PHYDM_SNPRINT_SIZE] = {0}; + u16 buf_size = PHYDM_SNPRINT_SIZE; + u16 h_size = PHY_HIST_SIZE; + u16 *evm_hist = &dbg_s->evm_1ss_hist[0]; + u16 *snr_hist = &dbg_s->snr_1ss_hist[0]; + u8 i = 0; + u8 ss = phydm_rate_type_2_num_ss(dm, rate_type); + + for (i = 0; i < ss; i++) { + if (rate_type == PDM_1SS) { + evm_hist = &dbg_s->evm_1ss_hist[0]; + snr_hist = &dbg_s->snr_1ss_hist[0]; + } else if (rate_type == PDM_2SS) { + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + evm_hist = &dbg_s->evm_2ss_hist[i][0]; + snr_hist = &dbg_s->snr_2ss_hist[i][0]; + #endif + } else if (rate_type == PDM_3SS) { + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + evm_hist = &dbg_s->evm_3ss_hist[i][0]; + snr_hist = &dbg_s->snr_3ss_hist[i][0]; + #endif + } else if (rate_type == PDM_4SS) { + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + evm_hist = &dbg_s->evm_4ss_hist[i][0]; + snr_hist = &dbg_s->snr_4ss_hist[i][0]; + #endif + } + + phydm_print_hist_2_buf(dm, evm_hist, h_size, buf, buf_size); + PHYDM_DBG(dm, DBG_CMN, "[%d-SS][EVM][%d]=%s\n", ss, i, buf); + phydm_print_hist_2_buf(dm, snr_hist, h_size, buf, buf_size); + PHYDM_DBG(dm, DBG_CMN, "[%d-SS][SNR][%d]=%s\n", ss, i, buf); + } +} + +#ifdef PHYDM_PHYSTAUS_AUTO_SWITCH +void phydm_show_cn_hitogram(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + u16 th_tmp[PHY_HIST_TH_SIZE]; + char buf[PHYDM_SNPRINT_SIZE] = {0}; + u8 i = 0; + u16 *cn_hist = NULL; + u32 cn_avg = 0; + + if (!dm->pkt_proc_struct.physts_auto_swch_en) + return; + + if (dm->num_rf_path == 1) + return; + + PHYDM_DBG(dm, DBG_CMN, "[Condition number Histogram] ========>\n"); +/*@===[Threshold]=============================================================*/ + for (i = 0; i < PHY_HIST_TH_SIZE; i++) + th_tmp[i] = dbg_i->cn_hist_th[i] >> 1; + + phydm_print_hist_2_buf(dm, th_tmp, + PHY_HIST_TH_SIZE, buf, PHYDM_SNPRINT_SIZE); + PHYDM_DBG(dm, DBG_CMN, "%-24s=%s\n", "[CN_TH]", buf); + +/*@===[Histogram]=============================================================*/ + + for (i = 1; i <= dm->num_rf_path; i++) { + if (dbg_s->p4_cnt[i] == 0) + continue; + + cn_avg = PHYDM_DIV((dbg_s->cn_sum[i] + + (dbg_s->p4_cnt[i] >> 1)) << 2, + dbg_s->p4_cnt[i]); /*u(8,1)<<2 -> u(10,3)*/ + + cn_hist = &dbg_s->cn_hist[i][0]; + phydm_print_hist_2_buf(dm, cn_hist, + PHY_HIST_SIZE, buf, PHYDM_SNPRINT_SIZE); + PHYDM_DBG(dm, DBG_CMN, "[%d-SS]%s=(avg:%d.%4d)%s\n", + i + 1, "[CN]", cn_avg >> 3, + phydm_show_fraction_num(cn_avg & 0x7, 3), buf); + } +} +#endif + +void phydm_show_phy_hitogram(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + char buf[PHYDM_SNPRINT_SIZE] = {0}; + u16 buf_size = PHYDM_SNPRINT_SIZE; + u16 th_size = PHY_HIST_SIZE - 1; + u8 i = 0; + + PHYDM_DBG(dm, DBG_CMN, "[PHY Histogram] ==============>\n"); +/*@===[Threshold]=============================================================*/ + phydm_print_hist_2_buf(dm, dbg_i->evm_hist_th, th_size, buf, buf_size); + PHYDM_DBG(dm, DBG_CMN, "%-16s=%s\n", "[EVM_TH]", buf); + + phydm_print_hist_2_buf(dm, dbg_i->snr_hist_th, th_size, buf, buf_size); + PHYDM_DBG(dm, DBG_CMN, "%-16s=%s\n", "[SNR_TH]", buf); +/*@===[OFDM]==================================================================*/ + if (dbg_s->rssi_ofdm_cnt) { + phydm_print_hist_2_buf(dm, dbg_s->evm_ofdm_hist, PHY_HIST_SIZE, + buf, buf_size); + PHYDM_DBG(dm, DBG_CMN, "%-14s=%s\n", "[OFDM][EVM]", buf); + + phydm_print_hist_2_buf(dm, dbg_s->snr_ofdm_hist, PHY_HIST_SIZE, + buf, buf_size); + PHYDM_DBG(dm, DBG_CMN, "%-14s=%s\n", "[OFDM][SNR]", buf); + } +/*@===[1-SS]==================================================================*/ + if (dbg_s->rssi_1ss_cnt) + phydm_nss_hitogram(dm, PDM_1SS); +/*@===[2-SS]==================================================================*/ + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if ((dm->support_ic_type & PHYDM_IC_ABOVE_2SS) && dbg_s->rssi_2ss_cnt) + phydm_nss_hitogram(dm, PDM_2SS); + #endif +/*@===[3-SS]==================================================================*/ + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + if ((dm->support_ic_type & PHYDM_IC_ABOVE_3SS) && dbg_s->rssi_3ss_cnt) + phydm_nss_hitogram(dm, PDM_3SS); + #endif +/*@===[4-SS]==================================================================*/ + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS && dbg_s->rssi_4ss_cnt) + phydm_nss_hitogram(dm, PDM_4SS); + #endif +} + +void phydm_avg_phy_val_nss(void *dm_void, u8 nss) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + struct phydm_phystatus_avg *dbg_avg = &dbg_i->phystatus_statistic_avg; + char *rate_type = NULL; + u32 *tmp_cnt = NULL; + u8 *tmp_rssi_avg = NULL; + u32 *tmp_rssi_sum = NULL; + u8 *tmp_snr_avg = NULL; + u32 *tmp_snr_sum = NULL; + u8 *tmp_evm_avg = NULL; + u32 *tmp_evm_sum = NULL; + u8 evm_rpt_show[RF_PATH_MEM_SIZE]; + u8 i = 0; + + odm_memory_set(dm, &evm_rpt_show[0], 0, RF_PATH_MEM_SIZE); + + switch (nss) { + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: + rate_type = "[4-SS]"; + tmp_cnt = &dbg_s->rssi_4ss_cnt; + tmp_rssi_avg = &dbg_avg->rssi_4ss_avg[0]; + tmp_snr_avg = &dbg_avg->snr_4ss_avg[0]; + tmp_rssi_sum = &dbg_s->rssi_4ss_sum[0]; + tmp_snr_sum = &dbg_s->snr_4ss_sum[0]; + tmp_evm_avg = &dbg_avg->evm_4ss_avg[0]; + tmp_evm_sum = &dbg_s->evm_4ss_sum[0]; + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: + rate_type = "[3-SS]"; + tmp_cnt = &dbg_s->rssi_3ss_cnt; + tmp_rssi_avg = &dbg_avg->rssi_3ss_avg[0]; + tmp_snr_avg = &dbg_avg->snr_3ss_avg[0]; + tmp_rssi_sum = &dbg_s->rssi_3ss_sum[0]; + tmp_snr_sum = &dbg_s->snr_3ss_sum[0]; + tmp_evm_avg = &dbg_avg->evm_3ss_avg[0]; + tmp_evm_sum = &dbg_s->evm_3ss_sum[0]; + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: + rate_type = "[2-SS]"; + tmp_cnt = &dbg_s->rssi_2ss_cnt; + tmp_rssi_avg = &dbg_avg->rssi_2ss_avg[0]; + tmp_snr_avg = &dbg_avg->snr_2ss_avg[0]; + tmp_rssi_sum = &dbg_s->rssi_2ss_sum[0]; + tmp_snr_sum = &dbg_s->snr_2ss_sum[0]; + tmp_evm_avg = &dbg_avg->evm_2ss_avg[0]; + tmp_evm_sum = &dbg_s->evm_2ss_sum[0]; + break; + #endif + case 1: + rate_type = "[1-SS]"; + tmp_cnt = &dbg_s->rssi_1ss_cnt; + tmp_rssi_avg = &dbg_avg->rssi_1ss_avg[0]; + tmp_snr_avg = &dbg_avg->snr_1ss_avg[0]; + tmp_rssi_sum = &dbg_s->rssi_1ss_sum[0]; + tmp_snr_sum = &dbg_s->snr_1ss_sum[0]; + tmp_evm_avg = &dbg_avg->evm_1ss_avg; + tmp_evm_sum = &dbg_s->evm_1ss_sum; + break; + case 0: + rate_type = "[L-OFDM]"; + tmp_cnt = &dbg_s->rssi_ofdm_cnt; + tmp_rssi_avg = &dbg_avg->rssi_ofdm_avg[0]; + tmp_snr_avg = &dbg_avg->snr_ofdm_avg[0]; + tmp_rssi_sum = &dbg_s->rssi_ofdm_sum[0]; + tmp_snr_sum = &dbg_s->snr_ofdm_sum[0]; + tmp_evm_avg = &dbg_avg->evm_ofdm_avg; + tmp_evm_sum = &dbg_s->evm_ofdm_sum; + break; + default: + PHYDM_DBG(dm, DBG_CMN, "[warning] %s\n", __func__); + return; + } + + if (*tmp_cnt != 0) { + for (i = 0; i < dm->num_rf_path; i++) { + tmp_rssi_avg[i] = (u8)(tmp_rssi_sum[i] / *tmp_cnt); + tmp_snr_avg[i] = (u8)(tmp_snr_sum[i] / *tmp_cnt); + } + + if (nss == 0 || nss == 1) { + *tmp_evm_avg = (u8)(*tmp_evm_sum / *tmp_cnt); + evm_rpt_show[0] = *tmp_evm_avg; + } else { + for (i = 0; i < nss; i++) { + tmp_evm_avg[i] = (u8)(tmp_evm_sum[i] / + *tmp_cnt); + evm_rpt_show[i] = tmp_evm_avg[i]; + } + } + } + +#if (defined(PHYDM_COMPILE_ABOVE_4SS)) + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d} SNR:{%.2d, %.2d, %.2d, %.2d} EVM:{-%.2d, -%.2d, -%.2d, -%.2d}\n", + rate_type, *tmp_cnt, + tmp_rssi_avg[0], tmp_rssi_avg[1], tmp_rssi_avg[2], + tmp_rssi_avg[3], tmp_snr_avg[0], tmp_snr_avg[1], + tmp_snr_avg[2], tmp_snr_avg[3], evm_rpt_show[0], + evm_rpt_show[1], evm_rpt_show[2], evm_rpt_show[3]); +#elif (defined(PHYDM_COMPILE_ABOVE_3SS)) + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d} SNR:{%.2d, %.2d, %.2d} EVM:{-%.2d, -%.2d, -%.2d}\n", + rate_type, *tmp_cnt, + tmp_rssi_avg[0], tmp_rssi_avg[1], tmp_rssi_avg[2], + tmp_snr_avg[0], tmp_snr_avg[1], tmp_snr_avg[2], + evm_rpt_show[0], evm_rpt_show[1], evm_rpt_show[2]); +#elif (defined(PHYDM_COMPILE_ABOVE_2SS)) + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt= ((%.3d)) RSSI:{%.2d, %.2d} SNR:{%.2d, %.2d} EVM:{-%.2d, -%.2d}\n", + rate_type, *tmp_cnt, + tmp_rssi_avg[0], tmp_rssi_avg[1], + tmp_snr_avg[0], tmp_snr_avg[1], + evm_rpt_show[0], evm_rpt_show[1]); +#else + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt= ((%.3d)) RSSI:{%.2d} SNR:{%.2d} EVM:{-%.2d}\n", + rate_type, *tmp_cnt, + tmp_rssi_avg[0], tmp_snr_avg[0], evm_rpt_show[0]); +#endif +} + +void phydm_get_avg_phystatus_val(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + struct phydm_phystatus_avg *dbg_avg = &dbg_i->phystatus_statistic_avg; + u32 avg_tmp = 0; + u8 i = 0; + + PHYDM_DBG(dm, DBG_CMN, "[PHY Avg] ==============>\n"); + phydm_reset_phystatus_avg(dm); + + /*@===[Beacon]===*/ + if (dbg_s->rssi_beacon_cnt) { + for (i = 0; i < dm->num_rf_path; i++) { + avg_tmp = dbg_s->rssi_beacon_sum[i] / + dbg_s->rssi_beacon_cnt; + dbg_avg->rssi_beacon_avg[i] = (u8)avg_tmp; + } + } + + switch (dm->num_rf_path) { +#if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1], + dbg_avg->rssi_beacon_avg[2], + dbg_avg->rssi_beacon_avg[3]); + break; +#endif +#if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1], + dbg_avg->rssi_beacon_avg[2]); + break; +#endif +#if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1]); + break; +#endif + default: + PHYDM_DBG(dm, DBG_CMN, "* %-8s Cnt=((%.3d)) RSSI:{%.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0]); + break; + } + + /*@===[CCK]===*/ + if (dbg_s->rssi_cck_cnt) { + dbg_avg->rssi_cck_avg = (u8)(dbg_s->rssi_cck_sum / + dbg_s->rssi_cck_cnt); + #if (defined(PHYSTS_3RD_TYPE_SUPPORT) && defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYSTS_3RD_TYPE_IC) { + for (i = 0; i < dm->num_rf_path - 1; i++) { + avg_tmp = dbg_s->rssi_cck_sum_abv_2ss[i] / + dbg_s->rssi_cck_cnt; + dbg_avg->rssi_cck_avg_abv_2ss[i] = (u8)avg_tmp; + } + } + #endif + } + + switch (dm->num_rf_path) { +#ifdef PHYSTS_3RD_TYPE_SUPPORT + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0], + dbg_avg->rssi_cck_avg_abv_2ss[1], + dbg_avg->rssi_cck_avg_abv_2ss[2]); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0], + dbg_avg->rssi_cck_avg_abv_2ss[1]); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: + PHYDM_DBG(dm, DBG_CMN, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0]); + break; + #endif +#endif + default: + PHYDM_DBG(dm, DBG_CMN, "* %-8s Cnt=((%.3d)) RSSI:{%.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, dbg_avg->rssi_cck_avg); + break; + } + + for (i = 0; i <= dm->num_rf_path; i++) + phydm_avg_phy_val_nss(dm, i); +} + +void phydm_get_phy_statistic(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[dm->one_entry_macid]; + enum channel_width bw; + u16 avg_phy_rate = 0; + u16 utility = 0; + u8 rx_ss = 1; + + avg_phy_rate = phydm_rx_avg_phy_rate(dm); + + if (dm->is_one_entry_only && is_sta_active(sta)) { + rx_ss = phydm_get_rx_stream_num(dm, sta->mimo_type); + bw = sta->bw_mode; + utility = phydm_rx_utility(dm, avg_phy_rate, rx_ss, bw); + } + PHYDM_DBG(dm, DBG_CMN, "Avg_rx_rate = %d, rx_utility=( %d / 1000 )\n", + avg_phy_rate, utility); + + phydm_rx_rate_distribution(dm); + phydm_reset_rx_rate_distribution(dm); + + phydm_show_phy_hitogram(dm); + #ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + phydm_show_cn_hitogram(dm); + #endif + phydm_get_avg_phystatus_val(dm); + phydm_reset_phystatus_statistic(dm); +}; + +void phydm_basic_dbg_msg_linked(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_cfo_track_struct *cfo_t = &dm->dm_cfo_track; + struct odm_phy_dbg_info *dbg_t = &dm->phy_dbg_info; + u16 macid, client_cnt = 0; + u8 rate = 0; + struct cmn_sta_info *entry = NULL; + char dbg_buf[PHYDM_SNPRINT_SIZE] = {0}; + struct phydm_cfo_rpt cfo; + u8 i = 0; + + PHYDM_DBG(dm, DBG_CMN, "ID=((%d)), BW=((%d)), fc=((CH-%d))\n", + dm->curr_station_id, 20 << *dm->band_width, *dm->channel); + + #ifdef ODM_IC_11N_SERIES_SUPPORT + #ifdef PHYDM_PRIMARY_CCA + if (((*dm->channel <= 14) && (*dm->band_width == CHANNEL_WIDTH_40)) && + (dm->support_ic_type & ODM_IC_11N_SERIES) && + (dm->support_ability & ODM_BB_PRIMARY_CCA)) { + PHYDM_DBG(dm, DBG_CMN, "Primary CCA at ((%s SB))\n", + ((*dm->sec_ch_offset == SECOND_CH_AT_LSB) ? "U" : + "L")); + } + #endif + #endif + + if (dm->cck_new_agc || dm->rx_rate > ODM_RATE11M) { + PHYDM_DBG(dm, DBG_CMN, "[AGC Idx] {0x%x, 0x%x, 0x%x, 0x%x}\n", + dm->ofdm_agc_idx[0], dm->ofdm_agc_idx[1], + dm->ofdm_agc_idx[2], dm->ofdm_agc_idx[3]); + } else { + PHYDM_DBG(dm, DBG_CMN, "[CCK AGC Idx] {LNA,VGA}={0x%x, 0x%x}\n", + dm->cck_lna_idx, dm->cck_vga_idx); + } + + phydm_print_rate_2_buff(dm, dm->rx_rate, dbg_buf, PHYDM_SNPRINT_SIZE); + PHYDM_DBG(dm, DBG_CMN, "RSSI:{%d, %d, %d, %d}, RxRate:%s (0x%x)\n", + (dm->rssi_a == 0xff) ? 0 : dm->rssi_a, + (dm->rssi_b == 0xff) ? 0 : dm->rssi_b, + (dm->rssi_c == 0xff) ? 0 : dm->rssi_c, + (dm->rssi_d == 0xff) ? 0 : dm->rssi_d, + dbg_buf, dm->rx_rate); + + rate = dbg_t->beacon_phy_rate; + phydm_print_rate_2_buff(dm, rate, dbg_buf, PHYDM_SNPRINT_SIZE); + + PHYDM_DBG(dm, DBG_CMN, "Beacon_cnt=%d, rate_idx=%s (0x%x)\n", + dbg_t->num_qry_beacon_pkt, dbg_buf, dbg_t->beacon_phy_rate); + + phydm_get_phy_statistic(dm); + + PHYDM_DBG(dm, DBG_CMN, + "rxsc_idx {Legacy, 20, 40, 80} = {%d, %d, %d, %d}\n", + dm->rxsc_l, dm->rxsc_20, dm->rxsc_40, dm->rxsc_80); + + /*Print TX rate*/ + for (macid = 0; macid < ODM_ASSOCIATE_ENTRY_NUM; macid++) { + entry = dm->phydm_sta_info[macid]; + + if (!is_sta_active(entry)) + continue; + + rate = entry->ra_info.curr_tx_rate; + phydm_print_rate_2_buff(dm, rate, dbg_buf, PHYDM_SNPRINT_SIZE); + PHYDM_DBG(dm, DBG_CMN, "TxRate[%d]=%s (0x%x)\n", + macid, dbg_buf, entry->ra_info.curr_tx_rate); + + client_cnt++; + + if (client_cnt >= dm->number_linked_client) + break; + } + + PHYDM_DBG(dm, DBG_CMN, + "TP {Tx, Rx, Total} = {%d, %d, %d}Mbps, Traffic_Load=(%d))\n", + dm->tx_tp, dm->rx_tp, dm->total_tp, dm->traffic_load); + + PHYDM_DBG(dm, DBG_CMN, "CFO_avg=((%d kHz)), CFO_traking = ((%s%d))\n", + cfo_t->CFO_ave_pre, + ((cfo_t->crystal_cap > cfo_t->def_x_cap) ? "+" : "-"), + DIFF_2(cfo_t->crystal_cap, cfo_t->def_x_cap)); + + /* @CFO report */ + switch (dm->ic_ip_series) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + case PHYDM_IC_JGR3: + PHYDM_DBG(dm, DBG_CMN, "cfo_tail = {%d, %d, %d, %d}\n", + dbg_t->cfo_tail[0], dbg_t->cfo_tail[1], + dbg_t->cfo_tail[2], dbg_t->cfo_tail[3]); + break; + #endif + default: + phydm_get_cfo_info(dm, &cfo); + for (i = 0; i < dm->num_rf_path; i++) { + PHYDM_DBG(dm, DBG_CMN, + "CFO[%d] {S, L, Sec, Acq, End} = {%d, %d, %d, %d, %d}\n", + i, cfo.cfo_rpt_s[i], cfo.cfo_rpt_l[i], + cfo.cfo_rpt_sec[i], cfo.cfo_rpt_acq[i], + cfo.cfo_rpt_end[i]); + } + break; + } + +/* @Condition number */ +#if (RTL8822B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822B) { + PHYDM_DBG(dm, DBG_CMN, "Condi_Num=((%d.%.4d)), %d\n", + dbg_t->condi_num >> 4, + phydm_show_fraction_num(dbg_t->condi_num & 0xf, 4), + dbg_t->condi_num); + } +#endif +#ifdef PHYSTS_3RD_TYPE_SUPPORT + if (dm->support_ic_type & PHYSTS_3RD_TYPE_IC) { + PHYDM_DBG(dm, DBG_CMN, "Condi_Num=((%d.%4d dB))\n", + dbg_t->condi_num >> 1, + phydm_show_fraction_num(dbg_t->condi_num & 0x1, 1)); + } +#endif + +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT || defined(PHYSTS_3RD_TYPE_SUPPORT)) + /*STBC or LDPC pkt*/ + if (dm->support_ic_type & (PHYSTS_2ND_TYPE_IC | PHYSTS_3RD_TYPE_IC)) + PHYDM_DBG(dm, DBG_CMN, "Coding: LDPC=((%s)), STBC=((%s))\n", + (dbg_t->is_ldpc_pkt) ? "Y" : "N", + (dbg_t->is_stbc_pkt) ? "Y" : "N"); +#endif + +#if (RTL8822C_SUPPORT || RTL8723F_SUPPORT) + /*Beamformed pkt*/ + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8723F)) + PHYDM_DBG(dm, DBG_CMN, "Beamformed=((%s))\n", + (dm->is_beamformed) ? "Y" : "N"); +#endif +} + +void phydm_dm_summary(void *dm_void, u8 macid) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_cfo_track_struct *cfo_t = &dm->dm_cfo_track; + struct cmn_sta_info *sta = NULL; + struct ra_sta_info *ra = NULL; + struct dtp_info *dtp = NULL; + u64 comp = dm->support_ability; + u64 pause_comp = dm->pause_ability; + + if (!(dm->debug_components & DBG_DM_SUMMARY)) + return; + + if (!dm->is_linked) { + pr_debug("[%s]No Link !!!\n", __func__); + return; + } + + sta = dm->phydm_sta_info[macid]; + + if (!is_sta_active(sta)) { + pr_debug("[Warning] %s invalid STA, macid=%d\n", + __func__, macid); + return; + } + + ra = &sta->ra_info; + dtp = &sta->dtp_stat; + pr_debug("[%s]===========>\n", __func__); + + pr_debug("00.(%s) %-12s: IGI=0x%x, Dyn_Rng=0x%x~0x%x, FA_th={%d,%d,%d}\n", + ((comp & ODM_BB_DIG) ? + ((pause_comp & ODM_BB_DIG) ? "P" : "V") : "."), + "DIG", + dig_t->cur_ig_value, + dig_t->rx_gain_range_min, dig_t->rx_gain_range_max, + dig_t->fa_th[0], dig_t->fa_th[1], dig_t->fa_th[2]); + + pr_debug("01.(%s) %-12s: rssi_lv=%d, mask=0x%llx\n", + ((comp & ODM_BB_RA_MASK) ? + ((pause_comp & ODM_BB_RA_MASK) ? "P" : "V") : "."), + "RaMask", + ra->rssi_level, ra->ramask); + +#ifdef CONFIG_DYNAMIC_TX_TWR + pr_debug("02.(%s) %-12s: pwr_lv=%d\n", + ((comp & ODM_BB_DYNAMIC_TXPWR) ? + ((pause_comp & ODM_BB_DYNAMIC_TXPWR) ? "P" : "V") : "."), + "DynTxPwr", + dtp->sta_tx_high_power_lvl); +#endif + + pr_debug("05.(%s) %-12s: cck_pd_lv=%d\n", + ((comp & ODM_BB_CCK_PD) ? + ((pause_comp & ODM_BB_CCK_PD) ? "P" : "V") : "."), + "CCK_PD", dm->dm_cckpd_table.cck_pd_lv); + +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + pr_debug("06.(%s) %-12s: div_type=%d, curr_ant=%s\n", + ((comp & ODM_BB_ANT_DIV) ? + ((pause_comp & ODM_BB_ANT_DIV) ? "P" : "V") : "."), + "ANT_DIV", + dm->ant_div_type, + (dm->dm_fat_table.rx_idle_ant == MAIN_ANT) ? "MAIN" : "AUX"); +#endif + +#ifdef PHYDM_POWER_TRAINING_SUPPORT + pr_debug("08.(%s) %-12s: PT_score=%d, disable_PT=%d\n", + ((comp & ODM_BB_PWR_TRAIN) ? + ((pause_comp & ODM_BB_PWR_TRAIN) ? "P" : "V") : "."), + "PwrTrain", + dm->pow_train_table.pow_train_score, + dm->is_disable_power_training); +#endif + +#ifdef CONFIG_PHYDM_DFS_MASTER + pr_debug("11.(%s) %-12s: dbg_mode=%d, region_domain=%d\n", + ((comp & ODM_BB_DFS) ? + ((pause_comp & ODM_BB_DFS) ? "P" : "V") : "."), + "DFS", + dm->dfs.dbg_mode, dm->dfs_region_domain); +#endif +#ifdef PHYDM_SUPPORT_ADAPTIVITY + pr_debug("13.(%s) %-12s: th{l2h, h2l}={%d, %d}, edcca_flag=%d\n", + ((comp & ODM_BB_ADAPTIVITY) ? + ((pause_comp & ODM_BB_ADAPTIVITY) ? "P" : "V") : "."), + "Adaptivity", + dm->adaptivity.th_l2h, dm->adaptivity.th_h2l, + dm->false_alm_cnt.edcca_flag); +#endif + pr_debug("14.(%s) %-12s: CFO_avg=%d kHz, CFO_traking=%s%d\n", + ((comp & ODM_BB_CFO_TRACKING) ? + ((pause_comp & ODM_BB_CFO_TRACKING) ? "P" : "V") : "."), + "CfoTrack", + cfo_t->CFO_ave_pre, + ((cfo_t->crystal_cap > cfo_t->def_x_cap) ? "+" : "-"), + DIFF_2(cfo_t->crystal_cap, cfo_t->def_x_cap)); + + pr_debug("15.(%s) %-12s: ratio{nhm, clm}={%d, %d}\n", + ((comp & ODM_BB_ENV_MONITOR) ? + ((pause_comp & ODM_BB_ENV_MONITOR) ? "P" : "V") : "."), + "EnvMntr", + dm->dm_ccx_info.nhm_ratio, dm->dm_ccx_info.clm_ratio); + +#ifdef PHYDM_PRIMARY_CCA + pr_debug("16.(%s) %-12s: CCA @ (%s SB)\n", + ((comp & ODM_BB_PRIMARY_CCA) ? + ((pause_comp & ODM_BB_PRIMARY_CCA) ? "P" : "V") : "."), + "PriCCA", + ((dm->dm_pri_cca.mf_state == MF_USC_LSC) ? "D" : + ((dm->dm_pri_cca.mf_state == MF_LSC) ? "L" : "U"))); +#endif +#ifdef CONFIG_ADAPTIVE_SOML + pr_debug("17.(%s) %-12s: soml_en = %s\n", + ((comp & ODM_BB_ADAPTIVE_SOML) ? + ((pause_comp & ODM_BB_ADAPTIVE_SOML) ? "P" : "V") : "."), + "A-SOML", + (dm->dm_soml_table.soml_last_state == SOML_ON) ? + "ON" : "OFF"); +#endif +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT + pr_debug("18.(%s) %-12s:\n", + ((comp & ODM_BB_LNA_SAT_CHK) ? + ((pause_comp & ODM_BB_LNA_SAT_CHK) ? "P" : "V") : "."), + "LNA_SAT_CHK"); +#endif +} + +void phydm_basic_dbg_message(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct odm_phy_dbg_info *dbg_b = &dm->phy_dbg_info_win_bkp; + #endif + #ifdef NHM_SUPPORT + struct ccx_info *ccx = &dm->dm_ccx_info; + #endif + + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + /* backup memory*/ + odm_move_memory(dm, dbg_b, dbg, sizeof(struct odm_phy_dbg_info)); + #endif + + if (!(dm->debug_components & DBG_CMN)) { + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + /* reset rx rate distribution*/ + phydm_reset_rx_rate_distribution(dm); + /* cal & reset avg of rssi/snr/evm*/ + phydm_get_avg_phystatus_val(dm); + /* reset sum of rssi/snr/evm*/ + phydm_reset_phystatus_statistic(dm); + #endif + return; + } + + if (dm->cmn_dbg_msg_cnt >= dm->cmn_dbg_msg_period) { + dm->cmn_dbg_msg_cnt = PHYDM_WATCH_DOG_PERIOD; + } else { + dm->cmn_dbg_msg_cnt += PHYDM_WATCH_DOG_PERIOD; + return; + } + + PHYDM_DBG(dm, DBG_CMN, "[%s] System up time: ((%d sec))---->\n", + __func__, dm->phydm_sys_up_time); + + if (dm->is_linked) + phydm_basic_dbg_msg_linked(dm); + else + PHYDM_DBG(dm, DBG_CMN, "No Link !!!\n"); + + PHYDM_DBG(dm, DBG_CMN, "[CCA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n", + fa_t->cnt_cck_cca, fa_t->cnt_ofdm_cca, fa_t->cnt_cca_all); + PHYDM_DBG(dm, DBG_CMN, "[FA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n", + fa_t->cnt_cck_fail, fa_t->cnt_ofdm_fail, fa_t->cnt_all); + PHYDM_DBG(dm, DBG_CMN, + "[OFDM FA] Parity=%d, Rate=%d, Fast_Fsync=%d, SBD=%d\n", + fa_t->cnt_parity_fail, fa_t->cnt_rate_illegal, + fa_t->cnt_fast_fsync, fa_t->cnt_sb_search_fail); + PHYDM_DBG(dm, DBG_CMN, "[HT FA] CRC8=%d, MCS=%d\n", + fa_t->cnt_crc8_fail, fa_t->cnt_mcs_fail); +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + if (dm->support_ic_type & (ODM_IC_11AC_SERIES | ODM_IC_JGR3_SERIES)) { + PHYDM_DBG(dm, DBG_CMN, + "[VHT FA] SIGA_CRC8=%d, SIGB_CRC8=%d, MCS=%d\n", + fa_t->cnt_crc8_fail_vhta, fa_t->cnt_crc8_fail_vhtb, + fa_t->cnt_mcs_fail_vht); + } +#endif + PHYDM_DBG(dm, DBG_CMN, + "[CRC32 OK Cnt] {CCK, OFDM, HT, VHT, Total} = {%d, %d, %d, %d, %d}\n", + fa_t->cnt_cck_crc32_ok, fa_t->cnt_ofdm_crc32_ok, + fa_t->cnt_ht_crc32_ok, fa_t->cnt_vht_crc32_ok, + fa_t->cnt_crc32_ok_all); + PHYDM_DBG(dm, DBG_CMN, + "[CRC32 Err Cnt] {CCK, OFDM, HT, VHT, Total} = {%d, %d, %d, %d, %d}\n", + fa_t->cnt_cck_crc32_error, fa_t->cnt_ofdm_crc32_error, + fa_t->cnt_ht_crc32_error, fa_t->cnt_vht_crc32_error, + fa_t->cnt_crc32_error_all); + + if (dm->support_ic_type & (ODM_IC_11N_SERIES | ODM_IC_11AC_SERIES)) + PHYDM_DBG(dm, DBG_CMN, + "is_linked = %d, Num_client = %d, rssi_min = %d, IGI = 0x%x, bNoisy=%d\n", + dm->is_linked, dm->number_linked_client, dm->rssi_min, + dm->dm_dig_table.cur_ig_value, dm->noisy_decision); + else + PHYDM_DBG(dm, DBG_CMN, + "is_linked = %d, Num_client = %d, rssi_min = %d, IGI = 0x%x\n", + dm->is_linked, dm->number_linked_client, dm->rssi_min, + dm->dm_dig_table.cur_ig_value); + +#ifdef NHM_SUPPORT + if (dm->support_ability & ODM_BB_ENV_MONITOR) { + PHYDM_DBG(dm, DBG_CMN, + "[NHM] valid: %d percent, noise(RSSI) = %d\n", + ccx->nhm_level_valid, ccx->nhm_level); + } +#endif +} + +void phydm_basic_profile(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + struct dm_struct *dm = (struct dm_struct *)dm_void; + char *cut = NULL; + char *ic_type = NULL; + u32 used = *_used; + u32 out_len = *_out_len; + u32 date = 0; + char *commit_by = NULL; + u32 release_ver = 0; + + PDM_SNPF(out_len, used, output + used, out_len - used, "%-35s\n", + "% Basic Profile %"); + + if (dm->support_ic_type == ODM_RTL8188E) { +#if (RTL8188E_SUPPORT) + ic_type = "RTL8188E"; + date = RELEASE_DATE_8188E; + commit_by = COMMIT_BY_8188E; + release_ver = RELEASE_VERSION_8188E; +#endif +#if (RTL8812A_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8812) { + ic_type = "RTL8812A"; + date = RELEASE_DATE_8812A; + commit_by = COMMIT_BY_8812A; + release_ver = RELEASE_VERSION_8812A; +#endif +#if (RTL8821A_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8821) { + ic_type = "RTL8821A"; + date = RELEASE_DATE_8821A; + commit_by = COMMIT_BY_8821A; + release_ver = RELEASE_VERSION_8821A; +#endif +#if (RTL8192E_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8192E) { + ic_type = "RTL8192E"; + date = RELEASE_DATE_8192E; + commit_by = COMMIT_BY_8192E; + release_ver = RELEASE_VERSION_8192E; +#endif +#if (RTL8723B_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8723B) { + ic_type = "RTL8723B"; + date = RELEASE_DATE_8723B; + commit_by = COMMIT_BY_8723B; + release_ver = RELEASE_VERSION_8723B; +#endif +#if (RTL8814A_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8814A) { + ic_type = "RTL8814A"; + date = RELEASE_DATE_8814A; + commit_by = COMMIT_BY_8814A; + release_ver = RELEASE_VERSION_8814A; +#endif +#if (RTL8881A_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8881A) { + ic_type = "RTL8881A"; +#endif +#if (RTL8822B_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8822B) { + ic_type = "RTL8822B"; + date = RELEASE_DATE_8822B; + commit_by = COMMIT_BY_8822B; + release_ver = RELEASE_VERSION_8822B; +#endif +#if (RTL8197F_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8197F) { + ic_type = "RTL8197F"; + date = RELEASE_DATE_8197F; + commit_by = COMMIT_BY_8197F; + release_ver = RELEASE_VERSION_8197F; +#endif +#if (RTL8703B_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8703B) { + ic_type = "RTL8703B"; + date = RELEASE_DATE_8703B; + commit_by = COMMIT_BY_8703B; + release_ver = RELEASE_VERSION_8703B; +#endif +#if (RTL8195A_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8195A) { + ic_type = "RTL8195A"; +#endif +#if (RTL8188F_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8188F) { + ic_type = "RTL8188F"; + date = RELEASE_DATE_8188F; + commit_by = COMMIT_BY_8188F; + release_ver = RELEASE_VERSION_8188F; +#endif +#if (RTL8723D_SUPPORT) + } else if (dm->support_ic_type == ODM_RTL8723D) { + ic_type = "RTL8723D"; + date = RELEASE_DATE_8723D; + commit_by = COMMIT_BY_8723D; + release_ver = RELEASE_VERSION_8723D; +#endif + } + +/* @JJ ADD 20161014 */ +#if (RTL8710B_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8710B) { + ic_type = "RTL8710B"; + date = RELEASE_DATE_8710B; + commit_by = COMMIT_BY_8710B; + release_ver = RELEASE_VERSION_8710B; + } +#endif + +#if (RTL8721D_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8721D) { + ic_type = "RTL8721D"; + date = RELEASE_DATE_8721D; + commit_by = COMMIT_BY_8721D; + release_ver = RELEASE_VERSION_8721D; + } +#endif + +#if (RTL8710C_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8710C) { + ic_type = "RTL8710C"; + date = RELEASE_DATE_8710C; + commit_by = COMMIT_BY_8710C; + release_ver = RELEASE_VERSION_8710C; + } +#endif + +#if (RTL8821C_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8821C) { + ic_type = "RTL8821C"; + date = RELEASE_DATE_8821C; + commit_by = COMMIT_BY_8821C; + release_ver = RELEASE_VERSION_8821C; + } +#endif + +/*@jj add 20170822*/ +#if (RTL8192F_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8192F) { + ic_type = "RTL8192F"; + date = RELEASE_DATE_8192F; + commit_by = COMMIT_BY_8192F; + release_ver = RELEASE_VERSION_8192F; + } +#endif + +#if (RTL8198F_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8198F) { + ic_type = "RTL8198F"; + date = RELEASE_DATE_8198F; + commit_by = COMMIT_BY_8198F; + release_ver = RELEASE_VERSION_8198F; + } +#endif + +#if (RTL8822C_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8822C) { + ic_type = "RTL8822C"; + date = RELEASE_DATE_8822C; + commit_by = COMMIT_BY_8822C; + release_ver = RELEASE_VERSION_8822C; + } +#endif + +#if (RTL8723F_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8723F) { + ic_type = "RTL8723F"; + date = RELEASE_DATE_8723F; + commit_by = COMMIT_BY_8723F; + release_ver = RELEASE_VERSION_8723F; + } +#endif +#if (RTL8812F_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8812F) { + ic_type = "RTL8812F"; + date = RELEASE_DATE_8812F; + commit_by = COMMIT_BY_8812F; + release_ver = RELEASE_VERSION_8812F; + } +#endif + +#if (RTL8197G_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8197G) { + ic_type = "RTL8197G"; + date = RELEASE_DATE_8197G; + commit_by = COMMIT_BY_8197G; + release_ver = RELEASE_VERSION_8197G; + } +#endif + +#if (RTL8814B_SUPPORT) + else if (dm->support_ic_type == ODM_RTL8814B) { + ic_type = "RTL8814B"; + date = RELEASE_DATE_8814B; + commit_by = COMMIT_BY_8814B; + release_ver = RELEASE_VERSION_8814B; + } +#endif + + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s: %s (MP Chip: %s)\n", "IC type", ic_type, + dm->is_mp_chip ? "Yes" : "No"); + + if (dm->cut_version == ODM_CUT_A) + cut = "A"; + else if (dm->cut_version == ODM_CUT_B) + cut = "B"; + else if (dm->cut_version == ODM_CUT_C) + cut = "C"; + else if (dm->cut_version == ODM_CUT_D) + cut = "D"; + else if (dm->cut_version == ODM_CUT_E) + cut = "E"; + else if (dm->cut_version == ODM_CUT_F) + cut = "F"; + else if (dm->cut_version == ODM_CUT_G) + cut = "G"; + else if (dm->cut_version == ODM_CUT_H) + cut = "H"; + else if (dm->cut_version == ODM_CUT_I) + cut = "I"; + else if (dm->cut_version == ODM_CUT_J) + cut = "J"; + else if (dm->cut_version == ODM_CUT_K) + cut = "K"; + else if (dm->cut_version == ODM_CUT_L) + cut = "L"; + else if (dm->cut_version == ODM_CUT_M) + cut = "M"; + else if (dm->cut_version == ODM_CUT_N) + cut = "N"; + else if (dm->cut_version == ODM_CUT_O) + cut = "O"; + else if (dm->cut_version == ODM_CUT_TEST) + cut = "TEST"; + else + cut = "UNKNOWN"; + + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %d\n", + "RFE type", dm->rfe_type); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "CART_Ver", cut); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %d\n", + "PHY Para Ver", odm_get_hw_img_version(dm)); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %d\n", + "PHY Para Commit date", date); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "PHY Para Commit by", commit_by); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %d\n", + "PHY Para Release Ver", release_ver); + + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s: %d (Subversion: %d)\n", "FW Ver", dm->fw_version, + dm->fw_sub_version); + + /* @1 PHY DM version List */ + PDM_SNPF(out_len, used, output + used, out_len - used, "%-35s\n", + "% PHYDM version %"); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "Code base", PHYDM_CODE_BASE); +#ifdef PHYDM_SVN_REV + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "PHYDM SVN Ver", PHYDM_SVN_REV); +#endif + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "Release Date", PHYDM_RELEASE_DATE); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "Adaptivity", ADAPTIVITY_VERSION); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "DIG", DIG_VERSION); + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "CFO Tracking", CFO_TRACKING_VERSION); +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "AntDiv", ANTDIV_VERSION); +#endif +#ifdef CONFIG_DYNAMIC_TX_TWR + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "Dynamic TxPower", DYNAMIC_TXPWR_VERSION); +#endif + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "RA Info", RAINFO_VERSION); +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "AntDetect", ANTDECT_VERSION); +#endif +#ifdef CONFIG_PATH_DIVERSITY + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "PathDiv", PATHDIV_VERSION); +#endif +#ifdef CONFIG_ADAPTIVE_SOML + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "Adaptive SOML", ADAPTIVE_SOML_VERSION); +#endif +#if (PHYDM_LA_MODE_SUPPORT) + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "LA mode", DYNAMIC_LA_MODE); +#endif +#ifdef PHYDM_PRIMARY_CCA + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "Primary CCA", PRIMARYCCA_VERSION); +#endif + PDM_SNPF(out_len, used, output + used, out_len - used, " %-35s: %s\n", + "DFS", DFS_VERSION); + +#if (RTL8822B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822B) + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s: %s\n", "PHY config 8822B", + PHY_CONFIG_VERSION_8822B); + +#endif +#if (RTL8197F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197F) + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s: %s\n", "PHY config 8197F", + PHY_CONFIG_VERSION_8197F); +#endif + +/*@jj add 20170822*/ +#if (RTL8192F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8192F) + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s: %s\n", "PHY config 8192F", + PHY_CONFIG_VERSION_8192F); +#endif +#if (RTL8721D_SUPPORT) + if (dm->support_ic_type & ODM_RTL8721D) + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s: %s\n", "PHY config 8721D", + PHY_CONFIG_VERSION_8721D); +#endif + +#if (RTL8710C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8710C) + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s: %s\n", "PHY config 8710C", + PHY_CONFIG_VERSION_8710C); +#endif + + *_used = used; + *_out_len = out_len; + +#endif /*@#if CONFIG_PHYDM_DEBUG_FUNCTION*/ +} + +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION +void phydm_fw_trace_en_h2c(void *dm_void, boolean enable, + u32 fw_dbg_comp, u32 monitor_mode, u32 macid) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 h2c_parameter[7] = {0}; + u8 cmd_length; + + if (dm->support_ic_type & PHYDM_IC_3081_SERIES) { + h2c_parameter[0] = enable; + h2c_parameter[1] = (u8)(fw_dbg_comp & MASKBYTE0); + h2c_parameter[2] = (u8)((fw_dbg_comp & MASKBYTE1) >> 8); + h2c_parameter[3] = (u8)((fw_dbg_comp & MASKBYTE2) >> 16); + h2c_parameter[4] = (u8)((fw_dbg_comp & MASKBYTE3) >> 24); + h2c_parameter[5] = (u8)monitor_mode; + h2c_parameter[6] = (u8)macid; + cmd_length = 7; + + } else { + h2c_parameter[0] = enable; + h2c_parameter[1] = (u8)monitor_mode; + h2c_parameter[2] = (u8)macid; + cmd_length = 3; + } + + PHYDM_DBG(dm, DBG_FW_TRACE, + "[H2C] FW_debug_en: (( %d )), mode: (( %d )), macid: (( %d ))\n", + enable, monitor_mode, macid); + + odm_fill_h2c_cmd(dm, PHYDM_H2C_FW_TRACE_EN, cmd_length, h2c_parameter); +} + +void phydm_get_per_path_txagc(void *dm_void, u8 path, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rate_idx = 0; + u8 txagc = 0; + u32 used = *_used; + u32 out_len = *_out_len; + +#ifdef PHYDM_COMMON_API_SUPPORT + if (!(dm->support_ic_type & CMN_API_SUPPORT_IC)) + return; + + if (dm->num_rf_path == 1 && path > RF_PATH_A) + return; + else if (dm->num_rf_path == 2 && path > RF_PATH_B) + return; + else if (dm->num_rf_path == 3 && path > RF_PATH_C) + return; + else if (dm->num_rf_path == 4 && path > RF_PATH_D) + return; + + for (rate_idx = 0; rate_idx <= 0x53; rate_idx++) { + if (!(dm->support_ic_type & PHYDM_IC_ABOVE_3SS) && + ((rate_idx >= ODM_RATEMCS16 && + rate_idx < ODM_RATEVHTSS1MCS0) || + rate_idx >= ODM_RATEVHTSS3MCS0)) + continue; + + if (rate_idx == ODM_RATE1M) + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-35s\n", "CCK====>"); + else if (rate_idx == ODM_RATE6M) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "OFDM====>"); + else if (rate_idx == ODM_RATEMCS0) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "HT 1ss====>"); + else if (rate_idx == ODM_RATEMCS8) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "HT 2ss====>"); + else if (rate_idx == ODM_RATEMCS16) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "HT 3ss====>"); + else if (rate_idx == ODM_RATEMCS24) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "HT 4ss====>"); + else if (rate_idx == ODM_RATEVHTSS1MCS0) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "VHT 1ss====>"); + else if (rate_idx == ODM_RATEVHTSS2MCS0) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "VHT 2ss====>"); + else if (rate_idx == ODM_RATEVHTSS3MCS0) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "VHT 3ss====>"); + else if (rate_idx == ODM_RATEVHTSS4MCS0) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n %-35s\n", "VHT 4ss====>"); + + txagc = phydm_api_get_txagc(dm, (enum rf_path)path, rate_idx); + if (config_phydm_read_txagc_check(txagc)) + PDM_SNPF(out_len, used, output + used, + out_len - used, " 0x%02x ", txagc); + else + PDM_SNPF(out_len, used, output + used, + out_len - used, " 0x%s ", "xx"); + } +#endif + + *_used = used; + *_out_len = out_len; +} + +void phydm_get_txagc(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + + #if (RTL8822C_SUPPORT) + PDM_SNPF(out_len, used, output + used, + out_len - used, "Disabled DPD rate mask: 0x%x\n", + dm->dis_dpd_rate); + #endif + + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + if (i == RF_PATH_A) + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-35s\n", "path-A===================="); + else if (i == RF_PATH_B) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n%-35s\n", "path-B===================="); + else if (i == RF_PATH_C) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n%-35s\n", "path-C===================="); + else if (i == RF_PATH_D) + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n%-35s\n", "path-D===================="); + + phydm_get_per_path_txagc(dm, i, &used, output, &out_len); + } + *_used = used; + *_out_len = out_len; +} + +void phydm_set_txagc(void *dm_void, u32 *const val, u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + u32 pow = 0; /*power index*/ + u8 vht_start_rate = ODM_RATEVHTSS1MCS0; + boolean rpt = true; + enum rf_path path = RF_PATH_A; + +/*@val[1] = path*/ +/*@val[2] = hw_rate*/ +/*@val[3] = power_index*/ + +#ifdef PHYDM_COMMON_API_SUPPORT + if (!(dm->support_ic_type & CMN_API_SUPPORT_IC)) + return; + + path = (enum rf_path)val[1]; + + if (val[1] >= dm->num_rf_path) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Write path-%d rate_idx-0x%x fail\n", val[1], val[2]); + } else if ((u8)val[2] != 0xff) { + if (phydm_api_set_txagc(dm, val[3], path, (u8)val[2], true)) + PDM_SNPF(out_len, used, output + used, out_len - used, + "Write path-%d rate_idx-0x%x = 0x%x\n", + val[1], val[2], val[3]); + else + PDM_SNPF(out_len, used, output + used, out_len - used, + "Write path-%d rate index-0x%x fail\n", + val[1], val[2]); + } else { + + if (dm->support_ic_type & + (ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8195B)) { + pow = (val[3] & 0x3f); + pow = BYTE_DUPLICATE_2_DWORD(pow); + + for (i = 0; i < ODM_RATEVHTSS2MCS9; i += 4) + rpt &= phydm_api_set_txagc(dm, pow, path, i, 0); + } else if (dm->support_ic_type & + (ODM_RTL8197F | ODM_RTL8192F)) { + pow = (val[3] & 0x3f); + for (i = 0; i <= ODM_RATEMCS15; i++) + rpt &= phydm_api_set_txagc(dm, pow, path, i, 0); + } else if (dm->support_ic_type & ODM_RTL8198F) { + pow = (val[3] & 0x7f); + for (i = 0; i <= ODM_RATEVHTSS4MCS9; i++) + rpt &= phydm_api_set_txagc(dm, pow, path, i, 0); + } else if (dm->support_ic_type & + (ODM_RTL8822C | ODM_RTL8812F | ODM_RTL8197G)) { + pow = (val[3] & 0x7f); + for (i = 0; i <= ODM_RATEMCS15; i++) + rpt &= phydm_api_set_txagc(dm, pow, path, i, 0); + for (i = vht_start_rate; i <= ODM_RATEVHTSS2MCS9; i++) + rpt &= phydm_api_set_txagc(dm, pow, path, i, 0); + } else if (dm->support_ic_type & + (ODM_RTL8721D | ODM_RTL8710C)) { + pow = (val[3] & 0x3f); + for (i = 0; i <= ODM_RATEMCS7; i++) + rpt &= phydm_api_set_txagc(dm, pow, path, i, 0); + } else if (dm->support_ic_type &(ODM_RTL8723F)) { + pow = (val[3] & 0x7f); + for (i = 0; i <= ODM_RATEMCS7; i++) + rpt &= phydm_api_set_txagc(dm, pow, path, i, 0); + } + + if (rpt) + PDM_SNPF(out_len, used, output + used, out_len - used, + "Write all TXAGC of path-%d = 0x%x\n", + val[1], val[3]); + else + PDM_SNPF(out_len, used, output + used, out_len - used, + "Write all TXAGC of path-%d fail\n", val[1]); + } + +#endif + *_used = used; + *_out_len = out_len; +} + +void phydm_shift_txagc(void *dm_void, u32 *const val, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + u32 pow = 0; /*Power index*/ + boolean rpt = true; + u8 vht_start_rate = ODM_RATEVHTSS1MCS0; + enum rf_path path = RF_PATH_A; + +#ifdef PHYDM_COMMON_API_SUPPORT + if (!(dm->support_ic_type & CMN_API_SUPPORT_IC)) + return; + + if (val[1] >= dm->num_rf_path) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Write path-%d fail\n", val[1]); + return; + } + + path = (enum rf_path)val[1]; + + if ((u8)val[2] == 0) { + /*@{0:-, 1:+} {Pwr Offset}*/ + if (dm->support_ic_type & (ODM_RTL8195B | ODM_RTL8821C)) { + for (i = 0; i <= ODM_RATEMCS7; i++) { + pow = phydm_api_get_txagc(dm, path, i) - val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + for (i = vht_start_rate; i <= ODM_RATEVHTSS1MCS9; i++) { + pow = phydm_api_get_txagc(dm, path, i) - val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + } else if (dm->support_ic_type & (ODM_RTL8822B)) { + for (i = 0; i <= ODM_RATEMCS15; i++) { + pow = phydm_api_get_txagc(dm, path, i) - val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + for (i = vht_start_rate; i <= ODM_RATEVHTSS2MCS9; i++) { + pow = phydm_api_get_txagc(dm, path, i) - val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + } else if (dm->support_ic_type & + (ODM_RTL8197F | ODM_RTL8192F)) { + for (i = 0; i <= ODM_RATEMCS15; i++) { + pow = phydm_api_get_txagc(dm, path, i) - val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + rpt &= phydm_api_shift_txagc(dm, val[3], path, 0); + } else if (dm->support_ic_type & + (ODM_RTL8721D | ODM_RTL8710C)) { + for (i = 0; i <= ODM_RATEMCS7; i++) { + pow = phydm_api_get_txagc(dm, path, i) - val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + } + } else if ((u8)val[2] == 1) { + /*@{0:-, 1:+} {Pwr Offset}*/ + if (dm->support_ic_type & (ODM_RTL8195B | ODM_RTL8821C)) { + for (i = 0; i <= ODM_RATEMCS7; i++) { + pow = phydm_api_get_txagc(dm, path, i) + val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + for (i = vht_start_rate; i <= ODM_RATEVHTSS1MCS9; i++) { + pow = phydm_api_get_txagc(dm, path, i) + val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + } else if (dm->support_ic_type & (ODM_RTL8822B)) { + for (i = 0; i <= ODM_RATEMCS15; i++) { + pow = phydm_api_get_txagc(dm, path, i) + val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + for (i = vht_start_rate; i <= ODM_RATEVHTSS2MCS9; i++) { + pow = phydm_api_get_txagc(dm, path, i) + val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + } else if (dm->support_ic_type & + (ODM_RTL8197F | ODM_RTL8192F)) { + for (i = 0; i <= ODM_RATEMCS15; i++) { + pow = phydm_api_get_txagc(dm, path, i) + val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + } else if (dm->support_ic_type & (ODM_RTL8721D | + ODM_RTL8710C)) { + for (i = 0; i <= ODM_RATEMCS7; i++) { + pow = phydm_api_get_txagc(dm, path, i) + val[3]; + rpt &= phydm_api_set_txagc(dm, pow, path, i, 1); + } + } else if (dm->support_ic_type & + (ODM_RTL8822C | ODM_RTL8814B | + ODM_RTL8812F | ODM_RTL8197G | ODM_RTL8723F)) { + rpt &= phydm_api_shift_txagc(dm, val[3], path, 1); + } + } + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + PDM_SNPF(out_len, used, output + used, out_len - used, + "[All rate] Set Path-%d Pow_idx: %s %d\n", + val[1], (val[2] ? "+" : "-"), val[3]); + else + #endif + PDM_SNPF(out_len, used, output + used, out_len - used, + "[All rate] Set Path-%d Pow_idx: %s %d(%d.%s dB)\n", + val[1], (val[2] ? "+" : "-"), val[3], val[3] >> 1, + ((val[3] & 1) ? "5" : "0")); + +#endif + *_used = used; + *_out_len = out_len; +} + +void phydm_set_txagc_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 var1[10] = {0}; + char help[] = "-h"; + u8 i = 0, input_idx = 0; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &var1[i]); + input_idx++; + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{Dis:0, En:1} {pathA~D(0~3)} {rate_idx(Hex), All_rate:0xff} {txagc_idx (Hex)}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{Pwr Shift(All rate):2} {pathA~D(0~3)} {0:-, 1:+} {Pwr Offset(Hex)}\n"); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + PDM_SNPF(out_len, used, output + used, out_len - used, + "{reset all rate ref/diff to 0x0:0xff}\n"); + #endif + } else if (var1[0] == 0) { + dm->is_disable_phy_api = false; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Disable API debug mode\n"); + } else if (var1[0] == 1) { + dm->is_disable_phy_api = false; + #ifdef CONFIG_TXAGC_DEBUG_8822C + config_phydm_write_txagc_8822c(dm, var1[3], + (enum rf_path)var1[1], + (u8)var1[2]); + #elif (defined(CONFIG_TXAGC_DEBUG_8814B)) + config_phydm_write_txagc_8814b(dm, var1[3], + (enum rf_path)var1[1], + (u8)var1[2]); + #else + phydm_set_txagc(dm, (u32 *)var1, &used, output, &out_len); + #endif + dm->is_disable_phy_api = true; + } else if (var1[0] == 2) { + PHYDM_SSCANF(input[4], DCMD_HEX, &var1[3]); + dm->is_disable_phy_api = false; + phydm_shift_txagc(dm, (u32 *)var1, &used, output, &out_len); + dm->is_disable_phy_api = true; + } + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + else if (var1[0] == 0xff) { + dm->is_disable_phy_api = false; + phydm_reset_txagc(dm); + dm->is_disable_phy_api = true; + } + #endif + #ifdef CONFIG_TXAGC_DEBUG_8822C + else if (var1[0] == 3) { + dm->is_disable_phy_api = false; + phydm_txagc_tab_buff_show_8822c(dm); + dm->is_disable_phy_api = true; + } else if (var1[0] == 4) { + dm->is_disable_phy_api = false; + config_phydm_set_txagc_to_hw_8822c(dm); + dm->is_disable_phy_api = true; + } + #elif (defined(CONFIG_TXAGC_DEBUG_8814B)) + else if (var1[0] == 3) { + dm->is_disable_phy_api = false; + phydm_txagc_tab_buff_show_8814b(dm); + dm->is_disable_phy_api = true; + } else if (var1[0] == 4) { + dm->is_disable_phy_api = false; + config_phydm_set_txagc_to_hw_8814b(dm); + dm->is_disable_phy_api = true; + } + #endif + + *_used = used; + *_out_len = out_len; +} + +void phydm_cmn_msg_setting(void *dm_void, u32 *val, u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + + if (val[1] == 1) { + dm->cmn_dbg_msg_period = (u8)val[2]; + + if (dm->cmn_dbg_msg_period < PHYDM_WATCH_DOG_PERIOD) + dm->cmn_dbg_msg_period = PHYDM_WATCH_DOG_PERIOD; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "cmn_dbg_msg_period=%d\n", dm->cmn_dbg_msg_period); + } + +#ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + if (val[1] == 1) + phydm_physts_auto_switch_jgr3_set(dm, true, BIT(4) | BIT(1)); + else + phydm_physts_auto_switch_jgr3_set(dm, false, BIT(1)); +#endif + *_used = used; + *_out_len = out_len; +} + +void phydm_debug_trace(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u64 pre_debug_components, one = 1; + u64 comp = 0; + u32 used = *_used; + u32 out_len = *_out_len; + u32 val[10] = {0}; + u8 i = 0; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &val[i]); + } + comp = dm->debug_components; + pre_debug_components = dm->debug_components; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "\n================================\n"); + if (val[0] == 100) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[DBG MSG] Component Selection\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "================================\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "00. (( %s ))DIG\n", + ((comp & DBG_DIG) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "01. (( %s ))RA_MASK\n", + ((comp & DBG_RA_MASK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "02. (( %s ))DYN_TXPWR\n", + ((comp & DBG_DYN_TXPWR) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "03. (( %s ))FA_CNT\n", + ((comp & DBG_FA_CNT) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "04. (( %s ))RSSI_MNTR\n", + ((comp & DBG_RSSI_MNTR) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "05. (( %s ))CCKPD\n", + ((comp & DBG_CCKPD) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "06. (( %s ))ANT_DIV\n", + ((comp & DBG_ANT_DIV) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "07. (( %s ))SMT_ANT\n", + ((comp & DBG_SMT_ANT) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "08. (( %s ))PWR_TRAIN\n", + ((comp & DBG_PWR_TRAIN) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "09. (( %s ))RA\n", + ((comp & DBG_RA) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "10. (( %s ))PATH_DIV\n", + ((comp & DBG_PATH_DIV) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "11. (( %s ))DFS\n", + ((comp & DBG_DFS) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "12. (( %s ))DYN_ARFR\n", + ((comp & DBG_DYN_ARFR) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "13. (( %s ))ADAPTIVITY\n", + ((comp & DBG_ADPTVTY) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "14. (( %s ))CFO_TRK\n", + ((comp & DBG_CFO_TRK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "15. (( %s ))ENV_MNTR\n", + ((comp & DBG_ENV_MNTR) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "16. (( %s ))PRI_CCA\n", + ((comp & DBG_PRI_CCA) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "17. (( %s ))ADPTV_SOML\n", + ((comp & DBG_ADPTV_SOML) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "18. (( %s ))LNA_SAT_CHK\n", + ((comp & DBG_LNA_SAT_CHK) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "20. (( %s ))PHY_STATUS\n", + ((comp & DBG_PHY_STATUS) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "21. (( %s ))TMP\n", + ((comp & DBG_TMP) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "22. (( %s ))FW_DBG_TRACE\n", + ((comp & DBG_FW_TRACE) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "23. (( %s ))TXBF\n", + ((comp & DBG_TXBF) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "24. (( %s ))COMMON_FLOW\n", + ((comp & DBG_COMMON_FLOW) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "28. (( %s ))PHY_CONFIG\n", + ((comp & ODM_PHY_CONFIG) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "29. (( %s ))INIT\n", + ((comp & ODM_COMP_INIT) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "30. (( %s ))COMMON\n", + ((comp & DBG_CMN) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "31. (( %s ))API\n", + ((comp & ODM_COMP_API) ? ("V") : ("."))); + PDM_SNPF(out_len, used, output + used, out_len - used, + "================================\n"); + + } else if (val[0] == 101) { + dm->debug_components = 0; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Disable all debug components\n"); + } else { + if (val[1] == 1) /*@enable*/ + dm->debug_components |= (one << val[0]); + else if (val[1] == 2) /*@disable*/ + dm->debug_components &= ~(one << val[0]); + else + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Warning] 1:on, 2:off\n"); + + if ((BIT(val[0]) == DBG_PHY_STATUS) && val[1] == 1) { + dm->phy_dbg_info.show_phy_sts_all_pkt = (u8)val[2]; + dm->phy_dbg_info.show_phy_sts_max_cnt = (u16)val[3]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "show_all_pkt=%d, show_max_num=%d\n\n", + dm->phy_dbg_info.show_phy_sts_all_pkt, + dm->phy_dbg_info.show_phy_sts_max_cnt); + + } else if (BIT(val[0]) == DBG_CMN) { + phydm_cmn_msg_setting(dm, val, &used, output, &out_len); + } + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "pre-DbgComponents = 0x%llx\n", pre_debug_components); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Curr-DbgComponents = 0x%llx\n", dm->debug_components); + PDM_SNPF(out_len, used, output + used, out_len - used, + "================================\n"); + + *_used = used; + *_out_len = out_len; +} + +void phydm_fw_debug_trace(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 val[10] = {0}; + u8 i, input_idx = 0; + char help[] = "-h"; + u32 pre_fw_debug_components = 0, one = 1; + u32 comp = 0; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &val[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + pre_fw_debug_components = dm->fw_debug_components; + comp = dm->fw_debug_components; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{dbg_comp} {1:en, 2:dis} {mode} {macid}\n"); + } else { + if (val[0] == 101) { + dm->fw_debug_components = 0; + PDM_SNPF(out_len, used, output + used, out_len - used, + "%s\n", "Clear all fw debug components"); + } else { + if (val[1] == 1) /*@enable*/ + dm->fw_debug_components |= (one << val[0]); + else if (val[1] == 2) /*@disable*/ + dm->fw_debug_components &= ~(one << val[0]); + else + PDM_SNPF(out_len, used, output + used, + out_len - used, "%s\n", + "[Warning!!!] 1:enable, 2:disable"); + } + + comp = dm->fw_debug_components; + + if (comp == 0) { + dm->debug_components &= ~DBG_FW_TRACE; + /*@H2C to enable C2H Msg*/ + phydm_fw_trace_en_h2c(dm, false, comp, val[2], val[3]); + } else { + dm->debug_components |= DBG_FW_TRACE; + /*@H2C to enable C2H Msg*/ + phydm_fw_trace_en_h2c(dm, true, comp, val[2], val[3]); + } + } +} + +#if (ODM_IC_11N_SERIES_SUPPORT) +void phydm_dump_bb_reg_n(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 addr = 0; + u32 used = *_used; + u32 out_len = *_out_len; + + /*@For Nseries IC we only need to dump page8 to pageF using 3 digits*/ + for (addr = 0x800; addr < 0xfff; addr += 4) { + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%03x 0x%08x\n", + addr, odm_get_bb_reg(dm, addr, MASKDWORD)); + } + + *_used = used; + *_out_len = out_len; +} +#endif + +#if (ODM_IC_11AC_SERIES_SUPPORT) +void phydm_dump_bb_reg_ac(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 addr = 0; + u32 used = *_used; + u32 out_len = *_out_len; + + for (addr = 0x800; addr < 0xfff; addr += 4) { + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%04x 0x%08x\n", + addr, odm_get_bb_reg(dm, addr, MASKDWORD)); + } + + if (!(dm->support_ic_type & + (ODM_RTL8822B | ODM_RTL8814A | ODM_RTL8821C | ODM_RTL8195B))) + goto rpt_reg; + + if (dm->rf_type > RF_2T2R) { + for (addr = 0x1800; addr < 0x18ff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", + addr, + odm_get_bb_reg(dm, addr, MASKDWORD)); + } + + if (dm->rf_type > RF_3T3R) { + for (addr = 0x1a00; addr < 0x1aff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", + addr, + odm_get_bb_reg(dm, addr, MASKDWORD)); + } + + for (addr = 0x1900; addr < 0x19ff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%04x 0x%08x\n", + addr, odm_get_bb_reg(dm, addr, MASKDWORD)); + + for (addr = 0x1c00; addr < 0x1cff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%04x 0x%08x\n", + addr, odm_get_bb_reg(dm, addr, MASKDWORD)); + + for (addr = 0x1f00; addr < 0x1fff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%04x 0x%08x\n", + addr, odm_get_bb_reg(dm, addr, MASKDWORD)); + +rpt_reg: + + *_used = used; + *_out_len = out_len; +} + +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_dump_bb_reg_jgr3(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 addr = 0; + u32 used = *_used; + u32 out_len = *_out_len; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + for (addr = 0x800; addr < 0xdff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", addr, + odm_get_bb_reg(dm, addr, MASKDWORD)); + + for (addr = 0x1800; addr < 0x1aff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", addr, + odm_get_bb_reg(dm, addr, MASKDWORD)); + + for (addr = 0x1c00; addr < 0x1eff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", addr, + odm_get_bb_reg(dm, addr, MASKDWORD)); + + #if (defined(RTL8723F_SUPPORT)) + if (dm->support_ic_type & ODM_RTL8723F) { + for (addr = 0x2a00; addr < 0x2a5c; addr += 4) { + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", + addr, + odm_get_bb_reg(dm, addr, + MASKDWORD)); + } + } + #endif + + for (addr = 0x4000; addr < 0x41ff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", addr, + odm_get_bb_reg(dm, addr, MASKDWORD)); + + #if (defined(RTL8723F_SUPPORT)) + if (dm->support_ic_type & ODM_RTL8723F) { + for (addr = 0x4300; addr < 0x43bf; addr += 4) { + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", + addr, + odm_get_bb_reg(dm, addr, + MASKDWORD)); + } + } + #endif + } + *_used = used; + *_out_len = out_len; +} + +void phydm_dump_bb_reg2_jgr3(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 addr = 0; + u32 used = *_used; + u32 out_len = *_out_len; + + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return; + + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + for (addr = 0x5000; addr < 0x53ff; addr += 4) { + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", + addr, + odm_get_bb_reg(dm, addr, MASKDWORD)); + } + } + #endif + + /* @Do not change the order of page-2C/2D*/ + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "------ BB report-register start ------\n"); + + #if (defined(RTL8723F_SUPPORT)) + if (dm->support_ic_type & ODM_RTL8723F) { + for (addr = 0x2aa0; addr < 0x2aff; addr += 4) { + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%04x 0x%08x\n", + addr, + odm_get_bb_reg(dm, addr, MASKDWORD)); + } + } + #endif + + for (addr = 0x2c00; addr < 0x2dff; addr += 4) { + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%04x 0x%08x\n", + addr, odm_get_bb_reg(dm, addr, MASKDWORD)); + } + + *_used = used; + *_out_len = out_len; +} + +void phydm_get_per_path_anapar_jgr3(void *dm_void, u8 path, u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 state = 0; + u8 state_bp = 0; + u32 control_bb = 0; + u32 control_pow = 0; + u32 used = *_used; + u32 out_len = *_out_len; + u32 reg_idx = 0; + u32 dbgport_idx = 0; + u32 dbgport_val = 0; + + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "path-%d:\n", path); + + if (path == RF_PATH_A) { + reg_idx = R_0x1830; + dbgport_idx = 0x9F0; + } else if (path == RF_PATH_B) { + reg_idx = R_0x4130; + dbgport_idx = 0xBF0; + } else if (path == RF_PATH_C) { + reg_idx = R_0x5230; + dbgport_idx = 0xDF0; + } else if (path == RF_PATH_D) { + reg_idx = R_0x5330; + dbgport_idx = 0xFF0; + } + + state_bp = (u8)odm_get_bb_reg(dm, reg_idx, 0xf00000); + odm_set_bb_reg(dm, reg_idx, 0x38000000, 0x5); /* @read en*/ + + for (state = 0; state <= 0xf; state++) { + odm_set_bb_reg(dm, reg_idx, 0xF00000, state); + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, dbgport_idx)) { + dbgport_val = phydm_get_bb_dbg_port_val(dm); + phydm_release_bb_dbg_port(dm); + } else { + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, + "state:0x%x = read dbg_port error!\n", + state); + } + control_bb = (dbgport_val & 0xFFFF0) >> 4; + control_pow = dbgport_val & 0xF; + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "state:0x%x = control_bb:0x%x pow_bb:0x%x\n", + state, control_bb, control_pow); + } + odm_set_bb_reg(dm, reg_idx, 0xf00000, state_bp); + odm_set_bb_reg(dm, reg_idx, 0x38000000, 0x6); /* @write en*/ + + *_used = used; + *_out_len = out_len; +} + +void phydm_get_csi_table_jgr3(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 table_idx = 0; + u8 table_val = 0; + u32 used = *_used; + u32 out_len = *_out_len; + u32 dbgport_idx = 0x39e; + u32 dbgport_val = 0; + + /*enable clk*/ + odm_set_bb_reg(dm, R_0x1ee8, 0x3, 0x3); + /*enable read table*/ + odm_set_bb_reg(dm, R_0x1d94, BIT(31) | BIT(30), 0x2); + + for (table_idx = 0; table_idx < 128; table_idx++) { + odm_set_bb_reg(dm, R_0x1d94, MASKBYTE2, table_idx); + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, dbgport_idx)) { + dbgport_val = phydm_get_bb_dbg_port_val(dm); + phydm_release_bb_dbg_port(dm); + } else { + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, + "table_idx:0x%x = read dbg_port error!\n", + table_idx); + } + table_val = dbgport_val >> 24; + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "table_idx: 0x%x = 0x%x\n", + table_idx, table_val); + } + /*enable write table*/ + odm_set_bb_reg(dm, R_0x1d94, BIT(31) | BIT(30), 0x1); + /*disable clk*/ + odm_set_bb_reg(dm, R_0x1ee8, 0x3, 0x0); + + *_used = used; + *_out_len = out_len; +} + +#endif + +void phydm_dump_bb_reg(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "BB==========\n"); + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "------ BB control register start ------\n"); + + switch (dm->ic_ip_series) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + case PHYDM_IC_JGR3: + phydm_dump_bb_reg_jgr3(dm, &used, output, &out_len); + break; + #endif + + #if (ODM_IC_11AC_SERIES_SUPPORT) + case PHYDM_IC_AC: + phydm_dump_bb_reg_ac(dm, &used, output, &out_len); + break; + #endif + + #if (ODM_IC_11N_SERIES_SUPPORT) + case PHYDM_IC_N: + phydm_dump_bb_reg_n(dm, &used, output, &out_len); + break; + #endif + + default: + break; + } + + *_used = used; + *_out_len = out_len; +} + +void phydm_dump_rf_reg(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 addr = 0; + u32 used = *_used; + u32 out_len = *_out_len; + u32 reg = 0; + + /* @dump RF register */ + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "RF-A==========\n"); + + for (addr = 0; addr <= 0xFF; addr++) { + reg = odm_get_rf_reg(dm, RF_PATH_A, addr, RFREG_MASK); + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%02x 0x%05x\n", addr, reg); + } + +#ifdef PHYDM_COMPILE_ABOVE_2SS + if (dm->rf_type > RF_1T1R) { + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "RF-B==========\n"); + + for (addr = 0; addr <= 0xFF; addr++) { + reg = odm_get_rf_reg(dm, RF_PATH_B, addr, RFREG_MASK); + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%02x 0x%05x\n", + addr, reg); + } + } +#endif + +#ifdef PHYDM_COMPILE_ABOVE_3SS + if (dm->rf_type > RF_2T2R) { + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "RF-C==========\n"); + + for (addr = 0; addr <= 0xFF; addr++) { + reg = odm_get_rf_reg(dm, RF_PATH_C, addr, RFREG_MASK); + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%02x 0x%05x\n", + addr, reg); + } + } +#endif + +#ifdef PHYDM_COMPILE_ABOVE_4SS + if (dm->rf_type > RF_3T3R) { + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "RF-D==========\n"); + + for (addr = 0; addr <= 0xFF; addr++) { + reg = odm_get_rf_reg(dm, RF_PATH_D, addr, RFREG_MASK); + PDM_VAST_SNPF(out_len, used, output + used, + out_len - used, "0x%02x 0x%05x\n", + addr, reg); + } + } +#endif + + *_used = used; + *_out_len = out_len; +} + +void phydm_dump_mac_reg(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 addr = 0; + u32 used = *_used; + u32 out_len = *_out_len; + + /* @dump MAC register */ + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "MAC==========\n"); + + for (addr = 0; addr < 0x7ff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%04x 0x%08x\n", + addr, odm_get_bb_reg(dm, addr, MASKDWORD)); + + for (addr = 0x1000; addr < 0x17ff; addr += 4) + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "0x%04x 0x%08x\n", + addr, odm_get_bb_reg(dm, addr, MASKDWORD)); + + *_used = used; + *_out_len = out_len; +} + +void phydm_dump_reg(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u32 addr = 0; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if ((strcmp(input[1], help) == 0)) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + PDM_SNPF(out_len, used, output + used, out_len - used, + "dumpreg {0:all, 1:BB, 2:RF, 3:MAC 4:BB2 for jgr3}\n"); + else + #endif + PDM_SNPF(out_len, used, output + used, out_len - used, + "dumpreg {0:all, 1:BB, 2:RF, 3:MAC}\n"); + } else if (var1[0] == 0) { + phydm_dump_mac_reg(dm, &used, output, &out_len); + phydm_dump_bb_reg(dm, &used, output, &out_len); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->ic_ip_series == PHYDM_IC_JGR3) + phydm_dump_bb_reg2_jgr3(dm, &used, output, &out_len); + #endif + + phydm_dump_rf_reg(dm, &used, output, &out_len); + } else if (var1[0] == 1) { + phydm_dump_bb_reg(dm, &used, output, &out_len); + } else if (var1[0] == 2) { + phydm_dump_rf_reg(dm, &used, output, &out_len); + } else if (var1[0] == 3) { + phydm_dump_mac_reg(dm, &used, output, &out_len); + } else if (var1[0] == 4) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->ic_ip_series == PHYDM_IC_JGR3) + phydm_dump_bb_reg2_jgr3(dm, &used, output, &out_len); + #endif + } + + *_used = used; + *_out_len = out_len; +} + +void phydm_enable_big_jump(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ +#if (RTL8822B_SUPPORT) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u32 dm_value[10] = {0}; + u8 i, input_idx = 0; + u32 val; + + if (!(dm->support_ic_type & ODM_RTL8822B)) + return; + + for (i = 0; i < 5; i++) { + if (input[i + 1]) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &dm_value[i]); + input_idx++; + } + } + + if (input_idx == 0) + return; + + if (dm_value[0] == 0) { + dm->dm_dig_table.enable_adjust_big_jump = false; + + val = (dig_t->big_jump_step3 << 5) | + (dig_t->big_jump_step2 << 3) | + dig_t->big_jump_step1; + + odm_set_bb_reg(dm, R_0x8c8, 0xfe, val); + } else { + dm->dm_dig_table.enable_adjust_big_jump = true; + } +#endif +} + +void phydm_show_rx_rate(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ +#if (RTL8822B_SUPPORT || RTL8821C_SUPPORT || RTL8814B_SUPPORT ||\ + RTL8195B_SUPPORT || RTL8822C_SUPPORT || RTL8723F_SUPPORT) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + u32 used = *_used; + u32 out_len = *_out_len; + u32 var1[10] = {0}; + char help[] = "-h"; + u8 i, input_idx = 0; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &var1[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1: show Rx rate, 0:reset counter}\n"); + *_used = used; + *_out_len = out_len; + return; + + } else if (var1[0] == 0) { + phydm_reset_rx_rate_distribution(dm); + *_used = used; + *_out_len = out_len; + return; + } + + /* @==Show SU Rate====================================================*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "=====Rx SU rate Statistics=====\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[SU][1SS] {%d, %d, %d, %d | %d, %d, %d, %d | %d, %d}\n", + dbg->num_qry_vht_pkt[0], dbg->num_qry_vht_pkt[1], + dbg->num_qry_vht_pkt[2], dbg->num_qry_vht_pkt[3], + dbg->num_qry_vht_pkt[4], dbg->num_qry_vht_pkt[5], + dbg->num_qry_vht_pkt[6], dbg->num_qry_vht_pkt[7], + dbg->num_qry_vht_pkt[8], dbg->num_qry_vht_pkt[9]); + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & (PHYDM_IC_ABOVE_2SS)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[SU][2SS] {%d, %d, %d, %d | %d, %d, %d, %d | %d, %d}\n", + dbg->num_qry_vht_pkt[10], dbg->num_qry_vht_pkt[11], + dbg->num_qry_vht_pkt[12], dbg->num_qry_vht_pkt[13], + dbg->num_qry_vht_pkt[14], dbg->num_qry_vht_pkt[15], + dbg->num_qry_vht_pkt[16], dbg->num_qry_vht_pkt[17], + dbg->num_qry_vht_pkt[18], dbg->num_qry_vht_pkt[19]); + } + #endif + /* @==Show MU Rate====================================================*/ +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT) || (defined(PHYSTS_3RD_TYPE_SUPPORT)) + PDM_SNPF(out_len, used, output + used, out_len - used, + "=====Rx MU rate Statistics=====\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[MU][1SS] {%d, %d, %d, %d | %d, %d, %d, %d | %d, %d}\n", + dbg->num_mu_vht_pkt[0], dbg->num_mu_vht_pkt[1], + dbg->num_mu_vht_pkt[2], dbg->num_mu_vht_pkt[3], + dbg->num_mu_vht_pkt[4], dbg->num_mu_vht_pkt[5], + dbg->num_mu_vht_pkt[6], dbg->num_mu_vht_pkt[7], + dbg->num_mu_vht_pkt[8], dbg->num_mu_vht_pkt[9]); + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & (PHYDM_IC_ABOVE_2SS)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[MU][2SS] {%d, %d, %d, %d | %d, %d, %d, %d | %d, %d}\n", + dbg->num_mu_vht_pkt[10], dbg->num_mu_vht_pkt[11], + dbg->num_mu_vht_pkt[12], dbg->num_mu_vht_pkt[13], + dbg->num_mu_vht_pkt[14], dbg->num_mu_vht_pkt[15], + dbg->num_mu_vht_pkt[16], dbg->num_mu_vht_pkt[17], + dbg->num_mu_vht_pkt[18], dbg->num_mu_vht_pkt[19]); + } + #endif +#endif + *_used = used; + *_out_len = out_len; +#endif +} + +void phydm_per_tone_evm(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i, j; + u32 used = *_used; + u32 out_len = *_out_len; + u32 var1[4] = {0}; + u32 val, tone_num, round; + s8 rxevm_0, rxevm_1; + s32 avg_num, evm_tone_0[256] = {0}, evm_tone_1[256] = {0}; + s32 rxevm_sum_0, rxevm_sum_1; + + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + pr_debug("n series not support yet !\n"); + return; + } + + for (i = 0; i < 4; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var1[i]); + } + + avg_num = var1[0]; + round = var1[1]; + + if (!dm->is_linked) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "No Link !!\n"); + + *_used = used; + *_out_len = out_len; + + return; + } + + pr_debug("ID=((%d)), BW=((%d)), fc=((CH-%d))\n", dm->curr_station_id, + 20 << *dm->band_width, *dm->channel); + pr_debug("avg_num =((%d)), round =((%d))\n", avg_num, round); +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + watchdog_stop(dm->priv); +#endif + for (j = 0; j < round; j++) { + pr_debug("\nround((%d))\n", (j + 1)); + if (*dm->band_width == CHANNEL_WIDTH_20) { + for (tone_num = 228; tone_num <= 255; tone_num++) { + odm_set_bb_reg(dm, R_0x8c4, 0xff8, tone_num); + rxevm_sum_0 = 0; + rxevm_sum_1 = 0; + for (i = 0; i < avg_num; i++) { + val = odm_read_4byte(dm, R_0xf8c); + + rxevm_0 = (s8)((val & MASKBYTE2) >> 16); + rxevm_0 = (rxevm_0 / 2); + if (rxevm_0 < -63) + rxevm_0 = 0; + + rxevm_1 = (s8)((val & MASKBYTE3) >> 24); + rxevm_1 = (rxevm_1 / 2); + if (rxevm_1 < -63) + rxevm_1 = 0; + rxevm_sum_0 += rxevm_0; + rxevm_sum_1 += rxevm_1; + ODM_delay_ms(1); + } + evm_tone_0[tone_num] = (rxevm_sum_0 / avg_num); + evm_tone_1[tone_num] = (rxevm_sum_1 / avg_num); + pr_debug("Tone(-%-3d) RXEVM(1ss/2ss)=%d, %d\n", + (256 - tone_num), evm_tone_0[tone_num], + evm_tone_1[tone_num]); + } + + for (tone_num = 1; tone_num <= 28; tone_num++) { + odm_set_bb_reg(dm, R_0x8c4, 0xff8, tone_num); + rxevm_sum_0 = 0; + rxevm_sum_1 = 0; + for (i = 0; i < avg_num; i++) { + val = odm_read_4byte(dm, R_0xf8c); + + rxevm_0 = (s8)((val & MASKBYTE2) >> 16); + rxevm_0 = (rxevm_0 / 2); + if (rxevm_0 < -63) + rxevm_0 = 0; + + rxevm_1 = (s8)((val & MASKBYTE3) >> 24); + rxevm_1 = (rxevm_1 / 2); + if (rxevm_1 < -63) + rxevm_1 = 0; + rxevm_sum_0 += rxevm_0; + rxevm_sum_1 += rxevm_1; + ODM_delay_ms(1); + } + evm_tone_0[tone_num] = (rxevm_sum_0 / avg_num); + evm_tone_1[tone_num] = (rxevm_sum_1 / avg_num); + pr_debug("Tone(%-3d) RXEVM(1ss/2ss)=%d, %d\n", + tone_num, evm_tone_0[tone_num], + evm_tone_1[tone_num]); + } + } else if (*dm->band_width == CHANNEL_WIDTH_40) { + for (tone_num = 198; tone_num <= 254; tone_num++) { + odm_set_bb_reg(dm, R_0x8c4, 0xff8, tone_num); + rxevm_sum_0 = 0; + rxevm_sum_1 = 0; + for (i = 0; i < avg_num; i++) { + val = odm_read_4byte(dm, R_0xf8c); + + rxevm_0 = (s8)((val & MASKBYTE2) >> 16); + rxevm_0 = (rxevm_0 / 2); + if (rxevm_0 < -63) + rxevm_0 = 0; + + rxevm_1 = (s8)((val & MASKBYTE3) >> 24); + rxevm_1 = (rxevm_1 / 2); + if (rxevm_1 < -63) + rxevm_1 = 0; + + rxevm_sum_0 += rxevm_0; + rxevm_sum_1 += rxevm_1; + ODM_delay_ms(1); + } + evm_tone_0[tone_num] = (rxevm_sum_0 / avg_num); + evm_tone_1[tone_num] = (rxevm_sum_1 / avg_num); + pr_debug("Tone(-%-3d) RXEVM(1ss/2ss)=%d, %d\n", + (256 - tone_num), evm_tone_0[tone_num], + evm_tone_1[tone_num]); + } + + for (tone_num = 2; tone_num <= 58; tone_num++) { + odm_set_bb_reg(dm, R_0x8c4, 0xff8, tone_num); + rxevm_sum_0 = 0; + rxevm_sum_1 = 0; + for (i = 0; i < avg_num; i++) { + val = odm_read_4byte(dm, R_0xf8c); + + rxevm_0 = (s8)((val & MASKBYTE2) >> 16); + rxevm_0 = (rxevm_0 / 2); + if (rxevm_0 < -63) + rxevm_0 = 0; + + rxevm_1 = (s8)((val & MASKBYTE3) >> 24); + rxevm_1 = (rxevm_1 / 2); + if (rxevm_1 < -63) + rxevm_1 = 0; + rxevm_sum_0 += rxevm_0; + rxevm_sum_1 += rxevm_1; + ODM_delay_ms(1); + } + evm_tone_0[tone_num] = (rxevm_sum_0 / avg_num); + evm_tone_1[tone_num] = (rxevm_sum_1 / avg_num); + pr_debug("Tone(%-3d) RXEVM(1ss/2ss)=%d, %d\n", + tone_num, evm_tone_0[tone_num], + evm_tone_1[tone_num]); + } + } else if (*dm->band_width == CHANNEL_WIDTH_80) { + for (tone_num = 134; tone_num <= 254; tone_num++) { + odm_set_bb_reg(dm, R_0x8c4, 0xff8, tone_num); + rxevm_sum_0 = 0; + rxevm_sum_1 = 0; + for (i = 0; i < avg_num; i++) { + val = odm_read_4byte(dm, R_0xf8c); + + rxevm_0 = (s8)((val & MASKBYTE2) >> 16); + rxevm_0 = (rxevm_0 / 2); + if (rxevm_0 < -63) + rxevm_0 = 0; + + rxevm_1 = (s8)((val & MASKBYTE3) >> 24); + rxevm_1 = (rxevm_1 / 2); + if (rxevm_1 < -63) + rxevm_1 = 0; + rxevm_sum_0 += rxevm_0; + rxevm_sum_1 += rxevm_1; + ODM_delay_ms(1); + } + evm_tone_0[tone_num] = (rxevm_sum_0 / avg_num); + evm_tone_1[tone_num] = (rxevm_sum_1 / avg_num); + pr_debug("Tone(-%-3d) RXEVM(1ss/2ss)=%d, %d\n", + (256 - tone_num), evm_tone_0[tone_num], + evm_tone_1[tone_num]); + } + + for (tone_num = 2; tone_num <= 122; tone_num++) { + odm_set_bb_reg(dm, R_0x8c4, 0xff8, tone_num); + rxevm_sum_0 = 0; + rxevm_sum_1 = 0; + for (i = 0; i < avg_num; i++) { + val = odm_read_4byte(dm, R_0xf8c); + + rxevm_0 = (s8)((val & MASKBYTE2) >> 16); + rxevm_0 = (rxevm_0 / 2); + if (rxevm_0 < -63) + rxevm_0 = 0; + + rxevm_1 = (s8)((val & MASKBYTE3) >> 24); + rxevm_1 = (rxevm_1 / 2); + if (rxevm_1 < -63) + rxevm_1 = 0; + rxevm_sum_0 += rxevm_0; + rxevm_sum_1 += rxevm_1; + ODM_delay_ms(1); + } + evm_tone_0[tone_num] = (rxevm_sum_0 / avg_num); + evm_tone_1[tone_num] = (rxevm_sum_1 / avg_num); + pr_debug("Tone(%-3d) RXEVM (1ss/2ss)=%d, %d\n", + tone_num, evm_tone_0[tone_num], + evm_tone_1[tone_num]); + } + } + } + *_used = used; + *_out_len = out_len; +} + +void phydm_bw_ch_adjust(void *dm_void, char input[][16], + u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i; + boolean is_enable_dbg_mode; + u8 central_ch, primary_ch_idx; + enum channel_width bw; + +#ifdef PHYDM_COMMON_API_SUPPORT + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{en} {CH} {pr_ch_idx 1/2/3/4/9/10} {0:20M,1:40M,2:80M}\n"); + goto out; + } + + if (!(dm->support_ic_type & CMN_API_SUPPORT_IC)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Not support this API\n"); + goto out; + } + + for (i = 0; i < 4; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var1[i]); + } + + is_enable_dbg_mode = (boolean)var1[0]; + central_ch = (u8)var1[1]; + primary_ch_idx = (u8)var1[2]; + bw = (enum channel_width)var1[3]; + + if (is_enable_dbg_mode) { + dm->is_disable_phy_api = false; + phydm_api_switch_bw_channel(dm, central_ch, primary_ch_idx, bw); + dm->is_disable_phy_api = true; + PDM_SNPF(out_len, used, output + used, out_len - used, + "central_ch = %d, primary_ch_idx = %d, bw = %d\n", + central_ch, primary_ch_idx, bw); + } +out: +#endif + + *_used = used; + *_out_len = out_len; +} + +void phydm_ext_rf_element_ctrl(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 val[10] = {0}; + u8 i = 0, input_idx = 0; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &val[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + if (val[0] == 1) /*@ext switch*/ { + phydm_set_ext_switch(dm, val[1]); + } +} + +void phydm_print_dbgport(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u32 dbg_port_value = 0; + u8 val[32]; + u8 tmp = 0; + u8 i; + + if (strcmp(input[1], help) == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{dbg_port_idx}\n"); + goto out; + } + + PHYDM_SSCANF(input[1], DCMD_HEX, &var1[0]); + + dm->debug_components |= ODM_COMP_API; + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_3, var1[0])) { + dbg_port_value = phydm_get_bb_dbg_port_val(dm); + phydm_release_bb_dbg_port(dm); + + for (i = 0; i < 32; i++) + val[i] = (u8)((dbg_port_value & BIT(i)) >> i); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Dbg Port[0x%x] = ((0x%x))\n", var1[0], + dbg_port_value); + + for (i = 4; i != 0; i--) { + tmp = 8 * (i - 1); + PDM_SNPF(out_len, used, output + used, out_len - used, + "val[%d:%d] = 8b'%d %d %d %d %d %d %d %d\n", + tmp + 7, tmp, val[tmp + 7], val[tmp + 6], + val[tmp + 5], val[tmp + 4], val[tmp + 3], + val[tmp + 2], val[tmp + 1], val[tmp + 0]); + } + } + dm->debug_components &= (~ODM_COMP_API); +out: + *_used = used; + *_out_len = out_len; +} + +void phydm_get_anapar_table(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + enum rf_path i = RF_PATH_A; + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return; + + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "------ Analog parameters start ------\n"); + + for (i = RF_PATH_A; i < (enum rf_path)dm->num_rf_path; i++) + phydm_get_per_path_anapar_jgr3(dm, i, &used, output, &out_len); +#endif + + *_used = used; + *_out_len = out_len; +} + +void phydm_get_csi_table(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return; + + PDM_VAST_SNPF(out_len, used, output + used, out_len - used, + "------ CSI Table Parsing start ------\n"); + + phydm_get_csi_table_jgr3(dm, &used, output, &out_len); +#endif + + *_used = used; + *_out_len = out_len; +} + +void phydm_dd_dbg_dump(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "dump: {1}\n"); + return; + } else if (var1[0] == 1) { + /*[Reg]*/ + phydm_dump_mac_reg(dm, &used, output, &out_len); + phydm_dump_bb_reg(dm, &used, output, &out_len); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->ic_ip_series == PHYDM_IC_JGR3) + phydm_dump_bb_reg2_jgr3(dm, &used, output, &out_len); + #endif + + phydm_dump_rf_reg(dm, &used, output, &out_len); + /*[Dbg Port]*/ + #ifdef PHYDM_AUTO_DEGBUG + phydm_dbg_port_dump(dm, &used, output, &out_len); + #endif + /*[Analog Parameters]*/ + phydm_get_anapar_table(dm, &used, output, &out_len); + } +} + +void phydm_nss_hitogram_mp(void *dm_void, enum PDM_RATE_TYPE rate_type, + u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + u32 used = *_used; + u32 out_len = *_out_len; + char buf[PHYDM_SNPRINT_SIZE] = {0}; + u16 buf_size = PHYDM_SNPRINT_SIZE; + u16 h_size = PHY_HIST_SIZE; + u16 *evm_hist = &dbg_s->evm_1ss_hist[0]; + u16 *snr_hist = &dbg_s->snr_1ss_hist[0]; + u8 i = 0; + u8 ss = phydm_rate_type_2_num_ss(dm, rate_type); + + if (rate_type == PDM_OFDM) { + phydm_print_hist_2_buf(dm, dbg_s->evm_ofdm_hist, PHY_HIST_SIZE, + buf, buf_size); + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-14s=%s\n", "[OFDM][EVM]", buf); + + phydm_print_hist_2_buf(dm, dbg_s->snr_ofdm_hist, PHY_HIST_SIZE, + buf, buf_size); + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-14s=%s\n", "[OFDM][SNR]", buf); + + *_used = used; + *_out_len = out_len; + return; + } + + for (i = 0; i < ss; i++) { + if (rate_type == PDM_1SS) { + evm_hist = &dbg_s->evm_1ss_hist[0]; + snr_hist = &dbg_s->snr_1ss_hist[0]; + } else if (rate_type == PDM_2SS) { + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + evm_hist = &dbg_s->evm_2ss_hist[i][0]; + snr_hist = &dbg_s->snr_2ss_hist[i][0]; + #endif + } else if (rate_type == PDM_3SS) { + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + evm_hist = &dbg_s->evm_3ss_hist[i][0]; + snr_hist = &dbg_s->snr_3ss_hist[i][0]; + #endif + } else if (rate_type == PDM_4SS) { + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + evm_hist = &dbg_s->evm_4ss_hist[i][0]; + snr_hist = &dbg_s->snr_4ss_hist[i][0]; + #endif + } + + phydm_print_hist_2_buf(dm, evm_hist, h_size, buf, buf_size); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[%d-SS][EVM][%d]=%s\n", ss, i, buf); + phydm_print_hist_2_buf(dm, snr_hist, h_size, buf, buf_size); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[%d-SS][SNR][%d]=%s\n", ss, i, buf); + } + *_used = used; + *_out_len = out_len; +} + +void phydm_mp_dbg(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + struct phydm_phystatus_avg *dbg_avg = &dbg_i->phystatus_statistic_avg; + char *rate_type = NULL; + u8 tmp_rssi_avg[4]; + u8 tmp_snr_avg[4]; + u8 tmp_evm_avg[4]; + u32 tmp_cnt = 0; + char buf[PHYDM_SNPRINT_SIZE] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u32 var1[10] = {0}; + u16 buf_size = PHYDM_SNPRINT_SIZE; + u16 th_size = PHY_HIST_SIZE - 1; + u8 i = 0; + + if (!(*dm->mp_mode)) + return; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "BW=((%d)), fc=((CH-%d))\n", + 20 << *dm->band_width, *dm->channel); + + /*@===[PHY Histogram]================================================*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "[PHY Histogram] ==============>\n"); + /*@===[Threshold]===*/ + phydm_print_hist_2_buf(dm, dbg_i->evm_hist_th, th_size, buf, buf_size); + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-16s=%s\n", "[EVM_TH]", buf); + phydm_print_hist_2_buf(dm, dbg_i->snr_hist_th, th_size, buf, buf_size); + PDM_SNPF(out_len, used, output + used, out_len - used, + "%-16s=%s\n", "[SNR_TH]", buf); + /*@===[OFDM]===*/ + phydm_nss_hitogram_mp(dm, PDM_OFDM, &used, output, &out_len); + /*@===[1-SS]===*/ + phydm_nss_hitogram_mp(dm, PDM_1SS, &used, output, &out_len); + /*@===[2-SS]===*/ + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) + phydm_nss_hitogram_mp(dm, PDM_2SS, &used, output, &out_len); + #endif + /*@===[3-SS]===*/ + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_3SS) + phydm_nss_hitogram_mp(dm, PDM_3SS, &used, output, &out_len); + #endif + /*@===[4-SS]===*/ + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) + phydm_nss_hitogram_mp(dm, PDM_4SS, &used, output, &out_len); + #endif + /*@===[PHY Avg]======================================================*/ + phydm_get_avg_phystatus_val(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[PHY Avg] ==============>\n"); + + phydm_get_avg_phystatus_val(dm); + + switch (dm->num_rf_path) { +#if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1], + dbg_avg->rssi_beacon_avg[2], + dbg_avg->rssi_beacon_avg[3]); + break; +#endif +#if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1], + dbg_avg->rssi_beacon_avg[2]); + break; +#endif +#if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0], + dbg_avg->rssi_beacon_avg[1]); + break; +#endif + default: + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d}\n", + "[Beacon]", dbg_s->rssi_beacon_cnt, + dbg_avg->rssi_beacon_avg[0]); + break; + } + + switch (dm->num_rf_path) { +#ifdef PHYSTS_3RD_TYPE_SUPPORT + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, + dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0], + dbg_avg->rssi_cck_avg_abv_2ss[1], + dbg_avg->rssi_cck_avg_abv_2ss[2]); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, + dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0], + dbg_avg->rssi_cck_avg_abv_2ss[1]); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, + dbg_avg->rssi_cck_avg, + dbg_avg->rssi_cck_avg_abv_2ss[0]); + break; + #endif +#endif + default: + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d}\n", + "[CCK]", dbg_s->rssi_cck_cnt, dbg_avg->rssi_cck_avg); + break; + } + + for (i = 0; i <= 4; i++) { + if (i > dm->num_rf_path) + break; + + odm_memory_set(dm, tmp_rssi_avg, 0, 4); + odm_memory_set(dm, tmp_snr_avg, 0, 4); + odm_memory_set(dm, tmp_evm_avg, 0, 4); + + switch (i) { + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case 4: + rate_type = "[4-SS]"; + tmp_cnt = dbg_s->rssi_4ss_cnt; + odm_move_memory(dm, tmp_rssi_avg, + dbg_avg->rssi_4ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, + dbg_avg->snr_4ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, dbg_avg->evm_4ss_avg, + 4); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case 3: + rate_type = "[3-SS]"; + tmp_cnt = dbg_s->rssi_3ss_cnt; + odm_move_memory(dm, tmp_rssi_avg, + dbg_avg->rssi_3ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, + dbg_avg->snr_3ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, + dbg_avg->evm_3ss_avg, 3); + break; + #endif + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case 2: + rate_type = "[2-SS]"; + tmp_cnt = dbg_s->rssi_2ss_cnt; + odm_move_memory(dm, tmp_rssi_avg, + dbg_avg->rssi_2ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, dbg_avg->snr_2ss_avg, + dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, + dbg_avg->evm_2ss_avg, 2); + break; + #endif + case 1: + rate_type = "[1-SS]"; + tmp_cnt = dbg_s->rssi_1ss_cnt; + odm_move_memory(dm, tmp_rssi_avg, + dbg_avg->rssi_1ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, + dbg_avg->snr_1ss_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, + &dbg_avg->evm_1ss_avg, 1); + break; + default: + rate_type = "[L-OFDM]"; + tmp_cnt = dbg_s->rssi_ofdm_cnt; + odm_move_memory(dm, tmp_rssi_avg, + dbg_avg->rssi_ofdm_avg, + dm->num_rf_path); + odm_move_memory(dm, tmp_snr_avg, + dbg_avg->snr_ofdm_avg, dm->num_rf_path); + odm_move_memory(dm, tmp_evm_avg, + &dbg_avg->evm_ofdm_avg, 1); + break; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "* %-8s Cnt=((%.3d)) RSSI:{%.2d, %.2d, %.2d, %.2d} SNR:{%.2d, %.2d, %.2d, %.2d} EVM:{-%.2d, -%.2d, -%.2d, -%.2d}\n", + rate_type, tmp_cnt, + tmp_rssi_avg[0], tmp_rssi_avg[1], + tmp_rssi_avg[2], tmp_rssi_avg[3], + tmp_snr_avg[0], tmp_snr_avg[1], + tmp_snr_avg[2], tmp_snr_avg[3], + tmp_evm_avg[0], tmp_evm_avg[1], + tmp_evm_avg[2], tmp_evm_avg[3]); + } + + phydm_reset_phystatus_statistic(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "rxsc_idx {Legacy, 20, 40, 80} = {%d, %d, %d, %d}\n", + dm->rxsc_l, dm->rxsc_20, dm->rxsc_40, dm->rxsc_80); + + *_used = used; + *_out_len = out_len; +} + +void phydm_reg_monitor(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + boolean en_mntr = false; + u8 i = 0; + + for (i = 0; i < 7; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var1[i]); + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "reg_mntr {en} {0:all, 1:BB, 2:RF, 3:MAC 4:1/2/4 byte}\n"); + } else { + if (var1[0] == 1) + en_mntr = true; + else + en_mntr = false; + + if (var1[1] == 0) { + dm->en_reg_mntr_bb = en_mntr; + dm->en_reg_mntr_rf = en_mntr; + dm->en_reg_mntr_mac = en_mntr; + dm->en_reg_mntr_byte = en_mntr; + } else if (var1[1] == 1) { + dm->en_reg_mntr_bb = en_mntr; + } else if (var1[1] == 2) { + dm->en_reg_mntr_rf = en_mntr; + } else if (var1[1] == 3) { + dm->en_reg_mntr_mac = en_mntr; + } else if (var1[1] == 4) { + dm->en_reg_mntr_byte = en_mntr; + } + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "en: BB:%d, RF:%d, MAC:%d, byte:%d\n", dm->en_reg_mntr_bb, + dm->en_reg_mntr_rf, dm->en_reg_mntr_mac, dm->en_reg_mntr_byte); + + *_used = used; + *_out_len = out_len; +} + +#if (RTL8822C_SUPPORT) +u16 phydm_get_agc_rf_gain(void *dm_void, boolean is_mod, u8 tab, u8 mp_gain_i) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 rf_gain = 0x0; + + if (is_mod) + rf_gain = dm->agc_rf_gain[tab][mp_gain_i]; + else + rf_gain = dm->agc_rf_gain_ori[tab][mp_gain_i]; + + return rf_gain; +} +#endif + +void phydm_get_rxagc_table_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 tab = 0; + boolean is_modified = false; + u8 mp_gain = 0; + u16 rf_gain = 0; + u8 i = 0; + +#if (RTL8822C_SUPPORT) + if (!(dm->support_ic_type & ODM_RTL8822C)) + return; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "get rxagc table : {0:ori, 1:modified} {table:0~15} {mp_gain_idx:0~63, all:0xff}\n"); + } else { + for (i = 0; i < 3; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &var1[i]); + } + + is_modified = (boolean)var1[0]; + tab = (u8)var1[1]; + mp_gain = (u8)var1[2]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "agc_table_cnt:%d, is_agc_tab_pos_shift:%d, agc_table_shift:%d\n", + dm->agc_table_cnt, dm->is_agc_tab_pos_shift, + dm->agc_table_shift); + + if (mp_gain == 0xff) { + for (i = 0; i < 64; i++) { + rf_gain = phydm_get_agc_rf_gain(dm, is_modified, + tab, i); + + PDM_SNPF(out_len, used, output + used, + out_len - used, + "agc_table:%d, mp_gain_idx:0x%x, rf_gain_idx:0x%x\n", + tab, i, rf_gain); + } + } else { + rf_gain = phydm_get_agc_rf_gain(dm, is_modified, tab, + mp_gain); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "agc_table:%d, mp_gain_idx:0x%x, rf_gain_idx:0x%x\n", + tab, mp_gain, rf_gain); + } + } +#endif + *_used = used; + *_out_len = out_len; +} + +void phydm_shift_rxagc_table_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + u16 value_db = 0; + +#if (RTL8822C_SUPPORT) + if (!(dm->support_ic_type & ODM_RTL8822C)) + return; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "shift rxagc table : {0:-, 1:+} {value(0~63, unit:2dB)}\n"); + } else { + for (i = 0; i < 3; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + + if ((u8)var1[1] > 63) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Do not enter the value larger than 63!\n"); + } else { + phydm_shift_rxagc_table(dm, (boolean)var1[0], + (u8)var1[1]); + + value_db = (u8)var1[1] << 1; + PDM_SNPF(out_len, used, output + used, out_len - used, + "shift %s%d dB gain\n", + (((boolean)var1[0]) ? "+" : "-"), value_db); + } + } +#endif +} + +#if (RTL8814B_SUPPORT || RTL8198F_SUPPORT) +void phydm_spur_detect_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u32 i; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0: Auto spur detect(NBI+CSI), 1:NBI always ON/ CSI Auto,"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "2: CSI always On/ NBI Auto, 3: Disable, 4: CSI & NBI ON}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{If CSI always ON (Mode 2 or 4) -> CSI wgt manual(0~7)}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{5: Adjust CSI weight threshold} {0:-,1:+} {th offset}\n"); + } else { + for (i = 0; i < 10; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + + if (var1[0] == 1) { + dm->dsde_sel = DET_NBI; + } else if (var1[0] == 2) { + dm->dsde_sel = DET_CSI; + } else if (var1[0] == 3) { + dm->dsde_sel = DET_DISABLE; + } else if (var1[0] == 4) { + dm->dsde_sel = DET_CSI_NBI_EN; + } else if (var1[0] == 0) { + dm->dsde_sel = DET_AUTO; + } else if (var1[0] == 5) { + if (var1[1] == 0) + for (i = 0; i < 5; i++) + dm->csi_wgt_th_db[i] -= (u8)var1[2]; + else if (var1[1] == 1) + for (i = 0; i < 5; i++) + dm->csi_wgt_th_db[i] += (u8)var1[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, "current csi weight threshold:\n"); + for (i = 0; i < 5; i++) + PDM_SNPF(out_len, used, output + used, + out_len - used, "----%2d", + dm->csi_wgt_th_db[i]); + PDM_SNPF(out_len, used, output + used, out_len - used, "\n"); + for (i = 0; i < 5; i++) + PDM_SNPF(out_len, used, output + used, + out_len - used, "--%d--|", i); + PDM_SNPF(out_len, used, output + used, out_len - used, "\n"); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Spur detection mode invalid!\n"); + return; + } + if (var1[0] < 5) + PDM_SNPF(out_len, used, output + used, out_len - used, + "spur detect mode = %d\n", dm->dsde_sel); + + if (dm->dsde_sel == DET_CSI_NBI_EN) { + if (var1[1] < 8) { + dm->csi_wgt = (u8)var1[1]; + PDM_SNPF(out_len, used, output + used, + out_len - used, "CSI wgt %d\n", + dm->csi_wgt); + } else { + PDM_SNPF(out_len, used, output + used, + out_len - used, + "CSI wgt setting invalid. Please set the correct wgt!\n"); + return; + } + } + } + + *_used = used; + *_out_len = out_len; +} +#endif + +struct phydm_command { + char name[16]; + u8 id; +}; + +enum PHYDM_CMD_ID { + PHYDM_HELP, + PHYDM_DEMO, + PHYDM_RF_CMD, + PHYDM_DIG, + PHYDM_RA, + PHYDM_PROFILE, + PHYDM_ANTDIV, + PHYDM_PATHDIV, + PHYDM_DEBUG, + PHYDM_MP_DEBUG, + PHYDM_FW_DEBUG, + PHYDM_SUPPORT_ABILITY, + PHYDM_GET_TXAGC, + PHYDM_SET_TXAGC, + PHYDM_SMART_ANT, + PHYDM_CH_BW, + PHYDM_TRX_PATH, + PHYDM_LA_MODE, + PHYDM_DUMP_REG, + PHYDM_AUTO_DBG, + PHYDM_DD_DBG, + PHYDM_BIG_JUMP, + PHYDM_SHOW_RXRATE, + PHYDM_NBI_EN, + PHYDM_CSI_MASK_EN, + PHYDM_DFS_DEBUG, + PHYDM_DFS_HIST, + PHYDM_NHM, + PHYDM_CLM, + PHYDM_FAHM, + PHYDM_ENV_MNTR, + PHYDM_BB_INFO, + //PHYDM_TXBF, + PHYDM_H2C, + PHYDM_EXT_RF_E_CTRL, + PHYDM_ADAPTIVE_SOML, + PHYDM_PSD, + PHYDM_DEBUG_PORT, + PHYDM_DIS_HTSTF_CONTROL, + PHYDM_CFO_TRK, + PHYDM_ADAPTIVITY_DEBUG, + PHYDM_DIS_DYM_ANT_WEIGHTING, + PHYDM_FORECE_PT_STATE, + PHYDM_STA_INFO, + PHYDM_PAUSE_FUNC, + PHYDM_PER_TONE_EVM, + PHYDM_DYN_TXPWR, + PHYDM_LNA_SAT, + PHYDM_ANAPAR, + PHYDM_CCK_RX_PATHDIV, + PHYDM_BEAM_FORMING, + PHYDM_REG_MONITOR, +#if RTL8814B_SUPPORT + PHYDM_SPUR_DETECT, +#endif + PHYDM_PHY_STATUS, + PHYDM_CRC32_CNT, + PHYDM_DCC, +#ifdef PHYDM_HW_IGI + PHYDM_HWIGI, +#endif +#ifdef PHYDM_HW_SWITCH_AGC_TAB + PHYDM_HW_AGCTAB, +#endif + PHYDM_PMAC_TX, + PHYDM_GET_RXAGC, + PHYDM_SHIFT_RXAGC, + PHYDM_IFS_CLM, + PHYDM_ENHANCE_MNTR, + PHYDM_CSI_DBG +}; + +struct phydm_command phy_dm_ary[] = { + {"-h", PHYDM_HELP}, /*@do not move this element to other position*/ + {"demo", PHYDM_DEMO}, /*@do not move this element to other position*/ + {"rf", PHYDM_RF_CMD}, + {"dig", PHYDM_DIG}, + {"ra", PHYDM_RA}, + {"profile", PHYDM_PROFILE}, + {"antdiv", PHYDM_ANTDIV}, + {"pathdiv", PHYDM_PATHDIV}, + {"dbg", PHYDM_DEBUG}, + {"mp_dbg", PHYDM_MP_DEBUG}, + {"fw_dbg", PHYDM_FW_DEBUG}, + {"ability", PHYDM_SUPPORT_ABILITY}, + {"get_txagc", PHYDM_GET_TXAGC}, + {"set_txagc", PHYDM_SET_TXAGC}, + {"smtant", PHYDM_SMART_ANT}, + {"ch_bw", PHYDM_CH_BW}, + {"trxpath", PHYDM_TRX_PATH}, + {"lamode", PHYDM_LA_MODE}, + {"dumpreg", PHYDM_DUMP_REG}, + {"auto_dbg", PHYDM_AUTO_DBG}, + {"dd_dbg", PHYDM_DD_DBG}, + {"bigjump", PHYDM_BIG_JUMP}, + {"rxrate", PHYDM_SHOW_RXRATE}, + {"nbi", PHYDM_NBI_EN}, + {"csi_mask", PHYDM_CSI_MASK_EN}, + {"dfs", PHYDM_DFS_DEBUG}, + {"dfs_hist", PHYDM_DFS_HIST}, + {"nhm", PHYDM_NHM}, + {"clm", PHYDM_CLM}, + {"fahm", PHYDM_FAHM}, + {"env_mntr", PHYDM_ENV_MNTR}, + {"bbinfo", PHYDM_BB_INFO}, + /*{"txbf", PHYDM_TXBF},*/ + {"h2c", PHYDM_H2C}, + {"ext_rfe", PHYDM_EXT_RF_E_CTRL}, + {"soml", PHYDM_ADAPTIVE_SOML}, + {"psd", PHYDM_PSD}, + {"dbgport", PHYDM_DEBUG_PORT}, + {"dis_htstf", PHYDM_DIS_HTSTF_CONTROL}, + {"cfo_trk", PHYDM_CFO_TRK}, + {"adapt_debug", PHYDM_ADAPTIVITY_DEBUG}, + {"dis_dym_ant_wgt", PHYDM_DIS_DYM_ANT_WEIGHTING}, + {"force_pt_state", PHYDM_FORECE_PT_STATE}, + {"sta_info", PHYDM_STA_INFO}, + {"pause", PHYDM_PAUSE_FUNC}, + {"evm", PHYDM_PER_TONE_EVM}, + {"dyn_txpwr", PHYDM_DYN_TXPWR}, + {"lna_sat", PHYDM_LNA_SAT}, + {"anapar", PHYDM_ANAPAR}, + {"cck_rx_pathdiv", PHYDM_CCK_RX_PATHDIV}, + {"bf", PHYDM_BEAM_FORMING}, + {"reg_mntr", PHYDM_REG_MONITOR}, +#if RTL8814B_SUPPORT + {"spur_detect", PHYDM_SPUR_DETECT}, +#endif + {"physts", PHYDM_PHY_STATUS}, + {"crc32_cnt", PHYDM_CRC32_CNT}, +#ifdef PHYDM_PMAC_TX_SETTING_SUPPORT + {"pmac_tx", PHYDM_PMAC_TX}, +#endif +#ifdef PHYDM_HW_IGI + {"hwigi", PHYDM_HWIGI}, +#endif +#ifdef PHYDM_HW_SWITCH_AGC_TAB + {"hw_agctab", PHYDM_HW_AGCTAB}, +#endif + {"dcc", PHYDM_DCC}, + {"get_rxagc", PHYDM_GET_RXAGC}, + {"shift_rxagc", PHYDM_SHIFT_RXAGC}, + {"ifs_clm", PHYDM_IFS_CLM}, + {"enh_mntr", PHYDM_ENHANCE_MNTR}, + {"csi_dbg", PHYDM_CSI_DBG} + }; + +#endif /*@#ifdef CONFIG_PHYDM_DEBUG_FUNCTION*/ + +void phydm_cmd_parser(struct dm_struct *dm, char input[][MAX_ARGV], + u32 input_num, u8 flag, char *output, u32 out_len) +{ +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + u32 used = 0; + u8 id = 0; + u32 var1[10] = {0}; + u32 i; + u32 phydm_ary_size = sizeof(phy_dm_ary) / sizeof(struct phydm_command); + + if (flag == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "GET, nothing to print\n"); + return; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, "\n"); + + /* Parsing Cmd ID */ + if (input_num) { + for (i = 0; i < phydm_ary_size; i++) { + if (strcmp(phy_dm_ary[i].name, input[0]) == 0) { + id = phy_dm_ary[i].id; + break; + } + } + if (i == phydm_ary_size) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "PHYDM command not found!\n"); + return; + } + } + + switch (id) { + case PHYDM_HELP: { + PDM_SNPF(out_len, used, output + used, out_len - used, + "BB cmd ==>\n"); + + for (i = 0; i < phydm_ary_size - 2; i++) + PDM_SNPF(out_len, used, output + used, out_len - used, + " %-5d: %s\n", i, phy_dm_ary[i + 2].name); + } break; + + case PHYDM_DEMO: { /*@echo demo 10 0x3a z abcde >cmd*/ + u32 directory = 0; + + #if (DM_ODM_SUPPORT_TYPE & (ODM_CE | ODM_AP)) + char char_temp; + #else + u32 char_temp = ' '; + #endif + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &directory); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Decimal value = %d\n", directory); + PHYDM_SSCANF(input[2], DCMD_HEX, &directory); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Hex value = 0x%x\n", directory); + PHYDM_SSCANF(input[3], DCMD_CHAR, &char_temp); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Char = %c\n", char_temp); + PDM_SNPF(out_len, used, output + used, out_len - used, + "String = %s\n", input[4]); + } break; + case PHYDM_RF_CMD: + halrf_cmd_parser(dm, input, &used, output, &out_len, input_num); + break; + + case PHYDM_DIG: + phydm_dig_debug(dm, input, &used, output, &out_len); + break; + + case PHYDM_RA: + phydm_ra_debug(dm, input, &used, output, &out_len); + break; + + case PHYDM_ANTDIV: + #if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + phydm_antdiv_debug(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_PATHDIV: + #if (defined(CONFIG_PATH_DIVERSITY)) + phydm_pathdiv_debug(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_DEBUG: + phydm_debug_trace(dm, input, &used, output, &out_len); + break; + + case PHYDM_MP_DEBUG: + phydm_mp_dbg(dm, input, &used, output, &out_len); + break; + + case PHYDM_FW_DEBUG: + phydm_fw_debug_trace(dm, input, &used, output, &out_len); + break; + + case PHYDM_SUPPORT_ABILITY: + phydm_supportability_en(dm, input, &used, output, &out_len); + break; + + case PHYDM_SMART_ANT: + #if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + + #ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 + phydm_hl_smt_ant_dbg_type2(dm, input, &used, output, &out_len); + #elif (defined(CONFIG_HL_SMART_ANTENNA_TYPE1)) + phydm_hl_smart_ant_debug(dm, input, &used, output, &out_len); + #endif + + #elif (defined(CONFIG_CUMITEK_SMART_ANTENNA)) + phydm_cumitek_smt_ant_debug(dm, input, &used, output, &out_len); + #endif + + break; + + case PHYDM_CH_BW: + phydm_bw_ch_adjust(dm, input, &used, output, &out_len); + break; + + case PHYDM_PROFILE: + phydm_basic_profile(dm, &used, output, &out_len); + break; + + case PHYDM_GET_TXAGC: + phydm_get_txagc(dm, &used, output, &out_len); + break; + + case PHYDM_SET_TXAGC: + phydm_set_txagc_dbg(dm, input, &used, output, &out_len); + break; + + case PHYDM_TRX_PATH: + phydm_config_trx_path(dm, input, &used, output, &out_len); + break; + + case PHYDM_LA_MODE: + #if (PHYDM_LA_MODE_SUPPORT) + phydm_la_cmd(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_DUMP_REG: + phydm_dump_reg(dm, input, &used, output, &out_len); + break; + + case PHYDM_BIG_JUMP: + phydm_enable_big_jump(dm, input, &used, output, &out_len); + break; + + case PHYDM_AUTO_DBG: + #ifdef PHYDM_AUTO_DEGBUG + phydm_auto_dbg_console(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_DD_DBG: + phydm_dd_dbg_dump(dm, input, &used, output, &out_len); + break; + + case PHYDM_SHOW_RXRATE: + phydm_show_rx_rate(dm, input, &used, output, &out_len); + break; + + case PHYDM_NBI_EN: + phydm_nbi_debug(dm, input, &used, output, &out_len); + break; + + case PHYDM_CSI_MASK_EN: + phydm_csi_debug(dm, input, &used, output, &out_len); + break; + + #ifdef CONFIG_PHYDM_DFS_MASTER + case PHYDM_DFS_DEBUG: + phydm_dfs_debug(dm, input, &used, output, &out_len); + break; + + case PHYDM_DFS_HIST: + phydm_dfs_hist_dbg(dm, input, &used, output, &out_len); + break; + #endif + + case PHYDM_NHM: + #ifdef NHM_SUPPORT + phydm_nhm_dbg(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_CLM: + #ifdef CLM_SUPPORT + phydm_clm_dbg(dm, input, &used, output, &out_len); + #endif + break; + + #ifdef FAHM_SUPPORT + case PHYDM_FAHM: + phydm_fahm_dbg(dm, input, &used, output, &out_len); + break; + #endif + + case PHYDM_ENV_MNTR: + phydm_env_mntr_dbg(dm, input, &used, output, &out_len); + break; + + case PHYDM_BB_INFO: + phydm_bb_hw_dbg_info(dm, input, &used, output, &out_len); + break; + /* + case PHYDM_TXBF: { + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + #ifdef PHYDM_BEAMFORMING_SUPPORT + struct _RT_BEAMFORMING_INFO *beamforming_info = NULL; + + beamforming_info = &dm->beamforming_info; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + if (var1[0] == 0) { + beamforming_info->apply_v_matrix = false; + beamforming_info->snding3ss = true; + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n dont apply V matrix and 3SS 789 snding\n"); + } else if (var1[0] == 1) { + beamforming_info->apply_v_matrix = true; + beamforming_info->snding3ss = true; + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n apply V matrix and 3SS 789 snding\n"); + } else if (var1[0] == 2) { + beamforming_info->apply_v_matrix = true; + beamforming_info->snding3ss = false; + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n default txbf setting\n"); + } else + PDM_SNPF(out_len, used, output + used, out_len - used, + "\r\n unknown cmd!!\n"); + #endif + #endif + } break; + */ + case PHYDM_H2C: + phydm_h2C_debug(dm, input, &used, output, &out_len); + break; + + case PHYDM_EXT_RF_E_CTRL: + phydm_ext_rf_element_ctrl(dm, input, &used, output, &out_len); + break; + + case PHYDM_ADAPTIVE_SOML: + #ifdef CONFIG_ADAPTIVE_SOML + phydm_soml_debug(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_PSD: + + #ifdef CONFIG_PSD_TOOL + phydm_psd_debug(dm, input, &used, output, &out_len); + #endif + + break; + + case PHYDM_DEBUG_PORT: + phydm_print_dbgport(dm, input, &used, output, &out_len); + break; + + case PHYDM_DIS_HTSTF_CONTROL: { + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if (var1[0] == 1) { + /* setting being false is for debug */ + dm->bhtstfdisabled = true; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Dynamic HT-STF Gain Control is Disable\n"); + } else { + /* @default setting should be true, + * always be dynamic control + */ + dm->bhtstfdisabled = false; + PDM_SNPF(out_len, used, output + used, out_len - used, + "Dynamic HT-STF Gain Control is Enable\n"); + } + } break; + + case PHYDM_CFO_TRK: + phydm_cfo_tracking_debug(dm, input, &used, output, &out_len); + break; + + case PHYDM_ADAPTIVITY_DEBUG: + #ifdef PHYDM_SUPPORT_ADAPTIVITY + phydm_adaptivity_debug(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_DIS_DYM_ANT_WEIGHTING: + #ifdef DYN_ANT_WEIGHTING_SUPPORT + phydm_ant_weight_dbg(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_FORECE_PT_STATE: + #ifdef PHYDM_POWER_TRAINING_SUPPORT + phydm_pow_train_debug(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_STA_INFO: + phydm_show_sta_info(dm, input, &used, output, &out_len); + break; + + case PHYDM_PAUSE_FUNC: + phydm_pause_func_console(dm, input, &used, output, &out_len); + break; + + case PHYDM_PER_TONE_EVM: + phydm_per_tone_evm(dm, input, &used, output, &out_len); + break; + + #ifdef CONFIG_DYNAMIC_TX_TWR + case PHYDM_DYN_TXPWR: + phydm_dtp_debug(dm, input, &used, output, &out_len); + break; + #endif + + case PHYDM_LNA_SAT: + #ifdef PHYDM_LNA_SAT_CHK_SUPPORT + phydm_lna_sat_debug(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_ANAPAR: + phydm_get_anapar_table(dm, &used, output, &out_len); + break; + case PHYDM_CCK_RX_PATHDIV: + #ifdef PHYDM_CCK_RX_PATHDIV_SUPPORT + phydm_cck_rx_pathdiv_dbg(dm, input, &used, output, &out_len); + #endif + break; + + case PHYDM_BEAM_FORMING: + #ifdef CONFIG_BB_TXBF_API + phydm_bf_debug(dm, input, &used, output, &out_len); + #endif + break; + case PHYDM_REG_MONITOR: + phydm_reg_monitor(dm, input, &used, output, &out_len); + break; + +#if RTL8814B_SUPPORT + case PHYDM_SPUR_DETECT: + phydm_spur_detect_dbg(dm, input, &used, output, &out_len); + break; +#endif + case PHYDM_CRC32_CNT: + phydm_crc32_cnt_dbg(dm, input, &used, output, &out_len); + break; + case PHYDM_PHY_STATUS: + phydm_physts_dbg(dm, input, &used, output, &out_len); + break; +#ifdef PHYDM_DCC_ENHANCE + case PHYDM_DCC: + phydm_dig_cckpd_coex_dbg(dm, input, &used, output, &out_len); + break; +#endif +#ifdef PHYDM_PMAC_TX_SETTING_SUPPORT + case PHYDM_PMAC_TX: + phydm_pmac_tx_dbg(dm, input, &used, output, &out_len); + break; +#endif +#ifdef PHYDM_HW_IGI + case PHYDM_HWIGI: + phydm_hwigi_dbg(dm, input, &used, output, &out_len); + break; +#endif +#ifdef PHYDM_HW_SWITCH_AGC_TAB + case PHYDM_HW_AGCTAB: + phydm_auto_agc_tab_debug(dm, input, &used, output, &out_len); + break; +#endif + case PHYDM_GET_RXAGC: + phydm_get_rxagc_table_dbg(dm, input, &used, output, &out_len); + break; + case PHYDM_SHIFT_RXAGC: + phydm_shift_rxagc_table_dbg(dm, input, &used, output, &out_len); + break; + case PHYDM_IFS_CLM: + #ifdef IFS_CLM_SUPPORT + phydm_ifs_clm_dbg(dm, input, &used, output, &out_len); + #endif + break; + case PHYDM_ENHANCE_MNTR: + phydm_enhance_mntr_dbg(dm, input, &used, output, &out_len); + break; + case PHYDM_CSI_DBG: + phydm_get_csi_table(dm, &used, output, &out_len); + break; + default: + PDM_SNPF(out_len, used, output + used, out_len - used, + "Do not support this command\n"); + break; + } +#endif /*@#ifdef CONFIG_PHYDM_DEBUG_FUNCTION*/ +} + +#if defined __ECOS || defined __ICCARM__ +#ifndef strsep +char *strsep(char **s, const char *ct) +{ + char *sbegin = *s; + char *end; + + if (!sbegin) + return NULL; + + end = strpbrk(sbegin, ct); + if (end) + *end++ = '\0'; + *s = end; + return sbegin; +} +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE | ODM_AP | ODM_IOT)) +s32 phydm_cmd(struct dm_struct *dm, char *input, u32 in_len, u8 flag, + char *output, u32 out_len) +{ + char *token; + u32 argc = 0; + char argv[MAX_ARGC][MAX_ARGV]; + + do { + token = strsep(&input, ", "); + if (token) { + if (strlen(token) <= MAX_ARGV) + strcpy(argv[argc], token); + + argc++; + } else { + break; + } + } while (argc < MAX_ARGC); + + if (argc == 1) + argv[0][strlen(argv[0]) - 1] = '\0'; + + phydm_cmd_parser(dm, argv, argc, flag, output, out_len); + + return 0; +} +#endif + +void phydm_fw_trace_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len) +{ +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*@u8 debug_trace_11byte[60];*/ + u8 freg_num, c2h_seq, buf_0 = 0; + + if (!(dm->support_ic_type & PHYDM_IC_3081_SERIES)) + return; + + if (cmd_len > 12 || cmd_len == 0) { + pr_debug("[Warning] Error C2H cmd_len=%d\n", cmd_len); + return; + } + + buf_0 = cmd_buf[0]; + freg_num = (buf_0 & 0xf); + c2h_seq = (buf_0 & 0xf0) >> 4; + + #if 0 + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW debug message] freg_num = (( %d )), c2h_seq=(( %d ))\n", + freg_num, c2h_seq); + + strncpy(debug_trace_11byte, &cmd_buf[1], (cmd_len - 1)); + debug_trace_11byte[cmd_len - 1] = '\0'; + PHYDM_DBG(dm, DBG_FW_TRACE, "[FW debug message] %s\n", + debug_trace_11byte); + PHYDM_DBG(dm, DBG_FW_TRACE, "[FW debug message] cmd_len = (( %d ))\n", + cmd_len); + PHYDM_DBG(dm, DBG_FW_TRACE, "[FW debug message] c2h_cmd_start=((%d))\n", + dm->c2h_cmd_start); + + PHYDM_DBG(dm, DBG_FW_TRACE, "pre_seq = (( %d )), current_seq=((%d))\n", + dm->pre_c2h_seq, c2h_seq); + PHYDM_DBG(dm, DBG_FW_TRACE, "fw_buff_is_enpty = (( %d ))\n", + dm->fw_buff_is_enpty); + #endif + + if (c2h_seq != dm->pre_c2h_seq && dm->fw_buff_is_enpty == false) { + dm->fw_debug_trace[dm->c2h_cmd_start] = '\0'; + PHYDM_DBG(dm, DBG_FW_TRACE, "[FW Dbg Queue Overflow] %s\n", + dm->fw_debug_trace); + dm->c2h_cmd_start = 0; + } + + if ((cmd_len - 1) > (60 - dm->c2h_cmd_start)) { + dm->fw_debug_trace[dm->c2h_cmd_start] = '\0'; + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW Dbg Queue error: wrong C2H length] %s\n", + dm->fw_debug_trace); + dm->c2h_cmd_start = 0; + return; + } + + strncpy((char *)&dm->fw_debug_trace[dm->c2h_cmd_start], + (char *)&cmd_buf[1], (cmd_len - 1)); + dm->c2h_cmd_start += (cmd_len - 1); + dm->fw_buff_is_enpty = false; + + if (freg_num == 0 || dm->c2h_cmd_start >= 60) { + if (dm->c2h_cmd_start < 60) + dm->fw_debug_trace[dm->c2h_cmd_start] = '\0'; + else + dm->fw_debug_trace[59] = '\0'; + + PHYDM_DBG(dm, DBG_FW_TRACE, "[FW DBG Msg] %s\n", + dm->fw_debug_trace); + + dm->c2h_cmd_start = 0; + dm->fw_buff_is_enpty = true; + } + + dm->pre_c2h_seq = c2h_seq; +#endif /*@#ifdef CONFIG_PHYDM_DEBUG_FUNCTION*/ +} + +void phydm_fw_trace_handler_code(void *dm_void, u8 *buffer, u8 cmd_len) +{ +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 function = buffer[0]; + u8 dbg_num = buffer[1]; + u16 content_0 = (((u16)buffer[3]) << 8) | ((u16)buffer[2]); + u16 content_1 = (((u16)buffer[5]) << 8) | ((u16)buffer[4]); + u16 content_2 = (((u16)buffer[7]) << 8) | ((u16)buffer[6]); + u16 content_3 = (((u16)buffer[9]) << 8) | ((u16)buffer[8]); + u16 content_4 = (((u16)buffer[11]) << 8) | ((u16)buffer[10]); + + if (cmd_len > 12) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW Msg] Invalid cmd length (( %d )) >12\n", + cmd_len); +/*@--------------------------------------------*/ +#ifdef CONFIG_RA_FW_DBG_CODE + if (function == RATE_DECISION) { + if (dbg_num == 0) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] RA_CNT=((%d)) Max_device=((%d))--------------------------->\n", + content_1, content_2); + else if (content_0 == 2) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] Check RA macid= ((%d)), MediaStatus=((%d)), Dis_RA=((%d)), try_bit=((0x%x))\n", + content_1, content_2, content_3, + content_4); + else if (content_0 == 3) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] Check RA total=((%d)), drop=((0x%x)), TXRPT_TRY_bit=((%x)), bNoisy=((%x))\n", + content_1, content_2, content_3, + content_4); + } else if (dbg_num == 1) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] RTY[0,1,2,3]=[ %d , %d , %d , %d ]\n", + content_1, content_2, content_3, + content_4); + else if (content_0 == 2) { + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] RTY[4]=[ %d ], drop=(( %d )), total=(( %d )), current_rate=((0x %x ))", + content_1, content_2, content_3, + content_4); + phydm_print_rate(dm, (u8)content_4, + DBG_FW_TRACE); + } else if (content_0 == 3) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] penality_idx=(( %d ))\n", + content_1); + else if (content_0 == 4) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] RSSI=(( %d )), ra_stage = (( %d ))\n", + content_1, content_2); + } else if (dbg_num == 3) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] Fast_RA (( DOWN )) total=((%d)), total>>1=((%d)), R4+R3+R2 = ((%d)), RateDownHold = ((%d))\n", + content_1, content_2, content_3, + content_4); + else if (content_0 == 2) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] Fast_RA (( UP )) total_acc=((%d)), total_acc>>1=((%d)), R4+R3+R2 = ((%d)), RateDownHold = ((%d))\n", + content_1, content_2, content_3, + content_4); + else if (content_0 == 3) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] Fast_RA (( UP )) ((rate Down Hold)) RA_CNT=((%d))\n", + content_1); + else if (content_0 == 4) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] Fast_RA (( UP )) ((tota_accl<5 skip)) RA_CNT=((%d))\n", + content_1); + else if (content_0 == 8) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] Fast_RA (( Reset Tx Rpt )) RA_CNT=((%d))\n", + content_1); + } else if (dbg_num == 4) { + if (content_0 == 3) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] RER_CNT PCR_ori =(( %d )), ratio_ori =(( %d )), pcr_updown_bitmap =(( 0x%x )), pcr_var_diff =(( %d ))\n", + content_1, content_2, content_3, + content_4); + else if (content_0 == 4) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] pcr_shift_value =(( %s%d )), rate_down_threshold =(( %d )), rate_up_threshold =(( %d ))\n", + ((content_1) ? "+" : "-"), content_2, + content_3, content_4); + else if (content_0 == 5) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] pcr_mean =(( %d )), PCR_VAR =(( %d )), offset =(( %d )), decision_offset_p =(( %d ))\n", + content_1, content_2, content_3, + content_4); + } else if (dbg_num == 5) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] (( UP)) Nsc=(( %d )), N_High=(( %d )), RateUp_Waiting=(( %d )), RateUp_Fail=(( %d ))\n", + content_1, content_2, content_3, + content_4); + else if (content_0 == 2) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] ((DOWN)) Nsc=(( %d )), N_Low=(( %d ))\n", + content_1, content_2); + else if (content_0 == 3) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] ((HOLD)) Nsc=((%d)), N_High=((%d)), N_Low=((%d)), Reset_CNT=((%d))\n", + content_1, content_2, content_3, + content_4); + } else if (dbg_num == 0x60) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] ((AP RPT)) macid=((%d)), BUPDATE[macid]=((%d))\n", + content_1, content_2); + else if (content_0 == 4) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] ((AP RPT)) pass=((%d)), rty_num=((%d)), drop=((%d)), total=((%d))\n", + content_1, content_2, content_3, + content_4); + else if (content_0 == 5) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW] ((AP RPT)) PASS=((%d)), RTY_NUM=((%d)), DROP=((%d)), TOTAL=((%d))\n", + content_1, content_2, content_3, + content_4); + } + } else if (function == INIT_RA_TABLE) { + if (dbg_num == 3) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][INIT_RA_INFO] Ra_init, RA_SKIP_CNT = (( %d ))\n", + content_0); + } else if (function == RATE_UP) { + if (dbg_num == 2) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][RateUp] ((Highest rate->return)), macid=((%d)) Nsc=((%d))\n", + content_1, content_2); + } else if (dbg_num == 5) { + if (content_0 == 0) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][RateUp] ((rate UP)), up_rate_tmp=((0x%x)), rate_idx=((0x%x)), SGI_en=((%d)), SGI=((%d))\n", + content_1, content_2, content_3, + content_4); + else if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][RateUp] ((rate UP)), rate_1=((0x%x)), rate_2=((0x%x)), BW=((%d)), Try_Bit=((%d))\n", + content_1, content_2, content_3, + content_4); + } + } else if (function == RATE_DOWN) { + if (dbg_num == 5) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][RateDownStep] ((rate Down)), macid=((%d)), rate1=((0x%x)), rate2=((0x%x)), BW=((%d))\n", + content_1, content_2, content_3, + content_4); + } + } else if (function == TRY_DONE) { + if (dbg_num == 1) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][Try Done] ((try succsess )) macid=((%d)), Try_Done_cnt=((%d))\n", + content_1, content_2); + } else if (dbg_num == 2) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][Try Done] ((try)) macid=((%d)), Try_Done_cnt=((%d)), rate_2=((%d)), try_succes=((%d))\n", + content_1, content_2, content_3, + content_4); + } + } else if (function == RA_H2C) { + if (dbg_num == 1) { + if (content_0 == 0) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][H2C=0x49] fw_trace_en=((%d)), mode =((%d)), macid=((%d))\n", + content_1, content_2, content_3); + } + } else if (function == F_RATE_AP_RPT) { + if (dbg_num == 1) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][AP RPT] ((1)), SPE_STATIS=((0x%x))---------->\n", + content_3); + } else if (dbg_num == 2) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][AP RPT] RTY_all=((%d))\n", + content_1); + } else if (dbg_num == 3) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][AP RPT] MACID1[%d], TOTAL=((%d)), RTY=((%d))\n", + content_3, content_1, content_2); + } else if (dbg_num == 4) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][AP RPT] MACID2[%d], TOTAL=((%d)), RTY=((%d))\n", + content_3, content_1, content_2); + } else if (dbg_num == 5) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][AP RPT] MACID1[%d], PASS=((%d)), DROP=((%d))\n", + content_3, content_1, content_2); + } else if (dbg_num == 6) { + if (content_0 == 1) + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][AP RPT] MACID2[%d],, PASS=((%d)), DROP=((%d))\n", + content_3, content_1, content_2); + } + } else if (function == DBC_FW_CLM) { + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][CLM][%d, %d] = {%d, %d, %d, %d}\n", dbg_num, + content_0, content_1, content_2, content_3, + content_4); + } else { + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][general][%d, %d, %d] = {%d, %d, %d, %d}\n", + function, dbg_num, content_0, content_1, content_2, + content_3, content_4); + } +#else + PHYDM_DBG(dm, DBG_FW_TRACE, + "[FW][general][%d, %d, %d] = {%d, %d, %d, %d}\n", function, + dbg_num, content_0, content_1, content_2, content_3, + content_4); +#endif +/*@--------------------------------------------*/ + +#endif /*@#ifdef CONFIG_PHYDM_DEBUG_FUNCTION*/ +} + +void phydm_fw_trace_handler_8051(void *dm_void, u8 *buffer, u8 cmd_len) +{ +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION + struct dm_struct *dm = (struct dm_struct *)dm_void; + int i = 0; + u8 extend_c2h_sub_id = 0, extend_c2h_dbg_len = 0; + u8 extend_c2h_dbg_seq = 0; + u8 fw_debug_trace[128]; + u8 *extend_c2h_dbg_content = 0; + + if (cmd_len > 127) + return; + + extend_c2h_sub_id = buffer[0]; + extend_c2h_dbg_len = buffer[1]; + extend_c2h_dbg_content = buffer + 2; /*@DbgSeq+DbgContent for show HEX*/ + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + RT_DISP(FC2H, C2H_Summary, ("[Extend C2H packet], Extend_c2hSubId=0x%x, extend_c2h_dbg_len=%d\n", + extend_c2h_sub_id, extend_c2h_dbg_len)); + + RT_DISP_DATA(FC2H, C2H_Summary, "[Extend C2H packet], Content Hex:", extend_c2h_dbg_content, cmd_len - 2); +#endif + +go_backfor_aggre_dbg_pkt: + i = 0; + extend_c2h_dbg_seq = buffer[2]; + extend_c2h_dbg_content = buffer + 3; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + RT_DISP(FC2H, C2H_Summary, ("[RTKFW, SEQ= %d] :", extend_c2h_dbg_seq)); +#endif + + for (;; i++) { + fw_debug_trace[i] = extend_c2h_dbg_content[i]; + if (extend_c2h_dbg_content[i + 1] == '\0') { + fw_debug_trace[i + 1] = '\0'; + PHYDM_DBG(dm, DBG_FW_TRACE, "[FW DBG Msg] %s", + &fw_debug_trace[0]); + break; + } else if (extend_c2h_dbg_content[i] == '\n') { + fw_debug_trace[i + 1] = '\0'; + PHYDM_DBG(dm, DBG_FW_TRACE, "[FW DBG Msg] %s", + &fw_debug_trace[0]); + buffer = extend_c2h_dbg_content + i + 3; + goto go_backfor_aggre_dbg_pkt; + } + } +#endif /*@#ifdef CONFIG_PHYDM_DEBUG_FUNCTION*/ +} diff --git a/hal/phydm/phydm_debug.h b/hal/phydm/phydm_debug.h new file mode 100644 index 0000000..06e809b --- /dev/null +++ b/hal/phydm/phydm_debug.h @@ -0,0 +1,484 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __ODM_DBG_H__ +#define __ODM_DBG_H__ + +/*#define DEBUG_VERSION "1.1"*/ /*2015.07.29 YuChen*/ +/*#define DEBUG_VERSION "1.2"*/ /*2015.08.28 Dino*/ +/*#define DEBUG_VERSION "1.3"*/ /*2016.04.28 YuChen*/ +/*#define DEBUG_VERSION "1.4"*/ /*2017.03.13 Dino*/ +/*#define DEBUG_VERSION "2.0"*/ /*2018.01.10 Dino*/ +/*2020.07.03 fix cck report bug due to 8723F coding error*/ +#define DEBUG_VERSION "4.6" + +/*@ + * ============================================================ + * Definition + * ============================================================ + */ + +/*@FW DBG MSG*/ +#define RATE_DECISION 1 +#define INIT_RA_TABLE 2 +#define RATE_UP 4 +#define RATE_DOWN 8 +#define TRY_DONE 16 +#define RA_H2C 32 +#define F_RATE_AP_RPT 64 +#define DBC_FW_CLM 9 + +#define PHYDM_SNPRINT_SIZE 64 +/* @---------------------------------------------------------------------------- + * Define the tracing components + * + * ----------------------------------------------------------------------------- + * BB FW Functions + */ +#define PHYDM_FW_COMP_RA BIT(0) +#define PHYDM_FW_COMP_MU BIT(1) +#define PHYDM_FW_COMP_PATH_DIV BIT(2) +#define PHYDM_FW_COMP_PT BIT(3) + +/*@------------------------Export Marco Definition---------------------------*/ + +#define config_phydm_read_txagc_check(data) (data != INVALID_TXAGC_DATA) + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #if (DBG_CMD_SUPPORT == 1) + extern VOID DCMD_Printf(const char *pMsg); + #else + #define DCMD_Printf(_pMsg) + #endif + + #if OS_WIN_FROM_WIN10(OS_VERSION) + #define pr_debug(fmt, ...) DbgPrintEx(DPFLTR_IHVNETWORK_ID, DPFLTR_ERROR_LEVEL, fmt, ##__VA_ARGS__) + #else + #define pr_debug DbgPrint + #endif + + #define dcmd_printf DCMD_Printf + #define dcmd_scanf DCMD_Scanf + #define RT_PRINTK pr_debug + #define PRINT_MAX_SIZE 512 + #define PHYDM_SNPRINTF RT_SPRINTF + #define PHYDM_TRACE(_MSG_) EXhalPHYDMoutsrc_Print(_MSG_) +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) + #define PHYDM_SNPRINTF snprintf +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #undef pr_debug + #define pr_debug printk + #define RT_PRINTK(fmt, args...) pr_debug(fmt, ## args) + #define RT_DISP(dbgtype, dbgflag, printstr) + #define RT_TRACE(adapter, comp, drv_level, fmt, args...) \ + RTW_INFO(fmt, ## args) + #define PHYDM_SNPRINTF snprintf +#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) + #define pr_debug(fmt, args...) RTW_PRINT_MSG(fmt, ## args) + #define RT_DEBUG(comp, drv_level, fmt, args...) \ + RTW_PRINT_MSG(fmt, ## args) + #define PHYDM_SNPRINTF snprintf +#else + #define pr_debug panic_printk + /*@#define RT_PRINTK(fmt, args...) pr_debug("%s(): " fmt, __FUNCTION__, ## args);*/ + #define RT_PRINTK(fmt, args...) pr_debug(fmt, ## args) + #define PHYDM_SNPRINTF snprintf +#endif + +#ifndef ASSERT + #define ASSERT(expr) +#endif + +#if DBG +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +#define PHYDM_DBG(dm, comp, fmt, args...) \ + do { \ + if ((comp) & dm->debug_components) { \ + pr_debug("[PHYDM] "); \ + RT_PRINTK(fmt, ## args); \ + } \ + } while (0) + +#define PHYDM_DBG_F(dm, comp, fmt, args...) \ + do { \ + if ((comp) & dm->debug_components) { \ + RT_PRINTK(fmt, ## args); \ + } \ + } while (0) + +#define PHYDM_PRINT_ADDR(dm, comp, title_str, addr) \ + do { \ + if ((comp) & dm->debug_components) { \ + int __i; \ + u8 *__ptr = (u8 *)addr; \ + pr_debug("[PHYDM] "); \ + pr_debug(title_str); \ + pr_debug(" "); \ + for (__i = 0; __i < 6; __i++) \ + pr_debug("%02X%s", __ptr[__i], (__i == 5) ? "" : "-");\ + pr_debug("\n"); \ + } \ + } while (0) +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +static __inline void PHYDM_DBG(PDM_ODM_T dm, int comp, char *fmt, ...) +{ + RT_STATUS rt_status; + va_list args; + char buf[PRINT_MAX_SIZE] = {0}; + + if ((comp & dm->debug_components) == 0) + return; + + if (fmt == NULL) + return; + + va_start(args, fmt); + rt_status = (RT_STATUS)RtlStringCbVPrintfA(buf, PRINT_MAX_SIZE, fmt, args); + va_end(args); + + if (rt_status != RT_STATUS_SUCCESS) { + DbgPrint("Failed (%d) to print message to buffer\n", rt_status); + return; + } + + #if OS_WIN_FROM_WIN10(OS_VERSION) + DbgPrintEx(DPFLTR_IHVNETWORK_ID, DPFLTR_ERROR_LEVEL, "%s", buf); + #else + DbgPrint("%s", buf); + #endif +} + +static __inline void PHYDM_DBG_F(PDM_ODM_T dm, int comp, char *fmt, ...) +{ + RT_STATUS rt_status; + va_list args; + char buf[PRINT_MAX_SIZE] = {0}; + + if ((comp & dm->debug_components) == 0) + return; + + if (fmt == NULL) + return; + + va_start(args, fmt); + rt_status = (RT_STATUS)RtlStringCbVPrintfA(buf, PRINT_MAX_SIZE, fmt, args); + va_end(args); + + if (rt_status != RT_STATUS_SUCCESS) { + /*@DbgPrint("DM Print Fail\n");*/ + return; + } + + #if OS_WIN_FROM_WIN10(OS_VERSION) + DbgPrintEx(DPFLTR_IHVNETWORK_ID, DPFLTR_ERROR_LEVEL, "%s", buf); + #else + DbgPrint("%s", buf); + #endif +} + +#define PHYDM_PRINT_ADDR(p_dm, comp, title_str, ptr) \ + do { \ + if ((comp) & p_dm->debug_components) { \ + \ + int __i; \ + u8 *__ptr = (u8 *)ptr; \ + pr_debug("[PHYDM] "); \ + pr_debug(title_str); \ + pr_debug(" "); \ + for (__i = 0; __i < 6; __i++) \ + pr_debug("%02X%s", __ptr[__i], (__i == 5) ? "" : "-"); \ + pr_debug("\n"); \ + } \ + } while (0) +#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) + +#define PHYDM_DBG(dm, comp, fmt, args...) \ + do { \ + if ((comp) & dm->debug_components) { \ + RT_DEBUG(COMP_PHYDM, \ + DBG_DMESG, "[PHYDM] " fmt, ##args); \ + } \ + } while (0) + +#define PHYDM_DBG_F(dm, comp, fmt, args...) \ + do { \ + if ((comp) & dm->debug_components) { \ + RT_DEBUG(COMP_PHYDM, \ + DBG_DMESG, fmt, ##args); \ + } \ + } while (0) + +#define PHYDM_PRINT_ADDR(dm, comp, title_str, addr) \ + do { \ + if ((comp) & dm->debug_components) { \ + RT_DEBUG(COMP_PHYDM, \ + DBG_DMESG, "[PHYDM] " title_str "%pM\n", \ + addr); \ + } \ + } while (0) + +#elif defined(DM_ODM_CE_MAC80211_V2) + +#define PHYDM_DBG(dm, comp, fmt, args...) +#define PHYDM_DBG_F(dm, comp, fmt, args...) +#define PHYDM_PRINT_ADDR(dm, comp, title_str, addr) + +#else + +#define PHYDM_DBG(dm, comp, fmt, args...) \ + do { \ + struct dm_struct *__dm = (dm); \ + if ((comp) & __dm->debug_components) { \ + RT_TRACE(((struct rtl_priv *)__dm->adapter),\ + COMP_PHYDM, DBG_DMESG, \ + "[PHYDM] " fmt, ##args); \ + } \ + } while (0) + +#define PHYDM_DBG_F(dm, comp, fmt, args...) \ + do { \ + struct dm_struct *__dm = (dm); \ + if ((comp) & __dm->debug_components) { \ + RT_TRACE(((struct rtl_priv *)__dm->adapter),\ + COMP_PHYDM, DBG_DMESG, fmt, ##args); \ + } \ + } while (0) + +#define PHYDM_PRINT_ADDR(dm, comp, title_str, addr) \ + do { \ + struct dm_struct *__dm = (dm); \ + if ((comp) & __dm->debug_components) { \ + RT_TRACE(((struct rtl_priv *)__dm->adapter),\ + COMP_PHYDM, DBG_DMESG, \ + "[PHYDM] " title_str "%pM\n", addr);\ + } \ + } while (0) +#endif + +#else /*@#if DBG*/ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +static __inline void PHYDM_DBG(struct dm_struct *dm, int comp, char *fmt, ...) +{ + RT_STATUS rt_status; + va_list args; + char buf[PRINT_MAX_SIZE] = {0}; + + if ((comp & dm->debug_components) == 0) + return; + + if (fmt == NULL) + return; + + va_start(args, fmt); + rt_status = (RT_STATUS)RtlStringCbVPrintfA(buf, PRINT_MAX_SIZE, fmt, args); + va_end(args); + + if (rt_status != RT_STATUS_SUCCESS) { + DbgPrint("Failed (%d) to print message to buffer\n", rt_status); + return; + } + + PHYDM_TRACE(buf); +} +static __inline void PHYDM_DBG_F(struct dm_struct *dm, int comp, char *fmt, ...) +{ +} +#else +#define PHYDM_DBG(dm, comp, fmt, args...) +#define PHYDM_DBG_F(dm, comp, fmt, args...) +#endif +#define PHYDM_PRINT_ADDR(dm, comp, title_str, ptr) + +#endif + +#define DBGPORT_PRI_3 3 /*@Debug function (the highest priority)*/ +#define DBGPORT_PRI_2 2 /*@Check hang function & Strong function*/ +#define DBGPORT_PRI_1 1 /*Watch dog function*/ +#define DBGPORT_RELEASE 0 /*@Init value (the lowest priority)*/ + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#define PHYDM_DBGPRINT 0 +#define PHYDM_SSCANF(x, y, z) dcmd_scanf(x, y, z) +#define PDM_VAST_SNPF PDM_SNPF +#if (PHYDM_DBGPRINT == 1) +#define PDM_SNPF(msg) \ + do {\ + rsprintf msg;\ + pr_debug("%s", output);\ + } while (0) +#else + +static __inline void PDM_SNPF(u32 out_len, u32 used, char *buff, int len, + char *fmt, ...) +{ + RT_STATUS rt_status; + va_list args; + char buf[PRINT_MAX_SIZE] = {0}; + + if (fmt == NULL) + return; + + va_start(args, fmt); + rt_status = (RT_STATUS)RtlStringCbVPrintfA(buf, PRINT_MAX_SIZE, fmt, args); + va_end(args); + + if (rt_status != RT_STATUS_SUCCESS) { + /*@DbgPrint("DM Print Fail\n");*/ + return; + } + + DCMD_Printf(buf); +} + + + +#endif /*@#if (PHYDM_DBGPRINT == 1)*/ +#else /*@(DM_ODM_SUPPORT_TYPE & (ODM_CE | ODM_AP))*/ + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) || defined(__OSK__) + #define PHYDM_DBGPRINT 0 + #else + #define PHYDM_DBGPRINT 1 + #endif +#define MAX_ARGC 20 +#define MAX_ARGV 16 +#define DCMD_DECIMAL "%d" +#define DCMD_CHAR "%c" +#define DCMD_HEX "%x" + +#define PHYDM_SSCANF(x, y, z) sscanf(x, y, z) + +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) +#define PDM_VAST_SNPF(out_len, used, buff, len, fmt, args...) RT_PRINTK(fmt, ## args) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) +#define PDM_VAST_SNPF(out_len, used, buff, len, fmt, args...) \ + do { \ + RT_DEBUG(COMP_PHYDM, DBG_DMESG, fmt, ##args); \ + } while (0) +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) +#define PDM_VAST_SNPF(out_len, used, buff, len, fmt, args...) +#else +#define PDM_VAST_SNPF(out_len, used, buff, len, fmt, args...) \ + RT_TRACE(((struct rtl_priv *)dm->adapter), COMP_PHYDM, \ + DBG_DMESG, fmt, ##args) +#endif + +#if (PHYDM_DBGPRINT == 1) +#define PDM_SNPF(out_len, used, buff, len, fmt, args...) \ + do { \ + snprintf(buff, len, fmt, ##args); \ + pr_debug("%s", output); \ + } while (0) +#else +#define PDM_SNPF(out_len, used, buff, len, fmt, args...) \ + do { \ + u32 *__pdm_snpf_u = &(used); \ + if (out_len > *__pdm_snpf_u) \ + *__pdm_snpf_u += snprintf(buff, len, fmt, ##args);\ + } while (0) +#endif +#endif +/* @1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ + +enum auto_detection_state { /*@Fast antenna training*/ + AD_LEGACY_MODE = 0, + AD_HT_MODE = 1, + AD_VHT_MODE = 2 +}; + +/*@ + * ============================================================ + * 1 structure + * ============================================================ + */ + +#ifdef CONFIG_PHYDM_DEBUG_FUNCTION +u8 phydm_get_l_sig_rate(void *dm_void, u8 rate_idx_l_sig); +#endif + +void phydm_init_debug_setting(struct dm_struct *dm); + +void phydm_bb_dbg_port_header_sel(void *dm_void, u32 header_idx); + +u32 phydm_get_bb_dbg_port_idx(void *dm_void); + +u8 phydm_set_bb_dbg_port(void *dm_void, u8 curr_dbg_priority, u32 debug_port); + +void phydm_release_bb_dbg_port(void *dm_void); + +u32 phydm_get_bb_dbg_port_val(void *dm_void); + +void phydm_reset_rx_rate_distribution(struct dm_struct *dm); + +void phydm_rx_rate_distribution(void *dm_void); + +u16 phydm_rx_avg_phy_rate(void *dm_void); + +void phydm_show_phy_hitogram(void *dm_void); + +void phydm_get_avg_phystatus_val(void *dm_void); + +void phydm_get_phy_statistic(void *dm_void); + +void phydm_dm_summary(void *dm_void, u8 macid); + +void phydm_basic_dbg_message(void *dm_void); + +void phydm_basic_profile(void *dm_void, u32 *_used, char *output, + u32 *_out_len); +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE | ODM_AP)) +s32 phydm_cmd(struct dm_struct *dm, char *input, u32 in_len, u8 flag, + char *output, u32 out_len); +#endif +void phydm_cmd_parser(struct dm_struct *dm, char input[][16], u32 input_num, + u8 flag, char *output, u32 out_len); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_basic_dbg_msg_cli_win(void *dm_void, char *buf); + +void phydm_sbd_check( + struct dm_struct *dm); + +void phydm_sbd_callback( + struct phydm_timer_list *timer); + +void phydm_sbd_workitem_callback( + void *context); +#endif + +void phydm_fw_trace_en_h2c(void *dm_void, boolean enable, + u32 fw_debug_component, u32 monitor_mode, u32 macid); + +void phydm_fw_trace_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len); + +void phydm_fw_trace_handler_code(void *dm_void, u8 *buffer, u8 cmd_len); + +void phydm_fw_trace_handler_8051(void *dm_void, u8 *cmd_buf, u8 cmd_len); + +#endif /* @__ODM_DBG_H__ */ diff --git a/hal/phydm/phydm_dfs.c b/hal/phydm/phydm_dfs.c new file mode 100644 index 0000000..0384148 --- /dev/null +++ b/hal/phydm/phydm_dfs.c @@ -0,0 +1,2193 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@ + * ============================================================ + * include files + * ============================================================ + */ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#if defined(CONFIG_PHYDM_DFS_MASTER) + +boolean phydm_dfs_is_meteorology_channel(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + u8 ch = *dm->channel; + u8 bw = *dm->band_width; + + return ((bw == CHANNEL_WIDTH_80 && (ch) >= 116 && (ch) <= 128) || + (bw == CHANNEL_WIDTH_40 && (ch) >= 116 && (ch) <= 128) || + (bw == CHANNEL_WIDTH_20 && (ch) >= 120 && (ch) <= 128)); +} + +void phydm_dfs_segment_distinguish(void *dm_void, enum rf_syn syn_path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ic_type & (ODM_RTL8814B))) + return; + if (syn_path == RF_SYN1) + dm->seg1_dfs_flag = 1; + else + dm->seg1_dfs_flag = 0; +} + +void phydm_dfs_segment_flag_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ic_type & (ODM_RTL8814B))) + return; + if (dm->seg1_dfs_flag) + dm->seg1_dfs_flag = 0; +} + +void phydm_radar_detect_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8197G | ODM_RTL8723F)) { + odm_set_bb_reg(dm, R_0xa40, BIT(15), 0); + odm_set_bb_reg(dm, R_0xa40, BIT(15), 1); + #if (RTL8721D_SUPPORT) + } else if (dm->support_ic_type & (ODM_RTL8721D)) { + odm_set_bb_reg(dm, R_0xf58, BIT(29), 0); + odm_set_bb_reg(dm, R_0xf58, BIT(29), 1); + #endif + } else if (dm->support_ic_type & (ODM_RTL8814B)) { + if (dm->seg1_dfs_flag == 1) { + odm_set_bb_reg(dm, R_0xa6c, BIT(0), 0); + odm_set_bb_reg(dm, R_0xa6c, BIT(0), 1); + return; + } + odm_set_bb_reg(dm, R_0xa40, BIT(15), 0); + odm_set_bb_reg(dm, R_0xa40, BIT(15), 1); + } else { + odm_set_bb_reg(dm, R_0x924, BIT(15), 0); + odm_set_bb_reg(dm, R_0x924, BIT(15), 1); + } +} + +void phydm_radar_detect_disable(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8197G | ODM_RTL8723F)) + odm_set_bb_reg(dm, R_0xa40, BIT(15), 0); + else if (dm->support_ic_type & (ODM_RTL8814B)) { + if (dm->seg1_dfs_flag == 1) { + odm_set_bb_reg(dm, R_0xa6c, BIT(0), 0); + dm->seg1_dfs_flag = 0; + return; + } + odm_set_bb_reg(dm, R_0xa40, BIT(15), 0); + } + #if (RTL8721D_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8721D)) + odm_set_bb_reg(dm, R_0xf58, BIT(29), 0); + #endif + else + odm_set_bb_reg(dm, R_0x924, BIT(15), 0); + + PHYDM_DBG(dm, DBG_DFS, "\n"); +} + +static void phydm_radar_detect_with_dbg_parm(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_RTL8721D) { + odm_set_bb_reg(dm, R_0xf54, MASKDWORD, + dm->radar_detect_reg_f54); + odm_set_bb_reg(dm, R_0xf58, MASKDWORD, + dm->radar_detect_reg_f58); + odm_set_bb_reg(dm, R_0xf5c, MASKDWORD, + dm->radar_detect_reg_f5c); + odm_set_bb_reg(dm, R_0xf70, MASKDWORD, + dm->radar_detect_reg_f70); + odm_set_bb_reg(dm, R_0xf74, MASKDWORD, + dm->radar_detect_reg_f74); + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + odm_set_bb_reg(dm, R_0xa40, MASKDWORD, + dm->radar_detect_reg_a40); + odm_set_bb_reg(dm, R_0xa44, MASKDWORD, + dm->radar_detect_reg_a44); + odm_set_bb_reg(dm, R_0xa48, MASKDWORD, + dm->radar_detect_reg_a48); + odm_set_bb_reg(dm, R_0xa4c, MASKDWORD, + dm->radar_detect_reg_a4c); + odm_set_bb_reg(dm, R_0xa50, MASKDWORD, + dm->radar_detect_reg_a50); + odm_set_bb_reg(dm, R_0xa54, MASKDWORD, + dm->radar_detect_reg_a54); + } else { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, + dm->radar_detect_reg_918); + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + dm->radar_detect_reg_91c); + odm_set_bb_reg(dm, R_0x920, MASKDWORD, + dm->radar_detect_reg_920); + odm_set_bb_reg(dm, R_0x924, MASKDWORD, + dm->radar_detect_reg_924); + } +} + +/* @Init radar detection parameters, called after ch, bw is set */ + +void phydm_radar_detect_enable(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + u8 region_domain = dm->dfs_region_domain; + u8 c_channel = *dm->channel; + u8 band_width = *dm->band_width; + u8 enable = 0, i; + u8 short_pw_upperbound = 0; + + PHYDM_DBG(dm, DBG_DFS, "test, region_domain = %d\n", region_domain); + if (region_domain == PHYDM_DFS_DOMAIN_UNKNOWN) { + PHYDM_DBG(dm, DBG_DFS, "PHYDM_DFS_DOMAIN_UNKNOWN\n"); + goto exit; + } + + if (dm->support_ic_type & (ODM_RTL8821 | ODM_RTL8812 | ODM_RTL8881A)) { + odm_set_bb_reg(dm, R_0x814, 0x3fffffff, 0x04cc4d10); + odm_set_bb_reg(dm, R_0x834, MASKBYTE0, 0x06); + + if (dm->radar_detect_dbg_parm_en) { + phydm_radar_detect_with_dbg_parm(dm); + enable = 1; + goto exit; + } + + if (region_domain == PHYDM_DFS_DOMAIN_ETSI) { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, 0x1c17ecdf); + odm_set_bb_reg(dm, R_0x924, MASKDWORD, 0x01528500); + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, 0x0fa21a20); + odm_set_bb_reg(dm, R_0x920, MASKDWORD, 0xe0f69204); + + } else if (region_domain == PHYDM_DFS_DOMAIN_MKK) { + odm_set_bb_reg(dm, R_0x924, MASKDWORD, 0x01528500); + odm_set_bb_reg(dm, R_0x920, MASKDWORD, 0xe0d67234); + + if (c_channel >= 52 && c_channel <= 64) { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, + 0x1c16ecdf); + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x0f141a20); + } else { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, + 0x1c16acdf); + if (band_width == CHANNEL_WIDTH_20) + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x64721a20); + else + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x68721a20); + } + + } else if (region_domain == PHYDM_DFS_DOMAIN_FCC) { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, 0x1c16acdf); + odm_set_bb_reg(dm, R_0x924, MASKDWORD, 0x01528500); + odm_set_bb_reg(dm, R_0x920, MASKDWORD, 0xe0d67231); + if (band_width == CHANNEL_WIDTH_20) + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x64741a20); + else + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x68741a20); + + } else { + /* not supported */ + PHYDM_DBG(dm, DBG_DFS, + "Unsupported dfs_region_domain:%d\n", + region_domain); + goto exit; + } + + } else if (dm->support_ic_type & + (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8821C)) { + + odm_set_bb_reg(dm, R_0x814, 0x3fffffff, 0x04cc4d10); + odm_set_bb_reg(dm, R_0x834, MASKBYTE0, 0x06); + + /* @8822B only, when BW = 20M, DFIR output is 40Mhz, + * but DFS input is 80MMHz, so it need to upgrade to 80MHz + */ + if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C)) { + if (band_width == CHANNEL_WIDTH_20) + odm_set_bb_reg(dm, R_0x1984, BIT(26), 1); + else + odm_set_bb_reg(dm, R_0x1984, BIT(26), 0); + } + + if (dm->radar_detect_dbg_parm_en) { + phydm_radar_detect_with_dbg_parm(dm); + enable = 1; + goto exit; + } + + if (region_domain == PHYDM_DFS_DOMAIN_ETSI) { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, 0x1c16acdf); + odm_set_bb_reg(dm, R_0x924, MASKDWORD, 0x095a8500); + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, 0x0fc01a1f); + odm_set_bb_reg(dm, R_0x920, MASKDWORD, 0xe0f57204); + + } else if (region_domain == PHYDM_DFS_DOMAIN_MKK) { + odm_set_bb_reg(dm, R_0x924, MASKDWORD, 0x095a8500); + odm_set_bb_reg(dm, R_0x920, MASKDWORD, 0xe0d67234); + + if (c_channel >= 52 && c_channel <= 64) { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, + 0x1c16ecdf); + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x0f141a1f); + } else { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, + 0x1c166cdf); + if (band_width == CHANNEL_WIDTH_20) + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x64721a1f); + else + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x68721a1f); + } + + } else if (region_domain == PHYDM_DFS_DOMAIN_FCC) { + odm_set_bb_reg(dm, R_0x918, MASKDWORD, 0x1c176cdf); + odm_set_bb_reg(dm, R_0x924, MASKDWORD, 0x095a8400); + odm_set_bb_reg(dm, R_0x920, MASKDWORD, 0xe076d231); + if (band_width == CHANNEL_WIDTH_20) + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x64901a1f); + else + odm_set_bb_reg(dm, R_0x91c, MASKDWORD, + 0x62901a1f); + + } else { + /* not supported */ + PHYDM_DBG(dm, DBG_DFS, + "Unsupported dfs_region_domain:%d\n", + region_domain); + goto exit; + } + /*RXHP low corner will extend the pulse width, + *so we need to increase the upper bound. + */ + if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C)) { + if (odm_get_bb_reg(dm, 0x8d8, + BIT28 | BIT27 | BIT26) == 0) { + short_pw_upperbound = + (u8)odm_get_bb_reg(dm, 0x91c, + BIT23 | BIT22 | + BIT21 | BIT20); + if ((short_pw_upperbound + 4) > 15) + odm_set_bb_reg(dm, 0x91c, + BIT23 | BIT22 | + BIT21 | BIT20, 15); + else + odm_set_bb_reg(dm, 0x91c, + BIT23 | BIT22 | + BIT21 | BIT20, + short_pw_upperbound + 4); + } + /*@if peak index -1~+1, use original NB method*/ + odm_set_bb_reg(dm, 0x19e4, 0x003C0000, 13); + odm_set_bb_reg(dm, 0x924, 0x70000, 0); + } + + if (dm->support_ic_type & (ODM_RTL8881A)) + odm_set_bb_reg(dm, 0xb00, 0xc0000000, 3); + + /*@for 8814 new dfs mechanism setting*/ + if (dm->support_ic_type & + (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8821C)) { + /*Turn off dfs scaling factor*/ + odm_set_bb_reg(dm, 0x19e4, 0x1fff, 0x0c00); + /*NonDC peak_th = 2times DC peak_th*/ + odm_set_bb_reg(dm, 0x19e4, 0x30000, 1); + /*power for debug and auto test flow latch after ST*/ + odm_set_bb_reg(dm, 0x9f8, 0xc0000000, 3); + + /*@low pulse width radar pattern will cause wrong drop*/ + /*@disable peak index should the same + *during the same short pulse (new mechan) + */ + odm_set_bb_reg(dm, 0x9f4, 0x80000000, 0); + + /*@disable peak index should the same + *during the same short pulse (old mechan) + */ + odm_set_bb_reg(dm, 0x924, 0x20000000, 0); + + /*@if peak index diff >=2, then drop the result*/ + odm_set_bb_reg(dm, 0x19e4, 0xe000, 2); + if (region_domain == 2) { + if ((c_channel >= 52) && (c_channel <= 64)) { + /*pulse width hist th setting*/ + /*th1=2*04us*/ + odm_set_bb_reg(dm, 0x19e4, + 0xff000000, 2); + /*th2 = 3*0.4us, th3 = 4*0.4us + *th4 = 7*0.4, th5 = 34*0.4 + */ + odm_set_bb_reg(dm, 0x19e8, + MASKDWORD, 0x22070403); + + /*PRI hist th setting*/ + /*th1=42*32us*/ + odm_set_bb_reg(dm, 0x19b8, + 0x00007f80, 42); + /*th2=47*32us, th3=115*32us, + *th4=123*32us, th5=130*32us + */ + odm_set_bb_reg(dm, 0x19ec, + MASKDWORD, 0x827b732f); + } else { + /*pulse width hist th setting*/ + /*th1=2*04us*/ + odm_set_bb_reg(dm, 0x19e4, + 0xff000000, 1); + /*th2 = 13*0.4us, th3 = 26*0.4us + *th4 = 75*0.4us, th5 = 255*0.4us + */ + odm_set_bb_reg(dm, 0x19e8, + MASKDWORD, 0xff4b1a0d); + /*PRI hist th setting*/ + /*th1=4*32us*/ + + odm_set_bb_reg(dm, 0x19b8, + 0x00007f80, 4); + /*th2=8*32us, th3=16*32us, + *th4=32*32us, th5=128*32=4096us + */ + odm_set_bb_reg(dm, 0x19ec, + MASKDWORD, 0x80201008); + } + } + /*@ETSI*/ + else if (region_domain == 3) { + /*pulse width hist th setting*/ + /*th1=2*04us*/ + odm_set_bb_reg(dm, 0x19e4, 0xff000000, 1); + odm_set_bb_reg(dm, 0x19e8, + MASKDWORD, 0x68260d06); + /*PRI hist th setting*/ + /*th1=7*32us*/ + odm_set_bb_reg(dm, 0x19b8, 0x00007f80, 7); + /*th2=40*32us, th3=80*32us, + *th4=110*32us, th5=157*32=5024 + */ + odm_set_bb_reg(dm, 0x19ec, + MASKDWORD, 0xc06e2010); + } + /*@FCC*/ + else if (region_domain == 1) { + /*pulse width hist th setting*/ + /*th1=2*04us*/ + odm_set_bb_reg(dm, 0x19e4, 0xff000000, 2); + /*th2 = 13*0.4us, th3 = 26*0.4us, + *th4 = 75*0.4us, th5 = 255*0.4us + */ + odm_set_bb_reg(dm, 0x19e8, + MASKDWORD, 0xff4b1a0d); + + /*PRI hist th setting*/ + /*th1=4*32us*/ + odm_set_bb_reg(dm, 0x19b8, 0x00007f80, 4); + /*th2=8*32us, th3=21*32us, + *th4=32*32us, th5=96*32=3072 + */ + if (band_width == CHANNEL_WIDTH_20) + odm_set_bb_reg(dm, 0x19ec, + MASKDWORD, 0x60282010); + else + odm_set_bb_reg(dm, 0x19ec, + MASKDWORD, 0x60282420); + } else { + } + } + } else if (dm->support_ic_type & + ODM_IC_JGR3_SERIES) { + if (dm->radar_detect_dbg_parm_en) { + phydm_radar_detect_with_dbg_parm(dm); + enable = 1; + goto exit; + } + if (region_domain == PHYDM_DFS_DOMAIN_ETSI) { + odm_set_bb_reg(dm, R_0xa40, MASKDWORD, 0xb359c5bd); + if (dm->support_ic_type & (ODM_RTL8814B)) { + if (dm->seg1_dfs_flag == 1) + odm_set_bb_reg(dm, R_0xa6c, BIT(0), 1); + } + odm_set_bb_reg(dm, R_0xa44, MASKDWORD, 0x3033bebd); + odm_set_bb_reg(dm, R_0xa48, MASKDWORD, 0x2a521254); + odm_set_bb_reg(dm, R_0xa4c, MASKDWORD, 0xa2533345); + odm_set_bb_reg(dm, R_0xa50, MASKDWORD, 0x605be003); + odm_set_bb_reg(dm, R_0xa54, MASKDWORD, 0x500089e8); + } else if (region_domain == PHYDM_DFS_DOMAIN_MKK) { + odm_set_bb_reg(dm, R_0xa40, MASKDWORD, 0xb359c5bd); + if (dm->support_ic_type & (ODM_RTL8814B)) { + if (dm->seg1_dfs_flag == 1) + odm_set_bb_reg(dm, R_0xa6c, BIT(0), 1); + } + odm_set_bb_reg(dm, R_0xa44, MASKDWORD, 0x3033bebd); + odm_set_bb_reg(dm, R_0xa48, MASKDWORD, 0x2a521254); + odm_set_bb_reg(dm, R_0xa4c, MASKDWORD, 0xa2533345); + odm_set_bb_reg(dm, R_0xa50, MASKDWORD, 0x605be003); + odm_set_bb_reg(dm, R_0xa54, MASKDWORD, 0x500089e8); + } else if (region_domain == PHYDM_DFS_DOMAIN_FCC) { + odm_set_bb_reg(dm, R_0xa40, MASKDWORD, 0xb359c5bd); + if (dm->support_ic_type & (ODM_RTL8814B)) { + if (dm->seg1_dfs_flag == 1) + odm_set_bb_reg(dm, R_0xa6c, BIT(0), 1); + } + odm_set_bb_reg(dm, R_0xa44, MASKDWORD, 0x3033bebd); + odm_set_bb_reg(dm, R_0xa48, MASKDWORD, 0x2a521254); + odm_set_bb_reg(dm, R_0xa4c, MASKDWORD, 0xa2533345); + odm_set_bb_reg(dm, R_0xa50, MASKDWORD, 0x605be003); + odm_set_bb_reg(dm, R_0xa54, MASKDWORD, 0x500089e8); + } else { + /* not supported */ + PHYDM_DBG(dm, DBG_DFS, + "Unsupported dfs_region_domain:%d\n", + region_domain); + goto exit; + } + #if (RTL8721D_SUPPORT) + } else if (dm->support_ic_type & ODM_RTL8721D) { + odm_set_bb_reg(dm, R_0x814, 0x3fffffff, 0x04cc4d10); + /*CCA MASK*/ + odm_set_bb_reg(dm, R_0xc38, 0x07c00000, 0x06); + /*CCA Threshold*/ + odm_set_bb_reg(dm, R_0xc3c, 0x00000007, 0x0); + + if (dm->radar_detect_dbg_parm_en) { + phydm_radar_detect_with_dbg_parm(dm); + enable = 1; + goto exit; + } + + if (region_domain == PHYDM_DFS_DOMAIN_ETSI) { + odm_set_bb_reg(dm, R_0xf54, MASKDWORD, 0x230006a8); + odm_set_bb_reg(dm, R_0xf58, MASKDWORD, 0x354cd7dd); + odm_set_bb_reg(dm, R_0xf5c, MASKDWORD, 0x9984ab25); + odm_set_bb_reg(dm, R_0xf70, MASKDWORD, 0xbd9fab98); + odm_set_bb_reg(dm, R_0xf74, MASKDWORD, 0xcc45029f); + + } else if (region_domain == PHYDM_DFS_DOMAIN_MKK) { + odm_set_bb_reg(dm, R_0xf54, MASKDWORD, 0x230006a8); + odm_set_bb_reg(dm, R_0xf5c, MASKDWORD, 0x9984ab25); + odm_set_bb_reg(dm, R_0xf70, MASKDWORD, 0xbd9fb398); + odm_set_bb_reg(dm, R_0xf74, MASKDWORD, 0xcc450e9d); + + if (c_channel >= 52 && c_channel <= 64) { + odm_set_bb_reg(dm, R_0xf58, MASKDWORD, + 0x354cd7fd); + } else { + odm_set_bb_reg(dm, R_0xf58, MASKDWORD, + 0x354cd7bd); + } + } else if (region_domain == PHYDM_DFS_DOMAIN_FCC) { + odm_set_bb_reg(dm, R_0xf54, MASKDWORD, 0x230006a8); + odm_set_bb_reg(dm, R_0xf58, MASKDWORD, 0x3558d7bd); + odm_set_bb_reg(dm, R_0xf5c, MASKDWORD, 0x9984ab35); + odm_set_bb_reg(dm, R_0xf70, MASKDWORD, 0xbd9fb398); + odm_set_bb_reg(dm, R_0xf74, MASKDWORD, 0xcc444e9d); + } else { + /* not supported */ + PHYDM_DBG(dm, DBG_DFS, + "Unsupported dfs_region_domain:%d\n", + region_domain); + goto exit; + } + + /*if peak index -1~+1, use original NB method*/ + odm_set_bb_reg(dm, R_0xf70, 0x00070000, 0x7); + odm_set_bb_reg(dm, R_0xf74, 0x000c0000, 0); + + /*Turn off dfs scaling factor*/ + odm_set_bb_reg(dm, R_0xf70, 0x00080000, 0x0); + /*NonDC peak_th = 2times DC peak_th*/ + odm_set_bb_reg(dm, R_0xf58, 0x00007800, 1); + + /*low pulse width radar pattern will cause wrong drop*/ + /*disable peak index should the same*/ + /*during the same short pulse (new mechan)*/ + odm_set_bb_reg(dm, R_0xf70, 0x00100000, 0x0); + /*if peak index diff >=2, then drop the result*/ + odm_set_bb_reg(dm, R_0xf70, 0x30000000, 0x2); + #endif + } else { + /*not supported IC type*/ + PHYDM_DBG(dm, DBG_DFS, "Unsupported IC type:%d\n", + dm->support_ic_type); + goto exit; + } + + enable = 1; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + dfs->st_l2h_cur = (u8)odm_get_bb_reg(dm, R_0xa40, 0x00007f00); + dfs->pwdb_th_cur = (u8)odm_get_bb_reg(dm, R_0xa50, 0x000000f0); + dfs->peak_th = (u8)odm_get_bb_reg(dm, R_0xa48, 0x00c00000); + dfs->short_pulse_cnt_th = (u8)odm_get_bb_reg(dm, R_0xa50, + 0x00f00000); + dfs->long_pulse_cnt_th = (u8)odm_get_bb_reg(dm, R_0xa4c, + 0xf0000000); + dfs->peak_window = (u8)odm_get_bb_reg(dm, R_0xa40, 0x00030000); + dfs->three_peak_opt = (u8)odm_get_bb_reg(dm, R_0xa40, + 0x30000000); + dfs->three_peak_th2 = (u8)odm_get_bb_reg(dm, R_0xa44, + 0x00000007); + #if (RTL8721D_SUPPORT) + } else if (dm->support_ic_type & (ODM_RTL8721D)) { + dfs->st_l2h_cur = (u8)odm_get_bb_reg(dm, R_0xf54, + 0x0000001f) << 2); + dfs->st_l2h_cur += (u8)odm_get_bb_reg(dm, R_0xf58, 0xc0000000); + dfs->pwdb_th_cur = (u8)odm_get_bb_reg(dm, R_0xf70, 0x03c00000); + dfs->peak_th = (u8)odm_get_bb_reg(dm, R_0xf5c, 0x00000030); + dfs->short_pulse_cnt_th = (u8)odm_get_bb_reg(dm, R_0xf70, + 0x00007800); + dfs->long_pulse_cnt_th = (u8)odm_get_bb_reg(dm, R_0xf74, + 0x0000000f); + dfs->peak_window = (u8)odm_get_bb_reg(dm, R_0xf58, 0x18000000); + dfs->three_peak_opt = (u8)odm_get_bb_reg(dm, R_0xf58, + 0x00030000); + dfs->three_peak_th2 = (u8)odm_get_bb_reg(dm, + R_0xf58, 0x00007c00); + #endif + } else { + dfs->st_l2h_cur = (u8)odm_get_bb_reg(dm, R_0x91c, 0x000000ff); + dfs->pwdb_th_cur = (u8)odm_get_bb_reg(dm, R_0x918, 0x00001f00); + dfs->peak_th = (u8)odm_get_bb_reg(dm, R_0x918, 0x00030000); + dfs->short_pulse_cnt_th = (u8)odm_get_bb_reg(dm, R_0x920, + 0x000f0000); + dfs->long_pulse_cnt_th = (u8)odm_get_bb_reg(dm, R_0x920, + 0x00f00000); + dfs->peak_window = (u8)odm_get_bb_reg(dm, R_0x920, 0x00000300); + dfs->three_peak_opt = (u8)odm_get_bb_reg(dm, 0x924, 0x00000180); + dfs->three_peak_th2 = (u8)odm_get_bb_reg(dm, 0x924, 0x00007000); + } + + phydm_dfs_parameter_init(dm); + +exit: + if (enable) { + phydm_radar_detect_reset(dm); + PHYDM_DBG(dm, DBG_DFS, "on cch:%u, bw:%u\n", c_channel, + band_width); + } else + phydm_radar_detect_disable(dm); +} + +void phydm_dfs_parameter_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + + u8 i; + for (i = 0; i < 5; i++) { + dfs->pulse_flag_hist[i] = 0; + dfs->pulse_type_hist[i] = 0; + dfs->radar_det_mask_hist[i] = 0; + dfs->fa_inc_hist[i] = 0; + } + + /*@for dfs mode*/ + dfs->force_TP_mode = 0; + dfs->sw_trigger_mode = 0; + dfs->det_print = 0; + dfs->det_print2 = 0; + dfs->print_hist_rpt = 0; + if (dm->support_ic_type & (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8821C)) + dfs->hist_cond_on = 1; + else + dfs->hist_cond_on = 0; + + /*@for dynamic dfs*/ + dfs->pwdb_th = 8; + dfs->fa_mask_th = 30 * (dfs->dfs_polling_time) / 100; + dfs->st_l2h_min = 0x20; + dfs->st_l2h_max = 0x4e; + dfs->pwdb_scalar_factor = 12; + + /*@for dfs histogram*/ + dfs->pri_hist_th = 5; + dfs->pri_sum_g1_th = 9; + dfs->pri_sum_g5_th = 5; + dfs->pri_sum_g1_fcc_th = 4; /*@FCC Type6*/ + dfs->pri_sum_g3_fcc_th = 6; + dfs->pri_sum_safe_th = 50; + dfs->pri_sum_safe_fcc_th = 110; /*@30 for AP*/ + dfs->pri_sum_type4_th = 16; + dfs->pri_sum_type6_th = 12; + dfs->pri_sum_g5_under_g1_th = 4; + dfs->pri_pw_diff_th = 4; + dfs->pri_pw_diff_fcc_th = 8; + dfs->pri_pw_diff_fcc_idle_th = 2; + dfs->pri_pw_diff_w53_th = 10; + dfs->pw_std_th = 7; /*@FCC Type4*/ + dfs->pw_std_idle_th = 10; + dfs->pri_std_th = 6; /*@FCC Type3,4,6*/ + dfs->pri_std_idle_th = 10; + dfs->pri_type1_upp_fcc_th = 110; + dfs->pri_type1_low_fcc_th = 50; + dfs->pri_type1_cen_fcc_th = 70; + dfs->pw_g0_th = 8; + dfs->pw_long_lower_th = 6; /*@7->6*/ + dfs->pri_long_upper_th = 30; + dfs->pw_long_lower_20m_th = 7; /*@7 for AP*/ + dfs->pw_long_sum_upper_th = 60; + dfs->type4_pw_max_cnt = 7; + dfs->type4_safe_pri_sum_th = 5; +} + +void phydm_dfs_dynamic_setting( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + + u8 peak_th_cur = 0, short_pulse_cnt_th_cur = 0; + u8 long_pulse_cnt_th_cur = 0, three_peak_opt_cur = 0; + u8 three_peak_th2_cur = 0; + u8 peak_window_cur = 0; + u8 region_domain = dm->dfs_region_domain; + u8 c_channel = *dm->channel; + + if (dm->rx_tp + dm->tx_tp <= 2) { + dfs->idle_mode = 1; + if (dfs->force_TP_mode) + dfs->idle_mode = 0; + } else { + dfs->idle_mode = 0; + } + + if (dfs->idle_mode == 1) { /*@idle (no traffic)*/ + peak_th_cur = 3; + short_pulse_cnt_th_cur = 6; + long_pulse_cnt_th_cur = 9; + peak_window_cur = 2; + three_peak_opt_cur = 0; + three_peak_th2_cur = 2; + if (region_domain == PHYDM_DFS_DOMAIN_MKK) { + if (c_channel >= 52 && c_channel <= 64) { + short_pulse_cnt_th_cur = 14; + long_pulse_cnt_th_cur = 15; + three_peak_th2_cur = 0; + } else { + short_pulse_cnt_th_cur = 6; + three_peak_th2_cur = 0; + long_pulse_cnt_th_cur = 10; + } + } else if (region_domain == PHYDM_DFS_DOMAIN_FCC) { + three_peak_th2_cur = 0; + } else if (region_domain == PHYDM_DFS_DOMAIN_ETSI) { + long_pulse_cnt_th_cur = 15; + if (phydm_dfs_is_meteorology_channel(dm)) { + /*need to add check cac end condition*/ + peak_th_cur = 2; + three_peak_opt_cur = 0; + three_peak_th2_cur = 0; + short_pulse_cnt_th_cur = 7; + } else { + three_peak_opt_cur = 0; + three_peak_th2_cur = 0; + short_pulse_cnt_th_cur = 7; + } + } else /*@default: FCC*/ + three_peak_th2_cur = 0; + + } else { /*@in service (with TP)*/ + peak_th_cur = 2; + short_pulse_cnt_th_cur = 6; + long_pulse_cnt_th_cur = 7; + peak_window_cur = 2; + three_peak_opt_cur = 0; + three_peak_th2_cur = 2; + if (region_domain == PHYDM_DFS_DOMAIN_MKK) { + if (c_channel >= 52 && c_channel <= 64) { + long_pulse_cnt_th_cur = 15; + /*@for high duty cycle*/ + short_pulse_cnt_th_cur = 5; + three_peak_th2_cur = 0; + } else { + three_peak_opt_cur = 0; + three_peak_th2_cur = 0; + long_pulse_cnt_th_cur = 8; + } + } else if (region_domain == PHYDM_DFS_DOMAIN_FCC) { + long_pulse_cnt_th_cur = 5; /*for 80M FCC*/ + short_pulse_cnt_th_cur = 5; /*for 80M FCC*/ + } else if (region_domain == PHYDM_DFS_DOMAIN_ETSI) { + long_pulse_cnt_th_cur = 15; + short_pulse_cnt_th_cur = 5; + three_peak_opt_cur = 0; + } + } + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + if (dfs->peak_th != peak_th_cur) + odm_set_bb_reg(dm, R_0xa48, 0x00c00000, peak_th_cur); + if (dfs->short_pulse_cnt_th != short_pulse_cnt_th_cur) + odm_set_bb_reg(dm, R_0xa50, 0x00f00000, + short_pulse_cnt_th_cur); + if (dfs->long_pulse_cnt_th != long_pulse_cnt_th_cur) + odm_set_bb_reg(dm, R_0xa4c, 0xf0000000, + long_pulse_cnt_th_cur); + if (dfs->peak_window != peak_window_cur) + odm_set_bb_reg(dm, R_0xa40, 0x00030000, + peak_window_cur); + if (dfs->three_peak_opt != three_peak_opt_cur) + odm_set_bb_reg(dm, R_0xa40, 0x30000000, + three_peak_opt_cur); + if (dfs->three_peak_th2 != three_peak_th2_cur) + odm_set_bb_reg(dm, R_0xa44, 0x00000007, + three_peak_th2_cur); + #if (RTL8721D_SUPPORT) + } else if (dm->support_ic_type & (ODM_RTL8721D)) { + if (dfs->peak_th != peak_th_cur) + odm_set_bb_reg(dm, R_0xf5c, 0x00000030, peak_th_cur); + if (dfs->short_pulse_cnt_th != short_pulse_cnt_th_cur) + odm_set_bb_reg(dm, R_0xf70, 0x00007800, + short_pulse_cnt_th_cur); + if (dfs->long_pulse_cnt_th != long_pulse_cnt_th_cur) + odm_set_bb_reg(dm, R_0xf74, 0x0000000f, + long_pulse_cnt_th_cur); + if (dfs->peak_window != peak_window_cur) + odm_set_bb_reg(dm, R_0xf58, 0x18000000, + peak_window_cur); + if (dfs->three_peak_opt != three_peak_opt_cur) + odm_set_bb_reg(dm, R_0xf58, 0x00030000, + three_peak_opt_cur); + if (dfs->three_peak_th2 != three_peak_th2_cur) + odm_set_bb_reg(dm, R_0xf58, 0x00007c00, + three_peak_th2_cur); + #endif + } else { + if (dfs->peak_th != peak_th_cur) + odm_set_bb_reg(dm, R_0x918, 0x00030000, peak_th_cur); + if (dfs->short_pulse_cnt_th != short_pulse_cnt_th_cur) + odm_set_bb_reg(dm, R_0x920, 0x000f0000, + short_pulse_cnt_th_cur); + if (dfs->long_pulse_cnt_th != long_pulse_cnt_th_cur) + odm_set_bb_reg(dm, R_0x920, 0x00f00000, + long_pulse_cnt_th_cur); + if (dfs->peak_window != peak_window_cur) + odm_set_bb_reg(dm, R_0x920, 0x00000300, + peak_window_cur); + if (dfs->three_peak_opt != three_peak_opt_cur) + odm_set_bb_reg(dm, R_0x924, 0x00000180, + three_peak_opt_cur); + if (dfs->three_peak_th2 != three_peak_th2_cur) + odm_set_bb_reg(dm, R_0x924, 0x00007000, + three_peak_th2_cur); + } + + dfs->peak_th = peak_th_cur; + dfs->short_pulse_cnt_th = short_pulse_cnt_th_cur; + dfs->long_pulse_cnt_th = long_pulse_cnt_th_cur; + dfs->peak_window = peak_window_cur; + dfs->three_peak_opt = three_peak_opt_cur; + dfs->three_peak_th2 = three_peak_th2_cur; +} + +boolean +phydm_radar_detect_dm_check( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + u8 region_domain = dm->dfs_region_domain, index = 0; + + u16 i = 0, j = 0, fa_count_cur = 0, fa_count_inc = 0; + u16 total_fa_in_hist = 0, total_pulse_count_inc = 0; + u16 short_pulse_cnt_inc = 0, short_pulse_cnt_cur = 0; + u16 long_pulse_cnt_inc = 0, long_pulse_cnt_cur = 0; + u32 regf98_value = 0, reg918_value = 0, reg91c_value = 0; + u32 reg920_value = 0, reg924_value = 0, radar_rpt_reg_value = 0; + u32 regf54_value = 0, regf58_value = 0, regf5c_value = 0; + u32 regdf4_value = 0, regf70_value = 0, regf74_value = 0; + #if (RTL8812F_SUPPORT || RTL8822C_SUPPORT || RTL8814B_SUPPORT) + u32 rega40_value = 0, rega44_value = 0, rega48_value = 0; + u32 rega4c_value = 0, rega50_value = 0, rega54_value = 0; + #endif + #if (RTL8721D_SUPPORT) + u32 reg908_value = 0, regdf4_value = 0; + u32 regf54_value = 0, regf58_value = 0, regf5c_value = 0; + u32 regf70_value = 0, regf74_value = 0; + #endif + boolean tri_short_pulse = 0, tri_long_pulse = 0, radar_type = 0; + boolean fault_flag_det = 0, fault_flag_psd = 0, fa_flag = 0; + boolean radar_detected = 0; + u8 st_l2h_new = 0, fa_mask_th = 0, k = 0, sum = 0; + u8 c_channel = *dm->channel; + + /*@Get FA count during past 100ms, R_0xf48 for AC series*/ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + fa_count_cur = (u16)odm_get_bb_reg(dm, R_0x2d00, MASKLWORD); + #if (RTL8721D_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8721D)) { + fa_count_cur = (u16)odm_get_bb_reg(dm, + ODM_REG_OFDM_FA_TYPE2_11N, + MASKHWORD); + fa_count_cur += (u16)odm_get_bb_reg(dm, + ODM_REG_OFDM_FA_TYPE3_11N, + MASKLWORD); + fa_count_cur += (u16)odm_get_bb_reg(dm, + ODM_REG_OFDM_FA_TYPE3_11N, + MASKHWORD); + fa_count_cur += (u16)odm_get_bb_reg(dm, + ODM_REG_OFDM_FA_TYPE4_11N, + MASKLWORD); + fa_count_cur += (u16)odm_get_bb_reg(dm, + ODM_REG_OFDM_FA_TYPE1_11N, + MASKLWORD); + fa_count_cur += (u16)odm_get_bb_reg(dm, + ODM_REG_OFDM_FA_TYPE1_11N, + MASKHWORD); + } + #endif + else + fa_count_cur = (u16)odm_get_bb_reg(dm, R_0xf48, 0x0000ffff); + + if (dfs->fa_count_pre == 0) + fa_count_inc = 0; + else if (fa_count_cur >= dfs->fa_count_pre) + fa_count_inc = fa_count_cur - dfs->fa_count_pre; + else + fa_count_inc = fa_count_cur; + dfs->fa_count_pre = fa_count_cur; + + dfs->fa_inc_hist[dfs->mask_idx] = fa_count_inc; + + for (i = 0; i < 5; i++) + total_fa_in_hist = total_fa_in_hist + dfs->fa_inc_hist[i]; + + if (dfs->mask_idx >= 2) + index = dfs->mask_idx - 2; + else + index = 5 + dfs->mask_idx - 2; + + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8197G| ODM_RTL8723F)) { + radar_rpt_reg_value = odm_get_bb_reg(dm, R_0x2e00, 0xffffffff); + short_pulse_cnt_cur = (u16)((radar_rpt_reg_value & 0x000ff800) + >> 11); + long_pulse_cnt_cur = (u16)((radar_rpt_reg_value & 0x0fc00000) + >> 22); + #if (RTL8721D_SUPPORT) + } else if (dm->support_ic_type & (ODM_RTL8721D)) { + reg908_value = (u32)odm_get_bb_reg(dm, R_0x908, MASKDWORD); + odm_set_bb_reg(dm, R_0x908, MASKDWORD, 0x254); + regdf4_value = odm_get_bb_reg(dm, R_0xdf4, MASKDWORD); + short_pulse_cnt_cur = (u16)((regdf4_value & 0x000ff000) >> 12); + long_pulse_cnt_cur = (u16)((regdf4_value & 0x0fc00000) >> 22); + + tri_short_pulse = (regdf4_value & BIT(20)) ? 1 : 0; + tri_long_pulse = (regdf4_value & BIT(28)) ? 1 : 0; + if (tri_short_pulse || tri_long_pulse) { + odm_set_bb_reg(dm, R_0xf58, BIT(29), 0); + odm_set_bb_reg(dm, R_0xf58, BIT(29), 1); + } + #endif + } else if (dm->support_ic_type & (ODM_RTL8814B)) { + if (dm->seg1_dfs_flag == 1) + radar_rpt_reg_value = odm_get_bb_reg(dm, R_0x2e20, + 0xffffffff); + else + radar_rpt_reg_value = odm_get_bb_reg(dm, R_0x2e00, + 0xffffffff); + short_pulse_cnt_cur = (u16)((radar_rpt_reg_value & 0x000ff800) + >> 11); + long_pulse_cnt_cur = (u16)((radar_rpt_reg_value & 0x0fc00000) + >> 22); + } else { + regf98_value = odm_get_bb_reg(dm, R_0xf98, 0xffffffff); + short_pulse_cnt_cur = (u16)(regf98_value & 0x000000ff); + long_pulse_cnt_cur = (u16)((regf98_value & 0x0000ff00) >> 8); + } + + /*@Get short pulse count, need carefully handle the counter overflow*/ + if (short_pulse_cnt_cur >= dfs->short_pulse_cnt_pre) { + short_pulse_cnt_inc = short_pulse_cnt_cur - + dfs->short_pulse_cnt_pre; + } else { + short_pulse_cnt_inc = short_pulse_cnt_cur; + } + dfs->short_pulse_cnt_pre = short_pulse_cnt_cur; + + /*@Get long pulse count, need carefully handle the counter overflow*/ + if (long_pulse_cnt_cur >= dfs->long_pulse_cnt_pre) { + long_pulse_cnt_inc = long_pulse_cnt_cur - + dfs->long_pulse_cnt_pre; + } else { + long_pulse_cnt_inc = long_pulse_cnt_cur; + } + dfs->long_pulse_cnt_pre = long_pulse_cnt_cur; + + total_pulse_count_inc = short_pulse_cnt_inc + long_pulse_cnt_inc; + + if (dfs->det_print) { + PHYDM_DBG(dm, DBG_DFS, + "===============================================\n"); + PHYDM_DBG(dm, DBG_DFS, "FA_count_inc[%d]\n", fa_count_inc); + if (dm->support_ic_type & (ODM_RTL8721D)) { + PHYDM_DBG(dm, DBG_DFS, + "Init_Gain[%x] st_l2h_cur[%x] 0xdf4[%08x] short_pulse_cnt_inc[%d] long_pulse_cnt_inc[%d]\n", + dfs->igi_cur, dfs->st_l2h_cur, regdf4_value, + short_pulse_cnt_inc, long_pulse_cnt_inc); + regf54_value = odm_get_bb_reg(dm, R_0xf54, MASKDWORD); + regf58_value = odm_get_bb_reg(dm, R_0xf58, MASKDWORD); + regf5c_value = odm_get_bb_reg(dm, R_0xf5c, MASKDWORD); + regf70_value = odm_get_bb_reg(dm, R_0xf70, MASKDWORD); + regf74_value = odm_get_bb_reg(dm, R_0xf74, MASKDWORD); + PHYDM_DBG(dm, DBG_DFS, + "0xf54[%08x] 0xf58[%08x] 0xf5c[%08x] 0xf70[%08x] 0xf74[%08x]\n", + regf54_value, regf58_value, regf5c_value, + regf70_value, regf74_value); + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + PHYDM_DBG(dm, DBG_DFS, + "Init_Gain[%x] st_l2h_cur[%x] 0x2dbc[%08x] short_pulse_cnt_inc[%d] long_pulse_cnt_inc[%d]\n", + dfs->igi_cur, dfs->st_l2h_cur, + radar_rpt_reg_value, short_pulse_cnt_inc, + long_pulse_cnt_inc); + #if (RTL8812F_SUPPORT || RTL8822C_SUPPORT || RTL8814B_SUPPORT) + rega40_value = odm_get_bb_reg(dm, R_0xa40, MASKDWORD); + rega44_value = odm_get_bb_reg(dm, R_0xa44, MASKDWORD); + rega48_value = odm_get_bb_reg(dm, R_0xa48, MASKDWORD); + rega4c_value = odm_get_bb_reg(dm, R_0xa4c, MASKDWORD); + rega50_value = odm_get_bb_reg(dm, R_0xa50, MASKDWORD); + rega54_value = odm_get_bb_reg(dm, R_0xa54, MASKDWORD); + PHYDM_DBG(dm, DBG_DFS, + "0xa40[%08x] 0xa44[%08x] 0xa48[%08x] 0xa4c[%08x] 0xa50[%08x] 0xa54[%08x]\n", + rega40_value, rega44_value, rega48_value, + rega4c_value, rega50_value, rega54_value); + #endif + } else { + PHYDM_DBG(dm, DBG_DFS, + "Init_Gain[%x] 0x91c[%x] 0xf98[%08x] short_pulse_cnt_inc[%d] long_pulse_cnt_inc[%d]\n", + dfs->igi_cur, dfs->st_l2h_cur, regf98_value, + short_pulse_cnt_inc, long_pulse_cnt_inc); + reg918_value = odm_get_bb_reg(dm, R_0x918, + 0xffffffff); + reg91c_value = odm_get_bb_reg(dm, R_0x91c, + 0xffffffff); + reg920_value = odm_get_bb_reg(dm, R_0x920, + 0xffffffff); + reg924_value = odm_get_bb_reg(dm, R_0x924, + 0xffffffff); + PHYDM_DBG(dm, DBG_DFS, + "0x918[%08x] 0x91c[%08x] 0x920[%08x] 0x924[%08x]\n", + reg918_value, reg91c_value, + reg920_value, reg924_value); + } + PHYDM_DBG(dm, DBG_DFS, "Throughput: %dMbps\n", + (dm->rx_tp + dm->tx_tp)); + + PHYDM_DBG(dm, DBG_DFS, + "dfs_regdomain = %d, dbg_mode = %d, idle_mode = %d, print_hist_rpt = %d, hist_cond_on = %d\n", + region_domain, dfs->dbg_mode, + dfs->idle_mode, dfs->print_hist_rpt, + dfs->hist_cond_on); + } + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + tri_short_pulse = (radar_rpt_reg_value & BIT(20)) ? 1 : 0; + tri_long_pulse = (radar_rpt_reg_value & BIT(28)) ? 1 : 0; + } else { + tri_short_pulse = (regf98_value & BIT(17)) ? 1 : 0; + tri_long_pulse = (regf98_value & BIT(19)) ? 1 : 0; + } + + if (tri_short_pulse) { + phydm_radar_detect_reset(dm); + } + if (tri_long_pulse) { + phydm_radar_detect_reset(dm); + if (region_domain == PHYDM_DFS_DOMAIN_MKK) { + if (c_channel >= 52 && c_channel <= 64) { + tri_long_pulse = 0; + } + } + if (region_domain == PHYDM_DFS_DOMAIN_ETSI) { + tri_long_pulse = 0; + } + } + + st_l2h_new = dfs->st_l2h_cur; + dfs->pulse_flag_hist[dfs->mask_idx] = tri_short_pulse | tri_long_pulse; + dfs->pulse_type_hist[dfs->mask_idx] = (tri_long_pulse) ? 1 : 0; + + /* PSD(not ready) */ + + fault_flag_det = 0; + fault_flag_psd = 0; + fa_flag = 0; + if (region_domain == PHYDM_DFS_DOMAIN_ETSI) { + fa_mask_th = dfs->fa_mask_th + 20; + } else { + fa_mask_th = dfs->fa_mask_th; + } + if (total_fa_in_hist >= fa_mask_th || dfs->igi_cur >= 0x30) { + /* st_l2h_new = dfs->st_l2h_max; */ + dfs->radar_det_mask_hist[index] = 1; + if (dfs->pulse_flag_hist[index] == 1) { + dfs->pulse_flag_hist[index] = 0; + if (dfs->det_print2) { + PHYDM_DBG(dm, DBG_DFS, + "Radar is masked : FA mask\n"); + } + } + fa_flag = 1; + } else { + dfs->radar_det_mask_hist[index] = 0; + } + + if (dfs->det_print) { + PHYDM_DBG(dm, DBG_DFS, "mask_idx: %d\n", dfs->mask_idx); + PHYDM_DBG(dm, DBG_DFS, "radar_det_mask_hist: "); + for (i = 0; i < 5; i++) + PHYDM_DBG(dm, DBG_DFS, "%d ", + dfs->radar_det_mask_hist[i]); + PHYDM_DBG(dm, DBG_DFS, "pulse_flag_hist: "); + for (i = 0; i < 5; i++) + PHYDM_DBG(dm, DBG_DFS, "%d ", dfs->pulse_flag_hist[i]); + PHYDM_DBG(dm, DBG_DFS, "fa_inc_hist: "); + for (i = 0; i < 5; i++) + PHYDM_DBG(dm, DBG_DFS, "%d ", dfs->fa_inc_hist[i]); + PHYDM_DBG(dm, DBG_DFS, + "\nfa_mask_th: %d, total_fa_in_hist: %d ", + fa_mask_th, total_fa_in_hist); + } + + sum = 0; + for (k = 0; k < 5; k++) { + if (dfs->radar_det_mask_hist[k] == 1) + sum++; + } + + if (dfs->mask_hist_checked <= 5) + dfs->mask_hist_checked++; + + if (dfs->mask_hist_checked >= 5 && dfs->pulse_flag_hist[index]) { + if (sum <= 2) { + if (dfs->hist_cond_on) { + /*return the value from hist_radar_detected*/ + radar_detected = phydm_dfs_hist_log(dm, index); + } else { + if (dfs->pulse_type_hist[index] == 0) + dfs->radar_type = 0; + else if (dfs->pulse_type_hist[index] == 1) + dfs->radar_type = 1; + radar_detected = 1; + PHYDM_DBG(dm, DBG_DFS, + "Detected type %d radar signal!\n", + dfs->radar_type); + } + } else { + fault_flag_det = 1; + if (dfs->det_print2) { + PHYDM_DBG(dm, DBG_DFS, + "Radar is masked : mask_hist large than thd\n"); + } + } + } + + dfs->mask_idx++; + if (dfs->mask_idx == 5) + dfs->mask_idx = 0; + + if (fault_flag_det == 0 && fault_flag_psd == 0 && fa_flag == 0) { + if (dfs->igi_cur < 0x30) { + st_l2h_new = dfs->st_l2h_min; + } + } + + if (st_l2h_new != dfs->st_l2h_cur) { + if (st_l2h_new < dfs->st_l2h_min) { + dfs->st_l2h_cur = dfs->st_l2h_min; + } else if (st_l2h_new > dfs->st_l2h_max) + dfs->st_l2h_cur = dfs->st_l2h_max; + else + dfs->st_l2h_cur = st_l2h_new; + /*odm_set_bb_reg(dm, R_0x91c, 0xff, dfs->st_l2h_cur);*/ + + dfs->pwdb_th_cur = ((int)dfs->st_l2h_cur - (int)dfs->igi_cur) + / 2 + dfs->pwdb_scalar_factor; + + /*@limit the pwdb value to absolute lower bound 8*/ + dfs->pwdb_th_cur = MAX_2(dfs->pwdb_th_cur, (int)dfs->pwdb_th); + + /*@limit the pwdb value to absolute upper bound 0x1f*/ + dfs->pwdb_th_cur = MIN_2(dfs->pwdb_th_cur, 0x1f); + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + odm_set_bb_reg(dm, R_0xa50, 0x000000f0, + dfs->pwdb_th_cur); + #if (RTL8721D_SUPPORT) + else if (dm->support_ic_type & ODM_RTL8721D) { + odm_set_bb_reg(dm, R_0xf54, 0x0000001f, + ((dfs->st_l2h_cur & 0x0000007c) >> 2)); + odm_set_bb_reg(dm, R_0xf58, 0xc0000000, + (dfs->st_l2h_cur & 0x00000003)); + odm_set_bb_reg(dm, R_0xf70, 0x03c00000, + dfs->pwdb_th_cur); + } + #endif + else + odm_set_bb_reg(dm, R_0x918, 0x00001f00, + dfs->pwdb_th_cur); + } + + if (dfs->det_print) { + PHYDM_DBG(dm, DBG_DFS, + "fault_flag_det[%d], fault_flag_psd[%d], DFS_detected [%d]\n", + fault_flag_det, fault_flag_psd, radar_detected); + } + #if (RTL8721D_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8721D)) + odm_set_bb_reg(dm, R_0x908, MASKDWORD, reg908_value); + #endif + + return radar_detected; +} + +#if (RTL8814A_SUPPORT || RTL8822B_SUPPORT || RTL8821C_SUPPORT) +void phydm_dfs_histogram_radar_distinguish( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + u8 region_domain = dm->dfs_region_domain; + u8 c_channel = *dm->channel; + u8 band_width = *dm->band_width; + + u8 dfs_pw_thd1 = 0, dfs_pw_thd2 = 0, dfs_pw_thd3 = 0; + u8 dfs_pw_thd4 = 0, dfs_pw_thd5 = 0; + u8 dfs_pri_thd1 = 0, dfs_pri_thd2 = 0, dfs_pri_thd3 = 0; + u8 dfs_pri_thd4 = 0, dfs_pri_thd5 = 0; + u8 pri_th = 0, i = 0; + u8 max_pri_idx = 0, max_pw_idx = 0, max_pri_cnt_th = 0; + u8 max_pri_cnt_fcc_g1_th = 0, max_pri_cnt_fcc_g3_th = 0; + u8 safe_pri_pw_diff_th = 0, safe_pri_pw_diff_fcc_th = 0; + u8 safe_pri_pw_diff_w53_th = 0, safe_pri_pw_diff_fcc_idle_th = 0; + u8 j = 0; + u32 dfs_hist1_pw = 0, dfs_hist2_pw = 0, g_pw[6] = {0}; + u32 dfs_hist1_pri = 0, dfs_hist2_pri = 0, g_pri[6] = {0}; + u8 pw_sum_g0g5 = 0, pw_sum_g1g2g3g4 = 0; + u8 pri_sum_g0g5 = 0, pri_sum_g1g2g3g4 = 0; + u16 pw_sum_ss_g1g2g3g4 = 0, pri_sum_ss_g1g2g3g4 = 0; + u8 max_pri_cnt = 0, max_pw_cnt = 0; + #if (RTL8721D_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8721D)) + return; + #endif + + /*read pulse width hist report*/ + odm_set_bb_reg(dm, 0x19e4, BIT(22) | BIT(23), 0x1); + dfs_hist1_pw = odm_get_bb_reg(dm, 0xf5c, 0xffffffff); + dfs_hist2_pw = odm_get_bb_reg(dm, 0xf74, 0xffffffff); + + g_pw[0] = (unsigned int)((dfs_hist2_pw & 0xff000000) >> 24); + g_pw[1] = (unsigned int)((dfs_hist2_pw & 0x00ff0000) >> 16); + g_pw[2] = (unsigned int)((dfs_hist2_pw & 0x0000ff00) >> 8); + g_pw[3] = (unsigned int)dfs_hist2_pw & 0x000000ff; + g_pw[4] = (unsigned int)((dfs_hist1_pw & 0xff000000) >> 24); + g_pw[5] = (unsigned int)((dfs_hist1_pw & 0x00ff0000) >> 16); + + /*read pulse repetition interval hist report*/ + odm_set_bb_reg(dm, 0x19e4, BIT(22) | BIT(23), 0x3); + dfs_hist1_pri = odm_get_bb_reg(dm, 0xf5c, 0xffffffff); + dfs_hist2_pri = odm_get_bb_reg(dm, 0xf74, 0xffffffff); + odm_set_bb_reg(dm, 0x19b4, 0x10000000, 1); /*reset histo report*/ + odm_set_bb_reg(dm, 0x19b4, 0x10000000, 0); /*@continue histo report*/ + + g_pri[0] = (unsigned int)((dfs_hist2_pri & 0xff000000) >> 24); + g_pri[1] = (unsigned int)((dfs_hist2_pri & 0x00ff0000) >> 16); + g_pri[2] = (unsigned int)((dfs_hist2_pri & 0x0000ff00) >> 8); + g_pri[3] = (unsigned int)dfs_hist2_pri & 0x000000ff; + g_pri[4] = (unsigned int)((dfs_hist1_pri & 0xff000000) >> 24); + g_pri[5] = (unsigned int)((dfs_hist1_pri & 0x00ff0000) >> 16); + + dfs->pri_cond1 = 0; + dfs->pri_cond2 = 0; + dfs->pri_cond3 = 0; + dfs->pri_cond4 = 0; + dfs->pri_cond5 = 0; + dfs->pw_cond1 = 0; + dfs->pw_cond2 = 0; + dfs->pw_cond3 = 0; + dfs->pri_type3_4_cond1 = 0; /*@for ETSI*/ + dfs->pri_type3_4_cond2 = 0; /*@for ETSI*/ + dfs->pw_long_cond1 = 0; /*@for long radar*/ + dfs->pw_long_cond2 = 0; /*@for long radar*/ + dfs->pri_long_cond1 = 0; /*@for long radar*/ + dfs->pw_flag = 0; + dfs->pri_flag = 0; + dfs->pri_type3_4_flag = 0; /*@for ETSI*/ + dfs->long_radar_flag = 0; + dfs->pw_std = 0; /*The std(var) of reasonable num of pw group*/ + dfs->pri_std = 0; /*The std(var) of reasonable num of pri group*/ + + for (i = 0; i < 6; i++) { + dfs->pw_hold_sum[i] = 0; + dfs->pri_hold_sum[i] = 0; + } + + if (dfs->idle_mode == 1) + pri_th = dfs->pri_hist_th; + else + pri_th = dfs->pri_hist_th - 1; + + for (i = 0; i < 6; i++) { + dfs->pw_hold[dfs->hist_idx][i] = (u8)g_pw[i]; + dfs->pri_hold[dfs->hist_idx][i] = (u8)g_pri[i]; + /*@collect whole histogram report may take some time + *so we add the counter of 2 time slots in FCC and ETSI + */ + dfs->pw_hold_sum[i] = dfs->pw_hold_sum[i] + + dfs->pw_hold[(dfs->hist_idx + 1) % 3][i] + + dfs->pw_hold[(dfs->hist_idx + 2) % 3][i]; + dfs->pri_hold_sum[i] = dfs->pri_hold_sum[i] + + dfs->pri_hold[(dfs->hist_idx + 1) % 3][i] + + dfs->pri_hold[(dfs->hist_idx + 2) % 3][i]; + } + /*@For long radar type*/ + for (j = 1; j < 4; j++) { + dfs->pw_long_hold_sum[i] = dfs->pw_long_hold_sum[i] + + dfs->pw_hold[(dfs->hist_long_idx + j) % 4][i]; + dfs->pri_long_hold_sum[i] = dfs->pri_long_hold_sum[i] + + dfs->pri_hold[(dfs->hist_long_idx + j) % 4][i]; + } + + dfs->hist_idx++; + if (dfs->hist_idx == 3) + dfs->hist_idx = 0; + dfs->hist_long_idx++; + if (dfs->hist_long_idx == 4) + dfs->hist_long_idx = 0; + + max_pri_cnt = 0; + max_pri_idx = 0; + max_pw_cnt = 0; + max_pw_idx = 0; + max_pri_cnt_th = dfs->pri_sum_g1_th; + max_pri_cnt_fcc_g1_th = dfs->pri_sum_g1_fcc_th; + max_pri_cnt_fcc_g3_th = dfs->pri_sum_g3_fcc_th; + safe_pri_pw_diff_th = dfs->pri_pw_diff_th; + safe_pri_pw_diff_fcc_th = dfs->pri_pw_diff_fcc_th; + safe_pri_pw_diff_fcc_idle_th = dfs->pri_pw_diff_fcc_idle_th; + safe_pri_pw_diff_w53_th = dfs->pri_pw_diff_w53_th; + + /*@g1 to g4 is the reseasonable range of pri and pw*/ + for (i = 1; i <= 4; i++) { + if (dfs->pri_hold_sum[i] > max_pri_cnt) { + max_pri_cnt = dfs->pri_hold_sum[i]; + max_pri_idx = i; + } + if (dfs->pw_hold_sum[i] > max_pw_cnt) { + max_pw_cnt = dfs->pw_hold_sum[i]; + max_pw_idx = i; + } + if (dfs->pri_hold_sum[i] >= pri_th) + dfs->pri_cond1 = 1; + } + + pri_sum_g0g5 = dfs->pri_hold_sum[0]; + if (pri_sum_g0g5 == 0) + pri_sum_g0g5 = 1; + pri_sum_g1g2g3g4 = dfs->pri_hold_sum[1] + dfs->pri_hold_sum[2] + + dfs->pri_hold_sum[3] + dfs->pri_hold_sum[4]; + + /*pw will reduce because of dc, so we do not treat g0 as illegal group*/ + pw_sum_g0g5 = dfs->pw_hold_sum[5]; + if (pw_sum_g0g5 == 0) + pw_sum_g0g5 = 1; + pw_sum_g1g2g3g4 = dfs->pw_hold_sum[1] + dfs->pw_hold_sum[2] + + dfs->pw_hold_sum[3] + dfs->pw_hold_sum[4]; + + /*@Calculate the variation from g1 to g4*/ + for (i = 1; i < 5; i++) { + /*Sum of square*/ + pw_sum_ss_g1g2g3g4 = pw_sum_ss_g1g2g3g4 + + (dfs->pw_hold_sum[i] - (pw_sum_g1g2g3g4 / 4)) * + (dfs->pw_hold_sum[i] - (pw_sum_g1g2g3g4 / 4)); + pri_sum_ss_g1g2g3g4 = pri_sum_ss_g1g2g3g4 + + (dfs->pri_hold_sum[i] - (pri_sum_g1g2g3g4 / 4)) * + (dfs->pri_hold_sum[i] - (pri_sum_g1g2g3g4 / 4)); + } + /*The value may less than the normal variance, + *since the variable type is int (not float) + */ + dfs->pw_std = (u8)(pw_sum_ss_g1g2g3g4 / 4); + dfs->pri_std = (u8)(pri_sum_ss_g1g2g3g4 / 4); + + if (region_domain == 1) { + dfs->pri_type3_4_flag = 1; /*@ETSI flag*/ + + /*(OTA) Cancel long PRI case*/ + dfs->pri_cond2 = 1; + + /*reasonable group shouldn't large*/ + if ((pri_sum_g0g5 + pri_sum_g1g2g3g4) / pri_sum_g0g5 > 2 && + pri_sum_g1g2g3g4 <= dfs->pri_sum_safe_fcc_th) + dfs->pri_cond3 = 1; + + /*@Cancel the condition that the abs between pri and pw*/ + if (dfs->pri_std >= dfs->pri_std_th) + dfs->pri_cond4 = 1; + else if (max_pri_idx == 1 && + max_pri_cnt >= max_pri_cnt_fcc_g1_th) + dfs->pri_cond4 = 1; + + /*(OTA) Cancel the condition (type 3,4 distinction)*/ + dfs->pri_cond5 = 1; + + if (dfs->pri_cond1 && dfs->pri_cond2 && dfs->pri_cond3 && + dfs->pri_cond4 && dfs->pri_cond5) + dfs->pri_flag = 1; + + /* PW judgment conditions for short radar type */ + /*ratio of reasonable and illegal group && g5 should be zero*/ + if (((pw_sum_g0g5 + pw_sum_g1g2g3g4) / pw_sum_g0g5 > 2) && + (dfs->pw_hold_sum[5] <= 1)) + dfs->pw_cond1 = 1; + /*unreasonable group*/ + if (dfs->pw_hold_sum[4] == 0 && dfs->pw_hold_sum[5] == 0) + dfs->pw_cond2 = 1; + /*pw's std (short radar) should be large(=7)*/ + if (dfs->pw_std >= dfs->pw_std_th) + dfs->pw_cond3 = 1; + if (dfs->pw_cond1 && dfs->pw_cond2 && dfs->pw_cond3) + dfs->pw_flag = 1; + + /* @Judgment conditions of long radar type */ + if (band_width == CHANNEL_WIDTH_20) { + if (dfs->pw_long_hold_sum[4] >= + dfs->pw_long_lower_20m_th) + dfs->pw_long_cond1 = 1; + } else{ + if (dfs->pw_long_hold_sum[4] >= dfs->pw_long_lower_th) + dfs->pw_long_cond1 = 1; + } + /* @Disable the condition that dfs->pw_long_hold_sum[1] */ + if (dfs->pw_long_hold_sum[2] + dfs->pw_long_hold_sum[3] + + dfs->pw_long_hold_sum[4] <= dfs->pw_long_sum_upper_th && + dfs->pw_long_hold_sum[2] <= dfs->pw_long_hold_sum[4] && + dfs->pw_long_hold_sum[3] <= dfs->pw_long_hold_sum[4]) + dfs->pw_long_cond2 = 1; + /*@g4 should be large for long radar*/ + if (dfs->pri_long_hold_sum[4] <= dfs->pri_long_upper_th) + dfs->pri_long_cond1 = 1; + if (dfs->pw_long_cond1 && dfs->pw_long_cond2 && + dfs->pri_long_cond1) + dfs->long_radar_flag = 1; + } else if (region_domain == 2) { + dfs->pri_type3_4_flag = 1; /*@ETSI flag*/ + + /*PRI judgment conditions for short radar type*/ + if ((pri_sum_g0g5 + pri_sum_g1g2g3g4) / pri_sum_g0g5 > 2) + dfs->pri_cond2 = 1; + + /*reasonable group shouldn't too large*/ + if (pri_sum_g1g2g3g4 <= dfs->pri_sum_safe_fcc_th) + dfs->pri_cond3 = 1; + + /*Cancel the abs diff between pri and pw for idle mode (thr=2)*/ + dfs->pri_cond4 = 1; + + if (dfs->idle_mode == 1) { + if (dfs->pri_std >= dfs->pri_std_idle_th) { + if (max_pw_idx == 3 && + pri_sum_g1g2g3g4 <= dfs->pri_sum_type4_th){ + /*To distinguish between type 4 radar and false detection*/ + dfs->pri_cond5 = 1; + } else if (max_pw_idx == 1 && + pri_sum_g1g2g3g4 >= + dfs->pri_sum_type6_th) { + /*To distinguish between type 6 radar and false detection*/ + dfs->pri_cond5 = 1; + } else { + /*pri variation of short radar should be large (idle mode)*/ + dfs->pri_cond5 = 1; + } + } + } else { + /*pri variation of short radar should be large (TP mode)*/ + if (dfs->pri_std >= dfs->pri_std_th) + dfs->pri_cond5 = 1; + } + + if (dfs->pri_cond1 && dfs->pri_cond2 && dfs->pri_cond3 && + dfs->pri_cond4 && dfs->pri_cond5) + dfs->pri_flag = 1; + + /* PW judgment conditions for short radar type */ + if (((pw_sum_g0g5 + pw_sum_g1g2g3g4) / pw_sum_g0g5 > 2) && + (dfs->pw_hold_sum[5] <= 1)) + /*ratio of reasonable and illegal group && g5 should be zero*/ + dfs->pw_cond1 = 1; + + if ((c_channel >= 52) && (c_channel <= 64)) + dfs->pw_cond2 = 1; + /*unreasonable group shouldn't too large*/ + else if (dfs->pw_hold_sum[0] <= dfs->pw_g0_th) + dfs->pw_cond2 = 1; + + if (dfs->idle_mode == 1) { + /*pw variation of short radar should be large (idle mode)*/ + if (dfs->pw_std >= dfs->pw_std_idle_th) + dfs->pw_cond3 = 1; + } else { + /*pw variation of short radar should be large (TP mode)*/ + if (dfs->pw_std >= dfs->pw_std_th) + dfs->pw_cond3 = 1; + } + if (dfs->pw_cond1 && dfs->pw_cond2 && dfs->pw_cond3) + dfs->pw_flag = 1; + + /* @Judgment conditions of long radar type */ + if (band_width == CHANNEL_WIDTH_20) { + if (dfs->pw_long_hold_sum[4] >= + dfs->pw_long_lower_20m_th) + dfs->pw_long_cond1 = 1; + } else{ + if (dfs->pw_long_hold_sum[4] >= dfs->pw_long_lower_th) + dfs->pw_long_cond1 = 1; + } + if (dfs->pw_long_hold_sum[1] + dfs->pw_long_hold_sum[2] + + dfs->pw_long_hold_sum[3] + dfs->pw_long_hold_sum[4] + <= dfs->pw_long_sum_upper_th) + dfs->pw_long_cond2 = 1; + /*@g4 should be large for long radar*/ + if (dfs->pri_long_hold_sum[4] <= dfs->pri_long_upper_th) + dfs->pri_long_cond1 = 1; + if (dfs->pw_long_cond1 && + dfs->pw_long_cond2 && dfs->pri_long_cond1) + dfs->long_radar_flag = 1; + } else if (region_domain == 3) { + /*ratio of reasonable group and illegal group */ + if ((pri_sum_g0g5 + pri_sum_g1g2g3g4) / pri_sum_g0g5 > 2) + dfs->pri_cond2 = 1; + + if (pri_sum_g1g2g3g4 <= dfs->pri_sum_safe_th) + dfs->pri_cond3 = 1; + + /*@Cancel the condition that the abs between pri and pw*/ + dfs->pri_cond4 = 1; + + if (dfs->pri_hold_sum[5] <= dfs->pri_sum_g5_th) + dfs->pri_cond5 = 1; + + if (band_width == CHANNEL_WIDTH_40) { + if (max_pw_idx == 4) { + if (max_pw_cnt >= dfs->type4_pw_max_cnt && + pri_sum_g1g2g3g4 >= + dfs->type4_safe_pri_sum_th) { + dfs->pri_cond1 = 1; + dfs->pri_cond4 = 1; + dfs->pri_type3_4_cond1 = 1; + } + } + } + + if (dfs->pri_cond1 && dfs->pri_cond2 && + dfs->pri_cond3 && dfs->pri_cond4 && dfs->pri_cond5) + dfs->pri_flag = 1; + + if (((pw_sum_g0g5 + pw_sum_g1g2g3g4) / pw_sum_g0g5 > 2)) + dfs->pw_flag = 1; + + /*@max num pri group is g1 means radar type3 or type4*/ + if (max_pri_idx == 1) { + if (max_pri_cnt >= max_pri_cnt_th) + dfs->pri_type3_4_cond1 = 1; + if (dfs->pri_hold_sum[4] <= + dfs->pri_sum_g5_under_g1_th && + dfs->pri_hold_sum[5] <= dfs->pri_sum_g5_under_g1_th) + dfs->pri_type3_4_cond2 = 1; + } else { + dfs->pri_type3_4_cond1 = 1; + dfs->pri_type3_4_cond2 = 1; + } + if (dfs->pri_type3_4_cond1 && dfs->pri_type3_4_cond2) + dfs->pri_type3_4_flag = 1; + } else { + } + + if (dfs->print_hist_rpt) { + dfs_pw_thd1 = (u8)odm_get_bb_reg(dm, 0x19e4, 0xff000000); + dfs_pw_thd2 = (u8)odm_get_bb_reg(dm, 0x19e8, 0x000000ff); + dfs_pw_thd3 = (u8)odm_get_bb_reg(dm, 0x19e8, 0x0000ff00); + dfs_pw_thd4 = (u8)odm_get_bb_reg(dm, 0x19e8, 0x00ff0000); + dfs_pw_thd5 = (u8)odm_get_bb_reg(dm, 0x19e8, 0xff000000); + + dfs_pri_thd1 = (u8)odm_get_bb_reg(dm, 0x19b8, 0x7F80); + dfs_pri_thd2 = (u8)odm_get_bb_reg(dm, 0x19ec, 0x000000ff); + dfs_pri_thd3 = (u8)odm_get_bb_reg(dm, 0x19ec, 0x0000ff00); + dfs_pri_thd4 = (u8)odm_get_bb_reg(dm, 0x19ec, 0x00ff0000); + dfs_pri_thd5 = (u8)odm_get_bb_reg(dm, 0x19ec, 0xff000000); + + PHYDM_DBG(dm, DBG_DFS, "\ndfs_pw_thd=%d %d %d %d %d\n", + dfs_pw_thd1, dfs_pw_thd2, dfs_pw_thd3, + dfs_pw_thd4, dfs_pw_thd5); + PHYDM_DBG(dm, DBG_DFS, "-----pulse width hist-----\n"); + PHYDM_DBG(dm, DBG_DFS, "dfs_hist_pw=%x %x\n", + dfs_hist1_pw, dfs_hist2_pw); + PHYDM_DBG(dm, DBG_DFS, "g_pw_hist = %x %x %x %x %x %x\n", + g_pw[0], g_pw[1], g_pw[2], g_pw[3], + g_pw[4], g_pw[5]); + PHYDM_DBG(dm, DBG_DFS, "dfs_pri_thd=%d %d %d %d %d\n", + dfs_pri_thd1, dfs_pri_thd2, dfs_pri_thd3, + dfs_pri_thd4, dfs_pri_thd5); + PHYDM_DBG(dm, DBG_DFS, "-----pulse interval hist-----\n"); + PHYDM_DBG(dm, DBG_DFS, "dfs_hist_pri=%x %x\n", + dfs_hist1_pri, dfs_hist2_pri); + PHYDM_DBG(dm, DBG_DFS, + "g_pri_hist = %x %x %x %x %x %x, pw_flag = %d, pri_flag = %d\n", + g_pri[0], g_pri[1], g_pri[2], g_pri[3], g_pri[4], + g_pri[5], dfs->pw_flag, dfs->pri_flag); + if (region_domain == 1 || region_domain == 3) { + PHYDM_DBG(dm, DBG_DFS, "hist_idx= %d\n", + (dfs->hist_idx + 2) % 3); + } else { + PHYDM_DBG(dm, DBG_DFS, "hist_idx= %d\n", + (dfs->hist_idx + 3) % 4); + } + PHYDM_DBG(dm, DBG_DFS, "hist_long_idx= %d\n", + (dfs->hist_long_idx + 299) % 300); + PHYDM_DBG(dm, DBG_DFS, + "pw_sum_g0g5 = %d, pw_sum_g1g2g3g4 = %d\n", + pw_sum_g0g5, pw_sum_g1g2g3g4); + PHYDM_DBG(dm, DBG_DFS, + "pri_sum_g0g5 = %d, pri_sum_g1g2g3g4 = %d\n", + pri_sum_g0g5, pri_sum_g1g2g3g4); + PHYDM_DBG(dm, DBG_DFS, "pw_hold_sum = %d %d %d %d %d %d\n", + dfs->pw_hold_sum[0], dfs->pw_hold_sum[1], + dfs->pw_hold_sum[2], dfs->pw_hold_sum[3], + dfs->pw_hold_sum[4], dfs->pw_hold_sum[5]); + PHYDM_DBG(dm, DBG_DFS, "pri_hold_sum = %d %d %d %d %d %d\n", + dfs->pri_hold_sum[0], dfs->pri_hold_sum[1], + dfs->pri_hold_sum[2], dfs->pri_hold_sum[3], + dfs->pri_hold_sum[4], dfs->pri_hold_sum[5]); + PHYDM_DBG(dm, DBG_DFS, "pw_long_hold_sum = %d %d %d %d %d %d\n", + dfs->pw_long_hold_sum[0], dfs->pw_long_hold_sum[1], + dfs->pw_long_hold_sum[2], dfs->pw_long_hold_sum[3], + dfs->pw_long_hold_sum[4], dfs->pw_long_hold_sum[5]); + PHYDM_DBG(dm, DBG_DFS, + "pri_long_hold_sum = %d %d %d %d %d %d\n", + dfs->pri_long_hold_sum[0], dfs->pri_long_hold_sum[1], + dfs->pri_long_hold_sum[2], dfs->pri_long_hold_sum[3], + dfs->pri_long_hold_sum[4], dfs->pri_long_hold_sum[5]); + PHYDM_DBG(dm, DBG_DFS, "idle_mode = %d\n", dfs->idle_mode); + PHYDM_DBG(dm, DBG_DFS, "pw_standard = %d\n", dfs->pw_std); + PHYDM_DBG(dm, DBG_DFS, "pri_standard = %d\n", dfs->pri_std); + PHYDM_DBG(dm, DBG_DFS, "\n"); + PHYDM_DBG(dm, DBG_DFS, + "pri_cond1 = %d, pri_cond2 = %d, pri_cond3 = %d, pri_cond4 = %d, pri_cond5 = %d\n", + dfs->pri_cond1, dfs->pri_cond2, dfs->pri_cond3, + dfs->pri_cond4, dfs->pri_cond5); + PHYDM_DBG(dm, DBG_DFS, + "bandwidth = %d, pri_th = %d, max_pri_cnt_th = %d, safe_pri_pw_diff_th = %d\n", + band_width, pri_th, max_pri_cnt_th, + safe_pri_pw_diff_th); + } +} +#endif +boolean phydm_dfs_hist_log(void *dm_void, u8 index) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + u8 i = 0, j = 0; + boolean hist_radar_detected = 0; + + if (dfs->pulse_type_hist[index] == 0) { + dfs->radar_type = 0; + if (dfs->pw_flag && dfs->pri_flag && + dfs->pri_type3_4_flag) { + hist_radar_detected = 1; + PHYDM_DBG(dm, DBG_DFS, + "Detected type %d radar signal!\n", + dfs->radar_type); + if (dfs->det_print2) { + PHYDM_DBG(dm, DBG_DFS, + "hist_idx= %d\n", + (dfs->hist_idx + 3) % 4); + for (j = 0; j < 4; j++) { + for (i = 0; i < 6; i++) { + PHYDM_DBG(dm, DBG_DFS, + "pri_hold = %d ", + dfs->pri_hold[j][i]); + } + PHYDM_DBG(dm, DBG_DFS, "\n"); + } + PHYDM_DBG(dm, DBG_DFS, "\n"); + for (j = 0; j < 4; j++) { + for (i = 0; i < 6; i++) { + PHYDM_DBG(dm, DBG_DFS, "pw_hold = %d ", + dfs->pw_hold[j][i]); + } + PHYDM_DBG(dm, DBG_DFS, "\n"); + } + PHYDM_DBG(dm, DBG_DFS, "\n"); + PHYDM_DBG(dm, DBG_DFS, "idle_mode = %d\n", + dfs->idle_mode); + PHYDM_DBG(dm, DBG_DFS, + "pw_hold_sum = %d %d %d %d %d %d\n", + dfs->pw_hold_sum[0], + dfs->pw_hold_sum[1], + dfs->pw_hold_sum[2], + dfs->pw_hold_sum[3], + dfs->pw_hold_sum[4], + dfs->pw_hold_sum[5]); + PHYDM_DBG(dm, DBG_DFS, + "pri_hold_sum = %d %d %d %d %d %d\n", + dfs->pri_hold_sum[0], + dfs->pri_hold_sum[1], + dfs->pri_hold_sum[2], + dfs->pri_hold_sum[3], + dfs->pri_hold_sum[4], + dfs->pri_hold_sum[5]); + } + } else { + if (dfs->det_print2) { + if (dfs->pulse_flag_hist[index] && + dfs->pri_flag == 0) { + PHYDM_DBG(dm, DBG_DFS, "pri_variation = %d\n", + dfs->pri_std); + PHYDM_DBG(dm, DBG_DFS, + "PRI criterion is not satisfied!\n"); + if (dfs->pri_cond1 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pri_cond1 is not satisfied!\n"); + if (dfs->pri_cond2 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pri_cond2 is not satisfied!\n"); + if (dfs->pri_cond3 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pri_cond3 is not satisfied!\n"); + if (dfs->pri_cond4 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pri_cond4 is not satisfied!\n"); + if (dfs->pri_cond5 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pri_cond5 is not satisfied!\n"); + } + if (dfs->pulse_flag_hist[index] && + dfs->pw_flag == 0) { + PHYDM_DBG(dm, DBG_DFS, "pw_variation = %d\n", + dfs->pw_std); + PHYDM_DBG(dm, DBG_DFS, + "PW criterion is not satisfied!\n"); + if (dfs->pw_cond1 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pw_cond1 is not satisfied!\n"); + if (dfs->pw_cond2 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pw_cond2 is not satisfied!\n"); + if (dfs->pw_cond3 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pw_cond3 is not satisfied!\n"); + } + if (dfs->pulse_flag_hist[index] && + (dfs->pri_type3_4_flag == 0)) { + PHYDM_DBG(dm, DBG_DFS, + "pri_type3_4 criterion is not satisfied!\n"); + if (dfs->pri_type3_4_cond1 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pri_type3_4_cond1 is not satisfied!\n"); + if (dfs->pri_type3_4_cond2 == 0) + PHYDM_DBG(dm, DBG_DFS, + "pri_type3_4_cond2 is not satisfied!\n"); + } + PHYDM_DBG(dm, DBG_DFS, "hist_idx= %d\n", + (dfs->hist_idx + 3) % 4); + for (j = 0; j < 4; j++) { + for (i = 0; i < 6; i++) { + PHYDM_DBG(dm, DBG_DFS, + "pri_hold = %d ", + dfs->pri_hold[j][i]); + } + PHYDM_DBG(dm, DBG_DFS, "\n"); + } + PHYDM_DBG(dm, DBG_DFS, "\n"); + for (j = 0; j < 4; j++) { + for (i = 0; i < 6; i++) + PHYDM_DBG(dm, DBG_DFS, + "pw_hold = %d ", + dfs->pw_hold[j][i]); + PHYDM_DBG(dm, DBG_DFS, "\n"); + } + PHYDM_DBG(dm, DBG_DFS, "\n"); + PHYDM_DBG(dm, DBG_DFS, "idle_mode = %d\n", + dfs->idle_mode); + PHYDM_DBG(dm, DBG_DFS, + "pw_hold_sum = %d %d %d %d %d %d\n", + dfs->pw_hold_sum[0], dfs->pw_hold_sum[1], + dfs->pw_hold_sum[2], dfs->pw_hold_sum[3], + dfs->pw_hold_sum[4], dfs->pw_hold_sum[5]); + PHYDM_DBG(dm, DBG_DFS, + "pri_hold_sum = %d %d %d %d %d %d\n", + dfs->pri_hold_sum[0], dfs->pri_hold_sum[1], + dfs->pri_hold_sum[2], dfs->pri_hold_sum[3], + dfs->pri_hold_sum[4], dfs->pri_hold_sum[5]); + } + } + } else { + dfs->radar_type = 1; + if (dfs->det_print2) { + PHYDM_DBG(dm, DBG_DFS, "\n"); + PHYDM_DBG(dm, DBG_DFS, "idle_mode = %d\n", + dfs->idle_mode); + } + /* @Long radar should satisfy three conditions */ + if (dfs->long_radar_flag == 1) { + hist_radar_detected = 1; + PHYDM_DBG(dm, DBG_DFS, + "Detected type %d radar signal!\n", + dfs->radar_type); + } else { + if (dfs->det_print2) { + if (dfs->pw_long_cond1 == 0) + PHYDM_DBG(dm, DBG_DFS, + "--pw_long_cond1 is not satisfied!--\n"); + if (dfs->pw_long_cond2 == 0) + PHYDM_DBG(dm, DBG_DFS, + "--pw_long_cond2 is not satisfied!--\n"); + if (dfs->pri_long_cond1 == 0) + PHYDM_DBG(dm, DBG_DFS, + "--pri_long_cond1 is not satisfied!--\n"); + } + } + } + return hist_radar_detected; +} + +boolean phydm_radar_detect(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + boolean radar_detected = false; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + dfs->igi_cur = (u8)odm_get_bb_reg(dm, R_0x1d70, 0x0000007f); + dfs->st_l2h_cur = (u8)odm_get_bb_reg(dm, R_0xa40, 0x00007f00); + #if (RTL8721D_SUPPORT) + } else if (dm->support_ic_type & (ODM_RTL8721D)) { + dfs->st_l2h_cur = (u8)(odm_get_bb_reg(dm, R_0xf54, + 0x0000001f) << 2); + dfs->st_l2h_cur += (u8)odm_get_bb_reg(dm, R_0xf58, 0xc0000000); + #endif + } else { + dfs->igi_cur = (u8)odm_get_bb_reg(dm, R_0xc50, 0x0000007f); + dfs->st_l2h_cur = (u8)odm_get_bb_reg(dm, R_0x91c, 0x000000ff); + } + + /* @dynamic pwdb calibration */ + if (dfs->igi_pre != dfs->igi_cur) { + dfs->pwdb_th_cur = ((int)dfs->st_l2h_cur - (int)dfs->igi_cur) + / 2 + dfs->pwdb_scalar_factor; + + /* @limit the pwdb value to absolute lower bound 0xa */ + dfs->pwdb_th_cur = MAX_2(dfs->pwdb_th_cur, (int)dfs->pwdb_th); + /* @limit the pwdb value to absolute upper bound 0x1f */ + dfs->pwdb_th_cur = MIN_2(dfs->pwdb_th_cur, 0x1f); + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + odm_set_bb_reg(dm, R_0xa50, 0x000000f0, + dfs->pwdb_th_cur); + #if (RTL8721D_SUPPORT) + else if (dm->support_ic_type & (ODM_RTL8721D)) + odm_set_bb_reg(dm, R_0xf70, 0x03c00000, + dfs->pwdb_th_cur); + #endif + else + odm_set_bb_reg(dm, R_0x918, 0x00001f00, + dfs->pwdb_th_cur); + } + dfs->igi_pre = dfs->igi_cur; + + phydm_dfs_dynamic_setting(dm); + #if (RTL8814A_SUPPORT || RTL8822B_SUPPORT || RTL8821C_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8821C)) + phydm_dfs_histogram_radar_distinguish(dm); + #endif + radar_detected = phydm_radar_detect_dm_check(dm); + + if (radar_detected) { + PHYDM_DBG(dm, DBG_DFS, + "Radar detect: %d\n", radar_detected); + phydm_radar_detect_reset(dm); + if (dfs->dbg_mode == 1) { + PHYDM_DBG(dm, DBG_DFS, + "Radar is detected in DFS dbg mode.\n"); + radar_detected = 0; + } + } + + if (dfs->sw_trigger_mode) { + radar_detected = 1; + PHYDM_DBG(dm, DBG_DFS, + "Radar is detected in DFS SW trigger mode.\n"); + } + + return radar_detected; +} + +void phydm_dfs_hist_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + char help[] = "-h"; + u32 argv[5] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0} pri_hist_th = %d\n", dfs->pri_hist_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1} pri_sum_g1_th = %d\n", dfs->pri_sum_g1_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{2} pri_sum_g5_th = %d\n", dfs->pri_sum_g5_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{3} pri_sum_g1_fcc_th = %d\n", + dfs->pri_sum_g1_fcc_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{4} pri_sum_g3_fcc_th = %d\n", + dfs->pri_sum_g3_fcc_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{5} pri_sum_safe_fcc_th = %d\n", + dfs->pri_sum_safe_fcc_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{6} pri_sum_type4_th = %d\n", dfs->pri_sum_type4_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{7} pri_sum_type6_th = %d\n", dfs->pri_sum_type6_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{8} pri_sum_safe_th = %d\n", dfs->pri_sum_safe_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{9} pri_sum_g5_under_g1_th = %d\n", + dfs->pri_sum_g5_under_g1_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{10} pri_pw_diff_th = %d\n", dfs->pri_pw_diff_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{11} pri_pw_diff_fcc_th = %d\n", + dfs->pri_pw_diff_fcc_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{12} pri_pw_diff_fcc_idle_th = %d\n", + dfs->pri_pw_diff_fcc_idle_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{13} pri_pw_diff_w53_th = %d\n", + dfs->pri_pw_diff_w53_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{14} pri_type1_low_fcc_th = %d\n", + dfs->pri_type1_low_fcc_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{15} pri_type1_upp_fcc_th = %d\n", + dfs->pri_type1_upp_fcc_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{16} pri_type1_cen_fcc_th = %d\n", + dfs->pri_type1_cen_fcc_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{17} pw_g0_th = %d\n", dfs->pw_g0_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{18} pw_long_lower_20m_th = %d\n", + dfs->pw_long_lower_20m_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{19} pw_long_lower_th = %d\n", + dfs->pw_long_lower_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{20} pri_long_upper_th = %d\n", + dfs->pri_long_upper_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{21} pw_long_sum_upper_th = %d\n", + dfs->pw_long_sum_upper_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{22} pw_std_th = %d\n", dfs->pw_std_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{23} pw_std_idle_th = %d\n", dfs->pw_std_idle_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{24} pri_std_th = %d\n", dfs->pri_std_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{25} pri_std_idle_th = %d\n", dfs->pri_std_idle_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{26} type4_pw_max_cnt = %d\n", dfs->type4_pw_max_cnt); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{27} type4_safe_pri_sum_th = %d\n", + dfs->type4_safe_pri_sum_th); + } else { + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &argv[0]); + + for (i = 1; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &argv[i]); + } + if (argv[0] == 0) { + dfs->pri_hist_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_hist_th = %d\n", + dfs->pri_hist_th); + } else if (argv[0] == 1) { + dfs->pri_sum_g1_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_g1_th = %d\n", + dfs->pri_sum_g1_th); + } else if (argv[0] == 2) { + dfs->pri_sum_g5_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_g5_th = %d\n", + dfs->pri_sum_g5_th); + } else if (argv[0] == 3) { + dfs->pri_sum_g1_fcc_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_g1_fcc_th = %d\n", + dfs->pri_sum_g1_fcc_th); + } else if (argv[0] == 4) { + dfs->pri_sum_g3_fcc_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_g3_fcc_th = %d\n", + dfs->pri_sum_g3_fcc_th); + } else if (argv[0] == 5) { + dfs->pri_sum_safe_fcc_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_safe_fcc_th = %d\n", + dfs->pri_sum_safe_fcc_th); + } else if (argv[0] == 6) { + dfs->pri_sum_type4_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_type4_th = %d\n", + dfs->pri_sum_type4_th); + } else if (argv[0] == 7) { + dfs->pri_sum_type6_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_type6_th = %d\n", + dfs->pri_sum_type6_th); + } else if (argv[0] == 8) { + dfs->pri_sum_safe_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_safe_th = %d\n", + dfs->pri_sum_safe_th); + } else if (argv[0] == 9) { + dfs->pri_sum_g5_under_g1_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_sum_g5_under_g1_th = %d\n", + dfs->pri_sum_g5_under_g1_th); + } else if (argv[0] == 10) { + dfs->pri_pw_diff_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_pw_diff_th = %d\n", + dfs->pri_pw_diff_th); + } else if (argv[0] == 11) { + dfs->pri_pw_diff_fcc_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_pw_diff_fcc_th = %d\n", + dfs->pri_pw_diff_fcc_th); + } else if (argv[0] == 12) { + dfs->pri_pw_diff_fcc_idle_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_pw_diff_fcc_idle_th = %d\n", + dfs->pri_pw_diff_fcc_idle_th); + } else if (argv[0] == 13) { + dfs->pri_pw_diff_w53_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_pw_diff_w53_th = %d\n", + dfs->pri_pw_diff_w53_th); + } else if (argv[0] == 14) { + dfs->pri_type1_low_fcc_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_type1_low_fcc_th = %d\n", + dfs->pri_type1_low_fcc_th); + } else if (argv[0] == 15) { + dfs->pri_type1_upp_fcc_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_type1_upp_fcc_th = %d\n", + dfs->pri_type1_upp_fcc_th); + } else if (argv[0] == 16) { + dfs->pri_type1_cen_fcc_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_type1_cen_fcc_th = %d\n", + dfs->pri_type1_cen_fcc_th); + } else if (argv[0] == 17) { + dfs->pw_g0_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pw_g0_th = %d\n", + dfs->pw_g0_th); + } else if (argv[0] == 18) { + dfs->pw_long_lower_20m_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pw_long_lower_20m_th = %d\n", + dfs->pw_long_lower_20m_th); + } else if (argv[0] == 19) { + dfs->pw_long_lower_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pw_long_lower_th = %d\n", + dfs->pw_long_lower_th); + } else if (argv[0] == 20) { + dfs->pri_long_upper_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_long_upper_th = %d\n", + dfs->pri_long_upper_th); + } else if (argv[0] == 21) { + dfs->pw_long_sum_upper_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pw_long_sum_upper_th = %d\n", + dfs->pw_long_sum_upper_th); + } else if (argv[0] == 22) { + dfs->pw_std_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pw_std_th = %d\n", + dfs->pw_std_th); + } else if (argv[0] == 23) { + dfs->pw_std_idle_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pw_std_idle_th = %d\n", + dfs->pw_std_idle_th); + } else if (argv[0] == 24) { + dfs->pri_std_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_std_th = %d\n", + dfs->pri_std_th); + } else if (argv[0] == 25) { + dfs->pri_std_idle_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "pri_std_idle_th = %d\n", + dfs->pri_std_idle_th); + } else if (argv[0] == 26) { + dfs->type4_pw_max_cnt = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "type4_pw_max_cnt = %d\n", + dfs->type4_pw_max_cnt); + } else if (argv[0] == 27) { + dfs->type4_safe_pri_sum_th = (u8)argv[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "type4_safe_pri_sum_th = %d\n", + dfs->type4_safe_pri_sum_th); + } + } + *_used = used; + *_out_len = out_len; +} + +void phydm_dfs_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + u32 used = *_used; + u32 out_len = *_out_len; + u32 argv[10] = {0}; + u8 i, input_idx = 0; + + for (i = 0; i < 7; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &argv[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + dfs->dbg_mode = (boolean)argv[0]; + dfs->sw_trigger_mode = (boolean)argv[1]; + dfs->force_TP_mode = (boolean)argv[2]; + dfs->det_print = (boolean)argv[3]; + dfs->det_print2 = (boolean)argv[4]; + dfs->print_hist_rpt = (boolean)argv[5]; + dfs->hist_cond_on = (boolean)argv[6]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "dbg_mode: %d, sw_trigger_mode: %d, force_TP_mode: %d, det_print: %d,det_print2: %d, print_hist_rpt: %d, hist_cond_on: %d\n", + dfs->dbg_mode, dfs->sw_trigger_mode, dfs->force_TP_mode, + dfs->det_print, dfs->det_print2, dfs->print_hist_rpt, + dfs->hist_cond_on); +} + +u8 phydm_dfs_polling_time(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _DFS_STATISTICS *dfs = &dm->dfs; + + if (dm->support_ic_type & (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8821C)) + dfs->dfs_polling_time = 40; + else + dfs->dfs_polling_time = 100; + + return dfs->dfs_polling_time; +} + +#endif /* @defined(CONFIG_PHYDM_DFS_MASTER) */ + +boolean +phydm_is_dfs_band(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (((*dm->channel >= 52) && (*dm->channel <= 64)) || + ((*dm->channel >= 100) && (*dm->channel <= 144))) + return true; + else + return false; +} + +boolean +phydm_dfs_master_enabled(void *dm_void) +{ +#ifdef CONFIG_PHYDM_DFS_MASTER + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean ret_val = false; + + if (dm->dfs_master_enabled) /*pointer protection*/ + ret_val = *dm->dfs_master_enabled ? true : false; + + return ret_val; +#else + return false; +#endif +} + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_dfs_ap_reset_radar_detect_counter_and_flag(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /* @Clear Radar Counter and Radar flag */ + odm_set_bb_reg(dm, R_0xa40, BIT(15), 0); + odm_set_bb_reg(dm, R_0xa40, BIT(15), 1); + + /* RT_TRACE(COMP_DFS, DBG_LOUD, ("[DFS], After reset radar counter, 0xcf8 = 0x%x, 0xcf4 = 0x%x\n", */ + /* PHY_QueryBBReg(Adapter, 0xcf8, bMaskDWord), */ + /* PHY_QueryBBReg(Adapter, 0xcf4, bMaskDWord))); */ +} +#endif +#endif diff --git a/hal/phydm/phydm_dfs.h b/hal/phydm/phydm_dfs.h new file mode 100644 index 0000000..fabc640 --- /dev/null +++ b/hal/phydm/phydm_dfs.h @@ -0,0 +1,191 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_DFS_H__ +#define __PHYDM_DFS_H__ + +#define DFS_VERSION "1.1" + +/*@ + * ============================================================ + * Definition + * ============================================================ + */ + +/*@ + * ============================================================ + * 1 structure + * ============================================================ + */ + +struct _DFS_STATISTICS { + u8 mask_idx; + u8 igi_cur; + u8 igi_pre; + u8 st_l2h_cur; + u16 fa_count_pre; + u16 fa_inc_hist[5]; + u16 short_pulse_cnt_pre; + u16 long_pulse_cnt_pre; + u8 pwdb_th; + u8 pwdb_th_cur; + u8 pwdb_scalar_factor; + u8 peak_th; + u8 short_pulse_cnt_th; + u8 long_pulse_cnt_th; + u8 peak_window; + u8 three_peak_opt; + u8 three_peak_th2; + u8 fa_mask_th; + u8 st_l2h_max; + u8 st_l2h_min; + u8 dfs_polling_time; + u8 mask_hist_checked : 3; + boolean pulse_flag_hist[5]; + boolean pulse_type_hist[5]; + boolean radar_det_mask_hist[5]; + boolean idle_mode; + boolean force_TP_mode; + boolean dbg_mode; + boolean sw_trigger_mode; + boolean det_print; + boolean det_print2; + boolean radar_type; + boolean print_hist_rpt; + boolean hist_cond_on; + /*@dfs histogram*/ + boolean pri_cond1; + boolean pri_cond2; + boolean pri_cond3; + boolean pri_cond4; + boolean pri_cond5; + boolean pw_cond1; + boolean pw_cond2; + boolean pw_cond3; + boolean pri_type3_4_cond1; /*@for ETSI*/ + boolean pri_type3_4_cond2; /*@for ETSI*/ + boolean pw_long_cond1; /*@for long radar*/ + boolean pw_long_cond2; /*@for long radar*/ + boolean pri_long_cond1; /*@for long radar*/ + boolean pw_flag; + boolean pri_flag; + boolean pri_type3_4_flag; /*@for ETSI*/ + boolean long_radar_flag; + u8 pri_hold_sum[6]; + u8 pw_hold_sum[6]; + u8 pri_long_hold_sum[6]; + u8 pw_long_hold_sum[6]; + u8 hist_idx; + u8 hist_long_idx; + u8 pw_hold[4][6]; + u8 pri_hold[4][6]; + u8 pw_std; /*@The std(var) of reasonable num of pw group*/ + u8 pri_std;/*@The std(var) of reasonable num of pri group*/ + /*@dfs histogram threshold*/ + u8 pri_hist_th : 3; + u8 pri_sum_g1_th : 4; + u8 pri_sum_g5_th : 4; + u8 pri_sum_g1_fcc_th : 3; + u8 pri_sum_g3_fcc_th : 3; + u8 pri_sum_safe_fcc_th : 7; + u8 pri_sum_type4_th : 5; + u8 pri_sum_type6_th : 5; + u8 pri_sum_safe_th : 6; + u8 pri_sum_g5_under_g1_th : 3; + u8 pri_pw_diff_th : 3; + u8 pri_pw_diff_fcc_th : 4; + u8 pri_pw_diff_fcc_idle_th : 2; + u8 pri_pw_diff_w53_th : 4; + u8 pri_type1_low_fcc_th : 7; + u8 pri_type1_upp_fcc_th : 7; + u8 pri_type1_cen_fcc_th : 7; + u8 pw_g0_th : 4; + u8 pw_long_lower_20m_th : 4; + u8 pw_long_lower_th : 3; + u8 pri_long_upper_th : 6; + u8 pw_long_sum_upper_th : 7; + u8 pw_std_th : 4; + u8 pw_std_idle_th : 4; + u8 pri_std_th : 4; + u8 pri_std_idle_th : 4; + u8 type4_pw_max_cnt : 4; + u8 type4_safe_pri_sum_th : 3; +}; + +/*@ + * ============================================================ + * enumeration + * ============================================================ + */ + +enum phydm_dfs_region_domain { + PHYDM_DFS_DOMAIN_UNKNOWN = 0, + PHYDM_DFS_DOMAIN_FCC = 1, + PHYDM_DFS_DOMAIN_MKK = 2, + PHYDM_DFS_DOMAIN_ETSI = 3, +}; + +/*@ + * ============================================================ + * function prototype + * ============================================================ + */ +#if defined(CONFIG_PHYDM_DFS_MASTER) +void phydm_radar_detect_reset(void *dm_void); +void phydm_radar_detect_disable(void *dm_void); +void phydm_radar_detect_enable(void *dm_void); +boolean phydm_radar_detect(void *dm_void); +void phydm_dfs_histogram_radar_distinguish(void *dm_void); +boolean phydm_dfs_hist_log(void *dm_void, u8 index); +void phydm_dfs_parameter_init(void *dm_void); +void phydm_dfs_hist_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +void phydm_dfs_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +u8 phydm_dfs_polling_time(void *dm_void); +#endif /* @defined(CONFIG_PHYDM_DFS_MASTER) */ + +boolean +phydm_dfs_is_meteorology_channel(void *dm_void); + +void +phydm_dfs_segment_distinguish(void *dm_void, enum rf_syn syn_path); + +void +phydm_dfs_segment_flag_reset(void *dm_void); + +boolean +phydm_is_dfs_band(void *dm_void); + +boolean +phydm_dfs_master_enabled(void *dm_void); + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_dfs_ap_reset_radar_detect_counter_and_flag(void *dm_void); +#endif +#endif + +#endif /*@#ifndef __PHYDM_DFS_H__ */ diff --git a/hal/phydm/phydm_dig.c b/hal/phydm/phydm_dig.c new file mode 100644 index 0000000..cb654c6 --- /dev/null +++ b/hal/phydm/phydm_dig.c @@ -0,0 +1,3516 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + * ************************************************************ + */ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef CFG_DIG_DAMPING_CHK +void phydm_dig_recorder_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_dig_recorder_strcut *dig_rc = &dig_t->dig_recorder_t; + + PHYDM_DBG(dm, DBG_DIG, "%s ======>\n", __func__); + + odm_memory_set(dm, &dig_rc->igi_bitmap, 0, + sizeof(struct phydm_dig_recorder_strcut)); +} + +void phydm_dig_recorder(void *dm_void, u8 igi_curr, + u32 fa_cnt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_dig_recorder_strcut *dig_rc = &dig_t->dig_recorder_t; + u8 igi_pre = dig_rc->igi_history[0]; + u8 igi_up = 0; + + if (!dm->is_linked) + return; + + PHYDM_DBG(dm, DBG_DIG, "%s ======>\n", __func__); + + if (dm->first_connect) { + phydm_dig_recorder_reset(dm); + dig_rc->igi_history[0] = igi_curr; + dig_rc->fa_history[0] = fa_cnt; + return; + } + + if (igi_curr % 2) + igi_curr--; + + igi_pre = dig_rc->igi_history[0]; + igi_up = (igi_curr > igi_pre) ? 1 : 0; + dig_rc->igi_bitmap = ((dig_rc->igi_bitmap << 1) & 0xfe) | igi_up; + + dig_rc->igi_history[3] = dig_rc->igi_history[2]; + dig_rc->igi_history[2] = dig_rc->igi_history[1]; + dig_rc->igi_history[1] = dig_rc->igi_history[0]; + dig_rc->igi_history[0] = igi_curr; + + dig_rc->fa_history[3] = dig_rc->fa_history[2]; + dig_rc->fa_history[2] = dig_rc->fa_history[1]; + dig_rc->fa_history[1] = dig_rc->fa_history[0]; + dig_rc->fa_history[0] = fa_cnt; + + PHYDM_DBG(dm, DBG_DIG, "igi_history[3:0] = {0x%x, 0x%x, 0x%x, 0x%x}\n", + dig_rc->igi_history[3], dig_rc->igi_history[2], + dig_rc->igi_history[1], dig_rc->igi_history[0]); + PHYDM_DBG(dm, DBG_DIG, "fa_history[3:0] = {%d, %d, %d, %d}\n", + dig_rc->fa_history[3], dig_rc->fa_history[2], + dig_rc->fa_history[1], dig_rc->fa_history[0]); + PHYDM_DBG(dm, DBG_DIG, "igi_bitmap = {%d, %d, %d, %d} = 0x%x\n", + (u8)((dig_rc->igi_bitmap & BIT(3)) >> 3), + (u8)((dig_rc->igi_bitmap & BIT(2)) >> 2), + (u8)((dig_rc->igi_bitmap & BIT(1)) >> 1), + (u8)(dig_rc->igi_bitmap & BIT(0)), + dig_rc->igi_bitmap); +} + +void phydm_dig_damping_chk(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_dig_recorder_strcut *dig_rc = &dig_t->dig_recorder_t; + u8 igi_bitmap_4bit = dig_rc->igi_bitmap & 0xf; + u8 diff1 = 0, diff2 = 0; + u32 fa_low_th = dig_t->fa_th[0]; + u32 fa_high_th = dig_t->fa_th[1]; + u32 fa_high_th2 = dig_t->fa_th[2]; + u8 fa_pattern_match = 0; + u32 time_tmp = 0; + + if (!dm->is_linked) + return; + + PHYDM_DBG(dm, DBG_DIG, "%s ======>\n", __func__); + + /*@== Release Damping ================================================*/ + if (dig_rc->damping_limit_en) { + PHYDM_DBG(dm, DBG_DIG, + "[Damping Limit!] limit_time=%d, phydm_sys_up_time=%d\n", + dig_rc->limit_time, dm->phydm_sys_up_time); + + time_tmp = dig_rc->limit_time + DIG_LIMIT_PERIOD; + + if (DIFF_2(dm->rssi_min, dig_rc->limit_rssi) > 3 || + time_tmp < dm->phydm_sys_up_time) { + dig_rc->damping_limit_en = 0; + PHYDM_DBG(dm, DBG_DIG, "rssi_min=%d, limit_rssi=%d\n", + dm->rssi_min, dig_rc->limit_rssi); + } + return; + } + + /*@== Damping Pattern Check===========================================*/ + PHYDM_DBG(dm, DBG_DIG, "fa_th{H, L}= {%d,%d}\n", fa_high_th, fa_low_th); + + switch (igi_bitmap_4bit) { + case 0x5: + /*@ 4b'0101 + * IGI:[3]down(0x24)->[2]up(0x26)->[1]down(0x24)->[0]up(0x26)->[new](Lock @ 0x26) + * FA: [3] >high1 ->[2] [1] >high1 ->[0] [new] [2]up(0x28)->[1]down(0x24)->[0]up(0x28)->[new](Lock @ 0x28) + * FA: [3] >high2 ->[2] [1] >high2 ->[0] [new] igi_history[0] > dig_rc->igi_history[1]) + diff1 = dig_rc->igi_history[0] - dig_rc->igi_history[1]; + + if (dig_rc->igi_history[2] > dig_rc->igi_history[3]) + diff2 = dig_rc->igi_history[2] - dig_rc->igi_history[3]; + + if (dig_rc->fa_history[0] < fa_low_th && + dig_rc->fa_history[1] > fa_high_th && + dig_rc->fa_history[2] < fa_low_th && + dig_rc->fa_history[3] > fa_high_th) { + /*@Check each fa element*/ + fa_pattern_match = 1; + } + break; + case 0x9: + /*@ 4b'1001 + * IGI:[3]up(0x28)->[2]down(0x26)->[1]down(0x24)->[0]up(0x28)->[new](Lock @ 0x28) + * FA: [3] [2] [1] >high2 ->[0] [new] igi_history[0] > dig_rc->igi_history[1]) + diff1 = dig_rc->igi_history[0] - dig_rc->igi_history[1]; + + if (dig_rc->igi_history[2] < dig_rc->igi_history[3]) + diff2 = dig_rc->igi_history[3] - dig_rc->igi_history[2]; + + if (dig_rc->fa_history[0] < fa_low_th && + dig_rc->fa_history[1] > fa_high_th2 && + dig_rc->fa_history[2] < fa_low_th && + dig_rc->fa_history[3] < fa_low_th) { + /*@Check each fa element*/ + fa_pattern_match = 1; + } + break; + default: + break; + } + + if (diff1 >= 2 && diff2 >= 2 && fa_pattern_match) { + dig_rc->damping_limit_en = 1; + dig_rc->damping_limit_val = dig_rc->igi_history[0]; + dig_rc->limit_time = dm->phydm_sys_up_time; + dig_rc->limit_rssi = dm->rssi_min; + + PHYDM_DBG(dm, DBG_DIG, + "[Start damping_limit!] IGI_dyn_min=0x%x, limit_time=%d, limit_rssi=%d\n", + dig_rc->damping_limit_val, + dig_rc->limit_time, dig_rc->limit_rssi); + } + + PHYDM_DBG(dm, DBG_DIG, "damping_limit=%d\n", dig_rc->damping_limit_en); +} +#endif + +void phydm_fa_threshold_check(void *dm_void, boolean is_dfs_band) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + if (dig_t->is_dbg_fa_th) { + PHYDM_DBG(dm, DBG_DIG, "Manual Fix FA_th\n"); + } else if (dm->is_linked) { + if (dm->rssi_min < 20) { /*@[PHYDM-252]*/ + dig_t->fa_th[0] = 500; + dig_t->fa_th[1] = 750; + dig_t->fa_th[2] = 1000; + } else if (((dm->rx_tp >> 2) > dm->tx_tp) && /*Test RX TP*/ + (dm->rx_tp < 10) && (dm->rx_tp > 1)) { /*TP=1~10Mb*/ + dig_t->fa_th[0] = 125; + dig_t->fa_th[1] = 250; + dig_t->fa_th[2] = 500; + } else { + dig_t->fa_th[0] = 250; + dig_t->fa_th[1] = 500; + dig_t->fa_th[2] = 750; + } + } else { + if (is_dfs_band) { /* @For DFS band and no link */ + + dig_t->fa_th[0] = 250; + dig_t->fa_th[1] = 1000; + dig_t->fa_th[2] = 2000; + } else { + dig_t->fa_th[0] = 2000; + dig_t->fa_th[1] = 4000; + dig_t->fa_th[2] = 5000; + } + } + + PHYDM_DBG(dm, DBG_DIG, "FA_th={%d,%d,%d}\n", dig_t->fa_th[0], + dig_t->fa_th[1], dig_t->fa_th[2]); +} + +void phydm_set_big_jump_step(void *dm_void, u8 curr_igi) +{ +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u8 step1[8] = {24, 30, 40, 50, 60, 70, 80, 90}; + u8 big_jump_lmt = dig_t->big_jump_lmt[dig_t->agc_table_idx]; + u8 i; + + if (dig_t->enable_adjust_big_jump == 0) + return; + + for (i = 0; i <= dig_t->big_jump_step1; i++) { + if ((curr_igi + step1[i]) > big_jump_lmt) { + if (i != 0) + i = i - 1; + break; + } else if (i == dig_t->big_jump_step1) { + break; + } + } + if (dm->support_ic_type & ODM_RTL8822B) + odm_set_bb_reg(dm, R_0x8c8, 0xe, i); + else if (dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) + odm_set_bb_reg(dm, ODM_REG_BB_AGC_SET_2_11N, 0xe, i); + + PHYDM_DBG(dm, DBG_DIG, "Bigjump = %d (ori = 0x%x), LMT=0x%x\n", i, + dig_t->big_jump_step1, big_jump_lmt); +#endif +} + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_write_dig_reg_jgr3(void *dm_void, u8 igi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + PHYDM_DBG(dm, DBG_DIG, "%s===>\n", __func__); + + /* Set IGI value */ + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return; + + odm_set_bb_reg(dm, R_0x1d70, ODM_BIT_IGI_11AC, igi); + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) + odm_set_bb_reg(dm, R_0x1d70, ODM_BIT_IGI_B_11AC3, igi); + #endif + + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + odm_set_bb_reg(dm, R_0x1d70, ODM_BIT_IGI_C_11AC3, igi); + odm_set_bb_reg(dm, R_0x1d70, ODM_BIT_IGI_D_11AC3, igi); + } + #endif +} + +u8 phydm_get_igi_reg_val_jgr3(void *dm_void, enum bb_path path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 val = 0; + + PHYDM_DBG(dm, DBG_DIG, "%s===>\n", __func__); + + /* Set IGI value */ + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return (u8)val; + + if (path == BB_PATH_A) + val = odm_get_bb_reg(dm, R_0x1d70, ODM_BIT_IGI_11AC); +#if (defined(PHYDM_COMPILE_ABOVE_2SS)) + else if (path == BB_PATH_B) + val = odm_get_bb_reg(dm, R_0x1d70, ODM_BIT_IGI_B_11AC3); +#endif + +#if (defined(PHYDM_COMPILE_ABOVE_3SS)) + else if (path == BB_PATH_C) + val = odm_get_bb_reg(dm, R_0x1d70, ODM_BIT_IGI_C_11AC3); +#endif + +#if (defined(PHYDM_COMPILE_ABOVE_4SS)) + else if (path == BB_PATH_D) + val = odm_get_bb_reg(dm, R_0x1d70, ODM_BIT_IGI_D_11AC3); +#endif + return (u8)val; +} + +void phydm_fa_cnt_statistics_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + u32 ret_value = 0; + u32 cck_enable = 0; + + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return; + + ret_value = odm_get_bb_reg(dm, R_0x2d20, MASKDWORD); + fa_t->cnt_fast_fsync = ret_value & 0xffff; + fa_t->cnt_sb_search_fail = (ret_value & 0xffff0000) >> 16; + + ret_value = odm_get_bb_reg(dm, R_0x2d04, MASKDWORD); + fa_t->cnt_parity_fail = (ret_value & 0xffff0000) >> 16; + + ret_value = odm_get_bb_reg(dm, R_0x2d08, MASKDWORD); + fa_t->cnt_rate_illegal = ret_value & 0xffff; + fa_t->cnt_crc8_fail = (ret_value & 0xffff0000) >> 16; + + ret_value = odm_get_bb_reg(dm, R_0x2d10, MASKDWORD); + fa_t->cnt_mcs_fail = ret_value & 0xffff; + + /* read CCK CRC32 counter */ + if (dm->support_ic_type & ODM_RTL8723F) + ret_value = odm_get_bb_reg(dm, R_0x2aac, MASKDWORD); + else + ret_value = odm_get_bb_reg(dm, R_0x2c04, MASKDWORD); + fa_t->cnt_cck_crc32_ok = ret_value & 0xffff; + fa_t->cnt_cck_crc32_error = (ret_value & 0xffff0000) >> 16; + + /* read OFDM CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0x2c14, MASKDWORD); + fa_t->cnt_ofdm_crc32_ok = ret_value & 0xffff; + fa_t->cnt_ofdm_crc32_error = (ret_value & 0xffff0000) >> 16; + + /* read OFDM2 CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0x2c1c, MASKDWORD); + fa_t->cnt_ofdm2_crc32_ok = ret_value & 0xffff; + fa_t->cnt_ofdm2_crc32_error = (ret_value & 0xffff0000) >> 16; + + /* read HT CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0x2c10, MASKDWORD); + fa_t->cnt_ht_crc32_ok = ret_value & 0xffff; + fa_t->cnt_ht_crc32_error = (ret_value & 0xffff0000) >> 16; + + /* read HT2 CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0x2c18, MASKDWORD); + fa_t->cnt_ht2_crc32_ok = ret_value & 0xffff; + fa_t->cnt_ht2_crc32_error = (ret_value & 0xffff0000) >> 16; + + /*for VHT part */ + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8814B)) { + /*read VHT CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0x2c0c, MASKDWORD); + fa_t->cnt_vht_crc32_ok = ret_value & 0xffff; + fa_t->cnt_vht_crc32_error = (ret_value & 0xffff0000) >> 16; + + /*read VHT2 CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0x2c54, MASKDWORD); + fa_t->cnt_vht2_crc32_ok = ret_value & 0xffff; + fa_t->cnt_vht2_crc32_error = (ret_value & 0xffff0000) >> 16; + + ret_value = odm_get_bb_reg(dm, R_0x2d10, MASKDWORD); + fa_t->cnt_mcs_fail_vht = (ret_value & 0xffff0000) >> 16; + + ret_value = odm_get_bb_reg(dm, R_0x2d0c, MASKDWORD); + fa_t->cnt_crc8_fail_vhta = ret_value & 0xffff; + fa_t->cnt_crc8_fail_vhtb = (ret_value & 0xffff0000) >> 16; + } else { + fa_t->cnt_vht_crc32_error = 0; + fa_t->cnt_vht_crc32_ok = 0; + fa_t->cnt_vht2_crc32_error = 0; + fa_t->cnt_vht2_crc32_ok = 0; + fa_t->cnt_mcs_fail_vht = 0; + fa_t->cnt_crc8_fail_vhta = 0; + fa_t->cnt_crc8_fail_vhtb = 0; + } + + /* @calculate OFDM FA counter instead of reading brk_cnt*/ + fa_t->cnt_ofdm_fail = fa_t->cnt_parity_fail + fa_t->cnt_rate_illegal + + fa_t->cnt_crc8_fail + fa_t->cnt_mcs_fail + + fa_t->cnt_fast_fsync + fa_t->cnt_sb_search_fail + + fa_t->cnt_mcs_fail_vht + fa_t->cnt_crc8_fail_vhta; + + /* Read CCK FA counter */ + if (dm->support_ic_type & ODM_RTL8723F){ + ret_value= odm_get_bb_reg(dm, R_0x2aa8, MASKLWORD); + fa_t->cnt_cck_fail=(ret_value&0xffff)+((ret_value&0xffff0000)>>16); + } + else + fa_t->cnt_cck_fail = odm_get_bb_reg(dm, R_0x1a5c, MASKLWORD); + + /* read CCK/OFDM CCA counter */ + ret_value = odm_get_bb_reg(dm, R_0x2c08, MASKDWORD); + fa_t->cnt_ofdm_cca = ((ret_value & 0xffff0000) >> 16); + if (dm->support_ic_type & ODM_RTL8723F) + ret_value = odm_get_bb_reg(dm, R_0x2aa0, MASKDWORD); + fa_t->cnt_cck_cca = ret_value & 0xffff; + + /* @CCK RxIQ weighting = 1 => 0x1a14[9:8]=0x0 */ + if (dm->support_ic_type & ODM_RTL8723F) + cck_enable = odm_get_bb_reg(dm, R_0x2a24, BIT(13)); + else + cck_enable = odm_get_bb_reg(dm, R_0x1a14, 0x300); + + if (cck_enable == 0x0) { /* @if(*dm->band_type == ODM_BAND_2_4G) */ + fa_t->cnt_all = fa_t->cnt_ofdm_fail + fa_t->cnt_cck_fail; + fa_t->cnt_cca_all = fa_t->cnt_cck_cca + fa_t->cnt_ofdm_cca; + } else { + fa_t->cnt_all = fa_t->cnt_ofdm_fail; + fa_t->cnt_cca_all = fa_t->cnt_ofdm_cca; + } +} + +#endif + +void phydm_write_dig_reg_c50(void *dm_void, u8 igi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_DIG, "%s===>\n", __func__); + + odm_set_bb_reg(dm, ODM_REG(IGI_A, dm), ODM_BIT(IGI, dm), igi); + + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_2SS) + odm_set_bb_reg(dm, ODM_REG(IGI_B, dm), ODM_BIT(IGI, dm), igi); + #endif + + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + if (dm->support_ic_type & PHYDM_IC_ABOVE_4SS) { + odm_set_bb_reg(dm, ODM_REG(IGI_C, dm), ODM_BIT(IGI, dm), igi); + odm_set_bb_reg(dm, ODM_REG(IGI_D, dm), ODM_BIT(IGI, dm), igi); + } + #endif +} + +void phydm_write_dig_reg(void *dm_void, u8 igi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u8 rf_gain = 0; + + PHYDM_DBG(dm, DBG_DIG, "%s===>\n", __func__); + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_write_dig_reg_jgr3(dm, igi); + else + #endif + phydm_write_dig_reg_c50(dm, igi); + + #if (RTL8721D_SUPPORT) + if (dm->invalid_mode) { + if (igi <= 0x10) + rf_gain = 0xfa; + else if (igi <= 0x40) + rf_gain = 0xe3 + 0x20 - (igi >> 1); + else if (igi <= 0x50) + rf_gain = 0xcb - (igi >> 1); + else if (igi <= 0x5e) + rf_gain = 0x92 - (igi >> 1); + else if (igi <= 0x64) + rf_gain = 0x74 - (igi >> 1); + else + rf_gain = (0x3d > (igi >> 1)) ? (0x3d - (igi >> 1)) : 0; + odm_set_bb_reg(dm, R_0x850, 0x1fe0, rf_gain); + } + #endif + + if (igi == dig_t->cur_ig_value) + dig_t->igi_trend = DIG_STABLE; + else if (igi > dig_t->cur_ig_value) + dig_t->igi_trend = DIG_INCREASING; + else + dig_t->igi_trend = DIG_DECREASING; + + PHYDM_DBG(dm, DBG_DIG, "Update IGI:0x%x -> 0x%x\n", + dig_t->cur_ig_value, igi); + + dig_t->cur_ig_value = igi; +} + +void odm_write_dig(void *dm_void, u8 new_igi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_adaptivity_struct *adaptivity = &dm->adaptivity; + + PHYDM_DBG(dm, DBG_DIG, "%s===>\n", __func__); + + /* @1 Check IGI by upper bound */ + if (adaptivity->igi_lmt_en && + new_igi > adaptivity->adapt_igi_up && dm->is_linked) { + new_igi = adaptivity->adapt_igi_up; + + PHYDM_DBG(dm, DBG_DIG, "Force Adaptivity Up-bound=((0x%x))\n", + new_igi); + } + + #if (RTL8192F_SUPPORT) + if ((dm->support_ic_type & ODM_RTL8192F) && + dm->cut_version == ODM_CUT_A && + new_igi > 0x38) { + new_igi = 0x38; + PHYDM_DBG(dm, DBG_DIG, + "Force 92F Adaptivity Up-bound=((0x%x))\n", new_igi); + } + #endif + + if (dig_t->cur_ig_value != new_igi) { + #if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT) + /* @Modify big jump step for 8822B and 8197F */ + if (dm->support_ic_type & + (ODM_RTL8822B | ODM_RTL8197F | ODM_RTL8192F)) + phydm_set_big_jump_step(dm, new_igi); + #endif + + #if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT) + /* Set IGI value of CCK for new CCK AGC */ + if (dm->cck_new_agc && + (dm->support_ic_type & PHYSTS_2ND_TYPE_IC)) + odm_set_bb_reg(dm, R_0xa0c, 0x3f00, (new_igi >> 1)); + #endif + + /*@Add by YuChen for USB IO too slow issue*/ + if (!(dm->support_ic_type & ODM_IC_PWDB_EDCCA)) { + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE && + new_igi < dig_t->cur_ig_value) { + dig_t->cur_ig_value = new_igi; + phydm_adaptivity(dm); + } + } else { + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE && + new_igi > dig_t->cur_ig_value) { + dig_t->cur_ig_value = new_igi; + phydm_adaptivity(dm); + } + } + phydm_write_dig_reg(dm, new_igi); + } else { + dig_t->igi_trend = DIG_STABLE; + } + + PHYDM_DBG(dm, DBG_DIG, "[%s]New_igi=((0x%x))\n\n", + ((dig_t->igi_trend == DIG_STABLE) ? "=" : + ((dig_t->igi_trend == DIG_INCREASING) ? "+" : "-")), + new_igi); +} + +u8 phydm_get_igi_reg_val(void *dm_void, enum bb_path path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 val = 0; + u32 bit_map = ODM_BIT(IGI, dm); + + switch (path) { + case BB_PATH_A: + val = odm_get_bb_reg(dm, ODM_REG(IGI_A, dm), bit_map); + break; + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + case BB_PATH_B: + val = odm_get_bb_reg(dm, ODM_REG(IGI_B, dm), bit_map); + break; + #endif + + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + case BB_PATH_C: + val = odm_get_bb_reg(dm, ODM_REG(IGI_C, dm), bit_map); + break; + #endif + + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + case BB_PATH_D: + val = odm_get_bb_reg(dm, ODM_REG(IGI_D, dm), bit_map); + break; + #endif + + default: + break; + } + + return (u8)val; +} + +u8 phydm_get_igi(void *dm_void, enum bb_path path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 val = 0; + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + val = phydm_get_igi_reg_val_jgr3(dm, path); + else + #endif + val = phydm_get_igi_reg_val(dm, path); + + return val; +} + +void phydm_set_dig_val(void *dm_void, u32 *val_buf, u8 val_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (val_len != 1) { + PHYDM_DBG(dm, ODM_COMP_API, "[Error][DIG]Need val_len=1\n"); + return; + } + + odm_write_dig(dm, (u8)(*val_buf)); +} + +void odm_pause_dig(void *dm_void, enum phydm_pause_type type, + enum phydm_pause_level lv, u8 igi_input) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rpt = false; + u32 igi = (u32)igi_input; + + PHYDM_DBG(dm, DBG_DIG, "[%s]type=%d, LV=%d, igi=0x%x\n", __func__, type, + lv, igi); + + switch (type) { + case PHYDM_PAUSE: + case PHYDM_PAUSE_NO_SET: { + rpt = phydm_pause_func(dm, F00_DIG, PHYDM_PAUSE, lv, 1, &igi); + break; + } + + case PHYDM_RESUME: { + rpt = phydm_pause_func(dm, F00_DIG, PHYDM_RESUME, lv, 1, &igi); + break; + } + default: + PHYDM_DBG(dm, DBG_DIG, "Wrong type\n"); + break; + } + + PHYDM_DBG(dm, DBG_DIG, "DIG pause_result=%d\n", rpt); +} + +boolean +phydm_dig_abort(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; +#endif + + /* support_ability */ + if ((!(dm->support_ability & ODM_BB_FA_CNT)) || + (!(dm->support_ability & ODM_BB_DIG))) { + PHYDM_DBG(dm, DBG_DIG, "[DIG] Not Support\n"); + return true; + } + + if (dm->pause_ability & ODM_BB_DIG) { + PHYDM_DBG(dm, DBG_DIG, "Return: Pause DIG in LV=%d\n", + dm->pause_lv_table.lv_dig); + return true; + } + + if (*dm->is_scan_in_process) { + PHYDM_DBG(dm, DBG_DIG, "Return: Scan in process\n"); + return true; + } + + if (dm->dm_dig_table.fw_dig_enable) { + PHYDM_DBG(dm, DBG_DIG, "Return: FW DIG enable\n"); + return true; + } + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if OS_WIN_FROM_WIN7(OS_VERSION) + if (IsAPModeExist(adapter) && ((PADAPTER)(adapter))->bInHctTest) { + PHYDM_DBG(dm, DBG_DIG, " Return: Is AP mode or In HCT Test\n"); + return true; + } +#endif +#endif + + return false; +} + +#ifdef PHYDM_HW_IGI +#ifdef BB_RAM_SUPPORT +void phydm_rd_hwigi_pre_setting(void *dm_void, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u8 igi_ofst = 0x0; + u32 t1, t2, t3 = 0x0; + + igi_ofst = (u8)odm_get_bb_reg(dm, R_0x1e80, MASKBYTE0); + t1 = odm_get_bb_reg(dm, R_0x1e80, MASKBYTE1) * 400; + t2 = odm_get_bb_reg(dm, R_0x1e80, MASKBYTE2) * 400; + t3 = odm_get_bb_reg(dm, R_0x1e80, MASKBYTE3) * 400; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "igi_offset:0x%x, t1:%d(ns), t2:%d(ns), t3:%d(ns)\n", + igi_ofst, t1, t2, t3); +} + +void phydm_set_hwigi_pre_setting(void *dm_void, u8 igi_ofst, u8 t1, u8 t2, + u8 t3) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg_0x1e80 = 0; + + reg_0x1e80 = igi_ofst + (t1 << 8) + (t2 << 16) + (t3 << 24); + odm_set_bb_reg(dm, R_0x1e80, MASKDWORD, reg_0x1e80); +} + +void phydm_rd_hwigi_table(void *dm_void, u8 macid, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + boolean hwigi_en = false; + u8 hwigi = 0x0; + u8 hwigi_rx_offset = 0x0; + u32 reg_0x1e84 = 0x0; + + reg_0x1e84 |= (macid & 0x3f) << 24; /*macid*/ + reg_0x1e84 |= BIT(31); /*read_en*/ + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, reg_0x1e84); + + hwigi_en = (boolean)odm_get_bb_reg(dm, R_0x2de8, BIT(15)); + hwigi = (u8)odm_get_bb_reg(dm, R_0x2de8, 0x7f00); + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x0); /* disable rd/wt*/ + + PDM_SNPF(out_len, used, output + used, out_len - used, + "(macid:%d) hwigi_en:%d, hwigi:0x%x\n", macid, hwigi_en, + hwigi); + + *_used = used; + *_out_len = out_len; +} + +void phydm_wt_hwigi_table(void *dm_void, u8 macid, boolean hwigi_en, u8 hwigi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bb_ram_per_sta *dm_ram_per_sta = NULL; + u32 reg_0x1e84 = 0; + + if (macid > 63) + macid = 63; + + dm_ram_per_sta = &dm->p_bb_ram_ctrl.pram_sta_ctrl[macid]; + dm_ram_per_sta->hw_igi_en = hwigi_en; + dm_ram_per_sta->hw_igi = hwigi; + + reg_0x1e84 = (dm_ram_per_sta->tx_pwr_offset0_en << 15) + + ((dm_ram_per_sta->tx_pwr_offset0 & 0x7f) << 8) + + (dm_ram_per_sta->tx_pwr_offset1_en << 23) + + ((dm_ram_per_sta->tx_pwr_offset1 & 0x7f) << 16); + + reg_0x1e84 |= (hwigi_en << 7) + (hwigi & 0x7f); + reg_0x1e84 |= (macid & 0x3f) << 24;/*macid*/ + reg_0x1e84 |= BIT(30); /*write_en*/ + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, reg_0x1e84); + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x80000000); /*read_en*/ + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x0); /*disable rd/wt*/ +} + +void phydm_rst_hwigi(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bb_ram_per_sta *dm_ram_per_sta = NULL; + u32 reg_0x1e84 = 0; + u8 i = 0; + + PHYDM_DBG(dm, DBG_DIG, "reset hwigi!\n"); + + for (i = 0; i < 64; i++) { + dm_ram_per_sta = &dm->p_bb_ram_ctrl.pram_sta_ctrl[i]; + dm_ram_per_sta->hw_igi_en = false; + dm_ram_per_sta->hw_igi = 0x0; + + reg_0x1e84 = (dm_ram_per_sta->tx_pwr_offset0_en << 15) + + ((dm_ram_per_sta->tx_pwr_offset0 & 0x7f) << 8) + + (dm_ram_per_sta->tx_pwr_offset1_en << 23) + + ((dm_ram_per_sta->tx_pwr_offset1 & 0x7f) << 16); + + reg_0x1e84 |= (i & 0x3f) << 24; + reg_0x1e84 |= BIT(30); + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, reg_0x1e84); + } + + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x80000000); + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x0); +} + +void phydm_hwigi_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bb_ram_ctrl *bb_ctrl = &dm->p_bb_ram_ctrl; + u8 igi_ofst = 0x0; + u8 t1 = 0x0; + u8 t2 = 0x0; + u8 t3 = 0x0; + + t1 = 0x55; /*34 us*/ + t3 = 0x55; /*34 us*/ + + bb_ctrl->hwigi_watchdog_en = false; + phydm_set_hwigi_pre_setting(dm, igi_ofst, t1, t2, t3); +} + +void phydm_hwigi(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = NULL; + struct phydm_bb_ram_per_sta *dm_ram_per_sta = NULL; + struct rssi_info *rssi = NULL; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_bb_ram_ctrl *bb_ctrl = &dm->p_bb_ram_ctrl; + u8 sta_cnt = 0; + u8 i = 0; + u8 hwigi = 0x0; + u8 macid = 0; + u8 macid_cnt = 0; + u64 macid_cur = 0; + u64 macid_diff = 0; + u64 macid_mask = 0; + + if (!(bb_ctrl->hwigi_watchdog_en)) { + return; + } + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + sta = dm->phydm_sta_info[i]; + if (is_sta_active(sta)) { + sta_cnt++; + + if (sta->mac_id > 63) + macid = 63; + else + macid = sta->mac_id; + + dm_ram_per_sta = &bb_ctrl->pram_sta_ctrl[macid]; + rssi = &sta->rssi_stat; + macid_mask = (u64)BIT(sta->mac_id); + bb_ctrl->hwigi_macid_is_linked |= macid_mask; + macid_cur |= macid_mask; + PHYDM_DBG(dm, DBG_DIG, + "STA_id=%d, MACID=%d, RSSI=%d, hwigi_en=%d, hwigi=0x%x\n", + i, sta->mac_id, rssi->rssi, + dm_ram_per_sta->hw_igi_en, + dm_ram_per_sta->hw_igi); + + hwigi = MAX_2((u8)(rssi->rssi + 10), + dig_t->cur_ig_value); + + if (hwigi > DIG_MAX_PERFORMANCE_MODE) + hwigi = DIG_MAX_PERFORMANCE_MODE; + else if (hwigi < DIG_MIN_PERFORMANCE) + hwigi = DIG_MIN_PERFORMANCE; + + if (dm_ram_per_sta->hw_igi == hwigi) { + PHYDM_DBG(dm, DBG_DIG, + "hwigi not change!\n"); + } else { + + PHYDM_DBG(dm, DBG_DIG, + "hwigi update: ((0x%x)) -> ((0x%x))\n", + dm_ram_per_sta->hw_igi, hwigi); + + phydm_wt_hwigi_table(dm, sta->mac_id, true, hwigi); + } + + if (sta_cnt == dm->number_linked_client) + break; + } + } + macid_diff = bb_ctrl->hwigi_macid_is_linked ^ macid_cur; + if (macid_diff) + bb_ctrl->hwigi_macid_is_linked &= ~macid_diff; + while (macid_diff) { + if (macid_diff & 0x1) + phydm_wt_hwigi_table(dm, macid_cnt, false, 0x0); + macid_cnt++; + macid_diff >>= 1; + } +} + +void phydm_hwigi_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bb_ram_ctrl *bb_ctrl = &dm->p_bb_ram_ctrl; + char help[] = "-h"; + u32 used = *_used; + u32 out_len = *_out_len; + u32 var1[7] = {0}; + u8 i = 0; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Disable/Enable watchdog : {0/1}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set hwigi pre-setting: {2} {IGI offset} {T1(after data tx)} {T2(after Rx)} {T3(after rsp tx)}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set hwigi table: {3} {en} {value} {macid}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Read hwigi : {4} {macid(0~63), 255:all}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Reset all hwigi : {5}\n"); + } else { + for (i = 0; i < 7; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + switch (var1[0]) { + case 0: + case 1: + bb_ctrl->hwigi_watchdog_en = (var1[0]) ? true : false; + break; + case 2: + phydm_set_hwigi_pre_setting(dm, (u8)var1[1], + (u8)var1[2], (u8)var1[3], + (u8)var1[4]); + break; + case 3: + phydm_wt_hwigi_table(dm, (u8)var1[3], (boolean)var1[1], + (boolean)var1[2]); + break; + case 4: + phydm_rd_hwigi_pre_setting(dm, &used, output, &out_len); + if ((u8)var1[1] == 0xff) + for (i = 0; i < 64; i++) + phydm_rd_hwigi_table(dm, i, &used, + output, &out_len); + else + phydm_rd_hwigi_table(dm, (u8)var1[1], &used, + output, &out_len); + break; + case 5: + phydm_rst_hwigi(dm); + break; + } + } + *_used = used; + *_out_len = out_len; +} +#endif +#endif + +void phydm_dig_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + struct phydm_fa_struct *false_alm_cnt = &dm->false_alm_cnt; +#endif + u32 ret_value = 0; + u8 i; + + dig_t->dm_dig_max = DIG_MAX_BALANCE_MODE; + dig_t->dm_dig_min = DIG_MIN_PERFORMANCE; + dig_t->dig_max_of_min = DIG_MAX_OF_MIN_BALANCE_MODE; + + dig_t->cur_ig_value = phydm_get_igi(dm, BB_PATH_A); + + dig_t->fa_th[0] = 250; + dig_t->fa_th[1] = 500; + dig_t->fa_th[2] = 750; + dig_t->is_dbg_fa_th = false; + dig_t->igi_dyn_up_hit = false; + dig_t->fw_dig_enable = false; + +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + /* @For RTL8881A */ + false_alm_cnt->cnt_ofdm_fail_pre = 0; +#endif + + dig_t->rx_gain_range_max = DIG_MAX_BALANCE_MODE; + dig_t->rx_gain_range_min = dig_t->cur_ig_value; + +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT) + if (dm->support_ic_type & + (ODM_RTL8822B | ODM_RTL8197F | ODM_RTL8192F)) { + dig_t->enable_adjust_big_jump = 1; + + if (dm->support_ic_type & ODM_RTL8822B) + ret_value = odm_get_bb_reg(dm, R_0x8c8, MASKLWORD); + else if (dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) + ret_value = odm_get_bb_reg(dm, R_0xc74, MASKLWORD); + + dig_t->big_jump_step1 = (u8)(ret_value & 0xe) >> 1; + dig_t->big_jump_step2 = (u8)(ret_value & 0x30) >> 4; + dig_t->big_jump_step3 = (u8)(ret_value & 0xc0) >> 6; + + for (i = 0; i < sizeof(dig_t->big_jump_lmt); i++) { + if (dig_t->big_jump_lmt[i] == 0) + dig_t->big_jump_lmt[i] = 0x64; + /* Set -10dBm as default value */ + } + } +#endif + +#ifdef PHYDM_TDMA_DIG_SUPPORT + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + dm->original_dig_restore = true; + dm->tdma_dig_state_number = DIG_NUM_OF_TDMA_STATES; + dm->tdma_dig_timer_ms = DIG_TIMER_MS; + #endif + dig_t->tdma_force_l_igi = 0xff; + dig_t->tdma_force_h_igi = 0xff; +#endif +#ifdef CFG_DIG_DAMPING_CHK + phydm_dig_recorder_reset(dm); + dig_t->dig_dl_en = 1; +#endif + +#ifdef PHYDM_HW_IGI + phydm_hwigi_init(dm); +#endif +} +void phydm_dig_abs_boundary_decision(struct dm_struct *dm, boolean is_dfs_band) +{ + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_adaptivity_struct *adapt = &dm->adaptivity; + + if (is_dfs_band) { + if (*dm->band_width == CHANNEL_WIDTH_20){ + if (dm->support_ic_type & + (ODM_RTL8814A | ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8822B)){ + if (odm_get_bb_reg(dm, R_0x8d8, BIT(27)) == 1) + dig_t->dm_dig_min = DIG_MIN_DFS + 2; + else + dig_t->dm_dig_min = DIG_MIN_DFS; + } + else + dig_t->dm_dig_min = DIG_MIN_DFS; + } + else + dig_t->dm_dig_min = DIG_MIN_DFS; + + dig_t->dig_max_of_min = DIG_MIN_DFS; + dig_t->dm_dig_max = DIG_MAX_BALANCE_MODE; + } else if (!dm->is_linked) { + dig_t->dm_dig_max = DIG_MAX_COVERAGR; + dig_t->dm_dig_min = DIG_MIN_COVERAGE; + } else { + if (*dm->bb_op_mode == PHYDM_BALANCE_MODE) { + /*service > 2 devices*/ + dig_t->dm_dig_max = DIG_MAX_BALANCE_MODE; + #if (DIG_HW == 1) + dig_t->dig_max_of_min = DIG_MIN_COVERAGE; + #else + dig_t->dig_max_of_min = DIG_MAX_OF_MIN_BALANCE_MODE; + #endif + } else if (*dm->bb_op_mode == PHYDM_PERFORMANCE_MODE) { + /*service 1 devices*/ + if (*dm->edcca_mode == PHYDM_EDCCA_ADAPT_MODE && + dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) + /*dig_max shouldn't be too high because of adaptivity*/ + dig_t->dm_dig_max = + MIN_2((adapt->th_l2h + 40), + DIG_MAX_PERFORMANCE_MODE); + else + dig_t->dm_dig_max = DIG_MAX_PERFORMANCE_MODE; + + dig_t->dig_max_of_min = DIG_MAX_OF_MIN_PERFORMANCE_MODE; + } + + if (dm->support_ic_type & + (ODM_RTL8814A | ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8822B)) + dig_t->dm_dig_min = 0x1c; + else if (dm->support_ic_type & ODM_RTL8197F) + dig_t->dm_dig_min = 0x1e; /*@For HW setting*/ + else + dig_t->dm_dig_min = DIG_MIN_PERFORMANCE; + } + + PHYDM_DBG(dm, DBG_DIG, "Abs{Max, Min}={0x%x, 0x%x}, Max_of_min=0x%x\n", + dig_t->dm_dig_max, dig_t->dm_dig_min, dig_t->dig_max_of_min); +} + +void phydm_dig_dym_boundary_decision(struct dm_struct *dm, boolean is_dfs_band) +{ + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; +#ifdef CFG_DIG_DAMPING_CHK + struct phydm_dig_recorder_strcut *dig_rc = &dig_t->dig_recorder_t; +#endif + u8 offset = 15, tmp_max = 0; + u8 max_of_rssi_min = 0; + + PHYDM_DBG(dm, DBG_DIG, "%s ======>\n", __func__); + + if (!dm->is_linked) { + /*@if no link, always stay at lower bound*/ + dig_t->rx_gain_range_max = dig_t->dig_max_of_min; + dig_t->rx_gain_range_min = dig_t->dm_dig_min; + + PHYDM_DBG(dm, DBG_DIG, "No-Link, Dyn{Max, Min}={0x%x, 0x%x}\n", + dig_t->rx_gain_range_max, dig_t->rx_gain_range_min); + return; + } + + PHYDM_DBG(dm, DBG_DIG, "rssi_min=%d, ofst=%d\n", dm->rssi_min, offset); + + /* @DIG lower bound */ + if (is_dfs_band) + dig_t->rx_gain_range_min = dig_t->dm_dig_min; + else if (dm->rssi_min > dig_t->dig_max_of_min) + dig_t->rx_gain_range_min = dig_t->dig_max_of_min; + else if (dm->rssi_min < dig_t->dm_dig_min) + dig_t->rx_gain_range_min = dig_t->dm_dig_min; + else + dig_t->rx_gain_range_min = dm->rssi_min; + +#ifdef CFG_DIG_DAMPING_CHK + /*@Limit Dyn min by damping*/ + if (dig_t->dig_dl_en && + dig_rc->damping_limit_en && + dig_t->rx_gain_range_min < dig_rc->damping_limit_val) { + PHYDM_DBG(dm, DBG_DIG, + "[Limit by Damping] Dig_dyn_min=0x%x -> 0x%x\n", + dig_t->rx_gain_range_min, dig_rc->damping_limit_val); + + dig_t->rx_gain_range_min = dig_rc->damping_limit_val; + } +#endif + + /* @DIG upper bound */ + tmp_max = dig_t->rx_gain_range_min + offset; + if (dig_t->rx_gain_range_min != dm->rssi_min) { + max_of_rssi_min = dm->rssi_min + offset; + if (tmp_max > max_of_rssi_min) + tmp_max = max_of_rssi_min; + } + + if (tmp_max > dig_t->dm_dig_max) + dig_t->rx_gain_range_max = dig_t->dm_dig_max; + else if (tmp_max < dig_t->dm_dig_min) + dig_t->rx_gain_range_max = dig_t->dm_dig_min; + else + dig_t->rx_gain_range_max = tmp_max; + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + /* @1 Force Lower Bound for AntDiv */ + if (!dm->is_one_entry_only && + (dm->support_ability & ODM_BB_ANT_DIV) && + (dm->ant_div_type == CG_TRX_HW_ANTDIV || + dm->ant_div_type == CG_TRX_SMART_ANTDIV)) { + if (dig_t->ant_div_rssi_max > dig_t->dig_max_of_min) + dig_t->rx_gain_range_min = dig_t->dig_max_of_min; + else + dig_t->rx_gain_range_min = (u8)dig_t->ant_div_rssi_max; + + PHYDM_DBG(dm, DBG_DIG, "Force Dyn-Min=0x%x, RSSI_max=0x%x\n", + dig_t->rx_gain_range_min, dig_t->ant_div_rssi_max); + } + #endif + + PHYDM_DBG(dm, DBG_DIG, "Dyn{Max, Min}={0x%x, 0x%x}\n", + dig_t->rx_gain_range_max, dig_t->rx_gain_range_min); +} + +void phydm_dig_abnormal_case(struct dm_struct *dm) +{ + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + /* @Abnormal lower bound case */ + if (dig_t->rx_gain_range_min > dig_t->rx_gain_range_max) + dig_t->rx_gain_range_min = dig_t->rx_gain_range_max; + + PHYDM_DBG(dm, DBG_DIG, "Abnoraml checked {Max, Min}={0x%x, 0x%x}\n", + dig_t->rx_gain_range_max, dig_t->rx_gain_range_min); +} + +u8 phydm_new_igi_by_fa(struct dm_struct *dm, u8 igi, u32 fa_cnt, u8 *step_size) +{ + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + if (fa_cnt > dig_t->fa_th[2]) + igi = igi + step_size[0]; + else if (fa_cnt > dig_t->fa_th[1]) + igi = igi + step_size[1]; + else if (fa_cnt < dig_t->fa_th[0]) + igi = igi - step_size[2]; + + return igi; +} + +u8 phydm_get_new_igi(struct dm_struct *dm, u8 igi, u32 fa_cnt, + boolean is_dfs_band) +{ + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u8 step[3] = {0}; + + if (dm->is_linked) { + if (dm->pre_rssi_min <= dm->rssi_min) { + PHYDM_DBG(dm, DBG_DIG, "pre_rssi_min <= rssi_min\n"); + step[0] = 2; + step[1] = 1; + step[2] = 2; + } else { + step[0] = 4; + step[1] = 2; + step[2] = 2; + } + } else { + step[0] = 2; + step[1] = 1; + step[2] = 2; + } + + PHYDM_DBG(dm, DBG_DIG, "step = {-%d, +%d, +%d}\n", step[2], step[1], + step[0]); + + if (dm->first_connect) { + if (is_dfs_band) { + if (dm->rssi_min > DIG_MAX_DFS) + igi = DIG_MAX_DFS; + else + igi = dm->rssi_min; + PHYDM_DBG(dm, DBG_DIG, "DFS band:IgiMax=0x%x\n", + dig_t->rx_gain_range_max); + } else { + igi = dig_t->rx_gain_range_min; + } + + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + #if (RTL8812A_SUPPORT) + if (dm->support_ic_type == ODM_RTL8812) + odm_config_bb_with_header_file(dm, + CONFIG_BB_AGC_TAB_DIFF); + #endif + #endif + PHYDM_DBG(dm, DBG_DIG, "First connect: foce IGI=0x%x\n", igi); + } else if (dm->is_linked) { + PHYDM_DBG(dm, DBG_DIG, "Adjust IGI @ linked\n"); + /* @4 Abnormal # beacon case */ + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + if (dm->phy_dbg_info.num_qry_beacon_pkt < 5 && + fa_cnt < DM_DIG_FA_TH1 && dm->bsta_state && + dm->support_ic_type != ODM_RTL8723D && + dm->support_ic_type != ODM_RTL8822C) { + dig_t->rx_gain_range_min = 0x1c; + igi = dig_t->rx_gain_range_min; + PHYDM_DBG(dm, DBG_DIG, "Beacon_num=%d,force igi=0x%x\n", + dm->phy_dbg_info.num_qry_beacon_pkt, igi); + } else { + igi = phydm_new_igi_by_fa(dm, igi, fa_cnt, step); + } + #else + igi = phydm_new_igi_by_fa(dm, igi, fa_cnt, step); + #endif + } else { + /* @2 Before link */ + PHYDM_DBG(dm, DBG_DIG, "Adjust IGI before link\n"); + + if (dm->first_disconnect) { + igi = dig_t->dm_dig_min; + PHYDM_DBG(dm, DBG_DIG, + "First disconnect:foce IGI to lower bound\n"); + } else { + PHYDM_DBG(dm, DBG_DIG, "Pre_IGI=((0x%x)), FA=((%d))\n", + igi, fa_cnt); + + igi = phydm_new_igi_by_fa(dm, igi, fa_cnt, step); + } + } + + /*@Check IGI by dyn-upper/lower bound */ + if (igi < dig_t->rx_gain_range_min) + igi = dig_t->rx_gain_range_min; + + if (igi >= dig_t->rx_gain_range_max) { + igi = dig_t->rx_gain_range_max; + dig_t->igi_dyn_up_hit = true; + } else { + dig_t->igi_dyn_up_hit = false; + } + PHYDM_DBG(dm, DBG_DIG, "igi_dyn_up_hit=%d\n", + dig_t->igi_dyn_up_hit); + + PHYDM_DBG(dm, DBG_DIG, "fa_cnt = %d, IGI: 0x%x -> 0x%x\n", + fa_cnt, dig_t->cur_ig_value, igi); + + return igi; +} + +boolean phydm_dig_dfs_mode_en(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean dfs_mode_en = false; + + /* @Modify lower bound for DFS band */ + if (dm->is_dfs_band) { + #if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + dfs_mode_en = true; + #else + if (phydm_dfs_master_enabled(dm)) + dfs_mode_en = true; + #endif + PHYDM_DBG(dm, DBG_DIG, "In DFS band\n"); + } + return dfs_mode_en; +} + +void phydm_dig(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_fa_struct *fa = &dm->false_alm_cnt; +#ifdef PHYDM_TDMA_DIG_SUPPORT + struct phydm_fa_acc_struct *falm_cnt_acc = &dm->false_alm_cnt_acc; +#endif + u8 igi = dig_t->cur_ig_value; + u8 new_igi = 0x20; + u32 fa_cnt = fa->cnt_all; + boolean dfs_mode_en = false; + +#ifdef PHYDM_DCC_ENHANCE + if (dm->dm_dcc_info.dcc_en) + fa_cnt = fa->cnt_ofdm_fail; /*OFDM FA only*/ +#endif + +#ifdef PHYDM_TDMA_DIG_SUPPORT + if (!(dm->original_dig_restore)) { + if (dig_t->cur_ig_value_tdma == 0) + dig_t->cur_ig_value_tdma = dig_t->cur_ig_value; + + igi = dig_t->cur_ig_value_tdma; + fa_cnt = falm_cnt_acc->cnt_all_1sec; + } +#endif + + if (phydm_dig_abort(dm)) { + dig_t->cur_ig_value = phydm_get_igi(dm, BB_PATH_A); + return; + } + + PHYDM_DBG(dm, DBG_DIG, "%s Start===>\n", __func__); + PHYDM_DBG(dm, DBG_DIG, + "is_linked=%d, RSSI=%d, 1stConnect=%d, 1stDisconnect=%d\n", + dm->is_linked, dm->rssi_min, + dm->first_connect, dm->first_disconnect); + + PHYDM_DBG(dm, DBG_DIG, "DIG ((%s)) mode\n", + (*dm->bb_op_mode ? "Balance" : "Performance")); + + /*@DFS mode enable check*/ + dfs_mode_en = phydm_dig_dfs_mode_en(dm); + +#ifdef CFG_DIG_DAMPING_CHK + /*Record IGI History*/ + phydm_dig_recorder(dm, igi, fa_cnt); + + /*@DIG Damping Check*/ + phydm_dig_damping_chk(dm); +#endif + + /*@Absolute Boundary Decision */ + phydm_dig_abs_boundary_decision(dm, dfs_mode_en); + + /*@Dynamic Boundary Decision*/ + phydm_dig_dym_boundary_decision(dm, dfs_mode_en); + + /*@Abnormal case check*/ + phydm_dig_abnormal_case(dm); + + /*@FA threshold decision */ + phydm_fa_threshold_check(dm, dfs_mode_en); + + /*Select new IGI by FA */ + new_igi = phydm_get_new_igi(dm, igi, fa_cnt, dfs_mode_en); + + /* @1 Update status */ + #ifdef PHYDM_TDMA_DIG_SUPPORT + if (!(dm->original_dig_restore)) { + dig_t->cur_ig_value_tdma = new_igi; + /*@It is possible fa_acc_1sec_tsf >= */ + /*@1sec while tdma_dig_state == 0*/ + if (dig_t->tdma_dig_state != 0) + odm_write_dig(dm, dig_t->cur_ig_value_tdma); + } else + #endif + odm_write_dig(dm, new_igi); +} + +void phydm_dig_lps_32k(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 current_igi = dm->rssi_min; + + odm_write_dig(dm, current_igi); +} + +void phydm_dig_by_rssi_lps(void *dm_void) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE | ODM_IOT)) + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *falm_cnt; + + u8 rssi_lower = DIG_MIN_LPS; /* @0x1E or 0x1C */ + u8 current_igi = dm->rssi_min; + + falm_cnt = &dm->false_alm_cnt; + if (phydm_dig_abort(dm)) + return; + + current_igi = current_igi + RSSI_OFFSET_DIG_LPS; + PHYDM_DBG(dm, DBG_DIG, "%s==>\n", __func__); + + /* Using FW PS mode to make IGI */ + /* @Adjust by FA in LPS MODE */ + if (falm_cnt->cnt_all > DM_DIG_FA_TH2_LPS) + current_igi = current_igi + 4; + else if (falm_cnt->cnt_all > DM_DIG_FA_TH1_LPS) + current_igi = current_igi + 2; + else if (falm_cnt->cnt_all < DM_DIG_FA_TH0_LPS) + current_igi = current_igi - 2; + + /* @Lower bound checking */ + + /* RSSI Lower bound check */ + if ((dm->rssi_min - 10) > DIG_MIN_LPS) + rssi_lower = (dm->rssi_min - 10); + else + rssi_lower = DIG_MIN_LPS; + + /* Upper and Lower Bound checking */ + if (current_igi > DIG_MAX_LPS) + current_igi = DIG_MAX_LPS; + else if (current_igi < rssi_lower) + current_igi = rssi_lower; + + PHYDM_DBG(dm, DBG_DIG, "fa_cnt_all=%d, rssi_min=%d, curr_igi=0x%x\n", + falm_cnt->cnt_all, dm->rssi_min, current_igi); + odm_write_dig(dm, current_igi); +#endif +} + +void phydm_get_dig_coverage(void *dm_void, u8 *max, u8 *min) +{ + *min = DIG_MIN_COVERAGE; + *max = DIG_MAX_PERFORMANCE_MODE; +} + +u8 phydm_get_igi_for_target_pin_scan(void *dm_void, u8 rssi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 igi = 0; + u8 max = 0; + u8 min = 0; + + igi = rssi + 10; + + phydm_get_dig_coverage(dm, &max, &min); + + if (igi > max) + igi = max; + else if (igi < min) + igi = min; + + return igi; +} + +/* @3============================================================ + * 3 FASLE ALARM CHECK + * 3============================================================ + */ +void phydm_false_alarm_counter_reg_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *falm_cnt = &dm->false_alm_cnt; +#ifdef PHYDM_TDMA_DIG_SUPPORT + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_fa_acc_struct *falm_cnt_acc = &dm->false_alm_cnt_acc; +#endif + u32 false_alm_cnt = 0; + +#ifdef PHYDM_TDMA_DIG_SUPPORT + if (!(dm->original_dig_restore)) { + if (dig_t->cur_ig_value_tdma == 0) + dig_t->cur_ig_value_tdma = dig_t->cur_ig_value; + + false_alm_cnt = falm_cnt_acc->cnt_all_1sec; + } else +#endif + { + false_alm_cnt = falm_cnt->cnt_all; + } + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + if (dm->support_ic_type & ODM_RTL8723F) { + /* @reset CCK FA and CCA counter */ + odm_set_bb_reg(dm, R_0x2a44, BIT(21), 0); + odm_set_bb_reg(dm, R_0x2a44, BIT(21), 1); + } else { + /* @reset CCK FA counter */ + odm_set_bb_reg(dm, R_0x1a2c, BIT(15) | BIT(14), 0); + odm_set_bb_reg(dm, R_0x1a2c, BIT(15) | BIT(14), 2); + + /* @reset CCK CCA counter */ + odm_set_bb_reg(dm, R_0x1a2c, BIT(13) | BIT(12), 0); + odm_set_bb_reg(dm, R_0x1a2c, BIT(13) | BIT(12), 2); + } + /* @Disable common rx clk gating => WLANBB-1106*/ + odm_set_bb_reg(dm, R_0x1d2c, BIT(31), 0); + /* @reset OFDM CCA counter, OFDM FA counter*/ + phydm_reset_bb_hw_cnt(dm); + /* @Enable common rx clk gating => WLANBB-1106*/ + odm_set_bb_reg(dm, R_0x1d2c, BIT(31), 1); + } +#endif +#if (ODM_IC_11N_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + /* @reset false alarm counter registers*/ + odm_set_bb_reg(dm, R_0xc0c, BIT(31), 1); + odm_set_bb_reg(dm, R_0xc0c, BIT(31), 0); + odm_set_bb_reg(dm, R_0xd00, BIT(27), 1); + odm_set_bb_reg(dm, R_0xd00, BIT(27), 0); + + /* @update ofdm counter*/ + /* @update page C counter*/ + odm_set_bb_reg(dm, R_0xc00, BIT(31), 0); + /* @update page D counter*/ + odm_set_bb_reg(dm, R_0xd00, BIT(31), 0); + + /* @reset CCK CCA counter*/ + odm_set_bb_reg(dm, R_0xa2c, BIT(13) | BIT(12), 0); + odm_set_bb_reg(dm, R_0xa2c, BIT(13) | BIT(12), 2); + + /* @reset CCK FA counter*/ + odm_set_bb_reg(dm, R_0xa2c, BIT(15) | BIT(14), 0); + odm_set_bb_reg(dm, R_0xa2c, BIT(15) | BIT(14), 2); + + /* @reset CRC32 counter*/ + odm_set_bb_reg(dm, R_0xf14, BIT(16), 1); + odm_set_bb_reg(dm, R_0xf14, BIT(16), 0); + } +#endif /* @#if (ODM_IC_11N_SERIES_SUPPORT) */ + +#if (ODM_IC_11AC_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + #if (RTL8881A_SUPPORT) + /* @Reset FA counter by enable/disable OFDM */ + if ((dm->support_ic_type == ODM_RTL8881A) && + false_alm_cnt->cnt_ofdm_fail_pre >= 0x7fff) { + /* reset OFDM */ + odm_set_bb_reg(dm, R_0x808, BIT(29), 0); + odm_set_bb_reg(dm, R_0x808, BIT(29), 1); + false_alm_cnt->cnt_ofdm_fail_pre = 0; + PHYDM_DBG(dm, DBG_FA_CNT, "Reset FA_cnt\n"); + } + #endif /* @#if (RTL8881A_SUPPORT) */ + + /* @reset OFDM FA countner */ + odm_set_bb_reg(dm, R_0x9a4, BIT(17), 1); + odm_set_bb_reg(dm, R_0x9a4, BIT(17), 0); + + /* @reset CCK FA counter */ + odm_set_bb_reg(dm, R_0xa2c, BIT(15), 0); + odm_set_bb_reg(dm, R_0xa2c, BIT(15), 1); + + /* @reset CCA counter */ + phydm_reset_bb_hw_cnt(dm); + } +#endif /* @#if (ODM_IC_11AC_SERIES_SUPPORT) */ +} + +void phydm_false_alarm_counter_reg_hold(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_RTL8723F) + return; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + /* @hold cck counter */ + odm_set_bb_reg(dm, R_0x1a2c, BIT(12), 1); + odm_set_bb_reg(dm, R_0x1a2c, BIT(14), 1); + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + /*@hold ofdm counter*/ + /*@hold page C counter*/ + odm_set_bb_reg(dm, R_0xc00, BIT(31), 1); + /*@hold page D counter*/ + odm_set_bb_reg(dm, R_0xd00, BIT(31), 1); + + /*@hold cck counter*/ + odm_set_bb_reg(dm, R_0xa2c, BIT(12), 1); + odm_set_bb_reg(dm, R_0xa2c, BIT(14), 1); + } +} + +#if (ODM_IC_11N_SERIES_SUPPORT) +void phydm_fa_cnt_statistics_n(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + u32 reg = 0; + + if (!(dm->support_ic_type & ODM_IC_11N_SERIES)) + return; + + /* @hold ofdm & cck counter */ + phydm_false_alarm_counter_reg_hold(dm); + + reg = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE1_11N, MASKDWORD); + fa_t->cnt_fast_fsync = (reg & 0xffff); + fa_t->cnt_sb_search_fail = ((reg & 0xffff0000) >> 16); + + reg = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE2_11N, MASKDWORD); + fa_t->cnt_ofdm_cca = (reg & 0xffff); + fa_t->cnt_parity_fail = ((reg & 0xffff0000) >> 16); + + reg = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE3_11N, MASKDWORD); + fa_t->cnt_rate_illegal = (reg & 0xffff); + fa_t->cnt_crc8_fail = ((reg & 0xffff0000) >> 16); + + reg = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE4_11N, MASKDWORD); + fa_t->cnt_mcs_fail = (reg & 0xffff); + + fa_t->cnt_ofdm_fail = + fa_t->cnt_parity_fail + fa_t->cnt_rate_illegal + + fa_t->cnt_crc8_fail + fa_t->cnt_mcs_fail + + fa_t->cnt_fast_fsync + fa_t->cnt_sb_search_fail; + + /* read CCK CRC32 counter */ + fa_t->cnt_cck_crc32_error = odm_get_bb_reg(dm, R_0xf84, MASKDWORD); + fa_t->cnt_cck_crc32_ok = odm_get_bb_reg(dm, R_0xf88, MASKDWORD); + + /* read OFDM CRC32 counter */ + reg = odm_get_bb_reg(dm, ODM_REG_OFDM_CRC32_CNT_11N, MASKDWORD); + fa_t->cnt_ofdm_crc32_error = (reg & 0xffff0000) >> 16; + fa_t->cnt_ofdm_crc32_ok = reg & 0xffff; + + /* read OFDM2 CRC32 counter */ + reg = odm_get_bb_reg(dm, R_0xf9c, MASKDWORD); + fa_t->cnt_ofdm_crc32_error = (reg & 0xffff0000) >> 16; + fa_t->cnt_ofdm2_crc32_ok = reg & 0xffff; + + /* read HT CRC32 counter */ + reg = odm_get_bb_reg(dm, ODM_REG_HT_CRC32_CNT_11N, MASKDWORD); + fa_t->cnt_ht_crc32_error = (reg & 0xffff0000) >> 16; + fa_t->cnt_ht_crc32_ok = reg & 0xffff; + + /* read HT2 CRC32 counter */ + reg = odm_get_bb_reg(dm, R_0xf98, MASKDWORD); + fa_t->cnt_ht_crc32_error = (reg & 0xffff0000) >> 16; + fa_t->cnt_ht2_crc32_ok = reg & 0xffff; + + /* read VHT CRC32 counter */ + fa_t->cnt_vht_crc32_error = 0; + fa_t->cnt_vht_crc32_ok = 0; + + #if (RTL8723D_SUPPORT) + if (dm->support_ic_type == ODM_RTL8723D) { + /* read HT CRC32 agg counter */ + reg = odm_get_bb_reg(dm, R_0xfb8, MASKDWORD); + fa_t->cnt_ht_crc32_error_agg = (reg & 0xffff0000) >> 16; + fa_t->cnt_ht_crc32_ok_agg = reg & 0xffff; + } + #endif + + #if (RTL8188E_SUPPORT) + if (dm->support_ic_type == ODM_RTL8188E) { + reg = odm_get_bb_reg(dm, ODM_REG_SC_CNT_11N, MASKDWORD); + fa_t->cnt_bw_lsc = (reg & 0xffff); + fa_t->cnt_bw_usc = ((reg & 0xffff0000) >> 16); + } + #endif + + reg = odm_get_bb_reg(dm, ODM_REG_CCK_FA_LSB_11N, MASKBYTE0); + fa_t->cnt_cck_fail = reg; + + reg = odm_get_bb_reg(dm, ODM_REG_CCK_FA_MSB_11N, MASKBYTE3); + fa_t->cnt_cck_fail += (reg & 0xff) << 8; + + reg = odm_get_bb_reg(dm, ODM_REG_CCK_CCA_CNT_11N, MASKDWORD); + fa_t->cnt_cck_cca = ((reg & 0xFF) << 8) | ((reg & 0xFF00) >> 8); + + fa_t->cnt_all_pre = fa_t->cnt_all; + + fa_t->cnt_all = fa_t->cnt_fast_fsync + + fa_t->cnt_sb_search_fail + + fa_t->cnt_parity_fail + + fa_t->cnt_rate_illegal + + fa_t->cnt_crc8_fail + + fa_t->cnt_mcs_fail + + fa_t->cnt_cck_fail; + + fa_t->cnt_cca_all = fa_t->cnt_ofdm_cca + fa_t->cnt_cck_cca; +} +#endif + +#if (ODM_IC_11AC_SERIES_SUPPORT) +void phydm_fa_cnt_statistics_ac(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + u32 ret_value = 0; + u32 cck_enable = 0; + + if (!(dm->support_ic_type & ODM_IC_11AC_SERIES)) + return; + + ret_value = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE1_11AC, MASKDWORD); + fa_t->cnt_fast_fsync = (ret_value & 0xffff0000) >> 16; + + ret_value = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE2_11AC, MASKDWORD); + fa_t->cnt_sb_search_fail = ret_value & 0xffff; + + ret_value = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE3_11AC, MASKDWORD); + fa_t->cnt_parity_fail = ret_value & 0xffff; + fa_t->cnt_rate_illegal = (ret_value & 0xffff0000) >> 16; + + ret_value = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE4_11AC, MASKDWORD); + fa_t->cnt_crc8_fail = ret_value & 0xffff; + fa_t->cnt_mcs_fail = (ret_value & 0xffff0000) >> 16; + + ret_value = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE5_11AC, MASKDWORD); + fa_t->cnt_crc8_fail_vhta = ret_value & 0xffff; + fa_t->cnt_crc8_fail_vhtb = ret_value & 0xffff0000 >> 16; + + ret_value = odm_get_bb_reg(dm, ODM_REG_OFDM_FA_TYPE6_11AC, MASKDWORD); + fa_t->cnt_mcs_fail_vht = ret_value & 0xffff; + + /* read OFDM FA counter */ + fa_t->cnt_ofdm_fail = odm_get_bb_reg(dm, R_0xf48, MASKLWORD); + + /* Read CCK FA counter */ + fa_t->cnt_cck_fail = odm_get_bb_reg(dm, ODM_REG_CCK_FA_11AC, MASKLWORD); + + /* read CCK/OFDM CCA counter */ + ret_value = odm_get_bb_reg(dm, ODM_REG_CCK_CCA_CNT_11AC, MASKDWORD); + fa_t->cnt_ofdm_cca = (ret_value & 0xffff0000) >> 16; + fa_t->cnt_cck_cca = ret_value & 0xffff; + + /* read CCK CRC32 counter */ + ret_value = odm_get_bb_reg(dm, ODM_REG_CCK_CRC32_CNT_11AC, MASKDWORD); + fa_t->cnt_cck_crc32_error = (ret_value & 0xffff0000) >> 16; + fa_t->cnt_cck_crc32_ok = ret_value & 0xffff; + + /* read OFDM CRC32 counter */ + ret_value = odm_get_bb_reg(dm, ODM_REG_OFDM_CRC32_CNT_11AC, MASKDWORD); + fa_t->cnt_ofdm_crc32_error = (ret_value & 0xffff0000) >> 16; + fa_t->cnt_ofdm_crc32_ok = ret_value & 0xffff; + + /* read OFDM2 CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0xf1c, MASKDWORD); + fa_t->cnt_ofdm2_crc32_ok = ret_value & 0xffff; + fa_t->cnt_ofdm2_crc32_error = (ret_value & 0xffff0000) >> 16; + + /* read HT CRC32 counter */ + ret_value = odm_get_bb_reg(dm, ODM_REG_HT_CRC32_CNT_11AC, MASKDWORD); + fa_t->cnt_ht_crc32_error = (ret_value & 0xffff0000) >> 16; + fa_t->cnt_ht_crc32_ok = ret_value & 0xffff; + + /* read HT2 CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0xf18, MASKDWORD); + fa_t->cnt_ht2_crc32_ok = ret_value & 0xffff; + fa_t->cnt_ht2_crc32_error = (ret_value & 0xffff0000) >> 16; + + /* read VHT CRC32 counter */ + ret_value = odm_get_bb_reg(dm, ODM_REG_VHT_CRC32_CNT_11AC, MASKDWORD); + fa_t->cnt_vht_crc32_error = (ret_value & 0xffff0000) >> 16; + fa_t->cnt_vht_crc32_ok = ret_value & 0xffff; + + /*read VHT2 CRC32 counter */ + ret_value = odm_get_bb_reg(dm, R_0xf54, MASKDWORD); + fa_t->cnt_vht2_crc32_ok = ret_value & 0xffff; + fa_t->cnt_vht2_crc32_error = (ret_value & 0xffff0000) >> 16; + + #if (RTL8881A_SUPPORT) + if (dm->support_ic_type == ODM_RTL8881A) { + u32 tmp = 0; + + if (fa_t->cnt_ofdm_fail >= fa_t->cnt_ofdm_fail_pre) { + tmp = fa_t->cnt_ofdm_fail_pre; + fa_t->cnt_ofdm_fail_pre = fa_t->cnt_ofdm_fail; + fa_t->cnt_ofdm_fail = fa_t->cnt_ofdm_fail - tmp; + } else { + fa_t->cnt_ofdm_fail_pre = fa_t->cnt_ofdm_fail; + } + + PHYDM_DBG(dm, DBG_FA_CNT, + "[8881]cnt_ofdm_fail{curr,pre}={%d,%d}\n", + fa_t->cnt_ofdm_fail_pre, tmp); + } + #endif + + cck_enable = odm_get_bb_reg(dm, ODM_REG_BB_RX_PATH_11AC, BIT(28)); + + if (cck_enable) { /* @if(*dm->band_type == ODM_BAND_2_4G) */ + fa_t->cnt_all = fa_t->cnt_ofdm_fail + fa_t->cnt_cck_fail; + fa_t->cnt_cca_all = fa_t->cnt_cck_cca + fa_t->cnt_ofdm_cca; + } else { + fa_t->cnt_all = fa_t->cnt_ofdm_fail; + fa_t->cnt_cca_all = fa_t->cnt_ofdm_cca; + } +} +#endif + +u32 phydm_get_edcca_report(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + u32 dbg_port = dm->adaptivity.adaptivity_dbg_port; + u32 val = 0; + + if (dm->support_ic_type & ODM_RTL8723D) { + val = odm_get_bb_reg(dm, R_0x9a0, BIT(29)); + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + val = odm_get_bb_reg(dm, R_0x2d38, BIT(24)); + } else if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, dbg_port)) { + if (dm->support_ic_type & (ODM_RTL8723B | ODM_RTL8188E)) + val = (phydm_get_bb_dbg_port_val(dm) & BIT(30)) >> 30; + else + val = (phydm_get_bb_dbg_port_val(dm) & BIT(29)) >> 29; + phydm_release_bb_dbg_port(dm); + } + + return val; +} + +void phydm_get_dbg_port_info(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + fa_t->dbg_port0 = odm_get_bb_reg(dm, R_0x2db4, MASKDWORD); + } else { + /*set debug port to 0x0*/ + if (phydm_set_bb_dbg_port(dm, DBGPORT_PRI_1, 0x0)) { + fa_t->dbg_port0 = phydm_get_bb_dbg_port_val(dm); + phydm_release_bb_dbg_port(dm); + } + } + + fa_t->edcca_flag = (boolean)phydm_get_edcca_report(dm); + + PHYDM_DBG(dm, DBG_FA_CNT, "FA_Cnt: Dbg port 0x0 = 0x%x, EDCCA = %d\n", + fa_t->dbg_port0, fa_t->edcca_flag); +} + +void phydm_set_crc32_cnt2_rate(void *dm_void, u8 rate_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + boolean is_ofdm_rate = phydm_is_ofdm_rate(dm, rate_idx); + boolean is_ht_rate = phydm_is_ht_rate(dm, rate_idx); + boolean is_vht_rate = phydm_is_vht_rate(dm, rate_idx); + u32 reg_addr = 0x0; + u32 ofdm_rate_bitmask = 0x0; + u32 ht_mcs_bitmask = 0x0; + u32 vht_mcs_bitmask = 0x0; + u32 vht_ss_bitmask = 0x0; + u8 rate = 0x0; + u8 ss = 0x0; + + if (!is_ofdm_rate && !is_ht_rate && !is_vht_rate) + PHYDM_DBG(dm, DBG_FA_CNT, + "[FA CNT] rate_idx = (0x%x) is not supported !\n", + rate_idx); + + switch (dm->ic_ip_series) { + case PHYDM_IC_N: + reg_addr = R_0xf04; + ofdm_rate_bitmask = 0x0000f000; + ht_mcs_bitmask = 0x007f0000; + break; + case PHYDM_IC_AC: + reg_addr = R_0xb04; + ofdm_rate_bitmask = 0x0000f000; + ht_mcs_bitmask = 0x007f0000; + vht_mcs_bitmask = 0x0f000000; + vht_ss_bitmask = 0x30000000; + break; + case PHYDM_IC_JGR3: + reg_addr = R_0x1eb8; + ofdm_rate_bitmask = 0x00000f00; + ht_mcs_bitmask = 0x007f0000; + vht_mcs_bitmask = 0x0000f000; + vht_ss_bitmask = 0x000000c0; + break; + default: + break; + } + + if (is_ofdm_rate) { + rate = phydm_legacy_rate_2_spec_rate(dm, rate_idx); + + odm_set_bb_reg(dm, reg_addr, ofdm_rate_bitmask, rate); + fa_t->ofdm2_rate_idx = rate_idx; + } else if (is_ht_rate) { + rate = phydm_rate_2_rate_digit(dm, rate_idx); + + odm_set_bb_reg(dm, reg_addr, ht_mcs_bitmask, rate); + fa_t->ht2_rate_idx = rate_idx; + } else if (is_vht_rate) { + rate = phydm_rate_2_rate_digit(dm, rate_idx); + ss = phydm_rate_to_num_ss(dm, rate_idx); + + odm_set_bb_reg(dm, reg_addr, vht_mcs_bitmask, rate); + odm_set_bb_reg(dm, reg_addr, vht_ss_bitmask, ss - 1); + fa_t->vht2_rate_idx = rate_idx; + } +} + +void phydm_false_alarm_counter_statistics(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *fa_t = &dm->false_alm_cnt; + char dbg_buf[PHYDM_SNPRINT_SIZE] = {0}; + u32 tmp = 0; + + if (!(dm->support_ability & ODM_BB_FA_CNT)) + return; + + PHYDM_DBG(dm, DBG_FA_CNT, "%s======>\n", __func__); + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + phydm_fa_cnt_statistics_jgr3(dm); + #endif + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + #if (ODM_IC_11N_SERIES_SUPPORT) + phydm_fa_cnt_statistics_n(dm); + #endif + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + #if (ODM_IC_11AC_SERIES_SUPPORT) + phydm_fa_cnt_statistics_ac(dm); + #endif + } + + phydm_get_dbg_port_info(dm); + phydm_false_alarm_counter_reg_reset(dm_void); + + fa_t->time_fa_all = fa_t->cnt_fast_fsync * 12 + + fa_t->cnt_sb_search_fail * 12 + + fa_t->cnt_parity_fail * 28 + + fa_t->cnt_rate_illegal * 28 + + fa_t->cnt_crc8_fail * 20 + + fa_t->cnt_crc8_fail_vhta * 28 + + fa_t->cnt_mcs_fail_vht * 36 + + fa_t->cnt_mcs_fail * 32 + + fa_t->cnt_cck_fail * 80; + + fa_t->cnt_crc32_error_all = fa_t->cnt_vht_crc32_error + + fa_t->cnt_ht_crc32_error + + fa_t->cnt_ofdm_crc32_error + + fa_t->cnt_cck_crc32_error; + + fa_t->cnt_crc32_ok_all = fa_t->cnt_vht_crc32_ok + + fa_t->cnt_ht_crc32_ok + + fa_t->cnt_ofdm_crc32_ok + + fa_t->cnt_cck_crc32_ok; + + PHYDM_DBG(dm, DBG_FA_CNT, + "[CCA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n", + fa_t->cnt_cck_cca, fa_t->cnt_ofdm_cca, fa_t->cnt_cca_all); + PHYDM_DBG(dm, DBG_FA_CNT, + "[FA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n", + fa_t->cnt_cck_fail, fa_t->cnt_ofdm_fail, fa_t->cnt_all); + PHYDM_DBG(dm, DBG_FA_CNT, + "[OFDM FA] Parity=%d, Rate=%d, Fast_Fsync=%d, SBD=%d\n", + fa_t->cnt_parity_fail, fa_t->cnt_rate_illegal, + fa_t->cnt_fast_fsync, fa_t->cnt_sb_search_fail); + PHYDM_DBG(dm, DBG_FA_CNT, "[HT FA] CRC8=%d, MCS=%d\n", + fa_t->cnt_crc8_fail, fa_t->cnt_mcs_fail); +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + if (dm->support_ic_type & (ODM_IC_11AC_SERIES | ODM_IC_JGR3_SERIES)) { + PHYDM_DBG(dm, DBG_FA_CNT, + "[VHT FA] SIGA_CRC8=%d, SIGB_CRC8=%d, MCS=%d\n", + fa_t->cnt_crc8_fail_vhta, fa_t->cnt_crc8_fail_vhtb, + fa_t->cnt_mcs_fail_vht); + } +#endif + + PHYDM_DBG(dm, DBG_FA_CNT, + "[CRC32 OK Cnt] {CCK, OFDM, HT, VHT, Total} = {%d, %d, %d, %d, %d}\n", + fa_t->cnt_cck_crc32_ok, fa_t->cnt_ofdm_crc32_ok, + fa_t->cnt_ht_crc32_ok, fa_t->cnt_vht_crc32_ok, + fa_t->cnt_crc32_ok_all); + PHYDM_DBG(dm, DBG_FA_CNT, + "[CRC32 Err Cnt] {CCK, OFDM, HT, VHT, Total} = {%d, %d, %d, %d, %d}\n", + fa_t->cnt_cck_crc32_error, fa_t->cnt_ofdm_crc32_error, + fa_t->cnt_ht_crc32_error, fa_t->cnt_vht_crc32_error, + fa_t->cnt_crc32_error_all); + + if (fa_t->ofdm2_rate_idx) { + tmp = fa_t->cnt_ofdm2_crc32_error + fa_t->cnt_ofdm2_crc32_ok; + fa_t->ofdm2_pcr = (u8)PHYDM_DIV(fa_t->cnt_ofdm2_crc32_ok * 100, + tmp); + phydm_print_rate_2_buff(dm, fa_t->ofdm2_rate_idx, dbg_buf, + PHYDM_SNPRINT_SIZE); + PHYDM_DBG(dm, DBG_FA_CNT, + "[OFDM:%s CRC32 Cnt] {error, ok}= {%d, %d} (%d percent)\n", + dbg_buf, fa_t->cnt_ofdm2_crc32_error, + fa_t->cnt_ofdm2_crc32_ok, fa_t->ofdm2_pcr); + } else { + phydm_set_crc32_cnt2_rate(dm, ODM_RATE6M); + } + + if (fa_t->ht2_rate_idx) { + tmp = fa_t->cnt_ht2_crc32_error + fa_t->cnt_ht2_crc32_ok; + fa_t->ht2_pcr = (u8)PHYDM_DIV(fa_t->cnt_ht2_crc32_ok * 100, + tmp); + phydm_print_rate_2_buff(dm, fa_t->ht2_rate_idx, dbg_buf, + PHYDM_SNPRINT_SIZE); + PHYDM_DBG(dm, DBG_FA_CNT, + "[HT:%s CRC32 Cnt] {error, ok}= {%d, %d} (%d percent)\n", + dbg_buf, fa_t->cnt_ht2_crc32_error, + fa_t->cnt_ht2_crc32_ok, fa_t->ht2_pcr); + } else { + phydm_set_crc32_cnt2_rate(dm, ODM_RATEMCS0); + } + +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + if (dm->support_ic_type & (ODM_IC_11AC_SERIES | ODM_IC_JGR3_SERIES)) { + if (fa_t->vht2_rate_idx) { + tmp = fa_t->cnt_vht2_crc32_error + + fa_t->cnt_vht2_crc32_ok; + fa_t->vht2_pcr = (u8)PHYDM_DIV(fa_t->cnt_vht2_crc32_ok * + 100, tmp); + phydm_print_rate_2_buff(dm, fa_t->vht2_rate_idx, + dbg_buf, PHYDM_SNPRINT_SIZE); + PHYDM_DBG(dm, DBG_FA_CNT, + "[VHT:%s CRC32 Cnt] {error, ok}= {%d, %d} (%d percent)\n", + dbg_buf, fa_t->cnt_vht2_crc32_error, + fa_t->cnt_vht2_crc32_ok, fa_t->vht2_pcr); + } else { + phydm_set_crc32_cnt2_rate(dm, ODM_RATEVHTSS1MCS0); + } + } +#endif +} + +void phydm_fill_fw_dig_info(void *dm_void, boolean *enable, + u8 *para4, u8 *para8) { + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + dig_t->fw_dig_enable = *enable; + para8[0] = dig_t->rx_gain_range_max; + para8[1] = dig_t->rx_gain_range_min; + para8[2] = dm->number_linked_client; + para4[0] = (u8)DIG_LPS_MODE; +} + +void phydm_crc32_cnt_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + u8 rate = 0x0; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[CRC32 Cnt] {rate_idx}\n"); + } else { + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + rate = (u8)var1[0]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "{rate}={0x%x}", rate); + + phydm_set_crc32_cnt2_rate(dm, rate); + } + *_used = used; + *_out_len = out_len; +} + +#ifdef PHYDM_TDMA_DIG_SUPPORT +void phydm_set_tdma_dig_timer(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 delta_time_us = dm->tdma_dig_timer_ms * 1000; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u32 timeout = 0; + u32 current_time_stamp, diff_time_stamp, regb0 = 0; + + /*some IC has no FREERUN_CUNT register, like 92E*/ + if (dm->support_ic_type & ODM_RTL8197F) + current_time_stamp = odm_get_bb_reg(dm, R_0x568, 0xffffffff); + else + return; + + timeout = current_time_stamp + delta_time_us; + + diff_time_stamp = current_time_stamp - dig_t->cur_timestamp; + dig_t->pre_timestamp = dig_t->cur_timestamp; + dig_t->cur_timestamp = current_time_stamp; + + /*@HIMR0, it shows HW interrupt mask*/ + regb0 = odm_get_bb_reg(dm, R_0xb0, 0xffffffff); + + PHYDM_DBG(dm, DBG_DIG, "Set next timer\n"); + PHYDM_DBG(dm, DBG_DIG, + "curr_time_stamp=%d, delta_time_us=%d\n", + current_time_stamp, delta_time_us); + PHYDM_DBG(dm, DBG_DIG, + "timeout=%d, diff_time_stamp=%d, Reg0xb0 = 0x%x\n", + timeout, diff_time_stamp, regb0); + + if (dm->support_ic_type & ODM_RTL8197F) /*REG_PS_TIMER2*/ + odm_set_bb_reg(dm, R_0x588, 0xffffffff, timeout); + else { + PHYDM_DBG(dm, DBG_DIG, "NOT 97F, NOT start\n"); + return; + } +} + +void phydm_tdma_dig_timer_check(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + PHYDM_DBG(dm, DBG_DIG, "tdma_dig_cnt=%d, pre_tdma_dig_cnt=%d\n", + dig_t->tdma_dig_cnt, dig_t->pre_tdma_dig_cnt); + + if (dig_t->tdma_dig_cnt == 0 || + dig_t->tdma_dig_cnt == dig_t->pre_tdma_dig_cnt) { + if (dm->support_ability & ODM_BB_DIG) { +#ifdef IS_USE_NEW_TDMA + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B | + ODM_RTL8812F | ODM_RTL8822B | ODM_RTL8192F | + ODM_RTL8821C | ODM_RTL8197G | ODM_RTL8822C | + ODM_RTL8723D| ODM_RTL8723F)) { + PHYDM_DBG(dm, DBG_DIG, + "Check fail, Restart timer\n\n"); + phydm_false_alarm_counter_reset(dm); + odm_set_timer(dm, &dm->tdma_dig_timer, + dm->tdma_dig_timer_ms); + } else { + PHYDM_DBG(dm, DBG_DIG, + "Not support TDMADIG, no SW timer\n"); + } +#else + /*@if interrupt mask info is got.*/ + /*Reg0xb0 is no longer needed*/ +#if 0 + /*regb0 = odm_get_bb_reg(dm, R_0xb0, bMaskDWord);*/ +#endif + PHYDM_DBG(dm, DBG_DIG, + "Check fail, Mask[0]=0x%x, restart timer\n", + *dm->interrupt_mask); + + phydm_tdma_dig_add_interrupt_mask_handler(dm); + phydm_enable_rx_related_interrupt_handler(dm); + phydm_set_tdma_dig_timer(dm); +#endif + } + } else { + PHYDM_DBG(dm, DBG_DIG, "Check pass, update pre_tdma_dig_cnt\n"); + } + + dig_t->pre_tdma_dig_cnt = dig_t->tdma_dig_cnt; +} + +/*@different IC/team may use different timer for tdma-dig*/ +void phydm_tdma_dig_add_interrupt_mask_handler(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (DM_ODM_SUPPORT_TYPE == (ODM_AP)) + if (dm->support_ic_type & ODM_RTL8197F) { + /*@HAL_INT_TYPE_PSTIMEOUT2*/ + phydm_add_interrupt_mask_handler(dm, HAL_INT_TYPE_PSTIMEOUT2); + } +#elif (DM_ODM_SUPPORT_TYPE == (ODM_WIN)) +#elif (DM_ODM_SUPPORT_TYPE == (ODM_CE)) +#endif +} + +/* will be triggered by HW timer*/ +void phydm_tdma_dig(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_fa_struct *falm_cnt = &dm->false_alm_cnt; + u32 reg_c50 = 0; + +#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT || RTL8812F_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8192F_SUPPORT || RTL8821C_SUPPORT) +#ifdef IS_USE_NEW_TDMA + if (dm->support_ic_type & + (ODM_RTL8198F | ODM_RTL8814B | ODM_RTL8812F | ODM_RTL8822B | + ODM_RTL8192F | ODM_RTL8821C)) { + PHYDM_DBG(dm, DBG_DIG, "98F/14B/12F/22B/92F/21C, new tdma\n"); + return; + } +#endif +#endif + reg_c50 = odm_get_bb_reg(dm, R_0xc50, MASKBYTE0); + + dig_t->tdma_dig_state = + dig_t->tdma_dig_cnt % dm->tdma_dig_state_number; + + PHYDM_DBG(dm, DBG_DIG, "tdma_dig_state=%d, regc50=0x%x\n", + dig_t->tdma_dig_state, reg_c50); + + dig_t->tdma_dig_cnt++; + + if (dig_t->tdma_dig_state == 1) { + /* update IGI from tdma_dig_state == 0*/ + if (dig_t->cur_ig_value_tdma == 0) + dig_t->cur_ig_value_tdma = dig_t->cur_ig_value; + + odm_write_dig(dm, dig_t->cur_ig_value_tdma); + phydm_tdma_false_alarm_counter_check(dm); + PHYDM_DBG(dm, DBG_DIG, "tdma_dig_state=%d, reset FA counter\n", + dig_t->tdma_dig_state); + + } else if (dig_t->tdma_dig_state == 0) { + /* update dig_t->CurIGValue,*/ + /* @it may different from dig_t->cur_ig_value_tdma */ + /* TDMA IGI upperbond @ L-state = */ + /* rf_ft_var.tdma_dig_low_upper_bond = 0x26 */ + + if (dig_t->cur_ig_value >= dm->tdma_dig_low_upper_bond) + dig_t->low_ig_value = dm->tdma_dig_low_upper_bond; + else + dig_t->low_ig_value = dig_t->cur_ig_value; + + odm_write_dig(dm, dig_t->low_ig_value); + phydm_tdma_false_alarm_counter_check(dm); + } else { + phydm_tdma_false_alarm_counter_check(dm); + } +} + +/*@============================================================*/ +/*@FASLE ALARM CHECK*/ +/*@============================================================*/ +void phydm_tdma_false_alarm_counter_check(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *falm_cnt = &dm->false_alm_cnt; + struct phydm_fa_acc_struct *falm_cnt_acc = &dm->false_alm_cnt_acc; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + boolean rssi_dump_en = 0; + u32 timestamp = 0; + u8 tdma_dig_state_number = 0; + u32 start_th = 0; + + if (dig_t->tdma_dig_state == 1) + phydm_false_alarm_counter_reset(dm); + /* Reset FalseAlarmCounterStatistics */ + /* @fa_acc_1sec_tsf = fa_acc_1sec_tsf, keep */ + /* @fa_end_tsf = fa_start_tsf = TSF */ + else { + phydm_false_alarm_counter_statistics(dm); + if (dm->support_ic_type & ODM_RTL8197F) /*REG_FREERUN_CNT*/ + timestamp = odm_get_bb_reg(dm, R_0x568, bMaskDWord); + else { + PHYDM_DBG(dm, DBG_DIG, "NOT 97F! NOT start\n"); + return; + } + dig_t->fa_end_timestamp = timestamp; + dig_t->fa_acc_1sec_timestamp += + (dig_t->fa_end_timestamp - dig_t->fa_start_timestamp); + + /*prevent dumb*/ + if (dm->tdma_dig_state_number == 1) + dm->tdma_dig_state_number = 2; + + tdma_dig_state_number = dm->tdma_dig_state_number; + dig_t->sec_factor = + tdma_dig_state_number / (tdma_dig_state_number - 1); + + /*@1sec = 1000000us*/ + if (dig_t->sec_factor) + start_th = (u32)(1000000 / dig_t->sec_factor); + + if (dig_t->fa_acc_1sec_timestamp >= start_th) { + rssi_dump_en = 1; + phydm_false_alarm_counter_acc(dm, rssi_dump_en); + PHYDM_DBG(dm, DBG_DIG, + "sec_factor=%d, total FA=%d, is_linked=%d\n", + dig_t->sec_factor, falm_cnt_acc->cnt_all, + dm->is_linked); + + phydm_noisy_detection(dm); + #ifdef PHYDM_SUPPORT_CCKPD + phydm_cck_pd_th(dm); + #endif + phydm_dig(dm); + phydm_false_alarm_counter_acc_reset(dm); + + /* Reset FalseAlarmCounterStatistics */ + /* @fa_end_tsf = fa_start_tsf = TSF, keep */ + /* @fa_acc_1sec_tsf = 0 */ + phydm_false_alarm_counter_reset(dm); + } else { + phydm_false_alarm_counter_acc(dm, rssi_dump_en); + } + } +} + +void phydm_false_alarm_counter_acc(void *dm_void, boolean rssi_dump_en) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *falm_cnt = &dm->false_alm_cnt; + struct phydm_fa_acc_struct *falm_cnt_acc = &dm->false_alm_cnt_acc; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + falm_cnt_acc->cnt_parity_fail += falm_cnt->cnt_parity_fail; + falm_cnt_acc->cnt_rate_illegal += falm_cnt->cnt_rate_illegal; + falm_cnt_acc->cnt_crc8_fail += falm_cnt->cnt_crc8_fail; + falm_cnt_acc->cnt_mcs_fail += falm_cnt->cnt_mcs_fail; + falm_cnt_acc->cnt_ofdm_fail += falm_cnt->cnt_ofdm_fail; + falm_cnt_acc->cnt_cck_fail += falm_cnt->cnt_cck_fail; + falm_cnt_acc->cnt_all += falm_cnt->cnt_all; + falm_cnt_acc->cnt_fast_fsync += falm_cnt->cnt_fast_fsync; + falm_cnt_acc->cnt_sb_search_fail += falm_cnt->cnt_sb_search_fail; + falm_cnt_acc->cnt_ofdm_cca += falm_cnt->cnt_ofdm_cca; + falm_cnt_acc->cnt_cck_cca += falm_cnt->cnt_cck_cca; + falm_cnt_acc->cnt_cca_all += falm_cnt->cnt_cca_all; + falm_cnt_acc->cnt_cck_crc32_error += falm_cnt->cnt_cck_crc32_error; + falm_cnt_acc->cnt_cck_crc32_ok += falm_cnt->cnt_cck_crc32_ok; + falm_cnt_acc->cnt_ofdm_crc32_error += falm_cnt->cnt_ofdm_crc32_error; + falm_cnt_acc->cnt_ofdm_crc32_ok += falm_cnt->cnt_ofdm_crc32_ok; + falm_cnt_acc->cnt_ht_crc32_error += falm_cnt->cnt_ht_crc32_error; + falm_cnt_acc->cnt_ht_crc32_ok += falm_cnt->cnt_ht_crc32_ok; + falm_cnt_acc->cnt_vht_crc32_error += falm_cnt->cnt_vht_crc32_error; + falm_cnt_acc->cnt_vht_crc32_ok += falm_cnt->cnt_vht_crc32_ok; + falm_cnt_acc->cnt_crc32_error_all += falm_cnt->cnt_crc32_error_all; + falm_cnt_acc->cnt_crc32_ok_all += falm_cnt->cnt_crc32_ok_all; + + if (rssi_dump_en == 1) { + falm_cnt_acc->cnt_all_1sec = + falm_cnt_acc->cnt_all * dig_t->sec_factor; + falm_cnt_acc->cnt_cca_all_1sec = + falm_cnt_acc->cnt_cca_all * dig_t->sec_factor; + falm_cnt_acc->cnt_cck_fail_1sec = + falm_cnt_acc->cnt_cck_fail * dig_t->sec_factor; + } +} + +void phydm_false_alarm_counter_acc_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_acc_struct *falm_cnt_acc = NULL; + +#ifdef IS_USE_NEW_TDMA + struct phydm_fa_acc_struct *falm_cnt_acc_low = NULL; + u32 tmp_cca_1sec = 0; + u32 tmp_fa_1sec = 0; + + /*@clear L-fa_acc struct*/ + falm_cnt_acc_low = &dm->false_alm_cnt_acc_low; + tmp_cca_1sec = falm_cnt_acc_low->cnt_cca_all_1sec; + tmp_fa_1sec = falm_cnt_acc_low->cnt_all_1sec; + odm_memory_set(dm, falm_cnt_acc_low, 0, sizeof(dm->false_alm_cnt_acc)); + falm_cnt_acc_low->cnt_cca_all_1sec = tmp_cca_1sec; + falm_cnt_acc_low->cnt_all_1sec = tmp_fa_1sec; + + /*@clear H-fa_acc struct*/ + falm_cnt_acc = &dm->false_alm_cnt_acc; + tmp_cca_1sec = falm_cnt_acc->cnt_cca_all_1sec; + tmp_fa_1sec = falm_cnt_acc->cnt_all_1sec; + odm_memory_set(dm, falm_cnt_acc, 0, sizeof(dm->false_alm_cnt_acc)); + falm_cnt_acc->cnt_cca_all_1sec = tmp_cca_1sec; + falm_cnt_acc->cnt_all_1sec = tmp_fa_1sec; +#else + falm_cnt_acc = &dm->false_alm_cnt_acc; + /* @Cnt_all_for_rssi_dump & Cnt_CCA_all_for_rssi_dump */ + /* @do NOT need to be reset */ + odm_memory_set(dm, falm_cnt_acc, 0, sizeof(falm_cnt_acc)); +#endif +} + +void phydm_false_alarm_counter_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *falm_cnt; + struct phydm_dig_struct *dig_t; + u32 timestamp; + + falm_cnt = &dm->false_alm_cnt; + dig_t = &dm->dm_dig_table; + + memset(falm_cnt, 0, sizeof(dm->false_alm_cnt)); + phydm_false_alarm_counter_reg_reset(dm); + +#ifdef IS_USE_NEW_TDMA + return; +#endif + if (dig_t->tdma_dig_state != 1) + dig_t->fa_acc_1sec_timestamp = 0; + else + dig_t->fa_acc_1sec_timestamp = dig_t->fa_acc_1sec_timestamp; + + /*REG_FREERUN_CNT*/ + timestamp = odm_get_bb_reg(dm, R_0x568, bMaskDWord); + dig_t->fa_start_timestamp = timestamp; + dig_t->fa_end_timestamp = timestamp; +} + +void phydm_tdma_dig_para_upd(void *dm_void, enum upd_type type, u8 input) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + switch (type) { + case ENABLE_TDMA: + dm->original_dig_restore = !((boolean)input); + break; + case MODE_DECISION: + if (input == (u8)MODE_PERFORMANCE) + dm->tdma_dig_state_number = DIG_NUM_OF_TDMA_STATES + 2; + else if (input == (u8)MODE_COVERAGE) + dm->tdma_dig_state_number = DIG_NUM_OF_TDMA_STATES; + else + dm->tdma_dig_state_number = DIG_NUM_OF_TDMA_STATES; + break; + } +} + +#ifdef IS_USE_NEW_TDMA +#if defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) +static void pre_phydm_tdma_dig_cbk(unsigned long task_dm) +{ + struct dm_struct *dm = (struct dm_struct *)task_dm; + struct rtl8192cd_priv *priv = dm->priv; + struct priv_shared_info *pshare = priv->pshare; + + if (!(priv->drv_state & DRV_STATE_OPEN)) + return; + + if (pshare->bDriverStopped || pshare->bSurpriseRemoved) { + printk("[%s] bDriverStopped(%d) OR bSurpriseRemoved(%d)\n", + __FUNCTION__, pshare->bDriverStopped, + pshare->bSurpriseRemoved); + return; + } + + rtw_enqueue_timer_event(priv, &pshare->tdma_dig_event, + ENQUEUE_TO_TAIL); +} + +void phydm_tdma_dig_timers_usb(void *dm_void, u8 state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + if (state == INIT_TDMA_DIG_TIMMER) { + struct rtl8192cd_priv *priv = dm->priv; + + init_timer(&dm->tdma_dig_timer); + dm->tdma_dig_timer.data = (unsigned long)dm; + dm->tdma_dig_timer.function = pre_phydm_tdma_dig_cbk; + INIT_TIMER_EVENT_ENTRY(&priv->pshare->tdma_dig_event, + phydm_tdma_dig_cbk, + (unsigned long)dm); + } else if (state == CANCEL_TDMA_DIG_TIMMER) { + odm_cancel_timer(dm, &dm->tdma_dig_timer); + } else if (state == RELEASE_TDMA_DIG_TIMMER) { + odm_release_timer(dm, &dm->tdma_dig_timer); + } +} +#endif /* defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) */ + +void phydm_tdma_dig_timers(void *dm_void, u8 state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; +#if defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) + struct rtl8192cd_priv *priv = dm->priv; + + if (priv->hci_type == RTL_HCI_USB) { + phydm_tdma_dig_timers_usb(dm_void, state); + return; + } +#endif /* defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) */ + + if (state == INIT_TDMA_DIG_TIMMER) + odm_initialize_timer(dm, &dm->tdma_dig_timer, + (void *)phydm_tdma_dig_cbk, + NULL, "phydm_tdma_dig_timer"); + else if (state == CANCEL_TDMA_DIG_TIMMER) + odm_cancel_timer(dm, &dm->tdma_dig_timer); + else if (state == RELEASE_TDMA_DIG_TIMMER) + odm_release_timer(dm, &dm->tdma_dig_timer); +} + +u8 get_new_igi_bound(struct dm_struct *dm, u8 igi, u32 fa_cnt, u8 *rx_gain_max, + u8 *rx_gain_min, boolean is_dfs_band) +{ + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u8 step[3] = {0}; + u8 cur_igi = igi; + + if (dm->is_linked) { + if (dm->pre_rssi_min <= dm->rssi_min) { + PHYDM_DBG(dm, DBG_DIG, "pre_rssi_min <= rssi_min\n"); + step[0] = 2; + step[1] = 1; + step[2] = 2; + } else { + step[0] = 4; + step[1] = 2; + step[2] = 2; + } + } else { + step[0] = 2; + step[1] = 1; + step[2] = 2; + } + + PHYDM_DBG(dm, DBG_DIG, "step = {-%d, +%d, +%d}\n", step[2], step[1], + step[0]); + + if (dm->first_connect) { + if (is_dfs_band) { + if (dm->rssi_min > DIG_MAX_DFS) + igi = DIG_MAX_DFS; + else + igi = dm->rssi_min; + PHYDM_DBG(dm, DBG_DIG, "DFS band:IgiMax=0x%x\n", + *rx_gain_max); + } else { + igi = *rx_gain_min; + } + + #if 0 + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + #if (RTL8812A_SUPPORT) + if (dm->support_ic_type == ODM_RTL8812) + odm_config_bb_with_header_file(dm, + CONFIG_BB_AGC_TAB_DIFF); + #endif + #endif + #endif + PHYDM_DBG(dm, DBG_DIG, "First connect: foce IGI=0x%x\n", igi); + } else { + /* @2 Before link */ + PHYDM_DBG(dm, DBG_DIG, "Adjust IGI before link\n"); + + if (dm->first_disconnect) { + igi = dig_t->dm_dig_min; + PHYDM_DBG(dm, DBG_DIG, + "First disconnect:foce IGI to lower bound\n"); + } else { + PHYDM_DBG(dm, DBG_DIG, "Pre_IGI=((0x%x)), FA=((%d))\n", + igi, fa_cnt); + + igi = phydm_new_igi_by_fa(dm, igi, fa_cnt, step); + } + } + /*@Check IGI by dyn-upper/lower bound */ + if (igi < *rx_gain_min) + igi = *rx_gain_min; + + if (igi > *rx_gain_max) + igi = *rx_gain_max; + + PHYDM_DBG(dm, DBG_DIG, "fa_cnt = %d, IGI: 0x%x -> 0x%x\n", + fa_cnt, cur_igi, igi); + + return igi; +} + +void phydm_write_tdma_dig(void *dm_void, u8 new_igi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_adaptivity_struct *adaptivity = &dm->adaptivity; + + PHYDM_DBG(dm, DBG_DIG, "%s===>\n", __func__); +#if 0 + /* @1 Check IGI by upper bound */ + if (adaptivity->igi_lmt_en && + new_igi > adaptivity->adapt_igi_up && dm->is_linked) { + new_igi = adaptivity->adapt_igi_up; + + PHYDM_DBG(dm, DBG_DIG, "Force Adaptivity Up-bound=((0x%x))\n", + new_igi); + } +#endif + phydm_write_dig_reg(dm, new_igi); + + PHYDM_DBG(dm, DBG_DIG, "New %s-IGI=((0x%x))\n", + (dig_t->tdma_dig_state == TDMA_DIG_LOW_STATE) ? "L" : "H", + new_igi); +} + +void phydm_tdma_dig_new(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + if (phydm_dig_abort(dm) || dm->original_dig_restore) + return; + /*@ + *PHYDM_DBG(dm, DBG_DIG, "timer callback =======> tdma_dig_state=%d\n"); + * dig_t->tdma_dig_state); + *PHYDM_DBG(dm, DBG_DIG, "tdma_h_igi=0x%x, tdma_l_igi=0x%x\n", + * dig_t->cur_ig_value_tdma, + * dig_t->low_ig_value); + */ + phydm_tdma_fa_cnt_chk(dm); + + /*@prevent dumb*/ + if (dm->tdma_dig_state_number < 2) + dm->tdma_dig_state_number = 2; + + /*@update state*/ + dig_t->tdma_dig_cnt++; + dig_t->tdma_dig_state = dig_t->tdma_dig_cnt % dm->tdma_dig_state_number; + + /*@ + *PHYDM_DBG(dm, DBG_DIG, "enter state %d, dig count %d\n", + * dig_t->tdma_dig_state, dig_t->tdma_dig_cnt); + */ + + if (dig_t->tdma_dig_state == TDMA_DIG_LOW_STATE) + odm_write_dig(dm, dig_t->low_ig_value); + else if (dig_t->tdma_dig_state >= TDMA_DIG_HIGH_STATE) + odm_write_dig(dm, dig_t->cur_ig_value_tdma); + + odm_set_timer(dm, &dm->tdma_dig_timer, dm->tdma_dig_timer_ms); +} + +/*@callback function triggered by SW timer*/ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_tdma_dig_cbk(struct phydm_timer_list *timer) +{ + void *adapter = (void *)timer->Adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrcs; + + #if DEV_BUS_TYPE == RT_PCI_INTERFACE + #if USE_WORKITEM + odm_schedule_work_item(&dm->phydm_tdma_dig_workitem); + #else + phydm_tdma_dig_new(dm); + #endif + #else + odm_schedule_work_item(&dm->phydm_tdma_dig_workitem); + #endif +} + +void phydm_tdma_dig_workitem_callback(void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + phydm_tdma_dig_new(dm); +} + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +void phydm_tdma_dig_cbk(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *padapter = dm->adapter; + + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_tdma_dig_workitem_callback(dm); + /* @Can't do I/O in timer callback*/ + else + phydm_run_in_thread_cmd(dm, phydm_tdma_dig_workitem_callback, + dm); +} + +void phydm_tdma_dig_workitem_callback(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + if (phydm_dig_abort(dm) || (dm->original_dig_restore)) + return; + /*@ + *PHYDM_DBG(dm, DBG_DIG, "timer callback =======> tdma_dig_state=%d\n"); + * dig_t->tdma_dig_state); + *PHYDM_DBG(dm, DBG_DIG, "tdma_h_igi=0x%x, tdma_l_igi=0x%x\n", + * dig_t->cur_ig_value_tdma, + * dig_t->low_ig_value); + */ + phydm_tdma_fa_cnt_chk(dm); + + /*@prevent dumb*/ + if (dm->tdma_dig_state_number < 2) + dm->tdma_dig_state_number = 2; + + /*@update state*/ + dig_t->tdma_dig_cnt++; + dig_t->tdma_dig_state = dig_t->tdma_dig_cnt % dm->tdma_dig_state_number; + + /*@ + *PHYDM_DBG(dm, DBG_DIG, "enter state %d, dig count %d\n", + * dig_t->tdma_dig_state, dig_t->tdma_dig_cnt); + */ + + if (dig_t->tdma_dig_state == TDMA_DIG_LOW_STATE) + odm_write_dig(dm, dig_t->low_ig_value); + else if (dig_t->tdma_dig_state >= TDMA_DIG_HIGH_STATE) + odm_write_dig(dm, dig_t->cur_ig_value_tdma); + + odm_set_timer(dm, &dm->tdma_dig_timer, dm->tdma_dig_timer_ms); +} +#else +void phydm_tdma_dig_cbk(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + + if (phydm_dig_abort(dm) || dm->original_dig_restore) + return; + /*@ + *PHYDM_DBG(dm, DBG_DIG, "timer callback =======> tdma_dig_state=%d\n"); + * dig_t->tdma_dig_state); + *PHYDM_DBG(dm, DBG_DIG, "tdma_h_igi=0x%x, tdma_l_igi=0x%x\n", + * dig_t->cur_ig_value_tdma, + * dig_t->low_ig_value); + */ + phydm_tdma_fa_cnt_chk(dm); + + /*@prevent dumb*/ + if (dm->tdma_dig_state_number < 2) + dm->tdma_dig_state_number = 2; + + /*@update state*/ + dig_t->tdma_dig_cnt++; + dig_t->tdma_dig_state = dig_t->tdma_dig_cnt % dm->tdma_dig_state_number; + + /*@ + *PHYDM_DBG(dm, DBG_DIG, "enter state %d, dig count %d\n", + * dig_t->tdma_dig_state, dig_t->tdma_dig_cnt); + */ + + if (dig_t->tdma_dig_state == TDMA_DIG_LOW_STATE) + phydm_write_tdma_dig(dm, dig_t->low_ig_value); + else if (dig_t->tdma_dig_state >= TDMA_DIG_HIGH_STATE) + phydm_write_tdma_dig(dm, dig_t->cur_ig_value_tdma); + + odm_set_timer(dm, &dm->tdma_dig_timer, dm->tdma_dig_timer_ms); +} +#endif +/*@============================================================*/ +/*@FASLE ALARM CHECK*/ +/*@============================================================*/ +void phydm_tdma_fa_cnt_chk(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *falm_cnt = &dm->false_alm_cnt; + struct phydm_fa_acc_struct *fa_t_acc = &dm->false_alm_cnt_acc; + struct phydm_fa_acc_struct *fa_t_acc_low = &dm->false_alm_cnt_acc_low; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + boolean tdma_dig_block_1sec_flag = false; + u32 timestamp = 0; + u8 states_per_block = dm->tdma_dig_state_number; + u8 cur_tdma_dig_state = 0; + u32 start_th = 0; + u8 state_diff = 0; + u32 tdma_dig_block_period_ms = 0; + u32 tdma_dig_block_cnt_thd = 0; + u32 timestamp_diff = 0; + + /*@calculate duration of a tdma block*/ + tdma_dig_block_period_ms = dm->tdma_dig_timer_ms * states_per_block; + + /*@ + *caution!ONE_SEC_MS must be divisible by tdma_dig_block_period_ms, + *or FA will be fewer. + */ + tdma_dig_block_cnt_thd = ONE_SEC_MS / tdma_dig_block_period_ms; + + /*@tdma_dig_state == 0, collect H-state FA, else, collect L-state FA*/ + if (dig_t->tdma_dig_state == TDMA_DIG_LOW_STATE) + cur_tdma_dig_state = TDMA_DIG_LOW_STATE; + else if (dig_t->tdma_dig_state >= TDMA_DIG_HIGH_STATE) + cur_tdma_dig_state = TDMA_DIG_HIGH_STATE; + /*@ + *PHYDM_DBG(dm, DBG_DIG, "in state %d, dig count %d\n", + * cur_tdma_dig_state, dig_t->tdma_dig_cnt); + */ + if (cur_tdma_dig_state == 0) { + /*@L-state indicates next block*/ + dig_t->tdma_dig_block_cnt++; + + /*@1sec dump check*/ + if (dig_t->tdma_dig_block_cnt >= tdma_dig_block_cnt_thd) + tdma_dig_block_1sec_flag = true; + + /*@ + *PHYDM_DBG(dm, DBG_DIG,"[L-state] tdma_dig_block_cnt=%d\n", + * dig_t->tdma_dig_block_cnt); + */ + + /*@collect FA till this block end*/ + phydm_false_alarm_counter_statistics(dm); + phydm_fa_cnt_acc(dm, tdma_dig_block_1sec_flag, + cur_tdma_dig_state); + /*@1s L-FA collect end*/ + + /*@1sec dump reached*/ + if (tdma_dig_block_1sec_flag) { + /*@L-DIG*/ + phydm_noisy_detection(dm); + #ifdef PHYDM_SUPPORT_CCKPD + phydm_cck_pd_th(dm); + #endif + PHYDM_DBG(dm, DBG_DIG, "run tdma L-state dig ====>\n"); + phydm_tdma_low_dig(dm); + PHYDM_DBG(dm, DBG_DIG, "\n\n"); + } + } else if (cur_tdma_dig_state == 1) { + /*@1sec dump check*/ + if (dig_t->tdma_dig_block_cnt >= tdma_dig_block_cnt_thd) + tdma_dig_block_1sec_flag = true; + + /*@ + *PHYDM_DBG(dm, DBG_DIG,"[H-state] tdma_dig_block_cnt=%d\n", + * dig_t->tdma_dig_block_cnt); + */ + + /*@collect FA till this block end*/ + phydm_false_alarm_counter_statistics(dm); + phydm_fa_cnt_acc(dm, tdma_dig_block_1sec_flag, + cur_tdma_dig_state); + /*@1s H-FA collect end*/ + + /*@1sec dump reached*/ + state_diff = dm->tdma_dig_state_number - dig_t->tdma_dig_state; + if (tdma_dig_block_1sec_flag && state_diff == 1) { + /*@H-DIG*/ + phydm_noisy_detection(dm); + #ifdef PHYDM_SUPPORT_CCKPD + phydm_cck_pd_th(dm); + #endif + PHYDM_DBG(dm, DBG_DIG, "run tdma H-state dig ====>\n"); + phydm_tdma_high_dig(dm); + PHYDM_DBG(dm, DBG_DIG, "\n\n"); + PHYDM_DBG(dm, DBG_DIG, "1 sec reached, is_linked=%d\n", + dm->is_linked); + PHYDM_DBG(dm, DBG_DIG, "1 sec L-CCA=%d, L-FA=%d\n", + fa_t_acc_low->cnt_cca_all_1sec, + fa_t_acc_low->cnt_all_1sec); + PHYDM_DBG(dm, DBG_DIG, "1 sec H-CCA=%d, H-FA=%d\n", + fa_t_acc->cnt_cca_all_1sec, + fa_t_acc->cnt_all_1sec); + PHYDM_DBG(dm, DBG_DIG, + "1 sec TOTAL-CCA=%d, TOTAL-FA=%d\n\n", + fa_t_acc->cnt_cca_all + + fa_t_acc_low->cnt_cca_all, + fa_t_acc->cnt_all + fa_t_acc_low->cnt_all); + + /*@Reset AccFalseAlarmCounterStatistics */ + phydm_false_alarm_counter_acc_reset(dm); + dig_t->tdma_dig_block_cnt = 0; + } + } + /*@Reset FalseAlarmCounterStatistics */ + phydm_false_alarm_counter_reset(dm); +} + +void phydm_tdma_low_dig(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_fa_struct *falm_cnt = &dm->false_alm_cnt; + struct phydm_fa_acc_struct *falm_cnt_acc = &dm->false_alm_cnt_acc_low; +#ifdef CFG_DIG_DAMPING_CHK + struct phydm_dig_recorder_strcut *dig_rc = &dig_t->dig_recorder_t; +#endif + u8 igi = dig_t->cur_ig_value; + u8 new_igi = 0x20; + u8 tdma_l_igi = dig_t->low_ig_value; + u8 tdma_l_dym_min = dig_t->tdma_rx_gain_min[TDMA_DIG_LOW_STATE]; + u8 tdma_l_dym_max = dig_t->tdma_rx_gain_max[TDMA_DIG_LOW_STATE]; + u32 fa_cnt = falm_cnt->cnt_all; + boolean dfs_mode_en = false, is_performance = true; + u8 rssi_min = dm->rssi_min; + u8 igi_upper_rssi_min = 0; + u8 offset = 15; + + if (!(dm->original_dig_restore)) { + if (tdma_l_igi == 0) + tdma_l_igi = igi; + + fa_cnt = falm_cnt_acc->cnt_all_1sec; + } + + if (phydm_dig_abort(dm)) { + dig_t->low_ig_value = phydm_get_igi(dm, BB_PATH_A); + return; + } + + /*@Mode Decision*/ + dfs_mode_en = false; + is_performance = true; + + /* @Abs Boundary Decision*/ + dig_t->dm_dig_max = DIG_MAX_COVERAGR; //0x26 + dig_t->dm_dig_min = DIG_MIN_PERFORMANCE; //0x20 + dig_t->dig_max_of_min = DIG_MAX_OF_MIN_COVERAGE; //0x22 + + if (dm->is_dfs_band) { + if (*dm->band_width == CHANNEL_WIDTH_20){ + if (dm->support_ic_type & + (ODM_RTL8814A | ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8822B)){ + if (odm_get_bb_reg(dm, R_0x8d8, BIT(27)) == 1) + dig_t->dm_dig_min = DIG_MIN_DFS + 2; + else + dig_t->dm_dig_min = DIG_MIN_DFS; + } + else + dig_t->dm_dig_min = DIG_MIN_DFS; + } + else + dig_t->dm_dig_min = DIG_MIN_DFS; + + } else { + #if 0 + if (dm->support_ic_type & + (ODM_RTL8814A | ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8822B)) + dig_t->dm_dig_min = 0x1c; + else if (dm->support_ic_type & ODM_RTL8197F) + dig_t->dm_dig_min = 0x1e; /*@For HW setting*/ + #endif + } + + PHYDM_DBG(dm, DBG_DIG, "Abs{Max, Min}={0x%x, 0x%x}, Max_of_min=0x%x\n", + dig_t->dm_dig_max, dig_t->dm_dig_min, dig_t->dig_max_of_min); + + /* @Dyn Boundary by RSSI*/ + if (!dm->is_linked) { + /*@if no link, always stay at lower bound*/ + tdma_l_dym_max = 0x26; + tdma_l_dym_min = dig_t->dm_dig_min; + + PHYDM_DBG(dm, DBG_DIG, "No-Link, Dyn{Max, Min}={0x%x, 0x%x}\n", + tdma_l_dym_max, tdma_l_dym_min); + } else { + PHYDM_DBG(dm, DBG_DIG, "rssi_min=%d, ofst=%d\n", + dm->rssi_min, offset); + + /* @DIG lower bound in L-state*/ + tdma_l_dym_min = dig_t->dm_dig_min; + if (dm->is_dfs_band) + tdma_l_dym_min = DIG_MIN_DFS; + /*@ + *#ifdef CFG_DIG_DAMPING_CHK + *@Limit Dyn min by damping + *if (dig_t->dig_dl_en && + * dig_rc->damping_limit_en && + * tdma_l_dym_min < dig_rc->damping_limit_val) { + * PHYDM_DBG(dm, DBG_DIG, + * "[Limit by Damping] dyn_min=0x%x -> 0x%x\n", + * tdma_l_dym_min, dig_rc->damping_limit_val); + * + * tdma_l_dym_min = dig_rc->damping_limit_val; + *} + *#endif + */ + + /*@DIG upper bound in L-state*/ + igi_upper_rssi_min = rssi_min + offset; + if (igi_upper_rssi_min > dig_t->dm_dig_max) + tdma_l_dym_max = dig_t->dm_dig_max; + else if (igi_upper_rssi_min < dig_t->dm_dig_min) + tdma_l_dym_max = dig_t->dm_dig_min; + else + tdma_l_dym_max = igi_upper_rssi_min; + + /* @1 Force Lower Bound for AntDiv */ + /*@ + *if (!dm->is_one_entry_only && + *(dm->support_ability & ODM_BB_ANT_DIV) && + *(dm->ant_div_type == CG_TRX_HW_ANTDIV || + *dm->ant_div_type == CG_TRX_SMART_ANTDIV)) { + *if (dig_t->ant_div_rssi_max > dig_t->dig_max_of_min) + * dig_t->rx_gain_range_min = dig_t->dig_max_of_min; + *else + * dig_t->rx_gain_range_min = (u8)dig_t->ant_div_rssi_max; + * + *PHYDM_DBG(dm, DBG_DIG, "Force Dyn-Min=0x%x, RSSI_max=0x%x\n", + * dig_t->rx_gain_range_min, dig_t->ant_div_rssi_max); + *} + */ + + PHYDM_DBG(dm, DBG_DIG, "Dyn{Max, Min}={0x%x, 0x%x}\n", + tdma_l_dym_max, tdma_l_dym_min); + } + + /*@Abnormal Case Check*/ + /*@Abnormal lower bound case*/ + if (tdma_l_dym_min > tdma_l_dym_max) + tdma_l_dym_min = tdma_l_dym_max; + + PHYDM_DBG(dm, DBG_DIG, + "Abnoraml chk, force {Max, Min}={0x%x, 0x%x}\n", + tdma_l_dym_max, tdma_l_dym_min); + + /*@False Alarm Threshold Decision*/ + phydm_fa_threshold_check(dm, dfs_mode_en); + + /*@Adjust Initial Gain by False Alarm*/ + /*Select new IGI by FA */ + if (!(dm->original_dig_restore)) { + tdma_l_igi = get_new_igi_bound(dm, tdma_l_igi, fa_cnt, + &tdma_l_dym_max, + &tdma_l_dym_min, + dfs_mode_en); + } else { + new_igi = phydm_get_new_igi(dm, igi, fa_cnt, dfs_mode_en); + } + + /*Update status*/ + if (!(dm->original_dig_restore)) { + if (dig_t->tdma_force_l_igi == 0xff) + dig_t->low_ig_value = tdma_l_igi; + else + dig_t->low_ig_value = dig_t->tdma_force_l_igi; + dig_t->tdma_rx_gain_min[TDMA_DIG_LOW_STATE] = tdma_l_dym_min; + dig_t->tdma_rx_gain_max[TDMA_DIG_LOW_STATE] = tdma_l_dym_max; +#if 0 + /*odm_write_dig(dm, tdma_l_igi);*/ +#endif + } else { + odm_write_dig(dm, new_igi); + } +} + +void phydm_tdma_high_dig(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_fa_struct *falm_cnt = &dm->false_alm_cnt; + struct phydm_fa_acc_struct *falm_cnt_acc = &dm->false_alm_cnt_acc; +#ifdef CFG_DIG_DAMPING_CHK + struct phydm_dig_recorder_strcut *dig_rc = &dig_t->dig_recorder_t; +#endif + u8 igi = dig_t->cur_ig_value; + u8 new_igi = 0x20; + u8 tdma_h_igi = dig_t->cur_ig_value_tdma; + u8 tdma_h_dym_min = dig_t->tdma_rx_gain_min[TDMA_DIG_HIGH_STATE]; + u8 tdma_h_dym_max = dig_t->tdma_rx_gain_max[TDMA_DIG_HIGH_STATE]; + u32 fa_cnt = falm_cnt->cnt_all; + boolean dfs_mode_en = false, is_performance = true; + u8 rssi_min = dm->rssi_min; + u8 igi_upper_rssi_min = 0; + u8 offset = 15; + + if (!(dm->original_dig_restore)) { + if (tdma_h_igi == 0) + tdma_h_igi = igi; + + fa_cnt = falm_cnt_acc->cnt_all_1sec; + } + + if (phydm_dig_abort(dm)) { + dig_t->cur_ig_value_tdma = phydm_get_igi(dm, BB_PATH_A); + return; + } + + /*@Mode Decision*/ + dfs_mode_en = false; + is_performance = true; + + /*@Abs Boundary Decision*/ + dig_t->dig_max_of_min = DIG_MAX_OF_MIN_BALANCE_MODE; // 0x2a + + if (!dm->is_linked) { + dig_t->dm_dig_max = DIG_MAX_COVERAGR; + dig_t->dm_dig_min = DIG_MIN_PERFORMANCE; // 0x20 + } else if (dm->is_dfs_band) { + if (*dm->band_width == CHANNEL_WIDTH_20){ + if (dm->support_ic_type & + (ODM_RTL8814A | ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8822B)){ + if (odm_get_bb_reg(dm, R_0x8d8, BIT(27)) == 1) + dig_t->dm_dig_min = DIG_MIN_DFS + 2; + else + dig_t->dm_dig_min = DIG_MIN_DFS; + } + else + dig_t->dm_dig_min = DIG_MIN_DFS; + } + else + dig_t->dm_dig_min = DIG_MIN_DFS; + + dig_t->dig_max_of_min = DIG_MAX_OF_MIN_BALANCE_MODE; + dig_t->dm_dig_max = DIG_MAX_BALANCE_MODE; + } else { + if (*dm->bb_op_mode == PHYDM_BALANCE_MODE) { + /*service > 2 devices*/ + dig_t->dm_dig_max = DIG_MAX_BALANCE_MODE; + #if (DIG_HW == 1) + dig_t->dig_max_of_min = DIG_MIN_COVERAGE; + #else + dig_t->dig_max_of_min = DIG_MAX_OF_MIN_BALANCE_MODE; + #endif + } else if (*dm->bb_op_mode == PHYDM_PERFORMANCE_MODE) { + /*service 1 devices*/ + dig_t->dm_dig_max = DIG_MAX_PERFORMANCE_MODE; + dig_t->dig_max_of_min = DIG_MAX_OF_MIN_PERFORMANCE_MODE; + } + + #if 0 + if (dm->support_ic_type & + (ODM_RTL8814A | ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8822B)) + dig_t->dm_dig_min = 0x1c; + else if (dm->support_ic_type & ODM_RTL8197F) + dig_t->dm_dig_min = 0x1e; /*@For HW setting*/ + else + #endif + dig_t->dm_dig_min = DIG_MIN_PERFORMANCE; + } + PHYDM_DBG(dm, DBG_DIG, "Abs{Max, Min}={0x%x, 0x%x}, Max_of_min=0x%x\n", + dig_t->dm_dig_max, dig_t->dm_dig_min, dig_t->dig_max_of_min); + + /*@Dyn Boundary by RSSI*/ + if (!dm->is_linked) { + /*@if no link, always stay at lower bound*/ + tdma_h_dym_max = dig_t->dig_max_of_min; + tdma_h_dym_min = dig_t->dm_dig_min; + + PHYDM_DBG(dm, DBG_DIG, "No-Link, Dyn{Max, Min}={0x%x, 0x%x}\n", + tdma_h_dym_max, tdma_h_dym_min); + } else { + PHYDM_DBG(dm, DBG_DIG, "rssi_min=%d, ofst=%d\n", + dm->rssi_min, offset); + + /* @DIG lower bound in H-state*/ + if (dm->is_dfs_band) + tdma_h_dym_min = DIG_MIN_DFS; + else if (rssi_min < dig_t->dm_dig_min) + tdma_h_dym_min = dig_t->dm_dig_min; + else + tdma_h_dym_min = rssi_min; // turbo not considered yet + +#ifdef CFG_DIG_DAMPING_CHK + /*@Limit Dyn min by damping*/ + if (dig_t->dig_dl_en && + dig_rc->damping_limit_en && + tdma_h_dym_min < dig_rc->damping_limit_val) { + PHYDM_DBG(dm, DBG_DIG, + "[Limit by Damping] dyn_min=0x%x -> 0x%x\n", + tdma_h_dym_min, dig_rc->damping_limit_val); + + tdma_h_dym_min = dig_rc->damping_limit_val; + } +#endif + + /*@DIG upper bound in H-state*/ + igi_upper_rssi_min = rssi_min + offset; + if (igi_upper_rssi_min > dig_t->dm_dig_max) + tdma_h_dym_max = dig_t->dm_dig_max; + else + tdma_h_dym_max = igi_upper_rssi_min; + + /* @1 Force Lower Bound for AntDiv */ + /*@ + *if (!dm->is_one_entry_only && + *(dm->support_ability & ODM_BB_ANT_DIV) && + *(dm->ant_div_type == CG_TRX_HW_ANTDIV || + *dm->ant_div_type == CG_TRX_SMART_ANTDIV)) { + * if (dig_t->ant_div_rssi_max > dig_t->dig_max_of_min) + * dig_t->rx_gain_range_min = dig_t->dig_max_of_min; + * else + * dig_t->rx_gain_range_min = (u8)dig_t->ant_div_rssi_max; + */ + /*@ + *PHYDM_DBG(dm, DBG_DIG, "Force Dyn-Min=0x%x, RSSI_max=0x%x\n", + * dig_t->rx_gain_range_min, dig_t->ant_div_rssi_max); + *} + */ + PHYDM_DBG(dm, DBG_DIG, "Dyn{Max, Min}={0x%x, 0x%x}\n", + tdma_h_dym_max, tdma_h_dym_min); + } + + /*@Abnormal Case Check*/ + /*@Abnormal low higher bound case*/ + if (tdma_h_dym_max < dig_t->dm_dig_min) + tdma_h_dym_max = dig_t->dm_dig_min; + /*@Abnormal lower bound case*/ + if (tdma_h_dym_min > tdma_h_dym_max) + tdma_h_dym_min = tdma_h_dym_max; + + PHYDM_DBG(dm, DBG_DIG, "Abnoraml chk, force {Max, Min}={0x%x, 0x%x}\n", + tdma_h_dym_max, tdma_h_dym_min); + + /*@False Alarm Threshold Decision*/ + phydm_fa_threshold_check(dm, dfs_mode_en); + + /*@Adjust Initial Gain by False Alarm*/ + /*Select new IGI by FA */ + if (!(dm->original_dig_restore)) { + tdma_h_igi = get_new_igi_bound(dm, tdma_h_igi, fa_cnt, + &tdma_h_dym_max, + &tdma_h_dym_min, + dfs_mode_en); + } else { + new_igi = phydm_get_new_igi(dm, igi, fa_cnt, dfs_mode_en); + } + + /*Update status*/ + if (!(dm->original_dig_restore)) { + if (dig_t->tdma_force_h_igi == 0xff) + dig_t->cur_ig_value_tdma = tdma_h_igi; + else + dig_t->cur_ig_value_tdma = dig_t->tdma_force_h_igi; + dig_t->tdma_rx_gain_min[TDMA_DIG_HIGH_STATE] = tdma_h_dym_min; + dig_t->tdma_rx_gain_max[TDMA_DIG_HIGH_STATE] = tdma_h_dym_max; +#if 0 + /*odm_write_dig(dm, tdma_h_igi);*/ +#endif + } else { + odm_write_dig(dm, new_igi); + } +} + +void phydm_fa_cnt_acc(void *dm_void, boolean tdma_dig_block_1sec_flag, + u8 cur_tdma_dig_state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fa_struct *falm_cnt = &dm->false_alm_cnt; + struct phydm_fa_acc_struct *falm_cnt_acc = NULL; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u8 factor_num = 0; + u8 factor_denum = 1; + u8 total_state_number = 0; + + if (cur_tdma_dig_state == TDMA_DIG_LOW_STATE) + falm_cnt_acc = &dm->false_alm_cnt_acc_low; + else if (cur_tdma_dig_state == TDMA_DIG_HIGH_STATE) + + falm_cnt_acc = &dm->false_alm_cnt_acc; + /*@ + *PHYDM_DBG(dm, DBG_DIG, + * "[%s] ==> dig_state=%d, one_sec=%d\n", __func__, + * cur_tdma_dig_state, tdma_dig_block_1sec_flag); + */ + falm_cnt_acc->cnt_parity_fail += falm_cnt->cnt_parity_fail; + falm_cnt_acc->cnt_rate_illegal += falm_cnt->cnt_rate_illegal; + falm_cnt_acc->cnt_crc8_fail += falm_cnt->cnt_crc8_fail; + falm_cnt_acc->cnt_mcs_fail += falm_cnt->cnt_mcs_fail; + falm_cnt_acc->cnt_ofdm_fail += falm_cnt->cnt_ofdm_fail; + falm_cnt_acc->cnt_cck_fail += falm_cnt->cnt_cck_fail; + falm_cnt_acc->cnt_all += falm_cnt->cnt_all; + falm_cnt_acc->cnt_fast_fsync += falm_cnt->cnt_fast_fsync; + falm_cnt_acc->cnt_sb_search_fail += falm_cnt->cnt_sb_search_fail; + falm_cnt_acc->cnt_ofdm_cca += falm_cnt->cnt_ofdm_cca; + falm_cnt_acc->cnt_cck_cca += falm_cnt->cnt_cck_cca; + falm_cnt_acc->cnt_cca_all += falm_cnt->cnt_cca_all; + falm_cnt_acc->cnt_cck_crc32_error += falm_cnt->cnt_cck_crc32_error; + falm_cnt_acc->cnt_cck_crc32_ok += falm_cnt->cnt_cck_crc32_ok; + falm_cnt_acc->cnt_ofdm_crc32_error += falm_cnt->cnt_ofdm_crc32_error; + falm_cnt_acc->cnt_ofdm_crc32_ok += falm_cnt->cnt_ofdm_crc32_ok; + falm_cnt_acc->cnt_ht_crc32_error += falm_cnt->cnt_ht_crc32_error; + falm_cnt_acc->cnt_ht_crc32_ok += falm_cnt->cnt_ht_crc32_ok; + falm_cnt_acc->cnt_vht_crc32_error += falm_cnt->cnt_vht_crc32_error; + falm_cnt_acc->cnt_vht_crc32_ok += falm_cnt->cnt_vht_crc32_ok; + falm_cnt_acc->cnt_crc32_error_all += falm_cnt->cnt_crc32_error_all; + falm_cnt_acc->cnt_crc32_ok_all += falm_cnt->cnt_crc32_ok_all; + + /*@ + *PHYDM_DBG(dm, DBG_DIG, + * "[CCA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n", + * falm_cnt->cnt_cck_cca, + * falm_cnt->cnt_ofdm_cca, + * falm_cnt->cnt_cca_all); + *PHYDM_DBG(dm, DBG_DIG, + * "[FA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n", + * falm_cnt->cnt_cck_fail, + * falm_cnt->cnt_ofdm_fail, + * falm_cnt->cnt_all); + */ + if (tdma_dig_block_1sec_flag) { + total_state_number = dm->tdma_dig_state_number; + + if (cur_tdma_dig_state == TDMA_DIG_HIGH_STATE) { + factor_num = total_state_number; + factor_denum = total_state_number - 1; + } else if (cur_tdma_dig_state == TDMA_DIG_LOW_STATE) { + factor_num = total_state_number; + factor_denum = 1; + } + + falm_cnt_acc->cnt_all_1sec = + falm_cnt_acc->cnt_all * factor_num / factor_denum; + falm_cnt_acc->cnt_cca_all_1sec = + falm_cnt_acc->cnt_cca_all * factor_num / factor_denum; + falm_cnt_acc->cnt_cck_fail_1sec = + falm_cnt_acc->cnt_cck_fail * factor_num / factor_denum; + + PHYDM_DBG(dm, DBG_DIG, + "[ACC CCA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n", + falm_cnt_acc->cnt_cck_cca, + falm_cnt_acc->cnt_ofdm_cca, + falm_cnt_acc->cnt_cca_all); + PHYDM_DBG(dm, DBG_DIG, + "[ACC FA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n\n", + falm_cnt_acc->cnt_cck_fail, + falm_cnt_acc->cnt_ofdm_fail, + falm_cnt_acc->cnt_all); + + } +} +#endif /*@#ifdef IS_USE_NEW_TDMA*/ +#endif /*@#ifdef PHYDM_TDMA_DIG_SUPPORT*/ + +void phydm_dig_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0} {en} fa_th[0] fa_th[1] fa_th[2]\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1} {Damping Limit en}\n"); + #ifdef PHYDM_TDMA_DIG_SUPPORT + PDM_SNPF(out_len, used, output + used, out_len - used, + "{2} {original_dig_restore = %d}\n", + dm->original_dig_restore); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{3} {tdma_dig_timer_ms = %d}\n", + dm->tdma_dig_timer_ms); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{4} {tdma_dig_state_number = %d}\n", + dm->tdma_dig_state_number); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{5} {0:L-state,1:H-state} {force IGI} (L,H)=(%2x,%2x)\n", + dig_t->tdma_force_l_igi, dig_t->tdma_force_h_igi); + #endif + PDM_SNPF(out_len, used, output + used, out_len - used, + "{6} {fw_dig_en}\n"); + } else { + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + for (i = 1; i < 10; i++) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var1[i]); + + if (var1[0] == 0) { + if (var1[1] == 1) { + dig_t->is_dbg_fa_th = true; + dig_t->fa_th[0] = (u16)var1[2]; + dig_t->fa_th[1] = (u16)var1[3]; + dig_t->fa_th[2] = (u16)var1[4]; + + PDM_SNPF(out_len, used, output + used, + out_len - used, + "Set DIG fa_th[0:2]= {%d, %d, %d}\n", + dig_t->fa_th[0], dig_t->fa_th[1], + dig_t->fa_th[2]); + } else { + dig_t->is_dbg_fa_th = false; + } + #ifdef PHYDM_TDMA_DIG_SUPPORT + } else if (var1[0] == 2) { + dm->original_dig_restore = (u8)var1[1]; + if (dm->original_dig_restore == 1) { + PDM_SNPF(out_len, used, output + used, + out_len - used, "Disable TDMA-DIG\n"); + } else { + PDM_SNPF(out_len, used, output + used, + out_len - used, "Enable TDMA-DIG\n"); + } + } else if (var1[0] == 3) { + dm->tdma_dig_timer_ms = (u8)var1[1]; + PDM_SNPF(out_len, used, output + used, + out_len - used, "tdma_dig_timer_ms = %d\n", + dm->tdma_dig_timer_ms); + } else if (var1[0] == 4) { + dm->tdma_dig_state_number = (u8)var1[1]; + PDM_SNPF(out_len, used, output + used, + out_len - used, "tdma_dig_state_number = %d\n", + dm->tdma_dig_state_number); + } else if (var1[0] == 5) { + PHYDM_SSCANF(input[3], DCMD_HEX, &var1[2]); + if (var1[1] == 0) { + dig_t->tdma_force_l_igi = (u8)var1[2]; + PDM_SNPF(out_len, used, output + used, + out_len - used, + "force L-state IGI = %2x\n", + dig_t->tdma_force_l_igi); + } else if (var1[1] == 1) { + dig_t->tdma_force_h_igi = (u8)var1[2]; + PDM_SNPF(out_len, used, output + used, + out_len - used, + "force H-state IGI = %2x\n", + dig_t->tdma_force_h_igi); + } + #endif + } + + #ifdef CFG_DIG_DAMPING_CHK + else if (var1[0] == 1) { + dig_t->dig_dl_en = (u8)var1[1]; + /*@*/ + } + #endif + else if (var1[0] == 6) { + phydm_fw_dm_ctrl_en(dm, F00_DIG, (boolean)var1[1]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "fw_dig_enable = %2x\n", dig_t->fw_dig_enable); + } + } + *_used = used; + *_out_len = out_len; +} + +#ifdef CONFIG_MCC_DM +#if (RTL8822B_SUPPORT || RTL8822C_SUPPORT|| RTL8723F_SUPPORT) +void phydm_mcc_igi_clr(void *dm_void, u8 clr_port) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + + mcc_dm->mcc_rssi[clr_port] = 0xff; + mcc_dm->mcc_dm_val[0][clr_port] = 0xff; /* 0xc50 clr */ + mcc_dm->mcc_dm_val[1][clr_port] = 0xff; /* 0xe50 clr */ +} + +void phydm_mcc_igi_chk(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + + if (mcc_dm->mcc_dm_val[0][0] == 0xff && + mcc_dm->mcc_dm_val[0][1] == 0xff) { + mcc_dm->mcc_dm_reg[0] = 0xffff; + mcc_dm->mcc_reg_id[0] = 0xff; + } + if (mcc_dm->mcc_dm_val[1][0] == 0xff && + mcc_dm->mcc_dm_val[1][1] == 0xff) { + mcc_dm->mcc_dm_reg[1] = 0xffff; + mcc_dm->mcc_reg_id[1] = 0xff; + } +} + +void phydm_mcc_igi_cal(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _phydm_mcc_dm_ *mcc_dm = &dm->mcc_dm; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u8 shift = 0; + u8 igi_val0, igi_val1; + + if (mcc_dm->mcc_rssi[0] == 0xff) + phydm_mcc_igi_clr(dm, 0); + if (mcc_dm->mcc_rssi[1] == 0xff) + phydm_mcc_igi_clr(dm, 1); + phydm_mcc_igi_chk(dm); + igi_val0 = mcc_dm->mcc_rssi[0] - shift; + igi_val1 = mcc_dm->mcc_rssi[1] - shift; + + if (igi_val0 < DIG_MIN_PERFORMANCE) + igi_val0 = DIG_MIN_PERFORMANCE; + + if (igi_val1 < DIG_MIN_PERFORMANCE) + igi_val1 = DIG_MIN_PERFORMANCE; + + switch (dm->ic_ip_series) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + case PHYDM_IC_JGR3: + phydm_fill_mcccmd(dm, 0, R_0x1d70, igi_val0, igi_val1); + phydm_fill_mcccmd(dm, 1, R_0x1d70 + 1, igi_val0, igi_val1); + break; + #endif + default: + phydm_fill_mcccmd(dm, 0, R_0xc50, igi_val0, igi_val1); + phydm_fill_mcccmd(dm, 1, R_0xe50, igi_val0, igi_val1); + break; + } + + PHYDM_DBG(dm, DBG_COMP_MCC, "RSSI_min: %d %d, MCC_igi: %d %d\n", + mcc_dm->mcc_rssi[0], mcc_dm->mcc_rssi[1], + mcc_dm->mcc_dm_val[0][0], mcc_dm->mcc_dm_val[0][1]); +} +#endif /*#if (RTL8822B_SUPPORT)*/ +#endif /*#ifdef CONFIG_MCC_DM*/ diff --git a/hal/phydm/phydm_dig.h b/hal/phydm/phydm_dig.h new file mode 100644 index 0000000..9d5586f --- /dev/null +++ b/hal/phydm/phydm_dig.h @@ -0,0 +1,380 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMDIG_H__ +#define __PHYDMDIG_H__ + +/* 2019.10.25 remove redundant code*/ +#define DIG_VERSION "3.7" + +#define DIG_HW 0 +#define DIG_LIMIT_PERIOD 60 /*60 sec*/ + +/*@--------------------Define ---------------------------------------*/ + +/*@=== [DIG Boundary] ========================================*/ +/*@DIG coverage mode*/ +#define DIG_MAX_COVERAGR 0x26 +#define DIG_MIN_COVERAGE 0x1c +#define DIG_MAX_OF_MIN_COVERAGE 0x22 + +/*@[DIG Balance mode]*/ +#if (DIG_HW == 1) +#define DIG_MAX_BALANCE_MODE 0x32 +#else +#define DIG_MAX_BALANCE_MODE 0x3e +#endif +#define DIG_MAX_OF_MIN_BALANCE_MODE 0x2a + +/*@[DIG Performance mode]*/ +#define DIG_MAX_PERFORMANCE_MODE 0x5a +#define DIG_MAX_OF_MIN_PERFORMANCE_MODE 0x40 /*@[WLANBB-871]*/ +#define DIG_MIN_PERFORMANCE 0x20 + +/*@DIG DFS function*/ +#define DIG_MAX_DFS 0x28 +#define DIG_MIN_DFS 0x20 + +/*@DIG LPS function*/ +#define DIG_MAX_LPS 0x3e +#define DIG_MIN_LPS 0x20 + +#ifdef PHYDM_TDMA_DIG_SUPPORT +#define DIG_NUM_OF_TDMA_STATES 2 /*@L, H state*/ +#define DIG_TIMER_MS 250 +#define ONE_SEC_MS 1000 +#endif + +/*@=== [DIG FA Threshold] ======================================*/ + +/*Normal*/ +#define DM_DIG_FA_TH0 500 +#define DM_DIG_FA_TH1 750 + +/*@LPS*/ +#define DM_DIG_FA_TH0_LPS 4 /* @-> 4 lps */ +#define DM_DIG_FA_TH1_LPS 15 /* @-> 15 lps */ +#define DM_DIG_FA_TH2_LPS 30 /* @-> 30 lps */ + +#define RSSI_OFFSET_DIG_LPS 5 +#define DIG_RECORD_NUM 4 + +/*@--------------------Enum-----------------------------------*/ +enum phydm_dig_mode { + PHYDM_DIG_PERFORAMNCE_MODE = 0, + PHYDM_DIG_COVERAGE_MODE = 1, +}; + +enum phydm_dig_trend { + DIG_STABLE = 0, + DIG_INCREASING = 1, + DIG_DECREASING = 2 +}; + +enum phydm_fw_dig_mode_e { + DIG_PERFORMANCE_MODE = 0, + DIG_COVERAGE_MODE = 1, + DIG_LPS_MODE = 2 +}; + +#ifdef PHYDM_TDMA_DIG_SUPPORT +enum upd_type { + ENABLE_TDMA, + MODE_DECISION +}; + +enum tdma_opmode { + MODE_PERFORMANCE = 1, + MODE_COVERAGE = 2 +}; + +#ifdef IS_USE_NEW_TDMA +enum tdma_dig_timer { + INIT_TDMA_DIG_TIMMER, + CANCEL_TDMA_DIG_TIMMER, + RELEASE_TDMA_DIG_TIMMER +}; + +enum tdma_dig_state { + TDMA_DIG_LOW_STATE = 0, + TDMA_DIG_HIGH_STATE = 1, + NORMAL_DIG = 2 +}; +#endif +#endif + +/*@--------------------Define Struct-----------------------------------*/ +#ifdef CFG_DIG_DAMPING_CHK +struct phydm_dig_recorder_strcut { + u8 igi_bitmap; /*@Don't add any new parameter before this*/ + u8 igi_history[DIG_RECORD_NUM]; + u32 fa_history[DIG_RECORD_NUM]; + u8 damping_limit_en; + u8 damping_limit_val; /*@Limit IGI_dyn_min*/ + u32 limit_time; + u8 limit_rssi; +}; +#endif + +struct phydm_mcc_dig { + u8 mcc_rssi_A; + u8 mcc_rssi_B; +}; + +struct phydm_dig_struct { +#ifdef CFG_DIG_DAMPING_CHK + struct phydm_dig_recorder_strcut dig_recorder_t; + u8 dig_dl_en; /*@damping limit function enable*/ +#endif + boolean fw_dig_enable; + boolean is_dbg_fa_th; + u8 cur_ig_value; + boolean igi_dyn_up_hit; + u8 igi_trend; + u32 rvrt_val; /*all rvrt_val for pause API must set to u32*/ + u8 igi_backup; + u8 rx_gain_range_max; /*@dig_dynamic_max*/ + u8 rx_gain_range_min; /*@dig_dynamic_min*/ + u8 dm_dig_max; /*@Absolutly upper bound*/ + u8 dm_dig_min; /*@Absolutly lower bound*/ + u8 dig_max_of_min; /*@Absolutly max of min*/ + u32 ant_div_rssi_max; + u8 *is_p2p_in_process; + u16 fa_th[3]; +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8198F_SUPPORT || RTL8192F_SUPPORT || RTL8195B_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8721D_SUPPORT ||\ + RTL8710C_SUPPORT || RTL8812F_SUPPORT || RTL8197G_SUPPORT ||\ + RTL8723F_SUPPORT) + u8 rf_gain_idx; + u8 agc_table_idx; + u8 big_jump_lmt[16]; + u8 enable_adjust_big_jump:1; + u8 big_jump_step1:3; + u8 big_jump_step2:2; + u8 big_jump_step3:2; +#endif + u8 upcheck_init_val; + u8 lv0_ratio_reciprocal; + u8 lv1_ratio_reciprocal; +#ifdef PHYDM_TDMA_DIG_SUPPORT + u8 cur_ig_value_tdma; + u8 low_ig_value; + u8 tdma_dig_state; /*@To distinguish which state is now.(L-sate or H-state)*/ + u8 tdma_dig_cnt; /*@for phydm_tdma_dig_timer_check use*/ + u8 pre_tdma_dig_cnt; + u8 sec_factor; + u32 cur_timestamp; + u32 pre_timestamp; + u32 fa_start_timestamp; + u32 fa_end_timestamp; + u32 fa_acc_1sec_timestamp; +#ifdef IS_USE_NEW_TDMA + u8 tdma_dig_block_cnt;/*@for 1 second dump indicator use*/ + /*@dynamic upper bound for L/H state*/ + u8 tdma_rx_gain_max[DIG_NUM_OF_TDMA_STATES]; + /*@dynamic lower bound for L/H state*/ + u8 tdma_rx_gain_min[DIG_NUM_OF_TDMA_STATES]; + /*To distinguish current state(L-sate or H-state)*/ +#endif + u8 tdma_force_l_igi; + u8 tdma_force_h_igi; +#endif +}; + +struct phydm_fa_struct { + u32 cnt_parity_fail; + u32 cnt_rate_illegal; + u32 cnt_crc8_fail; + u32 cnt_crc8_fail_vhta; + u32 cnt_crc8_fail_vhtb; + u32 cnt_mcs_fail; + u32 cnt_mcs_fail_vht; + u32 cnt_ofdm_fail; + u32 cnt_ofdm_fail_pre; /* @For RTL8881A */ + u32 cnt_cck_fail; + u32 cnt_all; + u32 cnt_all_accumulated; + u32 cnt_all_pre; + u32 cnt_fast_fsync; + u32 cnt_sb_search_fail; + u32 cnt_ofdm_cca; + u32 cnt_cck_cca; + u32 cnt_cca_all; + u32 cnt_bw_usc; + u32 cnt_bw_lsc; + u32 cnt_cck_crc32_error; + u32 cnt_cck_crc32_ok; + u32 cnt_ofdm_crc32_error; + u32 cnt_ofdm_crc32_ok; + u32 cnt_ht_crc32_error; + u32 cnt_ht_crc32_ok; + u32 cnt_ht_crc32_error_agg; + u32 cnt_ht_crc32_ok_agg; + u32 cnt_vht_crc32_error; + u32 cnt_vht_crc32_ok; + u32 cnt_crc32_error_all; + u32 cnt_crc32_ok_all; + u32 time_fa_all; + boolean cck_block_enable; + boolean ofdm_block_enable; + u32 dbg_port0; + boolean edcca_flag; + u8 ofdm2_rate_idx; + u32 cnt_ofdm2_crc32_error; + u32 cnt_ofdm2_crc32_ok; + u8 ofdm2_pcr; + u8 ht2_rate_idx; + u32 cnt_ht2_crc32_error; + u32 cnt_ht2_crc32_ok; + u8 ht2_pcr; + u8 vht2_rate_idx; + u32 cnt_vht2_crc32_error; + u32 cnt_vht2_crc32_ok; + u8 vht2_pcr; + +}; + +#ifdef PHYDM_TDMA_DIG_SUPPORT +struct phydm_fa_acc_struct { + u32 cnt_parity_fail; + u32 cnt_rate_illegal; + u32 cnt_crc8_fail; + u32 cnt_mcs_fail; + u32 cnt_ofdm_fail; + u32 cnt_ofdm_fail_pre; /*@For RTL8881A*/ + u32 cnt_cck_fail; + u32 cnt_all; + u32 cnt_all_pre; + u32 cnt_fast_fsync; + u32 cnt_sb_search_fail; + u32 cnt_ofdm_cca; + u32 cnt_cck_cca; + u32 cnt_cca_all; + u32 cnt_cck_crc32_error; + u32 cnt_cck_crc32_ok; + u32 cnt_ofdm_crc32_error; + u32 cnt_ofdm_crc32_ok; + u32 cnt_ht_crc32_error; + u32 cnt_ht_crc32_ok; + u32 cnt_vht_crc32_error; + u32 cnt_vht_crc32_ok; + u32 cnt_crc32_error_all; + u32 cnt_crc32_ok_all; + u32 cnt_all_1sec; + u32 cnt_cca_all_1sec; + u32 cnt_cck_fail_1sec; +}; + +#endif /*@#ifdef PHYDM_TDMA_DIG_SUPPORT*/ + +/*@--------------------Function declaration-----------------------------*/ +void phydm_write_dig_reg(void *dm_void, u8 igi); + +void odm_write_dig(void *dm_void, u8 current_igi); + +u8 phydm_get_igi(void *dm_void, enum bb_path path); + +void phydm_set_dig_val(void *dm_void, u32 *val_buf, u8 val_len); + +void odm_pause_dig(void *dm_void, enum phydm_pause_type pause_type, + enum phydm_pause_level pause_level, u8 igi_value); + +#ifdef PHYDM_HW_IGI +void phydm_hwigi(void *dm_void); + +void phydm_hwigi_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif + +void phydm_dig_init(void *dm_void); + +void phydm_dig(void *dm_void); + +void phydm_dig_lps_32k(void *dm_void); + +void phydm_dig_by_rssi_lps(void *dm_void); + +void phydm_get_dig_coverage(void *dm_void, u8 *max, u8 *min); + +u8 phydm_get_igi_for_target_pin_scan(void *dm_void, u8 rssi); + +void phydm_false_alarm_counter_statistics(void *dm_void); + +u32 phydm_get_edcca_report(void * dm_void); + +#ifdef PHYDM_TDMA_DIG_SUPPORT +void phydm_set_tdma_dig_timer(void *dm_void); + +void phydm_tdma_dig_timer_check(void *dm_void); + +void phydm_tdma_dig(void *dm_void); + +void phydm_tdma_false_alarm_counter_check(void *dm_void); + +void phydm_tdma_dig_add_interrupt_mask_handler(void *dm_void); + +void phydm_false_alarm_counter_reset(void *dm_void); + +void phydm_false_alarm_counter_acc(void *dm_void, boolean rssi_dump_en); + +void phydm_false_alarm_counter_acc_reset(void *dm_void); + +void phydm_tdma_dig_para_upd(void *dm_void, enum upd_type type, u8 input); + +#ifdef IS_USE_NEW_TDMA +void phydm_tdma_dig_timers(void *dm_void, u8 state); + +void phydm_tdma_dig_cbk(void *dm_void); + +void phydm_tdma_dig_workitem_callback(void *dm_void); + +void phydm_tdma_fa_cnt_chk(void *dm_void); + +void phydm_tdma_low_dig(void *dm_void); + +void phydm_tdma_high_dig(void *dm_void); + +void phydm_fa_cnt_acc(void *dm_void, boolean rssi_dump_en, + u8 cur_tdma_dig_state); +#endif /*@#ifdef IS_USE_NEW_TDMA*/ +#endif /*@#ifdef PHYDM_TDMA_DIG_SUPPORT*/ + +void phydm_set_ofdm_agc_tab(void *dm_void, u8 tab_sel); + +void phydm_dig_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len); + +void phydm_fill_fw_dig_info(void *dm_void, boolean *enable, + u8 *para4, u8 *para8); + +void phydm_crc32_cnt_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +#ifdef CONFIG_MCC_DM +void phydm_mcc_igi_cal(void *dm_void); +#endif + +#endif diff --git a/hal/phydm/phydm_direct_bf.c b/hal/phydm/phydm_direct_bf.c new file mode 100644 index 0000000..55dd2f8 --- /dev/null +++ b/hal/phydm/phydm_direct_bf.c @@ -0,0 +1,366 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ***************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" +#ifdef CONFIG_DIRECTIONAL_BF +#ifdef PHYDM_COMPILE_IC_2SS +void phydm_iq_gen_en(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum rf_path i = RF_PATH_A; + enum rf_path path = RF_PATH_A; + + #if (ODM_IC_11AC_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822B) { + for (i = RF_PATH_A; i <= RF_PATH_B; i++) { + /*RF mode table write enable*/ + odm_set_rf_reg(dm, path, RF_0xef, BIT(19), 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, path, RF_0x33, 0xF, 3); + /*Set Table data*/ + odm_set_rf_reg(dm, path, RF_0x3e, 0xfffff, 0x00036); + /*Set Table data*/ + odm_set_rf_reg(dm, path, RF_0x3f, 0xfffff, 0x5AFCE); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, path, RF_0xef, BIT(19), 0x0); + } + } + #endif + + #if (ODM_IC_11N_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_RTL8192F) { + /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x1); + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x1); + /* Path A */ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0xfffff, 0x08000); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x0005f); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0x01042); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0xfffff, 0x18000); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x0004f); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0x71fc2); + /* Path B */ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, 0x08000); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x00050); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0x01042); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, 0x18000); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x00040); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0x71fc2); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x0); + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x0); + } + #endif + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_RTL8197G) { + /*RF mode table write enable*/ + /* Path A */ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x1); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0xfffff, 0x18000); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x000cf); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0x71fc2); + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x0); + + /* Path B */ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x1); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, 0x18000); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x000cf); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0x71fc2); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, 0x08000); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x000ef); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0x01042); + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x0); + } + #endif + +} + +void phydm_dis_cdd(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + #if (ODM_IC_11AC_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0x808, 0x3ffff00, 0); + odm_set_bb_reg(dm, R_0x9ac, 0x1fff, 0); + odm_set_bb_reg(dm, R_0x9ac, BIT(13), 1); + } + #endif + #if (ODM_IC_11N_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + odm_set_bb_reg(dm, R_0x90c, 0xffffffff, 0x83321333); + /* Set Tx delay setting for CCK pathA,B*/ + odm_set_bb_reg(dm, R_0xa2c, 0xf0000000, 0); + /*Enable Tx CDD for HT part when spatial expansion is applied*/ + odm_set_bb_reg(dm, R_0xd00, BIT(8), 0); + /* Tx CDD for Legacy*/ + odm_set_bb_reg(dm, R_0xd04, 0xf0000, 0); + /* Tx CDD for non-HT*/ + odm_set_bb_reg(dm, R_0xd0c, 0x3c0, 0); + /* Tx CDD for HT SS1*/ + odm_set_bb_reg(dm, R_0xd0c, 0xf8000, 0); + } + #endif + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + /* Tx CDD for Legacy Preamble*/ + odm_set_bb_reg(dm, R_0x1cc0, 0xffffffff, 0x24800000); + /* Tx CDD for HT Preamble*/ + odm_set_bb_reg(dm, R_0x1cb0, 0xffffffff, 0); + } + #endif +} + +void phydm_pathb_q_matrix_rotate_en(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_iq_gen_en(dm); + + /*#ifdef PHYDM_COMMON_API_SUPPORT*/ + /*path selection is controlled by driver*/ + #if 0 + if (!phydm_api_trx_mode(dm, BB_PATH_AB, BB_PATH_AB, BB_PATH_AB)) + return; + #endif + + phydm_dis_cdd(dm); + phydm_pathb_q_matrix_rotate(dm, 0); + + #if (ODM_IC_11AC_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + /*Set Q matrix r_v11 =1*/ + odm_set_bb_reg(dm, R_0x195c, MASKDWORD, 0x40000); + /*Set Q matrix enable*/ + odm_set_bb_reg(dm, R_0x191c, BIT(7), 1); + } + #endif +} + +void phydm_pathb_q_matrix_rotate(void *dm_void, u16 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + #if (ODM_IC_11AC_SERIES_SUPPORT) + u32 phase_table_0[ANGLE_NUM] = {0x40000, 0x376CF, 0x20000, 0x00000, + 0xFE0000, 0xFC8930, 0xFC0000, + 0xFC8930, 0xFDFFFF, 0x000000, + 0x020000, 0x0376CF}; + u32 phase_table_1[ANGLE_NUM] = {0x00000, 0x1FFFF, 0x376CF, 0x40000, + 0x0376CF, 0x01FFFF, 0x000000, + 0xFDFFFF, 0xFC8930, 0xFC0000, + 0xFC8930, 0xFDFFFF}; + #endif + #if (ODM_IC_11N_SERIES_SUPPORT) + u32 phase_table_n_0[ANGLE_NUM] = {0x00, 0x0B, 0x02, 0x00, 0x02, 0x02, + 0x04, 0x02, 0x0D, 0x09, 0x04, 0x0B}; + u32 phase_table_n_1[ANGLE_NUM] = {0x40000100, 0x377F00DD, 0x201D8880, + 0x00000000, 0xE01D8B80, 0xC8BF0322, + 0xC000FF00, 0xC8BF0322, 0xDFE2777F, + 0xFFC003FF, 0x20227480, 0x377F00DD}; + u32 phase_table_n_2[ANGLE_NUM] = {0x00, 0x1E, 0x3C, 0x4C, 0x3C, 0x1E, + 0x0F, 0xD2, 0xC3, 0xC4, 0xC3, 0xD2}; + #endif + if (idx >= ANGLE_NUM) { + pr_debug("[%s]warning Phase Set Error: %d\n", __func__, idx); + return; + } + + switch (dm->ic_ip_series) { + #if (ODM_IC_11AC_SERIES_SUPPORT == 1) + case PHYDM_IC_AC: + /*Set Q matrix r_v21*/ + odm_set_bb_reg(dm, R_0x1954, 0xffffff, phase_table_0[idx]); + odm_set_bb_reg(dm, R_0x1950, 0xffffff, phase_table_1[idx]); + break; + #endif + + #if (ODM_IC_11N_SERIES_SUPPORT == 1) + case PHYDM_IC_N: + /*Set Q matrix r_v21*/ + odm_set_bb_reg(dm, R_0xc4c, 0xff000000, phase_table_n_0[idx]); + odm_set_bb_reg(dm, R_0xc88, 0xffffffff, phase_table_n_1[idx]); + odm_set_bb_reg(dm, R_0xc9c, 0xff000000, phase_table_n_2[idx]); + break; + #endif + + default: + break; + } +} + +/*Before use this API, Fill correct Tx Des. and Disable STBC in advance*/ +void phydm_set_direct_bfer(void *dm_void, u16 phs_idx, u8 su_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (RTL8822B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822B) { +#if 0 + u8 phi[13] = {0x0, 0x5, 0xa, 0xf, 0x15, 0x1a, 0x1f, 0x25, + 0x2a, 0x2f, 0x35, 0x3a, 0x0}; + u8 psi[13] = {0x7, 0x7, 0x7, 0x7, 0x7, 0x7, 0x7, 0x7, 0x7, + 0x7, 0x7, 0x7, 0x7}; + u16 psiphi[13] = {0x1c0, 0x1c5, 0x1ca, 0x1cf, 0x1d5, 0x1da, + 0x1df, 0x1e5, 0x1ea, 0x1ef, 0x1f5, 0x1fa, + 0x1c0}; //{Psi_4bit, Phi_6bit} of 0~360 +#endif + u16 ns[3] = {52, 108, 234}; //20/40/80 MHz subcarrier number + u16 psiphi[13] = {0x1c0, 0x1c5, 0x1ca, 0x1cf, 0x1d5, 0x1da, + 0x1df, 0x1e5, 0x1ea, 0x1ef, 0x1f5, 0x1fa, + 0x1c0}; //{Psi_4bit, Phi_6bit} of 0~360 + u16 psiphiR; + u8 i; + u8 snr = 0x12; // for 1SS BF + u8 nc = 0x0; //bit 2-0 + u8 nr = 0x1; //bit 5-3 + u8 ng = 0x0; //bit 7-6 + u8 cb = 0x1; //bit 9-8; 1 => phi:6, psi:4; + u32 bw = odm_get_bb_reg(dm, R_0x8ac, 0x3); //bit 11-10 + u8 userid = su_idx; //bit 12 + u32 csi_report = 0x0; + u32 ndp_bw = odm_get_bb_reg(dm, R_0x8ac, 0x3); //bit 11-10 + u8 ndp_sc = 0; //bit 11-10 + u32 ndp_info = 0x0; + + u16 mem_num = 0; + u8 mem_move = 0; + u8 mem_sel = 0; + u16 mem_addr = 0; + u32 dw0, dw1; + u64 vm_info = 0; + u64 temp = 0; + u8 vm_cnt = 0; + + mem_num = ((8 + (6 + 4) * ns[bw]) >> 6) + 1; // SU codebook 1 + + /* setting NDP BW/SC info*/ + ndp_info = (ndp_bw & 0x3) | (ndp_bw & 0x3) << 6 | + (ndp_bw & 0x3) << 12 | (ndp_sc & 0xf) << 2 | + (ndp_sc & 0xf) << 8 | (ndp_sc & 0xf) << 14; + odm_set_bb_reg(dm, R_0xb58, 0x000FFFFC, ndp_info); + odm_set_bb_reg(dm, R_0x19f8, 0x00010000, 1); + ODM_delay_ms(1); // delay 1ms + odm_set_bb_reg(dm, R_0x19f8, 0x00010000, 0); + + /* setting CSI report info*/ + csi_report = (userid & 0x1) << 12 | (bw & 0x3) << 10 | + (cb & 0x3) << 8 | (ng & 0x3) << 6 | + (nr & 0x7) << 3 | (nc & 0x7); + odm_set_bb_reg(dm, R_0x72c, 0x1FFF, csi_report); + odm_set_bb_reg(dm, R_0x71c, 0x80000000, 1); + PHYDM_DBG(dm, DBG_TXBF, "[%s] direct BF csi report 0x%x\n", + __func__, csi_report); + /*========================*/ + + odm_set_bb_reg(dm, R_0x19b8, 0x40, 1); //0x19b8[6]:1 to csi_rpt + odm_set_bb_reg(dm, R_0x19e0, 0x3FC0, 0xFF); //gated_clk off + odm_set_bb_reg(dm, R_0x9e8, 0x2000000, 1); //abnormal txbf + odm_set_bb_reg(dm, R_0x9e8, 0x1000000, 0); //read phi psi + odm_set_bb_reg(dm, R_0x9e8, 0x70000000, su_idx); //SU user 0 + odm_set_bb_reg(dm, R_0x1910, 0x8000, 0); //BFer + + dw0 = 0; // for 0x9ec + dw1 = 0; // for 0x1900 + mem_addr = 0; + mem_sel = 0; + mem_move = 0; + vm_info = vm_info | (snr & 0xff); //V matrix info + vm_cnt = 8; // V matrix length counter + psiphiR = (psiphi[phs_idx] & 0x3ff); + + while (mem_addr < mem_num) { + while (vm_cnt <= 32) { + // shift only max. 32 bit + if (vm_cnt >= 20) { + temp = psiphiR << 20; + temp = temp << (vm_cnt - 20); + } else { + temp = psiphiR << vm_cnt; + } + vm_info |= temp; + vm_cnt += 10; + } + if (mem_sel == 0) { + dw0 = vm_info & 0xffffffff; + vm_info = vm_info >> 32; + vm_cnt -= 32; + mem_sel = 1; + mem_move = 0; + } else { + dw1 = vm_info & 0xffffffff; + vm_info = vm_info >> 32; + vm_cnt -= 32; + mem_sel = 0; + mem_move = 1; + } + if (mem_move == 1) { + odm_set_bb_reg(dm, 0x9e8, 0x1000000, 0); + //read phi psi + odm_set_bb_reg(dm, 0x1910, 0x3FF0000, + mem_addr); + odm_set_bb_reg(dm, 0x09ec, 0xFFFFFFFF, dw0); + odm_set_bb_reg(dm, 0x1900, 0xFFFFFFFF, dw1); + odm_set_bb_reg(dm, 0x9e8, 0x1000000, 1); + //write phi psi + mem_move = 0; + mem_addr += 1; + } + } + odm_set_bb_reg(dm, 0x9e8, 0x2000000, 0); //normal txbf + } +#endif +} //end function + +/*Before use this API, Disable STBC in advance*/ +/*only 1SS rate can improve performance*/ +void phydm_set_direct_bfer_txdesc_en(void *dm_void, u8 enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) { + phydm_iq_gen_en(dm); + + /*#ifdef PHYDM_COMMON_API_SUPPORT*/ + /*path selection is controlled by driver, use 1ss 2Tx*/ + #if 0 + if (!phydm_api_trx_mode(dm, BB_PATH_AB, BB_PATH_AB, BB_PATH_AB)) + return; + #endif + + phydm_dis_cdd(dm); + if (enable) + odm_set_bb_reg(dm, R_0x1d90, 0x8000, 1); + else + odm_set_bb_reg(dm, R_0x1d90, 0x8000, 0); + } +#endif +} //end function +#endif +#endif diff --git a/hal/phydm/phydm_direct_bf.h b/hal/phydm/phydm_direct_bf.h new file mode 100644 index 0000000..c9c4c4b --- /dev/null +++ b/hal/phydm/phydm_direct_bf.h @@ -0,0 +1,44 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_DIR_BF_H__ +#define __PHYDM_DIR_BF_H__ + +#ifdef CONFIG_DIRECTIONAL_BF +#define ANGLE_NUM 12 + +/*@ + * ============================================================ + * function prototype + * ============================================================ + */ +void phydm_iq_gen_en(void *dm_void); +void phydm_dis_cdd(void *dm_void); +void phydm_pathb_q_matrix_rotate_en(void *dm_void); +void phydm_pathb_q_matrix_rotate(void *dm_void, u16 idx); +void phydm_set_direct_bfer(void *dm_void, u16 phs_idx, u8 su_idx); +void phydm_set_direct_bfer_txdesc_en(void *dm_void, u8 enable); +#endif +#endif diff --git a/hal/phydm/phydm_dynamictxpower.c b/hal/phydm/phydm_dynamictxpower.c new file mode 100644 index 0000000..2ccbd1a --- /dev/null +++ b/hal/phydm/phydm_dynamictxpower.c @@ -0,0 +1,795 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + ************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef CONFIG_DYNAMIC_TX_TWR +#ifdef BB_RAM_SUPPORT +void phydm_rd_reg_pwr(void *dm_void, u32 *_used, char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + boolean pwr_ofst0_en = false; + boolean pwr_ofst1_en = false; + s8 pwr_ofst0 = 0; + s8 pwr_ofst1 = 0; + + pwr_ofst0_en = (boolean)odm_get_bb_reg(dm, R_0x1e70, BIT(23)); + pwr_ofst1_en = (boolean)odm_get_bb_reg(dm, R_0x1e70, BIT(31)); + pwr_ofst0 = (s8)odm_get_bb_reg(dm, R_0x1e70, 0x7f0000); + pwr_ofst1 = (s8)odm_get_bb_reg(dm, R_0x1e70, 0x7f000000); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "reg0: en:%d, pwr_ofst:0x%x, reg1: en:%d, pwr_ofst:0x%x\n", + pwr_ofst0_en, pwr_ofst0, pwr_ofst1_en, pwr_ofst1); + + *_used = used; + *_out_len = out_len; +}; + +void phydm_wt_reg_pwr(void *dm_void, boolean is_ofst1, boolean pwr_ofst_en, + s8 pwr_ofst) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bb_ram_ctrl *bb_ctrl = &dm->p_bb_ram_ctrl; + u8 reg_0x1e70 = 0; + + if (!is_ofst1) { + bb_ctrl->tx_pwr_ofst_reg0_en = pwr_ofst_en; + bb_ctrl->tx_pwr_ofst_reg0 = pwr_ofst; + + reg_0x1e70 |= (pwr_ofst_en << 7) + (pwr_ofst & 0x7f); + odm_set_bb_reg(dm, R_0x1e70, 0x00ff0000, reg_0x1e70); + } else { + bb_ctrl->tx_pwr_ofst_reg1_en = pwr_ofst_en; + bb_ctrl->tx_pwr_ofst_reg1 = pwr_ofst; + + reg_0x1e70 |= (pwr_ofst_en << 7) + (pwr_ofst & 0x7f); + odm_set_bb_reg(dm, R_0x1e70, 0xff000000, reg_0x1e70); + } +}; + +void phydm_rd_ram_pwr(void *dm_void, u8 macid, u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + boolean pwr_ofst0_en = false; + boolean pwr_ofst1_en = false; + s8 pwr_ofst0 = 0; + s8 pwr_ofst1 = 0; + u32 reg_0x1e84 = 0; + + reg_0x1e84 |= (macid & 0x3f) << 24; /* macid*/ + reg_0x1e84 |= BIT(31); /* read_en*/ + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, reg_0x1e84); + + pwr_ofst0_en = (boolean)odm_get_bb_reg(dm, R_0x2de8, BIT(23)); + pwr_ofst1_en = (boolean)odm_get_bb_reg(dm, R_0x2de8, BIT(31)); + pwr_ofst0 = (s8)odm_get_bb_reg(dm, R_0x2de8, 0x7f0000); + pwr_ofst1 = (s8)odm_get_bb_reg(dm, R_0x2de8, 0x7f000000); + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x0); /* disable rd/wt*/ + + PDM_SNPF(out_len, used, output + used, out_len - used, + "(macid:%d) ram0: en:%d, pwr_ofst:0x%x, ram1: en:%d, pwr_ofst:0x%x\n", + macid, pwr_ofst0_en, pwr_ofst0, pwr_ofst1_en, pwr_ofst1); + + *_used = used; + *_out_len = out_len; +}; + +void phydm_wt_ram_pwr(void *dm_void, u8 macid, boolean is_ofst1, + boolean pwr_ofst_en, s8 pwr_ofst) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bb_ram_per_sta *dm_ram_per_sta = NULL; + u32 reg_0x1e84 = 0; + boolean pwr_ofst_ano_en = false; + s8 pwr_ofst_ano = 0; + + if (macid > 63) + macid = 63; + + dm_ram_per_sta = &dm->p_bb_ram_ctrl.pram_sta_ctrl[macid]; + reg_0x1e84 = (dm_ram_per_sta->hw_igi_en << 7) + dm_ram_per_sta->hw_igi; + if (!is_ofst1) { + dm_ram_per_sta->tx_pwr_offset0_en = pwr_ofst_en; + dm_ram_per_sta->tx_pwr_offset0 = pwr_ofst; + + pwr_ofst_ano_en = dm_ram_per_sta->tx_pwr_offset1_en; + pwr_ofst_ano = dm_ram_per_sta->tx_pwr_offset1; + + reg_0x1e84 |= (pwr_ofst_en << 15) + ((pwr_ofst & 0x7f) << 8) + + (pwr_ofst_ano_en << 23) + + ((pwr_ofst_ano & 0x7f) << 16); + } else { + dm_ram_per_sta->tx_pwr_offset1_en = pwr_ofst_en; + dm_ram_per_sta->tx_pwr_offset1 = pwr_ofst; + + pwr_ofst_ano_en = dm_ram_per_sta->tx_pwr_offset0_en; + pwr_ofst_ano = dm_ram_per_sta->tx_pwr_offset0; + + reg_0x1e84 |= (pwr_ofst_ano_en << 15) + + ((pwr_ofst_ano & 0x7f) << 8) + + (pwr_ofst_en << 23) + ((pwr_ofst & 0x7f) << 16); + } + reg_0x1e84 |= (macid & 0x3f) << 24;/* macid*/ + reg_0x1e84 |= BIT(30); /* write_en*/ + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, reg_0x1e84); + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x80000000); /* read_en*/ + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x0); /* disable rd/wt*/ +}; + +void phydm_rst_ram_pwr(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bb_ram_per_sta *dm_ram_per_sta = NULL; + u32 reg_0x1e84 = 0; + u8 i = 0; + + for (i = 0; i < 64; i++) { + dm_ram_per_sta = &dm->p_bb_ram_ctrl.pram_sta_ctrl[i]; + dm_ram_per_sta->tx_pwr_offset0_en = false; + dm_ram_per_sta->tx_pwr_offset1_en = false; + dm_ram_per_sta->tx_pwr_offset0 = 0x0; + dm_ram_per_sta->tx_pwr_offset1 = 0x0; + reg_0x1e84 = (dm_ram_per_sta->hw_igi_en << 7) + + dm_ram_per_sta->hw_igi; + reg_0x1e84 |= (i & 0x3f) << 24; + reg_0x1e84 |= BIT(30); + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, reg_0x1e84); + } + + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x80000000); + odm_set_bb_reg(dm, R_0x1e84, MASKDWORD, 0x0); +}; + +u8 phydm_pwr_lv_mapping_2nd(u8 tx_pwr_lv) +{ + if (tx_pwr_lv == tx_high_pwr_level_level3) + return PHYDM_2ND_OFFSET_MINUS_11DB; + else if (tx_pwr_lv == tx_high_pwr_level_level2) + return PHYDM_2ND_OFFSET_MINUS_7DB; + else if (tx_pwr_lv == tx_high_pwr_level_level1) + return PHYDM_2ND_OFFSET_MINUS_3DB; + else + return PHYDM_2ND_OFFSET_ZERO; +} + +void phydm_pwr_lv_ctrl(void *dm_void, u8 macid, u8 tx_pwr_lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 pwr_offset = 0; + + if (tx_pwr_lv == tx_high_pwr_level_level3) + pwr_offset = PHYDM_BBRAM_OFFSET_MINUS_11DB; + else if (tx_pwr_lv == tx_high_pwr_level_level2) + pwr_offset = PHYDM_BBRAM_OFFSET_MINUS_7DB; + else if (tx_pwr_lv == tx_high_pwr_level_level1) + pwr_offset = PHYDM_BBRAM_OFFSET_MINUS_3DB; + else + pwr_offset = PHYDM_BBRAM_OFFSET_ZERO; + + phydm_wt_ram_pwr(dm, macid, RAM_PWR_OFST0, true, pwr_offset); +} + +void phydm_dtp_fill_cmninfo_2nd(void *dm_void, u8 sta_id, u8 dtp_lvl) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_id]; + struct dtp_info *dtp = NULL; + + if (!is_sta_active(sta)) + return; + + dtp = &dm->phydm_sta_info[sta_id]->dtp_stat; + dtp->dyn_tx_power = phydm_pwr_lv_mapping_2nd(dtp_lvl); + phydm_pwr_lv_ctrl(dm, sta->mac_id, dtp_lvl); + + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "Fill cmninfo TxPwr: sta_id=(%d), macid=(%d), PwrLv (%d)\n", + sta_id, sta->mac_id, dtp->dyn_tx_power); +} + +void phydm_dtp_init_2nd(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_DYNAMIC_TXPWR)) + return; + + #if (RTL8822C_SUPPORT || RTL8812F_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8812F)) { + phydm_rst_ram_pwr(dm); + /* rsp tx use type 0*/ + odm_set_mac_reg(dm, R_0x6d8, BIT(19) | BIT(18), RAM_PWR_OFST0); + } + #endif +}; +#endif + +boolean +phydm_check_rates(void *dm_void, u8 rate_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 check_rate_bitmap0 = 0x08080808; /* @check CCK11M, OFDM54M, MCS7, MCS15*/ + u32 check_rate_bitmap1 = 0x80200808; /* @check MCS23, MCS31, VHT1SS M9, VHT2SS M9*/ + u32 check_rate_bitmap2 = 0x00080200; /* @check VHT3SS M9, VHT4SS M9*/ + u32 bitmap_result; + +#if (RTL8822B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8822B) { + check_rate_bitmap2 &= 0; + check_rate_bitmap1 &= 0xfffff000; + check_rate_bitmap0 &= 0x0fffffff; + } +#endif +#if (RTL8197F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197F) { + check_rate_bitmap2 &= 0; + check_rate_bitmap1 &= 0; + check_rate_bitmap0 &= 0x0fffffff; + } +#endif +#if (RTL8192E_SUPPORT) + if (dm->support_ic_type & ODM_RTL8192E) { + check_rate_bitmap2 &= 0; + check_rate_bitmap1 &= 0; + check_rate_bitmap0 &= 0x0fffffff; + } +#endif +#if (RTL8192F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8192F) { + check_rate_bitmap2 &= 0; + check_rate_bitmap1 &= 0; + check_rate_bitmap0 &= 0x0fffffff; + } +#endif +#if (RTL8721D_SUPPORT) + if (dm->support_ic_type & ODM_RTL8721D) { + check_rate_bitmap2 &= 0; + check_rate_bitmap1 &= 0; + check_rate_bitmap0 &= 0x000fffff; + } +#endif +#if (RTL8821C_SUPPORT) + if (dm->support_ic_type & ODM_RTL8821C) { + check_rate_bitmap2 &= 0; + check_rate_bitmap1 &= 0x003ff000; + check_rate_bitmap0 &= 0x000fffff; + } +#endif + if (rate_idx >= 64) + bitmap_result = BIT(rate_idx - 64) & check_rate_bitmap2; + else if (rate_idx >= 32) + bitmap_result = BIT(rate_idx - 32) & check_rate_bitmap1; + else if (rate_idx <= 31) + bitmap_result = BIT(rate_idx) & check_rate_bitmap0; + + if (bitmap_result != 0) + return true; + else + return false; +} + +enum rf_path +phydm_check_paths(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum rf_path max_path = RF_PATH_A; + + if (dm->num_rf_path == 1) + max_path = RF_PATH_A; + if (dm->num_rf_path == 2) + max_path = RF_PATH_B; + if (dm->num_rf_path == 3) + max_path = RF_PATH_C; + if (dm->num_rf_path == 4) + max_path = RF_PATH_D; + + return max_path; +} + +#ifdef PHYDM_COMMON_API_NOT_SUPPORT +u8 phydm_dtp_get_txagc(void *dm_void, enum rf_path path, u8 hw_rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 ret = 0xff; + + ret = config_phydm_read_txagc_n(dm, path, hw_rate); + + return ret; +} +#endif + +u8 phydm_search_min_power_index(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum rf_path path; + enum rf_path max_path; + u8 min_gain_index = 0x3f; + u8 gain_index = 0; + u8 i; + + PHYDM_DBG(dm, DBG_DYN_TXPWR, "%s\n", __func__); + max_path = phydm_check_paths(dm); + for (path = 0; path <= max_path; path++) + for (i = 0; i < 84; i++) + if (phydm_check_rates(dm, i)) { + + if (dm->support_ic_type & PHYDM_COMMON_API_IC) { + #ifdef PHYDM_COMMON_API_SUPPORT + /*97F,8822B,92F,8821C*/ + gain_index = phydm_api_get_txagc(dm, path, i); + #endif + } else { + /*92E*/ + #ifdef PHYDM_COMMON_API_NOT_SUPPORT + gain_index = phydm_dtp_get_txagc(dm, path, i); + #endif + } + + if (gain_index == 0xff) { + min_gain_index = 0x20; + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "Error Gain idx!! Rewite to: ((%d))\n", + min_gain_index); + break; + } + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "Support Rate: ((%d)) -> Gain idx: ((%d))\n", + i, gain_index); + if (gain_index < min_gain_index) + min_gain_index = gain_index; + } + return min_gain_index; +} + +void phydm_dynamic_tx_power_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + + dm->last_dtp_lvl = tx_high_pwr_level_normal; + dm->dynamic_tx_high_power_lvl = tx_high_pwr_level_normal; + + switch (dm->ic_ip_series) { + #ifdef BB_RAM_SUPPORT + case PHYDM_IC_JGR3: + dm->set_pwr_th[0] = TX_PWR_NEAR_FIELD_TH_JGR3_LVL1; + dm->set_pwr_th[1] = TX_PWR_NEAR_FIELD_TH_JGR3_LVL2; + dm->set_pwr_th[2] = TX_PWR_NEAR_FIELD_TH_JGR3_LVL3; + phydm_dtp_init_2nd(dm); + break; + #endif + default: + for (i = 0; i < 3; i++) + dm->enhance_pwr_th[i] = 0xff; + + dm->set_pwr_th[0] = TX_POWER_NEAR_FIELD_THRESH_LVL1; + dm->set_pwr_th[1] = TX_POWER_NEAR_FIELD_THRESH_LVL2; + dm->set_pwr_th[2] = 0xff; + dm->min_power_index = phydm_search_min_power_index(dm); + PHYDM_DBG(dm, DBG_DYN_TXPWR, "DTP init: Min Gain idx: ((%d))\n", + dm->min_power_index); + break; + } +} + +void phydm_noisy_enhance_hp_th(void *dm_void, u8 noisy_state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (noisy_state == 0) { + dm->enhance_pwr_th[0] = dm->set_pwr_th[0]; + dm->enhance_pwr_th[1] = dm->set_pwr_th[1]; + dm->enhance_pwr_th[2] = dm->set_pwr_th[2]; + } else { + dm->enhance_pwr_th[0] = dm->set_pwr_th[0] + 8; + dm->enhance_pwr_th[1] = dm->set_pwr_th[1] + 5; + dm->enhance_pwr_th[2] = dm->set_pwr_th[2]; + } + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "DTP hp_enhance_th: Lv1_th =%d ,Lv2_th = %d ,Lv3_th = %d\n", + dm->enhance_pwr_th[0], dm->enhance_pwr_th[1], + dm->enhance_pwr_th[2]); +} + +u8 phydm_pwr_lvl_check(void *dm_void, u8 input_rssi, u8 last_pwr_lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 th[DTP_POWER_LEVEL_SIZE]; + u8 i; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + for (i = 0; i < DTP_POWER_LEVEL_SIZE; i++) + th[i] = dm->set_pwr_th[i]; + + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "Ori-DTP th: Lv1_th = %d, Lv2_th = %d, Lv3_th = %d\n", + th[0], th[1], th[2]); + + for (i = 0; i < DTP_POWER_LEVEL_SIZE; i++) { + if (i >= (last_pwr_lv)) + th[i] += DTP_FLOOR_UP_GAP; + } + + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "Mod-DTP th: Lv1_th = %d, Lv2_th = %d, Lv3_th = %d\n", + th[0], th[1], th[2]); + } else { + for (i = 0; i < DTP_POWER_LEVEL_SIZE; i++) + th[i] = dm->enhance_pwr_th[i]; + for (i = 0; i < DTP_POWER_LEVEL_SIZE; i++) { + if (i >= (last_pwr_lv)) + th[i] += DTP_FLOOR_UP_GAP; + } + } + + if (input_rssi >= th[2]) + return tx_high_pwr_level_level3; + else if (input_rssi < th[2] && input_rssi >= th[1]) + return tx_high_pwr_level_level2; + else if (input_rssi < th[1] && input_rssi >= th[0]) + return tx_high_pwr_level_level1; + else + return tx_high_pwr_level_normal; +} + +u8 phydm_pwr_lv_mapping(u8 tx_pwr_lv) +{ + if (tx_pwr_lv == tx_high_pwr_level_level3) + return PHYDM_OFFSET_MINUS_11DB; + else if (tx_pwr_lv == tx_high_pwr_level_level2) + return PHYDM_OFFSET_MINUS_7DB; + else if (tx_pwr_lv == tx_high_pwr_level_level1) + return PHYDM_OFFSET_MINUS_3DB; + else + return PHYDM_OFFSET_ZERO; +} + +void phydm_dynamic_response_power(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rpwr = 0; + + if (!(dm->support_ability & ODM_BB_DYNAMIC_TXPWR)) + return; + + if (dm->dynamic_tx_high_power_lvl == dm->last_dtp_lvl) { + PHYDM_DBG(dm, DBG_DYN_TXPWR, "RespPwr not change\n"); + return; + } + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "RespPwr update_DTP_lv: ((%d)) -> ((%d))\n", dm->last_dtp_lvl, + dm->dynamic_tx_high_power_lvl); + dm->last_dtp_lvl = dm->dynamic_tx_high_power_lvl; + rpwr = phydm_pwr_lv_mapping(dm->dynamic_tx_high_power_lvl); + odm_set_mac_reg(dm, ODM_REG_RESP_TX_11AC, BIT(20) | BIT(19) | BIT(18), + rpwr); + PHYDM_DBG(dm, DBG_DYN_TXPWR, "RespPwr Set TxPwr: Lv (%d)\n", + dm->dynamic_tx_high_power_lvl); +} + +void phydm_dtp_fill_cmninfo(void *dm_void, u8 sta_id, u8 dtp_lvl) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_id]; + struct dtp_info *dtp = NULL; + + if (!is_sta_active(sta)) + return; + + dtp = &sta->dtp_stat; + dtp->dyn_tx_power = phydm_pwr_lv_mapping(dtp_lvl); + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "Fill cmninfo TxPwr: sta_id=(%d), macid=(%d), PwrLv (%d)\n", + sta_id, sta->mac_id, dtp->dyn_tx_power); +} + +void phydm_dtp_per_sta(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = NULL; + struct dtp_info *dtp = NULL; + struct rssi_info *rssi = NULL; + struct phydm_bb_ram_ctrl *bb_ctrl = &dm->p_bb_ram_ctrl; + u8 sta_cnt = 0; + u8 i = 0; + u8 curr_pwr_lv = 0; + u8 last_pwr_lv = 0; + u8 mac_id_cnt = 0; + u64 macid_cur = 0; + u64 macid_diff = 0; + u64 macid_mask = 0; + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + sta = dm->phydm_sta_info[i]; + if (is_sta_active(sta)) { + sta_cnt++; + + dtp = &sta->dtp_stat; + rssi = &sta->rssi_stat; + macid_mask = (u64)BIT(sta->mac_id); + if (!(bb_ctrl->macid_is_linked & macid_mask)) + dtp->sta_last_dtp_lvl = tx_high_pwr_level_normal; + + last_pwr_lv = dtp->sta_last_dtp_lvl; + curr_pwr_lv = phydm_pwr_lvl_check(dm, rssi->rssi, + last_pwr_lv); + dtp->sta_tx_high_power_lvl = curr_pwr_lv; + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "STA_id=%d, MACID=%d , RSSI: %d , GetPwrLv: %d\n", + i, sta->mac_id, rssi->rssi, curr_pwr_lv); + + bb_ctrl->macid_is_linked |= macid_mask; + macid_cur |= macid_mask; + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "macid_is_linked: (0x%llx), macid_cur: (0x%llx)\n", + bb_ctrl->macid_is_linked, macid_cur); + + if (curr_pwr_lv == last_pwr_lv && dtp->sta_is_alive) { + dtp->sta_tx_high_power_lvl = last_pwr_lv; + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "DTP_lv not change: ((%d))\n", + curr_pwr_lv); + } else { + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "DTP_lv update: ((%d)) -> ((%d))\n", + last_pwr_lv, curr_pwr_lv); + + dtp->sta_last_dtp_lvl = curr_pwr_lv; + + switch (dm->ic_ip_series) { + #ifdef BB_RAM_SUPPORT + case PHYDM_IC_JGR3: + phydm_dtp_fill_cmninfo_2nd(dm, i, curr_pwr_lv); + break; + #endif + default: + phydm_dtp_fill_cmninfo(dm, i, curr_pwr_lv); + break; + } + if(!dtp->sta_is_alive) + dtp->sta_is_alive = true; + } + + if (sta_cnt == dm->number_linked_client) + break; + } + } + + macid_diff = bb_ctrl->macid_is_linked ^ macid_cur; + if (macid_diff) + bb_ctrl->macid_is_linked &= ~macid_diff; + while (macid_diff) { + if (macid_diff & 0x1) + phydm_pwr_lv_ctrl(dm, mac_id_cnt, tx_high_pwr_level_normal); + mac_id_cnt++; + macid_diff >>= 1; + } +} + +void odm_set_dyntxpwr(void *dm_void, u8 *desc, u8 sta_id) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_id]; + struct dtp_info *dtp = NULL; + + if (!is_sta_active(sta)) + return; + dtp = &sta->dtp_stat; + + if (!(dm->support_ability & ODM_BB_DYNAMIC_TXPWR)) + return; + + if (dm->fill_desc_dyntxpwr) + dm->fill_desc_dyntxpwr(dm, desc, dtp->dyn_tx_power); + else + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "%s: fill_desc_dyntxpwr is null!\n", __func__); + + if (dtp->last_tx_power != dtp->dyn_tx_power) { + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "%s: last_offset=%d, txpwr_offset=%d\n", __func__, + dtp->last_tx_power, dtp->dyn_tx_power); + dtp->last_tx_power = dtp->dyn_tx_power; + } +} + +void phydm_dtp_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + u32 used = *_used; + u32 out_len = *_out_len; + + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[7] = {0}; + u8 set_pwr_th1, set_pwr_th2, set_pwr_th3; + u8 i = 0; + #ifdef BB_RAM_SUPPORT + s8 pwr_ofst_tmp = 0x0; + #endif + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set DTP threhosld: {1} {Lv1_th} {Lv2_th} {Lv3_th}\n"); + #ifdef BB_RAM_SUPPORT + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set pwr_tx_offset: {2} {0:reg 1:macid} {en} {offset 0/1} {0:-, 1:+} {Pwr Offset} {macid}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Read pwr_tx_offset : {3} {0:reg 1:macid} {macid(0~63), 255:all}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Reset all ram pwr_tx_offset : {4}\n"); + #endif + } else { + for (i = 0; i < 7; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + switch (var1[0]) { + case 1: + for (i = 0; i < 3; i++) { + if (var1[i] == 0 || var1[i] > 100) + dm->set_pwr_th[i] = 0xff; + else + dm->set_pwr_th[i] = (u8)var1[1 + i]; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "DTP_TH[0:2] = {%d, %d, %d}\n", + dm->set_pwr_th[0], dm->set_pwr_th[1], + dm->set_pwr_th[2]); + break; + #ifdef BB_RAM_SUPPORT + case 2: + if ((boolean)var1[4]) + pwr_ofst_tmp = (s8)var1[5]; + else + pwr_ofst_tmp = 0x0 - (s8)var1[5]; + + if ((boolean)var1[1]) + phydm_wt_ram_pwr(dm, (u8)var1[6], + (boolean)var1[3], + (boolean)var1[2], + pwr_ofst_tmp); + else + phydm_wt_reg_pwr(dm, (boolean)var1[3], + (boolean)var1[2], + pwr_ofst_tmp); + break; + case 3: + if ((boolean)var1[1]) { + if ((u8)var1[2] == 0xff) + for (i = 0; i < 64; i++) + phydm_rd_ram_pwr(dm, i, &used, + output, + &out_len); + else + phydm_rd_ram_pwr(dm, (u8)var1[2], &used, + output, &out_len); + } else { + phydm_rd_reg_pwr(dm, &used, output, &out_len); + } + break; + case 4: + phydm_rst_ram_pwr(dm); + break; + #endif + } + } + *_used = used; + *_out_len = out_len; +} + +void phydm_dynamic_tx_power(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = NULL; + u8 i = 0; + + u8 rssi_min = dm->rssi_min; + u8 rssi_tmp = 0; + + if (!(dm->support_ability & ODM_BB_DYNAMIC_TXPWR)) + return; + + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) { + PHYDM_DBG(dm, DBG_DYN_TXPWR, + "[%s] RSSI_min = %d, Noisy_dec = %d\n", __func__, + rssi_min, dm->noisy_decision); + phydm_noisy_enhance_hp_th(dm, dm->noisy_decision); + /* Response Power */ + dm->dynamic_tx_high_power_lvl = phydm_pwr_lvl_check(dm, + rssi_min, + dm->last_dtp_lvl); + phydm_dynamic_response_power(dm); + } + /* Per STA Tx power */ + phydm_dtp_per_sta(dm); +} +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +void phydm_dynamic_tx_power_init_win(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + PMGNT_INFO mgnt_info = &((PADAPTER)adapter)->MgntInfo; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA((PADAPTER)adapter); + + mgnt_info->bDynamicTxPowerEnable = false; + #if DEV_BUS_TYPE == RT_USB_INTERFACE + if (RT_GetInterfaceSelection((PADAPTER)adapter) == + INTF_SEL1_USB_High_Power) { + mgnt_info->bDynamicTxPowerEnable = true; + } + #endif + + hal_data->LastDTPLvl = tx_high_pwr_level_normal; + hal_data->DynamicTxHighPowerLvl = tx_high_pwr_level_normal; + + PHYDM_DBG(dm, DBG_DYN_TXPWR, "[%s] DTP=%d\n", __func__, + mgnt_info->bDynamicTxPowerEnable); +} + +void phydm_dynamic_tx_power_win(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_DYNAMIC_TXPWR)) + return; + + #if (RTL8814A_SUPPORT) + if (dm->support_ic_type == ODM_RTL8814A) + odm_dynamic_tx_power_8814a(dm); + #endif + + #if (RTL8821A_SUPPORT) + if (dm->support_ic_type & ODM_RTL8821) { + void *adapter = dm->adapter; + PMGNT_INFO mgnt_info = GetDefaultMgntInfo((PADAPTER)adapter); + + if (mgnt_info->RegRspPwr == 1) { + if (dm->rssi_min > 60) { + /*Resp TXAGC offset = -3dB*/ + odm_set_mac_reg(dm, R_0x6d8, 0x1C0000, 1); + } else if (dm->rssi_min < 55) { + /*Resp TXAGC offset = 0dB*/ + odm_set_mac_reg(dm, R_0x6d8, 0x1C0000, 0); + } + } + } + #endif +} +#endif /*@#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)*/ +#endif /* @#ifdef CONFIG_DYNAMIC_TX_TWR */ diff --git a/hal/phydm/phydm_dynamictxpower.h b/hal/phydm/phydm_dynamictxpower.h new file mode 100644 index 0000000..88be431 --- /dev/null +++ b/hal/phydm/phydm_dynamictxpower.h @@ -0,0 +1,142 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMDYNAMICTXPOWER_H__ +#define __PHYDMDYNAMICTXPOWER_H__ + +#ifdef CONFIG_DYNAMIC_TX_TWR +/* @============================================================ + * Definition + * ============================================================ + */ + +/* 2020.6.23, Let gain_idx be initialized to 0 for linux compile warning*/ +#define DYNAMIC_TXPWR_VERSION "2.1" + +#define DTP_POWER_LEVEL_SIZE 3 + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +#define TX_POWER_NEAR_FIELD_THRESH_LVL2 74 +#define TX_POWER_NEAR_FIELD_THRESH_LVL1 60 +#define TX_POWER_NEAR_FIELD_THRESH_AP 0x3F +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#define TX_POWER_NEAR_FIELD_THRESH_LVL2 74 +#define TX_POWER_NEAR_FIELD_THRESH_LVL1 67 +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +#define TX_POWER_NEAR_FIELD_THRESH_LVL2 74 +#define TX_POWER_NEAR_FIELD_THRESH_LVL1 60 +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL3 80 +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL2 63 +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL1 55 +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL3 90 +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL2 85 +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL1 80 +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL3 90 +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL2 85 +#define TX_PWR_NEAR_FIELD_TH_JGR3_LVL1 80 +#endif + +#define tx_high_pwr_level_normal 0 +#define tx_high_pwr_level_level1 1 +#define tx_high_pwr_level_level2 2 +#define tx_high_pwr_level_level3 3 +#define tx_high_pwr_level_unchange 4 +#define DTP_FLOOR_UP_GAP 3 + +/* @============================================================ + * enumrate + * ============================================================ + */ +enum phydm_dtp_power_offset { + PHYDM_OFFSET_ZERO = 0, + PHYDM_OFFSET_MINUS_3DB = 1, + PHYDM_OFFSET_MINUS_7DB = 2, + PHYDM_OFFSET_MINUS_11DB = 3, + PHYDM_OFFSET_ADD_3DB = 4, + PHYDM_OFFSET_ADD_6DB = 5 +}; + +enum phydm_dtp_power_offset_2nd { + PHYDM_2ND_OFFSET_ZERO = 0, + PHYDM_2ND_OFFSET_MINUS_3DB = 1, + PHYDM_2ND_OFFSET_MINUS_7DB = 2, + PHYDM_2ND_OFFSET_MINUS_11DB = 3 +}; + +enum phydm_dtp_power_offset_bbram { + /*@ HW min use 1dB*/ + PHYDM_BBRAM_OFFSET_ZERO = 0, + PHYDM_BBRAM_OFFSET_MINUS_3DB = -3, + PHYDM_BBRAM_OFFSET_MINUS_7DB = -7, + PHYDM_BBRAM_OFFSET_MINUS_11DB = -11 +}; + +enum phydm_dtp_power_pkt_type { + RAM_PWR_OFST0 = 0, + RAM_PWR_OFST1 = 1, + REG_PWR_OFST0 = 2, + REG_PWR_OFST1 = 3 +}; + +/* @============================================================ + * structure + * ============================================================ + */ + +/* @============================================================ + * Function Prototype + * ============================================================ + */ + +extern void +odm_set_dyntxpwr(void *dm_void, u8 *desc, u8 mac_id); + +void phydm_dynamic_tx_power(void *dm_void); + +void phydm_dynamic_tx_power_init(void *dm_void); + +void phydm_dtp_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len); + +void phydm_rd_reg_pwr(void *dm_void, u32 *_used, char *output, u32 *_out_len); + +void phydm_wt_reg_pwr(void *dm_void, boolean is_ofst1, boolean pwr_ofst_en, + s8 pwr_ofst); + +void phydm_wt_ram_pwr(void *dm_void, u8 macid, boolean is_ofst1, + boolean pwr_ofst_en, s8 pwr_ofst); + + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void odm_dynamic_tx_power_win(void *dm_void); +#endif + +#endif +#endif diff --git a/hal/phydm/phydm_features.h b/hal/phydm/phydm_features.h new file mode 100644 index 0000000..bbbc9ed --- /dev/null +++ b/hal/phydm/phydm_features.h @@ -0,0 +1,82 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_FEATURES_H__ +#define __PHYDM_FEATURES_H__ + +#define CONFIG_RUN_IN_DRV +#define ODM_DC_CANCELLATION_SUPPORT (ODM_RTL8188F | \ + ODM_RTL8710B | \ + ODM_RTL8192F | \ + ODM_RTL8821C | \ + ODM_RTL8822B | \ + ODM_RTL8721D | \ + ODM_RTL8723D | \ + ODM_RTL8710C) +#define ODM_RECEIVER_BLOCKING_SUPPORT (ODM_RTL8188E | ODM_RTL8192E) +#define ODM_DYM_BW_INDICATION_SUPPORT (ODM_RTL8821C | \ + ODM_RTL8822B | \ + ODM_RTL8822C) + +/*@20170103 YuChen add for FW API*/ +#define PHYDM_FW_API_ENABLE_8822B 1 +#define PHYDM_FW_API_FUNC_ENABLE_8822B 1 +#define PHYDM_FW_API_ENABLE_8821C 1 +#define PHYDM_FW_API_FUNC_ENABLE_8821C 1 +#define PHYDM_FW_API_ENABLE_8195B 1 +#define PHYDM_FW_API_FUNC_ENABLE_8195B 1 +#define PHYDM_FW_API_ENABLE_8198F 1 +#define PHYDM_FW_API_FUNC_ENABLE_8198F 1 +#define PHYDM_FW_API_ENABLE_8822C 1 +#define PHYDM_FW_API_FUNC_ENABLE_8822C 1 +#define PHYDM_FW_API_ENABLE_8814B 1 +#define PHYDM_FW_API_FUNC_ENABLE_8814B 1 +#define PHYDM_FW_API_ENABLE_8812F 1 +#define PHYDM_FW_API_FUNC_ENABLE_8812F 1 +#define PHYDM_FW_API_ENABLE_8197G 1 +#define PHYDM_FW_API_FUNC_ENABLE_8197G 1 +#define PHYDM_FW_API_ENABLE_8723F 1 +#define PHYDM_FW_API_FUNC_ENABLE_8723F 1 + +#define CONFIG_POWERSAVING 0 + +#ifdef BEAMFORMING_SUPPORT +#if (BEAMFORMING_SUPPORT) + #define PHYDM_BEAMFORMING_SUPPORT +#endif +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "phydm_features_win.h" +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "phydm_features_ce.h" + /*@#include "phydm_features_ce2_kernel.h"*/ +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "phydm_features_ap.h" +#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) + #include "phydm_features_iot.h" +#endif + +#endif diff --git a/hal/phydm/phydm_features_ap.h b/hal/phydm/phydm_features_ap.h new file mode 100644 index 0000000..38a0eeb --- /dev/null +++ b/hal/phydm/phydm_features_ap.h @@ -0,0 +1,227 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __PHYDM_FEATURES_AP_H__ +#define __PHYDM_FEATURES_AP_H__ + +#if (RTL8814A_SUPPORT || RTL8821C_SUPPORT || RTL8822B_SUPPORT ||\ + RTL8197F_SUPPORT || RTL8192F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8812F_SUPPORT || RTL8814B_SUPPORT ||\ + RTL8197G_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_LA_MODE_SUPPORT 1 +#else + #define PHYDM_LA_MODE_SUPPORT 0 +#endif + +#if (RTL8822B_SUPPORT || RTL8812A_SUPPORT || RTL8197F_SUPPORT ||\ + RTL8192F_SUPPORT) + #define DYN_ANT_WEIGHTING_SUPPORT +#endif + +#if (RTL8822B_SUPPORT || RTL8198F_SUPPORT || RTL8814B_SUPPORT ||\ + RTL8197G_SUPPORT || RTL8812F_SUPPORT || RTL8723F_SUPPORT) + #define FAHM_SUPPORT +#endif + +#if (RTL8197G_SUPPORT || RTL8812F_SUPPORT || RTL8723F_SUPPORT) + #define IFS_CLM_SUPPORT +#endif + #define NHM_SUPPORT + #define CLM_SUPPORT + +#if (RTL8812F_SUPPORT) + /*#define PHYDM_PHYSTAUS_AUTO_SWITCH*/ +#endif + +#if (RTL8197F_SUPPORT) + /*#define PHYDM_TDMA_DIG_SUPPORT*/ +#endif + +#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT || RTL8812F_SUPPORT ||\ + RTL8197G_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_TDMA_DIG_SUPPORT 1 + #ifdef PHYDM_TDMA_DIG_SUPPORT + #define IS_USE_NEW_TDMA /*new tdma dig test*/ + #endif +#endif + +#if (RTL8197F_SUPPORT || RTL8822B_SUPPORT ||\ + RTL8198F_SUPPORT || RTL8814B_SUPPORT || RTL8812F_SUPPORT) + #define PHYDM_LNA_SAT_CHK_SUPPORT + #ifdef PHYDM_LNA_SAT_CHK_SUPPORT + + #if (RTL8197F_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_SUPPORT_TYPE1*/ + #endif + + #if (RTL8822B_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_TYPE2*/ + #endif + + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT || RTL8812F_SUPPORT) + #define PHYDM_LNA_SAT_CHK_TYPE1 + #endif + #endif +#endif + +#if (RTL8822B_SUPPORT) + /*#define PHYDM_POWER_TRAINING_SUPPORT*/ +#endif + +#if (RTL8814B_SUPPORT || RTL8198F_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_PMAC_TX_SETTING_SUPPORT +#endif + +#if (RTL8814B_SUPPORT || RTL8198F_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_MP_SUPPORT +#endif + +#if (RTL8822B_SUPPORT) + #define PHYDM_TXA_CALIBRATION +#endif + +#if (RTL8188E_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT) + #define PHYDM_PRIMARY_CCA +#endif + +#if (RTL8188F_SUPPORT || RTL8710B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8192F_SUPPORT) + #define PHYDM_DC_CANCELLATION +#endif + +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT) + #define CONFIG_ADAPTIVE_SOML +#endif + +#if (RTL8812A_SUPPORT || RTL8821A_SUPPORT || RTL8881A_SUPPORT ||\ + RTL8192E_SUPPORT || RTL8723B_SUPPORT) + /*#define CONFIG_RA_FW_DBG_CODE*/ +#endif + +#if (RTL8192F_SUPPORT == 1) + /*#define CONFIG_8912F_SPUR_CALIBRATION*/ +#endif + +#if (RTL8822B_SUPPORT == 1) + /* #define CONFIG_8822B_SPUR_CALIBRATION */ +#endif + +#if (RTL8197G_SUPPORT) + #define CONFIG_DIRECTIONAL_BF +#endif + +#if (RTL8197G_SUPPORT || RTL8812F_SUPPORT || RTL8814B_SUPPORT) + #define CONFIG_DYNAMIC_TX_TWR +#endif + +#if (RTL8197G_SUPPORT || RTL8812F_SUPPORT) + #define PHYDM_HW_IGI +#endif + +#if (RTL8197G_SUPPORT || RTL8812F_SUPPORT) + #define CONFIG_DYNAMIC_TXCOLLISION_TH +#endif + +/*#define CONFIG_PSD_TOOL*/ +#define PHYDM_SUPPORT_CCKPD +#define PHYDM_SUPPORT_ADAPTIVITY +/*#define CONFIG_PATH_DIVERSITY*/ +/*#define CONFIG_RA_DYNAMIC_RTY_LIMIT*/ +/*#define CONFIG_RA_DYNAMIC_RATE_ID*/ +#define CONFIG_BB_TXBF_API +/*#define ODM_CONFIG_BT_COEXIST*/ +#define PHYDM_SUPPORT_RSSI_MONITOR +#if !defined(CONFIG_DISABLE_PHYDM_DEBUG_FUNCTION) + #define CONFIG_PHYDM_DEBUG_FUNCTION +#endif + +/* [ Configure Antenna Diversity ] */ +#if (RTL8188F_SUPPORT) + #ifdef CONFIG_ANTENNA_DIVERSITY + #define CONFIG_PHYDM_ANTENNA_DIVERSITY + #define CONFIG_S0S1_SW_ANTENNA_DIVERSITY + #endif +#endif + +#if defined(CONFIG_RTL_8881A_ANT_SWITCH) || defined(CONFIG_SLOT_0_ANT_SWITCH) || defined(CONFIG_SLOT_1_ANT_SWITCH) || defined(CONFIG_RTL_8197F_ANT_SWITCH) || defined(CONFIG_RTL_8197G_ANT_SWITCH) + #define CONFIG_PHYDM_ANTENNA_DIVERSITY + #define ODM_EVM_ENHANCE_ANTDIV + /*#define SKIP_EVM_ANTDIV_TRAINING_PATCH*/ + + /*----------*/ + #ifdef CONFIG_NO_2G_DIVERSITY_8197F + #define CONFIG_NO_2G_DIVERSITY + #elif defined(CONFIG_2G_CGCS_RX_DIVERSITY_8197F) + #define CONFIG_2G_CGCS_RX_DIVERSITY + #elif defined(CONFIG_2G_CG_TRX_DIVERSITY_8197F) + #define CONFIG_2G_CG_TRX_DIVERSITY + #endif + + /*----------*/ + #ifdef CONFIG_NO_2G_DIVERSITY_8197G + #define CONFIG_NO_2G_DIVERSITY + #elif defined(CONFIG_2G_CGCS_RX_DIVERSITY_8197G) + #define CONFIG_2G_CGCS_RX_DIVERSITY + #elif defined(CONFIG_2G_CG_TRX_DIVERSITY_8197G) + #define CONFIG_2G_CG_TRX_DIVERSITY + #endif + + #if (!defined(CONFIG_NO_2G_DIVERSITY) && !defined(CONFIG_2G5G_CG_TRX_DIVERSITY_8881A) && !defined(CONFIG_2G_CGCS_RX_DIVERSITY) && !defined(CONFIG_2G_CG_TRX_DIVERSITY) && !defined(CONFIG_2G_CG_SMART_ANT_DIVERSITY)) + #define CONFIG_NO_2G_DIVERSITY + #endif + + #ifdef CONFIG_NO_5G_DIVERSITY_8881A + #define CONFIG_NO_5G_DIVERSITY + #elif defined(CONFIG_5G_CGCS_RX_DIVERSITY_8881A) + #define CONFIG_5G_CGCS_RX_DIVERSITY + #elif defined(CONFIG_5G_CG_TRX_DIVERSITY_8881A) + #define CONFIG_5G_CG_TRX_DIVERSITY + #elif defined(CONFIG_2G5G_CG_TRX_DIVERSITY_8881A) + #define CONFIG_2G5G_CG_TRX_DIVERSITY + #endif + #if (!defined(CONFIG_NO_5G_DIVERSITY) && !defined(CONFIG_5G_CGCS_RX_DIVERSITY) && !defined(CONFIG_5G_CG_TRX_DIVERSITY) && !defined(CONFIG_2G5G_CG_TRX_DIVERSITY) && !defined(CONFIG_5G_CG_SMART_ANT_DIVERSITY)) + #define CONFIG_NO_5G_DIVERSITY + #endif + /*----------*/ + #if (defined(CONFIG_NO_2G_DIVERSITY) && defined(CONFIG_NO_5G_DIVERSITY)) + #define CONFIG_NOT_SUPPORT_ANTDIV + #elif (!defined(CONFIG_NO_2G_DIVERSITY) && defined(CONFIG_NO_5G_DIVERSITY)) + #define CONFIG_2G_SUPPORT_ANTDIV + #elif (defined(CONFIG_NO_2G_DIVERSITY) && !defined(CONFIG_NO_5G_DIVERSITY)) + #define CONFIG_5G_SUPPORT_ANTDIV + #elif ((!defined(CONFIG_NO_2G_DIVERSITY) && !defined(CONFIG_NO_5G_DIVERSITY)) || defined(CONFIG_2G5G_CG_TRX_DIVERSITY)) + #define CONFIG_2G5G_SUPPORT_ANTDIV + #endif + /*----------*/ +#endif /*Antenna Diveristy*/ + +/*[SmartAntenna]*/ +/*#define CONFIG_SMART_ANTENNA*/ +#ifdef CONFIG_SMART_ANTENNA + /*#define CONFIG_CUMITEK_SMART_ANTENNA*/ +#endif +#define CFG_DIG_DAMPING_CHK +/* --------------------------------------------------*/ +#ifdef PHYDM_BEAMFORMING_SUPPORT + #if (RTL8192F_SUPPORT || RTL8195B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8814B_SUPPORT || RTL8812F_SUPPORT) + #define DRIVER_BEAMFORMING_VERSION2 + #endif +#endif + +#endif diff --git a/hal/phydm/phydm_features_ce.h b/hal/phydm/phydm_features_ce.h new file mode 100644 index 0000000..5c11753 --- /dev/null +++ b/hal/phydm/phydm_features_ce.h @@ -0,0 +1,245 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_FEATURES_CE_H__ +#define __PHYDM_FEATURES_CE_H__ + +#if (RTL8814A_SUPPORT || RTL8821C_SUPPORT || RTL8822B_SUPPORT ||\ + RTL8197F_SUPPORT || RTL8192F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_LA_MODE_SUPPORT 1 +#else + #define PHYDM_LA_MODE_SUPPORT 0 +#endif + +#if (RTL8822B_SUPPORT || RTL8812A_SUPPORT || RTL8197F_SUPPORT ||\ + RTL8192F_SUPPORT) + #define DYN_ANT_WEIGHTING_SUPPORT +#endif + +#if (RTL8822B_SUPPORT || RTL8821C_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8814B_SUPPORT || RTL8723F_SUPPORT) + #define FAHM_SUPPORT +#endif + +#if (RTL8822C_SUPPORT || RTL8723F_SUPPORT) + #define IFS_CLM_SUPPORT +#endif + #define NHM_SUPPORT + #define CLM_SUPPORT + +#if (RTL8822C_SUPPORT) + #define NHM_DYM_PW_TH_SUPPORT +#endif + +#if (RTL8822C_SUPPORT) + /*@#define PHYDM_PHYSTAUS_AUTO_SWITCH*/ +#endif + +/*@#define PHYDM_TDMA_DIG_SUPPORT*/ + +#if (RTL8822B_SUPPORT || RTL8192F_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8723D_SUPPORT ) + #ifdef CONFIG_TDMADIG + #define PHYDM_TDMA_DIG_SUPPORT + #ifdef PHYDM_TDMA_DIG_SUPPORT + #define IS_USE_NEW_TDMA /*new tdma dig test*/ + #endif + #endif +#endif + +#if (RTL8814B_SUPPORT) + /*@#define PHYDM_TDMA_DIG_SUPPORT*/ + #ifdef PHYDM_TDMA_DIG_SUPPORT + /*@#define IS_USE_NEW_TDMA*/ /*new tdma dig test*/ + #endif +#endif + +#if (RTL8197F_SUPPORT || RTL8822B_SUPPORT || RTL8814B_SUPPORT) + /*@#define PHYDM_LNA_SAT_CHK_SUPPORT*/ + #ifdef PHYDM_LNA_SAT_CHK_SUPPORT + + #if (RTL8197F_SUPPORT) + /*@#define PHYDM_LNA_SAT_CHK_SUPPORT_TYPE1*/ + #endif + + #if (RTL8822B_SUPPORT) + /*@#define PHYDM_LNA_SAT_CHK_TYPE2*/ + #endif + + #if (RTL8814B_SUPPORT) + /*@#define PHYDM_LNA_SAT_CHK_TYPE1*/ + #endif + #endif +#endif + +#if (RTL8822B_SUPPORT || RTL8192F_SUPPORT || RTL8723D_SUPPORT) + #define PHYDM_POWER_TRAINING_SUPPORT +#endif + +#if (RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_PMAC_TX_SETTING_SUPPORT +#endif + +#if (RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_MP_SUPPORT +#endif + +#if (RTL8822C_SUPPORT) + #define PHYDM_CCK_RX_PATHDIV_SUPPORT +#endif + +#if (RTL8822B_SUPPORT) + #define PHYDM_TXA_CALIBRATION +#endif + +#if (RTL8188E_SUPPORT) + #define PHYDM_PRIMARY_CCA +#endif + +#if (RTL8188F_SUPPORT || RTL8710B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8192F_SUPPORT) + #define PHYDM_DC_CANCELLATION +#endif + +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT) + #define CONFIG_ADAPTIVE_SOML +#endif + +#if (RTL8188E_SUPPORT || RTL8192E_SUPPORT) + #define CONFIG_RECEIVER_BLOCKING +#endif + +#if (RTL8821C_SUPPORT || RTL8822C_SUPPORT || RTL8822B_SUPPORT) + #define CONFIG_BW_INDICATION +#endif + +#if (RTL8192F_SUPPORT) + /*#define CONFIG_8912F_SPUR_CALIBRATION*/ +#endif + +#if (RTL8822B_SUPPORT) + #define CONFIG_8822B_SPUR_CALIBRATION +#endif + +#ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR +#define CONFIG_DYNAMIC_TX_TWR +#endif +#if (RTL8822C_SUPPORT) +#define PHYDM_HW_IGI +#endif +#define PHYDM_SUPPORT_CCKPD +#define PHYDM_SUPPORT_ADAPTIVITY + +/*@Antenna Diversity*/ +#ifdef CONFIG_ANTENNA_DIVERSITY + #define CONFIG_PHYDM_ANTENNA_DIVERSITY + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + + #if (RTL8723B_SUPPORT || RTL8821A_SUPPORT ||\ + RTL8188F_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8723D_SUPPORT) + #define CONFIG_S0S1_SW_ANTENNA_DIVERSITY + #endif + + #if (RTL8821A_SUPPORT) + /*@#define CONFIG_HL_SMART_ANTENNA_TYPE1*/ + #endif + + #if (RTL8822B_SUPPORT) + /*@#define CONFIG_HL_SMART_ANTENNA_TYPE2*/ + #endif + + #endif +#endif + +#if (RTL8822B_SUPPORT || RTL8822C_SUPPORT || RTL8192F_SUPPORT) + #define CONFIG_PATH_DIVERSITY +#endif + +/*@[SmartAntenna]*/ +/*@#define CONFIG_SMART_ANTENNA*/ +#ifdef CONFIG_SMART_ANTENNA + /*@#define CONFIG_CUMITEK_SMART_ANTENNA*/ +#endif +/* @--------------------------------------------------*/ + +#ifdef CONFIG_DFS_MASTER + #define CONFIG_PHYDM_DFS_MASTER +#endif + +#if (RTL8812A_SUPPORT || RTL8821A_SUPPORT || RTL8881A_SUPPORT ||\ + RTL8192E_SUPPORT || RTL8723B_SUPPORT) + /*@#define CONFIG_RA_FW_DBG_CODE*/ +#endif + +#define CONFIG_PSD_TOOL +/*@#define CONFIG_ANT_DETECTION*/ +/*@#define CONFIG_RA_DYNAMIC_RTY_LIMIT*/ +#define CONFIG_BB_TXBF_API +#define CONFIG_PHYDM_DEBUG_FUNCTION + +#ifdef CONFIG_BT_COEXIST + #define ODM_CONFIG_BT_COEXIST +#endif +#define PHYDM_SUPPORT_RSSI_MONITOR +#define PHYDM_AUTO_DEGBUG +#define CFG_DIG_DAMPING_CHK + + +#ifdef PHYDM_BEAMFORMING_SUPPORT + #if (RTL8812A_SUPPORT || RTL8821A_SUPPORT || RTL8192E_SUPPORT ||\ + RTL8814A_SUPPORT || RTL8881A_SUPPORT) + #define PHYDM_BEAMFORMING_VERSION1 + #endif + #if (RTL8192F_SUPPORT || RTL8195B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8814B_SUPPORT) + #define DRIVER_BEAMFORMING_VERSION2 + #endif +#endif + +#if (RTL8822B_SUPPORT || RTL8822C_SUPPORT) + #ifdef CONFIG_MCC_MODE + #define CONFIG_MCC_DM + #endif +#endif + +#if (RTL8822B_SUPPORT) + #ifdef CONFIG_DYNAMIC_BYPASS_MODE + #define CONFIG_DYNAMIC_BYPASS + #endif +#endif + +#if (RTL8822B_SUPPORT || RTL8192F_SUPPORT) + #define CONFIG_DIRECTIONAL_BF +#endif + +#if (RTL8822C_SUPPORT) + #define CONFIG_MU_RSOML +#endif + +#endif diff --git a/hal/phydm/phydm_features_ce2_kernel.h b/hal/phydm/phydm_features_ce2_kernel.h new file mode 100644 index 0000000..c206ea6 --- /dev/null +++ b/hal/phydm/phydm_features_ce2_kernel.h @@ -0,0 +1,84 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_FEATURES_CE_H__ +#define __PHYDM_FEATURES_CE_H__ + +#define PHYDM_LA_MODE_SUPPORT 0 + +#if (RTL8822B_SUPPORT || RTL8812A_SUPPORT || RTL8197F_SUPPORT ||\ + RTL8192F_SUPPORT) + #define DYN_ANT_WEIGHTING_SUPPORT +#endif + +#if (RTL8822B_SUPPORT || RTL8821C_SUPPORT) + #define FAHM_SUPPORT +#endif + #define NHM_SUPPORT + #define CLM_SUPPORT + +#if (RTL8822B_SUPPORT) + #define PHYDM_TXA_CALIBRATION +#endif + +#if (RTL8188F_SUPPORT || RTL8710B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8192F_SUPPORT) + #define PHYDM_DC_CANCELLATION +#endif + +#if (RTL8192F_SUPPORT == 1) + /*#define CONFIG_8912F_SPUR_CALIBRATION*/ +#endif + +#if (RTL8822B_SUPPORT == 1) + /* #define CONFIG_8822B_SPUR_CALIBRATION */ +#endif + +#define PHYDM_SUPPORT_CCKPD +#define PHYDM_SUPPORT_ADAPTIVITY + +#ifdef CONFIG_DFS_MASTER + #define CONFIG_PHYDM_DFS_MASTER +#endif + +#define CONFIG_BB_TXBF_API +#define CONFIG_PHYDM_DEBUG_FUNCTION + +#ifdef CONFIG_BT_COEXIST + #define ODM_CONFIG_BT_COEXIST +#endif +#define PHYDM_SUPPORT_RSSI_MONITOR +#define CFG_DIG_DAMPING_CHK + + +#ifdef PHYDM_BEAMFORMING_SUPPORT + #if (RTL8192F_SUPPORT || RTL8195B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8814B_SUPPORT) + #define DRIVER_BEAMFORMING_VERSION2 + #endif +#endif + +#endif diff --git a/hal/phydm/phydm_features_iot.h b/hal/phydm/phydm_features_iot.h new file mode 100644 index 0000000..ce8793e --- /dev/null +++ b/hal/phydm/phydm_features_iot.h @@ -0,0 +1,177 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_FEATURES_IOT_H__ +#define __PHYDM_FEATURES_IOT_H__ + +#if (RTL8814A_SUPPORT || RTL8821C_SUPPORT || RTL8822B_SUPPORT ||\ + RTL8197F_SUPPORT || RTL8192F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8195B_SUPPORT) + #define PHYDM_LA_MODE_SUPPORT 1 +#else + #define PHYDM_LA_MODE_SUPPORT 0 +#endif + +#if (RTL8822B_SUPPORT || RTL8812A_SUPPORT || RTL8197F_SUPPORT ||\ + RTL8192F_SUPPORT) + #define DYN_ANT_WEIGHTING_SUPPORT +#endif + +#if (RTL8822B_SUPPORT || RTL8821C_SUPPORT) + #define FAHM_SUPPORT +#endif + #define NHM_SUPPORT + #define CLM_SUPPORT + +/*#define PHYDM_TDMA_DIG_SUPPORT*/ + +#if (RTL8197F_SUPPORT || RTL8822B_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_SUPPORT*/ + #ifdef PHYDM_LNA_SAT_CHK_SUPPORT + #if (RTL8197F_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_SUPPORT_TYPE1*/ + #endif + + #if (RTL8822B_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_TYPE2*/ + #endif + #endif +#endif + +#if (RTL8822B_SUPPORT || RTL8721D_SUPPORT || RTL8710C_SUPPORT) + #define PHYDM_POWER_TRAINING_SUPPORT +#endif + +#if (RTL8822C_SUPPORT) + /* #define PHYDM_PMAC_TX_SETTING_SUPPORT */ +#endif + +#if (RTL8822C_SUPPORT) + /* #define PHYDM_MP_SUPPORT */ +#endif + +#if (RTL8822B_SUPPORT) + #define PHYDM_TXA_CALIBRATION +#endif + +#if (RTL8188E_SUPPORT) + #define PHYDM_PRIMARY_CCA +#endif + +#if (RTL8188F_SUPPORT || RTL8710B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8721D_SUPPORT || RTL8710C_SUPPORT) + #define PHYDM_DC_CANCELLATION +#endif + +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT) + #define CONFIG_ADAPTIVE_SOML +#endif + +#if (RTL8822B_SUPPORT) + /*#define CONFIG_DYNAMIC_RX_PATH*/ +#endif + +#if (RTL8822B_SUPPORT == 1) + /* #define CONFIG_8822B_SPUR_CALIBRATION */ +#endif + +#if (RTL8188E_SUPPORT || RTL8192E_SUPPORT) + #define CONFIG_RECEIVER_BLOCKING +#endif + +#ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR +#define CONFIG_DYNAMIC_TX_TWR +#endif +#define PHYDM_SUPPORT_CCKPD +#define PHYDM_SUPPORT_ADAPTIVITY + +/*Antenna Diversity*/ +#ifdef CONFIG_ANTENNA_DIVERSITY + #define CONFIG_PHYDM_ANTENNA_DIVERSITY + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + + #if (RTL8723B_SUPPORT || RTL8821A_SUPPORT ||\ + RTL8188F_SUPPORT || RTL8821C_SUPPORT || RTL8195B_SUPPORT) + #define CONFIG_S0S1_SW_ANTENNA_DIVERSITY + #endif + + #if (RTL8710C_SUPPORT) + //#define CONFIG_S0S1_SW_ANTENNA_DIVERSITY + #endif + + #if (RTL8821A_SUPPORT) + /*#define CONFIG_HL_SMART_ANTENNA_TYPE1*/ + #endif + + #if (RTL8822B_SUPPORT) + /*#define CONFIG_HL_SMART_ANTENNA_TYPE2*/ + #endif + #endif +#endif + +/*[SmartAntenna]*/ +/*#define CONFIG_SMART_ANTENNA*/ +#ifdef CONFIG_SMART_ANTENNA + /*#define CONFIG_CUMITEK_SMART_ANTENNA*/ +#endif +/* --------------------------------------------------*/ + +#ifdef CONFIG_DFS_MASTER + #define CONFIG_PHYDM_DFS_MASTER +#endif + +#if (RTL8812A_SUPPORT || RTL8821A_SUPPORT || RTL8881A_SUPPORT ||\ + RTL8192E_SUPPORT || RTL8723B_SUPPORT) + /*#define CONFIG_RA_FW_DBG_CODE*/ +#endif + +#define CONFIG_PSD_TOOL +/*#define CONFIG_RA_DBG_CMD*/ +/*#define CONFIG_ANT_DETECTION*/ +/*#define CONFIG_PATH_DIVERSITY*/ +/*#define CONFIG_RA_DYNAMIC_RTY_LIMIT*/ +//#define CONFIG_BB_TXBF_API +#if DBG +#define CONFIG_PHYDM_DEBUG_FUNCTION +#endif + +#ifdef CONFIG_BT_COEXIST + #define ODM_CONFIG_BT_COEXIST +#endif +#define PHYDM_SUPPORT_RSSI_MONITOR +/*#define PHYDM_AUTO_DEGBUG*/ +#define CFG_DIG_DAMPING_CHK + +#ifdef PHYDM_BEAMFORMING_SUPPORT + #if (RTL8192F_SUPPORT || RTL8195B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8814B_SUPPORT) + #define DRIVER_BEAMFORMING_VERSION2 + #define CONFIG_BB_TXBF_API + #endif +#endif + +#endif diff --git a/hal/phydm/phydm_features_win.h b/hal/phydm/phydm_features_win.h new file mode 100644 index 0000000..824699e --- /dev/null +++ b/hal/phydm/phydm_features_win.h @@ -0,0 +1,215 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __PHYDM_FEATURES_WIN_H__ +#define __PHYDM_FEATURES_WIN_H__ + +#if (RTL8814A_SUPPORT || RTL8821C_SUPPORT || RTL8822B_SUPPORT ||\ + RTL8197F_SUPPORT || RTL8192F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_LA_MODE_SUPPORT 1 +#else + #define PHYDM_LA_MODE_SUPPORT 0 +#endif + +#if (RTL8822B_SUPPORT || RTL8812A_SUPPORT || RTL8197F_SUPPORT ||\ + RTL8192F_SUPPORT) + #define DYN_ANT_WEIGHTING_SUPPORT +#endif + +#if (RTL8822B_SUPPORT || RTL8821C_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8814B_SUPPORT || RTL8723F_SUPPORT) + #define FAHM_SUPPORT +#endif + +#if (RTL8822C_SUPPORT || RTL8723F_SUPPORT) + #define IFS_CLM_SUPPORT +#endif + #define NHM_SUPPORT + #define CLM_SUPPORT + +#if (RTL8822C_SUPPORT) + #define NHM_DYM_PW_TH_SUPPORT +#endif + +#if (RTL8822C_SUPPORT) + #define PHYDM_PHYSTAUS_AUTO_SWITCH +#endif + +/*#define PHYDM_TDMA_DIG_SUPPORT*/ + +#if (RTL8814B_SUPPORT) + /*#define PHYDM_TDMA_DIG_SUPPORT*/ + #ifdef PHYDM_TDMA_DIG_SUPPORT + /*#define IS_USE_NEW_TDMA*/ /*new tdma dig test*/ + #endif +#endif + +#if (RTL8197F_SUPPORT || RTL8822B_SUPPORT || RTL8814B_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_SUPPORT*/ + #ifdef PHYDM_LNA_SAT_CHK_SUPPORT + + #if (RTL8197F_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_SUPPORT_TYPE1*/ + #endif + + #if (RTL8822B_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_TYPE2*/ + #endif + + #if (RTL8814B_SUPPORT) + /*#define PHYDM_LNA_SAT_CHK_TYPE1*/ + #endif + #endif +#endif + +#if (RTL8822B_SUPPORT || RTL8710B_SUPPORT || RTL8723D_SUPPORT ||\ + RTL8192F_SUPPORT) + #define PHYDM_POWER_TRAINING_SUPPORT +#endif + +#if (RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_PMAC_TX_SETTING_SUPPORT +#endif + +#if (RTL8822C_SUPPORT || RTL8814B_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_MP_SUPPORT +#endif + +#if (RTL8822C_SUPPORT) + #define PHYDM_CCK_RX_PATHDIV_SUPPORT +#endif + +#if (RTL8822B_SUPPORT) + #define PHYDM_TXA_CALIBRATION +#endif + +#if (RTL8188E_SUPPORT || RTL8192E_SUPPORT) + #define PHYDM_PRIMARY_CCA +#endif + +#if (RTL8188F_SUPPORT || RTL8710B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8192F_SUPPORT) + #define PHYDM_DC_CANCELLATION +#endif + +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT) + #define CONFIG_ADAPTIVE_SOML +#endif + +#if (RTL8192F_SUPPORT) + #define CONFIG_8912F_SPUR_CALIBRATION +#endif + +/*Antenna Diversity*/ +#define CONFIG_PHYDM_ANTENNA_DIVERSITY +#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + + #if (RTL8723B_SUPPORT || RTL8821A_SUPPORT || RTL8188F_SUPPORT ||\ + RTL8821C_SUPPORT || RTL8723D_SUPPORT) + #define CONFIG_S0S1_SW_ANTENNA_DIVERSITY + #endif + + #if (RTL8822B_SUPPORT) + /*#define ODM_EVM_ENHANCE_ANTDIV*/ + /*#define CONFIG_2T3R_ANTENNA*/ + /*#define CONFIG_2T4R_ANTENNA*/ + #endif + + /* --[SmtAnt]-----------------------------------------*/ + #if (RTL8821A_SUPPORT) + /*#define CONFIG_HL_SMART_ANTENNA_TYPE1*/ + #define CONFIG_FAT_PATCH + #endif + + #if (RTL8822B_SUPPORT) + /*#define CONFIG_HL_SMART_ANTENNA_TYPE2*/ + #endif + + #if (defined(CONFIG_HL_SMART_ANTENNA_TYPE1) || defined(CONFIG_HL_SMART_ANTENNA_TYPE2)) + #define CONFIG_HL_SMART_ANTENNA + #endif + + /* --------------------------------------------------*/ + +#endif + +#if (RTL8822B_SUPPORT || RTL8822C_SUPPORT || RTL8192F_SUPPORT) + #define CONFIG_PATH_DIVERSITY +#endif + +/*[SmartAntenna]*/ +#define CONFIG_SMART_ANTENNA +#ifdef CONFIG_SMART_ANTENNA + /*#define CONFIG_CUMITEK_SMART_ANTENNA*/ +#endif + /* --------------------------------------------------*/ + +#if (RTL8188E_SUPPORT || RTL8192E_SUPPORT) + #define CONFIG_RECEIVER_BLOCKING +#endif + +#if (RTL8821C_SUPPORT || RTL8822C_SUPPORT || RTL8822B_SUPPORT) + #define CONFIG_BW_INDICATION +#endif + +#if (RTL8812A_SUPPORT || RTL8821A_SUPPORT || RTL8881A_SUPPORT ||\ + RTL8192E_SUPPORT || RTL8723B_SUPPORT) + #define CONFIG_RA_FW_DBG_CODE +#endif + +/* #ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR */ +#define CONFIG_DYNAMIC_TX_TWR +/* #endif */ +#if (RTL8822C_SUPPORT) +#define PHYDM_HW_IGI +#endif +#define CONFIG_PSD_TOOL +#define PHYDM_SUPPORT_ADAPTIVITY +#define PHYDM_SUPPORT_CCKPD +#if (defined(PHYDM_SUPPORT_CCKPD) && RTL8822C_SUPPORT) + #define PHYDM_DCC_ENHANCE +#endif +/*#define CONFIG_RA_DYNAMIC_RTY_LIMIT*/ +#define CONFIG_ANT_DETECTION +#define CONFIG_BB_TXBF_API +#define ODM_CONFIG_BT_COEXIST +#define CONFIG_PHYDM_DFS_MASTER +#define PHYDM_SUPPORT_RSSI_MONITOR +#define PHYDM_AUTO_DEGBUG +#define CONFIG_PHYDM_DEBUG_FUNCTION +#define CFG_DIG_DAMPING_CHK + +#ifdef PHYDM_BEAMFORMING_SUPPORT + #if (RTL8812A_SUPPORT || RTL8821A_SUPPORT || RTL8192E_SUPPORT ||\ + RTL8814A_SUPPORT || RTL8881A_SUPPORT) + #define PHYDM_BEAMFORMING_VERSION1 + #endif + #if (RTL8192F_SUPPORT || RTL8195B_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8198F_SUPPORT ||\ + RTL8822C_SUPPORT || RTL8814B_SUPPORT) + #define DRIVER_BEAMFORMING_VERSION2 + #endif +#endif + +#if (RTL8822B_SUPPORT || RTL8192F_SUPPORT) + /*#define CONFIG_DIRECTIONAL_BF*/ +#endif + +#if (RTL8822C_SUPPORT) + #define CONFIG_MU_RSOML +#endif + +#endif diff --git a/hal/phydm/phydm_hwconfig.c b/hal/phydm/phydm_hwconfig.c new file mode 100644 index 0000000..1e35891 --- /dev/null +++ b/hal/phydm/phydm_hwconfig.c @@ -0,0 +1,1674 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#define READ_AND_CONFIG_MP(ic, txt) (odm_read_and_config_mp_##ic##txt(dm)) +#define READ_AND_CONFIG_TC(ic, txt) (odm_read_and_config_tc_##ic##txt(dm)) + +#if (PHYDM_TESTCHIP_SUPPORT == 1) +#define READ_AND_CONFIG(ic, txt) \ + do { \ + if (dm->is_mp_chip) \ + READ_AND_CONFIG_MP(ic, txt); \ + else \ + READ_AND_CONFIG_TC(ic, txt); \ + } while (0) +#else +#define READ_AND_CONFIG READ_AND_CONFIG_MP +#endif + +#define GET_VERSION_MP(ic, txt) (odm_get_version_mp_##ic##txt()) +#define GET_VERSION_TC(ic, txt) (odm_get_version_tc_##ic##txt()) + +#if (PHYDM_TESTCHIP_SUPPORT == 1) +#define GET_VERSION(ic, txt) (dm->is_mp_chip ? GET_VERSION_MP(ic, txt) : GET_VERSION_TC(ic, txt)) +#else +#define GET_VERSION(ic, txt) GET_VERSION_MP(ic, txt) +#endif + +enum hal_status +odm_config_rf_with_header_file(struct dm_struct *dm, + enum odm_rf_config_type config_type, + u8 e_rf_path) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PMGNT_INFO mgnt_info = &((PADAPTER)adapter)->MgntInfo; +#endif + enum hal_status result = HAL_STATUS_SUCCESS; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===>%s (%s)\n", __func__, + (dm->is_mp_chip) ? "MPChip" : "TestChip"); + PHYDM_DBG(dm, ODM_COMP_INIT, + "support_platform: 0x%X, support_interface: 0x%X, board_type: 0x%X\n", + dm->support_platform, dm->support_interface, dm->board_type); + +/* @1 AP doesn't use PHYDM power tracking table in these ICs */ +#if (DM_ODM_SUPPORT_TYPE != ODM_AP) +#if (RTL8812A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8812a, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8812a, _radiob); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) && (DEV_BUS_TYPE == RT_PCI_INTERFACE) + HAL_DATA_TYPE * hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + if ((hal_data->EEPROMSVID == 0x17AA && hal_data->EEPROMSMID == 0xA811) || + (hal_data->EEPROMSVID == 0x10EC && hal_data->EEPROMSMID == 0xA812) || + (hal_data->EEPROMSVID == 0x10EC && hal_data->EEPROMSMID == 0x8812)) + READ_AND_CONFIG_MP(8812a, _txpwr_lmt_hm812a03); + else +#endif + READ_AND_CONFIG_MP(8812a, _txpwr_lmt); + } + } +#endif +#if (RTL8821A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8821a, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + if (dm->support_interface == ODM_ITRF_USB) { + if (dm->ext_pa_5g || dm->ext_lna_5g) + READ_AND_CONFIG_MP(8821a, _txpwr_lmt_8811a_u_fem); + else + READ_AND_CONFIG_MP(8821a, _txpwr_lmt_8811a_u_ipa); + } else { +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + if (mgnt_info->CustomerID == RT_CID_8821AE_ASUS_MB) + READ_AND_CONFIG_MP(8821a, _txpwr_lmt_8821a_sar_8mm); + else if (mgnt_info->CustomerID == RT_CID_ASUS_NB) + READ_AND_CONFIG_MP(8821a, _txpwr_lmt_8821a_sar_5mm); + else +#endif + READ_AND_CONFIG_MP(8821a, _txpwr_lmt_8821a); + } + } + } +#endif +#if (RTL8192E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192E) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8192e, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8192e, _radiob); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) && (DEV_BUS_TYPE == RT_PCI_INTERFACE) /*Refine by Vincent Lan for 5mm SAR pwr limit*/ + HAL_DATA_TYPE * hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + + if ((hal_data->EEPROMSVID == 0x11AD && hal_data->EEPROMSMID == 0x8192) || + (hal_data->EEPROMSVID == 0x11AD && hal_data->EEPROMSMID == 0x8193)) + READ_AND_CONFIG_MP(8192e, _txpwr_lmt_8192e_sar_5mm); + else +#endif + READ_AND_CONFIG_MP(8192e, _txpwr_lmt); + } + } +#endif +#if (RTL8723D_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8723D) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8723d, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + READ_AND_CONFIG_MP(8723d, _txpwr_lmt); + } + } +#endif +/* @JJ ADD 20161014 */ +#if (RTL8710B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8710B) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8710b, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) + READ_AND_CONFIG_MP(8710b, _txpwr_lmt); + } +#endif + +#endif /* @(DM_ODM_SUPPORT_TYPE != ODM_AP) */ +/* @1 All platforms support */ +#if (RTL8188E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188E) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8188e, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) + READ_AND_CONFIG_MP(8188e, _txpwr_lmt); + } +#endif +#if (RTL8723B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8723B) { + if (config_type == CONFIG_RF_RADIO) + READ_AND_CONFIG_MP(8723b, _radioa); + else if (config_type == CONFIG_RF_TXPWR_LMT) + READ_AND_CONFIG_MP(8723b, _txpwr_lmt); + } +#endif +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814A) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8814a, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8814a, _radiob); + else if (e_rf_path == RF_PATH_C) + READ_AND_CONFIG_MP(8814a, _radioc); + else if (e_rf_path == RF_PATH_D) + READ_AND_CONFIG_MP(8814a, _radiod); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8814a, _txpwr_lmt_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8814a, _txpwr_lmt_type1); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8814a, _txpwr_lmt_type2); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8814a, _txpwr_lmt_type3); + else if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8814a, _txpwr_lmt_type5); + else if (dm->rfe_type == 7) + READ_AND_CONFIG_MP(8814a, _txpwr_lmt_type7); + else if (dm->rfe_type == 8) + READ_AND_CONFIG_MP(8814a, _txpwr_lmt_type8); + else + READ_AND_CONFIG_MP(8814a, _txpwr_lmt); + } + } +#endif +#if (RTL8703B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8703B) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8703b, _radioa); + } + } +#endif +#if (RTL8188F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188F) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8188f, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) + READ_AND_CONFIG_MP(8188f, _txpwr_lmt); + } +#endif +#if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8822b, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8822b, _radiob); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type5); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type2); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type3); + else if (dm->rfe_type == 4) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type4); + else if (dm->rfe_type == 12) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type12); + else if (dm->rfe_type == 15) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type15); + else if (dm->rfe_type == 16) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type16); + else if (dm->rfe_type == 17) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type17); + else if (dm->rfe_type == 18) + READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type18); + //else if (dm->rfe_type == 19) + //READ_AND_CONFIG_MP(8822b, _txpwr_lmt_type19); + else + READ_AND_CONFIG_MP(8822b, _txpwr_lmt); + } + } +#endif + +#if (RTL8197F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197F) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8197f, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8197f, _radiob); + } + } +#endif +/*@jj add 20170822*/ +#if (RTL8192F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192F) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8192f, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8192f, _radiob); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type1); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type2); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type3); + else if (dm->rfe_type == 4) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type4); + else if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type5); + else if (dm->rfe_type == 6) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type6); + else if (dm->rfe_type == 7) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type7); + else if (dm->rfe_type == 8) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type8); + else if (dm->rfe_type == 9) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type9); + else if (dm->rfe_type == 10) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type10); + else if (dm->rfe_type == 11) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type11); + else if (dm->rfe_type == 12) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type12); + else if (dm->rfe_type == 13) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type13); + else if (dm->rfe_type == 14) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type14); + else if (dm->rfe_type == 15) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type15); + else if (dm->rfe_type == 16) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type16); + else if (dm->rfe_type == 17) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type17); + else if (dm->rfe_type == 18) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type18); + else if (dm->rfe_type == 19) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type19); + else if (dm->rfe_type == 20) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type20); + else if (dm->rfe_type == 21) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type21); + else if (dm->rfe_type == 22) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type22); + else if (dm->rfe_type == 23) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type23); + else if (dm->rfe_type == 24) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type24); + else if (dm->rfe_type == 25) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type25); + else if (dm->rfe_type == 26) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type26); + else if (dm->rfe_type == 27) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type27); + else if (dm->rfe_type == 28) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type28); + else if (dm->rfe_type == 29) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type29); + else if (dm->rfe_type == 30) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type30); + else if (dm->rfe_type == 31) + READ_AND_CONFIG_MP(8192f, _txpwr_lmt_type31); + else + READ_AND_CONFIG_MP(8192f, _txpwr_lmt); + } + } +#endif +#if (RTL8721D_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8721D) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8721d, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + if (dm->power_voltage == ODM_POWER_18V) + READ_AND_CONFIG_MP(8721d, _txpwr_lmt_type0); + else + READ_AND_CONFIG_MP(8721d, _txpwr_lmt_type1); + } + } +#endif + +#if (RTL8710C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8710C) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8710c, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) + READ_AND_CONFIG_MP(8710c, _txpwr_lmt); + } +#endif + +#if (RTL8821C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821C) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG(8821c, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + READ_AND_CONFIG(8821c, _txpwr_lmt); + } + } +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG(8195b, _radioa); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + READ_AND_CONFIG(8195b, _txpwr_lmt); + } + } +#endif +#if (RTL8198F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8198F) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8198f, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8198f, _radiob); + else if (e_rf_path == RF_PATH_C) + READ_AND_CONFIG_MP(8198f, _radioc); + else if (e_rf_path == RF_PATH_D) + READ_AND_CONFIG_MP(8198f, _radiod); + } + } +#endif +/*#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814B) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8814b, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8814b, _radiob); + else if (e_rf_path == RF_PATH_C) + READ_AND_CONFIG_MP(8814b, _radioc); + else if (e_rf_path == RF_PATH_D) + READ_AND_CONFIG_MP(8814b, _radiod); + } + } +#endif +*/ +#if (RTL8822C_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822C) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8822c, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8822c, _radiob); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8822c, _txpwr_lmt_type5); + else + READ_AND_CONFIG_MP(8822c, _txpwr_lmt); + } + } +#endif +#if (RTL8723F_SUPPORT) + if (dm->support_ic_type == ODM_RTL8723F) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8723f, _radioa); + if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8723f, _radiob); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + READ_AND_CONFIG_MP(8723f, _txpwr_lmt); + } + } +#endif +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type == ODM_RTL8812F) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8812f, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8812f, _radiob); + } + } +#endif +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type == ODM_RTL8197G) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8197g, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8197g, _radiob); + } + } +#endif + + /*8814B need review, when phydm has related files*/ + #if (RTL8814B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8814B) { + if (config_type == CONFIG_RF_RADIO) { + if (e_rf_path == RF_PATH_A) + READ_AND_CONFIG_MP(8814b, _radioa); + else if (e_rf_path == RF_PATH_B) + READ_AND_CONFIG_MP(8814b, _radiob); + else if (e_rf_path == RF_PATH_C) + READ_AND_CONFIG_MP(8814b, _radioc); + else if (e_rf_path == RF_PATH_D) + READ_AND_CONFIG_MP(8814b, _radiod); + } + if (config_type == CONFIG_RF_SYN_RADIO) { + if (e_rf_path == RF_SYN0) + READ_AND_CONFIG_MP(8814b, _radiosyn0); + else if (e_rf_path == RF_SYN1) + READ_AND_CONFIG_MP(8814b, _radiosyn1); + } else if (config_type == CONFIG_RF_TXPWR_LMT) { + READ_AND_CONFIG_MP(8814b, _txpwr_lmt); + } + } + #endif + + if (config_type == CONFIG_RF_RADIO) { + if (dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) { + result = phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_END, + 0, + 0, + 0, + (enum rf_path)0, + 0); + PHYDM_DBG(dm, ODM_COMP_INIT, + "rf param offload end!result = %d", result); + } + } + + return result; +} + +enum hal_status +odm_config_rf_with_tx_pwr_track_header_file(struct dm_struct *dm) +{ + PHYDM_DBG(dm, ODM_COMP_INIT, "===>%s (%s)\n", __func__, + (dm->is_mp_chip) ? "MPChip" : "TestChip"); + PHYDM_DBG(dm, ODM_COMP_INIT, + "support_platform: 0x%X, support_interface: 0x%X, board_type: 0x%X\n", + dm->support_platform, dm->support_interface, dm->board_type); + +/* @1 AP doesn't use PHYDM power tracking table in these ICs */ +#if (DM_ODM_SUPPORT_TYPE != ODM_AP) +#if RTL8821A_SUPPORT + if (dm->support_ic_type == ODM_RTL8821) { + if (dm->support_interface == ODM_ITRF_PCIE) + READ_AND_CONFIG_MP(8821a, _txpowertrack_pcie); + else if (dm->support_interface == ODM_ITRF_USB) + READ_AND_CONFIG_MP(8821a, _txpowertrack_usb); + else if (dm->support_interface == ODM_ITRF_SDIO) + READ_AND_CONFIG_MP(8821a, _txpowertrack_sdio); + } +#endif +#if RTL8812A_SUPPORT + if (dm->support_ic_type == ODM_RTL8812) { + if (dm->support_interface == ODM_ITRF_PCIE) + READ_AND_CONFIG_MP(8812a, _txpowertrack_pcie); + else if (dm->support_interface == ODM_ITRF_USB) { + if (dm->rfe_type == 3 && dm->is_mp_chip) + READ_AND_CONFIG_MP(8812a, _txpowertrack_rfe3); + else + READ_AND_CONFIG_MP(8812a, _txpowertrack_usb); + } + } +#endif +#if RTL8192E_SUPPORT + if (dm->support_ic_type == ODM_RTL8192E) { + if (dm->support_interface == ODM_ITRF_PCIE) + READ_AND_CONFIG_MP(8192e, _txpowertrack_pcie); + else if (dm->support_interface == ODM_ITRF_USB) + READ_AND_CONFIG_MP(8192e, _txpowertrack_usb); + else if (dm->support_interface == ODM_ITRF_SDIO) + READ_AND_CONFIG_MP(8192e, _txpowertrack_sdio); + } +#endif +#if RTL8723D_SUPPORT + if (dm->support_ic_type == ODM_RTL8723D) { + if (dm->support_interface == ODM_ITRF_PCIE) + READ_AND_CONFIG_MP(8723d, _txpowertrack_pcie); + else if (dm->support_interface == ODM_ITRF_USB) + READ_AND_CONFIG_MP(8723d, _txpowertrack_usb); + else if (dm->support_interface == ODM_ITRF_SDIO) + READ_AND_CONFIG_MP(8723d, _txpowertrack_sdio); + + READ_AND_CONFIG_MP(8723d, _txxtaltrack); + } +#endif +/* @JJ ADD 20161014 */ +#if RTL8710B_SUPPORT + if (dm->support_ic_type == ODM_RTL8710B) { + if (dm->package_type == 1) + READ_AND_CONFIG_MP(8710b, _txpowertrack_qfn48m_smic); + else if (dm->package_type == 5) + READ_AND_CONFIG_MP(8710b, _txpowertrack_qfn48m_umc); + + READ_AND_CONFIG_MP(8710b, _txxtaltrack); + } +#endif +#if RTL8188E_SUPPORT + if (dm->support_ic_type == ODM_RTL8188E) { + if (odm_get_mac_reg(dm, R_0xf0, 0xF000) >= 8) { /*@if 0xF0[15:12] >= 8, SMIC*/ + if (dm->support_interface == ODM_ITRF_PCIE) + READ_AND_CONFIG_MP(8188e, _txpowertrack_pcie_icut); + else if (dm->support_interface == ODM_ITRF_USB) + READ_AND_CONFIG_MP(8188e, _txpowertrack_usb_icut); + else if (dm->support_interface == ODM_ITRF_SDIO) + READ_AND_CONFIG_MP(8188e, _txpowertrack_sdio_icut); + } else { /*@else 0xF0[15:12] < 8, TSMC*/ + if (dm->support_interface == ODM_ITRF_PCIE) + READ_AND_CONFIG_MP(8188e, _txpowertrack_pcie); + else if (dm->support_interface == ODM_ITRF_USB) + READ_AND_CONFIG_MP(8188e, _txpowertrack_usb); + else if (dm->support_interface == ODM_ITRF_SDIO) + READ_AND_CONFIG_MP(8188e, _txpowertrack_sdio); + } + } +#endif +#endif /* @(DM_ODM_SUPPORT_TYPE != ODM_AP) */ +/* @1 All platforms support */ +#if RTL8723B_SUPPORT + if (dm->support_ic_type == ODM_RTL8723B) { + if (dm->support_interface == ODM_ITRF_PCIE) + READ_AND_CONFIG_MP(8723b, _txpowertrack_pcie); + else if (dm->support_interface == ODM_ITRF_USB) + READ_AND_CONFIG_MP(8723b, _txpowertrack_usb); + else if (dm->support_interface == ODM_ITRF_SDIO) + READ_AND_CONFIG_MP(8723b, _txpowertrack_sdio); + } +#endif +#if RTL8814A_SUPPORT + if (dm->support_ic_type == ODM_RTL8814A) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8814a, _txpowertrack_type0); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8814a, _txpowertrack_type2); + else if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8814a, _txpowertrack_type5); + else if (dm->rfe_type == 7) + READ_AND_CONFIG_MP(8814a, _txpowertrack_type7); + else if (dm->rfe_type == 8) + READ_AND_CONFIG_MP(8814a, _txpowertrack_type8); + else + READ_AND_CONFIG_MP(8814a, _txpowertrack); + + READ_AND_CONFIG_MP(8814a, _txpowertssi); + } +#endif +#if RTL8703B_SUPPORT + if (dm->support_ic_type == ODM_RTL8703B) { + if (dm->support_interface == ODM_ITRF_USB) + READ_AND_CONFIG_MP(8703b, _txpowertrack_usb); + else if (dm->support_interface == ODM_ITRF_SDIO) + READ_AND_CONFIG_MP(8703b, _txpowertrack_sdio); + + READ_AND_CONFIG_MP(8703b, _txxtaltrack); + } +#endif +#if RTL8188F_SUPPORT + if (dm->support_ic_type == ODM_RTL8188F) { + if (dm->support_interface == ODM_ITRF_USB) + READ_AND_CONFIG_MP(8188f, _txpowertrack_usb); + else if (dm->support_interface == ODM_ITRF_SDIO) + READ_AND_CONFIG_MP(8188f, _txpowertrack_sdio); + } +#endif +#if RTL8822B_SUPPORT + if (dm->support_ic_type == ODM_RTL8822B) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type1); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type2); + else if ((dm->rfe_type == 3) || (dm->rfe_type == 5)) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type3_type5); + else if (dm->rfe_type == 4) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type4); + else if (dm->rfe_type == 6) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type6); + else if (dm->rfe_type == 7) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type7); + else if (dm->rfe_type == 8) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type8); + else if (dm->rfe_type == 9) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type9); + else if (dm->rfe_type == 10) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type10); + else if (dm->rfe_type == 11) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type11); + else if (dm->rfe_type == 12) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type12); + else if (dm->rfe_type == 13) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type13); + else if (dm->rfe_type == 14) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type14); + else if (dm->rfe_type == 15) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type15); + else if (dm->rfe_type == 16) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type16); + else if (dm->rfe_type == 17) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type17); + else if (dm->rfe_type == 18) + READ_AND_CONFIG_MP(8822b, _txpowertrack_type18); + //else if (dm->rfe_type == 19) + //READ_AND_CONFIG_MP(8822b, _txpowertrack_type19); + else + READ_AND_CONFIG_MP(8822b, _txpowertrack); + } +#endif +#if RTL8197F_SUPPORT + if (dm->support_ic_type == ODM_RTL8197F) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8197f, _txpowertrack_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8197f, _txpowertrack_type1); + else + READ_AND_CONFIG_MP(8197f, _txpowertrack); + } +#endif +/*@jj add 20170822*/ +#if RTL8192F_SUPPORT + if (dm->support_ic_type == ODM_RTL8192F) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type1); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type2); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type3); + else if (dm->rfe_type == 4) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type4); + else if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type5); + else if (dm->rfe_type == 6) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type6); + else if (dm->rfe_type == 7) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type7); + else if (dm->rfe_type == 8) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type8); + else if (dm->rfe_type == 9) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type9); + else if (dm->rfe_type == 10) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type10); + else if (dm->rfe_type == 11) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type11); + else if (dm->rfe_type == 12) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type12); + else if (dm->rfe_type == 13) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type13); + else if (dm->rfe_type == 14) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type14); + else if (dm->rfe_type == 15) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type15); + else if (dm->rfe_type == 16) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type16); + else if (dm->rfe_type == 17) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type17); + else if (dm->rfe_type == 18) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type18); + else if (dm->rfe_type == 19) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type19); + else if (dm->rfe_type == 20) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type20); + else if (dm->rfe_type == 21) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type21); + else if (dm->rfe_type == 22) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type22); + else if (dm->rfe_type == 23) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type23); + else if (dm->rfe_type == 24) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type24); + else if (dm->rfe_type == 25) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type25); + else if (dm->rfe_type == 26) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type26); + else if (dm->rfe_type == 27) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type27); + else if (dm->rfe_type == 28) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type28); + else if (dm->rfe_type == 29) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type29); + else if (dm->rfe_type == 30) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type30); + else if (dm->rfe_type == 31) + READ_AND_CONFIG_MP(8192f, _txpowertrack_type31); + else + READ_AND_CONFIG_MP(8192f, _txpowertrack); + + READ_AND_CONFIG_MP(8192f, _txxtaltrack); + } +#endif + +#if RTL8721D_SUPPORT + if (dm->support_ic_type == ODM_RTL8721D) { + #if 0 + if (dm->package_type == 1) + READ_AND_CONFIG_MP(8721d, _txpowertrack_qfn48m_smic); + else if (dm->package_type == 5) + READ_AND_CONFIG_MP(8721d, _txpowertrack_qfn48m_umc); + #endif + READ_AND_CONFIG_MP(8721d, _txpowertrack); + READ_AND_CONFIG_MP(8721d, _txxtaltrack); + } +#endif + +#if RTL8710C_SUPPORT + if (dm->support_ic_type == ODM_RTL8710C) { + #if 0 + if (dm->package_type == 1) + READ_AND_CONFIG_MP(8710c, _txpowertrack_qfn48m_smic); + else if (dm->package_type == 5) + READ_AND_CONFIG_MP(8710c, _txpowertrack_qfn48m_umc); + #endif + READ_AND_CONFIG_MP(8710c, _txpowertrack); + READ_AND_CONFIG_MP(8710c, _txxtaltrack); + } +#endif + +#if RTL8821C_SUPPORT + if (dm->support_ic_type == ODM_RTL8821C) { + if (dm->rfe_type == 0x5) + READ_AND_CONFIG(8821c, _txpowertrack_type0x28); + else if (dm->rfe_type == 0x4) + READ_AND_CONFIG(8821c, _txpowertrack_type0x20); + else + READ_AND_CONFIG(8821c, _txpowertrack); + } +#endif + +#if RTL8198F_SUPPORT + if (dm->support_ic_type == ODM_RTL8198F) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8198f, _txpowertrack_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8198f, _txpowertrack_type1); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8198f, _txpowertrack_type3); + else + READ_AND_CONFIG_MP(8198f, _txpowertrack); + } +#endif + +#if RTL8195B_SUPPORT + if (dm->support_ic_type == ODM_RTL8195B) { + if (dm->package_type == 1) { + READ_AND_CONFIG_MP(8195b, _txpowertrack_pkg1); + READ_AND_CONFIG_MP(8195b, _txxtaltrack_pkg1); + } else { + READ_AND_CONFIG_MP(8195b, _txpowertrack); + READ_AND_CONFIG_MP(8195b, _txxtaltrack); + } + } +#endif + +#if (RTL8822C_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822C) { + if (dm->en_tssi_mode) + READ_AND_CONFIG_MP(8822c, _txpowertracktssi); + else + READ_AND_CONFIG_MP(8822c, _txpowertrack); + } +#endif + +#if (RTL8723F_SUPPORT) + if (dm->support_ic_type == ODM_RTL8723F) + READ_AND_CONFIG_MP(8723f, _txpowertrack); +#endif +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type == ODM_RTL8812F) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8812f, _txpowertrack_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8812f, _txpowertrack_type1); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8812f, _txpowertrack_type2); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8812f, _txpowertrack_type3); + else if (dm->rfe_type == 4) + READ_AND_CONFIG_MP(8812f, _txpowertrack_type4); + else + READ_AND_CONFIG_MP(8812f, _txpowertrack); + } +#endif + +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type == ODM_RTL8197G) + READ_AND_CONFIG_MP(8197g, _txpowertrack); +#endif + +#if RTL8814B_SUPPORT + if (dm->support_ic_type == ODM_RTL8814B) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8814b, _txpowertrack_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8814b, _txpowertrack_type1); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8814b, _txpowertrack_type2); +#if 0 + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8814b, _txpowertrack_type3); + else if (dm->rfe_type == 6) + READ_AND_CONFIG_MP(8814b, _txpowertrack_type6); +#endif + else + READ_AND_CONFIG_MP(8814b, _txpowertrack); + } +#endif + + return HAL_STATUS_SUCCESS; +} + +enum hal_status +odm_config_bb_with_header_file(struct dm_struct *dm, + enum odm_bb_config_type config_type) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PMGNT_INFO mgnt_info = &((PADAPTER)adapter)->MgntInfo; +#endif + enum hal_status result = HAL_STATUS_SUCCESS; + +/* @1 AP doesn't use PHYDM initialization in these ICs */ +#if (DM_ODM_SUPPORT_TYPE != ODM_AP) +#if (RTL8812A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8812a, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8812a, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) { + if (dm->rfe_type == 3 && dm->is_mp_chip) + READ_AND_CONFIG_MP(8812a, _phy_reg_pg_asus); +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + else if (mgnt_info->CustomerID == RT_CID_WNC_NEC && dm->is_mp_chip) + READ_AND_CONFIG_MP(8812a, _phy_reg_pg_nec); +#if RT_PLATFORM == PLATFORM_MACOSX + /*@{1827}{1024} for BUFFALO power by rate table. Isaiah 2013-11-29*/ + else if (mgnt_info->CustomerID == RT_CID_DNI_BUFFALO) + READ_AND_CONFIG_MP(8812a, _phy_reg_pg_dni); + /* TP-Link T4UH, Isaiah 2015-03-16*/ + else if (mgnt_info->CustomerID == RT_CID_TPLINK_HPWR) { + pr_debug("RT_CID_TPLINK_HPWR:: _PHY_REG_PG_TPLINK\n"); + READ_AND_CONFIG_MP(8812a, _phy_reg_pg_tplink); + } +#endif +#endif + else + READ_AND_CONFIG_MP(8812a, _phy_reg_pg); + } else if (config_type == CONFIG_BB_PHY_REG_MP) + READ_AND_CONFIG_MP(8812a, _phy_reg_mp); + else if (config_type == CONFIG_BB_AGC_TAB_DIFF) { + dm->fw_offload_ability &= ~PHYDM_PHY_PARAM_OFFLOAD; + /*@AGC_TAB DIFF dont support FW offload*/ + if ((*dm->channel >= 36) && (*dm->channel <= 64)) + AGC_DIFF_CONFIG_MP(8812a, lb); + else if (*dm->channel >= 100) + AGC_DIFF_CONFIG_MP(8812a, hb); + } + } +#endif +#if (RTL8821A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8821a, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8821a, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) { +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +#if (DEV_BUS_TYPE == RT_PCI_INTERFACE) + HAL_DATA_TYPE * hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + + if ((hal_data->EEPROMSVID == 0x1043 && hal_data->EEPROMSMID == 0x207F)) + READ_AND_CONFIG_MP(8821a, _phy_reg_pg_e202_sa); + else +#endif +#if (RT_PLATFORM == PLATFORM_MACOSX) + /*@ for BUFFALO pwr by rate table */ + if (mgnt_info->CustomerID == RT_CID_DNI_BUFFALO) { + /*@ for BUFFALO pwr by rate table (JP/US)*/ + if (mgnt_info->ChannelPlan == RT_CHANNEL_DOMAIN_US_2G_CANADA_5G) + READ_AND_CONFIG_MP(8821a, _phy_reg_pg_dni_us); + else + READ_AND_CONFIG_MP(8821a, _phy_reg_pg_dni_jp); + } else +#endif +#endif + READ_AND_CONFIG_MP(8821a, _phy_reg_pg); + } + } +#endif +#if (RTL8192E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192E) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8192e, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8192e, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG_MP(8192e, _phy_reg_pg); + } +#endif +#if (RTL8723D_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8723D) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8723d, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8723d, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG_MP(8723d, _phy_reg_pg); + } +#endif +/* @JJ ADD 20161014 */ +#if (RTL8710B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8710B) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8710b, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8710b, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG_MP(8710b, _phy_reg_pg); + } +#endif + +#endif /* @(DM_ODM_SUPPORT_TYPE != ODM_AP) */ +/* @1 All platforms support */ +#if (RTL8188E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188E) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8188e, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8188e, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG_MP(8188e, _phy_reg_pg); + } +#endif +#if (RTL8723B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8723B) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8723b, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8723b, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG_MP(8723b, _phy_reg_pg); + } +#endif +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814A) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8814a, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8814a, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8814a, _phy_reg_pg_type0); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8814a, _phy_reg_pg_type2); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8814a, _phy_reg_pg_type3); + else if (dm->rfe_type == 4) + READ_AND_CONFIG_MP(8814a, _phy_reg_pg_type4); + else if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8814a, _phy_reg_pg_type5); + else if (dm->rfe_type == 7) + READ_AND_CONFIG_MP(8814a, _phy_reg_pg_type7); + else if (dm->rfe_type == 8) + READ_AND_CONFIG_MP(8814a, _phy_reg_pg_type8); + else + READ_AND_CONFIG_MP(8814a, _phy_reg_pg); + } else if (config_type == CONFIG_BB_PHY_REG_MP) + READ_AND_CONFIG_MP(8814a, _phy_reg_mp); + } +#endif +#if (RTL8703B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8703B) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8703b, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8703b, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG_MP(8703b, _phy_reg_pg); + } +#endif +#if (RTL8188F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188F) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8188f, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8188f, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG_MP(8188f, _phy_reg_pg); + } +#endif +#if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) { + if (config_type == CONFIG_BB_PHY_REG) { + READ_AND_CONFIG_MP(8822b, _phy_reg); + } else if (config_type == CONFIG_BB_AGC_TAB) { + READ_AND_CONFIG_MP(8822b, _agc_tab); + } else if (config_type == CONFIG_BB_PHY_REG_PG) { + if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type2); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type3); + else if (dm->rfe_type == 4) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type4); + else if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type5); + else if (dm->rfe_type == 12) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type12); + else if (dm->rfe_type == 15) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type15); + else if (dm->rfe_type == 16) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type16); + else if (dm->rfe_type == 17) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type17); + else if (dm->rfe_type == 18) + READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type18); + //else if (dm->rfe_type == 19) + //READ_AND_CONFIG_MP(8822b, _phy_reg_pg_type19); + else + READ_AND_CONFIG_MP(8822b, _phy_reg_pg); + } + } +#endif + +#if (RTL8197F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197F) { + if (config_type == CONFIG_BB_PHY_REG) { + READ_AND_CONFIG_MP(8197f, _phy_reg); + if (dm->cut_version == ODM_CUT_A) + phydm_phypara_a_cut(dm); + } else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8197f, _agc_tab); + } +#endif +/*@jj add 20170822*/ +#if (RTL8192F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192F) { + if (config_type == CONFIG_BB_PHY_REG) { + READ_AND_CONFIG_MP(8192f, _phy_reg); + } else if (config_type == CONFIG_BB_AGC_TAB) { + READ_AND_CONFIG_MP(8192f, _agc_tab); + } else if (config_type == CONFIG_BB_PHY_REG_PG) { + if (dm->rfe_type == 0) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type0); + else if (dm->rfe_type == 1) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type1); + else if (dm->rfe_type == 2) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type2); + else if (dm->rfe_type == 3) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type3); + else if (dm->rfe_type == 4) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type4); + else if (dm->rfe_type == 5) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type5); + else if (dm->rfe_type == 6) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type6); + else if (dm->rfe_type == 7) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type7); + else if (dm->rfe_type == 8) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type8); + else if (dm->rfe_type == 9) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type9); + else if (dm->rfe_type == 10) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type10); + else if (dm->rfe_type == 11) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type11); + else if (dm->rfe_type == 12) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type12); + else if (dm->rfe_type == 13) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type13); + else if (dm->rfe_type == 14) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type14); + else if (dm->rfe_type == 15) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type15); + else if (dm->rfe_type == 16) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type16); + else if (dm->rfe_type == 17) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type17); + else if (dm->rfe_type == 18) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type18); + else if (dm->rfe_type == 19) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type19); + else if (dm->rfe_type == 20) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type20); + else if (dm->rfe_type == 21) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type21); + else if (dm->rfe_type == 22) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type22); + else if (dm->rfe_type == 23) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type23); + else if (dm->rfe_type == 24) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type24); + else if (dm->rfe_type == 25) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type25); + else if (dm->rfe_type == 26) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type26); + else if (dm->rfe_type == 27) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type27); + else if (dm->rfe_type == 28) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type28); + else if (dm->rfe_type == 29) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type29); + else if (dm->rfe_type == 30) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type30); + else if (dm->rfe_type == 31) + READ_AND_CONFIG_MP(8192f, _phy_reg_pg_type31); + else + READ_AND_CONFIG_MP(8192f, _phy_reg_pg); + } + } +#endif +#if (RTL8721D_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8721D) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8721d, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8721d, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) { + if (dm->power_voltage == ODM_POWER_18V) + READ_AND_CONFIG_MP(8721d, _phy_reg_pg_type0); + else + READ_AND_CONFIG_MP(8721d, _phy_reg_pg_type1); + } + } +#endif + +#if (RTL8710C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8710C) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8710c, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8710c, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG_MP(8710c, _phy_reg_pg); + } +#endif + +#if (RTL8821C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821C) { + if (config_type == CONFIG_BB_PHY_REG) { + READ_AND_CONFIG(8821c, _phy_reg); + } else if (config_type == CONFIG_BB_AGC_TAB) { + READ_AND_CONFIG(8821c, _agc_tab); + /* @According to RFEtype, choosing correct AGC table*/ + if (dm->default_rf_set_8821c == SWITCH_TO_BTG) + AGC_DIFF_CONFIG_MP(8821c, btg); + } else if (config_type == CONFIG_BB_PHY_REG_PG) { + if (dm->rfe_type == 0x5) + READ_AND_CONFIG(8821c, _phy_reg_pg_type0x28); + else + READ_AND_CONFIG(8821c, _phy_reg_pg); + } else if (config_type == CONFIG_BB_AGC_TAB_DIFF) { + dm->fw_offload_ability &= ~PHYDM_PHY_PARAM_OFFLOAD; + /*@AGC_TAB DIFF dont support FW offload*/ + if (dm->current_rf_set_8821c == SWITCH_TO_BTG) + AGC_DIFF_CONFIG_MP(8821c, btg); + else if (dm->current_rf_set_8821c == SWITCH_TO_WLG) + AGC_DIFF_CONFIG_MP(8821c, wlg); + } else if (config_type == CONFIG_BB_PHY_REG_MP) { + READ_AND_CONFIG(8821c, _phy_reg_mp); + } + } +#endif + +#if (RTL8195A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195A) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG(8195a, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG(8195a, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG(8195a, _phy_reg_pg); + } +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) { + if (config_type == CONFIG_BB_PHY_REG) { + READ_AND_CONFIG(8195b, _phy_reg); + } else if (config_type == CONFIG_BB_AGC_TAB) { + READ_AND_CONFIG(8195b, _agc_tab); + } else if (config_type == CONFIG_BB_PHY_REG_PG) { + READ_AND_CONFIG(8195b, _phy_reg_pg); + } else if (config_type == CONFIG_BB_PHY_REG_MP) { + if (dm->package_type == 1) + odm_set_bb_reg(dm, R_0xaa8, 0x1f0000, 0x10); + else + odm_set_bb_reg(dm, R_0xaa8, 0x1f0000, 0x12); + } + } +#endif +#if (RTL8198F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8198F) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8198f, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8198f, _agc_tab); + } +#endif +#if (RTL8814B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814B) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8814b, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8814b, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) { + if (dm->rfe_type == 1) + READ_AND_CONFIG(8814b, _phy_reg_pg_type1); + else + READ_AND_CONFIG(8814b, _phy_reg_pg); + } + } +#endif +#if (RTL8822C_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822C) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8822c, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8822c, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG(8822c, _phy_reg_pg); + } +#endif +#if (RTL8723F_SUPPORT) + if (dm->support_ic_type == ODM_RTL8723F) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8723f, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8723f, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG(8723f, _phy_reg_pg); + } +#endif +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type == ODM_RTL8812F) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8812f, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8812f, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG(8812f, _phy_reg_pg); + } +#endif +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type == ODM_RTL8197G) { + if (config_type == CONFIG_BB_PHY_REG) + READ_AND_CONFIG_MP(8197g, _phy_reg); + else if (config_type == CONFIG_BB_AGC_TAB) + READ_AND_CONFIG_MP(8197g, _agc_tab); + else if (config_type == CONFIG_BB_PHY_REG_PG) + READ_AND_CONFIG(8197g, _phy_reg_pg); + } +#endif + + if (config_type == CONFIG_BB_PHY_REG || + config_type == CONFIG_BB_AGC_TAB) + if (dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) { + result = phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_END, + 0, + 0, + 0, + (enum rf_path)0, + 0); + PHYDM_DBG(dm, ODM_COMP_INIT, + "phy param offload end!result = %d", result); + } + + return result; +} + +enum hal_status +odm_config_mac_with_header_file(struct dm_struct *dm) +{ + enum hal_status result = HAL_STATUS_SUCCESS; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===>%s (%s)\n", __func__, + (dm->is_mp_chip) ? "MPChip" : "TestChip"); + PHYDM_DBG(dm, ODM_COMP_INIT, + "support_platform: 0x%X, support_interface: 0x%X, board_type: 0x%X\n", + dm->support_platform, dm->support_interface, dm->board_type); + +#ifdef PHYDM_IC_HALMAC_PARAM_SUPPORT + if (dm->support_ic_type & PHYDM_IC_SUPPORT_HALMAC_PARAM_OFFLOAD) { + PHYDM_DBG(dm, ODM_COMP_INIT, "MAC para-package in HALMAC\n"); + return result; + } +#endif + +/* @1 AP doesn't use PHYDM initialization in these ICs */ +#if (DM_ODM_SUPPORT_TYPE != ODM_AP) +#if (RTL8812A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812) + READ_AND_CONFIG_MP(8812a, _mac_reg); +#endif +#if (RTL8821A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821) + READ_AND_CONFIG_MP(8821a, _mac_reg); +#endif +#if (RTL8192E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192E) + READ_AND_CONFIG_MP(8192e, _mac_reg); +#endif +#if (RTL8723D_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8723D) + READ_AND_CONFIG_MP(8723d, _mac_reg); +#endif +#if (RTL8710B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8710B) + READ_AND_CONFIG_MP(8710b, _mac_reg); +#endif +#endif /* @(DM_ODM_SUPPORT_TYPE != ODM_AP) */ + +/* @1 All platforms support */ +#if (RTL8188E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188E) + READ_AND_CONFIG_MP(8188e, _mac_reg); +#endif +#if (RTL8723B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8723B) + READ_AND_CONFIG_MP(8723b, _mac_reg); +#endif +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814A) + READ_AND_CONFIG_MP(8814a, _mac_reg); +#endif +#if (RTL8703B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8703B) + READ_AND_CONFIG_MP(8703b, _mac_reg); +#endif +#if (RTL8188F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188F) + READ_AND_CONFIG_MP(8188f, _mac_reg); +#endif +#if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) + READ_AND_CONFIG_MP(8822b, _mac_reg); +#endif +#if (RTL8197F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197F) + READ_AND_CONFIG_MP(8197f, _mac_reg); +#endif +#if (RTL8192F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192F) + READ_AND_CONFIG_MP(8192f, _mac_reg); +#endif +#if (RTL8721D_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8721D) + READ_AND_CONFIG_MP(8721d, _mac_reg); +#endif + +#if (RTL8710C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8710C) + READ_AND_CONFIG_MP(8710c, _mac_reg); +#endif + +#if (RTL8821C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821C) + READ_AND_CONFIG(8821c, _mac_reg); +#endif +#if (RTL8195A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195A) + READ_AND_CONFIG_MP(8195a, _mac_reg); +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) + READ_AND_CONFIG_MP(8195b, _mac_reg); +#endif +#if (RTL8198F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8198F) + READ_AND_CONFIG_MP(8198f, _mac_reg); +#endif +#if (RTL8197G_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197G) + READ_AND_CONFIG_MP(8197g, _mac_reg); +#endif + + if (dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) { + result = phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_END, + 0, + 0, + 0, + (enum rf_path)0, + 0); + PHYDM_DBG(dm, ODM_COMP_INIT, + "mac param offload end!result = %d", result); + } + + return result; +} + +u32 odm_get_hw_img_version(struct dm_struct *dm) +{ + u32 version = 0; + + switch (dm->support_ic_type) { +/* @1 AP doesn't use PHYDM initialization in these ICs */ +#if (DM_ODM_SUPPORT_TYPE != ODM_AP) +#if (RTL8821A_SUPPORT) + case ODM_RTL8821: + version = odm_get_version_mp_8821a_phy_reg(); + break; +#endif +#if (RTL8192E_SUPPORT) + case ODM_RTL8192E: + version = odm_get_version_mp_8192e_phy_reg(); + break; +#endif +#if (RTL8812A_SUPPORT) + case ODM_RTL8812: + version = odm_get_version_mp_8812a_phy_reg(); + break; +#endif +#endif /* @(DM_ODM_SUPPORT_TYPE != ODM_AP) */ +#if (RTL8723D_SUPPORT) + case ODM_RTL8723D: + version = odm_get_version_mp_8723d_phy_reg(); + break; +#endif +#if (RTL8710B_SUPPORT) + case ODM_RTL8710B: + version = odm_get_version_mp_8710b_phy_reg(); + break; +#endif +#if (RTL8188E_SUPPORT) + case ODM_RTL8188E: + version = odm_get_version_mp_8188e_phy_reg(); + break; +#endif +#if (RTL8723B_SUPPORT) + case ODM_RTL8723B: + version = odm_get_version_mp_8723b_phy_reg(); + break; +#endif +#if (RTL8814A_SUPPORT) + case ODM_RTL8814A: + version = odm_get_version_mp_8814a_phy_reg(); + break; +#endif +#if (RTL8703B_SUPPORT) + case ODM_RTL8703B: + version = odm_get_version_mp_8703b_phy_reg(); + break; +#endif +#if (RTL8188F_SUPPORT) + case ODM_RTL8188F: + version = odm_get_version_mp_8188f_phy_reg(); + break; +#endif +#if (RTL8822B_SUPPORT) + case ODM_RTL8822B: + version = odm_get_version_mp_8822b_phy_reg(); + break; +#endif +#if (RTL8197F_SUPPORT) + case ODM_RTL8197F: + version = odm_get_version_mp_8197f_phy_reg(); + break; +#endif + +#if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + version = odm_get_version_mp_8192f_phy_reg(); + break; +#endif +#if (RTL8721D_SUPPORT) + case ODM_RTL8721D: + version = odm_get_version_mp_8721d_phy_reg(); + break; +#endif +#if (RTL8710C_SUPPORT) + case ODM_RTL8710C: + version = GET_VERSION_MP(8710c, _mac_reg); +#endif +#if (RTL8821C_SUPPORT) + case ODM_RTL8821C: + version = odm_get_version_mp_8821c_phy_reg(); + break; +#endif +#if (RTL8195B_SUPPORT) + case ODM_RTL8195B: + version = odm_get_version_mp_8195b_phy_reg(); + break; +#endif +#if (RTL8198F_SUPPORT) + case ODM_RTL8198F: + version = odm_get_version_mp_8198f_phy_reg(); + break; +#endif +#if (RTL8822C_SUPPORT) + case ODM_RTL8822C: + version = odm_get_version_mp_8822c_phy_reg(); + break; +#endif +#if (RTL8812F_SUPPORT) + case ODM_RTL8812F: + version = odm_get_version_mp_8812f_phy_reg(); + break; +#endif +#if (RTL8197G_SUPPORT) + case ODM_RTL8197G: + version = odm_get_version_mp_8197g_phy_reg(); + break; +#endif +#if (RTL8723F_SUPPORT) + case ODM_RTL8723F: + version = odm_get_version_mp_8723f_phy_reg(); + break; +#endif +#if (RTL8814B_SUPPORT) + case ODM_RTL8814B: + version = odm_get_version_mp_8814b_phy_reg(); + break; +#endif + } + + return version; +} + +u32 query_phydm_trx_capability(struct dm_struct *dm) +{ + u32 value32 = 0xFFFFFFFF; + +#if (RTL8821C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821C) + value32 = query_phydm_trx_capability_8821c(dm); +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) + value32 = query_phydm_trx_capability_8195b(dm); +#endif + return value32; +} + +u32 query_phydm_stbc_capability(struct dm_struct *dm) +{ + u32 value32 = 0xFFFFFFFF; + +#if (RTL8821C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821C) + value32 = query_phydm_stbc_capability_8821c(dm); +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) + value32 = query_phydm_stbc_capability_8195b(dm); +#endif + + return value32; +} + +u32 query_phydm_ldpc_capability(struct dm_struct *dm) +{ + u32 value32 = 0xFFFFFFFF; + +#if (RTL8821C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821C) + value32 = query_phydm_ldpc_capability_8821c(dm); +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) + value32 = query_phydm_ldpc_capability_8195b(dm); +#endif + return value32; +} + +u32 query_phydm_txbf_parameters(struct dm_struct *dm) +{ + u32 value32 = 0xFFFFFFFF; + +#if (RTL8821C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821C) + value32 = query_phydm_txbf_parameters_8821c(dm); +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) + value32 = query_phydm_txbf_parameters_8195b(dm); +#endif + return value32; +} + +u32 query_phydm_txbf_capability(struct dm_struct *dm) +{ + u32 value32 = 0xFFFFFFFF; + +#if (RTL8821C_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8821C) + value32 = query_phydm_txbf_capability_8821c(dm); +#endif +#if (RTL8195B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8195B) + value32 = query_phydm_txbf_capability_8195b(dm); +#endif + return value32; +} diff --git a/hal/phydm/phydm_hwconfig.h b/hal/phydm/phydm_hwconfig.h new file mode 100644 index 0000000..7c4d1e3 --- /dev/null +++ b/hal/phydm/phydm_hwconfig.h @@ -0,0 +1,79 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __HALHWOUTSRC_H__ +#define __HALHWOUTSRC_H__ + +/*@--------------------------Define -------------------------------------------*/ +#define AGC_DIFF_CONFIG_MP(ic, band) \ + (odm_read_and_config_mp_##ic##_agc_tab_diff(dm, \ + array_mp_##ic##_agc_tab_diff_##band, \ + sizeof(array_mp_##ic##_agc_tab_diff_##band) / sizeof(u32))) +#define AGC_DIFF_CONFIG_TC(ic, band) \ + (odm_read_and_config_tc_##ic##_agc_tab_diff(dm, \ + array_tc_##ic##_agc_tab_diff_##band, \ + sizeof(array_tc_##ic##_agc_tab_diff_##band) / sizeof(u32))) +#if defined(DM_ODM_CE_MAC80211) +#else +#define AGC_DIFF_CONFIG(ic, band) \ + do { \ + if (dm->is_mp_chip) \ + AGC_DIFF_CONFIG_MP(ic, band); \ + else \ + AGC_DIFF_CONFIG_TC(ic, band); \ + } while (0) +#endif +/*@************************************************************ + * structure and define + ************************************************************/ + +enum hal_status +odm_config_rf_with_tx_pwr_track_header_file(struct dm_struct *dm); + +enum hal_status +odm_config_rf_with_header_file(struct dm_struct *dm, + enum odm_rf_config_type config_type, + u8 e_rf_path); + +enum hal_status +odm_config_bb_with_header_file(struct dm_struct *dm, + enum odm_bb_config_type config_type); + +enum hal_status +odm_config_mac_with_header_file(struct dm_struct *dm); + +u32 odm_get_hw_img_version(struct dm_struct *dm); + +u32 query_phydm_trx_capability(struct dm_struct *dm); + +u32 query_phydm_stbc_capability(struct dm_struct *dm); + +u32 query_phydm_ldpc_capability(struct dm_struct *dm); + +u32 query_phydm_txbf_parameters(struct dm_struct *dm); + +u32 query_phydm_txbf_capability(struct dm_struct *dm); + +#endif /*@#ifndef __HALHWOUTSRC_H__*/ diff --git a/hal/phydm/phydm_interface.c b/hal/phydm/phydm_interface.c new file mode 100644 index 0000000..7a0c428 --- /dev/null +++ b/hal/phydm/phydm_interface.c @@ -0,0 +1,1480 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +/*@ + * ODM IO Relative API. + */ + +u8 odm_read_1byte(struct dm_struct *dm, u32 reg_addr) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + struct rtl8192cd_priv *priv = dm->priv; + return RTL_R8(reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + return rtl_read_byte(rtlpriv, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + return rtw_read8(rtwdev, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + return rtw_read8(adapter, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + return PlatformEFIORead1Byte(adapter, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + return rtw_read8(adapter, reg_addr); +#endif +} + +u16 odm_read_2byte(struct dm_struct *dm, u32 reg_addr) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + struct rtl8192cd_priv *priv = dm->priv; + return RTL_R16(reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + return rtl_read_word(rtlpriv, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + return rtw_read16(rtwdev, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + return rtw_read16(adapter, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + return PlatformEFIORead2Byte(adapter, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + return rtw_read16(adapter, reg_addr); +#endif +} + +u32 odm_read_4byte(struct dm_struct *dm, u32 reg_addr) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + struct rtl8192cd_priv *priv = dm->priv; + return RTL_R32(reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + return rtl_read_dword(rtlpriv, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + return rtw_read32(rtwdev, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + return rtw_read32(adapter, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + return PlatformEFIORead4Byte(adapter, reg_addr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + return rtw_read32(adapter, reg_addr); +#endif +} + +void odm_write_1byte(struct dm_struct *dm, u32 reg_addr, u8 data) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + struct rtl8192cd_priv *priv = dm->priv; + RTL_W8(reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + rtl_write_byte(rtlpriv, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + rtw_write8(rtwdev, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + rtw_write8(adapter, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformEFIOWrite1Byte(adapter, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + rtw_write8(adapter, reg_addr, data); +#endif + + if (dm->en_reg_mntr_byte) + pr_debug("1byte:addr=0x%x, data=0x%x\n", reg_addr, data); +} + +void odm_write_2byte(struct dm_struct *dm, u32 reg_addr, u16 data) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + struct rtl8192cd_priv *priv = dm->priv; + RTL_W16(reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + rtl_write_word(rtlpriv, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + rtw_write16(rtwdev, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + rtw_write16(adapter, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformEFIOWrite2Byte(adapter, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + rtw_write16(adapter, reg_addr, data); +#endif + + if (dm->en_reg_mntr_byte) + pr_debug("2byte:addr=0x%x, data=0x%x\n", reg_addr, data); +} + +void odm_write_4byte(struct dm_struct *dm, u32 reg_addr, u32 data) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + struct rtl8192cd_priv *priv = dm->priv; + RTL_W32(reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + rtl_write_dword(rtlpriv, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + rtw_write32(rtwdev, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + rtw_write32(adapter, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformEFIOWrite4Byte(adapter, reg_addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + rtw_write32(adapter, reg_addr, data); +#endif + + if (dm->en_reg_mntr_byte) + pr_debug("4byte:addr=0x%x, data=0x%x\n", reg_addr, data); +} + +void odm_set_mac_reg(struct dm_struct *dm, u32 reg_addr, u32 bit_mask, u32 data) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + phy_set_bb_reg(dm->priv, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PHY_SetBBReg(adapter, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + rtl_set_bbreg(rtlpriv->hw, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + rtw_set_reg_with_mask(rtwdev, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + phy_set_bb_reg(dm->adapter, reg_addr, bit_mask, data); +#else + phy_set_bb_reg(dm->adapter, reg_addr, bit_mask, data); +#endif + + if (dm->en_reg_mntr_mac) + pr_debug("MAC:addr=0x%x, mask=0x%x, data=0x%x\n", + reg_addr, bit_mask, data); +} + +u32 odm_get_mac_reg(struct dm_struct *dm, u32 reg_addr, u32 bit_mask) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + return phy_query_bb_reg(dm->priv, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + return PHY_QueryMacReg(dm->adapter, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + return rtl_get_bbreg(rtlpriv->hw, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + return rtw_get_reg_with_mask(rtwdev, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + return phy_query_bb_reg(dm->adapter, reg_addr, bit_mask); +#else + return phy_query_mac_reg(dm->adapter, reg_addr, bit_mask); +#endif +} + +void odm_set_bb_reg(struct dm_struct *dm, u32 reg_addr, u32 bit_mask, u32 data) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + phy_set_bb_reg(dm->priv, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PHY_SetBBReg(adapter, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + rtl_set_bbreg(rtlpriv->hw, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + rtw_set_reg_with_mask(rtwdev, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + phy_set_bb_reg(dm->adapter, reg_addr, bit_mask, data); +#else + phy_set_bb_reg(dm->adapter, reg_addr, bit_mask, data); +#endif + + if (dm->en_reg_mntr_bb) + pr_debug("BB:addr=0x%x, mask=0x%x, data=0x%x\n", + reg_addr, bit_mask, data); +} + +u32 odm_get_bb_reg(struct dm_struct *dm, u32 reg_addr, u32 bit_mask) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + return phy_query_bb_reg(dm->priv, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + return PHY_QueryBBReg(adapter, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + return rtl_get_bbreg(rtlpriv->hw, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + return rtw_get_reg_with_mask(rtwdev, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + return phy_query_bb_reg(dm->adapter, reg_addr, bit_mask); +#else + return phy_query_bb_reg(dm->adapter, reg_addr, bit_mask); +#endif +} + +void odm_set_rf_reg(struct dm_struct *dm, u8 e_rf_path, u32 reg_addr, + u32 bit_mask, u32 data) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + phy_set_rf_reg(dm->priv, e_rf_path, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PHY_SetRFReg(adapter, e_rf_path, reg_addr, bit_mask, data); + ODM_delay_us(2); + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + rtl_set_rfreg(rtlpriv->hw, e_rf_path, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + rtw_write_rf(rtwdev, e_rf_path, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + phy_set_rf_reg(dm->adapter, e_rf_path, reg_addr, bit_mask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + phy_set_rf_reg(dm->adapter, e_rf_path, reg_addr, bit_mask, data); + ODM_delay_us(2); +#endif + + if (dm->en_reg_mntr_rf) + pr_debug("RF:path=0x%x, addr=0x%x, mask=0x%x, data=0x%x\n", + e_rf_path, reg_addr, bit_mask, data); +} + +u32 odm_get_rf_reg(struct dm_struct *dm, u8 e_rf_path, u32 reg_addr, + u32 bit_mask) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + return phy_query_rf_reg(dm->priv, e_rf_path, reg_addr, bit_mask, 1); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + return PHY_QueryRFReg(adapter, e_rf_path, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + return rtl_get_rfreg(rtlpriv->hw, e_rf_path, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + return rtw_read_rf(rtwdev, e_rf_path, reg_addr, bit_mask); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + return phy_query_rf_reg(dm->adapter, e_rf_path, reg_addr, bit_mask); +#else + return phy_query_rf_reg(dm->adapter, e_rf_path, reg_addr, bit_mask); +#endif +} + +enum hal_status +phydm_set_reg_by_fw(struct dm_struct *dm, enum phydm_halmac_param config_type, + u32 offset, u32 data, u32 mask, enum rf_path e_rf_path, + u32 delay_time) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + return HAL_MAC_Config_PHY_WriteNByte(dm, + config_type, + offset, + data, + mask, + e_rf_path, + delay_time); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + PHYDM_DBG(dm, DBG_CMN, "Not support for CE MAC80211 driver!\n"); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + return -ENOTSUPP; +#else + return rtw_phydm_cfg_phy_para(dm, + config_type, + offset, + data, + mask, + e_rf_path, + delay_time); +#endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + PHYDM_DBG(dm, DBG_CMN, "Not support for CE MAC80211 driver!\n"); +#endif +} + +/*@ + * ODM Memory relative API. + */ +void odm_allocate_memory(struct dm_struct *dm, void **ptr, u32 length) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + *ptr = kmalloc(length, GFP_ATOMIC); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + *ptr = kmalloc(length, GFP_ATOMIC); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + *ptr = kmalloc(length, GFP_ATOMIC); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + *ptr = rtw_zvmalloc(length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformAllocateMemory(adapter, ptr, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + *ptr = rtw_zvmalloc(length); +#endif +} + +/* @length could be ignored, used to detect memory leakage. */ +void odm_free_memory(struct dm_struct *dm, void *ptr, u32 length) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + kfree(ptr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + kfree(ptr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + kfree(ptr); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + rtw_vmfree(ptr, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + /* struct void* adapter = dm->adapter; */ + PlatformFreeMemory(ptr, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_vmfree(ptr, length); +#endif +} + +void odm_move_memory(struct dm_struct *dm, void *dest, void *src, u32 length) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + memcpy(dest, src, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + memcpy(dest, src, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + memcpy(dest, src, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + _rtw_memcpy(dest, src, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PlatformMoveMemory(dest, src, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_memcpy(dest, src, length); +#endif +} + +void odm_memory_set(struct dm_struct *dm, void *pbuf, s8 value, u32 length) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + memset(pbuf, value, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + memset(pbuf, value, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + memset(pbuf, value, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + _rtw_memset(pbuf, value, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PlatformFillMemory(pbuf, length, value); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_memset(pbuf, value, length); +#endif +} + +s32 odm_compare_memory(struct dm_struct *dm, void *buf1, void *buf2, u32 length) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + return memcmp(buf1, buf2, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + return memcmp(buf1, buf2, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + return memcmp(buf1, buf2, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + return _rtw_memcmp(buf1, buf2, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + return PlatformCompareMemory(buf1, buf2, length); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + return rtw_memcmp(buf1, buf2, length); +#endif +} + +/*@ + * ODM MISC relative API. + */ +void odm_acquire_spin_lock(struct dm_struct *dm, enum rt_spinlock_type type) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + rtl_odm_acquirespinlock(rtlpriv, type); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + spin_lock(&rtwdev->hal.dm_lock); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + rtw_odm_acquirespinlock(adapter, type); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformAcquireSpinLock(adapter, type); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + rtw_odm_acquirespinlock(adapter, type); +#endif +} + +void odm_release_spin_lock(struct dm_struct *dm, enum rt_spinlock_type type) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; + + rtl_odm_releasespinlock(rtlpriv, type); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + + spin_unlock(&rtwdev->hal.dm_lock); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + rtw_odm_releasespinlock(adapter, type); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformReleaseSpinLock(adapter, type); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + rtw_odm_releasespinlock(adapter, type); +#endif +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +/*@ + * Work item relative API. FOr MP driver only~! + * */ +void odm_initialize_work_item( + struct dm_struct *dm, + PRT_WORK_ITEM work_item, + RT_WORKITEM_CALL_BACK callback, + void *context, + const char *id) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformInitializeWorkItem(adapter, work_item, callback, context, id); +#endif +} + +void odm_start_work_item( + PRT_WORK_ITEM p_rt_work_item) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PlatformStartWorkItem(p_rt_work_item); +#endif +} + +void odm_stop_work_item( + PRT_WORK_ITEM p_rt_work_item) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PlatformStopWorkItem(p_rt_work_item); +#endif +} + +void odm_free_work_item( + PRT_WORK_ITEM p_rt_work_item) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PlatformFreeWorkItem(p_rt_work_item); +#endif +} + +void odm_schedule_work_item( + PRT_WORK_ITEM p_rt_work_item) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PlatformScheduleWorkItem(p_rt_work_item); +#endif +} + +boolean +odm_is_work_item_scheduled( + PRT_WORK_ITEM p_rt_work_item) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + return PlatformIsWorkItemScheduled(p_rt_work_item); +#endif +} +#endif + +/*@ + * ODM Timer relative API. + */ + +void ODM_delay_ms(u32 ms) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + delay_ms(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + mdelay(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + mdelay(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + rtw_mdelay_os(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + delay_ms(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_mdelay_os(ms); +#endif +} + +void ODM_delay_us(u32 us) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + delay_us(us); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + udelay(us); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + udelay(us); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + rtw_udelay_os(us); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PlatformStallExecution(us); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_udelay_os(us); +#endif +} + +void ODM_sleep_ms(u32 ms) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + delay_ms(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + msleep(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + msleep(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + rtw_msleep_os(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + delay_ms(ms); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_msleep_os(ms); +#endif +} + +void ODM_sleep_us(u32 us) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + delay_us(us); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + usleep_range(us, us + 1); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + usleep_range(us, us + 1); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + rtw_usleep_os(us); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PlatformStallExecution(us); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_usleep_os(us); +#endif +} + +void odm_set_timer(struct dm_struct *dm, struct phydm_timer_list *timer, + u32 ms_delay) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + mod_timer(timer, jiffies + RTL_MILISECONDS_TO_JIFFIES(ms_delay)); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + mod_timer(timer, jiffies + msecs_to_jiffies(ms_delay)); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + mod_timer(&timer->timer, jiffies + msecs_to_jiffies(ms_delay)); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + _set_timer(timer, ms_delay); /* @ms */ +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformSetTimer(adapter, timer, ms_delay); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_set_timer(timer, ms_delay); /* @ms */ +#endif +} + +void odm_initialize_timer(struct dm_struct *dm, struct phydm_timer_list *timer, + void *call_back_func, void *context, + const char *sz_id) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + init_timer(timer); + timer->function = call_back_func; + timer->data = (unsigned long)dm; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + timer_setup(timer, call_back_func, 0); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + struct _ADAPTER *adapter = dm->adapter; + + _init_timer(timer, adapter->pnetdev, call_back_func, dm); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + + PlatformInitializeTimer(adapter, timer, (RT_TIMER_CALL_BACK)call_back_func, context, sz_id); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + struct _ADAPTER *adapter = dm->adapter; + + rtw_init_timer(timer, adapter->pnetdev, (TIMER_FUN)call_back_func, dm, NULL); +#endif +} + +void odm_cancel_timer(struct dm_struct *dm, struct phydm_timer_list *timer) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_AP) + del_timer(timer); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + del_timer(timer); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + del_timer(&timer->timer); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + _cancel_timer_ex(timer); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PlatformCancelTimer(adapter, timer); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_cancel_timer(timer); +#endif +} + +void odm_release_timer(struct dm_struct *dm, struct phydm_timer_list *timer) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + + void *adapter = dm->adapter; + + /* @<20120301, Kordan> If the initilization fails, + * InitializeAdapterXxx will return regardless of InitHalDm. + * Hence, uninitialized timers cause BSOD when the driver + * releases resources since the init fail. + */ + if (timer == 0) { + PHYDM_DBG(dm, ODM_COMP_INIT, + "[%s] Timer is NULL! Please check!\n", __func__); + return; + } + + PlatformReleaseTimer(adapter, timer); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_del_timer(timer); +#endif +} + +u8 phydm_trans_h2c_id(struct dm_struct *dm, u8 phydm_h2c_id) +{ + u8 platform_h2c_id = phydm_h2c_id; + + switch (phydm_h2c_id) { + /* @1 [0] */ + case ODM_H2C_RSSI_REPORT: + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + #if (RTL8188E_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188E) + platform_h2c_id = H2C_88E_RSSI_REPORT; + else + #endif + platform_h2c_id = H2C_RSSI_REPORT; + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + platform_h2c_id = H2C_RSSI_SETTING; + +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) +#if ((RTL8881A_SUPPORT == 1) || (RTL8192E_SUPPORT == 1) || (RTL8814A_SUPPORT == 1) || (RTL8822B_SUPPORT == 1) || (RTL8197F_SUPPORT == 1) || (RTL8192F_SUPPORT == 1)) /*@jj add 20170822*/ + if (dm->support_ic_type & (ODM_RTL8881A | ODM_RTL8192E | ODM_RTL8192F | PHYDM_IC_3081_SERIES)) + platform_h2c_id = H2C_88XX_RSSI_REPORT; + else +#endif +#if (RTL8812A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812) + platform_h2c_id = H2C_8812_RSSI_REPORT; + else +#endif + { + } +#endif + + break; + + /* @1 [3] */ + case ODM_H2C_WIFI_CALIBRATION: +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + platform_h2c_id = H2C_WIFI_CALIBRATION; + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +#if (RTL8723B_SUPPORT == 1) + platform_h2c_id = H2C_8723B_BT_WLAN_CALIBRATION; +#endif + +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) +#endif + break; + + /* @1 [4] */ + case ODM_H2C_IQ_CALIBRATION: +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + platform_h2c_id = H2C_IQ_CALIBRATION; + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +#if ((RTL8812A_SUPPORT == 1) || (RTL8821A_SUPPORT == 1)) + platform_h2c_id = H2C_8812_IQ_CALIBRATION; +#endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) +#endif + + break; + /* @1 [5] */ + case ODM_H2C_RA_PARA_ADJUST: + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + platform_h2c_id = H2C_RA_PARA_ADJUST; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +#if ((RTL8812A_SUPPORT == 1) || (RTL8821A_SUPPORT == 1)) + platform_h2c_id = H2C_8812_RA_PARA_ADJUST; +#elif ((RTL8814A_SUPPORT == 1) || (RTL8822B_SUPPORT == 1)) + platform_h2c_id = H2C_RA_PARA_ADJUST; +#elif (RTL8192E_SUPPORT == 1) + platform_h2c_id = H2C_8192E_RA_PARA_ADJUST; +#elif (RTL8723B_SUPPORT == 1) + platform_h2c_id = H2C_8723B_RA_PARA_ADJUST; +#endif + +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) +#if ((RTL8881A_SUPPORT == 1) || (RTL8192E_SUPPORT == 1) || (RTL8814A_SUPPORT == 1) || (RTL8822B_SUPPORT == 1) || (RTL8197F_SUPPORT == 1) || (RTL8192F_SUPPORT == 1)) /*@jj add 20170822*/ + if (dm->support_ic_type & (ODM_RTL8881A | ODM_RTL8192E | ODM_RTL8192F | PHYDM_IC_3081_SERIES)) + platform_h2c_id = H2C_88XX_RA_PARA_ADJUST; + else +#endif +#if (RTL8812A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812) + platform_h2c_id = H2C_8812_RA_PARA_ADJUST; + else +#endif + { + } +#endif + + break; + + /* @1 [6] */ + case PHYDM_H2C_DYNAMIC_TX_PATH: + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + #if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814A) + platform_h2c_id = H2C_8814A_DYNAMIC_TX_PATH; + #endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814A) + platform_h2c_id = H2C_DYNAMIC_TX_PATH; +#endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8814A) + platform_h2c_id = H2C_88XX_DYNAMIC_TX_PATH; +#endif + +#endif + + break; + + /* @[7]*/ + case PHYDM_H2C_FW_TRACE_EN: + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + + platform_h2c_id = H2C_FW_TRACE_EN; + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + + platform_h2c_id = 0x49; + +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) +#if ((RTL8881A_SUPPORT == 1) || (RTL8192E_SUPPORT == 1) || (RTL8814A_SUPPORT == 1) || (RTL8822B_SUPPORT == 1) || (RTL8197F_SUPPORT == 1) || (RTL8192F_SUPPORT == 1)) /*@jj add 20170822*/ + if (dm->support_ic_type & (ODM_RTL8881A | ODM_RTL8192E | ODM_RTL8192F | PHYDM_IC_3081_SERIES)) + platform_h2c_id = H2C_88XX_FW_TRACE_EN; + else +#endif +#if (RTL8812A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812) + platform_h2c_id = H2C_8812_FW_TRACE_EN; + else +#endif + { + } + +#endif + + break; + + case PHYDM_H2C_TXBF: +#if ((RTL8192E_SUPPORT == 1) || (RTL8812A_SUPPORT == 1)) + if (dm->support_ic_type & (ODM_RTL8192E | ODM_RTL8812)) + platform_h2c_id = 0x41; /*@H2C_TxBF*/ +#endif + break; + + case PHYDM_H2C_MU: +#if (RTL8822B_SUPPORT == 1) + platform_h2c_id = 0x4a; /*@H2C_MU*/ +#endif + break; + + default: + platform_h2c_id = phydm_h2c_id; + break; + } + + return platform_h2c_id; +} + +/*@ODM FW relative API.*/ + +void odm_fill_h2c_cmd(struct dm_struct *dm, u8 phydm_h2c_id, u32 cmd_len, + u8 *cmd_buf) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + struct rtl_priv *rtlpriv = (struct rtl_priv *)dm->adapter; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + struct rtw_dev *rtwdev = dm->adapter; + u8 cmd_id, cmd_class; + u8 h2c_pkt[8]; +#else + void *adapter = dm->adapter; +#endif + u8 h2c_id = phydm_trans_h2c_id(dm, phydm_h2c_id); + + PHYDM_DBG(dm, DBG_RA, "[H2C] h2c_id=((0x%x))\n", h2c_id); + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + if (dm->support_ic_type == ODM_RTL8188E) { + if (!dm->ra_support88e) + FillH2CCmd88E(adapter, h2c_id, cmd_len, cmd_buf); + } else if (dm->support_ic_type == ODM_RTL8814A) + FillH2CCmd8814A(adapter, h2c_id, cmd_len, cmd_buf); + else if (dm->support_ic_type == ODM_RTL8822B) + FillH2CCmd8822B(adapter, h2c_id, cmd_len, cmd_buf); + else + FillH2CCmd(adapter, h2c_id, cmd_len, cmd_buf); + +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + + #ifdef DM_ODM_CE_MAC80211 + rtlpriv->cfg->ops->fill_h2c_cmd(rtlpriv->hw, h2c_id, cmd_len, cmd_buf); + #elif defined(DM_ODM_CE_MAC80211_V2) + cmd_id = phydm_h2c_id & 0x1f; + cmd_class = (phydm_h2c_id >> RTW_H2C_CLASS_OFFSET) & 0x7; + memcpy(h2c_pkt + 1, cmd_buf, 7); + h2c_pkt[0] = phydm_h2c_id; + rtw_fw_send_h2c_packet(rtwdev, h2c_pkt, cmd_id, cmd_class); + /* TODO: implement fill h2c command for rtwlan */ + #else + rtw_hal_fill_h2c_cmd(adapter, h2c_id, cmd_len, cmd_buf); + #endif + +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) + + #if (RTL8812A_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8812) { + fill_h2c_cmd8812(dm->priv, h2c_id, cmd_len, cmd_buf); + } else + #endif + { + GET_HAL_INTERFACE(dm->priv)->fill_h2c_cmd_handler(dm->priv, h2c_id, cmd_len, cmd_buf); + } + +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + rtw_hal_fill_h2c_cmd(adapter, h2c_id, cmd_len, cmd_buf); + +#endif +} + +u8 phydm_c2H_content_parsing(void *dm_void, u8 c2h_cmd_id, u8 c2h_cmd_len, + u8 *tmp_buf) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; +#endif + u8 extend_c2h_sub_id = 0; + u8 find_c2h_cmd = true; + + if (c2h_cmd_len > 12 || c2h_cmd_len == 0) { + pr_debug("[Warning] Error C2H ID=%d, len=%d\n", + c2h_cmd_id, c2h_cmd_len); + + find_c2h_cmd = false; + return find_c2h_cmd; + } + + switch (c2h_cmd_id) { + case PHYDM_C2H_DBG: + phydm_fw_trace_handler(dm, tmp_buf, c2h_cmd_len); + break; + + case PHYDM_C2H_RA_RPT: + phydm_c2h_ra_report_handler(dm, tmp_buf, c2h_cmd_len); + break; + + case PHYDM_C2H_RA_PARA_RPT: + odm_c2h_ra_para_report_handler(dm, tmp_buf, c2h_cmd_len); + break; +#ifdef CONFIG_PATH_DIVERSITY + case PHYDM_C2H_DYNAMIC_TX_PATH_RPT: + if (dm->support_ic_type & (ODM_RTL8814A)) + phydm_c2h_dtp_handler(dm, tmp_buf, c2h_cmd_len); + break; +#endif + + case PHYDM_C2H_IQK_FINISH: +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821)) { + RT_TRACE(COMP_MP, DBG_LOUD, ("== FW IQK Finish ==\n")); + odm_acquire_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.is_iqk_in_progress = false; + odm_release_spin_lock(dm, RT_IQK_SPINLOCK); + dm->rf_calibrate_info.iqk_progressing_time = 0; + dm->rf_calibrate_info.iqk_progressing_time = odm_get_progressing_time(dm, dm->rf_calibrate_info.iqk_start_time); + } + +#endif + break; + + case PHYDM_C2H_CLM_MONITOR: + phydm_clm_c2h_report_handler(dm, tmp_buf, c2h_cmd_len); + break; + + case PHYDM_C2H_DBG_CODE: + phydm_fw_trace_handler_code(dm, tmp_buf, c2h_cmd_len); + break; + + case PHYDM_C2H_EXTEND: + extend_c2h_sub_id = tmp_buf[0]; + if (extend_c2h_sub_id == PHYDM_EXTEND_C2H_DBG_PRINT) + phydm_fw_trace_handler_8051(dm, tmp_buf, c2h_cmd_len); + + break; + + default: + find_c2h_cmd = false; + break; + } + + return find_c2h_cmd; +} + +u64 odm_get_current_time(struct dm_struct *dm) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + return (u64)rtw_get_current_time(); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + return jiffies; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + return jiffies; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + return rtw_get_current_time(); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + return PlatformGetCurrentTime(); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + return rtw_get_current_time(); +#endif +} + +u64 odm_get_progressing_time(struct dm_struct *dm, u64 start_time) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + return rtw_get_passing_time_ms((u32)start_time); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + return jiffies_to_msecs(jiffies - start_time); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + return jiffies_to_msecs(jiffies - start_time); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + return rtw_get_passing_time_ms((systime)start_time); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + return ((PlatformGetCurrentTime() - start_time) >> 10); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + return rtw_get_passing_time_ms(start_time); +#endif +} + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) && \ + (!defined(DM_ODM_CE_MAC80211) && !defined(DM_ODM_CE_MAC80211_V2)) + +void phydm_set_hw_reg_handler_interface(struct dm_struct *dm, u8 RegName, + u8 *val) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + struct _ADAPTER *adapter = dm->adapter; + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + ((PADAPTER)adapter)->HalFunc.SetHwRegHandler(adapter, RegName, val); +#else + adapter->hal_func.set_hw_reg_handler(adapter, RegName, val); +#endif + +#endif +} + +void phydm_get_hal_def_var_handler_interface(struct dm_struct *dm, + enum _HAL_DEF_VARIABLE e_variable, + void *value) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + struct _ADAPTER *adapter = dm->adapter; + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + ((PADAPTER)adapter)->HalFunc.GetHalDefVarHandler(adapter, e_variable, value); +#else + adapter->hal_func.get_hal_def_var_handler(adapter, e_variable, value); +#endif + +#endif +} + +#endif + +void odm_set_tx_power_index_by_rate_section(struct dm_struct *dm, + enum rf_path path, u8 ch, + u8 section) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + PHY_SetTxPowerIndexByRateSection(adapter, path, ch, section); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) + void *adapter = dm->adapter; + + phy_set_tx_power_index_by_rs(adapter, ch, path, section); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + phy_set_tx_power_index_by_rate_section(dm->adapter, path, ch, section); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + PHY_SetTxPowerIndexByRateSection(adapter, path, ch, section); +#endif +} + +u8 odm_get_tx_power_index(struct dm_struct *dm, enum rf_path path, u8 rate, + u8 bw, u8 ch) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + + return PHY_GetTxPowerIndex(dm->adapter, path, rate, (CHANNEL_WIDTH)bw, ch); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + void *adapter = dm->adapter; + + return phy_get_tx_power_index(adapter, path, rate, bw, ch); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + void *adapter = dm->adapter; + + return phy_get_tx_power_index(adapter, path, rate, bw, ch); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + return phy_get_tx_power_index(dm->adapter, path, rate, bw, ch); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + return PHY_GetTxPowerIndex(dm->adapter, path, rate, bw, ch); +#endif +} + +u8 odm_efuse_one_byte_read(struct dm_struct *dm, u16 addr, u8 *data, + boolean b_pseu_do_test) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + + return (u8)EFUSE_OneByteRead(adapter, addr, data, b_pseu_do_test); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + void *adapter = dm->adapter; + + return rtl_efuse_onebyte_read(adapter, addr, data, b_pseu_do_test); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + return -1; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + return efuse_onebyte_read(dm->adapter, addr, data, b_pseu_do_test); +#elif (DM_ODM_SUPPORT_TYPE & ODM_AP) + return Efuse_OneByteRead(dm, addr, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + return (u8)efuse_OneByteRead(adapter, addr, data, b_pseu_do_test); +#endif +} + +void odm_efuse_logical_map_read(struct dm_struct *dm, u8 type, u16 offset, + u32 *data) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + void *adapter = dm->adapter; + + EFUSE_ShadowRead(adapter, type, offset, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + void *adapter = dm->adapter; + + rtl_efuse_logical_map_read(adapter, type, offset, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + efuse_logical_map_read(dm->adapter, type, offset, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + void *adapter = dm->adapter; + + EFUSE_ShadowRead(adapter, type, offset, data); +#endif +} + +enum hal_status +odm_iq_calibrate_by_fw(struct dm_struct *dm, u8 clear, u8 segment) +{ + enum hal_status iqk_result = HAL_STATUS_FAILURE; + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + struct _ADAPTER *adapter = dm->adapter; + + if (HAL_MAC_FWIQK_Trigger(&GET_HAL_MAC_INFO(adapter), clear, segment) == 0) + iqk_result = HAL_STATUS_SUCCESS; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + void *adapter = dm->adapter; + + iqk_result = rtl_phydm_fw_iqk(adapter, clear, segment); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) +#else + iqk_result = rtw_phydm_fw_iqk(dm, clear, segment); +#endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_IOT) + iqk_result = rtw_phydm_fw_iqk(dm, clear, segment); +#endif + return iqk_result; +} + +enum hal_status +odm_dpk_by_fw(struct dm_struct *dm) +{ + enum hal_status dpk_result = HAL_STATUS_FAILURE; +#if 0 + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + struct _ADAPTER *adapter = dm->adapter; + + if (hal_mac_fwdpk_trigger(&GET_HAL_MAC_INFO(adapter)) == 0) + dpk_result = HAL_STATUS_SUCCESS; +#else + dpk_result = rtw_phydm_fw_dpk(dm); +#endif + +#endif + return dpk_result; +} + +void phydm_cmn_sta_info_hook(struct dm_struct *dm, u8 mac_id, + struct cmn_sta_info *pcmn_sta_info) +{ + dm->phydm_sta_info[mac_id] = pcmn_sta_info; + + if (is_sta_active(pcmn_sta_info)) + dm->phydm_macid_table[pcmn_sta_info->mac_id] = mac_id; +} + +void phydm_macid2sta_idx_table(struct dm_struct *dm, u8 entry_idx, + struct cmn_sta_info *pcmn_sta_info) +{ + if (is_sta_active(pcmn_sta_info)) + dm->phydm_macid_table[pcmn_sta_info->mac_id] = entry_idx; +} + +void phydm_add_interrupt_mask_handler(struct dm_struct *dm, u8 interrupt_type) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + + struct rtl8192cd_priv *priv = dm->priv; + + #if IS_EXIST_PCI || IS_EXIST_EMBEDDED + if (dm->support_interface == ODM_ITRF_PCIE) + GET_HAL_INTERFACE(priv)->AddInterruptMaskHandler(priv, + interrupt_type) + ; + #endif + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +#endif +} + +void phydm_enable_rx_related_interrupt_handler(struct dm_struct *dm) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + + struct rtl8192cd_priv *priv = dm->priv; + + #if IS_EXIST_PCI || IS_EXIST_EMBEDDED + if (dm->support_interface == ODM_ITRF_PCIE) + GET_HAL_INTERFACE(priv)->EnableRxRelatedInterruptHandler(priv); + #endif + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +#endif +} + +void phydm_iqk_wait(struct dm_struct *dm, u32 timeout) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + PHYDM_DBG(dm, DBG_CMN, "Not support for CE MAC80211 driver!\n"); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) +#else + void *adapter = dm->adapter; + + rtl8812_iqk_wait(adapter, timeout); +#endif +#endif +} + +u8 phydm_get_hwrate_to_mrate(struct dm_struct *dm, u8 rate) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_IOT) + return HwRateToMRate(rate); +#endif + return 0; +} + +void phydm_set_crystalcap(struct dm_struct *dm, u8 crystal_cap) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_IOT) + ROM_odm_SetCrystalCap(dm, crystal_cap); +#endif +} + +void phydm_run_in_thread_cmd(struct dm_struct *dm, void (*func)(void *), + void *context) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + PHYDM_DBG(dm, DBG_CMN, "Not support for CE MAC80211 driver!\n"); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + void *adapter = dm->adapter; + + rtw_run_in_thread_cmd(adapter, func, context); +#endif +} + +u8 phydm_get_tx_rate(struct dm_struct *dm) +{ + struct _hal_rf_ *rf = &dm->rf_table; +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + struct _ADAPTER *adapter = dm->adapter; +#endif + u8 tx_rate = 0xff; + u8 mpt_rate_index = 0; + + if (*dm->mp_mode == 1) { +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +#if (MP_DRIVER == 1) + PMPT_CONTEXT p_mpt_ctx = &adapter->MptCtx; + + tx_rate = MptToMgntRate(p_mpt_ctx->MptRateIndex); +#endif +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) +#ifdef CONFIG_MP_INCLUDED + if (rf->mp_rate_index) + mpt_rate_index = *rf->mp_rate_index; + + tx_rate = mpt_to_mgnt_rate(mpt_rate_index); +#endif +#endif +#endif + } else { + u16 rate = *dm->forced_data_rate; + + if (!rate) { /*auto rate*/ +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + struct _ADAPTER *adapter = dm->adapter; + + tx_rate = ((PADAPTER)adapter)->HalFunc.GetHwRateFromMRateHandler(dm->tx_rate); +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) && defined(DM_ODM_CE_MAC80211) + tx_rate = dm->tx_rate; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + if (dm->number_linked_client != 0) + tx_rate = hw_rate_to_m_rate(dm->tx_rate); + else + tx_rate = rf->p_rate_index; +#endif + } else { /*force rate*/ + tx_rate = (u8)rate; + } + } + + return tx_rate; +} + +u8 phydm_get_tx_power_dbm(struct dm_struct *dm, u8 rf_path, + u8 rate, u8 bandwidth, u8 channel) +{ + u8 tx_power_dbm = 0; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _ADAPTER *adapter = dm->adapter; + tx_power_dbm = PHY_GetTxPowerFinalAbsoluteValue(adapter, rf_path, rate, bandwidth, channel); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + tx_power_dbm = phy_get_tx_power_final_absolute_value(dm->adapter, rf_path, rate, bandwidth, channel); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + tx_power_dbm = PHY_GetTxPowerFinalAbsoluteValue(dm, rf_path, rate, bandwidth, channel); +#endif + return tx_power_dbm; +} + +s16 phydm_get_tx_power_mdbm(struct dm_struct *dm, u8 rf_path, + u8 rate, u8 bandwidth, u8 channel) +{ + s16 tx_power_dbm = 0; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _ADAPTER *adapter = dm->adapter; + tx_power_dbm = PHY_GetTxPowerFinalAbsoluteValuemdBm(adapter, rf_path, rate, bandwidth, channel); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + tx_power_dbm = rtw_odm_get_tx_power_mbm(dm, rf_path, rate, bandwidth, channel); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + tx_power_dbm = PHY_GetTxPowerFinalAbsoluteValuembm(dm, rf_path, rate, bandwidth, channel); +#endif + return tx_power_dbm; +} + +u32 phydm_rfe_ctrl_gpio(struct dm_struct *dm, u8 gpio_num) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) + return rtw_phydm_rfe_ctrl_gpio(dm->adapter, gpio_num); +#endif + return 0; +} + +u64 phydm_division64(u64 x, u64 y) +{ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + do_div(x, y); + return x; +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + return x / y; +#elif (DM_ODM_SUPPORT_TYPE & ODM_CE) + return rtw_division64(x, y); +#endif +} diff --git a/hal/phydm/phydm_interface.h b/hal/phydm/phydm_interface.h new file mode 100644 index 0000000..2c75a23 --- /dev/null +++ b/hal/phydm/phydm_interface.h @@ -0,0 +1,328 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __ODM_INTERFACE_H__ +#define __ODM_INTERFACE_H__ + +#define INTERFACE_VERSION "1.2" + +#define pdm_set_reg odm_set_bb_reg + +/*@=========== Constant/Structure/Enum/... Define*/ + +enum phydm_h2c_cmd { + PHYDM_H2C_RA_MASK = 0x40, + PHYDM_H2C_TXBF = 0x41, + ODM_H2C_RSSI_REPORT = 0x42, + ODM_H2C_IQ_CALIBRATION = 0x45, + PHYDM_RA_MASK_ABOVE_3SS = 0x46, + ODM_H2C_RA_PARA_ADJUST = 0x47, + PHYDM_H2C_DYNAMIC_TX_PATH = 0x48, + PHYDM_H2C_FW_TRACE_EN = 0x49, + ODM_H2C_WIFI_CALIBRATION = 0x6d, + PHYDM_H2C_MU = 0x4a, + PHYDM_H2C_FW_GENERAL_INIT = 0x4c, + PHYDM_H2C_FW_CLM_MNTR = 0x4d, + PHYDM_H2C_MCC = 0x4f, + PHYDM_H2C_RESP_TX_PATH_CTRL = 0x50, + PHYDM_H2C_RESP_TX_ANT_CTRL = 0x51, + PHYDM_H2C_FW_DM_CTRL = 0x55, + ODM_MAX_H2CCMD +}; + +enum phydm_c2h_evt { + PHYDM_C2H_DBG = 0, + PHYDM_C2H_LB = 1, + PHYDM_C2H_XBF = 2, + PHYDM_C2H_TX_REPORT = 3, + PHYDM_C2H_INFO = 9, + PHYDM_C2H_BT_MP = 11, + PHYDM_C2H_RA_RPT = 12, + PHYDM_C2H_RA_PARA_RPT = 14, + PHYDM_C2H_DYNAMIC_TX_PATH_RPT = 15, + PHYDM_C2H_IQK_FINISH = 17, /*@0x11*/ + PHYDM_C2H_CLM_MONITOR = 0x2a, + PHYDM_C2H_DBG_CODE = 0xFE, + PHYDM_C2H_EXTEND = 0xFF, +}; + +enum phydm_extend_c2h_evt { + PHYDM_EXTEND_C2H_DBG_PRINT = 0 + +}; + +enum phydm_halmac_param { + PHYDM_HALMAC_CMD_MAC_W8 = 0, + PHYDM_HALMAC_CMD_MAC_W16 = 1, + PHYDM_HALMAC_CMD_MAC_W32 = 2, + PHYDM_HALMAC_CMD_BB_W8, + PHYDM_HALMAC_CMD_BB_W16, + PHYDM_HALMAC_CMD_BB_W32, + PHYDM_HALMAC_CMD_RF_W, + PHYDM_HALMAC_CMD_DELAY_US, + PHYDM_HALMAC_CMD_DELAY_MS, + PHYDM_HALMAC_CMD_END = 0XFF, +}; + +/*@=========== Macro Define*/ + +#define _reg_all(_name) ODM_##_name +#define _reg_ic(_name, _ic) ODM_##_name##_ic +#define _bit_all(_name) BIT_##_name +#define _bit_ic(_name, _ic) BIT_##_name##_ic + +#if defined(DM_ODM_CE_MAC80211) +#define ODM_BIT(name, dm) \ + ((dm->support_ic_type & ODM_IC_11N_SERIES) ? \ + ODM_BIT_##name##_11N : ODM_BIT_##name##_11AC) + +#define ODM_REG(name, dm) \ + ((dm->support_ic_type & ODM_IC_11N_SERIES) ? \ + ODM_REG_##name##_11N : ODM_REG_##name##_11AC) +#else +#define _reg_11N(_name) ODM_REG_##_name##_11N +#define _reg_11AC(_name) ODM_REG_##_name##_11AC +#define _bit_11N(_name) ODM_BIT_##_name##_11N +#define _bit_11AC(_name) ODM_BIT_##_name##_11AC + +#ifdef __ECOS +#define _rtk_cat(_name, _ic_type, _func) \ + ( \ + ((_ic_type) & ODM_IC_11N_SERIES) ? _func##_11N(_name) : \ + _func##_11AC(_name)) +#else + +#define _cat(_name, _ic_type, _func) \ + ( \ + ((_ic_type) & ODM_IC_11N_SERIES) ? _func##_11N(_name) : \ + _func##_11AC(_name)) +#endif +/*@ + * only sample code + *#define _cat(_name, _ic_type, _func) \ + * ( \ + * ((_ic_type) & ODM_RTL8188E) ? _func##_ic(_name, _8188E) :\ + * _func##_ic(_name, _8195) \ + * ) + */ + +/* @_name: name of register or bit. + * Example: "ODM_REG(R_A_AGC_CORE1, dm)" + * gets "ODM_R_A_AGC_CORE1" or "ODM_R_A_AGC_CORE1_8192C", + * depends on support_ic_type. + */ +#ifdef __ECOS + #define ODM_REG(_name, _pdm_odm) \ + _rtk_cat(_name, _pdm_odm->support_ic_type, _reg) + #define ODM_BIT(_name, _pdm_odm) \ + _rtk_cat(_name, _pdm_odm->support_ic_type, _bit) +#else + #define ODM_REG(_name, _pdm_odm) \ + _cat(_name, _pdm_odm->support_ic_type, _reg) + #define ODM_BIT(_name, _pdm_odm) \ + _cat(_name, _pdm_odm->support_ic_type, _bit) +#endif + +#endif +/*@ + * =========== Extern Variable ??? It should be forbidden. + */ + +/*@ + * =========== EXtern Function Prototype + */ + +u8 odm_read_1byte(struct dm_struct *dm, u32 reg_addr); + +u16 odm_read_2byte(struct dm_struct *dm, u32 reg_addr); + +u32 odm_read_4byte(struct dm_struct *dm, u32 reg_addr); + +void odm_write_1byte(struct dm_struct *dm, u32 reg_addr, u8 data); + +void odm_write_2byte(struct dm_struct *dm, u32 reg_addr, u16 data); + +void odm_write_4byte(struct dm_struct *dm, u32 reg_addr, u32 data); + +void odm_set_mac_reg(struct dm_struct *dm, u32 reg_addr, u32 bit_mask, + u32 data); + +u32 odm_get_mac_reg(struct dm_struct *dm, u32 reg_addr, u32 bit_mask); + +void odm_set_bb_reg(struct dm_struct *dm, u32 reg_addr, u32 bit_mask, u32 data); + +u32 odm_get_bb_reg(struct dm_struct *dm, u32 reg_addr, u32 bit_mask); + +void odm_set_rf_reg(struct dm_struct *dm, u8 e_rf_path, u32 reg_addr, + u32 bit_mask, u32 data); + +u32 odm_get_rf_reg(struct dm_struct *dm, u8 e_rf_path, u32 reg_addr, + u32 bit_mask); + +/*@ + * Memory Relative Function. + */ +void odm_allocate_memory(struct dm_struct *dm, void **ptr, u32 length); +void odm_free_memory(struct dm_struct *dm, void *ptr, u32 length); + +void odm_move_memory(struct dm_struct *dm, void *dest, void *src, u32 length); + +s32 odm_compare_memory(struct dm_struct *dm, void *buf1, void *buf2, + u32 length); + +void odm_memory_set(struct dm_struct *dm, void *pbuf, s8 value, u32 length); + +/*@ + * ODM MISC-spin lock relative API. + */ +void odm_acquire_spin_lock(struct dm_struct *dm, enum rt_spinlock_type type); + +void odm_release_spin_lock(struct dm_struct *dm, enum rt_spinlock_type type); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +/*@ + * ODM MISC-workitem relative API. + */ +void odm_initialize_work_item( + struct dm_struct *dm, + PRT_WORK_ITEM p_rt_work_item, + RT_WORKITEM_CALL_BACK rt_work_item_callback, + void *context, + const char *sz_id); + +void odm_start_work_item( + PRT_WORK_ITEM p_rt_work_item); + +void odm_stop_work_item( + PRT_WORK_ITEM p_rt_work_item); + +void odm_free_work_item( + PRT_WORK_ITEM p_rt_work_item); + +void odm_schedule_work_item( + PRT_WORK_ITEM p_rt_work_item); + +boolean +odm_is_work_item_scheduled( + PRT_WORK_ITEM p_rt_work_item); +#endif + +/*@ + * ODM Timer relative API. + */ +void ODM_delay_ms(u32 ms); + +void ODM_delay_us(u32 us); + +void ODM_sleep_ms(u32 ms); + +void ODM_sleep_us(u32 us); + +void odm_set_timer(struct dm_struct *dm, struct phydm_timer_list *timer, + u32 ms_delay); + +void odm_initialize_timer(struct dm_struct *dm, struct phydm_timer_list *timer, + void *call_back_func, void *context, + const char *sz_id); + +void odm_cancel_timer(struct dm_struct *dm, struct phydm_timer_list *timer); + +void odm_release_timer(struct dm_struct *dm, struct phydm_timer_list *timer); + +/*ODM FW relative API.*/ + +enum hal_status +phydm_set_reg_by_fw(struct dm_struct *dm, enum phydm_halmac_param config_type, + u32 offset, u32 data, u32 mask, enum rf_path e_rf_path, + u32 delay_time); + +void odm_fill_h2c_cmd(struct dm_struct *dm, u8 element_id, u32 cmd_len, + u8 *cmd_buffer); + +u8 phydm_c2H_content_parsing(void *dm_void, u8 c2h_cmd_id, u8 c2h_cmd_len, + u8 *tmp_buf); + +u64 odm_get_current_time(struct dm_struct *dm); +u64 odm_get_progressing_time(struct dm_struct *dm, u64 start_time); + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) && \ + (!defined(DM_ODM_CE_MAC80211) && !defined(DM_ODM_CE_MAC80211_V2)) + +void phydm_set_hw_reg_handler_interface(struct dm_struct *dm, u8 reg_Name, + u8 *val); + +void phydm_get_hal_def_var_handler_interface(struct dm_struct *dm, + enum _HAL_DEF_VARIABLE e_variable, + void *value); + +#endif + +void odm_set_tx_power_index_by_rate_section(struct dm_struct *dm, + enum rf_path path, u8 channel, + u8 rate_section); + +u8 odm_get_tx_power_index(struct dm_struct *dm, enum rf_path path, u8 tx_rate, + u8 band_width, u8 channel); + +u8 odm_efuse_one_byte_read(struct dm_struct *dm, u16 addr, u8 *data, + boolean b_pseu_do_test); + +void odm_efuse_logical_map_read(struct dm_struct *dm, u8 type, u16 offset, + u32 *data); + +enum hal_status +odm_iq_calibrate_by_fw(struct dm_struct *dm, u8 clear, u8 segment); + +enum hal_status +odm_dpk_by_fw(struct dm_struct *dm); + +void phydm_cmn_sta_info_hook(struct dm_struct *dm, u8 index, + struct cmn_sta_info *pcmn_sta_info); + +void phydm_macid2sta_idx_table(struct dm_struct *dm, u8 entry_idx, + struct cmn_sta_info *pcmn_sta_info); + +void phydm_add_interrupt_mask_handler(struct dm_struct *dm, u8 interrupt_type); + +void phydm_enable_rx_related_interrupt_handler(struct dm_struct *dm); + +void phydm_iqk_wait(struct dm_struct *dm, u32 timeout); +u8 phydm_get_hwrate_to_mrate(struct dm_struct *dm, u8 rate); + +void phydm_set_crystalcap(struct dm_struct *dm, u8 crystal_cap); +void phydm_run_in_thread_cmd(struct dm_struct *dm, void (*func)(void *), + void *context); +u8 phydm_get_tx_rate(struct dm_struct *dm); +u8 phydm_get_tx_power_dbm(struct dm_struct *dm, u8 rf_path, + u8 rate, u8 bandwidth, u8 channel); + +s16 phydm_get_tx_power_mdbm(struct dm_struct *dm, u8 rf_path, + u8 rate, u8 bandwidth, u8 channel); + +u32 phydm_rfe_ctrl_gpio(struct dm_struct *dm, u8 gpio_num); + +u64 phydm_division64(u64 x, u64 y); + +#endif /* @__ODM_INTERFACE_H__ */ diff --git a/hal/phydm/phydm_lna_sat.c b/hal/phydm/phydm_lna_sat.c new file mode 100644 index 0000000..f48ae5c --- /dev/null +++ b/hal/phydm/phydm_lna_sat.c @@ -0,0 +1,1688 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + * *************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT + +#ifdef PHYDM_LNA_SAT_CHK_TYPE1 +void phydm_lna_sat_chk_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_info = &dm->dm_lna_sat_info; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + + lna_info->check_time = 0; + lna_info->sat_cnt_acc_patha = 0; + lna_info->sat_cnt_acc_pathb = 0; + #ifdef PHYDM_IC_ABOVE_3SS + lna_info->sat_cnt_acc_pathc = 0; + #endif + #ifdef PHYDM_IC_ABOVE_4SS + lna_info->sat_cnt_acc_pathd = 0; + #endif + lna_info->cur_sat_status = 0; + lna_info->pre_sat_status = 0; + lna_info->cur_timer_check_cnt = 0; + lna_info->pre_timer_check_cnt = 0; + + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) + phydm_lna_sat_chk_bb_init(dm); + #endif +} + +#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) +void phydm_lna_sat_chk_bb_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_info = &dm->dm_lna_sat_info; + + boolean disable_bb_switch_tab = false; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + + /*@set table switch mux r_6table_sel_anten*/ + odm_set_bb_reg(dm, 0x18ac, BIT(8), 0); + + /*@tab decision when idle*/ + odm_set_bb_reg(dm, 0x18ac, BIT(16), disable_bb_switch_tab); + odm_set_bb_reg(dm, 0x41ac, BIT(16), disable_bb_switch_tab); + odm_set_bb_reg(dm, 0x52ac, BIT(16), disable_bb_switch_tab); + odm_set_bb_reg(dm, 0x53ac, BIT(16), disable_bb_switch_tab); + /*@tab decision when ofdmcca*/ + odm_set_bb_reg(dm, 0x18ac, BIT(17), disable_bb_switch_tab); + odm_set_bb_reg(dm, 0x41ac, BIT(17), disable_bb_switch_tab); + odm_set_bb_reg(dm, 0x52ac, BIT(17), disable_bb_switch_tab); + odm_set_bb_reg(dm, 0x53ac, BIT(17), disable_bb_switch_tab); +} + +void phydm_set_ofdm_agc_tab_path( + void *dm_void, + u8 tab_sel, + enum rf_path path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "set AGC Tab%d\n", tab_sel); + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "r_6table_sel_anten = 0x%x\n", + odm_get_bb_reg(dm, 0x18ac, BIT(8))); + } + + if (dm->support_ic_type & ODM_RTL8198F) { + /*@table sel:0/2, mapping 2 to 1 */ + if (tab_sel == OFDM_AGC_TAB_0) { + odm_set_bb_reg(dm, 0x18ac, BIT(4), 0); + odm_set_bb_reg(dm, 0x41ac, BIT(4), 0); + odm_set_bb_reg(dm, 0x52ac, BIT(4), 0); + odm_set_bb_reg(dm, 0x53ac, BIT(4), 0); + } else if (tab_sel == OFDM_AGC_TAB_2) { + odm_set_bb_reg(dm, 0x18ac, BIT(4), 1); + odm_set_bb_reg(dm, 0x41ac, BIT(4), 1); + odm_set_bb_reg(dm, 0x52ac, BIT(4), 1); + odm_set_bb_reg(dm, 0x53ac, BIT(4), 1); + } else { + odm_set_bb_reg(dm, 0x18ac, BIT(4), 0); + odm_set_bb_reg(dm, 0x41ac, BIT(4), 0); + odm_set_bb_reg(dm, 0x52ac, BIT(4), 0); + odm_set_bb_reg(dm, 0x53ac, BIT(4), 0); + } + } else if (dm->support_ic_type & ODM_RTL8814B) { + if (tab_sel == OFDM_AGC_TAB_0) { + odm_set_bb_reg(dm, 0x18ac, 0xf0, 0); + odm_set_bb_reg(dm, 0x41ac, 0xf0, 0); + odm_set_bb_reg(dm, 0x52ac, 0xf0, 0); + odm_set_bb_reg(dm, 0x53ac, 0xf0, 0); + } else if (tab_sel == OFDM_AGC_TAB_2) { + odm_set_bb_reg(dm, 0x18ac, 0xf0, 2); + odm_set_bb_reg(dm, 0x41ac, 0xf0, 2); + odm_set_bb_reg(dm, 0x52ac, 0xf0, 2); + odm_set_bb_reg(dm, 0x53ac, 0xf0, 2); + } else { + odm_set_bb_reg(dm, 0x18ac, 0xf0, 0); + odm_set_bb_reg(dm, 0x41ac, 0xf0, 0); + odm_set_bb_reg(dm, 0x52ac, 0xf0, 0); + odm_set_bb_reg(dm, 0x53ac, 0xf0, 0); + } + } +} + +u8 phydm_get_ofdm_agc_tab_path( + void *dm_void, + enum rf_path path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 tab_sel = 0; + + if (dm->support_ic_type & ODM_RTL8198F) { + tab_sel = (u8)odm_get_bb_reg(dm, R_0x18ac, BIT(4)); + if (tab_sel == 0) + tab_sel = OFDM_AGC_TAB_0; + else if (tab_sel == 1) + tab_sel = OFDM_AGC_TAB_2; + } else if (dm->support_ic_type & ODM_RTL8814B) { + tab_sel = (u8)odm_get_bb_reg(dm, R_0x18ac, 0xf0); + if (tab_sel == 0) + tab_sel = OFDM_AGC_TAB_0; + else if (tab_sel == 2) + tab_sel = OFDM_AGC_TAB_2; + } + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "get path %d AGC Tab %d\n", + path, tab_sel); + return tab_sel; +} +#endif /*@#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT)*/ + +void phydm_set_ofdm_agc_tab( + void *dm_void, + u8 tab_sel) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*@table sel:0/2, 1 is used for CCK */ + if (tab_sel == OFDM_AGC_TAB_0) + odm_set_bb_reg(dm, R_0xc70, 0x1e00, OFDM_AGC_TAB_0); + else if (tab_sel == OFDM_AGC_TAB_2) + odm_set_bb_reg(dm, R_0xc70, 0x1e00, OFDM_AGC_TAB_2); + else + odm_set_bb_reg(dm, R_0xc70, 0x1e00, OFDM_AGC_TAB_0); +} + +u8 phydm_get_ofdm_agc_tab( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + return (u8)odm_get_bb_reg(dm, R_0xc70, 0x1e00); +} + +void phydm_lna_sat_chk( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + struct phydm_lna_sat_t *lna_info = &dm->dm_lna_sat_info; + u8 igi_rssi_min; + u8 rssi_min = dm->rssi_min; + u32 sat_status_a, sat_status_b; + #ifdef PHYDM_IC_ABOVE_3SS + u32 sat_status_c; + #endif + #ifdef PHYDM_IC_ABOVE_4SS + u32 sat_status_d; + #endif + u8 igi_restore = dig_t->cur_ig_value; + u8 i, chk_cnt = lna_info->chk_cnt; + u32 lna_sat_cnt_thd = 0; + u8 agc_tab; + u32 max_check_time = 0; + /*@use rssi_max if rssi_min is not stable;*/ + /*@rssi_min = dm->rssi_max;*/ + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "\n%s ==>\n", __func__); + + if (!(dm->support_ability & ODM_BB_LNA_SAT_CHK)) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "Func disable\n"); + return; + } + + if (lna_info->is_disable_lna_sat_chk) { + phydm_lna_sat_chk_init(dm); + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "disable_lna_sat_chk\n"); + return; + } + + /*@move igi to target pin of rssi_min */ + if (rssi_min == 0 || rssi_min == 0xff) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "rssi_min=%d, set AGC Tab0\n", rssi_min); + /*@adapt agc table 0*/ + phydm_set_ofdm_agc_tab(dm, OFDM_AGC_TAB_0); + phydm_lna_sat_chk_init(dm); + return; + } else if (rssi_min % 2 != 0) { + igi_rssi_min = rssi_min + DIFF_RSSI_TO_IGI - 1; + } else { + igi_rssi_min = rssi_min + DIFF_RSSI_TO_IGI; + } + + if ((lna_info->chk_period > 0) && (lna_info->chk_period <= ONE_SEC_MS)) + max_check_time = chk_cnt * (ONE_SEC_MS / (lna_info->chk_period)) * 5; + else + max_check_time = chk_cnt * 5; + + lna_sat_cnt_thd = (max_check_time * lna_info->chk_duty_cycle) / 100; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "check_time=%d, rssi_min=%d, igi_rssi_min=0x%x\nchk_cnt=%d, chk_period=%d, max_check_time=%d, lna_sat_cnt_thd=%d\n", + lna_info->check_time, + rssi_min, + igi_rssi_min, + chk_cnt, + lna_info->chk_period, + max_check_time, + lna_sat_cnt_thd); + + odm_write_dig(dm, igi_rssi_min); + + /*@adapt agc table 0 check saturation status*/ + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) + phydm_set_ofdm_agc_tab_path(dm, OFDM_AGC_TAB_0, RF_PATH_A); + else + #endif + phydm_set_ofdm_agc_tab(dm, OFDM_AGC_TAB_0); + /*@open rf power detection ckt & set detection range */ +#if (RTL8198F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8198F) { + /*@set rf detection range (threshold)*/ + config_phydm_write_rf_reg_8198f(dm, RF_PATH_A, 0x85, + 0x3f, 0x3f); + config_phydm_write_rf_reg_8198f(dm, RF_PATH_B, 0x85, + 0x3f, 0x3f); + config_phydm_write_rf_reg_8198f(dm, RF_PATH_C, 0x85, + 0x3f, 0x3f); + config_phydm_write_rf_reg_8198f(dm, RF_PATH_D, 0x85, + 0x3f, 0x3f); + /*@open rf power detection ckt*/ + config_phydm_write_rf_reg_8198f(dm, RF_PATH_A, 0x86, 0x10, 1); + config_phydm_write_rf_reg_8198f(dm, RF_PATH_B, 0x86, 0x10, 1); + config_phydm_write_rf_reg_8198f(dm, RF_PATH_C, 0x86, 0x10, 1); + config_phydm_write_rf_reg_8198f(dm, RF_PATH_D, 0x86, 0x10, 1); + } +#elif (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) { + /*@set rf detection range (threshold)*/ + config_phydm_write_rf_reg_8814b(dm, RF_PATH_A, 0x8B, 0x3, 0x3); + config_phydm_write_rf_reg_8814b(dm, RF_PATH_B, 0x8B, 0x3, 0x3); + config_phydm_write_rf_reg_8814b(dm, RF_PATH_C, 0x8B, 0x3, 0x3); + config_phydm_write_rf_reg_8814b(dm, RF_PATH_D, 0x8B, 0x3, 0x3); + /*@open rf power detection ckt*/ + config_phydm_write_rf_reg_8814b(dm, RF_PATH_A, 0x8B, 0x4, 1); + config_phydm_write_rf_reg_8814b(dm, RF_PATH_B, 0x8B, 0x4, 1); + config_phydm_write_rf_reg_8814b(dm, RF_PATH_C, 0x8B, 0x4, 1); + config_phydm_write_rf_reg_8814b(dm, RF_PATH_D, 0x8B, 0x4, 1); + } +#else + odm_set_rf_reg(dm, RF_PATH_A, RF_0x86, 0x1f, 0x10); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x86, 0x1f, 0x10); + #ifdef PHYDM_IC_ABOVE_3SS + odm_set_rf_reg(dm, RF_PATH_C, RF_0x86, 0x1f, 0x10); + #endif + #ifdef PHYDM_IC_ABOVE_4SS + odm_set_rf_reg(dm, RF_PATH_D, RF_0x86, 0x1f, 0x10); + #endif +#endif + + /*@check saturation status*/ + for (i = 0; i < chk_cnt; i++) { +#if (RTL8198F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8198F) { + sat_status_a = config_phydm_read_rf_reg_8198f(dm, RF_PATH_A, + RF_0xae, + 0xe0000); + sat_status_b = config_phydm_read_rf_reg_8198f(dm, RF_PATH_B, + RF_0xae, + 0xe0000); + sat_status_c = config_phydm_read_rf_reg_8198f(dm, RF_PATH_C, + RF_0xae, + 0xe0000); + sat_status_d = config_phydm_read_rf_reg_8198f(dm, RF_PATH_D, + RF_0xae, + 0xe0000); + } +#elif (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) { + /*@read peak detector info from 8814B rf reg*/ + sat_status_a = config_phydm_read_rf_reg_8814b(dm, RF_PATH_A, + RF_0xae, + 0xc0000); + sat_status_b = config_phydm_read_rf_reg_8814b(dm, RF_PATH_B, + RF_0xae, + 0xc0000); + sat_status_c = config_phydm_read_rf_reg_8814b(dm, RF_PATH_C, + RF_0xae, + 0xc0000); + sat_status_d = config_phydm_read_rf_reg_8814b(dm, RF_PATH_D, + RF_0xae, + 0xc0000); + } +#else + sat_status_a = odm_get_rf_reg(dm, RF_PATH_A, RF_0xae, 0xc0000); + sat_status_b = odm_get_rf_reg(dm, RF_PATH_B, RF_0xae, 0xc0000); + #ifdef PHYDM_IC_ABOVE_3SS + sat_status_c = odm_get_rf_reg(dm, RF_PATH_C, RF_0xae, 0xc0000); + #endif + #ifdef PHYDM_IC_ABOVE_4SS + sat_status_d = odm_get_rf_reg(dm, RF_PATH_D, RF_0xae, 0xc0000); + #endif +#endif + + if (sat_status_a != 0) + lna_info->sat_cnt_acc_patha++; + if (sat_status_b != 0) + lna_info->sat_cnt_acc_pathb++; + #ifdef PHYDM_IC_ABOVE_3SS + if (sat_status_c != 0) + lna_info->sat_cnt_acc_pathc++; + #endif + #ifdef PHYDM_IC_ABOVE_4SS + if (sat_status_d != 0) + lna_info->sat_cnt_acc_pathd++; + #endif + + if (lna_info->sat_cnt_acc_patha >= lna_sat_cnt_thd || + lna_info->sat_cnt_acc_pathb >= lna_sat_cnt_thd || + #ifdef PHYDM_IC_ABOVE_3SS + lna_info->sat_cnt_acc_pathc >= lna_sat_cnt_thd || + #endif + #ifdef PHYDM_IC_ABOVE_4SS + lna_info->sat_cnt_acc_pathd >= lna_sat_cnt_thd || + #endif + 0) { + lna_info->cur_sat_status = 1; + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "cur_sat_status=%d, check_time=%d\n", + lna_info->cur_sat_status, + lna_info->check_time); + break; + } + lna_info->cur_sat_status = 0; + } + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "cur_sat_status=%d, pre_sat_status=%d, sat_cnt_acc_patha=%d, sat_cnt_acc_pathb=%d\n", + lna_info->cur_sat_status, + lna_info->pre_sat_status, + lna_info->sat_cnt_acc_patha, + lna_info->sat_cnt_acc_pathb); + + #ifdef PHYDM_IC_ABOVE_4SS + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "cur_sat_status=%d, pre_sat_status=%d, sat_cnt_acc_pathc=%d, sat_cnt_acc_pathd=%d\n", + lna_info->cur_sat_status, + lna_info->pre_sat_status, + lna_info->sat_cnt_acc_pathc, + lna_info->sat_cnt_acc_pathd); + #endif + /*@agc table decision*/ + if (lna_info->cur_sat_status) { + if (!lna_info->dis_agc_table_swh) + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) + phydm_set_ofdm_agc_tab_path(dm, + OFDM_AGC_TAB_2, + RF_PATH_A); + else + #endif + phydm_set_ofdm_agc_tab(dm, OFDM_AGC_TAB_2); + else + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "disable set to AGC Tab%d\n", OFDM_AGC_TAB_2); + lna_info->check_time = 0; + lna_info->sat_cnt_acc_patha = 0; + lna_info->sat_cnt_acc_pathb = 0; + #ifdef PHYDM_IC_ABOVE_3SS + lna_info->sat_cnt_acc_pathc = 0; + #endif + #ifdef PHYDM_IC_ABOVE_4SS + lna_info->sat_cnt_acc_pathd = 0; + #endif + lna_info->pre_sat_status = lna_info->cur_sat_status; + + } else if (lna_info->check_time <= (max_check_time - 1)) { + if (lna_info->pre_sat_status && !lna_info->dis_agc_table_swh) + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) + phydm_set_ofdm_agc_tab_path(dm, + OFDM_AGC_TAB_2, + RF_PATH_A); + else + #endif + phydm_set_ofdm_agc_tab(dm, OFDM_AGC_TAB_2); + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "ckeck time not reached\n"); + if (lna_info->dis_agc_table_swh) + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "disable set to AGC Tab%d\n", OFDM_AGC_TAB_2); + lna_info->check_time++; + + } else if (lna_info->check_time >= max_check_time) { + if (!lna_info->dis_agc_table_swh) + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) + phydm_set_ofdm_agc_tab_path(dm, + OFDM_AGC_TAB_0, + RF_PATH_A); + else + #endif + phydm_set_ofdm_agc_tab(dm, OFDM_AGC_TAB_0); + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "ckeck time reached\n"); + if (lna_info->dis_agc_table_swh) + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "disable set to AGC Tab%d\n", OFDM_AGC_TAB_0); + lna_info->check_time = 0; + lna_info->sat_cnt_acc_patha = 0; + lna_info->sat_cnt_acc_pathb = 0; + #ifdef PHYDM_IC_ABOVE_3SS + lna_info->sat_cnt_acc_pathc = 0; + #endif + #ifdef PHYDM_IC_ABOVE_4SS + lna_info->sat_cnt_acc_pathd = 0; + #endif + lna_info->pre_sat_status = lna_info->cur_sat_status; + } + + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) + agc_tab = phydm_get_ofdm_agc_tab_path(dm, RF_PATH_A); + else + #endif + agc_tab = phydm_get_ofdm_agc_tab(dm); + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "use AGC tab %d\n", agc_tab); + + /*@restore previous igi*/ + odm_write_dig(dm, igi_restore); + lna_info->cur_timer_check_cnt++; + odm_set_timer(dm, &lna_info->phydm_lna_sat_chk_timer, + lna_info->chk_period); +} + +void phydm_lna_sat_chk_callback( + void *dm_void + + ) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "\n%s ==>\n", __func__); + phydm_lna_sat_chk(dm); +} + +void phydm_lna_sat_chk_timers( + void *dm_void, + u8 state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_info = &dm->dm_lna_sat_info; + + if (state == INIT_LNA_SAT_CHK_TIMMER) { + odm_initialize_timer(dm, + &lna_info->phydm_lna_sat_chk_timer, + (void *)phydm_lna_sat_chk_callback, NULL, + "phydm_lna_sat_chk_timer"); + } else if (state == CANCEL_LNA_SAT_CHK_TIMMER) { + odm_cancel_timer(dm, &lna_info->phydm_lna_sat_chk_timer); + } else if (state == RELEASE_LNA_SAT_CHK_TIMMER) { + odm_release_timer(dm, &lna_info->phydm_lna_sat_chk_timer); + } +} + +void phydm_lna_sat_chk_watchdog_type1( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_info = &dm->dm_lna_sat_info; + + u8 rssi_min = dm->rssi_min; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + + if (!(dm->support_ability & ODM_BB_LNA_SAT_CHK)) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "func disable\n"); + return; + } + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "pre_timer_check_cnt=%d, cur_timer_check_cnt=%d\n", + lna_info->pre_timer_check_cnt, + lna_info->cur_timer_check_cnt); + + if (lna_info->is_disable_lna_sat_chk) { + phydm_lna_sat_chk_init(dm); + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "is_disable_lna_sat_chk=%d, return\n", + lna_info->is_disable_lna_sat_chk); + return; + } + + if (rssi_min == 0 || rssi_min == 0xff) { + /*@adapt agc table 0 */ + phydm_set_ofdm_agc_tab(dm, OFDM_AGC_TAB_0); + phydm_lna_sat_chk_init(dm); + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "rssi_min=%d, return\n", rssi_min); + return; + } + + if (lna_info->cur_timer_check_cnt == lna_info->pre_timer_check_cnt) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "fail, restart timer\n"); + odm_set_timer(dm, &lna_info->phydm_lna_sat_chk_timer, + lna_info->chk_period); + } else { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "Timer check pass\n"); + } + lna_info->pre_timer_check_cnt = lna_info->cur_timer_check_cnt; +} + +#endif /*@#ifdef PHYDM_LNA_SAT_CHK_TYPE1*/ + +#ifdef PHYDM_LNA_SAT_CHK_TYPE2 + +void phydm_bubble_sort( + void *dm_void, + u8 *array, + u16 array_length) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 i, j; + u8 temp; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + for (i = 0; i < (array_length - 1); i++) { + for (j = (i + 1); j < (array_length); j++) { + if (array[i] > array[j]) { + temp = array[i]; + array[i] = array[j]; + array[j] = temp; + } + } + } +} + +void phydm_lna_sat_chk_type2_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + u8 real_shift = pinfo->total_bit_shift; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + + pinfo->total_cnt_snr = 1 << real_shift; + pinfo->is_sm_done = TRUE; + pinfo->is_snr_done = FALSE; + pinfo->cur_snr_mean = 0; + pinfo->cur_snr_var = 0; + pinfo->cur_lower_snr_mean = 0; + pinfo->pre_snr_mean = 0; + pinfo->pre_snr_var = 0; + pinfo->pre_lower_snr_mean = 0; + pinfo->nxt_state = ORI_TABLE_MONITOR; + pinfo->pre_state = ORI_TABLE_MONITOR; +} + +void phydm_snr_collect( + void *dm_void, + u8 rx_snr) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + + if (pinfo->is_sm_done) { + /* @adapt only path-A for calculation */ + pinfo->snr_statistic[pinfo->cnt_snr_statistic] = rx_snr; + + if (pinfo->cnt_snr_statistic == (pinfo->total_cnt_snr - 1)) { + pinfo->is_snr_done = TRUE; + pinfo->cnt_snr_statistic = 0; + } else { + pinfo->cnt_snr_statistic++; + } + } else { + return; + } +} + +void phydm_parsing_snr(void *dm_void, void *pktinfo_void, s8 *rx_snr) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_t = &dm->dm_lna_sat_info; + struct phydm_perpkt_info_struct *pktinfo = NULL; + u8 target_macid = dm->rssi_min_macid; + + if (!(dm->support_ability & ODM_BB_LNA_SAT_CHK)) + return; + + pktinfo = (struct phydm_perpkt_info_struct *)pktinfo_void; + + if (!pktinfo->is_packet_match_bssid) + return; + + if (lna_t->force_traget_macid != 0) + target_macid = lna_t->force_traget_macid; + + if (target_macid != pktinfo->station_id) + return; + + phydm_snr_collect(dm, rx_snr[0]); /*path-A B C D???*/ +} + +void phydm_snr_data_processing( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + u8 real_shift = pinfo->total_bit_shift; + u16 total_snr_cnt = pinfo->total_cnt_snr; + u16 total_loop_cnt = (total_snr_cnt - 1), i; + u32 temp; + u32 sum_snr_statistic = 0; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "total_loop_cnt=%d\n", total_loop_cnt); + + for (i = 0; (i <= total_loop_cnt); i++) { + if (pinfo->is_snr_detail_en) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "snr[%d]=%d\n", i, pinfo->snr_statistic[i]); + } + + sum_snr_statistic += (u32)(pinfo->snr_statistic[i]); + + pinfo->snr_statistic_sqr[i] = (u16)(pinfo->snr_statistic[i] * pinfo->snr_statistic[i]); + } + + phydm_bubble_sort(dm, pinfo->snr_statistic, pinfo->total_cnt_snr); + + /*update SNR's cur mean*/ + pinfo->cur_snr_mean = (sum_snr_statistic >> real_shift); + + for (i = 0; (i <= total_loop_cnt); i++) { + if (pinfo->snr_statistic[i] >= pinfo->cur_snr_mean) + temp = pinfo->snr_statistic[i] - pinfo->cur_snr_mean; + else + temp = pinfo->cur_snr_mean - pinfo->snr_statistic[i]; + + pinfo->cur_snr_var += (temp * temp); + } + + /*update SNR's VAR*/ + pinfo->cur_snr_var = (pinfo->cur_snr_var >> real_shift); + + /*@acquire lower SNR's statistics*/ + temp = 0; + pinfo->cnt_lower_snr_statistic = (total_snr_cnt >> pinfo->lwr_snr_ratio_bit_shift); + pinfo->cnt_lower_snr_statistic = MAX_2(pinfo->cnt_lower_snr_statistic, SNR_RPT_MAX); + + for (i = 0; i < pinfo->cnt_lower_snr_statistic; i++) + temp += pinfo->snr_statistic[i]; + + pinfo->cur_lower_snr_mean = temp >> (real_shift - pinfo->lwr_snr_ratio_bit_shift); +} + +boolean phydm_is_snr_improve( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + boolean is_snr_improve; + u8 cur_state = pinfo->nxt_state; + u32 cur_mean = pinfo->cur_snr_mean; + u32 pre_mean = pinfo->pre_snr_mean; + u32 cur_lower_mean = pinfo->cur_lower_snr_mean; + u32 pre_lower_mean = pinfo->pre_lower_snr_mean; + u32 cur_var = pinfo->cur_snr_var; + + /*special case, zero VAR, interference is gone*/ + /*@make sure pre_var is larger enough*/ + if (cur_state == SAT_TABLE_MONITOR || + cur_state == ORI_TABLE_TRAINING) { + if (cur_mean >= pre_mean) { + if (cur_var == 0) + return true; + } + } +#if 0 + /*special case, mean degrade less than VAR improvement*/ + /*@make sure pre_var is larger enough*/ + if (cur_state == ORI_TABLE_MONITOR && + cur_mean < pre_mean && + cur_var < pre_var) { + diff_mean = pre_mean - cur_mean; + diff_var = pre_var - cur_var; + return (diff_var > (2 * diff_mean * diff_mean)) ? true : false; + } + +#endif + if (cur_lower_mean >= (pre_lower_mean + pinfo->delta_snr_mean)) + is_snr_improve = true; + else + is_snr_improve = false; +#if 0 +/* @condition refine, mean is bigger enough or VAR is smaller enough*/ +/* @1. from mean's view, mean improve delta_snr_mean(2), VAR not degrade lot*/ + if (cur_mean > (pre_mean + pinfo->delta_snr_mean)) { + is_mean_improve = TRUE; + is_var_improve = (cur_var <= pre_var + dm->delta_snr_var) + ? TRUE : FALSE; + + } else if (cur_var + dm->delta_snr_var <= pre_var) { + is_var_improve = TRUE; + is_mean_improve = ((cur_mean + 1) >= pre_mean) ? TRUE : FALSE; + } else { + return false; + } +#endif + return is_snr_improve; +} + +boolean phydm_is_snr_degrade( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + u32 cur_lower_mean = pinfo->cur_lower_snr_mean; + u32 pre_lower_mean = pinfo->pre_lower_snr_mean; + boolean is_degrade; + + if (cur_lower_mean <= (pre_lower_mean - pinfo->delta_snr_mean)) + is_degrade = TRUE; + else + is_degrade = FALSE; +#if 0 + is_mean_dgrade = (pinfo->cur_snr_mean + pinfo->delta_snr_mean <= pinfo->pre_snr_mean) ? TRUE : FALSE; + is_var_degrade = (pinfo->cur_snr_var > (pinfo->pre_snr_var + pinfo->delta_snr_mean)) ? TRUE : FALSE; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s: cur_mean=%d, pre_mean=%d, cur_var=%d, pre_var=%d\n", + __func__, + pinfo->cur_snr_mean, + pinfo->pre_snr_mean, + pinfo->cur_snr_var, + pinfo->pre_snr_var); + + return (is_mean_dgrade & is_var_degrade); +#endif + return is_degrade; +} + +boolean phydm_is_large_var( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + boolean is_large_var = (pinfo->cur_snr_var >= pinfo->snr_var_thd) ? TRUE : FALSE; + + return is_large_var; +} + +void phydm_update_pre_status( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + + pinfo->pre_lower_snr_mean = pinfo->cur_lower_snr_mean; + pinfo->pre_snr_mean = pinfo->cur_snr_mean; + pinfo->pre_snr_var = pinfo->cur_snr_var; +} + +void phydm_ori_table_monitor( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + + if (phydm_is_large_var(dm)) { + pinfo->nxt_state = SAT_TABLE_TRAINING; + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, LNA_SAT_AGC_TABLE); + } else { + pinfo->nxt_state = ORI_TABLE_MONITOR; + /*switch to anti-sat table*/ + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, DEFAULT_AGC_TABLE); + } + phydm_update_pre_status(dm); + pinfo->pre_state = ORI_TABLE_MONITOR; +} + +void phydm_sat_table_training( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + + #if 0 + if pre_state = ORI_TABLE_MONITOR || SAT_TABLE_TRY_FAIL, + /*@"pre" adapt ori-table, "cur" adapt sat-table*/ + /*@adapt ori table*/ + if (pinfo->pre_state == ORI_TABLE_MONITOR) { + pinfo->nxt_state = SAT_TABLE_TRAINING; + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, LNA_SAT_AGC_TABLE); + } else { + #endif + if (phydm_is_snr_improve(dm)) { + pinfo->nxt_state = SAT_TABLE_MONITOR; + } else { + pinfo->nxt_state = SAT_TABLE_TRY_FAIL; + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, DEFAULT_AGC_TABLE); + } + /*@}*/ + + phydm_update_pre_status(dm); + pinfo->pre_state = SAT_TABLE_TRAINING; +} + +void phydm_sat_table_try_fail( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + + /* @if pre_state = SAT_TABLE_TRAINING, "pre" adapt sat-table, "cur" adapt ori-table */ + /* @if pre_state = SAT_TABLE_TRY_FAIL, "pre" adapt ori-table, "cur" adapt ori-table */ + + if (phydm_is_large_var(dm)) { + if (phydm_is_snr_degrade(dm)) { + pinfo->nxt_state = SAT_TABLE_TRAINING; + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, LNA_SAT_AGC_TABLE); + } else { + pinfo->nxt_state = SAT_TABLE_TRY_FAIL; + } + } else { + pinfo->nxt_state = ORI_TABLE_MONITOR; + } + phydm_update_pre_status(dm); + pinfo->pre_state = SAT_TABLE_TRY_FAIL; +} + +void phydm_sat_table_monitor( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + + if (phydm_is_snr_improve(dm)) { + pinfo->sat_table_monitor_times = 0; + + /* @if pre_state = SAT_TABLE_MONITOR, "pre" adapt sat-table, "cur" adapt sat-table */ + if (pinfo->pre_state == SAT_TABLE_MONITOR) { + pinfo->nxt_state = ORI_TABLE_TRAINING; + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, DEFAULT_AGC_TABLE); + //phydm_update_pre_status(dm); + } else { + pinfo->nxt_state = SAT_TABLE_MONITOR; + } + + /* @if pre_state = SAT_TABLE_TRAINING, "pre" adapt sat-table, "cur" adapt sat-table */ + /* @if pre_state = ORI_TABLE_TRAINING, "pre" adapt ori-table, "cur" adapt sat-table */ + /*pre_state above is no need to update*/ + } else { + if (pinfo->sat_table_monitor_times == pinfo->force_change_period) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s: sat_table_monitor_times=%d\n", + __func__, pinfo->sat_table_monitor_times); + + pinfo->nxt_state = ORI_TABLE_TRAINING; + pinfo->sat_table_monitor_times = 0; + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, DEFAULT_AGC_TABLE); + } else { + pinfo->nxt_state = SAT_TABLE_MONITOR; + pinfo->sat_table_monitor_times++; + } + } + phydm_update_pre_status(dm); + pinfo->pre_state = SAT_TABLE_MONITOR; +} + +void phydm_ori_table_training( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + + /* pre_state = SAT_TABLE_MONITOR, "pre" adapt sat-table, "cur" adapt ori-table */ + + if (phydm_is_snr_degrade(dm) == FALSE) { + pinfo->nxt_state = ORI_TABLE_MONITOR; + } else { + if (pinfo->pre_snr_var == 0) + pinfo->nxt_state = ORI_TABLE_TRY_FAIL; + else + pinfo->nxt_state = SAT_TABLE_MONITOR; + + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, LNA_SAT_AGC_TABLE); + } + phydm_update_pre_status(dm); + pinfo->pre_state = ORI_TABLE_TRAINING; +} + +void phydm_ori_table_try_fail( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + + if (pinfo->pre_state == ORI_TABLE_TRY_FAIL) { + if (phydm_is_snr_improve(dm)) { + pinfo->nxt_state = ORI_TABLE_TRAINING; + pinfo->ori_table_try_fail_times = 0; + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, DEFAULT_AGC_TABLE); + } else { + if (pinfo->ori_table_try_fail_times == pinfo->force_change_period) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "%s: ori_table_try_fail_times=%d\n", __func__, pinfo->ori_table_try_fail_times); + + pinfo->nxt_state = ORI_TABLE_TRY_FAIL; + pinfo->ori_table_try_fail_times = 0; + phydm_update_pre_status(dm); + } else { + pinfo->nxt_state = ORI_TABLE_TRY_FAIL; + pinfo->ori_table_try_fail_times++; + phydm_update_pre_status(dm); + //config_phydm_switch_agc_tab_8822b(dm, *dm->channel, LNA_SAT_AGC_TABLE); + } + } + } else { + pinfo->nxt_state = ORI_TABLE_TRY_FAIL; + pinfo->ori_table_try_fail_times = 0; + phydm_update_pre_status(dm); + //config_phydm_switch_agc_tab_8822b(dm, *dm->channel, LNA_SAT_AGC_TABLE); + } + +#if 0 + if (phydm_is_large_var(dm)) { + if (phydm_is_snr_degrade(dm)) { + pinfo->nxt_state = SAT_TABLE_TRAINING; + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, LNA_SAT_AGC_TABLE); + } else { + pinfo->nxt_state = SAT_TABLE_TRY_FAIL; + } + } else { + pinfo->nxt_state = ORI_TABLE_MONITOR; + } + + phydm_update_pre_status(dm); +#endif + pinfo->pre_state = ORI_TABLE_TRY_FAIL; +} + +char *phydm_lna_sat_state_msg( + void *dm_void, + IN u8 state) +{ + char *dbg_message; + + switch (state) { + case ORI_TABLE_MONITOR: + dbg_message = "ORI_TABLE_MONITOR"; + break; + + case SAT_TABLE_TRAINING: + dbg_message = "SAT_TABLE_TRAINING"; + break; + + case SAT_TABLE_TRY_FAIL: + dbg_message = "SAT_TABLE_TRY_FAIL"; + break; + + case SAT_TABLE_MONITOR: + dbg_message = "SAT_TABLE_MONITOR"; + break; + + case ORI_TABLE_TRAINING: + dbg_message = "ORI_TABLE_TRAINING"; + break; + + case ORI_TABLE_TRY_FAIL: + dbg_message = "ORI_TABLE_TRY_FAIL"; + break; + + default: + dbg_message = "ORI_TABLE_MONITOR"; + break; + } + + return dbg_message; +} + +void phydm_lna_sat_type2_sm( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *pinfo = &dm->dm_lna_sat_info; + u8 state = pinfo->nxt_state; + u8 agc_tab = (u8)odm_get_bb_reg(dm, 0x958, 0x1f); + char *dbg_message, *nxt_dbg_message; + u8 real_shift = pinfo->total_bit_shift; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "\n\n%s ==>\n", __func__); + + if ((dm->support_ic_type & ODM_RTL8822B) == FALSE) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "ODM_BB_LNA_SAT_CHK_TYPE2 only support 22B.\n"); + return; + } + + if ((dm->support_ability & ODM_BB_LNA_SAT_CHK) == FALSE) { + phydm_lna_sat_chk_type2_init(dm); + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "ODM_BB_LNA_SAT_CHK_TYPE2 is NOT supported, cur table=%d\n", agc_tab); + return; + } + + if (pinfo->is_snr_done) + phydm_snr_data_processing(dm); + else + return; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "cur agc table %d\n", agc_tab); + + if (pinfo->is_force_lna_sat_table != AUTO_AGC_TABLE) { + /*reset state machine*/ + pinfo->nxt_state = ORI_TABLE_MONITOR; + if (pinfo->is_snr_done) { + if (pinfo->is_force_lna_sat_table == DEFAULT_AGC_TABLE) + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, DEFAULT_AGC_TABLE); + else if (pinfo->is_force_lna_sat_table == LNA_SAT_AGC_TABLE) + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, LNA_SAT_AGC_TABLE); + else + config_phydm_switch_agc_tab_8822b(dm, *dm->channel, DEFAULT_AGC_TABLE); + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "%s: cur_mean=%d, pre_mean=%d, cur_var=%d, pre_var=%d,cur_lower_mean=%d, pre_lower_mean=%d, cnt_lower_snr=%d\n", + __func__, + pinfo->cur_snr_mean, + pinfo->pre_snr_mean, + pinfo->cur_snr_var, + pinfo->pre_snr_var, + pinfo->cur_lower_snr_mean, + pinfo->pre_lower_snr_mean, + pinfo->cnt_lower_snr_statistic); + + pinfo->is_snr_done = FALSE; + pinfo->is_sm_done = TRUE; + phydm_update_pre_status(dm); + } else { + return; + } + } else if (pinfo->is_snr_done) { + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "%s: cur_mean=%d, pre_mean=%d, cur_var=%d, pre_var=%d,cur_lower_mean=%d, pre_lower_mean=%d, cnt_lower_snr=%d\n", + __func__, + pinfo->cur_snr_mean, + pinfo->pre_snr_mean, + pinfo->cur_snr_var, + pinfo->pre_snr_var, + pinfo->cur_lower_snr_mean, + pinfo->pre_lower_snr_mean, + pinfo->cnt_lower_snr_statistic); + + switch (state) { + case ORI_TABLE_MONITOR: + dbg_message = "ORI_TABLE_MONITOR"; + phydm_ori_table_monitor(dm); + break; + + case SAT_TABLE_TRAINING: + dbg_message = "SAT_TABLE_TRAINING"; + phydm_sat_table_training(dm); + break; + + case SAT_TABLE_TRY_FAIL: + dbg_message = "SAT_TABLE_TRY_FAIL"; + phydm_sat_table_try_fail(dm); + break; + + case SAT_TABLE_MONITOR: + dbg_message = "SAT_TABLE_MONITOR"; + phydm_sat_table_monitor(dm); + break; + + case ORI_TABLE_TRAINING: + dbg_message = "ORI_TABLE_TRAINING"; + phydm_ori_table_training(dm); + break; + + case ORI_TABLE_TRY_FAIL: + dbg_message = "ORI_TABLE_TRAINING"; + phydm_ori_table_try_fail(dm); + break; + + default: + dbg_message = "ORI_TABLE_MONITOR"; + phydm_ori_table_monitor(dm); + break; + } + + dbg_message = phydm_lna_sat_state_msg(dm, state); + nxt_dbg_message = phydm_lna_sat_state_msg(dm, pinfo->nxt_state); + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "state: [%s]->[%s]\n", + dbg_message, nxt_dbg_message); + + pinfo->is_snr_done = FALSE; + pinfo->is_sm_done = TRUE; + pinfo->total_cnt_snr = 1 << real_shift; + + } else { + return; + } +} +#endif /*@#ifdef PHYDM_LNA_SAT_CHK_TYPE2*/ + +#ifdef PHYDM_HW_SWITCH_AGC_TAB +u32 phydm_get_lna_pd_reg(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 rf_pd_reg = RF_0x8b; + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) { + if (*dm->channel <= 14) + rf_pd_reg = RF_0x87; + else + rf_pd_reg = RF_0x8b; + } +#endif + return rf_pd_reg; +} + +u32 phydm_get_lna_pd_en_mask(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 rf_pd_en_msk = BIT(2); + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) { + if (*dm->channel <= 14) + rf_pd_en_msk = BIT(4); + else + rf_pd_en_msk = BIT(2); + } +#endif + return rf_pd_en_msk; +} + +boolean phydm_get_lna_pd_en(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 rf_pd_reg = RF_0x8b; + u32 rf_pd_en_msk = BIT(2); + u32 pd_en = 0; + + rf_pd_reg = phydm_get_lna_pd_reg(dm); + rf_pd_en_msk = phydm_get_lna_pd_en_mask(dm); + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) + pd_en = config_phydm_read_rf_reg_8814b(dm, RF_PATH_A, + rf_pd_reg, + rf_pd_en_msk); +#endif + return (boolean)pd_en; +} + +void phydm_set_lna_pd_en(void *dm_void, boolean lna_pd_en) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum rf_path i = RF_PATH_A; + u32 rf_pd_reg = RF_0x8b; + u32 rf_pd_en_msk = BIT(2); + + rf_pd_reg = phydm_get_lna_pd_reg(dm); + rf_pd_en_msk = phydm_get_lna_pd_en_mask(dm); + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) + for (i = RF_PATH_A; i < MAX_PATH_NUM_8814B; i++) + config_phydm_write_rf_reg_8814b(dm, i, + rf_pd_reg, + rf_pd_en_msk, + (u8)lna_pd_en); +#endif +} + +u32 phydm_get_lna_pd_th_mask(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 rf_pd_th_msk = 0x3; + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) + rf_pd_th_msk = 0x3; +#endif + return rf_pd_th_msk; +} + +enum lna_pd_th_level phydm_get_lna_pd_th_lv(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 rf_pd_reg = RF_0x8b; + u32 rf_pd_th_msk = 0x3; + u32 pd_th_lv = 0x0; + + rf_pd_reg = phydm_get_lna_pd_reg(dm); + rf_pd_th_msk = phydm_get_lna_pd_th_mask(dm); + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) + pd_th_lv = config_phydm_read_rf_reg_8814b(dm, RF_PATH_A, + rf_pd_reg, + rf_pd_th_msk); +#endif + return (enum lna_pd_th_level)pd_th_lv; +} + +void phydm_set_lna_pd_th_lv(void *dm_void, + enum lna_pd_th_level lna_pd_th_lv) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + enum rf_path i = RF_PATH_A; + u32 rf_pd_reg = RF_0x8b; + u32 rf_pd_th_msk = 0x3; + + rf_pd_reg = phydm_get_lna_pd_reg(dm); + rf_pd_th_msk = phydm_get_lna_pd_th_mask(dm); + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) + for (i = RF_PATH_A; i < MAX_PATH_NUM_8814B; i++) + config_phydm_write_rf_reg_8814b(dm, i, + rf_pd_reg, + rf_pd_th_msk, + lna_pd_th_lv); +#endif +} + +u32 phydm_get_sat_agc_tab_version(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) + return odm_get_version_mp_8814b_extra_agc_tab(); +#endif + return 0; +} + +boolean phydm_get_auto_agc_config(void *dm_void, + enum agc_tab_switch_state state_sel) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 state_en = 0; +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + switch (state_sel) { + case AGC_SWH_IDLE: + state_en = odm_get_bb_reg(dm, R_0x18ac, BIT(16)); + break; + case AGC_SWH_OFDM: + state_en = odm_get_bb_reg(dm, R_0x18ac, BIT(17)); + break; + case AGC_SWH_CCK: + state_en = odm_get_bb_reg(dm, R_0x18ac, BIT(18)); + break; + default: + state_en = 0; + break; + } +#endif + return (boolean)state_en; +} + +boolean phydm_is_auto_agc_on(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean state_on = false; + + state_on = ((phydm_get_auto_agc_config(dm, AGC_SWH_IDLE) || + phydm_get_auto_agc_config(dm, AGC_SWH_CCK) || + phydm_get_auto_agc_config(dm, AGC_SWH_OFDM)) && + phydm_get_lna_pd_en(dm)); + + return state_on; +} + +void phydm_config_auto_agc(void *dm_void, + boolean idle_en, + boolean cck_cca_en, + boolean ofdm_cca_en) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 hwagc_opt = 0; +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ~ODM_RTL8814B) + return; + + if (idle_en) + hwagc_opt |= BIT(0); + else + hwagc_opt &= ~BIT(0); + if (ofdm_cca_en) + hwagc_opt |= BIT(1); + else + hwagc_opt &= ~BIT(1); + if (cck_cca_en) + hwagc_opt |= BIT(2); + else + hwagc_opt &= ~BIT(2); + + odm_set_bb_reg(dm, R_0x18ac, BIT(18) | BIT(17) | BIT(16), hwagc_opt); +#ifdef PHYDM_COMPILE_ABOVE_2SS + odm_set_bb_reg(dm, R_0x41ac, BIT(18) | BIT(17) | BIT(16), hwagc_opt); +#endif +#ifdef PHYDM_COMPILE_ABOVE_3SS + odm_set_bb_reg(dm, R_0x52ac, BIT(18) | BIT(17) | BIT(16), hwagc_opt); +#endif +#ifdef PHYDM_COMPILE_ABOVE_4SS + odm_set_bb_reg(dm, R_0x53ac, BIT(18) | BIT(17) | BIT(16), hwagc_opt); +#endif +#endif +} + +void phydm_auto_agc_tab_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_set_lna_pd_th_lv(dm, 0x0); + phydm_config_auto_agc(dm, true, false, true); + phydm_set_lna_pd_en(dm, true); +} + +void phydm_auto_agc_tab_off(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_config_auto_agc(dm, false, false, false); + phydm_set_lna_pd_en(dm, false); +} + +void phydm_switch_sat_agc_by_band(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_sat = &dm->dm_lna_sat_info; + +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) + odm_config_mp_8814b_extra_agc_tab(dm, lna_sat->cur_rf_band); +#endif +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + pr_debug("%s ==> switch to band%d\n", __func__, lna_sat->cur_rf_band); +#else + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==> switch to band%d\n", + __func__, lna_sat->cur_rf_band); +#endif +} + +void phydm_auto_agc_tab_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_sat = &dm->dm_lna_sat_info; + u8 channel = *dm->channel; + + lna_sat->cur_rf_band = phydm_ch_to_rf_band(dm, channel); + phydm_switch_sat_agc_by_band(dm); + + if ((dm->support_ability & ODM_BB_LNA_SAT_CHK)) { + phydm_auto_agc_tab_reset(dm); + lna_sat->hw_swh_tab_on = true; + } else { + phydm_auto_agc_tab_off(dm); + lna_sat->hw_swh_tab_on = false; + } +} + +void phydm_auto_agc_tab_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_sat = &dm->dm_lna_sat_info; + boolean hw_swh_on = false; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + + if (!(dm->support_ability & ODM_BB_LNA_SAT_CHK)) { + if (lna_sat->hw_swh_tab_on) { + phydm_auto_agc_tab_off(dm); + lna_sat->hw_swh_tab_on = false; + } + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "Disabled LNA sat. check\n"); + return; + } + + if (!lna_sat->hw_swh_tab_on) + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, + "[WARNING] HW switch AGC Tab not fully enabled\n"); +} + +void phydm_auto_agc_tab_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_sat = &dm->dm_lna_sat_info; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i; + u8 agc_tab = 0; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "LNA sat. AGC Tab version : %d\n", + phydm_get_sat_agc_tab_version(dm)); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Enable LNA peak detector : {0} {lna_pd_en = %d}\n", + phydm_get_lna_pd_en(dm)); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set LNA peak detector lv : {1} {lna_pd_th_lv = %d}\n", + phydm_get_lna_pd_th_lv(dm)); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Config hw switch AGC tab : {2} {hw_swh_en_rx_idle} {hw_swh_en_cck_cca} {hw_swh_en_ofdm_cca} = (%d, %d, %d)\n", + phydm_get_auto_agc_config(dm, AGC_SWH_IDLE), + phydm_get_auto_agc_config(dm, AGC_SWH_CCK), + phydm_get_auto_agc_config(dm, AGC_SWH_OFDM)); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Reset to default setting : {3}\n", + phydm_get_auto_agc_config(dm, AGC_SWH_IDLE), + phydm_get_auto_agc_config(dm, AGC_SWH_CCK), + phydm_get_auto_agc_config(dm, AGC_SWH_OFDM)); + + } else { + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + for (i = 1; i < 10; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + + if (var1[0] == 0) { + phydm_set_lna_pd_en(dm, (boolean)var1[1]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "set lna_pd_en = %d\n", + (u8)phydm_get_lna_pd_en(dm)); + } else if (var1[0] == 1) { + phydm_set_lna_pd_th_lv(dm, (u8)var1[1]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "set lna_pd_th_lv = %d\n", + phydm_get_lna_pd_th_lv(dm)); + } else if (var1[0] == 2) { + phydm_config_auto_agc(dm, (boolean)var1[1], + (boolean)var1[2], + (boolean)var1[3]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "set hw switch agc tab en: (rx_idle, cck_cca, ofdm_cca) = (%d, %d, %d)\n", + phydm_get_auto_agc_config(dm, AGC_SWH_IDLE), + phydm_get_auto_agc_config(dm, AGC_SWH_CCK), + phydm_get_auto_agc_config(dm, AGC_SWH_OFDM)); + } else if (var1[0] == 3) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "reset to default settings\n"); + phydm_auto_agc_tab_reset(dm); + } + lna_sat->hw_swh_tab_on = phydm_is_auto_agc_on(dm); + } + *_used = used; + *_out_len = out_len; +} +#endif /*@#ifdef PHYDM_HW_SWITCH_AGC_TAB*/ + +void phydm_lna_sat_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_t = &dm->dm_lna_sat_info; + char help[] = "-h"; + char monitor[] = "-m"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i; + u8 agc_tab = 0; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "monitor: -m\n"); + #ifdef PHYDM_LNA_SAT_CHK_TYPE1 + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0} {lna_sat_chk_en}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1} {agc_table_switch_en}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{2} {chk_cnt per callback}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{3} {chk_period(ms)}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{4} {chk_duty_cycle(%)}\n"); + #endif + } else if ((strcmp(input[1], monitor) == 0)) { +#ifdef PHYDM_LNA_SAT_CHK_TYPE1 + #if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8198F | ODM_RTL8814B)) + agc_tab = phydm_get_ofdm_agc_tab_path(dm, RF_PATH_A); + else + #endif + agc_tab = phydm_get_ofdm_agc_tab(dm); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "%s%d, %s%d, %s%d, %s%d\n", + "check_time = ", lna_t->check_time, + "pre_sat_status = ", lna_t->pre_sat_status, + "cur_sat_status = ", lna_t->cur_sat_status, + "current AGC tab = ", agc_tab); +#endif + } else { + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + for (i = 1; i < 10; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + #ifdef PHYDM_LNA_SAT_CHK_TYPE1 + if (var1[0] == 0) { + if (var1[1] == 1) + lna_t->is_disable_lna_sat_chk = false; + else if (var1[1] == 0) + lna_t->is_disable_lna_sat_chk = true; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "dis_lna_sat_chk=%d\n", + lna_t->is_disable_lna_sat_chk); + } else if (var1[0] == 1) { + if (var1[1] == 1) + lna_t->dis_agc_table_swh = false; + else if (var1[1] == 0) + lna_t->dis_agc_table_swh = true; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "dis_agc_table_swh=%d\n", + lna_t->dis_agc_table_swh); + + } else if (var1[0] == 2) { + lna_t->chk_cnt = (u8)var1[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "chk_cnt=%d\n", lna_t->chk_cnt); + } else if (var1[0] == 3) { + lna_t->chk_period = var1[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "chk_period=%d\n", lna_t->chk_period); + } else if (var1[0] == 4) { + lna_t->chk_duty_cycle = (u8)var1[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "chk_duty_cycle=%d\n", + lna_t->chk_duty_cycle); + } + #endif + #ifdef PHYDM_LNA_SAT_CHK_TYPE2 + if (var1[0] == 1) + lna_t->force_traget_macid = var1[1]; + #endif + } + *_used = used; + *_out_len = out_len; +} + +void phydm_lna_sat_chk_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_sat = &dm->dm_lna_sat_info; + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "%s ==>\n", __func__); + + if (lna_sat->lna_sat_type == LNA_SAT_WITH_PEAK_DET) { + #ifdef PHYDM_HW_SWITCH_AGC_TAB + if (dm->support_ic_type & ODM_RTL8814B) { + phydm_auto_agc_tab_watchdog(dm); + return; + } + #endif + #ifdef PHYDM_LNA_SAT_CHK_TYPE1 + if (dm->support_ic_type & + (ODM_RTL8197F | ODM_RTL8198F | ODM_RTL8814B)) { + phydm_lna_sat_chk_watchdog_type1(dm); + return; + } + #endif + } else if (lna_sat->lna_sat_type == LNA_SAT_WITH_TRAIN) { + #ifdef PHYDM_LNA_SAT_CHK_TYPE2 + return; + #endif + } + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "support_ic_type match fail, return\n"); +} + +void phydm_lna_sat_config(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_sat = &dm->dm_lna_sat_info; + + lna_sat->lna_sat_type = 0; + #if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type & (ODM_RTL8822B)) + lna_sat->lna_sat_type = LNA_SAT_WITH_TRAIN; + #endif + + #if (RTL8197F_SUPPORT || RTL8192F_SUPPORT || \ + RTL8198F_SUPPORT || RTL8814B_SUPPORT) + if (dm->support_ic_type & + (ODM_RTL8197F | ODM_RTL8192F | ODM_RTL8198F | ODM_RTL8814B)) + lna_sat->lna_sat_type = LNA_SAT_WITH_PEAK_DET; + #endif + + PHYDM_DBG(dm, DBG_LNA_SAT_CHK, "[%s] lna_sat_type=%d\n", + __func__, lna_sat->lna_sat_type); +} + +void phydm_lna_sat_check_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_lna_sat_t *lna_sat = &dm->dm_lna_sat_info; + + /*@2018.04.17 Johnson*/ + phydm_lna_sat_config(dm); + #ifdef PHYDM_LNA_SAT_CHK_TYPE1 + lna_sat->chk_period = LNA_CHK_PERIOD; + lna_sat->chk_cnt = LNA_CHK_CNT; + lna_sat->chk_duty_cycle = LNA_CHK_DUTY_CYCLE; + lna_sat->dis_agc_table_swh = false; + #endif + /*@2018.04.17 Johnson end*/ + + if (lna_sat->lna_sat_type == LNA_SAT_WITH_PEAK_DET) { + #ifdef PHYDM_HW_SWITCH_AGC_TAB + if (dm->support_ic_type & ODM_RTL8814B) { + phydm_auto_agc_tab_init(dm); + return; + } + #endif + #ifdef PHYDM_LNA_SAT_CHK_TYPE1 + phydm_lna_sat_chk_init(dm); + #endif + } else if (lna_sat->lna_sat_type == LNA_SAT_WITH_TRAIN) { + #ifdef PHYDM_LNA_SAT_CHK_TYPE2 + phydm_lna_sat_chk_type2_init(dm); + #endif + } +} + +#endif /*@#ifdef PHYDM_LNA_SAT_CHK_SUPPORT*/ diff --git a/hal/phydm/phydm_lna_sat.h b/hal/phydm/phydm_lna_sat.h new file mode 100644 index 0000000..69a9349 --- /dev/null +++ b/hal/phydm/phydm_lna_sat.h @@ -0,0 +1,196 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_LNA_SAT_H__ +#define __PHYDM_LNA_SAT_H__ +#ifdef PHYDM_LNA_SAT_CHK_SUPPORT +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ + +#define LNA_SAT_VERSION "1.1" + +/*@LNA saturation check*/ +#define OFDM_AGC_TAB_0 0 +#define OFDM_AGC_TAB_2 2 + +#define DIFF_RSSI_TO_IGI 10 +#define ONE_SEC_MS 1000 + +#define LNA_CHK_PERIOD 100 /*@ms*/ +#define LNA_CHK_CNT 10 /*@checks per callback*/ +#define LNA_CHK_DUTY_CYCLE 5 /*@percentage*/ + +#define DELTA_STD 2 +#define DELTA_MEAN 2 +#define SNR_STATISTIC_SHIFT 8 +#define SNR_RPT_MAX 256 + +/* @1 ============================================================ + * 1 enumrate + * 1 ============================================================ + */ + +enum lna_sat_timer_state { + INIT_LNA_SAT_CHK_TIMMER, + CANCEL_LNA_SAT_CHK_TIMMER, + RELEASE_LNA_SAT_CHK_TIMMER +}; + +#ifdef PHYDM_LNA_SAT_CHK_TYPE2 +enum lna_sat_chk_type2_status { + ORI_TABLE_MONITOR, + ORI_TABLE_TRAINING, + SAT_TABLE_MONITOR, + SAT_TABLE_TRAINING, + SAT_TABLE_TRY_FAIL, + ORI_TABLE_TRY_FAIL +}; + +#endif + +enum lna_sat_type { + LNA_SAT_WITH_PEAK_DET = 1, /*type1*/ + LNA_SAT_WITH_TRAIN = 2, /*type2*/ +}; + +#ifdef PHYDM_HW_SWITCH_AGC_TAB +enum lna_pd_th_level { + LNA_PD_TH_LEVEL0 = 0, + LNA_PD_TH_LEVEL1 = 1, + LNA_PD_TH_LEVEL2 = 2, + LNA_PD_TH_LEVEL3 = 3 +}; + +enum agc_tab_switch_state { + AGC_SWH_IDLE, + AGC_SWH_CCK, + AGC_SWH_OFDM +}; +#endif + +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ + +struct phydm_lna_sat_t { +#ifdef PHYDM_LNA_SAT_CHK_TYPE1 + u8 chk_cnt; + u8 chk_duty_cycle; + u32 chk_period;/*@ms*/ + boolean is_disable_lna_sat_chk; + boolean dis_agc_table_swh; +#endif +#ifdef PHYDM_LNA_SAT_CHK_TYPE2 + u8 force_traget_macid; + u32 snr_var_thd; + u32 delta_snr_mean; + u16 ori_table_try_fail_times; + u16 cnt_lower_snr_statistic; + u16 sat_table_monitor_times; + u16 force_change_period; + u8 is_snr_detail_en; + u8 is_force_lna_sat_table; + u8 lwr_snr_ratio_bit_shift; + u8 cnt_snr_statistic; + u16 snr_statistic_sqr[SNR_RPT_MAX]; + u8 snr_statistic[SNR_RPT_MAX]; + u8 is_sm_done; + u8 is_snr_done; + u32 cur_snr_var; + u8 total_bit_shift; + u8 total_cnt_snr; + u32 cur_snr_mean; + u8 cur_snr_var0; + u32 cur_lower_snr_mean; + u32 pre_snr_mean; + u32 pre_snr_var; + u32 pre_lower_snr_mean; + u8 nxt_state; + u8 pre_state; +#endif + enum lna_sat_type lna_sat_type; + u32 sat_cnt_acc_patha; + u32 sat_cnt_acc_pathb; +#ifdef PHYDM_IC_ABOVE_3SS + u32 sat_cnt_acc_pathc; +#endif +#ifdef PHYDM_IC_ABOVE_4SS + u32 sat_cnt_acc_pathd; +#endif + u32 check_time; + boolean pre_sat_status; + boolean cur_sat_status; +#ifdef PHYDM_HW_SWITCH_AGC_TAB + boolean hw_swh_tab_on; + enum odm_rf_band cur_rf_band; +#endif + struct phydm_timer_list phydm_lna_sat_chk_timer; + u32 cur_timer_check_cnt; + u32 pre_timer_check_cnt; +}; + +/* @1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ +void phydm_lna_sat_chk_init(void *dm_void); + +u8 phydm_get_ofdm_agc_tab(void *dm_void); + +void phydm_lna_sat_chk(void *dm_void); + +void phydm_lna_sat_chk_timers(void *dm_void, u8 state); + +#ifdef PHYDM_LNA_SAT_CHK_TYPE1 +#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT) +void phydm_lna_sat_chk_bb_init(void *dm_void); + +void phydm_set_ofdm_agc_tab_path(void *dm_void, + u8 tab_sel, enum rf_path path); + +u8 phydm_get_ofdm_agc_tab_path(void *dm_void, enum rf_path path); +#endif /*@#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT)*/ +#endif + +#ifdef PHYDM_LNA_SAT_CHK_TYPE2 +void phydm_parsing_snr(void *dm_void, void *pktinfo_void, s8 *rx_snr); +#endif + +void phydm_lna_sat_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void phydm_lna_sat_chk_watchdog(void *dm_void); + +void phydm_lna_sat_check_init(void *dm_void); + +#ifdef PHYDM_HW_SWITCH_AGC_TAB +void phydm_auto_agc_tab_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif +#endif /*@#if (PHYDM_LNA_SAT_CHK_SUPPORT == 1)*/ +#endif diff --git a/hal/phydm/phydm_math_lib.c b/hal/phydm/phydm_math_lib.c new file mode 100644 index 0000000..c6c1035 --- /dev/null +++ b/hal/phydm/phydm_math_lib.c @@ -0,0 +1,290 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +const u32 db_invert_table[12][8] = { + {10, 13, 16, 20, 25, 32, 40, 50}, /* @U(32,3) */ + {64, 80, 101, 128, 160, 201, 256, 318}, /* @U(32,3) */ + {401, 505, 635, 800, 1007, 1268, 1596, 2010}, /* @U(32,3) */ + {316, 398, 501, 631, 794, 1000, 1259, 1585}, /* @U(32,0) */ + {1995, 2512, 3162, 3981, 5012, 6310, 7943, 10000}, /* @U(32,0) */ + {12589, 15849, 19953, 25119, 31623, 39811, 50119, 63098}, /* @U(32,0) */ + {79433, 100000, 125893, 158489, 199526, 251189, 316228, + 398107}, /* @U(32,0) */ + {501187, 630957, 794328, 1000000, 1258925, 1584893, 1995262, + 2511886}, /* @U(32,0) */ + {3162278, 3981072, 5011872, 6309573, 7943282, 1000000, 12589254, + 15848932}, /* @U(32,0) */ + {19952623, 25118864, 31622777, 39810717, 50118723, 63095734, + 79432823, 100000000}, /* @U(32,0) */ + {125892541, 158489319, 199526232, 251188643, 316227766, 398107171, + 501187234, 630957345}, /* @U(32,0) */ + {794328235, 1000000000, 1258925412, 1584893192, 1995262315, + 2511886432U, 3162277660U, 3981071706U} }; /* @U(32,0) */ + +/*Y = 10*log(X)*/ +s32 odm_pwdb_conversion(s32 X, u32 total_bit, u32 decimal_bit) +{ + s32 Y, integer = 0, decimal = 0; + u32 i; + + if (X == 0) + X = 1; /* @log2(x), x can't be 0 */ + + for (i = (total_bit - 1); i > 0; i--) { + if (X & BIT(i)) { + integer = i; + if (i > 0) { + /*decimal is 0.5dB*3=1.5dB~=2dB */ + decimal = (X & BIT(i - 1)) ? 2 : 0; + } + break; + } + } + + Y = 3 * (integer - decimal_bit) + decimal; /* @10*log(x)=3*log2(x), */ + + return Y; +} + +s32 odm_sign_conversion(s32 value, u32 total_bit) +{ + if (value & BIT(total_bit - 1)) + value -= BIT(total_bit); + + return value; +} + +/*threshold must form low to high*/ +u16 phydm_find_intrvl(void *dm_void, u16 val, u16 *threshold, u16 th_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 i = 0; + u16 ret_val = 0; + u16 max_th = threshold[th_len - 1]; + + for (i = 0; i < th_len; i++) { + if (val < threshold[i]) { + ret_val = i; + break; + } else if (val >= max_th) { + ret_val = th_len; + break; + } + } + + return ret_val; +} + +void phydm_seq_sorting(void *dm_void, u32 *value, u32 *rank_idx, u32 *idx_out, + u8 seq_length) +{ + u8 i = 0, j = 0; + u32 tmp_a, tmp_b; + u32 tmp_idx_a, tmp_idx_b; + + for (i = 0; i < seq_length; i++) + rank_idx[i] = i; + + for (i = 0; i < (seq_length - 1); i++) { + for (j = 0; j < (seq_length - 1 - i); j++) { + tmp_a = value[j]; + tmp_b = value[j + 1]; + + tmp_idx_a = rank_idx[j]; + tmp_idx_b = rank_idx[j + 1]; + + if (tmp_a < tmp_b) { + value[j] = tmp_b; + value[j + 1] = tmp_a; + + rank_idx[j] = tmp_idx_b; + rank_idx[j + 1] = tmp_idx_a; + } + } + } + + for (i = 0; i < seq_length; i++) + idx_out[rank_idx[i]] = i + 1; +} + +u32 odm_convert_to_db(u64 value) +{ + u8 i; + u8 j; + u32 dB; + + if (value >= db_invert_table[11][7]) + return 96; /* @maximum 96 dB */ + + for (i = 0; i < 12; i++) { + if (i <= 2 && (value << FRAC_BITS) <= db_invert_table[i][7]) + break; + else if (i > 2 && value <= db_invert_table[i][7]) + break; + } + + for (j = 0; j < 8; j++) { + if (i <= 2 && (value << FRAC_BITS) <= db_invert_table[i][j]) + break; + else if (i > 2 && i < 12 && value <= db_invert_table[i][j]) + break; + } + + /*special cases*/ + if (j == 0 && i == 0) + goto end; + + if (i == 3 && j == 0) { + if (db_invert_table[3][0] - value > + value - (db_invert_table[2][7] >> FRAC_BITS)) { + i = 2; + j = 7; + } + goto end; + } + + if (i < 3) + value = value << FRAC_BITS; /*@elements of row 0~2 shift left*/ + + /*compare difference to get precise dB*/ + if (j == 0) { + if (db_invert_table[i][j] - value > + value - db_invert_table[i - 1][7]) { + i = i - 1; + j = 7; + } + } else { + if (db_invert_table[i][j] - value > + value - db_invert_table[i][j - 1]) { + j = j - 1; + } + } +end: + dB = (i << 3) + j + 1; + + return dB; +} + +u64 phydm_db_2_linear(u32 value) +{ + u8 i = 0; + u8 j = 0; + u64 linear = 0; + + value = value & 0xFF; + + /* @1dB~96dB */ + if (value > 96) { + value = 96; + } else if (value < 1) { + linear = 1; + return linear; + } + + i = (u8)((value - 1) >> 3); + j = (u8)(value - 1) - (i << 3); + + linear = db_invert_table[i][j]; + + if (i > 2) + linear = linear << FRAC_BITS; + + return linear; +} + +u16 phydm_show_fraction_num(u32 frac_val, u8 bit_num) +{ + u8 i = 0; + u16 val = 0; + u16 base = 5000; + + for (i = bit_num; i > 0; i--) { + if (frac_val & BIT(i - 1)) + val += (base >> (bit_num - i)); + } + return val; +} + +u16 phydm_ones_num_in_bitmap(u64 val, u8 size) +{ + u8 i = 0; + u8 ones_num = 0; + + for (i = 0; i < size; i++) { + if (val & BIT(0)) + ones_num++; + + val = val >> 1; + } + + return ones_num; +} + +u64 phydm_gen_bitmask(u8 mask_num) +{ + u8 i = 0; + u64 bitmask = 0; + + if (mask_num > 64) + return 1; + + for (i = 0; i < mask_num; i++) + bitmask = (bitmask << 1) | BIT(0); + + return bitmask; +} + +s32 phydm_cnvrt_2_sign(u32 val, u8 bit_num) +{ + if (bit_num >= 32) + return (s32)val; + + if (val & BIT(bit_num - 1)) /*Sign BIT*/ + val -= (1 << bit_num); /*@2's*/ + + return val; +} + +s64 phydm_cnvrt_2_sign_64(u64 val, u8 bit_num) +{ + u64 one = 1; + s64 val_sign = (s64)val; + + if (bit_num >= 64) + return (s64)val; + + if (val & (one << (bit_num - 1))) /*Sign BIT*/ + val_sign = val - (one << bit_num); /*@2's*/ + + return val_sign; +} + diff --git a/hal/phydm/phydm_math_lib.h b/hal/phydm/phydm_math_lib.h new file mode 100644 index 0000000..a96ae5e --- /dev/null +++ b/hal/phydm/phydm_math_lib.h @@ -0,0 +1,120 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_MATH_LIB_H__ +#define __PHYDM_MATH_LIB_H__ + +/* @2019.01.24 remove linear2db debug log*/ +#define AUTO_MATH_LIB_VERSION "1.2" + +/*@ + * 1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ + +#define PHYDM_DIV(a, b) ((b) ? ((a) / (b)) : 0) +#define DIVIDED_2(X) ((X) >> 1) +/*@1/3 ~ 11/32*/ +#if defined(DM_ODM_CE_MAC80211) +#define DIVIDED_3(X) ({ \ + u32 div_3_tmp = (X); \ + (((div_3_tmp) + ((div_3_tmp) << 1) + ((div_3_tmp) << 3)) >> 5); }) +#else +#define DIVIDED_3(X) (((X) + ((X) << 1) + ((X) << 3)) >> 5) +#endif +#define DIVIDED_4(X) ((X) >> 2) + +/*Store Ori Value*/ +#if defined(DM_ODM_CE_MAC80211) +#define WEIGHTING_AVG(v1, w1, v2, w2) \ + __WEIGHTING_AVG(v1, w1, v2, w2, typeof(v1), typeof(w1), typeof(v2), \ + typeof(w2)) +#define __WEIGHTING_AVG(v1, w1, v2, w2, t1, t2, t3, t4) ({ \ + t1 __w_a_v1 = (v1); \ + t2 __w_a_w1 = (w1); \ + t3 __w_a_v2 = (v2); \ + t4 __w_a_w2 = (w2); \ + ((__w_a_v1) * (__w_a_w1) + (__w_a_v2) * (__w_a_w2)) \ + / ((__w_a_w2) + (__w_a_w1)); }) +#else +#define WEIGHTING_AVG(v1, w1, v2, w2) \ + (((v1) * (w1) + (v2) * (w2)) / ((w2) + (w1))) +#endif + +/*Store 2^ma x Value*/ +#if defined(DM_ODM_CE_MAC80211) +#define MA_ACC(old, new_val, ma) ({ \ + s16 __ma_acc_o = (old); \ + (__ma_acc_o) - ((__ma_acc_o) >> (ma)) + (new_val); }) +#define GET_MA_VAL(val, ma) ({ \ + s16 __get_ma_tmp = (ma);\ + ((val) + (1 << ((__get_ma_tmp) - 1))) >> (__get_ma_tmp); }) +#else +#define MA_ACC(old, new_val, ma) ((old) - ((old) >> (ma)) + (new_val)) +#define GET_MA_VAL(val, ma) (((val) + (1 << ((ma) - 1))) >> (ma)) +#endif +#define FRAC_BITS 3 +/*@ + * 1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ + +/*@ + * 1 ============================================================ + * 1 structure + * 1 ============================================================ + */ + +/*@ + * 1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ + +s32 odm_pwdb_conversion(s32 X, u32 total_bit, u32 decimal_bit); + +s32 odm_sign_conversion(s32 value, u32 total_bit); + +u16 phydm_find_intrvl(void *dm_void, u16 val, u16 *threshold, u16 th_len); + +void phydm_seq_sorting(void *dm_void, u32 *value, u32 *rank_idx, u32 *idx_out, + u8 seq_length); + +u32 odm_convert_to_db(u64 value); + +u64 phydm_db_2_linear(u32 value); + +u16 phydm_show_fraction_num(u32 frac_val, u8 bit_num); + +u16 phydm_ones_num_in_bitmap(u64 val, u8 size); + +u64 phydm_gen_bitmask(u8 mask_num); + +s32 phydm_cnvrt_2_sign(u32 val, u8 bit_num); + +s64 phydm_cnvrt_2_sign_64(u64 val, u8 bit_num); +#endif diff --git a/hal/phydm/phydm_mp.c b/hal/phydm/phydm_mp.c new file mode 100644 index 0000000..4b2bd52 --- /dev/null +++ b/hal/phydm/phydm_mp.c @@ -0,0 +1,408 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_MP_SUPPORT +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + +void phydm_mp_set_single_tone_jgr3(void *dm_void, boolean is_single_tone, + u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_mp *mp = &dm->dm_mp_table; + u8 start = RF_PATH_A, end = RF_PATH_A; + u8 i = 0; + u8 central_ch = 0; + boolean is_2g_ch = false; + + switch (path) { + case RF_PATH_A: + case RF_PATH_B: + case RF_PATH_C: + case RF_PATH_D: + start = path; + end = path; + break; + case RF_PATH_AB: + start = RF_PATH_A; + end = RF_PATH_B; + break; +#if (defined(PHYDM_COMPILE_IC_4SS)) + case RF_PATH_AC: + start = RF_PATH_A; + end = RF_PATH_C; + break; + case RF_PATH_AD: + start = RF_PATH_A; + end = RF_PATH_D; + break; + case RF_PATH_BC: + start = RF_PATH_B; + end = RF_PATH_C; + break; + case RF_PATH_BD: + start = RF_PATH_B; + end = RF_PATH_D; + break; + case RF_PATH_CD: + start = RF_PATH_C; + end = RF_PATH_D; + break; + case RF_PATH_ABC: + start = RF_PATH_A; + end = RF_PATH_C; + break; + case RF_PATH_ABD: + start = RF_PATH_A; + end = RF_PATH_D; + break; + case RF_PATH_ACD: + start = RF_PATH_A; + end = RF_PATH_D; + break; + case RF_PATH_BCD: + start = RF_PATH_B; + end = RF_PATH_D; + break; + case RF_PATH_ABCD: + start = RF_PATH_A; + end = RF_PATH_D; + break; +#endif + } + + central_ch = (u8)odm_get_rf_reg(dm, RF_PATH_A, RF_0x18, 0xff); + is_2g_ch = (central_ch <= 14) ? true : false; + + if (is_single_tone) { + /*Disable CCA*/ + if (is_2g_ch) { /*CCK RxIQ weighting = [0,0]*/ + if(dm->support_ic_type & ODM_RTL8723F) { + odm_set_bb_reg(dm, R_0x2a24, BIT(13), 0x1); /*CCK*/ + } else { + odm_set_bb_reg(dm, R_0x1a9c, BIT(20), 0x0); + odm_set_bb_reg(dm, R_0x1a14, 0x300, 0x3); + } + } + odm_set_bb_reg(dm, R_0x1d58, 0xff8, 0x1ff); /*OFDM*/ + if (dm->support_ic_type & ODM_RTL8723F) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x5, BIT(0), 0x0); + for (i = start; i <= end; i++) { + mp->rf0[i] = odm_get_rf_reg(dm, i, RF_0x0, RFREG_MASK); + /*Tx mode: RF0x00[19:16]=4'b0010 */ + odm_set_rf_reg(dm, i, RF_0x0, 0xF0000, 0x2); + /*Lowest RF gain index: RF_0x1[5:0] TX power*/ + mp->rf1[i] = odm_get_rf_reg(dm, i, RF_0x1, RFREG_MASK); + odm_set_rf_reg(dm, i, RF_0x1, 0x3f, 0x0);//TX power + /*RF LO enabled */ + odm_set_rf_reg(dm, i, RF_0x58, BIT(1), 0x1); + } + } else { + for (i = start; i <= end; i++) { + mp->rf0[i] = odm_get_rf_reg(dm, i, RF_0x0, RFREG_MASK); + /*Tx mode: RF0x00[19:16]=4'b0010 */ + odm_set_rf_reg(dm, i, RF_0x0, 0xF0000, 0x2); + /*Lowest RF gain index: RF_0x0[4:0] = 0*/ + odm_set_rf_reg(dm, i, RF_0x0, 0x1f, 0x0); + /*RF LO enabled */ + odm_set_rf_reg(dm, i, RF_0x58, BIT(1), 0x1); + } + } + + #if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) { + mp->rf0_syn[RF_SYN0] = config_phydm_read_syn_reg_8814b( + dm, RF_SYN0, RF_0x0, RFREG_MASK); + /*Lowest RF gain index: RF_0x0[4:0] = 0x0*/ + config_phydm_write_rf_syn_8814b(dm, RF_SYN0, RF_0x0, + 0x1f, 0x0); + /*RF LO enabled */ + config_phydm_write_rf_syn_8814b(dm, RF_SYN0, RF_0x58, + BIT(1), 0x1); + /*SYN1*/ + if (*dm->band_width == CHANNEL_WIDTH_80_80) { + mp->rf0_syn[RF_SYN1] = config_phydm_read_syn_reg_8814b( + dm, RF_SYN1, RF_0x0, + RFREG_MASK); + config_phydm_write_rf_syn_8814b(dm, RF_SYN1, + RF_0x0, 0x1f, + 0x0); + config_phydm_write_rf_syn_8814b(dm, RF_SYN1, + RF_0x58, BIT(1), + 0x1); + } + } + #endif + } else { + /*Enable CCA*/ + if (is_2g_ch) { /*CCK RxIQ weighting = [1,1]*/ + if(dm->support_ic_type & ODM_RTL8723F) { + odm_set_bb_reg(dm, R_0x2a24, BIT(13), 0x0); /*CCK*/ + } else { + odm_set_bb_reg(dm, R_0x1a9c, BIT(20), 0x1); + odm_set_bb_reg(dm, R_0x1a14, 0x300, 0x0); + } + } + odm_set_bb_reg(dm, R_0x1d58, 0xff8, 0x0); /*OFDM*/ + + if(dm->support_ic_type & ODM_RTL8723F) { + for (i = start; i <= end; i++) { + odm_set_rf_reg(dm, i, RF_0x0, RFREG_MASK, mp->rf0[i]); + odm_set_rf_reg(dm, i, RF_0x1, RFREG_MASK, mp->rf1[i]); + /*RF LO disabled */ + odm_set_rf_reg(dm, i, RF_0x58, BIT(1), 0x0); + } + odm_set_rf_reg(dm, RF_PATH_A, RF_0x5, BIT(0), 0x1); + } else { + for (i = start; i <= end; i++) { + odm_set_rf_reg(dm, i, RF_0x0, RFREG_MASK, mp->rf0[i]); + /*RF LO disabled */ + odm_set_rf_reg(dm, i, RF_0x58, BIT(1), 0x0); + } + } + #if (RTL8814B_SUPPORT) + if (dm->support_ic_type & ODM_RTL8814B) { + config_phydm_write_rf_syn_8814b(dm, RF_SYN0, RF_0x0, + RFREG_MASK, + mp->rf0_syn[RF_SYN0]); + config_phydm_write_rf_syn_8814b(dm, RF_SYN0, RF_0x58, + BIT(1), 0x0); + /*SYN1*/ + if (*dm->band_width == CHANNEL_WIDTH_80_80) { + config_phydm_write_rf_syn_8814b(dm, RF_SYN1, + RF_0x0, + RFREG_MASK, + mp->rf0_syn[RF_SYN1]); + config_phydm_write_rf_syn_8814b(dm, RF_SYN1, + RF_0x58, BIT(1), + 0x0); + } + } + #endif + } +} + +void phydm_mp_set_carrier_supp_jgr3(void *dm_void, boolean is_carrier_supp, + u32 rate_index) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_mp *mp = &dm->dm_mp_table; + + if (is_carrier_supp) { + if (phydm_is_cck_rate(dm, (u8)rate_index)) { + /*if CCK block on? */ + if (!odm_get_bb_reg(dm, R_0x1c3c, BIT(1))) + odm_set_bb_reg(dm, R_0x1c3c, BIT(1), 1); + + if(dm->support_ic_type & ODM_RTL8723F){ + /* @Carrier suppress tx */ + odm_set_bb_reg(dm, R_0x2a08, BIT(18), 0x1); + /*turn off scramble setting */ + odm_set_bb_reg(dm, R_0x2a04, BIT(5), 0x1); + /*Set CCK Tx Test Rate, set TxRate to 2Mbps */ + odm_set_bb_reg(dm, R_0x2a08, 0x300000, 0x1); + /* BB and PMAC cont tx */ + odm_set_bb_reg(dm, R_0x2a08, BIT(17), 0x1); + odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); + /* TX CCK ON */ + odm_set_bb_reg(dm, R_0x2a08, BIT(31), 0x0); + odm_set_bb_reg(dm, R_0x2a08, BIT(31), 0x1); + } + else { + /*Turn Off All Test mode */ + odm_set_bb_reg(dm, R_0x1ca4, 0x7, 0x0); + + /*transmit mode */ + odm_set_bb_reg(dm, R_0x1a00, 0x3, 0x2); + /*turn off scramble setting */ + odm_set_bb_reg(dm, R_0x1a00, BIT(3), 0x0); + /*Set CCK Tx Test Rate, set TxRate to 1Mbps */ + odm_set_bb_reg(dm, R_0x1a00, 0x3000, 0x0); + } + } + } else { /*Stop Carrier Suppression. */ + if (phydm_is_cck_rate(dm, (u8)rate_index)) { + if(dm->support_ic_type & ODM_RTL8723F) { + /* TX Stop */ + odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); + /* Clear BB cont tx */ + odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); + /* Clear PMAC cont tx */ + odm_set_bb_reg(dm, R_0x2a08, BIT(17), 0x0); + /* Clear TX Stop */ + odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); + /* normal mode */ + odm_set_bb_reg(dm, R_0x2a08, BIT(18), 0x0); + /* turn on scramble setting */ + odm_set_bb_reg(dm, R_0x2a04, BIT(5), 0x0); + } + else { + /*normal mode */ + odm_set_bb_reg(dm, R_0x1a00, 0x3, 0x0); + /*turn on scramble setting */ + odm_set_bb_reg(dm, R_0x1a00, BIT(3), 0x1); + } + /*BB Reset */ + odm_set_bb_reg(dm, R_0x1d0c, BIT(16), 0x0); + odm_set_bb_reg(dm, R_0x1d0c, BIT(16), 0x1); + } + } +} + +void phydm_mp_set_single_carrier_jgr3(void *dm_void, boolean is_single_carrier) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_mp *mp = &dm->dm_mp_table; + + if (is_single_carrier) { + /*1. if OFDM block on? */ + if (!odm_get_bb_reg(dm, R_0x1c3c, BIT(0))) + odm_set_bb_reg(dm, R_0x1c3c, BIT(0), 1); + + if (dm->support_ic_type & ODM_RTL8723F) { + /*3. turn on scramble setting */ + odm_set_bb_reg(dm, R_0x2a04, BIT(5), 0); + /*4. Turn On single carrier. */ + odm_set_bb_reg(dm, R_0x1ca4, 0x7, OFDM_SINGLE_CARRIER); + } + else { + /*2. set CCK test mode off, set to CCK normal mode */ + odm_set_bb_reg(dm, R_0x1a00, 0x3, 0); + /*3. turn on scramble setting */ + odm_set_bb_reg(dm, R_0x1a00, BIT(3), 1); + /*4. Turn On single carrier. */ + odm_set_bb_reg(dm, R_0x1ca4, 0x7, OFDM_SINGLE_CARRIER); + } + } else { + /*Turn off all test modes. */ + odm_set_bb_reg(dm, R_0x1ca4, 0x7, OFDM_OFF); + + /*Delay 10 ms */ + ODM_delay_ms(10); + + /*BB Reset*/ + odm_set_bb_reg(dm, R_0x1d0c, BIT(16), 0x0); + odm_set_bb_reg(dm, R_0x1d0c, BIT(16), 0x1); + } +} + +void phydm_mp_get_tx_ok_jgr3(void *dm_void, u32 rate_index) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_mp *mp = &dm->dm_mp_table; + + if (phydm_is_cck_rate(dm, (u8)rate_index)) + mp->tx_phy_ok_cnt = odm_get_bb_reg(dm, R_0x2de4, MASKLWORD); + else + mp->tx_phy_ok_cnt = odm_get_bb_reg(dm, R_0x2de0, MASKLWORD); +} + +void phydm_mp_get_rx_ok_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_mp *mp = &dm->dm_mp_table; + + u32 cck_ok = 0, ofdm_ok = 0, ht_ok = 0, vht_ok = 0; + u32 cck_err = 0, ofdm_err = 0, ht_err = 0, vht_err = 0; + if(dm->support_ic_type & ODM_RTL8723F) + cck_ok = odm_get_bb_reg(dm, R_0x2aac, MASKLWORD); + else + cck_ok = odm_get_bb_reg(dm, R_0x2c04, MASKLWORD); + ofdm_ok = odm_get_bb_reg(dm, R_0x2c14, MASKLWORD); + ht_ok = odm_get_bb_reg(dm, R_0x2c10, MASKLWORD); + vht_ok = odm_get_bb_reg(dm, R_0x2c0c, MASKLWORD); + if(dm->support_ic_type & ODM_RTL8723F) + cck_err = odm_get_bb_reg(dm, R_0x2aac, MASKHWORD); + else + cck_err = odm_get_bb_reg(dm, R_0x2c04, MASKHWORD); + ofdm_err = odm_get_bb_reg(dm, R_0x2c14, MASKHWORD); + ht_err = odm_get_bb_reg(dm, R_0x2c10, MASKHWORD); + vht_err = odm_get_bb_reg(dm, R_0x2c0c, MASKHWORD); + + mp->rx_phy_ok_cnt = cck_ok + ofdm_ok + ht_ok + vht_ok; + mp->rx_phy_crc_err_cnt = cck_err + ofdm_err + ht_err + vht_err; + mp->io_value = (u32)mp->rx_phy_ok_cnt; +} +#endif +void phydm_mp_set_crystal_cap(void *dm_void, u8 crystal_cap) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_set_crystal_cap(dm, crystal_cap); +} + +void phydm_mp_set_single_tone(void *dm_void, boolean is_single_tone, u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_mp_set_single_tone_jgr3(dm, is_single_tone, path); +} + +void phydm_mp_set_carrier_supp(void *dm_void, boolean is_carrier_supp, + u32 rate_index) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_mp_set_carrier_supp_jgr3(dm, is_carrier_supp, rate_index); +} + +void phydm_mp_set_single_carrier(void *dm_void, boolean is_single_carrier) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_mp_set_single_carrier_jgr3(dm, is_single_carrier); +} +void phydm_mp_reset_rx_counters_phy(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_reset_bb_hw_cnt(dm); +} + +void phydm_mp_get_tx_ok(void *dm_void, u32 rate_index) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_mp_get_tx_ok_jgr3(dm, rate_index); +} + +void phydm_mp_get_rx_ok(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_mp_get_rx_ok_jgr3(dm); +} +#endif diff --git a/hal/phydm/phydm_mp.h b/hal/phydm/phydm_mp.h new file mode 100644 index 0000000..5805a03 --- /dev/null +++ b/hal/phydm/phydm_mp.h @@ -0,0 +1,83 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_MP_H__ +#define __PHYDM_MP_H__ + +/*2020.04.27 Refine single tone Tx flow*/ +#define MP_VERSION "1.5" + +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ +struct phydm_mp { + /*Rx OK count, statistics used in Mass Production Test.*/ + u64 tx_phy_ok_cnt; + u64 rx_phy_ok_cnt; + /*Rx CRC32 error count, statistics used in Mass Production Test.*/ + u64 rx_phy_crc_err_cnt; + /*The Value of IO operation is depend of MptActType.*/ + u32 io_value; + u32 rf0[RF_PATH_MEM_SIZE]; + #if (RTL8814B_SUPPORT) + u32 rf0_syn[2]; + #endif + u32 rf1[RF_PATH_MEM_SIZE]; +}; + +/* @1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ +enum TX_MODE_OFDM { + OFDM_OFF = 0, + OFDM_CONT_TX = 1, + OFDM_SINGLE_CARRIER = 2, + OFDM_SINGLE_TONE = 4, +}; +/* @1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ +void phydm_mp_set_crystal_cap(void *dm_void, u8 crystal_cap); + +void phydm_mp_set_single_tone(void *dm_void, boolean is_single_tone, u8 path); + +void phydm_mp_set_carrier_supp(void *dm_void, boolean is_carrier_supp, + u32 rate_index); + +void phydm_mp_set_single_carrier(void *dm_void, boolean is_single_carrier); + +void phydm_mp_reset_rx_counters_phy(void *dm_void); + +void phydm_mp_get_tx_ok(void *dm_void, u32 rate_index); + +void phydm_mp_get_rx_ok(void *dm_void); +#endif diff --git a/hal/phydm/phydm_noisemonitor.c b/hal/phydm/phydm_noisemonitor.c new file mode 100644 index 0000000..d2e95cf --- /dev/null +++ b/hal/phydm/phydm_noisemonitor.c @@ -0,0 +1,467 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + ************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +/************************************************** + * This function is for inband noise test utility only + * To obtain the inband noise level(dbm), do the following. + * 1. disable DIG and Power Saving + * 2. Set initial gain = 0x1a + * 3. Stop updating idle time pwer report (for driver read) + * - 0x80c[25] + * + *************************************************/ + +void phydm_set_noise_data_sum(struct noise_level *noise_data, u8 max_rf_path) +{ + u8 i = 0; + + for (i = RF_PATH_A; i < max_rf_path; i++) { + if (noise_data->valid_cnt[i]) + noise_data->sum[i] /= noise_data->valid_cnt[i]; + else + noise_data->sum[i] = 0; + } +} + +#if (ODM_IC_11N_SERIES_SUPPORT) +s16 odm_inband_noise_monitor_n(struct dm_struct *dm, u8 is_pause_dig, u8 igi, + u32 max_time) +{ + u32 tmp4b; + u8 max_rf_path = 0, i = 0; + u8 reg_c50, reg_c58, valid_done = 0; + struct noise_level noise_data; + u64 start = 0, func_start = 0, func_end = 0; + s8 val_s8 = 0; + + func_start = odm_get_current_time(dm); + dm->noise_level.noise_all = 0; + + if (dm->rf_type == RF_1T2R || dm->rf_type == RF_2T2R) + max_rf_path = 2; + else + max_rf_path = 1; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "odm_DebugControlInbandNoise_Nseries() ==>\n"); + + odm_memory_set(dm, &noise_data, 0, sizeof(struct noise_level)); + /* step 1. Disable DIG && Set initial gain. */ + + if (is_pause_dig) + odm_pause_dig(dm, PHYDM_PAUSE, PHYDM_PAUSE_LEVEL_1, igi); + + /* step 3. Get noise power level */ + start = odm_get_current_time(dm); + while (1) { + /* Stop updating idle time pwer report (for driver read) */ + odm_set_bb_reg(dm, REG_FPGA0_TX_GAIN_STAGE, BIT(25), 1); + + /* Read Noise Floor Report */ + tmp4b = odm_get_bb_reg(dm, R_0x8f8, MASKDWORD); + + /* update idle time pwer report per 5us */ + odm_set_bb_reg(dm, REG_FPGA0_TX_GAIN_STAGE, BIT(25), 0); + + ODM_delay_us(5); + + noise_data.value[RF_PATH_A] = (u8)(tmp4b & 0xff); + noise_data.value[RF_PATH_B] = (u8)((tmp4b & 0xff00) >> 8); + + for (i = RF_PATH_A; i < max_rf_path; i++) { + noise_data.sval[i] = (s8)noise_data.value[i]; + noise_data.sval[i] /= 2; + } + + for (i = RF_PATH_A; i < max_rf_path; i++) { + if (noise_data.valid_cnt[i] >= VALID_CNT) + continue; + + noise_data.valid_cnt[i]++; + noise_data.sum[i] += noise_data.sval[i]; + PHYDM_DBG(dm, DBG_ENV_MNTR, + "rf_path:%d Valid sval=%d\n", i, + noise_data.sval[i]); + PHYDM_DBG(dm, DBG_ENV_MNTR, "Sum of sval = %d,\n", + noise_data.sum[i]); + if (noise_data.valid_cnt[i] == VALID_CNT) + valid_done++; + } + if (valid_done == max_rf_path || + (odm_get_progressing_time(dm, start) > max_time)) { + phydm_set_noise_data_sum(&noise_data, max_rf_path); + break; + } + } + reg_c50 = (u8)odm_get_bb_reg(dm, REG_OFDM_0_XA_AGC_CORE1, MASKBYTE0); + reg_c50 &= ~BIT(7); + val_s8 = (s8)(-110 + reg_c50 + noise_data.sum[RF_PATH_A]); + dm->noise_level.noise[RF_PATH_A] = val_s8; + dm->noise_level.noise_all += dm->noise_level.noise[RF_PATH_A]; + + if (max_rf_path == 2) { + reg_c58 = (u8)odm_get_bb_reg(dm, R_0xc58, MASKBYTE0); + reg_c58 &= ~BIT(7); + val_s8 = (s8)(-110 + reg_c58 + noise_data.sum[RF_PATH_B]); + dm->noise_level.noise[RF_PATH_B] = val_s8; + dm->noise_level.noise_all += dm->noise_level.noise[RF_PATH_B]; + } + dm->noise_level.noise_all /= max_rf_path; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "noise_a = %d, noise_b = %d, noise_all = %d\n", + dm->noise_level.noise[RF_PATH_A], + dm->noise_level.noise[RF_PATH_B], dm->noise_level.noise_all); + + /* step 4. Recover the Dig */ + if (is_pause_dig) + odm_pause_dig(dm, PHYDM_RESUME, PHYDM_PAUSE_LEVEL_1, igi); + func_end = odm_get_progressing_time(dm, func_start); + + PHYDM_DBG(dm, DBG_ENV_MNTR, "end\n"); + return dm->noise_level.noise_all; +} +#endif + +#if (ODM_IC_11AC_SERIES_SUPPORT) +s16 phydm_idle_noise_measure_ac(struct dm_struct *dm, u8 pause_dig, + u8 igi, u32 max_time) +{ + u32 tmp4b; + u8 max_rf_path = 0, i = 0; + u8 reg_c50, reg_e50, valid_done = 0; + u64 start = 0, func_start = 0, func_end = 0; + struct noise_level noise_data; + s8 val_s8 = 0; + + func_start = odm_get_current_time(dm); + dm->noise_level.noise_all = 0; + + if (dm->rf_type == RF_1T2R || dm->rf_type == RF_2T2R) + max_rf_path = 2; + else + max_rf_path = 1; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "%s==>\n", __func__); + + odm_memory_set(dm, &noise_data, 0, sizeof(struct noise_level)); + + /*Step 1. Disable DIG && Set initial gain.*/ + + if (pause_dig) + odm_pause_dig(dm, PHYDM_PAUSE, PHYDM_PAUSE_LEVEL_1, igi); + + /*Step 2. Get noise power level*/ + start = odm_get_current_time(dm); + + while (1) { + /*Stop updating idle time pwer report (for driver read)*/ + odm_set_bb_reg(dm, R_0x9e4, BIT(30), 0x1); + + /*Read Noise Floor Report*/ + tmp4b = odm_get_bb_reg(dm, R_0xff0, MASKDWORD); + + /*update idle time pwer report per 5us*/ + odm_set_bb_reg(dm, R_0x9e4, BIT(30), 0x0); + + ODM_delay_us(5); + + noise_data.value[RF_PATH_A] = (u8)(tmp4b & 0xff); + noise_data.value[RF_PATH_B] = (u8)((tmp4b & 0xff00) >> 8); + + for (i = RF_PATH_A; i < max_rf_path; i++) { + noise_data.sval[i] = (s8)noise_data.value[i]; + noise_data.sval[i] = noise_data.sval[i] >> 1; + } + + for (i = RF_PATH_A; i < max_rf_path; i++) { + if (noise_data.valid_cnt[i] >= VALID_CNT) + continue; + + noise_data.valid_cnt[i]++; + noise_data.sum[i] += noise_data.sval[i]; + PHYDM_DBG(dm, DBG_ENV_MNTR, "Path:%d Valid sval = %d\n", + i, noise_data.sval[i]); + PHYDM_DBG(dm, DBG_ENV_MNTR, "Sum of sval = %d\n", + noise_data.sum[i]); + if (noise_data.valid_cnt[i] == VALID_CNT) + valid_done++; + } + + if (valid_done == max_rf_path || + (odm_get_progressing_time(dm, start) > max_time)) { + phydm_set_noise_data_sum(&noise_data, max_rf_path); + break; + } + } + reg_c50 = (u8)odm_get_bb_reg(dm, R_0xc50, MASKBYTE0); + reg_c50 &= ~BIT(7); + val_s8 = (s8)(-110 + reg_c50 + noise_data.sum[RF_PATH_A]); + dm->noise_level.noise[RF_PATH_A] = val_s8; + dm->noise_level.noise_all += dm->noise_level.noise[RF_PATH_A]; + + if (max_rf_path == 2) { + reg_e50 = (u8)odm_get_bb_reg(dm, R_0xe50, MASKBYTE0); + reg_e50 &= ~BIT(7); + val_s8 = (s8)(-110 + reg_e50 + noise_data.sum[RF_PATH_B]); + dm->noise_level.noise[RF_PATH_B] = val_s8; + dm->noise_level.noise_all += dm->noise_level.noise[RF_PATH_B]; + } + dm->noise_level.noise_all /= max_rf_path; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "noise_a = %d, noise_b = %d, noise_all = %d\n", + dm->noise_level.noise[RF_PATH_A], + dm->noise_level.noise[RF_PATH_B], dm->noise_level.noise_all); + + /*Step 3. Recover the Dig*/ + if (pause_dig) + odm_pause_dig(dm, PHYDM_RESUME, PHYDM_PAUSE_LEVEL_1, igi); + func_end = odm_get_progressing_time(dm, func_start); + + PHYDM_DBG(dm, DBG_ENV_MNTR, "end\n"); + return dm->noise_level.noise_all; +} + +s16 odm_inband_noise_monitor_ac(struct dm_struct *dm, u8 pause_dig, u8 igi, + u32 max_time) +{ + s32 rxi_buf_anta, rxq_buf_anta; /*rxi_buf_antb, rxq_buf_antb;*/ + s32 value32, pwdb_A = 0, sval, noise, sum = 0; + boolean pd_flag; + u8 valid_cnt = 0; + u8 invalid_cnt = 0; + u64 start = 0, func_start = 0, func_end = 0, proc_time = 0; + s32 val_s32 = 0; + s16 rpt = 0; + u8 val_u8 = 0; + + if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C)) { + rpt = phydm_idle_noise_measure_ac(dm, pause_dig, igi, max_time); + return rpt; + } + + if (!(dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8814A))) + return 0; + + func_start = odm_get_current_time(dm); + dm->noise_level.noise_all = 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, "%s ==>\n", __func__); + + /* step 1. Disable DIG && Set initial gain. */ + if (pause_dig) + odm_pause_dig(dm, PHYDM_PAUSE, PHYDM_PAUSE_LEVEL_1, igi); + + /* step 3. Get noise power level */ + start = odm_get_current_time(dm); + + /* step 3. Get noise power level */ + while (1) { + /*Set IGI=0x1C */ + odm_write_dig(dm, 0x1C); + /*stop CK320&CK88 */ + odm_set_bb_reg(dm, R_0x8b4, BIT(6), 1); + /*Read path-A */ + /*set debug port*/ + odm_set_bb_reg(dm, R_0x8fc, MASKDWORD, 0x200); + /*read debug port*/ + value32 = odm_get_bb_reg(dm, R_0xfa0, MASKDWORD); + /*rxi_buf_anta=RegFA0[19:10]*/ + rxi_buf_anta = (value32 & 0xFFC00) >> 10; + rxq_buf_anta = value32 & 0x3FF; /*rxq_buf_anta=RegFA0[19:10]*/ + + pd_flag = (boolean)((value32 & BIT(31)) >> 31); + + /*Not in packet detection period or Tx state */ + if (!pd_flag || rxi_buf_anta != 0x200) { + /*sign conversion*/ + rxi_buf_anta = odm_sign_conversion(rxi_buf_anta, 10); + rxq_buf_anta = odm_sign_conversion(rxq_buf_anta, 10); + + val_s32 = rxi_buf_anta * rxi_buf_anta + + rxq_buf_anta * rxq_buf_anta; + /*S(10,9)*S(10,9)=S(20,18)*/ + pwdb_A = odm_pwdb_conversion(val_s32, 20, 18); + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "pwdb_A= %d dB, rxi_buf_anta= 0x%x, rxq_buf_anta= 0x%x\n", + pwdb_A, rxi_buf_anta & 0x3FF, + rxq_buf_anta & 0x3FF); + } + /*Start CK320&CK88*/ + odm_set_bb_reg(dm, R_0x8b4, BIT(6), 0); + /*@BB Reset*/ + val_u8 = odm_read_1byte(dm, 0x02) & (~BIT(0)); + odm_write_1byte(dm, 0x02, val_u8); + val_u8 = odm_read_1byte(dm, 0x02) | BIT(0); + odm_write_1byte(dm, 0x02, val_u8); + /*PMAC Reset*/ + val_u8 = odm_read_1byte(dm, 0xB03) & (~BIT(0)); + odm_write_1byte(dm, 0xB03, val_u8); + val_u8 = odm_read_1byte(dm, 0xB03) | BIT(0); + odm_write_1byte(dm, 0xB03, val_u8); + /*@CCK Reset*/ + if (odm_read_1byte(dm, 0x80B) & BIT(4)) { + val_u8 = odm_read_1byte(dm, 0x80B) & (~BIT(4)); + odm_write_1byte(dm, 0x80B, val_u8); + val_u8 = odm_read_1byte(dm, 0x80B) | BIT(4); + odm_write_1byte(dm, 0x80B, val_u8); + } + + sval = pwdb_A; + + if ((sval < 0 && sval >= -27) && valid_cnt < VALID_CNT) { + valid_cnt++; + sum += sval; + PHYDM_DBG(dm, DBG_ENV_MNTR, "Valid sval = %d\n", sval); + PHYDM_DBG(dm, DBG_ENV_MNTR, "Sum of sval = %d,\n", sum); + if (valid_cnt >= VALID_CNT || + (odm_get_progressing_time(dm, start) > max_time)) { + sum /= VALID_CNT; + PHYDM_DBG(dm, DBG_ENV_MNTR, + "After divided, sum = %d\n", sum); + break; + } + } else { + /*Invalid sval and return -110 dBm*/ + invalid_cnt++; + PHYDM_DBG(dm, DBG_ENV_MNTR, "Invalid sval\n"); + if (invalid_cnt >= VALID_CNT + 5) { + PHYDM_DBG(dm, DBG_ENV_MNTR, + "Invalid count > TH, Return -110, Break!!\n"); + return -110; + } + } + } + + /*@ADC backoff is 12dB,*/ + /*Ptarget=0x1C-110=-82dBm*/ + noise = sum + 12 + 0x1C - 110; + + /*Offset*/ + noise = noise - 3; + PHYDM_DBG(dm, DBG_ENV_MNTR, "noise = %d\n", noise); + dm->noise_level.noise_all = (s16)noise; + + /* step 4. Recover the Dig*/ + if (pause_dig) + odm_pause_dig(dm, PHYDM_RESUME, PHYDM_PAUSE_LEVEL_1, igi); + + func_end = odm_get_progressing_time(dm, func_start); + + PHYDM_DBG(dm, DBG_ENV_MNTR, "%s <==\n", __func__); + + return dm->noise_level.noise_all; +} +#endif + +s16 odm_inband_noise_monitor(void *dm_void, u8 pause_dig, u8 igi, + u32 max_time) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s16 val = 0; + + igi = 0x32; + + /* since HW ability is about +15~-35, + * we fix IGI = -60 for maximum coverage + */ + #if (ODM_IC_11AC_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_IC_11AC_SERIES) + val = odm_inband_noise_monitor_ac(dm, pause_dig, igi, max_time); + #endif + + #if (ODM_IC_11N_SERIES_SUPPORT) + if (dm->support_ic_type & ODM_IC_11N_SERIES) + val = odm_inband_noise_monitor_n(dm, pause_dig, igi, max_time); + #endif + + return val; +} + +void phydm_noisy_detection(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 total_fa_cnt, total_cca_cnt; + u32 score = 0, i, score_smooth; + + total_cca_cnt = dm->false_alm_cnt.cnt_cca_all; + total_fa_cnt = dm->false_alm_cnt.cnt_all; + +#if 0 + if (total_fa_cnt * 16 >= total_cca_cnt * 14) /* @87.5 */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 12) /* @75 */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 10) /* @56.25 */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 8) /* @50 */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 7) /* @43.75 */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 6) /* @37.5 */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 5) /* @31.25% */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 4) /* @25% */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 3) /* @18.75% */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 2) /* @12.5% */ + ; + else if (total_fa_cnt * 16 >= total_cca_cnt * 1) /* @6.25% */ + ; +#endif + for (i = 0; i <= 16; i++) { + if (total_fa_cnt * 16 >= total_cca_cnt * (16 - i)) { + score = 16 - i; + break; + } + } + + /* noisy_decision_smooth = noisy_decision_smooth>>1 + (score<<3)>>1; */ + dm->noisy_decision_smooth = (dm->noisy_decision_smooth >> 1) + + (score << 2); + + /* Round the noisy_decision_smooth: +"3" comes from (2^3)/2-1 */ + if (total_cca_cnt >= 300) + score_smooth = (dm->noisy_decision_smooth + 3) >> 3; + else + score_smooth = 0; + + dm->noisy_decision = (score_smooth >= 3) ? 1 : 0; + + PHYDM_DBG(dm, DBG_ENV_MNTR, + "[NoisyDetection] CCA_cnt=%d,FA_cnt=%d, noisy_dec_smooth=%d, score=%d, score_smooth=%d, noisy_dec=%d\n", + total_cca_cnt, total_fa_cnt, dm->noisy_decision_smooth, score, + score_smooth, dm->noisy_decision); +} diff --git a/hal/phydm/phydm_noisemonitor.h b/hal/phydm/phydm_noisemonitor.h new file mode 100644 index 0000000..507285a --- /dev/null +++ b/hal/phydm/phydm_noisemonitor.h @@ -0,0 +1,48 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __ODMNOISEMONITOR_H__ +#define __ODMNOISEMONITOR_H__ + +#define VALID_CNT 5 + +struct noise_level { + u8 value[PHYDM_MAX_RF_PATH]; + s8 sval[PHYDM_MAX_RF_PATH]; + s32 sum[PHYDM_MAX_RF_PATH]; + u8 valid[PHYDM_MAX_RF_PATH]; + u8 valid_cnt[PHYDM_MAX_RF_PATH]; +}; + +struct odm_noise_monitor { + s8 noise[PHYDM_MAX_RF_PATH]; + s16 noise_all; +}; + +s16 odm_inband_noise_monitor(void *dm_void, u8 is_pause_dig, u8 igi_value, + u32 max_time); + +void phydm_noisy_detection(void *dm_void); + +#endif diff --git a/hal/phydm/phydm_pathdiv.c b/hal/phydm/phydm_pathdiv.c new file mode 100644 index 0000000..a6b347c --- /dev/null +++ b/hal/phydm/phydm_pathdiv.c @@ -0,0 +1,1113 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + ************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef CONFIG_PATH_DIVERSITY +#if RTL8814A_SUPPORT +void phydm_dtp_fix_tx_path( + void *dm_void, + u8 path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + u8 i, num_enable_path = 0; + + if (path == p_div->pre_tx_path) + return; + else + p_div->pre_tx_path = path; + + odm_set_bb_reg(dm, R_0x93c, BIT(18) | BIT(19), 3); + + for (i = 0; i < 4; i++) { + if (path & BIT(i)) + num_enable_path++; + } + PHYDM_DBG(dm, DBG_PATH_DIV, " number of turn-on path : (( %d ))\n", + num_enable_path); + + if (num_enable_path == 1) { + odm_set_bb_reg(dm, R_0x93c, 0xf00000, path); + + if (path == BB_PATH_A) { /* @1-1 */ + PHYDM_DBG(dm, DBG_PATH_DIV, " Turn on path (( A ))\n"); + odm_set_bb_reg(dm, R_0x93c, BIT(25) | BIT(24), 0); + } else if (path == BB_PATH_B) { /* @1-2 */ + PHYDM_DBG(dm, DBG_PATH_DIV, " Turn on path (( B ))\n"); + odm_set_bb_reg(dm, R_0x93c, BIT(27) | BIT(26), 0); + } else if (path == BB_PATH_C) { /* @1-3 */ + PHYDM_DBG(dm, DBG_PATH_DIV, " Turn on path (( C ))\n"); + odm_set_bb_reg(dm, R_0x93c, BIT(29) | BIT(28), 0); + + } else if (path == BB_PATH_D) { /* @1-4 */ + PHYDM_DBG(dm, DBG_PATH_DIV, " Turn on path (( D ))\n"); + odm_set_bb_reg(dm, R_0x93c, BIT(31) | BIT(30), 0); + } + + } else if (num_enable_path == 2) { + odm_set_bb_reg(dm, R_0x93c, 0xf00000, path); + odm_set_bb_reg(dm, R_0x940, 0xf0, path); + + if (path == (BB_PATH_AB)) { /* @2-1 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( A B ))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(25) | BIT(24), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(27) | BIT(26), 1); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(9) | BIT(8), 0); + odm_set_bb_reg(dm, R_0x940, BIT(11) | BIT(10), 1); + } else if (path == BB_PATH_AC) { /* @2-2 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( A C ))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(25) | BIT(24), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(29) | BIT(28), 1); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(9) | BIT(8), 0); + odm_set_bb_reg(dm, R_0x940, BIT(13) | BIT(12), 1); + } else if (path == BB_PATH_AD) { /* @2-3 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( A D ))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(25) | BIT(24), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(31) | BIT(30), 1); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(9) | BIT(8), 0); + odm_set_bb_reg(dm, R_0x940, BIT(15) | BIT(14), 1); + } else if (path == BB_PATH_BC) { /* @2-4 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( B C ))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(27) | BIT(26), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(29) | BIT(28), 1); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(11) | BIT(10), 0); + odm_set_bb_reg(dm, R_0x940, BIT(13) | BIT(12), 1); + } else if (path == BB_PATH_BD) { /* @2-5 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( B D ))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(27) | BIT(26), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(31) | BIT(30), 1); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(11) | BIT(10), 0); + odm_set_bb_reg(dm, R_0x940, BIT(15) | BIT(14), 1); + } else if (path == BB_PATH_CD) { /* @2-6 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( C D ))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(29) | BIT(28), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(31) | BIT(30), 1); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(13) | BIT(12), 0); + odm_set_bb_reg(dm, R_0x940, BIT(15) | BIT(14), 1); + } + + } else if (num_enable_path == 3) { + odm_set_bb_reg(dm, R_0x93c, 0xf00000, path); + odm_set_bb_reg(dm, R_0x940, 0xf0, path); + odm_set_bb_reg(dm, R_0x940, 0xf0000, path); + + if (path == BB_PATH_ABC) { /* @3-1 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( A B C))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(25) | BIT(24), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(27) | BIT(26), 1); + odm_set_bb_reg(dm, R_0x93c, BIT(29) | BIT(28), 2); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(9) | BIT(8), 0); + odm_set_bb_reg(dm, R_0x940, BIT(11) | BIT(10), 1); + odm_set_bb_reg(dm, R_0x940, BIT(13) | BIT(12), 2); + /* set for 3ss */ + odm_set_bb_reg(dm, R_0x940, BIT(21) | BIT(20), 0); + odm_set_bb_reg(dm, R_0x940, BIT(23) | BIT(22), 1); + odm_set_bb_reg(dm, R_0x940, BIT(25) | BIT(24), 2); + } else if (path == BB_PATH_ABD) { /* @3-2 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( A B D ))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(25) | BIT(24), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(27) | BIT(26), 1); + odm_set_bb_reg(dm, R_0x93c, BIT(31) | BIT(30), 2); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(9) | BIT(8), 0); + odm_set_bb_reg(dm, R_0x940, BIT(11) | BIT(10), 1); + odm_set_bb_reg(dm, R_0x940, BIT(15) | BIT(14), 2); + /* set for 3ss */ + odm_set_bb_reg(dm, R_0x940, BIT(21) | BIT(20), 0); + odm_set_bb_reg(dm, R_0x940, BIT(23) | BIT(22), 1); + odm_set_bb_reg(dm, R_0x940, BIT(27) | BIT(26), 2); + + } else if (path == BB_PATH_ACD) { /* @3-3 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( A C D ))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(25) | BIT(24), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(29) | BIT(28), 1); + odm_set_bb_reg(dm, R_0x93c, BIT(31) | BIT(30), 2); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(9) | BIT(8), 0); + odm_set_bb_reg(dm, R_0x940, BIT(13) | BIT(12), 1); + odm_set_bb_reg(dm, R_0x940, BIT(15) | BIT(14), 2); + /* set for 3ss */ + odm_set_bb_reg(dm, R_0x940, BIT(21) | BIT(20), 0); + odm_set_bb_reg(dm, R_0x940, BIT(25) | BIT(24), 1); + odm_set_bb_reg(dm, R_0x940, BIT(27) | BIT(26), 2); + } else if (path == BB_PATH_BCD) { /* @3-4 */ + PHYDM_DBG(dm, DBG_PATH_DIV, + " Turn on path (( B C D))\n"); + /* set for 1ss */ + odm_set_bb_reg(dm, R_0x93c, BIT(27) | BIT(26), 0); + odm_set_bb_reg(dm, R_0x93c, BIT(29) | BIT(28), 1); + odm_set_bb_reg(dm, R_0x93c, BIT(31) | BIT(30), 2); + /* set for 2ss */ + odm_set_bb_reg(dm, R_0x940, BIT(11) | BIT(10), 0); + odm_set_bb_reg(dm, R_0x940, BIT(13) | BIT(12), 1); + odm_set_bb_reg(dm, R_0x940, BIT(15) | BIT(14), 2); + /* set for 3ss */ + odm_set_bb_reg(dm, R_0x940, BIT(23) | BIT(22), 0); + odm_set_bb_reg(dm, R_0x940, BIT(25) | BIT(24), 1); + odm_set_bb_reg(dm, R_0x940, BIT(27) | BIT(26), 2); + } + } else if (num_enable_path == 4) + PHYDM_DBG(dm, DBG_PATH_DIV, " Turn on path ((A B C D))\n"); +} + +void phydm_find_default_path( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + u32 rssi_a = 0, rssi_b = 0, rssi_c = 0, rssi_d = 0, rssi_bcd = 0; + u32 rssi_total_a = 0, rssi_total_b = 0; + u32 rssi_total_c = 0, rssi_total_d = 0; + + /* @2 Default path Selection By RSSI */ + + rssi_a = (p_div->path_a_cnt_all > 0) ? + (p_div->path_a_sum_all / p_div->path_a_cnt_all) : 0; + rssi_b = (p_div->path_b_cnt_all > 0) ? + (p_div->path_b_sum_all / p_div->path_b_cnt_all) : 0; + rssi_c = (p_div->path_c_cnt_all > 0) ? + (p_div->path_c_sum_all / p_div->path_c_cnt_all) : 0; + rssi_d = (p_div->path_d_cnt_all > 0) ? + (p_div->path_d_sum_all / p_div->path_d_cnt_all) : 0; + + p_div->path_a_sum_all = 0; + p_div->path_a_cnt_all = 0; + p_div->path_b_sum_all = 0; + p_div->path_b_cnt_all = 0; + p_div->path_c_sum_all = 0; + p_div->path_c_cnt_all = 0; + p_div->path_d_sum_all = 0; + p_div->path_d_cnt_all = 0; + + if (p_div->use_path_a_as_default_ant == 1) { + rssi_bcd = (rssi_b + rssi_c + rssi_d) / 3; + + if ((rssi_a + ANT_DECT_RSSI_TH) > rssi_bcd) { + p_div->is_path_a_exist = true; + p_div->default_path = PATH_A; + } else { + p_div->is_path_a_exist = false; + } + } else { + if (rssi_a >= rssi_b && + rssi_a >= rssi_c && + rssi_a >= rssi_d) + p_div->default_path = PATH_A; + else if ((rssi_b >= rssi_c) && (rssi_b >= rssi_d)) + p_div->default_path = PATH_B; + else if (rssi_c >= rssi_d) + p_div->default_path = PATH_C; + else + p_div->default_path = PATH_D; + } +} + +void phydm_candidate_dtp_update( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + + p_div->num_candidate = 3; + + if (p_div->use_path_a_as_default_ant == 1) { + if (p_div->num_tx_path == 3) { + if (p_div->is_path_a_exist) { + p_div->ant_candidate_1 = BB_PATH_ABC; + p_div->ant_candidate_2 = BB_PATH_ABD; + p_div->ant_candidate_3 = BB_PATH_ACD; + } else { /* use path BCD */ + p_div->num_candidate = 1; + phydm_dtp_fix_tx_path(dm, BB_PATH_BCD); + return; + } + } else if (p_div->num_tx_path == 2) { + if (p_div->is_path_a_exist) { + p_div->ant_candidate_1 = BB_PATH_AB; + p_div->ant_candidate_2 = BB_PATH_AC; + p_div->ant_candidate_3 = BB_PATH_AD; + } else { + p_div->ant_candidate_1 = BB_PATH_BC; + p_div->ant_candidate_2 = BB_PATH_BD; + p_div->ant_candidate_3 = BB_PATH_CD; + } + } + } else { + /* @2 3 TX mode */ + if (p_div->num_tx_path == 3) { /* @choose 3 ant form 4 */ + if (p_div->default_path == PATH_A) { + /* @choose 2 ant form 3 */ + p_div->ant_candidate_1 = BB_PATH_ABC; + p_div->ant_candidate_2 = BB_PATH_ABD; + p_div->ant_candidate_3 = BB_PATH_ACD; + } else if (p_div->default_path == PATH_B) { + p_div->ant_candidate_1 = BB_PATH_ABC; + p_div->ant_candidate_2 = BB_PATH_ABD; + p_div->ant_candidate_3 = BB_PATH_BCD; + } else if (p_div->default_path == PATH_C) { + p_div->ant_candidate_1 = BB_PATH_ABC; + p_div->ant_candidate_2 = BB_PATH_ACD; + p_div->ant_candidate_3 = BB_PATH_BCD; + } else if (p_div->default_path == PATH_D) { + p_div->ant_candidate_1 = BB_PATH_ABD; + p_div->ant_candidate_2 = BB_PATH_ACD; + p_div->ant_candidate_3 = BB_PATH_BCD; + } + } + + /* @2 2 TX mode */ + else if (p_div->num_tx_path == 2) { /* @choose 2 ant form 4 */ + if (p_div->default_path == PATH_A) { + /* @choose 2 ant form 3 */ + p_div->ant_candidate_1 = BB_PATH_AB; + p_div->ant_candidate_2 = BB_PATH_AC; + p_div->ant_candidate_3 = BB_PATH_AD; + } else if (p_div->default_path == PATH_B) { + p_div->ant_candidate_1 = BB_PATH_AB; + p_div->ant_candidate_2 = BB_PATH_BC; + p_div->ant_candidate_3 = BB_PATH_BD; + } else if (p_div->default_path == PATH_C) { + p_div->ant_candidate_1 = BB_PATH_AC; + p_div->ant_candidate_2 = BB_PATH_BC; + p_div->ant_candidate_3 = BB_PATH_CD; + } else if (p_div->default_path == PATH_D) { + p_div->ant_candidate_1 = BB_PATH_AD; + p_div->ant_candidate_2 = BB_PATH_BD; + p_div->ant_candidate_3 = BB_PATH_CD; + } + } + } +} + +void phydm_dynamic_tx_path( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + + struct sta_info *entry; + u32 i; + u8 num_client = 0; + u8 h2c_parameter[6] = {0}; + + if (!dm->is_linked) { /* @is_linked==False */ + PHYDM_DBG(dm, DBG_PATH_DIV, "DTP_8814 [No Link!!!]\n"); + + if (p_div->is_become_linked) { + PHYDM_DBG(dm, DBG_PATH_DIV, "[Be disconnected]---->\n"); + p_div->is_become_linked = dm->is_linked; + } + return; + } else { + if (!p_div->is_become_linked) { + PHYDM_DBG(dm, DBG_PATH_DIV, " [Be Linked !!!]----->\n"); + p_div->is_become_linked = dm->is_linked; + } + } + + /* @2 [period CTRL] */ + if (p_div->dtp_period >= 2) { + p_div->dtp_period = 0; + } else { + p_div->dtp_period++; + return; + } + + /* @2 [Fix path] */ + if (dm->path_select != PHYDM_AUTO_PATH) + return; + +/* @2 [Check Bfer] */ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#ifdef PHYDM_BEAMFORMING_SUPPORT + { + enum beamforming_cap beamform_cap = (dm->beamforming_info.beamform_cap); + + if (beamform_cap & BEAMFORMER_CAP) { /* @BFmer On && Div On->Div Off */ + if (p_div->fix_path_bfer == 0) { + PHYDM_DBG(dm, DBG_PATH_DIV, + "[ PathDiv : OFF ] BFmer ==1\n"); + p_div->fix_path_bfer = 1; + } + return; + } else { /* @BFmer Off && Div Off->Div On */ + if (p_div->fix_path_bfer == 1) { + PHYDM_DBG(dm, DBG_PATH_DIV, + "[ PathDiv : ON ] BFmer ==0\n"); + p_div->fix_path_bfer = 0; + } + } + } +#endif +#endif + + if (p_div->use_path_a_as_default_ant == 1) { + phydm_find_default_path(dm); + phydm_candidate_dtp_update(dm); + } else { + if (p_div->phydm_dtp_state == PHYDM_DTP_INIT) { + phydm_find_default_path(dm); + phydm_candidate_dtp_update(dm); + p_div->phydm_dtp_state = PHYDM_DTP_RUNNING_1; + } + + else if (p_div->phydm_dtp_state == PHYDM_DTP_RUNNING_1) { + p_div->dtp_check_patha_counter++; + + if (p_div->dtp_check_patha_counter >= + NUM_RESET_DTP_PERIOD) { + p_div->dtp_check_patha_counter = 0; + p_div->phydm_dtp_state = PHYDM_DTP_INIT; + } +#if 0 + /* @2 Search space update */ + else { + /* @1. find the worst candidate */ + + + /* @2. repalce the worst candidate */ + } +#endif + } + } + + /* @2 Dynamic path Selection H2C */ + + if (p_div->num_candidate == 1) { + return; + } else { + h2c_parameter[0] = p_div->num_candidate; + h2c_parameter[1] = p_div->num_tx_path; + h2c_parameter[2] = p_div->ant_candidate_1; + h2c_parameter[3] = p_div->ant_candidate_2; + h2c_parameter[4] = p_div->ant_candidate_3; + + odm_fill_h2c_cmd(dm, PHYDM_H2C_DYNAMIC_TX_PATH, 6, h2c_parameter); + } +} + +void phydm_dynamic_tx_path_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + void *adapter = dm->adapter; + u8 search_space_2[NUM_CHOOSE2_FROM4] = {BB_PATH_AB, BB_PATH_AC, BB_PATH_AD, BB_PATH_BC, BB_PATH_BD, BB_PATH_CD}; + u8 search_space_3[NUM_CHOOSE3_FROM4] = {BB_PATH_BCD, BB_PATH_ACD, BB_PATH_ABD, BB_PATH_ABC}; + +#if ((DM_ODM_SUPPORT_TYPE == ODM_WIN) && USB_SWITCH_SUPPORT) + p_div->is_u3_mode = (*dm->hub_usb_mode == 2) ? 1 : 0; + PHYDM_DBG(dm, DBG_PATH_DIV, "[WIN USB] is_u3_mode = (( %d ))\n", + p_div->is_u3_mode); +#else + p_div->is_u3_mode = 1; +#endif + PHYDM_DBG(dm, DBG_PATH_DIV, "Dynamic TX path Init 8814\n"); + + memcpy(&p_div->search_space_2[0], &search_space_2[0], + NUM_CHOOSE2_FROM4); + memcpy(&p_div->search_space_3[0], &search_space_3[0], + NUM_CHOOSE3_FROM4); + + p_div->use_path_a_as_default_ant = 1; + p_div->phydm_dtp_state = PHYDM_DTP_INIT; + dm->path_select = PHYDM_AUTO_PATH; + p_div->phydm_path_div_type = PHYDM_4R_PATH_DIV; + + if (p_div->is_u3_mode) { + p_div->num_tx_path = 3; + phydm_dtp_fix_tx_path(dm, BB_PATH_BCD); /* @3TX Set Init TX path*/ + + } else { + p_div->num_tx_path = 2; + phydm_dtp_fix_tx_path(dm, BB_PATH_BC); /* @2TX // Set Init TX path*/ + } +} + +void phydm_process_rssi_for_path_div_8814a(void *dm_void, void *phy_info_void, + void *pkt_info_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_phyinfo_struct *phy_info = NULL; + struct phydm_perpkt_info_struct *pktinfo = NULL; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + + if (!(pktinfo->is_packet_to_self || pktinfo->is_packet_match_bssid)) + return; + + if (pktinfo->data_rate <= ODM_RATE11M) + return; + + if (p_div->phydm_path_div_type == PHYDM_4R_PATH_DIV) { + p_div->path_a_sum_all += phy_info->rx_mimo_signal_strength[0]; + p_div->path_a_cnt_all++; + + p_div->path_b_sum_all += phy_info->rx_mimo_signal_strength[1]; + p_div->path_b_cnt_all++; + + p_div->path_c_sum_all += phy_info->rx_mimo_signal_strength[2]; + p_div->path_c_cnt_all++; + + p_div->path_d_sum_all += phy_info->rx_mimo_signal_strength[3]; + p_div->path_d_cnt_all++; + } +} + +void phydm_pathdiv_debug_8814a(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + u32 used = *_used; + u32 out_len = *_out_len; + u32 dm_value[10] = {0}; + u8 i, input_idx = 0; + + for (i = 0; i < 5; i++) { + if (input[i + 1]) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &dm_value[i]); + input_idx++; + } + } + + if (input_idx == 0) + return; + + dm->path_select = (u8)(dm_value[0] & 0xf); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Path_select = (( 0x%x ))\n", dm->path_select); + + /* @2 [Fix path] */ + if (dm->path_select != PHYDM_AUTO_PATH) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Turn on path [%s%s%s%s]\n", + ((dm->path_select) & 0x1) ? "A" : "", + ((dm->path_select) & 0x2) ? "B" : "", + ((dm->path_select) & 0x4) ? "C" : "", + ((dm->path_select) & 0x8) ? "D" : ""); + + phydm_dtp_fix_tx_path(dm, dm->path_select); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, "%s\n", + "Auto path"); + } + + *_used = used; + *_out_len = out_len; +} + +#endif /* @#if RTL8814A_SUPPORT */ + +#if RTL8812A_SUPPORT +void phydm_update_tx_path_8812a(void *dm_void, enum bb_path path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + + if (p_div->default_tx_path != path) { + PHYDM_DBG(dm, DBG_PATH_DIV, "Need to Update Tx path\n"); + + if (path == BB_PATH_A) { + /*Tx by Reg*/ + odm_set_bb_reg(dm, R_0x80c, 0xFFF0, 0x111); + /*Resp Tx by Txinfo*/ + odm_set_bb_reg(dm, R_0x6d8, 0xc0, 1); + } else { + /*Tx by Reg*/ + odm_set_bb_reg(dm, R_0x80c, 0xFFF0, 0x222); + /*Resp Tx by Txinfo*/ + odm_set_bb_reg(dm, R_0x6d8, 0xc0, 2); + } + } + p_div->default_tx_path = path; + + PHYDM_DBG(dm, DBG_PATH_DIV, "path=%s\n", + (path == BB_PATH_A) ? "A" : "B"); +} + +void phydm_path_diversity_init_8812a(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + u32 i; + + odm_set_bb_reg(dm, R_0x80c, BIT(29), 1); /* Tx path from Reg */ + odm_set_bb_reg(dm, R_0x80c, 0xFFF0, 0x111); /* Tx by Reg */ + odm_set_bb_reg(dm, R_0x6d8, BIT(7) | BIT6, 1); /* Resp Tx by Txinfo */ + phydm_set_tx_path_by_bb_reg(dm, RF_PATH_A); + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) + p_div->path_sel[i] = 1; /* TxInfo default at path-A */ +} +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_set_resp_tx_path_by_fw_jgr3(void *dm_void, u8 macid, + enum bb_path path, boolean enable) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + u8 h2c_para[7] = {0}; + u8 path_map[4] = {0}; /* tx logic map*/ + u8 num_enable_path = 0; + u8 n_tx_path_ctrl_map = 0; + u8 i = 0, n_sts = 0; + + /*Response TX is controlled in FW ctrl info*/ + + PHYDM_DBG(dm, DBG_PATH_DIV, "[%s] =====>\n", __func__); + + if (enable) { + n_tx_path_ctrl_map = path; + + for (i = 0; i < 4; i++) { + path_map[i] = 0; + if (path & BIT(i)) + num_enable_path++; + } + + for (i = 0; i < 4; i++) { + if (path & BIT(i)) { + path_map[i] = n_sts; + n_sts++; + + if (n_sts == num_enable_path) + break; + } + } + } + + PHYDM_DBG(dm, DBG_PATH_DIV, "ctrl_map=0x%x Map[D:A]={%d, %d, %d, %d}\n", + n_tx_path_ctrl_map, + path_map[3], path_map[2], path_map[1], path_map[0]); + + h2c_para[0] = macid; + h2c_para[1] = n_tx_path_ctrl_map; + h2c_para[2] = (path_map[3] << 6) | (path_map[2] << 4) | + (path_map[1] << 2) | path_map[0]; + + odm_fill_h2c_cmd(dm, PHYDM_H2C_DYNAMIC_TX_PATH, 7, h2c_para); +} + +void phydm_get_tx_path_txdesc_jgr3(void *dm_void, u8 macid, + struct path_txdesc_ctrl *desc) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + u8 ant_map_a = 0, ant_map_b = 0; + u8 ntx_map = 0; + + if (p_div->path_sel[macid] == BB_PATH_A) { + desc->ant_map_a = 0; /*offest24[23:22]*/ + desc->ant_map_b = 0; /*offest24[25:24]*/ + desc->ntx_map = BB_PATH_A; /*offest28[23:20]*/ + } else if (p_div->path_sel[macid] == BB_PATH_B) { + desc->ant_map_a = 0; /*offest24[23:22]*/ + desc->ant_map_b = 0; /*offest24[25:24]*/ + desc->ntx_map = BB_PATH_B; /*offest28[23:20]*/ + } else { + desc->ant_map_a = 0; /*offest24[23:22]*/ + desc->ant_map_b = 1; /*offest24[25:24]*/ + desc->ntx_map = BB_PATH_AB; /*offest28[23:20]*/ + } +} +#endif + +void phydm_tx_path_by_mac_or_reg(void *dm_void, enum phydm_path_ctrl ctrl) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + + PHYDM_DBG(dm, DBG_PATH_DIV, "[%s] ctrl=%s\n", + __func__, (ctrl == TX_PATH_BY_REG) ? "REG" : "DESC"); + + if (ctrl == p_div->tx_path_ctrl) + return; + + p_div->tx_path_ctrl = ctrl; + + switch (dm->support_ic_type) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + case ODM_RTL8822B: + case ODM_RTL8822C: + case ODM_RTL8812F: + case ODM_RTL8197G: + if (ctrl == TX_PATH_BY_REG) { + odm_set_bb_reg(dm, R_0x1e24, BIT(16), 0); /*OFDM*/ + odm_set_bb_reg(dm, R_0x1a84, 0xe0, 0); /*CCK*/ + } else { + odm_set_bb_reg(dm, R_0x1e24, BIT(16), 1); /*OFDM*/ + odm_set_bb_reg(dm, R_0x1a84, 0xe0, 7); /*CCK*/ + } + + break; + #endif + #if 0 /*(RTL8822B_SUPPORT)*/ /*@ HW Bug*/ + case ODM_RTL8822B: + if (ctrl == TX_PATH_BY_REG) { + odm_set_bb_reg(dm, R_0x93c, BIT(18), 0); + odm_set_bb_reg(dm, R_0xa84, 0xe0, 0); /*CCK*/ + } else { + odm_set_bb_reg(dm, R_0x93c, BIT(18), 1); + odm_set_bb_reg(dm, R_0xa84, 0xe0, 7); /*CCK*/ + } + + break; + #endif + default: + break; + } +} + +void phydm_fix_1ss_tx_path_by_bb_reg(void *dm_void, + enum bb_path tx_path_sel_1ss, + enum bb_path tx_path_sel_cck) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + + if (tx_path_sel_1ss != BB_PATH_AUTO) { + p_div->ofdm_fix_path_en = true; + p_div->ofdm_fix_path_sel = tx_path_sel_1ss; + } else { + p_div->ofdm_fix_path_en = false; + p_div->ofdm_fix_path_sel = dm->tx_1ss_status; + } + + if (tx_path_sel_cck != BB_PATH_AUTO) { + p_div->cck_fix_path_en = true; + p_div->cck_fix_path_sel = tx_path_sel_cck; + } else { + p_div->cck_fix_path_en = false; + p_div->cck_fix_path_sel = dm->tx_1ss_status; + } + + p_div->force_update = true; + + PHYDM_DBG(dm, DBG_PATH_DIV, + "{OFDM_fix_en=%d, path=%d} {CCK_fix_en=%d, path=%d}\n", + p_div->ofdm_fix_path_en, p_div->ofdm_fix_path_sel, + p_div->cck_fix_path_en, p_div->cck_fix_path_sel); +} + +void phydm_set_tx_path_by_bb_reg(void *dm_void, enum bb_path tx_path_sel_1ss) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + enum bb_path tx_path_sel_cck = tx_path_sel_1ss; + + if (!p_div->force_update) { + if (tx_path_sel_1ss == p_div->default_tx_path) { + PHYDM_DBG(dm, DBG_PATH_DIV, "Stay in TX path=%s\n", + (tx_path_sel_1ss == BB_PATH_A) ? "A" : "B"); + return; + } + } + p_div->force_update = false; + + p_div->default_tx_path = tx_path_sel_1ss; + + PHYDM_DBG(dm, DBG_PATH_DIV, "Switch TX path=%s\n", + (tx_path_sel_1ss == BB_PATH_A) ? "A" : "B"); + + /*Adv-ctrl mode*/ + if (p_div->cck_fix_path_en) { + PHYDM_DBG(dm, DBG_PATH_DIV, "Fix CCK TX path=%d\n", + p_div->cck_fix_path_sel); + tx_path_sel_cck = p_div->cck_fix_path_sel; + } + + if (p_div->ofdm_fix_path_en) { + PHYDM_DBG(dm, DBG_PATH_DIV, "Fix OFDM TX path=%d\n", + p_div->ofdm_fix_path_sel); + tx_path_sel_1ss = p_div->ofdm_fix_path_sel; + } + + switch (dm->support_ic_type) { + #if RTL8822C_SUPPORT + case ODM_RTL8822C: + phydm_config_tx_path_8822c(dm, dm->tx_2ss_status, + tx_path_sel_1ss, tx_path_sel_cck); + break; + #endif + + #if RTL8822B_SUPPORT + case ODM_RTL8822B: + if (dm->tx_ant_status != BB_PATH_AB) + return; + + phydm_config_tx_path_8822b(dm, BB_PATH_AB, + tx_path_sel_1ss, tx_path_sel_cck); + break; + #endif + + #if RTL8192F_SUPPORT + case ODM_RTL8192F: + if (dm->tx_ant_status != BB_PATH_AB) + return; + + phydm_config_tx_path_8192f(dm, BB_PATH_AB, + tx_path_sel_1ss, tx_path_sel_cck); + break; + #endif + + #if RTL8812A_SUPPORT + case ODM_RTL8812: + phydm_update_tx_path_8812a(dm, tx_path_sel_1ss); + break; + #endif + default: + break; + } +} + +void phydm_tx_path_diversity_2ss(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + struct cmn_sta_info *sta; + enum bb_path default_tx_path = BB_PATH_A, path = BB_PATH_A; + u32 rssi_a = 0, rssi_b = 0; + u32 local_max_rssi, glb_min_rssi = 0xff; + u8 i = 0; + + PHYDM_DBG(dm, DBG_PATH_DIV, "[%s] =======>\n", __func__); + + if (!dm->is_linked) { + if (dm->first_disconnect) + phydm_tx_path_by_mac_or_reg(dm, TX_PATH_BY_REG); + + PHYDM_DBG(dm, DBG_PATH_DIV, "No Link\n"); + return; + } + + #if 0/*def PHYDM_IC_JGR3_SERIES_SUPPORT*/ + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + if (dm->is_one_entry_only || p_div->cck_fix_path_en || + p_div->ofdm_fix_path_en) + phydm_tx_path_by_mac_or_reg(dm, TX_PATH_BY_REG); + else + phydm_tx_path_by_mac_or_reg(dm, TX_PATH_BY_DESC); + } + #endif + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + sta = dm->phydm_sta_info[i]; + if (!is_sta_active(sta)) + continue; + + /* 2 Caculate RSSI per path */ + rssi_a = PHYDM_DIV(p_div->path_a_sum[i], p_div->path_a_cnt[i]); + rssi_b = PHYDM_DIV(p_div->path_b_sum[i], p_div->path_b_cnt[i]); + + if (rssi_a == rssi_b) + path = p_div->default_tx_path; + else + path = (rssi_a > rssi_b) ? BB_PATH_A : BB_PATH_B; + + local_max_rssi = (rssi_a > rssi_b) ? rssi_a : rssi_b; + + PHYDM_DBG(dm, DBG_PATH_DIV, + "[%d]PathA sum=%d, cnt=%d, avg_rssi=%d\n", + i, p_div->path_a_sum[i], + p_div->path_a_cnt[i], rssi_a); + PHYDM_DBG(dm, DBG_PATH_DIV, + "[%d]PathB sum=%d, cnt=%d, avg_rssi=%d\n", + i, p_div->path_b_sum[i], + p_div->path_b_cnt[i], rssi_b); + + /*Select default Tx path */ + if (local_max_rssi < glb_min_rssi) { + glb_min_rssi = local_max_rssi; + default_tx_path = path; + } + + if (p_div->path_sel[i] != path) { + p_div->path_sel[i] = path; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_set_resp_tx_path_by_fw_jgr3(dm, i, + path, true); + #endif + } + + p_div->path_a_cnt[i] = 0; + p_div->path_a_sum[i] = 0; + p_div->path_b_cnt[i] = 0; + p_div->path_b_sum[i] = 0; + } + + /* 2 Update default Tx path */ + phydm_set_tx_path_by_bb_reg(dm, default_tx_path); + PHYDM_DBG(dm, DBG_PATH_DIV, "[%s] end\n\n", __func__); +} + +void phydm_tx_path_diversity(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + + p_div->path_div_in_progress = false; + + if (!(dm->support_ability & ODM_BB_PATH_DIV)) + return; + + if (p_div->stop_path_div) { + PHYDM_DBG(dm, DBG_PATH_DIV, + "stop_path_div=1, tx_1ss_status=%d\n", + dm->tx_1ss_status); + return; + } + + switch (dm->support_ic_type) { + #ifdef PHYDM_CONFIG_PATH_DIV_V2 + case ODM_RTL8822B: + case ODM_RTL8822C: + case ODM_RTL8192F: + case ODM_RTL8812F: + case ODM_RTL8197G: + if (dm->rx_ant_status != BB_PATH_AB) { + PHYDM_DBG(dm, DBG_PATH_DIV, + "[Return] tx_Path_en=%d, rx_Path_en=%d\n", + dm->tx_ant_status, dm->rx_ant_status); + return; + } + + p_div->path_div_in_progress = true; + phydm_tx_path_diversity_2ss(dm); + break; + #endif + + #if (RTL8812A_SUPPORT) + case ODM_RTL8812: + phydm_tx_path_diversity_2ss(dm); + break; + #endif + + #if RTL8814A_SUPPORT + case ODM_RTL8814A: + phydm_dynamic_tx_path(dm); + break; + #endif + } +} + +void phydm_tx_path_diversity_init_v2(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + u32 i = 0; + + PHYDM_DBG(dm, DBG_PATH_DIV, "[%s] ====>\n", __func__); + + /*BB_PATH_AB is a invalid value used for init state*/ + p_div->default_tx_path = BB_PATH_A; + p_div->tx_path_ctrl = TX_PATH_CTRL_INIT; + p_div->path_div_in_progress = false; + + p_div->cck_fix_path_en = false; + p_div->ofdm_fix_path_en = false; + p_div->force_update = false; + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) + p_div->path_sel[i] = BB_PATH_A; /* TxInfo default at path-A */ + + phydm_tx_path_by_mac_or_reg(dm, TX_PATH_BY_REG); +} + +void phydm_tx_path_diversity_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_PATH_DIV)) + return; + + switch (dm->support_ic_type) { + #ifdef PHYDM_CONFIG_PATH_DIV_V2 + case ODM_RTL8822C: + case ODM_RTL8822B: + case ODM_RTL8192F: + case ODM_RTL8812F: + case ODM_RTL8197G: + phydm_tx_path_diversity_init_v2(dm); /*@ After 8822B*/ + break; + #endif + + #if RTL8812A_SUPPORT + case ODM_RTL8812: + phydm_path_diversity_init_8812a(dm); + break; + #endif + + #if RTL8814A_SUPPORT + case ODM_RTL8814A: + phydm_dynamic_tx_path_init(dm); + break; + #endif + } +} + +void phydm_process_rssi_for_path_div(void *dm_void, void *phy_info_void, + void *pkt_info_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_phyinfo_struct *phy_info = NULL; + struct phydm_perpkt_info_struct *pktinfo = NULL; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + u8 id = 0; + + phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + + if (!(pktinfo->is_packet_to_self || pktinfo->is_packet_match_bssid)) + return; + + if (pktinfo->is_cck_rate) + return; + + id = pktinfo->station_id; + p_div->path_a_sum[id] += phy_info->rx_mimo_signal_strength[0]; + p_div->path_a_cnt[id]++; + + p_div->path_b_sum[id] += phy_info->rx_mimo_signal_strength[1]; + p_div->path_b_cnt[id]++; +} + +void phydm_pathdiv_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + char help[] = "-h"; + u32 used = *_used; + u32 out_len = *_out_len; + u32 val[10] = {0}; + u8 i, input_idx = 0; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &val[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + PHYDM_SSCANF(input[1], DCMD_HEX, &val[0]); + PHYDM_SSCANF(input[2], DCMD_HEX, &val[1]); + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1:TX Ctrl Sig} {0:BB, 1:MAC}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{2:BB Default TX REG} {path}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{3:MAC DESC TX} {path} {macid}\n"); + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + PDM_SNPF(out_len, used, output + used, out_len - used, + "{4:MAC Resp TX} {path} {macid}\n"); + #endif + PDM_SNPF(out_len, used, output + used, out_len - used, + "{5:Fix 1ss path} {ofdm path} {cck path}\n"); + } else if (val[0] == 1) { + phydm_tx_path_by_mac_or_reg(dm, (enum phydm_path_ctrl)val[1]); + } else if (val[0] == 2) { + phydm_set_tx_path_by_bb_reg(dm, (enum bb_path)val[1]); + } else if (val[0] == 3) { + p_div->path_sel[val[2]] = (enum bb_path)val[1]; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + } else if (val[0] == 4) { + phydm_set_resp_tx_path_by_fw_jgr3(dm, (u8)val[2], + (enum bb_path)val[1], true); + #endif + } else if (val[0] == 5) { + phydm_fix_1ss_tx_path_by_bb_reg(dm, (enum bb_path)val[1], + (enum bb_path)val[2]); + } + *_used = used; + *_out_len = out_len; +} + +void phydm_c2h_dtp_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ODM_PATH_DIVERSITY_ *p_div = &dm->dm_path_div; + + u8 macid = cmd_buf[0]; + u8 target = cmd_buf[1]; + u8 nsc_1 = cmd_buf[2]; + u8 nsc_2 = cmd_buf[3]; + u8 nsc_3 = cmd_buf[4]; + + PHYDM_DBG(dm, DBG_PATH_DIV, "Target_candidate = (( %d ))\n", target); +/*@ + if( (nsc_1 >= nsc_2) && (nsc_1 >= nsc_3)) + { + phydm_dtp_fix_tx_path(dm, p_div->ant_candidate_1); + } + else if( nsc_2 >= nsc_3) + { + phydm_dtp_fix_tx_path(dm, p_div->ant_candidate_2); + } + else + { + phydm_dtp_fix_tx_path(dm, p_div->ant_candidate_3); + } + */ +} + +#endif /* @#ifdef CONFIG_PATH_DIVERSITY */ diff --git a/hal/phydm/phydm_pathdiv.h b/hal/phydm/phydm_pathdiv.h new file mode 100644 index 0000000..ee34382 --- /dev/null +++ b/hal/phydm/phydm_pathdiv.h @@ -0,0 +1,145 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMPATHDIV_H__ +#define __PHYDMPATHDIV_H__ + +#ifdef CONFIG_PATH_DIVERSITY +/* @2019.03.07 open resp tx path h2c only for 1ss status*/ +#define PATHDIV_VERSION "4.4" + +#if (RTL8192F_SUPPORT || RTL8822B_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8197G_SUPPORT) + #define PHYDM_CONFIG_PATH_DIV_V2 +#endif + +#define USE_PATH_A_AS_DEFAULT_ANT /* @for 8814 dynamic TX path selection */ + +#define NUM_RESET_DTP_PERIOD 5 +#define ANT_DECT_RSSI_TH 3 + +#define PATH_A 1 +#define PATH_B 2 +#define PATH_C 3 +#define PATH_D 4 + +#define PHYDM_AUTO_PATH 0 +#define PHYDM_FIX_PATH 1 + +#define NUM_CHOOSE2_FROM4 6 +#define NUM_CHOOSE3_FROM4 4 + +enum phydm_dtp_state { + PHYDM_DTP_INIT = 1, + PHYDM_DTP_RUNNING_1 +}; + +enum phydm_path_div_type { + PHYDM_2R_PATH_DIV = 1, + PHYDM_4R_PATH_DIV = 2 +}; + +enum phydm_path_ctrl { + TX_PATH_BY_REG = 0, + TX_PATH_BY_DESC = 1, + TX_PATH_CTRL_INIT +}; + +struct path_txdesc_ctrl { + u8 ant_map_a : 2; + u8 ant_map_b : 2; + u8 ntx_map : 4; +}; + +struct _ODM_PATH_DIVERSITY_ { + boolean stop_path_div; /*@Limit by enabled path number*/ + boolean path_div_in_progress; + boolean cck_fix_path_en; /*@ BB Reg for Adv-Ctrl (or debug mode)*/ + boolean ofdm_fix_path_en; /*@ BB Reg for Adv-Ctrl (or debug mode)*/ + enum bb_path cck_fix_path_sel; /*@ BB Reg for Adv-Ctrl (or debug mode)*/ + enum bb_path ofdm_fix_path_sel;/*@ BB Reg for Adv-Ctrl (or debug mode)*/ + enum phydm_path_ctrl tx_path_ctrl; + enum bb_path default_tx_path; + enum bb_path path_sel[ODM_ASSOCIATE_ENTRY_NUM]; + u32 path_a_sum[ODM_ASSOCIATE_ENTRY_NUM]; + u32 path_b_sum[ODM_ASSOCIATE_ENTRY_NUM]; + u16 path_a_cnt[ODM_ASSOCIATE_ENTRY_NUM]; + u16 path_b_cnt[ODM_ASSOCIATE_ENTRY_NUM]; + u8 phydm_path_div_type; + boolean force_update; +#if RTL8814A_SUPPORT + + u32 path_a_sum_all; + u32 path_b_sum_all; + u32 path_c_sum_all; + u32 path_d_sum_all; + + u32 path_a_cnt_all; + u32 path_b_cnt_all; + u32 path_c_cnt_all; + u32 path_d_cnt_all; + + u8 dtp_period; + boolean is_become_linked; + boolean is_u3_mode; + u8 num_tx_path; + u8 default_path; + u8 num_candidate; + u8 ant_candidate_1; + u8 ant_candidate_2; + u8 ant_candidate_3; + u8 phydm_dtp_state; + u8 dtp_check_patha_counter; + boolean fix_path_bfer; + u8 search_space_2[NUM_CHOOSE2_FROM4]; + u8 search_space_3[NUM_CHOOSE3_FROM4]; + + u8 pre_tx_path; + u8 use_path_a_as_default_ant; + boolean is_path_a_exist; + +#endif +}; + +void phydm_set_tx_path_by_bb_reg(void *dm_void, enum bb_path tx_path_sel_1ss); + +void phydm_get_tx_path_txdesc_jgr3(void *dm_void, u8 macid, + struct path_txdesc_ctrl *desc); + +void phydm_c2h_dtp_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len); + +void phydm_tx_path_diversity_init(void *dm_void); + +void phydm_tx_path_diversity(void *dm_void); + +void phydm_process_rssi_for_path_div(void *dm_void, void *phy_info_void, + void *pkt_info_void); + +void phydm_pathdiv_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +#endif /* @#ifdef CONFIG_PATH_DIVERSITY */ +#endif /* @#ifndef __PHYDMPATHDIV_H__ */ + diff --git a/hal/phydm/phydm_phystatus.c b/hal/phydm/phydm_phystatus.c new file mode 100644 index 0000000..7d7ecd7 --- /dev/null +++ b/hal/phydm/phydm_phystatus.c @@ -0,0 +1,3245 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_COMPILE_MU +u8 phydm_get_gid(struct dm_struct *dm, u8 *phy_status_inf) +{ +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT) + struct phy_sts_rpt_jgr2_type1 *rpt_jgr2 = NULL; +#endif +#ifdef PHYSTS_3RD_TYPE_SUPPORT + struct phy_sts_rpt_jgr3_type1 *rpt_jgr3 = NULL; +#endif + u8 gid = 0; + + if (dm->ic_phy_sts_type == PHYDM_PHYSTS_TYPE_1) + return 0; + + if ((*phy_status_inf & 0xf) != 1) + return 0; + + switch (dm->ic_phy_sts_type) { + #if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT) + case PHYDM_PHYSTS_TYPE_2: + rpt_jgr2 = (struct phy_sts_rpt_jgr2_type1 *)phy_status_inf; + gid = rpt_jgr2->gid; + break; + #endif + #ifdef PHYSTS_3RD_TYPE_SUPPORT + case PHYDM_PHYSTS_TYPE_3: + rpt_jgr3 = (struct phy_sts_rpt_jgr3_type1 *)phy_status_inf; + gid = rpt_jgr3->gid; + break; + #endif + default: + break; + } + + return gid; +} +#endif + +void phydm_rx_statistic_cal(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo) +{ + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + struct phydm_bf_rate_info_jgr3 *bfrateinfo = &dm->bf_rate_info_jgr3; +#endif + + u8 rate = (pktinfo->data_rate & 0x7f); + u8 bw_idx = phy_info->band_width; + u8 offset = 0; + u8 gid = 0; +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT || defined(PHYSTS_3RD_TYPE_SUPPORT)) + u8 val = 0; +#endif + #ifdef PHYDM_COMPILE_MU + u8 is_mu_pkt = 0; + #endif + + if (rate <= ODM_RATE54M) { + dbg_i->num_qry_legacy_pkt[rate]++; + } else if (rate <= ODM_RATEMCS31) { + dbg_i->ht_pkt_not_zero = true; + offset = rate - ODM_RATEMCS0; + + if (offset > (HT_RATE_NUM - 1)) + offset = HT_RATE_NUM - 1; + + if (dm->support_ic_type & + (PHYSTS_2ND_TYPE_IC | PHYSTS_3RD_TYPE_IC)) { + if (bw_idx == *dm->band_width) { + dbg_i->num_qry_ht_pkt[offset]++; + + } else if (bw_idx == CHANNEL_WIDTH_20) { + dbg_i->num_qry_pkt_sc_20m[offset]++; + dbg_i->low_bw_20_occur = true; + } + } else { + dbg_i->num_qry_ht_pkt[offset]++; + } + } +#if (ODM_IC_11AC_SERIES_SUPPORT || defined(PHYSTS_3RD_TYPE_SUPPORT)) + else if (rate <= ODM_RATEVHTSS4MCS9) { + offset = rate - ODM_RATEVHTSS1MCS0; + + if (offset > (VHT_RATE_NUM - 1)) + offset = VHT_RATE_NUM - 1; + + #ifdef PHYDM_COMPILE_MU + gid = phydm_get_gid(dm, phy_status_inf); + + if (gid != 0 && gid != 63) + is_mu_pkt = true; + + if (is_mu_pkt) { + #if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT ||\ + (defined(PHYSTS_3RD_TYPE_SUPPORT))) + dbg_i->num_mu_vht_pkt[offset]++; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + bfrateinfo->num_mu_vht_pkt[offset]++; + #endif + #else + dbg_i->num_qry_vht_pkt[offset]++; /*@for debug*/ + #endif + } else + #endif + { + dbg_i->vht_pkt_not_zero = true; + + if (dm->support_ic_type & + (PHYSTS_2ND_TYPE_IC | PHYSTS_3RD_TYPE_IC)) { + if (bw_idx == *dm->band_width) { + dbg_i->num_qry_vht_pkt[offset]++; + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + bfrateinfo->num_qry_vht_pkt[offset]++; + #endif + + } else if (bw_idx == CHANNEL_WIDTH_20) { + dbg_i->num_qry_pkt_sc_20m[offset]++; + dbg_i->low_bw_20_occur = true; + } else {/*@if (bw_idx == CHANNEL_WIDTH_40)*/ + dbg_i->num_qry_pkt_sc_40m[offset]++; + dbg_i->low_bw_40_occur = true; + } + } else { + dbg_i->num_qry_vht_pkt[offset]++; + } + } + + #if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT ||\ + (defined(PHYSTS_3RD_TYPE_SUPPORT))) + if (pktinfo->ppdu_cnt < 4) { + val = rate; + + #ifdef PHYDM_COMPILE_MU + if (is_mu_pkt) + val |= BIT(7); + #endif + + dbg_i->num_of_ppdu[pktinfo->ppdu_cnt] = val; + dbg_i->gid_num[pktinfo->ppdu_cnt] = gid; + } + #endif + } +#endif +} + +void phydm_reset_phystatus_avg(struct dm_struct *dm) +{ + struct phydm_phystatus_avg *dbg_avg = NULL; + + dbg_avg = &dm->phy_dbg_info.phystatus_statistic_avg; + odm_memory_set(dm, &dbg_avg->rssi_cck_avg, 0, + sizeof(struct phydm_phystatus_avg)); +} + +void phydm_reset_phystatus_statistic(struct dm_struct *dm) +{ + struct phydm_phystatus_statistic *dbg_s = NULL; + + dbg_s = &dm->phy_dbg_info.physts_statistic_info; + + odm_memory_set(dm, &dbg_s->rssi_cck_sum, 0, + sizeof(struct phydm_phystatus_statistic)); +} + +void phydm_reset_phy_info(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info) +{ + u8 i = 0; + + odm_memory_set(dm, &phy_info->physts_rpt_valid, 0, + sizeof(struct phydm_phyinfo_struct)); + + phy_info->rx_power = -110; + phy_info->recv_signal_power = -110; + + for (i = 0; i < dm->num_rf_path; i++) + phy_info->rx_pwr[i] = -110; +} + +void phydm_avg_rssi_evm_snr(void *dm_void, + struct phydm_phyinfo_struct *phy_info, + struct phydm_perpkt_info_struct *pktinfo) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + u8 *rssi = phy_info->rx_mimo_signal_strength; + u8 *evm = phy_info->rx_mimo_evm_dbm; + s8 *snr = phy_info->rx_snr; + u32 size = PHYSTS_PATH_NUM; /*size of path=4*/ + u16 size_th = PHY_HIST_SIZE - 1; /*size of threshold*/ + u16 val = 0, intvl = 0; + u8 i = 0; + + if (pktinfo->is_packet_beacon) { + for (i = 0; i < dm->num_rf_path; i++) + dbg_s->rssi_beacon_sum[i] += rssi[i]; + + dbg_s->rssi_beacon_cnt++; + } + + if (pktinfo->data_rate <= ODM_RATE11M) { + /*RSSI*/ + dbg_s->rssi_cck_sum += rssi[0]; + #if (defined(PHYSTS_3RD_TYPE_SUPPORT) && defined(PHYDM_COMPILE_ABOVE_2SS)) + if (dm->support_ic_type & PHYSTS_3RD_TYPE_IC) { + for (i = 1; i < dm->num_rf_path; i++) + dbg_s->rssi_cck_sum_abv_2ss[i - 1] += rssi[i]; + } + #endif + dbg_s->rssi_cck_cnt++; + } else if (pktinfo->data_rate <= ODM_RATE54M) { + for (i = 0; i < dm->num_rf_path; i++) { + /*SNR & RSSI*/ + dbg_s->snr_ofdm_sum[i] += snr[i]; + dbg_s->rssi_ofdm_sum[i] += rssi[i]; + } + /*@evm*/ + dbg_s->evm_ofdm_sum += evm[0]; + dbg_s->rssi_ofdm_cnt++; + + val = (u16)evm[0]; + intvl = phydm_find_intrvl(dm, val, dbg_i->evm_hist_th, size_th); + dbg_s->evm_ofdm_hist[intvl]++; + + val = (u16)snr[0]; + intvl = phydm_find_intrvl(dm, val, dbg_i->snr_hist_th, size_th); + dbg_s->snr_ofdm_hist[intvl]++; + + } else if (pktinfo->rate_ss == 1) { +/*@===[1-SS]==================================================================*/ + for (i = 0; i < dm->num_rf_path; i++) { + /*SNR & RSSI*/ + dbg_s->snr_1ss_sum[i] += snr[i]; + dbg_s->rssi_1ss_sum[i] += rssi[i]; + } + + /*@evm*/ + dbg_s->evm_1ss_sum += evm[0]; + /*@EVM Histogram*/ + val = (u16)evm[0]; + intvl = phydm_find_intrvl(dm, val, dbg_i->evm_hist_th, size_th); + dbg_s->evm_1ss_hist[intvl]++; + + /*SNR Histogram*/ + val = (u16)snr[0]; + intvl = phydm_find_intrvl(dm, val, dbg_i->snr_hist_th, size_th); + dbg_s->snr_1ss_hist[intvl]++; + + dbg_s->rssi_1ss_cnt++; + } else if (pktinfo->rate_ss == 2) { +/*@===[2-SS]==================================================================*/ + #if (defined(PHYDM_COMPILE_ABOVE_2SS)) + for (i = 0; i < dm->num_rf_path; i++) { + /*SNR & RSSI*/ + dbg_s->snr_2ss_sum[i] += snr[i]; + dbg_s->rssi_2ss_sum[i] += rssi[i]; + } + + for (i = 0; i < pktinfo->rate_ss; i++) { + /*@evm*/ + dbg_s->evm_2ss_sum[i] += evm[i]; + /*@EVM Histogram*/ + val = (u16)evm[i]; + intvl = phydm_find_intrvl(dm, val, dbg_i->evm_hist_th, + size_th); + dbg_s->evm_2ss_hist[i][intvl]++; + + /*SNR Histogram*/ + val = (u16)snr[i]; + intvl = phydm_find_intrvl(dm, val, dbg_i->snr_hist_th, + size_th); + dbg_s->snr_2ss_hist[i][intvl]++; + } + dbg_s->rssi_2ss_cnt++; + #endif + } else if (pktinfo->rate_ss == 3) { +/*@===[3-SS]==================================================================*/ + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + for (i = 0; i < dm->num_rf_path; i++) { + /*SNR & RSSI*/ + dbg_s->snr_3ss_sum[i] += snr[i]; + dbg_s->rssi_3ss_sum[i] += rssi[i]; + } + + for (i = 0; i < pktinfo->rate_ss; i++) { + /*@evm*/ + dbg_s->evm_3ss_sum[i] += evm[i]; + /*@EVM Histogram*/ + val = (u16)evm[i]; + intvl = phydm_find_intrvl(dm, val, dbg_i->evm_hist_th, + size_th); + dbg_s->evm_3ss_hist[i][intvl]++; + + /*SNR Histogram*/ + val = (u16)snr[i]; + intvl = phydm_find_intrvl(dm, val, dbg_i->snr_hist_th, + size_th); + dbg_s->snr_3ss_hist[i][intvl]++; + } + dbg_s->rssi_3ss_cnt++; + #endif + } else if (pktinfo->rate_ss == 4) { +/*@===[4-SS]==================================================================*/ + #if (defined(PHYDM_COMPILE_ABOVE_4SS)) + for (i = 0; i < dm->num_rf_path; i++) { + /*SNR & RSSI*/ + dbg_s->snr_4ss_sum[i] += snr[i]; + dbg_s->rssi_4ss_sum[i] += rssi[i]; + } + + for (i = 0; i < pktinfo->rate_ss; i++) { + /*@evm*/ + dbg_s->evm_4ss_sum[i] += evm[i]; + + /*@EVM Histogram*/ + val = (u16)evm[i]; + intvl = phydm_find_intrvl(dm, val, dbg_i->evm_hist_th, + size_th); + dbg_s->evm_4ss_hist[i][intvl]++; + + /*SNR Histogram*/ + val = (u16)snr[i]; + intvl = phydm_find_intrvl(dm, val, dbg_i->snr_hist_th, + size_th); + dbg_s->snr_4ss_hist[i][intvl]++; + } + dbg_s->rssi_4ss_cnt++; + #endif + } +} + +void phydm_avg_phystatus_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + u16 snr_hist_th[PHY_HIST_TH_SIZE] = {5, 8, 11, 14, 17, 20, 23, 26, + 29, 32, 35}; + u16 evm_hist_th[PHY_HIST_TH_SIZE] = {5, 8, 11, 14, 17, 20, 23, 26, + 29, 32, 35}; + #ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + u16 cn_hist_th[PHY_HIST_TH_SIZE] = {2, 3, 4, 5, 6, 8, 10, + 12, 14, 16, 18}; + #endif + u32 size = PHY_HIST_TH_SIZE * 2; + u8 i = 0; + + odm_move_memory(dm, dbg_i->snr_hist_th, snr_hist_th, size); + odm_move_memory(dm, dbg_i->evm_hist_th, evm_hist_th, size); + #ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + dm->pkt_proc_struct.physts_auto_swch_en = false; + for (i = 0; i < PHY_HIST_TH_SIZE; i++) + dbg_i->cn_hist_th[i] = cn_hist_th[i] << 1; + #endif +} + +u8 phydm_get_signal_quality(struct phydm_phyinfo_struct *phy_info, + struct dm_struct *dm, + struct phy_status_rpt_8192cd *phy_sts) +{ + u8 sq_rpt; + u8 result = 0; + + if (phy_info->rx_pwdb_all > 40 && !dm->is_in_hct_test) { + result = 100; + } else { + sq_rpt = phy_sts->cck_sig_qual_ofdm_pwdb_all; + + if (sq_rpt > 64) + result = 0; + else if (sq_rpt < 20) + result = 100; + else + result = ((64 - sq_rpt) * 100) / 44; + } + + return result; +} + +u8 phydm_pw_2_percent(s8 ant_power) +{ + if ((ant_power <= -100) || ant_power >= 20) + return 0; + else if (ant_power >= 0) + return 100; + else + return 100 + ant_power; +} + +#if (DM_ODM_SUPPORT_TYPE & ODM_WIN) +void phydm_process_signal_strength(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + struct phydm_perpkt_info_struct *pktinfo) +{ + boolean is_cck_rate = 0; + u8 avg_rssi = 0, tmp_rssi = 0, best_rssi = 0, second_rssi = 0; + u8 ss = 0; /*signal strenth after scale mapping*/ + u8 pwdb = phy_info->rx_pwdb_all; + u8 i; + + is_cck_rate = (pktinfo->data_rate <= ODM_RATE11M) ? true : false; + + /*use the best two RSSI only*/ + for (i = RF_PATH_A; i < PHYDM_MAX_RF_PATH; i++) { + tmp_rssi = phy_info->rx_mimo_signal_strength[i]; + + /*@Get the best two RSSI*/ + if (tmp_rssi > best_rssi && tmp_rssi > second_rssi) { + second_rssi = best_rssi; + best_rssi = tmp_rssi; + } else if (tmp_rssi > second_rssi && tmp_rssi <= best_rssi) { + second_rssi = tmp_rssi; + } + } + + if (best_rssi == 0) + return; + + if (pktinfo->rate_ss == 1) + avg_rssi = best_rssi; + else + avg_rssi = (best_rssi + second_rssi) >> 1; + + /* Update signal strength to UI, + * and phy_info->rx_pwdb_all is the maximum RSSI of all path + */ + if (dm->support_ic_type & (PHYSTS_3RD_TYPE_IC | PHYSTS_2ND_TYPE_IC)) + ss = SignalScaleProc(dm->adapter, pwdb, false, false); + else + ss = SignalScaleProc(dm->adapter, pwdb, true, is_cck_rate); + + phy_info->signal_strength = ss; +} + +static u8 phydm_sq_patch_lenovo( + struct dm_struct *dm, + u8 is_cck_rate, + u8 pwdb_all, + u8 path, + u8 RSSI) +{ + u8 sq = 0; + + if (is_cck_rate) { + if (dm->support_ic_type & ODM_RTL8192E) { +/*@ + * + * Expected signal strength and bars indication at Lenovo lab. 2013.04.11 + * 802.11n, 802.11b, 802.11g only at channel 6 + * + * Attenuation (dB) OS Signal Bars RSSI by Xirrus (dBm) + * 50 5 -49 + * 55 5 -49 + * 60 5 -50 + * 65 5 -51 + * 70 5 -52 + * 75 5 -54 + * 80 5 -55 + * 85 4 -60 + * 90 3 -63 + * 95 3 -65 + * 100 2 -67 + * 102 2 -67 + * 104 1 -70 + */ + if (pwdb_all >= 50) + sq = 100; + else if (pwdb_all >= 35 && pwdb_all < 50) + sq = 80; + else if (pwdb_all >= 31 && pwdb_all < 35) + sq = 60; + else if (pwdb_all >= 22 && pwdb_all < 31) + sq = 40; + else if (pwdb_all >= 18 && pwdb_all < 22) + sq = 20; + else + sq = 10; + } else { + if (pwdb_all >= 50) + sq = 100; + else if (pwdb_all >= 35 && pwdb_all < 50) + sq = 80; + else if (pwdb_all >= 22 && pwdb_all < 35) + sq = 60; + else if (pwdb_all >= 18 && pwdb_all < 22) + sq = 40; + else + sq = 10; + } + + } else { + /* OFDM rate */ + + if (dm->support_ic_type & ODM_RTL8192E) { + if (RSSI >= 45) + sq = 100; + else if (RSSI >= 22 && RSSI < 45) + sq = 80; + else if (RSSI >= 18 && RSSI < 22) + sq = 40; + else + sq = 20; + } else { + if (RSSI >= 45) + sq = 100; + else if (RSSI >= 22 && RSSI < 45) + sq = 80; + else if (RSSI >= 18 && RSSI < 22) + sq = 40; + else + sq = 20; + } + } + return sq; +} + +static u8 phydm_sq_patch_rt_cid_819x_acer( + struct dm_struct *dm, + u8 is_cck_rate, + u8 pwdb_all, + u8 path, + u8 RSSI) +{ + u8 sq = 0; + + if (is_cck_rate) { +#if OS_WIN_FROM_WIN8(OS_VERSION) + if (pwdb_all >= 50) + sq = 100; + else if (pwdb_all >= 35 && pwdb_all < 50) + sq = 80; + else if (pwdb_all >= 30 && pwdb_all < 35) + sq = 60; + else if (pwdb_all >= 25 && pwdb_all < 30) + sq = 40; + else if (pwdb_all >= 20 && pwdb_all < 25) + sq = 20; + else + sq = 10; +#else + if (pwdb_all >= 50) + sq = 100; + else if (pwdb_all >= 35 && pwdb_all < 50) + sq = 80; + else if (pwdb_all >= 30 && pwdb_all < 35) + sq = 60; + else if (pwdb_all >= 25 && pwdb_all < 30) + sq = 40; + else if (pwdb_all >= 20 && pwdb_all < 25) + sq = 20; + else + sq = 10; + + /* @Abnormal case, do not indicate the value above 20 on Win7 */ + if (pwdb_all == 0) + sq = 20; +#endif + + } else { + /* OFDM rate */ + if (dm->support_ic_type & ODM_RTL8192E) { + if (RSSI >= 45) + sq = 100; + else if (RSSI >= 22 && RSSI < 45) + sq = 80; + else if (RSSI >= 18 && RSSI < 22) + sq = 40; + else + sq = 20; + } else { + if (RSSI >= 35) + sq = 100; + else if (RSSI >= 30 && RSSI < 35) + sq = 80; + else if (RSSI >= 25 && RSSI < 30) + sq = 40; + else + sq = 20; + } + } + return sq; +} +#endif + +static u8 +phydm_evm_2_percent(s8 value) +{ + /* @-33dB~0dB to 0%~99% */ + s8 ret_val; + + ret_val = value; + ret_val /= 2; + +/*@dbg_print("value=%d\n", value);*/ +#ifdef ODM_EVM_ENHANCE_ANTDIV + if (ret_val >= 0) + ret_val = 0; + + if (ret_val <= -40) + ret_val = -40; + + ret_val = 0 - ret_val; + ret_val *= 3; +#else + if (ret_val >= 0) + ret_val = 0; + + if (ret_val <= -33) + ret_val = -33; + + ret_val = 0 - ret_val; + ret_val *= 3; + + if (ret_val == 99) + ret_val = 100; +#endif + + return (u8)ret_val; +} + +s8 phydm_cck_rssi_convert(struct dm_struct *dm, u16 lna_idx, u8 vga_idx) +{ + /*@phydm_get_cck_rssi_table_from_reg*/ + return (dm->cck_lna_gain_table[lna_idx] - (vga_idx << 1)); +} + +void phydm_get_cck_rssi_table_from_reg(struct dm_struct *dm) +{ + u8 used_lna_idx_tmp; + u32 reg_0xa80 = 0x7431, reg_0xabc = 0xcbe5edfd; + u32 val = 0; + u8 i; + + /*@example: {-53, -43, -33, -27, -19, -13, -3, 1}*/ + /*@{0xCB, 0xD5, 0xDF, 0xE5, 0xED, 0xF3, 0xFD, 0x2}*/ + + PHYDM_DBG(dm, ODM_COMP_INIT, "CCK LNA Gain table init\n"); + + if (!(dm->support_ic_type & ODM_RTL8197F)) + return; + + reg_0xa80 = odm_get_bb_reg(dm, R_0xa80, 0xFFFF); + reg_0xabc = odm_get_bb_reg(dm, R_0xabc, MASKDWORD); + + PHYDM_DBG(dm, ODM_COMP_INIT, "reg_0xa80 = 0x%x\n", reg_0xa80); + PHYDM_DBG(dm, ODM_COMP_INIT, "reg_0xabc = 0x%x\n", reg_0xabc); + + for (i = 0; i <= 3; i++) { + used_lna_idx_tmp = (u8)((reg_0xa80 >> (4 * i)) & 0x7); + val = (reg_0xabc >> (8 * i)) & 0xff; + dm->cck_lna_gain_table[used_lna_idx_tmp] = (s8)val; + } + + PHYDM_DBG(dm, ODM_COMP_INIT, + "cck_lna_gain_table = {%d,%d,%d,%d,%d,%d,%d,%d}\n", + dm->cck_lna_gain_table[0], dm->cck_lna_gain_table[1], + dm->cck_lna_gain_table[2], dm->cck_lna_gain_table[3], + dm->cck_lna_gain_table[4], dm->cck_lna_gain_table[5], + dm->cck_lna_gain_table[6], dm->cck_lna_gain_table[7]); +} + +s8 phydm_get_cck_rssi(void *dm_void, u8 lna_idx, u8 vga_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + s8 rx_pow = 0; + + switch (dm->support_ic_type) { + #if (RTL8197F_SUPPORT) + case ODM_RTL8197F: + rx_pow = phydm_cck_rssi_convert(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8723D_SUPPORT) + case ODM_RTL8723D: + rx_pow = phydm_cckrssi_8723d(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8710B_SUPPORT) + case ODM_RTL8710B: + rx_pow = phydm_cckrssi_8710b(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8721D_SUPPORT) + case ODM_RTL8721D: + rx_pow = phydm_cckrssi_8721d(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8710C_SUPPORT) + case ODM_RTL8710C: + rx_pow = phydm_cckrssi_8710c(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8192F_SUPPORT) + case ODM_RTL8192F: + rx_pow = phydm_cckrssi_8192f(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8821C_SUPPORT) + case ODM_RTL8821C: + rx_pow = phydm_cck_rssi_8821c(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8195B_SUPPORT) + case ODM_RTL8195B: + rx_pow = phydm_cck_rssi_8195B(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8188E_SUPPORT) + case ODM_RTL8188E: + rx_pow = phydm_cck_rssi_8188e(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8192E_SUPPORT) + case ODM_RTL8192E: + rx_pow = phydm_cck_rssi_8192e(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8723B_SUPPORT) + case ODM_RTL8723B: + rx_pow = phydm_cck_rssi_8723b(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8703B_SUPPORT) + case ODM_RTL8703B: + rx_pow = phydm_cck_rssi_8703b(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8188F_SUPPORT) + case ODM_RTL8188F: + rx_pow = phydm_cck_rssi_8188f(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8195A_SUPPORT) + case ODM_RTL8195A: + rx_pow = phydm_cck_rssi_8195a(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8812A_SUPPORT) + case ODM_RTL8812: + rx_pow = phydm_cck_rssi_8812a(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8821A_SUPPORT || RTL8881A_SUPPORT) + case ODM_RTL8821: + case ODM_RTL8881A: + rx_pow = phydm_cck_rssi_8821a(dm, lna_idx, vga_idx); + break; + #endif + + #if (RTL8814A_SUPPORT) + case ODM_RTL8814A: + rx_pow = phydm_cck_rssi_8814a(dm, lna_idx, vga_idx); + break; + #endif + + default: + break; + } + + return rx_pow; +} + +#if (ODM_IC_11N_SERIES_SUPPORT) +void phydm_phy_sts_n_parsing(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo) +{ + u8 i = 0; + s8 rx_pwr[4], rx_pwr_all = 0; + u8 EVM, pwdb_all = 0, pwdb_all_bt = 0; + u8 RSSI, total_rssi = 0; + u8 rf_rx_num = 0; + u8 lna_idx = 0; + u8 vga_idx = 0; + u8 cck_agc_rpt; + s8 evm_tmp = 0; + u8 sq = 0; + u8 val_tmp = 0; + s8 val_s8 = 0; + struct phy_status_rpt_8192cd *phy_sts = NULL; + + phy_sts = (struct phy_status_rpt_8192cd *)phy_status_inf; + + if (pktinfo->is_cck_rate) { + cck_agc_rpt = phy_sts->cck_agc_rpt_ofdm_cfosho_a; + + /*@3 bit LNA*/ + lna_idx = ((cck_agc_rpt & 0xE0) >> 5); + vga_idx = (cck_agc_rpt & 0x1F); + + #if (RTL8703B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8703B) && + dm->cck_agc_report_type == 1) { + /*@4 bit LNA*/ + if (phy_sts->cck_rpt_b_ofdm_cfosho_b & BIT(7)) + val_tmp = 1; + else + val_tmp = 0; + lna_idx = (val_tmp << 3) | lna_idx; + } + #endif + + rx_pwr_all = phydm_get_cck_rssi(dm, lna_idx, vga_idx); + + PHYDM_DBG(dm, DBG_RSSI_MNTR, + "ext_lna_gain (( %d )), lna_idx: (( 0x%x )), vga_idx: (( 0x%x )), rx_pwr_all: (( %d ))\n", + dm->ext_lna_gain, lna_idx, vga_idx, rx_pwr_all); + + if (dm->board_type & ODM_BOARD_EXT_LNA) + rx_pwr_all -= dm->ext_lna_gain; + + pwdb_all = phydm_pw_2_percent(rx_pwr_all); + + if (pktinfo->is_to_self) { + dm->cck_lna_idx = lna_idx; + dm->cck_vga_idx = vga_idx; + } + + phy_info->rx_pwdb_all = pwdb_all; + phy_info->bt_rx_rssi_percentage = pwdb_all; + phy_info->recv_signal_power = rx_pwr_all; + + /* @(3) Get Signal Quality (EVM) */ + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (dm->iot_table.win_patch_id == RT_CID_819X_LENOVO) + sq = phydm_sq_patch_lenovo(dm, pktinfo->is_cck_rate, pwdb_all, 0, 0); + else if (dm->iot_table.win_patch_id == RT_CID_819X_ACER) + sq = phydm_sq_patch_rt_cid_819x_acer(dm, pktinfo->is_cck_rate, pwdb_all, 0, 0); + else + #endif + sq = phydm_get_signal_quality(phy_info, dm, phy_sts); + + /* @dbg_print("cck sq = %d\n", sq); */ + + phy_info->signal_quality = sq; + phy_info->rx_mimo_signal_quality[RF_PATH_A] = sq; + phy_info->rx_mimo_signal_quality[RF_PATH_B] = -1; + + for (i = RF_PATH_A; i < PHYDM_MAX_RF_PATH; i++) { + if (i == 0) + phy_info->rx_mimo_signal_strength[0] = pwdb_all; + else + phy_info->rx_mimo_signal_strength[i] = 0; + } + } else { /* @2 is OFDM rate */ + + /* @(1)Get RSSI for HT rate */ + + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + if (dm->rf_path_rx_enable & BIT(i)) + rf_rx_num++; + + val_s8 = phy_sts->path_agc[i].gain & 0x3F; + rx_pwr[i] = (val_s8 * 2) - 110; + + if (pktinfo->is_to_self) + dm->ofdm_agc_idx[i] = val_s8; + + phy_info->rx_pwr[i] = rx_pwr[i]; + RSSI = phydm_pw_2_percent(rx_pwr[i]); + total_rssi += RSSI; + + phy_info->rx_mimo_signal_strength[i] = (u8)RSSI; + + /* @Get Rx snr value in DB */ + val_s8 = (s8)(phy_sts->path_rxsnr[i] / 2); + phy_info->rx_snr[i] = val_s8; + + /* Record Signal Strength for next packet */ + + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (i == RF_PATH_A) { + if (dm->iot_table.win_patch_id == RT_CID_819X_LENOVO) { + phy_info->signal_quality = phydm_sq_patch_lenovo(dm, pktinfo->is_cck_rate, pwdb_all, i, RSSI); + } else if (dm->iot_table.win_patch_id == RT_CID_819X_ACER) + phy_info->signal_quality = phydm_sq_patch_rt_cid_819x_acer(dm, pktinfo->is_cck_rate, pwdb_all, 0, RSSI); + } + #endif + } + + /* @(2)PWDB, Average PWDB calculated by hardware (for RA) */ + val_s8 = phy_sts->cck_sig_qual_ofdm_pwdb_all >> 1; + rx_pwr_all = (val_s8 & 0x7f) - 110; + + pwdb_all = phydm_pw_2_percent(rx_pwr_all); + pwdb_all_bt = pwdb_all; + + phy_info->rx_pwdb_all = pwdb_all; + phy_info->bt_rx_rssi_percentage = pwdb_all_bt; + phy_info->rx_power = rx_pwr_all; + phy_info->recv_signal_power = rx_pwr_all; + + /* @(3)EVM of HT rate */ + for (i = 0; i < pktinfo->rate_ss; i++) { + /* @Do not use shift operation like "rx_evmX >>= 1" + * because the compilor of free build environment + * fill most significant bit to "zero" when doing shifting + * operation which may change a negative + * value to positive one, then the dbm value + * (which is supposed to be negative) is not correct anymore. + */ + if (i >= PHYDM_MAX_RF_PATH_N) + break; + + EVM = phydm_evm_2_percent(phy_sts->stream_rxevm[i]); + + /*@Fill value in RFD, Get the 1st spatial stream only*/ + if (i == RF_PATH_A) + phy_info->signal_quality = (u8)(EVM & 0xff); + + phy_info->rx_mimo_signal_quality[i] = (u8)(EVM & 0xff); + + if (phy_sts->stream_rxevm[i] < 0) + evm_tmp = 0 - phy_sts->stream_rxevm[i]; + + if (evm_tmp == 64) + evm_tmp = 0; + + phy_info->rx_mimo_evm_dbm[i] = (u8)evm_tmp; + } + phydm_parsing_cfo(dm, pktinfo, + phy_sts->path_cfotail, pktinfo->rate_ss); + } + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + dm->dm_fat_table.antsel_rx_keep_0 = phy_sts->ant_sel; + dm->dm_fat_table.antsel_rx_keep_1 = phy_sts->ant_sel_b; + dm->dm_fat_table.antsel_rx_keep_2 = phy_sts->antsel_rx_keep_2; + #endif +} +#endif + +#if ODM_IC_11AC_SERIES_SUPPORT +static s16 +phydm_cfo(s8 value) +{ + s16 ret_val; + + if (value < 0) { + ret_val = 0 - value; + ret_val = (ret_val << 1) + (ret_val >> 1); /*@2.5~=312.5/2^7 */ + ret_val = ret_val | BIT(12); /*set bit12 as 1 for negative cfo*/ + } else { + ret_val = value; + ret_val = (ret_val << 1) + (ret_val >> 1); /* @*2.5~=312.5/2^7*/ + } + return ret_val; +} + +static u8 +phydm_evm_dbm(s8 value) +{ + s8 ret_val = value; + + /* @-33dB~0dB to 33dB ~ 0dB */ + if (ret_val == -128) + ret_val = 127; + else if (ret_val < 0) + ret_val = 0 - ret_val; + + ret_val = ret_val >> 1; + return (u8)ret_val; +} + +void phydm_rx_physts_bw_parsing(struct phydm_phyinfo_struct *phy_info, + struct phydm_perpkt_info_struct * + pktinfo, + struct phy_status_rpt_8812 * + phy_sts) +{ + if (pktinfo->data_rate > ODM_RATE54M) { + switch (phy_sts->r_RFMOD) { + case 1: + if (phy_sts->sub_chnl == 0) + phy_info->band_width = 1; + else + phy_info->band_width = 0; + break; + + case 2: + if (phy_sts->sub_chnl == 0) + phy_info->band_width = 2; + else if (phy_sts->sub_chnl == 9 || + phy_sts->sub_chnl == 10) + phy_info->band_width = 1; + else + phy_info->band_width = 0; + break; + + default: + case 0: + phy_info->band_width = 0; + break; + } + } +} + +void phydm_get_sq(struct dm_struct *dm, struct phydm_phyinfo_struct *phy_info, + u8 is_cck_rate) +{ + u8 sq = 0; + u8 pwdb_all = phy_info->rx_pwdb_all; /*precentage*/ + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + u8 rssi = phy_info->rx_mimo_signal_strength[0]; + #endif + + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (dm->iot_table.win_patch_id == RT_CID_819X_LENOVO) { + if (is_cck_rate) + sq = phydm_sq_patch_lenovo(dm, 1, pwdb_all, 0, 0); + else + sq = phydm_sq_patch_lenovo(dm, 0, pwdb_all, 0, rssi); + } else + #endif + { + if (is_cck_rate) { + if (pwdb_all > 40 && !dm->is_in_hct_test) { + sq = 100; + } else { + if (pwdb_all > 64) + sq = 0; + else if (pwdb_all < 20) + sq = 100; + else + sq = ((64 - pwdb_all) * 100) / 44; + } + } else { + sq = phy_info->rx_mimo_signal_quality[0]; + } + } + +#if 0 + /* @dbg_print("cck sq = %d\n", sq); */ +#endif + phy_info->signal_quality = sq; +} + +void phydm_rx_physts_1st_type(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo) +{ + u8 i = 0; + s8 rx_pwr_db = 0; + u8 val = 0; /*tmp value*/ + s8 val_s8 = 0; /*tmp value*/ + u8 rssi = 0; /*pre path RSSI*/ + u8 rf_rx_num = 0; + u8 lna_idx = 0, vga_idx = 0; + u8 cck_agc_rpt = 0; + struct phy_status_rpt_8812 *phy_sts = NULL; + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + #endif + + phy_sts = (struct phy_status_rpt_8812 *)phy_status_inf; + phydm_rx_physts_bw_parsing(phy_info, pktinfo, phy_sts); + + /* @== [CCK rate] ====================================================*/ + if (pktinfo->is_cck_rate) { + cck_agc_rpt = phy_sts->cfosho[0]; + lna_idx = (cck_agc_rpt & 0xE0) >> 5; + vga_idx = cck_agc_rpt & 0x1F; + + rx_pwr_db = phydm_get_cck_rssi(dm, lna_idx, vga_idx); + rssi = phydm_pw_2_percent(rx_pwr_db); + + if (dm->support_ic_type == ODM_RTL8812 && + !dm->is_cck_high_power) { + if (rssi >= 80) { + rssi = ((rssi - 80) << 1) + + ((rssi - 80) >> 1) + 80; + } else if ((rssi <= 78) && (rssi >= 20)) { + rssi += 3; + } + } + dm->cck_lna_idx = lna_idx; + dm->cck_vga_idx = vga_idx; + + phy_info->rx_pwdb_all = rssi; + phy_info->rx_mimo_signal_strength[0] = rssi; + } else { + /* @== [OFDM rate] ===================================================*/ + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + /*@[RSSI]*/ + if (dm->rf_path_rx_enable & BIT(i)) + rf_rx_num++; + + if (i < RF_PATH_C) + val = phy_sts->gain_trsw[i]; + else + val = phy_sts->gain_trsw_cd[i - 2]; + + phy_info->rx_pwr[i] = (val & 0x7F) - 110; + rssi = phydm_pw_2_percent(phy_info->rx_pwr[i]); + phy_info->rx_mimo_signal_strength[i] = rssi; + + /*@[SNR]*/ + if (i < RF_PATH_C) + val_s8 = phy_sts->rxsnr[i]; + else if (dm->support_ic_type & (ODM_RTL8814A)) + val_s8 = (s8)phy_sts->csi_current[i - 2]; + + phy_info->rx_snr[i] = val_s8 >> 1; + + /*@[CFO_short & CFO_tail]*/ + if (i < RF_PATH_C) { + val_s8 = phy_sts->cfosho[i]; + phy_info->cfo_short[i] = phydm_cfo(val_s8); + val_s8 = phy_sts->cfotail[i]; + phy_info->cfo_tail[i] = phydm_cfo(val_s8); + } + + if (i < RF_PATH_C && pktinfo->is_to_self) + dm->ofdm_agc_idx[i] = phy_sts->gain_trsw[i]; + } + + /* @== [PWDB] ========================================================*/ + + /*@(Avg PWDB calculated by hardware*/ + if (!dm->is_mp_chip) /*@8812, 8821*/ + val = phy_sts->pwdb_all; + else + val = phy_sts->pwdb_all >> 1; /*old fomula*/ + + rx_pwr_db = (val & 0x7f) - 110; + phy_info->rx_pwdb_all = phydm_pw_2_percent(rx_pwr_db); + + /*@(4)EVM of OFDM rate*/ + for (i = 0; i < pktinfo->rate_ss; i++) { + if (!pktinfo->is_cck_rate && + pktinfo->data_rate <= ODM_RATE54M) { + val_s8 = phy_sts->sigevm; + } else if (i < RF_PATH_C) { + if (phy_sts->rxevm[i] == -128) + phy_sts->rxevm[i] = -25; + + val_s8 = phy_sts->rxevm[i]; + } else { + if (phy_sts->rxevm_cd[i - 2] == -128) + phy_sts->rxevm_cd[i - 2] = -25; + + val_s8 = phy_sts->rxevm_cd[i - 2]; + } + /*@[EVM to 0~100%]*/ + val = phydm_evm_2_percent(val_s8); + phy_info->rx_mimo_signal_quality[i] = val; + /*@[EVM dBm]*/ + phy_info->rx_mimo_evm_dbm[i] = phydm_evm_dbm(val_s8); + } + phydm_parsing_cfo(dm, pktinfo, + phy_sts->cfotail, pktinfo->rate_ss); + } + + /* @== [General Info] ================================================*/ + + phy_info->rx_power = rx_pwr_db; + phy_info->bt_rx_rssi_percentage = phy_info->rx_pwdb_all; + phy_info->recv_signal_power = phy_info->rx_power; + phydm_get_sq(dm, phy_info, pktinfo->is_cck_rate); + + dm->rx_pwdb_ave = dm->rx_pwdb_ave + phy_info->rx_pwdb_all; + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + fat_tab->hw_antsw_occur = phy_sts->hw_antsw_occur; + dm->dm_fat_table.antsel_rx_keep_0 = phy_sts->antidx_anta; + dm->dm_fat_table.antsel_rx_keep_1 = phy_sts->antidx_antb; + dm->dm_fat_table.antsel_rx_keep_2 = phy_sts->antidx_antc; + dm->dm_fat_table.antsel_rx_keep_3 = phy_sts->antidx_antd; + #endif +} + +#endif + +void phydm_reset_rssi_for_dm(struct dm_struct *dm, u8 station_id) +{ + struct cmn_sta_info *sta; + + sta = dm->phydm_sta_info[station_id]; + + if (!is_sta_active(sta)) + return; + PHYDM_DBG(dm, DBG_RSSI_MNTR, "Reset RSSI for macid = (( %d ))\n", + station_id); + + sta->rssi_stat.rssi_cck = -1; + sta->rssi_stat.rssi_ofdm = -1; + sta->rssi_stat.rssi = -1; + sta->rssi_stat.ofdm_pkt_cnt = 0; + sta->rssi_stat.cck_pkt_cnt = 0; + sta->rssi_stat.cck_sum_power = 0; + sta->rssi_stat.is_send_rssi = RA_RSSI_STATE_INIT; + sta->rssi_stat.packet_map = 0; + sta->rssi_stat.valid_bit = 0; +} + +#if (ODM_IC_11N_SERIES_SUPPORT || ODM_IC_11AC_SERIES_SUPPORT) + +s32 phydm_get_rssi_8814_ofdm(struct dm_struct *dm, u8 *rssi_in) +{ + s32 rssi_avg; + u8 rx_count = 0; + u64 rssi_linear = 0; + + if (dm->rx_ant_status & BB_PATH_A) { + rx_count++; + rssi_linear += phydm_db_2_linear(rssi_in[RF_PATH_A]); + } + + if (dm->rx_ant_status & BB_PATH_B) { + rx_count++; + rssi_linear += phydm_db_2_linear(rssi_in[RF_PATH_B]); + } + + if (dm->rx_ant_status & BB_PATH_C) { + rx_count++; + rssi_linear += phydm_db_2_linear(rssi_in[RF_PATH_C]); + } + + if (dm->rx_ant_status & BB_PATH_D) { + rx_count++; + rssi_linear += phydm_db_2_linear(rssi_in[RF_PATH_D]); + } + + /* @Rounding and removing fractional bits */ + rssi_linear = (rssi_linear + (1 << (FRAC_BITS - 1))) >> FRAC_BITS; + + /* @Calculate average RSSI */ + switch (rx_count) { + case 2: + rssi_linear = DIVIDED_2(rssi_linear); + break; + case 3: + rssi_linear = DIVIDED_3(rssi_linear); + break; + case 4: + rssi_linear = DIVIDED_4(rssi_linear); + break; + } + rssi_avg = odm_convert_to_db(rssi_linear); + + return rssi_avg; +} + +void phydm_process_rssi_for_dm(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + struct phydm_perpkt_info_struct *pktinfo) +{ + s32 rssi_ave = 0; /*@average among all paths*/ + s8 rssi_all = 0; /*@average value of CCK & OFDM*/ + s8 rssi_cck_tmp = 0, rssi_ofdm_tmp = 0; + u8 i = 0; + u8 rssi_max = 0, rssi_min = 0; + u32 w1 = 0, w2 = 0; /*weighting*/ + u8 send_rssi_2_fw = 0; + u8 *rssi_tmp = NULL; + struct cmn_sta_info *sta = NULL; + struct rssi_info *rssi_t = NULL; + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + #endif + #endif + + if (pktinfo->station_id >= ODM_ASSOCIATE_ENTRY_NUM) + return; + + #ifdef CONFIG_S0S1_SW_ANTENNA_DIVERSITY + odm_s0s1_sw_ant_div_by_ctrl_frame_process_rssi(dm, phy_info, pktinfo); + #endif + + sta = dm->phydm_sta_info[pktinfo->station_id]; + + if (!is_sta_active(sta)) + return; + + rssi_t = &sta->rssi_stat; + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) + if ((dm->support_ability & ODM_BB_ANT_DIV) && + fat_tab->enable_ctrl_frame_antdiv) { + if (pktinfo->is_packet_match_bssid) + dm->data_frame_num++; + + if (fat_tab->use_ctrl_frame_antdiv) { + if (!pktinfo->is_to_self) /*@data frame + CTRL frame*/ + return; + } else { + /*@data frame only*/ + if (!pktinfo->is_packet_match_bssid) + return; + } + } else + #endif + #endif + { + if (!pktinfo->is_packet_match_bssid) /*@data frame only*/ + return; + } + + if (pktinfo->is_packet_beacon) { + dm->phy_dbg_info.num_qry_beacon_pkt++; + dm->phy_dbg_info.beacon_phy_rate = pktinfo->data_rate; + } + + /* @--------------Statistic for antenna/path diversity--------------- */ + #ifdef ODM_EVM_ENHANCE_ANTDIV + if (dm->antdiv_evm_en) + phydm_rx_rate_for_antdiv(dm, pktinfo); + #endif + + #if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + if (dm->support_ability & ODM_BB_ANT_DIV) + odm_process_rssi_for_ant_div(dm, phy_info, pktinfo); + #endif + + #if (defined(CONFIG_PATH_DIVERSITY)) + if (dm->support_ability & ODM_BB_PATH_DIV) + phydm_process_rssi_for_path_div(dm, phy_info, pktinfo); + #endif + /* @----------------------------------------------------------------- */ + + rssi_cck_tmp = rssi_t->rssi_cck; + rssi_ofdm_tmp = rssi_t->rssi_ofdm; + rssi_all = rssi_t->rssi; + + if (!(pktinfo->is_packet_to_self || pktinfo->is_packet_beacon)) + return; + + if (!pktinfo->is_cck_rate) { +/* @=== [ofdm RSSI] ======================================================== */ + rssi_tmp = phy_info->rx_mimo_signal_strength; + + #if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type & (ODM_RTL8814A)) { + rssi_ave = phydm_get_rssi_8814_ofdm(dm, rssi_tmp); + } else + #endif + { + if (rssi_tmp[RF_PATH_B] == 0) { + rssi_ave = rssi_tmp[RF_PATH_A]; + } else { + if (rssi_tmp[RF_PATH_A] > rssi_tmp[RF_PATH_B]) { + rssi_max = rssi_tmp[RF_PATH_A]; + rssi_min = rssi_tmp[RF_PATH_B]; + } else { + rssi_max = rssi_tmp[RF_PATH_B]; + rssi_min = rssi_tmp[RF_PATH_A]; + } + if ((rssi_max - rssi_min) < 3) + rssi_ave = rssi_max; + else if ((rssi_max - rssi_min) < 6) + rssi_ave = rssi_max - 1; + else if ((rssi_max - rssi_min) < 10) + rssi_ave = rssi_max - 2; + else + rssi_ave = rssi_max - 3; + } + } + + /* OFDM MA RSSI */ + if (rssi_ofdm_tmp <= 0) { /* @initialize */ + rssi_ofdm_tmp = (s8)phy_info->rx_pwdb_all; + } else { + rssi_ofdm_tmp = (s8)WEIGHTING_AVG(rssi_ofdm_tmp, + (1 << RSSI_MA) - 1, + rssi_ave, 1); + if (phy_info->rx_pwdb_all > (u32)rssi_ofdm_tmp) + rssi_ofdm_tmp++; + } + + PHYDM_DBG(dm, DBG_RSSI_MNTR, "rssi_ofdm=%d\n", rssi_ofdm_tmp); + } else { +/* @=== [cck RSSI] ========================================================= */ + rssi_ave = phy_info->rx_pwdb_all; + + if (rssi_t->cck_pkt_cnt <= 63) + rssi_t->cck_pkt_cnt++; + + /* @1 Process CCK RSSI */ + if (rssi_cck_tmp <= 0) { /* @initialize */ + rssi_cck_tmp = (s8)phy_info->rx_pwdb_all; + rssi_t->cck_sum_power = (u16)phy_info->rx_pwdb_all; + rssi_t->cck_pkt_cnt = 1; /*reset*/ + PHYDM_DBG(dm, DBG_RSSI_MNTR, "[1]CCK_INIT\n"); + } else if (rssi_t->cck_pkt_cnt <= CCK_RSSI_INIT_COUNT) { + rssi_t->cck_sum_power = rssi_t->cck_sum_power + + (u16)phy_info->rx_pwdb_all; + + rssi_cck_tmp = rssi_t->cck_sum_power / + rssi_t->cck_pkt_cnt; + + PHYDM_DBG(dm, DBG_RSSI_MNTR, + "[2]SumPow=%d, cck_pkt=%d\n", + rssi_t->cck_sum_power, rssi_t->cck_pkt_cnt); + } else { + rssi_cck_tmp = (s8)WEIGHTING_AVG(rssi_cck_tmp, + (1 << RSSI_MA) - 1, + phy_info->rx_pwdb_all, + 1); + if (phy_info->rx_pwdb_all > (u32)rssi_cck_tmp) + rssi_cck_tmp++; + } + PHYDM_DBG(dm, DBG_RSSI_MNTR, "rssi_cck=%d\n", rssi_cck_tmp); + } + +/* @=== [ofdm + cck weighting RSSI] ========================================= */ + if (!pktinfo->is_cck_rate) { + if (rssi_t->ofdm_pkt_cnt < 8 && !(rssi_t->packet_map & BIT(7))) + rssi_t->ofdm_pkt_cnt++; /*OFDM packet cnt in bitmap*/ + + rssi_t->packet_map = (rssi_t->packet_map << 1) | BIT(0); + } else { + if (rssi_t->ofdm_pkt_cnt > 0 && rssi_t->packet_map & BIT(7)) + rssi_t->ofdm_pkt_cnt--; + + rssi_t->packet_map = rssi_t->packet_map << 1; + } + + if (rssi_t->ofdm_pkt_cnt == 8) { + rssi_all = rssi_ofdm_tmp; + } else { + if (rssi_t->valid_bit < 8) + rssi_t->valid_bit++; + + if (rssi_t->valid_bit == 8) { + if (rssi_t->ofdm_pkt_cnt > 4) + w1 = 64; + else + w1 = (u32)(rssi_t->ofdm_pkt_cnt << 4); + + w2 = 64 - w1; + + rssi_all = (s8)((w1 * (u32)rssi_ofdm_tmp + + w2 * (u32)rssi_cck_tmp) >> 6); + } else if (rssi_t->valid_bit != 0) { /*@(valid_bit > 8)*/ + w1 = (u32)rssi_t->ofdm_pkt_cnt; + w2 = (u32)(rssi_t->valid_bit - rssi_t->ofdm_pkt_cnt); + rssi_all = (s8)WEIGHTING_AVG((u32)rssi_ofdm_tmp, w1, + (u32)rssi_cck_tmp, w2); + } else { + rssi_all = 0; + } + } + PHYDM_DBG(dm, DBG_RSSI_MNTR, "rssi=%d,w1=%d,w2=%d\n", rssi_all, w1, w2); + + if ((rssi_t->ofdm_pkt_cnt >= 1 || rssi_t->cck_pkt_cnt >= 5) && + rssi_t->is_send_rssi == RA_RSSI_STATE_INIT) { + send_rssi_2_fw = 1; + rssi_t->is_send_rssi = RA_RSSI_STATE_SEND; + } + + rssi_t->rssi_cck = rssi_cck_tmp; + rssi_t->rssi_ofdm = rssi_ofdm_tmp; + rssi_t->rssi = rssi_all; + + if (send_rssi_2_fw) { /* Trigger init rate by RSSI */ + if (rssi_t->ofdm_pkt_cnt != 0) + rssi_t->rssi = rssi_ofdm_tmp; + + PHYDM_DBG(dm, DBG_RSSI_MNTR, + "[Send to FW] PWDB=%d, ofdm_pkt=%d, cck_pkt=%d\n", + rssi_all, rssi_t->ofdm_pkt_cnt, rssi_t->cck_pkt_cnt); + } + +#if 0 + /* @dbg_print("ofdm_pkt=%d, weighting=%d\n", ofdm_pkt_cnt, weighting);*/ + /* @dbg_print("rssi_ofdm_tmp=%d, rssi_all=%d, rssi_cck_tmp=%d\n", */ + /* rssi_ofdm_tmp, rssi_all, rssi_cck_tmp); */ +#endif +} +#endif + +#ifdef PHYSTS_3RD_TYPE_SUPPORT +#ifdef PHYDM_PHYSTAUS_AUTO_SWITCH +void phydm_physts_auto_switch_jgr3_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct pkt_process_info *pkt_proc = &dm->pkt_proc_struct; + + pkt_proc->phy_ppdu_cnt = 0xff; + pkt_proc->mac_ppdu_cnt = 0xff; + pkt_proc->page_bitmap_record = 0; +} + +boolean phydm_physts_auto_switch_jgr3(void *dm_void, u8 *phy_sts, + struct phydm_perpkt_info_struct *pktinfo) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct pkt_process_info *pkt_proc = &dm->pkt_proc_struct; + boolean is_skip_physts_parsing = false; + u8 phy_sts_byte0 = (*phy_sts & 0xff); + u8 phy_ppdu_cnt_pre = 0, mac_ppdu_cnt_pre = 0; + u8 ppdu_phy_rate_pre = 0, ppdu_macid_pre = 0; + u8 page = phy_sts_byte0 & 0xf; + + if (!pkt_proc->physts_auto_swch_en) + return is_skip_physts_parsing; + + phy_ppdu_cnt_pre = pkt_proc->phy_ppdu_cnt; + mac_ppdu_cnt_pre = pkt_proc->mac_ppdu_cnt; + ppdu_phy_rate_pre = pkt_proc->ppdu_phy_rate; + ppdu_macid_pre = pkt_proc->ppdu_macid; + + pkt_proc->phy_ppdu_cnt = (phy_sts_byte0 & 0x30) >> 4; + pkt_proc->mac_ppdu_cnt = pktinfo->ppdu_cnt; + pkt_proc->ppdu_phy_rate = pktinfo->data_rate; + pkt_proc->ppdu_macid = pktinfo->station_id; + + PHYDM_DBG(dm, DBG_PHY_STATUS, + "[rate:0x%x] PPDU mac{pre, curr}= {%d, %d}, phy{pre, curr}= {%d, %d}\n", + pktinfo->data_rate, mac_ppdu_cnt_pre, pkt_proc->mac_ppdu_cnt, + phy_ppdu_cnt_pre, pkt_proc->phy_ppdu_cnt); + + if (pktinfo->data_rate < ODM_RATEMCS0) { + pkt_proc->page_bitmap_record = 0; + return is_skip_physts_parsing; + } + + if (ppdu_macid_pre == pkt_proc->ppdu_macid && + ppdu_phy_rate_pre == pkt_proc->ppdu_phy_rate && + phy_ppdu_cnt_pre == pkt_proc->phy_ppdu_cnt && + mac_ppdu_cnt_pre == pkt_proc->mac_ppdu_cnt) { + if (pkt_proc->page_bitmap_record & BIT(page)) { + /*@PHYDM_DBG(dm, DBG_PHY_STATUS, "collect page-%d enough\n", page);*/ + is_skip_physts_parsing = true; + } else if (pkt_proc->page_bitmap_record == + pkt_proc->page_bitmap_target) { + /*@PHYDM_DBG(dm, DBG_PHY_STATUS, "collect all enough\n");*/ + is_skip_physts_parsing = true; + } else { + /*@PHYDM_DBG(dm, DBG_PHY_STATUS, "update page-%d\n", page);*/ + pkt_proc->page_bitmap_record |= BIT(page); + } + pkt_proc->is_1st_mpdu = false; + } else { + /*@PHYDM_DBG(dm, DBG_PHY_STATUS, "[New Pkt] update page-%d\n", page);*/ + pkt_proc->page_bitmap_record = BIT(page); + pkt_proc->is_1st_mpdu = true; + } + + PHYDM_DBG(dm, DBG_PHY_STATUS, + "bitmap{record, target}= {0x%x, 0x%x}\n", + pkt_proc->page_bitmap_record, + pkt_proc->page_bitmap_target); + + return is_skip_physts_parsing; +} + +void phydm_physts_auto_switch_jgr3_set(void *dm_void, boolean enable, + u8 bitmap_en) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct pkt_process_info *pkt_proc = &dm->pkt_proc_struct; + u16 en_page_num = 1; + + if (!(dm->support_ic_type & PHYSTS_AUTO_SWITCH_IC)) + return; +#if 0 + if (!(dm->support_ic_type & PHYSTS_3RD_TYPE_IC)) + return; +#endif + pkt_proc->physts_auto_swch_en = enable; + pkt_proc->page_bitmap_target = bitmap_en; + phydm_physts_auto_switch_jgr3_reset(dm); + en_page_num = phydm_ones_num_in_bitmap((u64)bitmap_en, 8); + + PHYDM_DBG(dm, DBG_CMN, "[%s]en=%d, bitmap_en=%d, en_page_num=%d\n", + __func__, enable, bitmap_en, en_page_num); + + if (enable) { + /*@per MPDU latch & update phy-staatus*/ + odm_set_mac_reg(dm, R_0x60c, BIT(31), 1); + /*@Update Period (OFDM Symbol)*/ + odm_set_bb_reg(dm, R_0x8c0, 0xfc000, 3); + /*@switchin bitmap*/ + odm_set_bb_reg(dm, R_0x8c4, 0x7f80000, bitmap_en); + /*@mode 3*/ + odm_set_bb_reg(dm, R_0x8c4, (BIT(28) | BIT(27)), 3); + } else { + odm_set_mac_reg(dm, R_0x60c, BIT(31), 0); + odm_set_bb_reg(dm, R_0x8c0, 0xfc000, 0x1); + odm_set_bb_reg(dm, R_0x8c4, 0x7f80000, 0x2); + odm_set_bb_reg(dm, R_0x8c4, (BIT(28) | BIT(27)), 0); + } +} + +void phydm_avg_condi_num(void *dm_void, + struct phydm_phyinfo_struct *phy_info, + struct phydm_perpkt_info_struct *pktinfo) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + struct phydm_phystatus_statistic *dbg_s = &dbg_i->physts_statistic_info; + u16 size_th = PHY_HIST_SIZE - 1; /*size of threshold*/ + u16 val = 0, intvl = 0; + u8 arry_idx = 0; + + if (pktinfo->rate_ss == 1) + return; + + arry_idx = pktinfo->rate_ss - 1; + + dbg_s->p4_cnt[arry_idx]++; + dbg_s->cn_sum[arry_idx] += dbg_i->condition_num_seg0; + + /*CN Histogram*/ + val = (u16)dbg_i->condition_num_seg0; + intvl = phydm_find_intrvl(dm, val, dbg_i->cn_hist_th, size_th); + dbg_s->cn_hist[arry_idx][intvl]++; + + dbg_i->condi_num = (u32)dbg_i->condition_num_seg0; /*will remove*/ +} +#endif + +void phydm_print_phystat_jgr3(struct dm_struct *dm, u8 *phy_sts, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct phy_sts_rpt_jgr3_type0 *rpt0 = NULL; + struct phy_sts_rpt_jgr3_type1 *rpt1 = NULL; + struct phy_sts_rpt_jgr3_type2_3 *rpt2 = NULL; + struct phy_sts_rpt_jgr3_type4 *rpt3 = NULL; + struct phy_sts_rpt_jgr3_type5 *rpt4 = NULL; + struct phy_sts_rpt_jgr3_type6 *rpt5 = NULL; + + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + u8 phy_status_page_num = (*phy_sts & 0xf); + u32 *phy_status_tmp = NULL; + u8 i = 0; + /*u32 size = PHY_STATUS_JRGUAR3_DW_LEN << 2;*/ + + if (!(dm->debug_components & DBG_PHY_STATUS)) + return; + + rpt0 = (struct phy_sts_rpt_jgr3_type0 *)phy_sts; + rpt1 = (struct phy_sts_rpt_jgr3_type1 *)phy_sts; + rpt2 = (struct phy_sts_rpt_jgr3_type2_3 *)phy_sts; + rpt3 = (struct phy_sts_rpt_jgr3_type4 *)phy_sts; + rpt4 = (struct phy_sts_rpt_jgr3_type5 *)phy_sts; + + if (dm->support_ic_type & ODM_RTL8723F) { + rpt5 = (struct phy_sts_rpt_jgr3_type6 *)phy_sts; + + if (pktinfo->is_cck_rate) + phy_status_page_num = 0; + } + + phy_status_tmp = (u32 *)phy_sts; + + if (dbg->show_phy_sts_all_pkt == 0) { + if (!pktinfo->is_packet_match_bssid) + return; + } + + dbg->show_phy_sts_cnt++; + + if (dbg->show_phy_sts_max_cnt != SHOW_PHY_STATUS_UNLIMITED) { + if (dbg->show_phy_sts_cnt > dbg->show_phy_sts_max_cnt) + return; + } + + if (phy_status_page_num == 0) + pr_debug("Phy Status Rpt: CCK\n"); + else + pr_debug("Phy Status Rpt: OFDM_%d\n", phy_status_page_num); + + pr_debug("StaID=%d, RxRate = 0x%x match_bssid=%d, ppdu_cnt=%d\n", + pktinfo->station_id, pktinfo->data_rate, + pktinfo->is_packet_match_bssid, pktinfo->ppdu_cnt); + + for (i = 0; i < PHY_STATUS_JRGUAR3_DW_LEN; i++) + pr_debug("Offset[%d:%d] = 0x%x\n", + ((4 * i) + 3), (4 * i), phy_status_tmp[i]); + + if (phy_status_page_num == 0) { /* @CCK(default) */ + if (dm->support_ic_type & ODM_RTL8723F) { + #if (RTL8723F_SUPPORT) + pr_debug("[0] Pop_idx=%d, Pkt_cnt=%d, Channel_msb=%d, AGC_table_path0=%d, TRSW_mux_keep=%d, HW_AntSW_occur_keep_cck=%d, Gnt_BT_keep_cnt=%d,Rssi_msb=%d\n", + rpt5->pop_idx, rpt5->pkt_cnt, + rpt5->channel_msb, rpt5->agc_table_a, + rpt5->trsw, rpt5->hw_antsw_occur_keep_cck, + rpt5->gnt_bt_keep_cck, rpt5->rssi_msb); + pr_debug("[4] Channel=%d, Antidx_CCK_keep=%d, Cck_mp_gain_idx_keep=%d\n", + rpt5->channel, rpt5->antidx_a, + rpt5->mp_gain_idx_a); + pr_debug("[8] Rssi=%d\n",rpt5->rssi); + pr_debug("[12] Avg_cfo=%d\n",rpt5->avg_cfo); + pr_debug("[16] Coarse_cfo=%d, Coarse_cfo_msb=%d, Avg_cfo_msb=%d, Evm_hdr=%d\n", + rpt5->coarse_cfo, rpt5->coarse_cfo_msb, + rpt5->avg_cfo_msb, rpt5->evm_hdr); + pr_debug("[20] Evm_pld=%d\n",rpt5->evm_pld); + #endif + } else { + pr_debug("[0] Pkt_cnt=%d, Channel_msb=%d, Pwdb_a=%d, Gain_a=%d, TRSW=%d, AGC_table_b=%d, AGC_table_c=%d,\n", + rpt0->pkt_cnt, rpt0->channel_msb, rpt0->pwdb_a, + rpt0->gain_a, rpt0->trsw, rpt0->agc_table_b, + rpt0->agc_table_c); + pr_debug("[4] Path_Sel_o=%d, Gnt_BT_keep_cnt=%d, HW_AntSW_occur_keep_cck=%d,\n Band=%d, Channel=%d, AGC_table_a=%d, l_RXSC=%d, AGC_table_d=%d\n", + rpt0->path_sel_o, rpt0->gnt_bt_keep_cck, + rpt0->hw_antsw_occur_keep_cck, rpt0->band, + rpt0->channel, rpt0->agc_table_a, rpt0->l_rxsc, + rpt0->agc_table_d); + pr_debug("[8] AntIdx={%d, %d, %d, %d}, Length=%d\n", + rpt0->antidx_d, rpt0->antidx_c, rpt0->antidx_b, + rpt0->antidx_a, rpt0->length); + pr_debug("[12] MF_off=%d, SQloss=%d, lockbit=%d, raterr=%d, rxrate=%d, lna_h_a=%d, CCK_BB_power_a=%d, lna_l_a=%d, vga_a=%d, sq=%d\n", + rpt0->mf_off, rpt0->sqloss, rpt0->lockbit, + rpt0->raterr, rpt0->rxrate, rpt0->lna_h_a, + rpt0->bb_power_a, rpt0->lna_l_a, rpt0->vga_a, + rpt0->signal_quality); + pr_debug("[16] Gain_b=%d, lna_h_b=%d, CCK_BB_power_b=%d, lna_l_b=%d, vga_b=%d, Pwdb_b=%d\n", + rpt0->gain_b, rpt0->lna_h_b, rpt0->bb_power_b, + rpt0->lna_l_b, rpt0->vga_b, rpt0->pwdb_b); + pr_debug("[20] Gain_c=%d, lna_h_c=%d, CCK_BB_power_c=%d, lna_l_c=%d, vga_c=%d, Pwdb_c=%d\n", + rpt0->gain_c, rpt0->lna_h_c, rpt0->bb_power_c, + rpt0->lna_l_c, rpt0->vga_c, rpt0->pwdb_c); + pr_debug("[24] Gain_d=%d, lna_h_d=%d, CCK_BB_power_d=%d, lna_l_d=%d, vga_d=%d, Pwdb_d=%d\n", + rpt0->gain_c, rpt0->lna_h_c, rpt0->bb_power_c, + rpt0->lna_l_c, rpt0->vga_c, rpt0->pwdb_c); + } + } else if (phy_status_page_num == 1) { + pr_debug("[0] pwdb[C:A]={%d, %d, %d}, Channel_pri_msb=%d, Pkt_cnt=%d,\n", + rpt1->pwdb_c, rpt1->pwdb_b, rpt1->pwdb_a, + rpt1->channel_pri_msb, rpt1->pkt_cnt); + pr_debug("[4] BF: %d, stbc=%d, ldpc=%d, gnt_bt=%d, band=%d, Ch_pri_lsb=%d, rxsc[ht, l]={%d, %d}, pwdb[D]=%d\n", + rpt1->beamformed, rpt1->stbc, rpt1->ldpc, rpt1->gnt_bt, + rpt1->band, rpt1->channel_pri_lsb, rpt1->ht_rxsc, + rpt1->l_rxsc, rpt1->pwdb_d); + pr_debug("[8] AntIdx[D:A]={%d, %d, %d, %d}, HW_AntSW_occur[D:A]={%d, %d, %d, %d}, Channel_sec[msb,lsb]={%d, %d}\n", + rpt1->antidx_d, rpt1->antidx_c, + rpt1->antidx_b, rpt1->antidx_a, + rpt1->hw_antsw_occur_d, rpt1->hw_antsw_occur_c, + rpt1->hw_antsw_occur_b, rpt1->hw_antsw_occur_a, + rpt1->channel_sec_msb, rpt1->channel_sec_lsb); + pr_debug("[12] GID=%d, PAID[msb,lsb]={%d,%d}\n", + rpt1->gid, rpt1->paid_msb, rpt1->paid); + pr_debug("[16] RX_EVM[D:A]={%d, %d, %d, %d}\n", + rpt1->rxevm[3], rpt1->rxevm[2], + rpt1->rxevm[1], rpt1->rxevm[0]); + pr_debug("[20] CFO_tail[D:A]={%d, %d, %d, %d}\n", + rpt1->cfo_tail[3], rpt1->cfo_tail[2], + rpt1->cfo_tail[1], rpt1->cfo_tail[0]); + pr_debug("[24] RX_SNR[D:A]={%d, %d, %d, %d}\n\n", + rpt1->rxsnr[3], rpt1->rxsnr[2], + rpt1->rxsnr[1], rpt1->rxsnr[0]); + } else if (phy_status_page_num == 2 || phy_status_page_num == 3) { + pr_debug("[0] pwdb[C:A]={%d, %d, %d}, Channel_mdb=%d, Pkt_cnt=%d\n", + rpt2->pwdb[2], rpt2->pwdb[1], rpt2->pwdb[0], + rpt2->channel_msb, rpt2->pkt_cnt); + pr_debug("[4] BF=%d, STBC=%d, LDPC=%d, Gnt_BT=%d, band=%d, CH_lsb=%d, rxsc[ht, l]={%d, %d}, pwdb_D=%d\n", + rpt2->beamformed, rpt2->stbc, rpt2->ldpc, rpt2->gnt_bt, + rpt2->band, rpt2->channel_lsb, + rpt2->ht_rxsc, rpt2->l_rxsc, rpt2->pwdb[3]); + pr_debug("[8] AgcTab[D:A]={%d, %d, %d, %d}, pwed_th=%d, shift_l_map=%d\n", + rpt2->agc_table_d, rpt2->agc_table_c, + rpt2->agc_table_b, rpt2->agc_table_a, + rpt2->pwed_th, rpt2->shift_l_map); + pr_debug("[12] AvgNoisePowerdB=%d, mp_gain_c[msb, lsb]={%d, %d}, mp_gain_b[msb, lsb]={%d, %d}, mp_gain_a=%d, cnt_cca2agc_rdy=%d\n", + rpt2->avg_noise_pwr_lsb, rpt2->mp_gain_c_msb, + rpt2->mp_gain_c_lsb, rpt2->mp_gain_b_msb, + rpt2->mp_gain_b_lsb, rpt2->mp_gain_a, + rpt2->cnt_cca2agc_rdy); + pr_debug("[16] HT AAGC gain[B:A]={%d, %d}, AAGC step[D:A]={%d, %d, %d, %d}, IsFreqSelectFadimg=%d, mp_gain_d=%d\n", + rpt2->ht_aagc_gain[1], rpt2->ht_aagc_gain[0], + rpt2->aagc_step_d, rpt2->aagc_step_c, + rpt2->aagc_step_b, rpt2->aagc_step_a, + rpt2->is_freq_select_fading, rpt2->mp_gain_d); + pr_debug("[20] DAGC gain ant[B:A]={%d, %d}, HT AAGC gain[D:C]={%d, %d}\n", + rpt2->dagc_gain[1], rpt2->dagc_gain[0], + rpt2->ht_aagc_gain[3], rpt2->ht_aagc_gain[2]); + pr_debug("[24] AvgNoisePwerdB=%d, syn_count[msb, lsb]={%d, %d}, counter=%d, DAGC gain ant[D:C]={%d, %d}\n", + rpt2->avg_noise_pwr_msb, rpt2->syn_count_msb, + rpt2->syn_count_lsb, rpt2->counter, + rpt2->dagc_gain[3], rpt2->dagc_gain[2]); + } else if (phy_status_page_num == 4) { /*type 4*/ + pr_debug("[0] pwdb[C:A]={%d, %d, %d}, Channel_mdb=%d, Pkt_cnt=%d\n", + rpt3->pwdb[2], rpt3->pwdb[1], rpt3->pwdb[0], + rpt3->channel_msb, rpt3->pkt_cnt); + pr_debug("[4] BF=%d, STBC=%d, LDPC=%d, GNT_BT=%d, band=%d, CH_pri=%d, rxsc[ht, l]={%d, %d}, pwdb_D=%d\n", + rpt3->beamformed, rpt3->stbc, rpt3->ldpc, rpt3->gnt_bt, + rpt3->band, rpt3->channel_lsb, rpt3->ht_rxsc, + rpt3->l_rxsc, rpt3->pwdb[3]); + pr_debug("[8] AntIdx[D:A]={%d, %d, %d, %d}, HW_AntSW_occur[D:A]={%d, %d, %d, %d}, Training_done[D:A]={%d, %d, %d, %d},\n BadToneCnt_CN_excess_0=%d, BadToneCnt_min_eign_0=%d\n", + rpt3->antidx_d, rpt3->antidx_c, + rpt3->antidx_b, rpt3->antidx_a, + rpt3->hw_antsw_occur_d, rpt3->hw_antsw_occur_c, + rpt3->hw_antsw_occur_b, rpt3->hw_antsw_occur_a, + rpt3->training_done_d, rpt3->training_done_c, + rpt3->training_done_b, rpt3->training_done_a, + rpt3->bad_tone_cnt_cn_excess_0, + rpt3->bad_tone_cnt_min_eign_0); + pr_debug("[12] avg_cond_num_1=%d, avg_cond_num_0=%d, bad_tone_cnt_cn_excess_1=%d,\n bad_tone_cnt_min_eign_1=%d, Tx_pkt_cnt=%d\n", + ((rpt3->avg_cond_num_1_msb << 1) | + rpt3->avg_cond_num_1_lsb), + rpt3->avg_cond_num_0, rpt3->bad_tone_cnt_cn_excess_1, + rpt3->bad_tone_cnt_min_eign_1, rpt3->tx_pkt_cnt); + pr_debug("[16] Stream RXEVM[D:A]={%d, %d, %d, %d}\n", + rpt3->rxevm[3], rpt3->rxevm[2], + rpt3->rxevm[1], rpt3->rxevm[0]); + pr_debug("[20] Eigenvalue[D:A]={%d, %d, %d, %d}\n", + rpt3->eigenvalue[3], rpt3->eigenvalue[2], + rpt3->eigenvalue[1], rpt3->eigenvalue[0]); + pr_debug("[24] RX SNR[D:A]={%d, %d, %d, %d}\n", + rpt3->rxsnr[3], rpt3->rxsnr[2], + rpt3->rxsnr[1], rpt3->rxsnr[0]); + } else if (phy_status_page_num == 5) { /*type 5*/ + pr_debug("[0] pwdb[C:A]={%d, %d, %d}, Channel_mdb=%d, Pkt_cnt=%d\n", + rpt4->pwdb[2], rpt4->pwdb[1], rpt4->pwdb[0], + rpt4->channel_msb, rpt4->pkt_cnt); + pr_debug("[4] BF=%d, STBC=%d, LDPC=%d, GNT_BT=%d, band=%d, CH_pri=%d, rxsc[ht, l]={%d, %d}, pwdb_D=%d\n", + rpt4->beamformed, rpt4->stbc, rpt4->ldpc, rpt4->gnt_bt, + rpt4->band, rpt4->channel_lsb, rpt4->ht_rxsc, + rpt4->l_rxsc, rpt4->pwdb[3]); + pr_debug("[8] AntIdx[D:A]={%d, %d, %d, %d}, HW_AntSW_occur[D:A]={%d, %d, %d, %d}\n", + rpt4->antidx_d, rpt4->antidx_c, + rpt4->antidx_b, rpt4->antidx_a, + rpt4->hw_antsw_occur_d, rpt4->hw_antsw_occur_c, + rpt4->hw_antsw_occur_b, rpt4->hw_antsw_occur_a); + pr_debug("[12] Inf_posD[1,0]={%d, %d}, Inf_posC[1,0]={%d, %d}, Inf_posB[1,0]={%d, %d}, Inf_posA[1,0]={%d, %d}, Tx_pkt_cnt=%d\n", + rpt4->inf_pos_1_D_flg, rpt4->inf_pos_0_D_flg, + rpt4->inf_pos_1_C_flg, rpt4->inf_pos_0_C_flg, + rpt4->inf_pos_1_B_flg, rpt4->inf_pos_0_B_flg, + rpt4->inf_pos_1_A_flg, rpt4->inf_pos_0_A_flg, + rpt4->tx_pkt_cnt); + pr_debug("[16] Inf_pos_B[1,0]={%d, %d}, Inf_pos_A[1,0]={%d, %d}\n", + rpt4->inf_pos_1_b, rpt4->inf_pos_0_b, + rpt4->inf_pos_1_a, rpt4->inf_pos_0_a); + pr_debug("[20] Inf_pos_D[1,0]={%d, %d}, Inf_pos_C[1,0]={%d, %d}\n", + rpt4->inf_pos_1_d, rpt4->inf_pos_0_d, + rpt4->inf_pos_1_c, rpt4->inf_pos_0_c); + } +} + +void phydm_reset_phy_info_jgr3(struct dm_struct *phydm, + struct phydm_phyinfo_struct *phy_info) +{ + u8 i; + + phy_info->rx_pwdb_all = 0; + phy_info->signal_quality = 0; + phy_info->band_width = 0; + phy_info->rx_count = 0; + phy_info->rx_power = -110; + phy_info->recv_signal_power = -110; + phy_info->bt_rx_rssi_percentage = 0; + phy_info->signal_strength = 0; + phy_info->channel = 0; + phy_info->is_mu_packet = 0; + phy_info->is_beamformed = 0; + phy_info->rxsc = 0; + + for (i = 0; i < 4; i++) { + phy_info->rx_mimo_signal_strength[i] = 0; + phy_info->rx_mimo_signal_quality[i] = 0; + phy_info->rx_mimo_evm_dbm[i] = 0; + phy_info->cfo_short[i] = 0; + phy_info->cfo_tail[i] = 0; + phy_info->rx_pwr[i] = -110; + phy_info->rx_snr[i] = 0; + } +} + +#if 0 +void phydm_per_path_info_3rd(u8 rx_path, s8 pwr, s8 rx_evm, s8 cfo_tail, + s8 rx_snr, struct phydm_phyinfo_struct *phy_info) +{ + u8 evm_dbm = 0; + u8 evm_percentage = 0; + + /* SNR is S(8,1), EVM is S(8,1), CFO is S(8,7) */ + + evm_dbm = (rx_evm == -128) ? 0 : ((u8)(0 - rx_evm) >> 1); + evm_percentage = (evm_dbm >= 34) ? 100 : evm_dbm * 3; + + phy_info->rx_pwr[rx_path] = pwr; + + /*@CFO(kHz) = CFO_tail * 312.5(kHz) / 2^7 ~= CFO tail * 5/2 (kHz)*/ + phy_info->cfo_tail[rx_path] = (cfo_tail * 5) >> 1; + phy_info->rx_mimo_evm_dbm[rx_path] = evm_dbm; + phy_info->rx_mimo_signal_strength[rx_path] = phydm_pw_2_percent(pwr); + phy_info->rx_mimo_signal_quality[rx_path] = evm_percentage; + phy_info->rx_snr[rx_path] = rx_snr >> 1; +} + +void phydm_common_phy_info_jgr3(s8 rx_power, u8 channel, boolean is_beamformed, + boolean is_mu_packet, u8 bandwidth, + u8 signal_quality, u8 rxsc, + struct phydm_phyinfo_struct *phy_info) +{ + phy_info->rx_power = rx_power; /* RSSI in dB */ + phy_info->recv_signal_power = rx_power; /* RSSI in dB */ + phy_info->channel = channel; /* @channel number */ + phy_info->is_beamformed = is_beamformed; /* @apply BF */ + phy_info->is_mu_packet = is_mu_packet; /* @MU packet */ + phy_info->rxsc = rxsc; + + phy_info->rx_pwdb_all = phydm_pw_2_percent(rx_power); /*percentage */ + phy_info->signal_quality = signal_quality; /* signal quality */ + phy_info->band_width = bandwidth; /* @bandwidth */ +} +#endif + +void phydm_get_physts_0_jgr3(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + /* type 0 is used for cck packet */ + struct phy_sts_rpt_jgr3_type0 *phy_sts = NULL; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + u8 sq = 0, i, rx_cnt = 0; + s8 rx_power[4], pwdb; + s8 rx_pwr_db_max = -120; + + phy_sts = (struct phy_sts_rpt_jgr3_type0 *)phy_status_inf; + + #if (RTL8197G_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197G) { + if (dm->rx_ant_status == BB_PATH_B) { + phy_sts->pwdb_b = phy_sts->pwdb_a; + phy_sts->gain_b = phy_sts->gain_a; + phy_sts->pwdb_a = 0; + phy_sts->gain_a = 0; + } + } + #endif + + rx_power[0] = phy_sts->pwdb_a; + rx_power[1] = phy_sts->pwdb_b; + rx_power[2] = phy_sts->pwdb_c; + rx_power[3] = phy_sts->pwdb_d; + + #if (RTL8822C_SUPPORT || RTL8197G_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8197G)) { + struct phydm_physts *physts_table = &dm->dm_physts_table; + if (phy_sts->gain_a < physts_table->cck_gi_l_bnd) + rx_power[0] += ((physts_table->cck_gi_l_bnd - + phy_sts->gain_a) << 1); + else if (phy_sts->gain_a > physts_table->cck_gi_u_bnd) + rx_power[0] -= ((phy_sts->gain_a - + physts_table->cck_gi_u_bnd) << 1); + + if (phy_sts->gain_b < physts_table->cck_gi_l_bnd) + rx_power[1] += ((physts_table->cck_gi_l_bnd - + phy_sts->gain_b) << 1); + else if (phy_sts->gain_b > physts_table->cck_gi_u_bnd) + rx_power[1] -= ((phy_sts->gain_b - + physts_table->cck_gi_u_bnd) << 1); + } + #endif + + /* @Update per-path information */ + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + if ((dm->rx_ant_status & BIT(i)) == 0) + continue; + + rx_cnt++; /* @check the number of the ant */ + + if (rx_cnt > dm->num_rf_path) + break; + + if (pktinfo->is_to_self) + dm->ofdm_agc_idx[i] = rx_power[i]; + + /* @Setting the RX power: agc_idx -110 dBm*/ + pwdb = rx_power[i] - 110; + + phy_info->rx_pwr[i] = pwdb; + phy_info->rx_mimo_signal_strength[i] = phydm_pw_2_percent(pwdb); + + /* search maximum pwdb */ + if (pwdb > rx_pwr_db_max) + rx_pwr_db_max = pwdb; + } + + /* @Calculate Signal Quality*/ + if (phy_sts->signal_quality >= 64) { + sq = 0; + } else if (phy_sts->signal_quality <= 20) { + sq = 100; + } else { + /* @mapping to 2~99% */ + sq = 64 - phy_sts->signal_quality; + sq = ((sq << 3) + sq) >> 2; + } + + /* @Modify CCK PWDB if old AGC */ + if (!dm->cck_new_agc) { + u8 lna_idx[4], vga_idx[4]; + + lna_idx[0] = ((phy_sts->lna_h_a << 3) | phy_sts->lna_l_a); + vga_idx[0] = phy_sts->vga_a; + lna_idx[1] = ((phy_sts->lna_h_b << 3) | phy_sts->lna_l_b); + vga_idx[1] = phy_sts->vga_b; + lna_idx[2] = ((phy_sts->lna_h_c << 3) | phy_sts->lna_l_c); + vga_idx[2] = phy_sts->vga_c; + lna_idx[3] = ((phy_sts->lna_h_d << 3) | phy_sts->lna_l_d); + vga_idx[3] = phy_sts->vga_d; + } + + /*@CCK no STBC and LDPC*/ + dbg_i->is_ldpc_pkt = false; + dbg_i->is_stbc_pkt = false; + + /*cck channel has hw bug, [WLANBB-1429]*/ + phy_info->channel = 0; + phy_info->rx_power = rx_pwr_db_max; + phy_info->recv_signal_power = rx_pwr_db_max; + phy_info->is_beamformed = false; + phy_info->is_mu_packet = false; + phy_info->rxsc = phy_sts->l_rxsc; + phy_info->rx_pwdb_all = phydm_pw_2_percent(rx_pwr_db_max); + phy_info->signal_quality = sq; + phy_info->band_width = CHANNEL_WIDTH_20; + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + dm->dm_fat_table.antsel_rx_keep_0 = phy_sts->antidx_a; + dm->dm_fat_table.antsel_rx_keep_1 = phy_sts->antidx_b; + dm->dm_fat_table.antsel_rx_keep_2 = phy_sts->antidx_c; + dm->dm_fat_table.antsel_rx_keep_3 = phy_sts->antidx_d; + #endif +} + +void phydm_get_physts_1_others_jgr3(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct phy_sts_rpt_jgr3_type1 *phy_sts = NULL; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + s8 evm = 0; + u8 i; + s8 sq = 0; + + phy_sts = (struct phy_sts_rpt_jgr3_type1 *)phy_status_inf; + + /* SNR: S(8,1), EVM: S(8,1), CFO: S(8,7) */ + + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + if ((dm->rx_ant_status & BIT(i)) == 0) + continue; + + evm = phy_sts->rxevm[i]; + evm = (evm == -128) ? 0 : ((0 - evm) >> 1); + sq = (evm >= 34) ? 100 : evm * 3; /* @Convert EVM to 0~100%*/ + + phy_info->rx_mimo_evm_dbm[i] = (u8)evm; + phy_info->rx_mimo_signal_quality[i] = sq; + phy_info->rx_snr[i] = phy_sts->rxsnr[i] >> 1; + /*@CFO(kHz) = CFO_tail*312.5(kHz)/2^7 ~= CFO tail * 5/2 (kHz)*/ + phy_info->cfo_tail[i] = (phy_sts->cfo_tail[i] * 5) >> 1; + dbg_i->cfo_tail[i] = (phy_sts->cfo_tail[i] * 5) >> 1; + } + phy_info->signal_quality = phy_info->rx_mimo_signal_quality[0]; + + if (phy_sts->gid != 0 && phy_sts->gid != 63) { + phy_info->is_mu_packet = true; + dbg_i->num_qry_mu_pkt++; + } else { + phy_info->is_mu_packet = false; + } + + phydm_parsing_cfo(dm, pktinfo, phy_sts->cfo_tail, pktinfo->rate_ss); + +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + dm->dm_fat_table.antsel_rx_keep_0 = phy_sts->antidx_a; + dm->dm_fat_table.antsel_rx_keep_1 = phy_sts->antidx_b; + dm->dm_fat_table.antsel_rx_keep_2 = phy_sts->antidx_c; + dm->dm_fat_table.antsel_rx_keep_3 = phy_sts->antidx_d; +#endif +} + +void phydm_get_physts_2_others_jgr3(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + /* type 2 & 3 is used for ofdm packet */ + struct phy_sts_rpt_jgr3_type2_3 *phy_sts = NULL; +} + +void phydm_get_physts_4_others_jgr3(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct phy_sts_rpt_jgr3_type4 *phy_sts = NULL; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + s8 evm = 0; + u8 i; + s8 sq = 0; + + phy_sts = (struct phy_sts_rpt_jgr3_type4 *)phy_status_inf; + + /* SNR: S(8,1), EVM: S(8,1), CFO: S(8,7) */ + + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + if ((dm->rx_ant_status & BIT(i)) == 0) + continue; + + evm = phy_sts->rxevm[i]; + evm = (evm == -128) ? 0 : ((0 - evm) >> 1); + sq = (evm >= 34) ? 100 : evm * 3; /* @Convert EVM to 0~100%*/ + + phy_info->rx_mimo_evm_dbm[i] = (u8)evm; + phy_info->rx_mimo_signal_quality[i] = sq; + phy_info->rx_snr[i] = phy_sts->rxsnr[i] >> 1; + } + phy_info->signal_quality = phy_info->rx_mimo_signal_quality[0]; +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + dm->dm_fat_table.antsel_rx_keep_0 = phy_sts->antidx_a; + dm->dm_fat_table.antsel_rx_keep_1 = phy_sts->antidx_b; + dm->dm_fat_table.antsel_rx_keep_2 = phy_sts->antidx_c; + dm->dm_fat_table.antsel_rx_keep_3 = phy_sts->antidx_d; +#endif + odm_move_memory(dm, dbg_i->eigen_val, phy_sts->eigenvalue, 4); + dbg_i->condition_num_seg0 = phy_sts->avg_cond_num_0; +} + +void phydm_get_physts_5_others_jgr3(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct phy_sts_rpt_jgr3_type5 *phy_sts = NULL; + +} +#if (RTL8723F_SUPPORT) +void phydm_get_physts_6_jgr3(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + /* type 0 is used for cck packet */ + struct phy_sts_rpt_jgr3_type6 *phy_sts = NULL; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + u8 sq = 0, i, rx_cnt = 0; + s8 rx_power[4], pwdb; + s8 rx_pwr_db_max = -120; + u8 evm = 0; + phy_sts = (struct phy_sts_rpt_jgr3_type6 *)phy_status_inf; + /* judy_add_8723F_0512 */ + /* rssi S(11,3) */ + rx_power[0] = (s8)((phy_sts->rssi_msb << 5) + (phy_sts->rssi >> 3)); + /* @Update per-path information */ + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + if ((dm->rx_ant_status & BIT(i)) == 0) + continue; + + rx_cnt++; /* @check the number of the ant */ + + if (rx_cnt > dm->num_rf_path) + break; + + if (pktinfo->is_to_self) + dm->ofdm_agc_idx[i] = rx_power[i]+110; + + /* @Setting the RX power: agc_idx dBm*/ + pwdb = rx_power[i]; + + phy_info->rx_pwr[i] = pwdb; + phy_info->rx_mimo_signal_strength[i] = phydm_pw_2_percent(pwdb); + + /* search maximum pwdb */ + if (pwdb > rx_pwr_db_max) + rx_pwr_db_max = pwdb; + } + + /* @Calculate EVM U(8,2)*/ + evm = phy_sts->evm_pld >> 2; + if (pktinfo->data_rate > ODM_RATE2M) + phy_info->rx_cck_evm = (u8)(evm - 10);/* @5_5M/11M*/ + else + phy_info->rx_cck_evm = (u8)(evm - 12);/* @1M/2M*/ + + sq = (phy_info->rx_cck_evm >= 34) ? 100 : phy_info->rx_cck_evm * 3; + phy_info->signal_quality = sq; + /*@CCK no STBC and LDPC*/ + dbg_i->is_ldpc_pkt = false; + dbg_i->is_stbc_pkt = false; + + /*cck channel has hw bug, [WLANBB-1429]*/ + phy_info->channel = 0; + phy_info->rx_power = rx_pwr_db_max; + phy_info->recv_signal_power = rx_pwr_db_max; + phy_info->is_beamformed = false; + phy_info->is_mu_packet = false; + phy_info->rx_pwdb_all = phydm_pw_2_percent(rx_pwr_db_max); + phy_info->band_width = CHANNEL_WIDTH_20; + + //phydm_parsing_cfo(dm, pktinfo, phy_sts->avg_cfo, pktinfo->rate_ss); + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + dm->dm_fat_table.antsel_rx_keep_0 = phy_sts->antidx_a; + dm->dm_fat_table.antsel_rx_keep_1 = 0; + dm->dm_fat_table.antsel_rx_keep_2 = 0; + dm->dm_fat_table.antsel_rx_keep_3 = 0; + #endif +} +#endif +void phydm_get_physts_ofdm_cmn_jgr3(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct phy_sts_rpt_jgr3_ofdm_cmn *phy_sts = NULL; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + s8 rx_pwr_db_max = -120; + s8 pwdb = 0; + u8 i, rx_cnt = 0; + + phy_sts = (struct phy_sts_rpt_jgr3_ofdm_cmn *)phy_status_inf; + + /* Parsing Offset0 & 4*/ + for (i = RF_PATH_A; i < dm->num_rf_path; i++) { + if ((dm->rx_ant_status & BIT(i)) == 0) + continue; + + rx_cnt++; /* @check the number of the ant */ + + pwdb = (s8)phy_sts->pwdb[i] - 110; /*@dB*/ + + if (pktinfo->is_to_self) + dm->ofdm_agc_idx[i] = phy_sts->pwdb[i]; + + /* search maximum pwdb */ + if (pwdb > rx_pwr_db_max) + rx_pwr_db_max = pwdb; + + phy_info->rx_pwr[i] = pwdb; + phy_info->rx_mimo_signal_strength[i] = phydm_pw_2_percent(pwdb); + } + + phy_info->rx_count = (rx_cnt > 0) ? rx_cnt - 1 : 0; /*from 1~4 to 0~3 */ + phy_info->rx_power = rx_pwr_db_max; + phy_info->rx_pwdb_all = phydm_pw_2_percent(rx_pwr_db_max); + phy_info->recv_signal_power = rx_pwr_db_max; + phy_info->channel = phy_sts->channel_lsb; + phy_info->is_beamformed = (boolean)phy_sts->beamformed; + phy_info->rxsc = (PHYDM_IS_LEGACY_RATE(pktinfo->data_rate)) ? + phy_sts->l_rxsc : phy_sts->ht_rxsc; + phy_info->band_width = phydm_rxsc_2_bw(dm, phy_info->rxsc); + + dbg_i->is_ldpc_pkt = phy_sts->ldpc; + dbg_i->is_stbc_pkt = phy_sts->stbc; + dbg_i->num_qry_bf_pkt += phy_sts->beamformed; +} + +void phydm_process_dm_rssi_jgr3(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + struct phydm_perpkt_info_struct *pktinfo) +{ + struct cmn_sta_info *sta = NULL; + struct rssi_info *rssi_t = NULL; + u8 rssi_tmp = 0; + u64 rssi_linear = 0; + s16 rssi_db = 0; + u8 i = 0; + u8 rx_count = 0; + + #if (defined(PHYDM_CCK_RX_PATHDIV_SUPPORT)) + struct phydm_cck_rx_pathdiv *cckrx_t = &dm->dm_cck_rx_pathdiv_table; + #endif + + /*@[Step4]*/ + if (pktinfo->station_id >= ODM_ASSOCIATE_ENTRY_NUM) + return; + + sta = dm->phydm_sta_info[pktinfo->station_id]; + + if (!is_sta_active(sta)) + return; + + if (!pktinfo->is_packet_match_bssid) /*@data frame only*/ + return; + + if (!(pktinfo->is_packet_to_self) && !(pktinfo->is_packet_beacon)) + return; + + if (pktinfo->is_packet_beacon) { + dm->phy_dbg_info.num_qry_beacon_pkt++; + dm->phy_dbg_info.beacon_phy_rate = pktinfo->data_rate; + } + + #if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + if (dm->support_ability & ODM_BB_ANT_DIV) + odm_process_rssi_for_ant_div(dm, phy_info, pktinfo); + #endif + + #ifdef ODM_EVM_ENHANCE_ANTDIV + phydm_rx_rate_for_antdiv(dm, pktinfo); + #endif + + #if (defined(CONFIG_PATH_DIVERSITY)) + if (dm->support_ability & ODM_BB_PATH_DIV) + phydm_process_rssi_for_path_div(dm, phy_info, pktinfo); + #endif + + #if (defined(PHYDM_CCK_RX_PATHDIV_SUPPORT)) + if (cckrx_t->en_cck_rx_pathdiv) + phydm_process_rssi_for_cck_rx_pathdiv(dm, phy_info, pktinfo); + #endif + + rssi_t = &sta->rssi_stat; + + for (i = 0; i < dm->num_rf_path; i++) { + rssi_tmp = phy_info->rx_mimo_signal_strength[i]; + if (rssi_tmp != 0) { + rx_count++; + rssi_linear += phydm_db_2_linear(rssi_tmp); + } + } + /* @Rounding and removing fractional bits */ + rssi_linear = (rssi_linear + (1 << (FRAC_BITS - 1))) >> FRAC_BITS; + + switch (rx_count) { + case 2: + rssi_linear = DIVIDED_2(rssi_linear); + break; + case 3: + rssi_linear = DIVIDED_3(rssi_linear); + break; + case 4: + rssi_linear = DIVIDED_4(rssi_linear); + break; + } + + rssi_db = (s16)odm_convert_to_db(rssi_linear); + + if (rssi_t->rssi_acc == 0) { + rssi_t->rssi_acc = (s16)(rssi_db << RSSI_MA); + rssi_t->rssi = (s8)(rssi_db); + } else { + rssi_t->rssi_acc = MA_ACC(rssi_t->rssi_acc, rssi_db, RSSI_MA); + rssi_t->rssi = (s8)GET_MA_VAL(rssi_t->rssi_acc, RSSI_MA); + } + + if (pktinfo->is_cck_rate) + rssi_t->rssi_cck = (s8)rssi_db; + else + rssi_t->rssi_ofdm = (s8)rssi_db; +} + +void phydm_rx_physts_jgr3(void *dm_void, u8 *phy_sts, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 phy_status_type = (*phy_sts & 0xf); + if (dm->support_ic_type & ODM_RTL8723F) { + if (pktinfo->data_rate <= ODM_RATE11M) + phy_status_type = 6; + } + /*@[Step 2]*/ + /*phydm_reset_phy_info_jgr3(dm, phy_info);*/ /* @Memory reset */ + + /* Phy status parsing */ + switch (phy_status_type) { + case 0: /*@CCK*/ + phydm_get_physts_0_jgr3(dm, phy_sts, pktinfo, phy_info); + break; + case 1: + phydm_get_physts_ofdm_cmn_jgr3(dm, phy_sts, pktinfo, phy_info); + phydm_get_physts_1_others_jgr3(dm, phy_sts, pktinfo, phy_info); + break; + case 2: + case 3: + phydm_get_physts_ofdm_cmn_jgr3(dm, phy_sts, pktinfo, phy_info); + phydm_get_physts_2_others_jgr3(dm, phy_sts, pktinfo, phy_info); + break; + case 4: + phydm_get_physts_ofdm_cmn_jgr3(dm, phy_sts, pktinfo, phy_info); + phydm_get_physts_4_others_jgr3(dm, phy_sts, pktinfo, phy_info); + break; + case 5: + phydm_get_physts_ofdm_cmn_jgr3(dm, phy_sts, pktinfo, phy_info); + phydm_get_physts_5_others_jgr3(dm, phy_sts, pktinfo, phy_info); + break; +#if (RTL8723F_SUPPORT) + case 6: + phydm_get_physts_6_jgr3(dm, phy_sts, pktinfo, phy_info); + break; +#endif + default: + break; + } + +#if 0 + PHYDM_DBG(dm, DBG_PHY_STATUS, "RSSI: {%d, %d}\n", + phy_info->rx_mimo_signal_strength[0], + phy_info->rx_mimo_signal_strength[1]); + PHYDM_DBG(dm, DBG_PHY_STATUS, "rxdb: {%d, %d}\n", + phy_info->rx_pwr[0], phy_info->rx_pwr[1]); + PHYDM_DBG(dm, DBG_PHY_STATUS, "EVM: {%d, %d}\n", + phy_info->rx_mimo_evm_dbm[0], phy_info->rx_mimo_evm_dbm[1]); + PHYDM_DBG(dm, DBG_PHY_STATUS, "SQ: {%d, %d}\n", + phy_info->rx_mimo_signal_quality[0], + phy_info->rx_mimo_signal_quality[1]); + PHYDM_DBG(dm, DBG_PHY_STATUS, "SNR: {%d, %d}\n", + phy_info->rx_snr[0], phy_info->rx_snr[1]); + PHYDM_DBG(dm, DBG_PHY_STATUS, "CFO: {%d, %d}\n", + phy_info->cfo_tail[0], phy_info->cfo_tail[1]); + PHYDM_DBG(dm, DBG_PHY_STATUS, + "rx_pwdb_all = %d, rx_power = %d, recv_signal_power = %d\n", + phy_info->rx_pwdb_all, phy_info->rx_power, + phy_info->recv_signal_power); + PHYDM_DBG(dm, DBG_PHY_STATUS, "signal_quality = %d\n", + phy_info->signal_quality); + PHYDM_DBG(dm, DBG_PHY_STATUS, + "is_beamformed = %d, is_mu_packet = %d, rx_count = %d\n", + phy_info->is_beamformed, phy_info->is_mu_packet, + phy_info->rx_count); + PHYDM_DBG(dm, DBG_PHY_STATUS, + "channel = %d, rxsc = %d, band_width = %d\n", + phy_info->channel, phy_info->rxsc, phy_info->band_width); +#endif + + /*@[Step 1]*/ + phydm_print_phystat_jgr3(dm, phy_sts, pktinfo, phy_info); +} + +#endif + +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT) +/* @For 8822B only!! need to move to FW finally */ +/*@==============================================*/ + +boolean +phydm_query_is_mu_api(struct dm_struct *phydm, u8 ppdu_idx, u8 *p_data_rate, + u8 *p_gid) +{ + u8 data_rate = 0, gid = 0; + boolean is_mu = false; + + data_rate = phydm->phy_dbg_info.num_of_ppdu[ppdu_idx]; + gid = phydm->phy_dbg_info.gid_num[ppdu_idx]; + + if (data_rate & BIT(7)) { + is_mu = true; + data_rate = data_rate & ~(BIT(7)); + } else { + is_mu = false; + } + + *p_data_rate = data_rate; + *p_gid = gid; + + return is_mu; +} + +void phydm_print_phy_sts_jgr2(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct phy_sts_rpt_jgr2_type0 *rpt0 = NULL; + struct phy_sts_rpt_jgr2_type1 *rpt = NULL; + struct phy_sts_rpt_jgr2_type2 *rpt2 = NULL; + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + u8 phy_status_page_num = (*phy_status_inf & 0xf); + u32 phy_status[PHY_STATUS_JRGUAR2_DW_LEN] = {0}; + u8 i; + u32 size = PHY_STATUS_JRGUAR2_DW_LEN << 2; + + rpt0 = (struct phy_sts_rpt_jgr2_type0 *)phy_status_inf; + rpt = (struct phy_sts_rpt_jgr2_type1 *)phy_status_inf; + rpt2 = (struct phy_sts_rpt_jgr2_type2 *)phy_status_inf; + + odm_move_memory(dm, phy_status, phy_status_inf, size); + + if (!(dm->debug_components & DBG_PHY_STATUS)) + return; + + if (dbg->show_phy_sts_all_pkt == 0) { + if (!pktinfo->is_packet_match_bssid) + return; + } + + dbg->show_phy_sts_cnt++; + #if 0 + dbg_print("cnt=%d, max=%d\n", + dbg->show_phy_sts_cnt, dbg->show_phy_sts_max_cnt); + #endif + + if (dbg->show_phy_sts_max_cnt != SHOW_PHY_STATUS_UNLIMITED) { + if (dbg->show_phy_sts_cnt > dbg->show_phy_sts_max_cnt) + return; + } + + pr_debug("Phy Status Rpt: OFDM_%d\n", phy_status_page_num); + pr_debug("StaID=%d, RxRate = 0x%x match_bssid=%d\n", + pktinfo->station_id, pktinfo->data_rate, + pktinfo->is_packet_match_bssid); + + for (i = 0; i < PHY_STATUS_JRGUAR2_DW_LEN; i++) + pr_debug("Offset[%d:%d] = 0x%x\n", + ((4 * i) + 3), (4 * i), phy_status[i]); + + if (phy_status_page_num == 0) { + pr_debug("[0] TRSW=%d, MP_gain_idx=%d, pwdb=%d\n", + rpt0->trsw, rpt0->gain, rpt0->pwdb); + pr_debug("[4] band=%d, CH=%d, agc_table = %d, rxsc = %d\n", + rpt0->band, rpt0->channel, + rpt0->agc_table, rpt0->rxsc); + pr_debug("[8] AntIdx[D:A]={%d, %d, %d, %d}, LSIG_len=%d\n", + rpt0->antidx_d, rpt0->antidx_c, rpt0->antidx_b, + rpt0->antidx_a, rpt0->length); + pr_debug("[12] lna_h=%d, bb_pwr=%d, lna_l=%d, vga=%d, sq=%d\n", + rpt0->lna_h, rpt0->bb_power, rpt0->lna_l, + rpt0->vga, rpt0->signal_quality); + + } else if (phy_status_page_num == 1) { + pr_debug("[0] pwdb[D:A]={%d, %d, %d, %d}\n", + rpt->pwdb[3], rpt->pwdb[2], + rpt->pwdb[1], rpt->pwdb[0]); + pr_debug("[4] BF: %d, ldpc=%d, stbc=%d, g_bt=%d, antsw=%d, band=%d, CH=%d, rxsc[ht, l]={%d, %d}\n", + rpt->beamformed, rpt->ldpc, rpt->stbc, rpt->gnt_bt, + rpt->hw_antsw_occu, rpt->band, rpt->channel, + rpt->ht_rxsc, rpt->l_rxsc); + pr_debug("[8] AntIdx[D:A]={%d, %d, %d, %d}, LSIG_len=%d\n", + rpt->antidx_d, rpt->antidx_c, rpt->antidx_b, + rpt->antidx_a, rpt->lsig_length); + pr_debug("[12] rf_mode=%d, NBI=%d, Intf_pos=%d, GID=%d, PAID=%d\n", + rpt->rf_mode, rpt->nb_intf_flag, + (rpt->intf_pos + (rpt->intf_pos_msb << 8)), rpt->gid, + (rpt->paid + (rpt->paid_msb << 8))); + pr_debug("[16] EVM[D:A]={%d, %d, %d, %d}\n", + rpt->rxevm[3], rpt->rxevm[2], + rpt->rxevm[1], rpt->rxevm[0]); + pr_debug("[20] CFO[D:A]={%d, %d, %d, %d}\n", + rpt->cfo_tail[3], rpt->cfo_tail[2], rpt->cfo_tail[1], + rpt->cfo_tail[0]); + pr_debug("[24] SNR[D:A]={%d, %d, %d, %d}\n\n", + rpt->rxsnr[3], rpt->rxsnr[2], rpt->rxsnr[1], + rpt->rxsnr[0]); + + } else if (phy_status_page_num == 2) { + pr_debug("[0] pwdb[D:A]={%d, %d, %d, %d}\n", + rpt2->pwdb[3], rpt2->pwdb[2], rpt2->pwdb[1], + rpt2->pwdb[0]); + pr_debug("[4] BF: %d, ldpc=%d, stbc=%d, g_bt=%d, antsw=%d, band=%d, CH=%d, rxsc[ht,l]={%d, %d}\n", + rpt2->beamformed, rpt2->ldpc, rpt2->stbc, rpt2->gnt_bt, + rpt2->hw_antsw_occu, rpt2->band, rpt2->channel, + rpt2->ht_rxsc, rpt2->l_rxsc); + pr_debug("[8] AgcTab[D:A]={%d, %d, %d, %d}, cnt_pw2cca=%d, shift_l_map=%d\n", + rpt2->agc_table_d, rpt2->agc_table_c, + rpt2->agc_table_b, rpt2->agc_table_a, + rpt2->cnt_pw2cca, rpt2->shift_l_map); + pr_debug("[12] (TRSW|Gain)[D:A]={%d %d, %d %d, %d %d, %d %d}, cnt_cca2agc_rdy=%d\n", + rpt2->trsw_d, rpt2->gain_d, rpt2->trsw_c, rpt2->gain_c, + rpt2->trsw_b, rpt2->gain_b, rpt2->trsw_a, + rpt2->gain_a, rpt2->cnt_cca2agc_rdy); + pr_debug("[16] AAGC step[D:A]={%d, %d, %d, %d} HT AAGC gain[D:A]={%d, %d, %d, %d}\n", + rpt2->aagc_step_d, rpt2->aagc_step_c, + rpt2->aagc_step_b, rpt2->aagc_step_a, + rpt2->ht_aagc_gain[3], rpt2->ht_aagc_gain[2], + rpt2->ht_aagc_gain[1], rpt2->ht_aagc_gain[0]); + pr_debug("[20] DAGC gain[D:A]={%d, %d, %d, %d}\n", + rpt2->dagc_gain[3], + rpt2->dagc_gain[2], rpt2->dagc_gain[1], + rpt2->dagc_gain[0]); + pr_debug("[24] syn_cnt: %d, Cnt=%d\n\n", + rpt2->syn_count, rpt2->counter); + } +} + +void phydm_set_per_path_phy_info(u8 rx_path, s8 pwr, s8 rx_evm, s8 cfo_tail, + s8 rx_snr, u8 ant_idx, + struct phydm_phyinfo_struct *phy_info) +{ + u8 evm_dbm = 0; + u8 evm_percentage = 0; + + /* SNR is S(8,1), EVM is S(8,1), CFO is S(8,7) */ + + if (rx_evm < 0) { + /* @Calculate EVM in dBm */ + evm_dbm = ((u8)(0 - rx_evm) >> 1); + + if (evm_dbm == 64) + evm_dbm = 0; /*@if 1SS rate, evm_dbm [2nd stream] =64*/ + + if (evm_dbm != 0) { + /* @Convert EVM to 0%~100% percentage */ + if (evm_dbm >= 34) + evm_percentage = 100; + else + evm_percentage = (evm_dbm << 1) + (evm_dbm); + } + } + + phy_info->rx_pwr[rx_path] = pwr; + + /*@CFO(kHz) = CFO_tail * 312.5(kHz) / 2^7 ~= CFO tail * 5/2 (kHz)*/ + phy_info->cfo_tail[rx_path] = (cfo_tail * 5) >> 1; + phy_info->rx_mimo_evm_dbm[rx_path] = evm_dbm; + phy_info->rx_mimo_signal_strength[rx_path] = phydm_pw_2_percent(pwr); + phy_info->rx_mimo_signal_quality[rx_path] = evm_percentage; + phy_info->rx_snr[rx_path] = rx_snr >> 1; + phy_info->ant_idx[rx_path] = ant_idx; + +#if 0 + if (!pktinfo->is_packet_match_bssid) + return; + + dbg_print("path (%d)--------\n", rx_path); + dbg_print("rx_pwr = %d, Signal strength = %d\n", + phy_info->rx_pwr[rx_path], + phy_info->rx_mimo_signal_strength[rx_path]); + dbg_print("evm_dbm = %d, Signal quality = %d\n", + phy_info->rx_mimo_evm_dbm[rx_path], + phy_info->rx_mimo_signal_quality[rx_path]); + dbg_print("CFO = %d, SNR = %d\n", + phy_info->cfo_tail[rx_path], phy_info->rx_snr[rx_path]); + +#endif +} + +void phydm_set_common_phy_info(s8 rx_power, u8 channel, boolean is_beamformed, + boolean is_mu_packet, u8 bandwidth, + u8 signal_quality, u8 rxsc, + struct phydm_phyinfo_struct *phy_info) +{ + phy_info->rx_power = rx_power; /* RSSI in dB */ + phy_info->recv_signal_power = rx_power; /* RSSI in dB */ + phy_info->channel = channel; /* @channel number */ + phy_info->is_beamformed = is_beamformed; /* @apply BF */ + phy_info->is_mu_packet = is_mu_packet; /* @MU packet */ + phy_info->rxsc = rxsc; + + /* RSSI in percentage */ + phy_info->rx_pwdb_all = phydm_pw_2_percent(rx_power); + phy_info->signal_quality = signal_quality; /* signal quality */ + phy_info->band_width = bandwidth; /* @bandwidth */ + +#if 0 + if (!pktinfo->is_packet_match_bssid) + return; + + dbg_print("rx_pwdb_all = %d, rx_power = %d, recv_signal_power = %d\n", + phy_info->rx_pwdb_all, phy_info->rx_power, + phy_info->recv_signal_power); + dbg_print("signal_quality = %d\n", phy_info->signal_quality); + dbg_print("is_beamformed = %d, is_mu_packet = %d, rx_count = %d\n", + phy_info->is_beamformed, phy_info->is_mu_packet, + phy_info->rx_count + 1); + dbg_print("channel = %d, rxsc = %d, band_width = %d\n", channel, + rxsc, bandwidth); + +#endif +} + +void phydm_get_phy_sts_type0(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + /* type 0 is used for cck packet */ + struct phy_sts_rpt_jgr2_type0 *phy_sts = NULL; + u8 sq = 0; + s8 rx_pow = 0; + u8 lna_idx = 0, vga_idx = 0; + u8 ant_idx; + + phy_sts = (struct phy_sts_rpt_jgr2_type0 *)phy_status_inf; + rx_pow = phy_sts->pwdb - 110; + + /* Fill in per-path antenna index */ + ant_idx = phy_sts->antidx_a; + + if (dm->support_ic_type & ODM_RTL8723D) { + #if (RTL8723D_SUPPORT) + rx_pow = phy_sts->pwdb - 97; + #endif + } + #if (RTL8821C_SUPPORT) + else if (dm->support_ic_type & ODM_RTL8821C) { + if (phy_sts->pwdb >= -57) + rx_pow = phy_sts->pwdb - 100; + else + rx_pow = phy_sts->pwdb - 102; + } + #endif + + if (pktinfo->is_to_self) { + dm->ofdm_agc_idx[0] = phy_sts->pwdb; + dm->ofdm_agc_idx[1] = 0; + dm->ofdm_agc_idx[2] = 0; + dm->ofdm_agc_idx[3] = 0; + } + + /* @Calculate Signal Quality*/ + if (phy_sts->signal_quality >= 64) { + sq = 0; + } else if (phy_sts->signal_quality <= 20) { + sq = 100; + } else { + /* @mapping to 2~99% */ + sq = 64 - phy_sts->signal_quality; + sq = ((sq << 3) + sq) >> 2; + } + + /* @Get RSSI for old CCK AGC */ + if (!dm->cck_new_agc) { + vga_idx = phy_sts->vga; + + if (dm->support_ic_type & ODM_RTL8197F) { + /*@3bit LNA*/ + lna_idx = phy_sts->lna_l; + } else { + /*@4bit LNA*/ + lna_idx = (phy_sts->lna_h << 3) | phy_sts->lna_l; + } + rx_pow = phydm_get_cck_rssi(dm, lna_idx, vga_idx); + } + + /* @Confirm CCK RSSI */ + #if (RTL8197F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8197F) { + u8 bb_pwr_th_l = 5; /* round( 31*0.15 ) */ + u8 bb_pwr_th_h = 27; /* round( 31*0.85 ) */ + + if (phy_sts->bb_power < bb_pwr_th_l || + phy_sts->bb_power > bb_pwr_th_h) + rx_pow = 0; /* @Error RSSI for CCK ; set 100*/ + } + #endif + + /*@CCK no STBC and LDPC*/ + dm->phy_dbg_info.is_ldpc_pkt = false; + dm->phy_dbg_info.is_stbc_pkt = false; + + /* Update Common information */ + phydm_set_common_phy_info(rx_pow, phy_sts->channel, false, + false, CHANNEL_WIDTH_20, sq, + phy_sts->rxsc, phy_info); + /* Update CCK pwdb */ + phydm_set_per_path_phy_info(RF_PATH_A, rx_pow, 0, 0, 0, ant_idx, + phy_info); + + #ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY + dm->dm_fat_table.antsel_rx_keep_0 = phy_sts->antidx_a; + dm->dm_fat_table.antsel_rx_keep_1 = phy_sts->antidx_b; + dm->dm_fat_table.antsel_rx_keep_2 = phy_sts->antidx_c; + dm->dm_fat_table.antsel_rx_keep_3 = phy_sts->antidx_d; + #endif +} + +void phydm_get_phy_sts_type1(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + /* type 1 is used for ofdm packet */ + struct phy_sts_rpt_jgr2_type1 *phy_sts = NULL; + struct odm_phy_dbg_info *dbg_i = &dm->phy_dbg_info; + s8 rx_pwr_db = -120; + s8 rx_pwr = 0; + u8 i, rxsc, bw = CHANNEL_WIDTH_20, rx_count = 0; + boolean is_mu; + u8 ant_idx[4]; + + phy_sts = (struct phy_sts_rpt_jgr2_type1 *)phy_status_inf; + + /* Fill in per-path antenna index */ + ant_idx[0] = phy_sts->antidx_a; + ant_idx[1] = phy_sts->antidx_b; + ant_idx[2] = phy_sts->antidx_c; + ant_idx[3] = phy_sts->antidx_d; + + /* Update per-path information */ + for (i = RF_PATH_A; i < PHYDM_MAX_RF_PATH; i++) { + if (!(dm->rx_ant_status & BIT(i))) + continue; + rx_count++; + + if (rx_count > dm->num_rf_path) + break; + + /* Update per-path information + * (RSSI_dB RSSI_percentage EVM SNR CFO sq) + */ + /* @EVM report is reported by stream, not path */ + rx_pwr = phy_sts->pwdb[i] - 110; /* per-path pwdb(dB)*/ + + if (pktinfo->is_to_self) + dm->ofdm_agc_idx[i] = phy_sts->pwdb[i]; + + phydm_set_per_path_phy_info(i, rx_pwr, + phy_sts->rxevm[rx_count - 1], + phy_sts->cfo_tail[i], + phy_sts->rxsnr[i], + ant_idx[i], phy_info); + /* search maximum pwdb */ + if (rx_pwr > rx_pwr_db) + rx_pwr_db = rx_pwr; + } + + /* @mapping RX counter from 1~4 to 0~3 */ + if (rx_count > 0) + phy_info->rx_count = rx_count - 1; + + /* @Check if MU packet or not */ + if (phy_sts->gid != 0 && phy_sts->gid != 63) { + is_mu = true; + dbg_i->num_qry_mu_pkt++; + } else { + is_mu = false; + } + + /* @count BF packet */ + dbg_i->num_qry_bf_pkt = dbg_i->num_qry_bf_pkt + phy_sts->beamformed; + + /*STBC or LDPC pkt*/ + dbg_i->is_ldpc_pkt = phy_sts->ldpc; + dbg_i->is_stbc_pkt = phy_sts->stbc; + + /* @Check sub-channel */ + if (pktinfo->data_rate > ODM_RATE11M && + pktinfo->data_rate < ODM_RATEMCS0) + rxsc = phy_sts->l_rxsc; + else + rxsc = phy_sts->ht_rxsc; + + /* @Check RX bandwidth */ + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + if (rxsc >= 1 && rxsc <= 8) + bw = CHANNEL_WIDTH_20; + else if ((rxsc >= 9) && (rxsc <= 12)) + bw = CHANNEL_WIDTH_40; + else if (rxsc >= 13) + bw = CHANNEL_WIDTH_80; + else + bw = phy_sts->rf_mode; + + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + if (phy_sts->rf_mode == 0) + bw = CHANNEL_WIDTH_20; + else if ((rxsc == 1) || (rxsc == 2)) + bw = CHANNEL_WIDTH_20; + else + bw = CHANNEL_WIDTH_40; + } + + /* Update packet information */ + phydm_set_common_phy_info(rx_pwr_db, phy_sts->channel, + (boolean)phy_sts->beamformed, is_mu, bw, + phy_info->rx_mimo_signal_quality[0], + rxsc, phy_info); + + phydm_parsing_cfo(dm, pktinfo, phy_sts->cfo_tail, pktinfo->rate_ss); + #ifdef PHYDM_LNA_SAT_CHK_TYPE2 + phydm_parsing_snr(dm, pktinfo, phy_sts->rxsnr); + #endif + + #if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + dm->dm_fat_table.antsel_rx_keep_0 = phy_sts->antidx_a; + dm->dm_fat_table.antsel_rx_keep_1 = phy_sts->antidx_b; + dm->dm_fat_table.antsel_rx_keep_2 = phy_sts->antidx_c; + dm->dm_fat_table.antsel_rx_keep_3 = phy_sts->antidx_d; + #endif +} + +void phydm_get_phy_sts_type2(struct dm_struct *dm, u8 *phy_status_inf, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct phy_sts_rpt_jgr2_type2 *phy_sts = NULL; + s8 rx_pwr_db_max = -120; + s8 rx_pwr = 0; + u8 i, rxsc, bw = CHANNEL_WIDTH_20, rx_count = 0; + + phy_sts = (struct phy_sts_rpt_jgr2_type2 *)phy_status_inf; + + for (i = RF_PATH_A; i < PHYDM_MAX_RF_PATH; i++) { + if (!(dm->rx_ant_status & BIT(i))) + continue; + rx_count++; + + if (rx_count > dm->num_rf_path) + break; + + /* Update per-path information*/ + /* RSSI_dB, RSSI_percentage, EVM, SNR, CFO, sq */ + #if (RTL8197F_SUPPORT) + if ((dm->support_ic_type & ODM_RTL8197F) && + phy_sts->pwdb[i] == 0x7f) { /*@97f workaround*/ + + if (i == RF_PATH_A) { + rx_pwr = (phy_sts->gain_a) << 1; + rx_pwr = rx_pwr - 110; + } else if (i == RF_PATH_B) { + rx_pwr = (phy_sts->gain_b) << 1; + rx_pwr = rx_pwr - 110; + } else { + rx_pwr = 0; + } + } else + #endif + rx_pwr = phy_sts->pwdb[i] - 110; /*@dBm*/ + + phydm_set_per_path_phy_info(i, rx_pwr, 0, 0, 0, 0, phy_info); + + if (rx_pwr > rx_pwr_db_max) /* search max pwdb */ + rx_pwr_db_max = rx_pwr; + } + + /* @mapping RX counter from 1~4 to 0~3 */ + if (rx_count > 0) + phy_info->rx_count = rx_count - 1; + + /* @Check RX sub-channel */ + if (pktinfo->data_rate > ODM_RATE11M && + pktinfo->data_rate < ODM_RATEMCS0) + rxsc = phy_sts->l_rxsc; + else + rxsc = phy_sts->ht_rxsc; + + /*STBC or LDPC pkt*/ + dm->phy_dbg_info.is_ldpc_pkt = phy_sts->ldpc; + dm->phy_dbg_info.is_stbc_pkt = phy_sts->stbc; + + /* @Check RX bandwidth */ + /* @BW information of sc=0 is useless, + *because there is no information of RF mode + */ + if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + if (rxsc >= 1 && rxsc <= 8) + bw = CHANNEL_WIDTH_20; + else if ((rxsc >= 9) && (rxsc <= 12)) + bw = CHANNEL_WIDTH_40; + else if (rxsc >= 13) + bw = CHANNEL_WIDTH_80; + + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + if (rxsc == 3) + bw = CHANNEL_WIDTH_40; + else if ((rxsc == 1) || (rxsc == 2)) + bw = CHANNEL_WIDTH_20; + } + + /* Update packet information */ + phydm_set_common_phy_info(rx_pwr_db_max, phy_sts->channel, + (boolean)phy_sts->beamformed, + false, bw, 0, rxsc, phy_info); +} + +void phydm_process_rssi_for_dm_2nd_type(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + struct phydm_perpkt_info_struct *pktinfo + ) +{ + struct cmn_sta_info *sta = NULL; + struct rssi_info *rssi_t = NULL; + u8 rssi_tmp = 0; + u64 rssi_linear = 0; + s16 rssi_db = 0; + u8 i = 0; + + if (pktinfo->station_id >= ODM_ASSOCIATE_ENTRY_NUM) + return; + + sta = dm->phydm_sta_info[pktinfo->station_id]; + + if (!is_sta_active(sta)) + return; + + if (!pktinfo->is_packet_match_bssid) /*@data frame only*/ + return; + +#if (defined(CONFIG_PHYDM_ANTENNA_DIVERSITY)) + if (dm->support_ability & ODM_BB_ANT_DIV) + odm_process_rssi_for_ant_div(dm, phy_info, pktinfo); +#endif + +#if (defined(CONFIG_PATH_DIVERSITY)) + if (dm->support_ability & ODM_BB_PATH_DIV) + phydm_process_rssi_for_path_div(dm, phy_info, pktinfo); +#endif + +#ifdef CONFIG_ADAPTIVE_SOML + phydm_rx_qam_for_soml(dm, pktinfo); + phydm_rx_rate_for_soml(dm, pktinfo); +#endif + + if (!(pktinfo->is_packet_to_self) && !(pktinfo->is_packet_beacon)) + return; + + if (pktinfo->is_packet_beacon) { + dm->phy_dbg_info.num_qry_beacon_pkt++; + dm->phy_dbg_info.beacon_phy_rate = pktinfo->data_rate; + } + + rssi_t = &sta->rssi_stat; + + for (i = RF_PATH_A; i < PHYDM_MAX_RF_PATH; i++) { + rssi_tmp = phy_info->rx_mimo_signal_strength[i]; + if (rssi_tmp != 0) + rssi_linear += phydm_db_2_linear(rssi_tmp); + } + /* @Rounding and removing fractional bits */ + rssi_linear = (rssi_linear + (1 << (FRAC_BITS - 1))) >> FRAC_BITS; + + switch (phy_info->rx_count + 1) { + case 2: + rssi_linear = DIVIDED_2(rssi_linear); + break; + case 3: + rssi_linear = DIVIDED_3(rssi_linear); + break; + case 4: + rssi_linear = DIVIDED_4(rssi_linear); + break; + } + + rssi_db = (s16)odm_convert_to_db(rssi_linear); + + if (rssi_t->rssi_acc == 0) { + rssi_t->rssi_acc = (s16)(rssi_db << RSSI_MA); + rssi_t->rssi = (s8)(rssi_db); + } else { + rssi_t->rssi_acc = MA_ACC(rssi_t->rssi_acc, rssi_db, RSSI_MA); + rssi_t->rssi = (s8)GET_MA_VAL(rssi_t->rssi_acc, RSSI_MA); + } + + if (pktinfo->is_cck_rate) + rssi_t->rssi_cck = (s8)rssi_db; + else + rssi_t->rssi_ofdm = (s8)rssi_db; +} + +void phydm_rx_physts_2nd_type(void *dm_void, u8 *phy_sts, + struct phydm_perpkt_info_struct *pktinfo, + struct phydm_phyinfo_struct *phy_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 page = (*phy_sts & 0xf); + + /* Phy status parsing */ + switch (page) { + case 0: /*@CCK*/ + phydm_get_phy_sts_type0(dm, phy_sts, pktinfo, phy_info); + break; + case 1: + phydm_get_phy_sts_type1(dm, phy_sts, pktinfo, phy_info); + break; + case 2: + phydm_get_phy_sts_type2(dm, phy_sts, pktinfo, phy_info); + break; + default: + break; + } + +#if (RTL8822B_SUPPORT || RTL8821C_SUPPORT || RTL8195B_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8195B)) + phydm_print_phy_sts_jgr2(dm, phy_sts, pktinfo, phy_info); +#endif +} + +/*@==============================================*/ +#endif + +boolean odm_phy_status_query(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + u8 *phy_sts, + struct phydm_perpkt_info_struct *pktinfo) +{ +#ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + struct pkt_process_info *pkt_proc = &dm->pkt_proc_struct; + boolean auto_swch_en = dm->pkt_proc_struct.physts_auto_swch_en; +#endif + u8 rate = pktinfo->data_rate; + u8 page = (*phy_sts & 0xf); + + pktinfo->is_cck_rate = PHYDM_IS_CCK_RATE(rate); + pktinfo->rate_ss = phydm_rate_to_num_ss(dm, rate); + dm->rate_ss = pktinfo->rate_ss; /*@For AP EVM SW antenna diversity use*/ + + if (pktinfo->is_cck_rate) + dm->phy_dbg_info.num_qry_phy_status_cck++; + else + dm->phy_dbg_info.num_qry_phy_status_ofdm++; + + /*Reset phy_info*/ + phydm_reset_phy_info(dm, phy_info); + + if (dm->support_ic_type & PHYSTS_3RD_TYPE_IC) { + #ifdef PHYSTS_3RD_TYPE_SUPPORT + #ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + if (phydm_physts_auto_switch_jgr3(dm, phy_sts, pktinfo)) { + PHYDM_DBG(dm, DBG_PHY_STATUS, "SKIP parsing\n"); + phy_info->physts_rpt_valid = false; + return false; + } + #endif + phydm_rx_physts_jgr3(dm, phy_sts, pktinfo, phy_info); + phydm_process_dm_rssi_jgr3(dm, phy_info, pktinfo); + #endif + } else if (dm->support_ic_type & PHYSTS_2ND_TYPE_IC) { + #if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT) + phydm_rx_physts_2nd_type(dm, phy_sts, pktinfo, phy_info); + phydm_process_rssi_for_dm_2nd_type(dm, phy_info, pktinfo); + #endif + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + #if ODM_IC_11AC_SERIES_SUPPORT + phydm_rx_physts_1st_type(dm, phy_info, phy_sts, pktinfo); + phydm_process_rssi_for_dm(dm, phy_info, pktinfo); + #endif + } else if (dm->support_ic_type & ODM_IC_11N_SERIES) { + #if ODM_IC_11N_SERIES_SUPPORT + phydm_phy_sts_n_parsing(dm, phy_info, phy_sts, pktinfo); + phydm_process_rssi_for_dm(dm, phy_info, pktinfo); + #endif + } + phy_info->signal_strength = phy_info->rx_pwdb_all; + #if (DM_ODM_SUPPORT_TYPE & ODM_WIN) + phydm_process_signal_strength(dm, phy_info, pktinfo); + #endif + + /*For basic debug message*/ + if (pktinfo->is_packet_match_bssid || *dm->mp_mode) { + dm->curr_station_id = pktinfo->station_id; + dm->rx_rate = rate; + dm->rssi_a = phy_info->rx_mimo_signal_strength[RF_PATH_A]; + dm->rssi_b = phy_info->rx_mimo_signal_strength[RF_PATH_B]; + dm->rssi_c = phy_info->rx_mimo_signal_strength[RF_PATH_C]; + dm->rssi_d = phy_info->rx_mimo_signal_strength[RF_PATH_D]; + + if (rate >= ODM_RATE6M && rate <= ODM_RATE54M) + dm->rxsc_l = (s8)phy_info->rxsc; + else if (phy_info->band_width == CHANNEL_WIDTH_20) + dm->rxsc_20 = (s8)phy_info->rxsc; + else if (phy_info->band_width == CHANNEL_WIDTH_40) + dm->rxsc_40 = (s8)phy_info->rxsc; + else if (phy_info->band_width == CHANNEL_WIDTH_80) + dm->rxsc_80 = (s8)phy_info->rxsc; + + #ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + if (auto_swch_en && page == 4 && pktinfo->rate_ss > 1) + phydm_avg_condi_num(dm, phy_info, pktinfo); + + if (!auto_swch_en || + (pkt_proc->is_1st_mpdu || PHYDM_IS_LEGACY_RATE(rate))) + #endif + { + phydm_avg_rssi_evm_snr(dm, phy_info, pktinfo); + phydm_rx_statistic_cal(dm, phy_info, phy_sts, pktinfo); + } + } + + phy_info->physts_rpt_valid = true; + return true; +} + +void phydm_rx_phy_status_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct odm_phy_dbg_info *dbg = &dm->phy_dbg_info; + + dbg->show_phy_sts_all_pkt = 0; + dbg->show_phy_sts_max_cnt = 1; + dbg->show_phy_sts_cnt = 0; + + phydm_avg_phystatus_init(dm); + + #ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + dm->pkt_proc_struct.physts_auto_swch_en = false; + #endif +} + +void phydm_physts_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + boolean enable; + u32 var[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + + for (i = 0; i < 3; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var[i]); + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Page Auto Switching: swh {en} {bitmap(hex)}\n"); + } else if ((strcmp(input[1], "swh") == 0)) { + #ifdef PHYDM_PHYSTAUS_AUTO_SWITCH + PHYDM_SSCANF(input[3], DCMD_HEX, &var[2]); + enable = (boolean)var[1]; + phydm_physts_auto_switch_jgr3_set(dm, enable, (u8)var[2]); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Page Auto Switching: en=%d, bitmap=0x%x\n", + enable, var[2]); + #endif + } + *_used = used; + *_out_len = out_len; +} diff --git a/hal/phydm/phydm_phystatus.h b/hal/phydm/phydm_phystatus.h new file mode 100644 index 0000000..c65b624 --- /dev/null +++ b/hal/phydm/phydm_phystatus.h @@ -0,0 +1,1250 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_PHYSTATUS_H__ +#define __PHYDM_PHYSTATUS_H__ + +/* 2020.07.03 fix cck report bug due to 8723F coding error*/ +#define PHYSTS_VERSION "1.2" + +/*@--------------------------Define ------------------------------------------*/ +#define CCK_RSSI_INIT_COUNT 5 + +#define RA_RSSI_STATE_INIT 0 +#define RA_RSSI_STATE_SEND 1 +#define RA_RSSI_STATE_HOLD 2 + +#if defined(DM_ODM_CE_MAC80211) +#define CFO_HW_RPT_2_KHZ(val) ({ \ + s32 cfo_hw_rpt_2_khz_tmp = (val); \ + (cfo_hw_rpt_2_khz_tmp << 1) + (cfo_hw_rpt_2_khz_tmp >> 1); \ + }) +#else +#define CFO_HW_RPT_2_KHZ(val) ((val << 1) + (val >> 1)) +#endif + +/* @(X* 312.5 Khz)>>7 ~= X*2.5 Khz= (X<<1 + X>>1)Khz */ + +#define IGI_2_RSSI(igi) (igi - 10) + +#define PHY_STATUS_JRGUAR2_DW_LEN 7 /* @7*4 = 28 Byte */ +#define PHY_STATUS_JRGUAR3_DW_LEN 7 /* @7*4 = 28 Byte */ +#define SHOW_PHY_STATUS_UNLIMITED 0 +#define RSSI_MA 4 /*moving average factor for RSSI: 2^4=16 */ + +#define PHYSTS_PATH_NUM 4 + +/*@************************************************************ + * structure and define + ************************************************************/ + +__PACK struct phy_rx_agc_info { +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 gain : 7, trsw : 1; +#else + u8 trsw : 1, gain : 7; +#endif +}; + +__PACK struct phy_status_rpt_8192cd { + struct phy_rx_agc_info path_agc[2]; + u8 ch_corr[2]; + u8 cck_sig_qual_ofdm_pwdb_all; + u8 cck_agc_rpt_ofdm_cfosho_a; + u8 cck_rpt_b_ofdm_cfosho_b; + u8 rsvd_1;/*@ch_corr_msb;*/ + u8 noise_power_db_msb; + s8 path_cfotail[2]; + u8 pcts_mask[2]; + s8 stream_rxevm[2]; + u8 path_rxsnr[2]; + u8 noise_power_db_lsb; + u8 rsvd_2[3]; + u8 stream_csi[2]; + u8 stream_target_csi[2]; + s8 sig_evm; + u8 rsvd_3; + +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antsel_rx_keep_2: 1; /*@ex_intf_flg:1;*/ + u8 sgi_en: 1; + u8 rxsc: 2; + u8 idle_long: 1; + u8 r_ant_train_en: 1; + u8 ant_sel_b: 1; + u8 ant_sel: 1; +#else /*@_BIG_ENDIAN_ */ + u8 ant_sel: 1; + u8 ant_sel_b: 1; + u8 r_ant_train_en: 1; + u8 idle_long: 1; + u8 rxsc: 2; + u8 sgi_en: 1; + u8 antsel_rx_keep_2: 1;/*@ex_intf_flg:1;*/ +#endif +}; + +struct phy_status_rpt_8812 { + /* @DWORD 0*/ + u8 gain_trsw[2]; /*path-A and path-B {TRSW, gain[6:0] }*/ + u8 chl_num_LSB; /*@channel number[7:0]*/ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 chl_num_MSB : 2; /*@channel number[9:8]*/ + u8 sub_chnl : 4; /*sub-channel location[3:0]*/ + u8 r_RFMOD : 2; /*RF mode[1:0]*/ +#else /*@_BIG_ENDIAN_ */ + u8 r_RFMOD : 2; + u8 sub_chnl : 4; + u8 chl_num_MSB : 2; +#endif + + /* @DWORD 1*/ + u8 pwdb_all; /*@CCK signal quality / OFDM pwdb all*/ + s8 cfosho[2]; /*@CCK AGC report and CCK_BB_Power*/ + /*OFDM path-A and path-B short CFO*/ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 resvd_0 : 6; + u8 bt_RF_ch_MSB : 2; /*@8812A:2'b0 8814A: bt rf channel keep[7:6]*/ +#else /*@_BIG_ENDIAN_*/ + u8 bt_RF_ch_MSB : 2; + u8 resvd_0 : 6; +#endif + +/* @DWORD 2*/ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 ant_div_sw_a : 1; /*@8812A: ant_div_sw_a 8814A: 1'b0*/ + u8 ant_div_sw_b : 1; /*@8812A: ant_div_sw_b 8814A: 1'b0*/ + u8 bt_RF_ch_LSB : 6; /*@8812A: 6'b0 8814A: bt rf channel keep[5:0]*/ +#else /*@_BIG_ENDIAN_ */ + u8 bt_RF_ch_LSB : 6; + u8 ant_div_sw_b : 1; + u8 ant_div_sw_a : 1; +#endif + s8 cfotail[2]; /*@DW2 byte 1 DW2 byte 2 path-A and path-B CFO tail*/ + u8 PCTS_MSK_RPT_0; /*PCTS mask report[7:0]*/ + u8 PCTS_MSK_RPT_1; /*PCTS mask report[15:8]*/ + + /* @DWORD 3*/ + s8 rxevm[2]; /*@DW3 byte 1 DW3 byte 2 stream 1 and stream 2 RX EVM*/ + s8 rxsnr[2]; /*@DW3 byte 3 DW4 byte 0 path-A and path-B RX SNR*/ + + /* @DWORD 4*/ + u8 PCTS_MSK_RPT_2; /*PCTS mask report[23:16]*/ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 PCTS_MSK_RPT_3 : 6; /*PCTS mask report[29:24]*/ + u8 pcts_rpt_valid : 1; /*pcts_rpt_valid*/ + u8 resvd_1 : 1; /*@1'b0*/ +#else /*@_BIG_ENDIAN_*/ + u8 resvd_1 : 1; + u8 pcts_rpt_valid : 1; + u8 PCTS_MSK_RPT_3 : 6; +#endif + s8 rxevm_cd[2]; /*@8812A: 16'b0*/ + /*@8814A: stream 3 and stream 4 RX EVM*/ + /* @DWORD 5*/ + u8 csi_current[2]; /*@8812A: stream 1 and 2 CSI*/ + /*@8814A: path-C and path-D RX SNR*/ + u8 gain_trsw_cd[2]; /*path-C and path-D {TRSW, gain[6:0] }*/ + + /* @DWORD 6*/ + s8 sigevm; /*signal field EVM*/ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_antc : 3; /*@8812A: 3'b0 8814A: antidx_antc[2:0]*/ + u8 antidx_antd : 3; /*@8812A: 3'b0 8814A: antidx_antd[2:0]*/ + u8 dpdt_ctrl_keep : 1; /*@8812A: 1'b0 8814A: dpdt_ctrl_keep*/ + u8 GNT_BT_keep : 1; /*@8812A: 1'b0 8814A: GNT_BT_keep*/ +#else /*@_BIG_ENDIAN_*/ + u8 GNT_BT_keep : 1; + u8 dpdt_ctrl_keep : 1; + u8 antidx_antd : 3; + u8 antidx_antc : 3; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_anta : 3; /*@antidx_anta[2:0]*/ + u8 antidx_antb : 3; /*@antidx_antb[2:0]*/ + u8 hw_antsw_occur : 2; /*@1'b0*/ +#else /*@_BIG_ENDIAN_*/ + u8 hw_antsw_occur : 2; + u8 antidx_antb : 3; + u8 antidx_anta : 3; +#endif +}; + +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT == 1) + +__PACK struct phy_sts_rpt_jgr2_type0 { + /* @DW0 */ + u8 page_num; + u8 pwdb; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 gain : 6; + u8 rsvd_0 : 1; + u8 trsw : 1; +#else + u8 trsw : 1; + u8 rsvd_0 : 1; + u8 gain : 6; +#endif + u8 rsvd_1; + + /* @DW1 */ + u8 rsvd_2; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 rxsc : 4; + u8 agc_table : 4; +#else + u8 agc_table : 4; + u8 rxsc : 4; +#endif + u8 channel; + u8 band; + + /* @DW2 */ + u16 length; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_a : 3; + u8 antidx_b : 3; + u8 rsvd_3 : 2; + u8 antidx_c : 3; + u8 antidx_d : 3; + u8 rsvd_4 : 2; +#else + u8 rsvd_3 : 2; + u8 antidx_b : 3; + u8 antidx_a : 3; + u8 rsvd_4 : 2; + u8 antidx_d : 3; + u8 antidx_c : 3; +#endif + + /* @DW3 */ + u8 signal_quality; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 vga : 5; + u8 lna_l : 3; + u8 bb_power : 6; + u8 rsvd_9 : 1; + u8 lna_h : 1; +#else + u8 lna_l : 3; + u8 vga : 5; + u8 lna_h : 1; + u8 rsvd_9 : 1; + u8 bb_power : 6; +#endif + u8 rsvd_5; + + /* @DW4 */ + u32 rsvd_6; + + /* @DW5 */ + u32 rsvd_7; + + /* @DW6 */ + u32 rsvd_8; +}; + +__PACK struct phy_sts_rpt_jgr2_type1 { + /* @DW0 and DW1 */ + u8 page_num; + u8 pwdb[4]; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 l_rxsc : 4; + u8 ht_rxsc : 4; +#else + u8 ht_rxsc : 4; + u8 l_rxsc : 4; +#endif + u8 channel; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 band : 2; + u8 rsvd_0 : 1; + u8 hw_antsw_occu : 1; + u8 gnt_bt : 1; + u8 ldpc : 1; + u8 stbc : 1; + u8 beamformed : 1; +#else + u8 beamformed : 1; + u8 stbc : 1; + u8 ldpc : 1; + u8 gnt_bt : 1; + u8 hw_antsw_occu : 1; + u8 rsvd_0 : 1; + u8 band : 2; +#endif + + /* @DW2 */ + u16 lsig_length; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_a : 3; + u8 antidx_b : 3; + u8 rsvd_1 : 2; + u8 antidx_c : 3; + u8 antidx_d : 3; + u8 rsvd_2 : 2; +#else + u8 rsvd_1 : 2; + u8 antidx_b : 3; + u8 antidx_a : 3; + u8 rsvd_2 : 2; + u8 antidx_d : 3; + u8 antidx_c : 3; +#endif + + /* @DW3 */ + u8 paid; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 paid_msb : 1; + u8 gid : 6; + u8 rsvd_3 : 1; +#else + u8 rsvd_3 : 1; + u8 gid : 6; + u8 paid_msb : 1; +#endif + u8 intf_pos; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 intf_pos_msb : 1; + u8 rsvd_4 : 2; + u8 nb_intf_flag : 1; + u8 rf_mode : 2; + u8 rsvd_5 : 2; +#else + u8 rsvd_5 : 2; + u8 rf_mode : 2; + u8 nb_intf_flag : 1; + u8 rsvd_4 : 2; + u8 intf_pos_msb : 1; +#endif + + /* @DW4 */ + s8 rxevm[4]; /* s(8,1) */ + + /* @DW5 */ + s8 cfo_tail[4]; /* s(8,7) */ + + /* @DW6 */ + s8 rxsnr[4]; /* s(8,1) */ +}; + +__PACK struct phy_sts_rpt_jgr2_type2 { + /* @DW0 ane DW1 */ + u8 page_num; + u8 pwdb[4]; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 l_rxsc : 4; + u8 ht_rxsc : 4; +#else + u8 ht_rxsc : 4; + u8 l_rxsc : 4; +#endif + u8 channel; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 band : 2; + u8 rsvd_0 : 1; + u8 hw_antsw_occu : 1; + u8 gnt_bt : 1; + u8 ldpc : 1; + u8 stbc : 1; + u8 beamformed : 1; +#else + u8 beamformed : 1; + u8 stbc : 1; + u8 ldpc : 1; + u8 gnt_bt : 1; + u8 hw_antsw_occu : 1; + u8 rsvd_0 : 1; + u8 band : 2; +#endif + +/* @DW2 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 shift_l_map : 6; + u8 rsvd_1 : 2; +#else + u8 rsvd_1 : 2; + u8 shift_l_map : 6; +#endif + u8 cnt_pw2cca; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 agc_table_a : 4; + u8 agc_table_b : 4; + u8 agc_table_c : 4; + u8 agc_table_d : 4; +#else + u8 agc_table_b : 4; + u8 agc_table_a : 4; + u8 agc_table_d : 4; + u8 agc_table_c : 4; +#endif + + /* @DW3 ~ DW6*/ + u8 cnt_cca2agc_rdy; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 gain_a : 6; + u8 rsvd_2 : 1; + u8 trsw_a : 1; + u8 gain_b : 6; + u8 rsvd_3 : 1; + u8 trsw_b : 1; + u8 gain_c : 6; + u8 rsvd_4 : 1; + u8 trsw_c : 1; + u8 gain_d : 6; + u8 rsvd_5 : 1; + u8 trsw_d : 1; + u8 aagc_step_a : 2; + u8 aagc_step_b : 2; + u8 aagc_step_c : 2; + u8 aagc_step_d : 2; +#else + u8 trsw_a : 1; + u8 rsvd_2 : 1; + u8 gain_a : 6; + u8 trsw_b : 1; + u8 rsvd_3 : 1; + u8 gain_b : 6; + u8 trsw_c : 1; + u8 rsvd_4 : 1; + u8 gain_c : 6; + u8 trsw_d : 1; + u8 rsvd_5 : 1; + u8 gain_d : 6; + u8 aagc_step_d : 2; + u8 aagc_step_c : 2; + u8 aagc_step_b : 2; + u8 aagc_step_a : 2; +#endif + u8 ht_aagc_gain[4]; + u8 dagc_gain[4]; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 counter : 6; + u8 rsvd_6 : 2; + u8 syn_count : 5; + u8 rsvd_7 : 3; +#else + u8 rsvd_6 : 2; + u8 counter : 6; + u8 rsvd_7 : 3; + u8 syn_count : 5; +#endif +}; +#endif + +/*@==============================================*/ +#ifdef PHYSTS_3RD_TYPE_SUPPORT +__PACK struct phy_sts_rpt_jgr3_type0 { +/* @DW0 : Offset 0 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 page_num : 4; + u8 pkt_cnt : 2; + u8 channel_msb : 2; +#else + u8 channel_msb : 2; + u8 pkt_cnt : 2; + u8 page_num : 4; +#endif + u8 pwdb_a; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 gain_a : 6; + u8 rsvd_0 : 1; + u8 trsw : 1; +#else + u8 trsw : 1; + u8 rsvd_0 : 1; + u8 gain_a : 6; +#endif + +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 agc_table_b : 4; + u8 agc_table_c : 4; +#else + u8 agc_table_c : 4; + u8 agc_table_b : 4; +#endif + +/* @DW1 : Offset 4 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 rsvd_1 : 4; + u8 agc_table_d : 4; +#else + u8 agc_table_d : 4; + u8 rsvd_1 : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 l_rxsc : 4; + u8 agc_table_a : 4; +#else + u8 agc_table_a : 4; + u8 l_rxsc : 4; +#endif + u8 channel; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 band : 2; + u8 rsvd_2_1 : 1; + u8 hw_antsw_occur_keep_cck : 1; + u8 gnt_bt_keep_cck : 1; + u8 rsvd_2_2 : 1; + u8 path_sel_o : 2; +#else + u8 path_sel_o : 2; + u8 rsvd_2_2 : 1; + u8 gnt_bt_keep_cck : 1; + u8 hw_antsw_occur_keep_cck : 1; + u8 rsvd_2_1 : 1; + u8 band : 2; +#endif + + /* @DW2 : Offset 8 */ + u16 length; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_a : 4; + u8 antidx_b : 4; +#else + u8 antidx_b : 4; + u8 antidx_a : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_c : 4; + u8 antidx_d : 4; +#else + u8 antidx_d : 4; + u8 antidx_c : 4; +#endif + + /* @DW3 : Offset 12 */ + u8 signal_quality; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 vga_a : 5; + u8 lna_l_a : 3; +#else + u8 lna_l_a : 3; + u8 vga_a : 5; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 bb_power_a : 6; + u8 rsvd_3_1 : 1; + u8 lna_h_a : 1; +#else + + u8 lna_h_a : 1; + u8 rsvd_3_1 : 1; + u8 bb_power_a : 6; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 rxrate : 2; + u8 raterr : 1; + u8 lockbit : 1; + u8 sqloss : 1; + u8 mf_off : 1; + u8 rsvd_3_2 : 2; +#else + u8 rsvd_3_2 : 2; + u8 mf_off : 1; + u8 sqloss : 1; + u8 lockbit : 1; + u8 raterr : 1; + u8 rxrate : 2; +#endif + + /* @DW4 : Offset 16 */ + u8 pwdb_b; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 vga_b : 5; + u8 lna_l_b : 3; +#else + u8 lna_l_b : 3; + u8 vga_b : 5; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 bb_power_b : 6; + u8 rsvd_4_1 : 1; + u8 lna_h_b : 1; +#else + u8 lna_h_b : 1; + u8 rsvd_4_1 : 1; + u8 bb_power_b : 6; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 gain_b : 6; + u8 rsvd_4_2 : 2; +#else + u8 rsvd_4_2 : 2; + u8 gain_b : 6; +#endif + + /* @DW5 : Offset 20 */ + u8 pwdb_c; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 vga_c : 5; + u8 lna_l_c : 3; +#else + u8 lna_l_c : 3; + u8 vga_c : 5; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 bb_power_c : 6; + u8 rsvd_5_1 : 1; + u8 lna_h_c : 1; +#else + u8 lna_h_c : 1; + u8 rsvd_5_1 : 1; + u8 bb_power_c : 6; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 gain_c : 6; + u8 rsvd_5_2 : 2; +#else + u8 rsvd_5_2 : 2; + u8 gain_c : 6; +#endif + + /* @DW6 : Offset 24 */ + u8 pwdb_d; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 vga_d : 5; + u8 lna_l_d : 3; +#else + u8 lna_l_d : 3; + u8 vga_d : 5; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 bb_power_d : 6; + u8 rsvd_6_1 : 1; + u8 lna_h_d : 1; +#else + u8 lna_h_d : 1; + u8 rsvd_6_1 : 1; + u8 bb_power_d : 6; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 gain_d : 6; + u8 rsvd_6_2 : 2; +#else + u8 rsvd_6_2 : 2; + u8 gain_d : 6; +#endif +}; +#if(RTL8723F_SUPPORT) +__PACK struct phy_sts_rpt_jgr3_type6 { + /* judy_add_8723F_0512 */ +/* @DW0 : Offset 0 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 pop_idx : 4; + u8 pkt_cnt : 2; + u8 channel_msb : 2; +#else + u8 channel_msb : 2; + u8 pkt_cnt : 2; + u8 pop_idx : 4; +#endif + +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 agc_table_a : 4; + u8 rsvd_0 : 4; +#else + u8 rsvd_0 : 4; + u8 agc_table_a : 4; +#endif + u8 rsvd_1 : 8; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 trsw : 1; + u8 hw_antsw_occur_keep_cck : 1; + u8 gnt_bt_keep_cck : 1; + u8 rssi_msb : 3; + u8 rsvd_2 : 2; +#else + u8 rsvd_2 : 2; + u8 rssi_msb : 3; + u8 gnt_bt_keep_cck : 1; + u8 hw_antsw_occur_keep_cck : 1; + u8 trsw : 1; +#endif + +/* @DW1 : Offset 4 */ + u8 channel; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_a : 4; + u8 rsvd_2_1 : 4; +#else + u8 rsvd_2_1 : 4; + u8 antidx_a : 4; +#endif + u8 rsvd_2_2; + u8 mp_gain_idx_a; + +/* @DW2 : Offset 8 */ + u16 rsvd_3_1; + u8 rsvd_4_1; + u8 rssi; + +/* @DW3 : Offset 12 */ + u16 rsvd_4_2; + u8 rsvd_5_1; + u8 avg_cfo; +/* @DW4 : Offset 16 */ + u8 coarse_cfo; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 coarse_cfo_msb : 4; + u8 avg_cfo_msb : 4; +#else + u8 avg_cfo_msb : 4; + u8 coarse_cfo_msb : 4; +#endif + u8 evm_hdr; + u8 evm_pld; +/* @DW5 : Offset 20 */ + u32 rsvd_6_1; + u32 rsvd_7_1; +}; +#endif +__PACK struct phy_sts_rpt_jgr3_type1 { +/* @DW0 : Offset 0 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 page_num : 4; + u8 pkt_cnt : 2; + u8 channel_pri_msb : 2; +#else + u8 channel_pri_msb : 2; + u8 pkt_cnt : 2; + u8 page_num : 4; +#endif + u8 pwdb_a; + u8 pwdb_b; + u8 pwdb_c; + + /* @DW1 : Offset 4 */ + u8 pwdb_d; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 l_rxsc : 4; + u8 ht_rxsc : 4; +#else + u8 ht_rxsc : 4; + u8 l_rxsc : 4; +#endif + u8 channel_pri_lsb; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 band : 2; + u8 rsvd_0 : 2; + u8 gnt_bt : 1; + u8 ldpc : 1; + u8 stbc : 1; + u8 beamformed : 1; +#else + u8 beamformed : 1; + u8 stbc : 1; + u8 ldpc : 1; + u8 gnt_bt : 1; + u8 rsvd_0 : 2; + u8 band : 2; +#endif + + /* @DW2 : Offset 8 */ + u8 channel_sec_lsb; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 channel_sec_msb : 2; + u8 rsvd_1 : 2; + u8 hw_antsw_occur_a : 1; + u8 hw_antsw_occur_b : 1; + u8 hw_antsw_occur_c : 1; + u8 hw_antsw_occur_d : 1; +#else + u8 hw_antsw_occur_d : 1; + u8 hw_antsw_occur_c : 1; + u8 hw_antsw_occur_b : 1; + u8 hw_antsw_occur_a : 1; + u8 rsvd_1 : 2; + u8 channel_sec_msb : 2; + +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_a : 4; + u8 antidx_b : 4; +#else + u8 antidx_b : 4; + u8 antidx_a : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_c : 4; + u8 antidx_d : 4; +#else + u8 antidx_d : 4; + u8 antidx_c : 4; +#endif + + /* @DW3 : Offset 12 */ + u8 paid; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 paid_msb : 1; + u8 gid : 6; + u8 rsvd_3 : 1; +#else + u8 rsvd_3 : 1; + u8 gid : 6; + u8 paid_msb : 1; +#endif + u16 rsvd_4; +#if 0 + /*@ + u8 rsvd_4; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 rsvd_5: 6; + u8 rf_mode: 2; +#else + u8 rf_mode: 2; + u8 rsvd_5: 6; +#endif +*/ +#endif + /* @DW4 : Offset 16 */ + s8 rxevm[4]; /* s(8,1) */ + + /* @DW5 : Offset 20 */ + s8 cfo_tail[4]; /* s(8,7) */ + + /* @DW6 : Offset 24 */ + s8 rxsnr[4]; /* s(8,1) */ +}; + +__PACK struct phy_sts_rpt_jgr3_type2_3 { +/* Type2 is primary channel & type3 is secondary channel */ +/* @DW0 and DW1: Offest 0 and Offset 4 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 page_num : 4; + u8 pkt_cnt : 2; + u8 channel_msb : 2; +#else + u8 channel_msb : 2; + u8 pkt_cnt : 2; + u8 page_num : 4; +#endif + u8 pwdb[4]; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 l_rxsc : 4; + u8 ht_rxsc : 4; +#else + u8 ht_rxsc : 4; + u8 l_rxsc : 4; +#endif + u8 channel_lsb; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 band : 2; + u8 rsvd_0 : 2; + u8 gnt_bt : 1; + u8 ldpc : 1; + u8 stbc : 1; + u8 beamformed : 1; +#else + u8 beamformed : 1; + u8 stbc : 1; + u8 ldpc : 1; + u8 gnt_bt : 1; + u8 rsvd_0 : 2; + u8 band : 2; +#endif + +/* @DW2 : Offset 8 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 shift_l_map : 6; + u8 rsvd_1 : 2; +#else + u8 rsvd_1 : 2; + u8 shift_l_map : 6; +#endif + s8 pwed_th; /* @dynamic energy threshold S(8,2) */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 agc_table_a : 4; + u8 agc_table_b : 4; +#else + u8 agc_table_b : 4; + u8 agc_table_a : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 agc_table_c : 4; + u8 agc_table_d : 4; +#else + u8 agc_table_d : 4; + u8 agc_table_c : 4; +#endif + + /* @DW3 : Offset 12 */ + u8 cnt_cca2agc_rdy; /* Time(ns) = cnt_cca2agc_ready*25 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 mp_gain_a : 6; + u8 mp_gain_b_lsb : 2; +#else + u8 mp_gain_b_lsb : 2; + u8 mp_gain_a : 6; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 mp_gain_b_msb : 4; + u8 mp_gain_c_lsb : 4; +#else + u8 mp_gain_c_lsb : 4; + u8 mp_gain_b_msb : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 mp_gain_c_msb : 2; + u8 avg_noise_pwr_lsb : 4; + u8 rsvd_3 : 2; + /* u8 r_rfmod:2; */ +#else + /* u8 r_rfmod:2; */ + u8 rsvd_3 : 2; + u8 avg_noise_pwr_lsb : 4; + u8 mp_gain_c_msb : 2; +#endif + /* @DW4 ~ 5: offset 16 ~20 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 mp_gain_d : 6; + u8 is_freq_select_fading : 1; + u8 rsvd_2 : 1; +#else + u8 rsvd_2 : 1; + u8 is_freq_select_fading : 1; + u8 mp_gain_d : 6; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 aagc_step_a : 2; + u8 aagc_step_b : 2; + u8 aagc_step_c : 2; + u8 aagc_step_d : 2; +#else + u8 aagc_step_d : 2; + u8 aagc_step_c : 2; + u8 aagc_step_b : 2; + u8 aagc_step_a : 2; +#endif + u8 ht_aagc_gain[4]; + u8 dagc_gain[4]; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 counter : 6; + u8 syn_count_lsb : 2; +#else + u8 syn_count_lsb : 2; + u8 counter : 6; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 syn_count_msb : 3; + u8 avg_noise_pwr_msb : 5; +#else + u8 avg_noise_pwr_msb : 5; + u8 syn_count_msb : 3; +#endif +}; + +__PACK struct phy_sts_rpt_jgr3_type4 { +/* smart antenna */ +/* @DW0 and DW1 : offset 0 and 4 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 page_num : 4; + u8 pkt_cnt : 2; + u8 channel_msb : 2; +#else + u8 channel_msb : 2; + u8 pkt_cnt : 2; + u8 page_num : 4; +#endif + u8 pwdb[4]; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 l_rxsc : 4; + u8 ht_rxsc : 4; +#else + u8 ht_rxsc : 4; + u8 l_rxsc : 4; +#endif + u8 channel_lsb; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 band : 2; + u8 rsvd_0 : 2; + u8 gnt_bt : 1; + u8 ldpc : 1; + u8 stbc : 1; + u8 beamformed : 1; +#else + u8 beamformed : 1; + u8 stbc : 1; + u8 ldpc : 1; + u8 gnt_bt : 1; + u8 rsvd_0 : 1; + u8 band : 2; +#endif + +/* @DW2 : offset 8 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 bad_tone_cnt_min_eign_0 : 4; + u8 bad_tone_cnt_cn_excess_0 : 4; +#else + u8 bad_tone_cnt_cn_excess_0 : 4; + u8 bad_tone_cnt_min_eign_0 : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 training_done_a : 1; + u8 training_done_b : 1; + u8 training_done_c : 1; + u8 training_done_d : 1; + u8 hw_antsw_occur_a : 1; + u8 hw_antsw_occur_b : 1; + u8 hw_antsw_occur_c : 1; + u8 hw_antsw_occur_d : 1; +#else + u8 hw_antsw_occur_d : 1; + u8 hw_antsw_occur_c : 1; + u8 hw_antsw_occur_b : 1; + u8 hw_antsw_occur_a : 1; + u8 training_done_d : 1; + u8 training_done_c : 1; + u8 training_done_b : 1; + u8 training_done_a : 1; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_a : 4; + u8 antidx_b : 4; +#else + u8 antidx_b : 4; + u8 antidx_a : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_c : 4; + u8 antidx_d : 4; +#else + u8 antidx_d : 4; + u8 antidx_c : 4; +#endif +/* @DW3 : offset 12 */ + u8 tx_pkt_cnt; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 bad_tone_cnt_min_eign_1 : 4; + u8 bad_tone_cnt_cn_excess_1 : 4; +#else + u8 bad_tone_cnt_cn_excess_1 : 4; + u8 bad_tone_cnt_min_eign_1 : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 avg_cond_num_0 : 7; + u8 avg_cond_num_1_lsb : 1; +#else + u8 avg_cond_num_1_lsb : 1; + u8 avg_cond_num_0 : 7; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 avg_cond_num_1_msb : 6; + u8 rsvd_1 : 2; +#else + u8 rsvd_1 : 2; + u8 avg_cond_num_1_msb : 6; +#endif + + /* @DW4 : offset 16 */ + s8 rxevm[4]; /* s(8,1) */ + + /* @DW5 : offset 20 */ + u8 eigenvalue[4]; /* @eigenvalue or eigenvalue of seg0 (in dB) */ + + /* @DW6 : ofset 24 */ + s8 rxsnr[4]; /* s(8,1) */ +}; + +__PACK struct phy_sts_rpt_jgr3_type5 { +/* @Debug */ +/* @DW0 ane DW1 : offset 0 and 4 */ +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 page_num : 4; + u8 pkt_cnt : 2; + u8 channel_msb : 2; +#else + u8 channel_msb : 2; + u8 pkt_cnt : 2; + u8 page_num : 4; +#endif + u8 pwdb[4]; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 l_rxsc : 4; + u8 ht_rxsc : 4; +#else + u8 ht_rxsc : 4; + u8 l_rxsc : 4; +#endif + u8 channel_lsb; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 band : 2; + u8 rsvd_0 : 2; + u8 gnt_bt : 1; + u8 ldpc : 1; + u8 stbc : 1; + u8 beamformed : 1; +#else + u8 beamformed : 1; + u8 stbc : 1; + u8 ldpc : 1; + u8 gnt_bt : 1; + u8 rsvd_0 : 2; + u8 band : 2; +#endif + /* @DW2 : offset 8 */ + u8 rsvd_1; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 rsvd_2 : 4; + u8 hw_antsw_occur_a : 1; + u8 hw_antsw_occur_b : 1; + u8 hw_antsw_occur_c : 1; + u8 hw_antsw_occur_d : 1; +#else + u8 hw_antsw_occur_d : 1; + u8 hw_antsw_occur_c : 1; + u8 hw_antsw_occur_b : 1; + u8 hw_antsw_occur_a : 1; + u8 rsvd_2 : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_a : 4; + u8 antidx_b : 4; +#else + u8 antidx_b : 4; + u8 antidx_a : 4; +#endif +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 antidx_c : 4; + u8 antidx_d : 4; +#else + u8 antidx_d : 4; + u8 antidx_c : 4; +#endif + /* @DW3 : offset 12 */ + u8 tx_pkt_cnt; +#if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 inf_pos_0_A_flg : 1; + u8 inf_pos_1_A_flg : 1; + u8 inf_pos_0_B_flg : 1; + u8 inf_pos_1_B_flg : 1; + u8 inf_pos_0_C_flg : 1; + u8 inf_pos_1_C_flg : 1; + u8 inf_pos_0_D_flg : 1; + u8 inf_pos_1_D_flg : 1; +#else + u8 inf_pos_1_D_flg : 1; + u8 inf_pos_0_D_flg : 1; + u8 inf_pos_1_C_flg : 1; + u8 inf_pos_0_C_flg : 1; + u8 inf_pos_1_B_flg : 1; + u8 inf_pos_0_B_flg : 1; + u8 inf_pos_1_A_flg : 1; + u8 inf_pos_0_A_flg : 1; +#endif + u8 rsvd_3; + u8 rsvd_4; + /* @DW4 : offset 16 */ + u8 inf_pos_0_a; + u8 inf_pos_1_a; + u8 inf_pos_0_b; + u8 inf_pos_1_b; + /* @DW5 : offset 20 */ + u8 inf_pos_0_c; + u8 inf_pos_1_c; + u8 inf_pos_0_d; + u8 inf_pos_1_d; +}; + +__PACK struct phy_sts_rpt_jgr3_ofdm_cmn { + #if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 page_num : 4; + u8 pkt_cnt : 2; + u8 channel_msb : 2; + #else + u8 channel_msb : 2; + u8 pkt_cnt : 2; + u8 page_num : 4; + #endif + u8 pwdb[4]; + #if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 l_rxsc : 4; + u8 ht_rxsc : 4; + #else + u8 ht_rxsc : 4; + u8 l_rxsc : 4; + #endif + u8 channel_lsb; + #if (ODM_ENDIAN_TYPE == ODM_ENDIAN_LITTLE) + u8 band : 2; + u8 rsvd_0 : 2; + u8 gnt_bt : 1; + u8 ldpc : 1; + u8 stbc : 1; + u8 beamformed : 1; + #else + u8 beamformed : 1; + u8 stbc : 1; + u8 ldpc : 1; + u8 gnt_bt : 1; + u8 rsvd_0 : 1; + u8 band : 2; + #endif +}; +#endif /*@#ifdef PHYSTS_3RD_TYPE_SUPPORT*/ + +#ifdef PHYDM_PHYSTAUS_AUTO_SWITCH +void phydm_physts_auto_switch_jgr3_set(void *dm_void, boolean enable, + u8 bitmap_en); +#endif + +#if (ODM_PHY_STATUS_NEW_TYPE_SUPPORT == 1) +boolean +phydm_query_is_mu_api(struct dm_struct *phydm, u8 ppdu_idx, u8 *p_data_rate, + u8 *p_gid); +#endif + +void phydm_reset_phystatus_avg(struct dm_struct *dm); + +void phydm_reset_phystatus_statistic(struct dm_struct *dm); + +void phydm_reset_rssi_for_dm(struct dm_struct *dm, u8 station_id); + +void phydm_get_cck_rssi_table_from_reg(struct dm_struct *dm); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_normal_driver_rx_sniffer( + struct dm_struct *dm, + u8 *desc, + PRT_RFD_STATUS rt_rfd_status, + u8 *drv_info, + u8 phy_status); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +s32 phydm_signal_scale_mapping(struct dm_struct *dm, s32 curr_sig); +#endif + +boolean odm_phy_status_query(struct dm_struct *dm, + struct phydm_phyinfo_struct *phy_info, + u8 *phy_sts, + struct phydm_perpkt_info_struct *pktinfo); + +void phydm_rx_phy_status_init(void *dm_void); + +void phydm_physts_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +#endif /*@#ifndef __HALHWOUTSRC_H__*/ diff --git a/hal/phydm/phydm_pmac_tx_setting.c b/hal/phydm/phydm_pmac_tx_setting.c new file mode 100644 index 0000000..296f39c --- /dev/null +++ b/hal/phydm/phydm_pmac_tx_setting.c @@ -0,0 +1,584 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_PMAC_TX_SETTING_SUPPORT +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_start_cck_cont_tx_jgr3(void *dm_void, + struct phydm_pmac_info *tx_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + u8 rate = tx_info->tx_rate; /* HW rate */ + + /* if CCK block on? */ + if (!odm_get_bb_reg(dm, R_0x1c3c, BIT(1))) + odm_set_bb_reg(dm, R_0x1c3c, BIT(1), 0x1); + if (dm->support_ic_type & ODM_RTL8723F) { + odm_set_bb_reg(dm, R_0x2a08, BIT(21)|BIT(20), rate); + odm_set_bb_reg(dm, R_0x2a04, BIT(5), 0x0); /* turn on scrambler*/ + } else { + /* Turn Off All Test mode */ + odm_set_bb_reg(dm, R_0x1ca4, 0x7, 0x0); + + odm_set_bb_reg(dm, R_0x1a00, 0x3000, rate); + odm_set_bb_reg(dm, R_0x1a00, 0x3, 0x2); /* transmit mode */ + odm_set_bb_reg(dm, R_0x1a00, BIT(3), 0x1); /* turn on scrambler*/ + + /* Fix rate selection issue */ + odm_set_bb_reg(dm, R_0x1a70, BIT(14), 0x1); + /* set RX weighting for path I & Q to 0 */ + odm_set_bb_reg(dm, R_0x1a14, 0x300, 0x3); + /* set loopback mode */ + odm_set_bb_reg(dm, R_0x1c3c, BIT(4), 0x1); + } + pmac_tx->cck_cont_tx = true; + pmac_tx->ofdm_cont_tx = false; +} + +void phydm_stop_cck_cont_tx_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + + pmac_tx->cck_cont_tx = false; + pmac_tx->ofdm_cont_tx = false; + + if (dm->support_ic_type & ODM_RTL8723F) { + /* @Disable pmac tx_en*/ + odm_set_bb_reg(dm, R_0x2a04, BIT(5), 0x0); /* turn on scrambler*/ + } else { + odm_set_bb_reg(dm, R_0x1a00, 0x3, 0x0); /* normal mode */ + odm_set_bb_reg(dm, R_0x1a00, BIT(3), 0x1); /* turn on scrambler*/ + + /* back to default */ + odm_set_bb_reg(dm, R_0x1a70, BIT(14), 0x0); + odm_set_bb_reg(dm, R_0x1a14, 0x300, 0x0); + odm_set_bb_reg(dm, R_0x1c3c, BIT(4), 0x0); + } + /* BB Reset */ + odm_set_bb_reg(dm, R_0x1d0c, BIT(16), 0x0); + odm_set_bb_reg(dm, R_0x1d0c, BIT(16), 0x1); +} + +void phydm_start_ofdm_cont_tx_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + + /* 1. if OFDM block on */ + if (!odm_get_bb_reg(dm, R_0x1c3c, BIT(0))) + odm_set_bb_reg(dm, R_0x1c3c, BIT(0), 0x1); + if (!(dm->support_ic_type & ODM_RTL8723F)) { + + /* 2. set CCK test mode off, set to CCK normal mode */ + odm_set_bb_reg(dm, R_0x1a00, 0x3, 0x0); + + /* 3. turn on scramble setting */ + odm_set_bb_reg(dm, R_0x1a00, BIT(3), 0x1); + } + /* 4. Turn On Continue Tx and turn off the other test modes. */ + odm_set_bb_reg(dm, R_0x1ca4, 0x7, 0x1); + + pmac_tx->cck_cont_tx = false; + pmac_tx->ofdm_cont_tx = true; +} + +void phydm_stop_ofdm_cont_tx_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + + pmac_tx->cck_cont_tx = false; + pmac_tx->ofdm_cont_tx = false; + + /* Turn Off All Test mode */ + odm_set_bb_reg(dm, R_0x1ca4, 0x7, 0x0); + + /* Delay 10 ms */ + ODM_delay_ms(10); + + /* BB Reset */ + odm_set_bb_reg(dm, R_0x1d0c, BIT(16), 0x0); + odm_set_bb_reg(dm, R_0x1d0c, BIT(16), 0x1); +} + +void phydm_stop_pmac_tx_jgr3(void *dm_void, struct phydm_pmac_info *tx_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + u32 tmp = 0; + + odm_set_bb_reg(dm, R_0x1e70, 0xf, 0x2); /* TX Stop */ + if (dm->support_ic_type & ODM_RTL8723F) { + if (tx_info->mode == CONT_TX) { + if (pmac_tx->is_cck_rate) { + /* TX Stop */ + odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); + /* Clear BB cont tx */ + odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); + /* Clear PMAC cont tx */ + odm_set_bb_reg(dm, R_0x2a08, BIT(17), 0x0); + /* Clear TX Stop */ + odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); + phydm_stop_cck_cont_tx_jgr3(dm); + } else + phydm_stop_ofdm_cont_tx_jgr3(dm); + } else { + if (pmac_tx->is_cck_rate) { + /* packet_count = 0x1 */ + odm_set_bb_reg(dm, R_0x2a04, 0x03ff0000, 0x1); + /* @Disable pmac tx_en*/ + odm_set_bb_reg(dm, R_0x2a08, BIT(31), 0x0); + /* @Enable pmac tx_en*/ + odm_set_bb_reg(dm, R_0x2a08, BIT(31), 0x1); + phydm_stop_cck_cont_tx_jgr3(dm); + } + } + }else { + if (tx_info->mode == CONT_TX) { + if (pmac_tx->is_cck_rate) + phydm_stop_cck_cont_tx_jgr3(dm); + else + phydm_stop_ofdm_cont_tx_jgr3(dm); + } + } +} + +void phydm_set_mac_phy_txinfo_jgr3(void *dm_void, + struct phydm_pmac_info *tx_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + u32 tmp = 0; + + odm_set_bb_reg(dm, R_0xa58, 0x003f8000, tx_info->tx_rate); + + /*0x900[1] ndp_sound */ + odm_set_bb_reg(dm, R_0x900, BIT(1), tx_info->ndp_sound); + + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + tx_info->m_stbc = tx_info->m_stbc - 1; + #endif + /*0x900[27:24] txsc [29:28] bw [31:30] m_stbc */ + tmp = (tx_info->tx_sc) | ((tx_info->bw) << 4) | + ((tx_info->m_stbc) << 6); + odm_set_bb_reg(dm, R_0x900, 0xff000000, tmp); + + if (tx_info->tx_sc == 1) /*upper*/ + odm_set_bb_reg(dm, R_0x1ae0, 0x7000, 0x5); + else if (tx_info->tx_sc == 2) /*lower*/ + odm_set_bb_reg(dm, R_0x1ae0, 0x7000, 0x6); + else /* duplicate*/ + odm_set_bb_reg(dm, R_0x1ae0, 0x7000, 0x0); + + if (pmac_tx->is_ht_rate) { + odm_set_bb_reg(dm, R_0x900, BIT(0), 0x1); + odm_set_bb_reg(dm, R_0x900, BIT(2), 0x0); + } else if (pmac_tx->is_vht_rate) { + odm_set_bb_reg(dm, R_0x900, BIT(0), 0x0); + odm_set_bb_reg(dm, R_0x900, BIT(2), 0x1); + } else { + odm_set_bb_reg(dm, R_0x900, BIT(0), 0x0); + odm_set_bb_reg(dm, R_0x900, BIT(2), 0x0); + } + + /* for TX interval */ + odm_set_bb_reg(dm, R_0x9b8, MASKHWORD, tx_info->packet_period); +} + +void phydm_set_sig_jgr3(void *dm_void, struct phydm_pmac_info *tx_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + u32 tmp = 0; + + if (pmac_tx->is_cck_rate) + return; + + odm_set_bb_reg(dm, R_0x1eb4, 0xfffff, tx_info->packet_count); + + /* L-SIG */ + tmp = BYTE_2_DWORD(0, tx_info->lsig[2], tx_info->lsig[1], + tx_info->lsig[0]); + odm_set_bb_reg(dm, R_0x908, 0xffffff, tmp); + if (pmac_tx->is_ht_rate) { + /* HT SIG */ + tmp = BYTE_2_DWORD(0, tx_info->ht_sig[2], tx_info->ht_sig[1], + tx_info->ht_sig[0]); + odm_set_bb_reg(dm, R_0x90c, 0xffffff, tmp); + tmp = BYTE_2_DWORD(0, tx_info->ht_sig[5], tx_info->ht_sig[4], + tx_info->ht_sig[3]); + odm_set_bb_reg(dm, R_0x910, 0xffffff, tmp); + } else if (pmac_tx->is_vht_rate) { + /* VHT SIG A/B/serv_field/delimiter */ + tmp = BYTE_2_DWORD(0, tx_info->vht_sig_a[2], + tx_info->vht_sig_a[1], + tx_info->vht_sig_a[0]); + odm_set_bb_reg(dm, R_0x90c, 0xffffff, tmp); + tmp = BYTE_2_DWORD(0, tx_info->vht_sig_a[5], + tx_info->vht_sig_a[4], + tx_info->vht_sig_a[3]); + odm_set_bb_reg(dm, R_0x910, 0xffffff, tmp); + tmp = BYTE_2_DWORD(tx_info->vht_sig_b[3], tx_info->vht_sig_b[2], + tx_info->vht_sig_b[1], + tx_info->vht_sig_b[0]); + odm_set_bb_reg(dm, R_0x914, 0x1fffffff, tmp); + odm_set_bb_reg(dm, R_0x938, 0xff00, tx_info->vht_sig_b_crc); + + tmp = BYTE_2_DWORD(tx_info->vht_delimiter[3], + tx_info->vht_delimiter[2], + tx_info->vht_delimiter[1], + tx_info->vht_delimiter[0]); + odm_set_bb_reg(dm, R_0x940, MASKDWORD, tmp); + } +} + +void phydm_set_cck_preamble_hdr_jgr3(void *dm_void, + struct phydm_pmac_info *tx_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + u32 tmp = 0; + u8 rate = tx_info->tx_rate; /* HW rate */ + + if (!pmac_tx->is_cck_rate) + return; + + if (dm->support_ic_type & ODM_RTL8723F) { + #if (RTL8723F_SUPPORT) + odm_set_bb_reg(dm, R_0x2a04, 0x03ff0000, tx_info->packet_count); + odm_set_bb_reg(dm, R_0x2a08, BIT(22), tx_info->service_field_bit2); + odm_set_bb_reg(dm, R_0x2a08, BIT(21) | BIT(20), rate); + odm_set_bb_reg(dm, R_0x2a08, 0x1ffff, tx_info->packet_length); + /* turn on scrambler */ + odm_set_bb_reg(dm, R_0x2a04, BIT(5), 0x0); + + if (tx_info->is_short_preamble) + odm_set_bb_reg(dm, R_0x2a08, BIT(19), 0x1); + else + odm_set_bb_reg(dm, R_0x2a08, BIT(19), 0x0); + #endif + } else { + tmp = tx_info->packet_count | (tx_info->sfd << 16); + odm_set_bb_reg(dm, R_0x1e64, MASKDWORD, tmp); + tmp = tx_info->signal_field | (tx_info->service_field << 8) | + (tx_info->length << 16); + odm_set_bb_reg(dm, R_0x1e68, MASKDWORD, tmp); + tmp = BYTE_2_DWORD(0, 0, tx_info->crc16[1], tx_info->crc16[0]); + odm_set_bb_reg(dm, R_0x1e6c, MASKLWORD, tmp); + + if (tx_info->is_short_preamble) + odm_set_bb_reg(dm, R_0x1e6c, BIT(16), 0x0); + else + odm_set_bb_reg(dm, R_0x1e6c, BIT(16), 0x1); + } +} + +void phydm_set_mode_jgr3(void *dm_void, struct phydm_pmac_info *tx_info, + enum phydm_pmac_mode mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + + if (mode == CONT_TX) { + tx_info->packet_count = 1; + + if (pmac_tx->is_cck_rate) + phydm_start_cck_cont_tx_jgr3(dm, tx_info); + else + phydm_start_ofdm_cont_tx_jgr3(dm); + } +} + +void phydm_set_pmac_txon_jgr3(void *dm_void, struct phydm_pmac_info *tx_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + + odm_set_bb_reg(dm, R_0x1d08, BIT(0), 0x1); /*Turn on PMAC */ + + if (dm->support_ic_type & ODM_RTL8723F) { + if (pmac_tx->is_cck_rate) { + if (tx_info->mode == CONT_TX) { + /* BB and PMAC cont tx */ + odm_set_bb_reg(dm, R_0x2a08, BIT(17), 0x1); + odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); + } + /* TX CCK ON */ + odm_set_bb_reg(dm, R_0x2a08, BIT(31), 0x0); + odm_set_bb_reg(dm, R_0x2a08, BIT(31), 0x1); + } else { + odm_set_bb_reg(dm, R_0x1e70, 0xf, 0x0); /*TX Ofdm OFF */ + odm_set_bb_reg(dm, R_0x1e70, 0xf, 0x4); /*TX Ofdm ON */ + } + } else { + /*mac scramble seed setting, only in 8198F */ + #if (RTL8198F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8198F) + if (!odm_get_bb_reg(dm, R_0x1d10, BIT(16))) + odm_set_bb_reg(dm, R_0x1d10, BIT(16), 0x1); + #endif + + if (pmac_tx->is_cck_rate){ + odm_set_bb_reg(dm, R_0x1e70, 0xf, 0x8); /*TX CCK ON */ + odm_set_bb_reg(dm, R_0x1a84, BIT(31), 0x0); + } else { + odm_set_bb_reg(dm, R_0x1e70, 0xf, 0x4); /*TX Ofdm ON */ + } + } +} + +void phydm_set_pmac_tx_jgr3(void *dm_void, struct phydm_pmac_info *tx_info, + enum rf_path mpt_rf_path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_tx *pmac_tx = &dm->dm_pmac_tx_table; + + pmac_tx->is_cck_rate = phydm_is_cck_rate(dm, tx_info->tx_rate); + pmac_tx->is_ofdm_rate = phydm_is_ofdm_rate(dm, tx_info->tx_rate); + pmac_tx->is_ht_rate = phydm_is_ht_rate(dm, tx_info->tx_rate); + pmac_tx->is_vht_rate = phydm_is_vht_rate(dm, tx_info->tx_rate); + pmac_tx->path = mpt_rf_path; + + if (!tx_info->en_pmac_tx) { + phydm_stop_pmac_tx_jgr3(dm, tx_info); + return; + } + + phydm_set_mode_jgr3(dm, tx_info, tx_info->mode); + + if (pmac_tx->is_cck_rate) + phydm_set_cck_preamble_hdr_jgr3(dm, tx_info); + else + phydm_set_sig_jgr3(dm, tx_info); + + phydm_set_mac_phy_txinfo_jgr3(dm, tx_info); + phydm_set_pmac_txon_jgr3(dm, tx_info); +} + +void phydm_set_tmac_tx_jgr3(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /* Turn on TMAC */ + if (odm_get_bb_reg(dm, R_0x1d08, BIT(0))) + odm_set_bb_reg(dm, R_0x1d08, BIT(0), 0x0); + + /* mac scramble seed setting, only in 8198F */ + #if (RTL8198F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8198F) + if (odm_get_bb_reg(dm, R_0x1d10, BIT(16))) + odm_set_bb_reg(dm, R_0x1d10, BIT(16), 0x0); + #endif + + /* Turn on TMAC CCK */ + if (!(dm->support_ic_type & ODM_RTL8723F)) { + if (!odm_get_bb_reg(dm, R_0x1a84, BIT(31))) + odm_set_bb_reg(dm, R_0x1a84, BIT(31), 0x1); + } +} +#endif + +void phydm_start_cck_cont_tx(void *dm_void, struct phydm_pmac_info *tx_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_start_cck_cont_tx_jgr3(dm, tx_info); + #endif +} + +void phydm_stop_cck_cont_tx(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_stop_cck_cont_tx_jgr3(dm); + #endif +} + +void phydm_start_ofdm_cont_tx(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_start_ofdm_cont_tx_jgr3(dm); + #endif +} + +void phydm_stop_ofdm_cont_tx(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_stop_ofdm_cont_tx_jgr3(dm); + #endif +} + +void phydm_set_pmac_tx(void *dm_void, struct phydm_pmac_info *tx_info, + enum rf_path mpt_rf_path) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_set_pmac_tx_jgr3(dm, tx_info, mpt_rf_path); + #endif +} + +void phydm_set_tmac_tx(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + phydm_set_tmac_tx_jgr3(dm); + #endif +} + +void phydm_pmac_tx_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pmac_info tx_info; + char help[] = "-h"; + char dbg_buf[PHYDM_SNPRINT_SIZE] = {0}; + u32 var[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + u32 tx_cnt = 0x0; + u8 poll_cnt = 0x0; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var[0]); + + if (!(dm->support_ic_type & ODM_IC_JGR3_SERIES)) + return; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[pmac_tx] basic : {1} {rate_idx}(only 1M & 6M) {count}\n"); + } else { + for (i = 1; i < 7; i++) { + if (input[i + 1]) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var[i]); + } + } + + tx_info.en_pmac_tx = true; + tx_info.mode = PKTS_TX; + tx_info.ndp_sound = false; + tx_info.bw = CHANNEL_WIDTH_20; + tx_info.tx_sc = 0x0; /*duplicate*/ + tx_info.m_stbc = 0x0; /*disable*/ + tx_info.packet_period = 2000; /*d'500 us*/ + tx_info.tx_rate = (u8)var[1]; + tx_info.packet_count = (u32)var[2]; + + if (tx_info.tx_rate == ODM_RATE1M) { + tx_info.signal_field = 0xa; /*rate = 1M*/ + tx_info.service_field = 0x0; + if (dm->support_ic_type & ODM_RTL8723F) { + tx_info.service_field_bit2= 0x1; + tx_info.packet_length = 1000; /*1000 bytes*/ + } + tx_info.length = 8000; /*d'8000 us=1000 bytes*/ + tx_info.crc16[0] = 0x60; + tx_info.crc16[1] = 0x8e; + /*long preamble*/ + tx_info.is_short_preamble = false; + tx_info.sfd = 0xf3a0; + } else if (tx_info.tx_rate == ODM_RATE6M) { + /*l-sig[3:0] = rate = 6M = 0xb*/ + /*l-sig[16:5] = length = 1000 bytes*/ + /*l-sig[17] = parity = 1*/ + tx_info.lsig[0] = 0xb; + tx_info.lsig[1] = 0x7d; + tx_info.lsig[2] = 0x2; + } + phydm_print_rate_2_buff(dm, tx_info.tx_rate, dbg_buf, + PHYDM_SNPRINT_SIZE); + PDM_SNPF(out_len, used, output + used, out_len - used, + "rate=%s, count=%d, pkt_interval=500(us), length=1000(bytes)\n", + dbg_buf, tx_info.packet_count); + + if (phydm_stop_ic_trx(dm, PHYDM_SET) == PHYDM_SET_FAIL) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "check trx idle failed, please try again.\n"); + return; + } + + phydm_reset_bb_hw_cnt(dm); + phydm_set_pmac_tx_jgr3(dm, &tx_info, RF_PATH_A); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "pmac_tx enabled, please wait for tx_cnt = %d\n", + tx_info.packet_count); + while (1) { + if (phydm_is_cck_rate(dm, tx_info.tx_rate)) + tx_cnt = odm_get_bb_reg(dm, R_0x2de4, + MASKLWORD); + else + tx_cnt = odm_get_bb_reg(dm, R_0x2de0, + MASKLWORD); + + if (tx_cnt >= tx_info.packet_count || poll_cnt >= 10) + break; + + ODM_delay_ms(100); + poll_cnt++; + } + + if (tx_cnt < tx_info.packet_count) + PDM_SNPF(out_len, used, output + used, out_len - used, + "polling time out(1s), tx_cnt = %d\n", tx_cnt); + else + PDM_SNPF(out_len, used, output + used, out_len - used, + "pmac_tx finished, poll_cnt = %d\n", poll_cnt); + + tx_info.en_pmac_tx = false; + phydm_set_pmac_tx(dm, &tx_info, RF_PATH_A); + phydm_set_tmac_tx(dm); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Stop pmac_tx and turn on true mac mode.\n"); + + phydm_stop_ic_trx(dm, PHYDM_REVERT); + } + *_used = used; + *_out_len = out_len; +} +#endif \ No newline at end of file diff --git a/hal/phydm/phydm_pmac_tx_setting.h b/hal/phydm/phydm_pmac_tx_setting.h new file mode 100644 index 0000000..532219b --- /dev/null +++ b/hal/phydm/phydm_pmac_tx_setting.h @@ -0,0 +1,111 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_PMAC_TX_SETTING_H__ +#define __PHYDM_PMAC_TX_SETTING_H__ + +/*2020.03.16 Fix TxInfo content in B mode*/ +#define PMAC_TX_SETTING_VERSION "2.1" + +/* 1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ + +/* 1 ============================================================ + * 1 structure + * 1 ============================================================ + */ +struct phydm_pmac_info { + u8 en_pmac_tx:1; /*0: disable pmac 1: enable pmac */ + u8 mode:3; /*0: Packet TX 3:Continuous TX */ + u8 tx_rate; /*should be HW rate*/ + u8 tx_sc; + u8 is_short_preamble:1; + u8 ndp_sound:1; + u8 bw:3; /* 0:20 1:40 2:80Mhz */ + u8 m_stbc; /* bSTBC + 1 for WIN/CE, bSTBC for others*/ + u16 packet_period; + u32 packet_count; + u32 packet_length; + u8 packet_pattern; + u16 sfd; + u8 signal_field; + u8 service_field; + u8 service_field_bit2:1; + u16 length; + u8 crc16[2]; + u8 lsig[3]; + u8 ht_sig[6]; + u8 vht_sig_a[6]; + u8 vht_sig_b[4]; + u8 vht_sig_b_crc; + u8 vht_delimiter[4]; +}; + +struct phydm_pmac_tx { + boolean is_cck_rate; + boolean is_ofdm_rate; + boolean is_ht_rate; + boolean is_vht_rate; + boolean cck_cont_tx; + boolean ofdm_cont_tx; + u8 path; +}; + +/* 1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ + +enum phydm_pmac_mode { + NONE_TEST, + PKTS_TX, + PKTS_RX, + CONT_TX, + OFDM_SINGLE_TONE_TX, + CCK_CARRIER_SIPPRESSION_TX +}; + +/* 1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ +void phydm_start_cck_cont_tx(void *dm_void, struct phydm_pmac_info *tx_info); + +void phydm_stop_cck_cont_tx(void *dm_void); + +void phydm_start_ofdm_cont_tx(void *dm_void); + +void phydm_stop_ofdm_cont_tx(void *dm_void); + +void phydm_set_pmac_tx(void *dm_void, struct phydm_pmac_info *tx_info, + enum rf_path mpt_rf_path); + +void phydm_set_tmac_tx(void *dm_void); + +void phydm_pmac_tx_dbg(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); +#endif diff --git a/hal/phydm/phydm_pow_train.c b/hal/phydm/phydm_pow_train.c new file mode 100644 index 0000000..56bc241 --- /dev/null +++ b/hal/phydm/phydm_pow_train.c @@ -0,0 +1,171 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_POWER_TRAINING_SUPPORT +void phydm_reset_pt_para(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pow_train_stuc *pt_t = &dm->pow_train_table; + + pt_t->pow_train_score = 0; +} + +void phydm_update_power_training_state(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pow_train_stuc *pt_t = &dm->pow_train_table; + struct phydm_fa_struct *fa_cnt = &dm->false_alm_cnt; + struct ccx_info *ccx = &dm->dm_ccx_info; + u32 pt_score_tmp = ENABLE_PT_SCORE; + u32 crc_ok_cnt = 0; + u32 cca_cnt = 0; + + /*@is_disable_power_training is the key to H2C to disable/enable PT*/ + /*@if is_disable_power_training == 1, it will use largest power*/ + if (!(dm->support_ability & ODM_BB_PWR_TRAIN) || !dm->is_linked) { + dm->is_disable_power_training = true; + phydm_reset_pt_para(dm); + return; + } + + PHYDM_DBG(dm, DBG_PWR_TRAIN, "%s ======>\n", __func__); + + if (pt_t->pt_state == DISABLE_POW_TRAIN) { + dm->is_disable_power_training = true; + phydm_reset_pt_para(dm); + PHYDM_DBG(dm, DBG_PWR_TRAIN, "Disable PT\n"); + return; + + } else if (pt_t->pt_state == ENABLE_POW_TRAIN) { + dm->is_disable_power_training = false; + phydm_reset_pt_para(dm); + PHYDM_DBG(dm, DBG_PWR_TRAIN, "Enable PT\n"); + return; + + } else if (pt_t->pt_state == DYNAMIC_POW_TRAIN) { + PHYDM_DBG(dm, DBG_PWR_TRAIN, "Dynamic PT\n"); + + /* @Compute score */ + crc_ok_cnt = dm->phy_dbg_info.num_qry_phy_status_ofdm + + dm->phy_dbg_info.num_qry_phy_status_cck; + cca_cnt = fa_cnt->cnt_cca_all; +#if 0 + if (crc_ok_cnt > cca_cnt) { /*invalid situation*/ + pt_score_tmp = KEEP_PRE_PT_SCORE; + return; + } else if ((crc_ok_cnt + (crc_ok_cnt >> 1)) <= cca_cnt) { + /* @???crc_ok <= (2/3)*cca */ + pt_score_tmp = DISABLE_PT_SCORE; + dm->is_disable_power_training = true; + } else if ((crc_ok_cnt + (crc_ok_cnt >> 2)) <= cca_cnt) { + /* @???crc_ok <= (4/5)*cca */ + pt_score_tmp = KEEP_PRE_PT_SCORE; + } else { + /* @???crc_ok > (4/5)*cca */ + pt_score_tmp = ENABLE_PT_SCORE; + dm->is_disable_power_training = false; + } +#endif + if (ccx->nhm_ratio > 10) { + pt_score_tmp = DISABLE_PT_SCORE; + dm->is_disable_power_training = true; + } else if (ccx->nhm_ratio < 5) { + pt_score_tmp = ENABLE_PT_SCORE; + dm->is_disable_power_training = false; + } else { + pt_score_tmp = KEEP_PRE_PT_SCORE; + } + + PHYDM_DBG(dm, DBG_PWR_TRAIN, + "pkt_cnt{ofdm,cck,all} = {%d, %d, %d}, cnt_cca_all=%d\n", + dm->phy_dbg_info.num_qry_phy_status_ofdm, + dm->phy_dbg_info.num_qry_phy_status_cck, + crc_ok_cnt, cca_cnt); + + PHYDM_DBG(dm, DBG_PWR_TRAIN, "pt_score_tmp=%d\n", pt_score_tmp); + + /* smoothing */ + pt_t->pow_train_score = (pt_score_tmp << 4) + + (pt_t->pow_train_score >> 1) + + (pt_t->pow_train_score >> 2); + + pt_score_tmp = (pt_t->pow_train_score + 32) >> 6; + + PHYDM_DBG(dm, DBG_PWR_TRAIN, + "pow_train_score = %d, score after smoothing = %d, is_disable_PT = %d\n", + pt_t->pow_train_score, pt_score_tmp, + dm->is_disable_power_training); + } else { + PHYDM_DBG(dm, DBG_PWR_TRAIN, "[%s]warning\n", __func__); + } +} + +void phydm_pow_train_debug( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pow_train_stuc *pt_t = &dm->pow_train_table; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u32 i; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0: Auto PT, 1:enable, 2: disable}\n"); + } else { + for (i = 0; i < 10; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &var1[i]); + } + + if (var1[0] == 0) + pt_t->pt_state = DYNAMIC_POW_TRAIN; + else if (var1[0] == 1) + pt_t->pt_state = ENABLE_POW_TRAIN; + else if (var1[0] == 2) + pt_t->pt_state = DISABLE_POW_TRAIN; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "PT state = %d\n", pt_t->pt_state); + } + + *_used = used; + *_out_len = out_len; +} + +#endif diff --git a/hal/phydm/phydm_pow_train.h b/hal/phydm/phydm_pow_train.h new file mode 100644 index 0000000..f966607 --- /dev/null +++ b/hal/phydm/phydm_pow_train.h @@ -0,0 +1,84 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_POW_TRAIN_H__ +#define __PHYDM_POW_TRAIN_H__ + +#define POW_TRAIN_VERSION "1.0" /* @2017.07.0141 Dino, Add phydm_pow_train.h*/ + +/**************************************************************** + * 1 ============================================================ + * 1 Definition + * 1 ============================================================ + ***************************************************************/ + +#ifdef PHYDM_POWER_TRAINING_SUPPORT +/**************************************************************** + * 1 ============================================================ + * 1 structure + * 1 ============================================================ + ***************************************************************/ + +struct phydm_pow_train_stuc { + u8 pt_state; + u32 pow_train_score; +}; + +/**************************************************************** + * 1 ============================================================ + * 1 enumeration + * 1 ============================================================ + ***************************************************************/ + +enum pow_train_state { + DYNAMIC_POW_TRAIN = 0, + ENABLE_POW_TRAIN = 1, + DISABLE_POW_TRAIN = 2 +}; + +enum power_training_score { + DISABLE_PT_SCORE = 0, + KEEP_PRE_PT_SCORE = 1, + ENABLE_PT_SCORE = 2 +}; + +/**************************************************************** + * 1 ============================================================ + * 1 function prototype + * 1 ============================================================ + ***************************************************************/ + +void phydm_update_power_training_state( + void *dm_void); + +void phydm_pow_train_debug( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len); + +#endif +#endif diff --git a/hal/phydm/phydm_pre_define.h b/hal/phydm/phydm_pre_define.h new file mode 100644 index 0000000..f3fdfaf --- /dev/null +++ b/hal/phydm/phydm_pre_define.h @@ -0,0 +1,1020 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMPREDEFINE_H__ +#define __PHYDMPREDEFINE_H__ + +/**************************************************************** + * 1 ============================================================ + * 1 Definition + * 1 ============================================================ + ***************************************************************/ + +#define PHYDM_CODE_BASE "PHYDM_V049" +#define PHYDM_RELEASE_DATE "20200720.0" + +/*PHYDM API status*/ +#define PHYDM_SET_FAIL 0 +#define PHYDM_SET_SUCCESS 1 +#define PHYDM_SET_NO_NEED 3 + +/*PHYDM Set/Revert*/ +#define PHYDM_SET 1 +#define PHYDM_REVERT 2 + +/* @Max path of IC */ +/*N-IC*/ +#define MAX_PATH_NUM_8188E 1 +#define MAX_PATH_NUM_8188F 1 +#define MAX_PATH_NUM_8710B 1 +#define MAX_PATH_NUM_8723B 1 +#define MAX_PATH_NUM_8723D 1 +#define MAX_PATH_NUM_8703B 1 +#define MAX_PATH_NUM_8192E 2 +#define MAX_PATH_NUM_8192F 2 +#define MAX_PATH_NUM_8197F 2 +#define MAX_PATH_NUM_8198F 4 +#define MAX_PATH_NUM_8197G 2 +#define MAX_PATH_NUM_8721D 1 +#define MAX_PATH_NUM_8710C 1 +#define MAX_PATH_NUM_8723F 2 + +/*@AC-IC*/ +#define MAX_PATH_NUM_8821A 1 +#define MAX_PATH_NUM_8881A 1 +#define MAX_PATH_NUM_8821C 1 +#define MAX_PATH_NUM_8195B 1 +#define MAX_PATH_NUM_8812A 2 +#define MAX_PATH_NUM_8822B 2 +#define MAX_PATH_NUM_8822C 2 +#define MAX_PATH_NUM_8814A 4 +#define MAX_PATH_NUM_8814B 4 +#define MAX_PATH_NUM_8814C 4 +#define MAX_PATH_NUM_8195B 1 +#define MAX_PATH_NUM_8812F 2 + +/* @Max RF path */ +#define PHYDM_MAX_RF_PATH_N 2 /*@For old N-series IC*/ +#define PHYDM_MAX_RF_PATH 4 + +/* number of entry */ +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE)) + #ifdef DM_ODM_CE_MAC80211 + /* @defined in wifi.h (32+1) */ + #else + #define ASSOCIATE_ENTRY_NUM MACID_NUM_SW_LIMIT /* @Max size of asoc_entry[].*/ + #endif + #define ODM_ASSOCIATE_ENTRY_NUM ASSOCIATE_ENTRY_NUM +#elif(DM_ODM_SUPPORT_TYPE & (ODM_AP)) + #define ASSOCIATE_ENTRY_NUM NUM_STAT + #define ODM_ASSOCIATE_ENTRY_NUM (ASSOCIATE_ENTRY_NUM + 1) +#elif(DM_ODM_SUPPORT_TYPE & (ODM_IOT)) + #ifdef CONFIG_CONCURRENT_MODE + #define ASSOCIATE_ENTRY_NUM NUM_STA + 2 /*@2 is for station mod*/ + #else + #define ASSOCIATE_ENTRY_NUM NUM_STA /*@8 is for max size of asoc_entry[].*/ + #endif + #define ODM_ASSOCIATE_ENTRY_NUM ASSOCIATE_ENTRY_NUM +#else + #define ODM_ASSOCIATE_ENTRY_NUM (((ASSOCIATE_ENTRY_NUM + 1) * 3) + 1) +#endif + +/* @-----MGN rate--------------------------------- */ + +enum PDM_RATE_TYPE { + PDM_1SS = 1, /*VHT/HT 1SS*/ + PDM_2SS = 2, /*VHT/HT 2SS*/ + PDM_3SS = 3, /*VHT/HT 3SS*/ + PDM_4SS = 4, /*VHT/HT 4SS*/ + PDM_CCK = 11, /*@B*/ + PDM_OFDM = 12 /*@G*/ +}; + +enum ODM_MGN_RATE { + ODM_MGN_1M = 0x02, + ODM_MGN_2M = 0x04, + ODM_MGN_5_5M = 0x0B, + ODM_MGN_6M = 0x0C, + ODM_MGN_9M = 0x12, + ODM_MGN_11M = 0x16, + ODM_MGN_12M = 0x18, + ODM_MGN_18M = 0x24, + ODM_MGN_24M = 0x30, + ODM_MGN_36M = 0x48, + ODM_MGN_48M = 0x60, + ODM_MGN_54M = 0x6C, + ODM_MGN_MCS32 = 0x7F, + ODM_MGN_MCS0 = 0x80, + ODM_MGN_MCS1, + ODM_MGN_MCS2, + ODM_MGN_MCS3, + ODM_MGN_MCS4, + ODM_MGN_MCS5, + ODM_MGN_MCS6, + ODM_MGN_MCS7 = 0x87, + ODM_MGN_MCS8, + ODM_MGN_MCS9, + ODM_MGN_MCS10, + ODM_MGN_MCS11, + ODM_MGN_MCS12, + ODM_MGN_MCS13, + ODM_MGN_MCS14, + ODM_MGN_MCS15, + ODM_MGN_MCS16 = 0x90, + ODM_MGN_MCS17, + ODM_MGN_MCS18, + ODM_MGN_MCS19, + ODM_MGN_MCS20, + ODM_MGN_MCS21, + ODM_MGN_MCS22, + ODM_MGN_MCS23, + ODM_MGN_MCS24 = 0x98, + ODM_MGN_MCS25, + ODM_MGN_MCS26, + ODM_MGN_MCS27, + ODM_MGN_MCS28, + ODM_MGN_MCS29, + ODM_MGN_MCS30, + ODM_MGN_MCS31, + ODM_MGN_VHT1SS_MCS0 = 0xa0, + ODM_MGN_VHT1SS_MCS1, + ODM_MGN_VHT1SS_MCS2, + ODM_MGN_VHT1SS_MCS3, + ODM_MGN_VHT1SS_MCS4, + ODM_MGN_VHT1SS_MCS5, + ODM_MGN_VHT1SS_MCS6, + ODM_MGN_VHT1SS_MCS7, + ODM_MGN_VHT1SS_MCS8, + ODM_MGN_VHT1SS_MCS9, + ODM_MGN_VHT2SS_MCS0 = 0xaa, + ODM_MGN_VHT2SS_MCS1 = 0xab, + ODM_MGN_VHT2SS_MCS2, + ODM_MGN_VHT2SS_MCS3, + ODM_MGN_VHT2SS_MCS4, + ODM_MGN_VHT2SS_MCS5 = 0xaf, + ODM_MGN_VHT2SS_MCS6 = 0xb0, + ODM_MGN_VHT2SS_MCS7, + ODM_MGN_VHT2SS_MCS8, + ODM_MGN_VHT2SS_MCS9 = 0xb3, + ODM_MGN_VHT3SS_MCS0 = 0xb4, + ODM_MGN_VHT3SS_MCS1, + ODM_MGN_VHT3SS_MCS2, + ODM_MGN_VHT3SS_MCS3, + ODM_MGN_VHT3SS_MCS4, + ODM_MGN_VHT3SS_MCS5, + ODM_MGN_VHT3SS_MCS6, + ODM_MGN_VHT3SS_MCS7 = 0xbb, + ODM_MGN_VHT3SS_MCS8 = 0xbc, + ODM_MGN_VHT3SS_MCS9 = 0xbd, + ODM_MGN_VHT4SS_MCS0 = 0xbe, + ODM_MGN_VHT4SS_MCS1, + ODM_MGN_VHT4SS_MCS2, + ODM_MGN_VHT4SS_MCS3, + ODM_MGN_VHT4SS_MCS4, + ODM_MGN_VHT4SS_MCS5, + ODM_MGN_VHT4SS_MCS6, + ODM_MGN_VHT4SS_MCS7, + ODM_MGN_VHT4SS_MCS8, + ODM_MGN_VHT4SS_MCS9 = 0xc7, + ODM_MGN_UNKNOWN +}; + +#define ODM_MGN_MCS0_SG 0xc0 +#define ODM_MGN_MCS1_SG 0xc1 +#define ODM_MGN_MCS2_SG 0xc2 +#define ODM_MGN_MCS3_SG 0xc3 +#define ODM_MGN_MCS4_SG 0xc4 +#define ODM_MGN_MCS5_SG 0xc5 +#define ODM_MGN_MCS6_SG 0xc6 +#define ODM_MGN_MCS7_SG 0xc7 +#define ODM_MGN_MCS8_SG 0xc8 +#define ODM_MGN_MCS9_SG 0xc9 +#define ODM_MGN_MCS10_SG 0xca +#define ODM_MGN_MCS11_SG 0xcb +#define ODM_MGN_MCS12_SG 0xcc +#define ODM_MGN_MCS13_SG 0xcd +#define ODM_MGN_MCS14_SG 0xce +#define ODM_MGN_MCS15_SG 0xcf + +/* @-----DESC rate--------------------------------- */ + +#define ODM_RATEMCS15_SG 0x1c +#define ODM_RATEMCS32 0x20 + +enum phydm_ctrl_info_rate { + ODM_RATE1M = 0x00, + ODM_RATE2M = 0x01, + ODM_RATE5_5M = 0x02, + ODM_RATE11M = 0x03, +/* OFDM Rates, TxHT = 0 */ + ODM_RATE6M = 0x04, + ODM_RATE9M = 0x05, + ODM_RATE12M = 0x06, + ODM_RATE18M = 0x07, + ODM_RATE24M = 0x08, + ODM_RATE36M = 0x09, + ODM_RATE48M = 0x0A, + ODM_RATE54M = 0x0B, +/* @MCS Rates, TxHT = 1 */ + ODM_RATEMCS0 = 0x0C, + ODM_RATEMCS1 = 0x0D, + ODM_RATEMCS2 = 0x0E, + ODM_RATEMCS3 = 0x0F, + ODM_RATEMCS4 = 0x10, + ODM_RATEMCS5 = 0x11, + ODM_RATEMCS6 = 0x12, + ODM_RATEMCS7 = 0x13, + ODM_RATEMCS8 = 0x14, + ODM_RATEMCS9 = 0x15, + ODM_RATEMCS10 = 0x16, + ODM_RATEMCS11 = 0x17, + ODM_RATEMCS12 = 0x18, + ODM_RATEMCS13 = 0x19, + ODM_RATEMCS14 = 0x1A, + ODM_RATEMCS15 = 0x1B, + ODM_RATEMCS16 = 0x1C, + ODM_RATEMCS17 = 0x1D, + ODM_RATEMCS18 = 0x1E, + ODM_RATEMCS19 = 0x1F, + ODM_RATEMCS20 = 0x20, + ODM_RATEMCS21 = 0x21, + ODM_RATEMCS22 = 0x22, + ODM_RATEMCS23 = 0x23, + ODM_RATEMCS24 = 0x24, + ODM_RATEMCS25 = 0x25, + ODM_RATEMCS26 = 0x26, + ODM_RATEMCS27 = 0x27, + ODM_RATEMCS28 = 0x28, + ODM_RATEMCS29 = 0x29, + ODM_RATEMCS30 = 0x2A, + ODM_RATEMCS31 = 0x2B, + ODM_RATEVHTSS1MCS0 = 0x2C, + ODM_RATEVHTSS1MCS1 = 0x2D, + ODM_RATEVHTSS1MCS2 = 0x2E, + ODM_RATEVHTSS1MCS3 = 0x2F, + ODM_RATEVHTSS1MCS4 = 0x30, + ODM_RATEVHTSS1MCS5 = 0x31, + ODM_RATEVHTSS1MCS6 = 0x32, + ODM_RATEVHTSS1MCS7 = 0x33, + ODM_RATEVHTSS1MCS8 = 0x34, + ODM_RATEVHTSS1MCS9 = 0x35, + ODM_RATEVHTSS2MCS0 = 0x36, + ODM_RATEVHTSS2MCS1 = 0x37, + ODM_RATEVHTSS2MCS2 = 0x38, + ODM_RATEVHTSS2MCS3 = 0x39, + ODM_RATEVHTSS2MCS4 = 0x3A, + ODM_RATEVHTSS2MCS5 = 0x3B, + ODM_RATEVHTSS2MCS6 = 0x3C, + ODM_RATEVHTSS2MCS7 = 0x3D, + ODM_RATEVHTSS2MCS8 = 0x3E, + ODM_RATEVHTSS2MCS9 = 0x3F, + ODM_RATEVHTSS3MCS0 = 0x40, + ODM_RATEVHTSS3MCS1 = 0x41, + ODM_RATEVHTSS3MCS2 = 0x42, + ODM_RATEVHTSS3MCS3 = 0x43, + ODM_RATEVHTSS3MCS4 = 0x44, + ODM_RATEVHTSS3MCS5 = 0x45, + ODM_RATEVHTSS3MCS6 = 0x46, + ODM_RATEVHTSS3MCS7 = 0x47, + ODM_RATEVHTSS3MCS8 = 0x48, + ODM_RATEVHTSS3MCS9 = 0x49, + ODM_RATEVHTSS4MCS0 = 0x4A, + ODM_RATEVHTSS4MCS1 = 0x4B, + ODM_RATEVHTSS4MCS2 = 0x4C, + ODM_RATEVHTSS4MCS3 = 0x4D, + ODM_RATEVHTSS4MCS4 = 0x4E, + ODM_RATEVHTSS4MCS5 = 0x4F, + ODM_RATEVHTSS4MCS6 = 0x50, + ODM_RATEVHTSS4MCS7 = 0x51, + ODM_RATEVHTSS4MCS8 = 0x52, + ODM_RATEVHTSS4MCS9 = 0x53, +}; + +enum phydm_legacy_spec_rate { + PHYDM_SPEC_RATE_6M = 0xb, + PHYDM_SPEC_RATE_9M = 0xf, + PHYDM_SPEC_RATE_12M = 0xa, + PHYDM_SPEC_RATE_18M = 0xe, + PHYDM_SPEC_RATE_24M = 0x9, + PHYDM_SPEC_RATE_36M = 0xd, + PHYDM_SPEC_RATE_48M = 0x8, + PHYDM_SPEC_RATE_54M = 0xc +}; + +#define NUM_RATE_AC_4SS (ODM_RATEVHTSS4MCS9 + 1) +#define NUM_RATE_AC_3SS (ODM_RATEVHTSS3MCS9 + 1) +#define NUM_RATE_AC_2SS (ODM_RATEVHTSS2MCS9 + 1) +#define NUM_RATE_AC_1SS (ODM_RATEVHTSS1MCS9 + 1) +#define NUM_RATE_N_4SS (ODM_RATEMCS31 + 1) +#define NUM_RATE_N_3SS (ODM_RATEMCS23 + 1) +#define NUM_RATE_N_2SS (ODM_RATEMCS15 + 1) +#define NUM_RATE_N_1SS (ODM_RATEMCS7 + 1) + +/*Define from larger rate size to small rate size, DO NOT change the position*/ +/*[AC-4SS]*/ +#if (RTL8814B_SUPPORT) + #define PHY_NUM_RATE_IDX NUM_RATE_AC_4SS +/*[AC-3SS]*/ +#elif (RTL8814A_SUPPORT) + #define PHY_NUM_RATE_IDX NUM_RATE_AC_3SS +/*[AC-2SS]*/ +#elif (RTL8812A_SUPPORT || RTL8822B_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT) + #define PHY_NUM_RATE_IDX NUM_RATE_AC_2SS +/*[AC-1SS]*/ +#elif (RTL8881A_SUPPORT || RTL8821A_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8195B_SUPPORT) + #define PHY_NUM_RATE_IDX NUM_RATE_AC_1SS +/*[N-4SS]*/ +#elif (RTL8198F_SUPPORT) + #define PHY_NUM_RATE_IDX NUM_RATE_N_4SS +/*[N-2SS]*/ +#elif (RTL8192E_SUPPORT || RTL8197F_SUPPORT || RTL8192F_SUPPORT ||\ + RTL8197G_SUPPORT) + #define PHY_NUM_RATE_IDX NUM_RATE_N_2SS +/*[N-1SS]*/ +#elif (RTL8723B_SUPPORT || RTL8703B_SUPPORT || RTL8188E_SUPPORT || \ + RTL8188F_SUPPORT || RTL8723D_SUPPORT || RTL8195A_SUPPORT ||\ + RTL8710B_SUPPORT || RTL8721D_SUPPORT || RTL8710C_SUPPORT || RTL8723F_SUPPORT) + #define PHY_NUM_RATE_IDX NUM_RATE_N_1SS +#else + #define PHY_NUM_RATE_IDX NUM_RATE_AC_4SS +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #define CONFIG_SFW_SUPPORTED +#endif + +/**************************************************************** + * 1 ============================================================ + * 1 enumeration + * 1 ============================================================ + ***************************************************************/ + +/* ODM_CMNINFO_INTERFACE */ +enum odm_interface { + ODM_ITRF_PCIE = 0x1, + ODM_ITRF_USB = 0x2, + ODM_ITRF_SDIO = 0x4, + ODM_ITRF_ALL = 0x7, +}; + +enum phydm_api_host { + RUN_IN_FW = 0, + RUN_IN_DRIVER = 1, +}; + +/*@========[Run time IC flag] ===================================*/ + +enum phydm_ic { + ODM_RTL8188E = BIT(0), + ODM_RTL8812 = BIT(1), + ODM_RTL8821 = BIT(2), + ODM_RTL8192E = BIT(3), + ODM_RTL8723B = BIT(4), + ODM_RTL8814A = BIT(5), + ODM_RTL8881A = BIT(6), + ODM_RTL8822B = BIT(7), + ODM_RTL8703B = BIT(8), + ODM_RTL8195A = BIT(9), + ODM_RTL8188F = BIT(10), + ODM_RTL8723D = BIT(11), + ODM_RTL8197F = BIT(12), + ODM_RTL8821C = BIT(13), + ODM_RTL8814B = BIT(14), + ODM_RTL8198F = BIT(15), + ODM_RTL8710B = BIT(16), + ODM_RTL8192F = BIT(17), + ODM_RTL8822C = BIT(18), + ODM_RTL8195B = BIT(19), + ODM_RTL8812F = BIT(20), + ODM_RTL8197G = BIT(21), + ODM_RTL8721D = BIT(22), + ODM_RTL8710C = BIT(23), + ODM_RTL8723F = BIT(24) +}; + +#define ODM_IC_N_1SS (ODM_RTL8188E | ODM_RTL8188F | ODM_RTL8723B |\ + ODM_RTL8703B | ODM_RTL8723D | ODM_RTL8195A |\ + ODM_RTL8710B | ODM_RTL8721D | ODM_RTL8710C) +#define ODM_IC_N_2SS (ODM_RTL8192E | ODM_RTL8197F | ODM_RTL8192F) +#define ODM_IC_N_3SS 0 +#define ODM_IC_N_4SS 0 + +#define ODM_IC_AC_1SS (ODM_RTL8881A | ODM_RTL8821 | ODM_RTL8821C |\ + ODM_RTL8195B) +#define ODM_IC_AC_2SS (ODM_RTL8812 | ODM_RTL8822B) +#define ODM_IC_AC_3SS 0 +#define ODM_IC_AC_4SS (ODM_RTL8814A) + +#define ODM_IC_JGR3_1SS (ODM_RTL8723F) +#define ODM_IC_JGR3_2SS (ODM_RTL8822C | ODM_RTL8812F | ODM_RTL8197G) +#define ODM_IC_JGR3_3SS 0 +#define ODM_IC_JGR3_4SS (ODM_RTL8198F | ODM_RTL8814B) + +/*@====the following macro DO NOT need to update when adding a new IC======= */ +#define ODM_IC_1SS (ODM_IC_N_1SS | ODM_IC_AC_1SS | ODM_IC_JGR3_1SS) +#define ODM_IC_2SS (ODM_IC_N_2SS | ODM_IC_AC_2SS | ODM_IC_JGR3_2SS) +#define ODM_IC_3SS (ODM_IC_N_3SS | ODM_IC_AC_3SS | ODM_IC_JGR3_3SS) +#define ODM_IC_4SS (ODM_IC_N_4SS | ODM_IC_AC_4SS | ODM_IC_JGR3_4SS) + +#define PHYDM_IC_ABOVE_1SS (ODM_IC_1SS | ODM_IC_2SS | ODM_IC_3SS |\ + ODM_IC_4SS) +#define PHYDM_IC_ABOVE_2SS (ODM_IC_2SS | ODM_IC_3SS | ODM_IC_4SS) +#define PHYDM_IC_ABOVE_3SS (ODM_IC_3SS | ODM_IC_4SS) +#define PHYDM_IC_ABOVE_4SS ODM_IC_4SS + +#define ODM_IC_11N_SERIES (ODM_IC_N_1SS | ODM_IC_N_2SS | ODM_IC_N_3SS |\ + ODM_IC_N_4SS) +#define ODM_IC_11AC_SERIES (ODM_IC_AC_1SS | ODM_IC_AC_2SS |\ + ODM_IC_AC_3SS | ODM_IC_AC_4SS) +#define ODM_IC_JGR3_SERIES (ODM_IC_JGR3_1SS | ODM_IC_JGR3_2SS |\ + ODM_IC_JGR3_3SS | ODM_IC_JGR3_4SS) +/*@====================================================*/ + +#define ODM_IC_11AC_1_SERIES (ODM_RTL8812 | ODM_RTL8821 | ODM_RTL8881A) +#define ODM_IC_11AC_2_SERIES (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8821C |\ + ODM_RTL8195B) + +/*@[Phy status type]*/ +#define PHYSTS_2ND_TYPE_IC (ODM_RTL8197F | ODM_RTL8822B | ODM_RTL8723D |\ + ODM_RTL8821C | ODM_RTL8710B | ODM_RTL8195B |\ + ODM_RTL8192F | ODM_RTL8721D | ODM_RTL8710C) +#define PHYSTS_3RD_TYPE_IC (ODM_RTL8198F | ODM_RTL8814B | ODM_RTL8822C |\ + ODM_RTL8812F | ODM_RTL8197G | ODM_RTL8723F) +/*@[FW Type]*/ +#define PHYDM_IC_8051_SERIES (ODM_RTL8881A | ODM_RTL8812 | ODM_RTL8821 |\ + ODM_RTL8192E | ODM_RTL8723B | ODM_RTL8703B |\ + ODM_RTL8188F | ODM_RTL8192F | ODM_RTL8721D |\ + ODM_RTL8710C) +#define PHYDM_IC_3081_SERIES (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8197F |\ + ODM_RTL8821C | ODM_RTL8195B | ODM_RTL8198F |\ + ODM_RTL8822C | ODM_RTL8812F | ODM_RTL8814B |\ + ODM_RTL8197G | ODM_RTL8723F) +/*@[LA mode]*/ +#define PHYDM_IC_SUPPORT_LA_MODE (ODM_RTL8814A | ODM_RTL8822B | ODM_RTL8197F |\ + ODM_RTL8821C | ODM_RTL8195B | ODM_RTL8198F |\ + ODM_RTL8192F | ODM_RTL8822C | ODM_RTL8812F |\ + ODM_RTL8195B | ODM_RTL8814B | ODM_RTL8197G | ODM_RTL8723F) +/*@[BF]*/ +#define ODM_IC_TXBF_SUPPORT (ODM_RTL8192E | ODM_RTL8812 | ODM_RTL8821 |\ + ODM_RTL8814A | ODM_RTL8881A | ODM_RTL8822B |\ + ODM_RTL8197F | ODM_RTL8821C | ODM_RTL8195B |\ + ODM_RTL8198F | ODM_RTL8822C | ODM_RTL8812F |\ + ODM_RTL8814B | ODM_RTL8197G) +#define PHYDM_IC_SUPPORT_MU_BFEE (ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8814B |\ + ODM_RTL8195B | ODM_RTL8198F | ODM_RTL8822C |\ + ODM_RTL8812F | ODM_RTL8723F) +#define PHYDM_IC_SUPPORT_MU_BFER (ODM_RTL8822B | ODM_RTL8814B | ODM_RTL8198F |\ + ODM_RTL8822C | ODM_RTL8812F) + +#define PHYDM_IC_SUPPORT_MU (PHYDM_IC_SUPPORT_MU_BFEE |\ + PHYDM_IC_SUPPORT_MU_BFER) +/*@[PHYDM API]*/ +#define CMN_API_SUPPORT_IC (ODM_RTL8822B | ODM_RTL8197F | ODM_RTL8192F |\ + ODM_RTL8821C | ODM_RTL8195B | ODM_RTL8822C |\ + ODM_RTL8198F | ODM_RTL8812F | ODM_RTL8814B |\ + ODM_RTL8197G | ODM_RTL8721D | ODM_RTL8710C | ODM_RTL8723F) + +/* fw offload ability*/ +#define PHYDM_IC_SUPPORT_FW_PARAM_OFFLOAD (ODM_RTL8814A | ODM_RTL8822B |\ + ODM_RTL8821C | ODM_RTL8822C) + +/* halmac offload ability*/ +#define PHYDM_IC_SUPPORT_HALMAC_PARAM_OFFLOAD (ODM_RTL8822C | ODM_RTL8812F |\ + ODM_RTL8814B | ODM_RTL8723F) + +/*[CCX]*/ +#define PHYDM_IC_SUPPORT_FAHM (ODM_RTL8822B | ODM_RTL8821C | ODM_RTL8198F |\ + ODM_RTL8814B | ODM_RTL8822C | ODM_RTL8812F |\ + ODM_RTL8197G | ODM_RTL8723F) +#define PHYDM_IC_SUPPORT_IFS_CLM (ODM_RTL8822C | ODM_RTL8812F | ODM_RTL8197G | ODM_RTL8723F) + +/*[ARFR]*/ +/*for MAC HW control rate_id=0~12 and 2.4g vht mode(1ss/2ss) support*/ +#define PHYDM_IC_RATEID_IDX_TYPE2 (ODM_RTL8822B | ODM_RTL8822C | ODM_RTL8195B |\ + ODM_RTL8821C) + +/*@========[Compile time IC flag] ========================*/ +/*@========[AC-3/AC/N Support] ===========================*/ + +#if (RTL8814B_SUPPORT || RTL8198F_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) + #define PHYDM_IC_JGR3_SERIES_SUPPORT + #if (RTL8814B_SUPPORT || RTL8822C_SUPPORT || RTL8812F_SUPPORT) + #define PHYDM_IC_JGR3_80M_SUPPORT + #endif +#endif + +#if (RTL8822C_SUPPORT || RTL8812F_SUPPORT || RTL8814B_SUPPORT ||\ + RTL8723F_SUPPORT) + #define PHYDM_IC_HALMAC_PARAM_SUPPORT +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + + #ifdef RTK_AC_SUPPORT + #define ODM_IC_11AC_SERIES_SUPPORT 1 + #else + #define ODM_IC_11AC_SERIES_SUPPORT 0 + #endif + + #define ODM_IC_11N_SERIES_SUPPORT 1 + +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) + + #define ODM_IC_11AC_SERIES_SUPPORT 1 + #define ODM_IC_11N_SERIES_SUPPORT 1 + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) + + #define ODM_IC_11AC_SERIES_SUPPORT 1 + #define ODM_IC_11N_SERIES_SUPPORT 1 + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) + + #define ODM_IC_11AC_SERIES_SUPPORT 1 + #define ODM_IC_11N_SERIES_SUPPORT 1 + +#else /*ODM_CE*/ + + #if (RTL8188E_SUPPORT || RTL8723B_SUPPORT || RTL8192E_SUPPORT ||\ + RTL8195A_SUPPORT || RTL8703B_SUPPORT || RTL8188F_SUPPORT ||\ + RTL8723D_SUPPORT || RTL8197F_SUPPORT || RTL8710B_SUPPORT ||\ + RTL8192F_SUPPORT || RTL8721D_SUPPORT || RTL8710C_SUPPORT) + #define ODM_IC_11N_SERIES_SUPPORT 1 + #define ODM_IC_11AC_SERIES_SUPPORT 0 + #else + #define ODM_IC_11N_SERIES_SUPPORT 0 + #define ODM_IC_11AC_SERIES_SUPPORT 1 + #endif +#endif + +/*@===IC SS Compile Flag, prepare for code size reduction==============*/ +#if (RTL8188E_SUPPORT || RTL8188F_SUPPORT || RTL8723B_SUPPORT ||\ + RTL8703B_SUPPORT || RTL8723D_SUPPORT || RTL8881A_SUPPORT ||\ + RTL8821A_SUPPORT || RTL8821C_SUPPORT || RTL8195A_SUPPORT ||\ + RTL8710B_SUPPORT || RTL8195B_SUPPORT || RTL8721D_SUPPORT ||\ + RTL8710C_SUPPORT || RTL8723F_SUPPORT) + + #define PHYDM_COMPILE_IC_1SS +#endif + +#if (RTL8192E_SUPPORT || RTL8197F_SUPPORT || RTL8812A_SUPPORT ||\ + RTL8822B_SUPPORT || RTL8192F_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8197G_SUPPORT) + #define PHYDM_COMPILE_IC_2SS +#endif + +/*@#define PHYDM_COMPILE_IC_3SS*/ + +#if ((RTL8814B_SUPPORT) || (RTL8814A_SUPPORT) || (RTL8198F_SUPPORT)) + #define PHYDM_COMPILE_IC_4SS +#endif + +/*@==[ABOVE N-SS COMPILE FLAG]=================================================*/ +#if (defined(PHYDM_COMPILE_IC_1SS) || defined(PHYDM_COMPILE_IC_2SS) ||\ + defined(PHYDM_COMPILE_IC_3SS) || defined(PHYDM_COMPILE_IC_4SS)) + #define PHYDM_COMPILE_ABOVE_1SS +#endif + +#if (defined(PHYDM_COMPILE_IC_2SS) || defined(PHYDM_COMPILE_IC_3SS) ||\ + defined(PHYDM_COMPILE_IC_4SS)) + #define PHYDM_COMPILE_ABOVE_2SS +#endif + +#if (defined(PHYDM_COMPILE_IC_3SS) || defined(PHYDM_COMPILE_IC_4SS)) + #define PHYDM_COMPILE_ABOVE_3SS +#endif + +#if (defined(PHYDM_COMPILE_IC_4SS)) + #define PHYDM_COMPILE_ABOVE_4SS +#endif + +/*@==[Max RF path number among all compiled ICs]==============================*/ +/*@ ex: support 8814B & 8821C => size=4 */ +/*@ ex: support 8822C & 8821C => size=2 */ +#if (defined(PHYDM_COMPILE_IC_4SS)) + #define RF_PATH_MEM_SIZE 4 +#elif (defined(PHYDM_COMPILE_IC_3SS)) + #define RF_PATH_MEM_SIZE 3 +#elif (defined(PHYDM_COMPILE_IC_2SS)) + #define RF_PATH_MEM_SIZE 2 +#else + #define RF_PATH_MEM_SIZE 1 +#endif + +/*@========[New Phy-Status Support] ========================*/ +#if (RTL8197F_SUPPORT || RTL8723D_SUPPORT || RTL8822B_SUPPORT ||\ + RTL8821C_SUPPORT || RTL8710B_SUPPORT || RTL8195B_SUPPORT ||\ + RTL8192F_SUPPORT || RTL8721D_SUPPORT || RTL8710C_SUPPORT) + #define ODM_PHY_STATUS_NEW_TYPE_SUPPORT 1 +#else + #define ODM_PHY_STATUS_NEW_TYPE_SUPPORT 0 +#endif + +#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) + #define PHYSTS_3RD_TYPE_SUPPORT +#endif + +#ifdef PHYSTS_3RD_TYPE_SUPPORT + #define PHYSTS_AUTO_SWITCH_IC (ODM_RTL8822C) +#endif + +#if (RTL8198F_SUPPORT || RTL8814B_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8197G_SUPPORT || RTL8723F_SUPPORT) + #define BB_RAM_SUPPORT +#endif + +#if (RTL8821C_SUPPORT || RTL8822B_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8812F_SUPPORT || RTL8814B_SUPPORT || RTL8195B_SUPPORT ||\ + RTL8198F_SUPPORT) + #define PHYDM_COMPILE_MU +#endif + +#if (RTL8822B_SUPPORT) + #define CONFIG_MU_JAGUAR_2 +#endif + +#if (RTL8814B_SUPPORT || RTL8822C_SUPPORT || RTL8812F_SUPPORT) + #define CONFIG_MU_JAGUAR_3 +#endif + +#if (defined(CONFIG_MU_JAGUAR_2) || defined(CONFIG_MU_JAGUAR_3)) + #if (RTL8814B_SUPPORT) + #define MU_EX_MACID 76 + #elif (RTL8822B_SUPPORT || RTL8822C_SUPPORT || RTL8812F_SUPPORT) + #define MU_EX_MACID 30 + #endif +#endif +/*@============================================================================*/ + +#if (RTL8822B_SUPPORT || RTL8197F_SUPPORT || RTL8821C_SUPPORT ||\ + RTL8192F_SUPPORT || RTL8195B_SUPPORT || RTL8822C_SUPPORT ||\ + RTL8198F_SUPPORT || RTL8812F_SUPPORT || RTL8814B_SUPPORT ||\ + RTL8197G_SUPPORT || RTL8721D_SUPPORT || RTL8710C_SUPPORT || RTL8723F_SUPPORT) +#define PHYDM_COMMON_API_SUPPORT +#endif + +#define PHYDM_COMMON_API_IC (ODM_IC_JGR3_SERIES | ODM_RTL8822B |\ + ODM_RTL8197F | ODM_RTL8821C | ODM_RTL8192F | ODM_RTL8195B |\ + ODM_RTL8721D | ODM_RTL8710C) + +#if (RTL8188E_SUPPORT || RTL8192E_SUPPORT || RTL8821A_SUPPORT ||\ + RTL8812A_SUPPORT || RTL8723B_SUPPORT || RTL8703B_SUPPORT ||\ + RTL8195A_SUPPORT || RTL8814A_SUPPORT) +#define PHYDM_COMMON_API_NOT_SUPPORT +#endif + +#if (RTL8821C_SUPPORT || RTL8197F_SUPPORT || RTL8197G_SUPPORT) + #define CONFIG_RFE_BY_HW_INFO +#endif + +#define CCK_RATE_NUM 4 +#define OFDM_RATE_NUM 8 + +#define LEGACY_RATE_NUM 12 + +#define HT_RATE_NUM_4SS 32 +#define VHT_RATE_NUM_4SS 40 + +#define HT_RATE_NUM_3SS 24 +#define VHT_RATE_NUM_3SS 30 + +#define HT_RATE_NUM_2SS 16 +#define VHT_RATE_NUM_2SS 20 + +#define HT_RATE_NUM_1SS 8 +#define VHT_RATE_NUM_1SS 10 +#if (defined(PHYDM_COMPILE_ABOVE_4SS)) + #define HT_RATE_NUM HT_RATE_NUM_4SS + #define VHT_RATE_NUM VHT_RATE_NUM_4SS +#elif (defined(PHYDM_COMPILE_ABOVE_3SS)) + #define HT_RATE_NUM HT_RATE_NUM_3SS + #define VHT_RATE_NUM VHT_RATE_NUM_3SS +#elif (defined(PHYDM_COMPILE_ABOVE_2SS)) + #define HT_RATE_NUM HT_RATE_NUM_2SS + #define VHT_RATE_NUM VHT_RATE_NUM_2SS +#else + #define HT_RATE_NUM HT_RATE_NUM_1SS + #define VHT_RATE_NUM VHT_RATE_NUM_1SS +#endif + +#define LOW_BW_RATE_NUM VHT_RATE_NUM + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +#define SECOND_CH_AT_LSB 2 /*@primary CH @ MSB, SD4: HAL_PRIME_CHNL_OFFSET_UPPER*/ +#define SECOND_CH_AT_USB 1 /*@primary CH @ LSB, SD4: HAL_PRIME_CHNL_OFFSET_LOWER*/ +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#define SECOND_CH_AT_LSB 2 /*@primary CH @ MSB, SD7: HAL_PRIME_CHNL_OFFSET_UPPER*/ +#define SECOND_CH_AT_USB 1 /*@primary CH @ LSB, SD7: HAL_PRIME_CHNL_OFFSET_LOWER*/ +#else /*if (DM_ODM_SUPPORT_TYPE == ODM_AP)*/ +#define SECOND_CH_AT_LSB 1 /*@primary CH @ MSB, SD8: HT_2NDCH_OFFSET_BELOW*/ +#define SECOND_CH_AT_USB 2 /*@primary CH @ LSB, SD8: HT_2NDCH_OFFSET_ABOVE*/ +#endif + +enum phydm_ic_ip { + PHYDM_IC_N = 0, + PHYDM_IC_AC = 1, + PHYDM_IC_JGR3 = 2 +}; + +enum phydm_phy_sts_type { + PHYDM_PHYSTS_TYPE_1 = 1, + PHYDM_PHYSTS_TYPE_2 = 2, + PHYDM_PHYSTS_TYPE_3 = 3 +}; + +/* ODM_CMNINFO_CUT_VER */ +enum odm_cut_version { + ODM_CUT_A = 0, + ODM_CUT_B = 1, + ODM_CUT_C = 2, + ODM_CUT_D = 3, + ODM_CUT_E = 4, + ODM_CUT_F = 5, + ODM_CUT_G = 6, + ODM_CUT_H = 7, + ODM_CUT_I = 8, + ODM_CUT_J = 9, + ODM_CUT_K = 10, + ODM_CUT_L = 11, + ODM_CUT_M = 12, + ODM_CUT_N = 13, + ODM_CUT_O = 14, + ODM_CUT_TEST = 15, +}; + +/* ODM_CMNINFO_FAB_VER */ +enum odm_fab { + ODM_TSMC = 0, + ODM_UMC = 1, +}; + +/* ODM_CMNINFO_OP_MODE */ +enum odm_operation_mode { + ODM_NO_LINK = BIT(0), + ODM_LINK = BIT(1), + ODM_SCAN = BIT(2), + ODM_POWERSAVE = BIT(3), + ODM_AP_MODE = BIT(4), + ODM_CLIENT_MODE = BIT(5), + ODM_AD_HOC = BIT(6), + ODM_WIFI_DIRECT = BIT(7), + ODM_WIFI_DISPLAY = BIT(8), +}; + +/* ODM_CMNINFO_WM_MODE */ +#if (DM_ODM_SUPPORT_TYPE & (ODM_CE)) +enum odm_wireless_mode { + ODM_WM_UNKNOW = 0x0, + ODM_WM_B = BIT(0), + ODM_WM_G = BIT(1), + ODM_WM_A = BIT(2), + ODM_WM_N24G = BIT(3), + ODM_WM_N5G = BIT(4), + ODM_WM_AUTO = BIT(5), + ODM_WM_AC = BIT(6), +}; +#else +enum odm_wireless_mode { + ODM_WM_UNKNOWN = 0x00,/*@0x0*/ + ODM_WM_A = BIT(0), /* @0x1*/ + ODM_WM_B = BIT(1), /* @0x2*/ + ODM_WM_G = BIT(2),/* @0x4*/ + ODM_WM_AUTO = BIT(3),/* @0x8*/ + ODM_WM_N24G = BIT(4),/* @0x10*/ + ODM_WM_N5G = BIT(5),/* @0x20*/ + ODM_WM_AC_5G = BIT(6),/* @0x40*/ + ODM_WM_AC_24G = BIT(7),/* @0x80*/ + ODM_WM_AC_ONLY = BIT(8),/* @0x100*/ + ODM_WM_MAX = BIT(11)/* @0x800*/ + +}; +#endif + +/* ODM_CMNINFO_BAND */ +enum odm_band_type { +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + ODM_BAND_2_4G = BIT(0), + ODM_BAND_5G = BIT(1), +#else + ODM_BAND_2_4G = 0, + ODM_BAND_5G, + ODM_BAND_ON_BOTH, + ODM_BANDMAX +#endif +}; + +enum odm_rf_band { + ODM_RF_BAND_2G = 0, + ODM_RF_BAND_5G_LOW = 1, + ODM_RF_BAND_5G_MID = 2, + ODM_RF_BAND_5G_HIGH = 3, +}; + +/* ODM_CMNINFO_SEC_CHNL_OFFSET */ +enum phydm_sec_chnl_offset { + PHYDM_DONT_CARE = 0, + PHYDM_BELOW = 1, + PHYDM_ABOVE = 2 +}; + +/* ODM_CMNINFO_SEC_MODE */ +enum odm_security { + ODM_SEC_OPEN = 0, + ODM_SEC_WEP40 = 1, + ODM_SEC_TKIP = 2, + ODM_SEC_RESERVE = 3, + ODM_SEC_AESCCMP = 4, + ODM_SEC_WEP104 = 5, + ODM_WEP_WPA_MIXED = 6, /* WEP + WPA */ + ODM_SEC_SMS4 = 7, +}; + +/* ODM_CMNINFO_CHNL */ + +/* ODM_CMNINFO_BOARD_TYPE */ +enum odm_board_type { + ODM_BOARD_DEFAULT = 0, /* The DEFAULT case. */ + ODM_BOARD_MINICARD = BIT(0), /* @0 = non-mini card, 1= mini card. */ + ODM_BOARD_SLIM = BIT(1), /* @0 = non-slim card, 1 = slim card */ + ODM_BOARD_BT = BIT(2), /* @0 = without BT card, 1 = with BT */ + ODM_BOARD_EXT_PA = BIT(3), /* @0 = no 2G ext-PA, 1 = existing 2G ext-PA */ + ODM_BOARD_EXT_LNA = BIT(4), /* @0 = no 2G ext-LNA, 1 = existing 2G ext-LNA */ + ODM_BOARD_EXT_TRSW = BIT(5), /* @0 = no ext-TRSW, 1 = existing ext-TRSW */ + ODM_BOARD_EXT_PA_5G = BIT(6), /* @0 = no 5G ext-PA, 1 = existing 5G ext-PA */ + ODM_BOARD_EXT_LNA_5G = BIT(7), /* @0 = no 5G ext-LNA, 1 = existing 5G ext-LNA */ +}; + +enum odm_package_type { + ODM_PACKAGE_DEFAULT = 0, + ODM_PACKAGE_QFN68 = BIT(0), + ODM_PACKAGE_TFBGA90 = BIT(1), + ODM_PACKAGE_TFBGA79 = BIT(2), +}; + +enum odm_type_gpa { + TYPE_GPA0 = 0x0000, + TYPE_GPA1 = 0x0055, + TYPE_GPA2 = 0x00AA, + TYPE_GPA3 = 0x00FF, + TYPE_GPA4 = 0x5500, + TYPE_GPA5 = 0x5555, + TYPE_GPA6 = 0x55AA, + TYPE_GPA7 = 0x55FF, + TYPE_GPA8 = 0xAA00, + TYPE_GPA9 = 0xAA55, + TYPE_GPA10 = 0xAAAA, + TYPE_GPA11 = 0xAAFF, + TYPE_GPA12 = 0xFF00, + TYPE_GPA13 = 0xFF55, + TYPE_GPA14 = 0xFFAA, + TYPE_GPA15 = 0xFFFF, +}; + +enum odm_type_apa { + TYPE_APA0 = 0x0000, + TYPE_APA1 = 0x0055, + TYPE_APA2 = 0x00AA, + TYPE_APA3 = 0x00FF, + TYPE_APA4 = 0x5500, + TYPE_APA5 = 0x5555, + TYPE_APA6 = 0x55AA, + TYPE_APA7 = 0x55FF, + TYPE_APA8 = 0xAA00, + TYPE_APA9 = 0xAA55, + TYPE_APA10 = 0xAAAA, + TYPE_APA11 = 0xAAFF, + TYPE_APA12 = 0xFF00, + TYPE_APA13 = 0xFF55, + TYPE_APA14 = 0xFFAA, + TYPE_APA15 = 0xFFFF, +}; + +enum odm_type_glna { + TYPE_GLNA0 = 0x0000, + TYPE_GLNA1 = 0x0055, + TYPE_GLNA2 = 0x00AA, + TYPE_GLNA3 = 0x00FF, + TYPE_GLNA4 = 0x5500, + TYPE_GLNA5 = 0x5555, + TYPE_GLNA6 = 0x55AA, + TYPE_GLNA7 = 0x55FF, + TYPE_GLNA8 = 0xAA00, + TYPE_GLNA9 = 0xAA55, + TYPE_GLNA10 = 0xAAAA, + TYPE_GLNA11 = 0xAAFF, + TYPE_GLNA12 = 0xFF00, + TYPE_GLNA13 = 0xFF55, + TYPE_GLNA14 = 0xFFAA, + TYPE_GLNA15 = 0xFFFF, +}; + +enum odm_type_alna { + TYPE_ALNA0 = 0x0000, + TYPE_ALNA1 = 0x0055, + TYPE_ALNA2 = 0x00AA, + TYPE_ALNA3 = 0x00FF, + TYPE_ALNA4 = 0x5500, + TYPE_ALNA5 = 0x5555, + TYPE_ALNA6 = 0x55AA, + TYPE_ALNA7 = 0x55FF, + TYPE_ALNA8 = 0xAA00, + TYPE_ALNA9 = 0xAA55, + TYPE_ALNA10 = 0xAAAA, + TYPE_ALNA11 = 0xAAFF, + TYPE_ALNA12 = 0xFF00, + TYPE_ALNA13 = 0xFF55, + TYPE_ALNA14 = 0xFFAA, + TYPE_ALNA15 = 0xFFFF, +}; + +#if (RTL8721D_SUPPORT) +/* ODM_CMNINFO_POWER_VOLTAGE */ +enum odm_power_voltage { + ODM_POWER_18V = 0, + ODM_POWER_33V = 1, +}; + +/* ODM_CMNINFO_ANTDIV_GPIO */ +enum odm_antdiv_gpio { + ANTDIV_GPIO_PA2PA4 = 0, + ANTDIV_GPIO_PA5PA6 = 1, + ANTDIV_GPIO_PA12PA13 = 2, + ANTDIV_GPIO_PA14PA15 = 3, + ANTDIV_GPIO_PA16PA17 = 4, + ANTDIV_GPIO_PB1PB2 = 5, + ANTDIV_GPIO_PB26PB29 = 6, + ANTDIV_GPIO_PB1PB2PB26 = 7, // add by Jiao Qi for AmebaD SP3T only +}; + +/* ODM_CMNINFO_PEAK_DETECT_MODE */ +enum odm_peak_detect_mode { + ODM_PD_DIS = 0, + ODM_PD_ENG = 1, + ODM_PD_ENA = 2, + ODM_PD_ENALL = 3, +}; +#endif + +#define PAUSE_FAIL 0 +#define PAUSE_SUCCESS 1 + +enum odm_parameter_init { + ODM_PRE_SETTING = 0, + ODM_POST_SETTING = 1, + ODM_INIT_FW_SETTING = 2, + ODM_PRE_RF_SET = 3, + ODM_POST_RF_SET = 4 +}; + +enum phydm_pause_type { + PHYDM_PAUSE = 1, /*Pause & Set new value*/ + PHYDM_PAUSE_NO_SET = 2, /*Pause & Stay in current value*/ + PHYDM_RESUME = 3 +}; + +enum phydm_backup_type { + PHYDM_BACKUP = 1, + PHYDM_RESTORE = 2 +}; + +enum phydm_pause_level { + PHYDM_PAUSE_RELEASE = -1, + PHYDM_PAUSE_LEVEL_0 = 0, /* @Low Priority function */ + PHYDM_PAUSE_LEVEL_1 = 1, /* @Middle Priority function */ + PHYDM_PAUSE_LEVEL_2 = 2, /* @High priority function (ex: Check hang function) */ + PHYDM_PAUSE_LEVEL_3 = 3, /* @Debug function (the highest priority) */ + PHYDM_PAUSE_MAX_NUM = 4 +}; + +enum phydm_dis_hw_fun { + HW_FUN_DIS = 0, /*@Disable a cetain HW function & backup the original value*/ + HW_FUN_RESUME = 1 /*Revert */ +}; + +#endif diff --git a/hal/phydm/phydm_precomp.h b/hal/phydm/phydm_precomp.h new file mode 100644 index 0000000..c30584e --- /dev/null +++ b/hal/phydm/phydm_precomp.h @@ -0,0 +1,651 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __ODM_PRECOMP_H__ +#define __ODM_PRECOMP_H__ + +#include "phydm_types.h" +#include "halrf/halrf_features.h" + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "Precomp.h" /* @We need to include mp_precomp.h due to batch file setting. */ +#else + #define TEST_FALG___ 1 +#endif + +/* @2 Config Flags and Structs - defined by each ODM type */ + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "../8192cd_cfg.h" + #include "../odm_inc.h" + + #include "../8192cd.h" + #include "../8192cd_util.h" + #include "../8192cd_hw.h" + #ifdef _BIG_ENDIAN_ + #define ODM_ENDIAN_TYPE ODM_ENDIAN_BIG + #else + #define ODM_ENDIAN_TYPE ODM_ENDIAN_LITTLE + #endif + + #include "../8192cd_headers.h" + #include "../8192cd_debug.h" + + #if defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) + #define INIT_TIMER_EVENT_ENTRY(_entry, _func, _data) \ + do { \ + _rtw_init_listhead(&(_entry)->list); \ + (_entry)->data = (_data); \ + (_entry)->function = (_func); \ + } while (0) + #endif + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #ifdef DM_ODM_CE_MAC80211 + #include "../wifi.h" + #include "rtl_phydm.h" + #elif defined(DM_ODM_CE_MAC80211_V2) + #include "../main.h" + #include "../hw.h" + #include "../fw.h" + #endif + #define __PACK + #define __WLAN_ATTRIB_PACK__ +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "mp_precomp.h" + #define ODM_ENDIAN_TYPE ODM_ENDIAN_LITTLE + #define __PACK + #define __WLAN_ATTRIB_PACK__ +#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) + #include + #include + #define ODM_ENDIAN_TYPE ODM_ENDIAN_LITTLE + #define __PACK +#endif + +/* @2 OutSrc Header Files */ + +#include "phydm.h" +#include "phydm_hwconfig.h" +#include "phydm_phystatus.h" +#include "phydm_debug.h" +#include "phydm_regdefine11ac.h" +#include "phydm_regdefine11n.h" +#include "phydm_interface.h" +#include "phydm_reg.h" +#include "halrf/halrf_debug.h" + +#ifndef RTL8188E_SUPPORT + #define RTL8188E_SUPPORT 0 +#endif +#ifndef RTL8812A_SUPPORT + #define RTL8812A_SUPPORT 0 +#endif +#ifndef RTL8821A_SUPPORT + #define RTL8821A_SUPPORT 0 +#endif +#ifndef RTL8192E_SUPPORT + #define RTL8192E_SUPPORT 0 +#endif +#ifndef RTL8723B_SUPPORT + #define RTL8723B_SUPPORT 0 +#endif +#ifndef RTL8814A_SUPPORT + #define RTL8814A_SUPPORT 0 +#endif +#ifndef RTL8881A_SUPPORT + #define RTL8881A_SUPPORT 0 +#endif +#ifndef RTL8822B_SUPPORT + #define RTL8822B_SUPPORT 0 +#endif +#ifndef RTL8703B_SUPPORT + #define RTL8703B_SUPPORT 0 +#endif +#ifndef RTL8195A_SUPPORT + #define RTL8195A_SUPPORT 0 +#endif +#ifndef RTL8188F_SUPPORT + #define RTL8188F_SUPPORT 0 +#endif +#ifndef RTL8723D_SUPPORT + #define RTL8723D_SUPPORT 0 +#endif +#ifndef RTL8197F_SUPPORT + #define RTL8197F_SUPPORT 0 +#endif +#ifndef RTL8821C_SUPPORT + #define RTL8821C_SUPPORT 0 +#endif +#ifndef RTL8814B_SUPPORT + #define RTL8814B_SUPPORT 0 +#endif +#ifndef RTL8198F_SUPPORT + #define RTL8198F_SUPPORT 0 +#endif +#ifndef RTL8710B_SUPPORT + #define RTL8710B_SUPPORT 0 +#endif +#ifndef RTL8192F_SUPPORT + #define RTL8192F_SUPPORT 0 +#endif +#ifndef RTL8822C_SUPPORT + #define RTL8822C_SUPPORT 0 +#endif +#ifndef RTL8195B_SUPPORT + #define RTL8195B_SUPPORT 0 +#endif +#ifndef RTL8812F_SUPPORT + #define RTL8812F_SUPPORT 0 +#endif +#ifndef RTL8197G_SUPPORT + #define RTL8197G_SUPPORT 0 +#endif +#ifndef RTL8721D_SUPPORT + #define RTL8721D_SUPPORT 0 +#endif +#ifndef RTL8710C_SUPPORT + #define RTL8710C_SUPPORT 0 +#endif +#ifndef RTL8723F_SUPPORT + #define RTL8723F_SUPPORT 0 +#endif +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) && \ + (!defined(DM_ODM_CE_MAC80211) && !defined(DM_ODM_CE_MAC80211_V2)) + +void phy_set_tx_power_limit( + struct dm_struct *dm, + u8 *regulation, + u8 *band, + u8 *bandwidth, + u8 *rate_section, + u8 *rf_path, + u8 *channel, + u8 *power_limit); + +void phy_set_tx_power_limit_ex(struct dm_struct *dm, u8 regulation, u8 band, + u8 bandwidth, u8 rate_section, u8 rf_path, + u8 channel, s8 power_limit); + +enum hal_status +rtw_phydm_fw_iqk( + struct dm_struct *dm, + u8 clear, + u8 segment); + +enum hal_status +rtw_phydm_fw_dpk( + struct dm_struct *dm); + +enum hal_status +rtw_phydm_cfg_phy_para( + struct dm_struct *dm, + enum phydm_halmac_param config_type, + u32 offset, + u32 data, + u32 mask, + enum rf_path e_rf_path, + u32 delay_time); + +#endif + +#if RTL8188E_SUPPORT == 1 + #define RTL8188E_T_SUPPORT 1 + #ifdef CONFIG_SFW_SUPPORTED + #define RTL8188E_S_SUPPORT 1 + #else + #define RTL8188E_S_SUPPORT 0 + #endif + + #include "rtl8188e/hal8188erateadaptive.h" /* @for RA,Power training */ + #include "rtl8188e/halhwimg8188e_mac.h" + #include "rtl8188e/halhwimg8188e_rf.h" + #include "rtl8188e/halhwimg8188e_bb.h" + #include "rtl8188e/phydm_regconfig8188e.h" + #include "rtl8188e/phydm_rtl8188e.h" + #include "rtl8188e/hal8188ereg.h" + #include "rtl8188e/version_rtl8188e.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8188e_hal.h" + #include "halrf/rtl8188e/halrf_8188e_ce.h" + #endif + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "halrf/rtl8188e/halrf_8188e_win.h" + #endif + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "halrf/rtl8188e/halrf_8188e_ap.h" + #endif +#endif /* @88E END */ + +#if (RTL8192E_SUPPORT == 1) + + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "halrf/rtl8192e/halrf_8192e_win.h" /*@FOR_8192E_IQK*/ + #elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "halrf/rtl8192e/halrf_8192e_ap.h" /*@FOR_8192E_IQK*/ + #elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "halrf/rtl8192e/halrf_8192e_ce.h" /*@FOR_8192E_IQK*/ + #endif + + #include "rtl8192e/phydm_rtl8192e.h" /* @FOR_8192E_IQK */ + #include "rtl8192e/version_rtl8192e.h" + #if (DM_ODM_SUPPORT_TYPE != ODM_AP) + #include "rtl8192e/halhwimg8192e_bb.h" + #include "rtl8192e/halhwimg8192e_mac.h" + #include "rtl8192e/halhwimg8192e_rf.h" + #include "rtl8192e/phydm_regconfig8192e.h" + #include "rtl8192e/hal8192ereg.h" + #endif + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8192e_hal.h" + #endif +#endif /* @92E END */ + +#if (RTL8812A_SUPPORT == 1) + + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "halrf/rtl8812a/halrf_8812a_win.h" + #elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "halrf/rtl8812a/halrf_8812a_ap.h" + #elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "halrf/rtl8812a/halrf_8812a_ce.h" + #endif + + #if (DM_ODM_SUPPORT_TYPE != ODM_AP) + #include "rtl8812a/halhwimg8812a_bb.h" + #include "rtl8812a/halhwimg8812a_mac.h" + #include "rtl8812a/halhwimg8812a_rf.h" + #include "rtl8812a/phydm_regconfig8812a.h" + #endif + #include "rtl8812a/phydm_rtl8812a.h" + + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8812a_hal.h" + #endif + #include "rtl8812a/version_rtl8812a.h" + +#endif /* @8812 END */ + +#if (RTL8814A_SUPPORT == 1) + + #include "rtl8814a/halhwimg8814a_mac.h" + #include "rtl8814a/halhwimg8814a_bb.h" + #include "rtl8814a/version_rtl8814a.h" + #include "rtl8814a/phydm_rtl8814a.h" + #include "halrf/rtl8814a/halhwimg8814a_rf.h" + #include "halrf/rtl8814a/version_rtl8814a_rf.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "halrf/rtl8814a/halrf_8814a_win.h" + #elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "halrf/rtl8814a/halrf_8814a_ce.h" + #elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "halrf/rtl8814a/halrf_8814a_ap.h" + #endif + #include "rtl8814a/phydm_regconfig8814a.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8814a_hal.h" + #include "halrf/rtl8814a/halrf_iqk_8814a.h" + #endif +#endif /* @8814 END */ + +#if (RTL8881A_SUPPORT == 1)/* @FOR_8881_IQK */ + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "halrf/rtl8821a/halrf_iqk_8821a_win.h" + #elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "halrf/rtl8821a/halrf_iqk_8821a_ce.h" + #else + #include "halrf/rtl8821a/halrf_iqk_8821a_ap.h" + #endif +#endif + +#if (RTL8723B_SUPPORT == 1) + #include "rtl8723b/halhwimg8723b_mac.h" + #include "rtl8723b/halhwimg8723b_rf.h" + #include "rtl8723b/halhwimg8723b_bb.h" + #include "rtl8723b/phydm_regconfig8723b.h" + #include "rtl8723b/phydm_rtl8723b.h" + #include "rtl8723b/hal8723breg.h" + #include "rtl8723b/version_rtl8723b.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "halrf/rtl8723b/halrf_8723b_win.h" + #elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "halrf/rtl8723b/halrf_8723b_ce.h" + #include "rtl8723b/halhwimg8723b_mp.h" + #include "rtl8723b_hal.h" + #else + #include "halrf/rtl8723b/halrf_8723b_ap.h" + #endif +#endif + +#if (RTL8821A_SUPPORT == 1) + #include "rtl8821a/halhwimg8821a_mac.h" + #include "rtl8821a/halhwimg8821a_rf.h" + #include "rtl8821a/halhwimg8821a_bb.h" + #include "rtl8821a/phydm_regconfig8821a.h" + #include "rtl8821a/phydm_rtl8821a.h" + #include "rtl8821a/version_rtl8821a.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #include "halrf/rtl8821a/halrf_8821a_win.h" + #elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "halrf/rtl8821a/halrf_8821a_ce.h" + #include "halrf/rtl8821a/halrf_iqk_8821a_ce.h"/*@for IQK*/ + #include "halrf/rtl8812a/halrf_8812a_ce.h"/*@for IQK,LCK,Power-tracking*/ + #include "rtl8812a_hal.h" + #else + #endif +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) +#include "../halmac/halmac_reg2.h" +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211_V2) +#include "../halmac/halmac_reg2.h" +#endif + + +#if (RTL8822B_SUPPORT == 1) + #include "rtl8822b/halhwimg8822b_mac.h" + #include "rtl8822b/halhwimg8822b_bb.h" + #include "rtl8822b/phydm_regconfig8822b.h" + #include "halrf/rtl8822b/halrf_8822b.h" + #include "halrf/rtl8822b/halhwimg8822b_rf.h" + #include "halrf/rtl8822b/version_rtl8822b_rf.h" + #include "rtl8822b/phydm_rtl8822b.h" + #include "rtl8822b/phydm_hal_api8822b.h" + #include "rtl8822b/version_rtl8822b.h" + + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #ifdef DM_ODM_CE_MAC80211 + #include "../halmac/halmac_reg_8822b.h" + #elif defined(DM_ODM_CE_MAC80211_V2) + #include "../halmac/halmac_reg_8822b.h" + #else + #include /* @struct HAL_DATA_TYPE */ + #include /* @RX_SMOOTH_FACTOR, reg definition and etc.*/ + #endif + #elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + #endif + +#endif + +#if (RTL8703B_SUPPORT == 1) + #include "rtl8703b/phydm_rtl8703b.h" + #include "rtl8703b/phydm_regconfig8703b.h" + #include "rtl8703b/halhwimg8703b_mac.h" + #include "rtl8703b/halhwimg8703b_rf.h" + #include "rtl8703b/halhwimg8703b_bb.h" + #include "halrf/rtl8703b/halrf_8703b.h" + #include "rtl8703b/version_rtl8703b.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8703b_hal.h" + #endif +#endif + +#if (RTL8188F_SUPPORT == 1) + #include "rtl8188f/halhwimg8188f_mac.h" + #include "rtl8188f/halhwimg8188f_rf.h" + #include "rtl8188f/halhwimg8188f_bb.h" + #include "rtl8188f/hal8188freg.h" + #include "rtl8188f/phydm_rtl8188f.h" + #include "rtl8188f/phydm_regconfig8188f.h" + #include "halrf/rtl8188f/halrf_8188f.h" /*@for IQK,LCK,Power-tracking*/ + #include "rtl8188f/version_rtl8188f.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8188f_hal.h" + #endif +#endif + +#if (RTL8723D_SUPPORT == 1) + #if (DM_ODM_SUPPORT_TYPE != ODM_AP) + + #include "rtl8723d/halhwimg8723d_bb.h" + #include "rtl8723d/halhwimg8723d_mac.h" + #include "rtl8723d/halhwimg8723d_rf.h" + #include "rtl8723d/phydm_regconfig8723d.h" + #include "rtl8723d/hal8723dreg.h" + #include "rtl8723d/phydm_rtl8723d.h" + #include "halrf/rtl8723d/halrf_8723d.h" + #include "rtl8723d/version_rtl8723d.h" + #endif + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #ifdef DM_ODM_CE_MAC80211 + #else + #include "rtl8723d_hal.h" + #endif + #endif +#endif /* @8723D End */ + +#if (RTL8710B_SUPPORT == 1) + #if (DM_ODM_SUPPORT_TYPE != ODM_AP) + + #include "rtl8710b/halhwimg8710b_bb.h" + #include "rtl8710b/halhwimg8710b_mac.h" + #include "rtl8710b/phydm_regconfig8710b.h" + #include "rtl8710b/hal8710breg.h" + #include "rtl8710b/phydm_rtl8710b.h" + #include "halrf/rtl8710b/halrf_8710b.h" + #include "halrf/rtl8710b/halhwimg8710b_rf.h" + #include "halrf/rtl8710b/version_rtl8710b_rf.h" + #include "rtl8710b/version_rtl8710b.h" + #endif + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8710b_hal.h" + #endif +#endif /* @8710B End */ + +#if (RTL8197F_SUPPORT == 1) + #include "rtl8197f/halhwimg8197f_mac.h" + #include "rtl8197f/halhwimg8197f_bb.h" + #include "rtl8197f/phydm_hal_api8197f.h" + #include "rtl8197f/version_rtl8197f.h" + #include "rtl8197f/phydm_rtl8197f.h" + #include "rtl8197f/phydm_regconfig8197f.h" + #include "halrf/rtl8197f/halrf_8197f.h" + #include "halrf/rtl8197f/halrf_iqk_8197f.h" + #include "halrf/rtl8197f/halrf_dpk_8197f.h" + #include "halrf/rtl8197f/halhwimg8197f_rf.h" + #include "halrf/rtl8197f/version_rtl8197f_rf.h" +#endif + +#if (RTL8821C_SUPPORT == 1) + #include "rtl8821c/phydm_hal_api8821c.h" + #include "rtl8821c/halhwimg8821c_mac.h" + #include "rtl8821c/halhwimg8821c_bb.h" + #include "rtl8821c/phydm_regconfig8821c.h" + #include "rtl8821c/phydm_rtl8821c.h" + #include "halrf/rtl8821c/halrf_8821c.h" + #include "halrf/rtl8821c/halhwimg8821c_rf.h" + #include "halrf/rtl8821c/version_rtl8821c_rf.h" + #include "rtl8821c/version_rtl8821c.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #ifdef DM_ODM_CE_MAC80211 + #include "../halmac/halmac_reg_8821c.h" + #else + #include "rtl8821c_hal.h" + #endif + #endif +#endif + +#if (RTL8192F_SUPPORT == 1) + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8192f_hal.h"/*need to before rf.h*/ + #endif + #include "rtl8192f/halhwimg8192f_mac.h" + #include "rtl8192f/halhwimg8192f_bb.h" + #include "rtl8192f/phydm_hal_api8192f.h" + #include "rtl8192f/version_rtl8192f.h" + #include "rtl8192f/phydm_rtl8192f.h" + #include "rtl8192f/phydm_regconfig8192f.h" + #include "halrf/rtl8192f/halrf_8192f.h" + #include "halrf/rtl8192f/halhwimg8192f_rf.h" + #include "halrf/rtl8192f/version_rtl8192f_rf.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "halrf/rtl8192f/halrf_dpk_8192f.h" + #endif +#endif + +#if (RTL8721D_SUPPORT == 1) + #include "halrf/rtl8721d/halrf_btiqk_8721d.h" + #include "halrf/rtl8721d/halrf_rfk_init_8721d.h" + #include "halrf/rtl8721d/halrf_dpk_8721d.h" + #include "halrf/rtl8721d/halrf_8721d.h" + #include "halrf/rtl8721d/halhwimg8721d_rf.h" + #include "halrf/rtl8721d/version_rtl8721d_rf.h" + #include "rtl8721d/phydm_hal_api8721d.h" + #include "rtl8721d/phydm_regconfig8721d.h" + #include "rtl8721d/halhwimg8721d_mac.h" + #include "rtl8721d/halhwimg8721d_bb.h" + #include "rtl8721d/version_rtl8721d.h" + #include "rtl8721d/phydm_rtl8721d.h" + #include "rtl8721d/hal8721dreg.h" + #include + #if 0 + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + #endif + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8721d_hal.h" + #endif + #endif +#endif + +#if (RTL8710C_SUPPORT == 1) + #include "halrf/rtl8710c/halrf_8710c.h" + #include "halrf/rtl8710c/halhwimg8710c_rf.h" + //#include "halrf/rtl8710c/version_rtl8710c_rf.h" + #include "rtl8710c/phydm_hal_api8710c.h" + #include "rtl8710c/phydm_regconfig8710c.h" + #include "rtl8710c/halhwimg8710c_mac.h" + #include "rtl8710c/halhwimg8710c_bb.h" + #include "rtl8710c/version_rtl8710c.h" + #include "rtl8710c/phydm_rtl8710c.h" + //#include "rtl8710c/hal87100creg.h" + #include /*@HAL_DATA_TYPE*/ + #if 0 + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "halrf/rtl8710c/halrf_dpk_8710c.h" + #endif + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include "rtl8710c_hal.h" + #endif + #endif +#endif + +#if (RTL8195B_SUPPORT == 1) + #include "halrf/rtl8195b/halrf_8195b.h" + #include "halrf/rtl8195b/halhwimg8195b_rf.h" + #include "halrf/rtl8195b/version_rtl8195b_rf.h" + #include "rtl8195b/phydm_hal_api8195b.h" + #include "rtl8195b/phydm_regconfig8195b.h" + #include "rtl8195b/halhwimg8195b_mac.h" + #include "rtl8195b/halhwimg8195b_bb.h" + #include "rtl8195b/version_rtl8195b.h" + #include /*@HAL_DATA_TYPE*/ +#endif + +#if (RTL8198F_SUPPORT == 1) + #include "rtl8198f/phydm_regconfig8198f.h" + #include "rtl8198f/phydm_hal_api8198f.h" + #include "rtl8198f/halhwimg8198f_mac.h" + #include "rtl8198f/halhwimg8198f_bb.h" + #include "rtl8198f/version_rtl8198f.h" + #include "halrf/rtl8198f/halrf_8198f.h" + #include "halrf/rtl8198f/halrf_iqk_8198f.h" + #include "halrf/rtl8198f/halhwimg8198f_rf.h" + #include "halrf/rtl8198f/version_rtl8198f_rf.h" +#endif + +#if (RTL8822C_SUPPORT) + #include "rtl8822c/halhwimg8822c_bb.h" + #include "rtl8822c/phydm_regconfig8822c.h" + #include "rtl8822c/phydm_hal_api8822c.h" + #include "rtl8822c/version_rtl8822c.h" + #include "rtl8822c/phydm_rtl8822c.h" + #include "halrf/rtl8822c/halrf_8822c.h" + #include "halrf/rtl8822c/halhwimg8822c_rf.h" + #include "halrf/rtl8822c/version_rtl8822c_rf.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + /* @struct HAL_DATA_TYPE */ + #include + /* @RX_SMOOTH_FACTOR, reg definition and etc.*/ + #include + #endif +#endif +#if (RTL8814B_SUPPORT == 1) + #include "rtl8814b/halhwimg8814b_bb.h" + #include "rtl8814b/phydm_regconfig8814b.h" + #include "halrf/rtl8814b/halrf_8814b.h" + #include "halrf/rtl8814b/halhwimg8814b_rf.h" + #include "halrf/rtl8814b/version_rtl8814b_rf.h" + #include "rtl8814b/phydm_hal_api8814b.h" + #include "rtl8814b/version_rtl8814b.h" + #include "rtl8814b/phydm_extraagc8814b.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include /* @struct HAL_DATA_TYPE */ + #include /* @RX_SMOOTH_FACTOR, reg definition and etc.*/ + #endif +#endif +#if (RTL8812F_SUPPORT) + #include "rtl8812f/halhwimg8812f_bb.h" + #include "rtl8812f/phydm_regconfig8812f.h" + #include "halrf/rtl8812f/halrf_8812f.h" + #include "halrf/rtl8812f/halhwimg8812f_rf.h" + #include "halrf/rtl8812f/version_rtl8812f_rf.h" + #include "rtl8812f/phydm_hal_api8812f.h" + #include "rtl8812f/version_rtl8812f.h" + #include "rtl8812f/phydm_rtl8812f.h" +#endif +#if (RTL8197G_SUPPORT) + #include "rtl8197g/halhwimg8197g_bb.h" + #include "rtl8197g/halhwimg8197g_mac.h" + #include "rtl8197g/phydm_regconfig8197g.h" + #include "halrf/rtl8197g/halrf_8197g.h" + #include "halrf/rtl8197g/halhwimg8197g_rf.h" + #include "halrf/rtl8197g/version_rtl8197g_rf.h" + #include "rtl8197g/phydm_hal_api8197g.h" + #include "rtl8197g/version_rtl8197g.h" + #include "rtl8197g/phydm_rtl8197g.h" +#endif +#if (RTL8723F_SUPPORT) + #include "rtl8723f/halhwimg8723f_bb.h" + #include "rtl8723f/halhwimg8723f_mac.h" + #include "rtl8723f/phydm_regconfig8723f.h" + #include "halrf/rtl8723f/halrf_8723f.h" + #include "halrf/rtl8723f/halhwimg8723f_rf.h" + #include "halrf/rtl8723f/version_rtl8723f_rf.h" + #include "halrf/rtl8723f/halrf_iqk_8723f.h" + #include "halrf/rtl8723f/halrf_dpk_8723f.h" + #include "halrf/rtl8723f/halrf_tssi_8723f.h" + #include "halrf/rtl8723f/halrf_rfk_init_8723f.h" + #include "rtl8723f/phydm_hal_api8723f.h" + #include "rtl8723f/version_rtl8723f.h" + #include "rtl8723f/phydm_rtl8723f.h" + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + /* @struct HAL_DATA_TYPE */ + #include + /* @RX_SMOOTH_FACTOR, reg definition and etc.*/ + #include + #endif +#endif +#endif /* @__ODM_PRECOMP_H__ */ diff --git a/hal/phydm/phydm_primary_cca.c b/hal/phydm/phydm_primary_cca.c new file mode 100644 index 0000000..dec6c53 --- /dev/null +++ b/hal/phydm/phydm_primary_cca.c @@ -0,0 +1,173 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + ************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" +#ifdef PHYDM_PRIMARY_CCA + +void phydm_write_dynamic_cca( + void *dm_void, + u8 curr_mf_state + + ) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pricca_struct *pri_cca = &dm->dm_pri_cca; + + if (pri_cca->mf_state == curr_mf_state) + return; + + if (dm->support_ic_type & ODM_IC_11N_SERIES) { + if (curr_mf_state == MF_USC_LSC) { + odm_set_bb_reg(dm, R_0xc6c, 0x180, MF_USC_LSC); + /*@40M OFDM MF CCA threshold*/ + odm_set_bb_reg(dm, R_0xc84, 0xf0000000, + pri_cca->cca_th_40m_bkp); + } else { + odm_set_bb_reg(dm, R_0xc6c, 0x180, curr_mf_state); + /*@40M OFDM MF CCA threshold*/ + odm_set_bb_reg(dm, R_0xc84, 0xf0000000, 0); + } + } + + pri_cca->mf_state = curr_mf_state; + PHYDM_DBG(dm, DBG_PRI_CCA, "Set CCA at ((%s SB)), 0xc6c[8:7]=((%d))\n", + ((curr_mf_state == MF_USC_LSC) ? "D" : + ((curr_mf_state == MF_LSC) ? "L" : "U")), curr_mf_state); +} + +void phydm_primary_cca_reset( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pricca_struct *pri_cca = &dm->dm_pri_cca; + + PHYDM_DBG(dm, DBG_PRI_CCA, "[PriCCA] Reset\n"); + pri_cca->mf_state = 0xff; + pri_cca->pre_bw = (enum channel_width)0xff; + phydm_write_dynamic_cca(dm, MF_USC_LSC); +} + +void phydm_primary_cca_11n( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pricca_struct *pri_cca = &dm->dm_pri_cca; + enum channel_width curr_bw = (enum channel_width)*dm->band_width; + + if (!(dm->support_ability & ODM_BB_PRIMARY_CCA)) + return; + + if (!dm->is_linked) { + PHYDM_DBG(dm, DBG_PRI_CCA, "[PriCCA][No Link!!!]\n"); + + if (pri_cca->pri_cca_is_become_linked) { + phydm_primary_cca_reset(dm); + pri_cca->pri_cca_is_become_linked = dm->is_linked; + } + return; + } else { + if (!pri_cca->pri_cca_is_become_linked) { + PHYDM_DBG(dm, DBG_PRI_CCA, "[PriCCA][Linked !!!]\n"); + pri_cca->pri_cca_is_become_linked = dm->is_linked; + } + } + + if (curr_bw != pri_cca->pre_bw) { + PHYDM_DBG(dm, DBG_PRI_CCA, "[Primary CCA] start ==>\n"); + pri_cca->pre_bw = curr_bw; + + if (curr_bw == CHANNEL_WIDTH_40) { + if (*dm->sec_ch_offset == SECOND_CH_AT_LSB) { + /* Primary CH @ upper sideband*/ + PHYDM_DBG(dm, DBG_PRI_CCA, + "BW40M, Primary CH at USB\n"); + phydm_write_dynamic_cca(dm, MF_USC); + } else { + /*Primary CH @ lower sideband*/ + PHYDM_DBG(dm, DBG_PRI_CCA, + "BW40M, Primary CH at LSB\n"); + phydm_write_dynamic_cca(dm, MF_LSC); + } + } else { + PHYDM_DBG(dm, DBG_PRI_CCA, "Not BW40M, USB + LSB\n"); + phydm_primary_cca_reset(dm); + } + } +} + +boolean +odm_dynamic_primary_cca_dup_rts(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pricca_struct *pri_cca = &dm->dm_pri_cca; + + return pri_cca->dup_rts_flag; +} + +void phydm_primary_cca_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_pricca_struct *pri_cca = &dm->dm_pri_cca; + + if (!(dm->support_ability & ODM_BB_PRIMARY_CCA)) + return; + + if (!(dm->support_ic_type & ODM_IC_11N_SERIES)) + return; + + PHYDM_DBG(dm, DBG_PRI_CCA, "[PriCCA] Init ==>\n"); +#if (RTL8188E_SUPPORT == 1) || (RTL8192E_SUPPORT == 1) + pri_cca->dup_rts_flag = 0; + pri_cca->intf_flag = 0; + pri_cca->intf_type = 0; + pri_cca->monitor_flag = 0; + pri_cca->pri_cca_flag = 0; + pri_cca->ch_offset = 0; +#endif + pri_cca->mf_state = 0xff; + pri_cca->pre_bw = (enum channel_width)0xff; + pri_cca->cca_th_40m_bkp = (u8)odm_get_bb_reg(dm, R_0xc84, 0xf0000000); +} + +void phydm_primary_cca(void *dm_void) +{ +#ifdef PHYDM_PRIMARY_CCA + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ic_type & ODM_IC_11N_SERIES)) + return; + + if (!(dm->support_ability & ODM_BB_PRIMARY_CCA)) + return; + + phydm_primary_cca_11n(dm); + +#endif +} +#endif diff --git a/hal/phydm/phydm_primary_cca.h b/hal/phydm/phydm_primary_cca.h new file mode 100644 index 0000000..1978586 --- /dev/null +++ b/hal/phydm/phydm_primary_cca.h @@ -0,0 +1,76 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_PRIMARYCCA_H__ +#define __PHYDM_PRIMARYCCA_H__ + +#ifdef PHYDM_PRIMARY_CCA +#define PRIMARYCCA_VERSION "2.0" + +/*@============================================================*/ +/*@Definition */ +/*@============================================================*/ + +#define OFDMCCA_TH 500 +#define bw_ind_bias 500 +#define PRI_CCA_MONITOR_TIME 30 + +/*@============================================================*/ +/*structure and define*/ +/*@============================================================*/ +enum primary_cca_ch_position { /*N-series REG0xc6c[8:7]*/ + MF_USC_LSC = 0, + MF_LSC = 1, + MF_USC = 2 +}; + +struct phydm_pricca_struct { + #if (RTL8188E_SUPPORT == 1) || (RTL8192E_SUPPORT == 1) + u8 pri_cca_flag; + u8 intf_flag; + u8 intf_type; + u8 monitor_flag; + u8 ch_offset; + #endif + u8 dup_rts_flag; + u8 cca_th_40m_bkp; /*@c84[31:28]*/ + enum channel_width pre_bw; + u8 pri_cca_is_become_linked; + u8 mf_state; +}; + +/*@============================================================*/ +/*@function prototype*/ +/*@============================================================*/ +void phydm_write_dynamic_cca(void *dm_void, u8 curr_mf_state); + +boolean odm_dynamic_primary_cca_dup_rts(void *dm_void); + +void phydm_primary_cca_init(void *dm_void); + +void phydm_primary_cca(void *dm_void); +#endif /*@#ifdef PHYDM_PRIMARY_CCA*/ +#endif /*@#ifndef __PHYDM_PRIMARYCCA_H__*/ + diff --git a/hal/phydm/phydm_psd.c b/hal/phydm/phydm_psd.c new file mode 100644 index 0000000..8a19160 --- /dev/null +++ b/hal/phydm/phydm_psd.c @@ -0,0 +1,564 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/****************************************************************************** + * include files + *****************************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef CONFIG_PSD_TOOL +u32 phydm_get_psd_data(void *dm_void, u32 psd_tone_idx, u32 igi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct psd_info *dm_psd_table = &dm->dm_psd_table; + u32 psd_report = 0; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + #if(RTL8723F_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8723F)) { + odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff80000, psd_tone_idx & 0x7ff); + /*PSD trigger start*/ + odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(16), 1); + ODM_delay_us(10 << (dm_psd_table->fft_smp_point >> 7)); + /*PSD trigger stop*/ + odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(16), 0); + } + #endif + #if 0 + odm_set_bb_reg(dm, R_0x1e8c, 0x3ff, psd_tone_idx & 0x3ff); + odm_set_bb_reg(dm, R_0x1e88, BIT(27) | BIT(26), + psd_tone_idx >> 10); + /*PSD trigger start*/ + odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(18), 1); + ODM_delay_us(10 << (dm_psd_table->fft_smp_point >> 7)); + /*PSD trigger stop*/ + odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(18), 0); + #endif + } else if (dm->support_ic_type & (ODM_RTL8721D | + ODM_RTL8710C)) { + odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0xfff, psd_tone_idx); + odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(28), 1); + /*PSD trigger start*/ + ODM_delay_us(10 << (dm_psd_table->fft_smp_point >> 7)); + odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(28), 0); + /*PSD trigger stop*/ + } else { + odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff, psd_tone_idx); + /*PSD trigger start*/ + odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(22), 1); + ODM_delay_us(10 << (dm_psd_table->fft_smp_point >> 7)); + /*PSD trigger stop*/ + odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(22), 0); + } + + /*Get PSD Report*/ + if (dm->support_ic_type & (ODM_RTL8821C | ODM_RTL8721D | + ODM_RTL8710C)) { + psd_report = odm_get_bb_reg(dm, dm_psd_table->psd_report_reg, + 0xffffff); + psd_report = psd_report >> 5; + } else if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + #if(RTL8723F_SUPPORT) + if (dm->support_ic_type & (ODM_RTL8723F)) { + psd_report = odm_get_bb_reg(dm, dm_psd_table->psd_report_reg, + 0x1ffffff); + } + #endif + #if 0 + psd_report = odm_get_bb_reg(dm, dm_psd_table->psd_report_reg, + 0xffffff); + #endif + } else { + psd_report = odm_get_bb_reg(dm, dm_psd_table->psd_report_reg, + 0xffff); + } + psd_report = odm_convert_to_db((u64)psd_report) + igi; + + return psd_report; +} + +u8 psd_result_cali_tone_8821[7] = {21, 28, 33, 93, 98, 105, 127}; +u8 psd_result_cali_val_8821[7] = {67, 69, 71, 72, 71, 69, 67}; + +u8 phydm_psd(void *dm_void, u32 igi, u16 start_point, u16 stop_point) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct psd_info *dm_psd_table = &dm->dm_psd_table; + u32 i = 0, mod_tone_idx = 0; + u32 t = 0; + u16 fft_max_half_bw = 0; + u16 psd_fc_channel = dm_psd_table->psd_fc_channel; + u8 ag_rf_mode_reg = 0; + u8 is_5G = 0; + u32 psd_result_tmp = 0; + u8 psd_result = 0; + u8 psd_result_cali_tone[7] = {0}; + u8 psd_result_cali_val[7] = {0}; + u8 noise_idx = 0; + u8 set_result = 0; + u32 igi_tmp = 0x6e; + + if (dm->support_ic_type == ODM_RTL8821) { + odm_move_memory(dm, psd_result_cali_tone, + psd_result_cali_tone_8821, 7); + odm_move_memory(dm, psd_result_cali_val, + psd_result_cali_val_8821, 7); + } + + dm_psd_table->psd_in_progress = 1; + + PHYDM_DBG(dm, ODM_COMP_API, "PSD Start =>\n"); + + /* @[Stop DIG]*/ + /* @IGI target at 0dBm & make it can't CCA*/ + if (phydm_pause_func(dm, F00_DIG, PHYDM_PAUSE, PHYDM_PAUSE_LEVEL_3, 1, + &igi_tmp) == PAUSE_FAIL) { + return PHYDM_SET_FAIL; + } + + ODM_delay_us(10); + + if (phydm_stop_ic_trx(dm, PHYDM_SET) == PHYDM_SET_FAIL) { + phydm_pause_func(dm, F00_DIG, PHYDM_RESUME, PHYDM_PAUSE_LEVEL_3, + 1, &igi_tmp); + return PHYDM_SET_FAIL; + } + + /* @[Set IGI]*/ + phydm_write_dig_reg(dm, (u8)igi); + + /* @[Backup RF Reg]*/ + dm_psd_table->rf_0x18_bkp = odm_get_rf_reg(dm, RF_PATH_A, RF_0x18, + RFREG_MASK); + dm_psd_table->rf_0x18_bkp_b = odm_get_rf_reg(dm, RF_PATH_B, RF_0x18, + RFREG_MASK); + + if (psd_fc_channel > 14) { + is_5G = 1; + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8197G)) { + #if 0 + if (psd_fc_channel < 80) + ag_rf_mode_reg = 0x1; + else if (psd_fc_channel >= 80 && psd_fc_channel <= 140) + ag_rf_mode_reg = 0x3; + else if (psd_fc_channel > 140) + ag_rf_mode_reg = 0x5; + #endif + } else if (dm->support_ic_type & ODM_RTL8723F) { + if (psd_fc_channel < 80) + ag_rf_mode_reg = 0x1; + else if (psd_fc_channel >= 80 && psd_fc_channel <= 144) + ag_rf_mode_reg = 0x5; + else if (psd_fc_channel > 144) + ag_rf_mode_reg = 0x9; + } else if (dm->support_ic_type == ODM_RTL8721D) { + if (psd_fc_channel >= 36 && psd_fc_channel <= 64) + ag_rf_mode_reg = 0x1; + else if (psd_fc_channel >= 100 && psd_fc_channel <= 140) + ag_rf_mode_reg = 0x5; + else if (psd_fc_channel > 140) + ag_rf_mode_reg = 0x9; + } else { + if (psd_fc_channel >= 36 && psd_fc_channel <= 64) + ag_rf_mode_reg = 0x1; + else if (psd_fc_channel >= 100 && psd_fc_channel <= 140) + ag_rf_mode_reg = 0x3; + else if (psd_fc_channel > 140) + ag_rf_mode_reg = 0x5; + } + } + + /* Set RF fc*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0xff, psd_fc_channel); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, 0xff, psd_fc_channel); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0x300, is_5G); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, 0x300, is_5G); + if (dm->support_ic_type & (ODM_RTL8822C | ODM_RTL8812F | + ODM_RTL8197G)) { + #if 0 + /* @2b'11: 20MHz, 2b'10: 40MHz, 2b'01: 80MHz */ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0x3000, + dm_psd_table->psd_bw_rf_reg); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, 0x3000, + dm_psd_table->psd_bw_rf_reg); + /* Set RF ag fc mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0x70000, + ag_rf_mode_reg); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, 0x70000, + ag_rf_mode_reg); + #endif + } else if (dm->support_ic_type & ODM_RTL8723F) { + /* @2b'11: 20MHz, 2b'10: 40MHz, 2b'01: 80MHz */ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0x1c00, + dm_psd_table->psd_bw_rf_reg); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, 0x1c00, + dm_psd_table->psd_bw_rf_reg); + /* Set RF ag fc mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0x30000, 1); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, 0x30000, 1); + if(ag_rf_mode_reg == 1) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x19, 0xc0000, 0); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x19, 0xc0000, 0); + } + else if(ag_rf_mode_reg == 5){ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x19, 0xc0000, 1); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x19, 0xc0000, 1); + } + else { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x19, 0xc0000, 2); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x19, 0xc0000, 2); + } + } else { + /* @2b'11: 20MHz, 2b'10: 40MHz, 2b'01: 80MHz */ + if (dm->support_ic_type == ODM_RTL8721D) { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0x1c00, + dm_psd_table->psd_bw_rf_reg); +#if (RTL8710C_SUPPORT == 1) + } else if (dm->support_ic_type == ODM_RTL8710C) { + odm_set_rf_reg(dm, RF_PATH_A, + RF_0x18, 0x1c00, + dm_psd_table->psd_bw_rf_reg); +#endif + } else { + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0xc00, + dm_psd_table->psd_bw_rf_reg); + } + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, 0xc00, + dm_psd_table->psd_bw_rf_reg); + /* Set RF ag fc mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, 0xf0000, + ag_rf_mode_reg); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, 0xf0000, + ag_rf_mode_reg); + } + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES){ + if (dm->support_ic_type & ODM_RTL8723F) { + PHYDM_DBG(dm, ODM_COMP_API, "0x1d70=((0x%x))\n", + odm_get_bb_reg(dm, R_0x1d70, MASKDWORD)); + PHYDM_DBG(dm, ODM_COMP_API, "RF0x19=((0x%x))\n", + odm_get_rf_reg(dm, RF_PATH_A, RF_0x19, RFREG_MASK)); + } + } else + PHYDM_DBG(dm, ODM_COMP_API, "0xc50=((0x%x))\n", + odm_get_bb_reg(dm, R_0xc50, MASKDWORD)); + + PHYDM_DBG(dm, ODM_COMP_API, "RF0x18=((0x%x))\n", + odm_get_rf_reg(dm, RF_PATH_A, RF_0x18, RFREG_MASK)); + + /* @[Stop 3-wires]*/ + phydm_stop_3_wire(dm, PHYDM_SET); + + ODM_delay_us(10); + + if (stop_point > (dm_psd_table->fft_smp_point - 1)) + stop_point = (dm_psd_table->fft_smp_point - 1); + + if (start_point > (dm_psd_table->fft_smp_point - 1)) + start_point = (dm_psd_table->fft_smp_point - 1); + + if (start_point > stop_point) + stop_point = start_point; + + for (i = start_point; i <= stop_point; i++) { + fft_max_half_bw = (dm_psd_table->fft_smp_point) >> 1; + + if (i < fft_max_half_bw) + mod_tone_idx = i + fft_max_half_bw; + else + mod_tone_idx = i - fft_max_half_bw; + + psd_result_tmp = 0; + for (t = 0; t < dm_psd_table->sw_avg_time; t++) + psd_result_tmp += phydm_get_psd_data(dm, mod_tone_idx, + igi); + psd_result = + (u8)((psd_result_tmp / dm_psd_table->sw_avg_time)) - + dm_psd_table->psd_pwr_common_offset; + + if (dm_psd_table->fft_smp_point == 128 && + dm_psd_table->noise_k_en) { + if (i > psd_result_cali_tone[noise_idx]) + noise_idx++; + + if (noise_idx > 6) + noise_idx = 6; + + if (psd_result >= psd_result_cali_val[noise_idx]) + psd_result = psd_result - + psd_result_cali_val[noise_idx]; + else + psd_result = 0; + + dm_psd_table->psd_result[i] = psd_result; + } + + PHYDM_DBG(dm, ODM_COMP_API, "[%d] N_cali = %d, PSD = %d\n", + mod_tone_idx, psd_result_cali_val[noise_idx], + psd_result); + } + + /*@[Start 3-wires]*/ + phydm_stop_3_wire(dm, PHYDM_REVERT); + + ODM_delay_us(10); + + /*@[Revert Reg]*/ + set_result = phydm_stop_ic_trx(dm, PHYDM_REVERT); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, RFREG_MASK, + dm_psd_table->rf_0x18_bkp); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x18, RFREG_MASK, + dm_psd_table->rf_0x18_bkp_b); + + PHYDM_DBG(dm, ODM_COMP_API, "PSD finished\n\n"); + + phydm_pause_func(dm, F00_DIG, PHYDM_RESUME, PHYDM_PAUSE_LEVEL_3, 1, + &igi_tmp); + dm_psd_table->psd_in_progress = 0; + + return PHYDM_SET_SUCCESS; +} + +void phydm_psd_para_setting(void *dm_void, u8 sw_avg_time, u8 hw_avg_time, + u8 i_q_setting, u16 fft_smp_point, u8 ant_sel, + u8 psd_input, u8 channel, u8 noise_k_en) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct psd_info *dm_psd_table = &dm->dm_psd_table; + u8 fft_smp_point_idx = 0; + + dm_psd_table->fft_smp_point = fft_smp_point; + + if (sw_avg_time == 0) + sw_avg_time = 1; + + dm_psd_table->sw_avg_time = sw_avg_time; + dm_psd_table->psd_fc_channel = channel; + dm_psd_table->noise_k_en = noise_k_en; + if (dm->support_ic_type & ODM_RTL8723F) { + if (fft_smp_point == 128) + fft_smp_point_idx = 3; + else if (fft_smp_point == 256) + fft_smp_point_idx = 2; + else if (fft_smp_point == 512) + fft_smp_point_idx = 1; + else if (fft_smp_point == 1024) + fft_smp_point_idx = 0; + } + else { + if (fft_smp_point == 128) + fft_smp_point_idx = 0; + else if (fft_smp_point == 256) + fft_smp_point_idx = 1; + else if (fft_smp_point == 512) + fft_smp_point_idx = 2; + else if (fft_smp_point == 1024) + fft_smp_point_idx = 3; + } + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + #if (RTL8723F_SUPPORT) + odm_set_bb_reg(dm, R_0x1e8c, BIT(12) | BIT(11), hw_avg_time); + odm_set_bb_reg(dm, R_0x1e8c, BIT(14) | BIT(13), + fft_smp_point_idx); + odm_set_bb_reg(dm, R_0x1e8c, BIT(18) | BIT(17), ant_sel); + odm_set_bb_reg(dm, R_0x1e88, BIT(25) | BIT(24), psd_input); + #else + #if 0 + odm_set_bb_reg(dm, R_0x1e8c, BIT(11) | BIT(10), i_q_setting); + odm_set_bb_reg(dm, R_0x1e8c, BIT(13) | BIT(12), hw_avg_time); + + if (fft_smp_point == 4096) { + odm_set_bb_reg(dm, R_0x1e88, BIT(31) | BIT(30), 0x2); + } else if (fft_smp_point == 2048) { + odm_set_bb_reg(dm, R_0x1e88, BIT(31) | BIT(30), 0x1); + } else { + odm_set_bb_reg(dm, R_0x1e88, BIT(31) | BIT(30), 0x0); + odm_set_bb_reg(dm, R_0x1e8c, BIT(15) | BIT(14), + fft_smp_point_idx); + } + odm_set_bb_reg(dm, R_0x1e8c, BIT(17) | BIT(16), ant_sel); + odm_set_bb_reg(dm, R_0x1e8c, BIT(23) | BIT(22), psd_input); + #endif + #endif + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + odm_set_bb_reg(dm, R_0x910, BIT(11) | BIT(10), i_q_setting); + odm_set_bb_reg(dm, R_0x910, BIT(13) | BIT(12), hw_avg_time); + odm_set_bb_reg(dm, R_0x910, BIT(15) | BIT(14), + fft_smp_point_idx); + odm_set_bb_reg(dm, R_0x910, BIT(17) | BIT(16), ant_sel); + odm_set_bb_reg(dm, R_0x910, BIT(23), psd_input); + } else if (dm->support_ic_type & (ODM_RTL8721D | ODM_RTL8710C)) { + odm_set_bb_reg(dm, R_0x808, BIT(19) | BIT(18), i_q_setting); + odm_set_bb_reg(dm, R_0x808, BIT(21) | BIT(20), hw_avg_time); + odm_set_bb_reg(dm, R_0x808, BIT(23) | BIT(22), + fft_smp_point_idx); + odm_set_bb_reg(dm, R_0x804, BIT(5) | BIT(4), ant_sel); + odm_set_bb_reg(dm, R_0x80c, BIT(23), psd_input); + +#if 0 + } else { /*ODM_IC_11N_SERIES*/ +#endif + } + /*@bw = (*dm->band_width); //ODM_BW20M */ + /*@channel = *(dm->channel);*/ +} + +void phydm_psd_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct psd_info *dm_psd_table = &dm->dm_psd_table; + + PHYDM_DBG(dm, ODM_COMP_API, "PSD para init\n"); + + dm_psd_table->psd_in_progress = false; + + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) { + #if (RTL8723F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8723F) { + dm_psd_table->psd_reg = R_0x1e8c; + dm_psd_table->psd_report_reg = R_0x2d90; + + /*@2b'11: 20MHz, 2b'10: 40MHz, 2b'01: 80MHz */ + dm_psd_table->psd_bw_rf_reg = 2; + } + #else + #if 0 + dm_psd_table->psd_reg = R_0x1e8c; + dm_psd_table->psd_report_reg = R_0x2d90; + + /*@2b'11: 20MHz, 2b'10: 40MHz, 2b'01: 80MHz */ + dm_psd_table->psd_bw_rf_reg = 1; + #endif + + return; + #endif + } else if (dm->support_ic_type & ODM_IC_11AC_SERIES) { + dm_psd_table->psd_reg = R_0x910; + dm_psd_table->psd_report_reg = R_0xf44; + + /*@2b'11: 20MHz, 2b'10: 40MHz, 2b'01: 80MHz */ + if (ODM_IC_11AC_2_SERIES) + dm_psd_table->psd_bw_rf_reg = 1; + else + dm_psd_table->psd_bw_rf_reg = 2; + } else { + dm_psd_table->psd_reg = R_0x808; + dm_psd_table->psd_report_reg = R_0x8b4; + /*@2b'11: 20MHz, 2b'10: 40MHz, 2b'01: 80MHz */ + dm_psd_table->psd_bw_rf_reg = 2; + } + + dm_psd_table->psd_pwr_common_offset = 0; + + phydm_psd_para_setting(dm, 1, 2, 3, 128, 0, 0, 7, 0); +#if 0 + /*phydm_psd(dm, 0x3c, 0, 127);*/ /* target at -50dBm */ +#endif +} + +void phydm_psd_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u8 i = 0; + + if ((strcmp(input[1], help) == 0)) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + #if (RTL8723F_SUPPORT) + if (dm->support_ic_type & ODM_RTL8723F) + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0} {sw_avg} {hw_avg 0:3} {1:I,2:Q,3:IQ} {fft_point: 128*(1:4)}\n{path_sel 0~3} {0:ADC, 1:rxdata_fir_in, 2:rx_nbi_nf_stage2} {CH} {noise_k}\n\n"); + #endif + #if 0 + if (dm->support_ic_type & ODM_IC_JGR3_SERIES) + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0} {sw_avg} {hw_avg 0:3} {1:I,2:Q,3:IQ} {fft_point: 128*(1:4) 2048 4096}\n{path_sel 0~3} {0:ADC, 1:rxdata_fir_in, 2:rx_nbi_nf_stage2} {CH} {noise_k}\n\n"); + else + #endif + #endif + PDM_SNPF(out_len, used, output + used, out_len - used, + "{0} {sw_avg} {hw_avg 0:3} {1:I,2:Q,3:IQ} {fft_point: 128*(1:4)} {path_sel 0~3} {0:ADC, 1:RXIQC} {CH} {noise_k}\n"); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1} {IGI(hex)} {start_point} {stop_point}\n"); + goto out; + } + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var1[0]); + + if (var1[0] == 0) { + for (i = 1; i < 10; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, + &var1[i]); + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "sw_avg_time=((%d)), hw_avg_time=((%d)), IQ=((%d)), fft=((%d)), path=((%d)), input =((%d)) ch=((%d)), noise_k=((%d))\n", + var1[1], var1[2], var1[3], var1[4], var1[5], + var1[6], (u8)var1[7], (u8)var1[8]); + phydm_psd_para_setting(dm, (u8)var1[1], (u8)var1[2], + (u8)var1[3], (u16)var1[4], + (u8)var1[5], (u8)var1[6], + (u8)var1[7], (u8)var1[8]); + + } else if (var1[0] == 1) { + PHYDM_SSCANF(input[2], DCMD_HEX, &var1[1]); + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &var1[2]); + PHYDM_SSCANF(input[4], DCMD_DECIMAL, &var1[3]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "IGI=((0x%x)), start_point=((%d)), stop_point=((%d))\n", + var1[1], var1[2], var1[3]); + dm->debug_components |= ODM_COMP_API; + if (phydm_psd(dm, var1[1], (u16)var1[2], (u16)var1[3]) == + PHYDM_SET_FAIL) + PDM_SNPF(out_len, used, output + used, out_len - used, + "PSD_SET_FAIL\n"); + dm->debug_components &= ~(ODM_COMP_API); + } + +out: + *_used = used; + *_out_len = out_len; +} + +u8 phydm_get_psd_result_table(void *dm_void, int index) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct psd_info *dm_psd_table = &dm->dm_psd_table; + u8 result = 0; + + if (index < 128) + result = dm_psd_table->psd_result[index]; + + return result; +} + +#endif diff --git a/hal/phydm/phydm_psd.h b/hal/phydm/phydm_psd.h new file mode 100644 index 0000000..dec384a --- /dev/null +++ b/hal/phydm/phydm_psd.h @@ -0,0 +1,68 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMPSD_H__ +#define __PHYDMPSD_H__ + +/*@#define PSD_VERSION "1.0"*/ /*@2016.09.22 Dino*/ +/*@2016.10.07 Dino, Add Option for PSD Tone index Selection */ +/*@2019.04.26 Early return & "IF0" for JGR3 ICs */ +#define PSD_VERSION "1.2" + +#ifdef CONFIG_PSD_TOOL + + +struct psd_info { + u8 psd_in_progress; + u32 psd_reg; + u32 psd_report_reg; + u8 psd_pwr_common_offset; + u16 sw_avg_time; + u16 fft_smp_point; + u32 rf_0x18_bkp; + u32 rf_0x18_bkp_b; + u16 psd_fc_channel; + u32 psd_bw_rf_reg; + u8 psd_result[128]; + u8 noise_k_en; +}; + +u32 phydm_get_psd_data(void *dm_void, u32 psd_tone_idx, u32 igi); + +void phydm_psd_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +u8 phydm_psd(void *dm_void, u32 igi, u16 start_point, u16 stop_point); + +void phydm_psd_para_setting(void *dm_void, u8 sw_avg_time, u8 hw_avg_time, + u8 i_q_setting, u16 fft_smp_point, u8 ant_sel, + u8 psd_input, u8 channel, u8 noise_k_en); + +void phydm_psd_init(void *dm_void); + +u8 phydm_get_psd_result_table(void *dm_void, int index); + +#endif +#endif diff --git a/hal/phydm/phydm_rainfo.c b/hal/phydm/phydm_rainfo.c new file mode 100644 index 0000000..69738c9 --- /dev/null +++ b/hal/phydm/phydm_rainfo.c @@ -0,0 +1,2431 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ +#include "mp_precomp.h" +#include "phydm_precomp.h" + +boolean phydm_is_vht_rate(void *dm_void, u8 rate) +{ + return ((rate & 0x7f) >= ODM_RATEVHTSS1MCS0) ? true : false; +} + +boolean phydm_is_ht_rate(void *dm_void, u8 rate) +{ + return (((rate & 0x7f) >= ODM_RATEMCS0) && + ((rate & 0x7f) <= ODM_RATEMCS31)) ? true : false; +} + +boolean phydm_is_ofdm_rate(void *dm_void, u8 rate) +{ + return (((rate & 0x7f) >= ODM_RATE6M) && + ((rate & 0x7f) <= ODM_RATE54M)) ? true : false; +} + +boolean phydm_is_cck_rate(void *dm_void, u8 rate) +{ + return ((rate & 0x7f) <= ODM_RATE11M) ? true : false; +} + +u8 phydm_legacy_rate_2_spec_rate(void *dm_void, u8 rate) +{ + u8 rate_idx = 0x0; + u8 legacy_spec_rate_t[8] = {PHYDM_SPEC_RATE_6M, PHYDM_SPEC_RATE_9M, + PHYDM_SPEC_RATE_12M, PHYDM_SPEC_RATE_18M, + PHYDM_SPEC_RATE_24M, PHYDM_SPEC_RATE_36M, + PHYDM_SPEC_RATE_48M, PHYDM_SPEC_RATE_54M}; + + if ((rate >= ODM_RATE6M) && (rate <= ODM_RATE54M)) + rate_idx = rate - ODM_RATE6M; + return legacy_spec_rate_t[rate_idx]; +} + +u8 phydm_rate_2_rate_digit(void *dm_void, u8 rate) +{ + u8 legacy_table[12] = {1, 2, 5, 11, 6, 9, 12, 18, 24, 36, 48, 54}; + u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/ + u8 rate_digit = 0; + + if (rate_idx >= ODM_RATEVHTSS1MCS0) + rate_digit = (rate_idx - ODM_RATEVHTSS1MCS0) % 10; + else if (rate_idx >= ODM_RATEMCS0) + rate_digit = (rate_idx - ODM_RATEMCS0); + else if (rate_idx <= ODM_RATE54M) + rate_digit = legacy_table[rate_idx]; + + return rate_digit; +} + +u8 phydm_rate_type_2_num_ss(void *dm_void, enum PDM_RATE_TYPE type) +{ + u8 num_ss = 1; + + switch (type) { + case PDM_CCK: + case PDM_OFDM: + case PDM_1SS: + num_ss = 1; + break; + case PDM_2SS: + num_ss = 2; + break; + case PDM_3SS: + num_ss = 3; + break; + case PDM_4SS: + num_ss = 4; + break; + default: + break; + } + + return num_ss; +} + +u8 phydm_rate_to_num_ss(void *dm_void, u8 data_rate) +{ + u8 num_ss = 1; + + if (data_rate <= ODM_RATE54M) + num_ss = 1; + else if (data_rate <= ODM_RATEMCS31) + num_ss = ((data_rate - ODM_RATEMCS0) >> 3) + 1; + else if (data_rate <= ODM_RATEVHTSS1MCS9) + num_ss = 1; + else if (data_rate <= ODM_RATEVHTSS2MCS9) + num_ss = 2; + else if (data_rate <= ODM_RATEVHTSS3MCS9) + num_ss = 3; + else if (data_rate <= ODM_RATEVHTSS4MCS9) + num_ss = 4; + + return num_ss; +} + +void phydm_h2C_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 used = *_used; + u32 out_len = *_out_len; + u32 dm_value[10] = {0}; + u8 i = 0, input_idx = 0; + u8 h2c_parameter[H2C_MAX_LENGTH] = {0}; + u8 phydm_h2c_id = 0; + + for (i = 0; i < 8; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &dm_value[i]); + input_idx++; + } + + if (input_idx == 0) + return; + + phydm_h2c_id = (u8)dm_value[0]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Phydm Send H2C_ID (( 0x%x))\n", phydm_h2c_id); + + for (i = 0; i < H2C_MAX_LENGTH; i++) { + h2c_parameter[i] = (u8)dm_value[i + 1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "H2C: Byte[%d] = ((0x%x))\n", i, h2c_parameter[i]); + } + + odm_fill_h2c_cmd(dm, phydm_h2c_id, H2C_MAX_LENGTH, h2c_parameter); + + *_used = used; + *_out_len = out_len; +} + +void phydm_fw_fix_rate(void *dm_void, u8 en, u8 macid, u8 bw, u8 rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 reg_u32_tmp; + + if (dm->support_ic_type & PHYDM_IC_8051_SERIES) { + reg_u32_tmp = (bw << 24) | (rate << 16) | (macid << 8) | en; + odm_set_mac_reg(dm, R_0x4a0, MASKDWORD, reg_u32_tmp); + + } else { + if (en == 1) + reg_u32_tmp = BYTE_2_DWORD(0x60, macid, bw, rate); + else + reg_u32_tmp = 0x40000000; + if (dm->support_ic_type & ODM_RTL8814B) + odm_set_mac_reg(dm, R_0x448, MASKDWORD, reg_u32_tmp); + else + odm_set_mac_reg(dm, R_0x450, MASKDWORD, reg_u32_tmp); + } + if (en == 1) { + PHYDM_DBG(dm, ODM_COMP_API, + "FW fix TX rate[id =%d], %dM, Rate(%d)=", macid, + (20 << bw), rate); + phydm_print_rate(dm, rate, ODM_COMP_API); + } else { + PHYDM_DBG(dm, ODM_COMP_API, "Auto Rate\n"); + } +} + +void phydm_ra_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + u32 used = *_used; + u32 out_len = *_out_len; + char help[] = "-h"; + u32 var[5] = {0}; + u8 macid = 0, bw = 0, rate = 0; + u8 tx_cls_en = 0, tx_cls_th = 0, tmp = 0; + u8 i = 0; + + for (i = 0; i < 5; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var[i]); + } + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1} {0:-,1:+} {ofst}: set offset\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1} {100}: show offset\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{2} {en} {macid} {bw} {rate}: fw fix rate\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{3} {en}: Dynamic RRSR\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{4} {0:pkt RA, 1:TBTT RA, 100:query RA mode}\n"); +#ifdef CONFIG_DYNAMIC_TXCOLLISION_TH + PDM_SNPF(out_len, used, output + used, out_len - used, + "{5} {0:dis, 1:en}{th; 255:auto, xx:dB}: Tx CLS\n"); +#endif + } else if (var[0] == 1) { /*@Adjust PCR offset*/ + + if (var[1] == 100) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Get] RA_ofst=((%s%d))\n", + ((ra_tab->ra_ofst_direc) ? "+" : "-"), + ra_tab->ra_th_ofst); + + } else if (var[1] == 0) { + ra_tab->ra_ofst_direc = 0; + ra_tab->ra_th_ofst = (u8)var[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Set] RA_ofst=((-%d))\n", ra_tab->ra_th_ofst); + } else if (var[1] == 1) { + ra_tab->ra_ofst_direc = 1; + ra_tab->ra_th_ofst = (u8)var[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Set] RA_ofst=((+%d))\n", ra_tab->ra_th_ofst); + } + + } else if (var[0] == 2) { /*@FW fix rate*/ + macid = (u8)var[2]; + bw = (u8)var[3]; + rate = (u8)var[4]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "[FW fix TX Rate] {en, macid,bw,rate}={%d, %d, %d, 0x%x}", + var[1], macid, bw, rate); + + phydm_fw_fix_rate(dm, (u8)var[1], macid, bw, rate); + } else if (var[0] == 3) { /*@Dynamic RRSR*/ + ra_tab->dynamic_rrsr_en = (boolean)var[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Dynamic RRSR] enable=%d", ra_tab->dynamic_rrsr_en); + } else if (var[0] == 4) { /*@RA trigger mode*/ + if (var[1] == 0 || var[1] == 1) + ra_tab->ra_trigger_mode = (u8)var[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[RA trigger] mode=%d\n", ra_tab->ra_trigger_mode); +#ifdef CONFIG_DYNAMIC_TXCOLLISION_TH + } else if (var[0] == 5) { /*@Tx Collision Detection*/ + tx_cls_en = (u8)var[1]; + ra_tab->ra_tx_cls_th = (u8)var[2]; + tmp = (u8)var[2]; + tx_cls_th = (tmp < 50) ? 0 : (tmp > 81) ? 31 : tmp - 50; + if (tx_cls_en) { + odm_set_bb_reg(dm, R_0x8f8, BIT(16), 1); + if (ra_tab->ra_tx_cls_th != 255) { + phydm_tx_collsion_th_set(dm, tx_cls_th, + tx_cls_th); + } + + } else { + odm_set_bb_reg(dm, R_0x8f8, BIT(16), 0); + } + + if (tx_cls_en & ra_tab->ra_tx_cls_th != 255) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Tx Collision Detec] {en, th}={%d, %d}\n", + tx_cls_en, tx_cls_th + 50); + } else if (tx_cls_en & ra_tab->ra_tx_cls_th == 255) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Tx Collision Detec] {en, th}={%d, auto}\n", + tx_cls_en); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Tx Collision Detec] {en, th}={%d, xx}\n", + tx_cls_en); + } +#endif + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[Set] Error\n"); + } + *_used = used; + *_out_len = out_len; +} + +void phydm_ra_mask_report_h2c_trigger(void *dm_void, + struct ra_mask_rpt_trig *trig_rpt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + + phydm_fw_trace_en_h2c(dm, true, 1, 2, trig_rpt->macid); + + trig_rpt->ra_mask_rpt_stamp = ra_tab->ra_mask_rpt_stamp; +} +void phydm_ra_mask_report_c2h_result(void *dm_void, struct ra_mask_rpt *rpt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + u8 i = 0; + + rpt->ra_mask_rpt_stamp = ra_tab->ra_mask_rpt_stamp; + + odm_move_memory(dm, &rpt->ra_mask_buf[0], &ra_tab->ra_mask_buf[0], 8); +} + +void odm_c2h_ra_para_report_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + u8 mode = cmd_buf[0]; /*Retry Penalty, NH, NL*/ + u8 i; + + PHYDM_DBG(dm, DBG_FW_TRACE, "[%s] [mode: %d]----------------------->\n", + __func__, mode); + + if (mode == RADBG_DEBUG_MONITOR1) { + if (dm->support_ic_type & PHYDM_IC_3081_SERIES) { + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "RSSI =", + cmd_buf[1]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", "rate =", + cmd_buf[2] & 0x7f); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "SGI =", + (cmd_buf[2] & 0x80) >> 7); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "BW =", + cmd_buf[3]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "BW_max =", + cmd_buf[4]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", + "multi_rate0 =", cmd_buf[5]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", + "multi_rate1 =", cmd_buf[6]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "DISRA =", + cmd_buf[7]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "VHT_EN =", + cmd_buf[8]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", + "SGI_support =", cmd_buf[9]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "try_ness =", + cmd_buf[10]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", "pre_rate =", + cmd_buf[11]); + } else { + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "RSSI =", + cmd_buf[1]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %x\n", "BW =", + cmd_buf[2]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "DISRA =", + cmd_buf[3]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "VHT_EN =", + cmd_buf[4]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", + "Hightest rate =", cmd_buf[5]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", + "Lowest rate =", cmd_buf[6]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", + "SGI_support =", cmd_buf[7]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "Rate_ID =", + cmd_buf[8]); + } + } else if (mode == RADBG_DEBUG_MONITOR2) { + if (dm->support_ic_type & PHYDM_IC_3081_SERIES) { + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "rate_id =", + cmd_buf[1]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", + "highest_rate =", cmd_buf[2]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", + "lowest_rate =", cmd_buf[3]); + + for (i = 4; i <= 11; i++) + PHYDM_DBG(dm, DBG_FW_TRACE, "RAMASK = 0x%x\n", + cmd_buf[i]); + + odm_move_memory(dm, &ra_tab->ra_mask_buf[0], &cmd_buf[4], 8); + ra_tab->ra_mask_rpt_stamp++; + } else { + PHYDM_DBG(dm, DBG_FW_TRACE, + "%5s %x%x %x%x %x%x %x%x\n", "RA Mask:", + cmd_buf[8], cmd_buf[7], cmd_buf[6], + cmd_buf[5], cmd_buf[4], cmd_buf[3], + cmd_buf[2], cmd_buf[1]); + } + } else if (mode == RADBG_DEBUG_MONITOR3) { + for (i = 0; i < (cmd_len - 1); i++) + PHYDM_DBG(dm, DBG_FW_TRACE, "content[%d] = %d\n", i, + cmd_buf[1 + i]); + } else if (mode == RADBG_DEBUG_MONITOR4) + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s {%d.%d}\n", "RA version =", + cmd_buf[1], cmd_buf[2]); + else if (mode == RADBG_DEBUG_MONITOR5) { + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", "Current rate =", + cmd_buf[1]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "Retry ratio =", + cmd_buf[2]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "rate down ratio =", + cmd_buf[3]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", "highest rate =", + cmd_buf[4]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s {0x%x 0x%x}\n", "Muti-try =", + cmd_buf[5], cmd_buf[6]); + PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x%x%x%x%x\n", "RA mask =", + cmd_buf[11], cmd_buf[10], cmd_buf[9], cmd_buf[8], + cmd_buf[7]); + } + PHYDM_DBG(dm, DBG_FW_TRACE, "-------------------------------\n"); +} + +void phydm_ra_dynamic_retry_count(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_DYNAMIC_ARFR)) + return; + + /*PHYDM_DBG(dm, DBG_RA, "dm->pre_b_noisy = %d\n", dm->pre_b_noisy );*/ + + if (dm->pre_b_noisy != dm->noisy_decision) { + if (dm->noisy_decision) { + PHYDM_DBG(dm, DBG_DYN_ARFR, "Noisy Env. RA fallback\n"); + odm_set_mac_reg(dm, R_0x430, MASKDWORD, 0x0); + odm_set_mac_reg(dm, R_0x434, MASKDWORD, 0x04030201); + } else { + PHYDM_DBG(dm, DBG_DYN_ARFR, "Clean Env. RA fallback\n"); + odm_set_mac_reg(dm, R_0x430, MASKDWORD, 0x01000000); + odm_set_mac_reg(dm, R_0x434, MASKDWORD, 0x06050402); + } + dm->pre_b_noisy = dm->noisy_decision; + } +} + +void phydm_print_rate(void *dm_void, u8 rate, u32 dbg_component) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/ + boolean vht_en = phydm_is_vht_rate(dm, rate_idx); + u8 b_sgi = (rate & 0x80) >> 7; + u8 rate_ss = phydm_rate_to_num_ss(dm, rate_idx); + u8 rate_digit = phydm_rate_2_rate_digit(dm, rate_idx); + + PHYDM_DBG_F(dm, dbg_component, "( %s%s%s%s%s%d%s%s)\n", + (vht_en && (rate_ss == 1)) ? "VHT 1ss " : "", + (vht_en && (rate_ss == 2)) ? "VHT 2ss " : "", + (vht_en && (rate_ss == 3)) ? "VHT 3ss " : "", + (vht_en && (rate_ss == 4)) ? "VHT 4ss " : "", + (rate_idx >= ODM_RATEMCS0) ? "MCS " : "", + rate_digit, + (b_sgi) ? "-S" : " ", + (rate_idx >= ODM_RATEMCS0) ? "" : "M"); +} + +void phydm_print_rate_2_buff(void *dm_void, u8 rate, char *buf, u16 buf_size) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/ + boolean vht_en = phydm_is_vht_rate(dm, rate_idx); + u8 b_sgi = (rate & 0x80) >> 7; + u8 rate_ss = phydm_rate_to_num_ss(dm, rate_idx); + u8 rate_digit = phydm_rate_2_rate_digit(dm, rate_idx); + + PHYDM_SNPRINTF(buf, buf_size, "( %s%s%s%s%s%d%s%s)", + (vht_en && (rate_ss == 1)) ? "VHT 1ss " : "", + (vht_en && (rate_ss == 2)) ? "VHT 2ss " : "", + (vht_en && (rate_ss == 3)) ? "VHT 3ss " : "", + (vht_en && (rate_ss == 4)) ? "VHT 4ss " : "", + (rate_idx >= ODM_RATEMCS0) ? "MCS " : "", + rate_digit, + (b_sgi) ? "-S" : " ", + (rate_idx >= ODM_RATEMCS0) ? "" : "M"); +} + +void phydm_c2h_ra_report_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + struct cmn_sta_info *sta = NULL; + u8 macid = cmd_buf[1]; + u8 rate = cmd_buf[0]; + u8 ra_ratio = 0xff; + u8 curr_bw = 0xff; + u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/ + u8 rate_order; + u8 gid_index = 0; + u8 txcls_rate = 0; + char dbg_buf[PHYDM_SNPRINT_SIZE] = {0}; + + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + sta = dm->phydm_sta_info[dm->phydm_macid_table[macid]]; + #else + sta = dm->phydm_sta_info[macid]; + #endif + + if (cmd_len == 7) { + ra_ratio = cmd_buf[5]; + curr_bw = cmd_buf[6]; + PHYDM_DBG(dm, DBG_RA, "[%d] PER=%d\n", macid, ra_ratio); + } else if (cmd_len == 8) { + ra_ratio = cmd_buf[5]; + curr_bw = cmd_buf[6]; + txcls_rate = cmd_buf[7]; + PHYDM_DBG(dm, DBG_RA, "[%d] PER=%d TxCLS=%d\n", macid, ra_ratio, + txcls_rate); + } + + if (cmd_buf[3] != 0) { + if (cmd_buf[3] == 0xff) + PHYDM_DBG(dm, DBG_RA, "FW Fix Rate\n"); + else if (cmd_buf[3] == 1) + PHYDM_DBG(dm, DBG_RA, "Try Success\n"); + else if (cmd_buf[3] == 2) + PHYDM_DBG(dm, DBG_RA, "Try Fail & Again\n"); + else if (cmd_buf[3] == 3) + PHYDM_DBG(dm, DBG_RA, "Rate Back\n"); + else if (cmd_buf[3] == 4) + PHYDM_DBG(dm, DBG_RA, "Start rate by RSSI\n"); + else if (cmd_buf[3] == 5) + PHYDM_DBG(dm, DBG_RA, "Try rate\n"); + } + phydm_print_rate_2_buff(dm, rate, dbg_buf, PHYDM_SNPRINT_SIZE); + PHYDM_DBG(dm, DBG_RA, "Tx Rate=%s (%d)\n", dbg_buf, rate); + +#ifdef MU_EX_MACID + if (macid >= 128 && macid < (128 + MU_EX_MACID)) { + gid_index = macid - 128; + ra_tab->mu1_rate[gid_index] = rate; + } + if (macid >= ODM_ASSOCIATE_ENTRY_NUM) + return; +#endif + if (is_sta_active(sta)) { + sta->ra_info.curr_tx_rate = rate; + sta->ra_info.curr_tx_bw = (enum channel_width)curr_bw; + sta->ra_info.curr_retry_ratio = ra_ratio; + } + + /*trigger power training*/ +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + + rate_order = phydm_rate_order_compute(dm, rate_idx); + + if (dm->is_one_entry_only || + (rate_order > ra_tab->highest_client_tx_order && + ra_tab->power_tracking_flag == 1)) { + halrf_update_pwr_track(dm, rate_idx); + ra_tab->power_tracking_flag = 0; + } + +#endif + +#if 0 + /*trigger dynamic rate ID*/ + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8192E)) + phydm_update_rate_id(dm, rate, macid); +#endif +} + +void odm_ra_post_action_on_assoc(void *dm_void) +{ +} + +void phydm_modify_RA_PCR_threshold(void *dm_void, u8 ra_ofst_direc, + u8 ra_th_ofst) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + + ra_tab->ra_ofst_direc = ra_ofst_direc; + ra_tab->ra_th_ofst = ra_th_ofst; + PHYDM_DBG(dm, DBG_RA_MASK, "Set ra_th_offset=(( %s%d ))\n", + ((ra_ofst_direc) ? "+" : "-"), ra_th_ofst); +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + +void phydm_gen_ramask_h2c_AP( + void *dm_void, + struct rtl8192cd_priv *priv, + struct sta_info *entry, + u8 rssi_level) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type == ODM_RTL8812) { + #if (RTL8812A_SUPPORT == 1) + UpdateHalRAMask8812(priv, entry, rssi_level); + #endif + } else if (dm->support_ic_type == ODM_RTL8188E) { + #if (RTL8188E_SUPPORT == 1) + #ifdef TXREPORT + add_RATid(priv, entry); + #endif + #endif + } else { + #ifdef CONFIG_WLAN_HAL + GET_HAL_INTERFACE(priv)->UpdateHalRAMaskHandler(priv, entry, rssi_level); + #endif + } +} + +void phydm_update_hal_ra_mask( + void *dm_void, + u32 wireless_mode, + u8 rf_type, + u8 bw, + u8 mimo_ps_enable, + u8 disable_cck_rate, + u32 *ratr_bitmap_msb_in, + u32 *ratr_bitmap_lsb_in, + u8 tx_rate_level) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 ratr_bitmap = *ratr_bitmap_lsb_in; + u32 ratr_bitmap_msb = *ratr_bitmap_msb_in; + +#if 0 + /*PHYDM_DBG(dm, DBG_RA_MASK, "phydm_rf_type = (( %x )), rf_type = (( %x ))\n", phydm_rf_type, rf_type);*/ +#endif + PHYDM_DBG(dm, DBG_RA_MASK, + "Platfoem original RA Mask = (( 0x %x | %x ))\n", + ratr_bitmap_msb, ratr_bitmap); + + switch (wireless_mode) { + case PHYDM_WIRELESS_MODE_B: { + ratr_bitmap &= 0x0000000f; + } break; + + case PHYDM_WIRELESS_MODE_G: { + ratr_bitmap &= 0x00000ff5; + } break; + + case PHYDM_WIRELESS_MODE_A: { + ratr_bitmap &= 0x00000ff0; + } break; + + case PHYDM_WIRELESS_MODE_N_24G: + case PHYDM_WIRELESS_MODE_N_5G: { + if (mimo_ps_enable) + rf_type = RF_1T1R; + + if (rf_type == RF_1T1R) { + if (bw == CHANNEL_WIDTH_40) + ratr_bitmap &= 0x000ff015; + else + ratr_bitmap &= 0x000ff005; + } else if (rf_type == RF_2T2R || rf_type == RF_2T4R || rf_type == RF_2T3R) { + if (bw == CHANNEL_WIDTH_40) + ratr_bitmap &= 0x0ffff015; + else + ratr_bitmap &= 0x0ffff005; + } else { /*@3T*/ + + ratr_bitmap &= 0xfffff015; + ratr_bitmap_msb &= 0xf; + } + } break; + + case PHYDM_WIRELESS_MODE_AC_24G: { + if (rf_type == RF_1T1R) { + ratr_bitmap &= 0x003ff015; + } else if (rf_type == RF_2T2R || rf_type == RF_2T4R || rf_type == RF_2T3R) { + ratr_bitmap &= 0xfffff015; + } else { /*@3T*/ + + ratr_bitmap &= 0xfffff010; + ratr_bitmap_msb &= 0x3ff; + } + + if (bw == CHANNEL_WIDTH_20) { /*@AC 20MHz not support MCS9*/ + ratr_bitmap &= 0x7fdfffff; + ratr_bitmap_msb &= 0x1ff; + } + } break; + + case PHYDM_WIRELESS_MODE_AC_5G: { + if (rf_type == RF_1T1R) { + ratr_bitmap &= 0x003ff010; + } else if (rf_type == RF_2T2R || rf_type == RF_2T4R || rf_type == RF_2T3R) { + ratr_bitmap &= 0xfffff010; + } else { /*@3T*/ + + ratr_bitmap &= 0xfffff010; + ratr_bitmap_msb &= 0x3ff; + } + + if (bw == CHANNEL_WIDTH_20) { /*@AC 20MHz not support MCS9*/ + ratr_bitmap &= 0x7fdfffff; + ratr_bitmap_msb &= 0x1ff; + } + } break; + + default: + break; + } + + if (wireless_mode != PHYDM_WIRELESS_MODE_B) { + if (tx_rate_level == 0) + ratr_bitmap &= 0xffffffff; + else if (tx_rate_level == 1) + ratr_bitmap &= 0xfffffff0; + else if (tx_rate_level == 2) + ratr_bitmap &= 0xffffefe0; + else if (tx_rate_level == 3) + ratr_bitmap &= 0xffffcfc0; + else if (tx_rate_level == 4) + ratr_bitmap &= 0xffff8f80; + else if (tx_rate_level >= 5) + ratr_bitmap &= 0xffff0f00; + } + + if (disable_cck_rate) + ratr_bitmap &= 0xfffffff0; + + PHYDM_DBG(dm, DBG_RA_MASK, + "wireless_mode= (( 0x%x )), rf_type = (( 0x%x )), BW = (( 0x%x )), MimoPs_en = (( %d )), tx_rate_level= (( 0x%x ))\n", + wireless_mode, rf_type, bw, mimo_ps_enable, tx_rate_level); + +#if 0 + /*PHYDM_DBG(dm, DBG_RA_MASK, "111 Phydm modified RA Mask = (( 0x %x | %x ))\n", ratr_bitmap_msb, ratr_bitmap);*/ +#endif + + *ratr_bitmap_lsb_in = ratr_bitmap; + *ratr_bitmap_msb_in = ratr_bitmap_msb; + PHYDM_DBG(dm, DBG_RA_MASK, + "Phydm modified RA Mask = (( 0x %x | %x ))\n", + *ratr_bitmap_msb_in, *ratr_bitmap_lsb_in); +} + +#endif + +void phydm_rate_adaptive_mask_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_t = &dm->dm_ra_table; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PADAPTER adapter = dm->adapter; + PMGNT_INFO mgnt_info = &(adapter->MgntInfo); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)dm->adapter)); + + if (mgnt_info->DM_Type == dm_type_by_driver) + hal_data->bUseRAMask = true; + else + hal_data->bUseRAMask = false; + +#endif + + ra_t->ldpc_thres = 35; + ra_t->up_ramask_cnt = 0; + ra_t->up_ramask_cnt_tmp = 0; +} + +void phydm_refresh_rate_adaptive_mask(void *dm_void) +{ +/*@Will be removed*/ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_ra_mask_watchdog(dm); +} + +void phydm_show_sta_info(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = NULL; + struct ra_sta_info *ra = NULL; +#ifdef CONFIG_BEAMFORMING + struct bf_cmn_info *bf = NULL; +#endif + char help[] = "-h"; + u32 var[10] = {0}; + u32 used = *_used; + u32 out_len = *_out_len; + u32 i, sta_idx_start, sta_idx_end; + u8 tatal_sta_num = 0; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var[0]); + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "All STA: {1}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "STA[macid]: {2} {macid}\n"); + return; + } else if (var[0] == 1) { + sta_idx_start = 0; + sta_idx_end = ODM_ASSOCIATE_ENTRY_NUM; + } else if (var[0] == 2) { + sta_idx_start = var[1]; + sta_idx_end = var[1]; + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "Warning input value!\n"); + return; + } + + for (i = sta_idx_start; i < sta_idx_end; i++) { + sta = dm->phydm_sta_info[i]; + + if (!is_sta_active(sta)) + continue; + + ra = &sta->ra_info; + #ifdef CONFIG_BEAMFORMING + bf = &sta->bf_info; + #endif + + tatal_sta_num++; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "==[sta_idx: %d][MACID: %d]============>\n", i, + sta->mac_id); + PDM_SNPF(out_len, used, output + used, out_len - used, + "AID:%d\n", sta->aid); + PDM_SNPF(out_len, used, output + used, out_len - used, + "ADDR:%x-%x-%x-%x-%x-%x\n", sta->mac_addr[5], + sta->mac_addr[4], sta->mac_addr[3], sta->mac_addr[2], + sta->mac_addr[1], sta->mac_addr[0]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "DM_ctrl:0x%x\n", sta->dm_ctrl); + PDM_SNPF(out_len, used, output + used, out_len - used, + "BW:%d, MIMO_Type:0x%x\n", sta->bw_mode, + sta->mimo_type); + PDM_SNPF(out_len, used, output + used, out_len - used, + "STBC_en:%d, LDPC_en=%d\n", sta->stbc_en, + sta->ldpc_en); + + /*@[RSSI Info]*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "RSSI{All, OFDM, CCK}={%d, %d, %d}\n", + sta->rssi_stat.rssi, sta->rssi_stat.rssi_ofdm, + sta->rssi_stat.rssi_cck); + + /*@[RA Info]*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "Rate_ID:%d, RSSI_LV:%d, ra_bw:%d, SGI_en:%d\n", + ra->rate_id, ra->rssi_level, ra->ra_bw_mode, + ra->is_support_sgi); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "VHT_en:%d, Wireless_set=0x%x, sm_ps=%d\n", + ra->is_vht_enable, sta->support_wireless_set, + sta->sm_ps); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Dis{RA, PT}={%d, %d}, TxRx:%d, Noisy:%d\n", + ra->disable_ra, ra->disable_pt, ra->txrx_state, + ra->is_noisy); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "TX{Rate, BW}={0x%x, %d}, RTY:%d\n", ra->curr_tx_rate, + ra->curr_tx_bw, ra->curr_retry_ratio); + + PDM_SNPF(out_len, used, output + used, out_len - used, + "RA_Mask:0x%llx\n", ra->ramask); + + /*@[TP]*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "TP{TX,RX}={%d, %d}\n", sta->tx_moving_average_tp, + sta->rx_moving_average_tp); + +#ifdef CONFIG_BEAMFORMING + /*@[Beamforming]*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "BF CAP{HT,VHT}={0x%x, 0x%x}\n", bf->ht_beamform_cap, + bf->vht_beamform_cap); + PDM_SNPF(out_len, used, output + used, out_len - used, + "BF {p_aid,g_id}={0x%x, 0x%x}\n\n", bf->p_aid, + bf->g_id); +#endif + } + + if (tatal_sta_num == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "No Linked STA\n"); + } + + *_used = used; + *_out_len = out_len; +} + +u8 phydm_get_rx_stream_num(void *dm_void, enum rf_type type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rx_num = 1; + + if (type == RF_1T1R) + rx_num = 1; + else if (type == RF_2T2R || type == RF_1T2R) + rx_num = 2; + else if (type == RF_3T3R || type == RF_2T3R) + rx_num = 3; + else if (type == RF_4T4R || type == RF_3T4R || type == RF_2T4R) + rx_num = 4; + else + pr_debug("[Warrning] %s\n", __func__); + + return rx_num; +} + +u8 phydm_get_tx_stream_num(void *dm_void, enum rf_type type) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 tx_num = 1; + + if (type == RF_1T1R || type == RF_1T2R) + tx_num = 1; + else if (type == RF_2T2R || type == RF_2T3R || type == RF_2T4R) + tx_num = 2; + else if (type == RF_3T3R || type == RF_3T4R) + tx_num = 3; + else if (type == RF_4T4R) + tx_num = 4; + else + PHYDM_DBG(dm, DBG_RA, "[Warrning] no mimo_type is found\n"); + + return tx_num; +} + +u64 phydm_get_bb_mod_ra_mask(void *dm_void, u8 sta_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_iot_center *iot_table = &dm->iot_table; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx]; + struct ra_sta_info *ra = NULL; + enum channel_width bw = 0; + enum wireless_set wrls_mode = 0; +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + struct rtl8192cd_priv *priv = dm->priv; +#endif + u8 tx_stream_num = 1; + u8 rssi_lv = 0; + u64 ra_mask_bitmap = 0; + + if (is_sta_active(sta)) { + ra = &sta->ra_info; + bw = ra->ra_bw_mode; + wrls_mode = sta->support_wireless_set; + tx_stream_num = phydm_get_tx_stream_num(dm, sta->mimo_type); + rssi_lv = ra->rssi_level; + ra_mask_bitmap = ra->ramask; + } else { + PHYDM_DBG(dm, DBG_RA, "[Warning] %s invalid STA\n", __func__); + return 0; + } + + PHYDM_DBG(dm, DBG_RA, "macid=%d ori_RA_Mask= 0x%llx\n", sta->mac_id, + ra_mask_bitmap); + PHYDM_DBG(dm, DBG_RA, + "wireless_mode=0x%x, tx_ss=%d, BW=%d, MimoPs=%d, rssi_lv=%d\n", + wrls_mode, tx_stream_num, bw, sta->sm_ps, rssi_lv); + + if (sta->sm_ps == SM_PS_STATIC) /*@mimo_ps_enable*/ + tx_stream_num = 1; + + /*@[Modify RA Mask by Wireless Mode]*/ + + if (wrls_mode == WIRELESS_CCK) { /*@B mode*/ + ra_mask_bitmap &= 0x0000000f; + } else if (wrls_mode == WIRELESS_OFDM) { /*@G mode*/ + ra_mask_bitmap &= 0x00000ff0; + } else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM)) { /*@BG mode*/ + ra_mask_bitmap &= 0x00000ff5; + } else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM | WIRELESS_HT)) { + /*N_2G*/ + if (tx_stream_num == 1) { + if (bw == CHANNEL_WIDTH_40) + ra_mask_bitmap &= 0x000ff015; + else + ra_mask_bitmap &= 0x000ff005; + } else if (tx_stream_num == 2) { + if (bw == CHANNEL_WIDTH_40) + ra_mask_bitmap &= 0x0ffff015; + else + ra_mask_bitmap &= 0x0ffff005; + } else if (tx_stream_num == 3) { + ra_mask_bitmap &= 0xffffff015; + } else { + ra_mask_bitmap &= 0xffffffff015; + } + } else if (wrls_mode == (WIRELESS_OFDM | WIRELESS_HT)) { /*N_5G*/ + + if (tx_stream_num == 1) { + if (bw == CHANNEL_WIDTH_40) + ra_mask_bitmap &= 0x000ff030; + else + ra_mask_bitmap &= 0x000ff010; + } else if (tx_stream_num == 2) { + if (bw == CHANNEL_WIDTH_40) + ra_mask_bitmap &= 0x0ffff030; + else + ra_mask_bitmap &= 0x0ffff010; + } else if (tx_stream_num == 3) { + ra_mask_bitmap &= 0xffffff010; + } else { + ra_mask_bitmap &= 0xffffffff010; + } + } else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM | WIRELESS_VHT)) { + /*@AC_2G*/ + if (tx_stream_num == 1) + ra_mask_bitmap &= 0x003ff015; + else if (tx_stream_num == 2) + ra_mask_bitmap &= 0xfffff015; + else if (tx_stream_num == 3) + ra_mask_bitmap &= 0x3fffffff015; + else /*@AC_4SS 2G*/ + ra_mask_bitmap &= 0x000ffffffffff015; + if (bw == CHANNEL_WIDTH_20) { + /* @AC 20MHz doesn't support MCS9 except 3SS & 6SS*/ + ra_mask_bitmap &= 0x0007ffff7fdff015; + } else if (bw == CHANNEL_WIDTH_80) { + /* @AC 80MHz doesn't support 3SS MCS6*/ + ra_mask_bitmap &= 0x000fffbffffff015; + } + } else if (wrls_mode == (WIRELESS_OFDM | WIRELESS_VHT)) { /*@AC_5G*/ + + if (tx_stream_num == 1) + ra_mask_bitmap &= 0x003ff010; + else if (tx_stream_num == 2) + ra_mask_bitmap &= 0xfffff010; + else if (tx_stream_num == 3) + ra_mask_bitmap &= 0x3fffffff010; + else /*@AC_4SS 5G*/ + ra_mask_bitmap &= 0x000ffffffffff010; + + if (bw == CHANNEL_WIDTH_20) { + /* @AC 20MHz doesn't support MCS9 except 3SS & 6SS*/ + ra_mask_bitmap &= 0x0007ffff7fdff010; + } else if (bw == CHANNEL_WIDTH_80) { + /* @AC 80MHz doesn't support 3SS MCS6*/ + ra_mask_bitmap &= 0x000fffbffffff010; + } else if (bw == CHANNEL_WIDTH_160) { + /* @AC 80M+80M doesn't support 3SS & 4SS*/ + ra_mask_bitmap &= 0xfffff010; + } + } else { + PHYDM_DBG(dm, DBG_RA, "[Warrning] RA mask is Not found\n"); + } + + PHYDM_DBG(dm, DBG_RA, "Mod by mode=0x%llx\n", ra_mask_bitmap); + +#if ((DM_ODM_SUPPORT_TYPE == ODM_AP) && defined(PHYDM_IC_JGR3_SERIES_SUPPORT)) + if (priv->pshare->veriwave_sta_num > 0) { + PHYDM_DBG(dm, DBG_RA, "Mod by RSSI=0x%llx\n", ra_mask_bitmap); + return ra_mask_bitmap; + } +#endif + /*@[Modify RA Mask by RSSI level]*/ + if (wrls_mode != WIRELESS_CCK) { + if (iot_table->patch_id_40010700) { + ra_mask_bitmap &= (rssi_lv == 0 ? + 0xffffffffffffffff : + 0xfffffffffffffff0); + return ra_mask_bitmap; + } + + if (rssi_lv == 0) + ra_mask_bitmap &= 0xffffffffffffffff; + else if (rssi_lv == 1) + ra_mask_bitmap &= 0xfffffffffffffff0; + else if (rssi_lv == 2) + ra_mask_bitmap &= 0xffffffffffffefe0; + else if (rssi_lv == 3) + ra_mask_bitmap &= 0xffffffffffffcfc0; + else if (rssi_lv == 4) + ra_mask_bitmap &= 0xffffffffffff8f80; + else if (rssi_lv >= 5) + ra_mask_bitmap &= 0xffffffffffff0f00; + } + PHYDM_DBG(dm, DBG_RA, "Mod by RSSI=0x%llx\n", ra_mask_bitmap); + + return ra_mask_bitmap; +} + +u8 phydm_get_rate_from_rssi_lv(void *dm_void, u8 sta_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx]; + struct ra_sta_info *ra = NULL; + enum wireless_set wrls_set = 0; + u8 rssi_lv = 0; + u8 rate_idx = 0; + u8 rate_ofst = 0; + + if (is_sta_active(sta)) { + ra = &sta->ra_info; + wrls_set = sta->support_wireless_set; + rssi_lv = ra->rssi_level; + } else { + pr_debug("[Warning] %s: invalid STA\n", __func__); + return 0; + } + + PHYDM_DBG(dm, DBG_RA, "[%s]macid=%d, wireless_set=0x%x, rssi_lv=%d\n", + __func__, sta->mac_id, wrls_set, rssi_lv); + + rate_ofst = (rssi_lv <= 1) ? 0 : (rssi_lv - 1); + + if (wrls_set & WIRELESS_VHT) { + rate_idx = ODM_RATEVHTSS1MCS0 + rate_ofst; + } else if (wrls_set & WIRELESS_HT) { + rate_idx = ODM_RATEMCS0 + rate_ofst; + } else if (wrls_set & WIRELESS_OFDM) { + rate_idx = ODM_RATE6M + rate_ofst; + } else { + rate_idx = ODM_RATE1M + rate_ofst; + + if (rate_idx > ODM_RATE11M) + rate_idx = ODM_RATE11M; + } + return rate_idx; +} + +u8 phydm_get_rate_id(void *dm_void, u8 sta_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx]; + struct ra_sta_info *ra = NULL; + enum channel_width bw = 0; + enum wireless_set wrls_mode = 0; + u8 tx_stream_num = 1; + u8 rate_id_idx = PHYDM_BGN_20M_1SS; + + if (is_sta_active(sta)) { + ra = &sta->ra_info; + bw = ra->ra_bw_mode; + wrls_mode = sta->support_wireless_set; + tx_stream_num = phydm_get_tx_stream_num(dm, sta->mimo_type); + + } else { + PHYDM_DBG(dm, DBG_RA, "[Warning] %s: invalid STA\n", __func__); + return 0; + } + + PHYDM_DBG(dm, DBG_RA, "macid=%d,wireless_set=0x%x,tx_SS_num=%d,BW=%d\n", + sta->mac_id, wrls_mode, tx_stream_num, bw); + + if (wrls_mode == WIRELESS_CCK) { + /*@B mode*/ + rate_id_idx = PHYDM_B_20M; + } else if (wrls_mode == WIRELESS_OFDM) { + /*@G mode*/ + rate_id_idx = PHYDM_G; + } else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM)) { + /*@BG mode*/ + rate_id_idx = PHYDM_BG; + } else if (wrls_mode == (WIRELESS_OFDM | WIRELESS_HT)) { + /*@GN mode*/ + if (tx_stream_num == 1) + rate_id_idx = PHYDM_GN_N1SS; + else if (tx_stream_num == 2) + rate_id_idx = PHYDM_GN_N2SS; + else if (tx_stream_num == 3) + rate_id_idx = PHYDM_ARFR5_N_3SS; + } else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM | WIRELESS_HT)) { + /*@BGN mode*/ + if (bw == CHANNEL_WIDTH_40) { + if (tx_stream_num == 1) + rate_id_idx = PHYDM_BGN_40M_1SS; + else if (tx_stream_num == 2) + rate_id_idx = PHYDM_BGN_40M_2SS; + else if (tx_stream_num == 3) + rate_id_idx = PHYDM_ARFR5_N_3SS; + else if (tx_stream_num == 4) + rate_id_idx = PHYDM_ARFR7_N_4SS; + + } else { + if (tx_stream_num == 1) + rate_id_idx = PHYDM_BGN_20M_1SS; + else if (tx_stream_num == 2) + rate_id_idx = PHYDM_BGN_20M_2SS; + else if (tx_stream_num == 3) + rate_id_idx = PHYDM_ARFR5_N_3SS; + else if (tx_stream_num == 4) + rate_id_idx = PHYDM_ARFR7_N_4SS; + } + } else if (wrls_mode == (WIRELESS_OFDM | WIRELESS_VHT)) { + /*@AC mode*/ + if (bw == CHANNEL_WIDTH_160) { + if (tx_stream_num == 1) + rate_id_idx = PHYDM_ARFR1_AC_1SS; + else if (tx_stream_num == 2) + rate_id_idx = PHYDM_ARFR0_AC_2SS; + else if (tx_stream_num == 3) + rate_id_idx = PHYDM_ARFR0_AC_2SS; + else if (tx_stream_num == 4) + rate_id_idx = PHYDM_ARFR0_AC_2SS; + } else { + if (tx_stream_num == 1) + rate_id_idx = PHYDM_ARFR1_AC_1SS; + else if (tx_stream_num == 2) + rate_id_idx = PHYDM_ARFR0_AC_2SS; + else if (tx_stream_num == 3) + rate_id_idx = PHYDM_ARFR4_AC_3SS; + else if (tx_stream_num == 4) + rate_id_idx = PHYDM_ARFR6_AC_4SS; + } + } else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM | WIRELESS_VHT)) { + /*@AC 2.4G mode*/ + if (bw >= CHANNEL_WIDTH_80) { + if (tx_stream_num == 1) + rate_id_idx = PHYDM_ARFR1_AC_1SS; + else if (tx_stream_num == 2) + rate_id_idx = PHYDM_ARFR0_AC_2SS; + else if (tx_stream_num == 3) + rate_id_idx = PHYDM_ARFR4_AC_3SS; + else if (tx_stream_num == 4) + rate_id_idx = PHYDM_ARFR6_AC_4SS; + } else { + if (tx_stream_num == 1) { + if (dm->support_ic_type & PHYDM_IC_RATEID_IDX_TYPE2) + rate_id_idx = PHYDM_TYPE2_ARFR5_AC_2G_1SS; + else + rate_id_idx = PHYDM_ARFR2_AC_2G_1SS; + } else if (tx_stream_num == 2) { + if (dm->support_ic_type & PHYDM_IC_RATEID_IDX_TYPE2) + rate_id_idx = PHYDM_TYPE2_ARFR3_AC_2G_2SS; + else + rate_id_idx = PHYDM_ARFR3_AC_2G_2SS; + } else if (tx_stream_num == 3) { + rate_id_idx = PHYDM_ARFR4_AC_3SS; + } else if (tx_stream_num == 4) { + rate_id_idx = PHYDM_ARFR6_AC_4SS; + } + } + } else { + PHYDM_DBG(dm, DBG_RA, "[Warrning] No rate_id is found\n"); + rate_id_idx = 0; + } + + PHYDM_DBG(dm, DBG_RA, "Rate_ID=((0x%x))\n", rate_id_idx); + + return rate_id_idx; +} + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_ra_mode_selection(void *dm_void, u8 mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + u8 pre_mode = ra_tab->ra_trigger_mode; /* 0:pkt RA, 1:TBTT RA */ + + if (mode >= 2) { + PHYDM_DBG(dm, DBG_RA, "RA mode selection Fail\n"); + } else { + ra_tab->ra_trigger_mode = mode; + PHYDM_DBG(dm, DBG_RA, "RA mode, 0:pkt RA, 1:TBTT RA\n"); + PHYDM_DBG(dm, DBG_RA, "PreMode=%d,CurMode=%d\n", pre_mode, + mode); + } +} +#endif + +void phydm_ra_h2c(void *dm_void, u8 sta_idx, u8 dis_ra, u8 dis_pt, + u8 no_update_bw, u8 init_ra_lv, u64 ra_mask) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx]; + struct ra_sta_info *ra = NULL; + u8 h2c_val[H2C_MAX_LENGTH] = {0}; + u8 rate_id_idx = 0; + + if (is_sta_active(sta)) { + ra = &sta->ra_info; + } else { + PHYDM_DBG(dm, DBG_RA, "[Warning] %s invalid sta_info\n", + __func__); + return; + } + + PHYDM_DBG(dm, DBG_RA, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_RA, "MACID=%d\n", sta->mac_id); + +#ifdef PHYDM_POWER_TRAINING_SUPPORT + if ((dm->support_ability & ODM_BB_PWR_TRAIN) && !dm->is_disable_power_training) + dis_pt = false; + else + dis_pt = true; + +#else + dis_pt= true; +#endif + + rate_id_idx = ra->rate_id; + + /*for compatibility issues with FW RA [PHYDM-405]*/ + if (dm->support_ic_type & PHYDM_IC_RATEID_IDX_TYPE2) { + if (rate_id_idx == PHYDM_TYPE2_ARFR5_AC_2G_1SS) + rate_id_idx = PHYDM_ARFR2_AC_2G_1SS; + else if (rate_id_idx == PHYDM_TYPE2_ARFR3_AC_2G_2SS) + rate_id_idx = PHYDM_ARFR3_AC_2G_2SS; + } + + h2c_val[0] = sta->mac_id; + h2c_val[1] = (rate_id_idx & 0x1f) | ((init_ra_lv & 0x3) << 5) | + (ra->is_support_sgi << 7); + h2c_val[2] = (u8)((ra->ra_bw_mode) | (((sta->ldpc_en) ? 1 : 0) << 2) | + ((no_update_bw & 0x1) << 3) | + (ra->is_vht_enable << 4) | + ((dis_pt & 0x1) << 6) | ((dis_ra & 0x1) << 7)); + + h2c_val[3] = (u8)(ra_mask & 0xff); + h2c_val[4] = (u8)((ra_mask & 0xff00) >> 8); + h2c_val[5] = (u8)((ra_mask & 0xff0000) >> 16); + h2c_val[6] = (u8)((ra_mask & 0xff000000) >> 24); + + PHYDM_DBG(dm, DBG_RA, "PHYDM h2c[0x40]=0x%x %x %x %x %x %x %x\n", + h2c_val[6], h2c_val[5], h2c_val[4], h2c_val[3], h2c_val[2], + h2c_val[1], h2c_val[0]); + + odm_fill_h2c_cmd(dm, PHYDM_H2C_RA_MASK, H2C_MAX_LENGTH, h2c_val); + + #if (defined(PHYDM_COMPILE_ABOVE_3SS)) + if (dm->support_ic_type & (PHYDM_IC_ABOVE_3SS)) { + h2c_val[3] = (u8)((ra_mask >> 32) & 0x000000ff); + h2c_val[4] = (u8)(((ra_mask >> 32) & 0x0000ff00) >> 8); + h2c_val[5] = (u8)(((ra_mask >> 32) & 0x00ff0000) >> 16); + h2c_val[6] = (u8)(((ra_mask >> 32) & 0xff000000) >> 24); + + PHYDM_DBG(dm, DBG_RA, "h2c[0x46]=0x%x %x %x %x %x %x %x\n", + h2c_val[6], h2c_val[5], h2c_val[4], h2c_val[3], + h2c_val[2], h2c_val[1], h2c_val[0]); + + odm_fill_h2c_cmd(dm, PHYDM_RA_MASK_ABOVE_3SS, + H2C_MAX_LENGTH, h2c_val); + } + #endif +} + +void phydm_ra_registed(void *dm_void, u8 sta_idx, + /*@index of sta_info array, not MACID*/ + u8 rssi_from_assoc) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_t = &dm->dm_ra_table; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx]; + struct ra_sta_info *ra = NULL; + u8 init_ra_lv = 0; + u64 ra_mask = 0; + /*@SD7 STA_idx != macid*/ + /*@SD4,8 STA_idx == macid, */ + + PHYDM_DBG(dm, DBG_RA_MASK, "%s ======>\n", __func__); + + if (is_sta_active(sta)) { + ra = &sta->ra_info; + PHYDM_DBG(dm, DBG_RA_MASK, "sta_idx=%d, macid=%d\n", sta_idx, + sta->mac_id); + } else { + PHYDM_DBG(dm, DBG_RA_MASK, "[Warning] %s invalid STA\n", + __func__); + PHYDM_DBG(dm, DBG_RA_MASK, "sta_idx=%d\n", sta_idx); + return; + } + + #if (RTL8188E_SUPPORT == 1) && (RATE_ADAPTIVE_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188E) + ra->rate_id = phydm_get_rate_id_88e(dm, sta_idx); + else + #endif + { + ra->rate_id = phydm_get_rate_id(dm, sta_idx); + } + + ra_mask = phydm_get_bb_mod_ra_mask(dm, sta_idx); + + PHYDM_DBG(dm, DBG_RA_MASK, "rssi_assoc=%d\n", rssi_from_assoc); + + if (rssi_from_assoc > 40) + init_ra_lv = 1; + else if (rssi_from_assoc > 20) + init_ra_lv = 2; + else if (rssi_from_assoc > 1) + init_ra_lv = 3; + else + init_ra_lv = 0; + + if (ra_t->record_ra_info) + ra_t->record_ra_info(dm, sta_idx, sta, ra_mask); + + #if (RTL8188E_SUPPORT == 1) && (RATE_ADAPTIVE_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8188E) + /*@Driver RA*/ + phydm_ra_update_8188e(dm, sta_idx, ra->rate_id, + (u32)ra_mask, ra->is_support_sgi); + else + #endif + { + /*@FW RA*/ + phydm_ra_h2c(dm, sta_idx, ra->disable_ra, ra->disable_pt, 0, + init_ra_lv, ra_mask); + } +} + +void phydm_ra_offline(void *dm_void, u8 sta_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_t = &dm->dm_ra_table; + struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx]; + struct ra_sta_info *ra = NULL; + + if (is_sta_active(sta)) { + ra = &sta->ra_info; + } else { + PHYDM_DBG(dm, DBG_RA, "[Warning] %s invalid STA\n", __func__); + return; + } + + PHYDM_DBG(dm, DBG_RA, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_RA, "MACID=%d\n", sta->mac_id); + + odm_memory_set(dm, &ra->rate_id, 0, sizeof(struct ra_sta_info)); + ra->disable_ra = 1; + ra->disable_pt = 1; + + if (ra_t->record_ra_info) + ra_t->record_ra_info(dm, sta->mac_id, sta, 0); + + if (dm->support_ic_type != ODM_RTL8188E) + phydm_ra_h2c(dm, sta->mac_id, 1, 1, 0, 0, 0); +} + +void phydm_ra_mask_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_t = &dm->dm_ra_table; + struct cmn_sta_info *sta = NULL; + struct ra_sta_info *ra = NULL; + boolean force_ra_mask_en = false; + u8 sta_idx; + u64 ra_mask; + u8 rssi_lv_new; + u8 rssi = 0; + + if (!(dm->support_ability & ODM_BB_RA_MASK)) + return; + + if (!dm->is_linked || (dm->phydm_sys_up_time % 2) == 1) + return; + + PHYDM_DBG(dm, DBG_RA_MASK, "%s ======>\n", __func__); + + ra_t->up_ramask_cnt++; + + if (ra_t->up_ramask_cnt >= FORCED_UPDATE_RAMASK_PERIOD) { + ra_t->up_ramask_cnt = 0; + force_ra_mask_en = true; + } + + for (sta_idx = 0; sta_idx < ODM_ASSOCIATE_ENTRY_NUM; sta_idx++) { + sta = dm->phydm_sta_info[sta_idx]; + + if (!is_sta_active(sta)) + continue; + + ra = &sta->ra_info; + + if (ra->disable_ra) + continue; + + PHYDM_DBG(dm, DBG_RA_MASK, "sta_idx=%d, macid=%d\n", sta_idx, + sta->mac_id); + + rssi = (u8)(sta->rssi_stat.rssi); + + /*@to be modified*/ + #if ((RTL8812A_SUPPORT == 1) || (RTL8821A_SUPPORT == 1)) + if (dm->support_ic_type == ODM_RTL8812 || + (dm->support_ic_type == ODM_RTL8821 && + dm->cut_version == ODM_CUT_A) + ) { + if (rssi < ra_t->ldpc_thres) { + /*@LDPC TX enable*/ + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + set_ra_ldpc_8812(sta, true); + #elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) + MgntSet_TX_LDPC(dm->adapter, sta->mac_id, true); + #elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + /*to be added*/ + #endif + PHYDM_DBG(dm, DBG_RA_MASK, + "RSSI=%d, ldpc_en =TRUE\n", rssi); + + } else if (rssi > (ra_t->ldpc_thres + 3)) { + /*@LDPC TX disable*/ + #if (DM_ODM_SUPPORT_TYPE == ODM_CE) + set_ra_ldpc_8812(sta, false); + #elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) + MgntSet_TX_LDPC(dm->adapter, sta->mac_id, false); + #elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + /*to be added*/ + #endif + PHYDM_DBG(dm, DBG_RA_MASK, + "RSSI=%d, ldpc_en =FALSE\n", rssi); + } + } + #endif + + rssi_lv_new = phydm_rssi_lv_dec(dm, (u32)rssi, ra->rssi_level); + + if (ra->rssi_level != rssi_lv_new || + (force_ra_mask_en && dm->number_linked_client < 10)) { + PHYDM_DBG(dm, DBG_RA_MASK, "RSSI LV:((%d))->((%d))\n", + ra->rssi_level, rssi_lv_new); + + ra->rssi_level = rssi_lv_new; + + ra_mask = phydm_get_bb_mod_ra_mask(dm, sta_idx); + + if (ra_t->record_ra_info) + ra_t->record_ra_info(dm, sta_idx, sta, ra_mask); + + #if (RTL8188E_SUPPORT) && (RATE_ADAPTIVE_SUPPORT) + if (dm->support_ic_type == ODM_RTL8188E) + /*@Driver RA*/ + phydm_ra_update_8188e(dm, sta_idx, ra->rate_id, + (u32)ra_mask, + ra->is_support_sgi); + else + #endif + { + /*@FW RA*/ + phydm_ra_h2c(dm, sta_idx, ra->disable_ra, + ra->disable_pt, 1, 0, ra_mask); + } + } + } +} + +u8 phydm_vht_en_mapping(void *dm_void, u32 wireless_mode) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 vht_en_out = 0; + + if (wireless_mode == PHYDM_WIRELESS_MODE_AC_5G || + wireless_mode == PHYDM_WIRELESS_MODE_AC_24G || + wireless_mode == PHYDM_WIRELESS_MODE_AC_ONLY) + vht_en_out = 1; + + PHYDM_DBG(dm, DBG_RA, "wireless_mode= (( 0x%x )), VHT_EN= (( %d ))\n", + wireless_mode, vht_en_out); + return vht_en_out; +} + +u8 phydm_rftype2rateid_2g_n20(void *dm_void, u8 rf_type) +{ + u8 rate_id_idx = 0; + + if (rf_type == RF_1T1R) + rate_id_idx = PHYDM_BGN_20M_1SS; + else if (rf_type == RF_2T2R) + rate_id_idx = PHYDM_BGN_20M_2SS; + else if (rf_type == RF_3T3R) + rate_id_idx = PHYDM_ARFR5_N_3SS; + else + rate_id_idx = PHYDM_ARFR7_N_4SS; + return rate_id_idx; +} + +u8 phydm_rftype2rateid_2g_n40(void *dm_void, u8 rf_type) +{ + u8 rate_id_idx = 0; + + if (rf_type == RF_1T1R) + rate_id_idx = PHYDM_BGN_40M_1SS; + else if (rf_type == RF_2T2R) + rate_id_idx = PHYDM_BGN_40M_2SS; + else if (rf_type == RF_3T3R) + rate_id_idx = PHYDM_ARFR5_N_3SS; + else + rate_id_idx = PHYDM_ARFR7_N_4SS; + return rate_id_idx; +} + +u8 phydm_rftype2rateid_5g_n(void *dm_void, u8 rf_type) +{ + u8 rate_id_idx = 0; + + if (rf_type == RF_1T1R) + rate_id_idx = PHYDM_GN_N1SS; + else if (rf_type == RF_2T2R) + rate_id_idx = PHYDM_GN_N2SS; + else if (rf_type == RF_3T3R) + rate_id_idx = PHYDM_ARFR5_N_3SS; + else + rate_id_idx = PHYDM_ARFR7_N_4SS; + return rate_id_idx; +} + +u8 phydm_rftype2rateid_ac80(void *dm_void, u8 rf_type) +{ + u8 rate_id_idx = 0; + + if (rf_type == RF_1T1R) + rate_id_idx = PHYDM_ARFR1_AC_1SS; + else if (rf_type == RF_2T2R) + rate_id_idx = PHYDM_ARFR0_AC_2SS; + else if (rf_type == RF_3T3R) + rate_id_idx = PHYDM_ARFR4_AC_3SS; + else + rate_id_idx = PHYDM_ARFR6_AC_4SS; + return rate_id_idx; +} + +u8 phydm_rftype2rateid_ac40(void *dm_void, u8 rf_type) +{ + u8 rate_id_idx = 0; + + if (rf_type == RF_1T1R) + rate_id_idx = PHYDM_ARFR2_AC_2G_1SS; + else if (rf_type == RF_2T2R) + rate_id_idx = PHYDM_ARFR3_AC_2G_2SS; + else if (rf_type == RF_3T3R) + rate_id_idx = PHYDM_ARFR4_AC_3SS; + else + rate_id_idx = PHYDM_ARFR6_AC_4SS; + return rate_id_idx; +} + +u8 phydm_rate_id_mapping(void *dm_void, u32 wireless_mode, u8 rf_type, u8 bw) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rate_id_idx = 0; + + PHYDM_DBG(dm, DBG_RA, + "wireless_mode= (( 0x%x )), rf_type = (( 0x%x )), BW = (( 0x%x ))\n", + wireless_mode, rf_type, bw); + + switch (wireless_mode) { + case PHYDM_WIRELESS_MODE_N_24G: + if (bw == CHANNEL_WIDTH_40) + rate_id_idx = phydm_rftype2rateid_2g_n40(dm, rf_type); + else + rate_id_idx = phydm_rftype2rateid_2g_n20(dm, rf_type); + break; + + case PHYDM_WIRELESS_MODE_N_5G: + rate_id_idx = phydm_rftype2rateid_5g_n(dm, rf_type); + break; + + case PHYDM_WIRELESS_MODE_G: + rate_id_idx = PHYDM_BG; + break; + + case PHYDM_WIRELESS_MODE_A: + rate_id_idx = PHYDM_G; + break; + + case PHYDM_WIRELESS_MODE_B: + rate_id_idx = PHYDM_B_20M; + break; + + case PHYDM_WIRELESS_MODE_AC_5G: + case PHYDM_WIRELESS_MODE_AC_ONLY: + rate_id_idx = phydm_rftype2rateid_ac80(dm, rf_type); + break; + + case PHYDM_WIRELESS_MODE_AC_24G: +/*@Becareful to set "Lowest rate" while using PHYDM_ARFR4_AC_3SS in 2.4G/5G*/ + if (bw >= CHANNEL_WIDTH_80) + rate_id_idx = phydm_rftype2rateid_ac80(dm, rf_type); + else + rate_id_idx = phydm_rftype2rateid_ac40(dm, rf_type); + break; + + default: + rate_id_idx = 0; + break; + } + + PHYDM_DBG(dm, DBG_RA, "RA rate ID = (( 0x%x ))\n", rate_id_idx); + + return rate_id_idx; +} + +u8 phydm_rssi_lv_dec(void *dm_void, u32 rssi, u8 ratr_state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + /*@MCS0 ~ MCS4 , VHT1SS MCS0 ~ MCS4 , G 6M~24M*/ + u8 rssi_lv_t[RA_FLOOR_TABLE_SIZE] = {20, 34, 38, 42, 46, 50, 100}; + u8 new_rssi_lv = 0; + u8 i; + + PHYDM_DBG(dm, DBG_RA_MASK, + "curr RA level=(%d), Table_ori=[%d, %d, %d, %d, %d, %d]\n", + ratr_state, rssi_lv_t[0], rssi_lv_t[1], rssi_lv_t[2], + rssi_lv_t[3], rssi_lv_t[4], rssi_lv_t[5]); + + for (i = 0; i < RA_FLOOR_TABLE_SIZE; i++) { + if (i >= (ratr_state)) + rssi_lv_t[i] += RA_FLOOR_UP_GAP; + } + + PHYDM_DBG(dm, DBG_RA_MASK, + "RSSI=(%d), Table_mod=[%d, %d, %d, %d, %d, %d]\n", rssi, + rssi_lv_t[0], rssi_lv_t[1], rssi_lv_t[2], rssi_lv_t[3], + rssi_lv_t[4], rssi_lv_t[5]); + + for (i = 0; i < RA_FLOOR_TABLE_SIZE; i++) { + if (rssi < rssi_lv_t[i]) { + new_rssi_lv = i; + break; + } + } + return new_rssi_lv; +} + +enum phydm_qam_order phydm_get_ofdm_qam_order(void *dm_void, u8 rate_idx) +{ + u8 tmp_idx = rate_idx; + enum phydm_qam_order qam_order = PHYDM_QAM_BPSK; + enum phydm_qam_order qam[10] = {PHYDM_QAM_BPSK, PHYDM_QAM_QPSK, + PHYDM_QAM_QPSK, PHYDM_QAM_16QAM, + PHYDM_QAM_16QAM, PHYDM_QAM_64QAM, + PHYDM_QAM_64QAM, PHYDM_QAM_64QAM, + PHYDM_QAM_256QAM, PHYDM_QAM_256QAM}; + + if (rate_idx <= ODM_RATE11M) + return PHYDM_QAM_CCK; + + if (rate_idx >= ODM_RATEVHTSS1MCS0) { + if (rate_idx >= ODM_RATEVHTSS4MCS0) + tmp_idx -= ODM_RATEVHTSS4MCS0; + else if (rate_idx >= ODM_RATEVHTSS3MCS0) + tmp_idx -= ODM_RATEVHTSS3MCS0; + else if (rate_idx >= ODM_RATEVHTSS2MCS0) + tmp_idx -= ODM_RATEVHTSS2MCS0; + else + tmp_idx -= ODM_RATEVHTSS1MCS0; + + qam_order = qam[tmp_idx]; + } else if (rate_idx >= ODM_RATEMCS0) { + if (rate_idx >= ODM_RATEMCS24) + tmp_idx -= ODM_RATEMCS24; + else if (rate_idx >= ODM_RATEMCS16) + tmp_idx -= ODM_RATEMCS16; + else if (rate_idx >= ODM_RATEMCS8) + tmp_idx -= ODM_RATEMCS8; + else + tmp_idx -= ODM_RATEMCS0; + + qam_order = qam[tmp_idx]; + } else { + if (rate_idx > ODM_RATE6M) { + tmp_idx -= ODM_RATE6M; + qam_order = qam[tmp_idx - 1]; + } else { + qam_order = PHYDM_QAM_BPSK; + } + } + + return qam_order; +} + +u8 phydm_rate_order_compute(void *dm_void, u8 rate_idx) +{ + u8 rate_order = rate_idx & 0x7f; + + rate_idx &= 0x7f; + + if (rate_idx >= ODM_RATEVHTSS4MCS0) + rate_order -= ODM_RATEVHTSS4MCS0; + else if (rate_idx >= ODM_RATEVHTSS3MCS0) + rate_order -= ODM_RATEVHTSS3MCS0; + else if (rate_idx >= ODM_RATEVHTSS2MCS0) + rate_order -= ODM_RATEVHTSS2MCS0; + else if (rate_idx >= ODM_RATEVHTSS1MCS0) + rate_order -= ODM_RATEVHTSS1MCS0; + else if (rate_idx >= ODM_RATEMCS24) + rate_order -= ODM_RATEMCS24; + else if (rate_idx >= ODM_RATEMCS16) + rate_order -= ODM_RATEMCS16; + else if (rate_idx >= ODM_RATEMCS8) + rate_order -= ODM_RATEMCS8; + else if (rate_idx >= ODM_RATEMCS0) + rate_order -= ODM_RATEMCS0; + else if (rate_idx >= ODM_RATE6M) + rate_order -= ODM_RATE6M; + else + rate_order -= ODM_RATE1M; + + if (rate_idx >= ODM_RATEMCS0) + rate_order++; + + return rate_order; +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +u8 phydm_rate2ss(void *dm_void, u8 rate_idx) +{ + u8 ret = 0xff; + u8 i, j; + u8 search_idx; + u32 ss_mapping_tab[4][3] = {{0x00000000, 0x003ff000, 0x000ff000}, + {0x00000000, 0xffc00000, 0x0ff00000}, + {0x000003ff, 0x0000000f, 0xf0000000}, + {0x000ffc00, 0x00000ff0, 0x00000000} }; + if (rate_idx < 32) { + search_idx = rate_idx; + j = 0; + } else if (rate_idx < 64) { + search_idx = rate_idx - 32; + j = 1; + } else { + search_idx = rate_idx - 64; + j = 2; + } + for (i = 0; i < 4; i++) + if (ss_mapping_tab[i][j] & BIT(search_idx)) + ret = i; + return ret; +} + +u8 phydm_rate2plcp(void *dm_void, u8 rate_idx) +{ + u8 rate2ss = 0; + u8 ltftime = 0; + u8 plcptime = 0xff; + + if (rate_idx < ODM_RATE6M) { + plcptime = 192; + /* @CCK PLCP = 192us (long preamble) */ + } else if (rate_idx < ODM_RATEMCS0) { + plcptime = 20; + /* @LegOFDM PLCP = 20us */ + } else { + if (rate_idx < ODM_RATEVHTSS1MCS0) + plcptime = 32; + /* @HT mode PLCP = 20us + 12us + 4us x Nss */ + else + plcptime = 36; + /* VHT mode PLCP = 20us + 16us + 4us x Nss */ + rate2ss = phydm_rate2ss(dm_void, rate_idx); + if (rate2ss != 0xff) + ltftime = (rate2ss + 1) * 4; + else + return 0xff; + + plcptime += ltftime; + } + return plcptime; +} + +u8 phydm_get_plcp(void *dm_void, u16 macid) +{ + u8 plcp_time = 0; + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = NULL; + struct ra_sta_info *ra = NULL; + + sta = dm->phydm_sta_info[macid]; + ra = &sta->ra_info; + plcp_time = phydm_rate2plcp(dm, ra->curr_tx_rate); + return plcp_time; +} +#endif + +void phydm_ra_common_info_update(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + struct cmn_sta_info *sta = NULL; + u16 macid; + u8 rate_order_tmp; + u8 rate_idx = 0; + u8 cnt = 0; + + ra_tab->highest_client_tx_order = 0; + ra_tab->power_tracking_flag = 1; + + if (!dm->number_linked_client) + return; + + for (macid = 0; macid < ODM_ASSOCIATE_ENTRY_NUM; macid++) { + sta = dm->phydm_sta_info[macid]; + + if (!is_sta_active(sta)) + continue; + + rate_idx = sta->ra_info.curr_tx_rate & 0x7f; + rate_order_tmp = phydm_rate_order_compute(dm, rate_idx); + + if (rate_order_tmp >= ra_tab->highest_client_tx_order) { + ra_tab->highest_client_tx_order = rate_order_tmp; + ra_tab->highest_client_tx_rate_order = macid; + } + + cnt++; + + if (cnt == dm->number_linked_client) + break; + } + PHYDM_DBG(dm, DBG_RA, + "MACID[%d], Highest Tx order Update for power traking: %d\n", + ra_tab->highest_client_tx_rate_order, + ra_tab->highest_client_tx_order); +} + +void phydm_rrsr_set_register(void *dm_void, u32 rrsr_val) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_set_mac_reg(dm, R_0x440, 0xfffff, rrsr_val); +} + +void phydm_masked_rrsr_set_register(void *dm_void, u32 rrsr_val) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + + if (ra_tab->rrsr_val_curr == rrsr_val) + return; + + ra_tab->rrsr_val_curr = rrsr_val; + odm_set_mac_reg(dm, R_0x440, 0xfffff, rrsr_val); +} + +void phydm_rrsr_mask(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra = &dm->dm_ra_table; + struct cmn_sta_info *sta = NULL; + u8 rate_order = 0; + u8 rate_order_min = 0xff; + u32 rrsr_mask = 0, rrsr_mask_ofdm = 0; + u8 tx_rate_idx = 0; + u8 i = 0, sta_cnt = 0; + + if (!ra->dynamic_rrsr_en) + return; + + if (!dm->is_linked) { + phydm_masked_rrsr_set_register(dm, ra->rrsr_val_init); + return; + } + +#if 1 + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + sta = dm->phydm_sta_info[i]; + if (!is_sta_active(sta)) + continue; + + sta_cnt++; + tx_rate_idx = sta->ra_info.curr_tx_rate & 0x7f; + rate_order = phydm_rate_order_compute(dm, tx_rate_idx); + if (rate_order < rate_order_min) + rate_order_min = rate_order; + + if (sta_cnt == dm->number_linked_client) + break; + } +#else + sta = dm->phydm_sta_info[dm->rssi_min_macid]; + + if (!is_sta_active(sta)) { + PHYDM_DBG(dm, DBG_DYN_ARFR, "[Warning] %s invalid STA\n", + __func__); + return; + } + + rate_order = phydm_rate_order_compute(dm, sta->ra_info.curr_tx_rate); +#endif + if (rate_order_min == 0) { + rrsr_mask = 0x1f; + } else { + rrsr_mask_ofdm = (u32)phydm_gen_bitmask(rate_order_min); + rrsr_mask = (rrsr_mask_ofdm << 4) | 0xf; + } + + /*ra->rrsr_val_init = 0x15d;*/ + + phydm_masked_rrsr_set_register(dm, ra->rrsr_val_init & rrsr_mask); + + PHYDM_DBG(dm, DBG_DYN_ARFR, + "tx{rate, rate_order_min}={0x%x, %d}, rrsr_init=0x%x, ofdm_rrsr_mask=0x%x, rrsr_val=0x%x\n", + tx_rate_idx, rate_order_min, ra->rrsr_val_init, + rrsr_mask, ra->rrsr_val_curr); +} + +void phydm_ra_info_watchdog(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + phydm_ra_common_info_update(dm); + phydm_ra_dynamic_retry_count(dm); + phydm_rrsr_mask(dm); + phydm_ra_mask_watchdog(dm); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + odm_refresh_basic_rate_mask(dm); +#endif +} + +void phydm_rrsr_en(void *dm_void, boolean en_rrsr) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + + ra_tab->dynamic_rrsr_en = en_rrsr; +} + +void phydm_arfr_table_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & PHYDM_IC_RATEID_IDX_TYPE2) { + /*ARFR table3(2.4g ac 2ss) for rate_id = 16*/ + odm_set_mac_reg(dm, R_0x494, MASKDWORD, 0xfe01f015); + odm_set_mac_reg(dm, R_0x498, MASKDWORD, 0x40000000); + + /*ARFR table5(2.4g ac 1ss) for rate_id = 18*/ + odm_set_mac_reg(dm, R_0x4a4, MASKDWORD, 0x3ff015); + odm_set_mac_reg(dm, R_0x4a8, MASKDWORD, 0x40000000); + } +} + +void phydm_ra_info_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + + ra_tab->highest_client_tx_rate_order = 0; + ra_tab->highest_client_tx_order = 0; + ra_tab->ra_th_ofst = 0; + ra_tab->ra_ofst_direc = 0; + ra_tab->rrsr_val_init = odm_get_mac_reg(dm, R_0x440, MASKDWORD); + ra_tab->dynamic_rrsr_en = false; + ra_tab->ra_trigger_mode = 1; // default TBTT RA + ra_tab->ra_tx_cls_th = 255; +#if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) { + u32 ret_value; + + ret_value = odm_get_mac_reg(dm, R_0x4c8, MASKBYTE2); + odm_set_mac_reg(dm, R_0x4cc, MASKBYTE3, (ret_value - 1)); + } +#endif + + #if 0 /*@CONFIG_RA_DYNAMIC_RTY_LIMIT*/ + phydm_ra_dynamic_retry_limit_init(dm); + #endif + + #if 0 /*@CONFIG_RA_DYNAMIC_RATE_ID*/ + phydm_ra_dynamic_rate_id_init(dm); + #endif + + phydm_arfr_table_init(dm); + + phydm_rate_adaptive_mask_init(dm); +} + +u8 odm_find_rts_rate(void *dm_void, u8 tx_rate, boolean is_erp_protect) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 rts_ini_rate = ODM_RATE6M; + + if (is_erp_protect) { /* use CCK rate as RTS*/ + rts_ini_rate = ODM_RATE1M; + } else { + switch (tx_rate) { + case ODM_RATEVHTSS4MCS9: + case ODM_RATEVHTSS4MCS8: + case ODM_RATEVHTSS4MCS7: + case ODM_RATEVHTSS4MCS6: + case ODM_RATEVHTSS4MCS5: + case ODM_RATEVHTSS4MCS4: + case ODM_RATEVHTSS4MCS3: + case ODM_RATEVHTSS3MCS9: + case ODM_RATEVHTSS3MCS8: + case ODM_RATEVHTSS3MCS7: + case ODM_RATEVHTSS3MCS6: + case ODM_RATEVHTSS3MCS5: + case ODM_RATEVHTSS3MCS4: + case ODM_RATEVHTSS3MCS3: + case ODM_RATEVHTSS2MCS9: + case ODM_RATEVHTSS2MCS8: + case ODM_RATEVHTSS2MCS7: + case ODM_RATEVHTSS2MCS6: + case ODM_RATEVHTSS2MCS5: + case ODM_RATEVHTSS2MCS4: + case ODM_RATEVHTSS2MCS3: + case ODM_RATEVHTSS1MCS9: + case ODM_RATEVHTSS1MCS8: + case ODM_RATEVHTSS1MCS7: + case ODM_RATEVHTSS1MCS6: + case ODM_RATEVHTSS1MCS5: + case ODM_RATEVHTSS1MCS4: + case ODM_RATEVHTSS1MCS3: + case ODM_RATEMCS31: + case ODM_RATEMCS30: + case ODM_RATEMCS29: + case ODM_RATEMCS28: + case ODM_RATEMCS27: + case ODM_RATEMCS23: + case ODM_RATEMCS22: + case ODM_RATEMCS21: + case ODM_RATEMCS20: + case ODM_RATEMCS19: + case ODM_RATEMCS15: + case ODM_RATEMCS14: + case ODM_RATEMCS13: + case ODM_RATEMCS12: + case ODM_RATEMCS11: + case ODM_RATEMCS7: + case ODM_RATEMCS6: + case ODM_RATEMCS5: + case ODM_RATEMCS4: + case ODM_RATEMCS3: + case ODM_RATE54M: + case ODM_RATE48M: + case ODM_RATE36M: + case ODM_RATE24M: + rts_ini_rate = ODM_RATE24M; + break; + case ODM_RATEVHTSS4MCS2: + case ODM_RATEVHTSS4MCS1: + case ODM_RATEVHTSS3MCS2: + case ODM_RATEVHTSS3MCS1: + case ODM_RATEVHTSS2MCS2: + case ODM_RATEVHTSS2MCS1: + case ODM_RATEVHTSS1MCS2: + case ODM_RATEVHTSS1MCS1: + case ODM_RATEMCS26: + case ODM_RATEMCS25: + case ODM_RATEMCS18: + case ODM_RATEMCS17: + case ODM_RATEMCS10: + case ODM_RATEMCS9: + case ODM_RATEMCS2: + case ODM_RATEMCS1: + case ODM_RATE18M: + case ODM_RATE12M: + rts_ini_rate = ODM_RATE12M; + break; + case ODM_RATEVHTSS4MCS0: + case ODM_RATEVHTSS3MCS0: + case ODM_RATEVHTSS2MCS0: + case ODM_RATEVHTSS1MCS0: + case ODM_RATEMCS24: + case ODM_RATEMCS16: + case ODM_RATEMCS8: + case ODM_RATEMCS0: + case ODM_RATE9M: + case ODM_RATE6M: + rts_ini_rate = ODM_RATE6M; + break; + case ODM_RATE11M: + case ODM_RATE5_5M: + case ODM_RATE2M: + case ODM_RATE1M: + rts_ini_rate = ODM_RATE1M; + break; + default: + rts_ini_rate = ODM_RATE6M; + break; + } + } + + if (*dm->band_type == ODM_BAND_5G) { + if (rts_ini_rate < ODM_RATE6M) + rts_ini_rate = ODM_RATE6M; + } + return rts_ini_rate; +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +void odm_refresh_basic_rate_mask( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + static u8 stage = 0; + u8 cur_stage = 0; + OCTET_STRING os_rate_set; + PMGNT_INFO mgnt_info = GetDefaultMgntInfo(((PADAPTER)adapter)); + u8 rate_set[5] = {MGN_1M, MGN_2M, MGN_5_5M, MGN_11M, MGN_6M}; + + if (dm->support_ic_type != ODM_RTL8812 && dm->support_ic_type != ODM_RTL8821) + return; + + if (dm->is_linked == false) /* unlink Default port information */ + cur_stage = 0; + else if (dm->rssi_min < 40) /* @link RSSI < 40% */ + cur_stage = 1; + else if (dm->rssi_min > 45) /* @link RSSI > 45% */ + cur_stage = 3; + else + cur_stage = 2; /* @link 25% <= RSSI <= 30% */ + + if (cur_stage != stage) { + if (cur_stage == 1) { + FillOctetString(os_rate_set, rate_set, 5); + FilterSupportRate(mgnt_info->mBrates, &os_rate_set, false); + phydm_set_hw_reg_handler_interface(dm, HW_VAR_BASIC_RATE, (u8 *)&os_rate_set); + } else if (cur_stage == 3 && (stage == 1 || stage == 2)) + phydm_set_hw_reg_handler_interface(dm, HW_VAR_BASIC_RATE, (u8 *)(&mgnt_info->mBrates)); + } + + stage = cur_stage; +} + +#endif + +#if 0 /*@CONFIG_RA_DYNAMIC_RTY_LIMIT*/ + +void phydm_retry_limit_table_bound( + void *dm_void, + u8 *retry_limit, + u8 offset) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + + if (*retry_limit > offset) { + *retry_limit -= offset; + + if (*retry_limit < ra_tab->retrylimit_low) + *retry_limit = ra_tab->retrylimit_low; + else if (*retry_limit > ra_tab->retrylimit_high) + *retry_limit = ra_tab->retrylimit_high; + } else + *retry_limit = ra_tab->retrylimit_low; +} + +void phydm_reset_retry_limit_table( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_t = &dm->dm_ra_table; + u8 i; + + u8 per_rate_retrylimit_table_20M[ODM_RATEMCS15 + 1] = { + 1, 1, 2, 4, /*@CCK*/ + 2, 2, 4, 6, 8, 12, 16, 18, /*OFDM*/ + 2, 4, 6, 8, 12, 18, 20, 22, /*@20M HT-1SS*/ + 2, 4, 6, 8, 12, 18, 20, 22 /*@20M HT-2SS*/ + }; + u8 per_rate_retrylimit_table_40M[ODM_RATEMCS15 + 1] = { + 1, 1, 2, 4, /*@CCK*/ + 2, 2, 4, 6, 8, 12, 16, 18, /*OFDM*/ + 4, 8, 12, 16, 24, 32, 32, 32, /*@40M HT-1SS*/ + 4, 8, 12, 16, 24, 32, 32, 32 /*@40M HT-2SS*/ + }; + + memcpy(&ra_t->per_rate_retrylimit_20M[0], + &per_rate_retrylimit_table_20M[0], PHY_NUM_RATE_IDX); + memcpy(&ra_t->per_rate_retrylimit_40M[0], + &per_rate_retrylimit_table_40M[0], PHY_NUM_RATE_IDX); + + for (i = 0; i < PHY_NUM_RATE_IDX; i++) { + phydm_retry_limit_table_bound(dm, + &ra_t->per_rate_retrylimit_20M[i], + 0); + phydm_retry_limit_table_bound(dm, + &ra_t->per_rate_retrylimit_40M[i], + 0); + } +} + +void phydm_ra_dynamic_retry_limit_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + + ra_tab->retry_descend_num = RA_RETRY_DESCEND_NUM; + ra_tab->retrylimit_low = RA_RETRY_LIMIT_LOW; + ra_tab->retrylimit_high = RA_RETRY_LIMIT_HIGH; + + phydm_reset_retry_limit_table(dm); +} + +void phydm_ra_dynamic_retry_limit( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + u8 i, retry_offset; + u32 ma_rx_tp; + + if (dm->pre_number_active_client == dm->number_active_client) { + PHYDM_DBG(dm, DBG_RA, + "pre_number_active_client == number_active_client\n"); + return; + + } else { + if (dm->number_active_client == 1) { + phydm_reset_retry_limit_table(dm); + PHYDM_DBG(dm, DBG_RA, + "one client only->reset to default value\n"); + } else { + retry_offset = dm->number_active_client * ra_tab->retry_descend_num; + + for (i = 0; i < PHY_NUM_RATE_IDX; i++) { + phydm_retry_limit_table_bound(dm, + &ra_tab->per_rate_retrylimit_20M[i], + retry_offset); + phydm_retry_limit_table_bound(dm, + &ra_tab->per_rate_retrylimit_40M[i], + retry_offset); + } + } + } +} +#endif + +#if 0 /*@CONFIG_RA_DYNAMIC_RATE_ID*/ +void phydm_ra_dynamic_rate_id_on_assoc( + void *dm_void, + u8 wireless_mode, + u8 init_rate_id) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_RA, + "[ON ASSOC] rf_mode = ((0x%x)), wireless_mode = ((0x%x)), init_rate_id = ((0x%x))\n", + dm->rf_type, wireless_mode, init_rate_id); + + if (dm->rf_type == RF_2T2R || dm->rf_type == RF_2T3R || dm->rf_type == RF_2T4R) { + if ((dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8192E)) && + (wireless_mode & (ODM_WM_N24G | ODM_WM_N5G))) { + PHYDM_DBG(dm, DBG_RA, + "[ON ASSOC] set N-2SS ARFR5 table\n"); + odm_set_mac_reg(dm, R_0x4a4, MASKDWORD, 0xfc1ffff); /*N-2SS, ARFR5, rate_id = 0xe*/ + odm_set_mac_reg(dm, R_0x4a8, MASKDWORD, 0x0); /*N-2SS, ARFR5, rate_id = 0xe*/ + } else if ((dm->support_ic_type & (ODM_RTL8812)) && + (wireless_mode & (ODM_WM_AC_5G | ODM_WM_AC_24G | ODM_WM_AC_ONLY))) { + PHYDM_DBG(dm, DBG_RA, + "[ON ASSOC] set AC-2SS ARFR0 table\n"); + odm_set_mac_reg(dm, R_0x444, MASKDWORD, 0x0fff); /*@AC-2SS, ARFR0, rate_id = 0x9*/ + odm_set_mac_reg(dm, R_0x448, MASKDWORD, 0xff01f000); /*@AC-2SS, ARFR0, rate_id = 0x9*/ + } + } +} + +void phydm_ra_dynamic_rate_id_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8192E)) { + odm_set_mac_reg(dm, R_0x4a4, MASKDWORD, 0xfc1ffff); /*N-2SS, ARFR5, rate_id = 0xe*/ + odm_set_mac_reg(dm, R_0x4a8, MASKDWORD, 0x0); /*N-2SS, ARFR5, rate_id = 0xe*/ + + odm_set_mac_reg(dm, R_0x444, MASKDWORD, 0x0fff); /*@AC-2SS, ARFR0, rate_id = 0x9*/ + odm_set_mac_reg(dm, R_0x448, MASKDWORD, 0xff01f000); /*@AC-2SS, ARFR0, rate_id = 0x9*/ + } +} + +void phydm_update_rate_id( + void *dm_void, + u8 rate, + u8 platform_macid) +{ +#if 0 + + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + u8 current_tx_ss; + u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/ + enum wireless_set wireless_set; + u8 phydm_macid; + struct cmn_sta_info *sta; + +#if 0 + if (rate_idx >= ODM_RATEVHTSS2MCS0) { + PHYDM_DBG(dm, DBG_RA, "rate[%d]: (( VHT2SS-MCS%d ))\n", + platform_macid, (rate_idx - ODM_RATEVHTSS2MCS0)); + /*@dummy for SD4 check patch*/ + } else if (rate_idx >= ODM_RATEVHTSS1MCS0) { + PHYDM_DBG(dm, DBG_RA, "rate[%d]: (( VHT1SS-MCS%d ))\n", + platform_macid, (rate_idx - ODM_RATEVHTSS1MCS0)); + /*@dummy for SD4 check patch*/ + } else if (rate_idx >= ODM_RATEMCS0) { + PHYDM_DBG(dm, DBG_RA, "rate[%d]: (( HT-MCS%d ))\n", + platform_macid, (rate_idx - ODM_RATEMCS0)); + /*@dummy for SD4 check patch*/ + } else { + PHYDM_DBG(dm, DBG_RA, "rate[%d]: (( HT-MCS%d ))\n", + platform_macid, rate_idx); + /*@dummy for SD4 check patch*/ + } +#endif + + phydm_macid = dm->phydm_macid_table[platform_macid]; + sta = dm->phydm_sta_info[phydm_macid]; + + if (is_sta_active(sta)) { + wireless_set = sta->support_wireless_set; + + if (dm->rf_type == RF_2T2R || dm->rf_type == RF_2T3R || dm->rf_type == RF_2T4R) { + if (wireless_set & WIRELESS_HT) { /*N mode*/ + if (rate_idx >= ODM_RATEMCS8 && rate_idx <= ODM_RATEMCS15) { /*@2SS mode*/ + + sta->ra_info.rate_id = ARFR_5_RATE_ID; + PHYDM_DBG(dm, DBG_RA, "ARFR_5\n"); + } + } else if (wireless_set & WIRELESS_VHT) {/*@AC mode*/ + if (rate_idx >= ODM_RATEVHTSS2MCS0 && rate_idx <= ODM_RATEVHTSS2MCS9) {/*@2SS mode*/ + + sta->ra_info.rate_id = ARFR_0_RATE_ID; + PHYDM_DBG(dm, DBG_RA, "ARFR_0\n"); + } + } else + sta->ra_info.rate_id = ARFR_0_RATE_ID; + + PHYDM_DBG(dm, DBG_RA, "UPdate_RateID[%d]: (( 0x%x ))\n", + platform_macid, sta->ra_info.rate_id); + } + } +#endif +} + +#endif diff --git a/hal/phydm/phydm_rainfo.h b/hal/phydm/phydm_rainfo.h new file mode 100644 index 0000000..5cef3ce --- /dev/null +++ b/hal/phydm/phydm_rainfo.h @@ -0,0 +1,333 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMRAINFO_H__ +#define __PHYDMRAINFO_H__ + +/* 2020.08.05 Fix ARFR bug due to rate_id error for 2.4G VHT mode*/ +#define RAINFO_VERSION "8.8" + +#define FORCED_UPDATE_RAMASK_PERIOD 5 + +#define H2C_MAX_LENGTH 7 + +#define RA_FLOOR_UP_GAP 3 +#define RA_FLOOR_TABLE_SIZE 7 + +#define ACTIVE_TP_THRESHOLD 1 +#define RA_RETRY_DESCEND_NUM 2 +#define RA_RETRY_LIMIT_LOW 4 +#define RA_RETRY_LIMIT_HIGH 32 + +#define PHYDM_IS_LEGACY_RATE(rate) ((rate <= ODM_RATE54M) ? true : false) +#define PHYDM_IS_CCK_RATE(rate) ((rate <= ODM_RATE11M) ? true : false) + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + #define FIRST_MACID 1 +#else + #define FIRST_MACID 0 +#endif + +/* @1 ============================================================ + * 1 enumrate + * 1 ============================================================ + */ + +enum phydm_ra_dbg_para { + RADBG_PCR_TH_OFFSET = 0, + RADBG_RTY_PENALTY = 1, + RADBG_N_HIGH = 2, + RADBG_N_LOW = 3, + RADBG_TRATE_UP_TABLE = 4, + RADBG_TRATE_DOWN_TABLE = 5, + RADBG_TRYING_NECESSARY = 6, + RADBG_TDROPING_NECESSARY = 7, + RADBG_RATE_UP_RTY_RATIO = 8, + RADBG_RATE_DOWN_RTY_RATIO = 9, /* u8 */ + + RADBG_DEBUG_MONITOR1 = 0xc, + RADBG_DEBUG_MONITOR2 = 0xd, + RADBG_DEBUG_MONITOR3 = 0xe, + RADBG_DEBUG_MONITOR4 = 0xf, + RADBG_DEBUG_MONITOR5 = 0x10, + NUM_RA_PARA +}; + +enum phydm_wireless_mode { + PHYDM_WIRELESS_MODE_UNKNOWN = 0x00, + PHYDM_WIRELESS_MODE_A = 0x01, + PHYDM_WIRELESS_MODE_B = 0x02, + PHYDM_WIRELESS_MODE_G = 0x04, + PHYDM_WIRELESS_MODE_AUTO = 0x08, + PHYDM_WIRELESS_MODE_N_24G = 0x10, + PHYDM_WIRELESS_MODE_N_5G = 0x20, + PHYDM_WIRELESS_MODE_AC_5G = 0x40, + PHYDM_WIRELESS_MODE_AC_24G = 0x80, + PHYDM_WIRELESS_MODE_AC_ONLY = 0x100, + PHYDM_WIRELESS_MODE_MAX = 0x800, + PHYDM_WIRELESS_MODE_ALL = 0xFFFF +}; + +enum phydm_rateid_idx { + PHYDM_BGN_40M_2SS = 0, + PHYDM_BGN_40M_1SS = 1, + PHYDM_BGN_20M_2SS = 2, + PHYDM_BGN_20M_1SS = 3, + PHYDM_GN_N2SS = 4, + PHYDM_GN_N1SS = 5, + PHYDM_BG = 6, + PHYDM_G = 7, + PHYDM_B_20M = 8, + PHYDM_ARFR0_AC_2SS = 9, + PHYDM_ARFR1_AC_1SS = 10, + PHYDM_ARFR2_AC_2G_1SS = 11, + PHYDM_ARFR3_AC_2G_2SS = 12, + PHYDM_ARFR4_AC_3SS = 13, + PHYDM_ARFR5_N_3SS = 14, + PHYDM_ARFR7_N_4SS = 15, + PHYDM_ARFR6_AC_4SS = 16 +}; + +/*ARFR4(0x49c/0x4a0) can not be used because FW BT would use.*/ +enum phydm_rateid_idx_type_2 { + PHYDM_TYPE2_AC_2SS = 9, + PHYDM_TYPE2_AC_1SS = 10, + PHYDM_TYPE2_MIX_1SS = 11, + PHYDM_TYPE2_MIX_2SS = 12, + PHYDM_TYPE2_ARFR3_AC_2G_2SS = 16, /*0x494/0x498*/ + PHYDM_TYPE2_ARFR5_AC_2G_1SS = 18 /*0x4a4/0x4a8*/ +}; + +enum phydm_qam_order { + PHYDM_QAM_CCK = 0, + PHYDM_QAM_BPSK = 1, + PHYDM_QAM_QPSK = 2, + PHYDM_QAM_16QAM = 3, + PHYDM_QAM_64QAM = 4, + PHYDM_QAM_256QAM = 5 +}; + +#if (RATE_ADAPTIVE_SUPPORT == 1)/* @88E RA */ + +struct _phydm_txstatistic_ { + u32 hw_total_tx; + u32 hw_tx_success; + u32 hw_tx_rty; + u32 hw_tx_drop; +}; + +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ +struct _odm_ra_info_ { + u8 rate_id; + u32 rate_mask; + u32 ra_use_rate; + u8 rate_sgi; + u8 rssi_sta_ra; + u8 pre_rssi_sta_ra; + u8 sgi_enable; + u8 decision_rate; + u8 pre_rate; + u8 highest_rate; + u8 lowest_rate; + u32 nsc_up; + u32 nsc_down; + u16 RTY[5]; + u32 TOTAL; + u16 DROP; + u8 active; + u16 rpt_time; + u8 ra_waiting_counter; + u8 ra_pending_counter; + u8 ra_drop_after_down; +#if 1 /* POWER_TRAINING_ACTIVE == 1 */ /* For compile pass only~! */ + u8 pt_active; /* on or off */ + u8 pt_try_state; /* @0 trying state, 1 for decision state */ + u8 pt_stage; /* @0~6 */ + u8 pt_stop_count; /* Stop PT counter */ + u8 pt_pre_rate; /* @if rate change do PT */ + u8 pt_pre_rssi; /* @if RSSI change 5% do PT */ + u8 pt_mode_ss; /* @decide whitch rate should do PT */ + u8 ra_stage; /* @StageRA, decide how many times RA will be done between PT */ + u8 pt_smooth_factor; +#endif +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) && ((DEV_BUS_TYPE == RT_USB_INTERFACE) || (DEV_BUS_TYPE == RT_SDIO_INTERFACE)) + u8 rate_down_counter; + u8 rate_up_counter; + u8 rate_direction; + u8 bounding_type; + u8 bounding_counter; + u8 bounding_learning_time; + u8 rate_down_start_time; +#endif +}; +#endif + + +struct ra_table { + #ifdef MU_EX_MACID + u8 mu1_rate[MU_EX_MACID]; + #endif + u8 highest_client_tx_order; + u16 highest_client_tx_rate_order; + u8 power_tracking_flag; + u8 ra_th_ofst; /*RA_threshold_offset*/ + u8 ra_ofst_direc; /*RA_offset_direction*/ + u8 up_ramask_cnt; /*@force update_ra_mask counter*/ + u8 up_ramask_cnt_tmp; /*@Just for debug, should be removed latter*/ + u32 rrsr_val_init; /*0x440*/ + u32 rrsr_val_curr; /*0x440*/ + boolean dynamic_rrsr_en; + u8 ra_trigger_mode; /*0: pkt RA, 1: TBTT RA*/ + u8 ra_tx_cls_th; /*255: auto, xx: in dB*/ +#if 0 /*@CONFIG_RA_DYNAMIC_RTY_LIMIT*/ + u8 per_rate_retrylimit_20M[PHY_NUM_RATE_IDX]; + u8 per_rate_retrylimit_40M[PHY_NUM_RATE_IDX]; + u8 retry_descend_num; + u8 retrylimit_low; + u8 retrylimit_high; +#endif + u8 ldpc_thres; /* @if RSSI > ldpc_th => switch from LPDC to BCC */ + void (*record_ra_info)(void *dm_void, u8 macid, + struct cmn_sta_info *sta, u64 ra_mask); + u8 ra_mask_rpt_stamp; + u8 ra_mask_buf[8]; +}; + +struct ra_mask_rpt_trig { + u8 ra_mask_rpt_stamp; + u8 macid; +}; + +struct ra_mask_rpt { + u8 ra_mask_rpt_stamp; + u8 ra_mask_buf[8]; +}; + +/* @1 ============================================================ + * 1 Function Prototype + * 1 ============================================================ + */ +boolean phydm_is_cck_rate(void *dm_void, u8 rate); + +boolean phydm_is_ofdm_rate(void *dm_void, u8 rate); + +boolean phydm_is_ht_rate(void *dm_void, u8 rate); + +boolean phydm_is_vht_rate(void *dm_void, u8 rate); + +u8 phydm_legacy_rate_2_spec_rate(void *dm_void, u8 rate); + +u8 phydm_rate_2_rate_digit(void *dm_void, u8 rate); + +u8 phydm_rate_type_2_num_ss(void *dm_void, enum PDM_RATE_TYPE type); + +u8 phydm_rate_to_num_ss(void *dm_void, u8 data_rate); + +void phydm_h2C_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void phydm_ra_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len); + +void phydm_ra_mask_report_h2c_trigger(void *dm_void, + struct ra_mask_rpt_trig *trig_rpt); + +void phydm_ra_mask_report_c2h_result(void *dm_void, struct ra_mask_rpt *rpt); + +void odm_c2h_ra_para_report_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len); + +void phydm_print_rate(void *dm_void, u8 rate, u32 dbg_component); + +void phydm_print_rate_2_buff(void *dm_void, u8 rate, char *buf, u16 buf_size); + +void phydm_c2h_ra_report_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len); + +u8 phydm_rate_order_compute(void *dm_void, u8 rate_idx); + +void phydm_rrsr_set_register(void *dm_void, u32 rrsr_val); + +void phydm_ra_info_watchdog(void *dm_void); + +void phydm_rrsr_en(void *dm_void, boolean en_rrsr); + +void phydm_ra_info_init(void *dm_void); + +void phydm_modify_RA_PCR_threshold(void *dm_void, u8 ra_ofst_direc, + u8 ra_th_ofst); + +u8 phydm_vht_en_mapping(void *dm_void, u32 wireless_mode); + +u8 phydm_rate_id_mapping(void *dm_void, u32 wireless_mode, u8 rf_type, u8 bw); +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +void phydm_update_hal_ra_mask( + void *dm_void, + u32 wireless_mode, + u8 rf_type, + u8 BW, + u8 mimo_ps_enable, + u8 disable_cck_rate, + u32 *ratr_bitmap_msb_in, + u32 *ratr_bitmap_in, + u8 tx_rate_level); +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +u8 phydm_get_plcp(void *dm_void, u16 macid); +#endif + +void phydm_refresh_rate_adaptive_mask(void *dm_void); + +u8 phydm_get_rx_stream_num(void *dm_void, enum rf_type type); + +u8 phydm_rssi_lv_dec(void *dm_void, u32 rssi, u8 ratr_state); + +void odm_ra_post_action_on_assoc(void *dm); + +u8 odm_find_rts_rate(void *dm_void, u8 tx_rate, boolean is_erp_protect); + +void phydm_show_sta_info(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +u8 phydm_get_rate_from_rssi_lv(void *dm_void, u8 sta_idx); + +void phydm_ra_registed(void *dm_void, u8 macid, u8 rssi_from_assoc); + +void phydm_ra_offline(void *dm_void, u8 macid); + +void phydm_ra_mask_watchdog(void *dm_void); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void odm_refresh_basic_rate_mask( + void *dm_void); +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +void phydm_ra_mode_selection(void *dm_void, u8 mode); +#endif + +#endif /*@#ifndef __PHYDMRAINFO_H__*/ diff --git a/hal/phydm/phydm_reg.h b/hal/phydm/phydm_reg.h new file mode 100644 index 0000000..0835f34 --- /dev/null +++ b/hal/phydm/phydm_reg.h @@ -0,0 +1,243 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +/************************************************************* + * File Name: odm_reg.h + * + * Description: + * + * This file is for general register definition. + * + * + ************************************************************/ +#ifndef __HAL_ODM_REG_H__ +#define __HAL_ODM_REG_H__ + +/*@ + * Register Definition + * + */ + +/* @MAC REG */ +#define ODM_BB_RESET 0x002 +#define ODM_DUMMY 0x4fe +#define RF_T_METER_OLD 0x24 +#define RF_T_METER_NEW 0x42 + +#define ODM_EDCA_VO_PARAM 0x500 +#define ODM_EDCA_VI_PARAM 0x504 +#define ODM_EDCA_BE_PARAM 0x508 +#define ODM_EDCA_BK_PARAM 0x50C +#define ODM_TXPAUSE 0x522 + +/* @LTE_COEX */ +#define REG_LTECOEX_CTRL 0x07C0 +#define REG_LTECOEX_WRITE_DATA 0x07C4 +#define REG_LTECOEX_READ_DATA 0x07C8 +#define REG_LTECOEX_PATH_CONTROL 0x70 + +/* @BB REG */ +#define ODM_FPGA_PHY0_PAGE8 0x800 +#define ODM_PSD_SETTING 0x808 +#define ODM_AFE_SETTING 0x818 +#define ODM_TXAGC_B_6_18 0x830 +#define ODM_TXAGC_B_24_54 0x834 +#define ODM_TXAGC_B_MCS32_5 0x838 +#define ODM_TXAGC_B_MCS0_MCS3 0x83c +#define ODM_TXAGC_B_MCS4_MCS7 0x848 +#define ODM_TXAGC_B_MCS8_MCS11 0x84c +#define ODM_ANALOG_REGISTER 0x85c +#define ODM_RF_INTERFACE_OUTPUT 0x860 +#define ODM_TXAGC_B_MCS12_MCS15 0x868 +#define ODM_TXAGC_B_11_A_2_11 0x86c +#define ODM_AD_DA_LSB_MASK 0x874 +#define ODM_ENABLE_3_WIRE 0x88c +#define ODM_PSD_REPORT 0x8b4 +#define ODM_R_ANT_SELECT 0x90c +#define ODM_CCK_ANT_SELECT 0xa07 +#define ODM_CCK_PD_THRESH 0xa0a +#define ODM_CCK_RF_REG1 0xa11 +#define ODM_CCK_MATCH_FILTER 0xa20 +#define ODM_CCK_RAKE_MAC 0xa2e +#define ODM_CCK_CNT_RESET 0xa2d +#define ODM_CCK_TX_DIVERSITY 0xa2f +#define ODM_CCK_FA_CNT_MSB 0xa5b +#define ODM_CCK_FA_CNT_LSB 0xa5c +#define ODM_CCK_NEW_FUNCTION 0xa75 +#define ODM_OFDM_PHY0_PAGE_C 0xc00 +#define ODM_OFDM_RX_ANT 0xc04 +#define ODM_R_A_RXIQI 0xc14 +#define ODM_R_A_AGC_CORE1 0xc50 +#define ODM_R_A_AGC_CORE2 0xc54 +#define ODM_R_B_AGC_CORE1 0xc58 +#define ODM_R_AGC_PAR 0xc70 +#define ODM_R_HTSTF_AGC_PAR 0xc7c +#define ODM_TX_PWR_TRAINING_A 0xc90 +#define ODM_TX_PWR_TRAINING_B 0xc98 +#define ODM_OFDM_FA_CNT1 0xcf0 +#define ODM_OFDM_PHY0_PAGE_D 0xd00 +#define ODM_OFDM_FA_CNT2 0xda0 +#define ODM_OFDM_FA_CNT3 0xda4 +#define ODM_OFDM_FA_CNT4 0xda8 +#define ODM_TXAGC_A_6_18 0xe00 +#define ODM_TXAGC_A_24_54 0xe04 +#define ODM_TXAGC_A_1_MCS32 0xe08 +#define ODM_TXAGC_A_MCS0_MCS3 0xe10 +#define ODM_TXAGC_A_MCS4_MCS7 0xe14 +#define ODM_TXAGC_A_MCS8_MCS11 0xe18 +#define ODM_TXAGC_A_MCS12_MCS15 0xe1c + +/* RF REG */ +#define ODM_GAIN_SETTING 0x00 +#define ODM_CHANNEL 0x18 +#define ODM_RF_T_METER 0x24 +#define ODM_RF_T_METER_92D 0x42 +#define ODM_RF_T_METER_88E 0x42 +#define ODM_RF_T_METER_92E 0x42 +#define ODM_RF_T_METER_8812 0x42 +#define REG_RF_TX_GAIN_OFFSET 0x55 + +/* @ant Detect Reg */ +#define ODM_DPDT 0x300 + +/* PSD Init */ +#define ODM_PSDREG 0x808 + +/* @92D path Div */ +#define PATHDIV_REG 0xB30 +#define PATHDIV_TRI 0xBA0 + + +/*@ + * Bitmap Definition + */ +#if (DM_ODM_SUPPORT_TYPE & (ODM_AP)) + /* TX AGC */ + #define REG_TX_AGC_A_CCK_11_CCK_1_JAGUAR 0xc20 + #define REG_TX_AGC_A_OFDM18_OFDM6_JAGUAR 0xc24 + #define REG_TX_AGC_A_OFDM54_OFDM24_JAGUAR 0xc28 + #define REG_TX_AGC_A_MCS3_MCS0_JAGUAR 0xc2c + #define REG_TX_AGC_A_MCS7_MCS4_JAGUAR 0xc30 + #define REG_TX_AGC_A_MCS11_MCS8_JAGUAR 0xc34 + #define REG_TX_AGC_A_MCS15_MCS12_JAGUAR 0xc38 + #define REG_TX_AGC_A_NSS1_INDEX3_NSS1_INDEX0_JAGUAR 0xc3c + #define REG_TX_AGC_A_NSS1_INDEX7_NSS1_INDEX4_JAGUAR 0xc40 + #define REG_TX_AGC_A_NSS2_INDEX1_NSS1_INDEX8_JAGUAR 0xc44 + #define REG_TX_AGC_A_NSS2_INDEX5_NSS2_INDEX2_JAGUAR 0xc48 + #define REG_TX_AGC_A_NSS2_INDEX9_NSS2_INDEX6_JAGUAR 0xc4c + #if defined(CONFIG_WLAN_HAL_8814AE) + #define REG_TX_AGC_A_MCS19_MCS16_JAGUAR 0xcd8 + #define REG_TX_AGC_A_MCS23_MCS20_JAGUAR 0xcdc + #define REG_TX_AGC_A_NSS3_INDEX3_NSS3_INDEX0_JAGUAR 0xce0 + #define REG_TX_AGC_A_NSS3_INDEX7_NSS3_INDEX4_JAGUAR 0xce4 + #define REG_TX_AGC_A_NSS3_INDEX9_NSS3_INDEX8_JAGUAR 0xce8 + #endif + #define REG_TX_AGC_B_CCK_11_CCK_1_JAGUAR 0xe20 + #define REG_TX_AGC_B_OFDM18_OFDM6_JAGUAR 0xe24 + #define REG_TX_AGC_B_OFDM54_OFDM24_JAGUAR 0xe28 + #define REG_TX_AGC_B_MCS3_MCS0_JAGUAR 0xe2c + #define REG_TX_AGC_B_MCS7_MCS4_JAGUAR 0xe30 + #define REG_TX_AGC_B_MCS11_MCS8_JAGUAR 0xe34 + #define REG_TX_AGC_B_MCS15_MCS12_JAGUAR 0xe38 + #define REG_TX_AGC_B_NSS1_INDEX3_NSS1_INDEX0_JAGUAR 0xe3c + #define REG_TX_AGC_B_NSS1_INDEX7_NSS1_INDEX4_JAGUAR 0xe40 + #define REG_TX_AGC_B_NSS2_INDEX1_NSS1_INDEX8_JAGUAR 0xe44 + #define REG_TX_AGC_B_NSS2_INDEX5_NSS2_INDEX2_JAGUAR 0xe48 + #define REG_TX_AGC_B_NSS2_INDEX9_NSS2_INDEX6_JAGUAR 0xe4c + #if defined(CONFIG_WLAN_HAL_8814AE) + #define REG_TX_AGC_B_MCS19_MCS16_JAGUAR 0xed8 + #define REG_TX_AGC_B_MCS23_MCS20_JAGUAR 0xedc + #define REG_TX_AGC_B_NSS3_INDEX3_NSS3_INDEX0_JAGUAR 0xee0 + #define REG_TX_AGC_B_NSS3_INDEX7_NSS3_INDEX4_JAGUAR 0xee4 + #define REG_TX_AGC_B_NSS3_INDEX9_NSS3_INDEX8_JAGUAR 0xee8 + #define REG_TX_AGC_C_CCK_11_CCK_1_JAGUAR 0x1820 + #define REG_TX_AGC_C_OFDM18_OFDM6_JAGUAR 0x1824 + #define REG_TX_AGC_C_OFDM54_OFDM24_JAGUAR 0x1828 + #define REG_TX_AGC_C_MCS3_MCS0_JAGUAR 0x182c + #define REG_TX_AGC_C_MCS7_MCS4_JAGUAR 0x1830 + #define REG_TX_AGC_C_MCS11_MCS8_JAGUAR 0x1834 + #define REG_TX_AGC_C_MCS15_MCS12_JAGUAR 0x1838 + #define REG_TX_AGC_C_NSS1_INDEX3_NSS1_INDEX0_JAGUAR 0x183c + #define REG_TX_AGC_C_NSS1_INDEX7_NSS1_INDEX4_JAGUAR 0x1840 + #define REG_TX_AGC_C_NSS2_INDEX1_NSS1_INDEX8_JAGUAR 0x1844 + #define REG_TX_AGC_C_NSS2_INDEX5_NSS2_INDEX2_JAGUAR 0x1848 + #define REG_TX_AGC_C_NSS2_INDEX9_NSS2_INDEX6_JAGUAR 0x184c + #define REG_TX_AGC_C_MCS19_MCS16_JAGUAR 0x18d8 + #define REG_TX_AGC_C_MCS23_MCS20_JAGUAR 0x18dc + #define REG_TX_AGC_C_NSS3_INDEX3_NSS3_INDEX0_JAGUAR 0x18e0 + #define REG_TX_AGC_C_NSS3_INDEX7_NSS3_INDEX4_JAGUAR 0x18e4 + #define REG_TX_AGC_C_NSS3_INDEX9_NSS3_INDEX8_JAGUAR 0x18e8 + #define REG_TX_AGC_D_CCK_11_CCK_1_JAGUAR 0x1a20 + #define REG_TX_AGC_D_OFDM18_OFDM6_JAGUAR 0x1a24 + #define REG_TX_AGC_D_OFDM54_OFDM24_JAGUAR 0x1a28 + #define REG_TX_AGC_D_MCS3_MCS0_JAGUAR 0x1a2c + #define REG_TX_AGC_D_MCS7_MCS4_JAGUAR 0x1a30 + #define REG_TX_AGC_D_MCS11_MCS8_JAGUAR 0x1a34 + #define REG_TX_AGC_D_MCS15_MCS12_JAGUAR 0x1a38 + #define REG_TX_AGC_D_NSS1_INDEX3_NSS1_INDEX0_JAGUAR 0x1a3c + #define REG_TX_AGC_D_NSS1_INDEX7_NSS1_INDEX4_JAGUAR 0x1a40 + #define REG_TX_AGC_D_NSS2_INDEX1_NSS1_INDEX8_JAGUAR 0x1a44 + #define REG_TX_AGC_D_NSS2_INDEX5_NSS2_INDEX2_JAGUAR 0x1a48 + #define REG_TX_AGC_D_NSS2_INDEX9_NSS2_INDEX6_JAGUAR 0x1a4c + #define REG_TX_AGC_D_MCS19_MCS16_JAGUAR 0x1ad8 + #define REG_TX_AGC_D_MCS23_MCS20_JAGUAR 0x1adc + #define REG_TX_AGC_D_NSS3_INDEX3_NSS3_INDEX0_JAGUAR 0x1ae0 + #define REG_TX_AGC_D_NSS3_INDEX7_NSS3_INDEX4_JAGUAR 0x1ae4 + #define REG_TX_AGC_D_NSS3_INDEX9_NSS3_INDEX8_JAGUAR 0x1ae8 + #endif + + #define is_tx_agc_byte0_jaguar 0xff + #define is_tx_agc_byte1_jaguar 0xff00 + #define is_tx_agc_byte2_jaguar 0xff0000 + #define is_tx_agc_byte3_jaguar 0xff000000 +#if defined(CONFIG_WLAN_HAL_8198F) || defined(CONFIG_WLAN_HAL_8822CE) ||\ +defined(CONFIG_WLAN_HAL_8814BE) || defined(CONFIG_WLAN_HAL_8812FE) ||\ +defined(CONFIG_WLAN_HAL_8197G) + #define REG_TX_AGC_CCK_11_CCK_1_JAGUAR3 0x3a00 + #define REG_TX_AGC_OFDM_18_CCK_6_JAGUAR3 0x3a04 + #define REG_TX_AGC_OFDM_54_CCK_24_JAGUAR3 0x3a08 + #define REG_TX_AGC_MCS3_0_JAGUAR3 0x3a0c + #define REG_TX_AGC_MCS7_4_JAGUAR3 0x3a10 + #define REG_TX_AGC_MCS11_8_JAGUAR3 0x3a14 + #define REG_TX_AGC_MCS15_12_JAGUAR3 0x3a18 + #define REG_TX_AGC_MCS19_16_JAGUAR3 0x3a1c + #define REG_TX_AGC_MCS23_20_JAGUAR3 0x3a20 + #define REG_TX_AGC_MCS27_24_JAGUAR3 0x3a24 + #define REG_TX_AGC_MCS31_28_JAGUAR3 0x3a28 + #define REG_TX_AGC_VHT_Nss1_MCS3_0_JAGUAR3 0x3a2c + #define REG_TX_AGC_VHT_Nss1_MCS7_4_JAGUAR3 0x3a30 + #define REG_TX_AGC_VHT_NSS2_MCS1_NSS1_MCS8_JAGUAR3 0x3a34 + #define REG_TX_AGC_VHT_Nss2_MCS5_2_JAGUAR3 0x3a38 + #define REG_TX_AGC_VHT_Nss2_MCS9_6_JAGUAR3 0x3a3c + #define REG_TX_AGC_VHT_Nss3_MCS3_0_JAGUAR3 0x3a40 + #define REG_TX_AGC_VHT_Nss3_MCS7_4_JAGUAR3 0x3a44 + #define REG_TX_AGC_VHT_Nss4_MCS1_Nss3_MCS8_JAGUAR3 0x3a48 + #define REG_TX_AGC_VHT_Nss4_MCS5_2_JAGUAR3 0x3a4c + #define REG_TX_AGC_VHT_Nss4_MCS9_6_JAGUAR3 0x3a50 +#endif +#endif + +#define BIT_FA_RESET BIT(0) + +#endif diff --git a/hal/phydm/phydm_regdefine11ac.h b/hal/phydm/phydm_regdefine11ac.h new file mode 100644 index 0000000..7824ac2 --- /dev/null +++ b/hal/phydm/phydm_regdefine11ac.h @@ -0,0 +1,109 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __ODM_REGDEFINE11AC_H__ +#define __ODM_REGDEFINE11AC_H__ + +/* @2 RF REG LIST */ + + + +/* @2 BB REG LIST */ +/* PAGE 8 */ +#define ODM_REG_CCK_RPT_FORMAT_11AC 0x804 +#define ODM_REG_BB_RX_PATH_11AC 0x808 +#define ODM_REG_BB_TX_PATH_11AC 0x80c +#define ODM_REG_BB_ATC_11AC 0x860 +#define ODM_REG_EDCCA_POWER_CAL 0x8dc +#define ODM_REG_DBG_RPT_11AC 0x8fc +/* PAGE 9 */ +#define ODM_REG_EDCCA_DOWN_OPT 0x900 +#define ODM_REG_ACBB_EDCCA_ENHANCE 0x944 +#define odm_adc_trigger_jaguar2 0x95C /*@ADC sample mode*/ +#define ODM_REG_OFDM_FA_RST_11AC 0x9A4 +#define ODM_REG_CCX_PERIOD_11AC 0x990 +#define ODM_REG_NHM_TH9_TH10_11AC 0x994 +#define ODM_REG_CLM_11AC 0x994 +#define ODM_REG_NHM_TH3_TO_TH0_11AC 0x998 +#define ODM_REG_NHM_TH7_TO_TH4_11AC 0x99c +#define ODM_REG_NHM_TH8_11AC 0x9a0 +#define ODM_REG_NHM_9E8_11AC 0x9e8 +#define ODM_REG_CSI_CONTENT_VALUE 0x9b4 +/* PAGE A */ +#define ODM_REG_CCK_CCA_11AC 0xA0A +#define ODM_REG_CCK_FA_RST_11AC 0xA2C +#define ODM_REG_CCK_FA_11AC 0xA5C +/* PAGE B */ +#define ODM_REG_RST_RPT_11AC 0xB58 +/* PAGE C */ +#define ODM_REG_TRMUX_11AC 0xC08 +#define ODM_REG_IGI_A_11AC 0xC50 +/* PAGE E */ +#define ODM_REG_IGI_B_11AC 0xE50 +#define ODM_REG_ANT_11AC_B 0xE08 +/* PAGE F */ +#define ODM_REG_CCK_CRC32_CNT_11AC 0xF04 +#define ODM_REG_CCK_CCA_CNT_11AC 0xF08 +#define ODM_REG_VHT_CRC32_CNT_11AC 0xF0c +#define ODM_REG_HT_CRC32_CNT_11AC 0xF10 +#define ODM_REG_OFDM_CRC32_CNT_11AC 0xF14 +#define ODM_REG_OFDM_FA_11AC 0xF48 +#define ODM_REG_OFDM_FA_TYPE1_11AC 0xFCC +#define ODM_REG_OFDM_FA_TYPE2_11AC 0xFD0 +#define ODM_REG_OFDM_FA_TYPE3_11AC 0xFBC +#define ODM_REG_OFDM_FA_TYPE4_11AC 0xFC0 +#define ODM_REG_OFDM_FA_TYPE5_11AC 0xFC4 +#define ODM_REG_OFDM_FA_TYPE6_11AC 0xFC8 +#define ODM_REG_RPT_11AC 0xfa0 +#define ODM_REG_CLM_RESULT_11AC 0xfa4 +#define ODM_REG_NHM_CNT_11AC 0xfa8 +#define ODM_REG_NHM_DUR_READY_11AC 0xfb4 + +#define ODM_REG_NHM_CNT7_TO_CNT4_11AC 0xfac +#define ODM_REG_NHM_CNT11_TO_CNT8_11AC 0xfb0 +/* PAGE 18 */ +#define ODM_REG_IGI_C_11AC 0x1850 +/* PAGE 1A */ +#define ODM_REG_IGI_D_11AC 0x1A50 + +/* PAGE 1D */ +#define ODM_REG_IGI_11AC3 0x1D70 + +/* @2 MAC REG LIST */ +#define ODM_REG_RESP_TX_11AC 0x6D8 + + + +/* @DIG Related */ +#define ODM_BIT_IGI_11AC 0x0000007F +#define ODM_BIT_IGI_B_11AC3 0x00007F00 +#define ODM_BIT_IGI_C_11AC3 0x007F0000 +#define ODM_BIT_IGI_D_11AC3 0x7F000000 +#define ODM_BIT_CCK_RPT_FORMAT_11AC BIT(16) +#define ODM_BIT_BB_RX_PATH_11AC 0xF +#define ODM_BIT_BB_TX_PATH_11AC 0xF +#define ODM_BIT_BB_ATC_11AC BIT(14) + +#endif diff --git a/hal/phydm/phydm_regdefine11n.h b/hal/phydm/phydm_regdefine11n.h new file mode 100644 index 0000000..aa16232 --- /dev/null +++ b/hal/phydm/phydm_regdefine11n.h @@ -0,0 +1,220 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __ODM_REGDEFINE11N_H__ +#define __ODM_REGDEFINE11N_H__ + +/* @2 RF REG LIST */ +#define ODM_REG_RF_MODE_11N 0x00 +#define ODM_REG_RF_0B_11N 0x0B +#define ODM_REG_CHNBW_11N 0x18 +#define ODM_REG_T_METER_11N 0x24 +#define ODM_REG_RF_25_11N 0x25 +#define ODM_REG_RF_26_11N 0x26 +#define ODM_REG_RF_27_11N 0x27 +#define ODM_REG_RF_2B_11N 0x2B +#define ODM_REG_RF_2C_11N 0x2C +#define ODM_REG_RXRF_A3_11N 0x3C +#define ODM_REG_T_METER_92D_11N 0x42 +#define ODM_REG_T_METER_88E_11N 0x42 +#define ODM_REF_RF_DF_11N 0xDF + + + +/* @2 BB REG LIST + * PAGE 8 + */ +#define ODM_REG_BB_CTRL_11N 0x800 +#define ODM_REG_RF_PIN_11N 0x804 +#define ODM_REG_PSD_CTRL_11N 0x808 +#define ODM_REG_TX_ANT_CTRL_11N 0x80C +#define ODM_REG_BB_PWR_SAV5_11N 0x818 +#define ODM_REG_CCK_RPT_FORMAT_11N 0x824 +#define ODM_REG_CCK_RPT_FORMAT_11N_B 0x82C +#define ODM_REG_RX_DEFAULT_A_11N 0x858 +#define ODM_REG_RX_DEFAULT_B_11N 0x85A +#define ODM_REG_BB_PWR_SAV3_11N 0x85C +#define ODM_REG_ANTSEL_CTRL_11N 0x860 +#define ODM_REG_RX_ANT_CTRL_11N 0x864 +#define ODM_REG_PIN_CTRL_11N 0x870 +#define ODM_REG_BB_PWR_SAV1_11N 0x874 +#define ODM_REG_ANTSEL_PATH_11N 0x878 +#define ODM_REG_BB_3WIRE_11N 0x88C +#define ODM_REG_SC_CNT_11N 0x8C4 +#define ODM_REG_PSD_DATA_11N 0x8B4 +#define ODM_REG_CCX_PERIOD_11N 0x894 +#define ODM_REG_NHM_TH9_TH10_11N 0x890 +#define ODM_REG_CLM_11N 0x890 +#define ODM_REG_NHM_TH3_TO_TH0_11N 0x898 +#define ODM_REG_NHM_TH7_TO_TH4_11N 0x89c +#define ODM_REG_NHM_TH8_11N 0xe28 +#define ODM_REG_CLM_READY_11N 0x8b4 +#define ODM_REG_CLM_RESULT_11N 0x8d0 +#define ODM_REG_NHM_CNT_11N 0x8d8 + +/* @For struct acs_info, Jeffery, 2014-12-26 */ +#define ODM_REG_NHM_CNT7_TO_CNT4_11N 0x8dc +#define ODM_REG_NHM_CNT9_TO_CNT8_11N 0x8d0 +#define ODM_REG_NHM_CNT10_TO_CNT11_11N 0x8d4 + +/* PAGE 9 */ +#define ODM_REG_BB_CTRL_PAGE9_11N 0x900 +#define ODM_REG_DBG_RPT_11N 0x908 +#define ODM_REG_BB_TX_PATH_11N 0x90c +#define ODM_REG_ANT_MAPPING1_11N 0x914 +#define ODM_REG_ANT_MAPPING2_11N 0x918 +#define ODM_REG_EDCCA_DOWN_OPT_11N 0x948 +#define ODM_REG_RX_DFIR_MOD_97F 0x948 +#define ODM_REG_SOML_97F 0x998 + +/* PAGE A */ +#define ODM_REG_CCK_ANTDIV_PARA1_11N 0xA00 +#define ODM_REG_CCK_ANT_SEL_11N 0xA04 +#define ODM_REG_CCK_CCA_11N 0xA0A +#define ODM_REG_CCK_ANTDIV_PARA2_11N 0xA0C +#define ODM_REG_CCK_ANTDIV_PARA3_11N 0xA10 +#define ODM_REG_CCK_ANTDIV_PARA4_11N 0xA14 +#define ODM_REG_CCK_FILTER_PARA1_11N 0xA22 +#define ODM_REG_CCK_FILTER_PARA2_11N 0xA23 +#define ODM_REG_CCK_FILTER_PARA3_11N 0xA24 +#define ODM_REG_CCK_FILTER_PARA4_11N 0xA25 +#define ODM_REG_CCK_FILTER_PARA5_11N 0xA26 +#define ODM_REG_CCK_FILTER_PARA6_11N 0xA27 +#define ODM_REG_CCK_FILTER_PARA7_11N 0xA28 +#define ODM_REG_CCK_FILTER_PARA8_11N 0xA29 +#define ODM_REG_CCK_FA_RST_11N 0xA2C +#define ODM_REG_CCK_FA_MSB_11N 0xA58 +#define ODM_REG_CCK_FA_LSB_11N 0xA5C +#define ODM_REG_CCK_CCA_CNT_11N 0xA60 +#define ODM_REG_BB_PWR_SAV4_11N 0xA74 +/* PAGE B */ +#define ODM_REG_LNA_SWITCH_11N 0xB2C +#define ODM_REG_PATH_SWITCH_11N 0xB30 +#define ODM_REG_RSSI_CTRL_11N 0xB38 +#define ODM_REG_CONFIG_ANTA_11N 0xB68 +#define ODM_REG_RSSI_BT_11N 0xB9C +#define ODM_REG_RXCK_RFMOD 0xBB0 +#define ODM_REG_EDCCA_DCNF_97F 0xBC0 + +/* PAGE C */ +#define ODM_REG_OFDM_FA_HOLDC_11N 0xC00 +#define ODM_REG_BB_RX_PATH_11N 0xC04 +#define ODM_REG_TRMUX_11N 0xC08 +#define ODM_REG_OFDM_FA_RSTC_11N 0xC0C +#define ODM_REG_DOWNSAM_FACTOR_11N 0xC10 +#define ODM_REG_RXIQI_MATRIX_11N 0xC14 +#define ODM_REG_TXIQK_MATRIX_LSB1_11N 0xC4C +#define ODM_REG_IGI_A_11N 0xC50 +#define ODM_REG_ANTDIV_PARA2_11N 0xC54 +#define ODM_REG_IGI_B_11N 0xC58 +#define ODM_REG_ANTDIV_PARA3_11N 0xC5C +#define ODM_REG_L1SBD_PD_CH_11N 0XC6C +#define ODM_REG_BB_PWR_SAV2_11N 0xC70 +#define ODM_REG_BB_AGC_SET_2_11N 0xc74 +#define ODM_REG_RX_OFF_11N 0xC7C +#define ODM_REG_TXIQK_MATRIXA_11N 0xC80 +#define ODM_REG_TXIQK_MATRIXB_11N 0xC88 +#define ODM_REG_TXIQK_MATRIXA_LSB2_11N 0xC94 +#define ODM_REG_TXIQK_MATRIXB_LSB2_11N 0xC9C +#define ODM_REG_RXIQK_MATRIX_LSB_11N 0xCA0 +#define ODM_REG_ANTDIV_PARA1_11N 0xCA4 +#define ODM_REG_SMALL_BANDWIDTH_11N 0xCE4 +#define ODM_REG_OFDM_FA_TYPE1_11N 0xCF0 +/* PAGE D */ +#define ODM_REG_OFDM_FA_RSTD_11N 0xD00 +#define ODM_REG_BB_RX_ANT_11N 0xD04 +#define ODM_REG_BB_ATC_11N 0xD2C +#define ODM_REG_OFDM_FA_TYPE2_11N 0xDA0 +#define ODM_REG_OFDM_FA_TYPE3_11N 0xDA4 +#define ODM_REG_OFDM_FA_TYPE4_11N 0xDA8 +#define ODM_REG_RPT_11N 0xDF4 +/* PAGE E */ +#define ODM_REG_TXAGC_A_6_18_11N 0xE00 +#define ODM_REG_TXAGC_A_24_54_11N 0xE04 +#define ODM_REG_TXAGC_A_1_MCS32_11N 0xE08 +#define ODM_REG_TXAGC_A_MCS0_3_11N 0xE10 +#define ODM_REG_TXAGC_A_MCS4_7_11N 0xE14 +#define ODM_REG_TXAGC_A_MCS8_11_11N 0xE18 +#define ODM_REG_TXAGC_A_MCS12_15_11N 0xE1C +#define ODM_REG_EDCCA_DCNF_11N 0xE24 +#define ODM_REG_TAP_UPD_97F 0xE24 +#define ODM_REG_FPGA0_IQK_11N 0xE28 +#define ODM_REG_PAGE_B1_97F 0xE28 +#define ODM_REG_TXIQK_TONE_A_11N 0xE30 +#define ODM_REG_RXIQK_TONE_A_11N 0xE34 +#define ODM_REG_TXIQK_PI_A_11N 0xE38 +#define ODM_REG_RXIQK_PI_A_11N 0xE3C +#define ODM_REG_TXIQK_11N 0xE40 +#define ODM_REG_RXIQK_11N 0xE44 +#define ODM_REG_IQK_AGC_PTS_11N 0xE48 +#define ODM_REG_IQK_AGC_RSP_11N 0xE4C +#define ODM_REG_BLUETOOTH_11N 0xE6C +#define ODM_REG_RX_WAIT_CCA_11N 0xE70 +#define ODM_REG_TX_CCK_RFON_11N 0xE74 +#define ODM_REG_TX_CCK_BBON_11N 0xE78 +#define ODM_REG_OFDM_RFON_11N 0xE7C +#define ODM_REG_OFDM_BBON_11N 0xE80 +#define ODM_REG_TX2RX_11N 0xE84 +#define ODM_REG_TX2TX_11N 0xE88 +#define ODM_REG_RX_CCK_11N 0xE8C +#define ODM_REG_RX_OFDM_11N 0xED0 +#define ODM_REG_RX_WAIT_RIFS_11N 0xED4 +#define ODM_REG_RX2RX_11N 0xED8 +#define ODM_REG_STANDBY_11N 0xEDC +#define ODM_REG_SLEEP_11N 0xEE0 +#define ODM_REG_PMPD_ANAEN_11N 0xEEC +/* PAGE F */ +#define ODM_REG_PAGE_F_RST_11N 0xF14 +#define ODM_REG_IGI_C_11N 0xF84 +#define ODM_REG_IGI_D_11N 0xF88 +#define ODM_REG_CCK_CRC32_ERROR_CNT_11N 0xF84 +#define ODM_REG_CCK_CRC32_OK_CNT_11N 0xF88 +#define ODM_REG_HT_CRC32_CNT_11N 0xF90 +#define ODM_REG_OFDM_CRC32_CNT_11N 0xF94 +#define ODM_REG_HT_CRC32_CNT_11N_AGG 0xFB8 + +/* @2 MAC REG LIST */ +#define ODM_REG_BB_RST_11N 0x02 +#define ODM_REG_ANTSEL_PIN_11N 0x4C +#define ODM_REG_EARLY_MODE_11N 0x4D0 +#define ODM_REG_RSSI_MONITOR_11N 0x4FE +#define ODM_REG_EDCA_VO_11N 0x500 +#define ODM_REG_EDCA_VI_11N 0x504 +#define ODM_REG_EDCA_BE_11N 0x508 +#define ODM_REG_EDCA_BK_11N 0x50C +#define ODM_REG_TXPAUSE_11N 0x522 +#define ODM_REG_RESP_TX_11N 0x6D8 +#define ODM_REG_ANT_TRAIN_PARA1_11N 0x7b0 +#define ODM_REG_ANT_TRAIN_PARA2_11N 0x7b4 + + +/* @DIG Related */ +#define ODM_BIT_IGI_11N 0x0000007F +#define ODM_BIT_CCK_RPT_FORMAT_11N BIT(9) +#define ODM_BIT_BB_RX_PATH_11N 0xF +#define ODM_BIT_BB_TX_PATH_11N 0xF +#define ODM_BIT_BB_ATC_11N BIT(11) +#endif + diff --git a/hal/phydm/phydm_regtable.h b/hal/phydm/phydm_regtable.h new file mode 100644 index 0000000..803bf7a --- /dev/null +++ b/hal/phydm/phydm_regtable.h @@ -0,0 +1,1108 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * + *****************************************************************************/ + +#define R_0x0 0x0 +#define R_0x00 0x00 +#define R_0x08 0x08 +#define R_0x0106 0x0106 +#define R_0x0140 0x0140 +#define R_0x0144 0x0144 +#define R_0x0148 0x0148 +#define R_0x040 0x040 +#define R_0x10 0x10 +#define R_0x100 0x100 +#define R_0x1008 0x1008 +#define R_0x1038 0x1038 +#define R_0x103c 0x103c +#define R_0x1040 0x1040 +#define R_0x1048 0x1048 +#define R_0x1080 0x1080 +#define R_0x1208 0x1208 +#define R_0x1210 0x1210 +#define R_0x1214 0x1214 +#define R_0x1218 0x1218 +#define R_0x121c 0x121c +#define R_0x14 0x14 +#define R_0x14c0 0x14c0 +#define R_0x14c4 0x14c4 +#define R_0x14c8 0x14c8 +#define R_0x14cc 0x14cc +#define R_0x1518 0x1518 +#define R_0x1684 0x1684 +#define R_0x1688 0x1688 +#define R_0x168c 0x168c +#define R_0x1700 0x1700 +#define R_0x1704 0x1704 +#define R_0x1800 0x1800 +#define R_0x1804 0x1804 +#define R_0x1808 0x1808 +#define R_0x180c 0x180c +#define R_0x1810 0x1810 +#define R_0x1814 0x1814 +#define R_0x1818 0x1818 +#define R_0x181c 0x181c +#define R_0x1830 0x1830 +#define R_0x1834 0x1834 +#define R_0x1838 0x1838 +#define R_0x183c 0x183c +#define R_0x1840 0x1840 +#define R_0x1844 0x1844 +#define R_0x1848 0x1848 +#define R_0x1860 0x1860 +#define R_0x1864 0x1864 +#define R_0x1868 0x1868 +#define R_0x186c 0x186c +#define R_0x1870 0x1870 +#define R_0x1880 0x1880 +#define R_0x1884 0x1884 +#define R_0x188c 0x188c +#define R_0x1894 0x1894 +#define R_0x189c 0x189c +#define R_0x18a0 0x18a0 +#define R_0x18a4 0x18a4 +#define R_0x18a8 0x18a8 +#define R_0x18ac 0x18ac +#define R_0x18e0 0x18e0 +#define R_0x18e8 0x18e8 +#define R_0x18ec 0x18ec +#define R_0x18f0 0x18f0 +#define R_0x18f8 0x18f8 +#define R_0x18fc 0x18fc +#define R_0x1900 0x1900 +#define R_0x1904 0x1904 +#define R_0x1908 0x1908 +#define R_0x1910 0x1910 +#define R_0x1918 0x1918 +#define R_0x191c 0x191c +#define R_0x1928 0x1928 +#define R_0x1938 0x1938 +#define R_0x1940 0x1940 +#define R_0x1944 0x1944 +#define R_0x1950 0x1950 +#define R_0x1954 0x1954 +#define R_0x195c 0x195c +#define R_0x1970 0x1970 +#define R_0x1984 0x1984 +#define R_0x1988 0x1988 +#define R_0x198c 0x198c +#define R_0x1990 0x1990 +#define R_0x1991 0x1991 +#define R_0x1998 0x1998 +#define R_0x19a8 0x19a8 +#define R_0x19b8 0x19b8 +#define R_0x19d4 0x19d4 +#define R_0x19d8 0x19d8 +#define R_0x19e0 0x19e0 +#define R_0x19f0 0x19f0 +#define R_0x19f8 0x19f8 +#define R_0x1a00 0x1a00 +#define R_0x1a04 0x1a04 +#define R_0x1a08 0x1a08 +#define R_0x1a0c 0x1a0c +#define R_0x1a10 0x1a10 +#define R_0x1a14 0x1a14 +#define R_0x1a18 0x1a18 +#define R_0x1a1c 0x1a1c +#define R_0x1a20 0x1a20 +#define R_0x1a24 0x1a24 +#define R_0x1a28 0x1a28 +#define R_0x1a2c 0x1a2c +#define R_0x1a30 0x1a30 +#define R_0x1a34 0x1a34 +#define R_0x1a38 0x1a38 +#define R_0x1a5c 0x1a5c +#define R_0x1a70 0x1a70 +#define R_0x1a74 0x1a74 +#define R_0x1a80 0x1a80 +#define R_0x1a84 0x1a84 +#define R_0x1a8c 0x1a8c +#define R_0x1a94 0x1a94 +#define R_0x1a98 0x1a98 +#define R_0x1a9c 0x1a9c +#define R_0x1aa0 0x1aa0 +#define R_0x1aa8 0x1aa8 +#define R_0x1aac 0x1aac +#define R_0x1ab0 0x1ab0 +#define R_0x1abc 0x1abc +#define R_0x1ac0 0x1ac0 +#define R_0x1ac8 0x1ac8 +#define R_0x1acc 0x1acc +#define R_0x1ad0 0x1ad0 +#define R_0x1ad4 0x1ad4 +#define R_0x1ae0 0x1ae0 +#define R_0x1ae8 0x1ae8 +#define R_0x1aec 0x1aec +#define R_0x1b00 0x1b00 +#define R_0x1b04 0x1b04 +#define R_0x1b08 0x1b08 +#define R_0x1b0c 0x1b0c +#define R_0x1b10 0x1b10 +#define R_0x1b14 0x1b14 +#define R_0x1b18 0x1b18 +#define R_0x1b1c 0x1b1c +#define R_0x1b20 0x1b20 +#define R_0x1b23 0x1b23 +#define R_0x1b24 0x1b24 +#define R_0x1b28 0x1b28 +#define R_0x1b2c 0x1b2c +#define R_0x1b30 0x1b30 +#define R_0x1b34 0x1b34 +#define R_0x1b38 0x1b38 +#define R_0x1b3c 0x1b3c +#define R_0x1b40 0x1b40 +#define R_0x1b44 0x1b44 +#define R_0x1b48 0x1b48 +#define R_0x1b4c 0x1b4c +#define R_0x1b50 0x1b50 +#define R_0x1b54 0x1b54 +#define R_0x1b58 0x1b58 +#define R_0x1b5c 0x1b5c +#define R_0x1b60 0x1b60 +#define R_0x1b64 0x1b64 +#define R_0x1b67 0x1b67 +#define R_0x1b68 0x1b68 +#define R_0x1b6c 0x1b6c +#define R_0x1b70 0x1b70 +#define R_0x1b74 0x1b74 +#define R_0x1b78 0x1b78 +#define R_0x1b7c 0x1b7c +#define R_0x1b80 0x1b80 +#define R_0x1b83 0x1b83 +#define R_0x1b84 0x1b84 +#define R_0x1b88 0x1b88 +#define R_0x1b8c 0x1b8c +#define R_0x1b90 0x1b90 +#define R_0x1b92 0x1b92 +#define R_0x1b94 0x1b94 +#define R_0x1b97 0x1b97 +#define R_0x1b98 0x1b98 +#define R_0x1b9c 0x1b9c +#define R_0x1ba0 0x1ba0 +#define R_0x1ba4 0x1ba4 +#define R_0x1ba8 0x1ba8 +#define R_0x1bac 0x1bac +#define R_0x1bb0 0x1bb0 +#define R_0x1bb4 0x1bb4 +#define R_0x1bb8 0x1bb8 +#define R_0x1bbc 0x1bbc +#define R_0x1bc0 0x1bc0 +#define R_0x1bc8 0x1bc8 +#define R_0x1bca 0x1bca +#define R_0x1bcb 0x1bcb +#define R_0x1bcc 0x1bcc +#define R_0x1bce 0x1bce +#define R_0x1bd0 0x1bd0 +#define R_0x1bd4 0x1bd4 +#define R_0x1bd6 0x1bd6 +#define R_0x1bd8 0x1bd8 +#define R_0x1bdc 0x1bdc +#define R_0x1be3 0x1be3 +#define R_0x1be4 0x1be4 +#define R_0x1be8 0x1be8 +#define R_0x1beb 0x1beb +#define R_0x1bec 0x1bec +#define R_0x1bef 0x1bef +#define R_0x1bf0 0x1bf0 +#define R_0x1bf4 0x1bf4 +#define R_0x1bf8 0x1bf8 +#define R_0x1bfc 0x1bfc +#define R_0x1c 0x1c +#define R_0x1c20 0x1c20 +#define R_0x1c24 0x1c24 +#define R_0x1c28 0x1c28 +#define R_0x1c2c 0x1c2c +#define R_0x1c30 0x1c30 +#define R_0x1c34 0x1c34 +#define R_0x1c38 0x1c38 +#define R_0x1c3c 0x1c3c +#define R_0x1c64 0x1c64 +#define R_0x1c68 0x1c68 +#define R_0x1c6c 0x1c6c +#define R_0x1c74 0x1c74 +#define R_0x1c78 0x1c78 +#define R_0x1c7c 0x1c7c +#define R_0x1c80 0x1c80 +#define R_0x1c90 0x1c90 +#define R_0x1c94 0x1c94 +#define R_0x1c98 0x1c98 +#define R_0x1c9c 0x1c9c +#define R_0x1ca0 0x1ca0 +#define R_0x1ca4 0x1ca4 +#define R_0x1cb0 0x1cb0 +#define R_0x1cb8 0x1cb8 +#define R_0x1cbc 0x1cbc +#define R_0x1cc0 0x1cc0 +#define R_0x1cd0 0x1cd0 +#define R_0x1cd8 0x1cd8 +#define R_0x1ce4 0x1ce4 +#define R_0x1ce8 0x1ce8 +#define R_0x1cec 0x1cec +#define R_0x1cf0 0x1cf0 +#define R_0x1cf4 0x1cf4 +#define R_0x1cf8 0x1cf8 +#define R_0x1d04 0x1d04 +#define R_0x1d08 0x1d08 +#define R_0x1d0c 0x1d0c +#define R_0x1d10 0x1d10 +#define R_0x1d2c 0x1d2c +#define R_0x1d30 0x1d30 +#define R_0x1d3c 0x1d3c +#define R_0x1d40 0x1d40 +#define R_0x1d44 0x1d44 +#define R_0x1d48 0x1d48 +#define R_0x1d58 0x1d58 +#define R_0x1d60 0x1d60 +#define R_0x1d6c 0x1d6c +#define R_0x1d70 0x1d70 +#define R_0x1d90 0x1d90 +#define R_0x1d94 0x1d94 +#define R_0x1d9c 0x1d9c +#define R_0x1da4 0x1da4 +#define R_0x1da8 0x1da8 +#define R_0x1de8 0x1de8 +#define R_0x1e14 0x1e14 +#define R_0x1e18 0x1e18 +#define R_0x1e1c 0x1e1c +#define R_0x1e24 0x1e24 +#define R_0x1e28 0x1e28 +#define R_0x1e2c 0x1e2c +#define R_0x1e28 0x1e28 +#define R_0x1e30 0x1e30 +#define R_0x1e40 0x1e40 +#define R_0x1e44 0x1e44 +#define R_0x1e48 0x1e48 +#define R_0x1e4c 0x1e4c +#define R_0x1e50 0x1e50 +#define R_0x1e54 0x1e54 +#define R_0x1e58 0x1e58 +#define R_0x1e5c 0x1e5c +#define R_0x1e60 0x1e60 +#define R_0x1e64 0x1e64 +#define R_0x1e68 0x1e68 +#define R_0x1e6c 0x1e6c +#define R_0x1e70 0x1e70 +#define R_0x1e7c 0x1e7c +#define R_0x1e80 0x1e80 +#define R_0x1e84 0x1e84 +#define R_0x1e88 0x1e88 +#define R_0x1e8c 0x1e8c +#define R_0x1ea4 0x1ea4 +#define R_0x1eb4 0x1eb4 +#define R_0x1eb8 0x1eb8 +#define R_0x1ed4 0x1ed4 +#define R_0x1ed8 0x1ed8 +#define R_0x1edc 0x1edc +#define R_0x1ee0 0x1ee0 +#define R_0x1ee4 0x1ee4 +#define R_0x1ee8 0x1ee8 +#define R_0x1eec 0x1eec +#define R_0x1ef0 0x1ef0 +#define R_0x1ef4 0x1ef4 +#define R_0x1ef8 0x1ef8 +#define R_0x1efc 0x1efc +#define R_0x1f80 0x1f80 +#define R_0x1f98 0x1f98 +#define R_0x24 0x24 +#define R_0x28 0x28 +#define R_0x2a00 0x2a00 +#define R_0x2a04 0x2a04 +#define R_0x2a08 0x2a08 +#define R_0x2a24 0x2a24 +#define R_0x2a38 0x2a38 +#define R_0x2a3c 0x2a3c +#define R_0x2a44 0x2a44 +#define R_0x2aa0 0x2aa0 +#define R_0x2aa8 0x2aa8 +#define R_0x2aac 0x2aac +#define R_0x2ad0 0x2ad0 +#define R_0x2c 0x2c +#define R_0x28a4 0x28a4 +#define R_0x2c04 0x2c04 +#define R_0x2c08 0x2c08 +#define R_0x2c0c 0x2c0c +#define R_0x2c10 0x2c10 +#define R_0x2c14 0x2c14 +#define R_0x2c18 0x2c18 +#define R_0x2c1c 0x2c1c +#define R_0x2c20 0x2c20 +#define R_0x2c2c 0x2c2c +#define R_0x2c30 0x2c30 +#define R_0x2c34 0x2c34 +#define R_0x2c54 0x2c54 +#define R_0x2d00 0x2d00 +#define R_0x2d04 0x2d04 +#define R_0x2d08 0x2d08 +#define R_0x2d0c 0x2d0c +#define R_0x2d10 0x2d10 +#define R_0x2d20 0x2d20 +#define R_0x2d38 0x2d38 +#define R_0x2d40 0x2d40 +#define R_0x2d44 0x2d44 +#define R_0x2d48 0x2d48 +#define R_0x2d4c 0x2d4c +#define R_0x2d6c 0x2d6c +#define R_0x2d84 0x2d84 +#define R_0x2d88 0x2d88 +#define R_0x2d90 0x2d90 +#define R_0x2d9c 0x2d9c +#define R_0x2db4 0x2db4 +#define R_0x2db8 0x2db8 +#define R_0x2dbc 0x2dbc +#define R_0x2de0 0x2de0 +#define R_0x2de4 0x2de4 +#define R_0x2de8 0x2de8 +#define R_0x2e00 0x2e00 +#define R_0x2e20 0x2e20 +#define R_0x2e60 0x2e60 +#define R_0x2e64 0x2e64 +#define R_0x2e68 0x2e68 +#define R_0x2e6c 0x2e6c +#define R_0x2e70 0x2e70 +#define R_0x2e74 0x2e74 +#define R_0x2e78 0x2e78 +#define R_0x2e7c 0x2e7c +#define R_0x2e80 0x2e80 +#define R_0x300 0x300 +#define R_0x38 0x38 +#define R_0x3a00 0x3a00 +#define R_0x3a04 0x3a04 +#define R_0x3a08 0x3a08 +#define R_0x3a0c 0x3a0c +#define R_0x3a10 0x3a10 +#define R_0x3a14 0x3a14 +#define R_0x3a18 0x3a18 +#define R_0x3a1c 0x3a1c +#define R_0x3a20 0x3a20 +#define R_0x3a24 0x3a24 +#define R_0x3a28 0x3a28 +#define R_0x3a2c 0x3a2c +#define R_0x3a30 0x3a30 +#define R_0x3a34 0x3a34 +#define R_0x3a38 0x3a38 +#define R_0x3a3c 0x3a3c +#define R_0x3a40 0x3a40 +#define R_0x3a44 0x3a44 +#define R_0x3a48 0x3a48 +#define R_0x3a4c 0x3a4c +#define R_0x3a50 0x3a50 +#define R_0x3a54 0x3a54 +#define R_0x3a58 0x3a58 +#define R_0x3a5c 0x3a5c +#define R_0x3a60 0x3a60 +#define R_0x3a64 0x3a64 +#define R_0x3a68 0x3a68 +#define R_0x3a6c 0x3a6c +#define R_0x3a70 0x3a70 +#define R_0x3a74 0x3a74 +#define R_0x3a78 0x3a78 +#define R_0x3a7c 0x3a7c +#define R_0x3a80 0x3a80 +#define R_0x3a84 0x3a84 +#define R_0x3a88 0x3a88 +#define R_0x3a8c 0x3a8c +#define R_0x3a90 0x3a90 +#define R_0x3a94 0x3a94 +#define R_0x3a98 0x3a98 +#define R_0x3a9c 0x3a9c +#define R_0x3aa0 0x3aa0 +#define R_0x3aa4 0x3aa4 +#define R_0x3c00 0x3c00 +#define R_0x40 0x40 +#define R_0x4000 0x4000 +#define R_0x4008 0x4008 +#define R_0x4018 0x4018 +#define R_0x401c 0x401c +#define R_0x4028 0x4028 +#define R_0x4040 0x4040 +#define R_0x4044 0x4044 +#define R_0x4100 0x4100 +#define R_0x4104 0x4104 +#define R_0x4108 0x4108 +#define R_0x410c 0x410c +#define R_0x4110 0x4110 +#define R_0x4114 0x4114 +#define R_0x4118 0x4118 +#define R_0x411c 0x411c +#define R_0x4130 0x4130 +#define R_0x4134 0x4134 +#define R_0x4138 0x4138 +#define R_0x413c 0x413c +#define R_0x4140 0x4140 +#define R_0x4144 0x4144 +#define R_0x4148 0x4148 +#define R_0x4160 0x4160 +#define R_0x4164 0x4164 +#define R_0x4168 0x4168 +#define R_0x416c 0x416c +#define R_0x4180 0x4180 +#define R_0x419c 0x419c +#define R_0x41a0 0x41a0 +#define R_0x41a4 0x41a4 +#define R_0x41a8 0x41a8 +#define R_0x41ac 0x41ac +#define R_0x41e0 0x41e0 +#define R_0x41e8 0x41e8 +#define R_0x41ec 0x41ec +#define R_0x41f0 0x41f0 +#define R_0x41f8 0x41f8 +#define R_0x41fc 0x41fc +#define R_0x42 0x42 +#define R_0x430 0x430 +#define R_0x434 0x434 +#define R_0x42b0 0x42b0 +#define R_0x42b4 0x42b4 +#define R_0x4300 0x4300 +#define R_0x4304 0x4304 +#define R_0x4308 0x4308 +#define R_0x430c 0x430c +#define R_0x4310 0x4310 +#define R_0x4314 0x4314 +#define R_0x4318 0x4318 +#define R_0x431c 0x431c +#define R_0x4320 0x4320 +#define R_0x4324 0x4324 +#define R_0x4328 0x4328 +#define R_0x432c 0x432c +#define R_0x4330 0x4330 +#define R_0x4334 0x4334 +#define R_0x4338 0x4338 +#define R_0x433c 0x433c +#define R_0x4340 0x4340 +#define R_0x4344 0x4344 +#define R_0x4348 0x4348 +#define R_0x434c 0x434c +#define R_0x4350 0x4350 +#define R_0x4354 0x4354 +#define R_0x4358 0x4358 +#define R_0x435c 0x435c +#define R_0x4360 0x4360 +#define R_0x4364 0x4364 +#define R_0x4368 0x4368 +#define R_0x436c 0x436c +#define R_0x4370 0x4370 +#define R_0x4374 0x4374 +#define R_0x4378 0x4378 +#define R_0x437c 0x437c +#define R_0x4380 0x4380 +#define R_0x4384 0x4384 +#define R_0x4388 0x4388 +#define R_0x438c 0x438c +#define R_0x4390 0x4390 +#define R_0x4394 0x4394 +#define R_0x4398 0x4398 +#define R_0x439c 0x439c +#define R_0x43a0 0x43a0 +#define R_0x43a4 0x43a4 +#define R_0x43a8 0x43a8 +#define R_0x43ac 0x43ac +#define R_0x43b0 0x43b0 +#define R_0x43b4 0x43b4 +#define R_0x43b8 0x43b8 +#define R_0x44 0x44 +#define R_0x440 0x440 +#define R_0x444 0x444 +#define R_0x448 0x448 +#define R_0x450 0x450 +#define R_0x454 0x454 +#define R_0x494 0x494 +#define R_0x498 0x498 +#define R_0x49c 0x49c +#define R_0x4a0 0x4a0 +#define R_0x4a4 0x4a4 +#define R_0x4a8 0x4a8 +#define R_0x4c 0x4c +#define R_0x4c8 0x4c8 +#define R_0x4cc 0x4cc +#define R_0x45a4 0x45a4 +#define R_0x4c00 0x4c00 +#define R_0x5000 0x5000 +#define R_0x5008 0x5008 +#define R_0x5018 0x5018 +#define R_0x501c 0x501c +#define R_0x5028 0x5028 +#define R_0x5040 0x5040 +#define R_0x5044 0x5044 +#define R_0x5100 0x5100 +#define R_0x5108 0x5108 +#define R_0x5118 0x5118 +#define R_0x511c 0x511c +#define R_0x5128 0x5128 +#define R_0x5140 0x5140 +#define R_0x5144 0x5144 +#define R_0x520 0x520 +#define R_0x5200 0x5200 +#define R_0x520c 0x520c +#define R_0x522 0x522 +#define R_0x524 0x524 +#define R_0x5230 0x5230 +#define R_0x5234 0x5234 +#define R_0x5238 0x5238 +#define R_0x523c 0x523c +#define R_0x5240 0x5240 +#define R_0x5244 0x5244 +#define R_0x5248 0x5248 +#define R_0x526c 0x526c +#define R_0x5280 0x5280 +#define R_0x52a0 0x52a0 +#define R_0x52a4 0x52a4 +#define R_0x52ac 0x52ac +#define R_0x52e8 0x52e8 +#define R_0x5300 0x5300 +#define R_0x530c 0x530c +#define R_0x5330 0x5330 +#define R_0x5334 0x5334 +#define R_0x5338 0x5338 +#define R_0x533c 0x533c +#define R_0x5340 0x5340 +#define R_0x5344 0x5344 +#define R_0x5348 0x5348 +#define R_0x536c 0x536c +#define R_0x5380 0x5380 +#define R_0x53a0 0x53a0 +#define R_0x53a4 0x53a4 +#define R_0x53ac 0x53ac +#define R_0x53e8 0x53e8 +#define R_0x550 0x550 +#define R_0x551 0x551 +#define R_0x568 0x568 +#define R_0x588 0x588 +#define R_0x60 0x60 +#define R_0x604 0x604 +#define R_0x608 0x608 +#define R_0x60c 0x60c +#define R_0x60f 0x60f +#define R_0x64 0x64 +#define R_0x66 0x66 +#define R_0x660 0x660 +#define R_0x668 0x668 +#define R_0x688 0x688 +#define R_0x6a0 0x6a0 +#define R_0x6d8 0x6d8 +#define R_0x6dc 0x6dc +#define R_0x6f8 0x6f8 +#define R_0x70 0x70 +#define R_0x74 0x74 +#define R_0x700 0x700 +#define R_0x71c 0x71c +#define R_0x72c 0x72c +#define R_0x764 0x764 +#define R_0x7b0 0x7b0 +#define R_0x7b4 0x7b4 +#define R_0x7c0 0x7c0 +#define R_0x7c4 0x7c4 +#define R_0x7c8 0x7c8 +#define R_0x7cc 0x7cc +#define R_0x7f0 0x7f0 +#define R_0x7f4 0x7f4 +#define R_0x7f8 0x7f8 +#define R_0x7fc 0x7fc +#define R_0x800 0x800 +#define R_0x8000 0x8000 +#define R_0x804 0x804 +#define R_0x808 0x808 +#define R_0x80c 0x80c +#define R_0x810 0x810 +#define R_0x814 0x814 +#define R_0x818 0x818 +#define R_0x81c 0x81c +#define R_0x820 0x820 +#define R_0x824 0x824 +#define R_0x828 0x828 +#define R_0x82c 0x82c +#define R_0x830 0x830 +#define R_0x834 0x834 +#define R_0x838 0x838 +#define R_0x83c 0x83c +#define R_0x840 0x840 +#define R_0x844 0x840 +#define R_0x848 0x848 +#define R_0x84c 0x84c +#define R_0x850 0x850 +#define R_0x854 0x854 +#define R_0x858 0x858 +#define R_0x85c 0x85c +#define R_0x860 0x860 +#define R_0x864 0x864 +#define R_0x868 0x868 +#define R_0x86c 0x86c +#define R_0x870 0x870 +#define R_0x874 0x874 +#define R_0x878 0x878 +#define R_0x87c 0x87c +#define R_0x880 0x880 +#define R_0x884 0x884 +#define R_0x888 0x888 +#define R_0x88c 0x88c +#define R_0x890 0x890 +#define R_0x894 0x894 +#define R_0x898 0x898 +#define R_0x89c 0x89c +#define R_0x8a0 0x8a0 +#define R_0x8a4 0x8a4 +#define R_0x8ac 0x8ac +#define R_0x8b4 0x8b4 +#define R_0x8b8 0x8b8 +#define R_0x8c0 0x8c0 +#define R_0x8c4 0x8c4 +#define R_0x8c8 0x8c8 +#define R_0x8cc 0x8cc +#define R_0x8d0 0x8d0 +#define R_0x8d4 0x8d4 +#define R_0x8d8 0x8d8 +#define R_0x8dc 0x8dc +#define R_0x8f0 0x8f0 +#define R_0x8f8 0x8f8 +#define R_0x8fc 0x8fc +#define R_0x900 0x900 +#define R_0x908 0x908 +#define R_0x90c 0x90c +#define R_0x910 0x910 +#define R_0x914 0x914 +#define R_0x918 0x918 +#define R_0x91c 0x91c +#define R_0x920 0x920 +#define R_0x924 0x924 +#define R_0x92c 0x92c +#define R_0x930 0x930 +#define R_0x934 0x934 +#define R_0x938 0x938 +#define R_0x93c 0x93c +#define R_0x940 0x940 +#define R_0x944 0x944 +#define R_0x948 0x948 +#define R_0x94c 0x94c +#define R_0x950 0x950 +#define R_0x954 0x954 +#define R_0x958 0x958 +#define R_0x95c 0x95c +#define R_0x960 0x960 +#define R_0x964 0x964 +#define R_0x968 0x968 +#define R_0x970 0x970 +#define R_0x974 0x974 +#define R_0x978 0x978 +#define R_0x97c 0x97c +#define R_0x980 0x980 +#define R_0x988 0x988 +#define R_0x98c 0x98c +#define R_0x990 0x990 +#define R_0x994 0x994 +#define R_0x998 0x998 +#define R_0x99c 0x99c +#define R_0x9a0 0x9a0 +#define R_0x9a4 0x9a4 +#define R_0x9ac 0x9ac +#define R_0x9b0 0x9b0 +#define R_0x9b4 0x9b4 +#define R_0x9b8 0x9b8 +#define R_0x9cc 0x9cc +#define R_0x9d0 0x9d0 +#define R_0x9d8 0x9d8 +#define R_0x9e4 0x9e4 +#define R_0x9e8 0x9e8 +#define R_0x9f0 0x9f0 +#define R_0xa0 0xa0 +#define R_0xa00 0xa00 +#define R_0xa04 0xa04 +#define R_0xa08 0xa08 +#define R_0xa0a 0xa0a +#define R_0xa0c 0xa0c +#define R_0xa10 0xa10 +#define R_0xa14 0xa14 +#define R_0xa20 0xa20 +#define R_0xa24 0xa24 +#define R_0xa28 0xa28 +#define R_0xa2c 0xa2c +#define R_0xa40 0xa40 +#define R_0xa44 0xa44 +#define R_0xa48 0xa48 +#define R_0xa4c 0xa4c +#define R_0xa50 0xa50 +#define R_0xa54 0xa54 +#define R_0xa58 0xa58 +#define R_0xa68 0xa68 +#define R_0xa6c 0xa6c +#define R_0xa70 0xa70 +#define R_0xa74 0xa74 +#define R_0xa78 0xa78 +#define R_0xa8 0xa8 +#define R_0xa80 0xa80 +#define R_0xa84 0xa84 +#define R_0xa98 0xa98 +#define R_0xa9c 0xa9c +#define R_0xaa8 0xaa8 +#define R_0xaac 0xaac +#define R_0xab4 0xab4 +#define R_0xabc 0xabc +#define R_0xac 0xac +#define R_0xac8 0xac8 +#define R_0xacc 0xacc +#define R_0xad0 0xad0 +#define R_0xb0 0xb0 +#define R_0xb00 0xb00 +#define R_0xb04 0xb04 +#define R_0xb07 0xb07 +#define R_0xb08 0xb08 +#define R_0xb0c 0xb0c +#define R_0xb10 0xb10 +#define R_0xb14 0xb14 +#define R_0xb18 0xb18 +#define R_0xb1c 0xb1c +#define R_0xb20 0xb20 +#define R_0xb24 0xb24 +#define R_0xb28 0xb28 +#define R_0xb2a 0xb2a +#define R_0xb2b 0xb2b +#define R_0xb2c 0xb2c +#define R_0xb30 0xb30 +#define R_0xb34 0xb34 +#define R_0xb38 0xb38 +#define R_0xb3b 0xb3b +#define R_0xb3c 0xb3c +#define R_0xb40 0xb40 +#define R_0xb44 0xb44 +#define R_0xb48 0xb48 +#define R_0xb54 0xb54 +#define R_0xb58 0xb58 +#define R_0xb60 0xb60 +#define R_0xb64 0xb64 +#define R_0xb68 0xb68 +#define R_0xb6a 0xb6a +#define R_0xb6b 0xb6b +#define R_0xb6c 0xb6c +#define R_0xb6e 0xb6e +#define R_0xb70 0xb70 +#define R_0xb74 0xb74 +#define R_0xb77 0xb77 +#define R_0xb78 0xb78 +#define R_0xb7c 0xb7c +#define R_0xb80 0xb80 +#define R_0xb84 0xb84 +#define R_0xb88 0xb88 +#define R_0xb8c 0xb8c +#define R_0xb90 0xb90 +#define R_0xb94 0xb94 +#define R_0xb98 0xb98 +#define R_0xb9b 0xb9b +#define R_0xb9c 0xb9c +#define R_0xba0 0xba0 +#define R_0xba4 0xba4 +#define R_0xba8 0xba8 +#define R_0xbac 0xbac +#define R_0xbad 0xbad +#define R_0xbc0 0xbc0 +#define R_0xbc4 0xbc4 +#define R_0xbc8 0xbc8 +#define R_0xbcc 0xbcc +#define R_0xbd8 0xbd8 +#define R_0xbdc 0xbdc +#define R_0xbe0 0xbe0 +#define R_0xbe4 0xbe4 +#define R_0xbe8 0xbe8 +#define R_0xbec 0xbec +#define R_0xbf0 0xbf0 +#define R_0xbf4 0xbf4 +#define R_0xbf8 0xbf8 +#define R_0xc00 0xc00 +#define R_0xc04 0xc04 +#define R_0xc08 0xc08 +#define R_0xc0c 0xc0c +#define R_0xc10 0xc10 +#define R_0xc14 0xc14 +#define R_0xc18 0xc18 +#define R_0xc1c 0xc1c +#define R_0xc20 0xc20 +#define R_0xc24 0xc24 +#define R_0xc2c 0xc2c +#define R_0xc30 0xc30 +#define R_0xc34 0xc34 +#define R_0xc38 0xc38 +#define R_0xc3c 0xc3c +#define R_0xc40 0xc40 +#define R_0xc44 0xc44 +#define R_0xc4c 0xc4c +#define R_0xc50 0xc50 +#define R_0xc54 0xc54 +#define R_0xc58 0xc58 +#define R_0xc5c 0xc5c +#define R_0xc6c 0xc6c +#define R_0xc70 0xc70 +#define R_0xc74 0xc74 +#define R_0xc78 0xc78 +#define R_0xc7c 0xc7c +#define R_0xc80 0xc80 +#define R_0xc84 0xc84 +#define R_0xc88 0xc88 +#define R_0xc8c 0xc8c +#define R_0xc90 0xc90 +#define R_0xc94 0xc94 +#define R_0xc9c 0xc9c +#define R_0xca0 0xca0 +#define R_0xca4 0xca4 +#define R_0xca8 0xca8 +#define R_0xcac 0xcac +#define R_0xcb0 0xcb0 +#define R_0xcb4 0xcb4 +#define R_0xcb8 0xcb8 +#define R_0xcbc 0xcbc +#define R_0xcbd 0xcbd +#define R_0xcbe 0xcbe +#define R_0xcc0 0xcc0 +#define R_0xcc4 0xcc4 +#define R_0xcc8 0xcc8 +#define R_0xccc 0xccc +#define R_0xcd0 0xcd0 +#define R_0xcd4 0xcd4 +#define R_0xcd8 0xcd8 +#define R_0xce0 0xce0 +#define R_0xce4 0xce4 +#define R_0xce8 0xce8 +#define R_0xd00 0xd00 +#define R_0xd04 0xd04 +#define R_0xd08 0xd08 +#define R_0xd0c 0xd0c +#define R_0xd10 0xd10 +#define R_0xd14 0xd14 +#define R_0xd2c 0xd2c +#define R_0xd30 0xd30 +#define R_0xd40 0xd40 +#define R_0xd44 0xd44 +#define R_0xd48 0xd48 +#define R_0xd4c 0xd4c +#define R_0xd50 0xd50 +#define R_0xd54 0xd54 +#define R_0xd5c 0xd5c +#define R_0xd6c 0xd6c +#define R_0xd7c 0xd7c +#define R_0xd80 0xd80 +#define R_0xd84 0xd84 +#define R_0xd8c 0xd8c +#define R_0xd90 0xd90 +#define R_0xd94 0xd94 +#define R_0xdac 0xdac +#define R_0xdb0 0xdb0 +#define R_0xdb4 0xdb4 +#define R_0xdb8 0xdb8 +#define R_0xdbc 0xdbc +#define R_0xdc 0xdc +#define R_0xdcc 0xdcc +#define R_0xdd0 0xdd0 +#define R_0xdd4 0xdd4 +#define R_0xdd8 0xdd8 +#define R_0xde0 0xde0 +#define R_0xdec 0xdec +#define R_0xdf4 0xdf4 +#define R_0xe00 0xe00 +#define R_0xe04 0xe04 +#define R_0xe08 0xe08 +#define R_0xe10 0xe10 +#define R_0xe14 0xe14 +#define R_0xe18 0xe18 +#define R_0xe1c 0xe1c +#define R_0xe20 0xe20 +#define R_0xe24 0xe24 +#define R_0xe28 0xe28 +#define R_0xe30 0xe30 +#define R_0xe34 0xe34 +#define R_0xe38 0xe38 +#define R_0xe3c 0xe3c +#define R_0xe40 0xe40 +#define R_0xe44 0xe44 +#define R_0xe48 0xe48 +#define R_0xe4c 0xe4c +#define R_0xe50 0xe50 +#define R_0xe54 0xe54 +#define R_0xe5c 0xe5c +#define R_0xe64 0xe64 +#define R_0xe6c 0xe6c +#define R_0xe70 0xe70 +#define R_0xe74 0xe74 +#define R_0xe78 0xe78 +#define R_0xe7c 0xe7c +#define R_0xe80 0xe80 +#define R_0xe84 0xe84 +#define R_0xe88 0xe88 +#define R_0xe8c 0xe8c +#define R_0xe90 0xe90 +#define R_0xe94 0xe94 +#define R_0xe98 0xe98 +#define R_0xe9c 0xe9c +#define R_0xea0 0xea0 +#define R_0xea4 0xea4 +#define R_0xea8 0xea8 +#define R_0xeac 0xeac +#define R_0xeb0 0xeb0 +#define R_0xeb4 0xeb4 +#define R_0xeb8 0xeb8 +#define R_0xebc 0xebc +#define R_0xec 0xec +#define R_0xec0 0xec0 +#define R_0xec4 0xec4 +#define R_0xec8 0xec8 +#define R_0xecc 0xecc +#define R_0xed0 0xed0 +#define R_0xed4 0xed4 +#define R_0xed8 0xed8 +#define R_0xedc 0xedc +#define R_0xee0 0xee0 +#define R_0xee8 0xee8 +#define R_0xeec 0xeec +#define R_0xf0 0xf0 +#define R_0xf00 0xf00 +#define R_0xf04 0xf04 +#define R_0xf08 0xf08 +#define R_0xf0c 0xf0c +#define R_0xf10 0xf10 +#define R_0xf14 0xf14 +#define R_0xf18 0xf18 +#define R_0xf1c 0xf1c +#define R_0xf20 0xf20 +#define R_0xf24 0xf24 +#define R_0xf2c 0xf2c +#define R_0xf30 0xf30 +#define R_0xf34 0xf34 +#define R_0xf4 0xf4 +#define R_0xf44 0xf44 +#define R_0xf48 0xf48 +#define R_0xf4c 0xf4c +#define R_0xf50 0xf50 +#define R_0xf54 0xf54 +#define R_0xf58 0xf58 +#define R_0xf5c 0xf5c +#define R_0xf70 0xf70 +#define R_0xf74 0xf74 +#define R_0xf80 0xf80 +#define R_0xf84 0xf84 +#define R_0xf87 0xf87 +#define R_0xf88 0xf88 +#define R_0xf8c 0xf8c +#define R_0xf90 0xf90 +#define R_0xf94 0xf94 +#define R_0xf98 0xf98 +#define R_0xf9c 0xf9c +#define R_0xfa0 0xfa0 +#define R_0xfa4 0xfa4 +#define R_0xfa8 0xfa8 +#define R_0xfac 0xfac +#define R_0xfb0 0xfb0 +#define R_0xfb4 0xfb4 +#define R_0xfb8 0xfb8 +#define R_0xfbc 0xfbc +#define R_0xfc0 0xfc0 +#define R_0xfc4 0xfc4 +#define R_0xfc8 0xfc8 +#define R_0xfcc 0xfcc +#define R_0xfd0 0xfd0 +#define R_0xff0 0xff0 +#define RF_0x0 0x0 +#define RF_0x00 0x00 +#define RF_0x08 0x08 +#define RF_0x09 0x09 +#define RF_0x0c 0x0c +#define RF_0x0d 0x0d +#define RF_0x1 0x1 +#define RF_0x18 0x18 +#define RF_0x19 0x19 +#define RF_0x1a 0x1a +#define RF_0x1bf0 0x1bf0 +#define RF_0x2 0x2 +#define RF_0x3 0x3 +#define RF_0x1e 0x1e +#define RF_0x1f 0x1f +#define RF_0x20 0x20 +#define RF_0x30 0x30 +#define RF_0x31 0x31 +#define RF_0x32 0x32 +#define RF_0x33 0x33 +#define RF_0x35 0x35 +#define RF_0x3e 0x3e +#define RF_0x3f 0x3f +#define RF_0x4 0x4 +#define RF_0x42 0x42 +#define RF_0x43 0x43 +#define RF_0x5 0x5 +#define RF_0x51 0x51 +#define RF_0x52 0x52 +#define RF_0x53 0x53 +#define RF_0x54 0x54 +#define RF_0x55 0x55 +#define RF_0x56 0x56 +#define RF_0x57 0x57 +#define RF_0x58 0x58 +#define RF_0x5c 0x5c +#define RF_0x5d 0x5d +#define RF_0x60 0x60 +#define RF_0x61 0x61 +#define RF_0x63 0x63 +#define RF_0x64 0x64 +#define RF_0x65 0x65 +#define RF_0x66 0x66 +#define RF_0x67 0x67 +#define RF_0x6d 0x6d +#define RF_0x6e 0x6e +#define RF_0x6f 0x6f +#define RF_0x75 0x75 +#define RF_0x76 0x76 +#define RF_0x78 0x78 +#define RF_0x7c 0x7c +#define RF_0x7f 0x7f +#define RF_0x8 0x8 +#define RF_0x80 0x80 +#define RF_0x81 0x81 +#define RF_0x82 0x82 +#define RF_0x83 0x83 +#define RF_0x85 0x85 +#define RF_0x86 0x86 +#define RF_0x87 0x87 +#define RF_0x8a 0x8a +#define RF_0x8b 0x8b +#define RF_0x8c 0x8c +#define RF_0x8d 0x8d +#define RF_0x8f 0x8f +#define RF_0x93 0x93 +#define RF_0x9e 0x9e +#define RF_0x9f 0x9f +#define RF_0xa3 0xa3 +#define RF_0xa9 0xa9 +#define RF_0xae 0xae +#define RF_0xb0 0xb0 +#define RF_0xb3 0xb3 +#define RF_0xb4 0xb4 +#define RF_0xb8 0xb8 +#define RF_0xbc 0xbc +#define RF_0xbe 0xbe +#define RF_0xc4 0xc4 +#define RF_0xc8 0xc8 +#define RF_0xc9 0xc9 +#define RF_0xca 0xca +#define RF_0xcc 0xcc +#define RF_0xd 0xd +#define RF_0xdd 0xdd +#define RF_0xde 0xde +#define RF_0xdf 0xdf +#define RF_0xed 0xed +#define RF_0xee 0xee +#define RF_0xef 0xef +#define RF_0xf5 0xf5 +#define RF_0xf6 0xf6 diff --git a/hal/phydm/phydm_rssi_monitor.c b/hal/phydm/phydm_rssi_monitor.c new file mode 100644 index 0000000..1fde036 --- /dev/null +++ b/hal/phydm/phydm_rssi_monitor.c @@ -0,0 +1,189 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*@************************************************************ + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef PHYDM_SUPPORT_RSSI_MONITOR + +void phydm_rssi_monitor_h2c(void *dm_void, u8 macid) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_t = &dm->dm_ra_table; + struct cmn_sta_info *sta = dm->phydm_sta_info[macid]; + struct ra_sta_info *ra = NULL; + #ifdef CONFIG_BEAMFORMING + struct bf_cmn_info *bf = NULL; + #endif + u8 h2c[H2C_MAX_LENGTH] = {0}; + u8 stbc_en, ldpc_en; + u8 bf_en = 0; + u8 is_rx, is_tx; + + if (is_sta_active(sta)) { + ra = &sta->ra_info; + } else { + PHYDM_DBG(dm, DBG_RSSI_MNTR, "[Warning] %s\n", __func__); + return; + } + + PHYDM_DBG(dm, DBG_RSSI_MNTR, "%s ======>\n", __func__); + PHYDM_DBG(dm, DBG_RSSI_MNTR, "MACID=%d\n", sta->mac_id); + + is_rx = (ra->txrx_state == RX_STATE) ? 1 : 0; + is_tx = (ra->txrx_state == TX_STATE) ? 1 : 0; + stbc_en = (sta->stbc_en) ? 1 : 0; + ldpc_en = (sta->ldpc_en) ? 1 : 0; + + #ifdef CONFIG_BEAMFORMING + bf = &sta->bf_info; + + if ((bf->ht_beamform_cap & BEAMFORMING_HT_BEAMFORMEE_ENABLE) || + (bf->vht_beamform_cap & BEAMFORMING_VHT_BEAMFORMEE_ENABLE)) + bf_en = 1; + #endif + + PHYDM_DBG(dm, DBG_RSSI_MNTR, "RA_th_ofst=(( %s%d ))\n", + ((ra_t->ra_ofst_direc) ? "+" : "-"), ra_t->ra_th_ofst); + + h2c[0] = sta->mac_id; + h2c[1] = 0; + h2c[2] = sta->rssi_stat.rssi; + h2c[3] = is_rx | (stbc_en << 1) | + ((dm->noisy_decision & 0x1) << 2) | (bf_en << 6); + h2c[4] = (ra_t->ra_th_ofst & 0x7f) | + ((ra_t->ra_ofst_direc & 0x1) << 7); + h2c[5] = 0; + h2c[6] = ((ra_t->ra_trigger_mode) << 2); + + PHYDM_DBG(dm, DBG_RSSI_MNTR, "PHYDM h2c[0x42]=0x%x %x %x %x %x %x %x\n", + h2c[6], h2c[5], h2c[4], h2c[3], h2c[2], h2c[1], h2c[0]); + + #if (RTL8188E_SUPPORT) + if (dm->support_ic_type == ODM_RTL8188E) + odm_ra_set_rssi_8188e(dm, sta->mac_id, sta->rssi_stat.rssi); + else + #endif + { + odm_fill_h2c_cmd(dm, ODM_H2C_RSSI_REPORT, H2C_MAX_LENGTH, h2c); + } +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +void phydm_sta_rssi_init(void *dm_void, u8 macid, u8 init_rssi) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta = NULL; + struct rssi_info *rssi_t = NULL; + + PHYDM_DBG(dm, DBG_RSSI_MNTR, "%s ======>\n", __func__); + + sta = dm->phydm_sta_info[macid]; + rssi_t = &sta->rssi_stat; + + rssi_t->rssi_acc = (init_rssi << RSSI_MA); + rssi_t->rssi = init_rssi; +} +#endif +void phydm_calculate_rssi_min_max(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct cmn_sta_info *sta; + s8 rssi_max_tmp = 0, rssi_min_tmp = 100; + u8 i; + u8 sta_cnt = 0; + + if (!dm->is_linked) + return; + + PHYDM_DBG(dm, DBG_RSSI_MNTR, "%s ======>\n", __func__); + + for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) { + sta = dm->phydm_sta_info[i]; + if (is_sta_active(sta)) { + sta_cnt++; + + if (sta->rssi_stat.rssi < rssi_min_tmp) { + rssi_min_tmp = sta->rssi_stat.rssi; + dm->rssi_min_macid = i; + } + + if (sta->rssi_stat.rssi > rssi_max_tmp) { + rssi_max_tmp = sta->rssi_stat.rssi; + dm->rssi_max_macid = i; + } + + /*@[Send RSSI to FW]*/ + if (!sta->ra_info.disable_ra) + phydm_rssi_monitor_h2c(dm, i); + + if (sta_cnt == dm->number_linked_client) + break; + } + } + dm->pre_rssi_min = dm->rssi_min; + +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) + if (dm->number_linked_client == 0) + return; +#endif + dm->rssi_max = (u8)rssi_max_tmp; + dm->rssi_min = (u8)rssi_min_tmp; +} + +void phydm_rssi_monitor_check(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_RSSI_MONITOR)) + return; + + /*@for AP watchdog period = 1 sec*/ + if ((dm->phydm_sys_up_time % 2) == 1) + return; + + PHYDM_DBG(dm, DBG_RSSI_MNTR, "%s ======>\n", __func__); + + phydm_calculate_rssi_min_max(dm); + + PHYDM_DBG(dm, DBG_RSSI_MNTR, "RSSI {max, min} = {%d, %d}\n", + dm->rssi_max, dm->rssi_min); +} + +void phydm_rssi_monitor_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct ra_table *ra_tab = &dm->dm_ra_table; + + dm->pre_rssi_min = 0; + dm->rssi_max = 0; + dm->rssi_min = 0; +} + +#endif diff --git a/hal/phydm/phydm_rssi_monitor.h b/hal/phydm/phydm_rssi_monitor.h new file mode 100644 index 0000000..b0f446e --- /dev/null +++ b/hal/phydm/phydm_rssi_monitor.h @@ -0,0 +1,58 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDM_RSSI_MONITOR_H__ +#define __PHYDM_RSSI_MONITOR_H__ + +#define RSSI_MONITOR_VERSION "2.0" + +/* @1 ============================================================ + * 1 Definition + * 1 ============================================================ + */ + +/* @1 ============================================================ + * 1 structure + * 1 ============================================================ + */ + +/* @1 ============================================================ + * 1 enumeration + * 1 ============================================================ + */ + +/* @1 ============================================================ + * 1 function prototype + * 1 ============================================================ + */ + +void phydm_rssi_monitor_check(void *dm_void); + +void phydm_rssi_monitor_init(void *dm_void); +#if (DM_ODM_SUPPORT_TYPE == ODM_AP) +void phydm_sta_rssi_init(void *dm_void, u8 macid, u8 init_rssi); +#endif + +#endif diff --git a/hal/phydm/phydm_smt_ant.c b/hal/phydm/phydm_smt_ant.c new file mode 100644 index 0000000..8e805b3 --- /dev/null +++ b/hal/phydm/phydm_smt_ant.c @@ -0,0 +1,2277 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/* ************************************************************ + * include files + * ************************************************************ */ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +/******************************************************* + * when antenna test utility is on or some testing need to disable antenna diversity + * call this function to disable all ODM related mechanisms which will switch antenna. + ******************************************************/ +#if (defined(CONFIG_SMART_ANTENNA)) + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +#if (RTL8198F_SUPPORT == 1) +void phydm_smt_ant_init_98f(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 val = 0; + + #if 0 + odm_set_bb_reg(dm, R_0x1da4, 0x3c, 4); /*6.25*4 = 25ms*/ + odm_set_bb_reg(dm, R_0x1da4, BIT(6), 1); + odm_set_bb_reg(dm, R_0x1da4, BIT(7), 1); + #endif +} +#endif +#endif + +#if (defined(CONFIG_CUMITEK_SMART_ANTENNA)) +void phydm_cumitek_smt_ant_mapping_table_8822b( + void *dm_void, + u8 *table_path_a, + u8 *table_path_b) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 path_a_0to3_idx = 0; + u32 path_b_0to3_idx = 0; + u32 path_a_4to7_idx = 0; + u32 path_b_4to7_idx = 0; + + path_a_0to3_idx = ((table_path_a[3] & 0xf) << 24) | ((table_path_a[2] & 0xf) << 16) | ((table_path_a[1] & 0xf) << 8) | (table_path_a[0] & 0xf); + + path_b_0to3_idx = ((table_path_b[3] & 0xf) << 28) | ((table_path_b[2] & 0xf) << 20) | ((table_path_b[1] & 0xf) << 12) | ((table_path_b[0] & 0xf) << 4); + + path_a_4to7_idx = ((table_path_a[7] & 0xf) << 24) | ((table_path_a[6] & 0xf) << 16) | ((table_path_a[5] & 0xf) << 8) | (table_path_a[4] & 0xf); + + path_b_4to7_idx = ((table_path_b[7] & 0xf) << 28) | ((table_path_b[6] & 0xf) << 20) | ((table_path_b[5] & 0xf) << 12) | ((table_path_b[4] & 0xf) << 4); + +#if 0 + /*PHYDM_DBG(dm, DBG_SMT_ANT, "mapping table{A, B} = {0x%x, 0x%x}\n", path_a_0to3_idx, path_b_0to3_idx);*/ +#endif + + /*pathA*/ + odm_set_bb_reg(dm, R_0xca4, MASKDWORD, path_a_0to3_idx); /*@ant map 1*/ + odm_set_bb_reg(dm, R_0xca8, MASKDWORD, path_a_4to7_idx); /*@ant map 2*/ + + /*pathB*/ + odm_set_bb_reg(dm, R_0xea4, MASKDWORD, path_b_0to3_idx); /*@ant map 1*/ + odm_set_bb_reg(dm, R_0xea8, MASKDWORD, path_b_4to7_idx); /*@ant map 2*/ +} + +void phydm_cumitek_smt_ant_init_8822b( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant *smtant_table = &dm->smtant_table; + struct smt_ant_cumitek *cumi_smtant_table = &dm->smtant_table.cumi_smtant_table; + u32 value32; + + PHYDM_DBG(dm, DBG_SMT_ANT, "[8822B Cumitek SmtAnt Int]\n"); + + /*@========= MAC GPIO setting =================================*/ + + /* Pin, pin_name, RFE_CTRL_NUM*/ + + /* @A0, 55, 5G_TRSW, 3*/ + /* @A1, 52, 5G_TRSW, 0*/ + /* @A2, 25, 5G_TRSW, 8*/ + + /* @B0, 16, 5G_TRSW, 4*/ + /* @B1, 13, 5G_TRSW, 11*/ + /* @B2, 24, 5G_TRSW, 9*/ + + /*@for RFE_CTRL 8 & 9*/ + odm_set_mac_reg(dm, R_0x4c, BIT(24) | BIT(23), 2); + odm_set_mac_reg(dm, R_0x44, BIT(27) | BIT(26), 0); + + /*@for RFE_CTRL 0*/ + odm_set_mac_reg(dm, R_0x4c, BIT(25), 0); + odm_set_mac_reg(dm, R_0x64, BIT(29), 1); + + /*@for RFE_CTRL 2 & 3*/ + odm_set_mac_reg(dm, R_0x4c, BIT(26), 0); + odm_set_mac_reg(dm, R_0x64, BIT(28), 1); + + /*@for RFE_CTRL 11*/ + odm_set_mac_reg(dm, R_0x40, BIT(3), 1); + + /*@0x604[25]=1 : 2bit mode for pathA&B&C&D*/ + /*@0x604[25]=0 : 3bit mode for pathA&B*/ + smtant_table->tx_desc_mode = 0; + odm_set_mac_reg(dm, R_0x604, BIT(25), (u32)smtant_table->tx_desc_mode); + + /*@========= BB RFE setting =================================*/ +#if 0 + /*path A*/ + odm_set_bb_reg(dm, R_0x1990, BIT(3), 0); /*RFE_CTRL_3*/ /*A_0*/ + odm_set_bb_reg(dm, R_0xcbc, BIT(3), 0); /*@inv*/ + odm_set_bb_reg(dm, R_0xcb0, 0xf000, 8); + + odm_set_bb_reg(dm, R_0x1990, BIT(0), 0); /*RFE_CTRL_0*/ /*A_1*/ + odm_set_bb_reg(dm, R_0xcbc, BIT(0), 0); /*@inv*/ + odm_set_bb_reg(dm, R_0xcb0, 0xf, 0x9); + + odm_set_bb_reg(dm, R_0x1990, BIT(8), 0); /*RFE_CTRL_8*/ /*A_2*/ + odm_set_bb_reg(dm, R_0xcbc, BIT(8), 0); /*@inv*/ + odm_set_bb_reg(dm, R_0xcb4, 0xf, 0xa); + + + /*path B*/ + odm_set_bb_reg(dm, R_0x1990, BIT(4), 1); /*RFE_CTRL_4*/ /*B_0*/ + odm_set_bb_reg(dm, R_0xdbc, BIT(4), 0); /*@inv*/ + odm_set_bb_reg(dm, R_0xdb0, 0xf0000, 0xb); + + odm_set_bb_reg(dm, R_0x1990, BIT(11), 1); /*RFE_CTRL_11*/ /*B_1*/ + odm_set_bb_reg(dm, R_0xdbc, BIT(11), 0); /*@inv*/ + odm_set_bb_reg(dm, R_0xdb4, 0xf000, 0xc); + + odm_set_bb_reg(dm, R_0x1990, BIT(9), 1); /*RFE_CTRL_9*/ /*B_2*/ + odm_set_bb_reg(dm, R_0xdbc, BIT(9), 0); /*@inv*/ + odm_set_bb_reg(dm, R_0xdb4, 0xf0, 0xd); +#endif + /*@========= BB SmtAnt setting =================================*/ + odm_set_mac_reg(dm, R_0x6d8, BIT(22) | BIT(21), 2); /*resp tx by register*/ + odm_set_mac_reg(dm, R_0x668, BIT(3), 1); + odm_set_bb_reg(dm, R_0x804, BIT(4), 0); /*@lathch antsel*/ + odm_set_bb_reg(dm, R_0x818, 0xf00000, 0); /*@keep tx by rx*/ + odm_set_bb_reg(dm, R_0x900, BIT(19), 0); /*@fast train*/ + odm_set_bb_reg(dm, R_0x900, BIT(18), 1); /*@1: by TXDESC*/ + + /*pathA*/ + odm_set_bb_reg(dm, R_0xca4, MASKDWORD, 0x03020100); /*@ant map 1*/ + odm_set_bb_reg(dm, R_0xca8, MASKDWORD, 0x07060504); /*@ant map 2*/ + odm_set_bb_reg(dm, R_0xcac, BIT(9), 0); /*@keep antsel map by GNT_BT*/ + + /*pathB*/ + odm_set_bb_reg(dm, R_0xea4, MASKDWORD, 0x30201000); /*@ant map 1*/ + odm_set_bb_reg(dm, R_0xea8, MASKDWORD, 0x70605040); /*@ant map 2*/ + odm_set_bb_reg(dm, R_0xeac, BIT(9), 0); /*@keep antsel map by GNT_BT*/ +} + +void phydm_cumitek_smt_ant_init_8197f( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant *smtant_table = &dm->smtant_table; + struct smt_ant_cumitek *cumi_smtant_table = &dm->smtant_table.cumi_smtant_table; + u32 value32; + + PHYDM_DBG(dm, DBG_SMT_ANT, "[8197F Cumitek SmtAnt Int]\n"); + + /*@GPIO setting*/ +} + +void phydm_cumitek_smt_ant_init_8192f( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant *smtant_table = &dm->smtant_table; + struct smt_ant_cumitek *cumi_smtant_table = &dm->smtant_table.cumi_smtant_table; + u32 value32; + PHYDM_DBG(dm, DBG_SMT_ANT, "[8192F Cumitek SmtAnt Int]\n"); + + /*@GPIO setting*/ +} + +void phydm_cumitek_smt_tx_ant_update( + void *dm_void, + u8 tx_ant_idx_path_a, + u8 tx_ant_idx_path_b, + u32 mac_id) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant *smtant_table = &dm->smtant_table; + struct smt_ant_cumitek *cumi_smtant_table = &dm->smtant_table.cumi_smtant_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Cumitek] Set TX-ANT[%d] = (( A:0x%x , B:0x%x ))\n", mac_id, + tx_ant_idx_path_a, tx_ant_idx_path_b); + + /*path-A*/ + cumi_smtant_table->tx_ant_idx[0][mac_id] = tx_ant_idx_path_a; /*@fill this value into TXDESC*/ + + /*path-B*/ + cumi_smtant_table->tx_ant_idx[1][mac_id] = tx_ant_idx_path_b; /*@fill this value into TXDESC*/ +} + +void phydm_cumitek_smt_rx_default_ant_update( + void *dm_void, + u8 rx_ant_idx_path_a, + u8 rx_ant_idx_path_b) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant *smtant_table = &dm->smtant_table; + struct smt_ant_cumitek *cumi_smtant_table = &dm->smtant_table.cumi_smtant_table; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Cumitek] Set RX-ANT = (( A:0x%x, B:0x%x ))\n", + rx_ant_idx_path_a, rx_ant_idx_path_b); + + /*path-A*/ + if (cumi_smtant_table->rx_default_ant_idx[0] != rx_ant_idx_path_a) { + #if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) { + odm_set_bb_reg(dm, R_0xc08, BIT(21) | BIT(20) | BIT(19), rx_ant_idx_path_a); /*@default RX antenna*/ + odm_set_mac_reg(dm, R_0x6d8, BIT(2) | BIT(1) | BIT(0), rx_ant_idx_path_a); /*@default response TX antenna*/ + } + #endif + + #if (RTL8197F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197F) { + } + #endif + + /*@jj add 20170822*/ + #if (RTL8192F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192F) { + } + #endif + cumi_smtant_table->rx_default_ant_idx[0] = rx_ant_idx_path_a; + } + + /*path-B*/ + if (cumi_smtant_table->rx_default_ant_idx[1] != rx_ant_idx_path_b) { + #if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) { + odm_set_bb_reg(dm, R_0xe08, BIT(21) | BIT(20) | BIT(19), rx_ant_idx_path_b); /*@default antenna*/ + odm_set_mac_reg(dm, R_0x6d8, BIT(5) | BIT(4) | BIT(3), rx_ant_idx_path_b); /*@default response TX antenna*/ + } + #endif + + #if (RTL8197F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197F) { + } + #endif + + /*@jj add 20170822*/ + #if (RTL8192F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192F) { + } + #endif + cumi_smtant_table->rx_default_ant_idx[1] = rx_ant_idx_path_b; + } +} + +void phydm_cumitek_smt_ant_debug( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant *smtant_table = &dm->smtant_table; + struct smt_ant_cumitek *cumi_smtant_table = &dm->smtant_table.cumi_smtant_table; + u32 used = *_used; + u32 out_len = *_out_len; + char help[] = "-h"; + u32 dm_value[10] = {0}; + u8 i; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &dm_value[0]); + + if (strcmp(input[1], help) == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "{1} {PathA rx_ant_idx} {pathB rx_ant_idx}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{2} {PathA tx_ant_idx} {pathB tx_ant_idx} {macid}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{3} {PathA mapping table} {PathB mapping table}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + "{4} {txdesc_mode 0:3bit, 1:2bit}\n"); + + } else if (dm_value[0] == 1) { /*@fix rx_idle pattern*/ + + PHYDM_SSCANF(input[2], DCMD_DECIMAL, &dm_value[1]); + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &dm_value[2]); + + phydm_cumitek_smt_rx_default_ant_update(dm, (u8)dm_value[1], (u8)dm_value[2]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "RX Ant{A, B}={%d, %d}\n", dm_value[1], dm_value[2]); + + } else if (dm_value[0] == 2) { /*@fix tx pattern*/ + + for (i = 1; i < 4; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &dm_value[i]); + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "STA[%d] TX Ant{A, B}={%d, %d}\n", dm_value[3], + dm_value[1], dm_value[2]); + phydm_cumitek_smt_tx_ant_update(dm, (u8)dm_value[1], (u8)dm_value[2], (u8)dm_value[3]); + + } else if (dm_value[0] == 3) { + u8 table_path_a[8] = {0}; + u8 table_path_b[8] = {0}; + + for (i = 1; i < 4; i++) { + if (input[i + 1]) + PHYDM_SSCANF(input[i + 1], DCMD_HEX, &dm_value[i]); + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Set Path-AB mapping table={%d, %d}\n", dm_value[1], + dm_value[2]); + + for (i = 0; i < 8; i++) { + table_path_a[i] = (u8)((dm_value[1] >> (4 * i)) & 0xf); + table_path_b[i] = (u8)((dm_value[2] >> (4 * i)) & 0xf); + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "Ant_Table_A[7:0]={0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x}\n", + table_path_a[7], table_path_a[6], table_path_a[5], + table_path_a[4], table_path_a[3], table_path_a[2], + table_path_a[1], table_path_a[0]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "Ant_Table_B[7:0]={0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x}\n", + table_path_b[7], table_path_b[6], table_path_b[5], + table_path_b[4], table_path_b[3], table_path_b[2], + table_path_b[1], table_path_b[0]); + + phydm_cumitek_smt_ant_mapping_table_8822b(dm, &table_path_a[0], &table_path_b[0]); + + } else if (dm_value[0] == 4) { + smtant_table->tx_desc_mode = (u8)dm_value[1]; + odm_set_mac_reg(dm, R_0x604, BIT(25), (u32)smtant_table->tx_desc_mode); + } + *_used = used; + *_out_len = out_len; +} + +#endif + +#if (defined(CONFIG_HL_SMART_ANTENNA)) +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 + +#if (RTL8822B_SUPPORT == 1) +void phydm_hl_smart_ant_type2_init_8822b( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u8 j; + u8 rfu_codeword_table_init_2g[SUPPORT_BEAM_SET_PATTERN_NUM][MAX_PATH_NUM_8822B] = { + {1, 1}, /*@0*/ + {1, 2}, + {2, 1}, + {2, 2}, + {4, 0}, + {5, 0}, + {6, 0}, + {7, 0}, + {8, 0}, /*@8*/ + {9, 0}, + {0xa, 0}, + {0xb, 0}, + {0xc, 0}, + {0xd, 0}, + {0xe, 0}, + {0xf, 0}}; + u8 rfu_codeword_table_init_5g[SUPPORT_BEAM_SET_PATTERN_NUM][MAX_PATH_NUM_8822B] = { +#if 1 + {9, 1}, /*@0*/ + {9, 9}, + {1, 9}, + {9, 6}, + {2, 1}, + {2, 9}, + {9, 2}, + {2, 2}, /*@8*/ + {6, 1}, + {6, 9}, + {2, 9}, + {2, 2}, + {6, 2}, + {6, 6}, + {2, 6}, + {1, 1} +#else + {1, 1}, /*@0*/ + {9, 1}, + {9, 9}, + {1, 9}, + {1, 2}, + {9, 2}, + {9, 6}, + {1, 6}, + {2, 1}, /*@8*/ + {6, 1}, + {6, 9}, + {2, 9}, + {2, 2}, + {6, 2}, + {6, 6}, + {2, 6} +#endif + }; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***RTK 8822B SmartAnt_Init: Hong-Bo SmrtAnt Type2]\n"); + + /* @---------------------------------------- */ + /* @GPIO 0-1 for Beam control */ + /* reg0x66[2:0]=0 */ + /* reg0x44[25:24] = 0 */ + /* reg0x44[23:16] enable_output for P_GPIO[7:0] */ + /* reg0x44[15:8] output_value for P_GPIO[7:0] */ + /* reg0x40[1:0] = 0 GPIO function */ + /* @------------------------------------------ */ + + odm_move_memory(dm, sat_tab->rfu_codeword_table_2g, rfu_codeword_table_init_2g, (SUPPORT_BEAM_SET_PATTERN_NUM * MAX_PATH_NUM_8822B)); + odm_move_memory(dm, sat_tab->rfu_codeword_table_5g, rfu_codeword_table_init_5g, (SUPPORT_BEAM_SET_PATTERN_NUM * MAX_PATH_NUM_8822B)); + + /*@GPIO setting*/ + odm_set_mac_reg(dm, R_0x64, (BIT(18) | BIT(17) | BIT(16)), 0); + odm_set_mac_reg(dm, R_0x44, BIT(25) | BIT(24), 0); /*@config P_GPIO[3:2] to data port*/ + odm_set_mac_reg(dm, R_0x44, BIT(17) | BIT(16), 0x3); /*@enable_output for P_GPIO[3:2]*/ +#if 0 + /*odm_set_mac_reg(dm, R_0x44, BIT(9)|BIT(8), 0);*/ /*P_GPIO[3:2] output value*/ +#endif + odm_set_mac_reg(dm, R_0x40, BIT(1) | BIT(0), 0); /*@GPIO function*/ + + /*@Hong_lin smart antenna HW setting*/ + sat_tab->rfu_protocol_type = 2; + sat_tab->rfu_protocol_delay_time = 45; + + sat_tab->rfu_codeword_total_bit_num = 16; /*@max=32bit*/ + sat_tab->rfu_each_ant_bit_num = 4; + + sat_tab->total_beam_set_num = 4; + sat_tab->total_beam_set_num_2g = 4; + sat_tab->total_beam_set_num_5g = 8; + +#if DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_SDIO) + sat_tab->latch_time = 100; /*@mu sec*/ +#endif +#if DEV_BUS_TYPE == RT_USB_INTERFACE + if (dm->support_interface == ODM_ITRF_USB) + sat_tab->latch_time = 100; /*@mu sec*/ +#endif + sat_tab->pkt_skip_statistic_en = 0; + + sat_tab->ant_num = 2; + sat_tab->ant_num_total = MAX_PATH_NUM_8822B; + sat_tab->first_train_ant = MAIN_ANT; + + sat_tab->fix_beam_pattern_en = 0; + sat_tab->decision_holding_period = 0; + + /*@beam training setting*/ + sat_tab->pkt_counter = 0; + sat_tab->per_beam_training_pkt_num = 10; + + /*set default beam*/ + sat_tab->fast_training_beam_num = 0; + sat_tab->pre_fast_training_beam_num = sat_tab->fast_training_beam_num; + + for (j = 0; j < SUPPORT_BEAM_SET_PATTERN_NUM; j++) { + sat_tab->beam_set_avg_rssi_pre[j] = 0; + sat_tab->beam_set_train_val_diff[j] = 0; + sat_tab->beam_set_train_cnt[j] = 0; + } + phydm_set_rfu_beam_pattern_type2(dm); + fat_tab->fat_state = FAT_BEFORE_LINK_STATE; +} +#endif + +u32 phydm_construct_hb_rfu_codeword_type2( + void *dm_void, + u32 beam_set_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u32 sync_codeword = 0x7f; + u32 codeword = 0; + u32 data_tmp = 0; + u32 i; + + for (i = 0; i < sat_tab->ant_num_total; i++) { + if (*dm->band_type == ODM_BAND_5G) + data_tmp = sat_tab->rfu_codeword_table_5g[beam_set_idx][i]; + else + data_tmp = sat_tab->rfu_codeword_table_2g[beam_set_idx][i]; + + codeword |= (data_tmp << (i * sat_tab->rfu_each_ant_bit_num)); + } + + codeword = (codeword << 8) | sync_codeword; + + return codeword; +} + +void phydm_update_beam_pattern_type2( + void *dm_void, + u32 codeword, + u32 codeword_length) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u8 i; + boolean beam_ctrl_signal; + u32 one = 0x1; + u32 reg44_tmp_p, reg44_tmp_n, reg44_ori; + u8 devide_num = 4; + + PHYDM_DBG(dm, DBG_ANT_DIV, "Set codeword = ((0x%x))\n", codeword); + + reg44_ori = odm_get_mac_reg(dm, R_0x44, MASKDWORD); + reg44_tmp_p = reg44_ori; +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "reg44_ori =0x%x\n", reg44_ori);*/ +#endif + + /*@devide_num = (sat_tab->rfu_protocol_type == 2) ? 8 : 4;*/ + + for (i = 0; i <= (codeword_length - 1); i++) { + beam_ctrl_signal = (boolean)((codeword & BIT(i)) >> i); + + #if 1 + if (dm->debug_components & DBG_ANT_DIV) { + if (i == (codeword_length - 1)) + pr_debug("%d ]\n", beam_ctrl_signal); + else if (i == 0) + pr_debug("Start sending codeword[1:%d] ---> [ %d ", codeword_length, beam_ctrl_signal); + else if ((i % devide_num) == (devide_num - 1)) + pr_debug("%d | ", beam_ctrl_signal); + else + pr_debug("%d ", beam_ctrl_signal); + } + #endif + + if (dm->support_ic_type == ODM_RTL8821) { + #if (RTL8821A_SUPPORT == 1) + reg44_tmp_p = reg44_ori & (~(BIT(11) | BIT(10))); /*@clean bit 10 & 11*/ + reg44_tmp_p |= ((1 << 11) | (beam_ctrl_signal << 10)); + reg44_tmp_n = reg44_ori & (~(BIT(11) | BIT(10))); + +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "reg44_tmp_p =(( 0x%x )), reg44_tmp_n = (( 0x%x ))\n", reg44_tmp_p, reg44_tmp_n);*/ +#endif + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_p); + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_n); + #endif + } + #if (RTL8822B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8822B) { + if (sat_tab->rfu_protocol_type == 2) { + reg44_tmp_p = reg44_tmp_p & ~(BIT(8)); /*@clean bit 8*/ + reg44_tmp_p = reg44_tmp_p ^ BIT(9); /*@get new clk high/low, exclusive-or*/ + + reg44_tmp_p |= (beam_ctrl_signal << 8); + + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_p); + ODM_delay_us(sat_tab->rfu_protocol_delay_time); +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "reg44 =(( 0x%x )), reg44[9:8] = ((%x)), beam_ctrl_signal =((%x))\n", reg44_tmp_p, ((reg44_tmp_p & 0x300)>>8), beam_ctrl_signal);*/ +#endif + + } else { + reg44_tmp_p = reg44_ori & (~(BIT(9) | BIT(8))); /*@clean bit 9 & 8*/ + reg44_tmp_p |= ((1 << 9) | (beam_ctrl_signal << 8)); + reg44_tmp_n = reg44_ori & (~(BIT(9) | BIT(8))); + +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "reg44_tmp_p =(( 0x%x )), reg44_tmp_n = (( 0x%x ))\n", reg44_tmp_p, reg44_tmp_n); */ +#endif + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_p); + ODM_delay_us(10); + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_n); + ODM_delay_us(10); + } + } + #endif + } +} + +void phydm_update_rx_idle_beam_type2( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u32 i; + + sat_tab->update_beam_codeword = phydm_construct_hb_rfu_codeword_type2(dm, sat_tab->rx_idle_beam_set_idx); + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-Beam ] BeamSet idx = ((%d))\n", + sat_tab->rx_idle_beam_set_idx); + +#if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_update_beam_pattern_type2(dm, sat_tab->update_beam_codeword, sat_tab->rfu_codeword_total_bit_num); +#endif +#if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_workitem); +#if 0 + /*odm_stall_execution(1);*/ +#endif +#endif + + sat_tab->pre_codeword = sat_tab->update_beam_codeword; +} + +void phydm_hl_smt_ant_dbg_type2( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u32 used = *_used; + u32 out_len = *_out_len; + u32 one = 0x1; + u32 codeword_length = sat_tab->rfu_codeword_total_bit_num; + u32 beam_ctrl_signal, i; + u8 devide_num = 4; + char help[] = "-h"; + u32 dm_value[10] = {0}; + + PHYDM_SSCANF(input[1], DCMD_DECIMAL, &dm_value[0]); + PHYDM_SSCANF(input[2], DCMD_DECIMAL, &dm_value[1]); + PHYDM_SSCANF(input[3], DCMD_DECIMAL, &dm_value[2]); + PHYDM_SSCANF(input[4], DCMD_DECIMAL, &dm_value[3]); + PHYDM_SSCANF(input[5], DCMD_DECIMAL, &dm_value[4]); + + if (strcmp(input[1], help) == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + " 1 {fix_en} {codeword(Hex)}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + " 3 {Fix_training_num_en} {Per_beam_training_pkt_num} {Decision_holding_period}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + " 5 {0:show, 1:2G, 2:5G} {beam_num} {idxA(Hex)} {idxB(Hex)}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + " 7 {0:show, 1:2G, 2:5G} {total_beam_set_num}\n"); + PDM_SNPF(out_len, used, output + used, out_len - used, + " 8 {0:show, 1:set} {RFU delay time(us)}\n"); + + } else if (dm_value[0] == 1) { /*@fix beam pattern*/ + + sat_tab->fix_beam_pattern_en = dm_value[1]; + + if (sat_tab->fix_beam_pattern_en == 1) { + PHYDM_SSCANF(input[3], DCMD_HEX, &dm_value[2]); + sat_tab->fix_beam_pattern_codeword = dm_value[2]; + + if (sat_tab->fix_beam_pattern_codeword > (one << codeword_length)) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Codeword overflow, Current codeword is ((0x%x)), and should be less than ((%d))bit\n", + sat_tab->fix_beam_pattern_codeword, + codeword_length); + + (sat_tab->fix_beam_pattern_codeword) &= 0xffffff; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Auto modify to (0x%x)\n", + sat_tab->fix_beam_pattern_codeword); + } + + sat_tab->update_beam_codeword = sat_tab->fix_beam_pattern_codeword; + + /*@---------------------------------------------------------*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "Fix Beam Pattern\n"); + + /*@devide_num = (sat_tab->rfu_protocol_type == 2) ? 8 : 4;*/ + + for (i = 0; i <= (codeword_length - 1); i++) { + beam_ctrl_signal = (boolean)((sat_tab->update_beam_codeword & BIT(i)) >> i); + + if (i == (codeword_length - 1)) + PDM_SNPF(out_len, used, + output + used, + out_len - used, + "%d]\n", + beam_ctrl_signal); + else if (i == 0) + PDM_SNPF(out_len, used, + output + used, + out_len - used, + "Send Codeword[1:%d] to RFU -> [%d", + sat_tab->rfu_codeword_total_bit_num, + beam_ctrl_signal); + else if ((i % devide_num) == (devide_num - 1)) + PDM_SNPF(out_len, used, + output + used, + out_len - used, "%d|", + beam_ctrl_signal); + else + PDM_SNPF(out_len, used, + output + used, + out_len - used, "%d", + beam_ctrl_signal); + } +/*@---------------------------------------------------------*/ + +#if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_update_beam_pattern_type2(dm, sat_tab->update_beam_codeword, sat_tab->rfu_codeword_total_bit_num); +#endif +#if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_workitem); +#if 0 + /*odm_stall_execution(1);*/ +#endif +#endif + } else if (sat_tab->fix_beam_pattern_en == 0) + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] Smart Antenna: Enable\n"); + + } else if (dm_value[0] == 2) { /*set latch time*/ + + sat_tab->latch_time = dm_value[1]; + PHYDM_DBG(dm, DBG_ANT_DIV, "[ SmartAnt ] latch_time =0x%x\n", + sat_tab->latch_time); + } else if (dm_value[0] == 3) { + sat_tab->fix_training_num_en = dm_value[1]; + + if (sat_tab->fix_training_num_en == 1) { + sat_tab->per_beam_training_pkt_num = (u8)dm_value[2]; + sat_tab->decision_holding_period = (u8)dm_value[3]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "[SmtAnt] Fix_train_en = (( %d )), train_pkt_num = (( %d )), holding_period = (( %d )),\n", + sat_tab->fix_training_num_en, + sat_tab->per_beam_training_pkt_num, + sat_tab->decision_holding_period); + + } else if (sat_tab->fix_training_num_en == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] AUTO per_beam_training_pkt_num\n"); + } + } else if (dm_value[0] == 4) { + #if 0 + if (dm_value[1] == 1) { + sat_tab->ant_num = 1; + sat_tab->first_train_ant = MAIN_ANT; + + } else if (dm_value[1] == 2) { + sat_tab->ant_num = 1; + sat_tab->first_train_ant = AUX_ANT; + + } else if (dm_value[1] == 3) { + sat_tab->ant_num = 2; + sat_tab->first_train_ant = MAIN_ANT; + } + + PDM_SNPF((output + used, out_len - used, + "[ SmartAnt ] Set ant Num = (( %d )), first_train_ant = (( %d ))\n", + sat_tab->ant_num, (sat_tab->first_train_ant - 1))); + #endif + } else if (dm_value[0] == 5) { /*set beam set table*/ + + PHYDM_SSCANF(input[4], DCMD_HEX, &dm_value[3]); + PHYDM_SSCANF(input[5], DCMD_HEX, &dm_value[4]); + + if (dm_value[1] == 1) { /*@2G*/ + if (dm_value[2] < SUPPORT_BEAM_SET_PATTERN_NUM) { + sat_tab->rfu_codeword_table_2g[dm_value[2]][0] = (u8)dm_value[3]; + sat_tab->rfu_codeword_table_2g[dm_value[2]][1] = (u8)dm_value[4]; + PDM_SNPF(out_len, used, output + used, + out_len - used, + "[SmtAnt] Set 2G Table[%d] = [A:0x%x, B:0x%x]\n", + dm_value[2], dm_value[3], dm_value[4]); + } + + } else if (dm_value[1] == 2) { /*@5G*/ + if (dm_value[2] < SUPPORT_BEAM_SET_PATTERN_NUM) { + sat_tab->rfu_codeword_table_5g[dm_value[2]][0] = (u8)dm_value[3]; + sat_tab->rfu_codeword_table_5g[dm_value[2]][1] = (u8)dm_value[4]; + PDM_SNPF(out_len, used, output + used, + out_len - used, + "[SmtAnt] Set5G Table[%d] = [A:0x%x, B:0x%x]\n", + dm_value[2], dm_value[3], dm_value[4]); + } + } else if (dm_value[1] == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[SmtAnt] 2G Beam Table==============>\n"); + for (i = 0; i < sat_tab->total_beam_set_num_2g; i++) { + PDM_SNPF(out_len, used, output + used, + out_len - used, + "2G Table[%d] = [A:0x%x, B:0x%x]\n", i, + sat_tab->rfu_codeword_table_2g[i][0], + sat_tab->rfu_codeword_table_2g[i][1]); + } + PDM_SNPF(out_len, used, output + used, out_len - used, + "[SmtAnt] 5G Beam Table==============>\n"); + for (i = 0; i < sat_tab->total_beam_set_num_5g; i++) { + PDM_SNPF(out_len, used, output + used, + out_len - used, + "5G Table[%d] = [A:0x%x, B:0x%x]\n", i, + sat_tab->rfu_codeword_table_5g[i][0], + sat_tab->rfu_codeword_table_5g[i][1]); + } + } + + } else if (dm_value[0] == 6) { +#if 0 + if (dm_value[1] == 0) { + if (dm_value[2] < SUPPORT_BEAM_SET_PATTERN_NUM) { + sat_tab->rfu_codeword_table_5g[dm_value[2] ][0] = (u8)dm_value[3]; + sat_tab->rfu_codeword_table_5g[dm_value[2] ][1] = (u8)dm_value[4]; + PDM_SNPF((output + used, out_len - used, + "[SmtAnt] Set5G Table[%d] = [A:0x%x, B:0x%x]\n", + dm_value[2], dm_value[3], + dm_value[4])); + } + } else { + for (i = 0; i < sat_tab->total_beam_set_num_5g; i++) { + PDM_SNPF((output + used, out_len - used, + "[SmtAnt] Read 5G Table[%d] = [A:0x%x, B:0x%x]\n", + i, + sat_tab->rfu_codeword_table_5g[i][0], + sat_tab->rfu_codeword_table_5g[i][1])); + } + } +#endif + } else if (dm_value[0] == 7) { + if (dm_value[1] == 1) { + sat_tab->total_beam_set_num_2g = (u8)(dm_value[2]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] total_beam_set_num_2g = ((%d))\n", + sat_tab->total_beam_set_num_2g); + + } else if (dm_value[1] == 2) { + sat_tab->total_beam_set_num_5g = (u8)(dm_value[2]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] total_beam_set_num_5g = ((%d))\n", + sat_tab->total_beam_set_num_5g); + } else if (dm_value[1] == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] Show total_beam_set_num{2g,5g} = {%d,%d}\n", + sat_tab->total_beam_set_num_2g, + sat_tab->total_beam_set_num_5g); + } + + } else if (dm_value[0] == 8) { + if (dm_value[1] == 1) { + sat_tab->rfu_protocol_delay_time = (u16)(dm_value[2]); + PDM_SNPF(out_len, used, output + used, out_len - used, + "[SmtAnt] Set rfu_protocol_delay_time = ((%d))\n", + sat_tab->rfu_protocol_delay_time); + } else if (dm_value[1] == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[SmtAnt] Read rfu_protocol_delay_time = ((%d))\n", + sat_tab->rfu_protocol_delay_time); + } + } + + *_used = used; + *_out_len = out_len; +} + +void phydm_set_rfu_beam_pattern_type2( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + + if (dm->ant_div_type != HL_SW_SMART_ANT_TYPE2) + return; + + PHYDM_DBG(dm, DBG_ANT_DIV, "Training beam_set index = (( 0x%x ))\n", + sat_tab->fast_training_beam_num); + sat_tab->update_beam_codeword = phydm_construct_hb_rfu_codeword_type2(dm, sat_tab->fast_training_beam_num); + + #if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_update_beam_pattern_type2(dm, sat_tab->update_beam_codeword, sat_tab->rfu_codeword_total_bit_num); + #endif + #if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_workitem); +#if 0 + /*odm_stall_execution(1);*/ +#endif + #endif +} + +void phydm_fast_ant_training_hl_smart_antenna_type2( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct sw_antenna_switch *dm_swat_table = &dm->dm_swat_table; + u32 codeword = 0; + u8 i = 0, j = 0; + u8 avg_rssi_tmp; + u8 avg_rssi_tmp_ma; + u8 max_beam_ant_rssi = 0; + u8 rssi_target_beam = 0, target_beam_max_rssi = 0; + u8 evm1ss_target_beam = 0, evm2ss_target_beam = 0; + u32 target_beam_max_evm1ss = 0, target_beam_max_evm2ss = 0; + u32 beam_tmp; + u8 per_beam_val_diff_tmp = 0, training_pkt_num_offset; + u32 avg_evm2ss[2] = {0}, avg_evm2ss_sum = 0; + u32 avg_evm1ss = 0; + u32 beam_path_evm_2ss_cnt_all = 0; /*sum of all 2SS-pattern cnt*/ + u32 beam_path_evm_1ss_cnt_all = 0; /*sum of all 1SS-pattern cnt*/ + u8 decision_type; + + if (!dm->is_linked) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[No Link!!!]\n"); + + if (fat_tab->is_become_linked == true) { + sat_tab->decision_holding_period = 0; + PHYDM_DBG(dm, DBG_ANT_DIV, "Link->no Link\n"); + fat_tab->fat_state = FAT_BEFORE_LINK_STATE; + PHYDM_DBG(dm, DBG_ANT_DIV, + "change to (( %d )) FAT_state\n", + fat_tab->fat_state); + fat_tab->is_become_linked = dm->is_linked; + } + return; + + } else { + if (fat_tab->is_become_linked == false) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[Linked !!!]\n"); + + fat_tab->fat_state = FAT_PREPARE_STATE; + PHYDM_DBG(dm, DBG_ANT_DIV, + "change to (( %d )) FAT_state\n", + fat_tab->fat_state); + + /*sat_tab->fast_training_beam_num = 0;*/ + /*phydm_set_rfu_beam_pattern_type2(dm);*/ + + fat_tab->is_become_linked = dm->is_linked; + } + } + +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "HL Smart ant Training: state (( %d ))\n", fat_tab->fat_state);*/ +#endif + + /* @[DECISION STATE] */ + /*@=======================================================================================*/ + if (fat_tab->fat_state == FAT_DECISION_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[ 3. In Decision state]\n"); + + /*@compute target beam in each antenna*/ + + for (j = 0; j < (sat_tab->total_beam_set_num); j++) { + /*@[Decision1: RSSI]-------------------------------------------------------------------*/ + if (sat_tab->statistic_pkt_cnt[j] == 0) { /*@if new RSSI = 0 -> MA_RSSI-=2*/ + avg_rssi_tmp = sat_tab->beam_set_avg_rssi_pre[j]; + avg_rssi_tmp = (avg_rssi_tmp >= 2) ? (avg_rssi_tmp - 2) : avg_rssi_tmp; + avg_rssi_tmp_ma = avg_rssi_tmp; + } else { + avg_rssi_tmp = (u8)((sat_tab->beam_set_rssi_avg_sum[j]) / (sat_tab->statistic_pkt_cnt[j])); + avg_rssi_tmp_ma = (avg_rssi_tmp + sat_tab->beam_set_avg_rssi_pre[j]) >> 1; + } + + sat_tab->beam_set_avg_rssi_pre[j] = avg_rssi_tmp; + + if (avg_rssi_tmp > target_beam_max_rssi) { + rssi_target_beam = j; + target_beam_max_rssi = avg_rssi_tmp; + } + + /*@[Decision2: EVM 2ss]-------------------------------------------------------------------*/ + if (sat_tab->beam_path_evm_2ss_cnt[j] != 0) { + avg_evm2ss[0] = sat_tab->beam_path_evm_2ss_sum[j][0] / sat_tab->beam_path_evm_2ss_cnt[j]; + avg_evm2ss[1] = sat_tab->beam_path_evm_2ss_sum[j][1] / sat_tab->beam_path_evm_2ss_cnt[j]; + avg_evm2ss_sum = avg_evm2ss[0] + avg_evm2ss[1]; + beam_path_evm_2ss_cnt_all += sat_tab->beam_path_evm_2ss_cnt[j]; + + sat_tab->beam_set_avg_evm_2ss_pre[j] = (u8)avg_evm2ss_sum; + } + + if (avg_evm2ss_sum > target_beam_max_evm2ss) { + evm2ss_target_beam = j; + target_beam_max_evm2ss = avg_evm2ss_sum; + } + + /*@[Decision3: EVM 1ss]-------------------------------------------------------------------*/ + if (sat_tab->beam_path_evm_1ss_cnt[j] != 0) { + avg_evm1ss = sat_tab->beam_path_evm_1ss_sum[j] / sat_tab->beam_path_evm_1ss_cnt[j]; + beam_path_evm_1ss_cnt_all += sat_tab->beam_path_evm_1ss_cnt[j]; + + sat_tab->beam_set_avg_evm_1ss_pre[j] = (u8)avg_evm1ss; + } + + if (avg_evm1ss > target_beam_max_evm1ss) { + evm1ss_target_beam = j; + target_beam_max_evm1ss = avg_evm1ss; + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Beam[%d] Pkt_cnt=(( %d )), avg{MA,rssi}={%d, %d}, EVM1={%d}, EVM2={%d, %d, %d}\n", + j, sat_tab->statistic_pkt_cnt[j], + avg_rssi_tmp_ma, avg_rssi_tmp, avg_evm1ss, + avg_evm2ss[0], avg_evm2ss[1], avg_evm2ss_sum); + + /*reset counter value*/ + sat_tab->beam_set_rssi_avg_sum[j] = 0; + sat_tab->beam_path_rssi_sum[j][0] = 0; + sat_tab->beam_path_rssi_sum[j][1] = 0; + sat_tab->statistic_pkt_cnt[j] = 0; + + sat_tab->beam_path_evm_2ss_sum[j][0] = 0; + sat_tab->beam_path_evm_2ss_sum[j][1] = 0; + sat_tab->beam_path_evm_2ss_cnt[j] = 0; + + sat_tab->beam_path_evm_1ss_sum[j] = 0; + sat_tab->beam_path_evm_1ss_cnt[j] = 0; + } + + /*@[Joint Decision]-------------------------------------------------------------------*/ + PHYDM_DBG(dm, DBG_ANT_DIV, + "--->1.[RSSI] Target Beam(( %d )) RSSI_max=((%d))\n", + rssi_target_beam, target_beam_max_rssi); + PHYDM_DBG(dm, DBG_ANT_DIV, + "--->2.[Evm2SS] Target Beam(( %d )) EVM2SS_max=((%d))\n", + evm2ss_target_beam, target_beam_max_evm2ss); + PHYDM_DBG(dm, DBG_ANT_DIV, + "--->3.[Evm1SS] Target Beam(( %d )) EVM1SS_max=((%d))\n", + evm1ss_target_beam, target_beam_max_evm1ss); + + if (target_beam_max_rssi <= 10) { + sat_tab->rx_idle_beam_set_idx = rssi_target_beam; + decision_type = 1; + } else { + if (beam_path_evm_2ss_cnt_all != 0) { + sat_tab->rx_idle_beam_set_idx = evm2ss_target_beam; + decision_type = 2; + } else if (beam_path_evm_1ss_cnt_all != 0) { + sat_tab->rx_idle_beam_set_idx = evm1ss_target_beam; + decision_type = 3; + } else { + sat_tab->rx_idle_beam_set_idx = rssi_target_beam; + decision_type = 1; + } + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "---> Decision_type=((%d)), Final Target Beam(( %d ))\n", + decision_type, sat_tab->rx_idle_beam_set_idx); + + /*@Calculate packet counter offset*/ + for (j = 0; j < (sat_tab->total_beam_set_num); j++) { + if (decision_type == 1) { + per_beam_val_diff_tmp = target_beam_max_rssi - sat_tab->beam_set_avg_rssi_pre[j]; + + } else if (decision_type == 2) { + per_beam_val_diff_tmp = ((u8)target_beam_max_evm2ss - sat_tab->beam_set_avg_evm_2ss_pre[j]) >> 1; + } else if (decision_type == 3) { + per_beam_val_diff_tmp = (u8)target_beam_max_evm1ss - sat_tab->beam_set_avg_evm_1ss_pre[j]; + } + sat_tab->beam_set_train_val_diff[j] = per_beam_val_diff_tmp; + PHYDM_DBG(dm, DBG_ANT_DIV, + "Beam_Set[%d]: diff= ((%d))\n", j, + per_beam_val_diff_tmp); + } + + /*set beam in each antenna*/ + phydm_update_rx_idle_beam_type2(dm); + fat_tab->fat_state = FAT_PREPARE_STATE; + } + /* @[TRAINING STATE] */ + else if (fat_tab->fat_state == FAT_TRAINING_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[ 2. In Training state]\n"); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "curr_beam_idx = (( %d )), pre_beam_idx = (( %d ))\n", + sat_tab->fast_training_beam_num, + sat_tab->pre_fast_training_beam_num); + + if (sat_tab->fast_training_beam_num > sat_tab->pre_fast_training_beam_num) + + sat_tab->force_update_beam_en = 0; + + else { + sat_tab->force_update_beam_en = 1; + + sat_tab->pkt_counter = 0; + beam_tmp = sat_tab->fast_training_beam_num; + if (sat_tab->fast_training_beam_num >= ((u32)sat_tab->total_beam_set_num - 1)) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Timeout Update] Beam_num (( %d )) -> (( decision ))\n", + sat_tab->fast_training_beam_num); + fat_tab->fat_state = FAT_DECISION_STATE; + phydm_fast_ant_training_hl_smart_antenna_type2(dm); + + } else { + sat_tab->fast_training_beam_num++; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Timeout Update] Beam_num (( %d )) -> (( %d ))\n", + beam_tmp, + sat_tab->fast_training_beam_num); + phydm_set_rfu_beam_pattern_type2(dm); + fat_tab->fat_state = FAT_TRAINING_STATE; + } + } + sat_tab->pre_fast_training_beam_num = sat_tab->fast_training_beam_num; + PHYDM_DBG(dm, DBG_ANT_DIV, "Update Pre_Beam =(( %d ))\n", + sat_tab->pre_fast_training_beam_num); + } + /* @[Prepare state] */ + /*@=======================================================================================*/ + else if (fat_tab->fat_state == FAT_PREPARE_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, "\n\n[ 1. In Prepare state]\n"); + + if (dm->pre_traffic_load == dm->traffic_load) { + if (sat_tab->decision_holding_period != 0) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "Holding_period = (( %d )), return!!!\n", + sat_tab->decision_holding_period); + sat_tab->decision_holding_period--; + return; + } + } + + /* Set training packet number*/ + if (sat_tab->fix_training_num_en == 0) { + switch (dm->traffic_load) { + case TRAFFIC_HIGH: + sat_tab->per_beam_training_pkt_num = 8; + sat_tab->decision_holding_period = 2; + break; + case TRAFFIC_MID: + sat_tab->per_beam_training_pkt_num = 6; + sat_tab->decision_holding_period = 3; + break; + case TRAFFIC_LOW: + sat_tab->per_beam_training_pkt_num = 3; /*ping 60000*/ + sat_tab->decision_holding_period = 4; + break; + case TRAFFIC_ULTRA_LOW: + sat_tab->per_beam_training_pkt_num = 1; + sat_tab->decision_holding_period = 6; + break; + default: + break; + } + } + + PHYDM_DBG(dm, DBG_ANT_DIV, + "TrafficLoad = (( %d )), Fix_beam = (( %d )), per_beam_training_pkt_num = (( %d )), decision_holding_period = ((%d))\n", + dm->traffic_load, sat_tab->fix_training_num_en, + sat_tab->per_beam_training_pkt_num, + sat_tab->decision_holding_period); + + /*@Beam_set number*/ + if (*dm->band_type == ODM_BAND_5G) { + sat_tab->total_beam_set_num = sat_tab->total_beam_set_num_5g; + PHYDM_DBG(dm, DBG_ANT_DIV, "5G beam_set num = ((%d))\n", + sat_tab->total_beam_set_num); + } else { + sat_tab->total_beam_set_num = sat_tab->total_beam_set_num_2g; + PHYDM_DBG(dm, DBG_ANT_DIV, "2G beam_set num = ((%d))\n", + sat_tab->total_beam_set_num); + } + + for (j = 0; j < (sat_tab->total_beam_set_num); j++) { + training_pkt_num_offset = sat_tab->beam_set_train_val_diff[j]; + + if (sat_tab->per_beam_training_pkt_num > training_pkt_num_offset) + sat_tab->beam_set_train_cnt[j] = sat_tab->per_beam_training_pkt_num - training_pkt_num_offset; + else + sat_tab->beam_set_train_cnt[j] = 1; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Beam_Set[ %d ] training_pkt_offset = ((%d)), training_pkt_num = ((%d))\n", + j, sat_tab->beam_set_train_val_diff[j], + sat_tab->beam_set_train_cnt[j]); + } + + sat_tab->pre_beacon_counter = sat_tab->beacon_counter; + sat_tab->update_beam_idx = 0; + sat_tab->pkt_counter = 0; + + sat_tab->fast_training_beam_num = 0; + phydm_set_rfu_beam_pattern_type2(dm); + sat_tab->pre_fast_training_beam_num = sat_tab->fast_training_beam_num; + fat_tab->fat_state = FAT_TRAINING_STATE; + } +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +void phydm_beam_switch_workitem_callback( + void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + +#if DEV_BUS_TYPE != RT_PCI_INTERFACE + sat_tab->pkt_skip_statistic_en = 1; +#endif + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Beam Switch Workitem Callback, pkt_skip_statistic_en = (( %d ))\n", + sat_tab->pkt_skip_statistic_en); + + phydm_update_beam_pattern_type2(dm, sat_tab->update_beam_codeword, sat_tab->rfu_codeword_total_bit_num); + +#if DEV_BUS_TYPE != RT_PCI_INTERFACE +#if 0 + /*odm_stall_execution(sat_tab->latch_time);*/ +#endif + sat_tab->pkt_skip_statistic_en = 0; +#endif + PHYDM_DBG(dm, DBG_ANT_DIV, + "pkt_skip_statistic_en = (( %d )), latch_time = (( %d ))\n", + sat_tab->pkt_skip_statistic_en, sat_tab->latch_time); +} + +void phydm_beam_decision_workitem_callback( + void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Beam decision Workitem Callback\n"); + phydm_fast_ant_training_hl_smart_antenna_type2(dm); +} +#endif + +void phydm_process_rssi_for_hb_smtant_type2( + void *dm_void, + void *phy_info_void, + void *pkt_info_void, + u8 rssi_avg) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_phyinfo_struct *phy_info = (struct phydm_phyinfo_struct *)phy_info_void; + struct phydm_perpkt_info_struct *pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u8 train_pkt_number; + u32 beam_tmp; + u8 rx_power_ant0 = phy_info->rx_mimo_signal_strength[0]; + u8 rx_power_ant1 = phy_info->rx_mimo_signal_strength[1]; + u8 rx_evm_ant0 = phy_info->rx_mimo_evm_dbm[0]; + u8 rx_evm_ant1 = phy_info->rx_mimo_evm_dbm[1]; + + /*@[Beacon]*/ + if (pktinfo->is_packet_beacon) { + sat_tab->beacon_counter++; + PHYDM_DBG(dm, DBG_ANT_DIV, + "MatchBSSID_beacon_counter = ((%d))\n", + sat_tab->beacon_counter); + + if (sat_tab->beacon_counter >= sat_tab->pre_beacon_counter + 2) { + sat_tab->update_beam_idx++; + PHYDM_DBG(dm, DBG_ANT_DIV, + "pre_beacon_counter = ((%d)), pkt_counter = ((%d)), update_beam_idx = ((%d))\n", + sat_tab->pre_beacon_counter, + sat_tab->pkt_counter, + sat_tab->update_beam_idx); + + sat_tab->pre_beacon_counter = sat_tab->beacon_counter; + sat_tab->pkt_counter = 0; + } + } + /*@[data]*/ + else if (pktinfo->is_packet_to_self) { + if (sat_tab->pkt_skip_statistic_en == 0) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "ID[%d] pkt_cnt=((%d)): Beam_set = ((%d)), RSSI{A,B,avg} = {%d, %d, %d}\n", + pktinfo->station_id, sat_tab->pkt_counter, + sat_tab->fast_training_beam_num, + rx_power_ant0, rx_power_ant1, rssi_avg); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "Rate_ss = ((%d)), EVM{A,B} = {%d, %d}, RX Rate =", + pktinfo->rate_ss, rx_evm_ant0, rx_evm_ant1); + phydm_print_rate(dm, dm->rx_rate, DBG_ANT_DIV); + + if (sat_tab->pkt_counter >= 1) /*packet skip count*/ + { + sat_tab->beam_set_rssi_avg_sum[sat_tab->fast_training_beam_num] += rssi_avg; + sat_tab->statistic_pkt_cnt[sat_tab->fast_training_beam_num]++; + + sat_tab->beam_path_rssi_sum[sat_tab->fast_training_beam_num][0] += rx_power_ant0; + sat_tab->beam_path_rssi_sum[sat_tab->fast_training_beam_num][1] += rx_power_ant1; + + if (pktinfo->rate_ss == 2) { + sat_tab->beam_path_evm_2ss_sum[sat_tab->fast_training_beam_num][0] += rx_evm_ant0; + sat_tab->beam_path_evm_2ss_sum[sat_tab->fast_training_beam_num][1] += rx_evm_ant1; + sat_tab->beam_path_evm_2ss_cnt[sat_tab->fast_training_beam_num]++; + } else { + sat_tab->beam_path_evm_1ss_sum[sat_tab->fast_training_beam_num] += rx_evm_ant0; + sat_tab->beam_path_evm_1ss_cnt[sat_tab->fast_training_beam_num]++; + } + } + + sat_tab->pkt_counter++; + + train_pkt_number = sat_tab->beam_set_train_cnt[sat_tab->fast_training_beam_num]; + + if (sat_tab->pkt_counter >= train_pkt_number) { + sat_tab->update_beam_idx++; + PHYDM_DBG(dm, DBG_ANT_DIV, + "pre_beacon_counter = ((%d)), Update_new_beam = ((%d))\n", + sat_tab->pre_beacon_counter, + sat_tab->update_beam_idx); + + sat_tab->pre_beacon_counter = sat_tab->beacon_counter; + sat_tab->pkt_counter = 0; + } + } + } + + if (sat_tab->update_beam_idx > 0) { + sat_tab->update_beam_idx = 0; + + if (sat_tab->fast_training_beam_num >= ((u32)sat_tab->total_beam_set_num - 1)) { + fat_tab->fat_state = FAT_DECISION_STATE; + + #if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_fast_ant_training_hl_smart_antenna_type2(dm); /*@go to make decision*/ + #endif + #if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_decision_workitem); + #endif + + } else { + beam_tmp = sat_tab->fast_training_beam_num; + sat_tab->fast_training_beam_num++; + PHYDM_DBG(dm, DBG_ANT_DIV, + "Update Beam_num (( %d )) -> (( %d ))\n", + beam_tmp, sat_tab->fast_training_beam_num); + phydm_set_rfu_beam_pattern_type2(dm); + sat_tab->pre_fast_training_beam_num = sat_tab->fast_training_beam_num; + + fat_tab->fat_state = FAT_TRAINING_STATE; + } + } +} +#endif + +#if (defined(CONFIG_HL_SMART_ANTENNA_TYPE1)) + +void phydm_hl_smart_ant_type1_init_8821a( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + u32 value32; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "***8821A SmartAnt_Init => ant_div_type=[Hong-Lin Smart ant Type1]\n"); + +#if 0 + /* @---------------------------------------- */ + /* @GPIO 2-3 for Beam control */ + /* reg0x66[2]=0 */ + /* reg0x44[27:26] = 0 */ + /* reg0x44[23:16] enable_output for P_GPIO[7:0] */ + /* reg0x44[15:8] output_value for P_GPIO[7:0] */ + /* reg0x40[1:0] = 0 GPIO function */ + /* @------------------------------------------ */ +#endif + + /*@GPIO setting*/ + odm_set_mac_reg(dm, R_0x64, BIT(18), 0); + odm_set_mac_reg(dm, R_0x44, BIT(27) | BIT(26), 0); + odm_set_mac_reg(dm, R_0x44, BIT(19) | BIT(18), 0x3); /*@enable_output for P_GPIO[3:2]*/ +#if 0 + /*odm_set_mac_reg(dm, R_0x44, BIT(11)|BIT(10), 0);*/ /*output value*/ +#endif + odm_set_mac_reg(dm, R_0x40, BIT(1) | BIT(0), 0); /*@GPIO function*/ + + /*@Hong_lin smart antenna HW setting*/ + sat_tab->rfu_codeword_total_bit_num = 24; /*@max=32*/ + sat_tab->rfu_each_ant_bit_num = 4; + sat_tab->beam_patten_num_each_ant = 4; + +#if DEV_BUS_TYPE == RT_SDIO_INTERFACE + sat_tab->latch_time = 100; /*@mu sec*/ +#elif DEV_BUS_TYPE == RT_USB_INTERFACE + sat_tab->latch_time = 100; /*@mu sec*/ +#endif + sat_tab->pkt_skip_statistic_en = 0; + + sat_tab->ant_num = 1; /*@max=8*/ + sat_tab->ant_num_total = NUM_ANTENNA_8821A; + sat_tab->first_train_ant = MAIN_ANT; + + sat_tab->rfu_codeword_table[0] = 0x0; + sat_tab->rfu_codeword_table[1] = 0x4; + sat_tab->rfu_codeword_table[2] = 0x8; + sat_tab->rfu_codeword_table[3] = 0xc; + + sat_tab->rfu_codeword_table_5g[0] = 0x1; + sat_tab->rfu_codeword_table_5g[1] = 0x2; + sat_tab->rfu_codeword_table_5g[2] = 0x4; + sat_tab->rfu_codeword_table_5g[3] = 0x8; + + sat_tab->fix_beam_pattern_en = 0; + sat_tab->decision_holding_period = 0; + + /*@beam training setting*/ + sat_tab->pkt_counter = 0; + sat_tab->per_beam_training_pkt_num = 10; + + /*set default beam*/ + sat_tab->fast_training_beam_num = 0; + sat_tab->pre_fast_training_beam_num = sat_tab->fast_training_beam_num; + phydm_set_all_ant_same_beam_num(dm); + + fat_tab->fat_state = FAT_BEFORE_LINK_STATE; + + odm_set_bb_reg(dm, R_0xca4, MASKDWORD, 0x01000100); + odm_set_bb_reg(dm, R_0xca8, MASKDWORD, 0x01000100); + + /*@[BB] FAT setting*/ + odm_set_bb_reg(dm, R_0xc08, BIT(18) | BIT(17) | BIT(16), sat_tab->ant_num); + odm_set_bb_reg(dm, R_0xc08, BIT(31), 0); /*@increase ant num every FAT period 0:+1, 1+2*/ + odm_set_bb_reg(dm, R_0x8c4, BIT(2) | BIT(1), 1); /*@change cca antenna timming threshold if no CCA occurred: 0:200ms / 1:100ms / 2:no use / 3: 300*/ + odm_set_bb_reg(dm, R_0x8c4, BIT(0), 1); /*@FAT_watchdog_en*/ + + value32 = odm_get_mac_reg(dm, R_0x7b4, MASKDWORD); + odm_set_mac_reg(dm, R_0x7b4, MASKDWORD, value32 | (BIT(16) | BIT(17))); /*Reg7B4[16]=1 enable antenna training */ + /*Reg7B4[17]=1 enable match MAC addr*/ + odm_set_mac_reg(dm, R_0x7b4, 0xFFFF, 0); /*@Match MAC ADDR*/ + odm_set_mac_reg(dm, R_0x7b0, MASKDWORD, 0); +} + +u32 phydm_construct_hl_beam_codeword( + void *dm_void, + u32 *beam_pattern_idx, + u32 ant_num) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u32 codeword = 0; + u32 data_tmp; + u32 i; + u32 break_counter = 0; + + if (ant_num < 8) { + for (i = 0; i < (sat_tab->ant_num_total); i++) { +#if 0 + /*PHYDM_DBG(dm,DBG_ANT_DIV, "beam_pattern_num[%x] = %x\n",i,beam_pattern_num[i] );*/ +#endif + if ((i < (sat_tab->first_train_ant - 1)) || break_counter >= sat_tab->ant_num) { + data_tmp = 0; + } else { + break_counter++; + + if (beam_pattern_idx[i] == 0) { + if (*dm->band_type == ODM_BAND_5G) + data_tmp = sat_tab->rfu_codeword_table_5g[0]; + else + data_tmp = sat_tab->rfu_codeword_table[0]; + + } else if (beam_pattern_idx[i] == 1) { + if (*dm->band_type == ODM_BAND_5G) + data_tmp = sat_tab->rfu_codeword_table_5g[1]; + else + data_tmp = sat_tab->rfu_codeword_table[1]; + + } else if (beam_pattern_idx[i] == 2) { + if (*dm->band_type == ODM_BAND_5G) + data_tmp = sat_tab->rfu_codeword_table_5g[2]; + else + data_tmp = sat_tab->rfu_codeword_table[2]; + + } else if (beam_pattern_idx[i] == 3) { + if (*dm->band_type == ODM_BAND_5G) + data_tmp = sat_tab->rfu_codeword_table_5g[3]; + else + data_tmp = sat_tab->rfu_codeword_table[3]; + } + } + + codeword |= (data_tmp << (i * 4)); + } + } + + return codeword; +} + +void phydm_update_beam_pattern( + void *dm_void, + u32 codeword, + u32 codeword_length) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u8 i; + boolean beam_ctrl_signal; + u32 one = 0x1; + u32 reg44_tmp_p, reg44_tmp_n, reg44_ori; + u8 devide_num = 4; + + PHYDM_DBG(dm, DBG_ANT_DIV, "[ SmartAnt ] Set Beam Pattern =0x%x\n", + codeword); + + reg44_ori = odm_get_mac_reg(dm, R_0x44, MASKDWORD); + reg44_tmp_p = reg44_ori; +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "reg44_ori =0x%x\n", reg44_ori);*/ +#endif + + devide_num = (sat_tab->rfu_protocol_type == 2) ? 6 : 4; + + for (i = 0; i <= (codeword_length - 1); i++) { + beam_ctrl_signal = (boolean)((codeword & BIT(i)) >> i); + + if (dm->debug_components & DBG_ANT_DIV) { + if (i == (codeword_length - 1)) + pr_debug("%d ]\n", beam_ctrl_signal); + else if (i == 0) + pr_debug("Send codeword[1:%d] ---> [ %d ", codeword_length, beam_ctrl_signal); + else if ((i % devide_num) == (devide_num - 1)) + pr_debug("%d | ", beam_ctrl_signal); + else + pr_debug("%d ", beam_ctrl_signal); + } + + if (dm->support_ic_type == ODM_RTL8821) { + #if (RTL8821A_SUPPORT == 1) + reg44_tmp_p = reg44_ori & (~(BIT(11) | BIT(10))); /*@clean bit 10 & 11*/ + reg44_tmp_p |= ((1 << 11) | (beam_ctrl_signal << 10)); + reg44_tmp_n = reg44_ori & (~(BIT(11) | BIT(10))); + +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "reg44_tmp_p =(( 0x%x )), reg44_tmp_n = (( 0x%x ))\n", reg44_tmp_p, reg44_tmp_n);*/ +#endif + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_p); + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_n); + #endif + } + #if (RTL8822B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8822B) { + if (sat_tab->rfu_protocol_type == 2) { + reg44_tmp_p = reg44_tmp_p & ~(BIT(8)); /*@clean bit 8*/ + reg44_tmp_p = reg44_tmp_p ^ BIT(9); /*@get new clk high/low, exclusive-or*/ + + reg44_tmp_p |= (beam_ctrl_signal << 8); + + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_p); + ODM_delay_us(10); +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "reg44 =(( 0x%x )), reg44[9:8] = ((%x)), beam_ctrl_signal =((%x))\n", reg44_tmp_p, ((reg44_tmp_p & 0x300)>>8), beam_ctrl_signal);*/ +#endif + + } else { + reg44_tmp_p = reg44_ori & (~(BIT(9) | BIT(8))); /*@clean bit 9 & 8*/ + reg44_tmp_p |= ((1 << 9) | (beam_ctrl_signal << 8)); + reg44_tmp_n = reg44_ori & (~(BIT(9) | BIT(8))); + +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "reg44_tmp_p =(( 0x%x )), reg44_tmp_n = (( 0x%x ))\n", reg44_tmp_p, reg44_tmp_n); */ +#endif + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_p); + ODM_delay_us(10); + odm_set_mac_reg(dm, R_0x44, MASKDWORD, reg44_tmp_n); + ODM_delay_us(10); + } + } + #endif + } +} + +void phydm_update_rx_idle_beam( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u32 i; + + sat_tab->update_beam_codeword = phydm_construct_hl_beam_codeword(dm, + &sat_tab->rx_idle_beam[0], + sat_tab->ant_num); + PHYDM_DBG(dm, DBG_ANT_DIV, + "Set target beam_pattern codeword = (( 0x%x ))\n", + sat_tab->update_beam_codeword); + + for (i = 0; i < (sat_tab->ant_num); i++) + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ Update Rx-Idle-Beam ] RxIdleBeam[%d] =%d\n", i, + sat_tab->rx_idle_beam[i]); + +#if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_update_beam_pattern(dm, sat_tab->update_beam_codeword, sat_tab->rfu_codeword_total_bit_num); +#endif +#if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_workitem); +#if 0 + /*odm_stall_execution(1);*/ +#endif +#endif + + sat_tab->pre_codeword = sat_tab->update_beam_codeword; +} + +void phydm_hl_smart_ant_debug( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + u32 used = *_used; + u32 out_len = *_out_len; + u32 one = 0x1; + u32 codeword_length = sat_tab->rfu_codeword_total_bit_num; + u32 beam_ctrl_signal, i; + u8 devide_num = 4; + + if (dm_value[0] == 1) { /*@fix beam pattern*/ + + sat_tab->fix_beam_pattern_en = dm_value[1]; + + if (sat_tab->fix_beam_pattern_en == 1) { + sat_tab->fix_beam_pattern_codeword = dm_value[2]; + + if (sat_tab->fix_beam_pattern_codeword > (one << codeword_length)) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Codeword overflow, Current codeword is ((0x%x)), and should be less than ((%d))bit\n", + sat_tab->fix_beam_pattern_codeword, + codeword_length); + + (sat_tab->fix_beam_pattern_codeword) &= 0xffffff; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Auto modify to (0x%x)\n", + sat_tab->fix_beam_pattern_codeword); + } + + sat_tab->update_beam_codeword = sat_tab->fix_beam_pattern_codeword; + + /*@---------------------------------------------------------*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "Fix Beam Pattern\n"); + + devide_num = (sat_tab->rfu_protocol_type == 2) ? 6 : 4; + + for (i = 0; i <= (codeword_length - 1); i++) { + beam_ctrl_signal = (boolean)((sat_tab->update_beam_codeword & BIT(i)) >> i); + + if (i == (codeword_length - 1)) + PDM_SNPF(out_len, used, + output + used, + out_len - used, + "%d]\n", + beam_ctrl_signal); + else if (i == 0) + PDM_SNPF(out_len, used, + output + used, + out_len - used, + "Send Codeword[1:24] to RFU -> [%d", + beam_ctrl_signal); + else if ((i % devide_num) == (devide_num - 1)) + PDM_SNPF(out_len, used, + output + used, + out_len - used, "%d|", + beam_ctrl_signal); + else + PDM_SNPF(out_len, used, + output + used, + out_len - used, "%d", + beam_ctrl_signal); + } +/*@---------------------------------------------------------*/ + + #if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_update_beam_pattern(dm, sat_tab->update_beam_codeword, sat_tab->rfu_codeword_total_bit_num); + #endif + #if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_workitem); +#if 0 + /*odm_stall_execution(1);*/ +#endif + #endif + } else if (sat_tab->fix_beam_pattern_en == 0) + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] Smart Antenna: Enable\n"); + + } else if (dm_value[0] == 2) { /*set latch time*/ + + sat_tab->latch_time = dm_value[1]; + PHYDM_DBG(dm, DBG_ANT_DIV, "[ SmartAnt ] latch_time =0x%x\n", + sat_tab->latch_time); + } else if (dm_value[0] == 3) { + sat_tab->fix_training_num_en = dm_value[1]; + + if (sat_tab->fix_training_num_en == 1) { + sat_tab->per_beam_training_pkt_num = (u8)dm_value[2]; + sat_tab->decision_holding_period = (u8)dm_value[3]; + + PDM_SNPF(out_len, used, output + used, out_len - used, + "[SmartAnt][Dbg] Fix_train_en = (( %d )), train_pkt_num = (( %d )), holding_period = (( %d )),\n", + sat_tab->fix_training_num_en, + sat_tab->per_beam_training_pkt_num, + sat_tab->decision_holding_period); + + } else if (sat_tab->fix_training_num_en == 0) { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] AUTO per_beam_training_pkt_num\n"); + } + } else if (dm_value[0] == 4) { + if (dm_value[1] == 1) { + sat_tab->ant_num = 1; + sat_tab->first_train_ant = MAIN_ANT; + + } else if (dm_value[1] == 2) { + sat_tab->ant_num = 1; + sat_tab->first_train_ant = AUX_ANT; + + } else if (dm_value[1] == 3) { + sat_tab->ant_num = 2; + sat_tab->first_train_ant = MAIN_ANT; + } + + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] Set ant Num = (( %d )), first_train_ant = (( %d ))\n", + sat_tab->ant_num, (sat_tab->first_train_ant - 1)); + } else if (dm_value[0] == 5) { + if (dm_value[1] <= 3) { + sat_tab->rfu_codeword_table[dm_value[1]] = dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] Set Beam_2G: (( %d )), RFU codeword table = (( 0x%x ))\n", + dm_value[1], dm_value[2]); + } else { + for (i = 0; i < 4; i++) { + PDM_SNPF(out_len, used, output + used, + out_len - used, + "[ SmartAnt ] Show Beam_2G: (( %d )), RFU codeword table = (( 0x%x ))\n", + i, sat_tab->rfu_codeword_table[i]); + } + } + } else if (dm_value[0] == 6) { + if (dm_value[1] <= 3) { + sat_tab->rfu_codeword_table_5g[dm_value[1]] = dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] Set Beam_5G: (( %d )), RFU codeword table = (( 0x%x ))\n", + dm_value[1], dm_value[2]); + } else { + for (i = 0; i < 4; i++) { + PDM_SNPF(out_len, used, output + used, + out_len - used, + "[ SmartAnt ] Show Beam_5G: (( %d )), RFU codeword table = (( 0x%x ))\n", + i, sat_tab->rfu_codeword_table_5g[i]); + } + } + } else if (dm_value[0] == 7) { + if (dm_value[1] <= 4) { + sat_tab->beam_patten_num_each_ant = dm_value[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] Set Beam number = (( %d ))\n", + sat_tab->beam_patten_num_each_ant); + } else { + PDM_SNPF(out_len, used, output + used, out_len - used, + "[ SmartAnt ] Show Beam number = (( %d ))\n", + sat_tab->beam_patten_num_each_ant); + } + } + *_used = used; + *_out_len = out_len; +} + +void phydm_set_all_ant_same_beam_num( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + + if (dm->ant_div_type == HL_SW_SMART_ANT_TYPE1) { /*@2ant for 8821A*/ + + sat_tab->rx_idle_beam[0] = sat_tab->fast_training_beam_num; + sat_tab->rx_idle_beam[1] = sat_tab->fast_training_beam_num; + } + + sat_tab->update_beam_codeword = phydm_construct_hl_beam_codeword(dm, + &sat_tab->rx_idle_beam[0], + sat_tab->ant_num); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Set all ant beam_pattern: codeword = (( 0x%x ))\n", + sat_tab->update_beam_codeword); + +#if DEV_BUS_TYPE == RT_PCI_INTERFACE + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_update_beam_pattern(dm, sat_tab->update_beam_codeword, sat_tab->rfu_codeword_total_bit_num); +#endif +#if DEV_BUS_TYPE == RT_USB_INTERFACE || DEV_BUS_TYPE == RT_SDIO_INTERFACE + if (dm->support_interface == ODM_ITRF_USB || dm->support_interface == ODM_ITRF_SDIO) + odm_schedule_work_item(&sat_tab->hl_smart_antenna_workitem); +/*odm_stall_execution(1);*/ +#endif +} + +void odm_fast_ant_training_hl_smart_antenna_type1( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + struct phydm_fat_struct *fat_tab = &dm->dm_fat_table; + struct sw_antenna_switch *dm_swat_table = &dm->dm_swat_table; + u32 codeword = 0, i, j; + u32 target_ant; + u32 avg_rssi_tmp, avg_rssi_tmp_ma; + u32 target_ant_beam_max_rssi[SUPPORT_RF_PATH_NUM] = {0}; + u32 max_beam_ant_rssi = 0; + u32 target_ant_beam[SUPPORT_RF_PATH_NUM] = {0}; + u32 beam_tmp; + u8 next_ant; + u32 rssi_sorting_seq[SUPPORT_BEAM_PATTERN_NUM] = {0}; + u32 rank_idx_seq[SUPPORT_BEAM_PATTERN_NUM] = {0}; + u32 rank_idx_out[SUPPORT_BEAM_PATTERN_NUM] = {0}; + u8 per_beam_rssi_diff_tmp = 0, training_pkt_num_offset; + u32 break_counter = 0; + u32 used_ant; + + if (!dm->is_linked) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[No Link!!!]\n"); + + if (fat_tab->is_become_linked == true) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Link->no Link\n"); + fat_tab->fat_state = FAT_BEFORE_LINK_STATE; + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + PHYDM_DBG(dm, DBG_ANT_DIV, + "change to (( %d )) FAT_state\n", + fat_tab->fat_state); + + fat_tab->is_become_linked = dm->is_linked; + } + return; + + } else { + if (fat_tab->is_become_linked == false) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[Linked !!!]\n"); + + fat_tab->fat_state = FAT_PREPARE_STATE; + PHYDM_DBG(dm, DBG_ANT_DIV, + "change to (( %d )) FAT_state\n", + fat_tab->fat_state); + +#if 0 + /*sat_tab->fast_training_beam_num = 0;*/ + /*phydm_set_all_ant_same_beam_num(dm);*/ +#endif + + fat_tab->is_become_linked = dm->is_linked; + } + } + + if (!(*fat_tab->p_force_tx_by_desc)) { + if (dm->is_one_entry_only == true) + odm_tx_by_tx_desc_or_reg(dm, TX_BY_REG); + else + odm_tx_by_tx_desc_or_reg(dm, TX_BY_DESC); + } + +#if 0 + /*PHYDM_DBG(dm, DBG_ANT_DIV, "HL Smart ant Training: state (( %d ))\n", fat_tab->fat_state);*/ +#endif + + /* @[DECISION STATE] */ + /*@=======================================================================================*/ + if (fat_tab->fat_state == FAT_DECISION_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[ 3. In Decision state]\n"); + phydm_fast_training_enable(dm, FAT_OFF); + + break_counter = 0; + /*@compute target beam in each antenna*/ + for (i = (sat_tab->first_train_ant - 1); i < sat_tab->ant_num_total; i++) { + for (j = 0; j < (sat_tab->beam_patten_num_each_ant); j++) { + if (sat_tab->pkt_rssi_cnt[i][j] == 0) { + avg_rssi_tmp = sat_tab->pkt_rssi_pre[i][j]; + avg_rssi_tmp = (avg_rssi_tmp >= 2) ? (avg_rssi_tmp - 2) : avg_rssi_tmp; + avg_rssi_tmp_ma = avg_rssi_tmp; + } else { + avg_rssi_tmp = (sat_tab->pkt_rssi_sum[i][j]) / (sat_tab->pkt_rssi_cnt[i][j]); + avg_rssi_tmp_ma = (avg_rssi_tmp + sat_tab->pkt_rssi_pre[i][j]) >> 1; + } + + rssi_sorting_seq[j] = avg_rssi_tmp; + sat_tab->pkt_rssi_pre[i][j] = avg_rssi_tmp; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "ant[%d], Beam[%d]: pkt_cnt=(( %d )), avg_rssi_MA=(( %d )), avg_rssi=(( %d ))\n", + i, j, sat_tab->pkt_rssi_cnt[i][j], + avg_rssi_tmp_ma, avg_rssi_tmp); + + if (avg_rssi_tmp > target_ant_beam_max_rssi[i]) { + target_ant_beam[i] = j; + target_ant_beam_max_rssi[i] = avg_rssi_tmp; + } + + /*reset counter value*/ + sat_tab->pkt_rssi_sum[i][j] = 0; + sat_tab->pkt_rssi_cnt[i][j] = 0; + } + sat_tab->rx_idle_beam[i] = target_ant_beam[i]; + PHYDM_DBG(dm, DBG_ANT_DIV, + "---------> Target of ant[%d]: Beam_num-(( %d )) RSSI= ((%d))\n", + i, target_ant_beam[i], + target_ant_beam_max_rssi[i]); + +#if 0 + /*sorting*/ + /*@ + PHYDM_DBG(dm, DBG_ANT_DIV, "[Pre]rssi_sorting_seq = [%d, %d, %d, %d]\n", rssi_sorting_seq[0], rssi_sorting_seq[1], rssi_sorting_seq[2], rssi_sorting_seq[3]); + */ + + /*phydm_seq_sorting(dm, &rssi_sorting_seq[0], &rank_idx_seq[0], &rank_idx_out[0], SUPPORT_BEAM_PATTERN_NUM);*/ + + /*@ + PHYDM_DBG(dm, DBG_ANT_DIV, "[Post]rssi_sorting_seq = [%d, %d, %d, %d]\n", rssi_sorting_seq[0], rssi_sorting_seq[1], rssi_sorting_seq[2], rssi_sorting_seq[3]); + PHYDM_DBG(dm, DBG_ANT_DIV, "[Post]rank_idx_seq = [%d, %d, %d, %d]\n", rank_idx_seq[0], rank_idx_seq[1], rank_idx_seq[2], rank_idx_seq[3]); + PHYDM_DBG(dm, DBG_ANT_DIV, "[Post]rank_idx_out = [%d, %d, %d, %d]\n", rank_idx_out[0], rank_idx_out[1], rank_idx_out[2], rank_idx_out[3]); + */ +#endif + + if (target_ant_beam_max_rssi[i] > max_beam_ant_rssi) { + target_ant = i; + max_beam_ant_rssi = target_ant_beam_max_rssi[i]; +#if + /*PHYDM_DBG(dm, DBG_ANT_DIV, "Target of ant = (( %d )) max_beam_ant_rssi = (( %d ))\n", + target_ant, max_beam_ant_rssi);*/ +#endif + } + break_counter++; + if (break_counter >= sat_tab->ant_num) + break; + } + +#ifdef CONFIG_FAT_PATCH + break_counter = 0; + for (i = (sat_tab->first_train_ant - 1); i < sat_tab->ant_num_total; i++) { + for (j = 0; j < (sat_tab->beam_patten_num_each_ant); j++) { + per_beam_rssi_diff_tmp = (u8)(max_beam_ant_rssi - sat_tab->pkt_rssi_pre[i][j]); + sat_tab->beam_train_rssi_diff[i][j] = per_beam_rssi_diff_tmp; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "ant[%d], Beam[%d]: RSSI_diff= ((%d))\n", + i, j, per_beam_rssi_diff_tmp); + } + break_counter++; + if (break_counter >= sat_tab->ant_num) + break; + } +#endif + + if (target_ant == 0) + target_ant = MAIN_ANT; + else if (target_ant == 1) + target_ant = AUX_ANT; + + if (sat_tab->ant_num > 1) { + /* @[ update RX ant ]*/ + odm_update_rx_idle_ant(dm, (u8)target_ant); + + /* @[ update TX ant ]*/ + odm_update_tx_ant(dm, (u8)target_ant, (fat_tab->train_idx)); + } + + /*set beam in each antenna*/ + phydm_update_rx_idle_beam(dm); + + odm_ant_div_on_off(dm, ANTDIV_ON, ANT_PATH_A); + fat_tab->fat_state = FAT_PREPARE_STATE; + return; + } + /* @[TRAINING STATE] */ + else if (fat_tab->fat_state == FAT_TRAINING_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, "[ 2. In Training state]\n"); + + PHYDM_DBG(dm, DBG_ANT_DIV, + "fat_beam_n = (( %d )), pre_fat_beam_n = (( %d ))\n", + sat_tab->fast_training_beam_num, + sat_tab->pre_fast_training_beam_num); + + if (sat_tab->fast_training_beam_num > sat_tab->pre_fast_training_beam_num) + + sat_tab->force_update_beam_en = 0; + + else { + sat_tab->force_update_beam_en = 1; + + sat_tab->pkt_counter = 0; + beam_tmp = sat_tab->fast_training_beam_num; + if (sat_tab->fast_training_beam_num >= (sat_tab->beam_patten_num_each_ant - 1)) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Timeout Update] Beam_num (( %d )) -> (( decision ))\n", + sat_tab->fast_training_beam_num); + fat_tab->fat_state = FAT_DECISION_STATE; + odm_fast_ant_training_hl_smart_antenna_type1(dm); + + } else { + sat_tab->fast_training_beam_num++; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[Timeout Update] Beam_num (( %d )) -> (( %d ))\n", + beam_tmp, + sat_tab->fast_training_beam_num); + phydm_set_all_ant_same_beam_num(dm); + fat_tab->fat_state = FAT_TRAINING_STATE; + } + } + sat_tab->pre_fast_training_beam_num = sat_tab->fast_training_beam_num; + PHYDM_DBG(dm, DBG_ANT_DIV, + "[prepare state] Update Pre_Beam =(( %d ))\n", + sat_tab->pre_fast_training_beam_num); + } + /* @[Prepare state] */ + /*@=======================================================================================*/ + else if (fat_tab->fat_state == FAT_PREPARE_STATE) { + PHYDM_DBG(dm, DBG_ANT_DIV, "\n\n[ 1. In Prepare state]\n"); + + if (dm->pre_traffic_load == dm->traffic_load) { + if (sat_tab->decision_holding_period != 0) { + PHYDM_DBG(dm, DBG_ANT_DIV, + "Holding_period = (( %d )), return!!!\n", + sat_tab->decision_holding_period); + sat_tab->decision_holding_period--; + return; + } + } + + /* Set training packet number*/ + if (sat_tab->fix_training_num_en == 0) { + switch (dm->traffic_load) { + case TRAFFIC_HIGH: + sat_tab->per_beam_training_pkt_num = 8; + sat_tab->decision_holding_period = 2; + break; + case TRAFFIC_MID: + sat_tab->per_beam_training_pkt_num = 6; + sat_tab->decision_holding_period = 3; + break; + case TRAFFIC_LOW: + sat_tab->per_beam_training_pkt_num = 3; /*ping 60000*/ + sat_tab->decision_holding_period = 4; + break; + case TRAFFIC_ULTRA_LOW: + sat_tab->per_beam_training_pkt_num = 1; + sat_tab->decision_holding_period = 6; + break; + default: + break; + } + } + PHYDM_DBG(dm, DBG_ANT_DIV, + "Fix_training_en = (( %d )), training_pkt_num_base = (( %d )), holding_period = ((%d))\n", + sat_tab->fix_training_num_en, + sat_tab->per_beam_training_pkt_num, + sat_tab->decision_holding_period); + +#ifdef CONFIG_FAT_PATCH + break_counter = 0; + for (i = (sat_tab->first_train_ant - 1); i < sat_tab->ant_num_total; i++) { + for (j = 0; j < (sat_tab->beam_patten_num_each_ant); j++) { + per_beam_rssi_diff_tmp = sat_tab->beam_train_rssi_diff[i][j]; + training_pkt_num_offset = per_beam_rssi_diff_tmp; + + if (sat_tab->per_beam_training_pkt_num > training_pkt_num_offset) + sat_tab->beam_train_cnt[i][j] = sat_tab->per_beam_training_pkt_num - training_pkt_num_offset; + else + sat_tab->beam_train_cnt[i][j] = 1; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "ant[%d]: Beam_num-(( %d )) training_pkt_num = ((%d))\n", + i, j, sat_tab->beam_train_cnt[i][j]); + } + break_counter++; + if (break_counter >= sat_tab->ant_num) + break; + } + + phydm_fast_training_enable(dm, FAT_OFF); + sat_tab->pre_beacon_counter = sat_tab->beacon_counter; + sat_tab->update_beam_idx = 0; + + if (*dm->band_type == ODM_BAND_5G) { + PHYDM_DBG(dm, DBG_ANT_DIV, "Set 5G ant\n"); + /*used_ant = (sat_tab->first_train_ant == MAIN_ANT) ? AUX_ANT : MAIN_ANT;*/ + used_ant = sat_tab->first_train_ant; + } else { + PHYDM_DBG(dm, DBG_ANT_DIV, "Set 2.4G ant\n"); + used_ant = sat_tab->first_train_ant; + } + + odm_update_rx_idle_ant(dm, (u8)used_ant); + +#else + /* Set training MAC addr. of target */ + odm_set_next_mac_addr_target(dm); + phydm_fast_training_enable(dm, FAT_ON); +#endif + + odm_ant_div_on_off(dm, ANTDIV_OFF, ANT_PATH_A); + sat_tab->pkt_counter = 0; + sat_tab->fast_training_beam_num = 0; + phydm_set_all_ant_same_beam_num(dm); + sat_tab->pre_fast_training_beam_num = sat_tab->fast_training_beam_num; + fat_tab->fat_state = FAT_TRAINING_STATE; + } +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +void phydm_beam_switch_workitem_callback( + void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + struct smt_ant_honbo *sat_tab = &dm->dm_sat_table; + +#if DEV_BUS_TYPE != RT_PCI_INTERFACE + sat_tab->pkt_skip_statistic_en = 1; +#endif + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Beam Switch Workitem Callback, pkt_skip_statistic_en = (( %d ))\n", + sat_tab->pkt_skip_statistic_en); + + phydm_update_beam_pattern(dm, sat_tab->update_beam_codeword, sat_tab->rfu_codeword_total_bit_num); + +#if DEV_BUS_TYPE != RT_PCI_INTERFACE +#if 0 + /*odm_stall_execution(sat_tab->latch_time);*/ +#endif + sat_tab->pkt_skip_statistic_en = 0; +#endif + PHYDM_DBG(dm, DBG_ANT_DIV, + "pkt_skip_statistic_en = (( %d )), latch_time = (( %d ))\n", + sat_tab->pkt_skip_statistic_en, sat_tab->latch_time); +} + +void phydm_beam_decision_workitem_callback( + void *context) +{ + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + PHYDM_DBG(dm, DBG_ANT_DIV, + "[ SmartAnt ] Beam decision Workitem Callback\n"); + odm_fast_ant_training_hl_smart_antenna_type1(dm); +} +#endif + +#endif /*@#ifdef CONFIG_HL_SMART_ANTENNA_TYPE1*/ + +#endif /*@#ifdef CONFIG_HL_SMART_ANTENNA*/ + +void phydm_smt_ant_config( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant *smtant_table = &dm->smtant_table; + +#if (defined(CONFIG_CUMITEK_SMART_ANTENNA)) + + dm->support_ability |= ODM_BB_SMT_ANT; + smtant_table->smt_ant_vendor = SMTANT_CUMITEK; + smtant_table->smt_ant_type = 1; +#if (RTL8822B_SUPPORT == 1) + dm->rfe_type = SMTANT_TMP_RFE_TYPE; +#endif +#elif (defined(CONFIG_HL_SMART_ANTENNA)) + + dm->support_ability |= ODM_BB_SMT_ANT; + smtant_table->smt_ant_vendor = SMTANT_HON_BO; + +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE1 + smtant_table->smt_ant_type = 1; +#endif + +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 + smtant_table->smt_ant_type = 2; +#endif +#endif + + PHYDM_DBG(dm, DBG_SMT_ANT, + "[SmtAnt Config] Vendor=((%d)), Smt_ant_type =((%d))\n", + smtant_table->smt_ant_vendor, smtant_table->smt_ant_type); +} + +void phydm_smt_ant_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct smt_ant *smtant_table = &dm->smtant_table; + + phydm_smt_ant_config(dm); + + if (smtant_table->smt_ant_vendor == SMTANT_CUMITEK) { +#if (defined(CONFIG_CUMITEK_SMART_ANTENNA)) +#if (RTL8822B_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8822B) + phydm_cumitek_smt_ant_init_8822b(dm); +#endif + +#if (RTL8197F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8197F) + phydm_cumitek_smt_ant_init_8197f(dm); +#endif +/*@jj add 20170822*/ +#if (RTL8192F_SUPPORT == 1) + if (dm->support_ic_type == ODM_RTL8192F) + phydm_cumitek_smt_ant_init_8192f(dm); +#endif +#endif /*@#if (defined(CONFIG_CUMITEK_SMART_ANTENNA))*/ + + } else if (smtant_table->smt_ant_vendor == SMTANT_HON_BO) { +#if (defined(CONFIG_HL_SMART_ANTENNA)) +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE1 + if (dm->support_ic_type == ODM_RTL8821) + phydm_hl_smart_ant_type1_init_8821a(dm); +#endif + +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 + if (dm->support_ic_type == ODM_RTL8822B) + phydm_hl_smart_ant_type2_init_8822b(dm); +#endif +#endif /*@#if (defined(CONFIG_HL_SMART_ANTENNA))*/ + } +} +#endif diff --git a/hal/phydm/phydm_smt_ant.h b/hal/phydm/phydm_smt_ant.h new file mode 100644 index 0000000..3a408c4 --- /dev/null +++ b/hal/phydm/phydm_smt_ant.h @@ -0,0 +1,210 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +#ifndef __PHYDMSMTANT_H__ +#define __PHYDMSMTANT_H__ + +/*@#define SMT_ANT_VERSION "1.1"*/ /*@2017.03.13*/ +/*@#define SMT_ANT_VERSION "1.2"*/ /*@2017.03.28*/ +#define SMT_ANT_VERSION "2.0" /* @Add Cumitek SmtAnt 2017.05.25*/ + +#define SMTANT_RTK 1 +#define SMTANT_HON_BO 2 +#define SMTANT_CUMITEK 3 + +#if (defined(CONFIG_SMART_ANTENNA)) + +#if (defined(CONFIG_CUMITEK_SMART_ANTENNA)) +struct smt_ant_cumitek { + u8 tx_ant_idx[2][ODM_ASSOCIATE_ENTRY_NUM]; /*@[pathA~B] [MACID 0~128]*/ + u8 rx_default_ant_idx[2]; /*@[pathA~B]*/ +}; +#endif + +#if (defined(CONFIG_HL_SMART_ANTENNA)) +struct smt_ant_honbo { + u32 latch_time; + boolean pkt_skip_statistic_en; + u32 fix_beam_pattern_en; + u32 fix_training_num_en; + u32 fix_beam_pattern_codeword; + u32 update_beam_codeword; + u32 ant_num; /*number of "used" smart beam antenna*/ + u32 ant_num_total;/*number of "total" smart beam antenna*/ + u32 first_train_ant; /*@decide witch antenna to train first*/ + + #ifdef CONFIG_HL_SMART_ANTENNA_TYPE1 + u32 pkt_rssi_pre[SUPPORT_RF_PATH_NUM][SUPPORT_BEAM_PATTERN_NUM];/*@rssi of each path with a certain beam pattern*/ + u8 beam_train_rssi_diff[SUPPORT_RF_PATH_NUM][SUPPORT_BEAM_PATTERN_NUM]; + u8 beam_train_cnt[SUPPORT_RF_PATH_NUM][SUPPORT_BEAM_PATTERN_NUM]; + u32 rfu_codeword_table[4]; /*@2G beam truth table*/ + u32 rfu_codeword_table_5g[4]; /*@5G beam truth table*/ + u32 beam_patten_num_each_ant;/*@number of beam can be switched in each antenna*/ + u32 rx_idle_beam[SUPPORT_RF_PATH_NUM]; + u32 pkt_rssi_sum[8][SUPPORT_BEAM_PATTERN_NUM]; + u32 pkt_rssi_cnt[8][SUPPORT_BEAM_PATTERN_NUM]; + #endif + + u32 fast_training_beam_num;/*@current training beam_set index*/ + u32 pre_fast_training_beam_num;/*pre training beam_set index*/ + u32 rfu_codeword_total_bit_num; /* @total bit number of RFU protocol*/ + u32 rfu_each_ant_bit_num; /* @bit number of RFU protocol for each ant*/ + u8 per_beam_training_pkt_num; + u8 decision_holding_period; + + + u32 pre_codeword; + boolean force_update_beam_en; + u32 beacon_counter; + u32 pre_beacon_counter; + u8 pkt_counter; /*@packet number that each beam-set should be colected in training state*/ + u8 update_beam_idx; /*@the index announce that the beam can be updated*/ + u8 rfu_protocol_type; + u16 rfu_protocol_delay_time; + + #if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + RT_WORK_ITEM hl_smart_antenna_workitem; + RT_WORK_ITEM hl_smart_antenna_decision_workitem; + #endif + + + #ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 + u8 beam_set_avg_rssi_pre[SUPPORT_BEAM_SET_PATTERN_NUM]; /*@avg pre_rssi of each beam set*/ + u8 beam_set_train_val_diff[SUPPORT_BEAM_SET_PATTERN_NUM]; /*@rssi of a beam pattern set, ex: a set = {ant1_beam=1, ant2_beam=3}*/ + u8 beam_set_train_cnt[SUPPORT_BEAM_SET_PATTERN_NUM]; /*@training pkt num of each beam set*/ + u32 beam_set_rssi_avg_sum[SUPPORT_BEAM_SET_PATTERN_NUM]; /*@RSSI_sum of avg(pathA,pathB) for each beam-set)*/ + u32 beam_path_rssi_sum[SUPPORT_BEAM_SET_PATTERN_NUM][MAX_PATH_NUM_8822B];/*@RSSI_sum of each path for each beam-set)*/ + + u8 beam_set_avg_evm_2ss_pre[SUPPORT_BEAM_SET_PATTERN_NUM]; + u32 beam_path_evm_2ss_sum[SUPPORT_BEAM_SET_PATTERN_NUM][MAX_PATH_NUM_8822B];/*@2SS evm_sum of each path for each beam-set)*/ + u32 beam_path_evm_2ss_cnt[SUPPORT_BEAM_SET_PATTERN_NUM]; + + u8 beam_set_avg_evm_1ss_pre[SUPPORT_BEAM_SET_PATTERN_NUM]; + u32 beam_path_evm_1ss_sum[SUPPORT_BEAM_SET_PATTERN_NUM];/*@1SS evm_sum of each path for each beam-set)*/ + u32 beam_path_evm_1ss_cnt[SUPPORT_BEAM_SET_PATTERN_NUM]; + + u32 statistic_pkt_cnt[SUPPORT_BEAM_SET_PATTERN_NUM]; /*@statistic_pkt_cnt for SmtAnt make decision*/ + + u8 total_beam_set_num; /*@number of beam set can be switched*/ + u8 total_beam_set_num_2g;/*@number of beam set can be switched in 2G*/ + u8 total_beam_set_num_5g;/*@number of beam set can be switched in 5G*/ + + u8 rfu_codeword_table_2g[SUPPORT_BEAM_SET_PATTERN_NUM][MAX_PATH_NUM_8822B]; /*@2G beam truth table*/ + u8 rfu_codeword_table_5g[SUPPORT_BEAM_SET_PATTERN_NUM][MAX_PATH_NUM_8822B]; /*@5G beam truth table*/ + u8 rx_idle_beam_set_idx; /*the filanl decsion result*/ + #endif + + +}; +#endif /*@#if (defined(CONFIG_HL_SMART_ANTENNA))*/ + +struct smt_ant { + u8 smt_ant_vendor; + u8 smt_ant_type; + u8 tx_desc_mode; /*@0:3 bit mode, 1:2 bit mode*/ + #if (defined(CONFIG_CUMITEK_SMART_ANTENNA)) + struct smt_ant_cumitek cumi_smtant_table; + #endif +}; + +#if (defined(CONFIG_CUMITEK_SMART_ANTENNA)) +void phydm_cumitek_smt_tx_ant_update( + void *dm_void, + u8 tx_ant_idx_path_a, + u8 tx_ant_idx_path_b, + u32 mac_id); + +void phydm_cumitek_smt_rx_default_ant_update( + void *dm_void, + u8 rx_ant_idx_path_a, + u8 rx_ant_idx_path_b); + +void phydm_cumitek_smt_ant_debug( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len); + +#endif + +#if (defined(CONFIG_HL_SMART_ANTENNA)) +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_beam_switch_workitem_callback( + void *context); + +void phydm_beam_decision_workitem_callback( + void *context); +#endif /*@#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)*/ + +#ifdef CONFIG_HL_SMART_ANTENNA_TYPE2 +void phydm_hl_smart_ant_type2_init_8822b( + void *dm_void); + +void phydm_update_beam_pattern_type2( + void *dm_void, + u32 codeword, + u32 codeword_length); + +void phydm_set_rfu_beam_pattern_type2( + void *dm_void); + +void phydm_hl_smt_ant_dbg_type2( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len); + +void phydm_process_rssi_for_hb_smtant_type2( + void *dm_void, + void *phy_info_void, + void *pkt_info_void, + u8 rssi_avg); + +#endif /*@#if (defined(CONFIG_HL_SMART_ANTENNA_TYPE2))*/ + +#if (defined(CONFIG_HL_SMART_ANTENNA_TYPE1)) + +void phydm_update_beam_pattern( + void *dm_void, + u32 codeword, + u32 codeword_length); + +void phydm_set_all_ant_same_beam_num( + void *dm_void); + +void phydm_hl_smart_ant_debug( + void *dm_void, + char input[][16], + u32 *_used, + char *output, + u32 *_out_len); + +#endif /*@#if (defined(CONFIG_HL_SMART_ANTENNA_TYPE1))*/ +#endif /*@#if (defined(CONFIG_HL_SMART_ANTENNA))*/ +void phydm_smt_ant_init(void *dm_void); +#endif /*@#if (defined(CONFIG_SMART_ANTENNA))*/ +#endif \ No newline at end of file diff --git a/hal/phydm/phydm_soml.c b/hal/phydm/phydm_soml.c new file mode 100644 index 0000000..cd4001a --- /dev/null +++ b/hal/phydm/phydm_soml.c @@ -0,0 +1,1451 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/************************************************************* + * include files + ************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#ifdef CONFIG_ADAPTIVE_SOML + +void phydm_dynamicsoftmletting(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 ret_val; + +#if (RTL8822B_SUPPORT == 1) + if (!*dm->mp_mode) { + if (dm->support_ic_type & ODM_RTL8822B) { + if (!dm->is_linked | dm->iot_table.is_linked_cmw500) + return; + + if (dm->bsomlenabled) { + PHYDM_DBG(dm, ODM_COMP_API, + "PHYDM_DynamicSoftMLSetting(): SoML has been enable, skip dynamic SoML switch\n"); + return; + } + + ret_val = odm_get_bb_reg(dm, R_0xf8c, MASKBYTE0); + PHYDM_DBG(dm, ODM_COMP_API, + "PHYDM_DynamicSoftMLSetting(): Read 0xF8C = 0x%08X\n", + ret_val); + + if (ret_val < 0x16) { + PHYDM_DBG(dm, ODM_COMP_API, + "PHYDM_DynamicSoftMLSetting(): 0xF8C(== 0x%08X) < 0x16, enable SoML\n", + ret_val); + phydm_somlrxhp_setting(dm, true); +#if 0 + /*odm_set_bb_reg(dm, R_0x19a8, MASKDWORD, 0xc10a0000);*/ +#endif + dm->bsomlenabled = true; + } + } + } +#endif +} + +void phydm_soml_on_off(void *dm_void, u8 swch) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + if (swch == SOML_ON) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, "(( Turn on )) SOML\n"); + + if (dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) + odm_set_bb_reg(dm, R_0x998, BIT(6), swch); +#if (RTL8822B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8822B) + phydm_somlrxhp_setting(dm, true); +#endif + + } else if (swch == SOML_OFF) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, "(( Turn off )) SOML\n"); + + if (dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) + odm_set_bb_reg(dm, R_0x998, BIT(6), swch); +#if (RTL8822B_SUPPORT == 1) + else if (dm->support_ic_type == ODM_RTL8822B) + phydm_somlrxhp_setting(dm, false); +#endif + } + soml_tab->soml_on_off = swch; +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_adaptive_soml_callback(struct phydm_timer_list *timer) +{ + void *adapter = (void *)timer->Adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + #if DEV_BUS_TYPE == RT_PCI_INTERFACE + #if USE_WORKITEM + odm_schedule_work_item(&soml_tab->phydm_adaptive_soml_workitem); + #else + { +#if 0 + /*@dbg_print("%s\n",__func__);*/ +#endif + phydm_adsl(dm); + } + #endif + #else + odm_schedule_work_item(&soml_tab->phydm_adaptive_soml_workitem); + #endif +} + +void phydm_adaptive_soml_workitem_callback(void *context) +{ +#ifdef CONFIG_ADAPTIVE_SOML + void *adapter = (void *)context; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + +#if 0 + /*@dbg_print("%s\n",__func__);*/ +#endif + phydm_adsl(dm); +#endif +} + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +void phydm_adaptive_soml_callback(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *padapter = dm->adapter; + + if (*dm->is_net_closed == true) + return; + if (dm->support_interface == ODM_ITRF_PCIE) + phydm_adsl(dm); + else { + /* @Can't do I/O in timer callback*/ + phydm_run_in_thread_cmd(dm, + phydm_adaptive_soml_workitem_callback, + dm); + } +} + +void phydm_adaptive_soml_workitem_callback(void *context) +{ + struct dm_struct *dm = (void *)context; + +#if 0 + /*@dbg_print("%s\n",__func__);*/ +#endif + phydm_adsl(dm); +} + +#else +void phydm_adaptive_soml_callback(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ADPTV_SOML, "******SOML_Callback******\n"); + phydm_adsl(dm); +} +#endif + +void phydm_rx_rate_for_soml(void *dm_void, void *pkt_info_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + struct phydm_perpkt_info_struct *pktinfo = NULL; + u8 data_rate; + + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + data_rate = (pktinfo->data_rate & 0x7f); + + if (pktinfo->data_rate >= ODM_RATEMCS0 && + pktinfo->data_rate <= ODM_RATEMCS31) + soml_tab->ht_cnt[data_rate - ODM_RATEMCS0]++; + else if ((pktinfo->data_rate >= ODM_RATEVHTSS1MCS0) && + (pktinfo->data_rate <= ODM_RATEVHTSS4MCS9)) + soml_tab->vht_cnt[data_rate - ODM_RATEVHTSS1MCS0]++; +} + +void phydm_rx_qam_for_soml(void *dm_void, void *pkt_info_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + struct phydm_perpkt_info_struct *pktinfo = NULL; + u8 date_rate; + + pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void; + date_rate = (pktinfo->data_rate & 0x7f); + if (soml_tab->soml_state_cnt < (soml_tab->soml_train_num << 1)) { + if (soml_tab->soml_on_off == SOML_ON) { + return; + } else if (soml_tab->soml_on_off == SOML_OFF) { + if (date_rate >= ODM_RATEMCS8 && + date_rate <= ODM_RATEMCS10) + soml_tab->num_ht_qam[BPSK_QPSK]++; + + else if ((date_rate >= ODM_RATEMCS11) && + (date_rate <= ODM_RATEMCS12)) + soml_tab->num_ht_qam[QAM16]++; + + else if ((date_rate >= ODM_RATEMCS13) && + (date_rate <= ODM_RATEMCS15)) + soml_tab->num_ht_qam[QAM64]++; + + else if ((date_rate >= ODM_RATEVHTSS2MCS0) && + (date_rate <= ODM_RATEVHTSS2MCS2)) + soml_tab->num_vht_qam[BPSK_QPSK]++; + + else if ((date_rate >= ODM_RATEVHTSS2MCS3) && + (date_rate <= ODM_RATEVHTSS2MCS4)) + soml_tab->num_vht_qam[QAM16]++; + + else if ((date_rate >= ODM_RATEVHTSS2MCS5) && + (date_rate <= ODM_RATEVHTSS2MCS5)) + soml_tab->num_vht_qam[QAM64]++; + + else if ((date_rate >= ODM_RATEVHTSS2MCS8) && + (date_rate <= ODM_RATEVHTSS2MCS9)) + soml_tab->num_vht_qam[QAM256]++; + } + } +} + +void phydm_soml_reset_rx_rate(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 order; + + for (order = 0; order < HT_RATE_IDX; order++) { + soml_tab->ht_cnt[order] = 0; + soml_tab->pre_ht_cnt[order] = 0; + soml_tab->ht_cnt_on[order] = 0; + soml_tab->ht_cnt_off[order] = 0; + soml_tab->ht_crc_ok_cnt_on[order] = 0; + soml_tab->ht_crc_fail_cnt_on[order] = 0; + soml_tab->ht_crc_ok_cnt_off[order] = 0; + soml_tab->ht_crc_fail_cnt_off[order] = 0; + } + + for (order = 0; order < VHT_RATE_IDX; order++) { + soml_tab->vht_cnt[order] = 0; + soml_tab->pre_vht_cnt[order] = 0; + soml_tab->vht_cnt_on[order] = 0; + soml_tab->vht_cnt_off[order] = 0; + soml_tab->vht_crc_ok_cnt_on[order] = 0; + soml_tab->vht_crc_fail_cnt_on[order] = 0; + soml_tab->vht_crc_ok_cnt_off[order] = 0; + soml_tab->vht_crc_fail_cnt_off[order] = 0; + } +} + +void phydm_soml_reset_qam(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 order; + + for (order = 0; order < HT_ORDER_TYPE; order++) + soml_tab->num_ht_qam[order] = 0; + + for (order = 0; order < VHT_ORDER_TYPE; order++) + soml_tab->num_vht_qam[order] = 0; +} + +void phydm_soml_cfo_process(void *dm_void, s32 *diff_a, s32 *diff_b) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 value32, value32_1, value32_2, value32_3; + s32 cfo_acq_a, cfo_acq_b, cfo_end_a, cfo_end_b; + + value32 = odm_get_bb_reg(dm, R_0xd10, MASKDWORD); + value32_1 = odm_get_bb_reg(dm, R_0xd14, MASKDWORD); + value32_2 = odm_get_bb_reg(dm, R_0xd50, MASKDWORD); + value32_3 = odm_get_bb_reg(dm, R_0xd54, MASKDWORD); + + cfo_acq_a = (s32)((value32 & 0x1fff0000) >> 16); + cfo_end_a = (s32)((value32_1 & 0x1fff0000) >> 16); + cfo_acq_b = (s32)((value32_2 & 0x1fff0000) >> 16); + cfo_end_b = (s32)((value32_3 & 0x1fff0000) >> 16); + + *diff_a = ((cfo_acq_a >= cfo_end_a) ? (cfo_acq_a - cfo_end_a) : + (cfo_end_a - cfo_acq_a)); + *diff_b = ((cfo_acq_b >= cfo_end_b) ? (cfo_acq_b - cfo_end_b) : + (cfo_end_b - cfo_acq_b)); + + *diff_a = ((*diff_a * 312) + (*diff_a >> 1)) >> 12; /* @312.5/2^12 */ + *diff_b = ((*diff_b * 312) + (*diff_b >> 1)) >> 12; /* @312.5/2^12 */ +} + +void phydm_soml_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u32 used = *_used; + u32 out_len = *_out_len; + u32 dm_value[10] = {0}; + u8 i = 0, input_idx = 0; + + if (!(dm->support_ability & ODM_BB_ADAPTIVE_SOML)) + return; + + for (i = 0; i < 5; i++) { + if (input[i + 1]) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &dm_value[i]); + input_idx++; + } + } + + if (input_idx == 0) + return; + + if (dm_value[0] == 1) { /*Turn on/off SOML*/ + soml_tab->soml_select = (u8)dm_value[1]; + + } else if (dm_value[0] == 2) { /*training number for SOML*/ + + soml_tab->soml_train_num = (u8)dm_value[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_train_num = ((%d))\n", + soml_tab->soml_train_num); + } else if (dm_value[0] == 3) { /*training interval for SOML*/ + + soml_tab->soml_intvl = (u8)dm_value[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_intvl = ((%d))\n", soml_tab->soml_intvl); + } else if (dm_value[0] == 4) { /*@function period for SOML*/ + + soml_tab->soml_period = (u8)dm_value[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_period = ((%d))\n", soml_tab->soml_period); + } else if (dm_value[0] == 5) { /*@delay_time for SOML*/ + + soml_tab->soml_delay_time = (u8)dm_value[1]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_delay_time = ((%d))\n", + soml_tab->soml_delay_time); + } else if (dm_value[0] == 6) { /* @for SOML Rx QAM distribution th*/ + if (dm_value[1] == 256) { + soml_tab->qam256_dist_th = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "qam256_dist_th = ((%d))\n", + soml_tab->qam256_dist_th); + } else if (dm_value[1] == 64) { + soml_tab->qam64_dist_th = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "qam64_dist_th = ((%d))\n", + soml_tab->qam64_dist_th); + } else if (dm_value[1] == 16) { + soml_tab->qam16_dist_th = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "qam16_dist_th = ((%d))\n", + soml_tab->qam16_dist_th); + } else if (dm_value[1] == 4) { + soml_tab->bpsk_qpsk_dist_th = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "bpsk_qpsk_dist_th = ((%d))\n", + soml_tab->bpsk_qpsk_dist_th); + } + } else if (dm_value[0] == 7) { /* @for SOML cfo th*/ + if (dm_value[1] == 256) { + soml_tab->cfo_qam256_th = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "cfo_qam256_th = ((%d KHz))\n", + soml_tab->cfo_qam256_th); + } else if (dm_value[1] == 64) { + soml_tab->cfo_qam64_th = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "cfo_qam64_th = ((%d KHz))\n", + soml_tab->cfo_qam64_th); + } else if (dm_value[1] == 16) { + soml_tab->cfo_qam16_th = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "cfo_qam16_th = ((%d KHz))\n", + soml_tab->cfo_qam16_th); + } else if (dm_value[1] == 4) { + soml_tab->cfo_qpsk_th = (u8)dm_value[2]; + PDM_SNPF(out_len, used, output + used, out_len - used, + "cfo_qpsk_th = ((%d KHz))\n", + soml_tab->cfo_qpsk_th); + } + } else if (dm_value[0] == 100) { + /*show parameters*/ + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_select = ((%d))\n", soml_tab->soml_select); + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_train_num = ((%d))\n", + soml_tab->soml_train_num); + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_intvl = ((%d))\n", soml_tab->soml_intvl); + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_period = ((%d))\n", soml_tab->soml_period); + PDM_SNPF(out_len, used, output + used, out_len - used, + "soml_delay_time = ((%d))\n\n", + soml_tab->soml_delay_time); + PDM_SNPF(out_len, used, output + used, out_len - used, + "qam256_dist_th = ((%d)), qam64_dist_th = ((%d)), ", + soml_tab->qam256_dist_th, + soml_tab->qam64_dist_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "qam16_dist_th = ((%d)), bpsk_qpsk_dist_th = ((%d))\n", + soml_tab->qam16_dist_th, + soml_tab->bpsk_qpsk_dist_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "cfo_qam256_th = ((%d KHz)), cfo_qam64_th = ((%d KHz)), ", + soml_tab->cfo_qam256_th, + soml_tab->cfo_qam64_th); + PDM_SNPF(out_len, used, output + used, out_len - used, + "cfo_qam16_th = ((%d KHz)), cfo_qpsk_th = ((%d KHz))\n", + soml_tab->cfo_qam16_th, + soml_tab->cfo_qpsk_th); + } + *_used = used; + *_out_len = out_len; +} + +void phydm_soml_stats_ht_on(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 i, mcs0; + u16 num_bytes_diff, num_rate_diff; + + mcs0 = ODM_RATEMCS0; + for (i = mcs0; i <= ODM_RATEMCS15; i++) { + num_rate_diff = soml_tab->ht_cnt[i - mcs0] - + soml_tab->pre_ht_cnt[i - mcs0]; + soml_tab->ht_cnt_on[i - mcs0] += num_rate_diff; + soml_tab->pre_ht_cnt[i - mcs0] = soml_tab->ht_cnt[i - mcs0]; + num_bytes_diff = soml_tab->ht_byte[i - mcs0] - + soml_tab->pre_ht_byte[i - mcs0]; + soml_tab->ht_byte_on[i - mcs0] += num_bytes_diff; + soml_tab->pre_ht_byte[i - mcs0] = soml_tab->ht_byte[i - mcs0]; + } +} + +void phydm_soml_stats_ht_off(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 i, mcs0; + u16 num_bytes_diff, num_rate_diff; + + mcs0 = ODM_RATEMCS0; + for (i = mcs0; i <= ODM_RATEMCS15; i++) { + num_rate_diff = soml_tab->ht_cnt[i - mcs0] - + soml_tab->pre_ht_cnt[i - mcs0]; + soml_tab->ht_cnt_off[i - mcs0] += num_rate_diff; + soml_tab->pre_ht_cnt[i - mcs0] = soml_tab->ht_cnt[i - mcs0]; + num_bytes_diff = soml_tab->ht_byte[i - mcs0] - + soml_tab->pre_ht_byte[i - mcs0]; + soml_tab->ht_byte_off[i - mcs0] += num_bytes_diff; + soml_tab->pre_ht_byte[i - mcs0] = soml_tab->ht_byte[i - mcs0]; + } +} + +void phydm_soml_stats_vht_on(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 j, vht0; + u16 num_bytes_diff, num_rate_diff; + + vht0 = ODM_RATEVHTSS1MCS0; + for (j = vht0; j <= ODM_RATEVHTSS2MCS9; j++) { + num_rate_diff = soml_tab->vht_cnt[j - vht0] - + soml_tab->pre_vht_cnt[j - vht0]; + soml_tab->vht_cnt_on[j - vht0] += num_rate_diff; + soml_tab->pre_vht_cnt[j - vht0] = soml_tab->vht_cnt[j - vht0]; + num_bytes_diff = soml_tab->vht_byte[j - vht0] - + soml_tab->pre_vht_byte[j - vht0]; + soml_tab->vht_byte_on[j - vht0] += num_bytes_diff; + soml_tab->pre_vht_byte[j - vht0] = soml_tab->vht_byte[j - vht0]; + } +} + +void phydm_soml_stats_vht_off(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 j, vht0; + u16 num_bytes_diff, num_rate_diff; + + vht0 = ODM_RATEVHTSS1MCS0; + for (j = vht0; j <= ODM_RATEVHTSS2MCS9; j++) { + num_rate_diff = soml_tab->vht_cnt[j - vht0] - + soml_tab->pre_vht_cnt[j - vht0]; + soml_tab->vht_cnt_off[j - vht0] += num_rate_diff; + soml_tab->pre_vht_cnt[j - vht0] = soml_tab->vht_cnt[j - vht0]; + num_bytes_diff = soml_tab->vht_byte[j - vht0] - + soml_tab->pre_vht_byte[j - vht0]; + soml_tab->vht_byte_off[j - vht0] += num_bytes_diff; + soml_tab->pre_vht_byte[j - vht0] = soml_tab->vht_byte[j - vht0]; + } +} + +void phydm_soml_statistics(void *dm_void, u8 on_off_state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + if (on_off_state == SOML_ON) { + if (*dm->channel <= 14) + phydm_soml_stats_ht_on(dm); + if (dm->support_ic_type == ODM_RTL8822B) + phydm_soml_stats_vht_on(dm); + } else if (on_off_state == SOML_OFF) { + if (*dm->channel <= 14) + phydm_soml_stats_ht_off(dm); + if (dm->support_ic_type == ODM_RTL8822B) + phydm_soml_stats_vht_off(dm); + } +} + +void phydm_adsl_init_state(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + u8 next_on_off; + u16 ht_reset[HT_RATE_IDX] = {0}, vht_reset[VHT_RATE_IDX] = {0}; + u8 size = sizeof(ht_reset[0]); + + phydm_soml_reset_rx_rate(dm); + odm_move_memory(dm, soml_tab->ht_byte, ht_reset, + HT_RATE_IDX * size); + odm_move_memory(dm, soml_tab->ht_byte_on, ht_reset, + HT_RATE_IDX * size); + odm_move_memory(dm, soml_tab->ht_byte_off, ht_reset, + HT_RATE_IDX * size); + odm_move_memory(dm, soml_tab->vht_byte, vht_reset, + VHT_RATE_IDX * size); + odm_move_memory(dm, soml_tab->vht_byte_on, vht_reset, + VHT_RATE_IDX * size); + odm_move_memory(dm, soml_tab->vht_byte_off, vht_reset, + VHT_RATE_IDX * size); + if (dm->support_ic_type == ODM_RTL8822B) { + soml_tab->cfo_cnt++; + phydm_soml_cfo_process(dm, + &soml_tab->cfo_diff_a, + &soml_tab->cfo_diff_b); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ (%d) cfo_diff_a = %d KHz; cfo_diff_b = %d KHz ]\n", + soml_tab->cfo_cnt, soml_tab->cfo_diff_a, + soml_tab->cfo_diff_b); + soml_tab->cfo_diff_sum_a += soml_tab->cfo_diff_a; + soml_tab->cfo_diff_sum_b += soml_tab->cfo_diff_b; + } + + soml_tab->is_soml_method_enable = 1; + soml_tab->get_stats = false; + soml_tab->soml_state_cnt++; + next_on_off = (soml_tab->soml_on_off == SOML_ON) ? SOML_ON : SOML_OFF; + phydm_soml_on_off(dm, next_on_off); + odm_set_timer(dm, &soml_tab->phydm_adaptive_soml_timer, + soml_tab->soml_delay_time); /*@ms*/ +} + +void phydm_adsl_odd_state(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u16 ht_reset[HT_RATE_IDX] = {0}, vht_reset[VHT_RATE_IDX] = {0}; + u8 size = sizeof(ht_reset[0]); + + soml_tab->get_stats = true; + soml_tab->soml_state_cnt++; + odm_move_memory(dm, soml_tab->pre_ht_cnt, soml_tab->ht_cnt, + HT_RATE_IDX * size); + odm_move_memory(dm, soml_tab->pre_vht_cnt, soml_tab->vht_cnt, + VHT_RATE_IDX * size); + odm_move_memory(dm, soml_tab->pre_ht_byte, soml_tab->ht_byte, + HT_RATE_IDX * size); + odm_move_memory(dm, soml_tab->pre_vht_byte, soml_tab->vht_byte, + VHT_RATE_IDX * size); + + if (dm->support_ic_type == ODM_RTL8822B) { + soml_tab->cfo_cnt++; + phydm_soml_cfo_process(dm, + &soml_tab->cfo_diff_a, + &soml_tab->cfo_diff_b); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ (%d) cfo_diff_a = %d KHz; cfo_diff_b = %d KHz ]\n", + soml_tab->cfo_cnt, soml_tab->cfo_diff_a, + soml_tab->cfo_diff_b); + soml_tab->cfo_diff_sum_a += soml_tab->cfo_diff_a; + soml_tab->cfo_diff_sum_b += soml_tab->cfo_diff_b; + } + odm_set_timer(dm, &soml_tab->phydm_adaptive_soml_timer, + soml_tab->soml_intvl); /*@ms*/ +} + +void phydm_adsl_even_state(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 next_on_off; + + soml_tab->get_stats = false; + if (dm->support_ic_type == ODM_RTL8822B) { + soml_tab->cfo_cnt++; + phydm_soml_cfo_process(dm, + &soml_tab->cfo_diff_a, + &soml_tab->cfo_diff_b); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ (%d) cfo_diff_a = %d KHz; cfo_diff_b = %d KHz ]\n", + soml_tab->cfo_cnt, soml_tab->cfo_diff_a, + soml_tab->cfo_diff_b); + soml_tab->cfo_diff_sum_a += soml_tab->cfo_diff_a; + soml_tab->cfo_diff_sum_b += soml_tab->cfo_diff_b; + } + soml_tab->soml_state_cnt++; + phydm_soml_statistics(dm, soml_tab->soml_on_off); + next_on_off = (soml_tab->soml_on_off == SOML_ON) ? SOML_OFF : SOML_ON; + phydm_soml_on_off(dm, next_on_off); + odm_set_timer(dm, &soml_tab->phydm_adaptive_soml_timer, + soml_tab->soml_delay_time); /*@ms*/ +} + +void phydm_adsl_decision_state(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + boolean on_above = false, off_above = false; + u8 i, max_idx_on = 0, max_idx_off = 0; + u8 next_on_off = soml_tab->soml_last_state; + u8 mcs0 = ODM_RATEMCS0, vht0 = ODM_RATEVHTSS1MCS0; + u8 crc_taget = soml_tab->soml_last_state; + u8 rate_num = 1, ss_shift = 0; + u16 ht_ok_max_on = 0, ht_fail_max_on = 0, utility_on = 0; + u16 ht_ok_max_off = 0, ht_fail_max_off = 0, utility_off = 0; + u16 vht_ok_max_on = 0, vht_fail_max_on = 0; + u16 vht_ok_max_off = 0, vht_fail_max_off = 0; + u16 num_total_qam = 0; + u16 cnt_max_on = 0, cnt_max_off = 0; + u32 ht_total_cnt_on = 0, ht_total_cnt_off = 0; + u32 total_ht_rate_on = 0, total_ht_rate_off = 0; + u32 vht_total_cnt_on = 0, vht_total_cnt_off = 0; + u32 total_vht_rate_on = 0, total_vht_rate_off = 0; + u32 rate_per_pkt_on = 0, rate_per_pkt_off = 0; + s32 cfo_diff_avg_a, cfo_diff_avg_b; + u16 vht_phy_rate_table[] = { + /*@20M*/ + 6, 13, 19, 26, 39, 52, 58, 65, 78, 90, /*@1SS MCS0~9*/ + 13, 26, 39, 52, 78, 104, 117, 130, 156, 180 /*@2SSMCS0~9*/ + }; + + if (dm->support_ic_type & ODM_IC_1SS) + rate_num = 1; + #ifdef PHYDM_COMPILE_ABOVE_2SS + else if (dm->support_ic_type & ODM_IC_2SS) + rate_num = 2; + #endif + #ifdef PHYDM_COMPILE_ABOVE_3SS + else if (dm->support_ic_type & ODM_IC_3SS) + rate_num = 3; + #endif + #ifdef PHYDM_COMPILE_ABOVE_4SS + else if (dm->support_ic_type & ODM_IC_4SS) + rate_num = 4; + #endif + else + pr_debug("%s: mismatch IC type %x\n", __func__, + dm->support_ic_type); + soml_tab->get_stats = false; + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[Decisoin state ]\n"); + phydm_soml_statistics(dm, soml_tab->soml_on_off); + if (*dm->channel <= 14) { + /* @[Search 1st and 2nd rate by counter] */ + for (i = 0; i < rate_num; i++) { + ss_shift = (i << 3); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*ht_cnt_on HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (ss_shift), (ss_shift + 7), + soml_tab->ht_cnt_on[ss_shift + 0], + soml_tab->ht_cnt_on[ss_shift + 1], + soml_tab->ht_cnt_on[ss_shift + 2], + soml_tab->ht_cnt_on[ss_shift + 3], + soml_tab->ht_cnt_on[ss_shift + 4], + soml_tab->ht_cnt_on[ss_shift + 5], + soml_tab->ht_cnt_on[ss_shift + 6], + soml_tab->ht_cnt_on[ss_shift + 7]); + } + + for (i = 0; i < rate_num; i++) { + ss_shift = (i << 3); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*ht_cnt_off HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (ss_shift), (ss_shift + 7), + soml_tab->ht_cnt_off[ss_shift + 0], + soml_tab->ht_cnt_off[ss_shift + 1], + soml_tab->ht_cnt_off[ss_shift + 2], + soml_tab->ht_cnt_off[ss_shift + 3], + soml_tab->ht_cnt_off[ss_shift + 4], + soml_tab->ht_cnt_off[ss_shift + 5], + soml_tab->ht_cnt_off[ss_shift + 6], + soml_tab->ht_cnt_off[ss_shift + 7]); + } + + for (i = 0; i < rate_num; i++) { + ss_shift = (i << 3); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*ht_crc_ok_cnt_on HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (ss_shift), (ss_shift + 7), + soml_tab->ht_crc_ok_cnt_on[ss_shift + 0], + soml_tab->ht_crc_ok_cnt_on[ss_shift + 1], + soml_tab->ht_crc_ok_cnt_on[ss_shift + 2], + soml_tab->ht_crc_ok_cnt_on[ss_shift + 3], + soml_tab->ht_crc_ok_cnt_on[ss_shift + 4], + soml_tab->ht_crc_ok_cnt_on[ss_shift + 5], + soml_tab->ht_crc_ok_cnt_on[ss_shift + 6], + soml_tab->ht_crc_ok_cnt_on[ss_shift + 7]); + } + + for (i = 0; i < rate_num; i++) { + ss_shift = (i << 3); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*ht_crc_fail_cnt_on HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (ss_shift), (ss_shift + 7), + soml_tab->ht_crc_fail_cnt_on[ss_shift + 0], + soml_tab->ht_crc_fail_cnt_on[ss_shift + 1], + soml_tab->ht_crc_fail_cnt_on[ss_shift + 2], + soml_tab->ht_crc_fail_cnt_on[ss_shift + 3], + soml_tab->ht_crc_fail_cnt_on[ss_shift + 4], + soml_tab->ht_crc_fail_cnt_on[ss_shift + 5], + soml_tab->ht_crc_fail_cnt_on[ss_shift + 6], + soml_tab->ht_crc_fail_cnt_on[ss_shift + 7]); + } + + for (i = 0; i < rate_num; i++) { + ss_shift = (i << 3); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*ht_crc_ok_cnt_off HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (ss_shift), (ss_shift + 7), + soml_tab->ht_crc_ok_cnt_off[ss_shift + 0], + soml_tab->ht_crc_ok_cnt_off[ss_shift + 1], + soml_tab->ht_crc_ok_cnt_off[ss_shift + 2], + soml_tab->ht_crc_ok_cnt_off[ss_shift + 3], + soml_tab->ht_crc_ok_cnt_off[ss_shift + 4], + soml_tab->ht_crc_ok_cnt_off[ss_shift + 5], + soml_tab->ht_crc_ok_cnt_off[ss_shift + 6], + soml_tab->ht_crc_ok_cnt_off[ss_shift + 7]); + } + + for (i = 0; i < rate_num; i++) { + ss_shift = (i << 3); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*ht_crc_fail_cnt_off HT MCS[%d :%d ] = {%d, %d, %d, %d, %d, %d, %d, %d}\n", + (ss_shift), (ss_shift + 7), + soml_tab->ht_crc_fail_cnt_off[ss_shift + 0], + soml_tab->ht_crc_fail_cnt_off[ss_shift + 1], + soml_tab->ht_crc_fail_cnt_off[ss_shift + 2], + soml_tab->ht_crc_fail_cnt_off[ss_shift + 3], + soml_tab->ht_crc_fail_cnt_off[ss_shift + 4], + soml_tab->ht_crc_fail_cnt_off[ss_shift + 5], + soml_tab->ht_crc_fail_cnt_off[ss_shift + 6], + soml_tab->ht_crc_fail_cnt_off[ss_shift + 7]); + } + for (i = ODM_RATEMCS0; i <= ODM_RATEMCS15; i++) { + ht_total_cnt_on += soml_tab->ht_cnt_on[i - mcs0]; + ht_total_cnt_off += soml_tab->ht_cnt_off[i - mcs0]; + total_ht_rate_on += (soml_tab->ht_cnt_on[i - mcs0] * + phy_rate_table[i]); + total_ht_rate_off += (soml_tab->ht_cnt_off[i - mcs0] * + phy_rate_table[i]); + if (soml_tab->ht_cnt_on[i - mcs0] > cnt_max_on) { + cnt_max_on = soml_tab->ht_cnt_on[i - mcs0]; + max_idx_on = i - mcs0; + } + + if (soml_tab->ht_cnt_off[i - mcs0] > cnt_max_off) { + cnt_max_off = soml_tab->ht_cnt_off[i - mcs0]; + max_idx_off = i - mcs0; + } + } + total_ht_rate_on = total_ht_rate_on << 3; + total_ht_rate_off = total_ht_rate_off << 3; + rate_per_pkt_on = (ht_total_cnt_on != 0) ? + (total_ht_rate_on / ht_total_cnt_on) : 0; + rate_per_pkt_off = (ht_total_cnt_off != 0) ? + (total_ht_rate_off / ht_total_cnt_off) : 0; + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + ht_ok_max_on = soml_tab->ht_crc_ok_cnt_on[max_idx_on]; + ht_fail_max_on = soml_tab->ht_crc_fail_cnt_on[max_idx_on]; + ht_ok_max_off = soml_tab->ht_crc_ok_cnt_off[max_idx_off]; + ht_fail_max_off = soml_tab->ht_crc_fail_cnt_off[max_idx_off]; + + if (ht_fail_max_on == 0) + ht_fail_max_on = 1; + + if (ht_fail_max_off == 0) + ht_fail_max_off = 1; + + if (ht_ok_max_on > ht_fail_max_on) + on_above = true; + + if (ht_ok_max_off > ht_fail_max_off) + off_above = true; + + if (on_above && !off_above) { + crc_taget = SOML_ON; + } else if (!on_above && off_above) { + crc_taget = SOML_OFF; + } else if (on_above && off_above) { + utility_on = (ht_ok_max_on << 7) / ht_fail_max_on; + utility_off = (ht_ok_max_off << 7) / ht_fail_max_off; + crc_taget = (utility_on == utility_off) ? + (soml_tab->soml_last_state) : + ((utility_on > utility_off) ? SOML_ON : + SOML_OFF); + + } else if (!on_above && !off_above) { + if (ht_ok_max_on == 0) + ht_ok_max_on = 1; + if (ht_ok_max_off == 0) + ht_ok_max_off = 1; + utility_on = (ht_fail_max_on << 7) / ht_ok_max_on; + utility_off = (ht_fail_max_off << 7) / ht_ok_max_off; + crc_taget = (utility_on == utility_off) ? + (soml_tab->soml_last_state) : + ((utility_on < utility_off) ? SOML_ON : + SOML_OFF); + } + #endif + } else if (dm->support_ic_type == ODM_RTL8822B) { + cfo_diff_avg_a = soml_tab->cfo_diff_sum_a / soml_tab->cfo_cnt; + cfo_diff_avg_b = soml_tab->cfo_diff_sum_b / soml_tab->cfo_cnt; + soml_tab->cfo_diff_avg_a = (soml_tab->cfo_cnt != 0) ? + cfo_diff_avg_a : 0; + soml_tab->cfo_diff_avg_b = (soml_tab->cfo_cnt != 0) ? + cfo_diff_avg_b : 0; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ cfo_diff_avg_a = %d KHz; cfo_diff_avg_b = %d KHz]\n", + soml_tab->cfo_diff_avg_a, + soml_tab->cfo_diff_avg_b); + for (i = 0; i < VHT_ORDER_TYPE; i++) + num_total_qam += soml_tab->num_vht_qam[i]; + + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ ((2SS)) BPSK_QPSK_count = %d ; 16QAM_count = %d ; 64QAM_count = %d ; 256QAM_count = %d ; num_total_qam = %d]\n", + soml_tab->num_vht_qam[BPSK_QPSK], + soml_tab->num_vht_qam[QAM16], + soml_tab->num_vht_qam[QAM64], + soml_tab->num_vht_qam[QAM256], + num_total_qam); + if (((soml_tab->num_vht_qam[QAM256] * 100) > + (num_total_qam * soml_tab->qam256_dist_th)) && + cfo_diff_avg_a > soml_tab->cfo_qam256_th && + cfo_diff_avg_b > soml_tab->cfo_qam256_th) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ QAM256_ratio > %d ; cfo_diff_avg_a > %d KHz ==> SOML_OFF]\n", + soml_tab->qam256_dist_th, + soml_tab->cfo_qam256_th); + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[ Final decisoin ] : "); + phydm_soml_on_off(dm, SOML_OFF); + return; + } else if (((soml_tab->num_vht_qam[QAM64] * 100) > + (num_total_qam * soml_tab->qam64_dist_th)) && + (cfo_diff_avg_a > soml_tab->cfo_qam64_th) && + (cfo_diff_avg_b > soml_tab->cfo_qam64_th)) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ QAM64_ratio > %d ; cfo_diff_avg_a > %d KHz ==> SOML_OFF]\n", + soml_tab->qam64_dist_th, + soml_tab->cfo_qam64_th); + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[ Final decisoin ] : "); + phydm_soml_on_off(dm, SOML_OFF); + return; + } else if (((soml_tab->num_vht_qam[QAM16] * 100) > + (num_total_qam * soml_tab->qam16_dist_th)) && + (cfo_diff_avg_a > soml_tab->cfo_qam16_th) && + (cfo_diff_avg_b > soml_tab->cfo_qam16_th)) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ QAM16_ratio > %d ; cfo_diff_avg_a > %d KHz ==> SOML_OFF]\n", + soml_tab->qam16_dist_th, + soml_tab->cfo_qam16_th); + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[ Final decisoin ] : "); + phydm_soml_on_off(dm, SOML_OFF); + return; + } else if (((soml_tab->num_vht_qam[BPSK_QPSK] * 100) > + (num_total_qam * soml_tab->bpsk_qpsk_dist_th)) && + (cfo_diff_avg_a > soml_tab->cfo_qpsk_th) && + (cfo_diff_avg_b > soml_tab->cfo_qpsk_th)) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ BPSK_QPSK_ratio > %d ; cfo_diff_avg_a > %d KHz ==> SOML_OFF]\n", + soml_tab->bpsk_qpsk_dist_th, + soml_tab->cfo_qpsk_th); + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[ Final decisoin ] : "); + phydm_soml_on_off(dm, SOML_OFF); + return; + } + + for (i = 0; i < rate_num; i++) { + ss_shift = 10 * i; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ vht_cnt_on VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d} ]\n", + (i + 1), + soml_tab->vht_cnt_on[ss_shift + 0], + soml_tab->vht_cnt_on[ss_shift + 1], + soml_tab->vht_cnt_on[ss_shift + 2], + soml_tab->vht_cnt_on[ss_shift + 3], + soml_tab->vht_cnt_on[ss_shift + 4], + soml_tab->vht_cnt_on[ss_shift + 5], + soml_tab->vht_cnt_on[ss_shift + 6], + soml_tab->vht_cnt_on[ss_shift + 7], + soml_tab->vht_cnt_on[ss_shift + 8], + soml_tab->vht_cnt_on[ss_shift + 9]); + } + + for (i = 0; i < rate_num; i++) { + ss_shift = 10 * i; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ vht_cnt_off VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d} ]\n", + (i + 1), + soml_tab->vht_cnt_off[ss_shift + 0], + soml_tab->vht_cnt_off[ss_shift + 1], + soml_tab->vht_cnt_off[ss_shift + 2], + soml_tab->vht_cnt_off[ss_shift + 3], + soml_tab->vht_cnt_off[ss_shift + 4], + soml_tab->vht_cnt_off[ss_shift + 5], + soml_tab->vht_cnt_off[ss_shift + 6], + soml_tab->vht_cnt_off[ss_shift + 7], + soml_tab->vht_cnt_off[ss_shift + 8], + soml_tab->vht_cnt_off[ss_shift + 9]); + } + + for (i = 0; i < rate_num; i++) { + ss_shift = 10 * i; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*vht_crc_ok_cnt_on VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}\n", + (i + 1), + soml_tab->vht_crc_ok_cnt_on[ss_shift + 0], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 1], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 2], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 3], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 4], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 5], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 6], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 7], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 8], + soml_tab->vht_crc_ok_cnt_on[ss_shift + 9]); + } + for (i = 0; i < rate_num; i++) { + ss_shift = 10 * i; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*vht_crc_fail_cnt_on VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}\n", + (i + 1), + soml_tab->vht_crc_fail_cnt_on[ss_shift + 0], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 1], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 2], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 3], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 4], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 5], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 6], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 7], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 8], + soml_tab->vht_crc_fail_cnt_on[ss_shift + 9]); + } + for (i = 0; i < rate_num; i++) { + ss_shift = 10 * i; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*vht_crc_ok_cnt_off VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}\n", + (i + 1), + soml_tab->vht_crc_ok_cnt_off[ss_shift + 0], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 1], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 2], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 3], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 4], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 5], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 6], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 7], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 8], + soml_tab->vht_crc_ok_cnt_off[ss_shift + 9]); + } + for (i = 0; i < rate_num; i++) { + ss_shift = 10 * i; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "*vht_crc_fail_cnt_off VHT-%d ss MCS[0:9] = {%d, %d, %d, %d, %d, %d, %d, %d, %d, %d}\n", + (i + 1), + soml_tab->vht_crc_fail_cnt_off[ss_shift + 0], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 1], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 2], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 3], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 4], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 5], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 6], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 7], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 8], + soml_tab->vht_crc_fail_cnt_off[ss_shift + 9]); + } + + for (i = ODM_RATEVHTSS2MCS0; i <= ODM_RATEVHTSS2MCS9; i++) { + vht_total_cnt_on += soml_tab->vht_cnt_on[i - vht0]; + vht_total_cnt_off += soml_tab->vht_cnt_off[i - vht0]; + total_vht_rate_on += (soml_tab->vht_cnt_on[i - vht0] * + vht_phy_rate_table[i - vht0]); + total_vht_rate_off += (soml_tab->vht_cnt_off[i - vht0] * + vht_phy_rate_table[i - vht0]); + + if (soml_tab->vht_cnt_on[i - vht0] > cnt_max_on) { + cnt_max_on = soml_tab->vht_cnt_on[i - vht0]; + max_idx_on = i - vht0; + } + + if (soml_tab->vht_cnt_off[i - vht0] > cnt_max_off) { + cnt_max_off = soml_tab->vht_cnt_off[i - vht0]; + max_idx_off = i - vht0; + } + } + total_vht_rate_on = total_vht_rate_on << 3; + total_vht_rate_off = total_vht_rate_off << 3; + rate_per_pkt_on = (vht_total_cnt_on != 0) ? + (total_vht_rate_on / vht_total_cnt_on) : 0; + rate_per_pkt_off = (vht_total_cnt_off != 0) ? + (total_vht_rate_off / vht_total_cnt_off) : 0; + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + vht_ok_max_on = soml_tab->vht_crc_ok_cnt_on[max_idx_on]; + vht_fail_max_on = soml_tab->vht_crc_fail_cnt_on[max_idx_on]; + vht_ok_max_off = soml_tab->vht_crc_ok_cnt_off[max_idx_off]; + vht_fail_max_off = soml_tab->vht_crc_fail_cnt_off[max_idx_off]; + + if (vht_fail_max_on == 0) + vht_fail_max_on = 1; + + if (vht_fail_max_off == 0) + vht_fail_max_off = 1; + + if (vht_ok_max_on > vht_fail_max_on) + on_above = true; + + if (vht_ok_max_off > vht_fail_max_off) + off_above = true; + + if (on_above && !off_above) { + crc_taget = SOML_ON; + } else if (!on_above && off_above) { + crc_taget = SOML_OFF; + } else if (on_above && off_above) { + utility_on = (vht_ok_max_on << 7) / vht_fail_max_on; + utility_off = (vht_ok_max_off << 7) / vht_fail_max_off; + crc_taget = (utility_on == utility_off) ? + (soml_tab->soml_last_state) : + ((utility_on > utility_off) ? SOML_ON : + SOML_OFF); + + } else if (!on_above && !off_above) { + if (vht_ok_max_on == 0) + vht_ok_max_on = 1; + if (vht_ok_max_off == 0) + vht_ok_max_off = 1; + utility_on = (vht_fail_max_on << 7) / vht_ok_max_on; + utility_off = (vht_fail_max_off << 7) / vht_ok_max_off; + crc_taget = (utility_on == utility_off) ? + (soml_tab->soml_last_state) : + ((utility_on < utility_off) ? SOML_ON : + SOML_OFF); + } + #endif + + } + + /* @[Decision] */ + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ rate_per_pkt_on = %d ; rate_per_pkt_off = %d ]\n", + rate_per_pkt_on, rate_per_pkt_off); + #if (DM_ODM_SUPPORT_TYPE == ODM_AP) + if (max_idx_on == max_idx_off && max_idx_on != 0) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ max_idx_on == max_idx_off ]\n"); + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ max_idx = %d, crc_utility_on = %d, crc_utility_off = %d, crc_target = %d]\n", + max_idx_on, utility_on, utility_off, + crc_taget); + next_on_off = crc_taget; + } else + #endif + if (rate_per_pkt_on > rate_per_pkt_off) { + next_on_off = SOML_ON; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ rate_per_pkt_on > rate_per_pkt_off ==> SOML_ON ]\n"); + } else if (rate_per_pkt_on < rate_per_pkt_off) { + next_on_off = SOML_OFF; + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ rate_per_pkt_on < rate_per_pkt_off ==> SOML_OFF ]\n"); + } else { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ stay at soml_last_state ]\n"); + next_on_off = soml_tab->soml_last_state; + } + + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[ Final decisoin ] : "); + phydm_soml_on_off(dm, next_on_off); + soml_tab->soml_last_state = next_on_off; +} + +void phydm_adsl(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + if (dm->support_ic_type & PHYDM_ADAPTIVE_SOML_IC) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, "soml_state_cnt =((%d))\n", + soml_tab->soml_state_cnt); + /*Traning state: 0(alt) 1(ori) 2(alt) 3(ori)===============*/ + if (soml_tab->soml_state_cnt < + (soml_tab->soml_train_num << 1)) { + if (soml_tab->soml_state_cnt == 0) + phydm_adsl_init_state(dm); + else if ((soml_tab->soml_state_cnt % 2) != 0) + phydm_adsl_odd_state(dm); + else if ((soml_tab->soml_state_cnt % 2) == 0) + phydm_adsl_even_state(dm); + } else { + phydm_adsl_decision_state(dm); + } + } +} + +void phydm_adaptive_soml_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + soml_tab->soml_state_cnt = 0; + soml_tab->is_soml_method_enable = 0; + soml_tab->soml_counter = 0; +} + +void phydm_set_adsl_val(void *dm_void, u32 *val_buf, u8 val_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (!(dm->support_ability & ODM_BB_ADAPTIVE_SOML)) + return; + + if (val_len != 1) { + PHYDM_DBG(dm, ODM_COMP_API, "[Error][ADSL]Need val_len=1\n"); + return; + } + + phydm_soml_on_off(dm, (u8)val_buf[1]); +} + +void phydm_soml_crc_acq(void *dm_void, u8 rate_id, boolean crc32, u32 length) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 offset = 0; + + if (!(dm->support_ability & ODM_BB_ADAPTIVE_SOML)) + return; + + if (!soml_tab->get_stats) + return; + if (length < 1400) + return; + + if (soml_tab->soml_on_off == SOML_ON) { + if (rate_id >= ODM_RATEMCS0 && rate_id <= ODM_RATEMCS15) { + offset = rate_id - ODM_RATEMCS0; + if (crc32 == CRC_OK) + soml_tab->ht_crc_ok_cnt_on[offset]++; + else if (crc32 == CRC_FAIL) + soml_tab->ht_crc_fail_cnt_on[offset]++; + } else if (rate_id >= ODM_RATEVHTSS1MCS0 && + rate_id <= ODM_RATEVHTSS2MCS9) { + offset = rate_id - ODM_RATEVHTSS1MCS0; + if (crc32 == CRC_OK) + soml_tab->vht_crc_ok_cnt_on[offset]++; + else if (crc32 == CRC_FAIL) + soml_tab->vht_crc_fail_cnt_on[offset]++; + } + } else if (soml_tab->soml_on_off == SOML_OFF) { + if (rate_id >= ODM_RATEMCS0 && rate_id <= ODM_RATEMCS15) { + offset = rate_id - ODM_RATEMCS0; + if (crc32 == CRC_OK) + soml_tab->ht_crc_ok_cnt_off[offset]++; + else if (crc32 == CRC_FAIL) + soml_tab->ht_crc_fail_cnt_off[offset]++; + } else if (rate_id >= ODM_RATEVHTSS1MCS0 && + rate_id <= ODM_RATEVHTSS2MCS9) { + offset = rate_id - ODM_RATEVHTSS1MCS0; + if (crc32 == CRC_OK) + soml_tab->vht_crc_ok_cnt_off[offset]++; + else if (crc32 == CRC_FAIL) + soml_tab->vht_crc_fail_cnt_off[offset]++; + } + } +} + +void phydm_soml_bytes_acq(void *dm_void, u8 rate_id, u32 length) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + u8 offset = 0; + + if (!(dm->support_ability & ODM_BB_ADAPTIVE_SOML)) + return; + + if (rate_id >= ODM_RATEMCS0 && rate_id <= ODM_RATEMCS31) { + offset = rate_id - ODM_RATEMCS0; + if (offset > (HT_RATE_IDX - 1)) + offset = HT_RATE_IDX - 1; + + soml_tab->ht_byte[offset] += (u16)length; + } else if (rate_id >= ODM_RATEVHTSS1MCS0 && + rate_id <= ODM_RATEVHTSS4MCS9) { + offset = rate_id - ODM_RATEVHTSS1MCS0; + if (offset > (VHT_RATE_IDX - 1)) + offset = VHT_RATE_IDX - 1; + + soml_tab->vht_byte[offset] += (u16)length; + } +} + +#if defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) +static void pre_phydm_adaptive_soml_callback(unsigned long task_dm) +{ + struct dm_struct *dm = (struct dm_struct *)task_dm; + struct rtl8192cd_priv *priv = dm->priv; + struct priv_shared_info *pshare = priv->pshare; + + if (!(priv->drv_state & DRV_STATE_OPEN)) + return; + if (pshare->bDriverStopped || pshare->bSurpriseRemoved) { + printk("[%s] bDriverStopped(%d) OR bSurpriseRemoved(%d)\n", + __FUNCTION__, pshare->bDriverStopped, + pshare->bSurpriseRemoved); + return; + } + + rtw_enqueue_timer_event(priv, &pshare->adaptive_soml_event, + ENQUEUE_TO_TAIL); +} + +void phydm_adaptive_soml_timers_usb(void *dm_void, u8 state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + struct rtl8192cd_priv *priv = dm->priv; + + if (state == INIT_SOML_TIMMER) { + init_timer(&soml_tab->phydm_adaptive_soml_timer); + soml_tab->phydm_adaptive_soml_timer.data = (unsigned long)dm; + soml_tab->phydm_adaptive_soml_timer.function = pre_phydm_adaptive_soml_callback; + INIT_TIMER_EVENT_ENTRY(&priv->pshare->adaptive_soml_event, + phydm_adaptive_soml_callback, + (unsigned long)dm); + } else if (state == CANCEL_SOML_TIMMER) { + odm_cancel_timer(dm, &soml_tab->phydm_adaptive_soml_timer); + } else if (state == RELEASE_SOML_TIMMER) { + odm_release_timer(dm, &soml_tab->phydm_adaptive_soml_timer); + } +} +#endif /* defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) */ + +void phydm_adaptive_soml_timers(void *dm_void, u8 state) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + if (!(dm->support_ic_type & PHYDM_ADAPTIVE_SOML_IC)) + return; + +#if defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) + struct rtl8192cd_priv *priv = dm->priv; + + if (priv->hci_type == RTL_HCI_USB) { + phydm_adaptive_soml_timers_usb(dm_void, state); + } else +#endif /* defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) */ + { + if (state == INIT_SOML_TIMMER) { + odm_initialize_timer(dm, &soml_tab->phydm_adaptive_soml_timer, + (void *)phydm_adaptive_soml_callback, NULL, + "phydm_adaptive_soml_timer"); + } else if (state == CANCEL_SOML_TIMMER) { + odm_cancel_timer(dm, &soml_tab->phydm_adaptive_soml_timer); + } else if (state == RELEASE_SOML_TIMMER) { + odm_release_timer(dm, &soml_tab->phydm_adaptive_soml_timer); + } + } +} + +void phydm_adaptive_soml_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; +#if 0 + if (!(dm->support_ability & ODM_BB_ADAPTIVE_SOML)) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[Return] Not Support Adaptive SOML\n"); + return; + } +#endif + + if (!(dm->support_ic_type & PHYDM_ADAPTIVE_SOML_IC)) + return; + + PHYDM_DBG(dm, DBG_ADPTV_SOML, "%s\n", __func__); + + soml_tab->soml_state_cnt = 0; + soml_tab->soml_delay_time = 40; + soml_tab->soml_intvl = 150; + soml_tab->soml_train_num = 4; + soml_tab->is_soml_method_enable = 0; + soml_tab->soml_counter = 0; +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + soml_tab->soml_period = 1; +#else + soml_tab->soml_period = 4; +#endif + soml_tab->soml_select = 0; + soml_tab->cfo_cnt = 0; + soml_tab->cfo_diff_sum_a = 0; + soml_tab->cfo_diff_sum_b = 0; + + soml_tab->cfo_qpsk_th = 94; + soml_tab->cfo_qam16_th = 38; + soml_tab->cfo_qam64_th = 17; + soml_tab->cfo_qam256_th = 7; + + soml_tab->bpsk_qpsk_dist_th = 20; + soml_tab->qam16_dist_th = 20; + soml_tab->qam64_dist_th = 20; + soml_tab->qam256_dist_th = 20; + + if (dm->support_ic_type & (ODM_RTL8197F | ODM_RTL8192F)) + odm_set_bb_reg(dm, 0x988, BIT(25), 1); +} + +void phydm_adaptive_soml(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + if (!(dm->support_ability & ODM_BB_ADAPTIVE_SOML)) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[Return!!!] Not Support Adaptive SOML Function\n"); + return; + } + + if (dm->pause_ability & ODM_BB_ADAPTIVE_SOML) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, "Return: Pause ADSL in LV=%d\n", + dm->pause_lv_table.lv_adsl); + return; + } + + if (soml_tab->soml_counter < soml_tab->soml_period) { + soml_tab->soml_counter++; + return; + } + soml_tab->soml_counter = 0; + soml_tab->soml_state_cnt = 0; + soml_tab->cfo_cnt = 0; + soml_tab->cfo_diff_sum_a = 0; + soml_tab->cfo_diff_sum_b = 0; + + phydm_soml_reset_qam(dm); + + if (soml_tab->soml_select == 0) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, + "[ Adaptive SOML Training !!!]\n"); + } else if (soml_tab->soml_select == 1) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[ Stop Adaptive SOML !!!]\n"); + phydm_soml_on_off(dm, SOML_ON); + return; + } else if (soml_tab->soml_select == 2) { + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[ Stop Adaptive SOML !!!]\n"); + phydm_soml_on_off(dm, SOML_OFF); + return; + } + + if (dm->support_ic_type & PHYDM_ADAPTIVE_SOML_IC) + phydm_adsl(dm); +} + +void phydm_enable_adaptive_soml(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[%s]\n", __func__); + dm->support_ability |= ODM_BB_ADAPTIVE_SOML; + phydm_soml_on_off(dm, SOML_ON); +} + +void phydm_stop_adaptive_soml(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_ADPTV_SOML, "[%s]\n", __func__); + dm->support_ability &= ~ODM_BB_ADAPTIVE_SOML; + phydm_soml_on_off(dm, SOML_ON); +} + +void phydm_adaptive_soml_para_set(void *dm_void, u8 train_num, u8 intvl, + u8 period, u8 delay_time) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct adaptive_soml *soml_tab = &dm->dm_soml_table; + + soml_tab->soml_train_num = train_num; + soml_tab->soml_intvl = intvl; + soml_tab->soml_period = period; + soml_tab->soml_delay_time = delay_time; +} +#endif /* @end of CONFIG_ADAPTIVE_SOML*/ + +void phydm_init_soft_ml_setting(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 soml_mask = BIT(31) | BIT(30) | BIT(29) | BIT(28); + +#if (RTL8822B_SUPPORT == 1) + if (!*dm->mp_mode) { + if (dm->support_ic_type & ODM_RTL8822B) { +#if 0 + /*odm_set_bb_reg(dm, R_0x19a8, MASKDWORD, 0xd10a0000);*/ +#endif + phydm_somlrxhp_setting(dm, true); + dm->bsomlenabled = true; + } + } +#endif +#if (RTL8821C_SUPPORT == 1) + if (!*dm->mp_mode) { + if (dm->support_ic_type & ODM_RTL8821C) + odm_set_bb_reg(dm, R_0x19a8, soml_mask, 0xd); + } +#endif +#if (RTL8195B_SUPPORT == 1) + if (!*dm->mp_mode) { + if (dm->support_ic_type & ODM_RTL8195B) + odm_set_bb_reg(dm, R_0x19a8, soml_mask, 0xd); + } +#endif +} diff --git a/hal/phydm/phydm_soml.h b/hal/phydm/phydm_soml.h new file mode 100644 index 0000000..e2c6e17 --- /dev/null +++ b/hal/phydm/phydm_soml.h @@ -0,0 +1,199 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __PHYDMSOML_H__ +#define __PHYDMSOML_H__ + +/*@#define ADAPTIVE_SOML_VERSION "1.0" Byte counter version*/ +#define ADAPTIVE_SOML_VERSION "2.0" /*@add avg. phy rate decision 20180126*/ + +#define PHYDM_ADAPTIVE_SOML_IC (ODM_RTL8822B | ODM_RTL8197F | ODM_RTL8192F) +/*@jj add 20170822*/ + +#define INIT_SOML_TIMMER 0 +#define CANCEL_SOML_TIMMER 1 +#define RELEASE_SOML_TIMMER 2 + +#define SOML_RSSI_TH_HIGH 25 +#define SOML_RSSI_TH_LOW 20 + +#define HT_RATE_IDX 16 +#define VHT_RATE_IDX 20 + +#define HT_ORDER_TYPE 3 +#define VHT_ORDER_TYPE 4 + +#define CRC_FAIL 1 +#define CRC_OK 0 + +#if 0 +#define CFO_QPSK_TH 20 +#define CFO_QAM16_TH 20 +#define CFO_QAM64_TH 20 +#define CFO_QAM256_TH 20 + +#define BPSK_QPSK_DIST 20 +#define QAM16_DIST 30 +#define QAM64_DIST 30 +#define QAM256_DIST 20 +#endif +#define HT_TYPE 1 +#define VHT_TYPE 2 + +#define SOML_ON 1 +#define SOML_OFF 0 + +#ifdef CONFIG_ADAPTIVE_SOML + +struct adaptive_soml { + u32 rvrt_val; /*all rvrt_val for pause API must set to u32*/ + boolean is_soml_method_enable; + boolean get_stats; + u8 soml_on_off; + u8 soml_state_cnt; + u8 soml_delay_time; + u8 soml_intvl; + u8 soml_train_num; + u8 soml_counter; + u8 soml_period; + u8 soml_select; + u8 soml_last_state; + u8 cfo_qpsk_th; + u8 cfo_qam16_th; + u8 cfo_qam64_th; + u8 cfo_qam256_th; + u8 bpsk_qpsk_dist_th; + u8 qam16_dist_th; + u8 qam64_dist_th; + u8 qam256_dist_th; + u8 cfo_cnt; + s32 cfo_diff_a; + s32 cfo_diff_b; + s32 cfo_diff_sum_a; + s32 cfo_diff_sum_b; + s32 cfo_diff_avg_a; + s32 cfo_diff_avg_b; + u16 ht_cnt[HT_RATE_IDX]; + u16 pre_ht_cnt[HT_RATE_IDX]; + u16 ht_cnt_on[HT_RATE_IDX]; + u16 ht_cnt_off[HT_RATE_IDX]; + u16 ht_crc_ok_cnt_on[HT_RATE_IDX]; + u16 ht_crc_fail_cnt_on[HT_RATE_IDX]; + u16 ht_crc_ok_cnt_off[HT_RATE_IDX]; + u16 ht_crc_fail_cnt_off[HT_RATE_IDX]; + u16 vht_crc_ok_cnt_on[VHT_RATE_IDX]; + u16 vht_crc_fail_cnt_on[VHT_RATE_IDX]; + u16 vht_crc_ok_cnt_off[VHT_RATE_IDX]; + u16 vht_crc_fail_cnt_off[VHT_RATE_IDX]; + + u16 vht_cnt[VHT_RATE_IDX]; + u16 pre_vht_cnt[VHT_RATE_IDX]; + u16 vht_cnt_on[VHT_RATE_IDX]; + u16 vht_cnt_off[VHT_RATE_IDX]; + + u16 num_ht_qam[HT_ORDER_TYPE]; + u16 ht_byte[HT_RATE_IDX]; + u16 pre_ht_byte[HT_RATE_IDX]; + u16 ht_byte_on[HT_RATE_IDX]; + u16 ht_byte_off[HT_RATE_IDX]; + u16 num_vht_qam[VHT_ORDER_TYPE]; + u16 vht_byte[VHT_RATE_IDX]; + u16 pre_vht_byte[VHT_RATE_IDX]; + u16 vht_byte_on[VHT_RATE_IDX]; + u16 vht_byte_off[VHT_RATE_IDX]; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#if USE_WORKITEM + RT_WORK_ITEM phydm_adaptive_soml_workitem; +#endif +#endif + struct phydm_timer_list phydm_adaptive_soml_timer; + +}; + +enum qam_order { + BPSK_QPSK = 0, + QAM16 = 1, + QAM64 = 2, + QAM256 = 3 +}; + +void phydm_dynamicsoftmletting(void *dm_void); + +void phydm_soml_on_off(void *dm_void, u8 swch); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void phydm_adaptive_soml_callback(struct phydm_timer_list *timer); + +void phydm_adaptive_soml_workitem_callback(void *context); + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) +void phydm_adaptive_soml_callback(void *dm_void); + +void phydm_adaptive_soml_workitem_callback(void *context); + +#else +void phydm_adaptive_soml_callback(void *dm_void); +#endif + +void phydm_rx_rate_for_soml(void *dm_void, void *pkt_info_void); + +void phydm_rx_qam_for_soml(void *dm_void, void *pkt_info_void); + +void phydm_soml_reset_rx_rate(void *dm_void); + +void phydm_soml_reset_qam(void *dm_void); + +void phydm_soml_cfo_process(void *dm_void, s32 *diff_a, s32 *diff_b); + +void phydm_soml_debug(void *dm_void, char input[][16], u32 *_used, + char *output, u32 *_out_len); + +void phydm_soml_statistics(void *dm_void, u8 on_off_state); + +void phydm_adsl(void *dm_void); + +void phydm_adaptive_soml_reset(void *dm_void); + +void phydm_set_adsl_val(void *dm_void, u32 *val_buf, u8 val_len); + +void phydm_soml_crc_acq(void *dm_void, u8 rate_id, boolean crc32, u32 length); + +void phydm_soml_bytes_acq(void *dm_void, u8 rate_id, u32 length); + +void phydm_adaptive_soml_timers(void *dm_void, u8 state); + +void phydm_adaptive_soml_init(void *dm_void); + +void phydm_adaptive_soml(void *dm_void); + +void phydm_enable_adaptive_soml(void *dm_void); + +void phydm_stop_adaptive_soml(void *dm_void); + +void phydm_adaptive_soml_para_set(void *dm_void, u8 train_num, u8 intvl, + u8 period, u8 delay_time); +#endif +void phydm_init_soft_ml_setting(void *dm_void); +#endif /*@#ifndef __PHYDMSOML_H__*/ diff --git a/hal/phydm/phydm_types.h b/hal/phydm/phydm_types.h new file mode 100644 index 0000000..4db8da5 --- /dev/null +++ b/hal/phydm/phydm_types.h @@ -0,0 +1,413 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __ODM_TYPES_H__ +#define __ODM_TYPES_H__ + +/*Define Different SW team support*/ +#define ODM_AP 0x01 /*BIT(0)*/ +#define ODM_CE 0x04 /*BIT(2)*/ +#define ODM_WIN 0x08 /*BIT(3)*/ +#define ODM_ADSL 0x10 +/*BIT(4)*/ /*already combine with ODM_AP, and is nouse now*/ +#define ODM_IOT 0x20 /*BIT(5)*/ + +/*For FW API*/ +#define __iram_odm_func__ +#define __odm_func__ +#define __odm_func_aon__ + +/*Deifne HW endian support*/ +#define ODM_ENDIAN_BIG 0 +#define ODM_ENDIAN_LITTLE 1 + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #define GET_PDM_ODM(__padapter) ((struct dm_struct*)(&(GET_HAL_DATA(__padapter))->DM_OutSrc)) +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #define GET_PDM_ODM(__padapter) ((struct dm_struct *)(&(GET_HAL_DATA(__padapter))->odmpriv)) +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + #define GET_PDM_ODM(__padapter) ((struct dm_struct*)(&__padapter->pshare->_dmODM)) +#endif + +#if (DM_ODM_SUPPORT_TYPE != ODM_WIN) + #if defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) + /* enable PCI & USB HCI at the same time */ + #define RT_PCI_USB_INTERFACE 1 + #define RT_PCI_INTERFACE RT_PCI_USB_INTERFACE + #define RT_USB_INTERFACE RT_PCI_USB_INTERFACE + #define RT_SDIO_INTERFACE 3 + #else + #define RT_PCI_INTERFACE 1 + #define RT_USB_INTERFACE 2 + #define RT_SDIO_INTERFACE 3 + #endif +#endif + +enum hal_status { + HAL_STATUS_SUCCESS, + HAL_STATUS_FAILURE, +#if 0 + RT_STATUS_PENDING, + RT_STATUS_RESOURCE, + RT_STATUS_INVALID_CONTEXT, + RT_STATUS_INVALID_PARAMETER, + RT_STATUS_NOT_SUPPORT, + RT_STATUS_OS_API_FAILED, +#endif +}; + +#if (DM_ODM_SUPPORT_TYPE != ODM_WIN) + +#define VISTA_USB_RX_REVISE 0 + +/* + * Declare for ODM spin lock definition temporarily fro compile pass. + */ +enum rt_spinlock_type { + RT_TX_SPINLOCK = 1, + RT_RX_SPINLOCK = 2, + RT_RM_SPINLOCK = 3, + RT_CAM_SPINLOCK = 4, + RT_SCAN_SPINLOCK = 5, + RT_LOG_SPINLOCK = 7, + RT_BW_SPINLOCK = 8, + RT_CHNLOP_SPINLOCK = 9, + RT_RF_OPERATE_SPINLOCK = 10, + RT_INITIAL_SPINLOCK = 11, + RT_RF_STATE_SPINLOCK = 12, + /* For RF state. Added by Bruce, 2007-10-30. */ +#if VISTA_USB_RX_REVISE + RT_USBRX_CONTEXT_SPINLOCK = 13, + RT_USBRX_POSTPROC_SPINLOCK = 14, + /* protect data of adapter->IndicateW/ IndicateR */ +#endif + /* Shall we define Ndis 6.2 SpinLock Here ? */ + RT_PORT_SPINLOCK = 16, + RT_VNIC_SPINLOCK = 17, + RT_HVL_SPINLOCK = 18, + RT_H2C_SPINLOCK = 20, + /* For H2C cmd. Added by tynli. 2009.11.09. */ + + rt_bt_data_spinlock = 25, + + RT_WAPI_OPTION_SPINLOCK = 26, + RT_WAPI_RX_SPINLOCK = 27, + + /* add for 92D CCK control issue */ + RT_CCK_PAGEA_SPINLOCK = 28, + RT_BUFFER_SPINLOCK = 29, + RT_CHANNEL_AND_BANDWIDTH_SPINLOCK = 30, + RT_GEN_TEMP_BUF_SPINLOCK = 31, + RT_AWB_SPINLOCK = 32, + RT_FW_PS_SPINLOCK = 33, + RT_HW_TIMER_SPIN_LOCK = 34, + RT_MPT_WI_SPINLOCK = 35, + RT_P2P_SPIN_LOCK = 36, /* Protect P2P context */ + RT_DBG_SPIN_LOCK = 37, + RT_IQK_SPINLOCK = 38, + RT_PENDED_OID_SPINLOCK = 39, + RT_CHNLLIST_SPINLOCK = 40, + RT_INDIC_SPINLOCK = 41, /* protect indication */ + RT_RFD_SPINLOCK = 42, + RT_SYNC_IO_CNT_SPINLOCK = 43, + RT_LAST_SPINLOCK, +}; + +#endif + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + #define sta_info _RT_WLAN_STA + #define __func__ __FUNCTION__ + #define PHYDM_TESTCHIP_SUPPORT TESTCHIP_SUPPORT + #define MASKH3BYTES 0xffffff00 + #define SUCCESS 0 + #define FAIL (-1) + + #define u8 u1Byte + #define s8 s1Byte + + #define u16 u2Byte + #define s16 s2Byte + + #define u32 u4Byte + #define s32 s4Byte + + #define u64 u8Byte + #define s64 s8Byte + + #define phydm_timer_list _RT_TIMER + + // for power limit table + enum odm_pw_lmt_regulation_type { + PW_LMT_REGU_FCC = 0, + PW_LMT_REGU_ETSI = 1, + PW_LMT_REGU_MKK = 2, + PW_LMT_REGU_WW13 = 3, + PW_LMT_REGU_IC = 4, + PW_LMT_REGU_KCC = 5, + PW_LMT_REGU_ACMA = 6, + PW_LMT_REGU_CHILE = 7, + PW_LMT_REGU_UKRAINE = 8, + PW_LMT_REGU_MEXICO = 9, + PW_LMT_REGU_CN = 10 + }; + + enum odm_pw_lmt_band_type { + PW_LMT_BAND_2_4G = 0, + PW_LMT_BAND_5G = 1 + }; + + enum odm_pw_lmt_bandwidth_type { + PW_LMT_BW_20M = 0, + PW_LMT_BW_40M = 1, + PW_LMT_BW_80M = 2, + PW_LMT_BW_160M = 3 + }; + + enum odm_pw_lmt_ratesection_type { + PW_LMT_RS_CCK = 0, + PW_LMT_RS_OFDM = 1, + PW_LMT_RS_HT = 2, + PW_LMT_RS_VHT = 3 + }; + + enum odm_pw_lmt_rfpath_type { + PW_LMT_PH_1T = 0, + PW_LMT_PH_2T = 1, + PW_LMT_PH_3T = 2, + PW_LMT_PH_4T = 3 + }; + +#elif (DM_ODM_SUPPORT_TYPE == ODM_AP) + #include "../typedef.h" + + #ifdef CONFIG_PCI_HCI + #if defined(CONFIG_RTL_TRIBAND_SUPPORT) && defined(CONFIG_USB_HCI) + #define DEV_BUS_TYPE RT_PCI_USB_INTERFACE + #else + #define DEV_BUS_TYPE RT_PCI_INTERFACE + #endif + #endif + + #if (defined(TESTCHIP_SUPPORT)) + #define PHYDM_TESTCHIP_SUPPORT 1 + #else + #define PHYDM_TESTCHIP_SUPPORT 0 + #endif + + #define sta_info stat_info + #define boolean bool + + #define phydm_timer_list timer_list + #if defined(__ECOS) + #define s64 s8Byte + #endif +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) && defined(DM_ODM_CE_MAC80211) + + #include + + #define DEV_BUS_TYPE RT_PCI_INTERFACE + + #if defined(__LITTLE_ENDIAN) + #define ODM_ENDIAN_TYPE ODM_ENDIAN_LITTLE + #elif defined(__BIG_ENDIAN) + #define ODM_ENDIAN_TYPE ODM_ENDIAN_BIG + #else + #error + #endif + + /* define useless flag to avoid compile warning */ + #define USE_WORKITEM 0 + #define FOR_BRAZIL_PRETEST 0 + #define FPGA_TWO_MAC_VERIFICATION 0 + #define RTL8881A_SUPPORT 0 + #define PHYDM_TESTCHIP_SUPPORT 0 + + + #define RATE_ADAPTIVE_SUPPORT 0 + #define POWER_TRAINING_ACTIVE 0 + + #define sta_info rtl_sta_info + #define boolean bool + + #define phydm_timer_list timer_list + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + #include + + #ifdef CONFIG_USB_HCI + #define DEV_BUS_TYPE RT_USB_INTERFACE + #elif defined(CONFIG_PCI_HCI) + #define DEV_BUS_TYPE RT_PCI_INTERFACE + #elif defined(CONFIG_SDIO_HCI) + #define DEV_BUS_TYPE RT_SDIO_INTERFACE + #elif defined(CONFIG_GSPI_HCI) + #define DEV_BUS_TYPE RT_SDIO_INTERFACE + #endif + + + #if defined(CONFIG_LITTLE_ENDIAN) + #define ODM_ENDIAN_TYPE ODM_ENDIAN_LITTLE + #elif defined(CONFIG_BIG_ENDIAN) + #define ODM_ENDIAN_TYPE ODM_ENDIAN_BIG + #endif + + #define boolean bool + + #define SET_TX_DESC_ANTSEL_A_88E(__ptx_desc, __value) SET_BITS_TO_LE_4BYTE(__ptx_desc + 8, 24, 1, __value) + #define SET_TX_DESC_ANTSEL_B_88E(__ptx_desc, __value) SET_BITS_TO_LE_4BYTE(__ptx_desc + 8, 25, 1, __value) + #define SET_TX_DESC_ANTSEL_C_88E(__ptx_desc, __value) SET_BITS_TO_LE_4BYTE(__ptx_desc + 28, 29, 1, __value) + + /* define useless flag to avoid compile warning */ + #define USE_WORKITEM 0 + #define FOR_BRAZIL_PRETEST 0 + #define FPGA_TWO_MAC_VERIFICATION 0 + #define RTL8881A_SUPPORT 0 + + #if (defined(TESTCHIP_SUPPORT)) + #define PHYDM_TESTCHIP_SUPPORT 1 + #else + #define PHYDM_TESTCHIP_SUPPORT 0 + #endif + + #define phydm_timer_list rtw_timer_list + + // for power limit table + enum odm_pw_lmt_regulation_type { + PW_LMT_REGU_FCC = 0, + PW_LMT_REGU_ETSI = 1, + PW_LMT_REGU_MKK = 2, + PW_LMT_REGU_WW13 = 3, + PW_LMT_REGU_IC = 4, + PW_LMT_REGU_KCC = 5, + PW_LMT_REGU_ACMA = 6, + PW_LMT_REGU_CHILE = 7, + PW_LMT_REGU_UKRAINE = 8, + PW_LMT_REGU_MEXICO = 9, + PW_LMT_REGU_CN = 10 + }; + + enum odm_pw_lmt_band_type { + PW_LMT_BAND_2_4G = 0, + PW_LMT_BAND_5G = 1 + }; + + enum odm_pw_lmt_bandwidth_type { + PW_LMT_BW_20M = 0, + PW_LMT_BW_40M = 1, + PW_LMT_BW_80M = 2, + PW_LMT_BW_160M = 3 + }; + + enum odm_pw_lmt_ratesection_type { + PW_LMT_RS_CCK = 0, + PW_LMT_RS_OFDM = 1, + PW_LMT_RS_HT = 2, + PW_LMT_RS_VHT = 3 + }; + + enum odm_pw_lmt_rfpath_type { + PW_LMT_PH_1T = 0, + PW_LMT_PH_2T = 1, + PW_LMT_PH_3T = 2, + PW_LMT_PH_4T = 3 + }; + +#elif (DM_ODM_SUPPORT_TYPE == ODM_IOT) + #define boolean bool + #define true _TRUE + #define false _FALSE + + // for power limit table + enum odm_pw_lmt_regulation_type { + PW_LMT_REGU_NULL = 0, + PW_LMT_REGU_FCC = 1, + PW_LMT_REGU_ETSI = 2, + PW_LMT_REGU_MKK = 3, + PW_LMT_REGU_WW13 = 4 + }; + + enum odm_pw_lmt_band_type { + PW_LMT_BAND_NULL = 0, + PW_LMT_BAND_2_4G = 1, + PW_LMT_BAND_5G = 2 + }; + + enum odm_pw_lmt_bandwidth_type { + PW_LMT_BW_NULL = 0, + PW_LMT_BW_20M = 1, + PW_LMT_BW_40M = 2, + PW_LMT_BW_80M = 3 + }; + + enum odm_pw_lmt_ratesection_type { + PW_LMT_RS_NULL = 0, + PW_LMT_RS_CCK = 1, + PW_LMT_RS_OFDM = 2, + PW_LMT_RS_HT = 3, + PW_LMT_RS_VHT = 4 + }; + + enum odm_pw_lmt_rfpath_type { + PW_LMT_PH_NULL = 0, + PW_LMT_PH_1T = 1, + PW_LMT_PH_2T = 2, + PW_LMT_PH_3T = 3, + PW_LMT_PH_4T = 4 + }; + + #define phydm_timer_list timer_list + +#endif + +#define READ_NEXT_PAIR(v1, v2, i) do { if (i + 2 >= array_len) break; i += 2; v1 = array[i]; v2 = array[i + 1]; } while (0) +#define COND_ELSE 2 +#define COND_ENDIF 3 + +#define MASKBYTE0 0xff +#define MASKBYTE1 0xff00 +#define MASKBYTE2 0xff0000 +#define MASKBYTE3 0xff000000 +#define MASKHWORD 0xffff0000 +#define MASKLWORD 0x0000ffff +#define MASKDWORD 0xffffffff + +#define MASK7BITS 0x7f +#define MASK12BITS 0xfff +#define MASKH4BITS 0xf0000000 +#define MASK20BITS 0xfffff +#define MASK24BITS 0xffffff +#define MASKOFDM_D 0xffc00000 +#define MASKCCK 0x3f3f3f3f + +#define RFREGOFFSETMASK 0xfffff +#define RFREG_MASK 0xfffff + +#define MASKH3BYTES 0xffffff00 +#define MASKL3BYTES 0x00ffffff +#define MASKBYTE2HIGHNIBBLE 0x00f00000 +#define MASKBYTE3LOWNIBBLE 0x0f000000 +#define MASKL3BYTES 0x00ffffff + +#endif /* __ODM_TYPES_H__ */ diff --git a/hal/phydm/rtl8821c/halhwimg8821c_bb.c b/hal/phydm/rtl8821c/halhwimg8821c_bb.c new file mode 100644 index 0000000..b4800f2 --- /dev/null +++ b/hal/phydm/rtl8821c/halhwimg8821c_bb.c @@ -0,0 +1,4579 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*Image2HeaderVersion: R3 1.5.10.1*/ +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#if (RTL8821C_SUPPORT == 1) +static boolean +check_positive(struct dm_struct *dm, + const u32 condition1, + const u32 condition2, + const u32 condition3, + const u32 condition4 +) +{ + u32 cond1 = condition1, cond2 = condition2, + cond3 = condition3, cond4 = condition4; + + u8 cut_version_for_para = + (dm->cut_version == ODM_CUT_A) ? 15 : dm->cut_version; + + u8 pkg_type_for_para = + (dm->package_type == 0) ? 15 : dm->package_type; + + u32 driver1 = cut_version_for_para << 24 | + (dm->support_interface & 0xF0) << 16 | + dm->support_platform << 16 | + pkg_type_for_para << 12 | + (dm->support_interface & 0x0F) << 8 | + dm->rfe_type; + + u32 driver2 = (dm->type_glna & 0xFF) << 0 | + (dm->type_gpa & 0xFF) << 8 | + (dm->type_alna & 0xFF) << 16 | + (dm->type_apa & 0xFF) << 24; + + u32 driver3 = 0; + + u32 driver4 = (dm->type_glna & 0xFF00) >> 8 | + (dm->type_gpa & 0xFF00) | + (dm->type_alna & 0xFF00) << 8 | + (dm->type_apa & 0xFF00) << 16; + + PHYDM_DBG(dm, ODM_COMP_INIT, + "===> %s (cond1, cond2, cond3, cond4) = (0x%X 0x%X 0x%X 0x%X)\n", + __func__, cond1, cond2, cond3, cond4); + PHYDM_DBG(dm, ODM_COMP_INIT, + "===> %s (driver1, driver2, driver3, driver4) = (0x%X 0x%X 0x%X 0x%X)\n", + __func__, driver1, driver2, driver3, driver4); + + PHYDM_DBG(dm, ODM_COMP_INIT, + " (Platform, Interface) = (0x%X, 0x%X)\n", + dm->support_platform, dm->support_interface); + PHYDM_DBG(dm, ODM_COMP_INIT, " (RFE, Package) = (0x%X, 0x%X)\n", + dm->rfe_type, dm->package_type); + + /*============== value Defined Check ===============*/ + /*cut version [27:24] need to do value check*/ + if (((cond1 & 0x0F000000) != 0) && + ((cond1 & 0x0F000000) != (driver1 & 0x0F000000))) + return false; + + /*pkg type [15:12] need to do value check*/ + if (((cond1 & 0x0000F000) != 0) && + ((cond1 & 0x0000F000) != (driver1 & 0x0000F000))) + return false; + + /*interface [11:8] need to do value check*/ + if (((cond1 & 0x00000F00) != 0) && + ((cond1 & 0x00000F00) != (driver1 & 0x00000F00))) + return false; + /*=============== Bit Defined Check ================*/ + /* We don't care [31:28] */ + + cond1 &= 0x000000FF; + driver1 &= 0x000000FF; + + if (cond1 == driver1) + return true; + else + return false; +} + + +/****************************************************************************** + * agc_tab.TXT + ******************************************************************************/ + +const u32 array_mp_8821c_agc_tab[] = { + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFB000003, + 0x81C, 0xFA020003, + 0x81C, 0xF9040003, + 0x81C, 0xF8060003, + 0x81C, 0xF7080003, + 0x81C, 0xF60A0003, + 0x81C, 0xF50C0003, + 0x81C, 0xF40E0003, + 0x81C, 0xF3100003, + 0x81C, 0xF2120003, + 0x81C, 0xF1140003, + 0x81C, 0xF0160003, + 0x81C, 0xEF180003, + 0x81C, 0xEE1A0003, + 0x81C, 0xED1C0003, + 0x81C, 0xEC1E0003, + 0x81C, 0xEB200003, + 0x81C, 0xEA220003, + 0x81C, 0xE9240003, + 0x81C, 0xE8260003, + 0x81C, 0xE7280003, + 0x81C, 0xE62A0003, + 0x81C, 0xE52C0003, + 0x81C, 0xE42E0003, + 0x81C, 0xE3300003, + 0x81C, 0xE2320003, + 0x81C, 0xE1340003, + 0x81C, 0xC4360003, + 0x81C, 0xC3380003, + 0x81C, 0xC23A0003, + 0x81C, 0xC13C0003, + 0x81C, 0x883E0003, + 0x81C, 0x87400003, + 0x81C, 0x86420003, + 0x81C, 0x85440003, + 0x81C, 0x84460003, + 0x81C, 0x83480003, + 0x81C, 0x824A0003, + 0x81C, 0x814C0003, + 0x81C, 0x804E0003, + 0x81C, 0x64500003, + 0x81C, 0x63520003, + 0x81C, 0x62540003, + 0x81C, 0x61560003, + 0x81C, 0x60580003, + 0x81C, 0x475A0003, + 0x81C, 0x465C0003, + 0x81C, 0x455E0003, + 0x81C, 0x44600003, + 0x81C, 0x43620003, + 0x81C, 0x42640003, + 0x81C, 0x41660003, + 0x81C, 0x40680003, + 0x81C, 0x236A0003, + 0x81C, 0x226C0003, + 0x81C, 0x056E0003, + 0x81C, 0x04700003, + 0x81C, 0x03720003, + 0x81C, 0x02740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFB000003, + 0x81C, 0xFA020003, + 0x81C, 0xF9040003, + 0x81C, 0xF8060003, + 0x81C, 0xF7080003, + 0x81C, 0xF60A0003, + 0x81C, 0xF50C0003, + 0x81C, 0xF40E0003, + 0x81C, 0xF3100003, + 0x81C, 0xF2120003, + 0x81C, 0xF1140003, + 0x81C, 0xF0160003, + 0x81C, 0xEF180003, + 0x81C, 0xEE1A0003, + 0x81C, 0xED1C0003, + 0x81C, 0xEC1E0003, + 0x81C, 0xEB200003, + 0x81C, 0xEA220003, + 0x81C, 0xE9240003, + 0x81C, 0xE8260003, + 0x81C, 0xE7280003, + 0x81C, 0xE62A0003, + 0x81C, 0xE52C0003, + 0x81C, 0xE42E0003, + 0x81C, 0xE3300003, + 0x81C, 0xE2320003, + 0x81C, 0xE1340003, + 0x81C, 0xC4360003, + 0x81C, 0xC3380003, + 0x81C, 0xC23A0003, + 0x81C, 0xC13C0003, + 0x81C, 0x883E0003, + 0x81C, 0x87400003, + 0x81C, 0x86420003, + 0x81C, 0x85440003, + 0x81C, 0x84460003, + 0x81C, 0x83480003, + 0x81C, 0x824A0003, + 0x81C, 0x814C0003, + 0x81C, 0x804E0003, + 0x81C, 0x64500003, + 0x81C, 0x63520003, + 0x81C, 0x62540003, + 0x81C, 0x61560003, + 0x81C, 0x60580003, + 0x81C, 0x475A0003, + 0x81C, 0x465C0003, + 0x81C, 0x455E0003, + 0x81C, 0x44600003, + 0x81C, 0x43620003, + 0x81C, 0x42640003, + 0x81C, 0x41660003, + 0x81C, 0x40680003, + 0x81C, 0x236A0003, + 0x81C, 0x226C0003, + 0x81C, 0x056E0003, + 0x81C, 0x04700003, + 0x81C, 0x03720003, + 0x81C, 0x02740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFB000003, + 0x81C, 0xFA020003, + 0x81C, 0xF9040003, + 0x81C, 0xF8060003, + 0x81C, 0xF7080003, + 0x81C, 0xF60A0003, + 0x81C, 0xF50C0003, + 0x81C, 0xF40E0003, + 0x81C, 0xF3100003, + 0x81C, 0xF2120003, + 0x81C, 0xF1140003, + 0x81C, 0xF0160003, + 0x81C, 0xEF180003, + 0x81C, 0xEE1A0003, + 0x81C, 0xED1C0003, + 0x81C, 0xEC1E0003, + 0x81C, 0xEB200003, + 0x81C, 0xEA220003, + 0x81C, 0xE9240003, + 0x81C, 0xE8260003, + 0x81C, 0xE7280003, + 0x81C, 0xE62A0003, + 0x81C, 0xCA2C0003, + 0x81C, 0xC92E0003, + 0x81C, 0xC8300003, + 0x81C, 0xC7320003, + 0x81C, 0xC6340003, + 0x81C, 0xC5360003, + 0x81C, 0xC4380003, + 0x81C, 0xC33A0003, + 0x81C, 0xC23C0003, + 0x81C, 0xC13E0003, + 0x81C, 0x88400003, + 0x81C, 0x87420003, + 0x81C, 0x86440003, + 0x81C, 0x85460003, + 0x81C, 0x84480003, + 0x81C, 0x834A0003, + 0x81C, 0x674C0003, + 0x81C, 0x664E0003, + 0x81C, 0x65500003, + 0x81C, 0x64520003, + 0x81C, 0x63540003, + 0x81C, 0x62560003, + 0x81C, 0x61580003, + 0x81C, 0x455A0003, + 0x81C, 0x445C0003, + 0x81C, 0x435E0003, + 0x81C, 0x42600003, + 0x81C, 0x41620003, + 0x81C, 0x25640003, + 0x81C, 0x24660003, + 0x81C, 0x23680003, + 0x81C, 0x226A0003, + 0x81C, 0x216C0003, + 0x81C, 0x016E0003, + 0x81C, 0x01700003, + 0x81C, 0x01720003, + 0x81C, 0x01740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0xA0000000, 0x00000000, + 0x81C, 0xFB000003, + 0x81C, 0xFA020003, + 0x81C, 0xF9040003, + 0x81C, 0xF8060003, + 0x81C, 0xF7080003, + 0x81C, 0xF60A0003, + 0x81C, 0xF50C0003, + 0x81C, 0xF40E0003, + 0x81C, 0xF3100003, + 0x81C, 0xF2120003, + 0x81C, 0xF1140003, + 0x81C, 0xF0160003, + 0x81C, 0xEF180003, + 0x81C, 0xEE1A0003, + 0x81C, 0xED1C0003, + 0x81C, 0xEC1E0003, + 0x81C, 0xEB200003, + 0x81C, 0xEA220003, + 0x81C, 0xE9240003, + 0x81C, 0xE8260003, + 0x81C, 0xE7280003, + 0x81C, 0xE62A0003, + 0x81C, 0xCA2C0003, + 0x81C, 0xC92E0003, + 0x81C, 0xC8300003, + 0x81C, 0xC7320003, + 0x81C, 0xC6340003, + 0x81C, 0xC5360003, + 0x81C, 0xC4380003, + 0x81C, 0xC33A0003, + 0x81C, 0xC23C0003, + 0x81C, 0xC13E0003, + 0x81C, 0x88400003, + 0x81C, 0x87420003, + 0x81C, 0x86440003, + 0x81C, 0x85460003, + 0x81C, 0x84480003, + 0x81C, 0x834A0003, + 0x81C, 0x674C0003, + 0x81C, 0x664E0003, + 0x81C, 0x65500003, + 0x81C, 0x64520003, + 0x81C, 0x63540003, + 0x81C, 0x62560003, + 0x81C, 0x61580003, + 0x81C, 0x455A0003, + 0x81C, 0x445C0003, + 0x81C, 0x435E0003, + 0x81C, 0x42600003, + 0x81C, 0x41620003, + 0x81C, 0x25640003, + 0x81C, 0x24660003, + 0x81C, 0x23680003, + 0x81C, 0x226A0003, + 0x81C, 0x216C0003, + 0x81C, 0x016E0003, + 0x81C, 0x01700003, + 0x81C, 0x01720003, + 0x81C, 0x01740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0xB0000000, 0x00000000, + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFD000103, + 0x81C, 0xFC020103, + 0x81C, 0xFB040103, + 0x81C, 0xFA060103, + 0x81C, 0xF9080103, + 0x81C, 0xF80A0103, + 0x81C, 0xF70C0103, + 0x81C, 0xF60E0103, + 0x81C, 0xF5100103, + 0x81C, 0xF4120103, + 0x81C, 0xF3140103, + 0x81C, 0xF2160103, + 0x81C, 0xF1180103, + 0x81C, 0xF01A0103, + 0x81C, 0xEF1C0103, + 0x81C, 0xEE1E0103, + 0x81C, 0xED200103, + 0x81C, 0xEC220103, + 0x81C, 0xEB240103, + 0x81C, 0xEA260103, + 0x81C, 0xE9280103, + 0x81C, 0xE82A0103, + 0x81C, 0xE72C0103, + 0x81C, 0xE62E0103, + 0x81C, 0xE5300103, + 0x81C, 0xE4320103, + 0x81C, 0xE3340103, + 0x81C, 0xE2360103, + 0x81C, 0xE1380103, + 0x81C, 0xE03A0103, + 0x81C, 0xC33C0103, + 0x81C, 0xC23E0103, + 0x81C, 0xC1400103, + 0x81C, 0xC0420103, + 0x81C, 0xA3440103, + 0x81C, 0xA2460103, + 0x81C, 0xA1480103, + 0x81C, 0xA04A0103, + 0x81C, 0x824C0103, + 0x81C, 0x814E0103, + 0x81C, 0x80500103, + 0x81C, 0x62520103, + 0x81C, 0x61540103, + 0x81C, 0x60560103, + 0x81C, 0x24580103, + 0x81C, 0x235A0103, + 0x81C, 0x225C0103, + 0x81C, 0x215E0103, + 0x81C, 0x20600103, + 0x81C, 0x03620103, + 0x81C, 0x02640103, + 0x81C, 0x01660103, + 0x81C, 0x01680103, + 0x81C, 0x016A0103, + 0x81C, 0x016C0103, + 0x81C, 0x016E0103, + 0x81C, 0x01700103, + 0x81C, 0x01720103, + 0x81C, 0x01740103, + 0x81C, 0x01760103, + 0x81C, 0x01780103, + 0x81C, 0x017A0103, + 0x81C, 0x017C0103, + 0x81C, 0x017E0103, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xF6000103, + 0x81C, 0xF5020103, + 0x81C, 0xF4040103, + 0x81C, 0xF3060103, + 0x81C, 0xF2080103, + 0x81C, 0xF10A0103, + 0x81C, 0xF00C0103, + 0x81C, 0xEF0E0103, + 0x81C, 0xEE100103, + 0x81C, 0xED120103, + 0x81C, 0xEC140103, + 0x81C, 0xCE160103, + 0x81C, 0xEA180103, + 0x81C, 0xE91A0103, + 0x81C, 0xE81C0103, + 0x81C, 0xE71E0103, + 0x81C, 0xE6200103, + 0x81C, 0xE5220103, + 0x81C, 0xE4240103, + 0x81C, 0xE3260103, + 0x81C, 0xE2280103, + 0x81C, 0xE12A0103, + 0x81C, 0xC32C0103, + 0x81C, 0xA62E0103, + 0x81C, 0xC1300103, + 0x81C, 0xA4320103, + 0x81C, 0xA3340103, + 0x81C, 0xA2360103, + 0x81C, 0xA1380103, + 0x81C, 0x833A0103, + 0x81C, 0x823C0103, + 0x81C, 0x813E0103, + 0x81C, 0x63400103, + 0x81C, 0x62420103, + 0x81C, 0x61440103, + 0x81C, 0x60460103, + 0x81C, 0x25480103, + 0x81C, 0x244A0103, + 0x81C, 0x234C0103, + 0x81C, 0x064E0103, + 0x81C, 0x21500103, + 0x81C, 0x04520103, + 0x81C, 0x03540103, + 0x81C, 0x02560103, + 0x81C, 0x01580103, + 0x81C, 0x005A0103, + 0x81C, 0x005C0103, + 0x81C, 0x005E0103, + 0x81C, 0x00600103, + 0x81C, 0x00620103, + 0x81C, 0x00640103, + 0x81C, 0x00660103, + 0x81C, 0x00680103, + 0x81C, 0x006A0103, + 0x81C, 0x006C0103, + 0x81C, 0x006E0103, + 0x81C, 0x00700103, + 0x81C, 0x00720103, + 0x81C, 0x00740103, + 0x81C, 0x00760103, + 0x81C, 0x00780103, + 0x81C, 0x007A0103, + 0x81C, 0x007C0103, + 0x81C, 0x007E0103, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFD000103, + 0x81C, 0xFC020103, + 0x81C, 0xFB040103, + 0x81C, 0xFA060103, + 0x81C, 0xF9080103, + 0x81C, 0xF80A0103, + 0x81C, 0xF70C0103, + 0x81C, 0xF60E0103, + 0x81C, 0xF5100103, + 0x81C, 0xF4120103, + 0x81C, 0xF3140103, + 0x81C, 0xF2160103, + 0x81C, 0xF1180103, + 0x81C, 0xF01A0103, + 0x81C, 0xEF1C0103, + 0x81C, 0xEE1E0103, + 0x81C, 0xED200103, + 0x81C, 0xEC220103, + 0x81C, 0xEB240103, + 0x81C, 0xEA260103, + 0x81C, 0xE9280103, + 0x81C, 0xE82A0103, + 0x81C, 0xE72C0103, + 0x81C, 0xE62E0103, + 0x81C, 0xE5300103, + 0x81C, 0xE4320103, + 0x81C, 0xE3340103, + 0x81C, 0xE2360103, + 0x81C, 0xE1380103, + 0x81C, 0xE03A0103, + 0x81C, 0xA83C0103, + 0x81C, 0xA73E0103, + 0x81C, 0xA6400103, + 0x81C, 0xA5420103, + 0x81C, 0xA4440103, + 0x81C, 0xA3460103, + 0x81C, 0xA2480103, + 0x81C, 0xA14A0103, + 0x81C, 0x834C0103, + 0x81C, 0x824E0103, + 0x81C, 0x81500103, + 0x81C, 0x63520103, + 0x81C, 0x62540103, + 0x81C, 0x61560103, + 0x81C, 0x25580103, + 0x81C, 0x245A0103, + 0x81C, 0x235C0103, + 0x81C, 0x225E0103, + 0x81C, 0x04600103, + 0x81C, 0x03620103, + 0x81C, 0x02640103, + 0x81C, 0x01660103, + 0x81C, 0x01680103, + 0x81C, 0x016A0103, + 0x81C, 0x016C0103, + 0x81C, 0x016E0103, + 0x81C, 0x01700103, + 0x81C, 0x01720103, + 0x81C, 0x01740103, + 0x81C, 0x01760103, + 0x81C, 0x01780103, + 0x81C, 0x017A0103, + 0x81C, 0x017C0103, + 0x81C, 0x017E0103, + 0xA0000000, 0x00000000, + 0x81C, 0xFD000103, + 0x81C, 0xFC020103, + 0x81C, 0xFB040103, + 0x81C, 0xFA060103, + 0x81C, 0xF9080103, + 0x81C, 0xF80A0103, + 0x81C, 0xF70C0103, + 0x81C, 0xF60E0103, + 0x81C, 0xF5100103, + 0x81C, 0xF4120103, + 0x81C, 0xF3140103, + 0x81C, 0xF2160103, + 0x81C, 0xF1180103, + 0x81C, 0xF01A0103, + 0x81C, 0xEF1C0103, + 0x81C, 0xEE1E0103, + 0x81C, 0xED200103, + 0x81C, 0xEC220103, + 0x81C, 0xEB240103, + 0x81C, 0xEA260103, + 0x81C, 0xE9280103, + 0x81C, 0xE82A0103, + 0x81C, 0xE72C0103, + 0x81C, 0xE62E0103, + 0x81C, 0xE5300103, + 0x81C, 0xE4320103, + 0x81C, 0xE3340103, + 0x81C, 0xE2360103, + 0x81C, 0xE1380103, + 0x81C, 0xE03A0103, + 0x81C, 0xA83C0103, + 0x81C, 0xA73E0103, + 0x81C, 0xA6400103, + 0x81C, 0xA5420103, + 0x81C, 0xA4440103, + 0x81C, 0xA3460103, + 0x81C, 0xA2480103, + 0x81C, 0xA14A0103, + 0x81C, 0x834C0103, + 0x81C, 0x824E0103, + 0x81C, 0x81500103, + 0x81C, 0x63520103, + 0x81C, 0x62540103, + 0x81C, 0x61560103, + 0x81C, 0x25580103, + 0x81C, 0x245A0103, + 0x81C, 0x235C0103, + 0x81C, 0x225E0103, + 0x81C, 0x04600103, + 0x81C, 0x03620103, + 0x81C, 0x02640103, + 0x81C, 0x01660103, + 0x81C, 0x01680103, + 0x81C, 0x016A0103, + 0x81C, 0x016C0103, + 0x81C, 0x016E0103, + 0x81C, 0x01700103, + 0x81C, 0x01720103, + 0x81C, 0x01740103, + 0x81C, 0x01760103, + 0x81C, 0x01780103, + 0x81C, 0x017A0103, + 0x81C, 0x017C0103, + 0x81C, 0x017E0103, + 0xB0000000, 0x00000000, + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFB000203, + 0x81C, 0xFA020203, + 0x81C, 0xF9040203, + 0x81C, 0xF8060203, + 0x81C, 0xF7080203, + 0x81C, 0xF60A0203, + 0x81C, 0xF50C0203, + 0x81C, 0xF40E0203, + 0x81C, 0xF3100203, + 0x81C, 0xF2120203, + 0x81C, 0xF1140203, + 0x81C, 0xF0160203, + 0x81C, 0xEF180203, + 0x81C, 0xEE1A0203, + 0x81C, 0xED1C0203, + 0x81C, 0xEC1E0203, + 0x81C, 0xEB200203, + 0x81C, 0xEA220203, + 0x81C, 0xE9240203, + 0x81C, 0xE8260203, + 0x81C, 0xE7280203, + 0x81C, 0xE62A0203, + 0x81C, 0xE52C0203, + 0x81C, 0xE42E0203, + 0x81C, 0xE3300203, + 0x81C, 0xE2320203, + 0x81C, 0xE1340203, + 0x81C, 0xC5360203, + 0x81C, 0xC4380203, + 0x81C, 0xC33A0203, + 0x81C, 0xC23C0203, + 0x81C, 0xC13E0203, + 0x81C, 0xA4400203, + 0x81C, 0xA3420203, + 0x81C, 0xA2440203, + 0x81C, 0xA1460203, + 0x81C, 0xA0480203, + 0x81C, 0x834A0203, + 0x81C, 0x824C0203, + 0x81C, 0x814E0203, + 0x81C, 0x63500203, + 0x81C, 0x62520203, + 0x81C, 0x61540203, + 0x81C, 0x60560203, + 0x81C, 0x23580203, + 0x81C, 0x225A0203, + 0x81C, 0x215C0203, + 0x81C, 0x205E0203, + 0x81C, 0x04600203, + 0x81C, 0x03620203, + 0x81C, 0x02640203, + 0x81C, 0x01660203, + 0x81C, 0x01680203, + 0x81C, 0x016A0203, + 0x81C, 0x016C0203, + 0x81C, 0x016E0203, + 0x81C, 0x01700203, + 0x81C, 0x01720203, + 0x81C, 0x01740203, + 0x81C, 0x01760203, + 0x81C, 0x01780203, + 0x81C, 0x017A0203, + 0x81C, 0x017C0203, + 0x81C, 0x017E0203, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xF6000203, + 0x81C, 0xF5020203, + 0x81C, 0xF4040203, + 0x81C, 0xF3060203, + 0x81C, 0xF2080203, + 0x81C, 0xF10A0203, + 0x81C, 0xF00C0203, + 0x81C, 0xEF0E0203, + 0x81C, 0xEE100203, + 0x81C, 0xED120203, + 0x81C, 0xEC140203, + 0x81C, 0xEB160203, + 0x81C, 0xEA180203, + 0x81C, 0xE91A0203, + 0x81C, 0xE81C0203, + 0x81C, 0xE71E0203, + 0x81C, 0xE6200203, + 0x81C, 0xE5220203, + 0x81C, 0xE4240203, + 0x81C, 0xE3260203, + 0x81C, 0xE2280203, + 0x81C, 0xE12A0203, + 0x81C, 0xE02C0203, + 0x81C, 0xC22E0203, + 0x81C, 0xC1300203, + 0x81C, 0xC0320203, + 0x81C, 0xA3340203, + 0x81C, 0xA2360203, + 0x81C, 0xA1380203, + 0x81C, 0xA03A0203, + 0x81C, 0x833C0203, + 0x81C, 0x823E0203, + 0x81C, 0x81400203, + 0x81C, 0x80420203, + 0x81C, 0x62440203, + 0x81C, 0x61460203, + 0x81C, 0x42480203, + 0x81C, 0x414A0203, + 0x81C, 0x234C0203, + 0x81C, 0x224E0203, + 0x81C, 0x21500203, + 0x81C, 0x20520203, + 0x81C, 0x03540203, + 0x81C, 0x02560203, + 0x81C, 0x01580203, + 0x81C, 0x005A0203, + 0x81C, 0x005C0203, + 0x81C, 0x005E0203, + 0x81C, 0x00600203, + 0x81C, 0x00620203, + 0x81C, 0x00640203, + 0x81C, 0x00660203, + 0x81C, 0x00680203, + 0x81C, 0x006A0203, + 0x81C, 0x006C0203, + 0x81C, 0x006E0203, + 0x81C, 0x00700203, + 0x81C, 0x00720203, + 0x81C, 0x00740203, + 0x81C, 0x00760203, + 0x81C, 0x00780203, + 0x81C, 0x007A0203, + 0x81C, 0x007C0203, + 0x81C, 0x007E0203, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFC000203, + 0x81C, 0xFB020203, + 0x81C, 0xFA040203, + 0x81C, 0xF9060203, + 0x81C, 0xF8080203, + 0x81C, 0xF70A0203, + 0x81C, 0xF60C0203, + 0x81C, 0xF50E0203, + 0x81C, 0xF4100203, + 0x81C, 0xF3120203, + 0x81C, 0xF2140203, + 0x81C, 0xF1160203, + 0x81C, 0xF0180203, + 0x81C, 0xEF1A0203, + 0x81C, 0xEE1C0203, + 0x81C, 0xED1E0203, + 0x81C, 0xEC200203, + 0x81C, 0xEB220203, + 0x81C, 0xEA240203, + 0x81C, 0xE9260203, + 0x81C, 0xE8280203, + 0x81C, 0xE72A0203, + 0x81C, 0xE62C0203, + 0x81C, 0xE52E0203, + 0x81C, 0xE4300203, + 0x81C, 0xE3320203, + 0x81C, 0xE2340203, + 0x81C, 0xE1360203, + 0x81C, 0xC5380203, + 0x81C, 0xC43A0203, + 0x81C, 0xC33C0203, + 0x81C, 0xC23E0203, + 0x81C, 0xA6400203, + 0x81C, 0xA5420203, + 0x81C, 0xA4440203, + 0x81C, 0xA3460203, + 0x81C, 0xA2480203, + 0x81C, 0x844A0203, + 0x81C, 0x834C0203, + 0x81C, 0x824E0203, + 0x81C, 0x64500203, + 0x81C, 0x63520203, + 0x81C, 0x62540203, + 0x81C, 0x61560203, + 0x81C, 0x60580203, + 0x81C, 0x235A0203, + 0x81C, 0x225C0203, + 0x81C, 0x215E0203, + 0x81C, 0x04600203, + 0x81C, 0x03620203, + 0x81C, 0x02640203, + 0x81C, 0x01660203, + 0x81C, 0x01680203, + 0x81C, 0x016A0203, + 0x81C, 0x016C0203, + 0x81C, 0x016E0203, + 0x81C, 0x01700203, + 0x81C, 0x01720203, + 0x81C, 0x01740203, + 0x81C, 0x01760203, + 0x81C, 0x01780203, + 0x81C, 0x017A0203, + 0x81C, 0x017C0203, + 0x81C, 0x017E0203, + 0xA0000000, 0x00000000, + 0x81C, 0xFC000203, + 0x81C, 0xFB020203, + 0x81C, 0xFA040203, + 0x81C, 0xF9060203, + 0x81C, 0xF8080203, + 0x81C, 0xF70A0203, + 0x81C, 0xF60C0203, + 0x81C, 0xF50E0203, + 0x81C, 0xF4100203, + 0x81C, 0xF3120203, + 0x81C, 0xF2140203, + 0x81C, 0xF1160203, + 0x81C, 0xF0180203, + 0x81C, 0xEF1A0203, + 0x81C, 0xEE1C0203, + 0x81C, 0xED1E0203, + 0x81C, 0xEC200203, + 0x81C, 0xEB220203, + 0x81C, 0xEA240203, + 0x81C, 0xE9260203, + 0x81C, 0xE8280203, + 0x81C, 0xE72A0203, + 0x81C, 0xE62C0203, + 0x81C, 0xE52E0203, + 0x81C, 0xE4300203, + 0x81C, 0xE3320203, + 0x81C, 0xE2340203, + 0x81C, 0xE1360203, + 0x81C, 0xC5380203, + 0x81C, 0xC43A0203, + 0x81C, 0xC33C0203, + 0x81C, 0xC23E0203, + 0x81C, 0xA6400203, + 0x81C, 0xA5420203, + 0x81C, 0xA4440203, + 0x81C, 0xA3460203, + 0x81C, 0xA2480203, + 0x81C, 0x844A0203, + 0x81C, 0x834C0203, + 0x81C, 0x824E0203, + 0x81C, 0x64500203, + 0x81C, 0x63520203, + 0x81C, 0x62540203, + 0x81C, 0x61560203, + 0x81C, 0x60580203, + 0x81C, 0x235A0203, + 0x81C, 0x225C0203, + 0x81C, 0x215E0203, + 0x81C, 0x04600203, + 0x81C, 0x03620203, + 0x81C, 0x02640203, + 0x81C, 0x01660203, + 0x81C, 0x01680203, + 0x81C, 0x016A0203, + 0x81C, 0x016C0203, + 0x81C, 0x016E0203, + 0x81C, 0x01700203, + 0x81C, 0x01720203, + 0x81C, 0x01740203, + 0x81C, 0x01760203, + 0x81C, 0x01780203, + 0x81C, 0x017A0203, + 0x81C, 0x017C0203, + 0x81C, 0x017E0203, + 0xB0000000, 0x00000000, + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFB000303, + 0x81C, 0xFA020303, + 0x81C, 0xF9040303, + 0x81C, 0xF8060303, + 0x81C, 0xF7080303, + 0x81C, 0xF60A0303, + 0x81C, 0xF50C0303, + 0x81C, 0xF40E0303, + 0x81C, 0xF3100303, + 0x81C, 0xF2120303, + 0x81C, 0xF1140303, + 0x81C, 0xF0160303, + 0x81C, 0xEF180303, + 0x81C, 0xEE1A0303, + 0x81C, 0xED1C0303, + 0x81C, 0xEC1E0303, + 0x81C, 0xEB200303, + 0x81C, 0xEA220303, + 0x81C, 0xE9240303, + 0x81C, 0xE8260303, + 0x81C, 0xE7280303, + 0x81C, 0xE62A0303, + 0x81C, 0xE52C0303, + 0x81C, 0xE42E0303, + 0x81C, 0xE3300303, + 0x81C, 0xE2320303, + 0x81C, 0xE1340303, + 0x81C, 0xC4360303, + 0x81C, 0xC3380303, + 0x81C, 0xC23A0303, + 0x81C, 0xC13C0303, + 0x81C, 0xA53E0303, + 0x81C, 0xA4400303, + 0x81C, 0xA3420303, + 0x81C, 0xA2440303, + 0x81C, 0xA1460303, + 0x81C, 0x83480303, + 0x81C, 0x824A0303, + 0x81C, 0x814C0303, + 0x81C, 0x644E0303, + 0x81C, 0x63500303, + 0x81C, 0x62520303, + 0x81C, 0x61540303, + 0x81C, 0x60560303, + 0x81C, 0x23580303, + 0x81C, 0x225A0303, + 0x81C, 0x215C0303, + 0x81C, 0x045E0303, + 0x81C, 0x03600303, + 0x81C, 0x02620303, + 0x81C, 0x01640303, + 0x81C, 0x01660303, + 0x81C, 0x01680303, + 0x81C, 0x016A0303, + 0x81C, 0x016C0303, + 0x81C, 0x016E0303, + 0x81C, 0x01700303, + 0x81C, 0x01720303, + 0x81C, 0x01740303, + 0x81C, 0x01760303, + 0x81C, 0x01780303, + 0x81C, 0x017A0303, + 0x81C, 0x017C0303, + 0x81C, 0x017E0303, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xF5000303, + 0x81C, 0xF4020303, + 0x81C, 0xF3040303, + 0x81C, 0xF2060303, + 0x81C, 0xF1080303, + 0x81C, 0xF00A0303, + 0x81C, 0xEF0C0303, + 0x81C, 0xEE0E0303, + 0x81C, 0xED100303, + 0x81C, 0xEC120303, + 0x81C, 0xEB140303, + 0x81C, 0xEA160303, + 0x81C, 0xE9180303, + 0x81C, 0xE81A0303, + 0x81C, 0xE71C0303, + 0x81C, 0xE61E0303, + 0x81C, 0xE5200303, + 0x81C, 0xE4220303, + 0x81C, 0xE3240303, + 0x81C, 0xE2260303, + 0x81C, 0xE1280303, + 0x81C, 0xE02A0303, + 0x81C, 0xA72C0303, + 0x81C, 0xA62E0303, + 0x81C, 0xA5300303, + 0x81C, 0xA4320303, + 0x81C, 0xA3340303, + 0x81C, 0xA2360303, + 0x81C, 0xA1380303, + 0x81C, 0xA03A0303, + 0x81C, 0x823C0303, + 0x81C, 0x643E0303, + 0x81C, 0x63400303, + 0x81C, 0x62420303, + 0x81C, 0x61440303, + 0x81C, 0x60460303, + 0x81C, 0x24480303, + 0x81C, 0x234A0303, + 0x81C, 0x224C0303, + 0x81C, 0x054E0303, + 0x81C, 0x04500303, + 0x81C, 0x03520303, + 0x81C, 0x02540303, + 0x81C, 0x01560303, + 0x81C, 0x00580303, + 0x81C, 0x005A0303, + 0x81C, 0x005C0303, + 0x81C, 0x005E0303, + 0x81C, 0x00600303, + 0x81C, 0x00620303, + 0x81C, 0x00640303, + 0x81C, 0x00660303, + 0x81C, 0x00680303, + 0x81C, 0x006A0303, + 0x81C, 0x006C0303, + 0x81C, 0x006E0303, + 0x81C, 0x00700303, + 0x81C, 0x00720303, + 0x81C, 0x00740303, + 0x81C, 0x00760303, + 0x81C, 0x00780303, + 0x81C, 0x007A0303, + 0x81C, 0x007C0303, + 0x81C, 0x007E0303, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFC000303, + 0x81C, 0xFB020303, + 0x81C, 0xFA040303, + 0x81C, 0xF9060303, + 0x81C, 0xF8080303, + 0x81C, 0xF70A0303, + 0x81C, 0xF60C0303, + 0x81C, 0xF50E0303, + 0x81C, 0xF4100303, + 0x81C, 0xF3120303, + 0x81C, 0xF2140303, + 0x81C, 0xF1160303, + 0x81C, 0xF0180303, + 0x81C, 0xEF1A0303, + 0x81C, 0xEE1C0303, + 0x81C, 0xED1E0303, + 0x81C, 0xEC200303, + 0x81C, 0xEB220303, + 0x81C, 0xEA240303, + 0x81C, 0xE9260303, + 0x81C, 0xE8280303, + 0x81C, 0xE72A0303, + 0x81C, 0xE62C0303, + 0x81C, 0xE52E0303, + 0x81C, 0xE4300303, + 0x81C, 0xE3320303, + 0x81C, 0xE2340303, + 0x81C, 0xE1360303, + 0x81C, 0xE0380303, + 0x81C, 0xC53A0303, + 0x81C, 0xC43C0303, + 0x81C, 0xC33E0303, + 0x81C, 0xA5400303, + 0x81C, 0xA4420303, + 0x81C, 0xA3440303, + 0x81C, 0xA2460303, + 0x81C, 0xA1480303, + 0x81C, 0x834A0303, + 0x81C, 0x824C0303, + 0x81C, 0x814E0303, + 0x81C, 0x64500303, + 0x81C, 0x63520303, + 0x81C, 0x62540303, + 0x81C, 0x61560303, + 0x81C, 0x24580303, + 0x81C, 0x235A0303, + 0x81C, 0x225C0303, + 0x81C, 0x215E0303, + 0x81C, 0x04600303, + 0x81C, 0x03620303, + 0x81C, 0x02640303, + 0x81C, 0x01660303, + 0x81C, 0x01680303, + 0x81C, 0x016A0303, + 0x81C, 0x016C0303, + 0x81C, 0x016E0303, + 0x81C, 0x01700303, + 0x81C, 0x01720303, + 0x81C, 0x01740303, + 0x81C, 0x01760303, + 0x81C, 0x01780303, + 0x81C, 0x017A0303, + 0x81C, 0x017C0303, + 0x81C, 0x017E0303, + 0xA0000000, 0x00000000, + 0x81C, 0xFC000303, + 0x81C, 0xFB020303, + 0x81C, 0xFA040303, + 0x81C, 0xF9060303, + 0x81C, 0xF8080303, + 0x81C, 0xF70A0303, + 0x81C, 0xF60C0303, + 0x81C, 0xF50E0303, + 0x81C, 0xF4100303, + 0x81C, 0xF3120303, + 0x81C, 0xF2140303, + 0x81C, 0xF1160303, + 0x81C, 0xF0180303, + 0x81C, 0xEF1A0303, + 0x81C, 0xEE1C0303, + 0x81C, 0xED1E0303, + 0x81C, 0xEC200303, + 0x81C, 0xEB220303, + 0x81C, 0xEA240303, + 0x81C, 0xE9260303, + 0x81C, 0xE8280303, + 0x81C, 0xE72A0303, + 0x81C, 0xE62C0303, + 0x81C, 0xE52E0303, + 0x81C, 0xE4300303, + 0x81C, 0xE3320303, + 0x81C, 0xE2340303, + 0x81C, 0xE1360303, + 0x81C, 0xC4380303, + 0x81C, 0xC33A0303, + 0x81C, 0xC23C0303, + 0x81C, 0xC13E0303, + 0x81C, 0xA5400303, + 0x81C, 0xA4420303, + 0x81C, 0xA3440303, + 0x81C, 0xA2460303, + 0x81C, 0xA1480303, + 0x81C, 0x834A0303, + 0x81C, 0x824C0303, + 0x81C, 0x814E0303, + 0x81C, 0x64500303, + 0x81C, 0x63520303, + 0x81C, 0x62540303, + 0x81C, 0x61560303, + 0x81C, 0x24580303, + 0x81C, 0x235A0303, + 0x81C, 0x225C0303, + 0x81C, 0x215E0303, + 0x81C, 0x04600303, + 0x81C, 0x03620303, + 0x81C, 0x02640303, + 0x81C, 0x01660303, + 0x81C, 0x01680303, + 0x81C, 0x016A0303, + 0x81C, 0x016C0303, + 0x81C, 0x016E0303, + 0x81C, 0x01700303, + 0x81C, 0x01720303, + 0x81C, 0x01740303, + 0x81C, 0x01760303, + 0x81C, 0x01780303, + 0x81C, 0x017A0303, + 0x81C, 0x017C0303, + 0x81C, 0x017E0303, + 0xB0000000, 0x00000000, + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFC000803, + 0x81C, 0xFB020803, + 0x81C, 0xFA040803, + 0x81C, 0xF9060803, + 0x81C, 0xF8080803, + 0x81C, 0xF70A0803, + 0x81C, 0xF60C0803, + 0x81C, 0xF50E0803, + 0x81C, 0xF4100803, + 0x81C, 0xF3120803, + 0x81C, 0xF2140803, + 0x81C, 0xF1160803, + 0x81C, 0xF0180803, + 0x81C, 0xEF1A0803, + 0x81C, 0xEE1C0803, + 0x81C, 0xED1E0803, + 0x81C, 0xB5200803, + 0x81C, 0xB4220803, + 0x81C, 0xB3240803, + 0x81C, 0xB2260803, + 0x81C, 0xB1280803, + 0x81C, 0xB02A0803, + 0x81C, 0xAF2C0803, + 0x81C, 0xAE2E0803, + 0x81C, 0xAD300803, + 0x81C, 0xAC320803, + 0x81C, 0xAB340803, + 0x81C, 0xAA360803, + 0x81C, 0xA9380803, + 0x81C, 0xA83A0803, + 0x81C, 0xA73C0803, + 0x81C, 0xA63E0803, + 0x81C, 0x88400803, + 0x81C, 0x87420803, + 0x81C, 0x86440803, + 0x81C, 0x85460803, + 0x81C, 0x84480803, + 0x81C, 0x834A0803, + 0x81C, 0x674C0803, + 0x81C, 0x664E0803, + 0x81C, 0x65500803, + 0x81C, 0x64520803, + 0x81C, 0x63540803, + 0x81C, 0x62560803, + 0x81C, 0x61580803, + 0x81C, 0x455A0803, + 0x81C, 0x445C0803, + 0x81C, 0x435E0803, + 0x81C, 0x42600803, + 0x81C, 0x41620803, + 0x81C, 0x25640803, + 0x81C, 0x24660803, + 0x81C, 0x23680803, + 0x81C, 0x226A0803, + 0x81C, 0x216C0803, + 0x81C, 0x016E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFC000803, + 0x81C, 0xFB020803, + 0x81C, 0xFA040803, + 0x81C, 0xF9060803, + 0x81C, 0xF8080803, + 0x81C, 0xF70A0803, + 0x81C, 0xF60C0803, + 0x81C, 0xF50E0803, + 0x81C, 0xF4100803, + 0x81C, 0xF3120803, + 0x81C, 0xF2140803, + 0x81C, 0xF1160803, + 0x81C, 0xF0180803, + 0x81C, 0xEF1A0803, + 0x81C, 0xEE1C0803, + 0x81C, 0xED1E0803, + 0x81C, 0xB5200803, + 0x81C, 0xB4220803, + 0x81C, 0xB3240803, + 0x81C, 0xB2260803, + 0x81C, 0xB1280803, + 0x81C, 0xB02A0803, + 0x81C, 0xAF2C0803, + 0x81C, 0xAE2E0803, + 0x81C, 0xAD300803, + 0x81C, 0xAC320803, + 0x81C, 0xAB340803, + 0x81C, 0xAA360803, + 0x81C, 0xA9380803, + 0x81C, 0xA83A0803, + 0x81C, 0xA73C0803, + 0x81C, 0xA63E0803, + 0x81C, 0x88400803, + 0x81C, 0x87420803, + 0x81C, 0x86440803, + 0x81C, 0x85460803, + 0x81C, 0x84480803, + 0x81C, 0x834A0803, + 0x81C, 0x674C0803, + 0x81C, 0x664E0803, + 0x81C, 0x65500803, + 0x81C, 0x64520803, + 0x81C, 0x63540803, + 0x81C, 0x62560803, + 0x81C, 0x61580803, + 0x81C, 0x455A0803, + 0x81C, 0x445C0803, + 0x81C, 0x435E0803, + 0x81C, 0x42600803, + 0x81C, 0x41620803, + 0x81C, 0x25640803, + 0x81C, 0x24660803, + 0x81C, 0x23680803, + 0x81C, 0x226A0803, + 0x81C, 0x216C0803, + 0x81C, 0x016E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFC000803, + 0x81C, 0xFB020803, + 0x81C, 0xFA040803, + 0x81C, 0xF9060803, + 0x81C, 0xF8080803, + 0x81C, 0xF70A0803, + 0x81C, 0xF60C0803, + 0x81C, 0xF50E0803, + 0x81C, 0xF4100803, + 0x81C, 0xF3120803, + 0x81C, 0xF2140803, + 0x81C, 0xF1160803, + 0x81C, 0xF0180803, + 0x81C, 0xEF1A0803, + 0x81C, 0xEE1C0803, + 0x81C, 0xED1E0803, + 0x81C, 0xB5200803, + 0x81C, 0xB4220803, + 0x81C, 0xB3240803, + 0x81C, 0xB2260803, + 0x81C, 0xB1280803, + 0x81C, 0xB02A0803, + 0x81C, 0xAF2C0803, + 0x81C, 0xAE2E0803, + 0x81C, 0xAD300803, + 0x81C, 0xAC320803, + 0x81C, 0xAB340803, + 0x81C, 0xAA360803, + 0x81C, 0xA9380803, + 0x81C, 0xA83A0803, + 0x81C, 0xA73C0803, + 0x81C, 0xA63E0803, + 0x81C, 0x88400803, + 0x81C, 0x87420803, + 0x81C, 0x86440803, + 0x81C, 0x85460803, + 0x81C, 0x84480803, + 0x81C, 0x834A0803, + 0x81C, 0x674C0803, + 0x81C, 0x664E0803, + 0x81C, 0x65500803, + 0x81C, 0x64520803, + 0x81C, 0x63540803, + 0x81C, 0x62560803, + 0x81C, 0x61580803, + 0x81C, 0x455A0803, + 0x81C, 0x445C0803, + 0x81C, 0x435E0803, + 0x81C, 0x42600803, + 0x81C, 0x41620803, + 0x81C, 0x25640803, + 0x81C, 0x24660803, + 0x81C, 0x23680803, + 0x81C, 0x226A0803, + 0x81C, 0x216C0803, + 0x81C, 0x016E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0xA0000000, 0x00000000, + 0x81C, 0xFC000803, + 0x81C, 0xFB020803, + 0x81C, 0xFA040803, + 0x81C, 0xF9060803, + 0x81C, 0xF8080803, + 0x81C, 0xF70A0803, + 0x81C, 0xF60C0803, + 0x81C, 0xF50E0803, + 0x81C, 0xF4100803, + 0x81C, 0xF3120803, + 0x81C, 0xF2140803, + 0x81C, 0xF1160803, + 0x81C, 0xF0180803, + 0x81C, 0xEF1A0803, + 0x81C, 0xEE1C0803, + 0x81C, 0xED1E0803, + 0x81C, 0xB5200803, + 0x81C, 0xB4220803, + 0x81C, 0xB3240803, + 0x81C, 0xB2260803, + 0x81C, 0xB1280803, + 0x81C, 0xB02A0803, + 0x81C, 0xAF2C0803, + 0x81C, 0xAE2E0803, + 0x81C, 0xAD300803, + 0x81C, 0xAC320803, + 0x81C, 0xAB340803, + 0x81C, 0xAA360803, + 0x81C, 0xA9380803, + 0x81C, 0xA83A0803, + 0x81C, 0xA73C0803, + 0x81C, 0xA63E0803, + 0x81C, 0x88400803, + 0x81C, 0x87420803, + 0x81C, 0x86440803, + 0x81C, 0x85460803, + 0x81C, 0x84480803, + 0x81C, 0x834A0803, + 0x81C, 0x674C0803, + 0x81C, 0x664E0803, + 0x81C, 0x65500803, + 0x81C, 0x64520803, + 0x81C, 0x63540803, + 0x81C, 0x62560803, + 0x81C, 0x61580803, + 0x81C, 0x455A0803, + 0x81C, 0x445C0803, + 0x81C, 0x435E0803, + 0x81C, 0x42600803, + 0x81C, 0x41620803, + 0x81C, 0x25640803, + 0x81C, 0x24660803, + 0x81C, 0x23680803, + 0x81C, 0x226A0803, + 0x81C, 0x216C0803, + 0x81C, 0x016E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0xB0000000, 0x00000000, + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFF000913, + 0x81C, 0xFE020913, + 0x81C, 0xFD040913, + 0x81C, 0xFC060913, + 0x81C, 0xFB080913, + 0x81C, 0xFA0A0913, + 0x81C, 0xF90C0913, + 0x81C, 0xF80E0913, + 0x81C, 0xF7100913, + 0x81C, 0xF6120913, + 0x81C, 0xF5140913, + 0x81C, 0xF4160913, + 0x81C, 0xF3180913, + 0x81C, 0xF21A0913, + 0x81C, 0xF11C0913, + 0x81C, 0x941E0913, + 0x81C, 0x93200913, + 0x81C, 0x92220913, + 0x81C, 0x91240913, + 0x81C, 0x90260913, + 0x81C, 0x8F280913, + 0x81C, 0x8E2A0913, + 0x81C, 0x8D2C0913, + 0x81C, 0x8C2E0913, + 0x81C, 0x8B300913, + 0x81C, 0x8A320913, + 0x81C, 0x89340913, + 0x81C, 0x88360913, + 0x81C, 0x87380913, + 0x81C, 0x863A0913, + 0x81C, 0x853C0913, + 0x81C, 0x843E0913, + 0x81C, 0x83400913, + 0x81C, 0x82420913, + 0x81C, 0x81440913, + 0x81C, 0x07460913, + 0x81C, 0x06480913, + 0x81C, 0x054A0913, + 0x81C, 0x044C0913, + 0x81C, 0x034E0913, + 0x81C, 0x02500913, + 0x81C, 0x01520913, + 0x81C, 0x88540903, + 0x81C, 0x87560903, + 0x81C, 0x86580903, + 0x81C, 0x855A0903, + 0x81C, 0x845C0903, + 0x81C, 0x835E0903, + 0x81C, 0x82600903, + 0x81C, 0x81620903, + 0x81C, 0x07640903, + 0x81C, 0x06660903, + 0x81C, 0x05680903, + 0x81C, 0x046A0903, + 0x81C, 0x036C0903, + 0x81C, 0x026E0903, + 0x81C, 0x01700903, + 0x81C, 0x01720903, + 0x81C, 0x01740903, + 0x81C, 0x01760903, + 0x81C, 0x01780903, + 0x81C, 0x017A0903, + 0x81C, 0x017C0903, + 0x81C, 0x017E0903, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFF000913, + 0x81C, 0xFE020913, + 0x81C, 0xFD040913, + 0x81C, 0xFC060913, + 0x81C, 0xFB080913, + 0x81C, 0xFA0A0913, + 0x81C, 0xF90C0913, + 0x81C, 0xF80E0913, + 0x81C, 0xF7100913, + 0x81C, 0xF6120913, + 0x81C, 0xF5140913, + 0x81C, 0xF4160913, + 0x81C, 0xF3180913, + 0x81C, 0xF21A0913, + 0x81C, 0xF11C0913, + 0x81C, 0x941E0913, + 0x81C, 0x93200913, + 0x81C, 0x92220913, + 0x81C, 0x91240913, + 0x81C, 0x90260913, + 0x81C, 0x8F280913, + 0x81C, 0x8E2A0913, + 0x81C, 0x8D2C0913, + 0x81C, 0x8C2E0913, + 0x81C, 0x8B300913, + 0x81C, 0x8A320913, + 0x81C, 0x89340913, + 0x81C, 0x88360913, + 0x81C, 0x87380913, + 0x81C, 0x863A0913, + 0x81C, 0x853C0913, + 0x81C, 0x843E0913, + 0x81C, 0x83400913, + 0x81C, 0x82420913, + 0x81C, 0x81440913, + 0x81C, 0x07460913, + 0x81C, 0x06480913, + 0x81C, 0x054A0913, + 0x81C, 0x044C0913, + 0x81C, 0x034E0913, + 0x81C, 0x02500913, + 0x81C, 0x01520913, + 0x81C, 0x88540903, + 0x81C, 0x87560903, + 0x81C, 0x86580903, + 0x81C, 0x855A0903, + 0x81C, 0x845C0903, + 0x81C, 0x835E0903, + 0x81C, 0x82600903, + 0x81C, 0x81620903, + 0x81C, 0x07640903, + 0x81C, 0x06660903, + 0x81C, 0x05680903, + 0x81C, 0x046A0903, + 0x81C, 0x036C0903, + 0x81C, 0x026E0903, + 0x81C, 0x01700903, + 0x81C, 0x01720903, + 0x81C, 0x01740903, + 0x81C, 0x01760903, + 0x81C, 0x01780903, + 0x81C, 0x017A0903, + 0x81C, 0x017C0903, + 0x81C, 0x017E0903, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFF000913, + 0x81C, 0xFE020913, + 0x81C, 0xFD040913, + 0x81C, 0xFC060913, + 0x81C, 0xFB080913, + 0x81C, 0xFA0A0913, + 0x81C, 0xF90C0913, + 0x81C, 0xF80E0913, + 0x81C, 0xF7100913, + 0x81C, 0xF6120913, + 0x81C, 0xF5140913, + 0x81C, 0xF4160913, + 0x81C, 0xF3180913, + 0x81C, 0xF21A0913, + 0x81C, 0xF11C0913, + 0x81C, 0x941E0913, + 0x81C, 0x93200913, + 0x81C, 0x92220913, + 0x81C, 0x91240913, + 0x81C, 0x90260913, + 0x81C, 0x8F280913, + 0x81C, 0x8E2A0913, + 0x81C, 0x8D2C0913, + 0x81C, 0x8C2E0913, + 0x81C, 0x8B300913, + 0x81C, 0x8A320913, + 0x81C, 0x89340913, + 0x81C, 0x88360913, + 0x81C, 0x87380913, + 0x81C, 0x863A0913, + 0x81C, 0x853C0913, + 0x81C, 0x843E0913, + 0x81C, 0x83400913, + 0x81C, 0x82420913, + 0x81C, 0x81440913, + 0x81C, 0x07460913, + 0x81C, 0x06480913, + 0x81C, 0x054A0913, + 0x81C, 0x044C0913, + 0x81C, 0x034E0913, + 0x81C, 0x02500913, + 0x81C, 0x01520913, + 0x81C, 0x88540903, + 0x81C, 0x87560903, + 0x81C, 0x86580903, + 0x81C, 0x855A0903, + 0x81C, 0x845C0903, + 0x81C, 0x835E0903, + 0x81C, 0x82600903, + 0x81C, 0x81620903, + 0x81C, 0x07640903, + 0x81C, 0x06660903, + 0x81C, 0x05680903, + 0x81C, 0x046A0903, + 0x81C, 0x036C0903, + 0x81C, 0x026E0903, + 0x81C, 0x01700903, + 0x81C, 0x01720903, + 0x81C, 0x01740903, + 0x81C, 0x01760903, + 0x81C, 0x01780903, + 0x81C, 0x017A0903, + 0x81C, 0x017C0903, + 0x81C, 0x017E0903, + 0xA0000000, 0x00000000, + 0x81C, 0xFF000913, + 0x81C, 0xFE020913, + 0x81C, 0xFD040913, + 0x81C, 0xFC060913, + 0x81C, 0xFB080913, + 0x81C, 0xFA0A0913, + 0x81C, 0xF90C0913, + 0x81C, 0xF80E0913, + 0x81C, 0xF7100913, + 0x81C, 0xF6120913, + 0x81C, 0xF5140913, + 0x81C, 0xF4160913, + 0x81C, 0xF3180913, + 0x81C, 0xF21A0913, + 0x81C, 0xF11C0913, + 0x81C, 0x941E0913, + 0x81C, 0x93200913, + 0x81C, 0x92220913, + 0x81C, 0x91240913, + 0x81C, 0x90260913, + 0x81C, 0x8F280913, + 0x81C, 0x8E2A0913, + 0x81C, 0x8D2C0913, + 0x81C, 0x8C2E0913, + 0x81C, 0x8B300913, + 0x81C, 0x8A320913, + 0x81C, 0x89340913, + 0x81C, 0x88360913, + 0x81C, 0x87380913, + 0x81C, 0x863A0913, + 0x81C, 0x853C0913, + 0x81C, 0x843E0913, + 0x81C, 0x83400913, + 0x81C, 0x82420913, + 0x81C, 0x81440913, + 0x81C, 0x07460913, + 0x81C, 0x06480913, + 0x81C, 0x054A0913, + 0x81C, 0x044C0913, + 0x81C, 0x034E0913, + 0x81C, 0x02500913, + 0x81C, 0x01520913, + 0x81C, 0x88540903, + 0x81C, 0x87560903, + 0x81C, 0x86580903, + 0x81C, 0x855A0903, + 0x81C, 0x845C0903, + 0x81C, 0x835E0903, + 0x81C, 0x82600903, + 0x81C, 0x81620903, + 0x81C, 0x07640903, + 0x81C, 0x06660903, + 0x81C, 0x05680903, + 0x81C, 0x046A0903, + 0x81C, 0x036C0903, + 0x81C, 0x026E0903, + 0x81C, 0x01700903, + 0x81C, 0x01720903, + 0x81C, 0x01740903, + 0x81C, 0x01760903, + 0x81C, 0x01780903, + 0x81C, 0x017A0903, + 0x81C, 0x017C0903, + 0x81C, 0x017E0903, + 0xB0000000, 0x00000000, + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0xC50, 0x00000022, + 0xC50, 0x00000020, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0xC50, 0x00000022, + 0xC50, 0x00000020, + 0x90000400, 0x00000000, 0x40000000, 0x00000000, + 0xC50, 0x00000022, + 0xC50, 0x00000020, + 0xA0000000, 0x00000000, + 0xC50, 0x00000022, + 0xC50, 0x00000020, + 0xB0000000, 0x00000000, + +}; + +void +odm_read_and_config_mp_8821c_agc_tab(struct dm_struct *dm) +{ + u32 i = 0; + u8 c_cond; + boolean is_matched = true, is_skipped = false; + u32 array_len = + sizeof(array_mp_8821c_agc_tab) / sizeof(u32); + u32 *array = (u32 *)array_mp_8821c_agc_tab; + + u32 v1 = 0, v2 = 0, pre_v1 = 0, pre_v2 = 0; + u32 a1 = 0, a2 = 0, a3 = 0, a4 = 0; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + + while ((i + 1) < array_len) { + v1 = array[i]; + v2 = array[i + 1]; + + if (v1 & (BIT(31) | BIT(30))) {/*positive & negative condition*/ + if (v1 & BIT(31)) {/* positive condition*/ + c_cond = + (u8)((v1 & (BIT(29) | BIT(28))) >> 28); + if (c_cond == COND_ENDIF) {/*end*/ + is_matched = true; + is_skipped = false; + PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n"); + } else if (c_cond == COND_ELSE) { /*else*/ + is_matched = is_skipped ? false : true; + PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n"); + } else {/*if , else if*/ + pre_v1 = v1; + pre_v2 = v2; + PHYDM_DBG(dm, ODM_COMP_INIT, + "IF or ELSE IF\n"); + } + } else if (v1 & BIT(30)) { /*negative condition*/ + if (!is_skipped) { + a1 = pre_v1; a2 = pre_v2; + a3 = v1; a4 = v2; + if (check_positive(dm, + a1, a2, a3, a4)) { + is_matched = true; + is_skipped = true; + } else { + is_matched = false; + is_skipped = false; + } + } else { + is_matched = false; + } + } + } else { + if (is_matched) + odm_config_bb_agc_8821c(dm, v1, MASKDWORD, v2); + } + i = i + 2; + } +} + +u32 +odm_get_version_mp_8821c_agc_tab(void) +{ + return 62; +} + +/****************************************************************************** + * agc_tab_diff.TXT + ******************************************************************************/ + +const u32 array_mp_8821c_agc_tab_diff_wlg[] = { + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFB000003, + 0x81C, 0xFA020003, + 0x81C, 0xF9040003, + 0x81C, 0xF8060003, + 0x81C, 0xF7080003, + 0x81C, 0xF60A0003, + 0x81C, 0xF50C0003, + 0x81C, 0xF40E0003, + 0x81C, 0xF3100003, + 0x81C, 0xF2120003, + 0x81C, 0xF1140003, + 0x81C, 0xF0160003, + 0x81C, 0xEF180003, + 0x81C, 0xEE1A0003, + 0x81C, 0xED1C0003, + 0x81C, 0xEC1E0003, + 0x81C, 0xEB200003, + 0x81C, 0xEA220003, + 0x81C, 0xE9240003, + 0x81C, 0xE8260003, + 0x81C, 0xE7280003, + 0x81C, 0xE62A0003, + 0x81C, 0xE52C0003, + 0x81C, 0xE42E0003, + 0x81C, 0xE3300003, + 0x81C, 0xE2320003, + 0x81C, 0xE1340003, + 0x81C, 0xC4360003, + 0x81C, 0xC3380003, + 0x81C, 0xC23A0003, + 0x81C, 0xC13C0003, + 0x81C, 0x883E0003, + 0x81C, 0x87400003, + 0x81C, 0x86420003, + 0x81C, 0x85440003, + 0x81C, 0x84460003, + 0x81C, 0x83480003, + 0x81C, 0x824A0003, + 0x81C, 0x814C0003, + 0x81C, 0x804E0003, + 0x81C, 0x64500003, + 0x81C, 0x63520003, + 0x81C, 0x62540003, + 0x81C, 0x61560003, + 0x81C, 0x60580003, + 0x81C, 0x475A0003, + 0x81C, 0x465C0003, + 0x81C, 0x455E0003, + 0x81C, 0x44600003, + 0x81C, 0x43620003, + 0x81C, 0x42640003, + 0x81C, 0x41660003, + 0x81C, 0x40680003, + 0x81C, 0x236A0003, + 0x81C, 0x226C0003, + 0x81C, 0x056E0003, + 0x81C, 0x04700003, + 0x81C, 0x03720003, + 0x81C, 0x02740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0x81C, 0xFF000803, + 0x81C, 0xFE020803, + 0x81C, 0xFD040803, + 0x81C, 0xFC060803, + 0x81C, 0xFB080803, + 0x81C, 0xFA0A0803, + 0x81C, 0xF90C0803, + 0x81C, 0xF80E0803, + 0x81C, 0xF7100803, + 0x81C, 0xF6120803, + 0x81C, 0xF5140803, + 0x81C, 0xF4160803, + 0x81C, 0xF3180803, + 0x81C, 0xF21A0803, + 0x81C, 0xF11C0803, + 0x81C, 0xF01E0803, + 0x81C, 0xB7200803, + 0x81C, 0xB6220803, + 0x81C, 0xB5240803, + 0x81C, 0xB4260803, + 0x81C, 0xB3280803, + 0x81C, 0xB22A0803, + 0x81C, 0xB12C0803, + 0x81C, 0xAF2E0803, + 0x81C, 0xAE300803, + 0x81C, 0xAD320803, + 0x81C, 0xAC340803, + 0x81C, 0xAB360803, + 0x81C, 0xAA380803, + 0x81C, 0xA93A0803, + 0x81C, 0xA83C0803, + 0x81C, 0xA73E0803, + 0x81C, 0x88400803, + 0x81C, 0x87420803, + 0x81C, 0x86440803, + 0x81C, 0x85460803, + 0x81C, 0x84480803, + 0x81C, 0x834A0803, + 0x81C, 0x674C0803, + 0x81C, 0x664E0803, + 0x81C, 0x65500803, + 0x81C, 0x64520803, + 0x81C, 0x63540803, + 0x81C, 0x62560803, + 0x81C, 0x61580803, + 0x81C, 0x455A0803, + 0x81C, 0x445C0803, + 0x81C, 0x435E0803, + 0x81C, 0x42600803, + 0x81C, 0x41620803, + 0x81C, 0x25640803, + 0x81C, 0x24660803, + 0x81C, 0x23680803, + 0x81C, 0x226A0803, + 0x81C, 0x216C0803, + 0x81C, 0x016E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFB000003, + 0x81C, 0xFA020003, + 0x81C, 0xF9040003, + 0x81C, 0xF8060003, + 0x81C, 0xF7080003, + 0x81C, 0xF60A0003, + 0x81C, 0xF50C0003, + 0x81C, 0xF40E0003, + 0x81C, 0xF3100003, + 0x81C, 0xF2120003, + 0x81C, 0xF1140003, + 0x81C, 0xF0160003, + 0x81C, 0xEF180003, + 0x81C, 0xEE1A0003, + 0x81C, 0xED1C0003, + 0x81C, 0xEC1E0003, + 0x81C, 0xEB200003, + 0x81C, 0xEA220003, + 0x81C, 0xE9240003, + 0x81C, 0xE8260003, + 0x81C, 0xE7280003, + 0x81C, 0xE62A0003, + 0x81C, 0xE52C0003, + 0x81C, 0xE42E0003, + 0x81C, 0xE3300003, + 0x81C, 0xE2320003, + 0x81C, 0xE1340003, + 0x81C, 0xC4360003, + 0x81C, 0xC3380003, + 0x81C, 0xC23A0003, + 0x81C, 0xC13C0003, + 0x81C, 0x883E0003, + 0x81C, 0x87400003, + 0x81C, 0x86420003, + 0x81C, 0x85440003, + 0x81C, 0x84460003, + 0x81C, 0x83480003, + 0x81C, 0x824A0003, + 0x81C, 0x814C0003, + 0x81C, 0x804E0003, + 0x81C, 0x64500003, + 0x81C, 0x63520003, + 0x81C, 0x62540003, + 0x81C, 0x61560003, + 0x81C, 0x60580003, + 0x81C, 0x475A0003, + 0x81C, 0x465C0003, + 0x81C, 0x455E0003, + 0x81C, 0x44600003, + 0x81C, 0x43620003, + 0x81C, 0x42640003, + 0x81C, 0x41660003, + 0x81C, 0x40680003, + 0x81C, 0x236A0003, + 0x81C, 0x226C0003, + 0x81C, 0x056E0003, + 0x81C, 0x04700003, + 0x81C, 0x03720003, + 0x81C, 0x02740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0x81C, 0xFF000803, + 0x81C, 0xFE020803, + 0x81C, 0xFD040803, + 0x81C, 0xFC060803, + 0x81C, 0xFB080803, + 0x81C, 0xFA0A0803, + 0x81C, 0xF90C0803, + 0x81C, 0xF80E0803, + 0x81C, 0xF7100803, + 0x81C, 0xF6120803, + 0x81C, 0xF5140803, + 0x81C, 0xF4160803, + 0x81C, 0xF3180803, + 0x81C, 0xF21A0803, + 0x81C, 0xF11C0803, + 0x81C, 0xF01E0803, + 0x81C, 0xB7200803, + 0x81C, 0xB6220803, + 0x81C, 0xB5240803, + 0x81C, 0xB4260803, + 0x81C, 0xB3280803, + 0x81C, 0xB22A0803, + 0x81C, 0xB12C0803, + 0x81C, 0xAF2E0803, + 0x81C, 0xAE300803, + 0x81C, 0xAD320803, + 0x81C, 0xAC340803, + 0x81C, 0xAB360803, + 0x81C, 0xAA380803, + 0x81C, 0xA93A0803, + 0x81C, 0xA83C0803, + 0x81C, 0xA73E0803, + 0x81C, 0x88400803, + 0x81C, 0x87420803, + 0x81C, 0x86440803, + 0x81C, 0x85460803, + 0x81C, 0x84480803, + 0x81C, 0x834A0803, + 0x81C, 0x674C0803, + 0x81C, 0x664E0803, + 0x81C, 0x65500803, + 0x81C, 0x64520803, + 0x81C, 0x63540803, + 0x81C, 0x62560803, + 0x81C, 0x61580803, + 0x81C, 0x455A0803, + 0x81C, 0x445C0803, + 0x81C, 0x435E0803, + 0x81C, 0x42600803, + 0x81C, 0x41620803, + 0x81C, 0x25640803, + 0x81C, 0x24660803, + 0x81C, 0x23680803, + 0x81C, 0x226A0803, + 0x81C, 0x216C0803, + 0x81C, 0x016E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0xA0000000, 0x00000000, + 0x81C, 0xFB000003, + 0x81C, 0xFA020003, + 0x81C, 0xF9040003, + 0x81C, 0xF8060003, + 0x81C, 0xF7080003, + 0x81C, 0xF60A0003, + 0x81C, 0xF50C0003, + 0x81C, 0xF40E0003, + 0x81C, 0xF3100003, + 0x81C, 0xF2120003, + 0x81C, 0xF1140003, + 0x81C, 0xF0160003, + 0x81C, 0xEF180003, + 0x81C, 0xEE1A0003, + 0x81C, 0xED1C0003, + 0x81C, 0xEC1E0003, + 0x81C, 0xEB200003, + 0x81C, 0xEA220003, + 0x81C, 0xE9240003, + 0x81C, 0xE8260003, + 0x81C, 0xE7280003, + 0x81C, 0xE62A0003, + 0x81C, 0xCA2C0003, + 0x81C, 0xC92E0003, + 0x81C, 0xC8300003, + 0x81C, 0xC7320003, + 0x81C, 0xC6340003, + 0x81C, 0xC5360003, + 0x81C, 0xC4380003, + 0x81C, 0xC33A0003, + 0x81C, 0xC23C0003, + 0x81C, 0xC13E0003, + 0x81C, 0x88400003, + 0x81C, 0x87420003, + 0x81C, 0x86440003, + 0x81C, 0x85460003, + 0x81C, 0x84480003, + 0x81C, 0x834A0003, + 0x81C, 0x674C0003, + 0x81C, 0x664E0003, + 0x81C, 0x65500003, + 0x81C, 0x64520003, + 0x81C, 0x63540003, + 0x81C, 0x62560003, + 0x81C, 0x61580003, + 0x81C, 0x455A0003, + 0x81C, 0x445C0003, + 0x81C, 0x435E0003, + 0x81C, 0x42600003, + 0x81C, 0x41620003, + 0x81C, 0x25640003, + 0x81C, 0x24660003, + 0x81C, 0x23680003, + 0x81C, 0x226A0003, + 0x81C, 0x216C0003, + 0x81C, 0x016E0003, + 0x81C, 0x01700003, + 0x81C, 0x01720003, + 0x81C, 0x01740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0x81C, 0xFF000803, + 0x81C, 0xFE020803, + 0x81C, 0xFD040803, + 0x81C, 0xFC060803, + 0x81C, 0xFB080803, + 0x81C, 0xFA0A0803, + 0x81C, 0xF90C0803, + 0x81C, 0xF80E0803, + 0x81C, 0xF7100803, + 0x81C, 0xF6120803, + 0x81C, 0xF5140803, + 0x81C, 0xF4160803, + 0x81C, 0xF3180803, + 0x81C, 0xF21A0803, + 0x81C, 0xF11C0803, + 0x81C, 0xF01E0803, + 0x81C, 0xB7200803, + 0x81C, 0xB6220803, + 0x81C, 0xB5240803, + 0x81C, 0xB4260803, + 0x81C, 0xB3280803, + 0x81C, 0xB22A0803, + 0x81C, 0xB12C0803, + 0x81C, 0xAF2E0803, + 0x81C, 0xAE300803, + 0x81C, 0xAD320803, + 0x81C, 0xAC340803, + 0x81C, 0xAB360803, + 0x81C, 0xAA380803, + 0x81C, 0xA93A0803, + 0x81C, 0xA83C0803, + 0x81C, 0xA73E0803, + 0x81C, 0x88400803, + 0x81C, 0x87420803, + 0x81C, 0x86440803, + 0x81C, 0x85460803, + 0x81C, 0x84480803, + 0x81C, 0x834A0803, + 0x81C, 0x674C0803, + 0x81C, 0x664E0803, + 0x81C, 0x65500803, + 0x81C, 0x64520803, + 0x81C, 0x63540803, + 0x81C, 0x62560803, + 0x81C, 0x61580803, + 0x81C, 0x455A0803, + 0x81C, 0x445C0803, + 0x81C, 0x435E0803, + 0x81C, 0x42600803, + 0x81C, 0x41620803, + 0x81C, 0x25640803, + 0x81C, 0x24660803, + 0x81C, 0x23680803, + 0x81C, 0x226A0803, + 0x81C, 0x216C0803, + 0x81C, 0x016E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0xB0000000, 0x00000000, +}; + +const u32 array_mp_8821c_agc_tab_diff_btg[] = { + 0x80001004, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFF000013, + 0x81C, 0xFE020013, + 0x81C, 0xFD040013, + 0x81C, 0xFC060013, + 0x81C, 0xFB080013, + 0x81C, 0xFA0A0013, + 0x81C, 0xF90C0013, + 0x81C, 0xF80E0013, + 0x81C, 0xF7100013, + 0x81C, 0xF6120013, + 0x81C, 0xF5140013, + 0x81C, 0xF4160013, + 0x81C, 0xF3180013, + 0x81C, 0xF21A0013, + 0x81C, 0xF11C0013, + 0x81C, 0xF01E0013, + 0x81C, 0xEF200013, + 0x81C, 0xEE220013, + 0x81C, 0xED240013, + 0x81C, 0xEC260013, + 0x81C, 0xEB280013, + 0x81C, 0xEA2A0013, + 0x81C, 0xE92C0013, + 0x81C, 0xE82E0013, + 0x81C, 0xE7300013, + 0x81C, 0x8B320013, + 0x81C, 0x8A340013, + 0x81C, 0x89360013, + 0x81C, 0x88380013, + 0x81C, 0x873A0013, + 0x81C, 0x863C0013, + 0x81C, 0x853E0013, + 0x81C, 0x84400013, + 0x81C, 0x83420013, + 0x81C, 0x82440013, + 0x81C, 0x81460013, + 0x81C, 0x08480013, + 0x81C, 0x074A0013, + 0x81C, 0x064C0013, + 0x81C, 0x054E0013, + 0x81C, 0x04500013, + 0x81C, 0x03520013, + 0x81C, 0x88540003, + 0x81C, 0x87560003, + 0x81C, 0x86580003, + 0x81C, 0x855A0003, + 0x81C, 0x845C0003, + 0x81C, 0x835E0003, + 0x81C, 0x82600003, + 0x81C, 0x81620003, + 0x81C, 0x07640003, + 0x81C, 0x06660003, + 0x81C, 0x05680003, + 0x81C, 0x046A0003, + 0x81C, 0x036C0003, + 0x81C, 0x026E0003, + 0x81C, 0x01700003, + 0x81C, 0x01720003, + 0x81C, 0x01740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0x81C, 0xFF000813, + 0x81C, 0xFE020813, + 0x81C, 0xFD040813, + 0x81C, 0xFC060813, + 0x81C, 0xFB080813, + 0x81C, 0xFA0A0813, + 0x81C, 0xF90C0813, + 0x81C, 0xF80E0813, + 0x81C, 0xF7100813, + 0x81C, 0xF6120813, + 0x81C, 0xF5140813, + 0x81C, 0xF4160813, + 0x81C, 0xF3180813, + 0x81C, 0xF21A0813, + 0x81C, 0xF11C0813, + 0x81C, 0x941E0813, + 0x81C, 0x93200813, + 0x81C, 0x92220813, + 0x81C, 0x91240813, + 0x81C, 0x90260813, + 0x81C, 0x8F280813, + 0x81C, 0x8E2A0813, + 0x81C, 0x8D2C0813, + 0x81C, 0x8C2E0813, + 0x81C, 0x8B300813, + 0x81C, 0x8A320813, + 0x81C, 0x89340813, + 0x81C, 0x88360813, + 0x81C, 0x87380813, + 0x81C, 0x863A0813, + 0x81C, 0x853C0813, + 0x81C, 0x843E0813, + 0x81C, 0x83400813, + 0x81C, 0x82420813, + 0x81C, 0x81440813, + 0x81C, 0x07460813, + 0x81C, 0x06480813, + 0x81C, 0x054A0813, + 0x81C, 0x044C0813, + 0x81C, 0x034E0813, + 0x81C, 0x02500813, + 0x81C, 0x01520813, + 0x81C, 0x88540803, + 0x81C, 0x87560803, + 0x81C, 0x86580803, + 0x81C, 0x855A0803, + 0x81C, 0x845C0803, + 0x81C, 0x835E0803, + 0x81C, 0x82600803, + 0x81C, 0x81620803, + 0x81C, 0x07640803, + 0x81C, 0x06660803, + 0x81C, 0x05680803, + 0x81C, 0x046A0803, + 0x81C, 0x036C0803, + 0x81C, 0x026E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0x90001005, 0x00000000, 0x40000000, 0x00000000, + 0x81C, 0xFF000013, + 0x81C, 0xFE020013, + 0x81C, 0xFD040013, + 0x81C, 0xFC060013, + 0x81C, 0xFB080013, + 0x81C, 0xFA0A0013, + 0x81C, 0xF90C0013, + 0x81C, 0xF80E0013, + 0x81C, 0xF7100013, + 0x81C, 0xF6120013, + 0x81C, 0xF5140013, + 0x81C, 0xF4160013, + 0x81C, 0xF3180013, + 0x81C, 0xF21A0013, + 0x81C, 0xF11C0013, + 0x81C, 0xF01E0013, + 0x81C, 0xEF200013, + 0x81C, 0xEE220013, + 0x81C, 0xED240013, + 0x81C, 0xEC260013, + 0x81C, 0xEB280013, + 0x81C, 0xEA2A0013, + 0x81C, 0xE92C0013, + 0x81C, 0xE82E0013, + 0x81C, 0xE7300013, + 0x81C, 0x8B320013, + 0x81C, 0x8A340013, + 0x81C, 0x89360013, + 0x81C, 0x88380013, + 0x81C, 0x873A0013, + 0x81C, 0x863C0013, + 0x81C, 0x853E0013, + 0x81C, 0x84400013, + 0x81C, 0x83420013, + 0x81C, 0x82440013, + 0x81C, 0x81460013, + 0x81C, 0x08480013, + 0x81C, 0x074A0013, + 0x81C, 0x064C0013, + 0x81C, 0x054E0013, + 0x81C, 0x04500013, + 0x81C, 0x03520013, + 0x81C, 0x88540003, + 0x81C, 0x87560003, + 0x81C, 0x86580003, + 0x81C, 0x855A0003, + 0x81C, 0x845C0003, + 0x81C, 0x835E0003, + 0x81C, 0x82600003, + 0x81C, 0x81620003, + 0x81C, 0x07640003, + 0x81C, 0x06660003, + 0x81C, 0x05680003, + 0x81C, 0x046A0003, + 0x81C, 0x036C0003, + 0x81C, 0x026E0003, + 0x81C, 0x01700003, + 0x81C, 0x01720003, + 0x81C, 0x01740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0x81C, 0xFF000813, + 0x81C, 0xFE020813, + 0x81C, 0xFD040813, + 0x81C, 0xFC060813, + 0x81C, 0xFB080813, + 0x81C, 0xFA0A0813, + 0x81C, 0xF90C0813, + 0x81C, 0xF80E0813, + 0x81C, 0xF7100813, + 0x81C, 0xF6120813, + 0x81C, 0xF5140813, + 0x81C, 0xF4160813, + 0x81C, 0xF3180813, + 0x81C, 0xF21A0813, + 0x81C, 0xF11C0813, + 0x81C, 0x941E0813, + 0x81C, 0x93200813, + 0x81C, 0x92220813, + 0x81C, 0x91240813, + 0x81C, 0x90260813, + 0x81C, 0x8F280813, + 0x81C, 0x8E2A0813, + 0x81C, 0x8D2C0813, + 0x81C, 0x8C2E0813, + 0x81C, 0x8B300813, + 0x81C, 0x8A320813, + 0x81C, 0x89340813, + 0x81C, 0x88360813, + 0x81C, 0x87380813, + 0x81C, 0x863A0813, + 0x81C, 0x853C0813, + 0x81C, 0x843E0813, + 0x81C, 0x83400813, + 0x81C, 0x82420813, + 0x81C, 0x81440813, + 0x81C, 0x07460813, + 0x81C, 0x06480813, + 0x81C, 0x054A0813, + 0x81C, 0x044C0813, + 0x81C, 0x034E0813, + 0x81C, 0x02500813, + 0x81C, 0x01520813, + 0x81C, 0x88540803, + 0x81C, 0x87560803, + 0x81C, 0x86580803, + 0x81C, 0x855A0803, + 0x81C, 0x845C0803, + 0x81C, 0x835E0803, + 0x81C, 0x82600803, + 0x81C, 0x81620803, + 0x81C, 0x07640803, + 0x81C, 0x06660803, + 0x81C, 0x05680803, + 0x81C, 0x046A0803, + 0x81C, 0x036C0803, + 0x81C, 0x026E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0xA0000000, 0x00000000, + 0x81C, 0xFF000013, + 0x81C, 0xFE020013, + 0x81C, 0xFD040013, + 0x81C, 0xFC060013, + 0x81C, 0xFB080013, + 0x81C, 0xFA0A0013, + 0x81C, 0xF90C0013, + 0x81C, 0xF80E0013, + 0x81C, 0xF7100013, + 0x81C, 0xF6120013, + 0x81C, 0xF5140013, + 0x81C, 0xF4160013, + 0x81C, 0xF3180013, + 0x81C, 0xF21A0013, + 0x81C, 0xF11C0013, + 0x81C, 0xF01E0013, + 0x81C, 0xEF200013, + 0x81C, 0xEE220013, + 0x81C, 0xED240013, + 0x81C, 0xEC260013, + 0x81C, 0xEB280013, + 0x81C, 0xEA2A0013, + 0x81C, 0xE92C0013, + 0x81C, 0xE82E0013, + 0x81C, 0xE7300013, + 0x81C, 0x8A320013, + 0x81C, 0x89340013, + 0x81C, 0x88360013, + 0x81C, 0x87380013, + 0x81C, 0x863A0013, + 0x81C, 0x853C0013, + 0x81C, 0x843E0013, + 0x81C, 0x83400013, + 0x81C, 0x82420013, + 0x81C, 0x81440013, + 0x81C, 0x07460013, + 0x81C, 0x06480013, + 0x81C, 0x054A0013, + 0x81C, 0x044C0013, + 0x81C, 0x034E0013, + 0x81C, 0x02500013, + 0x81C, 0x01520013, + 0x81C, 0x88540003, + 0x81C, 0x87560003, + 0x81C, 0x86580003, + 0x81C, 0x855A0003, + 0x81C, 0x845C0003, + 0x81C, 0x835E0003, + 0x81C, 0x82600003, + 0x81C, 0x81620003, + 0x81C, 0x07640003, + 0x81C, 0x06660003, + 0x81C, 0x05680003, + 0x81C, 0x046A0003, + 0x81C, 0x036C0003, + 0x81C, 0x026E0003, + 0x81C, 0x01700003, + 0x81C, 0x01720003, + 0x81C, 0x01740003, + 0x81C, 0x01760003, + 0x81C, 0x01780003, + 0x81C, 0x017A0003, + 0x81C, 0x017C0003, + 0x81C, 0x017E0003, + 0x81C, 0xFF000813, + 0x81C, 0xFE020813, + 0x81C, 0xFD040813, + 0x81C, 0xFC060813, + 0x81C, 0xFB080813, + 0x81C, 0xFA0A0813, + 0x81C, 0xF90C0813, + 0x81C, 0xF80E0813, + 0x81C, 0xF7100813, + 0x81C, 0xF6120813, + 0x81C, 0xF5140813, + 0x81C, 0xF4160813, + 0x81C, 0xF3180813, + 0x81C, 0xF21A0813, + 0x81C, 0xF11C0813, + 0x81C, 0x961E0813, + 0x81C, 0x95200813, + 0x81C, 0x94220813, + 0x81C, 0x93240813, + 0x81C, 0x92260813, + 0x81C, 0x91280813, + 0x81C, 0x8F2A0813, + 0x81C, 0x8E2C0813, + 0x81C, 0x8D2E0813, + 0x81C, 0x8C300813, + 0x81C, 0x8B320813, + 0x81C, 0x8A340813, + 0x81C, 0x89360813, + 0x81C, 0x88380813, + 0x81C, 0x873A0813, + 0x81C, 0x863C0813, + 0x81C, 0x853E0813, + 0x81C, 0x84400813, + 0x81C, 0x83420813, + 0x81C, 0x82440813, + 0x81C, 0x08460813, + 0x81C, 0x07480813, + 0x81C, 0x064A0813, + 0x81C, 0x054C0813, + 0x81C, 0x044E0813, + 0x81C, 0x03500813, + 0x81C, 0x02520813, + 0x81C, 0x89540803, + 0x81C, 0x88560803, + 0x81C, 0x87580803, + 0x81C, 0x865A0803, + 0x81C, 0x855C0803, + 0x81C, 0x845E0803, + 0x81C, 0x83600803, + 0x81C, 0x82620803, + 0x81C, 0x07640803, + 0x81C, 0x06660803, + 0x81C, 0x05680803, + 0x81C, 0x046A0803, + 0x81C, 0x036C0803, + 0x81C, 0x026E0803, + 0x81C, 0x01700803, + 0x81C, 0x01720803, + 0x81C, 0x01740803, + 0x81C, 0x01760803, + 0x81C, 0x01780803, + 0x81C, 0x017A0803, + 0x81C, 0x017C0803, + 0x81C, 0x017E0803, + 0xB0000000, 0x00000000, +}; + +void +odm_read_and_config_mp_8821c_agc_tab_diff(struct dm_struct *dm, + const u32 array[], + u32 array_len) +{ + u32 i = 0; + u8 c_cond; + boolean is_matched = true, is_skipped = false; + + u32 v1 = 0, v2 = 0, pre_v1 = 0, pre_v2 = 0; + u32 a1 = 0, a2 = 0, a3 = 0, a4 = 0; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + + while ((i + 1) < array_len) { + v1 = array[i]; + v2 = array[i + 1]; + + if (v1 & (BIT(31) | BIT(30))) {/*positive & negative condition*/ + if (v1 & BIT(31)) {/* positive condition*/ + c_cond = + (u8)((v1 & (BIT(29) | BIT(28))) >> 28); + if (c_cond == COND_ENDIF) {/*end*/ + is_matched = true; + is_skipped = false; + PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n"); + } else if (c_cond == COND_ELSE) { /*else*/ + is_matched = is_skipped ? false : true; + PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n"); + } else {/*if , else if*/ + pre_v1 = v1; + pre_v2 = v2; + PHYDM_DBG(dm, ODM_COMP_INIT, + "IF or ELSE IF\n"); + } + } else if (v1 & BIT(30)) { /*negative condition*/ + if (!is_skipped) { + a1 = pre_v1; a2 = pre_v2; + a3 = v1; a4 = v2; + if (check_positive(dm, + a1, a2, a3, a4)) { + is_matched = true; + is_skipped = true; + } else { + is_matched = false; + is_skipped = false; + } + } else { + is_matched = false; + } + } + } else { + if (is_matched) + odm_config_bb_agc_8821c(dm, v1, MASKDWORD, v2); + } + i = i + 2; + } +} + +u32 +odm_get_version_mp_8821c_agc_tab_diff(void) +{ + return 62; +} + +/****************************************************************************** + * phy_reg.TXT + ******************************************************************************/ + +const u32 array_mp_8821c_phy_reg[] = { + 0x800, 0x9020D010, + 0x804, 0x80018180, + 0x808, 0x04028211, + 0x80C, 0x13D10011, + 0x810, 0x21104255, + 0x814, 0x020C3D10, + 0x818, 0x84A10385, + 0x81C, 0x1E1E081F, + 0x820, 0x0001AAAA, + 0x824, 0x00030FE0, + 0x828, 0x0000CCCC, + 0x82C, 0x75CB7010, + 0x830, 0x79A0EAAA, + 0x834, 0x072E698A, + 0x838, 0x87766461, + 0x83C, 0x9194B2B6, + 0x840, 0x171740E0, + 0x844, 0x4D3D7CDB, + 0x848, 0x4AD0408B, + 0x84C, 0x6AFBF7A5, + 0x850, 0x28A74706, + 0x854, 0x0001520C, + 0x858, 0x4060C000, + 0x85C, 0x74010160, + 0x860, 0x68A7C321, + 0x864, 0x79F27432, + 0x868, 0x8CA7A314, + 0x86C, 0x558C2878, + 0x870, 0x55555555, + 0x874, 0x27612C2E, + 0x878, 0xC0003152, + 0x87C, 0x5C8FC000, + 0x880, 0x00000000, + 0x884, 0x00000000, + 0x888, 0x00000000, + 0x88C, 0x00000000, + 0x890, 0x00000000, + 0x894, 0x00000000, + 0x898, 0x00000000, + 0x89C, 0x00000000, + 0x8A0, 0x00000013, + 0x8A4, 0x7F7F7F7F, + 0x8A8, 0x2202033E, + 0x8AC, 0xF00F000A, + 0x8B0, 0x00000600, + 0x8B4, 0x000FC080, + 0x8B8, 0xEC0057FF, + 0x8BC, 0x2CB520A3, + 0x8C0, 0xFFE04020, + 0x8C4, 0x47C00000, + 0x8C8, 0x00025165, + 0x82000400, 0x00000000, 0x40000000, 0x00000000, + 0x8CC, 0x08190492, + 0xA0000000, 0x00000000, + 0x8CC, 0x08188492, + 0xB0000000, 0x00000000, + 0x8D0, 0x0000B800, + 0x8D4, 0x860308A0, + 0x8D8, 0x290B5612, + 0x8DC, 0x00000000, + 0x8E0, 0x32D16777, + 0x8E4, 0x49092925, + 0x8E8, 0xFFFFC42C, + 0x8EC, 0x99999999, + 0x8F0, 0x00009999, + 0x8F4, 0x00D80FA1, + 0x8F8, 0x400000C0, + 0x8FC, 0x00000130, + 0x900, 0x00C00000, + 0x904, 0x0FFF0FFF, + 0x908, 0x00000000, + 0x90C, 0x13000000, + 0x910, 0x0000FC00, + 0x914, 0xC6380000, + 0x918, 0x1C1028C0, + 0x91C, 0x64B11A1C, + 0x920, 0xE0767233, + 0x924, 0x855A2500, + 0x928, 0x4AB0E4E4, + 0x92C, 0xFFFEB200, + 0x930, 0xFFFFFFFE, + 0x934, 0x001FFFFF, + 0x938, 0x00008480, + 0x93C, 0xE41C0642, + 0x940, 0x0E470430, + 0x944, 0x00000000, + 0x948, 0xAC000000, + 0x94C, 0x10000083, + 0x950, 0xB2010080, + 0x954, 0x86510080, + 0x958, 0x00000181, + 0x95C, 0x04248000, + 0x960, 0x00000000, + 0x964, 0x00000000, + 0x968, 0x00000000, + 0x96C, 0x00000000, + 0x970, 0x00001FFF, + 0x974, 0x04000FFF, + 0x978, 0x00000000, + 0x97C, 0x00000000, + 0x980, 0x00000000, + 0x984, 0x00000000, + 0x988, 0x00000000, + 0x98C, 0x23440000, + 0x990, 0x27100000, + 0x994, 0xFFFF0100, + 0x998, 0xFFFFFF5C, + 0x99C, 0xFFFFFFFF, + 0x9A0, 0x000000FF, + 0x9A4, 0x80000088, + 0x9A8, 0x0C2F0000, + 0x9AC, 0x01560000, + 0x9B0, 0x70000000, + 0x9B4, 0x00000000, + 0x9B8, 0x00000000, + 0x9BC, 0x00000000, + 0x9C0, 0x00000000, + 0x9C4, 0x00000000, + 0x9C8, 0x00000000, + 0x9CC, 0x00000000, + 0x9D0, 0x00000000, + 0x9D4, 0x00000000, + 0x9D8, 0x00000000, + 0x9DC, 0x00000000, + 0x9E0, 0x00000000, + 0x9E4, 0x02000402, + 0x9E8, 0x000022D4, + 0x9EC, 0x00000000, + 0x9F0, 0x00000000, + 0x9F4, 0x00000000, + 0x9F8, 0x00000000, + 0x9FC, 0xEFFFE7FF, + 0xA00, 0x00D040C8, + 0xA04, 0x80FF800C, + 0xA08, 0x9C838300, + 0xA0C, 0x297E000F, + 0xA10, 0x9500BB78, + 0xA14, 0x1114D028, + 0xA18, 0x00881117, + 0xA1C, 0x89140F00, + 0xA20, 0xE82C0000, + 0xA24, 0x64B80C1C, + 0xA28, 0x00008810, + 0xA2C, 0x00D20000, + 0xA70, 0x101FBF00, + 0xA74, 0x00000107, + 0xA78, 0x00008900, + 0xA7C, 0x225B0606, + 0xA80, 0x21807532, + 0xA84, 0x80120000, + 0xA88, 0x048C0000, + 0xA8C, 0x12345678, + 0xA90, 0xABCDEF00, + 0xA94, 0x001B1B89, + 0xA98, 0x00000000, + 0xA9C, 0x3F000000, + 0xAA0, 0x00000000, + 0xAA4, 0x00080000, + 0xAA8, 0xEACF0004, + 0xAAC, 0x01235667, + 0xAB0, 0x00000000, + 0xB00, 0xE1000440, + 0xB04, 0x00800000, + 0xB08, 0xFF02030B, + 0xB0C, 0x01EAA406, + 0xB10, 0x00030690, + 0xB14, 0x006000FA, + 0xB18, 0x00000002, + 0xB1C, 0x00000002, + 0xB20, 0x4B00001F, + 0xB24, 0x4E8E3E40, + 0xB28, 0x03020100, + 0xB2C, 0x07060504, + 0xB30, 0x0B0A0908, + 0xB34, 0x0F0E0D0C, + 0xB38, 0x13121110, + 0xB3C, 0x0000003A, + 0xB40, 0x00000000, + 0xB44, 0x80000000, + 0xB48, 0x3F0000FA, + 0xB4C, 0x88C80020, + 0xB50, 0x00000000, + 0xB54, 0x00004241, + 0xB58, 0xE0008208, + 0xB5C, 0x41EFFFF9, + 0xB60, 0x00000000, + 0xB64, 0x00200063, + 0xB68, 0x0000003A, + 0xB6C, 0x00000102, + 0xB70, 0x4E6D1870, + 0xB74, 0x03020100, + 0xB78, 0x07060504, + 0xB7C, 0x0B0A0908, + 0xB80, 0x0F0E0D0C, + 0xB84, 0x13121110, + 0xB88, 0x00000000, + 0xB8C, 0x00000000, + 0xC00, 0x00000007, + 0xC04, 0x03050020, + 0xC08, 0x60403231, + 0xC0C, 0x00012345, + 0xC10, 0x00000100, + 0xC14, 0x01000000, + 0xC18, 0x00000000, + 0xC1C, 0x40040053, + 0xC20, 0x400503A3, + 0xC24, 0x00000000, + 0xC28, 0x00000000, + 0xC2C, 0x00000000, + 0xC30, 0x00000000, + 0xC34, 0x00000000, + 0xC38, 0x00000000, + 0xC3C, 0x00000000, + 0xC40, 0x00000000, + 0xC44, 0x00000000, + 0xC48, 0x00000000, + 0xC4C, 0x00000000, + 0xC50, 0x00000020, + 0xC54, 0x00000000, + 0xC58, 0xD8020402, + 0xC5C, 0xDE000120, + 0xC68, 0x0000003F, + 0xC6C, 0x0000122A, + 0xC70, 0x00000000, + 0xC74, 0x00000000, + 0xC78, 0x00000000, + 0xC7C, 0x00000000, + 0xC80, 0x00000000, + 0xC84, 0x00000000, + 0xC88, 0x00000000, + 0xC8C, 0x07000000, + 0xC94, 0x01000100, + 0xC98, 0x201C8000, + 0xC9C, 0x00000000, + 0xCA0, 0x0000A555, + 0xCA4, 0x08040201, + 0xCA8, 0x80402010, + 0xCAC, 0x00000000, + 0x80001005, 0x00000000, 0x40000000, 0x00000000, + 0xCB0, 0x77777717, + 0xA0000000, 0x00000000, + 0xCB0, 0x77775747, + 0xB0000000, 0x00000000, + 0xCB8, 0x00000000, + 0xCBC, 0x00000000, + 0xCC0, 0x00000000, + 0xCC4, 0x00000000, + 0xCC8, 0x00000000, + 0xCCC, 0x00000000, + 0xCD0, 0x00000000, + 0xCD4, 0x00000000, + 0xCD8, 0x00000000, + 0xCDC, 0x00000000, + 0xCE0, 0x00000000, + 0xCE4, 0x00000000, + 0xCE8, 0x00000000, + 0xCEC, 0x00000000, + 0xE00, 0x00000007, + 0xE04, 0x00000020, + 0xE08, 0x60403231, + 0xE0C, 0x00012345, + 0xE10, 0x00000100, + 0xE14, 0x01000000, + 0xE18, 0x00000000, + 0xE1C, 0x40040053, + 0xE20, 0x00020103, + 0xE24, 0x00000000, + 0xE28, 0x00000000, + 0xE2C, 0x00000000, + 0xE30, 0x00000000, + 0xE34, 0x00000000, + 0xE38, 0x00000000, + 0xE3C, 0x00000000, + 0xE40, 0x00000000, + 0xE44, 0x00000000, + 0xE48, 0x00000000, + 0xE4C, 0x00000000, + 0xE50, 0x00000020, + 0xE54, 0x00000000, + 0xE58, 0xD8020402, + 0xE5C, 0xDE000120, + 0xE68, 0x59799979, + 0xE6C, 0x0000122A, + 0xE70, 0x99795979, + 0xE74, 0x99795979, + 0xE78, 0x99799979, + 0xE7C, 0x99791979, + 0xE80, 0x19791979, + 0xE84, 0x19791979, + 0xE88, 0x00000000, + 0xE8C, 0x07000000, + 0xE94, 0x01000100, + 0xE98, 0x201C8000, + 0xE9C, 0x00000000, + 0xEA0, 0x0000A555, + 0xEA4, 0x08040201, + 0xEA8, 0x80402010, + 0xEAC, 0x00000000, + 0xEB0, 0x98543210, + 0xEB4, 0x000000BA, + 0xEB8, 0x00000000, + 0xEBC, 0x00000000, + 0xEC0, 0x00000000, + 0xEC4, 0x00000000, + 0xEC8, 0x00000000, + 0xECC, 0x00000000, + 0xED0, 0x00000000, + 0xED4, 0x00000000, + 0xED8, 0x00000000, + 0xEDC, 0x00000000, + 0xEE0, 0x00000000, + 0xEE4, 0x00000000, + 0xEE8, 0x00000000, + 0xEEC, 0x00000000, + 0x1900, 0x00000000, + 0x1904, 0x00238000, + 0x1908, 0x00000000, + 0x190C, 0x00000000, + 0x1910, 0x00001800, + 0x1914, 0x00000000, + 0x1918, 0x00000000, + 0x191C, 0x00000000, + 0x1920, 0x00000000, + 0x1924, 0x00000000, + 0x1928, 0x00000000, + 0x192C, 0x00000000, + 0x1930, 0x00000000, + 0x1934, 0x00000000, + 0x1938, 0x00000000, + 0x193C, 0x00000000, + 0x1940, 0x00000000, + 0x1944, 0x00000000, + 0x1948, 0x00000000, + 0x194C, 0x00000000, + 0x1950, 0x00000000, + 0x1954, 0x00000000, + 0x1958, 0x00000000, + 0x195C, 0x00000000, + 0x1960, 0x00000000, + 0x1964, 0x00000000, + 0x1968, 0x00000000, + 0x196C, 0x00000000, + 0x1970, 0x00000000, + 0x1974, 0x00000000, + 0x1978, 0x00000000, + 0x197C, 0x00000000, + 0x1980, 0x00000000, + 0x1984, 0x03000000, + 0x1988, 0x21401E88, + 0x198C, 0x00004000, + 0x1990, 0x00000000, + 0x1994, 0x00000000, + 0x1998, 0x00000053, + 0x199C, 0x00000000, + 0x19A0, 0x00000000, + 0x19A4, 0x00000000, + 0x19A8, 0x010A0000, + 0x19AC, 0x0E47E47F, + 0x19B0, 0x00008000, + 0x19B4, 0x0E47E47F, + 0x19B8, 0x00000000, + 0x19BC, 0x00000000, + 0x19C0, 0x00000000, + 0x19C4, 0x00000000, + 0x19C8, 0x00000000, + 0x19CC, 0x00000000, + 0x19D0, 0x00000000, + 0x19D4, 0x77777777, + 0x19D8, 0x00000777, + 0x19DC, 0x133E0F37, + 0x19E0, 0x00000000, + 0x19E4, 0x00000000, + 0x19E8, 0x00000000, + 0x19EC, 0x00000000, + 0x19F0, 0x00000000, + 0x19F4, 0x00000000, + 0x19F8, 0x01A00000, + 0x19FC, 0x00000000, + 0x1C00, 0x00000100, + 0x1C04, 0x01000000, + 0x1C08, 0x00000100, + 0x1C0C, 0x01000000, + 0x1C10, 0x00000100, + 0x1C14, 0x01000000, + 0x1C18, 0x00000100, + 0x1C1C, 0x01000000, + 0x1C20, 0x00000100, + 0x1C24, 0x01000000, + 0x1C28, 0x00000100, + 0x1C2C, 0x01000000, + 0x1C30, 0x00000100, + 0x1C34, 0x01000000, + 0x1C38, 0x00000000, + 0x1C3C, 0x00008000, + 0x1C40, 0x000C0100, + 0x1C44, 0x000000F3, + 0x1C48, 0x1A8249A8, + 0x1C4C, 0x1461C826, + 0x1C50, 0x0001469E, + 0x1C54, 0x58D158D1, + 0x1C58, 0x04490088, + 0x1C5C, 0x04004400, + 0x1C60, 0x00000000, + 0x1C64, 0x04004400, + 0x1C68, 0x0B7B7B75, + 0x1C6C, 0x01000000, + 0x1C70, 0x00A08145, + 0x1C74, 0x2080E0E0, + 0x1C78, 0x00000000, + 0x1C7C, 0x00000010, + 0x1C80, 0x00000100, + 0x1C84, 0x01000000, + 0x1C88, 0x00000100, + 0x1C8C, 0x01000000, + 0x1C90, 0x00000100, + 0x1C94, 0x01000000, + 0x1C98, 0x00000100, + 0x1C9C, 0x01000000, + 0x1CA0, 0x00000100, + 0x1CA4, 0x01000000, + 0x1CA8, 0x00000100, + 0x1CAC, 0x01000000, + 0x1CB0, 0x00000100, + 0x1CB4, 0x01000000, + 0x1CB8, 0x00000000, + 0x1CBC, 0x00000000, + 0x1CC0, 0x201B0100, + 0x1CC4, 0x00308000, + 0x1CC8, 0x5B74B6E9, + 0x1CCC, 0x01000000, + 0x1CD0, 0x00000400, + 0x1CD4, 0x01000000, + 0x1CD8, 0x01B8ADEB, + 0x1CDC, 0x01000000, + 0x1CE0, 0x00030003, + 0x1CE4, 0x4E4A0306, + 0x1CE8, 0x00000100, + 0x1CEC, 0x01000000, + 0x1CF0, 0x00000100, + 0x1CF4, 0x01000000, + 0x1CF8, 0x01B8ADEB, + 0x1CFC, 0x00000000, + 0xC60, 0x700B8040, + 0xC60, 0x700B8040, + 0xC60, 0x70146040, + 0xC60, 0x70246040, + 0xC60, 0x70346040, + 0xC60, 0x70446040, + 0xC60, 0x705B2040, + 0xC60, 0x70646040, + 0xC60, 0x707B8040, + 0xC60, 0x708B8040, + 0xC60, 0x709B8040, + 0xC60, 0x70AB8040, + 0xC60, 0x70BB6040, + 0xC60, 0x70C06040, + 0xC60, 0x70D06040, + 0xC60, 0x70EF6040, + 0xC60, 0x70F06040, + 0xE60, 0x700B8040, + 0xE60, 0x700B8040, + 0xE60, 0x70146040, + 0xE60, 0x70246040, + 0xE60, 0x70346040, + 0xE60, 0x70446040, + 0xE60, 0x705B2040, + 0xE60, 0x70646040, + 0xE60, 0x707B8040, + 0xE60, 0x708B8040, + 0xE60, 0x709B8040, + 0xE60, 0x70AB8040, + 0xE60, 0x70BB6040, + 0xE60, 0x70C06040, + 0xE60, 0x70D06040, + 0xE60, 0x70EF6040, + 0xE60, 0x70F06040, + 0xC64, 0x00800000, + 0xC64, 0x08800001, + 0xC64, 0x00800002, + 0xC64, 0x00800003, + 0xC64, 0x00800004, + 0xC64, 0x00800005, + 0xC64, 0x00800006, + 0xC64, 0x08800007, + 0xC64, 0x00004000, + 0xE64, 0x00800000, + 0xE64, 0x08800001, + 0xE64, 0x00800002, + 0xE64, 0x00800003, + 0xE64, 0x00800004, + 0xE64, 0x00800005, + 0xE64, 0x00800006, + 0xE64, 0x08800007, + 0xE64, 0x00004000, + 0x1B00, 0xF8000008, + 0x1B00, 0xF80A7008, + 0x1B00, 0xF8015008, + 0x1B00, 0xF8000008, + 0x1B04, 0xE24629D2, + 0x1B08, 0x00000080, + 0x1B0C, 0x00000000, + 0x1B10, 0x00011C00, + 0x1B14, 0x00000000, + 0x1B18, 0x00292903, + 0x1B1C, 0xA2193C32, + 0x1B20, 0x01840008, + 0x1B24, 0x01860008, + 0x1B28, 0x80060300, + 0x1B2C, 0x00000003, + 0x1B30, 0x20000000, + 0x1B34, 0x00000800, + 0x1B3C, 0x20000000, + 0x1BC0, 0x01000000, + 0x1BCC, 0x00000000, + 0x1B90, 0x0001E018, + 0x1B94, 0xF76D9F84, + 0x1BC8, 0x000C44AA, + 0x1BCC, 0x11978200, + 0x1B8C, 0x00002000, + 0x1B9C, 0x5B554F48, + 0x1BA0, 0x6F6B6661, + 0x1BA4, 0x817D7874, + 0x1BA8, 0x908C8884, + 0x1BAC, 0x9D9A9793, + 0x1BB0, 0xAAA7A4A1, + 0x1BB4, 0xB6B3B0AD, + 0x1B40, 0x02CE03E8, + 0x1B44, 0x01FD024C, + 0x1B48, 0x01A101C9, + 0x1B4C, 0x016A0183, + 0x1B50, 0x01430153, + 0x1B54, 0x01280134, + 0x1B58, 0x0112011C, + 0x1B5C, 0x01000107, + 0x1B60, 0x00F200F9, + 0x1B64, 0x00E500EB, + 0x1B68, 0x00DA00E0, + 0x1B6C, 0x00D200D6, + 0x1B70, 0x00C900CD, + 0x1B74, 0x00C200C5, + 0x1B78, 0x00BB00BE, + 0x1B7C, 0x00B500B8, + 0x1BDC, 0x40CAFFE1, + 0x1BDC, 0x4080A1E3, + 0x1BDC, 0x405165E5, + 0x1BDC, 0x403340E7, + 0x1BDC, 0x402028E9, + 0x1BDC, 0x401419EB, + 0x1BDC, 0x400D10ED, + 0x1BDC, 0x40080AEF, + 0x1BDC, 0x400506F1, + 0x1BDC, 0x400304F3, + 0x1BDC, 0x400203F5, + 0x1BDC, 0x400102F7, + 0x1BDC, 0x400101F9, + 0x1BDC, 0x400101FB, + 0x1BDC, 0x400101FD, + 0x1BDC, 0x400101FF, + 0x1BDC, 0x40CAFF81, + 0x1BDC, 0x4080A183, + 0x1BDC, 0x40516585, + 0x1BDC, 0x40334087, + 0x1BDC, 0x40202889, + 0x1BDC, 0x4014198B, + 0x1BDC, 0x400D108D, + 0x1BDC, 0x40080A8F, + 0x1BDC, 0x40050691, + 0x1BDC, 0x40030493, + 0x1BDC, 0x40020395, + 0x1BDC, 0x40010297, + 0x1BDC, 0x40010199, + 0x1BDC, 0x4001019B, + 0x1BDC, 0x4001019D, + 0x1BDC, 0x4001019F, + 0x1BDC, 0x00000000, + 0x1BDC, 0xD0000001, + 0x1BDC, 0xD0000003, + 0x1BDC, 0xD0000005, + 0x1BDC, 0xD0000007, + 0x1BDC, 0xD0000009, + 0x1BDC, 0xD000000B, + 0x1BDC, 0xD000000D, + 0x1BDC, 0xD000000F, + 0x1BDC, 0xD0000011, + 0x1BDC, 0xD0000013, + 0x1BDC, 0xD0000015, + 0x1BDC, 0xD0000017, + 0x1BDC, 0xD0000019, + 0x1BDC, 0xD000001B, + 0x1BDC, 0xD000001D, + 0x1BDC, 0xD000001F, + 0x1BDC, 0xD0000021, + 0x1BDC, 0xD0000023, + 0x1BDC, 0xD0000025, + 0x1BDC, 0xD0000027, + 0x1BDC, 0xD0000029, + 0x1BDC, 0xD000002B, + 0x1BDC, 0xD000002D, + 0x1BDC, 0xD000002F, + 0x1BDC, 0xD0000031, + 0x1BDC, 0xD0000033, + 0x1BDC, 0xD0000035, + 0x1BDC, 0xD0000037, + 0x1BDC, 0xD0000039, + 0x1BDC, 0xD000003B, + 0x1BDC, 0xD000003D, + 0x1BDC, 0xD000003F, + 0x1BDC, 0xD0000041, + 0x1BDC, 0xD0000043, + 0x1BDC, 0xD0000045, + 0x1BDC, 0xD0000047, + 0x1BDC, 0xD0000049, + 0x1BDC, 0xD000004B, + 0x1BDC, 0xD000004D, + 0x1BDC, 0xD000004F, + 0x1BDC, 0xD0000051, + 0x1BDC, 0xD0000053, + 0x1BDC, 0xD0000055, + 0x1BDC, 0xD0000057, + 0x1BDC, 0xD0000059, + 0x1BDC, 0xD000005B, + 0x1BDC, 0xD000005D, + 0x1BDC, 0xD000005F, + 0x1BDC, 0xD0000061, + 0x1BDC, 0xD0000063, + 0x1BDC, 0xD0000065, + 0x1BDC, 0xD0000067, + 0x1BDC, 0xD0000069, + 0x1BDC, 0xD000006B, + 0x1BDC, 0xD000006D, + 0x1BDC, 0xD000006F, + 0x1BDC, 0xD0000071, + 0x1BDC, 0xD0000073, + 0x1BDC, 0xD0000075, + 0x1BDC, 0xD0000077, + 0x1BDC, 0xD0000079, + 0x1BDC, 0xD000007B, + 0x1BDC, 0xD000007D, + 0x1BDC, 0xD000007F, + 0x1BDC, 0x90000081, + 0x1BDC, 0x90000083, + 0x1BDC, 0x90000085, + 0x1BDC, 0x90000087, + 0x1BDC, 0x90000089, + 0x1BDC, 0x9000008B, + 0x1BDC, 0x9000008D, + 0x1BDC, 0x9000008F, + 0x1BDC, 0x90000091, + 0x1BDC, 0x90000093, + 0x1BDC, 0x90000095, + 0x1BDC, 0x90000097, + 0x1BDC, 0x90000099, + 0x1BDC, 0x9000009B, + 0x1BDC, 0x9000009D, + 0x1BDC, 0x9000009F, + 0x1BDC, 0x900000A1, + 0x1BDC, 0x900000A3, + 0x1BDC, 0x900000A5, + 0x1BDC, 0x900000A7, + 0x1BDC, 0x900000A9, + 0x1BDC, 0x900000AB, + 0x1BDC, 0x900000AD, + 0x1BDC, 0x900000AF, + 0x1BDC, 0x900000B1, + 0x1BDC, 0x900000B3, + 0x1BDC, 0x900000B5, + 0x1BDC, 0x900000B7, + 0x1BDC, 0x900000B9, + 0x1BDC, 0x900000BB, + 0x1BDC, 0x900000BD, + 0x1BDC, 0x900000BF, + 0x1BDC, 0x900000C1, + 0x1BDC, 0x900000C3, + 0x1BDC, 0x900000C5, + 0x1BDC, 0x900000C7, + 0x1BDC, 0x900000C9, + 0x1BDC, 0x900000CB, + 0x1BDC, 0x900000CD, + 0x1BDC, 0x900000CF, + 0x1BDC, 0x900000D1, + 0x1BDC, 0x900000D3, + 0x1BDC, 0x900000D5, + 0x1BDC, 0x900000D7, + 0x1BDC, 0x900000D9, + 0x1BDC, 0x900000DB, + 0x1BDC, 0x900000DD, + 0x1BDC, 0x900000DF, + 0x1BDC, 0x900000E1, + 0x1BDC, 0x900000E3, + 0x1BDC, 0x900000E5, + 0x1BDC, 0x900000E7, + 0x1BDC, 0x900000E9, + 0x1BDC, 0x900000EB, + 0x1BDC, 0x900000ED, + 0x1BDC, 0x900000EF, + 0x1BDC, 0x900000F1, + 0x1BDC, 0x900000F3, + 0x1BDC, 0x900000F5, + 0x1BDC, 0x900000F7, + 0x1BDC, 0x900000F9, + 0x1BDC, 0x900000FB, + 0x1BDC, 0x900000FD, + 0x1BDC, 0x900000FF, + 0x1BDC, 0x00000000, + 0x1B00, 0xF8000000, + 0x1B80, 0x00000007, + 0x1B80, 0x090A0005, + 0x1B80, 0x090A0007, + 0x1B80, 0x0FFE0015, + 0x1B80, 0x0FFE0017, + 0x1B80, 0x00220025, + 0x1B80, 0x00220027, + 0x1B80, 0x00040035, + 0x1B80, 0x00040037, + 0x1B80, 0x05C00045, + 0x1B80, 0x05C00047, + 0x1B80, 0x00070055, + 0x1B80, 0x00070057, + 0x1B80, 0x64000065, + 0x1B80, 0x64000067, + 0x1B80, 0x00020075, + 0x1B80, 0x00020077, + 0x1B80, 0x00080085, + 0x1B80, 0x00080087, + 0x1B80, 0x80000095, + 0x1B80, 0x80000097, + 0x1B80, 0x090800A5, + 0x1B80, 0x090800A7, + 0x1B80, 0x0F0200B5, + 0x1B80, 0x0F0200B7, + 0x1B80, 0x002200C5, + 0x1B80, 0x002200C7, + 0x1B80, 0x000400D5, + 0x1B80, 0x000400D7, + 0x1B80, 0x05C000E5, + 0x1B80, 0x05C000E7, + 0x1B80, 0x000700F5, + 0x1B80, 0x000700F7, + 0x1B80, 0x64020105, + 0x1B80, 0x64020107, + 0x1B80, 0x00020115, + 0x1B80, 0x00020117, + 0x1B80, 0x00040125, + 0x1B80, 0x00040127, + 0x1B80, 0x4A000135, + 0x1B80, 0x4A000137, + 0x1B80, 0x4B040145, + 0x1B80, 0x4B040147, + 0x1B80, 0x85030155, + 0x1B80, 0x85030157, + 0x1B80, 0x40090165, + 0x1B80, 0x40090167, + 0x1B80, 0xE02A0175, + 0x1B80, 0xE02A0177, + 0x1B80, 0x4B050185, + 0x1B80, 0x4B050187, + 0x1B80, 0x86030195, + 0x1B80, 0x86030197, + 0x1B80, 0x400B01A5, + 0x1B80, 0x400B01A7, + 0x1B80, 0xE02A01B5, + 0x1B80, 0xE02A01B7, + 0x1B80, 0x4B0001C5, + 0x1B80, 0x4B0001C7, + 0x1B80, 0x000701D5, + 0x1B80, 0x000701D7, + 0x1B80, 0x4C0001E5, + 0x1B80, 0x4C0001E7, + 0x1B80, 0x000401F5, + 0x1B80, 0x000401F7, + 0x1B80, 0x4D040205, + 0x1B80, 0x4D040207, + 0x1B80, 0x2EE00215, + 0x1B80, 0x2EE00217, + 0x1B80, 0x00000225, + 0x1B80, 0x00000227, + 0x1B80, 0x2EF00235, + 0x1B80, 0x2EF00237, + 0x1B80, 0x00000245, + 0x1B80, 0x00000247, + 0x1B80, 0x20810255, + 0x1B80, 0x20810257, + 0x1B80, 0x23450265, + 0x1B80, 0x23450267, + 0x1B80, 0x4D000275, + 0x1B80, 0x4D000277, + 0x1B80, 0x00040285, + 0x1B80, 0x00040287, + 0x1B80, 0x30000295, + 0x1B80, 0x30000297, + 0x1B80, 0xE1D602A5, + 0x1B80, 0xE1D602A7, + 0x1B80, 0xF01102B5, + 0x1B80, 0xF01102B7, + 0x1B80, 0xF11102C5, + 0x1B80, 0xF11102C7, + 0x1B80, 0xF21102D5, + 0x1B80, 0xF21102D7, + 0x1B80, 0xF31102E5, + 0x1B80, 0xF31102E7, + 0x1B80, 0xF41102F5, + 0x1B80, 0xF41102F7, + 0x1B80, 0xF5110305, + 0x1B80, 0xF5110307, + 0x1B80, 0xF6110315, + 0x1B80, 0xF6110317, + 0x1B80, 0xF7110325, + 0x1B80, 0xF7110327, + 0x1B80, 0xF8110335, + 0x1B80, 0xF8110337, + 0x1B80, 0xF9110345, + 0x1B80, 0xF9110347, + 0x1B80, 0xFA110355, + 0x1B80, 0xFA110357, + 0x1B80, 0xFB110365, + 0x1B80, 0xFB110367, + 0x1B80, 0xFC110375, + 0x1B80, 0xFC110377, + 0x1B80, 0xFD110385, + 0x1B80, 0xFD110387, + 0x1B80, 0xFE110395, + 0x1B80, 0xFE110397, + 0x1B80, 0xFF1103A5, + 0x1B80, 0xFF1103A7, + 0x1B80, 0x000103B5, + 0x1B80, 0x000103B7, + 0x1B80, 0x305503C5, + 0x1B80, 0x305503C7, + 0x1B80, 0x306D03D5, + 0x1B80, 0x306D03D7, + 0x1B80, 0x30B803E5, + 0x1B80, 0x30B803E7, + 0x1B80, 0x30BB03F5, + 0x1B80, 0x30BB03F7, + 0x1B80, 0x306F0405, + 0x1B80, 0x306F0407, + 0x1B80, 0x307A0415, + 0x1B80, 0x307A0417, + 0x1B80, 0x30850425, + 0x1B80, 0x30850427, + 0x1B80, 0x30C50435, + 0x1B80, 0x30C50437, + 0x1B80, 0x30BF0445, + 0x1B80, 0x30BF0447, + 0x1B80, 0x30D30455, + 0x1B80, 0x30D30457, + 0x1B80, 0x30DE0465, + 0x1B80, 0x30DE0467, + 0x1B80, 0x30E90475, + 0x1B80, 0x30E90477, + 0x1B80, 0x304C0485, + 0x1B80, 0x304C0487, + 0x1B80, 0x31180495, + 0x1B80, 0x31180497, + 0x1B80, 0x312904A5, + 0x1B80, 0x312904A7, + 0x1B80, 0x313E04B5, + 0x1B80, 0x313E04B7, + 0x1B80, 0x4D0404C5, + 0x1B80, 0x4D0404C7, + 0x1B80, 0x2EE004D5, + 0x1B80, 0x2EE004D7, + 0x1B80, 0x000004E5, + 0x1B80, 0x000004E7, + 0x1B80, 0x2EF004F5, + 0x1B80, 0x2EF004F7, + 0x1B80, 0x00000505, + 0x1B80, 0x00000507, + 0x1B80, 0x20810515, + 0x1B80, 0x20810517, + 0x1B80, 0xA3B50525, + 0x1B80, 0xA3B50527, + 0x1B80, 0x4D000535, + 0x1B80, 0x4D000537, + 0x1B80, 0x30000545, + 0x1B80, 0x30000547, + 0x1B80, 0xE1690555, + 0x1B80, 0xE1690557, + 0x1B80, 0x4D040565, + 0x1B80, 0x4D040567, + 0x1B80, 0x20800575, + 0x1B80, 0x20800577, + 0x1B80, 0x00000585, + 0x1B80, 0x00000587, + 0x1B80, 0x4D000595, + 0x1B80, 0x4D000597, + 0x1B80, 0x550705A5, + 0x1B80, 0x550705A7, + 0x1B80, 0xE16105B5, + 0x1B80, 0xE16105B7, + 0x1B80, 0xE16105C5, + 0x1B80, 0xE16105C7, + 0x1B80, 0x4D0405D5, + 0x1B80, 0x4D0405D7, + 0x1B80, 0x208805E5, + 0x1B80, 0x208805E7, + 0x1B80, 0x020005F5, + 0x1B80, 0x020005F7, + 0x1B80, 0x4D000605, + 0x1B80, 0x4D000607, + 0x1B80, 0x550F0615, + 0x1B80, 0x550F0617, + 0x1B80, 0xE1610625, + 0x1B80, 0xE1610627, + 0x1B80, 0x4F020635, + 0x1B80, 0x4F020637, + 0x1B80, 0x4E000645, + 0x1B80, 0x4E000647, + 0x1B80, 0x53020655, + 0x1B80, 0x53020657, + 0x1B80, 0x52010665, + 0x1B80, 0x52010667, + 0x1B80, 0xE1650675, + 0x1B80, 0xE1650677, + 0x1B80, 0x4D080685, + 0x1B80, 0x4D080687, + 0x1B80, 0x57100695, + 0x1B80, 0x57100697, + 0x1B80, 0x570006A5, + 0x1B80, 0x570006A7, + 0x1B80, 0x4D0006B5, + 0x1B80, 0x4D0006B7, + 0x1B80, 0x000106C5, + 0x1B80, 0x000106C7, + 0x1B80, 0xE16906D5, + 0x1B80, 0xE16906D7, + 0x1B80, 0x000106E5, + 0x1B80, 0x000106E7, + 0x1B80, 0x308F06F5, + 0x1B80, 0x308F06F7, + 0x1B80, 0x00230705, + 0x1B80, 0x00230707, + 0x1B80, 0xE1C90715, + 0x1B80, 0xE1C90717, + 0x1B80, 0x00020725, + 0x1B80, 0x00020727, + 0x1B80, 0x54E90735, + 0x1B80, 0x54E90737, + 0x1B80, 0x0BA60745, + 0x1B80, 0x0BA60747, + 0x1B80, 0x00230755, + 0x1B80, 0x00230757, + 0x1B80, 0xE1C90765, + 0x1B80, 0xE1C90767, + 0x1B80, 0x00020775, + 0x1B80, 0x00020777, + 0x1B80, 0x4D300785, + 0x1B80, 0x4D300787, + 0x1B80, 0x30A80795, + 0x1B80, 0x30A80797, + 0x1B80, 0x308B07A5, + 0x1B80, 0x308B07A7, + 0x1B80, 0x002207B5, + 0x1B80, 0x002207B7, + 0x1B80, 0xE1C907C5, + 0x1B80, 0xE1C907C7, + 0x1B80, 0x000207D5, + 0x1B80, 0x000207D7, + 0x1B80, 0x54E807E5, + 0x1B80, 0x54E807E7, + 0x1B80, 0x0BA607F5, + 0x1B80, 0x0BA607F7, + 0x1B80, 0x00220805, + 0x1B80, 0x00220807, + 0x1B80, 0xE1C90815, + 0x1B80, 0xE1C90817, + 0x1B80, 0x00020825, + 0x1B80, 0x00020827, + 0x1B80, 0x4D300835, + 0x1B80, 0x4D300837, + 0x1B80, 0x30A80845, + 0x1B80, 0x30A80847, + 0x1B80, 0x63F10855, + 0x1B80, 0x63F10857, + 0x1B80, 0xE1690865, + 0x1B80, 0xE1690867, + 0x1B80, 0xE1C90875, + 0x1B80, 0xE1C90877, + 0x1B80, 0x63F40885, + 0x1B80, 0x63F40887, + 0x1B80, 0xE1690895, + 0x1B80, 0xE1690897, + 0x1B80, 0xE1C908A5, + 0x1B80, 0xE1C908A7, + 0x1B80, 0x0BA808B5, + 0x1B80, 0x0BA808B7, + 0x1B80, 0x63F808C5, + 0x1B80, 0x63F808C7, + 0x1B80, 0xE16908D5, + 0x1B80, 0xE16908D7, + 0x1B80, 0xE1C908E5, + 0x1B80, 0xE1C908E7, + 0x1B80, 0x0BA908F5, + 0x1B80, 0x0BA908F7, + 0x1B80, 0x63FC0905, + 0x1B80, 0x63FC0907, + 0x1B80, 0xE1690915, + 0x1B80, 0xE1690917, + 0x1B80, 0xE1C90925, + 0x1B80, 0xE1C90927, + 0x1B80, 0x63FF0935, + 0x1B80, 0x63FF0937, + 0x1B80, 0xE1690945, + 0x1B80, 0xE1690947, + 0x1B80, 0xE1C90955, + 0x1B80, 0xE1C90957, + 0x1B80, 0x63000965, + 0x1B80, 0x63000967, + 0x1B80, 0xE1690975, + 0x1B80, 0xE1690977, + 0x1B80, 0xE1C90985, + 0x1B80, 0xE1C90987, + 0x1B80, 0x63030995, + 0x1B80, 0x63030997, + 0x1B80, 0xE16909A5, + 0x1B80, 0xE16909A7, + 0x1B80, 0xE1C909B5, + 0x1B80, 0xE1C909B7, + 0x1B80, 0xF4D409C5, + 0x1B80, 0xF4D409C7, + 0x1B80, 0x630709D5, + 0x1B80, 0x630709D7, + 0x1B80, 0xE16909E5, + 0x1B80, 0xE16909E7, + 0x1B80, 0xE1C909F5, + 0x1B80, 0xE1C909F7, + 0x1B80, 0xF5DB0A05, + 0x1B80, 0xF5DB0A07, + 0x1B80, 0x630B0A15, + 0x1B80, 0x630B0A17, + 0x1B80, 0xE1690A25, + 0x1B80, 0xE1690A27, + 0x1B80, 0xE1C90A35, + 0x1B80, 0xE1C90A37, + 0x1B80, 0x630E0A45, + 0x1B80, 0x630E0A47, + 0x1B80, 0xE1690A55, + 0x1B80, 0xE1690A57, + 0x1B80, 0xE1C90A65, + 0x1B80, 0xE1C90A67, + 0x1B80, 0x4D300A75, + 0x1B80, 0x4D300A77, + 0x1B80, 0x55010A85, + 0x1B80, 0x55010A87, + 0x1B80, 0x57040A95, + 0x1B80, 0x57040A97, + 0x1B80, 0x57000AA5, + 0x1B80, 0x57000AA7, + 0x1B80, 0x96000AB5, + 0x1B80, 0x96000AB7, + 0x1B80, 0x57080AC5, + 0x1B80, 0x57080AC7, + 0x1B80, 0x57000AD5, + 0x1B80, 0x57000AD7, + 0x1B80, 0x95000AE5, + 0x1B80, 0x95000AE7, + 0x1B80, 0x4D000AF5, + 0x1B80, 0x4D000AF7, + 0x1B80, 0x6C070B05, + 0x1B80, 0x6C070B07, + 0x1B80, 0x7B200B15, + 0x1B80, 0x7B200B17, + 0x1B80, 0x7A000B25, + 0x1B80, 0x7A000B27, + 0x1B80, 0x79000B35, + 0x1B80, 0x79000B37, + 0x1B80, 0x7F200B45, + 0x1B80, 0x7F200B47, + 0x1B80, 0x7E000B55, + 0x1B80, 0x7E000B57, + 0x1B80, 0x7D000B65, + 0x1B80, 0x7D000B67, + 0x1B80, 0x00010B75, + 0x1B80, 0x00010B77, + 0x1B80, 0x62850B85, + 0x1B80, 0x62850B87, + 0x1B80, 0xE1690B95, + 0x1B80, 0xE1690B97, + 0x1B80, 0x00010BA5, + 0x1B80, 0x00010BA7, + 0x1B80, 0x5C320BB5, + 0x1B80, 0x5C320BB7, + 0x1B80, 0xE1C50BC5, + 0x1B80, 0xE1C50BC7, + 0x1B80, 0xE1950BD5, + 0x1B80, 0xE1950BD7, + 0x1B80, 0x00010BE5, + 0x1B80, 0x00010BE7, + 0x1B80, 0x5C320BF5, + 0x1B80, 0x5C320BF7, + 0x1B80, 0x63F40C05, + 0x1B80, 0x63F40C07, + 0x1B80, 0x62850C15, + 0x1B80, 0x62850C17, + 0x1B80, 0x0BB00C25, + 0x1B80, 0x0BB00C27, + 0x1B80, 0xE1690C35, + 0x1B80, 0xE1690C37, + 0x1B80, 0xE1C90C45, + 0x1B80, 0xE1C90C47, + 0x1B80, 0x5C320C55, + 0x1B80, 0x5C320C57, + 0x1B80, 0x63FC0C65, + 0x1B80, 0x63FC0C67, + 0x1B80, 0x62850C75, + 0x1B80, 0x62850C77, + 0x1B80, 0x0BB10C85, + 0x1B80, 0x0BB10C87, + 0x1B80, 0xE1690C95, + 0x1B80, 0xE1690C97, + 0x1B80, 0xE1C90CA5, + 0x1B80, 0xE1C90CA7, + 0x1B80, 0x63030CB5, + 0x1B80, 0x63030CB7, + 0x1B80, 0xE1690CC5, + 0x1B80, 0xE1690CC7, + 0x1B80, 0xE1C90CD5, + 0x1B80, 0xE1C90CD7, + 0x1B80, 0xF7040CE5, + 0x1B80, 0xF7040CE7, + 0x1B80, 0x630B0CF5, + 0x1B80, 0x630B0CF7, + 0x1B80, 0xE1690D05, + 0x1B80, 0xE1690D07, + 0x1B80, 0xE1C90D15, + 0x1B80, 0xE1C90D17, + 0x1B80, 0x00010D25, + 0x1B80, 0x00010D27, + 0x1B80, 0x30F70D35, + 0x1B80, 0x30F70D37, + 0x1B80, 0x00230D45, + 0x1B80, 0x00230D47, + 0x1B80, 0xE1CE0D55, + 0x1B80, 0xE1CE0D57, + 0x1B80, 0x00020D65, + 0x1B80, 0x00020D67, + 0x1B80, 0x54E90D75, + 0x1B80, 0x54E90D77, + 0x1B80, 0x0BA60D85, + 0x1B80, 0x0BA60D87, + 0x1B80, 0x00230D95, + 0x1B80, 0x00230D97, + 0x1B80, 0xE1CE0DA5, + 0x1B80, 0xE1CE0DA7, + 0x1B80, 0x00020DB5, + 0x1B80, 0x00020DB7, + 0x1B80, 0x4D100DC5, + 0x1B80, 0x4D100DC7, + 0x1B80, 0x30A80DD5, + 0x1B80, 0x30A80DD7, + 0x1B80, 0x30F10DE5, + 0x1B80, 0x30F10DE7, + 0x1B80, 0x00220DF5, + 0x1B80, 0x00220DF7, + 0x1B80, 0xE1CE0E05, + 0x1B80, 0xE1CE0E07, + 0x1B80, 0x00020E15, + 0x1B80, 0x00020E17, + 0x1B80, 0x54E80E25, + 0x1B80, 0x54E80E27, + 0x1B80, 0x0BA60E35, + 0x1B80, 0x0BA60E37, + 0x1B80, 0x00220E45, + 0x1B80, 0x00220E47, + 0x1B80, 0xE1CE0E55, + 0x1B80, 0xE1CE0E57, + 0x1B80, 0x00020E65, + 0x1B80, 0x00020E67, + 0x1B80, 0x4D100E75, + 0x1B80, 0x4D100E77, + 0x1B80, 0x30A80E85, + 0x1B80, 0x30A80E87, + 0x1B80, 0x5C320E95, + 0x1B80, 0x5C320E97, + 0x1B80, 0x54F00EA5, + 0x1B80, 0x54F00EA7, + 0x1B80, 0x67F10EB5, + 0x1B80, 0x67F10EB7, + 0x1B80, 0xE1950EC5, + 0x1B80, 0xE1950EC7, + 0x1B80, 0xE1CE0ED5, + 0x1B80, 0xE1CE0ED7, + 0x1B80, 0x67F40EE5, + 0x1B80, 0x67F40EE7, + 0x1B80, 0xE1950EF5, + 0x1B80, 0xE1950EF7, + 0x1B80, 0xE1CE0F05, + 0x1B80, 0xE1CE0F07, + 0x1B80, 0x5C320F15, + 0x1B80, 0x5C320F17, + 0x1B80, 0x54F10F25, + 0x1B80, 0x54F10F27, + 0x1B80, 0x0BA80F35, + 0x1B80, 0x0BA80F37, + 0x1B80, 0x67F80F45, + 0x1B80, 0x67F80F47, + 0x1B80, 0xE1950F55, + 0x1B80, 0xE1950F57, + 0x1B80, 0xE1CE0F65, + 0x1B80, 0xE1CE0F67, + 0x1B80, 0x5C320F75, + 0x1B80, 0x5C320F77, + 0x1B80, 0x54F10F85, + 0x1B80, 0x54F10F87, + 0x1B80, 0x0BA90F95, + 0x1B80, 0x0BA90F97, + 0x1B80, 0x67FC0FA5, + 0x1B80, 0x67FC0FA7, + 0x1B80, 0xE1950FB5, + 0x1B80, 0xE1950FB7, + 0x1B80, 0xE1CE0FC5, + 0x1B80, 0xE1CE0FC7, + 0x1B80, 0x67FF0FD5, + 0x1B80, 0x67FF0FD7, + 0x1B80, 0xE1950FE5, + 0x1B80, 0xE1950FE7, + 0x1B80, 0xE1CE0FF5, + 0x1B80, 0xE1CE0FF7, + 0x1B80, 0x5C321005, + 0x1B80, 0x5C321007, + 0x1B80, 0x54F21015, + 0x1B80, 0x54F21017, + 0x1B80, 0x67001025, + 0x1B80, 0x67001027, + 0x1B80, 0xE1951035, + 0x1B80, 0xE1951037, + 0x1B80, 0xE1CE1045, + 0x1B80, 0xE1CE1047, + 0x1B80, 0x67031055, + 0x1B80, 0x67031057, + 0x1B80, 0xE1951065, + 0x1B80, 0xE1951067, + 0x1B80, 0xE1CE1075, + 0x1B80, 0xE1CE1077, + 0x1B80, 0xF9CC1085, + 0x1B80, 0xF9CC1087, + 0x1B80, 0x67071095, + 0x1B80, 0x67071097, + 0x1B80, 0xE19510A5, + 0x1B80, 0xE19510A7, + 0x1B80, 0xE1CE10B5, + 0x1B80, 0xE1CE10B7, + 0x1B80, 0xFAD310C5, + 0x1B80, 0xFAD310C7, + 0x1B80, 0x5C3210D5, + 0x1B80, 0x5C3210D7, + 0x1B80, 0x54F310E5, + 0x1B80, 0x54F310E7, + 0x1B80, 0x670B10F5, + 0x1B80, 0x670B10F7, + 0x1B80, 0xE1951105, + 0x1B80, 0xE1951107, + 0x1B80, 0xE1CE1115, + 0x1B80, 0xE1CE1117, + 0x1B80, 0x670E1125, + 0x1B80, 0x670E1127, + 0x1B80, 0xE1951135, + 0x1B80, 0xE1951137, + 0x1B80, 0xE1CE1145, + 0x1B80, 0xE1CE1147, + 0x1B80, 0x4D101155, + 0x1B80, 0x4D101157, + 0x1B80, 0x30A81165, + 0x1B80, 0x30A81167, + 0x1B80, 0x00011175, + 0x1B80, 0x00011177, + 0x1B80, 0x6C001185, + 0x1B80, 0x6C001187, + 0x1B80, 0x00061195, + 0x1B80, 0x00061197, + 0x1B80, 0x530011A5, + 0x1B80, 0x530011A7, + 0x1B80, 0x57F711B5, + 0x1B80, 0x57F711B7, + 0x1B80, 0x582111C5, + 0x1B80, 0x582111C7, + 0x1B80, 0x592E11D5, + 0x1B80, 0x592E11D7, + 0x1B80, 0x5A3811E5, + 0x1B80, 0x5A3811E7, + 0x1B80, 0x5B4111F5, + 0x1B80, 0x5B4111F7, + 0x1B80, 0x00071205, + 0x1B80, 0x00071207, + 0x1B80, 0x5C001215, + 0x1B80, 0x5C001217, + 0x1B80, 0x4B001225, + 0x1B80, 0x4B001227, + 0x1B80, 0x4E8F1235, + 0x1B80, 0x4E8F1237, + 0x1B80, 0x4F151245, + 0x1B80, 0x4F151247, + 0x1B80, 0x00041255, + 0x1B80, 0x00041257, + 0x1B80, 0xE1B31265, + 0x1B80, 0xE1B31267, + 0x1B80, 0xAB001275, + 0x1B80, 0xAB001277, + 0x1B80, 0x00011285, + 0x1B80, 0x00011287, + 0x1B80, 0x6C001295, + 0x1B80, 0x6C001297, + 0x1B80, 0x000612A5, + 0x1B80, 0x000612A7, + 0x1B80, 0x530012B5, + 0x1B80, 0x530012B7, + 0x1B80, 0x57F712C5, + 0x1B80, 0x57F712C7, + 0x1B80, 0x582112D5, + 0x1B80, 0x582112D7, + 0x1B80, 0x592E12E5, + 0x1B80, 0x592E12E7, + 0x1B80, 0x5A3812F5, + 0x1B80, 0x5A3812F7, + 0x1B80, 0x5B411305, + 0x1B80, 0x5B411307, + 0x1B80, 0x00071315, + 0x1B80, 0x00071317, + 0x1B80, 0x5C001325, + 0x1B80, 0x5C001327, + 0x1B80, 0x4B401335, + 0x1B80, 0x4B401337, + 0x1B80, 0x4E971345, + 0x1B80, 0x4E971347, + 0x1B80, 0x4F111355, + 0x1B80, 0x4F111357, + 0x1B80, 0x00041365, + 0x1B80, 0x00041367, + 0x1B80, 0xE1B31375, + 0x1B80, 0xE1B31377, + 0x1B80, 0xAB001385, + 0x1B80, 0xAB001387, + 0x1B80, 0x8B001395, + 0x1B80, 0x8B001397, + 0x1B80, 0xAB0013A5, + 0x1B80, 0xAB0013A7, + 0x1B80, 0x8A1913B5, + 0x1B80, 0x8A1913B7, + 0x1B80, 0x301D13C5, + 0x1B80, 0x301D13C7, + 0x1B80, 0x000113D5, + 0x1B80, 0x000113D7, + 0x1B80, 0x6C0113E5, + 0x1B80, 0x6C0113E7, + 0x1B80, 0x000613F5, + 0x1B80, 0x000613F7, + 0x1B80, 0x53011405, + 0x1B80, 0x53011407, + 0x1B80, 0x57F71415, + 0x1B80, 0x57F71417, + 0x1B80, 0x58211425, + 0x1B80, 0x58211427, + 0x1B80, 0x592E1435, + 0x1B80, 0x592E1437, + 0x1B80, 0x5A381445, + 0x1B80, 0x5A381447, + 0x1B80, 0x5B411455, + 0x1B80, 0x5B411457, + 0x1B80, 0x00071465, + 0x1B80, 0x00071467, + 0x1B80, 0x5C001475, + 0x1B80, 0x5C001477, + 0x1B80, 0x4B001485, + 0x1B80, 0x4B001487, + 0x1B80, 0x4E871495, + 0x1B80, 0x4E871497, + 0x1B80, 0x4F1114A5, + 0x1B80, 0x4F1114A7, + 0x1B80, 0x000414B5, + 0x1B80, 0x000414B7, + 0x1B80, 0xE1B314C5, + 0x1B80, 0xE1B314C7, + 0x1B80, 0xAB0014D5, + 0x1B80, 0xAB0014D7, + 0x1B80, 0x000614E5, + 0x1B80, 0x000614E7, + 0x1B80, 0x577714F5, + 0x1B80, 0x577714F7, + 0x1B80, 0x00071505, + 0x1B80, 0x00071507, + 0x1B80, 0x4E861515, + 0x1B80, 0x4E861517, + 0x1B80, 0x00041525, + 0x1B80, 0x00041527, + 0x1B80, 0x00011535, + 0x1B80, 0x00011537, + 0x1B80, 0x00011545, + 0x1B80, 0x00011547, + 0x1B80, 0x7B241555, + 0x1B80, 0x7B241557, + 0x1B80, 0x7A401565, + 0x1B80, 0x7A401567, + 0x1B80, 0x79001575, + 0x1B80, 0x79001577, + 0x1B80, 0x55031585, + 0x1B80, 0x55031587, + 0x1B80, 0x31611595, + 0x1B80, 0x31611597, + 0x1B80, 0x7B1C15A5, + 0x1B80, 0x7B1C15A7, + 0x1B80, 0x7A4015B5, + 0x1B80, 0x7A4015B7, + 0x1B80, 0x550B15C5, + 0x1B80, 0x550B15C7, + 0x1B80, 0x316115D5, + 0x1B80, 0x316115D7, + 0x1B80, 0x7B2015E5, + 0x1B80, 0x7B2015E7, + 0x1B80, 0x7A0015F5, + 0x1B80, 0x7A0015F7, + 0x1B80, 0x55131605, + 0x1B80, 0x55131607, + 0x1B80, 0x74011615, + 0x1B80, 0x74011617, + 0x1B80, 0x74001625, + 0x1B80, 0x74001627, + 0x1B80, 0x8E001635, + 0x1B80, 0x8E001637, + 0x1B80, 0x00011645, + 0x1B80, 0x00011647, + 0x1B80, 0x57021655, + 0x1B80, 0x57021657, + 0x1B80, 0x57001665, + 0x1B80, 0x57001667, + 0x1B80, 0x97001675, + 0x1B80, 0x97001677, + 0x1B80, 0x00011685, + 0x1B80, 0x00011687, + 0x1B80, 0x4F781695, + 0x1B80, 0x4F781697, + 0x1B80, 0x538816A5, + 0x1B80, 0x538816A7, + 0x1B80, 0xE17516B5, + 0x1B80, 0xE17516B7, + 0x1B80, 0x548016C5, + 0x1B80, 0x548016C7, + 0x1B80, 0x540016D5, + 0x1B80, 0x540016D7, + 0x1B80, 0x548116E5, + 0x1B80, 0x548116E7, + 0x1B80, 0x540016F5, + 0x1B80, 0x540016F7, + 0x1B80, 0x54821705, + 0x1B80, 0x54821707, + 0x1B80, 0x54001715, + 0x1B80, 0x54001717, + 0x1B80, 0xE1801725, + 0x1B80, 0xE1801727, + 0x1B80, 0xBF1D1735, + 0x1B80, 0xBF1D1737, + 0x1B80, 0x301D1745, + 0x1B80, 0x301D1747, + 0x1B80, 0xE1551755, + 0x1B80, 0xE1551757, + 0x1B80, 0xE15A1765, + 0x1B80, 0xE15A1767, + 0x1B80, 0xE15E1775, + 0x1B80, 0xE15E1777, + 0x1B80, 0xE1651785, + 0x1B80, 0xE1651787, + 0x1B80, 0xE1C51795, + 0x1B80, 0xE1C51797, + 0x1B80, 0x551317A5, + 0x1B80, 0x551317A7, + 0x1B80, 0xE16117B5, + 0x1B80, 0xE16117B7, + 0x1B80, 0x551517C5, + 0x1B80, 0x551517C7, + 0x1B80, 0xE16517D5, + 0x1B80, 0xE16517D7, + 0x1B80, 0xE1C517E5, + 0x1B80, 0xE1C517E7, + 0x1B80, 0x000117F5, + 0x1B80, 0x000117F7, + 0x1B80, 0x54BF1805, + 0x1B80, 0x54BF1807, + 0x1B80, 0x54C01815, + 0x1B80, 0x54C01817, + 0x1B80, 0x54A31825, + 0x1B80, 0x54A31827, + 0x1B80, 0x54C11835, + 0x1B80, 0x54C11837, + 0x1B80, 0x54A41845, + 0x1B80, 0x54A41847, + 0x1B80, 0x4C181855, + 0x1B80, 0x4C181857, + 0x1B80, 0xBF071865, + 0x1B80, 0xBF071867, + 0x1B80, 0x54C21875, + 0x1B80, 0x54C21877, + 0x1B80, 0x54A41885, + 0x1B80, 0x54A41887, + 0x1B80, 0xBF041895, + 0x1B80, 0xBF041897, + 0x1B80, 0x54C118A5, + 0x1B80, 0x54C118A7, + 0x1B80, 0x54A318B5, + 0x1B80, 0x54A318B7, + 0x1B80, 0xBF0118C5, + 0x1B80, 0xBF0118C7, + 0x1B80, 0xE1D318D5, + 0x1B80, 0xE1D318D7, + 0x1B80, 0x54DF18E5, + 0x1B80, 0x54DF18E7, + 0x1B80, 0x000118F5, + 0x1B80, 0x000118F7, + 0x1B80, 0x54BF1905, + 0x1B80, 0x54BF1907, + 0x1B80, 0x54E51915, + 0x1B80, 0x54E51917, + 0x1B80, 0x050A1925, + 0x1B80, 0x050A1927, + 0x1B80, 0x54DF1935, + 0x1B80, 0x54DF1937, + 0x1B80, 0x00011945, + 0x1B80, 0x00011947, + 0x1B80, 0x7F201955, + 0x1B80, 0x7F201957, + 0x1B80, 0x7E001965, + 0x1B80, 0x7E001967, + 0x1B80, 0x7D001975, + 0x1B80, 0x7D001977, + 0x1B80, 0x55011985, + 0x1B80, 0x55011987, + 0x1B80, 0x5C311995, + 0x1B80, 0x5C311997, + 0x1B80, 0xE16119A5, + 0x1B80, 0xE16119A7, + 0x1B80, 0xE16519B5, + 0x1B80, 0xE16519B7, + 0x1B80, 0x548019C5, + 0x1B80, 0x548019C7, + 0x1B80, 0x540019D5, + 0x1B80, 0x540019D7, + 0x1B80, 0x548119E5, + 0x1B80, 0x548119E7, + 0x1B80, 0x540019F5, + 0x1B80, 0x540019F7, + 0x1B80, 0x54821A05, + 0x1B80, 0x54821A07, + 0x1B80, 0x54001A15, + 0x1B80, 0x54001A17, + 0x1B80, 0xE1801A25, + 0x1B80, 0xE1801A27, + 0x1B80, 0xBFED1A35, + 0x1B80, 0xBFED1A37, + 0x1B80, 0x301D1A45, + 0x1B80, 0x301D1A47, + 0x1B80, 0x00231A55, + 0x1B80, 0x00231A57, + 0x1B80, 0x7B201A65, + 0x1B80, 0x7B201A67, + 0x1B80, 0x7A001A75, + 0x1B80, 0x7A001A77, + 0x1B80, 0x79001A85, + 0x1B80, 0x79001A87, + 0x1B80, 0xE1C91A95, + 0x1B80, 0xE1C91A97, + 0x1B80, 0x00021AA5, + 0x1B80, 0x00021AA7, + 0x1B80, 0x00011AB5, + 0x1B80, 0x00011AB7, + 0x1B80, 0x00221AC5, + 0x1B80, 0x00221AC7, + 0x1B80, 0x7B201AD5, + 0x1B80, 0x7B201AD7, + 0x1B80, 0x7A001AE5, + 0x1B80, 0x7A001AE7, + 0x1B80, 0x79001AF5, + 0x1B80, 0x79001AF7, + 0x1B80, 0xE1C91B05, + 0x1B80, 0xE1C91B07, + 0x1B80, 0x00021B15, + 0x1B80, 0x00021B17, + 0x1B80, 0x00011B25, + 0x1B80, 0x00011B27, + 0x1B80, 0x74021B35, + 0x1B80, 0x74021B37, + 0x1B80, 0x003F1B45, + 0x1B80, 0x003F1B47, + 0x1B80, 0x74001B55, + 0x1B80, 0x74001B57, + 0x1B80, 0x00021B65, + 0x1B80, 0x00021B67, + 0x1B80, 0x00011B75, + 0x1B80, 0x00011B77, + 0x1B80, 0x4D041B85, + 0x1B80, 0x4D041B87, + 0x1B80, 0x2EF81B95, + 0x1B80, 0x2EF81B97, + 0x1B80, 0x00001BA5, + 0x1B80, 0x00001BA7, + 0x1B80, 0x23301BB5, + 0x1B80, 0x23301BB7, + 0x1B80, 0x00241BC5, + 0x1B80, 0x00241BC7, + 0x1B80, 0x23E01BD5, + 0x1B80, 0x23E01BD7, + 0x1B80, 0x003F1BE5, + 0x1B80, 0x003F1BE7, + 0x1B80, 0x23FC1BF5, + 0x1B80, 0x23FC1BF7, + 0x1B80, 0xBFCE1C05, + 0x1B80, 0xBFCE1C07, + 0x1B80, 0x2EF01C15, + 0x1B80, 0x2EF01C17, + 0x1B80, 0x00001C25, + 0x1B80, 0x00001C27, + 0x1B80, 0x4D001C35, + 0x1B80, 0x4D001C37, + 0x1B80, 0x00011C45, + 0x1B80, 0x00011C47, + 0x1B80, 0x549F1C55, + 0x1B80, 0x549F1C57, + 0x1B80, 0x54FF1C65, + 0x1B80, 0x54FF1C67, + 0x1B80, 0x54001C75, + 0x1B80, 0x54001C77, + 0x1B80, 0x00011C85, + 0x1B80, 0x00011C87, + 0x1B80, 0x5C311C95, + 0x1B80, 0x5C311C97, + 0x1B80, 0x07141CA5, + 0x1B80, 0x07141CA7, + 0x1B80, 0x54001CB5, + 0x1B80, 0x54001CB7, + 0x1B80, 0x5C321CC5, + 0x1B80, 0x5C321CC7, + 0x1B80, 0x00011CD5, + 0x1B80, 0x00011CD7, + 0x1B80, 0x5C321CE5, + 0x1B80, 0x5C321CE7, + 0x1B80, 0x07141CF5, + 0x1B80, 0x07141CF7, + 0x1B80, 0x54001D05, + 0x1B80, 0x54001D07, + 0x1B80, 0x5C311D15, + 0x1B80, 0x5C311D17, + 0x1B80, 0x00011D25, + 0x1B80, 0x00011D27, + 0x1B80, 0x4C981D35, + 0x1B80, 0x4C981D37, + 0x1B80, 0x4C181D45, + 0x1B80, 0x4C181D47, + 0x1B80, 0x00011D55, + 0x1B80, 0x00011D57, + 0x1B80, 0x5C321D65, + 0x1B80, 0x5C321D67, + 0x1B80, 0x62841D75, + 0x1B80, 0x62841D77, + 0x1B80, 0x66861D85, + 0x1B80, 0x66861D87, + 0x1B80, 0x6C031D95, + 0x1B80, 0x6C031D97, + 0x1B80, 0x7B201DA5, + 0x1B80, 0x7B201DA7, + 0x1B80, 0x7A001DB5, + 0x1B80, 0x7A001DB7, + 0x1B80, 0x79001DC5, + 0x1B80, 0x79001DC7, + 0x1B80, 0x7F201DD5, + 0x1B80, 0x7F201DD7, + 0x1B80, 0x7E001DE5, + 0x1B80, 0x7E001DE7, + 0x1B80, 0x7D001DF5, + 0x1B80, 0x7D001DF7, + 0x1B80, 0x09011E05, + 0x1B80, 0x09011E07, + 0x1B80, 0x0C011E15, + 0x1B80, 0x0C011E17, + 0x1B80, 0x0BA61E25, + 0x1B80, 0x0BA61E27, + 0x1B80, 0x00011E35, + 0x1B80, 0x00011E37, + 0x1B80, 0x00000006, + 0x1B80, 0x00000002, + +}; + +void +odm_read_and_config_mp_8821c_phy_reg(struct dm_struct *dm) +{ + u32 i = 0; + u8 c_cond; + boolean is_matched = true, is_skipped = false; + u32 array_len = + sizeof(array_mp_8821c_phy_reg) / sizeof(u32); + u32 *array = (u32 *)array_mp_8821c_phy_reg; + + u32 v1 = 0, v2 = 0, pre_v1 = 0, pre_v2 = 0; + u32 a1 = 0, a2 = 0, a3 = 0, a4 = 0; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + + while ((i + 1) < array_len) { + v1 = array[i]; + v2 = array[i + 1]; + + if (v1 & (BIT(31) | BIT(30))) {/*positive & negative condition*/ + if (v1 & BIT(31)) {/* positive condition*/ + c_cond = + (u8)((v1 & (BIT(29) | BIT(28))) >> 28); + if (c_cond == COND_ENDIF) {/*end*/ + is_matched = true; + is_skipped = false; + PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n"); + } else if (c_cond == COND_ELSE) { /*else*/ + is_matched = is_skipped ? false : true; + PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n"); + } else {/*if , else if*/ + pre_v1 = v1; + pre_v2 = v2; + PHYDM_DBG(dm, ODM_COMP_INIT, + "IF or ELSE IF\n"); + } + } else if (v1 & BIT(30)) { /*negative condition*/ + if (!is_skipped) { + a1 = pre_v1; a2 = pre_v2; + a3 = v1; a4 = v2; + if (check_positive(dm, + a1, a2, a3, a4)) { + is_matched = true; + is_skipped = true; + } else { + is_matched = false; + is_skipped = false; + } + } else { + is_matched = false; + } + } + } else { + if (is_matched) + odm_config_bb_phy_8821c(dm, v1, MASKDWORD, v2); + } + i = i + 2; + } +} + +u32 +odm_get_version_mp_8821c_phy_reg(void) +{ + return 62; +} + +/****************************************************************************** + * phy_reg_mp.TXT + ******************************************************************************/ + +const u32 array_mp_8821c_phy_reg_mp[] = { + 0x810, 0x21104285, + 0xAA8, 0xEAD30004, + +}; + +void +odm_read_and_config_mp_8821c_phy_reg_mp(struct dm_struct *dm) +{ + u32 i = 0; + u8 c_cond; + boolean is_matched = true, is_skipped = false; + u32 array_len = + sizeof(array_mp_8821c_phy_reg_mp) / sizeof(u32); + u32 *array = (u32 *)array_mp_8821c_phy_reg_mp; + + u32 v1 = 0, v2 = 0, pre_v1 = 0, pre_v2 = 0; + u32 a1 = 0, a2 = 0, a3 = 0, a4 = 0; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + + while ((i + 1) < array_len) { + v1 = array[i]; + v2 = array[i + 1]; + + if (v1 & (BIT(31) | BIT(30))) {/*positive & negative condition*/ + if (v1 & BIT(31)) {/* positive condition*/ + c_cond = + (u8)((v1 & (BIT(29) | BIT(28))) >> 28); + if (c_cond == COND_ENDIF) {/*end*/ + is_matched = true; + is_skipped = false; + PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n"); + } else if (c_cond == COND_ELSE) { /*else*/ + is_matched = is_skipped ? false : true; + PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n"); + } else {/*if , else if*/ + pre_v1 = v1; + pre_v2 = v2; + PHYDM_DBG(dm, ODM_COMP_INIT, + "IF or ELSE IF\n"); + } + } else if (v1 & BIT(30)) { /*negative condition*/ + if (!is_skipped) { + a1 = pre_v1; a2 = pre_v2; + a3 = v1; a4 = v2; + if (check_positive(dm, + a1, a2, a3, a4)) { + is_matched = true; + is_skipped = true; + } else { + is_matched = false; + is_skipped = false; + } + } else { + is_matched = false; + } + } + } else { + if (is_matched) + odm_config_bb_phy_8821c(dm, v1, MASKDWORD, v2); + } + i = i + 2; + } +} + +u32 +odm_get_version_mp_8821c_phy_reg_mp(void) +{ + return 62; +} + +/****************************************************************************** + * phy_reg_pg.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C +const u32 array_mp_8821c_phy_reg_pg[] = { + 0, 0, 0, 0x00000c20, 0xffffffff, 0x32343638, + 0, 0, 0, 0x00000c24, 0xffffffff, 0x36363636, + 0, 0, 0, 0x00000c28, 0xffffffff, 0x28303234, + 0, 0, 0, 0x00000c2c, 0xffffffff, 0x34363636, + 0, 0, 0, 0x00000c30, 0xffffffff, 0x26283032, + 0, 0, 0, 0x00000c3c, 0xffffffff, 0x34363636, + 0, 0, 0, 0x00000c40, 0xffffffff, 0x26283032, + 0, 0, 0, 0x00000c44, 0xffffffff, 0x22222224, + 1, 0, 0, 0x00000c24, 0xffffffff, 0x34343434, + 1, 0, 0, 0x00000c28, 0xffffffff, 0x26283032, + 1, 0, 0, 0x00000c2c, 0xffffffff, 0x32343434, + 1, 0, 0, 0x00000c30, 0xffffffff, 0x24262830, + 1, 0, 0, 0x00000c3c, 0xffffffff, 0x32343434, + 1, 0, 0, 0x00000c40, 0xffffffff, 0x24262830, + 1, 0, 0, 0x00000c44, 0xffffffff, 0x20202022 +}; + +#endif + +void +odm_read_and_config_mp_8821c_phy_reg_pg(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C + + u32 i = 0; + u32 array_len = + sizeof(array_mp_8821c_phy_reg_pg) / sizeof(u32); + u32 *array = (u32 *)array_mp_8821c_phy_reg_pg; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + + odm_memory_set(dm, hal_data->BufOfLinesPwrByRate, 0, + MAX_LINES_HWCONFIG_TXT * + MAX_BYTES_LINE_HWCONFIG_TXT); + hal_data->nLinesReadPwrByRate = array_len / 6; +#endif + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + + dm->phy_reg_pg_version = 1; + dm->phy_reg_pg_value_type = PHY_REG_PG_EXACT_VALUE; + + for (i = 0; i < array_len; i += 6) { + u32 v1 = array[i]; + u32 v2 = array[i + 1]; + u32 v3 = array[i + 2]; + u32 v4 = array[i + 3]; + u32 v5 = array[i + 4]; + u32 v6 = array[i + 5]; + + odm_config_bb_phy_reg_pg_8821c(dm, v1, v2, v3, v4, v5, v6); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + rsprintf((char *)hal_data->BufOfLinesPwrByRate[i / 6], 100, + "%s, %s, %s, 0x%X, 0x%08X, 0x%08X,", + (v1 == 0 ? "2.4G" : " 5G"), (v2 == 0 ? "A" : "B"), + (v3 == 0 ? "1Tx" : "2Tx"), v4, v5, v6); +#endif + } +#endif +} + +/****************************************************************************** + * phy_reg_pg_type0x28.TXT + ******************************************************************************/ + +#ifdef CONFIG_8821C_TYPE0X28 +const u32 array_mp_8821c_phy_reg_pg_type0x28[] = { + 0, 0, 0, 0x00000c20, 0xffffffff, 0x32343638, + 0, 0, 0, 0x00000c24, 0xffffffff, 0x36363636, + 0, 0, 0, 0x00000c28, 0xffffffff, 0x28303234, + 0, 0, 0, 0x00000c2c, 0xffffffff, 0x34363636, + 0, 0, 0, 0x00000c30, 0xffffffff, 0x26283032, + 0, 0, 0, 0x00000c3c, 0xffffffff, 0x34363636, + 0, 0, 0, 0x00000c40, 0xffffffff, 0x26283032, + 0, 0, 0, 0x00000c44, 0xffffffff, 0x22222224, + 1, 0, 0, 0x00000c24, 0xffffffff, 0x40404040, + 1, 0, 0, 0x00000c28, 0xffffffff, 0x32343638, + 1, 0, 0, 0x00000c2c, 0xffffffff, 0x38383838, + 1, 0, 0, 0x00000c30, 0xffffffff, 0x30323436, + 1, 0, 0, 0x00000c3c, 0xffffffff, 0x36363636, + 1, 0, 0, 0x00000c40, 0xffffffff, 0x30323436, + 1, 0, 0, 0x00000c44, 0xffffffff, 0x26262628 +}; + +#endif + +void +odm_read_and_config_mp_8821c_phy_reg_pg_type0x28(struct dm_struct *dm) +{ +#ifdef CONFIG_8821C_TYPE0X28 + + u32 i = 0; + u32 array_len = + sizeof(array_mp_8821c_phy_reg_pg_type0x28) / sizeof(u32); + u32 *array = (u32 *)array_mp_8821c_phy_reg_pg_type0x28; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + + odm_memory_set(dm, hal_data->BufOfLinesPwrByRate, 0, + MAX_LINES_HWCONFIG_TXT * + MAX_BYTES_LINE_HWCONFIG_TXT); + hal_data->nLinesReadPwrByRate = array_len / 6; +#endif + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + + dm->phy_reg_pg_version = 1; + dm->phy_reg_pg_value_type = PHY_REG_PG_EXACT_VALUE; + + for (i = 0; i < array_len; i += 6) { + u32 v1 = array[i]; + u32 v2 = array[i + 1]; + u32 v3 = array[i + 2]; + u32 v4 = array[i + 3]; + u32 v5 = array[i + 4]; + u32 v6 = array[i + 5]; + + odm_config_bb_phy_reg_pg_8821c(dm, v1, v2, v3, v4, v5, v6); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + rsprintf((char *)hal_data->BufOfLinesPwrByRate[i / 6], 100, + "%s, %s, %s, 0x%X, 0x%08X, 0x%08X,", + (v1 == 0 ? "2.4G" : " 5G"), (v2 == 0 ? "A" : "B"), + (v3 == 0 ? "1Tx" : "2Tx"), v4, v5, v6); +#endif + } +#endif +} + +#endif /* end of HWIMG_SUPPORT*/ + diff --git a/hal/phydm/rtl8821c/halhwimg8821c_bb.h b/hal/phydm/rtl8821c/halhwimg8821c_bb.h new file mode 100644 index 0000000..a2331dc --- /dev/null +++ b/hal/phydm/rtl8821c/halhwimg8821c_bb.h @@ -0,0 +1,90 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*Image2HeaderVersion: R3 1.5.10.1*/ +#if (RTL8821C_SUPPORT == 1) +#ifndef __INC_MP_BB_HW_IMG_8821C_H +#define __INC_MP_BB_HW_IMG_8821C_H + +/****************************************************************************** + * agc_tab.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_agc_tab(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_agc_tab(void); + +/****************************************************************************** + * agc_tab_diff.TXT + ******************************************************************************/ + +extern const u32 array_mp_8821c_agc_tab_diff_wlg[780]; +extern const u32 array_mp_8821c_agc_tab_diff_btg[780]; +void +odm_read_and_config_mp_8821c_agc_tab_diff(struct dm_struct *dm, + const u32 array[], + u32 array_len); +u32 odm_get_version_mp_8821c_agc_tab_diff(void); + +/****************************************************************************** + * phy_reg.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_phy_reg(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_phy_reg(void); + +/****************************************************************************** + * phy_reg_mp.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_phy_reg_mp(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_phy_reg_mp(void); + +/****************************************************************************** + * phy_reg_pg.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_phy_reg_pg(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_phy_reg_pg(void); + +/****************************************************************************** + * phy_reg_pg_type0x28.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_phy_reg_pg_type0x28(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_phy_reg_pg_type0x28(void); + +#endif +#endif /* end of HWIMG_SUPPORT*/ + diff --git a/hal/phydm/rtl8821c/halhwimg8821c_mac.c b/hal/phydm/rtl8821c/halhwimg8821c_mac.c new file mode 100644 index 0000000..0074f30 --- /dev/null +++ b/hal/phydm/rtl8821c/halhwimg8821c_mac.c @@ -0,0 +1,321 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*Image2HeaderVersion: R3 1.5.10.1*/ +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#if (RTL8821C_SUPPORT == 1) +static boolean +check_positive(struct dm_struct *dm, + const u32 condition1, + const u32 condition2, + const u32 condition3, + const u32 condition4 +) +{ + u32 cond1 = condition1, cond2 = condition2, + cond3 = condition3, cond4 = condition4; + + u8 cut_version_for_para = + (dm->cut_version == ODM_CUT_A) ? 15 : dm->cut_version; + + u8 pkg_type_for_para = + (dm->package_type == 0) ? 15 : dm->package_type; + + u32 driver1 = cut_version_for_para << 24 | + (dm->support_interface & 0xF0) << 16 | + dm->support_platform << 16 | + pkg_type_for_para << 12 | + (dm->support_interface & 0x0F) << 8 | + dm->rfe_type; + + u32 driver2 = (dm->type_glna & 0xFF) << 0 | + (dm->type_gpa & 0xFF) << 8 | + (dm->type_alna & 0xFF) << 16 | + (dm->type_apa & 0xFF) << 24; + + u32 driver3 = 0; + + u32 driver4 = (dm->type_glna & 0xFF00) >> 8 | + (dm->type_gpa & 0xFF00) | + (dm->type_alna & 0xFF00) << 8 | + (dm->type_apa & 0xFF00) << 16; + + PHYDM_DBG(dm, ODM_COMP_INIT, + "===> %s (cond1, cond2, cond3, cond4) = (0x%X 0x%X 0x%X 0x%X)\n", + __func__, cond1, cond2, cond3, cond4); + PHYDM_DBG(dm, ODM_COMP_INIT, + "===> %s (driver1, driver2, driver3, driver4) = (0x%X 0x%X 0x%X 0x%X)\n", + __func__, driver1, driver2, driver3, driver4); + + PHYDM_DBG(dm, ODM_COMP_INIT, + " (Platform, Interface) = (0x%X, 0x%X)\n", + dm->support_platform, dm->support_interface); + PHYDM_DBG(dm, ODM_COMP_INIT, " (RFE, Package) = (0x%X, 0x%X)\n", + dm->rfe_type, dm->package_type); + + /*============== value Defined Check ===============*/ + /*cut version [27:24] need to do value check*/ + if (((cond1 & 0x0F000000) != 0) && + ((cond1 & 0x0F000000) != (driver1 & 0x0F000000))) + return false; + + /*pkg type [15:12] need to do value check*/ + if (((cond1 & 0x0000F000) != 0) && + ((cond1 & 0x0000F000) != (driver1 & 0x0000F000))) + return false; + + /*interface [11:8] need to do value check*/ + if (((cond1 & 0x00000F00) != 0) && + ((cond1 & 0x00000F00) != (driver1 & 0x00000F00))) + return false; + /*=============== Bit Defined Check ================*/ + /* We don't care [31:28] */ + + cond1 &= 0x000000FF; + driver1 &= 0x000000FF; + + if (cond1 == driver1) + return true; + else + return false; +} + + +/****************************************************************************** + * mac_reg.TXT + ******************************************************************************/ + +const u32 array_mp_8821c_mac_reg[] = { + 0x010, 0x00000043, + 0x025, 0x0000001D, + 0x026, 0x000000CE, + 0x04F, 0x00000001, + 0x029, 0x000000F9, + 0x420, 0x00000080, + 0x421, 0x0000000F, + 0x428, 0x0000000A, + 0x429, 0x00000010, + 0x430, 0x00000000, + 0x431, 0x00000000, + 0x432, 0x00000000, + 0x433, 0x00000001, + 0x434, 0x00000004, + 0x435, 0x00000005, + 0x436, 0x00000007, + 0x437, 0x00000008, + 0x43C, 0x00000004, + 0x43D, 0x00000005, + 0x43E, 0x00000007, + 0x43F, 0x00000008, + 0x440, 0x0000005D, + 0x441, 0x00000001, + 0x442, 0x00000000, + 0x444, 0x00000010, + 0x445, 0x000000F0, + 0x446, 0x00000001, + 0x447, 0x000000FE, + 0x448, 0x00000000, + 0x449, 0x00000000, + 0x44A, 0x00000000, + 0x44B, 0x00000040, + 0x44C, 0x00000010, + 0x44D, 0x000000F0, + 0x44E, 0x0000003F, + 0x44F, 0x00000000, + 0x450, 0x00000000, + 0x451, 0x00000000, + 0x452, 0x00000000, + 0x453, 0x00000040, + 0x455, 0x00000070, + 0x45E, 0x00000004, + 0x49C, 0x00000010, + 0x49D, 0x000000F0, + 0x49E, 0x00000000, + 0x49F, 0x00000006, + 0x4A0, 0x000000E0, + 0x4A1, 0x00000003, + 0x4A2, 0x00000000, + 0x4A3, 0x00000040, + 0x4A4, 0x00000015, + 0x4A5, 0x000000F0, + 0x4A6, 0x00000000, + 0x4A7, 0x00000006, + 0x4A8, 0x000000E0, + 0x4A9, 0x00000000, + 0x4AA, 0x00000000, + 0x4AB, 0x00000000, + 0x7DA, 0x00000008, + 0x1448, 0x00000006, + 0x144A, 0x00000006, + 0x144C, 0x00000006, + 0x144E, 0x00000006, + 0x4C8, 0x000000FF, + 0x4C9, 0x00000008, + 0x4CC, 0x000000FF, + 0x4CD, 0x000000FF, + 0x4CE, 0x00000001, + 0x4CF, 0x00000008, + 0x500, 0x00000026, + 0x501, 0x000000A2, + 0x502, 0x0000002F, + 0x503, 0x00000000, + 0x504, 0x00000028, + 0x505, 0x000000A3, + 0x506, 0x0000005E, + 0x507, 0x00000000, + 0x508, 0x0000002B, + 0x509, 0x000000A4, + 0x50A, 0x0000005E, + 0x50B, 0x00000000, + 0x50C, 0x0000004F, + 0x50D, 0x000000A4, + 0x50E, 0x00000000, + 0x50F, 0x00000000, + 0x512, 0x0000001C, + 0x514, 0x0000000A, + 0x516, 0x0000000A, + 0x521, 0x0000002F, + 0x525, 0x0000004F, + 0x551, 0x00000010, + 0x559, 0x00000002, + 0x55C, 0x00000050, + 0x55D, 0x000000FF, + 0x577, 0x0000000B, + 0x578, 0x00000014, + 0x579, 0x00000014, + 0x57A, 0x00000014, + 0x5BE, 0x00000064, + 0x605, 0x00000030, + 0x608, 0x0000000E, + 0x609, 0x00000022, + 0x60C, 0x00000018, + 0x6A0, 0x000000FF, + 0x6A1, 0x000000FF, + 0x6A2, 0x000000FF, + 0x6A3, 0x000000FF, + 0x6A4, 0x000000FF, + 0x6A5, 0x000000FF, + 0x6DE, 0x00000084, + 0x620, 0x000000FF, + 0x621, 0x000000FF, + 0x622, 0x000000FF, + 0x623, 0x000000FF, + 0x624, 0x000000FF, + 0x625, 0x000000FF, + 0x626, 0x000000FF, + 0x627, 0x000000FF, + 0x638, 0x00000050, + 0x63C, 0x0000000A, + 0x63D, 0x0000000A, + 0x63E, 0x0000000E, + 0x63F, 0x0000000E, + 0x640, 0x00000040, + 0x642, 0x00000040, + 0x643, 0x00000000, + 0x652, 0x000000C8, + 0x66E, 0x00000005, + 0x700, 0x00000021, + 0x701, 0x00000043, + 0x702, 0x00000065, + 0x703, 0x00000087, + 0x708, 0x00000021, + 0x709, 0x00000043, + 0x70A, 0x00000065, + 0x70B, 0x00000087, + 0x718, 0x00000040, + 0x7D4, 0x00000098, + +}; + +void +odm_read_and_config_mp_8821c_mac_reg(struct dm_struct *dm) +{ + u32 i = 0; + u8 c_cond; + boolean is_matched = true, is_skipped = false; + u32 array_len = + sizeof(array_mp_8821c_mac_reg) / sizeof(u32); + u32 *array = (u32 *)array_mp_8821c_mac_reg; + + u32 v1 = 0, v2 = 0, pre_v1 = 0, pre_v2 = 0; + u32 a1 = 0, a2 = 0, a3 = 0, a4 = 0; + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__); + + while ((i + 1) < array_len) { + v1 = array[i]; + v2 = array[i + 1]; + + if (v1 & (BIT(31) | BIT(30))) {/*positive & negative condition*/ + if (v1 & BIT(31)) {/* positive condition*/ + c_cond = + (u8)((v1 & (BIT(29) | BIT(28))) >> 28); + if (c_cond == COND_ENDIF) {/*end*/ + is_matched = true; + is_skipped = false; + PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n"); + } else if (c_cond == COND_ELSE) { /*else*/ + is_matched = is_skipped ? false : true; + PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n"); + } else {/*if , else if*/ + pre_v1 = v1; + pre_v2 = v2; + PHYDM_DBG(dm, ODM_COMP_INIT, + "IF or ELSE IF\n"); + } + } else if (v1 & BIT(30)) { /*negative condition*/ + if (!is_skipped) { + a1 = pre_v1; a2 = pre_v2; + a3 = v1; a4 = v2; + if (check_positive(dm, + a1, a2, a3, a4)) { + is_matched = true; + is_skipped = true; + } else { + is_matched = false; + is_skipped = false; + } + } else { + is_matched = false; + } + } + } else { + if (is_matched) + odm_config_mac_8821c(dm, v1, (u8)v2); + } + i = i + 2; + } +} + +u32 +odm_get_version_mp_8821c_mac_reg(void) +{ + return 62; +} + +#endif /* end of HWIMG_SUPPORT*/ + diff --git a/hal/phydm/rtl8821c/halhwimg8821c_mac.h b/hal/phydm/rtl8821c/halhwimg8821c_mac.h new file mode 100644 index 0000000..978dd89 --- /dev/null +++ b/hal/phydm/rtl8821c/halhwimg8821c_mac.h @@ -0,0 +1,42 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ + +/*Image2HeaderVersion: R3 1.5.10.1*/ +#if (RTL8821C_SUPPORT == 1) +#ifndef __INC_MP_MAC_HW_IMG_8821C_H +#define __INC_MP_MAC_HW_IMG_8821C_H + +/****************************************************************************** + * mac_reg.TXT + ******************************************************************************/ + +/* tc: Test Chip, mp: mp Chip*/ +void +odm_read_and_config_mp_8821c_mac_reg(struct dm_struct *dm); +u32 odm_get_version_mp_8821c_mac_reg(void); + +#endif +#endif /* end of HWIMG_SUPPORT*/ + diff --git a/hal/phydm/rtl8821c/mp_precomp.h b/hal/phydm/rtl8821c/mp_precomp.h new file mode 100644 index 0000000..e938c5f --- /dev/null +++ b/hal/phydm/rtl8821c/mp_precomp.h @@ -0,0 +1,14 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ diff --git a/hal/phydm/rtl8821c/phydm_hal_api8821c.c b/hal/phydm/rtl8821c/phydm_hal_api8821c.c new file mode 100644 index 0000000..cff7988 --- /dev/null +++ b/hal/phydm/rtl8821c/phydm_hal_api8821c.c @@ -0,0 +1,1527 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#if (RTL8821C_SUPPORT == 1) +#if (PHYDM_FW_API_ENABLE_8821C == 1) +/* ======================================================================== */ +/* These following functions can be used for PHY DM only*/ + +u32 rega24_8821c; +u32 rega28_8821c; +u32 regaac_8821c; + +enum channel_width bw_8821c; +u8 central_ch_8821c; + +__iram_odm_func__ +void phydm_igi_toggle_8821c(struct dm_struct *dm) +{ + u32 igi = 0x20; + + igi = odm_get_bb_reg(dm, R_0xc50, 0x7f); + odm_set_bb_reg(dm, R_0xc50, 0x7f, (igi - 2)); + odm_set_bb_reg(dm, R_0xc50, 0x7f, igi); +} + +__iram_odm_func__ +s8 phydm_cck_rssi_8821c(struct dm_struct *dm, u8 lna_idx, u8 vga_idx) +{ + s8 rx_pwr_all = 0; + s8 lna_gain = 0; + /*only use lna2/3/5/7*/ + s8 lna_gain_table_0[8] = {22, 8, -6, -22, -31, -40, -46, -52}; + /*only use lna4/8/C/F*/ + s8 lna_gain_table_1[16] = {10, 6, 2, -2, -6, -10, -14, -17, + -20, -24, -28, -31, -34, -37, -40, -44}; + + if (dm->cck_agc_report_type == 0) + lna_gain = lna_gain_table_0[lna_idx]; + else + lna_gain = lna_gain_table_1[lna_idx]; + + rx_pwr_all = lna_gain - (2 * vga_idx); + + return rx_pwr_all; +} + +__iram_odm_func__ +boolean +phydm_rfe_8821c(struct dm_struct *dm, u8 channel) +{ +#if 0 + /* Efuse is not wrote now */ + /* Need to check RFE type finally */ + /*if (dm->rfe_type == 1) {*/ + if (channel <= 14) { + /* signal source */ + odm_set_bb_reg(dm, R_0xcb0, (MASKBYTE2 | MASKLWORD), 0x704570); + odm_set_bb_reg(dm, R_0xeb0, (MASKBYTE2 | MASKLWORD), 0x704570); + odm_set_bb_reg(dm, R_0xcb4, MASKBYTE1, 0x45); + odm_set_bb_reg(dm, R_0xeb4, MASKBYTE1, 0x45); + } else if (channel > 35) { + odm_set_bb_reg(dm, R_0xcb0, (MASKBYTE2 | MASKLWORD), 0x174517); + odm_set_bb_reg(dm, R_0xeb0, (MASKBYTE2 | MASKLWORD), 0x174517); + odm_set_bb_reg(dm, R_0xcb4, MASKBYTE1, 0x45); + odm_set_bb_reg(dm, R_0xeb4, MASKBYTE1, 0x45); + } else + return false; + + /* chip top mux */ + odm_set_bb_reg(dm, R_0x64, BIT(29) | BIT(28), 0x3); + odm_set_bb_reg(dm, R_0x4c, BIT(26) | BIT(25), 0x0); + odm_set_bb_reg(dm, R_0x40, BIT(2), 0x1); + + /* from s0 or s1 */ + odm_set_bb_reg(dm, R_0x1990, (BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0)), 0x30); + odm_set_bb_reg(dm, R_0x1990, (BIT(11) | BIT(10)), 0x3); + + /* input or output */ + odm_set_bb_reg(dm, R_0x974, (BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0)), 0x3f); + odm_set_bb_reg(dm, R_0x974, (BIT(11) | BIT(10)), 0x3); + + /* delay 400ns for PAPE */ + odm_set_bb_reg(dm, R_0x810, MASKBYTE3 | BIT(20) | BIT(21) | BIT(22) | BIT(23), 0x211); + + /* antenna switch table */ + odm_set_bb_reg(dm, R_0xca0, MASKLWORD, 0xa555); + odm_set_bb_reg(dm, R_0xea0, MASKLWORD, 0xa555); + + /* inverse or not */ + odm_set_bb_reg(dm, R_0xcbc, (BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0)), 0x0); + odm_set_bb_reg(dm, R_0xcbc, (BIT(11) | BIT(10)), 0x0); + odm_set_bb_reg(dm, R_0xebc, (BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0)), 0x0); + odm_set_bb_reg(dm, R_0xebc, (BIT(11) | BIT(10)), 0x0); + /*}*/ +#endif + return true; +} + +__iram_odm_func__ +void phydm_ccapar_8821c(struct dm_struct *dm) +{ +#if 0 + u32 cca_ifem[9][4] = { + /*20M*/ + {0x75D97010, 0x75D97010, 0x75D97010, 0x75D97010}, /*Reg82C*/ + {0x00000000, 0x00000000, 0x00000000, 0x00000000}, /*Reg830*/ + {0x00000000, 0x00000000, 0x00000000, 0x00000000}, /*Reg838*/ + /*40M*/ + {0x75D97010, 0x75D97010, 0x75D97010, 0x75D97010}, /*Reg82C*/ + {0x00000000, 0x79a0ea28, 0x00000000, 0x79a0ea28}, /*Reg830*/ + {0x87765541, 0x87766341, 0x87765541, 0x87766341}, /*Reg838*/ + /*80M*/ + {0x75D97010, 0x75D97010, 0x75D97010, 0x75D97010}, /*Reg82C*/ + {0x00000000, 0x00000000, 0x00000000, 0x00000000}, /*Reg830*/ + {0x00000000, 0x87746641, 0x00000000, 0x87746641} + }; /*Reg838*/ + + u32 cca_efem[9][4] = { + /*20M*/ + {0x75A76010, 0x75A76010, 0x75A76010, 0x75A75010}, /*Reg82C*/ + {0x00000000, 0x00000000, 0x00000000, 0x00000000}, /*Reg830*/ + {0x87766651, 0x87766431, 0x87766451, 0x87766431}, /*Reg838*/ + /*40M*/ + {0x75A75010, 0x75A75010, 0x75A75010, 0x75A75010}, /*Reg82C*/ + {0x00000000, 0x00000000, 0x00000000, 0x00000000}, /*Reg830*/ + {0x87766431, 0x87766431, 0x87766431, 0x87766431}, /*Reg838*/ + /*80M*/ + {0x75BA7010, 0x75BA7010, 0x75BA7010, 0x75BA7010}, /*Reg82C*/ + {0x00000000, 0x00000000, 0x00000000, 0x00000000}, /*Reg830*/ + {0x87766431, 0x87766431, 0x87766431, 0x87766431} + }; /*Reg838*/ + + u8 row, col; + u32 reg82c, reg830, reg838; + + if (dm->cut_version != ODM_CUT_B) + return; + + if (bw_8821c == CHANNEL_WIDTH_20) + row = 0; + else if (bw_8821c == CHANNEL_WIDTH_40) + row = 3; + else + row = 6; + + if (central_ch_8821c <= 14) { + if (dm->rx_ant_status == BB_PATH_A || dm->rx_ant_status == BB_PATH_B) + col = 0; + else + col = 1; + } else { + if (dm->rx_ant_status == BB_PATH_A || dm->rx_ant_status == BB_PATH_B) + col = 2; + else + col = 3; + } + + if (dm->rfe_type == 0) {/*iFEM*/ + reg82c = (cca_ifem[row][col] != 0) ? cca_ifem[row][col] : reg82c_8821c; + reg830 = (cca_ifem[row + 1][col] != 0) ? cca_ifem[row + 1][col] : reg830_8821c; + reg838 = (cca_ifem[row + 2][col] != 0) ? cca_ifem[row + 2][col] : reg838_8821c; + } else {/*eFEM*/ + reg82c = (cca_efem[row][col] != 0) ? cca_efem[row][col] : reg82c_8821c; + reg830 = (cca_efem[row + 1][col] != 0) ? cca_efem[row + 1][col] : reg830_8821c; + reg838 = (cca_efem[row + 2][col] != 0) ? cca_efem[row + 2][col] : reg838_8821c; + } + + odm_set_bb_reg(dm, R_0x82c, MASKDWORD, reg82c); + odm_set_bb_reg(dm, R_0x830, MASKDWORD, reg830); + odm_set_bb_reg(dm, R_0x838, MASKDWORD, reg838); +#endif +} + +__iram_odm_func__ +void phydm_ccapar_by_bw_8821c(struct dm_struct *dm, + enum channel_width bandwidth) +{ +#if 0 + u32 reg82c; + + + if (dm->cut_version != ODM_CUT_A) + return; + + /* A-cut */ + reg82c = odm_get_bb_reg(dm, R_0x82c, MASKDWORD); + + if (bandwidth == CHANNEL_WIDTH_20) { + /* 82c[15:12] = 4 */ + /* 82c[27:24] = 6 */ + + reg82c &= (~(0x0f00f000)); + reg82c |= ((0x4) << 12); + reg82c |= ((0x6) << 24); + } else if (bandwidth == CHANNEL_WIDTH_40) { + /* 82c[19:16] = 9 */ + /* 82c[27:24] = 6 */ + + reg82c &= (~(0x0f0f0000)); + reg82c |= ((0x9) << 16); + reg82c |= ((0x6) << 24); + } else if (bandwidth == CHANNEL_WIDTH_80) { + /* 82c[15:12] 7 */ + /* 82c[19:16] b */ + /* 82c[23:20] d */ + /* 82c[27:24] 3 */ + + reg82c &= (~(0x0ffff000)); + reg82c |= ((0xdb7) << 12); + reg82c |= ((0x3) << 24); + } + + odm_set_bb_reg(dm, R_0x82c, MASKDWORD, reg82c); +#endif +} + +__iram_odm_func__ +void phydm_ccapar_by_rxpath_8821c(struct dm_struct *dm) +{ +#if 0 + if (dm->cut_version != ODM_CUT_A) + return; + + if (dm->rx_ant_status == BB_PATH_A || dm->rx_ant_status == BB_PATH_B) { + /* 838[7:4] = 8 */ + /* 838[11:8] = 7 */ + /* 838[15:12] = 6 */ + /* 838[19:16] = 7 */ + /* 838[23:20] = 7 */ + /* 838[27:24] = 7 */ + odm_set_bb_reg(dm, R_0x838, 0x0ffffff0, 0x777678); + } else { + /* 838[7:4] = 3 */ + /* 838[11:8] = 3 */ + /* 838[15:12] = 6 */ + /* 838[19:16] = 6 */ + /* 838[23:20] = 7 */ + /* 838[27:24] = 7 */ + odm_set_bb_reg(dm, R_0x838, 0x0ffffff0, 0x776633); + } +#endif +} + +__iram_odm_func__ +void phydm_rxdfirpar_by_bw_8821c(struct dm_struct *dm, + enum channel_width bandwidth) +{ + if (bandwidth == CHANNEL_WIDTH_40) { + /* RX DFIR for BW40 */ + odm_set_bb_reg(dm, R_0x948, BIT(29) | BIT(28), 0x2); + odm_set_bb_reg(dm, R_0x94c, BIT(29) | BIT(28), 0x2); + odm_set_bb_reg(dm, R_0xc20, BIT(31), 0x0); + odm_set_bb_reg(dm, R_0x8f0, BIT(31), 0x0); + } else if (bandwidth == CHANNEL_WIDTH_80) { + /* RX DFIR for BW80 */ + odm_set_bb_reg(dm, R_0x948, BIT(29) | BIT(28), 0x2); + odm_set_bb_reg(dm, R_0x94c, BIT(29) | BIT(28), 0x1); + odm_set_bb_reg(dm, R_0xc20, BIT(31), 0x0); + odm_set_bb_reg(dm, R_0x8f0, BIT(31), 0x1); + } else { + /* RX DFIR for BW20, BW10 and BW5*/ + odm_set_bb_reg(dm, R_0x948, BIT(29) | BIT(28), 0x2); + odm_set_bb_reg(dm, R_0x94c, BIT(29) | BIT(28), 0x2); + odm_set_bb_reg(dm, R_0xc20, BIT(31), 0x1); + odm_set_bb_reg(dm, R_0x8f0, BIT(31), 0x0); + } + /* PHYDM_DBG(dm, ODM_PHY_CONFIG, "phydm_rxdfirpar_by_bw_8821c\n");*/ +} + +__iram_odm_func__ +boolean +phydm_write_txagc_1byte_8821c(struct dm_struct *dm, u32 power_index, + enum rf_path path, u8 hw_rate) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 offset_txagc[2] = {0x1d00, 0x1d80}; + u8 rate_idx = (hw_rate & 0xfc), i; + u8 rate_offset = (hw_rate & 0x3); + u32 txagc_content = 0x0; + + /* For debug command only!!!! */ + + /* Error handling */ + if (path > RF_PATH_A || hw_rate > 0x53) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: unsupported path (%d)\n", + __func__, path); + return false; + } + +#if 1 + /* For HW limitation, We can't write TXAGC once a byte. */ + for (i = 0; i < 4; i++) { + if (i != rate_offset) + txagc_content = txagc_content | (config_phydm_read_txagc_8821c(dm, path, rate_idx + i) << (i << 3)); + else + txagc_content = txagc_content | ((power_index & 0x3f) << (i << 3)); + } + odm_set_bb_reg(dm, (offset_txagc[path] + rate_idx), MASKDWORD, txagc_content); +#else + odm_write_1byte(dm, (offset_txagc[path] + hw_rate), (power_index & 0x3f)); +#endif + + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: path-%d rate index 0x%x (0x%x) = 0x%x\n", __func__, + path, hw_rate, (offset_txagc[path] + hw_rate), power_index); + return true; +#else + return false; +#endif +} + +__iram_odm_func__ +void phydm_init_hw_info_by_rfe_type_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + dm->is_init_hw_info_by_rfe = false; + /* + * Let original variable rfe_type to be rfe_type_8821c. + * Varible rfe_type as symbol is used to identify PHY parameter. + */ + dm->rfe_type = dm->rfe_type_expand >> 3; + + /*2.4G default rf set with wlg or btg*/ + if (dm->rfe_type_expand == 2 || dm->rfe_type_expand == 4 || dm->rfe_type_expand == 7) { + dm->default_rf_set_8821c = SWITCH_TO_BTG; + } else if (dm->rfe_type_expand == 0 || dm->rfe_type_expand == 1 || + dm->rfe_type_expand == 3 || dm->rfe_type_expand == 5 || + dm->rfe_type_expand == 6) { + dm->default_rf_set_8821c = SWITCH_TO_WLG; + } else if (dm->rfe_type_expand == 0x22 || dm->rfe_type_expand == 0x24 || + dm->rfe_type_expand == 0x27 || dm->rfe_type_expand == 0x2a || + dm->rfe_type_expand == 0x2c || dm->rfe_type_expand == 0x2f) { + dm->default_rf_set_8821c = SWITCH_TO_BTG; + odm_cmn_info_init(dm, ODM_CMNINFO_PACKAGE_TYPE, 1); + } else if (dm->rfe_type_expand == 0x20 || dm->rfe_type_expand == 0x21 || + dm->rfe_type_expand == 0x23 || dm->rfe_type_expand == 0x25 || + dm->rfe_type_expand == 0x26 || dm->rfe_type_expand == 0x28 || + dm->rfe_type_expand == 0x29 || dm->rfe_type_expand == 0x2b || + dm->rfe_type_expand == 0x2d || dm->rfe_type_expand == 0x2e) { + dm->default_rf_set_8821c = SWITCH_TO_WLG; + odm_cmn_info_init(dm, ODM_CMNINFO_PACKAGE_TYPE, 1); + } + + if (dm->rfe_type_expand == 3 || dm->rfe_type_expand == 4 || + dm->rfe_type_expand == 0x23 || dm->rfe_type_expand == 0x24 || + dm->rfe_type_expand == 0x2b || dm->rfe_type_expand == 0x2c) + dm->default_ant_num_8821c = SWITCH_TO_ANT2; + else + dm->default_ant_num_8821c = SWITCH_TO_ANT1; + + if (dm->package_type == 1 && dm->rfe_type_expand <= 0x2f && + dm->rfe_type_expand >= 0x28) + odm_set_bb_reg(dm, R_0xcb4, MASKDWORD, 0x00000073); + else if (dm->rfe_type_expand == 4) + odm_set_bb_reg(dm, R_0xcb4, MASKDWORD, 0x20000077); + else + odm_set_bb_reg(dm, R_0xcb4, MASKDWORD, 0x10000077); + + dm->is_init_hw_info_by_rfe = true; + PHYDM_DBG(dm, ODM_PHY_CONFIG, "%s: RFE type (%d), rf set (%s)\n", + __FUNCTION__, dm->rfe_type_expand, + dm->default_rf_set_8821c == 0 ? "BTG" : "WLG"); +#endif +} + +__iram_odm_func__ +void phydm_set_gnt_state_8821c(struct dm_struct *dm, boolean gnt_wl_state, + boolean gnt_bt_state) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 gnt_val = 0; + + odm_set_bb_reg(dm, R_0x70, BIT(26), 0x1); + + if (gnt_wl_state) + gnt_val = 0x3300; + else + gnt_val = 0x1100; + + if (gnt_bt_state) + gnt_val = gnt_val | 0xcc00; + else + gnt_val = gnt_val | 0x4400; + + odm_set_bb_reg(dm, R_0x1704, MASKLWORD, gnt_val); + ODM_delay_us(50); /*waiting before access 0x1700 */ + odm_set_bb_reg(dm, R_0x1700, MASKDWORD, 0xc00f0038); +#endif +} + +__iram_odm_func__ +void +phydm_dynamic_spur_det_eliminate_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + + u32 freq_5g[FREQ_PT_5G_NUM_8821C] = {0x3e0, 0x20, 0x3a0}; + u32 freq_5g_n1[FREQ_PT_5G_NUM_8821C] = {0}; + u32 freq_5g_p1[FREQ_PT_5G_NUM_8821C] = {0}; + u32 freq_pt_5g_final = 0; + u32 max_ret_psd_final = 0; + u32 max_ret_psd_2nd[PSD_SMP_NUM_8821C] = {0}; + u32 psd_set[PSD_VAL_NUM_8821C] = {0}; + u32 rank_psd_index_in[PSD_VAL_NUM_8821C] = {0}; + u32 rank_psd_index_out[PSD_VAL_NUM_8821C] = {0}; + u32 rank_sample_index_in[PSD_SMP_NUM_8821C] = {0}; + u32 rank_sample_index_out[PSD_SMP_NUM_8821C] = {0}; + u16 threshold_nbi = 0x11a; + u8 j = 0, k = 0; + u8 idx = 0; + boolean s_donbi_a = false; + + /*PSD parameters init*/ + odm_set_bb_reg(dm, R_0x910, 0xfffc00, 0x3f); + + /* Reset NBI everytime after changing channel/BW/band */ + phydm_nbi_enable(dm, FUNC_DISABLE); + + /* 5G Channel Setting > 20M: 153; 40M: 151; 80M: 155 */ + switch (*dm->channel) { + case 153: + idx = 0; + break; + case 151: + idx = 1; + break; + case 155: + idx = 2; + break; + default: + idx = 16; + break; + } + + if (idx > 13) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "Not support dym spur det\n"); + return; + } + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s] idx = %d, BW = %d, Channel = %d\n", + __func__, idx, *dm->band_width, *dm->channel); + + for (k = 0; k < FREQ_PT_5G_NUM_8821C; k++) { + freq_5g_n1[k] = freq_5g[k] - 1; + freq_5g_p1[k] = freq_5g[k] + 1; + } + + for (k = 0; k < PSD_SMP_NUM_8821C; k++) { + if (k == 0) + freq_pt_5g_final = freq_5g_n1[idx]; + else if (k == 1) + freq_pt_5g_final = freq_5g[idx]; + else if (k == 2) + freq_pt_5g_final = freq_5g_p1[idx]; + + odm_set_bb_reg(dm, R_0x910, 0x3ff, freq_pt_5g_final); + + for (j = 0; j < PSD_VAL_NUM_8821C; j++) { + /*stop TRX*/ + if (phydm_stop_ic_trx(dm, PHYDM_SET) == PHYDM_SET_FAIL) + return; + + ODM_delay_us(10); + + /*Stop 3-wires*/ + phydm_stop_3_wire(dm, PHYDM_SET); + + /* Start PSD */ + odm_set_bb_reg(dm, R_0x910, BIT(22), 0x1); + + ODM_delay_us(500); + + psd_set[j] = odm_get_bb_reg(dm, R_0xf44, 0xffffff); + psd_set[j] = psd_set[j] >> 5; + + /* turn off PSD */ + odm_set_bb_reg(dm, R_0x910, BIT(22), 0x0); + + /*Start 3-wires*/ + phydm_stop_3_wire(dm, PHYDM_REVERT); + + ODM_delay_us(10); + + phydm_stop_ic_trx(dm, PHYDM_REVERT); + + phydm_igi_toggle_8821c(dm); + } + + phydm_seq_sorting(dm, psd_set, rank_psd_index_in, + rank_psd_index_out, PSD_VAL_NUM_8821C); + max_ret_psd_2nd[k] = psd_set[0]; + } + + phydm_seq_sorting(dm, max_ret_psd_2nd, rank_sample_index_in, + rank_sample_index_out, PSD_SMP_NUM_8821C); + max_ret_psd_final = max_ret_psd_2nd[0]; + + if (max_ret_psd_final >= threshold_nbi) + s_donbi_a = true; + else + s_donbi_a = false; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s] max_ret_psd_final = %d\n", + __func__, max_ret_psd_final); + + if (!s_donbi_a) + return; + + if (*dm->band_width == CHANNEL_WIDTH_20 && *dm->channel == 153) + phydm_nbi_setting(dm, FUNC_ENABLE, 153, 20, 5760, + PHYDM_DONT_CARE); + else if (*dm->band_width == CHANNEL_WIDTH_40 && *dm->channel == 151) + phydm_nbi_setting(dm, FUNC_ENABLE, 151, 40, 5760, + PHYDM_DONT_CARE); + else if (*dm->band_width == CHANNEL_WIDTH_80 && *dm->channel == 155) + phydm_nbi_setting(dm, FUNC_ENABLE, 155, 80, 5760, + PHYDM_DONT_CARE); + +#endif /*PHYDM_SPUR_CANCELL_ENABLE_8821C == 1*/ +} +/* ======================================================================== */ + +/* ======================================================================== */ +/* These following functions can be used by driver*/ + +__iram_odm_func__ +u32 config_phydm_read_rf_reg_8821c(struct dm_struct *dm, enum rf_path path, + u32 reg_addr, u32 bit_mask) +{ + u32 readback_value, direct_addr; + u32 offset_read_rf[2] = {0x2800, 0x2c00}; + + /* Error handling.*/ + if (path > RF_PATH_A) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: unsupported path (%d)\n", + __func__, path); + return INVALID_RF_DATA; + } + + /* Calculate offset */ + reg_addr &= 0xff; + direct_addr = offset_read_rf[path] + (reg_addr << 2); + + /* RF register only has 20bits */ + bit_mask &= RFREGOFFSETMASK; + + /* Read RF register directly */ + readback_value = odm_get_bb_reg(dm, direct_addr, bit_mask); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: RF-%d 0x%x = 0x%x, bit mask = 0x%x\n", __func__, path, + reg_addr, readback_value, bit_mask); + return readback_value; +} + +__iram_odm_func__ +boolean +config_phydm_write_rf_reg_8821c(struct dm_struct *dm, enum rf_path path, + u32 reg_addr, u32 bit_mask, u32 data) +{ + u32 data_and_addr = 0, data_original = 0; + u32 offset_write_rf[2] = {0xc90, 0xe90}; + u8 bit_shift; + + /* Error handling.*/ + if (path > RF_PATH_A) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: unsupported path (%d)\n", + __func__, path); + return false; + } + + /* Read RF register content first */ + reg_addr &= 0xff; + bit_mask = bit_mask & RFREGOFFSETMASK; + + if (bit_mask != RFREGOFFSETMASK) { + data_original = config_phydm_read_rf_reg_8821c(dm, path, reg_addr, RFREGOFFSETMASK); + + /* Error handling. RF is disabled */ + if (config_phydm_read_rf_check_8821c(data_original) == false) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Write fail, RF is disable\n", + __func__); + return false; + } + + /* check bit mask */ + if (bit_mask != 0xfffff) { + for (bit_shift = 0; bit_shift <= 19; bit_shift++) { + if (((bit_mask >> bit_shift) & 0x1) == 1) + break; + } + data = ((data_original) & (~bit_mask)) | (data << bit_shift); + } + } + + /* Put write addr in [27:20] and write data in [19:00] */ + data_and_addr = ((reg_addr << 20) | (data & 0x000fffff)) & 0x0fffffff; + + /* Write operation */ + odm_set_bb_reg(dm, offset_write_rf[path], MASKDWORD, data_and_addr); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: RF-%d 0x%x = 0x%x (original: 0x%x), bit mask = 0x%x\n", + __func__, path, reg_addr, data, data_original, bit_mask); + +#if (defined(CONFIG_RUN_IN_DRV)) + if (dm->support_interface == ODM_ITRF_PCIE) + ODM_delay_us(13); +#elif (defined(CONFIG_RUN_IN_FW)) + ODM_delay_us(13); +#endif + + return true; +} + +__iram_odm_func__ +boolean +config_phydm_write_txagc_8821c(struct dm_struct *dm, u32 power_index, + enum rf_path path, u8 hw_rate) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 offset_txagc[2] = {0x1d00, 0x1d80}; + u8 rate_idx = (hw_rate & 0xfc); + + /* Input need to be HW rate index, not driver rate index!!!! */ + + if (dm->is_disable_phy_api) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: disable PHY API for debug!!\n", __func__); + return true; + } + + /* Error handling */ + if (path > RF_PATH_A || hw_rate > 0x53) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: unsupported path (%d)\n", + __func__, path); + return false; + } + + /* driver need to construct a 4-byte power index */ + odm_set_bb_reg(dm, (offset_txagc[path] + rate_idx), MASKDWORD, power_index); + + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: path-%d rate index 0x%x (0x%x) = 0x%x\n", __func__, + path, hw_rate, (offset_txagc[path] + hw_rate), power_index); + return true; +#else + return false; +#endif +} + +__iram_odm_func__ +u8 config_phydm_read_txagc_8821c(struct dm_struct *dm, enum rf_path path, + u8 hw_rate) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u8 read_back_data; + + /* Input need to be HW rate index, not driver rate index!!!! */ + + /* Error handling */ + if (path > RF_PATH_A || hw_rate > 0x53) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: unsupported path (%d)\n", + __func__, path); + return INVALID_TXAGC_DATA; + } + + /* Disable TX AGC report */ + odm_set_bb_reg(dm, R_0x1998, BIT(16), 0x0); /* need to check */ + + /* Set data rate index (bit0~6) and path index (bit7) */ + odm_set_bb_reg(dm, R_0x1998, MASKBYTE0, (hw_rate | (path << 7))); + + /* Enable TXAGC report */ + odm_set_bb_reg(dm, R_0x1998, BIT(16), 0x1); + + /* Read TX AGC report */ + read_back_data = (u8)odm_get_bb_reg(dm, R_0xd30, 0x7f0000); + + /* Driver have to disable TXAGC report after reading TXAGC (ref. user guide v11) */ + odm_set_bb_reg(dm, R_0x1998, BIT(16), 0x0); + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: path-%d rate index 0x%x = 0x%x\n", + __func__, path, hw_rate, read_back_data); + return read_back_data; +#else + return 0; +#endif +} + +__iram_odm_func__ +boolean +config_phydm_switch_band_8821c(struct dm_struct *dm, u8 central_ch) +{ + u32 rf_reg18; + boolean rf_reg_status = true; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]======================>\n", + __func__); + + if (dm->is_disable_phy_api) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: disable PHY API for debug!!\n", __func__); + return true; + } + + rf_reg18 = config_phydm_read_rf_reg_8821c(dm, RF_PATH_A, 0x18, RFREGOFFSETMASK); + rf_reg_status = rf_reg_status & config_phydm_read_rf_check_8821c(rf_reg18); + + if (central_ch <= 14) { + /* 2.4G */ + + /* Enable CCK block */ + odm_set_bb_reg(dm, R_0x808, BIT(28), 0x1); + + /* Disable MAC CCK check */ + odm_set_bb_reg(dm, R_0x454, BIT(7), 0x0); + + /* Disable BB CCK check */ + odm_set_bb_reg(dm, R_0xa80, BIT(18), 0x0); + + /*CCA Mask*/ + odm_set_bb_reg(dm, R_0x814, 0x0000FC00, 15); /*default value*/ + + /* RF band */ + rf_reg18 = (rf_reg18 & (~(BIT(16) | BIT(9) | BIT(8)))); + rf_reg18 = (rf_reg18 & (~(MASKBYTE0))); + rf_reg18 = (rf_reg18 | central_ch); +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + /* Switch WLG/BTG*/ + if (dm->default_rf_set_8821c == SWITCH_TO_BTG) + config_phydm_switch_rf_set_8821c(dm, SWITCH_TO_BTG); + else if (dm->default_rf_set_8821c == SWITCH_TO_WLG) + config_phydm_switch_rf_set_8821c(dm, SWITCH_TO_WLG); +#endif + /*RF TXA_TANK LUT mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, BIT(6), 0x1); + + /*RF TXA_PA_TANK*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x64, 0x0000f, 0xf); + + } else if (central_ch > 35) { + /* 5G */ + + /* Enable BB CCK check */ + odm_set_bb_reg(dm, R_0xa80, BIT(18), 0x1); + + /* Enable CCK check */ + odm_set_bb_reg(dm, R_0x454, BIT(7), 0x1); + + /* Disable CCK block */ + odm_set_bb_reg(dm, R_0x808, BIT(28), 0x0); + + /*CCA Mask*/ + odm_set_bb_reg(dm, R_0x814, 0x0000FC00, 15); /*default value*/ + /*odm_set_bb_reg(dm, R_0x814, 0x0000FC00, 34); CCA mask = 13.6us*/ + + /* RF band */ + rf_reg18 = (rf_reg18 & (~(BIT(16) | BIT(9) | BIT(8)))); + rf_reg18 = (rf_reg18 | BIT(8) | BIT(16)); + rf_reg18 = (rf_reg18 & (~(MASKBYTE0))); + rf_reg18 = (rf_reg18 | central_ch); +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + /* Switch WLA */ + config_phydm_switch_rf_set_8821c(dm, SWITCH_TO_WLA); +#endif + /*RF TXA_TANK LUT mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, BIT(6), 0x0); + + } else { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch band (ch: %d)\n", __func__, + central_ch); + return false; + } + + phydm_stop_ic_trx(dm, PHYDM_SET); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, RFREGOFFSETMASK, rf_reg18); + phydm_stop_ic_trx(dm, PHYDM_REVERT); + + if (phydm_rfe_8821c(dm, central_ch) == false) + return false; + + if (!rf_reg_status) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch band (ch: %d), because writing RF register is fail\n", + __func__, central_ch); + return false; + } + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: Success to switch band (ch: %d)\n", + __func__, central_ch); + return true; +} + +__iram_odm_func__ +boolean +config_phydm_switch_channel_8821c(struct dm_struct *dm, u8 central_ch) +{ + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u32 rf_reg18, rf_reg_b8 = 0; + boolean rf_reg_status = true; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]====================>\n", __func__); + + if (dm->is_disable_phy_api) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: disable PHY API for debug!!\n", __func__); + return true; + } + + central_ch_8821c = central_ch; + rf_reg18 = config_phydm_read_rf_reg_8821c(dm, RF_PATH_A, 0x18, RFREGOFFSETMASK); + rf_reg_status = rf_reg_status & config_phydm_read_rf_check_8821c(rf_reg18); + + if (dm->cut_version == ODM_CUT_A) { + rf_reg_b8 = config_phydm_read_rf_reg_8821c(dm, RF_PATH_A, 0xb8, RFREGOFFSETMASK); + rf_reg_status = rf_reg_status & config_phydm_read_rf_check_8821c(rf_reg_b8); + } + + /* Switch band and channel */ + if (central_ch <= 14) { + /* 2.4G */ + + /* 1. RF band and channel*/ + rf_reg18 = (rf_reg18 & (~(BIT(18) | BIT(17) | MASKBYTE0))); + rf_reg18 = (rf_reg18 | central_ch); + + /* 2. AGC table selection */ + odm_set_bb_reg(dm, R_0xc1c, 0x00000F00, 0x0); + dig_t->agc_table_idx = 0x0; + + /* 3. Set central frequency for clock offset tracking */ + odm_set_bb_reg(dm, R_0x860, 0x1ffe0000, 0x96a); + + /* Fix A-cut LCK fail issue @ 5285MHz~5375MHz, 0xb8[19]=0x0 */ + if (dm->cut_version == ODM_CUT_A) + rf_reg_b8 = rf_reg_b8 | BIT(19); + + /* CCK TX filter parameters */ + if (central_ch == 14) { + odm_set_bb_reg(dm, R_0xa24, MASKDWORD, 0x0000b81c); + odm_set_bb_reg(dm, R_0xa28, MASKLWORD, 0x0000); + odm_set_bb_reg(dm, R_0xaac, MASKDWORD, 0x00003667); + } else { + odm_set_bb_reg(dm, R_0xa24, MASKDWORD, rega24_8821c); + odm_set_bb_reg(dm, R_0xa28, MASKLWORD, (rega28_8821c & MASKLWORD)); + odm_set_bb_reg(dm, R_0xaac, MASKDWORD, regaac_8821c); + } + + } else if (central_ch > 35) { + /* 5G */ + + /* 1. RF band and channel*/ + rf_reg18 = (rf_reg18 & (~(BIT(18) | BIT(17) | MASKBYTE0))); + rf_reg18 = (rf_reg18 | central_ch); + + if (central_ch >= 36 && central_ch <= 64) { + ; + } else if ((central_ch >= 100) && (central_ch <= 140)) { + rf_reg18 = (rf_reg18 | BIT(17)); + } else if (central_ch > 140) { + rf_reg18 = (rf_reg18 | BIT(18)); + } else { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch channel (RF18) (ch: %d)\n", + __func__, central_ch); + return false; + } + + /* 2. AGC table selection */ + if (central_ch >= 36 && central_ch <= 64) { + odm_set_bb_reg(dm, R_0xc1c, 0x00000F00, 0x1); + dig_t->agc_table_idx = 0x1; + } else if ((central_ch >= 100) && (central_ch <= 144)) { + odm_set_bb_reg(dm, R_0xc1c, 0x00000F00, 0x2); + dig_t->agc_table_idx = 0x2; + } else if (central_ch >= 149) { + odm_set_bb_reg(dm, R_0xc1c, 0x00000F00, 0x3); + dig_t->agc_table_idx = 0x3; + } else { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch channel (AGC) (ch: %d)\n", + __func__, central_ch); + return false; + } + + /* 3. Set central frequency for clock offset tracking */ + if (central_ch >= 36 && central_ch <= 48) { + odm_set_bb_reg(dm, R_0x860, 0x1ffe0000, 0x494); + } else if ((central_ch >= 52) && (central_ch <= 64)) { + odm_set_bb_reg(dm, R_0x860, 0x1ffe0000, 0x453); + } else if ((central_ch >= 100) && (central_ch <= 116)) { + odm_set_bb_reg(dm, R_0x860, 0x1ffe0000, 0x452); + } else if ((central_ch >= 118) && (central_ch <= 177)) { + odm_set_bb_reg(dm, R_0x860, 0x1ffe0000, 0x412); + } else { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch channel (fc_area) (ch: %d)\n", + __func__, central_ch); + return false; + } + + /* Fix A-cut LCK fail issue @ 5285MHz~5375MHz, 0xb8[19]=0x0 */ + if (dm->cut_version == ODM_CUT_A) { + if (central_ch >= 57 && central_ch <= 75) + rf_reg_b8 = rf_reg_b8 & (~BIT(19)); + else + rf_reg_b8 = rf_reg_b8 | BIT(19); + } + +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + /*notch 5760 spur by CSI_MASK*/ + if (central_ch == 153) + phydm_csi_mask_setting(dm, FUNC_ENABLE, (u32)central_ch, 20, 5760, PHYDM_DONT_CARE); + else if (central_ch == 151) + phydm_csi_mask_setting(dm, FUNC_ENABLE, (u32)central_ch, 40, 5760, PHYDM_DONT_CARE); + else if (central_ch == 155) + phydm_csi_mask_setting(dm, FUNC_ENABLE, (u32)central_ch, 80, 5760, PHYDM_DONT_CARE); + else + phydm_csi_mask_setting(dm, FUNC_DISABLE, (u32)central_ch, 80, 5760, PHYDM_DONT_CARE); +#endif + + } else { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch band (ch: %d)\n", __func__, + central_ch); + return false; + } + + phydm_stop_ic_trx(dm, PHYDM_SET); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, RFREGOFFSETMASK, rf_reg18); + phydm_stop_ic_trx(dm, PHYDM_REVERT); + + if (dm->cut_version == ODM_CUT_A) + odm_set_rf_reg(dm, RF_PATH_A, RF_0xb8, RFREGOFFSETMASK, rf_reg_b8); + + if (!rf_reg_status) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch channel (ch: %d), because writing RF register is fail\n", + __func__, central_ch); + return false; + } + + /* Dynamic spur detection by PSD and NBI mask */ + if (*dm->mp_mode) + phydm_dynamic_spur_det_eliminate_8821c(dm); + + phydm_ccapar_8821c(dm); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Success to switch channel (ch: %d)\n", __func__, + central_ch); + return true; +} + +__iram_odm_func__ +boolean +config_phydm_switch_bandwidth_8821c(struct dm_struct *dm, u8 primary_ch_idx, + enum channel_width bandwidth) +{ + struct phydm_api_stuc *api = &dm->api_table; + u32 rf_reg18; + boolean rf_reg_status = true; + u32 bb_reg8ac; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]===================>\n", __func__); + + if (dm->is_disable_phy_api) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: disable PHY API for debug!!\n", __func__); + return true; + } + + /* Error handling */ + if (bandwidth >= CHANNEL_WIDTH_MAX || (bandwidth == CHANNEL_WIDTH_40 && primary_ch_idx > 2) || (bandwidth == CHANNEL_WIDTH_80 && primary_ch_idx > 4)) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch bandwidth (bw: %d, primary ch: %d)\n", + __func__, bandwidth, primary_ch_idx); + return false; + } + /*Make protection*/ + if (central_ch_8821c == 165 && !(*dm->mp_mode)) + bandwidth = CHANNEL_WIDTH_20; + + bw_8821c = bandwidth; + api->pri_ch_idx = primary_ch_idx; + rf_reg18 = config_phydm_read_rf_reg_8821c(dm, RF_PATH_A, 0x18, RFREGOFFSETMASK); + rf_reg_status = rf_reg_status & config_phydm_read_rf_check_8821c(rf_reg18); + + /* Switch bandwidth */ + switch (bandwidth) { + case CHANNEL_WIDTH_20: { +/* Small BW([7:6]) = 0, primary channel ([5:2]) = 0, rf mode([1:0]) = 20M */ +#if 0 + odm_set_bb_reg(dm, R_0x8ac, MASKBYTE0, CHANNEL_WIDTH_20); + + /* ADC clock = 160M clock for BW20 */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(9) | BIT(8)), 0x0); + odm_set_bb_reg(dm, R_0x8ac, BIT(16), 0x1); + + /* DAC clock = 160M clock for BW20 */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(21) | BIT(20)), 0x0); + odm_set_bb_reg(dm, R_0x8ac, BIT(28), 0x1); +#endif + bb_reg8ac = odm_get_bb_reg(dm, R_0x8ac, MASKDWORD); + bb_reg8ac &= 0xffcffc00; + bb_reg8ac |= 0x10010000; + odm_set_bb_reg(dm, R_0x8ac, MASKDWORD, bb_reg8ac); + + /* ADC buffer clock */ + odm_set_bb_reg(dm, R_0x8c4, BIT(30), 0x1); + + /* RF bandwidth */ + rf_reg18 = (rf_reg18 | BIT(11) | BIT(10)); + + break; + } + case CHANNEL_WIDTH_40: { + /* Small BW([7:6]) = 0, primary channel ([5:2]) = sub-channel, rf mode([1:0]) = 40M */ + /*odm_set_bb_reg(dm, R_0x8ac, MASKBYTE0, (((primary_ch_idx & 0xf) << 2) | CHANNEL_WIDTH_40));*/ + + /* CCK primary channel */ + if (primary_ch_idx == 1) + odm_set_bb_reg(dm, R_0xa00, BIT(4), primary_ch_idx); + else + odm_set_bb_reg(dm, R_0xa00, BIT(4), 0); +#if 0 + /* ADC clock = 160M clock for BW40 */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(11) | BIT(10)), 0x0); + odm_set_bb_reg(dm, R_0x8ac, BIT(17), 0x1); + + /* DAC clock = 160M clock for BW20 */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(23) | BIT(22)), 0x0); + odm_set_bb_reg(dm, R_0x8ac, BIT(29), 0x1); +#endif + bb_reg8ac = odm_get_bb_reg(dm, R_0x8ac, MASKDWORD); + bb_reg8ac &= 0xff3ff300; + bb_reg8ac |= 0x20020000 | ((primary_ch_idx & 0xf) << 2) | CHANNEL_WIDTH_40; + odm_set_bb_reg(dm, R_0x8ac, MASKDWORD, bb_reg8ac); + + /* ADC buffer clock */ + odm_set_bb_reg(dm, R_0x8c4, BIT(30), 0x1); + + /* RF bandwidth */ + rf_reg18 = (rf_reg18 & (~(BIT(11) | BIT(10)))); + rf_reg18 = (rf_reg18 | BIT(11)); + + break; + } + case CHANNEL_WIDTH_80: { +/* Small BW([7:6]) = 0, primary channel ([5:2]) = sub-channel, rf mode([1:0]) = 80M */ +#if 0 + odm_set_bb_reg(dm, R_0x8ac, MASKBYTE0, (((primary_ch_idx & 0xf) << 2) | CHANNEL_WIDTH_80)); + + /* ADC clock = 160M clock for BW80 */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(13) | BIT(12)), 0x0); + odm_set_bb_reg(dm, R_0x8ac, BIT(18), 0x1); + + /* DAC clock = 160M clock for BW20 */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(25) | BIT(24)), 0x0); + odm_set_bb_reg(dm, R_0x8ac, BIT(30), 0x1); +#endif + bb_reg8ac = odm_get_bb_reg(dm, R_0x8ac, MASKDWORD); + bb_reg8ac &= 0xfcffcf00; + bb_reg8ac |= 0x40040000 | ((primary_ch_idx & 0xf) << 2) | CHANNEL_WIDTH_80; + odm_set_bb_reg(dm, R_0x8ac, MASKDWORD, bb_reg8ac); + + /* ADC buffer clock */ + odm_set_bb_reg(dm, R_0x8c4, BIT(30), 0x1); + + /* RF bandwidth */ + rf_reg18 = (rf_reg18 & (~(BIT(11) | BIT(10)))); + rf_reg18 = (rf_reg18 | BIT(10)); + + break; + } + case CHANNEL_WIDTH_5: { +/* Small BW([7:6]) = 1, primary channel ([5:2]) = 0, rf mode([1:0]) = 20M */ +#if 0 + odm_set_bb_reg(dm, R_0x8ac, MASKBYTE0, (BIT(6) | CHANNEL_WIDTH_20)); + + /* ADC clock = 40M clock */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(9) | BIT(8)), 0x2); + odm_set_bb_reg(dm, R_0x8ac, BIT(16), 0x0); + + /* DAC clock = 160M clock for BW20 */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(21) | BIT(20)), 0x2); + odm_set_bb_reg(dm, R_0x8ac, BIT(28), 0x0); +#endif + bb_reg8ac = odm_get_bb_reg(dm, R_0x8ac, MASKDWORD); + bb_reg8ac &= 0xefcefc00; + bb_reg8ac |= (0x2 << 20) | (0x2 << 8) | BIT(6); + odm_set_bb_reg(dm, R_0x8ac, MASKDWORD, bb_reg8ac); + + /* ADC buffer clock */ + odm_set_bb_reg(dm, R_0x8c4, BIT(30), 0x0); + odm_set_bb_reg(dm, R_0x8c8, BIT(31), 0x1); + + /* RF bandwidth */ + rf_reg18 = (rf_reg18 | BIT(11) | BIT(10)); + + break; + } + case CHANNEL_WIDTH_10: { +/* Small BW([7:6]) = 1, primary channel ([5:2]) = 0, rf mode([1:0]) = 20M */ +#if 0 + odm_set_bb_reg(dm, R_0x8ac, MASKBYTE0, (BIT(7) | CHANNEL_WIDTH_20)); + + /* ADC clock = 80M clock */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(9) | BIT(8)), 0x3); + odm_set_bb_reg(dm, R_0x8ac, BIT(16), 0x0); + + /* DAC clock = 160M clock for BW20 */ + odm_set_bb_reg(dm, R_0x8ac, (BIT(21) | BIT(20)), 0x3); + odm_set_bb_reg(dm, R_0x8ac, BIT(28), 0x0); +#endif + bb_reg8ac = odm_get_bb_reg(dm, R_0x8ac, MASKDWORD); + bb_reg8ac &= 0xefcefc00; + bb_reg8ac |= (0x3 << 20) | (0x3 << 8) | BIT(7); + odm_set_bb_reg(dm, R_0x8ac, MASKDWORD, bb_reg8ac); + + /* ADC buffer clock */ + odm_set_bb_reg(dm, R_0x8c4, BIT(30), 0x0); + odm_set_bb_reg(dm, R_0x8c8, BIT(31), 0x1); + + /* RF bandwidth */ + rf_reg18 = (rf_reg18 | BIT(11) | BIT(10)); + + break; + } + default: + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch bandwidth (bw: %d, primary ch: %d)\n", + __func__, bandwidth, primary_ch_idx); + } + + /* Write RF register */ + phydm_stop_ic_trx(dm, PHYDM_SET); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x18, RFREGOFFSETMASK, rf_reg18); + phydm_stop_ic_trx(dm, PHYDM_REVERT); + + if (!rf_reg_status) { + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Fail to switch bandwidth (bw: %d, primary ch: %d), because writing RF register is fail\n", + __func__, bandwidth, primary_ch_idx); + return false; + } + + /* Modify RX DFIR parameters */ + phydm_rxdfirpar_by_bw_8821c(dm, bandwidth); + + /* Modify CCA parameters */ + phydm_ccapar_by_bw_8821c(dm, bandwidth); + phydm_ccapar_8821c(dm); + + /* Toggle RX path to avoid RX dead zone issue */ + /*odm_set_bb_reg(dm, R_0x808, MASKBYTE0, 0x0);*/ + /*odm_set_bb_reg(dm, R_0x808, MASKBYTE0, 0x11);*/ + + /* Dynamic spur detection by PSD and NBI mask */ + if (*dm->mp_mode) + phydm_dynamic_spur_det_eliminate_8821c(dm); + + /*fix bw setting*/ + #ifdef CONFIG_BW_INDICATION + if (!(*dm->mp_mode)) + phydm_bw_fixed_setting(dm); + #endif + + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Success to switch bandwidth (bw: %d, primary ch: %d)\n", + __func__, bandwidth, primary_ch_idx); + return true; +} + +__iram_odm_func__ +boolean +config_phydm_switch_channel_bw_8821c(struct dm_struct *dm, u8 central_ch, + u8 primary_ch_idx, + enum channel_width bandwidth) +{ + /* Switch band */ + if (config_phydm_switch_band_8821c(dm, central_ch) == false) + return false; + + /* Switch channel */ + if (config_phydm_switch_channel_8821c(dm, central_ch) == false) + return false; + + /* Switch bandwidth */ + if (config_phydm_switch_bandwidth_8821c(dm, primary_ch_idx, bandwidth) == false) + return false; + + return true; +} + +__iram_odm_func__ +boolean +config_phydm_trx_mode_8821c(struct dm_struct *dm, enum bb_path tx_path, + enum bb_path rx_path, boolean is_tx2_path) +{ + return true; +} + +__iram_odm_func__ +boolean +config_phydm_parameter_init_8821c(struct dm_struct *dm, + enum odm_parameter_init type) +{ + if (type == ODM_PRE_SETTING) { + odm_set_bb_reg(dm, R_0x808, (BIT(28) | BIT(29)), 0x0); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Pre setting: disable OFDM and CCK block\n", + __func__); + } else if (type == ODM_POST_SETTING) { + odm_set_bb_reg(dm, R_0x808, (BIT(28) | BIT(29)), 0x3); + PHYDM_DBG(dm, ODM_PHY_CONFIG, + "[%s]: Post setting: enable OFDM and CCK block\n", + __func__); + rega24_8821c = odm_get_bb_reg(dm, R_0xa24, MASKDWORD); + rega28_8821c = odm_get_bb_reg(dm, R_0xa28, MASKDWORD); + regaac_8821c = odm_get_bb_reg(dm, R_0xaac, MASKDWORD); + } else { + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: Wrong type!!\n", __func__); + return false; + } + + return true; +} + +__iram_odm_func__ +void config_phydm_switch_rf_set_8821c(struct dm_struct *dm, u8 rf_set) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter = dm->adapter; + PMGNT_INFO mgnt_info = &(((PADAPTER)(adapter))->MgntInfo); +#endif + + u32 bb_reg32; + + odm_set_bb_reg(dm, R_0x1080, BIT(16), 0x1); + odm_set_bb_reg(dm, R_0x00, BIT(26), 0x1); + /*odm_set_mac_reg(dm, R_0x70, BIT(26), 0x1);*/ + /*odm_set_mac_reg(dm, R_0x1704, MASKLWORD, 0x4000);*/ + /*odm_set_mac_reg(dm, R_0x1700, (BIT(31) | BIT(30)), 0x3); */ + + bb_reg32 = odm_get_bb_reg(dm, R_0xcb8, MASKDWORD); + switch (rf_set) { + case SWITCH_TO_BTG: + + dm->current_rf_set_8821c = SWITCH_TO_BTG; + + bb_reg32 = (bb_reg32 | BIT(16)); + bb_reg32 &= (~(BIT(18) | BIT(20) | BIT(21) | BIT(22) | BIT(23))); + odm_set_bb_reg(dm, R_0xa84, MASKBYTE2, 0xe); + odm_set_bb_reg(dm, R_0xa80, MASKLWORD, 0xfc84); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (*dm->mp_mode && mgnt_info->RegPHYParaFromFolder == 0) +#else + if (*dm->mp_mode) +#endif + { + odm_set_bb_reg(dm, R_0xaa8, 0x1f0000, 0x14); + odm_config_bb_with_header_file(dm, CONFIG_BB_AGC_TAB_DIFF); + /*Toggle initial gain twice for valid gain table*/ + odm_set_bb_reg(dm, ODM_REG(IGI_A, dm), ODM_BIT(IGI, dm), 0x22); + odm_set_bb_reg(dm, ODM_REG(IGI_A, dm), ODM_BIT(IGI, dm), 0x20); + } + break; + case SWITCH_TO_WLG: + + dm->current_rf_set_8821c = SWITCH_TO_WLG; + + bb_reg32 = (bb_reg32 | BIT(20) | BIT(21) | BIT(22)); + bb_reg32 &= (~(BIT(16) | BIT(18) | BIT(23))); + odm_set_bb_reg(dm, R_0xa84, MASKBYTE2, 0x12); + odm_set_bb_reg(dm, R_0xa80, MASKLWORD, 0x7532); + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (*dm->mp_mode && mgnt_info->RegPHYParaFromFolder == 0) +#else + if (*dm->mp_mode) +#endif + { + odm_set_bb_reg(dm, R_0xaa8, 0x1f0000, 0x13); + odm_config_bb_with_header_file(dm, CONFIG_BB_AGC_TAB_DIFF); + /*Toggle initial gain twice for valid gain table*/ + odm_set_bb_reg(dm, ODM_REG(IGI_A, dm), ODM_BIT(IGI, dm), 0x22); + odm_set_bb_reg(dm, ODM_REG(IGI_A, dm), ODM_BIT(IGI, dm), 0x20); + } + break; + case SWITCH_TO_WLA: + + dm->current_rf_set_8821c = SWITCH_TO_WLA; + + bb_reg32 = (bb_reg32 | BIT(20) | BIT(22) | BIT(23)); + bb_reg32 &= (~(BIT(16) | BIT(18) | BIT(21))); + + break; + case SWITCH_TO_BT: + + dm->current_rf_set_8821c = SWITCH_TO_BT; + + break; + default: + break; + } + + odm_set_bb_reg(dm, R_0xcb8, MASKDWORD, bb_reg32); +#endif +} + +__iram_odm_func__ +void config_phydm_set_ant_path(struct dm_struct *dm, u8 rf_set, u8 ant_num) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + boolean switch_polarity_inverse = false; + u8 regval_0xcb7 = 0; + + dm->current_ant_num_8821c = ant_num; + config_phydm_switch_rf_set_8821c(dm, rf_set); + + if (rf_set == SWITCH_TO_BT) + phydm_set_gnt_state_8821c(dm, false, true); /* GNT_WL=0, GNT_BT=1 for BT test */ + else + phydm_set_gnt_state_8821c(dm, true, false); /* GNT_WL=1, GNT_BT=0 for WL test */ + + /*switch does not exist*/ + if (dm->rfe_type_expand == 0x5 || dm->rfe_type_expand == 0x6 || + dm->rfe_type_expand == 0x25 || dm->rfe_type_expand == 0x26 || + dm->rfe_type_expand == 0x2a || dm->rfe_type_expand == 0x2d || + dm->rfe_type_expand == 0x2e) + return; + + if (dm->current_ant_num_8821c) /*Ant1 = 0, Ant2 = 1*/ + switch_polarity_inverse = !switch_polarity_inverse; + + if (rf_set == SWITCH_TO_WLG) + switch_polarity_inverse = !switch_polarity_inverse; + + /*set antenna control by WL 0xcb4[29:28]*/ + odm_set_bb_reg(dm, R_0x4c, BIT(24) | BIT(23), 0x2); + + /*set RFE_ctrl8 and RFE_ctrl9 as antenna control pins by software*/ + odm_set_bb_reg(dm, R_0xcb4, 0x000000ff, 0x77); + + /*0xcb4[29:28] = 2b'01 for no switch_polatiry_inverse, DPDT_SEL_N =1, DPDT_SEL_P =0*/ + regval_0xcb7 = (!switch_polarity_inverse ? 0x1 : 0x2); + + odm_set_bb_reg(dm, R_0xcb4, 0x30000000, regval_0xcb7); +#endif +} + +__iram_odm_func__ +u32 query_phydm_trx_capability_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 value32 = 0x00000000; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: trx_capability = 0x%x\n", __func__, + value32); + return value32; +#else + return 0; +#endif +} + +__iram_odm_func__ +u32 query_phydm_stbc_capability_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 value32 = 0x00010001; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: stbc_capability = 0x%x\n", + __func__, value32); + return value32; +#else + return 0; +#endif +} + +__iram_odm_func__ +u32 query_phydm_ldpc_capability_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 value32 = 0x01000100; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: ldpc_capability = 0x%x\n", + __func__, value32); + return value32; +#else + return 0; +#endif +} + +__iram_odm_func__ +u32 query_phydm_txbf_parameters_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 value32 = 0x00030003; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: txbf_parameters = 0x%x\n", + __func__, value32); + return value32; +#else + return 0; +#endif +} + +__iram_odm_func__ +u32 query_phydm_txbf_capability_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 value32 = 0x01010001; + + PHYDM_DBG(dm, ODM_PHY_CONFIG, "[%s]: txbf_capability = 0x%x\n", + __func__, value32); + return value32; +#else + return 0; +#endif +} + +__iram_odm_func__ +u8 query_phydm_default_rf_set_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + return dm->default_rf_set_8821c; +#else + return 0; +#endif +} + +__iram_odm_func__ +u8 query_phydm_current_rf_set_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + return dm->current_rf_set_8821c; +#else + return 0; +#endif +} + +__iram_odm_func__ +u8 query_phydm_rfetype_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + return dm->rfe_type_expand; +#else + return 0; +#endif +} + +__iram_odm_func__ +u8 query_phydm_current_ant_num_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u32 regval_0xcb4 = odm_get_bb_reg(dm, R_0xcb4, BIT(29) | BIT(28)); + + if (dm->current_rf_set_8821c == SWITCH_TO_BTG || dm->current_rf_set_8821c == SWITCH_TO_WLA || dm->current_rf_set_8821c == SWITCH_TO_BT) { + if (regval_0xcb4 == 1) + dm->current_ant_num_8821c = SWITCH_TO_ANT1; + else if (regval_0xcb4 == 2) + dm->current_ant_num_8821c = SWITCH_TO_ANT2; + else if (regval_0xcb4 == 1) + dm->current_ant_num_8821c = SWITCH_TO_ANT2; + else if (regval_0xcb4 == 2) + dm->current_ant_num_8821c = SWITCH_TO_ANT1; + } + + return dm->current_ant_num_8821c; +#else + return 0; +#endif +} + +__iram_odm_func__ +u8 query_phydm_ant_num_map_8821c(struct dm_struct *dm) +{ +#if (PHYDM_FW_API_FUNC_ENABLE_8821C == 1) + u8 mapping_table = 0; + + /* mapping table meaning + * 1: choose ant1 or ant2 + * 2: only ant1 + * 3: only ant2 + * 4: cannot choose + */ + + if (dm->rfe_type_expand == 0 || dm->rfe_type_expand == 7 || dm->rfe_type_expand == 0x20 || + dm->rfe_type_expand == 0x27 || dm->rfe_type_expand == 0x28 || dm->rfe_type_expand == 0x2f) + mapping_table = 1; + else if (dm->rfe_type_expand == 1 || dm->rfe_type_expand == 2 || dm->rfe_type_expand == 0x21 || + dm->rfe_type_expand == 0x22 || dm->rfe_type_expand == 0x29 || dm->rfe_type_expand == 0x2a) + mapping_table = 2; + else if (dm->rfe_type_expand == 3 || dm->rfe_type_expand == 4 || dm->rfe_type_expand == 0x23 || + dm->rfe_type_expand == 0x24 || dm->rfe_type_expand == 0x2b || dm->rfe_type_expand == 0x2c) + mapping_table = 3; + else if (dm->rfe_type_expand == 5 || dm->rfe_type_expand == 6 || dm->rfe_type_expand == 0x25 || + dm->rfe_type_expand == 0x26 || dm->rfe_type_expand == 0x2d || dm->rfe_type_expand == 0x2e) + mapping_table = 4; + + return mapping_table; +#else + return 0; +#endif +} + +/* ======================================================================== */ +#endif /*PHYDM_FW_API_ENABLE_8821C == 1*/ +#endif /* RTL8821C_SUPPORT == 1 */ diff --git a/hal/phydm/rtl8821c/phydm_hal_api8821c.h b/hal/phydm/rtl8821c/phydm_hal_api8821c.h new file mode 100644 index 0000000..a4333f3 --- /dev/null +++ b/hal/phydm/rtl8821c/phydm_hal_api8821c.h @@ -0,0 +1,129 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_PHYDM_API_H_8821C__ +#define __INC_PHYDM_API_H_8821C__ + +#if (RTL8821C_SUPPORT == 1) + +#define PHY_CONFIG_VERSION_8821C "3.1.27" /*2017.08.08 (HW user guide version: R03, SW user guide version: R01, Modification: R27)*/ + +#define INVALID_RF_DATA 0xffffffff +#define INVALID_TXAGC_DATA 0xff + +#define config_phydm_read_rf_check_8821c(data) (data != INVALID_RF_DATA) +#define config_phydm_read_txagc_check_8821c(data) (data != INVALID_TXAGC_DATA) + +#define PSD_VAL_NUM_8821C 5 +#define PSD_SMP_NUM_8821C 3 +#define FREQ_PT_5G_NUM_8821C 3 + +enum rf_set_8821c { + SWITCH_TO_BTG = 0x0, + SWITCH_TO_WLG = 0x1, + SWITCH_TO_WLA = 0x2, + SWITCH_TO_BT = 0x3 +}; + +enum ant_num_8821c { + SWITCH_TO_ANT1 = 0x0, + SWITCH_TO_ANT2 = 0x1 +}; + +enum ant_num_map_8821c { + BOTH_AVAILABLE = 0x1, + ONLY_ANT1 = 0x2, + ONLY_ANT2 = 0x3, + DONT_CARE = 0x4 +}; + +s8 phydm_cck_rssi_8821c(struct dm_struct *dm, u8 lna_idx, u8 vga_idx); + +u32 config_phydm_read_rf_reg_8821c(struct dm_struct *dm, enum rf_path path, + u32 reg_addr, u32 bit_mask); + +boolean +config_phydm_write_rf_reg_8821c(struct dm_struct *dm, enum rf_path path, + u32 reg_addr, u32 bit_mask, u32 data); + +boolean +config_phydm_write_txagc_8821c(struct dm_struct *dm, u32 power_index, + enum rf_path path, u8 hw_rate); + +u8 config_phydm_read_txagc_8821c(struct dm_struct *dm, enum rf_path path, + u8 hw_rate); + +boolean +config_phydm_switch_band_8821c(struct dm_struct *dm, u8 central_ch); + +boolean +config_phydm_switch_channel_8821c(struct dm_struct *dm, u8 central_ch); + +boolean +config_phydm_switch_bandwidth_8821c(struct dm_struct *dm, u8 primary_ch_idx, + enum channel_width bandwidth); + +boolean +config_phydm_switch_channel_bw_8821c(struct dm_struct *dm, u8 central_ch, + u8 primary_ch_idx, + enum channel_width bandwidth); + +boolean +config_phydm_trx_mode_8821c(struct dm_struct *dm, enum bb_path tx_path, + enum bb_path rx_path, boolean is_tx2_path); + +boolean +config_phydm_parameter_init_8821c(struct dm_struct *dm, + enum odm_parameter_init type); + +void config_phydm_switch_rf_set_8821c(struct dm_struct *dm, u8 rf_set); + +void config_phydm_set_ant_path(struct dm_struct *dm, u8 rf_set, u8 ant_num); + +/* ======================================================================== */ +/* These following functions can be used for PHY DM only*/ + +boolean +phydm_write_txagc_1byte_8821c(struct dm_struct *dm, u32 power_index, + enum rf_path path, u8 hw_rate); + +void phydm_init_hw_info_by_rfe_type_8821c(struct dm_struct *dm); + +void phydm_set_gnt_state_8821c(struct dm_struct *dm, boolean gnt_wl_state, + boolean gnt_bt_state); + +/* ======================================================================== */ + +u32 query_phydm_trx_capability_8821c(struct dm_struct *dm); + +u32 query_phydm_stbc_capability_8821c(struct dm_struct *dm); + +u32 query_phydm_ldpc_capability_8821c(struct dm_struct *dm); + +u32 query_phydm_txbf_parameters_8821c(struct dm_struct *dm); + +u32 query_phydm_txbf_capability_8821c(struct dm_struct *dm); + +u8 query_phydm_default_rf_set_8821c(struct dm_struct *dm); + +u8 query_phydm_current_rf_set_8821c(struct dm_struct *dm); + +u8 query_phydm_rfetype_8821c(struct dm_struct *dm); + +u8 query_phydm_current_ant_num_8821c(struct dm_struct *dm); + +u8 query_phydm_ant_num_map_8821c(struct dm_struct *dm); + +#endif /* RTL8821C_SUPPORT == 1 */ +#endif /* __INC_PHYDM_API_H_8821C__ */ diff --git a/hal/phydm/rtl8821c/phydm_regconfig8821c.c b/hal/phydm/rtl8821c/phydm_regconfig8821c.c new file mode 100644 index 0000000..c8a2d3c --- /dev/null +++ b/hal/phydm/rtl8821c/phydm_regconfig8821c.c @@ -0,0 +1,262 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#if (RTL8821C_SUPPORT == 1) + +void odm_config_rf_reg_8821c(struct dm_struct *dm, u32 addr, u32 data, + enum rf_path rf_path, u32 reg_addr) +{ + if (dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) { + if (addr == 0xffe) { + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_DELAY_MS, + reg_addr, + data, + RFREGOFFSETMASK, + rf_path, + 50); + } else if (addr == 0xfe) { + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_DELAY_US, + reg_addr, + data, + RFREGOFFSETMASK, + rf_path, + 100); + } else { + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_RF_W, + reg_addr, + data, + RFREGOFFSETMASK, + rf_path, + 0); + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_DELAY_US, + reg_addr, + data, + RFREGOFFSETMASK, + rf_path, + 1); + } + } else { + if (addr == 0xffe) { +#ifdef CONFIG_LONG_DELAY_ISSUE + ODM_sleep_ms(50); +#else + ODM_delay_ms(50); +#endif + } else if (addr == 0xfe) { +#ifdef CONFIG_LONG_DELAY_ISSUE + ODM_sleep_us(100); +#else + ODM_delay_us(100); +#endif + } else { + odm_set_rf_reg(dm, rf_path, reg_addr, RFREGOFFSETMASK, data); + + /* Add 1us delay between BB/RF register setting. */ + ODM_delay_us(1); + } + } +} + +void odm_config_rf_radio_a_8821c(struct dm_struct *dm, u32 addr, u32 data) +{ + u32 content = 0x1000; /* RF_Content: radioa_txt */ + u32 maskfor_phy_set = (u32)(content & 0xE000); + + odm_config_rf_reg_8821c(dm, addr, data, RF_PATH_A, addr | maskfor_phy_set); + + PHYDM_DBG(dm, ODM_COMP_INIT, + "===> odm_config_rf_with_header_file: [RadioA] %08X %08X\n", + addr, data); +} + +void odm_config_mac_8821c(struct dm_struct *dm, u32 addr, u8 data) +{ + if (dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_MAC_W8, + addr, + data, + 0, + (enum rf_path)0, + 0); + else + odm_write_1byte(dm, addr, data); + PHYDM_DBG(dm, ODM_COMP_INIT, "===> config_mac: [MAC_REG] %08X %08X\n", + addr, data); +} + +void odm_update_agc_big_jump_lmt_8821c(struct dm_struct *dm, u32 addr, u32 data) +{ + struct phydm_dig_struct *dig_t = &dm->dm_dig_table; + u8 rf_gain_idx = (u8)((data & 0xFF000000) >> 24); + u8 bb_gain_idx = (u8)((data & 0x00ff0000) >> 16); + u8 agc_table_idx = (u8)((data & 0x00000f00) >> 8); + static boolean is_limit; + + if (addr != 0x81c) + return; + + /*dbg_print("data = 0x%x, rf_gain_idx = 0x%x, bb_gain_idx = 0x%x, agc_table_idx = 0x%x\n", data, rf_gain_idx, bb_gain_idx, agc_table_idx);*/ + /*dbg_print("rf_gain_idx = 0x%x, dig_t->rf_gain_idx = 0x%x\n", rf_gain_idx, dig_t->rf_gain_idx);*/ + + if (bb_gain_idx > 0x3c) { + if (rf_gain_idx == dig_t->rf_gain_idx && is_limit == false) { + is_limit = true; + dig_t->big_jump_lmt[agc_table_idx] = bb_gain_idx - 2; + PHYDM_DBG(dm, DBG_DIG, + "===> [AGC_TAB] big_jump_lmt [%d] = 0x%x\n", + agc_table_idx, + dig_t->big_jump_lmt[agc_table_idx]); + } + } else { + is_limit = false; + } + + dig_t->rf_gain_idx = rf_gain_idx; +} + +void odm_config_bb_agc_8821c(struct dm_struct *dm, u32 addr, u32 bitmask, + u32 data) +{ + odm_update_agc_big_jump_lmt_8821c(dm, addr, data); + + if (dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_BB_W32, + addr, + data, + bitmask, + (enum rf_path)0, + 0); + else + odm_set_bb_reg(dm, addr, bitmask, data); + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> config_bb: [AGC_TAB] %08X %08X\n", + addr, data); +} + +void odm_config_bb_phy_reg_pg_8821c(struct dm_struct *dm, u32 band, u32 rf_path, + u32 tx_num, u32 addr, u32 bitmask, u32 data) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) + phy_store_tx_power_by_rate(dm->adapter, band, rf_path, tx_num, addr, bitmask, data); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PHY_StoreTxPowerByRate(dm->adapter, band, rf_path, tx_num, addr, bitmask, data); +#endif + + PHYDM_DBG(dm, ODM_COMP_INIT, + "===> odm_config_bb_with_header_file: [PHY_REG] %08X %08X %08X\n", + addr, bitmask, data); +} + +void odm_config_bb_phy_8821c(struct dm_struct *dm, u32 addr, u32 bitmask, + u32 data) +{ + if (dm->fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD) { + u32 delay_time = 0; + + if (addr >= 0xf9 && addr <= 0xfe) { + if (addr == 0xfe || addr == 0xfb) + delay_time = 50; + else if (addr == 0xfd || addr == 0xfa) + delay_time = 5; + else + delay_time = 1; + + if (addr >= 0xfc && addr <= 0xfe) + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_DELAY_MS, + addr, + data, + bitmask, + (enum rf_path)0, + delay_time); + else + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_DELAY_US, + addr, + data, + bitmask, + (enum rf_path)0, + delay_time); + } else { + phydm_set_reg_by_fw(dm, + PHYDM_HALMAC_CMD_BB_W32, + addr, + data, + bitmask, + (enum rf_path)0, + 0); + } + } else { + if (addr == 0xfe) +#ifdef CONFIG_LONG_DELAY_ISSUE + ODM_sleep_ms(50); +#else + ODM_delay_ms(50); +#endif + else if (addr == 0xfd) + ODM_delay_ms(5); + else if (addr == 0xfc) + ODM_delay_ms(1); + else if (addr == 0xfb) + ODM_delay_us(50); + else if (addr == 0xfa) + ODM_delay_us(5); + else if (addr == 0xf9) + ODM_delay_us(1); + else + odm_set_bb_reg(dm, addr, bitmask, data); + } + + PHYDM_DBG(dm, ODM_COMP_INIT, "===> config_bb: [PHY_REG] %08X %08X\n", + addr, data); +} + +void odm_config_bb_txpwr_lmt_8821c_ex(struct dm_struct *dm, u8 regulation, + u8 band, u8 bandwidth, u8 rate_section, + u8 rf_path, u8 channel, s8 power_limit) +{ + +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) + phy_set_tx_power_limit_ex(dm, regulation, band, bandwidth, rate_section, + rf_path, channel, power_limit); +#endif +#if 0 + PHY_SetTxPowerLimit_ex(dm, regulation, band, bandwidth, rate_section, + rf_path, channel, power_limit); +#endif +} +void odm_config_bb_txpwr_lmt_8821c(struct dm_struct *dm, u8 *regulation, + u8 *band, u8 *bandwidth, u8 *rate_section, + u8 *rf_path, u8 *channel, u8 *power_limit) +{ +#if (DM_ODM_SUPPORT_TYPE & ODM_CE) + phy_set_tx_power_limit(dm, regulation, band, + bandwidth, rate_section, rf_path, channel, power_limit); +#elif (DM_ODM_SUPPORT_TYPE & ODM_WIN) + PHY_SetTxPowerLimit(dm, regulation, band, + bandwidth, rate_section, rf_path, channel, power_limit); +#endif +} + +#endif diff --git a/hal/phydm/rtl8821c/phydm_regconfig8821c.h b/hal/phydm/rtl8821c/phydm_regconfig8821c.h new file mode 100644 index 0000000..0132ab2 --- /dev/null +++ b/hal/phydm/rtl8821c/phydm_regconfig8821c.h @@ -0,0 +1,54 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_ODM_REGCONFIG_H_8821C +#define __INC_ODM_REGCONFIG_H_8821C + +#if (RTL8821C_SUPPORT == 1) + +void odm_config_rf_reg_8821c(struct dm_struct *dm, u32 addr, u32 data, + enum rf_path rf_path, u32 reg_addr); + +void odm_config_rf_radio_a_8821c(struct dm_struct *dm, u32 addr, u32 data); + +void odm_config_rf_radio_b_8821c( + struct dm_struct *dm, + u32 addr, + u32 data); + +void odm_config_mac_8821c(struct dm_struct *dm, u32 addr, u8 data); + +void odm_update_agc_big_jump_lmt_8821c(struct dm_struct *dm, u32 addr, + u32 data); + +void odm_config_bb_agc_8821c(struct dm_struct *dm, u32 addr, u32 bitmask, + u32 data); + +void odm_config_bb_phy_reg_pg_8821c(struct dm_struct *dm, u32 band, u32 rf_path, + u32 tx_num, u32 addr, u32 bitmask, + u32 data); + +void odm_config_bb_phy_8821c(struct dm_struct *dm, u32 addr, u32 bitmask, + u32 data); + +void odm_config_bb_txpwr_lmt_8821c_ex(struct dm_struct *dm, u8 regulation, + u8 band, u8 bandwidth, u8 rate_section, + u8 rf_path, u8 channel, s8 power_limit); + +void odm_config_bb_txpwr_lmt_8821c(struct dm_struct *dm, u8 *regulation, + u8 *band, u8 *bandwidth, u8 *rate_section, + u8 *rf_path, u8 *channel, u8 *power_limit); + +#endif +#endif /* RTL8821C_SUPPORT == 1*/ diff --git a/hal/phydm/rtl8821c/phydm_rtl8821c.c b/hal/phydm/rtl8821c/phydm_rtl8821c.c new file mode 100644 index 0000000..e5432c8 --- /dev/null +++ b/hal/phydm/rtl8821c/phydm_rtl8821c.c @@ -0,0 +1,57 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#if (RTL8821C_SUPPORT) +void phydm_dynamic_switch_htstf_agc_8821c(struct dm_struct *dm) +{ + u16 ndp_valid_cnt = 0; + + if (dm->bhtstfdisabled) + return; + + /*This count will be reset every 2 seconds*/ + ndp_valid_cnt = (u16)odm_get_bb_reg(dm, R_0xf24, MASKLWORD); + + if (dm->total_tp == 0 || ndp_valid_cnt != 0) { + odm_set_bb_reg(dm, R_0x8d8, BIT(17), 0x1); + dm->no_ndp_cnts = 0; + } else { + dm->no_ndp_cnts++; + + if (dm->no_ndp_cnts == 3) { + odm_set_bb_reg(dm, R_0x8d8, BIT(17), 0x0); + dm->no_ndp_cnts = 0; + } + } + dm->ndp_cnt_pre = ndp_valid_cnt; +} + +void phydm_hwsetting_8821c(struct dm_struct *dm) +{ + /*phydm_dynamic_switch_htstf_agc_8821c(dm);*/ +} +#endif diff --git a/hal/phydm/rtl8821c/phydm_rtl8821c.h b/hal/phydm/rtl8821c/phydm_rtl8821c.h new file mode 100644 index 0000000..3cb440f --- /dev/null +++ b/hal/phydm/rtl8821c/phydm_rtl8821c.h @@ -0,0 +1,31 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#if (RTL8821C_SUPPORT) +#ifndef __ODM_RTL8821C_H__ +#define __ODM_RTL8821C_H__ + +void phydm_hwsetting_8821c(struct dm_struct *dm); +#endif +#endif diff --git a/hal/phydm/rtl8821c/version_rtl8821c.h b/hal/phydm/rtl8821c/version_rtl8821c.h new file mode 100644 index 0000000..97e39d8 --- /dev/null +++ b/hal/phydm/rtl8821c/version_rtl8821c.h @@ -0,0 +1,34 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +/*RTL8821C PHY Parameters*/ +/* +[Caution] + Since 01/Aug/2015, the commit rules will be simplified. + You do not need to fill up the version.h anymore, + only the maintenance supervisor fills it before formal release. +*/ +#define RELEASE_DATE_8821C 20200908 +#define COMMIT_BY_8821C "WeiChi" +#define RELEASE_VERSION_8821C 62 diff --git a/hal/phydm/sd4_phydm_2_kernel.mk b/hal/phydm/sd4_phydm_2_kernel.mk new file mode 100644 index 0000000..f11c6ac --- /dev/null +++ b/hal/phydm/sd4_phydm_2_kernel.mk @@ -0,0 +1,188 @@ +EXTRA_CFLAGS += -I$(src)/hal/phydm + +_PHYDM_FILES := hal/phydm/phydm_debug.o \ + hal/phydm/phydm_interface.o\ + hal/phydm/phydm_phystatus.o\ + hal/phydm/phydm_hwconfig.o\ + hal/phydm/phydm.o\ + hal/phydm/phydm_dig.o\ + hal/phydm/phydm_rainfo.o\ + hal/phydm/phydm_adaptivity.o\ + hal/phydm/phydm_cfotracking.o\ + hal/phydm/phydm_noisemonitor.o\ + hal/phydm/phydm_beamforming.o\ + hal/phydm/phydm_dfs.o\ + hal/phydm/txbf/halcomtxbf.o\ + hal/phydm/txbf/haltxbfinterface.o\ + hal/phydm/txbf/phydm_hal_txbf_api.o\ + hal/phydm/phydm_ccx.o\ + hal/phydm/phydm_cck_pd.o\ + hal/phydm/phydm_rssi_monitor.o\ + hal/phydm/phydm_math_lib.o\ + hal/phydm/phydm_api.o\ + hal/phydm/halrf/halrf.o\ + hal/phydm/halrf/halrf_debug.o\ + hal/phydm/halrf/halphyrf_ce.o\ + hal/phydm/halrf/halrf_powertracking_ce.o\ + hal/phydm/halrf/halrf_powertracking.o\ + hal/phydm/halrf/halrf_kfree.o + +ifeq ($(CONFIG_RTL8188E), y) +RTL871X = rtl8188e +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8188e_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8188e_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8188e_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8188e_ce.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8188e.o\ + hal/phydm/$(RTL871X)/hal8188erateadaptive.o\ + hal/phydm/$(RTL871X)/phydm_rtl8188e.o +endif + +ifeq ($(CONFIG_RTL8192E), y) +RTL871X = rtl8192e +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8192e_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8192e_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8192e_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8192e_ce.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8192e.o\ + hal/phydm/$(RTL871X)/phydm_rtl8192e.o +endif + + +ifeq ($(CONFIG_RTL8812A), y) +RTL871X = rtl8812a +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8812a_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8812a_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8812a_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8812a_ce.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8812a.o\ + hal/phydm/$(RTL871X)/phydm_rtl8812a.o\ + hal/phydm/txbf/haltxbfjaguar.o +endif + +ifeq ($(CONFIG_RTL8821A), y) +RTL871X = rtl8821a +_PHYDM_FILES += hal/phydm/rtl8821a/halhwimg8821a_mac.o\ + hal/phydm/rtl8821a/halhwimg8821a_bb.o\ + hal/phydm/rtl8821a/halhwimg8821a_rf.o\ + hal/phydm/halrf/rtl8812a/halrf_8812a_ce.o\ + hal/phydm/halrf/rtl8821a/halrf_8821a_ce.o\ + hal/phydm/rtl8821a/phydm_regconfig8821a.o\ + hal/phydm/rtl8821a/phydm_rtl8821a.o\ + hal/phydm/halrf/rtl8821a/halrf_iqk_8821a_ce.o\ + hal/phydm/txbf/haltxbfjaguar.o +endif + + +ifeq ($(CONFIG_RTL8723B), y) +RTL871X = rtl8723b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8723b_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8723b_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8723b_rf.o\ + hal/phydm/$(RTL871X)/halhwimg8723b_mp.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8723b.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8723b_ce.o\ + hal/phydm/$(RTL871X)/phydm_rtl8723b.o +endif + + +ifeq ($(CONFIG_RTL8814A), y) +RTL871X = rtl8814a +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8814a_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8814a_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8814a_rf.o\ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8814a.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8814a.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8814a_ce.o\ + hal/phydm/$(RTL871X)/phydm_rtl8814a.o\ + hal/phydm/txbf/haltxbf8814a.o +endif + + +ifeq ($(CONFIG_RTL8723C), y) +RTL871X = rtl8703b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8703b_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8703b_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8703b_rf.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8703b.o\ + hal/phydm/$(RTL871X)/phydm_rtl8703b.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8703b.o +endif + +ifeq ($(CONFIG_RTL8723D), y) +RTL871X = rtl8723d +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8723d_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8723d_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8723d_rf.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8723d.o\ + hal/phydm/$(RTL871X)/phydm_rtl8723d.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8723d.o +endif + + +ifeq ($(CONFIG_RTL8710B), y) +RTL871X = rtl8710b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8710b_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8710b_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8710b_rf.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8710b.o\ + hal/phydm/$(RTL871X)/phydm_rtl8710b.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8710b.o +endif + + +ifeq ($(CONFIG_RTL8188F), y) +RTL871X = rtl8188f +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8188f_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8188f_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8188f_rf.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8188f.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8188f.o \ + hal/phydm/$(RTL871X)/phydm_rtl8188f.o +endif + +ifeq ($(CONFIG_RTL8822B), y) +RTL871X = rtl8822b +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8822b_bb.o \ + hal/phydm/$(RTL871X)/halhwimg8822b_mac.o \ + hal/phydm/$(RTL871X)/halhwimg8822b_rf.o \ + hal/phydm/halrf/$(RTL871X)/halrf_8822b.o \ + hal/phydm/$(RTL871X)/phydm_hal_api8822b.o \ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8822b.o \ + hal/phydm/halrf/$(RTL871X)/halrf_rfk_init_8822b.o \ + hal/phydm/$(RTL871X)/phydm_regconfig8822b.o \ + hal/phydm/$(RTL871X)/phydm_rtl8822b.o + +_PHYDM_FILES += hal/phydm/txbf/haltxbf8822b.o +endif + + +ifeq ($(CONFIG_RTL8821C), y) +RTL871X = rtl8821c +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8821c_bb.o \ + hal/phydm/$(RTL871X)/halhwimg8821c_mac.o \ + hal/phydm/$(RTL871X)/halhwimg8821c_rf.o \ + hal/phydm/$(RTL871X)/phydm_hal_api8821c.o \ + hal/phydm/$(RTL871X)/phydm_regconfig8821c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8821c.o\ + hal/phydm/halrf/$(RTL871X)/halrf_iqk_8821c.o +endif +ifeq ($(CONFIG_RTL8192F), y) +RTL871X = rtl8192f +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8192f_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8192f_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8192f_rf.o\ + hal/phydm/$(RTL871X)/phydm_hal_api8192f.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8192f.o\ + hal/phydm/$(RTL871X)/phydm_rtl8192f.o\ + hal/phydm/halrf/$(RTL871X)/halrf_8192f.o +endif + +ifeq ($(CONFIG_RTL8198F), y) +RTL871X = rtl8198f +_PHYDM_FILES += hal/phydm/$(RTL871X)/halhwimg8198f_bb.o\ + hal/phydm/$(RTL871X)/halhwimg8198f_mac.o\ + hal/phydm/$(RTL871X)/halhwimg8198f_rf.o\ + hal/phydm/$(RTL871X)/phydm_hal_api8198f.o\ + hal/phydm/$(RTL871X)/phydm_regconfig8198f.o +endif diff --git a/hal/phydm/txbf/halcomtxbf.c b/hal/phydm/txbf/halcomtxbf.c new file mode 100644 index 0000000..ae45a5b --- /dev/null +++ b/hal/phydm/txbf/halcomtxbf.c @@ -0,0 +1,520 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/*@************************************************************ + * Description: + * + * This file is for TXBF mechanism + * + ************************************************************/ +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#ifdef PHYDM_BEAMFORMING_SUPPORT +/*@Beamforming halcomtxbf API create by YuChen 2015/05*/ + +void hal_com_txbf_beamform_init( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + boolean is_iqgen_setting_ok = false; + + if (dm->support_ic_type & ODM_RTL8814A) { + is_iqgen_setting_ok = phydm_beamforming_set_iqgen_8814A(dm); + PHYDM_DBG(dm, DBG_TXBF, "[%s] is_iqgen_setting_ok = %d\n", + __func__, is_iqgen_setting_ok); + } +} + +/*Only used for MU BFer Entry when get GID management frame (self as MU STA)*/ +void hal_com_txbf_config_gtab( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->support_ic_type & ODM_RTL8822B) + hal_txbf_8822b_config_gtab(dm); +} + +void phydm_beamform_set_sounding_enter( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + if (!odm_is_work_item_scheduled(&p_txbf_info->txbf_enter_work_item)) + odm_schedule_work_item(&p_txbf_info->txbf_enter_work_item); +#else + hal_com_txbf_enter_work_item_callback(dm); +#endif +} + +void phydm_beamform_set_sounding_leave( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + if (!odm_is_work_item_scheduled(&p_txbf_info->txbf_leave_work_item)) + odm_schedule_work_item(&p_txbf_info->txbf_leave_work_item); +#else + hal_com_txbf_leave_work_item_callback(dm); +#endif +} + +void phydm_beamform_set_sounding_rate( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + if (!odm_is_work_item_scheduled(&p_txbf_info->txbf_rate_work_item)) + odm_schedule_work_item(&p_txbf_info->txbf_rate_work_item); +#else + hal_com_txbf_rate_work_item_callback(dm); +#endif +} + +void phydm_beamform_set_sounding_status( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + if (!odm_is_work_item_scheduled(&p_txbf_info->txbf_status_work_item)) + odm_schedule_work_item(&p_txbf_info->txbf_status_work_item); +#else + hal_com_txbf_status_work_item_callback(dm); +#endif +} + +void phydm_beamform_set_sounding_fw_ndpa( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + if (*dm->is_fw_dw_rsvd_page_in_progress) + odm_set_timer(dm, &p_txbf_info->txbf_fw_ndpa_timer, 5); + else + odm_schedule_work_item(&p_txbf_info->txbf_fw_ndpa_work_item); +#else + hal_com_txbf_fw_ndpa_work_item_callback(dm); +#endif +} + +void phydm_beamform_set_sounding_clk( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + if (!odm_is_work_item_scheduled(&p_txbf_info->txbf_clk_work_item)) + odm_schedule_work_item(&p_txbf_info->txbf_clk_work_item); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + phydm_run_in_thread_cmd(dm, hal_com_txbf_clk_work_item_callback, dm); +#else + hal_com_txbf_clk_work_item_callback(dm); +#endif +} + +void phydm_beamform_set_reset_tx_path( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + struct _RT_WORK_ITEM *pwi = &p_txbf_info->txbf_reset_tx_path_work_item; + + if (!odm_is_work_item_scheduled(pwi)) + odm_schedule_work_item(pwi); +#else + hal_com_txbf_reset_tx_path_work_item_callback(dm); +#endif +} + +void phydm_beamform_set_get_tx_rate( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + struct _RT_WORK_ITEM *pwi = &p_txbf_info->txbf_get_tx_rate_work_item; + + if (!odm_is_work_item_scheduled(pwi)) + odm_schedule_work_item(pwi); +#else + hal_com_txbf_get_tx_rate_work_item_callback(dm); +#endif +} + +void hal_com_txbf_enter_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#else + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + u8 idx = p_txbf_info->txbf_idx; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821)) + hal_txbf_jaguar_enter(dm, idx); + else if (dm->support_ic_type & ODM_RTL8192E) + hal_txbf_8192e_enter(dm, idx); + else if (dm->support_ic_type & ODM_RTL8814A) + hal_txbf_8814a_enter(dm, idx); + else if (dm->support_ic_type & ODM_RTL8822B) + hal_txbf_8822b_enter(dm, idx); +} + +void hal_com_txbf_leave_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#else + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + u8 idx = p_txbf_info->txbf_idx; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821)) + hal_txbf_jaguar_leave(dm, idx); + else if (dm->support_ic_type & ODM_RTL8192E) + hal_txbf_8192e_leave(dm, idx); + else if (dm->support_ic_type & ODM_RTL8814A) + hal_txbf_8814a_leave(dm, idx); + else if (dm->support_ic_type & ODM_RTL8822B) + hal_txbf_8822b_leave(dm, idx); +} + +void hal_com_txbf_fw_ndpa_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#else + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + u8 idx = p_txbf_info->ndpa_idx; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821)) + hal_txbf_jaguar_fw_txbf(dm, idx); + else if (dm->support_ic_type & ODM_RTL8192E) + hal_txbf_8192e_fw_tx_bf(dm, idx); + else if (dm->support_ic_type & ODM_RTL8814A) + hal_txbf_8814a_fw_txbf(dm, idx); + else if (dm->support_ic_type & ODM_RTL8822B) + hal_txbf_8822b_fw_txbf(dm, idx); +} + +void hal_com_txbf_clk_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#else + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (dm->support_ic_type & ODM_RTL8812) + hal_txbf_jaguar_clk_8812a(dm); +} + +void hal_com_txbf_rate_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#else + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + u8 BW = p_txbf_info->BW; + u8 rate = p_txbf_info->rate; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (dm->support_ic_type & ODM_RTL8812) + hal_txbf_8812a_set_ndpa_rate(dm, BW, rate); + else if (dm->support_ic_type & ODM_RTL8192E) + hal_txbf_8192e_set_ndpa_rate(dm, BW, rate); + else if (dm->support_ic_type & ODM_RTL8814A) + hal_txbf_8814a_set_ndpa_rate(dm, BW, rate); +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void hal_com_txbf_fw_ndpa_timer_callback( + struct phydm_timer_list *timer) +{ + void *adapter = (void *)timer->Adapter; + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (*dm->is_fw_dw_rsvd_page_in_progress) + odm_set_timer(dm, &(p_txbf_info->txbf_fw_ndpa_timer), 5); + else + odm_schedule_work_item(&(p_txbf_info->txbf_fw_ndpa_work_item)); +} +#endif + +void hal_com_txbf_status_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#else + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + u8 idx = p_txbf_info->txbf_idx; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821)) + hal_txbf_jaguar_status(dm, idx); + else if (dm->support_ic_type & ODM_RTL8192E) + hal_txbf_8192e_status(dm, idx); + else if (dm->support_ic_type & ODM_RTL8814A) + hal_txbf_8814a_status(dm, idx); + else if (dm->support_ic_type & ODM_RTL8822B) + hal_txbf_8822b_status(dm, idx); +} + +void hal_com_txbf_reset_tx_path_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#else + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + u8 idx = p_txbf_info->txbf_idx; + + if (dm->support_ic_type & ODM_RTL8814A) + hal_txbf_8814a_reset_tx_path(dm, idx); +} + +void hal_com_txbf_get_tx_rate_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ) +{ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; +#else + struct dm_struct *dm = (struct dm_struct *)dm_void; +#endif + + if (dm->support_ic_type & ODM_RTL8814A) + hal_txbf_8814a_get_tx_rate(dm); +} + +boolean +hal_com_txbf_set( + void *dm_void, + u8 set_type, + void *p_in_buf) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 *p_u1_tmp = (u8 *)p_in_buf; + struct _HAL_TXBF_INFO *p_txbf_info = &dm->beamforming_info.txbf_info; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] set_type = 0x%X\n", __func__, set_type); + + switch (set_type) { + case TXBF_SET_SOUNDING_ENTER: + p_txbf_info->txbf_idx = *p_u1_tmp; + phydm_beamform_set_sounding_enter(dm); + break; + + case TXBF_SET_SOUNDING_LEAVE: + p_txbf_info->txbf_idx = *p_u1_tmp; + phydm_beamform_set_sounding_leave(dm); + break; + + case TXBF_SET_SOUNDING_RATE: + p_txbf_info->BW = p_u1_tmp[0]; + p_txbf_info->rate = p_u1_tmp[1]; + phydm_beamform_set_sounding_rate(dm); + break; + + case TXBF_SET_SOUNDING_STATUS: + p_txbf_info->txbf_idx = *p_u1_tmp; + phydm_beamform_set_sounding_status(dm); + break; + + case TXBF_SET_SOUNDING_FW_NDPA: + p_txbf_info->ndpa_idx = *p_u1_tmp; + phydm_beamform_set_sounding_fw_ndpa(dm); + break; + + case TXBF_SET_SOUNDING_CLK: + phydm_beamform_set_sounding_clk(dm); + break; + + case TXBF_SET_TX_PATH_RESET: + p_txbf_info->txbf_idx = *p_u1_tmp; + phydm_beamform_set_reset_tx_path(dm); + break; + + case TXBF_SET_GET_TX_RATE: + phydm_beamform_set_get_tx_rate(dm); + break; + } + + return true; +} + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +boolean +hal_com_txbf_get( + void *adapter, + u8 get_type, + void *p_out_buf) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + boolean *p_boolean = (boolean *)p_out_buf; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (get_type == TXBF_GET_EXPLICIT_BEAMFORMEE) { + if (IS_HARDWARE_TYPE_OLDER_THAN_8812A(adapter)) + *p_boolean = false; + else if (/*@IS_HARDWARE_TYPE_8822B(adapter) ||*/ + IS_HARDWARE_TYPE_8821B(adapter) || + IS_HARDWARE_TYPE_8192E(adapter) || + IS_HARDWARE_TYPE_8192F(adapter) || + IS_HARDWARE_TYPE_JAGUAR(adapter) || + IS_HARDWARE_TYPE_JAGUAR_AND_JAGUAR2(adapter) || + IS_HARDWARE_TYPE_JAGUAR3(adapter)) + *p_boolean = true; + else + *p_boolean = false; + } else if (get_type == TXBF_GET_EXPLICIT_BEAMFORMER) { + if (IS_HARDWARE_TYPE_OLDER_THAN_8812A(adapter)) + *p_boolean = false; + else if (/*@IS_HARDWARE_TYPE_8822B(adapter) ||*/ + IS_HARDWARE_TYPE_8821B(adapter) || + IS_HARDWARE_TYPE_8192E(adapter) || + IS_HARDWARE_TYPE_8192F(adapter) || + IS_HARDWARE_TYPE_JAGUAR(adapter) || + IS_HARDWARE_TYPE_JAGUAR_AND_JAGUAR2(adapter) || + IS_HARDWARE_TYPE_JAGUAR3(adapter)) { + if (hal_data->RF_Type == RF_2T2R || + hal_data->RF_Type == RF_3T3R || + hal_data->RF_Type == RF_4T4R) + *p_boolean = true; + else + *p_boolean = false; + } else + *p_boolean = false; + } else if (get_type == TXBF_GET_MU_MIMO_STA) { +#if ((RTL8822B_SUPPORT == 1) || (RTL8821C_SUPPORT == 1) ||\ + (RTL8822C_SUPPORT == 1)) + if (IS_HARDWARE_TYPE_8822B(adapter) || + IS_HARDWARE_TYPE_8821C(adapter) || + IS_HARDWARE_TYPE_JAGUAR3(adapter)) + *p_boolean = true; + else +#endif + *p_boolean = false; + + } else if (get_type == TXBF_GET_MU_MIMO_AP) { +#if ((RTL8822B_SUPPORT == 1) || (RTL8822C_SUPPORT == 1)) + if (IS_HARDWARE_TYPE_8822B(adapter) || + IS_HARDWARE_TYPE_JAGUAR3(adapter)) + *p_boolean = true; + else +#endif + *p_boolean = false; + } + + return true; +} +#endif + +#endif diff --git a/hal/phydm/txbf/halcomtxbf.h b/hal/phydm/txbf/halcomtxbf.h new file mode 100644 index 0000000..5ad3033 --- /dev/null +++ b/hal/phydm/txbf/halcomtxbf.h @@ -0,0 +1,183 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __HAL_COM_TXBF_H__ +#define __HAL_COM_TXBF_H__ + +#if 0 +typedef bool +(*TXBF_GET)( + void* adapter, + u8 get_type, + void* p_out_buf + ); + +typedef bool +(*TXBF_SET)( + void* adapter, + u8 set_type, + void* p_in_buf + ); +#endif + +enum txbf_set_type { + TXBF_SET_SOUNDING_ENTER, + TXBF_SET_SOUNDING_LEAVE, + TXBF_SET_SOUNDING_RATE, + TXBF_SET_SOUNDING_STATUS, + TXBF_SET_SOUNDING_FW_NDPA, + TXBF_SET_SOUNDING_CLK, + TXBF_SET_TX_PATH_RESET, + TXBF_SET_GET_TX_RATE +}; + +enum txbf_get_type { + TXBF_GET_EXPLICIT_BEAMFORMEE, + TXBF_GET_EXPLICIT_BEAMFORMER, + TXBF_GET_MU_MIMO_STA, + TXBF_GET_MU_MIMO_AP +}; + +/* @2 HAL TXBF related */ +struct _HAL_TXBF_INFO { + u8 txbf_idx; + u8 ndpa_idx; + u8 BW; + u8 rate; + + struct phydm_timer_list txbf_fw_ndpa_timer; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + RT_WORK_ITEM txbf_enter_work_item; + RT_WORK_ITEM txbf_leave_work_item; + RT_WORK_ITEM txbf_fw_ndpa_work_item; + RT_WORK_ITEM txbf_clk_work_item; + RT_WORK_ITEM txbf_status_work_item; + RT_WORK_ITEM txbf_rate_work_item; + RT_WORK_ITEM txbf_reset_tx_path_work_item; + RT_WORK_ITEM txbf_get_tx_rate_work_item; +#endif +}; + +#ifdef PHYDM_BEAMFORMING_SUPPORT + +void hal_com_txbf_beamform_init( + void *dm_void); + +void hal_com_txbf_config_gtab( + void *dm_void); + +void hal_com_txbf_enter_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ); + +void hal_com_txbf_leave_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ); + +void hal_com_txbf_fw_ndpa_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ); + +void hal_com_txbf_clk_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ); + +void hal_com_txbf_reset_tx_path_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ); + +void hal_com_txbf_get_tx_rate_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ); + +void hal_com_txbf_rate_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ); + +void hal_com_txbf_fw_ndpa_timer_callback( + struct phydm_timer_list *timer); + +void hal_com_txbf_status_work_item_callback( +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + void *adapter +#else + void *dm_void +#endif + ); + +boolean +hal_com_txbf_set( + void *dm_void, + u8 set_type, + void *p_in_buf); + +boolean +hal_com_txbf_get( + void *adapter, + u8 get_type, + void *p_out_buf); + +#else +#define hal_com_txbf_beamform_init(dm_void) NULL +#define hal_com_txbf_config_gtab(dm_void) NULL +#define hal_com_txbf_enter_work_item_callback(_adapter) NULL +#define hal_com_txbf_leave_work_item_callback(_adapter) NULL +#define hal_com_txbf_fw_ndpa_work_item_callback(_adapter) NULL +#define hal_com_txbf_clk_work_item_callback(_adapter) NULL +#define hal_com_txbf_rate_work_item_callback(_adapter) NULL +#define hal_com_txbf_fw_ndpa_timer_callback(_adapter) NULL +#define hal_com_txbf_status_work_item_callback(_adapter) NULL +#define hal_com_txbf_get(_adapter, _get_type, _pout_buf) + +#endif + +#endif /* @#ifndef __HAL_COM_TXBF_H__ */ diff --git a/hal/phydm/txbf/haltxbf8192e.c b/hal/phydm/txbf/haltxbf8192e.c new file mode 100644 index 0000000..daac3e5 --- /dev/null +++ b/hal/phydm/txbf/haltxbf8192e.c @@ -0,0 +1,384 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/************************************************************* + * Description: + * + * This file is for 8192E TXBF mechanism + * + ************************************************************/ +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (RTL8192E_SUPPORT == 1) + +void hal_txbf_8192e_set_ndpa_rate( + void *dm_void, + u8 BW, + u8 rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_write_1byte(dm, REG_NDPA_OPT_CTRL_8192E, (rate << 2 | BW)); +} + +void hal_txbf_8192e_rf_mode( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (dm->rf_type == RF_1T1R) + return; + + odm_set_rf_reg(dm, RF_PATH_A, RF_WE_LUT, 0x80000, 0x1); /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_WE_LUT, 0x80000, 0x1); /*RF mode table write enable*/ + + if (beam_info->beamformee_su_cnt > 0) { + /*Path_A*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0xfffff, 0x18000); /*Select RX mode 0x30=0x18000*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x0000f); /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0x77fc2); /*@Enable TXIQGEN in RX mode*/ + /*Path_B*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, 0x18000); /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x0000f); /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0x77fc2); /*@Enable TXIQGEN in RX mode*/ + } else { + /*Path_A*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0xfffff, 0x18000); /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x0000f); /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0x77f82); /*@Disable TXIQGEN in RX mode*/ + /*Path_B*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, 0x18000); /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x0000f); /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0x77f82); /*@Disable TXIQGEN in RX mode*/ + } + + odm_set_rf_reg(dm, RF_PATH_A, RF_WE_LUT, 0x80000, 0x0); /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_WE_LUT, 0x80000, 0x0); /*RF mode table write disable*/ + + if (beam_info->beamformee_su_cnt > 0) { + odm_set_bb_reg(dm, R_0x90c, MASKDWORD, 0x83321333); + odm_set_bb_reg(dm, R_0xa04, MASKBYTE3, 0xc1); + } else + odm_set_bb_reg(dm, R_0x90c, MASKDWORD, 0x81121313); +} + +void hal_txbf_8192e_fw_txbf_cmd( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 idx, period0 = 0, period1 = 0; + u8 PageNum0 = 0xFF, PageNum1 = 0xFF; + u8 u1_tx_bf_parm[3] = {0}; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + if (beam_info->beamformee_entry[idx].beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED) { + if (idx == 0) { + if (beam_info->beamformee_entry[idx].is_sound) + PageNum0 = 0xFE; + else + PageNum0 = 0xFF; /* stop sounding */ + period0 = (u8)(beam_info->beamformee_entry[idx].sound_period); + } else if (idx == 1) { + if (beam_info->beamformee_entry[idx].is_sound) + PageNum1 = 0xFE; + else + PageNum1 = 0xFF; /* stop sounding */ + period1 = (u8)(beam_info->beamformee_entry[idx].sound_period); + } + } + } + + u1_tx_bf_parm[0] = PageNum0; + u1_tx_bf_parm[1] = PageNum1; + u1_tx_bf_parm[2] = (period1 << 4) | period0; + odm_fill_h2c_cmd(dm, PHYDM_H2C_TXBF, 3, u1_tx_bf_parm); + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] PageNum0 = %d period0 = %d, PageNum1 = %d period1 %d\n", + __func__, PageNum0, period0, PageNum1, period1); +} + +void hal_txbf_8192e_download_ndpa( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 u1b_tmp = 0, tmp_reg422 = 0, head_page; + u8 bcn_valid_reg = 0, count = 0, dl_bcn_count = 0; + boolean is_send_beacon = false; + u8 tx_page_bndy = LAST_ENTRY_OF_TX_PKT_BUFFER_8812; + /*@default reseved 1 page for the IC type which is undefined.*/ + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *p_beam_entry = beam_info->beamformee_entry + idx; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + *dm->is_fw_dw_rsvd_page_in_progress = true; +#endif + if (idx == 0) + head_page = 0xFE; + else + head_page = 0xFE; + + phydm_get_hal_def_var_handler_interface(dm, HAL_DEF_TX_PAGE_BOUNDARY, (u8 *)&tx_page_bndy); + + /*Set REG_CR bit 8. DMA beacon by SW.*/ + u1b_tmp = odm_read_1byte(dm, REG_CR_8192E + 1); + odm_write_1byte(dm, REG_CR_8192E + 1, (u1b_tmp | BIT(0))); + + /*Set FWHW_TXQ_CTRL 0x422[6]=0 to tell Hw the packet is not a real beacon frame.*/ + tmp_reg422 = odm_read_1byte(dm, REG_FWHW_TXQ_CTRL_8192E + 2); + odm_write_1byte(dm, REG_FWHW_TXQ_CTRL_8192E + 2, tmp_reg422 & (~BIT(6))); + + if (tmp_reg422 & BIT(6)) { + PHYDM_DBG(dm, DBG_TXBF, + "%s There is an adapter is sending beacon.\n", + __func__); + is_send_beacon = true; + } + + /*TDECTRL[15:8] 0x209[7:0] = 0xFE/0xFD NDPA Head for TXDMA*/ + odm_write_1byte(dm, REG_DWBCN0_CTRL_8192E + 1, head_page); + + do { + /*@Clear beacon valid check bit.*/ + bcn_valid_reg = odm_read_1byte(dm, REG_DWBCN0_CTRL_8192E + 2); + odm_write_1byte(dm, REG_DWBCN0_CTRL_8192E + 2, (bcn_valid_reg | BIT(0))); + + /* @download NDPA rsvd page. */ + beamforming_send_ht_ndpa_packet(dm, p_beam_entry->mac_addr, p_beam_entry->sound_bw, BEACON_QUEUE); + +#if (DEV_BUS_TYPE == RT_PCI_INTERFACE) + if (dm->support_interface == ODM_ITRF_PCIE) { + u1b_tmp = odm_read_1byte(dm, REG_MGQ_TXBD_NUM_8192E + 3); + count = 0; + while ((count < 20) && (u1b_tmp & BIT(4))) { + count++; + ODM_delay_us(10); + u1b_tmp = odm_read_1byte(dm, REG_MGQ_TXBD_NUM_8192E + 3); + } + odm_write_1byte(dm, REG_MGQ_TXBD_NUM_8192E + 3, u1b_tmp | BIT(4)); + } +#endif + + /*@check rsvd page download OK.*/ + bcn_valid_reg = odm_read_1byte(dm, REG_DWBCN0_CTRL_8192E + 2); + count = 0; + while (!(bcn_valid_reg & BIT(0)) && count < 20) { + count++; + ODM_delay_us(10); + bcn_valid_reg = odm_read_1byte(dm, REG_DWBCN0_CTRL_8192E + 2); + } + dl_bcn_count++; + } while (!(bcn_valid_reg & BIT(0)) && dl_bcn_count < 5); + + if (!(bcn_valid_reg & BIT(0))) + PHYDM_DBG(dm, DBG_TXBF, "%s Download RSVD page failed!\n", + __func__); + + /*TDECTRL[15:8] 0x209[7:0] = 0xF9 Beacon Head for TXDMA*/ + odm_write_1byte(dm, REG_DWBCN0_CTRL_8192E + 1, tx_page_bndy); + + /*To make sure that if there exists an adapter which would like to send beacon.*/ + /*@If exists, the origianl value of 0x422[6] will be 1, we should check this to*/ + /*prevent from setting 0x422[6] to 0 after download reserved page, or it will cause*/ + /*the beacon cannot be sent by HW.*/ + /*@2010.06.23. Added by tynli.*/ + if (is_send_beacon) + odm_write_1byte(dm, REG_FWHW_TXQ_CTRL_8192E + 2, tmp_reg422); + + /*@Do not enable HW DMA BCN or it will cause Pcie interface hang by timing issue. 2011.11.24. by tynli.*/ + /*@Clear CR[8] or beacon packet will not be send to TxBuf anymore.*/ + u1b_tmp = odm_read_1byte(dm, REG_CR_8192E + 1); + odm_write_1byte(dm, REG_CR_8192E + 1, (u1b_tmp & (~BIT(0)))); + + p_beam_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_PROGRESSED; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + *dm->is_fw_dw_rsvd_page_in_progress = false; +#endif +} + +void hal_txbf_8192e_enter( + void *dm_void, + u8 bfer_bfee_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + u8 bfer_idx = (bfer_bfee_idx & 0xF0) >> 4; + u8 bfee_idx = (bfer_bfee_idx & 0xF); + u32 csi_param; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + struct _RT_BEAMFORMER_ENTRY beamformer_entry; + u16 sta_id = 0; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + hal_txbf_8192e_rf_mode(dm, beamforming_info); + + if (dm->rf_type == RF_2T2R) + odm_write_4byte(dm, 0xd80, 0x00000000); /*nc =2*/ + + if (beamforming_info->beamformer_su_cnt > 0 && bfer_idx < BEAMFORMER_ENTRY_NUM) { + beamformer_entry = beamforming_info->beamformer_entry[bfer_idx]; + + /*Sounding protocol control*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8192E, 0xCB); + + /*@MAC address/Partial AID of Beamformer*/ + if (bfer_idx == 0) { + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_ASSOCIATED_BFMER0_INFO_8192E + i), beamformer_entry.mac_addr[i]); + } else { + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_ASSOCIATED_BFMER1_INFO_8192E + i), beamformer_entry.mac_addr[i]); + } + + /*@CSI report parameters of Beamformer Default use nc = 2*/ + csi_param = 0x03090309; + + odm_write_4byte(dm, REG_CSI_RPT_PARAM_BW20_8192E, csi_param); + odm_write_4byte(dm, REG_CSI_RPT_PARAM_BW40_8192E, csi_param); + odm_write_4byte(dm, REG_CSI_RPT_PARAM_BW80_8192E, csi_param); + + /*Timeout value for MAC to leave NDP_RX_standby_state (60 us, Test chip) (80 us, MP chip)*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8192E + 3, 0x50); + } + + if (beamforming_info->beamformee_su_cnt > 0 && bfee_idx < BEAMFORMEE_ENTRY_NUM) { + beamformee_entry = beamforming_info->beamformee_entry[bfee_idx]; + + if (phydm_acting_determine(dm, phydm_acting_as_ibss)) + sta_id = beamformee_entry.mac_id; + else + sta_id = beamformee_entry.p_aid; + + PHYDM_DBG(dm, DBG_TXBF, "[%s], sta_id=0x%X\n", __func__, + sta_id); + + /*P_AID of Beamformee & enable NDPA transmission & enable NDPA interrupt*/ + if (bfee_idx == 0) { + odm_write_2byte(dm, REG_TXBF_CTRL_8192E, sta_id); + odm_write_1byte(dm, REG_TXBF_CTRL_8192E + 3, odm_read_1byte(dm, REG_TXBF_CTRL_8192E + 3) | BIT(4) | BIT(6) | BIT(7)); + } else + odm_write_2byte(dm, REG_TXBF_CTRL_8192E + 2, sta_id | BIT(12) | BIT(14) | BIT(15)); + + /*@CSI report parameters of Beamformee*/ + if (bfee_idx == 0) { + /*@Get BIT24 & BIT25*/ + u8 tmp = odm_read_1byte(dm, REG_ASSOCIATED_BFMEE_SEL_8192E + 3) & 0x3; + + odm_write_1byte(dm, REG_ASSOCIATED_BFMEE_SEL_8192E + 3, tmp | 0x60); + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8192E, sta_id | BIT(9)); + } else { + /*Set BIT25*/ + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8192E + 2, sta_id | 0xE200); + } + phydm_beamforming_notify(dm); + } +} + +void hal_txbf_8192e_leave( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + hal_txbf_8192e_rf_mode(dm, beam_info); + + /* @Clear P_AID of Beamformee + * Clear MAC addresss of Beamformer + * Clear Associated Bfmee Sel + */ + if (beam_info->beamform_cap == BEAMFORMING_CAP_NONE) + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8192E, 0xC8); + + if (idx == 0) { + odm_write_2byte(dm, REG_TXBF_CTRL_8192E, 0); + odm_write_4byte(dm, REG_ASSOCIATED_BFMER0_INFO_8192E, 0); + odm_write_2byte(dm, REG_ASSOCIATED_BFMER0_INFO_8192E + 4, 0); + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8192E, 0); + } else { + odm_write_2byte(dm, REG_TXBF_CTRL_8192E + 2, odm_read_1byte(dm, REG_TXBF_CTRL_8192E + 2) & 0xF000); + odm_write_4byte(dm, REG_ASSOCIATED_BFMER1_INFO_8192E, 0); + odm_write_2byte(dm, REG_ASSOCIATED_BFMER1_INFO_8192E + 4, 0); + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8192E + 2, odm_read_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8192E + 2) & 0x60); + } + + PHYDM_DBG(dm, DBG_TXBF, "[%s] idx %d\n", __func__, idx); +} + +void hal_txbf_8192e_status( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 beam_ctrl_val; + u32 beam_ctrl_reg; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY beamform_entry = beam_info->beamformee_entry[idx]; + + if (phydm_acting_determine(dm, phydm_acting_as_ibss)) + beam_ctrl_val = beamform_entry.mac_id; + else + beam_ctrl_val = beamform_entry.p_aid; + + if (idx == 0) + beam_ctrl_reg = REG_TXBF_CTRL_8192E; + else { + beam_ctrl_reg = REG_TXBF_CTRL_8192E + 2; + beam_ctrl_val |= BIT(12) | BIT(14) | BIT(15); + } + + if (beamform_entry.beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED && beam_info->apply_v_matrix == true) { + if (beamform_entry.sound_bw == CHANNEL_WIDTH_20) + beam_ctrl_val |= BIT(9); + else if (beamform_entry.sound_bw == CHANNEL_WIDTH_40) + beam_ctrl_val |= BIT(10); + } else + beam_ctrl_val &= ~(BIT(9) | BIT(10) | BIT(11)); + + odm_write_2byte(dm, beam_ctrl_reg, beam_ctrl_val); + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] idx %d beam_ctrl_reg %x beam_ctrl_val %x\n", __func__, + idx, beam_ctrl_reg, beam_ctrl_val); +} + +void hal_txbf_8192e_fw_tx_bf( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *p_beam_entry = beam_info->beamformee_entry + idx; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (p_beam_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSING) + hal_txbf_8192e_download_ndpa(dm, idx); + + hal_txbf_8192e_fw_txbf_cmd(dm); +} + +#endif /* @#if (RTL8192E_SUPPORT == 1)*/ + +#endif diff --git a/hal/phydm/txbf/haltxbf8192e.h b/hal/phydm/txbf/haltxbf8192e.h new file mode 100644 index 0000000..9b0c832 --- /dev/null +++ b/hal/phydm/txbf/haltxbf8192e.h @@ -0,0 +1,71 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __HAL_TXBF_8192E_H__ +#define __HAL_TXBF_8192E_H__ + +#if (RTL8192E_SUPPORT == 1) +#ifdef PHYDM_BEAMFORMING_SUPPORT + +void hal_txbf_8192e_set_ndpa_rate( + void *dm_void, + u8 BW, + u8 rate); + +void hal_txbf_8192e_enter( + void *dm_void, + u8 idx); + +void hal_txbf_8192e_leave( + void *dm_void, + u8 idx); + +void hal_txbf_8192e_status( + void *dm_void, + u8 idx); + +void hal_txbf_8192e_fw_tx_bf( + void *dm_void, + u8 idx); +#else + +#define hal_txbf_8192e_set_ndpa_rate(dm_void, BW, rate) +#define hal_txbf_8192e_enter(dm_void, idx) +#define hal_txbf_8192e_leave(dm_void, idx) +#define hal_txbf_8192e_status(dm_void, idx) +#define hal_txbf_8192e_fw_tx_bf(dm_void, idx) + +#endif + +#else + +#define hal_txbf_8192e_set_ndpa_rate(dm_void, BW, rate) +#define hal_txbf_8192e_enter(dm_void, idx) +#define hal_txbf_8192e_leave(dm_void, idx) +#define hal_txbf_8192e_status(dm_void, idx) +#define hal_txbf_8192e_fw_tx_bf(dm_void, idx) + +#endif + +#endif diff --git a/hal/phydm/txbf/haltxbf8814a.c b/hal/phydm/txbf/haltxbf8814a.c new file mode 100644 index 0000000..7ad6ca9 --- /dev/null +++ b/hal/phydm/txbf/haltxbf8814a.c @@ -0,0 +1,675 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/* ************************************************************ + * Description: + * + * This file is for 8814A TXBF mechanism + * + * ************************************************************ */ + +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (RTL8814A_SUPPORT == 1) + +boolean +phydm_beamforming_set_iqgen_8814A(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + u16 counter = 0; + u32 rf_mode[4]; + + for (i = RF_PATH_A; i < MAX_RF_PATH; i++) + odm_set_rf_reg(dm, i, RF_WE_LUT, 0x80000, 0x1); /*RF mode table write enable*/ + + while (1) { + counter++; + for (i = RF_PATH_A; i < MAX_RF_PATH; i++) + odm_set_rf_reg(dm, i, RF_RCK_OS, 0xfffff, 0x18000); /*Select Rx mode*/ + + ODM_delay_us(2); + + for (i = RF_PATH_A; i < MAX_RF_PATH; i++) + rf_mode[i] = odm_get_rf_reg(dm, i, RF_RCK_OS, 0xfffff); + + if (rf_mode[0] == 0x18000 && rf_mode[1] == 0x18000 && rf_mode[2] == 0x18000 && rf_mode[3] == 0x18000) + break; + else if (counter == 100) { + PHYDM_DBG(dm, DBG_TXBF, "iqgen setting fail:8814A\n"); + return false; + } + } + + for (i = RF_PATH_A; i < MAX_RF_PATH; i++) { + odm_set_rf_reg(dm, i, RF_TXPA_G1, 0xfffff, 0xBE77F); /*Set Table data*/ + odm_set_rf_reg(dm, i, RF_TXPA_G2, 0xfffff, 0x226BF); /*@Enable TXIQGEN in Rx mode*/ + } + odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G2, 0xfffff, 0xE26BF); /*@Enable TXIQGEN in Rx mode*/ + + for (i = RF_PATH_A; i < MAX_RF_PATH; i++) + odm_set_rf_reg(dm, i, RF_WE_LUT, 0x80000, 0x0); /*RF mode table write disable*/ + + return true; +} + +void hal_txbf_8814a_set_ndpa_rate(void *dm_void, u8 BW, u8 rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_write_1byte(dm, REG_NDPA_OPT_CTRL_8814A, BW); + odm_write_1byte(dm, REG_NDPA_RATE_8814A, (u8)rate); +} +#if 0 +#define PHYDM_MEMORY_MAP_BUF_READ 0x8000 +#define PHYDM_CTRL_INFO_PAGE 0x660 + +void +phydm_data_rate_8814a( + struct dm_struct *dm, + u8 mac_id, + u32 *data, + u8 data_len +) +{ + u8 i = 0; + u16 x_read_data_addr = 0; + + odm_write_2byte(dm, REG_PKTBUF_DBG_CTRL_8814A, PHYDM_CTRL_INFO_PAGE); + x_read_data_addr = PHYDM_MEMORY_MAP_BUF_READ + mac_id * 32; /*@Ctrl Info: 32Bytes for each macid(n)*/ + + if (x_read_data_addr < PHYDM_MEMORY_MAP_BUF_READ || x_read_data_addr > 0x8FFF) { + PHYDM_DBG(dm, DBG_TXBF, + "x_read_data_addr(0x%x) is not correct!\n", + x_read_data_addr); + return; + } + + /* Read data */ + for (i = 0; i < data_len; i++) + *(data + i) = odm_read_2byte(dm, x_read_data_addr + i); +} +#endif + +void hal_txbf_8814a_get_tx_rate(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *entry; + struct ra_table *ra_tab = &dm->dm_ra_table; + struct cmn_sta_info *sta = NULL; + u8 data_rate = 0xFF; + u8 macid = 0; + + entry = &(beam_info->beamformee_entry[beam_info->beamformee_cur_idx]); + macid = (u8)entry->mac_id; + + sta = dm->phydm_sta_info[macid]; + + if (is_sta_active(sta)) { + data_rate = (sta->ra_info.curr_tx_rate) & 0x7f; /*@Bit7 indicates SGI*/ + beam_info->tx_bf_data_rate = data_rate; + } + + PHYDM_DBG(dm, DBG_TXBF, "[%s] dm->tx_bf_data_rate = 0x%x\n", __func__, + beam_info->tx_bf_data_rate); +} + +void hal_txbf_8814a_reset_tx_path(void *dm_void, u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; +#if DEV_BUS_TYPE == RT_USB_INTERFACE + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + u8 nr_index = 0, tx_ss = 0; + + if (idx < BEAMFORMEE_ENTRY_NUM) + beamformee_entry = beamforming_info->beamformee_entry[idx]; + else + return; + + if (beamforming_info->last_usb_hub != (*dm->hub_usb_mode)) { + nr_index = tx_bf_nr(hal_txbf_8814a_get_ntx(dm), beamformee_entry.comp_steering_num_of_bfer); + + if (*dm->hub_usb_mode == 2) { + if (dm->rf_type == RF_4T4R) + tx_ss = 0xf; + else if (dm->rf_type == RF_3T3R) + tx_ss = 0xe; + else + tx_ss = 0x6; + } else if (*dm->hub_usb_mode == 1) /*USB 2.0 always 2Tx*/ + tx_ss = 0x6; + else + tx_ss = 0x6; + + if (tx_ss == 0xf) { + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKBYTE3 | MASKBYTE2HIGHNIBBLE, 0x93f); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKDWORD, 0x93f93f0); + } else if (tx_ss == 0xe) { + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKBYTE3 | MASKBYTE2HIGHNIBBLE, 0x93e); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2_8814A, MASKDWORD, 0x93e93e0); + } else if (tx_ss == 0x6) { + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKBYTE3 | MASKBYTE2HIGHNIBBLE, 0x936); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2_8814A, MASKLWORD, 0x9360); + } + + if (idx == 0) { + switch (nr_index) { + case 0: + break; + + case 1: /*Nsts = 2 BC*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF0_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x9366); /*tx2path, BC*/ + break; + + case 2: /*Nsts = 3 BCD*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF0_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x93e93ee); /*tx3path, BCD*/ + break; + + default: /*nr>3, same as Case 3*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF0_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x93f93ff); /*tx4path, ABCD*/ + break; + } + } else { + switch (nr_index) { + case 0: + break; + + case 1: /*Nsts = 2 BC*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x9366); /*tx2path, BC*/ + break; + + case 2: /*Nsts = 3 BCD*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x93e93ee); /*tx3path, BCD*/ + break; + + default: /*nr>3, same as Case 3*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x93f93ff); /*tx4path, ABCD*/ + break; + } + } + + beamforming_info->last_usb_hub = *dm->hub_usb_mode; + } else + return; +#endif +} + +u8 hal_txbf_8814a_get_ntx(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 ntx = 0, tx_ss = 3; + +#if DEV_BUS_TYPE == RT_USB_INTERFACE + tx_ss = *dm->hub_usb_mode; +#endif + if (tx_ss == 3 || tx_ss == 2) { + if (dm->rf_type == RF_4T4R) + ntx = 3; + else if (dm->rf_type == RF_3T3R) + ntx = 2; + else + ntx = 1; + } else if (tx_ss == 1) /*USB 2.0 always 2Tx*/ + ntx = 1; + else + ntx = 1; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] ntx = %d\n", __func__, ntx); + return ntx; +} + +u8 hal_txbf_8814a_get_nrx(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 nrx = 0; + + if (dm->rf_type == RF_4T4R) + nrx = 3; + else if (dm->rf_type == RF_3T3R) + nrx = 2; + else if (dm->rf_type == RF_2T2R) + nrx = 1; + else if (dm->rf_type == RF_2T3R) + nrx = 2; + else if (dm->rf_type == RF_2T4R) + nrx = 3; + else if (dm->rf_type == RF_1T1R) + nrx = 0; + else if (dm->rf_type == RF_1T2R) + nrx = 1; + else + nrx = 0; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] nrx = %d\n", __func__, nrx); + return nrx; +} + +void hal_txbf_8814a_rf_mode(void *dm_void, + struct _RT_BEAMFORMING_INFO *beamforming_info, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 nr_index = 0; + u8 tx_ss = 3; /*@default use 3 Tx*/ + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + + if (idx < BEAMFORMEE_ENTRY_NUM) + beamformee_entry = beamforming_info->beamformee_entry[idx]; + else + return; + + nr_index = tx_bf_nr(hal_txbf_8814a_get_ntx(dm), beamformee_entry.comp_steering_num_of_bfer); + + if (dm->rf_type == RF_1T1R) + return; + + if (beamforming_info->beamformee_su_cnt > 0) { +#if DEV_BUS_TYPE == RT_USB_INTERFACE + beamforming_info->last_usb_hub = *dm->hub_usb_mode; + tx_ss = *dm->hub_usb_mode; +#endif + if (tx_ss == 3 || tx_ss == 2) { + if (dm->rf_type == RF_4T4R) + tx_ss = 0xf; + else if (dm->rf_type == RF_3T3R) + tx_ss = 0xe; + else + tx_ss = 0x6; + } else if (tx_ss == 1) /*USB 2.0 always 2Tx*/ + tx_ss = 0x6; + else + tx_ss = 0x6; + + if (tx_ss == 0xf) { + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKBYTE3 | MASKBYTE2HIGHNIBBLE, 0x93f); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKDWORD, 0x93f93f0); + } else if (tx_ss == 0xe) { + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKBYTE3 | MASKBYTE2HIGHNIBBLE, 0x93e); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2_8814A, MASKDWORD, 0x93e93e0); + } else if (tx_ss == 0x6) { + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKBYTE3 | MASKBYTE2HIGHNIBBLE, 0x936); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2_8814A, MASKLWORD, 0x9360); + } + + /*@for 8814 19ac(idx 1), 19b4(idx 0), different Tx ant setting*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8814A, BIT(28) | BIT29, 0x2); /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8814A, BIT30, 0x1); /*@if Nsts > Nc don't apply V matrix*/ + + if (idx == 0) { + switch (nr_index) { + case 0: + break; + + case 1: /*Nsts = 2 BC*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF0_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x9366); /*tx2path, BC*/ + break; + + case 2: /*Nsts = 3 BCD*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF0_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x93e93ee); /*tx3path, BCD*/ + break; + + default: /*nr>3, same as Case 3*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF0_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x93f93ff); /*tx4path, ABCD*/ + + break; + } + } else { + switch (nr_index) { + case 0: + break; + + case 1: /*Nsts = 2 BC*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x9366); /*tx2path, BC*/ + break; + + case 2: /*Nsts = 3 BCD*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x93e93ee); /*tx3path, BCD*/ + break; + + default: /*nr>3, same as Case 3*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8814A, MASKBYTE3LOWNIBBLE | MASKL3BYTES, 0x93f93ff); /*tx4path, ABCD*/ + break; + } + } + } + + if (beamforming_info->beamformee_su_cnt == 0 && beamforming_info->beamformer_su_cnt == 0) { + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8814A, MASKBYTE3 | MASKBYTE2HIGHNIBBLE, 0x932); /*set tx_path selection for 8814a BFer bug refine*/ + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2_8814A, MASKDWORD, 0x93e9360); + } +} +#if 0 +void +hal_txbf_8814a_download_ndpa( + void *dm_void, + u8 idx +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 u1b_tmp = 0, tmp_reg422 = 0; + u8 bcn_valid_reg = 0, count = 0, dl_bcn_count = 0; + u16 head_page = 0x7FE; + boolean is_send_beacon = false; + u16 tx_page_bndy = LAST_ENTRY_OF_TX_PKT_BUFFER_8814A; /*@default reseved 1 page for the IC type which is undefined.*/ + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *p_beam_entry = beam_info->beamformee_entry + idx; + void *adapter = dm->adapter; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + *dm->is_fw_dw_rsvd_page_in_progress = true; +#endif + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + phydm_get_hal_def_var_handler_interface(dm, HAL_DEF_TX_PAGE_BOUNDARY, (u16 *)&tx_page_bndy); + + /*Set REG_CR bit 8. DMA beacon by SW.*/ + u1b_tmp = odm_read_1byte(dm, REG_CR_8814A + 1); + odm_write_1byte(dm, REG_CR_8814A + 1, (u1b_tmp | BIT(0))); + + + /*Set FWHW_TXQ_CTRL 0x422[6]=0 to tell Hw the packet is not a real beacon frame.*/ + tmp_reg422 = odm_read_1byte(dm, REG_FWHW_TXQ_CTRL_8814A + 2); + odm_write_1byte(dm, REG_FWHW_TXQ_CTRL_8814A + 2, tmp_reg422 & (~BIT(6))); + + if (tmp_reg422 & BIT(6)) { + PHYDM_DBG(dm, DBG_TXBF, + "%s: There is an adapter is sending beacon.\n", + __func__); + is_send_beacon = true; + } + + /*@0x204[11:0] Beacon Head for TXDMA*/ + odm_write_2byte(dm, REG_FIFOPAGE_CTRL_2_8814A, head_page); + + do { + /*@Clear beacon valid check bit.*/ + bcn_valid_reg = odm_read_1byte(dm, REG_FIFOPAGE_CTRL_2_8814A + 1); + odm_write_1byte(dm, REG_FIFOPAGE_CTRL_2_8814A + 1, (bcn_valid_reg | BIT(7))); + + /*@download NDPA rsvd page.*/ + if (p_beam_entry->beamform_entry_cap & BEAMFORMER_CAP_VHT_SU) + beamforming_send_vht_ndpa_packet(dm, p_beam_entry->mac_addr, p_beam_entry->AID, p_beam_entry->sound_bw, BEACON_QUEUE); + else + beamforming_send_ht_ndpa_packet(dm, p_beam_entry->mac_addr, p_beam_entry->sound_bw, BEACON_QUEUE); + + /*@check rsvd page download OK.*/ + bcn_valid_reg = odm_read_1byte(dm, REG_FIFOPAGE_CTRL_2_8814A + 1); + count = 0; + while (!(bcn_valid_reg & BIT(7)) && count < 20) { + count++; + ODM_delay_ms(10); + bcn_valid_reg = odm_read_1byte(dm, REG_FIFOPAGE_CTRL_2_8814A + 2); + } + dl_bcn_count++; + } while (!(bcn_valid_reg & BIT(7)) && dl_bcn_count < 5); + + if (!(bcn_valid_reg & BIT(7))) + PHYDM_DBG(dm, DBG_TXBF, "%s Download RSVD page failed!\n", + __func__); + + /*@0x204[11:0] Beacon Head for TXDMA*/ + odm_write_2byte(dm, REG_FIFOPAGE_CTRL_2_8814A, tx_page_bndy); + + /*To make sure that if there exists an adapter which would like to send beacon.*/ + /*@If exists, the origianl value of 0x422[6] will be 1, we should check this to*/ + /*prevent from setting 0x422[6] to 0 after download reserved page, or it will cause */ + /*the beacon cannot be sent by HW.*/ + /*@2010.06.23. Added by tynli.*/ + if (is_send_beacon) + odm_write_1byte(dm, REG_FWHW_TXQ_CTRL_8814A + 2, tmp_reg422); + + /*@Do not enable HW DMA BCN or it will cause Pcie interface hang by timing issue. 2011.11.24. by tynli.*/ + /*@Clear CR[8] or beacon packet will not be send to TxBuf anymore.*/ + u1b_tmp = odm_read_1byte(dm, REG_CR_8814A + 1); + odm_write_1byte(dm, REG_CR_8814A + 1, (u1b_tmp & (~BIT(0)))); + + p_beam_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_PROGRESSED; + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + *dm->is_fw_dw_rsvd_page_in_progress = false; +#endif +} + +void +hal_txbf_8814a_fw_txbf_cmd( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 idx, period = 0; + u8 PageNum0 = 0xFF, PageNum1 = 0xFF; + u8 u1_tx_bf_parm[3] = {0}; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + if (beam_info->beamformee_entry[idx].is_used && beam_info->beamformee_entry[idx].beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED) { + if (beam_info->beamformee_entry[idx].is_sound) { + PageNum0 = 0xFE; + PageNum1 = 0x07; + period = (u8)(beam_info->beamformee_entry[idx].sound_period); + } else if (PageNum0 == 0xFF) { + PageNum0 = 0xFF; /*stop sounding*/ + PageNum1 = 0x0F; + } + } + } + + u1_tx_bf_parm[0] = PageNum0; + u1_tx_bf_parm[1] = PageNum1; + u1_tx_bf_parm[2] = period; + odm_fill_h2c_cmd(dm, PHYDM_H2C_TXBF, 3, u1_tx_bf_parm); + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] PageNum0 = %d, PageNum1 = %d period = %d\n", __func__, + PageNum0, PageNum1, period); +} +#endif +void hal_txbf_8814a_enter(void *dm_void, u8 bfer_bfee_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + u8 bfer_idx = (bfer_bfee_idx & 0xF0) >> 4; + u8 bfee_idx = (bfer_bfee_idx & 0xF); + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + struct _RT_BEAMFORMER_ENTRY beamformer_entry; + u16 sta_id = 0, csi_param = 0; + u8 nc_index = 0, nr_index = 0, grouping = 0, codebookinfo = 0, coefficientsize = 0; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] bfer_idx=%d, bfee_idx=%d\n", __func__, + bfer_idx, bfee_idx); + odm_set_mac_reg(dm, REG_SND_PTCL_CTRL_8814A, MASKBYTE1 | MASKBYTE2, 0x0202); + + if (beamforming_info->beamformer_su_cnt > 0 && bfer_idx < BEAMFORMER_ENTRY_NUM) { + beamformer_entry = beamforming_info->beamformer_entry[bfer_idx]; + /*Sounding protocol control*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8814A, 0xDB); + + /*@MAC address/Partial AID of Beamformer*/ + if (bfer_idx == 0) { + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_ASSOCIATED_BFMER0_INFO_8814A + i), beamformer_entry.mac_addr[i]); + } else { + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_ASSOCIATED_BFMER1_INFO_8814A + i), beamformer_entry.mac_addr[i]); + } + + /*@CSI report parameters of Beamformer*/ + nc_index = hal_txbf_8814a_get_nrx(dm); /*@for 8814A nrx = 3(4 ant), min=0(1 ant)*/ + nr_index = beamformer_entry.num_of_sounding_dim; /*@0x718[7] = 1 use Nsts, 0x718[7] = 0 use reg setting. as Bfee, we use Nsts, so nr_index don't care*/ + + grouping = 0; + + /*@for ac = 1, for n = 3*/ + if (beamformer_entry.beamform_entry_cap & BEAMFORMEE_CAP_VHT_SU) + codebookinfo = 1; + else if (beamformer_entry.beamform_entry_cap & BEAMFORMEE_CAP_HT_EXPLICIT) + codebookinfo = 3; + + coefficientsize = 3; + + csi_param = (u16)((coefficientsize << 10) | (codebookinfo << 8) | (grouping << 6) | (nr_index << 3) | (nc_index)); + + if (bfer_idx == 0) + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW20_8814A, csi_param); + else + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW20_8814A + 2, csi_param); + /*ndp_rx_standby_timer, 8814 need > 0x56, suggest from Dvaid*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8814A + 3, 0x40); + } + + if (beamforming_info->beamformee_su_cnt > 0 && bfee_idx < BEAMFORMEE_ENTRY_NUM) { + beamformee_entry = beamforming_info->beamformee_entry[bfee_idx]; + + hal_txbf_8814a_rf_mode(dm, beamforming_info, bfee_idx); + + if (phydm_acting_determine(dm, phydm_acting_as_ibss)) + sta_id = beamformee_entry.mac_id; + else + sta_id = beamformee_entry.p_aid; + + /*P_AID of Beamformee & enable NDPA transmission & enable NDPA interrupt*/ + if (bfee_idx == 0) { + odm_write_2byte(dm, REG_TXBF_CTRL_8814A, sta_id); + odm_write_1byte(dm, REG_TXBF_CTRL_8814A + 3, odm_read_1byte(dm, REG_TXBF_CTRL_8814A + 3) | BIT(4) | BIT(6) | BIT(7)); + } else + odm_write_2byte(dm, REG_TXBF_CTRL_8814A + 2, sta_id | BIT(14) | BIT(15) | BIT(12)); + + /*@CSI report parameters of Beamformee*/ + if (bfee_idx == 0) { + /*@Get BIT24 & BIT25*/ + u8 tmp = odm_read_1byte(dm, REG_ASSOCIATED_BFMEE_SEL_8814A + 3) & 0x3; + + odm_write_1byte(dm, REG_ASSOCIATED_BFMEE_SEL_8814A + 3, tmp | 0x60); + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8814A, sta_id | BIT(9)); + } else + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8814A + 2, sta_id | 0xE200); /*Set BIT25*/ + + phydm_beamforming_notify(dm); + } +} + +void hal_txbf_8814a_leave(void *dm_void, u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMER_ENTRY beamformer_entry; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + + if (idx < BEAMFORMER_ENTRY_NUM) { + beamformer_entry = beamforming_info->beamformer_entry[idx]; + beamformee_entry = beamforming_info->beamformee_entry[idx]; + } else + return; + + /*@Clear P_AID of Beamformee*/ + /*@Clear MAC address of Beamformer*/ + /*@Clear Associated Bfmee Sel*/ + + if (beamformer_entry.beamform_entry_cap == BEAMFORMING_CAP_NONE) { + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8814A, 0xD8); + if (idx == 0) { + odm_write_4byte(dm, REG_ASSOCIATED_BFMER0_INFO_8814A, 0); + odm_write_2byte(dm, REG_ASSOCIATED_BFMER0_INFO_8814A + 4, 0); + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW20_8814A, 0); + } else { + odm_write_4byte(dm, REG_ASSOCIATED_BFMER1_INFO_8814A, 0); + odm_write_2byte(dm, REG_ASSOCIATED_BFMER1_INFO_8814A + 4, 0); + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW20_8814A + 2, 0); + } + } + + if (beamformee_entry.beamform_entry_cap == BEAMFORMING_CAP_NONE) { + hal_txbf_8814a_rf_mode(dm, beamforming_info, idx); + if (idx == 0) { + odm_write_2byte(dm, REG_TXBF_CTRL_8814A, 0x0); + odm_write_1byte(dm, REG_TXBF_CTRL_8814A + 3, odm_read_1byte(dm, REG_TXBF_CTRL_8814A + 3) | BIT(4) | BIT(6) | BIT(7)); + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8814A, 0); + } else { + odm_write_2byte(dm, REG_TXBF_CTRL_8814A + 2, 0x0 | BIT(14) | BIT(15) | BIT(12)); + + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8814A + 2, odm_read_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8814A + 2) & 0x60); + } + } +} + +void hal_txbf_8814a_status(void *dm_void, u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 beam_ctrl_val, tmp_val; + u32 beam_ctrl_reg; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY beamform_entry; + + if (idx < BEAMFORMEE_ENTRY_NUM) + beamform_entry = beamforming_info->beamformee_entry[idx]; + else + return; + + if (phydm_acting_determine(dm, phydm_acting_as_ibss)) + beam_ctrl_val = beamform_entry.mac_id; + else + beam_ctrl_val = beamform_entry.p_aid; + + PHYDM_DBG(dm, DBG_TXBF, "@%s, beamform_entry.beamform_entry_state = %d", + __func__, beamform_entry.beamform_entry_state); + + if (idx == 0) + beam_ctrl_reg = REG_TXBF_CTRL_8814A; + else { + beam_ctrl_reg = REG_TXBF_CTRL_8814A + 2; + beam_ctrl_val |= BIT(12) | BIT(14) | BIT(15); + } + + if (beamform_entry.beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED && beamforming_info->apply_v_matrix == true) { + if (beamform_entry.sound_bw == CHANNEL_WIDTH_20) + beam_ctrl_val |= BIT(9); + else if (beamform_entry.sound_bw == CHANNEL_WIDTH_40) + beam_ctrl_val |= (BIT(9) | BIT(10)); + else if (beamform_entry.sound_bw == CHANNEL_WIDTH_80) + beam_ctrl_val |= (BIT(9) | BIT(10) | BIT(11)); + } else { + PHYDM_DBG(dm, DBG_TXBF, "@%s, Don't apply Vmatrix", __func__); + beam_ctrl_val &= ~(BIT(9) | BIT(10) | BIT(11)); + } + + odm_write_2byte(dm, beam_ctrl_reg, beam_ctrl_val); + /*@disable NDP packet use beamforming */ + tmp_val = odm_read_2byte(dm, REG_TXBF_CTRL_8814A); + odm_write_2byte(dm, REG_TXBF_CTRL_8814A, tmp_val | BIT(15)); +} + +void hal_txbf_8814a_fw_txbf(void *dm_void, u8 idx) +{ +#if 0 + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *p_beam_entry = beam_info->beamformee_entry + idx; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (p_beam_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSING) + hal_txbf_8814a_download_ndpa(dm, idx); + + hal_txbf_8814a_fw_txbf_cmd(dm); +#endif +} + +#endif /* @(RTL8814A_SUPPORT == 1)*/ + +#endif diff --git a/hal/phydm/txbf/haltxbf8814a.h b/hal/phydm/txbf/haltxbf8814a.h new file mode 100644 index 0000000..61b33bb --- /dev/null +++ b/hal/phydm/txbf/haltxbf8814a.h @@ -0,0 +1,77 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __HAL_TXBF_8814A_H__ +#define __HAL_TXBF_8814A_H__ + +#if (RTL8814A_SUPPORT == 1) +#ifdef PHYDM_BEAMFORMING_SUPPORT + +boolean +phydm_beamforming_set_iqgen_8814A(void *dm_void); + +void hal_txbf_8814a_set_ndpa_rate(void *dm_void, u8 BW, u8 rate); + +u8 hal_txbf_8814a_get_ntx(void *dm_void); + +void hal_txbf_8814a_enter(void *dm_void, u8 idx); + +void hal_txbf_8814a_leave(void *dm_void, u8 idx); + +void hal_txbf_8814a_status(void *dm_void, u8 idx); + +void hal_txbf_8814a_reset_tx_path(void *dm_void, u8 idx); + +void hal_txbf_8814a_get_tx_rate(void *dm_void); + +void hal_txbf_8814a_fw_txbf(void *dm_void, u8 idx); + +#else + +#define hal_txbf_8814a_set_ndpa_rate(dm_void, BW, rate) +#define hal_txbf_8814a_get_ntx(dm_void) 0 +#define hal_txbf_8814a_enter(dm_void, idx) +#define hal_txbf_8814a_leave(dm_void, idx) +#define hal_txbf_8814a_status(dm_void, idx) +#define hal_txbf_8814a_reset_tx_path(dm_void, idx) +#define hal_txbf_8814a_get_tx_rate(dm_void) +#define hal_txbf_8814a_fw_txbf(dm_void, idx) +#define phydm_beamforming_set_iqgen_8814A(dm_void) 0 + +#endif + +#else + +#define hal_txbf_8814a_set_ndpa_rate(dm_void, BW, rate) +#define hal_txbf_8814a_get_ntx(dm_void) 0 +#define hal_txbf_8814a_enter(dm_void, idx) +#define hal_txbf_8814a_leave(dm_void, idx) +#define hal_txbf_8814a_status(dm_void, idx) +#define hal_txbf_8814a_reset_tx_path(dm_void, idx) +#define hal_txbf_8814a_get_tx_rate(dm_void) +#define hal_txbf_8814a_fw_txbf(dm_void, idx) +#define phydm_beamforming_set_iqgen_8814A(dm_void) 0 +#endif + +#endif diff --git a/hal/phydm/txbf/haltxbf8822b.c b/hal/phydm/txbf/haltxbf8822b.c new file mode 100644 index 0000000..a1d35c9 --- /dev/null +++ b/hal/phydm/txbf/haltxbf8822b.c @@ -0,0 +1,1088 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/*@============================================================*/ +/* @Description: */ +/* @*/ +/* This file is for 8814A TXBF mechanism */ +/* @*/ +/*@============================================================*/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#if (RTL8822B_SUPPORT == 1) +#ifdef PHYDM_BEAMFORMING_SUPPORT + +u8 hal_txbf_8822b_get_ntx( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 ntx = 0; + +#if DEV_BUS_TYPE == RT_USB_INTERFACE + if (dm->support_interface == ODM_ITRF_USB) { + if (*dm->hub_usb_mode == 2) { /*USB3.0*/ + if (dm->rf_type == RF_4T4R) + ntx = 3; + else if (dm->rf_type == RF_3T3R) + ntx = 2; + else + ntx = 1; + } else if (*dm->hub_usb_mode == 1) /*USB 2.0 always 2Tx*/ + ntx = 1; + else + ntx = 1; + } else +#endif + { + if (dm->rf_type == RF_4T4R) + ntx = 3; + else if (dm->rf_type == RF_3T3R) + ntx = 2; + else + ntx = 1; + } + + return ntx; +} + +u8 hal_txbf_8822b_get_nrx( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 nrx = 0; + + if (dm->rf_type == RF_4T4R) + nrx = 3; + else if (dm->rf_type == RF_3T3R) + nrx = 2; + else if (dm->rf_type == RF_2T2R) + nrx = 1; + else if (dm->rf_type == RF_2T3R) + nrx = 2; + else if (dm->rf_type == RF_2T4R) + nrx = 3; + else if (dm->rf_type == RF_1T1R) + nrx = 0; + else if (dm->rf_type == RF_1T2R) + nrx = 1; + else + nrx = 0; + + return nrx; +} + +/***************SU & MU BFee Entry********************/ +void hal_txbf_8822b_rf_mode( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beamforming_info, + u8 idx) +{ +#if 0 + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i, nr_index = 0; + boolean is_self_beamformer = false; + boolean is_self_beamformee = false; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + + if (idx < BEAMFORMEE_ENTRY_NUM) + beamformee_entry = beamforming_info->beamformee_entry[idx]; + else + return; + + if (dm->rf_type == RF_1T1R) + return; + + for (i = RF_PATH_A; i < RF_PATH_B; i++) { + odm_set_rf_reg(dm, (enum rf_path)i, rf_welut_jaguar, 0x80000, 0x1); + /*RF mode table write enable*/ + } + + if (beamforming_info->beamformee_su_cnt > 0 || beamforming_info->beamformee_mu_cnt > 0) { + for (i = RF_PATH_A; i < RF_PATH_B; i++) { + odm_set_rf_reg(dm, (enum rf_path)i, rf_mode_table_addr, 0xfffff, 0x18000); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, rf_mode_table_data0, 0xfffff, 0xBE77F); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, rf_mode_table_data1, 0xfffff, 0x226BF); + /*@Enable TXIQGEN in RX mode*/ + } + odm_set_rf_reg(dm, RF_PATH_A, rf_mode_table_data1, 0xfffff, 0xE26BF); + /*@Enable TXIQGEN in RX mode*/ + } + + for (i = RF_PATH_A; i < RF_PATH_B; i++) { + odm_set_rf_reg(dm, (enum rf_path)i, rf_welut_jaguar, 0x80000, 0x0); + /*RF mode table write disable*/ + } + + if (beamforming_info->beamformee_su_cnt > 0) { + /*@for 8814 19ac(idx 1), 19b4(idx 0), different Tx ant setting*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, BIT(28) | BIT29, 0x2); /*@enable BB TxBF ant mapping register*/ + + if (idx == 0) { + /*Nsts = 2 AB*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF0_8822B, 0xffff, 0x0433); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8822B, 0xfff00000, 0x043); + /*odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2, MASKLWORD, 0x430);*/ + + } else {/*@IDX =1*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, 0xffff, 0x0433); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8822B, 0xfff00000, 0x043); + /*odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2, MASKLWORD, 0x430;*/ + } + } else { + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8822B, 0xfff00000, 0x1); /*@1SS by path-A*/ + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2_8822B, MASKLWORD, 0x430); /*@2SS by path-A,B*/ + } + + if (beamforming_info->beamformee_mu_cnt > 0) { + /*@MU STAs share the common setting*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, BIT(31), 1); + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, 0xffff, 0x0433); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8822B, 0xfff00000, 0x043); + } +#endif +} +#if 0 +void +hal_txbf_8822b_download_ndpa( + void *adapter, + u8 idx +) +{ + u8 u1b_tmp = 0, tmp_reg422 = 0; + u8 bcn_valid_reg = 0, count = 0, dl_bcn_count = 0; + u16 head_page = 0x7FE; + boolean is_send_beacon = false; + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u16 tx_page_bndy = LAST_ENTRY_OF_TX_PKT_BUFFER_8814A; /*@default reseved 1 page for the IC type which is undefined.*/ + struct _RT_BEAMFORMING_INFO *beam_info = GET_BEAMFORM_INFO(adapter); + struct _RT_BEAMFORMEE_ENTRY *p_beam_entry = beam_info->beamformee_entry + idx; + + hal_data->is_fw_dw_rsvd_page_in_progress = true; + phydm_get_hal_def_var_handler_interface(dm, HAL_DEF_TX_PAGE_BOUNDARY, (u16 *)&tx_page_bndy); + + /*Set REG_CR bit 8. DMA beacon by SW.*/ + u1b_tmp = platform_efio_read_1byte(adapter, REG_CR_8814A + 1); + platform_efio_write_1byte(adapter, REG_CR_8814A + 1, (u1b_tmp | BIT(0))); + + + /*Set FWHW_TXQ_CTRL 0x422[6]=0 to tell Hw the packet is not a real beacon frame.*/ + tmp_reg422 = platform_efio_read_1byte(adapter, REG_FWHW_TXQ_CTRL_8814A + 2); + platform_efio_write_1byte(adapter, REG_FWHW_TXQ_CTRL_8814A + 2, tmp_reg422 & (~BIT(6))); + + if (tmp_reg422 & BIT(6)) { + RT_TRACE(COMP_INIT, DBG_LOUD, ("SetBeamformDownloadNDPA_8814A(): There is an adapter is sending beacon.\n")); + is_send_beacon = true; + } + + /*@0x204[11:0] Beacon Head for TXDMA*/ + platform_efio_write_2byte(adapter, REG_FIFOPAGE_CTRL_2_8814A, head_page); + + do { + /*@Clear beacon valid check bit.*/ + bcn_valid_reg = platform_efio_read_1byte(adapter, REG_FIFOPAGE_CTRL_2_8814A + 1); + platform_efio_write_1byte(adapter, REG_FIFOPAGE_CTRL_2_8814A + 1, (bcn_valid_reg | BIT(7))); + + /*@download NDPA rsvd page.*/ + if (p_beam_entry->beamform_entry_cap & BEAMFORMER_CAP_VHT_SU) + beamforming_send_vht_ndpa_packet(dm, p_beam_entry->mac_addr, p_beam_entry->AID, p_beam_entry->sound_bw, BEACON_QUEUE); + else + beamforming_send_ht_ndpa_packet(dm, p_beam_entry->mac_addr, p_beam_entry->sound_bw, BEACON_QUEUE); + + /*@check rsvd page download OK.*/ + bcn_valid_reg = platform_efio_read_1byte(adapter, REG_FIFOPAGE_CTRL_2_8814A + 1); + count = 0; + while (!(bcn_valid_reg & BIT(7)) && count < 20) { + count++; + delay_us(10); + bcn_valid_reg = platform_efio_read_1byte(adapter, REG_FIFOPAGE_CTRL_2_8814A + 2); + } + dl_bcn_count++; + } while (!(bcn_valid_reg & BIT(7)) && dl_bcn_count < 5); + + if (!(bcn_valid_reg & BIT(0))) + RT_DISP(FBEAM, FBEAM_ERROR, ("%s Download RSVD page failed!\n", __func__)); + + /*@0x204[11:0] Beacon Head for TXDMA*/ + platform_efio_write_2byte(adapter, REG_FIFOPAGE_CTRL_2_8814A, tx_page_bndy); + + /*To make sure that if there exists an adapter which would like to send beacon.*/ + /*@If exists, the origianl value of 0x422[6] will be 1, we should check this to*/ + /*prevent from setting 0x422[6] to 0 after download reserved page, or it will cause */ + /*the beacon cannot be sent by HW.*/ + /*@2010.06.23. Added by tynli.*/ + if (is_send_beacon) + platform_efio_write_1byte(adapter, REG_FWHW_TXQ_CTRL_8814A + 2, tmp_reg422); + + /*@Do not enable HW DMA BCN or it will cause Pcie interface hang by timing issue. 2011.11.24. by tynli.*/ + /*@Clear CR[8] or beacon packet will not be send to TxBuf anymore.*/ + u1b_tmp = platform_efio_read_1byte(adapter, REG_CR_8814A + 1); + platform_efio_write_1byte(adapter, REG_CR_8814A + 1, (u1b_tmp & (~BIT(0)))); + + p_beam_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_PROGRESSED; + + hal_data->is_fw_dw_rsvd_page_in_progress = false; +} + +void +hal_txbf_8822b_fw_txbf_cmd( + void *adapter +) +{ + u8 idx, period = 0; + u8 PageNum0 = 0xFF, PageNum1 = 0xFF; + u8 u1_tx_bf_parm[3] = {0}; + + PMGNT_INFO mgnt_info = &(adapter->MgntInfo); + struct _RT_BEAMFORMING_INFO *beam_info = GET_BEAMFORM_INFO(adapter); + + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + if (beam_info->beamformee_entry[idx].is_used && beam_info->beamformee_entry[idx].beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED) { + if (beam_info->beamformee_entry[idx].is_sound) { + PageNum0 = 0xFE; + PageNum1 = 0x07; + period = (u8)(beam_info->beamformee_entry[idx].sound_period); + } else if (PageNum0 == 0xFF) { + PageNum0 = 0xFF; /*stop sounding*/ + PageNum1 = 0x0F; + } + } + } + + u1_tx_bf_parm[0] = PageNum0; + u1_tx_bf_parm[1] = PageNum1; + u1_tx_bf_parm[2] = period; + fill_h2c_cmd(adapter, PHYDM_H2C_TXBF, 3, u1_tx_bf_parm); + + RT_DISP(FBEAM, FBEAM_FUN, ("@%s End, PageNum0 = 0x%x, PageNum1 = 0x%x period = %d", __func__, PageNum0, PageNum1, period)); +} +#endif + +#if 0 +void +hal_txbf_8822b_init( + void *dm_void +) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 u1b_tmp; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + void *adapter = dm->adapter; + + odm_set_bb_reg(dm, R_0x14c0, BIT(16), 1); /*@Enable P1 aggr new packet according to P0 transfer time*/ + odm_set_bb_reg(dm, R_0x14c0, BIT(15) | BIT14 | BIT13 | BIT12, 10); /*@MU Retry Limit*/ + odm_set_bb_reg(dm, R_0x14c0, BIT(7), 0); /*@Disable Tx MU-MIMO until sounding done*/ + odm_set_bb_reg(dm, R_0x14c0, 0x3F, 0); /* @Clear validity of MU STAs */ + odm_write_1byte(dm, 0x167c, 0x70); /*@MU-MIMO Option as default value*/ + odm_write_2byte(dm, 0x1680, 0); /*@MU-MIMO Control as default value*/ + + /* Set MU NDPA rate & BW source */ + /* @0x42C[30] = 1 (0: from Tx desc, 1: from 0x45F) */ + u1b_tmp = odm_read_1byte(dm, 0x42C); + odm_write_1byte(dm, REG_TXBF_CTRL_8822B, (u1b_tmp | BIT(6))); + /* @0x45F[7:0] = 0x10 (rate=OFDM_6M, BW20) */ + odm_write_1byte(dm, REG_NDPA_OPT_CTRL_8822B, 0x10); + + /*Temp Settings*/ + odm_set_bb_reg(dm, R_0x6dc, 0x3F000000, 4); /*STA2's CSI rate is fixed at 6M*/ + odm_set_bb_reg(dm, R_0x1c94, MASKDWORD, 0xAFFFAFFF); /*@Grouping bitmap parameters*/ + + /* @Init HW variable */ + beamforming_info->reg_mu_tx_ctrl = odm_read_4byte(dm, 0x14c0); + + if (dm->rf_type == RF_2T2R) { /*@2T2R*/ + PHYDM_DBG(dm, DBG_TXBF, "%s: rf_type is 2T2R\n", __func__); + config_phydm_trx_mode_8822b(dm, (enum bb_path)3, + (enum bb_path)3, BB_PATH_AB; + } + +#if (OMNIPEEK_SNIFFER_ENABLED == 1) + /* @Config HW to receive packet on the user position from registry for sniffer mode. */ + /* odm_set_bb_reg(dm, R_0xb00, BIT(9), 1);*/ /* For A-cut only. RegB00[9] = 1 (enable PMAC Rx) */ + odm_set_bb_reg(dm, R_0xb54, BIT(30), 1); /* RegB54[30] = 1 (force user position) */ + odm_set_bb_reg(dm, R_0xb54, (BIT(29) | BIT28), adapter->MgntInfo.sniff_user_position); /* RegB54[29:28] = user position (0~3) */ + PHYDM_DBG(dm, DBG_TXBF, + "Set adapter->MgntInfo.sniff_user_position=%#X\n", + adapter->MgntInfo.sniff_user_position); +#endif +} +#endif + +void hal_txbf_8822b_enter( + void *dm_void, + u8 bfer_bfee_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + u8 bfer_idx = (bfer_bfee_idx & 0xF0) >> 4; + u8 bfee_idx = (bfer_bfee_idx & 0xF); + u16 csi_param = 0; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *p_beamformee_entry; + struct _RT_BEAMFORMER_ENTRY *beamformer_entry; + u16 value16, sta_id = 0; + u8 nc_index = 0, nr_index = 0, grouping = 0, codebookinfo = 0, coefficientsize = 0; + u32 gid_valid, user_position_l, user_position_h; + u32 mu_reg[6] = {0x1684, 0x1686, 0x1688, 0x168a, 0x168c, 0x168e}; + u8 u1b_tmp; + u32 u4b_tmp; + + RT_DISP(FBEAM, FBEAM_FUN, ("%s: bfer_bfee_idx=%d, bfer_idx=%d, bfee_idx=%d\n", __func__, bfer_bfee_idx, bfer_idx, bfee_idx)); + + /*************SU BFer Entry Init*************/ + if (beamforming_info->beamformer_su_cnt > 0 && bfer_idx < BEAMFORMER_ENTRY_NUM) { + beamformer_entry = &beamforming_info->beamformer_entry[bfer_idx]; + beamformer_entry->is_mu_ap = false; + /*Sounding protocol control*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8822B, 0xDB); + + for (i = 0; i < MAX_BEAMFORMER_SU; i++) { + if ((beamforming_info->beamformer_su_reg_maping & BIT(i)) == 0) { + beamforming_info->beamformer_su_reg_maping |= BIT(i); + beamformer_entry->su_reg_index = i; + break; + } + } + + /*@MAC address/Partial AID of Beamformer*/ + if (beamformer_entry->su_reg_index == 0) { + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_ASSOCIATED_BFMER0_INFO_8822B + i), beamformer_entry->mac_addr[i]); + } else { + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_ASSOCIATED_BFMER1_INFO_8822B + i), beamformer_entry->mac_addr[i]); + } + + /*@CSI report parameters of Beamformer*/ + nc_index = hal_txbf_8822b_get_nrx(dm); /*@for 8814A nrx = 3(4 ant), min=0(1 ant)*/ + nr_index = beamformer_entry->num_of_sounding_dim; /*@0x718[7] = 1 use Nsts, 0x718[7] = 0 use reg setting. as Bfee, we use Nsts, so nr_index don't care*/ + + grouping = 0; + + /*@for ac = 1, for n = 3*/ + if (beamformer_entry->beamform_entry_cap & BEAMFORMEE_CAP_VHT_SU) + codebookinfo = 1; + else if (beamformer_entry->beamform_entry_cap & BEAMFORMEE_CAP_HT_EXPLICIT) + codebookinfo = 3; + + coefficientsize = 3; + + csi_param = (u16)((coefficientsize << 10) | (codebookinfo << 8) | (grouping << 6) | (nr_index << 3) | (nc_index)); + + if (bfer_idx == 0) + odm_write_2byte(dm, REG_TX_CSI_RPT_PARAM_BW20_8822B, csi_param); + else + odm_write_2byte(dm, REG_TX_CSI_RPT_PARAM_BW20_8822B + 2, csi_param); + /*ndp_rx_standby_timer, 8814 need > 0x56, suggest from Dvaid*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8822B + 3, 0x70); + } + + /*************SU BFee Entry Init*************/ + if (beamforming_info->beamformee_su_cnt > 0 && bfee_idx < BEAMFORMEE_ENTRY_NUM) { + p_beamformee_entry = &beamforming_info->beamformee_entry[bfee_idx]; + p_beamformee_entry->is_mu_sta = false; + hal_txbf_8822b_rf_mode(dm, beamforming_info, bfee_idx); + + if (phydm_acting_determine(dm, phydm_acting_as_ibss)) + sta_id = p_beamformee_entry->mac_id; + else + sta_id = p_beamformee_entry->p_aid; + + for (i = 0; i < MAX_BEAMFORMEE_SU; i++) { + if ((beamforming_info->beamformee_su_reg_maping & BIT(i)) == 0) { + beamforming_info->beamformee_su_reg_maping |= BIT(i); + p_beamformee_entry->su_reg_index = i; + break; + } + } + + /*P_AID of Beamformee & enable NDPA transmission & enable NDPA interrupt*/ + if (p_beamformee_entry->su_reg_index == 0) { + odm_write_2byte(dm, REG_TXBF_CTRL_8822B, sta_id); + odm_write_1byte(dm, REG_TXBF_CTRL_8822B + 3, odm_read_1byte(dm, REG_TXBF_CTRL_8822B + 3) | BIT(4) | BIT(6) | BIT(7)); + } else + odm_write_2byte(dm, REG_TXBF_CTRL_8822B + 2, sta_id | BIT(14) | BIT(15) | BIT(12)); + + /*@CSI report parameters of Beamformee*/ + if (p_beamformee_entry->su_reg_index == 0) { + /*@Get BIT24 & BIT25*/ + u8 tmp = odm_read_1byte(dm, REG_ASSOCIATED_BFMEE_SEL_8822B + 3) & 0x3; + + odm_write_1byte(dm, REG_ASSOCIATED_BFMEE_SEL_8822B + 3, tmp | 0x60); + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8822B, sta_id | BIT(9)); + } else + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8822B + 2, sta_id | 0xE200); /*Set BIT25*/ + + phydm_beamforming_notify(dm); + } + + /*************MU BFer Entry Init*************/ + if (beamforming_info->beamformer_mu_cnt > 0 && bfer_idx < BEAMFORMER_ENTRY_NUM) { + beamformer_entry = &beamforming_info->beamformer_entry[bfer_idx]; + beamforming_info->mu_ap_index = bfer_idx; + beamformer_entry->is_mu_ap = true; + for (i = 0; i < 8; i++) + beamformer_entry->gid_valid[i] = 0; + for (i = 0; i < 16; i++) + beamformer_entry->user_position[i] = 0; + + /*Sounding protocol control*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8822B, 0xDB); + + /* @MAC address */ + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_ASSOCIATED_BFMER0_INFO_8822B + i), beamformer_entry->mac_addr[i]); + + /* Set partial AID */ + odm_write_2byte(dm, (REG_ASSOCIATED_BFMER0_INFO_8822B + 6), beamformer_entry->p_aid); + + /* @Fill our AID to 0x1680[11:0] and [13:12] = 2b'00, BF report segment select to 3895 bytes*/ + u1b_tmp = odm_read_1byte(dm, 0x1680); + u1b_tmp = (beamformer_entry->p_aid) & 0xFFF; + odm_write_1byte(dm, 0x1680, u1b_tmp); + + /* Set 80us for leaving ndp_rx_standby_state */ + odm_write_1byte(dm, 0x71B, 0x50); + + /* Set 0x6A0[14] = 1 to accept action_no_ack */ + u1b_tmp = odm_read_1byte(dm, REG_RXFLTMAP0_8822B + 1); + u1b_tmp |= 0x40; + odm_write_1byte(dm, REG_RXFLTMAP0_8822B + 1, u1b_tmp); + /* Set 0x6A2[5:4] = 1 to NDPA and BF report poll */ + u1b_tmp = odm_read_1byte(dm, REG_RXFLTMAP1_8822B); + u1b_tmp |= 0x30; + odm_write_1byte(dm, REG_RXFLTMAP1_8822B, u1b_tmp); + + /*@CSI report parameters of Beamformer*/ + nc_index = hal_txbf_8822b_get_nrx(dm); /* @Depend on RF type */ + nr_index = 1; /*@0x718[7] = 1 use Nsts, 0x718[7] = 0 use reg setting. as Bfee, we use Nsts, so nr_index don't care*/ + grouping = 0; /*no grouping*/ + codebookinfo = 1; /*@7 bit for psi, 9 bit for phi*/ + coefficientsize = 0; /*This is nothing really matter*/ + csi_param = (u16)((coefficientsize << 10) | (codebookinfo << 8) | (grouping << 6) | (nr_index << 3) | (nc_index)); + odm_write_2byte(dm, 0x6F4, csi_param); + + /*@for B-cut*/ + odm_set_bb_reg(dm, R_0x6a0, BIT(20), 0); + odm_set_bb_reg(dm, R_0x688, BIT(20), 0); + } + + /*************MU BFee Entry Init*************/ + if (beamforming_info->beamformee_mu_cnt > 0 && bfee_idx < BEAMFORMEE_ENTRY_NUM) { + p_beamformee_entry = &beamforming_info->beamformee_entry[bfee_idx]; + p_beamformee_entry->is_mu_sta = true; + for (i = 0; i < MAX_BEAMFORMEE_MU; i++) { + if ((beamforming_info->beamformee_mu_reg_maping & BIT(i)) == 0) { + beamforming_info->beamformee_mu_reg_maping |= BIT(i); + p_beamformee_entry->mu_reg_index = i; + break; + } + } + + if (p_beamformee_entry->mu_reg_index == 0xFF) { + /* There is no valid bit in beamformee_mu_reg_maping */ + RT_DISP(FBEAM, FBEAM_FUN, ("%s: ERROR! There is no valid bit in beamformee_mu_reg_maping!\n", __func__)); + return; + } + + /*User position table*/ + switch (p_beamformee_entry->mu_reg_index) { + case 0: + gid_valid = 0x7fe; + user_position_l = 0x111110; + user_position_h = 0x0; + break; + case 1: + gid_valid = 0x7f806; + user_position_l = 0x11000004; + user_position_h = 0x11; + break; + case 2: + gid_valid = 0x1f81818; + user_position_l = 0x400040; + user_position_h = 0x11100; + break; + case 3: + gid_valid = 0x1e186060; + user_position_l = 0x4000400; + user_position_h = 0x1100040; + break; + case 4: + gid_valid = 0x66618180; + user_position_l = 0x40004000; + user_position_h = 0x10040400; + break; + case 5: + gid_valid = 0x79860600; + user_position_l = 0x40000; + user_position_h = 0x4404004; + break; + } + + for (i = 0; i < 8; i++) { + if (i < 4) { + p_beamformee_entry->gid_valid[i] = (u8)(gid_valid & 0xFF); + gid_valid = (gid_valid >> 8); + } else + p_beamformee_entry->gid_valid[i] = 0; + } + for (i = 0; i < 16; i++) { + if (i < 4) + p_beamformee_entry->user_position[i] = (u8)((user_position_l >> (i * 8)) & 0xFF); + else if (i < 8) + p_beamformee_entry->user_position[i] = (u8)((user_position_h >> ((i - 4) * 8)) & 0xFF); + else + p_beamformee_entry->user_position[i] = 0; + } + + /*Sounding protocol control*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8822B, 0xDB); + + /*select MU STA table*/ + beamforming_info->reg_mu_tx_ctrl &= ~(BIT(8) | BIT(9) | BIT(10)); + beamforming_info->reg_mu_tx_ctrl |= (p_beamformee_entry->mu_reg_index << 8) & (BIT(8) | BIT(9) | BIT(10)); + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); + + odm_set_bb_reg(dm, R_0x14c4, MASKDWORD, 0); /*Reset gid_valid table*/ + odm_set_bb_reg(dm, R_0x14c8, MASKDWORD, user_position_l); + odm_set_bb_reg(dm, R_0x14cc, MASKDWORD, user_position_h); + + /*set validity of MU STAs*/ + beamforming_info->reg_mu_tx_ctrl &= 0xFFFFFFC0; + beamforming_info->reg_mu_tx_ctrl |= beamforming_info->beamformee_mu_reg_maping & 0x3F; + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); + + PHYDM_DBG(dm, DBG_TXBF, + "@%s, reg_mu_tx_ctrl = 0x%x, user_position_l = 0x%x, user_position_h = 0x%x\n", + __func__, beamforming_info->reg_mu_tx_ctrl, + user_position_l, user_position_h); + + value16 = odm_read_2byte(dm, mu_reg[p_beamformee_entry->mu_reg_index]); + value16 &= 0xFE00; /*@Clear PAID*/ + value16 |= BIT(9); /*@Enable MU BFee*/ + value16 |= p_beamformee_entry->p_aid; + odm_write_2byte(dm, mu_reg[p_beamformee_entry->mu_reg_index], value16); + + /* @0x42C[30] = 1 (0: from Tx desc, 1: from 0x45F) */ + u1b_tmp = odm_read_1byte(dm, REG_TXBF_CTRL_8822B + 3); + u1b_tmp |= 0xD0; /* Set bit 28, 30, 31 to 3b'111*/ + odm_write_1byte(dm, REG_TXBF_CTRL_8822B + 3, u1b_tmp); + /* Set NDPA to 6M*/ + odm_write_1byte(dm, REG_NDPA_RATE_8822B, 0x4); + + u1b_tmp = odm_read_1byte(dm, REG_NDPA_OPT_CTRL_8822B); + u1b_tmp &= 0xFC; /* @Clear bit 0, 1*/ + odm_write_1byte(dm, REG_NDPA_OPT_CTRL_8822B, u1b_tmp); + + u4b_tmp = odm_read_4byte(dm, REG_SND_PTCL_CTRL_8822B); + u4b_tmp = ((u4b_tmp & 0xFF0000FF) | 0x020200); /* Set [23:8] to 0x0202*/ + odm_write_4byte(dm, REG_SND_PTCL_CTRL_8822B, u4b_tmp); + + /* Set 0x6A0[14] = 1 to accept action_no_ack */ + u1b_tmp = odm_read_1byte(dm, REG_RXFLTMAP0_8822B + 1); + u1b_tmp |= 0x40; + odm_write_1byte(dm, REG_RXFLTMAP0_8822B + 1, u1b_tmp); + /* @End of MAC registers setting */ + + hal_txbf_8822b_rf_mode(dm, beamforming_info, bfee_idx); +#if (SUPPORT_MU_BF == 1) + /*Special for plugfest*/ + delay_ms(50); /* wait for 4-way handshake ending*/ + send_sw_vht_gid_mgnt_frame(dm, p_beamformee_entry->mac_addr, bfee_idx); +#endif + + phydm_beamforming_notify(dm); +#if 1 + { + u32 ctrl_info_offset, index; + /*Set Ctrl Info*/ + odm_write_2byte(dm, 0x140, 0x660); + ctrl_info_offset = 0x8000 + 32 * p_beamformee_entry->mac_id; + /*Reset Ctrl Info*/ + for (index = 0; index < 8; index++) + odm_write_4byte(dm, ctrl_info_offset + index * 4, 0); + + odm_write_4byte(dm, ctrl_info_offset, (p_beamformee_entry->mu_reg_index + 1) << 16); + odm_write_1byte(dm, 0x81, 0x80); /*RPTBUF ready*/ + + PHYDM_DBG(dm, DBG_TXBF, + "@%s, mac_id = %d, ctrl_info_offset = 0x%x, mu_reg_index = %x\n", + __func__, p_beamformee_entry->mac_id, + ctrl_info_offset, + p_beamformee_entry->mu_reg_index); + } +#endif + } +} + +void hal_txbf_8822b_leave( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMER_ENTRY *beamformer_entry; + struct _RT_BEAMFORMEE_ENTRY *p_beamformee_entry; + u32 mu_reg[6] = {0x1684, 0x1686, 0x1688, 0x168a, 0x168c, 0x168e}; + + if (idx < BEAMFORMER_ENTRY_NUM) { + beamformer_entry = &beamforming_info->beamformer_entry[idx]; + p_beamformee_entry = &beamforming_info->beamformee_entry[idx]; + } else + return; + + /*@Clear P_AID of Beamformee*/ + /*@Clear MAC address of Beamformer*/ + /*@Clear Associated Bfmee Sel*/ + + if (beamformer_entry->beamform_entry_cap == BEAMFORMING_CAP_NONE) { + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8822B, 0xD8); + if (beamformer_entry->is_mu_ap == 0) { /*SU BFer */ + if (beamformer_entry->su_reg_index == 0) { + odm_write_4byte(dm, REG_ASSOCIATED_BFMER0_INFO_8822B, 0); + odm_write_2byte(dm, REG_ASSOCIATED_BFMER0_INFO_8822B + 4, 0); + odm_write_2byte(dm, REG_TX_CSI_RPT_PARAM_BW20_8822B, 0); + } else { + odm_write_4byte(dm, REG_ASSOCIATED_BFMER1_INFO_8822B, 0); + odm_write_2byte(dm, REG_ASSOCIATED_BFMER1_INFO_8822B + 4, 0); + odm_write_2byte(dm, REG_TX_CSI_RPT_PARAM_BW20_8822B + 2, 0); + } + beamforming_info->beamformer_su_reg_maping &= ~(BIT(beamformer_entry->su_reg_index)); + beamformer_entry->su_reg_index = 0xFF; + } else { /*@MU BFer */ + /*set validity of MU STA0 and MU STA1*/ + beamforming_info->reg_mu_tx_ctrl &= 0xFFFFFFC0; + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); + + odm_memory_set(dm, beamformer_entry->gid_valid, 0, 8); + odm_memory_set(dm, beamformer_entry->user_position, 0, 16); + beamformer_entry->is_mu_ap = false; + } + } + + if (p_beamformee_entry->beamform_entry_cap == BEAMFORMING_CAP_NONE) { + hal_txbf_8822b_rf_mode(dm, beamforming_info, idx); + if (p_beamformee_entry->is_mu_sta == 0) { /*SU BFee*/ + if (p_beamformee_entry->su_reg_index == 0) { + odm_write_2byte(dm, REG_TXBF_CTRL_8822B, 0x0); + odm_write_1byte(dm, REG_TXBF_CTRL_8822B + 3, odm_read_1byte(dm, REG_TXBF_CTRL_8822B + 3) | BIT(4) | BIT(6) | BIT(7)); + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8822B, 0); + } else { + odm_write_2byte(dm, REG_TXBF_CTRL_8822B + 2, 0x0 | BIT(14) | BIT(15) | BIT(12)); + + odm_write_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8822B + 2, + odm_read_2byte(dm, REG_ASSOCIATED_BFMEE_SEL_8822B + 2) & 0x60); + } + beamforming_info->beamformee_su_reg_maping &= ~(BIT(p_beamformee_entry->su_reg_index)); + p_beamformee_entry->su_reg_index = 0xFF; + } else { /*@MU BFee */ + /*@Disable sending NDPA & BF-rpt-poll to this BFee*/ + odm_write_2byte(dm, mu_reg[p_beamformee_entry->mu_reg_index], 0); + /*set validity of MU STA*/ + beamforming_info->reg_mu_tx_ctrl &= ~(BIT(p_beamformee_entry->mu_reg_index)); + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); + + p_beamformee_entry->is_mu_sta = false; + beamforming_info->beamformee_mu_reg_maping &= ~(BIT(p_beamformee_entry->mu_reg_index)); + p_beamformee_entry->mu_reg_index = 0xFF; + } + } +} + +/***********SU & MU BFee Entry Only when souding done****************/ +void hal_txbf_8822b_status( + void *dm_void, + u8 beamform_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 beam_ctrl_val, tmp_val; + u32 beam_ctrl_reg; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry; + boolean is_mu_sounding = beamforming_info->is_mu_sounding, is_bitmap_ready = false; + u16 bitmap; + u8 idx, gid, i; + u8 id1, id0; + u32 gid_valid[6] = {0}; + u32 value32; + boolean is_sounding_success[6] = {false}; + + if (beamform_idx < BEAMFORMEE_ENTRY_NUM) + beamform_entry = &beamforming_info->beamformee_entry[beamform_idx]; + else + return; + + /*SU sounding done */ + if (is_mu_sounding == false) { + if (phydm_acting_determine(dm, phydm_acting_as_ibss)) + beam_ctrl_val = beamform_entry->mac_id; + else + beam_ctrl_val = beamform_entry->p_aid; + + PHYDM_DBG(dm, DBG_TXBF, + "@%s, beamform_entry.beamform_entry_state = %d", + __func__, beamform_entry->beamform_entry_state); + + if (beamform_entry->su_reg_index == 0) + beam_ctrl_reg = REG_TXBF_CTRL_8822B; + else { + beam_ctrl_reg = REG_TXBF_CTRL_8822B + 2; + beam_ctrl_val |= BIT(12) | BIT(14) | BIT(15); + } + + if (beamform_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED) { + if (beamform_entry->sound_bw == CHANNEL_WIDTH_20) + beam_ctrl_val |= BIT(9); + else if (beamform_entry->sound_bw == CHANNEL_WIDTH_40) + beam_ctrl_val |= (BIT(9) | BIT(10)); + else if (beamform_entry->sound_bw == CHANNEL_WIDTH_80) + beam_ctrl_val |= (BIT(9) | BIT(10) | BIT(11)); + } else { + PHYDM_DBG(dm, DBG_TXBF, "@%s, Don't apply Vmatrix", + __func__); + beam_ctrl_val &= ~(BIT(9) | BIT(10) | BIT(11)); + } + + odm_write_2byte(dm, beam_ctrl_reg, beam_ctrl_val); + /*@disable NDP packet use beamforming */ + tmp_val = odm_read_2byte(dm, REG_TXBF_CTRL_8822B); + odm_write_2byte(dm, REG_TXBF_CTRL_8822B, tmp_val | BIT(15)); + } else { + PHYDM_DBG(dm, DBG_TXBF, "@%s, MU Sounding Done\n", __func__); + /*@MU sounding done */ + if (1) { /* @(beamform_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED) { */ + PHYDM_DBG(dm, DBG_TXBF, + "@%s, BEAMFORMING_ENTRY_STATE_PROGRESSED\n", + __func__); + + value32 = odm_get_bb_reg(dm, R_0x1684, MASKDWORD); + is_sounding_success[0] = (value32 & BIT(10)) ? 1 : 0; + is_sounding_success[1] = (value32 & BIT(26)) ? 1 : 0; + value32 = odm_get_bb_reg(dm, R_0x1688, MASKDWORD); + is_sounding_success[2] = (value32 & BIT(10)) ? 1 : 0; + is_sounding_success[3] = (value32 & BIT(26)) ? 1 : 0; + value32 = odm_get_bb_reg(dm, R_0x168c, MASKDWORD); + is_sounding_success[4] = (value32 & BIT(10)) ? 1 : 0; + is_sounding_success[5] = (value32 & BIT(26)) ? 1 : 0; + + PHYDM_DBG(dm, DBG_TXBF, + "@%s, is_sounding_success STA1:%d, STA2:%d, STA3:%d, STA4:%d, STA5:%d, STA6:%d\n", + __func__, is_sounding_success[0], + is_sounding_success[1], + is_sounding_success[2], + is_sounding_success[3], + is_sounding_success[4], + is_sounding_success[5]); + + value32 = odm_get_bb_reg(dm, R_0xf4c, 0xFFFF0000); + /* odm_set_bb_reg(dm, R_0x19e0, MASKHWORD, 0xFFFF);Let MAC ignore bitmap */ + + is_bitmap_ready = (boolean)((value32 & BIT(15)) >> 15); + bitmap = (u16)(value32 & 0x3FFF); + + for (idx = 0; idx < 15; idx++) { + if (idx < 5) { /*@bit0~4*/ + id0 = 0; + id1 = (u8)(idx + 1); + } else if (idx < 9) { /*@bit5~8*/ + id0 = 1; + id1 = (u8)(idx - 3); + } else if (idx < 12) { /*@bit9~11*/ + id0 = 2; + id1 = (u8)(idx - 6); + } else if (idx < 14) { /*@bit12~13*/ + id0 = 3; + id1 = (u8)(idx - 8); + } else { /*@bit14*/ + id0 = 4; + id1 = (u8)(idx - 9); + } + if (bitmap & BIT(idx)) { + /*Pair 1*/ + gid = (idx << 1) + 1; + gid_valid[id0] |= (BIT(gid)); + gid_valid[id1] |= (BIT(gid)); + /*Pair 2*/ + gid += 1; + gid_valid[id0] |= (BIT(gid)); + gid_valid[id1] |= (BIT(gid)); + } else { + /*Pair 1*/ + gid = (idx << 1) + 1; + gid_valid[id0] &= ~(BIT(gid)); + gid_valid[id1] &= ~(BIT(gid)); + /*Pair 2*/ + gid += 1; + gid_valid[id0] &= ~(BIT(gid)); + gid_valid[id1] &= ~(BIT(gid)); + } + } + + for (i = 0; i < BEAMFORMEE_ENTRY_NUM; i++) { + beamform_entry = &beamforming_info->beamformee_entry[i]; + if (beamform_entry->is_mu_sta && beamform_entry->mu_reg_index < 6) { + value32 = gid_valid[beamform_entry->mu_reg_index]; + for (idx = 0; idx < 4; idx++) { + beamform_entry->gid_valid[idx] = (u8)(value32 & 0xFF); + value32 = (value32 >> 8); + } + } + } + + for (idx = 0; idx < 6; idx++) { + beamforming_info->reg_mu_tx_ctrl &= ~(BIT(8) | BIT(9) | BIT(10)); + beamforming_info->reg_mu_tx_ctrl |= ((idx << 8) & (BIT(8) | BIT(9) | BIT(10))); + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); + odm_set_mac_reg(dm, R_0x14c4, MASKDWORD, gid_valid[idx]); /*set MU STA gid valid table*/ + } + + /*@Enable TxMU PPDU*/ + if (beamforming_info->dbg_disable_mu_tx == false) + beamforming_info->reg_mu_tx_ctrl |= BIT(7); + else + beamforming_info->reg_mu_tx_ctrl &= ~BIT(7); + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); + } + } +} + +/*Only used for MU BFer Entry when get GID management frame (self is as MU STA)*/ +void hal_txbf_8822b_config_gtab( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMER_ENTRY *beamformer_entry = NULL; + u32 gid_valid = 0, user_position_l = 0, user_position_h = 0, i; + + if (beamforming_info->mu_ap_index < BEAMFORMER_ENTRY_NUM) + beamformer_entry = &beamforming_info->beamformer_entry[beamforming_info->mu_ap_index]; + else + return; + + PHYDM_DBG(dm, DBG_TXBF, "%s==>\n", __func__); + + /*@For GID 0~31*/ + for (i = 0; i < 4; i++) + gid_valid |= (beamformer_entry->gid_valid[i] << (i << 3)); + for (i = 0; i < 8; i++) { + if (i < 4) + user_position_l |= (beamformer_entry->user_position[i] << (i << 3)); + else + user_position_h |= (beamformer_entry->user_position[i] << ((i - 4) << 3)); + } + /*select MU STA0 table*/ + beamforming_info->reg_mu_tx_ctrl &= ~(BIT(8) | BIT(9) | BIT(10)); + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); + odm_set_bb_reg(dm, R_0x14c4, MASKDWORD, gid_valid); + odm_set_bb_reg(dm, R_0x14c8, MASKDWORD, user_position_l); + odm_set_bb_reg(dm, R_0x14cc, MASKDWORD, user_position_h); + + PHYDM_DBG(dm, DBG_TXBF, + "%s: STA0: gid_valid = 0x%x, user_position_l = 0x%x, user_position_h = 0x%x\n", + __func__, gid_valid, user_position_l, user_position_h); + + gid_valid = 0; + user_position_l = 0; + user_position_h = 0; + + /*@For GID 32~64*/ + for (i = 4; i < 8; i++) + gid_valid |= (beamformer_entry->gid_valid[i] << ((i - 4) << 3)); + for (i = 8; i < 16; i++) { + if (i < 4) + user_position_l |= (beamformer_entry->user_position[i] << ((i - 8) << 3)); + else + user_position_h |= (beamformer_entry->user_position[i] << ((i - 12) << 3)); + } + /*select MU STA1 table*/ + beamforming_info->reg_mu_tx_ctrl &= ~(BIT(8) | BIT(9) | BIT(10)); + beamforming_info->reg_mu_tx_ctrl |= BIT(8); + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); + odm_set_bb_reg(dm, R_0x14c4, MASKDWORD, gid_valid); + odm_set_bb_reg(dm, R_0x14c8, MASKDWORD, user_position_l); + odm_set_bb_reg(dm, R_0x14cc, MASKDWORD, user_position_h); + + PHYDM_DBG(dm, DBG_TXBF, + "%s: STA1: gid_valid = 0x%x, user_position_l = 0x%x, user_position_h = 0x%x\n", + __func__, gid_valid, user_position_l, user_position_h); + + /* Set validity of MU STA0 and MU STA1*/ + beamforming_info->reg_mu_tx_ctrl &= 0xFFFFFFC0; + beamforming_info->reg_mu_tx_ctrl |= 0x3; /* STA0, STA1*/ + odm_write_4byte(dm, 0x14c0, beamforming_info->reg_mu_tx_ctrl); +} + +#if 0 +/*This function translate the bitmap to GTAB*/ +void +haltxbf8822b_gtab_translation( + struct dm_struct *dm +) +{ + u8 idx, gid; + u8 id1, id0; + u32 gid_valid[6] = {0}; + u32 user_position_lsb[6] = {0}; + u32 user_position_msb[6] = {0}; + + for (idx = 0; idx < 15; idx++) { + if (idx < 5) {/*@bit0~4*/ + id0 = 0; + id1 = (u8)(idx + 1); + } else if (idx < 9) { /*@bit5~8*/ + id0 = 1; + id1 = (u8)(idx - 3); + } else if (idx < 12) { /*@bit9~11*/ + id0 = 2; + id1 = (u8)(idx - 6); + } else if (idx < 14) { /*@bit12~13*/ + id0 = 3; + id1 = (u8)(idx - 8); + } else { /*@bit14*/ + id0 = 4; + id1 = (u8)(idx - 9); + } + + /*Pair 1*/ + gid = (idx << 1) + 1; + gid_valid[id0] |= (1 << gid); + gid_valid[id1] |= (1 << gid); + if (gid < 16) { + /*user_position_lsb[id0] |= (0 << (gid << 1));*/ + user_position_lsb[id1] |= (1 << (gid << 1)); + } else { + /*user_position_msb[id0] |= (0 << ((gid - 16) << 1));*/ + user_position_msb[id1] |= (1 << ((gid - 16) << 1)); + } + + /*Pair 2*/ + gid += 1; + gid_valid[id0] |= (1 << gid); + gid_valid[id1] |= (1 << gid); + if (gid < 16) { + user_position_lsb[id0] |= (1 << (gid << 1)); + /*user_position_lsb[id1] |= (0 << (gid << 1));*/ + } else { + user_position_msb[id0] |= (1 << ((gid - 16) << 1)); + /*user_position_msb[id1] |= (0 << ((gid - 16) << 1));*/ + } + } + + + for (idx = 0; idx < 6; idx++) { + /*@dbg_print("gid_valid[%d] = 0x%x\n", idx, gid_valid[idx]); + dbg_print("user_position[%d] = 0x%x %x\n", idx, user_position_msb[idx], user_position_lsb[idx]);*/ + } +} +#endif + +void hal_txbf_8822b_fw_txbf( + void *dm_void, + u8 idx) +{ +#if 0 + struct _RT_BEAMFORMING_INFO *beam_info = GET_BEAMFORM_INFO(adapter); + struct _RT_BEAMFORMEE_ENTRY *p_beam_entry = beam_info->beamformee_entry + idx; + + if (p_beam_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSING) + hal_txbf_8822b_download_ndpa(adapter, idx); + + hal_txbf_8822b_fw_txbf_cmd(adapter); +#endif +} + +#endif + +#if (defined(CONFIG_BB_TXBF_API)) +/*this function is only used for BFer*/ +void phydm_8822btxbf_rfmode(void *dm_void, u8 su_bfee_cnt, u8 mu_bfee_cnt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i; + + if (dm->rf_type == RF_1T1R) + return; + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + for (i = RF_PATH_A; i <= RF_PATH_B; i++) { + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, BIT(19), 0x1); /*RF mode table write enable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x33, 0xF, 3); /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3e, 0xfffff, 0x00036); /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3f, 0xfffff, 0x5AFCE); /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, BIT(19), 0x0); /*RF mode table write disable*/ + } + } + + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, BIT(30), 1); /*@if Nsts > Nc, don't apply V matrix*/ + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*@for 8814 19ac(idx 1), 19b4(idx 0), different Tx ant setting*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, BIT(28) | BIT29, 0x2); /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, BIT(31), 1); /*@ignore user since 8822B only 2Tx*/ + + /*Nsts = 2 AB*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, 0xffff, 0x0433); + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8822B, 0xfff00000, 0x043); + + } else { + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, BIT(28) | BIT29, 0x0); /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, REG_BB_TXBF_ANT_SET_BF1_8822B, BIT(31), 0); /*@ignore user since 8822B only 2Tx*/ + + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_1_8822B, 0xfff00000, 0x1); /*@1SS by path-A*/ + odm_set_bb_reg(dm, REG_BB_TX_PATH_SEL_2_8822B, MASKLWORD, 0x430); /*@2SS by path-A,B*/ + } +} + +/*this function is for BFer bug workaround*/ +void phydm_8822b_sutxbfer_workaroud(void *dm_void, boolean enable_su_bfer, + u8 nc, u8 nr, u8 ng, u8 CB, u8 BW, + boolean is_vht) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (enable_su_bfer) { + odm_set_bb_reg(dm, R_0x19f8, BIT(22) | BIT(21) | BIT(20), 0x1); + odm_set_bb_reg(dm, R_0x19f8, BIT(25) | BIT(24) | BIT(23), 0x0); + odm_set_bb_reg(dm, R_0x19f8, BIT(16), 0x1); + + if (is_vht) + odm_set_bb_reg(dm, R_0x19f0, BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0), 0x1f); + else + odm_set_bb_reg(dm, R_0x19f0, BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0), 0x22); + + odm_set_bb_reg(dm, R_0x19f0, BIT(7) | BIT(6), nc); + odm_set_bb_reg(dm, R_0x19f0, BIT(9) | BIT(8), nr); + odm_set_bb_reg(dm, R_0x19f0, BIT(11) | BIT(10), ng); + odm_set_bb_reg(dm, R_0x19f0, BIT(13) | BIT(12), CB); + + odm_set_bb_reg(dm, R_0xb58, BIT(3) | BIT(2), BW); + odm_set_bb_reg(dm, R_0xb58, BIT(7) | BIT(6) | BIT(5) | BIT(4), 0x0); + odm_set_bb_reg(dm, R_0xb58, BIT(9) | BIT(8), BW); + odm_set_bb_reg(dm, R_0xb58, BIT(13) | BIT(12) | BIT(11) | BIT(10), 0x0); + } else { + odm_set_bb_reg(dm, R_0x19f8, BIT(16), 0x0); + } + + PHYDM_DBG(dm, DBG_TXBF, "[%s] enable_su_bfer = %d, is_vht = %d\n", + __func__, enable_su_bfer, is_vht); + PHYDM_DBG(dm, DBG_TXBF, + "[%s] nc = %d, nr = %d, ng = %d, CB = %d, BW = %d\n", + __func__, nc, nr, ng, CB, BW); +} +#endif +#endif /* @(RTL8822B_SUPPORT == 1)*/ diff --git a/hal/phydm/txbf/haltxbf8822b.h b/hal/phydm/txbf/haltxbf8822b.h new file mode 100644 index 0000000..552fba2 --- /dev/null +++ b/hal/phydm/txbf/haltxbf8822b.h @@ -0,0 +1,78 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __HAL_TXBF_8822B_H__ +#define __HAL_TXBF_8822B_H__ + +#if (RTL8822B_SUPPORT == 1) +#ifdef PHYDM_BEAMFORMING_SUPPORT + +void hal_txbf_8822b_enter( + void *dm_void, + u8 idx); + +void hal_txbf_8822b_leave( + void *dm_void, + u8 idx); + +void hal_txbf_8822b_status( + void *dm_void, + u8 beamform_idx); + +void hal_txbf_8822b_config_gtab( + void *dm_void); + +void hal_txbf_8822b_fw_txbf( + void *dm_void, + u8 idx); +#else +#define hal_txbf_8822b_enter(dm_void, idx) +#define hal_txbf_8822b_leave(dm_void, idx) +#define hal_txbf_8822b_status(dm_void, idx) +#define hal_txbf_8822b_fw_txbf(dm_void, idx) +#define hal_txbf_8822b_config_gtab(dm_void) + +#endif + +#if (defined(CONFIG_BB_TXBF_API)) +void phydm_8822btxbf_rfmode(void *dm_void, u8 su_bfee_cnt, u8 mu_bfee_cnt); + +void phydm_8822b_sutxbfer_workaroud(void *dm_void, boolean enable_su_bfer, + u8 nc, u8 nr, u8 ng, u8 CB, u8 BW, + boolean is_vht); + +#else +#define phydm_8822btxbf_rfmode(dm_void, su_bfee_cnt, mu_bfee_cnt) +#define phydm_8822b_sutxbfer_workaroud(dm_void, enable_su_bfer, nc, nr, ng, CB, BW, is_vht) +#endif + +#else +#define hal_txbf_8822b_enter(dm_void, idx) +#define hal_txbf_8822b_leave(dm_void, idx) +#define hal_txbf_8822b_status(dm_void, idx) +#define hal_txbf_8822b_fw_txbf(dm_void, idx) +#define hal_txbf_8822b_config_gtab(dm_void) + +#endif +#endif diff --git a/hal/phydm/txbf/haltxbfinterface.c b/hal/phydm/txbf/haltxbfinterface.c new file mode 100644 index 0000000..c125fec --- /dev/null +++ b/hal/phydm/txbf/haltxbfinterface.c @@ -0,0 +1,1484 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/************************************************************* + * Description: + * + * This file is for TXBF interface mechanism + * + ************************************************************/ +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) +void beamforming_gid_paid( + void *adapter, + PRT_TCB tcb) +{ + u8 RA[6] = {0}; + u8 *p_header = GET_FRAME_OF_FIRST_FRAG(adapter, tcb); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + + if (((PADAPTER)adapter)->HardwareType < HARDWARE_TYPE_RTL8192EE) + return; + else if (IS_WIRELESS_MODE_N((PADAPTER)adapter) == false) + return; + +#if (SUPPORT_MU_BF == 1) + if (tcb->tx_bf_pkt_type == RT_BF_PKT_TYPE_BROADCAST_NDPA) { /* @MU NDPA */ +#else + if (0) { +#endif + /* @Fill G_ID and P_AID */ + tcb->G_ID = 63; + if (beam_info->first_mu_bfee_index < BEAMFORMEE_ENTRY_NUM) { + tcb->P_AID = beam_info->beamformee_entry[beam_info->first_mu_bfee_index].p_aid; + RT_DISP(FBEAM, FBEAM_FUN, ("[David]@%s End, G_ID=0x%X, P_AID=0x%X\n", __func__, tcb->G_ID, tcb->P_AID)); + } + } else { + GET_80211_HDR_ADDRESS1(p_header, &RA); + + /* VHT SU PPDU carrying one or more group addressed MPDUs or */ + /* Transmitting a VHT NDP intended for multiple recipients */ + if (MacAddr_isBcst(RA) || MacAddr_isMulticast(RA) || tcb->macId == MAC_ID_STATIC_FOR_BROADCAST_MULTICAST) { + tcb->G_ID = 63; + tcb->P_AID = 0; + } else if (ACTING_AS_AP(adapter)) { + u16 AID = (u16)(MacIdGetOwnerAssociatedClientAID(adapter, tcb->macId) & 0x1ff); /*@AID[0:8]*/ + + /*RT_DISP(FBEAM, FBEAM_FUN, ("@%s tcb->mac_id=0x%X, AID=0x%X\n", __func__, tcb->mac_id, AID));*/ + tcb->G_ID = 63; + + if (AID == 0) /*@A PPDU sent by an AP to a non associated STA*/ + tcb->P_AID = 0; + else { /*Sent by an AP and addressed to a STA associated with that AP*/ + u16 BSSID = 0; + GET_80211_HDR_ADDRESS2(p_header, &RA); + BSSID = ((RA[5] & 0xf0) >> 4) ^ (RA[5] & 0xf); /*@BSSID[44:47] xor BSSID[40:43]*/ + tcb->P_AID = (AID + BSSID * 32) & 0x1ff; /*@(dec(A) + dec(B)*32) mod 512*/ + } + } else if (ACTING_AS_IBSS(((PADAPTER)adapter))) { + tcb->G_ID = 63; + /*P_AID for infrasturcture mode; MACID for ad-hoc mode. */ + tcb->P_AID = tcb->macId; + } else if (MgntLinkStatusQuery(adapter)) { /*@Addressed to AP*/ + tcb->G_ID = 0; + GET_80211_HDR_ADDRESS1(p_header, &RA); + tcb->P_AID = RA[5]; /*RA[39:47]*/ + tcb->P_AID = (tcb->P_AID << 1) | (RA[4] >> 7); + } else { + tcb->G_ID = 63; + tcb->P_AID = 0; + } + /*RT_DISP(FBEAM, FBEAM_FUN, ("[David]@%s End, G_ID=0x%X, P_AID=0x%X\n", __func__, tcb->G_ID, tcb->P_AID));*/ + } +} + +enum rt_status +beamforming_get_report_frame( + void *adapter, + PRT_RFD rfd, + POCTET_STRING p_pdu_os) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA((PADAPTER)adapter); + struct dm_struct *dm = &hal_data->DM_OutSrc; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = NULL; + u8 *p_mimo_ctrl_field, p_csi_matrix; + u8 idx, nc, nr, CH_W; + u16 csi_matrix_len = 0; + + ACT_PKT_TYPE pkt_type = ACT_PKT_TYPE_UNKNOWN; + + /* @Memory comparison to see if CSI report is the same with previous one */ + beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, Frame_Addr2(*p_pdu_os), &idx); + + if (beamform_entry == NULL) { + PHYDM_DBG(dm, DBG_TXBF, "%s: Cannot find entry by addr\n", + __func__); + return RT_STATUS_FAILURE; + } + + pkt_type = PacketGetActionFrameType(p_pdu_os); + + /* @-@ Modified by David */ + if (pkt_type == ACT_PKT_VHT_COMPRESSED_BEAMFORMING) { + p_mimo_ctrl_field = p_pdu_os->Octet + 26; + nc = ((*p_mimo_ctrl_field) & 0x7) + 1; + nr = (((*p_mimo_ctrl_field) & 0x38) >> 3) + 1; + CH_W = (((*p_mimo_ctrl_field) & 0xC0) >> 6); + /*p_csi_matrix = p_mimo_ctrl_field + 3 + nc;*/ /* 24+(1+1+3)+2 MAC header+(Category+ActionCode+MIMOControlField) +SNR(nc=2) */ + csi_matrix_len = p_pdu_os->Length - 26 - 3 - nc; + } else if (pkt_type == ACT_PKT_HT_COMPRESSED_BEAMFORMING) { + p_mimo_ctrl_field = p_pdu_os->Octet + 26; + nc = ((*p_mimo_ctrl_field) & 0x3) + 1; + nr = (((*p_mimo_ctrl_field) & 0xC) >> 2) + 1; + CH_W = (((*p_mimo_ctrl_field) & 0x10) >> 4); + /*p_csi_matrix = p_mimo_ctrl_field + 6 + nr;*/ /* 24+(1+1+6)+2 MAC header+(Category+ActionCode+MIMOControlField) +SNR(nc=2) */ + csi_matrix_len = p_pdu_os->Length - 26 - 6 - nr; + } else + return RT_STATUS_SUCCESS; + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] idx=%d, pkt type=%d, nc=%d, nr=%d, CH_W=%d\n", __func__, + idx, pkt_type, nc, nr, CH_W); + + return RT_STATUS_SUCCESS; +} + +void construct_ht_ndpa_packet( + // 2017/11 MH PHYDM compile. But why need to use windows maco? + // For all linux code, it should be useless? + //void *adapter = dm->adapter; + ADAPTER * adapter, + //void *adapter, + u8 *RA, + u8 *buffer, + u32 *p_length, + enum channel_width BW) +{ + u16 duration = 0; + PMGNT_INFO mgnt_info = &(((PADAPTER)adapter)->MgntInfo); + //PMGNT_INFO mgnt_info = &((MGNT_INFO)(((PADAPTER)adapter)->MgntInfo)); + OCTET_STRING p_ndpa_frame, action_content; + u8 action_hdr[4] = {ACT_CAT_VENDOR, 0x00, 0xe0, 0x4c}; + + PlatformZeroMemory(buffer, 32); + + SET_80211_HDR_FRAME_CONTROL(buffer, 0); + + SET_80211_HDR_ORDER(buffer, 1); + SET_80211_HDR_TYPE_AND_SUBTYPE(buffer, Type_Action_No_Ack); + + SET_80211_HDR_ADDRESS1(buffer, RA); + SET_80211_HDR_ADDRESS2(buffer, ((PADAPTER)adapter)->CurrentAddress); + SET_80211_HDR_ADDRESS3(buffer, ((PMGNT_INFO)mgnt_info)->Bssid); + + duration = 2 * a_SifsTime + 40; + + if (BW == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + + SET_80211_HDR_DURATION(buffer, duration); + + /* @HT control field */ + SET_HT_CTRL_CSI_STEERING(buffer + sMacHdrLng, 3); + SET_HT_CTRL_NDP_ANNOUNCEMENT(buffer + sMacHdrLng, 1); + + FillOctetString(p_ndpa_frame, buffer, sMacHdrLng + sHTCLng); + + FillOctetString(action_content, action_hdr, 4); + PacketAppendData(&p_ndpa_frame, action_content); + + *p_length = 32; +} + +boolean +send_fw_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + PRT_TCB tcb; + PRT_TX_LOCAL_BUFFER p_buf; + boolean ret = true; + u32 buf_len; + u8 *buf_addr; + u8 desc_len = 0, idx = 0, ndp_tx_rate; + void *p_def_adapter = GetDefaultAdapter(((PADAPTER)adapter)); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (beamform_entry == NULL) + return false; + + ndp_tx_rate = beamforming_get_htndp_tx_rate(dm, beamform_entry->comp_steering_num_of_bfer); + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + PlatformAcquireSpinLock(adapter, RT_TX_SPINLOCK); + + if (MgntGetFWBuffer(p_def_adapter, &tcb, &p_buf)) { +#if (DEV_BUS_TYPE != RT_PCI_INTERFACE) + desc_len = ((PADAPTER)adapter)->HWDescHeadLength - hal_data->USBALLDummyLength; +#endif + buf_addr = p_buf->Buffer.VirtualAddress + desc_len; + + construct_ht_ndpa_packet( + adapter, + RA, + buf_addr, + &buf_len, + BW); + + tcb->PacketLength = buf_len + desc_len; + + tcb->bTxEnableSwCalcDur = true; + + tcb->BWOfPacket = BW; + + if (ACTING_AS_IBSS(((PADAPTER)adapter)) || ACTING_AS_AP(((PADAPTER)adapter))) + tcb->G_ID = 63; + + tcb->P_AID = beamform_entry->p_aid; + tcb->DataRate = ndp_tx_rate; /*rate of NDP decide by nr*/ + + ((PADAPTER)adapter)->HalFunc.CmdSendPacketHandler(((PADAPTER)adapter), tcb, p_buf, tcb->PacketLength, DESC_PACKET_TYPE_NORMAL, false); + } else + ret = false; + + PlatformReleaseSpinLock(adapter, RT_TX_SPINLOCK); + + if (ret) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "", p_buf->Buffer.VirtualAddress, tcb->PacketLength); + + return ret; +} + +boolean +send_sw_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + PRT_TCB tcb; + PRT_TX_LOCAL_BUFFER p_buf; + boolean ret = true; + u8 idx = 0, ndp_tx_rate = 0; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + ndp_tx_rate = beamforming_get_htndp_tx_rate(dm, beamform_entry->comp_steering_num_of_bfer); + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + + PlatformAcquireSpinLock(adapter, RT_TX_SPINLOCK); + + if (MgntGetBuffer(adapter, &tcb, &p_buf)) { + construct_ht_ndpa_packet( + adapter, + RA, + p_buf->Buffer.VirtualAddress, + &tcb->PacketLength, + BW); + + tcb->bTxEnableSwCalcDur = true; + + tcb->BWOfPacket = BW; + + MgntSendPacket(adapter, tcb, p_buf, tcb->PacketLength, NORMAL_QUEUE, ndp_tx_rate); + } else + ret = false; + + PlatformReleaseSpinLock(adapter, RT_TX_SPINLOCK); + + if (ret) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "", p_buf->Buffer.VirtualAddress, tcb->PacketLength); + + return ret; +} + +void construct_vht_ndpa_packet( + struct dm_struct *dm, + u8 *RA, + u16 AID, + u8 *buffer, + u32 *p_length, + enum channel_width BW) +{ + u16 duration = 0; + u8 sequence = 0; + u8 *p_ndpa_frame = buffer; + struct _RT_NDPA_STA_INFO sta_info; + // 2017/11 MH PHYDM compile. But why need to use windows maco? + // For all linux code, it should be useless? + //void *adapter = dm->adapter; + ADAPTER * adapter = (PADAPTER)(dm->adapter); + u8 idx = 0; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + /* @Frame control. */ + SET_80211_HDR_FRAME_CONTROL(p_ndpa_frame, 0); + SET_80211_HDR_TYPE_AND_SUBTYPE(p_ndpa_frame, Type_NDPA); + + SET_80211_HDR_ADDRESS1(p_ndpa_frame, RA); + SET_80211_HDR_ADDRESS2(p_ndpa_frame, beamform_entry->my_mac_addr); + + // 2017/11 MH PHYDM compile. But why need to use windows maco? + // For all linux code, it should be useless? + duration = 2 * a_SifsTime + 44; + + if (BW == CHANNEL_WIDTH_80) + duration += 40; + else if (BW == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + + SET_80211_HDR_DURATION(p_ndpa_frame, duration); + + sequence = *(dm->sounding_seq) << 2; + odm_move_memory(dm, p_ndpa_frame + 16, &sequence, 1); + + if (phydm_acting_determine(dm, phydm_acting_as_ibss) || phydm_acting_determine(dm, phydm_acting_as_ap) == false) + AID = 0; + + sta_info.aid = AID; + sta_info.feedback_type = 0; + sta_info.nc_index = 0; + + odm_move_memory(dm, p_ndpa_frame + 17, (u8 *)&sta_info, 2); + + *p_length = 19; +} + +boolean +send_fw_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + PRT_TCB tcb; + PRT_TX_LOCAL_BUFFER p_buf; + boolean ret = true; + u32 buf_len; + u8 *buf_addr; + u8 desc_len = 0, idx = 0, ndp_tx_rate = 0; + void *p_def_adapter = GetDefaultAdapter(((PADAPTER)adapter)); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (beamform_entry == NULL) + return false; + + ndp_tx_rate = beamforming_get_vht_ndp_tx_rate(dm, beamform_entry->comp_steering_num_of_bfer); + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + + PlatformAcquireSpinLock(adapter, RT_TX_SPINLOCK); + + if (MgntGetFWBuffer(p_def_adapter, &tcb, &p_buf)) { +#if (DEV_BUS_TYPE != RT_PCI_INTERFACE) + desc_len = ((PADAPTER)adapter)->HWDescHeadLength - hal_data->USBALLDummyLength; +#endif + buf_addr = p_buf->Buffer.VirtualAddress + desc_len; + + construct_vht_ndpa_packet( + dm, + RA, + AID, + buf_addr, + &buf_len, + BW); + + tcb->PacketLength = buf_len + desc_len; + + tcb->bTxEnableSwCalcDur = true; + + tcb->BWOfPacket = BW; + + if (phydm_acting_determine(dm, phydm_acting_as_ibss) || phydm_acting_determine(dm, phydm_acting_as_ap)) + tcb->G_ID = 63; + + tcb->P_AID = beamform_entry->p_aid; + tcb->DataRate = ndp_tx_rate; /*@decide by nr*/ + + ((PADAPTER)adapter)->HalFunc.CmdSendPacketHandler(adapter, tcb, p_buf, tcb->PacketLength, DESC_PACKET_TYPE_NORMAL, false); + } else + ret = false; + + PlatformReleaseSpinLock(adapter, RT_TX_SPINLOCK); + + PHYDM_DBG(dm, DBG_TXBF, "[%s] End, ret=%d\n", __func__, ret); + + if (ret) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "", p_buf->Buffer.VirtualAddress, tcb->PacketLength); + + return ret; +} + +boolean +send_sw_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + void *adapter = dm->adapter; + PRT_TCB tcb; + PRT_TX_LOCAL_BUFFER p_buf; + boolean ret = true; + u8 idx = 0, ndp_tx_rate = 0; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + + ndp_tx_rate = beamforming_get_vht_ndp_tx_rate(dm, beamform_entry->comp_steering_num_of_bfer); + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + + PlatformAcquireSpinLock(adapter, RT_TX_SPINLOCK); + + if (MgntGetBuffer(adapter, &tcb, &p_buf)) { + construct_vht_ndpa_packet( + dm, + RA, + AID, + p_buf->Buffer.VirtualAddress, + &tcb->PacketLength, + BW); + + tcb->bTxEnableSwCalcDur = true; + tcb->BWOfPacket = BW; + + /*rate of NDP decide by nr*/ + MgntSendPacket(adapter, tcb, p_buf, tcb->PacketLength, NORMAL_QUEUE, ndp_tx_rate); + } else + ret = false; + + PlatformReleaseSpinLock(adapter, RT_TX_SPINLOCK); + + if (ret) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "", p_buf->Buffer.VirtualAddress, tcb->PacketLength); + + return ret; +} + +#ifdef SUPPORT_MU_BF +#if (SUPPORT_MU_BF == 1) +/*@ + * Description: On VHT GID management frame by an MU beamformee. + * + * 2015.05.20. Created by tynli. + */ +enum rt_status +beamforming_get_vht_gid_mgnt_frame( + void *adapter, + PRT_RFD rfd, + POCTET_STRING p_pdu_os) +{ + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter)); + struct dm_struct *dm = &hal_data->DM_OutSrc; + enum rt_status rt_status = RT_STATUS_SUCCESS; + u8 *p_buffer = NULL; + u8 *p_raddr = NULL; + u8 mem_status[8] = {0}, user_pos[16] = {0}; + u8 idx; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + struct _RT_BEAMFORMER_ENTRY *beamform_entry = &beam_info->beamformer_entry[beam_info->mu_ap_index]; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] On VHT GID mgnt frame!\n", __func__); + + /* @Check length*/ + if (p_pdu_os->length < (FRAME_OFFSET_VHT_GID_MGNT_USER_POSITION_ARRAY + 16)) { + PHYDM_DBG(dm, DBG_TXBF, "%s: Invalid length (%d)\n", __func__, + p_pdu_os->length); + return RT_STATUS_INVALID_LENGTH; + } + + /* @Check RA*/ + p_raddr = (u8 *)(p_pdu_os->Octet) + 4; + if (!eq_mac_addr(p_raddr, adapter->CurrentAddress)) { + PHYDM_DBG(dm, DBG_TXBF, "%s: Drop because of RA error.\n", + __func__); + return RT_STATUS_PKT_DROP; + } + + RT_DISP_DATA(FBEAM, FBEAM_DATA, "On VHT GID Mgnt Frame ==>:\n", p_pdu_os->Octet, p_pdu_os->length); + + /*Parsing Membership status array*/ + p_buffer = p_pdu_os->Octet + FRAME_OFFSET_VHT_GID_MGNT_MEMBERSHIP_STATUS_ARRAY; + for (idx = 0; idx < 8; idx++) { + mem_status[idx] = GET_VHT_GID_MGNT_INFO_MEMBERSHIP_STATUS(p_buffer + idx); + beamform_entry->gid_valid[idx] = GET_VHT_GID_MGNT_INFO_MEMBERSHIP_STATUS(p_buffer + idx); + } + + RT_DISP_DATA(FBEAM, FBEAM_DATA, "mem_status: ", mem_status, 8); + + /* Parsing User Position array*/ + p_buffer = p_pdu_os->Octet + FRAME_OFFSET_VHT_GID_MGNT_USER_POSITION_ARRAY; + for (idx = 0; idx < 16; idx++) { + user_pos[idx] = GET_VHT_GID_MGNT_INFO_USER_POSITION(p_buffer + idx); + beamform_entry->user_position[idx] = GET_VHT_GID_MGNT_INFO_USER_POSITION(p_buffer + idx); + } + + RT_DISP_DATA(FBEAM, FBEAM_DATA, "user_pos: ", user_pos, 16); + + /* @Group ID detail printed*/ + { + u8 i, j; + u8 tmp_val; + u16 tmp_val2; + + for (i = 0; i < 8; i++) { + tmp_val = mem_status[i]; + tmp_val2 = ((user_pos[i * 2 + 1] << 8) & 0xFF00) + (user_pos[i * 2] & 0xFF); + for (j = 0; j < 8; j++) { + if ((tmp_val >> j) & BIT(0)) { + PHYDM_DBG(dm, DBG_TXBF, "Use Group ID (%d), User Position (%d)\n", + (i * 8 + j), (tmp_val2 >> 2 * j) & 0x3); + } + } + } + } + + /* @Indicate GID frame to IHV service. */ + { + u8 indibuffer[24] = {0}; + u8 indioffset = 0; + + PlatformMoveMemory(indibuffer + indioffset, beamform_entry->gid_valid, 8); + indioffset += 8; + PlatformMoveMemory(indibuffer + indioffset, beamform_entry->user_position, 16); + indioffset += 16; + + PlatformIndicateCustomStatus( + adapter, + RT_CUSTOM_EVENT_VHT_RECV_GID_MGNT_FRAME, + RT_CUSTOM_INDI_TARGET_IHV, + indibuffer, + indioffset); + } + + /* @Config HW GID table */ + hal_com_txbf_config_gtab(dm); + + return rt_status; +} + +/*@ + * Description: Construct VHT Group ID (GID) management frame. + * + * 2015.05.20. Created by tynli. + */ +void construct_vht_gid_mgnt_frame( + struct dm_struct *dm, + u8 *RA, + struct _RT_BEAMFORMEE_ENTRY *beamform_entry, + u8 *buffer, + u32 *p_length + + ) +{ + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + void *adapter = beam_info->source_adapter; + OCTET_STRING os_ftm_frame, tmp; + + FillOctetString(os_ftm_frame, buffer, 0); + *p_length = 0; + + ConstructMaFrameHdr( + adapter, + RA, + ACT_CAT_VHT, + ACT_VHT_GROUPID_MANAGEMENT, + &os_ftm_frame); + + /* @Membership status array*/ + FillOctetString(tmp, beamform_entry->gid_valid, 8); + PacketAppendData(&os_ftm_frame, tmp); + + /* User Position array*/ + FillOctetString(tmp, beamform_entry->user_position, 16); + PacketAppendData(&os_ftm_frame, tmp); + + *p_length = os_ftm_frame.length; + + RT_DISP_DATA(FBEAM, FBEAM_DATA, "construct_vht_gid_mgnt_frame():\n", buffer, *p_length); +} + +boolean +send_sw_vht_gid_mgnt_frame( + void *dm_void, + u8 *RA, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + PRT_TCB tcb; + PRT_TX_LOCAL_BUFFER p_buf; + boolean ret = true; + u8 data_rate = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = &beam_info->beamformee_entry[idx]; + void *adapter = beam_info->source_adapter; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + PlatformAcquireSpinLock(adapter, RT_TX_SPINLOCK); + + if (MgntGetBuffer(adapter, &tcb, &p_buf)) { + construct_vht_gid_mgnt_frame( + dm, + RA, + beamform_entry, + p_buf->Buffer.VirtualAddress, + &tcb->PacketLength); + + tcb->bw_of_packet = CHANNEL_WIDTH_20; + data_rate = MGN_6M; + MgntSendPacket(adapter, tcb, p_buf, tcb->PacketLength, NORMAL_QUEUE, data_rate); + } else + ret = false; + + PlatformReleaseSpinLock(adapter, RT_TX_SPINLOCK); + + if (ret) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "", p_buf->Buffer.VirtualAddress, tcb->PacketLength); + + return ret; +} + +/*@ + * Description: Construct VHT beamforming report poll. + * + * 2015.05.20. Created by tynli. + */ +void construct_vht_bf_report_poll( + struct dm_struct *dm, + u8 *RA, + u8 *buffer, + u32 *p_length) +{ + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + void *adapter = beam_info->source_adapter; + u8 *p_bf_rpt_poll = buffer; + + /* @Frame control*/ + SET_80211_HDR_FRAME_CONTROL(p_bf_rpt_poll, 0); + SET_80211_HDR_TYPE_AND_SUBTYPE(p_bf_rpt_poll, Type_Beamforming_Report_Poll); + + /* @duration*/ + SET_80211_HDR_DURATION(p_bf_rpt_poll, 100); + + /* RA*/ + SET_VHT_BF_REPORT_POLL_RA(p_bf_rpt_poll, RA); + + /* TA*/ + SET_VHT_BF_REPORT_POLL_TA(p_bf_rpt_poll, adapter->CurrentAddress); + + /* @Feedback Segment Retransmission Bitmap*/ + SET_VHT_BF_REPORT_POLL_FEEDBACK_SEG_RETRAN_BITMAP(p_bf_rpt_poll, 0xFF); + + *p_length = 17; + + RT_DISP_DATA(FBEAM, FBEAM_DATA, "construct_vht_bf_report_poll():\n", buffer, *p_length); +} + +boolean +send_sw_vht_bf_report_poll( + void *dm_void, + u8 *RA, + boolean is_final_poll) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + PRT_TCB tcb; + PRT_TX_LOCAL_BUFFER p_buf; + boolean ret = true; + u8 idx = 0, data_rate = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + void *adapter = beam_info->source_adapter; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + PlatformAcquireSpinLock(adapter, RT_TX_SPINLOCK); + + if (MgntGetBuffer(adapter, &tcb, &p_buf)) { + construct_vht_bf_report_poll( + dm, + RA, + p_buf->Buffer.VirtualAddress, + &tcb->PacketLength); + + tcb->bTxEnableSwCalcDur = true; /* @ need?*/ + tcb->BWOfPacket = CHANNEL_WIDTH_20; + + if (is_final_poll) + tcb->TxBFPktType = RT_BF_PKT_TYPE_FINAL_BF_REPORT_POLL; + else + tcb->TxBFPktType = RT_BF_PKT_TYPE_BF_REPORT_POLL; + + data_rate = MGN_6M; /* @Legacy OFDM rate*/ + MgntSendPacket(adapter, tcb, p_buf, tcb->PacketLength, NORMAL_QUEUE, data_rate); + } else + ret = false; + + PlatformReleaseSpinLock(adapter, RT_TX_SPINLOCK); + + if (ret) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "send_sw_vht_bf_report_poll:\n", + p_buf->Buffer.VirtualAddress, tcb->PacketLength); + + return ret; +} + +/*@ + * Description: Construct VHT MU NDPA packet. + * We should combine this function with construct_vht_ndpa_packet() in the future. + * + * 2015.05.21. Created by tynli. + */ +void construct_vht_mu_ndpa_packet( + struct dm_struct *dm, + enum channel_width BW, + u8 *buffer, + u32 *p_length) +{ + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + void *adapter = beam_info->source_adapter; + u16 duration = 0; + u8 sequence = 0; + u8 *p_ndpa_frame = buffer; + struct _RT_NDPA_STA_INFO sta_info; + u8 idx; + u8 dest_addr[6] = {0}; + struct _RT_BEAMFORMEE_ENTRY *entry = NULL; + + /* @Fill the first MU BFee entry (STA1) MAC addr to destination address then + HW will change A1 to broadcast addr. 2015.05.28. Suggested by SD1 Chunchu. */ + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + entry = &(beam_info->beamformee_entry[idx]); + if (entry->is_mu_sta) { + cp_mac_addr(dest_addr, entry->mac_addr); + break; + } + } + if (entry == NULL) + return; + + /* @Frame control.*/ + SET_80211_HDR_FRAME_CONTROL(p_ndpa_frame, 0); + SET_80211_HDR_TYPE_AND_SUBTYPE(p_ndpa_frame, Type_NDPA); + + SET_80211_HDR_ADDRESS1(p_ndpa_frame, dest_addr); + SET_80211_HDR_ADDRESS2(p_ndpa_frame, entry->my_mac_addr); + + /*@--------------------------------------------*/ + /* @ Need to modify "duration" to MU consideration. */ + duration = 2 * a_SifsTime + 44; + + if (BW == CHANNEL_WIDTH_80) + duration += 40; + else if (BW == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + /*@--------------------------------------------*/ + + SET_80211_HDR_DURATION(p_ndpa_frame, duration); + + sequence = *(dm->sounding_seq) << 2; + odm_move_memory(dm, p_ndpa_frame + 16, &sequence, 1); + + *p_length = 17; + + /* @Construct STA info. for multiple STAs*/ + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + entry = &(beam_info->beamformee_entry[idx]); + if (entry->is_mu_sta) { + sta_info.aid = entry->AID; + sta_info.feedback_type = 1; /* @1'b1: MU*/ + sta_info.nc_index = 0; + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] Get beamformee_entry idx(%d), AID =%d\n", + __func__, idx, entry->AID); + + odm_move_memory(dm, p_ndpa_frame + (*p_length), (u8 *)&sta_info, 2); + *p_length += 2; + } + } +} + +boolean +send_sw_vht_mu_ndpa_packet( + void *dm_void, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + PRT_TCB tcb; + PRT_TX_LOCAL_BUFFER p_buf; + boolean ret = true; + u8 ndp_tx_rate = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + void *adapter = beam_info->source_adapter; + + ndp_tx_rate = MGN_VHT2SS_MCS0; + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + + PlatformAcquireSpinLock(adapter, RT_TX_SPINLOCK); + + if (MgntGetBuffer(adapter, &tcb, &p_buf)) { + construct_vht_mu_ndpa_packet( + dm, + BW, + p_buf->Buffer.VirtualAddress, + &tcb->PacketLength); + + tcb->bTxEnableSwCalcDur = true; + tcb->BWOfPacket = BW; + tcb->TxBFPktType = RT_BF_PKT_TYPE_BROADCAST_NDPA; + + /*rate of NDP decide by nr*/ + MgntSendPacket(adapter, tcb, p_buf, tcb->PacketLength, NORMAL_QUEUE, ndp_tx_rate); + } else + ret = false; + + PlatformReleaseSpinLock(adapter, RT_TX_SPINLOCK); + + if (ret) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "", p_buf->Buffer.VirtualAddress, tcb->PacketLength); + + return ret; +} + +void dbg_construct_vht_mundpa_packet( + struct dm_struct *dm, + enum channel_width BW, + u8 *buffer, + u32 *p_length) +{ + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + void *adapter = beam_info->source_adapter; + u16 duration = 0; + u8 sequence = 0; + u8 *p_ndpa_frame = buffer; + struct _RT_NDPA_STA_INFO sta_info; + u8 idx; + u8 dest_addr[6] = {0}; + struct _RT_BEAMFORMEE_ENTRY *entry = NULL; + + boolean is_STA1 = false; + + /* @Fill the first MU BFee entry (STA1) MAC addr to destination address then + HW will change A1 to broadcast addr. 2015.05.28. Suggested by SD1 Chunchu. */ + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + entry = &(beam_info->beamformee_entry[idx]); + if (entry->is_mu_sta) { + if (is_STA1 == false) { + is_STA1 = true; + continue; + } else { + cp_mac_addr(dest_addr, entry->mac_addr); + break; + } + } + } + + /* @Frame control.*/ + SET_80211_HDR_FRAME_CONTROL(p_ndpa_frame, 0); + SET_80211_HDR_TYPE_AND_SUBTYPE(p_ndpa_frame, Type_NDPA); + + SET_80211_HDR_ADDRESS1(p_ndpa_frame, dest_addr); + SET_80211_HDR_ADDRESS2(p_ndpa_frame, dm->CurrentAddress); + + /*@--------------------------------------------*/ + /* @ Need to modify "duration" to MU consideration. */ + duration = 2 * a_SifsTime + 44; + + if (BW == CHANNEL_WIDTH_80) + duration += 40; + else if (BW == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + /*@--------------------------------------------*/ + + SET_80211_HDR_DURATION(p_ndpa_frame, duration); + + sequence = *(dm->sounding_seq) << 2; + odm_move_memory(dm, p_ndpa_frame + 16, &sequence, 1); + + *p_length = 17; + + /*STA2's STA Info*/ + sta_info.aid = entry->aid; + sta_info.feedback_type = 1; /* @1'b1: MU */ + sta_info.nc_index = 0; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Get beamformee_entry idx(%d), AID =%d\n", + __func__, idx, entry->aid); + + odm_move_memory(dm, p_ndpa_frame + (*p_length), (u8 *)&sta_info, 2); + *p_length += 2; +} + +boolean +dbg_send_sw_vht_mundpa_packet( + void *dm_void, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + PRT_TCB tcb; + PRT_TX_LOCAL_BUFFER p_buf; + boolean ret = true; + u8 ndp_tx_rate = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + void *adapter = beam_info->source_adapter; + + ndp_tx_rate = MGN_VHT2SS_MCS0; + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + + PlatformAcquireSpinLock(adapter, RT_TX_SPINLOCK); + + if (MgntGetBuffer(adapter, &tcb, &p_buf)) { + dbg_construct_vht_mundpa_packet( + dm, + BW, + p_buf->Buffer.VirtualAddress, + &tcb->PacketLength); + + tcb->bTxEnableSwCalcDur = true; + tcb->BWOfPacket = BW; + tcb->TxBFPktType = RT_BF_PKT_TYPE_UNICAST_NDPA; + + /*rate of NDP decide by nr*/ + MgntSendPacket(adapter, tcb, p_buf, tcb->PacketLength, NORMAL_QUEUE, ndp_tx_rate); + } else + ret = false; + + PlatformReleaseSpinLock(adapter, RT_TX_SPINLOCK); + + if (ret) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "", p_buf->Buffer.VirtualAddress, tcb->PacketLength); + + return ret; +} + +#endif /*@#if (SUPPORT_MU_BF == 1)*/ +#endif /*@#ifdef SUPPORT_MU_BF*/ + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + +u32 beamforming_get_report_frame( + void *dm_void, + union recv_frame *precv_frame) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u32 ret = _SUCCESS; + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = NULL; + u8 *pframe = precv_frame->u.hdr.rx_data; + u32 frame_len = precv_frame->u.hdr.len; + u8 *TA; + u8 idx, offset; + + /*@Memory comparison to see if CSI report is the same with previous one*/ + TA = get_addr2_ptr(pframe); + beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, TA, &idx); + if (beamform_entry->beamform_entry_cap & BEAMFORMER_CAP_VHT_SU) + offset = 31; /*@24+(1+1+3)+2 MAC header+(Category+ActionCode+MIMOControlField)+SNR(nc=2)*/ + else if (beamform_entry->beamform_entry_cap & BEAMFORMER_CAP_HT_EXPLICIT) + offset = 34; /*@24+(1+1+6)+2 MAC header+(Category+ActionCode+MIMOControlField)+SNR(nc=2)*/ + else + return ret; + + return ret; +} + +boolean +send_fw_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ADAPTER *adapter = dm->adapter; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct rtw_ieee80211_hdr *pwlanhdr; + struct xmit_priv *pxmitpriv = &(adapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 action_hdr[4] = {ACT_CAT_VENDOR, 0x00, 0xe0, 0x4c}; + u8 *pframe; + u16 *fctrl; + u16 duration = 0; + u8 a_sifs_time = 0, ndp_tx_rate = 0, idx = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + + if (pmgntframe == NULL) { + PHYDM_DBG(dm, DBG_TXBF, "%s, alloc mgnt frame fail\n", + __func__); + return false; + } + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, pattrib); + + pattrib->qsel = QSLT_BEACON; + ndp_tx_rate = beamforming_get_htndp_tx_rate(dm, beamform_entry->comp_steering_num_of_bfer); + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + pattrib->rate = ndp_tx_rate; + pattrib->bwmode = BW; + pattrib->order = 1; + pattrib->subtype = WIFI_ACTION_NOACK; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + set_order_bit(pframe); + set_frame_sub_type(pframe, WIFI_ACTION_NOACK); + + _rtw_memcpy(pwlanhdr->addr1, RA, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, beamform_entry->my_mac_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + if (pmlmeext->cur_wireless_mode == WIRELESS_11B) + a_sifs_time = 10; + else + a_sifs_time = 16; + + duration = 2 * a_sifs_time + 40; + + if (BW == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + + set_duration(pframe, duration); + + /* @HT control field */ + SET_HT_CTRL_CSI_STEERING(pframe + 24, 3); + SET_HT_CTRL_NDP_ANNOUNCEMENT(pframe + 24, 1); + + _rtw_memcpy(pframe + 28, action_hdr, 4); + + pattrib->pktlen = 32; + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + + return true; +} + +boolean +send_sw_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ADAPTER *adapter = dm->adapter; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct rtw_ieee80211_hdr *pwlanhdr; + struct xmit_priv *pxmitpriv = &(adapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 action_hdr[4] = {ACT_CAT_VENDOR, 0x00, 0xe0, 0x4c}; + u8 *pframe; + u16 *fctrl; + u16 duration = 0; + u8 a_sifs_time = 0, ndp_tx_rate = 0, idx = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + + ndp_tx_rate = beamforming_get_htndp_tx_rate(dm, beamform_entry->comp_steering_num_of_bfer); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + + if (pmgntframe == NULL) { + PHYDM_DBG(dm, DBG_TXBF, "%s, alloc mgnt frame fail\n", + __func__); + return false; + } + + /*update attribute*/ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(adapter, pattrib); + pattrib->qsel = QSLT_MGNT; + pattrib->rate = ndp_tx_rate; + pattrib->bwmode = BW; + pattrib->order = 1; + pattrib->subtype = WIFI_ACTION_NOACK; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + set_order_bit(pframe); + set_frame_sub_type(pframe, WIFI_ACTION_NOACK); + + _rtw_memcpy(pwlanhdr->addr1, RA, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, beamform_entry->my_mac_addr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + if (pmlmeext->cur_wireless_mode == WIRELESS_11B) + a_sifs_time = 10; + else + a_sifs_time = 16; + + duration = 2 * a_sifs_time + 40; + + if (BW == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + + set_duration(pframe, duration); + + /*@HT control field*/ + SET_HT_CTRL_CSI_STEERING(pframe + 24, 3); + SET_HT_CTRL_NDP_ANNOUNCEMENT(pframe + 24, 1); + + _rtw_memcpy(pframe + 28, action_hdr, 4); + + pattrib->pktlen = 32; + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + + return true; +} + +boolean +send_fw_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ADAPTER *adapter = dm->adapter; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct rtw_ieee80211_hdr *pwlanhdr; + struct xmit_priv *pxmitpriv = &(adapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + u8 *pframe; + u16 *fctrl; + u16 duration = 0; + u8 sequence = 0, a_sifs_time = 0, ndp_tx_rate = 0, idx = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + struct _RT_NDPA_STA_INFO sta_info; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + + if (pmgntframe == NULL) { + PHYDM_DBG(dm, DBG_TXBF, "%s, alloc mgnt frame fail\n", + __func__); + return false; + } + + /* update attribute */ + pattrib = &pmgntframe->attrib; + _rtw_memcpy(pattrib->ra, RA, ETH_ALEN); + update_mgntframe_attrib(adapter, pattrib); + + pattrib->qsel = QSLT_BEACON; + ndp_tx_rate = beamforming_get_vht_ndp_tx_rate(dm, beamform_entry->comp_steering_num_of_bfer); + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + pattrib->rate = ndp_tx_rate; + pattrib->bwmode = BW; + pattrib->subtype = WIFI_NDPA; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + set_frame_sub_type(pframe, WIFI_NDPA); + + _rtw_memcpy(pwlanhdr->addr1, RA, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, beamform_entry->my_mac_addr, ETH_ALEN); + + if (is_supported_5g(pmlmeext->cur_wireless_mode) || is_supported_ht(pmlmeext->cur_wireless_mode)) + a_sifs_time = 16; + else + a_sifs_time = 10; + + duration = 2 * a_sifs_time + 44; + + if (BW == CHANNEL_WIDTH_80) + duration += 40; + else if (BW == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + + set_duration(pframe, duration); + + sequence = beam_info->sounding_sequence << 2; + if (beam_info->sounding_sequence >= 0x3f) + beam_info->sounding_sequence = 0; + else + beam_info->sounding_sequence++; + + _rtw_memcpy(pframe + 16, &sequence, 1); + + if (((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE) || ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE)) + AID = 0; + + sta_info.aid = AID; + sta_info.feedback_type = 0; + sta_info.nc_index = 0; + + _rtw_memcpy(pframe + 17, (u8 *)&sta_info, 2); + + pattrib->pktlen = 19; + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + + return true; +} + +boolean +send_sw_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _ADAPTER *adapter = dm->adapter; + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + struct rtw_ieee80211_hdr *pwlanhdr; + struct xmit_priv *pxmitpriv = &(adapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct _RT_NDPA_STA_INFO ndpa_sta_info; + u8 ndp_tx_rate = 0, sequence = 0, a_sifs_time = 0, idx = 0; + u8 *pframe; + u16 *fctrl; + u16 duration = 0; + struct _RT_BEAMFORMING_INFO *beam_info = &(dm->beamforming_info); + struct _RT_BEAMFORMEE_ENTRY *beamform_entry = phydm_beamforming_get_bfee_entry_by_addr(dm, RA, &idx); + + ndp_tx_rate = beamforming_get_vht_ndp_tx_rate(dm, beamform_entry->comp_steering_num_of_bfer); + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndp_tx_rate =%d\n", __func__, + ndp_tx_rate); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + + if (pmgntframe == NULL) { + PHYDM_DBG(dm, DBG_TXBF, "%s, alloc mgnt frame fail\n", + __func__); + return false; + } + + /*update attribute*/ + pattrib = &pmgntframe->attrib; + _rtw_memcpy(pattrib->ra, RA, ETH_ALEN); + update_mgntframe_attrib(adapter, pattrib); + pattrib->qsel = QSLT_MGNT; + pattrib->rate = ndp_tx_rate; + pattrib->bwmode = BW; + pattrib->subtype = WIFI_NDPA; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &pwlanhdr->frame_ctl; + *(fctrl) = 0; + + set_frame_sub_type(pframe, WIFI_NDPA); + + _rtw_memcpy(pwlanhdr->addr1, RA, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, beamform_entry->my_mac_addr, ETH_ALEN); + + if (is_supported_5g(pmlmeext->cur_wireless_mode) || is_supported_ht(pmlmeext->cur_wireless_mode)) + a_sifs_time = 16; + else + a_sifs_time = 10; + + duration = 2 * a_sifs_time + 44; + + if (BW == CHANNEL_WIDTH_80) + duration += 40; + else if (BW == CHANNEL_WIDTH_40) + duration += 87; + else + duration += 180; + + set_duration(pframe, duration); + + sequence = beam_info->sounding_sequence << 2; + if (beam_info->sounding_sequence >= 0x3f) + beam_info->sounding_sequence = 0; + else + beam_info->sounding_sequence++; + + _rtw_memcpy(pframe + 16, &sequence, 1); + if (((pmlmeinfo->state & 0x03) == WIFI_FW_ADHOC_STATE) || ((pmlmeinfo->state & 0x03) == WIFI_FW_AP_STATE)) + AID = 0; + + ndpa_sta_info.aid = AID; + ndpa_sta_info.feedback_type = 0; + ndpa_sta_info.nc_index = 0; + + _rtw_memcpy(pframe + 17, (u8 *)&ndpa_sta_info, 2); + + pattrib->pktlen = 19; + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(adapter, pmgntframe); + PHYDM_DBG(dm, DBG_TXBF, "[%s] [%d]\n", __func__, __LINE__); + + return true; +} + +#endif + +void beamforming_get_ndpa_frame( + void *dm_void, +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + OCTET_STRING pdu_os +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + union recv_frame *precv_frame +#endif + ) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 *TA; + u8 idx, sequence; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + u8 *p_ndpa_frame = pdu_os.Octet; +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + u8 *p_ndpa_frame = precv_frame->u.hdr.rx_data; +#endif + struct _RT_BEAMFORMER_ENTRY *beamformer_entry = NULL; /*@Modified By Jeffery @2014-10-29*/ + +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + RT_DISP_DATA(FBEAM, FBEAM_DATA, "beamforming_get_ndpa_frame\n", + pdu_os.Octet, pdu_os.Length); + if (IsCtrlNDPA(p_ndpa_frame) == false) +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + if (get_frame_sub_type(p_ndpa_frame) != WIFI_NDPA) +#endif + return; + else if (!(dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8821))) { + PHYDM_DBG(dm, DBG_TXBF, "[%s] not 8812 or 8821A, return\n", + __func__); + return; + } +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + TA = Frame_Addr2(pdu_os); +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + TA = get_addr2_ptr(p_ndpa_frame); +#endif + /*Remove signaling TA. */ + TA[0] = TA[0] & 0xFE; + + beamformer_entry = phydm_beamforming_get_bfer_entry_by_addr(dm, TA, &idx); /* @Modified By Jeffery @2014-10-29 */ + + /*@Break options for Clock Reset*/ + if (beamformer_entry == NULL) + return; + else if (!(beamformer_entry->beamform_entry_cap & BEAMFORMEE_CAP_VHT_SU)) + return; + /*@log_success: As long as 8812A receive NDPA and feedback CSI succeed once, clock reset is NO LONGER needed !2015-04-10, Jeffery*/ + /*@clock_reset_times: While BFer entry always doesn't receive our CSI, clock will reset again and again.So clock_reset_times is limited to 5 times.2015-04-13, Jeffery*/ + else if ((beamformer_entry->log_success == 1) || (beamformer_entry->clock_reset_times == 5)) { + PHYDM_DBG(dm, DBG_TXBF, + "[%s] log_seq=%d, pre_log_seq=%d, log_retry_cnt=%d, log_success=%d, clock_reset_times=%d, clock reset is no longer needed.\n", + __func__, beamformer_entry->log_seq, + beamformer_entry->pre_log_seq, + beamformer_entry->log_retry_cnt, + beamformer_entry->log_success, + beamformer_entry->clock_reset_times); + + return; + } + + sequence = (p_ndpa_frame[16]) >> 2; + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] Start, sequence=%d, log_seq=%d, pre_log_seq=%d, log_retry_cnt=%d, clock_reset_times=%d, log_success=%d\n", + __func__, sequence, beamformer_entry->log_seq, + beamformer_entry->pre_log_seq, + beamformer_entry->log_retry_cnt, + beamformer_entry->clock_reset_times, + beamformer_entry->log_success); + + if (beamformer_entry->log_seq != 0 && beamformer_entry->pre_log_seq != 0) { + /*Success condition*/ + if (beamformer_entry->log_seq != sequence && beamformer_entry->pre_log_seq != beamformer_entry->log_seq) { + /* @break option for clcok reset, 2015-03-30, Jeffery */ + beamformer_entry->log_retry_cnt = 0; + /*@As long as 8812A receive NDPA and feedback CSI succeed once, clock reset is no longer needed.*/ + /*That is, log_success is NOT needed to be reset to zero, 2015-04-13, Jeffery*/ + beamformer_entry->log_success = 1; + + } else { /*@Fail condition*/ + + if (beamformer_entry->log_retry_cnt == 5) { + beamformer_entry->clock_reset_times++; + beamformer_entry->log_retry_cnt = 0; + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] Clock Reset!!! clock_reset_times=%d\n", + __func__, + beamformer_entry->clock_reset_times); + hal_com_txbf_set(dm, TXBF_SET_SOUNDING_CLK, NULL); + + } else + beamformer_entry->log_retry_cnt++; + } + } + + /*Update log_seq & pre_log_seq*/ + beamformer_entry->pre_log_seq = beamformer_entry->log_seq; + beamformer_entry->log_seq = sequence; +} + +#endif diff --git a/hal/phydm/txbf/haltxbfinterface.h b/hal/phydm/txbf/haltxbfinterface.h new file mode 100644 index 0000000..b97aa34 --- /dev/null +++ b/hal/phydm/txbf/haltxbfinterface.h @@ -0,0 +1,167 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __HAL_TXBF_INTERFACE_H__ +#define __HAL_TXBF_INTERFACE_H__ + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + +#define a_SifsTime ((IS_WIRELESS_MODE_5G(adapter) || IS_WIRELESS_MODE_N_24G(adapter)) ? 16 : 10) + +void beamforming_gid_paid( + void *adapter, + PRT_TCB tcb); + +enum rt_status +beamforming_get_report_frame( + void *adapter, + PRT_RFD rfd, + POCTET_STRING p_pdu_os); + +void beamforming_get_ndpa_frame( + void *dm_void, + OCTET_STRING pdu_os); + +boolean +send_fw_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW); + +boolean +send_fw_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW); + +boolean +send_sw_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW); + +boolean +send_sw_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW); + +#if (SUPPORT_MU_BF == 1) +enum rt_status +beamforming_get_vht_gid_mgnt_frame( + void *adapter, + PRT_RFD rfd, + POCTET_STRING p_pdu_os); + +boolean +send_sw_vht_gid_mgnt_frame( + void *dm_void, + u8 *RA, + u8 idx); + +boolean +send_sw_vht_bf_report_poll( + void *dm_void, + u8 *RA, + boolean is_final_poll); + +boolean +send_sw_vht_mu_ndpa_packet( + void *dm_void, + enum channel_width BW); +#else +#define beamforming_get_vht_gid_mgnt_frame(adapter, rfd, p_pdu_os) RT_STATUS_FAILURE +#define send_sw_vht_gid_mgnt_frame(dm_void, RA) +#define send_sw_vht_bf_report_poll(dm_void, RA, is_final_poll) +#define send_sw_vht_mu_ndpa_packet(dm_void, BW) +#endif + +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + +u32 beamforming_get_report_frame( + void *dm_void, + union recv_frame *precv_frame); + +boolean +send_fw_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW); + +boolean +send_sw_ht_ndpa_packet( + void *dm_void, + u8 *RA, + enum channel_width BW); + +boolean +send_fw_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW); + +boolean +send_sw_vht_ndpa_packet( + void *dm_void, + u8 *RA, + u16 AID, + enum channel_width BW); +#endif + +void beamforming_get_ndpa_frame( + void *dm_void, +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + OCTET_STRING pdu_os +#elif (DM_ODM_SUPPORT_TYPE == ODM_CE) + union recv_frame *precv_frame +#endif + ); + +boolean +dbg_send_sw_vht_mundpa_packet( + void *dm_void, + enum channel_width BW); + +#else +#define beamforming_get_ndpa_frame(dm, _pdu_os) +#if (DM_ODM_SUPPORT_TYPE == ODM_CE) +#define beamforming_get_report_frame(adapter, precv_frame) RT_STATUS_FAILURE +#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN) +#define beamforming_get_report_frame(adapter, rfd, p_pdu_os) RT_STATUS_FAILURE +#define beamforming_get_vht_gid_mgnt_frame(adapter, rfd, p_pdu_os) RT_STATUS_FAILURE +#endif +#define send_fw_ht_ndpa_packet(dm_void, RA, BW) +#define send_sw_ht_ndpa_packet(dm_void, RA, BW) +#define send_fw_vht_ndpa_packet(dm_void, RA, AID, BW) +#define send_sw_vht_ndpa_packet(dm_void, RA, AID, BW) +#define send_sw_vht_gid_mgnt_frame(dm_void, RA, idx) +#define send_sw_vht_bf_report_poll(dm_void, RA, is_final_poll) +#define send_sw_vht_mu_ndpa_packet(dm_void, BW) +#endif + +#endif diff --git a/hal/phydm/txbf/haltxbfjaguar.c b/hal/phydm/txbf/haltxbfjaguar.c new file mode 100644 index 0000000..6f18928 --- /dev/null +++ b/hal/phydm/txbf/haltxbfjaguar.c @@ -0,0 +1,509 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/************************************************************* + * Description: + * + * This file is for 8812/8821/8811 TXBF mechanism + * + ************************************************************/ +#include "mp_precomp.h" +#include "../phydm_precomp.h" + +#ifdef PHYDM_BEAMFORMING_SUPPORT +#if ((RTL8812A_SUPPORT == 1) || (RTL8821A_SUPPORT == 1)) +void hal_txbf_8812a_set_ndpa_rate( + void *dm_void, + u8 BW, + u8 rate) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + odm_write_1byte(dm, REG_NDPA_OPT_CTRL_8812A, (rate << 2 | BW)); +} + +void hal_txbf_jaguar_rf_mode( + void *dm_void, + struct _RT_BEAMFORMING_INFO *beam_info) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + if (dm->rf_type == RF_1T1R) + return; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] set TxIQGen\n", __func__); + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x1); /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x1); /*RF mode table write enable*/ + + if (beam_info->beamformee_su_cnt > 0) { + /* Paath_A */ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0x78000, 0x3); /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x3F7FF); /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0xE26BF); /*@Enable TXIQGEN in RX mode*/ + /* Path_B */ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0x78000, 0x3); /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x3F7FF); /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0xE26BF); /*@Enable TXIQGEN in RX mode*/ + } else { + /* Paath_A */ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0x78000, 0x3); /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x3F7FF); /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0xC26BF); /*@Disable TXIQGEN in RX mode*/ + /* Path_B */ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0x78000, 0x3); /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x3F7FF); /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0xC26BF); /*@Disable TXIQGEN in RX mode*/ + } + + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x0); /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x0); /*RF mode table write disable*/ + + if (beam_info->beamformee_su_cnt > 0) + odm_set_bb_reg(dm, R_0x80c, MASKBYTE1, 0x33); + else + odm_set_bb_reg(dm, R_0x80c, MASKBYTE1, 0x11); +} + +void hal_txbf_jaguar_download_ndpa( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 u1b_tmp = 0, tmp_reg422 = 0, head_page; + u8 bcn_valid_reg = 0, count = 0, dl_bcn_count = 0; + boolean is_send_beacon = false; + u8 tx_page_bndy = LAST_ENTRY_OF_TX_PKT_BUFFER_8812; /*@default reseved 1 page for the IC type which is undefined.*/ + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *p_beam_entry = beam_info->beamformee_entry + idx; + void *adapter = dm->adapter; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + *dm->is_fw_dw_rsvd_page_in_progress = true; +#endif + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + /* if (idx == 0) head_page = 0xFE; */ + /* else head_page = 0xFE;*/ + head_page = 0xFE; + + phydm_get_hal_def_var_handler_interface(dm, HAL_DEF_TX_PAGE_BOUNDARY, (u8 *)&tx_page_bndy); + + /*Set REG_CR bit 8. DMA beacon by SW.*/ + u1b_tmp = odm_read_1byte(dm, REG_CR_8812A + 1); + odm_write_1byte(dm, REG_CR_8812A + 1, (u1b_tmp | BIT(0))); + + /*Set FWHW_TXQ_CTRL 0x422[6]=0 to tell Hw the packet is not a real beacon frame.*/ + tmp_reg422 = odm_read_1byte(dm, REG_FWHW_TXQ_CTRL_8812A + 2); + odm_write_1byte(dm, REG_FWHW_TXQ_CTRL_8812A + 2, tmp_reg422 & (~BIT(6))); + + if (tmp_reg422 & BIT(6)) { + PHYDM_DBG(dm, DBG_TXBF, + "SetBeamformDownloadNDPA_8812(): There is an adapter is sending beacon.\n"); + is_send_beacon = true; + } + + /*TDECTRL[15:8] 0x209[7:0] = 0xF6 Beacon Head for TXDMA*/ + odm_write_1byte(dm, REG_TDECTRL_8812A + 1, head_page); + + do { + /*@Clear beacon valid check bit.*/ + bcn_valid_reg = odm_read_1byte(dm, REG_TDECTRL_8812A + 2); + odm_write_1byte(dm, REG_TDECTRL_8812A + 2, (bcn_valid_reg | BIT(0))); + + /*@download NDPA rsvd page.*/ + if (p_beam_entry->beamform_entry_cap & BEAMFORMER_CAP_VHT_SU) + beamforming_send_vht_ndpa_packet(dm, p_beam_entry->mac_addr, p_beam_entry->aid, p_beam_entry->sound_bw, BEACON_QUEUE); + else + beamforming_send_ht_ndpa_packet(dm, p_beam_entry->mac_addr, p_beam_entry->sound_bw, BEACON_QUEUE); + + /*@check rsvd page download OK.*/ + bcn_valid_reg = odm_read_1byte(dm, REG_TDECTRL_8812A + 2); + count = 0; + while (!(bcn_valid_reg & BIT(0)) && count < 20) { + count++; + ODM_delay_ms(10); + bcn_valid_reg = odm_read_1byte(dm, REG_TDECTRL_8812A + 2); + } + dl_bcn_count++; + } while (!(bcn_valid_reg & BIT(0)) && dl_bcn_count < 5); + + if (!(bcn_valid_reg & BIT(0))) + PHYDM_DBG(dm, DBG_TXBF, "%s Download RSVD page failed!\n", + __func__); + + /*TDECTRL[15:8] 0x209[7:0] = 0xF6 Beacon Head for TXDMA*/ + odm_write_1byte(dm, REG_TDECTRL_8812A + 1, tx_page_bndy); + + /*To make sure that if there exists an adapter which would like to send beacon.*/ + /*@If exists, the origianl value of 0x422[6] will be 1, we should check this to*/ + /*prevent from setting 0x422[6] to 0 after download reserved page, or it will cause*/ + /*the beacon cannot be sent by HW.*/ + /*@2010.06.23. Added by tynli.*/ + if (is_send_beacon) + odm_write_1byte(dm, REG_FWHW_TXQ_CTRL_8812A + 2, tmp_reg422); + + /*@Do not enable HW DMA BCN or it will cause Pcie interface hang by timing issue. 2011.11.24. by tynli.*/ + /*@Clear CR[8] or beacon packet will not be send to TxBuf anymore.*/ + u1b_tmp = odm_read_1byte(dm, REG_CR_8812A + 1); + odm_write_1byte(dm, REG_CR_8812A + 1, (u1b_tmp & (~BIT(0)))); + + p_beam_entry->beamform_entry_state = BEAMFORMING_ENTRY_STATE_PROGRESSED; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + *dm->is_fw_dw_rsvd_page_in_progress = false; +#endif +} + +void hal_txbf_jaguar_fw_txbf_cmd( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 idx, period0 = 0, period1 = 0; + u8 PageNum0 = 0xFF, PageNum1 = 0xFF; + u8 u1_tx_bf_parm[3] = {0}; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + for (idx = 0; idx < BEAMFORMEE_ENTRY_NUM; idx++) { + /*@Modified by David*/ + if (beam_info->beamformee_entry[idx].is_used && beam_info->beamformee_entry[idx].beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED) { + if (idx == 0) { + if (beam_info->beamformee_entry[idx].is_sound) + PageNum0 = 0xFE; + else + PageNum0 = 0xFF; /*stop sounding*/ + period0 = (u8)(beam_info->beamformee_entry[idx].sound_period); + } else if (idx == 1) { + if (beam_info->beamformee_entry[idx].is_sound) + PageNum1 = 0xFE; + else + PageNum1 = 0xFF; /*stop sounding*/ + period1 = (u8)(beam_info->beamformee_entry[idx].sound_period); + } + } + } + + u1_tx_bf_parm[0] = PageNum0; + u1_tx_bf_parm[1] = PageNum1; + u1_tx_bf_parm[2] = (period1 << 4) | period0; + odm_fill_h2c_cmd(dm, PHYDM_H2C_TXBF, 3, u1_tx_bf_parm); + + PHYDM_DBG(dm, DBG_TXBF, + "[%s] PageNum0 = %d period0 = %d, PageNum1 = %d period1 %d\n", + __func__, PageNum0, period0, PageNum1, period1); +} + +void hal_txbf_jaguar_enter( + void *dm_void, + u8 bfer_bfee_idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i = 0; + u8 bfer_idx = (bfer_bfee_idx & 0xF0) >> 4; + u8 bfee_idx = (bfer_bfee_idx & 0xF); + u32 csi_param; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + struct _RT_BEAMFORMER_ENTRY beamformer_entry; + u16 sta_id = 0; + + PHYDM_DBG(dm, DBG_TXBF, "[%s]Start!\n", __func__); + + hal_txbf_jaguar_rf_mode(dm, beamforming_info); + + if (dm->rf_type == RF_2T2R) + odm_set_bb_reg(dm, ODM_REG_CSI_CONTENT_VALUE, MASKDWORD, 0x00000000); /*nc =2*/ + else + odm_set_bb_reg(dm, ODM_REG_CSI_CONTENT_VALUE, MASKDWORD, 0x01081008); /*nc =1*/ + + if (beamforming_info->beamformer_su_cnt > 0 && bfer_idx < BEAMFORMER_ENTRY_NUM) { + beamformer_entry = beamforming_info->beamformer_entry[bfer_idx]; + + /*Sounding protocol control*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8812A, 0xCB); + + /*@MAC address/Partial AID of Beamformer*/ + if (bfer_idx == 0) { + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_BFMER0_INFO_8812A + i), beamformer_entry.mac_addr[i]); + /*@CSI report use legacy ofdm so don't need to fill P_AID. */ + /*platform_efio_write_2byte(adapter, REG_BFMER0_INFO_8812A+6, beamform_entry.P_AID); */ + } else { + for (i = 0; i < 6; i++) + odm_write_1byte(dm, (REG_BFMER1_INFO_8812A + i), beamformer_entry.mac_addr[i]); + /*@CSI report use legacy ofdm so don't need to fill P_AID.*/ + /*platform_efio_write_2byte(adapter, REG_BFMER1_INFO_8812A+6, beamform_entry.P_AID);*/ + } + + /*@CSI report parameters of Beamformee*/ + if (beamformer_entry.beamform_entry_cap & BEAMFORMEE_CAP_VHT_SU) { + if (dm->rf_type == RF_2T2R) + csi_param = 0x01090109; + else + csi_param = 0x01080108; + } else { + if (dm->rf_type == RF_2T2R) + csi_param = 0x03090309; + else + csi_param = 0x03080308; + } + + odm_write_4byte(dm, REG_CSI_RPT_PARAM_BW20_8812A, csi_param); + odm_write_4byte(dm, REG_CSI_RPT_PARAM_BW40_8812A, csi_param); + odm_write_4byte(dm, REG_CSI_RPT_PARAM_BW80_8812A, csi_param); + + /*Timeout value for MAC to leave NDP_RX_standby_state (60 us, Test chip) (80 us, MP chip)*/ + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8812A + 3, 0x50); + } + + if (beamforming_info->beamformee_su_cnt > 0 && bfee_idx < BEAMFORMEE_ENTRY_NUM) { + beamformee_entry = beamforming_info->beamformee_entry[bfee_idx]; + + if (phydm_acting_determine(dm, phydm_acting_as_ibss)) + sta_id = beamformee_entry.mac_id; + else + sta_id = beamformee_entry.p_aid; + + /*P_AID of Beamformee & enable NDPA transmission & enable NDPA interrupt*/ + if (bfee_idx == 0) { + odm_write_2byte(dm, REG_TXBF_CTRL_8812A, sta_id); + odm_write_1byte(dm, REG_TXBF_CTRL_8812A + 3, odm_read_1byte(dm, REG_TXBF_CTRL_8812A + 3) | BIT(4) | BIT(6) | BIT(7)); + } else + odm_write_2byte(dm, REG_TXBF_CTRL_8812A + 2, sta_id | BIT(12) | BIT(14) | BIT(15)); + + /*@CSI report parameters of Beamformee*/ + if (bfee_idx == 0) { + /*@Get BIT24 & BIT25*/ + u8 tmp = odm_read_1byte(dm, REG_BFMEE_SEL_8812A + 3) & 0x3; + + odm_write_1byte(dm, REG_BFMEE_SEL_8812A + 3, tmp | 0x60); + odm_write_2byte(dm, REG_BFMEE_SEL_8812A, sta_id | BIT(9)); + } else { + /*Set BIT25*/ + odm_write_2byte(dm, REG_BFMEE_SEL_8812A + 2, sta_id | 0xE200); + } + phydm_beamforming_notify(dm); + } +} + +void hal_txbf_jaguar_leave( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beamforming_info = &dm->beamforming_info; + struct _RT_BEAMFORMER_ENTRY beamformer_entry; + struct _RT_BEAMFORMEE_ENTRY beamformee_entry; + + if (idx < BEAMFORMER_ENTRY_NUM) { + beamformer_entry = beamforming_info->beamformer_entry[idx]; + beamformee_entry = beamforming_info->beamformee_entry[idx]; + } else + return; + + PHYDM_DBG(dm, DBG_TXBF, "[%s]Start!, IDx = %d\n", __func__, idx); + + /*@Clear P_AID of Beamformee*/ + /*@Clear MAC address of Beamformer*/ + /*@Clear Associated Bfmee Sel*/ + + if (beamformer_entry.beamform_entry_cap == BEAMFORMING_CAP_NONE) { + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8812A, 0xC8); + if (idx == 0) { + odm_write_4byte(dm, REG_BFMER0_INFO_8812A, 0); + odm_write_2byte(dm, REG_BFMER0_INFO_8812A + 4, 0); + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW20_8812A, 0); + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW40_8812A, 0); + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW80_8812A, 0); + } else { + odm_write_4byte(dm, REG_BFMER1_INFO_8812A, 0); + odm_write_2byte(dm, REG_BFMER1_INFO_8812A + 4, 0); + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW20_8812A, 0); + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW40_8812A, 0); + odm_write_2byte(dm, REG_CSI_RPT_PARAM_BW80_8812A, 0); + } + } + + if (beamformee_entry.beamform_entry_cap == BEAMFORMING_CAP_NONE) { + hal_txbf_jaguar_rf_mode(dm, beamforming_info); + if (idx == 0) { + odm_write_2byte(dm, REG_TXBF_CTRL_8812A, 0x0); + odm_write_2byte(dm, REG_BFMEE_SEL_8812A, 0); + } else { + odm_write_2byte(dm, REG_TXBF_CTRL_8812A + 2, odm_read_2byte(dm, REG_TXBF_CTRL_8812A + 2) & 0xF000); + odm_write_2byte(dm, REG_BFMEE_SEL_8812A + 2, odm_read_2byte(dm, REG_BFMEE_SEL_8812A + 2) & 0x60); + } + } +} + +void hal_txbf_jaguar_status( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 beam_ctrl_val; + u32 beam_ctrl_reg; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY beamform_entry = beam_info->beamformee_entry[idx]; + + if (phydm_acting_determine(dm, phydm_acting_as_ibss)) + beam_ctrl_val = beamform_entry.mac_id; + else + beam_ctrl_val = beamform_entry.p_aid; + + if (idx == 0) + beam_ctrl_reg = REG_TXBF_CTRL_8812A; + else { + beam_ctrl_reg = REG_TXBF_CTRL_8812A + 2; + beam_ctrl_val |= BIT(12) | BIT(14) | BIT(15); + } + + if (beamform_entry.beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSED && beam_info->apply_v_matrix == true) { + if (beamform_entry.sound_bw == CHANNEL_WIDTH_20) + beam_ctrl_val |= BIT(9); + else if (beamform_entry.sound_bw == CHANNEL_WIDTH_40) + beam_ctrl_val |= (BIT(9) | BIT(10)); + else if (beamform_entry.sound_bw == CHANNEL_WIDTH_80) + beam_ctrl_val |= (BIT(9) | BIT(10) | BIT(11)); + } else + beam_ctrl_val &= ~(BIT(9) | BIT(10) | BIT(11)); + + PHYDM_DBG(dm, DBG_TXBF, "[%s] beam_ctrl_val = 0x%x!\n", __func__, + beam_ctrl_val); + + odm_write_2byte(dm, beam_ctrl_reg, beam_ctrl_val); +} + +void hal_txbf_jaguar_fw_txbf( + void *dm_void, + u8 idx) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + struct _RT_BEAMFORMEE_ENTRY *p_beam_entry = beam_info->beamformee_entry + idx; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (p_beam_entry->beamform_entry_state == BEAMFORMING_ENTRY_STATE_PROGRESSING) + hal_txbf_jaguar_download_ndpa(dm, idx); + + hal_txbf_jaguar_fw_txbf_cmd(dm); +} + +void hal_txbf_jaguar_patch( + void *dm_void, + u8 operation) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct _RT_BEAMFORMING_INFO *beam_info = &dm->beamforming_info; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (beam_info->beamform_cap == BEAMFORMING_CAP_NONE) + return; +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + if (operation == SCAN_OPT_BACKUP_BAND0) + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8812A, 0xC8); + else if (operation == SCAN_OPT_RESTORE) + odm_write_1byte(dm, REG_SND_PTCL_CTRL_8812A, 0xCB); +#endif +} + +void hal_txbf_jaguar_clk_8812a( + void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u16 u2btmp; + u8 count = 0, u1btmp; + void *adapter = dm->adapter; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] Start!\n", __func__); + + if (*dm->is_scan_in_process) { + PHYDM_DBG(dm, DBG_TXBF, "[%s] return by Scan\n", __func__); + return; + } +#if DEV_BUS_TYPE == RT_PCI_INTERFACE + /*Stop PCIe TxDMA*/ + if (dm->support_interface == ODM_ITRF_PCIE) + odm_write_1byte(dm, REG_PCIE_CTRL_REG_8812A + 1, 0xFE); +#endif + +/*Stop Usb TxDMA*/ +#if (DM_ODM_SUPPORT_TYPE == ODM_WIN) + RT_DISABLE_FUNC((PADAPTER)adapter, DF_TX_BIT); + PlatformReturnAllPendingTxPackets(adapter); +#else + rtw_write_port_cancel(adapter); +#endif + + /*Wait TXFF empty*/ + for (count = 0; count < 100; count++) { + u2btmp = odm_read_2byte(dm, REG_TXPKT_EMPTY_8812A); + u2btmp = u2btmp & 0xfff; + if (u2btmp != 0xfff) { + ODM_delay_ms(10); + continue; + } else + break; + } + + /*TX pause*/ + odm_write_1byte(dm, REG_TXPAUSE_8812A, 0xFF); + + /*Wait TX state Machine OK*/ + for (count = 0; count < 100; count++) { + if (odm_read_4byte(dm, REG_SCH_TXCMD_8812A) != 0) + continue; + else + break; + } + + /*Stop RX DMA path*/ + u1btmp = odm_read_1byte(dm, REG_RXDMA_CONTROL_8812A); + odm_write_1byte(dm, REG_RXDMA_CONTROL_8812A, u1btmp | BIT(2)); + + for (count = 0; count < 100; count++) { + u1btmp = odm_read_1byte(dm, REG_RXDMA_CONTROL_8812A); + if (u1btmp & BIT(1)) + break; + else + ODM_delay_ms(10); + } + + /*@Disable clock*/ + odm_write_1byte(dm, REG_SYS_CLKR_8812A + 1, 0xf0); + /*@Disable 320M*/ + odm_write_1byte(dm, REG_AFE_PLL_CTRL_8812A + 3, 0x8); + /*@Enable 320M*/ + odm_write_1byte(dm, REG_AFE_PLL_CTRL_8812A + 3, 0xa); + /*@Enable clock*/ + odm_write_1byte(dm, REG_SYS_CLKR_8812A + 1, 0xfc); + + /*Release Tx pause*/ + odm_write_1byte(dm, REG_TXPAUSE_8812A, 0); + + /*@Enable RX DMA path*/ + u1btmp = odm_read_1byte(dm, REG_RXDMA_CONTROL_8812A); + odm_write_1byte(dm, REG_RXDMA_CONTROL_8812A, u1btmp & (~BIT(2))); +#if DEV_BUS_TYPE == RT_PCI_INTERFACE + /*@Enable PCIe TxDMA*/ + if (dm->support_interface == ODM_ITRF_PCIE) + odm_write_1byte(dm, REG_PCIE_CTRL_REG_8812A + 1, 0); +#endif + /*Start Usb TxDMA*/ + RT_ENABLE_FUNC((PADAPTER)adapter, DF_TX_BIT); +} + +#endif + +#endif diff --git a/hal/phydm/txbf/haltxbfjaguar.h b/hal/phydm/txbf/haltxbfjaguar.h new file mode 100644 index 0000000..2c9a623 --- /dev/null +++ b/hal/phydm/txbf/haltxbfjaguar.h @@ -0,0 +1,78 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __HAL_TXBF_JAGUAR_H__ +#define __HAL_TXBF_JAGUAR_H__ +#if ((RTL8812A_SUPPORT == 1) || (RTL8821A_SUPPORT == 1)) +#ifdef PHYDM_BEAMFORMING_SUPPORT + +void hal_txbf_8812a_set_ndpa_rate( + void *dm_void, + u8 BW, + u8 rate); + +void hal_txbf_jaguar_enter( + void *dm_void, + u8 idx); + +void hal_txbf_jaguar_leave( + void *dm_void, + u8 idx); + +void hal_txbf_jaguar_status( + void *dm_void, + u8 idx); + +void hal_txbf_jaguar_fw_txbf( + void *dm_void, + u8 idx); + +void hal_txbf_jaguar_patch( + void *dm_void, + u8 operation); + +void hal_txbf_jaguar_clk_8812a( + void *dm_void); +#else + +#define hal_txbf_8812a_set_ndpa_rate(dm_void, BW, rate) +#define hal_txbf_jaguar_enter(dm_void, idx) +#define hal_txbf_jaguar_leave(dm_void, idx) +#define hal_txbf_jaguar_status(dm_void, idx) +#define hal_txbf_jaguar_fw_txbf(dm_void, idx) +#define hal_txbf_jaguar_patch(dm_void, operation) +#define hal_txbf_jaguar_clk_8812a(dm_void) +#endif +#else + +#define hal_txbf_8812a_set_ndpa_rate(dm_void, BW, rate) +#define hal_txbf_jaguar_enter(dm_void, idx) +#define hal_txbf_jaguar_leave(dm_void, idx) +#define hal_txbf_jaguar_status(dm_void, idx) +#define hal_txbf_jaguar_fw_txbf(dm_void, idx) +#define hal_txbf_jaguar_patch(dm_void, operation) +#define hal_txbf_jaguar_clk_8812a(dm_void) +#endif + +#endif /* @#ifndef __HAL_TXBF_JAGUAR_H__ */ diff --git a/hal/phydm/txbf/phydm_hal_txbf_api.c b/hal/phydm/txbf/phydm_hal_txbf_api.c new file mode 100644 index 0000000..33a7e71 --- /dev/null +++ b/hal/phydm/txbf/phydm_hal_txbf_api.c @@ -0,0 +1,759 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include "mp_precomp.h" +#include "phydm_precomp.h" + +#if (defined(CONFIG_BB_TXBF_API)) +#if (RTL8822B_SUPPORT == 1 || RTL8192F_SUPPORT == 1 || RTL8812F_SUPPORT == 1 ||\ + RTL8822C_SUPPORT == 1 || RTL8198F_SUPPORT == 1 || RTL8814B_SUPPORT == 1) +/*@Add by YuChen for 8822B MU-MIMO API*/ + +/*this function is only used for BFer*/ +u8 phydm_get_ndpa_rate(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 ndpa_rate = ODM_RATE6M; + + if (dm->rssi_min >= 30) /*@link RSSI > 30%*/ + ndpa_rate = ODM_RATE24M; + else if (dm->rssi_min <= 25) + ndpa_rate = ODM_RATE6M; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] ndpa_rate = 0x%x\n", __func__, ndpa_rate); + + return ndpa_rate; +} + +/*this function is only used for BFer*/ +u8 phydm_get_beamforming_sounding_info(void *dm_void, u16 *throughput, + u8 total_bfee_num, u8 *tx_rate) +{ + u8 idx = 0; + u8 snddecision = 0xff; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + for (idx = 0; idx < total_bfee_num; idx++) { + if (dm->support_ic_type & (ODM_RTL8814A)) { + if ((tx_rate[idx] >= ODM_RATEVHTSS3MCS7 && + tx_rate[idx] <= ODM_RATEVHTSS3MCS9)) + snddecision = snddecision & ~(1 << idx); + } else if (dm->support_ic_type & (ODM_RTL8822B | ODM_RTL8822C | + ODM_RTL8812 | ODM_RTL8192F)) { + if ((tx_rate[idx] >= ODM_RATEVHTSS2MCS7 && + tx_rate[idx] <= ODM_RATEVHTSS2MCS9)) + snddecision = snddecision & ~(1 << idx); + } else if (dm->support_ic_type & (ODM_RTL8814B)) { + if ((tx_rate[idx] >= ODM_RATEVHTSS4MCS7 && + tx_rate[idx] <= ODM_RATEVHTSS4MCS9)) + snddecision = snddecision & ~(1 << idx); + } + } + + for (idx = 0; idx < total_bfee_num; idx++) { + if (throughput[idx] <= 10) + snddecision = snddecision & ~(1 << idx); + } + + PHYDM_DBG(dm, DBG_TXBF, "[%s] soundingdecision = 0x%x\n", __func__, + snddecision); + + return snddecision; +} + +/*this function is only used for BFer*/ +u8 phydm_get_mu_bfee_snding_decision(void *dm_void, u16 throughput) +{ + u8 snding_score = 0; + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /*throughput unit is Mbps*/ + if (throughput >= 500) + snding_score = 100; + else if (throughput >= 450) + snding_score = 90; + else if (throughput >= 400) + snding_score = 80; + else if (throughput >= 350) + snding_score = 70; + else if (throughput >= 300) + snding_score = 60; + else if (throughput >= 250) + snding_score = 50; + else if (throughput >= 200) + snding_score = 40; + else if (throughput >= 150) + snding_score = 30; + else if (throughput >= 100) + snding_score = 20; + else if (throughput >= 50) + snding_score = 10; + else + snding_score = 0; + + PHYDM_DBG(dm, DBG_TXBF, "[%s] snding_score = 0x%x\n", __func__, + snding_score); + + return snding_score; +} + +#endif +#if (DM_ODM_SUPPORT_TYPE != ODM_AP) +u8 beamforming_get_htndp_tx_rate(void *dm_void, u8 bfer_str_num) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 nr_index = 0; + u8 ndp_tx_rate; +/*@Find nr*/ +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814A) + nr_index = tx_bf_nr(hal_txbf_8814a_get_ntx(dm), bfer_str_num); + else + nr_index = tx_bf_nr(1, bfer_str_num); + + switch (nr_index) { + case 1: + ndp_tx_rate = ODM_MGN_MCS8; + break; + + case 2: + ndp_tx_rate = ODM_MGN_MCS16; + break; + + case 3: + ndp_tx_rate = ODM_MGN_MCS24; + break; + + default: + ndp_tx_rate = ODM_MGN_MCS8; + break; + } +#else + ndp_tx_rate = ODM_MGN_MCS8; +#endif + + return ndp_tx_rate; +} + +u8 beamforming_get_vht_ndp_tx_rate(void *dm_void, u8 bfer_str_num) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 nr_index = 0; + u8 ndp_tx_rate; +/*@Find nr*/ +#if (RTL8814A_SUPPORT == 1) + if (dm->support_ic_type & ODM_RTL8814A) + nr_index = tx_bf_nr(hal_txbf_8814a_get_ntx(dm), bfer_str_num); + else + nr_index = tx_bf_nr(1, bfer_str_num); + + switch (nr_index) { + case 1: + ndp_tx_rate = ODM_MGN_VHT2SS_MCS0; + break; + + case 2: + ndp_tx_rate = ODM_MGN_VHT3SS_MCS0; + break; + + case 3: + ndp_tx_rate = ODM_MGN_VHT4SS_MCS0; + break; + + default: + ndp_tx_rate = ODM_MGN_VHT2SS_MCS0; + break; + } +#else + ndp_tx_rate = ODM_MGN_VHT2SS_MCS0; +#endif + + return ndp_tx_rate; +} +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +/*this function is only used for BFer*/ +void phydm_txbf_rfmode(void *dm_void, u8 su_bfee_cnt, u8 mu_bfee_cnt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i; + + if (dm->rf_type == RF_1T1R) + return; +#if (RTL8822C_SUPPORT) + if (dm->support_ic_type == ODM_RTL8822C) { + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*Path A ==================*/ + /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(19), 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, 0xF, 3); + /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3e, 0x3, 0x2); + /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0xfffff, + 0x65AFF); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(19), 0x0); + + /*Path B ==================*/ + /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, BIT(19), 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x33, 0xF, 3); + /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x3f, 0xfffff, + 0x996BF); + /*Select Standby mode*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x33, 0xF, 1); + /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x3f, 0xfffff, + 0x99230); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, BIT(19), 0x0); + } + + /*@if Nsts > Nc, don't apply V matrix*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(11), 1); + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x2); + odm_set_bb_reg(dm, R_0x1e24, BIT(30), 1); + + /* logic mapping */ + /* TX BF logic map and TX path en for Nsts = 1~2 */ + odm_set_bb_reg(dm, R_0x820, 0xff, 0x33); + odm_set_bb_reg(dm, R_0x1e2c, 0xffff, 0x404); + odm_set_bb_reg(dm, R_0x820, 0xffff0000, 0x33); + odm_set_bb_reg(dm, R_0x1e30, 0xffff, 0x404); + } else { + /*@Disable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x0); + odm_set_bb_reg(dm, R_0x1e24, BIT(31), 0); + /*@1SS~2ss A, AB*/ + odm_set_bb_reg(dm, R_0x820, 0xff, 0x31); + odm_set_bb_reg(dm, R_0x1e2c, 0xffff, 0x400); + } + } +#endif +#if (RTL8812F_SUPPORT) + if (dm->support_ic_type == ODM_RTL8812F) { + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*Path A ==================*/ + /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(19), 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x33, 0xF, 3); + /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3e, 0x3, 0x3); + /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x3f, 0xfffff, + 0x61AFE); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(19), 0x0); + + /*Path B ==================*/ + /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, BIT(19), 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x33, 0xF, 3); + /*Set Table data*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x3f, 0xfffff, + 0xD86BF); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, BIT(19), 0x0); + } + + /*@if Nsts > Nc, don't apply V matrix*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(11), 1); + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x2); + odm_set_bb_reg(dm, R_0x1e24, BIT(30), 1); + + /* logic mapping */ + /* TX BF logic map and TX path en for Nsts = 1~2 */ + odm_set_bb_reg(dm, R_0x820, 0xff, 0x33); + odm_set_bb_reg(dm, R_0x1e2c, 0xffff, 0x404); + odm_set_bb_reg(dm, R_0x820, 0xffff0000, 0x33); + odm_set_bb_reg(dm, R_0x1e30, 0xffff, 0x404); + } else { + /*@Disable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x0); + odm_set_bb_reg(dm, R_0x1e24, BIT(31), 0); + /*@1SS~2ss A, AB*/ + odm_set_bb_reg(dm, R_0x820, 0xff, 0x31); + odm_set_bb_reg(dm, R_0x1e2c, 0xffff, 0x400); + } + } +#endif +#if (RTL8814B_SUPPORT) + if (dm->support_ic_type == ODM_RTL8814B) { + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + for (i = RF_PATH_A; i <= RF_PATH_D; i++) { + /*RF mode table write enable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, + BIT(19), 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x33, + 0xF, 2); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3e, + 0xfffff, 0x3fc); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3f, + 0xfffff, 0x280f7); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x33, + 0xF, 3); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3e, + 0xfffff, 0x365); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3f, + 0xfffff, 0xafcf7); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, + BIT(19), 0x0); + } + } + /*@if Nsts > Nc, don't apply V matrix*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(11), 1); + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x2); + odm_set_bb_reg(dm, R_0x1e24, BIT(30), 1); + + /* logic mapping */ + /* TX BF logic map and TX path en for Nsts = 1~4 */ + //odm_set_bb_reg(dm, R_0x820, 0xffff0000, 0xffff); + /*verification path-AC*/ + //odm_set_bb_reg(dm, R_0x1e30, 0xffffffff, 0xe4e4e4e4); + } else { + /*@Disable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x0); + odm_set_bb_reg(dm, R_0x1e24, BIT(31), 0); + /*@1SS~4ss A, AB, ABC, ABCD*/ + //odm_set_bb_reg(dm, R_0x820, 0xffff, 0xf731); + //odm_set_bb_reg(dm, R_0x1e2c, 0xffffffff, 0xe4240400); + } + } +#endif +#if (RTL8198F_SUPPORT) + if (dm->support_ic_type == ODM_RTL8198F) { + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + for (i = RF_PATH_A; i <= RF_PATH_D; i++) { + /*RF mode table write enable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, + BIT(19), 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x30, + 0xfffff, 0x18000); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x31, + 0xfffff, 0x4f); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x32, + 0xfffff, 0x71fc0); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, + BIT(19), 0x0); + } + } + /*@if Nsts > Nc, don't apply V matrix*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(11), 1); + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x2); + odm_set_bb_reg(dm, R_0x1e24, BIT(30), 1); + + /* logic mapping */ + /* TX BF logic map and TX path en for Nsts = 1~4 */ + odm_set_bb_reg(dm, R_0x820, 0xffff0000, 0xffff); + odm_set_bb_reg(dm, R_0x1e30, 0xffffffff, 0xe4e4e4e4); + } else { + /*@Disable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x0); + odm_set_bb_reg(dm, R_0x1e24, BIT(31), 0); + /*@1SS~4ss A, AB, ABC, ABCD*/ + odm_set_bb_reg(dm, R_0x820, 0xffff, 0xf731); + odm_set_bb_reg(dm, R_0x1e2c, 0xffffffff, 0xe4240400); + } + } +#endif +#if (RTL8197G_SUPPORT) + if (dm->support_ic_type == ODM_RTL8197G) { + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*Path A ==================*/ + /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(19), 0x1); + /*Set RF Rx mode table*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0xfffff, + 0x18000); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, + 0x000cf); + odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, + 0x71fc2); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, BIT(19), 0x0); + + /*Path B ==================*/ + /*RF mode table write enable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, BIT(19), 0x1); + /*Set RF Rx mode table*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, + 0x18000); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, + 0x000cf); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, + 0x71fc2); + /*Set RF Standby mode table*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, + 0x18000); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, + 0x000ef); + odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, + 0x01042); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, BIT(19), 0x0); + } + + /*@if Nsts > Nc, don't apply V matrix*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(11), 1); + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x2); + odm_set_bb_reg(dm, R_0x1e24, BIT(30), 1); + + /* logic mapping */ + /* TX BF logic map and TX path en for Nsts = 1~2 */ + odm_set_bb_reg(dm, R_0x820, 0xff, 0x33); + odm_set_bb_reg(dm, R_0x1e2c, 0xffff, 0x404); + odm_set_bb_reg(dm, R_0x820, 0xffff0000, 0x33); + odm_set_bb_reg(dm, R_0x1e30, 0xffff, 0x404); + } else { + /*@Disable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x0); + odm_set_bb_reg(dm, R_0x1e24, BIT(31), 0); + /*@1SS~2ss A, AB*/ + odm_set_bb_reg(dm, R_0x820, 0xff, 0x31); + odm_set_bb_reg(dm, R_0x1e2c, 0xffff, 0x400); + } + } +#endif +} + +void phydm_mu_rsoml_reset(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bf_rate_info_jgr3 *rateinfo = &dm->bf_rate_info_jgr3; + + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] %s cnt reset\n", __func__); + + odm_memory_set(dm, &rateinfo->num_mu_vht_pkt[0], 0, VHT_RATE_NUM * 2); + odm_memory_set(dm, &rateinfo->num_qry_vht_pkt[0], 0, VHT_RATE_NUM * 2); +} + +void phydm_mu_rsoml_init(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bf_rate_info_jgr3 *rateinfo = &dm->bf_rate_info_jgr3; + u32 val = 0; + + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] %s\n", __func__); + + /*OFDM Tx*/ + val = odm_get_bb_reg(dm, R_0x820, MASKDWORD); + rateinfo->tx_path_en_ofdm_2sts = (u8)((val & 0xf0) >> 4); + rateinfo->tx_path_en_ofdm_1sts = (u8)(val & 0xf); + /*OFDM Rx*/ + rateinfo->rx_path_en_ofdm = (u8)odm_get_bb_reg(dm, R_0x824, 0xf0000); + + rateinfo->enable = 1; + rateinfo->mu_ratio_th = 30; + rateinfo->pre_mu_ratio = 0; + rateinfo->mu_set_trxpath = 0; + rateinfo->mu_been_iot = 0; + + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] %s tx1ss=%d, tx2ss=%d, rx=%d\n", + __func__, rateinfo->tx_path_en_ofdm_1sts, + rateinfo->tx_path_en_ofdm_2sts, rateinfo->rx_path_en_ofdm); + + phydm_mu_rsoml_reset(dm); +} + +void phydm_mu_rsoml_decision(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bf_rate_info_jgr3 *rateinfo = &dm->bf_rate_info_jgr3; + struct phydm_iot_center *iot_table = &dm->iot_table; + u8 offset = 0; + u32 mu_ratio = 0; + u32 su_pkt = 0; + u32 mu_pkt = 0; + u32 total_pkt = 0; + + if (rateinfo->tx_path_en_ofdm_2sts != 3 || + rateinfo->rx_path_en_ofdm != 3) { + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] Init Not 2T2R 22CE\n"); + return; + } + + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] RSOML Decision eanble: %d\n", + rateinfo->enable); + + if (!rateinfo->enable) + return; + + for (offset = 0; offset < VHT_RATE_NUM; offset++) { + mu_pkt += rateinfo->num_mu_vht_pkt[offset]; + su_pkt += rateinfo->num_qry_vht_pkt[offset]; + } + total_pkt = su_pkt + mu_pkt; + + if (total_pkt == 0) + mu_ratio = 0; + else + mu_ratio = (mu_pkt * 100) / total_pkt; // unit:% + + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] MU rx ratio: %d, total pkt: %d\n", + mu_ratio, total_pkt); + + if (mu_ratio > rateinfo->mu_ratio_th && + rateinfo->pre_mu_ratio > rateinfo->mu_ratio_th) { + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] RSOML status remain\n"); + } else if (mu_ratio <= rateinfo->mu_ratio_th && + rateinfo->pre_mu_ratio <= rateinfo->mu_ratio_th) { + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] RSOML status remain\n"); + } else if (mu_ratio > rateinfo->mu_ratio_th) { + odm_set_bb_reg(dm, R_0xc00, BIT(26), 0); + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] RSOML OFF\n"); + } else { + odm_set_bb_reg(dm, R_0xc00, BIT(26), 1); + PHYDM_DBG(dm, DBG_TXBF, "[MU RSOML] RSOML ON\n"); + } + + PHYDM_DBG(dm, DBG_TXBF, "[MU IOT] set_trxpath=%d, patch_10120200=%d\n", + rateinfo->mu_set_trxpath, iot_table->patch_id_10120200); + if (rateinfo->mu_set_trxpath && iot_table->patch_id_10120200) { + if (mu_ratio > rateinfo->mu_ratio_th) { + phydm_api_trx_mode(dm, BB_PATH_AB, BB_PATH_A, + BB_PATH_AUTO); + PHYDM_DBG(dm, DBG_TXBF, "[MU IOT] 22C IOT 2T1R\n"); + rateinfo->mu_been_iot = 1; + } else { + phydm_api_trx_mode(dm, BB_PATH_AB, BB_PATH_AB, + BB_PATH_AUTO); + PHYDM_DBG(dm, DBG_TXBF, "[MU IOT] 22C IOT 2T2R\n"); + rateinfo->mu_been_iot = 0; + } + } else if (rateinfo->mu_been_iot == 1) { + if (odm_get_bb_reg(dm, R_0x824, 0xf0000) == 1) { + phydm_api_trx_mode(dm, BB_PATH_AB, BB_PATH_AB, + BB_PATH_AUTO); + PHYDM_DBG(dm, DBG_TXBF, "[MU IOT] 22C IOT Restore\n"); + rateinfo->mu_been_iot = 0; + } + } + + rateinfo->pre_mu_ratio = mu_ratio; + phydm_mu_rsoml_reset(dm); +} + + +#if (RTL8814B_SUPPORT == 1) +void phydm_txbf_80p80_rfmode(void *dm_void, u8 su_bfee_cnt, u8 mu_bfee_cnt) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + u8 i; + + if (dm->rf_type == RF_1T1R) + return; + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + for (i = RF_PATH_A; i <= RF_PATH_D; i += 3) { + /*RF mode table write enable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, BIT(19), + 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x33, 0xF, 2); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3e, 0xfffff, + 0x3fc); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3f, 0xfffff, + 0x280f7); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x33, 0xF, 3); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3e, 0xfffff, + 0x365); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3f, 0xfffff, + 0xafcf7); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, BIT(19), + 0x0); + } + for (i = RF_PATH_B; i <= RF_PATH_C; i++) { + /*RF mode table write enable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, BIT(19), + 0x1); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x33, 0xF, 2); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3f, 0xfffff, + 0x280c7); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3f, 0xfffff, + 0x280c7); + /*Select RX mode*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x33, 0xF, 3); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3e, 0xfffff, + 0x365); + /*Set Table data*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0x3f, 0xfffff, + 0xafcc7); + /*RF mode table write disable*/ + odm_set_rf_reg(dm, (enum rf_path)i, RF_0xef, BIT(19), + 0x0); + } + } + /*@if Nsts > Nc, don't apply V matrix*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(11), 1); + + if (su_bfee_cnt > 0 || mu_bfee_cnt > 0) { + /*@enable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x2); + odm_set_bb_reg(dm, R_0x1e24, BIT(30), 1); + + /* logic mapping */ + /* TX BF logic map and TX path en for Nsts = 1~2 */ + odm_set_bb_reg(dm, R_0x820, 0xff0000, 0x33); /*seg0*/ + odm_set_bb_reg(dm, R_0x824, 0xff00, 0xcc); /*seg1*/ + odm_set_bb_reg(dm, R_0x1e30, 0xffff, 0xe4e4); + + } else { + /*@Disable BB TxBF ant mapping register*/ + odm_set_bb_reg(dm, R_0x1e24, BIT(28) | BIT29, 0x0); + odm_set_bb_reg(dm, R_0x1e24, BIT(31), 0); + /*@1SS~2ss A, AB*/ + odm_set_bb_reg(dm, R_0x820, 0xff, 0x31); /*seg0*/ + odm_set_bb_reg(dm, R_0x824, 0xff, 0xc8); /*seg1*/ + odm_set_bb_reg(dm, R_0x1e2c, 0xffff, 0xe420); + } +} +#endif +#endif /*PHYSTS_3RD_TYPE_IC*/ + +void phydm_txbf_avoid_hang(void *dm_void) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + + /* avoid CCK CCA hang when the BF mode */ +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + odm_set_bb_reg(dm, R_0x1e6c, 0x100000, 0x1); +#endif + + /* avoid CCK CCA hang when the BFee mode for 92F */ +#if (RTL8192F_SUPPORT == 1) + odm_set_bb_reg(dm, R_0xa70, 0xffff0000, 0x80ff); +#endif +} + +void phydm_bf_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len) +{ + struct dm_struct *dm = (struct dm_struct *)dm_void; + char help[] = "-h"; + u32 var1[3] = {0}; + u32 i; + + if ((strcmp(input[1], help) == 0)) { + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "{BF ver1 :0}, {NO applyV:0; applyV:1; default:2}\n"); + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "{MU RSOML:1}, {MU enable:1/0}, {MU Ratio:40}\n"); + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "{MU TRxPath:2}, {TRxPath enable:1/0}\n"); + return; + } + for (i = 0; i < 3; i++) { + PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var1[i]); + } + if (var1[0] == 0) { + #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE)) + #ifdef PHYDM_BEAMFORMING_SUPPORT + struct _RT_BEAMFORMING_INFO *beamforming_info = NULL; + + beamforming_info = &dm->beamforming_info; + + if (var1[1] == 0) { + beamforming_info->apply_v_matrix = false; + beamforming_info->snding3ss = true; + PDM_SNPF(*_out_len, *_used, output + *_used, + *_out_len - *_used, + "\r\n dont apply V matrix and 3SS 789 snding\n"); + } else if (var1[1] == 1) { + beamforming_info->apply_v_matrix = true; + beamforming_info->snding3ss = true; + PDM_SNPF(*_out_len, *_used, output + *_used, + *_out_len - *_used, + "\r\n apply V matrix and 3SS 789 snding\n"); + } else if (var1[1] == 2) { + beamforming_info->apply_v_matrix = true; + beamforming_info->snding3ss = false; + PDM_SNPF(*_out_len, *_used, output + *_used, + *_out_len - *_used, + "\r\n default txbf setting\n"); + } else { + PDM_SNPF(*_out_len, *_used, output + *_used, + *_out_len - *_used, + "\r\n unknown cmd!!\n"); + } + #endif + #endif + } else if (var1[0] == 1) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bf_rate_info_jgr3 *bfinfo = &dm->bf_rate_info_jgr3; + + bfinfo->enable = (u8)var1[1]; + bfinfo->mu_ratio_th = (u8)var1[2]; + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "[MU RSOML] enable= %d, MU ratio TH= %d\n", + bfinfo->enable, bfinfo->mu_ratio_th); + #endif + } else if (var1[0] == 2) { + #ifdef PHYDM_IC_JGR3_SERIES_SUPPORT + struct dm_struct *dm = (struct dm_struct *)dm_void; + struct phydm_bf_rate_info_jgr3 *bfinfo = &dm->bf_rate_info_jgr3; + + bfinfo->mu_set_trxpath = (u8)var1[1]; + PDM_SNPF(*_out_len, *_used, output + *_used, *_out_len - *_used, + "[MU TRxPath] mu_set_trxpath = %d\n", + bfinfo->mu_set_trxpath); + #endif + } +} + +#endif /*CONFIG_BB_TXBF_API*/ diff --git a/hal/phydm/txbf/phydm_hal_txbf_api.h b/hal/phydm/txbf/phydm_hal_txbf_api.h new file mode 100644 index 0000000..15659cc --- /dev/null +++ b/hal/phydm/txbf/phydm_hal_txbf_api.h @@ -0,0 +1,89 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in the + * file called LICENSE. + * + * Contact Information: + * wlanfae + * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, + * Hsinchu 300, Taiwan. + * + * Larry Finger + * + *****************************************************************************/ +#ifndef __PHYDM_HAL_TXBF_API_H__ +#define __PHYDM_HAL_TXBF_API_H__ + +#if (defined(CONFIG_BB_TXBF_API)) + +#if (DM_ODM_SUPPORT_TYPE != ODM_AP) +#if defined(DM_ODM_CE_MAC80211) +#define tx_bf_nr(a, b) ({ \ + u8 __tx_bf_nr_a = (a); \ + u8 __tx_bf_nr_b = (b); \ + ((__tx_bf_nr_a > __tx_bf_nr_b) ? (__tx_bf_nr_b) : (__tx_bf_nr_a)); }) +#else +#define tx_bf_nr(a, b) ((a > b) ? (b) : (a)) +#endif + +u8 beamforming_get_htndp_tx_rate(void *dm_void, u8 bfer_str_num); + +u8 beamforming_get_vht_ndp_tx_rate(void *dm_void, u8 bfer_str_num); + +#endif + +#if (RTL8822B_SUPPORT == 1 || RTL8822C_SUPPORT == 1 || RTL8192F_SUPPORT == 1 ||\ + RTL8814B_SUPPORT == 1 || RTL8198F_SUPPORT == 1 || RTL8812F_SUPPORT == 1) +u8 phydm_get_beamforming_sounding_info(void *dm_void, u16 *throughput, + u8 total_bfee_num, u8 *tx_rate); +u8 phydm_get_ndpa_rate(void *dm_void); + +u8 phydm_get_mu_bfee_snding_decision(void *dm_void, u16 throughput); + +#else +#define phydm_get_beamforming_sounding_info(dm, tp, bfee_num, rate) 0 +#define phydm_get_ndpa_rate(dm) +#define phydm_get_mu_bfee_snding_decision(dm, tp) + +#endif + +#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT +struct phydm_bf_rate_info_jgr3 { + u8 enable; + u8 mu_ratio_th; + u32 pre_mu_ratio; + u16 num_mu_vht_pkt[VHT_RATE_NUM]; + u16 num_qry_vht_pkt[VHT_RATE_NUM]; + boolean mu_set_trxpath; + u8 tx_path_en_ofdm_1sts; + u8 tx_path_en_ofdm_2sts; + u8 rx_path_en_ofdm; + boolean mu_been_iot; +}; + +/*this function is only used for BFer*/ +void phydm_txbf_rfmode(void *dm_void, u8 su_bfee_cnt, u8 mu_bfee_cnt); +void phydm_txbf_avoid_hang(void *dm_void); +void phydm_mu_rsoml_init(void *dm_void); +void phydm_mu_rsoml_decision(void *dm_void); + +#if (RTL8814B_SUPPORT == 1) +void phydm_txbf_80p80_rfmode(void *dm_void, u8 su_bfee_cnt, u8 mu_bfee_cnt); +#endif + +#endif /*#PHYDM_IC_JGR3_SERIES_SUPPORT*/ +void phydm_bf_debug(void *dm_void, char input[][16], u32 *_used, char *output, + u32 *_out_len); +#endif +#endif diff --git a/hal/rtl8821c/hal8821c_fw.c b/hal/rtl8821c/hal8821c_fw.c new file mode 100644 index 0000000..b65c8bf --- /dev/null +++ b/hal/rtl8821c/hal8821c_fw.c @@ -0,0 +1,53921 @@ +/****************************************************************************** +* +* Copyright(c) 2012 - 2017 Realtek Corporation. +* +* This program is free software; you can redistribute it and/or modify it +* under the terms of version 2 of the GNU General Public License as +* published by the Free Software Foundation. +* +* This program is distributed in the hope that it will be useful, but WITHOUT +* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for +* more details. +* +******************************************************************************/ + +#ifdef CONFIG_RTL8821C + +#include "drv_types.h" + +#ifdef LOAD_FW_HEADER_FROM_DRIVER + +#if (defined(CONFIG_AP_WOWLAN) || (DM_ODM_SUPPORT_TYPE & (ODM_AP))) + +u8 array_mp_8821c_fw_ap[] = { +0x21, 0x88, 0x00, 0x00, 0x18, 0x00, 0x08, 0x00, +0x0C, 0xBC, 0x11, 0xA2, 0x00, 0x00, 0x00, 0x00, +0x01, 0x0C, 0x12, 0x0D, 0xE4, 0x07, 0x00, 0x00, +0x18, 0x00, 0x00, 0x00, 0x0C, 0x00, 0x00, 0x00, +0x00, 0x00, 0x20, 0x80, 0x38, 0x7D, 0x00, 0x00, +0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, +0xA0, 0xBB, 0x00, 0x00, 0xA8, 0x89, 0x00, 0x00, +0x00, 0x00, 0x10, 0x80, 0x00, 0x00, 0x03, 0x80, +0x00, 0x00, 0x04, 0x04, 0x08, 0x08, 0x08, 0x08, +0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, +0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, +0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x03, 0x00, 0x01, 0xFE, 0x03, 0x01, 0x01, 0xFE, +0x03, 0x02, 0x01, 0xFE, 0x03, 0x03, 0x01, 0xFE, +0x03, 0x04, 0x01, 0xFE, 0x03, 0x05, 0x01, 0xFE, +0x03, 0x06, 0x01, 0xFE, 0x03, 0x07, 0x01, 0xFE, +0x06, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, +0x01, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00, +0x00, 0x01, 0x10, 0x00, 0x01, 0x00, 0x03, 0x80, +0x9D, 0x01, 0x03, 0x80, 0x9D, 0x01, 0x03, 0x80, +0xA1, 0x46, 0x03, 0x80, 0x00, 0x00, 0x00, 0x00, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x51, 0x46, 0x03, 0x80, 0x01, 0x00, 0x00, 0x00, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x70, 0x83, 0x20, 0x80, 0x41, 0x4E, 0x59, 0x00, +0x61, 0x6E, 0x79, 0x00, 0x81, 0x00, 0x88, 0x00, +0x90, 0x00, 0x99, 0x00, 0xA2, 0x00, 0xAC, 0x00, +0xB6, 0x00, 0xC0, 0x00, 0xCC, 0x00, 0xD8, 0x00, +0xE5, 0x00, 0xF2, 0x00, 0x01, 0x01, 0x10, 0x01, +0x20, 0x01, 0x31, 0x01, 0x43, 0x01, 0x56, 0x01, +0x6A, 0x01, 0x80, 0x01, 0x97, 0x01, 0xAF, 0x01, +0xC8, 0x01, 0xE3, 0x01, 0x00, 0x02, 0x1E, 0x02, +0x3E, 0x02, 0x61, 0x02, 0x85, 0x02, 0xAB, 0x02, +0xD3, 0x02, 0xFE, 0x02, 0x2B, 0x03, 0x5C, 0x03, +0x8E, 0x03, 0xC4, 0x03, 0xFE, 0x03, 0x00, 0x00, +0x22, 0x05, 0x50, 0x05, 0x51, 0x05, 0x1A, 0x15, +0x08, 0x08, 0x0C, 0x09, 0x00, 0x0C, 0xB0, 0x0C, +0xB4, 0x0C, 0xBC, 0x0C, 0x90, 0x19, 0xA4, 0x09, +0x04, 0x0A, 0x00, 0x0B, 0x38, 0x08, 0x00, 0x00, +0xDF, 0xDE, 0x8F, 0x00, 0x01, 0x00, 0x00, 0x00, +0x06, 0x09, 0x0C, 0x12, 0x18, 0x24, 0x30, 0x36, +0x01, 0x02, 0x05, 0x0B, 0x00, 0x00, 0x00, 0x00, +0x01, 0x02, 0x03, 0x06, 0x05, 0x06, 0x07, 0x08, +0x09, 0x0A, 0x0B, 0x2C, 0xFF, 0x00, 0x01, 0x02, +0x02, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, +0x28, 0x28, 0x32, 0x28, 0x1E, 0x19, 0x19, 0x19, +0x18, 0x18, 0x12, 0x0F, 0x1E, 0x1E, 0x19, 0x1E, +0x18, 0x16, 0x0C, 0x0C, 0x1E, 0x1E, 0x19, 0x1E, +0x18, 0x16, 0x0C, 0x0C, 0x1E, 0x1E, 0x19, 0x1C, +0x18, 0x14, 0x0C, 0x0A, 0x1E, 0x1E, 0x19, 0x1E, +0x19, 0x18, 0x0F, 0x0E, 0x1E, 0x1E, 0x1E, 0x1E, +0x1C, 0x16, 0x14, 0x12, 0x0C, 0x0A, 0x1E, 0x1E, +0x1E, 0x1E, 0x1A, 0x16, 0x12, 0x10, 0x0C, 0x0A, +0x1E, 0x1E, 0x1E, 0x1E, 0x18, 0x16, 0x0D, 0x0E, +0x0C, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x12, 0x12, 0x14, 0x12, +0x0F, 0x0F, 0x0C, 0x0C, 0x09, 0x08, 0x08, 0x07, +0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, 0x05, 0x04, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0A, 0x0A, 0x08, 0x08, 0x08, 0x07, 0x07, 0x06, +0x04, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, +0x07, 0x06, 0x05, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x05, 0x04, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x02, 0x02, 0x02, 0x04, 0x02, 0x04, 0x06, 0x06, +0x08, 0x08, 0x09, 0x09, 0x04, 0x08, 0x08, 0x08, +0x0C, 0x10, 0x10, 0x18, 0x04, 0x08, 0x08, 0x08, +0x0C, 0x10, 0x10, 0x18, 0x05, 0x08, 0x08, 0x09, +0x10, 0x14, 0x1C, 0x20, 0x04, 0x06, 0x08, 0x0A, +0x10, 0x18, 0x18, 0x20, 0x03, 0x05, 0x08, 0x09, +0x10, 0x14, 0x1C, 0x24, 0x2A, 0x2C, 0x05, 0x07, +0x09, 0x0A, 0x10, 0x14, 0x1C, 0x28, 0x2C, 0x30, +0x06, 0x08, 0x0A, 0x0C, 0x12, 0x18, 0x1E, 0x30, +0x38, 0x42, 0x0A, 0x0C, 0x0C, 0x12, 0x16, 0x1C, +0x20, 0x24, 0x24, 0x30, 0x01, 0x01, 0x01, 0x01, +0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, +0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, +0x02, 0x04, 0x06, 0x07, 0x08, 0x0A, 0x0B, 0x0C, +0x03, 0x05, 0x06, 0x07, 0x08, 0x0A, 0x0B, 0x0C, +0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, +0x02, 0x04, 0x06, 0x07, 0x08, 0x09, 0x0B, 0x0C, +0x0C, 0x0C, 0x03, 0x05, 0x06, 0x07, 0x08, 0x09, +0x0B, 0x0C, 0x0C, 0x0C, 0x05, 0x06, 0x07, 0x08, +0x09, 0x0A, 0x0B, 0x0C, 0x0C, 0x0C, 0x05, 0x06, +0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0C, 0x0C, +0x2C, 0x00, 0x04, 0x00, 0x2D, 0x00, 0x2C, 0x01, +0x2D, 0x01, 0x2C, 0x02, 0x2E, 0x01, 0xFF, 0x00, +0x2D, 0x02, 0xFF, 0x00, 0x36, 0x2D, 0xFF, 0x36, +0x2E, 0xFF, 0x37, 0x2F, 0xFF, 0x41, 0x38, 0x30, +0x39, 0x42, 0x31, 0x42, 0x3A, 0x32, 0x43, 0x3A, +0x33, 0x43, 0x3A, 0x34, 0x3A, 0x44, 0x35, 0x44, +0x3B, 0xFF, 0x37, 0x2E, 0x40, 0x38, 0x30, 0x41, +0x39, 0x42, 0x31, 0x3A, 0x43, 0x32, 0x3B, 0x43, +0x35, 0x3C, 0x44, 0xFF, 0x3D, 0x45, 0xFF, 0x3E, +0x45, 0xFF, 0x45, 0x3F, 0xFF, 0x46, 0xFF, 0xFF, +0x37, 0x41, 0x2F, 0x39, 0x42, 0x31, 0x43, 0x3A, +0x33, 0x44, 0x3B, 0x35, 0x45, 0x3D, 0xFF, 0x46, +0x47, 0x3E, 0x47, 0xFF, 0xFF, 0x48, 0xFF, 0xFF, +0x49, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, +0x0D, 0x14, 0xFF, 0x15, 0x0E, 0xFF, 0x15, 0x0F, +0xFF, 0x16, 0x10, 0xFF, 0x17, 0x1E, 0x11, 0x1E, +0x18, 0x12, 0x1F, 0x18, 0x13, 0x18, 0x1F, 0xFF, +0x15, 0x0E, 0xFF, 0x16, 0x1D, 0x10, 0x17, 0x1E, +0x10, 0x18, 0x1E, 0x11, 0x19, 0x1F, 0xFF, 0x1A, +0x20, 0xFF, 0x21, 0x1B, 0xFF, 0x21, 0xFF, 0xFF, +0x15, 0x13, 0x0F, 0x17, 0x1E, 0x11, 0x18, 0x1F, +0x13, 0x20, 0x19, 0xFF, 0x21, 0x1B, 0xFF, 0x22, +0xFF, 0xFF, 0x23, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, +0x04, 0x04, 0x04, 0x36, 0x2C, 0xFF, 0x2D, 0xFF, +0xFF, 0x2E, 0x37, 0xFF, 0x38, 0x41, 0x2F, 0x39, +0x42, 0x30, 0x43, 0x39, 0x31, 0x42, 0x39, 0x32, +0x43, 0x3A, 0x33, 0x43, 0x3A, 0x34, 0x2D, 0x2C, +0xFF, 0x36, 0x2E, 0xFF, 0x37, 0x2F, 0x40, 0x38, +0x30, 0x41, 0x42, 0x33, 0x39, 0x43, 0x35, 0x3A, +0x3B, 0x43, 0x34, 0x44, 0x3C, 0x3B, 0x45, 0x3D, +0x3C, 0x45, 0x3E, 0x3D, 0x37, 0x2E, 0xFF, 0x38, +0x2F, 0x40, 0x39, 0x31, 0x41, 0x3A, 0x42, 0xFF, +0x43, 0x3B, 0xFF, 0x44, 0x3C, 0xFF, 0x45, 0x3D, +0x3C, 0x46, 0x3F, 0x45, 0x47, 0x46, 0x45, 0x48, +0x47, 0x47, 0x00, 0x00, 0x04, 0xFF, 0xFF, 0x0C, +0xFF, 0xFF, 0x0D, 0x14, 0xFF, 0x0E, 0x15, 0xFF, +0x16, 0x0F, 0xFF, 0x17, 0x10, 0xFF, 0x17, 0x11, +0xFF, 0x17, 0x12, 0xFF, 0x0D, 0x0C, 0xFF, 0x14, +0x0E, 0xFF, 0x15, 0x0F, 0xFF, 0x16, 0x1D, 0x10, +0x17, 0x1E, 0x12, 0x18, 0x1F, 0x13, 0x19, 0x20, +0x19, 0x20, 0x1A, 0x19, 0x14, 0x0E, 0xFF, 0x15, +0x1C, 0xFF, 0x17, 0x1D, 0x11, 0x18, 0x1E, 0x13, +0x19, 0x1F, 0x1E, 0x20, 0x1A, 0x1F, 0x21, 0x1B, +0x20, 0x22, 0x21, 0x1B, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x24, 0x26, 0x2A, +0x00, 0x00, 0x00, 0x1F, 0x21, 0x25, 0x27, 0x28, +0x00, 0x00, 0x00, 0x00, 0x23, 0x26, 0x28, 0x30, +0x00, 0x00, 0x00, 0x00, 0x23, 0x26, 0x28, 0x2A, +0x00, 0x00, 0x00, 0x00, 0x23, 0x26, 0x28, 0x2A, +0x00, 0x00, 0x00, 0x00, 0x24, 0x28, 0x2A, 0x2C, +0x2E, 0x30, 0x00, 0x00, 0x00, 0x00, 0x26, 0x29, +0x2B, 0x2D, 0x2F, 0x31, 0x00, 0x00, 0x00, 0x00, +0x28, 0x2A, 0x2C, 0x2E, 0x30, 0x32, 0x00, 0x00, +0x00, 0x1F, 0x23, 0x26, 0x28, 0x2A, 0x2A, 0x2A, +0x01, 0x00, 0x02, 0x00, 0x05, 0x00, 0x0B, 0x00, +0x06, 0x00, 0x09, 0x00, 0x0C, 0x00, 0x12, 0x00, +0x18, 0x00, 0x24, 0x00, 0x30, 0x00, 0x36, 0x00, +0x0E, 0x00, 0x1B, 0x00, 0x29, 0x00, 0x36, 0x00, +0x51, 0x00, 0x6C, 0x00, 0x7A, 0x00, 0x87, 0x00, +0x1B, 0x00, 0x36, 0x00, 0x51, 0x00, 0x6C, 0x00, +0xA2, 0x00, 0xD8, 0x00, 0xF3, 0x00, 0x0E, 0x01, +0x29, 0x00, 0x51, 0x00, 0x7A, 0x00, 0xA2, 0x00, +0xF3, 0x00, 0x44, 0x01, 0x6D, 0x01, 0x95, 0x01, +0x36, 0x00, 0x6C, 0x00, 0xA2, 0x00, 0xD8, 0x00, +0x44, 0x01, 0xB0, 0x01, 0xE6, 0x01, 0x1C, 0x02, +0x0E, 0x00, 0x1B, 0x00, 0x29, 0x00, 0x36, 0x00, +0x51, 0x00, 0x6C, 0x00, 0x7A, 0x00, 0x87, 0x00, +0xA2, 0x00, 0xB4, 0x00, 0x1B, 0x00, 0x36, 0x00, +0x51, 0x00, 0x6C, 0x00, 0xA2, 0x00, 0xD8, 0x00, +0xF3, 0x00, 0xFF, 0x00, 0x23, 0x01, 0x44, 0x01, +0x29, 0x00, 0x51, 0x00, 0x7A, 0x00, 0xA2, 0x00, +0xF3, 0x00, 0x44, 0x01, 0x64, 0x01, 0x64, 0x01, +0xB5, 0x01, 0xE6, 0x01, 0x36, 0x00, 0x6C, 0x00, +0xA2, 0x00, 0xD8, 0x00, 0x44, 0x01, 0xB0, 0x01, +0xE6, 0x01, 0x1C, 0x02, 0x88, 0x02, 0xD0, 0x02, +0x14, 0x14, 0x15, 0x15, 0x16, 0x17, 0x17, 0x18, +0x1C, 0x1C, 0x1C, 0x1C, 0x1D, 0x1D, 0x1E, 0x1E, +0x1C, 0x1C, 0x1D, 0x1E, 0x1F, 0x20, 0x20, 0x20, +0x36, 0x36, 0x37, 0x37, 0x38, 0x39, 0x39, 0x3A, +0x3A, 0x3A, 0x00, 0x00, 0x40, 0x40, 0x40, 0x40, +0x41, 0x41, 0x42, 0x42, 0x43, 0x43, 0x00, 0x00, +0x40, 0x40, 0x41, 0x42, 0x43, 0x44, 0x44, 0x44, +0x45, 0x46, 0x00, 0x00, 0x00, 0xF0, 0x01, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x01, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x07, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x07, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, +0x00, 0x00, 0x30, 0xC0, 0xE0, 0x00, 0x00, 0x00, +0x00, 0x0C, 0x0E, 0x38, 0x18, 0x00, 0x00, 0x00, +0x00, 0x83, 0x01, 0x06, 0x80, 0x03, 0x00, 0x00, +0x00, 0x00, 0x70, 0xE0, 0x00, 0x04, 0x00, 0x00, +0xE8, 0x67, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x30, 0xF0, 0x21, 0x6C, 0x18, 0xF0, 0x00, 0x4C, +0xBC, 0x65, 0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x77, 0xF0, +0x20, 0x6C, 0x80, 0xF0, 0x80, 0x9C, 0x80, 0xF0, +0x20, 0x6E, 0xCC, 0xEC, 0x1E, 0x24, 0x30, 0xF0, +0x21, 0x6C, 0xF4, 0xF7, 0x1C, 0x4C, 0x80, 0x9C, +0xBC, 0x65, 0x30, 0xF0, 0x21, 0x6C, 0xF4, 0xF7, +0x18, 0x4C, 0x80, 0x9C, 0xFC, 0x65, 0x9F, 0x67, +0x77, 0xF0, 0x24, 0x6D, 0xE0, 0xF2, 0x90, 0xDD, +0x9D, 0x67, 0x77, 0xF0, 0x24, 0x6D, 0xE0, 0xF2, +0x94, 0xDD, 0x9D, 0x67, 0x85, 0x9C, 0x77, 0xF0, +0x24, 0x6D, 0xE0, 0xF2, 0x98, 0xDD, 0x20, 0xE8, +0x00, 0x65, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x00, 0x6E, 0x30, 0xF0, 0x20, 0x6F, +0x2F, 0xF0, 0x08, 0x4F, 0xC0, 0xDC, 0x04, 0x4C, +0xE3, 0xEC, 0xB8, 0x67, 0xFB, 0x2D, 0x30, 0xF0, +0x21, 0x6C, 0x70, 0xF3, 0x10, 0x4C, 0x00, 0x6E, +0x30, 0xF0, 0x21, 0x6F, 0xB0, 0xF4, 0x18, 0x4F, +0xC0, 0xDC, 0x04, 0x4C, 0xE3, 0xEC, 0xB8, 0x67, +0xFB, 0x2D, 0x30, 0xF0, 0x21, 0x6C, 0x15, 0xF0, +0x00, 0x4C, 0x00, 0x6E, 0x30, 0xF0, 0x21, 0x6F, +0x18, 0xF0, 0x00, 0x4F, 0xC0, 0xDC, 0x04, 0x4C, +0xE3, 0xEC, 0xB8, 0x67, 0xFB, 0x2D, 0x10, 0xF0, +0x23, 0x6C, 0xC0, 0xF0, 0x01, 0x4C, 0x00, 0xEC, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xC0, 0xF0, 0x01, 0x4A, 0x40, 0xDB, +0x00, 0x1C, 0x94, 0x00, 0x80, 0x18, 0xC8, 0x06, +0x80, 0x18, 0xAF, 0x05, 0x80, 0x18, 0xD1, 0x05, +0x80, 0x18, 0x88, 0x06, 0x80, 0x18, 0xFF, 0x05, +0x80, 0x18, 0xA4, 0x06, 0x80, 0x18, 0xF2, 0x03, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF7, 0x54, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6C, 0x30, 0xF0, 0x21, 0x6A, 0x80, 0xF1, +0x08, 0x4C, 0x15, 0xF0, 0x00, 0x4A, 0x43, 0xDC, +0xCE, 0xF7, 0x40, 0x98, 0x00, 0x6D, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, 0x50, 0xDB, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF7, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x6F, 0xF0, 0x08, 0x4C, +0x01, 0x6D, 0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6B, +0xB0, 0xF4, 0x4C, 0xDB, 0x30, 0xF0, 0x20, 0x6C, +0x30, 0xF0, 0x21, 0x6A, 0x2F, 0xF0, 0x08, 0x4C, +0x15, 0xF4, 0x00, 0x4A, 0x43, 0xDC, 0xCE, 0xF7, +0x40, 0x98, 0x00, 0x6D, 0x40, 0xEA, 0x30, 0xF0, +0x21, 0x6B, 0xB0, 0xF4, 0x44, 0xDB, 0x00, 0x18, +0x71, 0xDC, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF3, +0x7C, 0x9A, 0xFF, 0xF7, 0x1F, 0x6C, 0x10, 0xF0, +0x00, 0x6D, 0x40, 0xAB, 0xAB, 0xED, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF7, 0x58, 0x9A, 0x40, 0xEA, +0x00, 0x1C, 0x95, 0x45, 0xFF, 0x17, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x6D, 0xB8, 0x00, 0x65, +0x00, 0xF0, 0x20, 0x6A, 0x7C, 0x4A, 0x6C, 0xEA, +0x1C, 0x22, 0x00, 0xF0, 0x20, 0x6B, 0x28, 0x4B, +0x6A, 0xEA, 0x0B, 0x61, 0x4E, 0xB8, 0x00, 0x65, +0x00, 0xF0, 0x20, 0x6B, 0x01, 0x4B, 0x6B, 0xE2, +0x60, 0xAA, 0xBF, 0xF6, 0x1A, 0x6A, 0x6A, 0xEA, +0x31, 0x60, 0x77, 0xF0, 0x24, 0x6A, 0xA0, 0xF1, +0x1C, 0x4A, 0x1D, 0xF4, 0x00, 0x6B, 0x60, 0xDA, +0x10, 0xF0, 0x23, 0x6A, 0x64, 0xF2, 0x15, 0x4A, +0x00, 0xEA, 0x00, 0xF0, 0x20, 0x6A, 0x1F, 0xF7, +0x00, 0x6A, 0x4C, 0xEB, 0x4C, 0xB8, 0x00, 0x65, +0x6C, 0xEA, 0x42, 0x32, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF0, 0x00, 0x4B, 0x49, 0xE3, 0x40, 0xA2, +0x30, 0xF0, 0x20, 0x6B, 0x40, 0xF1, 0x08, 0x4B, +0x69, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, +0x08, 0x4B, 0x60, 0x9B, 0x05, 0x2B, 0x10, 0xF0, +0x23, 0x6B, 0x80, 0xF3, 0x01, 0x4B, 0x00, 0xEB, +0x10, 0xF0, 0x23, 0x6B, 0x00, 0xF4, 0x15, 0x4B, +0x00, 0xEB, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0x0D, 0xF1, 0x1C, 0x4A, 0x00, 0xF0, 0x20, 0x6B, +0x01, 0x6B, 0x60, 0xDA, 0x10, 0xF0, 0x23, 0x6B, +0x40, 0xF2, 0x09, 0x4B, 0x00, 0xEB, 0x00, 0x65, +0x5A, 0xB8, 0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, +0x40, 0xE8, 0x5A, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x7B, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, 0x0D, 0xF1, +0x1C, 0x4A, 0x00, 0xF0, 0x20, 0x6B, 0x60, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x2D, 0xF1, 0x18, 0x4A, +0x60, 0x9A, 0x41, 0x9A, 0x6A, 0xEA, 0x0D, 0x61, +0x6E, 0xB8, 0x00, 0x65, 0x62, 0x43, 0xCB, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x5A, 0xB8, +0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, 0x00, 0xBA, +0x00, 0x65, 0x36, 0x23, 0xDF, 0xF7, 0x00, 0x03, +0x86, 0xDB, 0xA7, 0xDB, 0xC8, 0xDB, 0xE9, 0xDB, +0x0A, 0xDB, 0x2B, 0xDB, 0x98, 0x67, 0x8C, 0xDB, +0x9F, 0x67, 0x8E, 0xDB, 0x12, 0xEC, 0x10, 0xED, +0x82, 0xDB, 0xA3, 0xDB, 0x9A, 0xB8, 0x00, 0x65, +0x84, 0xDB, 0x9B, 0xB8, 0x00, 0x65, 0x85, 0xDB, +0x8E, 0xB8, 0x00, 0x65, 0x82, 0x44, 0x81, 0xDB, +0x8C, 0xB8, 0x00, 0x65, 0x80, 0xDB, 0x30, 0xF0, +0x20, 0x6B, 0x2D, 0xF1, 0x18, 0x4B, 0x60, 0x9B, +0x9D, 0x67, 0x89, 0xDB, 0x6A, 0x9B, 0xCF, 0xF7, +0x80, 0x44, 0x62, 0xEC, 0x0D, 0x60, 0x77, 0xF0, +0x24, 0x6C, 0xA0, 0xF1, 0x1C, 0x4C, 0x1D, 0xF4, +0x01, 0x6B, 0x60, 0xDC, 0x10, 0xF0, 0x23, 0x6C, +0x64, 0xF2, 0x15, 0x4C, 0x00, 0xEC, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, 0x18, 0x4B, +0x41, 0x9B, 0x40, 0xDB, 0x89, 0x9A, 0xBC, 0x65, +0x7D, 0x67, 0xDF, 0xF7, 0x00, 0x03, 0x4C, 0xB8, +0x00, 0x65, 0x00, 0xF0, 0x20, 0x6D, 0x05, 0x4D, +0xAF, 0xED, 0xAC, 0xEA, 0xA0, 0x9B, 0x04, 0x6C, +0x8C, 0xED, 0xAD, 0xEA, 0x82, 0x9B, 0xA3, 0x9B, +0x32, 0xEC, 0x30, 0xED, 0x8E, 0x9B, 0xFC, 0x65, +0x8C, 0x9B, 0x1C, 0x65, 0x84, 0x9B, 0x5C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x85, 0x9B, +0x7C, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x2B, 0x9B, 0x0A, 0x9B, 0xE9, 0x9B, 0xC8, 0x9B, +0xA7, 0x9B, 0x86, 0x9B, 0x61, 0x9B, 0xCB, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x8A, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x7B, 0xB8, +0x00, 0x65, 0x5A, 0xB8, 0x00, 0x65, 0x00, 0xBA, +0xDF, 0xF7, 0x00, 0x03, 0x86, 0xDB, 0xA7, 0xDB, +0xC8, 0xDB, 0xE9, 0xDB, 0x0A, 0xDB, 0x2B, 0xDB, +0x98, 0x67, 0x8C, 0xDB, 0x9F, 0x67, 0x8E, 0xDB, +0x12, 0xEC, 0x10, 0xED, 0x82, 0xDB, 0xA3, 0xDB, +0x9A, 0xB8, 0x00, 0x65, 0x84, 0xDB, 0x9B, 0xB8, +0x00, 0x65, 0x85, 0xDB, 0x7D, 0x67, 0x5B, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x40, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0xAD, 0xF1, 0x08, 0x4C, +0x00, 0xF4, 0x00, 0x4C, 0xBC, 0x65, 0x82, 0x67, +0x40, 0xEA, 0x00, 0x65, 0x7A, 0xB8, 0x00, 0x65, +0xBB, 0x65, 0xDF, 0xF7, 0x00, 0x03, 0x82, 0x9B, +0xA3, 0x9B, 0x32, 0xEC, 0x30, 0xED, 0x8E, 0x9B, +0xFC, 0x65, 0x8C, 0x9B, 0x1C, 0x65, 0x84, 0x9B, +0x5C, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x85, 0x9B, 0x7C, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x2B, 0x9B, 0x0A, 0x9B, 0xE9, 0x9B, +0xC8, 0x9B, 0xA7, 0x9B, 0x86, 0x9B, 0x5A, 0xB8, +0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, 0x00, 0xBA, +0x00, 0x65, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0x0D, 0xF1, 0x1C, 0x4B, 0x40, 0xDB, 0xDF, 0xF7, +0x00, 0x03, 0x86, 0xDB, 0xA7, 0xDB, 0xC8, 0xDB, +0xE9, 0xDB, 0x0A, 0xDB, 0x2B, 0xDB, 0x98, 0x67, +0x8C, 0xDB, 0x9F, 0x67, 0x8E, 0xDB, 0x12, 0xEC, +0x10, 0xED, 0x82, 0xDB, 0xA3, 0xDB, 0x9A, 0xB8, +0x00, 0x65, 0x84, 0xDB, 0x9B, 0xB8, 0x00, 0x65, +0x85, 0xDB, 0x8E, 0xB8, 0x00, 0x65, 0x81, 0xDB, +0x8C, 0xB8, 0x00, 0x65, 0x80, 0xDB, 0x30, 0xF0, +0x20, 0x6B, 0x2D, 0xF1, 0x18, 0x4B, 0x60, 0x9B, +0x9D, 0x67, 0x89, 0xDB, 0x6A, 0x9B, 0xCF, 0xF7, +0x80, 0x44, 0x62, 0xEC, 0x0D, 0x60, 0x77, 0xF0, +0x24, 0x6C, 0xA0, 0xF1, 0x1C, 0x4C, 0x1D, 0xF4, +0x01, 0x6B, 0x60, 0xDC, 0x10, 0xF0, 0x23, 0x6C, +0x64, 0xF2, 0x15, 0x4C, 0x00, 0xEC, 0x00, 0x65, +0x40, 0x9A, 0x30, 0xF0, 0x20, 0x6C, 0xAD, 0xF1, +0x08, 0x4C, 0x00, 0xF4, 0x00, 0x4C, 0xBC, 0x65, +0x82, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6C, +0x0D, 0xF1, 0x1C, 0x4C, 0x00, 0xF0, 0x20, 0x6D, +0xA0, 0xDC, 0x30, 0xF0, 0x20, 0x6A, 0x2D, 0xF1, +0x18, 0x4A, 0x10, 0xF0, 0x23, 0x6B, 0xA0, 0xF4, +0x1D, 0x4B, 0x00, 0xEB, 0x61, 0x9A, 0x60, 0xDA, +0x49, 0x9B, 0xBA, 0x65, 0xDF, 0xF7, 0x00, 0x03, +0x4C, 0xB8, 0x00, 0x65, 0x00, 0xF0, 0x20, 0x6D, +0x05, 0x4D, 0xAF, 0xED, 0xAC, 0xEA, 0xA0, 0x9B, +0x00, 0xF0, 0x20, 0x6C, 0x04, 0x4C, 0x8C, 0xED, +0xAD, 0xEA, 0x82, 0x9B, 0xA3, 0x9B, 0x32, 0xEC, +0x30, 0xED, 0x8E, 0x9B, 0xFC, 0x65, 0x8C, 0x9B, +0x1C, 0x65, 0x84, 0x9B, 0x5C, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x85, 0x9B, 0x7C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x2B, 0x9B, +0x0A, 0x9B, 0xE9, 0x9B, 0xC8, 0x9B, 0xA7, 0x9B, +0x86, 0x9B, 0x61, 0x9B, 0xCB, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x8A, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, +0x5A, 0xB8, 0x00, 0x65, 0x00, 0xBA, 0x00, 0x65, +0x5F, 0x67, 0x5A, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x18, 0x66, 0xC0, 0x00, 0x1C, +0xA9, 0x41, 0x5A, 0xB8, 0x00, 0x65, 0x00, 0xEA, +0x6D, 0xB8, 0x00, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x00, 0x4A, 0x4F, 0xEA, 0x4C, 0xEB, 0xAB, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x5F, 0x67, +0x5A, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x1C, 0x6C, 0x41, 0x5A, 0xB8, 0x00, 0x65, +0x00, 0xEA, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x81, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x7B, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xAF, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x57, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x74, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x75, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xC0, 0xF5, 0x15, 0x4A, 0x40, 0xDB, 0x01, 0x4A, +0x40, 0xDB, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xE0, 0xF5, 0x0D, 0x4A, 0x40, 0xDB, 0x01, 0x4A, +0x40, 0xDB, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x00, 0xF6, 0x05, 0x4A, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x75, 0xF7, 0x44, 0x9A, 0xC0, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF7, 0x48, 0x9A, +0xA0, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF7, +0x4C, 0x9A, 0x80, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF7, 0x50, 0x9A, 0x40, 0x9A, 0x33, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, +0x10, 0xF0, 0x24, 0x6F, 0x75, 0xF7, 0xF4, 0x9F, +0x40, 0x9B, 0xED, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x75, 0xF7, 0x58, 0x9A, 0xFF, 0x6B, +0xC0, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF7, +0x5C, 0x9A, 0xA0, 0xDA, 0x10, 0xF0, 0x24, 0x6A, +0x95, 0xF7, 0x40, 0x9A, 0x10, 0x6D, 0xAB, 0xED, +0x80, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF7, +0x84, 0x9A, 0x40, 0xA4, 0x6C, 0xEA, 0xAC, 0xEA, +0x02, 0x6D, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF3, 0x80, 0x9A, +0x80, 0x6D, 0xAB, 0xED, 0x40, 0xA4, 0x6C, 0xEA, +0xAE, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x00, 0xF6, 0x06, 0x4A, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0xA0, 0xF6, 0x1D, 0x4A, +0x40, 0xDB, 0x00, 0x18, 0xE3, 0xDE, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x6C, 0x9A, 0x6C, 0x23, +0x01, 0x6A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x1F, 0xDF, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x4C, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x9D, 0xE0, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x4C, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x83, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, 0x08, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x20, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, +0x10, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x21, 0xDF, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x4C, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x7F, 0xE0, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x4C, 0x9A, 0x40, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x77, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, 0x80, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x73, 0xE0, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x6C, 0x9B, +0xFF, 0x6A, 0x01, 0x4A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x6C, 0xE0, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x6C, 0x9B, 0x04, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x22, 0xDF, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x6C, 0x9B, +0x08, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x23, 0xDF, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x6C, 0x9B, 0x10, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x24, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x70, 0x9A, +0x70, 0x23, 0x01, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x4B, 0xE0, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x50, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x25, 0xDF, 0x30, 0xF0, +0x20, 0x6B, 0x00, 0xF2, 0x70, 0x9B, 0x04, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0x33, 0xE0, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x70, 0x9B, 0x08, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0x18, 0xE0, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xB5, 0xF2, 0x5C, 0x9A, 0x00, 0xF2, +0x70, 0x9B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x26, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x55, 0xF3, 0x5C, 0x9A, 0x00, 0xF2, +0x70, 0x9B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0xC1, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x55, 0xF2, 0x44, 0x9A, 0x00, 0xF2, +0x70, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0xC5, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x55, 0xF2, 0x48, 0x9A, +0x00, 0xF2, 0x70, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0xC5, 0xDF, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x75, 0xF7, +0x54, 0x9A, 0x00, 0xF2, 0x70, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0xC5, 0xDF, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x95, 0xF7, 0x48, 0x9A, 0x00, 0xF2, 0x70, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0xC5, 0xDF, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x74, 0x9A, 0x55, 0x23, 0x01, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0x33, 0xE0, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x18, 0xE0, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x33, 0xE0, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x08, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0x18, 0xE0, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0x33, 0xE0, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x20, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0x18, 0xE0, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x40, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0x33, 0xE0, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x80, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x18, 0xE0, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xA0, 0xF6, 0x1E, 0x4A, 0x40, 0xDB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, +0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x41, 0xF1, +0x1D, 0x4A, 0x40, 0xDB, 0x00, 0x18, 0xB3, 0xDE, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x5C, 0x9A, +0x22, 0x22, 0x00, 0x68, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x7C, 0x9B, 0x02, 0xF0, 0x00, 0x6A, +0x44, 0xE8, 0x6C, 0xEA, 0x03, 0x22, 0x90, 0x67, +0x00, 0x18, 0x1E, 0xDF, 0x01, 0x48, 0x10, 0x70, +0xF1, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x5C, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0xCE, 0xE0, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x41, 0xF1, 0x1E, 0x4A, 0x40, 0xDB, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xC1, 0xF1, 0x11, 0x4A, 0x40, 0xDB, 0x00, 0x18, +0xBA, 0xDE, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x7C, 0x9A, 0x4A, 0x23, 0x08, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0x5B, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0xF7, 0xDE, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x5C, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0xCA, 0xE0, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x5C, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0xC6, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, 0x40, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0xFC, 0xDE, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, +0x80, 0x6B, 0x6C, 0xEA, 0x05, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x50, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x7C, 0x9B, +0xFF, 0x6A, 0x01, 0x4A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0xC2, 0xE0, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x7C, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0xBE, 0xE0, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x60, 0x9A, +0x7D, 0x23, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF7, +0x48, 0x9A, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0xB6, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x15, 0xF2, 0x5C, 0x9A, +0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0xB6, 0xDF, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x55, 0xF7, +0x54, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0xB6, 0xDF, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0xB5, 0xF2, 0x5C, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0xB6, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x55, 0xF3, 0x5C, 0x9A, 0xE0, 0xF1, +0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0xB6, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x55, 0xF2, 0x40, 0x9A, +0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0x3E, 0xDF, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x55, 0xF2, +0x44, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0x7C, 0xDF, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x55, 0xF2, 0x48, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0x9D, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x75, 0xF7, 0x54, 0x9A, 0xE0, 0xF1, +0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0x64, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x35, 0xF2, 0x5C, 0x9A, +0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x14, 0xDF, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x64, 0x9A, 0x78, 0x23, 0x01, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0x15, 0xE1, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x44, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x10, 0x6C, 0x00, 0x18, 0xE3, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x44, 0x9A, 0x04, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x20, 0x6C, 0x00, 0x18, +0xE3, 0xE0, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x44, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x30, 0x6C, 0x00, 0x18, 0xE3, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x44, 0x9A, 0x10, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x40, 0x6C, 0x00, 0x18, +0xE3, 0xE0, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x44, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x50, 0x6C, 0x00, 0x18, 0xE3, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x44, 0x9A, 0x40, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x60, 0x6C, 0x00, 0x18, +0xE3, 0xE0, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x44, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x70, 0x6C, 0x00, 0x18, 0xE3, 0xE0, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x64, 0x9B, 0xFF, 0x6A, +0x01, 0x4A, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x15, 0xE1, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x64, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0x15, 0xE1, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x64, 0x9B, 0x00, 0xF4, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0x15, 0xE1, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x64, 0x9B, +0x01, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x04, 0x6C, 0x00, 0x18, 0x15, 0xE1, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x68, 0x9A, 0xA0, 0xF0, +0x13, 0x23, 0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0xB1, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x10, 0x6C, 0x00, 0x18, +0xA9, 0xE0, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x20, 0x6C, 0x00, 0x18, 0xA9, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, 0x08, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x30, 0x6C, 0x00, 0x18, +0xA9, 0xE0, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x48, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x40, 0x6C, 0x00, 0x18, 0xA9, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, 0x20, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x50, 0x6C, 0x00, 0x18, +0xA9, 0xE0, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x48, 0x9A, 0x40, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x60, 0x6C, 0x00, 0x18, 0xA9, 0xE0, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, 0x80, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x70, 0x6C, 0x00, 0x18, +0xA9, 0xE0, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x68, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0xB1, 0xE0, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, +0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0xB1, 0xE0, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, 0x00, 0xF4, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0xB1, 0xE0, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x68, 0x9B, 0x01, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, +0xB1, 0xE0, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x68, 0x9B, 0x10, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0x06, 0xC8, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0xF5, 0xF1, 0x48, 0x9A, 0xE0, 0xF1, 0x68, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x06, 0xC8, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xF5, 0xF1, 0x4C, 0x9A, 0xE0, 0xF1, +0x68, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0x06, 0xC8, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0xF5, 0xF1, 0x54, 0x9A, +0xE0, 0xF1, 0x68, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x06, 0xC8, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, 0x00, 0x52, +0x03, 0x60, 0x04, 0x6C, 0x00, 0x18, 0x06, 0xC8, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x6C, 0x9A, +0xC0, 0xF0, 0x18, 0x23, 0x01, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0x3E, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x7C, 0xDF, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x4C, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0x9D, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, +0x08, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x64, 0xDF, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x4C, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x3E, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, +0x20, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0x7C, 0xDF, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x4C, 0x9A, 0x40, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x9D, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, +0x80, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0x64, 0xDF, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x6C, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0x3E, 0xDF, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x6C, 0x9B, 0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0x7C, 0xDF, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, +0x00, 0xF4, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x9D, 0xDF, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, 0x01, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0x64, 0xDF, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x6C, 0x9B, 0x02, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, +0x3E, 0xDF, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x6C, 0x9B, 0x04, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0x7C, 0xDF, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, +0x08, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x04, 0x6C, 0x00, 0x18, 0x9D, 0xDF, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x64, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x35, 0xF2, 0x5C, 0x9A, +0xE0, 0xF1, 0x6C, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0x5B, 0xDF, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x55, 0xF2, +0x40, 0x9A, 0xE0, 0xF1, 0x6C, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x5B, 0xDF, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x55, 0xF2, 0x44, 0x9A, 0xE0, 0xF1, 0x6C, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0x5B, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x55, 0xF2, 0x48, 0x9A, 0xE0, 0xF1, +0x6C, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x5B, 0xDF, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xC1, 0xF1, 0x12, 0x4A, 0x40, 0xDB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xA4, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0x0F, 0xF7, +0x1D, 0x4C, 0x05, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0xCC, 0xEA, +0x00, 0x6B, 0x09, 0x10, 0x79, 0xE5, 0xE0, 0xA4, +0xC0, 0xA6, 0x01, 0x4B, 0x01, 0x4C, 0xEE, 0xEE, +0x02, 0x26, 0x00, 0x6A, 0x20, 0xE8, 0xFF, 0x6E, +0x6C, 0xEE, 0x43, 0xEE, 0xF3, 0x61, 0x01, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0xC0, 0xF1, 0x84, 0xA2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xC0, 0xF1, +0x64, 0xC2, 0x00, 0x6B, 0xC0, 0xF1, 0x65, 0xC2, +0xC0, 0xF1, 0x66, 0xC2, 0xC0, 0xF1, 0x6C, 0xC2, +0x00, 0x6B, 0xC0, 0xF1, 0x6E, 0xCA, 0xC0, 0xF1, +0x70, 0xC2, 0xE0, 0xF1, 0x6A, 0xC2, 0xE0, 0xF1, +0x6B, 0xC2, 0xE0, 0xF1, 0x6C, 0xC2, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF2, 0x64, 0x9B, +0xE1, 0xF7, 0x1F, 0x6D, 0xFF, 0x6A, 0x60, 0xAB, +0x4C, 0xEC, 0x6C, 0xED, 0x30, 0xF0, 0x20, 0x6B, +0xE8, 0xF2, 0x7C, 0xA3, 0x02, 0x73, 0x28, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0x0F, 0xF7, 0x6C, 0xAB, +0x01, 0x6E, 0xCC, 0xEB, 0x0D, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF2, 0xC8, 0x9B, 0x0C, 0x6F, +0xB5, 0xE4, 0x60, 0xA6, 0x4C, 0xED, 0x4C, 0xEB, +0xED, 0xEB, 0x4C, 0xEB, 0x60, 0xC6, 0x1B, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF2, 0xC8, 0x9B, +0x0D, 0x6F, 0xEB, 0xEF, 0x60, 0xA6, 0xB5, 0xE4, +0x4C, 0xED, 0x4C, 0xEB, 0xEC, 0xEB, 0x04, 0x6F, +0xED, 0xEB, 0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, +0x60, 0xC6, 0xD5, 0xF2, 0x58, 0x9A, 0x0B, 0x10, +0xB5, 0xE4, 0x4C, 0xED, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF2, 0x58, 0x9A, 0xA0, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF2, 0x4C, 0x9A, 0xA0, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x28, 0xF1, 0x74, 0xA2, 0x02, 0x6C, +0x8E, 0xEB, 0x47, 0x2B, 0x08, 0x9A, 0x01, 0x6A, +0x0C, 0xEA, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0xE0, 0xF1, 0x80, 0xA2, +0xC0, 0xF1, 0x74, 0xCA, 0x00, 0x18, 0x14, 0xC4, +0x02, 0x6A, 0x0C, 0xEA, 0x0B, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0xE0, 0xF1, +0x81, 0xA2, 0x01, 0x6B, 0xC0, 0xF1, 0x74, 0xCA, +0x00, 0x18, 0x14, 0xC4, 0x04, 0x6A, 0x0C, 0xEA, +0x0B, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0xE0, 0xF1, 0x82, 0xA2, 0x02, 0x6B, +0xC0, 0xF1, 0x74, 0xCA, 0x00, 0x18, 0x14, 0xC4, +0x08, 0x6A, 0x0C, 0xEA, 0x0B, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0xE0, 0xF1, +0x83, 0xA2, 0x03, 0x6B, 0xC0, 0xF1, 0x74, 0xCA, +0x00, 0x18, 0x14, 0xC4, 0x10, 0x6A, 0x0C, 0xEA, +0x36, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0xE0, 0xF1, 0x84, 0xA2, 0x04, 0x6B, +0xC0, 0xF1, 0x74, 0xCA, 0x00, 0x18, 0x14, 0xC4, +0x2A, 0x10, 0x30, 0xF0, 0x20, 0x68, 0x2F, 0xF5, +0x18, 0x48, 0xC0, 0xF1, 0x52, 0xA0, 0xC0, 0xF1, +0x74, 0xA8, 0x5A, 0xEB, 0x01, 0x2A, 0xE5, 0xE8, +0x10, 0xEA, 0x03, 0x2A, 0xE0, 0xF1, 0x80, 0xA0, +0x13, 0x10, 0x01, 0x72, 0x03, 0x61, 0xE0, 0xF1, +0x81, 0xA0, 0x0E, 0x10, 0x02, 0x72, 0x03, 0x61, +0xE0, 0xF1, 0x82, 0xA0, 0x09, 0x10, 0x03, 0x72, +0x03, 0x61, 0xE0, 0xF1, 0x83, 0xA0, 0x04, 0x10, +0x04, 0x72, 0x09, 0x61, 0xE0, 0xF1, 0x84, 0xA0, +0x00, 0x18, 0x14, 0xC4, 0xC0, 0xF1, 0x54, 0xA8, +0x01, 0x4A, 0xC0, 0xF1, 0x54, 0xC8, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0x0F, 0xF7, 0x18, 0x4C, 0x05, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0x2F, 0xF5, 0x18, 0x48, 0xC0, 0xF1, +0x64, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xC0, 0xF1, 0x44, 0xC0, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0xBC, 0x9A, 0x01, 0x6C, 0x00, 0x18, +0xC9, 0xDC, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF2, +0x44, 0x9A, 0x10, 0xF0, 0x24, 0x6D, 0xD5, 0xF2, +0xB8, 0x9D, 0x80, 0x9A, 0xE1, 0xF7, 0x1F, 0x6B, +0x6C, 0xEC, 0x80, 0xCD, 0x80, 0x9A, 0x10, 0xF0, +0x24, 0x6D, 0xD5, 0xF2, 0xB4, 0x9D, 0x6C, 0xEC, +0x80, 0xCD, 0x40, 0x9A, 0x42, 0x32, 0x42, 0x32, +0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF2, +0x6C, 0x9B, 0x40, 0xCB, 0x00, 0x6A, 0xC0, 0xF1, +0x54, 0xC8, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xE5, 0x63, 0x35, 0x62, +0x34, 0xD1, 0x33, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0xE0, 0xF1, 0x65, 0xA2, +0x9D, 0x67, 0x78, 0xC4, 0xE0, 0xF1, 0x66, 0xA2, +0x79, 0xC4, 0xE0, 0xF1, 0x67, 0xA2, 0x7A, 0xC4, +0xE0, 0xF1, 0x68, 0xA2, 0x7B, 0xC4, 0xE0, 0xF1, +0x69, 0xA2, 0x7C, 0xC4, 0xC0, 0xF1, 0x76, 0xA2, +0x20, 0xF0, 0x60, 0xC4, 0xC0, 0xF1, 0x77, 0xA2, +0x20, 0xF0, 0x61, 0xC4, 0xC0, 0xF1, 0x78, 0xA2, +0x20, 0xF0, 0x62, 0xC4, 0xC0, 0xF1, 0x79, 0xA2, +0x20, 0xF0, 0x63, 0xC4, 0xC0, 0xF1, 0x7A, 0xA2, +0x20, 0xF0, 0x64, 0xC4, 0xC0, 0xF1, 0x7B, 0xA2, +0x20, 0xF0, 0x68, 0xC4, 0xC0, 0xF1, 0x7C, 0xA2, +0x20, 0xF0, 0x69, 0xC4, 0xC0, 0xF1, 0x7D, 0xA2, +0x20, 0xF0, 0x6A, 0xC4, 0xC0, 0xF1, 0x7E, 0xA2, +0x20, 0xF0, 0x6B, 0xC4, 0xC0, 0xF1, 0x7F, 0xA2, +0x20, 0xF0, 0x6C, 0xC4, 0x00, 0x6B, 0x20, 0xF0, +0x70, 0xC4, 0x20, 0xF0, 0x71, 0xC4, 0x20, 0xF0, +0x72, 0xC4, 0x20, 0xF0, 0x73, 0xC4, 0xC0, 0xF1, +0x52, 0xA2, 0x20, 0xF0, 0x74, 0xC4, 0x0C, 0x03, +0x69, 0xE2, 0x03, 0x10, 0x01, 0x6C, 0x80, 0xC3, +0x01, 0x4B, 0x4A, 0xEB, 0xFB, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF2, 0x44, 0x9A, 0xE1, 0xF7, +0x1F, 0x6E, 0xFF, 0xF7, 0x1F, 0x68, 0x40, 0xAA, +0x1A, 0x05, 0x10, 0x04, 0x4C, 0xEE, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF2, 0x5C, 0x9A, 0x15, 0x03, +0x40, 0xAA, 0x2E, 0xD6, 0x4C, 0xE8, 0x30, 0xF0, +0x20, 0x6A, 0x0F, 0xF7, 0x4A, 0xA2, 0x2C, 0xD2, +0x00, 0x6A, 0x1F, 0x10, 0xDD, 0x67, 0x5D, 0xE6, +0x2E, 0x91, 0xF8, 0xA7, 0x59, 0xE6, 0x01, 0x4A, +0xFD, 0xE1, 0x10, 0xF0, 0x24, 0x69, 0x15, 0xF3, +0x20, 0x99, 0xFC, 0x37, 0xE0, 0xDD, 0xE5, 0xE1, +0x20, 0xA1, 0x04, 0x4D, 0x30, 0xC6, 0x10, 0xF0, +0x24, 0x69, 0x15, 0xF3, 0x24, 0x99, 0x25, 0xE7, +0x20, 0xDC, 0x10, 0xF0, 0x24, 0x69, 0x15, 0xF3, +0x28, 0x99, 0x04, 0x4C, 0x3D, 0xE7, 0xE0, 0xDB, +0x04, 0x4B, 0x2C, 0x96, 0xFF, 0x6F, 0x4C, 0xEF, +0xC3, 0xEF, 0xDC, 0x61, 0x00, 0x69, 0x2F, 0xD1, +0x4F, 0x12, 0x7D, 0x67, 0x00, 0x6A, 0x30, 0xF0, +0x20, 0x69, 0x20, 0xF0, 0x58, 0xC3, 0x20, 0xF0, +0x59, 0xC3, 0x20, 0xF0, 0x5A, 0xC3, 0x20, 0xF0, +0x5B, 0xC3, 0x20, 0xF0, 0x5C, 0xC3, 0xCE, 0xF4, +0x4C, 0x99, 0x81, 0x40, 0x40, 0xEA, 0x2C, 0xD2, +0xCE, 0xF4, 0x4C, 0x99, 0x90, 0x67, 0x40, 0xEA, +0x2C, 0x94, 0x80, 0x34, 0x4D, 0xEC, 0xE7, 0xF7, +0x1F, 0x6A, 0x4C, 0xEC, 0xCE, 0xF4, 0x4C, 0x99, +0x2C, 0xD4, 0x82, 0x40, 0x40, 0xEA, 0x0F, 0x6B, +0x4C, 0xEB, 0xFF, 0x6D, 0xCE, 0xF4, 0x4C, 0x99, +0x6C, 0x33, 0xAC, 0xEB, 0x30, 0xD3, 0x87, 0x40, +0x40, 0xEA, 0x30, 0x96, 0x31, 0xD2, 0xFF, 0x6A, +0x18, 0x4E, 0x2E, 0xD6, 0x4C, 0xEE, 0xCE, 0xF4, +0x4C, 0x99, 0x11, 0xE6, 0x2D, 0xD6, 0x40, 0xEA, +0x22, 0x67, 0x2C, 0x93, 0x2E, 0x95, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF5, 0x44, 0x9A, 0xB1, 0xE3, +0x40, 0xEA, 0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEA, +0x09, 0xE2, 0x2C, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF4, 0x4C, 0x9A, 0x2C, 0x96, 0xC3, 0xEA, +0x03, 0x60, 0x4F, 0xEA, 0x59, 0xE6, 0x2C, 0xD6, +0x04, 0x6A, 0x4B, 0xEA, 0x2C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x40, 0x72, 0x20, 0xF1, 0x05, 0x61, +0x30, 0xF0, 0x20, 0x69, 0x2D, 0x93, 0x87, 0x40, +0xCE, 0xF4, 0x4C, 0x99, 0x11, 0x4C, 0x71, 0xE4, +0x40, 0xEA, 0x00, 0xF1, 0x0C, 0x2A, 0x2D, 0x95, +0xCE, 0xF4, 0x4C, 0x99, 0x87, 0x40, 0x12, 0x4C, +0xB1, 0xE4, 0x40, 0xEA, 0x30, 0x96, 0x2D, 0xD2, +0x00, 0x6A, 0xC5, 0xE0, 0x32, 0x49, 0x2E, 0xD2, +0x0E, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x4C, 0x9A, 0x91, 0x67, 0x01, 0x49, 0x40, 0xEA, +0x2E, 0x95, 0x9D, 0x67, 0xAD, 0xE4, 0x01, 0x4D, +0x60, 0xF0, 0x5C, 0xC3, 0x2E, 0xD5, 0x2E, 0x96, +0x2D, 0x93, 0xFF, 0x6A, 0xCC, 0xEA, 0x63, 0xEA, +0xEC, 0x61, 0x00, 0x69, 0x46, 0x2B, 0x30, 0xF0, +0x20, 0x6C, 0x0F, 0xF7, 0x8A, 0xA4, 0x0E, 0x02, +0x08, 0x03, 0x51, 0xE4, 0x5C, 0x10, 0x04, 0x02, +0x31, 0xE2, 0x60, 0xA4, 0x2D, 0x95, 0x2E, 0xD4, +0xAE, 0xEB, 0x0D, 0x2B, 0x28, 0x33, 0x69, 0xE2, +0x8C, 0x9A, 0x2D, 0x96, 0x1F, 0x05, 0x00, 0x18, +0xFB, 0xC3, 0x05, 0x22, 0x2E, 0x96, 0x01, 0x6A, +0x20, 0xF0, 0x48, 0xC6, 0x27, 0x10, 0x2D, 0x92, +0x03, 0x72, 0x1F, 0x61, 0x30, 0xF0, 0x20, 0x6C, +0x6F, 0xF0, 0x0C, 0x4C, 0x1F, 0x05, 0x03, 0x6E, +0x00, 0x18, 0xFB, 0xC3, 0x09, 0x2A, 0x30, 0xF0, +0x20, 0x6C, 0x6F, 0xF0, 0x10, 0x4C, 0x1F, 0x05, +0x03, 0x6E, 0x00, 0x18, 0xFB, 0xC3, 0x08, 0x22, +0x04, 0x02, 0x29, 0xE2, 0x78, 0xA2, 0x0B, 0x2B, +0x90, 0xA2, 0x0A, 0x2C, 0x01, 0x6B, 0x08, 0x10, +0x9D, 0x67, 0x2D, 0xE4, 0x20, 0xF0, 0x58, 0xC3, +0x05, 0x10, 0x04, 0x02, 0x29, 0xE2, 0x00, 0x6B, +0x20, 0xF0, 0x68, 0xC2, 0x01, 0x49, 0xFF, 0x6A, +0x4C, 0xE9, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF7, +0x4A, 0xA2, 0x43, 0xE9, 0xBC, 0x61, 0xBD, 0x67, +0x20, 0xF0, 0x58, 0xA5, 0x1A, 0x2A, 0x20, 0xF0, +0x59, 0xA5, 0x17, 0x2A, 0x20, 0xF0, 0x5A, 0xA5, +0x14, 0x2A, 0x20, 0xF0, 0x5B, 0xA5, 0x11, 0x2A, +0x20, 0xF0, 0x5C, 0xA5, 0x1C, 0x10, 0xA0, 0xA3, +0x02, 0x25, 0x00, 0x6D, 0x01, 0x10, 0x01, 0x6D, +0xA0, 0xC2, 0x01, 0x4B, 0x01, 0x4A, 0x8A, 0xEA, +0xF6, 0x61, 0xDD, 0x67, 0x20, 0xF0, 0x58, 0xA6, +0x02, 0x22, 0x00, 0x69, 0x74, 0x10, 0x3D, 0x67, +0x20, 0xF0, 0x59, 0xA1, 0xFA, 0x2A, 0x20, 0xF0, +0x5A, 0xA1, 0xF7, 0x2A, 0x20, 0xF0, 0x5B, 0xA1, +0xF4, 0x2A, 0x20, 0xF0, 0x5C, 0xA1, 0x6F, 0x22, +0xF0, 0x17, 0x9D, 0x67, 0x2D, 0xE4, 0x20, 0xF0, +0x78, 0xA3, 0x5E, 0x23, 0xE0, 0xF1, 0x8E, 0xA2, +0x01, 0x6B, 0x6C, 0xEC, 0x0F, 0x24, 0xE0, 0xF1, +0x55, 0xA2, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x53, 0x22, 0x08, 0x10, 0xE0, 0xF3, 0x09, 0x72, +0x0F, 0x60, 0x01, 0x4A, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEA, 0x01, 0x10, 0x00, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0x15, 0xF3, 0x6C, 0x9B, 0x02, 0xF0, +0x00, 0x6C, 0x60, 0x9B, 0x8C, 0xEB, 0xEE, 0x2B, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF3, 0x4C, 0x9A, +0x02, 0xF0, 0x00, 0x6B, 0x40, 0x9A, 0x6C, 0xEA, +0x37, 0x2A, 0xBD, 0x67, 0x2D, 0xE5, 0x30, 0xF0, +0x20, 0x6A, 0x98, 0xA3, 0x6E, 0xF2, 0x5C, 0x9A, +0x01, 0x6D, 0x08, 0x6E, 0x00, 0x6F, 0x40, 0xEA, +0xFF, 0xF7, 0x1F, 0x6C, 0x4C, 0xEC, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF2, 0x58, 0x9A, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF2, 0x74, 0x9B, 0x51, 0xE4, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0x95, 0x15, 0xF3, +0x50, 0x9A, 0x6D, 0xE0, 0x18, 0x4D, 0x49, 0xE0, +0xAD, 0xE3, 0xB5, 0xE2, 0x40, 0xA3, 0xFF, 0x6E, +0x01, 0x4B, 0xCC, 0xEA, 0xAA, 0xEB, 0x40, 0xC4, +0x01, 0x4C, 0xF8, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF2, 0x5C, 0x9A, 0x40, 0xEA, 0x20, 0x6B, +0x4D, 0xEB, 0xFF, 0x6A, 0x4C, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF3, 0x54, 0x9A, 0x60, 0xC2, +0x01, 0x49, 0xFF, 0x6A, 0x4C, 0xE9, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0xC0, 0xF1, +0x72, 0xA2, 0x63, 0xE9, 0x92, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF5, 0x40, 0x9A, 0x2C, 0x94, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF3, +0x58, 0x9A, 0x23, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, +0xD2, 0x10, 0x31, 0x94, 0x40, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x6C, 0xEA, 0x07, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF5, 0x40, 0x9A, 0x2C, 0x94, +0x40, 0xEA, 0xC5, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF3, 0x5C, 0x9A, 0x2D, 0x95, 0x49, 0xE0, +0xA9, 0xE2, 0x80, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF3, 0x40, 0x9A, 0x6C, 0xEC, 0x80, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF3, 0x44, 0x9A, +0x15, 0x04, 0x49, 0xE0, 0xA9, 0xE2, 0x40, 0xA2, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF3, +0x48, 0x9A, 0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6B, +0x0F, 0xF7, 0x6A, 0xA3, 0x0C, 0x02, 0x4D, 0xE3, +0x1B, 0x65, 0x12, 0x10, 0xC0, 0xA3, 0xFE, 0x65, +0x3F, 0x67, 0xFF, 0x6E, 0x2C, 0xEE, 0x20, 0xA5, +0x2E, 0xEE, 0x03, 0x26, 0x00, 0x6B, 0x60, 0xC2, +0x05, 0x10, 0x01, 0x4B, 0xC3, 0x67, 0xEE, 0xEE, +0x01, 0x4D, 0xF0, 0x2E, 0x01, 0x4A, 0x04, 0x4C, +0x78, 0x67, 0x4E, 0xEB, 0x80, 0xF0, 0x1D, 0x2B, +0x9D, 0x67, 0x20, 0xF0, 0x50, 0xA4, 0x01, 0x72, +0x12, 0x60, 0x20, 0xF0, 0x51, 0xA4, 0x01, 0x72, +0x0E, 0x60, 0x20, 0xF0, 0x52, 0xA4, 0x01, 0x72, +0x0A, 0x60, 0x20, 0xF0, 0x53, 0xA4, 0x01, 0x72, +0x06, 0x60, 0x20, 0xF0, 0x54, 0xA4, 0x01, 0x72, +0x02, 0x60, 0x2F, 0x95, 0x55, 0x25, 0x00, 0x18, +0x80, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF3, +0x4C, 0x9A, 0x66, 0x68, 0x00, 0x6C, 0x00, 0xC2, +0x80, 0x18, 0x55, 0x07, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF3, 0x50, 0x9A, 0x01, 0x6E, 0x00, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x42, 0xA2, +0x2F, 0xD6, 0x5D, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0x74, 0x9A, 0xFF, 0x6C, 0x01, 0x4C, +0x40, 0x9B, 0x8C, 0xEA, 0x01, 0x22, 0x80, 0xDB, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, +0xFF, 0x68, 0x01, 0x48, 0x00, 0x6C, 0xB0, 0x67, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0xE0, 0xF1, 0xCB, 0xA2, 0x0C, 0x26, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0x42, 0xF1, 0x1C, 0x6C, 0x01, 0x6D, 0xCC, 0x36, +0x01, 0x69, 0x40, 0xEA, 0x2F, 0xD1, 0x37, 0x10, +0xE0, 0xF1, 0xCC, 0xA2, 0x09, 0x26, 0x42, 0xF1, +0x1C, 0x6C, 0x01, 0x6D, 0xC4, 0x36, 0x00, 0x18, +0x40, 0xDC, 0x01, 0x6A, 0x2F, 0xD2, 0x2B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0x42, 0xF1, 0x1C, 0x6C, 0x01, 0x6D, 0xD0, 0x67, +0x40, 0xEA, 0x01, 0x6B, 0x2F, 0xD3, 0x1F, 0x10, +0x9D, 0x67, 0x20, 0xF0, 0x70, 0xC4, 0x20, 0xF0, +0x71, 0xC4, 0x20, 0xF0, 0x72, 0xC4, 0x20, 0xF0, +0x73, 0xC4, 0x20, 0xF0, 0x74, 0xC4, 0x30, 0xF0, +0x20, 0x6B, 0x0F, 0xF7, 0x6A, 0xA3, 0x0C, 0x02, +0x4D, 0xE3, 0x03, 0x10, 0x01, 0x6C, 0x80, 0xC2, +0x01, 0x4A, 0x6A, 0xEA, 0xFB, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF5, 0x40, 0x9A, 0x2C, 0x94, +0x40, 0xEA, 0x00, 0x6D, 0x2F, 0xD5, 0x2C, 0x90, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x4C, 0x9A, +0x40, 0xA2, 0x1B, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF6, 0x7C, 0xA2, 0x01, 0x6A, 0xFF, 0x6E, +0x6C, 0xEA, 0xCC, 0xEA, 0xBF, 0xF5, 0x01, 0x2A, +0x10, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x10, 0xF0, +0x24, 0x6F, 0xF5, 0xF2, 0x70, 0x9B, 0x30, 0x96, +0xF5, 0xF2, 0xF4, 0x9F, 0x6D, 0xE0, 0x18, 0x4E, +0xFD, 0xE0, 0xCD, 0xE3, 0xA0, 0x9C, 0xDD, 0xE7, +0x3D, 0x17, 0x35, 0x97, 0x34, 0x91, 0x33, 0x90, +0x1B, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF3, +0x54, 0x9A, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF3, +0x78, 0x9B, 0x40, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x55, 0xF2, 0x84, 0x9C, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xA8, 0xF4, 0x4C, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF3, 0x7C, 0x9A, 0x30, 0xF0, +0x20, 0x68, 0x2F, 0xF5, 0x18, 0x48, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0xC0, 0xF1, 0x64, 0xA0, +0x01, 0x6A, 0x01, 0x6C, 0x6D, 0xEA, 0xC0, 0xF1, +0x44, 0xC0, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0xBC, 0x9A, 0x00, 0x18, 0x98, 0xDC, 0x10, 0xF0, +0x24, 0x6A, 0x55, 0xF3, 0x40, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x55, 0xF3, 0x88, 0x9C, 0x60, 0xA2, +0x07, 0x6A, 0x6C, 0xEA, 0x01, 0x4A, 0xC0, 0xF1, +0x52, 0xC0, 0x00, 0x6A, 0xC0, 0xF1, 0x54, 0xC8, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF3, 0x64, 0x9A, +0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x60, 0xA4, 0x01, 0x6A, 0x04, 0x67, 0x6C, 0xEA, +0x0B, 0x22, 0x00, 0x18, 0x23, 0xC6, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF3, 0x4C, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x00, 0x18, 0xE3, 0xE8, 0x1B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x42, 0xA2, +0x14, 0x22, 0xFF, 0x69, 0x01, 0x49, 0x00, 0x6C, +0xB1, 0x67, 0x00, 0x18, 0x19, 0xDD, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF2, 0x74, 0x9A, 0x40, 0x9B, +0x2C, 0xEA, 0x01, 0x22, 0x20, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x55, 0xF3, 0x4C, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x00, 0x18, 0x80, 0xC4, 0x81, 0xA0, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, +0x01, 0x69, 0xA4, 0x67, 0xC0, 0xF1, 0x85, 0xC2, +0x2C, 0xED, 0x62, 0xA0, 0xC0, 0xF1, 0xB6, 0xC2, +0x02, 0x68, 0xA4, 0x67, 0x0C, 0xED, 0xC0, 0xF1, +0xB7, 0xC2, 0x04, 0x6F, 0xA4, 0x67, 0xEC, 0xED, +0xC0, 0xF1, 0xB8, 0xC2, 0x08, 0x6E, 0xA4, 0x67, +0xCC, 0xED, 0xC0, 0xF1, 0xB9, 0xC2, 0x10, 0x6D, +0xC0, 0xF1, 0x66, 0xC2, 0x6C, 0xE9, 0x6C, 0xE8, +0x6C, 0xEF, 0x6C, 0xEE, 0xAC, 0xEC, 0xAC, 0xEB, +0xC0, 0xF1, 0x9A, 0xC2, 0xC0, 0xF1, 0x3B, 0xC2, +0xC0, 0xF1, 0x1C, 0xC2, 0xC0, 0xF1, 0xFD, 0xC2, +0xC0, 0xF1, 0xDE, 0xC2, 0xC0, 0xF1, 0x7F, 0xC2, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x35, 0xF2, 0x1C, 0x4B, 0x30, 0xF0, 0x20, 0x69, +0xFF, 0x68, 0xAC, 0xE8, 0xCE, 0xF4, 0x50, 0x99, +0xA0, 0x9B, 0x82, 0xF0, 0x00, 0x6C, 0x01, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF3, +0xB8, 0x9B, 0xCE, 0xF4, 0x50, 0x99, 0x00, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x01, 0x6D, 0xA1, 0xF4, +0x18, 0x6C, 0xAB, 0xED, 0x00, 0x18, 0x34, 0xE1, +0x01, 0x70, 0x0F, 0x60, 0x03, 0x20, 0x02, 0x70, +0x16, 0x60, 0x1F, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x35, 0xF2, 0x1C, 0x4B, 0x60, 0x9B, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF5, 0x60, 0x9B, +0x13, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF5, +0x64, 0x9B, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x55, 0xF5, 0x68, 0x9B, 0x09, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x55, 0xF5, 0x6C, 0x9B, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF5, 0x70, 0x9B, +0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, +0x70, 0x9B, 0x01, 0x6D, 0xA1, 0xF4, 0x18, 0x6C, +0xAB, 0xED, 0xC2, 0x67, 0x40, 0xEB, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xA9, 0xF2, +0x6C, 0xC2, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xED, +0xFF, 0x75, 0x4C, 0xEC, 0xCC, 0xEA, 0x06, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x71, 0xE4, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x71, 0xE4, 0x0C, 0xF7, +0x7E, 0xA4, 0xAC, 0xEA, 0xAF, 0xED, 0x6C, 0xED, +0xAD, 0xEA, 0x0C, 0xF7, 0x5E, 0xC4, 0x20, 0xE8, +0xF7, 0x63, 0x11, 0x62, 0x10, 0xD1, 0x0F, 0xD0, +0x40, 0xA4, 0x08, 0xD2, 0x08, 0x93, 0x1F, 0x6A, +0x4C, 0xEB, 0x08, 0xD3, 0x42, 0xA4, 0x61, 0xA4, +0x0B, 0xD2, 0x43, 0xA4, 0x84, 0xA4, 0x09, 0xD4, +0x08, 0x94, 0x08, 0x5C, 0x80, 0xF0, 0x11, 0x60, +0x84, 0x30, 0x09, 0x94, 0x01, 0x2C, 0x28, 0x22, +0xFF, 0x69, 0x2C, 0xEA, 0x2C, 0xEB, 0xA2, 0x67, +0xC3, 0x67, 0x90, 0x67, 0x0C, 0xD2, 0x0D, 0xD3, +0x00, 0x18, 0xA9, 0xC6, 0x0B, 0x94, 0x09, 0x93, +0x41, 0x40, 0x2C, 0xEC, 0x0B, 0xD4, 0x0B, 0x96, +0x2C, 0xEA, 0x2C, 0xEB, 0x82, 0x67, 0xA3, 0x67, +0x30, 0xF0, 0x20, 0x69, 0x0A, 0xD2, 0x09, 0xD3, +0x00, 0x18, 0xA9, 0xC6, 0xCE, 0xF2, 0x44, 0x99, +0x0C, 0x95, 0x0D, 0x96, 0x90, 0x67, 0x01, 0x6F, +0x40, 0xEA, 0xCE, 0xF2, 0x44, 0x99, 0x0A, 0x94, +0x09, 0x95, 0x0B, 0x96, 0x02, 0x6F, 0x40, 0xEA, +0x0F, 0x58, 0x08, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x08, 0x33, 0x35, 0xF0, 0x08, 0x4A, 0x69, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x00, 0x6A, 0x44, 0x10, +0xD0, 0xF4, 0x44, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF6, 0x50, 0x9A, 0x34, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF6, 0x54, 0x9A, 0x2F, 0x10, +0x80, 0xF4, 0x44, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF6, 0x58, 0x9A, 0x24, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF6, 0x5C, 0x9A, 0x1F, 0x10, +0xC0, 0xF4, 0x48, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF6, 0x40, 0x9A, 0x14, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF6, 0x44, 0x9A, 0x0F, 0x10, +0x70, 0xF4, 0x48, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF6, 0x48, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF6, 0x4C, 0x9A, 0x49, 0xE0, +0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0x7D, 0x67, 0x53, 0xC3, 0x42, 0x32, 0x54, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x41, 0xE0, 0x0C, 0xF7, 0x5E, 0xA0, 0x55, 0xC3, +0x0C, 0xF7, 0x5F, 0xA0, 0x56, 0xC3, 0x2C, 0xF7, +0x4E, 0xA0, 0x57, 0xC3, 0x2C, 0xF7, 0x4F, 0xA0, +0x58, 0xC3, 0x9D, 0x67, 0x21, 0x6A, 0x50, 0xC4, +0x07, 0x6A, 0x4F, 0xCC, 0x47, 0x44, 0x19, 0x4A, +0x40, 0xA2, 0x52, 0xC4, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, 0x40, 0xEA, +0x11, 0x97, 0x10, 0x91, 0x0F, 0x90, 0x09, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0xFF, 0x74, 0xAC, 0xEA, 0x05, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x46, 0xC3, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0xBE, 0xA3, 0x8C, 0xEA, 0x8F, 0xEC, +0xAC, 0xEC, 0x8D, 0xEA, 0x2C, 0xF7, 0x5E, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x01, 0xA4, 0x20, 0xA4, +0x0C, 0x20, 0x90, 0x67, 0xB1, 0x67, 0x00, 0x18, +0x13, 0xC7, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x90, 0x67, 0xB1, 0x67, 0x53, 0x6E, +0x40, 0xEA, 0x7D, 0x67, 0x20, 0x6A, 0x50, 0xC3, +0x03, 0x6A, 0x4F, 0xCB, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0x58, 0x9A, 0x9D, 0x67, 0x40, 0xA2, +0x52, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x2C, 0xF7, 0x7E, 0xA2, 0x2C, 0xF7, +0x5F, 0xA2, 0x73, 0xC4, 0x54, 0xC4, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x40, 0xA4, 0x0C, 0xF5, +0xD8, 0xA3, 0x7F, 0x6F, 0x5E, 0x32, 0x5C, 0x32, +0xEC, 0xEE, 0x4D, 0xEE, 0x0C, 0xF5, 0xD8, 0xC3, +0xA0, 0xA4, 0x01, 0x6A, 0xBA, 0x35, 0x4C, 0xED, +0xB8, 0x30, 0x41, 0x6D, 0xAB, 0xED, 0xCC, 0xED, +0x0D, 0xED, 0x0C, 0xF5, 0xB8, 0xC3, 0xC0, 0xA4, +0xD6, 0x36, 0x4C, 0xEE, 0xD4, 0x30, 0x21, 0x6E, +0xCB, 0xEE, 0xAC, 0xEE, 0x0D, 0xEE, 0x0C, 0xF5, +0xD8, 0xC3, 0xA0, 0xA4, 0xB2, 0x35, 0x4C, 0xED, +0xB0, 0x30, 0x11, 0x6D, 0xAB, 0xED, 0xCC, 0xED, +0x0D, 0xED, 0x0C, 0xF5, 0xB8, 0xC3, 0x20, 0xA4, +0x10, 0x6E, 0x0F, 0x68, 0xCB, 0xEE, 0x0C, 0xE9, +0xAC, 0xEE, 0x2D, 0xEE, 0x0C, 0xF5, 0xD8, 0xC3, +0xA1, 0xA4, 0xAC, 0xEF, 0x0C, 0xF5, 0xB9, 0xA3, +0x0C, 0xF5, 0xFA, 0xC3, 0xE1, 0xA4, 0x1D, 0x65, +0x02, 0x6D, 0x38, 0x67, 0xAB, 0xED, 0xFE, 0x37, +0x2C, 0xED, 0xED, 0xED, 0x0C, 0xF5, 0xB9, 0xC3, +0xE2, 0xA4, 0x0C, 0xF5, 0xFB, 0xC3, 0x03, 0x6F, +0x83, 0xA4, 0xEB, 0xEF, 0xAC, 0xEF, 0x0C, 0xF5, +0xB8, 0xA3, 0x4C, 0xEC, 0x84, 0x34, 0xBA, 0x35, +0x8D, 0xEF, 0x4E, 0xED, 0x86, 0x67, 0x0C, 0xEC, +0x4C, 0xED, 0x0C, 0xF5, 0xF9, 0xC3, 0x00, 0x18, +0xA7, 0xDB, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xA4, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF7, +0x13, 0x4C, 0x07, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF7, 0x53, 0xA2, 0x05, 0x5A, +0x13, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x48, 0x32, +0x95, 0xF0, 0x14, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, +0x00, 0xEA, 0x00, 0x6C, 0x07, 0x10, 0x01, 0x6C, +0x05, 0x10, 0x02, 0x6C, 0x03, 0x10, 0x03, 0x6C, +0x01, 0x10, 0x04, 0x6C, 0x00, 0x18, 0xA1, 0xDD, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x69, 0xF3, 0x48, 0xA3, 0x1F, 0x6C, 0x01, 0x6D, +0x4A, 0x32, 0x8C, 0xEA, 0x30, 0xF0, 0x20, 0x6C, +0x2F, 0xF7, 0x93, 0xA4, 0x47, 0xEC, 0xAC, 0xEA, +0x03, 0x22, 0x69, 0xF3, 0x89, 0xC3, 0x04, 0x10, +0x01, 0x6A, 0x4B, 0xEA, 0x69, 0xF3, 0x49, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x1C, 0x23, 0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x69, 0xF3, 0x68, 0xC2, 0x00, 0x18, 0x1C, 0xE3, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, +0xEF, 0xF5, 0x5C, 0x9A, 0x6E, 0xEA, 0x03, 0x22, +0x04, 0x94, 0x00, 0x18, 0x3D, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, +0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, 0x69, 0xF3, +0x68, 0xC2, 0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, +0xE0, 0xF1, 0xEE, 0xA2, 0xA0, 0xA4, 0x02, 0x6B, +0x01, 0x6E, 0x6B, 0xEB, 0xCC, 0xED, 0xEC, 0xEB, +0xAD, 0xEB, 0xE0, 0xF1, 0x6E, 0xC2, 0xA0, 0xA4, +0xA6, 0x35, 0xCC, 0xED, 0xA4, 0x37, 0x03, 0x6D, +0xAB, 0xED, 0x6C, 0xED, 0xED, 0xED, 0xE0, 0xF1, +0xAE, 0xC2, 0x60, 0xA4, 0x6A, 0x33, 0xCC, 0xEB, +0x68, 0x37, 0x05, 0x6B, 0x6B, 0xEB, 0xAC, 0xEB, +0xED, 0xEB, 0xE0, 0xF1, 0x6E, 0xC2, 0xA0, 0xA4, +0xAE, 0x35, 0xCC, 0xED, 0xAC, 0x36, 0x09, 0x6D, +0xAB, 0xED, 0x6C, 0xED, 0x10, 0xF0, 0x24, 0x6B, +0x55, 0xF3, 0x60, 0x9B, 0xCD, 0xED, 0xE0, 0xF1, +0xAE, 0xC2, 0xA0, 0xA3, 0x07, 0x6B, 0xFF, 0x6E, +0xAC, 0xEB, 0x0C, 0x23, 0x10, 0xF0, 0x24, 0x6B, +0x55, 0xF6, 0x64, 0x9B, 0xA0, 0xA3, 0x61, 0xA4, +0xAC, 0xEE, 0x7B, 0xE6, 0xE0, 0xF1, 0xD6, 0xC2, +0x61, 0xA4, 0x14, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF1, 0x64, 0x9B, 0xA0, 0xA3, 0x61, 0xA4, +0xAC, 0xEE, 0x77, 0xE6, 0x05, 0x6B, 0x7A, 0xED, +0x01, 0x2B, 0xE5, 0xE8, 0x12, 0xED, 0xE0, 0xF1, +0xB6, 0xC2, 0xA1, 0xA4, 0x7B, 0xED, 0x01, 0x2B, +0xE5, 0xE8, 0x12, 0xEB, 0xE0, 0xF1, 0x77, 0xC2, +0x00, 0xA4, 0x01, 0x69, 0x2C, 0xE8, 0x10, 0x28, +0x00, 0x18, 0x4D, 0xE7, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, 0xFF, 0x6C, +0xC5, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0x50, 0x9A, 0x00, 0xC2, 0x0D, 0x10, +0x01, 0x6C, 0x0C, 0x6D, 0x00, 0x18, 0x73, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, +0xE0, 0xF1, 0x75, 0xA2, 0x6D, 0xE9, 0xE0, 0xF1, +0x35, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0xE0, 0xF1, 0x8E, 0xA2, 0x08, 0x6B, +0x8C, 0xEB, 0x06, 0x2B, 0xE0, 0xF1, 0x95, 0xA2, +0x02, 0x6B, 0x8D, 0xEB, 0xE0, 0xF1, 0x75, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x66, 0xA2, +0x02, 0x6A, 0x6C, 0xEA, 0x20, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x94, 0xA2, 0x80, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x01, 0x6C, 0x8D, 0xEB, 0x68, 0xF3, 0x99, 0xA2, +0x68, 0xF3, 0x74, 0xC2, 0x00, 0x6B, 0x68, 0xF3, +0x78, 0xC2, 0x20, 0x6B, 0x8D, 0xEB, 0x88, 0xF3, +0xB1, 0xA2, 0x88, 0xF3, 0x90, 0xA2, 0x88, 0xF3, +0xD7, 0xA2, 0x68, 0xF3, 0x79, 0xC2, 0x06, 0x6F, +0x00, 0x18, 0x69, 0xCA, 0x18, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x94, 0xA2, 0x80, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x68, 0xF3, 0x74, 0xC2, 0x68, 0xF3, 0x99, 0xA2, +0x0C, 0x6B, 0x68, 0xF3, 0x78, 0xC2, 0x02, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x21, 0x6C, 0x8B, 0xEC, +0x8C, 0xEB, 0x68, 0xF3, 0x79, 0xC2, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x68, +0x8C, 0xE8, 0x90, 0x67, 0x00, 0x18, 0xA8, 0xCB, +0x90, 0x67, 0x00, 0x18, 0x50, 0xE6, 0x01, 0x6C, +0x00, 0x18, 0xBA, 0xCA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6A, 0x27, 0x67, +0x4C, 0xE9, 0x6F, 0x41, 0x4C, 0xEB, 0x04, 0x67, +0x02, 0x5B, 0x4C, 0xE8, 0x4C, 0xED, 0x4C, 0xEE, +0x03, 0x61, 0x90, 0x67, 0x00, 0x18, 0x81, 0xE2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x49, 0xE0, 0x0C, 0xF7, 0x7E, 0xA2, 0x2C, 0xF7, +0x4E, 0xA2, 0x10, 0x58, 0x6D, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x49, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x08, 0x34, 0x15, 0xF1, 0x1C, 0x4B, 0x8D, 0xE3, +0x60, 0x9B, 0x00, 0xEB, 0xD0, 0xF4, 0x64, 0x40, +0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF6, 0x70, 0x9B, +0x34, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF6, +0x74, 0x9B, 0x2F, 0x10, 0x80, 0xF4, 0x64, 0x40, +0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF6, 0x78, 0x9B, +0x24, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF6, +0x7C, 0x9B, 0x1F, 0x10, 0xC0, 0xF4, 0x68, 0x40, +0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF6, 0x60, 0x9B, +0x14, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF6, +0x64, 0x9B, 0x0F, 0x10, 0x70, 0xF4, 0x68, 0x40, +0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF6, 0x68, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF6, +0x6C, 0x9B, 0x61, 0xE0, 0x40, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0xE8, 0xF2, 0x3B, 0xC2, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x4C, 0x9A, 0x42, 0xF1, 0x18, 0x6C, +0x01, 0x6D, 0x02, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x05, 0x6A, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0x44, 0xF1, 0x01, 0x4A, +0x40, 0xDB, 0x01, 0x4A, 0x40, 0xDB, 0xF4, 0x17, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF1, 0x70, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF1, 0x4C, 0x9A, +0x01, 0x6C, 0xA4, 0x67, 0x60, 0xDA, 0x00, 0x18, +0xC7, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF1, +0x00, 0x4A, 0x10, 0xF0, 0x24, 0x6B, 0xEF, 0x9A, +0x95, 0xF1, 0x74, 0x9B, 0x8C, 0x9A, 0xCE, 0x9A, +0xAD, 0x9A, 0xE0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x78, 0x9B, 0x00, 0x68, 0xC0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, 0x7C, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF1, +0x60, 0x9B, 0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x89, 0x9A, 0xB5, 0xF1, 0x64, 0x9B, 0x80, 0xDB, +0x68, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, +0x48, 0x9A, 0x60, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xF1, 0x48, 0xAA, 0x0B, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0x08, 0x34, 0x2E, 0xF2, 0x0C, 0x4B, +0x6D, 0xE4, 0x60, 0x9B, 0x05, 0x23, 0x01, 0x48, +0xFF, 0x6B, 0x6C, 0xE8, 0x43, 0xE8, 0xF3, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, 0x6C, 0x9A, +0x7F, 0x6A, 0x00, 0x69, 0x80, 0xA3, 0x20, 0xF0, +0x20, 0x6D, 0x00, 0xF1, 0x00, 0x4D, 0x8C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, +0x40, 0x9B, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF1, +0xD0, 0x9B, 0x91, 0x67, 0x48, 0x6F, 0x04, 0xD1, +0x05, 0xD1, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x40, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF1, 0xD4, 0x9B, 0x20, 0xF0, 0x20, 0x6D, +0x91, 0x67, 0xAD, 0xF1, 0x08, 0x4D, 0x00, 0xF4, +0x00, 0x6F, 0x04, 0xD1, 0x05, 0xD1, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF1, 0xD8, 0x9B, +0x20, 0xF0, 0x21, 0x6D, 0x00, 0x37, 0x91, 0x67, +0x15, 0xF0, 0x00, 0x4D, 0xE8, 0x37, 0x04, 0xD1, +0x05, 0xD1, 0x40, 0xEA, 0x00, 0x1C, 0x96, 0x45, +0xFF, 0x17, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF1, 0x00, 0x4A, 0x60, 0xDA, 0x81, 0xDA, +0xA2, 0xDA, 0xC3, 0xDA, 0xE4, 0xDA, 0x05, 0xDA, +0x26, 0xDA, 0x78, 0x67, 0x67, 0xDA, 0x7D, 0x67, +0x68, 0xDA, 0x7F, 0x67, 0x69, 0xDA, 0x12, 0xEB, +0x6A, 0xDA, 0x10, 0xEB, 0x6B, 0xDA, 0x6D, 0xB8, +0x00, 0x65, 0x6C, 0xDA, 0x68, 0xB8, 0x00, 0x65, +0x6D, 0xDA, 0x6C, 0xB8, 0x00, 0x65, 0x6E, 0xDA, +0x6E, 0xB8, 0x00, 0x65, 0x6F, 0xDA, 0x10, 0xF0, +0x23, 0x6A, 0x44, 0xF1, 0x19, 0x4A, 0x00, 0xEA, +0x00, 0x65, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD0, +0xFF, 0x6A, 0x4C, 0xEC, 0x4C, 0xED, 0x8E, 0x37, +0x4C, 0xEF, 0x07, 0x6E, 0x01, 0x75, 0x8C, 0xEE, +0x52, 0xF4, 0x60, 0x47, 0x59, 0x61, 0x30, 0xF0, +0x20, 0x6D, 0xC0, 0xF1, 0x08, 0x4D, 0xBD, 0xE7, +0xE8, 0xF2, 0xAF, 0xA7, 0x01, 0x68, 0x04, 0xEE, +0x0D, 0xED, 0xE8, 0xF2, 0xAF, 0xC7, 0x1F, 0xF7, +0x00, 0x6D, 0x6C, 0xED, 0x02, 0xF0, 0x00, 0x75, +0x01, 0x60, 0x25, 0x2D, 0x1F, 0xF7, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, +0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, +0xBC, 0x9A, 0xB5, 0xE3, 0x60, 0xA5, 0x0B, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, 0xBC, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, 0x40, 0x9A, +0xB5, 0xE3, 0x4D, 0xE3, 0x60, 0xA3, 0x01, 0x6A, +0x00, 0xF6, 0x60, 0x33, 0x44, 0xEE, 0x00, 0xF6, +0x63, 0x33, 0x4F, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x40, 0xC5, 0x0E, 0x10, 0x10, 0xF0, +0x24, 0x6D, 0xD5, 0xF1, 0xA0, 0x9D, 0x0F, 0xE8, +0xAD, 0xE3, 0xA0, 0xA3, 0x00, 0xF6, 0xA0, 0x35, +0x00, 0xF6, 0xA3, 0x35, 0x0C, 0xED, 0x4C, 0xED, +0xA0, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, +0x54, 0xA2, 0x4E, 0xEC, 0x52, 0x2C, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x44, 0x9A, 0x60, 0x9A, +0x30, 0xF0, 0x20, 0x6A, 0x70, 0x33, 0x00, 0xF5, +0x62, 0x33, 0x48, 0xF5, 0x68, 0xCA, 0x45, 0x10, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0x9D, 0xE7, 0xE8, 0xF2, 0x0F, 0xA7, 0x01, 0x6D, +0xA4, 0xEE, 0xAF, 0xEC, 0x0C, 0xEC, 0xE8, 0xF2, +0x8F, 0xC7, 0x1F, 0xF7, 0x00, 0x6C, 0x6C, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, 0x24, 0x2C, +0x1F, 0xF7, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x07, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF1, 0x9C, 0x9A, 0x91, 0xE3, +0x60, 0xA4, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF1, 0x9C, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF1, 0x40, 0x9A, 0x91, 0xE3, 0x4D, 0xE3, +0x60, 0xA3, 0x00, 0xF6, 0x60, 0x33, 0x01, 0x6A, +0x00, 0xF6, 0x63, 0x33, 0x44, 0xEE, 0x6D, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x40, 0xC4, 0x0D, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF1, 0x80, 0x9C, +0x8D, 0xE3, 0x80, 0xA3, 0x00, 0xF6, 0x80, 0x34, +0x00, 0xF6, 0x83, 0x34, 0xAD, 0xEC, 0x4C, 0xEC, +0x80, 0xC3, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0xFF, 0x6A, 0x4C, 0xEC, 0x05, 0x5C, 0xAC, 0xEA, +0x4B, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, +0xD4, 0xF4, 0x14, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x05, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF1, 0x68, 0x9A, 0x2D, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x68, 0x9A, 0x20, 0x10, +0x05, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, +0x6C, 0x9A, 0x22, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF1, 0x6C, 0x9A, 0x15, 0x10, 0x05, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, 0x70, 0x9A, +0x17, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, +0x70, 0x9A, 0x0A, 0x10, 0x05, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x74, 0x9A, 0x0C, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, 0x74, 0x9A, +0x80, 0xA3, 0xF7, 0x6A, 0x0A, 0x10, 0x0C, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, 0x78, 0x9A, +0x40, 0xA3, 0xFF, 0x6C, 0x08, 0x6D, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, 0x78, 0x9A, +0xF7, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x01, 0x6B, 0xAC, 0xEA, 0x6E, 0xEA, 0x01, 0x5A, +0x58, 0x67, 0x05, 0x5C, 0x48, 0x32, 0x08, 0x60, +0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, 0xF4, 0xF4, +0x08, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, 0x00, 0xEB, +0x01, 0x6A, 0x4B, 0xEA, 0x20, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0xD5, 0xF1, 0x84, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0xD5, 0xF1, 0xBC, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x1E, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF1, 0x84, 0x9B, 0x10, 0xF0, 0x24, 0x6D, +0xD5, 0xF1, 0xBC, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, +0x10, 0xF0, 0x24, 0x6D, 0xF5, 0xF1, 0xA8, 0x9D, +0x0E, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF1, +0x84, 0x9B, 0x10, 0xF0, 0x24, 0x6D, 0xD5, 0xF1, +0xBC, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, 0x10, 0xF0, +0x24, 0x6D, 0xF5, 0xF1, 0xAC, 0x9D, 0xAD, 0xEB, +0x60, 0xDC, 0x60, 0xF5, 0x60, 0x42, 0x1F, 0xF7, +0x00, 0x6C, 0x8C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x10, 0x61, 0x2E, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF1, 0x84, 0x9B, 0x10, 0xF0, 0x24, 0x6D, +0xD5, 0xF1, 0xBC, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, +0x10, 0xF0, 0x24, 0x6D, 0xF5, 0xF1, 0xB0, 0x9D, +0xE6, 0x17, 0x1E, 0x23, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF1, 0x64, 0x9B, 0x1D, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xD5, 0xF1, 0x84, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0xD5, 0xF1, 0xBC, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x10, 0xF0, 0x24, 0x6D, 0xF5, 0xF1, +0xB4, 0x9D, 0xAD, 0xEB, 0x60, 0xDC, 0x60, 0xF5, +0x60, 0x42, 0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, 0x07, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF1, 0x60, 0x9B, +0x69, 0xE2, 0x40, 0x9A, 0x20, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF1, 0x64, 0x9B, 0x69, 0xE2, +0x40, 0x9A, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xEC, +0x01, 0x74, 0xAC, 0xEA, 0x13, 0x60, 0x03, 0x24, +0x02, 0x74, 0x15, 0x60, 0x18, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0xD9, 0xA3, 0x01, 0x6D, 0x4C, 0xED, 0x02, 0x6A, +0x4B, 0xEA, 0xCC, 0xEA, 0xAD, 0xEA, 0x68, 0xF3, +0x59, 0xC3, 0x09, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0x48, 0xF5, 0x44, 0xC3, 0x04, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0x48, 0xF5, 0x40, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF1, 0x58, 0x9A, 0x60, 0xA2, +0x10, 0x6A, 0x6C, 0xEA, 0x24, 0x22, 0x02, 0x5C, +0x03, 0x61, 0x02, 0x74, 0x17, 0x60, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0x99, 0xA3, 0x01, 0x6A, 0x8C, 0xEA, +0x68, 0xF3, 0x9C, 0xA3, 0x7F, 0x6B, 0x5C, 0x32, +0x8C, 0xEB, 0x6D, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF1, 0x7C, 0x9B, +0x40, 0xC3, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x60, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x40, 0x9A, 0x60, 0xC2, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x44, 0x9A, +0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, 0xFF, 0x72, +0x00, 0x6A, 0x0B, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x48, 0x9A, 0x60, 0xA2, 0x07, 0x6A, +0x6C, 0xEA, 0x07, 0x6B, 0x6E, 0xEA, 0x01, 0x5A, +0x58, 0x67, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xEC, +0x01, 0x74, 0xAC, 0xEA, 0x03, 0x60, 0x02, 0x74, +0x09, 0x60, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x02, 0x6B, 0x88, 0xF3, +0x62, 0xC2, 0x15, 0x10, 0x09, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE8, 0xF3, +0x67, 0xA2, 0x88, 0xF3, 0x62, 0xC2, 0x05, 0x10, +0xFF, 0x4A, 0x30, 0xF0, 0x20, 0x6B, 0x48, 0xF5, +0x4A, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x62, 0xA2, 0x68, 0xF3, +0x99, 0xA2, 0x88, 0xF3, 0x63, 0xC2, 0x40, 0x6B, +0x8D, 0xEB, 0x68, 0xF3, 0x79, 0xC2, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x9A, 0xC9, +0x01, 0x72, 0x15, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x04, 0x6B, 0x8C, 0xEB, 0x0C, 0x2B, 0x68, 0xF3, +0x58, 0xA2, 0x05, 0x5A, 0x08, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF7, 0x4D, 0xA2, 0x01, 0x6B, +0x6E, 0xEA, 0x6C, 0xEA, 0x01, 0x10, 0x00, 0x6A, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x9A, 0xC9, +0x01, 0x72, 0x1C, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x9D, 0xA2, +0x03, 0x6B, 0x8C, 0xEB, 0x13, 0x2B, 0x68, 0xF3, +0x78, 0xA2, 0x10, 0x2B, 0x04, 0x6B, 0x8C, 0xEB, +0x0D, 0x2B, 0x10, 0x6B, 0x8C, 0xEB, 0x0A, 0x2B, +0x68, 0xF3, 0x99, 0xA2, 0x20, 0x6B, 0x8C, 0xEB, +0x05, 0x23, 0xE8, 0xF3, 0x52, 0xA2, 0x01, 0x5A, +0x58, 0x67, 0x01, 0x10, 0x00, 0x6A, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x4C, 0x9A, +0x40, 0xA2, 0x1E, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x50, 0x9A, 0x40, 0xA2, 0x18, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x54, 0x9A, +0x60, 0xA2, 0x02, 0x6A, 0x6C, 0xEA, 0x10, 0x22, +0x00, 0x18, 0x9A, 0xC9, 0x01, 0x72, 0x01, 0x6A, +0x0C, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x78, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x15, 0xF2, +0x9C, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0xFF, 0x69, 0x30, 0xF0, +0x20, 0x6A, 0x8C, 0xE9, 0x6E, 0xF5, 0x58, 0x9A, +0x2F, 0xF7, 0x94, 0xA3, 0x40, 0xEA, 0x01, 0x72, +0x29, 0x61, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x68, 0xF3, 0x7A, 0xA0, 0x09, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, 0x5A, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0xFF, 0x6C, 0x6F, 0x6D, 0x2C, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x50, 0x9A, +0xC8, 0xF2, 0x9F, 0xA0, 0x01, 0x6D, 0x08, 0x6E, +0xF1, 0x67, 0x40, 0xEA, 0x01, 0x72, 0x0A, 0x61, +0x68, 0xF3, 0x7A, 0xA0, 0x02, 0x6A, 0x01, 0x6C, +0x6D, 0xEA, 0x0E, 0x6D, 0x68, 0xF3, 0x5A, 0xC0, +0x00, 0x18, 0x73, 0xC9, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0x2E, 0x6E, 0xFF, 0x6C, +0x6F, 0x6D, 0x40, 0xEA, 0x01, 0x6C, 0x02, 0x6D, +0x00, 0x18, 0x73, 0xC9, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0xFF, 0x6E, 0x30, 0xF0, +0x20, 0x6A, 0x8C, 0xEE, 0x2E, 0xF4, 0x48, 0x9A, +0x48, 0xF5, 0x80, 0xA3, 0x01, 0x6D, 0x40, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x7D, 0xA0, 0x10, 0x6A, 0xFF, 0x69, +0x6D, 0xEA, 0x88, 0xF3, 0x65, 0xA0, 0x8C, 0xE9, +0x68, 0xF3, 0x5D, 0xC0, 0x02, 0x5B, 0x10, 0x60, +0x88, 0xF3, 0xC4, 0xA0, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x50, 0x9A, 0xFF, 0x6C, 0xD9, 0xE3, +0x55, 0x4C, 0x00, 0x6D, 0x40, 0xEA, 0x88, 0xF3, +0x65, 0xA0, 0x88, 0xF3, 0x44, 0xA0, 0x17, 0x10, +0x03, 0x6A, 0x58, 0xEB, 0x88, 0xF3, 0xC4, 0xA0, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0xFE, 0x4E, 0xFF, 0x6C, 0x55, 0x4C, 0x00, 0x6D, +0x12, 0xEB, 0x79, 0xE6, 0x40, 0xEA, 0x88, 0xF3, +0x45, 0xA0, 0x03, 0x6C, 0x88, 0xF3, 0x64, 0xA0, +0x98, 0xEA, 0xFE, 0x4B, 0x12, 0xEA, 0x49, 0xE3, +0x88, 0xF3, 0x57, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x04, 0x6B, 0x6C, 0xEA, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x83, 0x67, 0x01, 0x6D, 0xD1, 0x67, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x74, 0xA0, +0x00, 0x6A, 0xE8, 0xF3, 0x42, 0xC0, 0x7F, 0x6A, +0xFF, 0x69, 0x6C, 0xEA, 0x2C, 0xEC, 0x2C, 0xEA, +0x04, 0xD4, 0x1A, 0x22, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, +0x2F, 0xF7, 0x94, 0xA3, 0x40, 0xEA, 0x01, 0x72, +0x0F, 0x61, 0x68, 0xF3, 0x75, 0xA0, 0x0F, 0x6A, +0x6C, 0xEA, 0x2C, 0xEA, 0x06, 0x22, 0x68, 0xF3, +0x7A, 0xA0, 0x10, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x03, 0x2A, 0x04, 0x94, 0x00, 0x18, 0x26, 0xCA, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0x1A, 0xA3, 0x20, 0x6F, 0xFF, 0x6A, +0x0C, 0xEF, 0x4C, 0xEF, 0x4C, 0xEC, 0x4C, 0xED, +0x4C, 0xEE, 0x80, 0xF0, 0x0A, 0x2F, 0x68, 0xF3, +0x19, 0xA3, 0x01, 0x6F, 0x0C, 0xEF, 0x4C, 0xEF, +0x09, 0x27, 0x88, 0xF3, 0x5B, 0xA3, 0xE4, 0x42, +0x03, 0x4A, 0x88, 0xF3, 0xF3, 0xC3, 0x88, 0xF3, +0x52, 0xC3, 0x08, 0x10, 0x05, 0x6F, 0x88, 0xF3, +0xF3, 0xC3, 0x05, 0x4E, 0x04, 0x6F, 0x88, 0xF3, +0xF2, 0xC3, 0x4C, 0xEE, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0xF1, 0xA2, +0x88, 0xF3, 0x72, 0xA2, 0xE3, 0xEB, 0x09, 0x61, +0x88, 0xF3, 0x73, 0xA2, 0x88, 0xF3, 0xC4, 0xC2, +0x71, 0xE4, 0xB7, 0xE4, 0x88, 0xF3, 0xB6, 0xC2, +0x09, 0x10, 0x88, 0xF3, 0x93, 0xA2, 0x77, 0xE5, +0xB9, 0xE6, 0x6F, 0xE4, 0x88, 0xF3, 0xC4, 0xC2, +0x88, 0xF3, 0x76, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x73, 0xA2, +0x88, 0xF3, 0x96, 0xA2, 0x0A, 0x4B, 0x82, 0xEB, +0x02, 0x60, 0x88, 0xF3, 0x76, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x76, 0xA2, 0x88, 0xF3, 0x84, 0xA2, 0x23, 0x4B, +0x82, 0xEB, 0x02, 0x60, 0x88, 0xF3, 0x64, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x76, 0xA2, 0x68, 0xF3, 0x97, 0xA2, +0x88, 0xF3, 0x6A, 0xCA, 0x18, 0x6B, 0x8C, 0xEB, +0x10, 0x73, 0x07, 0x61, 0xC8, 0xF3, 0x79, 0xA2, +0x03, 0x6C, 0x76, 0x33, 0x8C, 0xEB, 0x88, 0xF3, +0x64, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0x40, 0x9A, 0x60, 0xA2, 0x07, 0x23, 0x60, 0xA2, +0xFF, 0x6A, 0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x72, 0xCA, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0x44, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0x48, 0xF5, 0x92, 0xAC, 0xA0, 0xA2, 0xFF, 0x6B, +0x6C, 0xED, 0x8E, 0xED, 0x02, 0x25, 0x8C, 0xEB, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x9A, 0xA2, 0x41, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, 0x7A, 0xC2, +0x04, 0x10, 0x40, 0x6A, 0x0D, 0xEA, 0x68, 0xF3, +0x5A, 0xC3, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0xFB, 0x63, 0x09, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0x28, 0xF5, 0xBF, 0xA3, 0x04, 0x6B, 0xFF, 0x6A, +0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x0C, 0x23, +0x7D, 0x67, 0x1E, 0x6A, 0x50, 0xC3, 0x01, 0x6A, +0x4F, 0xCB, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x58, 0x9A, 0x92, 0xC3, 0x04, 0x04, 0x40, 0xEA, +0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0x67, 0x6E, 0xF5, 0x58, 0x9A, 0x2F, 0xF7, +0x94, 0xA3, 0xFF, 0x68, 0x0C, 0xE9, 0x40, 0xEA, +0x01, 0x72, 0x35, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0x94, 0xA3, +0x7F, 0x6A, 0x8C, 0xEA, 0x0C, 0xEA, 0x2B, 0x22, +0x68, 0xF3, 0x75, 0xA3, 0x0F, 0x6A, 0x6C, 0xEA, +0x01, 0x72, 0x25, 0x61, 0x05, 0x59, 0x03, 0x61, +0xA0, 0xF6, 0x08, 0x6A, 0x07, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x24, 0x31, 0x94, 0xF5, 0x14, 0x4A, +0x49, 0xE1, 0x40, 0xAA, 0x61, 0x42, 0x1F, 0xF7, +0x00, 0x6C, 0x8C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x35, 0xF2, 0x68, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x35, 0xF2, 0x6C, 0x9B, 0x69, 0xE2, +0x60, 0xA2, 0x20, 0x6A, 0x6C, 0xEA, 0x4B, 0xEA, +0xC0, 0xF7, 0x42, 0x32, 0x01, 0x10, 0x01, 0x6A, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0xE0, 0xF1, 0x6E, 0xA2, +0x02, 0x6C, 0x8B, 0xEC, 0x03, 0x6D, 0x8C, 0xEB, +0xAB, 0xED, 0xAC, 0xEB, 0xE0, 0xF1, 0xB5, 0xA2, +0xAC, 0xEC, 0xE0, 0xF1, 0x95, 0xC2, 0x08, 0x6C, +0x8D, 0xEB, 0xE0, 0xF1, 0x6E, 0xC2, 0x20, 0xE8, +0xFF, 0x63, 0x01, 0xD1, 0x00, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0xE0, 0xF1, +0xCE, 0xA2, 0x01, 0x68, 0x70, 0x67, 0xCC, 0xEB, +0xFF, 0x6C, 0x29, 0x23, 0xE0, 0xF1, 0xF5, 0xA2, +0x02, 0x6D, 0x67, 0x67, 0xAC, 0xEB, 0x8C, 0xEB, +0x22, 0x23, 0x30, 0xF0, 0x21, 0x6B, 0x70, 0xF3, +0x38, 0xA3, 0x01, 0x49, 0x70, 0xF3, 0x38, 0xC3, +0x70, 0xF3, 0x38, 0xA3, 0xC9, 0x59, 0x17, 0x61, +0x03, 0x69, 0x2B, 0xE9, 0xEC, 0xE9, 0xCC, 0xED, +0xE0, 0xF1, 0x35, 0xC2, 0x8C, 0xED, 0x00, 0x6A, +0x70, 0xF3, 0x58, 0xC3, 0x0C, 0x25, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x79, 0xA2, 0x6D, 0xE8, 0xD0, 0x6B, 0x68, 0xF3, +0x19, 0xC2, 0x88, 0xF3, 0x68, 0xCA, 0x01, 0x91, +0x00, 0x90, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0x2F, 0xF5, 0x18, 0x48, +0xE0, 0xF1, 0x4E, 0xA0, 0x01, 0x69, 0x2C, 0xEA, +0x0F, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x50, 0x9A, 0xE0, 0xF1, 0xD6, 0xA0, 0xFF, 0x6C, +0x55, 0x4C, 0x00, 0x6D, 0x40, 0xEA, 0xE0, 0xF1, +0x55, 0xA0, 0x4D, 0xE9, 0xE0, 0xF1, 0x35, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, 0x5C, 0xA2, +0x01, 0x72, 0x12, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0xE0, 0xF1, 0x8E, 0xA2, +0x08, 0x6B, 0x8C, 0xEB, 0x09, 0x2B, 0xE0, 0xF1, +0x75, 0xA2, 0x02, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0xFA, 0xCA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x66, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x2E, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF2, 0x50, 0x9A, 0x00, 0x6B, +0x02, 0x6C, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0x74, 0x9A, 0x40, 0x9B, 0x8C, 0xEA, +0x01, 0x22, 0x80, 0xDB, 0x00, 0x18, 0x4D, 0xE7, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x66, 0xA2, +0x02, 0x6A, 0x6C, 0xEA, 0x04, 0x22, 0x01, 0x6C, +0x0C, 0x6D, 0x00, 0x18, 0x73, 0xC9, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0xE0, 0xF1, +0x95, 0xA2, 0x01, 0x6B, 0x8D, 0xEB, 0xE0, 0xF1, +0x75, 0xC2, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x4D, 0xE7, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xC5, 0x67, 0xFF, 0x6C, 0x40, 0xEA, +0x01, 0x6C, 0x0C, 0x6D, 0x00, 0x18, 0x73, 0xC9, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x68, +0x8C, 0xE8, 0x00, 0x18, 0x4D, 0xE7, 0x08, 0x20, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x01, 0x6C, 0x04, 0x6D, 0x00, 0x18, 0x73, 0xC9, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0x2F, 0xF5, 0x18, 0x48, +0xE0, 0xF1, 0x6E, 0xA0, 0x01, 0x6A, 0xFF, 0x69, +0x4C, 0xEB, 0x54, 0x23, 0xE0, 0xF1, 0x75, 0xA0, +0x6C, 0xEA, 0x2C, 0xEA, 0x29, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, 0xE0, 0xF1, +0xD6, 0xA0, 0xFF, 0x6C, 0x55, 0x4C, 0x00, 0x6D, +0x40, 0xEA, 0x00, 0x18, 0x4D, 0xE7, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0x91, 0x67, 0xC5, 0x67, 0x40, 0xEA, 0xE0, 0xF1, +0x6E, 0xA0, 0x02, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x04, 0x22, 0x01, 0x6C, 0x0C, 0x6D, 0x00, 0x18, +0x73, 0xC9, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0xE0, 0xF1, 0x95, 0xA2, 0x01, 0x6B, +0x8D, 0xEB, 0xE0, 0xF1, 0x75, 0xC2, 0x26, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0xE0, 0xF1, 0xD7, 0xA0, 0xFF, 0x6C, 0x55, 0x4C, +0x00, 0x6D, 0x40, 0xEA, 0xE0, 0xF1, 0x75, 0xA0, +0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xE0, 0xF1, +0x6E, 0xA0, 0xE0, 0xF1, 0x55, 0xC0, 0x02, 0x6A, +0x6C, 0xEA, 0x2C, 0xEA, 0x05, 0x22, 0x01, 0x6C, +0x04, 0x6D, 0x00, 0x18, 0x73, 0xC9, 0x0A, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0xFF, 0x6C, 0xA4, 0x67, 0x31, 0x6E, 0x40, 0xEA, +0x00, 0x18, 0x20, 0xE7, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0x2F, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x00, 0x18, +0x20, 0xE7, 0x01, 0x6C, 0x08, 0x6D, 0x00, 0x18, +0x73, 0xC9, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x4C, 0xEC, 0x30, 0xF0, 0x20, 0x69, +0xC0, 0xF1, 0x08, 0x49, 0x04, 0xD4, 0x68, 0xF3, +0x94, 0xA1, 0x00, 0x6B, 0xE8, 0xF3, 0x62, 0xC1, +0x7F, 0x6B, 0x8C, 0xEB, 0x4C, 0xEB, 0x16, 0x23, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0x2F, 0xF7, 0x94, 0xA3, +0x01, 0x68, 0x40, 0xEA, 0x4E, 0xE8, 0x0A, 0x28, +0x04, 0x94, 0x88, 0xF3, 0xA2, 0xA1, 0x00, 0x18, +0x15, 0xE7, 0x04, 0x94, 0x88, 0xF3, 0x03, 0xC1, +0x00, 0x18, 0x26, 0xCA, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xFF, 0x68, +0x8C, 0xE8, 0x68, 0xF3, 0x99, 0xA2, 0x03, 0x6B, +0x6B, 0xEB, 0x41, 0x6D, 0x8C, 0xEB, 0xAB, 0xED, +0xAC, 0xEB, 0x68, 0xF3, 0xBA, 0xA2, 0x68, 0xF3, +0x79, 0xC2, 0x11, 0x6B, 0x00, 0x6C, 0x6B, 0xEB, +0x88, 0xF3, 0x85, 0xC2, 0x68, 0xF3, 0x9D, 0xC2, +0xAC, 0xEB, 0x88, 0xF3, 0x86, 0xC2, 0x90, 0x67, +0x68, 0xF3, 0x7A, 0xC2, 0x00, 0x18, 0x57, 0xE6, +0x90, 0x67, 0x00, 0x18, 0x50, 0xE6, 0x90, 0x67, +0x00, 0x18, 0x6C, 0xE6, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xF0, 0x6D, 0x01, 0x6C, 0x00, 0x18, 0x73, 0xC9, +0x00, 0x6C, 0x00, 0x18, 0x9D, 0xE8, 0x00, 0x18, +0x2D, 0xE2, 0x00, 0x18, 0x64, 0xE2, 0x01, 0x6C, +0x00, 0x18, 0x9D, 0xE8, 0x01, 0x6C, 0x00, 0x6D, +0x00, 0x18, 0x73, 0xC9, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x02, 0x22, 0x08, 0x72, 0x06, 0x61, 0x00, 0x18, +0xDF, 0xC9, 0x01, 0x72, 0x02, 0x61, 0x00, 0x18, +0xD7, 0xCB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x61, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0xE3, 0xCB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x35, 0xF2, 0x78, 0x9B, 0xFF, 0x6A, 0x24, 0x67, +0x60, 0xA3, 0x4C, 0xE9, 0x30, 0xF0, 0x20, 0x68, +0x6C, 0xEA, 0x04, 0xD2, 0x6E, 0xF2, 0x58, 0x98, +0xFF, 0x6C, 0xA4, 0x67, 0x2D, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, +0x40, 0xEA, 0x07, 0x2A, 0x6E, 0xF2, 0x58, 0x98, +0x04, 0x95, 0xFF, 0x6C, 0x2D, 0x6E, 0x40, 0xEA, +0x2C, 0x10, 0x05, 0x59, 0x24, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x28, 0x31, 0xF4, 0xF4, 0x1C, 0x4A, +0x29, 0xE2, 0x40, 0x9A, 0x00, 0xEA, 0x00, 0x6C, +0x08, 0x6D, 0x17, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x6C, 0x35, 0xF2, 0xBC, 0x9A, 0x11, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, 0x55, 0xF2, +0xA0, 0x9A, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x6C, 0x55, 0xF2, 0xA4, 0x9A, 0x05, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, 0xA8, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0x98, 0xDC, 0x00, 0x18, +0x20, 0xE7, 0x01, 0x6C, 0x00, 0x6D, 0x00, 0x18, +0x73, 0xC9, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0x48, 0xF5, 0xA2, 0xA3, +0x08, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x03, 0x2B, 0x01, 0x6C, 0x0C, 0x6D, +0x05, 0x10, 0x01, 0x6D, 0x00, 0x18, 0x93, 0xCF, +0x01, 0x6C, 0x04, 0x6D, 0x00, 0x18, 0x73, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0x48, 0xF5, 0xA2, 0xA3, 0x04, 0x6B, 0xFF, 0x6A, +0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x06, 0x2B, +0x03, 0x6D, 0x00, 0x18, 0x93, 0xCF, 0x01, 0x6C, +0x04, 0x6D, 0x05, 0x10, 0x00, 0x6D, 0x00, 0x18, +0x93, 0xCF, 0x01, 0x6C, 0x0C, 0x6D, 0x00, 0x18, +0x73, 0xC9, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x6D, 0x00, 0x18, 0x93, 0xCF, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0xC5, 0x67, 0xFF, 0x6C, 0x40, 0xEA, 0x01, 0x6C, +0x0C, 0x6D, 0x00, 0x18, 0x73, 0xC9, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x69, 0x2C, 0xEC, +0xAC, 0xE9, 0x38, 0x24, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, +0x2F, 0xF7, 0x94, 0xA3, 0x40, 0xEA, 0x01, 0x72, +0x2D, 0x61, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x68, 0xF3, 0x7A, 0xA0, 0x05, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, 0x5A, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x2B, 0x6E, 0xFF, 0x6C, 0x0F, 0x6D, 0x40, 0xEA, +0x91, 0x67, 0x02, 0x6D, 0x00, 0x18, 0x93, 0xCF, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x50, 0x9A, +0xC8, 0xF2, 0x9F, 0xA0, 0x00, 0x6D, 0x08, 0x6E, +0xF1, 0x67, 0x40, 0xEA, 0x01, 0x72, 0x0A, 0x61, +0x68, 0xF3, 0x7A, 0xA0, 0x01, 0x6A, 0x01, 0x6C, +0x6D, 0xEA, 0x06, 0x6D, 0x68, 0xF3, 0x5A, 0xC0, +0x00, 0x18, 0x73, 0xC9, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x25, 0x67, 0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, +0x08, 0x4D, 0x06, 0x67, 0x68, 0xF3, 0xDA, 0xA5, +0x03, 0x6B, 0xFF, 0x6A, 0xCC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x4C, 0xE9, 0x4C, 0xE8, 0xE0, 0xF0, +0x03, 0x2B, 0x68, 0xF3, 0x5C, 0xA5, 0x8E, 0xEA, +0xC0, 0xF0, 0x1E, 0x22, 0x0D, 0x5C, 0xC0, 0xF0, +0x1B, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, +0x14, 0xF5, 0x10, 0x4A, 0x89, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x0E, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0x1D, 0xCC, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x03, 0x2A, 0x01, 0x6C, +0x00, 0x18, 0x5C, 0xCB, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x06, 0x72, 0x03, 0x61, +0x90, 0x67, 0x00, 0x18, 0x2E, 0xCC, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x04, 0x72, +0x09, 0x61, 0x05, 0x21, 0x91, 0x67, 0xB0, 0x67, +0x00, 0x18, 0x4B, 0xCC, 0x03, 0x10, 0x90, 0x67, +0x00, 0x18, 0x40, 0xCC, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x08, 0x72, 0xA0, 0xF0, +0x03, 0x61, 0x00, 0x18, 0x52, 0xCB, 0xA0, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x03, 0x2A, 0x01, 0x6C, 0x00, 0x18, 0x5C, 0xCB, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x06, 0x72, 0x03, 0x61, 0x90, 0x67, 0x00, 0x18, +0x2E, 0xCC, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x0E, 0x72, 0x07, 0x61, 0x00, 0x18, +0xBC, 0xC9, 0x01, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0x1D, 0xCC, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x0C, 0x72, 0x7C, 0x61, +0x00, 0x18, 0xBC, 0xC9, 0x01, 0x72, 0x78, 0x61, +0x90, 0x67, 0x00, 0x18, 0xF4, 0xC9, 0x74, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x0E, 0x72, 0x07, 0x61, 0x00, 0x18, 0xBC, 0xC9, +0x01, 0x72, 0x03, 0x61, 0x90, 0x67, 0x00, 0x18, +0x1D, 0xCC, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x06, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0x2E, 0xCC, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x0C, 0x72, 0x07, 0x61, +0x00, 0x18, 0xBC, 0xC9, 0x01, 0x72, 0x03, 0x61, +0x90, 0x67, 0x00, 0x18, 0xF4, 0xC9, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x04, 0x72, +0x4B, 0x61, 0x00, 0x18, 0xCC, 0xC9, 0x01, 0x72, +0x47, 0x61, 0x90, 0x67, 0x00, 0x18, 0xF3, 0xCB, +0x43, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x0E, 0x72, 0x07, 0x61, 0x00, 0x18, +0xBC, 0xC9, 0x01, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0x1D, 0xCC, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x06, 0x72, 0x03, 0x61, +0x90, 0x67, 0x00, 0x18, 0x2E, 0xCC, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x0C, 0x72, +0x07, 0x61, 0x00, 0x18, 0xBC, 0xC9, 0x01, 0x72, +0x03, 0x61, 0x90, 0x67, 0x00, 0x18, 0xF4, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x03, 0x2A, 0x01, 0x6C, 0x00, 0x18, 0x5C, 0xCB, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x04, 0x72, 0x12, 0x61, 0x00, 0x18, 0x14, 0xCA, +0x0F, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x7C, 0xA2, 0x0C, 0x73, +0x07, 0x61, 0x68, 0xF3, 0x79, 0xA2, 0x20, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x9C, 0xCB, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x48, 0xF5, 0xA1, 0xA3, 0x04, 0x6B, 0xFF, 0x6A, +0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x06, 0x23, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, 0x50, 0x9A, +0x00, 0x6B, 0x60, 0xC2, 0x02, 0x6D, 0x00, 0x18, +0x75, 0xE2, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0x54, 0x9A, 0x04, 0x69, 0x30, 0xF0, 0x20, 0x68, +0x20, 0xDA, 0xC0, 0xF1, 0x08, 0x48, 0xE8, 0xF3, +0xC6, 0xA0, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x50, 0x9A, 0xFF, 0x6C, 0x59, 0x4C, 0x00, 0x6D, +0xC6, 0x36, 0x40, 0xEA, 0x68, 0xF3, 0x59, 0xA0, +0x07, 0x97, 0x4D, 0xE9, 0x68, 0xF3, 0x39, 0xC0, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0xB4, 0xA3, 0x04, 0x67, 0x7F, 0x6C, 0xAC, 0xEC, +0xFF, 0x6A, 0x01, 0x74, 0x4C, 0xE8, 0x26, 0x61, +0x68, 0xF3, 0xB5, 0xA3, 0x10, 0x6C, 0x8B, 0xEC, +0xAC, 0xEC, 0x4C, 0xEC, 0x14, 0x24, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0xD0, 0x67, +0x0C, 0x6C, 0x00, 0x6D, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, 0x90, 0x67, +0x00, 0x18, 0xED, 0xCC, 0x0B, 0x10, 0x68, 0xF3, +0x5C, 0xA3, 0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x6C, 0x01, 0x6D, +0xD0, 0x67, 0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x08, 0xCD, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x69, 0x8C, 0xE9, 0x30, 0xF0, 0x20, 0x68, +0x91, 0x67, 0xC0, 0xF1, 0x08, 0x48, 0x00, 0x18, +0xED, 0xCC, 0x68, 0xF3, 0x5C, 0xA0, 0x0C, 0x72, +0x20, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x0C, 0x6C, 0x00, 0x6D, 0xD1, 0x67, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6D, 0xC5, 0x67, 0xFF, 0x6C, +0x40, 0xEA, 0x68, 0xF3, 0x7A, 0xA0, 0x01, 0x6A, +0xC8, 0xF2, 0x9F, 0xA0, 0x6D, 0xEA, 0x68, 0xF3, +0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x50, 0x9A, 0x00, 0x6D, 0x08, 0x6E, 0xF1, 0x67, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x24, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, 0x68, 0xF3, +0xB9, 0xA4, 0x40, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, +0x4C, 0xEB, 0x4C, 0xE9, 0x09, 0x23, 0x68, 0xF3, +0x9A, 0xA4, 0x10, 0x6B, 0x8C, 0xEB, 0x4C, 0xEB, +0x03, 0x23, 0x91, 0x67, 0x00, 0x18, 0x76, 0xE6, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x79, 0xA0, 0x02, 0x6A, 0x6C, 0xEA, +0x10, 0x22, 0x03, 0x6A, 0x4B, 0xEA, 0x4C, 0xEB, +0x68, 0xF3, 0x79, 0xC0, 0x68, 0xF3, 0x7D, 0xA0, +0x6C, 0xEA, 0x68, 0xF3, 0x5D, 0xC0, 0x68, 0xF3, +0x5D, 0xA0, 0x07, 0x6B, 0x6C, 0xEA, 0x59, 0x2A, +0x55, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, +0x74, 0x9A, 0xFF, 0xF7, 0x1F, 0x6C, 0x40, 0xAB, +0x8C, 0xEA, 0x01, 0x4A, 0x8C, 0xEA, 0x40, 0xCB, +0x88, 0xF3, 0x45, 0xA0, 0x68, 0xF3, 0x7D, 0xA0, +0x01, 0x4A, 0x88, 0xF3, 0x45, 0xC0, 0x11, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, 0x5D, 0xC0, +0x88, 0xF3, 0x65, 0xA0, 0xE8, 0xF3, 0x44, 0xA0, +0x63, 0xEA, 0x38, 0x60, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x94, 0xA3, +0x6E, 0xF5, 0x58, 0x9A, 0x40, 0xEA, 0x01, 0x6B, +0x6E, 0xEA, 0x2F, 0x2A, 0x68, 0xF3, 0x95, 0xA0, +0xEF, 0x4B, 0x8C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, +0x07, 0x2B, 0x68, 0xF3, 0x79, 0xA0, 0xDF, 0x4A, +0x6C, 0xEA, 0x68, 0xF3, 0x59, 0xC0, 0x21, 0x10, +0x88, 0xF3, 0x66, 0xA0, 0x01, 0x4B, 0x88, 0xF3, +0x66, 0xC0, 0x88, 0xF3, 0x66, 0xA0, 0x02, 0x5B, +0x0A, 0x61, 0x68, 0xF3, 0x99, 0xA0, 0x21, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, 0x79, 0xC0, +0x88, 0xF3, 0x46, 0xC0, 0x03, 0x10, 0x91, 0x67, +0x00, 0x18, 0x2A, 0xCD, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x00, 0x6B, 0x88, 0xF3, +0x65, 0xC2, 0x03, 0x10, 0x91, 0x67, 0x00, 0x18, +0x1D, 0xCA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, +0x05, 0x5A, 0x00, 0x68, 0x24, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x48, 0x34, 0x54, 0xF5, 0x04, 0x4B, +0x8D, 0xE3, 0x60, 0x9B, 0x00, 0xEB, 0x10, 0xF0, +0x24, 0x6B, 0x55, 0xF2, 0x78, 0x9B, 0x13, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF2, 0x7C, 0x9B, +0x0E, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF2, +0x60, 0x9B, 0x09, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x75, 0xF2, 0x64, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x75, 0xF2, 0x68, 0x9B, 0x60, 0xAB, +0xFF, 0xF7, 0x1F, 0x68, 0x6C, 0xE8, 0x18, 0xF0, +0x00, 0x6B, 0x0C, 0xEB, 0x13, 0x2B, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, 0x68, 0xF3, +0xBD, 0xA4, 0xFE, 0x4B, 0xAC, 0xEB, 0x05, 0x6D, +0xAB, 0xED, 0xAC, 0xEB, 0x02, 0x4D, 0xAC, 0xEB, +0x68, 0xF3, 0x7D, 0xC4, 0x82, 0x67, 0x00, 0x18, +0x1D, 0xCA, 0x5D, 0x10, 0x08, 0xF0, 0x00, 0x6B, +0x0C, 0xEB, 0x23, 0x23, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0xB4, 0xA3, +0x7F, 0x6C, 0xAC, 0xEC, 0x01, 0x74, 0x27, 0x61, +0x68, 0xF3, 0xBD, 0xA3, 0x01, 0x6C, 0xAD, 0xEC, +0x68, 0xF3, 0x9D, 0xC3, 0x68, 0xF3, 0x95, 0xA3, +0x10, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xFF, 0x6C, +0x8C, 0xEB, 0x20, 0x73, 0x06, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x54, 0x9A, 0x40, 0xEA, +0x12, 0x10, 0x82, 0x67, 0x00, 0x18, 0x2A, 0xCD, +0x0E, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0x9D, 0xA3, 0x02, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x05, 0x6C, 0x8B, 0xEC, +0x8C, 0xEA, 0x68, 0xF3, 0x5D, 0xC3, 0x02, 0x30, +0x1E, 0x30, 0x1A, 0x20, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x5D, 0xA0, +0x02, 0x69, 0xE8, 0xF3, 0xC5, 0xA0, 0x2D, 0xEA, +0x68, 0xF3, 0x5D, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x50, 0x9A, 0xFF, 0x6C, 0x55, 0x4C, +0x00, 0x6D, 0x40, 0xEA, 0x68, 0xF3, 0x59, 0xA0, +0x4D, 0xE9, 0x68, 0xF3, 0x39, 0xC0, 0x0B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x9D, 0xA2, 0x03, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x68, 0xF3, 0x7D, 0xC2, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0x67, 0x6E, 0xF5, 0x58, 0x9A, 0x2F, 0xF7, +0x94, 0xA3, 0xFF, 0x68, 0x0C, 0xE9, 0x40, 0xEA, +0x01, 0x72, 0x00, 0xF1, 0x0D, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0x94, 0xA3, 0x7F, 0x6A, 0x8C, 0xEA, 0x0C, 0xEA, +0x00, 0xF1, 0x02, 0x22, 0x68, 0xF3, 0x75, 0xA3, +0x0F, 0x6A, 0x6C, 0xEA, 0x01, 0x72, 0x69, 0x61, +0x05, 0x59, 0x5A, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x28, 0x33, 0x54, 0xF5, 0x18, 0x4A, 0x69, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF2, 0x4C, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF2, +0x70, 0x9B, 0x3F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF2, 0x54, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF2, +0x78, 0x9B, 0x2F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF2, 0x5C, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF2, +0x60, 0x9B, 0x1F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x95, 0xF2, 0x44, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF2, +0x68, 0x9B, 0x0F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x95, 0xF2, 0x4C, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF2, +0x70, 0x9B, 0x60, 0xA3, 0x88, 0xF3, 0x62, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x63, 0xA2, 0x02, 0x2B, 0x88, 0xF3, +0x62, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x6B, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF2, +0x94, 0x9B, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x6A, 0x88, 0xF3, 0x45, 0xC0, +0x88, 0xF3, 0x46, 0xC0, 0x60, 0xAC, 0xFF, 0xF7, +0x1F, 0x6D, 0xAC, 0xEB, 0x01, 0x4B, 0xAC, 0xEB, +0x60, 0xCC, 0x10, 0xF0, 0x24, 0x6B, 0x88, 0xF3, +0x8A, 0xA0, 0x35, 0xF2, 0x64, 0x9B, 0x80, 0xC3, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF2, 0x70, 0x9B, +0x91, 0x67, 0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0x54, 0x9A, 0x02, 0x6B, 0x60, 0xC2, +0x68, 0xF3, 0x7D, 0xA0, 0x03, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x11, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, +0x68, 0xF3, 0x5D, 0xC0, 0x00, 0x18, 0x8D, 0xCD, +0x68, 0xF3, 0x79, 0xA0, 0x40, 0x6A, 0x6C, 0xEA, +0x4E, 0x22, 0x68, 0xF3, 0x9A, 0xA0, 0x10, 0x6B, +0xFF, 0x6D, 0x44, 0x67, 0x6C, 0xEA, 0xAC, 0xEA, +0x1B, 0x2A, 0x88, 0xF3, 0x43, 0xA0, 0x88, 0xF3, +0xA2, 0xA0, 0xAE, 0xEA, 0x40, 0x2A, 0x8D, 0xEB, +0x68, 0xF3, 0x7A, 0xC0, 0x91, 0x67, 0x00, 0x18, +0x15, 0xE7, 0x91, 0x67, 0x00, 0x18, 0x46, 0xE6, +0x91, 0x67, 0x00, 0x18, 0x7D, 0xE6, 0x91, 0x67, +0x00, 0x18, 0x76, 0xE6, 0x88, 0xF3, 0x43, 0xA0, +0xFF, 0x4A, 0x88, 0xF3, 0x43, 0xC0, 0x2B, 0x10, +0x68, 0xF3, 0x75, 0xA0, 0x0F, 0x6A, 0x6C, 0xEA, +0x01, 0x72, 0x25, 0x61, 0x88, 0xF3, 0x43, 0xA0, +0x04, 0xD2, 0x04, 0x93, 0x88, 0xF3, 0x42, 0xA0, +0x6E, 0xEA, 0x1D, 0x22, 0x91, 0x67, 0x00, 0x18, +0x0A, 0xE7, 0x04, 0x95, 0xAE, 0xEA, 0x17, 0x22, +0x68, 0xF3, 0x79, 0xA0, 0x20, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0x22, 0x68, 0xF3, +0x7A, 0xA0, 0x11, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x68, 0xF3, 0x5A, 0xC0, 0x91, 0x67, 0x00, 0x18, +0x6C, 0xE6, 0x91, 0x67, 0x00, 0x18, 0x57, 0xE6, +0x91, 0x67, 0x00, 0x18, 0x50, 0xE6, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x99, 0xA2, 0x01, 0x6B, 0xE8, 0xF3, 0x62, 0xC2, +0x20, 0x6B, 0x8D, 0xEB, 0x68, 0xF3, 0x79, 0xC2, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xED, 0x4C, 0xEC, 0xCC, 0xEA, +0xA0, 0xF0, 0x1D, 0x25, 0x05, 0x5C, 0xA0, 0xF0, +0x10, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, +0x74, 0xF5, 0x0C, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x02, 0x72, 0x0A, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF2, 0xB8, 0x9A, 0x01, 0x6C, +0x00, 0x18, 0x98, 0xDC, 0x00, 0x6C, 0x08, 0x6D, +0x1D, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF2, +0xBC, 0x9A, 0x01, 0x6C, 0x00, 0x18, 0x98, 0xDC, +0x00, 0x6C, 0x08, 0x6D, 0x00, 0x18, 0x98, 0xDC, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, +0x01, 0x6C, 0x0C, 0x6D, 0x89, 0x10, 0x02, 0x72, +0x0C, 0x60, 0x04, 0x6C, 0x0F, 0x6D, 0x00, 0x18, +0x98, 0xDC, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0xBC, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0x98, 0xDC, +0x7C, 0x10, 0x04, 0x6C, 0x03, 0x6D, 0x00, 0x18, +0x98, 0xDC, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0xBC, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0x98, 0xDC, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, 0xB5, 0xF2, +0xA0, 0x9B, 0x66, 0x10, 0x02, 0x72, 0x0A, 0x60, +0x04, 0x6C, 0xF0, 0x6D, 0x00, 0x18, 0x98, 0xDC, +0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, 0x55, 0xF2, +0xA0, 0x9A, 0xDC, 0x17, 0x04, 0x6C, 0x30, 0x6D, +0x00, 0x18, 0x98, 0xDC, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF2, 0xA0, 0x9A, 0x04, 0x6C, 0x00, 0x18, +0x98, 0xDC, 0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, +0xB5, 0xF2, 0xA4, 0x9B, 0x45, 0x10, 0x02, 0x72, +0x0B, 0x60, 0x04, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x00, 0x18, 0x98, 0xDC, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x6C, 0x55, 0xF2, 0xA4, 0x9A, 0xBA, 0x17, +0x04, 0x6C, 0x00, 0xF3, 0x00, 0x6D, 0x00, 0x18, +0x98, 0xDC, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, +0xA4, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0x98, 0xDC, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, 0xB5, 0xF2, +0xA8, 0x9B, 0x22, 0x10, 0x02, 0x72, 0x0B, 0x60, +0x04, 0x6C, 0x1E, 0xF0, 0x00, 0x6D, 0x00, 0x18, +0x98, 0xDC, 0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, +0x55, 0xF2, 0xA8, 0x9A, 0x97, 0x17, 0x04, 0x6C, +0x06, 0xF0, 0x00, 0x6D, 0x00, 0x18, 0x98, 0xDC, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, 0xA8, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0x98, 0xDC, 0x30, 0xF0, +0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, 0x4E, 0xF2, +0x54, 0x9A, 0xF5, 0xF1, 0xB0, 0x9B, 0x02, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, +0x6C, 0x9A, 0xFF, 0x6C, 0x07, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0x65, 0x10, 0x05, 0x5C, +0x5D, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, +0x94, 0xF5, 0x00, 0x4A, 0x89, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF2, +0xB8, 0x9A, 0x01, 0x6C, 0x00, 0x18, 0xC9, 0xDC, +0x00, 0x6C, 0x08, 0x6D, 0x00, 0x18, 0xC9, 0xDC, +0x01, 0x6C, 0x0C, 0x6D, 0x45, 0x10, 0x04, 0x6C, +0x0F, 0x6D, 0x00, 0x18, 0xC9, 0xDC, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF2, 0xBC, 0x9A, 0x04, 0x6C, +0x00, 0x18, 0xC9, 0xDC, 0x10, 0xF0, 0x24, 0x6A, +0x02, 0x6C, 0xB5, 0xF2, 0xA0, 0x9A, 0x34, 0x10, +0x04, 0x6C, 0xF0, 0x6D, 0x00, 0x18, 0xC9, 0xDC, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, 0xA0, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0xC9, 0xDC, 0x10, 0xF0, +0x24, 0x6A, 0x02, 0x6C, 0xB5, 0xF2, 0xA4, 0x9A, +0x23, 0x10, 0x04, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x00, 0x18, 0xC9, 0xDC, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF2, 0xA4, 0x9A, 0x04, 0x6C, 0x00, 0x18, +0xC9, 0xDC, 0x10, 0xF0, 0x24, 0x6A, 0x02, 0x6C, +0xB5, 0xF2, 0xA8, 0x9A, 0x11, 0x10, 0x04, 0x6C, +0x1E, 0xF0, 0x00, 0x6D, 0x00, 0x18, 0xC9, 0xDC, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, 0xA8, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0xC9, 0xDC, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF1, 0xB0, 0x9A, 0x02, 0x6C, +0x00, 0x18, 0x19, 0xDD, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF2, 0x6C, 0x9A, 0xF8, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x54, 0xA0, +0x7F, 0x6E, 0xFF, 0x69, 0x4C, 0xEE, 0x2C, 0xEC, +0x01, 0x6D, 0x2C, 0xEE, 0x04, 0xD4, 0x00, 0x18, +0x73, 0xCE, 0x88, 0xF3, 0x6A, 0xA8, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF2, 0x44, 0x9A, 0x2C, 0xEB, +0x60, 0xC2, 0xC8, 0xF3, 0x99, 0xA0, 0x80, 0x6A, +0x4B, 0xEA, 0x1F, 0x6B, 0x8C, 0xEA, 0x8C, 0xEB, +0x2C, 0xEA, 0x2C, 0xEB, 0x11, 0x22, 0x6F, 0x32, +0x2C, 0xEA, 0x82, 0x42, 0x01, 0x4A, 0xC8, 0xF3, +0x5D, 0xC0, 0x07, 0x6A, 0x6C, 0xEA, 0x68, 0xF3, +0x77, 0xA0, 0xC8, 0xF3, 0x9C, 0xC0, 0x76, 0x33, +0x6C, 0x33, 0x6D, 0xEA, 0x2C, 0xEA, 0x06, 0x10, +0x04, 0x6B, 0xC8, 0xF3, 0x7C, 0xC0, 0x03, 0x6B, +0xC8, 0xF3, 0x7D, 0xC0, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF2, 0x6C, 0x9B, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x58, 0x9A, 0x2F, 0xF7, 0x94, 0xA3, 0x40, 0xEA, +0x01, 0x72, 0x19, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x21, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x68, 0xF3, 0x5C, 0xA2, 0x04, 0x6B, +0x6C, 0xEA, 0x13, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x96, 0x83, 0x67, +0x01, 0x6D, 0x40, 0xEA, 0x0A, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x99, 0xA2, 0x20, 0x6B, 0x8D, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x25, 0x67, 0x04, 0xD4, 0x4C, 0xE9, 0x4A, 0x2C, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x74, 0xA0, 0x7F, 0x6E, 0x91, 0x67, +0x6C, 0xEE, 0x4C, 0xEE, 0x00, 0x6D, 0x00, 0x18, +0x73, 0xCE, 0x7D, 0x67, 0x87, 0x43, 0x09, 0x4C, +0x10, 0xF0, 0x24, 0x6A, 0x60, 0xA4, 0x35, 0xF2, +0x50, 0x9A, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0x54, 0x9A, 0x02, 0x6B, 0x60, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x6E, 0xF5, 0x58, 0x9A, 0x2F, 0xF7, 0x94, 0xA3, +0x40, 0xEA, 0x10, 0x2A, 0x00, 0x18, 0x4D, 0xE7, +0x91, 0x67, 0x00, 0x18, 0x40, 0xCC, 0x68, 0xF3, +0x7A, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x03, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, 0x68, 0xF3, +0x5A, 0xC0, 0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x0C, 0x6C, 0x01, 0x6D, +0xD1, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x05, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x08, 0x10, 0x04, 0x94, 0x01, 0x74, +0x05, 0x61, 0x91, 0x67, 0x00, 0x18, 0x0B, 0xCF, +0x80, 0x18, 0x3D, 0x0C, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x69, 0x2C, 0xED, 0x30, 0xF0, 0x20, 0x68, +0x0A, 0xD4, 0xC0, 0xF1, 0x08, 0x48, 0x85, 0x67, +0x04, 0xD5, 0x00, 0x18, 0xC0, 0xCB, 0x68, 0xF3, +0x94, 0xA0, 0x7F, 0x6A, 0x04, 0x95, 0x4C, 0xEC, +0x2C, 0xEC, 0x00, 0x18, 0x45, 0xCF, 0x68, 0xF3, +0x54, 0xA0, 0x7F, 0x6B, 0x6C, 0xEA, 0x2C, 0xEA, +0x18, 0x22, 0x0A, 0x93, 0x0F, 0x6C, 0x41, 0xA3, +0xA2, 0xA3, 0x4C, 0xEC, 0x2C, 0xEC, 0x00, 0x18, +0xA5, 0xC9, 0x28, 0xF1, 0x54, 0xA0, 0x03, 0x72, +0x0C, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, +0x70, 0x9A, 0x40, 0xA3, 0x4C, 0xE9, 0x02, 0x6A, +0x2C, 0xEA, 0x03, 0x22, 0xFD, 0x6A, 0x2C, 0xEA, +0x40, 0xC3, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xEC, +0xAC, 0xEA, 0x0B, 0x2A, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF2, 0xB4, 0x9B, 0x10, 0xF0, 0x24, 0x6E, +0xB5, 0xF2, 0xD8, 0x9E, 0x60, 0x9D, 0xCC, 0xEB, +0x0C, 0x10, 0x01, 0x72, 0x0B, 0x61, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF2, 0xB4, 0x9B, 0x10, 0xF0, +0x24, 0x6E, 0xB5, 0xF2, 0xDC, 0x9E, 0x60, 0x9D, +0xCD, 0xEB, 0x60, 0xDD, 0x05, 0x5C, 0x60, 0xF1, +0x06, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, +0xB4, 0xF5, 0x00, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF2, 0x74, 0x9A, 0x0D, 0x11, 0x01, 0x72, +0x10, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, +0x74, 0x9A, 0xFF, 0x6C, 0x40, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, +0x40, 0xA3, 0x80, 0x4D, 0xC0, 0x4D, 0x8C, 0xEA, +0x14, 0x10, 0x02, 0x72, 0x07, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF2, 0x74, 0x9A, 0xBF, 0x6A, +0x80, 0xA3, 0xF4, 0x10, 0x03, 0x72, 0x20, 0xF1, +0x1A, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, +0x74, 0x9A, 0xFF, 0x6C, 0x40, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0xE7, 0x10, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, 0x60, 0x9A, +0xFD, 0x6A, 0x80, 0xA3, 0xDF, 0x10, 0x01, 0x72, +0x19, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, +0x94, 0x9A, 0xFF, 0x6A, 0x40, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF2, 0x80, 0x9B, +0x01, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x60, 0xA4, 0x02, 0x6D, +0x4C, 0xEB, 0xE1, 0x10, 0x02, 0x72, 0x0F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, 0x74, 0x9A, +0xBF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, 0x60, 0x9A, +0xFE, 0x6A, 0x80, 0xA3, 0xB3, 0x10, 0x03, 0x72, +0xE0, 0xF0, 0x19, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF2, 0x94, 0x9A, 0xFF, 0x6B, 0x40, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, +0x80, 0x9A, 0x01, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0x92, 0x10, 0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF2, 0x60, 0x9A, 0xF7, 0x6A, 0x80, 0xA3, +0x95, 0x10, 0x01, 0x72, 0x19, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF2, 0x94, 0x9A, 0xFF, 0x6A, +0x40, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF2, 0x80, 0x9B, 0x04, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x60, 0xA4, 0x08, 0x6D, 0x4C, 0xEB, 0x97, 0x10, +0x02, 0x72, 0x0F, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF2, 0x74, 0x9A, 0xBF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF2, 0x60, 0x9A, 0xFB, 0x6A, 0x80, 0xA3, +0x69, 0x10, 0x03, 0x72, 0xA0, 0xF0, 0x0F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, 0x94, 0x9A, +0xFF, 0x6B, 0x40, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF2, 0x80, 0x9A, 0x04, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0x48, 0x10, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, 0x60, 0x9A, +0xDF, 0x6A, 0x80, 0xA3, 0x4B, 0x10, 0x01, 0x72, +0x19, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, +0x94, 0x9A, 0xFF, 0x6A, 0x40, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF2, 0x80, 0x9B, +0x10, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x60, 0xA4, 0x20, 0x6D, +0x4C, 0xEB, 0x4D, 0x10, 0x02, 0x72, 0x0F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, 0x74, 0x9A, +0xBF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, 0x60, 0x9A, +0xEF, 0x6A, 0x80, 0xA3, 0x1F, 0x10, 0x03, 0x72, +0x66, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, +0x94, 0x9A, 0xFF, 0x6B, 0x40, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, 0x80, 0x9A, +0x10, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x20, 0xE8, 0x09, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, 0x60, 0x9A, +0x80, 0xA3, 0x7F, 0x6A, 0x8C, 0xEA, 0x40, 0xC3, +0x20, 0xE8, 0x01, 0x72, 0x1C, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF2, 0x94, 0x9A, 0xFF, 0x6A, +0x40, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF2, 0x80, 0x9B, 0x60, 0xA4, 0x4C, 0xEB, +0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, 0x60, 0xA4, +0x80, 0x4D, 0xC0, 0x4D, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x20, 0xE8, 0x02, 0x72, +0x10, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, +0x54, 0x9A, 0xBF, 0x6B, 0x80, 0xA2, 0x6C, 0xEC, +0x80, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, +0x40, 0x9A, 0x80, 0xA2, 0x8C, 0xEB, 0x60, 0xC2, +0x20, 0xE8, 0x03, 0x72, 0x14, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF2, 0x94, 0x9A, 0xFF, 0x6B, +0x40, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF2, 0x80, 0x9A, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x20, 0xE8, +0xFF, 0x63, 0x01, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF2, 0x64, 0x9B, 0xFF, 0x6A, 0x4C, 0xEC, +0x6D, 0xE5, 0x00, 0xA3, 0x3F, 0x6F, 0x01, 0x74, +0x0C, 0xEF, 0x4C, 0xEE, 0xE0, 0xC3, 0x10, 0x61, +0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF2, 0xE8, 0x9C, +0x10, 0x68, 0xFD, 0xE5, 0x80, 0xA7, 0x4C, 0xEC, +0x0D, 0xEC, 0x4C, 0xEC, 0x80, 0xC7, 0x80, 0xA3, +0x80, 0x6F, 0xEB, 0xEF, 0x4C, 0xEC, 0x0D, 0x10, +0x0F, 0x2C, 0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF2, +0xE8, 0x9C, 0xEF, 0x6C, 0xFD, 0xE5, 0x00, 0xA7, +0x0C, 0xEC, 0x80, 0xC7, 0x80, 0xA3, 0x40, 0x6F, +0x4C, 0xEC, 0xED, 0xEC, 0x4C, 0xEC, 0x80, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, 0x4C, 0x9A, +0x80, 0xF4, 0xC0, 0x36, 0x55, 0xE5, 0x40, 0x9D, +0x4D, 0xEE, 0xC0, 0xDD, 0x01, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, 0x50, 0x9A, +0xFF, 0x6B, 0x40, 0xA2, 0x6C, 0xEA, 0x52, 0x32, +0x6C, 0xEA, 0x11, 0x2A, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x5C, 0x9A, +0xA8, 0xF4, 0x86, 0xA3, 0x00, 0x6D, 0x18, 0x6E, +0xE5, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF2, 0x5C, 0x9A, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x64, 0x67, 0x4C, 0xEB, +0x85, 0x67, 0x02, 0x5B, 0x4C, 0xEC, 0x43, 0x60, +0x10, 0xF0, 0x24, 0x6D, 0xD5, 0xF2, 0xB4, 0x9D, +0xFF, 0xF7, 0x1F, 0x6E, 0x30, 0xF0, 0x20, 0x68, +0xE0, 0xAD, 0x10, 0xF0, 0x24, 0x6D, 0xD5, 0xF2, +0xB8, 0x9D, 0xCC, 0xEF, 0xC0, 0xF1, 0x08, 0x48, +0xA0, 0xAD, 0xAC, 0xEE, 0xD7, 0xE7, 0xC8, 0xF2, +0xDF, 0xA0, 0x4C, 0xED, 0xCE, 0xED, 0x2B, 0x2D, +0x68, 0xF3, 0x5C, 0xA0, 0x0E, 0x72, 0x0F, 0x61, +0x26, 0x2B, 0x68, 0xF3, 0x7A, 0xA0, 0x03, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, 0x5A, 0xC0, +0x00, 0x18, 0x93, 0xCF, 0x01, 0x6C, 0x0C, 0x6D, +0x00, 0x18, 0x73, 0xC9, 0x10, 0x10, 0x06, 0x72, +0x16, 0x61, 0x15, 0x23, 0x68, 0xF3, 0x7A, 0xA0, +0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x01, 0x6D, +0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, 0x93, 0xCF, +0x04, 0x6A, 0x68, 0xF3, 0x5C, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF3, 0x50, 0x9A, +0xFF, 0x6B, 0x80, 0xA2, 0x00, 0xF6, 0x80, 0x34, +0x00, 0xF6, 0x83, 0x34, 0x00, 0x54, 0x24, 0x60, +0xA0, 0xA2, 0x7F, 0x6C, 0xAC, 0xEC, 0x80, 0xC2, +0x80, 0xA2, 0x40, 0x6D, 0x6C, 0xEC, 0xAD, 0xEC, +0x6C, 0xEC, 0x80, 0xC2, 0x80, 0xA2, 0x10, 0xF0, +0x24, 0x6C, 0xF5, 0xF1, 0x9C, 0x9C, 0x3F, 0x6D, +0x80, 0xA4, 0x10, 0xF0, 0x24, 0x6C, 0x15, 0xF2, +0x80, 0x9C, 0x80, 0xA4, 0x10, 0xF0, 0x24, 0x6C, +0x55, 0xF3, 0x94, 0x9C, 0x80, 0xA4, 0x80, 0xA2, +0x6C, 0xEC, 0xAD, 0xEC, 0x6C, 0xEC, 0x80, 0xC2, +0x80, 0xA2, 0xBF, 0x6B, 0x8C, 0xEB, 0x60, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0x55, 0xF3, 0x78, 0x9B, 0xFF, 0x6A, 0x4C, 0xEC, +0xC0, 0xA3, 0x4C, 0xED, 0x0C, 0x26, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x55, 0xF3, 0x9C, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x20, 0xE8, 0x80, 0xC3, +0x0B, 0x25, 0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF3, +0x80, 0x9B, 0x80, 0x6D, 0xAB, 0xED, 0x60, 0xA4, +0x4C, 0xEB, 0xAE, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x20, 0xE8, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0xF7, 0x1F, 0x6A, +0x0E, 0x90, 0x24, 0x67, 0x4C, 0xE9, 0x03, 0x6B, +0x4C, 0xEF, 0x2C, 0xEB, 0x00, 0x6A, 0x0B, 0xD5, +0x0C, 0xD6, 0x04, 0xD7, 0x40, 0xC8, 0x00, 0x6A, +0x0A, 0x23, 0x28, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x40, 0xA8, 0x01, 0x4A, 0x40, 0xC8, 0x1F, 0xF7, +0x00, 0x6A, 0x2C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF1, 0x5C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x40, 0x9A, 0x49, 0xE1, +0x0B, 0x93, 0x40, 0x9A, 0x6C, 0xEA, 0x0C, 0x93, +0x6E, 0xEA, 0x04, 0x22, 0x40, 0xA8, 0x04, 0x93, +0x63, 0xEA, 0xDC, 0x61, 0x40, 0xA8, 0x04, 0x93, +0x63, 0xEA, 0x58, 0x67, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF3, 0x64, 0x9B, +0xFF, 0x6A, 0xCC, 0xEA, 0x6D, 0xEA, 0xE0, 0xF1, +0x1F, 0x6B, 0xAC, 0xEB, 0x10, 0xF0, 0x24, 0x6C, +0x75, 0xF3, 0x88, 0x9C, 0x60, 0x33, 0x60, 0x33, +0x6D, 0xEA, 0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF1, 0x4C, 0x9A, 0x6D, 0xEA, 0x40, 0xDC, +0x20, 0xE8, 0x00, 0x65, 0xE0, 0xF1, 0x1F, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF1, 0x6C, 0x9B, +0xAC, 0xEA, 0x40, 0x32, 0x40, 0x32, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF3, 0x68, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF3, +0x4C, 0x9A, 0xFF, 0x6B, 0x40, 0xA2, 0x6C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x01, 0x68, 0x04, 0xEC, +0x04, 0xF7, 0x10, 0x69, 0x13, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x01, 0x6C, +0xFF, 0x49, 0x40, 0xEA, 0x0B, 0x29, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, 0x08, 0xF0, +0x00, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF3, 0x50, 0x9A, 0x60, 0xAA, 0xFF, 0xF7, +0x1F, 0x6A, 0x6C, 0xEA, 0x0C, 0xEA, 0xE3, 0x2A, +0x01, 0x6A, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x0E, 0x92, 0x04, 0x67, +0x0F, 0x91, 0x04, 0xD2, 0x04, 0x93, 0xFF, 0x6A, +0x4C, 0xE8, 0x4C, 0xEB, 0x90, 0x67, 0x0B, 0xD5, +0x0C, 0xD6, 0x0D, 0xD7, 0x04, 0xD3, 0x4C, 0xE9, +0x00, 0x18, 0x13, 0xD1, 0x80, 0xF0, 0x07, 0x22, +0x06, 0x58, 0x80, 0xF0, 0x04, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x08, 0x30, 0xB4, 0xF5, 0x14, 0x4A, +0x09, 0xE2, 0x40, 0x9A, 0x00, 0xEA, 0x02, 0xF2, +0x10, 0x6A, 0x0E, 0x10, 0x02, 0xF2, 0x00, 0x6A, +0x0B, 0x10, 0x22, 0xF2, 0x00, 0x6A, 0x08, 0x10, +0x22, 0xF2, 0x10, 0x6A, 0x05, 0x10, 0x42, 0xF2, +0x00, 0x6A, 0x02, 0x10, 0x42, 0xF2, 0x10, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0x0D, 0x94, 0x35, 0xF3, +0x78, 0x9B, 0x8C, 0xEB, 0x10, 0xF0, 0x24, 0x6C, +0x75, 0xF3, 0x94, 0x9C, 0x8D, 0xEB, 0x06, 0x21, +0x10, 0xF0, 0x24, 0x6C, 0x75, 0xF3, 0x98, 0x9C, +0x6D, 0xEC, 0x05, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0x75, 0xF3, 0x9C, 0x9C, 0x6C, 0xEC, 0x04, 0x96, +0x06, 0x26, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF1, +0x6C, 0x9B, 0x8D, 0xEB, 0x05, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF3, 0x60, 0x9B, 0x8C, 0xEB, +0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, 0x02, 0xF0, +0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, +0x24, 0x6C, 0xB5, 0xF1, 0xBC, 0x9C, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF1, 0xA0, 0x9C, +0x10, 0xF0, 0x24, 0x6C, 0x0B, 0x96, 0x95, 0xF3, +0x84, 0x9C, 0xB5, 0xE2, 0xCC, 0xEC, 0x80, 0xDD, +0x84, 0x42, 0x1F, 0xF7, 0x00, 0x6D, 0xAC, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, +0x10, 0xF0, 0x24, 0x6C, 0x95, 0xF3, 0xA8, 0x9C, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0x95, 0xF3, +0xAC, 0x9C, 0x10, 0xF0, 0x24, 0x6C, 0x0C, 0x96, +0x95, 0xF3, 0x84, 0x9C, 0xB5, 0xE2, 0xCC, 0xEC, +0x80, 0xDD, 0x87, 0x42, 0x01, 0x4C, 0x1F, 0xF7, +0x00, 0x6D, 0xAC, 0xEC, 0x02, 0xF0, 0x00, 0x74, +0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, +0x95, 0xF3, 0x90, 0x9C, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6C, 0x95, 0xF3, 0x94, 0x9C, 0x89, 0xE2, +0x60, 0xDA, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x04, 0xF7, 0x10, 0x68, 0x13, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x05, 0x6C, 0xFF, 0x48, 0x40, 0xEA, 0x0B, 0x28, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, +0x08, 0xF0, 0x00, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x00, 0x6A, 0x09, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x75, 0xF3, 0x50, 0x9A, 0x60, 0xAA, +0x3F, 0x6A, 0x6C, 0xEA, 0xE5, 0x2A, 0x01, 0x6A, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF3, 0x50, 0x9A, +0x40, 0xAA, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF3, 0x50, 0x9A, 0x40, 0xAA, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x6A, 0x10, 0xF0, +0x24, 0x6C, 0x95, 0xF1, 0x8C, 0x9C, 0x10, 0xF0, +0x23, 0x6B, 0x48, 0xF6, 0x11, 0x4B, 0x0A, 0x72, +0x60, 0xDC, 0x0C, 0x61, 0x30, 0xF0, 0x21, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF7, 0x54, 0x9A, +0xB0, 0xF4, 0x8C, 0x9B, 0x01, 0x6D, 0xAB, 0xED, +0x40, 0xEA, 0x00, 0x6A, 0x10, 0xF0, 0x24, 0x6C, +0xFF, 0x6B, 0x01, 0x4A, 0x95, 0xF1, 0x8C, 0x9C, +0x6C, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0x48, 0xF6, +0x12, 0x4B, 0x60, 0xDC, 0xDC, 0x17, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x00, 0x6A, 0x04, 0xD2, 0x04, 0x92, 0x01, 0x72, +0x58, 0x67, 0x04, 0xD2, 0x10, 0xF0, 0x23, 0x6A, +0x78, 0x67, 0xA8, 0xF6, 0x01, 0x4A, 0x69, 0xE2, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, +0x40, 0xDB, 0x00, 0x1C, 0x96, 0x45, 0x00, 0x18, +0xAE, 0xD0, 0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, +0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, 0x02, 0x6B, +0x8C, 0xEB, 0x09, 0x23, 0x03, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x18, +0x36, 0xDA, 0x00, 0x18, 0x98, 0xDA, 0x00, 0x1C, +0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x04, 0x6B, 0x8C, 0xEB, 0x09, 0x23, +0x05, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x00, 0x18, 0xD8, 0xD6, 0x00, 0x18, +0x1E, 0xD6, 0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, +0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x94, 0xA2, 0x7F, 0x6B, +0x8C, 0xEB, 0x0D, 0x23, 0x68, 0xF3, 0x98, 0xA2, +0x68, 0xF3, 0x7C, 0xA2, 0x8E, 0xEB, 0x07, 0x23, +0x68, 0xF3, 0x97, 0xA2, 0xFF, 0x6A, 0x96, 0x34, +0x4C, 0xEC, 0x00, 0x18, 0x1D, 0xCA, 0x30, 0xF0, +0x20, 0x6A, 0x40, 0xF2, 0x54, 0x9A, 0x02, 0x2A, +0x00, 0x18, 0xEC, 0xCB, 0x00, 0x1C, 0x95, 0x45, +0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, +0x10, 0x6B, 0x8C, 0xEB, 0x0C, 0x23, 0x11, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x5A, 0xA2, +0x02, 0x2A, 0x80, 0x18, 0xF5, 0x17, 0x00, 0x1C, +0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x04, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, +0x08, 0x23, 0x04, 0xF0, 0x01, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x18, +0x9D, 0xC4, 0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, +0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, 0x02, 0xF0, +0x00, 0x6B, 0x8C, 0xEB, 0x08, 0x23, 0x02, 0xF0, +0x01, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x00, 0x18, 0x8B, 0xE4, 0x00, 0x1C, +0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6B, 0x55, 0xF2, 0x60, 0x9B, 0x80, 0xF0, +0x8C, 0x9A, 0x8C, 0xEB, 0x20, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF3, 0x60, 0x9B, 0x8C, 0xEB, +0x68, 0xF3, 0x94, 0xA2, 0x80, 0xF0, 0x6C, 0xDA, +0x7F, 0x6B, 0x8C, 0xEB, 0x07, 0x2B, 0x68, 0xF3, +0x5C, 0xA2, 0x0C, 0x72, 0x03, 0x61, 0x00, 0x18, +0x54, 0xD8, 0x0D, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, 0x24, 0x6C, +0x80, 0xF0, 0x6C, 0x9A, 0x55, 0xF2, 0x80, 0x9C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x1C, +0x95, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xCC, 0xF1, +0x53, 0xA2, 0x0F, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF3, 0x44, 0x9A, 0x01, 0x6B, 0x80, 0xA2, +0x8C, 0xEB, 0x07, 0x23, 0x80, 0xA2, 0xFE, 0x6B, +0x8C, 0xEB, 0x60, 0xC2, 0x03, 0x6C, 0x00, 0x18, +0x6F, 0xDB, 0x30, 0xF0, 0x20, 0x69, 0x2F, 0xF5, +0x18, 0x49, 0x00, 0xF2, 0x03, 0xA1, 0x01, 0x6A, +0x4E, 0xE8, 0x05, 0x28, 0x0B, 0x6C, 0x00, 0x18, +0x6F, 0xDB, 0x00, 0xF2, 0x03, 0xC1, 0x30, 0xF0, +0x21, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0xB0, 0xF4, +0x8C, 0x9B, 0xEE, 0xF7, 0x58, 0x9A, 0x40, 0xEA, +0xFD, 0x16, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF3, 0x68, 0x9A, 0xDF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF3, 0xA8, 0x9B, +0xFF, 0x6A, 0x20, 0x6E, 0x60, 0xA5, 0x4C, 0xEC, +0x4C, 0xEB, 0xCD, 0xEB, 0x4C, 0xEB, 0x07, 0xF7, +0x01, 0x4A, 0x4D, 0xEC, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF3, 0x4C, 0x9A, 0x60, 0xC5, 0x80, 0xCA, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF3, 0x4C, 0x9A, 0x68, 0xF0, 0x04, 0x6B, +0x60, 0xCA, 0x20, 0xE8, 0x03, 0x6F, 0x8C, 0xEF, +0x64, 0x67, 0x46, 0x67, 0x04, 0x27, 0x07, 0x10, +0xA0, 0xDB, 0xFC, 0x4A, 0x04, 0x4B, 0x04, 0x5A, +0xFB, 0x60, 0x03, 0x6A, 0x4C, 0xEE, 0x04, 0x26, +0xA0, 0xC4, 0xFF, 0x4E, 0x01, 0x4C, 0xFB, 0x17, +0x00, 0x6A, 0x20, 0xE8, 0xFF, 0x6A, 0xAC, 0xEA, +0x03, 0x10, 0x40, 0xC4, 0xFF, 0x4E, 0x01, 0x4C, +0xFC, 0x2E, 0x00, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0x00, 0x6A, 0x07, 0x26, 0x5D, 0xE5, 0xE0, 0xA7, +0x4D, 0xE4, 0xFF, 0x4E, 0xE0, 0xC3, 0x01, 0x4A, +0xF8, 0x17, 0x00, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0x09, 0x10, 0x60, 0xA4, 0x40, 0xA5, 0xFF, 0x4E, +0x4A, 0xEB, 0x02, 0x60, 0x4B, 0xE3, 0x20, 0xE8, +0x01, 0x4C, 0x01, 0x4D, 0xF6, 0x2E, 0x00, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x06, 0x2C, 0x64, 0x6B, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x7C, 0xDA, +0x04, 0x10, 0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, +0x9C, 0xDA, 0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, +0x5C, 0x9A, 0x28, 0x72, 0x2D, 0x60, 0x29, 0x5A, +0x07, 0x60, 0x14, 0x72, 0x19, 0x60, 0x19, 0x72, +0x1F, 0x60, 0x0A, 0x72, 0x0D, 0x60, 0x20, 0xE8, +0x50, 0x72, 0x32, 0x60, 0x51, 0x5A, 0x03, 0x60, +0x32, 0x72, 0x26, 0x60, 0x20, 0xE8, 0x64, 0x72, +0x33, 0x60, 0xC8, 0x72, 0x39, 0x60, 0x20, 0xE8, +0x02, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x60, 0xDA, 0xE0, 0xF7, 0x1E, 0x4B, 0x39, 0x10, +0x03, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x60, 0xDA, 0xE1, 0xF3, 0x1D, 0x4B, 0x31, 0x10, +0x09, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x60, 0xDA, 0xE4, 0xF3, 0x17, 0x4B, 0x29, 0x10, +0x05, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x60, 0xDA, 0xE2, 0xF3, 0x1B, 0x4B, 0x21, 0x10, +0x11, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x60, 0xDA, 0xE8, 0xF3, 0x0F, 0x4B, 0x19, 0x10, +0x0A, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x60, 0xDA, 0xE4, 0xF7, 0x16, 0x4B, 0x11, 0x10, +0x22, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x60, 0xDA, 0x11, 0xF0, 0x00, 0x6B, 0x09, 0x10, +0x43, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x60, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF3, +0x70, 0x9A, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x64, 0xDA, 0x20, 0xE8, 0x30, 0xF0, 0x21, 0x6A, +0x70, 0xF3, 0x5C, 0x9A, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x63, 0x0C, 0x24, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF3, 0x44, 0x9A, 0x58, 0xEC, 0x12, 0xEC, +0x00, 0xD4, 0x00, 0x92, 0xFF, 0x4A, 0x00, 0xD2, +0x00, 0x92, 0xFB, 0x2A, 0x01, 0x63, 0x20, 0xE8, +0xFF, 0x63, 0x0D, 0x24, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF3, 0x40, 0x9A, 0x58, 0xEC, 0x12, 0xEC, +0x00, 0xD4, 0x00, 0x92, 0x04, 0x22, 0x00, 0x92, +0xFF, 0x4A, 0x00, 0xD2, 0xFA, 0x17, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x56, 0xD2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xED, 0x00, 0x18, 0x4B, 0xD2, +0x05, 0x97, 0x00, 0x6A, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6A, +0x04, 0x67, 0x4C, 0xEE, 0x00, 0x18, 0x50, 0xD2, +0x50, 0x67, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x05, 0xD2, 0x05, 0x93, 0xFF, 0x68, 0x8C, 0xE8, +0xD0, 0xF7, 0x45, 0x40, 0xC0, 0xF1, 0x08, 0x4B, +0x4C, 0x32, 0x69, 0xE2, 0x4A, 0xA2, 0x01, 0x6C, +0x30, 0xF0, 0x20, 0x69, 0x8C, 0xEA, 0x04, 0xD2, +0x0C, 0x32, 0x69, 0xE2, 0xA7, 0xF6, 0xD3, 0xA2, +0x2F, 0xF5, 0x18, 0x49, 0x29, 0xE0, 0x8C, 0xEE, +0xD0, 0x36, 0x07, 0xD6, 0x20, 0xF6, 0xC4, 0xA2, +0x03, 0x6A, 0x05, 0xD3, 0x4C, 0xEE, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x70, 0x9A, 0xC0, 0x36, +0x10, 0xF0, 0x24, 0x6A, 0x06, 0xD6, 0xB5, 0xF3, +0xD4, 0x9A, 0x01, 0x6D, 0xE3, 0xF2, 0x1F, 0x4C, +0xAB, 0xED, 0x40, 0xEB, 0x06, 0x93, 0x07, 0x96, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x50, 0x9C, +0x6D, 0xEE, 0x04, 0x93, 0xE3, 0xF3, 0x10, 0x6C, +0xFF, 0xF7, 0x1F, 0x6D, 0x6D, 0xEE, 0x40, 0xEA, +0x05, 0x94, 0x00, 0xF3, 0x48, 0x40, 0x10, 0x30, +0x01, 0xE4, 0x08, 0xF1, 0xD0, 0x98, 0x44, 0x32, +0x29, 0xE2, 0x63, 0xAA, 0x30, 0xF0, 0x20, 0x6C, +0x04, 0xD2, 0xC0, 0x36, 0xCE, 0xF4, 0x50, 0x9C, +0xC0, 0x36, 0x01, 0x6D, 0x6D, 0xEE, 0xE3, 0xF3, +0x08, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x04, 0x93, +0x43, 0xAB, 0x01, 0x72, 0x04, 0x61, 0x01, 0x6C, +0x20, 0xF6, 0x87, 0xC1, 0x03, 0x10, 0x00, 0x6A, +0x20, 0xF6, 0x47, 0xC1, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x04, 0xD2, 0x00, 0x69, +0x30, 0xF0, 0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF3, 0xD4, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0x23, 0xF3, 0x0C, 0x6C, 0xAB, 0xED, 0x07, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF1, +0x0C, 0x4B, 0xC0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x23, 0xF3, 0x18, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF1, +0x0C, 0x4B, 0xC0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x23, 0xF3, 0x1C, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0xC3, 0xF3, 0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x6E, +0x40, 0xEA, 0xFF, 0x6A, 0x2C, 0xEA, 0x08, 0x2A, +0xCE, 0xF4, 0x50, 0x98, 0x03, 0xF3, 0x0C, 0x6C, +0x06, 0xF0, 0x00, 0x6D, 0x03, 0x6E, 0x07, 0x10, +0xCE, 0xF4, 0x50, 0x98, 0x03, 0xF3, 0x0C, 0x6C, +0x06, 0xF0, 0x00, 0x6D, 0x01, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xD5, 0xF3, 0xA0, 0x9B, 0xCE, 0xF4, 0x50, 0x9A, +0xC3, 0xF3, 0x14, 0x6C, 0x10, 0x6E, 0x40, 0xEA, +0x04, 0x95, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF3, +0x44, 0x9A, 0xAC, 0x34, 0x91, 0xE1, 0x30, 0xF0, +0x20, 0x6B, 0x90, 0x35, 0xC0, 0xF1, 0x08, 0x4B, +0x90, 0x34, 0xB5, 0xE3, 0x8D, 0xE3, 0x46, 0xE9, +0xE7, 0xF6, 0x0C, 0x4D, 0xE7, 0xF7, 0x0C, 0x4B, +0x08, 0xD5, 0x07, 0xD3, 0xA3, 0x42, 0x61, 0x42, +0x23, 0x4A, 0x05, 0xD5, 0x06, 0xD3, 0x09, 0xD2, +0x08, 0x94, 0x05, 0x93, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xAC, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0xC0, 0x36, 0xC4, 0x36, 0xD9, 0xE3, 0xC3, 0xF3, +0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x07, 0x94, +0x06, 0x93, 0xCE, 0xF4, 0x50, 0x98, 0xC0, 0xAC, +0x01, 0x6D, 0xC3, 0xF3, 0x18, 0x6C, 0xC0, 0x36, +0xC4, 0x36, 0xAB, 0xED, 0xD9, 0xE3, 0x40, 0xEA, +0x08, 0x94, 0x05, 0x95, 0x07, 0x92, 0x02, 0x4C, +0x06, 0x93, 0x08, 0xD4, 0x09, 0x94, 0x04, 0x4D, +0x02, 0x4A, 0x04, 0x4B, 0x8A, 0xED, 0x05, 0xD5, +0x07, 0xD2, 0x06, 0xD3, 0xD5, 0x61, 0xFF, 0x6A, +0x2C, 0xEA, 0x10, 0x2A, 0x04, 0x93, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC0, 0xF7, +0x15, 0x4B, 0x6C, 0x33, 0x49, 0xE3, 0xCA, 0xA2, +0x81, 0xF4, 0x14, 0x6C, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x0F, 0x10, 0x04, 0x95, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xAC, 0x33, +0x49, 0xE3, 0xA7, 0xF6, 0xD3, 0xA2, 0xCE, 0xF4, +0x50, 0x98, 0x81, 0xF4, 0x14, 0x6C, 0x00, 0xF4, +0x00, 0x6D, 0xCF, 0xEE, 0x01, 0x49, 0x40, 0xEA, +0x02, 0x71, 0x3F, 0xF7, 0x1D, 0x61, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0xC3, 0xF3, 0x18, 0x6C, 0xAB, 0xED, 0x00, 0x6E, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0x03, 0xF3, +0x0C, 0x6C, 0x06, 0xF0, 0x00, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, +0x07, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, 0x4C, 0xEC, +0x4C, 0xED, 0x35, 0xF2, 0x1C, 0x4B, 0x00, 0x6A, +0xC0, 0xF1, 0x08, 0x48, 0x30, 0xF0, 0x20, 0x69, +0x05, 0xD5, 0x28, 0xF1, 0x4D, 0xC0, 0xA0, 0x9B, +0xCE, 0xF4, 0x50, 0x99, 0x04, 0xD4, 0x00, 0x6E, +0xE3, 0xF3, 0x10, 0x6C, 0x40, 0xEA, 0x04, 0x92, +0x06, 0x22, 0x00, 0x6A, 0xE7, 0xF6, 0x44, 0xD8, +0xE7, 0xF6, 0x48, 0xD8, 0x51, 0x10, 0x28, 0xF1, +0x4C, 0xA0, 0x4E, 0x22, 0x87, 0xF6, 0x70, 0x98, +0xE7, 0xF6, 0x44, 0x98, 0x4E, 0xEB, 0x04, 0xD3, +0x1F, 0x2B, 0x05, 0x95, 0x00, 0x6C, 0x00, 0x18, +0xEC, 0xD2, 0x00, 0x6C, 0x00, 0x18, 0xB7, 0xD2, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF2, 0x1C, 0x4B, +0xCE, 0xF4, 0x50, 0x99, 0xA0, 0x9B, 0xE3, 0xF3, +0x10, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x21, 0x6A, 0x50, 0xF3, 0x5F, 0xA2, 0x05, 0x22, +0x5D, 0x67, 0x67, 0x42, 0x09, 0x4B, 0x40, 0xA3, +0x01, 0x10, 0x01, 0x6A, 0x28, 0xF1, 0x4D, 0xC0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x87, 0xF6, 0x30, 0x98, 0xE7, 0xF6, 0x48, 0x98, +0x4E, 0xE9, 0x1E, 0x29, 0x05, 0x95, 0x01, 0x6C, +0x00, 0x18, 0xEC, 0xD2, 0x01, 0x6C, 0x00, 0x18, +0xB7, 0xD2, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x35, 0xF2, +0xBC, 0x9B, 0xE3, 0xF3, 0x10, 0x6C, 0x01, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6A, 0x50, 0xF3, +0x5F, 0xA2, 0x04, 0x2A, 0x01, 0x6A, 0x28, 0xF1, +0x4D, 0xC0, 0x02, 0x10, 0x28, 0xF1, 0x2D, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, 0x55, 0xA2, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, 0x56, 0xA2, +0x05, 0x22, 0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, +0x5D, 0xD3, 0x04, 0x10, 0x00, 0x6C, 0x01, 0x6D, +0x00, 0x18, 0xEC, 0xD2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0x25, 0x67, 0x35, 0xF2, 0xBC, 0x9A, 0xFF, 0x68, +0x8C, 0xE8, 0xA1, 0xF4, 0x18, 0x6C, 0x00, 0x18, +0x34, 0xE1, 0x28, 0x22, 0x27, 0x20, 0x03, 0x21, +0x01, 0x71, 0x12, 0x60, 0x34, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x9A, 0x00, 0x6C, +0x01, 0x6D, 0xD0, 0x67, 0x00, 0x18, 0x7F, 0xE1, +0x0E, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, 0x00, 0x6C, +0x01, 0x6D, 0xD0, 0x67, 0x09, 0x6F, 0x10, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x9A, +0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x7F, 0xE1, 0x0E, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, +0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, 0x05, 0x6F, +0x6D, 0xEF, 0x0F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0x18, 0x9A, 0x00, 0x6C, 0x01, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0x7F, 0xE1, 0x02, 0x6F, +0xEB, 0xEF, 0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, +0x4C, 0xEF, 0x00, 0x18, 0x92, 0xE1, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xED, +0x01, 0x6B, 0x64, 0xED, 0xE6, 0x67, 0x00, 0xF6, +0x63, 0x36, 0x01, 0x56, 0x4C, 0xEC, 0x4C, 0xEF, +0x03, 0x61, 0x4C, 0xEE, 0x03, 0x6B, 0x10, 0x10, +0x63, 0x35, 0xA3, 0x36, 0x01, 0x56, 0x03, 0x61, +0x4C, 0xEE, 0x02, 0x6B, 0x09, 0x10, 0x01, 0x55, +0x04, 0x61, 0xC5, 0x67, 0x4C, 0xEE, 0x01, 0x6B, +0x03, 0x10, 0xC3, 0x67, 0x4C, 0xEE, 0x00, 0x6B, +0x2A, 0x27, 0x01, 0x74, 0x0E, 0x60, 0x05, 0x24, +0x02, 0x74, 0x13, 0x60, 0x03, 0x74, 0x1A, 0x60, +0x50, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF2, +0x44, 0x9A, 0x83, 0x67, 0xA6, 0x67, 0x03, 0x6F, +0x47, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF2, +0x44, 0x9A, 0x84, 0x43, 0xA6, 0x67, 0x04, 0x6F, +0x3F, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x87, 0x43, +0xCE, 0xF2, 0x44, 0x9A, 0x01, 0x4C, 0xA6, 0x67, +0x05, 0x6F, 0x36, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x87, 0x43, 0xCE, 0xF2, 0x44, 0x9A, 0x05, 0x4C, +0xA6, 0x67, 0x06, 0x6F, 0x2D, 0x10, 0x01, 0x74, +0x0F, 0x60, 0x05, 0x24, 0x02, 0x74, 0x15, 0x60, +0x03, 0x74, 0x1D, 0x60, 0x26, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xA6, 0x67, 0xCE, 0xF2, 0x44, 0x9A, +0x83, 0x67, 0x00, 0x6E, 0x07, 0x6F, 0x1C, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xA6, 0x67, 0xCE, 0xF2, +0x44, 0x9A, 0x84, 0x43, 0x00, 0x6E, 0x08, 0x6F, +0x13, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x87, 0x43, +0xA6, 0x67, 0xCE, 0xF2, 0x44, 0x9A, 0x01, 0x4C, +0x00, 0x6E, 0x09, 0x6F, 0x09, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF2, 0x44, 0x9A, 0x87, 0x43, +0xA6, 0x67, 0x05, 0x4C, 0x00, 0x6E, 0x0A, 0x6F, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x40, 0xA4, 0x1F, 0x68, 0x01, 0x6E, 0x56, 0x31, +0x4C, 0xE8, 0x91, 0x67, 0xB0, 0x67, 0x00, 0x18, +0xCE, 0xD3, 0x42, 0xF2, 0x8C, 0x41, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x88, 0x34, +0x91, 0xE3, 0xA2, 0x9C, 0x01, 0x6A, 0x44, 0xE8, +0xAD, 0xEA, 0x42, 0xDC, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF5, 0x40, 0x9A, 0x34, 0x31, 0x01, 0xE1, +0x40, 0x9A, 0x42, 0xF2, 0x10, 0x48, 0x08, 0x30, +0x0D, 0xE3, 0x42, 0xDB, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x40, 0xA4, 0x01, 0x6B, 0x1F, 0x68, 0x6C, 0xEA, +0x04, 0xD2, 0x41, 0xA4, 0x04, 0x96, 0x56, 0x31, +0x4C, 0xE8, 0x91, 0x67, 0xB0, 0x67, 0x00, 0x18, +0xCE, 0xD3, 0x04, 0x94, 0x21, 0x24, 0x30, 0xF0, +0x20, 0x6A, 0x42, 0xF2, 0x8C, 0x41, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0x34, 0x91, 0xE2, 0xA2, 0x9C, +0x01, 0x6B, 0x64, 0xE8, 0xAD, 0xEB, 0x62, 0xDC, +0x29, 0xF1, 0x84, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0xFF, 0x6C, 0x8C, 0xEB, 0x29, 0x2B, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF5, 0x60, 0x9B, 0x34, 0x31, +0x01, 0xE1, 0x60, 0x9B, 0x42, 0xF2, 0x10, 0x48, +0x08, 0x30, 0x09, 0xE2, 0x62, 0xDA, 0x1C, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0x42, 0xF2, 0x8C, 0x41, +0xC0, 0xF1, 0x08, 0x4B, 0x88, 0x34, 0x91, 0xE3, +0xA2, 0x9C, 0x01, 0x6A, 0x44, 0xE8, 0x4F, 0xEA, +0xAC, 0xEA, 0x42, 0xDC, 0x29, 0xF1, 0x84, 0xA3, +0x02, 0x6A, 0x8C, 0xEA, 0xFF, 0x6C, 0x8C, 0xEA, +0x07, 0x2A, 0x28, 0x31, 0x01, 0xE1, 0x42, 0xF2, +0x10, 0x48, 0x08, 0x30, 0x0D, 0xE3, 0x42, 0xDB, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xD9, 0x63, 0x4D, 0x62, +0x4C, 0xD1, 0x4B, 0xD0, 0x00, 0x6D, 0x04, 0x04, +0x80, 0x6E, 0x00, 0x18, 0x4B, 0xD2, 0x01, 0x6A, +0x4B, 0xEA, 0x7D, 0x67, 0x24, 0x04, 0x50, 0xC3, +0x00, 0x6D, 0x80, 0x6E, 0x00, 0x18, 0x4B, 0xD2, +0x30, 0xF0, 0x20, 0x68, 0x00, 0x6C, 0x09, 0xF3, +0x00, 0x48, 0x48, 0xD4, 0x47, 0xD4, 0x24, 0x67, +0x40, 0x98, 0x56, 0x22, 0x47, 0x92, 0x00, 0x6C, +0x45, 0xD4, 0x5C, 0x33, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xE2, 0x48, 0x93, +0x49, 0xF1, 0x08, 0x4A, 0x44, 0xD2, 0x49, 0xD2, +0x46, 0xD3, 0x45, 0x95, 0x60, 0x98, 0x01, 0x6A, +0x44, 0xED, 0x6C, 0xEA, 0x31, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF5, 0x40, 0x9A, 0x49, 0x94, +0x60, 0x9A, 0x40, 0x9C, 0x30, 0xF0, 0x20, 0x6C, +0xE9, 0xF2, 0xAC, 0xA4, 0x10, 0xF0, 0x24, 0x6C, +0xB5, 0xF5, 0x84, 0x9C, 0xBA, 0x35, 0x4F, 0xE3, +0x98, 0xED, 0x12, 0xEC, 0x63, 0xEC, 0x10, 0x60, +0x47, 0x94, 0x45, 0x95, 0x00, 0x6E, 0x00, 0x18, +0xCE, 0xD3, 0x45, 0x92, 0x01, 0x6B, 0x64, 0xEA, +0x40, 0x98, 0x6F, 0xEB, 0x6C, 0xEA, 0x44, 0x93, +0x40, 0xD8, 0x00, 0x6A, 0x40, 0xDB, 0x0C, 0x10, +0x9D, 0x67, 0x10, 0xF1, 0xA8, 0x44, 0x04, 0x03, +0x80, 0xA5, 0x2D, 0xE3, 0x80, 0xF0, 0x40, 0xC3, +0x01, 0x49, 0xFF, 0x6A, 0x80, 0xC3, 0x4C, 0xE9, +0x44, 0x92, 0x45, 0x95, 0x46, 0x93, 0x49, 0x94, +0x04, 0x4A, 0x01, 0x4D, 0x44, 0xD2, 0x01, 0x4B, +0xFF, 0x6A, 0x4C, 0xEB, 0x04, 0x4C, 0x20, 0x75, +0x45, 0xD5, 0x46, 0xD3, 0x49, 0xD4, 0xB9, 0x61, +0x48, 0x92, 0x47, 0x95, 0x04, 0x48, 0x20, 0x4A, +0x48, 0xD2, 0x48, 0x93, 0x01, 0x4D, 0xFF, 0x6A, +0x4C, 0xEB, 0x04, 0x75, 0x47, 0xD5, 0x48, 0xD3, +0x9B, 0x61, 0x9D, 0x67, 0x80, 0xF0, 0x90, 0xA4, +0x47, 0xD4, 0x15, 0x11, 0xBD, 0x67, 0x4D, 0xE5, +0x90, 0xA3, 0xFF, 0x74, 0xA0, 0xF0, 0x0D, 0x60, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF5, 0xA8, 0x9B, +0x10, 0xF0, 0x24, 0x6E, 0x15, 0xF2, 0xDC, 0x9E, +0x60, 0x9D, 0xCC, 0xEB, 0x08, 0x2B, 0x60, 0x9D, +0x40, 0xF6, 0x62, 0x33, 0x6E, 0xEC, 0x03, 0x2C, +0x01, 0x48, 0xFF, 0x6B, 0x6C, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF5, 0x8C, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0x15, 0xF2, 0xBC, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x0B, 0x2B, 0xBD, 0x67, 0x60, 0x9C, +0x51, 0xE5, 0x90, 0xA4, 0x40, 0xF6, 0x62, 0x33, +0x8E, 0xEB, 0x03, 0x2B, 0x01, 0x48, 0xFF, 0x6B, +0x6C, 0xE8, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF5, +0x90, 0x9B, 0x10, 0xF0, 0x24, 0x6D, 0x15, 0xF2, +0xBC, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, 0x0B, 0x2B, +0xBD, 0x67, 0x60, 0x9C, 0x51, 0xE5, 0x90, 0xA4, +0x40, 0xF6, 0x62, 0x33, 0x8E, 0xEB, 0x03, 0x2B, +0x01, 0x48, 0xFF, 0x6B, 0x6C, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF5, 0x94, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0x15, 0xF2, 0xBC, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x0B, 0x2B, 0xBD, 0x67, 0x60, 0x9C, +0x51, 0xE5, 0x90, 0xA4, 0x40, 0xF6, 0x62, 0x33, +0x8E, 0xEB, 0x03, 0x2B, 0x01, 0x48, 0xFF, 0x6B, +0x6C, 0xE8, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF5, +0x98, 0x9B, 0x10, 0xF0, 0x24, 0x6D, 0x15, 0xF2, +0xBC, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, 0x0B, 0x2B, +0xBD, 0x67, 0x60, 0x9C, 0x51, 0xE5, 0x90, 0xA4, +0x40, 0xF6, 0x62, 0x33, 0x8E, 0xEB, 0x03, 0x2B, +0x01, 0x48, 0xFF, 0x6B, 0x6C, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF5, 0x9C, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0x15, 0xF2, 0xBC, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x0B, 0x2B, 0xBD, 0x67, 0x60, 0x9C, +0x51, 0xE5, 0x90, 0xA4, 0x40, 0xF6, 0x62, 0x33, +0x8E, 0xEB, 0x03, 0x2B, 0x01, 0x48, 0xFF, 0x6B, +0x6C, 0xE8, 0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF5, +0x80, 0x9B, 0x10, 0xF0, 0x24, 0x6D, 0x15, 0xF2, +0xBC, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, 0x0B, 0x2B, +0xBD, 0x67, 0x60, 0x9C, 0x51, 0xE5, 0x90, 0xA4, +0x40, 0xF6, 0x62, 0x33, 0x8E, 0xEB, 0x03, 0x2B, +0x01, 0x48, 0xFF, 0x6B, 0x6C, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0xD5, 0xF5, 0x84, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0x15, 0xF2, 0xBC, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x0B, 0x2B, 0xBD, 0x67, 0x60, 0x9C, +0x51, 0xE5, 0x90, 0xA4, 0x40, 0xF6, 0x62, 0x33, +0x8E, 0xEB, 0x03, 0x2B, 0x01, 0x48, 0xFF, 0x6B, +0x6C, 0xE8, 0x01, 0x4A, 0xFF, 0x6B, 0x6C, 0xEA, +0x23, 0xEA, 0x5F, 0xF7, 0x07, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xE9, 0xF2, 0x4C, 0xA2, 0x0F, 0x6B, +0x4A, 0x32, 0x6C, 0xEA, 0x02, 0xEA, 0x4A, 0x60, +0x5D, 0x67, 0x70, 0xA2, 0x00, 0x6A, 0x46, 0xD2, +0x80, 0xF0, 0x11, 0x06, 0x00, 0xF0, 0x11, 0x05, +0x47, 0x94, 0x01, 0x6A, 0x44, 0xD3, 0x45, 0xD0, +0x11, 0x10, 0xE0, 0xA6, 0x83, 0xEF, 0x09, 0x60, +0xEF, 0xE4, 0xFF, 0xF7, 0x1F, 0x68, 0x03, 0xEB, +0x04, 0x60, 0x60, 0xA5, 0x87, 0x67, 0x46, 0xD2, +0x44, 0xD3, 0x01, 0x4A, 0xFF, 0x6F, 0xEC, 0xEA, +0x01, 0x4E, 0x01, 0x4D, 0x23, 0xEA, 0xED, 0x61, +0x44, 0x93, 0x1F, 0x6D, 0x00, 0x6E, 0x76, 0x34, +0x6C, 0xED, 0x45, 0x90, 0x44, 0xD5, 0x45, 0xD4, +0x00, 0x18, 0xCE, 0xD3, 0x46, 0x94, 0x7D, 0x67, +0x44, 0x95, 0x89, 0xE3, 0x45, 0x94, 0x01, 0x6B, +0x6B, 0xEB, 0x70, 0xC2, 0x42, 0xF2, 0x0C, 0x4C, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0x34, 0x91, 0xE2, 0x01, 0x6B, 0x64, 0xED, +0xA2, 0x9C, 0x6F, 0xEB, 0xAC, 0xEB, 0x62, 0xDC, +0x45, 0x94, 0x44, 0x95, 0x94, 0x33, 0xAD, 0xE3, +0x42, 0xF2, 0x10, 0x4B, 0x68, 0x33, 0x69, 0xE2, +0x00, 0x6B, 0x62, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0xE9, 0xF2, 0x4C, 0xA2, 0x0F, 0x6B, 0x4A, 0x32, +0x6C, 0xEA, 0x02, 0xEA, 0x03, 0x60, 0x00, 0x68, +0x50, 0x67, 0x9E, 0x17, 0x4D, 0x97, 0x4C, 0x91, +0x4B, 0x90, 0x27, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x00, 0x6B, 0x29, 0xF1, +0x68, 0xDA, 0x29, 0xF1, 0x78, 0xDA, 0x29, 0xF1, +0x6C, 0xDA, 0x29, 0xF1, 0x7C, 0xDA, 0x29, 0xF1, +0x70, 0xDA, 0x49, 0xF1, 0x60, 0xDA, 0x29, 0xF1, +0x74, 0xDA, 0x49, 0xF1, 0x64, 0xDA, 0x43, 0x67, +0x52, 0xF2, 0x80, 0x42, 0x30, 0xF0, 0x20, 0x6B, +0x88, 0x34, 0xC0, 0xF1, 0x08, 0x4B, 0x8D, 0xE3, +0x00, 0x6C, 0x82, 0xDB, 0x01, 0x4A, 0xFF, 0x6B, +0x6C, 0xEA, 0x80, 0x72, 0xF1, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, +0x20, 0x6C, 0xE9, 0xF2, 0x0C, 0x4C, 0x00, 0x6D, +0x01, 0x6E, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x69, 0x30, 0xF0, 0x20, 0x6C, 0xE9, 0xF2, +0x0C, 0x4C, 0x01, 0x6E, 0xC0, 0xF1, 0x08, 0x49, +0x40, 0xEA, 0x29, 0xF1, 0x44, 0xA1, 0x03, 0x68, +0x4C, 0xE8, 0x01, 0x70, 0x14, 0x61, 0x30, 0xF0, +0x20, 0x68, 0x4E, 0xF2, 0x54, 0x98, 0x00, 0x6C, +0x20, 0x6D, 0x40, 0xEA, 0x29, 0xF1, 0xC4, 0xA1, +0xFF, 0x6A, 0xFF, 0x6C, 0xDA, 0x36, 0x4C, 0xEE, +0x69, 0x4C, 0x01, 0x6D, 0x00, 0x18, 0x40, 0xDC, +0x4E, 0xF2, 0x54, 0x98, 0x11, 0x10, 0x0A, 0x28, +0x00, 0x6C, 0x20, 0x6D, 0x00, 0x18, 0x19, 0xDD, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF5, 0x4C, 0x9A, +0x00, 0xC2, 0x0F, 0x10, 0x03, 0x70, 0x0B, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF5, 0xA8, 0x9B, +0x01, 0x6C, 0x40, 0xEA, 0x09, 0x10, 0x02, 0x70, +0x07, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF5, +0xA8, 0x9A, 0x01, 0x6C, 0x00, 0x18, 0x19, 0xDD, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x00, 0x68, 0x17, 0x10, 0xE0, 0xF3, +0x08, 0x70, 0x0A, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x78, 0x9A, 0x80, 0x6C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, 0x13, 0x10, +0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x48, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x50, 0x9A, 0x60, 0xA2, 0x01, 0x6A, +0x6C, 0xEA, 0xE1, 0x2A, 0x01, 0x6A, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF5, +0x70, 0x9B, 0xD5, 0xF5, 0x94, 0x9C, 0x6D, 0xE5, +0x91, 0xE5, 0x00, 0x6E, 0xC0, 0xDB, 0x04, 0x4B, +0x8A, 0xEB, 0xFB, 0x61, 0xE7, 0xF7, 0x1F, 0x6B, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF3, +0x54, 0x9A, 0x10, 0x6C, 0x4D, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF5, 0x50, 0x9A, 0x49, 0xE5, +0x60, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF5, +0x58, 0x9A, 0xFF, 0x6B, 0x55, 0xE5, 0x40, 0xA5, +0x6C, 0xEA, 0x8D, 0xEA, 0x6C, 0xEA, 0x40, 0xC5, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF4, 0x7D, 0xA2, 0x08, 0xD4, 0x30, 0xF0, +0x20, 0x69, 0x61, 0xC5, 0x01, 0x4B, 0x90, 0xF4, +0x7D, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF5, +0x90, 0x9B, 0x08, 0x93, 0x4E, 0xF2, 0x50, 0x99, +0x02, 0x6E, 0x91, 0xE3, 0x05, 0x67, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF5, 0x9C, 0x9B, +0x08, 0x93, 0xCE, 0xA0, 0x4E, 0xF2, 0x50, 0x99, +0xA2, 0x40, 0x91, 0xE3, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x24, 0x67, 0x00, 0x18, 0x63, 0xD5, 0x00, 0x6B, +0x36, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF3, +0x54, 0x9A, 0xFF, 0xF7, 0x1F, 0x6E, 0xFF, 0x6F, +0x00, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF3, +0x58, 0x9A, 0x10, 0x6C, 0x8B, 0xEC, 0x4C, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0xA1, 0x40, 0xF5, 0xF5, +0x40, 0x9A, 0x65, 0x67, 0xCC, 0xEB, 0x60, 0xCA, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF5, 0x44, 0x9A, +0x60, 0xA2, 0xFA, 0x65, 0xA2, 0x32, 0xEC, 0xEB, +0x8C, 0xEB, 0x42, 0x32, 0x6D, 0xEA, 0xEC, 0xEA, +0x7F, 0x67, 0x40, 0xC3, 0x87, 0xA9, 0x02, 0x4C, +0xCC, 0xEC, 0x00, 0x18, 0x78, 0xD5, 0x87, 0x40, +0x12, 0x4C, 0xB1, 0x67, 0x00, 0x18, 0x8F, 0xD5, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x50, 0x9A, +0x01, 0x6B, 0x60, 0xC2, 0x01, 0x6B, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x43, 0x67, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, 0xA4, 0x67, +0x04, 0x6C, 0x8D, 0xEB, 0x30, 0xF0, 0x20, 0x68, +0x80, 0xF0, 0x6C, 0xDA, 0x2F, 0xF5, 0x18, 0x48, +0xA0, 0xF0, 0x44, 0xA8, 0x01, 0xF1, 0x00, 0x72, +0x07, 0x60, 0xA0, 0xF0, 0x64, 0xA0, 0xA0, 0xF0, +0x45, 0xA0, 0xFF, 0x4B, 0x4E, 0xEB, 0x0A, 0x2B, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, +0x00, 0xF2, 0x00, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x12, 0x10, 0x50, 0x32, 0x11, 0xE2, +0x04, 0x4C, 0x10, 0x6E, 0x00, 0x18, 0x50, 0xD2, +0xA0, 0xF0, 0x45, 0xA0, 0x0A, 0x6B, 0x01, 0x4A, +0xA0, 0xF0, 0x45, 0xC0, 0xA0, 0xF0, 0x45, 0xA0, +0x6E, 0xEA, 0x02, 0x2A, 0xA0, 0xF0, 0x45, 0xC0, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x21, 0x6B, 0x90, 0xF4, 0x5C, 0xA3, 0xFF, 0x6F, +0xE0, 0xF0, 0xC7, 0xA5, 0x41, 0xC5, 0x43, 0xA5, +0x90, 0xF4, 0x7C, 0xA3, 0x03, 0x4A, 0xEC, 0xEA, +0x09, 0x10, 0xED, 0x42, 0xFF, 0x68, 0x0C, 0xEF, +0xFD, 0xE5, 0x64, 0xC7, 0xE6, 0xA7, 0x03, 0x4F, +0xE9, 0xE2, 0x0C, 0xEA, 0xEF, 0x46, 0xE2, 0xEA, +0xF4, 0x61, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF4, +0x7C, 0xA2, 0x01, 0x4B, 0x90, 0xF4, 0x7C, 0xC2, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF5, 0x70, 0x9B, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x71, 0xE4, 0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x24, 0x67, 0x00, 0x18, +0x63, 0xD5, 0x00, 0x6B, 0x2E, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF3, 0x54, 0x9A, 0x0F, 0x6C, +0xFF, 0xF7, 0x1F, 0x6B, 0x00, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF3, 0x58, 0x9A, 0x4C, 0xE8, +0xA1, 0x40, 0xA2, 0x32, 0x42, 0x32, 0x8C, 0xEA, +0x10, 0xF0, 0x24, 0x6C, 0xF5, 0xF5, 0x80, 0x9C, +0xC5, 0x67, 0x6C, 0xEE, 0xC0, 0xCC, 0x10, 0xF0, +0x24, 0x6C, 0xF5, 0xF5, 0x84, 0x9C, 0x40, 0xC4, +0xE0, 0xF0, 0x87, 0xA1, 0x6C, 0xEC, 0x00, 0x18, +0x78, 0xD5, 0x87, 0x40, 0x12, 0x4C, 0xB1, 0x67, +0x00, 0x18, 0xE6, 0xD5, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x50, 0x9A, 0x01, 0x6B, 0x60, 0xC2, +0x01, 0x6B, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x43, 0x67, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x6B, 0xF0, 0x19, 0x4A, 0x10, 0xF0, +0x30, 0x68, 0x40, 0xDB, 0x00, 0xF0, 0x00, 0x48, +0xC1, 0xF6, 0x62, 0xA0, 0xC1, 0xF6, 0x43, 0xA0, +0x6E, 0xEA, 0x39, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF3, 0x5C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x55, 0xF2, 0x84, 0x9C, 0x40, 0x9A, 0x8C, 0xEA, +0x2E, 0x2A, 0xE8, 0x6A, 0x58, 0xEB, 0x87, 0x40, +0x3B, 0x4C, 0x12, 0xEB, 0x71, 0xE4, 0x00, 0x18, +0xFF, 0xD5, 0x16, 0x22, 0xC1, 0xF6, 0x42, 0xA0, +0x10, 0x6B, 0x01, 0x4A, 0xC1, 0xF6, 0x42, 0xC0, +0xC1, 0xF6, 0x42, 0xA0, 0x6E, 0xEA, 0x02, 0x2A, +0xC1, 0xF6, 0x42, 0xC0, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF6, 0x82, 0xA2, +0xC1, 0xF6, 0x63, 0xA2, 0x8E, 0xEB, 0x0B, 0x23, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x04, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x04, 0x10, 0xC1, 0xF6, +0x84, 0xC2, 0xC1, 0xF6, 0x65, 0xC2, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF6, 0x62, 0xA2, 0xA4, 0x67, 0x04, 0x2B, +0xC1, 0xF6, 0x43, 0xA2, 0x0F, 0x72, 0x0B, 0x60, +0x10, 0xF0, 0x30, 0x68, 0x00, 0xF0, 0x00, 0x48, +0xC1, 0xF6, 0x42, 0xA0, 0xC1, 0xF6, 0x83, 0xA0, +0xFF, 0x4A, 0x8E, 0xEA, 0x09, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, 0xFF, 0x6A, +0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, 0xA7, 0x10, +0x23, 0xA5, 0xC1, 0xF6, 0x45, 0xA0, 0xFF, 0x6B, +0x04, 0x49, 0x6C, 0xE9, 0x1F, 0x2A, 0xE8, 0x6A, +0x58, 0xEC, 0x30, 0xF0, 0x20, 0x6A, 0x67, 0x40, +0x4E, 0xF2, 0x50, 0x9A, 0x3B, 0x4B, 0xD1, 0x67, +0x12, 0xEC, 0x91, 0xE3, 0x40, 0xEA, 0xC1, 0xF6, +0x43, 0xA0, 0xC1, 0xF6, 0x62, 0xA0, 0xC1, 0xF6, +0x25, 0xC0, 0x4E, 0xEB, 0x74, 0x2B, 0x01, 0x4A, +0xC1, 0xF6, 0x43, 0xC0, 0xC1, 0xF6, 0x43, 0xA0, +0x10, 0x6B, 0x6E, 0xEA, 0x6C, 0x2A, 0xC1, 0xF6, +0x43, 0xC0, 0x69, 0x10, 0x82, 0xA5, 0x37, 0x2C, +0x51, 0xE1, 0xE3, 0x54, 0x34, 0x60, 0xC1, 0xF6, +0x84, 0xA0, 0xE8, 0x6E, 0xD8, 0xEC, 0x12, 0xEC, +0x91, 0xE0, 0x40, 0xF0, 0xC4, 0xA4, 0x2B, 0x2E, +0x40, 0xF0, 0xC5, 0xA4, 0xFC, 0x4A, 0x6C, 0xEA, +0xFF, 0x4E, 0x40, 0xF0, 0xC5, 0xC4, 0xC1, 0xF6, +0x85, 0xA0, 0xE8, 0x6E, 0xFF, 0x4C, 0xC1, 0xF6, +0x85, 0xC0, 0xC1, 0xF6, 0x84, 0xA0, 0xD8, 0xEC, +0xD1, 0x67, 0x12, 0xEC, 0x91, 0xE0, 0x51, 0xE4, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x45, 0x4C, 0x40, 0xEA, 0xC1, 0xF6, 0x44, 0xA0, +0xE8, 0x6B, 0x78, 0xEA, 0x12, 0xEA, 0x49, 0xE0, +0x40, 0xF0, 0x65, 0xA2, 0x6D, 0xE1, 0x40, 0xF0, +0x65, 0xC2, 0xC1, 0xF6, 0x45, 0xA0, 0x45, 0xE1, +0xC1, 0xF6, 0x25, 0xC0, 0x30, 0x10, 0x10, 0xF0, +0x30, 0x68, 0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, +0x63, 0xA0, 0xE8, 0x6A, 0x87, 0x40, 0x58, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x3B, 0x4C, 0xD1, 0x67, 0x12, 0xEB, 0x71, 0xE4, +0x40, 0xEA, 0xC1, 0xF6, 0x43, 0xA0, 0x10, 0x6B, +0xC1, 0xF6, 0x25, 0xC0, 0x01, 0x4A, 0xC1, 0xF6, +0x43, 0xC0, 0xC1, 0xF6, 0x43, 0xA0, 0x6E, 0xEA, +0x02, 0x2A, 0xC1, 0xF6, 0x43, 0xC0, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF6, +0x64, 0xA2, 0x10, 0x6C, 0x01, 0x4B, 0xC1, 0xF6, +0x64, 0xC2, 0xC1, 0xF6, 0x64, 0xA2, 0x8E, 0xEB, +0x02, 0x2B, 0xC1, 0xF6, 0x64, 0xC2, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF6, +0x84, 0xA2, 0xE8, 0x6B, 0x78, 0xEC, 0x04, 0x6C, +0x12, 0xEB, 0x6D, 0xE2, 0xC1, 0xF6, 0x45, 0xA2, +0x20, 0xF1, 0x49, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0xF7, 0x1F, 0x68, 0x0C, 0xED, 0x08, 0xD4, +0xA0, 0xCC, 0x08, 0x92, 0xCC, 0xE8, 0x22, 0x67, +0x01, 0xCA, 0x04, 0x49, 0x0B, 0x27, 0x0A, 0x20, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xFF, 0x6E, 0x91, 0x67, 0xA7, 0x67, 0x0C, 0xEE, +0x40, 0xEA, 0x05, 0xE1, 0x08, 0x92, 0x07, 0x97, +0x05, 0x90, 0x47, 0xE1, 0xFF, 0xF7, 0x1F, 0x6A, +0x2C, 0xEA, 0x06, 0x91, 0x04, 0x63, 0x00, 0xEF, +0xDF, 0x63, 0x41, 0x62, 0x40, 0xD1, 0x3F, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0xFF, 0x68, 0xCC, 0xE8, 0x24, 0x67, 0x43, 0xD5, +0x04, 0x04, 0x00, 0x6D, 0xE8, 0x6E, 0x40, 0xEA, +0x01, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x50, 0xC3, +0x1B, 0x6A, 0x52, 0xC3, 0x44, 0x40, 0x53, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0x43, 0x95, 0x4E, 0xF2, +0x50, 0x9A, 0xD0, 0x67, 0x05, 0xD1, 0x06, 0x04, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x04, 0x04, 0x40, 0xEA, 0x41, 0x97, +0x40, 0x91, 0x3F, 0x90, 0x21, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x6B, 0xF3, 0x01, 0x4A, 0x30, 0xF0, +0x20, 0x68, 0x40, 0xDB, 0x2F, 0xF5, 0x18, 0x48, +0xA0, 0xF0, 0x84, 0xA0, 0xA0, 0xF0, 0x45, 0xA0, +0x8E, 0xEA, 0x3C, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF3, 0x5C, 0x9A, 0x10, 0xF0, 0x24, 0x6B, +0x55, 0xF2, 0x64, 0x9B, 0x40, 0x9A, 0x6C, 0xEA, +0x31, 0x2A, 0x90, 0x34, 0x44, 0x40, 0x91, 0xE2, +0x00, 0x18, 0xA4, 0xD5, 0x0B, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x22, 0x10, 0xA0, 0xF0, 0x44, 0xA0, +0x01, 0x4A, 0xA0, 0xF0, 0x44, 0xC0, 0xA0, 0xF0, +0x64, 0xA0, 0xA0, 0xF0, 0x45, 0xA0, 0x6E, 0xEA, +0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, 0x04, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0xA0, 0xF0, +0x64, 0xA2, 0x0A, 0x6C, 0x8E, 0xEB, 0x02, 0x2B, +0xA0, 0xF0, 0x64, 0xC2, 0x00, 0x18, 0x25, 0xD7, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF3, 0x6C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0xF5, 0xF1, 0x0C, 0x9C, 0x40, 0x9B, +0x00, 0xF4, 0x1D, 0x6C, 0x10, 0x6D, 0x0D, 0xEA, +0x40, 0xDB, 0x06, 0x02, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF4, 0x54, 0x9A, 0x00, 0x6E, +0x82, 0xF3, 0x08, 0x6F, 0x40, 0xEA, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF2, 0x98, 0x9B, +0x60, 0x9C, 0x0D, 0xEB, 0x60, 0xDC, 0x09, 0x97, +0x08, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC8, 0xF2, 0x7D, 0xC2, 0x61, 0xA4, +0xC8, 0xF2, 0x7E, 0xC2, 0x62, 0xA4, 0xC8, 0xF2, +0x7F, 0xC2, 0x63, 0xA4, 0xE8, 0xF2, 0x60, 0xC2, +0x64, 0xA4, 0xE8, 0xF2, 0x61, 0xC2, 0x65, 0xA4, +0xE8, 0xF2, 0x62, 0xC2, 0x66, 0xA4, 0xE8, 0xF2, +0x63, 0xC2, 0x20, 0xE8, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF5, 0x48, 0x9A, 0x60, 0xA2, 0x03, 0x6A, +0x6C, 0xEA, 0x10, 0x6B, 0x64, 0xEA, 0xFF, 0x6A, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF5, +0x4C, 0x9A, 0x04, 0xD3, 0x40, 0x9A, 0x05, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF5, 0x50, 0x9A, +0x00, 0x9A, 0x05, 0x92, 0x0A, 0xEA, 0x00, 0xF1, +0x05, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, 0x02, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x66, 0xA2, 0x04, 0x2B, 0xC1, 0xF7, 0x47, 0xA2, +0x07, 0x72, 0x0B, 0x60, 0x10, 0xF0, 0x30, 0x69, +0x00, 0xF0, 0x00, 0x49, 0xC1, 0xF7, 0x86, 0xA1, +0xC1, 0xF7, 0x47, 0xA1, 0x6F, 0x44, 0x4E, 0xEB, +0x0A, 0x2B, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x78, 0x9A, 0xFF, 0x6C, 0x01, 0x4C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0xDB, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF5, 0xB4, 0x9B, 0x7F, 0x6B, +0xB5, 0xE0, 0xC0, 0xA5, 0x6C, 0xEE, 0x80, 0xF0, +0x0C, 0x2E, 0x03, 0x2C, 0x04, 0x72, 0xC0, 0xF0, +0x0D, 0x60, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x67, 0xA2, 0xC1, 0xF7, +0x46, 0xA2, 0x8C, 0x42, 0x6E, 0xEC, 0xC0, 0xF0, +0x01, 0x24, 0x01, 0x72, 0x03, 0x61, 0x05, 0x73, +0xA0, 0xF0, 0x1C, 0x60, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, +0x02, 0x73, 0x05, 0x61, 0xC1, 0xF7, 0x47, 0xA2, +0x06, 0x72, 0xA0, 0xF0, 0x0F, 0x60, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x66, 0xA2, 0x03, 0x73, 0x05, 0x61, 0xC1, 0xF7, +0x47, 0xA2, 0x07, 0x72, 0xA0, 0xF0, 0x02, 0x60, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x66, 0xA2, 0x05, 0x2B, 0xC1, 0xF7, +0x47, 0xA2, 0x05, 0x72, 0x80, 0xF0, 0x16, 0x60, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x67, 0xA2, 0xC1, 0xF7, 0x46, 0xA2, +0x8D, 0x42, 0x6E, 0xEC, 0x80, 0xF0, 0x0A, 0x24, +0x01, 0x72, 0x03, 0x61, 0x06, 0x73, 0x80, 0xF0, +0x05, 0x60, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, 0x02, 0x73, +0x04, 0x61, 0xC1, 0xF7, 0x47, 0xA2, 0x07, 0x72, +0x79, 0x60, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, 0x04, 0x2B, +0xC1, 0xF7, 0x47, 0xA2, 0x06, 0x72, 0x6E, 0x60, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x67, 0xA2, 0xC1, 0xF7, 0x46, 0xA2, +0x8E, 0x42, 0x6E, 0xEC, 0x63, 0x24, 0x01, 0x72, +0x02, 0x61, 0x07, 0x73, 0x5F, 0x60, 0x10, 0xF0, +0x30, 0x69, 0x00, 0xF0, 0x00, 0x49, 0x10, 0xF0, +0x24, 0x6A, 0xC1, 0xF7, 0x87, 0xA1, 0xF5, 0xF5, +0x58, 0x9A, 0x10, 0xF0, 0x24, 0x6D, 0x76, 0x4C, +0xF5, 0xF5, 0xB4, 0x9D, 0x49, 0xE0, 0x94, 0x34, +0x60, 0xAA, 0x91, 0xE1, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x06, 0x4C, 0xB5, 0xE0, +0x13, 0x10, 0x80, 0xA5, 0x8C, 0xEB, 0x01, 0x73, +0x1F, 0x61, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF5, +0x78, 0x9B, 0x87, 0x42, 0x6F, 0x4C, 0x6D, 0xE0, +0x30, 0xF0, 0x20, 0x6A, 0x94, 0x34, 0x60, 0xAB, +0x4E, 0xF2, 0x50, 0x9A, 0x91, 0xE1, 0x06, 0x4C, +0xFF, 0x6E, 0x6C, 0xEE, 0x40, 0xEA, 0xC1, 0xF7, +0x47, 0xA1, 0x08, 0x6B, 0x01, 0x4A, 0xC1, 0xF7, +0x47, 0xC1, 0xC1, 0xF7, 0x47, 0xA1, 0x6E, 0xEA, +0x0E, 0x2A, 0xC1, 0xF7, 0x47, 0xC1, 0x0B, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0xB5, 0xF2, 0x9C, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF5, 0x5C, 0x9A, 0x04, 0x93, +0x40, 0x9A, 0x0E, 0xEA, 0x61, 0xE0, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF6, 0x40, 0x9A, +0x00, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF5, +0x50, 0x9A, 0x00, 0xDA, 0x05, 0x92, 0x4A, 0xE8, +0x1F, 0xF7, 0x05, 0x61, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFE, 0x63, 0x03, 0xD1, 0x02, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF6, 0x44, 0x9A, 0x0F, 0x6B, +0x40, 0xA2, 0x4C, 0xEB, 0x0A, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x02, 0x6D, 0xAD, 0xEC, 0x80, 0xF0, +0x8C, 0xDA, 0x10, 0xF0, 0x30, 0x6A, 0x40, 0xF0, +0x40, 0xA2, 0x00, 0xD2, 0xFF, 0x4A, 0x01, 0xD2, +0xE5, 0x10, 0x00, 0x92, 0x06, 0x2A, 0x10, 0xF0, +0x30, 0x6A, 0x40, 0xF0, 0x41, 0xA2, 0x07, 0x72, +0x09, 0x60, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0x40, 0xF0, 0x01, 0xA2, 0x01, 0x94, +0x8A, 0xE8, 0x0A, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x78, 0x9A, 0xFF, 0x6C, 0x01, 0x4C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0xCC, 0x10, +0x30, 0xF0, 0x21, 0x6D, 0x90, 0xF4, 0x9E, 0xA5, +0xC3, 0x67, 0xC7, 0xEC, 0x86, 0x67, 0x01, 0x6E, +0xCC, 0xEC, 0xA0, 0xF0, 0x08, 0x24, 0x0C, 0x35, +0x04, 0x4D, 0xB5, 0xE2, 0x00, 0x6A, 0x30, 0xF0, +0x21, 0x6E, 0x90, 0xF4, 0xFE, 0xA6, 0xFF, 0x6C, +0x1F, 0xF7, 0x00, 0x69, 0x8C, 0xEF, 0x74, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0x2C, 0xEF, 0x02, 0xF0, +0x00, 0x77, 0x08, 0x60, 0x90, 0xF4, 0xFE, 0xA6, +0x8C, 0xEF, 0x74, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0x2C, 0xEF, 0x0F, 0x2F, 0x30, 0xF0, 0x21, 0x6C, +0x90, 0xF4, 0x3E, 0xA4, 0xFF, 0x6C, 0x10, 0xF0, +0x24, 0x6E, 0x8C, 0xE9, 0x74, 0x49, 0x28, 0x31, +0xE2, 0x67, 0x25, 0xE2, 0xB5, 0xF1, 0xDC, 0x9E, +0x0B, 0x10, 0x90, 0xF4, 0x3E, 0xA6, 0x10, 0xF0, +0x24, 0x6E, 0xD5, 0xF1, 0xC0, 0x9E, 0x8C, 0xE9, +0x74, 0x49, 0x28, 0x31, 0xE2, 0x67, 0x25, 0xE2, +0xD9, 0xE1, 0xC0, 0xA6, 0x0C, 0x31, 0xFD, 0xE1, +0xCC, 0xEC, 0x10, 0xF0, 0x30, 0x6E, 0x00, 0xF0, +0x00, 0x4E, 0xDD, 0xE7, 0x80, 0xC7, 0x30, 0xF0, +0x21, 0x6E, 0x90, 0xF4, 0xFE, 0xA6, 0xFF, 0x6C, +0x1F, 0xF7, 0x00, 0x69, 0x8C, 0xEF, 0x7C, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0x2C, 0xEF, 0x02, 0xF0, +0x00, 0x77, 0x08, 0x60, 0x90, 0xF4, 0xFE, 0xA6, +0x8C, 0xEF, 0x7C, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0x2C, 0xEF, 0x0E, 0x2F, 0x30, 0xF0, 0x21, 0x6C, +0x90, 0xF4, 0xFE, 0xA4, 0xFF, 0x6C, 0x10, 0xF0, +0x24, 0x6E, 0x8C, 0xEF, 0x7C, 0x4F, 0xE8, 0x37, +0xFD, 0xE2, 0xB5, 0xF1, 0xDC, 0x9E, 0x0A, 0x10, +0x90, 0xF4, 0xFE, 0xA6, 0x10, 0xF0, 0x24, 0x6E, +0xD5, 0xF1, 0xC0, 0x9E, 0x8C, 0xEF, 0x7C, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0xD9, 0xE7, 0xC0, 0xA6, +0x01, 0x4A, 0x04, 0x72, 0xCC, 0xEC, 0x80, 0xC5, +0x01, 0x4D, 0x8D, 0x61, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF4, 0xBE, 0xA2, 0x01, 0x6C, 0xC4, 0x67, +0xC4, 0xED, 0xCF, 0xED, 0x90, 0xF4, 0xDE, 0xA2, +0xAC, 0xEB, 0xFF, 0x6D, 0x84, 0xEE, 0x10, 0xF0, +0x24, 0x6E, 0x15, 0xF6, 0xC4, 0x9E, 0xAC, 0xEC, +0x80, 0xC6, 0x90, 0xF4, 0x9E, 0xA2, 0xAC, 0xEC, +0x01, 0x4C, 0xAC, 0xEC, 0x90, 0xF4, 0x9E, 0xC2, +0x90, 0xF4, 0xBE, 0xA2, 0x03, 0x6C, 0xAC, 0xEC, +0x90, 0xF4, 0x9E, 0xC2, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x40, 0xF0, 0x81, 0xA2, +0x08, 0x6D, 0x01, 0x4C, 0x40, 0xF0, 0x81, 0xC2, +0x40, 0xF0, 0x81, 0xA2, 0xAE, 0xEC, 0x1A, 0x2C, +0x40, 0xF0, 0x81, 0xC2, 0x17, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x98, 0x9A, 0x02, 0x6E, +0x40, 0x9C, 0xCD, 0xEA, 0x40, 0xDC, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF6, 0x48, 0x9A, 0x60, 0xC2, +0x90, 0xF4, 0x7E, 0xA5, 0xFF, 0x6A, 0x4C, 0xEB, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF6, 0x4C, 0x9A, +0x60, 0xC2, 0x02, 0x10, 0x1F, 0xF7, 0x19, 0x2B, +0x03, 0x91, 0x02, 0x90, 0x02, 0x63, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF6, 0x50, 0x9A, 0xFF, 0x68, +0x60, 0xA2, 0x6C, 0xE8, 0x1D, 0x20, 0x00, 0x6B, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x01, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF6, 0x54, 0x9A, 0x20, 0x6B, +0x20, 0x70, 0x60, 0xC2, 0x0D, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6C, 0x80, 0xF0, 0x6C, 0x9A, 0x55, 0xF2, +0x80, 0x9C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x1C, 0x96, 0x45, +0x00, 0x18, 0x38, 0xDD, 0x05, 0x6C, 0x01, 0x6D, +0x00, 0x18, 0xC7, 0xD0, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0xFF, 0x17, 0xDE, 0x63, 0x43, 0x62, +0x42, 0xD1, 0x41, 0xD0, 0x01, 0x6A, 0x7D, 0x67, +0x4B, 0xEA, 0x58, 0xC3, 0x01, 0x6A, 0x5A, 0xC3, +0x08, 0x6A, 0x5B, 0xC3, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, +0x76, 0x4B, 0x74, 0x33, 0x69, 0xE2, 0x66, 0xA2, +0x7F, 0x6A, 0x6C, 0xEA, 0x01, 0x72, 0x7E, 0x30, +0x80, 0xF0, 0x1C, 0x61, 0x48, 0xA4, 0xBD, 0x67, +0x5C, 0xC5, 0x41, 0xA4, 0x5D, 0xC5, 0x42, 0xA4, +0x5E, 0xC5, 0x46, 0xA4, 0x20, 0xF0, 0x40, 0xC5, +0x43, 0xA4, 0x5F, 0xC5, 0x47, 0xA4, 0x20, 0xF0, +0x41, 0xC5, 0x5C, 0xA5, 0x80, 0xF0, 0x04, 0x2A, +0x7D, 0x67, 0x5F, 0xA3, 0x7E, 0xA3, 0x40, 0x32, +0x6D, 0xEA, 0x03, 0x72, 0x05, 0x60, 0x08, 0x72, +0x21, 0x60, 0x02, 0x72, 0x37, 0x60, 0x78, 0x10, +0x06, 0x20, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x06, 0x04, 0x40, 0xEA, 0x9D, 0x67, +0x20, 0xF0, 0xE1, 0xA4, 0x20, 0xF0, 0x40, 0xA4, +0xFF, 0xF7, 0x1F, 0x6B, 0xE0, 0x37, 0x5D, 0xE7, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6D, 0x05, 0x6C, 0xEC, 0xF6, +0x06, 0x4D, 0x00, 0xF2, 0x00, 0x6E, 0x6C, 0xEF, +0x40, 0xEA, 0x75, 0x10, 0xBD, 0x67, 0x30, 0xF0, +0x20, 0x6B, 0x10, 0x6A, 0x5B, 0xC5, 0x30, 0xF0, +0x20, 0x69, 0x4E, 0xF2, 0x50, 0x9B, 0x09, 0xF6, +0x04, 0x49, 0x09, 0x04, 0xB1, 0x67, 0x04, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6C, 0x4E, 0xF2, +0x50, 0x9C, 0xA4, 0x41, 0x0A, 0x04, 0x04, 0x6E, +0x40, 0xEA, 0x42, 0x10, 0x06, 0x20, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x06, 0x04, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0xEB, 0xF6, 0x74, 0xA0, 0x01, 0x6A, +0x6C, 0xEA, 0x27, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x50, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, +0x60, 0xA0, 0x04, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x18, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF6, 0x58, 0x9A, 0xEB, 0xF6, 0xCC, 0x98, +0x00, 0x6B, 0x40, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF1, 0x44, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x12, 0xF4, 0x19, 0x4C, 0x40, 0x9A, 0xA3, 0x67, +0x01, 0x6F, 0x5B, 0xE6, 0x04, 0xD3, 0x00, 0x18, +0xDA, 0xE3, 0x29, 0x10, 0x00, 0x18, 0x06, 0xE5, +0x26, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, +0x54, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, 0xB2, 0xA8, +0x00, 0x6C, 0x00, 0x18, 0xB3, 0xE4, 0x1B, 0x10, +0x1A, 0x20, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x13, 0x10, 0x14, 0x2A, 0x69, 0xA4, +0xBD, 0x67, 0x7C, 0xC5, 0x68, 0xA4, 0x5E, 0xC5, +0x5F, 0xC5, 0x7D, 0xC5, 0x46, 0xA4, 0x20, 0xF0, +0x40, 0xC5, 0x67, 0xA4, 0x08, 0x20, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x20, 0xF0, +0x61, 0xC5, 0x06, 0x04, 0x40, 0xEA, 0x43, 0x97, +0x42, 0x91, 0x41, 0x90, 0x22, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x68, 0x44, 0xFA, 0x4B, 0x4C, 0xEB, 0x04, 0x5B, +0x03, 0x60, 0x80, 0x18, 0xA9, 0x11, 0x3D, 0x10, +0xFE, 0x4C, 0x4C, 0xEC, 0x0C, 0x5C, 0x2D, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, 0x75, 0xF0, +0x04, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x48, 0x9A, +0x08, 0x10, 0x85, 0x67, 0x00, 0x18, 0xC9, 0xE4, +0x28, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x44, 0x9A, 0x85, 0x67, 0x40, 0xEA, 0x21, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x54, 0x9A, +0x40, 0xEA, 0x1B, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF5, 0x58, 0x9A, 0xF2, 0x17, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF5, 0x5C, 0x9A, 0xED, 0x17, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, 0x40, 0x9A, +0xE8, 0x17, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x78, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x55, 0xF2, +0x80, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0xFF, 0x6A, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0xA0, 0xA4, 0x2F, 0xF5, +0xD8, 0xA3, 0x02, 0x6A, 0x01, 0x68, 0x4B, 0xEA, +0x0C, 0xED, 0xCC, 0xEA, 0xAD, 0xEA, 0x2F, 0xF5, +0x58, 0xC3, 0xA1, 0xA4, 0x2F, 0xF5, 0x18, 0x4B, +0x0C, 0xEA, 0xA1, 0xC3, 0x82, 0xA4, 0x82, 0xC3, +0x62, 0xA3, 0x06, 0xD3, 0x20, 0x22, 0x01, 0x69, +0x2B, 0xE9, 0xD1, 0x67, 0x00, 0x6C, 0x42, 0x6D, +0x00, 0x18, 0x7F, 0xE1, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF2, 0xE0, 0x9B, 0xD1, 0x67, 0x00, 0x6C, +0x4D, 0xEF, 0x42, 0x6D, 0x00, 0x18, 0x92, 0xE1, +0x06, 0x96, 0x64, 0x6A, 0x10, 0xF0, 0x24, 0x6C, +0x01, 0x4E, 0x58, 0xEE, 0x34, 0xF4, 0x1D, 0x4C, +0x00, 0x6D, 0xF1, 0x67, 0x04, 0xD0, 0x12, 0xEE, +0x00, 0x18, 0xDA, 0xE3, 0x06, 0x10, 0x10, 0xF0, +0x24, 0x6C, 0x34, 0xF4, 0x1D, 0x4C, 0x00, 0x18, +0xC7, 0xE3, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x60, 0xA4, 0x01, 0x6A, +0x04, 0x67, 0x4C, 0xEB, 0x68, 0x23, 0x61, 0xA4, +0x08, 0x5B, 0x17, 0x60, 0x10, 0xF0, 0x24, 0x6C, +0x35, 0xF6, 0xBC, 0x9C, 0xC7, 0x43, 0x22, 0x67, +0xE0, 0x9D, 0x10, 0x4B, 0x01, 0x4E, 0x82, 0x67, +0x24, 0xEB, 0x84, 0xEE, 0x71, 0x67, 0xED, 0xEB, +0x8F, 0xEC, 0x6C, 0xEC, 0x60, 0xA0, 0x66, 0x33, +0x4C, 0xEB, 0x64, 0xEE, 0x6D, 0xEC, 0x80, 0xDD, +0x15, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0x55, 0xF6, +0xC0, 0x9C, 0x87, 0x43, 0x01, 0x4C, 0xA0, 0x9E, +0xE2, 0x67, 0xE4, 0xEC, 0x87, 0x67, 0xAD, 0xEC, +0xA2, 0x67, 0xA4, 0xEB, 0xAF, 0xED, 0xAC, 0xEC, +0xA0, 0xA0, 0xA6, 0x35, 0x4C, 0xED, 0xA4, 0xEB, +0xAD, 0xEC, 0x80, 0xDE, 0x41, 0xA0, 0x08, 0x5A, +0x07, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF6, +0x9C, 0x9B, 0x08, 0x4A, 0xA0, 0x9C, 0x05, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF6, 0x80, 0x9B, +0xA0, 0x9C, 0x01, 0x6B, 0x64, 0xEA, 0xAE, 0xEB, +0x60, 0xDC, 0x80, 0xA0, 0x00, 0x6D, 0x92, 0x34, +0x00, 0x18, 0x31, 0xC9, 0x80, 0xA0, 0x01, 0x6D, +0x22, 0x67, 0x92, 0x34, 0x00, 0x18, 0x31, 0xC9, +0x9D, 0x67, 0x24, 0x6B, 0x70, 0xC4, 0x08, 0x6B, +0x6F, 0xCC, 0x22, 0x33, 0x73, 0xC4, 0x62, 0x33, +0x74, 0xC4, 0x56, 0xC4, 0x42, 0x33, 0x00, 0xF6, +0x42, 0x32, 0x59, 0xC4, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x58, 0x9A, 0x32, 0xC4, 0x77, 0xC4, +0x00, 0xF6, 0x22, 0x31, 0x62, 0x33, 0x35, 0xC4, +0x78, 0xC4, 0x04, 0x04, 0x40, 0xEA, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x24, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0x28, 0xF5, +0x1C, 0x4C, 0xB1, 0x67, 0x05, 0x6E, 0x30, 0xF0, +0x20, 0x68, 0x40, 0xEA, 0xC0, 0xF1, 0x08, 0x48, +0x46, 0xA1, 0xC8, 0xF3, 0x99, 0xA0, 0x7F, 0x6B, +0x5E, 0x32, 0x5C, 0x32, 0x8C, 0xEB, 0x4D, 0xEB, +0xC8, 0xF3, 0x79, 0xC0, 0x46, 0xA1, 0x1F, 0x6C, +0x68, 0xF3, 0xB7, 0xA0, 0x4C, 0xEC, 0x20, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x8D, 0xEA, 0xC8, 0xF3, +0x59, 0xC0, 0x66, 0xA1, 0x03, 0x6C, 0xB6, 0x35, +0x76, 0x33, 0x8C, 0xEB, 0x74, 0x34, 0x61, 0x6B, +0x6B, 0xEB, 0x4C, 0xEB, 0x8D, 0xEB, 0x91, 0x67, +0xC8, 0xF3, 0x79, 0xC0, 0x00, 0x18, 0x76, 0xCF, +0x68, 0xF3, 0x58, 0xA0, 0x0C, 0x72, 0x04, 0x61, +0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, 0xA7, 0xD3, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x0C, 0xF6, 0x15, 0x4A, 0x08, 0xD4, 0x40, 0xDB, +0x41, 0xA4, 0x24, 0x67, 0x06, 0xD2, 0x60, 0xA4, +0x02, 0x6A, 0x6C, 0xEA, 0x06, 0x93, 0x07, 0xD3, +0x02, 0x22, 0x42, 0xA4, 0x07, 0xD2, 0x06, 0x90, +0x1C, 0x10, 0x08, 0x93, 0x01, 0x6D, 0x90, 0x67, +0x40, 0xA3, 0x4C, 0xED, 0x00, 0x18, 0xB1, 0xC8, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, +0x90, 0x67, 0x40, 0xEA, 0x05, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF5, 0x54, 0x9A, 0x04, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x50, 0x9A, +0x90, 0x67, 0x40, 0xEA, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x07, 0x92, 0x03, 0xEA, 0xE1, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x94, 0xA2, +0x06, 0x92, 0x8E, 0xEA, 0x22, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, 0x40, 0xEA, +0x1C, 0x2A, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x18, 0x4D, 0xE7, 0x68, 0xF3, +0x97, 0xA0, 0x96, 0x34, 0x00, 0x18, 0x40, 0xCC, +0x68, 0xF3, 0x79, 0xA0, 0x05, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x68, 0xF3, 0x7A, 0xA0, 0x68, 0xF3, +0x59, 0xC0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x03, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, 0x68, 0xF3, +0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x60, 0xA1, +0xCC, 0xF1, 0x50, 0xA2, 0x72, 0x34, 0x15, 0x2A, +0x04, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x10, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF4, +0x48, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x55, 0xF6, 0x68, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF1, 0x4C, 0x9A, 0x60, 0xDA, +0xF0, 0x17, 0x05, 0x74, 0x15, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xCC, 0xF1, 0x52, 0xA2, 0x10, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF4, 0x48, 0x9A, +0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF6, 0x6C, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x95, 0xF1, 0x4C, 0x9A, 0x60, 0xDA, 0xF0, 0x17, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x1C, 0x23, 0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x69, 0xF3, 0x68, 0xC2, 0x00, 0x18, 0x1C, 0xE3, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, +0xEF, 0xF5, 0x5C, 0x9A, 0x6E, 0xEA, 0x03, 0x22, +0x04, 0x94, 0x00, 0x18, 0x3D, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, +0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, 0x69, 0xF3, +0x68, 0xC2, 0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, +0x07, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, 0x68, 0x44, +0xC8, 0x4B, 0x4C, 0xEB, 0x20, 0x5B, 0x05, 0x67, +0x09, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, +0x5A, 0xA2, 0x80, 0xF0, 0x0B, 0x2A, 0x80, 0x18, +0x68, 0x14, 0x88, 0x10, 0x1F, 0x74, 0x53, 0x60, +0x20, 0x5C, 0x18, 0x60, 0x0A, 0x74, 0x3B, 0x60, +0x0B, 0x5C, 0x08, 0x60, 0x01, 0x74, 0x2F, 0x60, +0x2A, 0x24, 0x08, 0x74, 0x30, 0x60, 0x09, 0x74, +0x36, 0x60, 0x69, 0x10, 0x0D, 0x74, 0x3F, 0x60, +0x0E, 0x5C, 0x03, 0x60, 0x0C, 0x74, 0x37, 0x60, +0x62, 0x10, 0x13, 0x74, 0x30, 0x60, 0x1E, 0x74, +0x3E, 0x60, 0x5D, 0x10, 0x2C, 0x74, 0x47, 0x60, +0x2D, 0x5C, 0x09, 0x60, 0x21, 0x74, 0x66, 0x60, +0x21, 0x5C, 0x39, 0x61, 0x23, 0x74, 0x62, 0x60, +0x26, 0x74, 0x39, 0x60, 0x50, 0x10, 0xC3, 0x74, +0x4A, 0x60, 0xC4, 0x5C, 0x03, 0x60, 0xC2, 0x74, +0x42, 0x60, 0x49, 0x10, 0xC9, 0x74, 0x37, 0x60, +0xCB, 0x74, 0x39, 0x60, 0x44, 0x10, 0x85, 0x67, +0x00, 0x18, 0x18, 0xD7, 0x4F, 0x10, 0x85, 0x67, +0x00, 0x18, 0x85, 0xD9, 0x4B, 0x10, 0x85, 0x67, +0x00, 0x18, 0x48, 0xC6, 0x47, 0x10, 0x85, 0x67, +0x00, 0x18, 0xF3, 0xC3, 0x43, 0x10, 0x85, 0x67, +0x00, 0x18, 0x78, 0xC4, 0x3F, 0x10, 0x85, 0x67, +0x00, 0x18, 0x39, 0xC7, 0x3B, 0x10, 0x85, 0x67, +0x00, 0x18, 0x39, 0xD5, 0x37, 0x10, 0x85, 0x67, +0x00, 0x18, 0x22, 0xD4, 0x33, 0x10, 0x85, 0x67, +0x00, 0x18, 0xB6, 0xC6, 0x2F, 0x10, 0x85, 0x67, +0x00, 0x18, 0x1F, 0xC7, 0x2B, 0x10, 0x85, 0x67, +0x00, 0x18, 0x62, 0xD9, 0x27, 0x10, 0x85, 0x67, +0x00, 0x18, 0x9E, 0xC7, 0x23, 0x10, 0x85, 0x67, +0x00, 0x18, 0x6B, 0xC7, 0x1F, 0x10, 0x85, 0x67, +0x00, 0x18, 0x27, 0xD9, 0x1B, 0x10, 0x85, 0x67, +0x00, 0x18, 0x04, 0xD9, 0x17, 0x10, 0x85, 0x67, +0x00, 0x18, 0xA6, 0xC6, 0x13, 0x10, 0x85, 0x67, +0x00, 0x18, 0x8C, 0xDB, 0x0F, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, 0x01, 0x6D, +0x40, 0x9B, 0xAD, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF1, 0x54, 0x9A, 0x80, 0xC2, +0x0E, 0x6A, 0x01, 0x10, 0x00, 0x6A, 0x40, 0xC0, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xCD, 0xF0, 0x19, 0x4A, 0x10, 0xF0, +0x30, 0x68, 0x40, 0xDB, 0x00, 0xF0, 0x00, 0x48, +0x40, 0xF0, 0x40, 0xA0, 0x40, 0xF0, 0x61, 0xA0, +0x4E, 0xEB, 0x29, 0x23, 0x4C, 0x32, 0x0D, 0xE2, +0x80, 0xA3, 0xA1, 0x42, 0xB5, 0xE0, 0x00, 0x18, +0xE5, 0xD9, 0x40, 0xF0, 0x40, 0xA0, 0x01, 0x4A, +0x40, 0xF0, 0x40, 0xC0, 0x40, 0xF0, 0x60, 0xA0, +0x40, 0xF0, 0x41, 0xA0, 0x6E, 0xEA, 0x0A, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x02, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x40, 0xF0, 0x60, 0xA2, +0x08, 0x6C, 0x8E, 0xEB, 0x02, 0x2B, 0x40, 0xF0, +0x60, 0xC2, 0x00, 0x18, 0xBA, 0xD7, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x30, 0x68, 0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF7, +0x66, 0xA0, 0x7F, 0x6C, 0xA7, 0x43, 0x6F, 0x4D, +0xB4, 0x35, 0xB5, 0xE0, 0x46, 0xA5, 0x8C, 0xEA, +0x20, 0x2A, 0x74, 0x33, 0x69, 0xE0, 0xC1, 0xF6, +0x8E, 0xA2, 0xA2, 0x67, 0xC1, 0xF6, 0x0F, 0x4D, +0x00, 0x18, 0xE5, 0xD9, 0xC1, 0xF7, 0x46, 0xA0, +0x10, 0xF0, 0x24, 0x6C, 0x55, 0xF6, 0x90, 0x9C, +0x54, 0x33, 0x6D, 0xE0, 0xC1, 0xF6, 0xAC, 0xA3, +0x76, 0x4A, 0x54, 0x32, 0xA0, 0xC4, 0xC1, 0xF6, +0x8D, 0xA3, 0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF6, +0x74, 0x9B, 0x41, 0xE0, 0x80, 0xC3, 0x86, 0x40, +0x49, 0x10, 0x01, 0x72, 0x49, 0x61, 0x74, 0x33, +0x6D, 0xE0, 0xC1, 0xF6, 0x47, 0xA3, 0xFF, 0x72, +0x0C, 0x61, 0xC1, 0xF6, 0x88, 0xA3, 0x06, 0x4D, +0x00, 0x18, 0xDE, 0xD8, 0xC1, 0xF7, 0x66, 0xA0, +0x74, 0x33, 0x61, 0xE0, 0xC1, 0xF6, 0x4E, 0xC0, +0x04, 0x10, 0x01, 0x6A, 0x4B, 0xEA, 0xC1, 0xF6, +0x4E, 0xC3, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, 0x10, 0xF0, +0x24, 0x6D, 0x55, 0xF6, 0xB0, 0x9D, 0x74, 0x34, +0x91, 0xE2, 0xC1, 0xF6, 0xCC, 0xA4, 0x76, 0x4B, +0x74, 0x33, 0xC0, 0xC5, 0xC1, 0xF6, 0xAD, 0xA4, +0x10, 0xF0, 0x24, 0x6C, 0x55, 0xF6, 0x94, 0x9C, +0x69, 0xE2, 0xA0, 0xC4, 0x46, 0x82, 0x00, 0x52, +0x0B, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x78, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0xF5, 0xF1, +0x88, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x66, 0xA2, 0x76, 0x4B, 0x74, 0x33, +0x69, 0xE2, 0x86, 0x42, 0x00, 0x18, 0x75, 0xD8, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x6D, 0xF2, 0x01, 0x4A, 0x10, 0xF0, +0x30, 0x68, 0x40, 0xDB, 0x00, 0xF0, 0x00, 0x48, +0xC1, 0xF7, 0x66, 0xA0, 0xC1, 0xF7, 0x47, 0xA0, +0x6E, 0xEA, 0x4A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0xA0, 0xF0, 0x64, 0xAA, +0x01, 0xF0, 0x00, 0x73, 0x10, 0x60, 0xA0, 0xF0, +0x85, 0xA2, 0xA0, 0xF0, 0x44, 0xA2, 0xAE, 0x42, +0x8E, 0xED, 0x09, 0x25, 0x01, 0xF1, 0x01, 0x73, +0x06, 0x60, 0x01, 0xF1, 0x00, 0x73, 0x03, 0x60, +0xFF, 0x4A, 0x4E, 0xEC, 0x0D, 0x2C, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x80, 0xF0, +0x4C, 0x9B, 0x04, 0x6C, 0x8D, 0xEA, 0x02, 0x6C, +0x8D, 0xEA, 0x80, 0xF0, 0x4C, 0xDB, 0x24, 0x10, +0x00, 0x18, 0x58, 0xDA, 0xC1, 0xF7, 0x46, 0xA0, +0x01, 0x4A, 0xC1, 0xF7, 0x46, 0xC0, 0xC1, 0xF7, +0x66, 0xA0, 0xC1, 0xF7, 0x47, 0xA0, 0x6E, 0xEA, +0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, 0x02, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x66, 0xA2, 0x08, 0x6C, 0x8E, 0xEB, 0x02, 0x2B, +0xC1, 0xF7, 0x66, 0xC2, 0x00, 0x18, 0x25, 0xD7, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x44, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEC, 0x40, 0xEA, 0x05, 0x2A, 0x01, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x7B, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xE0, 0xF1, 0x14, 0x68, 0x0A, 0xD4, 0x24, 0x67, +0x90, 0x67, 0x04, 0x05, 0x00, 0x18, 0xCA, 0xDA, +0x7D, 0x67, 0x50, 0xA3, 0x01, 0x48, 0xE0, 0xF1, +0x1A, 0x70, 0x40, 0xC1, 0x01, 0x49, 0xF4, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x0C, 0xF0, 0x6D, 0xA2, 0x0C, 0xF0, 0x8E, 0xA2, +0x6C, 0x33, 0x94, 0x34, 0x8D, 0xEB, 0x0C, 0xF0, +0x8C, 0xA2, 0x8D, 0xEB, 0x0A, 0x94, 0x66, 0xC4, +0x0C, 0xF0, 0x6F, 0xA2, 0x0C, 0xF0, 0x50, 0xA2, +0x68, 0x33, 0x58, 0x32, 0x4D, 0xEB, 0x33, 0x6A, +0x4D, 0xEB, 0x67, 0xC4, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xE0, 0xF1, 0x10, 0x68, 0x0A, 0xD4, 0x24, 0x67, +0x90, 0x67, 0x04, 0x05, 0x00, 0x18, 0xCA, 0xDA, +0x7D, 0x67, 0x50, 0xA3, 0x01, 0x48, 0xE0, 0xF1, +0x14, 0x70, 0x40, 0xC1, 0x01, 0x49, 0xF4, 0x61, +0xE0, 0xF1, 0x1C, 0x6C, 0x04, 0x05, 0x00, 0x18, +0xCA, 0xDA, 0x7D, 0x67, 0x50, 0xA3, 0x0A, 0x93, +0x44, 0xC3, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD0, 0x04, 0x00, 0x90, 0x67, 0x00, 0x18, +0xD4, 0xDA, 0xA0, 0xF1, 0x02, 0x6A, 0x1F, 0xF7, +0x00, 0x6B, 0x4C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF1, 0x7C, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xD5, 0xF1, 0x60, 0x9B, 0x80, 0xA0, +0x6D, 0xE2, 0x01, 0x4A, 0xA0, 0xF1, 0x0A, 0x72, +0x80, 0xC3, 0x01, 0x48, 0xE8, 0x61, 0x04, 0x00, +0x90, 0x67, 0x00, 0x18, 0xEE, 0xDA, 0xA0, 0xF1, +0x0A, 0x6A, 0x1F, 0xF7, 0x00, 0x6B, 0x4C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF1, 0x7C, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF1, +0x60, 0x9B, 0x80, 0xA0, 0x6D, 0xE2, 0x01, 0x4A, +0xA0, 0xF1, 0x0F, 0x72, 0x80, 0xC3, 0x01, 0x48, +0xE8, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF6, +0x58, 0x9A, 0x19, 0x6B, 0x60, 0xC2, 0x09, 0x97, +0x08, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x0C, 0xF0, +0x4C, 0xA0, 0x0B, 0x2A, 0xE0, 0xF1, 0x1A, 0x6C, +0x04, 0x05, 0x00, 0x18, 0xCA, 0xDA, 0x9D, 0x67, +0x70, 0xA4, 0x07, 0x6A, 0x6C, 0xEA, 0x0C, 0xF0, +0x4C, 0xC0, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x0C, 0xF0, 0x4E, 0xA0, 0x0A, 0x2A, +0xE0, 0xF1, 0x1A, 0x6C, 0x04, 0x05, 0x00, 0x18, +0xCA, 0xDA, 0x7D, 0x67, 0x50, 0xA3, 0x56, 0x32, +0x0C, 0xF0, 0x4E, 0xC0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x0C, 0xF0, 0x4F, 0xA0, +0x0B, 0x2A, 0xE0, 0xF1, 0x1D, 0x6C, 0x04, 0x05, +0x00, 0x18, 0xCA, 0xDA, 0x9D, 0x67, 0x70, 0xA4, +0x03, 0x6A, 0x6C, 0xEA, 0x0C, 0xF0, 0x4F, 0xC0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x0C, 0xF0, 0x50, 0xA0, 0x0C, 0x2A, 0xE0, 0xF1, +0x1D, 0x6C, 0x04, 0x05, 0x00, 0x18, 0xCA, 0xDA, +0x7D, 0x67, 0x50, 0xA3, 0x30, 0x6B, 0x6C, 0xEA, +0x53, 0x32, 0x0C, 0xF0, 0x50, 0xC0, 0x07, 0x97, +0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0x04, 0x01, 0xC0, 0xF1, +0x08, 0x48, 0x01, 0x6A, 0xE0, 0xF1, 0x1B, 0x6C, +0xB1, 0x67, 0x0C, 0xF0, 0x48, 0xC0, 0x0C, 0xF0, +0x49, 0xC0, 0x0C, 0xF0, 0x4A, 0xC0, 0x0C, 0xF0, +0x4B, 0xC0, 0x00, 0x18, 0xCA, 0xDA, 0x9D, 0x67, +0x70, 0xA4, 0x07, 0x6A, 0xE0, 0xF1, 0x1D, 0x6C, +0x6C, 0xEA, 0x0C, 0xF0, 0x4C, 0xC0, 0x18, 0x6A, +0x6C, 0xEA, 0x4F, 0x32, 0x76, 0x33, 0xB1, 0x67, +0x0C, 0xF0, 0x4D, 0xC0, 0x0C, 0xF0, 0x6E, 0xC0, +0x00, 0x18, 0xCA, 0xDA, 0x5D, 0x67, 0x70, 0xA2, +0x0C, 0x6A, 0x6C, 0xEA, 0x4B, 0x32, 0x7A, 0x33, +0x0C, 0xF0, 0x4F, 0xC0, 0x0C, 0xF0, 0x70, 0xC0, +0x00, 0x18, 0x24, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF6, 0x58, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0xFD, 0x72, 0x02, 0x61, 0x00, 0x18, +0xFF, 0xDA, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x22, 0x6A, 0x7D, 0x67, 0x50, 0xC3, 0x01, 0x6A, +0x4F, 0xCB, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x58, 0x9A, 0x92, 0xC3, 0x04, 0x04, 0x40, 0xEA, +0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x1A, 0x6A, 0x7D, 0x67, +0x50, 0xC3, 0x00, 0xF0, 0x12, 0x04, 0x05, 0x6A, +0x4F, 0xCB, 0x00, 0x18, 0xEE, 0xDA, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x19, 0x6A, 0x7D, 0x67, +0x50, 0xC3, 0x00, 0xF0, 0x12, 0x04, 0x08, 0x6A, +0x4F, 0xCB, 0x00, 0x18, 0xD4, 0xDA, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x40, 0xA4, 0x01, 0x72, +0x04, 0x61, 0x00, 0x18, 0x82, 0xDB, 0x00, 0x18, +0x78, 0xDB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x00, 0x6B, 0x0C, 0xF5, 0x7A, 0xC2, 0x00, 0x6B, +0x0C, 0xF5, 0x78, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x8C, 0xEA, 0x08, 0x5A, 0x05, 0x60, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF6, 0x7C, 0x9B, +0x05, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF6, +0x60, 0x9B, 0xF8, 0x4A, 0x01, 0x6C, 0xA0, 0x9B, +0x84, 0xEA, 0x00, 0xF6, 0x80, 0x32, 0x4F, 0xEA, +0xAC, 0xEA, 0x40, 0xDB, 0x40, 0x9B, 0x80, 0x34, +0x80, 0x34, 0x8F, 0xEC, 0x4C, 0xEC, 0x80, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x08, 0x5C, 0xAC, 0xEA, 0x05, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x35, 0xF6, 0x7C, 0x9B, 0x05, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF6, 0x60, 0x9B, +0xF8, 0x4C, 0x01, 0x6D, 0xC0, 0x9B, 0xA4, 0xEC, +0x00, 0xF6, 0xA0, 0x34, 0x8F, 0xEC, 0xCC, 0xEC, +0x80, 0xDB, 0xC0, 0x9B, 0xA0, 0x35, 0xA0, 0x34, +0xCD, 0xEC, 0x80, 0xDB, 0x04, 0x22, 0x40, 0x9B, +0xAD, 0xEA, 0x40, 0xDB, 0x20, 0xE8, 0x40, 0x9B, +0xAF, 0xED, 0x4C, 0xED, 0xA0, 0xDB, 0x20, 0xE8, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0xFF, 0x69, 0x0C, 0xF5, 0x5A, 0xA0, 0x0C, 0xF5, +0x7B, 0xA0, 0x2C, 0xEC, 0x01, 0x74, 0x05, 0xD2, +0x04, 0xD3, 0x5A, 0x60, 0x0C, 0xF5, 0x98, 0xA0, +0x80, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0x2C, 0xEA, +0x53, 0x22, 0x0C, 0xF5, 0xB8, 0xA0, 0x01, 0x6B, +0x0F, 0x6A, 0xBA, 0x35, 0x4C, 0xEC, 0x6E, 0xED, +0x6C, 0xED, 0x2C, 0xEC, 0x00, 0x18, 0xA7, 0xDB, +0x0C, 0xF5, 0xB8, 0xA0, 0x0C, 0xF5, 0x98, 0xA0, +0x0F, 0x6A, 0x01, 0x6B, 0xBA, 0x35, 0x4C, 0xEC, +0x6C, 0xED, 0x2C, 0xEC, 0x2C, 0xED, 0x00, 0x18, +0xA7, 0xDB, 0x0C, 0xF5, 0x78, 0xA0, 0x20, 0x6A, +0x6C, 0xEA, 0x2C, 0xEA, 0x24, 0x22, 0x05, 0x92, +0x01, 0x6B, 0x54, 0x36, 0x0C, 0xF5, 0x59, 0xA0, +0x6C, 0xEA, 0x2C, 0xEA, 0x09, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, 0xFF, 0x6C, +0x59, 0x4C, 0x00, 0x6D, 0x40, 0xEA, 0x13, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x86, 0x67, 0x40, 0xEA, 0x0C, 0xF5, 0xB8, 0xA0, +0x0C, 0xF5, 0x98, 0xA0, 0x01, 0x6B, 0x0F, 0x6A, +0xBA, 0x35, 0x4C, 0xEC, 0x6E, 0xED, 0x2C, 0xEC, +0x6C, 0xED, 0x00, 0x18, 0xA7, 0xDB, 0x30, 0xF0, +0x20, 0x6A, 0xEC, 0xF6, 0x60, 0xA2, 0x10, 0x6A, +0x6C, 0xEA, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x04, 0x93, 0xAE, 0xF2, 0x50, 0x9A, 0xFF, 0x6C, +0x59, 0x4C, 0x00, 0x6D, 0x6C, 0x36, 0x40, 0xEA, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x00, 0x6A, 0x7D, 0x67, 0x52, 0xC3, 0x14, 0x6A, +0x50, 0xC3, 0x01, 0x6A, 0x4F, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xEC, 0xF6, 0x80, 0xA2, 0x80, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x1A, 0x22, +0x10, 0x6A, 0x8C, 0xEA, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0xF3, 0xDB, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x0C, 0xF5, 0x99, 0xA3, +0x01, 0x6A, 0x4C, 0xEC, 0x0B, 0x24, 0x0C, 0xF5, +0xB8, 0xA3, 0x0F, 0x6C, 0xFF, 0x6B, 0xAC, 0xEC, +0xBA, 0x35, 0x4E, 0xED, 0x6C, 0xEC, 0x4C, 0xED, +0x00, 0x18, 0xA7, 0xDB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0xF7, 0x1F, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0x8C, 0xEA, 0x55, 0xF6, +0x7C, 0x9B, 0x10, 0xF0, 0x24, 0x6C, 0x75, 0xF6, +0x80, 0x9C, 0xCC, 0xEB, 0x40, 0xF6, 0xA0, 0x35, +0x8D, 0xEB, 0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0xAD, 0xEB, 0x01, 0x60, +0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, 0xB5, 0xF1, +0x9C, 0x9C, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0xD5, 0xF1, 0x80, 0x9C, 0x89, 0xE2, 0x60, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0xF7, 0x1F, 0x6A, +0x8C, 0xEA, 0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, +0xFF, 0x6B, 0x02, 0xF0, 0x00, 0x74, 0xAC, 0xEB, +0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, +0xB5, 0xF1, 0x9C, 0x9C, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6C, 0xD5, 0xF1, 0x80, 0x9C, 0x91, 0xE2, +0x00, 0x6D, 0xA0, 0xDC, 0x10, 0xF0, 0x24, 0x6C, +0x55, 0xF6, 0x9C, 0x9C, 0xD4, 0x36, 0x40, 0xF6, +0x60, 0x33, 0x8C, 0xEE, 0x6D, 0xEE, 0x10, 0xF0, +0x24, 0x6B, 0x75, 0xF6, 0x60, 0x9B, 0x6D, 0xEE, +0x1F, 0xF7, 0x00, 0x6B, 0x4C, 0xEB, 0x02, 0xF0, +0x00, 0x73, 0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF1, 0x7C, 0x9B, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF1, 0x60, 0x9B, +0x69, 0xE2, 0xC0, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x0F, 0xF5, 0x00, 0x6B, 0x78, 0xEE, 0xFF, 0xF7, +0x1F, 0x6A, 0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, +0x55, 0xF6, 0x9C, 0x9C, 0x40, 0xF6, 0xA0, 0x35, +0x12, 0xEB, 0x8C, 0xEB, 0x10, 0xF0, 0x24, 0x6C, +0x75, 0xF6, 0x80, 0x9C, 0xAD, 0xEB, 0x8D, 0xEB, +0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, 0x02, 0xF0, +0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, +0x24, 0x6C, 0xB5, 0xF1, 0x9C, 0x9C, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF1, 0x80, 0x9C, +0x89, 0xE2, 0x60, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF5, 0x40, 0x9A, +0x40, 0x9A, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x4C, 0x9B, 0x8D, 0xEA, +0x4C, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF6, +0x78, 0x9B, 0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x75, 0xF6, 0x7C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF6, 0x60, 0x9A, 0xC0, 0x6A, +0xFF, 0x68, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x95, 0xF6, 0x44, 0x9A, 0x01, 0x6B, 0x05, 0x97, +0x40, 0xA2, 0x0C, 0xEA, 0x5E, 0x32, 0x6E, 0xEA, +0x6C, 0xEA, 0x0C, 0xEA, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, +0x6C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF1, +0x05, 0x4A, 0x40, 0xDB, 0x00, 0x68, 0x28, 0x10, +0x82, 0xF3, 0x08, 0x70, 0x11, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, 0x02, 0xF0, +0x00, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF3, 0x4C, 0x9A, +0x03, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, 0x18, 0x10, +0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x48, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x14, 0x6C, 0x40, 0xEA, 0x33, 0x58, 0x08, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF6, 0x48, 0x9A, +0x60, 0xA2, 0x08, 0x6A, 0x6C, 0xEA, 0x04, 0x2A, +0x00, 0x18, 0x60, 0xDC, 0x01, 0x72, 0xD4, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF3, 0x4C, 0x9A, +0x02, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xCE, 0xF1, 0x06, 0x4A, 0x40, 0xDB, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0x05, 0x5C, 0x5E, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x88, 0x34, 0xB5, 0xF0, 0x08, 0x4A, 0x89, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x48, 0x9B, 0xAD, 0xEA, 0xC0, 0xF1, +0x48, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF6, +0x74, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF6, 0x6C, 0x9B, 0x32, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x41, 0x9B, +0xAD, 0xEA, 0x41, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF6, 0x70, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF6, 0x74, 0x9B, 0x21, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x42, 0x9B, 0xAD, 0xEA, 0x42, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF6, 0x78, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF6, 0x7C, 0x9B, +0x10, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x43, 0x9B, 0xAD, 0xEA, 0x43, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF6, 0x60, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF6, +0x64, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x44, 0x9B, +0xAD, 0xEA, 0x44, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF6, 0x68, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF6, 0x6C, 0x9B, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x05, 0x5C, 0x63, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, 0xB5, 0xF0, +0x1C, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x88, 0x9B, +0xAF, 0xEA, 0x8C, 0xEA, 0xC0, 0xF1, 0x48, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF6, 0x6C, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF6, +0x54, 0x9A, 0x35, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x81, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x41, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF6, 0x74, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF6, 0x50, 0x9A, 0x23, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x82, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x42, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF6, 0x7C, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF6, +0x58, 0x9A, 0x11, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x83, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x43, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF6, 0x64, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF6, 0x40, 0x9A, 0xA0, 0xDA, +0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x84, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, +0x44, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF6, +0x6C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF6, 0x48, 0x9A, 0xA0, 0xDA, 0x20, 0xE8, +0x01, 0x74, 0x15, 0x60, 0x03, 0x24, 0x02, 0x74, +0x23, 0x60, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x4E, 0x9B, 0xAD, 0xEA, +0x4E, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF2, +0x74, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF6, 0x70, 0x9B, 0x21, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x4F, 0x9B, +0xAD, 0xEA, 0x4F, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF6, 0x74, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF6, 0x78, 0x9B, 0x10, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x50, 0x9B, 0xAD, 0xEA, 0x50, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF6, 0x7C, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF6, 0x60, 0x9B, +0x40, 0xDB, 0x20, 0xE8, 0x01, 0x74, 0x16, 0x60, +0x03, 0x24, 0x02, 0x74, 0x25, 0x60, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x8E, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x4E, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF6, 0x70, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0x54, 0x9A, 0x23, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x8F, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x4F, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF6, 0x78, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF6, 0x54, 0x9A, 0x11, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x90, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x50, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF6, 0x60, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF6, +0x5C, 0x9A, 0xA0, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6C, 0x95, 0xF6, 0x8C, 0x9C, +0x00, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x48, 0xDB, 0xC0, 0xF1, 0x08, 0x4B, 0x41, 0xDB, +0x42, 0xDB, 0x43, 0xDB, 0x44, 0xDB, 0x40, 0xDC, +0x10, 0xF0, 0x24, 0x6C, 0x95, 0xF6, 0x94, 0x9C, +0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, 0x95, 0xF6, +0x9C, 0x9C, 0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, +0xB5, 0xF6, 0x84, 0x9C, 0x40, 0xDC, 0x10, 0xF0, +0x24, 0x6C, 0xB5, 0xF6, 0x8C, 0x9C, 0x40, 0xDC, +0x10, 0xF0, 0x24, 0x6C, 0xB5, 0xF6, 0x90, 0x9C, +0x4E, 0xDB, 0x4F, 0xDB, 0x40, 0xDC, 0x10, 0xF0, +0x24, 0x6C, 0xB5, 0xF6, 0x98, 0x9C, 0x40, 0xDC, +0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF6, 0x80, 0x9C, +0x50, 0xDB, 0x40, 0xDC, 0x4C, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x75, 0xF6, 0x7C, 0x9B, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0x35, 0xF6, 0x74, 0x9B, 0x01, 0x6A, 0x4B, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF6, +0x70, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF6, 0x78, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF6, 0x60, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF2, 0x74, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF6, +0x74, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF6, 0x60, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x75, 0xF6, 0x78, 0x9B, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x05, 0x5C, 0x4C, 0xED, 0x00, 0x6A, 0x61, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, 0xD5, 0xF0, +0x10, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x05, 0x2D, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF6, +0x4C, 0x9A, 0x0A, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF6, 0x4C, 0x9A, 0x0C, 0x10, 0x07, 0x2D, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF6, 0x50, 0x9A, +0x60, 0xA2, 0x01, 0x6A, 0x39, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF6, 0x50, 0x9A, 0x60, 0xA2, +0xFF, 0x6A, 0x6C, 0xEA, 0x46, 0x32, 0x2F, 0x10, +0x09, 0x2D, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF6, +0x50, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, +0x4A, 0x32, 0x25, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF6, 0x50, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0x4E, 0x32, 0x1C, 0x10, 0x09, 0x2D, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF6, 0x50, 0x9A, +0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, 0x52, 0x32, +0x12, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF6, +0x50, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, +0x56, 0x32, 0x09, 0x10, 0x0B, 0x2D, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF6, 0x50, 0x9A, 0x60, 0xA2, +0xFF, 0x6A, 0x6C, 0xEA, 0x5A, 0x32, 0x01, 0x6B, +0x6C, 0xEA, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF6, 0x50, 0x9A, 0x40, 0xA2, 0x00, 0xF6, +0x40, 0x32, 0x00, 0xF6, 0x43, 0x32, 0xC0, 0xF7, +0x42, 0x32, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x69, 0x8C, 0xE9, +0x00, 0x68, 0xFF, 0x6A, 0x0C, 0xEA, 0x2E, 0xEA, +0x10, 0x2A, 0x91, 0x67, 0x00, 0x18, 0x50, 0xE6, +0x91, 0x67, 0x00, 0x18, 0x3F, 0xE6, 0x91, 0x67, +0x00, 0x18, 0x57, 0xE6, 0x91, 0x67, 0x00, 0x18, +0x11, 0xE6, 0x91, 0x67, 0x00, 0x18, 0x1E, 0xE6, +0x0F, 0x10, 0x90, 0x67, 0x00, 0x18, 0x76, 0xE6, +0x90, 0x67, 0x00, 0x18, 0x65, 0xE6, 0x90, 0x67, +0x00, 0x18, 0x7D, 0xE6, 0x90, 0x67, 0x00, 0x18, +0x35, 0xE6, 0x90, 0x67, 0x00, 0x18, 0x2B, 0xE6, +0x01, 0x48, 0x05, 0x70, 0xDA, 0x61, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xFF, 0xF7, 0x1F, 0x69, +0x8C, 0xE9, 0xF5, 0xF2, 0x80, 0x9A, 0xFF, 0x6B, +0x8E, 0x6A, 0xA0, 0xA4, 0x00, 0x68, 0x6C, 0xED, +0xAC, 0xEA, 0x40, 0xC4, 0x71, 0x6A, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF2, 0x88, 0x9A, 0x01, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x19, 0x10, 0x64, 0x70, 0x0D, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x55, 0xF2, 0x84, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, 0x1C, 0x10, +0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x48, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF2, 0x48, 0x9A, 0x60, 0xA2, 0x01, 0x6A, +0x6C, 0xEA, 0xDF, 0x2A, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x49, 0x4C, 0xE9, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF2, 0x58, 0x9A, 0x20, 0xCA, 0x01, 0x6A, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0x69, 0x4E, 0xF2, 0x4C, 0x9B, 0x2C, 0xED, +0xFF, 0xF7, 0x1F, 0x68, 0x11, 0xD7, 0x8C, 0xE8, +0x08, 0xD5, 0x04, 0x04, 0x00, 0x6D, 0xCC, 0xE9, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x4C, 0x9B, 0x05, 0x04, 0x00, 0x6D, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x50, 0x9B, 0x11, 0x95, 0x04, 0x04, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x50, 0x9B, 0x12, 0x95, 0x06, 0x04, +0x04, 0x6E, 0x40, 0xEA, 0x00, 0xF1, 0x00, 0x58, +0x08, 0x61, 0x0E, 0xF0, 0x40, 0x40, 0xFF, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xF1, 0x00, 0x5A, +0x39, 0x60, 0x08, 0x92, 0x04, 0x72, 0x11, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, 0x5C, 0x9A, +0xFF, 0x6B, 0x49, 0xE0, 0x40, 0xA2, 0x4C, 0xEB, +0x5F, 0x21, 0x06, 0x94, 0x8F, 0xEA, 0x6C, 0xEA, +0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, 0x04, 0xD2, +0x57, 0x10, 0x08, 0x92, 0x05, 0x72, 0x12, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, 0x5C, 0x9A, +0xFF, 0xF7, 0x1F, 0x6B, 0x49, 0xE0, 0x40, 0xAA, +0x4C, 0xEB, 0x7F, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x77, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF1, 0x5C, 0x9A, 0x49, 0xE0, 0x60, 0x9A, +0x80, 0xF0, 0x1E, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x96, 0x10, 0x01, 0xF0, 0x00, 0x58, +0x09, 0x61, 0x0D, 0xF7, 0x40, 0x40, 0xFF, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xF7, 0x00, 0x5A, +0x80, 0xF0, 0x17, 0x60, 0x08, 0x92, 0x04, 0x72, +0x31, 0x61, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, 0x5C, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, +0x40, 0x9A, 0x49, 0xE0, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0x07, 0x21, 0x06, 0x94, 0x8F, 0xEB, +0x4C, 0xEB, 0x04, 0x92, 0x8C, 0xEA, 0x4D, 0xEB, +0x04, 0xD3, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, 0x5C, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, +0x40, 0x9A, 0x7D, 0x67, 0x41, 0xE0, 0x50, 0xA3, +0x40, 0xC0, 0x7E, 0x10, 0x08, 0x92, 0x05, 0x72, +0x32, 0x61, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, 0x5C, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, +0x40, 0x9A, 0x49, 0xE0, 0x60, 0xAA, 0xFF, 0xF7, +0x1F, 0x6A, 0x6C, 0xEA, 0x07, 0x21, 0x06, 0x94, +0x8F, 0xEB, 0x4C, 0xEB, 0x04, 0x92, 0x8C, 0xEA, +0x4D, 0xEB, 0x04, 0xD3, 0x1F, 0xF7, 0x00, 0x6A, +0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, +0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, +0x5C, 0x9A, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF1, 0x40, 0x9A, 0x7D, 0x67, 0x41, 0xE0, +0x48, 0xAB, 0x40, 0xC8, 0x49, 0x10, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF1, 0x5C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x40, 0x9A, 0x49, 0xE0, +0x60, 0x9A, 0x07, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF1, 0x5C, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, +0x40, 0x9A, 0x41, 0xE0, 0x04, 0x92, 0x40, 0xD8, +0x1B, 0x10, 0xFF, 0xF7, 0x1C, 0x6A, 0x0C, 0xEA, +0x01, 0x6D, 0x82, 0x67, 0xAB, 0xED, 0x08, 0xD2, +0x00, 0x18, 0x34, 0xE1, 0x05, 0xD2, 0x07, 0x21, +0x06, 0x94, 0x8F, 0xEB, 0x4C, 0xEB, 0x04, 0x92, +0x8C, 0xEA, 0x4D, 0xEB, 0x04, 0xD3, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x08, 0x94, +0x04, 0x96, 0x01, 0x6D, 0xAB, 0xED, 0x40, 0xEA, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x41, 0x9C, 0x61, 0xA4, +0x01, 0xAC, 0x06, 0xD2, 0x42, 0x9C, 0xFF, 0x73, +0x07, 0xD2, 0x00, 0x6A, 0x59, 0x60, 0x7F, 0x6D, +0x6C, 0xED, 0x4C, 0x45, 0xFF, 0x6B, 0x6C, 0xEA, +0x0E, 0x5A, 0x08, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x48, 0x32, 0xF5, 0xF0, 0x04, 0x4B, 0x4D, 0xE3, +0x40, 0x9B, 0x00, 0xEA, 0x03, 0x6A, 0x48, 0x10, +0x61, 0xA4, 0x80, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xFF, 0x6E, 0x07, 0x03, 0x90, 0x67, 0x4C, 0xEE, +0x06, 0x07, 0x04, 0xD3, 0x00, 0x18, 0xE3, 0xDD, +0x1F, 0x10, 0x81, 0xA4, 0x80, 0x6A, 0xFF, 0x69, +0x64, 0x67, 0x4C, 0xEB, 0x0C, 0xE9, 0x02, 0x32, +0x01, 0x6E, 0x82, 0x67, 0xB1, 0x67, 0xCB, 0xEE, +0x08, 0xD3, 0x09, 0xD2, 0x00, 0x18, 0x7F, 0xE1, +0x08, 0x93, 0x07, 0x23, 0x07, 0x94, 0x8F, 0xEB, +0x4C, 0xEB, 0x06, 0x92, 0x8C, 0xEA, 0x4D, 0xEB, +0x06, 0xD3, 0x09, 0x94, 0x06, 0x97, 0x01, 0x6E, +0xB1, 0x67, 0xCB, 0xEE, 0x00, 0x18, 0x92, 0xE1, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x29, 0xF4, 0x7C, 0x9A, 0x06, 0x94, 0x61, 0xE0, +0x49, 0xF4, 0x60, 0x9A, 0x29, 0xF4, 0x1C, 0xDA, +0x6D, 0xE4, 0x49, 0xF4, 0x60, 0xDA, 0x0B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x58, 0x9A, 0x90, 0x67, 0x40, 0xEA, 0x01, 0x6A, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF6, 0x98, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xA0, 0x9C, 0x4C, 0x9B, +0xAC, 0xEA, 0x4D, 0xDB, 0x40, 0xDC, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0xD1, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF6, 0x34, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF6, 0x10, 0x4A, 0x40, 0x9A, +0x60, 0x99, 0x10, 0xF0, 0x24, 0x6C, 0xA0, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF6, 0x58, 0x9A, +0xB5, 0xF6, 0x00, 0x4C, 0x80, 0x9C, 0x00, 0x9A, +0x1A, 0x65, 0x10, 0xF0, 0x24, 0x6A, 0x80, 0x9C, +0xB5, 0xF6, 0x08, 0x4A, 0x40, 0x9A, 0x01, 0xD4, +0x30, 0xF0, 0x20, 0x6C, 0x40, 0x9A, 0xC0, 0xF1, +0xE8, 0x9C, 0x00, 0xD2, 0x44, 0x67, 0xC0, 0xF1, +0x08, 0x4A, 0xC1, 0x9A, 0x83, 0x9A, 0x6C, 0xEF, +0xAC, 0xEE, 0x01, 0x93, 0xA2, 0x9A, 0xE5, 0xDA, +0x6C, 0xEC, 0x0C, 0xED, 0x64, 0x9A, 0x00, 0x90, +0x88, 0xDA, 0xC6, 0xDA, 0x0C, 0xEB, 0xA7, 0xDA, +0x69, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF6, +0x10, 0x4A, 0x40, 0x9A, 0xE0, 0xD9, 0x18, 0x67, +0xC0, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF6, +0x00, 0x4A, 0x40, 0x9A, 0xA0, 0xD8, 0x80, 0xDA, +0x10, 0xF0, 0x24, 0x6C, 0xB5, 0xF6, 0x08, 0x4C, +0x80, 0x9C, 0x60, 0xDC, 0x05, 0x91, 0x04, 0x90, +0x03, 0x63, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0x14, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF6, +0xF4, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF6, +0xDC, 0x9A, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0x98, 0xAE, 0x9A, 0x60, 0x9F, +0x20, 0x9E, 0x8C, 0xED, 0x8F, 0x9A, 0xB1, 0xDA, +0x6C, 0xEC, 0x70, 0x9A, 0x92, 0xDA, 0x2C, 0xEB, +0x73, 0xDA, 0xA0, 0xD8, 0x80, 0xDF, 0x60, 0xDE, +0x01, 0x91, 0x00, 0x90, 0x01, 0x63, 0x20, 0xE8, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x50, 0x9A, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x07, 0x6D, 0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x01, 0x6E, 0x12, 0xEC, +0x71, 0xE4, 0xE9, 0xF0, 0xA5, 0xA4, 0xCC, 0xED, +0x1D, 0x25, 0xE9, 0xF0, 0xA6, 0xA4, 0x29, 0xF1, +0x60, 0x9B, 0xE9, 0xF0, 0x85, 0xA4, 0x75, 0xE5, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF5, 0x74, 0x9B, +0xBC, 0x35, 0x21, 0x4D, 0x75, 0xE5, 0xE0, 0xA5, +0x9E, 0x33, 0x9A, 0x34, 0xCC, 0xEC, 0x78, 0x33, +0x9C, 0x34, 0x4C, 0xEF, 0x8D, 0xEB, 0xED, 0xEB, +0x00, 0xF6, 0x60, 0x33, 0x00, 0xF6, 0x63, 0x33, +0x4C, 0xEB, 0x60, 0xC5, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF6, 0x7C, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x0B, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0x04, 0xF0, 0x00, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x35, 0xF2, 0x9C, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF6, 0x58, 0x9A, +0x60, 0xA2, 0x03, 0x6A, 0x6C, 0xEA, 0x03, 0x72, +0x08, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF6, +0x7C, 0x9A, 0x7F, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, +0x40, 0xC3, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF6, 0x58, 0x9A, 0x60, 0xA2, 0x03, 0x6A, +0x6C, 0xEA, 0x03, 0x72, 0x08, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF6, 0x7C, 0x9A, 0x7F, 0x6A, +0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x94, 0xA3, +0x6E, 0xF5, 0x58, 0x9A, 0x40, 0xEA, 0x01, 0x6B, +0x6E, 0xEA, 0x1E, 0x2A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0xB4, 0xA3, +0x7F, 0x6C, 0xAC, 0xEC, 0x15, 0x24, 0x10, 0xF0, +0x24, 0x6C, 0x35, 0xF2, 0x90, 0x9C, 0x00, 0x6D, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0x54, 0x9A, 0x02, 0x6C, 0x80, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, 0xE8, 0xF3, +0xC5, 0xA3, 0xFF, 0x6C, 0x55, 0x4C, 0x40, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0x28, 0xF5, 0xBC, 0xA3, +0x7F, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x02, 0x23, 0x00, 0x18, 0x25, 0xCD, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0x67, 0x6E, 0xF5, 0x58, 0x9A, 0x2F, 0xF7, +0x94, 0xA3, 0xFF, 0x68, 0x0C, 0xE9, 0x40, 0xEA, +0x01, 0x72, 0x19, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x94, 0xA2, +0x7F, 0x6B, 0x8C, 0xEB, 0x0C, 0xEB, 0x0F, 0x23, +0x68, 0xF3, 0x9D, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x68, 0xF3, 0x7D, 0xC2, 0x68, 0xF3, +0x5D, 0xA2, 0x07, 0x6B, 0x6C, 0xEA, 0x03, 0x2A, +0x91, 0x67, 0x00, 0x18, 0x1D, 0xCA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0x67, 0x6E, 0xF5, 0x58, 0x9A, 0x2F, 0xF7, +0x94, 0xA3, 0xFF, 0x68, 0x0C, 0xE9, 0x40, 0xEA, +0x01, 0x6B, 0x6E, 0xEA, 0x29, 0x2A, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0xB4, 0xA3, 0x7F, 0x6C, 0xAC, 0xEC, 0x0C, 0xEC, +0x1F, 0x24, 0x10, 0xF0, 0x24, 0x6C, 0x35, 0xF2, +0x90, 0x9C, 0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0x54, 0x9A, 0x02, 0x6C, 0x80, 0xC2, +0x68, 0xF3, 0x99, 0xA3, 0x03, 0x6A, 0x4B, 0xEA, +0x4C, 0xEC, 0x68, 0xF3, 0x99, 0xC3, 0x68, 0xF3, +0x9D, 0xA3, 0x8C, 0xEA, 0x68, 0xF3, 0x5D, 0xC3, +0x68, 0xF3, 0x5D, 0xA3, 0x07, 0x6B, 0x6C, 0xEA, +0x03, 0x2A, 0x91, 0x67, 0x00, 0x18, 0x1D, 0xCA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x24, 0x67, 0x6E, 0xF5, +0x58, 0x9A, 0x2F, 0xF7, 0x94, 0xA3, 0xFF, 0x68, +0x0C, 0xE9, 0x40, 0xEA, 0x01, 0x72, 0x1B, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0x94, 0xA3, 0x7F, 0x6A, 0x8C, 0xEA, +0x0C, 0xEA, 0x11, 0x22, 0x68, 0xF3, 0x75, 0xA3, +0x10, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x0C, 0xEA, +0x20, 0x72, 0x06, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x54, 0x9A, 0x40, 0xEA, 0x03, 0x10, +0x91, 0x67, 0x00, 0x18, 0x2A, 0xCD, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x68, +0x8C, 0xE8, 0x90, 0x67, 0x00, 0x18, 0xC8, 0xCA, +0x09, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x02, 0x72, 0x03, 0x60, 0x90, 0x67, +0x00, 0x18, 0xE0, 0xCD, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x25, 0xD7, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x04, 0x67, 0xE9, 0xF2, 0x8C, 0xA3, 0x01, 0x6B, +0xFF, 0x6A, 0x8C, 0xEB, 0x4C, 0xEB, 0x4C, 0xE8, +0x80, 0xF0, 0x11, 0x23, 0x01, 0x70, 0x0D, 0x60, +0x07, 0x20, 0x02, 0x70, 0x0F, 0x60, 0x00, 0x6A, +0x03, 0x70, 0x06, 0xD2, 0x16, 0x61, 0x0F, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF6, 0x40, 0x9A, +0x0E, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF6, +0x44, 0x9A, 0x09, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF6, 0x48, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF6, 0x4C, 0x9A, 0x40, 0x9A, +0x06, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x1C, 0x33, +0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xE2, 0x49, 0xF1, +0x08, 0x4A, 0x00, 0x6B, 0x05, 0xD2, 0x09, 0xD2, +0x04, 0xD3, 0x04, 0x92, 0x01, 0x6C, 0x30, 0xF0, +0x20, 0x69, 0x84, 0xEA, 0x07, 0xD4, 0x64, 0x67, +0x06, 0x94, 0xC0, 0xF1, 0x08, 0x49, 0x8C, 0xEB, +0x66, 0xEA, 0xFF, 0x6A, 0x4C, 0xEB, 0x42, 0xF2, +0x48, 0x40, 0x48, 0x32, 0x49, 0xE1, 0x07, 0x94, +0x42, 0x9A, 0x8C, 0xEA, 0x04, 0x94, 0x46, 0xEC, +0xFF, 0x6C, 0x8C, 0xEA, 0x6E, 0xEA, 0x36, 0x22, +0x01, 0x73, 0x1B, 0x61, 0x04, 0x95, 0x90, 0x67, +0x01, 0x6E, 0x00, 0x18, 0xCE, 0xD3, 0x42, 0xF2, +0x6C, 0x40, 0x68, 0x33, 0x6D, 0xE1, 0x42, 0x9B, +0x07, 0x94, 0x8D, 0xEA, 0x42, 0xDB, 0x29, 0xF1, +0x64, 0xA1, 0x02, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x20, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF5, 0x40, 0x9A, 0x05, 0x94, 0x40, 0x9A, +0x18, 0x10, 0x29, 0xF1, 0x44, 0xA1, 0x02, 0x6B, +0xFF, 0x6C, 0x4C, 0xEB, 0x8C, 0xEB, 0x08, 0xD3, +0x11, 0x2B, 0x04, 0x95, 0x90, 0x67, 0x00, 0x6E, +0x00, 0x18, 0xCE, 0xD3, 0x07, 0x93, 0x42, 0xF2, +0x4C, 0x40, 0x48, 0x32, 0x45, 0xE1, 0x6F, 0xEA, +0x62, 0x99, 0x09, 0x94, 0x6C, 0xEA, 0x42, 0xD9, +0x08, 0x92, 0x40, 0xDC, 0x04, 0x93, 0x05, 0x94, +0x09, 0x92, 0x01, 0x4B, 0x04, 0x4C, 0x04, 0x4A, +0x20, 0x73, 0x04, 0xD3, 0x05, 0xD4, 0x09, 0xD2, +0xA4, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x42, 0xF2, +0x08, 0x48, 0x06, 0x93, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0x30, 0x09, 0xE2, 0x62, 0xDA, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x7A, 0xA0, 0x02, 0x6A, 0xFF, 0x69, +0x6C, 0xEA, 0x2C, 0xEC, 0x2C, 0xEA, 0x04, 0xD4, +0x20, 0x22, 0x03, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x01, 0x6D, 0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, +0x6D, 0xDD, 0x68, 0xF3, 0x9A, 0xA0, 0x01, 0x6B, +0x4C, 0xEB, 0x09, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0x68, 0xF3, 0x94, 0xA0, 0x6C, 0x33, 0x6D, 0xEA, +0x7F, 0x6B, 0x8C, 0xEB, 0x2C, 0xEB, 0x68, 0xF3, +0x5A, 0xC0, 0x07, 0x23, 0x08, 0x6B, 0x4C, 0xEB, +0x2C, 0xEB, 0x03, 0x23, 0x04, 0x94, 0x00, 0x18, +0x1D, 0xCA, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x7A, 0xA0, +0x01, 0x6A, 0xFF, 0x69, 0x6C, 0xEA, 0x2C, 0xEC, +0x2C, 0xEA, 0x04, 0xD4, 0x19, 0x22, 0x02, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x00, 0x6D, 0x68, 0xF3, +0x5A, 0xC0, 0x00, 0x18, 0x6D, 0xDD, 0x68, 0xF3, +0x9A, 0xA0, 0x01, 0x6B, 0x6C, 0xEA, 0xFA, 0x4B, +0x48, 0x32, 0x8C, 0xEB, 0x4D, 0xEB, 0x04, 0x6A, +0x6C, 0xEA, 0x2C, 0xEA, 0x68, 0xF3, 0x7A, 0xC0, +0x03, 0x22, 0x04, 0x94, 0x00, 0x18, 0x1D, 0xCA, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x00, 0x18, 0xE7, 0xE1, 0x02, 0x67, +0x01, 0x6A, 0x0C, 0xEA, 0x11, 0x22, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0x73, 0xC9, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF6, 0x50, 0x9A, 0xFF, 0x6C, +0x01, 0x4C, 0x60, 0x9A, 0x8C, 0xEB, 0x08, 0x23, +0x60, 0x9A, 0x8D, 0xEB, 0x60, 0xDA, 0x04, 0x10, +0x00, 0x6C, 0xA4, 0x67, 0x00, 0x18, 0x73, 0xC9, +0x40, 0x6A, 0x0C, 0xEA, 0x0F, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF6, 0x54, 0x9A, 0x60, 0xA2, +0x00, 0xF6, 0x60, 0x33, 0x00, 0xF6, 0x63, 0x33, +0x00, 0x53, 0x00, 0x6B, 0x02, 0x61, 0x80, 0x6B, +0x6B, 0xEB, 0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x90, 0xA2, +0x88, 0xF3, 0xB1, 0xA2, 0x88, 0xF3, 0xD7, 0xA2, +0x02, 0x6F, 0x00, 0x18, 0x69, 0xCA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF3, 0x4C, 0x9A, 0x66, 0x6B, 0x00, 0x6C, +0x60, 0xC2, 0x80, 0x18, 0x55, 0x07, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x4C, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF5, 0x70, 0xA2, +0x02, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x2F, 0xE4, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x4D, 0xD4, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x74, 0xA0, +0x7F, 0x6A, 0xFF, 0x69, 0x6C, 0xEA, 0x1E, 0x22, +0x68, 0xF3, 0x97, 0xA0, 0x96, 0x34, 0x2C, 0xEC, +0x00, 0x18, 0x7B, 0xE2, 0x02, 0x6B, 0x4C, 0xEB, +0x2C, 0xEB, 0x07, 0x23, 0x68, 0xF3, 0x97, 0xA0, +0x96, 0x34, 0x2C, 0xEC, 0x00, 0x18, 0xED, 0xCC, +0x0D, 0x10, 0x68, 0xF3, 0x97, 0xA0, 0x68, 0xF3, +0x79, 0xA0, 0x05, 0x6A, 0x4B, 0xEA, 0x96, 0x34, +0x6C, 0xEA, 0x2C, 0xEC, 0x68, 0xF3, 0x59, 0xC0, +0x00, 0x18, 0x1D, 0xCA, 0x00, 0x18, 0xFC, 0xDB, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x94, 0xA2, 0x7F, 0x6B, 0x8C, 0xEB, +0x07, 0x23, 0x68, 0xF3, 0x97, 0xA2, 0xFF, 0x6A, +0x96, 0x34, 0x4C, 0xEC, 0x00, 0x18, 0x45, 0xCD, +0x00, 0x18, 0x68, 0xCB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF6, 0x7C, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x37, 0xC4, 0x00, 0x18, 0x35, 0xCB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x68, 0x0C, 0xEC, 0x00, 0x18, +0x4F, 0xCA, 0x00, 0x6C, 0x00, 0x18, 0xBA, 0xCA, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF6, 0x7C, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x0C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x37, 0xC4, 0x00, 0x18, 0x35, 0xCB, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x91, 0xD1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x8E, 0xD1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x3E, 0xD8, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xBA, 0xD7, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xB2, 0xE7, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF6, 0x58, 0x9A, 0xFF, 0x6C, 0x60, 0xA2, +0x03, 0x6A, 0x6C, 0xEA, 0x03, 0x72, 0x11, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xA9, 0xF2, 0x4C, 0xA2, +0x01, 0x72, 0x0B, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF6, 0x7C, 0x9A, 0x80, 0x6D, 0xAB, 0xED, +0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x00, 0x18, 0x18, 0xCB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0xD2, 0xE0, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0xB4, 0xA3, 0x04, 0x67, 0x7F, 0x6C, 0xFF, 0x6A, +0xAC, 0xEC, 0x4C, 0xEC, 0x4C, 0xE8, 0x0F, 0x24, +0x68, 0xF3, 0xB9, 0xA3, 0x40, 0x6C, 0xAC, 0xEC, +0x4C, 0xEC, 0x09, 0x24, 0x68, 0xF3, 0x9A, 0xA3, +0x10, 0x6B, 0x8C, 0xEB, 0x4C, 0xEB, 0x03, 0x23, +0x90, 0x67, 0x00, 0x18, 0x76, 0xE6, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF6, 0x58, 0x9A, 0xFF, 0x6C, +0x60, 0xA2, 0x03, 0x6A, 0x6C, 0xEA, 0x03, 0x72, +0x11, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xA9, 0xF2, +0x4C, 0xA2, 0x01, 0x72, 0x0B, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF6, 0x7C, 0x9A, 0x80, 0x6D, +0xAB, 0xED, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, 0x69, 0xA2, +0x0E, 0xEB, 0x11, 0x2B, 0x69, 0xF3, 0x68, 0xA2, +0x1F, 0x6C, 0x6A, 0x32, 0x8C, 0xEA, 0x47, 0xE8, +0x01, 0x6C, 0x8C, 0xEA, 0x08, 0x22, 0x02, 0x6A, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0x2F, 0xE4, 0x00, 0x18, +0x18, 0xCB, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0xE8, 0xE0, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFF, 0x63, 0x01, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF5, 0x74, 0x9B, 0xFF, 0x6A, 0x4C, 0xEE, +0x6D, 0xE4, 0x08, 0x68, 0x80, 0xA3, 0xDB, 0xE0, +0x02, 0x67, 0x4C, 0xED, 0x07, 0xEE, 0xD0, 0x67, +0x4C, 0xEF, 0x04, 0xED, 0x4C, 0xEC, 0xCC, 0xEF, +0x0F, 0xE8, 0x8C, 0xE8, 0xE4, 0xED, 0xED, 0xE8, +0x4C, 0xE8, 0x00, 0xC3, 0x01, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF5, 0x54, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x8C, 0xEB, 0x4D, 0xE3, 0x40, 0xA3, 0xFF, 0x6C, +0x8C, 0xEE, 0x08, 0x6B, 0xDB, 0xE3, 0x8C, 0xED, +0x8C, 0xEA, 0x64, 0x67, 0x47, 0xED, 0x67, 0xEE, +0x6C, 0xEA, 0x8C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF1, 0x60, 0x9B, +0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, 0x69, 0xE2, +0x00, 0x9A, 0x41, 0x45, 0x25, 0x67, 0x08, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, +0x85, 0x67, 0x2C, 0xE8, 0x40, 0xEA, 0x06, 0xEA, +0x50, 0x67, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0xF7, 0x1F, 0x68, +0x41, 0x45, 0x25, 0x67, 0x0C, 0xD6, 0x8C, 0xE8, +0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, +0x40, 0x9A, 0x41, 0xE0, 0xC0, 0xD8, 0x1A, 0x10, +0x01, 0x6D, 0x90, 0x67, 0xAB, 0xED, 0x00, 0x18, +0x34, 0xE1, 0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF4, 0x50, 0x9A, 0x91, 0x67, 0x40, 0xEA, +0x0C, 0x93, 0x64, 0xEA, 0x43, 0x67, 0x04, 0x93, +0x2C, 0xEA, 0x2F, 0xE9, 0x6C, 0xE9, 0x10, 0xF0, +0x24, 0x6B, 0xD5, 0xF1, 0x60, 0x9B, 0x2D, 0xEA, +0x61, 0xE0, 0x40, 0xD8, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x01, 0x74, 0x0D, 0x60, 0x06, 0x24, 0x02, 0x74, +0x10, 0x60, 0x03, 0x74, 0x00, 0x6A, 0x1C, 0x61, +0x14, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xA8, 0x35, +0xF5, 0xF6, 0x58, 0x9A, 0x0B, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xA8, 0x35, 0xF5, 0xF6, 0x5C, 0x9A, +0x05, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF7, +0x40, 0x9A, 0xA8, 0x35, 0x55, 0xE5, 0x40, 0x9D, +0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF7, +0x44, 0x9A, 0xA8, 0x35, 0x55, 0xE5, 0x40, 0x9D, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x08, 0xF3, 0x00, 0x4A, +0x88, 0x34, 0x91, 0xE2, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0x78, 0x9A, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF5, 0xA0, 0x35, 0xCC, 0xEB, 0x10, 0xF0, +0x24, 0x6E, 0x55, 0xF5, 0xD4, 0x9E, 0xCE, 0xF4, +0x50, 0x9A, 0x80, 0xAC, 0xAD, 0xEB, 0x01, 0x6D, +0xAB, 0xED, 0x6C, 0xEE, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6B, 0x8C, 0xEB, +0xFF, 0xF7, 0x1F, 0x6A, 0x81, 0x46, 0x06, 0x67, +0xAC, 0xEA, 0x06, 0x2C, 0x83, 0x67, 0xA2, 0x67, +0x00, 0x18, 0x5C, 0xE1, 0x02, 0x67, 0x0D, 0x10, +0x83, 0x67, 0xA2, 0x67, 0x00, 0x18, 0x5C, 0xE1, +0x22, 0x67, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, +0x50, 0x9A, 0x90, 0x67, 0x2C, 0xE8, 0x40, 0xEA, +0x06, 0xEA, 0x50, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x46, 0x67, 0xFF, 0x68, 0xFF, 0xF7, 0x1F, 0x69, +0x01, 0x4A, 0x0C, 0xD6, 0x0D, 0xD7, 0x8C, 0xE8, +0xAC, 0xE9, 0x04, 0x2A, 0x90, 0x67, 0xB1, 0x67, +0xC7, 0x67, 0x15, 0x10, 0xB1, 0x67, 0x90, 0x67, +0x00, 0x18, 0x5C, 0xE1, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x0C, 0x94, 0xAE, 0xF4, 0x50, 0x9A, +0x40, 0xEA, 0x0D, 0x96, 0x90, 0x67, 0xB1, 0x67, +0xC4, 0xEA, 0x0C, 0x92, 0x4C, 0xEE, 0x4F, 0xEB, +0x04, 0x92, 0x4C, 0xEB, 0x6D, 0xEE, 0x00, 0x18, +0x6F, 0xE1, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x0E, 0x91, 0x04, 0xD2, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xED, 0x4C, 0xE9, +0x0C, 0xD6, 0x0D, 0xD7, 0x0F, 0x90, 0x05, 0xD5, +0x00, 0x6A, 0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x40, 0xA8, 0x01, 0x4A, 0x40, 0xC8, 0x10, 0xF0, +0x24, 0x6A, 0x04, 0x94, 0x05, 0x95, 0xF5, 0xF3, +0xD8, 0x9A, 0x00, 0x18, 0x7F, 0xE1, 0x0C, 0x93, +0x6C, 0xEA, 0x0D, 0x93, 0x6E, 0xEA, 0x03, 0x22, +0x40, 0xA8, 0x23, 0xEA, 0xE7, 0x61, 0x40, 0xA8, +0x09, 0x97, 0x07, 0x90, 0x23, 0xEA, 0x08, 0x91, +0x58, 0x67, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x24, 0x6A, 0x10, 0xF7, 0x19, 0x4A, 0x40, 0xDB, +0x00, 0x68, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF7, +0x48, 0x9A, 0x40, 0xA2, 0x12, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF7, 0x4C, 0x9A, 0x40, 0xA2, +0x0C, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF7, +0x50, 0x9A, 0x40, 0xA2, 0x06, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF7, 0x54, 0x9A, 0x40, 0xA2, +0x18, 0x22, 0xE0, 0xF3, 0x09, 0x70, 0x0A, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, +0x20, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x0C, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x32, 0x6C, 0x01, 0x48, +0x40, 0xEA, 0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xE8, +0xD0, 0x17, 0x01, 0x6A, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0x90, 0xF7, 0x1D, 0x4A, 0x40, 0xDB, 0x00, 0x6B, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF7, 0xB8, 0x9A, +0xFF, 0x6C, 0x40, 0xA5, 0xA0, 0xA5, 0x8C, 0xEA, +0xAC, 0xEC, 0x4E, 0xEC, 0x10, 0x24, 0x64, 0x73, +0x09, 0x61, 0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF2, +0x98, 0x9B, 0x40, 0x6D, 0x60, 0x9C, 0xAD, 0xEB, +0x60, 0xDC, 0x20, 0xE8, 0x01, 0x4B, 0xFF, 0xF7, +0x1F, 0x6A, 0x4C, 0xEB, 0xE5, 0x17, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, +0x10, 0xF0, 0x24, 0x6A, 0xFF, 0x69, 0xF0, 0xF7, +0x09, 0x4A, 0x8C, 0xE9, 0x40, 0xDB, 0x00, 0x68, +0x20, 0x10, 0x82, 0xF3, 0x08, 0x70, 0x09, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, +0x10, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x1F, 0x10, 0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x48, +0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x14, 0x6C, 0x40, 0xEA, 0x33, 0x58, +0x08, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF6, +0x48, 0x9A, 0x01, 0x6B, 0x40, 0xA2, 0x6C, 0xEA, +0x0B, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF7, +0x5C, 0x9A, 0x01, 0x6B, 0x40, 0x9A, 0x42, 0x32, +0x5E, 0x32, 0x6C, 0xEA, 0x2E, 0xEA, 0xD5, 0x2A, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, +0x10, 0xF0, 0x24, 0x6A, 0xF0, 0xF7, 0x0A, 0x4A, +0x40, 0xDB, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0x71, 0xF0, 0x1D, 0x4A, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF7, 0x40, 0x9A, 0x60, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0xF8, 0x2A, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, +0x24, 0x6A, 0x71, 0xF0, 0x1E, 0x4A, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, 0x80, 0x6B, +0x6B, 0xEB, 0x8D, 0xEB, 0x68, 0xF3, 0x79, 0xC2, +0x88, 0xF3, 0x68, 0xAA, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF7, 0x44, 0x9A, 0xFF, 0x68, 0x10, 0x6C, +0x60, 0xCA, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF3, +0x70, 0x9A, 0x40, 0xA3, 0x0C, 0xEA, 0x8D, 0xEA, +0x0C, 0xEA, 0x40, 0xC3, 0x01, 0x6C, 0x00, 0x18, +0xFA, 0xE1, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF6, +0x50, 0x9A, 0x02, 0x6B, 0x01, 0x6C, 0x60, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF7, 0x60, 0x9A, +0x40, 0xA3, 0x0C, 0xEA, 0x8D, 0xEA, 0x0C, 0xEA, +0x40, 0xC3, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x1F, 0xE2, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF3, 0x70, 0x9A, +0xEF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x00, 0x6C, 0x00, 0x18, 0xFA, 0xE1, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6B, 0x8E, 0x9A, 0xB5, 0xF6, 0x70, 0x9B, +0x80, 0xDB, 0x68, 0xF3, 0x99, 0xA2, 0x7F, 0x6B, +0x8C, 0xEB, 0x68, 0xF3, 0x79, 0xC2, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xEC, +0x94, 0x34, 0x4C, 0xED, 0x4C, 0xEC, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF7, 0x48, 0x9A, 0x80, 0xC2, +0xA0, 0xC2, 0x20, 0xE8, 0xFF, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0x35, 0xF7, 0x68, 0x9B, 0x4C, 0xEC, +0x94, 0x34, 0x4C, 0xEC, 0x80, 0xC3, 0x60, 0xA3, +0x6C, 0xEA, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xED, +0xFF, 0x75, 0x4C, 0xEC, 0xCC, 0xEA, 0x06, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x71, 0xE4, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x71, 0xE4, 0x2C, 0xF7, +0x6E, 0xA4, 0xAC, 0xEA, 0xAF, 0xED, 0x6C, 0xED, +0xAD, 0xEA, 0x2C, 0xF7, 0x4E, 0xC4, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6B, +0x6C, 0xEC, 0x07, 0x6A, 0x6C, 0xED, 0x8C, 0xEA, +0x01, 0x68, 0xE6, 0x67, 0x04, 0xEA, 0xAB, 0xEE, +0x30, 0xF0, 0x20, 0x6A, 0xAD, 0xEE, 0xCE, 0xF2, +0x44, 0x9A, 0x6C, 0xE8, 0xC0, 0xF7, 0xC3, 0x36, +0x8E, 0x34, 0x6C, 0xEF, 0xB0, 0x67, 0x0C, 0xEE, +0x6C, 0xEC, 0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xEC, +0xFF, 0x74, 0xAC, 0xEA, 0x05, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x47, 0xC3, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0xBF, 0xA3, 0x8C, 0xEA, 0x8F, 0xEC, +0xAC, 0xEC, 0x8D, 0xEA, 0x2C, 0xF7, 0x5F, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x06, 0x67, 0x4C, 0xE8, +0x53, 0x70, 0x4C, 0xEC, 0x4C, 0xED, 0x0A, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0x9F, 0xA3, 0x2C, 0xF7, 0x7E, 0xA3, +0x8D, 0xEB, 0x06, 0x10, 0x0C, 0x2C, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x66, 0xA3, 0xAD, 0xEB, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, +0x58, 0x9A, 0x60, 0xC2, 0x2C, 0x10, 0x47, 0x70, +0x12, 0x60, 0x48, 0x58, 0x06, 0x60, 0x17, 0x70, +0x0E, 0x60, 0x44, 0x70, 0x0C, 0x60, 0x01, 0x70, +0x09, 0x10, 0x4C, 0x70, 0x08, 0x60, 0x4D, 0x58, +0x02, 0x60, 0x49, 0x70, 0x03, 0x10, 0x4E, 0x70, +0x02, 0x60, 0x51, 0x70, 0x06, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x0D, 0xF1, 0x46, 0xA2, 0xAD, 0xEA, +0x0D, 0x10, 0x00, 0x18, 0x9D, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x2C, 0xF7, +0x7F, 0xA2, 0x2C, 0xF7, 0x5E, 0xA2, 0x6D, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x35, 0xF2, 0x78, 0x9B, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xE8, 0xF2, 0x1A, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF7, 0x4C, 0x9A, 0x00, 0xC2, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFF, 0x63, 0x01, 0xD0, 0xFF, 0x6A, 0x4C, 0xED, +0x4C, 0xEE, 0x4C, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF2, 0x58, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEC, 0x00, 0xAA, 0xE1, 0xF7, 0x1F, 0x6A, +0x0C, 0xEA, 0x10, 0xF0, 0x24, 0x68, 0xD5, 0xF2, +0x14, 0x98, 0x51, 0xE4, 0x6C, 0xEC, 0x80, 0xC8, +0x9C, 0x32, 0x10, 0xF0, 0x24, 0x6C, 0x35, 0xF7, +0x90, 0x9C, 0x10, 0xF0, 0x24, 0x68, 0x35, 0xF7, +0x14, 0x98, 0x91, 0xE2, 0x80, 0xAC, 0x01, 0xE2, +0x00, 0x98, 0x6C, 0xEC, 0x05, 0x25, 0x10, 0xF0, +0x00, 0x6D, 0xAB, 0xED, 0xAD, 0xEC, 0x6C, 0xEC, +0xD8, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, 0x10, 0xF0, +0x24, 0x6C, 0x35, 0xF7, 0x90, 0x9C, 0x91, 0xE2, +0x60, 0xCC, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF7, +0x78, 0x9B, 0x6D, 0xE2, 0x80, 0xA3, 0x01, 0x6B, +0x8C, 0xEB, 0x05, 0x23, 0x03, 0xF7, 0x01, 0x6B, +0x6B, 0xEB, 0x0C, 0xEB, 0x06, 0x10, 0x1F, 0xF7, +0x01, 0x6B, 0x6B, 0xEB, 0x0C, 0xEB, 0xE0, 0x37, +0xED, 0xEB, 0xFF, 0x76, 0x13, 0x60, 0x10, 0xF0, +0x24, 0x6C, 0x35, 0xF7, 0x9C, 0x9C, 0x80, 0xF4, +0xC0, 0x36, 0x6C, 0xEC, 0x10, 0xF0, 0x24, 0x6B, +0x55, 0xF2, 0x60, 0x9B, 0x6D, 0xEE, 0x10, 0xF0, +0x24, 0x6B, 0x35, 0xF7, 0x74, 0x9B, 0x8D, 0xEE, +0x6D, 0xE2, 0xC0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x55, 0xF7, 0x80, 0x9B, 0x7F, 0x6B, 0x91, 0xE2, +0xA0, 0xA4, 0xAC, 0xEB, 0x60, 0xC4, 0x10, 0xF0, +0x24, 0x6B, 0x55, 0xF7, 0x64, 0x9B, 0x1C, 0x6C, +0x80, 0xC3, 0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF7, +0x68, 0x9B, 0x08, 0xF4, 0x13, 0x6C, 0x80, 0xCB, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF2, 0x88, 0x9B, +0xF7, 0x6B, 0x91, 0xE2, 0xA0, 0xA4, 0xAC, 0xEB, +0x60, 0xC4, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x10, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF5, 0x51, 0xA2, +0xFF, 0x63, 0x05, 0x5A, 0x36, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x48, 0x32, 0x55, 0xF1, 0x1C, 0x4B, +0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x44, 0x9A, 0xFF, 0xF7, +0x1F, 0x6B, 0x40, 0x9A, 0x1A, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x44, 0x9A, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF7, 0x4C, 0x9A, +0x0D, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF7, +0x4C, 0x9A, 0x40, 0x9A, 0x50, 0x32, 0x00, 0xF5, +0x42, 0x32, 0x08, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF7, 0x50, 0x9A, 0x40, 0x9A, 0xE1, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xD2, 0x00, 0x93, +0xE0, 0xF3, 0x08, 0x6A, 0x60, 0x33, 0x68, 0x33, +0x5B, 0xEB, 0x01, 0x2A, 0xE5, 0xE8, 0x12, 0xEA, +0x01, 0x10, 0x66, 0x6A, 0x00, 0xD2, 0x00, 0x92, +0x01, 0x63, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD0, +0x0C, 0x2C, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x78, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x55, 0xF7, +0x94, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x58, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, +0xDC, 0x9A, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF6, +0x18, 0x4A, 0x00, 0x6D, 0x18, 0x6F, 0xF8, 0xED, +0x30, 0xF0, 0x20, 0x6B, 0x2F, 0xF5, 0x18, 0x4B, +0x12, 0xEF, 0x6D, 0xE7, 0xC0, 0xF0, 0x14, 0xA3, +0x01, 0x6F, 0xEC, 0xE8, 0x23, 0x20, 0xC0, 0xF0, +0x74, 0xA3, 0x66, 0x33, 0xEC, 0xEB, 0xFF, 0x6F, +0xEC, 0xEB, 0x1C, 0x23, 0xFF, 0xF7, 0x78, 0x9A, +0x9B, 0xEB, 0x01, 0x2C, 0xE5, 0xE8, 0x12, 0xEB, +0xFF, 0xF7, 0x7C, 0xDA, 0x10, 0xEF, 0x03, 0x27, +0x01, 0x4B, 0xFF, 0xF7, 0x7C, 0xDA, 0x60, 0x9A, +0x78, 0xEE, 0x12, 0xEB, 0x9B, 0xEB, 0x01, 0x2C, +0xE5, 0xE8, 0x12, 0xEB, 0x60, 0xDA, 0xFF, 0xF7, +0x7C, 0x9A, 0x04, 0x2B, 0x01, 0x6F, 0xFF, 0xF7, +0xFC, 0xDA, 0x60, 0xDA, 0x01, 0x4D, 0x0A, 0x75, +0x18, 0x4A, 0xCC, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0xC0, 0xF0, 0x68, 0x9A, +0xC0, 0xF0, 0x84, 0xDA, 0x7B, 0xEC, 0x01, 0x2B, +0xE5, 0xE8, 0x12, 0xEB, 0xC0, 0xF0, 0x6C, 0xDA, +0x78, 0x67, 0xC0, 0xF0, 0x70, 0xDA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, +0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, 0x69, 0xF3, +0x68, 0xC2, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x69, 0xF3, 0x48, 0xA0, 0x03, 0x69, 0x4C, 0xE9, +0x00, 0x6A, 0x35, 0x29, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF7, 0x58, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6C, 0x20, 0xC2, 0x4E, 0xF2, +0x4C, 0x9B, 0x29, 0xF5, 0x10, 0x4C, 0x00, 0x6D, +0xD4, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x4C, 0x9B, 0x30, 0xF0, 0x20, 0x6C, +0xFF, 0x6E, 0xEF, 0xF5, 0x1C, 0x4C, 0x00, 0x6D, +0x01, 0x4E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0x01, 0x6B, 0x66, 0x6C, +0xC0, 0xF0, 0x68, 0xDA, 0xC0, 0xF0, 0x84, 0xDA, +0xC0, 0xF0, 0x8C, 0xDA, 0x69, 0xF3, 0x88, 0xA0, +0x7D, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0x04, 0x6C, +0x8D, 0xEA, 0x6D, 0xEA, 0x69, 0xF3, 0x48, 0xC0, +0x69, 0xF3, 0x29, 0xC0, 0x43, 0x67, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x69, 0xF3, +0x88, 0xA0, 0x01, 0x6B, 0x00, 0x6A, 0x8C, 0xEB, +0x24, 0x23, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF7, +0x58, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x03, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x69, 0xF3, 0x48, 0xC0, +0x00, 0x18, 0x1C, 0xE3, 0x04, 0xD2, 0x04, 0x94, +0x00, 0x18, 0x3D, 0xE3, 0x69, 0xF3, 0x68, 0xA0, +0x02, 0x6A, 0xFF, 0x6C, 0x6D, 0xEA, 0x69, 0xF3, +0x48, 0xC0, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, 0x0F, 0xF6, +0xC0, 0x9B, 0x6D, 0x4C, 0x01, 0x6D, 0x40, 0xEA, +0x01, 0x6A, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x69, 0xF3, 0xA8, 0xA3, +0x02, 0x6C, 0x00, 0x6A, 0xAC, 0xEC, 0x0C, 0x24, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF7, 0x58, 0x9A, +0x00, 0x6C, 0x80, 0xC2, 0x03, 0x6A, 0x4B, 0xEA, +0xAC, 0xEA, 0x69, 0xF3, 0x48, 0xC3, 0x01, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x00, 0x6A, 0x18, 0x6C, +0x98, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0x2F, 0xF5, +0x18, 0x4B, 0x01, 0x4A, 0x0A, 0x72, 0x12, 0xEC, +0x71, 0xE4, 0xC0, 0xF0, 0xB4, 0xA4, 0x02, 0x6B, +0x6B, 0xEB, 0xAC, 0xEB, 0xC0, 0xF0, 0x74, 0xC4, +0xEE, 0x61, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0x29, 0xF5, 0x50, 0xA2, 0x01, 0x6B, 0x4C, 0xEB, +0x00, 0x6A, 0x1C, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0x0F, 0xF6, 0x1C, 0x4A, 0x00, 0x6B, 0xA0, 0x9A, +0x8E, 0xED, 0x0F, 0x2D, 0x18, 0x6E, 0xD8, 0xEB, +0x30, 0xF0, 0x20, 0x6D, 0x2F, 0xF5, 0x18, 0x4D, +0x12, 0xEE, 0xB9, 0xE6, 0xC0, 0xF0, 0xF4, 0xA6, +0x02, 0x6D, 0xAB, 0xED, 0xEC, 0xED, 0xC0, 0xF0, +0xB4, 0xC6, 0x01, 0x4B, 0x0A, 0x73, 0x18, 0x4A, +0xEA, 0x61, 0x01, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x5D, 0x67, 0x20, 0xF0, 0x78, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0x0A, 0xD4, 0x29, 0xF5, 0x90, 0xA2, +0x01, 0x6A, 0x00, 0xF6, 0xE0, 0x31, 0x8C, 0xEA, +0x0B, 0xD5, 0x0C, 0xD6, 0x00, 0xF6, 0x23, 0x31, +0x80, 0xF0, 0x0E, 0x22, 0x24, 0x23, 0x01, 0x73, +0x80, 0xF0, 0x0A, 0x61, 0x0A, 0x93, 0x80, 0xF0, +0x07, 0x23, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF7, +0x5C, 0x9A, 0xC3, 0xEA, 0x80, 0xF0, 0x00, 0x61, +0x7F, 0x71, 0x7E, 0x60, 0xFF, 0xF7, 0x1F, 0x51, +0x7B, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, +0x1C, 0x9A, 0x1B, 0xEE, 0x01, 0x28, 0xE5, 0xE8, +0x10, 0xEA, 0x12, 0xE8, 0x02, 0x22, 0x01, 0x48, +0x04, 0x10, 0x03, 0x28, 0x01, 0x68, 0x50, 0x67, +0x1F, 0x10, 0x01, 0x6B, 0x20, 0x10, 0x0A, 0x95, +0x67, 0x25, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF7, +0x5C, 0x9A, 0x0C, 0x96, 0xC3, 0xEA, 0x60, 0x61, +0x7F, 0x71, 0x5E, 0x60, 0xFF, 0xF7, 0x1F, 0x51, +0x5B, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF6, +0x00, 0x9A, 0x1B, 0xEE, 0x01, 0x28, 0xE5, 0xE8, +0x10, 0xEA, 0x12, 0xE8, 0x02, 0x22, 0x01, 0x48, +0x05, 0x10, 0x04, 0x28, 0x01, 0x68, 0x00, 0x6A, +0x04, 0xD2, 0x02, 0x10, 0x00, 0x6B, 0x04, 0xD3, +0x0A, 0x94, 0x00, 0x18, 0xC7, 0xE3, 0x00, 0x6C, +0xFF, 0x6E, 0xA4, 0x67, 0xCC, 0xED, 0x1D, 0x65, +0x18, 0x6D, 0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0x2F, 0xF5, 0x18, 0x4B, 0x01, 0x6D, 0x12, 0xEA, +0x69, 0xE2, 0xC0, 0xF0, 0x54, 0xA2, 0xAC, 0xEA, +0xCC, 0xEA, 0x2F, 0x2A, 0xD8, 0x67, 0x18, 0x6F, +0xF8, 0xEE, 0x04, 0x96, 0xC4, 0x36, 0x04, 0xD6, +0x03, 0x6E, 0xCB, 0xEE, 0x12, 0xEC, 0x71, 0xE4, +0xC0, 0xF0, 0xF4, 0xA4, 0xEC, 0xEE, 0x04, 0x97, +0xED, 0xEE, 0xC0, 0xF0, 0xD4, 0xC4, 0x0A, 0x96, +0xE0, 0xF0, 0xC4, 0xDC, 0x0B, 0x97, 0xE0, 0xF0, +0xE8, 0xDC, 0x0C, 0x96, 0x18, 0x6F, 0xC0, 0xF0, +0xD8, 0xDC, 0xD8, 0x67, 0x01, 0x4E, 0xF8, 0xEE, +0x12, 0xEE, 0xCD, 0xE3, 0xC0, 0xF0, 0x48, 0xDB, +0xC0, 0xF0, 0x04, 0xDB, 0xC0, 0xF0, 0x56, 0xC4, +0xC0, 0xF0, 0x54, 0xA4, 0xC0, 0xF0, 0x37, 0xC4, +0x4D, 0xED, 0xC0, 0xF0, 0xB4, 0xC4, 0x01, 0x6A, +0x04, 0x10, 0x01, 0x4C, 0x0A, 0x74, 0xBC, 0x61, +0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x06, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x0F, 0xF6, 0x18, 0x4A, 0x00, 0x6C, +0x4F, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF6, +0x18, 0x4A, 0x00, 0x6B, 0x18, 0x6D, 0xB8, 0xEB, +0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF5, 0x18, 0x4C, +0x12, 0xED, 0x91, 0xE5, 0xC0, 0xF0, 0xD4, 0xA4, +0x01, 0x6D, 0xAC, 0xEE, 0x08, 0x26, 0xC0, 0xF0, +0x94, 0xA4, 0x86, 0x34, 0xAC, 0xEC, 0x03, 0x24, +0x80, 0x9A, 0x01, 0x4C, 0x80, 0xDA, 0x01, 0x4B, +0x0A, 0x73, 0x18, 0x4A, 0xE7, 0x61, 0x00, 0x18, +0x1C, 0xE3, 0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x94, 0xA2, +0x7F, 0x6B, 0x8C, 0xEB, 0x1A, 0x23, 0x68, 0xF3, +0x77, 0xA2, 0x69, 0xF3, 0x89, 0xA2, 0x76, 0x33, +0x8E, 0xEB, 0x13, 0x2B, 0x68, 0xF3, 0x95, 0xA2, +0x0F, 0x6B, 0x8C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, +0x0C, 0x23, 0x88, 0xF3, 0x82, 0xA2, 0x04, 0x93, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, 0x5C, 0x9A, +0x78, 0xEC, 0x12, 0xEC, 0x8E, 0xEA, 0x09, 0x2A, +0x5B, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, +0xEF, 0xF5, 0x5C, 0x9A, 0x6E, 0xEA, 0x54, 0x22, +0x04, 0x94, 0x00, 0x18, 0x3D, 0xE3, 0x50, 0x10, +0x18, 0x6D, 0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0x2F, 0xF5, 0x18, 0x4B, 0x12, 0xED, 0x6D, 0xE5, +0xC0, 0xF0, 0xD4, 0xA3, 0x01, 0x6D, 0xAC, 0xEE, +0x0A, 0x26, 0xC0, 0xF0, 0x74, 0xA3, 0x66, 0x33, +0xAC, 0xEB, 0xFF, 0x6D, 0xAC, 0xEB, 0x03, 0x2B, +0x60, 0x9A, 0x01, 0x4B, 0x60, 0xDA, 0x01, 0x4C, +0x0A, 0x74, 0x18, 0x4A, 0xE5, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x29, 0xF5, 0x51, 0xA2, 0xFF, 0x72, +0x2F, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0xC0, 0xF0, 0x70, 0x9A, 0x01, 0x4B, +0xC0, 0xF0, 0x70, 0xDA, 0x7C, 0x4A, 0x54, 0x9A, +0x4E, 0xEB, 0x22, 0x2B, 0x30, 0xF0, 0x20, 0x6A, +0x0F, 0xF6, 0x18, 0x4A, 0x18, 0x6D, 0xB8, 0xEB, +0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF5, 0x18, 0x4C, +0x12, 0xED, 0x91, 0xE5, 0xC0, 0xF0, 0xD4, 0xA4, +0x01, 0x6D, 0xAC, 0xEE, 0x08, 0x26, 0xC0, 0xF0, +0x94, 0xA4, 0x86, 0x34, 0xAC, 0xEC, 0x03, 0x24, +0x80, 0x9A, 0x01, 0x4C, 0x80, 0xDA, 0x01, 0x4B, +0x0A, 0x73, 0x18, 0x4A, 0xE7, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x78, 0x67, 0x0F, 0xF6, 0x68, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x02, 0xF0, 0x00, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x07, 0x97, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0x32, 0xF2, 0x0D, 0x4A, 0x30, 0xF0, 0x20, 0x68, +0x40, 0xDB, 0x0F, 0xF6, 0x0E, 0x48, 0x00, 0x69, +0x18, 0x6A, 0x58, 0xE9, 0x30, 0xF0, 0x20, 0x6B, +0x2F, 0xF5, 0x18, 0x4B, 0x12, 0xEA, 0x69, 0xE2, +0xC0, 0xF0, 0x94, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, +0x27, 0x23, 0x00, 0xF0, 0x8A, 0x98, 0x00, 0xF0, +0x66, 0x98, 0x63, 0xEC, 0x21, 0x61, 0x61, 0x80, +0x81, 0x43, 0x04, 0xD4, 0x07, 0x2C, 0x00, 0xF0, +0x4E, 0x98, 0x00, 0xF0, 0x92, 0x98, 0x40, 0xEA, +0x04, 0x92, 0x14, 0x10, 0x80, 0xA0, 0x01, 0x4C, +0x80, 0xC0, 0x80, 0xA0, 0x82, 0xEB, 0x08, 0x60, +0xC0, 0xF0, 0x94, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xC0, 0xF0, 0x74, 0xC2, 0x08, 0x10, +0x00, 0xF0, 0x4E, 0x98, 0x00, 0xF0, 0x92, 0x98, +0x40, 0xEA, 0x00, 0x6A, 0x00, 0xF0, 0x4A, 0xD8, +0x01, 0x49, 0x0A, 0x71, 0x18, 0x48, 0xC8, 0x61, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xE0, 0x63, 0x3F, 0x62, +0xFF, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, 0xBD, 0x67, +0x56, 0xC5, 0x01, 0x6B, 0x42, 0x32, 0x57, 0xC5, +0x6B, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0x70, 0xC5, +0xAE, 0xF2, 0x5C, 0x9A, 0x03, 0x6B, 0x72, 0xC5, +0x04, 0x6B, 0x94, 0xC5, 0x73, 0xC5, 0x04, 0x04, +0x40, 0xEA, 0x3F, 0x97, 0x20, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA7, 0x44, 0x30, 0xF0, +0x20, 0x6C, 0x01, 0x4D, 0xAC, 0xF0, 0x08, 0x4C, +0x14, 0x6E, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x24, 0x67, 0x00, 0x18, +0xC0, 0xE4, 0x47, 0xA1, 0x66, 0xA1, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x40, 0x32, +0xEB, 0xF6, 0x80, 0xA0, 0x69, 0xE2, 0x01, 0x69, +0xEB, 0xF6, 0x52, 0xC8, 0x51, 0x67, 0x8C, 0xEA, +0xFF, 0x6B, 0x1C, 0x2A, 0xEB, 0xF6, 0xB4, 0xA0, +0xFE, 0x4A, 0xAC, 0xEA, 0xEB, 0xF6, 0x54, 0xC0, +0x02, 0x6A, 0x8C, 0xEA, 0x6C, 0xEA, 0x51, 0x22, +0xEB, 0xF6, 0x43, 0xA0, 0x0F, 0x6D, 0xEB, 0xF6, +0x84, 0xA0, 0x4C, 0xED, 0x52, 0x36, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, 0x6C, 0xED, +0x6C, 0xEE, 0x40, 0xEA, 0x01, 0x72, 0x0D, 0x6A, +0x41, 0x61, 0x3F, 0x10, 0xEB, 0xF6, 0x74, 0xA0, +0xEB, 0xF6, 0xF0, 0xA8, 0x02, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x00, 0xF1, 0x01, 0x5F, 0xEB, 0xF6, +0x54, 0xC0, 0x0C, 0x6A, 0x33, 0x60, 0x00, 0x6A, +0xEB, 0xF6, 0x55, 0xC0, 0xEB, 0xF6, 0x56, 0xC0, +0x00, 0x6A, 0xEB, 0xF6, 0x58, 0xC8, 0xEB, 0xF6, +0x5A, 0xC8, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, +0x58, 0x9A, 0xEB, 0xF6, 0xC1, 0xA0, 0x10, 0xF0, +0x24, 0x6D, 0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, +0x75, 0xF7, 0xA0, 0x9D, 0x6C, 0xEA, 0xD9, 0xE2, +0xDC, 0x36, 0x00, 0x6A, 0xB5, 0xE6, 0x10, 0xF0, +0x24, 0x6E, 0x04, 0xD2, 0x05, 0xD2, 0x75, 0xF3, +0xD4, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9A, 0xCC, 0xF0, +0x0E, 0x4B, 0x00, 0x6C, 0xD9, 0xE3, 0x40, 0xEA, +0xEB, 0xF6, 0x54, 0xA0, 0x4D, 0xE9, 0xEB, 0xF6, +0x34, 0xC0, 0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xEB, 0xF6, +0xB8, 0xA8, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x50, 0x9A, 0xCC, 0xF0, +0x0E, 0x4B, 0x30, 0xF0, 0x20, 0x6C, 0xB5, 0xE3, +0xCC, 0xF0, 0x08, 0x4C, 0x04, 0x6E, 0x40, 0xEA, +0x0B, 0xF7, 0x63, 0xA0, 0x80, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x05, 0x2A, +0xEB, 0xF6, 0x58, 0xA8, 0x04, 0x4A, 0xEB, 0xF6, +0x58, 0xC8, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x0B, 0xF7, 0x61, 0xA0, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, 0x0B, 0xF7, +0x80, 0xA0, 0x0F, 0x6D, 0x6C, 0xED, 0x72, 0x36, +0x40, 0xEA, 0x0E, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x54, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, +0x74, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xEB, 0xF6, 0x54, 0xC0, 0x01, 0x6C, 0x56, 0x10, +0x0B, 0xF7, 0x63, 0xA0, 0x7F, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x18, 0x22, 0x01, 0x72, +0x45, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, +0x4C, 0x9A, 0x00, 0x6C, 0x40, 0xEA, 0x49, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF3, 0x50, 0x9A, +0xCB, 0xF6, 0x9D, 0xA0, 0x00, 0x6D, 0x40, 0xEA, +0x06, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, +0x54, 0x9A, 0x40, 0xEA, 0x3A, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, +0x75, 0xA2, 0x0B, 0xF7, 0x82, 0xA2, 0x01, 0x4B, +0xEB, 0xF6, 0x75, 0xC2, 0xEB, 0xF6, 0x7A, 0xAA, +0x6D, 0xE4, 0xEB, 0xF6, 0x7A, 0xCA, 0xEB, 0xF6, +0x95, 0xA2, 0xEB, 0xF6, 0x62, 0xA2, 0x8E, 0xEB, +0x09, 0x2B, 0x10, 0xF0, 0x24, 0x6C, 0x0B, 0xF7, +0xC2, 0xA2, 0x92, 0xF5, 0x19, 0x4C, 0x04, 0xD3, +0x00, 0x6D, 0x09, 0x10, 0x0B, 0xF7, 0xC2, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x00, 0x6A, 0x04, 0xD2, +0x72, 0xF5, 0x1D, 0x4C, 0xA2, 0x67, 0x64, 0x6A, +0x58, 0xEE, 0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, +0xDA, 0xE3, 0x1B, 0x10, 0xEB, 0xF6, 0x74, 0xA0, +0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xEB, 0xF6, +0x54, 0xC0, 0x02, 0x6C, 0xEB, 0xF6, 0xB2, 0xA8, +0x0E, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xEB, 0xF6, 0x94, 0xA2, 0x02, 0x6B, +0x6B, 0xEB, 0xEB, 0xF6, 0xB2, 0xAA, 0x8C, 0xEB, +0xEB, 0xF6, 0x74, 0xC2, 0x03, 0x6C, 0x00, 0x18, +0xB3, 0xE4, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAC, 0xF0, 0x7C, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x06, 0xE5, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, 0x08, 0x49, +0xEB, 0xF6, 0x94, 0xA1, 0x01, 0x6A, 0xFF, 0x6B, +0x8C, 0xEA, 0x00, 0xF1, 0x0C, 0x22, 0xEB, 0xF6, +0xA0, 0xA1, 0x03, 0x6E, 0xAE, 0x32, 0xCC, 0xEA, +0x6C, 0xEA, 0x02, 0x72, 0x7E, 0x60, 0x06, 0x67, +0x4E, 0xE8, 0xE0, 0xF0, 0x02, 0x20, 0x01, 0x72, +0x25, 0x60, 0x02, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0xEB, 0xF6, 0x54, 0xC1, 0x02, 0x6A, 0xAC, 0xEA, +0x6C, 0xEA, 0x11, 0x22, 0xEB, 0xF6, 0x43, 0xA1, +0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, +0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, +0x01, 0x72, 0x01, 0x6C, 0x01, 0x61, 0x00, 0x6C, +0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x18, 0xB3, 0xE4, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0xD9, 0x10, 0x02, 0x6A, 0xAC, 0xEA, +0x6C, 0xEA, 0x11, 0x22, 0xEB, 0xF6, 0x43, 0xA1, +0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, +0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, +0x01, 0x72, 0xA0, 0xF0, 0x14, 0x61, 0xEB, 0xF6, +0xB2, 0xA9, 0x00, 0x6C, 0x00, 0x18, 0xB3, 0xE4, +0x30, 0xF0, 0x20, 0x6A, 0xAC, 0xF0, 0x4D, 0xA2, +0x5A, 0x33, 0x02, 0x73, 0x0D, 0x60, 0x03, 0x73, +0x0F, 0x60, 0x01, 0x73, 0x05, 0x60, 0x3F, 0x6E, +0x4C, 0xEE, 0xFF, 0x6A, 0x4C, 0xEE, 0x0E, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0x0A, 0x6E, 0x08, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0x64, 0x6E, 0x04, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0xE0, 0xF3, 0x08, 0x6E, +0xD8, 0xEB, 0x12, 0xEE, 0x0A, 0x6A, 0x58, 0xEE, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xEB, 0xF6, 0x7A, 0xAA, 0x10, 0xF0, 0x24, 0x6C, +0x72, 0xF5, 0x1D, 0x4C, 0x12, 0xEE, 0x7B, 0xE6, +0x00, 0x6B, 0xEB, 0xF6, 0x75, 0xC2, 0x00, 0x6B, +0xEB, 0xF6, 0x7A, 0xCA, 0xEB, 0xF6, 0x78, 0xCA, +0x00, 0x6A, 0x04, 0xD2, 0xA2, 0x67, 0x64, 0x6A, +0x62, 0x10, 0x02, 0x6A, 0xAC, 0xEA, 0x6C, 0xEA, +0x10, 0x22, 0xEB, 0xF6, 0x43, 0xA1, 0x0F, 0x6D, +0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, 0x52, 0x36, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, +0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, 0x01, 0x72, +0x62, 0x61, 0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, +0x00, 0x18, 0xB3, 0xE4, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, 0x87, 0xA2, +0xEB, 0xF6, 0x76, 0xA2, 0xFF, 0x4C, 0x6E, 0xEC, +0x03, 0x2C, 0xEB, 0xF6, 0x66, 0xA2, 0x05, 0x10, +0x01, 0x4B, 0xEB, 0xF6, 0x76, 0xC2, 0xEB, 0xF6, +0x65, 0xA2, 0x7A, 0x32, 0x02, 0x72, 0x0D, 0x60, +0x03, 0x72, 0x0F, 0x60, 0x01, 0x72, 0x05, 0x60, +0x3F, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x0E, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0x0A, 0x6B, +0x08, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0x64, 0x6B, +0x04, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0xE0, 0xF3, +0x08, 0x6B, 0x78, 0xEA, 0x12, 0xEA, 0x0A, 0x6B, +0x78, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xCC, 0xF0, +0x62, 0xAB, 0x00, 0x6C, 0x64, 0x6E, 0x12, 0xEA, +0x6B, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0xEB, 0xF6, 0x95, 0xC3, 0x00, 0x6C, +0xEB, 0xF6, 0x9A, 0xCB, 0xEB, 0xF6, 0x98, 0xCB, +0x00, 0x6B, 0x10, 0xF0, 0x24, 0x6C, 0x04, 0xD3, +0x72, 0xF5, 0x1D, 0x4C, 0xA3, 0x67, 0xD8, 0xEA, +0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, 0xDA, 0xE3, +0x1E, 0x10, 0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, +0x00, 0x18, 0xB3, 0xE4, 0xEB, 0xF6, 0x15, 0xC1, +0xEB, 0xF6, 0x1A, 0xC9, 0xEB, 0xF6, 0x18, 0xC9, +0x00, 0x18, 0x5F, 0xE5, 0x10, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, +0x94, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, 0xEB, 0xF6, +0xB2, 0xAA, 0x8C, 0xEB, 0xEB, 0xF6, 0x74, 0xC2, +0x01, 0x6C, 0x00, 0x18, 0xB3, 0xE4, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x04, 0x67, 0x25, 0x67, 0x4C, 0xEE, +0x4C, 0xE8, 0x4C, 0xE9, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x4C, 0x9A, 0x04, 0xD6, 0x90, 0x67, +0xB1, 0x67, 0x40, 0xEA, 0x90, 0x67, 0x80, 0x18, +0x20, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, +0x7A, 0xA2, 0x00, 0x6A, 0x09, 0x2B, 0x04, 0x97, +0x30, 0xF0, 0x20, 0x6C, 0x25, 0xF6, 0x08, 0x4C, +0xB0, 0x67, 0xD1, 0x67, 0x80, 0x18, 0xA9, 0x21, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6B, 0x6C, 0xEC, +0x0F, 0x6A, 0x8C, 0xEA, 0x03, 0x2A, 0x92, 0x32, +0x6C, 0xEA, 0x20, 0xE8, 0x07, 0x4A, 0x6C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x08, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, 0x01, 0x6C, +0x04, 0xF0, 0x00, 0x6D, 0x09, 0x10, 0xFF, 0x4A, +0x44, 0x33, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x54, 0x9A, 0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEB, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x54, 0x9A, 0x01, 0x6C, 0x08, 0xF0, 0x00, 0x6D, +0x09, 0x10, 0x44, 0x32, 0x6F, 0x42, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, 0x01, 0x6D, +0x02, 0x6C, 0xA4, 0xEB, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x04, 0x2A, 0x01, 0x6C, +0x08, 0xF0, 0x00, 0x6D, 0x05, 0x10, 0x44, 0x32, +0xFF, 0x4A, 0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEA, +0x00, 0x18, 0x19, 0xDD, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x04, 0x2A, 0x01, 0x6C, +0x04, 0xF0, 0x00, 0x6D, 0x05, 0x10, 0xFF, 0x4A, +0x44, 0x32, 0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEA, +0x00, 0x18, 0x19, 0xDD, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6D, 0x8C, 0xED, 0x01, 0x6C, 0x44, 0x67, +0x15, 0x4D, 0x44, 0xED, 0xA2, 0x67, 0x00, 0x18, +0x98, 0xDC, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6D, 0x8C, 0xED, +0x04, 0x2D, 0x03, 0x6C, 0x10, 0xF0, 0x00, 0x6D, +0x05, 0x10, 0x1B, 0x4D, 0x01, 0x6A, 0x44, 0xED, +0x03, 0x6C, 0xA2, 0x67, 0x00, 0x18, 0x98, 0xDC, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0x0B, 0xE6, 0x01, 0x6D, 0x02, 0x6C, +0xA4, 0xEA, 0x00, 0x18, 0x98, 0xDC, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x0B, 0xE6, +0x01, 0x6D, 0x03, 0x6C, 0xA4, 0xEA, 0x00, 0x18, +0x98, 0xDC, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6D, 0x8C, 0xED, +0x18, 0x4D, 0x01, 0x6A, 0x44, 0xED, 0x00, 0x6C, +0xA2, 0x67, 0x00, 0x18, 0x98, 0xDC, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6D, 0x8C, 0xED, 0x01, 0x6C, 0x44, 0x67, +0x15, 0x4D, 0x44, 0xED, 0xA2, 0x67, 0x00, 0x18, +0xC9, 0xDC, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6D, 0x8C, 0xED, +0x04, 0x2D, 0x03, 0x6C, 0x10, 0xF0, 0x00, 0x6D, +0x05, 0x10, 0x1B, 0x4D, 0x01, 0x6A, 0x44, 0xED, +0x03, 0x6C, 0xA2, 0x67, 0x00, 0x18, 0xC9, 0xDC, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0x0B, 0xE6, 0x01, 0x6D, 0x02, 0x6C, +0xA4, 0xEA, 0x00, 0x18, 0xC9, 0xDC, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x0B, 0xE6, +0x01, 0x6D, 0x03, 0x6C, 0xA4, 0xEA, 0x00, 0x18, +0xC9, 0xDC, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xDE, 0x63, 0x43, 0x62, 0x42, 0xD1, 0x41, 0xD0, +0x01, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x54, 0xC3, +0x0F, 0x6A, 0x56, 0xC3, 0x10, 0x6A, 0x57, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF6, 0x54, 0x9A, +0xFF, 0x69, 0x8C, 0xE9, 0x30, 0x31, 0x49, 0xE1, +0x40, 0x9A, 0x30, 0xF0, 0x20, 0x68, 0x06, 0x04, +0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, 0x04, 0x05, +0x04, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF5, 0x4C, 0x9A, 0x07, 0x04, 0x04, 0x05, +0x49, 0xE1, 0x40, 0x9A, 0x04, 0x6E, 0x04, 0xD2, +0x4E, 0xF2, 0x50, 0x98, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF5, 0x40, 0x9A, 0x08, 0x04, +0x04, 0x05, 0x49, 0xE1, 0x40, 0x9A, 0x04, 0x6E, +0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF5, 0x54, 0x9A, +0x09, 0x04, 0x04, 0x05, 0x45, 0xE1, 0x40, 0x99, +0x04, 0x6E, 0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x05, 0x04, 0x40, 0xEA, 0x43, 0x97, +0x42, 0x91, 0x41, 0x90, 0x22, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF7, 0x50, 0x9A, 0x95, 0xF7, 0x74, 0x9B, +0x00, 0xA2, 0x20, 0xA3, 0xFF, 0x6A, 0x4C, 0xE8, +0x4C, 0xE9, 0x2A, 0xE8, 0x43, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x75, 0xF6, 0x54, 0x9A, 0x10, 0x33, +0x49, 0xE3, 0x40, 0xA2, 0xFF, 0x6B, 0x6C, 0xEA, +0x56, 0x32, 0x6C, 0xEA, 0x07, 0x5A, 0x2C, 0x60, +0x10, 0xF0, 0x24, 0x6B, 0x48, 0x32, 0x75, 0xF1, +0x10, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, 0x5A, 0xA2, +0x1F, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x54, 0x9A, 0x18, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x5C, 0x9A, 0x13, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x40, 0x9A, 0x0E, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x44, 0x9A, +0x09, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x48, 0x9A, 0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x4C, 0x9A, 0x90, 0x67, 0x40, 0xEA, +0x01, 0x48, 0x7F, 0x6A, 0x4C, 0xE8, 0x0A, 0xE9, +0xC2, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF7, +0x50, 0x9A, 0x20, 0xC2, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF7, 0x60, 0x9A, +0x02, 0x6C, 0x00, 0xF4, 0x00, 0x6D, 0x40, 0x9B, +0x30, 0xF0, 0x20, 0x69, 0x8D, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF2, 0x60, 0x9A, +0xFF, 0xF7, 0x1F, 0x6C, 0x40, 0xAB, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xCB, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF7, 0x18, 0x9A, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF7, 0x1C, 0x4B, 0x40, 0x98, +0x60, 0x9B, 0x0A, 0x6C, 0x6C, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x55, 0xF2, 0x60, 0x9B, 0x6D, 0xEA, +0x40, 0xD8, 0xCE, 0xF4, 0x5C, 0x99, 0x40, 0xEA, +0x40, 0x98, 0xDF, 0xF7, 0x01, 0x6B, 0x6B, 0xEB, +0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF7, +0x60, 0x9B, 0x0A, 0x6C, 0x6D, 0xEA, 0x40, 0xD8, +0xCE, 0xF4, 0x5C, 0x99, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6C, 0x95, 0xF7, 0x1C, 0x4C, 0x40, 0x98, +0x80, 0x9C, 0x8C, 0xEA, 0x40, 0xD8, 0xCE, 0xF4, +0x5C, 0x99, 0x0A, 0x6C, 0x40, 0xEA, 0x40, 0x98, +0x1D, 0xF0, 0x01, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF7, 0x64, 0x9B, +0x0A, 0x6C, 0x6D, 0xEA, 0x40, 0xD8, 0xCE, 0xF4, +0x5C, 0x99, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF7, 0xA8, 0x9B, +0xFF, 0x6A, 0x08, 0x6E, 0x60, 0xA5, 0xCB, 0xEE, +0x4C, 0xEC, 0x4C, 0xEB, 0xCC, 0xEB, 0x6D, 0xEC, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF7, 0x6C, 0x9B, +0x4C, 0xEC, 0x80, 0xC5, 0x60, 0xA3, 0x6C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF7, 0xC8, 0x9B, 0xFF, 0x6A, 0x08, 0x6F, +0x60, 0xA6, 0xEB, 0xEF, 0x4C, 0xEC, 0x4C, 0xEB, +0xEC, 0xEB, 0x6D, 0xEC, 0x4C, 0xED, 0x4C, 0xEC, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF7, 0x4C, 0x9A, +0x80, 0xC6, 0xA0, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x6C, 0x00, 0x18, 0xCE, 0xE7, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, 0x01, 0x68, +0x0B, 0xE8, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x69, +0x01, 0xF4, 0x00, 0x6C, 0xB0, 0x67, 0x00, 0x18, +0x34, 0xE1, 0xCE, 0xF4, 0x70, 0x99, 0x04, 0x6E, +0xCB, 0xEE, 0x4C, 0xEE, 0x01, 0xF4, 0x00, 0x6C, +0xB0, 0x67, 0x40, 0xEB, 0x00, 0x6C, 0xA4, 0x67, +0xD0, 0x67, 0x00, 0x18, 0x7F, 0xE1, 0x00, 0x6C, +0xE4, 0x67, 0x30, 0xF0, 0x20, 0x6B, 0xA4, 0x67, +0xD0, 0x67, 0xEF, 0xF5, 0x40, 0xCB, 0x00, 0x18, +0x92, 0xE1, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF4, +0x60, 0x9A, 0xFE, 0x6A, 0xB0, 0x67, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0xA1, 0xF0, 0x14, 0x6C, +0x00, 0x18, 0x34, 0xE1, 0xCE, 0xF4, 0x70, 0x99, +0x40, 0x6E, 0xA1, 0xF0, 0x14, 0x6C, 0xB0, 0x67, +0x4D, 0xEE, 0x40, 0xEB, 0x00, 0x18, 0x9A, 0xC9, +0x01, 0x72, 0x06, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF2, 0x40, 0x9A, 0x3F, 0x6B, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF7, 0x70, 0x9A, +0xFD, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF7, 0x70, 0x9A, 0xFF, 0x69, 0x02, 0x6C, +0x40, 0xA3, 0x01, 0x68, 0x0B, 0xE8, 0x2C, 0xEA, +0x8D, 0xEA, 0x2C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF2, 0x40, 0x9A, 0x01, 0x6B, +0x6B, 0xEB, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF7, 0x54, 0x9A, 0x09, 0x6B, 0xB0, 0x67, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF4, +0x48, 0x9A, 0x7A, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, +0xA1, 0xF0, 0x12, 0x4C, 0x00, 0x18, 0x34, 0xE1, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x70, 0x9C, +0x41, 0x6E, 0xCB, 0xEE, 0xB0, 0x67, 0x4C, 0xEE, +0xA1, 0xF0, 0x14, 0x6C, 0x40, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0x55, 0xF4, 0x60, 0x9A, 0x01, 0x6C, +0x40, 0xA3, 0x2C, 0xEA, 0x8D, 0xEA, 0x2C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x01, 0xF3, 0x01, 0x49, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, 0xE0, 0xAA, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF2, 0x40, 0x9A, +0x00, 0x6C, 0xD0, 0x67, 0x4D, 0xEF, 0xA4, 0x67, +0x00, 0x18, 0x92, 0xE1, 0x91, 0x67, 0xB0, 0x67, +0x00, 0x18, 0x34, 0xE1, 0x30, 0xF0, 0x20, 0x6C, +0xCE, 0xF4, 0x70, 0x9C, 0x03, 0x6E, 0xB0, 0x67, +0x4D, 0xEE, 0x91, 0x67, 0x40, 0xEB, 0x01, 0x6C, +0x00, 0x18, 0xCE, 0xE7, 0x00, 0x18, 0x9D, 0xD3, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF7, 0x48, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x80, 0xA2, 0xEB, 0xF6, +0xD4, 0xA3, 0xEB, 0xF6, 0x9C, 0xC3, 0xA0, 0xAA, +0x01, 0xF0, 0x00, 0x6C, 0xAC, 0xEC, 0x83, 0x35, +0x03, 0x6C, 0xAE, 0x35, 0x8B, 0xEC, 0xA4, 0x35, +0xCC, 0xEC, 0xAD, 0xEC, 0xEB, 0xF6, 0x94, 0xC3, +0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF7, 0x8C, 0x9C, +0xA0, 0xAC, 0xEB, 0xF6, 0xBE, 0xCB, 0xA0, 0xAA, +0xBF, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, 0x60, 0xCA, +0xA0, 0xAA, 0x7F, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, +0x60, 0xCA, 0xC0, 0xAA, 0xFE, 0xF7, 0x1F, 0x6B, +0xFF, 0xF7, 0x1F, 0x6D, 0xCC, 0xEB, 0x60, 0xCA, +0x40, 0xAC, 0xFF, 0x6B, 0x21, 0x4B, 0xAC, 0xEA, +0x6D, 0xEA, 0xAC, 0xEA, 0x40, 0xCC, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x10, 0xF0, 0x24, 0x6B, 0xEB, 0xF6, 0x9C, 0xA2, +0xD5, 0xF7, 0x68, 0x9B, 0x01, 0x6E, 0x80, 0xC3, +0x10, 0xF0, 0x24, 0x6C, 0xEB, 0xF6, 0xBE, 0xAA, +0xD5, 0xF7, 0x8C, 0x9C, 0xA0, 0xCC, 0xEB, 0xF6, +0x54, 0xA2, 0x80, 0xAB, 0xFF, 0xF7, 0x1F, 0x6D, +0x46, 0x32, 0xCC, 0xEA, 0xAC, 0xEC, 0x40, 0x32, +0xFE, 0xF7, 0x1E, 0x4E, 0x4C, 0x32, 0xCC, 0xEC, +0x8D, 0xEA, 0xAC, 0xEA, 0x40, 0xCB, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF7, 0x50, 0x9A, 0xEF, 0xF7, +0x1F, 0x68, 0x02, 0x6B, 0x40, 0xAA, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, 0x58, 0xAA, +0x0E, 0xEA, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0xDA, 0xE6, 0x02, 0x6B, 0x50, 0x67, 0x6C, 0xEA, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, +0x58, 0xAA, 0x6C, 0xEA, 0x02, 0x2A, 0x00, 0x18, +0xDA, 0xE6, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, +0x58, 0xAA, 0x80, 0x6B, 0x0E, 0xEA, 0x6C, 0xEA, +0x06, 0x22, 0x0C, 0xEB, 0x04, 0x2B, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0xA7, 0xD3, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF5, 0x18, 0xCA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x01, 0x74, +0x1C, 0x60, 0x05, 0x24, 0x02, 0x74, 0x0E, 0x60, +0x03, 0x74, 0x51, 0x60, 0x5B, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF7, 0x7C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0xF5, 0xF7, 0x80, 0x9C, 0x40, 0x9B, +0x8C, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF7, 0x64, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x75, 0xF3, 0x9C, 0x9C, 0x40, 0x9B, 0x8C, 0xEA, +0x44, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF7, +0x7C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0xF5, 0xF7, +0x80, 0x9C, 0x40, 0x9B, 0x8C, 0xEA, 0x10, 0xF0, +0x24, 0x6C, 0xB5, 0xF2, 0x9C, 0x9C, 0x8D, 0xEA, +0x40, 0xDB, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, +0x58, 0xAA, 0x80, 0x6B, 0x6C, 0xEA, 0x1F, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x40, 0xA2, +0x05, 0x5A, 0x19, 0x60, 0x01, 0x6C, 0xA4, 0x67, +0x00, 0x18, 0xA7, 0xD3, 0x0A, 0x68, 0x01, 0x6E, +0x00, 0x6C, 0x01, 0x6D, 0xCB, 0xEE, 0x00, 0x18, +0x7F, 0xE1, 0x04, 0x6B, 0x4C, 0xEB, 0x02, 0x23, +0x01, 0x68, 0x04, 0x10, 0x01, 0x6C, 0xA4, 0x67, +0x00, 0x18, 0xA7, 0xD3, 0xFF, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0xED, 0x28, 0x04, 0x10, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0xA7, 0xD3, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF7, 0x64, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x75, 0xF3, 0x98, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF2, +0x78, 0x9B, 0xE9, 0xA4, 0x48, 0xA4, 0xA0, 0xAB, +0xE0, 0x37, 0x5D, 0xE7, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xEF, 0x4C, 0xED, 0x4A, 0xA4, 0xCB, 0xA4, +0x02, 0x5A, 0x04, 0x61, 0x02, 0x72, 0x0B, 0x6A, +0x30, 0x61, 0x0C, 0x10, 0x00, 0xF1, 0x01, 0x5F, +0x2B, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAB, 0xF6, 0x03, 0x4B, 0x2B, 0xF6, +0xE1, 0xC2, 0x0B, 0x10, 0x00, 0xF1, 0x01, 0x5F, +0x1F, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAB, 0xF7, 0x03, 0x4B, 0x2B, 0xF6, +0xE2, 0xC2, 0xB5, 0xE6, 0x10, 0xF0, 0x24, 0x6E, +0x00, 0x6A, 0xF5, 0xF7, 0x08, 0x9E, 0x10, 0xF0, +0x24, 0x6E, 0x04, 0xD2, 0x05, 0xD2, 0x75, 0xF3, +0xD4, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xBC, 0x35, 0x00, 0x6C, 0x15, 0xE5, +0xD9, 0xE3, 0x40, 0xEA, 0x00, 0x6A, 0x01, 0x10, +0x0A, 0x6A, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x01, 0x2A, 0x01, 0x6A, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0xCB, 0xF6, 0xDD, 0xA4, 0x38, 0x26, 0x8D, 0xE2, +0x4B, 0xF4, 0x78, 0xA3, 0x34, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0xD5, 0xF2, 0x78, 0x9B, 0xFF, 0xF7, +0x1F, 0x6D, 0x01, 0x72, 0x60, 0xAB, 0x6C, 0xED, +0x03, 0x60, 0x02, 0x72, 0x08, 0x60, 0x27, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xAB, 0xF6, 0x03, 0x4B, +0x4B, 0xF4, 0xF9, 0xA4, 0x06, 0x10, 0x4B, 0xF4, +0xFA, 0xA4, 0x30, 0xF0, 0x20, 0x6B, 0xAB, 0xF7, +0x03, 0x4B, 0xE1, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, +0x10, 0xF0, 0x24, 0x6D, 0x75, 0xF3, 0xB4, 0x9D, +0xD9, 0xE2, 0x00, 0x6A, 0xB5, 0xE3, 0x10, 0xF0, +0x24, 0x6B, 0x04, 0xD2, 0x05, 0xD2, 0xF5, 0xF7, +0x68, 0x9B, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xDC, 0x36, 0x00, 0x6C, 0x79, 0xE6, +0x40, 0xEA, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x4C, 0xED, 0x4C, 0xEC, 0x4C, 0xEE, +0xEC, 0xEA, 0x05, 0x25, 0x01, 0x75, 0x56, 0x61, +0x08, 0x6B, 0x0C, 0x6D, 0x02, 0x10, 0x0A, 0x6B, +0x0E, 0x6D, 0x01, 0x74, 0x1D, 0x60, 0x02, 0x74, +0x2A, 0x60, 0x26, 0x67, 0xE1, 0x45, 0xC4, 0xED, +0x24, 0xEB, 0x82, 0x67, 0xCD, 0xE9, 0x84, 0xEF, +0xC1, 0x43, 0x8D, 0xE9, 0x44, 0xEE, 0x4D, 0xE9, +0x01, 0x6A, 0x02, 0x67, 0x04, 0xEB, 0x62, 0x67, +0x64, 0xED, 0xA2, 0x67, 0x6D, 0xE8, 0xA4, 0xEF, +0xAD, 0xE8, 0x44, 0xEE, 0xFF, 0xF7, 0x1F, 0x6C, +0x4D, 0xE8, 0x8C, 0xE9, 0x8C, 0xE8, 0x1E, 0x10, +0x01, 0x6B, 0x01, 0x45, 0x22, 0x67, 0x83, 0x67, +0x24, 0xE8, 0xC4, 0xED, 0x84, 0xE8, 0xCD, 0xE9, +0xFF, 0xF7, 0x1F, 0x6A, 0x04, 0x67, 0x64, 0xED, +0x4C, 0xE9, 0x6D, 0xE8, 0x0E, 0x10, 0x01, 0x6C, +0x01, 0x43, 0x22, 0x67, 0xA4, 0x67, 0x24, 0xE8, +0xC4, 0xEB, 0xA4, 0xE8, 0xCD, 0xE9, 0xFF, 0xF7, +0x1F, 0x6A, 0x05, 0x67, 0x84, 0xEB, 0x4C, 0xE9, +0x8D, 0xE8, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF3, 0x4C, 0x9A, 0x38, 0x6C, 0x0F, 0xE8, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF3, +0x40, 0x9A, 0x40, 0xEA, 0x4C, 0xE8, 0x04, 0x92, +0x2D, 0xE8, 0xFF, 0xF7, 0x1F, 0x6D, 0x38, 0x6C, +0x0C, 0xED, 0x40, 0xEA, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, 0x7C, 0xA3, +0xFF, 0x6A, 0xAC, 0xEA, 0x01, 0x73, 0x03, 0x61, +0xAD, 0xF4, 0x00, 0x6B, 0x04, 0x10, 0x03, 0x73, +0x04, 0x61, 0xA5, 0xF1, 0x00, 0x6B, 0x6B, 0xEB, +0x02, 0x10, 0x60, 0xF2, 0x00, 0x6B, 0x60, 0xCC, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, 0x7C, 0xA3, +0x02, 0x73, 0x0A, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0x16, 0xF0, 0x74, 0x9B, 0x74, 0x6D, 0xA0, 0xC3, +0xA0, 0xAC, 0x80, 0x6B, 0xAD, 0xEB, 0x60, 0xCC, +0x09, 0x22, 0x60, 0xAC, 0x00, 0xF2, 0x01, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x41, 0x6B, 0x6B, 0xEB, +0x6C, 0xEA, 0x06, 0x10, 0x60, 0xAC, 0x00, 0xF2, +0x00, 0x6A, 0x6D, 0xEA, 0x40, 0x6B, 0x6D, 0xEA, +0x40, 0xCC, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, +0x7C, 0xA3, 0xFF, 0x6A, 0x8C, 0xEA, 0x02, 0x73, +0x70, 0x61, 0x48, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF0, 0xF8, 0x9A, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0x60, 0x9F, 0xA0, 0xF0, +0x7C, 0xDA, 0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF0, +0xDC, 0x9B, 0x60, 0x9E, 0xA0, 0xF0, 0x70, 0xDA, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF7, 0xBC, 0x9B, +0x60, 0x9D, 0xA0, 0xF0, 0x74, 0xDA, 0x10, 0xF0, +0x24, 0x6B, 0x35, 0xF6, 0x9C, 0x9B, 0x10, 0xF0, +0x24, 0x6B, 0x55, 0xF6, 0x60, 0x9B, 0x20, 0x9C, +0xA0, 0xF0, 0x2C, 0xDA, 0x00, 0x9B, 0xA0, 0xF0, +0x18, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF0, +0x40, 0x9A, 0x2D, 0xEA, 0x18, 0xF0, 0x01, 0x69, +0x2B, 0xE9, 0x2C, 0xEA, 0x10, 0xF0, 0x24, 0x69, +0x75, 0xF7, 0x34, 0x99, 0x0D, 0xE9, 0x02, 0xF0, +0x01, 0x68, 0x0B, 0xE8, 0x0C, 0xE9, 0x10, 0xF0, +0x24, 0x68, 0x36, 0xF0, 0x04, 0x98, 0x00, 0xDF, +0x04, 0x6F, 0xE0, 0xDE, 0x10, 0xF0, 0x24, 0x6E, +0x36, 0xF0, 0xC8, 0x9E, 0xC0, 0xDD, 0x40, 0xDC, +0x20, 0xDB, 0x27, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0x10, 0xF0, 0x24, 0x6B, +0xA0, 0xF0, 0x9C, 0x9A, 0x16, 0xF0, 0x78, 0x9B, +0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xA0, 0xF0, +0x90, 0x9A, 0x16, 0xF0, 0x7C, 0x9B, 0x80, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xA0, 0xF0, 0x94, 0x9A, +0xD5, 0xF7, 0x7C, 0x9B, 0x80, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xA0, 0xF0, 0x8C, 0x9A, 0x35, 0xF6, +0x7C, 0x9B, 0x80, 0xDB, 0xA0, 0xF0, 0x78, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF6, 0x40, 0x9A, +0x60, 0xDA, 0x01, 0x91, 0x00, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF0, 0x6C, 0x9A, 0xFF, 0x6C, 0x21, 0x6D, +0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xE8, 0xF2, 0x5C, 0xA2, 0x01, 0x72, 0x0B, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF0, 0x70, 0x9A, +0xFF, 0x6C, 0x04, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, 0x06, 0xD3, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF2, 0x78, 0x9B, +0xFF, 0x6A, 0x8C, 0xEA, 0x80, 0xAB, 0xE1, 0xF7, +0x1F, 0x6B, 0x00, 0x68, 0x8C, 0xEB, 0x69, 0xE2, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF0, 0x94, 0x9B, +0x5C, 0x32, 0x91, 0xE2, 0x04, 0xD4, 0x22, 0x10, +0x04, 0x92, 0x40, 0x9A, 0x05, 0xD2, 0x0D, 0x28, +0x30, 0xF0, 0x20, 0x69, 0xCE, 0xF4, 0x50, 0x99, +0x05, 0x96, 0x01, 0x6D, 0x83, 0xF1, 0x18, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x99, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x05, 0x96, 0x01, 0x6D, 0x83, 0xF1, +0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x04, 0x93, +0x01, 0x48, 0xFF, 0xF7, 0x1F, 0x6A, 0x04, 0x4B, +0x4C, 0xE8, 0x04, 0xD3, 0x06, 0x92, 0x43, 0xE8, +0xDB, 0x61, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xDF, 0x63, 0x41, 0x62, +0x40, 0xD0, 0x01, 0x68, 0x00, 0x6A, 0x0B, 0xE8, +0x82, 0x67, 0x42, 0x6D, 0xD0, 0x67, 0x04, 0xD2, +0x00, 0x18, 0x7F, 0xE1, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF2, 0x60, 0x9B, 0x4C, 0xEB, 0x36, 0x2B, +0x00, 0x6C, 0x42, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x7F, 0xE1, 0x1F, 0xF4, 0x00, 0x6B, 0x4C, 0xEB, +0x62, 0x32, 0x4A, 0x32, 0x2E, 0x5A, 0x04, 0xD2, +0x02, 0x60, 0x2D, 0x72, 0x16, 0x61, 0x01, 0x6A, +0x7D, 0x67, 0x4B, 0xEA, 0x54, 0xC3, 0x1D, 0x6A, +0x56, 0xC3, 0x04, 0x6A, 0x57, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, 0x06, 0x04, +0x04, 0x05, 0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x05, 0x04, +0x40, 0xEA, 0x01, 0x68, 0x0B, 0xE8, 0x00, 0x6C, +0x42, 0x6D, 0xD0, 0x67, 0x00, 0x18, 0x7F, 0xE1, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF2, 0xE0, 0x9B, +0x00, 0x6C, 0x42, 0x6D, 0xD0, 0x67, 0x4D, 0xEF, +0x00, 0x18, 0x92, 0xE1, 0x41, 0x97, 0x40, 0x90, +0x21, 0x63, 0x00, 0xEF, 0x3B, 0x24, 0x03, 0x80, +0x51, 0x24, 0x03, 0x80, 0x67, 0x24, 0x03, 0x80, +0x7D, 0x24, 0x03, 0x80, 0x97, 0x24, 0x03, 0x80, +0xEF, 0x24, 0x03, 0x80, 0x05, 0x25, 0x03, 0x80, +0x23, 0x25, 0x03, 0x80, 0x55, 0x25, 0x03, 0x80, +0x7F, 0x25, 0x03, 0x80, 0x27, 0x30, 0x03, 0x80, +0x2D, 0x30, 0x03, 0x80, 0x39, 0x30, 0x03, 0x80, +0x45, 0x30, 0x03, 0x80, 0x51, 0x30, 0x03, 0x80, +0xC1, 0x32, 0x03, 0x80, 0xA9, 0x33, 0x03, 0x80, +0x23, 0x33, 0x03, 0x80, 0xA9, 0x33, 0x03, 0x80, +0x69, 0x32, 0x03, 0x80, 0xA9, 0x33, 0x03, 0x80, +0xA9, 0x33, 0x03, 0x80, 0xA9, 0x33, 0x03, 0x80, +0x8B, 0x33, 0x03, 0x80, 0xA9, 0x33, 0x03, 0x80, +0xA9, 0x33, 0x03, 0x80, 0xA9, 0x33, 0x03, 0x80, +0x03, 0x32, 0x03, 0x80, 0x57, 0x36, 0x03, 0x80, +0x61, 0x36, 0x03, 0x80, 0x6B, 0x36, 0x03, 0x80, +0x75, 0x36, 0x03, 0x80, 0x7F, 0x36, 0x03, 0x80, +0xDD, 0x37, 0x03, 0x80, 0xFD, 0x37, 0x03, 0x80, +0x1D, 0x38, 0x03, 0x80, 0x3D, 0x38, 0x03, 0x80, +0x5D, 0x38, 0x03, 0x80, 0xF3, 0x39, 0x03, 0x80, +0x2F, 0x3A, 0x03, 0x80, 0x75, 0x3A, 0x03, 0x80, +0xB7, 0x3A, 0x03, 0x80, 0xFD, 0x3A, 0x03, 0x80, +0x6B, 0x3B, 0x03, 0x80, 0x87, 0x3B, 0x03, 0x80, +0xA9, 0x3B, 0x03, 0x80, 0xCB, 0x3B, 0x03, 0x80, +0xEF, 0x3B, 0x03, 0x80, 0xA8, 0x06, 0x10, 0x07, +0x00, 0x16, 0x04, 0x16, 0x08, 0x16, 0x00, 0x00, +0x9B, 0x3E, 0x03, 0x80, 0xF7, 0x3E, 0x03, 0x80, +0x8B, 0x3F, 0x03, 0x80, 0x1F, 0x40, 0x03, 0x80, +0xB7, 0x40, 0x03, 0x80, 0xED, 0x44, 0x03, 0x80, +0xE7, 0x44, 0x03, 0x80, 0xF3, 0x44, 0x03, 0x80, +0xF9, 0x44, 0x03, 0x80, 0xFF, 0x44, 0x03, 0x80, +0x05, 0x45, 0x03, 0x80, 0x94, 0x0C, 0x94, 0x0E, +0x94, 0x18, 0x94, 0x1A, 0x00, 0x01, 0x02, 0x03, +0x05, 0x00, 0x00, 0x00, 0x00, 0x01, 0x03, 0x04, +0x05, 0x00, 0x00, 0x00, 0x09, 0x12, 0x1B, 0x24, +0xC1, 0x51, 0x10, 0x80, 0xFF, 0x51, 0x10, 0x80, +0xC9, 0x51, 0x10, 0x80, 0xF1, 0x51, 0x10, 0x80, +0xFF, 0x51, 0x10, 0x80, 0xFF, 0x51, 0x10, 0x80, +0xFF, 0x51, 0x10, 0x80, 0xD1, 0x51, 0x10, 0x80, +0xD9, 0x51, 0x10, 0x80, 0xE1, 0x51, 0x10, 0x80, +0xFF, 0x51, 0x10, 0x80, 0xFF, 0x51, 0x10, 0x80, +0xF9, 0x51, 0x10, 0x80, 0xFF, 0x51, 0x10, 0x80, +0xE9, 0x51, 0x10, 0x80, 0x04, 0x08, 0x08, 0x08, +0x08, 0x08, 0x0A, 0x0A, 0x0A, 0x00, 0x00, 0x00, +0x00, 0x04, 0x0C, 0x14, 0x1C, 0x24, 0x2C, 0x36, +0x40, 0x00, 0x00, 0x00, 0x27, 0x5E, 0x10, 0x80, +0x3D, 0x5E, 0x10, 0x80, 0x27, 0x5E, 0x10, 0x80, +0x3D, 0x5E, 0x10, 0x80, 0x27, 0x5E, 0x10, 0x80, +0x3D, 0x5E, 0x10, 0x80, 0x6D, 0x5E, 0x10, 0x80, +0x6D, 0x5E, 0x10, 0x80, 0x6D, 0x5E, 0x10, 0x80, +0x2B, 0x5E, 0x10, 0x80, 0x53, 0x5E, 0x10, 0x80, +0x53, 0x5E, 0x10, 0x80, 0x2B, 0x5E, 0x10, 0x80, +0x85, 0x5E, 0x10, 0x80, 0xA1, 0x5E, 0x10, 0x80, +0x71, 0x71, 0x10, 0x80, 0xC1, 0x71, 0x10, 0x80, +0x49, 0x72, 0x10, 0x80, 0x9F, 0x72, 0x10, 0x80, +0xC3, 0x72, 0x10, 0x80, 0x07, 0x08, 0x09, 0x0A, +0x0B, 0x0C, 0x0D, 0x0E, 0x0F, 0x10, 0x00, 0x00, +0x12, 0x12, 0x14, 0x12, 0x0F, 0x0F, 0x0C, 0x0C, +0x09, 0x08, 0x08, 0x07, 0x0A, 0x0A, 0x09, 0x07, +0x07, 0x06, 0x05, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0A, 0x0A, 0x08, 0x08, +0x08, 0x07, 0x07, 0x06, 0x04, 0x04, 0x0C, 0x0C, +0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, 0x05, 0x04, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x05, +0x04, 0x04, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x28, 0x28, 0x32, 0x28, +0x1E, 0x19, 0x19, 0x19, 0x18, 0x18, 0x12, 0x0F, +0x14, 0x1E, 0x19, 0x1E, 0x18, 0x16, 0x0C, 0x0C, +0x1E, 0x1E, 0x19, 0x1E, 0x18, 0x16, 0x0C, 0x0C, +0x1E, 0x1E, 0x19, 0x1C, 0x18, 0x14, 0x0C, 0x0A, +0x1E, 0x1E, 0x19, 0x1E, 0x19, 0x18, 0x0F, 0x0E, +0x14, 0x28, 0x21, 0x1E, 0x1A, 0x16, 0x0B, 0x10, +0x0A, 0x0A, 0x2D, 0x28, 0x21, 0x1E, 0x1A, 0x16, +0x0B, 0x10, 0x0A, 0x0A, 0x1E, 0x1E, 0x1E, 0x1E, +0x18, 0x16, 0x0D, 0x0D, 0x0A, 0x08, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x4A, 0x40, 0x36, 0x2C, 0x24, 0x1C, 0x14, 0x0C, +0x04, 0x00, 0x00, 0x00, 0x0B, 0x7E, 0x10, 0x80, +0x5F, 0x7E, 0x10, 0x80, 0xED, 0x7E, 0x10, 0x80, +0xED, 0x7F, 0x10, 0x80, 0x53, 0x7F, 0x10, 0x80, +0x83, 0x7F, 0x10, 0x80, 0x63, 0x6F, 0x6E, 0x66, +0x69, 0x67, 0x5F, 0x70, 0x68, 0x79, 0x64, 0x6D, +0x5F, 0x73, 0x77, 0x69, 0x74, 0x63, 0x68, 0x5F, +0x62, 0x61, 0x6E, 0x64, 0x77, 0x69, 0x64, 0x74, +0x68, 0x5F, 0x38, 0x38, 0x32, 0x31, 0x63, 0x00, +0x63, 0x6F, 0x6E, 0x66, 0x69, 0x67, 0x5F, 0x70, +0x68, 0x79, 0x64, 0x6D, 0x5F, 0x73, 0x77, 0x69, +0x74, 0x63, 0x68, 0x5F, 0x63, 0x68, 0x61, 0x6E, +0x6E, 0x65, 0x6C, 0x5F, 0x38, 0x38, 0x32, 0x31, +0x63, 0x00, 0x00, 0x00, 0x63, 0x6F, 0x6E, 0x66, +0x69, 0x67, 0x5F, 0x70, 0x68, 0x79, 0x64, 0x6D, +0x5F, 0x73, 0x77, 0x69, 0x74, 0x63, 0x68, 0x5F, +0x62, 0x61, 0x6E, 0x64, 0x5F, 0x38, 0x38, 0x32, +0x31, 0x63, 0x00, 0x00, 0x63, 0x6F, 0x6E, 0x66, +0x69, 0x67, 0x5F, 0x70, 0x68, 0x79, 0x64, 0x6D, +0x5F, 0x77, 0x72, 0x69, 0x74, 0x65, 0x5F, 0x72, +0x66, 0x5F, 0x72, 0x65, 0x67, 0x5F, 0x38, 0x38, +0x32, 0x31, 0x63, 0x00, 0x63, 0x6F, 0x6E, 0x66, +0x69, 0x67, 0x5F, 0x70, 0x68, 0x79, 0x64, 0x6D, +0x5F, 0x72, 0x65, 0x61, 0x64, 0x5F, 0x72, 0x66, +0x5F, 0x72, 0x65, 0x67, 0x5F, 0x38, 0x38, 0x32, +0x31, 0x63, 0x00, 0x00, 0x2D, 0x87, 0x10, 0x80, +0x47, 0x87, 0x10, 0x80, 0x57, 0x87, 0x10, 0x80, +0x6D, 0x87, 0x10, 0x80, 0x83, 0x87, 0x10, 0x80, +0x83, 0x87, 0x10, 0x80, 0x9F, 0x87, 0x10, 0x80, +0x71, 0x1B, 0x03, 0x80, 0x6D, 0x1B, 0x03, 0x80, +0x71, 0x1B, 0x03, 0x80, 0x6D, 0x1B, 0x03, 0x80, +0x91, 0x1B, 0x03, 0x80, 0x6D, 0x1B, 0x03, 0x80, +0x91, 0x1B, 0x03, 0x80, 0x6D, 0x1B, 0x03, 0x80, +0xB1, 0x1B, 0x03, 0x80, 0x6D, 0x1B, 0x03, 0x80, +0xB1, 0x1B, 0x03, 0x80, 0x6D, 0x1B, 0x03, 0x80, +0xD1, 0x1B, 0x03, 0x80, 0x6D, 0x1B, 0x03, 0x80, +0xD1, 0x1B, 0x03, 0x80, 0xB3, 0x63, 0x03, 0x80, +0xC9, 0x63, 0x03, 0x80, 0xF3, 0x63, 0x03, 0x80, +0xF3, 0x63, 0x03, 0x80, 0xF3, 0x63, 0x03, 0x80, +0xF3, 0x63, 0x03, 0x80, 0xD5, 0x63, 0x03, 0x80, +0xDF, 0x63, 0x03, 0x80, 0xE9, 0x63, 0x03, 0x80, +0xF3, 0x63, 0x03, 0x80, 0xBB, 0x63, 0x03, 0x80, +0xA9, 0x63, 0x03, 0x80, 0xE3, 0x1D, 0x03, 0x80, +0xE7, 0x1D, 0x03, 0x80, 0xEB, 0x1D, 0x03, 0x80, +0xEF, 0x1D, 0x03, 0x80, 0xF3, 0x1D, 0x03, 0x80, +0x75, 0x72, 0x03, 0x80, 0x97, 0x72, 0x03, 0x80, +0xB9, 0x72, 0x03, 0x80, 0xDB, 0x72, 0x03, 0x80, +0xFF, 0x72, 0x03, 0x80, 0x39, 0x73, 0x03, 0x80, +0x5D, 0x73, 0x03, 0x80, 0x81, 0x73, 0x03, 0x80, +0xA5, 0x73, 0x03, 0x80, 0xCB, 0x73, 0x03, 0x80, +0xD1, 0x75, 0x03, 0x80, 0xE7, 0x75, 0x03, 0x80, +0x09, 0x76, 0x03, 0x80, 0x2F, 0x76, 0x03, 0x80, +0x55, 0x76, 0x03, 0x80, 0x31, 0x7A, 0x03, 0x80, +0x31, 0x7A, 0x03, 0x80, 0x31, 0x7A, 0x03, 0x80, +0x4B, 0x7A, 0x03, 0x80, 0x31, 0x7A, 0x03, 0x80, +0x31, 0x7A, 0x03, 0x80, 0x31, 0x7A, 0x03, 0x80, +0x2D, 0x7A, 0x03, 0x80, 0x2D, 0x7A, 0x03, 0x80, +0x2D, 0x7A, 0x03, 0x80, 0x2D, 0x7A, 0x03, 0x80, +0x2D, 0x7A, 0x03, 0x80, 0xA9, 0x7A, 0x03, 0x80, +0xB3, 0x7A, 0x03, 0x80, 0x8D, 0x20, 0x03, 0x80, +0x8D, 0x20, 0x03, 0x80, 0x8D, 0x20, 0x03, 0x80, +0x8D, 0x20, 0x03, 0x80, 0xAD, 0x20, 0x03, 0x80, +0xAD, 0x20, 0x03, 0x80, 0xAD, 0x20, 0x03, 0x80, +0xAD, 0x20, 0x03, 0x80, 0xCD, 0x20, 0x03, 0x80, +0xCD, 0x20, 0x03, 0x80, 0xCD, 0x20, 0x03, 0x80, +0xCD, 0x20, 0x03, 0x80, 0xED, 0x20, 0x03, 0x80, +0xED, 0x20, 0x03, 0x80, 0xED, 0x20, 0x03, 0x80, +0xED, 0x20, 0x03, 0x80, 0x8F, 0x8C, 0x03, 0x80, +0x9F, 0x8C, 0x03, 0x80, 0xA9, 0x8C, 0x03, 0x80, +0xB3, 0x8C, 0x03, 0x80, 0xC5, 0x8C, 0x03, 0x80, +0x01, 0x9B, 0x03, 0x80, 0x33, 0x9B, 0x03, 0x80, +0x15, 0x9B, 0x03, 0x80, 0x3D, 0x9B, 0x03, 0x80, +0x1F, 0x9B, 0x03, 0x80, 0x49, 0x9B, 0x03, 0x80, +0x29, 0x9B, 0x03, 0x80, 0xFC, 0x10, 0x60, 0xB8, +0xFA, 0xFA, 0xFA, 0xFA, 0x8C, 0x04, 0x64, 0xB8, +0x90, 0x04, 0x64, 0xB8, 0x94, 0x04, 0x64, 0xB8, +0x98, 0x04, 0x64, 0xB8, 0x9C, 0x04, 0x64, 0xB8, +0xA0, 0x04, 0x64, 0xB8, 0x01, 0x06, 0x64, 0xB8, +0x00, 0x00, 0x68, 0x18, 0x48, 0x00, 0x68, 0x18, +0x48, 0x04, 0x68, 0x18, 0x00, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x64, 0xB8, 0x54, 0x05, 0x64, 0xB8, +0x50, 0x05, 0x64, 0xB8, 0x51, 0x05, 0x64, 0xB8, +0x78, 0x05, 0x64, 0xB8, 0x79, 0x05, 0x64, 0xB8, +0x7A, 0x05, 0x64, 0xB8, 0xFF, 0xFF, 0xFF, 0x8F, +0x60, 0x05, 0x60, 0xB8, 0x60, 0x05, 0x64, 0xB8, +0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x20, +0x00, 0x00, 0x00, 0x30, 0x00, 0x00, 0x00, 0x40, +0xBF, 0x01, 0x64, 0xB8, 0x89, 0x00, 0x60, 0xB8, +0x8A, 0x00, 0x60, 0xB8, 0x1A, 0x04, 0x64, 0xB8, +0x1B, 0x04, 0x64, 0xB8, 0x87, 0x02, 0x64, 0xB8, +0x96, 0x02, 0x64, 0xB8, 0x86, 0x02, 0x64, 0xB8, +0xF8, 0x10, 0x60, 0xB8, 0x00, 0x00, 0x40, 0x00, +0xF0, 0x11, 0x64, 0xB8, 0x58, 0x05, 0x64, 0xB8, +0x01, 0x00, 0x60, 0xB8, 0x01, 0x00, 0x64, 0xB8, +0x57, 0x01, 0x64, 0xB8, 0x3C, 0x01, 0x64, 0xB8, +0x22, 0x05, 0x64, 0xB8, 0x00, 0x00, 0x01, 0x00, +0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x04, 0x00, +0x00, 0x00, 0x08, 0x00, 0x0A, 0x06, 0x64, 0xB8, +0x5B, 0x01, 0x64, 0xB8, 0xFE, 0x11, 0x64, 0xB8, +0xA8, 0x06, 0x64, 0xB8, 0x10, 0x07, 0x64, 0xB8, +0x00, 0x16, 0x64, 0xB8, 0x04, 0x16, 0x64, 0xB8, +0x08, 0x16, 0x64, 0xB8, 0xAB, 0x06, 0x64, 0xB8, +0xAA, 0x06, 0x64, 0xB8, 0x13, 0x07, 0x64, 0xB8, +0x12, 0x07, 0x64, 0xB8, 0x03, 0x16, 0x64, 0xB8, +0x02, 0x16, 0x64, 0xB8, 0x07, 0x16, 0x64, 0xB8, +0x06, 0x16, 0x64, 0xB8, 0x0B, 0x16, 0x64, 0xB8, +0x0A, 0x16, 0x64, 0xB8, 0xFC, 0x11, 0x64, 0xB8, +0x00, 0x00, 0x1E, 0x00, 0x00, 0x00, 0x06, 0x00, +0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x30, 0x00, +0x00, 0x00, 0x00, 0x03, 0xB1, 0x05, 0x64, 0xB8, +0x22, 0x00, 0x60, 0xB8, 0x04, 0x06, 0x64, 0xB8, +0xFF, 0xFF, 0xFF, 0xFE, 0x00, 0x00, 0x00, 0x01, +0x60, 0x16, 0x64, 0xB8, 0x09, 0x00, 0x78, 0xB8, +0x31, 0x00, 0x78, 0xB8, 0x14, 0x00, 0x78, 0xB8, +0x1D, 0x04, 0x64, 0xB8, 0x7A, 0x04, 0x64, 0xB8, +0x24, 0x04, 0x64, 0xB8, 0x4D, 0x01, 0x64, 0xB8, +0x00, 0x01, 0x64, 0xB8, 0x04, 0x02, 0x64, 0xB8, +0x08, 0x02, 0x64, 0xB8, 0x56, 0x04, 0x64, 0xB8, +0x04, 0x00, 0x70, 0xB8, 0x0A, 0x00, 0x70, 0xB8, +0x34, 0x00, 0x78, 0xB8, 0x18, 0x11, 0x64, 0xB8, +0x55, 0x00, 0x78, 0xB8, 0x56, 0x00, 0x78, 0xB8, +0x40, 0x00, 0x78, 0xB8, 0x1C, 0x04, 0x64, 0xB8, +0x10, 0x00, 0x70, 0xB8, 0x4C, 0x04, 0x64, 0xB8, +0x4D, 0x04, 0x64, 0xB8, 0x16, 0x00, 0x70, 0xB8, +0x4E, 0x04, 0x64, 0xB8, 0x17, 0x00, 0x70, 0xB8, +0x4F, 0x04, 0x64, 0xB8, 0xC7, 0x01, 0x64, 0xB8, +0xA4, 0x01, 0x64, 0xB8, 0x1C, 0x01, 0x64, 0xB8, +0xFF, 0xFF, 0x03, 0x00, 0x84, 0x02, 0x64, 0xB8, +0x52, 0x05, 0x64, 0xB8, 0x20, 0x04, 0x64, 0xB8, +0xFF, 0xFF, 0xEF, 0xFF, 0x5F, 0x11, 0x64, 0xB8, +0x88, 0x00, 0x60, 0xB8, 0x8B, 0x00, 0x60, 0xB8, +0x84, 0x00, 0x60, 0xB8, 0x00, 0x00, 0x00, 0x02, +0xCB, 0x01, 0x64, 0xB8, 0x00, 0x00, 0x00, 0x60, +0xE0, 0x00, 0x60, 0xB8, 0xE1, 0x00, 0x60, 0xB8, +0xE8, 0x12, 0x64, 0xB8, 0x00, 0x00, 0x00, 0x80, +0x00, 0x00, 0x00, 0x04, 0xFF, 0xFF, 0xFF, 0xFB, +0xFF, 0xFF, 0xFF, 0xDF, 0xFF, 0xFF, 0xFF, 0x1F, +0x04, 0x00, 0x60, 0xB8, 0x04, 0x00, 0x64, 0xB8, +0x08, 0x00, 0x60, 0xB8, 0x08, 0x00, 0x64, 0xB8, +0x24, 0x00, 0x60, 0xB8, 0x80, 0x00, 0x60, 0xB8, +0xFF, 0xFF, 0xFD, 0xFF, 0xCC, 0x07, 0x64, 0xB8, +0x82, 0x10, 0x60, 0xB8, 0x42, 0x34, 0x00, 0xB8, +0x00, 0x0C, 0x01, 0x00, 0x08, 0x00, 0x00, 0xF8, +0x08, 0x70, 0x0A, 0xF8, 0x08, 0x50, 0x01, 0xF8, +0x00, 0x00, 0x1F, 0x00, 0x00, 0x00, 0x00, 0xC0, +0x1A, 0x15, 0x64, 0xB8, 0x77, 0x77, 0x77, 0x77, +0x17, 0x11, 0x17, 0x77, 0x00, 0x00, 0x00, 0x3E, +0x00, 0x00, 0xE0, 0xFF, 0x00, 0x1C, 0x01, 0x88, +0x01, 0x00, 0x00, 0xE0, 0x00, 0x00, 0xFF, 0x0F, +0x21, 0x00, 0x00, 0xE0, 0x00, 0x00, 0x00, 0xFF, +0x08, 0x00, 0x45, 0x01, 0x88, 0x0C, 0x46, 0x01, +0xFF, 0xFF, 0x0F, 0x00, 0xBA, 0xCB, 0x08, 0x00, +0x18, 0x80, 0x0A, 0x00, 0x68, 0x10, 0x46, 0x01, +0xF3, 0x10, 0x05, 0x00, 0x00, 0x9C, 0x0A, 0x00, +0x08, 0x00, 0x45, 0x00, 0x68, 0x14, 0x46, 0x00, +0x08, 0x00, 0x84, 0x00, 0xBA, 0xCB, 0x0B, 0x00, +0x18, 0xC0, 0x0A, 0x00, 0x08, 0x00, 0x44, 0x01, +0xF3, 0x0E, 0x05, 0x00, 0x18, 0xDC, 0x0A, 0x00, +0xC8, 0x0E, 0x05, 0x00, 0x18, 0x9C, 0x0A, 0x00, +0x00, 0x00, 0xF0, 0x0F, 0x00, 0x00, 0x00, 0x0F, +0x02, 0x00, 0x60, 0xB8, 0x62, 0x06, 0x64, 0xB8, +0xB4, 0x06, 0x64, 0xB8, 0x06, 0x00, 0x00, 0x89, +0x00, 0x00, 0x00, 0x50, 0x40, 0x00, 0x0F, 0x70, +0x02, 0x04, 0x00, 0xD8, 0x20, 0x01, 0x00, 0xD1, +0x40, 0x80, 0x0B, 0x70, 0x02, 0x04, 0x02, 0xD8, +0x20, 0x01, 0x00, 0xDE, 0x03, 0x29, 0x29, 0x00, +0x48, 0x00, 0x46, 0x01, 0x60, 0x10, 0x05, 0x00, +0xDE, 0x0F, 0x0E, 0x00, 0xCE, 0xEF, 0x0D, 0x00, +0xCE, 0xEF, 0x05, 0x00, 0xFF, 0x3F, 0x0E, 0x00, +0x1F, 0xFF, 0x0F, 0x00, 0xE7, 0x0E, 0x05, 0x00, +0xE8, 0x0E, 0x05, 0x00, 0x45, 0x23, 0x01, 0x00, +0x08, 0x08, 0x00, 0xF8, 0x08, 0x07, 0x00, 0xF8, +0x08, 0x02, 0x00, 0xF8, 0x08, 0x03, 0x00, 0xF8, +0x18, 0x00, 0x00, 0xF8, 0xDE, 0xBC, 0x0A, 0x00, +0x01, 0x00, 0x66, 0xB8, 0x00, 0x00, 0x66, 0xB8, +0xCD, 0x9B, 0x78, 0x56, 0x00, 0x1C, 0x66, 0xB8, +0x04, 0x1C, 0x66, 0xB8, 0xFF, 0xFF, 0x3F, 0x00, +0x1F, 0x00, 0x60, 0xB8, 0x04, 0xEA, 0xEF, 0xFD, +0x07, 0xEA, 0xEF, 0xFD, 0x08, 0xEA, 0xEF, 0xFD, +0x09, 0xEA, 0xEF, 0xFD, 0x0A, 0xEA, 0xEF, 0xFD, +0x53, 0x04, 0x64, 0xB8, 0xF0, 0x10, 0x60, 0xB8, +0xCA, 0x04, 0x64, 0xB8, 0xCF, 0x04, 0x64, 0xB8, +0xF1, 0x10, 0x60, 0xB8, 0x06, 0x00, 0x66, 0xB8, +0x52, 0x04, 0x64, 0xB8, 0x50, 0x04, 0x64, 0xB8, +0x51, 0x04, 0x64, 0xB8, 0x01, 0x1C, 0x66, 0xB8, +0x02, 0x1C, 0x66, 0xB8, 0x03, 0x1C, 0x66, 0xB8, +0x05, 0x1C, 0x66, 0xB8, 0x06, 0x1C, 0x66, 0xB8, +0x07, 0x1C, 0x66, 0xB8, 0x02, 0x10, 0x66, 0xB8, +0x08, 0x10, 0x66, 0xB8, 0x03, 0x10, 0x66, 0xB8, +0x09, 0x10, 0x66, 0xB8, 0x04, 0x10, 0x66, 0xB8, +0x05, 0x10, 0x66, 0xB8, 0x0C, 0x10, 0x66, 0xB8, +0x0D, 0x10, 0x66, 0xB8, 0x06, 0x10, 0x66, 0xB8, +0xFF, 0xFF, 0x0B, 0xFF, 0x00, 0x00, 0x70, 0x00, +0xFF, 0xFF, 0x7A, 0xFF, 0x00, 0x00, 0xD0, 0x00, +0xFF, 0xFF, 0xDA, 0xFF, 0xFF, 0xFF, 0xFF, 0x0F, +0x00, 0xFC, 0xCF, 0xFF, 0x00, 0x00, 0x01, 0x10, +0x00, 0xF3, 0x3F, 0xFF, 0x01, 0x00, 0x02, 0x20, +0x00, 0xCF, 0xFF, 0xFC, 0x02, 0x00, 0x04, 0x40, +0x00, 0xFC, 0xCE, 0xEF, 0x40, 0x02, 0x20, 0x00, +0x80, 0x03, 0x30, 0x00, 0x00, 0xFF, 0xF9, 0xFF, +0x00, 0x00, 0xFE, 0x1F, 0x1C, 0x0C, 0xB8, 0x64, +0x67, 0x56, 0x23, 0x01, 0xFF, 0xFF, 0xF7, 0xFF, +0xFF, 0xFC, 0xFE, 0xFF, 0x00, 0x01, 0x01, 0x00, +0x00, 0x00, 0x80, 0x01, 0xCC, 0x06, 0x64, 0xB8, +0x68, 0x05, 0x64, 0xB8, 0x40, 0x42, 0x0F, 0x00, +0x00, 0x04, 0x64, 0xB8, 0x04, 0x04, 0x64, 0xB8, +0x08, 0x04, 0x64, 0xB8, 0x0C, 0x04, 0x64, 0xB8, +0x68, 0x04, 0x64, 0xB8, 0x6C, 0x04, 0x64, 0xB8, +0x70, 0x04, 0x64, 0xB8, 0x74, 0x04, 0x64, 0xB8, +0x00, 0x00, 0x3C, 0x00, 0x6B, 0x01, 0x64, 0xB8, +0x00, 0x00, 0x70, 0xB8, 0x18, 0x00, 0x70, 0xB8, +0x0B, 0x00, 0x70, 0xB8, 0x02, 0x00, 0x70, 0xB8, +0x94, 0x02, 0x64, 0xB8, 0x97, 0x02, 0x64, 0xB8, +0x54, 0x02, 0x64, 0xB8, 0x50, 0x02, 0x64, 0xB8, +0x4C, 0x02, 0x64, 0xB8, 0x00, 0x00, 0x78, 0xB8, +0x04, 0x00, 0x78, 0xB8, 0x48, 0x02, 0x64, 0xB8, +0x44, 0x02, 0x64, 0xB8, 0xCC, 0x01, 0x64, 0xB8, +0xF4, 0x11, 0x64, 0xB8, 0xF5, 0x11, 0x64, 0xB8, +0xD4, 0x04, 0x60, 0xB8, 0xD4, 0x04, 0x64, 0xB8, +0x84, 0x04, 0x60, 0xB8, 0x84, 0x04, 0x64, 0xB8, +0xC8, 0x04, 0x60, 0xB8, 0xC8, 0x04, 0x64, 0xB8, +0x78, 0x04, 0x60, 0xB8, 0x78, 0x04, 0x64, 0xB8, +0xCF, 0x01, 0x64, 0xB8, 0x34, 0x01, 0x64, 0xB8, +0x64, 0x05, 0x64, 0xB8, 0x44, 0x00, 0x60, 0xB8, +0x60, 0x00, 0x60, 0xB8, 0xBE, 0x05, 0x64, 0xB8, +0x01, 0xEA, 0xEF, 0xFD, 0x02, 0xEA, 0xEF, 0xFD, +0xC8, 0x01, 0x64, 0xB8, 0xC9, 0x01, 0x64, 0xB8, +0xA0, 0x01, 0x64, 0xB8, 0xFF, 0xFF, 0xFF, 0x00, +0x00, 0x00, 0x00, 0x05, 0x64, 0x01, 0x64, 0xB8, +0x53, 0x05, 0x64, 0xB8, 0x77, 0x05, 0x64, 0xB8, +0x94, 0x01, 0x64, 0xB8, 0x00, 0x10, 0x66, 0xB8, +0x54, 0x00, 0x60, 0xB8, 0x50, 0x00, 0x60, 0xB8, +0x9A, 0x01, 0x64, 0xB8, 0x99, 0x01, 0x64, 0xB8, +0xC6, 0x01, 0x64, 0xB8, 0x30, 0x01, 0x64, 0xB8, +0x24, 0x01, 0x64, 0xB8, 0x20, 0x01, 0x64, 0xB8, +0x24, 0x11, 0x64, 0xB8, 0x20, 0x11, 0x64, 0xB8, +0x2C, 0x11, 0x64, 0xB8, 0x28, 0x11, 0x64, 0xB8, +0x34, 0x11, 0x64, 0xB8, 0x30, 0x11, 0x64, 0xB8, +0x38, 0x01, 0x64, 0xB8, 0x3C, 0x11, 0x64, 0xB8, +0x38, 0x11, 0x64, 0xB8, 0xE4, 0x11, 0x64, 0xB8, +0xE0, 0x11, 0x64, 0xB8, 0x00, 0x40, 0xE0, 0x03, +0x01, 0x60, 0x00, 0x03, 0xE0, 0x04, 0x64, 0xB8, +0xE3, 0x04, 0x64, 0xB8, 0xE0, 0x12, 0x64, 0xB8, +0x02, 0x01, 0x64, 0xB8, 0x21, 0x05, 0x64, 0xB8, +0x40, 0x11, 0x64, 0xB8, 0x44, 0x11, 0x64, 0xB8, +0x48, 0x11, 0x64, 0xB8, 0x4C, 0x11, 0x64, 0xB8, +0xB4, 0x00, 0x60, 0xB8, 0x2F, 0x01, 0x64, 0xB8, +0x00, 0x28, 0x64, 0xB8, 0x00, 0x2C, 0x64, 0xB8, +0x00, 0x38, 0x64, 0xB8, 0x00, 0x3C, 0x64, 0xB8, +0xF8, 0x05, 0x64, 0xB8, 0xF9, 0x05, 0x64, 0xB8, +0xFA, 0x05, 0x64, 0xB8, 0xFB, 0x05, 0x64, 0xB8, +0x83, 0x00, 0x60, 0xB8, 0x08, 0x01, 0x64, 0xB8, +0x90, 0x00, 0x60, 0xB8, 0x92, 0x00, 0x60, 0xB8, +0x92, 0x06, 0x64, 0xB8, 0xF1, 0x11, 0x64, 0xB8, +0x20, 0x00, 0x78, 0xB8, 0x10, 0x00, 0x78, 0xB8, +0x03, 0x00, 0x78, 0xB8, 0xFF, 0xFF, 0x01, 0xFF, +0x05, 0x00, 0x78, 0xB8, 0x12, 0x05, 0x64, 0xB8, +0x10, 0x05, 0x64, 0xB8, 0xB8, 0x05, 0x64, 0xB8, +0xBC, 0x05, 0x64, 0xB8, 0x00, 0x00, 0x80, 0x00, +0x6F, 0x01, 0x64, 0xB8, 0xFE, 0xFF, 0xFF, 0x7F, +0x30, 0x00, 0x78, 0x18, 0x40, 0x00, 0x00, 0xB5, +0x44, 0x00, 0x00, 0xB5, 0x48, 0x00, 0x00, 0xB5, +0x4C, 0x00, 0x00, 0xB5, 0x00, 0x00, 0x10, 0x00, +0xA4, 0x04, 0x64, 0xB8, 0xA8, 0x04, 0x64, 0xB8, +0xC0, 0x01, 0x64, 0xB8, 0xAF, 0x01, 0x64, 0xB8, +0x00, 0x00, 0x20, 0x00, 0x7E, 0x04, 0x64, 0xB8, +0x7D, 0x04, 0x64, 0xB8, 0x7C, 0x04, 0x64, 0xB8, +0x98, 0x01, 0x64, 0xB8, 0xFF, 0xFF, 0xC0, 0xFF, +0x40, 0x01, 0x00, 0x80, 0x00, 0x98, 0x00, 0x80, +0x7B, 0x05, 0x64, 0xB8, 0x73, 0x05, 0x64, 0xB8, +0x01, 0x01, 0x64, 0xB8, 0xB7, 0x06, 0x64, 0xB8, +0x68, 0x06, 0x64, 0xB8, 0xFF, 0xFF, 0xCF, 0xFF, +0x5C, 0x05, 0x64, 0xB8, 0x38, 0x06, 0x64, 0xB8, +0x08, 0x06, 0x64, 0xB8, 0xA0, 0x06, 0x64, 0xB8, +0xAA, 0x00, 0x60, 0xB8, 0xA8, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x02, 0x80, 0x4C, 0x00, 0x60, 0xB8, +0xFF, 0xFF, 0x7F, 0xFE, 0x70, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x78, 0x18, 0xE4, 0x00, 0x60, 0xB8, +0xE8, 0x00, 0x60, 0xB8, 0xE9, 0x00, 0x60, 0xB8, +0xEA, 0x00, 0x60, 0xB8, 0xEB, 0x00, 0x60, 0xB8, +0xE5, 0x00, 0x60, 0xB8, 0x44, 0x00, 0x02, 0x00, +0xA0, 0x07, 0x64, 0xB8, 0xFF, 0xFF, 0xFF, 0x7F, +0xF4, 0x00, 0x60, 0xB8, 0x91, 0x00, 0x60, 0xB8, +0x64, 0x00, 0x60, 0xB8, 0x40, 0x00, 0x60, 0xB8, +0x00, 0x00, 0xC0, 0x00, 0x00, 0x10, 0x24, 0x00, +0x82, 0x82, 0x62, 0x00, 0x90, 0x06, 0x64, 0xB8, +0x80, 0x34, 0x00, 0xB8, 0x30, 0x00, 0x78, 0xB8, +0x43, 0x6C, 0x65, 0x61, 0x72, 0x50, 0x57, 0x54, +0x00, 0x00, 0x00, 0x00, 0x41, 0x20, 0x4D, 0x69, +0x78, 0x4D, 0x6F, 0x64, 0x65, 0x20, 0x41, 0x47, +0x43, 0x3D, 0x30, 0x78, 0x25, 0x62, 0x58, 0x20, +0x42, 0x42, 0x53, 0x3D, 0x30, 0x78, 0x25, 0x62, +0x58, 0x00, 0x00, 0x00, 0x42, 0x20, 0x4D, 0x69, +0x78, 0x4D, 0x6F, 0x64, 0x65, 0x20, 0x41, 0x47, +0x43, 0x3D, 0x30, 0x78, 0x25, 0x62, 0x58, 0x20, +0x42, 0x42, 0x53, 0x3D, 0x30, 0x78, 0x25, 0x62, +0x58, 0x00, 0x00, 0x00, 0x5B, 0x49, 0x51, 0x4B, +0x5D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3E, 0x50, +0x48, 0x59, 0x5F, 0x49, 0x51, 0x43, 0x61, 0x6C, +0x69, 0x62, 0x72, 0x61, 0x74, 0x65, 0x5F, 0x49, +0x6E, 0x69, 0x74, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x63, 0x61, 0x6C, 0x69, 0x62, 0x72, 0x61, 0x74, +0x69, 0x6F, 0x6E, 0x20, 0x74, 0x69, 0x6D, 0x65, +0x6F, 0x75, 0x74, 0x21, 0x21, 0x21, 0x0A, 0x00, +0x64, 0x65, 0x6C, 0x61, 0x79, 0x20, 0x63, 0x6F, +0x75, 0x6E, 0x74, 0x20, 0x3D, 0x20, 0x30, 0x78, +0x25, 0x78, 0x21, 0x21, 0x21, 0x0A, 0x00, 0x00, +0x64, 0x65, 0x6C, 0x61, 0x79, 0x5F, 0x63, 0x6F, +0x75, 0x6E, 0x74, 0x20, 0x3D, 0x20, 0x30, 0x78, +0x25, 0x78, 0x0A, 0x00, 0x49, 0x51, 0x4B, 0x73, +0x74, 0x65, 0x70, 0x20, 0x3D, 0x20, 0x30, 0x78, +0x25, 0x62, 0x78, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x49, 0x51, 0x4B, 0x5D, 0x50, 0x61, 0x74, +0x68, 0x41, 0x5F, 0x4C, 0x4F, 0x4B, 0x5F, 0x6E, +0x6F, 0x74, 0x72, 0x65, 0x61, 0x64, 0x79, 0x20, +0x3D, 0x20, 0x25, 0x64, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x49, 0x51, 0x4B, 0x5D, 0x50, 0x61, 0x74, +0x68, 0x41, 0x5F, 0x54, 0x58, 0x49, 0x51, 0x4B, +0x5F, 0x66, 0x61, 0x69, 0x6C, 0x20, 0x3D, 0x20, +0x25, 0x64, 0x0A, 0x00, 0x5B, 0x49, 0x51, 0x4B, +0x5D, 0x50, 0x61, 0x74, 0x68, 0x41, 0x5F, 0x52, +0x58, 0x49, 0x51, 0x4B, 0x5F, 0x66, 0x61, 0x69, +0x6C, 0x20, 0x3D, 0x20, 0x25, 0x64, 0x0A, 0x00, +0x5B, 0x49, 0x51, 0x4B, 0x5D, 0x50, 0x61, 0x74, +0x68, 0x41, 0x5F, 0x54, 0x58, 0x49, 0x51, 0x4B, +0x5F, 0x72, 0x65, 0x74, 0x72, 0x79, 0x20, 0x3D, +0x20, 0x25, 0x64, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x49, 0x51, 0x4B, 0x5D, 0x50, 0x61, 0x74, +0x68, 0x41, 0x5F, 0x52, 0x58, 0x4B, 0x31, 0x5F, +0x72, 0x65, 0x74, 0x72, 0x79, 0x20, 0x3D, 0x20, +0x25, 0x64, 0x2C, 0x20, 0x50, 0x61, 0x74, 0x68, +0x41, 0x5F, 0x52, 0x58, 0x4B, 0x32, 0x5F, 0x72, +0x65, 0x74, 0x72, 0x79, 0x20, 0x3D, 0x20, 0x25, +0x64, 0x0A, 0x00, 0x00, 0x5B, 0x49, 0x51, 0x4B, +0x5D, 0x50, 0x61, 0x74, 0x68, 0x41, 0x5F, 0x47, +0x53, 0x31, 0x5F, 0x72, 0x65, 0x74, 0x72, 0x79, +0x20, 0x3D, 0x20, 0x25, 0x64, 0x2C, 0x20, 0x50, +0x61, 0x74, 0x68, 0x41, 0x5F, 0x47, 0x53, 0x32, +0x5F, 0x72, 0x65, 0x74, 0x72, 0x79, 0x20, 0x3D, +0x20, 0x25, 0x64, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x46, 0x57, 0x49, 0x51, 0x4B, 0x20, 0x73, 0x74, +0x61, 0x72, 0x74, 0x20, 0x76, 0x31, 0x38, 0x21, +0x21, 0x21, 0x00, 0x00, 0x30, 0x31, 0x32, 0x33, +0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x41, 0x42, +0x43, 0x44, 0x45, 0x46, 0x00, 0x00, 0x00, 0x00, +0x53, 0x65, 0x74, 0x5F, 0x43, 0x61, 0x6E, 0x64, +0x69, 0x5F, 0x33, 0x3A, 0x20, 0x5B, 0x31, 0x5D, +0x3D, 0x30, 0x78, 0x25, 0x62, 0x58, 0x2C, 0x20, +0x20, 0x5B, 0x32, 0x5D, 0x3D, 0x30, 0x78, 0x25, +0x62, 0x58, 0x2C, 0x20, 0x20, 0x5B, 0x33, 0x5D, +0x3D, 0x30, 0x78, 0x25, 0x62, 0x58, 0x00, 0x00, +0x53, 0x65, 0x74, 0x5F, 0x43, 0x61, 0x6E, 0x64, +0x69, 0x5F, 0x32, 0x3A, 0x20, 0x5B, 0x31, 0x5D, +0x3D, 0x30, 0x78, 0x25, 0x62, 0x58, 0x2C, 0x20, +0x20, 0x5B, 0x32, 0x5D, 0x3D, 0x30, 0x78, 0x25, +0x62, 0x58, 0x20, 0x00, 0x50, 0x45, 0x52, 0x20, +0x52, 0x50, 0x54, 0x3A, 0x20, 0x6D, 0x69, 0x64, +0x25, 0x62, 0x58, 0x2C, 0x52, 0x3A, 0x25, 0x62, +0x78, 0x2C, 0x72, 0x74, 0x3A, 0x25, 0x62, 0x78, +0x2C, 0x62, 0x77, 0x3A, 0x25, 0x62, 0x78, 0x00, +0x50, 0x45, 0x52, 0x20, 0x52, 0x50, 0x54, 0x3A, +0x20, 0x6D, 0x69, 0x64, 0x25, 0x62, 0x58, 0x2C, +0x54, 0x54, 0x3A, 0x25, 0x77, 0x78, 0x00, 0x00, +0x50, 0x45, 0x52, 0x20, 0x52, 0x50, 0x54, 0x3A, +0x20, 0x25, 0x62, 0x58, 0x2C, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x58, 0x2C, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x58, 0x2C, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x52, 0x65, 0x71, 0x20, +0x50, 0x45, 0x52, 0x20, 0x43, 0x4D, 0x44, 0x3A, +0x20, 0x47, 0x72, 0x3A, 0x25, 0x62, 0x58, 0x2C, +0x20, 0x54, 0x59, 0x50, 0x3A, 0x25, 0x62, 0x78, +0x2C, 0x20, 0x62, 0x74, 0x6D, 0x70, 0x3A, 0x25, +0x78, 0x00, 0x00, 0x00, 0x52, 0x65, 0x71, 0x20, +0x50, 0x45, 0x52, 0x20, 0x43, 0x4D, 0x44, 0x3A, +0x20, 0x49, 0x64, 0x78, 0x3A, 0x25, 0x62, 0x78, +0x2C, 0x20, 0x6D, 0x69, 0x64, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x52, 0x65, 0x71, 0x20, +0x50, 0x45, 0x52, 0x20, 0x43, 0x4D, 0x44, 0x3A, +0x20, 0x49, 0x64, 0x78, 0x3A, 0x25, 0x62, 0x78, +0x2C, 0x20, 0x4D, 0x69, 0x64, 0x3A, 0x25, 0x62, +0x78, 0x2C, 0x20, 0x25, 0x62, 0x78, 0x2C, 0x20, +0x25, 0x62, 0x78, 0x00, 0x53, 0x65, 0x74, 0x5F, +0x52, 0x41, 0x5F, 0x55, 0x70, 0x5F, 0x72, 0x61, +0x74, 0x69, 0x6F, 0x5F, 0x66, 0x6F, 0x72, 0x5F, +0x52, 0x41, 0x5F, 0x64, 0x65, 0x62, 0x75, 0x67, +0x00, 0x00, 0x00, 0x00, 0x53, 0x65, 0x74, 0x5F, +0x44, 0x6F, 0x77, 0x6E, 0x5F, 0x72, 0x61, 0x74, +0x69, 0x6F, 0x00, 0x00, 0x76, 0x61, 0x6C, 0x75, +0x65, 0x38, 0x3D, 0x30, 0x78, 0x25, 0x62, 0x58, +0x2C, 0x20, 0x76, 0x61, 0x6C, 0x75, 0x65, 0x31, +0x36, 0x3D, 0x30, 0x78, 0x25, 0x77, 0x78, 0x2C, +0x20, 0x76, 0x61, 0x6C, 0x75, 0x65, 0x33, 0x32, +0x3D, 0x30, 0x78, 0x25, 0x78, 0x00, 0x00, 0x00, +0x49, 0x44, 0x3D, 0x25, 0x62, 0x78, 0x2C, 0x44, +0x69, 0x73, 0x52, 0x41, 0x3D, 0x25, 0x62, 0x78, +0x2C, 0x44, 0x69, 0x73, 0x50, 0x54, 0x3D, 0x25, +0x62, 0x78, 0x2C, 0x52, 0x74, 0x49, 0x44, 0x3D, +0x25, 0x62, 0x78, 0x00, 0x42, 0x57, 0x3D, 0x25, +0x62, 0x78, 0x2C, 0x42, 0x57, 0x4D, 0x3D, 0x25, +0x62, 0x78, 0x2C, 0x4E, 0x6F, 0x55, 0x70, 0x42, +0x77, 0x3D, 0x25, 0x62, 0x78, 0x2C, 0x53, 0x47, +0x49, 0x3D, 0x25, 0x62, 0x78, 0x2C, 0x56, 0x48, +0x54, 0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x50, 0x45, 0x52, 0x3A, 0x25, 0x62, 0x78, 0x20, +0x43, 0x75, 0x72, 0x3A, 0x25, 0x62, 0x78, 0x20, +0x4F, 0x3A, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x4D, 0x61, 0x70, 0x3A, 0x25, 0x62, 0x78, 0x20, +0x44, 0x69, 0x66, 0x3A, 0x25, 0x62, 0x78, 0x20, +0x6F, 0x66, 0x74, 0x3A, 0x25, 0x62, 0x78, 0x00, +0x56, 0x61, 0x72, 0x3A, 0x20, 0x25, 0x62, 0x78, +0x2D, 0x3E, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x44, 0x65, 0x63, 0x5F, 0x6F, 0x66, 0x73, 0x74, +0x7B, 0x50, 0x2C, 0x4E, 0x7D, 0x3A, 0x20, 0x25, +0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, 0x00, 0x00, +0x4D, 0x74, 0x42, 0x77, 0x20, 0x55, 0x70, 0x44, +0x77, 0x25, 0x62, 0x78, 0x20, 0x42, 0x57, 0x25, +0x62, 0x78, 0x20, 0x52, 0x74, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x48, 0x69, 0x74, 0x25, +0x62, 0x78, 0x20, 0x52, 0x74, 0x30, 0x3D, 0x25, +0x77, 0x78, 0x20, 0x52, 0x74, 0x31, 0x3D, 0x25, +0x77, 0x78, 0x00, 0x00, 0x72, 0x25, 0x62, 0x78, +0x20, 0x4C, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x52, 0x53, 0x53, 0x49, 0x20, 0x52, 0x6C, 0x73, +0x4C, 0x6D, 0x74, 0x00, 0x52, 0x53, 0x53, 0x49, +0x20, 0x55, 0x70, 0x4C, 0x6D, 0x74, 0x00, 0x00, +0x55, 0x70, 0x4C, 0x6D, 0x74, 0x3A, 0x25, 0x62, +0x78, 0x20, 0x25, 0x62, 0x78, 0x20, 0x25, 0x62, +0x78, 0x20, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x48, 0x52, 0x3A, 0x25, 0x62, 0x78, 0x2C, 0x4C, +0x52, 0x3A, 0x25, 0x62, 0x78, 0x2C, 0x4D, 0x53, +0x3A, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x46, 0x69, 0x78, 0x20, 0x69, 0x64, 0x3D, 0x25, +0x62, 0x78, 0x20, 0x42, 0x77, 0x3D, 0x25, 0x62, +0x78, 0x20, 0x52, 0x74, 0x3D, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x52, 0x61, 0x4F, 0x63, +0x63, 0x4E, 0x75, 0x6D, 0x25, 0x62, 0x78, 0x00, +0x52, 0x61, 0x44, 0x77, 0x54, 0x79, 0x20, 0x52, +0x74, 0x3D, 0x25, 0x62, 0x78, 0x2C, 0x42, 0x77, +0x25, 0x62, 0x78, 0x00, 0x55, 0x70, 0x52, 0x61, +0x74, 0x65, 0x25, 0x62, 0x78, 0x20, 0x42, 0x57, +0x25, 0x62, 0x78, 0x20, 0x4D, 0x61, 0x78, 0x42, +0x57, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x30, 0x55, 0x70, 0x64, 0x74, 0x5F, 0x42, 0x57, +0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x53, 0x47, 0x49, 0x5F, 0x52, 0x61, 0x74, 0x65, +0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x33, 0x72, 0x61, 0x74, 0x65, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x34, 0x72, 0x61, 0x74, +0x65, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x35, 0x72, 0x61, 0x74, 0x65, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x30, 0x52, 0x74, 0x25, +0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x20, 0x25, +0x62, 0x78, 0x00, 0x00, 0x31, 0x52, 0x74, 0x25, +0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x20, 0x25, +0x62, 0x78, 0x00, 0x00, 0x4E, 0x6F, 0x20, 0x55, +0x70, 0x20, 0x52, 0x61, 0x74, 0x65, 0x00, 0x00, +0x32, 0x52, 0x74, 0x3A, 0x25, 0x62, 0x78, 0x20, +0x25, 0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x2C, +0x20, 0x54, 0x72, 0x79, 0x3D, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x44, 0x6E, 0x52, 0x61, +0x74, 0x65, 0x25, 0x62, 0x78, 0x20, 0x42, 0x57, +0x25, 0x62, 0x78, 0x20, 0x4D, 0x61, 0x78, 0x42, +0x57, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x44, 0x5F, 0x52, 0x74, 0x25, 0x62, 0x78, 0x20, +0x42, 0x77, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x50, 0x6B, 0x74, 0x20, 0x54, 0x72, 0x79, 0x69, +0x6E, 0x67, 0x00, 0x00, 0x44, 0x72, 0x6F, 0x70, +0x00, 0x00, 0x00, 0x00, 0x6F, 0x72, 0x69, 0x5F, +0x50, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x4B, 0x25, 0x62, 0x78, +0x20, 0x54, 0x25, 0x62, 0x78, 0x20, 0x44, 0x25, +0x62, 0x78, 0x00, 0x00, 0x42, 0x77, 0x3D, 0x25, +0x62, 0x78, 0x2C, 0x20, 0x42, 0x77, 0x32, 0x3D, +0x25, 0x62, 0x78, 0x20, 0x52, 0x74, 0x3D, 0x25, +0x62, 0x78, 0x00, 0x00, 0x30, 0x55, 0x70, 0x25, +0x62, 0x78, 0x2C, 0x44, 0x77, 0x6E, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x31, 0x55, 0x70, 0x25, +0x62, 0x78, 0x2C, 0x44, 0x77, 0x6E, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x32, 0x55, 0x70, 0x25, +0x62, 0x78, 0x2C, 0x44, 0x77, 0x6E, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x46, 0x77, 0x20, 0x46, +0x69, 0x78, 0x20, 0x52, 0x61, 0x74, 0x65, 0x00, +0x46, 0x6F, 0x72, 0x63, 0x65, 0x52, 0x61, 0x74, +0x65, 0x44, 0x77, 0x00, 0x52, 0x74, 0x44, 0x77, +0x6E, 0x43, 0x6E, 0x74, 0x3D, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x52, 0x61, 0x74, 0x65, +0x44, 0x6F, 0x77, 0x6E, 0x00, 0x00, 0x00, 0x00, +0x52, 0x74, 0x55, 0x70, 0x43, 0x6E, 0x74, 0x3D, +0x25, 0x62, 0x78, 0x00, 0x52, 0x61, 0x74, 0x65, +0x55, 0x50, 0x00, 0x00, 0x52, 0x61, 0x74, 0x65, +0x53, 0x74, 0x61, 0x79, 0x00, 0x00, 0x00, 0x00, +0x54, 0x72, 0x79, 0x53, 0x75, 0x63, 0x63, 0x65, +0x73, 0x73, 0x00, 0x00, 0x54, 0x72, 0x79, 0x66, +0x61, 0x69, 0x6C, 0x00, 0x4D, 0x74, 0x54, 0x72, +0x79, 0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x42, 0x57, 0x25, 0x62, 0x78, 0x20, 0x52, 0x74, +0x25, 0x62, 0x78, 0x00, 0x6F, 0x6B, 0x25, 0x62, +0x78, 0x20, 0x74, 0x74, 0x25, 0x62, 0x78, 0x20, +0x64, 0x70, 0x25, 0x62, 0x78, 0x20, 0x6F, 0x61, +0x25, 0x62, 0x78, 0x00, 0x5B, 0x54, 0x52, 0x59, +0x5D, 0x20, 0x50, 0x25, 0x62, 0x78, 0x2C, 0x25, +0x62, 0x78, 0x20, 0x42, 0x77, 0x3D, 0x25, 0x62, +0x78, 0x20, 0x52, 0x74, 0x3D, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x50, 0x72, 0x20, 0x25, +0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x00, 0x00, +0x52, 0x74, 0x20, 0x25, 0x62, 0x78, 0x20, 0x25, +0x62, 0x78, 0x00, 0x00, 0x54, 0x70, 0x25, 0x77, +0x78, 0x20, 0x25, 0x77, 0x78, 0x00, 0x00, 0x00, +0x55, 0x70, 0x46, 0x61, 0x69, 0x6C, 0x00, 0x00, +0x54, 0x79, 0x53, 0x75, 0x63, 0x52, 0x74, 0x20, +0x25, 0x62, 0x78, 0x00, 0x72, 0x61, 0x5F, 0x69, +0x64, 0x78, 0x25, 0x62, 0x78, 0x2C, 0x63, 0x74, +0x72, 0x6C, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x31, 0x52, 0x74, 0x3D, 0x25, 0x62, 0x78, 0x2D, +0x3E, 0x25, 0x62, 0x78, 0x20, 0x52, 0x5B, 0x25, +0x62, 0x78, 0x5D, 0x4F, 0x6B, 0x3A, 0x25, 0x62, +0x78, 0x2B, 0x44, 0x70, 0x3A, 0x25, 0x62, 0x78, +0x3D, 0x54, 0x3A, 0x25, 0x62, 0x78, 0x20, 0x54, +0x61, 0x6C, 0x6C, 0x25, 0x62, 0x78, 0x00, 0x00, +0x43, 0x25, 0x62, 0x78, 0x20, 0x4E, 0x25, 0x62, +0x78, 0x20, 0x50, 0x25, 0x62, 0x78, 0x00, 0x00, +0x43, 0x32, 0x48, 0x50, 0x6B, 0x74, 0x3A, 0x25, +0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x00, 0x00, +0x54, 0x62, 0x74, 0x74, 0x52, 0x41, 0x20, 0x25, +0x62, 0x78, 0x00, 0x00, 0x32, 0x52, 0x74, 0x3D, +0x25, 0x62, 0x78, 0x2D, 0x3E, 0x25, 0x62, 0x78, +0x20, 0x52, 0x5B, 0x25, 0x62, 0x78, 0x5D, 0x4F, +0x6B, 0x3A, 0x25, 0x62, 0x78, 0x2B, 0x44, 0x70, +0x3A, 0x25, 0x62, 0x78, 0x21, 0x54, 0x3A, 0x25, +0x62, 0x78, 0x20, 0x54, 0x61, 0x6C, 0x6C, 0x25, +0x62, 0x78, 0x00, 0x00, 0x44, 0x69, 0x73, 0x52, +0x61, 0x49, 0x44, 0x20, 0x25, 0x62, 0x78, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x75, 0x6E, +0x73, 0x75, 0x70, 0x70, 0x6F, 0x72, 0x74, 0x65, +0x64, 0x20, 0x70, 0x61, 0x74, 0x68, 0x20, 0x28, +0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x52, 0x46, +0x2D, 0x25, 0x64, 0x20, 0x30, 0x78, 0x25, 0x78, +0x20, 0x3D, 0x20, 0x30, 0x78, 0x25, 0x78, 0x2C, +0x20, 0x62, 0x69, 0x74, 0x20, 0x6D, 0x61, 0x73, +0x6B, 0x20, 0x3D, 0x20, 0x30, 0x78, 0x25, 0x78, +0x0A, 0x00, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x57, 0x72, 0x69, 0x74, 0x65, 0x20, +0x66, 0x61, 0x69, 0x6C, 0x2C, 0x20, 0x52, 0x46, +0x20, 0x69, 0x73, 0x20, 0x64, 0x69, 0x73, 0x61, +0x62, 0x6C, 0x65, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x52, 0x46, +0x2D, 0x25, 0x64, 0x20, 0x30, 0x78, 0x25, 0x78, +0x20, 0x3D, 0x20, 0x30, 0x78, 0x25, 0x78, 0x20, +0x28, 0x6F, 0x72, 0x69, 0x67, 0x69, 0x6E, 0x61, +0x6C, 0x3A, 0x20, 0x30, 0x78, 0x25, 0x78, 0x29, +0x2C, 0x20, 0x62, 0x69, 0x74, 0x20, 0x6D, 0x61, +0x73, 0x6B, 0x20, 0x3D, 0x20, 0x30, 0x78, 0x25, +0x78, 0x0A, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3E, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x64, 0x69, +0x73, 0x61, 0x62, 0x6C, 0x65, 0x20, 0x50, 0x48, +0x59, 0x20, 0x41, 0x50, 0x49, 0x20, 0x66, 0x6F, +0x72, 0x20, 0x64, 0x65, 0x62, 0x75, 0x67, 0x21, +0x21, 0x0A, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x46, 0x61, 0x69, 0x6C, 0x20, 0x74, +0x6F, 0x20, 0x73, 0x77, 0x69, 0x74, 0x63, 0x68, +0x20, 0x62, 0x61, 0x6E, 0x64, 0x77, 0x69, 0x64, +0x74, 0x68, 0x20, 0x28, 0x62, 0x77, 0x3A, 0x20, +0x25, 0x64, 0x2C, 0x20, 0x70, 0x72, 0x69, 0x6D, +0x61, 0x72, 0x79, 0x20, 0x63, 0x68, 0x3A, 0x20, +0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x62, 0x61, 0x6E, +0x64, 0x77, 0x69, 0x64, 0x74, 0x68, 0x20, 0x28, +0x62, 0x77, 0x3A, 0x20, 0x25, 0x64, 0x2C, 0x20, +0x70, 0x72, 0x69, 0x6D, 0x61, 0x72, 0x79, 0x20, +0x63, 0x68, 0x3A, 0x20, 0x25, 0x64, 0x29, 0x2C, +0x20, 0x62, 0x65, 0x63, 0x61, 0x75, 0x73, 0x65, +0x20, 0x77, 0x72, 0x69, 0x74, 0x69, 0x6E, 0x67, +0x20, 0x52, 0x46, 0x20, 0x72, 0x65, 0x67, 0x69, +0x73, 0x74, 0x65, 0x72, 0x20, 0x69, 0x73, 0x20, +0x66, 0x61, 0x69, 0x6C, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x53, 0x75, +0x63, 0x63, 0x65, 0x73, 0x73, 0x20, 0x74, 0x6F, +0x20, 0x73, 0x77, 0x69, 0x74, 0x63, 0x68, 0x20, +0x62, 0x61, 0x6E, 0x64, 0x77, 0x69, 0x64, 0x74, +0x68, 0x20, 0x28, 0x62, 0x77, 0x3A, 0x20, 0x25, +0x64, 0x2C, 0x20, 0x70, 0x72, 0x69, 0x6D, 0x61, +0x72, 0x79, 0x20, 0x63, 0x68, 0x3A, 0x20, 0x25, +0x64, 0x29, 0x0A, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3E, 0x0A, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, +0x6E, 0x6E, 0x65, 0x6C, 0x20, 0x28, 0x52, 0x46, +0x31, 0x38, 0x29, 0x20, 0x28, 0x63, 0x68, 0x3A, +0x20, 0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, +0x6E, 0x6E, 0x65, 0x6C, 0x20, 0x28, 0x41, 0x47, +0x43, 0x29, 0x20, 0x28, 0x63, 0x68, 0x3A, 0x20, +0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, +0x6E, 0x6E, 0x65, 0x6C, 0x20, 0x28, 0x66, 0x63, +0x5F, 0x61, 0x72, 0x65, 0x61, 0x29, 0x20, 0x28, +0x63, 0x68, 0x3A, 0x20, 0x25, 0x64, 0x29, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x46, 0x61, 0x69, 0x6C, 0x20, 0x74, +0x6F, 0x20, 0x73, 0x77, 0x69, 0x74, 0x63, 0x68, +0x20, 0x62, 0x61, 0x6E, 0x64, 0x20, 0x28, 0x63, +0x68, 0x3A, 0x20, 0x25, 0x64, 0x29, 0x0A, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, +0x6E, 0x6E, 0x65, 0x6C, 0x20, 0x28, 0x63, 0x68, +0x3A, 0x20, 0x25, 0x64, 0x29, 0x2C, 0x20, 0x62, +0x65, 0x63, 0x61, 0x75, 0x73, 0x65, 0x20, 0x77, +0x72, 0x69, 0x74, 0x69, 0x6E, 0x67, 0x20, 0x52, +0x46, 0x20, 0x72, 0x65, 0x67, 0x69, 0x73, 0x74, +0x65, 0x72, 0x20, 0x69, 0x73, 0x20, 0x66, 0x61, +0x69, 0x6C, 0x0A, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x53, 0x75, 0x63, 0x63, 0x65, 0x73, +0x73, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, 0x69, +0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, 0x6E, +0x6E, 0x65, 0x6C, 0x20, 0x28, 0x63, 0x68, 0x3A, +0x20, 0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3E, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x62, 0x61, 0x6E, +0x64, 0x20, 0x28, 0x63, 0x68, 0x3A, 0x20, 0x25, +0x64, 0x29, 0x2C, 0x20, 0x62, 0x65, 0x63, 0x61, +0x75, 0x73, 0x65, 0x20, 0x77, 0x72, 0x69, 0x74, +0x69, 0x6E, 0x67, 0x20, 0x52, 0x46, 0x20, 0x72, +0x65, 0x67, 0x69, 0x73, 0x74, 0x65, 0x72, 0x20, +0x69, 0x73, 0x20, 0x66, 0x61, 0x69, 0x6C, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x53, 0x75, 0x63, 0x63, 0x65, 0x73, +0x73, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, 0x69, +0x74, 0x63, 0x68, 0x20, 0x62, 0x61, 0x6E, 0x64, +0x20, 0x28, 0x63, 0x68, 0x3A, 0x20, 0x25, 0x64, +0x29, 0x0A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x6E, 0x13, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x10, 0xF0, 0x23, 0x6A, 0x40, 0xF2, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x00, 0xF4, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA0, 0xF4, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x20, 0xF5, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x44, 0xF1, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x64, 0xF2, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x44, 0xF1, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF5, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF4, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF2, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x60, 0xF5, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA0, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA0, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF1, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x61, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF5, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF1, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF6, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x62, 0xF1, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA2, 0xF0, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF6, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF5, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x60, 0xF0, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x7F, 0xF6, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC2, 0xF5, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x5F, 0xF6, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF7, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x42, 0xF6, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF6, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x24, 0xF1, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xFF, 0xF7, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xBF, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF0, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE0, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF3, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF3, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF1, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x62, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC2, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x41, 0xF4, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF2, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF7, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x61, 0xF0, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF0, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF7, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF1, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x22, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x82, 0xF7, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA2, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x1F, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x63, 0xF0, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA3, 0xF0, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC3, 0xF0, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF3, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x83, 0xF3, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC3, 0xF3, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x03, 0xF4, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF4, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x63, 0xF4, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA3, 0xF6, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE3, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF7, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA4, 0xF0, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x04, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x64, 0xF1, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x84, 0xF3, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF3, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x04, 0xF4, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x44, 0xF4, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x5C, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF7, 0x13, 0x4C, +0x00, 0x6D, 0x07, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0x70, 0x6E, 0x28, 0xF5, 0x1C, 0x4C, 0x00, 0x6D, +0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, 0xC0, 0xF1, +0x08, 0x48, 0x02, 0x6A, 0x68, 0xF3, 0x56, 0xC0, +0x10, 0x6A, 0x88, 0xF3, 0x44, 0xC0, 0x05, 0x6A, +0x88, 0xF3, 0x4A, 0xC8, 0x88, 0xF3, 0x5B, 0xA0, +0x00, 0x6C, 0x01, 0x69, 0x04, 0x4A, 0x88, 0xF3, +0x56, 0xC0, 0xA4, 0x67, 0x10, 0x6A, 0x88, 0xF3, +0x57, 0xC0, 0x88, 0xF3, 0x22, 0xC0, 0x88, 0xF3, +0x23, 0xC0, 0x00, 0x18, 0x73, 0xC9, 0x02, 0x6C, +0x0C, 0x6D, 0x00, 0x18, 0x73, 0xC9, 0x01, 0x6C, +0x0C, 0x6D, 0x00, 0x18, 0x73, 0xC9, 0x30, 0xF0, +0x20, 0x6C, 0x48, 0xF5, 0x10, 0x4C, 0x00, 0x6D, +0x00, 0x18, 0x82, 0xE8, 0xE8, 0xF3, 0x66, 0xA0, +0x0F, 0x6A, 0xE8, 0xF3, 0x45, 0xC0, 0x01, 0x6A, +0x6C, 0xEA, 0x28, 0x6B, 0x6D, 0xEA, 0xE8, 0xF3, +0x46, 0xC0, 0x07, 0x6A, 0xE8, 0xF3, 0x47, 0xC0, +0x88, 0xF3, 0x5B, 0xA0, 0x00, 0x6C, 0xA4, 0x67, +0x04, 0x4A, 0x88, 0xF3, 0x56, 0xC0, 0x10, 0x6A, +0x88, 0xF3, 0x57, 0xC0, 0xE8, 0xF3, 0x24, 0xC0, +0x00, 0x18, 0x93, 0xCF, 0x01, 0x6C, 0x00, 0x6D, +0x00, 0x18, 0x93, 0xCF, 0x02, 0x6C, 0x00, 0x6D, +0x00, 0x18, 0x93, 0xCF, 0x03, 0x6C, 0x00, 0x6D, +0x00, 0x18, 0x93, 0xCF, 0x04, 0x6C, 0x00, 0x6D, +0x00, 0x18, 0x93, 0xCF, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF2, 0x6C, 0x9A, 0xF8, 0x6A, 0x00, 0x6D, +0x80, 0xA3, 0xC5, 0x67, 0x8C, 0xEA, 0x40, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0xFF, 0x6C, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0x00, 0x6B, 0xC1, 0xF6, 0x62, 0xC2, 0xC1, 0xF6, +0x63, 0xC2, 0xC1, 0xF6, 0x64, 0xC2, 0xC1, 0xF6, +0x65, 0xC2, 0x20, 0xE8, 0x10, 0xF0, 0x23, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x64, 0xF2, 0x15, 0x4B, +0x40, 0xF1, 0x68, 0xDA, 0x10, 0xF0, 0x23, 0x6B, +0x40, 0xF1, 0x08, 0x4A, 0x40, 0xF5, 0x09, 0x4B, +0x61, 0xDA, 0x10, 0xF0, 0x23, 0x6B, 0xC0, 0xF5, +0x05, 0x4B, 0x62, 0xDA, 0x10, 0xF0, 0x23, 0x6B, +0xA0, 0xF5, 0x15, 0x4B, 0x63, 0xDA, 0x10, 0xF0, +0x23, 0x6B, 0xA0, 0xF5, 0x05, 0x4B, 0x64, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x80, 0xF5, 0x15, 0x4B, +0x65, 0xDA, 0x10, 0xF0, 0x23, 0x6B, 0x80, 0xF5, +0x05, 0x4B, 0x66, 0xDA, 0x10, 0xF0, 0x23, 0x6B, +0x60, 0xF5, 0x15, 0x4B, 0x67, 0xDA, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xA8, 0xF4, 0x17, 0x4A, +0x67, 0x42, 0x09, 0x4B, 0x00, 0x6C, 0x80, 0xC2, +0x01, 0x4A, 0x6A, 0xEA, 0xFB, 0x61, 0x42, 0xF4, +0x10, 0x6A, 0x1F, 0xF7, 0x00, 0x6B, 0x4C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF1, 0x7C, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF1, +0x60, 0x9B, 0x6D, 0xE2, 0x04, 0x4A, 0x00, 0x6C, +0x62, 0xF4, 0x00, 0x72, 0x80, 0xDB, 0xE9, 0x61, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF5, 0x18, 0x4C, +0x00, 0x6D, 0x03, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF3, 0x58, 0x9A, +0x03, 0x6D, 0xFF, 0x6B, 0x80, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF3, 0x5C, 0x9A, 0x00, 0xF5, +0x82, 0x34, 0xAC, 0xEC, 0x40, 0x9A, 0x01, 0x74, +0x42, 0x32, 0x52, 0x32, 0xAC, 0xEA, 0x06, 0x60, +0x0A, 0x2C, 0x02, 0x5A, 0x28, 0x6C, 0x0D, 0x60, +0x50, 0x6C, 0x0B, 0x10, 0x02, 0x5A, 0x14, 0x6C, +0x08, 0x60, 0x28, 0x6C, 0x04, 0x10, 0x02, 0x5A, +0x0A, 0x6C, 0x03, 0x60, 0x14, 0x6C, 0x84, 0xEA, +0x6C, 0xEC, 0x80, 0x18, 0xAD, 0x06, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0x00, 0x6B, +0x00, 0xF2, 0x62, 0xC2, 0x10, 0xF0, 0x24, 0x6B, +0x15, 0xF2, 0x78, 0x9B, 0x00, 0x6A, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF1, 0x6C, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF3, +0x78, 0x9B, 0x40, 0xC3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0x4E, 0xF2, 0x4C, 0x98, 0x30, 0xF0, 0x20, 0x69, +0xC0, 0xF1, 0x08, 0x49, 0x91, 0x67, 0x00, 0x6D, +0x4C, 0xF7, 0x14, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0x04, 0xD2, +0x04, 0x94, 0x4E, 0xF2, 0x4C, 0x98, 0x00, 0x6D, +0x20, 0xF6, 0x18, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0x05, 0xD2, +0x05, 0x94, 0x4E, 0xF2, 0x4C, 0x98, 0x00, 0x6D, +0xC1, 0xF7, 0x08, 0x6E, 0x40, 0xEA, 0x80, 0x18, +0x76, 0x05, 0x05, 0x92, 0x00, 0x68, 0x80, 0xF0, +0x0C, 0xD9, 0x40, 0xF0, 0x00, 0xC2, 0x80, 0x18, +0x7D, 0x05, 0x01, 0x6A, 0xE9, 0xF0, 0x44, 0xC1, +0x00, 0x18, 0x4C, 0xDB, 0x04, 0x92, 0x30, 0xF0, +0x20, 0x6C, 0xED, 0xF0, 0x16, 0x4C, 0x00, 0xF2, +0x03, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xED, 0xF0, +0x06, 0x4A, 0x00, 0x6B, 0x60, 0xC2, 0x70, 0xC2, +0x01, 0x4A, 0x62, 0x67, 0x8E, 0xEB, 0xF9, 0x2B, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x28, 0xF1, 0x73, 0xC2, 0x2C, 0xF7, 0x7E, 0xC2, +0x2C, 0xF7, 0x7F, 0xC2, 0x28, 0xF1, 0x72, 0xC2, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x80, 0x18, 0x94, 0x05, 0x80, 0x18, +0x26, 0x06, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x58, 0x9A, 0x01, 0x68, 0x0B, 0xE8, 0x40, 0xEA, +0x80, 0x18, 0xBE, 0x10, 0x80, 0x18, 0x37, 0x05, +0x80, 0x18, 0x2F, 0x05, 0x00, 0x18, 0x05, 0xC4, +0x00, 0x18, 0xEF, 0xCA, 0x00, 0x18, 0x1E, 0xD5, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x44, 0x9A, +0x40, 0xEA, 0x80, 0x18, 0xBE, 0x06, 0x00, 0x18, +0x72, 0xE3, 0x00, 0x6A, 0x10, 0xF0, 0x24, 0x6C, +0xF0, 0x67, 0x51, 0xF4, 0x19, 0x4C, 0xA2, 0x67, +0x64, 0x6E, 0x04, 0xD2, 0x00, 0x18, 0xDA, 0xE3, +0xD0, 0x67, 0x00, 0x6C, 0x42, 0x6D, 0x00, 0x18, +0x7F, 0xE1, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF2, +0xE0, 0x9B, 0xD0, 0x67, 0x00, 0x6C, 0x4D, 0xEF, +0x42, 0x6D, 0x00, 0x18, 0x92, 0xE1, 0x10, 0xF0, +0x24, 0x6C, 0xF0, 0x67, 0x34, 0xF4, 0x1D, 0x4C, +0x00, 0x6D, 0x64, 0x6E, 0x01, 0x6A, 0x04, 0xD2, +0x00, 0x18, 0xDA, 0xE3, 0x00, 0x18, 0x96, 0xE3, +0x07, 0x97, 0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x6B, 0x2F, 0xF5, +0x18, 0x4A, 0xA0, 0xF0, 0x64, 0xC2, 0xA0, 0xF0, +0x65, 0xC2, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0x40, 0xF0, 0x60, 0xC2, 0x40, 0xF0, +0x61, 0xC2, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF6, 0x44, 0x9A, 0x01, 0x6B, 0x60, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF6, 0x88, 0x9A, 0xFF, 0x6B, 0x20, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF6, +0x8C, 0x9A, 0x08, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF6, 0x70, 0x9A, +0xFD, 0x6A, 0xFF, 0x6C, 0xA0, 0xA3, 0xAC, 0xEA, +0x40, 0xC3, 0x40, 0xA3, 0x01, 0x6D, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF4, 0x14, 0x9A, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, 0x90, 0x67, +0x00, 0x6D, 0x02, 0xF0, 0x00, 0x6E, 0x40, 0xEA, +0x04, 0x6A, 0x40, 0xC0, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF6, 0x54, 0x9A, 0x20, 0x48, 0x0E, 0xEA, +0xF7, 0x2A, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xB5, 0xF4, 0x9C, 0x9B, 0x4E, 0xF2, +0x4C, 0x9A, 0x00, 0x6D, 0x00, 0xF4, 0x00, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF6, 0xA4, 0x9A, 0x1F, 0xF4, 0x0E, 0x6E, +0x30, 0xF0, 0x20, 0x6B, 0xCB, 0xEE, 0xC0, 0xF1, +0xC8, 0xDB, 0xE1, 0xF7, 0x1F, 0x6A, 0xC0, 0xF1, +0x08, 0x4B, 0x00, 0x6C, 0x42, 0xDB, 0x43, 0xDB, +0xA1, 0xDB, 0x84, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF6, 0x6C, 0x9B, 0xC0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF6, 0x74, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF6, 0x7C, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF6, +0x64, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF6, 0x4C, 0x9A, 0x80, 0xDA, 0x20, 0xE8, +0x80, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x58, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF6, +0x7C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF6, 0x88, 0x9B, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xE6, 0x6D, 0xFF, 0x6B, 0xAE, 0xDA, 0x8F, 0xDA, +0x70, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF6, +0x50, 0x9A, 0xA0, 0xDA, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF6, 0x58, 0x9A, 0x80, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF6, 0x40, 0x9A, 0x60, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x80, 0x18, 0x4D, 0x07, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, 0x5C, 0xC3, +0x80, 0x18, 0x3E, 0x06, 0x00, 0x18, 0xDA, 0xE6, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF6, 0x54, 0x9A, +0x3F, 0x6B, 0x60, 0xC2, 0x80, 0x18, 0x2F, 0x06, +0x80, 0x18, 0x33, 0x06, 0x80, 0x18, 0xB3, 0x06, +0x80, 0x18, 0x46, 0x06, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0x00, 0x6A, +0xC0, 0xF1, 0x08, 0x48, 0x01, 0x6C, 0x02, 0x6D, +0x00, 0x6E, 0x40, 0xF0, 0x50, 0xC8, 0x00, 0x18, +0xFA, 0xD0, 0x40, 0xF0, 0xD0, 0xA8, 0x01, 0x6C, +0x03, 0x6D, 0xC2, 0x36, 0x00, 0x18, 0xFA, 0xD0, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x38, 0xDD, +0x00, 0x18, 0x57, 0xDD, 0x80, 0x18, 0x5B, 0x06, +0x80, 0x18, 0x78, 0x06, 0x80, 0x18, 0x72, 0x06, +0x80, 0x18, 0x97, 0x06, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x5D, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x54, 0x9A, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x81, 0xF4, 0x10, 0x6B, +0x28, 0xF1, 0x78, 0xDA, 0x00, 0xF2, 0x00, 0x4B, +0x28, 0xF1, 0x7C, 0xDA, 0x01, 0xF2, 0x00, 0x4B, +0x48, 0xF1, 0x60, 0xDA, 0x00, 0xF2, 0x00, 0x4B, +0x48, 0xF1, 0x64, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x95, 0xF7, 0x4C, 0x9A, 0xE0, 0xF1, 0x1B, 0x6B, +0x6B, 0xEB, 0x60, 0xCA, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF3, 0x64, 0x9A, 0xFB, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6A, 0xA9, 0xF2, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xC9, 0xF2, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF3, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x54, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0xE3, 0xF2, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xB3, 0xF2, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x50, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x8E, 0xF4, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x54, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x13, 0xF2, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xB1, 0xF2, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x51, 0xF3, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x0B, 0xF4, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA8, 0xF4, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x48, 0xF4, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x44, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x70, 0xF4, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF0, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF0, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x50, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xD2, 0xF7, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x54, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x23, 0xF6, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x48, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xB4, 0xF0, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF5, 0x4C, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x14, 0xF0, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF5, 0x44, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x13, 0xF6, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x50, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x93, 0xF6, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x0A, 0xF7, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x2B, 0xF1, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x10, 0xF7, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF2, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x24, 0xF0, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF2, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA6, 0xF1, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x48, 0xF1, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xC8, 0xF1, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x54, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x10, 0xF5, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x49, 0xF2, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x69, 0xF2, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x49, 0xF2, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xEF, 0xF1, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF0, 0x50, 0x9A, 0x60, 0x9A, 0x03, 0x6A, +0x62, 0x33, 0x72, 0x33, 0x4C, 0xEB, 0x02, 0x6A, +0x04, 0x23, 0x01, 0x73, 0x01, 0x6A, 0x01, 0x60, +0x03, 0x6A, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xE8, 0xF2, 0x5C, 0xA2, 0xFF, 0x68, 0x24, 0x67, +0x02, 0x72, 0x0C, 0xE9, 0x03, 0x61, 0x01, 0x71, +0x10, 0x61, 0x1D, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF2, 0x40, 0x9A, 0x01, 0x6B, 0x6B, 0xEB, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x64, 0x6C, 0x40, 0xEA, 0x00, 0x18, +0xDD, 0xE8, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF2, +0x7C, 0x9A, 0x80, 0x6C, 0x8B, 0xEC, 0x40, 0xA3, +0x0C, 0xEA, 0x8E, 0xEA, 0x0C, 0xEA, 0x40, 0xC3, +0x91, 0x67, 0x00, 0x18, 0xBA, 0xDB, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0x15, 0xF0, 0xFF, 0x0F, 0x00, 0x00, 0x00, 0x00, +0x15, 0xF0, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, +0x05, 0xF0, 0xFF, 0x0F, 0x00, 0x00, 0x00, 0x00, +0x05, 0xF0, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, +0x10, 0xF0, 0xFF, 0x0F, 0x00, 0x00, 0x00, 0x00, +0x10, 0xF0, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, +0xF5, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0xF0, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x0D, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0x3F, 0x00, 0x00, 0x00, 0x00, 0x00, +0x15, 0xF0, 0x3F, 0x00, 0x00, 0x00, 0x00, 0x00, +0x15, 0xF0, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0xFF, 0xFF, 0xFF, 0x03, 0x00, 0x00, +0x15, 0xF0, 0xFF, 0xFF, 0x0F, 0x00, 0x00, 0x00, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF7, 0x78, 0x9B, +0xFF, 0x6A, 0x8C, 0xEA, 0x60, 0x9B, 0x80, 0xF1, +0x01, 0x6C, 0x8B, 0xEC, 0x8C, 0xEB, 0x10, 0xF0, +0x24, 0x6C, 0x95, 0xF3, 0x98, 0x9C, 0x01, 0x72, +0x80, 0x9C, 0x05, 0x60, 0x02, 0x72, 0x05, 0x61, +0xFF, 0x6A, 0x01, 0x4A, 0x01, 0x10, 0x80, 0x6A, +0x4D, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF7, +0x58, 0x9A, 0x60, 0xDA, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF7, 0x5C, 0x9A, 0x10, 0xF0, 0x24, 0x6B, +0x95, 0xF3, 0x78, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF7, 0x60, 0x9B, +0x50, 0x6A, 0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF7, 0x64, 0x9B, 0x40, 0xC3, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF7, 0x50, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0xD5, 0xF7, 0x98, 0x9C, +0x60, 0xAA, 0xEF, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF5, 0x58, 0xCB, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF7, 0x74, 0x9A, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x20, 0xE8, +0xFF, 0x6A, 0x4C, 0xEC, 0x03, 0x6B, 0x8C, 0xEB, +0x4C, 0xEE, 0x3C, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF7, 0x6C, 0x9B, 0x80, 0xC3, 0x0F, 0x6B, +0xCC, 0xEB, 0x34, 0x23, 0x01, 0x6C, 0x6C, 0xEC, +0x06, 0x24, 0x10, 0xF0, 0x24, 0x6C, 0xF5, 0xF7, +0x90, 0x9C, 0xAC, 0xEA, 0x40, 0xC4, 0x02, 0x6A, +0x6C, 0xEA, 0x08, 0x22, 0xFF, 0x6C, 0xA2, 0x32, +0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0xF5, 0xF7, +0x94, 0x9C, 0x40, 0xC4, 0x04, 0x6A, 0x6C, 0xEA, +0x09, 0x22, 0xA2, 0x32, 0xFF, 0x6C, 0x42, 0x32, +0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0xF5, 0xF7, +0x98, 0x9C, 0x40, 0xC4, 0x6E, 0x32, 0x07, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF7, 0x5C, 0x9A, +0x00, 0xF6, 0xA2, 0x35, 0xA0, 0xC2, 0x20, 0x6A, +0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF0, +0x60, 0x9B, 0x40, 0xC3, 0x00, 0x6A, 0x40, 0xC3, +0x01, 0x6A, 0x20, 0xE8, 0x00, 0x6A, 0x20, 0xE8, +0xFF, 0x6A, 0x8C, 0xEA, 0x03, 0x6B, 0x4C, 0xEB, +0x03, 0x23, 0x01, 0x6A, 0x4B, 0xEA, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6C, 0xF5, 0xF7, 0x8C, 0x9C, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF0, +0x80, 0x9A, 0x30, 0x6A, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF7, 0x50, 0x9A, 0x40, 0x9A, +0x60, 0xC4, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF0, 0xA4, 0x9A, +0xE0, 0xF3, 0x10, 0x6C, 0x0F, 0x6E, 0x80, 0x18, +0xB2, 0x07, 0xE0, 0xF3, 0x0C, 0x6C, 0x80, 0x18, +0xD4, 0x07, 0xFF, 0x6B, 0x4C, 0xEB, 0x0B, 0x73, +0x0B, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF0, +0x68, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x16, 0xF0, +0x8C, 0x9C, 0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x05, 0x6B, 0x65, 0xF4, 0x64, 0xDA, 0x00, 0x6B, +0x65, 0xF4, 0x60, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0xE5, 0x63, 0x35, 0x62, 0x34, 0xD1, 0x33, 0xD0, +0x10, 0xF0, 0x24, 0x6D, 0x07, 0x04, 0xF4, 0xF6, +0x0C, 0x4D, 0x54, 0x6E, 0x00, 0x18, 0x50, 0xD2, +0x10, 0xF0, 0x24, 0x6D, 0x1C, 0x04, 0x94, 0xF6, +0x18, 0x4D, 0x54, 0x6E, 0x00, 0x18, 0x50, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0x94, 0xF6, 0x6C, 0x9A, +0x94, 0xF6, 0x0C, 0x4A, 0x00, 0x69, 0x04, 0xD3, +0x61, 0x9A, 0x44, 0xAA, 0x05, 0xD3, 0x7D, 0x67, +0x4C, 0xCB, 0x52, 0x68, 0x18, 0xE9, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0x61, 0x6F, +0xEB, 0xEF, 0x00, 0x6C, 0x01, 0x49, 0x12, 0xE8, +0x01, 0xE2, 0x3F, 0x6A, 0x20, 0xF0, 0x65, 0xA0, +0xFA, 0x65, 0x40, 0xC0, 0x09, 0x6A, 0x44, 0xC0, +0x0D, 0x6A, 0x4B, 0xEA, 0x20, 0xF0, 0xA6, 0xA0, +0x6C, 0xEA, 0x04, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, +0x04, 0x6B, 0xAD, 0xEB, 0x31, 0x6D, 0xAB, 0xED, +0xAC, 0xEA, 0x40, 0x6D, 0xAD, 0xEA, 0x80, 0x4D, +0x20, 0xF0, 0xC7, 0xA0, 0xC0, 0x4D, 0xAD, 0xEA, +0x20, 0xF0, 0xB5, 0xA0, 0x20, 0xF0, 0x45, 0xC0, +0x03, 0x6A, 0x1E, 0x65, 0x4B, 0xEA, 0xD8, 0x67, +0xAC, 0xEA, 0x41, 0x6D, 0xAB, 0xED, 0xCC, 0xEF, +0x20, 0xF0, 0xE7, 0xC0, 0xAC, 0xEB, 0x20, 0xF0, +0xE0, 0xA0, 0x20, 0xF0, 0x66, 0xC0, 0x08, 0x6B, +0x6B, 0xEB, 0xEC, 0xEB, 0x20, 0xF0, 0x60, 0xC0, +0x01, 0x6B, 0x6B, 0xEB, 0x68, 0xC0, 0x21, 0x6B, +0xAC, 0xEA, 0x6B, 0xEB, 0x6C, 0xEA, 0x20, 0xF0, +0x55, 0xC0, 0x40, 0xF0, 0x61, 0xA0, 0x5F, 0x67, +0x47, 0xC0, 0x40, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x00, 0x6F, 0xAC, 0xEA, 0x81, 0xC0, 0x83, 0xC0, +0x20, 0xF0, 0x94, 0xC0, 0x20, 0xF0, 0x81, 0xC0, +0xF6, 0xC8, 0xE9, 0xC0, 0x40, 0xF0, 0x82, 0xC0, +0x40, 0xF0, 0x41, 0xC0, 0x30, 0xF0, 0x20, 0x6E, +0x4E, 0xF2, 0x4C, 0x9E, 0x87, 0x40, 0x3E, 0x4C, +0xFF, 0x6D, 0x02, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6F, 0x4E, 0xF2, 0x4C, 0x9F, 0x87, 0x40, +0xFF, 0x68, 0x40, 0x4C, 0x00, 0x6D, 0x02, 0x6E, +0x0C, 0xE9, 0x40, 0xEA, 0x80, 0x71, 0x8D, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x6B, 0xC0, 0xF1, +0x08, 0x4A, 0xE5, 0xF2, 0x76, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF5, 0x48, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF5, 0x54, 0x9A, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF4, +0x44, 0x9A, 0x32, 0x6B, 0x30, 0xF0, 0x20, 0x6C, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF4, +0x48, 0x9A, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF4, +0x6C, 0x9B, 0x40, 0xA2, 0x05, 0xF4, 0x10, 0x4C, +0x1C, 0x05, 0x0C, 0xEA, 0xFF, 0x4A, 0x0C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x68, 0x4E, 0xF2, +0x50, 0x98, 0x54, 0x6E, 0x40, 0xEA, 0x4E, 0xF2, +0x50, 0x98, 0x30, 0xF0, 0x20, 0x6C, 0x65, 0xF4, +0x04, 0x4C, 0x07, 0x05, 0x54, 0x6E, 0x40, 0xEA, +0x4E, 0xF2, 0x50, 0x98, 0x30, 0xF0, 0x20, 0x6C, +0x05, 0xF6, 0x1A, 0x4C, 0x04, 0x05, 0x0A, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xC5, 0xF4, 0x0A, 0x4A, 0x65, 0xF5, +0x12, 0x4B, 0x0A, 0x6C, 0x80, 0xCA, 0x00, 0x6C, +0xA0, 0xF0, 0x88, 0xCA, 0x02, 0x4A, 0x6A, 0xEA, +0xF8, 0x61, 0x35, 0x97, 0x34, 0x91, 0x33, 0x90, +0x1B, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, +0x06, 0xD4, 0x09, 0xD7, 0x07, 0xD5, 0x08, 0xD6, +0x06, 0x04, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x46, 0x67, 0x01, 0x4A, +0x05, 0x67, 0x0C, 0xD6, 0x27, 0x67, 0x1F, 0x22, +0x1F, 0xF7, 0x00, 0x6A, 0xAC, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF1, 0x5C, 0x9A, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF1, 0x40, 0x9A, +0x49, 0xE0, 0x40, 0x9A, 0x0C, 0x94, 0x04, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, +0x40, 0xEA, 0x0C, 0x93, 0x24, 0xEA, 0x6F, 0xEA, +0x04, 0x93, 0x6C, 0xEA, 0x4D, 0xE9, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF1, 0x5C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x40, 0x9A, 0x41, 0xE0, +0x20, 0xD8, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x1F, 0xF7, 0x00, 0x6A, +0xAC, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x26, 0x67, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF1, 0x5C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x40, 0x9A, 0x55, 0xE5, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x9D, 0xAE, 0xF4, +0x50, 0x9A, 0x91, 0x67, 0x2C, 0xE8, 0x40, 0xEA, +0x06, 0xEA, 0x50, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xEE, 0xF3, 0x54, 0x98, 0x00, 0x6C, +0xA4, 0x67, 0xE4, 0x67, 0x01, 0x6E, 0x40, 0xEA, +0xEE, 0xF3, 0x54, 0x98, 0x01, 0x6D, 0xE5, 0x67, +0x00, 0x6C, 0xC5, 0x67, 0x40, 0xEA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, +0xB5, 0xF3, 0x14, 0x4B, 0xCE, 0xF4, 0x50, 0x98, +0xC0, 0x9B, 0x03, 0xF3, 0x00, 0x69, 0x01, 0x6D, +0x91, 0x67, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, 0xB5, 0xF3, +0xD8, 0x9B, 0x01, 0x6D, 0x91, 0x67, 0xAB, 0xED, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0xB5, 0xF3, 0xDC, 0x9B, 0x01, 0x6D, +0x91, 0x67, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF3, 0x14, 0x4B, 0xCE, 0xF4, +0x50, 0x98, 0xC0, 0x9B, 0x01, 0x6D, 0x91, 0x67, +0xAB, 0xED, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x6A, 0x0B, 0xD7, 0xE0, 0xAE, 0x1F, 0xF7, +0x00, 0x6B, 0xEC, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x09, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xE0, 0xAE, 0xB5, 0xF1, 0x7C, 0x9B, 0x6D, 0xE7, +0xE0, 0xA4, 0xE0, 0xC3, 0x07, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xD5, 0xF1, 0x60, 0x9B, 0x7D, 0xE7, +0x60, 0xA4, 0x60, 0xC7, 0x01, 0x4A, 0xFF, 0x6B, +0x6C, 0xEA, 0x04, 0x72, 0x02, 0x4E, 0x01, 0x4C, +0xE1, 0x61, 0x25, 0x67, 0x00, 0x68, 0x0B, 0x92, +0xC0, 0x99, 0x01, 0x6D, 0x0D, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x80, 0xAB, +0xAB, 0xED, 0x02, 0x48, 0x40, 0xEA, 0x16, 0x70, +0x04, 0x49, 0xF1, 0x61, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, 0x58, 0x9A, +0x7F, 0x6B, 0xFF, 0x6C, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF1, 0x48, 0x9A, 0x14, 0x6B, +0x01, 0x6D, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF1, 0x4C, 0x9A, 0x10, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF3, 0x68, 0x9A, 0x01, 0x6E, 0x81, 0xF4, +0x14, 0x69, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0xF0, 0x0D, 0x4C, 0xEF, 0xF7, 0x1F, 0x4D, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0x91, 0x67, 0xC5, 0x67, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x91, 0x67, 0x01, 0xF4, 0x00, 0x6D, +0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x01, 0xF4, 0x00, 0x6C, 0xAB, 0xED, +0x04, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xFF, 0x6D, 0x01, 0xF3, 0x00, 0x6C, 0x01, 0x4D, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF1, 0xA8, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0xF0, 0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x21, 0xF0, 0x18, 0x6C, +0x0E, 0x6D, 0x07, 0x6E, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x1E, 0x22, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, 0xD5, 0xF3, +0xCC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x69, +0x2B, 0xE9, 0xA1, 0xF4, 0x10, 0x6C, 0xB1, 0x67, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, +0x14, 0x6C, 0xB1, 0x67, 0x6E, 0xF7, 0x17, 0x6E, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, +0x1C, 0x6C, 0xB1, 0x67, 0x21, 0xF0, 0x1B, 0x6E, +0x1D, 0x10, 0x30, 0xF0, 0x20, 0x68, 0x10, 0xF0, +0x24, 0x6B, 0xD5, 0xF3, 0xD0, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x69, 0x2B, 0xE9, 0xA1, 0xF4, +0x10, 0x6C, 0xB1, 0x67, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0xA1, 0xF4, 0x14, 0x6C, 0xB1, 0x67, +0x62, 0xF1, 0x17, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0xA1, 0xF4, 0x1C, 0x6C, 0xB1, 0x67, +0x00, 0xF4, 0x04, 0x6E, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFF, 0x63, 0x01, 0xD0, 0xFF, 0x6B, 0x3F, 0x68, +0x6C, 0xED, 0xB7, 0xE0, 0x6C, 0xED, 0x00, 0x68, +0x06, 0x92, 0x00, 0xC7, 0x05, 0x67, 0x6C, 0xED, +0x6C, 0xEC, 0x00, 0xF6, 0xC0, 0x36, 0x10, 0x5D, +0x00, 0xF6, 0xC3, 0x36, 0x80, 0xC2, 0x01, 0x61, +0x0F, 0x68, 0xFF, 0x6B, 0x00, 0x56, 0x0C, 0xEB, +0x04, 0x61, 0xC2, 0xEB, 0x02, 0x61, 0xC0, 0xC7, +0x15, 0x10, 0xC2, 0xEB, 0x0D, 0x60, 0xA7, 0x44, +0xD1, 0xE4, 0x60, 0xC7, 0x6F, 0xE4, 0x60, 0xC2, +0x60, 0xA2, 0x03, 0x4D, 0xFF, 0x68, 0x0C, 0xED, +0x63, 0xED, 0x0B, 0x60, 0xA0, 0xC2, 0x09, 0x10, +0xCB, 0xED, 0x00, 0x6B, 0x82, 0xED, 0x60, 0xC7, +0x03, 0x60, 0xD1, 0xE4, 0x80, 0xC2, 0x01, 0x10, +0x60, 0xC2, 0x01, 0x90, 0x01, 0x6A, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0xF8, 0x63, 0x0F, 0x62, +0x0E, 0xD1, 0x0D, 0xD0, 0x00, 0x6A, 0x07, 0xD2, +0x08, 0xD2, 0x09, 0xD2, 0x0A, 0xD2, 0x0B, 0xD2, +0xA2, 0x9C, 0x3D, 0x67, 0x1C, 0xA1, 0x01, 0x6E, +0xE5, 0x67, 0xFE, 0x4A, 0xCC, 0xEF, 0x0C, 0xEA, +0xED, 0xEA, 0x03, 0x68, 0xA6, 0x37, 0x0B, 0xE8, +0xCC, 0xEF, 0xE4, 0x37, 0x0C, 0xEA, 0xED, 0xEA, +0xAA, 0x37, 0xFE, 0x48, 0xCC, 0xEF, 0xE8, 0x37, +0x0C, 0xEA, 0xED, 0xEA, 0xAE, 0x37, 0xFC, 0x48, +0xCC, 0xEF, 0xEC, 0x37, 0x0C, 0xEA, 0xED, 0xEA, +0x07, 0x68, 0xB2, 0x37, 0x71, 0x69, 0x2B, 0xE9, +0x0C, 0xEF, 0xF0, 0x37, 0x2C, 0xEA, 0x07, 0x03, +0xED, 0xEA, 0xA2, 0x35, 0xFD, 0x67, 0x5C, 0xC7, +0xA1, 0xC3, 0x23, 0x9C, 0xCC, 0xEA, 0x24, 0xC3, +0xE4, 0x9C, 0x22, 0x31, 0xE8, 0xC3, 0xA5, 0x9C, +0xE2, 0x37, 0xAC, 0xC3, 0x86, 0x9C, 0xA2, 0x35, +0x25, 0xC3, 0x1C, 0x65, 0x90, 0xC3, 0x98, 0x67, +0x82, 0x34, 0xE9, 0xC3, 0xAD, 0xC3, 0x91, 0xC3, +0x22, 0x31, 0xE2, 0x37, 0xA2, 0x35, 0x82, 0x34, +0x26, 0xC3, 0xEA, 0xC3, 0xAE, 0xC3, 0x92, 0xC3, +0xA0, 0xF0, 0x11, 0x22, 0xBD, 0x67, 0x5C, 0xA5, +0xFF, 0x6B, 0x52, 0x32, 0x0C, 0xEA, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x72, 0x42, 0x60, 0xA7, 0x10, +0x10, 0xF0, 0x24, 0x6E, 0x30, 0xF0, 0x20, 0x68, +0xD5, 0xF3, 0x14, 0x4E, 0xCE, 0xF4, 0x50, 0x98, +0xA0, 0x9E, 0x81, 0xF4, 0x14, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0xFD, 0x67, 0x7D, 0xA7, 0x30, 0xF0, +0x20, 0x69, 0x6F, 0xF0, 0x14, 0x49, 0x64, 0x33, +0x10, 0xF0, 0x24, 0x6E, 0x2D, 0xE3, 0xD5, 0xF3, +0x18, 0x4E, 0xCE, 0xF4, 0x50, 0x98, 0xA0, 0x9E, +0xC0, 0xAB, 0x01, 0xF4, 0x1C, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6F, 0xD5, 0xF3, 0x14, 0x4F, +0xA0, 0x9F, 0xCE, 0xF4, 0x50, 0x98, 0x81, 0xF6, +0x14, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0x7D, 0x67, +0x5D, 0xA3, 0x10, 0xF0, 0x24, 0x6E, 0xD5, 0xF3, +0x18, 0x4E, 0x44, 0x32, 0x25, 0xE2, 0xA0, 0x9E, +0xCE, 0xF4, 0x50, 0x98, 0xC0, 0xA9, 0x01, 0xF6, +0x1C, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF0, 0x18, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x66, 0x10, 0xFD, 0x67, 0x9D, 0xA7, 0x20, 0xF0, +0xA0, 0xA7, 0x20, 0xF0, 0xC1, 0x87, 0x00, 0xF0, +0x19, 0x01, 0x06, 0x07, 0x04, 0xD1, 0x80, 0x18, +0x42, 0x09, 0x5D, 0x67, 0xB8, 0xA2, 0xD9, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x56, 0xF0, 0x04, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x10, 0xF0, 0x24, 0x6B, +0x30, 0xF0, 0x20, 0x68, 0xFD, 0x67, 0xD5, 0xF3, +0x14, 0x4B, 0xD8, 0xA7, 0xA0, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x81, 0xF4, 0x14, 0x6C, 0x30, 0xF0, +0x20, 0x69, 0x40, 0xEA, 0x5D, 0x67, 0x79, 0xA2, +0x6F, 0xF0, 0x14, 0x49, 0x10, 0xF0, 0x24, 0x6E, +0x64, 0x33, 0x2D, 0xE3, 0xD5, 0xF3, 0x18, 0x4E, +0xA0, 0x9E, 0xCE, 0xF4, 0x50, 0x98, 0xC0, 0xAB, +0x01, 0xF4, 0x1C, 0x6C, 0x40, 0xEA, 0xFD, 0x67, +0x9D, 0xA7, 0x20, 0xF0, 0xA4, 0xA7, 0x20, 0xF0, +0xC5, 0x87, 0x00, 0xF0, 0x19, 0x02, 0x06, 0x07, +0x04, 0xD2, 0x80, 0x18, 0x42, 0x09, 0x7D, 0x67, +0xB8, 0xA3, 0xD9, 0xA3, 0x10, 0xF0, 0x24, 0x6C, +0x76, 0xF0, 0x04, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x10, 0xF0, 0x24, 0x6E, 0xD5, 0xF3, 0x14, 0x4E, +0xFD, 0x67, 0xA0, 0x9E, 0xCE, 0xF4, 0x50, 0x98, +0xD8, 0xA7, 0x81, 0xF6, 0x14, 0x6C, 0x40, 0xEA, +0x7D, 0x67, 0x59, 0xA3, 0x10, 0xF0, 0x24, 0x6E, +0xD5, 0xF3, 0x18, 0x4E, 0x44, 0x32, 0x25, 0xE2, +0xA0, 0x9E, 0xCE, 0xF4, 0x50, 0x98, 0xC0, 0xA9, +0x01, 0xF6, 0x1C, 0x6C, 0x40, 0xEA, 0x0F, 0x97, +0x0E, 0x91, 0x0D, 0x90, 0x00, 0x6A, 0x08, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x28, 0xF1, 0x4C, 0xA0, +0x69, 0x2A, 0x10, 0xF0, 0x24, 0x6C, 0x96, 0xF0, +0x04, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x01, 0x6A, +0xA7, 0xF6, 0x46, 0xC0, 0x30, 0xF0, 0x21, 0x6A, +0x50, 0xF3, 0x0E, 0x4A, 0x30, 0xF0, 0x20, 0x6F, +0x30, 0xF0, 0x20, 0x6E, 0x30, 0xF0, 0x20, 0x6C, +0xA8, 0xF0, 0x0C, 0x4F, 0xA8, 0xF2, 0x14, 0x4E, +0xA4, 0x42, 0xC8, 0xF0, 0x04, 0x4C, 0x00, 0x6B, +0x1A, 0x65, 0x00, 0x6A, 0x18, 0x67, 0x40, 0xDF, +0x40, 0xC8, 0x40, 0xDE, 0xD0, 0xF7, 0x05, 0x43, +0x30, 0xF0, 0x20, 0x6A, 0x0C, 0x30, 0xC0, 0xF1, +0x08, 0x4A, 0x09, 0xE2, 0x0A, 0x4A, 0x05, 0xD2, +0x58, 0x67, 0x04, 0xD4, 0x00, 0x69, 0xFA, 0x65, +0x05, 0x90, 0x01, 0x6A, 0x09, 0xD3, 0x40, 0xC0, +0x6C, 0x30, 0x01, 0xE1, 0x18, 0x65, 0x10, 0x32, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x49, 0xE0, 0xE7, 0xF6, 0x0C, 0x4A, 0x08, 0xD2, +0x58, 0x67, 0x50, 0x32, 0x41, 0xE0, 0x08, 0x92, +0xE7, 0xF7, 0x0C, 0x48, 0x06, 0xD0, 0x06, 0x93, +0x00, 0x68, 0x00, 0xCA, 0x00, 0xCB, 0x02, 0x4B, +0x06, 0xD3, 0x04, 0x93, 0x02, 0x4A, 0x6A, 0xEA, +0xF6, 0x61, 0x05, 0x92, 0x01, 0x49, 0x02, 0x71, +0x01, 0x4A, 0x05, 0xD2, 0x04, 0x92, 0x09, 0x93, +0x10, 0x4A, 0x04, 0xD2, 0xD5, 0x61, 0x00, 0xC5, +0x01, 0xC5, 0x02, 0xC5, 0x01, 0x4B, 0x1F, 0x67, +0x02, 0x6A, 0x02, 0x48, 0x7F, 0x4C, 0x6E, 0xEA, +0x04, 0x4F, 0x10, 0x4E, 0x18, 0x65, 0x03, 0x4D, +0x01, 0x4C, 0xB3, 0x2A, 0x10, 0xF0, 0x24, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0xD5, 0xF3, 0xDC, 0x9B, 0x01, 0x6D, 0x03, 0xF3, +0x10, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x6B, 0x0B, 0xD7, 0xE0, 0xAE, 0x1F, 0xF7, +0x00, 0x6A, 0xEC, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x08, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xE0, 0xAE, 0xB5, 0xF1, 0x5C, 0x9A, 0x49, 0xE7, +0xE0, 0xA2, 0x06, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF1, 0x40, 0x9A, 0x5D, 0xE7, 0xE0, 0xA7, +0xFF, 0x6A, 0xEC, 0xEA, 0x7D, 0xE4, 0x01, 0x4B, +0x04, 0x73, 0x40, 0xC7, 0x02, 0x4E, 0xE2, 0x61, +0x25, 0x67, 0x00, 0x68, 0x0B, 0x93, 0x01, 0x6D, +0xAB, 0xED, 0x09, 0xE3, 0x80, 0xAA, 0x02, 0x48, +0x00, 0x18, 0x34, 0xE1, 0x16, 0x70, 0x40, 0xD9, +0x04, 0x49, 0xF4, 0x61, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xFF, 0x69, 0xB5, 0xF3, +0x74, 0x9B, 0x30, 0xF0, 0x20, 0x68, 0x2C, 0xEC, +0xCE, 0xF4, 0x50, 0x98, 0xAC, 0xE9, 0x24, 0x36, +0x01, 0x6D, 0x04, 0xD4, 0xAB, 0xED, 0x03, 0xF3, +0x00, 0x6C, 0x6D, 0xEE, 0x40, 0xEA, 0x04, 0x92, +0x08, 0x2A, 0xCE, 0xF4, 0x50, 0x98, 0x03, 0xF3, +0x0C, 0x6C, 0x06, 0xF0, 0x00, 0x6D, 0x03, 0x6E, +0x07, 0x10, 0xCE, 0xF4, 0x50, 0x98, 0x03, 0xF3, +0x0C, 0x6C, 0x06, 0xF0, 0x00, 0x6D, 0x01, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0xD5, 0xF3, +0xA0, 0x9B, 0xC3, 0xF3, 0x14, 0x6C, 0x10, 0x6E, +0x40, 0xEA, 0x04, 0x94, 0x24, 0x31, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xE4, 0x30, 0x33, 0xC0, 0xF1, +0x08, 0x4A, 0x30, 0x31, 0x6D, 0xE2, 0x29, 0xE2, +0xE7, 0xF7, 0x0C, 0x4A, 0x04, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x20, 0x9A, 0xE7, 0xF6, +0x0C, 0x4B, 0x05, 0xD3, 0x30, 0xF0, 0x20, 0x68, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0xD1, 0x67, +0xC3, 0xF3, 0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x01, 0x6D, 0xE3, 0xF3, 0x1C, 0x6C, 0xAB, 0xED, +0x00, 0x18, 0x34, 0xE1, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF3, 0x64, 0x9B, 0x05, 0x94, 0x04, 0x49, +0x4C, 0xEB, 0x62, 0x33, 0x62, 0x33, 0x60, 0xCC, +0xE1, 0xF7, 0x1F, 0x6B, 0x4C, 0xEB, 0x04, 0x92, +0x02, 0x4C, 0x05, 0xD4, 0x60, 0xCA, 0x02, 0x4A, +0x04, 0xD2, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, +0x48, 0x9A, 0x2E, 0xEA, 0xD7, 0x2A, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0xC3, 0xF3, 0x18, 0x6C, +0xAB, 0xED, 0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x03, 0xF3, 0x0C, 0x6C, 0x06, 0xF0, +0x00, 0x6D, 0x00, 0x6E, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x40, 0xA2, +0xFF, 0x69, 0x8C, 0xE9, 0x53, 0x22, 0x10, 0xF0, +0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0xB5, 0xF3, +0x74, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x24, 0x36, +0x01, 0x6D, 0x6D, 0xEE, 0x03, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF3, 0xAC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x23, 0xF3, 0x08, 0x6C, 0x80, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0xC3, 0xF3, +0x0C, 0x6C, 0xAB, 0xED, 0x09, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, +0xF5, 0xF3, 0xD0, 0x9B, 0x01, 0x6D, 0x23, 0xF3, +0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF3, 0xD4, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, 0x04, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0x18, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0xFC, 0x9A, 0x00, 0x6C, 0x78, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0x92, 0xE1, 0x00, 0x6C, +0x5C, 0x6D, 0xD0, 0x67, 0x20, 0xF3, 0x00, 0x6F, +0x00, 0x18, 0x92, 0xE1, 0x10, 0xF0, 0x24, 0x6A, +0x00, 0x6C, 0x8F, 0x6D, 0xD0, 0x67, 0x15, 0xF4, +0xE0, 0x9A, 0x79, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF3, 0x74, 0x9B, 0x30, 0xF0, 0x20, 0x68, +0xCE, 0xF4, 0x50, 0x98, 0x24, 0x36, 0x01, 0x6D, +0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x6D, 0xEE, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, +0x54, 0xA2, 0x03, 0x22, 0x01, 0x72, 0x28, 0x60, +0x64, 0x10, 0xCE, 0xF4, 0x50, 0x98, 0xC3, 0xF3, +0x0C, 0x6C, 0xFF, 0x6D, 0x12, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, 0xAC, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x23, 0xF3, 0x08, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF3, 0xD0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x23, 0xF3, 0x00, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x01, 0x6D, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x98, 0x23, 0xF3, 0x04, 0x6C, +0xAB, 0xED, 0x15, 0xF4, 0xC4, 0x9B, 0x26, 0x10, +0xCE, 0xF4, 0x50, 0x98, 0xC3, 0xF3, 0x0C, 0x6C, +0xFF, 0x6D, 0x09, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF3, 0xAC, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x23, 0xF3, 0x08, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF4, +0xD0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0x23, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, +0x15, 0xF4, 0xD4, 0x9B, 0x01, 0x6D, 0x23, 0xF3, +0x04, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF4, 0xE8, 0x9A, 0x91, 0x67, +0x56, 0x6D, 0xD0, 0x67, 0x00, 0x18, 0x92, 0xE1, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF4, 0xEC, 0x9A, +0x91, 0x67, 0x8F, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x92, 0xE1, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x21, 0x6A, +0x70, 0xF3, 0x40, 0xA2, 0xFF, 0x6E, 0x8C, 0xEE, +0x48, 0x22, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0xB5, 0xF3, 0x74, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x69, 0x2B, 0xE9, 0xC4, 0x36, +0x6D, 0xEE, 0xB1, 0x67, 0x03, 0xF3, 0x00, 0x6C, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0xC3, 0xF3, 0x0C, 0x6C, 0x1B, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF4, 0xD8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, 0x23, 0xF3, +0x00, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0x38, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF4, 0xFC, 0x9A, 0x00, 0x6C, 0x78, 0x6D, +0xD1, 0x67, 0x00, 0x18, 0x92, 0xE1, 0x00, 0x6C, +0x5C, 0x6D, 0xD1, 0x67, 0x28, 0xF3, 0x00, 0x6F, +0x00, 0x18, 0x92, 0xE1, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF4, 0xE0, 0x9A, 0x00, 0x6C, 0x8F, 0x6D, +0xD1, 0x67, 0x00, 0x18, 0x92, 0xE1, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, 0x23, 0xF3, +0x08, 0x6C, 0xF5, 0xF3, 0xAC, 0x9B, 0x80, 0x6E, +0x5D, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF3, +0x74, 0x9B, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x69, 0x2B, 0xE9, 0xC4, 0x36, +0x6D, 0xEE, 0x03, 0xF3, 0x00, 0x6C, 0xB1, 0x67, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xC3, 0xF3, +0x0C, 0x6C, 0xB1, 0x67, 0x09, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, +0x35, 0xF4, 0xC4, 0x9B, 0x23, 0xF3, 0x00, 0x6C, +0xB1, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF0, 0x54, 0xA2, 0x03, 0x22, 0x01, 0x72, +0x16, 0x60, 0x35, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0x38, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF4, 0xE8, 0x9A, 0x00, 0x6C, 0x56, 0x6D, +0xD1, 0x67, 0x00, 0x18, 0x92, 0xE1, 0x10, 0xF0, +0x24, 0x6A, 0x00, 0x6C, 0x8F, 0x6D, 0xD1, 0x67, +0x35, 0xF4, 0xEC, 0x9A, 0x14, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x38, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x35, 0xF4, 0xF0, 0x9A, 0x00, 0x6C, +0x56, 0x6D, 0xD1, 0x67, 0x00, 0x18, 0x92, 0xE1, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF4, 0xF4, 0x9A, +0x00, 0x6C, 0x8F, 0x6D, 0xD1, 0x67, 0x00, 0x18, +0x92, 0xE1, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0xF5, 0xF3, 0xAC, 0x9B, 0x23, 0xF3, +0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0x00, 0x6A, +0x7D, 0x67, 0x4C, 0xCB, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0xD8, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF2, 0xFC, 0x9A, 0x00, 0x6C, 0xA4, 0x67, +0x00, 0x18, 0x92, 0xE1, 0x30, 0xF0, 0x20, 0x68, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF4, 0xB8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0xE1, 0xF0, 0x18, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0xE1, 0xF0, 0x1C, 0x6C, 0xAB, 0xED, +0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x07, 0x6D, 0xC5, 0x67, 0x83, 0xF1, 0x0C, 0x6C, +0x40, 0xEA, 0x06, 0x02, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF4, 0x54, 0x9A, 0xA1, 0xF3, +0x18, 0x6F, 0xA1, 0xF7, 0x00, 0x6C, 0x08, 0x6D, +0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0xF0, 0x08, 0x6C, 0xFF, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x35, 0xF4, 0xBC, 0x9B, 0x01, 0xF2, +0x04, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x55, 0xF4, 0x60, 0x9A, 0xFF, 0x6A, +0x80, 0xA3, 0x8C, 0xEA, 0xFE, 0x6C, 0x4C, 0xEC, +0x80, 0xC3, 0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF4, 0x44, 0x9A, 0x60, 0xA2, 0x01, 0x6A, +0x6C, 0xEA, 0x09, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF4, 0x6C, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF4, 0x48, 0x9A, 0x60, 0xDA, 0x09, 0x97, +0x08, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x37, 0x22, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x55, 0xF4, 0xD0, 0x9B, 0x01, 0x69, +0x2B, 0xE9, 0xB1, 0x67, 0x61, 0xF4, 0x00, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x55, 0xF4, 0xD4, 0x9B, 0xB1, 0x67, +0x61, 0xF4, 0x00, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, 0x55, 0xF4, +0xD8, 0x9B, 0xB1, 0x67, 0x41, 0xF4, 0x18, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF4, +0xDC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x41, 0xF4, 0x1C, 0x6C, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x61, 0xF4, 0x0C, 0x6C, 0xB1, 0x67, +0x01, 0xF2, 0x15, 0x6E, 0x40, 0xEA, 0x80, 0x18, +0x50, 0x0B, 0x34, 0x10, 0x30, 0xF0, 0x20, 0x68, +0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF4, 0xD0, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x69, 0x2B, 0xE9, +0x61, 0xF4, 0x00, 0x6C, 0xB1, 0x67, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF4, 0xC0, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x61, 0xF4, 0x00, 0x6C, +0xB1, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x75, 0xF4, 0xC4, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x41, 0xF4, 0x18, 0x6C, 0xB1, 0x67, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, +0x75, 0xF4, 0xC8, 0x9B, 0x41, 0xF4, 0x1C, 0x6C, +0xB1, 0x67, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x61, 0xF4, 0x0C, 0x6C, 0xB1, 0x67, 0x22, 0xF2, +0x0A, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x75, 0xF3, 0xB4, 0x9B, 0xA1, 0xF1, 0x04, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x68, 0x8C, 0xE8, 0x00, 0x69, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x4A, 0xC0, 0x9A, +0x90, 0x67, 0xEF, 0x6D, 0x00, 0x6F, 0x00, 0x18, +0x92, 0xE1, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, +0x18, 0x4B, 0xC0, 0x9B, 0x90, 0x67, 0x08, 0x6D, +0x00, 0x6F, 0x00, 0x18, 0x92, 0xE1, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x4A, 0xC0, 0x9A, +0x90, 0x67, 0x08, 0x6D, 0x00, 0x18, 0x7F, 0xE1, +0x07, 0x22, 0x01, 0x49, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xE9, 0x2E, 0xF5, 0x10, 0x71, 0xDB, 0x61, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0xD8, 0x9A, +0x00, 0x6C, 0x18, 0x6D, 0x00, 0x18, 0x7F, 0xE1, +0x30, 0xF0, 0x20, 0x6B, 0x01, 0xF4, 0x00, 0x6C, +0xC0, 0xF1, 0x08, 0x4B, 0x4C, 0xEC, 0x87, 0xF6, +0x50, 0xDB, 0x82, 0x32, 0x4A, 0x32, 0x02, 0x72, +0x0A, 0x60, 0x03, 0x6C, 0x4E, 0xEC, 0x04, 0x24, +0x01, 0x72, 0x02, 0x6A, 0x05, 0x60, 0x06, 0x10, +0x87, 0xF6, 0x8D, 0xC3, 0x03, 0x10, 0x01, 0x6A, +0x87, 0xF6, 0x4D, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, 0x24, 0x6B, +0x35, 0xF2, 0x7C, 0x9B, 0x87, 0xF6, 0x90, 0x9A, +0x8C, 0xEB, 0x62, 0x33, 0x62, 0x33, 0x87, 0xF6, +0x6C, 0xC2, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6A, +0x4C, 0xEC, 0x05, 0x67, 0x01, 0x74, 0x4C, 0xE8, +0x5D, 0x60, 0x03, 0x24, 0x04, 0x5C, 0x71, 0x60, +0x6B, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xE7, 0xF6, 0x64, 0x9A, 0x30, 0xF0, +0x20, 0x6C, 0xC8, 0xF0, 0x04, 0x4C, 0xE7, 0xF6, +0x68, 0xDA, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0x00, 0xF6, 0x76, 0xAA, 0x00, 0x6D, +0x00, 0xF6, 0x78, 0xCA, 0x20, 0xF6, 0x64, 0xA2, +0x20, 0xF6, 0x65, 0xC2, 0x30, 0xF0, 0x20, 0x6B, +0x68, 0xF0, 0x1A, 0x4B, 0x40, 0xA3, 0xB0, 0x36, +0x48, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC9, 0xE2, 0xE7, 0xF6, 0x0C, 0x4A, +0xC0, 0xAA, 0x80, 0xF0, 0xC0, 0xCA, 0x00, 0xF1, +0xC0, 0xAA, 0x80, 0xF1, 0xC0, 0xCA, 0x02, 0x4A, +0x8A, 0xEA, 0xF6, 0x61, 0x01, 0x4D, 0x02, 0x75, +0x01, 0x4B, 0x10, 0x4C, 0xE7, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0x78, 0x67, +0x20, 0xF6, 0x64, 0xC2, 0x78, 0x67, 0x00, 0xF6, +0x76, 0xCA, 0x30, 0xF0, 0x20, 0x6B, 0x00, 0x6C, +0xC0, 0xF1, 0x08, 0x4B, 0x20, 0xF6, 0x80, 0xC2, +0x20, 0xF6, 0x81, 0xC2, 0x00, 0xF6, 0x9A, 0xC2, +0x00, 0xF6, 0x9B, 0xC2, 0x00, 0xF6, 0x9C, 0xC2, +0x87, 0xF6, 0x50, 0x9B, 0x01, 0x6D, 0xA7, 0xF6, +0xB2, 0xC3, 0xA7, 0xF6, 0xB3, 0xC3, 0xE7, 0xF6, +0x44, 0xDB, 0x17, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0xD8, 0x9A, 0x00, 0x6C, 0x58, 0x6D, +0x00, 0x18, 0x7F, 0xE1, 0x22, 0xF0, 0x1A, 0x48, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x08, 0x30, 0x0D, 0xE3, 0x41, 0xDB, 0x05, 0x10, +0xFE, 0x4C, 0x4C, 0xEC, 0xB0, 0x67, 0x80, 0x18, +0x42, 0x0A, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, 0x56, 0xA2, +0x0C, 0x2A, 0x01, 0x6C, 0x00, 0x6D, 0x80, 0x18, +0xFC, 0x0B, 0x02, 0x6C, 0x00, 0x6D, 0x80, 0x18, +0xFC, 0x0B, 0x03, 0x6C, 0x00, 0x6D, 0x80, 0x18, +0xFC, 0x0B, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x68, 0x09, 0xD5, 0x24, 0x67, 0x09, 0x93, +0x00, 0x6C, 0x09, 0xE3, 0xA0, 0xA2, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0xD8, 0x9A, 0x01, 0x48, +0x00, 0x18, 0x7F, 0xE1, 0x05, 0x70, 0x40, 0xD9, +0x04, 0x49, 0xF1, 0x61, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x0C, 0xD6, 0xFF, 0x68, +0xF5, 0xF3, 0xD8, 0x9A, 0xFF, 0xF7, 0x1F, 0x69, +0x0C, 0x97, 0x8C, 0xE8, 0xAC, 0xE9, 0x90, 0x67, +0xB1, 0x67, 0x00, 0x18, 0x92, 0xE1, 0x00, 0x6A, +0x04, 0xD2, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, +0x18, 0x4B, 0xC0, 0x9B, 0x90, 0x67, 0xB1, 0x67, +0x00, 0x18, 0x7F, 0xE1, 0x0C, 0x93, 0x6E, 0xEA, +0x16, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x4A, 0xC0, 0x9A, +0x0C, 0x97, 0x90, 0x67, 0xB1, 0x67, 0x00, 0x18, +0x92, 0xE1, 0x04, 0x93, 0x01, 0x4B, 0xE0, 0xF3, +0x08, 0x73, 0x04, 0xD3, 0xDE, 0x61, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xFF, 0x6A, 0x24, 0x67, +0x2F, 0xF5, 0x18, 0x48, 0x4C, 0xED, 0x4C, 0xE9, +0x20, 0xF6, 0x48, 0xA0, 0x04, 0xD5, 0x60, 0x22, +0x06, 0x25, 0x12, 0x6A, 0x00, 0xF6, 0x4D, 0xC0, +0x02, 0x6A, 0x00, 0xF6, 0x50, 0xD8, 0x10, 0xF0, +0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0xB5, 0xF3, +0x74, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x24, 0x36, +0x01, 0x6D, 0x6D, 0xEE, 0x03, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF3, 0xAC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x23, 0xF3, 0x08, 0x6C, 0x80, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x21, 0x6B, 0x50, 0xF3, 0xC5, 0xA3, +0xCE, 0xF4, 0x50, 0x98, 0xC3, 0xF3, 0x0C, 0x6C, +0xFF, 0x6D, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x75, 0xF4, 0xCC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x03, 0xF3, 0x18, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, +0xD0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0x23, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF4, 0xD4, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, +0x04, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0xDC, 0x9A, 0x91, 0x67, +0x78, 0x6D, 0x80, 0x18, 0x56, 0x0C, 0x91, 0x67, +0x5C, 0x6D, 0x20, 0xF3, 0x00, 0x6E, 0x80, 0x18, +0x56, 0x0C, 0x10, 0xF0, 0x24, 0x6A, 0x91, 0x67, +0x8F, 0x6D, 0x15, 0xF4, 0xC0, 0x9A, 0xB2, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF3, 0x74, 0x9B, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x24, 0x36, 0x01, 0x6D, 0x03, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x6D, 0xEE, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF0, 0x54, 0xA2, 0x03, 0x22, +0x01, 0x72, 0x4B, 0x60, 0x9D, 0x10, 0x04, 0x92, +0x06, 0x22, 0x12, 0x6A, 0x00, 0xF6, 0x4D, 0xC0, +0x02, 0x6A, 0x00, 0xF6, 0x50, 0xD8, 0x30, 0xF0, +0x20, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0x2F, 0xF5, +0x18, 0x4B, 0x00, 0xF6, 0xCD, 0xA3, 0xCE, 0xF4, +0x50, 0x98, 0x04, 0xD3, 0xC3, 0xF3, 0x0C, 0x6C, +0xFF, 0x6D, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF3, 0xAC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x23, 0xF3, 0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, 0xD0, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, +0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x04, 0x94, +0x10, 0xF0, 0x24, 0x6A, 0xD4, 0xF5, 0x14, 0x4A, +0x00, 0xF6, 0x70, 0x9C, 0x01, 0x6D, 0x23, 0xF3, +0x04, 0x6C, 0x49, 0xE3, 0xC0, 0xA2, 0x10, 0xF0, +0x24, 0x6B, 0x75, 0xF4, 0x70, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0xC0, 0x36, 0xC8, 0x36, 0xAB, 0xED, +0x6D, 0xEE, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x91, 0x67, 0x56, 0x6D, 0x15, 0xF4, 0xC8, 0x9A, +0x49, 0x10, 0x04, 0x92, 0x06, 0x22, 0x1B, 0x6A, +0x00, 0xF6, 0x4D, 0xC0, 0x02, 0x6A, 0x00, 0xF6, +0x50, 0xD8, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0x2F, 0xF5, 0x18, 0x4B, 0x00, 0xF6, +0xCD, 0xA3, 0xCE, 0xF4, 0x50, 0x98, 0x04, 0xD3, +0xC3, 0xF3, 0x0C, 0x6C, 0xFF, 0x6D, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, 0xAC, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x23, 0xF3, 0x08, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x15, 0xF4, 0xD0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x23, 0xF3, 0x00, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x04, 0x94, 0x10, 0xF0, 0x24, 0x6A, +0xD4, 0xF5, 0x1C, 0x4A, 0x00, 0xF6, 0x70, 0x9C, +0x01, 0x6D, 0x23, 0xF3, 0x04, 0x6C, 0x49, 0xE3, +0xC0, 0xA2, 0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF4, +0x70, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0xC0, 0x36, +0xC8, 0x36, 0xAB, 0xED, 0x6D, 0xEE, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF4, 0xD4, 0x9A, +0x91, 0x67, 0x56, 0x6D, 0x80, 0x18, 0x56, 0x0C, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF4, 0xCC, 0x9A, +0x91, 0x67, 0x8F, 0x6D, 0x80, 0x18, 0x56, 0x0C, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0x38, 0x9A, 0x08, 0xD4, 0x00, 0x6C, +0x05, 0x67, 0xD1, 0x67, 0xE4, 0x67, 0xEF, 0x6D, +0x00, 0x18, 0x92, 0xE1, 0x00, 0x6C, 0xE4, 0x67, +0xD1, 0x67, 0xEE, 0x6D, 0x00, 0x18, 0x92, 0xE1, +0xC0, 0x98, 0x11, 0x6A, 0x4B, 0xEA, 0x4C, 0xEE, +0x00, 0x6C, 0xDF, 0x6D, 0x80, 0x18, 0x56, 0x0C, +0xC1, 0x98, 0x11, 0x6A, 0x4B, 0xEA, 0x4C, 0xEE, +0x00, 0x6C, 0xDE, 0x6D, 0x80, 0x18, 0x56, 0x0C, +0x08, 0x92, 0xE2, 0x98, 0xD1, 0x67, 0xA2, 0xA2, +0x00, 0x6C, 0x00, 0x18, 0x92, 0xE1, 0x08, 0x92, +0xE3, 0x98, 0xD1, 0x67, 0xA3, 0xA2, 0x00, 0x6C, +0x00, 0x18, 0x92, 0xE1, 0x44, 0x98, 0x02, 0x6F, +0xEB, 0xEF, 0xD1, 0x67, 0x4C, 0xEF, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0x92, 0xE1, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, +0xB5, 0xF3, 0xD4, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x69, 0x2B, 0xE9, 0x03, 0xF3, 0x00, 0x6C, +0xB1, 0x67, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xA3, 0xF3, 0x18, 0x6C, 0xB1, 0x67, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, +0x18, 0x9A, 0x00, 0x6C, 0xDF, 0x6D, 0xD0, 0x67, +0x00, 0x18, 0x7F, 0xE1, 0x01, 0xF0, 0x13, 0x6B, +0x6B, 0xEB, 0x4C, 0xEB, 0x01, 0xF0, 0x02, 0x6E, +0x00, 0x6C, 0xDF, 0x6D, 0x6D, 0xEE, 0x80, 0x18, +0x56, 0x0C, 0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, +0x40, 0xA2, 0x10, 0x22, 0x00, 0x6C, 0xDE, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0x7F, 0xE1, 0x10, 0xF0, +0x11, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, 0x10, 0xF0, +0x00, 0x6E, 0x00, 0x6C, 0xDE, 0x6D, 0x6D, 0xEE, +0x80, 0x18, 0x56, 0x0C, 0x30, 0xF0, 0x21, 0x6A, +0x70, 0xF3, 0x40, 0xA2, 0x5C, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x55, 0xF2, 0x08, 0x9A, 0x00, 0x6C, +0xEF, 0x6D, 0xD0, 0x67, 0x80, 0x18, 0x56, 0x0C, +0x00, 0x6C, 0x33, 0x6D, 0x24, 0x6E, 0x80, 0x18, +0x56, 0x0C, 0x00, 0x6C, 0x3E, 0x6D, 0x3F, 0x6E, +0x80, 0x18, 0x56, 0x0C, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF4, 0xD8, 0x9A, 0x00, 0x6C, 0x3F, 0x6D, +0x80, 0x18, 0x56, 0x0C, 0x00, 0x6C, 0xEF, 0x6D, +0xC4, 0x67, 0x80, 0x18, 0x56, 0x0C, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF0, 0x54, 0xA2, 0x01, 0x72, +0x17, 0x61, 0x01, 0x6F, 0x00, 0x6C, 0xEF, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0x92, 0xE1, 0x00, 0x6C, +0x33, 0x6D, 0x26, 0x6E, 0x80, 0x18, 0x56, 0x0C, +0x00, 0x6C, 0x3E, 0x6D, 0x37, 0x6E, 0x80, 0x18, +0x56, 0x0C, 0x10, 0xF0, 0x24, 0x6A, 0x00, 0x6C, +0x3F, 0x6D, 0x75, 0xF4, 0xDC, 0x9A, 0x16, 0x10, +0x01, 0x6F, 0x00, 0x6C, 0xEF, 0x6D, 0xD0, 0x67, +0x00, 0x18, 0x92, 0xE1, 0x00, 0x6C, 0x33, 0x6D, +0x26, 0x6E, 0x80, 0x18, 0x56, 0x0C, 0x00, 0x6C, +0x3E, 0x6D, 0x37, 0x6E, 0x80, 0x18, 0x56, 0x0C, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF4, 0xC0, 0x9A, +0x00, 0x6C, 0x3F, 0x6D, 0x80, 0x18, 0x56, 0x0C, +0x00, 0x6C, 0xEF, 0x6D, 0xD0, 0x67, 0xE4, 0x67, +0x00, 0x18, 0x92, 0xE1, 0x16, 0x10, 0x00, 0x6C, +0xEE, 0x6D, 0x02, 0xF0, 0x00, 0x6E, 0x80, 0x18, +0x56, 0x0C, 0x00, 0x6C, 0x33, 0x6D, 0x04, 0x6E, +0x80, 0x18, 0x56, 0x0C, 0x00, 0x6C, 0x3F, 0x6D, +0xC3, 0xF6, 0x01, 0x6E, 0x80, 0x18, 0x56, 0x0C, +0x00, 0x6C, 0xEE, 0x6D, 0xC4, 0x67, 0x80, 0x18, +0x56, 0x0C, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x68, 0xFF, 0xF7, +0x1F, 0x69, 0x8C, 0xE8, 0xAC, 0xE9, 0x90, 0x67, +0xB1, 0x67, 0x0C, 0xD6, 0x0D, 0xD7, 0x00, 0x18, +0x92, 0xE1, 0x00, 0x6A, 0x04, 0xD2, 0x0C, 0x96, +0x90, 0x67, 0xB1, 0x67, 0x00, 0x18, 0x7F, 0xE1, +0x0D, 0x93, 0x6E, 0xEA, 0x12, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, +0x40, 0xEA, 0x0C, 0x96, 0x0D, 0x97, 0x90, 0x67, +0xB1, 0x67, 0x00, 0x18, 0x92, 0xE1, 0x04, 0x92, +0x01, 0x4A, 0xE0, 0xF3, 0x08, 0x72, 0x04, 0xD2, +0xE6, 0x61, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x24, 0x67, +0x4C, 0xED, 0x4C, 0xE9, 0x30, 0xF0, 0x21, 0x6A, +0x70, 0xF3, 0x40, 0xA2, 0x04, 0xD5, 0x56, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x68, +0xB5, 0xF3, 0x54, 0x9A, 0xCE, 0xF4, 0x70, 0x98, +0x24, 0x36, 0x01, 0x6D, 0x4D, 0xEE, 0x03, 0xF3, +0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEB, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0xC3, 0xF3, 0x0C, 0x6C, +0xAB, 0xED, 0x1B, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF3, 0x0C, 0x4B, 0xCE, 0xF4, +0x50, 0x98, 0xA0, 0x9B, 0x23, 0xF3, 0x00, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF3, 0x0C, 0x4B, 0xCE, 0xF4, 0x50, 0x98, +0xA0, 0x9B, 0x23, 0xF3, 0x08, 0x6C, 0x80, 0x6E, +0x40, 0xEA, 0x04, 0x93, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0x18, 0x9A, 0x60, 0x32, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF4, 0x64, 0x9B, 0x58, 0x32, +0x91, 0x67, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x15, 0xF4, 0xFC, 0x9B, 0x78, 0x6D, 0xD0, 0x67, +0x4C, 0xEF, 0x00, 0x18, 0x92, 0xE1, 0x91, 0x67, +0x5C, 0x6D, 0xD0, 0x67, 0x2A, 0xF3, 0x00, 0x6F, +0x00, 0x18, 0x92, 0xE1, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF4, 0xE0, 0x9A, 0x91, 0x67, 0x8F, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0x92, 0xE1, 0x00, 0x6C, +0xEE, 0x6D, 0x55, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x68, 0xB5, 0xF3, 0x54, 0x9A, +0xCE, 0xF4, 0x70, 0x98, 0x24, 0x36, 0x01, 0x6D, +0x4D, 0xEE, 0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, +0x40, 0xEB, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0xC3, 0xF3, 0x0C, 0x6C, 0xAB, 0xED, 0x09, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, +0x0C, 0x4B, 0xCE, 0xF4, 0x50, 0x98, 0xA0, 0x9B, +0x23, 0xF3, 0x00, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, 0x54, 0xA2, +0x03, 0x22, 0x01, 0x72, 0x35, 0x60, 0x69, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, 0x0C, 0x4B, +0xCE, 0xF4, 0x50, 0x98, 0xA0, 0x9B, 0x23, 0xF3, +0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0x04, 0x93, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x9A, +0x74, 0x32, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF4, +0x68, 0x9B, 0x00, 0x6C, 0x56, 0x6D, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF4, 0xEC, 0x9B, +0xD0, 0x67, 0x4C, 0xEF, 0x00, 0x18, 0x92, 0xE1, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF4, 0xEC, 0x9A, +0x00, 0x6C, 0x8F, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x92, 0xE1, 0x00, 0x6C, 0xEF, 0x6D, 0x10, 0x6E, +0x01, 0x6F, 0x80, 0x18, 0x89, 0x0D, 0x00, 0x6C, +0x33, 0x6D, 0x08, 0x6E, 0xE4, 0x67, 0x33, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, 0x0C, 0x4B, +0xCE, 0xF4, 0x50, 0x98, 0xA0, 0x9B, 0x23, 0xF3, +0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0x04, 0x93, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x9A, +0x74, 0x32, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF4, +0x68, 0x9B, 0x00, 0x6C, 0x56, 0x6D, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF4, 0xF0, 0x9B, +0xD0, 0x67, 0x4C, 0xEF, 0x00, 0x18, 0x92, 0xE1, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF4, 0xEC, 0x9A, +0x00, 0x6C, 0x8F, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x92, 0xE1, 0x00, 0x6C, 0xEF, 0x6D, 0x10, 0x6E, +0x01, 0x6F, 0x80, 0x18, 0x89, 0x0D, 0x00, 0x6C, +0x33, 0x6D, 0x08, 0x6E, 0x01, 0x6F, 0x00, 0x18, +0x92, 0xE1, 0x04, 0x97, 0x91, 0x67, 0x33, 0x6D, +0x07, 0x6E, 0x00, 0x18, 0x92, 0xE1, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x00, 0x6A, 0x7D, 0x67, 0x4C, 0xCB, 0x2E, 0xF5, +0x10, 0x6A, 0xFF, 0x68, 0x04, 0xD2, 0x06, 0x02, +0x0C, 0xEC, 0x05, 0xD2, 0x10, 0xF0, 0x24, 0x6A, +0x08, 0xD4, 0xF5, 0xF3, 0xD8, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x08, 0x94, 0x95, 0xF4, 0xF4, 0x9A, +0x0C, 0xED, 0x09, 0xD5, 0x08, 0x6D, 0x00, 0x18, +0xAC, 0xE1, 0x0E, 0x22, 0x09, 0x92, 0x00, 0x69, +0x12, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF3, +0xB8, 0x9A, 0x03, 0xF3, 0x08, 0x6C, 0x00, 0x18, +0x34, 0xE1, 0x22, 0x67, 0x0C, 0xE9, 0x07, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF0, 0x08, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x01, 0x69, 0x08, 0x94, +0x80, 0x18, 0xC8, 0x0B, 0x7D, 0x67, 0xAC, 0xAB, +0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF0, 0x00, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x51, 0x67, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0x6A, 0x24, 0x67, 0x4C, 0xED, 0x4C, 0xE9, +0x05, 0xD5, 0x06, 0x2D, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF0, 0x15, 0xA2, 0x04, 0x48, 0x22, 0x10, +0x05, 0x92, 0x01, 0x72, 0x16, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF0, 0x55, 0xA2, 0x02, 0x72, +0x08, 0x61, 0x44, 0x41, 0x01, 0x68, 0x04, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF4, 0x58, 0x9A, +0x1A, 0x10, 0x44, 0x41, 0x01, 0x68, 0x04, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF4, 0x5C, 0x9A, +0x12, 0x10, 0x05, 0x93, 0x00, 0x68, 0x02, 0x73, +0x0F, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, +0x15, 0xA2, 0x09, 0x48, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF3, 0x54, 0x9A, 0x00, 0x30, 0x64, 0x41, +0x4D, 0xE8, 0x01, 0x6A, 0x44, 0xEB, 0x4D, 0xE8, +0x80, 0x18, 0xA8, 0x08, 0x30, 0xF0, 0x20, 0x6C, +0xCE, 0xF4, 0x50, 0x9C, 0x01, 0x6D, 0xD0, 0x67, +0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x01, 0x6D, 0xC1, 0x40, 0xAB, 0xED, 0x03, 0xF3, +0x00, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x58, 0x9A, 0x02, 0x6C, 0x30, 0xF0, +0x20, 0x68, 0x40, 0xEA, 0x91, 0x67, 0x01, 0x6D, +0x80, 0x18, 0x22, 0x0E, 0x04, 0xD2, 0x2F, 0xF5, +0x18, 0x48, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF3, +0x48, 0x9A, 0x20, 0xF6, 0xAC, 0x98, 0x38, 0x6C, +0x40, 0xEA, 0x24, 0x34, 0x30, 0xF0, 0x20, 0x6A, +0x06, 0xD4, 0xCE, 0xF4, 0x70, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF3, 0xD4, 0x9A, 0x06, 0x92, +0x01, 0x6D, 0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, +0x4D, 0xEE, 0x40, 0xEB, 0x05, 0x93, 0x16, 0x2B, +0x04, 0x94, 0x0F, 0x24, 0x06, 0x94, 0x10, 0xF0, +0x24, 0x6A, 0xD4, 0xF5, 0x0C, 0x4A, 0x4D, 0xE4, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x50, 0x9C, +0x80, 0xAB, 0x01, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x7C, 0x10, 0x02, 0x6C, 0xB1, 0x67, 0x80, 0x18, +0xFC, 0x0B, 0x77, 0x10, 0x05, 0x92, 0x02, 0x72, +0x62, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, +0xD8, 0x9A, 0x91, 0x67, 0x00, 0x6D, 0x00, 0x18, +0x7F, 0xE1, 0x56, 0x32, 0xFF, 0x6C, 0x8C, 0xEA, +0x00, 0xF6, 0x8D, 0xA0, 0x00, 0xF3, 0x68, 0x41, +0x64, 0x33, 0x80, 0x34, 0x8D, 0xEA, 0x0D, 0xE3, +0x43, 0xCB, 0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, +0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF1, +0xCC, 0x9B, 0x01, 0x6D, 0x23, 0xF3, 0x18, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x04, 0x94, 0x10, 0x24, +0x06, 0x94, 0x10, 0xF0, 0x24, 0x6A, 0xD4, 0xF5, +0x0C, 0x4A, 0x4D, 0xE4, 0x30, 0xF0, 0x20, 0x6C, +0xCE, 0xF4, 0x50, 0x9C, 0x80, 0xAB, 0x01, 0xF4, +0x00, 0x6D, 0x00, 0x6E, 0x40, 0xEA, 0x2F, 0x10, +0x03, 0x6C, 0xB1, 0x67, 0x80, 0x18, 0xFC, 0x0B, +0x2A, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD4, 0xF5, +0x0C, 0x4A, 0x24, 0x33, 0x4D, 0xE3, 0x01, 0x6D, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x80, 0xAB, 0xC5, 0x67, 0x0D, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD4, 0xF5, 0x0C, 0x4A, 0x24, 0x33, +0x4D, 0xE3, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x80, 0xAB, 0x01, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x7D, 0x67, 0x87, 0x43, 0x09, 0x4C, +0x30, 0xF0, 0x20, 0x6A, 0x43, 0xF7, 0x14, 0x49, +0x60, 0xA4, 0x24, 0x31, 0xC0, 0xF1, 0x08, 0x4A, +0x49, 0xE1, 0x6A, 0xC2, 0x0C, 0x10, 0x7D, 0x67, +0x87, 0x43, 0x09, 0x4C, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xA4, 0x24, 0x31, 0xC0, 0xF1, 0x08, 0x4A, +0x49, 0xE1, 0xA7, 0xF6, 0x73, 0xC2, 0x04, 0x92, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x04, 0x94, 0xC2, 0x24, 0xCF, 0x17, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x69, 0x8C, 0xE9, 0x44, 0x41, 0x01, 0x68, +0x04, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF3, +0x54, 0x9A, 0x4D, 0xE8, 0x80, 0x18, 0xA8, 0x08, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x01, 0x6D, 0xD0, 0x67, 0x03, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x01, 0x6D, 0xC1, 0x40, +0xAB, 0xED, 0x03, 0xF3, 0x00, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x58, 0x9A, +0x01, 0x6C, 0x40, 0xEA, 0x91, 0x67, 0x00, 0x6D, +0x80, 0x18, 0x22, 0x0E, 0x02, 0x67, 0x30, 0xF0, +0x21, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0x70, 0xF3, +0xA4, 0x9B, 0xEE, 0xF3, 0x48, 0x9A, 0x38, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF0, +0x18, 0x4C, 0x00, 0x6D, 0x80, 0x18, 0xFE, 0x11, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x45, 0xE1, 0x00, 0x6C, 0xA7, 0xF6, 0x06, 0xC1, +0xE4, 0x67, 0xEF, 0x6D, 0x10, 0x6E, 0x00, 0x18, +0x92, 0xE1, 0x50, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0x6A, 0x4C, 0xEC, 0x4C, 0xED, 0x30, 0xF0, +0x21, 0x6A, 0x50, 0xF3, 0x45, 0xA2, 0x04, 0xD4, +0x06, 0xD5, 0x09, 0x72, 0x00, 0x68, 0x0C, 0x60, +0x12, 0x72, 0x01, 0x68, 0x09, 0x60, 0x1B, 0x72, +0x02, 0x68, 0x06, 0x60, 0x24, 0x68, 0x4E, 0xE8, +0x01, 0x58, 0x18, 0x67, 0x04, 0x6A, 0x03, 0xE2, +0x04, 0x92, 0x30, 0xF0, 0x20, 0x69, 0xCE, 0xF4, +0x70, 0x99, 0x44, 0x36, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF3, 0x54, 0x9A, 0x01, 0x6D, 0x03, 0xF3, +0x00, 0x6C, 0x4D, 0xEE, 0xAB, 0xED, 0x40, 0xEB, +0x30, 0xF0, 0x21, 0x6B, 0x50, 0xF3, 0xC5, 0xA3, +0xCE, 0xF4, 0x50, 0x99, 0x01, 0x6D, 0xC3, 0xF3, +0x0C, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x06, 0x93, +0x01, 0x73, 0x09, 0x61, 0x04, 0x92, 0x01, 0x69, +0x04, 0x4A, 0x24, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF4, 0x40, 0x9A, 0x08, 0x10, 0x04, 0x92, +0x01, 0x69, 0x04, 0x4A, 0x24, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF4, 0x44, 0x9A, 0x4D, 0xE9, +0x80, 0x18, 0xA8, 0x08, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x01, 0x6D, 0xD1, 0x67, +0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x01, 0x6D, 0xC1, 0x41, 0xAB, 0xED, 0x03, 0xF3, +0x00, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x58, 0x9A, 0x02, 0x6C, 0x30, 0xF0, +0x20, 0x69, 0x40, 0xEA, 0x04, 0x94, 0x01, 0x6D, +0x2F, 0xF5, 0x18, 0x49, 0x80, 0x18, 0x22, 0x0E, +0x05, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF3, +0x48, 0x9A, 0x20, 0xF6, 0xAC, 0x99, 0x38, 0x6C, +0x40, 0xEA, 0x06, 0x92, 0x02, 0x72, 0x80, 0xF0, +0x02, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x04, 0x94, +0xF5, 0xF3, 0xD8, 0x9A, 0x00, 0x6D, 0x00, 0x18, +0x7F, 0xE1, 0xE3, 0xF7, 0x00, 0x6B, 0x4C, 0xEB, +0x76, 0x32, 0x1F, 0x6B, 0x6C, 0xEA, 0x02, 0x5A, +0x0D, 0x60, 0x00, 0xF6, 0x70, 0x99, 0x02, 0x23, +0xFF, 0x4B, 0x15, 0x10, 0x03, 0x70, 0x01, 0x48, +0x0A, 0x61, 0x01, 0x6B, 0x20, 0xF6, 0x66, 0xC1, +0x03, 0x68, 0x13, 0x10, 0x0A, 0x5A, 0x00, 0x6C, +0x11, 0x61, 0x04, 0x20, 0xFF, 0x48, 0xFF, 0x6B, +0x6C, 0xE8, 0x0B, 0x10, 0x00, 0xF6, 0x70, 0x99, +0x04, 0x73, 0x04, 0x60, 0x01, 0x4B, 0x00, 0xF6, +0x70, 0xD9, 0x03, 0x10, 0x01, 0x6B, 0x20, 0xF6, +0x66, 0xC1, 0x01, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0xF4, 0xF5, 0x04, 0x4D, 0xB5, 0xE0, 0xA0, 0xA5, +0x30, 0xF0, 0x20, 0x6B, 0x2F, 0xF5, 0x18, 0x4B, +0x03, 0x70, 0x00, 0xF6, 0xAD, 0xC3, 0x0D, 0x61, +0x01, 0x72, 0x0B, 0x61, 0x00, 0xF6, 0x50, 0x9B, +0x08, 0x2A, 0x01, 0x6D, 0x20, 0xF6, 0xA7, 0xC3, +0x20, 0xF6, 0xA6, 0xC3, 0x1B, 0x6D, 0x00, 0xF6, +0xAD, 0xC3, 0x30, 0xF0, 0x20, 0x68, 0x2F, 0xF5, +0x18, 0x48, 0x20, 0xF6, 0x46, 0xA0, 0x01, 0x72, +0x2C, 0x60, 0x2B, 0x24, 0x04, 0x93, 0x30, 0xF0, +0x20, 0x69, 0xCE, 0xF4, 0x50, 0x99, 0x64, 0x36, +0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF3, 0x74, 0x9B, +0x01, 0x6D, 0x03, 0xF3, 0x00, 0x6C, 0x6D, 0xEE, +0xAB, 0xED, 0x40, 0xEA, 0xCE, 0xF4, 0x30, 0x99, +0x01, 0x6D, 0xAB, 0xED, 0x04, 0xD1, 0x23, 0xF3, +0x04, 0x69, 0x91, 0x67, 0x00, 0x18, 0x34, 0xE1, +0x00, 0xF6, 0xD0, 0x98, 0x07, 0xF4, 0x01, 0x6B, +0x6B, 0xEB, 0x4C, 0xEB, 0xC0, 0x36, 0x04, 0x92, +0xC8, 0x36, 0x01, 0x6D, 0x6D, 0xEE, 0x91, 0x67, +0xAB, 0xED, 0x40, 0xEA, 0x01, 0x6B, 0x05, 0xD3, +0x02, 0x10, 0x00, 0x6A, 0x05, 0xD2, 0x05, 0x92, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0x04, 0xD2, 0x00, 0xF6, +0x4C, 0xA2, 0x02, 0x68, 0xFF, 0x69, 0x4E, 0xE8, +0x8C, 0xE9, 0x24, 0x20, 0x03, 0x5A, 0x03, 0x60, +0x01, 0x72, 0x07, 0x60, 0x04, 0x10, 0x03, 0x72, +0x37, 0x60, 0x04, 0x72, 0x50, 0x60, 0x01, 0x6A, +0x76, 0x10, 0x91, 0x67, 0x80, 0x18, 0x86, 0x0A, +0x91, 0x67, 0x01, 0x6D, 0x80, 0x18, 0xF4, 0x0E, +0x65, 0x22, 0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF3, +0x8C, 0x41, 0x84, 0x34, 0x2F, 0xF5, 0x18, 0x4B, +0x71, 0xE4, 0xA8, 0xA4, 0x02, 0x5D, 0x03, 0x60, +0x01, 0x4D, 0xA8, 0xC4, 0xED, 0x17, 0x65, 0xE1, +0x00, 0x6C, 0x50, 0x10, 0x91, 0x67, 0x01, 0x6D, +0x80, 0x18, 0x74, 0x0C, 0x04, 0x93, 0x20, 0xF6, +0x06, 0xC3, 0x91, 0x67, 0x02, 0x6D, 0x80, 0x18, +0xF4, 0x0E, 0x48, 0x22, 0x30, 0xF0, 0x20, 0x6B, +0x24, 0x34, 0x2F, 0xF5, 0x18, 0x4B, 0x6D, 0xE4, +0x20, 0xF6, 0x81, 0xA3, 0x0A, 0x5C, 0x3E, 0x60, +0x01, 0x4C, 0x20, 0xF6, 0x81, 0xC3, 0xED, 0x17, +0x91, 0x67, 0x80, 0x18, 0x86, 0x0A, 0x91, 0x67, +0x01, 0x6D, 0x80, 0x18, 0x44, 0x0E, 0x32, 0x22, +0x03, 0x6C, 0x98, 0xE9, 0x30, 0xF0, 0x20, 0x6B, +0x2F, 0xF5, 0x18, 0x4B, 0x12, 0xEC, 0x71, 0xE4, +0x00, 0xF6, 0xBB, 0xA4, 0x02, 0x5D, 0x04, 0x60, +0x01, 0x4D, 0x00, 0xF6, 0xBB, 0xC4, 0xEB, 0x17, +0x65, 0xE1, 0x01, 0x6C, 0x1B, 0x10, 0x91, 0x67, +0x00, 0x6D, 0x80, 0x18, 0x74, 0x0C, 0x91, 0x67, +0x02, 0x6D, 0x80, 0x18, 0x44, 0x0E, 0x16, 0x22, +0x03, 0x6C, 0x98, 0xE9, 0x30, 0xF0, 0x20, 0x6B, +0x2F, 0xF5, 0x18, 0x4B, 0x12, 0xEC, 0x71, 0xE4, +0x00, 0xF6, 0xBC, 0xA4, 0x02, 0x5D, 0x04, 0x60, +0x01, 0x4D, 0x00, 0xF6, 0xBC, 0xC4, 0xEB, 0x17, +0x65, 0xE1, 0x02, 0x6C, 0x20, 0xF6, 0x84, 0xC1, +0x05, 0x6C, 0x07, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0x2F, 0xF5, 0x18, 0x4B, 0x00, 0xF6, 0x8C, 0xA3, +0x01, 0x4C, 0x00, 0xF6, 0x8C, 0xC3, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0xFF, 0x69, 0x87, 0xF6, 0xB4, 0xA0, 0x8C, 0xE9, +0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF0, 0x0C, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x87, 0xF6, 0x4D, 0xA0, +0x02, 0x72, 0x02, 0x6A, 0x04, 0xD2, 0x02, 0x60, +0x04, 0x6B, 0x04, 0xD3, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF0, 0xBC, 0xA2, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF0, 0x0C, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x87, 0xF6, 0x54, 0xA0, 0x02, 0x72, 0x10, 0x60, +0x03, 0x72, 0x31, 0x60, 0x01, 0x72, 0x00, 0x68, +0x4A, 0x61, 0xB0, 0x67, 0x00, 0x6C, 0x80, 0x18, +0xA1, 0x0D, 0x01, 0x48, 0x00, 0x6C, 0x80, 0x18, +0xCA, 0x0E, 0x08, 0x70, 0xF6, 0x61, 0x19, 0x10, +0x00, 0x6C, 0x80, 0x18, 0xF5, 0x0A, 0x00, 0x6C, +0xA4, 0x67, 0x80, 0x18, 0x44, 0x0E, 0x87, 0xF6, +0x75, 0xA0, 0x01, 0x4B, 0x87, 0xF6, 0x75, 0xC0, +0x0C, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0x00, 0xF6, 0x7A, 0xA2, 0x03, 0x5B, +0x04, 0x60, 0x01, 0x4B, 0x00, 0xF6, 0x7A, 0xC2, +0x26, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x87, 0xF6, 0x74, 0xA2, 0x01, 0x4B, +0x87, 0xF6, 0x74, 0xC2, 0x1C, 0x10, 0x00, 0x6C, +0x80, 0x18, 0x77, 0x0F, 0x30, 0xF0, 0x20, 0x6B, +0x2F, 0xF5, 0x18, 0x4B, 0x00, 0xF6, 0x4C, 0xA3, +0x05, 0x72, 0xF5, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x87, 0xF6, 0x94, 0xA2, +0x01, 0x4C, 0x87, 0xF6, 0x94, 0xC2, 0x01, 0x6C, +0x00, 0xF6, 0x8C, 0xC3, 0x87, 0xF6, 0x75, 0xA2, +0x01, 0x4B, 0x87, 0xF6, 0x75, 0xC2, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x87, 0xF6, +0x54, 0xA0, 0x04, 0x72, 0x6B, 0x61, 0xA7, 0xF6, +0xA6, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0x16, 0xF1, +0x00, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0xA7, 0xF6, +0xB2, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF1, +0x00, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0xA7, 0xF6, +0xB3, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0x30, 0xF0, +0x20, 0x68, 0x2F, 0xF5, 0x18, 0x48, 0x36, 0xF1, +0x1C, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x00, 0xF6, +0xBA, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0x56, 0xF1, +0x18, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x00, 0xF6, +0xBB, 0xA0, 0x00, 0xF6, 0xDC, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0x76, 0xF1, 0x18, 0x4C, 0x80, 0x18, +0xFE, 0x11, 0x20, 0xF6, 0xA1, 0xA0, 0x20, 0xF6, +0xC2, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF1, +0x0C, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, 0xB5, 0xF4, +0xC8, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x69, +0x2B, 0xE9, 0xB1, 0x67, 0x03, 0xF3, 0x00, 0x6C, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x23, 0xF3, 0x0C, 0x6C, 0x07, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, 0xC3, 0xF3, +0x0C, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF1, 0x0C, 0x4B, 0xCE, 0xF4, +0x50, 0x98, 0xC0, 0x9B, 0xB1, 0x67, 0x23, 0xF3, +0x18, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF1, 0x0C, 0x4B, 0xCE, 0xF4, 0x50, 0x98, +0xC0, 0x9B, 0x23, 0xF3, 0x1C, 0x6C, 0xB1, 0x67, +0x40, 0xEA, 0x09, 0x10, 0x01, 0x71, 0x3F, 0xF7, +0x13, 0x61, 0x87, 0xF6, 0x55, 0xA0, 0x04, 0x93, +0x6E, 0xEA, 0x3F, 0xF7, 0x0D, 0x2A, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, +0xB5, 0xF3, 0xD4, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0xFF, 0x69, 0x01, 0x6D, 0xAB, 0xED, 0x8C, 0xE9, +0x03, 0xF3, 0x00, 0x6C, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0xA3, 0xF3, 0x18, 0x6C, +0xAB, 0xED, 0x00, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x21, 0x6A, 0x70, 0xF3, 0x40, 0xA2, 0x11, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0x18, 0x9A, +0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x7F, 0xE1, 0x2E, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, +0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, 0x25, 0x6F, +0x10, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, +0x18, 0x9A, 0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, +0x00, 0x18, 0x7F, 0xE1, 0x2E, 0x6B, 0x6B, 0xEB, +0x4C, 0xEB, 0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, +0x05, 0x6F, 0x6D, 0xEF, 0x00, 0x18, 0x92, 0xE1, +0x91, 0x67, 0x80, 0x18, 0xC2, 0x0F, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xF2, 0x63, 0x1B, 0x62, 0x1A, 0xD1, 0x19, 0xD0, +0x88, 0xA4, 0x02, 0x6A, 0x30, 0xF0, 0x20, 0x68, +0x8C, 0xEA, 0x46, 0x32, 0x16, 0xD4, 0x17, 0xD2, +0x80, 0x18, 0xE3, 0x09, 0x80, 0x18, 0xE1, 0x0B, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF2, 0xBC, 0x9A, +0xA1, 0xF4, 0x18, 0x6C, 0x2F, 0xF5, 0x18, 0x48, +0x00, 0x18, 0x34, 0xE1, 0x20, 0xF6, 0x48, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF3, 0x5C, 0x9A, +0x38, 0x6C, 0x01, 0x69, 0x40, 0xEA, 0x16, 0x94, +0x00, 0x6D, 0x20, 0xF6, 0x4C, 0xD8, 0x2C, 0xEC, +0x00, 0x18, 0x5D, 0xD3, 0x16, 0xD2, 0x72, 0x2A, +0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF1, 0x00, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x28, 0xF1, 0x6C, 0xA2, +0x9D, 0x67, 0x87, 0xF6, 0x34, 0xC2, 0x01, 0x4B, +0x28, 0xF1, 0x6C, 0xC2, 0x67, 0x44, 0x51, 0x4B, +0x80, 0xA3, 0x28, 0xF1, 0x2E, 0xC2, 0x00, 0xF6, +0x2C, 0xC0, 0x87, 0xF6, 0x95, 0xC2, 0x00, 0x6C, +0xA4, 0x67, 0x80, 0x18, 0xFC, 0x0B, 0x30, 0xF0, +0x20, 0x6E, 0x30, 0xF0, 0x20, 0x6F, 0x04, 0x04, +0x0A, 0x05, 0xCF, 0xF0, 0x00, 0x4E, 0xCF, 0xF0, +0x08, 0x4F, 0x80, 0x18, 0x26, 0x0A, 0x30, 0xF0, +0x20, 0x6D, 0x05, 0x04, 0xEF, 0xF0, 0x00, 0x4D, +0x80, 0x18, 0x48, 0x0C, 0x80, 0x18, 0xEE, 0x08, +0x01, 0x6C, 0x80, 0x18, 0x86, 0x0B, 0x00, 0x6C, +0x80, 0x18, 0x1E, 0x09, 0x80, 0x18, 0xB4, 0x08, +0x80, 0x18, 0x2A, 0x0D, 0x17, 0x94, 0x80, 0x18, +0x40, 0x10, 0x00, 0x6C, 0x80, 0x18, 0x86, 0x0B, +0x30, 0xF0, 0x20, 0x6E, 0x30, 0xF0, 0x20, 0x6F, +0x04, 0x04, 0x0A, 0x05, 0xCF, 0xF0, 0x00, 0x4E, +0xCF, 0xF0, 0x08, 0x4F, 0x80, 0x18, 0xD0, 0x08, +0x30, 0xF0, 0x20, 0x6C, 0xEF, 0xF0, 0x00, 0x4C, +0x05, 0x05, 0x80, 0x18, 0x09, 0x0D, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x87, 0xF6, +0x74, 0xA2, 0x04, 0x73, 0x0A, 0x60, 0x00, 0x6B, +0x87, 0xF6, 0x75, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x58, 0x9A, 0x32, 0x6C, 0x40, 0xEA, +0xC9, 0x17, 0x17, 0x92, 0x04, 0x22, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0xEC, 0xD2, 0x00, 0x6C, +0x00, 0x18, 0xB7, 0xD2, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0xD8, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF4, 0xEC, 0x9A, 0x00, 0x6C, 0x08, 0x6D, +0x00, 0x18, 0x92, 0xE1, 0x1B, 0x97, 0x1A, 0x91, +0x19, 0x90, 0x00, 0x6A, 0x0E, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0xB5, 0xF4, 0x70, 0x9B, 0x54, 0x34, +0x01, 0x4A, 0x71, 0xE4, 0xA0, 0xA4, 0xF8, 0x6B, +0xAC, 0xEB, 0x60, 0xC4, 0xFF, 0x6B, 0x6C, 0xEA, +0x80, 0x72, 0xF1, 0x61, 0x80, 0x18, 0xF2, 0x07, +0x80, 0x18, 0xF8, 0x07, 0x80, 0x18, 0xD3, 0x1C, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0xD1, 0x08, 0xD0, 0x0A, 0xD4, +0x44, 0x67, 0x82, 0x10, 0x25, 0x73, 0x04, 0x60, +0x60, 0xA5, 0x60, 0xC2, 0x01, 0x4A, 0x7B, 0x10, +0x61, 0x85, 0x62, 0x73, 0x7D, 0x67, 0x20, 0x61, +0x62, 0x85, 0x78, 0x73, 0x03, 0x60, 0x58, 0x73, +0x7D, 0x67, 0x1A, 0x61, 0x82, 0x85, 0x60, 0xA6, +0x78, 0x6F, 0xEE, 0xEC, 0x10, 0xF0, 0x24, 0x6F, +0x72, 0x30, 0xF6, 0xF1, 0x14, 0x4F, 0xE1, 0xE0, +0x00, 0xA0, 0x01, 0x5C, 0x98, 0x67, 0x94, 0x34, +0x8D, 0xE8, 0x3D, 0x67, 0x00, 0xC1, 0x0F, 0x68, +0x6C, 0xE8, 0xFD, 0xE0, 0x60, 0xA7, 0x02, 0x4D, +0x8D, 0xEB, 0x61, 0xC1, 0x00, 0xF0, 0x02, 0x03, +0x81, 0x85, 0x77, 0x74, 0x26, 0x61, 0x82, 0x85, +0x78, 0x74, 0x02, 0x60, 0x58, 0x74, 0x21, 0x61, +0x80, 0xAE, 0x06, 0xD3, 0x07, 0xD4, 0x82, 0x85, +0x78, 0x74, 0xF8, 0x67, 0x01, 0x5F, 0x18, 0x67, +0x14, 0x30, 0x18, 0x65, 0x0C, 0x6C, 0x07, 0x97, +0x0F, 0x68, 0x10, 0xF0, 0x24, 0x69, 0xE7, 0xEC, +0x0C, 0xEF, 0xF6, 0xF1, 0x14, 0x49, 0x3D, 0xE7, +0xE0, 0xA7, 0x06, 0x90, 0x38, 0x67, 0x2D, 0xEF, +0xFC, 0x4C, 0xE0, 0xC0, 0x01, 0x48, 0xE4, 0x44, +0x06, 0xD0, 0xED, 0x2F, 0x04, 0x4B, 0x02, 0x4D, +0x25, 0x10, 0x81, 0x85, 0x78, 0x74, 0x02, 0x60, +0x58, 0x74, 0x20, 0x61, 0x81, 0x85, 0x20, 0x9E, +0x06, 0xD3, 0x78, 0x74, 0x98, 0x67, 0x01, 0x5C, +0xF8, 0x67, 0xF4, 0x37, 0x07, 0xD1, 0x1F, 0x65, +0x1C, 0x6C, 0x07, 0x97, 0x0F, 0x68, 0x10, 0xF0, +0x24, 0x69, 0xE6, 0xEC, 0x0C, 0xEF, 0xF6, 0xF1, +0x14, 0x49, 0x3D, 0xE7, 0xE0, 0xA7, 0x06, 0x91, +0x18, 0x67, 0x0D, 0xEF, 0xFC, 0x4C, 0xE0, 0xC1, +0x01, 0x49, 0xE4, 0x44, 0x06, 0xD1, 0xED, 0x2F, +0x08, 0x4B, 0x01, 0x4D, 0x9D, 0x67, 0x04, 0x10, +0xE0, 0xA4, 0x01, 0x4C, 0xE0, 0xC2, 0x01, 0x4A, +0x63, 0xEC, 0xFA, 0x61, 0x04, 0x4E, 0x01, 0x4D, +0x60, 0x85, 0x7F, 0xF7, 0x1B, 0x2B, 0x0A, 0x94, +0x01, 0x24, 0x60, 0xC2, 0x0A, 0x97, 0x09, 0x91, +0x08, 0x90, 0xEB, 0xE2, 0x05, 0x63, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0x01, 0x6B, 0x2F, 0xF5, +0x18, 0x4A, 0x6B, 0xEB, 0x00, 0xF6, 0x64, 0xC2, +0x00, 0xF6, 0x65, 0xC2, 0x00, 0xF6, 0x66, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD0, 0x60, 0xA4, 0x41, 0xA4, 0x82, 0xA4, +0x00, 0xF0, 0x12, 0x06, 0x00, 0xF0, 0x1E, 0x07, +0x00, 0x6D, 0xA0, 0xC6, 0x01, 0x4E, 0xA6, 0x67, +0xEE, 0xED, 0xFA, 0x2D, 0x01, 0x6E, 0xE4, 0x67, +0xCC, 0xEF, 0x1D, 0x27, 0x81, 0x5B, 0x1B, 0x61, +0x81, 0x5A, 0x19, 0x61, 0x5D, 0x67, 0xD2, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x87, 0xF1, 0x68, 0x9A, 0x9D, 0x67, 0xDD, 0x67, +0x73, 0xC4, 0x62, 0x34, 0x00, 0xF6, 0x62, 0x33, +0x76, 0xC6, 0x0D, 0x6B, 0x94, 0xC6, 0x70, 0xC6, +0x82, 0x34, 0x05, 0x6B, 0x95, 0xC6, 0x6F, 0xCE, +0x87, 0xF1, 0xA8, 0xDA, 0xA0, 0x10, 0x02, 0x6E, +0xA4, 0x67, 0xCC, 0xED, 0x44, 0x25, 0xFD, 0x67, +0x81, 0x5B, 0xD2, 0xC7, 0x18, 0x60, 0x43, 0xF5, +0xA4, 0x43, 0x30, 0xF0, 0x20, 0x6C, 0xC3, 0xF4, +0x04, 0x4B, 0xC0, 0xF1, 0x08, 0x4C, 0x64, 0x33, +0xA4, 0x35, 0x95, 0xE5, 0x91, 0xE3, 0x62, 0xAC, +0xC2, 0xAD, 0x75, 0xC7, 0x62, 0x33, 0xD3, 0xC7, +0x76, 0xC7, 0xC2, 0x36, 0x00, 0x6B, 0x62, 0xCD, +0xD4, 0xC7, 0x62, 0xCC, 0x04, 0x10, 0x16, 0x6B, +0x6B, 0xEB, 0x1D, 0x67, 0x73, 0xC0, 0x81, 0x5A, +0x19, 0x60, 0x43, 0xF5, 0x84, 0x42, 0x30, 0xF0, +0x20, 0x6B, 0xC3, 0xF4, 0x04, 0x4A, 0xC0, 0xF1, +0x08, 0x4B, 0x44, 0x32, 0x84, 0x34, 0x71, 0xE4, +0x6D, 0xE2, 0x42, 0xAB, 0xA2, 0xAC, 0xDD, 0x67, +0x59, 0xC6, 0x42, 0x32, 0xB7, 0xC6, 0x5A, 0xC6, +0xA2, 0x35, 0x00, 0x6A, 0x42, 0xCC, 0xB8, 0xC6, +0x42, 0xCB, 0x04, 0x10, 0x16, 0x6A, 0x4B, 0xEA, +0xFD, 0x67, 0x57, 0xC7, 0x0D, 0x6A, 0x1D, 0x67, +0x50, 0xC0, 0x09, 0x6A, 0x52, 0x10, 0x53, 0x2C, +0x81, 0x5B, 0x22, 0x60, 0xBD, 0x67, 0x72, 0xC5, +0xC3, 0xF3, 0xC4, 0x43, 0x30, 0xF0, 0x20, 0x6D, +0xC0, 0xF1, 0x08, 0x4D, 0xC4, 0x36, 0xB9, 0xE6, +0xE0, 0xAE, 0x1D, 0x67, 0xF3, 0xC0, 0xE2, 0x37, +0xF4, 0xC0, 0x43, 0xF4, 0xE4, 0x43, 0xE4, 0x37, +0xB5, 0xE7, 0xE0, 0xAD, 0x74, 0x33, 0xF5, 0xC0, +0xE2, 0x37, 0xF6, 0xC0, 0x10, 0xF0, 0x24, 0x6F, +0xB5, 0xF4, 0xF4, 0x9F, 0xED, 0xE3, 0x60, 0xA3, +0x80, 0xCE, 0x80, 0xCD, 0x77, 0xC0, 0x02, 0x10, +0x9D, 0x67, 0x72, 0xC4, 0x81, 0x5A, 0x23, 0x60, +0xC3, 0xF3, 0x84, 0x42, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x84, 0x34, 0x71, 0xE4, +0xBD, 0x67, 0x58, 0xC5, 0xA0, 0xAC, 0xDD, 0x67, +0xB9, 0xC6, 0xA2, 0x35, 0xBA, 0xC6, 0x43, 0xF4, +0xA4, 0x42, 0xA4, 0x35, 0x6D, 0xE5, 0xA0, 0xAB, +0x54, 0x32, 0xBB, 0xC6, 0xA2, 0x35, 0xBC, 0xC6, +0x10, 0xF0, 0x24, 0x6D, 0xB5, 0xF4, 0xB4, 0x9D, +0xA9, 0xE2, 0x40, 0xA2, 0x5D, 0xC6, 0x00, 0x6A, +0x40, 0xCC, 0x40, 0xCB, 0x02, 0x10, 0xFD, 0x67, +0x58, 0xC7, 0x04, 0x6A, 0x1D, 0x67, 0x50, 0xC0, +0x0C, 0x6A, 0x4F, 0xC8, 0x04, 0x10, 0x7D, 0x67, +0x04, 0x6A, 0x50, 0xC3, 0xAF, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x09, 0x97, 0x08, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC5, 0xF6, 0x71, 0xC2, 0x61, 0xA4, +0x65, 0xF4, 0x6A, 0xC2, 0x62, 0xA4, 0xC5, 0xF6, +0x70, 0xC2, 0xA3, 0xA4, 0x0F, 0x6B, 0xAC, 0xEB, +0xC5, 0xF6, 0x74, 0xC2, 0x63, 0xA4, 0x72, 0x33, +0xC5, 0xF6, 0x75, 0xC2, 0x80, 0x18, 0xBA, 0x21, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x68, 0xA4, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC5, 0xF6, +0x71, 0xC2, 0x69, 0xA4, 0x65, 0xF4, 0x6A, 0xC2, +0x6A, 0xA4, 0xC5, 0xF6, 0x70, 0xC2, 0xAB, 0xA4, +0x0F, 0x6B, 0xAC, 0xEB, 0xC5, 0xF6, 0x74, 0xC2, +0x6B, 0xA4, 0x72, 0x33, 0xC5, 0xF6, 0x75, 0xC2, +0x80, 0x18, 0xBA, 0x21, 0x05, 0x97, 0x00, 0x6A, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x0F, 0x72, 0x08, 0x60, +0x11, 0x72, 0x0A, 0x60, 0x0E, 0x72, 0x0C, 0x61, +0x85, 0x67, 0x80, 0x18, 0x66, 0x10, 0x14, 0x10, +0x85, 0x67, 0x80, 0x18, 0x5F, 0x09, 0x10, 0x10, +0x85, 0x67, 0x80, 0x18, 0x9A, 0x11, 0x0C, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x78, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x55, 0xF2, 0x80, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0xFF, 0x6A, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF8, 0x63, 0x0F, 0x62, 0x0E, 0xD1, 0x0D, 0xD0, +0x00, 0x6A, 0x10, 0xD4, 0x01, 0x68, 0x62, 0x67, +0xA0, 0xA4, 0x0E, 0x25, 0xFF, 0x6D, 0x01, 0x4B, +0xAC, 0xEB, 0x01, 0x4A, 0x0B, 0x73, 0xAC, 0xEA, +0x03, 0x61, 0x01, 0x48, 0xAC, 0xE8, 0x00, 0x6B, +0x37, 0x72, 0x01, 0x4C, 0xF1, 0x61, 0x37, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xE5, 0xF2, 0x97, 0xA3, 0x0F, 0x5C, 0x01, 0x4C, +0x01, 0x61, 0x00, 0x6C, 0xE5, 0xF2, 0x97, 0xC3, +0x30, 0xF0, 0x20, 0x6B, 0xA5, 0xF4, 0x7F, 0xA3, +0x0B, 0x6D, 0x2F, 0x40, 0x70, 0x33, 0x0A, 0xD3, +0x0A, 0x94, 0xFF, 0x6B, 0x6C, 0xE9, 0x6C, 0xEC, +0x0A, 0xD4, 0x01, 0x6C, 0x13, 0xE4, 0xB8, 0xEC, +0x12, 0xEC, 0x91, 0xE2, 0x6C, 0xEC, 0x09, 0xD4, +0x00, 0x6A, 0x01, 0x4C, 0x0B, 0xD4, 0x08, 0xD2, +0x3C, 0x10, 0x08, 0x94, 0x0B, 0x6B, 0x0A, 0x95, +0x78, 0xEC, 0x9D, 0x67, 0x12, 0xEB, 0x4C, 0xEB, +0x0F, 0x6A, 0x2C, 0xEA, 0xAD, 0xEA, 0x08, 0x95, +0x52, 0xC4, 0x4F, 0x40, 0xAE, 0xEA, 0x07, 0x22, +0x10, 0x92, 0x00, 0xF0, 0x1E, 0x04, 0x6D, 0xE2, +0x00, 0xF0, 0x13, 0x02, 0x0F, 0x10, 0x10, 0x94, +0x09, 0x95, 0x00, 0xF0, 0x13, 0x02, 0x6D, 0xE4, +0xB1, 0xE2, 0x04, 0x10, 0xA0, 0xA3, 0x01, 0x4B, +0xA0, 0xC2, 0x01, 0x4A, 0x8A, 0xEA, 0xFA, 0x61, +0x0B, 0x92, 0x07, 0x10, 0xA0, 0xA3, 0x01, 0x4B, +0xA0, 0xC2, 0x01, 0x4A, 0x8A, 0xEA, 0xFA, 0x61, +0x0C, 0x6A, 0x9D, 0x67, 0x00, 0x6B, 0x4F, 0xCC, +0x70, 0xC4, 0x05, 0x95, 0x04, 0x94, 0x06, 0x96, +0x07, 0x97, 0xFF, 0x49, 0x80, 0x18, 0x6D, 0x08, +0x08, 0x95, 0xFF, 0x6A, 0x4C, 0xE9, 0x01, 0x4D, +0x08, 0xD5, 0x08, 0x93, 0xFF, 0x6A, 0x4C, 0xEB, +0x03, 0xEB, 0xBF, 0x61, 0x0F, 0x97, 0x0E, 0x91, +0x0D, 0x90, 0x08, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xC5, 0xF4, 0x40, 0xAA, 0x07, 0xD5, +0x08, 0xD6, 0x01, 0x72, 0x09, 0xD7, 0x06, 0xD4, +0x0C, 0x61, 0x30, 0xF0, 0x21, 0x68, 0x06, 0x95, +0x90, 0xF3, 0x08, 0x48, 0x90, 0x67, 0x07, 0x06, +0x80, 0x18, 0xCC, 0x10, 0x90, 0x67, 0x80, 0x18, +0xBC, 0x11, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xE5, 0xF2, 0x73, 0xC2, 0xA1, 0xA4, +0x03, 0x73, 0xE5, 0xF2, 0xB4, 0xC2, 0x1C, 0x61, +0x62, 0xA4, 0xE5, 0xF2, 0x70, 0xC2, 0x63, 0xA4, +0xE5, 0xF2, 0x71, 0xC2, 0x64, 0xA4, 0x65, 0xF4, +0x80, 0x9A, 0xE5, 0xF2, 0x72, 0xC2, 0x04, 0xF0, +0x00, 0x6B, 0x8C, 0xEB, 0x29, 0x23, 0xE5, 0xF2, +0xB0, 0xA2, 0xE5, 0xF2, 0xD1, 0xA2, 0xE5, 0xF2, +0xF2, 0xA2, 0x10, 0xF0, 0x24, 0x6C, 0x16, 0xF2, +0x08, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x1C, 0x10, +0x02, 0x73, 0x1A, 0x61, 0x62, 0xA4, 0xE5, 0xF2, +0x70, 0xC2, 0x63, 0xA4, 0x65, 0xF4, 0x80, 0x9A, +0xE5, 0xF2, 0x71, 0xC2, 0x01, 0x6B, 0x6B, 0xEB, +0xE5, 0xF2, 0x72, 0xC2, 0x04, 0xF0, 0x00, 0x6B, +0x8C, 0xEB, 0x0A, 0x23, 0xE5, 0xF2, 0xB0, 0xA2, +0xE5, 0xF2, 0xD1, 0xA2, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF2, 0x18, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x30, 0xF0, 0x20, 0x6A, 0x05, 0x97, 0xC0, 0xF1, +0x08, 0x4A, 0x01, 0x6B, 0xE5, 0xF2, 0x76, 0xC2, +0x00, 0x6B, 0xE5, 0xF2, 0x75, 0xC2, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF3, 0x63, 0x19, 0x62, +0x18, 0xD1, 0x17, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, +0x14, 0xD2, 0x40, 0xF0, 0x06, 0x03, 0x20, 0xF0, +0x1A, 0x02, 0x00, 0x6C, 0x80, 0xC2, 0x01, 0x4A, +0x6A, 0xEA, 0xFB, 0x61, 0x30, 0xF0, 0x21, 0x6B, +0x30, 0xF3, 0x1C, 0x4B, 0x00, 0x68, 0x12, 0xD3, +0x13, 0xD0, 0x65, 0x10, 0x12, 0x93, 0x20, 0xA3, +0xFF, 0x71, 0x0A, 0x61, 0x7D, 0x67, 0x09, 0xE3, +0x01, 0x6B, 0x6B, 0xEB, 0x20, 0xF0, 0x7A, 0xC2, +0x01, 0x48, 0xFF, 0x6A, 0x4C, 0xE8, 0x5B, 0x10, +0x52, 0x6A, 0x58, 0xE9, 0x30, 0xF0, 0x20, 0x6B, +0x0E, 0x04, 0x11, 0xE4, 0x60, 0xF2, 0x08, 0x4B, +0x22, 0xC4, 0x03, 0x6D, 0x04, 0x48, 0x12, 0xEA, +0x49, 0xE3, 0x76, 0xAA, 0x63, 0xC4, 0x63, 0xA2, +0x64, 0xC4, 0x20, 0xF0, 0x65, 0xA2, 0x6A, 0x33, +0xAC, 0xEB, 0x30, 0xF0, 0x20, 0x6D, 0x25, 0xF6, +0xA8, 0x9D, 0x65, 0xC4, 0xFF, 0x6C, 0x8C, 0xE8, +0x07, 0xF7, 0x01, 0x4C, 0xAC, 0xEC, 0x0A, 0x24, +0xD6, 0xAA, 0xE3, 0xA2, 0x10, 0xF0, 0x24, 0x6C, +0x56, 0xF2, 0x1C, 0x4C, 0xB1, 0x67, 0x04, 0xD3, +0x80, 0x18, 0xFE, 0x11, 0x14, 0x93, 0x02, 0x6A, +0x4E, 0xEB, 0x21, 0x2B, 0x30, 0xF0, 0x20, 0x6A, +0x2C, 0x34, 0x2F, 0xF7, 0x1C, 0x4A, 0x89, 0xE2, +0xA3, 0xAA, 0x0E, 0x04, 0x11, 0xE4, 0xA2, 0xC4, +0xA3, 0xAA, 0x02, 0x48, 0xA2, 0x35, 0xA3, 0xC4, +0x63, 0xCA, 0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, +0x68, 0x9B, 0xFF, 0x6A, 0x4C, 0xE8, 0x07, 0xF7, +0x01, 0x4A, 0x6C, 0xEA, 0x08, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x96, 0xF2, 0x00, 0x4C, 0xB1, 0x67, +0x00, 0x6E, 0x80, 0x18, 0xFE, 0x11, 0x13, 0x93, +0xFF, 0x6A, 0x01, 0x4B, 0x4C, 0xEB, 0x12, 0x92, +0x13, 0xD3, 0x01, 0x4A, 0x12, 0xD2, 0x13, 0x93, +0x14, 0x92, 0x43, 0xEB, 0x97, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0x08, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x28, 0x22, 0x7D, 0x67, +0x20, 0xF0, 0x5D, 0xA3, 0x20, 0xF0, 0xBA, 0xA3, +0x20, 0xF0, 0xDB, 0xA3, 0x20, 0xF0, 0xFC, 0xA3, +0x04, 0xD2, 0x20, 0xF0, 0x5E, 0xA3, 0x10, 0xF0, +0x24, 0x6C, 0x96, 0xF2, 0x18, 0x4C, 0x05, 0xD2, +0x20, 0xF0, 0x5F, 0xA3, 0x06, 0xD2, 0x40, 0xF0, +0x40, 0xA3, 0x07, 0xD2, 0x40, 0xF0, 0x41, 0xA3, +0x08, 0xD2, 0x40, 0xF0, 0x42, 0xA3, 0x09, 0xD2, +0x40, 0xF0, 0x43, 0xA3, 0x0A, 0xD2, 0x40, 0xF0, +0x44, 0xA3, 0x0B, 0xD2, 0x40, 0xF0, 0x45, 0xA3, +0x0C, 0xD2, 0x80, 0x18, 0xFE, 0x11, 0x7D, 0x67, +0x2C, 0x6A, 0x40, 0xF0, 0x06, 0xCB, 0x20, 0xF0, +0x58, 0xC3, 0x11, 0x97, 0x0E, 0x94, 0x0F, 0x95, +0x10, 0x96, 0x80, 0x18, 0x6D, 0x08, 0x19, 0x97, +0x18, 0x91, 0x17, 0x90, 0x0D, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x43, 0xA4, 0x62, 0xA4, 0xC0, 0xA4, 0x40, 0x32, +0x40, 0x32, 0x60, 0x33, 0x4D, 0xE3, 0x41, 0xA4, +0x0F, 0x6D, 0xCC, 0xED, 0x4D, 0xE3, 0x44, 0xA4, +0xD2, 0x36, 0x01, 0x5E, 0x00, 0xF6, 0x40, 0x32, +0x49, 0xE3, 0x08, 0xD2, 0xB4, 0x32, 0x06, 0xD2, +0x06, 0x93, 0xFF, 0x6A, 0x4C, 0xEB, 0x06, 0xD3, +0x03, 0x6A, 0x78, 0x67, 0x6F, 0xE2, 0x07, 0xD3, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0xE7, 0xF7, 0x1D, 0x4A, 0x6C, 0xEA, 0x07, 0x22, +0x08, 0x97, 0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF2, +0x14, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x80, 0x18, +0x16, 0x11, 0x00, 0x68, 0x06, 0x91, 0x4A, 0x10, +0x08, 0x93, 0x01, 0x6A, 0x44, 0xE9, 0x6C, 0xEA, +0x1A, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0x30, 0xF0, 0x20, 0x6B, 0x49, 0xE0, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF6, 0x24, 0xC2, +0x01, 0x48, 0xFF, 0x6A, 0x4C, 0xE8, 0x07, 0xF7, +0x01, 0x4A, 0x6C, 0xEA, 0x08, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0xF6, 0xF2, 0x1C, 0x4C, 0xB0, 0x67, +0xD1, 0x67, 0x80, 0x18, 0xFE, 0x11, 0x07, 0x92, +0x4A, 0xE8, 0x04, 0x60, 0x06, 0x92, 0x1F, 0x4A, +0x2E, 0xEA, 0x21, 0x2A, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x08, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x12, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0x00, 0xF6, 0xC4, 0xA2, +0x00, 0xF6, 0xE5, 0xA2, 0x00, 0xF6, 0x46, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x16, 0xF3, 0x1C, 0x4C, +0xB0, 0x67, 0x04, 0xD2, 0x80, 0x18, 0xFE, 0x11, +0x0D, 0x20, 0x07, 0x94, 0x00, 0x68, 0x80, 0x18, +0x37, 0x12, 0x80, 0x18, 0x16, 0x11, 0x01, 0x49, +0xFF, 0x6A, 0x4C, 0xE9, 0x06, 0x92, 0x20, 0x4A, +0x42, 0xE9, 0xB2, 0x61, 0x0D, 0x97, 0x0C, 0x91, +0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF6, 0x63, 0x13, 0x62, 0x12, 0xD1, 0x11, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xFF, 0x6A, 0x8C, 0xEA, +0x34, 0xF6, 0x90, 0x9B, 0x34, 0xF6, 0x10, 0x4B, +0x08, 0x72, 0x04, 0xD4, 0x81, 0x9B, 0x68, 0xA3, +0x05, 0xD4, 0x9D, 0x67, 0x78, 0xC4, 0x10, 0xF0, +0x24, 0x6B, 0x34, 0xF6, 0x84, 0x9B, 0x34, 0xF6, +0x04, 0x4B, 0x07, 0xD4, 0x81, 0x9B, 0x68, 0xA3, +0x08, 0xD4, 0x9D, 0x67, 0x20, 0xF0, 0x64, 0xC4, +0x37, 0x61, 0x20, 0xF0, 0x05, 0x02, 0x07, 0x00, +0x04, 0x01, 0x0E, 0xD2, 0x40, 0xA0, 0x0B, 0x5A, +0x01, 0x61, 0x0A, 0x6A, 0xFF, 0x6B, 0x4C, 0xEB, +0x9D, 0x67, 0x42, 0x43, 0x5B, 0xCC, 0x0E, 0x6A, +0x20, 0xF0, 0x48, 0xC4, 0x08, 0x6A, 0x20, 0xF0, +0x4A, 0xC4, 0x40, 0xA1, 0x20, 0xF0, 0x4B, 0xC4, +0x00, 0x6A, 0x0E, 0x10, 0x9D, 0x67, 0x55, 0xE4, +0xC0, 0xA1, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x91, 0xE2, 0xD1, 0xE4, 0x45, 0xF2, +0x88, 0xA4, 0x01, 0x4A, 0x20, 0xF0, 0x8C, 0xC5, +0xFF, 0x6C, 0x4C, 0xEC, 0x63, 0xEC, 0xEE, 0x61, +0x0A, 0x94, 0x0B, 0x95, 0x0C, 0x96, 0x0D, 0x97, +0x01, 0x48, 0x01, 0x49, 0x80, 0x18, 0x6D, 0x08, +0x0E, 0x92, 0x4A, 0xE8, 0xCF, 0x61, 0x38, 0x10, +0x09, 0x72, 0x36, 0x61, 0x20, 0xF0, 0x05, 0x04, +0x07, 0x00, 0x04, 0x01, 0x0F, 0xD4, 0x40, 0xA0, +0x0B, 0x5A, 0x01, 0x61, 0x0A, 0x6A, 0xFF, 0x6B, +0x4C, 0xEB, 0x9D, 0x67, 0x42, 0x43, 0x5B, 0xCC, +0x0E, 0x6A, 0x20, 0xF0, 0x48, 0xC4, 0x09, 0x6A, +0x20, 0xF0, 0x4A, 0xC4, 0x40, 0xA1, 0x20, 0xF0, +0x4B, 0xC4, 0x00, 0x6A, 0x0E, 0x10, 0x9D, 0x67, +0x55, 0xE4, 0xC0, 0xA1, 0x30, 0xF0, 0x20, 0x6C, +0xC0, 0xF1, 0x08, 0x4C, 0x91, 0xE2, 0xD1, 0xE4, +0x85, 0xF2, 0x9C, 0xA4, 0x01, 0x4A, 0x20, 0xF0, +0x8C, 0xC5, 0xFF, 0x6C, 0x4C, 0xEC, 0x63, 0xEC, +0xEE, 0x61, 0x0A, 0x94, 0x0B, 0x95, 0x0C, 0x96, +0x0D, 0x97, 0x01, 0x48, 0x01, 0x49, 0x80, 0x18, +0x6D, 0x08, 0x0F, 0x92, 0x4A, 0xE8, 0xCF, 0x61, +0x13, 0x97, 0x12, 0x91, 0x11, 0x90, 0x0A, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x44, 0x67, 0x65, 0xA2, +0x02, 0x6D, 0x81, 0xA4, 0xAC, 0xEB, 0x03, 0x23, +0x80, 0x18, 0xDC, 0x12, 0x34, 0x10, 0x04, 0xA2, +0x22, 0xA2, 0x43, 0xA2, 0x10, 0x30, 0x08, 0x74, +0x4D, 0xE8, 0x0E, 0x61, 0x10, 0xF0, 0x24, 0x6C, +0x56, 0xF3, 0x04, 0x4C, 0x80, 0x18, 0xBC, 0x11, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x45, 0xE1, 0x45, 0xF2, 0x08, 0xC1, 0x1F, 0x10, +0x09, 0x74, 0x0E, 0x61, 0x10, 0xF0, 0x24, 0x6C, +0x76, 0xF3, 0x04, 0x4C, 0x80, 0x18, 0xBC, 0x11, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x45, 0xE1, 0x85, 0xF2, 0x1C, 0xC1, 0x0F, 0x10, +0x0A, 0x74, 0x0D, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF4, 0xF8, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x76, 0xF3, 0x14, 0x4C, 0xF9, 0x6D, 0x28, 0xF3, +0x01, 0x6E, 0x80, 0x18, 0xFE, 0x11, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x52, 0x6B, 0x78, 0xEC, 0x30, 0xF0, 0x20, 0x6E, +0x60, 0xF2, 0x08, 0x4E, 0xAC, 0xEA, 0x05, 0x6D, +0x12, 0xEB, 0x6D, 0xE6, 0xDD, 0x67, 0xAF, 0xCE, +0x0F, 0x6D, 0xB0, 0xC6, 0x92, 0xC6, 0x53, 0xC6, +0x20, 0xF0, 0x5D, 0xA3, 0x07, 0x97, 0x04, 0x94, +0x54, 0xC6, 0x20, 0xF0, 0x5E, 0xA3, 0x55, 0xC6, +0x20, 0xF0, 0x5F, 0xA3, 0x56, 0xC6, 0x05, 0x95, +0x06, 0x96, 0x80, 0x18, 0x6D, 0x08, 0x09, 0x97, +0x05, 0x63, 0x00, 0xEF, 0xF8, 0x63, 0x0F, 0x62, +0x0E, 0xD1, 0x0D, 0xD0, 0x14, 0x92, 0x15, 0x93, +0x16, 0x90, 0x0A, 0xD2, 0xFF, 0x6A, 0x1A, 0x65, +0xAC, 0xEA, 0x08, 0xD2, 0x58, 0x67, 0xCC, 0xEA, +0x17, 0x91, 0x1A, 0x65, 0x0A, 0x92, 0xFF, 0xF7, +0x1F, 0x6D, 0xAC, 0xEF, 0xAC, 0xEA, 0xAC, 0xEB, +0xAC, 0xE8, 0xAC, 0xE9, 0x30, 0xF0, 0x20, 0x6D, +0xC0, 0xF1, 0x08, 0x4D, 0x65, 0xF4, 0xC0, 0x9D, +0x0A, 0xD2, 0x8C, 0xEE, 0x30, 0x26, 0x65, 0xF4, +0x84, 0x9D, 0x05, 0x6A, 0x4E, 0xEC, 0x2B, 0x2C, +0xE5, 0xF2, 0x98, 0xAD, 0x01, 0x6A, 0x4E, 0xEC, +0x26, 0x2C, 0x9D, 0x67, 0x47, 0x44, 0x19, 0x4A, +0x40, 0xA2, 0xF4, 0xC4, 0xE2, 0x37, 0x52, 0xC4, +0x58, 0x67, 0x53, 0xC4, 0x47, 0x44, 0x21, 0x4A, +0x40, 0xA2, 0xF5, 0xC4, 0x56, 0xC4, 0x0A, 0x94, +0x82, 0x32, 0x9D, 0x67, 0x57, 0xC4, 0x02, 0x6A, +0x4B, 0xEA, 0x78, 0xC4, 0x1A, 0xC4, 0x3C, 0xC4, +0x50, 0xC4, 0x62, 0x33, 0x02, 0x30, 0x22, 0x31, +0x0C, 0x6A, 0x79, 0xC4, 0x1B, 0xC4, 0x3D, 0xC4, +0x4F, 0xCC, 0x05, 0x95, 0x04, 0x94, 0x06, 0x96, +0x07, 0x97, 0x80, 0x18, 0x6D, 0x08, 0x0F, 0x97, +0x0E, 0x91, 0x0D, 0x90, 0x08, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x20, 0xA4, 0x52, 0x68, 0x30, 0xF0, 0x20, 0x6A, +0x18, 0xE9, 0x60, 0xF2, 0x08, 0x4A, 0x21, 0x6B, +0x20, 0x6E, 0x6B, 0xEB, 0x12, 0xE8, 0x01, 0xE2, +0x20, 0xF0, 0x52, 0xA0, 0x04, 0xD2, 0x42, 0xA4, +0x20, 0xF0, 0xF5, 0xA0, 0x20, 0xF0, 0x52, 0xC0, +0xA3, 0xA4, 0xEC, 0xEB, 0x01, 0x6A, 0xCC, 0xED, +0xAD, 0xEB, 0x20, 0xF0, 0x75, 0xC0, 0xA3, 0xA4, +0xAC, 0xEA, 0x02, 0x6D, 0xAB, 0xED, 0x6C, 0xED, +0x4D, 0xED, 0x20, 0xF0, 0xB5, 0xC0, 0x43, 0xA4, +0x02, 0x6B, 0x6C, 0xEA, 0xFB, 0x4B, 0xAC, 0xEB, +0x4D, 0xEB, 0x20, 0xF0, 0x75, 0xC0, 0xA3, 0xA4, +0x40, 0x6A, 0x4C, 0xED, 0x80, 0x4A, 0xFF, 0x4A, +0x6C, 0xEA, 0xAD, 0xEA, 0x20, 0xF0, 0x55, 0xC0, +0x64, 0xA4, 0xCC, 0xEA, 0x40, 0xF0, 0x60, 0xC0, +0x0F, 0x22, 0x91, 0x67, 0x80, 0x18, 0xF4, 0x1C, +0x20, 0xF0, 0xC5, 0xA0, 0x03, 0x6A, 0x20, 0xF0, +0xB2, 0xA0, 0xCA, 0x36, 0x4C, 0xEE, 0xFF, 0x6A, +0x91, 0x67, 0x4C, 0xEE, 0x80, 0x18, 0x3E, 0x1C, +0x20, 0xF0, 0xF5, 0xA0, 0x20, 0xF0, 0xD2, 0xA0, +0x04, 0x95, 0x01, 0x6A, 0xF6, 0x37, 0x91, 0x67, +0x4C, 0xEF, 0x80, 0x18, 0x9F, 0x16, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x03, 0xA4, +0x44, 0xA4, 0xC0, 0xA4, 0x00, 0x30, 0x00, 0x30, +0x00, 0xF6, 0x40, 0x32, 0xA5, 0xA4, 0xE6, 0xA4, +0x0D, 0xEA, 0x01, 0xA4, 0x82, 0xA4, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xEA, 0x80, 0x34, 0xC0, 0xF1, +0x08, 0x4B, 0x8D, 0xEA, 0x65, 0xF4, 0x40, 0xDB, +0xE5, 0xF2, 0xD8, 0xC3, 0x0A, 0x26, 0x01, 0x6C, +0x4C, 0xEC, 0x07, 0x24, 0xE5, 0xF2, 0xB9, 0xC3, +0xE5, 0xF2, 0xFA, 0xC3, 0x02, 0x25, 0x80, 0x18, +0x4C, 0x1C, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x20, 0xA4, 0x52, 0x68, +0x62, 0xA4, 0x18, 0xE9, 0x08, 0x6A, 0x6C, 0xEA, +0x4E, 0x32, 0x06, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xF2, 0x08, 0x4A, 0x7E, 0x33, 0x7C, 0x33, +0x12, 0xE8, 0x01, 0xE2, 0x20, 0xF0, 0xA5, 0xA0, +0x7F, 0x6A, 0xAC, 0xEA, 0x6D, 0xEA, 0x20, 0xF0, +0x45, 0xC0, 0xA2, 0xA4, 0x40, 0x6B, 0x6C, 0xED, +0x80, 0x4B, 0xFF, 0x4B, 0x4C, 0xEB, 0xAD, 0xEB, +0x20, 0xF0, 0x65, 0xC0, 0xA1, 0xA4, 0x1F, 0x6A, +0xAC, 0xEA, 0x44, 0xC0, 0x41, 0xA4, 0x03, 0x6D, +0x07, 0xD2, 0xC2, 0xA4, 0x04, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xAC, 0xEE, 0xCD, 0xEA, 0x20, 0xF0, +0x45, 0xC0, 0x06, 0x93, 0x09, 0x2B, 0x62, 0xA4, +0x6C, 0xED, 0x0D, 0x6B, 0x6B, 0xEB, 0xA8, 0x35, +0x4C, 0xEB, 0xAD, 0xEB, 0x20, 0xF0, 0x65, 0xC0, +0x61, 0xA4, 0x20, 0xF0, 0xA6, 0xA0, 0x05, 0x6A, +0x7E, 0x33, 0x4B, 0xEA, 0x68, 0x33, 0xAC, 0xEA, +0x6D, 0xEA, 0x20, 0xF0, 0x46, 0xC0, 0x62, 0xA4, +0x20, 0xF0, 0xA5, 0xA0, 0x30, 0x6A, 0x4C, 0xEB, +0x9F, 0x4A, 0xAC, 0xEA, 0x6D, 0xEA, 0x20, 0xF0, +0x45, 0xC0, 0x10, 0xF0, 0x24, 0x6D, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF4, 0x5C, 0x9A, 0xD5, 0xF4, +0xA0, 0x9D, 0x2C, 0x33, 0x49, 0xE3, 0x03, 0x4C, +0xAD, 0xE3, 0xA0, 0xA4, 0x01, 0x4C, 0xA0, 0xC2, +0x01, 0x4A, 0x6A, 0xEA, 0xFA, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x0F, 0x22, 0x20, 0xF0, 0xC5, 0xA0, +0x44, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0xDA, 0x37, +0x04, 0xD2, 0x01, 0x6A, 0xB6, 0xF3, 0x00, 0x4C, +0xB1, 0x67, 0xDE, 0x36, 0x4C, 0xEF, 0x80, 0x18, +0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x16, 0x22, +0x20, 0xF0, 0x66, 0xA0, 0x20, 0xF0, 0xC5, 0xA0, +0x01, 0x6C, 0x6A, 0x33, 0x8C, 0xEB, 0x06, 0x97, +0x03, 0x6A, 0xCA, 0x35, 0x04, 0xD3, 0x10, 0xF0, +0x24, 0x6C, 0xD2, 0x33, 0x4C, 0xEB, 0xD6, 0xF3, +0x04, 0x4C, 0x4C, 0xED, 0x4C, 0xEE, 0x05, 0xD3, +0x80, 0x18, 0xFE, 0x11, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF4, 0x5C, 0x9A, 0x2C, 0x33, 0x49, 0xE3, +0x60, 0x9A, 0x30, 0xF0, 0x20, 0x6A, 0xCC, 0xF1, +0x56, 0xA2, 0x01, 0x72, 0x16, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF4, 0x44, 0x9A, 0x63, 0xEA, +0x10, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF4, +0x48, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF4, 0x6C, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF1, 0x4C, 0x9A, 0x60, 0xDA, +0xF0, 0x17, 0x20, 0xF0, 0x45, 0xA0, 0x03, 0x6B, +0x4A, 0x32, 0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCC, 0xF1, 0x74, 0xA3, 0x05, 0x73, 0x11, 0x61, +0x38, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF4, +0x48, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF4, 0x70, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF1, 0x4C, 0x9A, 0x60, 0xDA, +0xF0, 0x17, 0x06, 0x73, 0x12, 0x61, 0x02, 0x5A, +0x24, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF4, +0x48, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF4, 0x74, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF1, 0x4C, 0x9A, 0x60, 0xDA, +0xF0, 0x17, 0x07, 0x73, 0x12, 0x61, 0x03, 0x72, +0x10, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF4, +0x48, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF4, 0x78, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF1, 0x4C, 0x9A, 0x60, 0xDA, +0xF0, 0x17, 0x30, 0xF0, 0x20, 0x6A, 0xCC, 0xF1, +0x57, 0xA2, 0x02, 0x72, 0x16, 0x61, 0x20, 0xF0, +0x45, 0xA0, 0x03, 0x6B, 0x52, 0x32, 0x6C, 0xEA, +0x10, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xD5, 0xF4, +0x48, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xD5, 0xF4, 0x7C, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x95, 0xF1, 0x4C, 0x9A, 0x60, 0xDA, +0xF0, 0x17, 0x07, 0x93, 0x60, 0x6A, 0x91, 0x67, +0x6C, 0xEA, 0x56, 0x32, 0x06, 0xD2, 0x80, 0x18, +0x7D, 0x17, 0x06, 0x92, 0x10, 0x22, 0x06, 0x93, +0x20, 0xF0, 0xC5, 0xA0, 0x04, 0x6A, 0x6B, 0xE2, +0x09, 0x6D, 0xA4, 0xEA, 0xCA, 0x36, 0x03, 0x6A, +0x4C, 0xEE, 0xFF, 0x6A, 0x91, 0x67, 0x4C, 0xED, +0x4C, 0xEE, 0x80, 0x18, 0x3E, 0x1C, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0xC0, 0x4C, 0x4C, 0xEC, 0x0F, 0x5C, 0x27, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, 0xF4, 0xF5, +0x08, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x85, 0x67, 0x80, 0x18, 0xCB, 0x13, 0x1B, 0x10, +0x85, 0x67, 0x80, 0x18, 0x88, 0x13, 0x17, 0x10, +0x85, 0x67, 0x80, 0x18, 0x27, 0x13, 0x13, 0x10, +0x85, 0x67, 0x80, 0x18, 0x0D, 0x12, 0x0F, 0x10, +0x85, 0x67, 0x80, 0x18, 0xB6, 0x13, 0x0B, 0x10, +0x85, 0x67, 0x80, 0x18, 0x98, 0x12, 0x07, 0x10, +0x85, 0x67, 0x80, 0x18, 0x1D, 0x11, 0x03, 0x10, +0x85, 0x67, 0x80, 0x18, 0x8B, 0x11, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0xFF, 0x6B, 0x8C, 0xEB, 0x54, 0xF7, 0x80, 0x9A, +0xFE, 0x63, 0x54, 0xF7, 0x00, 0x4A, 0x00, 0xD4, +0x81, 0x9A, 0x44, 0xAA, 0x00, 0xF0, 0x0A, 0x05, +0x01, 0xD4, 0x9D, 0x67, 0x44, 0xCC, 0x40, 0xA4, +0x43, 0xEB, 0x05, 0x61, 0x01, 0x4B, 0x4B, 0xE3, +0xFF, 0x6B, 0x6C, 0xEA, 0x04, 0x10, 0x01, 0x4C, +0xAA, 0xEC, 0xF5, 0x61, 0x00, 0x6A, 0x02, 0x63, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x04, 0x67, 0x4C, 0xE8, +0xAC, 0xEA, 0x7F, 0x6B, 0x82, 0x67, 0x6C, 0xEC, +0x80, 0x18, 0x81, 0x14, 0x14, 0x6C, 0x98, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x40, 0x48, 0x0C, 0x30, +0x2F, 0xF5, 0x18, 0x4B, 0x6D, 0xE0, 0x12, 0xEA, +0x48, 0xC3, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, 0x05, 0x67, +0x30, 0xF0, 0x20, 0x69, 0x43, 0xF4, 0xA4, 0x42, +0xC0, 0xF1, 0x08, 0x49, 0xA4, 0x35, 0x06, 0x93, +0x35, 0xE5, 0xFF, 0xF7, 0x1F, 0x6C, 0x20, 0xAD, +0x8C, 0xEE, 0x8C, 0xEF, 0x8C, 0xEB, 0xD3, 0xE4, +0x22, 0xEC, 0x03, 0x61, 0x39, 0xE6, 0xC0, 0xCD, +0x03, 0x10, 0x01, 0x6C, 0x8B, 0xEC, 0x80, 0xCD, +0x30, 0xF0, 0x20, 0x6D, 0xC3, 0xF3, 0x84, 0x42, +0xC0, 0xF1, 0x08, 0x4D, 0x84, 0x34, 0xB1, 0xE4, +0xA0, 0xAC, 0xFF, 0xF7, 0x1F, 0x6E, 0xFB, 0xE6, +0xA2, 0xEE, 0x03, 0x61, 0xBD, 0xE7, 0xE0, 0xCC, +0x03, 0x10, 0x01, 0x6D, 0xAB, 0xED, 0xA0, 0xCC, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0x87, 0xF1, 0xA8, 0x9C, 0x6F, 0xEE, 0xA3, 0xEE, +0xAD, 0xE3, 0x02, 0x60, 0x01, 0x6B, 0x6B, 0xEB, +0x87, 0xF1, 0x68, 0xDC, 0x30, 0xF0, 0x20, 0x6C, +0xC3, 0xF4, 0x64, 0x42, 0xC0, 0xF1, 0x08, 0x4C, +0x64, 0x33, 0x07, 0x96, 0x8D, 0xE3, 0x82, 0xAB, +0xFF, 0xF7, 0x1F, 0x6D, 0xD7, 0xE5, 0x83, 0xED, +0x91, 0xE6, 0x02, 0x60, 0x01, 0x6C, 0x8B, 0xEC, +0x82, 0xCB, 0x43, 0xF5, 0x04, 0x4A, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x44, 0x32, +0x69, 0xE2, 0x62, 0xAA, 0xFF, 0xF7, 0x1F, 0x6C, +0x13, 0xE4, 0x63, 0xEC, 0x03, 0x61, 0x61, 0xE0, +0x02, 0xCA, 0x03, 0x10, 0x01, 0x6B, 0x6B, 0xEB, +0x62, 0xCA, 0x01, 0x91, 0x00, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF4, 0xA0, 0x9A, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xA5, 0xE5, 0xF2, +0xDB, 0xA2, 0x10, 0x6B, 0x8C, 0xEB, 0x02, 0x6C, +0x8B, 0xEC, 0x72, 0x33, 0xCC, 0xEC, 0x6D, 0xEC, +0xE5, 0xF2, 0x9B, 0xC2, 0xC0, 0xA5, 0x20, 0x6B, +0xCC, 0xEB, 0x77, 0x33, 0x68, 0x36, 0x05, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0xCD, 0xEB, 0xE5, 0xF2, +0x7B, 0xC2, 0xA0, 0xA5, 0x40, 0x6C, 0xAC, 0xEC, +0x9A, 0x34, 0x84, 0x35, 0x03, 0x6C, 0x8B, 0xEC, +0x6C, 0xEC, 0xAD, 0xEC, 0xE5, 0xF2, 0x9B, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xF8, 0x63, 0x0F, 0x62, +0x0E, 0xD1, 0x0D, 0xD0, 0xFF, 0x6A, 0x4C, 0xEE, +0x52, 0x68, 0x18, 0xEE, 0x30, 0xF0, 0x20, 0x6B, +0x60, 0xF2, 0x08, 0x4B, 0x4C, 0xEC, 0x4C, 0xEF, +0x4C, 0xED, 0x0A, 0xD6, 0x06, 0xD7, 0x12, 0xE8, +0x01, 0xE3, 0x7F, 0x6B, 0x6C, 0xEC, 0x1D, 0x2D, +0x0C, 0x5C, 0x05, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF0, 0x18, 0x4A, 0x1C, 0x10, 0x06, 0x93, +0xF4, 0x4C, 0x4C, 0xEC, 0x08, 0x2B, 0x03, 0x6A, +0x58, 0xEC, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF2, +0x10, 0x4A, 0x12, 0xEC, 0x36, 0x10, 0xE0, 0x4C, +0x4C, 0xEC, 0x03, 0x6A, 0x58, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0x6F, 0xF2, 0x14, 0x4A, 0x12, 0xEC, +0x2C, 0x10, 0x0C, 0x5C, 0x15, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x0F, 0xF1, 0x04, 0x4A, 0x91, 0xE2, +0x30, 0xF0, 0x20, 0x6A, 0x80, 0xA4, 0x4E, 0xF5, +0x58, 0x9A, 0x0A, 0x95, 0x06, 0x96, 0x40, 0xEA, +0x20, 0xF0, 0x86, 0xA0, 0x19, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x20, 0xF0, 0x66, 0xC0, 0xB5, 0x10, +0x06, 0x93, 0xF4, 0x4C, 0x4C, 0xEC, 0x08, 0x2B, +0x03, 0x6A, 0x58, 0xEC, 0x30, 0xF0, 0x20, 0x6A, +0x6F, 0xF3, 0x14, 0x4A, 0x12, 0xEC, 0x09, 0x10, +0xE0, 0x4C, 0x4C, 0xEC, 0x03, 0x6A, 0x58, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF3, 0x18, 0x4A, +0x12, 0xEC, 0x91, 0xE2, 0x01, 0x6A, 0x4B, 0xEA, +0x7D, 0x67, 0x09, 0xD4, 0x00, 0x6C, 0x50, 0xC3, +0x51, 0xC3, 0x52, 0xC3, 0x07, 0xD4, 0x24, 0x67, +0x08, 0xD4, 0x0B, 0xD0, 0x09, 0x96, 0x00, 0xA6, +0x2C, 0x70, 0x04, 0x61, 0x06, 0x92, 0x2C, 0x68, +0x01, 0x2A, 0x0C, 0x68, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF5, 0x58, 0x9A, 0x0A, 0x95, 0x06, 0x96, +0x90, 0x67, 0x01, 0x49, 0x40, 0xEA, 0xFF, 0x72, +0xFF, 0x6B, 0x6C, 0xE9, 0x07, 0x61, 0x46, 0x70, +0x11, 0x60, 0x08, 0x94, 0x91, 0xE1, 0x6C, 0xEC, +0x08, 0xD4, 0x07, 0x10, 0x07, 0x96, 0xBD, 0x67, +0xD1, 0xE5, 0x01, 0x4E, 0x6C, 0xEE, 0x50, 0xC4, +0x07, 0xD6, 0x09, 0x92, 0x03, 0x71, 0x01, 0x4A, +0x09, 0xD2, 0xD8, 0x61, 0x07, 0x92, 0x0B, 0x90, +0x03, 0x6C, 0xFF, 0x4A, 0x8C, 0xEA, 0x20, 0xF0, +0xA6, 0xA0, 0x4C, 0x33, 0x19, 0x6A, 0x4B, 0xEA, +0xAC, 0xEA, 0x6D, 0xEA, 0x20, 0xF0, 0x46, 0xC0, +0x08, 0x93, 0xFF, 0x6A, 0x06, 0x5B, 0x59, 0x60, +0x20, 0xF0, 0x67, 0xA0, 0x02, 0x6A, 0x76, 0x33, +0x8C, 0xEB, 0x20, 0xF0, 0x95, 0xA0, 0x8C, 0xEA, +0x18, 0x22, 0x06, 0x94, 0x05, 0x24, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x1C, 0x4A, 0x04, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x14, 0x4A, +0xAF, 0x43, 0x01, 0x6C, 0xA3, 0xEC, 0x09, 0x61, +0xDD, 0x67, 0xB1, 0xA6, 0x40, 0x9A, 0x84, 0xED, +0x4C, 0xEC, 0x03, 0x24, 0x50, 0xA6, 0xB0, 0xC6, +0x51, 0xC6, 0x20, 0xF0, 0x95, 0xA0, 0x40, 0x6A, +0x8C, 0xEA, 0x19, 0x22, 0x06, 0x92, 0x05, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF5, 0x0C, 0x4A, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF5, +0x04, 0x4A, 0xFF, 0x4B, 0x01, 0x6C, 0x63, 0xEC, +0x0A, 0x61, 0xBD, 0x67, 0x71, 0xA5, 0x40, 0x9A, +0x84, 0xEB, 0x4C, 0xEC, 0x04, 0x24, 0x01, 0x6A, +0x4B, 0xEA, 0x70, 0xC5, 0x51, 0xC5, 0xDD, 0x67, +0x71, 0xA6, 0xFF, 0x73, 0x05, 0x60, 0x52, 0xA6, +0xFF, 0x72, 0x02, 0x60, 0x66, 0xC0, 0x0E, 0x10, +0x7D, 0x67, 0x51, 0xA3, 0xFF, 0x72, 0x03, 0x60, +0x72, 0xA3, 0xFF, 0x73, 0x07, 0x60, 0x9D, 0x67, +0x51, 0xA4, 0xFF, 0x72, 0x04, 0x61, 0x52, 0xA4, +0xFF, 0x72, 0x01, 0x60, 0x45, 0xC0, 0xBD, 0x67, +0x50, 0xA5, 0x0F, 0x97, 0x0E, 0x91, 0x0D, 0x90, +0x08, 0x63, 0x00, 0xEF, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x4C, 0xEE, 0x52, 0x6A, 0x58, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0xFF, 0xF7, +0x1F, 0x6B, 0x6C, 0xED, 0x0F, 0xD7, 0x04, 0xD5, +0x05, 0xD6, 0x12, 0xEC, 0x89, 0xE2, 0x86, 0x67, +0x06, 0xD2, 0x62, 0xF5, 0x1C, 0x4C, 0x30, 0xF0, +0x20, 0x6A, 0x84, 0x34, 0xC0, 0xF1, 0x08, 0x4A, +0x49, 0xE4, 0x05, 0xAA, 0x03, 0xED, 0x0B, 0xE5, +0x02, 0x60, 0x04, 0x94, 0x8B, 0xE0, 0x6C, 0xEA, +0xFF, 0x4A, 0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEA, +0x07, 0x5A, 0x1B, 0x60, 0x04, 0x92, 0x03, 0xEA, +0x0C, 0x60, 0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x62, 0xF5, 0x1C, 0x4B, +0x64, 0x33, 0x49, 0xE3, 0x65, 0xAA, 0xFF, 0x4B, +0x1A, 0x10, 0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x62, 0xF5, 0x1C, 0x4B, +0x64, 0x33, 0x49, 0xE3, 0x65, 0xAA, 0x01, 0x4B, +0x0E, 0x10, 0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x62, 0xF5, 0x1C, 0x4B, +0x64, 0x33, 0x04, 0x94, 0x49, 0xE3, 0x0C, 0x33, +0x0F, 0xE3, 0x8D, 0xE3, 0x6F, 0x33, 0x65, 0xCA, +0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x62, 0xF5, 0x1C, 0x4B, 0x64, 0x33, +0x4D, 0xE3, 0x65, 0xAB, 0x65, 0xF4, 0x40, 0x9A, +0x07, 0xD3, 0x02, 0x6B, 0x6C, 0xEA, 0x09, 0x22, +0x07, 0x95, 0x04, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF3, 0x10, 0x4C, 0xF0, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x04, 0x92, 0x43, 0xE8, 0x17, 0x61, +0x06, 0x94, 0x43, 0xE0, 0xFF, 0xF7, 0x1F, 0x6A, +0x20, 0xF0, 0x64, 0xA4, 0x4C, 0xE8, 0x0F, 0x6C, +0x6E, 0x32, 0x8C, 0xEA, 0x44, 0x32, 0x01, 0x6D, +0xAD, 0xEA, 0x8C, 0xEA, 0x80, 0x4C, 0xF8, 0x4C, +0x4C, 0x32, 0x6C, 0xEC, 0x4D, 0xEC, 0x06, 0x92, +0x20, 0xF0, 0x84, 0xC2, 0x15, 0x10, 0x04, 0x93, +0x06, 0x94, 0xFF, 0xF7, 0x1F, 0x6A, 0x03, 0xE3, +0x20, 0xF0, 0x64, 0xA4, 0x4C, 0xE8, 0x0F, 0x6C, +0x6E, 0x32, 0x8C, 0xEA, 0x44, 0x32, 0x8C, 0xEA, +0x4C, 0x34, 0x79, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x06, 0x93, 0x8D, 0xEA, 0x20, 0xF0, 0x44, 0xC3, +0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0x06, 0x94, +0xC2, 0xF5, 0x10, 0x4B, 0x64, 0x33, 0xC0, 0xF1, +0x08, 0x4A, 0x49, 0xE3, 0x25, 0xAA, 0x20, 0xF0, +0x44, 0xA4, 0x03, 0x6B, 0x4E, 0x32, 0x6C, 0xEA, +0xFF, 0x4A, 0x02, 0x5A, 0x03, 0x61, 0x03, 0x58, +0x08, 0x61, 0x3E, 0x10, 0x09, 0x58, 0x09, 0x6A, +0x01, 0x60, 0x50, 0x67, 0xFF, 0xF7, 0x1F, 0x68, +0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x65, 0xF4, 0x60, 0x9A, 0x02, 0x6C, +0x8C, 0xEB, 0x10, 0x23, 0x06, 0x93, 0x49, 0xE0, +0x45, 0xF4, 0xF2, 0xA2, 0x20, 0xF0, 0xA4, 0xA3, +0x10, 0xF0, 0x24, 0x6C, 0x0F, 0x6B, 0xAE, 0x35, +0x16, 0xF4, 0x08, 0x4C, 0x6C, 0xED, 0xD0, 0x67, +0x80, 0x18, 0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x41, 0xE0, 0x45, 0xF4, +0x52, 0xA0, 0xFF, 0xF7, 0x1F, 0x6B, 0x49, 0xE1, +0x6C, 0xEA, 0x0A, 0x5A, 0x00, 0x69, 0x06, 0x61, +0x28, 0x42, 0xFE, 0x49, 0x6C, 0xE9, 0x1F, 0x59, +0x01, 0x61, 0x1E, 0x69, 0x05, 0x93, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC2, 0xF5, +0x10, 0x4B, 0x64, 0x33, 0x49, 0xE3, 0x25, 0xCA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x65, 0xF4, 0x60, 0x9A, 0x02, 0x6C, 0x8C, 0xEB, +0x0D, 0x23, 0x05, 0x93, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF4, 0x00, 0x4C, 0xC2, 0xF5, 0x10, 0x4B, +0x64, 0x33, 0x49, 0xE3, 0xA5, 0xAA, 0xD1, 0x67, +0x80, 0x18, 0xFE, 0x11, 0x07, 0x92, 0x11, 0x67, +0x0B, 0x5A, 0x10, 0x61, 0x15, 0x59, 0x01, 0x6A, +0x06, 0x60, 0x0B, 0x59, 0x58, 0x67, 0x01, 0x5A, +0x58, 0x67, 0x03, 0x6B, 0x4B, 0xE3, 0x07, 0x90, +0xF6, 0x48, 0x07, 0xEA, 0x01, 0xE1, 0xFF, 0xF7, +0x1F, 0x6A, 0x4C, 0xE8, 0x28, 0x58, 0x01, 0x61, +0x28, 0x68, 0x03, 0x59, 0x00, 0x69, 0x02, 0x60, +0x04, 0x92, 0x4A, 0x31, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x08, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF4, +0x10, 0x4C, 0xB1, 0x67, 0xD0, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x10, 0x92, 0x20, 0xCA, 0x0F, 0x93, +0x00, 0xCB, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x52, 0x68, 0x18, 0xEC, 0x4C, 0xEF, 0x30, 0xF0, +0x20, 0x6B, 0x0E, 0xD6, 0x06, 0xD4, 0x0D, 0xD5, +0x05, 0xD7, 0x60, 0xF2, 0x08, 0x4B, 0x20, 0xA5, +0x12, 0xE8, 0x01, 0xE3, 0x60, 0xA6, 0x04, 0xD3, +0x20, 0xF0, 0xA5, 0xA0, 0x03, 0x6B, 0x04, 0x96, +0xAC, 0xEB, 0x83, 0x67, 0x4C, 0xEC, 0xC2, 0xEC, +0x03, 0x60, 0x0E, 0x92, 0x60, 0xC2, 0xB0, 0x10, +0xA0, 0xF0, 0x0E, 0x24, 0x2F, 0x59, 0xA0, 0xF0, +0x0B, 0x60, 0x30, 0x6B, 0xAC, 0xEB, 0x4C, 0xEB, +0xA0, 0xF0, 0x06, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x09, 0x22, 0x05, 0x95, 0x04, 0x96, 0x10, 0xF0, +0x24, 0x6C, 0x56, 0xF4, 0x08, 0x4C, 0xF1, 0x67, +0x80, 0x18, 0xFE, 0x11, 0x05, 0x93, 0x01, 0x73, +0x03, 0x60, 0x05, 0x6B, 0x01, 0x6A, 0x53, 0x10, +0x04, 0x6B, 0x00, 0x6A, 0x50, 0x10, 0x05, 0x94, +0x01, 0x74, 0x02, 0x61, 0x01, 0x4A, 0x01, 0x10, +0xFF, 0x4A, 0xFF, 0x6B, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0x48, 0x34, 0x6F, 0xF2, 0x00, 0x4B, +0x6D, 0xE4, 0xC0, 0xAB, 0xFF, 0x6C, 0x03, 0x6D, +0x66, 0x67, 0x8C, 0xEB, 0x04, 0xD3, 0xC2, 0x33, +0x8C, 0xEB, 0x20, 0xF0, 0x85, 0xA0, 0x00, 0x69, +0xE4, 0x67, 0xAC, 0xEF, 0x62, 0xEF, 0x09, 0x61, +0x0D, 0x6F, 0x6C, 0xED, 0xEB, 0xEF, 0xA8, 0x35, +0x8C, 0xEF, 0xAD, 0xEF, 0x20, 0xF0, 0xE5, 0xC0, +0x01, 0x69, 0x30, 0xF0, 0x20, 0x6C, 0x6F, 0xF2, +0x00, 0x4C, 0x48, 0x32, 0x49, 0xE4, 0xE1, 0xAA, +0x20, 0xF0, 0xA5, 0xA0, 0x03, 0x6C, 0xE2, 0x32, +0xAC, 0xEC, 0x42, 0xEC, 0x3F, 0x61, 0xE5, 0xC0, +0x06, 0x95, 0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF5, +0x18, 0x4C, 0x40, 0x4D, 0xAC, 0x35, 0x91, 0xE5, +0x46, 0xC4, 0x45, 0xA0, 0xFF, 0x72, 0x32, 0x60, +0x20, 0xF0, 0x86, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x08, 0x6C, 0x8D, 0xEA, 0x20, 0xF0, +0x46, 0xC0, 0x28, 0x10, 0x01, 0x4A, 0xFF, 0x6C, +0x8C, 0xEA, 0x63, 0xEA, 0x44, 0x60, 0x30, 0xF0, +0x20, 0x6C, 0x48, 0x35, 0x6F, 0xF2, 0x00, 0x4C, +0x91, 0xE5, 0xA0, 0xAC, 0xFF, 0x6C, 0xC5, 0x67, +0x8C, 0xEE, 0x2E, 0xEE, 0x05, 0x2E, 0xA2, 0x35, +0x8C, 0xED, 0x04, 0x94, 0x8E, 0xED, 0x9F, 0x25, +0x30, 0xF0, 0x20, 0x6C, 0x48, 0x35, 0x6F, 0xF2, +0x00, 0x4C, 0xB1, 0xE4, 0xA1, 0xAC, 0xFF, 0x6C, +0xC5, 0x67, 0x8C, 0xEE, 0x2E, 0xEE, 0xDE, 0x2E, +0x04, 0x96, 0xA2, 0x35, 0x8C, 0xED, 0xCE, 0xED, +0xD9, 0x2D, 0x8D, 0x17, 0x00, 0x68, 0x09, 0x21, +0x5D, 0x67, 0x87, 0x42, 0x09, 0x4C, 0x0D, 0x92, +0x80, 0xA4, 0x01, 0x68, 0x80, 0xC2, 0x0E, 0x92, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x09, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x76, 0xF4, 0x04, 0x4C, +0xB0, 0x67, 0x80, 0x18, 0xFE, 0x11, 0x01, 0x10, +0x00, 0x68, 0x50, 0x67, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x68, +0xF0, 0x67, 0xD0, 0x67, 0xE6, 0x17, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x68, 0x0C, 0xEC, 0xAC, 0xE8, 0xFF, 0x70, +0x3A, 0x60, 0x52, 0x6A, 0x58, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0x7F, 0x69, +0x0C, 0xE9, 0x12, 0xEC, 0x89, 0xE2, 0x04, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF5, 0x48, 0x9A, +0x91, 0x67, 0x40, 0xEA, 0x4B, 0xEB, 0x4D, 0xEB, +0x04, 0x92, 0xC0, 0xF7, 0x62, 0x33, 0x7F, 0x6C, +0x6D, 0xE2, 0x40, 0xF0, 0x65, 0xA3, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x04, 0xD3, +0x8C, 0xEB, 0x05, 0xD3, 0x04, 0x6B, 0x6C, 0xEA, +0x08, 0x22, 0x04, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0x76, 0xF4, 0x1C, 0x4C, 0xB0, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x05, 0x92, 0x23, 0xEA, 0x0B, 0x61, +0x4E, 0xE9, 0x0A, 0x29, 0x04, 0x94, 0x80, 0x6B, +0x80, 0x6A, 0x6B, 0xEB, 0x0C, 0xEA, 0x8C, 0xEB, +0x4E, 0xEB, 0x01, 0x23, 0x01, 0x22, 0xFF, 0x68, +0x50, 0x67, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6A, 0x4C, 0xEE, +0x4C, 0xED, 0x62, 0x46, 0xA2, 0xEB, 0x4C, 0xEC, +0xEC, 0xEA, 0x04, 0x61, 0xFE, 0x4E, 0xC2, 0xED, +0x01, 0x61, 0x25, 0x22, 0x52, 0x69, 0x38, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x68, 0xFF, 0x6D, 0x02, 0x6E, +0x12, 0xE9, 0x25, 0xE2, 0x4E, 0xF2, 0x4C, 0x98, +0x87, 0x41, 0x3E, 0x4C, 0x40, 0xEA, 0x4E, 0xF2, +0x4C, 0x98, 0x87, 0x41, 0x40, 0x4C, 0x00, 0x6D, +0x02, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF4, 0x00, 0x6A, +0x6C, 0xEA, 0x13, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x96, 0xF4, 0x08, 0x4C, 0x0C, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF4, +0x00, 0x6A, 0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x96, 0xF4, 0x14, 0x4C, 0x80, 0x18, +0xFE, 0x11, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x00, 0x68, 0x52, 0x6A, 0x58, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0x60, 0xF2, 0x08, 0x4B, +0x12, 0xEA, 0x49, 0xE3, 0x20, 0xF0, 0x85, 0xA2, +0x80, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xFF, 0x6C, +0x8C, 0xEB, 0x3D, 0x2B, 0x40, 0xF0, 0x85, 0xA2, +0xFF, 0x74, 0x0E, 0x60, 0x40, 0xF0, 0x87, 0xA2, +0x63, 0x5C, 0x04, 0x60, 0x01, 0x4C, 0x40, 0xF0, +0x87, 0xC2, 0x06, 0x10, 0x40, 0xF0, 0x67, 0xC2, +0x01, 0x6B, 0x6B, 0xEB, 0x40, 0xF0, 0x65, 0xC2, +0x40, 0xF0, 0x66, 0xA2, 0xFF, 0x73, 0x0F, 0x60, +0x40, 0xF0, 0x68, 0xA2, 0x63, 0x5B, 0x08, 0x61, +0x00, 0x6B, 0x40, 0xF0, 0x68, 0xC2, 0x01, 0x6B, +0x6B, 0xEB, 0x40, 0xF0, 0x66, 0xC2, 0x03, 0x10, +0x01, 0x4B, 0x40, 0xF0, 0x68, 0xC2, 0x17, 0x28, +0x30, 0xF0, 0x20, 0x6C, 0x25, 0xF6, 0x88, 0x9C, +0x00, 0xF4, 0x00, 0x6B, 0x8C, 0xEB, 0x0F, 0x23, +0x40, 0xF0, 0xA5, 0xA2, 0x40, 0xF0, 0xC6, 0xA2, +0x40, 0xF0, 0xE7, 0xA2, 0x40, 0xF0, 0x48, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF4, 0x00, 0x4C, +0x04, 0xD2, 0x80, 0x18, 0xFE, 0x11, 0x01, 0x48, +0xFF, 0x6A, 0x4C, 0xE8, 0x80, 0x70, 0xAE, 0x61, +0x07, 0x97, 0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0xFF, 0x6B, 0x6C, 0xEE, 0x52, 0x68, 0x18, 0xEE, +0x12, 0x91, 0x13, 0x92, 0x6C, 0xEF, 0x6C, 0xE9, +0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0x60, 0xF2, +0x08, 0x4B, 0x08, 0xD7, 0x12, 0xE8, 0x01, 0xE3, +0x20, 0xF0, 0x73, 0xA0, 0xEE, 0xEB, 0x06, 0x2B, +0x7E, 0xA0, 0x03, 0x6C, 0x6A, 0x33, 0x8C, 0xEB, +0x2E, 0xEB, 0x25, 0x23, 0x7D, 0x67, 0x87, 0x43, +0x19, 0x4C, 0x80, 0xA4, 0x55, 0xC3, 0x00, 0x6A, +0xD3, 0xC3, 0x92, 0xC3, 0x56, 0xC3, 0x56, 0xA8, +0x38, 0xC3, 0x06, 0x96, 0x57, 0xC3, 0x0C, 0x6A, +0x50, 0xC3, 0x07, 0x6A, 0x4F, 0xCB, 0x04, 0x94, +0x05, 0x95, 0x07, 0x97, 0x80, 0x18, 0x6D, 0x08, +0x7D, 0x67, 0x87, 0x43, 0x19, 0x4C, 0x60, 0xA4, +0x03, 0x6A, 0x2C, 0xEA, 0x9E, 0xA0, 0x20, 0xF0, +0x73, 0xC0, 0x48, 0x33, 0x0D, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x6D, 0xEA, 0x5E, 0xC0, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xF8, 0x63, 0x0F, 0x62, 0x0E, 0xD1, 0x0D, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0xFF, 0x6B, 0x06, 0xD2, +0x6C, 0xED, 0xFF, 0x6C, 0x7F, 0x6A, 0xEC, 0xEC, +0xAC, 0xEA, 0x0A, 0xD4, 0x07, 0xD2, 0xCC, 0xEB, +0x06, 0x94, 0x10, 0xF0, 0x24, 0x6A, 0x0B, 0xD3, +0xB5, 0xF4, 0x50, 0x9A, 0x80, 0x6B, 0xAC, 0xEB, +0x09, 0xD3, 0x94, 0x33, 0x49, 0xE3, 0x40, 0xA2, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF5, 0x4C, 0x9A, +0x07, 0x95, 0x09, 0x96, 0x0A, 0x97, 0x40, 0xEA, +0xFF, 0x72, 0x22, 0x67, 0xA0, 0xF0, 0x05, 0x60, +0x06, 0x92, 0x52, 0x68, 0x06, 0x95, 0x18, 0xEA, +0x05, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF2, +0x08, 0x4A, 0x12, 0xE8, 0x01, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0x78, 0xED, 0xC0, 0xF1, 0x08, 0x4A, +0xFF, 0x6D, 0x12, 0xEC, 0x49, 0xE4, 0x07, 0xF4, +0x4C, 0xA2, 0x07, 0x6C, 0x4C, 0xEC, 0x0B, 0x92, +0xAC, 0xEC, 0x08, 0xD4, 0x29, 0x2A, 0x63, 0xA0, +0x5F, 0xA0, 0x6E, 0xEA, 0x0C, 0x22, 0x06, 0x94, +0x30, 0xF0, 0x20, 0x6A, 0xBD, 0x67, 0x8C, 0x33, +0x2F, 0xF7, 0x1C, 0x4A, 0x69, 0xE2, 0x67, 0x45, +0x25, 0x4B, 0xA0, 0xAB, 0xA3, 0xCA, 0x20, 0xF0, +0x66, 0xA0, 0x41, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x20, 0xF0, 0x46, 0xC0, 0x23, 0xC0, 0x06, 0x94, +0xB1, 0x67, 0x80, 0x18, 0x91, 0x14, 0x0A, 0x93, +0x06, 0x96, 0x00, 0x6A, 0x82, 0x67, 0xA2, 0x67, +0xF1, 0x67, 0x05, 0xD2, 0x04, 0xD3, 0x80, 0x18, +0xF0, 0x16, 0x00, 0x6A, 0x82, 0x67, 0x29, 0x10, +0x20, 0xF0, 0x86, 0xA0, 0x40, 0x6A, 0x23, 0xC0, +0x8D, 0xEA, 0x20, 0xF0, 0x46, 0xC0, 0x0A, 0x95, +0x06, 0x96, 0x00, 0x6C, 0x04, 0xD5, 0xF1, 0x67, +0xA4, 0x67, 0x05, 0xD3, 0x80, 0x18, 0xF0, 0x16, +0x07, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF1, +0x18, 0x4A, 0x49, 0xE3, 0x40, 0xA2, 0x30, 0xF0, +0x20, 0x6B, 0xAF, 0xF3, 0x1C, 0x4B, 0x20, 0xF0, +0x48, 0xC0, 0x07, 0x94, 0x6D, 0xE4, 0x60, 0xA3, +0x20, 0xF0, 0x92, 0xA0, 0x63, 0xEC, 0x03, 0x60, +0x04, 0x4A, 0x20, 0xF0, 0x48, 0xC0, 0x01, 0x6A, +0x40, 0x6C, 0x0A, 0x95, 0xAC, 0x33, 0x08, 0x95, +0x6D, 0xE5, 0x8D, 0xEB, 0x00, 0xF6, 0x60, 0x33, +0xFF, 0x6C, 0x00, 0xF6, 0x63, 0x33, 0x8C, 0xEB, +0x06, 0x94, 0x03, 0x5C, 0x0A, 0x60, 0x10, 0xF0, +0x24, 0x6C, 0xF5, 0xF4, 0x84, 0x9C, 0x20, 0xC4, +0x10, 0xF0, 0x24, 0x6C, 0xF5, 0xF4, 0x90, 0x9C, +0x60, 0xC4, 0x30, 0xF0, 0x20, 0x6C, 0xC5, 0xF4, +0xA3, 0xA4, 0x04, 0x6C, 0xAC, 0xEC, 0x05, 0x24, +0x07, 0x94, 0x09, 0x91, 0x8D, 0xE9, 0xFF, 0x6C, +0x8C, 0xE9, 0x06, 0x95, 0xB4, 0x34, 0x10, 0xF0, +0x24, 0x6D, 0xB5, 0xF4, 0xB4, 0x9D, 0xB5, 0xE4, +0x20, 0xC5, 0x10, 0xF0, 0x24, 0x6D, 0xB5, 0xF4, +0xB0, 0x9D, 0xB5, 0xE4, 0x60, 0xC5, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF4, 0x74, 0x9B, 0x71, 0xE4, +0x40, 0xC4, 0x0F, 0x97, 0x0E, 0x91, 0x0D, 0x90, +0x08, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x69, 0x8C, 0xE9, +0x52, 0x68, 0x18, 0xE9, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xF2, 0x08, 0x4A, 0x12, 0xE8, 0x01, 0xE2, +0x84, 0xA0, 0x0F, 0x5C, 0x53, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x88, 0x33, 0x34, 0xF6, 0x1C, 0x4A, +0x69, 0xE2, 0x40, 0x9A, 0x00, 0xEA, 0x1B, 0x6A, +0x2E, 0x10, 0x3D, 0x6A, 0x20, 0xF0, 0x60, 0xA0, +0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x02, 0x6B, 0x3A, 0x10, 0x20, 0xF0, 0x60, 0xA0, +0x13, 0x6A, 0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x01, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x20, 0xF0, 0x60, 0xA0, 0x33, 0x6A, +0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x01, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, 0x40, 0xC0, +0x04, 0x6D, 0x30, 0x10, 0x20, 0xF0, 0x60, 0xA0, +0x0B, 0x6A, 0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x03, 0x6E, 0x20, 0xF0, 0x40, 0xC0, +0x04, 0xD6, 0x25, 0x10, 0x47, 0x6A, 0x20, 0xF0, +0x60, 0xA0, 0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x03, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x05, 0x6A, 0x04, 0xD2, 0x17, 0x10, +0x23, 0x6A, 0x20, 0xF0, 0x60, 0xA0, 0x47, 0xC0, +0x08, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x03, 0x6B, +0x6D, 0xEA, 0x05, 0x6B, 0x20, 0xF0, 0x40, 0xC0, +0x04, 0xD3, 0x09, 0x10, 0x20, 0xF0, 0x60, 0xA0, +0x08, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x03, 0x6D, 0x04, 0xD5, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF4, 0x5C, 0x9A, 0x2C, 0x35, +0x8C, 0x34, 0x55, 0xE5, 0x10, 0xF0, 0x30, 0x6A, +0xA3, 0xF5, 0x18, 0x4A, 0x91, 0xE2, 0xE5, 0x67, +0xFD, 0x65, 0x00, 0x6A, 0x05, 0xD5, 0x05, 0x96, +0x48, 0x33, 0x20, 0xF0, 0xA5, 0xA0, 0xCD, 0xE3, +0x60, 0x9B, 0xC0, 0x9C, 0x1D, 0x65, 0xB8, 0x67, +0xCC, 0xEB, 0x03, 0x6E, 0xAC, 0xEE, 0x02, 0x76, +0x07, 0x61, 0xFF, 0x6E, 0x4C, 0xEE, 0x01, 0x76, +0x03, 0x61, 0x41, 0x6E, 0xCB, 0xEE, 0xCC, 0xEB, +0x48, 0x36, 0xF5, 0xE6, 0x60, 0xDD, 0x01, 0x4A, +0x7F, 0x67, 0x79, 0xE6, 0x02, 0x72, 0x60, 0x9E, +0x04, 0x4C, 0xE1, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0xB5, 0xF4, 0x7C, 0x9B, 0x2C, 0x32, 0x91, 0x67, +0x6D, 0xE2, 0xA0, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xD5, 0xF4, 0x60, 0x9B, 0x69, 0xE2, 0xC0, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF4, 0x54, 0x9A, +0x34, 0x33, 0x49, 0xE3, 0x40, 0xA2, 0xFF, 0x6B, +0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x40, 0x9A, 0x05, 0xD3, 0x40, 0xEA, 0x05, 0x96, +0x20, 0xF0, 0xE5, 0xA0, 0x80, 0x6D, 0xAB, 0xED, +0xCC, 0xED, 0x4D, 0xED, 0xEA, 0x37, 0x03, 0x6A, +0x4C, 0xEF, 0xFF, 0x6A, 0x4C, 0xEF, 0x4C, 0xED, +0x00, 0x6E, 0x91, 0x67, 0x80, 0x18, 0x14, 0x17, +0x7D, 0x67, 0xA7, 0x43, 0x09, 0x4D, 0x60, 0xA5, +0x30, 0xF0, 0x20, 0x6A, 0x91, 0x67, 0x62, 0xC0, +0x6E, 0xF5, 0x44, 0x9A, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF5, 0x48, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x01, 0x6B, 0x6C, 0xEA, 0x09, 0x22, 0xA0, 0xA0, +0xC1, 0xA0, 0xE2, 0xA0, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF4, 0x18, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF4, 0x58, 0x9A, 0x00, 0x68, 0x60, 0xA2, +0xFF, 0x6A, 0x83, 0x67, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF4, 0x60, 0x9B, 0x4C, 0xEC, 0x06, 0xD4, +0x60, 0xA3, 0x01, 0x6C, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x56, 0x32, +0x8C, 0xEA, 0xE5, 0xF2, 0xBB, 0xA3, 0x48, 0x34, +0x05, 0x6A, 0x4B, 0xEA, 0xAC, 0xEA, 0x8D, 0xEA, +0xE5, 0xF2, 0x5B, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0x90, 0x67, 0x40, 0xEA, +0x69, 0x22, 0x52, 0x69, 0x38, 0xE8, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0x04, 0x6B, +0xFF, 0x6C, 0x12, 0xE9, 0x25, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE5, 0xF2, +0xBB, 0xA2, 0xAC, 0xEB, 0x26, 0x23, 0x06, 0x93, +0x0A, 0xEB, 0x23, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF4, 0x7C, 0x9B, 0x65, 0xF4, 0x40, 0x9A, +0x60, 0xA3, 0xA3, 0x67, 0x10, 0xF0, 0x24, 0x6B, +0x15, 0xF5, 0x60, 0x9B, 0x8C, 0xED, 0x04, 0xD5, +0x60, 0xA3, 0x6C, 0xEC, 0x10, 0x6B, 0x6C, 0xEA, +0x05, 0xD4, 0x09, 0x22, 0x05, 0x96, 0x04, 0x97, +0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF4, 0x10, 0x4C, +0xB0, 0x67, 0x80, 0x18, 0xFE, 0x11, 0x04, 0x95, +0x05, 0x97, 0x90, 0x67, 0x00, 0x6E, 0x80, 0x18, +0x14, 0x17, 0x67, 0x40, 0x30, 0xF0, 0x20, 0x6A, +0x39, 0x4B, 0x6C, 0x33, 0x2F, 0xF5, 0x18, 0x4A, +0x49, 0xE3, 0x45, 0xA2, 0x05, 0x2A, 0x20, 0xF0, +0x67, 0xA1, 0x80, 0x4A, 0x6D, 0xEA, 0x04, 0x10, +0x20, 0xF0, 0x67, 0xA1, 0x7F, 0x6A, 0x6C, 0xEA, +0x20, 0xF0, 0x47, 0xC1, 0x11, 0x28, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x10, 0x6B, +0x6C, 0xEA, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF7, 0xBD, 0xA2, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF4, 0x0C, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x67, 0x40, 0x30, 0xF0, 0x20, 0x6A, 0x39, 0x4B, +0x6C, 0x33, 0x2F, 0xF5, 0x18, 0x4A, 0x49, 0xE3, +0x00, 0x6B, 0x65, 0xC2, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x80, 0x70, 0x8B, 0x61, 0x80, 0x18, +0xC3, 0x16, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF5, +0x48, 0x9A, 0x40, 0xEA, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x52, 0x68, 0x18, 0xEA, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF2, +0x08, 0x4A, 0x03, 0x6B, 0x12, 0xE8, 0x01, 0xE2, +0x20, 0xF0, 0x86, 0xA0, 0x20, 0xF0, 0xA5, 0xA0, +0x3F, 0xA0, 0x8C, 0xEB, 0x68, 0x34, 0x0D, 0x6B, +0x6B, 0xEB, 0xAC, 0xEB, 0x8D, 0xEB, 0x40, 0xA0, +0x20, 0xF0, 0x65, 0xC0, 0x7F, 0x6B, 0x2C, 0xEB, +0x63, 0xEA, 0x01, 0x60, 0x22, 0x67, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, +0x6C, 0xEA, 0x0C, 0x22, 0x20, 0xF0, 0xC5, 0xA0, +0x10, 0xF0, 0x24, 0x6C, 0x03, 0x6A, 0xCA, 0x36, +0xF6, 0xF4, 0x18, 0x4C, 0xB1, 0x67, 0x4C, 0xEE, +0x80, 0x18, 0xFE, 0x11, 0x5F, 0xA0, 0x80, 0x6D, +0xAB, 0xED, 0x4C, 0xED, 0x20, 0xF0, 0xE5, 0xA0, +0x2D, 0xED, 0x00, 0xF6, 0xA0, 0x35, 0x04, 0x94, +0xFF, 0x6A, 0x00, 0xF6, 0xA3, 0x35, 0x4C, 0xED, +0xEA, 0x37, 0x03, 0x6A, 0x4C, 0xEF, 0x00, 0x6E, +0x80, 0x18, 0x14, 0x17, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF6, 0x63, 0x13, 0x62, 0x12, 0xD1, 0x11, 0xD0, +0xFF, 0x6F, 0xEC, 0xEC, 0x52, 0x68, 0x18, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, +0x94, 0x33, 0xEC, 0xED, 0x09, 0xD4, 0x0C, 0xD5, +0x7F, 0x69, 0x12, 0xE8, 0x01, 0xE2, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF4, 0x54, 0x9A, 0x49, 0xE3, +0x40, 0xA2, 0x7D, 0x67, 0x58, 0xC3, 0x98, 0xA3, +0x03, 0x6B, 0x1B, 0x65, 0x08, 0xD4, 0xA0, 0xA0, +0x8C, 0xE9, 0x98, 0x67, 0x0A, 0xD5, 0x20, 0xF0, +0xC5, 0xA0, 0xBD, 0x67, 0xD2, 0x32, 0x6C, 0xEA, +0xEC, 0xEA, 0x0B, 0xD2, 0x47, 0x45, 0xCA, 0x33, +0x19, 0x4A, 0x40, 0xA2, 0x8C, 0xEB, 0x79, 0xC5, +0x20, 0xF0, 0x86, 0xA0, 0x5F, 0xC0, 0x04, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x6D, 0xEA, 0x01, 0x6B, +0x6B, 0xEB, 0x65, 0xC0, 0x66, 0xC0, 0x09, 0x95, +0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF5, 0x18, 0x4C, +0x40, 0x4D, 0xAC, 0x35, 0x95, 0xE5, 0x66, 0xC5, +0x09, 0x95, 0xAC, 0x35, 0x91, 0xE5, 0x0E, 0xD5, +0x00, 0xF2, 0x67, 0xC4, 0x20, 0xF0, 0x87, 0xA0, +0x11, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x20, 0xF0, +0x67, 0xC0, 0x80, 0x6B, 0x6B, 0xEB, 0x6D, 0xEA, +0x67, 0x4B, 0x6C, 0xEA, 0x20, 0xF0, 0x46, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x0C, 0x22, 0x58, 0x67, +0x7D, 0x67, 0xCC, 0xEA, 0x08, 0x95, 0xD9, 0xA3, +0x10, 0xF0, 0x24, 0x6C, 0x16, 0xF5, 0x0C, 0x4C, +0x4C, 0xEF, 0x80, 0x18, 0xFE, 0x11, 0x0A, 0x94, +0x83, 0xE9, 0x79, 0x60, 0x09, 0x94, 0x06, 0x05, +0x00, 0xF0, 0x19, 0x06, 0x01, 0x6F, 0x80, 0x18, +0x0B, 0x16, 0xA0, 0xF0, 0x09, 0x2A, 0xBD, 0x67, +0x20, 0xF0, 0x45, 0xA0, 0x99, 0xA5, 0x03, 0x6B, +0xA3, 0x67, 0x4C, 0xED, 0xA2, 0xEC, 0x1A, 0x60, +0xDD, 0x67, 0x01, 0x4C, 0x0D, 0x6D, 0x99, 0xC6, +0xAB, 0xED, 0x6C, 0xEC, 0x4C, 0xED, 0x88, 0x34, +0x8D, 0xED, 0x38, 0xC6, 0x30, 0xF0, 0x20, 0x6A, +0x20, 0xF0, 0xA5, 0xC0, 0x25, 0xF6, 0x48, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x07, 0x22, 0xB9, 0xA6, +0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF5, 0x08, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0xDD, 0x67, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF5, 0x4C, 0x9A, 0x09, 0x94, +0xB8, 0xA6, 0x40, 0xEA, 0xFF, 0x72, 0x08, 0xD2, +0x08, 0x61, 0x47, 0x41, 0x4C, 0x4A, 0x08, 0xD2, +0x08, 0x93, 0xFF, 0x6A, 0x4C, 0xEB, 0x08, 0xD3, +0x17, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, 0x07, 0x22, +0x08, 0x95, 0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF5, +0x18, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x9D, 0x67, +0xA7, 0x44, 0x19, 0x4D, 0xA0, 0xA5, 0xB8, 0xC4, +0x5F, 0x10, 0x01, 0x49, 0xFF, 0x6A, 0x4C, 0xE9, +0x09, 0x96, 0x0B, 0x97, 0x91, 0x67, 0x00, 0x6D, +0x80, 0x18, 0xEB, 0x14, 0xDD, 0x67, 0x58, 0xC6, +0x58, 0xA6, 0xFF, 0x72, 0x08, 0x61, 0x0A, 0x92, +0x43, 0xE9, 0x02, 0x61, 0x58, 0xC6, 0x03, 0x10, +0x08, 0x94, 0x8A, 0xE9, 0xEA, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, +0x6C, 0xEA, 0x42, 0x22, 0xDD, 0x67, 0xB8, 0xA6, +0x10, 0xF0, 0x24, 0x6C, 0x56, 0xF5, 0x08, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x39, 0x10, 0x0A, 0x92, +0x4E, 0xE9, 0x21, 0x29, 0x20, 0xF0, 0x46, 0xA0, +0x04, 0x6B, 0x6C, 0xEA, 0xE0, 0xF0, 0x0C, 0x22, +0x08, 0x92, 0x80, 0x6C, 0x8B, 0xEC, 0x8C, 0xEA, +0xFF, 0x6D, 0xAC, 0xEA, 0xE0, 0xF0, 0x04, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0x0A, 0x95, 0x25, 0xF6, +0x48, 0x9A, 0xDD, 0x67, 0xAD, 0xEC, 0x6C, 0xEA, +0x98, 0xC6, 0xA0, 0xF0, 0x1F, 0x22, 0xB8, 0xA6, +0x10, 0xF0, 0x24, 0x6C, 0x56, 0xF5, 0x14, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0xB7, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, +0x6C, 0xEA, 0x08, 0x22, 0x5D, 0x67, 0xB8, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x76, 0xF5, 0x00, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x7D, 0x67, 0x87, 0x43, +0x21, 0x4C, 0x80, 0xA4, 0x98, 0xC3, 0x9F, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x0A, 0x22, 0xDD, 0x67, +0xB8, 0xA6, 0xE6, 0xA0, 0xC5, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0x76, 0xF5, 0x0C, 0x4C, 0x80, 0x18, +0xFE, 0x11, 0x5D, 0x67, 0x09, 0x94, 0xB8, 0xA2, +0x80, 0x18, 0x7A, 0x16, 0x7D, 0x67, 0x58, 0xC3, +0x09, 0x94, 0xA5, 0xA0, 0x80, 0x18, 0x7A, 0x16, +0x45, 0xC0, 0x09, 0x94, 0xA6, 0xA0, 0x80, 0x18, +0x7A, 0x16, 0x46, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x0A, 0x22, 0xDD, 0x67, 0xB8, 0xA6, 0xE6, 0xA0, +0xC5, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0x76, 0xF5, +0x1C, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x46, 0xA0, +0xFF, 0x6B, 0x85, 0xA0, 0x4E, 0xEB, 0x01, 0x5B, +0x78, 0x67, 0xFF, 0x74, 0x05, 0x61, 0x45, 0xC0, +0x01, 0x6A, 0x4B, 0xEA, 0x46, 0xC0, 0x01, 0x4B, +0x9D, 0x67, 0x58, 0xA4, 0xFF, 0x72, 0x09, 0x61, +0x45, 0xA0, 0x01, 0x4B, 0x58, 0xC4, 0x01, 0x6A, +0x4B, 0xEA, 0x45, 0xC0, 0xFF, 0x6A, 0x4C, 0xEB, +0x08, 0x10, 0x07, 0x2B, 0x20, 0xF0, 0x66, 0xA0, +0x19, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x10, 0x6B, +0x08, 0x10, 0x01, 0x73, 0x08, 0x61, 0x20, 0xF0, +0x66, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x08, 0x6B, 0x6D, 0xEA, 0x07, 0x10, 0x02, 0x73, +0x0F, 0x61, 0x20, 0xF0, 0x66, 0xA0, 0x19, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, 0x46, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x33, 0x22, 0x22, 0x10, +0x20, 0xF0, 0x66, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x20, 0xF0, 0x46, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, +0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x96, 0xF5, 0x0C, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x20, 0xF0, 0x66, 0xA0, 0x03, 0x6A, 0x20, 0xF0, +0x85, 0xA0, 0x6C, 0xEA, 0x48, 0x33, 0x0D, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x6D, 0xEA, 0x20, 0xF0, +0x45, 0xC0, 0x2A, 0x10, 0x20, 0xF0, 0x46, 0xA0, +0xDD, 0x67, 0xB8, 0xA6, 0xE6, 0xA0, 0xC5, 0xA0, +0x4E, 0x32, 0x03, 0x6B, 0x10, 0xF0, 0x24, 0x6C, +0x6C, 0xEA, 0x96, 0xF5, 0x18, 0x4C, 0x04, 0xD2, +0x80, 0x18, 0xFE, 0x11, 0x0C, 0x92, 0x01, 0x6E, +0x01, 0x72, 0x08, 0x61, 0x20, 0xF0, 0x66, 0xA0, +0x19, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, +0x46, 0xC0, 0x00, 0x6E, 0x20, 0xF0, 0x63, 0xA0, +0x0F, 0x6A, 0x6C, 0xEA, 0x10, 0x6B, 0x6D, 0xEA, +0x20, 0xF0, 0x43, 0xC0, 0x7D, 0x67, 0x09, 0x94, +0xB8, 0xA3, 0xF9, 0xA3, 0x80, 0x18, 0x14, 0x17, +0x13, 0x97, 0x12, 0x91, 0x11, 0x90, 0x0A, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF7, 0x63, 0x11, 0x62, +0x10, 0xD1, 0x0F, 0xD0, 0xFF, 0x6F, 0xEC, 0xEC, +0x52, 0x68, 0x18, 0xEC, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xF2, 0x08, 0x4A, 0x94, 0x33, 0xEC, 0xED, +0xEC, 0xEE, 0x08, 0xD4, 0x0C, 0xD6, 0x07, 0xD5, +0x7F, 0x69, 0x12, 0xE8, 0x01, 0xE2, 0x10, 0xF0, +0x24, 0x6A, 0xB5, 0xF4, 0x54, 0x9A, 0x49, 0xE3, +0x40, 0xA2, 0x7D, 0x67, 0x50, 0xC3, 0x40, 0xA0, +0xD0, 0xA3, 0x06, 0xD2, 0x61, 0xA0, 0xFE, 0x65, +0xCC, 0xE9, 0x0A, 0xD3, 0x20, 0xF0, 0xC5, 0xA0, +0xD2, 0x32, 0x09, 0xD2, 0x09, 0x93, 0x03, 0x6A, +0xCA, 0x34, 0x4C, 0xEB, 0x0B, 0xD6, 0x4C, 0xEC, +0xEC, 0xEB, 0xDD, 0x67, 0x09, 0xD3, 0x91, 0xC6, +0x20, 0xF0, 0xA6, 0xA0, 0x04, 0x6B, 0x6B, 0xEB, +0xAC, 0xEB, 0x8D, 0xEB, 0x01, 0x6C, 0x8B, 0xEC, +0x85, 0xC0, 0x86, 0xC0, 0x08, 0x96, 0x30, 0xF0, +0x20, 0x6D, 0x2F, 0xF5, 0x18, 0x4D, 0x40, 0x4E, +0xCC, 0x36, 0xB9, 0xE6, 0x86, 0xC6, 0x08, 0x96, +0xCC, 0x36, 0xB5, 0xE6, 0x00, 0xF2, 0x87, 0xC5, +0x20, 0xF0, 0xA7, 0xA0, 0x11, 0x6C, 0x8B, 0xEC, +0xAC, 0xEC, 0x20, 0xF0, 0x87, 0xC0, 0x80, 0x6C, +0x8B, 0xEC, 0x8D, 0xEB, 0x67, 0x4C, 0x8C, 0xEB, +0x20, 0xF0, 0x66, 0xC0, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x08, 0x6C, 0x8C, 0xEB, +0x0C, 0x23, 0x0B, 0x93, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF5, 0x14, 0x4C, 0x6C, 0xEA, 0x7D, 0x67, +0xD1, 0xA3, 0xBF, 0x67, 0x4C, 0xEF, 0x80, 0x18, +0xFE, 0x11, 0x06, 0x96, 0x23, 0xEE, 0x02, 0x60, +0x5D, 0x67, 0xD0, 0xC2, 0x07, 0x92, 0x00, 0x6E, +0x06, 0xD6, 0x50, 0x22, 0x7D, 0x67, 0x50, 0xA3, +0x04, 0x05, 0x00, 0xF0, 0x11, 0x06, 0x5F, 0xC0, +0x08, 0x94, 0x02, 0x6F, 0x80, 0x18, 0x0B, 0x16, +0x43, 0x2A, 0xDD, 0x67, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x48, 0x9A, 0x08, 0x94, 0xB0, 0xA6, +0x40, 0xEA, 0xFF, 0x72, 0x08, 0x60, 0x07, 0x96, +0x7D, 0x67, 0x50, 0xC3, 0xFF, 0x4E, 0xFF, 0x6A, +0x4C, 0xEE, 0x07, 0xD6, 0x31, 0x26, 0x0A, 0x92, +0x00, 0x6B, 0x06, 0xD3, 0x23, 0xEA, 0x22, 0x61, +0xDD, 0x67, 0x47, 0x46, 0x21, 0x4A, 0x40, 0xA2, +0x50, 0xC6, 0x28, 0x10, 0x08, 0x96, 0x09, 0x97, +0x91, 0x67, 0x01, 0x6D, 0x80, 0x18, 0xEB, 0x14, +0xDD, 0x67, 0x50, 0xC6, 0x0A, 0x92, 0x23, 0xEA, +0x02, 0x61, 0x50, 0xC6, 0x0A, 0x10, 0xDD, 0x67, +0x50, 0xA6, 0xFF, 0x72, 0x06, 0x61, 0xFF, 0x6A, +0xFF, 0x49, 0x4C, 0xE9, 0x0B, 0x92, 0x4A, 0xE9, +0xE9, 0x61, 0x06, 0x93, 0xFF, 0x6A, 0x01, 0x4B, +0x4C, 0xEB, 0x06, 0xD3, 0x06, 0x96, 0x07, 0x92, +0x43, 0xEE, 0x06, 0x60, 0x68, 0x41, 0xB4, 0x4B, +0xFF, 0x6A, 0x4C, 0xEB, 0x0B, 0xD3, 0xDA, 0x17, +0x01, 0x6E, 0x06, 0xD6, 0x0C, 0x92, 0x01, 0x72, +0x09, 0x61, 0x20, 0xF0, 0x66, 0xA0, 0x19, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x00, 0x6B, 0x20, 0xF0, +0x46, 0xC0, 0x06, 0xD3, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, +0x09, 0x22, 0xDD, 0x67, 0xB0, 0xA6, 0xD1, 0xA6, +0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF5, 0x10, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x20, 0xF0, 0x63, 0xA0, +0x0F, 0x6A, 0x6C, 0xEA, 0x20, 0x6B, 0x6D, 0xEA, +0x20, 0xF0, 0x43, 0xC0, 0x5D, 0x67, 0xF1, 0xA2, +0x08, 0x94, 0xB0, 0xA2, 0x06, 0x96, 0x80, 0x18, +0x14, 0x17, 0x11, 0x97, 0x10, 0x91, 0x0F, 0x90, +0x09, 0x63, 0x00, 0xEF, 0xF6, 0x63, 0x13, 0x62, +0x12, 0xD1, 0x11, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x52, 0x68, 0x18, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0x60, 0xF2, 0x08, 0x4B, 0x09, 0xD4, 0x9D, 0x67, +0x12, 0xE8, 0x01, 0xE3, 0x00, 0x6B, 0x6C, 0xCC, +0x6D, 0xCC, 0x20, 0xF0, 0x86, 0xA0, 0x40, 0x6B, +0x8C, 0xEB, 0x4C, 0xEB, 0x0D, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x20, 0xF2, 0x11, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0xF6, 0xF5, 0x00, 0x4C, 0x2A, 0x12, +0x09, 0x95, 0x10, 0xF0, 0x24, 0x6C, 0xB5, 0xF4, +0x94, 0x9C, 0xB4, 0x33, 0x7F, 0x6E, 0x91, 0xE3, +0x20, 0xA4, 0x80, 0x6C, 0x4C, 0xE9, 0x2C, 0xEE, +0x2C, 0xEC, 0x0A, 0xD6, 0x0E, 0xD4, 0x20, 0xF0, +0x85, 0xA0, 0x40, 0xF0, 0x24, 0xC0, 0x0A, 0x95, +0x8A, 0x34, 0x0C, 0xD4, 0x0C, 0x96, 0x03, 0x6C, +0x8C, 0xEE, 0x10, 0xF0, 0x24, 0x6C, 0xB5, 0xF4, +0x90, 0x9C, 0x4C, 0xEE, 0x0C, 0xD6, 0x8D, 0xE3, +0x60, 0xA3, 0x83, 0x67, 0x4C, 0xEC, 0x0F, 0xD4, +0x60, 0xA0, 0xA3, 0xEB, 0x08, 0x60, 0x0E, 0x96, +0x0A, 0xD3, 0x23, 0x67, 0x04, 0x26, 0x80, 0x69, +0x2B, 0xE9, 0x6D, 0xE9, 0x4C, 0xE9, 0x09, 0x93, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xA2, 0xF7, 0x14, 0x4B, 0x64, 0x33, 0x4D, 0xE3, +0x60, 0xAB, 0xE0, 0xF1, 0x11, 0x23, 0x09, 0x93, +0x23, 0xF0, 0x14, 0x4B, 0x64, 0x33, 0x4D, 0xE3, +0x60, 0xAB, 0x03, 0x5B, 0x0B, 0x61, 0x65, 0xF4, +0x40, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x06, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF5, 0x0C, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6A, +0x08, 0xD2, 0x09, 0x92, 0x08, 0x93, 0x30, 0xF0, +0x20, 0x6E, 0xA2, 0xF7, 0x14, 0x4A, 0xC0, 0xF1, +0x08, 0x4B, 0x44, 0x32, 0x69, 0xE2, 0xA0, 0xAA, +0x09, 0x92, 0x08, 0xD3, 0xA3, 0xF0, 0x14, 0x4A, +0x44, 0x32, 0x69, 0xE2, 0x80, 0xAA, 0x0B, 0xD2, +0x4E, 0xF5, 0x40, 0x9E, 0x93, 0xE5, 0x40, 0xEA, +0x0D, 0xD2, 0x09, 0x92, 0x08, 0x93, 0x0B, 0x96, +0x23, 0xF1, 0x14, 0x4A, 0x44, 0x32, 0x69, 0xE2, +0xA0, 0xAA, 0x30, 0xF0, 0x20, 0x6B, 0x80, 0xAE, +0x4E, 0xF5, 0x40, 0x9B, 0x93, 0xE5, 0x40, 0xEA, +0x9D, 0x67, 0xA7, 0x44, 0x2D, 0x4D, 0x80, 0xAD, +0x0B, 0xD2, 0x02, 0x6B, 0x96, 0xC8, 0x08, 0x95, +0x65, 0xF4, 0x40, 0x9D, 0x6C, 0xEA, 0x08, 0x22, +0x0D, 0x95, 0x0B, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF5, 0x14, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0x65, 0xF4, 0x40, 0x9C, 0x02, 0x6B, 0x6C, 0xEA, +0x18, 0x22, 0x09, 0x92, 0x09, 0x96, 0x09, 0x93, +0xA3, 0xF0, 0x14, 0x4A, 0xA2, 0xF7, 0x14, 0x4E, +0x23, 0xF0, 0x14, 0x4B, 0x44, 0x32, 0xC4, 0x36, +0x64, 0x33, 0x89, 0xE2, 0x99, 0xE6, 0x8D, 0xE3, +0xA0, 0xAA, 0xC0, 0xAE, 0xE0, 0xAB, 0x10, 0xF0, +0x24, 0x6C, 0x16, 0xF6, 0x04, 0x4C, 0x80, 0x18, +0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x0C, 0x22, +0x0F, 0x96, 0x18, 0x6D, 0x10, 0xF0, 0x24, 0x6C, +0xCC, 0xED, 0x0C, 0x96, 0x16, 0xF6, 0x14, 0x4C, +0xAE, 0x35, 0xF1, 0x67, 0x80, 0x18, 0xFE, 0x11, +0x09, 0x94, 0x0D, 0x95, 0x0A, 0x96, 0x00, 0xF0, +0x1A, 0x02, 0x06, 0x07, 0x04, 0xD2, 0x80, 0x18, +0x6D, 0x15, 0x0E, 0x93, 0x0A, 0x6A, 0x08, 0x2B, +0x0A, 0x94, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x49, 0xE4, 0x85, 0xF2, 0x5C, 0xA2, +0xBD, 0x67, 0x8C, 0xAD, 0xDD, 0x67, 0x6D, 0xAE, +0xA3, 0x44, 0x55, 0xE5, 0xA2, 0xEB, 0x00, 0x69, +0x05, 0x60, 0x23, 0x44, 0x67, 0xE1, 0x25, 0xE2, +0xFF, 0x6A, 0x4C, 0xE9, 0x0A, 0x93, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x49, 0xE3, +0xBD, 0x67, 0x45, 0xF2, 0x48, 0xA2, 0x8C, 0xAD, +0xDD, 0x67, 0x6D, 0xAE, 0x95, 0xE2, 0xA2, 0xEB, +0x00, 0x6D, 0x08, 0xD5, 0x05, 0x60, 0x6F, 0xE4, +0x4D, 0xE3, 0xFF, 0x6A, 0x4C, 0xEB, 0x08, 0xD3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x65, 0xF4, 0x60, 0x9A, 0x02, 0x6C, 0x8C, 0xEB, +0x0C, 0x23, 0x0A, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF6, 0x0C, 0x4C, 0x49, 0xE6, 0x45, 0xF2, +0xA8, 0xA2, 0x85, 0xF2, 0xDC, 0xA2, 0x80, 0x18, +0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x08, 0x22, +0x08, 0x95, 0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF6, +0x1C, 0x4C, 0xD1, 0x67, 0x80, 0x18, 0xFE, 0x11, +0x40, 0xF0, 0x40, 0xA0, 0x3F, 0x6B, 0x6C, 0xEA, +0x40, 0xF0, 0x60, 0x80, 0x00, 0x53, 0x13, 0x60, +0x43, 0xE9, 0x02, 0x60, 0x00, 0x69, 0x03, 0x10, +0x47, 0xE1, 0xFF, 0x6B, 0x6C, 0xE9, 0x08, 0x93, +0x43, 0xEB, 0x03, 0x60, 0x00, 0x6C, 0x08, 0xD4, +0x0E, 0x10, 0x08, 0x95, 0x57, 0xE5, 0xFF, 0x6A, +0x4C, 0xED, 0x08, 0xD5, 0x08, 0x10, 0x07, 0x22, +0x08, 0x96, 0xFF, 0x6B, 0x45, 0xE1, 0x59, 0xE6, +0x6C, 0xEE, 0x6C, 0xE9, 0x08, 0xD6, 0x5B, 0x59, +0x51, 0x67, 0x01, 0x61, 0x5A, 0x6A, 0xFF, 0x6B, +0x82, 0x67, 0x6C, 0xEC, 0x0A, 0xD4, 0x08, 0x94, +0xBD, 0x67, 0xC7, 0x45, 0x8C, 0xEB, 0x19, 0x4E, +0x42, 0x5B, 0x40, 0xA6, 0x01, 0x61, 0x41, 0x6A, +0xFF, 0x69, 0x4C, 0xE9, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x08, 0x22, 0x0A, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0x56, 0xF6, 0x0C, 0x4C, 0xB1, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xE5, 0xF2, 0x9B, 0xA2, 0x04, 0x6B, +0x8C, 0xEB, 0x0B, 0x23, 0x65, 0xF4, 0x40, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0xA0, 0xF0, 0x1C, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x56, 0xF6, 0x1C, 0x4C, +0xB5, 0x10, 0x0D, 0x95, 0x0A, 0x96, 0xC3, 0xED, +0x03, 0x60, 0x0B, 0x93, 0x1E, 0x5B, 0x59, 0x61, +0x0B, 0x94, 0x50, 0x5C, 0x1D, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x76, 0xF6, 0x08, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x09, 0x94, 0x01, 0x6D, 0xC5, 0x67, 0x80, 0x18, +0x61, 0x19, 0x20, 0xF0, 0x60, 0xA0, 0x39, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, 0x40, 0xC0, +0x00, 0x6A, 0x20, 0xF0, 0x41, 0xC0, 0x90, 0x10, +0x20, 0xF0, 0x80, 0xA0, 0x07, 0x6A, 0x8E, 0x33, +0x4C, 0xEB, 0x01, 0x4B, 0x4C, 0xEB, 0x6C, 0x35, +0x39, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xAD, 0xEB, +0x20, 0xF0, 0x60, 0xC0, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x02, 0x6C, 0x8C, 0xEB, +0x0A, 0x23, 0x20, 0xF0, 0xA0, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0x76, 0xF6, 0x14, 0x4C, 0xAE, 0x35, +0x4C, 0xED, 0x80, 0x18, 0xFE, 0x11, 0x20, 0xF0, +0x40, 0xA0, 0x07, 0x6B, 0x4E, 0x32, 0x6C, 0xEA, +0x02, 0x52, 0x6A, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x96, 0xF6, +0x04, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x09, 0x94, +0x01, 0x6D, 0x00, 0x6E, 0x80, 0x18, 0x61, 0x19, +0x2A, 0x10, 0x0D, 0x95, 0x23, 0xED, 0x32, 0x60, +0x20, 0xF0, 0x61, 0xA0, 0x01, 0x4B, 0x20, 0xF0, +0x61, 0xC0, 0x65, 0xF4, 0x40, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x08, 0x22, 0x20, 0xF0, 0xA1, 0xA0, +0x10, 0xF0, 0x24, 0x6C, 0x96, 0xF6, 0x10, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x20, 0xF0, 0x41, 0xA0, +0x03, 0x5A, 0x3E, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x96, 0xF6, +0x1C, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x09, 0x94, +0x00, 0x6D, 0x80, 0x18, 0x70, 0x18, 0x00, 0x6A, +0x20, 0xF0, 0x60, 0xA0, 0x20, 0xF0, 0x41, 0xC0, +0x39, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x22, 0x10, 0x20, 0xF0, 0x41, 0xA0, +0x03, 0x22, 0xFF, 0x4A, 0x20, 0xF0, 0x41, 0xC0, +0x20, 0xF0, 0x60, 0xA0, 0x07, 0x6C, 0x6E, 0x32, +0x8C, 0xEA, 0x09, 0x22, 0xFF, 0x4A, 0x8C, 0xEA, +0x4C, 0x34, 0x39, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x8D, 0xEA, 0x20, 0xF0, 0x40, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF6, 0x04, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x09, 0x94, 0x80, 0x18, 0x02, 0x1D, 0x13, 0x97, +0x12, 0x91, 0x11, 0x90, 0x0A, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x4C, 0xEC, 0x52, 0x68, 0x18, 0xEC, +0x30, 0xF0, 0x20, 0x6B, 0x60, 0xF2, 0x08, 0x4B, +0x04, 0xD4, 0x4C, 0xED, 0x12, 0xE8, 0x01, 0xE3, +0x94, 0x33, 0x10, 0xF0, 0x24, 0x6C, 0xB5, 0xF4, +0x94, 0x9C, 0x91, 0xE3, 0x80, 0xA4, 0xC4, 0x67, +0x10, 0xF0, 0x24, 0x6C, 0x4C, 0xEE, 0xB5, 0xF4, +0x90, 0x9C, 0x05, 0xD6, 0x20, 0xF0, 0xC6, 0xA0, +0x8D, 0xE3, 0x80, 0xA3, 0x40, 0x6B, 0xCC, 0xEB, +0x4C, 0xEB, 0x4C, 0xEC, 0xA0, 0xF0, 0x01, 0x23, +0x18, 0x69, 0x8C, 0xE9, 0x2F, 0x31, 0x01, 0x75, +0x4C, 0xE9, 0x23, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF1, 0x01, 0x4A, +0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF6, 0x10, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x20, 0xF0, 0x63, 0xA0, 0x10, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x20, 0xF0, 0x43, 0xC0, 0x04, 0x94, +0x05, 0x95, 0x00, 0x6E, 0xF1, 0x67, 0x80, 0x18, +0x14, 0x17, 0x20, 0xF0, 0x66, 0xA0, 0x19, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, 0x46, 0xC0, +0x78, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, +0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, +0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF6, +0x1C, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x20, 0xF0, +0x83, 0xA0, 0x0F, 0x6A, 0x20, 0xF0, 0xA6, 0xA0, +0x64, 0x67, 0x4C, 0xEB, 0x01, 0x4B, 0x4C, 0xEB, +0xE1, 0x4A, 0x8C, 0xEA, 0x6D, 0xEA, 0xAE, 0x35, +0x03, 0x6B, 0x6C, 0xED, 0x20, 0xF0, 0x43, 0xC0, +0x43, 0x45, 0x6C, 0xEA, 0x02, 0x5A, 0x52, 0x60, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, 0x08, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0xFF, 0x6A, 0xD6, 0xF6, +0x04, 0x4C, 0x4C, 0xED, 0x80, 0x18, 0xFE, 0x11, +0x20, 0xF0, 0xA6, 0xA0, 0x03, 0x6C, 0xFF, 0x6E, +0xAE, 0x32, 0x8C, 0xEA, 0x6F, 0x42, 0xCC, 0xEB, +0x79, 0xE0, 0xC5, 0xA6, 0x03, 0x4A, 0x8C, 0xEA, +0x05, 0xD6, 0x4C, 0x36, 0x19, 0x6A, 0x4B, 0xEA, +0xAC, 0xEA, 0xCD, 0xEA, 0x20, 0xF0, 0x46, 0xC0, +0x04, 0x96, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0xCC, 0x35, 0x49, 0xE5, 0x6D, 0xE2, +0x00, 0xF2, 0x46, 0xA3, 0xFF, 0x72, 0x0B, 0x60, +0x20, 0xF0, 0x65, 0xA0, 0x4C, 0xEC, 0x22, 0x67, +0x0D, 0x6A, 0x4B, 0xEA, 0x88, 0x34, 0x6C, 0xEA, +0x8D, 0xEA, 0x20, 0xF0, 0x45, 0xC0, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF2, +0x00, 0x6A, 0x6C, 0xEA, 0x08, 0x22, 0x05, 0x96, +0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF6, 0x10, 0x4C, +0xB1, 0x67, 0x80, 0x18, 0xFE, 0x11, 0x04, 0x94, +0x05, 0x95, 0x01, 0x6E, 0xF1, 0x67, 0x80, 0x18, +0x14, 0x17, 0x03, 0x10, 0x04, 0x94, 0x80, 0x18, +0x48, 0x18, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xF6, 0x63, 0x13, 0x62, +0x12, 0xD1, 0x11, 0xD0, 0xFF, 0x6A, 0x24, 0x67, +0x4C, 0xE9, 0x52, 0x68, 0x18, 0xE9, 0x30, 0xF0, +0x20, 0x6B, 0x60, 0xF2, 0x08, 0x4B, 0x7F, 0x6E, +0x12, 0xE8, 0x01, 0xE3, 0x76, 0xA8, 0x83, 0x67, +0x4C, 0xEC, 0x0D, 0xD4, 0x10, 0xF0, 0x24, 0x6C, +0xB5, 0xF4, 0x94, 0x9C, 0x34, 0x33, 0x91, 0xE3, +0x80, 0xA4, 0x8C, 0xEA, 0x09, 0xD2, 0xCC, 0xEA, +0x08, 0xD2, 0x10, 0xF0, 0x24, 0x6A, 0xB5, 0xF4, +0x50, 0x9A, 0x4D, 0xE3, 0x60, 0xA3, 0x18, 0x6A, +0x6C, 0xEA, 0x4E, 0x32, 0x0C, 0xD2, 0x33, 0xF0, +0x64, 0x41, 0x30, 0xF0, 0x20, 0x6A, 0x64, 0x33, +0xC0, 0xF1, 0x08, 0x4A, 0x4D, 0xE3, 0x60, 0xAB, +0x03, 0x5B, 0x15, 0x61, 0x65, 0xF4, 0x40, 0x9A, +0x00, 0xF2, 0x00, 0x6B, 0x4C, 0xEB, 0x06, 0x23, +0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF5, 0x0C, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x01, 0x6D, 0x91, 0x67, +0xC5, 0x67, 0x80, 0x18, 0x61, 0x19, 0x91, 0x67, +0x00, 0x6D, 0x80, 0x18, 0x08, 0x1B, 0x30, 0xF0, +0x20, 0x6F, 0x33, 0xF2, 0x44, 0x41, 0xC0, 0xF1, +0x08, 0x4F, 0x44, 0x32, 0xE9, 0xE2, 0xA0, 0xAA, +0x0E, 0xD2, 0xB3, 0xF1, 0x44, 0x41, 0x44, 0x32, +0xE9, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0x80, 0xAA, +0x07, 0xD2, 0x4E, 0xF5, 0x40, 0x9B, 0x93, 0xE5, +0x06, 0xD7, 0x40, 0xEA, 0x06, 0x94, 0x0B, 0xD2, +0x07, 0x96, 0x33, 0xF3, 0x44, 0x41, 0x44, 0x32, +0x89, 0xE2, 0xA0, 0xAA, 0x80, 0xAE, 0x30, 0xF0, +0x20, 0x6F, 0x0F, 0xD2, 0x4E, 0xF5, 0x40, 0x9F, +0x93, 0xE5, 0x40, 0xEA, 0x06, 0x94, 0x0A, 0xD2, +0x00, 0xF2, 0x00, 0x6A, 0x65, 0xF4, 0x60, 0x9C, +0x6C, 0xEA, 0x12, 0x22, 0x07, 0x96, 0x0E, 0x97, +0xB3, 0xF2, 0x44, 0x41, 0x0F, 0x93, 0x44, 0x32, +0x89, 0xE2, 0xA0, 0xAE, 0xC0, 0xAF, 0xE0, 0xAA, +0x40, 0xAB, 0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF6, +0x1C, 0x4C, 0x04, 0xD2, 0x80, 0x18, 0xFE, 0x11, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, 0x0B, 0x22, +0x09, 0x94, 0x0B, 0x95, 0x0A, 0x96, 0x0C, 0x97, +0x04, 0xD4, 0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF6, +0x14, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x09, 0x96, +0xDE, 0x32, 0x12, 0x22, 0x08, 0x97, 0x30, 0xF0, +0x20, 0x6A, 0x0F, 0xF4, 0x10, 0x4A, 0xE4, 0x33, +0x49, 0xE3, 0x60, 0xAA, 0x72, 0x34, 0x76, 0x32, +0x49, 0xE4, 0x49, 0xE3, 0x7E, 0x33, 0x69, 0xE2, +0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEA, 0x08, 0x10, +0x08, 0x94, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF4, +0x10, 0x4A, 0x84, 0x33, 0x49, 0xE3, 0x40, 0xAA, +0x40, 0xF0, 0x64, 0x80, 0x00, 0x53, 0x15, 0x60, +0x40, 0xF0, 0x84, 0xA0, 0x7F, 0x6B, 0x6C, 0xEC, +0x30, 0xF0, 0x20, 0x6B, 0x0F, 0xF4, 0x10, 0x4B, +0x84, 0x34, 0x71, 0xE4, 0x80, 0xAC, 0x92, 0x35, +0x96, 0x33, 0x6D, 0xE5, 0x6D, 0xE4, 0x9E, 0x34, +0x8D, 0xE3, 0xFF, 0xF7, 0x1F, 0x6C, 0x8C, 0xEB, +0x0B, 0x10, 0x40, 0xF0, 0x84, 0xA0, 0x7F, 0x6D, +0x30, 0xF0, 0x20, 0x6B, 0xAC, 0xEC, 0x0F, 0xF4, +0x10, 0x4B, 0x84, 0x34, 0x71, 0xE4, 0x60, 0xAC, +0x20, 0xF0, 0xA3, 0xA0, 0x10, 0x6C, 0x8B, 0xEC, +0xAC, 0xEC, 0xFF, 0x6D, 0xAC, 0xEC, 0x10, 0x6D, +0x8E, 0xED, 0x01, 0x5D, 0x0D, 0x97, 0xB8, 0x67, +0xAB, 0xED, 0x05, 0x6C, 0xAC, 0xEC, 0x64, 0x6D, +0xFB, 0xE5, 0xD8, 0xEB, 0x64, 0x4C, 0x0B, 0x97, +0x12, 0xEB, 0x98, 0xEB, 0x20, 0xF0, 0x86, 0xA0, +0x03, 0x6B, 0x8C, 0xEB, 0x0C, 0x94, 0x12, 0xEE, +0xC4, 0xEB, 0xEF, 0xE5, 0xB8, 0xEB, 0x07, 0xD6, +0x12, 0xED, 0x58, 0xED, 0x00, 0xF2, 0x00, 0x6A, +0x12, 0xEB, 0x64, 0xEC, 0x06, 0xD3, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0x6C, 0xEA, +0x08, 0x22, 0x0D, 0x95, 0x10, 0xF0, 0x24, 0x6C, +0x16, 0xF7, 0x14, 0x4C, 0xC7, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, +0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, +0x09, 0x22, 0x40, 0xF0, 0xA4, 0xA0, 0x08, 0x96, +0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF7, 0x00, 0x4C, +0x80, 0x18, 0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x0C, 0x22, 0x07, 0x96, 0x06, 0x97, +0x10, 0xF0, 0x24, 0x6C, 0xC2, 0x35, 0xE2, 0x36, +0x36, 0xF7, 0x0C, 0x4C, 0xAA, 0x35, 0xCA, 0x36, +0x80, 0x18, 0xFE, 0x11, 0x06, 0x92, 0x07, 0x93, +0x63, 0xEA, 0x03, 0x61, 0x0A, 0x94, 0x1E, 0x5C, +0x2F, 0x61, 0x20, 0xF0, 0x63, 0xA0, 0x10, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x10, 0x72, 0x4C, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF7, 0x18, 0x4C, 0x80, 0x18, 0xFE, 0x11, +0x0A, 0x96, 0x1E, 0x5E, 0x3B, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF5, 0x48, 0x9A, 0x08, 0x94, +0x40, 0xEA, 0x07, 0x22, 0xFD, 0x67, 0x47, 0x47, +0x1D, 0x4A, 0xE0, 0xA2, 0x40, 0xF0, 0xE6, 0xC0, +0x2D, 0x10, 0x5D, 0x67, 0x67, 0x42, 0x1D, 0x4B, +0x40, 0xA3, 0x40, 0xF0, 0x45, 0xC0, 0x26, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, 0x07, 0x22, +0x09, 0x95, 0x10, 0xF0, 0x24, 0x6C, 0x56, 0xF7, +0x00, 0x4C, 0x80, 0x18, 0xFE, 0x11, 0x00, 0x6A, +0x20, 0xF0, 0x63, 0xA0, 0x40, 0xF0, 0x42, 0xC0, +0x10, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x10, 0x72, 0x01, 0x6D, 0x0B, 0x61, +0x20, 0xF0, 0x60, 0xA0, 0x39, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x08, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x01, 0x10, 0x00, 0x6D, 0x91, 0x67, +0x80, 0x18, 0x08, 0x1B, 0x13, 0x97, 0x12, 0x91, +0x11, 0x90, 0x0A, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xFF, 0x6B, 0x04, 0x67, +0x26, 0x67, 0x4E, 0xF5, 0x5C, 0x9A, 0x6C, 0xE8, +0x6C, 0xE9, 0x6C, 0xED, 0x90, 0x67, 0xD1, 0x67, +0x40, 0xEA, 0xA2, 0x67, 0x90, 0x67, 0xF1, 0x67, +0x00, 0x6E, 0x80, 0x18, 0x14, 0x17, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xE5, 0xF2, 0x9A, 0xA3, +0x52, 0x6A, 0xE5, 0xF2, 0x79, 0xA3, 0x58, 0xEC, +0x30, 0xF0, 0x20, 0x6D, 0x60, 0xF2, 0x08, 0x4D, +0xFF, 0x4B, 0x12, 0xEA, 0x49, 0xE5, 0xFF, 0x6D, +0xAC, 0xEB, 0x05, 0x5B, 0xE0, 0xF0, 0x13, 0x60, +0x10, 0xF0, 0x24, 0x6D, 0x68, 0x33, 0x74, 0xF6, +0x18, 0x4D, 0x75, 0xE5, 0x60, 0x9D, 0x00, 0xEB, +0x0C, 0x6B, 0x9D, 0x67, 0x6F, 0xCC, 0xBD, 0x67, +0x0E, 0x6C, 0x90, 0xC5, 0x72, 0xC5, 0x20, 0xF0, +0x72, 0xA2, 0x03, 0x6C, 0xDD, 0x67, 0x73, 0xC5, +0x63, 0xA2, 0x74, 0xC5, 0x20, 0xF0, 0x65, 0xA2, +0x6A, 0x35, 0x8C, 0xED, 0xB5, 0xC6, 0xA3, 0x67, +0x8C, 0xED, 0xB6, 0xC6, 0xA5, 0xA2, 0xB7, 0xC6, +0xA6, 0xA2, 0xB8, 0xC6, 0x7E, 0x35, 0x72, 0x33, +0x8C, 0xEB, 0x7A, 0xC6, 0xB9, 0xC6, 0x20, 0xF0, +0x46, 0xA2, 0x01, 0x6B, 0x4A, 0x32, 0x6C, 0xEA, +0x5B, 0xC6, 0x00, 0x6A, 0x5C, 0xC6, 0x6D, 0x10, +0xBD, 0x67, 0x0C, 0x6B, 0x6F, 0xCD, 0x0E, 0x6B, +0x70, 0xC5, 0x0D, 0x6B, 0x72, 0xC5, 0x64, 0xA2, +0x8C, 0x34, 0x73, 0xC5, 0x60, 0xA2, 0x74, 0xC5, +0x41, 0xA2, 0x55, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF4, 0x5C, 0x9A, 0x49, 0xE4, 0x40, 0xA2, +0x56, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF5, +0x44, 0x9A, 0x49, 0xE4, 0x40, 0xA2, 0x57, 0xC5, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF5, 0x48, 0x9A, +0x49, 0xE4, 0x40, 0xA2, 0x58, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF5, 0x4C, 0x9A, 0x49, 0xE4, +0x40, 0xA2, 0x59, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF4, 0x40, 0x9A, 0x49, 0xE4, 0x40, 0xA2, +0x5A, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF5, +0x50, 0x9A, 0x49, 0xE4, 0x40, 0xA2, 0x5B, 0xC5, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF5, 0x54, 0x9A, +0x49, 0xE4, 0x40, 0xA2, 0x5C, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF5, 0x58, 0x9A, 0x76, 0x10, +0xDD, 0x67, 0x0C, 0x6A, 0x4F, 0xCE, 0x0E, 0x6A, +0x50, 0xC6, 0x52, 0xC6, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x45, 0xF4, 0x72, 0xA2, +0x73, 0xC6, 0x45, 0xF4, 0x73, 0xA2, 0x74, 0xC6, +0x45, 0xF4, 0x74, 0xA2, 0x75, 0xC6, 0x45, 0xF4, +0x75, 0xA2, 0x76, 0xC6, 0x45, 0xF4, 0x76, 0xA2, +0x77, 0xC6, 0x45, 0xF4, 0x77, 0xA2, 0x78, 0xC6, +0x45, 0xF4, 0x78, 0xA2, 0x79, 0xC6, 0x45, 0xF4, +0x79, 0xA2, 0x7A, 0xC6, 0x45, 0xF4, 0x7A, 0xA2, +0x45, 0xF4, 0x5B, 0xA2, 0x7B, 0xC6, 0x5C, 0xC6, +0x00, 0x6A, 0x5D, 0xC6, 0x4E, 0x10, 0x7D, 0x67, +0x03, 0x6A, 0x4F, 0xCB, 0x0E, 0x6A, 0x50, 0xC3, +0x0F, 0x6A, 0x52, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x74, 0xA2, 0x2F, 0xF5, 0x14, 0x4A, +0x41, 0xA2, 0x9D, 0x67, 0x73, 0xC4, 0x54, 0xC4, +0x3C, 0x10, 0xBD, 0x67, 0x0C, 0x6B, 0x6F, 0xCD, +0x0E, 0x6B, 0x70, 0xC5, 0x10, 0x6B, 0x72, 0xC5, +0x40, 0xF0, 0x64, 0xA2, 0x8C, 0x34, 0x73, 0xC5, +0x77, 0xAA, 0x04, 0x4B, 0x6F, 0x33, 0x74, 0xC5, +0x76, 0xAA, 0x04, 0x4B, 0x6F, 0x33, 0x75, 0xC5, +0x60, 0xA2, 0x76, 0xC5, 0x65, 0xA2, 0x77, 0xC5, +0x46, 0xA2, 0x58, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF4, 0x5C, 0x9A, 0x49, 0xE4, 0x40, 0xA2, +0x59, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF5, +0x44, 0x9A, 0x49, 0xE4, 0x40, 0xA2, 0x5A, 0xC5, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF5, 0x48, 0x9A, +0x49, 0xE4, 0x40, 0xA2, 0x5B, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF5, 0x4C, 0x9A, 0x49, 0xE4, +0x40, 0xA2, 0x5C, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF4, 0x40, 0x9A, 0x51, 0xE4, 0x40, 0xA4, +0x5D, 0xC5, 0x04, 0x94, 0x05, 0x95, 0x06, 0x96, +0x07, 0x97, 0x80, 0x18, 0x6D, 0x08, 0x09, 0x97, +0x05, 0x63, 0x00, 0xEF, 0x00, 0x6A, 0xB3, 0xF0, +0xA4, 0x42, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0xA4, 0x35, 0x00, 0x6C, 0x75, 0xE5, +0x80, 0xCD, 0x33, 0xF0, 0xA4, 0x42, 0xA4, 0x35, +0x75, 0xE5, 0x80, 0xCD, 0xB2, 0xF7, 0xA4, 0x42, +0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, 0xB3, 0xF1, +0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, +0x33, 0xF2, 0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, +0x80, 0xCD, 0xB3, 0xF2, 0xA4, 0x42, 0xA4, 0x35, +0x75, 0xE5, 0x80, 0xCD, 0x43, 0xF4, 0xA4, 0x42, +0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, 0xC3, 0xF3, +0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, +0xC3, 0xF4, 0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, +0x82, 0xCD, 0x43, 0xF5, 0xA4, 0x42, 0xA4, 0x35, +0x75, 0xE5, 0x82, 0xCD, 0x01, 0x4A, 0xFF, 0x6C, +0x8C, 0xEA, 0x80, 0x72, 0xC4, 0x61, 0x58, 0x67, +0x87, 0xF1, 0x48, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x8C, 0xEA, 0x43, 0xF4, 0xA4, 0x42, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xA4, 0x35, 0x00, 0x6C, 0x75, 0xE5, 0x80, 0xCD, +0xC3, 0xF3, 0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, +0x80, 0xCD, 0xC3, 0xF4, 0xA4, 0x42, 0x43, 0xF5, +0x04, 0x4A, 0xA4, 0x35, 0x44, 0x32, 0x75, 0xE5, +0x6D, 0xE2, 0x82, 0xCD, 0x82, 0xCB, 0x20, 0xE8, +0xFF, 0x6A, 0x8C, 0xEA, 0xB3, 0xF0, 0xA4, 0x42, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xA4, 0x35, 0x00, 0x6C, 0x75, 0xE5, 0x80, 0xCD, +0x33, 0xF1, 0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, +0x80, 0xCD, 0x33, 0xF0, 0xA4, 0x42, 0xA2, 0xF7, +0x14, 0x4A, 0xA4, 0x35, 0x44, 0x32, 0x75, 0xE5, +0x6D, 0xE2, 0x80, 0xCD, 0x80, 0xCB, 0x20, 0xE8, +0xFF, 0x6A, 0x8C, 0xEA, 0xB3, 0xF1, 0xA4, 0x42, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xA4, 0x35, 0x00, 0x6C, 0x75, 0xE5, 0x80, 0xCD, +0x33, 0xF3, 0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, +0x80, 0xCD, 0x33, 0xF2, 0xA4, 0x42, 0xA4, 0x35, +0x75, 0xE5, 0x80, 0xCD, 0xB3, 0xF2, 0xA4, 0x42, +0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, 0x52, 0x6C, +0x98, 0xEA, 0x80, 0x4C, 0xEE, 0x4C, 0x12, 0xEA, +0x6D, 0xE2, 0xE0, 0xF0, 0x41, 0xA3, 0x4C, 0xEC, +0xE0, 0xF0, 0x81, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0xF4, 0x63, 0x17, 0x62, 0x16, 0xD1, 0x15, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xFF, 0x6A, 0x15, 0xF5, +0x7C, 0x9B, 0x4C, 0xEC, 0x90, 0x34, 0x6D, 0xE4, +0x00, 0xA3, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF5, +0x60, 0x9B, 0x4C, 0xE8, 0x6D, 0xE4, 0xA0, 0xA3, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF5, 0x64, 0x9B, +0x4C, 0xED, 0x6D, 0xE4, 0x60, 0xA3, 0xC3, 0x67, +0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF5, 0x68, 0x9B, +0x4C, 0xEE, 0x0F, 0xD6, 0x6D, 0xE4, 0x60, 0xA3, +0xE3, 0x67, 0x10, 0xF0, 0x24, 0x6B, 0x35, 0xF5, +0xCC, 0x9B, 0x4C, 0xEF, 0x10, 0xD7, 0xD9, 0xE4, +0x60, 0xA6, 0xE3, 0x67, 0x10, 0xF0, 0x24, 0x6B, +0x35, 0xF5, 0x70, 0x9B, 0x4C, 0xEF, 0x09, 0xD7, +0x6D, 0xE4, 0x60, 0xA3, 0xE3, 0x67, 0x10, 0xF0, +0x24, 0x6B, 0x35, 0xF5, 0x74, 0x9B, 0x4C, 0xEF, +0x0B, 0xD7, 0x6D, 0xE4, 0xE0, 0xA3, 0x4C, 0xEF, +0x10, 0xF0, 0x24, 0x6A, 0x35, 0xF5, 0x58, 0x9A, +0x49, 0xE4, 0x40, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0x35, 0xF5, 0x5C, 0x9A, 0x51, 0xE4, 0x60, 0xA4, +0x01, 0x6A, 0x4C, 0xEB, 0xA0, 0xF2, 0x06, 0x2B, +0x52, 0x69, 0x38, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0x60, 0xF2, 0x08, 0x4B, 0x12, 0xE9, 0x25, 0xE3, +0x60, 0xA6, 0x00, 0xF6, 0x60, 0x33, 0x00, 0xF6, +0x63, 0x33, 0x00, 0x53, 0x00, 0x6B, 0x0E, 0xD3, +0x05, 0x60, 0x20, 0xF0, 0x66, 0xA1, 0x7A, 0x33, +0x4C, 0xEB, 0x0E, 0xD3, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF4, 0x54, 0x9A, 0x14, 0x33, 0x0F, 0x94, +0x49, 0xE3, 0xC0, 0xA2, 0xFF, 0x6B, 0x6C, 0xEE, +0xCA, 0xEC, 0x10, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x01, 0x6B, 0x6C, 0xEA, +0x60, 0xF2, 0x1C, 0x22, 0x0F, 0x95, 0x10, 0xF0, +0x24, 0x6C, 0x56, 0xF7, 0x0C, 0x4C, 0x80, 0x18, +0xFE, 0x11, 0x74, 0x12, 0x20, 0xF0, 0x85, 0xA1, +0x80, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0x6C, 0xEA, +0x40, 0xF2, 0x1E, 0x2A, 0x0E, 0x96, 0x19, 0x26, +0x30, 0xF0, 0x20, 0x6A, 0xB3, 0xF1, 0x64, 0x40, +0xC0, 0xF1, 0x08, 0x4A, 0x64, 0x33, 0x4D, 0xE3, +0x60, 0xAB, 0x0A, 0xD3, 0x33, 0xF3, 0x64, 0x40, +0x64, 0x33, 0x4D, 0xE3, 0x60, 0xAB, 0x11, 0xD3, +0xB3, 0xF2, 0x64, 0x40, 0x64, 0x33, 0x4D, 0xE3, +0x60, 0xAB, 0x12, 0xD3, 0x33, 0xF2, 0x64, 0x40, +0x18, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xB3, 0xF0, +0x64, 0x40, 0xC0, 0xF1, 0x08, 0x4A, 0x64, 0x33, +0x4D, 0xE3, 0x60, 0xAB, 0x0A, 0xD3, 0x33, 0xF1, +0x64, 0x40, 0x64, 0x33, 0x4D, 0xE3, 0x60, 0xAB, +0x11, 0xD3, 0x33, 0xF0, 0x64, 0x40, 0x64, 0x33, +0x4D, 0xE3, 0x60, 0xAB, 0x12, 0xD3, 0xB2, 0xF7, +0x64, 0x40, 0x64, 0x33, 0x49, 0xE3, 0x40, 0xAA, +0x08, 0xD2, 0x40, 0xF0, 0x61, 0xA1, 0x40, 0x6A, +0x6C, 0xEA, 0x05, 0x22, 0x40, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x40, 0xF0, 0x41, 0xC1, 0x09, 0x93, +0x0B, 0x94, 0x7F, 0x6A, 0xAC, 0xEA, 0x0D, 0xD2, +0x3F, 0x6A, 0x4C, 0xEB, 0x4C, 0xEC, 0x4C, 0xEF, +0x69, 0xE4, 0xEE, 0xEA, 0x09, 0xD3, 0x0B, 0xD4, +0x0C, 0xD7, 0x40, 0xF1, 0x1D, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x65, 0xF4, +0x60, 0x9A, 0x01, 0x6C, 0x8C, 0xEB, 0x14, 0x23, +0x09, 0x95, 0x0B, 0x96, 0xB2, 0xF7, 0x64, 0x40, +0x64, 0x33, 0x04, 0xD5, 0x05, 0xD6, 0x06, 0xD7, +0x49, 0xE3, 0x40, 0xAA, 0x0F, 0x95, 0x10, 0x96, +0x0D, 0x97, 0x10, 0xF0, 0x24, 0x6C, 0x76, 0xF7, +0x00, 0x4C, 0x07, 0xD2, 0x80, 0x18, 0xFE, 0x11, +0x10, 0x92, 0x0F, 0x97, 0xEE, 0xEA, 0x26, 0x22, +0x0E, 0x92, 0x05, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xC5, 0xF4, 0x68, 0xA2, 0x04, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC5, 0xF4, 0x67, 0xA2, 0x40, 0xF0, +0x81, 0xA1, 0x3F, 0x6A, 0x01, 0x6D, 0x8C, 0xEA, +0x62, 0xEA, 0x03, 0x60, 0x57, 0xE3, 0xFF, 0x6A, +0x4C, 0xED, 0x40, 0xF0, 0x61, 0xA1, 0x40, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x4D, 0xFF, 0x6A, +0x4C, 0xED, 0x0C, 0x92, 0x6F, 0x45, 0x08, 0x94, +0x78, 0xEA, 0xFF, 0xF7, 0x1F, 0x6A, 0x12, 0xEB, +0x6D, 0xE4, 0x1F, 0x10, 0x40, 0xF0, 0xC1, 0xA1, +0x0D, 0x97, 0x3F, 0x6B, 0x40, 0x6A, 0xFF, 0x6C, +0xCC, 0xEB, 0xCC, 0xEA, 0x77, 0xE7, 0x8C, 0xEA, +0x8C, 0xED, 0x03, 0x22, 0x01, 0x4D, 0x8C, 0xED, +0x04, 0x10, 0x0D, 0x92, 0x42, 0xEB, 0x01, 0x61, +0x01, 0x6D, 0x0A, 0x93, 0x09, 0x94, 0xFF, 0xF7, +0x1F, 0x6A, 0x08, 0x96, 0x8D, 0xE3, 0x0C, 0x94, +0x4C, 0xEB, 0x0A, 0xD3, 0x98, 0xED, 0x12, 0xEB, +0x6D, 0xE6, 0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x01, 0x6E, 0x08, 0xD3, +0xCC, 0xEA, 0x0C, 0x22, 0x40, 0xF0, 0x41, 0xA1, +0x10, 0xF0, 0x24, 0x6C, 0x3F, 0x6F, 0x5A, 0x33, +0x96, 0xF7, 0x10, 0x4C, 0x6C, 0xEE, 0x4C, 0xEF, +0x80, 0x18, 0xFE, 0x11, 0x0B, 0x92, 0x09, 0x94, +0x12, 0x97, 0x11, 0x93, 0x5D, 0xE7, 0x8D, 0xE3, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xEB, 0x4C, 0xEF, +0x0B, 0xD7, 0x09, 0xD3, 0x40, 0xF0, 0x61, 0xA1, +0x40, 0x6A, 0x6D, 0xEA, 0x40, 0xF0, 0x41, 0xC1, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x08, 0x95, 0x01, 0x6B, 0x6C, 0xEA, 0x0C, 0xD5, +0x08, 0x22, 0x08, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF7, 0x00, 0x4C, 0xB0, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x09, 0x96, 0x0A, 0x97, 0x08, 0x94, +0x0B, 0x95, 0xEB, 0xE6, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEA, 0x04, 0xD2, 0xCB, 0xE4, 0xAB, 0xE2, +0x0B, 0x96, 0x0C, 0x95, 0x09, 0x97, 0x90, 0x67, +0x05, 0xD2, 0x80, 0x18, 0x9F, 0x14, 0x0E, 0x96, +0x38, 0x26, 0xFD, 0x67, 0x87, 0x47, 0x21, 0x4C, +0xE0, 0xAC, 0x30, 0xF0, 0x20, 0x6A, 0x9D, 0x67, +0xB3, 0xF1, 0x64, 0x40, 0xC0, 0xF1, 0x08, 0x4A, +0xA7, 0x44, 0x64, 0x33, 0x4D, 0xE3, 0x1D, 0x4D, +0xE0, 0xCB, 0x80, 0xAD, 0x33, 0xF3, 0x64, 0x40, +0xBD, 0x67, 0xC7, 0x45, 0x64, 0x33, 0x4D, 0xE3, +0x25, 0x4E, 0x80, 0xCB, 0xA0, 0xAE, 0xB3, 0xF2, +0x64, 0x40, 0xDD, 0x67, 0xE7, 0x46, 0x64, 0x33, +0x4D, 0xE3, 0x19, 0x4F, 0xA0, 0xCB, 0xC0, 0xAF, +0x33, 0xF2, 0x64, 0x40, 0x64, 0x33, 0x49, 0xE3, +0xC0, 0xCA, 0x20, 0xF0, 0x48, 0xA1, 0x08, 0x93, +0xFF, 0xF7, 0x1F, 0x6F, 0xEC, 0xEA, 0x43, 0xEB, +0x00, 0xF1, 0x1E, 0x61, 0x90, 0x67, 0x80, 0x18, +0x6F, 0x1B, 0x90, 0x67, 0x80, 0x18, 0x10, 0x1D, +0x17, 0x11, 0xBD, 0x67, 0xC7, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF7, 0x1C, 0x4A, 0x21, 0x4E, +0x0C, 0x34, 0xA0, 0xAE, 0x91, 0xE2, 0xDD, 0x67, +0x30, 0xF0, 0x20, 0x6A, 0xB3, 0xF0, 0x64, 0x40, +0xC0, 0xF1, 0x08, 0x4A, 0xE7, 0x46, 0x64, 0x33, +0x4D, 0xE3, 0x1D, 0x4F, 0xA0, 0xCB, 0xC0, 0xAF, +0x33, 0xF1, 0x64, 0x40, 0xFD, 0x67, 0xA7, 0x47, +0x64, 0x33, 0x4D, 0xE3, 0x25, 0x4D, 0xC0, 0xCB, +0xE0, 0xAD, 0x33, 0xF0, 0x64, 0x40, 0x64, 0x33, +0x4D, 0xE3, 0xE0, 0xCB, 0xB2, 0xF7, 0x64, 0x40, +0x64, 0x33, 0x49, 0xE3, 0x7D, 0x67, 0xA7, 0x43, +0x19, 0x4D, 0x60, 0xAD, 0x08, 0x96, 0xFF, 0xF7, +0x1F, 0x6D, 0x60, 0xCA, 0x43, 0xAC, 0xCF, 0xE5, +0x62, 0xEA, 0x02, 0x60, 0x49, 0xE6, 0x43, 0xCC, +0xA7, 0x40, 0x30, 0xF0, 0x20, 0x6B, 0x39, 0x4D, +0x30, 0xF0, 0x20, 0x6A, 0xB2, 0xF7, 0x84, 0x40, +0xAC, 0x35, 0x2F, 0xF5, 0x18, 0x4B, 0x6D, 0xE5, +0x84, 0x34, 0xC0, 0xF1, 0x08, 0x4A, 0x51, 0xE4, +0x0A, 0xD3, 0x80, 0xAC, 0x68, 0xA3, 0x63, 0xEC, +0x08, 0x61, 0x90, 0x67, 0x80, 0x18, 0xDB, 0x19, +0x0A, 0x97, 0x45, 0xA7, 0x01, 0x4A, 0x45, 0xC7, +0xC3, 0x10, 0x20, 0xF0, 0x87, 0xA1, 0x80, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, +0xA0, 0xF0, 0x1A, 0x23, 0x65, 0xF4, 0x40, 0x9A, +0x01, 0x6B, 0x6C, 0xEA, 0x07, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0xB6, 0xF7, 0x10, 0x4C, 0xB0, 0x67, +0x80, 0x18, 0xFE, 0x11, 0x90, 0x67, 0x80, 0x18, +0xDB, 0x19, 0x20, 0xF0, 0x67, 0xA1, 0x7F, 0x6A, +0x6C, 0xEA, 0x20, 0xF0, 0x47, 0xC1, 0xA4, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x65, 0xF4, 0x60, 0x9A, 0x01, 0x6C, 0x8C, 0xEB, +0x15, 0x23, 0x09, 0x93, 0x0B, 0x94, 0x0C, 0x95, +0x04, 0xD3, 0xB2, 0xF7, 0x64, 0x40, 0x64, 0x33, +0x05, 0xD4, 0x06, 0xD5, 0x49, 0xE3, 0x40, 0xAA, +0x0F, 0x95, 0x10, 0x96, 0x0D, 0x97, 0x10, 0xF0, +0x24, 0x6C, 0xB6, 0xF7, 0x1C, 0x4C, 0x07, 0xD2, +0x80, 0x18, 0xFE, 0x11, 0x10, 0x92, 0x0F, 0x96, +0x00, 0x6D, 0xCE, 0xEA, 0x21, 0x2A, 0x40, 0xF0, +0xC1, 0xA1, 0x0D, 0x97, 0x3F, 0x6B, 0x40, 0x6A, +0xFF, 0x6C, 0xCC, 0xEB, 0xCC, 0xEA, 0x77, 0xE7, +0x8C, 0xEA, 0x8C, 0xED, 0x03, 0x22, 0x01, 0x4D, +0x8C, 0xED, 0x04, 0x10, 0x0D, 0x92, 0x42, 0xEB, +0x01, 0x61, 0x01, 0x6D, 0x0A, 0x93, 0x09, 0x94, +0xFF, 0xF7, 0x1F, 0x6A, 0x08, 0x96, 0x8D, 0xE3, +0x0C, 0x94, 0x4C, 0xEB, 0x0A, 0xD3, 0x98, 0xED, +0x12, 0xEB, 0x79, 0xE6, 0x4C, 0xEE, 0x08, 0xD6, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x01, 0x6E, 0xCC, 0xEA, 0x0C, 0x22, 0x40, 0xF0, +0x41, 0xA1, 0x10, 0xF0, 0x24, 0x6C, 0x3F, 0x6F, +0x5A, 0x33, 0x96, 0xF7, 0x10, 0x4C, 0x6C, 0xEE, +0x4C, 0xEF, 0x80, 0x18, 0xFE, 0x11, 0x12, 0x97, +0x0B, 0x93, 0x11, 0x95, 0x09, 0x96, 0x69, 0xE7, +0xFF, 0xF7, 0x1F, 0x6C, 0xCD, 0xE5, 0x40, 0xF0, +0xA1, 0xA1, 0x8C, 0xEA, 0x8C, 0xEB, 0x41, 0x6C, +0x8B, 0xEC, 0xAC, 0xEC, 0x40, 0xF0, 0x81, 0xC1, +0x0E, 0x97, 0x1A, 0x27, 0xDD, 0x67, 0xE7, 0x46, +0x21, 0x4F, 0xB3, 0xF1, 0xA4, 0x40, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xAF, 0xC0, 0xF1, 0x08, 0x4C, +0xA4, 0x35, 0x95, 0xE5, 0xC0, 0xCD, 0x33, 0xF3, +0xA4, 0x40, 0xA4, 0x35, 0x95, 0xE5, 0x60, 0xCD, +0xB3, 0xF2, 0x64, 0x40, 0x64, 0x33, 0x8D, 0xE3, +0x40, 0xCB, 0x23, 0xF2, 0x14, 0x48, 0x19, 0x10, +0xDD, 0x67, 0xE7, 0x46, 0x21, 0x4F, 0xB3, 0xF0, +0xA4, 0x40, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xAF, +0xC0, 0xF1, 0x08, 0x4C, 0xA4, 0x35, 0x95, 0xE5, +0xC0, 0xCD, 0x33, 0xF1, 0xA4, 0x40, 0xA4, 0x35, +0x95, 0xE5, 0x60, 0xCD, 0x33, 0xF0, 0x64, 0x40, +0x64, 0x33, 0x8D, 0xE3, 0x40, 0xCB, 0xA2, 0xF7, +0x14, 0x48, 0xFD, 0x67, 0x47, 0x47, 0x19, 0x4A, +0xE0, 0xAA, 0x04, 0x30, 0x91, 0xE0, 0xE0, 0xCC, +0x0D, 0x92, 0x40, 0xF0, 0x81, 0xA1, 0x3F, 0x6B, +0x4C, 0xEB, 0x40, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0x6D, 0xEA, 0x40, 0xF0, 0x41, 0xC1, 0x0E, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x01, 0x6B, 0x6C, 0xEA, 0x07, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0xF6, 0xF7, 0x0C, 0x4C, 0xB0, 0x67, +0x80, 0x18, 0xFE, 0x11, 0x17, 0x97, 0x16, 0x91, +0x15, 0x90, 0x0C, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x01, 0x6A, 0x20, 0xE8, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x01, 0x75, 0x1F, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF1, 0x30, 0x9A, 0x30, 0xF0, 0x20, 0x68, +0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, +0x08, 0x6C, 0x02, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, 0x0C, 0x6C, +0x02, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF3, 0x34, 0x9A, 0x21, 0xF4, 0x00, 0x6C, +0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, 0x00, 0x6E, +0x46, 0x10, 0x02, 0x75, 0x26, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF1, 0x30, 0x9A, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x41, 0xF1, 0x08, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, +0x0C, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x75, 0xF3, 0x34, 0x9A, 0xCE, 0xF4, +0x50, 0x98, 0x21, 0xF4, 0x00, 0x6C, 0xB1, 0x67, +0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xE1, 0xF0, 0x10, 0x6C, 0xB1, 0x67, 0x01, 0x6E, +0x25, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF1, +0x30, 0x9A, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, 0x08, 0x6C, +0x02, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x41, 0xF1, 0x0C, 0x6C, 0x02, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF3, +0x34, 0x9A, 0xCE, 0xF4, 0x50, 0x98, 0x21, 0xF4, +0x00, 0x6C, 0xB1, 0x67, 0x01, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xE1, 0xF0, 0x10, 0x6C, +0xB1, 0x67, 0x00, 0x6E, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x0C, 0xD4, 0x45, 0x67, 0x1A, 0x25, 0x10, 0xF0, +0x24, 0x6B, 0x15, 0xF2, 0x7C, 0x9B, 0x80, 0x9C, +0x8C, 0xEB, 0x04, 0x2B, 0x01, 0x6A, 0x4B, 0xEA, +0x06, 0xD2, 0x34, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0xF6, 0xF7, 0x18, 0x4C, +0xF4, 0xF7, 0x0C, 0x4D, 0xC2, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x01, 0x6C, 0x8B, 0xEC, 0x06, 0xD4, +0x25, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, +0x18, 0x9A, 0xFF, 0x69, 0xCC, 0xE9, 0xEC, 0xE8, +0x28, 0x34, 0xB0, 0x67, 0x05, 0xF0, 0x00, 0x4C, +0x00, 0x18, 0x34, 0xE1, 0x0C, 0x95, 0x06, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, +0x60, 0x9D, 0x6C, 0xEA, 0x0F, 0x22, 0x06, 0x92, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0x17, 0xF0, 0x18, 0x4C, 0xF4, 0xF7, 0x0C, 0x4D, +0x00, 0x6E, 0xF1, 0x67, 0x04, 0xD2, 0x05, 0xD0, +0x80, 0x18, 0xFE, 0x11, 0x06, 0x92, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x0E, 0xD4, 0x45, 0x67, 0x12, 0x91, 0x13, 0x25, +0x10, 0xF0, 0x24, 0x6B, 0x15, 0xF2, 0x7C, 0x9B, +0x80, 0x9C, 0x8C, 0xEB, 0x7F, 0x23, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0xF6, 0xF7, +0x18, 0x4C, 0xD4, 0xF7, 0x0C, 0x4D, 0xC2, 0x67, +0x80, 0x18, 0xFE, 0x11, 0x73, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x58, 0x9A, 0xFF, 0x68, +0x00, 0x6B, 0x4C, 0xEF, 0x4A, 0xEF, 0xCC, 0xE8, +0x08, 0xD7, 0x09, 0xD3, 0x30, 0x60, 0x0E, 0x94, +0xA3, 0x67, 0xD0, 0x67, 0xE2, 0x67, 0x80, 0x18, +0xE2, 0x1E, 0x09, 0xD2, 0x01, 0x4A, 0x13, 0x2A, +0x0E, 0x94, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x5C, 0x9A, 0x60, 0x9C, 0x6C, 0xEA, 0x56, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0x57, 0xF0, 0x04, 0x4C, 0xD4, 0xF7, 0x0C, 0x4D, +0x80, 0x18, 0xFE, 0x11, 0x4B, 0x10, 0x00, 0x6B, +0x43, 0x67, 0x08, 0x94, 0x01, 0x6D, 0x86, 0xEB, +0xAC, 0xEC, 0x07, 0x2C, 0x01, 0x4A, 0xFF, 0x6C, +0x8C, 0xEA, 0x14, 0x72, 0x01, 0x4B, 0xF5, 0x61, +0x14, 0x6A, 0x08, 0x95, 0x09, 0x93, 0x24, 0xEA, +0xAF, 0xEA, 0x6C, 0xEA, 0x4D, 0xE9, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0x58, 0x9A, 0x00, 0xF5, +0x00, 0x33, 0x01, 0x6D, 0x2C, 0xEA, 0x6D, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0xF0, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0x55, 0xF5, 0xD4, 0x9B, +0x81, 0xF4, 0x10, 0x6C, 0xAB, 0xED, 0x4C, 0xEE, +0x40, 0xEF, 0x0E, 0x94, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x9C, 0x6C, 0xEA, +0x11, 0x22, 0x09, 0x95, 0x08, 0x92, 0x10, 0xF0, +0x24, 0x6C, 0x05, 0xD5, 0x10, 0xF0, 0x24, 0x6D, +0x77, 0xF0, 0x08, 0x4C, 0xD4, 0xF7, 0x0C, 0x4D, +0x00, 0x6E, 0xF0, 0x67, 0x04, 0xD1, 0x06, 0xD2, +0x80, 0x18, 0xFE, 0x11, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0D, 0x6C, 0x40, 0xEA, +0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0x6A, 0xAC, 0xEA, 0x06, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x9C, +0x04, 0x67, 0x26, 0x67, 0x6C, 0xEA, 0x0A, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0xB7, 0xF0, 0x04, 0x4C, 0x74, 0xF7, 0x04, 0x4D, +0x80, 0x18, 0xFE, 0x11, 0x4B, 0xA0, 0x13, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, +0x60, 0x98, 0x6C, 0xEA, 0x80, 0xF1, 0x01, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0xD7, 0xF0, 0x00, 0x4C, 0x74, 0xF7, 0x04, 0x4D, +0x80, 0x18, 0xFE, 0x11, 0x76, 0x11, 0x06, 0x59, +0x0A, 0x60, 0x01, 0x71, 0x03, 0x61, 0x06, 0x93, +0x03, 0x5B, 0x04, 0x10, 0x02, 0x71, 0x10, 0x61, +0x06, 0x94, 0x05, 0x5C, 0x0D, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x98, +0x6C, 0xEA, 0x60, 0xF1, 0x04, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0xF7, 0xF0, 0x04, 0x4C, 0x3D, 0x11, +0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF4, 0x34, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0xF8, 0x9A, +0x90, 0x67, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0xE2, 0x1E, 0x06, 0x59, 0x07, 0xD2, 0xE0, 0xF0, +0x19, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x28, 0x33, +0x54, 0xF7, 0x0C, 0x4A, 0x69, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0x34, 0xE1, 0x10, 0xF0, +0x24, 0x6B, 0x55, 0xF5, 0x78, 0x9B, 0x01, 0x6D, +0xA1, 0xF0, 0x0C, 0x6C, 0x4C, 0xEB, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0xF0, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x55, 0xF5, 0xDC, 0x9A, 0xAB, 0xED, +0x6D, 0xEE, 0x40, 0xEF, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF1, 0xB4, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x07, 0x94, 0x01, 0xF4, +0x00, 0x6A, 0x8D, 0xEA, 0xDC, 0x10, 0x06, 0x92, +0x01, 0x72, 0x09, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF2, 0x00, 0x6C, +0x10, 0x6D, 0x01, 0x6E, 0x08, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF2, +0x00, 0x6C, 0x10, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, 0xAB, 0xED, +0x00, 0x18, 0x34, 0xE1, 0x10, 0xF0, 0x24, 0x6B, +0x75, 0xF5, 0x60, 0x9B, 0x06, 0x94, 0x0F, 0x6E, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF5, +0x44, 0x9A, 0x8C, 0xEE, 0xC8, 0x36, 0x30, 0xF0, +0x20, 0x6C, 0x4D, 0xEE, 0xCE, 0xF4, 0x50, 0x9C, +0x01, 0x6D, 0x6D, 0xEE, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF1, 0xB4, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x07, 0x94, 0x01, 0xF4, +0x01, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0x01, 0xF0, +0x00, 0x6B, 0x31, 0x10, 0x01, 0x6D, 0xA1, 0xF0, +0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x18, 0x34, 0xE1, +0x10, 0xF0, 0x24, 0x6B, 0x75, 0xF5, 0x68, 0x9B, +0x0F, 0x6E, 0x30, 0xF0, 0x20, 0x6C, 0x4C, 0xEB, +0x06, 0x92, 0x01, 0x6D, 0xAB, 0xED, 0x4C, 0xEE, +0x10, 0xF0, 0x24, 0x6A, 0x75, 0xF5, 0x4C, 0x9A, +0xC8, 0x36, 0x4D, 0xEE, 0xCE, 0xF4, 0x50, 0x9C, +0x6D, 0xEE, 0xA1, 0xF0, 0x0C, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF1, 0xB4, 0x9B, +0xC1, 0xF0, 0x04, 0x6C, 0x01, 0x6E, 0x40, 0xEA, +0x07, 0x94, 0x01, 0xF4, 0x01, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x00, 0xF4, 0x00, 0x6B, 0x6D, 0xEA, +0x62, 0x10, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0x34, 0xE1, 0x10, 0xF0, +0x24, 0x6B, 0x75, 0xF5, 0x70, 0x9B, 0x01, 0x6D, +0xA1, 0xF0, 0x0C, 0x6C, 0x4C, 0xEB, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0xF0, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0xAB, 0xED, 0x75, 0xF5, 0xD4, 0x9A, +0x17, 0x10, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0x34, 0xE1, 0x10, 0xF0, +0x24, 0x6B, 0x75, 0xF5, 0x70, 0x9B, 0x30, 0xF0, +0x20, 0x6C, 0x01, 0x6D, 0x4C, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0x75, 0xF5, 0xD8, 0x9A, 0xCE, 0xF4, +0xF0, 0x9C, 0xAB, 0xED, 0xA1, 0xF0, 0x0C, 0x6C, +0x6D, 0xEE, 0x40, 0xEF, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF1, 0xB4, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x50, 0x9C, +0x75, 0xF3, 0xB4, 0x9B, 0xC1, 0xF0, 0x08, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x01, 0xF4, 0x00, 0x6A, +0x07, 0x93, 0xB1, 0x17, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x7C, 0x9A, 0x40, 0x98, 0x4C, 0xEB, +0x07, 0x92, 0x0D, 0x23, 0x06, 0x97, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0xF7, 0xF0, +0x04, 0x4C, 0x74, 0xF7, 0x04, 0x4D, 0xD1, 0x67, +0x80, 0x18, 0xFE, 0x11, 0x07, 0x92, 0x04, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0xF8, 0x9A, +0x90, 0x67, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0x08, 0x1F, 0x07, 0x93, 0x00, 0x6C, 0x01, 0x4B, +0x01, 0x23, 0x01, 0x6C, 0xFF, 0x6B, 0x4C, 0xEB, +0x8C, 0xEB, 0x14, 0x2B, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x98, 0x6C, 0xEA, +0x26, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x37, 0xF1, +0x00, 0x4C, 0x06, 0x97, 0x10, 0xF0, 0x24, 0x6D, +0x74, 0xF7, 0x04, 0x4D, 0xD1, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x19, 0x10, 0x90, 0x67, 0xB1, 0x67, +0x80, 0x18, 0xA6, 0x1E, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x98, 0x6C, 0xEA, +0x0C, 0x22, 0x06, 0x97, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0x97, 0xF1, 0x00, 0x4C, +0x74, 0xF7, 0x04, 0x4D, 0xD1, 0x67, 0x80, 0x18, +0xFE, 0x11, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x9C, 0xFF, 0x68, +0x24, 0x67, 0x6C, 0xEA, 0xAC, 0xE8, 0x0A, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0xB7, 0xF1, 0x1C, 0x4C, 0x94, 0xF7, 0x08, 0x4D, +0x80, 0x18, 0xFE, 0x11, 0x4B, 0xA1, 0x13, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, +0x60, 0x99, 0x6C, 0xEA, 0xC0, 0xF1, 0x1A, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0xD7, 0xF0, 0x00, 0x4C, 0x94, 0xF7, 0x08, 0x4D, +0x80, 0x18, 0xFE, 0x11, 0xCF, 0x11, 0x30, 0xF0, +0x21, 0x6A, 0x90, 0xF4, 0x18, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xF5, 0xF3, 0xF8, 0x9A, 0x91, 0x67, +0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, 0xE2, 0x1E, +0x09, 0xD2, 0x09, 0x93, 0x00, 0x6A, 0x01, 0x4B, +0x01, 0x23, 0x01, 0x6A, 0x01, 0x6B, 0x4C, 0xEB, +0x07, 0xD3, 0x60, 0xF2, 0x50, 0xA1, 0x00, 0x6B, +0x08, 0xD3, 0x12, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF3, 0xF8, 0x9A, 0xA3, 0x67, 0x91, 0x67, +0xB8, 0x6E, 0x80, 0x18, 0xE2, 0x1E, 0x08, 0xD2, +0x08, 0x93, 0x00, 0x6A, 0x01, 0x4B, 0x01, 0x23, +0x01, 0x6A, 0x07, 0x93, 0x4C, 0xEB, 0x07, 0xD3, +0x0F, 0x58, 0x71, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF5, 0x5C, 0x9A, 0x09, 0x93, 0x01, 0xF4, +0x1C, 0x6C, 0x01, 0xF7, 0x00, 0x6D, 0x4C, 0xEB, +0x0D, 0xEB, 0x06, 0xD3, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x00, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF5, 0xA0, 0x9B, +0x61, 0xF0, 0x00, 0x6C, 0x61, 0xF1, 0x0A, 0x6E, +0x40, 0xEA, 0x60, 0xF2, 0x50, 0xA1, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x08, 0x93, 0x55, 0xF2, +0x48, 0x9A, 0x4D, 0xEB, 0x08, 0xD3, 0x0E, 0x70, +0x20, 0x61, 0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, +0x50, 0x9B, 0x01, 0x6D, 0x21, 0xF2, 0x04, 0x6C, +0xAB, 0xED, 0x17, 0xF0, 0x1C, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x21, 0xF2, 0x08, 0x6C, 0xFF, 0xF7, 0x1F, 0x6D, +0x00, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x01, 0x6D, 0xCE, 0xF4, 0x50, 0x9B, 0xA1, 0xF2, +0x0C, 0x6C, 0xAB, 0xED, 0x66, 0xF6, 0x07, 0x6E, +0x24, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x70, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF5, +0xC4, 0x9A, 0x01, 0x6D, 0x21, 0xF2, 0x04, 0x6C, +0xAB, 0xED, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x21, 0xF2, 0x08, 0x6C, +0xFF, 0xF7, 0x1F, 0x6D, 0x11, 0xF0, 0x10, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, +0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, 0x95, 0xF5, +0xC8, 0x9B, 0x01, 0x6D, 0xA1, 0xF2, 0x0C, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0xE5, 0x10, 0x24, 0x58, +0xC0, 0xF0, 0x16, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x75, 0xF5, 0x5C, 0x9A, 0x09, 0x93, 0x4C, 0xEB, +0x0D, 0xEB, 0x06, 0xD3, 0x68, 0x40, 0xE4, 0x4B, +0xFF, 0x6A, 0x4C, 0xEB, 0x1D, 0x5B, 0x21, 0x61, +0x68, 0x40, 0xA4, 0x4B, 0x4C, 0xEB, 0x29, 0x5B, +0x05, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, +0x40, 0x9A, 0x06, 0x10, 0x8D, 0x58, 0x08, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, 0x44, 0x9A, +0x06, 0x93, 0x4D, 0xEB, 0x06, 0xD3, 0x0D, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, +0x60, 0x99, 0x6C, 0xEA, 0x00, 0xF1, 0x04, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0xD7, 0xF1, 0x18, 0x4C, +0xE3, 0x10, 0x68, 0x40, 0xE4, 0x4B, 0xFF, 0x6A, +0x4C, 0xEB, 0x1D, 0x5B, 0x0A, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF4, +0x1C, 0x6C, 0x01, 0xF7, 0x00, 0x6D, 0x01, 0x6E, +0x1A, 0x10, 0x68, 0x40, 0xA4, 0x4B, 0x4C, 0xEB, +0x2D, 0x5B, 0x0A, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF4, 0x1C, 0x6C, +0x01, 0xF7, 0x00, 0x6D, 0x02, 0x6E, 0x0B, 0x10, +0x95, 0x58, 0x11, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF4, 0x1C, 0x6C, +0x01, 0xF7, 0x00, 0x6D, 0x03, 0x6E, 0x40, 0xEA, +0x68, 0x40, 0xE4, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, +0x0D, 0x5B, 0x1B, 0x60, 0x0D, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x99, +0x6C, 0xEA, 0xC0, 0xF0, 0x05, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x17, 0xF2, 0x08, 0x4C, 0xA4, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x9A, 0x61, 0xF0, 0x00, 0x6C, +0x95, 0xF5, 0xA0, 0x9B, 0x80, 0xF4, 0x14, 0x6E, +0x35, 0x10, 0x68, 0x40, 0xD4, 0x4B, 0x4C, 0xEB, +0x0D, 0x5B, 0x0D, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x9A, +0x61, 0xF0, 0x00, 0x6C, 0x95, 0xF5, 0xA0, 0x9B, +0x40, 0xF4, 0x13, 0x6E, 0x23, 0x10, 0x68, 0x40, +0xA4, 0x4B, 0x4C, 0xEB, 0x11, 0x5B, 0x0D, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x9A, 0x61, 0xF0, 0x00, 0x6C, +0x95, 0xF5, 0xA0, 0x9B, 0x40, 0xF4, 0x12, 0x6E, +0x11, 0x10, 0x68, 0x40, 0x92, 0x4B, 0x4C, 0xEB, +0x3C, 0x5B, 0x11, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x9A, +0x95, 0xF5, 0xA0, 0x9B, 0x61, 0xF0, 0x00, 0x6C, +0x00, 0xF4, 0x12, 0x6E, 0x40, 0xEA, 0x60, 0xF2, +0x50, 0xA1, 0x2E, 0x2A, 0x0C, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x99, +0x6C, 0xEA, 0x72, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x37, 0xF2, 0x18, 0x4C, 0x51, 0x10, 0x48, 0x40, +0xCF, 0x4A, 0xFF, 0x6B, 0x6C, 0xEA, 0x13, 0x5A, +0x07, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF5, +0x4C, 0x9A, 0x08, 0x93, 0x4C, 0xEB, 0x06, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x55, 0xF2, 0x48, 0x9A, +0x08, 0x93, 0x4D, 0xEB, 0x08, 0xD3, 0x0C, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, +0x60, 0x99, 0x6C, 0xEA, 0x51, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x77, 0xF2, 0x0C, 0x4C, 0x30, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xF5, 0xF3, 0x18, 0x4B, +0x06, 0x92, 0xE0, 0x9B, 0x91, 0x67, 0x00, 0x6D, +0x18, 0x6E, 0x04, 0xD2, 0x80, 0x18, 0x08, 0x1F, +0x07, 0x93, 0x4C, 0xEB, 0x07, 0xD3, 0x60, 0xF2, +0x50, 0xA1, 0x11, 0x2A, 0x10, 0xF0, 0x24, 0x6B, +0xF5, 0xF3, 0x18, 0x4B, 0x08, 0x92, 0xE0, 0x9B, +0x91, 0x67, 0x00, 0x6D, 0xB8, 0x6E, 0x04, 0xD2, +0x80, 0x18, 0x08, 0x1F, 0x07, 0x93, 0x4C, 0xEB, +0xFF, 0x6A, 0x4C, 0xEB, 0x07, 0xD3, 0x07, 0x92, +0x13, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x5C, 0x9A, 0x60, 0x99, 0x6C, 0xEA, 0x20, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x97, 0xF2, 0x10, 0x4C, +0x10, 0xF0, 0x24, 0x6D, 0x94, 0xF7, 0x08, 0x4D, +0xD0, 0x67, 0x80, 0x18, 0xFE, 0x11, 0x14, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, +0x60, 0x99, 0x6C, 0xEA, 0x0B, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0xD7, 0xF2, +0x1C, 0x4C, 0x94, 0xF7, 0x08, 0x4D, 0xD0, 0x67, +0x80, 0x18, 0xFE, 0x11, 0x01, 0x6A, 0x01, 0x10, +0x00, 0x6A, 0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, +0x07, 0x63, 0x00, 0xEF, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0xAC, 0xEA, +0x06, 0xD2, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x5C, 0x9A, 0x60, 0x9C, 0x04, 0x67, 0x6C, 0xEA, +0x0A, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, +0x24, 0x6D, 0x17, 0xF3, 0x08, 0x4C, 0xB4, 0xF7, +0x0C, 0x4D, 0x80, 0x18, 0xFE, 0x11, 0x4B, 0xA0, +0x13, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, +0x5C, 0x9A, 0x60, 0x98, 0x6C, 0xEA, 0xC0, 0xF0, +0x13, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, +0x24, 0x6D, 0xD7, 0xF0, 0x00, 0x4C, 0xB4, 0xF7, +0x0C, 0x4D, 0x80, 0x18, 0xFE, 0x11, 0xC8, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0xF8, 0x9A, +0x90, 0x67, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0xE2, 0x1E, 0x07, 0xD2, 0x06, 0x92, 0x0F, 0x5A, +0x48, 0x60, 0x30, 0xF0, 0x20, 0x69, 0x10, 0xF0, +0x24, 0x6B, 0xF5, 0xF1, 0xA8, 0x9B, 0xCE, 0xF4, +0x50, 0x99, 0x01, 0xF0, 0x08, 0x6C, 0x01, 0x6E, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x99, 0x40, 0xF4, +0x14, 0x6C, 0x80, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x99, +0x55, 0xF2, 0xA4, 0x9B, 0x81, 0xF2, 0x00, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x99, +0x01, 0xF0, 0x14, 0x6C, 0x1F, 0xF4, 0x00, 0x6D, +0x0F, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x95, 0xF5, 0x30, 0x9A, 0x07, 0x92, 0x4C, 0xE9, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x4D, 0xA2, +0x03, 0x22, 0x90, 0x67, 0x00, 0x6D, 0x02, 0x10, +0x90, 0x67, 0x01, 0x6D, 0x00, 0x18, 0x7B, 0xC6, +0x10, 0xF0, 0x24, 0x6A, 0xF5, 0xF3, 0xF8, 0x9A, +0x90, 0x67, 0x00, 0x6D, 0x18, 0x6E, 0x04, 0xD1, +0x80, 0x18, 0x08, 0x1F, 0x06, 0x95, 0x90, 0x67, +0x22, 0x67, 0x80, 0x18, 0xA2, 0x1E, 0x43, 0x2A, +0x71, 0x10, 0x06, 0x92, 0x24, 0x5A, 0x33, 0x61, +0x30, 0xF0, 0x20, 0x69, 0x10, 0xF0, 0x24, 0x6B, +0x55, 0xF2, 0xA4, 0x9B, 0xCE, 0xF4, 0x50, 0x99, +0x81, 0xF2, 0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x99, 0x40, 0xF4, 0x14, 0x6C, +0x80, 0x6D, 0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x99, 0xF5, 0xF1, +0xA8, 0x9B, 0x01, 0xF0, 0x08, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x99, 0x01, 0xF0, +0x14, 0x6C, 0x1F, 0xF4, 0x00, 0x6D, 0x0F, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF5, +0x30, 0x9A, 0x07, 0x92, 0x90, 0x67, 0x02, 0x6D, +0x4C, 0xE9, 0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF5, +0x54, 0x9A, 0x4D, 0xE9, 0xB7, 0x17, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x98, +0x6C, 0xEA, 0x34, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x77, 0xF2, 0x0C, 0x4C, 0x14, 0x10, 0x07, 0x92, +0x00, 0x6B, 0x01, 0x4A, 0x01, 0x22, 0x01, 0x6B, +0xFF, 0x6A, 0x2C, 0xEA, 0x6C, 0xEA, 0x13, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, +0x60, 0x98, 0x6C, 0xEA, 0x1F, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x37, 0xF3, 0x08, 0x4C, 0x06, 0x96, +0x10, 0xF0, 0x24, 0x6D, 0xB4, 0xF7, 0x0C, 0x4D, +0x80, 0x18, 0xFE, 0x11, 0x13, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x15, 0xF2, 0x5C, 0x9A, 0x60, 0x98, +0x6C, 0xEA, 0x0E, 0x22, 0x06, 0x96, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0x77, 0xF3, +0x14, 0x4C, 0xB4, 0xF7, 0x0C, 0x4D, 0x80, 0x18, +0xFE, 0x11, 0x02, 0x10, 0x00, 0x6A, 0x01, 0x10, +0x01, 0x6A, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x68, 0x0C, 0xED, +0x24, 0x67, 0x0D, 0xD7, 0x04, 0xD5, 0xCC, 0xE8, +0x80, 0x18, 0x2B, 0x21, 0x0F, 0x22, 0x04, 0x95, +0x91, 0x67, 0x80, 0x18, 0x29, 0x20, 0x0A, 0x22, +0x0D, 0x96, 0x91, 0x67, 0xB0, 0x67, 0x80, 0x18, +0x52, 0x1F, 0x4B, 0xEB, 0x4D, 0xEB, 0xC0, 0xF7, +0x62, 0x32, 0x01, 0x10, 0x00, 0x6A, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6B, 0x86, 0xF0, 0x99, 0xA3, +0x30, 0xF0, 0x20, 0x6A, 0x1F, 0x6B, 0x8C, 0xEB, +0x2F, 0xF5, 0x18, 0x4A, 0x20, 0xF6, 0x70, 0xC2, +0xFF, 0x6D, 0xFF, 0x4B, 0xAC, 0xEB, 0x00, 0x6C, +0x07, 0x5B, 0x20, 0xF6, 0x93, 0xC2, 0x08, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x68, 0x33, 0x15, 0xF0, +0x0C, 0x4A, 0x69, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x01, 0x6B, 0x20, 0xF6, 0x71, 0xC2, 0x20, 0xF6, +0x92, 0xC2, 0x0A, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0x01, 0x6B, 0x20, 0xF6, +0x71, 0xC2, 0x20, 0xF6, 0x72, 0xC2, 0x00, 0x6C, +0x20, 0xF6, 0x95, 0xC2, 0x38, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0x01, 0x6B, +0x20, 0xF6, 0x71, 0xC2, 0x08, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x01, 0x6B, 0x2F, 0xF5, 0x18, 0x4A, +0x20, 0xF6, 0x71, 0xC2, 0x00, 0x6B, 0x20, 0xF6, +0x72, 0xC2, 0x23, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF5, 0x18, 0x4A, 0x01, 0x6C, 0x00, 0x6B, +0x20, 0xF6, 0x91, 0xC2, 0x20, 0xF6, 0x72, 0xC2, +0xDF, 0x17, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF5, +0x18, 0x4A, 0x00, 0x6B, 0x02, 0x6C, 0x20, 0xF6, +0x71, 0xC2, 0x20, 0xF6, 0x75, 0xC2, 0x20, 0xF6, +0x92, 0xC2, 0x01, 0x6B, 0x0C, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF5, 0x18, 0x4A, 0x01, 0x6B, +0x00, 0x6C, 0x20, 0xF6, 0x71, 0xC2, 0x20, 0xF6, +0x92, 0xC2, 0x20, 0xF6, 0x75, 0xC2, 0x20, 0xF6, +0x74, 0xC2, 0x20, 0xE8, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0x6A, 0x2F, 0xF5, 0x18, 0x4B, 0x8C, 0xEA, +0x20, 0xF6, 0x91, 0xA3, 0x4F, 0x24, 0x20, 0xF6, +0x73, 0xA3, 0x00, 0x69, 0x01, 0x23, 0x01, 0x69, +0x30, 0xF0, 0x21, 0x6B, 0x70, 0xF3, 0x6C, 0xA3, +0x02, 0x2B, 0x01, 0x6B, 0x6E, 0xE9, 0x05, 0x2A, +0x3B, 0x10, 0x01, 0x6A, 0x4E, 0xE9, 0x04, 0xD2, +0x02, 0x10, 0x00, 0x6A, 0x04, 0xD2, 0x10, 0xF0, +0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0x95, 0xF5, +0xB8, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x4C, 0x6C, +0x02, 0x6E, 0x40, 0xEA, 0x04, 0x93, 0x14, 0x2B, +0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, 0x14, 0x6C, +0xFF, 0x6D, 0x77, 0x6E, 0x40, 0xEA, 0x01, 0x59, +0x38, 0x67, 0x10, 0xF0, 0x24, 0x6B, 0x02, 0x6E, +0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, 0x14, 0x6C, +0xF5, 0xF1, 0xB0, 0x9B, 0x3B, 0xE6, 0x12, 0x10, +0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, 0x14, 0x6C, +0xFF, 0x6D, 0x66, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x01, 0x59, 0xCE, 0xF4, 0x50, 0x98, +0xF5, 0xF1, 0xB0, 0x9B, 0xD8, 0x67, 0xA1, 0xF4, +0x14, 0x6C, 0x01, 0x4E, 0x40, 0xEA, 0x06, 0x10, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x4D, 0xA2, +0xC0, 0x22, 0xC3, 0x17, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0x0F, 0x5C, 0x09, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x95, 0xF5, 0x7C, 0x9A, +0xFC, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x20, 0xE8, 0x24, 0x5C, 0x0A, 0x61, 0x10, 0xF0, +0x24, 0x6B, 0x95, 0xF5, 0x9C, 0x9B, 0x03, 0x6D, +0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, +0x60, 0xC4, 0x20, 0xE8, 0x10, 0xF0, 0x21, 0x6A, +0x84, 0xF4, 0x08, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x8E, 0xF6, 0x48, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0x24, 0xF5, 0x00, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x8E, 0xF6, 0x4C, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0xC4, 0xF5, 0x14, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x8E, 0xF6, 0x50, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0x24, 0xF6, 0x08, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x8E, 0xF6, 0x54, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0x64, 0xF6, 0x04, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x8E, 0xF6, 0x58, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0xE4, 0xF6, 0x00, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x8E, 0xF6, 0x5C, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0xE4, 0xF7, 0x18, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF6, 0x40, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0x65, 0xF1, 0x14, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF6, 0x44, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0x45, 0xF2, 0x14, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF6, 0x48, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0x45, 0xF3, 0x08, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF6, 0x4C, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0xC5, 0xF5, 0x10, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF6, 0x50, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0xA5, 0xF7, 0x14, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF6, 0x54, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0xA5, 0xF7, 0x18, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF6, 0x58, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0x06, 0xF1, 0x18, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF6, 0x5C, 0xDB, 0x10, 0xF0, 0x21, 0x6A, +0xC6, 0xF1, 0x0C, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF6, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xED, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 +}; + +u32 array_length_mp_8821c_fw_ap = 115416; + +#endif /*defined(CONFIG_AP_WOWLAN) || (DM_ODM_SUPPORT_TYPE & (ODM_AP))*/ + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) || (DM_ODM_SUPPORT_TYPE & (ODM_CE)) + +u8 array_mp_8821c_fw_nic[] = { +0x21, 0x88, 0x00, 0x00, 0x18, 0x00, 0x08, 0x00, +0x0C, 0xBC, 0x11, 0xA2, 0x00, 0x00, 0x00, 0x00, +0x01, 0x0C, 0x12, 0x0D, 0xE4, 0x07, 0x00, 0x00, +0x18, 0x00, 0x00, 0x00, 0x0C, 0x00, 0x00, 0x00, +0x00, 0x00, 0x20, 0x80, 0xE8, 0x7C, 0x00, 0x00, +0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, +0x98, 0xF5, 0x00, 0x00, 0x10, 0xAC, 0x00, 0x00, +0x00, 0x00, 0x10, 0x80, 0x00, 0x00, 0x03, 0x80, +0x00, 0x00, 0x04, 0x04, 0x08, 0x08, 0x08, 0x08, +0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, +0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, +0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x03, 0x00, 0x01, 0xFE, 0x03, 0x01, 0x01, 0xFE, +0x03, 0x02, 0x01, 0xFE, 0x03, 0x03, 0x01, 0xFE, +0x03, 0x04, 0x01, 0xFE, 0x03, 0x05, 0x01, 0xFE, +0x03, 0x06, 0x01, 0xFE, 0x03, 0x07, 0x01, 0xFE, +0x06, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, +0x01, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00, +0x00, 0x01, 0x10, 0x00, 0x01, 0x00, 0x03, 0x80, +0x9D, 0x01, 0x03, 0x80, 0x9D, 0x01, 0x03, 0x80, +0x2D, 0x50, 0x03, 0x80, 0x00, 0x00, 0x00, 0x00, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0xDD, 0x4F, 0x03, 0x80, 0x01, 0x00, 0x00, 0x00, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x98, 0x83, 0x20, 0x80, 0x22, 0x05, 0x50, 0x05, +0x51, 0x05, 0x1A, 0x15, 0x08, 0x08, 0x0C, 0x09, +0x00, 0x0C, 0xB0, 0x0C, 0xB4, 0x0C, 0xBC, 0x0C, +0x90, 0x19, 0xA4, 0x09, 0x04, 0x0A, 0x00, 0x0B, +0x38, 0x08, 0x00, 0x00, 0xDF, 0xDE, 0x8F, 0x00, +0x01, 0x00, 0x00, 0x00, 0x06, 0x09, 0x0C, 0x12, +0x18, 0x24, 0x30, 0x36, 0x01, 0x02, 0x05, 0x0B, +0x00, 0x00, 0x00, 0x00, 0x01, 0x02, 0x03, 0x06, +0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x2C, +0xFF, 0x00, 0x01, 0x02, 0x02, 0x04, 0x05, 0x06, +0x07, 0x08, 0x09, 0x0A, 0x28, 0x28, 0x32, 0x28, +0x1E, 0x19, 0x19, 0x19, 0x18, 0x18, 0x12, 0x0F, +0x1E, 0x1E, 0x19, 0x1E, 0x18, 0x16, 0x0C, 0x0C, +0x1E, 0x1E, 0x19, 0x1E, 0x18, 0x16, 0x0C, 0x0C, +0x1E, 0x1E, 0x19, 0x1C, 0x18, 0x14, 0x0C, 0x0A, +0x1E, 0x1E, 0x19, 0x1E, 0x19, 0x18, 0x0F, 0x0E, +0x1E, 0x1E, 0x1E, 0x1E, 0x1C, 0x16, 0x14, 0x12, +0x0C, 0x0A, 0x1E, 0x1E, 0x1E, 0x1E, 0x1A, 0x16, +0x12, 0x10, 0x0C, 0x0A, 0x1E, 0x1E, 0x1E, 0x1E, +0x18, 0x16, 0x0D, 0x0E, 0x0C, 0x0A, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x12, 0x12, 0x14, 0x12, 0x0F, 0x0F, 0x0C, 0x0C, +0x09, 0x08, 0x08, 0x07, 0x0A, 0x0A, 0x09, 0x07, +0x07, 0x06, 0x05, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0A, 0x0A, 0x08, 0x08, +0x08, 0x07, 0x07, 0x06, 0x04, 0x04, 0x0C, 0x0C, +0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, 0x05, 0x04, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x05, 0x04, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x02, 0x02, 0x02, 0x04, +0x02, 0x04, 0x06, 0x06, 0x08, 0x08, 0x09, 0x09, +0x04, 0x08, 0x08, 0x08, 0x0C, 0x10, 0x10, 0x18, +0x04, 0x08, 0x08, 0x08, 0x0C, 0x10, 0x10, 0x18, +0x05, 0x08, 0x08, 0x09, 0x10, 0x14, 0x1C, 0x20, +0x04, 0x06, 0x08, 0x0A, 0x10, 0x18, 0x18, 0x20, +0x03, 0x05, 0x08, 0x09, 0x10, 0x14, 0x1C, 0x24, +0x2A, 0x2C, 0x05, 0x07, 0x09, 0x0A, 0x10, 0x14, +0x1C, 0x28, 0x2C, 0x30, 0x06, 0x08, 0x0A, 0x0C, +0x12, 0x18, 0x1E, 0x30, 0x38, 0x42, 0x0A, 0x0C, +0x0C, 0x12, 0x16, 0x1C, 0x20, 0x24, 0x24, 0x30, +0x01, 0x01, 0x01, 0x01, 0x01, 0x02, 0x03, 0x04, +0x05, 0x06, 0x07, 0x08, 0x01, 0x02, 0x03, 0x04, +0x05, 0x06, 0x07, 0x08, 0x02, 0x04, 0x06, 0x07, +0x08, 0x0A, 0x0B, 0x0C, 0x03, 0x05, 0x06, 0x07, +0x08, 0x0A, 0x0B, 0x0C, 0x05, 0x06, 0x07, 0x08, +0x09, 0x0A, 0x0B, 0x0C, 0x02, 0x04, 0x06, 0x07, +0x08, 0x09, 0x0B, 0x0C, 0x0C, 0x0C, 0x03, 0x05, +0x06, 0x07, 0x08, 0x09, 0x0B, 0x0C, 0x0C, 0x0C, +0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, +0x0C, 0x0C, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, +0x0B, 0x0C, 0x0C, 0x0C, 0x2C, 0x00, 0x04, 0x00, +0x2D, 0x00, 0x2C, 0x01, 0x2D, 0x01, 0x2C, 0x02, +0x2E, 0x01, 0xFF, 0x00, 0x2D, 0x02, 0xFF, 0x00, +0x36, 0x2D, 0xFF, 0x36, 0x2E, 0xFF, 0x37, 0x2F, +0xFF, 0x41, 0x38, 0x30, 0x39, 0x42, 0x31, 0x42, +0x3A, 0x32, 0x43, 0x3A, 0x33, 0x43, 0x3A, 0x34, +0x3A, 0x44, 0x35, 0x44, 0x3B, 0xFF, 0x37, 0x2E, +0x40, 0x38, 0x30, 0x41, 0x39, 0x42, 0x31, 0x3A, +0x43, 0x32, 0x3B, 0x43, 0x35, 0x3C, 0x44, 0xFF, +0x3D, 0x45, 0xFF, 0x3E, 0x45, 0xFF, 0x45, 0x3F, +0xFF, 0x46, 0xFF, 0xFF, 0x37, 0x41, 0x2F, 0x39, +0x42, 0x31, 0x43, 0x3A, 0x33, 0x44, 0x3B, 0x35, +0x45, 0x3D, 0xFF, 0x46, 0x47, 0x3E, 0x47, 0xFF, +0xFF, 0x48, 0xFF, 0xFF, 0x49, 0xFF, 0xFF, 0xFF, +0xFF, 0xFF, 0x00, 0x00, 0x0D, 0x14, 0xFF, 0x15, +0x0E, 0xFF, 0x15, 0x0F, 0xFF, 0x16, 0x10, 0xFF, +0x17, 0x1E, 0x11, 0x1E, 0x18, 0x12, 0x1F, 0x18, +0x13, 0x18, 0x1F, 0xFF, 0x15, 0x0E, 0xFF, 0x16, +0x1D, 0x10, 0x17, 0x1E, 0x10, 0x18, 0x1E, 0x11, +0x19, 0x1F, 0xFF, 0x1A, 0x20, 0xFF, 0x21, 0x1B, +0xFF, 0x21, 0xFF, 0xFF, 0x15, 0x13, 0x0F, 0x17, +0x1E, 0x11, 0x18, 0x1F, 0x13, 0x20, 0x19, 0xFF, +0x21, 0x1B, 0xFF, 0x22, 0xFF, 0xFF, 0x23, 0xFF, +0xFF, 0xFF, 0xFF, 0xFF, 0x04, 0x04, 0x04, 0x36, +0x2C, 0xFF, 0x2D, 0xFF, 0xFF, 0x2E, 0x37, 0xFF, +0x38, 0x41, 0x2F, 0x39, 0x42, 0x30, 0x43, 0x39, +0x31, 0x42, 0x39, 0x32, 0x43, 0x3A, 0x33, 0x43, +0x3A, 0x34, 0x2D, 0x2C, 0xFF, 0x36, 0x2E, 0xFF, +0x37, 0x2F, 0x40, 0x38, 0x30, 0x41, 0x42, 0x33, +0x39, 0x43, 0x35, 0x3A, 0x3B, 0x43, 0x34, 0x44, +0x3C, 0x3B, 0x45, 0x3D, 0x3C, 0x45, 0x3E, 0x3D, +0x37, 0x2E, 0xFF, 0x38, 0x2F, 0x40, 0x39, 0x31, +0x41, 0x3A, 0x42, 0xFF, 0x43, 0x3B, 0xFF, 0x44, +0x3C, 0xFF, 0x45, 0x3D, 0x3C, 0x46, 0x3F, 0x45, +0x47, 0x46, 0x45, 0x48, 0x47, 0x47, 0x00, 0x00, +0x04, 0xFF, 0xFF, 0x0C, 0xFF, 0xFF, 0x0D, 0x14, +0xFF, 0x0E, 0x15, 0xFF, 0x16, 0x0F, 0xFF, 0x17, +0x10, 0xFF, 0x17, 0x11, 0xFF, 0x17, 0x12, 0xFF, +0x0D, 0x0C, 0xFF, 0x14, 0x0E, 0xFF, 0x15, 0x0F, +0xFF, 0x16, 0x1D, 0x10, 0x17, 0x1E, 0x12, 0x18, +0x1F, 0x13, 0x19, 0x20, 0x19, 0x20, 0x1A, 0x19, +0x14, 0x0E, 0xFF, 0x15, 0x1C, 0xFF, 0x17, 0x1D, +0x11, 0x18, 0x1E, 0x13, 0x19, 0x1F, 0x1E, 0x20, +0x1A, 0x1F, 0x21, 0x1B, 0x20, 0x22, 0x21, 0x1B, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x24, 0x26, 0x2A, 0x00, 0x00, 0x00, 0x1F, +0x21, 0x25, 0x27, 0x28, 0x00, 0x00, 0x00, 0x00, +0x23, 0x26, 0x28, 0x30, 0x00, 0x00, 0x00, 0x00, +0x23, 0x26, 0x28, 0x2A, 0x00, 0x00, 0x00, 0x00, +0x23, 0x26, 0x28, 0x2A, 0x00, 0x00, 0x00, 0x00, +0x24, 0x28, 0x2A, 0x2C, 0x2E, 0x30, 0x00, 0x00, +0x00, 0x00, 0x26, 0x29, 0x2B, 0x2D, 0x2F, 0x31, +0x00, 0x00, 0x00, 0x00, 0x28, 0x2A, 0x2C, 0x2E, +0x30, 0x32, 0x00, 0x00, 0x00, 0x1F, 0x23, 0x26, +0x28, 0x2A, 0x2A, 0x2A, 0x01, 0x00, 0x02, 0x00, +0x05, 0x00, 0x0B, 0x00, 0x06, 0x00, 0x09, 0x00, +0x0C, 0x00, 0x12, 0x00, 0x18, 0x00, 0x24, 0x00, +0x30, 0x00, 0x36, 0x00, 0x0E, 0x00, 0x1B, 0x00, +0x29, 0x00, 0x36, 0x00, 0x51, 0x00, 0x6C, 0x00, +0x7A, 0x00, 0x87, 0x00, 0x1B, 0x00, 0x36, 0x00, +0x51, 0x00, 0x6C, 0x00, 0xA2, 0x00, 0xD8, 0x00, +0xF3, 0x00, 0x0E, 0x01, 0x29, 0x00, 0x51, 0x00, +0x7A, 0x00, 0xA2, 0x00, 0xF3, 0x00, 0x44, 0x01, +0x6D, 0x01, 0x95, 0x01, 0x36, 0x00, 0x6C, 0x00, +0xA2, 0x00, 0xD8, 0x00, 0x44, 0x01, 0xB0, 0x01, +0xE6, 0x01, 0x1C, 0x02, 0x0E, 0x00, 0x1B, 0x00, +0x29, 0x00, 0x36, 0x00, 0x51, 0x00, 0x6C, 0x00, +0x7A, 0x00, 0x87, 0x00, 0xA2, 0x00, 0xB4, 0x00, +0x1B, 0x00, 0x36, 0x00, 0x51, 0x00, 0x6C, 0x00, +0xA2, 0x00, 0xD8, 0x00, 0xF3, 0x00, 0xFF, 0x00, +0x23, 0x01, 0x44, 0x01, 0x29, 0x00, 0x51, 0x00, +0x7A, 0x00, 0xA2, 0x00, 0xF3, 0x00, 0x44, 0x01, +0x64, 0x01, 0x64, 0x01, 0xB5, 0x01, 0xE6, 0x01, +0x36, 0x00, 0x6C, 0x00, 0xA2, 0x00, 0xD8, 0x00, +0x44, 0x01, 0xB0, 0x01, 0xE6, 0x01, 0x1C, 0x02, +0x88, 0x02, 0xD0, 0x02, 0x14, 0x14, 0x15, 0x15, +0x16, 0x17, 0x17, 0x18, 0x1C, 0x1C, 0x1C, 0x1C, +0x1D, 0x1D, 0x1E, 0x1E, 0x1C, 0x1C, 0x1D, 0x1E, +0x1F, 0x20, 0x20, 0x20, 0x36, 0x36, 0x37, 0x37, +0x38, 0x39, 0x39, 0x3A, 0x3A, 0x3A, 0x00, 0x00, +0x40, 0x40, 0x40, 0x40, 0x41, 0x41, 0x42, 0x42, +0x43, 0x43, 0x00, 0x00, 0x40, 0x40, 0x41, 0x42, +0x43, 0x44, 0x44, 0x44, 0x45, 0x46, 0x00, 0x00, +0x00, 0xF0, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x30, 0xC0, +0xE0, 0x00, 0x00, 0x00, 0x00, 0x0C, 0x0E, 0x38, +0x18, 0x00, 0x00, 0x00, 0x00, 0x83, 0x01, 0x06, +0x80, 0x03, 0x00, 0x00, 0x00, 0x00, 0x70, 0xE0, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x16, 0x5B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x30, 0xF0, 0x21, 0x6C, 0x18, 0xF0, 0x00, 0x4C, +0xBC, 0x65, 0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x77, 0xF0, +0x20, 0x6C, 0x80, 0xF0, 0x80, 0x9C, 0x80, 0xF0, +0x20, 0x6E, 0xCC, 0xEC, 0x1E, 0x24, 0x30, 0xF0, +0x21, 0x6C, 0xF4, 0xF7, 0x1C, 0x4C, 0x80, 0x9C, +0xBC, 0x65, 0x30, 0xF0, 0x21, 0x6C, 0xF4, 0xF7, +0x18, 0x4C, 0x80, 0x9C, 0xFC, 0x65, 0x9F, 0x67, +0x77, 0xF0, 0x24, 0x6D, 0xE0, 0xF2, 0x90, 0xDD, +0x9D, 0x67, 0x77, 0xF0, 0x24, 0x6D, 0xE0, 0xF2, +0x94, 0xDD, 0x9D, 0x67, 0x85, 0x9C, 0x77, 0xF0, +0x24, 0x6D, 0xE0, 0xF2, 0x98, 0xDD, 0x20, 0xE8, +0x00, 0x65, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x00, 0x6E, 0x30, 0xF0, 0x20, 0x6F, +0x2F, 0xF0, 0x08, 0x4F, 0xC0, 0xDC, 0x04, 0x4C, +0xE3, 0xEC, 0xB8, 0x67, 0xFB, 0x2D, 0x30, 0xF0, +0x21, 0x6C, 0x90, 0xF3, 0x18, 0x4C, 0x00, 0x6E, +0x30, 0xF0, 0x21, 0x6F, 0xF0, 0xF4, 0x10, 0x4F, +0xC0, 0xDC, 0x04, 0x4C, 0xE3, 0xEC, 0xB8, 0x67, +0xFB, 0x2D, 0x30, 0xF0, 0x21, 0x6C, 0x15, 0xF0, +0x00, 0x4C, 0x00, 0x6E, 0x30, 0xF0, 0x21, 0x6F, +0x18, 0xF0, 0x00, 0x4F, 0xC0, 0xDC, 0x04, 0x4C, +0xE3, 0xEC, 0xB8, 0x67, 0xFB, 0x2D, 0x10, 0xF0, +0x23, 0x6C, 0xC0, 0xF0, 0x01, 0x4C, 0x00, 0xEC, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xC0, 0xF0, 0x01, 0x4A, 0x40, 0xDB, +0x00, 0x1C, 0x94, 0x00, 0x80, 0x18, 0x20, 0x07, +0x80, 0x18, 0xFE, 0x05, 0x80, 0x18, 0x20, 0x06, +0x80, 0x18, 0xE0, 0x06, 0x80, 0x18, 0x4C, 0x06, +0x80, 0x18, 0xFC, 0x06, 0x80, 0x18, 0x34, 0x04, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF7, 0x54, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6C, 0x30, 0xF0, 0x21, 0x6A, 0x80, 0xF1, +0x08, 0x4C, 0x15, 0xF0, 0x00, 0x4A, 0x43, 0xDC, +0xCE, 0xF7, 0x40, 0x98, 0x00, 0x6D, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, 0x50, 0xDB, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF7, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x6F, 0xF0, 0x08, 0x4C, +0x01, 0x6D, 0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6B, +0xF0, 0xF4, 0x44, 0xDB, 0x30, 0xF0, 0x20, 0x6C, +0x30, 0xF0, 0x21, 0x6A, 0x2F, 0xF0, 0x08, 0x4C, +0x15, 0xF4, 0x00, 0x4A, 0x43, 0xDC, 0xCE, 0xF7, +0x40, 0x98, 0x00, 0x6D, 0x40, 0xEA, 0x30, 0xF0, +0x21, 0x6B, 0xD0, 0xF4, 0x5C, 0xDB, 0x00, 0x18, +0xF0, 0xE0, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, +0x60, 0x9A, 0xFF, 0xF7, 0x1F, 0x6C, 0x10, 0xF0, +0x00, 0x6D, 0x40, 0xAB, 0xAB, 0xED, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF7, 0x58, 0x9A, 0x40, 0xEA, +0x00, 0x1C, 0x95, 0x45, 0xFF, 0x17, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x6D, 0xB8, 0x00, 0x65, +0x00, 0xF0, 0x20, 0x6A, 0x7C, 0x4A, 0x6C, 0xEA, +0x1C, 0x22, 0x00, 0xF0, 0x20, 0x6B, 0x28, 0x4B, +0x6A, 0xEA, 0x0B, 0x61, 0x4E, 0xB8, 0x00, 0x65, +0x00, 0xF0, 0x20, 0x6B, 0x01, 0x4B, 0x6B, 0xE2, +0x60, 0xAA, 0xBF, 0xF6, 0x1A, 0x6A, 0x6A, 0xEA, +0x31, 0x60, 0x77, 0xF0, 0x24, 0x6A, 0xA0, 0xF1, +0x1C, 0x4A, 0x1D, 0xF4, 0x00, 0x6B, 0x60, 0xDA, +0x10, 0xF0, 0x23, 0x6A, 0x24, 0xF0, 0x1D, 0x4A, +0x00, 0xEA, 0x00, 0xF0, 0x20, 0x6A, 0x1F, 0xF7, +0x00, 0x6A, 0x4C, 0xEB, 0x4C, 0xB8, 0x00, 0x65, +0x6C, 0xEA, 0x42, 0x32, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF0, 0x00, 0x4B, 0x49, 0xE3, 0x40, 0xA2, +0x30, 0xF0, 0x20, 0x6B, 0x40, 0xF1, 0x08, 0x4B, +0x69, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, +0x08, 0x4B, 0x60, 0x9B, 0x05, 0x2B, 0x10, 0xF0, +0x23, 0x6B, 0x80, 0xF3, 0x01, 0x4B, 0x00, 0xEB, +0x10, 0xF0, 0x23, 0x6B, 0x00, 0xF4, 0x15, 0x4B, +0x00, 0xEB, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0x0D, 0xF1, 0x1C, 0x4A, 0x00, 0xF0, 0x20, 0x6B, +0x01, 0x6B, 0x60, 0xDA, 0x10, 0xF0, 0x23, 0x6B, +0x40, 0xF2, 0x09, 0x4B, 0x00, 0xEB, 0x00, 0x65, +0x5A, 0xB8, 0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, +0x40, 0xE8, 0x5A, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x7B, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, 0x0D, 0xF1, +0x1C, 0x4A, 0x00, 0xF0, 0x20, 0x6B, 0x60, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x2D, 0xF1, 0x18, 0x4A, +0x60, 0x9A, 0x41, 0x9A, 0x6A, 0xEA, 0x0D, 0x61, +0x6E, 0xB8, 0x00, 0x65, 0x62, 0x43, 0xCB, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x5A, 0xB8, +0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, 0x00, 0xBA, +0x00, 0x65, 0x36, 0x23, 0xDF, 0xF7, 0x00, 0x03, +0x86, 0xDB, 0xA7, 0xDB, 0xC8, 0xDB, 0xE9, 0xDB, +0x0A, 0xDB, 0x2B, 0xDB, 0x98, 0x67, 0x8C, 0xDB, +0x9F, 0x67, 0x8E, 0xDB, 0x12, 0xEC, 0x10, 0xED, +0x82, 0xDB, 0xA3, 0xDB, 0x9A, 0xB8, 0x00, 0x65, +0x84, 0xDB, 0x9B, 0xB8, 0x00, 0x65, 0x85, 0xDB, +0x8E, 0xB8, 0x00, 0x65, 0x82, 0x44, 0x81, 0xDB, +0x8C, 0xB8, 0x00, 0x65, 0x80, 0xDB, 0x30, 0xF0, +0x20, 0x6B, 0x2D, 0xF1, 0x18, 0x4B, 0x60, 0x9B, +0x9D, 0x67, 0x89, 0xDB, 0x6A, 0x9B, 0xCF, 0xF7, +0x80, 0x44, 0x62, 0xEC, 0x0D, 0x60, 0x77, 0xF0, +0x24, 0x6C, 0xA0, 0xF1, 0x1C, 0x4C, 0x1D, 0xF4, +0x01, 0x6B, 0x60, 0xDC, 0x10, 0xF0, 0x23, 0x6C, +0x24, 0xF0, 0x1D, 0x4C, 0x00, 0xEC, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, 0x18, 0x4B, +0x41, 0x9B, 0x40, 0xDB, 0x89, 0x9A, 0xBC, 0x65, +0x7D, 0x67, 0xDF, 0xF7, 0x00, 0x03, 0x4C, 0xB8, +0x00, 0x65, 0x00, 0xF0, 0x20, 0x6D, 0x05, 0x4D, +0xAF, 0xED, 0xAC, 0xEA, 0xA0, 0x9B, 0x04, 0x6C, +0x8C, 0xED, 0xAD, 0xEA, 0x82, 0x9B, 0xA3, 0x9B, +0x32, 0xEC, 0x30, 0xED, 0x8E, 0x9B, 0xFC, 0x65, +0x8C, 0x9B, 0x1C, 0x65, 0x84, 0x9B, 0x5C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x85, 0x9B, +0x7C, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x2B, 0x9B, 0x0A, 0x9B, 0xE9, 0x9B, 0xC8, 0x9B, +0xA7, 0x9B, 0x86, 0x9B, 0x61, 0x9B, 0xCB, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x8A, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x7B, 0xB8, +0x00, 0x65, 0x5A, 0xB8, 0x00, 0x65, 0x00, 0xBA, +0xDF, 0xF7, 0x00, 0x03, 0x86, 0xDB, 0xA7, 0xDB, +0xC8, 0xDB, 0xE9, 0xDB, 0x0A, 0xDB, 0x2B, 0xDB, +0x98, 0x67, 0x8C, 0xDB, 0x9F, 0x67, 0x8E, 0xDB, +0x12, 0xEC, 0x10, 0xED, 0x82, 0xDB, 0xA3, 0xDB, +0x9A, 0xB8, 0x00, 0x65, 0x84, 0xDB, 0x9B, 0xB8, +0x00, 0x65, 0x85, 0xDB, 0x7D, 0x67, 0x5B, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x40, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0xAD, 0xF1, 0x08, 0x4C, +0x00, 0xF4, 0x00, 0x4C, 0xBC, 0x65, 0x82, 0x67, +0x40, 0xEA, 0x00, 0x65, 0x7A, 0xB8, 0x00, 0x65, +0xBB, 0x65, 0xDF, 0xF7, 0x00, 0x03, 0x82, 0x9B, +0xA3, 0x9B, 0x32, 0xEC, 0x30, 0xED, 0x8E, 0x9B, +0xFC, 0x65, 0x8C, 0x9B, 0x1C, 0x65, 0x84, 0x9B, +0x5C, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x85, 0x9B, 0x7C, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x2B, 0x9B, 0x0A, 0x9B, 0xE9, 0x9B, +0xC8, 0x9B, 0xA7, 0x9B, 0x86, 0x9B, 0x5A, 0xB8, +0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, 0x00, 0xBA, +0x00, 0x65, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0x0D, 0xF1, 0x1C, 0x4B, 0x40, 0xDB, 0xDF, 0xF7, +0x00, 0x03, 0x86, 0xDB, 0xA7, 0xDB, 0xC8, 0xDB, +0xE9, 0xDB, 0x0A, 0xDB, 0x2B, 0xDB, 0x98, 0x67, +0x8C, 0xDB, 0x9F, 0x67, 0x8E, 0xDB, 0x12, 0xEC, +0x10, 0xED, 0x82, 0xDB, 0xA3, 0xDB, 0x9A, 0xB8, +0x00, 0x65, 0x84, 0xDB, 0x9B, 0xB8, 0x00, 0x65, +0x85, 0xDB, 0x8E, 0xB8, 0x00, 0x65, 0x81, 0xDB, +0x8C, 0xB8, 0x00, 0x65, 0x80, 0xDB, 0x30, 0xF0, +0x20, 0x6B, 0x2D, 0xF1, 0x18, 0x4B, 0x60, 0x9B, +0x9D, 0x67, 0x89, 0xDB, 0x6A, 0x9B, 0xCF, 0xF7, +0x80, 0x44, 0x62, 0xEC, 0x0D, 0x60, 0x77, 0xF0, +0x24, 0x6C, 0xA0, 0xF1, 0x1C, 0x4C, 0x1D, 0xF4, +0x01, 0x6B, 0x60, 0xDC, 0x10, 0xF0, 0x23, 0x6C, +0x24, 0xF0, 0x1D, 0x4C, 0x00, 0xEC, 0x00, 0x65, +0x40, 0x9A, 0x30, 0xF0, 0x20, 0x6C, 0xAD, 0xF1, +0x08, 0x4C, 0x00, 0xF4, 0x00, 0x4C, 0xBC, 0x65, +0x82, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6C, +0x0D, 0xF1, 0x1C, 0x4C, 0x00, 0xF0, 0x20, 0x6D, +0xA0, 0xDC, 0x30, 0xF0, 0x20, 0x6A, 0x2D, 0xF1, +0x18, 0x4A, 0x10, 0xF0, 0x23, 0x6B, 0xA0, 0xF4, +0x1D, 0x4B, 0x00, 0xEB, 0x61, 0x9A, 0x60, 0xDA, +0x49, 0x9B, 0xBA, 0x65, 0xDF, 0xF7, 0x00, 0x03, +0x4C, 0xB8, 0x00, 0x65, 0x00, 0xF0, 0x20, 0x6D, +0x05, 0x4D, 0xAF, 0xED, 0xAC, 0xEA, 0xA0, 0x9B, +0x00, 0xF0, 0x20, 0x6C, 0x04, 0x4C, 0x8C, 0xED, +0xAD, 0xEA, 0x82, 0x9B, 0xA3, 0x9B, 0x32, 0xEC, +0x30, 0xED, 0x8E, 0x9B, 0xFC, 0x65, 0x8C, 0x9B, +0x1C, 0x65, 0x84, 0x9B, 0x5C, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x85, 0x9B, 0x7C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x2B, 0x9B, +0x0A, 0x9B, 0xE9, 0x9B, 0xC8, 0x9B, 0xA7, 0x9B, +0x86, 0x9B, 0x61, 0x9B, 0xCB, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x8A, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, +0x5A, 0xB8, 0x00, 0x65, 0x00, 0xBA, 0x00, 0x65, +0x5F, 0x67, 0x5A, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x18, 0x66, 0xC0, 0x00, 0x1C, +0xA9, 0x41, 0x5A, 0xB8, 0x00, 0x65, 0x00, 0xEA, +0x6D, 0xB8, 0x00, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x00, 0x4A, 0x4F, 0xEA, 0x4C, 0xEB, 0xAB, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x5F, 0x67, +0x5A, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x1C, 0x6C, 0x41, 0x5A, 0xB8, 0x00, 0x65, +0x00, 0xEA, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x88, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x7B, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xB6, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xFB, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x18, 0xC3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x75, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xC0, 0xF5, 0x15, 0x4A, 0x40, 0xDB, 0x01, 0x4A, +0x40, 0xDB, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF2, 0x30, 0x9A, 0x10, 0xF0, 0x23, 0x68, +0xE0, 0xF5, 0x0D, 0x48, 0x00, 0xD9, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF3, 0x40, 0x9A, 0x01, 0x48, +0x40, 0xEA, 0x00, 0xD9, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0x20, 0xF6, 0x01, 0x4A, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xBD, 0xF0, +0x40, 0x9A, 0xC0, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0xBD, 0xF0, 0x44, 0x9A, 0xA0, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0xBD, 0xF0, 0x48, 0x9A, 0x80, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xBD, 0xF0, 0x4C, 0x9A, +0x40, 0x9A, 0x33, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x6C, 0x9A, 0x10, 0xF0, 0x24, 0x6F, +0x3C, 0xF4, 0xEC, 0x9F, 0x40, 0x9B, 0xED, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xBD, 0xF0, +0x50, 0x9A, 0xFF, 0x6B, 0xC0, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xBD, 0xF0, 0x54, 0x9A, 0xA0, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0xBD, 0xF0, 0x58, 0x9A, +0x10, 0x6D, 0xAB, 0xED, 0x80, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xBD, 0xF0, 0x9C, 0x9A, 0x40, 0xA4, +0x6C, 0xEA, 0xAC, 0xEA, 0x02, 0x6D, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF4, 0x80, 0x9A, 0x80, 0x6D, 0xAB, 0xED, +0x40, 0xA4, 0x6C, 0xEA, 0xAE, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, +0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x20, 0xF6, +0x02, 0x4A, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xC0, 0xF6, 0x19, 0x4A, 0x40, 0xDB, 0x00, 0x18, +0x62, 0xE3, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x6C, 0x9A, 0x6C, 0x23, 0x01, 0x6A, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x93, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x7B, 0xE6, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x62, 0xE6, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x4C, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x94, 0xE3, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x4C, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x95, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, 0x20, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x96, 0xE3, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, +0x40, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x97, 0xE3, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x4C, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x5E, 0xE6, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x6C, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x56, 0xE6, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x6C, 0x9B, +0x04, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x98, 0xE3, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x6C, 0x9B, 0x08, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x99, 0xE3, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x6C, 0x9B, +0x10, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x9A, 0xE3, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x70, 0x9A, 0xA0, 0xF1, 0x08, 0x23, +0x01, 0x6A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x35, 0xE6, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x50, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x9B, 0xE3, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x50, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0x4A, 0xE4, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x5C, 0xF3, 0x50, 0x9A, 0x00, 0xF2, 0x74, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x4A, 0xE4, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x3C, 0xF4, 0x4C, 0x9A, 0x00, 0xF2, +0x74, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0x4A, 0xE4, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0xFC, 0xF3, 0x44, 0x9A, +0x00, 0xF2, 0x74, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x4A, 0xE4, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x1C, 0xF3, +0x4C, 0x9A, 0x00, 0xF2, 0x74, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0x4A, 0xE4, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x50, 0x9A, +0x08, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0x9C, 0xE3, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x5C, 0xF3, 0x54, 0x9A, +0x00, 0xF2, 0x74, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0x9C, 0xE3, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xDD, 0xF0, +0x40, 0x9A, 0x00, 0xF2, 0x74, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x9C, 0xE3, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x3C, 0xF4, 0x5C, 0x9A, 0x00, 0xF2, 0x74, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0x9C, 0xE3, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x1C, 0xF3, 0x50, 0x9A, 0x00, 0xF2, +0x74, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x9C, 0xE3, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x50, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0xA2, 0xE3, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x5C, 0xF3, 0x58, 0x9A, 0x00, 0xF2, 0x74, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0xA2, 0xE3, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x7C, 0xF3, 0x50, 0x9A, 0x00, 0xF2, +0x74, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0xA2, 0xE3, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x5C, 0xF4, 0x5C, 0x9A, +0x00, 0xF2, 0x74, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0xA2, 0xE3, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x1C, 0xF3, +0x58, 0x9A, 0x00, 0xF2, 0x74, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0xA2, 0xE3, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x50, 0x9A, +0x20, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0xA3, 0xE3, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x5C, 0xF3, 0x5C, 0x9A, +0x00, 0xF2, 0x74, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0xA3, 0xE3, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x9D, 0xF0, +0x50, 0x9A, 0x00, 0xF2, 0x70, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0xA3, 0xE3, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0xDD, 0xF0, 0x44, 0x9A, 0x00, 0xF2, 0x74, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0xA3, 0xE3, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x54, 0x9A, 0x00, 0x52, 0x03, 0x60, 0x04, 0x6C, +0x00, 0x18, 0xA3, 0xE3, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x70, 0x9B, 0x04, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0x34, 0xE5, 0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, +0x70, 0x9B, 0x08, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0x4C, 0xE5, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x70, 0x9B, +0x10, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x04, 0x22, +0x00, 0x18, 0xB9, 0xE3, 0x00, 0x18, 0x3A, 0xF0, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x5C, 0xF3, 0x50, 0x9A, 0x00, 0xF2, 0x70, 0x9B, +0x6C, 0xEA, 0x04, 0x22, 0x00, 0x18, 0xC1, 0xE3, +0x00, 0x18, 0x42, 0xF0, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x5C, 0xF3, 0x54, 0x9A, +0x00, 0xF2, 0x70, 0x9B, 0x6C, 0xEA, 0x04, 0x22, +0x00, 0x18, 0xC9, 0xE3, 0x00, 0x18, 0x4A, 0xF0, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x50, 0x9A, +0x40, 0x6B, 0x6C, 0xEA, 0x04, 0x22, 0x00, 0x18, +0x15, 0xE6, 0x00, 0x18, 0xC7, 0xF5, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x50, 0x9A, 0x80, 0x6B, +0x6C, 0xEA, 0x04, 0x22, 0x00, 0x18, 0xBA, 0xE5, +0x00, 0x18, 0xAA, 0xF2, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x70, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x04, 0x22, 0x00, 0x18, 0xF5, 0xE5, +0x00, 0x18, 0xC3, 0xF5, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x70, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x04, 0x22, 0x00, 0x18, 0x9F, 0xE5, +0x00, 0x18, 0xA6, 0xF2, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x70, 0x9B, 0x00, 0xF4, 0x00, 0x6A, +0x6C, 0xEA, 0x04, 0x22, 0x00, 0x18, 0xD5, 0xE5, +0x00, 0x18, 0xBF, 0xF5, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x70, 0x9B, 0x01, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x04, 0x22, 0x00, 0x18, 0x84, 0xE5, +0x00, 0x18, 0xA2, 0xF2, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x70, 0x9B, 0x02, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0xA4, 0xE3, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0xFC, 0xF3, 0x44, 0x9A, 0x00, 0xF2, 0x70, 0x9B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0xD2, 0xE3, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x3C, 0xF4, 0x5C, 0x9A, 0x00, 0xF2, 0x70, 0x9B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x30, 0xE5, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x74, 0x9A, +0x55, 0x23, 0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0x34, 0xE5, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x4C, 0xE5, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x54, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0x34, 0xE5, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, 0x08, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0x4C, 0xE5, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x54, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x34, 0xE5, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, 0x20, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0x4C, 0xE5, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x54, 0x9A, 0x40, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x04, 0x6C, 0x00, 0x18, 0x34, 0xE5, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, 0x80, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, +0x4C, 0xE5, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, +0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0xC0, 0xF6, +0x1A, 0x4A, 0x40, 0xDB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, +0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0xE1, 0xF3, +0x0D, 0x4A, 0x40, 0xDB, 0x00, 0x18, 0x32, 0xE3, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x5C, 0x9A, +0x22, 0x22, 0x00, 0x68, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x7C, 0x9B, 0x02, 0xF0, 0x00, 0x6A, +0x44, 0xE8, 0x6C, 0xEA, 0x03, 0x22, 0x90, 0x67, +0x00, 0x18, 0x86, 0xE6, 0x01, 0x48, 0x10, 0x70, +0xF1, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x5C, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0xC7, 0xE6, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xE1, 0xF3, 0x0E, 0x4A, 0x40, 0xDB, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x61, 0xF4, 0x01, 0x4A, 0x40, 0xDB, 0x00, 0x18, +0x39, 0xE3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x7C, 0x9A, 0x61, 0x23, 0x08, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0xF6, 0xE3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x76, 0xE3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x5C, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0xC3, 0xE6, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x5C, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0xBF, 0xE6, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, 0x40, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x7B, 0xE3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, +0x80, 0x6B, 0x6C, 0xEA, 0x05, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x50, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x7C, 0x9B, +0xFF, 0x6A, 0x01, 0x4A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0xBB, 0xE6, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x7C, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0xB7, 0xE6, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0xDD, 0xF0, 0x48, 0x9A, 0xC0, 0xF1, 0x7C, 0x9B, +0x6C, 0xEA, 0x0D, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x44, 0x9A, 0x6C, 0xEA, 0x04, 0x22, +0x00, 0x6C, 0x00, 0x18, 0xD2, 0xE4, 0x03, 0x10, +0x00, 0x6C, 0x00, 0x18, 0xD8, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x60, 0x9A, 0x7D, 0x23, +0x10, 0xF0, 0x24, 0x6A, 0xDD, 0xF0, 0x40, 0x9A, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0x75, 0xE4, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x7C, 0xF3, 0x50, 0x9A, 0xE0, 0xF1, +0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x75, 0xE4, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x9D, 0xF0, 0x50, 0x9A, +0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0x75, 0xE4, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xFC, 0xF3, +0x44, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0x75, 0xE4, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x3C, 0xF4, 0x5C, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, +0x75, 0xE4, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x5C, 0xF3, 0x54, 0x9A, 0xE0, 0xF1, +0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0xD9, 0xE3, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x5C, 0xF3, 0x58, 0x9A, +0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0x29, 0xE4, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x5C, 0xF3, +0x5C, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0x54, 0xE4, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x3C, 0xF4, 0x4C, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0x11, 0xE4, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x5C, 0xF3, 0x50, 0x9A, 0xE0, 0xF1, +0x60, 0x9B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0xAC, 0xE6, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x64, 0x9A, 0x78, 0x23, 0x01, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0x23, 0xE7, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x44, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x10, 0x6C, +0x00, 0x18, 0xD4, 0xE6, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x44, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x20, 0x6C, 0x00, 0x18, 0xD4, 0xE6, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x44, 0x9A, +0x08, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x30, 0x6C, +0x00, 0x18, 0xD4, 0xE6, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x44, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x40, 0x6C, 0x00, 0x18, 0xD4, 0xE6, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x44, 0x9A, +0x20, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x50, 0x6C, +0x00, 0x18, 0xD4, 0xE6, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x44, 0x9A, 0x40, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x60, 0x6C, 0x00, 0x18, 0xD4, 0xE6, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x44, 0x9A, +0x80, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x70, 0x6C, +0x00, 0x18, 0xD4, 0xE6, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x64, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x23, 0xE7, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x64, 0x9B, 0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x23, 0xE7, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x64, 0x9B, +0x00, 0xF4, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x23, 0xE7, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x64, 0x9B, 0x01, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x23, 0xE7, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x68, 0x9A, 0xA0, 0xF0, 0x13, 0x23, +0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0x94, 0xE6, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x10, 0x6C, 0x00, 0x18, 0x8B, 0xE6, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x20, 0x6C, +0x00, 0x18, 0x8B, 0xE6, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x48, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x30, 0x6C, 0x00, 0x18, 0x8B, 0xE6, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, +0x10, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x40, 0x6C, +0x00, 0x18, 0x8B, 0xE6, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x48, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x50, 0x6C, 0x00, 0x18, 0x8B, 0xE6, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, +0x40, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x60, 0x6C, +0x00, 0x18, 0x8B, 0xE6, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x48, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x70, 0x6C, 0x00, 0x18, 0x8B, 0xE6, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, +0xFF, 0x6A, 0x01, 0x4A, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0x94, 0xE6, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, 0x00, 0xF2, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0x94, 0xE6, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x68, 0x9B, 0x00, 0xF4, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0x94, 0xE6, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x68, 0x9B, 0x01, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0x94, 0xE6, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, +0x10, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0x6C, 0xC7, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x1C, 0xF3, +0x4C, 0x9A, 0xE0, 0xF1, 0x68, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0x6C, 0xC7, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x1C, 0xF3, 0x50, 0x9A, 0xE0, 0xF1, 0x68, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0x6C, 0xC7, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x1C, 0xF3, 0x58, 0x9A, 0xE0, 0xF1, +0x68, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0x6C, 0xC7, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x48, 0x9A, 0x00, 0x52, 0x03, 0x60, +0x04, 0x6C, 0x00, 0x18, 0x6C, 0xC7, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x6C, 0x9A, 0xC0, 0xF0, +0x18, 0x23, 0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0xD9, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x29, 0xE4, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x4C, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0x54, 0xE4, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, 0x08, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x11, 0xE4, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x4C, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0xD9, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, 0x20, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0x29, 0xE4, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x4C, 0x9A, 0x40, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0x54, 0xE4, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, 0x80, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0x11, 0xE4, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x6C, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0xD9, 0xE3, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, +0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x29, 0xE4, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, 0x00, 0xF4, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0x54, 0xE4, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x6C, 0x9B, 0x01, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0x11, 0xE4, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x6C, 0x9B, 0x02, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0xD9, 0xE3, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, +0x04, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x04, 0x6C, 0x00, 0x18, 0x29, 0xE4, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, 0x08, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x54, 0xE4, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x6C, 0x9B, 0x10, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, +0x11, 0xE4, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x5C, 0xF3, 0x50, 0x9A, 0xE0, 0xF1, +0x6C, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0xF6, 0xE3, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x5C, 0xF3, 0x54, 0x9A, +0xE0, 0xF1, 0x6C, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0xF6, 0xE3, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x5C, 0xF3, +0x58, 0x9A, 0xE0, 0xF1, 0x6C, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0xF6, 0xE3, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x5C, 0xF3, 0x5C, 0x9A, 0xE0, 0xF1, 0x6C, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, +0xF6, 0xE3, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, +0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x61, 0xF4, +0x02, 0x4A, 0x40, 0xDB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0xC8, 0xF4, 0x12, 0x4C, +0x00, 0x6D, 0x01, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, +0x8A, 0xA2, 0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x08, 0xF3, 0x6A, 0xC2, 0x00, 0x6B, 0x08, 0xF3, +0x6B, 0xC2, 0x08, 0xF3, 0x6C, 0xC2, 0x08, 0xF3, +0x6D, 0xC2, 0x0C, 0x6B, 0x08, 0xF3, 0x6E, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF3, 0x5C, 0x9A, 0x60, 0xA2, +0x42, 0x23, 0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF3, 0x48, 0x9A, 0x02, 0x6B, +0x30, 0xF0, 0x20, 0x68, 0x60, 0xC2, 0xC0, 0xF1, +0x08, 0x48, 0x68, 0xF3, 0x79, 0xA0, 0x02, 0x6A, +0xFF, 0x6C, 0x6C, 0xEA, 0x8C, 0xEA, 0x0B, 0x22, +0x03, 0x6A, 0x4B, 0xEA, 0x4C, 0xEB, 0x68, 0xF3, +0x79, 0xC0, 0x68, 0xF3, 0x7D, 0xA0, 0x6C, 0xEA, +0x68, 0xF3, 0x5D, 0xC0, 0x24, 0x10, 0x88, 0xF3, +0x45, 0xA0, 0x68, 0xF3, 0x7D, 0xA0, 0x01, 0x4A, +0x88, 0xF3, 0x45, 0xC0, 0x11, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x68, 0xF3, 0x5D, 0xC0, 0x88, 0xF3, +0x65, 0xA0, 0xE8, 0xF3, 0x44, 0xA0, 0x63, 0xEA, +0x12, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, 0xEF, 0xF6, +0x85, 0xA3, 0x40, 0xEA, 0x01, 0x72, 0x07, 0x61, +0x68, 0xF3, 0x79, 0xA0, 0x21, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x68, 0xF3, 0x59, 0xC0, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0x1F, 0x6B, 0x8C, 0xEB, +0x96, 0x34, 0x4C, 0xEC, 0x01, 0x74, 0x0B, 0x60, +0x05, 0x24, 0x02, 0x74, 0x0D, 0x60, 0x03, 0x74, +0x10, 0x60, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF4, 0x8C, 0x9A, 0x0E, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF4, 0x90, 0x9A, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, 0x94, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, +0x98, 0x9A, 0xA0, 0x9C, 0x01, 0x6A, 0x44, 0xEB, +0xAD, 0xEA, 0x40, 0xDC, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0x1F, 0x6B, 0x8C, 0xEB, +0x96, 0x34, 0x4C, 0xEC, 0x01, 0x74, 0x0B, 0x60, +0x05, 0x24, 0x02, 0x74, 0x0D, 0x60, 0x03, 0x74, +0x10, 0x60, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF4, 0x8C, 0x9A, 0x0E, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF4, 0x90, 0x9A, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, 0x94, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, +0x98, 0x9A, 0xA0, 0x9C, 0x01, 0x6A, 0x44, 0xEB, +0x4F, 0xEA, 0xAC, 0xEA, 0x40, 0xDC, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x05, 0x5A, 0x00, 0x68, +0x24, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x48, 0x34, +0x3B, 0xF6, 0x04, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF3, +0x7C, 0x9B, 0x13, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF3, 0x60, 0x9B, 0x0E, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x9C, 0xF3, 0x64, 0x9B, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF3, 0x68, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF3, +0x6C, 0x9B, 0x60, 0xAB, 0xFF, 0xF7, 0x1F, 0x68, +0x6C, 0xE8, 0x18, 0xF0, 0x00, 0x6B, 0x0C, 0xEB, +0x0F, 0x2B, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0x9D, 0xA3, 0x02, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x03, 0x6C, 0x8B, 0xEC, +0x8C, 0xEA, 0x68, 0xF3, 0x5D, 0xC3, 0x79, 0x10, +0x08, 0xF0, 0x00, 0x6B, 0x0C, 0xEB, 0x42, 0x23, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0xD4, 0xA3, 0x7F, 0x6D, 0xFF, 0x6C, +0xCC, 0xED, 0x02, 0x75, 0x1F, 0x61, 0x68, 0xF3, +0x57, 0xA3, 0x01, 0x6D, 0xAC, 0xEA, 0x8C, 0xEA, +0x06, 0x2A, 0x68, 0xF3, 0x5D, 0xA3, 0x4D, 0xED, +0x68, 0xF3, 0xBD, 0xC3, 0x21, 0x10, 0x68, 0xF3, +0xB5, 0xA3, 0x10, 0x6A, 0x4B, 0xEA, 0xAC, 0xEA, +0x8C, 0xEA, 0x10, 0x72, 0x2E, 0x61, 0x68, 0xF3, +0x9D, 0xA3, 0x04, 0x6A, 0x00, 0x6D, 0x8D, 0xEA, +0x68, 0xF3, 0x5D, 0xC3, 0x01, 0x6C, 0x00, 0x18, +0x42, 0xD2, 0x23, 0x10, 0x68, 0xF3, 0xDD, 0xA3, +0x01, 0x6D, 0xCD, 0xED, 0x68, 0xF3, 0xBD, 0xC3, +0x68, 0xF3, 0xB5, 0xA3, 0x10, 0x6B, 0x6B, 0xEB, +0xAC, 0xEB, 0x8C, 0xEB, 0x20, 0x73, 0x06, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0x0F, 0x10, 0x82, 0x67, 0x00, 0x18, +0x6A, 0xCE, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x9D, 0xA2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x7D, 0xC2, 0x02, 0x30, 0x1E, 0x30, 0x1A, 0x20, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x5D, 0xA0, 0x02, 0x69, 0xE8, 0xF3, +0xC5, 0xA0, 0x2D, 0xEA, 0x68, 0xF3, 0x5D, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0xFF, 0x6C, 0x55, 0x4C, 0x00, 0x6D, 0x40, 0xEA, +0x68, 0xF3, 0x59, 0xA0, 0x4D, 0xE9, 0x68, 0xF3, +0x39, 0xC0, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x9D, 0xA2, +0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x7D, 0xC2, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x68, 0x8C, 0xE8, 0x00, 0x18, +0x0C, 0xC9, 0x03, 0x2A, 0x90, 0x67, 0x00, 0x18, +0x61, 0xCE, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x28, 0xF0, 0x01, 0x72, 0x01, 0x6C, +0x01, 0x60, 0x02, 0x6C, 0x00, 0x18, 0xB3, 0xF3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF6, 0x62, 0xAB, +0xFF, 0x6A, 0x4C, 0xEC, 0x71, 0xE4, 0x4C, 0xEC, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, 0x48, 0x9A, +0x80, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, +0x5C, 0x9A, 0x80, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0xCF, 0xF6, 0x1C, 0x4C, 0x05, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF3, 0x10, 0x4B, +0x30, 0xF0, 0x20, 0x69, 0xFF, 0x68, 0xAC, 0xE8, +0xCE, 0xF4, 0x50, 0x99, 0xA0, 0x9B, 0x82, 0xF0, +0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF4, 0xBC, 0x9B, 0xCE, 0xF4, +0x50, 0x99, 0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, +0x01, 0x6D, 0xA1, 0xF4, 0x18, 0x6C, 0xAB, 0xED, +0x00, 0x18, 0x42, 0xE7, 0x01, 0x70, 0x0F, 0x60, +0x03, 0x20, 0x02, 0x70, 0x16, 0x60, 0x1F, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF3, 0x10, 0x4B, +0x60, 0x9B, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF6, 0x60, 0x9B, 0x13, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x3C, 0xF6, 0x64, 0x9B, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF6, 0x68, 0x9B, +0x09, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF6, +0x6C, 0x9B, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF6, 0x70, 0x9B, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xCE, 0xF4, 0x70, 0x9B, 0x01, 0x6D, +0xA1, 0xF4, 0x18, 0x6C, 0xAB, 0xED, 0xC2, 0x67, +0x40, 0xEB, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xED, +0xFF, 0x75, 0x4C, 0xEC, 0xCC, 0xEA, 0x06, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x71, 0xE4, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x71, 0xE4, 0x0C, 0xF7, +0x7E, 0xA4, 0xAC, 0xEA, 0xAF, 0xED, 0x6C, 0xED, +0xAD, 0xEA, 0x0C, 0xF7, 0x5E, 0xC4, 0x20, 0xE8, +0xF7, 0x63, 0x11, 0x62, 0x10, 0xD1, 0x0F, 0xD0, +0x40, 0xA4, 0x08, 0xD2, 0x08, 0x93, 0x1F, 0x6A, +0x4C, 0xEB, 0x08, 0xD3, 0x42, 0xA4, 0x61, 0xA4, +0x0B, 0xD2, 0x43, 0xA4, 0x84, 0xA4, 0x09, 0xD4, +0x08, 0x94, 0x08, 0x5C, 0x80, 0xF0, 0x11, 0x60, +0x84, 0x30, 0x09, 0x94, 0x01, 0x2C, 0x28, 0x22, +0xFF, 0x69, 0x2C, 0xEA, 0x2C, 0xEB, 0xA2, 0x67, +0xC3, 0x67, 0x90, 0x67, 0x0C, 0xD2, 0x0D, 0xD3, +0x00, 0x18, 0xB1, 0xC5, 0x0B, 0x94, 0x09, 0x93, +0x41, 0x40, 0x2C, 0xEC, 0x0B, 0xD4, 0x0B, 0x96, +0x2C, 0xEA, 0x2C, 0xEB, 0x82, 0x67, 0xA3, 0x67, +0x30, 0xF0, 0x20, 0x69, 0x0A, 0xD2, 0x09, 0xD3, +0x00, 0x18, 0xB1, 0xC5, 0xCE, 0xF2, 0x44, 0x99, +0x0C, 0x95, 0x0D, 0x96, 0x90, 0x67, 0x01, 0x6F, +0x40, 0xEA, 0xCE, 0xF2, 0x44, 0x99, 0x0A, 0x94, +0x09, 0x95, 0x0B, 0x96, 0x02, 0x6F, 0x40, 0xEA, +0x0F, 0x58, 0x08, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x08, 0x33, 0x5C, 0xF1, 0x00, 0x4A, 0x69, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x00, 0x6A, 0x44, 0x10, +0xD0, 0xF4, 0x44, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF6, 0x5C, 0x9A, 0x34, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF4, 0x4C, 0x9A, 0x2F, 0x10, +0x80, 0xF4, 0x44, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF7, 0x40, 0x9A, 0x24, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF4, 0x58, 0x9A, 0x1F, 0x10, +0xC0, 0xF4, 0x48, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF7, 0x44, 0x9A, 0x14, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF7, 0x48, 0x9A, 0x0F, 0x10, +0x70, 0xF4, 0x48, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF7, 0x4C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF7, 0x50, 0x9A, 0x49, 0xE0, +0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0x7D, 0x67, 0x53, 0xC3, 0x42, 0x32, 0x54, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x41, 0xE0, 0x0C, 0xF7, 0x5E, 0xA0, 0x55, 0xC3, +0x0C, 0xF7, 0x5F, 0xA0, 0x56, 0xC3, 0x2C, 0xF7, +0x4E, 0xA0, 0x57, 0xC3, 0x2C, 0xF7, 0x4F, 0xA0, +0x58, 0xC3, 0x9D, 0x67, 0x21, 0x6A, 0x50, 0xC4, +0x07, 0x6A, 0x4F, 0xCC, 0x47, 0x44, 0x19, 0x4A, +0x40, 0xA2, 0x52, 0xC4, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, 0x40, 0xEA, +0x11, 0x97, 0x10, 0x91, 0x0F, 0x90, 0x09, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0xFF, 0x74, 0xAC, 0xEA, 0x05, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x46, 0xC3, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0xBE, 0xA3, 0x8C, 0xEA, 0x8F, 0xEC, +0xAC, 0xEC, 0x8D, 0xEA, 0x2C, 0xF7, 0x5E, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x01, 0xA4, 0x20, 0xA4, +0x0C, 0x20, 0x90, 0x67, 0xB1, 0x67, 0x00, 0x18, +0x1B, 0xC6, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x90, 0x67, 0xB1, 0x67, 0x53, 0x6E, +0x40, 0xEA, 0x7D, 0x67, 0x20, 0x6A, 0x50, 0xC3, +0x03, 0x6A, 0x4F, 0xCB, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0x4C, 0x9A, 0x9D, 0x67, 0x40, 0xA2, +0x52, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x2C, 0xF7, 0x7E, 0xA2, 0x2C, 0xF7, +0x5F, 0xA2, 0x73, 0xC4, 0x54, 0xC4, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xA4, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0xEF, 0xF6, +0x04, 0x4C, 0x07, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF6, 0x44, 0xA2, 0x05, 0x5A, +0x13, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x48, 0x32, +0x7C, 0xF1, 0x1C, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, +0x00, 0xEA, 0x00, 0x6C, 0x07, 0x10, 0x01, 0x6C, +0x05, 0x10, 0x02, 0x6C, 0x03, 0x10, 0x03, 0x6C, +0x01, 0x10, 0x04, 0x6C, 0x00, 0x18, 0x20, 0xE2, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x69, 0xF3, 0x48, 0xA3, 0x1F, 0x6C, 0x01, 0x6D, +0x4A, 0x32, 0x8C, 0xEA, 0x30, 0xF0, 0x20, 0x6C, +0xEF, 0xF6, 0x84, 0xA4, 0x47, 0xEC, 0xAC, 0xEA, +0x03, 0x22, 0x69, 0xF3, 0x89, 0xC3, 0x04, 0x10, +0x01, 0x6A, 0x4B, 0xEA, 0x69, 0xF3, 0x49, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x1C, 0x23, 0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x69, 0xF3, 0x68, 0xC2, 0x00, 0x18, 0x3F, 0xE9, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, +0xCF, 0xF5, 0x5C, 0x9A, 0x6E, 0xEA, 0x03, 0x22, +0x04, 0x94, 0x00, 0x18, 0x60, 0xE9, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, +0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, 0x69, 0xF3, +0x68, 0xC2, 0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0xAF, 0xF5, 0x10, 0x4C, 0x04, 0x6E, +0x40, 0xEA, 0x00, 0x18, 0xB9, 0xCB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF7, 0x08, 0x9A, 0x0A, 0xD4, 0xFF, 0x69, +0x40, 0xA0, 0x0A, 0x95, 0x30, 0xF0, 0x20, 0x6C, +0x62, 0x67, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x50, 0x9A, 0x2C, 0xEB, 0x05, 0xD3, 0xC8, 0xF4, +0x12, 0x4C, 0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0x6C, 0x9A, 0xF8, 0x6A, +0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0x50, 0x9A, 0x02, 0x6B, +0x00, 0x6C, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF7, 0x74, 0x9B, 0x80, 0xC3, 0x10, 0xF0, +0x24, 0x6B, 0x3C, 0xF7, 0x78, 0x9B, 0x20, 0x6C, +0x80, 0xC3, 0x40, 0xA2, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF7, 0x7C, 0x9B, 0x2C, 0xEA, 0x50, 0x32, +0x01, 0x4A, 0x2C, 0xEA, 0x40, 0xC3, 0x0A, 0x94, +0x02, 0x6B, 0x40, 0xA4, 0x6C, 0xEA, 0x2C, 0xEA, +0xA0, 0xF0, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6C, +0xC0, 0xF1, 0x08, 0x4C, 0x04, 0xD4, 0x08, 0xF3, +0x6A, 0xA4, 0x01, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x80, 0xF0, 0x13, 0x22, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x54, 0x9B, 0x01, 0x6C, 0xC0, 0x6D, +0x40, 0xEA, 0x04, 0x92, 0x05, 0x94, 0x20, 0x68, +0x08, 0xF3, 0x6A, 0xA2, 0x04, 0x6A, 0x8D, 0xE8, +0x6C, 0xEA, 0x2C, 0xEA, 0x2C, 0xE8, 0x1A, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF7, 0x40, 0x9A, +0x01, 0x6C, 0x10, 0xF0, 0x00, 0x6D, 0x60, 0xA2, +0x2C, 0xEB, 0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x54, 0x9B, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x6C, 0x9A, 0x02, 0x6C, +0x40, 0xA3, 0x2C, 0xEA, 0x8D, 0xEA, 0x2C, 0xEA, +0x40, 0xC3, 0x0A, 0x10, 0x04, 0x93, 0x01, 0x6C, +0x10, 0xF0, 0x00, 0x6D, 0x08, 0xF3, 0x4B, 0xC3, +0x08, 0xF3, 0x4C, 0xC3, 0x00, 0x18, 0x98, 0xE1, +0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, 0x92, 0xA2, +0x08, 0x6A, 0xFF, 0x6B, 0x8C, 0xEA, 0x0D, 0x22, +0x02, 0x6A, 0x4D, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x8C, 0x9A, 0x01, 0x6D, 0x6C, 0xE8, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, +0x92, 0xA2, 0x10, 0x6A, 0xFF, 0x6B, 0x8C, 0xEA, +0x0D, 0x22, 0x04, 0x6A, 0x4D, 0xE8, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x8C, 0x9A, 0x01, 0x6D, +0x6C, 0xE8, 0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x30, 0xF0, 0x20, 0x6A, +0xC8, 0xF4, 0x72, 0xA2, 0x20, 0x6A, 0x6C, 0xEA, +0x05, 0x22, 0x80, 0x6A, 0x4B, 0xEA, 0x4D, 0xE8, +0xFF, 0x6A, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xC8, 0xF4, 0x72, 0xA2, 0x40, 0x6A, 0x4C, 0xEB, +0x03, 0x2B, 0x4D, 0xE8, 0xFF, 0x6A, 0x4C, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF7, 0x48, 0x9A, +0x00, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, +0x55, 0xA2, 0x03, 0x2A, 0x01, 0x6C, 0x00, 0x18, +0xB3, 0xF3, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, +0x72, 0xA2, 0x40, 0x6A, 0x04, 0x6C, 0x6C, 0xEA, +0x05, 0x2A, 0x00, 0x18, 0x28, 0xF0, 0x01, 0x6C, +0x01, 0x2A, 0x02, 0x6C, 0x00, 0x18, 0xB3, 0xF3, +0xA9, 0x10, 0x40, 0xC0, 0x04, 0x94, 0x08, 0xF3, +0x4D, 0xA4, 0x04, 0x72, 0xC0, 0xF0, 0x0F, 0x61, +0x00, 0x6C, 0x00, 0x18, 0xB3, 0xF3, 0xCB, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x04, 0xD2, 0x08, 0xF3, 0x4A, 0xA2, 0x01, 0x6B, +0x6C, 0xEA, 0x2C, 0xEA, 0x80, 0xF0, 0x19, 0x22, +0x30, 0xF0, 0x20, 0x6C, 0x4E, 0xF2, 0x54, 0x9C, +0xC0, 0x6D, 0x83, 0x67, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF2, 0x0C, 0x4B, 0x05, 0x92, +0x60, 0x9B, 0x20, 0x68, 0x4D, 0xE8, 0x40, 0xA3, +0x01, 0x6C, 0x2C, 0xE8, 0x2C, 0xEA, 0x8D, 0xEA, +0x2C, 0xEA, 0x40, 0xC3, 0x04, 0x94, 0x04, 0x6A, +0x08, 0xF3, 0x6A, 0xA4, 0x6C, 0xEA, 0x2C, 0xEA, +0x1B, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF7, +0x40, 0x9A, 0x01, 0x6C, 0x10, 0xF0, 0x00, 0x6D, +0x60, 0xA2, 0x2C, 0xEB, 0x60, 0xC2, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x54, 0x9B, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF2, 0x0C, 0x4C, +0x80, 0x9C, 0x02, 0x6B, 0x40, 0xA4, 0x2C, 0xEA, +0x6D, 0xEA, 0x2C, 0xEA, 0x40, 0xC4, 0x05, 0x10, +0x01, 0x6C, 0x10, 0xF0, 0x00, 0x6D, 0x00, 0x18, +0x98, 0xE1, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, +0x72, 0xA2, 0x08, 0x6A, 0x6C, 0xEA, 0x04, 0x22, +0x02, 0x6A, 0x4D, 0xE8, 0xFF, 0x6A, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, 0x72, 0xA2, +0x10, 0x6A, 0x6C, 0xEA, 0x04, 0x22, 0x04, 0x6A, +0x4D, 0xE8, 0xFF, 0x6A, 0x4C, 0xE8, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0x68, 0x9A, 0x40, 0x6D, +0xFF, 0x6C, 0x00, 0xC3, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x08, 0xF3, 0x4A, 0xA0, +0xAC, 0xEA, 0x0B, 0x22, 0x08, 0xF3, 0x4E, 0xA0, +0x02, 0x72, 0x2C, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x02, 0x6C, 0x00, 0x6D, +0x1E, 0x10, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x08, 0xF3, 0x4E, 0xA0, +0x02, 0x72, 0x18, 0x61, 0x00, 0x18, 0x9A, 0xCC, +0x00, 0x18, 0x28, 0xF0, 0x01, 0x72, 0x09, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x68, 0xF3, 0x98, 0xA0, 0x01, 0x6D, 0x00, 0x6E, +0x07, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x00, 0x6C, 0xA4, 0x67, 0xC5, 0x67, +0x40, 0xEA, 0x04, 0x10, 0x68, 0xF3, 0x5C, 0xA0, +0x08, 0xF3, 0x4E, 0xC0, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF7, 0x44, 0x9A, 0x22, 0x6B, 0x60, 0xC2, +0x26, 0x10, 0x40, 0xC0, 0x04, 0x93, 0x08, 0xF3, +0x4E, 0xA3, 0x02, 0x72, 0x06, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x6C, +0x07, 0x10, 0x08, 0x72, 0x08, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x0C, 0x6C, +0x01, 0x6D, 0x00, 0x6E, 0x40, 0xEA, 0x00, 0x6C, +0x00, 0x18, 0x65, 0xC5, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x48, 0xF5, 0x80, 0xA3, 0x01, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x00, 0x18, 0xA3, 0xC4, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x64, 0x67, +0x4C, 0xEB, 0x87, 0x67, 0x01, 0x73, 0x4C, 0xED, +0x4C, 0xEE, 0x4C, 0xEC, 0x06, 0x61, 0x01, 0x75, +0x02, 0x61, 0x01, 0x76, 0x07, 0x60, 0x00, 0x6D, +0x0A, 0x10, 0x01, 0x75, 0x06, 0x61, 0x01, 0x76, +0x01, 0x6D, 0x05, 0x60, 0x00, 0x18, 0x4C, 0xDF, +0x04, 0x10, 0x01, 0x5B, 0xB8, 0x67, 0x00, 0x18, +0x41, 0xDF, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x68, +0x8C, 0xE8, 0x90, 0x67, 0x00, 0x18, 0x19, 0xCC, +0x90, 0x67, 0x00, 0x18, 0x72, 0xEC, 0x01, 0x6C, +0x00, 0x18, 0x34, 0xCA, 0x90, 0x67, 0x00, 0x18, +0xDD, 0xCB, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0xF2, 0x63, 0xA2, 0x0D, 0x2B, +0xC0, 0xF0, 0x7D, 0xA2, 0x07, 0x6A, 0x6C, 0xEA, +0x4E, 0xE8, 0x07, 0x28, 0x00, 0x18, 0x49, 0xD6, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF3, 0x5C, 0x9A, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6A, 0x27, 0x67, +0x4C, 0xE9, 0x6F, 0x41, 0x4C, 0xEB, 0x04, 0x67, +0x02, 0x5B, 0x4C, 0xE8, 0x4C, 0xED, 0x4C, 0xEE, +0x03, 0x61, 0x90, 0x67, 0x00, 0x18, 0x8F, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x49, 0xE0, 0x0C, 0xF7, 0x7E, 0xA2, 0x2C, 0xF7, +0x4E, 0xA2, 0x10, 0x58, 0x6D, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x49, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x08, 0x34, 0x1C, 0xF2, 0x04, 0x4B, 0x8D, 0xE3, +0x60, 0x9B, 0x00, 0xEB, 0xD0, 0xF4, 0x64, 0x40, +0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF6, 0x7C, 0x9B, +0x34, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF4, +0x6C, 0x9B, 0x2F, 0x10, 0x80, 0xF4, 0x64, 0x40, +0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF7, 0x60, 0x9B, +0x24, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF4, +0x78, 0x9B, 0x1F, 0x10, 0xC0, 0xF4, 0x68, 0x40, +0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF7, 0x64, 0x9B, +0x14, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF7, +0x68, 0x9B, 0x0F, 0x10, 0x70, 0xF4, 0x68, 0x40, +0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF7, 0x6C, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF7, +0x70, 0x9B, 0x61, 0xE0, 0x40, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0xE8, 0xF2, 0x3B, 0xC2, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x4C, 0x9A, 0x42, 0xF1, 0x18, 0x6C, +0x01, 0x6D, 0x02, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x05, 0x6A, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0x03, 0xF7, 0x09, 0x4A, +0x40, 0xDB, 0x01, 0x4A, 0x40, 0xDB, 0xF4, 0x17, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, 0x74, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, 0x50, 0x9A, +0x01, 0x6C, 0xA4, 0x67, 0x60, 0xDA, 0x00, 0x18, +0x2A, 0xD3, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF1, +0x00, 0x4A, 0x10, 0xF0, 0x24, 0x6B, 0xEF, 0x9A, +0xBC, 0xF2, 0x78, 0x9B, 0x8C, 0x9A, 0xCE, 0x9A, +0xAD, 0x9A, 0xE0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x7C, 0x9B, 0x00, 0x68, 0xC0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF2, 0x60, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF2, +0x64, 0x9B, 0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x89, 0x9A, 0xDC, 0xF2, 0x68, 0x9B, 0x80, 0xDB, +0x68, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF2, +0x4C, 0x9A, 0x60, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xF1, 0x48, 0xAA, 0x0B, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0x08, 0x34, 0x2E, 0xF2, 0x0C, 0x4B, +0x6D, 0xE4, 0x60, 0x9B, 0x05, 0x23, 0x01, 0x48, +0xFF, 0x6B, 0x6C, 0xE8, 0x43, 0xE8, 0xF3, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF2, 0x70, 0x9A, +0x7F, 0x6A, 0x00, 0x69, 0x80, 0xA3, 0x20, 0xF0, +0x20, 0x6D, 0x00, 0xF1, 0x00, 0x4D, 0x8C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, +0x40, 0x9B, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF2, +0xD4, 0x9B, 0x91, 0x67, 0x48, 0x6F, 0x04, 0xD1, +0x05, 0xD1, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x40, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF2, 0xD8, 0x9B, 0x20, 0xF0, 0x20, 0x6D, +0x91, 0x67, 0xAD, 0xF1, 0x08, 0x4D, 0x00, 0xF4, +0x00, 0x6F, 0x04, 0xD1, 0x05, 0xD1, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF2, 0xDC, 0x9B, +0x20, 0xF0, 0x21, 0x6D, 0x00, 0x37, 0x91, 0x67, +0x15, 0xF0, 0x00, 0x4D, 0xE8, 0x37, 0x04, 0xD1, +0x05, 0xD1, 0x40, 0xEA, 0x00, 0x1C, 0x96, 0x45, +0xFF, 0x17, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF1, 0x00, 0x4A, 0x60, 0xDA, 0x81, 0xDA, +0xA2, 0xDA, 0xC3, 0xDA, 0xE4, 0xDA, 0x05, 0xDA, +0x26, 0xDA, 0x78, 0x67, 0x67, 0xDA, 0x7D, 0x67, +0x68, 0xDA, 0x7F, 0x67, 0x69, 0xDA, 0x12, 0xEB, +0x6A, 0xDA, 0x10, 0xEB, 0x6B, 0xDA, 0x6D, 0xB8, +0x00, 0x65, 0x6C, 0xDA, 0x68, 0xB8, 0x00, 0x65, +0x6D, 0xDA, 0x6C, 0xB8, 0x00, 0x65, 0x6E, 0xDA, +0x6E, 0xB8, 0x00, 0x65, 0x6F, 0xDA, 0x10, 0xF0, +0x23, 0x6A, 0x23, 0xF7, 0x01, 0x4A, 0x00, 0xEA, +0x00, 0x65, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD0, +0xFF, 0x6A, 0x4C, 0xEC, 0x4C, 0xED, 0x8E, 0x37, +0x4C, 0xEF, 0x07, 0x6E, 0x01, 0x75, 0x8C, 0xEE, +0x52, 0xF4, 0x60, 0x47, 0x59, 0x61, 0x30, 0xF0, +0x20, 0x6D, 0xC0, 0xF1, 0x08, 0x4D, 0xBD, 0xE7, +0xE8, 0xF2, 0xAF, 0xA7, 0x01, 0x68, 0x04, 0xEE, +0x0D, 0xED, 0xE8, 0xF2, 0xAF, 0xC7, 0x1F, 0xF7, +0x00, 0x6D, 0x6C, 0xED, 0x02, 0xF0, 0x00, 0x75, +0x01, 0x60, 0x25, 0x2D, 0x1F, 0xF7, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, +0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0xA0, 0x9A, 0xB5, 0xE3, 0x60, 0xA5, 0x0B, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0xA0, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, +0xB5, 0xE3, 0x4D, 0xE3, 0x60, 0xA3, 0x01, 0x6A, +0x00, 0xF6, 0x60, 0x33, 0x44, 0xEE, 0x00, 0xF6, +0x63, 0x33, 0x4F, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x40, 0xC5, 0x0E, 0x10, 0x10, 0xF0, +0x24, 0x6D, 0xFC, 0xF2, 0xA4, 0x9D, 0x0F, 0xE8, +0xAD, 0xE3, 0xA0, 0xA3, 0x00, 0xF6, 0xA0, 0x35, +0x00, 0xF6, 0xA3, 0x35, 0x0C, 0xED, 0x4C, 0xED, +0xA0, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF6, +0x45, 0xA2, 0x4E, 0xEC, 0x52, 0x2C, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x48, 0x9A, 0x60, 0x9A, +0x30, 0xF0, 0x20, 0x6A, 0x70, 0x33, 0x00, 0xF5, +0x62, 0x33, 0x48, 0xF5, 0x68, 0xCA, 0x45, 0x10, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0x9D, 0xE7, 0xE8, 0xF2, 0x0F, 0xA7, 0x01, 0x6D, +0xA4, 0xEE, 0xAF, 0xEC, 0x0C, 0xEC, 0xE8, 0xF2, +0x8F, 0xC7, 0x1F, 0xF7, 0x00, 0x6C, 0x6C, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, 0x24, 0x2C, +0x1F, 0xF7, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x07, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x80, 0x9A, 0x91, 0xE3, +0x60, 0xA4, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x80, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x44, 0x9A, 0x91, 0xE3, 0x4D, 0xE3, +0x60, 0xA3, 0x00, 0xF6, 0x60, 0x33, 0x01, 0x6A, +0x00, 0xF6, 0x63, 0x33, 0x44, 0xEE, 0x6D, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x40, 0xC4, 0x0D, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF2, 0x84, 0x9C, +0x8D, 0xE3, 0x80, 0xA3, 0x00, 0xF6, 0x80, 0x34, +0x00, 0xF6, 0x83, 0x34, 0xAD, 0xEC, 0x4C, 0xEC, +0x80, 0xC3, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0xFF, 0x6A, 0x4C, 0xEC, 0x05, 0x5C, 0xAC, 0xEA, +0x4B, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, +0x5B, 0xF5, 0x04, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x05, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x6C, 0x9A, 0x2D, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x6C, 0x9A, 0x20, 0x10, +0x05, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0x70, 0x9A, 0x22, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x70, 0x9A, 0x15, 0x10, 0x05, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x74, 0x9A, +0x17, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0x74, 0x9A, 0x0A, 0x10, 0x05, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x78, 0x9A, 0x0C, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x78, 0x9A, +0x80, 0xA3, 0xF7, 0x6A, 0x0A, 0x10, 0x0C, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x7C, 0x9A, +0x40, 0xA3, 0xFF, 0x6C, 0x08, 0x6D, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x7C, 0x9A, +0xF7, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x01, 0x6B, 0xAC, 0xEA, 0x6E, 0xEA, 0x01, 0x5A, +0x58, 0x67, 0x05, 0x5C, 0x48, 0x32, 0x08, 0x60, +0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, 0x5B, 0xF5, +0x18, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, 0x00, 0xEB, +0x01, 0x6A, 0x4B, 0xEA, 0x20, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF2, 0x88, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0x1C, 0xF3, 0xA0, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x1E, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF2, 0x88, 0x9B, 0x10, 0xF0, 0x24, 0x6D, +0x1C, 0xF3, 0xA0, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, +0x10, 0xF0, 0x24, 0x6D, 0x1C, 0xF3, 0xAC, 0x9D, +0x0E, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF2, +0x88, 0x9B, 0x10, 0xF0, 0x24, 0x6D, 0x1C, 0xF3, +0xA0, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, 0x10, 0xF0, +0x24, 0x6D, 0x1C, 0xF3, 0xB0, 0x9D, 0xAD, 0xEB, +0x60, 0xDC, 0x60, 0xF5, 0x60, 0x42, 0x1F, 0xF7, +0x00, 0x6C, 0x8C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x10, 0x61, 0x2E, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF2, 0x88, 0x9B, 0x10, 0xF0, 0x24, 0x6D, +0x1C, 0xF3, 0xA0, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, +0x10, 0xF0, 0x24, 0x6D, 0x1C, 0xF3, 0xB4, 0x9D, +0xE6, 0x17, 0x1E, 0x23, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF3, 0x68, 0x9B, 0x1D, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF2, 0x88, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0x1C, 0xF3, 0xA0, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x10, 0xF0, 0x24, 0x6D, 0x1C, 0xF3, +0xB8, 0x9D, 0xAD, 0xEB, 0x60, 0xDC, 0x60, 0xF5, +0x60, 0x42, 0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, 0x07, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF3, 0x64, 0x9B, +0x69, 0xE2, 0x40, 0x9A, 0x20, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF3, 0x68, 0x9B, 0x69, 0xE2, +0x40, 0x9A, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xEC, +0x01, 0x74, 0xAC, 0xEA, 0x13, 0x60, 0x03, 0x24, +0x02, 0x74, 0x15, 0x60, 0x18, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0xD9, 0xA3, 0x01, 0x6D, 0x4C, 0xED, 0x02, 0x6A, +0x4B, 0xEA, 0xCC, 0xEA, 0xAD, 0xEA, 0x68, 0xF3, +0x59, 0xC3, 0x09, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0x48, 0xF5, 0x44, 0xC3, 0x04, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0x48, 0xF5, 0x40, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF3, 0x5C, 0x9A, 0x60, 0xA2, +0x10, 0x6A, 0x6C, 0xEA, 0x24, 0x22, 0x02, 0x5C, +0x03, 0x61, 0x02, 0x74, 0x17, 0x60, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0x99, 0xA3, 0x01, 0x6A, 0x8C, 0xEA, +0x68, 0xF3, 0x9C, 0xA3, 0x7F, 0x6B, 0x5C, 0x32, +0x8C, 0xEB, 0x6D, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF3, 0x60, 0x9B, +0x40, 0xC3, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x60, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF3, 0x44, 0x9A, 0x60, 0xC2, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF3, 0x48, 0x9A, +0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, 0xFF, 0x72, +0x00, 0x6A, 0x0B, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF3, 0x4C, 0x9A, 0x60, 0xA2, 0x07, 0x6A, +0x6C, 0xEA, 0x07, 0x6B, 0x6E, 0xEA, 0x01, 0x5A, +0x58, 0x67, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xEC, +0x01, 0x74, 0xAC, 0xEA, 0x03, 0x60, 0x02, 0x74, +0x09, 0x60, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x02, 0x6B, 0x88, 0xF3, +0x62, 0xC2, 0x15, 0x10, 0x09, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE8, 0xF3, +0x67, 0xA2, 0x88, 0xF3, 0x62, 0xC2, 0x05, 0x10, +0xFF, 0x4A, 0x30, 0xF0, 0x20, 0x6B, 0x48, 0xF5, +0x4A, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x62, 0xA2, 0x68, 0xF3, +0x99, 0xA2, 0x88, 0xF3, 0x63, 0xC2, 0x40, 0x6B, +0x8D, 0xEB, 0x68, 0xF3, 0x79, 0xC2, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x0C, 0xC9, +0x01, 0x72, 0x0E, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x04, 0x6B, 0x8C, 0xEB, 0x05, 0x2B, 0x68, 0xF3, +0x58, 0xA2, 0x05, 0x5A, 0x58, 0x67, 0x01, 0x10, +0x00, 0x6A, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFF, 0x63, 0x01, 0xD1, 0x00, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x30, 0xF0, 0x20, 0x69, 0x3C, 0xF3, +0xF0, 0x9B, 0xEF, 0xF4, 0x68, 0x99, 0xFF, 0x6A, +0x4C, 0xEC, 0xEC, 0xEB, 0xEE, 0xEB, 0x4C, 0xED, +0x4C, 0xEE, 0x80, 0xF0, 0x1E, 0x23, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0x1A, 0xA3, 0x20, 0x6F, 0x0C, 0xEF, 0x4C, 0xEF, +0x80, 0xF0, 0x0F, 0x2F, 0xEF, 0xF4, 0x08, 0xA1, +0x01, 0x6F, 0xEC, 0xE8, 0x4C, 0xE8, 0x61, 0x28, +0x68, 0xF3, 0x19, 0xA3, 0x0C, 0xEF, 0x4C, 0xEF, +0x09, 0x27, 0x88, 0xF3, 0x5B, 0xA3, 0xE4, 0x42, +0x03, 0x4A, 0x88, 0xF3, 0xF3, 0xC3, 0x88, 0xF3, +0x52, 0xC3, 0x08, 0x10, 0x05, 0x6F, 0x88, 0xF3, +0xF3, 0xC3, 0x05, 0x4E, 0x04, 0x6F, 0x88, 0xF3, +0xF2, 0xC3, 0x4C, 0xEE, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0xF1, 0xA2, +0x88, 0xF3, 0x72, 0xA2, 0xE3, 0xEB, 0x09, 0x61, +0x88, 0xF3, 0x73, 0xA2, 0x88, 0xF3, 0xC4, 0xC2, +0x71, 0xE4, 0xB7, 0xE4, 0x88, 0xF3, 0xB6, 0xC2, +0x09, 0x10, 0x88, 0xF3, 0x93, 0xA2, 0x77, 0xE5, +0xB9, 0xE6, 0x6F, 0xE4, 0x88, 0xF3, 0xC4, 0xC2, +0x88, 0xF3, 0x76, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x73, 0xA2, +0x88, 0xF3, 0x96, 0xA2, 0x0A, 0x4B, 0x82, 0xEB, +0x02, 0x60, 0x88, 0xF3, 0x76, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x76, 0xA2, 0x88, 0xF3, 0x84, 0xA2, 0x23, 0x4B, +0x82, 0xEB, 0x02, 0x60, 0x88, 0xF3, 0x64, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x76, 0xA2, 0x68, 0xF3, 0x97, 0xA2, +0x88, 0xF3, 0x6A, 0xCA, 0x18, 0x6B, 0x8C, 0xEB, +0x10, 0x73, 0x07, 0x61, 0xC8, 0xF3, 0x79, 0xA2, +0x03, 0x6C, 0x76, 0x33, 0x8C, 0xEB, 0x88, 0xF3, +0x64, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF3, +0x54, 0x9A, 0x60, 0xA2, 0x07, 0x23, 0x60, 0xA2, +0xFF, 0x6A, 0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x72, 0xCA, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF3, 0x58, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0x48, 0xF5, 0x92, 0xAC, 0xA0, 0xA2, 0xFF, 0x6B, +0x6C, 0xED, 0x8E, 0xED, 0x02, 0x25, 0x8C, 0xEB, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x9A, 0xA2, 0x41, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, 0x7A, 0xC2, +0x04, 0x10, 0x40, 0x6A, 0x0D, 0xEA, 0x68, 0xF3, +0x5A, 0xC3, 0x01, 0x91, 0x00, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x65, 0xA2, 0xE8, 0xF3, 0x84, 0xA2, +0x63, 0xEC, 0x22, 0x60, 0x88, 0xF3, 0x98, 0xA2, +0x01, 0x4C, 0x88, 0xF3, 0x98, 0xC2, 0x88, 0xF3, +0xB8, 0xA2, 0xE8, 0xF3, 0x81, 0xA2, 0xA3, 0xEC, +0x17, 0x61, 0x03, 0x6D, 0xB8, 0xEB, 0x88, 0xF3, +0x90, 0xA2, 0x88, 0xF3, 0xB1, 0xA2, 0x04, 0x6F, +0x01, 0x4C, 0x88, 0xF3, 0x90, 0xC2, 0x88, 0xF3, +0x84, 0xA2, 0xFE, 0x4C, 0x12, 0xEB, 0x6D, 0xE4, +0x88, 0xF3, 0x77, 0xC2, 0x88, 0xF3, 0x90, 0xA2, +0x88, 0xF3, 0xD7, 0xA2, 0x00, 0x18, 0x3A, 0xC9, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0x68, 0xF5, 0x04, 0x4B, +0xFF, 0x6A, 0xA7, 0x43, 0x8C, 0xEA, 0x26, 0x4D, +0x00, 0x6C, 0x80, 0xC3, 0x01, 0x4B, 0x83, 0x67, +0xAE, 0xEC, 0xFA, 0x2C, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x88, 0xF3, 0x94, 0xC3, +0x88, 0xF3, 0x98, 0xC3, 0x88, 0xF3, 0x90, 0xC3, +0x01, 0x6C, 0x8E, 0xEA, 0x05, 0x2A, 0x2D, 0x6C, +0x88, 0xF3, 0x99, 0xC3, 0x88, 0xF3, 0x5A, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0xA8, 0xA3, +0x01, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x10, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x74, 0xA2, +0x01, 0x4B, 0x88, 0xF3, 0x74, 0xC2, 0x88, 0xF3, +0x74, 0xA2, 0xC8, 0xF3, 0x5E, 0xAA, 0x43, 0xEB, +0xA0, 0xF0, 0x1E, 0x60, 0x00, 0x6D, 0x00, 0x18, +0xA3, 0xC8, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0xC8, 0xF3, 0x94, 0x9B, 0xC8, 0xF3, +0x50, 0xDB, 0x83, 0xEA, 0x31, 0x61, 0x68, 0xF3, +0xF9, 0xA3, 0x01, 0x6D, 0xFF, 0x6E, 0xEC, 0xED, +0x0E, 0x25, 0x88, 0xF3, 0xFB, 0xA3, 0x88, 0xF3, +0xB6, 0xA3, 0x93, 0xE2, 0x0E, 0x4F, 0xBF, 0xE7, +0xC8, 0xF3, 0xBC, 0xA3, 0x82, 0x34, 0x8A, 0x34, +0xAF, 0xE7, 0x89, 0xE3, 0x0B, 0x10, 0xC8, 0xF3, +0xFD, 0xA3, 0x88, 0xF3, 0xB6, 0xA3, 0x8B, 0xE2, +0xEB, 0xEF, 0xAF, 0xE7, 0x42, 0x32, 0x0A, 0x4B, +0x4A, 0x32, 0x49, 0xE3, 0xCC, 0xEA, 0x2D, 0x5A, +0x0F, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x69, 0xE2, 0x88, 0xF3, 0x9C, 0xA2, +0x01, 0x4C, 0x88, 0xF3, 0x9C, 0xC2, 0x88, 0xF3, +0x54, 0xA3, 0x01, 0x4A, 0x88, 0xF3, 0x54, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x94, 0xA2, 0xC8, 0xF3, 0x7E, 0xAA, +0x63, 0xEC, 0x7A, 0x60, 0x82, 0x10, 0xA0, 0xA4, +0xAD, 0xE3, 0xFF, 0x6D, 0xAC, 0xEB, 0x63, 0xEE, +0x02, 0x60, 0xC2, 0x67, 0x06, 0x10, 0x01, 0x4A, +0xAC, 0xEA, 0x2D, 0x72, 0x01, 0x4C, 0xF3, 0x61, +0x00, 0x6E, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC8, 0xF3, 0xFE, 0xAA, 0xE8, 0xF3, +0x40, 0xA2, 0x30, 0xF0, 0x20, 0x6D, 0x00, 0x6C, +0x5F, 0xE7, 0x68, 0xF5, 0x04, 0x4D, 0x64, 0x67, +0x40, 0xA5, 0x51, 0xE4, 0xFF, 0x6A, 0x4C, 0xEC, +0x82, 0xEF, 0x06, 0x61, 0x01, 0x4B, 0x4C, 0xEB, +0x2D, 0x73, 0x01, 0x4D, 0xF5, 0x61, 0x00, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0xD9, 0xC2, 0x88, 0xF3, 0x7A, 0xC2, +0x88, 0xF3, 0x79, 0xA2, 0x0A, 0x5B, 0x05, 0x61, +0xF6, 0x4B, 0x88, 0xF3, 0x71, 0xC2, 0x00, 0x6B, +0x05, 0x10, 0x00, 0x6C, 0x88, 0xF3, 0x91, 0xC2, +0x0A, 0x6C, 0x6F, 0xE4, 0x88, 0xF3, 0x70, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x79, 0xA2, 0x88, 0xF3, 0x9A, 0xA2, +0x68, 0xF3, 0xB9, 0xA2, 0x73, 0xE4, 0x01, 0x6B, +0xAC, 0xEB, 0x03, 0x23, 0xC8, 0xF3, 0x7C, 0xA2, +0x02, 0x10, 0xC8, 0xF3, 0x7D, 0xA2, 0x71, 0xE4, +0x01, 0x4C, 0x88, 0xF3, 0x97, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x77, 0xA2, 0x10, 0x5B, 0x03, 0x60, 0x10, 0x6B, +0x88, 0xF3, 0x77, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x77, 0xA2, +0x88, 0xF3, 0x90, 0xA2, 0x88, 0xF3, 0xB1, 0xA2, +0x02, 0x4B, 0x88, 0xF3, 0x77, 0xC2, 0x88, 0xF3, +0xD7, 0xA2, 0x03, 0x6F, 0x00, 0x18, 0x3A, 0xC9, +0x00, 0x6C, 0x00, 0x18, 0xAE, 0xC9, 0x09, 0x10, +0x30, 0xF0, 0x20, 0x6C, 0x00, 0x6B, 0xE8, 0xF3, +0xC0, 0xA2, 0x68, 0xF5, 0x04, 0x4C, 0x43, 0x67, +0x7E, 0x17, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0x28, 0xF5, 0xBF, 0xA3, 0x04, 0x6B, 0xFF, 0x6A, +0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x0C, 0x23, +0x7D, 0x67, 0x1E, 0x6A, 0x50, 0xC3, 0x01, 0x6A, +0x4F, 0xCB, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x58, 0x9A, 0x92, 0xC3, 0x04, 0x04, 0x40, 0xEA, +0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0x67, 0x6E, 0xF5, 0x58, 0x9A, 0xEF, 0xF6, +0x85, 0xA3, 0xFF, 0x68, 0x0C, 0xE9, 0x40, 0xEA, +0x01, 0x72, 0x35, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0x94, 0xA3, +0x7F, 0x6A, 0x8C, 0xEA, 0x0C, 0xEA, 0x2B, 0x22, +0x68, 0xF3, 0x75, 0xA3, 0x0F, 0x6A, 0x6C, 0xEA, +0x01, 0x72, 0x25, 0x61, 0x05, 0x59, 0x03, 0x61, +0xA0, 0xF6, 0x08, 0x6A, 0x07, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x24, 0x31, 0x1B, 0xF6, 0x04, 0x4A, +0x49, 0xE1, 0x40, 0xAA, 0x61, 0x42, 0x1F, 0xF7, +0x00, 0x6C, 0x8C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF3, 0x7C, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0x60, 0x9B, 0x69, 0xE2, +0x60, 0xA2, 0x20, 0x6A, 0x6C, 0xEA, 0x4B, 0xEA, +0xC0, 0xF7, 0x42, 0x32, 0x01, 0x10, 0x01, 0x6A, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0x28, 0xF5, 0x7C, 0xA2, 0x7F, 0x6A, 0x6C, 0xEA, +0x01, 0x5A, 0x58, 0x67, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0xAF, 0xF5, 0x10, 0x4C, 0x00, 0x6D, 0x07, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF5, 0x50, 0xA2, +0x01, 0x6B, 0x46, 0x32, 0x6C, 0xEA, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF5, 0x70, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF5, 0x50, 0xA2, +0xFF, 0x6B, 0x56, 0x32, 0x8E, 0xEA, 0x6C, 0xEA, +0x01, 0x5A, 0x58, 0x67, 0x6C, 0xEA, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x7A, 0xCA, +0x00, 0x6B, 0x06, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF5, 0x7A, 0xA2, 0x01, 0x6A, 0x4C, 0xEB, +0x05, 0x97, 0x43, 0x67, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0xA9, 0xF0, 0x68, 0xA0, 0x01, 0x6A, 0xFF, 0x69, +0x4C, 0xEB, 0x0B, 0x23, 0xC9, 0xF0, 0x65, 0xA0, +0x6C, 0xEA, 0x2C, 0xEA, 0x26, 0x2A, 0x68, 0xF3, +0x58, 0xA0, 0x23, 0x2A, 0xE8, 0xF3, 0x52, 0xA0, +0x1D, 0x10, 0x00, 0x18, 0x0C, 0xC9, 0x01, 0x72, +0x1C, 0x61, 0x68, 0xF3, 0x7D, 0xA0, 0x03, 0x6A, +0x6C, 0xEA, 0x17, 0x2A, 0x68, 0xF3, 0x58, 0xA0, +0x14, 0x2A, 0x04, 0x6A, 0x6C, 0xEA, 0x11, 0x2A, +0x10, 0x6A, 0x6C, 0xEA, 0x0E, 0x2A, 0x68, 0xF3, +0x79, 0xA0, 0x20, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x08, 0x22, 0xE8, 0xF3, 0x52, 0xA0, 0x05, 0x2A, +0x00, 0x18, 0x84, 0xCA, 0x01, 0x5A, 0x58, 0x67, +0x01, 0x10, 0x00, 0x6A, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x30, 0xF0, 0x20, 0x68, 0x4C, 0xEC, +0xC0, 0xF1, 0x08, 0x48, 0x04, 0xD4, 0x68, 0xF3, +0x9D, 0xA0, 0x10, 0x6B, 0x30, 0xF0, 0x20, 0x69, +0x8D, 0xEB, 0x68, 0xF3, 0x7D, 0xC0, 0xEF, 0xF4, +0x88, 0xA1, 0x01, 0x6B, 0x8C, 0xEB, 0x4C, 0xEB, +0x29, 0x23, 0xEF, 0xF4, 0x08, 0x49, 0x42, 0xA1, +0xFF, 0x72, 0x54, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0x44, 0x9A, 0x00, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0x48, 0x9A, 0x04, 0x6B, 0xFF, 0x6C, +0x60, 0xC2, 0xAE, 0xF2, 0x50, 0x98, 0x59, 0x4C, +0x00, 0x6D, 0x05, 0x6E, 0x40, 0xEA, 0xC2, 0xA1, +0xAE, 0xF2, 0x50, 0x98, 0xFF, 0x6C, 0x55, 0x4C, +0x00, 0x6D, 0x05, 0x4E, 0x40, 0xEA, 0x00, 0x18, +0x7A, 0xCA, 0x34, 0x2A, 0x04, 0x94, 0x00, 0x18, +0x98, 0xEC, 0x30, 0x10, 0x88, 0xF3, 0x65, 0xA0, +0x02, 0x5B, 0x13, 0x60, 0x88, 0xF3, 0xC4, 0xA0, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0xFF, 0x6C, 0xD9, 0xE3, 0x55, 0x4C, 0x00, 0x6D, +0x40, 0xEA, 0x88, 0xF3, 0x65, 0xA0, 0x88, 0xF3, +0x44, 0xA0, 0x49, 0xE3, 0x88, 0xF3, 0x57, 0xC0, +0x19, 0x10, 0x03, 0x69, 0x38, 0xEB, 0x88, 0xF3, +0xC4, 0xA0, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x50, 0x9A, 0xFE, 0x4E, 0xFF, 0x6C, 0x55, 0x4C, +0x00, 0x6D, 0x12, 0xEB, 0x79, 0xE6, 0x40, 0xEA, +0x88, 0xF3, 0x65, 0xA0, 0x88, 0xF3, 0x44, 0xA0, +0x38, 0xEB, 0xFE, 0x4A, 0x12, 0xE9, 0x25, 0xE2, +0x88, 0xF3, 0x37, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x04, 0x6B, 0x6C, 0xEA, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x04, 0x96, 0x83, 0x67, 0x01, 0x6D, +0x40, 0xEA, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x30, 0xF0, 0x20, 0x69, 0x04, 0xD4, 0xEF, 0xF4, +0x08, 0x49, 0xC0, 0xF0, 0x88, 0xA1, 0x04, 0x6B, +0x8C, 0xEB, 0x4C, 0xEB, 0x37, 0x23, 0xC0, 0xF0, +0x0A, 0xA1, 0xC0, 0xF0, 0x49, 0xA1, 0x58, 0xE8, +0x12, 0xE8, 0xC0, 0xF0, 0x10, 0xC1, 0x00, 0x18, +0x69, 0xCA, 0x03, 0x22, 0xC0, 0xF0, 0x11, 0xC1, +0x03, 0x10, 0x01, 0x6A, 0xC0, 0xF0, 0x51, 0xC1, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF5, 0x19, 0xA2, +0x02, 0x58, 0x11, 0x61, 0x00, 0x18, 0x69, 0xCA, +0x06, 0x22, 0x04, 0x94, 0x00, 0x18, 0x9F, 0xEC, +0x04, 0x94, 0x00, 0x18, 0x98, 0xEC, 0x04, 0x94, +0x00, 0x18, 0x68, 0xEC, 0x04, 0x94, 0xB0, 0x67, +0x00, 0x18, 0x37, 0xED, 0x0F, 0x10, 0x01, 0x70, +0x04, 0x61, 0x04, 0x94, 0x00, 0x18, 0x72, 0xEC, +0x09, 0x10, 0x00, 0x18, 0x69, 0xCA, 0x06, 0x22, +0x04, 0x94, 0x00, 0x18, 0x9F, 0xEC, 0x04, 0x94, +0x00, 0x18, 0x98, 0xEC, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0xFF, 0x6A, +0x4C, 0xEC, 0x12, 0x2C, 0x10, 0xF0, 0x23, 0x6C, +0xC5, 0xF7, 0x1D, 0x4C, 0x00, 0x18, 0xE9, 0xE9, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xC0, 0xF0, 0x92, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xC0, 0xF0, 0x72, 0xC2, 0x1F, 0x10, +0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, 0x08, 0x48, +0xC0, 0xF0, 0x88, 0xA0, 0x04, 0x6B, 0x8C, 0xEB, +0x4C, 0xEB, 0x15, 0x23, 0xC0, 0xF0, 0xCB, 0xA0, +0x00, 0x6A, 0x04, 0xD2, 0xA2, 0x67, 0x0A, 0x6A, +0x58, 0xEE, 0x10, 0xF0, 0x23, 0x6C, 0xC5, 0xF7, +0x1D, 0x4C, 0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, +0xFC, 0xE9, 0xC0, 0xF0, 0x72, 0xA0, 0x01, 0x6A, +0x6D, 0xEA, 0xC0, 0xF0, 0x52, 0xC0, 0x07, 0x97, +0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x21, 0x6A, +0x70, 0xF3, 0x7C, 0xA2, 0x80, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x02, 0x2A, +0x00, 0x18, 0x6F, 0xED, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0x80, 0xF6, 0x94, 0xA3, +0x80, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0xFF, 0x6C, +0x8C, 0xEA, 0x05, 0x22, 0x80, 0xF6, 0x97, 0xA3, +0x00, 0x18, 0xF2, 0xC4, 0x08, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, 0x0C, 0x6D, +0x01, 0x6C, 0x00, 0x18, 0xE5, 0xC8, 0x0C, 0x6C, +0x00, 0x18, 0xF0, 0xF1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x68, 0x8C, 0xE8, 0x00, 0x18, +0x6F, 0xED, 0x08, 0x20, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, 0xFF, 0x6C, +0xC5, 0x67, 0x40, 0xEA, 0x04, 0x6D, 0x01, 0x6C, +0x00, 0x18, 0xE5, 0xC8, 0x04, 0x6C, 0x00, 0x18, +0xF0, 0xF1, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0x69, 0x30, 0xF0, 0x20, 0x6A, 0x8C, 0xE9, +0x6E, 0xF5, 0x58, 0x9A, 0xEF, 0xF6, 0x85, 0xA3, +0x40, 0xEA, 0x01, 0x72, 0x2C, 0x61, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, +0x7A, 0xA0, 0x09, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x68, 0xF3, 0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0x6F, 0x6D, +0x2C, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x50, 0x9A, 0xC8, 0xF2, 0x9F, 0xA0, +0x01, 0x6D, 0x08, 0x6E, 0xF1, 0x67, 0x40, 0xEA, +0x01, 0x72, 0x0D, 0x61, 0x68, 0xF3, 0x7A, 0xA0, +0x02, 0x6A, 0x01, 0x6C, 0x6D, 0xEA, 0x0E, 0x6D, +0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, 0xE5, 0xC8, +0x0E, 0x6C, 0x00, 0x18, 0xF0, 0xF1, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0x80, 0xF6, 0x94, 0xA3, +0x80, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0xFF, 0x6C, +0x8C, 0xEA, 0x05, 0x22, 0x80, 0xF6, 0x97, 0xA3, +0x00, 0x18, 0xDE, 0xC4, 0x08, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, +0xA4, 0x67, 0x2F, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x7C, 0xA2, +0x80, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x02, 0x2A, 0x00, 0x18, 0x42, 0xED, +0x08, 0x6D, 0x01, 0x6C, 0x00, 0x18, 0xE5, 0xC8, +0x08, 0x6C, 0x00, 0x18, 0xF0, 0xF1, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x69, 0x04, 0x67, +0x2C, 0xE8, 0xAC, 0xE9, 0x00, 0x18, 0x69, 0xCA, +0x07, 0x22, 0x03, 0x28, 0x00, 0x18, 0x7C, 0xCB, +0x0D, 0x10, 0x00, 0x18, 0x34, 0xCB, 0x0A, 0x10, +0x01, 0x70, 0x08, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x6C, 0x01, 0x6D, +0xD1, 0x67, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xAF, 0xF5, 0x10, 0xA2, 0x00, 0x6C, +0x16, 0x30, 0x00, 0x18, 0x16, 0xCB, 0x00, 0x18, +0x7A, 0xCA, 0x10, 0x22, 0x00, 0x18, 0x69, 0xCA, +0x0D, 0x22, 0x90, 0x67, 0x00, 0x18, 0x8E, 0xEC, +0x90, 0x67, 0x00, 0x18, 0x9F, 0xEC, 0x90, 0x67, +0x00, 0x18, 0x98, 0xEC, 0x00, 0x6C, 0xB0, 0x67, +0x00, 0x18, 0x97, 0xCB, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF5, +0x10, 0xA2, 0x00, 0x6C, 0x00, 0x18, 0x16, 0xCB, +0x00, 0x18, 0x7A, 0xCA, 0x16, 0x30, 0x01, 0x6C, +0x04, 0x22, 0x90, 0x67, 0x00, 0x18, 0xEF, 0xCA, +0x00, 0x6C, 0xB0, 0x67, 0x00, 0x18, 0x97, 0xCB, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, 0x04, 0x67, +0xC0, 0xF0, 0x88, 0xA3, 0xFF, 0x6A, 0x4C, 0xE8, +0x96, 0x34, 0x0E, 0xEC, 0xAC, 0xEA, 0x19, 0x2C, +0xC0, 0xF0, 0xB0, 0xA3, 0x43, 0xED, 0x04, 0x61, +0x4B, 0xE5, 0xC0, 0xF0, 0x50, 0xC3, 0x02, 0x10, +0xC0, 0xF0, 0x90, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF5, 0x58, 0xA2, 0x0A, 0x2A, 0x90, 0x67, +0x00, 0x18, 0xEF, 0xCA, 0x01, 0x6C, 0xB0, 0x67, +0x00, 0x18, 0x97, 0xCB, 0x01, 0x6C, 0x00, 0x18, +0x16, 0xCB, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x68, 0x8C, 0xE8, 0x00, 0x18, +0x7A, 0xCA, 0x0E, 0x22, 0x90, 0x67, 0x00, 0x18, +0x7E, 0xCA, 0x0A, 0x22, 0x00, 0x18, 0x69, 0xCA, +0x07, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF5, +0xB9, 0xA2, 0x90, 0x67, 0x00, 0x18, 0xC6, 0xCB, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x68, +0x8C, 0xE8, 0x00, 0x18, 0x7A, 0xCA, 0x0E, 0x22, +0x90, 0x67, 0x00, 0x18, 0x7E, 0xCA, 0x0A, 0x22, +0x00, 0x18, 0x69, 0xCA, 0x07, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xAF, 0xF5, 0xB9, 0xA2, 0x90, 0x67, +0x00, 0x18, 0xC6, 0xCB, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xC0, 0xF0, 0x92, 0xA2, 0xC0, 0xF0, 0xA8, 0xA2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xB6, 0x35, +0x00, 0x6C, 0xC0, 0xF0, 0x72, 0xC2, 0x00, 0x18, +0x97, 0xCB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xFF, 0x68, +0x8C, 0xE8, 0x68, 0xF3, 0x99, 0xA2, 0x03, 0x6B, +0x6B, 0xEB, 0x41, 0x6D, 0x8C, 0xEB, 0xAB, 0xED, +0xAC, 0xEB, 0x68, 0xF3, 0xBA, 0xA2, 0x68, 0xF3, +0x79, 0xC2, 0x11, 0x6B, 0x00, 0x6C, 0x6B, 0xEB, +0x88, 0xF3, 0x85, 0xC2, 0x68, 0xF3, 0x9D, 0xC2, +0xAC, 0xEB, 0x88, 0xF3, 0x86, 0xC2, 0x90, 0x67, +0x68, 0xF3, 0x7A, 0xC2, 0x00, 0x18, 0x79, 0xEC, +0x90, 0x67, 0x00, 0x18, 0x72, 0xEC, 0x90, 0x67, +0x00, 0x18, 0x8E, 0xEC, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, +0x30, 0xF0, 0x20, 0x68, 0x04, 0xD2, 0xC0, 0xF1, +0x08, 0x48, 0x68, 0xF3, 0x74, 0xA0, 0x00, 0x6A, +0xE8, 0xF3, 0x42, 0xC0, 0x7F, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x47, 0x22, 0x30, 0xF0, +0x20, 0x69, 0xEF, 0xF4, 0x08, 0x49, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, 0xE0, 0xF1, +0x9D, 0xA1, 0x40, 0xEA, 0x01, 0x72, 0x78, 0x67, +0x05, 0xD3, 0x38, 0x2B, 0x04, 0x94, 0x88, 0xF3, +0xA2, 0xA0, 0x00, 0x18, 0x37, 0xED, 0x04, 0x94, +0x00, 0x6D, 0x00, 0x18, 0xA3, 0xC8, 0x68, 0xF3, +0x7A, 0xA0, 0xC8, 0xF3, 0x54, 0xD8, 0x20, 0x6A, +0x6D, 0xEA, 0x9D, 0x67, 0x68, 0xF3, 0x5A, 0xC0, +0x47, 0x44, 0x0D, 0x4A, 0x80, 0xA2, 0x08, 0xF3, +0x6A, 0xA0, 0x01, 0x6A, 0x88, 0xF3, 0x83, 0xC0, +0x4C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x80, 0xF6, 0x74, 0xA1, 0x6C, 0xEA, 0x8C, 0xEA, +0x12, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, +0x56, 0xA2, 0x00, 0x68, 0x02, 0x72, 0x07, 0x60, +0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, 0x57, 0xA2, +0x02, 0x72, 0x01, 0x60, 0x01, 0x68, 0x00, 0x18, +0x28, 0xF0, 0x04, 0x22, 0x03, 0x20, 0x04, 0x94, +0x00, 0x18, 0xAC, 0xCA, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x74, 0xA0, 0x00, 0x6A, 0xE8, 0xF3, +0x42, 0xC0, 0x7F, 0x6A, 0xFF, 0x69, 0x6C, 0xEA, +0x2C, 0xEC, 0x2C, 0xEA, 0x04, 0xD4, 0x47, 0x22, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0xEF, 0xF6, 0x85, 0xA3, +0x40, 0xEA, 0x01, 0x72, 0x3C, 0x61, 0x04, 0x94, +0x00, 0x6D, 0x00, 0x18, 0xA3, 0xC8, 0x68, 0xF3, +0x7A, 0xA0, 0xC8, 0xF3, 0x54, 0xD8, 0x20, 0x6A, +0x6D, 0xEA, 0x68, 0xF3, 0x75, 0xA0, 0x68, 0xF3, +0x5A, 0xC0, 0x0F, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x01, 0x69, 0x06, 0x22, 0x68, 0xF3, 0x3A, 0xA0, +0x01, 0x6A, 0x32, 0x31, 0x4E, 0xE9, 0x4C, 0xE9, +0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, 0x72, 0xA2, +0x01, 0x6A, 0x4C, 0xEB, 0x08, 0x2B, 0x30, 0xF0, +0x21, 0x6B, 0x70, 0xF3, 0x7C, 0xA3, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0x56, 0xA2, 0x02, 0x72, +0x06, 0x60, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x57, 0xA2, 0x02, 0x72, 0x01, 0x61, 0x00, 0x69, +0x00, 0x18, 0x28, 0xF0, 0x04, 0x22, 0x03, 0x21, +0x04, 0x94, 0x00, 0x18, 0xAC, 0xCA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x08, 0xF3, 0xAA, 0xA3, +0xC4, 0x67, 0x01, 0x6C, 0xFF, 0x6A, 0x8C, 0xED, +0x4C, 0xED, 0x4C, 0xEE, 0x07, 0x2D, 0x30, 0xF0, +0x21, 0x6D, 0x70, 0xF3, 0xBC, 0xA5, 0xAC, 0xEC, +0x4C, 0xEC, 0x07, 0x24, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x80, 0xA2, 0x00, 0x18, 0x3F, 0xF1, +0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x68, 0xF3, 0x98, 0xA3, 0x01, 0x6D, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xF0, 0x6D, 0x01, 0x6C, +0x00, 0x18, 0xE5, 0xC8, 0x00, 0x6C, 0x00, 0x18, +0x1A, 0xF6, 0x00, 0x18, 0x3B, 0xE8, 0x00, 0x18, +0x72, 0xE8, 0x01, 0x6C, 0x00, 0x18, 0x1A, 0xF6, +0x01, 0x6C, 0x00, 0x6D, 0x00, 0x18, 0xE5, 0xC8, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0xC5, 0x67, 0xFF, 0x6C, 0x40, 0xEA, 0x04, 0x6D, +0x01, 0x6C, 0x00, 0x18, 0xE5, 0xC8, 0x30, 0xF0, +0x21, 0x6A, 0x70, 0xF3, 0x1E, 0xA2, 0x90, 0x67, +0x00, 0x18, 0x0C, 0xF0, 0x40, 0x6B, 0x4D, 0xEB, +0xFF, 0x6D, 0x90, 0x67, 0x6C, 0xED, 0x00, 0x18, +0xFF, 0xEF, 0x04, 0x6C, 0x00, 0x18, 0xF0, 0xF1, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x2E, 0x6E, +0xFF, 0x6C, 0x6F, 0x6D, 0x40, 0xEA, 0x02, 0x6D, +0x01, 0x6C, 0x00, 0x18, 0xE5, 0xC8, 0x30, 0xF0, +0x21, 0x6A, 0x70, 0xF3, 0x1E, 0xA2, 0x90, 0x67, +0x00, 0x18, 0x0C, 0xF0, 0xBF, 0x6D, 0x90, 0x67, +0x4C, 0xED, 0x00, 0x18, 0xFF, 0xEF, 0x02, 0x6C, +0x00, 0x18, 0xF0, 0xF1, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF3, 0x6C, 0x9B, 0xFF, 0x6A, 0x24, 0x67, +0x60, 0xA3, 0x4C, 0xE9, 0x30, 0xF0, 0x20, 0x68, +0x6C, 0xEA, 0x04, 0xD2, 0x6E, 0xF2, 0x58, 0x98, +0xFF, 0x6C, 0xA4, 0x67, 0x2D, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, +0x40, 0xEA, 0x07, 0x2A, 0x6E, 0xF2, 0x58, 0x98, +0x04, 0x95, 0xFF, 0x6C, 0x2D, 0x6E, 0x40, 0xEA, +0x2F, 0x10, 0x05, 0x59, 0x24, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x28, 0x31, 0x7B, 0xF5, 0x0C, 0x4A, +0x29, 0xE2, 0x40, 0x9A, 0x00, 0xEA, 0x00, 0x6C, +0x08, 0x6D, 0x17, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x6C, 0x5C, 0xF3, 0xB0, 0x9A, 0x11, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, 0x5C, 0xF3, +0xB4, 0x9A, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x6C, 0x5C, 0xF3, 0xB8, 0x9A, 0x05, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0xBC, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0x17, 0xE1, 0x00, 0x18, +0x42, 0xED, 0x01, 0x6C, 0x00, 0x6D, 0x00, 0x18, +0xE5, 0xC8, 0x00, 0x6C, 0x00, 0x18, 0xF0, 0xF1, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x7A, 0xA0, +0x08, 0x6A, 0xFF, 0x69, 0x6C, 0xEA, 0x2C, 0xEA, +0x2C, 0xEC, 0x05, 0x2A, 0x01, 0x6C, 0x0C, 0x6D, +0x00, 0x18, 0xE5, 0xC8, 0x43, 0x10, 0x01, 0x6D, +0x00, 0x18, 0x50, 0xD1, 0x01, 0x6C, 0x04, 0x6D, +0x00, 0x18, 0xE5, 0xC8, 0x08, 0xF3, 0x6A, 0xA0, +0x01, 0x6A, 0x4C, 0xEB, 0x2C, 0xEB, 0x07, 0x2B, +0x30, 0xF0, 0x21, 0x6B, 0x70, 0xF3, 0x7C, 0xA3, +0x6C, 0xEA, 0x2C, 0xEA, 0x2C, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0x72, 0xA2, 0x04, 0x6A, +0x4C, 0xEB, 0x08, 0x2B, 0x30, 0xF0, 0x21, 0x6B, +0x70, 0xF3, 0x7C, 0xA3, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x1D, 0x22, 0x30, 0xF0, 0x20, 0x68, +0xEF, 0xF4, 0x08, 0x48, 0x80, 0xF6, 0x36, 0xA0, +0x91, 0x67, 0x00, 0x18, 0x0C, 0xF0, 0x80, 0x6D, +0xAB, 0xED, 0x4D, 0xED, 0xFF, 0x6A, 0x4C, 0xED, +0x91, 0x67, 0x00, 0x18, 0xFF, 0xEF, 0x80, 0xF6, +0x16, 0xA0, 0x90, 0x67, 0x00, 0x18, 0x0C, 0xF0, +0x20, 0x6D, 0x4D, 0xED, 0xFF, 0x6A, 0x90, 0x67, +0x4C, 0xED, 0x00, 0x18, 0xFF, 0xEF, 0x04, 0x6C, +0x00, 0x18, 0xF0, 0xF1, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, 0xFF, 0x6C, +0xC5, 0x67, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x48, 0xF5, 0xA2, 0xA3, +0x04, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x08, 0x2B, 0x03, 0x6D, 0x00, 0x18, +0x50, 0xD1, 0x01, 0x6C, 0x04, 0x6D, 0x00, 0x18, +0xE5, 0xC8, 0x22, 0x10, 0x00, 0x6D, 0x30, 0xF0, +0x20, 0x69, 0x00, 0x18, 0x50, 0xD1, 0xEF, 0xF4, +0x08, 0x49, 0x0C, 0x6D, 0x01, 0x6C, 0x00, 0x18, +0xE5, 0xC8, 0x80, 0xF6, 0x16, 0xA1, 0x90, 0x67, +0x00, 0x18, 0x0C, 0xF0, 0x7F, 0x6D, 0x90, 0x67, +0x4C, 0xED, 0x00, 0x18, 0xFF, 0xEF, 0x80, 0xF6, +0x16, 0xA1, 0x90, 0x67, 0x00, 0x18, 0x0C, 0xF0, +0xDF, 0x6D, 0x90, 0x67, 0x4C, 0xED, 0x00, 0x18, +0xFF, 0xEF, 0x0C, 0x6C, 0x00, 0x18, 0xF0, 0xF1, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x6D, 0x00, 0x18, +0x50, 0xD1, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6D, 0xC5, 0x67, 0xFF, 0x6C, +0x40, 0xEA, 0x01, 0x6C, 0x0C, 0x6D, 0x00, 0x18, +0xE5, 0xC8, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x69, 0x2C, 0xEC, 0xAC, 0xE9, 0x3B, 0x24, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0xEF, 0xF6, 0x85, 0xA3, +0x40, 0xEA, 0x01, 0x72, 0x30, 0x61, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, +0x7A, 0xA0, 0x05, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x68, 0xF3, 0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0x2B, 0x6E, 0xFF, 0x6C, +0x0F, 0x6D, 0x40, 0xEA, 0x91, 0x67, 0x02, 0x6D, +0x00, 0x18, 0x50, 0xD1, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x50, 0x9A, 0xC8, 0xF2, 0x9F, 0xA0, +0x00, 0x6D, 0x08, 0x6E, 0xF1, 0x67, 0x40, 0xEA, +0x01, 0x72, 0x0D, 0x61, 0x68, 0xF3, 0x7A, 0xA0, +0x01, 0x6A, 0x01, 0x6C, 0x6D, 0xEA, 0x06, 0x6D, +0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, 0xE5, 0xC8, +0x06, 0x6C, 0x00, 0x18, 0xF0, 0xF1, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x25, 0x67, 0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, +0x08, 0x4D, 0x06, 0x67, 0x68, 0xF3, 0xDA, 0xA5, +0x03, 0x6B, 0xFF, 0x6A, 0xCC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x4C, 0xE9, 0x4C, 0xE8, 0xE0, 0xF0, +0x03, 0x2B, 0x68, 0xF3, 0x5C, 0xA5, 0x8E, 0xEA, +0xC0, 0xF0, 0x1E, 0x22, 0x0D, 0x5C, 0xC0, 0xF0, +0x1B, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, +0x9B, 0xF5, 0x00, 0x4A, 0x89, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x0E, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0xE9, 0xCC, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x03, 0x2A, 0x01, 0x6C, +0x00, 0x18, 0x4D, 0xCB, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x06, 0x72, 0x03, 0x61, +0x90, 0x67, 0x00, 0x18, 0x1C, 0xCD, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x04, 0x72, +0x09, 0x61, 0x05, 0x21, 0x91, 0x67, 0xB0, 0x67, +0x00, 0x18, 0x4A, 0xCD, 0x03, 0x10, 0x90, 0x67, +0x00, 0x18, 0x3F, 0xCD, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x08, 0x72, 0xA0, 0xF0, +0x03, 0x61, 0x00, 0x18, 0x34, 0xCB, 0xA0, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x03, 0x2A, 0x01, 0x6C, 0x00, 0x18, 0x4D, 0xCB, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x06, 0x72, 0x03, 0x61, 0x90, 0x67, 0x00, 0x18, +0x1C, 0xCD, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x0E, 0x72, 0x07, 0x61, 0x00, 0x18, +0x2E, 0xC9, 0x01, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0xE9, 0xCC, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x0C, 0x72, 0x7C, 0x61, +0x00, 0x18, 0x2E, 0xC9, 0x01, 0x72, 0x78, 0x61, +0x90, 0x67, 0x00, 0x18, 0x5B, 0xCB, 0x74, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x0E, 0x72, 0x07, 0x61, 0x00, 0x18, 0x2E, 0xC9, +0x01, 0x72, 0x03, 0x61, 0x90, 0x67, 0x00, 0x18, +0xE9, 0xCC, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x06, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0x1C, 0xCD, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x0C, 0x72, 0x07, 0x61, +0x00, 0x18, 0x2E, 0xC9, 0x01, 0x72, 0x03, 0x61, +0x90, 0x67, 0x00, 0x18, 0x5B, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x04, 0x72, +0x4B, 0x61, 0x00, 0x18, 0x8C, 0xCA, 0x01, 0x72, +0x47, 0x61, 0x90, 0x67, 0x00, 0x18, 0xBD, 0xCC, +0x43, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x0E, 0x72, 0x07, 0x61, 0x00, 0x18, +0x2E, 0xC9, 0x01, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0xE9, 0xCC, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x06, 0x72, 0x03, 0x61, +0x90, 0x67, 0x00, 0x18, 0x1C, 0xCD, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x0C, 0x72, +0x07, 0x61, 0x00, 0x18, 0x2E, 0xC9, 0x01, 0x72, +0x03, 0x61, 0x90, 0x67, 0x00, 0x18, 0x5B, 0xCB, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x03, 0x2A, 0x01, 0x6C, 0x00, 0x18, 0x4D, 0xCB, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x04, 0x72, 0x12, 0x61, 0x00, 0x18, 0xAC, 0xCC, +0x0F, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x7C, 0xA2, 0x0C, 0x73, +0x07, 0x61, 0x68, 0xF3, 0x79, 0xA2, 0x20, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x7C, 0xCB, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x76, 0xCA, 0x14, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x40, 0x9A, 0x40, 0xA2, +0x23, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x44, 0x9A, 0x40, 0xA2, 0x1D, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x48, 0x9A, 0x60, 0xA2, +0x02, 0x6A, 0x6C, 0xEA, 0x15, 0x22, 0x00, 0x18, +0x0C, 0xC9, 0x01, 0x72, 0x0C, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x7C, 0xF3, 0x90, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x05, 0x10, 0x00, 0x18, +0xF2, 0xF6, 0x01, 0x5A, 0x58, 0x67, 0x01, 0x10, +0x00, 0x6A, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x02, 0x22, 0x08, 0x72, +0x06, 0x61, 0x00, 0x18, 0xED, 0xCD, 0x01, 0x72, +0x02, 0x61, 0x00, 0x18, 0x8E, 0xCC, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0xB9, 0xA2, 0x01, 0x6B, 0xFF, 0x6C, +0x6C, 0xED, 0x21, 0x25, 0x08, 0xF3, 0x4A, 0xA2, +0x6C, 0xEA, 0x8C, 0xEA, 0x07, 0x2A, 0x30, 0xF0, +0x21, 0x6A, 0x70, 0xF3, 0x5C, 0xA2, 0x4C, 0xEB, +0x8C, 0xEB, 0x13, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0xC8, 0xF4, 0x72, 0xA2, 0x02, 0x6A, 0x4C, 0xEB, +0x08, 0x2B, 0x30, 0xF0, 0x21, 0x6B, 0x70, 0xF3, +0x7C, 0xA3, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x04, 0x22, 0x00, 0x18, 0x2F, 0xF1, 0x01, 0x72, +0x02, 0x61, 0x00, 0x18, 0x06, 0xCE, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x48, 0xF5, 0xA1, 0xA3, 0x04, 0x6B, 0xFF, 0x6A, +0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x06, 0x23, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0x44, 0x9A, +0x00, 0x6B, 0x60, 0xC2, 0x02, 0x6D, 0x00, 0x18, +0x83, 0xE8, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, +0x48, 0x9A, 0x04, 0x69, 0x30, 0xF0, 0x20, 0x68, +0x20, 0xDA, 0xC0, 0xF1, 0x08, 0x48, 0xE8, 0xF3, +0xC6, 0xA0, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x50, 0x9A, 0xFF, 0x6C, 0x59, 0x4C, 0x00, 0x6D, +0xC6, 0x36, 0x40, 0xEA, 0x68, 0xF3, 0x59, 0xA0, +0x07, 0x97, 0x4D, 0xE9, 0x68, 0xF3, 0x39, 0xC0, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0xB4, 0xA3, 0x04, 0x67, 0x7F, 0x6C, 0xFF, 0x6A, +0xAC, 0xEC, 0x4C, 0xEC, 0x01, 0x74, 0x4C, 0xE8, +0x1B, 0x61, 0x68, 0xF3, 0xB5, 0xA3, 0x10, 0x6C, +0x8B, 0xEC, 0xAC, 0xEC, 0x4C, 0xEC, 0x16, 0x24, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0xD0, 0x67, 0x0C, 0x6C, 0x00, 0x6D, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x90, 0x67, 0x00, 0x18, 0x27, 0xCE, 0x0D, 0x10, +0x02, 0x74, 0x0B, 0x61, 0x68, 0xF3, 0x5C, 0xA3, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x04, 0x6C, 0x01, 0x6D, 0xD0, 0x67, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0x69, 0xF2, 0xB0, 0xA3, +0x01, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x02, 0x2B, 0x00, 0x18, 0x42, 0xCE, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x69, 0x8C, 0xE9, 0x30, 0xF0, 0x20, 0x68, +0x91, 0x67, 0xC0, 0xF1, 0x08, 0x48, 0x00, 0x18, +0x27, 0xCE, 0x68, 0xF3, 0x5C, 0xA0, 0x0C, 0x72, +0x20, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x0C, 0x6C, 0x00, 0x6D, 0xD1, 0x67, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6D, 0xC5, 0x67, 0xFF, 0x6C, +0x40, 0xEA, 0x68, 0xF3, 0x7A, 0xA0, 0x01, 0x6A, +0xC8, 0xF2, 0x9F, 0xA0, 0x6D, 0xEA, 0x68, 0xF3, +0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x50, 0x9A, 0x00, 0x6D, 0x08, 0x6E, 0xF1, 0x67, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x04, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, 0x68, 0xF3, +0xB9, 0xA4, 0x40, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, +0x4C, 0xEB, 0x4C, 0xE8, 0x0C, 0x23, 0x68, 0xF3, +0x9A, 0xA4, 0x10, 0x6B, 0x8C, 0xEB, 0x4C, 0xEB, +0x06, 0x23, 0x00, 0x18, 0x7A, 0xCA, 0x03, 0x2A, +0x90, 0x67, 0x00, 0x18, 0x98, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x99, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, 0x10, 0x23, +0x03, 0x6B, 0x6B, 0xEB, 0x6C, 0xEC, 0x68, 0xF3, +0x99, 0xC2, 0x68, 0xF3, 0x9D, 0xA2, 0x8C, 0xEB, +0x68, 0xF3, 0x7D, 0xC2, 0x68, 0xF3, 0x5D, 0xA2, +0x07, 0x6B, 0x6C, 0xEA, 0x6A, 0x2A, 0x66, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF3, 0x98, 0x9B, +0xFF, 0xF7, 0x1F, 0x6D, 0x60, 0xAC, 0xAC, 0xEB, +0x01, 0x4B, 0xAC, 0xEB, 0x60, 0xCC, 0x88, 0xF3, +0x65, 0xA2, 0x68, 0xF3, 0x9D, 0xA2, 0x01, 0x4B, +0x88, 0xF3, 0x65, 0xC2, 0x11, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x68, 0xF3, 0x7D, 0xC2, 0x88, 0xF3, +0x65, 0xA2, 0xE8, 0xF3, 0x44, 0xA2, 0x63, 0xEA, +0x49, 0x60, 0x30, 0xF0, 0x20, 0x69, 0x71, 0x67, +0xEF, 0xF4, 0x08, 0x4B, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0xE0, 0xF1, 0x9D, 0xA3, +0x40, 0xEA, 0x01, 0x72, 0x3E, 0x61, 0xEF, 0xF4, +0x68, 0xA1, 0x01, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x02, 0x2A, 0x00, 0x18, 0x95, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x95, 0xA2, 0x10, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, 0x07, 0x2B, +0x68, 0xF3, 0x99, 0xA2, 0xDF, 0x4B, 0x8C, 0xEB, +0x68, 0xF3, 0x79, 0xC2, 0x22, 0x10, 0x88, 0xF3, +0x66, 0xA2, 0x01, 0x4B, 0x88, 0xF3, 0x66, 0xC2, +0x88, 0xF3, 0x66, 0xA2, 0x02, 0x5B, 0x0B, 0x61, +0x68, 0xF3, 0x99, 0xA2, 0x21, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x68, 0xF3, 0x79, 0xC2, 0x00, 0x6B, +0x88, 0xF3, 0x66, 0xC2, 0x03, 0x10, 0x90, 0x67, +0x00, 0x18, 0x6A, 0xCE, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x00, 0x6B, 0x88, 0xF3, +0x65, 0xC2, 0x03, 0x10, 0x90, 0x67, 0x00, 0x18, +0x7A, 0xCC, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, +0x05, 0x5A, 0x00, 0x68, 0x24, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x48, 0x34, 0xBB, 0xF5, 0x14, 0x4B, +0x8D, 0xE3, 0x60, 0x9B, 0x00, 0xEB, 0x10, 0xF0, +0x24, 0x6B, 0x7C, 0xF3, 0x7C, 0x9B, 0x13, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF3, 0x60, 0x9B, +0x0E, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF3, +0x64, 0x9B, 0x09, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF3, 0x68, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x9C, 0xF3, 0x6C, 0x9B, 0x60, 0xAB, +0xFF, 0xF7, 0x1F, 0x68, 0x6C, 0xE8, 0x18, 0xF0, +0x00, 0x6B, 0x0C, 0xEB, 0x13, 0x2B, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, 0x68, 0xF3, +0xBD, 0xA4, 0xFE, 0x4B, 0xAC, 0xEB, 0x05, 0x6D, +0xAB, 0xED, 0xAC, 0xEB, 0x02, 0x4D, 0xAC, 0xEB, +0x68, 0xF3, 0x7D, 0xC4, 0x82, 0x67, 0x00, 0x18, +0x7A, 0xCC, 0x7D, 0x10, 0x08, 0xF0, 0x00, 0x6B, +0x0C, 0xEB, 0x43, 0x23, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0xD4, 0xA3, +0x7F, 0x6C, 0xFF, 0x6D, 0xCC, 0xEC, 0x01, 0x74, +0x12, 0x61, 0x68, 0xF3, 0xDD, 0xA3, 0x01, 0x6C, +0xCD, 0xEC, 0x68, 0xF3, 0x9D, 0xC3, 0x68, 0xF3, +0x95, 0xA3, 0x10, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0xAC, 0xEB, 0x20, 0x73, 0x11, 0x61, 0x82, 0x67, +0x00, 0x18, 0x6A, 0xCE, 0x34, 0x10, 0x02, 0x74, +0x32, 0x61, 0x68, 0xF3, 0x57, 0xA3, 0x01, 0x6C, +0x8C, 0xEA, 0xAC, 0xEA, 0x0B, 0x2A, 0x68, 0xF3, +0x5D, 0xA3, 0x4D, 0xEC, 0x68, 0xF3, 0x9D, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0x21, 0x10, 0x68, 0xF3, 0x95, 0xA3, +0x10, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0xAC, 0xEA, +0x10, 0x72, 0x19, 0x61, 0x68, 0xF3, 0x9D, 0xA3, +0x04, 0x6A, 0x00, 0x6D, 0x8D, 0xEA, 0x68, 0xF3, +0x5D, 0xC3, 0x01, 0x6C, 0x00, 0x18, 0x42, 0xD2, +0x0E, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0x9D, 0xA3, 0x02, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x05, 0x6C, 0x8B, 0xEC, +0x8C, 0xEA, 0x68, 0xF3, 0x5D, 0xC3, 0x02, 0x30, +0x1E, 0x30, 0x1A, 0x20, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x5D, 0xA0, +0x02, 0x69, 0xE8, 0xF3, 0xC5, 0xA0, 0x2D, 0xEA, +0x68, 0xF3, 0x5D, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x50, 0x9A, 0xFF, 0x6C, 0x55, 0x4C, +0x00, 0x6D, 0x40, 0xEA, 0x68, 0xF3, 0x59, 0xA0, +0x4D, 0xE9, 0x68, 0xF3, 0x39, 0xC0, 0x0B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x9D, 0xA2, 0x03, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x68, 0xF3, 0x7D, 0xC2, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0x67, 0x6E, 0xF5, 0x58, 0x9A, 0xEF, 0xF6, +0x85, 0xA3, 0xFF, 0x68, 0x0C, 0xE9, 0x40, 0xEA, +0x01, 0x72, 0x20, 0xF1, 0x0C, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0x94, 0xA3, 0x7F, 0x6A, 0x8C, 0xEA, 0x0C, 0xEA, +0x20, 0xF1, 0x01, 0x22, 0x68, 0xF3, 0x75, 0xA3, +0x0F, 0x6A, 0x6C, 0xEA, 0x01, 0x72, 0x69, 0x61, +0x05, 0x59, 0x5A, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x28, 0x33, 0xDB, 0xF5, 0x08, 0x4A, 0x69, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF3, 0x50, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF3, +0x74, 0x9B, 0x3F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF3, 0x58, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF3, +0x7C, 0x9B, 0x2F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF3, 0x40, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF3, +0x64, 0x9B, 0x1F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF3, 0x48, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF3, +0x6C, 0x9B, 0x0F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF3, 0x50, 0x9A, 0x60, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x63, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF3, +0x74, 0x9B, 0x60, 0xA3, 0x88, 0xF3, 0x62, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x63, 0xA2, 0x02, 0x2B, 0x88, 0xF3, +0x62, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x6B, 0xC2, 0x91, 0x67, 0x00, 0x18, 0xBF, 0xC9, +0x10, 0xF0, 0x24, 0x6C, 0xBC, 0xF3, 0xB8, 0x9C, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x00, 0x6B, 0x88, 0xF3, 0x65, 0xC2, 0x88, 0xF3, +0x66, 0xC2, 0x80, 0xAD, 0xFF, 0xF7, 0x1F, 0x6E, +0xCC, 0xEC, 0x01, 0x4C, 0xCC, 0xEC, 0x80, 0xCD, +0x10, 0xF0, 0x24, 0x6C, 0x88, 0xF3, 0xAA, 0xA2, +0x3C, 0xF3, 0x98, 0x9C, 0xA0, 0xC4, 0x10, 0xF0, +0x24, 0x6C, 0xBC, 0xF3, 0x9C, 0x9C, 0x60, 0xC4, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF3, 0x68, 0x9B, +0x02, 0x6C, 0x80, 0xC3, 0x68, 0xF3, 0x9D, 0xA2, +0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x11, 0x6C, +0x8B, 0xEC, 0x8C, 0xEB, 0x68, 0xF3, 0x7D, 0xC2, +0x08, 0xF3, 0x6A, 0xA2, 0x01, 0x6A, 0x4C, 0xEB, +0x08, 0x2B, 0x30, 0xF0, 0x21, 0x6B, 0x70, 0xF3, +0x7C, 0xA3, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x04, 0x22, 0x91, 0x67, 0x00, 0x18, 0x06, 0xC5, +0x03, 0x10, 0x91, 0x67, 0x00, 0x18, 0xD7, 0xCE, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x79, 0xA0, 0x40, 0x6A, 0x6C, 0xEA, +0x55, 0x22, 0x68, 0xF3, 0x9A, 0xA0, 0x10, 0x6B, +0xFF, 0x6D, 0x44, 0x67, 0x6C, 0xEA, 0xAC, 0xEA, +0x22, 0x2A, 0x88, 0xF3, 0x43, 0xA0, 0x88, 0xF3, +0xA2, 0xA0, 0xAE, 0xEA, 0x47, 0x2A, 0x8D, 0xEB, +0x68, 0xF3, 0x7A, 0xC0, 0x91, 0x67, 0x00, 0x18, +0x37, 0xED, 0x91, 0x67, 0x00, 0x18, 0x68, 0xEC, +0x00, 0x18, 0x7A, 0xCA, 0x06, 0x2A, 0x91, 0x67, +0x00, 0x18, 0x9F, 0xEC, 0x91, 0x67, 0x00, 0x18, +0x98, 0xEC, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x63, 0xA2, 0xFF, 0x4B, +0x88, 0xF3, 0x63, 0xC2, 0x2B, 0x10, 0x68, 0xF3, +0x75, 0xA0, 0x0F, 0x6A, 0x6C, 0xEA, 0x01, 0x72, +0x25, 0x61, 0x88, 0xF3, 0x43, 0xA0, 0x04, 0xD2, +0x04, 0x93, 0x88, 0xF3, 0x42, 0xA0, 0x6E, 0xEA, +0x1D, 0x22, 0x91, 0x67, 0x00, 0x18, 0x2C, 0xED, +0x04, 0x95, 0xAE, 0xEA, 0x17, 0x22, 0x68, 0xF3, +0x79, 0xA0, 0x20, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x10, 0x22, 0x68, 0xF3, 0x7A, 0xA0, +0x11, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, +0x5A, 0xC0, 0x91, 0x67, 0x00, 0x18, 0x8E, 0xEC, +0x91, 0x67, 0x00, 0x18, 0x79, 0xEC, 0x91, 0x67, +0x00, 0x18, 0x72, 0xEC, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x01, 0x6B, 0xE8, 0xF3, 0x62, 0xC2, 0x20, 0x6B, +0x8D, 0xEB, 0x68, 0xF3, 0x79, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0x72, 0xA2, 0x02, 0x6A, +0x4C, 0xEB, 0x08, 0x23, 0x30, 0xF0, 0x21, 0x6B, +0x70, 0xF3, 0x7C, 0xA3, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x0A, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x20, 0x6B, 0x8D, 0xEB, 0x68, 0xF3, 0x79, 0xC2, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xED, 0x4C, 0xEC, 0xCC, 0xEA, +0xA0, 0xF0, 0x1D, 0x25, 0x05, 0x5C, 0xA0, 0xF0, +0x10, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, +0xDB, 0xF5, 0x1C, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x02, 0x72, 0x0A, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF3, 0xA0, 0x9A, 0x01, 0x6C, +0x00, 0x18, 0x17, 0xE1, 0x00, 0x6C, 0x08, 0x6D, +0x1D, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, +0xA4, 0x9A, 0x01, 0x6C, 0x00, 0x18, 0x17, 0xE1, +0x00, 0x6C, 0x08, 0x6D, 0x00, 0x18, 0x17, 0xE1, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, +0x01, 0x6C, 0x0C, 0x6D, 0x89, 0x10, 0x02, 0x72, +0x0C, 0x60, 0x04, 0x6C, 0x0F, 0x6D, 0x00, 0x18, +0x17, 0xE1, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, +0xB0, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0x17, 0xE1, +0x7C, 0x10, 0x04, 0x6C, 0x03, 0x6D, 0x00, 0x18, +0x17, 0xE1, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, +0xB0, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0x17, 0xE1, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, 0xDC, 0xF3, +0xA8, 0x9B, 0x66, 0x10, 0x02, 0x72, 0x0A, 0x60, +0x04, 0x6C, 0xF0, 0x6D, 0x00, 0x18, 0x17, 0xE1, +0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, 0x5C, 0xF3, +0xB4, 0x9A, 0xDC, 0x17, 0x04, 0x6C, 0x30, 0x6D, +0x00, 0x18, 0x17, 0xE1, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0xB4, 0x9A, 0x04, 0x6C, 0x00, 0x18, +0x17, 0xE1, 0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, +0xDC, 0xF3, 0xAC, 0x9B, 0x45, 0x10, 0x02, 0x72, +0x0B, 0x60, 0x04, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x00, 0x18, 0x17, 0xE1, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x6C, 0x5C, 0xF3, 0xB8, 0x9A, 0xBA, 0x17, +0x04, 0x6C, 0x00, 0xF3, 0x00, 0x6D, 0x00, 0x18, +0x17, 0xE1, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, +0xB8, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0x17, 0xE1, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, 0xDC, 0xF3, +0xB0, 0x9B, 0x22, 0x10, 0x02, 0x72, 0x0B, 0x60, +0x04, 0x6C, 0x1E, 0xF0, 0x00, 0x6D, 0x00, 0x18, +0x17, 0xE1, 0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, +0x5C, 0xF3, 0xBC, 0x9A, 0x97, 0x17, 0x04, 0x6C, +0x06, 0xF0, 0x00, 0x6D, 0x00, 0x18, 0x17, 0xE1, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0xBC, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0x17, 0xE1, 0x30, 0xF0, +0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, 0x4E, 0xF2, +0x54, 0x9A, 0x1C, 0xF3, 0xB4, 0x9B, 0x02, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x74, 0x9A, 0xFF, 0x6C, 0x07, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0x65, 0x10, 0x05, 0x5C, +0x5D, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, +0xFB, 0xF5, 0x10, 0x4A, 0x89, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, +0xA0, 0x9A, 0x01, 0x6C, 0x00, 0x18, 0x48, 0xE1, +0x00, 0x6C, 0x08, 0x6D, 0x00, 0x18, 0x48, 0xE1, +0x01, 0x6C, 0x0C, 0x6D, 0x45, 0x10, 0x04, 0x6C, +0x0F, 0x6D, 0x00, 0x18, 0x48, 0xE1, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF3, 0xB0, 0x9A, 0x04, 0x6C, +0x00, 0x18, 0x48, 0xE1, 0x10, 0xF0, 0x24, 0x6A, +0x02, 0x6C, 0xDC, 0xF3, 0xA8, 0x9A, 0x34, 0x10, +0x04, 0x6C, 0xF0, 0x6D, 0x00, 0x18, 0x48, 0xE1, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0xB4, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0x48, 0xE1, 0x10, 0xF0, +0x24, 0x6A, 0x02, 0x6C, 0xDC, 0xF3, 0xAC, 0x9A, +0x23, 0x10, 0x04, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x00, 0x18, 0x48, 0xE1, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0xB8, 0x9A, 0x04, 0x6C, 0x00, 0x18, +0x48, 0xE1, 0x10, 0xF0, 0x24, 0x6A, 0x02, 0x6C, +0xDC, 0xF3, 0xB0, 0x9A, 0x11, 0x10, 0x04, 0x6C, +0x1E, 0xF0, 0x00, 0x6D, 0x00, 0x18, 0x48, 0xE1, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0xBC, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0x48, 0xE1, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF3, 0xB4, 0x9A, 0x02, 0x6C, +0x00, 0x18, 0x98, 0xE1, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x74, 0x9A, 0xF8, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x54, 0xA0, +0x7F, 0x6E, 0xFF, 0x69, 0x4C, 0xEE, 0x2C, 0xEC, +0x01, 0x6D, 0x2C, 0xEE, 0x04, 0xD4, 0x00, 0x18, +0xE9, 0xCF, 0x88, 0xF3, 0x6A, 0xA8, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF3, 0x58, 0x9A, 0x2C, 0xEB, +0x60, 0xC2, 0xC8, 0xF3, 0x99, 0xA0, 0x80, 0x6A, +0x4B, 0xEA, 0x1F, 0x6B, 0x8C, 0xEA, 0x8C, 0xEB, +0x2C, 0xEA, 0x2C, 0xEB, 0x11, 0x22, 0x6F, 0x32, +0x2C, 0xEA, 0x82, 0x42, 0x01, 0x4A, 0xC8, 0xF3, +0x5D, 0xC0, 0x07, 0x6A, 0x6C, 0xEA, 0x68, 0xF3, +0x77, 0xA0, 0xC8, 0xF3, 0x9C, 0xC0, 0x76, 0x33, +0x6C, 0x33, 0x6D, 0xEA, 0x2C, 0xEA, 0x06, 0x10, +0x04, 0x6B, 0xC8, 0xF3, 0x7C, 0xC0, 0x03, 0x6B, +0xC8, 0xF3, 0x7D, 0xC0, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF3, 0x74, 0x9B, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x58, 0x9A, 0xEF, 0xF6, 0x85, 0xA3, 0x40, 0xEA, +0x01, 0x72, 0x19, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x21, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x68, 0xF3, 0x5C, 0xA2, 0x04, 0x6B, +0x6C, 0xEA, 0x13, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x96, 0x83, 0x67, +0x01, 0x6D, 0x40, 0xEA, 0x0A, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x99, 0xA2, 0x20, 0x6B, 0x8D, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x54, 0xA0, +0x7F, 0x6E, 0xFF, 0x69, 0x4C, 0xEE, 0x2C, 0xEC, +0x01, 0x6D, 0x2C, 0xEE, 0x04, 0xD4, 0x00, 0x18, +0xE9, 0xCF, 0x88, 0xF3, 0x6A, 0xA8, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF3, 0x58, 0x9A, 0x2C, 0xEB, +0x60, 0xC2, 0xC8, 0xF3, 0x99, 0xA0, 0x80, 0x6A, +0x4B, 0xEA, 0x1F, 0x6B, 0x8C, 0xEA, 0x8C, 0xEB, +0x2C, 0xEA, 0x2C, 0xEB, 0x11, 0x22, 0x6F, 0x32, +0x2C, 0xEA, 0x82, 0x42, 0x01, 0x4A, 0xC8, 0xF3, +0x5D, 0xC0, 0x07, 0x6A, 0x6C, 0xEA, 0x68, 0xF3, +0x77, 0xA0, 0xC8, 0xF3, 0x9C, 0xC0, 0x76, 0x33, +0x6C, 0x33, 0x6D, 0xEA, 0x2C, 0xEA, 0x06, 0x10, +0x04, 0x6B, 0xC8, 0xF3, 0x7C, 0xC0, 0x03, 0x6B, +0xC8, 0xF3, 0x7D, 0xC0, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF3, 0x74, 0x9B, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x58, 0x9A, 0xEF, 0xF6, 0x85, 0xA3, 0x40, 0xEA, +0x01, 0x72, 0x19, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x21, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x68, 0xF3, 0x5C, 0xA2, 0x04, 0x6B, +0x6C, 0xEA, 0x13, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x96, 0x83, 0x67, +0x01, 0x6D, 0x40, 0xEA, 0x0A, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x99, 0xA2, 0x20, 0x6B, 0x8D, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x25, 0x67, 0x04, 0xD4, 0x4C, 0xE9, 0x5D, 0x2C, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x74, 0xA0, 0x7F, 0x6E, 0x91, 0x67, +0x6C, 0xEE, 0x4C, 0xEE, 0x00, 0x6D, 0x00, 0x18, +0xE9, 0xCF, 0x7D, 0x67, 0x87, 0x43, 0x09, 0x4C, +0x10, 0xF0, 0x24, 0x6A, 0x60, 0xA4, 0xBC, 0xF3, +0x5C, 0x9A, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0x48, 0x9A, 0x02, 0x6B, 0x60, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x6E, 0xF5, 0x58, 0x9A, 0xEF, 0xF6, 0x85, 0xA3, +0x40, 0xEA, 0x10, 0x2A, 0x00, 0x18, 0x6F, 0xED, +0x91, 0x67, 0x00, 0x18, 0x3F, 0xCD, 0x68, 0xF3, +0x7A, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x03, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, 0x68, 0xF3, +0x5A, 0xC0, 0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x0C, 0x6C, 0x01, 0x6D, +0xD1, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x05, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x68, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0x1C, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0x44, 0x9A, +0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0x48, 0x9A, 0x04, 0x6B, 0x60, 0xC2, +0x0F, 0x10, 0x04, 0x94, 0x01, 0x74, 0x06, 0x61, +0x91, 0x67, 0x00, 0x18, 0xBB, 0xD0, 0x80, 0x18, +0x76, 0x13, 0x06, 0x10, 0x04, 0x92, 0x02, 0x72, +0x03, 0x61, 0x91, 0x67, 0x00, 0x18, 0x81, 0xD0, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x69, 0x2C, 0xED, +0x30, 0xF0, 0x20, 0x68, 0x0A, 0xD4, 0xC0, 0xF1, +0x08, 0x48, 0x85, 0x67, 0x04, 0xD5, 0x00, 0x18, +0x02, 0xCC, 0x68, 0xF3, 0x94, 0xA0, 0x7F, 0x6A, +0x04, 0x95, 0x4C, 0xEC, 0x2C, 0xEC, 0x00, 0x18, +0xF5, 0xD0, 0x68, 0xF3, 0x54, 0xA0, 0x7F, 0x6B, +0x6C, 0xEA, 0x2C, 0xEA, 0x18, 0x22, 0x0A, 0x93, +0x0F, 0x6C, 0x41, 0xA3, 0xA2, 0xA3, 0x4C, 0xEC, +0x2C, 0xEC, 0x00, 0x18, 0x17, 0xC9, 0x28, 0xF1, +0x54, 0xA0, 0x03, 0x72, 0x0C, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF3, 0x78, 0x9A, 0x40, 0xA3, +0x4C, 0xE9, 0x02, 0x6A, 0x2C, 0xEA, 0x03, 0x22, +0xFD, 0x6A, 0x2C, 0xEA, 0x40, 0xC3, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFF, 0x6A, 0x4C, 0xEC, 0xAC, 0xEA, 0x0B, 0x2A, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF3, 0xBC, 0x9B, +0x10, 0xF0, 0x24, 0x6E, 0xFC, 0xF3, 0xC0, 0x9E, +0x60, 0x9D, 0xCC, 0xEB, 0x0C, 0x10, 0x01, 0x72, +0x0B, 0x61, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF3, +0xBC, 0x9B, 0x10, 0xF0, 0x24, 0x6E, 0xFC, 0xF3, +0xC4, 0x9E, 0x60, 0x9D, 0xCD, 0xEB, 0x60, 0xDD, +0x05, 0x5C, 0x60, 0xF1, 0x06, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x88, 0x34, 0x1B, 0xF6, 0x10, 0x4B, +0x8D, 0xE3, 0x60, 0x9B, 0x00, 0xEB, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, 0x7C, 0x9A, +0x0D, 0x11, 0x01, 0x72, 0x10, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF3, 0x7C, 0x9A, 0xFF, 0x6C, +0x40, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x40, 0xA3, 0x80, 0x4D, +0xC0, 0x4D, 0x8C, 0xEA, 0x14, 0x10, 0x02, 0x72, +0x07, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, +0x7C, 0x9A, 0xBF, 0x6A, 0x80, 0xA3, 0xF4, 0x10, +0x03, 0x72, 0x20, 0xF1, 0x1A, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF3, 0x7C, 0x9A, 0xFF, 0x6C, +0x40, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0xE7, 0x10, 0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x68, 0x9A, 0xFD, 0x6A, 0x80, 0xA3, +0xDF, 0x10, 0x01, 0x72, 0x19, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF3, 0x9C, 0x9A, 0xFF, 0x6A, +0x40, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF3, 0x88, 0x9B, 0x01, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x60, 0xA4, 0x02, 0x6D, 0x4C, 0xEB, 0xE1, 0x10, +0x02, 0x72, 0x0F, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF3, 0x7C, 0x9A, 0xBF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x68, 0x9A, 0xFE, 0x6A, 0x80, 0xA3, +0xB3, 0x10, 0x03, 0x72, 0xE0, 0xF0, 0x19, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, 0x9C, 0x9A, +0xFF, 0x6B, 0x40, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF3, 0x88, 0x9A, 0x01, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0x92, 0x10, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF3, 0x68, 0x9A, +0xF7, 0x6A, 0x80, 0xA3, 0x95, 0x10, 0x01, 0x72, +0x19, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, +0x9C, 0x9A, 0xFF, 0x6A, 0x40, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF3, 0x88, 0x9B, +0x04, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x60, 0xA4, 0x08, 0x6D, +0x4C, 0xEB, 0x97, 0x10, 0x02, 0x72, 0x0F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, 0x7C, 0x9A, +0xBF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF3, 0x68, 0x9A, +0xFB, 0x6A, 0x80, 0xA3, 0x69, 0x10, 0x03, 0x72, +0xA0, 0xF0, 0x0F, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF3, 0x9C, 0x9A, 0xFF, 0x6B, 0x40, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF3, +0x88, 0x9A, 0x04, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0x48, 0x10, 0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x68, 0x9A, 0xDF, 0x6A, 0x80, 0xA3, +0x4B, 0x10, 0x01, 0x72, 0x19, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF3, 0x9C, 0x9A, 0xFF, 0x6A, +0x40, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF3, 0x88, 0x9B, 0x10, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x60, 0xA4, 0x20, 0x6D, 0x4C, 0xEB, 0x4D, 0x10, +0x02, 0x72, 0x0F, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF3, 0x7C, 0x9A, 0xBF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x68, 0x9A, 0xEF, 0x6A, 0x80, 0xA3, +0x1F, 0x10, 0x03, 0x72, 0x66, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF3, 0x9C, 0x9A, 0xFF, 0x6B, +0x40, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x88, 0x9A, 0x10, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x20, 0xE8, 0x09, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x68, 0x9A, 0x80, 0xA3, 0x7F, 0x6A, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x01, 0x72, +0x1C, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, +0x9C, 0x9A, 0xFF, 0x6A, 0x40, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF3, 0x88, 0x9B, +0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, +0x60, 0xC4, 0x60, 0xA4, 0x80, 0x4D, 0xC0, 0x4D, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x20, 0xE8, 0x02, 0x72, 0x10, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF3, 0x5C, 0x9A, 0xBF, 0x6B, +0x80, 0xA2, 0x6C, 0xEC, 0x80, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF3, 0x48, 0x9A, 0x80, 0xA2, +0x8C, 0xEB, 0x60, 0xC2, 0x20, 0xE8, 0x03, 0x72, +0x14, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, +0x9C, 0x9A, 0xFF, 0x6B, 0x40, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF3, 0x88, 0x9A, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF3, 0x6C, 0x9B, +0xFF, 0x6A, 0x4C, 0xEC, 0x6D, 0xE5, 0x00, 0xA3, +0x3F, 0x6F, 0x01, 0x74, 0x0C, 0xEF, 0x4C, 0xEE, +0xE0, 0xC3, 0x10, 0x61, 0x10, 0xF0, 0x24, 0x6C, +0xFC, 0xF3, 0xF0, 0x9C, 0x10, 0x68, 0xFD, 0xE5, +0x80, 0xA7, 0x4C, 0xEC, 0x0D, 0xEC, 0x4C, 0xEC, +0x80, 0xC7, 0x80, 0xA3, 0x80, 0x6F, 0xEB, 0xEF, +0x4C, 0xEC, 0x0D, 0x10, 0x0F, 0x2C, 0x10, 0xF0, +0x24, 0x6C, 0xFC, 0xF3, 0xF0, 0x9C, 0xEF, 0x6C, +0xFD, 0xE5, 0x00, 0xA7, 0x0C, 0xEC, 0x80, 0xC7, +0x80, 0xA3, 0x40, 0x6F, 0x4C, 0xEC, 0xED, 0xEC, +0x4C, 0xEC, 0x80, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x54, 0x9A, 0x80, 0xF4, 0xC0, 0x36, +0x55, 0xE5, 0x40, 0x9D, 0x4D, 0xEE, 0xC0, 0xDD, +0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF3, 0x58, 0x9A, 0xFF, 0x6B, 0x40, 0xA2, +0x6C, 0xEA, 0x52, 0x32, 0x6C, 0xEA, 0x11, 0x2A, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x5C, 0x9A, 0xA8, 0xF4, 0x86, 0xA3, +0x00, 0x6D, 0x18, 0x6E, 0xE5, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF2, 0x5C, 0x9A, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x28, 0xF1, 0x70, 0xA0, 0xFF, 0x6A, 0x4C, 0xED, +0x01, 0x4B, 0x28, 0xF1, 0x70, 0xC0, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF3, 0x78, 0x9B, 0x04, 0xD5, +0x24, 0x67, 0x60, 0xA3, 0x4C, 0xE9, 0x4C, 0xEB, +0x72, 0x33, 0x4C, 0xEB, 0x31, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0x6C, 0x9B, 0x00, 0x6C, +0xFF, 0x6D, 0x60, 0xA3, 0x29, 0x6E, 0x6C, 0xEA, +0x05, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x01, 0x72, +0x12, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, +0x80, 0xA0, 0x6E, 0xF2, 0x5C, 0x9A, 0x01, 0x6D, +0x08, 0x6E, 0x00, 0x6F, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0x2E, 0xF4, 0x6C, 0x9B, 0x04, 0x96, +0x91, 0x67, 0xA2, 0x67, 0x40, 0xEB, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x05, 0x95, +0x00, 0x6C, 0x2A, 0x6E, 0x40, 0xEA, 0x12, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, 0x80, 0xA0, +0x6E, 0xF2, 0x5C, 0x9A, 0x01, 0x6D, 0x08, 0x6E, +0x00, 0x6F, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x6C, 0x9B, 0x04, 0x96, 0x91, 0x67, +0xA2, 0x67, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF2, 0x5C, 0x9A, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFF, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, 0xFF, 0x6B, +0xA2, 0x67, 0x42, 0x32, 0x6C, 0xED, 0x6C, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF3, 0x7C, 0x9B, +0x6D, 0xE4, 0xA0, 0xC3, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF4, 0x60, 0x9B, 0x71, 0xE4, 0x40, 0xC4, +0x20, 0xE8, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xFF, 0xF7, 0x1F, 0x68, 0xFC, 0xF3, 0x78, 0x9B, +0x0C, 0xED, 0x04, 0xD5, 0x60, 0xA3, 0xFF, 0x6A, +0x24, 0x67, 0x4C, 0xE9, 0x2D, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0x6C, 0x9B, 0x00, 0x6C, +0xFF, 0x6D, 0x60, 0xA3, 0x36, 0x6E, 0x6C, 0xEA, +0x05, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x01, 0x72, +0x0E, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x5C, 0x9A, 0x00, 0x6E, 0x91, 0x67, 0x01, 0x6D, +0xE6, 0x67, 0x40, 0xEA, 0x04, 0x95, 0x82, 0x67, +0x0C, 0xEC, 0x00, 0x18, 0x76, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x05, 0x95, +0x00, 0x6C, 0x37, 0x6E, 0x40, 0xEA, 0x0E, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x5C, 0x9A, +0x00, 0x6E, 0x91, 0x67, 0x01, 0x6D, 0xE6, 0x67, +0x40, 0xEA, 0x04, 0x95, 0x82, 0x67, 0x0C, 0xEC, +0x00, 0x18, 0x76, 0xD2, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0x4C, 0x9A, 0x6F, 0x6D, 0x90, 0x6C, +0x60, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x6C, 0xED, 0x38, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF2, 0x5C, 0x9A, +0x40, 0xEA, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x64, 0x67, 0x4C, 0xEB, +0x85, 0x67, 0x02, 0x5B, 0x4C, 0xEC, 0x43, 0x60, +0x10, 0xF0, 0x24, 0x6D, 0x1C, 0xF4, 0xA4, 0x9D, +0xFF, 0xF7, 0x1F, 0x6E, 0x30, 0xF0, 0x20, 0x68, +0xE0, 0xAD, 0x10, 0xF0, 0x24, 0x6D, 0x1C, 0xF4, +0xA8, 0x9D, 0xCC, 0xEF, 0xC0, 0xF1, 0x08, 0x48, +0xA0, 0xAD, 0xAC, 0xEE, 0xD7, 0xE7, 0xC8, 0xF2, +0xDF, 0xA0, 0x4C, 0xED, 0xCE, 0xED, 0x2B, 0x2D, +0x68, 0xF3, 0x5C, 0xA0, 0x0E, 0x72, 0x0F, 0x61, +0x26, 0x2B, 0x68, 0xF3, 0x7A, 0xA0, 0x03, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, 0x5A, 0xC0, +0x00, 0x18, 0x50, 0xD1, 0x01, 0x6C, 0x0C, 0x6D, +0x00, 0x18, 0xE5, 0xC8, 0x10, 0x10, 0x06, 0x72, +0x16, 0x61, 0x15, 0x23, 0x68, 0xF3, 0x7A, 0xA0, +0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x01, 0x6D, +0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, 0x50, 0xD1, +0x04, 0x6A, 0x68, 0xF3, 0x5C, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xFF, 0x6A, 0xFC, 0xF3, +0x78, 0x9B, 0x4C, 0xEE, 0x4C, 0xEF, 0x05, 0xD6, +0x04, 0xD7, 0x60, 0xA3, 0xFF, 0xF7, 0x1F, 0x68, +0x25, 0x67, 0x4C, 0xEB, 0x72, 0x33, 0x4C, 0xEB, +0x8C, 0xE8, 0x4C, 0xE9, 0x34, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0x6C, 0x9B, 0x00, 0x6C, +0xFF, 0x6D, 0x60, 0xA3, 0x26, 0x6E, 0x6C, 0xEA, +0x06, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x01, 0x72, +0x11, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x05, 0x96, +0x6E, 0xF2, 0x5C, 0x9A, 0x90, 0x67, 0x01, 0x6D, +0x00, 0x6F, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x6C, 0x9B, 0x04, 0x96, 0x91, 0x67, +0xA2, 0x67, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x06, 0x95, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6C, +0x27, 0x6E, 0x40, 0xEA, 0x04, 0x95, 0x91, 0x67, +0x00, 0x18, 0xB3, 0xD2, 0x15, 0x10, 0x04, 0x95, +0x91, 0x67, 0x00, 0x18, 0xB3, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x05, 0x96, 0x6E, 0xF2, 0x5C, 0x9A, +0x90, 0x67, 0x01, 0x6D, 0x00, 0x6F, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x6C, 0x9B, +0x04, 0x96, 0x91, 0x67, 0xA2, 0x67, 0x40, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF2, 0x5C, 0x9A, +0x40, 0xEA, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF4, 0x50, 0x9A, 0xFF, 0x6B, 0x80, 0xA2, +0x00, 0xF6, 0x80, 0x34, 0x00, 0xF6, 0x83, 0x34, +0x00, 0x54, 0x24, 0x60, 0xA0, 0xA2, 0x7F, 0x6C, +0xAC, 0xEC, 0x80, 0xC2, 0x80, 0xA2, 0x40, 0x6D, +0x6C, 0xEC, 0xAD, 0xEC, 0x6C, 0xEC, 0x80, 0xC2, +0x80, 0xA2, 0x10, 0xF0, 0x24, 0x6C, 0x3C, 0xF3, +0x80, 0x9C, 0x3F, 0x6D, 0x80, 0xA4, 0x10, 0xF0, +0x24, 0x6C, 0x3C, 0xF3, 0x84, 0x9C, 0x80, 0xA4, +0x10, 0xF0, 0x24, 0x6C, 0x3C, 0xF4, 0x94, 0x9C, +0x80, 0xA4, 0x80, 0xA2, 0x6C, 0xEC, 0xAD, 0xEC, +0x6C, 0xEC, 0x80, 0xC2, 0x80, 0xA2, 0xBF, 0x6B, +0x8C, 0xEB, 0x60, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF4, 0x78, 0x9B, +0xFF, 0x6A, 0x4C, 0xEC, 0xC0, 0xA3, 0x4C, 0xED, +0x0C, 0x26, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x6C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x3C, 0xF4, +0x9C, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x20, 0xE8, 0x80, 0xC3, 0x0B, 0x25, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF4, 0x80, 0x9B, 0x80, 0x6D, +0xAB, 0xED, 0x60, 0xA4, 0x4C, 0xEB, 0xAE, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x20, 0xE8, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0xF7, 0x1F, 0x6A, 0x0E, 0x90, 0x24, 0x67, +0x4C, 0xE9, 0x03, 0x6B, 0x4C, 0xEF, 0x2C, 0xEB, +0x00, 0x6A, 0x0B, 0xD5, 0x0C, 0xD6, 0x04, 0xD7, +0x40, 0xC8, 0x00, 0x6A, 0x0A, 0x23, 0x28, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x40, 0xA8, 0x01, 0x4A, +0x40, 0xC8, 0x1F, 0xF7, 0x00, 0x6A, 0x2C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x40, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0x44, 0x9A, 0x49, 0xE1, 0x0B, 0x93, 0x40, 0x9A, +0x6C, 0xEA, 0x0C, 0x93, 0x6E, 0xEA, 0x04, 0x22, +0x40, 0xA8, 0x04, 0x93, 0x63, 0xEA, 0xDC, 0x61, +0x40, 0xA8, 0x04, 0x93, 0x63, 0xEA, 0x58, 0x67, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF4, 0x64, 0x9B, 0xFF, 0x6A, 0xCC, 0xEA, +0x6D, 0xEA, 0xE0, 0xF1, 0x1F, 0x6B, 0xAC, 0xEB, +0x10, 0xF0, 0x24, 0x6C, 0x5C, 0xF4, 0x88, 0x9C, +0x60, 0x33, 0x60, 0x33, 0x6D, 0xEA, 0x40, 0xDC, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF3, 0x50, 0x9A, +0x6D, 0xEA, 0x40, 0xDC, 0x20, 0xE8, 0x00, 0x65, +0xE0, 0xF1, 0x1F, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF3, 0x70, 0x9B, 0xAC, 0xEA, 0x40, 0x32, +0x40, 0x32, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF4, 0x68, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF4, 0x4C, 0x9A, 0xFF, 0x6B, +0x40, 0xA2, 0x6C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x01, 0x68, 0x04, 0xEC, 0x04, 0xF7, 0x10, 0x69, +0x13, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x01, 0x6C, 0xFF, 0x49, 0x40, 0xEA, +0x0B, 0x29, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x6C, 0x9A, 0x08, 0xF0, 0x00, 0x6C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, 0x0B, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF4, 0x50, 0x9A, +0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0x0C, 0xEA, 0xE3, 0x2A, 0x01, 0x6A, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x0E, 0x92, 0x04, 0x67, 0x0F, 0x91, 0x04, 0xD2, +0x04, 0x93, 0xFF, 0x6A, 0x4C, 0xE8, 0x4C, 0xEB, +0x90, 0x67, 0x0B, 0xD5, 0x0C, 0xD6, 0x0D, 0xD7, +0x04, 0xD3, 0x4C, 0xE9, 0x00, 0x18, 0x76, 0xD3, +0x80, 0xF0, 0x07, 0x22, 0x06, 0x58, 0x80, 0xF0, +0x04, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x08, 0x30, +0x3B, 0xF6, 0x18, 0x4A, 0x09, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x02, 0xF2, 0x10, 0x6A, 0x0E, 0x10, +0x02, 0xF2, 0x00, 0x6A, 0x0B, 0x10, 0x22, 0xF2, +0x00, 0x6A, 0x08, 0x10, 0x22, 0xF2, 0x10, 0x6A, +0x05, 0x10, 0x42, 0xF2, 0x00, 0x6A, 0x02, 0x10, +0x42, 0xF2, 0x10, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x0D, 0x94, 0x5C, 0xF4, 0x74, 0x9B, 0x8C, 0xEB, +0x10, 0xF0, 0x24, 0x6C, 0x5C, 0xF4, 0x98, 0x9C, +0x8D, 0xEB, 0x06, 0x21, 0x10, 0xF0, 0x24, 0x6C, +0x5C, 0xF4, 0x9C, 0x9C, 0x6D, 0xEC, 0x05, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0x7C, 0xF4, 0x80, 0x9C, +0x6C, 0xEC, 0x04, 0x96, 0x06, 0x26, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF3, 0x70, 0x9B, 0x8D, 0xEB, +0x05, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF4, +0x64, 0x9B, 0x8C, 0xEB, 0x1F, 0xF7, 0x00, 0x6C, +0x4C, 0xEC, 0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, +0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF2, +0xA0, 0x9C, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0xFC, 0xF2, 0xA4, 0x9C, 0x10, 0xF0, 0x24, 0x6C, +0x0B, 0x96, 0x7C, 0xF4, 0x88, 0x9C, 0xB5, 0xE2, +0xCC, 0xEC, 0x80, 0xDD, 0x84, 0x42, 0x1F, 0xF7, +0x00, 0x6D, 0xAC, 0xEC, 0x02, 0xF0, 0x00, 0x74, +0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, +0x7C, 0xF4, 0xAC, 0x9C, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6C, 0x7C, 0xF4, 0xB0, 0x9C, 0x10, 0xF0, +0x24, 0x6C, 0x0C, 0x96, 0x7C, 0xF4, 0x88, 0x9C, +0xB5, 0xE2, 0xCC, 0xEC, 0x80, 0xDD, 0x87, 0x42, +0x01, 0x4C, 0x1F, 0xF7, 0x00, 0x6D, 0xAC, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, +0x10, 0xF0, 0x24, 0x6C, 0x7C, 0xF4, 0x94, 0x9C, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0x7C, 0xF4, +0x98, 0x9C, 0x89, 0xE2, 0x60, 0xDA, 0x01, 0x6A, +0x01, 0x10, 0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x04, 0xF7, +0x10, 0x68, 0x13, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x05, 0x6C, 0xFF, 0x48, +0x40, 0xEA, 0x0B, 0x28, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x6C, 0x9A, 0x08, 0xF0, 0x00, 0x6C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, +0x09, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF4, +0x50, 0x9A, 0x60, 0xAA, 0x3F, 0x6A, 0x6C, 0xEA, +0xE5, 0x2A, 0x01, 0x6A, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF4, 0x50, 0x9A, 0x40, 0xAA, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF4, 0x50, 0x9A, +0x40, 0xAA, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x6A, 0x10, 0xF0, 0x24, 0x6C, 0xBC, 0xF2, +0x90, 0x9C, 0x10, 0xF0, 0x23, 0x6B, 0xC9, 0xF7, +0x1D, 0x4B, 0x0A, 0x72, 0x60, 0xDC, 0x0C, 0x61, +0x30, 0xF0, 0x21, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF7, 0x54, 0x9A, 0xF0, 0xF4, 0x84, 0x9B, +0x01, 0x6D, 0xAB, 0xED, 0x40, 0xEA, 0x00, 0x6A, +0x10, 0xF0, 0x24, 0x6C, 0xFF, 0x6B, 0x01, 0x4A, +0xBC, 0xF2, 0x90, 0x9C, 0x6C, 0xEA, 0x10, 0xF0, +0x23, 0x6B, 0xC9, 0xF7, 0x1E, 0x4B, 0x60, 0xDC, +0xDC, 0x17, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x00, 0x6A, 0x04, 0xD2, +0x04, 0x92, 0x01, 0x72, 0x58, 0x67, 0x04, 0xD2, +0x10, 0xF0, 0x23, 0x6A, 0x78, 0x67, 0x2A, 0xF0, +0x0D, 0x4A, 0x69, 0xE2, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x40, 0xDB, 0x00, 0x1C, +0x96, 0x45, 0x00, 0x18, 0x11, 0xD3, 0x00, 0x1C, +0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x02, 0x6B, 0x8C, 0xEB, 0x09, 0x23, +0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x00, 0x18, 0x4F, 0xDD, 0x00, 0x18, +0xB1, 0xDD, 0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, +0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, 0x04, 0x6B, +0x8C, 0xEB, 0x09, 0x23, 0x05, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x18, +0x7C, 0xD9, 0x00, 0x18, 0xC5, 0xD8, 0x00, 0x1C, +0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x94, 0xA2, 0x7F, 0x6B, 0x8C, 0xEB, 0x0D, 0x23, +0x68, 0xF3, 0x98, 0xA2, 0x68, 0xF3, 0x7C, 0xA2, +0x8E, 0xEB, 0x07, 0x23, 0x68, 0xF3, 0x97, 0xA2, +0xFF, 0x6A, 0x96, 0x34, 0x4C, 0xEC, 0x00, 0x18, +0x7A, 0xCC, 0x30, 0xF0, 0x20, 0x6A, 0x40, 0xF2, +0x54, 0x9A, 0x02, 0x2A, 0x00, 0x18, 0x0F, 0xCE, +0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x8C, 0x9A, 0x10, 0x6B, 0x8C, 0xEB, +0x0C, 0x23, 0x11, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF6, 0x4B, 0xA2, 0x02, 0x2A, 0x80, 0x18, +0xE1, 0x1F, 0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, +0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, 0xFF, 0x6B, +0x01, 0x4B, 0x8C, 0xEB, 0x08, 0x23, 0xFF, 0x6B, +0x02, 0x4B, 0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x00, 0x18, 0x8F, 0xD7, 0x00, 0x1C, +0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x02, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, +0x08, 0x23, 0x02, 0xF0, 0x01, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x18, +0xAD, 0xEA, 0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, +0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF3, +0x74, 0x9B, 0x80, 0xF0, 0x8C, 0x9A, 0x8C, 0xEB, +0x20, 0x23, 0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF4, +0x64, 0x9B, 0x8C, 0xEB, 0x68, 0xF3, 0x94, 0xA2, +0x80, 0xF0, 0x6C, 0xDA, 0x7F, 0x6B, 0x8C, 0xEB, +0x07, 0x2B, 0x68, 0xF3, 0x5C, 0xA2, 0x0C, 0x72, +0x03, 0x61, 0x00, 0x18, 0xE4, 0xDA, 0x0D, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x10, 0xF0, 0x24, 0x6C, 0x80, 0xF0, 0x6C, 0x9A, +0x5C, 0xF3, 0x94, 0x9C, 0x8D, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x00, 0x1C, 0x95, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xCC, 0xF1, 0x53, 0xA2, 0x0F, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, 0x48, 0x9A, +0x01, 0x6B, 0x80, 0xA2, 0x8C, 0xEB, 0x07, 0x23, +0x80, 0xA2, 0xFE, 0x6B, 0x8C, 0xEB, 0x60, 0xC2, +0x03, 0x6C, 0x00, 0x18, 0x88, 0xDE, 0x30, 0xF0, +0x20, 0x69, 0xEF, 0xF4, 0x08, 0x49, 0x00, 0xF2, +0x04, 0xA1, 0x01, 0x6A, 0x4E, 0xE8, 0x05, 0x28, +0x0B, 0x6C, 0x00, 0x18, 0x88, 0xDE, 0x00, 0xF2, +0x04, 0xC1, 0x30, 0xF0, 0x21, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xF0, 0xF4, 0x84, 0x9B, 0xEE, 0xF7, +0x58, 0x9A, 0x40, 0xEA, 0xFD, 0x16, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, 0x6C, 0x9A, +0xDF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF4, 0xAC, 0x9B, 0xFF, 0x6A, 0x20, 0x6E, +0x60, 0xA5, 0x4C, 0xEC, 0x4C, 0xEB, 0xCD, 0xEB, +0x4C, 0xEB, 0x07, 0xF7, 0x01, 0x4A, 0x4D, 0xEC, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, 0x50, 0x9A, +0x60, 0xC5, 0x80, 0xCA, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, 0x50, 0x9A, +0x68, 0xF0, 0x04, 0x6B, 0x60, 0xCA, 0x20, 0xE8, +0x03, 0x6F, 0x8C, 0xEF, 0x64, 0x67, 0x46, 0x67, +0x04, 0x27, 0x07, 0x10, 0xA0, 0xDB, 0xFC, 0x4A, +0x04, 0x4B, 0x04, 0x5A, 0xFB, 0x60, 0x03, 0x6A, +0x4C, 0xEE, 0x04, 0x26, 0xA0, 0xC4, 0xFF, 0x4E, +0x01, 0x4C, 0xFB, 0x17, 0x00, 0x6A, 0x20, 0xE8, +0xFF, 0x6A, 0xAC, 0xEA, 0x03, 0x10, 0x40, 0xC4, +0xFF, 0x4E, 0x01, 0x4C, 0xFC, 0x2E, 0x00, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x00, 0x6A, 0x07, 0x26, +0x5D, 0xE5, 0xE0, 0xA7, 0x4D, 0xE4, 0xFF, 0x4E, +0xE0, 0xC3, 0x01, 0x4A, 0xF8, 0x17, 0x00, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x09, 0x10, 0x60, 0xA4, +0x40, 0xA5, 0xFF, 0x4E, 0x4A, 0xEB, 0x02, 0x60, +0x4B, 0xE3, 0x20, 0xE8, 0x01, 0x4C, 0x01, 0x4D, +0xF6, 0x2E, 0x00, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0x06, 0x2C, 0x64, 0x6B, 0x30, 0xF0, 0x21, 0x6A, +0xB0, 0xF3, 0x64, 0xDA, 0x04, 0x10, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x84, 0xDA, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x44, 0x9A, 0x28, 0x72, +0x2D, 0x60, 0x29, 0x5A, 0x07, 0x60, 0x14, 0x72, +0x19, 0x60, 0x19, 0x72, 0x1F, 0x60, 0x0A, 0x72, +0x0D, 0x60, 0x20, 0xE8, 0x50, 0x72, 0x32, 0x60, +0x51, 0x5A, 0x03, 0x60, 0x32, 0x72, 0x26, 0x60, +0x20, 0xE8, 0x64, 0x72, 0x33, 0x60, 0xC8, 0x72, +0x39, 0x60, 0x20, 0xE8, 0x02, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x68, 0xDA, 0xE0, 0xF7, +0x1E, 0x4B, 0x39, 0x10, 0x03, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x68, 0xDA, 0xE1, 0xF3, +0x1D, 0x4B, 0x31, 0x10, 0x09, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x68, 0xDA, 0xE4, 0xF3, +0x17, 0x4B, 0x29, 0x10, 0x05, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x68, 0xDA, 0xE2, 0xF3, +0x1B, 0x4B, 0x21, 0x10, 0x11, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x68, 0xDA, 0xE8, 0xF3, +0x0F, 0x4B, 0x19, 0x10, 0x0A, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x68, 0xDA, 0xE4, 0xF7, +0x16, 0x4B, 0x11, 0x10, 0x22, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x68, 0xDA, 0x11, 0xF0, +0x00, 0x6B, 0x09, 0x10, 0x43, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x68, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF4, 0x74, 0x9A, 0x30, 0xF0, +0x21, 0x6A, 0xB0, 0xF3, 0x6C, 0xDA, 0x20, 0xE8, +0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, 0x44, 0x9A, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x63, 0x0C, 0x24, +0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, 0x4C, 0x9A, +0x58, 0xEC, 0x12, 0xEC, 0x00, 0xD4, 0x00, 0x92, +0xFF, 0x4A, 0x00, 0xD2, 0x00, 0x92, 0xFB, 0x2A, +0x01, 0x63, 0x20, 0xE8, 0xFF, 0x63, 0x0D, 0x24, +0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, 0x48, 0x9A, +0x58, 0xEC, 0x12, 0xEC, 0x00, 0xD4, 0x00, 0x92, +0x04, 0x22, 0x00, 0x92, 0xFF, 0x4A, 0x00, 0xD2, +0xFA, 0x17, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xB9, 0xD4, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xED, +0x00, 0x18, 0xAE, 0xD4, 0x05, 0x97, 0x00, 0x6A, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x04, 0x67, 0x4C, 0xEE, +0x00, 0x18, 0xB3, 0xD4, 0x50, 0x67, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x05, 0xD2, 0x05, 0x93, +0xFF, 0x68, 0x8C, 0xE8, 0xD0, 0xF7, 0x45, 0x40, +0xC0, 0xF1, 0x08, 0x4B, 0x4C, 0x32, 0x69, 0xE2, +0x4A, 0xA2, 0x01, 0x6C, 0x30, 0xF0, 0x20, 0x69, +0x8C, 0xEA, 0x04, 0xD2, 0x0C, 0x32, 0x69, 0xE2, +0xA7, 0xF6, 0xD3, 0xA2, 0xEF, 0xF4, 0x08, 0x49, +0x29, 0xE0, 0x8C, 0xEE, 0xD0, 0x36, 0x07, 0xD6, +0x60, 0xF6, 0xD4, 0xA2, 0x03, 0x6A, 0x05, 0xD3, +0x4C, 0xEE, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x70, 0x9A, 0xC0, 0x36, 0x10, 0xF0, 0x24, 0x6A, +0x06, 0xD6, 0x9C, 0xF4, 0xD8, 0x9A, 0x01, 0x6D, +0xE3, 0xF2, 0x1F, 0x4C, 0xAB, 0xED, 0x40, 0xEB, +0x06, 0x93, 0x07, 0x96, 0x30, 0xF0, 0x20, 0x6C, +0xCE, 0xF4, 0x50, 0x9C, 0x6D, 0xEE, 0x04, 0x93, +0xE3, 0xF3, 0x10, 0x6C, 0xFF, 0xF7, 0x1F, 0x6D, +0x6D, 0xEE, 0x40, 0xEA, 0x05, 0x94, 0x30, 0xF3, +0x40, 0x40, 0x10, 0x30, 0x01, 0xE4, 0x08, 0xF1, +0xD0, 0x98, 0x44, 0x32, 0x29, 0xE2, 0x63, 0xAA, +0x30, 0xF0, 0x20, 0x6C, 0x04, 0xD2, 0xC0, 0x36, +0xCE, 0xF4, 0x50, 0x9C, 0xC0, 0x36, 0x01, 0x6D, +0x6D, 0xEE, 0xE3, 0xF3, 0x08, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x04, 0x93, 0x43, 0xAB, 0x01, 0x72, +0x04, 0x61, 0x01, 0x6C, 0x60, 0xF6, 0x97, 0xC1, +0x03, 0x10, 0x00, 0x6A, 0x60, 0xF6, 0x57, 0xC1, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, +0x04, 0xD2, 0x00, 0x69, 0x30, 0xF0, 0x20, 0x68, +0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF4, 0xD8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x03, 0xF3, +0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, 0x0C, 0x6C, +0xAB, 0xED, 0x07, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF3, 0x10, 0x4B, 0xC0, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, +0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF3, 0x10, 0x4B, 0xC0, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, +0x1C, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0xC3, 0xF3, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x6E, 0x40, 0xEA, 0xFF, 0x6A, +0x2C, 0xEA, 0x08, 0x2A, 0xCE, 0xF4, 0x50, 0x98, +0x03, 0xF3, 0x0C, 0x6C, 0x06, 0xF0, 0x00, 0x6D, +0x03, 0x6E, 0x07, 0x10, 0xCE, 0xF4, 0x50, 0x98, +0x03, 0xF3, 0x0C, 0x6C, 0x06, 0xF0, 0x00, 0x6D, +0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0xBC, 0xF4, 0xA4, 0x9B, +0xCE, 0xF4, 0x50, 0x9A, 0xC3, 0xF3, 0x14, 0x6C, +0x10, 0x6E, 0x40, 0xEA, 0x04, 0x95, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF4, 0x48, 0x9A, 0xAC, 0x34, +0x91, 0xE1, 0x30, 0xF0, 0x20, 0x6B, 0x90, 0x35, +0xC0, 0xF1, 0x08, 0x4B, 0x90, 0x34, 0xB5, 0xE3, +0x8D, 0xE3, 0x46, 0xE9, 0xE7, 0xF6, 0x0C, 0x4D, +0xE7, 0xF7, 0x0C, 0x4B, 0x08, 0xD5, 0x07, 0xD3, +0xA3, 0x42, 0x61, 0x42, 0x23, 0x4A, 0x05, 0xD5, +0x06, 0xD3, 0x09, 0xD2, 0x08, 0x94, 0x05, 0x93, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xAC, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0xC0, 0x36, 0xC4, 0x36, +0xD9, 0xE3, 0xC3, 0xF3, 0x18, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x07, 0x94, 0x06, 0x93, 0xCE, 0xF4, +0x50, 0x98, 0xC0, 0xAC, 0x01, 0x6D, 0xC3, 0xF3, +0x18, 0x6C, 0xC0, 0x36, 0xC4, 0x36, 0xAB, 0xED, +0xD9, 0xE3, 0x40, 0xEA, 0x08, 0x94, 0x05, 0x95, +0x07, 0x92, 0x02, 0x4C, 0x06, 0x93, 0x08, 0xD4, +0x09, 0x94, 0x04, 0x4D, 0x02, 0x4A, 0x04, 0x4B, +0x8A, 0xED, 0x05, 0xD5, 0x07, 0xD2, 0x06, 0xD3, +0xD5, 0x61, 0xFF, 0x6A, 0x2C, 0xEA, 0x10, 0x2A, +0x04, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC0, 0xF7, 0x15, 0x4B, 0x6C, 0x33, +0x49, 0xE3, 0xCA, 0xA2, 0x81, 0xF4, 0x14, 0x6C, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x0F, 0x10, +0x04, 0x95, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xAC, 0x33, 0x49, 0xE3, 0xA7, 0xF6, +0xD3, 0xA2, 0xCE, 0xF4, 0x50, 0x98, 0x81, 0xF4, +0x14, 0x6C, 0x00, 0xF4, 0x00, 0x6D, 0xCF, 0xEE, +0x01, 0x49, 0x40, 0xEA, 0x02, 0x71, 0x3F, 0xF7, +0x1D, 0x61, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0xC3, 0xF3, 0x18, 0x6C, +0xAB, 0xED, 0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x03, 0xF3, 0x0C, 0x6C, 0x06, 0xF0, +0x00, 0x6D, 0x00, 0x6E, 0x40, 0xEA, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x30, 0xF0, 0x20, 0x68, 0x10, 0xF0, +0x24, 0x6B, 0x4C, 0xEC, 0x4C, 0xED, 0x5C, 0xF3, +0x10, 0x4B, 0x00, 0x6A, 0xC0, 0xF1, 0x08, 0x48, +0x30, 0xF0, 0x20, 0x69, 0x05, 0xD5, 0x28, 0xF1, +0x4D, 0xC0, 0xA0, 0x9B, 0xCE, 0xF4, 0x50, 0x99, +0x04, 0xD4, 0x00, 0x6E, 0xE3, 0xF3, 0x10, 0x6C, +0x40, 0xEA, 0x04, 0x92, 0x06, 0x22, 0x00, 0x6A, +0xE7, 0xF6, 0x44, 0xD8, 0xE7, 0xF6, 0x48, 0xD8, +0x51, 0x10, 0x28, 0xF1, 0x4C, 0xA0, 0x4E, 0x22, +0x87, 0xF6, 0x70, 0x98, 0xE7, 0xF6, 0x44, 0x98, +0x4E, 0xEB, 0x04, 0xD3, 0x1F, 0x2B, 0x05, 0x95, +0x00, 0x6C, 0x00, 0x18, 0x4F, 0xD5, 0x00, 0x6C, +0x00, 0x18, 0x1A, 0xD5, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF3, 0x10, 0x4B, 0xCE, 0xF4, 0x50, 0x99, +0xA0, 0x9B, 0xE3, 0xF3, 0x10, 0x6C, 0x01, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6A, 0x50, 0xF3, +0x5F, 0xA2, 0x05, 0x22, 0x5D, 0x67, 0x67, 0x42, +0x09, 0x4B, 0x40, 0xA3, 0x01, 0x10, 0x01, 0x6A, +0x28, 0xF1, 0x4D, 0xC0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x87, 0xF6, 0x30, 0x98, +0xE7, 0xF6, 0x48, 0x98, 0x4E, 0xE9, 0x1E, 0x29, +0x05, 0x95, 0x01, 0x6C, 0x00, 0x18, 0x4F, 0xD5, +0x01, 0x6C, 0x00, 0x18, 0x1A, 0xD5, 0x10, 0xF0, +0x24, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x5C, 0xF3, 0xB0, 0x9B, 0xE3, 0xF3, +0x10, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x21, 0x6A, 0x50, 0xF3, 0x5F, 0xA2, 0x04, 0x2A, +0x01, 0x6A, 0x28, 0xF1, 0x4D, 0xC0, 0x02, 0x10, +0x28, 0xF1, 0x2D, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0xE8, 0xF2, 0x55, 0xA2, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xE8, 0xF2, 0x56, 0xA2, 0x05, 0x22, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0xC0, 0xD5, 0x04, 0x10, +0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, 0x4F, 0xD5, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x25, 0x67, 0x5C, 0xF3, +0xB0, 0x9A, 0xFF, 0x68, 0x8C, 0xE8, 0xA1, 0xF4, +0x18, 0x6C, 0x00, 0x18, 0x42, 0xE7, 0x28, 0x22, +0x27, 0x20, 0x03, 0x21, 0x01, 0x71, 0x12, 0x60, +0x34, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0x14, 0x9A, 0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, +0x00, 0x18, 0x8D, 0xE7, 0x0E, 0x6B, 0x6B, 0xEB, +0x4C, 0xEB, 0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, +0x09, 0x6F, 0x10, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF4, 0x14, 0x9A, 0x00, 0x6C, 0x01, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0x8D, 0xE7, 0x0E, 0x6B, +0x6B, 0xEB, 0x4C, 0xEB, 0x00, 0x6C, 0x01, 0x6D, +0xD0, 0x67, 0x05, 0x6F, 0x6D, 0xEF, 0x0F, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0x14, 0x9A, +0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x8D, 0xE7, 0x02, 0x6F, 0xEB, 0xEF, 0x00, 0x6C, +0x01, 0x6D, 0xD0, 0x67, 0x4C, 0xEF, 0x00, 0x18, +0xA0, 0xE7, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x27, 0x6A, 0x7D, 0x67, 0x50, 0xC3, 0x09, 0x6A, +0x4F, 0xCB, 0x08, 0x6A, 0x52, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0xC0, 0xF0, +0x7E, 0xA2, 0x9D, 0x67, 0x73, 0xC4, 0xC0, 0xF0, +0x7F, 0xA2, 0x74, 0xC4, 0xE0, 0xF0, 0x66, 0xA2, +0x75, 0xC4, 0xE0, 0xF0, 0x65, 0xA2, 0x76, 0xC4, +0xE0, 0xF0, 0x64, 0xA2, 0x77, 0xC4, 0xE0, 0xF0, +0x6D, 0xA2, 0x78, 0xC4, 0xE0, 0xF0, 0x6E, 0xA2, +0xE0, 0xF0, 0x4F, 0xA2, 0x79, 0xC4, 0x5A, 0xC4, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, +0x04, 0x04, 0x40, 0xEA, 0x09, 0x97, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, 0x69, 0xA2, +0x0C, 0x23, 0x00, 0x6B, 0xD0, 0xF4, 0x69, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF3, 0x48, 0x9A, +0x30, 0xF0, 0x21, 0x6C, 0xD0, 0xF4, 0x04, 0x4C, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, 0x04, 0x67, +0x30, 0xF0, 0x21, 0x6C, 0xD0, 0xF4, 0x04, 0x4C, +0xB0, 0x67, 0x05, 0x6E, 0x40, 0xEA, 0x60, 0xA0, +0x01, 0x6A, 0x4C, 0xEB, 0x05, 0x23, 0x30, 0xF0, +0x21, 0x6B, 0xD0, 0xF4, 0x49, 0xC3, 0x06, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF3, 0x48, 0x9A, +0x90, 0x67, 0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF3, 0x44, 0x9A, +0xC4, 0x67, 0x01, 0x6D, 0x23, 0x6C, 0x40, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF3, 0x44, 0x9A, 0xC4, 0x67, 0x01, 0x6D, +0x17, 0x6C, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF3, 0x44, 0x9A, +0xC4, 0x67, 0x01, 0x6D, 0x1B, 0x6C, 0x40, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xC0, 0xA4, 0xA9, 0xF0, 0xEF, 0xA3, 0x02, 0x6A, +0x01, 0x6D, 0x4B, 0xEA, 0xAC, 0xEE, 0xEC, 0xEA, +0xCD, 0xEA, 0xA9, 0xF0, 0x4F, 0xC3, 0x80, 0xA4, +0x86, 0x34, 0xAC, 0xEC, 0x84, 0x35, 0x03, 0x6C, +0x8B, 0xEC, 0x4C, 0xEC, 0xAD, 0xEC, 0xA9, 0xF0, +0x8F, 0xC3, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF3, 0x44, 0x9A, +0xC4, 0x67, 0x03, 0x6D, 0x11, 0x6C, 0x40, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x40, 0xA4, 0x7D, 0x67, +0x07, 0x6D, 0x50, 0xC3, 0x41, 0xA4, 0x04, 0x06, +0x51, 0xC3, 0x42, 0xA4, 0x52, 0xC3, 0x43, 0xA4, +0x53, 0xC3, 0x44, 0xA4, 0x30, 0x6C, 0x54, 0xC3, +0x00, 0x6A, 0x55, 0xC3, 0x56, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF3, 0x44, 0x9A, 0x40, 0xEA, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF3, 0x44, 0x9A, 0xC4, 0x67, 0x01, 0x6D, +0x28, 0x6C, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x61, 0xA4, 0xBD, 0x67, 0x40, 0xA4, 0x70, 0xC5, +0x62, 0xA4, 0x0D, 0x5A, 0x71, 0xC5, 0x63, 0xA4, +0x72, 0xC5, 0x64, 0xA4, 0x73, 0xC5, 0x65, 0xA4, +0x74, 0xC5, 0x66, 0xA4, 0xFF, 0x6C, 0x75, 0xC5, +0x80, 0xF0, 0x14, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x48, 0x32, 0x1C, 0xF1, 0x0C, 0x4B, 0x4D, 0xE3, +0x40, 0x9B, 0x00, 0xEA, 0x2A, 0x6C, 0x08, 0x10, +0x29, 0x6C, 0x02, 0x6D, 0x88, 0x10, 0x31, 0x6C, +0x85, 0x10, 0x32, 0x6C, 0x83, 0x10, 0x33, 0x6C, +0x06, 0x6D, 0x81, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF3, 0x50, 0x9A, 0x04, 0x04, 0x40, 0xEA, +0x80, 0x10, 0x9D, 0x67, 0x70, 0xA4, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC9, 0xF0, +0x74, 0xC2, 0x71, 0xA4, 0xC9, 0xF0, 0x75, 0xC2, +0x72, 0xA4, 0xC9, 0xF0, 0x76, 0xC2, 0x73, 0xA4, +0xC9, 0xF0, 0x77, 0xC2, 0x74, 0xA4, 0xC9, 0xF0, +0x78, 0xC2, 0x6B, 0x10, 0xBD, 0x67, 0x50, 0xA5, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x93, 0xA5, 0xC0, 0xF0, 0x5C, 0xC3, 0x54, 0xA5, +0x80, 0x34, 0x80, 0x34, 0x00, 0xF6, 0x40, 0x32, +0x8D, 0xEA, 0x91, 0xA5, 0x8D, 0xEA, 0x92, 0xA5, +0x80, 0x34, 0x8D, 0xEA, 0xC0, 0xF0, 0x58, 0xDB, +0x54, 0x10, 0x00, 0x18, 0x31, 0xD6, 0x51, 0x10, +0x7D, 0x67, 0x90, 0xA3, 0x30, 0xF0, 0x20, 0x6A, +0x01, 0x6B, 0x84, 0x34, 0xEF, 0xF4, 0x08, 0x4A, +0x6D, 0xEC, 0xE0, 0xF0, 0x87, 0xC2, 0xE0, 0xF0, +0x87, 0xA2, 0x86, 0x35, 0x1E, 0x55, 0x05, 0x60, +0x8C, 0xEB, 0x3C, 0x6C, 0x8D, 0xEB, 0xE0, 0xF0, +0x67, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0xE0, 0xF0, 0x67, 0xA2, 0x66, 0x34, +0x51, 0x54, 0x33, 0x61, 0x01, 0x6C, 0x6C, 0xEC, +0x60, 0x6B, 0x6B, 0xEB, 0x6D, 0xEC, 0xE0, 0xF0, +0x87, 0xC2, 0x2B, 0x10, 0x9D, 0x67, 0x70, 0xA4, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, 0x70, 0xC2, +0x24, 0x10, 0xBD, 0x67, 0x50, 0xA5, 0x3F, 0x6B, +0x4C, 0xEB, 0x68, 0x33, 0x5A, 0x32, 0x6D, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCF, 0xF5, 0x52, 0xC3, +0x18, 0x10, 0xBD, 0x67, 0x50, 0xA5, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, 0xE0, 0xF0, +0xAB, 0xA3, 0x01, 0x6C, 0x4C, 0xEC, 0x02, 0x6A, +0x4B, 0xEA, 0xAC, 0xEA, 0x8D, 0xEA, 0xE0, 0xF0, +0x4B, 0xC3, 0x07, 0x10, 0x01, 0x6D, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF3, 0x44, 0x9A, 0x04, 0x06, +0x40, 0xEA, 0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0xC0, 0xF0, 0xBD, 0xA2, 0x07, 0x6C, +0x6C, 0xEC, 0x08, 0x6B, 0x6B, 0xEB, 0xAC, 0xEB, +0x8D, 0xEB, 0xC0, 0xF0, 0x7D, 0xC2, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF3, 0x44, 0x9A, 0xC4, 0x67, 0x02, 0x6D, +0x38, 0x6C, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0x60, 0xA4, +0xC0, 0xF1, 0x08, 0x4A, 0xC9, 0xF0, 0x85, 0xA2, +0x01, 0x6E, 0x11, 0x6D, 0xCC, 0xEB, 0xAB, 0xED, +0x70, 0x33, 0x8C, 0xED, 0x6D, 0xED, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF2, 0x68, 0x9B, 0xC9, 0xF0, +0xA5, 0xC2, 0xFE, 0x6F, 0x80, 0xA3, 0x10, 0x68, +0xAC, 0xE8, 0xEC, 0xEC, 0x80, 0xC3, 0xFF, 0x6C, +0x27, 0x20, 0x10, 0xF0, 0x24, 0x6D, 0x9C, 0xF6, +0x00, 0x9D, 0x08, 0x69, 0x2B, 0xE9, 0xA0, 0xA0, +0x8C, 0xED, 0x2C, 0xED, 0x05, 0x69, 0x2D, 0xED, +0x8C, 0xED, 0xA0, 0xC0, 0x10, 0xF0, 0x24, 0x6D, +0x9C, 0xF6, 0xA4, 0x9D, 0x00, 0xA5, 0x0F, 0x6D, +0x0C, 0xED, 0x04, 0x75, 0x0B, 0x61, 0xC9, 0xF0, +0x04, 0xA2, 0x08, 0x6D, 0x0C, 0xED, 0x8C, 0xED, +0x0B, 0x2D, 0xC9, 0xF0, 0x5E, 0xAA, 0xA6, 0xF5, +0x0D, 0x72, 0x06, 0x60, 0x40, 0xA3, 0x8C, 0xEA, +0xCD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x03, 0x10, +0x40, 0xA3, 0x4C, 0xEF, 0xE0, 0xC3, 0x01, 0x91, +0x00, 0x90, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0x40, 0xA4, 0x0C, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF6, 0x68, 0x9A, 0xFF, 0x6C, 0x18, 0x6D, +0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0x89, 0xF2, 0x6C, 0xA2, 0x08, 0x6A, 0x6C, 0xEA, +0x08, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF6, +0x68, 0x9A, 0xE7, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, +0x40, 0xC3, 0x20, 0xE8, 0x80, 0xA4, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x01, 0x6B, +0xC9, 0xF0, 0xA5, 0xA2, 0x8C, 0xEB, 0x6C, 0x34, +0x09, 0x6B, 0x6B, 0xEB, 0xAC, 0xEB, 0x8D, 0xEB, +0xC9, 0xF0, 0x65, 0xC2, 0x08, 0x6A, 0x6C, 0xEA, +0x07, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF6, +0x48, 0x9A, 0x18, 0x6B, 0x60, 0xC2, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF6, 0x68, 0x9B, +0x40, 0xC3, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xA0, 0xA4, 0xA9, 0xF0, 0xDD, 0xA2, 0x02, 0x6B, +0x01, 0x6C, 0x6B, 0xEB, 0x8C, 0xED, 0xCC, 0xEB, +0xAD, 0xEB, 0xA9, 0xF0, 0x7D, 0xC2, 0x8C, 0xEB, +0xFF, 0x6A, 0x45, 0x23, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF6, 0x8C, 0x9B, 0xE5, 0x6D, 0xAB, 0xED, +0x60, 0xA4, 0x4C, 0xEB, 0xAC, 0xEB, 0xA4, 0x6D, +0xAD, 0xEB, 0x60, 0xDC, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF6, 0x70, 0x9B, 0x80, 0xA3, 0x8C, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF6, +0x54, 0x9A, 0x42, 0xF2, 0x15, 0x6B, 0x01, 0x6C, +0x60, 0xCA, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, +0x44, 0x9A, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF6, 0x7C, 0x9A, 0x03, 0x6C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF6, 0x78, 0x9A, 0xFE, 0xF5, 0x1C, 0x4C, +0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF6, 0x7C, 0x9A, 0x81, 0xF1, +0x00, 0x4C, 0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF6, 0x60, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0xBC, 0xF6, 0x84, 0x9C, +0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x01, 0x6D, 0x04, 0x67, 0xAB, 0xED, +0x41, 0xF4, 0x18, 0x6C, 0x00, 0x18, 0x42, 0xE7, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xC9, 0xF0, 0x50, 0xDB, 0x10, 0xF0, 0x24, 0x6D, +0x80, 0xA0, 0xBC, 0xF6, 0xA8, 0x9D, 0x05, 0x97, +0x04, 0x90, 0x4C, 0xED, 0x00, 0xF6, 0x80, 0x34, +0xAD, 0xEC, 0xC9, 0xF0, 0x8C, 0xDB, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0xC9, 0xF0, 0x5C, 0xA0, +0x27, 0x72, 0x50, 0x60, 0x28, 0x5A, 0x05, 0x60, +0x15, 0x72, 0x0B, 0x60, 0x23, 0x72, 0x44, 0x60, +0xDE, 0x10, 0x34, 0x72, 0x57, 0x60, 0x39, 0x72, +0x80, 0xF0, 0x18, 0x60, 0x30, 0x72, 0x49, 0x60, +0xD6, 0x10, 0xC9, 0xF0, 0x9E, 0xA0, 0x40, 0x6A, +0x8C, 0xEA, 0x0E, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF6, 0x4C, 0x9A, 0x3F, 0x6D, 0xAF, 0xEB, +0x40, 0x9A, 0x8D, 0xEB, 0x46, 0x32, 0xAC, 0xEA, +0x49, 0xE3, 0xFF, 0x6B, 0x6C, 0xEA, 0x0A, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF6, 0x4C, 0x9A, +0x60, 0x9A, 0x3F, 0x6A, 0x66, 0x33, 0x4C, 0xEB, +0x8C, 0xEA, 0x49, 0xE3, 0x40, 0x5A, 0x78, 0x67, +0x6B, 0xEB, 0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x7C, 0xF4, 0xBC, 0x9B, 0x10, 0xF0, 0x24, 0x6E, +0xBC, 0xF6, 0xD0, 0x9E, 0x80, 0x9D, 0x40, 0xF6, +0x40, 0x33, 0x44, 0x32, 0xCC, 0xEC, 0x8D, 0xEB, +0x60, 0xDD, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF6, +0x8C, 0x9B, 0x7F, 0x6D, 0xAB, 0xED, 0x60, 0x9C, +0xAC, 0xEB, 0x6D, 0xEA, 0x40, 0xDC, 0x9B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF3, 0x4C, 0x9A, +0x01, 0x6C, 0x05, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF3, 0x4C, 0x9A, 0x02, 0x6C, 0x40, 0xEA, +0x8E, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF3, +0x54, 0x9A, 0x00, 0x6D, 0x01, 0x6C, 0xC5, 0x67, +0x40, 0xEA, 0x85, 0x10, 0xC9, 0xF0, 0x5E, 0xA0, +0x01, 0x6B, 0x6C, 0xEA, 0x27, 0x22, 0xC9, 0xF0, +0x45, 0xA0, 0x10, 0x69, 0x2C, 0xEA, 0x7B, 0x2A, +0x5D, 0x67, 0x70, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF3, 0x44, 0x9A, 0xA3, 0x67, 0x34, 0x6C, +0x04, 0x06, 0x40, 0xEA, 0x02, 0x6C, 0x00, 0x18, +0x39, 0xEE, 0xC9, 0xF0, 0x64, 0xA0, 0x08, 0x6A, +0xFF, 0x6C, 0x6D, 0xEA, 0x2D, 0xEA, 0x30, 0x6B, +0xC9, 0xF0, 0x44, 0xC0, 0x10, 0xF0, 0x24, 0x6A, +0xC9, 0xF0, 0x6A, 0xC0, 0xDC, 0xF2, 0x68, 0x9A, +0x40, 0xA3, 0x8C, 0xEA, 0x02, 0x6C, 0x8D, 0xEA, +0xFF, 0x6C, 0x15, 0x10, 0x03, 0x6C, 0x00, 0x18, +0x39, 0xEE, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF3, +0x50, 0x9A, 0x40, 0xEA, 0xC9, 0xF0, 0x64, 0xA0, +0x09, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xC9, 0xF0, +0x44, 0xC0, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF2, +0x68, 0x9A, 0xFD, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, +0x40, 0xC3, 0x41, 0x10, 0xA9, 0xF0, 0x88, 0xA0, +0x01, 0x6A, 0xFF, 0x6B, 0x8C, 0xEA, 0x3B, 0x22, +0xA9, 0xF0, 0x4C, 0xA0, 0x04, 0x6D, 0xAC, 0xEA, +0x6C, 0xEA, 0x35, 0x22, 0xC9, 0xF0, 0x84, 0xA0, +0x80, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0x6C, 0xEA, +0x2E, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0xE0, 0xF0, 0xC5, 0xA2, 0x01, 0x4E, +0xE0, 0xF0, 0xC5, 0xC2, 0xA9, 0xF0, 0x4A, 0xA0, +0xAC, 0xEA, 0x0B, 0x22, 0xC9, 0xF0, 0xA5, 0xA0, +0x20, 0x6A, 0xAC, 0xEA, 0x6C, 0xEA, 0x05, 0x22, +0x7F, 0x6A, 0x8C, 0xEA, 0xC9, 0xF0, 0x44, 0xC0, +0x16, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x89, 0xF2, +0x51, 0xA2, 0x02, 0x22, 0x03, 0x72, 0x0F, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xC9, 0xF0, 0x84, 0xA2, 0x7F, 0x6B, 0x8C, 0xEB, +0xC9, 0xF0, 0x64, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF3, 0x50, 0x9A, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x00, 0x68, +0x17, 0x10, 0xE0, 0xF3, 0x08, 0x70, 0x0A, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, +0x80, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x13, 0x10, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x48, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x44, 0x9A, +0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0xE1, 0x2A, +0x01, 0x6A, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0xF7, 0x1F, 0x6A, +0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x10, 0xF0, +0x24, 0x6C, 0xBC, 0xF6, 0x74, 0x9B, 0xBC, 0xF6, +0x98, 0x9C, 0x6D, 0xE5, 0x91, 0xE5, 0x00, 0x6E, +0xC0, 0xDB, 0x04, 0x4B, 0x8A, 0xEB, 0xFB, 0x61, +0xE7, 0xF7, 0x1F, 0x6B, 0x4C, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF4, 0x58, 0x9A, 0x10, 0x6C, +0x4D, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF6, +0x54, 0x9A, 0x49, 0xE5, 0x60, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF6, 0x5C, 0x9A, 0xFF, 0x6B, +0x55, 0xE5, 0x40, 0xA5, 0x6C, 0xEA, 0x8D, 0xEA, +0x6C, 0xEA, 0x40, 0xC5, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, 0x6D, 0xA2, +0x08, 0xD4, 0x30, 0xF0, 0x20, 0x69, 0x61, 0xC5, +0x01, 0x4B, 0xD0, 0xF4, 0x6D, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0xBC, 0xF6, 0x94, 0x9B, 0x08, 0x93, +0x4E, 0xF2, 0x50, 0x99, 0x02, 0x6E, 0x91, 0xE3, +0x05, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF6, 0x80, 0x9B, 0x08, 0x93, 0xCE, 0xA0, +0x4E, 0xF2, 0x50, 0x99, 0xA2, 0x40, 0x91, 0xE3, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x24, 0x67, 0x00, 0x18, +0x0A, 0xD8, 0x00, 0x6B, 0x36, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF6, 0x44, 0x9A, 0xFF, 0xF7, +0x1F, 0x6E, 0xFF, 0x6F, 0x00, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF4, 0x54, 0x9A, 0x10, 0x6C, +0x8B, 0xEC, 0x4C, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xA1, 0x40, 0xDC, 0xF6, 0x48, 0x9A, 0x65, 0x67, +0xCC, 0xEB, 0x60, 0xCA, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF6, 0x4C, 0x9A, 0x60, 0xA2, 0xFA, 0x65, +0xA2, 0x32, 0xEC, 0xEB, 0x8C, 0xEB, 0x42, 0x32, +0x6D, 0xEA, 0xEC, 0xEA, 0x7F, 0x67, 0x40, 0xC3, +0x87, 0xA9, 0x02, 0x4C, 0xCC, 0xEC, 0x00, 0x18, +0x1F, 0xD8, 0x87, 0x40, 0x12, 0x4C, 0xB1, 0x67, +0x00, 0x18, 0x36, 0xD8, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x44, 0x9A, 0x01, 0x6B, 0x60, 0xC2, +0x01, 0x6B, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x43, 0x67, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0xA4, 0x67, 0x04, 0x6C, 0x8D, 0xEB, +0x30, 0xF0, 0x20, 0x68, 0x80, 0xF0, 0x6C, 0xDA, +0xEF, 0xF4, 0x08, 0x48, 0xA0, 0xF0, 0x4C, 0xA8, +0x01, 0xF1, 0x00, 0x72, 0x07, 0x60, 0xA0, 0xF0, +0x6C, 0xA0, 0xA0, 0xF0, 0x4D, 0xA0, 0xFF, 0x4B, +0x4E, 0xEB, 0x0A, 0x2B, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x6C, 0x9A, 0x00, 0xF2, 0x00, 0x6C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x12, 0x10, +0x50, 0x32, 0x51, 0xE0, 0x0C, 0x4C, 0x10, 0x6E, +0x00, 0x18, 0xB3, 0xD4, 0xA0, 0xF0, 0x4D, 0xA0, +0x0A, 0x6B, 0x01, 0x4A, 0xA0, 0xF0, 0x4D, 0xC0, +0xA0, 0xF0, 0x4D, 0xA0, 0x6E, 0xEA, 0x02, 0x2A, +0xA0, 0xF0, 0x4D, 0xC0, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x21, 0x6B, 0xD0, 0xF4, +0x4C, 0xA3, 0xFF, 0x6F, 0xE0, 0xF0, 0xC7, 0xA5, +0x41, 0xC5, 0x43, 0xA5, 0xD0, 0xF4, 0x6C, 0xA3, +0x03, 0x4A, 0xEC, 0xEA, 0x09, 0x10, 0xED, 0x42, +0xFF, 0x68, 0x0C, 0xEF, 0xFD, 0xE5, 0x64, 0xC7, +0xE6, 0xA7, 0x03, 0x4F, 0xE9, 0xE2, 0x0C, 0xEA, +0xEF, 0x46, 0xE2, 0xEA, 0xF4, 0x61, 0x30, 0xF0, +0x21, 0x6A, 0xD0, 0xF4, 0x6C, 0xA2, 0x01, 0x4B, +0xD0, 0xF4, 0x6C, 0xC2, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF6, 0x74, 0x9B, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x71, 0xE4, 0x40, 0xEA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x24, 0x67, 0x00, 0x18, 0x0A, 0xD8, 0x00, 0x6B, +0x2E, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF6, +0x44, 0x9A, 0x0F, 0x6C, 0xFF, 0xF7, 0x1F, 0x6B, +0x00, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF4, +0x54, 0x9A, 0x4C, 0xE8, 0xA1, 0x40, 0xA2, 0x32, +0x42, 0x32, 0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, +0xDC, 0xF6, 0x88, 0x9C, 0xC5, 0x67, 0x6C, 0xEE, +0xC0, 0xCC, 0x10, 0xF0, 0x24, 0x6C, 0xDC, 0xF6, +0x8C, 0x9C, 0x40, 0xC4, 0xE0, 0xF0, 0x87, 0xA1, +0x6C, 0xEC, 0x00, 0x18, 0x1F, 0xD8, 0x87, 0x40, +0x12, 0x4C, 0xB1, 0x67, 0x00, 0x18, 0x8D, 0xD8, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x44, 0x9A, +0x01, 0x6B, 0x60, 0xC2, 0x01, 0x6B, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x43, 0x67, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, +0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x0C, 0xF3, +0x15, 0x4A, 0x10, 0xF0, 0x30, 0x68, 0x40, 0xDB, +0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, 0x62, 0xA0, +0xC1, 0xF6, 0x43, 0xA0, 0x6E, 0xEA, 0x39, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF6, 0x50, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x5C, 0xF3, 0x98, 0x9C, +0x40, 0x9A, 0x8C, 0xEA, 0x2E, 0x2A, 0xE8, 0x6A, +0x58, 0xEB, 0x87, 0x40, 0x3B, 0x4C, 0x12, 0xEB, +0x71, 0xE4, 0x00, 0x18, 0xA6, 0xD8, 0x16, 0x22, +0xC1, 0xF6, 0x42, 0xA0, 0x10, 0x6B, 0x01, 0x4A, +0xC1, 0xF6, 0x42, 0xC0, 0xC1, 0xF6, 0x42, 0xA0, +0x6E, 0xEA, 0x02, 0x2A, 0xC1, 0xF6, 0x42, 0xC0, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF6, 0x82, 0xA2, 0xC1, 0xF6, 0x63, 0xA2, +0x8E, 0xEB, 0x0B, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x04, 0x10, 0xC1, 0xF6, 0x84, 0xC2, 0xC1, 0xF6, +0x65, 0xC2, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x30, 0x68, +0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, 0x42, 0xA8, +0xA4, 0x67, 0x01, 0xF7, 0x00, 0x72, 0x07, 0x60, +0xC1, 0xF6, 0x42, 0xA0, 0xC1, 0xF6, 0x83, 0xA0, +0xFF, 0x4A, 0x8E, 0xEA, 0x09, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, 0xFF, 0x6A, +0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, 0xA7, 0x10, +0x23, 0xA5, 0xC1, 0xF6, 0x45, 0xA0, 0xFF, 0x6B, +0x04, 0x49, 0x6C, 0xE9, 0x1F, 0x2A, 0xE8, 0x6A, +0x58, 0xEC, 0x30, 0xF0, 0x20, 0x6A, 0x67, 0x40, +0x4E, 0xF2, 0x50, 0x9A, 0x3B, 0x4B, 0xD1, 0x67, +0x12, 0xEC, 0x91, 0xE3, 0x40, 0xEA, 0xC1, 0xF6, +0x43, 0xA0, 0xC1, 0xF6, 0x62, 0xA0, 0xC1, 0xF6, +0x25, 0xC0, 0x4E, 0xEB, 0x74, 0x2B, 0x01, 0x4A, +0xC1, 0xF6, 0x43, 0xC0, 0xC1, 0xF6, 0x43, 0xA0, +0x10, 0x6B, 0x6E, 0xEA, 0x6C, 0x2A, 0xC1, 0xF6, +0x43, 0xC0, 0x69, 0x10, 0x82, 0xA5, 0x37, 0x2C, +0x51, 0xE1, 0xE3, 0x54, 0x34, 0x60, 0xC1, 0xF6, +0x84, 0xA0, 0xE8, 0x6E, 0xD8, 0xEC, 0x12, 0xEC, +0x11, 0xE4, 0x40, 0xF0, 0xC4, 0xA4, 0x2B, 0x2E, +0x40, 0xF0, 0xC5, 0xA4, 0xFC, 0x4A, 0x6C, 0xEA, +0xFF, 0x4E, 0x40, 0xF0, 0xC5, 0xC4, 0xC1, 0xF6, +0x85, 0xA0, 0xE8, 0x6E, 0xFF, 0x4C, 0xC1, 0xF6, +0x85, 0xC0, 0xC1, 0xF6, 0x84, 0xA0, 0xD8, 0xEC, +0xD1, 0x67, 0x12, 0xEC, 0x91, 0xE0, 0x51, 0xE4, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x45, 0x4C, 0x40, 0xEA, 0xC1, 0xF6, 0x44, 0xA0, +0xE8, 0x6B, 0x78, 0xEA, 0x12, 0xEA, 0x09, 0xE2, +0x40, 0xF0, 0x65, 0xA2, 0x6D, 0xE1, 0x40, 0xF0, +0x65, 0xC2, 0xC1, 0xF6, 0x45, 0xA0, 0x45, 0xE1, +0xC1, 0xF6, 0x25, 0xC0, 0x30, 0x10, 0x10, 0xF0, +0x30, 0x68, 0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, +0x63, 0xA0, 0xE8, 0x6A, 0x87, 0x40, 0x58, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x3B, 0x4C, 0xD1, 0x67, 0x12, 0xEB, 0x71, 0xE4, +0x40, 0xEA, 0xC1, 0xF6, 0x43, 0xA0, 0x10, 0x6B, +0xC1, 0xF6, 0x25, 0xC0, 0x01, 0x4A, 0xC1, 0xF6, +0x43, 0xC0, 0xC1, 0xF6, 0x43, 0xA0, 0x6E, 0xEA, +0x02, 0x2A, 0xC1, 0xF6, 0x43, 0xC0, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF6, +0x64, 0xA2, 0x10, 0x6C, 0x01, 0x4B, 0xC1, 0xF6, +0x64, 0xC2, 0xC1, 0xF6, 0x64, 0xA2, 0x8E, 0xEB, +0x02, 0x2B, 0xC1, 0xF6, 0x64, 0xC2, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF6, +0x84, 0xA2, 0xE8, 0x6B, 0x78, 0xEC, 0x04, 0x6C, +0x12, 0xEB, 0x4D, 0xE3, 0xC1, 0xF6, 0x45, 0xA2, +0x20, 0xF1, 0x49, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0xF7, 0x1F, 0x68, 0x0C, 0xED, 0x08, 0xD4, +0xA0, 0xCC, 0x08, 0x92, 0xCC, 0xE8, 0x22, 0x67, +0x01, 0xCA, 0x04, 0x49, 0x0B, 0x27, 0x0A, 0x20, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xFF, 0x6E, 0x91, 0x67, 0xA7, 0x67, 0x0C, 0xEE, +0x40, 0xEA, 0x05, 0xE1, 0x08, 0x92, 0x07, 0x97, +0x05, 0x90, 0x47, 0xE1, 0xFF, 0xF7, 0x1F, 0x6A, +0x2C, 0xEA, 0x06, 0x91, 0x04, 0x63, 0x00, 0xEF, +0xDF, 0x63, 0x41, 0x62, 0x40, 0xD1, 0x3F, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0xFF, 0x68, 0xCC, 0xE8, 0x24, 0x67, 0x43, 0xD5, +0x04, 0x04, 0x00, 0x6D, 0xE8, 0x6E, 0x40, 0xEA, +0x01, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x50, 0xC3, +0x1B, 0x6A, 0x52, 0xC3, 0x44, 0x40, 0x53, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0x43, 0x95, 0x4E, 0xF2, +0x50, 0x9A, 0xD0, 0x67, 0x05, 0xD1, 0x06, 0x04, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x04, 0x04, 0x40, 0xEA, 0x41, 0x97, +0x40, 0x91, 0x3F, 0x90, 0x21, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xEC, 0xF5, 0x11, 0x4A, 0x30, 0xF0, +0x20, 0x68, 0x40, 0xDB, 0xEF, 0xF4, 0x08, 0x48, +0xA0, 0xF0, 0x8C, 0xA0, 0xA0, 0xF0, 0x4D, 0xA0, +0x8E, 0xEA, 0x3D, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF6, 0x50, 0x9A, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF3, 0x78, 0x9B, 0x40, 0x9A, 0x6C, 0xEA, +0x32, 0x2A, 0x47, 0x40, 0x90, 0x34, 0x05, 0x4A, +0x91, 0xE2, 0x00, 0x18, 0x4B, 0xD8, 0x0B, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x04, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x22, 0x10, 0xA0, 0xF0, +0x4C, 0xA0, 0x01, 0x4A, 0xA0, 0xF0, 0x4C, 0xC0, +0xA0, 0xF0, 0x6C, 0xA0, 0xA0, 0xF0, 0x4D, 0xA0, +0x6E, 0xEA, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xA0, 0xF0, 0x6C, 0xA2, 0x0A, 0x6C, 0x8E, 0xEB, +0x02, 0x2B, 0xA0, 0xF0, 0x6C, 0xC2, 0x00, 0x18, +0xDF, 0xD9, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF4, +0x60, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x1C, 0xF3, +0x10, 0x9C, 0x40, 0x9B, 0x00, 0xF4, 0x1D, 0x6C, +0x10, 0x6D, 0x0D, 0xEA, 0x40, 0xDB, 0x06, 0x02, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, +0x54, 0x9A, 0x00, 0x6E, 0x82, 0xF3, 0x08, 0x6F, +0x40, 0xEA, 0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6B, +0x7C, 0xF3, 0x8C, 0x9B, 0x60, 0x9C, 0x0D, 0xEB, +0x60, 0xDC, 0x09, 0x97, 0x08, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x60, 0xA4, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC8, 0xF2, +0x7D, 0xC2, 0x61, 0xA4, 0xC8, 0xF2, 0x7E, 0xC2, +0x62, 0xA4, 0xC8, 0xF2, 0x7F, 0xC2, 0x63, 0xA4, +0xE8, 0xF2, 0x60, 0xC2, 0x64, 0xA4, 0xE8, 0xF2, +0x61, 0xC2, 0x65, 0xA4, 0xE8, 0xF2, 0x62, 0xC2, +0x66, 0xA4, 0xE8, 0xF2, 0x63, 0xC2, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x69, 0x30, 0xF0, 0x20, 0x6A, +0x11, 0x67, 0x4E, 0xF2, 0x50, 0x9A, 0xEF, 0xF4, +0x08, 0x48, 0xA4, 0x67, 0x04, 0x6E, 0x90, 0x67, +0x40, 0xEA, 0xEF, 0xF4, 0x68, 0xA1, 0x01, 0x6A, +0x6C, 0xEA, 0x0E, 0x22, 0x42, 0xA0, 0xFF, 0x72, +0x0B, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x81, 0xA0, 0x88, 0xF3, 0x7B, 0xA2, +0x6D, 0xE4, 0x04, 0x4B, 0x88, 0xF3, 0x6A, 0xCA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF6, 0x54, 0x9A, 0x60, 0xA2, 0x03, 0x6A, +0x6C, 0xEA, 0x10, 0x6B, 0x64, 0xEA, 0xFF, 0x6A, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF6, +0x58, 0x9A, 0x04, 0xD3, 0x40, 0x9A, 0x05, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF6, 0x5C, 0x9A, +0x00, 0x9A, 0x05, 0x92, 0x0A, 0xEA, 0xA0, 0xF0, +0x15, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, 0x02, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x10, 0xF0, +0x30, 0x69, 0x00, 0xF0, 0x00, 0x49, 0xC1, 0xF7, +0x46, 0xA9, 0x00, 0xF7, 0x00, 0x72, 0x07, 0x60, +0xC1, 0xF7, 0x66, 0xA1, 0xC1, 0xF7, 0x87, 0xA1, +0xAF, 0x43, 0x8E, 0xED, 0x0A, 0x2D, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, 0xFF, 0x6C, +0x01, 0x4C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x91, 0x10, 0x10, 0xF0, 0x24, 0x6D, 0xFC, 0xF6, +0xA0, 0x9D, 0x7F, 0x6E, 0xB5, 0xE0, 0xE0, 0xA5, +0xCC, 0xEF, 0x44, 0x2F, 0x00, 0xF4, 0x00, 0x72, +0x80, 0xF0, 0x04, 0x60, 0xAC, 0x43, 0x8E, 0xED, +0x80, 0xF0, 0x00, 0x25, 0x00, 0xF5, 0x01, 0x72, +0x7D, 0x60, 0x00, 0xF6, 0x02, 0x72, 0x7A, 0x60, +0x00, 0xF7, 0x03, 0x72, 0x77, 0x60, 0x00, 0xF5, +0x00, 0x72, 0x74, 0x60, 0xFD, 0x4B, 0x6E, 0xEC, +0x71, 0x24, 0x10, 0xF0, 0x30, 0x69, 0x00, 0xF0, +0x00, 0x49, 0xC1, 0xF7, 0x46, 0xA9, 0x00, 0xF6, +0x01, 0x72, 0x68, 0x60, 0x00, 0xF7, 0x02, 0x72, +0x65, 0x60, 0x00, 0xF6, 0x00, 0x72, 0x62, 0x60, +0xC1, 0xF7, 0x66, 0xA1, 0xC1, 0xF7, 0x87, 0xA1, +0xFE, 0x4B, 0x8E, 0xEB, 0x5B, 0x23, 0x00, 0xF7, +0x01, 0x72, 0x58, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF6, 0x44, 0x9A, 0x10, 0xF0, 0x24, 0x6D, +0x76, 0x4C, 0xFC, 0xF6, 0xA0, 0x9D, 0x49, 0xE0, +0x94, 0x34, 0x60, 0xAA, 0x91, 0xE1, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, 0x06, 0x4C, +0xB5, 0xE0, 0x12, 0x10, 0x40, 0xA5, 0x4C, 0xEE, +0x01, 0x76, 0x1E, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF6, 0x44, 0x9A, 0x76, 0x4C, 0x94, 0x34, +0x49, 0xE0, 0x60, 0xAA, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x91, 0xE1, 0x06, 0x4C, +0xFF, 0x6E, 0x6C, 0xEE, 0x40, 0xEA, 0xC1, 0xF7, +0x47, 0xA1, 0x08, 0x6B, 0x01, 0x4A, 0xC1, 0xF7, +0x47, 0xC1, 0xC1, 0xF7, 0x47, 0xA1, 0x6E, 0xEA, +0x0E, 0x2A, 0xC1, 0xF7, 0x47, 0xC1, 0x0B, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF3, 0x84, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF6, 0x48, 0x9A, 0x04, 0x93, +0x40, 0x9A, 0x0E, 0xEA, 0x61, 0xE0, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF6, 0x4C, 0x9A, +0x00, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF6, +0x5C, 0x9A, 0x00, 0xDA, 0x05, 0x92, 0x4A, 0xE8, +0x5F, 0xF7, 0x15, 0x61, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFE, 0x63, 0x03, 0xD1, 0x02, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF6, 0x50, 0x9A, 0x0F, 0x6B, +0x40, 0xA2, 0x4C, 0xEB, 0x0A, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x02, 0x6D, 0xAD, 0xEC, 0x80, 0xF0, +0x8C, 0xDA, 0x10, 0xF0, 0x30, 0x6A, 0x40, 0xF0, +0x40, 0xA2, 0xFF, 0x4A, 0x00, 0xD2, 0xE2, 0x10, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0x40, 0xF0, 0x80, 0xAA, 0x00, 0xF7, 0x00, 0x74, +0x05, 0x60, 0x40, 0xF0, 0x01, 0xA2, 0x00, 0x94, +0x8A, 0xE8, 0x0A, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x6C, 0x9A, 0xFF, 0x6C, 0x01, 0x4C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0xCC, 0x10, +0x30, 0xF0, 0x21, 0x6D, 0xD0, 0xF4, 0x8E, 0xA5, +0xC3, 0x67, 0xC7, 0xEC, 0x86, 0x67, 0x01, 0x6E, +0xCC, 0xEC, 0xA0, 0xF0, 0x08, 0x24, 0x0C, 0x35, +0x04, 0x4D, 0xB5, 0xE2, 0x00, 0x6A, 0x30, 0xF0, +0x21, 0x6E, 0xD0, 0xF4, 0xEE, 0xA6, 0xFF, 0x6C, +0x1F, 0xF7, 0x00, 0x69, 0x8C, 0xEF, 0x74, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0x2C, 0xEF, 0x02, 0xF0, +0x00, 0x77, 0x08, 0x60, 0xD0, 0xF4, 0xEE, 0xA6, +0x8C, 0xEF, 0x74, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0x2C, 0xEF, 0x0F, 0x2F, 0x30, 0xF0, 0x21, 0x6C, +0xD0, 0xF4, 0x2E, 0xA4, 0xFF, 0x6C, 0x10, 0xF0, +0x24, 0x6E, 0x8C, 0xE9, 0x74, 0x49, 0x28, 0x31, +0xE2, 0x67, 0x25, 0xE2, 0xFC, 0xF2, 0xC0, 0x9E, +0x0B, 0x10, 0xD0, 0xF4, 0x2E, 0xA6, 0x10, 0xF0, +0x24, 0x6E, 0xFC, 0xF2, 0xC4, 0x9E, 0x8C, 0xE9, +0x74, 0x49, 0x28, 0x31, 0xE2, 0x67, 0x25, 0xE2, +0xD9, 0xE1, 0xC0, 0xA6, 0x0C, 0x31, 0xFD, 0xE1, +0xCC, 0xEC, 0x10, 0xF0, 0x30, 0x6E, 0x00, 0xF0, +0x00, 0x4E, 0xD9, 0xE7, 0x80, 0xC6, 0x30, 0xF0, +0x21, 0x6E, 0xD0, 0xF4, 0xEE, 0xA6, 0xFF, 0x6C, +0x1F, 0xF7, 0x00, 0x69, 0x8C, 0xEF, 0x7C, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0x2C, 0xEF, 0x02, 0xF0, +0x00, 0x77, 0x08, 0x60, 0xD0, 0xF4, 0xEE, 0xA6, +0x8C, 0xEF, 0x7C, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0x2C, 0xEF, 0x0E, 0x2F, 0x30, 0xF0, 0x21, 0x6C, +0xD0, 0xF4, 0xCE, 0xA4, 0xFF, 0x6C, 0x10, 0xF0, +0x24, 0x6F, 0x8C, 0xEE, 0x7C, 0x4E, 0xC8, 0x36, +0xD9, 0xE2, 0xFC, 0xF2, 0xE0, 0x9F, 0x0A, 0x10, +0xD0, 0xF4, 0xCE, 0xA6, 0x10, 0xF0, 0x24, 0x6F, +0xFC, 0xF2, 0xE4, 0x9F, 0x8C, 0xEE, 0x7C, 0x4E, +0xC8, 0x36, 0xD9, 0xE2, 0xF9, 0xE6, 0xC0, 0xA6, +0x01, 0x4A, 0x04, 0x72, 0xCC, 0xEC, 0x80, 0xC5, +0x01, 0x4D, 0x8D, 0x61, 0x30, 0xF0, 0x21, 0x6A, +0xD0, 0xF4, 0xAE, 0xA2, 0x01, 0x6C, 0xC4, 0x67, +0xC4, 0xED, 0xCF, 0xED, 0xD0, 0xF4, 0xCE, 0xA2, +0xAC, 0xEB, 0xFF, 0x6D, 0x84, 0xEE, 0x10, 0xF0, +0x24, 0x6E, 0xFC, 0xF6, 0xD0, 0x9E, 0xAC, 0xEC, +0x80, 0xC6, 0xD0, 0xF4, 0x8E, 0xA2, 0xAC, 0xEC, +0x01, 0x4C, 0xAC, 0xEC, 0xD0, 0xF4, 0x8E, 0xC2, +0xD0, 0xF4, 0xAE, 0xA2, 0x03, 0x6C, 0xAC, 0xEC, +0xD0, 0xF4, 0x8E, 0xC2, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x40, 0xF0, 0x81, 0xA2, +0x08, 0x6D, 0x01, 0x4C, 0x40, 0xF0, 0x81, 0xC2, +0x40, 0xF0, 0x81, 0xA2, 0xAE, 0xEC, 0x1A, 0x2C, +0x40, 0xF0, 0x81, 0xC2, 0x17, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x8C, 0x9A, 0x02, 0x6E, +0x40, 0x9C, 0xCD, 0xEA, 0x40, 0xDC, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF6, 0x54, 0x9A, 0x60, 0xC2, +0xD0, 0xF4, 0x6E, 0xA5, 0xFF, 0x6A, 0x4C, 0xEB, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF6, 0x58, 0x9A, +0x60, 0xC2, 0x02, 0x10, 0x1F, 0xF7, 0x1C, 0x2B, +0x03, 0x91, 0x02, 0x90, 0x02, 0x63, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF7, 0x54, 0x9A, 0xFF, 0x68, +0x60, 0xA2, 0x6C, 0xE8, 0x1D, 0x20, 0x00, 0x6B, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x01, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF7, 0x58, 0x9A, 0x20, 0x6B, +0x20, 0x70, 0x60, 0xC2, 0x0D, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6C, 0x80, 0xF0, 0x6C, 0x9A, 0x5C, 0xF3, +0x94, 0x9C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x1C, 0x96, 0x45, +0x00, 0x18, 0xB7, 0xE1, 0x05, 0x6C, 0x01, 0x6D, +0x00, 0x18, 0x2A, 0xD3, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0xFF, 0x17, 0xDE, 0x63, 0x43, 0x62, +0x42, 0xD1, 0x41, 0xD0, 0x01, 0x6A, 0x7D, 0x67, +0x4B, 0xEA, 0x58, 0xC3, 0x01, 0x6A, 0x5A, 0xC3, +0x08, 0x6A, 0x5B, 0xC3, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, +0x76, 0x4B, 0x74, 0x33, 0x49, 0xE3, 0x66, 0xA2, +0x7F, 0x6A, 0x6C, 0xEA, 0x01, 0x72, 0x7E, 0x30, +0x80, 0xF0, 0x1C, 0x61, 0x48, 0xA4, 0xBD, 0x67, +0x5C, 0xC5, 0x41, 0xA4, 0x5D, 0xC5, 0x42, 0xA4, +0x5E, 0xC5, 0x46, 0xA4, 0x20, 0xF0, 0x40, 0xC5, +0x43, 0xA4, 0x5F, 0xC5, 0x47, 0xA4, 0x20, 0xF0, +0x41, 0xC5, 0x5C, 0xA5, 0x80, 0xF0, 0x04, 0x2A, +0x7D, 0x67, 0x5F, 0xA3, 0x7E, 0xA3, 0x40, 0x32, +0x6D, 0xEA, 0x03, 0x72, 0x05, 0x60, 0x08, 0x72, +0x21, 0x60, 0x02, 0x72, 0x37, 0x60, 0x78, 0x10, +0x06, 0x20, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x06, 0x04, 0x40, 0xEA, 0x9D, 0x67, +0x20, 0xF0, 0xE1, 0xA4, 0x20, 0xF0, 0x40, 0xA4, +0xFF, 0xF7, 0x1F, 0x6B, 0xE0, 0x37, 0x5D, 0xE7, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6D, 0x05, 0x6C, 0xEC, 0xF6, +0x06, 0x4D, 0x00, 0xF2, 0x00, 0x6E, 0x6C, 0xEF, +0x40, 0xEA, 0x75, 0x10, 0xBD, 0x67, 0x30, 0xF0, +0x20, 0x6B, 0x10, 0x6A, 0x5B, 0xC5, 0x30, 0xF0, +0x20, 0x69, 0x4E, 0xF2, 0x50, 0x9B, 0x09, 0xF6, +0x04, 0x49, 0x09, 0x04, 0xB1, 0x67, 0x04, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6C, 0x4E, 0xF2, +0x50, 0x9C, 0xA4, 0x41, 0x0A, 0x04, 0x04, 0x6E, +0x40, 0xEA, 0x42, 0x10, 0x06, 0x20, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x06, 0x04, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0xEB, 0xF6, 0x74, 0xA0, 0x01, 0x6A, +0x6C, 0xEA, 0x27, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x50, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, +0x60, 0xA0, 0x04, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x18, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF7, 0x5C, 0x9A, 0xEB, 0xF6, 0xCC, 0x98, +0x00, 0x6B, 0x40, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF3, 0x48, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0xB5, 0xF4, 0x01, 0x4C, 0x40, 0x9A, 0xA3, 0x67, +0x01, 0x6F, 0x5B, 0xE6, 0x04, 0xD3, 0x00, 0x18, +0xFC, 0xE9, 0x29, 0x10, 0x00, 0x18, 0x28, 0xEB, +0x26, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, +0x54, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, 0xB2, 0xA8, +0x00, 0x6C, 0x00, 0x18, 0xD5, 0xEA, 0x1B, 0x10, +0x1A, 0x20, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x13, 0x10, 0x14, 0x2A, 0x69, 0xA4, +0xBD, 0x67, 0x7C, 0xC5, 0x68, 0xA4, 0x5E, 0xC5, +0x5F, 0xC5, 0x7D, 0xC5, 0x46, 0xA4, 0x20, 0xF0, +0x40, 0xC5, 0x67, 0xA4, 0x08, 0x20, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x20, 0xF0, +0x61, 0xC5, 0x06, 0x04, 0x40, 0xEA, 0x43, 0x97, +0x42, 0x91, 0x41, 0x90, 0x22, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x68, 0x44, 0xFA, 0x4B, 0x4C, 0xEB, 0x04, 0x5B, +0x03, 0x60, 0x80, 0x18, 0xE3, 0x18, 0x4C, 0x10, +0x09, 0x74, 0x30, 0x60, 0x0A, 0x5C, 0x07, 0x60, +0x03, 0x74, 0x21, 0x60, 0x08, 0x74, 0x25, 0x60, +0x02, 0x74, 0x12, 0x60, 0x35, 0x10, 0x0C, 0x74, +0x13, 0x60, 0x0D, 0x5C, 0x03, 0x60, 0x0A, 0x74, +0x26, 0x60, 0x2E, 0x10, 0x0D, 0x74, 0x03, 0x60, +0x24, 0x74, 0x26, 0x60, 0x29, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF5, 0x48, 0x9A, 0x08, 0x10, +0x85, 0x67, 0x00, 0x18, 0xEB, 0xEA, 0x2C, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, 0x44, 0x9A, +0x85, 0x67, 0x40, 0xEA, 0x25, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF5, 0x54, 0x9A, 0x40, 0xEA, +0x1F, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, +0x58, 0x9A, 0xF2, 0x17, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF5, 0x5C, 0x9A, 0xED, 0x17, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x40, 0x9A, 0xE8, 0x17, +0x85, 0x67, 0x00, 0x18, 0xF8, 0xF3, 0x0C, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x5C, 0xF3, 0x94, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0xFF, 0x6A, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xA0, 0xA4, 0xC7, 0xA2, 0x02, 0x6B, 0x01, 0x68, +0x6B, 0xEB, 0x0C, 0xED, 0xCC, 0xEB, 0xAD, 0xEB, +0x67, 0xC2, 0xA1, 0xA4, 0x0C, 0xEB, 0xA8, 0xC2, +0x82, 0xA4, 0x89, 0xC2, 0x49, 0xA2, 0x06, 0xD2, +0x20, 0x23, 0x01, 0x69, 0x2B, 0xE9, 0xD1, 0x67, +0x00, 0x6C, 0x42, 0x6D, 0x00, 0x18, 0x8D, 0xE7, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF3, 0xE8, 0x9B, +0xD1, 0x67, 0x00, 0x6C, 0x4D, 0xEF, 0x42, 0x6D, +0x00, 0x18, 0xA0, 0xE7, 0x06, 0x96, 0x64, 0x6A, +0x10, 0xF0, 0x24, 0x6C, 0x01, 0x4E, 0x58, 0xEE, +0xFB, 0xF1, 0x15, 0x4C, 0x00, 0x6D, 0xF1, 0x67, +0x04, 0xD0, 0x12, 0xEE, 0x00, 0x18, 0xFC, 0xE9, +0x06, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0xFB, 0xF1, +0x15, 0x4C, 0x00, 0x18, 0xE9, 0xE9, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x60, 0xA4, 0x01, 0x6A, 0x04, 0x67, 0x4C, 0xEB, +0x68, 0x23, 0x61, 0xA4, 0x08, 0x5B, 0x17, 0x60, +0x10, 0xF0, 0x24, 0x6C, 0x3C, 0xF7, 0xA0, 0x9C, +0xC7, 0x43, 0x22, 0x67, 0xE0, 0x9D, 0x10, 0x4B, +0x01, 0x4E, 0x82, 0x67, 0x24, 0xEB, 0x84, 0xEE, +0x71, 0x67, 0xED, 0xEB, 0x8F, 0xEC, 0x6C, 0xEC, +0x60, 0xA0, 0x66, 0x33, 0x4C, 0xEB, 0x64, 0xEE, +0x6D, 0xEC, 0x80, 0xDD, 0x15, 0x10, 0x10, 0xF0, +0x24, 0x6C, 0x3C, 0xF7, 0xC4, 0x9C, 0x87, 0x43, +0x01, 0x4C, 0xA0, 0x9E, 0xE2, 0x67, 0xE4, 0xEC, +0x87, 0x67, 0xAD, 0xEC, 0xA2, 0x67, 0xA4, 0xEB, +0xAF, 0xED, 0xAC, 0xEC, 0xA0, 0xA0, 0xA6, 0x35, +0x4C, 0xED, 0xA4, 0xEB, 0xAD, 0xEC, 0x80, 0xDE, +0x41, 0xA0, 0x08, 0x5A, 0x07, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x3C, 0xF7, 0x80, 0x9B, 0x08, 0x4A, +0xA0, 0x9C, 0x05, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF7, 0x84, 0x9B, 0xA0, 0x9C, 0x01, 0x6B, +0x64, 0xEA, 0xAE, 0xEB, 0x60, 0xDC, 0x80, 0xA0, +0x00, 0x6D, 0x92, 0x34, 0x00, 0x18, 0xA3, 0xC8, +0x80, 0xA0, 0x01, 0x6D, 0x22, 0x67, 0x92, 0x34, +0x00, 0x18, 0xA3, 0xC8, 0x9D, 0x67, 0x24, 0x6B, +0x70, 0xC4, 0x08, 0x6B, 0x6F, 0xCC, 0x22, 0x33, +0x73, 0xC4, 0x62, 0x33, 0x74, 0xC4, 0x56, 0xC4, +0x42, 0x33, 0x00, 0xF6, 0x42, 0x32, 0x59, 0xC4, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, +0x32, 0xC4, 0x77, 0xC4, 0x00, 0xF6, 0x22, 0x31, +0x62, 0x33, 0x35, 0xC4, 0x78, 0xC4, 0x04, 0x04, +0x40, 0xEA, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x24, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0x28, 0xF5, 0x1C, 0x4C, 0xB1, 0x67, +0x05, 0x6E, 0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, +0xC0, 0xF1, 0x08, 0x48, 0x46, 0xA1, 0xC8, 0xF3, +0x99, 0xA0, 0x7F, 0x6B, 0x5E, 0x32, 0x5C, 0x32, +0x8C, 0xEB, 0x4D, 0xEB, 0xC8, 0xF3, 0x79, 0xC0, +0x46, 0xA1, 0x1F, 0x6C, 0x68, 0xF3, 0xB7, 0xA0, +0x4C, 0xEC, 0x20, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x8D, 0xEA, 0xC8, 0xF3, 0x59, 0xC0, 0x66, 0xA1, +0x03, 0x6C, 0xB6, 0x35, 0x76, 0x33, 0x8C, 0xEB, +0x74, 0x34, 0x61, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, +0x8D, 0xEB, 0x91, 0x67, 0xC8, 0xF3, 0x79, 0xC0, +0x00, 0x18, 0x33, 0xD1, 0x68, 0xF3, 0x58, 0xA0, +0x0C, 0x72, 0x04, 0x61, 0x00, 0x6C, 0x01, 0x6D, +0x00, 0x18, 0x0A, 0xD6, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF0, 0x11, 0x4A, +0x08, 0xD4, 0x40, 0xDB, 0x41, 0xA4, 0x24, 0x67, +0x06, 0xD2, 0x60, 0xA4, 0x02, 0x6A, 0x6C, 0xEA, +0x06, 0x93, 0x07, 0xD3, 0x02, 0x22, 0x42, 0xA4, +0x07, 0xD2, 0x06, 0x90, 0x1C, 0x10, 0x08, 0x93, +0x01, 0x6D, 0x90, 0x67, 0x40, 0xA3, 0x4C, 0xED, +0x00, 0x18, 0x23, 0xC8, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0x90, 0x67, 0x40, 0xEA, +0x05, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x54, 0x9A, 0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x50, 0x9A, 0x90, 0x67, 0x40, 0xEA, +0x01, 0x48, 0xFF, 0x6A, 0x4C, 0xE8, 0x07, 0x92, +0x03, 0xEA, 0xE1, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF6, 0x85, 0xA2, 0x06, 0x92, 0x8E, 0xEA, +0x22, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x58, 0x9A, 0x40, 0xEA, 0x1C, 0x2A, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x00, 0x18, +0x6F, 0xED, 0x68, 0xF3, 0x97, 0xA0, 0x96, 0x34, +0x00, 0x18, 0x3F, 0xCD, 0x68, 0xF3, 0x79, 0xA0, +0x05, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, +0x7A, 0xA0, 0x68, 0xF3, 0x59, 0xC0, 0x02, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x03, 0x6B, 0x6B, 0xEB, +0x6C, 0xEA, 0x68, 0xF3, 0x5A, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xA1, 0xCC, 0xF1, 0x50, 0xA2, +0x72, 0x34, 0x15, 0x2A, 0x04, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF5, 0x44, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF7, +0x68, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, +0x50, 0x9A, 0x60, 0xDA, 0xF0, 0x17, 0x05, 0x74, +0x15, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCC, 0xF1, +0x52, 0xA2, 0x10, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF5, 0x44, 0x9A, 0x00, 0x6B, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF7, 0x6C, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, 0x50, 0x9A, +0x60, 0xDA, 0xF0, 0x17, 0x63, 0xA1, 0x07, 0x6A, +0x01, 0x6C, 0x6C, 0xEA, 0x60, 0xA1, 0x8C, 0xEB, +0x1E, 0x2B, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x69, 0xF3, 0xC8, 0xA3, 0x84, 0xEA, +0x1F, 0x6F, 0xCA, 0x35, 0x8F, 0xEC, 0xEC, 0xED, +0x8C, 0xED, 0x7D, 0x6C, 0x8B, 0xEC, 0xA8, 0x35, +0xCC, 0xEC, 0xAD, 0xEC, 0x69, 0xF3, 0x88, 0xC3, +0x30, 0xF0, 0x20, 0x6C, 0xEF, 0xF6, 0x84, 0xA4, +0x8E, 0xEA, 0x20, 0x2A, 0x01, 0x6A, 0x4B, 0xEA, +0x69, 0xF3, 0x49, 0xC3, 0x1B, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x69, 0xF3, +0xC8, 0xA3, 0x1F, 0x6F, 0x84, 0xEA, 0xCA, 0x35, +0xEC, 0xED, 0xAD, 0xEC, 0xEC, 0xEC, 0x88, 0x35, +0x7D, 0x6C, 0x8B, 0xEC, 0xCC, 0xEC, 0xAD, 0xEC, +0x69, 0xF3, 0x88, 0xC3, 0x30, 0xF0, 0x20, 0x6C, +0xEF, 0xF6, 0x84, 0xA4, 0x8E, 0xEA, 0x02, 0x2A, +0x69, 0xF3, 0x89, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, 0x88, 0xA2, +0x02, 0x6B, 0x8C, 0xEB, 0x1C, 0x23, 0x03, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x69, 0xF3, 0x68, 0xC2, +0x00, 0x18, 0x3F, 0xE9, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x04, 0x93, 0xCF, 0xF5, 0x5C, 0x9A, +0x6E, 0xEA, 0x03, 0x22, 0x04, 0x94, 0x00, 0x18, +0x60, 0xE9, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, +0x8D, 0xEB, 0x69, 0xF3, 0x68, 0xC2, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6A, +0x4C, 0xEC, 0x68, 0x44, 0xC8, 0x4B, 0x4C, 0xEB, +0x20, 0x5B, 0x05, 0x67, 0x09, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF6, 0x4B, 0xA2, 0x40, 0xF1, +0x0F, 0x2A, 0x80, 0x18, 0x9F, 0x1B, 0x4C, 0x11, +0x2F, 0x74, 0x40, 0xF1, 0x09, 0x60, 0x30, 0x5C, +0x48, 0x60, 0x1D, 0x74, 0xA0, 0xF0, 0x1E, 0x60, +0x1E, 0x5C, 0x1E, 0x60, 0x15, 0x74, 0xA0, 0xF0, +0x05, 0x60, 0x16, 0x5C, 0x0C, 0x60, 0x01, 0x74, +0x80, 0xF0, 0x14, 0x60, 0x80, 0xF0, 0x0E, 0x24, +0x09, 0x74, 0x80, 0xF0, 0x13, 0x60, 0x10, 0x74, +0x80, 0xF0, 0x14, 0x60, 0x22, 0x11, 0x17, 0x74, +0x80, 0xF0, 0x1C, 0x60, 0x17, 0x5C, 0x80, 0xF0, +0x15, 0x61, 0x19, 0x74, 0x80, 0xF0, 0x1A, 0x60, +0x1C, 0x74, 0x80, 0xF0, 0x1B, 0x60, 0x15, 0x11, +0x23, 0x74, 0x20, 0xF1, 0x01, 0x60, 0x24, 0x5C, +0x0D, 0x60, 0x1F, 0x74, 0x80, 0xF0, 0x19, 0x60, +0x1F, 0x5C, 0x80, 0xF0, 0x1A, 0x61, 0x20, 0x74, +0x80, 0xF0, 0x1B, 0x60, 0x21, 0x74, 0x00, 0xF1, +0x13, 0x60, 0x03, 0x11, 0x2C, 0x74, 0xA0, 0xF0, +0x00, 0x60, 0x2D, 0x5C, 0x07, 0x60, 0x24, 0x74, +0x80, 0xF0, 0x13, 0x60, 0x27, 0x74, 0x80, 0xF0, +0x14, 0x60, 0xF7, 0x10, 0x2D, 0x74, 0x80, 0xF0, +0x18, 0x60, 0x2E, 0x74, 0x80, 0xF0, 0x19, 0x60, +0xF0, 0x10, 0x69, 0x74, 0xC0, 0xF0, 0x01, 0x60, +0x6A, 0x5C, 0x28, 0x60, 0x63, 0x74, 0xA0, 0xF0, +0x04, 0x60, 0x64, 0x5C, 0x10, 0x60, 0x60, 0x74, +0x80, 0xF0, 0x13, 0x60, 0x61, 0x5C, 0x04, 0x60, +0x30, 0x74, 0x80, 0xF0, 0x0A, 0x60, 0xDD, 0x10, +0x61, 0x74, 0x80, 0xF0, 0x0E, 0x60, 0x62, 0x74, +0x80, 0xF0, 0x0F, 0x60, 0xD6, 0x10, 0x66, 0x74, +0x80, 0xF0, 0x1B, 0x60, 0x67, 0x5C, 0x07, 0x60, +0x64, 0x74, 0x80, 0xF0, 0x0E, 0x60, 0x65, 0x74, +0x80, 0xF0, 0x0F, 0x60, 0xCA, 0x10, 0x67, 0x74, +0x80, 0xF0, 0x13, 0x60, 0x68, 0x74, 0x80, 0xF0, +0x14, 0x60, 0xC3, 0x10, 0x71, 0x74, 0xA0, 0xF0, +0x08, 0x60, 0x72, 0x5C, 0x10, 0x60, 0x6E, 0x74, +0x80, 0xF0, 0x17, 0x60, 0x6F, 0x5C, 0x04, 0x60, +0x6D, 0x74, 0x80, 0xF0, 0x0E, 0x60, 0xB5, 0x10, +0x6F, 0x74, 0x80, 0xF0, 0x12, 0x60, 0x70, 0x74, +0x80, 0xF0, 0x13, 0x60, 0xAE, 0x10, 0xC9, 0x74, +0x80, 0xF0, 0x1B, 0x60, 0xCA, 0x5C, 0x07, 0x60, +0xBA, 0x74, 0x80, 0xF0, 0x12, 0x60, 0xC3, 0x74, +0x80, 0xF0, 0x1F, 0x60, 0xA2, 0x10, 0xCB, 0x74, +0x80, 0xF0, 0x13, 0x60, 0xD1, 0x74, 0x80, 0xF0, +0x14, 0x60, 0x9B, 0x10, 0x85, 0x67, 0x00, 0x18, +0xBD, 0xD9, 0xA6, 0x10, 0x85, 0x67, 0x00, 0x18, +0x1C, 0xDC, 0xA2, 0x10, 0x85, 0x67, 0x00, 0x18, +0x7E, 0xC5, 0x9E, 0x10, 0x85, 0x67, 0x80, 0x18, +0xE9, 0x08, 0x9A, 0x10, 0x85, 0x67, 0x80, 0x18, +0x40, 0x09, 0x96, 0x10, 0x85, 0x67, 0x80, 0x18, +0x58, 0x09, 0x92, 0x10, 0x85, 0x67, 0x80, 0x18, +0xB0, 0x09, 0x8E, 0x10, 0x85, 0x67, 0x80, 0x18, +0x64, 0x09, 0x8A, 0x10, 0x85, 0x67, 0x80, 0x18, +0x49, 0x0B, 0x86, 0x10, 0x85, 0x67, 0x80, 0x18, +0x4A, 0x0B, 0x90, 0x67, 0x00, 0x18, 0xBE, 0xC5, +0x7F, 0x10, 0x85, 0x67, 0x00, 0x18, 0x27, 0xC6, +0x7B, 0x10, 0x85, 0x67, 0x00, 0x18, 0xF9, 0xDB, +0x77, 0x10, 0x85, 0x67, 0x00, 0x18, 0x7D, 0xC6, +0x73, 0x10, 0x85, 0x67, 0x00, 0x18, 0x74, 0xC6, +0x6F, 0x10, 0x85, 0x67, 0x00, 0x18, 0x41, 0xC6, +0x6B, 0x10, 0x85, 0x67, 0x00, 0x18, 0xCA, 0xD9, +0x67, 0x10, 0x85, 0x67, 0x00, 0x18, 0xEE, 0xDF, +0x63, 0x10, 0x85, 0x67, 0x00, 0x18, 0x74, 0xE0, +0x5F, 0x10, 0x85, 0x67, 0x00, 0x18, 0x54, 0xD6, +0x5B, 0x10, 0x85, 0x67, 0x00, 0x18, 0x65, 0xD6, +0x57, 0x10, 0x85, 0x67, 0x00, 0x18, 0x6C, 0xD6, +0x53, 0x10, 0x85, 0x67, 0x00, 0x18, 0x73, 0xD6, +0x4F, 0x10, 0x85, 0x67, 0x00, 0x18, 0x7F, 0xD7, +0x4B, 0x10, 0x85, 0x67, 0x00, 0x18, 0x7A, 0xD6, +0x47, 0x10, 0x85, 0x67, 0x00, 0x18, 0x87, 0xD6, +0x43, 0x10, 0x85, 0x67, 0x00, 0x18, 0x8E, 0xD6, +0x3F, 0x10, 0x85, 0x67, 0x00, 0x18, 0x9C, 0xD6, +0x3B, 0x10, 0x85, 0x67, 0x00, 0x18, 0xA3, 0xD6, +0x37, 0x10, 0x85, 0x67, 0x00, 0x18, 0x0B, 0xD7, +0x33, 0x10, 0x85, 0x67, 0x00, 0x18, 0x32, 0xD7, +0x2F, 0x10, 0x85, 0x67, 0x00, 0x18, 0x41, 0xD7, +0x2B, 0x10, 0x85, 0x67, 0x00, 0x18, 0x51, 0xD7, +0x27, 0x10, 0x85, 0x67, 0x00, 0x18, 0xFC, 0xD6, +0x23, 0x10, 0x85, 0x67, 0x80, 0x18, 0x80, 0x08, +0x1F, 0x10, 0x85, 0x67, 0x00, 0x18, 0xBE, 0xDB, +0x1B, 0x10, 0x85, 0x67, 0x00, 0x18, 0x9C, 0xDB, +0x17, 0x10, 0x85, 0x67, 0x00, 0x18, 0xC4, 0xF6, +0x13, 0x10, 0x85, 0x67, 0x00, 0x18, 0xA5, 0xDE, +0x0F, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x6C, 0x9A, 0x01, 0x6D, 0x40, 0x9B, 0xAD, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, +0x58, 0x9A, 0x80, 0xC2, 0x0E, 0x6A, 0x01, 0x10, +0x00, 0x6A, 0x40, 0xC0, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, +0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF5, +0x1D, 0x4A, 0x10, 0xF0, 0x30, 0x68, 0x40, 0xDB, +0x00, 0xF0, 0x00, 0x48, 0x40, 0xF0, 0x40, 0xA0, +0x40, 0xF0, 0x61, 0xA0, 0x4E, 0xEB, 0x29, 0x23, +0x4C, 0x32, 0x0D, 0xE2, 0x80, 0xA3, 0xA1, 0x42, +0xB5, 0xE0, 0x00, 0x18, 0x9C, 0xDC, 0x40, 0xF0, +0x40, 0xA0, 0x01, 0x4A, 0x40, 0xF0, 0x40, 0xC0, +0x40, 0xF0, 0x60, 0xA0, 0x40, 0xF0, 0x41, 0xA0, +0x6E, 0xEA, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x02, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0x40, 0xF0, 0x60, 0xA2, 0x08, 0x6C, 0x8E, 0xEB, +0x02, 0x2B, 0x40, 0xF0, 0x60, 0xC2, 0x00, 0x18, +0x4C, 0xDA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x30, 0x68, 0x00, 0xF0, +0x00, 0x48, 0xC1, 0xF7, 0x66, 0xA0, 0x7F, 0x6C, +0xA7, 0x43, 0x6F, 0x4D, 0xB4, 0x35, 0x15, 0xE5, +0x46, 0xA5, 0x8C, 0xEA, 0x20, 0x2A, 0x74, 0x33, +0x09, 0xE3, 0xC1, 0xF6, 0x8E, 0xA2, 0xA2, 0x67, +0xC1, 0xF6, 0x0F, 0x4D, 0x00, 0x18, 0x9C, 0xDC, +0xC1, 0xF7, 0x46, 0xA0, 0x10, 0xF0, 0x24, 0x6C, +0x5C, 0xF7, 0x90, 0x9C, 0x54, 0x33, 0x0D, 0xE3, +0xC1, 0xF6, 0xAC, 0xA3, 0x76, 0x4A, 0x54, 0x32, +0xA0, 0xC4, 0xC1, 0xF6, 0x8D, 0xA3, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF7, 0x74, 0x9B, 0x41, 0xE0, +0x80, 0xC3, 0x86, 0x40, 0x49, 0x10, 0x01, 0x72, +0x49, 0x61, 0x74, 0x33, 0x0D, 0xE3, 0xC1, 0xF6, +0x47, 0xA3, 0xFF, 0x72, 0x0C, 0x61, 0xC1, 0xF6, +0x88, 0xA3, 0x06, 0x4D, 0x00, 0x18, 0x6E, 0xDB, +0xC1, 0xF7, 0x66, 0xA0, 0x74, 0x33, 0x01, 0xE3, +0xC1, 0xF6, 0x4E, 0xC0, 0x04, 0x10, 0x01, 0x6A, +0x4B, 0xEA, 0xC1, 0xF6, 0x4E, 0xC3, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x66, 0xA2, 0x10, 0xF0, 0x24, 0x6D, 0x5C, 0xF7, +0xB0, 0x9D, 0x74, 0x34, 0x51, 0xE4, 0xC1, 0xF6, +0xCC, 0xA4, 0x76, 0x4B, 0x74, 0x33, 0xC0, 0xC5, +0xC1, 0xF6, 0xAD, 0xA4, 0x10, 0xF0, 0x24, 0x6C, +0x5C, 0xF7, 0x94, 0x9C, 0x49, 0xE3, 0xA0, 0xC4, +0x46, 0x82, 0x00, 0x52, 0x0B, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x1C, 0xF3, 0x8C, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, +0x76, 0x4B, 0x74, 0x33, 0x69, 0xE2, 0x86, 0x42, +0x00, 0x18, 0x05, 0xDB, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, +0x70, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF6, +0x05, 0x4A, 0x10, 0xF0, 0x30, 0x68, 0x40, 0xDB, +0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF7, 0x66, 0xA0, +0xC1, 0xF7, 0x47, 0xA0, 0x6E, 0xEA, 0x4A, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xA0, 0xF0, 0x6C, 0xAA, 0x01, 0xF0, 0x00, 0x73, +0x10, 0x60, 0xA0, 0xF0, 0x8D, 0xA2, 0xA0, 0xF0, +0x4C, 0xA2, 0xAE, 0x42, 0x8E, 0xED, 0x09, 0x25, +0x01, 0xF1, 0x01, 0x73, 0x06, 0x60, 0x01, 0xF1, +0x00, 0x73, 0x03, 0x60, 0xFF, 0x4A, 0x4E, 0xEC, +0x0D, 0x2C, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x80, 0xF0, 0x4C, 0x9B, 0x04, 0x6C, +0x8D, 0xEA, 0x02, 0x6C, 0x8D, 0xEA, 0x80, 0xF0, +0x4C, 0xDB, 0x24, 0x10, 0x00, 0x18, 0x71, 0xDD, +0xC1, 0xF7, 0x46, 0xA0, 0x01, 0x4A, 0xC1, 0xF7, +0x46, 0xC0, 0xC1, 0xF7, 0x66, 0xA0, 0xC1, 0xF7, +0x47, 0xA0, 0x6E, 0xEA, 0x0A, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0x02, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, 0x08, 0x6C, +0x8E, 0xEB, 0x02, 0x2B, 0xC1, 0xF7, 0x66, 0xC2, +0x00, 0x18, 0xDF, 0xD9, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x44, 0x9A, +0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEC, 0x40, 0xEA, +0x05, 0x2A, 0x01, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF6, 0x6C, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xE0, 0xF1, 0x14, 0x68, +0x0A, 0xD4, 0x24, 0x67, 0x90, 0x67, 0x04, 0x05, +0x00, 0x18, 0xE3, 0xDD, 0x7D, 0x67, 0x50, 0xA3, +0x01, 0x48, 0xE0, 0xF1, 0x1A, 0x70, 0x40, 0xC1, +0x01, 0x49, 0xF4, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x0C, 0xF0, 0x6D, 0xA2, +0x0C, 0xF0, 0x8E, 0xA2, 0x6C, 0x33, 0x94, 0x34, +0x8D, 0xEB, 0x0C, 0xF0, 0x8C, 0xA2, 0x8D, 0xEB, +0x0A, 0x94, 0x66, 0xC4, 0x0C, 0xF0, 0x6F, 0xA2, +0x0C, 0xF0, 0x50, 0xA2, 0x68, 0x33, 0x58, 0x32, +0x4D, 0xEB, 0x33, 0x6A, 0x4D, 0xEB, 0x67, 0xC4, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xE0, 0xF1, 0x10, 0x68, +0x0A, 0xD4, 0x24, 0x67, 0x90, 0x67, 0x04, 0x05, +0x00, 0x18, 0xE3, 0xDD, 0x7D, 0x67, 0x50, 0xA3, +0x01, 0x48, 0xE0, 0xF1, 0x14, 0x70, 0x40, 0xC1, +0x01, 0x49, 0xF4, 0x61, 0xE0, 0xF1, 0x1C, 0x6C, +0x04, 0x05, 0x00, 0x18, 0xE3, 0xDD, 0x7D, 0x67, +0x50, 0xA3, 0x0A, 0x93, 0x44, 0xC3, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0x04, 0x00, +0x90, 0x67, 0x00, 0x18, 0xED, 0xDD, 0xA0, 0xF1, +0x02, 0x6A, 0x1F, 0xF7, 0x00, 0x6B, 0x4C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF2, 0x60, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF2, +0x64, 0x9B, 0x80, 0xA0, 0x6D, 0xE2, 0x01, 0x4A, +0xA0, 0xF1, 0x0A, 0x72, 0x80, 0xC3, 0x01, 0x48, +0xE8, 0x61, 0x04, 0x00, 0x90, 0x67, 0x00, 0x18, +0x07, 0xDE, 0xA0, 0xF1, 0x0A, 0x6A, 0x1F, 0xF7, +0x00, 0x6B, 0x4C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF2, 0x60, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF2, 0x64, 0x9B, 0x80, 0xA0, +0x6D, 0xE2, 0x01, 0x4A, 0xA0, 0xF1, 0x0F, 0x72, +0x80, 0xC3, 0x01, 0x48, 0xE8, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF7, 0x58, 0x9A, 0x19, 0x6B, +0x60, 0xC2, 0x09, 0x97, 0x08, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x0C, 0xF0, 0x4C, 0xA0, 0x0B, 0x2A, +0xE0, 0xF1, 0x1A, 0x6C, 0x04, 0x05, 0x00, 0x18, +0xE3, 0xDD, 0x9D, 0x67, 0x70, 0xA4, 0x07, 0x6A, +0x6C, 0xEA, 0x0C, 0xF0, 0x4C, 0xC0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x0C, 0xF0, +0x4E, 0xA0, 0x0A, 0x2A, 0xE0, 0xF1, 0x1A, 0x6C, +0x04, 0x05, 0x00, 0x18, 0xE3, 0xDD, 0x7D, 0x67, +0x50, 0xA3, 0x56, 0x32, 0x0C, 0xF0, 0x4E, 0xC0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x0C, 0xF0, 0x4F, 0xA0, 0x0B, 0x2A, 0xE0, 0xF1, +0x1D, 0x6C, 0x04, 0x05, 0x00, 0x18, 0xE3, 0xDD, +0x9D, 0x67, 0x70, 0xA4, 0x03, 0x6A, 0x6C, 0xEA, +0x0C, 0xF0, 0x4F, 0xC0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x0C, 0xF0, 0x50, 0xA0, +0x0C, 0x2A, 0xE0, 0xF1, 0x1D, 0x6C, 0x04, 0x05, +0x00, 0x18, 0xE3, 0xDD, 0x7D, 0x67, 0x50, 0xA3, +0x30, 0x6B, 0x6C, 0xEA, 0x53, 0x32, 0x0C, 0xF0, +0x50, 0xC0, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0x04, 0x01, 0xC0, 0xF1, 0x08, 0x48, 0x01, 0x6A, +0xE0, 0xF1, 0x1B, 0x6C, 0xB1, 0x67, 0x0C, 0xF0, +0x48, 0xC0, 0x0C, 0xF0, 0x49, 0xC0, 0x0C, 0xF0, +0x4A, 0xC0, 0x0C, 0xF0, 0x4B, 0xC0, 0x00, 0x18, +0xE3, 0xDD, 0x9D, 0x67, 0x70, 0xA4, 0x07, 0x6A, +0xE0, 0xF1, 0x1D, 0x6C, 0x6C, 0xEA, 0x0C, 0xF0, +0x4C, 0xC0, 0x18, 0x6A, 0x6C, 0xEA, 0x4F, 0x32, +0x76, 0x33, 0xB1, 0x67, 0x0C, 0xF0, 0x4D, 0xC0, +0x0C, 0xF0, 0x6E, 0xC0, 0x00, 0x18, 0xE3, 0xDD, +0x5D, 0x67, 0x70, 0xA2, 0x0C, 0x6A, 0x6C, 0xEA, +0x4B, 0x32, 0x7A, 0x33, 0x0C, 0xF0, 0x4F, 0xC0, +0x0C, 0xF0, 0x70, 0xC0, 0x00, 0x18, 0x3D, 0xDE, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF7, 0x58, 0x9A, +0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, 0xFD, 0x72, +0x02, 0x61, 0x00, 0x18, 0x18, 0xDE, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x22, 0x6A, 0x7D, 0x67, +0x50, 0xC3, 0x01, 0x6A, 0x4F, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x92, 0xC3, +0x04, 0x04, 0x40, 0xEA, 0x09, 0x97, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x1A, 0x6A, 0x7D, 0x67, 0x50, 0xC3, 0x00, 0xF0, +0x12, 0x04, 0x05, 0x6A, 0x4F, 0xCB, 0x00, 0x18, +0x07, 0xDE, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x58, 0x9A, 0x04, 0x04, 0x40, 0xEA, 0x09, 0x97, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x19, 0x6A, 0x7D, 0x67, 0x50, 0xC3, 0x00, 0xF0, +0x12, 0x04, 0x08, 0x6A, 0x4F, 0xCB, 0x00, 0x18, +0xED, 0xDD, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x58, 0x9A, 0x04, 0x04, 0x40, 0xEA, 0x09, 0x97, +0x05, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x40, 0xA4, 0x01, 0x72, 0x04, 0x61, 0x00, 0x18, +0x9B, 0xDE, 0x00, 0x18, 0x91, 0xDE, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x00, 0x6B, 0x0C, 0xF5, +0x7A, 0xC2, 0x00, 0x6B, 0x0C, 0xF5, 0x78, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF7, 0x7C, 0x9B, +0x10, 0xF0, 0x24, 0x68, 0x7C, 0xF7, 0x00, 0x98, +0xE0, 0x9B, 0xFF, 0x6A, 0x4C, 0xEC, 0x0C, 0xEF, +0x08, 0x5C, 0x4C, 0xED, 0x4C, 0xEE, 0xE0, 0xDB, +0x46, 0x60, 0xB0, 0x75, 0x2E, 0x61, 0xB2, 0x76, +0x13, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF7, +0xA0, 0x9A, 0x01, 0x6A, 0x44, 0xEC, 0xC0, 0x9D, +0x00, 0xF6, 0x40, 0x34, 0xCD, 0xEC, 0x80, 0xDD, +0xC0, 0x9D, 0x40, 0x34, 0x80, 0x34, 0x8F, 0xEC, +0xCC, 0xEC, 0x80, 0xDD, 0x80, 0x9B, 0x4E, 0x10, +0xB1, 0x76, 0x80, 0xF0, 0x13, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0xA0, 0x9A, 0x01, 0x6A, +0x44, 0xEC, 0xC0, 0x9D, 0x00, 0xF6, 0x40, 0x34, +0xCD, 0xEC, 0x80, 0xDD, 0xC0, 0x9D, 0x40, 0x34, +0x80, 0x34, 0x8F, 0xEC, 0xCC, 0xEC, 0x80, 0xDD, +0x80, 0x9B, 0x4F, 0xEA, 0x8C, 0xEA, 0x40, 0xDB, +0x7B, 0x10, 0xA0, 0x75, 0x7D, 0x61, 0xA1, 0x76, +0x08, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF7, +0x40, 0x9A, 0x01, 0x6B, 0x64, 0xEC, 0xA0, 0x9A, +0x51, 0x10, 0xA2, 0x76, 0x6F, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0x40, 0x9A, 0x01, 0x6B, +0x64, 0xEC, 0xA0, 0x9A, 0x5A, 0x10, 0xE8, 0x44, +0x4C, 0xEF, 0x08, 0x5F, 0xE0, 0x6A, 0x65, 0x60, +0xB0, 0x75, 0x35, 0x61, 0xB2, 0x76, 0x18, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF7, 0x44, 0x9A, +0x01, 0x6E, 0xA6, 0x67, 0x00, 0x9A, 0xA4, 0xEF, +0xE5, 0x67, 0x00, 0xF6, 0xA0, 0x35, 0x0D, 0xED, +0xA0, 0xDA, 0xA0, 0x9A, 0xE0, 0x37, 0xE0, 0x37, +0xEF, 0xEF, 0xAC, 0xEF, 0xE0, 0xDA, 0x40, 0x9B, +0xC4, 0xEC, 0x86, 0x67, 0x4D, 0xEC, 0x19, 0x10, +0xB1, 0x76, 0x44, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF7, 0x44, 0x9A, 0x01, 0x6E, 0xA6, 0x67, +0x00, 0x9A, 0xA4, 0xEF, 0xE5, 0x67, 0x00, 0xF6, +0xA0, 0x35, 0x0D, 0xED, 0xA0, 0xDA, 0xA0, 0x9A, +0xE0, 0x37, 0xE0, 0x37, 0xEF, 0xEF, 0xAC, 0xEF, +0xE0, 0xDA, 0x40, 0x9B, 0xC4, 0xEC, 0xCF, 0xEC, +0x4C, 0xEC, 0x80, 0xDB, 0x29, 0x10, 0xA0, 0x75, +0x2B, 0x61, 0xA1, 0x76, 0x11, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0x44, 0x9A, 0x01, 0x6B, +0x64, 0xEF, 0xA0, 0x9A, 0x00, 0xF6, 0x60, 0x34, +0x8F, 0xEC, 0xAC, 0xEC, 0x80, 0xDA, 0x80, 0x9A, +0x60, 0x33, 0x60, 0x33, 0x8D, 0xEB, 0x13, 0x10, +0xA2, 0x76, 0x14, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF7, 0x44, 0x9A, 0x01, 0x6B, 0x64, 0xEF, +0xA0, 0x9A, 0x00, 0xF6, 0x60, 0x34, 0x8F, 0xEC, +0xAC, 0xEC, 0x80, 0xDA, 0x80, 0x9A, 0x60, 0x33, +0x60, 0x33, 0x6F, 0xEB, 0x8C, 0xEB, 0x60, 0xDA, +0xF0, 0x6A, 0x03, 0x10, 0xE2, 0x6A, 0x01, 0x10, +0xE1, 0x6A, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0xFF, 0x6B, 0x6C, 0xEC, 0x08, 0x5C, 0x6C, 0xED, +0x20, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, +0x44, 0x9A, 0x01, 0x6E, 0x40, 0xA2, 0x6C, 0xEA, +0x47, 0xEC, 0xCC, 0xEA, 0x48, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF7, 0x48, 0x9A, 0xC4, 0xEC, +0x86, 0x67, 0x40, 0xA2, 0x6C, 0xEA, 0xCC, 0xEA, +0xCE, 0xEA, 0x3B, 0x2A, 0x05, 0x25, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF7, 0xAC, 0x9A, 0x24, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, 0x4C, 0x9A, +0x29, 0x10, 0xF8, 0x4C, 0x6C, 0xEC, 0x08, 0x5C, +0xE0, 0x6A, 0x2E, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF7, 0x50, 0x9A, 0x01, 0x6E, 0x40, 0xA2, +0x6C, 0xEA, 0x47, 0xEC, 0xCC, 0xEA, 0x23, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, 0x54, 0x9A, +0xC4, 0xEC, 0x86, 0x67, 0x40, 0xA2, 0x6C, 0xEA, +0xCC, 0xEA, 0xCE, 0xEA, 0x16, 0x2A, 0x0A, 0x25, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, 0xB8, 0x9A, +0x40, 0xA5, 0x6C, 0xEA, 0x8D, 0xEA, 0x6C, 0xEA, +0x40, 0xC5, 0x09, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF7, 0x58, 0x9A, 0xA0, 0xA2, 0x8F, 0xEC, +0x6C, 0xEC, 0xAC, 0xEC, 0x80, 0xC2, 0xF0, 0x6A, +0x20, 0xE8, 0xE5, 0x6A, 0x20, 0xE8, 0xE4, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x68, 0x24, 0x67, +0x0C, 0xE9, 0x91, 0x67, 0xAC, 0xE8, 0xA1, 0x6E, +0xA0, 0x6D, 0x00, 0x18, 0xB1, 0xDE, 0x91, 0x67, +0xB0, 0x67, 0x00, 0x18, 0x14, 0xDF, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF7, 0x7C, 0x9A, 0x10, 0xF0, 0x24, 0x6D, +0x7C, 0xF7, 0xA0, 0x9D, 0x40, 0x9B, 0xA2, 0x6E, +0xAC, 0xEA, 0x40, 0xDB, 0xFF, 0x6A, 0x4C, 0xEC, +0xA0, 0x6D, 0x00, 0x18, 0xB1, 0xDE, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFF, 0x6B, 0x6C, 0xEC, +0x08, 0x5C, 0x0F, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF7, 0x44, 0x9A, 0x01, 0x6D, 0x40, 0xA2, +0x6C, 0xEA, 0x47, 0xEC, 0xAC, 0xEA, 0x1F, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, 0x48, 0x9A, +0x13, 0x10, 0xF8, 0x4C, 0x6C, 0xEC, 0x08, 0x5C, +0xE0, 0x6A, 0x16, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF7, 0x50, 0x9A, 0x01, 0x6D, 0x40, 0xA2, +0x6C, 0xEA, 0x47, 0xEC, 0xAC, 0xEA, 0x0B, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, 0x54, 0x9A, +0x40, 0xA2, 0x4C, 0xEB, 0x67, 0xEC, 0x45, 0x67, +0x6E, 0xEA, 0xAC, 0xEA, 0x20, 0xE8, 0x00, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6B, 0x6C, 0xEC, +0x08, 0x5C, 0x1A, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF7, 0x44, 0x9A, 0x01, 0x6E, 0x40, 0xA2, +0x6C, 0xEA, 0x47, 0xEC, 0xCC, 0xEA, 0x35, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, 0x48, 0x9A, +0xC4, 0xEC, 0x86, 0x67, 0xA0, 0xA2, 0x6C, 0xED, +0xCC, 0xED, 0xCE, 0xED, 0x2A, 0x2D, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF7, 0x4C, 0x9A, 0x1E, 0x10, +0xF8, 0x4C, 0x6C, 0xEC, 0x08, 0x5C, 0xE0, 0x6A, +0x21, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, +0x50, 0x9A, 0x01, 0x6E, 0x40, 0xA2, 0x6C, 0xEA, +0x47, 0xEC, 0xCC, 0xEA, 0x16, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF7, 0x54, 0x9A, 0xC4, 0xEC, +0x86, 0x67, 0xA0, 0xA2, 0x6C, 0xED, 0xCC, 0xED, +0xCE, 0xED, 0x0B, 0x2D, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF7, 0x58, 0x9A, 0x40, 0xA2, 0x4C, 0xEB, +0x8C, 0xEB, 0x6E, 0xEC, 0x01, 0x5C, 0x58, 0x67, +0x20, 0xE8, 0x00, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6A, +0x04, 0x67, 0x4C, 0xE8, 0xAC, 0xEA, 0xA4, 0x72, +0x0C, 0x61, 0x90, 0x67, 0x00, 0x18, 0x57, 0xDF, +0x01, 0x72, 0x04, 0x61, 0x90, 0x67, 0x00, 0x18, +0x4C, 0xDF, 0x1F, 0x10, 0x90, 0x67, 0x00, 0x6D, +0x0D, 0x10, 0xA5, 0x72, 0x11, 0x61, 0x90, 0x67, +0x00, 0x18, 0x57, 0xDF, 0x01, 0x72, 0x04, 0x61, +0x90, 0x67, 0x00, 0x18, 0x4C, 0xDF, 0x18, 0x10, +0x90, 0x67, 0x01, 0x6D, 0x00, 0x18, 0x41, 0xDF, +0x90, 0x67, 0x00, 0x18, 0x4C, 0xDF, 0x14, 0x10, +0x90, 0x67, 0x00, 0x18, 0x6F, 0xDF, 0x01, 0x72, +0x07, 0x61, 0x90, 0x67, 0x01, 0x6D, 0x00, 0x18, +0x41, 0xDF, 0x90, 0x67, 0x00, 0x6D, 0x06, 0x10, +0x90, 0x67, 0x00, 0x6D, 0x00, 0x18, 0x41, 0xDF, +0x90, 0x67, 0x01, 0x6D, 0x00, 0x18, 0x41, 0xDF, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x01, 0x72, 0xFF, 0xF7, 0x1F, 0x6C, 0xAC, 0xEC, +0x05, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x58, 0x9A, 0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x40, 0xF2, 0x6E, 0xA2, 0x0B, 0x23, 0x40, 0xF2, +0x6F, 0xA2, 0x04, 0x23, 0x40, 0xF2, 0x8C, 0xA2, +0xA5, 0x6D, 0x07, 0x10, 0x40, 0xF2, 0x8C, 0xA2, +0xA4, 0x6D, 0x03, 0x10, 0x40, 0xF2, 0x8C, 0xA2, +0xA3, 0x6D, 0x00, 0x18, 0x92, 0xDF, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x30, 0xF0, +0x20, 0x69, 0x4C, 0xEC, 0x4C, 0xEE, 0xFF, 0xF7, +0x1F, 0x68, 0xEF, 0xF4, 0x08, 0x49, 0x04, 0xD4, +0xAC, 0xE8, 0x05, 0xD6, 0x00, 0x18, 0xBD, 0xDF, +0x40, 0xF2, 0x50, 0xA1, 0x2B, 0x22, 0x04, 0x94, +0xB0, 0x67, 0x00, 0x18, 0xB2, 0xDF, 0x00, 0x18, +0xBD, 0xDF, 0x40, 0xF2, 0x51, 0xA1, 0x01, 0x69, +0x1E, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, +0x5C, 0x9A, 0x60, 0xA2, 0x10, 0x6A, 0x6C, 0xEA, +0x19, 0x2A, 0x04, 0x94, 0xB0, 0x67, 0x00, 0x18, +0xB2, 0xDF, 0x00, 0x18, 0xBD, 0xDF, 0xF1, 0x17, +0x04, 0x94, 0xB0, 0x67, 0x01, 0x49, 0x00, 0x18, +0xB2, 0xDF, 0x00, 0x18, 0xBD, 0xDF, 0x04, 0x94, +0xB0, 0x67, 0x00, 0x18, 0xB2, 0xDF, 0x00, 0x18, +0xBD, 0xDF, 0xFF, 0x6A, 0x4C, 0xE9, 0x05, 0x92, +0x43, 0xE9, 0xEE, 0x61, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0xEF, 0xF6, 0x0D, 0x4C, 0x07, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, +0x08, 0x4B, 0x00, 0xF2, 0x85, 0xA3, 0x01, 0x6F, +0xFF, 0x6A, 0xEC, 0xEC, 0x12, 0x24, 0x00, 0xF2, +0xC5, 0xA3, 0x00, 0xF2, 0x66, 0xA3, 0xC6, 0x34, +0xCA, 0x35, 0xCE, 0x36, 0xEC, 0xEC, 0xEC, 0xED, +0xEC, 0xEE, 0x7F, 0x6F, 0x6C, 0xEF, 0x4C, 0xEC, +0x4C, 0xED, 0x4C, 0xEE, 0x4C, 0xEF, 0x00, 0x18, +0x5C, 0xC7, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0xFF, 0x6A, +0x4C, 0xEC, 0x2F, 0x6B, 0xAC, 0xEA, 0xBD, 0x67, +0x0D, 0xD7, 0x0C, 0xD6, 0x70, 0xC5, 0x0A, 0x6B, +0x6F, 0xCD, 0xB2, 0xA5, 0x08, 0x6B, 0xDD, 0x67, +0x30, 0xF0, 0x20, 0x68, 0x6B, 0xEB, 0xAC, 0xEB, +0x53, 0xC6, 0x4E, 0xF2, 0x50, 0x98, 0x6D, 0xEC, +0x92, 0xC6, 0x0C, 0x05, 0x05, 0x04, 0x04, 0x6E, +0x40, 0xEA, 0x4E, 0xF2, 0x50, 0x98, 0x06, 0x04, +0x0D, 0x05, 0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x09, 0x97, 0x08, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x00, 0xF2, 0xD4, 0xA2, +0x1F, 0x6B, 0xFF, 0x6D, 0xCC, 0xEB, 0x8E, 0xEB, +0xAC, 0xEB, 0x80, 0xF0, 0x1B, 0x2B, 0x00, 0xF2, +0x93, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, 0xAC, 0xEB, +0x07, 0x23, 0x00, 0xF2, 0x7C, 0x9A, 0x20, 0xF2, +0x54, 0x9A, 0x6E, 0xEA, 0x80, 0xF0, 0x0E, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x00, 0xF2, 0x93, 0xA2, 0x10, 0x6B, 0x8C, 0xEB, +0x06, 0x23, 0x20, 0xF2, 0x64, 0x9A, 0x20, 0xF2, +0x5C, 0x9A, 0x6E, 0xEA, 0x7F, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF7, 0x40, 0x9A, 0x30, 0xF0, +0x20, 0x68, 0xEF, 0xF4, 0x08, 0x48, 0x40, 0x9A, +0xFF, 0x69, 0x07, 0xD2, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF7, 0x44, 0x9A, 0x40, 0x9A, 0x06, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF7, 0x68, 0x9A, +0x8F, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF3, 0x48, 0x9A, +0x00, 0x6C, 0xA4, 0x67, 0x40, 0x9A, 0x05, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF7, 0x5C, 0x9A, +0x40, 0x9A, 0x04, 0xD2, 0x07, 0x96, 0x06, 0x97, +0x00, 0x18, 0x04, 0xE0, 0x05, 0x96, 0x04, 0x97, +0x01, 0x6C, 0x00, 0x6D, 0x00, 0x18, 0x04, 0xE0, +0x00, 0xF2, 0x73, 0xA0, 0x10, 0x6A, 0x6C, 0xEA, +0x22, 0x22, 0x20, 0xF2, 0xC4, 0x98, 0x20, 0xF2, +0xE8, 0x98, 0x76, 0x35, 0x02, 0x6C, 0x2C, 0xED, +0x00, 0x18, 0x04, 0xE0, 0x00, 0xF2, 0xB3, 0xA0, +0x20, 0xF2, 0xCC, 0x98, 0x20, 0xF2, 0xF0, 0x98, +0xB6, 0x35, 0x04, 0x6C, 0x2C, 0xED, 0x00, 0x18, +0x04, 0xE0, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x50, 0x9A, 0x30, 0xF0, 0x20, 0x6C, 0x30, 0xF0, +0x20, 0x6D, 0x2F, 0xF7, 0x04, 0x4C, 0x0F, 0xF7, +0x0C, 0x4D, 0x10, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x00, 0xF2, +0x93, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, 0x1E, 0x23, +0x00, 0xF2, 0xDC, 0x9A, 0x20, 0xF2, 0x74, 0x9A, +0xCE, 0xEB, 0x18, 0x23, 0x86, 0x35, 0x07, 0x6B, +0x20, 0xF2, 0xE0, 0x9A, 0x6C, 0xED, 0xFF, 0x6B, +0x03, 0x6C, 0x6C, 0xED, 0x00, 0x18, 0x04, 0xE0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x30, 0xF0, 0x20, 0x6D, +0x0F, 0xF7, 0x1C, 0x4C, 0x0F, 0xF7, 0x04, 0x4D, +0x08, 0x6E, 0x40, 0xEA, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, +0x30, 0xF0, 0x20, 0x6C, 0xEF, 0xF6, 0x1B, 0x4C, +0x07, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x00, 0xF2, 0x93, 0xA2, +0x10, 0x6B, 0x8C, 0xEB, 0x05, 0x23, 0x96, 0x34, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x80, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF6, 0x5C, 0xA2, +0x1F, 0x6C, 0xFF, 0x68, 0x4C, 0xEC, 0x0C, 0x4C, +0x01, 0x6A, 0x44, 0xEC, 0x82, 0x67, 0x00, 0x18, +0xD6, 0xE0, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF7, +0x6C, 0x9A, 0x08, 0x6C, 0x40, 0xA3, 0x0C, 0xEA, +0x8D, 0xEA, 0x0C, 0xEA, 0x40, 0xC3, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFF, 0xF7, 0x1F, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x8C, 0xEA, 0x9C, 0xF7, 0x70, 0x9B, 0x10, 0xF0, +0x24, 0x6C, 0x9C, 0xF7, 0x94, 0x9C, 0xCC, 0xEB, +0x40, 0xF6, 0xA0, 0x35, 0x8D, 0xEB, 0x1F, 0xF7, +0x00, 0x6C, 0x4C, 0xEC, 0x02, 0xF0, 0x00, 0x74, +0xAD, 0xEB, 0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, +0x24, 0x6C, 0xFC, 0xF2, 0x80, 0x9C, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF2, 0x84, 0x9C, +0x89, 0xE2, 0x60, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, 0x1F, 0xF7, +0x00, 0x6C, 0x4C, 0xEC, 0xFF, 0x6B, 0x02, 0xF0, +0x00, 0x74, 0xAC, 0xEB, 0x01, 0x60, 0x05, 0x2C, +0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF2, 0x80, 0x9C, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF2, +0x84, 0x9C, 0x91, 0xE2, 0x00, 0x6D, 0xA0, 0xDC, +0x10, 0xF0, 0x24, 0x6C, 0x9C, 0xF7, 0x90, 0x9C, +0xD4, 0x36, 0x40, 0xF6, 0x60, 0x33, 0x8C, 0xEE, +0x6D, 0xEE, 0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF7, +0x74, 0x9B, 0x6D, 0xEE, 0x1F, 0xF7, 0x00, 0x6B, +0x4C, 0xEB, 0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, +0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF2, +0x60, 0x9B, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF2, 0x64, 0x9B, 0x69, 0xE2, 0xC0, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x0F, 0xF5, 0x00, 0x6B, +0x78, 0xEE, 0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, +0x10, 0xF0, 0x24, 0x6C, 0x9C, 0xF7, 0x90, 0x9C, +0x40, 0xF6, 0xA0, 0x35, 0x12, 0xEB, 0x8C, 0xEB, +0x10, 0xF0, 0x24, 0x6C, 0x9C, 0xF7, 0x94, 0x9C, +0xAD, 0xEB, 0x8D, 0xEB, 0x1F, 0xF7, 0x00, 0x6C, +0x4C, 0xEC, 0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, +0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF2, +0x80, 0x9C, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0xFC, 0xF2, 0x84, 0x9C, 0x89, 0xE2, 0x60, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF7, 0x40, 0x9A, 0x40, 0x9A, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x4C, 0x9B, 0x8D, 0xEA, 0x4C, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xBC, 0xF7, 0x68, 0x9B, 0x80, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF7, 0x6C, 0x9B, +0x40, 0xDB, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF7, +0x70, 0x9A, 0xC0, 0x6A, 0xFF, 0x68, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF7, 0x54, 0x9A, +0x01, 0x6B, 0x05, 0x97, 0x40, 0xA2, 0x0C, 0xEA, +0x5E, 0x32, 0x6E, 0xEA, 0x6C, 0xEA, 0x0C, 0xEA, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, +0x24, 0x6A, 0xD0, 0xF3, 0x01, 0x4A, 0x40, 0xDB, +0x00, 0x68, 0x28, 0x10, 0x82, 0xF3, 0x08, 0x70, +0x11, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x6C, 0x9A, 0x02, 0xF0, 0x00, 0x6C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF7, 0x58, 0x9A, 0x03, 0x6B, 0x6B, 0xEB, +0x60, 0xC2, 0x18, 0x10, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x48, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x14, 0x6C, 0x40, 0xEA, +0x33, 0x58, 0x08, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF7, 0x5C, 0x9A, 0x60, 0xA2, 0x08, 0x6A, +0x6C, 0xEA, 0x04, 0x2A, 0x00, 0x18, 0xDF, 0xE0, +0x01, 0x72, 0xD4, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF7, 0x58, 0x9A, 0x02, 0x6B, 0x6B, 0xEB, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, +0x70, 0x9B, 0x10, 0xF0, 0x24, 0x6A, 0xD0, 0xF3, +0x02, 0x4A, 0x40, 0xDB, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0x05, 0x5C, 0x5E, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, 0x9C, 0xF1, +0x10, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x48, 0x9B, +0xAD, 0xEA, 0xC0, 0xF1, 0x48, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF7, 0x78, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF7, 0x7C, 0x9B, +0x32, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x41, 0x9B, 0xAD, 0xEA, 0x41, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, 0x60, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, +0x64, 0x9B, 0x21, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x42, 0x9B, 0xAD, 0xEA, +0x42, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, +0x68, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF7, 0x6C, 0x9B, 0x10, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x43, 0x9B, +0xAD, 0xEA, 0x43, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF7, 0x70, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF7, 0x74, 0x9B, 0x40, 0xDB, +0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x44, 0x9B, 0xAD, 0xEA, 0x44, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, 0x78, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, +0x7C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0x05, 0x5C, 0x63, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x88, 0x34, 0xBC, 0xF1, 0x04, 0x4A, 0x89, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x88, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, +0xC0, 0xF1, 0x48, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF7, 0x7C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF7, 0x58, 0x9A, 0x35, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x81, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x41, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, 0x64, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF7, +0x40, 0x9A, 0x23, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x82, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x42, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF7, 0x6C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF7, 0x48, 0x9A, 0x11, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x83, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x43, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, 0x74, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF7, +0x50, 0x9A, 0xA0, 0xDA, 0x20, 0xE8, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x84, 0x9B, +0xAF, 0xEA, 0x8C, 0xEA, 0x44, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF7, 0x7C, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF7, 0x58, 0x9A, +0xA0, 0xDA, 0x20, 0xE8, 0x01, 0x74, 0x15, 0x60, +0x03, 0x24, 0x02, 0x74, 0x23, 0x60, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x4E, 0x9B, 0xAD, 0xEA, 0x4E, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0x68, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF7, 0x60, 0x9B, +0x21, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x4F, 0x9B, 0xAD, 0xEA, 0x4F, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF7, 0x60, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF7, +0x64, 0x9B, 0x10, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x50, 0x9B, 0xAD, 0xEA, +0x50, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF7, +0x68, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF7, 0x6C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, +0x01, 0x74, 0x16, 0x60, 0x03, 0x24, 0x02, 0x74, +0x25, 0x60, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x8E, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x4E, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF7, 0x60, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF3, 0x48, 0x9A, 0x23, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x8F, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x4F, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF7, 0x64, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF7, +0x40, 0x9A, 0x11, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x90, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x50, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF7, 0x6C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF7, 0x48, 0x9A, 0xA0, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6C, +0xBC, 0xF7, 0x9C, 0x9C, 0x00, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x48, 0xDB, 0xC0, 0xF1, +0x08, 0x4B, 0x41, 0xDB, 0x42, 0xDB, 0x43, 0xDB, +0x44, 0xDB, 0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, +0xDC, 0xF7, 0x84, 0x9C, 0x40, 0xDC, 0x10, 0xF0, +0x24, 0x6C, 0xDC, 0xF7, 0x8C, 0x9C, 0x40, 0xDC, +0x10, 0xF0, 0x24, 0x6C, 0xDC, 0xF7, 0x94, 0x9C, +0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, 0xDC, 0xF7, +0x9C, 0x9C, 0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, +0xFC, 0xF7, 0x80, 0x9C, 0x4E, 0xDB, 0x4F, 0xDB, +0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF7, +0x84, 0x9C, 0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, +0xFC, 0xF7, 0x8C, 0x9C, 0x50, 0xDB, 0x40, 0xDC, +0x4C, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF7, +0x6C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF7, 0x78, 0x9B, +0x01, 0x6A, 0x4B, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF7, 0x60, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, 0x68, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, +0x70, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF3, 0x68, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF7, 0x60, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF7, 0x6C, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF7, +0x68, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0x05, 0x5C, 0x4C, 0xED, +0x00, 0x6A, 0x61, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x88, 0x34, 0xBC, 0xF1, 0x18, 0x4A, 0x89, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x05, 0x2D, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF7, 0x58, 0x9A, 0x0A, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF7, 0x58, 0x9A, +0x0C, 0x10, 0x07, 0x2D, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF7, 0x5C, 0x9A, 0x60, 0xA2, 0x01, 0x6A, +0x39, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF7, +0x5C, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, +0x46, 0x32, 0x2F, 0x10, 0x09, 0x2D, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF7, 0x5C, 0x9A, 0x60, 0xA2, +0xFF, 0x6A, 0x6C, 0xEA, 0x4A, 0x32, 0x25, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF7, 0x5C, 0x9A, +0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, 0x4E, 0x32, +0x1C, 0x10, 0x09, 0x2D, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF7, 0x5C, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0x52, 0x32, 0x12, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF7, 0x5C, 0x9A, 0x60, 0xA2, +0xFF, 0x6A, 0x6C, 0xEA, 0x56, 0x32, 0x09, 0x10, +0x0B, 0x2D, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF7, +0x5C, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, +0x5A, 0x32, 0x01, 0x6B, 0x6C, 0xEA, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF7, 0x5C, 0x9A, +0x40, 0xA2, 0x00, 0xF6, 0x40, 0x32, 0x00, 0xF6, +0x43, 0x32, 0xC0, 0xF7, 0x42, 0x32, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x69, 0x8C, 0xE9, 0x00, 0x68, 0xFF, 0x6A, +0x0C, 0xEA, 0x2E, 0xEA, 0x10, 0x2A, 0x91, 0x67, +0x00, 0x18, 0x72, 0xEC, 0x91, 0x67, 0x00, 0x18, +0x61, 0xEC, 0x91, 0x67, 0x00, 0x18, 0x79, 0xEC, +0x91, 0x67, 0x00, 0x18, 0x33, 0xEC, 0x91, 0x67, +0x00, 0x18, 0x40, 0xEC, 0x0F, 0x10, 0x90, 0x67, +0x00, 0x18, 0x98, 0xEC, 0x90, 0x67, 0x00, 0x18, +0x87, 0xEC, 0x90, 0x67, 0x00, 0x18, 0x9F, 0xEC, +0x90, 0x67, 0x00, 0x18, 0x57, 0xEC, 0x90, 0x67, +0x00, 0x18, 0x4D, 0xEC, 0x01, 0x48, 0x05, 0x70, +0xDA, 0x61, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xFF, 0xF7, 0x1F, 0x69, 0x8C, 0xE9, 0x1D, 0xF0, +0x84, 0x9A, 0xFF, 0x6B, 0x8E, 0x6A, 0xA0, 0xA4, +0x00, 0x68, 0x6C, 0xED, 0xAC, 0xEA, 0x40, 0xC4, +0x71, 0x6A, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF0, 0x88, 0x9A, +0x01, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x19, 0x10, 0x64, 0x70, +0x0D, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x6C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x5C, 0xF3, +0x98, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x1C, 0x10, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x48, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF0, 0x48, 0x9A, +0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0xDF, 0x2A, +0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x49, 0x4C, 0xE9, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, 0x48, 0x9A, +0x20, 0xCA, 0x01, 0x6A, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0xFF, 0x69, 0x4E, 0xF2, +0x4C, 0x9B, 0x2C, 0xED, 0xFF, 0xF7, 0x1F, 0x68, +0x11, 0xD7, 0x8C, 0xE8, 0x08, 0xD5, 0x04, 0x04, +0x00, 0x6D, 0xCC, 0xE9, 0x04, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x4C, 0x9B, +0x05, 0x04, 0x00, 0x6D, 0x04, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x50, 0x9B, +0x11, 0x95, 0x04, 0x04, 0x04, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x50, 0x9B, +0x12, 0x95, 0x06, 0x04, 0x04, 0x6E, 0x40, 0xEA, +0x00, 0xF1, 0x00, 0x58, 0x08, 0x61, 0x0E, 0xF0, +0x40, 0x40, 0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEA, +0x00, 0xF1, 0x00, 0x5A, 0x39, 0x60, 0x08, 0x92, +0x04, 0x72, 0x11, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x40, 0x9A, 0xFF, 0x6B, 0x49, 0xE0, +0x40, 0xA2, 0x4C, 0xEB, 0x5F, 0x21, 0x06, 0x94, +0x8F, 0xEA, 0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, +0x6D, 0xEA, 0x04, 0xD2, 0x57, 0x10, 0x08, 0x92, +0x05, 0x72, 0x12, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x40, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x49, 0xE0, 0x40, 0xAA, 0x4C, 0xEB, 0x7F, 0x21, +0x06, 0x94, 0x8F, 0xEA, 0x6C, 0xEA, 0x04, 0x93, +0x8C, 0xEB, 0x6D, 0xEA, 0x04, 0xD2, 0x77, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x40, 0x9A, +0x49, 0xE0, 0x60, 0x9A, 0x80, 0xF0, 0x1E, 0x21, +0x06, 0x94, 0x8F, 0xEA, 0x6C, 0xEA, 0x04, 0x93, +0x8C, 0xEB, 0x6D, 0xEA, 0x04, 0xD2, 0x96, 0x10, +0x01, 0xF0, 0x00, 0x58, 0x09, 0x61, 0x0D, 0xF7, +0x40, 0x40, 0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEA, +0x00, 0xF7, 0x00, 0x5A, 0x80, 0xF0, 0x17, 0x60, +0x08, 0x92, 0x04, 0x72, 0x31, 0x61, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x40, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, 0x49, 0xE0, +0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, 0x07, 0x21, +0x06, 0x94, 0x8F, 0xEB, 0x4C, 0xEB, 0x04, 0x92, +0x8C, 0xEA, 0x4D, 0xEB, 0x04, 0xD3, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x40, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, 0x7D, 0x67, +0x41, 0xE0, 0x50, 0xA3, 0x40, 0xC0, 0x7E, 0x10, +0x08, 0x92, 0x05, 0x72, 0x32, 0x61, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x40, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, 0x49, 0xE0, +0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0x07, 0x21, 0x06, 0x94, 0x8F, 0xEB, 0x4C, 0xEB, +0x04, 0x92, 0x8C, 0xEA, 0x4D, 0xEB, 0x04, 0xD3, +0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x40, 0x9A, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, +0x7D, 0x67, 0x41, 0xE0, 0x48, 0xAB, 0x40, 0xC8, +0x49, 0x10, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x40, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0x44, 0x9A, 0x49, 0xE0, 0x60, 0x9A, 0x07, 0x21, +0x06, 0x94, 0x8F, 0xEA, 0x6C, 0xEA, 0x04, 0x93, +0x8C, 0xEB, 0x6D, 0xEA, 0x04, 0xD2, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x40, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, 0x41, 0xE0, +0x04, 0x92, 0x40, 0xD8, 0x1B, 0x10, 0xFF, 0xF7, +0x1C, 0x6A, 0x0C, 0xEA, 0x01, 0x6D, 0x82, 0x67, +0xAB, 0xED, 0x08, 0xD2, 0x00, 0x18, 0x42, 0xE7, +0x05, 0xD2, 0x07, 0x21, 0x06, 0x94, 0x8F, 0xEB, +0x4C, 0xEB, 0x04, 0x92, 0x8C, 0xEA, 0x4D, 0xEB, +0x04, 0xD3, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x08, 0x94, 0x04, 0x96, 0x01, 0x6D, +0xAB, 0xED, 0x40, 0xEA, 0x0D, 0x97, 0x0C, 0x91, +0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x41, 0x9C, 0x61, 0xA4, 0x01, 0xAC, 0x06, 0xD2, +0x42, 0x9C, 0xFF, 0x73, 0x07, 0xD2, 0x00, 0x6A, +0x59, 0x60, 0x7F, 0x6D, 0x6C, 0xED, 0x4C, 0x45, +0xFF, 0x6B, 0x6C, 0xEA, 0x0E, 0x5A, 0x08, 0x60, +0x10, 0xF0, 0x24, 0x6B, 0x48, 0x32, 0xDC, 0xF1, +0x0C, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, +0x03, 0x6A, 0x48, 0x10, 0x61, 0xA4, 0x80, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6E, 0x07, 0x03, +0x90, 0x67, 0x4C, 0xEE, 0x06, 0x07, 0x04, 0xD3, +0x00, 0x18, 0x62, 0xE2, 0x1F, 0x10, 0x81, 0xA4, +0x80, 0x6A, 0xFF, 0x69, 0x64, 0x67, 0x4C, 0xEB, +0x0C, 0xE9, 0x02, 0x32, 0x01, 0x6E, 0x82, 0x67, +0xB1, 0x67, 0xCB, 0xEE, 0x08, 0xD3, 0x09, 0xD2, +0x00, 0x18, 0x8D, 0xE7, 0x08, 0x93, 0x07, 0x23, +0x07, 0x94, 0x8F, 0xEB, 0x4C, 0xEB, 0x06, 0x92, +0x8C, 0xEA, 0x4D, 0xEB, 0x06, 0xD3, 0x09, 0x94, +0x06, 0x97, 0x01, 0x6E, 0xB1, 0x67, 0xCB, 0xEE, +0x00, 0x18, 0xA0, 0xE7, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x29, 0xF4, 0x7C, 0x9A, +0x06, 0x94, 0x61, 0xE0, 0x49, 0xF4, 0x60, 0x9A, +0x29, 0xF4, 0x1C, 0xDA, 0x6D, 0xE4, 0x49, 0xF4, +0x60, 0xDA, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x04, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x58, 0x9A, 0x90, 0x67, +0x40, 0xEA, 0x01, 0x6A, 0x0D, 0x97, 0x0C, 0x91, +0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF7, 0x88, 0x9A, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xA0, 0x9C, 0x4C, 0x9B, 0xAC, 0xEA, 0x4D, 0xDB, +0x40, 0xDC, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0xD1, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF7, +0x38, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF7, +0x00, 0x4A, 0x40, 0x9A, 0x60, 0x99, 0x10, 0xF0, +0x24, 0x6C, 0xA0, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF7, 0x48, 0x9A, 0xDC, 0xF7, 0x10, 0x4C, +0x80, 0x9C, 0x00, 0x9A, 0x1A, 0x65, 0x10, 0xF0, +0x24, 0x6A, 0x80, 0x9C, 0xDC, 0xF7, 0x18, 0x4A, +0x40, 0x9A, 0x01, 0xD4, 0x30, 0xF0, 0x20, 0x6C, +0x40, 0x9A, 0xC0, 0xF1, 0xE8, 0x9C, 0x00, 0xD2, +0x44, 0x67, 0xC0, 0xF1, 0x08, 0x4A, 0xC1, 0x9A, +0x83, 0x9A, 0x6C, 0xEF, 0xAC, 0xEE, 0x01, 0x93, +0xA2, 0x9A, 0xE5, 0xDA, 0x6C, 0xEC, 0x0C, 0xED, +0x64, 0x9A, 0x00, 0x90, 0x88, 0xDA, 0xC6, 0xDA, +0x0C, 0xEB, 0xA7, 0xDA, 0x69, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF7, 0x00, 0x4A, 0x40, 0x9A, +0xE0, 0xD9, 0x18, 0x67, 0xC0, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF7, 0x10, 0x4A, 0x40, 0x9A, +0xA0, 0xD8, 0x80, 0xDA, 0x10, 0xF0, 0x24, 0x6C, +0xDC, 0xF7, 0x18, 0x4C, 0x80, 0x9C, 0x60, 0xDC, +0x05, 0x91, 0x04, 0x90, 0x03, 0x63, 0x20, 0xE8, +0xFF, 0x63, 0x01, 0xD1, 0x00, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF3, 0x08, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF7, 0xE0, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF7, 0xC8, 0x9A, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0x98, +0xAE, 0x9A, 0x60, 0x9F, 0x20, 0x9E, 0x8C, 0xED, +0x8F, 0x9A, 0xB1, 0xDA, 0x6C, 0xEC, 0x70, 0x9A, +0x92, 0xDA, 0x2C, 0xEB, 0x73, 0xDA, 0xA0, 0xD8, +0x80, 0xDF, 0x60, 0xDE, 0x01, 0x91, 0x00, 0x90, +0x01, 0x63, 0x20, 0xE8, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x50, 0x9A, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0x07, 0x6D, 0xB8, 0xEC, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x01, 0x6E, 0x12, 0xEC, 0x71, 0xE4, 0xE9, 0xF0, +0xA5, 0xA4, 0xCC, 0xED, 0x1D, 0x25, 0xE9, 0xF0, +0xA6, 0xA4, 0x29, 0xF1, 0x60, 0x9B, 0xE9, 0xF0, +0x85, 0xA4, 0x75, 0xE5, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF6, 0x60, 0x9B, 0xBC, 0x35, 0x21, 0x4D, +0x75, 0xE5, 0xE0, 0xA5, 0x9E, 0x33, 0x9A, 0x34, +0xCC, 0xEC, 0x78, 0x33, 0x9C, 0x34, 0x4C, 0xEF, +0x8D, 0xEB, 0xED, 0xEB, 0x00, 0xF6, 0x60, 0x33, +0x00, 0xF6, 0x63, 0x33, 0x4C, 0xEB, 0x60, 0xC5, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x9D, 0xA2, 0x04, 0x6B, 0x8D, 0xEB, +0x68, 0xF3, 0x7D, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF0, 0x4C, 0x9A, +0x40, 0xA2, 0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF0, +0x50, 0x9A, 0x40, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0x1D, 0xF0, 0x54, 0x9A, 0x40, 0xA2, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF7, 0x5C, 0x9A, 0x40, 0xA2, +0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF0, 0x58, 0x9A, +0x40, 0xA2, 0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF0, +0x5C, 0x9A, 0x40, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0x3D, 0xF0, 0x40, 0x9A, 0x40, 0xA2, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF3, 0x48, 0x9A, 0x40, 0xA2, +0x20, 0xE8, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x01, 0x6B, 0x8C, 0xEB, 0x05, 0x23, 0x00, 0x6B, +0x08, 0xF3, 0x6B, 0xC2, 0x08, 0xF3, 0x6C, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x01, 0x6B, 0x8C, 0xEB, 0x05, 0x23, 0x00, 0x6B, +0x08, 0xF3, 0x6B, 0xC2, 0x08, 0xF3, 0x6C, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x01, 0x6B, 0x8C, 0xEB, 0x05, 0x23, 0x00, 0x6B, +0x08, 0xF3, 0x6B, 0xC2, 0x08, 0xF3, 0x6C, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x5C, 0xF3, 0x90, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x20, 0xE8, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF6, 0x85, 0xA3, 0x6E, 0xF5, 0x58, 0x9A, +0x40, 0xEA, 0x01, 0x6B, 0x6E, 0xEA, 0x1E, 0x2A, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0xB4, 0xA3, 0x7F, 0x6C, 0xAC, 0xEC, +0x15, 0x24, 0x10, 0xF0, 0x24, 0x6C, 0xBC, 0xF3, +0x9C, 0x9C, 0x00, 0x6D, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF3, 0x48, 0x9A, 0x02, 0x6C, +0x80, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x50, 0x9A, 0xE8, 0xF3, 0xC5, 0xA3, 0xFF, 0x6C, +0x55, 0x4C, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6D, +0xC0, 0xF1, 0x08, 0x4D, 0x68, 0xF3, 0xD4, 0xA5, +0x7F, 0x6B, 0xFF, 0x6A, 0xCC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x0D, 0x2B, 0x08, 0xF3, 0xAA, 0xA5, +0x01, 0x6B, 0x6C, 0xED, 0x4C, 0xED, 0x07, 0x2D, +0x30, 0xF0, 0x21, 0x6D, 0x70, 0xF3, 0xBC, 0xA5, +0xAC, 0xEB, 0x4C, 0xEB, 0x18, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0x72, 0xA2, 0x01, 0x6A, +0x4C, 0xEB, 0x08, 0x2B, 0x30, 0xF0, 0x21, 0x6B, +0x70, 0xF3, 0x7C, 0xA3, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x07, 0x22, 0x00, 0x18, 0x28, 0xF0, +0x01, 0x72, 0x05, 0x61, 0x00, 0x18, 0xFD, 0xF1, +0x02, 0x10, 0x00, 0x18, 0x61, 0xCE, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x24, 0x67, 0x6E, 0xF5, +0x58, 0x9A, 0xEF, 0xF6, 0x85, 0xA3, 0xFF, 0x68, +0x0C, 0xE9, 0x40, 0xEA, 0x01, 0x72, 0x19, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x94, 0xA2, 0x7F, 0x6B, 0x8C, 0xEB, +0x0C, 0xEB, 0x0F, 0x23, 0x68, 0xF3, 0x9D, 0xA2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x7D, 0xC2, 0x68, 0xF3, 0x5D, 0xA2, 0x07, 0x6B, +0x6C, 0xEA, 0x03, 0x2A, 0x91, 0x67, 0x00, 0x18, +0x7A, 0xCC, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x24, 0x67, 0x6E, 0xF5, +0x58, 0x9A, 0xEF, 0xF6, 0x85, 0xA3, 0xFF, 0x68, +0x0C, 0xE9, 0x40, 0xEA, 0x01, 0x6B, 0x6E, 0xEA, +0x29, 0x2A, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0xB4, 0xA3, 0x7F, 0x6C, +0xAC, 0xEC, 0x0C, 0xEC, 0x1F, 0x24, 0x10, 0xF0, +0x24, 0x6C, 0xBC, 0xF3, 0x9C, 0x9C, 0x40, 0xC4, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0x48, 0x9A, +0x02, 0x6C, 0x80, 0xC2, 0x68, 0xF3, 0x99, 0xA3, +0x03, 0x6A, 0x4B, 0xEA, 0x4C, 0xEC, 0x68, 0xF3, +0x99, 0xC3, 0x68, 0xF3, 0x9D, 0xA3, 0x8C, 0xEA, +0x68, 0xF3, 0x5D, 0xC3, 0x68, 0xF3, 0x5D, 0xA3, +0x07, 0x6B, 0x6C, 0xEA, 0x03, 0x2A, 0x91, 0x67, +0x00, 0x18, 0x7A, 0xCC, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0xBD, 0xA2, +0x05, 0x6B, 0x6B, 0xEB, 0xAC, 0xEB, 0x68, 0xF3, +0x7D, 0xC2, 0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, +0x7A, 0xCC, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0x67, 0x6E, 0xF5, 0x58, 0x9A, 0xEF, 0xF6, +0x85, 0xA3, 0xFF, 0x68, 0x0C, 0xE9, 0x40, 0xEA, +0x01, 0x72, 0x1B, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0x94, 0xA3, +0x7F, 0x6A, 0x8C, 0xEA, 0x0C, 0xEA, 0x11, 0x22, +0x68, 0xF3, 0x75, 0xA3, 0x10, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x0C, 0xEA, 0x20, 0x72, 0x06, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0x03, 0x10, 0x91, 0x67, 0x00, 0x18, +0x6A, 0xCE, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0xF2, 0x63, 0xA2, 0x08, 0x2B, +0xC0, 0xF0, 0x7D, 0xA2, 0x07, 0x6A, 0x6C, 0xEA, +0x4E, 0xE9, 0x02, 0x29, 0x00, 0x18, 0xE2, 0xEE, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, +0x08, 0x4B, 0x00, 0xF2, 0xB3, 0xA3, 0x04, 0x67, +0x01, 0x6C, 0xFF, 0x6A, 0xAC, 0xEC, 0x4C, 0xEC, +0x4C, 0xE8, 0x13, 0x24, 0xA6, 0x32, 0x07, 0x6C, +0x8C, 0xEA, 0x0E, 0xEA, 0x0E, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF7, 0x44, 0x9A, 0x40, 0x9A, +0x20, 0xF2, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF7, 0x40, 0x9A, 0x40, 0x9A, 0x00, 0xF2, +0x5C, 0xDB, 0x90, 0x67, 0x00, 0x18, 0x42, 0xCA, +0x80, 0xF0, 0x0E, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xC8, 0xF4, 0x72, 0xA2, 0x01, 0x6A, 0x4C, 0xEB, +0x08, 0x2B, 0x30, 0xF0, 0x21, 0x6B, 0x70, 0xF3, +0x7C, 0xA3, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x0C, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, +0x56, 0xA2, 0x02, 0x72, 0x36, 0x60, 0x30, 0xF0, +0x21, 0x6A, 0x90, 0xF3, 0x57, 0xA2, 0x02, 0x72, +0x30, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0xB4, 0xA2, 0x7F, 0x6B, +0xFF, 0x6C, 0xAC, 0xEB, 0x0D, 0x2B, 0x08, 0xF3, +0x6A, 0xA2, 0x01, 0x6A, 0x4C, 0xEB, 0x8C, 0xEB, +0x07, 0x2B, 0x30, 0xF0, 0x21, 0x6B, 0x70, 0xF3, +0x7C, 0xA3, 0x6C, 0xEA, 0x8C, 0xEA, 0x09, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x02, 0x72, 0x13, 0x60, 0x90, 0x67, 0x00, 0x18, +0x3A, 0xCF, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0xF2, 0x63, 0xA2, 0x09, 0x2B, +0xC0, 0xF0, 0x7D, 0xA2, 0x07, 0x6A, 0x6C, 0xEA, +0x0E, 0xEA, 0x03, 0x2A, 0x90, 0x67, 0x80, 0x18, +0x6B, 0x0E, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0xF2, 0xA5, 0xA2, 0x01, 0x6C, +0xFF, 0x6B, 0xAC, 0xEC, 0x39, 0x24, 0xB6, 0x34, +0x8E, 0xE8, 0x36, 0x28, 0x00, 0xF2, 0xA8, 0xA2, +0x00, 0xF2, 0xC7, 0xA2, 0x7F, 0x6C, 0x8C, 0xED, +0x8C, 0xEE, 0x00, 0xF2, 0x88, 0xA2, 0x6C, 0xED, +0x6C, 0xEE, 0x9E, 0x34, 0x6C, 0xEC, 0x05, 0x2C, +0xB4, 0x35, 0xD0, 0x4D, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xED, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0xF2, 0xE6, 0xA2, 0x7F, 0x6B, +0xEC, 0xEB, 0x40, 0xF2, 0x6C, 0xC2, 0x00, 0xF2, +0x65, 0xA2, 0x01, 0x6F, 0x66, 0x30, 0xEC, 0xE8, +0x40, 0xF2, 0x0D, 0xC2, 0x00, 0xF2, 0x07, 0xA2, +0x1E, 0x30, 0x40, 0xF2, 0x10, 0xC2, 0x6A, 0x30, +0x6E, 0x33, 0xEC, 0xEB, 0xEC, 0xE8, 0x40, 0xF2, +0x6F, 0xC2, 0x00, 0x6B, 0x40, 0xF2, 0x0E, 0xC2, +0x40, 0xF2, 0x71, 0xC2, 0x00, 0x18, 0xCB, 0xDF, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x3D, 0xF0, 0x44, 0x9A, +0xFF, 0x69, 0x8C, 0xE9, 0x60, 0xA2, 0x03, 0x6A, +0x6C, 0xEA, 0x03, 0x72, 0x08, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x3D, 0xF0, 0x68, 0x9A, 0x7F, 0x6A, +0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x00, 0xF2, +0x93, 0xA2, 0x10, 0x6B, 0x8C, 0xEB, 0x27, 0x23, +0x96, 0x33, 0x2E, 0xEB, 0x24, 0x2B, 0x10, 0xF0, +0x24, 0x6B, 0x9C, 0xF7, 0x88, 0x9B, 0x8F, 0x6B, +0xA0, 0xA4, 0xAC, 0xEB, 0x60, 0xC4, 0x10, 0xF0, +0x24, 0x6B, 0x9C, 0xF7, 0x64, 0x9B, 0x60, 0x9B, +0x20, 0xF2, 0x68, 0xDA, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF7, 0x60, 0x9B, 0x60, 0x9B, 0x20, 0xF2, +0x64, 0xDA, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF7, +0x7C, 0x9B, 0x60, 0x9B, 0x20, 0xF2, 0x70, 0xDA, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF3, 0x68, 0x9B, +0x60, 0x9B, 0x20, 0xF2, 0x6C, 0xDA, 0x30, 0xF0, +0x20, 0x68, 0xEF, 0xF4, 0x08, 0x48, 0x00, 0xF2, +0x6C, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, 0x66, 0x22, +0x76, 0x32, 0x2E, 0xEA, 0x63, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF3, 0x48, 0x9A, 0x7D, 0x67, +0x00, 0xF0, 0x1A, 0x04, 0x40, 0x9A, 0x05, 0x05, +0x04, 0x6E, 0x05, 0xD2, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF7, 0x5C, 0x9A, 0x40, 0x9A, 0x04, 0xD2, +0x2D, 0x6A, 0x58, 0xC3, 0x09, 0x6A, 0x53, 0xCB, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x50, 0x9B, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, +0x50, 0x9B, 0x04, 0x05, 0x04, 0x6E, 0x00, 0xF0, +0x1E, 0x04, 0x40, 0xEA, 0x5D, 0x67, 0x20, 0xF0, +0x22, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x58, 0x9A, 0x06, 0x04, 0x40, 0xEA, 0x00, 0xF2, +0x8F, 0xA0, 0x00, 0xF2, 0xAF, 0xA0, 0x00, 0xF2, +0xCE, 0xA0, 0xFF, 0x6B, 0x7F, 0x6A, 0x9E, 0x34, +0x4C, 0xED, 0x4C, 0xEE, 0x6C, 0xEC, 0x6C, 0xED, +0x6C, 0xEE, 0x05, 0x2C, 0xB4, 0x35, 0xD0, 0x4D, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xED, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x00, 0xF2, +0xED, 0xA2, 0x7F, 0x6B, 0xEC, 0xEB, 0x40, 0xF2, +0x6C, 0xC2, 0x00, 0xF2, 0x6C, 0xA2, 0x01, 0x6F, +0x66, 0x30, 0xEC, 0xE8, 0x40, 0xF2, 0x0D, 0xC2, +0x00, 0xF2, 0x0E, 0xA2, 0x1E, 0x30, 0x40, 0xF2, +0x10, 0xC2, 0x6A, 0x30, 0x6E, 0x33, 0xEC, 0xEB, +0xEC, 0xE8, 0x40, 0xF2, 0x6F, 0xC2, 0x00, 0x6B, +0x40, 0xF2, 0x0E, 0xC2, 0x40, 0xF2, 0x71, 0xC2, +0x00, 0x18, 0xCB, 0xDF, 0x0D, 0x97, 0x0C, 0x91, +0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xDF, 0xD9, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x7A, 0xA0, 0x01, 0x6A, 0xFF, 0x69, +0x6C, 0xEA, 0x2C, 0xEC, 0x2C, 0xEA, 0x04, 0xD4, +0x19, 0x22, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x00, 0x6D, 0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, +0xEC, 0xE1, 0x68, 0xF3, 0x9A, 0xA0, 0x01, 0x6B, +0x6C, 0xEA, 0xFA, 0x4B, 0x48, 0x32, 0x8C, 0xEB, +0x4D, 0xEB, 0x04, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x68, 0xF3, 0x7A, 0xC0, 0x03, 0x22, 0x04, 0x94, +0x00, 0x18, 0x7A, 0xCC, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x7A, 0xA0, 0x02, 0x6A, 0xFF, 0x69, +0x6C, 0xEA, 0x2C, 0xEC, 0x2C, 0xEA, 0x04, 0xD4, +0x20, 0x22, 0x03, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x01, 0x6D, 0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, +0xEC, 0xE1, 0x68, 0xF3, 0x9A, 0xA0, 0x01, 0x6B, +0x4C, 0xEB, 0x09, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0x68, 0xF3, 0x94, 0xA0, 0x6C, 0x33, 0x6D, 0xEA, +0x7F, 0x6B, 0x8C, 0xEB, 0x2C, 0xEB, 0x68, 0xF3, +0x5A, 0xC0, 0x07, 0x23, 0x08, 0x6B, 0x4C, 0xEB, +0x2C, 0xEB, 0x03, 0x23, 0x04, 0x94, 0x00, 0x18, +0x7A, 0xCC, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0xA9, 0xF0, 0x68, 0xA0, 0x11, 0x6A, +0xFF, 0x69, 0x6C, 0xEA, 0x11, 0x72, 0x27, 0x61, +0xC9, 0xF0, 0x64, 0xA0, 0x02, 0x6A, 0x6C, 0xEA, +0x2C, 0xEA, 0x21, 0x22, 0x04, 0x94, 0x03, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x01, 0x6D, 0xC9, 0xF0, +0x44, 0xC0, 0x00, 0x18, 0xEC, 0xE1, 0xC9, 0xF0, +0x84, 0xA0, 0x01, 0x6B, 0x4C, 0xEB, 0x05, 0x6A, +0x4B, 0xEA, 0x68, 0x33, 0x8C, 0xEA, 0x6D, 0xEA, +0x04, 0x6B, 0x4C, 0xEB, 0x2C, 0xEB, 0xC9, 0xF0, +0x44, 0xC0, 0x09, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0xE0, 0xF0, 0x66, 0xA2, +0x01, 0x4B, 0xE0, 0xF0, 0x66, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF6, 0x4B, 0xA2, 0x03, 0x2A, +0x04, 0x94, 0x80, 0x18, 0x94, 0x0D, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x08, 0xF3, +0x6A, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, 0x25, 0x22, +0x08, 0xF3, 0x4D, 0xA0, 0x04, 0x72, 0x21, 0x60, +0x08, 0xF3, 0x4E, 0xA0, 0x02, 0x72, 0x1D, 0x60, +0x02, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x18, 0x6D, 0xC5, 0x15, 0x10, +0x00, 0x18, 0x1C, 0xF2, 0x08, 0xF3, 0x4E, 0xA0, +0x08, 0x72, 0x06, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x0C, 0x6C, 0x06, 0x10, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x04, 0x6C, 0x00, 0x6D, 0xC5, 0x67, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x08, 0xF3, 0x6A, 0xA0, 0x01, 0x6A, +0x6C, 0xEA, 0x25, 0x22, 0x08, 0xF3, 0x4D, 0xA0, +0x04, 0x72, 0x21, 0x60, 0x08, 0xF3, 0x4E, 0xA0, +0x02, 0x72, 0x1D, 0x60, 0x02, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x18, +0x6D, 0xC5, 0x15, 0x10, 0x00, 0x18, 0x1C, 0xF2, +0x08, 0xF3, 0x4E, 0xA0, 0x08, 0x72, 0x06, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x0C, 0x6C, 0x06, 0x10, 0x08, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x6C, +0x00, 0x6D, 0xC5, 0x67, 0x40, 0xEA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x08, 0xF3, +0x6A, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, 0x25, 0x22, +0x08, 0xF3, 0x4D, 0xA0, 0x04, 0x72, 0x21, 0x60, +0x08, 0xF3, 0x4E, 0xA0, 0x02, 0x72, 0x1D, 0x60, +0x02, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x18, 0x6D, 0xC5, 0x15, 0x10, +0x00, 0x18, 0x1C, 0xF2, 0x08, 0xF3, 0x4E, 0xA0, +0x08, 0x72, 0x06, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x0C, 0x6C, 0x06, 0x10, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x04, 0x6C, 0x00, 0x6D, 0xC5, 0x67, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x08, 0xF3, 0x6A, 0xA0, 0x01, 0x6A, +0x6C, 0xEA, 0x2F, 0x22, 0x08, 0xF3, 0x4D, 0xA0, +0x04, 0x72, 0x2B, 0x60, 0x08, 0xF3, 0x4E, 0xA0, +0x02, 0x72, 0x27, 0x60, 0x02, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x18, +0x6D, 0xC5, 0x1F, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0xC4, 0x67, 0x40, 0xEA, 0x00, 0x18, 0xB6, 0xC4, +0x08, 0xF3, 0x4E, 0xA0, 0x0C, 0x72, 0x07, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x08, 0x6C, 0x00, 0x6D, 0x08, 0x10, 0x04, 0x72, +0x08, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x00, 0x6C, 0xA4, 0x67, 0xC5, 0x67, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x08, 0xF3, 0x6A, 0xA0, 0x01, 0x6A, +0x6C, 0xEA, 0x2F, 0x22, 0x08, 0xF3, 0x4D, 0xA0, +0x04, 0x72, 0x2B, 0x60, 0x08, 0xF3, 0x4E, 0xA0, +0x02, 0x72, 0x27, 0x60, 0x02, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x18, +0x6D, 0xC5, 0x1F, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0xC4, 0x67, 0x40, 0xEA, 0x00, 0x18, 0xB6, 0xC4, +0x08, 0xF3, 0x4E, 0xA0, 0x0C, 0x72, 0x07, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x08, 0x6C, 0x00, 0x6D, 0x08, 0x10, 0x04, 0x72, +0x08, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x00, 0x6C, 0xA4, 0x67, 0xC5, 0x67, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x08, 0xF3, 0x6A, 0xA0, 0x01, 0x6A, +0x6C, 0xEA, 0x2F, 0x22, 0x08, 0xF3, 0x4D, 0xA0, +0x04, 0x72, 0x2B, 0x60, 0x08, 0xF3, 0x4E, 0xA0, +0x02, 0x72, 0x27, 0x60, 0x02, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x18, +0x6D, 0xC5, 0x1F, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0xC4, 0x67, 0x40, 0xEA, 0x00, 0x18, 0xB6, 0xC4, +0x08, 0xF3, 0x4E, 0xA0, 0x0C, 0x72, 0x07, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x08, 0x6C, 0x00, 0x6D, 0x08, 0x10, 0x04, 0x72, +0x08, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x00, 0x6C, 0xA4, 0x67, 0xC5, 0x67, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x00, 0x18, 0xF5, 0xE7, 0x02, 0x67, +0x01, 0x6A, 0x0C, 0xEA, 0x11, 0x22, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0xE5, 0xC8, 0x10, 0xF0, +0x24, 0x6A, 0x3D, 0xF0, 0x4C, 0x9A, 0xFF, 0x6C, +0x01, 0x4C, 0x60, 0x9A, 0x8C, 0xEB, 0x08, 0x23, +0x60, 0x9A, 0x8D, 0xEB, 0x60, 0xDA, 0x04, 0x10, +0x00, 0x6C, 0xA4, 0x67, 0x00, 0x18, 0xE5, 0xC8, +0x40, 0x6A, 0x0C, 0xEA, 0x0F, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x3D, 0xF0, 0x50, 0x9A, 0x60, 0xA2, +0x00, 0xF6, 0x60, 0x33, 0x00, 0xF6, 0x63, 0x33, +0x00, 0x53, 0x00, 0x6B, 0x02, 0x61, 0x80, 0x6B, +0x6B, 0xEB, 0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x90, 0xA2, +0x88, 0xF3, 0xB1, 0xA2, 0x88, 0xF3, 0xD7, 0xA2, +0x02, 0x6F, 0x00, 0x18, 0x3A, 0xC9, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x29, 0xF5, 0x70, 0xA2, 0x02, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0x51, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x4C, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x74, 0xA0, 0x7F, 0x6A, 0xFF, 0x69, +0x6C, 0xEA, 0x1E, 0x22, 0x68, 0xF3, 0x97, 0xA0, +0x96, 0x34, 0x2C, 0xEC, 0x00, 0x18, 0x89, 0xE8, +0x02, 0x6B, 0x4C, 0xEB, 0x2C, 0xEB, 0x07, 0x23, +0x68, 0xF3, 0x97, 0xA0, 0x96, 0x34, 0x2C, 0xEC, +0x00, 0x18, 0x27, 0xCE, 0x0D, 0x10, 0x68, 0xF3, +0x97, 0xA0, 0x68, 0xF3, 0x79, 0xA0, 0x05, 0x6A, +0x4B, 0xEA, 0x96, 0x34, 0x6C, 0xEA, 0x2C, 0xEC, +0x68, 0xF3, 0x59, 0xC0, 0x00, 0x18, 0x7A, 0xCC, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x94, 0xA2, 0x7F, 0x6B, 0x8C, 0xEB, +0x07, 0x23, 0x68, 0xF3, 0x97, 0xA2, 0xFF, 0x6A, +0x96, 0x34, 0x4C, 0xEC, 0x00, 0x18, 0x85, 0xCE, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0x1B, 0xE0, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF6, 0xA1, 0xA3, +0x01, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x02, 0x23, 0x80, 0x18, 0x0D, 0x08, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x68, +0x8C, 0xE8, 0x00, 0x18, 0x45, 0xF2, 0x90, 0x67, +0x00, 0x18, 0x4A, 0xCC, 0x00, 0x6C, 0x00, 0x18, +0x34, 0xCA, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0xF2, 0x63, 0xA2, 0x17, 0x2B, +0xC0, 0xF0, 0x7D, 0xA2, 0x07, 0x6A, 0x6C, 0xEA, +0x0E, 0xEA, 0x07, 0x2A, 0x00, 0x18, 0x49, 0xD6, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF3, 0x5C, 0x9A, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF6, +0x61, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x90, 0x67, 0x80, 0x18, 0x0D, 0x08, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x69, 0xF2, 0x70, 0xA2, 0x01, 0x6A, 0x4C, 0xEB, +0x0A, 0x23, 0x30, 0xF0, 0x20, 0x6B, 0xCF, 0xF5, +0x73, 0xA3, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x02, 0x2A, 0x80, 0x18, 0xD1, 0x0D, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xF4, 0xD3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xF1, 0xD3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xCE, 0xDA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x4C, 0xDA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x1D, 0xEE, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF6, 0xA1, 0xA3, +0x01, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x02, 0x23, 0x80, 0x18, 0x57, 0x08, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0xCB, 0xE6, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x24, 0x67, 0xC0, 0xF0, +0x9D, 0xA2, 0xFF, 0x6D, 0x07, 0x6B, 0xAC, 0xE9, +0x8C, 0xEB, 0x2E, 0xEB, 0x12, 0x2B, 0xE0, 0xF0, +0x8A, 0xA2, 0x03, 0x6B, 0x8C, 0xEB, 0xAC, 0xEB, +0x07, 0x2B, 0xE0, 0xF0, 0xA9, 0xA2, 0x8A, 0x34, +0x82, 0xED, 0x07, 0x61, 0xE0, 0xF0, 0x69, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF3, 0x40, 0x9A, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x18, 0xE4, 0xF1, 0x68, 0xF3, +0x74, 0xA0, 0x7F, 0x6A, 0x6C, 0xEA, 0x32, 0x22, +0x68, 0xF3, 0x5A, 0xA0, 0x21, 0x6B, 0x6B, 0xEB, +0x4C, 0xEB, 0x40, 0x6A, 0x6C, 0xEA, 0x68, 0xF3, +0x7A, 0xC0, 0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0x22, +0x88, 0xF3, 0x90, 0xA0, 0x88, 0xF3, 0xB1, 0xA0, +0x88, 0xF3, 0xD7, 0xA0, 0x05, 0x6F, 0x00, 0x18, +0x3A, 0xC9, 0x68, 0xF3, 0x7A, 0xA0, 0x41, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, 0x5A, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x99, 0xA2, 0x40, 0x6B, 0x8C, 0xEB, +0x0D, 0x23, 0x68, 0xF3, 0x7A, 0xA2, 0x10, 0x6A, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x06, 0x22, +0x00, 0x18, 0x7A, 0xCA, 0x03, 0x2A, 0x91, 0x67, +0x00, 0x18, 0x98, 0xEC, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, 0x69, 0xA2, +0x2E, 0xEB, 0x11, 0x2B, 0x69, 0xF3, 0x68, 0xA2, +0x1F, 0x6C, 0x6A, 0x32, 0x8C, 0xEA, 0x47, 0xE9, +0x01, 0x6C, 0x8C, 0xEA, 0x08, 0x22, 0x02, 0x6A, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0x51, 0xEA, 0x30, 0xF0, +0x20, 0x68, 0x91, 0x67, 0xEF, 0xF4, 0x08, 0x48, +0x00, 0x18, 0xEA, 0xCB, 0x00, 0xF2, 0x43, 0xA0, +0x0B, 0x2A, 0x91, 0x67, 0x80, 0x18, 0xA2, 0x0B, +0xE0, 0xF1, 0x79, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x91, 0x67, 0x80, 0x18, 0x57, 0x08, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0xD9, 0xE6, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFF, 0x63, 0x01, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF6, 0x60, 0x9B, 0xFF, 0x6A, 0x4C, 0xEE, +0x6D, 0xE4, 0x08, 0x68, 0x80, 0xA3, 0xDB, 0xE0, +0x02, 0x67, 0x4C, 0xED, 0x07, 0xEE, 0xD0, 0x67, +0x4C, 0xEF, 0x04, 0xED, 0x4C, 0xEC, 0xCC, 0xEF, +0x0F, 0xE8, 0x8C, 0xE8, 0xE4, 0xED, 0xED, 0xE8, +0x4C, 0xE8, 0x00, 0xC3, 0x01, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF6, 0x40, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x8C, 0xEB, 0x4D, 0xE3, 0x40, 0xA3, 0xFF, 0x6C, +0x8C, 0xEE, 0x08, 0x6B, 0xDB, 0xE3, 0x8C, 0xED, +0x8C, 0xEA, 0x64, 0x67, 0x47, 0xED, 0x67, 0xEE, +0x6C, 0xEA, 0x8C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF2, 0x64, 0x9B, +0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, 0x69, 0xE2, +0x00, 0x9A, 0x41, 0x45, 0x25, 0x67, 0x08, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, +0x85, 0x67, 0x2C, 0xE8, 0x40, 0xEA, 0x06, 0xEA, +0x50, 0x67, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0xF7, 0x1F, 0x68, +0x41, 0x45, 0x25, 0x67, 0x0C, 0xD6, 0x8C, 0xE8, +0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0x44, 0x9A, 0x41, 0xE0, 0xC0, 0xD8, 0x1A, 0x10, +0x01, 0x6D, 0x90, 0x67, 0xAB, 0xED, 0x00, 0x18, +0x42, 0xE7, 0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF4, 0x50, 0x9A, 0x91, 0x67, 0x40, 0xEA, +0x0C, 0x93, 0x64, 0xEA, 0x43, 0x67, 0x04, 0x93, +0x2C, 0xEA, 0x2F, 0xE9, 0x6C, 0xE9, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF2, 0x64, 0x9B, 0x2D, 0xEA, +0x61, 0xE0, 0x40, 0xD8, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x01, 0x74, 0x0D, 0x60, 0x06, 0x24, 0x02, 0x74, +0x10, 0x60, 0x03, 0x74, 0x00, 0x6A, 0x1C, 0x61, +0x14, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xA8, 0x35, +0x3D, 0xF0, 0x54, 0x9A, 0x0B, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xA8, 0x35, 0x3D, 0xF0, 0x58, 0x9A, +0x05, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x3D, 0xF0, +0x5C, 0x9A, 0xA8, 0x35, 0x55, 0xE5, 0x40, 0x9D, +0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF0, +0x40, 0x9A, 0xA8, 0x35, 0x55, 0xE5, 0x40, 0x9D, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x08, 0xF3, 0x00, 0x4A, +0x88, 0x34, 0x91, 0xE2, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF4, 0x74, 0x9A, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF5, 0xA0, 0x35, 0xCC, 0xEB, 0x10, 0xF0, +0x24, 0x6E, 0x3C, 0xF6, 0xD4, 0x9E, 0xCE, 0xF4, +0x50, 0x9A, 0x80, 0xAC, 0xAD, 0xEB, 0x01, 0x6D, +0xAB, 0xED, 0x6C, 0xEE, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6B, 0x8C, 0xEB, +0xFF, 0xF7, 0x1F, 0x6A, 0x81, 0x46, 0x06, 0x67, +0xAC, 0xEA, 0x06, 0x2C, 0x83, 0x67, 0xA2, 0x67, +0x00, 0x18, 0x6A, 0xE7, 0x02, 0x67, 0x0D, 0x10, +0x83, 0x67, 0xA2, 0x67, 0x00, 0x18, 0x6A, 0xE7, +0x22, 0x67, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, +0x50, 0x9A, 0x90, 0x67, 0x2C, 0xE8, 0x40, 0xEA, +0x06, 0xEA, 0x50, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x46, 0x67, 0xFF, 0x68, 0xFF, 0xF7, 0x1F, 0x69, +0x01, 0x4A, 0x0C, 0xD6, 0x0D, 0xD7, 0x8C, 0xE8, +0xAC, 0xE9, 0x04, 0x2A, 0x90, 0x67, 0xB1, 0x67, +0xC7, 0x67, 0x15, 0x10, 0xB1, 0x67, 0x90, 0x67, +0x00, 0x18, 0x6A, 0xE7, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x0C, 0x94, 0xAE, 0xF4, 0x50, 0x9A, +0x40, 0xEA, 0x0D, 0x96, 0x90, 0x67, 0xB1, 0x67, +0xC4, 0xEA, 0x0C, 0x92, 0x4C, 0xEE, 0x4F, 0xEB, +0x04, 0x92, 0x4C, 0xEB, 0x6D, 0xEE, 0x00, 0x18, +0x7D, 0xE7, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x0E, 0x91, 0x04, 0xD2, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xED, 0x4C, 0xE9, +0x0C, 0xD6, 0x0D, 0xD7, 0x0F, 0x90, 0x05, 0xD5, +0x00, 0x6A, 0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x40, 0xA8, 0x01, 0x4A, 0x40, 0xC8, 0x10, 0xF0, +0x24, 0x6A, 0x04, 0x94, 0x05, 0x95, 0xDC, 0xF4, +0xD4, 0x9A, 0x00, 0x18, 0x8D, 0xE7, 0x0C, 0x93, +0x6C, 0xEA, 0x0D, 0x93, 0x6E, 0xEA, 0x03, 0x22, +0x40, 0xA8, 0x23, 0xEA, 0xE7, 0x61, 0x40, 0xA8, +0x09, 0x97, 0x07, 0x90, 0x23, 0xEA, 0x08, 0x91, +0x58, 0x67, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, +0x24, 0x6A, 0x53, 0xF7, 0x11, 0x4A, 0x40, 0xDB, +0x00, 0x68, 0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF0, +0x44, 0x9A, 0x40, 0xA2, 0x12, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x5D, 0xF0, 0x48, 0x9A, 0x40, 0xA2, +0x0C, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF0, +0x4C, 0x9A, 0x40, 0xA2, 0x06, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x5D, 0xF0, 0x50, 0x9A, 0x40, 0xA2, +0x18, 0x22, 0xE0, 0xF3, 0x09, 0x70, 0x0A, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, +0x20, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x0C, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x32, 0x6C, 0x01, 0x48, +0x40, 0xEA, 0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xE8, +0xD0, 0x17, 0x01, 0x6A, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0xD3, 0xF7, 0x15, 0x4A, 0x40, 0xDB, 0x00, 0x6B, +0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF0, 0xB4, 0x9A, +0xFF, 0x6C, 0x40, 0xA5, 0xA0, 0xA5, 0x8C, 0xEA, +0xAC, 0xEC, 0x4E, 0xEC, 0x10, 0x24, 0x64, 0x73, +0x09, 0x61, 0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF3, +0x8C, 0x9B, 0x40, 0x6D, 0x60, 0x9C, 0xAD, 0xEB, +0x60, 0xDC, 0x20, 0xE8, 0x01, 0x4B, 0xFF, 0xF7, +0x1F, 0x6A, 0x4C, 0xEB, 0xE5, 0x17, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, +0x10, 0xF0, 0x24, 0x6A, 0xFF, 0x69, 0x34, 0xF0, +0x01, 0x4A, 0x8C, 0xE9, 0x40, 0xDB, 0x00, 0x68, +0x20, 0x10, 0x82, 0xF3, 0x08, 0x70, 0x09, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, +0x10, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x1F, 0x10, 0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x48, +0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x14, 0x6C, 0x40, 0xEA, 0x33, 0x58, +0x08, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF7, +0x5C, 0x9A, 0x01, 0x6B, 0x40, 0xA2, 0x6C, 0xEA, +0x0B, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF0, +0x58, 0x9A, 0x01, 0x6B, 0x40, 0x9A, 0x42, 0x32, +0x5E, 0x32, 0x6C, 0xEA, 0x2E, 0xEA, 0xD5, 0x2A, +0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, +0x10, 0xF0, 0x24, 0x6A, 0x34, 0xF0, 0x02, 0x4A, +0x40, 0xDB, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0xB4, 0xF0, 0x15, 0x4A, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x5D, 0xF0, 0x5C, 0x9A, 0x60, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0xF8, 0x2A, 0x10, 0xF0, +0x24, 0x6B, 0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, +0x24, 0x6A, 0xB4, 0xF0, 0x16, 0x4A, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, 0x80, 0x6B, +0x6B, 0xEB, 0x8D, 0xEB, 0x68, 0xF3, 0x79, 0xC2, +0x88, 0xF3, 0x68, 0xAA, 0x10, 0xF0, 0x24, 0x6A, +0x7D, 0xF0, 0x40, 0x9A, 0xFF, 0x68, 0x10, 0x6C, +0x60, 0xCA, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF4, +0x74, 0x9A, 0x40, 0xA3, 0x0C, 0xEA, 0x8D, 0xEA, +0x0C, 0xEA, 0x40, 0xC3, 0x01, 0x6C, 0x00, 0x18, +0x08, 0xE8, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF7, +0x40, 0x9A, 0x00, 0x6B, 0x01, 0x6C, 0x60, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF0, 0x7C, 0x9A, +0x40, 0xA3, 0x0C, 0xEA, 0x8D, 0xEA, 0x0C, 0xEA, +0x40, 0xC3, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x2D, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF4, 0x74, 0x9A, +0xEF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x00, 0x6C, 0x00, 0x18, 0x08, 0xE8, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6B, 0x8E, 0x9A, 0xFC, 0xF7, 0x60, 0x9B, +0x80, 0xDB, 0x68, 0xF3, 0x99, 0xA2, 0x7F, 0x6B, +0x8C, 0xEB, 0x68, 0xF3, 0x79, 0xC2, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xEC, +0x94, 0x34, 0x4C, 0xED, 0x4C, 0xEC, 0x10, 0xF0, +0x24, 0x6A, 0x7D, 0xF0, 0x44, 0x9A, 0x80, 0xC2, +0xA0, 0xC2, 0x20, 0xE8, 0xFF, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0x7D, 0xF0, 0x64, 0x9B, 0x4C, 0xEC, +0x94, 0x34, 0x4C, 0xEC, 0x80, 0xC3, 0x60, 0xA3, +0x6C, 0xEA, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xED, +0xFF, 0x75, 0x4C, 0xEC, 0xCC, 0xEA, 0x06, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x71, 0xE4, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x71, 0xE4, 0x2C, 0xF7, +0x6E, 0xA4, 0xAC, 0xEA, 0xAF, 0xED, 0x6C, 0xED, +0xAD, 0xEA, 0x2C, 0xF7, 0x4E, 0xC4, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6B, +0x6C, 0xEC, 0x07, 0x6A, 0x6C, 0xED, 0x8C, 0xEA, +0x01, 0x68, 0xE6, 0x67, 0x04, 0xEA, 0xAB, 0xEE, +0x30, 0xF0, 0x20, 0x6A, 0xAD, 0xEE, 0xCE, 0xF2, +0x44, 0x9A, 0x6C, 0xE8, 0xC0, 0xF7, 0xC3, 0x36, +0x8E, 0x34, 0x6C, 0xEF, 0xB0, 0x67, 0x0C, 0xEE, +0x6C, 0xEC, 0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xEC, +0xFF, 0x74, 0xAC, 0xEA, 0x05, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x47, 0xC3, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0xBF, 0xA3, 0x8C, 0xEA, 0x8F, 0xEC, +0xAC, 0xEC, 0x8D, 0xEA, 0x2C, 0xF7, 0x5F, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x06, 0x67, 0x4C, 0xE8, +0x53, 0x70, 0x4C, 0xEC, 0x4C, 0xED, 0x0A, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0x9F, 0xA3, 0x2C, 0xF7, 0x7E, 0xA3, +0x8D, 0xEB, 0x06, 0x10, 0x0C, 0x2C, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x66, 0xA3, 0xAD, 0xEB, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, +0x4C, 0x9A, 0x60, 0xC2, 0x2C, 0x10, 0x47, 0x70, +0x12, 0x60, 0x48, 0x58, 0x06, 0x60, 0x17, 0x70, +0x0E, 0x60, 0x44, 0x70, 0x0C, 0x60, 0x01, 0x70, +0x09, 0x10, 0x4C, 0x70, 0x08, 0x60, 0x4D, 0x58, +0x02, 0x60, 0x49, 0x70, 0x03, 0x10, 0x4E, 0x70, +0x02, 0x60, 0x51, 0x70, 0x06, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x0D, 0xF1, 0x46, 0xA2, 0xAD, 0xEA, +0x0D, 0x10, 0x00, 0x18, 0xAB, 0xE8, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x2C, 0xF7, +0x7F, 0xA2, 0x2C, 0xF7, 0x5E, 0xA2, 0x6D, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF3, 0x6C, 0x9B, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xE8, 0xF2, 0x1A, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x7D, 0xF0, 0x48, 0x9A, 0x00, 0xC2, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFF, 0x63, 0x01, 0xD1, 0x00, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xFF, 0x6A, +0x25, 0x67, 0xA9, 0xF0, 0xA8, 0xA0, 0x08, 0xF3, +0x10, 0xA0, 0x4C, 0xEF, 0x1F, 0x65, 0x01, 0x6F, +0xEC, 0xED, 0x0C, 0xEF, 0x4C, 0xE9, 0x4C, 0xEE, +0x4C, 0xED, 0x4C, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF4, 0x48, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEC, 0x00, 0xAA, 0xE1, 0xF7, 0x1F, 0x6A, +0x0C, 0xEA, 0x10, 0xF0, 0x24, 0x68, 0x1C, 0xF4, +0x04, 0x98, 0x51, 0xE4, 0x6C, 0xEC, 0x80, 0xC8, +0x9C, 0x32, 0x10, 0xF0, 0x24, 0x6C, 0x7D, 0xF0, +0x8C, 0x9C, 0x10, 0xF0, 0x24, 0x68, 0x7D, 0xF0, +0x10, 0x98, 0x91, 0xE2, 0x80, 0xAC, 0x01, 0xE2, +0x00, 0x98, 0x6C, 0xEC, 0x05, 0x21, 0x10, 0xF0, +0x00, 0x69, 0x2B, 0xE9, 0x2D, 0xEC, 0x6C, 0xEC, +0xD8, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, 0x10, 0xF0, +0x24, 0x6C, 0x7D, 0xF0, 0x8C, 0x9C, 0x91, 0xE2, +0x60, 0xCC, 0x10, 0xF0, 0x24, 0x6B, 0x7D, 0xF0, +0x74, 0x9B, 0x6D, 0xE2, 0x80, 0xA3, 0x01, 0x6B, +0x8C, 0xEB, 0x05, 0x23, 0x03, 0xF7, 0x01, 0x6B, +0x6B, 0xEB, 0x0C, 0xEB, 0x07, 0x10, 0x1F, 0xF7, +0x01, 0x6B, 0x6B, 0xEB, 0x0C, 0xEB, 0x18, 0x67, +0x00, 0x34, 0x8D, 0xEB, 0xFF, 0x76, 0x13, 0x60, +0x10, 0xF0, 0x24, 0x6C, 0x7D, 0xF0, 0x98, 0x9C, +0x80, 0xF4, 0xC0, 0x36, 0x6C, 0xEC, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0x74, 0x9B, 0x6D, 0xEE, +0x10, 0xF0, 0x24, 0x6B, 0x7D, 0xF0, 0x70, 0x9B, +0x8D, 0xEE, 0x6D, 0xE2, 0xC0, 0xDB, 0x01, 0x2F, +0x15, 0x25, 0x10, 0xF0, 0x24, 0x6B, 0x7D, 0xF0, +0x9C, 0x9B, 0xFF, 0x6D, 0x80, 0x6E, 0x91, 0xE2, +0x60, 0xA4, 0xCB, 0xEE, 0xAC, 0xEB, 0xCD, 0xEB, +0xAC, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0x9D, 0xF0, 0x60, 0x9B, 0x00, 0x6C, 0x80, 0xC3, +0x00, 0x6C, 0x11, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x7D, 0xF0, 0x9C, 0x9B, 0x7F, 0x6B, 0x91, 0xE2, +0xA0, 0xA4, 0xAC, 0xEB, 0x60, 0xC4, 0x10, 0xF0, +0x24, 0x6B, 0x9D, 0xF0, 0x60, 0x9B, 0x1C, 0x6C, +0x80, 0xC3, 0x08, 0xF4, 0x13, 0x6C, 0x10, 0xF0, +0x24, 0x6B, 0x9D, 0xF0, 0x64, 0x9B, 0x80, 0xCB, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF3, 0x90, 0x9B, +0xF7, 0x6B, 0x91, 0xE2, 0xA0, 0xA4, 0xAC, 0xEB, +0x60, 0xC4, 0x01, 0x91, 0x00, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x10, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0x29, 0xF5, 0x51, 0xA2, 0xFF, 0x63, 0x05, 0x5A, +0x36, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x48, 0x32, +0x5C, 0xF2, 0x04, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, +0x00, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0x48, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, 0x40, 0x9A, +0x1A, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0x48, 0x9A, 0x09, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x9D, 0xF0, 0x48, 0x9A, 0x0D, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x9D, 0xF0, 0x48, 0x9A, 0x40, 0x9A, +0x50, 0x32, 0x00, 0xF5, 0x42, 0x32, 0x08, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF0, 0x4C, 0x9A, +0x40, 0x9A, 0xE1, 0xF7, 0x1F, 0x6B, 0x6C, 0xEA, +0x00, 0xD2, 0x00, 0x93, 0xE0, 0xF3, 0x08, 0x6A, +0x60, 0x33, 0x68, 0x33, 0x5B, 0xEB, 0x01, 0x2A, +0xE5, 0xE8, 0x12, 0xEA, 0x01, 0x10, 0x66, 0x6A, +0x00, 0xD2, 0x00, 0x92, 0x01, 0x63, 0x20, 0xE8, +0xFF, 0x63, 0x01, 0xD0, 0x0C, 0x2C, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x9D, 0xF0, 0x90, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x58, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF5, 0xDC, 0x9A, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF5, 0x18, 0x4A, 0x00, 0x6D, +0x18, 0x6F, 0xF8, 0xED, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0x12, 0xEF, 0x6D, 0xE7, +0x00, 0xF1, 0x04, 0xA3, 0x01, 0x6F, 0xEC, 0xE8, +0x23, 0x20, 0x00, 0xF1, 0x64, 0xA3, 0x66, 0x33, +0xEC, 0xEB, 0xFF, 0x6F, 0xEC, 0xEB, 0x1C, 0x23, +0xFF, 0xF7, 0x78, 0x9A, 0x9B, 0xEB, 0x01, 0x2C, +0xE5, 0xE8, 0x12, 0xEB, 0xFF, 0xF7, 0x7C, 0xDA, +0x10, 0xEF, 0x03, 0x27, 0x01, 0x4B, 0xFF, 0xF7, +0x7C, 0xDA, 0x60, 0x9A, 0x78, 0xEE, 0x12, 0xEB, +0x9B, 0xEB, 0x01, 0x2C, 0xE5, 0xE8, 0x12, 0xEB, +0x60, 0xDA, 0xFF, 0xF7, 0x7C, 0x9A, 0x04, 0x2B, +0x01, 0x6F, 0xFF, 0xF7, 0xFC, 0xDA, 0x60, 0xDA, +0x01, 0x4D, 0x0A, 0x75, 0x18, 0x4A, 0xCC, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xE0, 0xF0, 0x78, 0x9A, 0xE0, 0xF0, 0x94, 0xDA, +0x7B, 0xEC, 0x01, 0x2B, 0xE5, 0xE8, 0x12, 0xEB, +0xE0, 0xF0, 0x7C, 0xDA, 0x78, 0x67, 0x00, 0xF1, +0x60, 0xDA, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, +0x8D, 0xEB, 0x69, 0xF3, 0x68, 0xC2, 0x01, 0x90, +0x01, 0x63, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x69, 0xF3, 0x48, 0xA0, +0x03, 0x6B, 0x4C, 0xEB, 0x00, 0x6A, 0x33, 0x2B, +0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF0, 0x54, 0x9A, +0x30, 0xF0, 0x20, 0x69, 0x30, 0xF0, 0x20, 0x6C, +0x60, 0xC2, 0x4E, 0xF2, 0x4C, 0x99, 0x29, 0xF5, +0x10, 0x4C, 0x00, 0x6D, 0xD4, 0x6E, 0x40, 0xEA, +0x4E, 0xF2, 0x4C, 0x99, 0x30, 0xF0, 0x20, 0x6C, +0xFF, 0x6E, 0xCF, 0xF5, 0x1C, 0x4C, 0x00, 0x6D, +0x01, 0x4E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x01, 0x6B, 0x66, 0x6C, +0xE0, 0xF0, 0x78, 0xDA, 0xE0, 0xF0, 0x94, 0xDA, +0xE0, 0xF0, 0x9C, 0xDA, 0x01, 0x6A, 0x4B, 0xEA, +0x69, 0xF3, 0x88, 0xA0, 0x69, 0xF3, 0x49, 0xC0, +0x7D, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0x6D, 0xEA, +0x69, 0xF3, 0x48, 0xC0, 0x43, 0x67, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x69, 0xF3, +0x88, 0xA0, 0x01, 0x6B, 0x00, 0x6A, 0x8C, 0xEB, +0x24, 0x23, 0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF0, +0x54, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x03, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x69, 0xF3, 0x48, 0xC0, +0x00, 0x18, 0x3F, 0xE9, 0x04, 0xD2, 0x04, 0x94, +0x00, 0x18, 0x60, 0xE9, 0x69, 0xF3, 0x68, 0xA0, +0x02, 0x6A, 0x42, 0xF1, 0x1C, 0x6C, 0x6D, 0xEA, +0x69, 0xF3, 0x48, 0xC0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0xEF, 0xF5, 0xC0, 0x9B, 0x01, 0x6D, 0x40, 0xEA, +0x01, 0x6A, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x69, 0xF3, 0xA8, 0xA3, +0x02, 0x6C, 0x00, 0x6A, 0xAC, 0xEC, 0x0C, 0x24, +0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF0, 0x54, 0x9A, +0x00, 0x6C, 0x80, 0xC2, 0x03, 0x6A, 0x4B, 0xEA, +0xAC, 0xEA, 0x69, 0xF3, 0x48, 0xC3, 0x01, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x00, 0x6A, 0x18, 0x6C, +0x98, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, +0x08, 0x4B, 0x01, 0x4A, 0x0A, 0x72, 0x12, 0xEC, +0x71, 0xE4, 0x00, 0xF1, 0xA4, 0xA4, 0x02, 0x6B, +0x6B, 0xEB, 0xAC, 0xEB, 0x00, 0xF1, 0x64, 0xC4, +0xEE, 0x61, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0x29, 0xF5, 0x50, 0xA2, 0x01, 0x6B, 0x4C, 0xEB, +0x00, 0x6A, 0x1C, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF5, 0x1C, 0x4A, 0x00, 0x6B, 0xA0, 0x9A, +0x8E, 0xED, 0x0F, 0x2D, 0x18, 0x6E, 0xD8, 0xEB, +0x30, 0xF0, 0x20, 0x6D, 0xEF, 0xF4, 0x08, 0x4D, +0x12, 0xEE, 0xB9, 0xE6, 0x00, 0xF1, 0xE4, 0xA6, +0x02, 0x6D, 0xAB, 0xED, 0xEC, 0xED, 0x00, 0xF1, +0xA4, 0xC6, 0x01, 0x4B, 0x0A, 0x73, 0x18, 0x4A, +0xEA, 0x61, 0x01, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x5D, 0x67, 0x20, 0xF0, 0x78, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0x0A, 0xD4, 0x29, 0xF5, 0x90, 0xA2, +0x01, 0x6A, 0x00, 0xF6, 0xE0, 0x31, 0x8C, 0xEA, +0x0B, 0xD5, 0x0C, 0xD6, 0x00, 0xF6, 0x23, 0x31, +0x80, 0xF0, 0x0E, 0x22, 0x24, 0x23, 0x01, 0x73, +0x80, 0xF0, 0x0A, 0x61, 0x0A, 0x93, 0x80, 0xF0, +0x07, 0x23, 0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF0, +0x58, 0x9A, 0xC3, 0xEA, 0x80, 0xF0, 0x00, 0x61, +0x7F, 0x71, 0x7E, 0x60, 0xFF, 0xF7, 0x1F, 0x51, +0x7B, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, +0x1C, 0x9A, 0x1B, 0xEE, 0x01, 0x28, 0xE5, 0xE8, +0x10, 0xEA, 0x12, 0xE8, 0x02, 0x22, 0x01, 0x48, +0x04, 0x10, 0x03, 0x28, 0x01, 0x68, 0x50, 0x67, +0x1F, 0x10, 0x01, 0x6B, 0x20, 0x10, 0x0A, 0x95, +0x67, 0x25, 0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF0, +0x58, 0x9A, 0x0C, 0x96, 0xC3, 0xEA, 0x60, 0x61, +0x7F, 0x71, 0x5E, 0x60, 0xFF, 0xF7, 0x1F, 0x51, +0x5B, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, +0x00, 0x9A, 0x1B, 0xEE, 0x01, 0x28, 0xE5, 0xE8, +0x10, 0xEA, 0x12, 0xE8, 0x02, 0x22, 0x01, 0x48, +0x05, 0x10, 0x04, 0x28, 0x01, 0x68, 0x00, 0x6A, +0x04, 0xD2, 0x02, 0x10, 0x00, 0x6B, 0x04, 0xD3, +0x0A, 0x94, 0x00, 0x18, 0xE9, 0xE9, 0x00, 0x6C, +0xFF, 0x6E, 0xA4, 0x67, 0xCC, 0xED, 0x1D, 0x65, +0x18, 0x6D, 0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0x01, 0x6D, 0x12, 0xEA, +0x69, 0xE2, 0x00, 0xF1, 0x44, 0xA2, 0xAC, 0xEA, +0xCC, 0xEA, 0x2F, 0x2A, 0xD8, 0x67, 0x18, 0x6F, +0xF8, 0xEE, 0x04, 0x96, 0xC4, 0x36, 0x04, 0xD6, +0x03, 0x6E, 0xCB, 0xEE, 0x12, 0xEC, 0x71, 0xE4, +0x00, 0xF1, 0xE4, 0xA4, 0xEC, 0xEE, 0x04, 0x97, +0xED, 0xEE, 0x00, 0xF1, 0xC4, 0xC4, 0x0A, 0x96, +0x00, 0xF1, 0xD4, 0xDC, 0x0B, 0x97, 0x00, 0xF1, +0xF8, 0xDC, 0x0C, 0x96, 0x18, 0x6F, 0x00, 0xF1, +0xC8, 0xDC, 0xD8, 0x67, 0x01, 0x4E, 0xF8, 0xEE, +0x12, 0xEE, 0xCD, 0xE3, 0xE0, 0xF0, 0x58, 0xDB, +0xE0, 0xF0, 0x14, 0xDB, 0x00, 0xF1, 0x46, 0xC4, +0x00, 0xF1, 0x44, 0xA4, 0x00, 0xF1, 0x27, 0xC4, +0x4D, 0xED, 0x00, 0xF1, 0xA4, 0xC4, 0x01, 0x6A, +0x04, 0x10, 0x01, 0x4C, 0x0A, 0x74, 0xBC, 0x61, +0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x06, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF5, 0x18, 0x4A, 0x00, 0x6C, +0x4F, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, +0x18, 0x4A, 0x00, 0x6B, 0x18, 0x6D, 0xB8, 0xEB, +0x30, 0xF0, 0x20, 0x6C, 0xEF, 0xF4, 0x08, 0x4C, +0x12, 0xED, 0x91, 0xE5, 0x00, 0xF1, 0xC4, 0xA4, +0x01, 0x6D, 0xAC, 0xEE, 0x08, 0x26, 0x00, 0xF1, +0x84, 0xA4, 0x86, 0x34, 0xAC, 0xEC, 0x03, 0x24, +0x80, 0x9A, 0x01, 0x4C, 0x80, 0xDA, 0x01, 0x4B, +0x0A, 0x73, 0x18, 0x4A, 0xE7, 0x61, 0x00, 0x18, +0x3F, 0xE9, 0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x94, 0xA2, +0x7F, 0x6B, 0x8C, 0xEB, 0x1A, 0x23, 0x68, 0xF3, +0x77, 0xA2, 0x69, 0xF3, 0x89, 0xA2, 0x76, 0x33, +0x8E, 0xEB, 0x13, 0x2B, 0x68, 0xF3, 0x95, 0xA2, +0x0F, 0x6B, 0x8C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, +0x0C, 0x23, 0x88, 0xF3, 0x82, 0xA2, 0x04, 0x93, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, 0x5C, 0x9A, +0x78, 0xEC, 0x12, 0xEC, 0x8E, 0xEA, 0x09, 0x2A, +0x5B, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, +0xCF, 0xF5, 0x5C, 0x9A, 0x6E, 0xEA, 0x54, 0x22, +0x04, 0x94, 0x00, 0x18, 0x60, 0xE9, 0x50, 0x10, +0x18, 0x6D, 0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0x12, 0xED, 0x6D, 0xE5, +0x00, 0xF1, 0xC4, 0xA3, 0x01, 0x6D, 0xAC, 0xEE, +0x0A, 0x26, 0x00, 0xF1, 0x64, 0xA3, 0x66, 0x33, +0xAC, 0xEB, 0xFF, 0x6D, 0xAC, 0xEB, 0x03, 0x2B, +0x60, 0x9A, 0x01, 0x4B, 0x60, 0xDA, 0x01, 0x4C, +0x0A, 0x74, 0x18, 0x4A, 0xE5, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x29, 0xF5, 0x51, 0xA2, 0xFF, 0x72, +0x2F, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0xF1, 0x60, 0x9A, 0x01, 0x4B, +0x00, 0xF1, 0x60, 0xDA, 0xE0, 0xF0, 0x5C, 0x9A, +0x4E, 0xEB, 0x22, 0x2B, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF5, 0x18, 0x4A, 0x18, 0x6D, 0xB8, 0xEB, +0x30, 0xF0, 0x20, 0x6C, 0xEF, 0xF4, 0x08, 0x4C, +0x12, 0xED, 0x91, 0xE5, 0x00, 0xF1, 0xC4, 0xA4, +0x01, 0x6D, 0xAC, 0xEE, 0x08, 0x26, 0x00, 0xF1, +0x84, 0xA4, 0x86, 0x34, 0xAC, 0xEC, 0x03, 0x24, +0x80, 0x9A, 0x01, 0x4C, 0x80, 0xDA, 0x01, 0x4B, +0x0A, 0x73, 0x18, 0x4A, 0xE7, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x78, 0x67, 0xEF, 0xF5, 0x68, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x02, 0xF0, 0x00, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x07, 0x97, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0xB5, 0xF2, 0x15, 0x4A, 0x30, 0xF0, 0x20, 0x68, +0x40, 0xDB, 0xEF, 0xF5, 0x0E, 0x48, 0x00, 0x69, +0x18, 0x6A, 0x58, 0xE9, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0x12, 0xEA, 0x69, 0xE2, +0x00, 0xF1, 0x84, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, +0x27, 0x23, 0x00, 0xF0, 0x8A, 0x98, 0x00, 0xF0, +0x66, 0x98, 0x63, 0xEC, 0x21, 0x61, 0x61, 0x80, +0x81, 0x43, 0x04, 0xD4, 0x07, 0x2C, 0x00, 0xF0, +0x4E, 0x98, 0x00, 0xF0, 0x92, 0x98, 0x40, 0xEA, +0x04, 0x92, 0x14, 0x10, 0x80, 0xA0, 0x01, 0x4C, +0x80, 0xC0, 0x80, 0xA0, 0x82, 0xEB, 0x08, 0x60, +0x00, 0xF1, 0x84, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x00, 0xF1, 0x64, 0xC2, 0x08, 0x10, +0x00, 0xF0, 0x4E, 0x98, 0x00, 0xF0, 0x92, 0x98, +0x40, 0xEA, 0x00, 0x6A, 0x00, 0xF0, 0x4A, 0xD8, +0x01, 0x49, 0x0A, 0x71, 0x18, 0x48, 0xC8, 0x61, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xE0, 0x63, 0x3F, 0x62, +0xFF, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, 0xBD, 0x67, +0x56, 0xC5, 0x01, 0x6B, 0x42, 0x32, 0x57, 0xC5, +0x6B, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0x70, 0xC5, +0xAE, 0xF2, 0x5C, 0x9A, 0x03, 0x6B, 0x72, 0xC5, +0x04, 0x6B, 0x94, 0xC5, 0x73, 0xC5, 0x04, 0x04, +0x40, 0xEA, 0x3F, 0x97, 0x20, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA7, 0x44, 0x30, 0xF0, +0x20, 0x6C, 0x01, 0x4D, 0xAC, 0xF0, 0x08, 0x4C, +0x14, 0x6E, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x24, 0x67, 0x00, 0x18, +0xE2, 0xEA, 0x47, 0xA1, 0x66, 0xA1, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x40, 0x32, +0xEB, 0xF6, 0x80, 0xA0, 0x69, 0xE2, 0x01, 0x69, +0xEB, 0xF6, 0x52, 0xC8, 0x51, 0x67, 0x8C, 0xEA, +0xFF, 0x6B, 0x1C, 0x2A, 0xEB, 0xF6, 0xB4, 0xA0, +0xFE, 0x4A, 0xAC, 0xEA, 0xEB, 0xF6, 0x54, 0xC0, +0x02, 0x6A, 0x8C, 0xEA, 0x6C, 0xEA, 0x51, 0x22, +0xEB, 0xF6, 0x43, 0xA0, 0x0F, 0x6D, 0xEB, 0xF6, +0x84, 0xA0, 0x4C, 0xED, 0x52, 0x36, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, 0x6C, 0xED, +0x6C, 0xEE, 0x40, 0xEA, 0x01, 0x72, 0x0D, 0x6A, +0x41, 0x61, 0x3F, 0x10, 0xEB, 0xF6, 0x74, 0xA0, +0xEB, 0xF6, 0xF0, 0xA8, 0x02, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x00, 0xF1, 0x01, 0x5F, 0xEB, 0xF6, +0x54, 0xC0, 0x0C, 0x6A, 0x33, 0x60, 0x00, 0x6A, +0xEB, 0xF6, 0x55, 0xC0, 0xEB, 0xF6, 0x56, 0xC0, +0x00, 0x6A, 0xEB, 0xF6, 0x58, 0xC8, 0xEB, 0xF6, +0x5A, 0xC8, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, +0x48, 0x9A, 0xEB, 0xF6, 0xC1, 0xA0, 0x10, 0xF0, +0x24, 0x6D, 0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, +0x9D, 0xF0, 0xBC, 0x9D, 0x6C, 0xEA, 0xD9, 0xE2, +0xDC, 0x36, 0x00, 0x6A, 0xB5, 0xE6, 0x10, 0xF0, +0x24, 0x6E, 0x04, 0xD2, 0x05, 0xD2, 0x5C, 0xF4, +0xD8, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9A, 0xCC, 0xF0, +0x0E, 0x4B, 0x00, 0x6C, 0xD9, 0xE3, 0x40, 0xEA, +0xEB, 0xF6, 0x54, 0xA0, 0x4D, 0xE9, 0xEB, 0xF6, +0x34, 0xC0, 0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xEB, 0xF6, +0xB8, 0xA8, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x50, 0x9A, 0xCC, 0xF0, +0x0E, 0x4B, 0x30, 0xF0, 0x20, 0x6C, 0xB5, 0xE3, +0xCC, 0xF0, 0x08, 0x4C, 0x04, 0x6E, 0x40, 0xEA, +0x0B, 0xF7, 0x63, 0xA0, 0x80, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x05, 0x2A, +0xEB, 0xF6, 0x58, 0xA8, 0x04, 0x4A, 0xEB, 0xF6, +0x58, 0xC8, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x0B, 0xF7, 0x61, 0xA0, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, 0x0B, 0xF7, +0x80, 0xA0, 0x0F, 0x6D, 0x6C, 0xED, 0x72, 0x36, +0x40, 0xEA, 0x0E, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x54, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, +0x74, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xEB, 0xF6, 0x54, 0xC0, 0x01, 0x6C, 0x56, 0x10, +0x0B, 0xF7, 0x63, 0xA0, 0x7F, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x18, 0x22, 0x01, 0x72, +0x45, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, +0x4C, 0x9A, 0x00, 0x6C, 0x40, 0xEA, 0x49, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF3, 0x50, 0x9A, +0xCB, 0xF6, 0x9D, 0xA0, 0x00, 0x6D, 0x40, 0xEA, +0x06, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, +0x54, 0x9A, 0x40, 0xEA, 0x3A, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, +0x75, 0xA2, 0x0B, 0xF7, 0x82, 0xA2, 0x01, 0x4B, +0xEB, 0xF6, 0x75, 0xC2, 0xEB, 0xF6, 0x7A, 0xAA, +0x6D, 0xE4, 0xEB, 0xF6, 0x7A, 0xCA, 0xEB, 0xF6, +0x95, 0xA2, 0xEB, 0xF6, 0x62, 0xA2, 0x8E, 0xEB, +0x09, 0x2B, 0x10, 0xF0, 0x24, 0x6C, 0x0B, 0xF7, +0xC2, 0xA2, 0x35, 0xF6, 0x01, 0x4C, 0x04, 0xD3, +0x00, 0x6D, 0x09, 0x10, 0x0B, 0xF7, 0xC2, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x00, 0x6A, 0x04, 0xD2, +0x15, 0xF6, 0x05, 0x4C, 0xA2, 0x67, 0x64, 0x6A, +0x58, 0xEE, 0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, +0xFC, 0xE9, 0x1B, 0x10, 0xEB, 0xF6, 0x74, 0xA0, +0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xEB, 0xF6, +0x54, 0xC0, 0x02, 0x6C, 0xEB, 0xF6, 0xB2, 0xA8, +0x0E, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xEB, 0xF6, 0x94, 0xA2, 0x02, 0x6B, +0x6B, 0xEB, 0xEB, 0xF6, 0xB2, 0xAA, 0x8C, 0xEB, +0xEB, 0xF6, 0x74, 0xC2, 0x03, 0x6C, 0x00, 0x18, +0xD5, 0xEA, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAC, 0xF0, 0x7C, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x28, 0xEB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, 0x08, 0x49, +0xEB, 0xF6, 0x94, 0xA1, 0x01, 0x6A, 0xFF, 0x6B, +0x8C, 0xEA, 0x00, 0xF1, 0x0C, 0x22, 0xEB, 0xF6, +0xA0, 0xA1, 0x03, 0x6E, 0xAE, 0x32, 0xCC, 0xEA, +0x6C, 0xEA, 0x02, 0x72, 0x7E, 0x60, 0x06, 0x67, +0x4E, 0xE8, 0xE0, 0xF0, 0x02, 0x20, 0x01, 0x72, +0x25, 0x60, 0x02, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0xEB, 0xF6, 0x54, 0xC1, 0x02, 0x6A, 0xAC, 0xEA, +0x6C, 0xEA, 0x11, 0x22, 0xEB, 0xF6, 0x43, 0xA1, +0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, +0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, +0x01, 0x72, 0x01, 0x6C, 0x01, 0x61, 0x00, 0x6C, +0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x18, 0xD5, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0xD9, 0x10, 0x02, 0x6A, 0xAC, 0xEA, +0x6C, 0xEA, 0x11, 0x22, 0xEB, 0xF6, 0x43, 0xA1, +0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, +0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, +0x01, 0x72, 0xA0, 0xF0, 0x14, 0x61, 0xEB, 0xF6, +0xB2, 0xA9, 0x00, 0x6C, 0x00, 0x18, 0xD5, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xAC, 0xF0, 0x4D, 0xA2, +0x5A, 0x33, 0x02, 0x73, 0x0D, 0x60, 0x03, 0x73, +0x0F, 0x60, 0x01, 0x73, 0x05, 0x60, 0x3F, 0x6E, +0x4C, 0xEE, 0xFF, 0x6A, 0x4C, 0xEE, 0x0E, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0x0A, 0x6E, 0x08, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0x64, 0x6E, 0x04, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0xE0, 0xF3, 0x08, 0x6E, +0xD8, 0xEB, 0x12, 0xEE, 0x0A, 0x6A, 0x58, 0xEE, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xEB, 0xF6, 0x7A, 0xAA, 0x10, 0xF0, 0x24, 0x6C, +0x15, 0xF6, 0x05, 0x4C, 0x12, 0xEE, 0x7B, 0xE6, +0x00, 0x6B, 0xEB, 0xF6, 0x75, 0xC2, 0x00, 0x6B, +0xEB, 0xF6, 0x7A, 0xCA, 0xEB, 0xF6, 0x78, 0xCA, +0x00, 0x6A, 0x04, 0xD2, 0xA2, 0x67, 0x64, 0x6A, +0x62, 0x10, 0x02, 0x6A, 0xAC, 0xEA, 0x6C, 0xEA, +0x10, 0x22, 0xEB, 0xF6, 0x43, 0xA1, 0x0F, 0x6D, +0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, 0x52, 0x36, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, +0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, 0x01, 0x72, +0x62, 0x61, 0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, +0x00, 0x18, 0xD5, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, 0x87, 0xA2, +0xEB, 0xF6, 0x76, 0xA2, 0xFF, 0x4C, 0x6E, 0xEC, +0x03, 0x2C, 0xEB, 0xF6, 0x66, 0xA2, 0x05, 0x10, +0x01, 0x4B, 0xEB, 0xF6, 0x76, 0xC2, 0xEB, 0xF6, +0x65, 0xA2, 0x7A, 0x32, 0x02, 0x72, 0x0D, 0x60, +0x03, 0x72, 0x0F, 0x60, 0x01, 0x72, 0x05, 0x60, +0x3F, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x0E, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0x0A, 0x6B, +0x08, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0x64, 0x6B, +0x04, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0xE0, 0xF3, +0x08, 0x6B, 0x78, 0xEA, 0x12, 0xEA, 0x0A, 0x6B, +0x78, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xCC, 0xF0, +0x62, 0xAB, 0x00, 0x6C, 0x64, 0x6E, 0x12, 0xEA, +0x6B, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0xEB, 0xF6, 0x95, 0xC3, 0x00, 0x6C, +0xEB, 0xF6, 0x9A, 0xCB, 0xEB, 0xF6, 0x98, 0xCB, +0x00, 0x6B, 0x10, 0xF0, 0x24, 0x6C, 0x04, 0xD3, +0x15, 0xF6, 0x05, 0x4C, 0xA3, 0x67, 0xD8, 0xEA, +0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, 0xFC, 0xE9, +0x1E, 0x10, 0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, +0x00, 0x18, 0xD5, 0xEA, 0xEB, 0xF6, 0x15, 0xC1, +0xEB, 0xF6, 0x1A, 0xC9, 0xEB, 0xF6, 0x18, 0xC9, +0x00, 0x18, 0x81, 0xEB, 0x10, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, +0x94, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, 0xEB, 0xF6, +0xB2, 0xAA, 0x8C, 0xEB, 0xEB, 0xF6, 0x74, 0xC2, +0x01, 0x6C, 0x00, 0x18, 0xD5, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x04, 0x67, 0x25, 0x67, 0x4C, 0xEE, +0x4C, 0xE8, 0x4C, 0xE9, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x4C, 0x9A, 0x04, 0xD6, 0x90, 0x67, +0xB1, 0x67, 0x40, 0xEA, 0x90, 0x67, 0x80, 0x18, +0xB0, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF6, +0x6B, 0xA2, 0x00, 0x6A, 0x09, 0x2B, 0x04, 0x97, +0x30, 0xF0, 0x20, 0x6C, 0x25, 0xF6, 0x08, 0x4C, +0xB0, 0x67, 0xD1, 0x67, 0x80, 0x18, 0x39, 0x2A, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6B, 0x6C, 0xEC, +0x0F, 0x6A, 0x8C, 0xEA, 0x03, 0x2A, 0x92, 0x32, +0x6C, 0xEA, 0x20, 0xE8, 0x07, 0x4A, 0x6C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x08, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, 0x01, 0x6C, +0x04, 0xF0, 0x00, 0x6D, 0x09, 0x10, 0xFF, 0x4A, +0x44, 0x33, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x54, 0x9A, 0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEB, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x54, 0x9A, 0x01, 0x6C, 0x08, 0xF0, 0x00, 0x6D, +0x09, 0x10, 0x44, 0x32, 0x6F, 0x42, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, 0x01, 0x6D, +0x02, 0x6C, 0xA4, 0xEB, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x04, 0x2A, 0x01, 0x6C, +0x08, 0xF0, 0x00, 0x6D, 0x05, 0x10, 0x44, 0x32, +0xFF, 0x4A, 0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEA, +0x00, 0x18, 0x98, 0xE1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x04, 0x2A, 0x01, 0x6C, +0x04, 0xF0, 0x00, 0x6D, 0x05, 0x10, 0xFF, 0x4A, +0x44, 0x32, 0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEA, +0x00, 0x18, 0x98, 0xE1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6D, 0x8C, 0xED, 0x01, 0x6C, 0x44, 0x67, +0x15, 0x4D, 0x44, 0xED, 0xA2, 0x67, 0x00, 0x18, +0x17, 0xE1, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6D, 0x8C, 0xED, +0x04, 0x2D, 0x03, 0x6C, 0x10, 0xF0, 0x00, 0x6D, +0x05, 0x10, 0x1B, 0x4D, 0x01, 0x6A, 0x44, 0xED, +0x03, 0x6C, 0xA2, 0x67, 0x00, 0x18, 0x17, 0xE1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0x2D, 0xEC, 0x01, 0x6D, 0x02, 0x6C, +0xA4, 0xEA, 0x00, 0x18, 0x17, 0xE1, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x2D, 0xEC, +0x01, 0x6D, 0x03, 0x6C, 0xA4, 0xEA, 0x00, 0x18, +0x17, 0xE1, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6D, 0x8C, 0xED, +0x18, 0x4D, 0x01, 0x6A, 0x44, 0xED, 0x00, 0x6C, +0xA2, 0x67, 0x00, 0x18, 0x17, 0xE1, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6D, 0x8C, 0xED, 0x01, 0x6C, 0x44, 0x67, +0x15, 0x4D, 0x44, 0xED, 0xA2, 0x67, 0x00, 0x18, +0x48, 0xE1, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6D, 0x8C, 0xED, +0x04, 0x2D, 0x03, 0x6C, 0x10, 0xF0, 0x00, 0x6D, +0x05, 0x10, 0x1B, 0x4D, 0x01, 0x6A, 0x44, 0xED, +0x03, 0x6C, 0xA2, 0x67, 0x00, 0x18, 0x48, 0xE1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0x2D, 0xEC, 0x01, 0x6D, 0x02, 0x6C, +0xA4, 0xEA, 0x00, 0x18, 0x48, 0xE1, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x2D, 0xEC, +0x01, 0x6D, 0x03, 0x6C, 0xA4, 0xEA, 0x00, 0x18, +0x48, 0xE1, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xDE, 0x63, 0x43, 0x62, 0x42, 0xD1, 0x41, 0xD0, +0x01, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x54, 0xC3, +0x0F, 0x6A, 0x56, 0xC3, 0x10, 0x6A, 0x57, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF7, 0x44, 0x9A, +0xFF, 0x69, 0x8C, 0xE9, 0x30, 0x31, 0x49, 0xE1, +0x40, 0x9A, 0x30, 0xF0, 0x20, 0x68, 0x06, 0x04, +0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, 0x04, 0x05, +0x04, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF6, 0x48, 0x9A, 0x07, 0x04, 0x04, 0x05, +0x49, 0xE1, 0x40, 0x9A, 0x04, 0x6E, 0x04, 0xD2, +0x4E, 0xF2, 0x50, 0x98, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF5, 0x5C, 0x9A, 0x08, 0x04, +0x04, 0x05, 0x49, 0xE1, 0x40, 0x9A, 0x04, 0x6E, +0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF6, 0x50, 0x9A, +0x09, 0x04, 0x04, 0x05, 0x45, 0xE1, 0x40, 0x99, +0x04, 0x6E, 0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x05, 0x04, 0x40, 0xEA, 0x43, 0x97, +0x42, 0x91, 0x41, 0x90, 0x22, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0xDD, 0xF0, 0x50, 0x9A, 0xDD, 0xF0, 0x74, 0x9B, +0x00, 0xA2, 0x20, 0xA3, 0xFF, 0x6A, 0x4C, 0xE8, +0x4C, 0xE9, 0x2A, 0xE8, 0x43, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF7, 0x44, 0x9A, 0x10, 0x33, +0x49, 0xE3, 0x40, 0xA2, 0xFF, 0x6B, 0x6C, 0xEA, +0x56, 0x32, 0x6C, 0xEA, 0x07, 0x5A, 0x2C, 0x60, +0x10, 0xF0, 0x24, 0x6B, 0x48, 0x32, 0x5C, 0xF2, +0x18, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF6, 0x4B, 0xA2, +0x1F, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x54, 0x9A, 0x18, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x5C, 0x9A, 0x13, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x40, 0x9A, 0x0E, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x44, 0x9A, +0x09, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x48, 0x9A, 0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x4C, 0x9A, 0x90, 0x67, 0x40, 0xEA, +0x01, 0x48, 0x7F, 0x6A, 0x4C, 0xE8, 0x0A, 0xE9, +0xC2, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xDD, 0xF0, +0x50, 0x9A, 0x20, 0xC2, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF0, 0x7C, 0x9A, +0x02, 0x6C, 0x00, 0xF4, 0x00, 0x6D, 0x40, 0x9B, +0x30, 0xF0, 0x20, 0x69, 0x8D, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF0, 0x64, 0x9A, +0xFF, 0xF7, 0x1F, 0x6C, 0x40, 0xAB, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xCB, 0x10, 0xF0, +0x24, 0x6A, 0xDD, 0xF0, 0x18, 0x9A, 0x10, 0xF0, +0x24, 0x6B, 0xDD, 0xF0, 0x1C, 0x4B, 0x40, 0x98, +0x60, 0x9B, 0x0A, 0x6C, 0x6C, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0x74, 0x9B, 0x6D, 0xEA, +0x40, 0xD8, 0xCE, 0xF4, 0x5C, 0x99, 0x40, 0xEA, +0x40, 0x98, 0xDF, 0xF7, 0x01, 0x6B, 0x6B, 0xEB, +0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xFD, 0xF0, +0x60, 0x9B, 0x0A, 0x6C, 0x6D, 0xEA, 0x40, 0xD8, +0xCE, 0xF4, 0x5C, 0x99, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6C, 0xDD, 0xF0, 0x1C, 0x4C, 0x40, 0x98, +0x80, 0x9C, 0x8C, 0xEA, 0x40, 0xD8, 0xCE, 0xF4, +0x5C, 0x99, 0x0A, 0x6C, 0x40, 0xEA, 0x40, 0x98, +0x1D, 0xF0, 0x01, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xFD, 0xF0, 0x64, 0x9B, +0x0A, 0x6C, 0x6D, 0xEA, 0x40, 0xD8, 0xCE, 0xF4, +0x5C, 0x99, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xFD, 0xF0, 0xA8, 0x9B, +0xFF, 0x6A, 0x08, 0x6E, 0x60, 0xA5, 0xCB, 0xEE, +0x4C, 0xEC, 0x4C, 0xEB, 0xCC, 0xEB, 0x6D, 0xEC, +0x10, 0xF0, 0x24, 0x6B, 0xFD, 0xF0, 0x6C, 0x9B, +0x4C, 0xEC, 0x80, 0xC5, 0x60, 0xA3, 0x6C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0xFD, 0xF0, 0xC8, 0x9B, 0xFF, 0x6A, 0x08, 0x6F, +0x60, 0xA6, 0xEB, 0xEF, 0x4C, 0xEC, 0x4C, 0xEB, +0xEC, 0xEB, 0x6D, 0xEC, 0x4C, 0xED, 0x4C, 0xEC, +0x10, 0xF0, 0x24, 0x6A, 0xFD, 0xF0, 0x4C, 0x9A, +0x80, 0xC6, 0xA0, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x6C, 0x00, 0x18, 0x39, 0xEE, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, 0x01, 0x68, +0x0B, 0xE8, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x69, +0x01, 0xF4, 0x00, 0x6C, 0xB0, 0x67, 0x00, 0x18, +0x42, 0xE7, 0xCE, 0xF4, 0x70, 0x99, 0x04, 0x6E, +0xCB, 0xEE, 0x4C, 0xEE, 0x01, 0xF4, 0x00, 0x6C, +0xB0, 0x67, 0x40, 0xEB, 0x00, 0x6C, 0xA4, 0x67, +0xD0, 0x67, 0x00, 0x18, 0x8D, 0xE7, 0x00, 0x6C, +0xE4, 0x67, 0x30, 0xF0, 0x20, 0x6B, 0xA4, 0x67, +0xD0, 0x67, 0x8F, 0xF5, 0x58, 0xCB, 0x00, 0x18, +0xA0, 0xE7, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF5, +0x7C, 0x9A, 0xFE, 0x6A, 0xB0, 0x67, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0xA1, 0xF0, 0x14, 0x6C, +0x00, 0x18, 0x42, 0xE7, 0xCE, 0xF4, 0x70, 0x99, +0x40, 0x6E, 0xA1, 0xF0, 0x14, 0x6C, 0xB0, 0x67, +0x4D, 0xEE, 0x40, 0xEB, 0x00, 0x18, 0x0C, 0xC9, +0x01, 0x72, 0x06, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x1D, 0xF0, 0x44, 0x9A, 0x3F, 0x6B, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0xFD, 0xF0, 0x70, 0x9A, +0xFD, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xFD, 0xF0, 0x70, 0x9A, 0xFF, 0x69, 0x02, 0x6C, +0x40, 0xA3, 0x01, 0x68, 0x0B, 0xE8, 0x2C, 0xEA, +0x8D, 0xEA, 0x2C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0x1D, 0xF0, 0x44, 0x9A, 0x01, 0x6B, +0x6B, 0xEB, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xFD, 0xF0, 0x54, 0x9A, 0x09, 0x6B, 0xB0, 0x67, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF5, +0x44, 0x9A, 0x7A, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, +0xA1, 0xF0, 0x12, 0x4C, 0x00, 0x18, 0x42, 0xE7, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x70, 0x9C, +0x41, 0x6E, 0xCB, 0xEE, 0xB0, 0x67, 0x4C, 0xEE, +0xA1, 0xF0, 0x14, 0x6C, 0x40, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF5, 0x7C, 0x9A, 0x01, 0x6C, +0x40, 0xA3, 0x2C, 0xEA, 0x8D, 0xEA, 0x2C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x01, 0xF3, 0x01, 0x49, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8F, 0xF5, 0xF8, 0xAA, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF3, 0x48, 0x9A, +0x00, 0x6C, 0xD0, 0x67, 0x4D, 0xEF, 0xA4, 0x67, +0x00, 0x18, 0xA0, 0xE7, 0x91, 0x67, 0xB0, 0x67, +0x00, 0x18, 0x42, 0xE7, 0x30, 0xF0, 0x20, 0x6C, +0xCE, 0xF4, 0x70, 0x9C, 0x03, 0x6E, 0xB0, 0x67, +0x4D, 0xEE, 0x91, 0x67, 0x40, 0xEB, 0x01, 0x6C, +0x00, 0x18, 0x39, 0xEE, 0x00, 0x18, 0x00, 0xD6, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x1D, 0xF1, 0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x80, 0xA2, 0xEB, 0xF6, +0xD4, 0xA3, 0xEB, 0xF6, 0x9C, 0xC3, 0xA0, 0xAA, +0x01, 0xF0, 0x00, 0x6C, 0xAC, 0xEC, 0x83, 0x35, +0x03, 0x6C, 0xAE, 0x35, 0x8B, 0xEC, 0xA4, 0x35, +0xCC, 0xEC, 0xAD, 0xEC, 0xEB, 0xF6, 0x94, 0xC3, +0x10, 0xF0, 0x24, 0x6C, 0x1D, 0xF1, 0x90, 0x9C, +0xA0, 0xAC, 0xEB, 0xF6, 0xBE, 0xCB, 0xA0, 0xAA, +0xBF, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, 0x60, 0xCA, +0xA0, 0xAA, 0x7F, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, +0x60, 0xCA, 0xC0, 0xAA, 0xFE, 0xF7, 0x1F, 0x6B, +0xFF, 0xF7, 0x1F, 0x6D, 0xCC, 0xEB, 0x60, 0xCA, +0x40, 0xAC, 0xFF, 0x6B, 0x21, 0x4B, 0xAC, 0xEA, +0x6D, 0xEA, 0xAC, 0xEA, 0x40, 0xCC, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x10, 0xF0, 0x24, 0x6B, 0xEB, 0xF6, 0x9C, 0xA2, +0x1D, 0xF1, 0x6C, 0x9B, 0x01, 0x6E, 0x80, 0xC3, +0x10, 0xF0, 0x24, 0x6C, 0xEB, 0xF6, 0xBE, 0xAA, +0x1D, 0xF1, 0x90, 0x9C, 0xA0, 0xCC, 0xEB, 0xF6, +0x54, 0xA2, 0x80, 0xAB, 0xFF, 0xF7, 0x1F, 0x6D, +0x46, 0x32, 0xCC, 0xEA, 0xAC, 0xEC, 0x40, 0x32, +0xFE, 0xF7, 0x1E, 0x4E, 0x4C, 0x32, 0xCC, 0xEC, +0x8D, 0xEA, 0xAC, 0xEA, 0x40, 0xCB, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x04, 0x67, 0x4C, 0xE8, 0x30, 0x70, +0x26, 0x67, 0x4C, 0xED, 0x09, 0x61, 0x41, 0xA6, +0x0C, 0x72, 0x06, 0x61, 0x30, 0xF0, 0x21, 0x6A, +0xD0, 0xF4, 0x4F, 0xA2, 0x00, 0x6B, 0x44, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF6, 0x60, 0x9A, +0xFF, 0x6C, 0x08, 0x6E, 0x40, 0xA3, 0xCB, 0xEE, +0x8C, 0xEA, 0xCC, 0xEA, 0x05, 0x6E, 0xCD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF6, 0x44, 0x9A, 0x60, 0xA2, 0x0F, 0x6A, +0x6C, 0xEA, 0x04, 0x72, 0x1C, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF3, 0x5C, 0x9A, 0x90, 0x67, +0xD1, 0x67, 0x40, 0xEA, 0x01, 0x72, 0x01, 0x6B, +0x23, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF3, +0x58, 0x9A, 0x83, 0x67, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x02, 0x6B, 0x11, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF3, 0x58, 0x9A, 0x02, 0x6C, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, 0x04, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x03, 0x6B, +0x23, 0x70, 0x03, 0x60, 0x30, 0x70, 0x0A, 0x60, +0x2F, 0x10, 0x03, 0x73, 0x2D, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF3, 0x4C, 0x9A, 0x00, 0x6C, +0x40, 0xEA, 0x1C, 0x10, 0x41, 0xA1, 0x0D, 0x72, +0x0E, 0x61, 0x01, 0x6A, 0x6E, 0xEA, 0x06, 0x2A, +0x30, 0xF0, 0x21, 0x6B, 0xD0, 0xF4, 0x4F, 0xC3, +0x01, 0x6D, 0x09, 0x10, 0x01, 0x6C, 0x30, 0xF0, +0x21, 0x6A, 0xD0, 0xF4, 0x8F, 0xC2, 0x01, 0x6A, +0x4E, 0xEB, 0x01, 0x5B, 0xB8, 0x67, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF3, 0x54, 0x9A, 0xC0, 0xA1, +0x00, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF1, +0x54, 0x9A, 0xEF, 0xF7, 0x1F, 0x68, 0x02, 0x6B, +0x40, 0xAA, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF5, 0x58, 0xAA, 0x0E, 0xEA, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0xFC, 0xEC, 0x02, 0x6B, +0x50, 0x67, 0x6C, 0xEA, 0x08, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF5, 0x58, 0xAA, 0x6C, 0xEA, +0x02, 0x2A, 0x00, 0x18, 0xFC, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF5, 0x58, 0xAA, 0x80, 0x6B, +0x0E, 0xEA, 0x6C, 0xEA, 0x06, 0x22, 0x0C, 0xEB, +0x04, 0x2B, 0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, +0x0A, 0xD6, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, +0x18, 0xCA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x01, 0x74, 0x1C, 0x60, 0x05, 0x24, +0x02, 0x74, 0x0E, 0x60, 0x03, 0x74, 0x51, 0x60, +0x5B, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x3D, 0xF1, +0x60, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x3D, 0xF1, +0x84, 0x9C, 0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x3D, 0xF1, 0x68, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x7C, 0xF4, 0x80, 0x9C, +0x40, 0x9B, 0x8C, 0xEA, 0x44, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x3D, 0xF1, 0x60, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x3D, 0xF1, 0x84, 0x9C, 0x40, 0x9B, +0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0xFC, 0xF3, +0x84, 0x9C, 0x8D, 0xEA, 0x40, 0xDB, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF5, 0x58, 0xAA, 0x80, 0x6B, +0x6C, 0xEA, 0x1F, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x40, 0xA2, 0x05, 0x5A, 0x19, 0x60, +0x01, 0x6C, 0xA4, 0x67, 0x00, 0x18, 0x0A, 0xD6, +0x0A, 0x68, 0x01, 0x6E, 0x00, 0x6C, 0x01, 0x6D, +0xCB, 0xEE, 0x00, 0x18, 0x8D, 0xE7, 0x04, 0x6B, +0x4C, 0xEB, 0x02, 0x23, 0x01, 0x68, 0x04, 0x10, +0x01, 0x6C, 0xA4, 0x67, 0x00, 0x18, 0x0A, 0xD6, +0xFF, 0x48, 0xFF, 0x6A, 0x4C, 0xE8, 0xED, 0x28, +0x04, 0x10, 0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, +0x0A, 0xD6, 0x10, 0xF0, 0x24, 0x6A, 0x3D, 0xF1, +0x68, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x5C, 0xF4, +0x9C, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x04, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0x69, 0xF2, +0x10, 0x4C, 0xB0, 0x67, 0x05, 0x6E, 0x40, 0xEA, +0x40, 0xA0, 0x01, 0x69, 0x2C, 0xEA, 0x56, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x48, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x40, 0xA2, 0xC9, 0xF0, 0x65, 0xA0, 0x04, 0x6C, +0xC9, 0xF0, 0x48, 0xC0, 0x00, 0x6A, 0xC9, 0xF0, +0x47, 0xC0, 0x07, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xC9, 0xF0, 0x45, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF3, 0x5C, 0x9A, 0x40, 0xEA, 0xA9, 0xF0, +0x68, 0xA0, 0x04, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x0E, 0x22, 0x00, 0x6A, 0xC9, 0xF0, +0x59, 0xC0, 0x10, 0xF0, 0x24, 0x6A, 0x3D, 0xF1, +0x4C, 0x9A, 0xC9, 0xF0, 0x2B, 0xC0, 0x60, 0x9A, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF5, 0x7C, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x69, 0xF2, 0x52, 0xA2, +0x04, 0x6B, 0x6C, 0xEA, 0x13, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0xE0, 0xF0, +0x87, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, 0x05, 0x2B, +0x64, 0x6C, 0x6D, 0xEC, 0xE0, 0xF0, 0x87, 0xC2, +0x05, 0x10, 0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0xE0, 0xF0, 0x67, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF3, 0x58, 0x9A, 0x03, 0x6B, 0x60, 0xC2, +0x06, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0x89, 0xF2, +0x71, 0xC2, 0x1E, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF3, 0x58, 0x9A, 0x03, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, 0x5C, 0x9A, +0x03, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xC9, 0xF0, 0x85, 0xA2, +0x07, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xA9, 0xF0, +0x8C, 0xA2, 0xC9, 0xF0, 0x65, 0xC2, 0x41, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0xA9, 0xF0, 0x6C, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xC9, 0xF0, 0x84, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x6C, 0xEC, 0xC9, 0xF0, 0x84, 0xC2, 0xC9, 0xF0, +0x85, 0xA2, 0x8C, 0xEB, 0xC9, 0xF0, 0x65, 0xC2, +0xA9, 0xF0, 0x6B, 0xA2, 0x80, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x06, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, 0x54, 0x9A, +0x01, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xA9, 0xF0, 0x6A, 0xA2, +0x08, 0x6C, 0x8C, 0xEB, 0x0C, 0x23, 0x30, 0xF0, +0x20, 0x6B, 0xCF, 0xF5, 0x65, 0xA3, 0x68, 0xF3, +0x54, 0xA2, 0x07, 0x6C, 0x7F, 0x6E, 0x6C, 0xEC, +0x01, 0x6D, 0x4C, 0xEE, 0x0F, 0x10, 0x68, 0xF3, +0x74, 0xA2, 0x7F, 0x6A, 0x6C, 0xEA, 0x0C, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, 0x65, 0xA2, +0x07, 0x6A, 0xFF, 0x6C, 0x6C, 0xEA, 0x00, 0x6D, +0x4C, 0xEC, 0xC5, 0x67, 0x00, 0x18, 0xE9, 0xCF, +0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, 0x08, 0x48, +0xC0, 0xF0, 0x5D, 0xA0, 0x07, 0x6C, 0x00, 0x6D, +0x4C, 0xEC, 0x00, 0x18, 0x50, 0xD1, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF3, 0x4C, 0x9A, 0x08, 0x6C, +0x40, 0xEA, 0xE0, 0xF0, 0x4A, 0xA0, 0x4A, 0x32, +0xE0, 0xF0, 0x49, 0xC0, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xA9, 0xF0, 0x88, 0xA2, +0x01, 0x6B, 0xFF, 0x6D, 0x6C, 0xEC, 0x31, 0x24, +0xA9, 0xF0, 0x8A, 0xA2, 0x08, 0x6E, 0xCC, 0xEC, +0x2C, 0x24, 0xC9, 0xF0, 0x85, 0xA2, 0x6C, 0xEC, +0xAC, 0xEC, 0x05, 0x2C, 0xA9, 0xF0, 0x4B, 0xA2, +0x4C, 0xEB, 0xAC, 0xEB, 0x17, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0xE0, 0xF0, +0x70, 0xAA, 0xFF, 0x6C, 0x01, 0x4C, 0x8C, 0xEB, +0x0D, 0x2B, 0xC0, 0xF0, 0x5D, 0xA2, 0x07, 0x6C, +0x01, 0x6D, 0x4C, 0xEC, 0x00, 0x18, 0x50, 0xD1, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0x0B, 0x10, 0x00, 0x6A, 0x10, 0xF0, +0x24, 0x6C, 0x01, 0x6E, 0x97, 0xF3, 0x09, 0x4C, +0xA2, 0x67, 0xE6, 0x67, 0x04, 0xD2, 0x00, 0x18, +0xFC, 0xE9, 0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x69, 0x2C, 0xEC, 0xAC, 0xE9, 0x21, 0x24, +0x91, 0x67, 0x01, 0x6D, 0x30, 0xF0, 0x20, 0x68, +0x00, 0x18, 0x50, 0xD1, 0xC0, 0xF1, 0x08, 0x48, +0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF2, 0x9F, 0xA0, +0x2E, 0xF4, 0x50, 0x9A, 0x01, 0x6D, 0x08, 0x6E, +0xF1, 0x67, 0x40, 0xEA, 0xC9, 0xF0, 0x84, 0xA0, +0x01, 0x6B, 0x4C, 0xEB, 0x03, 0x6A, 0x4B, 0xEA, +0x64, 0x33, 0x8C, 0xEA, 0x6D, 0xEA, 0x05, 0x6B, +0x6B, 0xEB, 0x6C, 0xEA, 0xC9, 0xF0, 0x44, 0xC0, +0x1A, 0x10, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0xA9, 0xF0, 0x4A, 0xA0, 0x08, 0x6B, +0x6C, 0xEA, 0x0F, 0x2A, 0x91, 0x67, 0x00, 0x6D, +0x00, 0x18, 0x50, 0xD1, 0x30, 0xF0, 0x20, 0x6A, +0xC8, 0xF2, 0x9F, 0xA0, 0x2E, 0xF4, 0x50, 0x9A, +0x00, 0x6D, 0x08, 0x6E, 0xF1, 0x67, 0x40, 0xEA, +0x02, 0x10, 0x00, 0x18, 0xE2, 0xEE, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x01, 0x74, +0xA0, 0xF0, 0x1B, 0x60, 0x03, 0x24, 0x02, 0x74, +0x22, 0x60, 0xE0, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xA9, 0xF0, 0x88, 0xA2, +0x20, 0x6B, 0xFF, 0x6D, 0x8C, 0xEB, 0xC0, 0xF0, +0x15, 0x2B, 0x10, 0x6B, 0x8C, 0xEB, 0xAC, 0xEB, +0xC0, 0xF0, 0x10, 0x23, 0xC9, 0xF0, 0x84, 0xA2, +0x01, 0x6B, 0x8D, 0xEB, 0xC9, 0xF0, 0x64, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, 0x65, 0xA2, +0x07, 0x6A, 0x00, 0x6C, 0x6C, 0xEA, 0x4C, 0xED, +0x00, 0x18, 0x02, 0xEF, 0xBF, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xA9, 0xF0, +0x88, 0xA2, 0x20, 0x6B, 0x8C, 0xEB, 0x07, 0x2B, +0xA9, 0xF0, 0x6C, 0xA2, 0x08, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x45, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC9, 0xF0, +0x08, 0xA2, 0xA9, 0xF0, 0x49, 0xA2, 0x43, 0xE0, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xE8, 0x20, 0x58, +0x03, 0x61, 0xEF, 0xF7, 0x1F, 0x68, 0x03, 0x10, +0x00, 0x30, 0x08, 0x30, 0x4C, 0xE8, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0xA9, 0xF0, +0x8C, 0xA3, 0x08, 0x6A, 0x8C, 0xEA, 0x08, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x58, 0x9A, +0xE8, 0xF2, 0x82, 0xA3, 0xB0, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xA9, 0xF0, 0xA8, 0xA2, 0x20, 0x6C, 0xFF, 0x6B, +0x8C, 0xED, 0x16, 0x25, 0xA9, 0xF0, 0x4C, 0xA2, +0x8C, 0xEA, 0x6C, 0xEA, 0x11, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF5, 0x45, 0xA2, 0x07, 0x6F, +0x02, 0x36, 0x4C, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF3, 0x48, 0x9A, 0xB0, 0x67, 0x00, 0x6C, +0x6C, 0xED, 0x6C, 0xEE, 0x6C, 0xEF, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xA9, 0xF0, 0xA8, 0xA3, 0x20, 0x6C, 0xFF, 0x6A, +0xAC, 0xEC, 0x2B, 0x2C, 0x10, 0x6C, 0xAC, 0xEC, +0x4C, 0xEC, 0x18, 0x24, 0xC9, 0xF0, 0xA4, 0xA3, +0x02, 0x6C, 0x8B, 0xEC, 0xAC, 0xEC, 0x30, 0xF0, +0x20, 0x68, 0xC9, 0xF0, 0x84, 0xC3, 0xEF, 0xF4, +0x08, 0x48, 0xC0, 0xF0, 0x7D, 0xA0, 0x07, 0x6D, +0x01, 0x6C, 0x6C, 0xED, 0x4C, 0xED, 0x00, 0x18, +0x02, 0xEF, 0xC0, 0xF0, 0x5E, 0xA0, 0x01, 0x4A, +0xC0, 0xF0, 0x5E, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x69, 0xF2, 0x73, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0xFF, 0x6C, 0x6F, 0x6D, 0x06, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC9, 0xF0, 0x85, 0xA2, 0x02, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0xC9, 0xF0, 0x65, 0xC2, +0x31, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xA9, 0xF0, 0xAB, 0xA2, 0x01, 0x6B, +0xFF, 0x6C, 0xAC, 0xEB, 0x05, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x1F, 0x10, +0xA9, 0xF0, 0x68, 0xA2, 0x20, 0x6A, 0x6C, 0xEA, +0x8C, 0xEA, 0x08, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0x6F, 0x6D, +0x0E, 0x6E, 0x13, 0x10, 0x10, 0x6A, 0x6C, 0xEA, +0x8C, 0xEA, 0x10, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0x6F, 0x6D, +0x0F, 0x6E, 0x07, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0x00, 0x6D, +0xC5, 0x67, 0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF4, +0x68, 0x9B, 0xE9, 0xA4, 0x48, 0xA4, 0xA0, 0xAB, +0xE0, 0x37, 0x5D, 0xE7, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xEF, 0x4C, 0xED, 0x4A, 0xA4, 0xCB, 0xA4, +0x02, 0x5A, 0x04, 0x61, 0x02, 0x72, 0x0B, 0x6A, +0x30, 0x61, 0x0C, 0x10, 0x00, 0xF1, 0x01, 0x5F, +0x2B, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAB, 0xF6, 0x03, 0x4B, 0x2B, 0xF6, +0xE1, 0xC2, 0x0B, 0x10, 0x00, 0xF1, 0x01, 0x5F, +0x1F, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAB, 0xF7, 0x03, 0x4B, 0x2B, 0xF6, +0xE2, 0xC2, 0xB5, 0xE6, 0x10, 0xF0, 0x24, 0x6E, +0x00, 0x6A, 0x3D, 0xF1, 0x14, 0x9E, 0x10, 0xF0, +0x24, 0x6E, 0x04, 0xD2, 0x05, 0xD2, 0x5C, 0xF4, +0xD8, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xBC, 0x35, 0x00, 0x6C, 0x15, 0xE5, +0xD9, 0xE3, 0x40, 0xEA, 0x00, 0x6A, 0x01, 0x10, +0x0A, 0x6A, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x01, 0x2A, 0x01, 0x6A, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0xCB, 0xF6, 0xDD, 0xA4, 0x38, 0x26, 0x8D, 0xE2, +0x4B, 0xF4, 0x78, 0xA3, 0x34, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF4, 0x68, 0x9B, 0xFF, 0xF7, +0x1F, 0x6D, 0x01, 0x72, 0x60, 0xAB, 0x6C, 0xED, +0x03, 0x60, 0x02, 0x72, 0x08, 0x60, 0x27, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xAB, 0xF6, 0x03, 0x4B, +0x4B, 0xF4, 0xF9, 0xA4, 0x06, 0x10, 0x4B, 0xF4, +0xFA, 0xA4, 0x30, 0xF0, 0x20, 0x6B, 0xAB, 0xF7, +0x03, 0x4B, 0xE1, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, +0x10, 0xF0, 0x24, 0x6D, 0x5C, 0xF4, 0xB8, 0x9D, +0xD9, 0xE2, 0x00, 0x6A, 0xB5, 0xE3, 0x10, 0xF0, +0x24, 0x6B, 0x04, 0xD2, 0x05, 0xD2, 0x3D, 0xF1, +0x74, 0x9B, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xDC, 0x36, 0x00, 0x6C, 0x79, 0xE6, +0x40, 0xEA, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, 0x21, 0x6C, +0x70, 0xF3, 0x1C, 0x4C, 0x00, 0x6D, 0x18, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x80, 0xF6, 0x94, 0xA2, 0x03, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF6, 0x74, 0xC2, +0x00, 0x6B, 0xA0, 0xF6, 0x6C, 0xC2, 0xA0, 0xF6, +0x6D, 0xC2, 0xA0, 0xF6, 0x6E, 0xC2, 0x0C, 0x6B, +0xA0, 0xF6, 0x6F, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x01, 0x74, 0xAC, 0xEA, 0x09, 0x60, 0x03, 0x24, +0x02, 0x74, 0x0B, 0x60, 0x20, 0xE8, 0x10, 0xF0, +0x24, 0x6B, 0x3C, 0xF7, 0x68, 0x9B, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x3D, 0xF1, 0x78, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x3D, 0xF1, +0x7C, 0x9B, 0x40, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6B, 0x6C, 0xEC, 0x01, 0x74, 0x0A, 0x60, +0x04, 0x24, 0x02, 0x74, 0x00, 0x6A, 0x13, 0x61, +0x0C, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF7, +0x48, 0x9A, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x3D, 0xF1, 0x58, 0x9A, 0x40, 0xA2, 0x6C, 0xEA, +0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, 0x3D, 0xF1, +0x5C, 0x9A, 0x40, 0xA2, 0x6C, 0xEA, 0x20, 0xE8, +0xFF, 0x6B, 0x6C, 0xEC, 0x01, 0x74, 0x0A, 0x60, +0x04, 0x24, 0x02, 0x74, 0x00, 0x6A, 0x13, 0x61, +0x0C, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF1, +0x40, 0x9A, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x5D, 0xF1, 0x44, 0x9A, 0x40, 0xA2, 0x6C, 0xEA, +0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF1, +0x48, 0x9A, 0x40, 0xA2, 0x6C, 0xEA, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xC8, 0xF4, 0x52, 0xA2, 0x01, 0x6B, 0x4C, 0xEB, +0x00, 0x6A, 0x07, 0x23, 0x10, 0xF0, 0x24, 0x6A, +0x5D, 0xF1, 0x40, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, +0x08, 0x4B, 0x80, 0xF6, 0xB4, 0xA3, 0x01, 0x6C, +0xAC, 0xEC, 0x04, 0x24, 0x80, 0xF6, 0x96, 0xA3, +0x00, 0x18, 0x1A, 0xF0, 0x05, 0x97, 0xFF, 0x6B, +0x5E, 0x32, 0x6C, 0xEA, 0x03, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x80, 0xF6, 0x94, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, +0x05, 0x23, 0x00, 0x6B, 0xA0, 0xF6, 0x6C, 0xC2, +0xA0, 0xF6, 0x6D, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x80, 0xF6, 0x94, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, +0x05, 0x23, 0x00, 0x6B, 0xA0, 0xF6, 0x6C, 0xC2, +0xA0, 0xF6, 0x6D, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x80, 0xF6, 0x94, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, +0x05, 0x23, 0x00, 0x6B, 0xA0, 0xF6, 0x6C, 0xC2, +0xA0, 0xF6, 0x6D, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0xFF, 0x6C, 0x6F, 0x6D, 0x1F, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x8A, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x0B, 0x23, 0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF7, +0x88, 0x9B, 0xBF, 0x6B, 0xA0, 0xA4, 0xAC, 0xEB, +0x60, 0xC4, 0x04, 0x6B, 0x08, 0xF3, 0x6D, 0xC2, +0x30, 0xF0, 0x20, 0x69, 0xEF, 0xF4, 0x08, 0x49, +0x80, 0xF6, 0x74, 0xA1, 0x02, 0x6A, 0x6C, 0xEA, +0x0D, 0x22, 0x80, 0xF6, 0x16, 0xA1, 0x90, 0x67, +0x00, 0x18, 0x0C, 0xF0, 0xBF, 0x6D, 0x4C, 0xED, +0x90, 0x67, 0x00, 0x18, 0xFF, 0xEF, 0x04, 0x6A, +0xA0, 0xF6, 0x4E, 0xC1, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x8A, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x0B, 0x23, 0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF7, +0x88, 0x9B, 0xBF, 0x6B, 0xA0, 0xA4, 0xAC, 0xEB, +0x60, 0xC4, 0x00, 0x6B, 0x08, 0xF3, 0x6D, 0xC2, +0x30, 0xF0, 0x20, 0x69, 0xEF, 0xF4, 0x08, 0x49, +0x80, 0xF6, 0x74, 0xA1, 0x02, 0x6A, 0x6C, 0xEA, +0x0D, 0x22, 0x80, 0xF6, 0x16, 0xA1, 0x90, 0x67, +0x00, 0x18, 0x0C, 0xF0, 0xBF, 0x6D, 0x4C, 0xED, +0x90, 0x67, 0x00, 0x18, 0xFF, 0xEF, 0x00, 0x6A, +0xA0, 0xF6, 0x4E, 0xC1, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0x21, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x02, 0x6B, 0x8C, 0xEB, 0x03, 0x23, 0x03, 0x6B, +0x08, 0xF3, 0x6D, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, 0x94, 0xA2, +0x02, 0x6B, 0x8C, 0xEB, 0x03, 0x23, 0x03, 0x6B, +0xA0, 0xF6, 0x6E, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x02, 0x6B, 0x8C, 0xEB, 0x03, 0x23, 0x01, 0x6B, +0x08, 0xF3, 0x6D, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, 0x94, 0xA2, +0x02, 0x6B, 0x8C, 0xEB, 0x03, 0x23, 0x01, 0x6B, +0xA0, 0xF6, 0x6E, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x9D, 0xF0, +0x00, 0x18, 0x52, 0xF0, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x9D, 0xF0, 0x00, 0x18, 0x8A, 0xF0, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x08, 0xF3, 0x8A, 0xA3, 0x02, 0x6A, 0xFF, 0x6D, +0x8C, 0xEA, 0x0D, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF7, 0x88, 0x9A, 0x40, 0x6E, 0x40, 0xA4, +0xAC, 0xEA, 0xCD, 0xEA, 0xAC, 0xEA, 0x40, 0xC4, +0x01, 0x6A, 0x08, 0xF3, 0x4D, 0xC3, 0x30, 0xF0, +0x20, 0x68, 0xEF, 0xF4, 0x08, 0x48, 0x80, 0xF6, +0x74, 0xA0, 0x02, 0x6A, 0x6C, 0xEA, 0x0F, 0x22, +0x80, 0xF6, 0x36, 0xA0, 0x91, 0x67, 0x00, 0x18, +0x0C, 0xF0, 0x40, 0x6B, 0x4D, 0xEB, 0xFF, 0x6D, +0x91, 0x67, 0x6C, 0xED, 0x00, 0x18, 0xFF, 0xEF, +0x01, 0x6A, 0xA0, 0xF6, 0x4E, 0xC0, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xB4, 0xF0, +0x00, 0x18, 0x70, 0xF0, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0x22, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x08, 0xF3, 0x8A, 0xA3, +0x02, 0x6A, 0xFF, 0x6D, 0x8C, 0xEA, 0x0D, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF7, 0x88, 0x9A, +0x40, 0x6E, 0x40, 0xA4, 0xAC, 0xEA, 0xCD, 0xEA, +0xAC, 0xEA, 0x40, 0xC4, 0x03, 0x6A, 0x08, 0xF3, +0x4D, 0xC3, 0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, +0x08, 0x48, 0x80, 0xF6, 0x74, 0xA0, 0x02, 0x6A, +0x6C, 0xEA, 0x0F, 0x22, 0x80, 0xF6, 0x36, 0xA0, +0x91, 0x67, 0x00, 0x18, 0x0C, 0xF0, 0x40, 0x6B, +0x4D, 0xEB, 0xFF, 0x6D, 0x91, 0x67, 0x6C, 0xED, +0x00, 0x18, 0xFF, 0xEF, 0x03, 0x6A, 0xA0, 0xF6, +0x4E, 0xC0, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x8A, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x03, 0x23, 0x01, 0x6B, 0x08, 0xF3, 0x6D, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x80, 0xF6, 0x94, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x03, 0x23, 0x01, 0x6B, 0xA0, 0xF6, 0x6E, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xF9, 0xF0, +0x00, 0x18, 0x70, 0xF0, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0x6F, 0x6D, +0x25, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x02, 0x6B, 0x8C, 0xEB, 0x0B, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0x3C, 0xF7, 0x88, 0x9B, 0xBF, 0x6B, +0xA0, 0xA4, 0xAC, 0xEB, 0x60, 0xC4, 0x04, 0x6B, +0x08, 0xF3, 0x6D, 0xC2, 0x30, 0xF0, 0x20, 0x69, +0xEF, 0xF4, 0x08, 0x49, 0x80, 0xF6, 0x74, 0xA1, +0x02, 0x6A, 0x6C, 0xEA, 0x0D, 0x22, 0x80, 0xF6, +0x16, 0xA1, 0x90, 0x67, 0x00, 0x18, 0x0C, 0xF0, +0xBF, 0x6D, 0x4C, 0xED, 0x90, 0x67, 0x00, 0x18, +0xFF, 0xEF, 0x04, 0x6A, 0xA0, 0xF6, 0x4E, 0xC1, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x01, 0x6B, 0x8C, 0xEB, 0x05, 0x23, 0x08, 0xF3, +0x4D, 0xA2, 0x02, 0x72, 0x00, 0x6A, 0x10, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x80, 0xF6, 0x54, 0xA3, 0x01, 0x6C, 0x4C, 0xEC, +0x01, 0x6A, 0x06, 0x24, 0xA0, 0xF6, 0x4E, 0xA3, +0x02, 0x6B, 0x6E, 0xEA, 0x01, 0x5A, 0x58, 0x67, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x24, 0x67, 0x08, 0xF3, +0x8A, 0xA3, 0x01, 0x6D, 0xFF, 0x6A, 0xAC, 0xEC, +0x4C, 0xEC, 0x4C, 0xE9, 0x00, 0x68, 0x05, 0x24, +0x08, 0xF3, 0x0A, 0xA3, 0x1A, 0x30, 0xAC, 0xE8, +0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x80, 0xF6, 0x94, 0xA2, 0x01, 0x6B, +0x6C, 0xEC, 0x06, 0x24, 0x80, 0xF6, 0x14, 0xA2, +0xFF, 0x6A, 0x1A, 0x30, 0x6C, 0xE8, 0x4C, 0xE8, +0x00, 0x18, 0x28, 0xF0, 0x01, 0x72, 0x25, 0x61, +0x24, 0x28, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, +0x72, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0x08, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x91, 0x67, 0x01, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x80, 0xF6, 0x54, 0xA3, 0x01, 0x6C, 0x4C, 0xEC, +0x01, 0x6A, 0x0C, 0x24, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x80, 0xF6, 0xD5, 0xA3, +0x91, 0x67, 0x01, 0x6D, 0x40, 0xEA, 0x01, 0x6A, +0x01, 0x10, 0x00, 0x6A, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x5D, 0xA2, +0x05, 0x5A, 0xE0, 0xF0, 0x0C, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x48, 0x32, 0x9C, 0xF2, 0x08, 0x4B, +0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, 0x80, 0xF6, +0x94, 0xA3, 0x04, 0x6A, 0xFF, 0x6D, 0x8C, 0xEA, +0x19, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0x8C, 0x9A, 0x02, 0x6E, 0x40, 0xA4, 0xAC, 0xEA, +0xCD, 0xEA, 0xAC, 0xEA, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0xFD, 0xF0, 0x88, 0x9A, 0xF8, 0x6A, +0xA0, 0xA4, 0xAC, 0xEA, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0x80, 0xF6, 0x78, 0xA3, 0x5D, 0xF1, +0x4C, 0x9A, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x6C, 0x9A, 0x83, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, 0x80, 0xF6, +0xB4, 0xA3, 0x04, 0x6A, 0xFF, 0x6C, 0xAC, 0xEA, +0x1D, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0xB0, 0x9A, 0x02, 0x6E, 0x40, 0xA5, 0x8C, 0xEA, +0xCD, 0xEA, 0x8C, 0xEA, 0x40, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0xFD, 0xF0, 0xA8, 0x9A, 0xF6, 0x4E, +0x40, 0xA5, 0x8C, 0xEA, 0xCC, 0xEA, 0x01, 0x6E, +0xCD, 0xEA, 0x8C, 0xEA, 0x40, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0x80, 0xF6, 0x78, 0xA3, 0x5D, 0xF1, +0x4C, 0x9A, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x70, 0x9A, 0x57, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, 0x80, 0xF6, +0xB4, 0xA3, 0x04, 0x6A, 0xFF, 0x6C, 0xAC, 0xEA, +0x1D, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0xB4, 0x9A, 0x02, 0x6E, 0x08, 0x6F, 0x40, 0xA5, +0xEB, 0xEF, 0x8C, 0xEA, 0xCD, 0xEA, 0x8C, 0xEA, +0x40, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0xFD, 0xF0, +0xA8, 0x9A, 0x40, 0xA5, 0x8C, 0xEA, 0xEC, 0xEA, +0xCD, 0xEA, 0x8C, 0xEA, 0x40, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0x80, 0xF6, 0x78, 0xA3, 0x5D, 0xF1, +0x4C, 0x9A, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x74, 0x9A, 0x2B, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, 0x80, 0xF6, +0xB4, 0xA3, 0x04, 0x6A, 0xFF, 0x6C, 0xAC, 0xEA, +0x1D, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0xB8, 0x9A, 0x02, 0x6E, 0x40, 0xA5, 0x8C, 0xEA, +0xCD, 0xEA, 0x8C, 0xEA, 0x40, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0xFD, 0xF0, 0xA8, 0x9A, 0xF6, 0x4E, +0x40, 0xA5, 0x8C, 0xEA, 0xCC, 0xEA, 0x03, 0x6E, +0xCD, 0xEA, 0x8C, 0xEA, 0x40, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0x80, 0xF6, 0x78, 0xA3, 0x5D, 0xF1, +0x4C, 0x9A, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x78, 0x9A, 0x40, 0xA3, 0xFF, 0x6C, +0x01, 0x6D, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0x80, 0xF6, 0x54, 0xA3, +0x04, 0x6E, 0xFF, 0x6C, 0xCC, 0xEA, 0x1C, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0xBC, 0x9A, +0x02, 0x6F, 0x40, 0xA5, 0x8C, 0xEA, 0xED, 0xEA, +0x8C, 0xEA, 0x40, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xFD, 0xF0, 0xA8, 0x9A, 0xF6, 0x4F, 0x40, 0xA5, +0x8C, 0xEA, 0xEC, 0xEA, 0xCD, 0xEA, 0x8C, 0xEA, +0x40, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0x80, 0xF6, +0x78, 0xA3, 0x5D, 0xF1, 0x4C, 0x9A, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x7C, 0x9A, +0xFF, 0x6C, 0x01, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x8A, 0xA2, 0x01, 0x6B, 0x6C, 0xEC, +0x02, 0x24, 0x08, 0xF3, 0x6C, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, +0x94, 0xA2, 0x01, 0x6B, 0x6C, 0xEC, 0x02, 0x24, +0xA0, 0xF6, 0x6D, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, 0x08, 0x4D, +0x08, 0xF3, 0xCA, 0xA5, 0x02, 0x6B, 0xFF, 0x6A, +0xCC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x02, 0x2B, +0x08, 0xF3, 0x8E, 0xC5, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, 0xB4, 0xA2, +0x02, 0x6B, 0xAC, 0xEB, 0x02, 0x2B, 0xA0, 0xF6, +0x8F, 0xC2, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x74, 0xA0, +0x7F, 0x6A, 0xFF, 0x69, 0x6C, 0xEA, 0x02, 0x72, +0x2A, 0x60, 0x68, 0xF3, 0x75, 0xA0, 0x10, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x2C, 0xEA, 0x23, 0x22, +0x00, 0x18, 0x0C, 0xC9, 0x20, 0x2A, 0x08, 0xF3, +0x6A, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x08, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x00, 0x6D, 0x0C, 0x6C, 0xC5, 0x67, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, +0x08, 0x4B, 0x80, 0xF6, 0x94, 0xA3, 0x01, 0x6A, +0x8C, 0xEA, 0x09, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x80, 0xF6, 0xD5, 0xA3, +0x0C, 0x6C, 0x00, 0x6D, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x08, 0xF3, 0x4A, 0xA3, +0x01, 0x6C, 0x8C, 0xEA, 0x02, 0x2A, 0x0C, 0x6C, +0x08, 0x10, 0x08, 0xF3, 0x4A, 0xA3, 0x5A, 0x32, +0x8C, 0xEA, 0xFF, 0x6C, 0x8C, 0xEA, 0x08, 0xF3, +0x8E, 0xA3, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, +0x08, 0x4B, 0x80, 0xF6, 0xD4, 0xA3, 0x01, 0x6D, +0xAC, 0xEE, 0x08, 0x26, 0x80, 0xF6, 0x54, 0xA3, +0xFF, 0x6C, 0x5A, 0x32, 0xAC, 0xEA, 0x8C, 0xEA, +0xA0, 0xF6, 0x8F, 0xA3, 0x24, 0x22, 0x02, 0x74, +0x26, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, +0x72, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0x08, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x02, 0x6C, 0x01, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x80, 0xF6, 0x94, 0xA3, 0x01, 0x6A, 0x8C, 0xEA, +0x0C, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x80, 0xF6, 0xD5, 0xA3, 0x02, 0x6C, +0x01, 0x6D, 0x40, 0xEA, 0x02, 0x10, 0x02, 0x74, +0x02, 0x60, 0x00, 0x18, 0xFD, 0xF1, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x6A, 0xA2, 0x01, 0x6C, 0xA4, 0x67, +0x6C, 0xED, 0x09, 0x25, 0x08, 0xF3, 0x8B, 0xC2, +0x02, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x6D, 0xC5, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, +0x74, 0xA2, 0x01, 0x6C, 0xA4, 0x67, 0x6C, 0xED, +0x09, 0x25, 0xA0, 0xF6, 0x8C, 0xC2, 0x02, 0x6A, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x6D, 0xC5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, +0x08, 0x48, 0x80, 0xF6, 0x74, 0xA0, 0x01, 0x6A, +0x6C, 0xEA, 0x26, 0x22, 0xA0, 0xF6, 0x4E, 0xA0, +0x04, 0x72, 0x22, 0x60, 0xA0, 0xF6, 0x4F, 0xA0, +0x02, 0x72, 0x1E, 0x60, 0x02, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x18, +0x6D, 0xC5, 0x16, 0x10, 0x00, 0x18, 0x1C, 0xF2, +0xA0, 0xF6, 0x4F, 0xA0, 0x08, 0x72, 0x06, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x0C, 0x6C, 0x06, 0x10, 0x09, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x6C, +0x80, 0xF6, 0xD5, 0xA0, 0x00, 0x6D, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x00, 0xF2, 0x43, 0xA3, 0x51, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, +0xD0, 0xA2, 0x01, 0x6D, 0xFF, 0x6C, 0xAC, 0xEE, +0x47, 0x26, 0x80, 0xF6, 0x74, 0xA3, 0xAC, 0xEB, +0x8C, 0xEB, 0x42, 0x23, 0x10, 0xF0, 0x30, 0x6B, +0x00, 0xF0, 0x00, 0x4B, 0xC1, 0xF7, 0xB0, 0xA3, +0xFF, 0x75, 0x21, 0x60, 0xFF, 0x4D, 0xC1, 0xF7, +0xB0, 0xC3, 0xC1, 0xF7, 0xD0, 0xA3, 0x1B, 0x2E, +0xC1, 0xF7, 0xEF, 0xA3, 0x02, 0x6D, 0xAB, 0xED, +0xEC, 0xED, 0xC1, 0xF7, 0xEE, 0xA3, 0xC1, 0xF7, +0xAF, 0xC3, 0x71, 0x6D, 0xAB, 0xED, 0xEC, 0xED, +0xC1, 0xF7, 0xAE, 0xC3, 0x68, 0xF3, 0xB2, 0xA2, +0x08, 0xF3, 0xD4, 0xC2, 0x08, 0xF3, 0xB3, 0xC2, +0xC1, 0xF7, 0x72, 0xA3, 0x0F, 0x6A, 0x6C, 0xEA, +0x4C, 0xEC, 0x00, 0x18, 0x72, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0xB8, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x48, 0x9A, 0x0F, 0x6B, +0xA6, 0x35, 0x02, 0x6C, 0x6C, 0xED, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF6, 0x48, 0x9A, +0x40, 0xEA, 0x06, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF5, 0x50, 0x9A, 0x06, 0x6C, 0x40, 0xEA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x5B, 0xF2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x5B, 0xF2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x5B, 0xF2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x04, 0xD2, 0x80, 0xF6, 0x56, 0xA2, 0xFF, 0x69, +0x04, 0x67, 0x01, 0x72, 0x2C, 0xE8, 0x31, 0x60, +0x03, 0x22, 0x02, 0x72, 0x60, 0x60, 0xC3, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x54, 0x9B, +0x01, 0x6C, 0xC0, 0x6D, 0x40, 0xEA, 0x20, 0x6A, +0x4D, 0xE8, 0x04, 0x92, 0x2C, 0xE8, 0x80, 0xF6, +0x94, 0xA2, 0x04, 0x6A, 0x8C, 0xEA, 0x2C, 0xEA, +0x0F, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF7, +0x40, 0x9A, 0x01, 0x6C, 0x10, 0xF0, 0x00, 0x6D, +0x60, 0xA2, 0x6C, 0xE9, 0x20, 0xC2, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x54, 0x9B, 0x61, 0x10, +0x02, 0x6B, 0x8C, 0xEB, 0x2C, 0xEB, 0x05, 0x23, +0x04, 0x93, 0xA0, 0xF6, 0x4C, 0xC3, 0xA0, 0xF6, +0x4D, 0xC3, 0x01, 0x6C, 0x10, 0xF0, 0x00, 0x6D, +0x64, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, +0x54, 0x9B, 0x01, 0x6C, 0x00, 0xF3, 0x00, 0x6D, +0x40, 0xEA, 0x20, 0x6A, 0x4D, 0xE8, 0x04, 0x92, +0x2C, 0xE8, 0x80, 0xF6, 0x94, 0xA2, 0x04, 0x6A, +0x8C, 0xEA, 0x2C, 0xEA, 0x11, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF7, 0x40, 0x9A, 0x01, 0x6C, +0x60, 0xA2, 0x6C, 0xE9, 0x20, 0xC2, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x54, 0x9B, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0xB0, 0x9B, 0x31, 0x10, +0x02, 0x6B, 0x8C, 0xEB, 0x2C, 0xEB, 0x05, 0x23, +0x04, 0x93, 0xA0, 0xF6, 0x4C, 0xC3, 0xA0, 0xF6, +0x4D, 0xC3, 0x10, 0xF0, 0x24, 0x6A, 0x01, 0x6C, +0x5C, 0xF3, 0xB0, 0x9A, 0x32, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x54, 0x9B, 0x01, 0x6C, +0x01, 0xF4, 0x00, 0x6D, 0x40, 0xEA, 0x20, 0x6A, +0x4D, 0xE8, 0x04, 0x92, 0x2C, 0xE8, 0x80, 0xF6, +0x94, 0xA2, 0x04, 0x6A, 0x8C, 0xEA, 0x2C, 0xEA, +0x12, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF7, +0x40, 0x9A, 0x01, 0x6C, 0x60, 0xA2, 0x6C, 0xE9, +0x20, 0xC2, 0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, +0x54, 0x9B, 0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF3, +0xB4, 0x9B, 0x40, 0xEA, 0x10, 0x10, 0x02, 0x6B, +0x8C, 0xEB, 0x2C, 0xEB, 0x05, 0x23, 0x04, 0x93, +0xA0, 0xF6, 0x4C, 0xC3, 0xA0, 0xF6, 0x4D, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0xB4, 0x9A, +0x01, 0x6C, 0x00, 0x18, 0x98, 0xE1, 0x30, 0xF0, +0x21, 0x6A, 0x70, 0xF3, 0x9C, 0xA2, 0x08, 0x6A, +0xFF, 0x6B, 0x8C, 0xEA, 0x09, 0x22, 0x10, 0x6A, +0x8C, 0xEA, 0x6C, 0xEA, 0x02, 0x2A, 0x02, 0x6A, +0x01, 0x10, 0x04, 0x6A, 0x4D, 0xE8, 0x6C, 0xE8, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x9C, 0xA2, +0x02, 0x6A, 0xFF, 0x6B, 0x8C, 0xEA, 0x08, 0x22, +0x20, 0x6A, 0x8C, 0xEA, 0x6C, 0xEA, 0x04, 0x22, +0x80, 0x6A, 0x4B, 0xEA, 0x4D, 0xE8, 0x6C, 0xE8, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0xBC, 0xA2, +0x40, 0x6C, 0x44, 0x67, 0xAC, 0xEA, 0xFF, 0x6B, +0x06, 0x2A, 0x80, 0x4A, 0xAC, 0xEA, 0x6C, 0xEA, +0x02, 0x2A, 0x8D, 0xE8, 0x6C, 0xE8, 0x50, 0x67, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x42, 0xED, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x02, 0x6B, 0x6C, 0xEC, 0x02, 0x24, 0x08, 0xF3, +0x6D, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x80, 0xF6, 0x94, 0xA2, 0x02, 0x6B, +0x6C, 0xEC, 0x02, 0x24, 0xA0, 0xF6, 0x6E, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0x72, 0xA2, 0x02, 0x6A, +0xFF, 0x6C, 0x6C, 0xEA, 0x0A, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0x68, 0x9A, 0x40, 0x6D, +0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x80, 0xF6, 0x94, 0xA2, 0x02, 0x6B, +0x8C, 0xEB, 0x0C, 0x23, 0x80, 0xF6, 0x16, 0xA2, +0x90, 0x67, 0x00, 0x18, 0x0C, 0xF0, 0x40, 0x6B, +0x4D, 0xEB, 0xFF, 0x6D, 0x90, 0x67, 0x6C, 0xED, +0x00, 0x18, 0xFF, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0x23, 0x6E, 0x40, 0xEA, 0x00, 0x18, 0x42, 0xED, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x8A, 0xA2, 0x02, 0x6B, 0x6C, 0xEC, +0x02, 0x24, 0x08, 0xF3, 0x6D, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, +0x94, 0xA2, 0x02, 0x6B, 0x6C, 0xEC, 0x02, 0x24, +0xA0, 0xF6, 0x6E, 0xC2, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0xFF, 0x6C, 0xA4, 0x67, 0x20, 0x6E, 0x40, 0xEA, +0x00, 0x18, 0x42, 0xED, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x02, 0x6B, 0x6C, 0xEC, 0x02, 0x24, 0x08, 0xF3, +0x6D, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x80, 0xF6, 0x94, 0xA2, 0x02, 0x6B, +0x6C, 0xEC, 0x02, 0x24, 0xA0, 0xF6, 0x6E, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x9D, 0xF0, +0x00, 0x18, 0x53, 0xF3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x6F, 0xED, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0x8A, 0xA2, +0x02, 0x6B, 0x8C, 0xEB, 0x03, 0x23, 0x03, 0x6B, +0x08, 0xF3, 0x6D, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, 0x94, 0xA2, +0x02, 0x6B, 0x8C, 0xEB, 0x03, 0x23, 0x03, 0x6B, +0xA0, 0xF6, 0x6E, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x00, 0x18, 0x6F, 0xED, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0xFF, 0x6C, 0x6F, 0x6D, 0x24, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x8A, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x0B, 0x23, 0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF7, +0x88, 0x9B, 0xBF, 0x6B, 0xA0, 0xA4, 0xAC, 0xEB, +0x60, 0xC4, 0x04, 0x6B, 0x08, 0xF3, 0x6D, 0xC2, +0x30, 0xF0, 0x20, 0x69, 0xEF, 0xF4, 0x08, 0x49, +0x80, 0xF6, 0x74, 0xA1, 0x02, 0x6A, 0x6C, 0xEA, +0x0D, 0x22, 0x80, 0xF6, 0x16, 0xA1, 0x90, 0x67, +0x00, 0x18, 0x0C, 0xF0, 0xBF, 0x6D, 0x4C, 0xED, +0x90, 0x67, 0x00, 0x18, 0xFF, 0xEF, 0x04, 0x6A, +0xA0, 0xF6, 0x4E, 0xC1, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x6F, 0xED, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x8A, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x03, 0x23, 0x01, 0x6B, 0x08, 0xF3, 0x6D, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x80, 0xF6, 0x94, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x03, 0x23, 0x01, 0x6B, 0xA0, 0xF6, 0x6E, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x9A, 0xF3, +0x00, 0x18, 0x70, 0xF0, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, 0x08, 0x4D, +0x08, 0xF3, 0xCA, 0xA5, 0x02, 0x6B, 0xFF, 0x6A, +0xCC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x00, 0x6A, +0x02, 0x23, 0x08, 0xF3, 0x4D, 0xA5, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, 0x80, 0xF6, +0xD4, 0xA3, 0x02, 0x6D, 0xCC, 0xED, 0x02, 0x25, +0xA0, 0xF6, 0x4E, 0xA3, 0x8A, 0xEA, 0x69, 0x60, +0x05, 0x5C, 0x67, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x88, 0x34, 0x9C, 0xF2, 0x1C, 0x4B, 0x8D, 0xE3, +0x60, 0x9B, 0x00, 0xEB, 0x04, 0x72, 0x03, 0x61, +0x00, 0x18, 0xD4, 0xF0, 0x5A, 0x10, 0x02, 0x72, +0x03, 0x61, 0x00, 0x18, 0xAE, 0xF3, 0x55, 0x10, +0x03, 0x72, 0x03, 0x61, 0x00, 0x18, 0x0C, 0xF1, +0x50, 0x10, 0x01, 0x72, 0x4E, 0x61, 0x00, 0x18, +0x70, 0xF0, 0x4B, 0x10, 0x04, 0x72, 0x03, 0x61, +0x00, 0x18, 0xB4, 0xF0, 0x46, 0x10, 0x02, 0x72, +0x03, 0x61, 0x00, 0x18, 0x9A, 0xF3, 0x41, 0x10, +0x03, 0x72, 0x03, 0x61, 0x00, 0x18, 0xF9, 0xF0, +0x3C, 0x10, 0x3B, 0x2A, 0x00, 0x18, 0x9D, 0xF0, +0x38, 0x10, 0x04, 0x72, 0x03, 0x61, 0x00, 0x18, +0x2C, 0xF3, 0x33, 0x10, 0x01, 0x72, 0x03, 0x61, +0x00, 0x18, 0x53, 0xF3, 0x2E, 0x10, 0x03, 0x72, +0x03, 0x61, 0x00, 0x18, 0x1D, 0xF3, 0x29, 0x10, +0x28, 0x2A, 0x00, 0x18, 0x66, 0xF3, 0x25, 0x10, +0x04, 0x72, 0x03, 0x61, 0x00, 0x18, 0xD9, 0xF0, +0x20, 0x10, 0x01, 0x72, 0x03, 0x61, 0x00, 0x18, +0x8A, 0xF0, 0x1B, 0x10, 0x02, 0x72, 0x03, 0x61, +0x00, 0x18, 0x6B, 0xF3, 0x16, 0x10, 0x15, 0x2A, +0x00, 0x18, 0xAF, 0xF0, 0x12, 0x10, 0x03, 0x72, +0x03, 0x61, 0x00, 0x18, 0x11, 0xF1, 0x0D, 0x10, +0x01, 0x72, 0x03, 0x61, 0x00, 0x18, 0x52, 0xF0, +0x08, 0x10, 0x02, 0x72, 0x03, 0x61, 0x00, 0x18, +0x7B, 0xF3, 0x03, 0x10, 0x02, 0x2A, 0x00, 0x18, +0xAA, 0xF0, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xA7, 0x44, 0x30, 0xF0, 0x21, 0x6C, 0x01, 0x4D, +0x70, 0xF3, 0x1C, 0x4C, 0x18, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x00, 0xF2, 0x43, 0xA3, 0x6A, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0x98, 0xA2, 0x01, 0x6A, +0x4C, 0xEC, 0x15, 0x24, 0x80, 0xF6, 0x94, 0xA3, +0x8C, 0xEA, 0xFF, 0x6C, 0x8C, 0xEA, 0x0F, 0x22, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0xAF, 0xA2, 0x02, 0x6C, 0xAD, 0xEC, +0xC1, 0xF7, 0x8F, 0xC2, 0xA0, 0xF6, 0x68, 0x9B, +0xC1, 0xF7, 0x70, 0xC2, 0x4E, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, +0xF0, 0xA2, 0x01, 0x6C, 0xA4, 0x67, 0xEC, 0xED, +0xFF, 0x6B, 0x43, 0x25, 0x30, 0xF0, 0x21, 0x6D, +0x70, 0xF3, 0xBC, 0xA5, 0x8C, 0xED, 0x6C, 0xED, +0x3C, 0x2D, 0x10, 0xF0, 0x30, 0x6C, 0x00, 0xF0, +0x00, 0x4C, 0xC1, 0xF7, 0x0F, 0xA4, 0x02, 0x6E, +0xCB, 0xEE, 0x0C, 0xEE, 0xC1, 0xF7, 0x0E, 0xA4, +0xC1, 0xF7, 0xCF, 0xC4, 0x71, 0x6E, 0xCB, 0xEE, +0x0C, 0xEE, 0xC1, 0xF7, 0xCE, 0xC4, 0x68, 0xF3, +0x92, 0xA2, 0x08, 0xF3, 0xB4, 0xC2, 0x08, 0xF3, +0x93, 0xC2, 0x1E, 0x6C, 0xEC, 0xEC, 0x6C, 0xEC, +0x18, 0x24, 0x08, 0xF3, 0xB0, 0xA2, 0x0F, 0x6A, +0x02, 0x6C, 0xA6, 0x35, 0x4C, 0xED, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x48, 0x9A, 0x6C, 0xED, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF6, +0x48, 0x9A, 0x40, 0xEA, 0x06, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x50, 0x9A, 0x06, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x30, 0x6A, 0xC1, 0xF7, +0x52, 0xA2, 0x0F, 0x6C, 0x4C, 0xEC, 0x00, 0x18, +0x72, 0xEC, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, +0x08, 0x4B, 0x80, 0xF6, 0x56, 0xA3, 0x01, 0x72, +0x6C, 0x60, 0x05, 0x22, 0x02, 0x72, 0x00, 0x6C, +0x20, 0xF1, 0x13, 0x61, 0xC9, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0x48, 0x9A, 0xFF, 0x6D, +0x08, 0x6F, 0x80, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF7, 0xCC, 0x9A, 0xEB, 0xEF, 0xAC, 0xEC, +0x40, 0xA6, 0xAC, 0xEA, 0xEC, 0xEA, 0x80, 0xF6, +0xF5, 0xA3, 0xED, 0xEA, 0xAC, 0xEA, 0x40, 0xC6, +0x80, 0xF6, 0x74, 0xA3, 0x08, 0x6A, 0x6C, 0xEA, +0xAC, 0xEA, 0x00, 0xF1, 0x16, 0x22, 0x10, 0x6E, +0x43, 0x67, 0xCC, 0xEA, 0xAC, 0xEA, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x5D, 0xF1, 0x70, 0x9A, +0x8F, 0x6A, 0xA0, 0xA3, 0x0A, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x5D, 0xF1, 0x70, 0x9A, 0x71, 0x6F, +0xEB, 0xEF, 0x40, 0xA3, 0xAC, 0xEA, 0xEC, 0xEA, +0xCD, 0xEA, 0xAC, 0xEA, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6B, 0x80, 0xF6, 0xBC, 0x9A, 0x5D, 0xF1, +0x74, 0x9B, 0x01, 0x6E, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xA0, 0xF6, 0xA0, 0x9A, 0x5D, 0xF1, +0x78, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xA0, 0xF6, 0xA4, 0x9A, 0x5D, 0xF1, 0x7C, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xA0, 0xF6, +0xA8, 0x9A, 0x7D, 0xF1, 0x60, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x7D, 0xF1, 0x64, 0x9B, +0x80, 0xF6, 0x54, 0xA2, 0xFF, 0x6D, 0xE0, 0xA3, +0x52, 0x32, 0xCC, 0xEA, 0xC4, 0xEA, 0xAC, 0xEF, +0x46, 0x67, 0xED, 0xEA, 0xAC, 0xEA, 0x40, 0xC3, +0xCC, 0x10, 0x10, 0xF0, 0x24, 0x6D, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF7, 0x0C, 0x9D, 0x3D, 0xF1, +0x58, 0x9A, 0x80, 0xF6, 0xB5, 0xA3, 0x71, 0x6E, +0x80, 0xA2, 0xE0, 0xA0, 0xFF, 0x6A, 0xCB, 0xEE, +0x4C, 0xEF, 0xB0, 0x35, 0xCC, 0xEF, 0xED, 0xED, +0x4C, 0xED, 0xA0, 0xC0, 0x80, 0xF6, 0xB4, 0xA3, +0x08, 0x6B, 0x4C, 0xEC, 0xAC, 0xEB, 0x4C, 0xEB, +0xA0, 0xF0, 0x0F, 0x23, 0x10, 0x6B, 0xAC, 0xEB, +0x4C, 0xEB, 0x09, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x5D, 0xF1, 0xB0, 0x9B, 0x60, 0xA5, 0x4C, 0xEB, +0xCC, 0xEB, 0x20, 0x6E, 0x08, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x5D, 0xF1, 0xB0, 0x9B, 0x60, 0xA5, +0x4C, 0xEB, 0xCC, 0xEB, 0x30, 0x6E, 0xCD, 0xEB, +0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0x60, 0xC5, +0xEF, 0xF4, 0x08, 0x4A, 0x10, 0xF0, 0x24, 0x6B, +0x80, 0xF6, 0xBC, 0x9A, 0x5D, 0xF1, 0x74, 0x9B, +0x01, 0x6F, 0xFF, 0x6E, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xA0, 0xF6, 0xA0, 0x9A, 0x5D, 0xF1, +0x78, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xA0, 0xF6, 0xA4, 0x9A, 0x5D, 0xF1, 0x7C, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xA0, 0xF6, +0xA8, 0x9A, 0x7D, 0xF1, 0x60, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x7D, 0xF1, 0xA4, 0x9B, +0x80, 0xF6, 0x74, 0xA2, 0x00, 0xA5, 0x72, 0x33, +0xEC, 0xEB, 0xCC, 0xE8, 0x42, 0x43, 0x64, 0x10, +0x10, 0xF0, 0x24, 0x6D, 0x10, 0xF0, 0x24, 0x6A, +0x3D, 0xF1, 0x5C, 0x9A, 0x7D, 0xF1, 0xC8, 0x9D, +0x08, 0x6F, 0x80, 0xA2, 0xA0, 0xA6, 0xFF, 0x6A, +0xEB, 0xEF, 0x4C, 0xED, 0xEC, 0xED, 0x80, 0xF6, +0xF5, 0xA3, 0x4C, 0xEC, 0xED, 0xED, 0x4C, 0xED, +0xA0, 0xC6, 0x80, 0xF6, 0xB4, 0xA3, 0x08, 0x6B, +0xAC, 0xEB, 0x4C, 0xEB, 0x4E, 0x23, 0x10, 0x6B, +0xAC, 0xEB, 0x4C, 0xEB, 0x0B, 0x2B, 0x10, 0xF0, +0x24, 0x6B, 0x5D, 0xF1, 0xB0, 0x9B, 0x71, 0x6E, +0xCB, 0xEE, 0x60, 0xA5, 0x4C, 0xEB, 0xCC, 0xEB, +0x40, 0x6E, 0x0A, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x5D, 0xF1, 0xB0, 0x9B, 0x71, 0x6E, 0xCB, 0xEE, +0x60, 0xA5, 0x4C, 0xEB, 0xCC, 0xEB, 0x50, 0x6E, +0xCD, 0xEB, 0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xC5, 0xEF, 0xF4, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6B, 0x80, 0xF6, 0xBC, 0x9A, 0x5D, 0xF1, +0x74, 0x9B, 0x01, 0x6F, 0xFF, 0x6E, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xA0, 0xF6, 0xA0, 0x9A, +0x5D, 0xF1, 0x78, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xA0, 0xF6, 0xA4, 0x9A, 0x5D, 0xF1, +0x7C, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xA0, 0xF6, 0xA8, 0x9A, 0x7D, 0xF1, 0x60, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x7D, 0xF1, +0xA4, 0x9B, 0x80, 0xF6, 0x74, 0xA2, 0x00, 0xA5, +0x72, 0x33, 0xEC, 0xEB, 0xCC, 0xE8, 0x44, 0x43, +0xE4, 0xEA, 0x47, 0x67, 0x0D, 0xEA, 0xCC, 0xEA, +0x40, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF3, +0x58, 0x9A, 0xFF, 0x69, 0x00, 0x6D, 0x60, 0xA2, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF7, 0x50, 0x9A, +0x2C, 0xEB, 0x30, 0xF0, 0x20, 0x68, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF7, 0x74, 0x9B, +0xEF, 0xF4, 0x08, 0x48, 0xA0, 0xC3, 0x10, 0xF0, +0x24, 0x6B, 0x3C, 0xF7, 0x78, 0x9B, 0x20, 0x6D, +0xA0, 0xC3, 0x40, 0xA2, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF7, 0x7C, 0x9B, 0x2C, 0xEA, 0x50, 0x32, +0x01, 0x4A, 0x2C, 0xEA, 0x40, 0xC3, 0x80, 0xF6, +0x74, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x60, 0x22, 0x00, 0x18, 0xAE, 0xF2, 0x04, 0xD2, +0x00, 0x18, 0x6A, 0xF1, 0x80, 0xF6, 0x96, 0xA0, +0x04, 0x95, 0x00, 0x18, 0xFF, 0xEF, 0x80, 0xF6, +0x74, 0xA0, 0x02, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x16, 0x22, 0xA0, 0xF6, 0x4E, 0xA0, 0x03, 0x2A, +0x01, 0x6C, 0x00, 0x18, 0xB3, 0xF3, 0x30, 0xF0, +0x21, 0x6A, 0x70, 0xF3, 0x7C, 0xA2, 0x40, 0x6A, +0x04, 0x6C, 0x6C, 0xEA, 0x05, 0x2A, 0x00, 0x18, +0x28, 0xF0, 0x01, 0x6C, 0x01, 0x2A, 0x02, 0x6C, +0x00, 0x18, 0xB3, 0xF3, 0x33, 0x10, 0x40, 0x6A, +0x6C, 0xEA, 0x2C, 0xEA, 0x0B, 0x22, 0xA0, 0xF6, +0x4F, 0xA0, 0x02, 0x72, 0x2B, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x02, 0x6C, +0x00, 0x6D, 0x1A, 0x10, 0xA0, 0xF6, 0x4F, 0xA0, +0x02, 0x72, 0x1A, 0x61, 0x00, 0x18, 0x9A, 0xCC, +0x00, 0x18, 0x28, 0xF0, 0x01, 0x72, 0x0A, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x48, 0x9A, 0x48, 0xF5, 0x80, 0xA3, +0x01, 0x6D, 0x06, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x00, 0x6C, 0xA4, 0x67, +0x80, 0xF6, 0xD5, 0xA0, 0x40, 0xEA, 0x06, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0xA0, 0xF6, 0x4F, 0xC0, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF7, 0x44, 0x9A, 0x22, 0x6B, 0x60, 0xC2, +0x3E, 0x10, 0x80, 0xF6, 0x96, 0xA0, 0x00, 0x6D, +0x00, 0x18, 0xFF, 0xEF, 0x80, 0xF6, 0x74, 0xA0, +0x02, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, 0x08, 0x22, +0xA0, 0xF6, 0x4E, 0xA0, 0x04, 0x72, 0x2F, 0x61, +0x00, 0x6C, 0x00, 0x18, 0xB3, 0xF3, 0x2B, 0x10, +0xA0, 0xF6, 0x4F, 0xA0, 0x02, 0x72, 0x06, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x04, 0x6C, 0x07, 0x10, 0x08, 0x72, 0x09, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x0C, 0x6C, 0x80, 0xF6, 0xD5, 0xA0, 0x01, 0x6D, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, +0x08, 0x48, 0x80, 0xF6, 0x95, 0xA0, 0x00, 0x18, +0x65, 0xC5, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x48, 0xF5, +0x80, 0xA3, 0x80, 0xF6, 0xD5, 0xA0, 0x01, 0x6D, +0x40, 0xEA, 0x00, 0x18, 0xEC, 0xEF, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x00, 0x6A, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, 0x74, 0xA2, +0x01, 0x6C, 0xFF, 0x6D, 0x6C, 0xEC, 0x3D, 0x24, +0xA0, 0xF6, 0x8E, 0xA2, 0x04, 0x74, 0x39, 0x60, +0xA0, 0xF6, 0x8F, 0xA2, 0x02, 0x74, 0x35, 0x60, +0x02, 0x6C, 0x6C, 0xEC, 0xAC, 0xEC, 0x03, 0x24, +0x00, 0x18, 0x6D, 0xC5, 0x2E, 0x10, 0x80, 0x6C, +0x8B, 0xEC, 0x6C, 0xEC, 0xAC, 0xEC, 0x05, 0x24, +0x80, 0xF6, 0x97, 0xA2, 0x00, 0x18, 0xDE, 0xC4, +0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, 0xC4, 0x67, +0x40, 0xEA, 0x00, 0x18, 0xB6, 0xC4, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, 0xA0, 0xF6, +0x4F, 0xA3, 0x0C, 0x72, 0x07, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x08, 0x6C, +0x00, 0x6D, 0x08, 0x10, 0x04, 0x72, 0x09, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x00, 0x6C, 0xA4, 0x67, 0x80, 0xF6, 0xD5, 0xA3, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0xF2, 0x63, 0xA2, 0xA0, 0xF0, +0x04, 0x2B, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x08, 0xF3, 0x90, 0xA0, 0x01, 0x6B, +0xFF, 0x69, 0x6C, 0xEC, 0x80, 0xF0, 0x19, 0x24, +0x80, 0xF6, 0x54, 0xA2, 0x6C, 0xEA, 0x2C, 0xEA, +0x80, 0xF0, 0x13, 0x22, 0x10, 0xF0, 0x30, 0x6C, +0x00, 0xF0, 0x00, 0x4C, 0xC1, 0xF7, 0xAF, 0xA4, +0x02, 0x6A, 0xAC, 0xEA, 0x2C, 0xEA, 0x48, 0x22, +0xAD, 0xEB, 0xC1, 0xF7, 0x6F, 0xC4, 0x10, 0xF0, +0x30, 0x6C, 0xE6, 0xF1, 0x11, 0x4C, 0x00, 0x18, +0xE9, 0xE9, 0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF6, +0x98, 0x9A, 0x00, 0x18, 0xE9, 0xE9, 0x08, 0xF3, +0x52, 0xA0, 0x0F, 0x6B, 0x4C, 0xEB, 0x2C, 0xEB, +0x00, 0x6A, 0x11, 0x10, 0x1E, 0x6D, 0xB8, 0xEA, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0x12, 0xED, 0x91, 0xE5, 0x08, 0xF3, 0xB9, 0xA4, +0x07, 0x6C, 0xAC, 0xEC, 0x02, 0x74, 0x05, 0x60, +0x01, 0x4A, 0xFF, 0x6C, 0x8C, 0xEA, 0x62, 0xEA, +0xED, 0x61, 0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, +0x08, 0x4D, 0x08, 0xF3, 0xD0, 0xA5, 0x0F, 0x6C, +0x1F, 0x6B, 0x8C, 0xEA, 0x6B, 0xEB, 0x44, 0x32, +0xCC, 0xEB, 0x4D, 0xEB, 0x10, 0xF0, 0x30, 0x68, +0x08, 0xF3, 0x70, 0xC5, 0x00, 0xF0, 0x00, 0x48, +0xC1, 0xF7, 0x52, 0xA0, 0x4C, 0xEC, 0x00, 0x18, +0x98, 0xEC, 0xC1, 0xF7, 0x6F, 0xA0, 0x03, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0xC1, 0xF7, 0x4F, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF4, 0xB8, 0xA2, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, 0x48, 0x9A, +0x0F, 0x6B, 0xA6, 0x35, 0x02, 0x6C, 0x6C, 0xED, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF6, +0x48, 0x9A, 0x40, 0xEA, 0x06, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x50, 0x9A, 0x06, 0x6C, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6C, 0xC8, 0xF4, +0xB8, 0xA4, 0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF7, +0x5C, 0x9A, 0x0F, 0x6C, 0xA6, 0x35, 0x8C, 0xED, +0x10, 0xF0, 0x30, 0x6B, 0xE0, 0xF7, 0x08, 0x4D, +0xE0, 0xA2, 0xA4, 0x35, 0x30, 0xF0, 0x21, 0x6A, +0x00, 0xF0, 0x00, 0x4B, 0x90, 0xF3, 0x44, 0x9A, +0x6D, 0xE5, 0x63, 0xA3, 0xFF, 0x6E, 0x42, 0x32, +0x4A, 0x32, 0x6C, 0xEC, 0xCC, 0xEF, 0x93, 0xE2, +0x6F, 0x47, 0x30, 0xF0, 0x20, 0x6A, 0x77, 0x33, +0xEE, 0xF5, 0x54, 0x9A, 0x73, 0xE4, 0xCC, 0xEC, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x41, 0xF5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x41, 0xF5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x41, 0xF5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x4C, 0xED, +0x4C, 0xEC, 0x4C, 0xEE, 0xEC, 0xEA, 0x05, 0x25, +0x01, 0x75, 0x56, 0x61, 0x08, 0x6B, 0x0C, 0x6D, +0x02, 0x10, 0x0A, 0x6B, 0x0E, 0x6D, 0x01, 0x74, +0x1D, 0x60, 0x02, 0x74, 0x2A, 0x60, 0x26, 0x67, +0xE1, 0x45, 0xC4, 0xED, 0x24, 0xEB, 0x82, 0x67, +0xCD, 0xE9, 0x84, 0xEF, 0xC1, 0x43, 0x8D, 0xE9, +0x44, 0xEE, 0x4D, 0xE9, 0x01, 0x6A, 0x02, 0x67, +0x04, 0xEB, 0x62, 0x67, 0x64, 0xED, 0xA2, 0x67, +0x6D, 0xE8, 0xA4, 0xEF, 0xAD, 0xE8, 0x44, 0xEE, +0xFF, 0xF7, 0x1F, 0x6C, 0x4D, 0xE8, 0x8C, 0xE9, +0x8C, 0xE8, 0x1E, 0x10, 0x01, 0x6B, 0x01, 0x45, +0x22, 0x67, 0x83, 0x67, 0x24, 0xE8, 0xC4, 0xED, +0x84, 0xE8, 0xCD, 0xE9, 0xFF, 0xF7, 0x1F, 0x6A, +0x04, 0x67, 0x64, 0xED, 0x4C, 0xE9, 0x6D, 0xE8, +0x0E, 0x10, 0x01, 0x6C, 0x01, 0x43, 0x22, 0x67, +0xA4, 0x67, 0x24, 0xE8, 0xC4, 0xEB, 0xA4, 0xE8, +0xCD, 0xE9, 0xFF, 0xF7, 0x1F, 0x6A, 0x05, 0x67, +0x84, 0xEB, 0x4C, 0xE9, 0x8D, 0xE8, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF3, 0x4C, 0x9A, +0x38, 0x6C, 0x0F, 0xE8, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF3, 0x40, 0x9A, 0x40, 0xEA, +0x4C, 0xE8, 0x04, 0x92, 0x2D, 0xE8, 0xFF, 0xF7, +0x1F, 0x6D, 0x38, 0x6C, 0x0C, 0xED, 0x40, 0xEA, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0xE8, 0xF2, 0x7C, 0xA3, 0xFF, 0x6A, 0xAC, 0xEA, +0x01, 0x73, 0x03, 0x61, 0xAD, 0xF4, 0x00, 0x6B, +0x04, 0x10, 0x03, 0x73, 0x04, 0x61, 0xA5, 0xF1, +0x00, 0x6B, 0x6B, 0xEB, 0x02, 0x10, 0x60, 0xF2, +0x00, 0x6B, 0x60, 0xCC, 0x30, 0xF0, 0x20, 0x6B, +0xE8, 0xF2, 0x7C, 0xA3, 0x02, 0x73, 0x0A, 0x61, +0x10, 0xF0, 0x24, 0x6B, 0x9D, 0xF1, 0x74, 0x9B, +0x74, 0x6D, 0xA0, 0xC3, 0xA0, 0xAC, 0x80, 0x6B, +0xAD, 0xEB, 0x60, 0xCC, 0x09, 0x22, 0x60, 0xAC, +0x00, 0xF2, 0x01, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x41, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, 0x06, 0x10, +0x60, 0xAC, 0x00, 0xF2, 0x00, 0x6A, 0x6D, 0xEA, +0x40, 0x6B, 0x6D, 0xEA, 0x40, 0xCC, 0x20, 0xE8, +0xFF, 0x63, 0x01, 0xD1, 0x00, 0xD0, 0x30, 0xF0, +0x20, 0x6B, 0xE8, 0xF2, 0x7C, 0xA3, 0xFF, 0x6A, +0x8C, 0xEA, 0x02, 0x73, 0x70, 0x61, 0x48, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF6, 0xE0, 0x9A, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x60, 0x9F, 0xC0, 0xF0, 0x64, 0xDA, 0x10, 0xF0, +0x24, 0x6B, 0x9C, 0xF6, 0xCC, 0x9B, 0x60, 0x9E, +0xA0, 0xF0, 0x78, 0xDA, 0x10, 0xF0, 0x24, 0x6B, +0x3D, 0xF1, 0xA0, 0x9B, 0x60, 0x9D, 0xA0, 0xF0, +0x7C, 0xDA, 0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF7, +0x80, 0x9B, 0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF7, +0x64, 0x9B, 0x20, 0x9C, 0xA0, 0xF0, 0x34, 0xDA, +0x00, 0x9B, 0xC0, 0xF0, 0x00, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0x9D, 0xF1, 0x58, 0x9A, 0x2D, 0xEA, +0x18, 0xF0, 0x01, 0x69, 0x2B, 0xE9, 0x2C, 0xEA, +0x10, 0xF0, 0x24, 0x69, 0x3C, 0xF4, 0x2C, 0x99, +0x0D, 0xE9, 0x02, 0xF0, 0x01, 0x68, 0x0B, 0xE8, +0x0C, 0xE9, 0x10, 0xF0, 0x24, 0x68, 0x9D, 0xF1, +0x1C, 0x98, 0x00, 0xDF, 0x04, 0x6F, 0xE0, 0xDE, +0x10, 0xF0, 0x24, 0x6E, 0xBD, 0xF1, 0xC0, 0x9E, +0xC0, 0xDD, 0x40, 0xDC, 0x20, 0xDB, 0x27, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x10, 0xF0, 0x24, 0x6B, 0xC0, 0xF0, 0x84, 0x9A, +0xBC, 0xF6, 0x60, 0x9B, 0x80, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xA0, 0xF0, 0x98, 0x9A, 0x9C, 0xF6, +0x6C, 0x9B, 0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xA0, 0xF0, 0x9C, 0x9A, 0x3D, 0xF1, 0x60, 0x9B, +0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xA0, 0xF0, +0x94, 0x9A, 0x3C, 0xF7, 0x60, 0x9B, 0x80, 0xDB, +0xC0, 0xF0, 0x60, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF7, 0x44, 0x9A, 0x60, 0xDA, 0x01, 0x91, +0x00, 0x90, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, 0x06, 0xD3, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF4, 0x68, 0x9B, +0xFF, 0x6A, 0x8C, 0xEA, 0x80, 0xAB, 0xE1, 0xF7, +0x1F, 0x6B, 0x00, 0x68, 0x8C, 0xEB, 0x69, 0xE2, +0x10, 0xF0, 0x24, 0x6B, 0xBD, 0xF1, 0x84, 0x9B, +0x5C, 0x32, 0x91, 0xE2, 0x04, 0xD4, 0x22, 0x10, +0x04, 0x92, 0x40, 0x9A, 0x05, 0xD2, 0x0D, 0x28, +0x30, 0xF0, 0x20, 0x69, 0xCE, 0xF4, 0x50, 0x99, +0x05, 0x96, 0x01, 0x6D, 0x83, 0xF1, 0x18, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x99, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x05, 0x96, 0x01, 0x6D, 0x83, 0xF1, +0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x04, 0x93, +0x01, 0x48, 0xFF, 0xF7, 0x1F, 0x6A, 0x04, 0x4B, +0x4C, 0xE8, 0x04, 0xD3, 0x06, 0x92, 0x43, 0xE8, +0xDB, 0x61, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xDE, 0x63, 0x43, 0x62, +0x42, 0xD1, 0x41, 0xD0, 0x01, 0x68, 0x00, 0x6A, +0x0B, 0xE8, 0x04, 0xD2, 0x00, 0x6C, 0x30, 0xF0, +0x20, 0x6A, 0x42, 0x6D, 0xD0, 0x67, 0xEF, 0xF4, +0x30, 0xA2, 0x00, 0x18, 0x8D, 0xE7, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF3, 0x68, 0x9B, 0x4C, 0xEB, +0x36, 0x2B, 0x00, 0x6C, 0x42, 0x6D, 0xD0, 0x67, +0x00, 0x18, 0x8D, 0xE7, 0x1F, 0xF4, 0x00, 0x6B, +0x4C, 0xEB, 0x62, 0x32, 0x4A, 0x32, 0x43, 0xE9, +0x04, 0xD2, 0x02, 0x61, 0x4E, 0xE9, 0x16, 0x29, +0x01, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x54, 0xC3, +0x1D, 0x6A, 0x56, 0xC3, 0x04, 0x6A, 0x57, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x06, 0x04, 0x04, 0x05, 0x04, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, +0x05, 0x04, 0x40, 0xEA, 0x01, 0x68, 0x0B, 0xE8, +0x00, 0x6C, 0x42, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x8D, 0xE7, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF3, +0xE8, 0x9B, 0x00, 0x6C, 0x42, 0x6D, 0xD0, 0x67, +0x4D, 0xEF, 0x00, 0x18, 0xA0, 0xE7, 0x43, 0x97, +0x42, 0x91, 0x41, 0x90, 0x22, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, 0x90, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xBD, 0xF1, 0x48, 0x9A, 0x48, 0x6B, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0xBD, 0xF1, 0x4C, 0x9A, +0x01, 0x6B, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xBD, 0xF1, 0x50, 0x9A, 0x01, 0x6B, 0x40, 0xA2, +0x6C, 0xEA, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xBD, 0xF1, 0x74, 0x9A, 0x01, 0x6D, 0xFF, 0x6C, +0x40, 0xA3, 0xAC, 0xEA, 0x0B, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF4, 0x4C, 0x9A, 0x40, 0xA2, +0x4C, 0xEC, 0x8B, 0xEA, 0x8D, 0xEA, 0xC0, 0xF7, +0x42, 0x32, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF4, 0x4C, 0x9A, 0xC0, 0xA2, 0x01, 0x6A, +0x06, 0x26, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x01, 0x6A, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0x30, 0xF0, 0x20, 0x68, 0x4E, 0xF2, +0x50, 0x9A, 0xEF, 0xF4, 0x12, 0x48, 0xA4, 0x67, +0x01, 0x6E, 0x90, 0x67, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x05, 0x6B, 0xEC, 0xF1, 0x60, 0xC2, +0x00, 0xA0, 0x01, 0x6A, 0x4C, 0xE8, 0x19, 0x28, +0x10, 0xF0, 0x24, 0x6C, 0x7B, 0xF4, 0x1D, 0x4C, +0x00, 0x18, 0xE9, 0xE9, 0x10, 0xF0, 0x24, 0x6A, +0xBD, 0xF1, 0x48, 0x9A, 0x00, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xBD, 0xF1, 0x4C, 0x9A, 0x00, 0xC2, +0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, 0x11, 0xC2, +0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, 0x12, 0xC2, +0x27, 0x10, 0x00, 0x6B, 0x30, 0xF0, 0x21, 0x6C, +0xD0, 0xF4, 0x71, 0xC4, 0x30, 0xF0, 0x21, 0x6C, +0xD0, 0xF4, 0x72, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0xBD, 0xF1, 0x68, 0x9B, 0x48, 0x6C, 0x00, 0x6D, +0x80, 0xC3, 0x10, 0xF0, 0x24, 0x6B, 0xBD, 0xF1, +0x6C, 0x9B, 0xC8, 0x6E, 0x01, 0x6F, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6B, 0xBD, 0xF1, 0x98, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF4, 0x68, 0x9B, +0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6C, 0x7B, 0xF4, +0x1D, 0x4C, 0x04, 0xD2, 0x00, 0x18, 0xFC, 0xE9, +0x07, 0x97, 0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x21, 0x68, 0xD0, 0xF4, 0x71, 0xA0, 0x00, 0x6A, +0x12, 0x23, 0x00, 0x18, 0xA9, 0xF6, 0x62, 0x67, +0x01, 0x6A, 0x0D, 0x2B, 0x10, 0xF0, 0x24, 0x6C, +0x7B, 0xF4, 0x1D, 0x4C, 0x00, 0x6D, 0xC8, 0x6E, +0xE2, 0x67, 0xD0, 0xF4, 0x71, 0xC0, 0x04, 0xD2, +0x00, 0x18, 0xFC, 0xE9, 0x00, 0x6A, 0x07, 0x97, +0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0x5D, 0x67, +0x20, 0xF0, 0x88, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xBD, 0xF1, 0x5C, 0x9A, 0x41, 0x6B, 0x04, 0x00, +0x60, 0xC2, 0x45, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xBD, 0xF1, 0x74, 0x9A, 0xFE, 0x6A, +0x01, 0x6D, 0x80, 0xA3, 0x0A, 0x07, 0xC5, 0x67, +0x8C, 0xEA, 0x40, 0xC3, 0x00, 0x6A, 0x30, 0xF0, +0x21, 0x6B, 0xD0, 0xF4, 0x50, 0xC3, 0x30, 0xF0, +0x21, 0x6B, 0xD0, 0xF4, 0x51, 0xC3, 0x30, 0xF0, +0x21, 0x6B, 0xD0, 0xF4, 0x52, 0xC3, 0x90, 0x67, +0x00, 0x6A, 0x04, 0xD2, 0x05, 0xD2, 0x06, 0xD2, +0x07, 0xD2, 0x00, 0x18, 0x54, 0xD9, 0xFF, 0x6E, +0xB0, 0x67, 0x02, 0x6C, 0x4C, 0xEE, 0x00, 0x18, +0x66, 0xD9, 0x09, 0x97, 0x08, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x52, 0xA2, 0x01, 0x68, 0x0C, 0xEA, +0x53, 0x22, 0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, +0x31, 0xA2, 0x1E, 0x29, 0x00, 0x18, 0xB3, 0xF6, +0x17, 0x2A, 0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, +0x72, 0xA2, 0x01, 0x4B, 0xD0, 0xF4, 0x72, 0xC2, +0xD0, 0xF4, 0x52, 0xA2, 0x06, 0x5A, 0x10, 0x61, +0x90, 0x67, 0x00, 0x18, 0x02, 0xF7, 0x10, 0xF0, +0x24, 0x6C, 0x04, 0xD0, 0x7B, 0xF4, 0x1D, 0x4C, +0x00, 0x6D, 0xC8, 0x6E, 0xF0, 0x67, 0x32, 0x10, +0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, 0x32, 0xC2, +0x00, 0x18, 0xA9, 0xF6, 0x0F, 0x22, 0x30, 0xF0, +0x21, 0x6A, 0xD0, 0xF4, 0x71, 0xA2, 0x01, 0x4B, +0xD0, 0xF4, 0x71, 0xC2, 0xD0, 0xF4, 0x51, 0xA2, +0x0B, 0x5A, 0x08, 0x61, 0x03, 0x6C, 0x00, 0x18, +0x02, 0xF7, 0x04, 0x10, 0x30, 0xF0, 0x21, 0x6B, +0xD0, 0xF4, 0x51, 0xC3, 0x30, 0xF0, 0x21, 0x6A, +0xD0, 0xF4, 0x51, 0xA2, 0x0A, 0x2A, 0x01, 0x6A, +0x10, 0xF0, 0x24, 0x6C, 0x04, 0xD2, 0x7B, 0xF4, +0x1D, 0x4C, 0x00, 0x6D, 0xC8, 0x6E, 0xE2, 0x67, +0x09, 0x10, 0x00, 0x6A, 0x10, 0xF0, 0x24, 0x6C, +0x01, 0x6E, 0x04, 0xD2, 0x7B, 0xF4, 0x1D, 0x4C, +0xA2, 0x67, 0xE6, 0x67, 0x00, 0x18, 0xFC, 0xE9, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x03, 0x22, 0x03, 0x80, +0x19, 0x22, 0x03, 0x80, 0x2F, 0x22, 0x03, 0x80, +0x45, 0x22, 0x03, 0x80, 0x5F, 0x22, 0x03, 0x80, +0xB7, 0x22, 0x03, 0x80, 0xCD, 0x22, 0x03, 0x80, +0xEB, 0x22, 0x03, 0x80, 0x1D, 0x23, 0x03, 0x80, +0x47, 0x23, 0x03, 0x80, 0x4F, 0x33, 0x03, 0x80, +0x55, 0x33, 0x03, 0x80, 0x61, 0x33, 0x03, 0x80, +0x6D, 0x33, 0x03, 0x80, 0x79, 0x33, 0x03, 0x80, +0xC1, 0x36, 0x03, 0x80, 0xA9, 0x37, 0x03, 0x80, +0x23, 0x37, 0x03, 0x80, 0xA9, 0x37, 0x03, 0x80, +0x69, 0x36, 0x03, 0x80, 0xA9, 0x37, 0x03, 0x80, +0xA9, 0x37, 0x03, 0x80, 0xA9, 0x37, 0x03, 0x80, +0x8B, 0x37, 0x03, 0x80, 0xA9, 0x37, 0x03, 0x80, +0xA9, 0x37, 0x03, 0x80, 0xA9, 0x37, 0x03, 0x80, +0x03, 0x36, 0x03, 0x80, 0x7F, 0x3B, 0x03, 0x80, +0x89, 0x3B, 0x03, 0x80, 0x93, 0x3B, 0x03, 0x80, +0x9D, 0x3B, 0x03, 0x80, 0xA7, 0x3B, 0x03, 0x80, +0x45, 0x3D, 0x03, 0x80, 0x65, 0x3D, 0x03, 0x80, +0x85, 0x3D, 0x03, 0x80, 0xA5, 0x3D, 0x03, 0x80, +0xC5, 0x3D, 0x03, 0x80, 0xCB, 0x3F, 0x03, 0x80, +0x07, 0x40, 0x03, 0x80, 0x4D, 0x40, 0x03, 0x80, +0x8F, 0x40, 0x03, 0x80, 0xD5, 0x40, 0x03, 0x80, +0x43, 0x41, 0x03, 0x80, 0x5F, 0x41, 0x03, 0x80, +0x81, 0x41, 0x03, 0x80, 0xA3, 0x41, 0x03, 0x80, +0xC7, 0x41, 0x03, 0x80, 0xA8, 0x06, 0x10, 0x07, +0x00, 0x16, 0x04, 0x16, 0x08, 0x16, 0x00, 0x00, +0x8F, 0x45, 0x03, 0x80, 0xEB, 0x45, 0x03, 0x80, +0x7F, 0x46, 0x03, 0x80, 0x13, 0x47, 0x03, 0x80, +0xAB, 0x47, 0x03, 0x80, 0x3B, 0x14, 0x03, 0x80, +0x45, 0x14, 0x03, 0x80, 0x4F, 0x14, 0x03, 0x80, +0x59, 0x14, 0x03, 0x80, 0x63, 0x14, 0x03, 0x80, +0x79, 0x4E, 0x03, 0x80, 0x73, 0x4E, 0x03, 0x80, +0x7F, 0x4E, 0x03, 0x80, 0x85, 0x4E, 0x03, 0x80, +0x8B, 0x4E, 0x03, 0x80, 0x91, 0x4E, 0x03, 0x80, +0x94, 0x0C, 0x94, 0x0E, 0x94, 0x18, 0x94, 0x1A, +0x00, 0x01, 0x02, 0x03, 0x05, 0x00, 0x00, 0x00, +0x00, 0x01, 0x03, 0x04, 0x05, 0x00, 0x00, 0x00, +0x09, 0x12, 0x1B, 0x24, 0x9D, 0x6E, 0x10, 0x80, +0xE3, 0x6E, 0x10, 0x80, 0xA5, 0x6E, 0x10, 0x80, +0xD5, 0x6E, 0x10, 0x80, 0xE3, 0x6E, 0x10, 0x80, +0xE3, 0x6E, 0x10, 0x80, 0xE3, 0x6E, 0x10, 0x80, +0xAD, 0x6E, 0x10, 0x80, 0xB5, 0x6E, 0x10, 0x80, +0xBD, 0x6E, 0x10, 0x80, 0xE3, 0x6E, 0x10, 0x80, +0xE3, 0x6E, 0x10, 0x80, 0xDD, 0x6E, 0x10, 0x80, +0xCD, 0x6E, 0x10, 0x80, 0xC5, 0x6E, 0x10, 0x80, +0x04, 0x08, 0x08, 0x08, 0x08, 0x08, 0x0A, 0x0A, +0x0A, 0x00, 0x00, 0x00, 0x00, 0x04, 0x0C, 0x14, +0x1C, 0x24, 0x2C, 0x36, 0x40, 0x00, 0x00, 0x00, +0xD7, 0x7D, 0x10, 0x80, 0xED, 0x7D, 0x10, 0x80, +0xD7, 0x7D, 0x10, 0x80, 0xED, 0x7D, 0x10, 0x80, +0xD7, 0x7D, 0x10, 0x80, 0xED, 0x7D, 0x10, 0x80, +0x1D, 0x7E, 0x10, 0x80, 0x1D, 0x7E, 0x10, 0x80, +0x1D, 0x7E, 0x10, 0x80, 0xDB, 0x7D, 0x10, 0x80, +0x03, 0x7E, 0x10, 0x80, 0x03, 0x7E, 0x10, 0x80, +0xDB, 0x7D, 0x10, 0x80, 0x35, 0x7E, 0x10, 0x80, +0x51, 0x7E, 0x10, 0x80, 0x25, 0x91, 0x10, 0x80, +0x75, 0x91, 0x10, 0x80, 0xFD, 0x91, 0x10, 0x80, +0x53, 0x92, 0x10, 0x80, 0x77, 0x92, 0x10, 0x80, +0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, +0x0F, 0x10, 0x00, 0x00, 0x12, 0x12, 0x14, 0x12, +0x0F, 0x0F, 0x0C, 0x0C, 0x09, 0x08, 0x08, 0x07, +0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, 0x05, 0x04, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0A, 0x0A, 0x08, 0x08, 0x08, 0x07, 0x07, 0x06, +0x04, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, +0x07, 0x06, 0x05, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x05, 0x04, 0x04, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x28, 0x28, 0x32, 0x28, 0x1E, 0x19, 0x19, 0x19, +0x18, 0x18, 0x12, 0x0F, 0x14, 0x1E, 0x19, 0x1E, +0x18, 0x16, 0x0C, 0x0C, 0x1E, 0x1E, 0x19, 0x1E, +0x18, 0x16, 0x0C, 0x0C, 0x1E, 0x1E, 0x19, 0x1C, +0x18, 0x14, 0x0C, 0x0A, 0x1E, 0x1E, 0x19, 0x1E, +0x19, 0x18, 0x0F, 0x0E, 0x14, 0x28, 0x21, 0x1E, +0x1A, 0x16, 0x0B, 0x10, 0x0A, 0x0A, 0x2D, 0x28, +0x21, 0x1E, 0x1A, 0x16, 0x0B, 0x10, 0x0A, 0x0A, +0x1E, 0x1E, 0x1E, 0x1E, 0x18, 0x16, 0x0D, 0x0D, +0x0A, 0x08, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x4A, 0x40, 0x36, 0x2C, +0x24, 0x1C, 0x14, 0x0C, 0x04, 0x00, 0x00, 0x00, +0x4B, 0xA6, 0x10, 0x80, 0x9F, 0xA6, 0x10, 0x80, +0x2D, 0xA7, 0x10, 0x80, 0x2D, 0xA8, 0x10, 0x80, +0x93, 0xA7, 0x10, 0x80, 0xC3, 0xA7, 0x10, 0x80, +0x63, 0x6F, 0x6E, 0x66, 0x69, 0x67, 0x5F, 0x70, +0x68, 0x79, 0x64, 0x6D, 0x5F, 0x72, 0x65, 0x61, +0x64, 0x5F, 0x74, 0x78, 0x61, 0x67, 0x63, 0x5F, +0x38, 0x38, 0x32, 0x31, 0x63, 0x00, 0x00, 0x00, +0x63, 0x6F, 0x6E, 0x66, 0x69, 0x67, 0x5F, 0x70, +0x68, 0x79, 0x64, 0x6D, 0x5F, 0x77, 0x72, 0x69, +0x74, 0x65, 0x5F, 0x74, 0x78, 0x61, 0x67, 0x63, +0x5F, 0x38, 0x38, 0x32, 0x31, 0x63, 0x00, 0x00, +0x70, 0x68, 0x79, 0x64, 0x6D, 0x5F, 0x77, 0x72, +0x69, 0x74, 0x65, 0x5F, 0x74, 0x78, 0x61, 0x67, +0x63, 0x5F, 0x31, 0x62, 0x79, 0x74, 0x65, 0x5F, +0x38, 0x38, 0x32, 0x31, 0x63, 0x00, 0x00, 0x00, +0x63, 0x6F, 0x6E, 0x66, 0x69, 0x67, 0x5F, 0x70, +0x68, 0x79, 0x64, 0x6D, 0x5F, 0x73, 0x77, 0x69, +0x74, 0x63, 0x68, 0x5F, 0x62, 0x61, 0x6E, 0x64, +0x77, 0x69, 0x64, 0x74, 0x68, 0x5F, 0x38, 0x38, +0x32, 0x31, 0x63, 0x00, 0x63, 0x6F, 0x6E, 0x66, +0x69, 0x67, 0x5F, 0x70, 0x68, 0x79, 0x64, 0x6D, +0x5F, 0x73, 0x77, 0x69, 0x74, 0x63, 0x68, 0x5F, +0x63, 0x68, 0x61, 0x6E, 0x6E, 0x65, 0x6C, 0x5F, +0x38, 0x38, 0x32, 0x31, 0x63, 0x00, 0x00, 0x00, +0x63, 0x6F, 0x6E, 0x66, 0x69, 0x67, 0x5F, 0x70, +0x68, 0x79, 0x64, 0x6D, 0x5F, 0x73, 0x77, 0x69, +0x74, 0x63, 0x68, 0x5F, 0x62, 0x61, 0x6E, 0x64, +0x5F, 0x38, 0x38, 0x32, 0x31, 0x63, 0x00, 0x00, +0x63, 0x6F, 0x6E, 0x66, 0x69, 0x67, 0x5F, 0x70, +0x68, 0x79, 0x64, 0x6D, 0x5F, 0x77, 0x72, 0x69, +0x74, 0x65, 0x5F, 0x72, 0x66, 0x5F, 0x72, 0x65, +0x67, 0x5F, 0x38, 0x38, 0x32, 0x31, 0x63, 0x00, +0x63, 0x6F, 0x6E, 0x66, 0x69, 0x67, 0x5F, 0x70, +0x68, 0x79, 0x64, 0x6D, 0x5F, 0x72, 0x65, 0x61, +0x64, 0x5F, 0x72, 0x66, 0x5F, 0x72, 0x65, 0x67, +0x5F, 0x38, 0x38, 0x32, 0x31, 0x63, 0x00, 0x00, +0x6D, 0xA9, 0x10, 0x80, 0x87, 0xA9, 0x10, 0x80, +0x97, 0xA9, 0x10, 0x80, 0xAD, 0xA9, 0x10, 0x80, +0xC3, 0xA9, 0x10, 0x80, 0xC3, 0xA9, 0x10, 0x80, +0xDF, 0xA9, 0x10, 0x80, 0xC9, 0x5A, 0x03, 0x80, +0xC5, 0x5A, 0x03, 0x80, 0xCF, 0x5A, 0x03, 0x80, +0xD3, 0x5A, 0x03, 0x80, 0xD7, 0x5A, 0x03, 0x80, +0xDD, 0x5A, 0x03, 0x80, 0xEB, 0x5A, 0x03, 0x80, +0x15, 0x5B, 0x03, 0x80, 0x43, 0x5B, 0x03, 0x80, +0x49, 0x5B, 0x03, 0x80, 0x95, 0x5B, 0x03, 0x80, +0xA3, 0x5B, 0x03, 0x80, 0xBB, 0x5B, 0x03, 0x80, +0x91, 0x17, 0x03, 0x80, 0x8D, 0x17, 0x03, 0x80, +0x91, 0x17, 0x03, 0x80, 0x8D, 0x17, 0x03, 0x80, +0xB1, 0x17, 0x03, 0x80, 0x8D, 0x17, 0x03, 0x80, +0xB1, 0x17, 0x03, 0x80, 0x8D, 0x17, 0x03, 0x80, +0xD1, 0x17, 0x03, 0x80, 0x8D, 0x17, 0x03, 0x80, +0xD1, 0x17, 0x03, 0x80, 0x8D, 0x17, 0x03, 0x80, +0xF1, 0x17, 0x03, 0x80, 0x8D, 0x17, 0x03, 0x80, +0xF1, 0x17, 0x03, 0x80, 0x3B, 0x19, 0x03, 0x80, +0x3F, 0x19, 0x03, 0x80, 0x43, 0x19, 0x03, 0x80, +0x47, 0x19, 0x03, 0x80, 0x4B, 0x19, 0x03, 0x80, +0x71, 0x84, 0x03, 0x80, 0x93, 0x84, 0x03, 0x80, +0xB5, 0x84, 0x03, 0x80, 0xD7, 0x84, 0x03, 0x80, +0xFB, 0x84, 0x03, 0x80, 0x35, 0x85, 0x03, 0x80, +0x59, 0x85, 0x03, 0x80, 0x7D, 0x85, 0x03, 0x80, +0xA1, 0x85, 0x03, 0x80, 0xC7, 0x85, 0x03, 0x80, +0xCD, 0x87, 0x03, 0x80, 0xE3, 0x87, 0x03, 0x80, +0x05, 0x88, 0x03, 0x80, 0x2B, 0x88, 0x03, 0x80, +0x51, 0x88, 0x03, 0x80, 0x2D, 0x8C, 0x03, 0x80, +0x2D, 0x8C, 0x03, 0x80, 0x2D, 0x8C, 0x03, 0x80, +0x47, 0x8C, 0x03, 0x80, 0x2D, 0x8C, 0x03, 0x80, +0x2D, 0x8C, 0x03, 0x80, 0x2D, 0x8C, 0x03, 0x80, +0x29, 0x8C, 0x03, 0x80, 0x29, 0x8C, 0x03, 0x80, +0x29, 0x8C, 0x03, 0x80, 0x29, 0x8C, 0x03, 0x80, +0x29, 0x8C, 0x03, 0x80, 0xA5, 0x8C, 0x03, 0x80, +0xAF, 0x8C, 0x03, 0x80, 0x55, 0x1E, 0x03, 0x80, +0x55, 0x1E, 0x03, 0x80, 0x55, 0x1E, 0x03, 0x80, +0x55, 0x1E, 0x03, 0x80, 0x75, 0x1E, 0x03, 0x80, +0x75, 0x1E, 0x03, 0x80, 0x75, 0x1E, 0x03, 0x80, +0x75, 0x1E, 0x03, 0x80, 0x95, 0x1E, 0x03, 0x80, +0x95, 0x1E, 0x03, 0x80, 0x95, 0x1E, 0x03, 0x80, +0x95, 0x1E, 0x03, 0x80, 0xB5, 0x1E, 0x03, 0x80, +0xB5, 0x1E, 0x03, 0x80, 0xB5, 0x1E, 0x03, 0x80, +0xB5, 0x1E, 0x03, 0x80, 0x1B, 0xA5, 0x03, 0x80, +0x2B, 0xA5, 0x03, 0x80, 0x35, 0xA5, 0x03, 0x80, +0x3F, 0xA5, 0x03, 0x80, 0x51, 0xA5, 0x03, 0x80, +0x89, 0xB3, 0x03, 0x80, 0xBB, 0xB3, 0x03, 0x80, +0x9D, 0xB3, 0x03, 0x80, 0xC5, 0xB3, 0x03, 0x80, +0xA7, 0xB3, 0x03, 0x80, 0xD1, 0xB3, 0x03, 0x80, +0xB1, 0xB3, 0x03, 0x80, 0xCB, 0x39, 0x10, 0x80, +0xD5, 0x39, 0x10, 0x80, 0xDF, 0x39, 0x10, 0x80, +0xE9, 0x39, 0x10, 0x80, 0xF3, 0x39, 0x10, 0x80, +0xC7, 0xC5, 0x03, 0x80, 0x17, 0xC6, 0x03, 0x80, +0x6F, 0xC6, 0x03, 0x80, 0xC7, 0xC6, 0x03, 0x80, +0x2D, 0xC7, 0x03, 0x80, 0x1D, 0xCF, 0x03, 0x80, +0x45, 0xCF, 0x03, 0x80, 0x6B, 0xCF, 0x03, 0x80, +0x91, 0xCF, 0x03, 0x80, 0xB7, 0xCF, 0x03, 0x80, +0xFC, 0x10, 0x60, 0xB8, 0xFA, 0xFA, 0xFA, 0xFA, +0x8C, 0x04, 0x64, 0xB8, 0x90, 0x04, 0x64, 0xB8, +0x94, 0x04, 0x64, 0xB8, 0x98, 0x04, 0x64, 0xB8, +0x9C, 0x04, 0x64, 0xB8, 0xA0, 0x04, 0x64, 0xB8, +0x01, 0x06, 0x64, 0xB8, 0x00, 0x00, 0x68, 0x18, +0x48, 0x00, 0x68, 0x18, 0x48, 0x04, 0x68, 0x18, +0x00, 0x00, 0x60, 0xB8, 0x00, 0x00, 0x64, 0xB8, +0x54, 0x05, 0x64, 0xB8, 0x50, 0x05, 0x64, 0xB8, +0x51, 0x05, 0x64, 0xB8, 0x78, 0x05, 0x64, 0xB8, +0x79, 0x05, 0x64, 0xB8, 0x7A, 0x05, 0x64, 0xB8, +0xFF, 0xFF, 0xFF, 0x8F, 0x60, 0x05, 0x60, 0xB8, +0x60, 0x05, 0x64, 0xB8, 0x00, 0x00, 0x00, 0x10, +0x00, 0x00, 0x00, 0x20, 0x00, 0x00, 0x00, 0x30, +0x00, 0x00, 0x00, 0x40, 0xBF, 0x01, 0x64, 0xB8, +0x89, 0x00, 0x60, 0xB8, 0x8A, 0x00, 0x60, 0xB8, +0x1A, 0x04, 0x64, 0xB8, 0x1B, 0x04, 0x64, 0xB8, +0x01, 0x00, 0xFF, 0x00, 0xF0, 0x11, 0x64, 0xB8, +0x58, 0x05, 0x64, 0xB8, 0x01, 0x00, 0x60, 0xB8, +0x01, 0x00, 0x64, 0xB8, 0x5B, 0x01, 0x64, 0xB8, +0x3C, 0x01, 0x64, 0xB8, 0x22, 0x05, 0x64, 0xB8, +0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x02, 0x00, +0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x08, 0x00, +0x87, 0x02, 0x64, 0xB8, 0x96, 0x02, 0x64, 0xB8, +0x86, 0x02, 0x64, 0xB8, 0xF8, 0x10, 0x60, 0xB8, +0x00, 0x00, 0x40, 0x00, 0x0A, 0x06, 0x64, 0xB8, +0xFE, 0x11, 0x64, 0xB8, 0xA8, 0x06, 0x64, 0xB8, +0x10, 0x07, 0x64, 0xB8, 0x00, 0x16, 0x64, 0xB8, +0x04, 0x16, 0x64, 0xB8, 0x08, 0x16, 0x64, 0xB8, +0xAB, 0x06, 0x64, 0xB8, 0xAA, 0x06, 0x64, 0xB8, +0x13, 0x07, 0x64, 0xB8, 0x12, 0x07, 0x64, 0xB8, +0x03, 0x16, 0x64, 0xB8, 0x02, 0x16, 0x64, 0xB8, +0x07, 0x16, 0x64, 0xB8, 0x06, 0x16, 0x64, 0xB8, +0x0B, 0x16, 0x64, 0xB8, 0x0A, 0x16, 0x64, 0xB8, +0xFC, 0x11, 0x64, 0xB8, 0x57, 0x01, 0x64, 0xB8, +0x00, 0x00, 0x1E, 0x00, 0x00, 0x00, 0x06, 0x00, +0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x30, 0x00, +0x00, 0x00, 0x00, 0x03, 0xB1, 0x05, 0x64, 0xB8, +0x22, 0x00, 0x60, 0xB8, 0x04, 0x06, 0x64, 0xB8, +0xFF, 0xFF, 0xFF, 0xFE, 0x00, 0x00, 0x00, 0x01, +0x60, 0x16, 0x64, 0xB8, 0x09, 0x00, 0x78, 0xB8, +0x31, 0x00, 0x78, 0xB8, 0x14, 0x00, 0x78, 0xB8, +0x1D, 0x04, 0x64, 0xB8, 0x32, 0x00, 0x78, 0xB8, +0x33, 0x00, 0x78, 0xB8, 0x7A, 0x04, 0x64, 0xB8, +0x24, 0x04, 0x64, 0xB8, 0xD4, 0x04, 0x64, 0xB8, +0x88, 0x04, 0x64, 0xB8, 0xD0, 0x04, 0x64, 0xB8, +0x84, 0x04, 0x64, 0xB8, 0x56, 0x04, 0x64, 0xB8, +0x1C, 0x04, 0x64, 0xB8, 0x20, 0x04, 0x64, 0xB8, +0xFF, 0xFF, 0xEF, 0xFF, 0x00, 0x00, 0x10, 0x00, +0x88, 0x00, 0x60, 0xB8, 0x8B, 0x00, 0x60, 0xB8, +0x84, 0x00, 0x60, 0xB8, 0x00, 0x00, 0x00, 0x02, +0xCB, 0x01, 0x64, 0xB8, 0x00, 0x00, 0x00, 0x60, +0xE0, 0x00, 0x60, 0xB8, 0xE1, 0x00, 0x60, 0xB8, +0xE8, 0x12, 0x64, 0xB8, 0xFF, 0xFF, 0x03, 0x00, +0x00, 0x00, 0x00, 0x80, 0x00, 0x00, 0x00, 0x04, +0xFF, 0xFF, 0xFF, 0xFB, 0xFF, 0xFF, 0xFF, 0xDF, +0xFF, 0xFF, 0xFF, 0x1F, 0x04, 0x00, 0x60, 0xB8, +0x04, 0x00, 0x64, 0xB8, 0x08, 0x00, 0x60, 0xB8, +0x08, 0x00, 0x64, 0xB8, 0x24, 0x00, 0x60, 0xB8, +0x80, 0x00, 0x60, 0xB8, 0xFF, 0xFF, 0xFD, 0xFF, +0xCC, 0x07, 0x64, 0xB8, 0x82, 0x10, 0x60, 0xB8, +0x42, 0x34, 0x00, 0xB8, 0x00, 0x0C, 0x01, 0x00, +0x08, 0x00, 0x00, 0xF8, 0x08, 0x70, 0x0A, 0xF8, +0x08, 0x50, 0x01, 0xF8, 0x00, 0x00, 0x1F, 0x00, +0x00, 0x00, 0x00, 0xC0, 0x1A, 0x15, 0x64, 0xB8, +0x77, 0x77, 0x77, 0x77, 0x17, 0x11, 0x17, 0x77, +0x01, 0x00, 0x00, 0xE0, 0x00, 0x00, 0xFF, 0x0F, +0x21, 0x00, 0x00, 0xE0, 0x00, 0x1C, 0x01, 0x88, +0x00, 0x00, 0x00, 0xFF, 0x08, 0x00, 0x45, 0x01, +0x88, 0x0C, 0x46, 0x01, 0xFF, 0xFF, 0x0F, 0x00, +0xBA, 0xCB, 0x08, 0x00, 0x18, 0x80, 0x0A, 0x00, +0x68, 0x10, 0x46, 0x01, 0xF3, 0x10, 0x05, 0x00, +0x00, 0x9C, 0x0A, 0x00, 0x08, 0x00, 0x45, 0x00, +0x68, 0x14, 0x46, 0x00, 0x08, 0x00, 0x84, 0x00, +0xBA, 0xCB, 0x0B, 0x00, 0x18, 0xC0, 0x0A, 0x00, +0x08, 0x00, 0x44, 0x01, 0xF3, 0x0E, 0x05, 0x00, +0x18, 0xDC, 0x0A, 0x00, 0xC8, 0x0E, 0x05, 0x00, +0x18, 0x9C, 0x0A, 0x00, 0x00, 0x00, 0xF0, 0x0F, +0x00, 0x00, 0x00, 0x0F, 0x02, 0x00, 0x60, 0xB8, +0x62, 0x06, 0x64, 0xB8, 0xB4, 0x06, 0x64, 0xB8, +0x06, 0x00, 0x00, 0x89, 0x00, 0x00, 0x00, 0x50, +0x40, 0x00, 0x0F, 0x70, 0x02, 0x04, 0x00, 0xD8, +0x20, 0x01, 0x00, 0xD1, 0x40, 0x80, 0x0B, 0x70, +0x02, 0x04, 0x02, 0xD8, 0x20, 0x01, 0x00, 0xDE, +0x03, 0x29, 0x29, 0x00, 0x48, 0x00, 0x46, 0x01, +0x60, 0x10, 0x05, 0x00, 0xDE, 0x0F, 0x0E, 0x00, +0xCE, 0xEF, 0x0D, 0x00, 0xCE, 0xEF, 0x05, 0x00, +0xFF, 0x3F, 0x0E, 0x00, 0x1F, 0xFF, 0x0F, 0x00, +0xE7, 0x0E, 0x05, 0x00, 0xE8, 0x0E, 0x05, 0x00, +0x45, 0x23, 0x01, 0x00, 0x08, 0x08, 0x00, 0xF8, +0x08, 0x07, 0x00, 0xF8, 0x08, 0x02, 0x00, 0xF8, +0x08, 0x03, 0x00, 0xF8, 0x18, 0x00, 0x00, 0xF8, +0xDE, 0xBC, 0x0A, 0x00, 0x01, 0x00, 0x66, 0xB8, +0x00, 0x00, 0x66, 0xB8, 0xCD, 0x9B, 0x78, 0x56, +0x00, 0x1C, 0x66, 0xB8, 0x04, 0x1C, 0x66, 0xB8, +0xFF, 0xFF, 0x3F, 0x00, 0x1F, 0x00, 0x60, 0xB8, +0x04, 0xEA, 0xEF, 0xFD, 0x07, 0xEA, 0xEF, 0xFD, +0x08, 0xEA, 0xEF, 0xFD, 0x09, 0xEA, 0xEF, 0xFD, +0x0A, 0xEA, 0xEF, 0xFD, 0x53, 0x04, 0x64, 0xB8, +0xF0, 0x10, 0x60, 0xB8, 0xCA, 0x04, 0x64, 0xB8, +0xCF, 0x04, 0x64, 0xB8, 0xF1, 0x10, 0x60, 0xB8, +0x06, 0x00, 0x66, 0xB8, 0x52, 0x04, 0x64, 0xB8, +0x50, 0x04, 0x64, 0xB8, 0x51, 0x04, 0x64, 0xB8, +0x01, 0x1C, 0x66, 0xB8, 0x02, 0x1C, 0x66, 0xB8, +0x03, 0x1C, 0x66, 0xB8, 0x05, 0x1C, 0x66, 0xB8, +0x06, 0x1C, 0x66, 0xB8, 0x07, 0x1C, 0x66, 0xB8, +0x02, 0x10, 0x66, 0xB8, 0x08, 0x10, 0x66, 0xB8, +0x03, 0x10, 0x66, 0xB8, 0x09, 0x10, 0x66, 0xB8, +0x04, 0x10, 0x66, 0xB8, 0x05, 0x10, 0x66, 0xB8, +0x0C, 0x10, 0x66, 0xB8, 0x0D, 0x10, 0x66, 0xB8, +0x06, 0x10, 0x66, 0xB8, 0x00, 0x00, 0x7F, 0x00, +0xFF, 0xFF, 0x0B, 0xFF, 0x00, 0x00, 0x70, 0x00, +0xFF, 0xFF, 0x7A, 0xFF, 0x00, 0x00, 0xD0, 0x00, +0xFF, 0xFF, 0xDA, 0xFF, 0xFF, 0xFF, 0xFF, 0x0F, +0x00, 0xFF, 0xF9, 0xFF, 0x00, 0x00, 0xFE, 0x1F, +0x1C, 0x0C, 0xB8, 0x64, 0x67, 0x56, 0x23, 0x01, +0xFF, 0xFF, 0xF7, 0xFF, 0xFF, 0xFC, 0xFE, 0xFF, +0x00, 0x01, 0x01, 0x00, 0x00, 0xFC, 0xCF, 0xFF, +0x00, 0x00, 0x01, 0x10, 0x00, 0xF3, 0x3F, 0xFF, +0x01, 0x00, 0x02, 0x20, 0x00, 0xCF, 0xFF, 0xFC, +0x02, 0x00, 0x04, 0x40, 0x00, 0xFC, 0xCE, 0xEF, +0x40, 0x02, 0x20, 0x00, 0x80, 0x03, 0x30, 0x00, +0x00, 0x00, 0x80, 0x01, 0xCC, 0x06, 0x64, 0xB8, +0xA3, 0x00, 0x60, 0xB8, 0xA0, 0x00, 0x60, 0xB8, +0x65, 0x07, 0x64, 0xB8, 0x40, 0x00, 0x60, 0xB8, +0x68, 0x00, 0x60, 0xB8, 0x6E, 0x07, 0x64, 0xB8, +0x64, 0x07, 0x64, 0xB8, 0x23, 0x05, 0x64, 0xB8, +0x64, 0x00, 0x60, 0xB8, 0xFF, 0xFF, 0x40, 0xFF, +0xFF, 0xFF, 0xFF, 0xE0, 0x28, 0x00, 0x60, 0xB8, +0xFF, 0xFF, 0xFF, 0x81, 0x00, 0x00, 0x70, 0xB8, +0x18, 0x00, 0x70, 0xB8, 0x0B, 0x00, 0x70, 0xB8, +0x02, 0x00, 0x70, 0xB8, 0x1C, 0x01, 0x64, 0xB8, +0x94, 0x02, 0x64, 0xB8, 0x97, 0x02, 0x64, 0xB8, +0x84, 0x02, 0x64, 0xB8, 0x54, 0x02, 0x64, 0xB8, +0x50, 0x02, 0x64, 0xB8, 0x4C, 0x02, 0x64, 0xB8, +0x00, 0x00, 0x78, 0xB8, 0x04, 0x00, 0x78, 0xB8, +0x48, 0x02, 0x64, 0xB8, 0x44, 0x02, 0x64, 0xB8, +0xCC, 0x01, 0x64, 0xB8, 0xF4, 0x11, 0x64, 0xB8, +0xF5, 0x11, 0x64, 0xB8, 0xD4, 0x04, 0x60, 0xB8, +0x84, 0x04, 0x60, 0xB8, 0xC8, 0x04, 0x60, 0xB8, +0xC8, 0x04, 0x64, 0xB8, 0x78, 0x04, 0x60, 0xB8, +0x78, 0x04, 0x64, 0xB8, 0xCF, 0x01, 0x64, 0xB8, +0x34, 0x01, 0x64, 0xB8, 0x64, 0x05, 0x64, 0xB8, +0x44, 0x00, 0x60, 0xB8, 0x60, 0x00, 0x60, 0xB8, +0x27, 0x05, 0x64, 0xB8, 0xB5, 0x05, 0x64, 0xB8, +0x1D, 0x05, 0x64, 0xB8, 0x1C, 0x05, 0x64, 0xB8, +0xB7, 0x05, 0x64, 0xB8, 0x31, 0x05, 0x64, 0xB8, +0x3C, 0x11, 0x64, 0xB8, 0x40, 0x05, 0x64, 0xB8, +0x01, 0xEA, 0xEF, 0xFD, 0x02, 0xEA, 0xEF, 0xFD, +0xC8, 0x01, 0x64, 0xB8, 0xC9, 0x01, 0x64, 0xB8, +0xA0, 0x01, 0x64, 0xB8, 0x48, 0x00, 0x60, 0xB8, +0xFF, 0xFF, 0xFE, 0xFF, 0x47, 0x00, 0x60, 0xB8, +0x46, 0x00, 0x60, 0xB8, 0x45, 0x00, 0x60, 0xB8, +0x63, 0x00, 0x60, 0xB8, 0x62, 0x00, 0x60, 0xB8, +0x61, 0x00, 0x60, 0xB8, 0xC6, 0x01, 0x64, 0xB8, +0x68, 0x05, 0x64, 0xB8, 0x6C, 0x05, 0x64, 0xB8, +0x57, 0x05, 0x64, 0xB8, 0x77, 0x05, 0x64, 0xB8, +0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x05, +0x64, 0x01, 0x64, 0xB8, 0x53, 0x05, 0x64, 0xB8, +0x94, 0x01, 0x64, 0xB8, 0x00, 0x10, 0x66, 0xB8, +0x54, 0x00, 0x60, 0xB8, 0x50, 0x00, 0x60, 0xB8, +0x9A, 0x01, 0x64, 0xB8, 0x99, 0x01, 0x64, 0xB8, +0xC7, 0x01, 0x64, 0xB8, 0x30, 0x01, 0x64, 0xB8, +0x24, 0x01, 0x64, 0xB8, 0x20, 0x01, 0x64, 0xB8, +0x24, 0x11, 0x64, 0xB8, 0x20, 0x11, 0x64, 0xB8, +0x2C, 0x11, 0x64, 0xB8, 0x28, 0x11, 0x64, 0xB8, +0x34, 0x11, 0x64, 0xB8, 0x30, 0x11, 0x64, 0xB8, +0x38, 0x01, 0x64, 0xB8, 0x38, 0x11, 0x64, 0xB8, +0xE4, 0x11, 0x64, 0xB8, 0xE0, 0x11, 0x64, 0xB8, +0x00, 0x40, 0xE0, 0x03, 0x01, 0x70, 0x00, 0x03, +0xE0, 0x04, 0x64, 0xB8, 0xE3, 0x04, 0x64, 0xB8, +0xE0, 0x12, 0x64, 0xB8, 0x00, 0x01, 0x64, 0xB8, +0x08, 0x02, 0x64, 0xB8, 0x67, 0x05, 0x64, 0xB8, +0x66, 0x05, 0x64, 0xB8, 0x65, 0x05, 0x64, 0xB8, +0x63, 0x05, 0x64, 0xB8, 0x62, 0x05, 0x64, 0xB8, +0x61, 0x05, 0x64, 0xB8, 0x02, 0x01, 0x64, 0xB8, +0x21, 0x05, 0x64, 0xB8, 0xB4, 0x00, 0x60, 0xB8, +0x2F, 0x01, 0x64, 0xB8, 0x00, 0x28, 0x64, 0xB8, +0x00, 0x2C, 0x64, 0xB8, 0x00, 0x38, 0x64, 0xB8, +0x00, 0x3C, 0x64, 0xB8, 0xF8, 0x05, 0x64, 0xB8, +0xF9, 0x05, 0x64, 0xB8, 0xFA, 0x05, 0x64, 0xB8, +0xFB, 0x05, 0x64, 0xB8, 0x83, 0x00, 0x60, 0xB8, +0x08, 0x01, 0x64, 0xB8, 0x90, 0x00, 0x60, 0xB8, +0x92, 0x00, 0x60, 0xB8, 0x92, 0x06, 0x64, 0xB8, +0xF1, 0x11, 0x64, 0xB8, 0x20, 0x00, 0x78, 0xB8, +0x10, 0x00, 0x78, 0xB8, 0x03, 0x00, 0x78, 0xB8, +0xFF, 0xFF, 0x01, 0xFF, 0x05, 0x00, 0x78, 0xB8, +0x12, 0x05, 0x64, 0xB8, 0x10, 0x05, 0x64, 0xB8, +0xB8, 0x05, 0x64, 0xB8, 0xBC, 0x05, 0x64, 0xB8, +0x00, 0x00, 0x80, 0x00, 0x5F, 0x11, 0x64, 0xB8, +0xFE, 0xFF, 0xFF, 0x7F, 0x30, 0x00, 0x78, 0x18, +0x40, 0x00, 0x00, 0xB5, 0x44, 0x00, 0x00, 0xB5, +0x48, 0x00, 0x00, 0xB5, 0x4C, 0x00, 0x00, 0xB5, +0xA4, 0x04, 0x64, 0xB8, 0xA8, 0x04, 0x64, 0xB8, +0xC0, 0x01, 0x64, 0xB8, 0xAF, 0x01, 0x64, 0xB8, +0x00, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x08, +0x00, 0x00, 0x01, 0x01, 0x7E, 0x04, 0x64, 0xB8, +0x7D, 0x04, 0x64, 0xB8, 0x7C, 0x04, 0x64, 0xB8, +0x98, 0x01, 0x64, 0xB8, 0xFF, 0xFF, 0xC0, 0xFF, +0x40, 0x01, 0x00, 0x80, 0x00, 0x98, 0x00, 0x80, +0x7B, 0x05, 0x64, 0xB8, 0x73, 0x05, 0x64, 0xB8, +0x01, 0x01, 0x64, 0xB8, 0xB7, 0x06, 0x64, 0xB8, +0x00, 0x00, 0x00, 0x70, 0x68, 0x06, 0x64, 0xB8, +0xFF, 0xFF, 0xCF, 0xFF, 0x5C, 0x05, 0x64, 0xB8, +0x38, 0x06, 0x64, 0xB8, 0x08, 0x06, 0x64, 0xB8, +0xA0, 0x06, 0x64, 0xB8, 0xAA, 0x00, 0x60, 0xB8, +0xA8, 0x00, 0x60, 0xB8, 0x00, 0x00, 0x02, 0x80, +0x4C, 0x00, 0x60, 0xB8, 0xFF, 0xFF, 0x7F, 0xFE, +0x70, 0x00, 0x60, 0xB8, 0xC4, 0x06, 0x64, 0xB8, +0xFF, 0xFF, 0xFF, 0xEF, 0x00, 0x00, 0x78, 0x18, +0xB2, 0x05, 0x64, 0xB8, 0xB3, 0x05, 0x64, 0xB8, +0x43, 0x05, 0x64, 0xB8, 0x7D, 0x05, 0x64, 0xB8, +0x7F, 0x05, 0x64, 0xB8, 0x72, 0x05, 0x64, 0xB8, +0xCF, 0x05, 0x64, 0xB8, 0xE0, 0x05, 0x64, 0xB8, +0xE4, 0x05, 0x64, 0xB8, 0xE8, 0x05, 0x64, 0xB8, +0xEC, 0x05, 0x64, 0xB8, 0xF0, 0x05, 0x64, 0xB8, +0xB6, 0x05, 0x64, 0xB8, 0xE4, 0x00, 0x60, 0xB8, +0xE8, 0x00, 0x60, 0xB8, 0xE9, 0x00, 0x60, 0xB8, +0xEA, 0x00, 0x60, 0xB8, 0xEB, 0x00, 0x60, 0xB8, +0xE5, 0x00, 0x60, 0xB8, 0x44, 0x00, 0x02, 0x00, +0xA0, 0x07, 0x64, 0xB8, 0xFF, 0xFF, 0xFF, 0x7F, +0xF4, 0x00, 0x60, 0xB8, 0x91, 0x00, 0x60, 0xB8, +0x00, 0x00, 0xC0, 0x00, 0x00, 0x10, 0x24, 0x00, +0x82, 0x82, 0x62, 0x00, 0x30, 0x00, 0x78, 0xB8, +0x3A, 0x00, 0x60, 0xB8, 0xF6, 0x00, 0x60, 0xB8, +0xC2, 0x00, 0x60, 0xB8, 0xEC, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x12, 0x20, 0x6A, 0x00, 0x60, 0xB8, +0x5B, 0x49, 0x51, 0x4B, 0x5D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3E, 0x50, 0x48, 0x59, 0x5F, 0x49, +0x51, 0x43, 0x61, 0x6C, 0x69, 0x62, 0x72, 0x61, +0x74, 0x65, 0x5F, 0x49, 0x6E, 0x69, 0x74, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x63, 0x61, 0x6C, 0x69, +0x62, 0x72, 0x61, 0x74, 0x69, 0x6F, 0x6E, 0x20, +0x74, 0x69, 0x6D, 0x65, 0x6F, 0x75, 0x74, 0x21, +0x21, 0x21, 0x0A, 0x00, 0x64, 0x65, 0x6C, 0x61, +0x79, 0x20, 0x63, 0x6F, 0x75, 0x6E, 0x74, 0x20, +0x3D, 0x20, 0x30, 0x78, 0x25, 0x78, 0x21, 0x21, +0x21, 0x0A, 0x00, 0x00, 0x64, 0x65, 0x6C, 0x61, +0x79, 0x5F, 0x63, 0x6F, 0x75, 0x6E, 0x74, 0x20, +0x3D, 0x20, 0x30, 0x78, 0x25, 0x78, 0x0A, 0x00, +0x49, 0x51, 0x4B, 0x73, 0x74, 0x65, 0x70, 0x20, +0x3D, 0x20, 0x30, 0x78, 0x25, 0x62, 0x78, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x5B, 0x49, 0x51, 0x4B, +0x5D, 0x50, 0x61, 0x74, 0x68, 0x41, 0x5F, 0x4C, +0x4F, 0x4B, 0x5F, 0x6E, 0x6F, 0x74, 0x72, 0x65, +0x61, 0x64, 0x79, 0x20, 0x3D, 0x20, 0x25, 0x64, +0x0A, 0x00, 0x00, 0x00, 0x5B, 0x49, 0x51, 0x4B, +0x5D, 0x50, 0x61, 0x74, 0x68, 0x41, 0x5F, 0x54, +0x58, 0x49, 0x51, 0x4B, 0x5F, 0x66, 0x61, 0x69, +0x6C, 0x20, 0x3D, 0x20, 0x25, 0x64, 0x0A, 0x00, +0x5B, 0x49, 0x51, 0x4B, 0x5D, 0x50, 0x61, 0x74, +0x68, 0x41, 0x5F, 0x52, 0x58, 0x49, 0x51, 0x4B, +0x5F, 0x66, 0x61, 0x69, 0x6C, 0x20, 0x3D, 0x20, +0x25, 0x64, 0x0A, 0x00, 0x5B, 0x49, 0x51, 0x4B, +0x5D, 0x50, 0x61, 0x74, 0x68, 0x41, 0x5F, 0x54, +0x58, 0x49, 0x51, 0x4B, 0x5F, 0x72, 0x65, 0x74, +0x72, 0x79, 0x20, 0x3D, 0x20, 0x25, 0x64, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x5B, 0x49, 0x51, 0x4B, +0x5D, 0x50, 0x61, 0x74, 0x68, 0x41, 0x5F, 0x52, +0x58, 0x4B, 0x31, 0x5F, 0x72, 0x65, 0x74, 0x72, +0x79, 0x20, 0x3D, 0x20, 0x25, 0x64, 0x2C, 0x20, +0x50, 0x61, 0x74, 0x68, 0x41, 0x5F, 0x52, 0x58, +0x4B, 0x32, 0x5F, 0x72, 0x65, 0x74, 0x72, 0x79, +0x20, 0x3D, 0x20, 0x25, 0x64, 0x0A, 0x00, 0x00, +0x5B, 0x49, 0x51, 0x4B, 0x5D, 0x50, 0x61, 0x74, +0x68, 0x41, 0x5F, 0x47, 0x53, 0x31, 0x5F, 0x72, +0x65, 0x74, 0x72, 0x79, 0x20, 0x3D, 0x20, 0x25, +0x64, 0x2C, 0x20, 0x50, 0x61, 0x74, 0x68, 0x41, +0x5F, 0x47, 0x53, 0x32, 0x5F, 0x72, 0x65, 0x74, +0x72, 0x79, 0x20, 0x3D, 0x20, 0x25, 0x64, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x46, 0x57, 0x49, 0x51, +0x4B, 0x20, 0x73, 0x74, 0x61, 0x72, 0x74, 0x20, +0x76, 0x31, 0x38, 0x21, 0x21, 0x21, 0x00, 0x00, +0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, +0x38, 0x39, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, +0x00, 0x00, 0x00, 0x00, 0x53, 0x65, 0x74, 0x5F, +0x43, 0x61, 0x6E, 0x64, 0x69, 0x5F, 0x33, 0x3A, +0x20, 0x5B, 0x31, 0x5D, 0x3D, 0x30, 0x78, 0x25, +0x62, 0x58, 0x2C, 0x20, 0x20, 0x5B, 0x32, 0x5D, +0x3D, 0x30, 0x78, 0x25, 0x62, 0x58, 0x2C, 0x20, +0x20, 0x5B, 0x33, 0x5D, 0x3D, 0x30, 0x78, 0x25, +0x62, 0x58, 0x00, 0x00, 0x53, 0x65, 0x74, 0x5F, +0x43, 0x61, 0x6E, 0x64, 0x69, 0x5F, 0x32, 0x3A, +0x20, 0x5B, 0x31, 0x5D, 0x3D, 0x30, 0x78, 0x25, +0x62, 0x58, 0x2C, 0x20, 0x20, 0x5B, 0x32, 0x5D, +0x3D, 0x30, 0x78, 0x25, 0x62, 0x58, 0x20, 0x00, +0x50, 0x45, 0x52, 0x20, 0x52, 0x50, 0x54, 0x3A, +0x20, 0x6D, 0x69, 0x64, 0x25, 0x62, 0x58, 0x2C, +0x52, 0x3A, 0x25, 0x62, 0x78, 0x2C, 0x72, 0x74, +0x3A, 0x25, 0x62, 0x78, 0x2C, 0x62, 0x77, 0x3A, +0x25, 0x62, 0x78, 0x00, 0x50, 0x45, 0x52, 0x20, +0x52, 0x50, 0x54, 0x3A, 0x20, 0x6D, 0x69, 0x64, +0x25, 0x62, 0x58, 0x2C, 0x54, 0x54, 0x3A, 0x25, +0x77, 0x78, 0x00, 0x00, 0x50, 0x45, 0x52, 0x20, +0x52, 0x50, 0x54, 0x3A, 0x20, 0x25, 0x62, 0x58, +0x2C, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x58, +0x2C, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x58, +0x2C, 0x25, 0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x52, 0x65, 0x71, 0x20, 0x50, 0x45, 0x52, 0x20, +0x43, 0x4D, 0x44, 0x3A, 0x20, 0x47, 0x72, 0x3A, +0x25, 0x62, 0x58, 0x2C, 0x20, 0x54, 0x59, 0x50, +0x3A, 0x25, 0x62, 0x78, 0x2C, 0x20, 0x62, 0x74, +0x6D, 0x70, 0x3A, 0x25, 0x78, 0x00, 0x00, 0x00, +0x52, 0x65, 0x71, 0x20, 0x50, 0x45, 0x52, 0x20, +0x43, 0x4D, 0x44, 0x3A, 0x20, 0x49, 0x64, 0x78, +0x3A, 0x25, 0x62, 0x78, 0x2C, 0x20, 0x6D, 0x69, +0x64, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x52, 0x65, 0x71, 0x20, 0x50, 0x45, 0x52, 0x20, +0x43, 0x4D, 0x44, 0x3A, 0x20, 0x49, 0x64, 0x78, +0x3A, 0x25, 0x62, 0x78, 0x2C, 0x20, 0x4D, 0x69, +0x64, 0x3A, 0x25, 0x62, 0x78, 0x2C, 0x20, 0x25, +0x62, 0x78, 0x2C, 0x20, 0x25, 0x62, 0x78, 0x00, +0x53, 0x65, 0x74, 0x5F, 0x52, 0x41, 0x5F, 0x55, +0x70, 0x5F, 0x72, 0x61, 0x74, 0x69, 0x6F, 0x5F, +0x66, 0x6F, 0x72, 0x5F, 0x52, 0x41, 0x5F, 0x64, +0x65, 0x62, 0x75, 0x67, 0x00, 0x00, 0x00, 0x00, +0x53, 0x65, 0x74, 0x5F, 0x44, 0x6F, 0x77, 0x6E, +0x5F, 0x72, 0x61, 0x74, 0x69, 0x6F, 0x00, 0x00, +0x76, 0x61, 0x6C, 0x75, 0x65, 0x38, 0x3D, 0x30, +0x78, 0x25, 0x62, 0x58, 0x2C, 0x20, 0x76, 0x61, +0x6C, 0x75, 0x65, 0x31, 0x36, 0x3D, 0x30, 0x78, +0x25, 0x77, 0x78, 0x2C, 0x20, 0x76, 0x61, 0x6C, +0x75, 0x65, 0x33, 0x32, 0x3D, 0x30, 0x78, 0x25, +0x78, 0x00, 0x00, 0x00, 0x49, 0x44, 0x3D, 0x25, +0x62, 0x78, 0x2C, 0x44, 0x69, 0x73, 0x52, 0x41, +0x3D, 0x25, 0x62, 0x78, 0x2C, 0x44, 0x69, 0x73, +0x50, 0x54, 0x3D, 0x25, 0x62, 0x78, 0x2C, 0x52, +0x74, 0x49, 0x44, 0x3D, 0x25, 0x62, 0x78, 0x00, +0x42, 0x57, 0x3D, 0x25, 0x62, 0x78, 0x2C, 0x42, +0x57, 0x4D, 0x3D, 0x25, 0x62, 0x78, 0x2C, 0x4E, +0x6F, 0x55, 0x70, 0x42, 0x77, 0x3D, 0x25, 0x62, +0x78, 0x2C, 0x53, 0x47, 0x49, 0x3D, 0x25, 0x62, +0x78, 0x2C, 0x56, 0x48, 0x54, 0x3D, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x63, 0x63, 0x78, 0x5F, +0x68, 0x32, 0x63, 0x20, 0x25, 0x62, 0x78, 0x2C, +0x25, 0x62, 0x78, 0x20, 0x50, 0x65, 0x72, 0x69, +0x6F, 0x64, 0x3D, 0x25, 0x77, 0x78, 0x00, 0x00, +0x72, 0x65, 0x61, 0x64, 0x79, 0x3D, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x43, 0x6C, 0x6D, 0x52, +0x70, 0x74, 0x3D, 0x25, 0x77, 0x78, 0x00, 0x00, +0x43, 0x32, 0x48, 0x20, 0x25, 0x62, 0x78, 0x20, +0x25, 0x62, 0x78, 0x00, 0x74, 0x62, 0x74, 0x74, +0x3D, 0x25, 0x62, 0x78, 0x2C, 0x72, 0x5F, 0x63, +0x6E, 0x74, 0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, +0x43, 0x4C, 0x4D, 0x5F, 0x44, 0x65, 0x63, 0x00, +0x43, 0x4C, 0x4D, 0x5F, 0x54, 0x72, 0x69, 0x67, +0x00, 0x00, 0x00, 0x00, 0x50, 0x45, 0x52, 0x3A, +0x25, 0x62, 0x78, 0x20, 0x43, 0x75, 0x72, 0x3A, +0x25, 0x62, 0x78, 0x20, 0x4F, 0x3A, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x4D, 0x61, 0x70, 0x3A, +0x25, 0x62, 0x78, 0x20, 0x44, 0x69, 0x66, 0x3A, +0x25, 0x62, 0x78, 0x20, 0x6F, 0x66, 0x74, 0x3A, +0x25, 0x62, 0x78, 0x00, 0x56, 0x61, 0x72, 0x3A, +0x20, 0x25, 0x62, 0x78, 0x2D, 0x3E, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x44, 0x65, 0x63, 0x5F, +0x6F, 0x66, 0x73, 0x74, 0x7B, 0x50, 0x2C, 0x4E, +0x7D, 0x3A, 0x20, 0x25, 0x62, 0x78, 0x2C, 0x25, +0x62, 0x78, 0x00, 0x00, 0x4D, 0x74, 0x42, 0x77, +0x20, 0x55, 0x70, 0x44, 0x77, 0x25, 0x62, 0x78, +0x20, 0x42, 0x57, 0x25, 0x62, 0x78, 0x20, 0x52, +0x74, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x48, 0x69, 0x74, 0x25, 0x62, 0x78, 0x20, 0x52, +0x74, 0x30, 0x3D, 0x25, 0x77, 0x78, 0x20, 0x52, +0x74, 0x31, 0x3D, 0x25, 0x77, 0x78, 0x00, 0x00, +0x72, 0x25, 0x62, 0x78, 0x20, 0x4C, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x52, 0x53, 0x53, 0x49, +0x20, 0x52, 0x6C, 0x73, 0x4C, 0x6D, 0x74, 0x00, +0x52, 0x53, 0x53, 0x49, 0x20, 0x55, 0x70, 0x4C, +0x6D, 0x74, 0x00, 0x00, 0x55, 0x70, 0x4C, 0x6D, +0x74, 0x3A, 0x25, 0x62, 0x78, 0x20, 0x25, 0x62, +0x78, 0x20, 0x25, 0x62, 0x78, 0x20, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x48, 0x52, 0x3A, 0x25, +0x62, 0x78, 0x2C, 0x4C, 0x52, 0x3A, 0x25, 0x62, +0x78, 0x2C, 0x4D, 0x53, 0x3A, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x46, 0x69, 0x78, 0x20, +0x69, 0x64, 0x3D, 0x25, 0x62, 0x78, 0x20, 0x42, +0x77, 0x3D, 0x25, 0x62, 0x78, 0x20, 0x52, 0x74, +0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x52, 0x61, 0x4F, 0x63, 0x63, 0x4E, 0x75, 0x6D, +0x25, 0x62, 0x78, 0x00, 0x52, 0x61, 0x44, 0x77, +0x54, 0x79, 0x20, 0x52, 0x74, 0x3D, 0x25, 0x62, +0x78, 0x2C, 0x42, 0x77, 0x25, 0x62, 0x78, 0x00, +0x55, 0x70, 0x52, 0x61, 0x74, 0x65, 0x25, 0x62, +0x78, 0x20, 0x42, 0x57, 0x25, 0x62, 0x78, 0x20, +0x4D, 0x61, 0x78, 0x42, 0x57, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x30, 0x55, 0x70, 0x64, +0x74, 0x5F, 0x42, 0x57, 0x3D, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x53, 0x47, 0x49, 0x5F, +0x52, 0x61, 0x74, 0x65, 0x3D, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x33, 0x72, 0x61, 0x74, +0x65, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x34, 0x72, 0x61, 0x74, 0x65, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x35, 0x72, 0x61, 0x74, +0x65, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x30, 0x52, 0x74, 0x25, 0x62, 0x78, 0x20, 0x25, +0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x00, 0x00, +0x31, 0x52, 0x74, 0x25, 0x62, 0x78, 0x20, 0x25, +0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x00, 0x00, +0x4E, 0x6F, 0x20, 0x55, 0x70, 0x20, 0x52, 0x61, +0x74, 0x65, 0x00, 0x00, 0x32, 0x52, 0x74, 0x3A, +0x25, 0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x20, +0x25, 0x62, 0x78, 0x2C, 0x20, 0x54, 0x72, 0x79, +0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x44, 0x6E, 0x52, 0x61, 0x74, 0x65, 0x25, 0x62, +0x78, 0x20, 0x42, 0x57, 0x25, 0x62, 0x78, 0x20, +0x4D, 0x61, 0x78, 0x42, 0x57, 0x25, 0x62, 0x78, +0x00, 0x00, 0x00, 0x00, 0x44, 0x5F, 0x52, 0x74, +0x25, 0x62, 0x78, 0x20, 0x42, 0x77, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x50, 0x6B, 0x74, 0x20, +0x54, 0x72, 0x79, 0x69, 0x6E, 0x67, 0x00, 0x00, +0x44, 0x72, 0x6F, 0x70, 0x00, 0x00, 0x00, 0x00, +0x6F, 0x72, 0x69, 0x5F, 0x50, 0x25, 0x62, 0x78, +0x2C, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x4B, 0x25, 0x62, 0x78, 0x20, 0x54, 0x25, 0x62, +0x78, 0x20, 0x44, 0x25, 0x62, 0x78, 0x00, 0x00, +0x42, 0x77, 0x3D, 0x25, 0x62, 0x78, 0x2C, 0x20, +0x42, 0x77, 0x32, 0x3D, 0x25, 0x62, 0x78, 0x20, +0x52, 0x74, 0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, +0x30, 0x55, 0x70, 0x25, 0x62, 0x78, 0x2C, 0x44, +0x77, 0x6E, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x31, 0x55, 0x70, 0x25, 0x62, 0x78, 0x2C, 0x44, +0x77, 0x6E, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x32, 0x55, 0x70, 0x25, 0x62, 0x78, 0x2C, 0x44, +0x77, 0x6E, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, +0x46, 0x77, 0x20, 0x46, 0x69, 0x78, 0x20, 0x52, +0x61, 0x74, 0x65, 0x00, 0x46, 0x6F, 0x72, 0x63, +0x65, 0x52, 0x61, 0x74, 0x65, 0x44, 0x77, 0x00, +0x52, 0x74, 0x44, 0x77, 0x6E, 0x43, 0x6E, 0x74, +0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x52, 0x61, 0x74, 0x65, 0x44, 0x6F, 0x77, 0x6E, +0x00, 0x00, 0x00, 0x00, 0x52, 0x74, 0x55, 0x70, +0x43, 0x6E, 0x74, 0x3D, 0x25, 0x62, 0x78, 0x00, +0x52, 0x61, 0x74, 0x65, 0x55, 0x50, 0x00, 0x00, +0x52, 0x61, 0x74, 0x65, 0x53, 0x74, 0x61, 0x79, +0x00, 0x00, 0x00, 0x00, 0x54, 0x72, 0x79, 0x53, +0x75, 0x63, 0x63, 0x65, 0x73, 0x73, 0x00, 0x00, +0x54, 0x72, 0x79, 0x66, 0x61, 0x69, 0x6C, 0x00, +0x4D, 0x74, 0x54, 0x72, 0x79, 0x3D, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x42, 0x57, 0x25, 0x62, +0x78, 0x20, 0x52, 0x74, 0x25, 0x62, 0x78, 0x00, +0x6F, 0x6B, 0x25, 0x62, 0x78, 0x20, 0x74, 0x74, +0x25, 0x62, 0x78, 0x20, 0x64, 0x70, 0x25, 0x62, +0x78, 0x20, 0x6F, 0x61, 0x25, 0x62, 0x78, 0x00, +0x5B, 0x54, 0x52, 0x59, 0x5D, 0x20, 0x50, 0x25, +0x62, 0x78, 0x2C, 0x25, 0x62, 0x78, 0x20, 0x42, +0x77, 0x3D, 0x25, 0x62, 0x78, 0x20, 0x52, 0x74, +0x3D, 0x25, 0x62, 0x78, 0x00, 0x00, 0x00, 0x00, +0x50, 0x72, 0x20, 0x25, 0x62, 0x78, 0x20, 0x25, +0x62, 0x78, 0x00, 0x00, 0x52, 0x74, 0x20, 0x25, +0x62, 0x78, 0x20, 0x25, 0x62, 0x78, 0x00, 0x00, +0x54, 0x70, 0x25, 0x77, 0x78, 0x20, 0x25, 0x77, +0x78, 0x00, 0x00, 0x00, 0x55, 0x70, 0x46, 0x61, +0x69, 0x6C, 0x00, 0x00, 0x54, 0x79, 0x53, 0x75, +0x63, 0x52, 0x74, 0x20, 0x25, 0x62, 0x78, 0x00, +0x72, 0x61, 0x5F, 0x69, 0x64, 0x78, 0x25, 0x62, +0x78, 0x2C, 0x63, 0x74, 0x72, 0x6C, 0x25, 0x62, +0x78, 0x00, 0x00, 0x00, 0x31, 0x52, 0x74, 0x3D, +0x25, 0x62, 0x78, 0x2D, 0x3E, 0x25, 0x62, 0x78, +0x20, 0x52, 0x5B, 0x25, 0x62, 0x78, 0x5D, 0x4F, +0x6B, 0x3A, 0x25, 0x62, 0x78, 0x2B, 0x44, 0x70, +0x3A, 0x25, 0x62, 0x78, 0x3D, 0x54, 0x3A, 0x25, +0x62, 0x78, 0x20, 0x54, 0x61, 0x6C, 0x6C, 0x25, +0x62, 0x78, 0x00, 0x00, 0x43, 0x25, 0x62, 0x78, +0x20, 0x4E, 0x25, 0x62, 0x78, 0x20, 0x50, 0x25, +0x62, 0x78, 0x00, 0x00, 0x43, 0x32, 0x48, 0x50, +0x6B, 0x74, 0x3A, 0x25, 0x62, 0x78, 0x20, 0x25, +0x62, 0x78, 0x00, 0x00, 0x54, 0x62, 0x74, 0x74, +0x52, 0x41, 0x20, 0x25, 0x62, 0x78, 0x00, 0x00, +0x32, 0x52, 0x74, 0x3D, 0x25, 0x62, 0x78, 0x2D, +0x3E, 0x25, 0x62, 0x78, 0x20, 0x52, 0x5B, 0x25, +0x62, 0x78, 0x5D, 0x4F, 0x6B, 0x3A, 0x25, 0x62, +0x78, 0x2B, 0x44, 0x70, 0x3A, 0x25, 0x62, 0x78, +0x21, 0x54, 0x3A, 0x25, 0x62, 0x78, 0x20, 0x54, +0x61, 0x6C, 0x6C, 0x25, 0x62, 0x78, 0x00, 0x00, +0x44, 0x69, 0x73, 0x52, 0x61, 0x49, 0x44, 0x20, +0x25, 0x62, 0x78, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x64, 0x69, 0x73, 0x61, 0x62, 0x6C, +0x65, 0x20, 0x50, 0x48, 0x59, 0x20, 0x41, 0x50, +0x49, 0x20, 0x66, 0x6F, 0x72, 0x20, 0x64, 0x65, +0x62, 0x75, 0x67, 0x21, 0x21, 0x0A, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x75, 0x6E, +0x73, 0x75, 0x70, 0x70, 0x6F, 0x72, 0x74, 0x65, +0x64, 0x20, 0x70, 0x61, 0x74, 0x68, 0x20, 0x28, +0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x50, 0x61, +0x74, 0x68, 0x2D, 0x25, 0x64, 0x20, 0x52, 0x61, +0x74, 0x65, 0x20, 0x69, 0x6E, 0x64, 0x65, 0x78, +0x20, 0x30, 0x78, 0x25, 0x78, 0x20, 0x28, 0x30, +0x78, 0x25, 0x78, 0x29, 0x20, 0x3D, 0x20, 0x30, +0x78, 0x25, 0x78, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x50, 0x61, +0x74, 0x68, 0x2D, 0x25, 0x64, 0x20, 0x72, 0x61, +0x74, 0x65, 0x20, 0x69, 0x6E, 0x64, 0x65, 0x78, +0x20, 0x30, 0x78, 0x25, 0x78, 0x20, 0x3D, 0x20, +0x30, 0x78, 0x25, 0x78, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x52, 0x46, +0x2D, 0x25, 0x64, 0x20, 0x30, 0x78, 0x25, 0x78, +0x20, 0x3D, 0x20, 0x30, 0x78, 0x25, 0x78, 0x2C, +0x20, 0x62, 0x69, 0x74, 0x20, 0x6D, 0x61, 0x73, +0x6B, 0x20, 0x3D, 0x20, 0x30, 0x78, 0x25, 0x78, +0x0A, 0x00, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x57, 0x72, 0x69, 0x74, 0x65, 0x20, +0x66, 0x61, 0x69, 0x6C, 0x2C, 0x20, 0x52, 0x46, +0x20, 0x69, 0x73, 0x20, 0x64, 0x69, 0x73, 0x61, +0x62, 0x6C, 0x65, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x52, 0x46, +0x2D, 0x25, 0x64, 0x20, 0x30, 0x78, 0x25, 0x78, +0x20, 0x3D, 0x20, 0x30, 0x78, 0x25, 0x78, 0x20, +0x28, 0x6F, 0x72, 0x69, 0x67, 0x69, 0x6E, 0x61, +0x6C, 0x3A, 0x20, 0x30, 0x78, 0x25, 0x78, 0x29, +0x2C, 0x20, 0x62, 0x69, 0x74, 0x20, 0x6D, 0x61, +0x73, 0x6B, 0x20, 0x3D, 0x20, 0x30, 0x78, 0x25, +0x78, 0x0A, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3E, 0x0A, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, +0x6E, 0x6E, 0x65, 0x6C, 0x20, 0x28, 0x52, 0x46, +0x31, 0x38, 0x29, 0x20, 0x28, 0x63, 0x68, 0x3A, +0x20, 0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, +0x6E, 0x6E, 0x65, 0x6C, 0x20, 0x28, 0x41, 0x47, +0x43, 0x29, 0x20, 0x28, 0x63, 0x68, 0x3A, 0x20, +0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, +0x6E, 0x6E, 0x65, 0x6C, 0x20, 0x28, 0x66, 0x63, +0x5F, 0x61, 0x72, 0x65, 0x61, 0x29, 0x20, 0x28, +0x63, 0x68, 0x3A, 0x20, 0x25, 0x64, 0x29, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x46, 0x61, 0x69, 0x6C, 0x20, 0x74, +0x6F, 0x20, 0x73, 0x77, 0x69, 0x74, 0x63, 0x68, +0x20, 0x62, 0x61, 0x6E, 0x64, 0x20, 0x28, 0x63, +0x68, 0x3A, 0x20, 0x25, 0x64, 0x29, 0x0A, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, +0x6E, 0x6E, 0x65, 0x6C, 0x20, 0x28, 0x63, 0x68, +0x3A, 0x20, 0x25, 0x64, 0x29, 0x2C, 0x20, 0x62, +0x65, 0x63, 0x61, 0x75, 0x73, 0x65, 0x20, 0x77, +0x72, 0x69, 0x74, 0x69, 0x6E, 0x67, 0x20, 0x52, +0x46, 0x20, 0x72, 0x65, 0x67, 0x69, 0x73, 0x74, +0x65, 0x72, 0x20, 0x69, 0x73, 0x20, 0x66, 0x61, +0x69, 0x6C, 0x0A, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x53, 0x75, 0x63, 0x63, 0x65, 0x73, +0x73, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, 0x69, +0x74, 0x63, 0x68, 0x20, 0x63, 0x68, 0x61, 0x6E, +0x6E, 0x65, 0x6C, 0x20, 0x28, 0x63, 0x68, 0x3A, +0x20, 0x25, 0x64, 0x29, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3E, 0x0A, 0x00, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x62, 0x61, 0x6E, +0x64, 0x20, 0x28, 0x63, 0x68, 0x3A, 0x20, 0x25, +0x64, 0x29, 0x2C, 0x20, 0x62, 0x65, 0x63, 0x61, +0x75, 0x73, 0x65, 0x20, 0x77, 0x72, 0x69, 0x74, +0x69, 0x6E, 0x67, 0x20, 0x52, 0x46, 0x20, 0x72, +0x65, 0x67, 0x69, 0x73, 0x74, 0x65, 0x72, 0x20, +0x69, 0x73, 0x20, 0x66, 0x61, 0x69, 0x6C, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x53, 0x75, 0x63, 0x63, 0x65, 0x73, +0x73, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, 0x69, +0x74, 0x63, 0x68, 0x20, 0x62, 0x61, 0x6E, 0x64, +0x20, 0x28, 0x63, 0x68, 0x3A, 0x20, 0x25, 0x64, +0x29, 0x0A, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, 0x3D, +0x3D, 0x3D, 0x3D, 0x3E, 0x0A, 0x00, 0x00, 0x00, +0x5B, 0x25, 0x73, 0x5D, 0x3A, 0x20, 0x46, 0x61, +0x69, 0x6C, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, +0x69, 0x74, 0x63, 0x68, 0x20, 0x62, 0x61, 0x6E, +0x64, 0x77, 0x69, 0x64, 0x74, 0x68, 0x20, 0x28, +0x62, 0x77, 0x3A, 0x20, 0x25, 0x64, 0x2C, 0x20, +0x70, 0x72, 0x69, 0x6D, 0x61, 0x72, 0x79, 0x20, +0x63, 0x68, 0x3A, 0x20, 0x25, 0x64, 0x29, 0x0A, +0x00, 0x00, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x46, 0x61, 0x69, 0x6C, 0x20, 0x74, +0x6F, 0x20, 0x73, 0x77, 0x69, 0x74, 0x63, 0x68, +0x20, 0x62, 0x61, 0x6E, 0x64, 0x77, 0x69, 0x64, +0x74, 0x68, 0x20, 0x28, 0x62, 0x77, 0x3A, 0x20, +0x25, 0x64, 0x2C, 0x20, 0x70, 0x72, 0x69, 0x6D, +0x61, 0x72, 0x79, 0x20, 0x63, 0x68, 0x3A, 0x20, +0x25, 0x64, 0x29, 0x2C, 0x20, 0x62, 0x65, 0x63, +0x61, 0x75, 0x73, 0x65, 0x20, 0x77, 0x72, 0x69, +0x74, 0x69, 0x6E, 0x67, 0x20, 0x52, 0x46, 0x20, +0x72, 0x65, 0x67, 0x69, 0x73, 0x74, 0x65, 0x72, +0x20, 0x69, 0x73, 0x20, 0x66, 0x61, 0x69, 0x6C, +0x0A, 0x00, 0x00, 0x00, 0x5B, 0x25, 0x73, 0x5D, +0x3A, 0x20, 0x53, 0x75, 0x63, 0x63, 0x65, 0x73, +0x73, 0x20, 0x74, 0x6F, 0x20, 0x73, 0x77, 0x69, +0x74, 0x63, 0x68, 0x20, 0x62, 0x61, 0x6E, 0x64, +0x77, 0x69, 0x64, 0x74, 0x68, 0x20, 0x28, 0x62, +0x77, 0x3A, 0x20, 0x25, 0x64, 0x2C, 0x20, 0x70, +0x72, 0x69, 0x6D, 0x61, 0x72, 0x79, 0x20, 0x63, +0x68, 0x3A, 0x20, 0x25, 0x64, 0x29, 0x0A, 0x00, +0x53, 0x7F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x10, 0xF0, 0x23, 0x6A, 0x40, 0xF2, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x00, 0xF4, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA0, 0xF4, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x20, 0xF5, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x23, 0xF7, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x24, 0xF0, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x03, 0xF7, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF5, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF4, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF2, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x60, 0xF5, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA0, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA0, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF1, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x61, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF5, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF1, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF6, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x62, 0xF1, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA2, 0xF0, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF6, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF5, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x60, 0xF0, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x7F, 0xF6, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC2, 0xF5, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x5F, 0xF6, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF7, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x42, 0xF6, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF6, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xE3, 0xF6, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xFF, 0xF7, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xBF, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF0, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE0, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF3, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF3, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF1, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x62, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC2, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x41, 0xF4, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF2, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF7, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x61, 0xF0, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF0, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF7, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF1, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x22, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x82, 0xF7, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA2, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x1F, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x63, 0xF0, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA3, 0xF0, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC3, 0xF0, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF3, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x83, 0xF3, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC3, 0xF3, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x03, 0xF4, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF4, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x63, 0xF4, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA3, 0xF6, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE3, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF7, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA4, 0xF0, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x04, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x64, 0xF1, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x84, 0xF3, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF3, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x04, 0xF4, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x44, 0xF4, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x5C, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0xEF, 0xF6, 0x04, 0x4C, +0x00, 0x6D, 0x07, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x04, 0x6B, 0xC8, 0xF3, +0x7C, 0xC2, 0x03, 0x6B, 0xC8, 0xF3, 0x7D, 0xC2, +0x64, 0x6B, 0xC8, 0xF3, 0x7E, 0xCA, 0x01, 0x6B, +0xE8, 0xF3, 0x60, 0xC2, 0x05, 0x6B, 0xE8, 0xF3, +0x61, 0xC2, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0x70, 0x6E, 0x28, 0xF5, 0x1C, 0x4C, 0x00, 0x6D, +0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x18, 0x6E, 0xCA, 0x02, 0x6A, +0x68, 0xF3, 0x56, 0xC0, 0x10, 0x6A, 0x88, 0xF3, +0x44, 0xC0, 0x05, 0x6A, 0x88, 0xF3, 0x4A, 0xC8, +0x88, 0xF3, 0x5B, 0xA0, 0x01, 0x69, 0x88, 0xF3, +0x22, 0xC0, 0x04, 0x4A, 0x88, 0xF3, 0x56, 0xC0, +0x10, 0x6A, 0x88, 0xF3, 0x57, 0xC0, 0x88, 0xF3, +0x23, 0xC0, 0x80, 0x18, 0x79, 0x05, 0x00, 0x6C, +0xA4, 0x67, 0x00, 0x18, 0xE5, 0xC8, 0x02, 0x6C, +0x0C, 0x6D, 0x00, 0x18, 0xE5, 0xC8, 0x01, 0x6C, +0x0C, 0x6D, 0x00, 0x18, 0xE5, 0xC8, 0x30, 0xF0, +0x20, 0x6C, 0x00, 0x6D, 0x48, 0xF5, 0x10, 0x4C, +0x00, 0x18, 0xFF, 0xF5, 0xE8, 0xF3, 0x66, 0xA0, +0x0F, 0x6A, 0xE8, 0xF3, 0x45, 0xC0, 0x01, 0x6A, +0x6C, 0xEA, 0x28, 0x6B, 0x6D, 0xEA, 0xE8, 0xF3, +0x46, 0xC0, 0x07, 0x6A, 0xE8, 0xF3, 0x47, 0xC0, +0x88, 0xF3, 0x5B, 0xA0, 0x01, 0x6C, 0xE8, 0xF3, +0x24, 0xC0, 0x04, 0x4A, 0x88, 0xF3, 0x56, 0xC0, +0x10, 0x6A, 0x88, 0xF3, 0x57, 0xC0, 0x00, 0x18, +0xAE, 0xC9, 0x00, 0x6C, 0xA4, 0x67, 0x00, 0x18, +0x50, 0xD1, 0x01, 0x6C, 0x00, 0x6D, 0x00, 0x18, +0x50, 0xD1, 0x02, 0x6C, 0x00, 0x6D, 0x00, 0x18, +0x50, 0xD1, 0x03, 0x6C, 0x00, 0x6D, 0x00, 0x18, +0x50, 0xD1, 0x04, 0x6C, 0x00, 0x6D, 0x00, 0x18, +0x50, 0xD1, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x74, 0x9A, 0xF8, 0x6A, 0x00, 0x6D, 0x80, 0xA3, +0xC5, 0x67, 0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x00, 0x6B, 0xC1, 0xF6, +0x62, 0xC2, 0xC1, 0xF6, 0x63, 0xC2, 0xC1, 0xF6, +0x64, 0xC2, 0xC1, 0xF6, 0x65, 0xC2, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0xF0, 0x1D, 0x4B, 0x40, 0xF1, 0x68, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x40, 0xF1, 0x08, 0x4A, +0x40, 0xF5, 0x09, 0x4B, 0x61, 0xDA, 0x10, 0xF0, +0x23, 0x6B, 0xC0, 0xF5, 0x05, 0x4B, 0x62, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0xA0, 0xF5, 0x15, 0x4B, +0x63, 0xDA, 0x10, 0xF0, 0x23, 0x6B, 0xA0, 0xF5, +0x05, 0x4B, 0x64, 0xDA, 0x10, 0xF0, 0x23, 0x6B, +0x80, 0xF5, 0x15, 0x4B, 0x65, 0xDA, 0x10, 0xF0, +0x23, 0x6B, 0x80, 0xF5, 0x05, 0x4B, 0x66, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x60, 0xF5, 0x15, 0x4B, +0x67, 0xDA, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF4, 0x17, 0x4A, 0x67, 0x42, 0x09, 0x4B, +0x00, 0x6C, 0x80, 0xC2, 0x01, 0x4A, 0x6A, 0xEA, +0xFB, 0x61, 0x42, 0xF4, 0x10, 0x6A, 0x1F, 0xF7, +0x00, 0x6B, 0x4C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF2, 0x60, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF2, 0x64, 0x9B, 0x6D, 0xE2, +0x04, 0x4A, 0x00, 0x6C, 0x62, 0xF4, 0x00, 0x72, +0x80, 0xDB, 0xE9, 0x61, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0xEF, 0xF4, 0x0F, 0x4C, 0x00, 0x6D, 0x03, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF4, 0x5C, 0x9A, 0x03, 0x6D, 0xFF, 0x6B, +0x80, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, +0x40, 0x9A, 0x00, 0xF5, 0x82, 0x34, 0xAC, 0xEC, +0x40, 0x9A, 0x01, 0x74, 0x42, 0x32, 0x52, 0x32, +0xAC, 0xEA, 0x06, 0x60, 0x0A, 0x2C, 0x02, 0x5A, +0x28, 0x6C, 0x0D, 0x60, 0x50, 0x6C, 0x0B, 0x10, +0x02, 0x5A, 0x14, 0x6C, 0x08, 0x60, 0x28, 0x6C, +0x04, 0x10, 0x02, 0x5A, 0x0A, 0x6C, 0x03, 0x60, +0x14, 0x6C, 0x84, 0xEA, 0x6C, 0xEC, 0x80, 0x18, +0x05, 0x07, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0x6B, 0x00, 0xF2, 0x63, 0xC2, +0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF3, 0x6C, 0x9B, +0x00, 0x6A, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF2, 0x70, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x3C, 0xF4, 0x78, 0x9B, 0x40, 0xC3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x68, 0x04, 0xD2, 0x04, 0x94, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0x6D, 0x4C, 0xF7, +0x14, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x05, 0xD2, 0x05, 0x94, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0x6D, 0xA0, 0xF6, +0x10, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x30, 0x69, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0xF0, 0x00, 0x49, +0x91, 0x67, 0x00, 0x6D, 0xC2, 0xF0, 0x10, 0x6E, +0x40, 0xEA, 0x80, 0x18, 0xC5, 0x05, 0x04, 0x92, +0x00, 0x68, 0x40, 0xF0, 0x00, 0xC1, 0x80, 0xF0, +0x0C, 0xDA, 0x80, 0x18, 0xCC, 0x05, 0x00, 0x18, +0x65, 0xDE, 0x05, 0x92, 0x30, 0xF0, 0x20, 0x6C, +0xED, 0xF0, 0x16, 0x4C, 0x00, 0xF2, 0x04, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xED, 0xF0, 0x06, 0x4A, +0x00, 0x6B, 0x60, 0xC2, 0x70, 0xC2, 0x01, 0x4A, +0x62, 0x67, 0x8E, 0xEB, 0xF9, 0x2B, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x28, 0xF1, +0x73, 0xC2, 0x2C, 0xF7, 0x7E, 0xC2, 0x2C, 0xF7, +0x7F, 0xC2, 0x28, 0xF1, 0x72, 0xC2, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x80, 0x18, 0xE3, 0x05, 0x80, 0x18, 0x7E, 0x06, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x58, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, 0x08, 0x48, +0x40, 0xEA, 0x80, 0x18, 0xF7, 0x17, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF3, 0x58, 0x9A, 0x01, 0x69, +0x2B, 0xE9, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0x1C, 0x6E, 0xAF, 0xF5, 0x1C, 0x4C, 0x00, 0x6D, +0x40, 0xEA, 0xC0, 0xF0, 0x7D, 0xA0, 0x08, 0x6A, +0x4B, 0xEA, 0xB1, 0x67, 0x41, 0xF4, 0x18, 0x6C, +0x6C, 0xEA, 0xC0, 0xF0, 0x5D, 0xC0, 0x00, 0x18, +0x42, 0xE7, 0x30, 0xF0, 0x20, 0x6B, 0x89, 0xF2, +0x58, 0xDB, 0x1E, 0x6A, 0xE0, 0xF0, 0x48, 0xC0, +0x04, 0x6A, 0xE0, 0xF0, 0x4A, 0xC0, 0x80, 0x18, +0x83, 0x05, 0x80, 0x18, 0x71, 0x05, 0x00, 0x18, +0xA3, 0xC4, 0x00, 0x18, 0xEC, 0xEF, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF5, 0x44, 0x9A, 0x40, 0xEA, +0x80, 0x18, 0x16, 0x07, 0x00, 0x18, 0xAB, 0xDE, +0x00, 0x18, 0x95, 0xE9, 0x10, 0xF0, 0x24, 0x6C, +0xF1, 0x67, 0xF4, 0xF4, 0x05, 0x4C, 0x00, 0x6D, +0x64, 0x6E, 0x01, 0x6A, 0x04, 0xD2, 0x00, 0x18, +0xFC, 0xE9, 0x80, 0x18, 0xF6, 0x05, 0x00, 0x18, +0xB8, 0xE9, 0x80, 0x18, 0x72, 0x08, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x6B, 0xEF, 0xF4, +0x08, 0x4A, 0xA0, 0xF0, 0x6C, 0xC2, 0xA0, 0xF0, +0x6D, 0xC2, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0x40, 0xF0, 0x60, 0xC2, 0x40, 0xF0, +0x61, 0xC2, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF7, 0x58, 0x9A, 0x01, 0x6B, 0x60, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF7, 0x9C, 0x9A, 0xFF, 0x6B, 0x20, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF7, +0x8C, 0x9A, 0x08, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF7, 0x60, 0x9A, +0xFD, 0x6A, 0xFF, 0x6C, 0xA0, 0xA3, 0xAC, 0xEA, +0x40, 0xC3, 0x40, 0xA3, 0x01, 0x6D, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF5, 0x10, 0x9A, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, 0x90, 0x67, +0x00, 0x6D, 0x02, 0xF0, 0x00, 0x6E, 0x40, 0xEA, +0x04, 0x6A, 0x40, 0xC0, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF7, 0x44, 0x9A, 0x20, 0x48, 0x0E, 0xEA, +0xF7, 0x2A, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x9C, 0xF5, 0x98, 0x9B, 0x4E, 0xF2, +0x4C, 0x9A, 0x00, 0x6D, 0x00, 0xF4, 0x00, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF7, 0xB0, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF3, 0x12, 0x6E, 0xC0, 0xF1, 0xC8, 0xDB, +0x01, 0xF7, 0x01, 0x6A, 0xC0, 0xF1, 0x08, 0x4B, +0x00, 0x6C, 0x42, 0xDB, 0x43, 0xDB, 0xA1, 0xDB, +0x84, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF7, +0x7C, 0x9B, 0xC0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF7, 0x64, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF7, 0x6C, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF7, 0x74, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF7, +0x5C, 0x9A, 0x80, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x80, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x58, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF7, +0x6C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF7, 0x94, 0x9B, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xC0, 0xF1, 0x06, 0x6D, 0xFF, 0x6B, 0xAE, 0xDA, +0x8F, 0xDA, 0x70, 0xDA, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF7, 0x40, 0x9A, 0xA0, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF7, 0x44, 0x9A, 0x80, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF7, 0x4C, 0x9A, +0x60, 0xDA, 0x20, 0xE8, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x80, 0x18, 0x05, 0x08, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, 0x5C, 0xC3, +0x80, 0x18, 0x96, 0x06, 0x00, 0x18, 0xFC, 0xEC, +0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF0, 0x40, 0x9A, +0x3F, 0x6B, 0x60, 0xC2, 0x80, 0x18, 0x87, 0x06, +0x80, 0x18, 0x8B, 0x06, 0x80, 0x18, 0x0B, 0x07, +0x80, 0x18, 0x9E, 0x06, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0x00, 0x6A, +0xC0, 0xF1, 0x08, 0x48, 0x01, 0x6C, 0x02, 0x6D, +0x00, 0x6E, 0x40, 0xF0, 0x50, 0xC8, 0x00, 0x18, +0x5D, 0xD3, 0x40, 0xF0, 0xD0, 0xA8, 0x01, 0x6C, +0x03, 0x6D, 0xC2, 0x36, 0x00, 0x18, 0x5D, 0xD3, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xB7, 0xE1, +0x00, 0x18, 0xD6, 0xE1, 0x80, 0x18, 0xB3, 0x06, +0x80, 0x18, 0xD0, 0x06, 0x80, 0x18, 0xCA, 0x06, +0x80, 0x18, 0xEF, 0x06, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xC0, 0xD4, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x54, 0x9A, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x81, 0xF4, 0x10, 0x6B, +0x28, 0xF1, 0x78, 0xDA, 0x00, 0xF2, 0x00, 0x4B, +0x28, 0xF1, 0x7C, 0xDA, 0x01, 0xF2, 0x00, 0x4B, +0x48, 0xF1, 0x60, 0xDA, 0x00, 0xF2, 0x00, 0x4B, +0x48, 0xF1, 0x64, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xDD, 0xF0, 0x4C, 0x9A, 0xE0, 0xF1, 0x1B, 0x6B, +0x6B, 0xEB, 0x60, 0xCA, 0x10, 0xF0, 0x24, 0x6A, +0x3C, 0xF4, 0x64, 0x9A, 0xFB, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6A, 0x2A, 0xF4, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x4A, 0xF4, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x50, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xF0, 0xF5, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x54, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x43, 0xF4, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF3, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x50, 0xDB, +0x10, 0xF0, 0x31, 0x6A, 0x52, 0xF4, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x54, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF2, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xD4, 0xF2, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x94, 0xF3, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xAC, 0xF6, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x29, 0xF6, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xC9, 0xF5, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x44, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xB3, 0xF4, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x48, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x50, 0xF2, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x4C, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x90, 0xF2, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x50, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x76, 0xF0, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x54, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0xC6, 0xF6, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x48, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF7, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF5, 0x4C, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x97, 0xF6, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF5, 0x44, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF6, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x50, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF7, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xAC, 0xF1, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xAC, 0xF3, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x53, 0xF7, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF2, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x03, 0xF6, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF2, 0x44, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF1, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF3, 0x48, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x87, 0xF1, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF3, 0x50, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x97, 0xF4, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF3, 0x5C, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x47, 0xF5, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF3, 0x50, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x47, 0xF4, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF3, 0x58, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x46, 0xF7, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF3, 0x4C, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0xE6, 0xF7, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF3, 0x5C, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x07, 0xF2, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF3, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF7, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF3, 0x44, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0xA7, 0xF2, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF3, 0x44, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x3A, 0xF7, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF3, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA6, 0xF5, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x49, 0xF0, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x69, 0xF3, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xC9, 0xF0, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x09, 0xF2, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x58, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x53, 0xF5, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xCA, 0xF3, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x0A, 0xF4, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xEA, 0xF3, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x58, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0xF1, 0xF3, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x40, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x05, 0xF6, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x05, 0xF1, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF5, 0x4C, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x86, 0xF5, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF5, 0x50, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x66, 0xF3, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF5, 0x54, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0xA6, 0xF1, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF6, 0x40, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0xC5, 0xF6, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0xA6, 0xF2, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x25, 0xF2, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x25, 0xF3, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0xC5, 0xF3, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x26, 0xF4, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF6, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x9D, 0xF1, 0x50, 0x9A, 0x60, 0x9A, 0x03, 0x6A, +0x62, 0x33, 0x72, 0x33, 0x4C, 0xEB, 0x02, 0x6A, +0x04, 0x23, 0x01, 0x73, 0x01, 0x6A, 0x01, 0x60, +0x03, 0x6A, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x20, 0x72, 0x2B, 0x60, +0x21, 0x5A, 0x04, 0x60, 0x08, 0x22, 0x10, 0x72, +0x16, 0x60, 0x56, 0x10, 0x30, 0x72, 0x33, 0x60, +0x40, 0x72, 0x41, 0x60, 0x51, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF4, 0x60, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x1C, 0xF3, 0x8C, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF6, 0x9C, 0xA2, 0x3F, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF4, 0x60, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x1C, 0xF3, 0x98, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF6, 0x9D, 0xA2, 0x2F, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF4, 0x60, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x1C, 0xF3, 0x8C, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF6, 0x9E, 0xA2, 0x1F, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF4, 0x60, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x1C, 0xF3, 0x98, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF6, 0x9F, 0xA2, 0x0F, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF4, 0x60, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x1C, 0xF3, 0x8C, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF6, 0x80, 0xA2, 0x00, 0x18, 0x74, 0xC5, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xE0, 0x63, 0x3F, 0x62, 0xFF, 0x6A, 0x01, 0x6B, +0x8C, 0xEA, 0x6B, 0xEB, 0x9D, 0x67, 0x70, 0xC4, +0x23, 0x6B, 0x72, 0xC4, 0x20, 0x72, 0x10, 0x6B, +0x73, 0xC4, 0x0F, 0x60, 0x21, 0x5A, 0x04, 0x60, +0x12, 0x22, 0x10, 0x72, 0x07, 0x60, 0x11, 0x10, +0x30, 0x72, 0x09, 0x60, 0x40, 0x72, 0x40, 0x6A, +0x0A, 0x60, 0x0B, 0x10, 0x9D, 0x67, 0x74, 0xC4, +0x08, 0x10, 0x20, 0x6A, 0x04, 0x10, 0x30, 0x6A, +0x9D, 0x67, 0x54, 0xC4, 0x02, 0x10, 0x7D, 0x67, +0x54, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x04, 0x04, 0x40, 0xEA, 0x3F, 0x97, +0x20, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x20, 0x74, 0x17, 0x60, +0x21, 0x5C, 0x04, 0x60, 0x08, 0x24, 0x10, 0x74, +0x0C, 0x60, 0x27, 0x10, 0x30, 0x74, 0x15, 0x60, +0x40, 0x74, 0x19, 0x60, 0x22, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF6, 0xA1, 0xA3, 0x02, 0x6B, +0x17, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF6, +0xA1, 0xA3, 0x04, 0x6B, 0x11, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF6, 0xA1, 0xA3, 0x08, 0x6B, +0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF6, +0xA1, 0xA3, 0x10, 0x6B, 0x05, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xEF, 0xF6, 0xA1, 0xA3, 0x20, 0x6B, +0xAC, 0xEB, 0x4C, 0xEB, 0x02, 0x23, 0x80, 0x18, +0x40, 0x08, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x69, 0x4E, 0xF2, 0x4C, 0x99, +0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF6, 0x01, 0x48, +0x90, 0x67, 0x00, 0x6D, 0x01, 0x6E, 0x40, 0xEA, +0x4E, 0xF2, 0x4C, 0x99, 0x81, 0x40, 0x00, 0x6D, +0x02, 0x6E, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0xEF, 0xF6, 0x01, 0x4C, 0x01, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0xE0, 0xF1, 0x99, 0xA2, 0x01, 0x6B, +0x8C, 0xEB, 0x39, 0x23, 0x30, 0xF0, 0x21, 0x6B, +0xB0, 0xF3, 0x61, 0xA3, 0x0A, 0x2B, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF4, 0x68, 0x9B, 0x80, 0xAB, +0xE1, 0xF7, 0x1F, 0x6B, 0x8C, 0xEB, 0xE0, 0xF1, +0x7A, 0xCA, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x61, 0xA2, 0x00, 0x6C, 0x01, 0x4B, 0xB0, 0xF3, +0x61, 0xC2, 0x00, 0x18, 0x72, 0xEC, 0x10, 0x6C, +0x00, 0x18, 0x72, 0xEC, 0x20, 0x6C, 0x00, 0x18, +0x72, 0xEC, 0x30, 0x6C, 0x00, 0x18, 0x72, 0xEC, +0x00, 0x6C, 0x00, 0x18, 0x79, 0xEC, 0x10, 0x6C, +0x00, 0x18, 0x79, 0xEC, 0x20, 0x6C, 0x00, 0x18, +0x79, 0xEC, 0x30, 0x6C, 0x00, 0x18, 0x79, 0xEC, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF4, 0x64, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x3C, 0xF4, 0x88, 0x9C, +0x40, 0x9B, 0x8C, 0xEA, 0x42, 0x10, 0xE0, 0xF1, +0x5C, 0xA2, 0x0A, 0x2A, 0x10, 0x6C, 0x00, 0x18, +0x98, 0xEC, 0x20, 0x6C, 0x00, 0x18, 0x98, 0xEC, +0x30, 0x6C, 0x00, 0x18, 0x98, 0xEC, 0x0F, 0x10, +0x00, 0x6C, 0x00, 0x18, 0x98, 0xEC, 0x10, 0x6C, +0x00, 0x18, 0x98, 0xEC, 0x20, 0x6C, 0x00, 0x18, +0x98, 0xEC, 0x30, 0x6C, 0x00, 0x18, 0x98, 0xEC, +0x00, 0x6C, 0x00, 0x18, 0x9F, 0xEC, 0x10, 0x6C, +0x00, 0x18, 0x9F, 0xEC, 0x20, 0x6C, 0x00, 0x18, +0x9F, 0xEC, 0x30, 0x6C, 0x00, 0x18, 0x9F, 0xEC, +0x00, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x61, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0xEF, 0xF6, 0x42, 0xAA, 0x1C, 0xF4, +0x68, 0x9B, 0x10, 0xF0, 0x24, 0x6C, 0x3C, 0xF4, +0x8C, 0x9C, 0x40, 0xCB, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF4, 0x7C, 0x9B, 0x40, 0xCB, 0x10, 0xF0, +0x24, 0x6A, 0x3C, 0xF4, 0x64, 0x9A, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x15, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x05, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x05, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x10, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x10, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0xF5, 0x0F, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0xF0, 0x0F, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x0D, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0xFF, 0xFF, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x3F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0x3F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0xFF, 0xFF, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0xFF, 0xFF, +0xFF, 0x03, 0x00, 0x00, 0x15, 0xF0, 0xFF, 0xFF, +0x0F, 0x00, 0x00, 0x00, 0xFA, 0x63, 0x0B, 0xD1, +0x0A, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF4, +0x48, 0x9A, 0xE1, 0xF7, 0x1F, 0x6B, 0x10, 0xF0, +0x30, 0x6D, 0x40, 0xAA, 0x00, 0xF0, 0x00, 0x4D, +0x0F, 0x68, 0x4C, 0xEB, 0x02, 0xD3, 0x60, 0xA4, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x7C, 0xCA, 0x61, 0xA4, 0x10, 0xF0, +0x30, 0x6F, 0x42, 0xF0, 0x10, 0x4F, 0x28, 0xF3, +0x7A, 0xCA, 0x62, 0xA4, 0x48, 0xF3, 0x78, 0xCA, +0x63, 0xA4, 0xC1, 0xF7, 0xCE, 0xA5, 0x01, 0x6A, +0x6C, 0xEA, 0x7F, 0x6B, 0x5C, 0x32, 0xCC, 0xEB, +0x4D, 0xEB, 0xC1, 0xF7, 0x6E, 0xC5, 0xC3, 0xA4, +0x10, 0x6A, 0x4B, 0xEA, 0xD2, 0x36, 0x6C, 0xEA, +0xCD, 0xEA, 0x4C, 0xE8, 0xC1, 0xF7, 0x4E, 0xC5, +0x00, 0x6E, 0x03, 0xD0, 0x6F, 0x10, 0xCD, 0xE4, +0xA4, 0xA3, 0x02, 0x91, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF4, 0x64, 0x9B, 0x35, 0xE5, 0xA0, 0xCB, +0xBC, 0x35, 0x10, 0x2A, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF6, 0x60, 0x9B, 0x6D, 0xE5, 0x60, 0xA3, +0x01, 0x4D, 0x60, 0xC7, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF6, 0x60, 0x9B, 0x08, 0xD2, 0x75, 0xE5, +0x00, 0x6B, 0x46, 0x10, 0x01, 0x72, 0xF6, 0x61, +0x40, 0x4D, 0xF4, 0x17, 0x40, 0xA5, 0x08, 0x91, +0x10, 0xF0, 0x30, 0x68, 0x1A, 0x65, 0x0C, 0x6A, +0x58, 0xE9, 0x7C, 0x6A, 0x00, 0xF0, 0x00, 0x48, +0x12, 0xE9, 0x04, 0xD1, 0x58, 0xEE, 0x04, 0x92, +0x12, 0xE9, 0x29, 0xE2, 0x05, 0xE2, 0x06, 0xD2, +0x65, 0xE1, 0x58, 0x67, 0x22, 0xF0, 0x58, 0xC1, +0x21, 0x45, 0x20, 0xA1, 0x5D, 0x67, 0x20, 0xC2, +0x22, 0x45, 0x20, 0xA1, 0x21, 0xC2, 0x23, 0x45, +0x20, 0xA1, 0x22, 0xC2, 0x24, 0xA5, 0x05, 0x4D, +0x23, 0xC2, 0x1F, 0x69, 0x38, 0xEE, 0x04, 0x91, +0x12, 0xEA, 0x29, 0xE2, 0x65, 0xE2, 0xE0, 0xF3, +0x16, 0x49, 0x28, 0x31, 0x05, 0xE1, 0x5D, 0x67, +0x19, 0x65, 0x22, 0xA2, 0x03, 0xA2, 0x40, 0xA2, +0x20, 0x31, 0x20, 0x31, 0x00, 0xF6, 0x00, 0x30, +0x2D, 0xE8, 0x3D, 0x67, 0x21, 0xA1, 0x4D, 0xE8, +0x58, 0x67, 0x04, 0xD1, 0x20, 0x31, 0x2D, 0xE8, +0x00, 0xDA, 0x01, 0x4B, 0xFF, 0x68, 0x0C, 0xEB, +0x00, 0xA7, 0x03, 0xEB, 0xBB, 0x61, 0x08, 0x92, +0xFF, 0x6B, 0x01, 0x4A, 0x6C, 0xEA, 0x03, 0x93, +0x62, 0xEA, 0x95, 0x61, 0x01, 0x4E, 0x02, 0x76, +0x7C, 0x4F, 0x02, 0x60, 0x00, 0x6A, 0xF7, 0x17, +0x0B, 0x91, 0x0A, 0x90, 0x06, 0x63, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x0F, 0x6A, 0x4C, 0xEB, 0x08, 0xF3, +0x52, 0xA0, 0x24, 0x67, 0x0F, 0x6C, 0x70, 0x33, +0x8C, 0xEA, 0x6D, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x08, 0xF3, 0x52, 0xC0, 0xEE, 0xF5, 0x50, 0x9B, +0x09, 0x6C, 0x40, 0xEA, 0x60, 0xA1, 0x08, 0xF3, +0x52, 0xA0, 0x0F, 0x6C, 0x72, 0x33, 0x70, 0x33, +0x8C, 0xEA, 0x6D, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x08, 0xF3, 0x52, 0xC0, 0xEE, 0xF5, 0x50, 0x9B, +0x09, 0x6C, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x08, 0xF3, 0x7A, 0xC2, 0x61, 0xA4, +0x08, 0xF3, 0x7B, 0xC2, 0x62, 0xA4, 0x28, 0xF3, +0x78, 0xC2, 0x63, 0xA4, 0x28, 0xF3, 0x79, 0xC2, +0x64, 0xA4, 0x48, 0xF3, 0x76, 0xC2, 0x65, 0xA4, +0x48, 0xF3, 0x77, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x45, 0xA4, 0x01, 0x69, 0x04, 0x67, 0x2C, 0xEA, +0x3A, 0x22, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x69, 0xA2, 0x2D, 0xEB, +0xC1, 0xF7, 0x69, 0xC2, 0x81, 0xA4, 0xE0, 0xF3, +0x08, 0x6B, 0x80, 0x34, 0x88, 0x34, 0x7A, 0xEC, +0x01, 0x2B, 0xE5, 0xE8, 0x12, 0xEB, 0xC1, 0xF7, +0x6A, 0xC2, 0x65, 0xA0, 0x66, 0x33, 0xC1, 0xF7, +0x6B, 0xC2, 0x82, 0xA0, 0x6F, 0xE4, 0xC1, 0xF7, +0x6C, 0xC2, 0x62, 0xA0, 0xC1, 0xF7, 0x6D, 0xC2, +0xC1, 0xF7, 0x6D, 0xA2, 0x64, 0x73, 0x06, 0x60, +0x96, 0x73, 0x04, 0x61, 0x03, 0x6B, 0xC1, 0xF7, +0x6D, 0xC2, 0x02, 0x10, 0xC1, 0xF7, 0x2D, 0xC2, +0x30, 0xF0, 0x20, 0x6B, 0x80, 0xA0, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0xB0, 0xA3, 0x86, 0x34, +0x01, 0x6A, 0x84, 0x34, 0xAC, 0xEA, 0x8D, 0xEA, +0x68, 0xF3, 0x50, 0xC3, 0x3A, 0x10, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x89, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0xC1, 0xF7, 0x69, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0x28, 0xF5, 0x18, 0x4C, 0xB0, 0x67, 0x04, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x91, 0xA2, 0xE0, 0xF3, +0x08, 0x6B, 0x80, 0x34, 0x88, 0x34, 0x7A, 0xEC, +0x01, 0x2B, 0xE5, 0xE8, 0x12, 0xEB, 0x68, 0xF3, +0x71, 0xC2, 0x68, 0xF3, 0x72, 0xA2, 0x64, 0x73, +0x06, 0x60, 0x96, 0x73, 0x04, 0x61, 0x03, 0x6B, +0x68, 0xF3, 0x72, 0xC2, 0x02, 0x10, 0x68, 0xF3, +0x32, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x72, 0xA2, 0x08, 0xF3, +0x73, 0xC2, 0x10, 0xF0, 0x30, 0x6B, 0x00, 0xF0, +0x00, 0x4B, 0xA4, 0xA0, 0xC1, 0xF7, 0xC8, 0xA3, +0x10, 0x6A, 0x0F, 0x6C, 0x4B, 0xEA, 0x8C, 0xED, +0xCC, 0xEA, 0xAD, 0xEA, 0xC1, 0xF7, 0x48, 0xC3, +0xA4, 0xA0, 0x8C, 0xEA, 0xB2, 0x35, 0xB0, 0x35, +0xAD, 0xEA, 0xC1, 0xF7, 0x48, 0xC3, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x40, 0xA4, 0x10, 0x69, 0x04, 0x67, 0x2B, 0xE9, +0x0F, 0x6C, 0x4C, 0xEC, 0xFF, 0x6D, 0x2C, 0xEA, +0xFF, 0x6B, 0xAC, 0xEA, 0x8C, 0xEB, 0xF0, 0x72, +0x04, 0xD3, 0x2C, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x08, 0xF3, 0xB0, 0xA3, +0x02, 0x6A, 0x4B, 0xEA, 0xAC, 0xEA, 0x1F, 0x6D, +0xAB, 0xED, 0x84, 0x34, 0xAC, 0xEA, 0x8D, 0xEA, +0x08, 0xF3, 0x50, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF5, 0x4C, 0x9A, 0x04, 0x94, 0x40, 0xEA, +0x01, 0x72, 0x0D, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF5, 0x48, 0x9A, 0x00, 0x6C, 0xA4, 0x67, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x50, 0x9A, 0x02, 0x6C, 0x05, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x50, 0x9A, 0x04, 0x6C, +0x40, 0xEA, 0xC9, 0x10, 0x04, 0x92, 0x1E, 0x6C, +0x30, 0xF0, 0x20, 0x6B, 0x98, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, 0xC8, 0xF4, +0x1E, 0x4B, 0xA1, 0x40, 0x04, 0x6E, 0x12, 0xEC, +0x91, 0xE3, 0x40, 0xEA, 0x04, 0x92, 0x85, 0xA0, +0x10, 0xF0, 0x30, 0x6B, 0xE0, 0xF7, 0x08, 0x4A, +0x00, 0xF0, 0x00, 0x4B, 0x44, 0x32, 0x69, 0xE2, +0x0F, 0x6B, 0x6C, 0xEC, 0x62, 0xA2, 0xFF, 0x6D, +0x2C, 0xEB, 0x8D, 0xEB, 0x62, 0xC2, 0x85, 0xA0, +0x63, 0xA2, 0x92, 0x34, 0x2C, 0xEB, 0x8D, 0xEB, +0x0F, 0x6C, 0x6C, 0xEC, 0xAC, 0xEC, 0x63, 0xC2, +0x04, 0x2C, 0x6C, 0xE9, 0x02, 0x6B, 0x6D, 0xE9, +0x23, 0xC2, 0x04, 0x94, 0x1E, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x78, 0xEC, 0xC0, 0xF1, 0x08, 0x4A, +0xE0, 0xF3, 0x08, 0x6C, 0xFF, 0x6E, 0x12, 0xEB, +0x4D, 0xE3, 0x08, 0xF3, 0xB8, 0xA3, 0xA0, 0x35, +0xA8, 0x35, 0x9A, 0xED, 0x01, 0x2C, 0xE5, 0xE8, +0x12, 0xEC, 0x08, 0xF3, 0x98, 0xC3, 0x60, 0xA0, +0x04, 0x94, 0x72, 0x33, 0xFF, 0x4B, 0x8E, 0xEB, +0x7E, 0x2B, 0x68, 0xF3, 0x74, 0xA2, 0x7F, 0x6F, +0xEC, 0xEB, 0xCC, 0xEB, 0x06, 0x2B, 0x08, 0xF3, +0x6A, 0xA2, 0x01, 0x6D, 0xAC, 0xEB, 0xCC, 0xEB, +0x07, 0x23, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x50, 0x9A, 0x05, 0x6C, 0x40, 0xEA, 0x83, 0x10, +0x08, 0xF3, 0x70, 0xA2, 0x1F, 0x6C, 0x8B, 0xEC, +0x6C, 0xEC, 0x08, 0xF3, 0x90, 0xC2, 0x20, 0xA0, +0x10, 0x6B, 0x6B, 0xEB, 0x32, 0x31, 0xF9, 0x65, +0x08, 0xF3, 0x32, 0xA2, 0x19, 0x65, 0x38, 0x67, +0x2C, 0xEB, 0x3F, 0x67, 0x2D, 0xEB, 0x08, 0xF3, +0x72, 0xC2, 0x04, 0xA0, 0x61, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x10, 0xF0, 0x24, 0x6C, 0x3C, 0xF3, +0x98, 0x9C, 0x1A, 0x30, 0x14, 0x30, 0x0D, 0xEB, +0x02, 0x68, 0x00, 0xC4, 0x68, 0xF3, 0x90, 0xA2, +0xAC, 0xEC, 0xCC, 0xEC, 0x0A, 0x24, 0xEC, 0xEB, +0x08, 0xF3, 0x91, 0xA2, 0x08, 0xF3, 0x70, 0xC2, +0x20, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xAD, 0xEB, +0x0A, 0x10, 0x80, 0x6C, 0x8B, 0xEC, 0x6D, 0xEC, +0x08, 0xF3, 0x90, 0xC2, 0x08, 0xF3, 0x91, 0xA2, +0x20, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x08, 0xF3, +0x71, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x08, 0xF3, 0x90, 0xA2, 0x01, 0x6B, +0x10, 0xF0, 0x30, 0x68, 0x8D, 0xEB, 0x08, 0xF3, +0x70, 0xC2, 0x00, 0x6B, 0x00, 0xF0, 0x00, 0x48, +0x08, 0xF3, 0x74, 0xC2, 0xC1, 0xF7, 0x6F, 0xA0, +0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xC1, 0xF7, +0x4F, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x50, 0x9A, 0x03, 0x6C, 0x0F, 0x69, 0x40, 0xEA, +0xC1, 0xF7, 0x92, 0xA0, 0x2C, 0xEC, 0x00, 0x18, +0x72, 0xEC, 0xC1, 0xF7, 0x92, 0xA0, 0x2C, 0xEC, +0x00, 0x18, 0x40, 0xEC, 0xC1, 0xF7, 0x94, 0xA0, +0x2C, 0xEC, 0x00, 0x18, 0x40, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF6, 0x80, 0x9A, 0x00, 0x18, +0xE9, 0xE9, 0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF6, +0x9C, 0x9A, 0x00, 0x18, 0xE9, 0xE9, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF6, 0x98, 0x9A, 0x00, 0x18, +0xE9, 0xE9, 0x10, 0xF0, 0x30, 0x6C, 0xE6, 0xF1, +0x11, 0x4C, 0x00, 0x18, 0xE9, 0xE9, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xFF, 0x68, 0x5C, 0xF3, +0x4C, 0x9A, 0x0C, 0xEC, 0x04, 0xD4, 0x40, 0xA2, +0x30, 0xF0, 0x20, 0x69, 0x90, 0x67, 0x62, 0x67, +0x6E, 0xF2, 0x58, 0x99, 0x0C, 0xEB, 0x05, 0xD3, +0xB0, 0x67, 0x17, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, +0x01, 0x72, 0x4A, 0x61, 0x04, 0x93, 0x1E, 0x69, +0x30, 0xF0, 0x20, 0x6A, 0x38, 0xEB, 0xC0, 0xF1, +0x08, 0x4A, 0x0F, 0x6D, 0x12, 0xE9, 0x45, 0xE1, +0x08, 0xF3, 0x57, 0xA1, 0x08, 0xF3, 0x96, 0xA1, +0x4C, 0xED, 0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x54, 0x9A, 0x0C, 0xED, 0x0C, 0xEE, +0x40, 0xEA, 0x08, 0xF3, 0x79, 0xA1, 0x01, 0x6C, +0x76, 0x32, 0x8C, 0xEA, 0x0C, 0xEA, 0x23, 0x2A, +0x07, 0x6A, 0x6C, 0xEA, 0x0C, 0xEA, 0x02, 0x22, +0x02, 0x72, 0x1D, 0x61, 0x04, 0x93, 0x1E, 0x6C, +0x30, 0xF0, 0x20, 0x6A, 0x98, 0xEB, 0xC0, 0xF1, +0x08, 0x4A, 0xE0, 0xF7, 0x08, 0x4B, 0x64, 0x33, +0x0F, 0x6F, 0x00, 0x6D, 0xFF, 0x6E, 0x12, 0xEC, +0x51, 0xE4, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0x49, 0xE3, 0x62, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x50, 0x9A, 0x08, 0xF3, +0x9C, 0xAC, 0x6C, 0xEF, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x48, 0x9A, 0x04, 0x95, +0x01, 0x6C, 0x40, 0xEA, 0x01, 0x6A, 0x07, 0x10, +0x6E, 0xF2, 0x58, 0x99, 0x05, 0x95, 0x00, 0x6C, +0x4B, 0x6E, 0x40, 0xEA, 0x00, 0x6A, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6C, +0xC0, 0xF1, 0x08, 0x4C, 0x08, 0xF3, 0x50, 0xA4, +0x0F, 0x6B, 0x1E, 0x6D, 0x46, 0x32, 0x6C, 0xEA, +0xB8, 0xEA, 0xE0, 0xF7, 0x08, 0x4A, 0x44, 0x32, +0xFF, 0x6E, 0x12, 0xED, 0x91, 0xE5, 0x10, 0xF0, +0x30, 0x6D, 0x00, 0xF0, 0x00, 0x4D, 0xB5, 0xE2, +0xE2, 0xA5, 0x30, 0xF0, 0x20, 0x6A, 0x08, 0xF3, +0x9C, 0xAC, 0x2E, 0xF4, 0x50, 0x9A, 0x6C, 0xEF, +0x00, 0x6D, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6C, +0xC0, 0xF1, 0x08, 0x4C, 0x08, 0xF3, 0xB0, 0xA4, +0x01, 0x6B, 0x0F, 0x6F, 0xA6, 0x30, 0xAC, 0xEB, +0xEC, 0xE8, 0xFF, 0x6A, 0x60, 0x23, 0x1E, 0x69, +0x38, 0xE8, 0x07, 0x6D, 0x12, 0xEB, 0x8D, 0xE3, +0x08, 0xF3, 0xD9, 0xA3, 0xCC, 0xED, 0x08, 0xF3, +0xD4, 0xA4, 0x4C, 0xED, 0x02, 0x76, 0x06, 0x60, +0x03, 0x6A, 0xCE, 0xEA, 0x4E, 0x22, 0x01, 0x76, +0x46, 0x60, 0x4D, 0x10, 0x01, 0x75, 0x04, 0x60, +0x2E, 0x25, 0x04, 0x5D, 0x48, 0x60, 0x2B, 0x10, +0x08, 0xF3, 0xD2, 0xA4, 0xA1, 0x40, 0x4C, 0xED, +0xCC, 0xEF, 0xAE, 0xEF, 0xEB, 0xEE, 0xED, 0xEE, +0xC0, 0xF7, 0xC3, 0x36, 0xCC, 0xED, 0x38, 0xED, +0x12, 0xE9, 0x85, 0xE1, 0x08, 0xF3, 0x98, 0xA1, +0x20, 0x5C, 0x0A, 0x61, 0x08, 0xF3, 0x9C, 0xAB, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x78, 0x9B, +0x4C, 0xEC, 0x0F, 0xF4, 0x00, 0x6D, 0x0E, 0x10, +0x08, 0xF3, 0xB8, 0xA1, 0x08, 0xF3, 0x9C, 0xAB, +0x30, 0xF0, 0x20, 0x6B, 0xA0, 0x35, 0x2E, 0xF4, +0x78, 0x9B, 0xA8, 0x35, 0x4C, 0xEC, 0xFF, 0xF7, +0x1F, 0x6A, 0x4C, 0xED, 0x40, 0xEB, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x48, 0x9A, 0x02, 0x6C, +0xB0, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x0E, 0xF6, 0x48, 0x9A, 0x40, 0xEA, 0x0F, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, 0x50, 0x9A, +0x06, 0x6C, 0x40, 0xEA, 0x08, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF6, 0x50, 0x9A, 0x40, 0xEA, +0x02, 0x10, 0x08, 0xF3, 0x54, 0xC4, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x08, 0xF3, 0x70, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, +0x39, 0x22, 0x10, 0xF0, 0x30, 0x69, 0x00, 0xF0, +0x00, 0x49, 0xC1, 0xF7, 0x6E, 0xA1, 0x07, 0x6C, +0x72, 0x32, 0x8C, 0xEA, 0x01, 0x4A, 0x8C, 0xEA, +0x50, 0x34, 0x71, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x8D, 0xEA, 0xC1, 0xF7, 0x4E, 0xC1, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF6, 0x54, 0x9A, 0x40, 0xEA, +0x08, 0xF3, 0x50, 0xA0, 0x0F, 0x6B, 0xFF, 0x6C, +0x46, 0x32, 0x6C, 0xEA, 0x8C, 0xEA, 0xC1, 0xF7, +0x8E, 0xA1, 0x07, 0x6D, 0x92, 0x34, 0xAC, 0xEC, +0x68, 0xF3, 0xB2, 0xA0, 0x82, 0xED, 0x12, 0x61, +0x1E, 0x6C, 0x98, 0xEA, 0xE0, 0xF7, 0x08, 0x4A, +0x44, 0x32, 0x25, 0xE2, 0x43, 0xA1, 0x4C, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, 0x54, 0x9A, +0x12, 0xEC, 0x01, 0xE4, 0x08, 0xF3, 0x98, 0xA0, +0x73, 0xE4, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x90, 0xA2, 0x0F, 0x6D, 0x86, 0x33, +0x9E, 0x34, 0xAC, 0xEB, 0x80, 0xF0, 0x1D, 0x24, +0x08, 0xF3, 0x93, 0xA2, 0x01, 0x4C, 0x08, 0xF3, +0x93, 0xC2, 0x08, 0xF3, 0xB3, 0xA2, 0x68, 0xF3, +0x92, 0xA2, 0x83, 0xED, 0x80, 0xF0, 0x11, 0x61, +0x1E, 0x6C, 0x98, 0xEB, 0x01, 0x6C, 0x12, 0xEB, +0x4D, 0xE3, 0x08, 0xF3, 0x79, 0xA3, 0x6E, 0x33, +0x8C, 0xEB, 0x07, 0x23, 0x08, 0xF3, 0x74, 0xA2, +0x03, 0x6C, 0x8E, 0xEB, 0x02, 0x2B, 0x08, 0xF3, +0x74, 0xC2, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x89, 0xA2, 0x01, 0x6B, +0x8C, 0xEB, 0x19, 0x23, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xC1, 0xF7, 0x8A, 0xA2, 0xC1, 0xF7, +0x69, 0xC2, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0x91, 0xC3, 0xC1, 0xF7, +0x8D, 0xA2, 0x68, 0xF3, 0x92, 0xC3, 0xC1, 0xF7, +0x8B, 0xA2, 0x08, 0xF3, 0x98, 0xC3, 0xC1, 0xF7, +0x4C, 0xA2, 0x28, 0xF3, 0x56, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, +0xB0, 0xA2, 0x1E, 0x6B, 0xAC, 0xEB, 0x30, 0x23, +0x08, 0xF3, 0x72, 0xA2, 0x0F, 0x6C, 0x8C, 0xEB, +0xFF, 0x4B, 0x8C, 0xEB, 0x64, 0x36, 0x1F, 0x6B, +0x6B, 0xEB, 0xAC, 0xEB, 0xCD, 0xEB, 0x08, 0xF3, +0x70, 0xC2, 0x08, 0xF3, 0xB0, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x48, 0x9A, 0xA6, 0x35, +0x8C, 0xED, 0xFF, 0x6B, 0x02, 0x6C, 0x6C, 0xED, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF6, +0x48, 0x9A, 0x40, 0xEA, 0x06, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x50, 0x9A, 0x06, 0x6C, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x08, 0xF3, 0x90, 0xA2, 0x1F, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x08, 0xF3, 0x70, 0xC2, +0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, 0x08, 0x49, +0x08, 0xF3, 0x50, 0xA1, 0x0F, 0x6B, 0x10, 0xF0, +0x30, 0x68, 0x46, 0x32, 0x6C, 0xEA, 0xE0, 0xF7, +0x08, 0x4A, 0x00, 0xF0, 0x00, 0x48, 0x44, 0x32, +0x09, 0xE2, 0x43, 0xA2, 0x68, 0xF3, 0x91, 0xA1, +0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x54, 0x9A, 0x73, 0xE4, 0x40, 0xEA, 0x00, 0x6A, +0x08, 0xF3, 0x53, 0xC1, 0xC1, 0xF7, 0x6E, 0xA0, +0x71, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xC1, 0xF7, +0x4E, 0xC0, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0x20, 0xE8, 0x00, 0x65, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x61, 0xA4, 0x04, 0x67, +0xAE, 0xF2, 0x54, 0x9A, 0x80, 0xA4, 0x0F, 0x6D, +0x6C, 0xED, 0x72, 0x36, 0x40, 0xEA, 0x10, 0xF0, +0x30, 0x6A, 0xC1, 0xF7, 0x6E, 0xA2, 0x80, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x00, 0x6B, 0x08, 0xD3, 0x28, 0x2A, 0x32, 0x10, +0x08, 0x94, 0x0C, 0x6A, 0x08, 0x96, 0x58, 0xEC, +0x30, 0xF0, 0x20, 0x6C, 0x25, 0xF6, 0x08, 0x4C, +0x12, 0xEA, 0x35, 0xE2, 0xE0, 0xF3, 0x16, 0x4D, +0x69, 0xE2, 0xA8, 0x35, 0x29, 0xE2, 0x75, 0xE5, +0xA0, 0x9D, 0x22, 0xF0, 0xF8, 0xA2, 0x01, 0x49, +0x80, 0x18, 0xCF, 0x26, 0xFF, 0x6A, 0x4C, 0xE9, +0x10, 0xF0, 0x30, 0x6B, 0x00, 0xF0, 0x00, 0x4B, +0x42, 0xF0, 0x50, 0xA3, 0x43, 0xE9, 0xE0, 0x61, +0x08, 0x92, 0x01, 0x4A, 0x08, 0xD2, 0x08, 0x93, +0xFF, 0x6A, 0x4C, 0xEB, 0x08, 0xD3, 0x10, 0xF0, +0x30, 0x6A, 0xC1, 0xF7, 0x6E, 0xA2, 0x08, 0x94, +0x0F, 0x6A, 0x6C, 0xEA, 0x42, 0xEC, 0x02, 0x60, +0x00, 0x69, 0xE6, 0x17, 0x62, 0xA0, 0x02, 0x6A, +0x6C, 0xEA, 0x06, 0x22, 0x80, 0x18, 0x1A, 0x13, +0x00, 0x6C, 0xA4, 0x67, 0x00, 0x18, 0xC0, 0xD5, +0x7D, 0x67, 0x10, 0x6A, 0x50, 0xC3, 0x07, 0x6A, +0x4F, 0xCB, 0x40, 0xA0, 0x9D, 0x67, 0x52, 0xC3, +0x42, 0xA0, 0x01, 0x6B, 0x46, 0x32, 0x6C, 0xEA, +0x73, 0xA4, 0x6D, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xE8, 0xF2, 0x75, 0xA3, 0x64, 0x33, 0x4D, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, +0x73, 0xC4, 0x04, 0x04, 0x40, 0xEA, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x80, 0x18, 0x1A, 0x13, +0x00, 0x6C, 0xA4, 0x67, 0x00, 0x18, 0xC0, 0xD5, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0x90, 0xA3, +0x01, 0x6A, 0xFF, 0x6E, 0x8C, 0xEA, 0x1D, 0x22, +0x08, 0xF3, 0xF1, 0xA3, 0x1F, 0x6C, 0xA7, 0x67, +0x8C, 0xED, 0x45, 0x67, 0xCC, 0xEA, 0x15, 0x22, +0x20, 0x6A, 0x1F, 0x4D, 0x4B, 0xEA, 0x8C, 0xED, +0xEC, 0xEA, 0xAD, 0xEA, 0x08, 0xF3, 0x51, 0xC3, +0x8C, 0xEA, 0xCC, 0xEA, 0x0A, 0x2A, 0x30, 0xF0, +0x20, 0x6B, 0x2E, 0xF6, 0x80, 0x9B, 0x00, 0x6D, +0x14, 0x6E, 0x01, 0x6F, 0x04, 0xD2, 0x00, 0x18, +0xFC, 0xE9, 0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x30, 0x6B, +0x00, 0xF0, 0x00, 0x4B, 0xC1, 0xF7, 0xCF, 0xA3, +0x01, 0x6F, 0xFF, 0x6A, 0xEC, 0xEE, 0x4C, 0xEE, +0x4C, 0xEC, 0x14, 0x2E, 0xC1, 0xF7, 0x72, 0xA3, +0x0F, 0x6D, 0x6C, 0xED, 0x8E, 0xED, 0x0E, 0x2D, +0x30, 0xF0, 0x20, 0x6B, 0xC8, 0xF4, 0x78, 0xA3, +0xEC, 0xEB, 0x4C, 0xEB, 0x07, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF6, 0x5C, 0x9A, 0x40, 0xEA, +0x80, 0x18, 0x8C, 0x0B, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x00, 0x6B, +0x40, 0xF1, 0x14, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF3, 0xB0, 0xA2, +0x0F, 0x6C, 0xFF, 0x6F, 0xA6, 0x33, 0x8C, 0xEB, +0xC3, 0x67, 0xEC, 0xEE, 0x07, 0xD6, 0x01, 0x4B, +0x1F, 0x6E, 0x8C, 0xEB, 0xCB, 0xEE, 0x64, 0x33, +0xCC, 0xED, 0x6D, 0xED, 0x08, 0xF3, 0xB0, 0xC2, +0x08, 0xF3, 0xB0, 0xA2, 0x08, 0xF3, 0x72, 0xA2, +0xA6, 0x30, 0x0E, 0xEB, 0x8C, 0xEB, 0xEC, 0xEB, +0x04, 0x2B, 0x66, 0x67, 0xAC, 0xEB, 0x08, 0xF3, +0x70, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x08, 0xF3, 0x10, 0xA2, 0x0F, 0x6B, +0x06, 0x30, 0x6C, 0xE8, 0x1E, 0x6B, 0x78, 0xE8, +0x12, 0xEC, 0x51, 0xE4, 0x08, 0xF3, 0x96, 0xA4, +0x0F, 0x5C, 0x08, 0x60, 0x07, 0x94, 0x78, 0xEC, +0x12, 0xEB, 0x49, 0xE3, 0x08, 0xF3, 0x56, 0xA2, +0x0F, 0x5A, 0x14, 0x61, 0x1E, 0x6B, 0x78, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x12, 0xEC, 0x51, 0xE4, 0x08, 0xF3, 0x96, 0xA4, +0x24, 0x5C, 0x12, 0x61, 0x07, 0x94, 0x78, 0xEC, +0x12, 0xEB, 0x49, 0xE3, 0x08, 0xF3, 0x56, 0xA2, +0x24, 0x5A, 0x0A, 0x61, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x91, 0xA2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x08, 0x10, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x91, 0xA2, 0x01, 0x6B, 0x8D, 0xEB, +0x1E, 0x6C, 0x98, 0xE8, 0xC1, 0xF7, 0x71, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x0F, 0x6D, 0x12, 0xEC, 0x51, 0xE4, 0x08, 0xF3, +0x77, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0x08, 0xF3, +0x96, 0xA4, 0xAE, 0xF2, 0x54, 0x9A, 0x6C, 0xED, +0x72, 0x36, 0x40, 0xEA, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x91, 0xA2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xC1, 0xF7, +0x71, 0xC2, 0xC1, 0xF7, 0x6E, 0xA2, 0x80, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x00, 0x6B, 0x06, 0xD3, 0x30, 0x2A, 0x3A, 0x10, +0x1F, 0x6D, 0xB8, 0xE8, 0x06, 0x96, 0x0C, 0x6A, +0x12, 0xED, 0x58, 0xEE, 0x12, 0xEA, 0x55, 0xE5, +0x35, 0xE5, 0x89, 0xE2, 0xE0, 0xF3, 0x16, 0x4D, +0x69, 0xE2, 0xA8, 0x35, 0x29, 0xE2, 0x75, 0xE5, +0xA0, 0x9D, 0x22, 0xF0, 0xF8, 0xA2, 0x30, 0xF0, +0x20, 0x6C, 0x25, 0xF6, 0x08, 0x4C, 0x80, 0x18, +0xCF, 0x26, 0x01, 0x49, 0xFF, 0x6A, 0x4C, 0xE9, +0x7C, 0x6C, 0x98, 0xE8, 0x10, 0xF0, 0x30, 0x6B, +0x00, 0xF0, 0x00, 0x4B, 0x12, 0xEC, 0x69, 0xE4, +0x42, 0xF0, 0x50, 0xA2, 0x43, 0xE9, 0xD8, 0x61, +0x06, 0x92, 0x01, 0x4A, 0x06, 0xD2, 0x06, 0x93, +0xFF, 0x6A, 0x4C, 0xEB, 0x06, 0xD3, 0x10, 0xF0, +0x30, 0x6A, 0xC1, 0xF7, 0x6E, 0xA2, 0x06, 0x94, +0x0F, 0x6A, 0x6C, 0xEA, 0x42, 0xEC, 0x02, 0x60, +0x00, 0x69, 0xE2, 0x17, 0x30, 0xF0, 0x20, 0x6A, +0x0E, 0xF6, 0x44, 0x9A, 0x90, 0x67, 0x1E, 0x69, +0x40, 0xEA, 0x07, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x38, 0xEB, 0x02, 0x6B, +0x6B, 0xEB, 0x12, 0xEC, 0x51, 0xE4, 0x08, 0xF3, +0xBE, 0xA4, 0x38, 0xE8, 0xAC, 0xEB, 0x08, 0xF3, +0x7E, 0xC4, 0xFF, 0x6B, 0x12, 0xE9, 0x45, 0xE1, +0x08, 0xF3, 0xB9, 0xA1, 0x01, 0x6A, 0xB6, 0x34, +0x4C, 0xEC, 0x57, 0x2C, 0x10, 0xF0, 0x30, 0x6C, +0x00, 0xF0, 0x00, 0x4C, 0xC1, 0xF7, 0xCF, 0xA4, +0x4C, 0xEE, 0x6C, 0xEE, 0x2C, 0x26, 0x07, 0x6A, +0xAC, 0xEA, 0x6C, 0xEA, 0x10, 0x2A, 0xE0, 0xF7, +0x48, 0x40, 0x44, 0x32, 0x91, 0xE2, 0x42, 0xA4, +0x0F, 0x6F, 0x08, 0xF3, 0x9C, 0xA9, 0x4C, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x50, 0x9A, +0x00, 0x6D, 0xC3, 0x67, 0x38, 0x10, 0x02, 0x6B, +0x6E, 0xEA, 0x37, 0x2A, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0xA0, 0xF6, 0xC0, 0x9B, +0x80, 0xF6, 0x7C, 0x9B, 0x10, 0xF0, 0x30, 0x6C, +0xE5, 0xF1, 0x11, 0x4C, 0x7B, 0xE6, 0xC2, 0x36, +0x00, 0x6D, 0xCE, 0x36, 0x01, 0x6F, 0x04, 0xD2, +0x00, 0x18, 0xFC, 0xE9, 0x22, 0x10, 0x07, 0x6A, +0xAC, 0xEA, 0x6C, 0xEA, 0x02, 0x22, 0x02, 0x72, +0x1C, 0x61, 0x1E, 0x6C, 0x98, 0xE8, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE0, 0xF7, +0x68, 0x40, 0x64, 0x33, 0x00, 0x6D, 0xFF, 0x6E, +0x0F, 0x6F, 0x12, 0xEC, 0x51, 0xE4, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0x49, 0xE3, +0x62, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x50, 0x9A, 0x08, 0xF3, 0x9C, 0xAC, 0x6C, 0xEF, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x48, 0x9A, 0x01, 0x6C, 0xB0, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x6B, 0xC0, 0xF1, +0x08, 0x4A, 0x08, 0xF3, 0x74, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x50, 0x9A, 0x00, 0x6C, +0x40, 0xEA, 0x01, 0x6B, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x43, 0x67, 0x06, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x07, 0x6A, 0x7D, 0x67, +0x58, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x50, 0x9A, 0xFF, 0xF7, 0x1F, 0x6E, 0x8C, 0xEE, +0x00, 0x6B, 0x82, 0x67, 0x06, 0x05, 0x01, 0x6F, +0x04, 0xD3, 0x00, 0x18, 0xFC, 0xE9, 0x09, 0x97, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xFF, 0x6E, 0x8C, 0xEE, +0x0E, 0xF6, 0x98, 0x9A, 0x00, 0x6A, 0xA2, 0x67, +0x01, 0x6F, 0x04, 0xD2, 0x00, 0x18, 0xFC, 0xE9, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0x30, 0xA2, 0x08, 0xF3, 0x94, 0xA2, +0x0F, 0x6B, 0x26, 0x31, 0x03, 0x74, 0x6C, 0xE9, +0x4A, 0x60, 0x1E, 0x68, 0x18, 0xE9, 0xE0, 0xF7, +0x88, 0x41, 0x84, 0x34, 0xFF, 0x6E, 0x01, 0x6D, +0x12, 0xE8, 0x41, 0xE0, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x49, 0xE4, 0xE2, 0xA2, +0x30, 0xF0, 0x20, 0x6A, 0x08, 0xF3, 0x9C, 0xA8, +0x6C, 0xEF, 0x2E, 0xF4, 0x70, 0x9A, 0xCC, 0xEF, +0x40, 0xEB, 0x01, 0x72, 0x06, 0x61, 0x08, 0xF3, +0x7E, 0xA0, 0x01, 0x6A, 0x6D, 0xEA, 0x08, 0xF3, +0x5E, 0xC0, 0x10, 0xF0, 0x30, 0x6B, 0xE0, 0xF7, +0x08, 0x49, 0x00, 0xF0, 0x00, 0x4B, 0x24, 0x31, +0x65, 0xE1, 0x82, 0xA1, 0x07, 0x6D, 0x92, 0x32, +0xAC, 0xEA, 0x01, 0x4A, 0xAC, 0xEA, 0x50, 0x35, +0x71, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0xAD, 0xEA, +0x42, 0xC1, 0xC1, 0xF7, 0x6F, 0xA3, 0x01, 0x6A, +0x6C, 0xEA, 0x0C, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xC8, 0xF4, 0x5C, 0xA2, 0x07, 0x2A, 0x63, 0xA1, +0x0F, 0x6A, 0xFF, 0x6C, 0x6C, 0xEA, 0x4C, 0xEC, +0x80, 0x18, 0x73, 0x0C, 0x01, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0x7C, 0xC2, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF3, 0xB0, 0xA2, 0x0F, 0x6B, 0xA6, 0x35, +0x6C, 0xED, 0x1E, 0x6B, 0x78, 0xED, 0x12, 0xEB, +0x49, 0xE3, 0x08, 0xF3, 0x19, 0xA2, 0x01, 0x6A, +0x12, 0x30, 0x4C, 0xE8, 0x1F, 0x28, 0x10, 0xF0, +0x30, 0x6A, 0xE0, 0xF7, 0x28, 0x45, 0x00, 0xF0, +0x00, 0x4A, 0x24, 0x31, 0x45, 0xE1, 0x42, 0xA1, +0x07, 0x6B, 0x52, 0x32, 0x6C, 0xEA, 0x02, 0x52, +0x11, 0x60, 0x80, 0x18, 0x7C, 0x0C, 0xC3, 0xA1, +0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF6, 0x94, 0x9A, +0x0F, 0x6A, 0x4C, 0xEE, 0xFF, 0x6A, 0x00, 0x6D, +0x4C, 0xEE, 0x01, 0x6F, 0x04, 0xD0, 0x00, 0x18, +0xFC, 0xE9, 0x24, 0x10, 0x1E, 0x6B, 0x78, 0xED, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x01, 0x6C, 0x12, 0xEB, 0x4D, 0xE3, 0x08, 0xF3, +0x79, 0xA3, 0x6E, 0x33, 0x8C, 0xEB, 0x13, 0x2B, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, 0x48, 0x9A, +0x02, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x0E, 0xF6, 0x48, 0x9A, 0x40, 0xEA, 0x0A, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, 0x50, 0x9A, +0x06, 0x6C, 0x40, 0xEA, 0x03, 0x10, 0x03, 0x6B, +0x08, 0xF3, 0x74, 0xC2, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x44, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, 0x08, 0xF3, +0x70, 0xA4, 0x0F, 0x6D, 0x66, 0x33, 0xAC, 0xEB, +0x1E, 0x6D, 0xB8, 0xEB, 0x12, 0xED, 0x91, 0xE5, +0x08, 0xF3, 0xB9, 0xA4, 0x07, 0x6C, 0xAC, 0xEC, +0x01, 0x74, 0x31, 0x60, 0x05, 0x24, 0x02, 0x74, +0x03, 0x60, 0x03, 0x74, 0x2C, 0x60, 0x40, 0x10, +0x1E, 0x6D, 0xB8, 0xEB, 0x30, 0xF0, 0x20, 0x6C, +0xC0, 0xF1, 0x08, 0x4C, 0x01, 0x6E, 0x12, 0xED, +0x95, 0xE5, 0x08, 0xF3, 0xB9, 0xA5, 0xB6, 0x35, +0xCC, 0xED, 0x19, 0x2D, 0x10, 0xF0, 0x30, 0x6C, +0xE0, 0xF7, 0x08, 0x4B, 0x00, 0xF0, 0x00, 0x4C, +0x64, 0x33, 0x8D, 0xE3, 0xC2, 0xA3, 0x71, 0x6C, +0x8B, 0xEC, 0xCC, 0xEC, 0x82, 0xC3, 0xFF, 0xF7, +0x1F, 0x6E, 0x10, 0xF0, 0x30, 0x6C, 0xE6, 0xF1, +0x11, 0x4C, 0x4C, 0xEE, 0x01, 0x6F, 0x04, 0xD5, +0x00, 0x18, 0xFC, 0xE9, 0x19, 0x10, 0x02, 0x6D, +0x08, 0xF3, 0xB4, 0xC4, 0x05, 0x10, 0x02, 0x6D, +0x30, 0xF0, 0x20, 0x6C, 0xC8, 0xF4, 0xBC, 0xC4, +0x10, 0xF0, 0x30, 0x6C, 0xE0, 0xF7, 0x08, 0x4B, +0x64, 0x33, 0x00, 0xF0, 0x00, 0x4C, 0x91, 0xE3, +0x63, 0xA4, 0x0F, 0x6C, 0x6C, 0xEC, 0x91, 0xE2, +0xFF, 0x6B, 0x6C, 0xEC, 0x80, 0x18, 0x73, 0x0C, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0xFF, 0x6B, 0x40, 0xA2, +0x10, 0xF0, 0x30, 0x68, 0x00, 0xF0, 0x00, 0x48, +0x4C, 0xEB, 0x6E, 0xF2, 0x58, 0x9C, 0x50, 0x6E, +0x05, 0xD3, 0x00, 0x6C, 0xFF, 0x6D, 0x40, 0xEA, +0xC1, 0xF7, 0x48, 0xA0, 0xFF, 0x6B, 0x00, 0x6D, +0x52, 0x32, 0xE0, 0xF7, 0x08, 0x4A, 0x44, 0x32, +0x09, 0xE2, 0x82, 0xA2, 0x0F, 0x6A, 0x30, 0xF0, +0x20, 0x69, 0x4C, 0xEC, 0x6C, 0xEC, 0x00, 0x18, +0x7A, 0xC8, 0xC1, 0xF7, 0x48, 0xA0, 0x0F, 0x6C, +0xFF, 0x6B, 0x8C, 0xEA, 0xE0, 0xF7, 0x08, 0x4A, +0x44, 0x32, 0x09, 0xE2, 0x82, 0xA2, 0x0F, 0x6A, +0x01, 0x6D, 0x4C, 0xEC, 0x6C, 0xEC, 0x00, 0x18, +0xA3, 0xC8, 0x04, 0xD2, 0xC1, 0xF7, 0x48, 0xA0, +0x0F, 0x6C, 0xFF, 0x6B, 0x8C, 0xEA, 0xE0, 0xF7, +0x08, 0x4A, 0x44, 0x32, 0x09, 0xE2, 0x82, 0xA2, +0x0F, 0x6A, 0xC0, 0xF1, 0x08, 0x49, 0x4C, 0xEC, +0x6C, 0xEC, 0x00, 0x6D, 0x00, 0x18, 0xA3, 0xC8, +0x68, 0xF3, 0x70, 0xA1, 0x04, 0x94, 0x10, 0xF0, +0x24, 0x6E, 0x66, 0x33, 0x60, 0x33, 0x68, 0x33, +0x6D, 0xE2, 0x43, 0xEB, 0x58, 0x67, 0x51, 0xE4, +0x04, 0xD4, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, +0xA8, 0x9A, 0xC1, 0xF7, 0x48, 0xA0, 0xFD, 0xF0, +0xD8, 0x9E, 0x80, 0x9D, 0x52, 0x32, 0xE0, 0xF7, +0x08, 0x4A, 0x44, 0x32, 0x01, 0xE2, 0x42, 0xA0, +0x00, 0xF7, 0x40, 0x32, 0xCC, 0xEA, 0x10, 0xF0, +0x24, 0x6E, 0x1C, 0xF3, 0xC0, 0x9E, 0xCC, 0xEC, +0x8D, 0xEA, 0x40, 0xDD, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x94, 0x1C, 0xF7, 0x5C, 0x9A, 0x01, 0x6D, +0x80, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF3, +0x48, 0x9A, 0x60, 0xDA, 0x82, 0xA0, 0x0F, 0x6A, +0xFF, 0x6B, 0x4C, 0xEC, 0x6C, 0xEC, 0x00, 0x18, +0x7A, 0xC8, 0x30, 0xF0, 0x20, 0x6C, 0x6E, 0xF2, +0x58, 0x9C, 0x05, 0x95, 0x50, 0x6E, 0x00, 0x6C, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x50, 0x9A, 0x08, 0x6C, 0x40, 0xEA, 0x08, 0xF3, +0x71, 0xA1, 0x20, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x14, 0x6B, 0x6D, 0xEA, 0x08, 0xF3, 0x70, 0xA1, +0x08, 0xF3, 0x51, 0xC1, 0x80, 0x6A, 0x4B, 0xEA, +0x6D, 0xEA, 0x08, 0xF3, 0x50, 0xC1, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0xFF, 0x6A, 0x04, 0x67, 0x4C, 0xE8, 0x6C, 0x40, +0x4C, 0xEB, 0x03, 0x5B, 0x01, 0x6C, 0x03, 0x61, +0x0E, 0xEC, 0x01, 0x5C, 0x98, 0x67, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF4, 0x78, 0xA2, 0x60, 0x6A, +0x6C, 0xEA, 0x40, 0x72, 0x09, 0x60, 0x20, 0x72, +0x01, 0x61, 0x06, 0x2C, 0x03, 0x70, 0x04, 0x60, +0x02, 0x70, 0x02, 0x60, 0x09, 0x70, 0x43, 0x61, +0x09, 0x70, 0x06, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC8, 0xF4, 0x3A, 0xA2, 0x32, 0x31, 0x06, 0x10, +0x10, 0xF0, 0x30, 0x6A, 0xC1, 0xF7, 0x52, 0xA2, +0x0F, 0x69, 0x4C, 0xE9, 0x91, 0x67, 0x00, 0x6D, +0x00, 0x18, 0xA3, 0xC8, 0x91, 0x67, 0x01, 0x6D, +0x08, 0xD2, 0x00, 0x18, 0xA3, 0xC8, 0x9D, 0x67, +0x17, 0x6B, 0x70, 0xC4, 0x0A, 0x6B, 0x6F, 0xCC, +0x12, 0xC4, 0x30, 0xF0, 0x20, 0x6B, 0xC8, 0xF4, +0x78, 0xA3, 0x0F, 0x6C, 0x66, 0x33, 0x8C, 0xEB, +0x9D, 0x67, 0x73, 0xC4, 0x67, 0x44, 0x19, 0x4B, +0x60, 0xA3, 0x74, 0xC4, 0x08, 0x94, 0x82, 0x33, +0x9D, 0x67, 0x75, 0xC4, 0x62, 0x33, 0x76, 0xC4, +0x08, 0x94, 0x00, 0xF6, 0x82, 0x33, 0x9D, 0x67, +0x77, 0xC4, 0x58, 0xC4, 0x42, 0x33, 0x00, 0xF6, +0x42, 0x32, 0x5B, 0xC4, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x58, 0x9A, 0x79, 0xC4, 0x62, 0x33, +0x7A, 0xC4, 0x04, 0x04, 0x40, 0xEA, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, 0x08, 0x49, +0x08, 0xF3, 0xB0, 0xA1, 0x01, 0x6B, 0xFF, 0x6A, +0xA6, 0x30, 0x0F, 0x6E, 0x6C, 0xED, 0xCC, 0xE8, +0x4C, 0xED, 0x4C, 0xEC, 0x4C, 0xE8, 0x2C, 0x25, +0x08, 0xF3, 0xB4, 0xA1, 0x01, 0x75, 0x28, 0x61, +0x10, 0xF0, 0x30, 0x6D, 0xE0, 0xF7, 0xE8, 0x40, +0xE4, 0x37, 0x00, 0xF0, 0x00, 0x4D, 0xB5, 0xE7, +0xA2, 0xA5, 0xAC, 0xEE, 0x8E, 0xEE, 0x1C, 0x2E, +0x1E, 0x6D, 0xB8, 0xE8, 0x12, 0xED, 0x35, 0xE5, +0x08, 0xF3, 0xDE, 0xA5, 0xCC, 0xEB, 0x4C, 0xEB, +0x13, 0x23, 0xFF, 0xF6, 0x1F, 0x4A, 0xCC, 0xEA, +0x08, 0xF3, 0x5E, 0xC5, 0x01, 0x6D, 0x00, 0x18, +0xEC, 0xE1, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF5, 0x48, 0x9A, 0x02, 0x6C, 0xB0, 0x67, +0x40, 0xEA, 0x02, 0x6A, 0x08, 0xF3, 0x54, 0xC1, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0xFD, 0xF0, 0x7C, 0x9B, 0xFF, 0x6A, 0x8C, 0xEA, +0x60, 0x9B, 0x80, 0xF1, 0x01, 0x6C, 0x8B, 0xEC, +0x8C, 0xEB, 0x10, 0xF0, 0x24, 0x6C, 0x7C, 0xF4, +0x9C, 0x9C, 0x01, 0x72, 0x80, 0x9C, 0x05, 0x60, +0x02, 0x72, 0x05, 0x61, 0xFF, 0x6A, 0x01, 0x4A, +0x01, 0x10, 0x80, 0x6A, 0x4D, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0xFD, 0xF0, 0x5C, 0x9A, 0x60, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF1, 0x40, 0x9A, +0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF4, 0x7C, 0x9B, +0x8C, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x1D, 0xF1, 0x64, 0x9B, 0x50, 0x6A, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6B, 0x1D, 0xF1, 0x68, 0x9B, +0x40, 0xC3, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0xE0, 0xF0, 0x6C, 0xA2, +0x01, 0x4B, 0xE0, 0xF0, 0x6C, 0xC2, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x69, 0xF2, 0x74, 0xA2, 0x04, 0x6A, 0x6C, 0xEA, +0x05, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF3, +0x50, 0x9A, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x89, 0xF2, 0x6C, 0xA2, +0x80, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF3, 0x50, 0x9A, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC9, 0xF0, +0x85, 0xA2, 0x21, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0xC9, 0xF0, 0x65, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x1D, 0xF1, 0x54, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x1D, 0xF1, 0x9C, 0x9C, 0x60, 0xAA, 0xEF, 0xF7, +0x1F, 0x6A, 0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCF, 0xF5, 0x58, 0xCB, 0x10, 0xF0, 0x24, 0x6A, +0x1D, 0xF1, 0x78, 0x9A, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xE0, 0xF0, 0x8A, 0xA2, 0x03, 0x6B, 0x8C, 0xEB, +0x0D, 0x2B, 0xE0, 0xF0, 0x69, 0xA2, 0x01, 0x4B, +0xE0, 0xF0, 0x69, 0xC2, 0xE0, 0xF0, 0x69, 0xA2, +0xE0, 0xF0, 0x4A, 0xA2, 0x4A, 0x32, 0x42, 0xEB, +0x41, 0x60, 0xB3, 0x10, 0xE0, 0xF0, 0x69, 0xA2, +0xE0, 0xF0, 0x4A, 0xA2, 0x4A, 0x32, 0x42, 0xEB, +0x0B, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF3, +0x80, 0x9A, 0x00, 0x6A, 0xA2, 0x67, 0xC2, 0x67, +0x01, 0x6F, 0x04, 0xD2, 0x00, 0x18, 0xFC, 0xE9, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xE0, 0xF0, 0x69, 0xA2, 0x22, 0x23, 0xE0, 0xF0, +0x6A, 0xA2, 0x03, 0x6A, 0x6C, 0xEA, 0x03, 0x6B, +0x6E, 0xEA, 0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6B, +0x8E, 0xF3, 0x9C, 0x9B, 0x04, 0xD2, 0x00, 0x6D, +0x34, 0x6E, 0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF3, 0x9C, 0x9A, 0x00, 0x6A, 0x04, 0xD2, +0xA2, 0x67, 0x66, 0x6E, 0x01, 0x6F, 0x00, 0x18, +0xFC, 0xE9, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0xE0, 0xF0, 0x69, 0xA2, 0xFF, 0x4B, +0x03, 0x10, 0xE0, 0xF0, 0x6A, 0xA2, 0x6A, 0x33, +0xE0, 0xF0, 0x69, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xA9, 0xF0, 0xA8, 0xA2, +0x01, 0x6B, 0xFF, 0x6C, 0xAC, 0xEB, 0x45, 0x23, +0xC9, 0xF0, 0xC4, 0xA2, 0x00, 0x6B, 0xC9, 0xF0, +0x69, 0xC2, 0x10, 0x6B, 0xCC, 0xEB, 0x8C, 0xEB, +0x60, 0x2B, 0x80, 0x6F, 0xEB, 0xEF, 0xCD, 0xEF, +0x04, 0x6E, 0xAC, 0xEE, 0x8C, 0xEE, 0xC9, 0xF0, +0xE4, 0xC2, 0x1F, 0x26, 0x30, 0xF0, 0x20, 0x6C, +0xEF, 0xF4, 0x08, 0x4C, 0xC9, 0xF0, 0xB9, 0xA2, +0xC0, 0xF0, 0xDC, 0xA4, 0xC3, 0xED, 0x0A, 0x61, +0xC0, 0xF0, 0xB8, 0x9C, 0x10, 0xF0, 0x24, 0x6C, +0x3D, 0xF1, 0x8C, 0x9C, 0xA0, 0xDC, 0xC9, 0xF0, +0x79, 0xC2, 0x19, 0x10, 0x7C, 0x4C, 0x10, 0xF0, +0x24, 0x6B, 0x96, 0x9C, 0x3D, 0xF1, 0x6C, 0x9B, +0x01, 0x4D, 0x80, 0xDB, 0xC9, 0xF0, 0xB9, 0xC2, +0x0E, 0x10, 0xC9, 0xF0, 0x6B, 0xA2, 0x0B, 0x23, +0x30, 0xF0, 0x20, 0x6B, 0xAF, 0xF5, 0x9C, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0x3D, 0xF1, 0x6C, 0x9B, +0x80, 0xDB, 0xC9, 0xF0, 0xCB, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF3, 0x50, 0x9A, 0x40, 0xEA, +0x24, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x1D, 0xF1, +0x54, 0x9A, 0xEF, 0xF7, 0x1F, 0x6B, 0xA0, 0xAA, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0xAC, 0xEB, 0xE0, 0xF0, 0x70, 0xCA, 0xE0, 0xF0, +0x50, 0xAA, 0x10, 0x6B, 0x6C, 0xEA, 0x09, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF6, 0x7C, 0x9A, +0x03, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x06, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF6, +0x7C, 0x9A, 0xFC, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, +0x40, 0xC3, 0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xFF, 0x6E, 0x8C, 0xEE, 0xAE, 0xF3, 0x84, 0x9A, +0x00, 0x6A, 0xA2, 0x67, 0x01, 0x6F, 0x04, 0xD2, +0x00, 0x18, 0xFC, 0xE9, 0x07, 0x97, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x05, 0x5A, 0x00, 0x6B, +0x24, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x48, 0x32, +0x7C, 0xF2, 0x14, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, +0x00, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x5C, 0x9A, 0x13, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x9C, 0xF3, 0x40, 0x9A, 0x0E, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF3, 0x44, 0x9A, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF3, 0x48, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF3, +0x4C, 0x9A, 0x40, 0xAA, 0xFF, 0xF7, 0x1F, 0x6B, +0x4C, 0xEB, 0x08, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0xE2, 0xEE, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xC9, 0xF0, 0x85, 0xA3, +0x03, 0x6D, 0xFF, 0x69, 0x86, 0x32, 0xAC, 0xEA, +0x02, 0x72, 0x01, 0x6A, 0x2F, 0x61, 0xC9, 0xF0, +0x47, 0xA3, 0x03, 0x5A, 0x06, 0x60, 0xC9, 0xF0, +0xC4, 0xA3, 0x04, 0x6D, 0xCC, 0xED, 0x2C, 0xED, +0x0A, 0x25, 0x07, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0xC9, 0xF0, 0x45, 0xC3, 0x05, 0x6A, 0xC9, 0xF0, +0x49, 0xC3, 0x01, 0x6A, 0x1B, 0x10, 0x01, 0x4A, +0xC9, 0xF0, 0x47, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF3, 0x50, 0x9A, 0x30, 0xF0, 0x20, 0x68, +0xEF, 0xF4, 0x08, 0x48, 0x03, 0x6C, 0x40, 0xEA, +0xC0, 0xF0, 0x5D, 0xA0, 0x07, 0x6D, 0x01, 0x6C, +0x4C, 0xED, 0x2C, 0xED, 0x00, 0x18, 0x02, 0xEF, +0xC0, 0xF0, 0x5F, 0xA0, 0x01, 0x4A, 0xC0, 0xF0, +0x5F, 0xC0, 0x00, 0x6A, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xA9, 0xF0, 0x08, 0xA2, 0x01, 0x6B, 0xFF, 0x6C, +0x0C, 0xEB, 0x7C, 0x23, 0xC9, 0xF0, 0xA4, 0xA2, +0x10, 0x6B, 0xAC, 0xEB, 0x8C, 0xEB, 0x05, 0x23, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF3, 0x4C, 0x9A, +0x70, 0x10, 0xA9, 0xF0, 0x6C, 0xA2, 0x40, 0x6A, +0x6C, 0xEA, 0x8C, 0xEA, 0x06, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF3, 0x40, 0x9A, 0x40, 0xEA, +0x65, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC9, 0xF0, 0x69, 0xA2, 0x06, 0x5B, +0x5D, 0x60, 0xC9, 0xF0, 0x69, 0x82, 0x01, 0x6A, +0x44, 0xEB, 0x62, 0x67, 0x24, 0x6A, 0x6C, 0xEA, +0x0C, 0x2A, 0x12, 0x6A, 0x6C, 0xEA, 0x04, 0x2A, +0x09, 0x6A, 0x6C, 0xEA, 0x32, 0x2A, 0x4E, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF3, 0x54, 0x9A, +0x48, 0x10, 0x30, 0x6A, 0x0C, 0xEA, 0x20, 0x72, +0x0B, 0x60, 0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, +0x08, 0x48, 0xE0, 0xF0, 0x2B, 0xA0, 0x01, 0x6B, +0xFF, 0x6A, 0x6C, 0xE9, 0x4C, 0xE9, 0x05, 0x21, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF3, 0x58, 0x9A, +0x34, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, +0xB0, 0x9A, 0x01, 0x6C, 0x00, 0x18, 0x17, 0xE1, +0xE0, 0xF0, 0x4B, 0xA0, 0x01, 0x6B, 0x10, 0xF0, +0x30, 0x6C, 0x6C, 0xEA, 0xE0, 0xF0, 0x4B, 0xC0, +0xC7, 0xF3, 0x01, 0x4C, 0x00, 0x6D, 0x05, 0x6E, +0xE3, 0x67, 0x04, 0xD1, 0x00, 0x18, 0xFC, 0xE9, +0x1D, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, +0x53, 0xA2, 0x01, 0x6B, 0x6C, 0xEA, 0x06, 0x2A, +0x10, 0xF0, 0x30, 0x6C, 0xC7, 0xF3, 0x01, 0x4C, +0x00, 0x18, 0xE9, 0xE9, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xC9, 0xF0, 0x84, 0xA2, +0x80, 0x6B, 0x6B, 0xEB, 0x8D, 0xEB, 0xC9, 0xF0, +0x64, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF3, +0x50, 0x9A, 0x40, 0xEA, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0xE0, 0xF0, 0x6B, 0xA2, +0x02, 0x4B, 0xE0, 0xF0, 0x6B, 0xC2, 0xE0, 0xF0, +0x6C, 0xA2, 0x19, 0x23, 0xE0, 0xF0, 0x6B, 0xA2, +0x66, 0x33, 0x05, 0x53, 0x14, 0x60, 0x00, 0x6B, +0xE0, 0xF0, 0x6C, 0xC2, 0xE0, 0xF0, 0x6E, 0xA2, +0x10, 0xF0, 0x30, 0x6C, 0xC7, 0xF3, 0x01, 0x4C, +0x01, 0x4B, 0xE0, 0xF0, 0x6E, 0xC2, 0x00, 0x6A, +0xA2, 0x67, 0x05, 0x6E, 0x01, 0x6F, 0x04, 0xD2, +0x00, 0x18, 0xFC, 0xE9, 0x15, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF3, 0xB0, 0x9A, 0x01, 0x6C, +0x00, 0x18, 0x48, 0xE1, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0xE0, 0xF0, 0x6F, 0xA2, +0x01, 0x4B, 0xE0, 0xF0, 0x6F, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF3, 0x58, 0x9A, 0x40, 0xEA, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0xE0, 0xF0, +0x6D, 0xA2, 0x01, 0x6C, 0x01, 0x4B, 0xE0, 0xF0, +0x6D, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, +0x5C, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF3, 0x4C, 0x9A, 0x01, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, 0x58, 0x9A, +0x01, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x69, 0xF2, 0x73, 0xA2, 0x80, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x06, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, 0x54, 0x9A, +0x00, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x69, 0xF2, 0x74, 0xA2, 0x02, 0x6A, 0x6C, 0xEA, +0x11, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF6, +0x5C, 0x9A, 0x02, 0xF0, 0x01, 0x6C, 0x8B, 0xEC, +0x60, 0x9A, 0x8C, 0xEB, 0x60, 0xDA, 0x10, 0xF0, +0x24, 0x6C, 0x60, 0x9A, 0x3D, 0xF1, 0x90, 0x9C, +0x8C, 0xEB, 0x60, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x00, 0x6B, 0xC9, 0xF0, +0x69, 0xC2, 0xA9, 0xF0, 0x6A, 0xA2, 0x04, 0x6C, +0x8C, 0xEB, 0x1B, 0x23, 0xA9, 0xF0, 0x6C, 0xA2, +0x6C, 0xEC, 0x17, 0x24, 0xC9, 0xF0, 0x85, 0xA2, +0x20, 0x6B, 0x01, 0x6F, 0x8D, 0xEB, 0xC9, 0xF0, +0x65, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, +0xCF, 0xA2, 0x00, 0x6A, 0x04, 0xD2, 0xC6, 0x36, +0x10, 0xF0, 0x30, 0x6C, 0xA2, 0x67, 0xFF, 0x6A, +0x66, 0xF7, 0x1D, 0x4C, 0x4C, 0xEE, 0x00, 0x18, +0xFC, 0xE9, 0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, +0x08, 0x48, 0xC0, 0xF0, 0x5D, 0xA0, 0x07, 0x6C, +0x00, 0x6D, 0x4C, 0xEC, 0x00, 0x18, 0xA3, 0xC8, +0xE0, 0xF0, 0x40, 0xD8, 0xE0, 0xF0, 0x4B, 0xA0, +0x7D, 0x67, 0x42, 0x6C, 0x46, 0x32, 0x58, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF3, 0x44, 0x9A, +0x01, 0x6D, 0x06, 0x06, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xC9, 0xF0, +0x65, 0xA0, 0x01, 0x6A, 0x82, 0x67, 0x6C, 0xEC, +0x5B, 0x2C, 0x6D, 0xEA, 0xC9, 0xF0, 0x45, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, 0x4C, 0x9A, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, +0x58, 0x9A, 0x00, 0x6C, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF3, 0x5C, 0x9A, 0x00, 0x6C, +0x40, 0xEA, 0xA9, 0xF0, 0x6B, 0xA0, 0x80, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x06, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF3, +0x54, 0x9A, 0x01, 0x6C, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x69, 0xF2, 0x74, 0xA2, 0x02, 0x6A, +0x6C, 0xEA, 0x10, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF6, 0x5C, 0x9A, 0x02, 0xF0, 0x00, 0x6C, +0x60, 0x9A, 0x8D, 0xEB, 0x60, 0xDA, 0x10, 0xF0, +0x24, 0x6C, 0x60, 0x9A, 0x1C, 0xF3, 0x8C, 0x9C, +0x8D, 0xEB, 0x60, 0xDA, 0x30, 0xF0, 0x20, 0x68, +0xEF, 0xF4, 0x08, 0x48, 0xC0, 0xF0, 0x5D, 0xA0, +0x07, 0x6C, 0x00, 0x6D, 0x4C, 0xEC, 0x00, 0x18, +0xA3, 0xC8, 0x30, 0xF0, 0x20, 0x6B, 0x69, 0xF2, +0x94, 0xA3, 0x04, 0x6B, 0x8C, 0xEB, 0x10, 0x23, +0xE0, 0xF0, 0x60, 0x98, 0x43, 0xEB, 0x0C, 0x60, +0xE0, 0xF0, 0x88, 0xA0, 0x6F, 0xE2, 0x80, 0x34, +0x88, 0x34, 0x63, 0xEC, 0x05, 0x60, 0xE0, 0xF0, +0x44, 0xA0, 0x01, 0x4A, 0xE0, 0xF0, 0x44, 0xC0, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFF, 0x6A, 0x4C, 0xEC, 0x03, 0x6B, 0x8C, 0xEB, +0x4C, 0xEE, 0x3C, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x7D, 0xF1, 0x6C, 0x9B, 0x80, 0xC3, 0x0F, 0x6B, +0xCC, 0xEB, 0x34, 0x23, 0x01, 0x6C, 0x6C, 0xEC, +0x06, 0x24, 0x10, 0xF0, 0x24, 0x6C, 0x7D, 0xF1, +0x90, 0x9C, 0xAC, 0xEA, 0x40, 0xC4, 0x02, 0x6A, +0x6C, 0xEA, 0x08, 0x22, 0xFF, 0x6C, 0xA2, 0x32, +0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0x7D, 0xF1, +0x94, 0x9C, 0x40, 0xC4, 0x04, 0x6A, 0x6C, 0xEA, +0x09, 0x22, 0xA2, 0x32, 0xFF, 0x6C, 0x42, 0x32, +0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0x7D, 0xF1, +0x98, 0x9C, 0x40, 0xC4, 0x6E, 0x32, 0x07, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x7D, 0xF1, 0x5C, 0x9A, +0x00, 0xF6, 0xA2, 0x35, 0xA0, 0xC2, 0x20, 0x6A, +0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x9D, 0xF1, +0x60, 0x9B, 0x40, 0xC3, 0x00, 0x6A, 0x40, 0xC3, +0x01, 0x6A, 0x20, 0xE8, 0x00, 0x6A, 0x20, 0xE8, +0xFF, 0x6A, 0x8C, 0xEA, 0x03, 0x6B, 0x4C, 0xEB, +0x03, 0x23, 0x01, 0x6A, 0x4B, 0xEA, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6C, 0x7D, 0xF1, 0x8C, 0x9C, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF1, +0x80, 0x9A, 0x30, 0x6A, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0x7D, 0xF1, 0x50, 0x9A, 0x40, 0x9A, +0x60, 0xC4, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF1, 0xA4, 0x9A, +0xE0, 0xF3, 0x10, 0x6C, 0x0F, 0x6E, 0x80, 0x18, +0x8C, 0x0F, 0xE0, 0xF3, 0x0C, 0x6C, 0x80, 0x18, +0xAE, 0x0F, 0xFF, 0x6B, 0x4C, 0xEB, 0x0B, 0x73, +0x0B, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x9D, 0xF1, +0x68, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x9D, 0xF1, +0x8C, 0x9C, 0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x05, 0x6B, 0x65, 0xF4, 0x64, 0xDA, 0x00, 0x6B, +0x65, 0xF4, 0x60, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0xE5, 0x63, 0x35, 0x62, 0x34, 0xD1, 0x33, 0xD0, +0x10, 0xF0, 0x24, 0x6D, 0x07, 0x04, 0x7B, 0xF7, +0x10, 0x4D, 0x54, 0x6E, 0x00, 0x18, 0xB3, 0xD4, +0x10, 0xF0, 0x24, 0x6D, 0x1C, 0x04, 0x1B, 0xF7, +0x1C, 0x4D, 0x54, 0x6E, 0x00, 0x18, 0xB3, 0xD4, +0x10, 0xF0, 0x24, 0x6A, 0x1B, 0xF7, 0x70, 0x9A, +0x1B, 0xF7, 0x10, 0x4A, 0x00, 0x69, 0x04, 0xD3, +0x61, 0x9A, 0x44, 0xAA, 0x05, 0xD3, 0x7D, 0x67, +0x4C, 0xCB, 0x52, 0x68, 0x18, 0xE9, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0x61, 0x6F, +0xEB, 0xEF, 0x00, 0x6C, 0x01, 0x49, 0x12, 0xE8, +0x01, 0xE2, 0x3F, 0x6A, 0x20, 0xF0, 0x65, 0xA0, +0xFA, 0x65, 0x40, 0xC0, 0x09, 0x6A, 0x44, 0xC0, +0x0D, 0x6A, 0x4B, 0xEA, 0x20, 0xF0, 0xA6, 0xA0, +0x6C, 0xEA, 0x04, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, +0x04, 0x6B, 0xAD, 0xEB, 0x31, 0x6D, 0xAB, 0xED, +0xAC, 0xEA, 0x40, 0x6D, 0xAD, 0xEA, 0x80, 0x4D, +0x20, 0xF0, 0xC7, 0xA0, 0xC0, 0x4D, 0xAD, 0xEA, +0x20, 0xF0, 0xB5, 0xA0, 0x20, 0xF0, 0x45, 0xC0, +0x03, 0x6A, 0x1E, 0x65, 0x4B, 0xEA, 0xD8, 0x67, +0xAC, 0xEA, 0x41, 0x6D, 0xAB, 0xED, 0xCC, 0xEF, +0x20, 0xF0, 0xE7, 0xC0, 0xAC, 0xEB, 0x20, 0xF0, +0xE0, 0xA0, 0x20, 0xF0, 0x66, 0xC0, 0x08, 0x6B, +0x6B, 0xEB, 0xEC, 0xEB, 0x20, 0xF0, 0x60, 0xC0, +0x01, 0x6B, 0x6B, 0xEB, 0x68, 0xC0, 0x21, 0x6B, +0xAC, 0xEA, 0x6B, 0xEB, 0x6C, 0xEA, 0x20, 0xF0, +0x55, 0xC0, 0x40, 0xF0, 0x61, 0xA0, 0x5F, 0x67, +0x47, 0xC0, 0x40, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x00, 0x6F, 0xAC, 0xEA, 0x81, 0xC0, 0x83, 0xC0, +0x20, 0xF0, 0x94, 0xC0, 0x20, 0xF0, 0x81, 0xC0, +0xF6, 0xC8, 0xE9, 0xC0, 0x40, 0xF0, 0x82, 0xC0, +0x40, 0xF0, 0x41, 0xC0, 0x30, 0xF0, 0x20, 0x6E, +0x4E, 0xF2, 0x4C, 0x9E, 0x87, 0x40, 0x3E, 0x4C, +0xFF, 0x6D, 0x02, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6F, 0x4E, 0xF2, 0x4C, 0x9F, 0x87, 0x40, +0xFF, 0x68, 0x40, 0x4C, 0x00, 0x6D, 0x02, 0x6E, +0x0C, 0xE9, 0x40, 0xEA, 0x80, 0x71, 0x8D, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x6B, 0xC0, 0xF1, +0x08, 0x4A, 0xE5, 0xF2, 0x76, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF5, 0x48, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF5, 0x54, 0x9A, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF5, +0x40, 0x9A, 0x32, 0x6B, 0x30, 0xF0, 0x20, 0x6C, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF5, +0x44, 0x9A, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF5, +0x68, 0x9B, 0x40, 0xA2, 0x05, 0xF4, 0x10, 0x4C, +0x1C, 0x05, 0x0C, 0xEA, 0xFF, 0x4A, 0x0C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x68, 0x4E, 0xF2, +0x50, 0x98, 0x54, 0x6E, 0x40, 0xEA, 0x4E, 0xF2, +0x50, 0x98, 0x30, 0xF0, 0x20, 0x6C, 0x65, 0xF4, +0x04, 0x4C, 0x07, 0x05, 0x54, 0x6E, 0x40, 0xEA, +0x4E, 0xF2, 0x50, 0x98, 0x30, 0xF0, 0x20, 0x6C, +0x05, 0xF6, 0x1A, 0x4C, 0x04, 0x05, 0x0A, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xC5, 0xF4, 0x0A, 0x4A, 0x65, 0xF5, +0x12, 0x4B, 0x0A, 0x6C, 0x80, 0xCA, 0x00, 0x6C, +0xA0, 0xF0, 0x88, 0xCA, 0x02, 0x4A, 0x6A, 0xEA, +0xF8, 0x61, 0x35, 0x97, 0x34, 0x91, 0x33, 0x90, +0x1B, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, +0x06, 0xD4, 0x09, 0xD7, 0x07, 0xD5, 0x08, 0xD6, +0x06, 0x04, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x46, 0x67, 0x01, 0x4A, +0x05, 0x67, 0x0C, 0xD6, 0x27, 0x67, 0x1F, 0x22, +0x1F, 0xF7, 0x00, 0x6A, 0xAC, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x40, 0x9A, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, +0x49, 0xE0, 0x40, 0x9A, 0x0C, 0x94, 0x04, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, +0x40, 0xEA, 0x0C, 0x93, 0x24, 0xEA, 0x6F, 0xEA, +0x04, 0x93, 0x6C, 0xEA, 0x4D, 0xE9, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x40, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, 0x41, 0xE0, +0x20, 0xD8, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x1F, 0xF7, 0x00, 0x6A, +0xAC, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x26, 0x67, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x40, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x44, 0x9A, 0x55, 0xE5, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x9D, 0xAE, 0xF4, +0x50, 0x9A, 0x91, 0x67, 0x2C, 0xE8, 0x40, 0xEA, +0x06, 0xEA, 0x50, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xEE, 0xF3, 0x54, 0x98, 0x00, 0x6C, +0xA4, 0x67, 0xE4, 0x67, 0x01, 0x6E, 0x40, 0xEA, +0xEE, 0xF3, 0x54, 0x98, 0x01, 0x6D, 0xE5, 0x67, +0x00, 0x6C, 0xC5, 0x67, 0x40, 0xEA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, +0x9C, 0xF4, 0x18, 0x4B, 0xCE, 0xF4, 0x50, 0x98, +0xC0, 0x9B, 0x03, 0xF3, 0x00, 0x69, 0x01, 0x6D, +0x91, 0x67, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, 0x9C, 0xF4, +0xDC, 0x9B, 0x01, 0x6D, 0x91, 0x67, 0xAB, 0xED, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0xBC, 0xF4, 0xC0, 0x9B, 0x01, 0x6D, +0x91, 0x67, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x9C, 0xF4, 0x18, 0x4B, 0xCE, 0xF4, +0x50, 0x98, 0xC0, 0x9B, 0x01, 0x6D, 0x91, 0x67, +0xAB, 0xED, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x6A, 0x0B, 0xD7, 0xE0, 0xAE, 0x1F, 0xF7, +0x00, 0x6B, 0xEC, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x09, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xE0, 0xAE, 0xFC, 0xF2, 0x60, 0x9B, 0x6D, 0xE7, +0xE0, 0xA4, 0xE0, 0xC3, 0x07, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF2, 0x64, 0x9B, 0x7D, 0xE7, +0x60, 0xA4, 0x60, 0xC7, 0x01, 0x4A, 0xFF, 0x6B, +0x6C, 0xEA, 0x04, 0x72, 0x02, 0x4E, 0x01, 0x4C, +0xE1, 0x61, 0x25, 0x67, 0x00, 0x68, 0x0B, 0x92, +0xC0, 0x99, 0x01, 0x6D, 0x0D, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x80, 0xAB, +0xAB, 0xED, 0x02, 0x48, 0x40, 0xEA, 0x16, 0x70, +0x04, 0x49, 0xF1, 0x61, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0x4C, 0x9A, +0x7F, 0x6B, 0xFF, 0x6C, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF2, 0x4C, 0x9A, 0x14, 0x6B, +0x01, 0x6D, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x50, 0x9A, 0x10, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF4, 0x6C, 0x9A, 0x01, 0x6E, 0x81, 0xF4, +0x14, 0x69, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0xF0, 0x0D, 0x4C, 0xEF, 0xF7, 0x1F, 0x4D, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0x91, 0x67, 0xC5, 0x67, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x91, 0x67, 0x01, 0xF4, 0x00, 0x6D, +0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x01, 0xF4, 0x00, 0x6C, 0xAB, 0xED, +0x04, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xFF, 0x6D, 0x01, 0xF3, 0x00, 0x6C, 0x01, 0x4D, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF3, 0xAC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0xF0, 0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x21, 0xF0, 0x18, 0x6C, +0x0E, 0x6D, 0x07, 0x6E, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x1E, 0x22, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, 0xBC, 0xF4, +0xD0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x69, +0x2B, 0xE9, 0xA1, 0xF4, 0x10, 0x6C, 0xB1, 0x67, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, +0x14, 0x6C, 0xB1, 0x67, 0x6E, 0xF7, 0x17, 0x6E, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, +0x1C, 0x6C, 0xB1, 0x67, 0x21, 0xF0, 0x1B, 0x6E, +0x1D, 0x10, 0x30, 0xF0, 0x20, 0x68, 0x10, 0xF0, +0x24, 0x6B, 0xBC, 0xF4, 0xD4, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x69, 0x2B, 0xE9, 0xA1, 0xF4, +0x10, 0x6C, 0xB1, 0x67, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0xA1, 0xF4, 0x14, 0x6C, 0xB1, 0x67, +0x62, 0xF1, 0x17, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0xA1, 0xF4, 0x1C, 0x6C, 0xB1, 0x67, +0x00, 0xF4, 0x04, 0x6E, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x6B, 0x0B, 0xD7, 0xE0, 0xAE, 0x1F, 0xF7, +0x00, 0x6A, 0xEC, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x08, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xE0, 0xAE, 0xFC, 0xF2, 0x40, 0x9A, 0x49, 0xE7, +0xE0, 0xA2, 0x06, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF2, 0x44, 0x9A, 0x5D, 0xE7, 0xE0, 0xA7, +0xFF, 0x6A, 0xEC, 0xEA, 0x7D, 0xE4, 0x01, 0x4B, +0x04, 0x73, 0x40, 0xC7, 0x02, 0x4E, 0xE2, 0x61, +0x25, 0x67, 0x00, 0x68, 0x0B, 0x93, 0x01, 0x6D, +0xAB, 0xED, 0x09, 0xE3, 0x80, 0xAA, 0x02, 0x48, +0x00, 0x18, 0x42, 0xE7, 0x16, 0x70, 0x40, 0xD9, +0x04, 0x49, 0xF4, 0x61, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xFF, 0x69, 0x9C, 0xF4, +0x78, 0x9B, 0x30, 0xF0, 0x20, 0x68, 0x2C, 0xEC, +0xCE, 0xF4, 0x50, 0x98, 0xAC, 0xE9, 0x24, 0x36, +0x01, 0x6D, 0x04, 0xD4, 0xAB, 0xED, 0x03, 0xF3, +0x00, 0x6C, 0x6D, 0xEE, 0x40, 0xEA, 0x04, 0x92, +0x08, 0x2A, 0xCE, 0xF4, 0x50, 0x98, 0x03, 0xF3, +0x0C, 0x6C, 0x06, 0xF0, 0x00, 0x6D, 0x03, 0x6E, +0x07, 0x10, 0xCE, 0xF4, 0x50, 0x98, 0x03, 0xF3, +0x0C, 0x6C, 0x06, 0xF0, 0x00, 0x6D, 0x01, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0xBC, 0xF4, +0xA4, 0x9B, 0xC3, 0xF3, 0x14, 0x6C, 0x10, 0x6E, +0x40, 0xEA, 0x04, 0x94, 0x24, 0x31, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xE4, 0x30, 0x33, 0xC0, 0xF1, +0x08, 0x4A, 0x30, 0x31, 0x6D, 0xE2, 0x29, 0xE2, +0xE7, 0xF7, 0x0C, 0x4A, 0x04, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF4, 0x38, 0x9A, 0xE7, 0xF6, +0x0C, 0x4B, 0x05, 0xD3, 0x30, 0xF0, 0x20, 0x68, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0xD1, 0x67, +0xC3, 0xF3, 0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x01, 0x6D, 0xE3, 0xF3, 0x1C, 0x6C, 0xAB, 0xED, +0x00, 0x18, 0x42, 0xE7, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF4, 0x7C, 0x9B, 0x05, 0x94, 0x04, 0x49, +0x4C, 0xEB, 0x62, 0x33, 0x62, 0x33, 0x60, 0xCC, +0xE1, 0xF7, 0x1F, 0x6B, 0x4C, 0xEB, 0x04, 0x92, +0x02, 0x4C, 0x05, 0xD4, 0x60, 0xCA, 0x02, 0x4A, +0x04, 0xD2, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0x40, 0x9A, 0x2E, 0xEA, 0xD7, 0x2A, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0xC3, 0xF3, 0x18, 0x6C, +0xAB, 0xED, 0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x03, 0xF3, 0x0C, 0x6C, 0x06, 0xF0, +0x00, 0x6D, 0x00, 0x6E, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x28, 0xF1, 0x4C, 0xA0, 0x69, 0x2A, 0x10, 0xF0, +0x24, 0x6C, 0xDD, 0xF1, 0x00, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x01, 0x6A, 0xA7, 0xF6, 0x46, 0xC0, +0x30, 0xF0, 0x21, 0x6A, 0x50, 0xF3, 0x0E, 0x4A, +0x30, 0xF0, 0x20, 0x6F, 0x30, 0xF0, 0x20, 0x6E, +0x30, 0xF0, 0x20, 0x6C, 0xA8, 0xF0, 0x0C, 0x4F, +0xA8, 0xF2, 0x14, 0x4E, 0xA4, 0x42, 0xC8, 0xF0, +0x04, 0x4C, 0x00, 0x6B, 0x1A, 0x65, 0x00, 0x6A, +0x18, 0x67, 0x40, 0xDF, 0x40, 0xC8, 0x40, 0xDE, +0xD0, 0xF7, 0x05, 0x43, 0x30, 0xF0, 0x20, 0x6A, +0x0C, 0x30, 0xC0, 0xF1, 0x08, 0x4A, 0x09, 0xE2, +0x0A, 0x4A, 0x05, 0xD2, 0x58, 0x67, 0x04, 0xD4, +0x00, 0x69, 0xFA, 0x65, 0x05, 0x90, 0x01, 0x6A, +0x09, 0xD3, 0x40, 0xC0, 0x6C, 0x30, 0x01, 0xE1, +0x18, 0x65, 0x10, 0x32, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x49, 0xE0, 0xE7, 0xF6, +0x0C, 0x4A, 0x08, 0xD2, 0x58, 0x67, 0x50, 0x32, +0x41, 0xE0, 0x08, 0x92, 0xE7, 0xF7, 0x0C, 0x48, +0x06, 0xD0, 0x06, 0x93, 0x00, 0x68, 0x00, 0xCA, +0x00, 0xCB, 0x02, 0x4B, 0x06, 0xD3, 0x04, 0x93, +0x02, 0x4A, 0x6A, 0xEA, 0xF6, 0x61, 0x05, 0x92, +0x01, 0x49, 0x02, 0x71, 0x01, 0x4A, 0x05, 0xD2, +0x04, 0x92, 0x09, 0x93, 0x10, 0x4A, 0x04, 0xD2, +0xD5, 0x61, 0x00, 0xC5, 0x01, 0xC5, 0x02, 0xC5, +0x01, 0x4B, 0x1F, 0x67, 0x02, 0x6A, 0x02, 0x48, +0x7F, 0x4C, 0x6E, 0xEA, 0x04, 0x4F, 0x10, 0x4E, +0x18, 0x65, 0x03, 0x4D, 0x01, 0x4C, 0xB3, 0x2A, +0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0xDC, 0xF4, 0xC4, 0x9B, +0x01, 0x6D, 0x03, 0xF3, 0x10, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, +0x07, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x21, 0x6A, +0x70, 0xF3, 0x40, 0xA2, 0xFF, 0x69, 0x8C, 0xE9, +0x53, 0x22, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0x9C, 0xF4, 0x78, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x24, 0x36, 0x01, 0x6D, 0x6D, 0xEE, +0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, 0xA8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x23, 0xF3, 0x08, 0x6C, +0x80, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0xC3, 0xF3, 0x0C, 0x6C, 0xAB, 0xED, +0x09, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x98, 0xDC, 0xF4, 0xCC, 0x9B, +0x01, 0x6D, 0x23, 0xF3, 0x00, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, +0xD0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0x23, 0xF3, 0x04, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0x14, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0xF8, 0x9A, +0x00, 0x6C, 0x78, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0xA0, 0xE7, 0x00, 0x6C, 0x5C, 0x6D, 0xD0, 0x67, +0x20, 0xF3, 0x00, 0x6F, 0x00, 0x18, 0xA0, 0xE7, +0x10, 0xF0, 0x24, 0x6A, 0x00, 0x6C, 0x8F, 0x6D, +0xD0, 0x67, 0xDC, 0xF4, 0xFC, 0x9A, 0x79, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF4, 0x78, 0x9B, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, +0x24, 0x36, 0x01, 0x6D, 0x03, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x6D, 0xEE, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF0, 0x54, 0xA2, 0x03, 0x22, +0x01, 0x72, 0x28, 0x60, 0x64, 0x10, 0xCE, 0xF4, +0x50, 0x98, 0xC3, 0xF3, 0x0C, 0x6C, 0xFF, 0x6D, +0x12, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF4, 0xA8, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x23, 0xF3, 0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, 0xCC, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, +0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x01, 0x6D, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, +0x23, 0xF3, 0x04, 0x6C, 0xAB, 0xED, 0xFC, 0xF4, +0xC0, 0x9B, 0x26, 0x10, 0xCE, 0xF4, 0x50, 0x98, +0xC3, 0xF3, 0x0C, 0x6C, 0xFF, 0x6D, 0x09, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, +0xA8, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x23, 0xF3, +0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF4, 0xCC, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x98, 0xFC, 0xF4, 0xD0, 0x9B, +0x01, 0x6D, 0x23, 0xF3, 0x04, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0x14, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF4, +0xE4, 0x9A, 0x91, 0x67, 0x56, 0x6D, 0xD0, 0x67, +0x00, 0x18, 0xA0, 0xE7, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF4, 0xE8, 0x9A, 0x91, 0x67, 0x8F, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0xA0, 0xE7, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x40, 0xA2, +0xFF, 0x6E, 0x8C, 0xEE, 0x48, 0x22, 0x10, 0xF0, +0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0x9C, 0xF4, +0x78, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x69, +0x2B, 0xE9, 0xC4, 0x36, 0x6D, 0xEE, 0xB1, 0x67, +0x03, 0xF3, 0x00, 0x6C, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0xB1, 0x67, 0xC3, 0xF3, 0x0C, 0x6C, +0x1B, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF4, 0xD4, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x23, 0xF3, 0x00, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0x34, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF4, 0xF8, 0x9A, +0x00, 0x6C, 0x78, 0x6D, 0xD1, 0x67, 0x00, 0x18, +0xA0, 0xE7, 0x00, 0x6C, 0x5C, 0x6D, 0xD1, 0x67, +0x28, 0xF3, 0x00, 0x6F, 0x00, 0x18, 0xA0, 0xE7, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF4, 0xFC, 0x9A, +0x00, 0x6C, 0x8F, 0x6D, 0xD1, 0x67, 0x00, 0x18, +0xA0, 0xE7, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x23, 0xF3, 0x08, 0x6C, 0xDC, 0xF4, +0xA8, 0x9B, 0x80, 0x6E, 0x5D, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x9C, 0xF4, 0x78, 0x9B, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x69, +0x2B, 0xE9, 0xC4, 0x36, 0x6D, 0xEE, 0x03, 0xF3, +0x00, 0x6C, 0xB1, 0x67, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0xC3, 0xF3, 0x0C, 0x6C, 0xB1, 0x67, +0x09, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x98, 0x1C, 0xF5, 0xC0, 0x9B, +0x23, 0xF3, 0x00, 0x6C, 0xB1, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, 0x54, 0xA2, +0x03, 0x22, 0x01, 0x72, 0x16, 0x60, 0x35, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0x34, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF5, 0xE4, 0x9A, +0x00, 0x6C, 0x56, 0x6D, 0xD1, 0x67, 0x00, 0x18, +0xA0, 0xE7, 0x10, 0xF0, 0x24, 0x6A, 0x00, 0x6C, +0x8F, 0x6D, 0xD1, 0x67, 0x1C, 0xF5, 0xE8, 0x9A, +0x14, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0x34, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF5, +0xEC, 0x9A, 0x00, 0x6C, 0x56, 0x6D, 0xD1, 0x67, +0x00, 0x18, 0xA0, 0xE7, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF5, 0xF0, 0x9A, 0x00, 0x6C, 0x8F, 0x6D, +0xD1, 0x67, 0x00, 0x18, 0xA0, 0xE7, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, 0xDC, 0xF4, +0xA8, 0x9B, 0x23, 0xF3, 0x08, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD0, 0x00, 0x6A, 0x7D, 0x67, 0x4C, 0xCB, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0xD4, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, 0xF0, 0x9A, +0x00, 0x6C, 0xA4, 0x67, 0x00, 0x18, 0xA0, 0xE7, +0x30, 0xF0, 0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF5, 0xB4, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0xE1, 0xF0, 0x18, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0xE1, 0xF0, +0x1C, 0x6C, 0xAB, 0xED, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x07, 0x6D, 0xC5, 0x67, +0x83, 0xF1, 0x0C, 0x6C, 0x40, 0xEA, 0x06, 0x02, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, +0x54, 0x9A, 0xA1, 0xF3, 0x18, 0x6F, 0xA1, 0xF7, +0x00, 0x6C, 0x08, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0xF0, 0x08, 0x6C, +0xFF, 0x6D, 0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, 0x1C, 0xF5, +0xB8, 0x9B, 0x01, 0xF2, 0x04, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF5, +0x7C, 0x9A, 0xFF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, +0xFE, 0x6C, 0x4C, 0xEC, 0x80, 0xC3, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF5, 0x40, 0x9A, +0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0x09, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF5, 0x68, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF5, 0x44, 0x9A, +0x60, 0xDA, 0x09, 0x97, 0x08, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, +0x37, 0x22, 0x30, 0xF0, 0x20, 0x68, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, 0x3C, 0xF5, +0xCC, 0x9B, 0x01, 0x69, 0x2B, 0xE9, 0xB1, 0x67, +0x61, 0xF4, 0x00, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, 0x3C, 0xF5, +0xD0, 0x9B, 0xB1, 0x67, 0x61, 0xF4, 0x00, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x3C, 0xF5, 0xD4, 0x9B, 0xB1, 0x67, +0x41, 0xF4, 0x18, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x3C, 0xF5, 0xD8, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0xB1, 0x67, 0x41, 0xF4, 0x1C, 0x6C, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0x61, 0xF4, +0x0C, 0x6C, 0xB1, 0x67, 0x01, 0xF2, 0x15, 0x6E, +0x40, 0xEA, 0x80, 0x18, 0x89, 0x12, 0x34, 0x10, +0x30, 0xF0, 0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF5, 0xCC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x69, 0x2B, 0xE9, 0x61, 0xF4, 0x00, 0x6C, +0xB1, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF5, 0xDC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x61, 0xF4, 0x00, 0x6C, 0xB1, 0x67, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF5, 0xC0, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x41, 0xF4, 0x18, 0x6C, +0xB1, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x98, 0x5C, 0xF5, 0xC4, 0x9B, +0x41, 0xF4, 0x1C, 0x6C, 0xB1, 0x67, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x61, 0xF4, 0x0C, 0x6C, +0xB1, 0x67, 0x22, 0xF2, 0x0A, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x5C, 0xF4, 0xB8, 0x9B, +0xA1, 0xF1, 0x04, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x68, 0x8C, 0xE8, +0x00, 0x69, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0x14, 0x4A, 0xC0, 0x9A, 0x90, 0x67, 0xEF, 0x6D, +0x00, 0x6F, 0x00, 0x18, 0xA0, 0xE7, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF4, 0x14, 0x4B, 0xC0, 0x9B, +0x90, 0x67, 0x08, 0x6D, 0x00, 0x6F, 0x00, 0x18, +0xA0, 0xE7, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0x14, 0x4A, 0xC0, 0x9A, 0x90, 0x67, 0x08, 0x6D, +0x00, 0x18, 0x8D, 0xE7, 0x07, 0x22, 0x01, 0x49, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xE9, 0x2E, 0xF5, +0x10, 0x71, 0xDB, 0x61, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF4, 0xD4, 0x9A, 0x00, 0x6C, 0x18, 0x6D, +0x00, 0x18, 0x8D, 0xE7, 0x30, 0xF0, 0x20, 0x6B, +0x01, 0xF4, 0x00, 0x6C, 0xC0, 0xF1, 0x08, 0x4B, +0x4C, 0xEC, 0x87, 0xF6, 0x50, 0xDB, 0x82, 0x32, +0x4A, 0x32, 0x02, 0x72, 0x0A, 0x60, 0x03, 0x6C, +0x4E, 0xEC, 0x04, 0x24, 0x01, 0x72, 0x02, 0x6A, +0x05, 0x60, 0x06, 0x10, 0x87, 0xF6, 0x8D, 0xC3, +0x03, 0x10, 0x01, 0x6A, 0x87, 0xF6, 0x4D, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF3, 0x70, 0x9B, +0x87, 0xF6, 0x90, 0x9A, 0x8C, 0xEB, 0x62, 0x33, +0x62, 0x33, 0x87, 0xF6, 0x6C, 0xC2, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, 0x05, 0x67, +0x01, 0x74, 0x4C, 0xE8, 0x5D, 0x60, 0x03, 0x24, +0x04, 0x5C, 0x71, 0x60, 0x6B, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE7, 0xF6, +0x64, 0x9A, 0x30, 0xF0, 0x20, 0x6C, 0xC8, 0xF0, +0x04, 0x4C, 0xE7, 0xF6, 0x68, 0xDA, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x60, 0xF6, +0x66, 0xAA, 0x00, 0x6D, 0x60, 0xF6, 0x68, 0xCA, +0x60, 0xF6, 0x74, 0xA2, 0x60, 0xF6, 0x75, 0xC2, +0x30, 0xF0, 0x20, 0x6B, 0x68, 0xF0, 0x1A, 0x4B, +0x40, 0xA3, 0xB0, 0x36, 0x48, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC9, 0xE2, +0xE7, 0xF6, 0x0C, 0x4A, 0xC0, 0xAA, 0x80, 0xF0, +0xC0, 0xCA, 0x00, 0xF1, 0xC0, 0xAA, 0x80, 0xF1, +0xC0, 0xCA, 0x02, 0x4A, 0x8A, 0xEA, 0xF6, 0x61, +0x01, 0x4D, 0x02, 0x75, 0x01, 0x4B, 0x10, 0x4C, +0xE7, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x78, 0x67, 0x60, 0xF6, 0x74, 0xC2, +0x78, 0x67, 0x60, 0xF6, 0x66, 0xCA, 0x30, 0xF0, +0x20, 0x6B, 0x00, 0x6C, 0xC0, 0xF1, 0x08, 0x4B, +0x60, 0xF6, 0x90, 0xC2, 0x60, 0xF6, 0x91, 0xC2, +0x60, 0xF6, 0x8A, 0xC2, 0x60, 0xF6, 0x8B, 0xC2, +0x60, 0xF6, 0x8C, 0xC2, 0x87, 0xF6, 0x50, 0x9B, +0x01, 0x6D, 0xA7, 0xF6, 0xB2, 0xC3, 0xA7, 0xF6, +0xB3, 0xC3, 0xE7, 0xF6, 0x44, 0xDB, 0x17, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0xD4, 0x9A, +0x00, 0x6C, 0x58, 0x6D, 0x00, 0x18, 0x8D, 0xE7, +0x22, 0xF0, 0x1A, 0x48, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x08, 0x30, 0x0D, 0xE3, +0x41, 0xDB, 0x05, 0x10, 0xFE, 0x4C, 0x4C, 0xEC, +0xB0, 0x67, 0x80, 0x18, 0x38, 0x11, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xE8, 0xF2, 0x56, 0xA2, 0x0C, 0x2A, 0x01, 0x6C, +0x00, 0x6D, 0x80, 0x18, 0x35, 0x13, 0x02, 0x6C, +0x00, 0x6D, 0x80, 0x18, 0x35, 0x13, 0x03, 0x6C, +0x00, 0x6D, 0x80, 0x18, 0x35, 0x13, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x00, 0x68, 0x09, 0xD5, +0x24, 0x67, 0x09, 0x93, 0x00, 0x6C, 0x09, 0xE3, +0xA0, 0xA2, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0xD4, 0x9A, 0x01, 0x48, 0x00, 0x18, 0x8D, 0xE7, +0x05, 0x70, 0x40, 0xD9, 0x04, 0x49, 0xF1, 0x61, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0x0C, 0xD6, 0xFF, 0x68, 0xDC, 0xF4, 0xD4, 0x9A, +0xFF, 0xF7, 0x1F, 0x69, 0x0C, 0x97, 0x8C, 0xE8, +0xAC, 0xE9, 0x90, 0x67, 0xB1, 0x67, 0x00, 0x18, +0xA0, 0xE7, 0x00, 0x6A, 0x04, 0xD2, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF4, 0x14, 0x4B, 0xC0, 0x9B, +0x90, 0x67, 0xB1, 0x67, 0x00, 0x18, 0x8D, 0xE7, +0x0C, 0x93, 0x6E, 0xEA, 0x16, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0x14, 0x4A, 0xC0, 0x9A, 0x0C, 0x97, 0x90, 0x67, +0xB1, 0x67, 0x00, 0x18, 0xA0, 0xE7, 0x04, 0x93, +0x01, 0x4B, 0xE0, 0xF3, 0x08, 0x73, 0x04, 0xD3, +0xDE, 0x61, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xFF, 0x6A, 0x24, 0x67, 0xEF, 0xF4, 0x08, 0x48, +0x4C, 0xED, 0x4C, 0xE9, 0x60, 0xF6, 0x58, 0xA0, +0x04, 0xD5, 0x60, 0x22, 0x06, 0x25, 0x12, 0x6A, +0x40, 0xF6, 0x5D, 0xC0, 0x02, 0x6A, 0x60, 0xF6, +0x40, 0xD8, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0x9C, 0xF4, 0x78, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x24, 0x36, 0x01, 0x6D, 0x6D, 0xEE, +0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, 0xA8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x23, 0xF3, 0x08, 0x6C, +0x80, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6B, +0x50, 0xF3, 0xC5, 0xA3, 0xCE, 0xF4, 0x50, 0x98, +0xC3, 0xF3, 0x0C, 0x6C, 0xFF, 0x6D, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF5, 0xC8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x03, 0xF3, +0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF4, 0xCC, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xFC, 0xF4, 0xD0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x23, 0xF3, 0x04, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0xD8, 0x9A, 0x91, 0x67, 0x78, 0x6D, 0x80, 0x18, +0x8F, 0x13, 0x91, 0x67, 0x5C, 0x6D, 0x20, 0xF3, +0x00, 0x6E, 0x80, 0x18, 0x8F, 0x13, 0x10, 0xF0, +0x24, 0x6A, 0x91, 0x67, 0x8F, 0x6D, 0xDC, 0xF4, +0xDC, 0x9A, 0xB2, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF4, 0x78, 0x9B, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x24, 0x36, 0x01, 0x6D, +0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x6D, 0xEE, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, +0x54, 0xA2, 0x03, 0x22, 0x01, 0x72, 0x4B, 0x60, +0x9D, 0x10, 0x04, 0x92, 0x06, 0x22, 0x12, 0x6A, +0x40, 0xF6, 0x5D, 0xC0, 0x02, 0x6A, 0x60, 0xF6, +0x40, 0xD8, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0xEF, 0xF4, 0x08, 0x4B, 0x40, 0xF6, +0xDD, 0xA3, 0xCE, 0xF4, 0x50, 0x98, 0x04, 0xD3, +0xC3, 0xF3, 0x0C, 0x6C, 0xFF, 0x6D, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, 0xA8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x23, 0xF3, 0x08, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF4, 0xCC, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x23, 0xF3, 0x00, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x04, 0x94, 0x10, 0xF0, 0x24, 0x6A, +0x5B, 0xF6, 0x18, 0x4A, 0x60, 0xF6, 0x60, 0x9C, +0x01, 0x6D, 0x23, 0xF3, 0x04, 0x6C, 0x49, 0xE3, +0xC0, 0xA2, 0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF5, +0x6C, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0xC0, 0x36, +0xC8, 0x36, 0xAB, 0xED, 0x6D, 0xEE, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x91, 0x67, 0x56, 0x6D, +0xFC, 0xF4, 0xC4, 0x9A, 0x49, 0x10, 0x04, 0x92, +0x06, 0x22, 0x1B, 0x6A, 0x40, 0xF6, 0x5D, 0xC0, +0x02, 0x6A, 0x60, 0xF6, 0x40, 0xD8, 0x30, 0xF0, +0x20, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, +0x08, 0x4B, 0x40, 0xF6, 0xDD, 0xA3, 0xCE, 0xF4, +0x50, 0x98, 0x04, 0xD3, 0xC3, 0xF3, 0x0C, 0x6C, +0xFF, 0x6D, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF4, 0xA8, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x23, 0xF3, 0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF4, 0xCC, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, 0x23, 0xF3, +0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x04, 0x94, +0x10, 0xF0, 0x24, 0x6A, 0x7B, 0xF6, 0x00, 0x4A, +0x60, 0xF6, 0x60, 0x9C, 0x01, 0x6D, 0x23, 0xF3, +0x04, 0x6C, 0x49, 0xE3, 0xC0, 0xA2, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF5, 0x6C, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0xC0, 0x36, 0xC8, 0x36, 0xAB, 0xED, +0x6D, 0xEE, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF5, 0xD0, 0x9A, 0x91, 0x67, 0x56, 0x6D, +0x80, 0x18, 0x8F, 0x13, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF4, 0xC8, 0x9A, 0x91, 0x67, 0x8F, 0x6D, +0x80, 0x18, 0x8F, 0x13, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0x34, 0x9A, +0x08, 0xD4, 0x00, 0x6C, 0x05, 0x67, 0xD1, 0x67, +0xE4, 0x67, 0xEF, 0x6D, 0x00, 0x18, 0xA0, 0xE7, +0x00, 0x6C, 0xE4, 0x67, 0xD1, 0x67, 0xEE, 0x6D, +0x00, 0x18, 0xA0, 0xE7, 0xC0, 0x98, 0x11, 0x6A, +0x4B, 0xEA, 0x4C, 0xEE, 0x00, 0x6C, 0xDF, 0x6D, +0x80, 0x18, 0x8F, 0x13, 0xC1, 0x98, 0x11, 0x6A, +0x4B, 0xEA, 0x4C, 0xEE, 0x00, 0x6C, 0xDE, 0x6D, +0x80, 0x18, 0x8F, 0x13, 0x08, 0x92, 0xE2, 0x98, +0xD1, 0x67, 0xA2, 0xA2, 0x00, 0x6C, 0x00, 0x18, +0xA0, 0xE7, 0x08, 0x92, 0xE3, 0x98, 0xD1, 0x67, +0xA3, 0xA2, 0x00, 0x6C, 0x00, 0x18, 0xA0, 0xE7, +0x44, 0x98, 0x02, 0x6F, 0xEB, 0xEF, 0xD1, 0x67, +0x4C, 0xEF, 0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, +0xA0, 0xE7, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x30, 0xF0, 0x20, 0x68, 0x9C, 0xF4, 0xD8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x69, 0x2B, 0xE9, +0x03, 0xF3, 0x00, 0x6C, 0xB1, 0x67, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xA3, 0xF3, 0x18, 0x6C, +0xB1, 0x67, 0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF4, 0x14, 0x9A, 0x00, 0x6C, +0xDF, 0x6D, 0xD0, 0x67, 0x00, 0x18, 0x8D, 0xE7, +0x01, 0xF0, 0x13, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, +0x01, 0xF0, 0x02, 0x6E, 0x00, 0x6C, 0xDF, 0x6D, +0x6D, 0xEE, 0x80, 0x18, 0x8F, 0x13, 0x30, 0xF0, +0x21, 0x6A, 0x70, 0xF3, 0x40, 0xA2, 0x10, 0x22, +0x00, 0x6C, 0xDE, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x8D, 0xE7, 0x10, 0xF0, 0x11, 0x6B, 0x6B, 0xEB, +0x4C, 0xEB, 0x10, 0xF0, 0x00, 0x6E, 0x00, 0x6C, +0xDE, 0x6D, 0x6D, 0xEE, 0x80, 0x18, 0x8F, 0x13, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x40, 0xA2, +0x5C, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, +0x1C, 0x9A, 0x00, 0x6C, 0xEF, 0x6D, 0xD0, 0x67, +0x80, 0x18, 0x8F, 0x13, 0x00, 0x6C, 0x33, 0x6D, +0x24, 0x6E, 0x80, 0x18, 0x8F, 0x13, 0x00, 0x6C, +0x3E, 0x6D, 0x3F, 0x6E, 0x80, 0x18, 0x8F, 0x13, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF5, 0xD4, 0x9A, +0x00, 0x6C, 0x3F, 0x6D, 0x80, 0x18, 0x8F, 0x13, +0x00, 0x6C, 0xEF, 0x6D, 0xC4, 0x67, 0x80, 0x18, +0x8F, 0x13, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, +0x54, 0xA2, 0x01, 0x72, 0x17, 0x61, 0x01, 0x6F, +0x00, 0x6C, 0xEF, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0xA0, 0xE7, 0x00, 0x6C, 0x33, 0x6D, 0x26, 0x6E, +0x80, 0x18, 0x8F, 0x13, 0x00, 0x6C, 0x3E, 0x6D, +0x37, 0x6E, 0x80, 0x18, 0x8F, 0x13, 0x10, 0xF0, +0x24, 0x6A, 0x00, 0x6C, 0x3F, 0x6D, 0x5C, 0xF5, +0xD8, 0x9A, 0x16, 0x10, 0x01, 0x6F, 0x00, 0x6C, +0xEF, 0x6D, 0xD0, 0x67, 0x00, 0x18, 0xA0, 0xE7, +0x00, 0x6C, 0x33, 0x6D, 0x26, 0x6E, 0x80, 0x18, +0x8F, 0x13, 0x00, 0x6C, 0x3E, 0x6D, 0x37, 0x6E, +0x80, 0x18, 0x8F, 0x13, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF5, 0xDC, 0x9A, 0x00, 0x6C, 0x3F, 0x6D, +0x80, 0x18, 0x8F, 0x13, 0x00, 0x6C, 0xEF, 0x6D, +0xD0, 0x67, 0xE4, 0x67, 0x00, 0x18, 0xA0, 0xE7, +0x16, 0x10, 0x00, 0x6C, 0xEE, 0x6D, 0x02, 0xF0, +0x00, 0x6E, 0x80, 0x18, 0x8F, 0x13, 0x00, 0x6C, +0x33, 0x6D, 0x04, 0x6E, 0x80, 0x18, 0x8F, 0x13, +0x00, 0x6C, 0x3F, 0x6D, 0xC3, 0xF6, 0x01, 0x6E, +0x80, 0x18, 0x8F, 0x13, 0x00, 0x6C, 0xEE, 0x6D, +0xC4, 0x67, 0x80, 0x18, 0x8F, 0x13, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x68, 0xFF, 0xF7, 0x1F, 0x69, 0x8C, 0xE8, +0xAC, 0xE9, 0x90, 0x67, 0xB1, 0x67, 0x0C, 0xD6, +0x0D, 0xD7, 0x00, 0x18, 0xA0, 0xE7, 0x00, 0x6A, +0x04, 0xD2, 0x0C, 0x96, 0x90, 0x67, 0xB1, 0x67, +0x00, 0x18, 0x8D, 0xE7, 0x0D, 0x93, 0x6E, 0xEA, +0x12, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, 0x0C, 0x96, +0x0D, 0x97, 0x90, 0x67, 0xB1, 0x67, 0x00, 0x18, +0xA0, 0xE7, 0x04, 0x92, 0x01, 0x4A, 0xE0, 0xF3, +0x08, 0x72, 0x04, 0xD2, 0xE6, 0x61, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x24, 0x67, 0x4C, 0xED, 0x4C, 0xE9, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x40, 0xA2, +0x04, 0xD5, 0x56, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x68, 0x9C, 0xF4, 0x58, 0x9A, +0xCE, 0xF4, 0x70, 0x98, 0x24, 0x36, 0x01, 0x6D, +0x4D, 0xEE, 0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, +0x40, 0xEB, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0xC3, 0xF3, 0x0C, 0x6C, 0xAB, 0xED, 0x1B, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, +0x08, 0x4B, 0xCE, 0xF4, 0x50, 0x98, 0xA0, 0x9B, +0x23, 0xF3, 0x00, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, 0x08, 0x4B, +0xCE, 0xF4, 0x50, 0x98, 0xA0, 0x9B, 0x23, 0xF3, +0x08, 0x6C, 0x80, 0x6E, 0x40, 0xEA, 0x04, 0x93, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0x14, 0x9A, +0x60, 0x32, 0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF5, +0x60, 0x9B, 0x58, 0x32, 0x91, 0x67, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0xFC, 0xF4, 0xF8, 0x9B, +0x78, 0x6D, 0xD0, 0x67, 0x4C, 0xEF, 0x00, 0x18, +0xA0, 0xE7, 0x91, 0x67, 0x5C, 0x6D, 0xD0, 0x67, +0x2A, 0xF3, 0x00, 0x6F, 0x00, 0x18, 0xA0, 0xE7, +0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF4, 0xFC, 0x9A, +0x91, 0x67, 0x8F, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0xA0, 0xE7, 0x00, 0x6C, 0xEE, 0x6D, 0x55, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x68, +0x9C, 0xF4, 0x58, 0x9A, 0xCE, 0xF4, 0x70, 0x98, +0x24, 0x36, 0x01, 0x6D, 0x4D, 0xEE, 0x03, 0xF3, +0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEB, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x6D, 0xC3, 0xF3, 0x0C, 0x6C, +0xAB, 0xED, 0x09, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF4, 0x08, 0x4B, 0xCE, 0xF4, +0x50, 0x98, 0xA0, 0x9B, 0x23, 0xF3, 0x00, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF0, 0x54, 0xA2, 0x03, 0x22, 0x01, 0x72, +0x35, 0x60, 0x69, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF4, 0x08, 0x4B, 0xCE, 0xF4, 0x50, 0x98, +0xA0, 0x9B, 0x23, 0xF3, 0x08, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0x04, 0x93, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF4, 0x14, 0x9A, 0x74, 0x32, 0x10, 0xF0, +0x24, 0x6B, 0x7C, 0xF5, 0x64, 0x9B, 0x00, 0x6C, +0x56, 0x6D, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x7C, 0xF5, 0xE8, 0x9B, 0xD0, 0x67, 0x4C, 0xEF, +0x00, 0x18, 0xA0, 0xE7, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF5, 0xE8, 0x9A, 0x00, 0x6C, 0x8F, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0xA0, 0xE7, 0x00, 0x6C, +0xEF, 0x6D, 0x10, 0x6E, 0x01, 0x6F, 0x80, 0x18, +0xC2, 0x14, 0x00, 0x6C, 0x33, 0x6D, 0x08, 0x6E, +0xE4, 0x67, 0x33, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF4, 0x08, 0x4B, 0xCE, 0xF4, 0x50, 0x98, +0xA0, 0x9B, 0x23, 0xF3, 0x08, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0x04, 0x93, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF4, 0x14, 0x9A, 0x74, 0x32, 0x10, 0xF0, +0x24, 0x6B, 0x7C, 0xF5, 0x64, 0x9B, 0x00, 0x6C, +0x56, 0x6D, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x7C, 0xF5, 0xEC, 0x9B, 0xD0, 0x67, 0x4C, 0xEF, +0x00, 0x18, 0xA0, 0xE7, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF5, 0xE8, 0x9A, 0x00, 0x6C, 0x8F, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0xA0, 0xE7, 0x00, 0x6C, +0xEF, 0x6D, 0x10, 0x6E, 0x01, 0x6F, 0x80, 0x18, +0xC2, 0x14, 0x00, 0x6C, 0x33, 0x6D, 0x08, 0x6E, +0x01, 0x6F, 0x00, 0x18, 0xA0, 0xE7, 0x04, 0x97, +0x91, 0x67, 0x33, 0x6D, 0x07, 0x6E, 0x00, 0x18, +0xA0, 0xE7, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x00, 0x6A, 0x7D, 0x67, +0x4C, 0xCB, 0x2E, 0xF5, 0x10, 0x6A, 0xFF, 0x68, +0x04, 0xD2, 0x06, 0x02, 0x0C, 0xEC, 0x05, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0x08, 0xD4, 0xDC, 0xF4, +0xD4, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x08, 0x94, +0x7C, 0xF5, 0xF0, 0x9A, 0x0C, 0xED, 0x09, 0xD5, +0x08, 0x6D, 0x00, 0x18, 0xBA, 0xE7, 0x0E, 0x22, +0x09, 0x92, 0x00, 0x69, 0x12, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF4, 0xBC, 0x9A, 0x03, 0xF3, +0x08, 0x6C, 0x00, 0x18, 0x42, 0xE7, 0x22, 0x67, +0x0C, 0xE9, 0x07, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0xFD, 0xF1, 0x04, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x01, 0x69, 0x08, 0x94, 0x80, 0x18, 0x01, 0x13, +0x7D, 0x67, 0xAC, 0xAB, 0x10, 0xF0, 0x24, 0x6C, +0xFD, 0xF1, 0x1C, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x51, 0x67, 0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, +0x07, 0x63, 0x00, 0xEF, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0x24, 0x67, +0x4C, 0xED, 0x4C, 0xE9, 0x05, 0xD5, 0x06, 0x2D, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, 0x15, 0xA2, +0x04, 0x48, 0x22, 0x10, 0x05, 0x92, 0x01, 0x72, +0x16, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, +0x55, 0xA2, 0x02, 0x72, 0x08, 0x61, 0x44, 0x41, +0x01, 0x68, 0x04, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF5, 0x54, 0x9A, 0x1A, 0x10, 0x44, 0x41, +0x01, 0x68, 0x04, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF5, 0x58, 0x9A, 0x12, 0x10, 0x05, 0x93, +0x00, 0x68, 0x02, 0x73, 0x0F, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF0, 0x15, 0xA2, 0x09, 0x48, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, 0x58, 0x9A, +0x00, 0x30, 0x64, 0x41, 0x4D, 0xE8, 0x01, 0x6A, +0x44, 0xEB, 0x4D, 0xE8, 0x80, 0x18, 0x82, 0x10, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x50, 0x9C, +0x01, 0x6D, 0xD0, 0x67, 0x03, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x01, 0x6D, 0xC1, 0x40, +0xAB, 0xED, 0x03, 0xF3, 0x00, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x58, 0x9A, +0x02, 0x6C, 0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, +0x91, 0x67, 0x01, 0x6D, 0x80, 0x18, 0x5B, 0x15, +0x04, 0xD2, 0xEF, 0xF4, 0x08, 0x48, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF3, 0x48, 0x9A, 0x60, 0xF6, +0xBC, 0x98, 0x38, 0x6C, 0x40, 0xEA, 0x24, 0x34, +0x30, 0xF0, 0x20, 0x6A, 0x06, 0xD4, 0xCE, 0xF4, +0x70, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, +0xD8, 0x9A, 0x06, 0x92, 0x01, 0x6D, 0x03, 0xF3, +0x00, 0x6C, 0xAB, 0xED, 0x4D, 0xEE, 0x40, 0xEB, +0x05, 0x93, 0x16, 0x2B, 0x04, 0x94, 0x0F, 0x24, +0x06, 0x94, 0x10, 0xF0, 0x24, 0x6A, 0x5B, 0xF6, +0x10, 0x4A, 0x4D, 0xE4, 0x30, 0xF0, 0x20, 0x6C, +0xCE, 0xF4, 0x50, 0x9C, 0x80, 0xAB, 0x01, 0x6D, +0x00, 0x6E, 0x40, 0xEA, 0x7C, 0x10, 0x02, 0x6C, +0xB1, 0x67, 0x80, 0x18, 0x35, 0x13, 0x77, 0x10, +0x05, 0x92, 0x02, 0x72, 0x62, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF4, 0xD4, 0x9A, 0x91, 0x67, +0x00, 0x6D, 0x00, 0x18, 0x8D, 0xE7, 0x56, 0x32, +0xFF, 0x6C, 0x8C, 0xEA, 0x40, 0xF6, 0x9D, 0xA0, +0x30, 0xF3, 0x60, 0x41, 0x64, 0x33, 0x80, 0x34, +0x8D, 0xEA, 0x0D, 0xE3, 0x43, 0xCB, 0x30, 0xF0, +0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF3, 0xD0, 0x9B, 0x01, 0x6D, +0x23, 0xF3, 0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x04, 0x94, 0x10, 0x24, 0x06, 0x94, 0x10, 0xF0, +0x24, 0x6A, 0x5B, 0xF6, 0x10, 0x4A, 0x4D, 0xE4, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x50, 0x9C, +0x80, 0xAB, 0x01, 0xF4, 0x00, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x2F, 0x10, 0x03, 0x6C, 0xB1, 0x67, +0x80, 0x18, 0x35, 0x13, 0x2A, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x5B, 0xF6, 0x10, 0x4A, 0x24, 0x33, +0x4D, 0xE3, 0x01, 0x6D, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x80, 0xAB, 0xC5, 0x67, +0x0D, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x5B, 0xF6, +0x10, 0x4A, 0x24, 0x33, 0x4D, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x80, 0xAB, +0x01, 0x6D, 0x00, 0x6E, 0x40, 0xEA, 0x7D, 0x67, +0x87, 0x43, 0x09, 0x4C, 0x30, 0xF0, 0x20, 0x6A, +0x43, 0xF7, 0x14, 0x49, 0x60, 0xA4, 0x24, 0x31, +0xC0, 0xF1, 0x08, 0x4A, 0x49, 0xE1, 0x6A, 0xC2, +0x0C, 0x10, 0x7D, 0x67, 0x87, 0x43, 0x09, 0x4C, +0x30, 0xF0, 0x20, 0x6A, 0x60, 0xA4, 0x24, 0x31, +0xC0, 0xF1, 0x08, 0x4A, 0x49, 0xE1, 0xA7, 0xF6, +0x73, 0xC2, 0x04, 0x92, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x04, 0x94, +0xC2, 0x24, 0xCF, 0x17, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x69, 0x8C, 0xE9, +0x44, 0x41, 0x01, 0x68, 0x04, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF4, 0x58, 0x9A, 0x4D, 0xE8, +0x80, 0x18, 0x82, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x01, 0x6D, 0xD0, 0x67, +0x03, 0xF3, 0x00, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x01, 0x6D, 0xC1, 0x40, 0xAB, 0xED, 0x03, 0xF3, +0x00, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x58, 0x9A, 0x01, 0x6C, 0x40, 0xEA, +0x91, 0x67, 0x00, 0x6D, 0x80, 0x18, 0x5B, 0x15, +0x02, 0x67, 0x30, 0xF0, 0x21, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x70, 0xF3, 0xA4, 0x9B, 0xEE, 0xF3, +0x48, 0x9A, 0x38, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6C, 0x1D, 0xF2, 0x14, 0x4C, 0x00, 0x6D, +0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x45, 0xE1, 0x00, 0x6C, +0xA7, 0xF6, 0x06, 0xC1, 0xE4, 0x67, 0xEF, 0x6D, +0x10, 0x6E, 0x00, 0x18, 0xA0, 0xE7, 0x50, 0x67, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x4C, 0xED, 0x30, 0xF0, 0x21, 0x6A, 0x50, 0xF3, +0x45, 0xA2, 0x04, 0xD4, 0x06, 0xD5, 0x09, 0x72, +0x00, 0x68, 0x0C, 0x60, 0x12, 0x72, 0x01, 0x68, +0x09, 0x60, 0x1B, 0x72, 0x02, 0x68, 0x06, 0x60, +0x24, 0x68, 0x4E, 0xE8, 0x01, 0x58, 0x18, 0x67, +0x04, 0x6A, 0x03, 0xE2, 0x04, 0x92, 0x30, 0xF0, +0x20, 0x69, 0xCE, 0xF4, 0x70, 0x99, 0x44, 0x36, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF4, 0x58, 0x9A, +0x01, 0x6D, 0x03, 0xF3, 0x00, 0x6C, 0x4D, 0xEE, +0xAB, 0xED, 0x40, 0xEB, 0x30, 0xF0, 0x21, 0x6B, +0x50, 0xF3, 0xC5, 0xA3, 0xCE, 0xF4, 0x50, 0x99, +0x01, 0x6D, 0xC3, 0xF3, 0x0C, 0x6C, 0xAB, 0xED, +0x40, 0xEA, 0x06, 0x93, 0x01, 0x73, 0x09, 0x61, +0x04, 0x92, 0x01, 0x69, 0x04, 0x4A, 0x24, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF5, 0x5C, 0x9A, +0x08, 0x10, 0x04, 0x92, 0x01, 0x69, 0x04, 0x4A, +0x24, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, +0x40, 0x9A, 0x4D, 0xE9, 0x80, 0x18, 0x82, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x01, 0x6D, 0xD1, 0x67, 0x03, 0xF3, 0x00, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x01, 0x6D, 0xC1, 0x41, +0xAB, 0xED, 0x03, 0xF3, 0x00, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x58, 0x9A, +0x02, 0x6C, 0x30, 0xF0, 0x20, 0x69, 0x40, 0xEA, +0x04, 0x94, 0x01, 0x6D, 0xEF, 0xF4, 0x08, 0x49, +0x80, 0x18, 0x5B, 0x15, 0x05, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF3, 0x48, 0x9A, 0x60, 0xF6, +0xBC, 0x99, 0x38, 0x6C, 0x40, 0xEA, 0x06, 0x92, +0x02, 0x72, 0x80, 0xF0, 0x02, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x04, 0x94, 0xDC, 0xF4, 0xD4, 0x9A, +0x00, 0x6D, 0x00, 0x18, 0x8D, 0xE7, 0xE3, 0xF7, +0x00, 0x6B, 0x4C, 0xEB, 0x76, 0x32, 0x1F, 0x6B, +0x6C, 0xEA, 0x02, 0x5A, 0x0D, 0x60, 0x60, 0xF6, +0x60, 0x99, 0x02, 0x23, 0xFF, 0x4B, 0x15, 0x10, +0x03, 0x70, 0x01, 0x48, 0x0A, 0x61, 0x01, 0x6B, +0x60, 0xF6, 0x76, 0xC1, 0x03, 0x68, 0x13, 0x10, +0x0A, 0x5A, 0x00, 0x6C, 0x11, 0x61, 0x04, 0x20, +0xFF, 0x48, 0xFF, 0x6B, 0x6C, 0xE8, 0x0B, 0x10, +0x60, 0xF6, 0x60, 0x99, 0x04, 0x73, 0x04, 0x60, +0x01, 0x4B, 0x60, 0xF6, 0x60, 0xD9, 0x03, 0x10, +0x01, 0x6B, 0x60, 0xF6, 0x76, 0xC1, 0x01, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0x7B, 0xF6, 0x08, 0x4D, +0xB5, 0xE0, 0xA0, 0xA5, 0x30, 0xF0, 0x20, 0x6B, +0xEF, 0xF4, 0x08, 0x4B, 0x03, 0x70, 0x40, 0xF6, +0xBD, 0xC3, 0x0D, 0x61, 0x01, 0x72, 0x0B, 0x61, +0x60, 0xF6, 0x40, 0x9B, 0x08, 0x2A, 0x01, 0x6D, +0x60, 0xF6, 0xB7, 0xC3, 0x60, 0xF6, 0xB6, 0xC3, +0x1B, 0x6D, 0x40, 0xF6, 0xBD, 0xC3, 0x30, 0xF0, +0x20, 0x68, 0xEF, 0xF4, 0x08, 0x48, 0x60, 0xF6, +0x56, 0xA0, 0x01, 0x72, 0x2C, 0x60, 0x2B, 0x24, +0x04, 0x93, 0x30, 0xF0, 0x20, 0x69, 0xCE, 0xF4, +0x50, 0x99, 0x64, 0x36, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF4, 0x78, 0x9B, 0x01, 0x6D, 0x03, 0xF3, +0x00, 0x6C, 0x6D, 0xEE, 0xAB, 0xED, 0x40, 0xEA, +0xCE, 0xF4, 0x30, 0x99, 0x01, 0x6D, 0xAB, 0xED, +0x04, 0xD1, 0x23, 0xF3, 0x04, 0x69, 0x91, 0x67, +0x00, 0x18, 0x42, 0xE7, 0x60, 0xF6, 0xC0, 0x98, +0x07, 0xF4, 0x01, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, +0xC0, 0x36, 0x04, 0x92, 0xC8, 0x36, 0x01, 0x6D, +0x6D, 0xEE, 0x91, 0x67, 0xAB, 0xED, 0x40, 0xEA, +0x01, 0x6B, 0x05, 0xD3, 0x02, 0x10, 0x00, 0x6A, +0x05, 0xD2, 0x05, 0x92, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x04, 0xD2, 0x40, 0xF6, 0x5C, 0xA2, 0x02, 0x68, +0xFF, 0x69, 0x4E, 0xE8, 0x8C, 0xE9, 0x24, 0x20, +0x03, 0x5A, 0x03, 0x60, 0x01, 0x72, 0x07, 0x60, +0x04, 0x10, 0x03, 0x72, 0x37, 0x60, 0x04, 0x72, +0x50, 0x60, 0x01, 0x6A, 0x76, 0x10, 0x91, 0x67, +0x80, 0x18, 0xBF, 0x11, 0x91, 0x67, 0x01, 0x6D, +0x80, 0x18, 0x2D, 0x16, 0x65, 0x22, 0x30, 0xF0, +0x20, 0x6B, 0x30, 0xF3, 0x84, 0x41, 0x84, 0x34, +0xEF, 0xF4, 0x08, 0x4B, 0x71, 0xE4, 0xA8, 0xA4, +0x02, 0x5D, 0x03, 0x60, 0x01, 0x4D, 0xA8, 0xC4, +0xED, 0x17, 0x65, 0xE1, 0x00, 0x6C, 0x50, 0x10, +0x91, 0x67, 0x01, 0x6D, 0x80, 0x18, 0xAD, 0x13, +0x04, 0x93, 0x60, 0xF6, 0x16, 0xC3, 0x91, 0x67, +0x02, 0x6D, 0x80, 0x18, 0x2D, 0x16, 0x48, 0x22, +0x30, 0xF0, 0x20, 0x6B, 0x24, 0x34, 0xEF, 0xF4, +0x08, 0x4B, 0x6D, 0xE4, 0x60, 0xF6, 0x91, 0xA3, +0x0A, 0x5C, 0x3E, 0x60, 0x01, 0x4C, 0x60, 0xF6, +0x91, 0xC3, 0xED, 0x17, 0x91, 0x67, 0x80, 0x18, +0xBF, 0x11, 0x91, 0x67, 0x01, 0x6D, 0x80, 0x18, +0x7D, 0x15, 0x32, 0x22, 0x03, 0x6C, 0x98, 0xE9, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x12, 0xEC, 0x71, 0xE4, 0x60, 0xF6, 0xAB, 0xA4, +0x02, 0x5D, 0x04, 0x60, 0x01, 0x4D, 0x60, 0xF6, +0xAB, 0xC4, 0xEB, 0x17, 0x65, 0xE1, 0x01, 0x6C, +0x1B, 0x10, 0x91, 0x67, 0x00, 0x6D, 0x80, 0x18, +0xAD, 0x13, 0x91, 0x67, 0x02, 0x6D, 0x80, 0x18, +0x7D, 0x15, 0x16, 0x22, 0x03, 0x6C, 0x98, 0xE9, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x12, 0xEC, 0x71, 0xE4, 0x60, 0xF6, 0xAC, 0xA4, +0x02, 0x5D, 0x04, 0x60, 0x01, 0x4D, 0x60, 0xF6, +0xAC, 0xC4, 0xEB, 0x17, 0x65, 0xE1, 0x02, 0x6C, +0x60, 0xF6, 0x94, 0xC1, 0x05, 0x6C, 0x07, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x40, 0xF6, 0x9C, 0xA3, 0x01, 0x4C, 0x40, 0xF6, +0x9C, 0xC3, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0xFF, 0x69, 0x87, 0xF6, +0xB4, 0xA0, 0x8C, 0xE9, 0x10, 0xF0, 0x24, 0x6C, +0x3D, 0xF2, 0x08, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x87, 0xF6, 0x4D, 0xA0, 0x02, 0x72, 0x02, 0x6A, +0x04, 0xD2, 0x02, 0x60, 0x04, 0x6B, 0x04, 0xD3, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF0, 0xBC, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x3D, 0xF2, 0x08, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x87, 0xF6, 0x54, 0xA0, +0x02, 0x72, 0x10, 0x60, 0x03, 0x72, 0x31, 0x60, +0x01, 0x72, 0x00, 0x68, 0x4A, 0x61, 0xB0, 0x67, +0x00, 0x6C, 0x80, 0x18, 0xDA, 0x14, 0x01, 0x48, +0x00, 0x6C, 0x80, 0x18, 0x03, 0x16, 0x08, 0x70, +0xF6, 0x61, 0x19, 0x10, 0x00, 0x6C, 0x80, 0x18, +0x2E, 0x12, 0x00, 0x6C, 0xA4, 0x67, 0x80, 0x18, +0x7D, 0x15, 0x87, 0xF6, 0x75, 0xA0, 0x01, 0x4B, +0x87, 0xF6, 0x75, 0xC0, 0x0C, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x60, 0xF6, +0x6A, 0xA2, 0x03, 0x5B, 0x04, 0x60, 0x01, 0x4B, +0x60, 0xF6, 0x6A, 0xC2, 0x26, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x87, 0xF6, +0x74, 0xA2, 0x01, 0x4B, 0x87, 0xF6, 0x74, 0xC2, +0x1C, 0x10, 0x00, 0x6C, 0x80, 0x18, 0xB0, 0x16, +0x30, 0xF0, 0x20, 0x6B, 0xEF, 0xF4, 0x08, 0x4B, +0x40, 0xF6, 0x5C, 0xA3, 0x05, 0x72, 0xF5, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x87, 0xF6, 0x94, 0xA2, 0x01, 0x4C, 0x87, 0xF6, +0x94, 0xC2, 0x01, 0x6C, 0x40, 0xF6, 0x9C, 0xC3, +0x87, 0xF6, 0x75, 0xA2, 0x01, 0x4B, 0x87, 0xF6, +0x75, 0xC2, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x87, 0xF6, 0x54, 0xA0, 0x04, 0x72, +0x6B, 0x61, 0xA7, 0xF6, 0xA6, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0x3D, 0xF2, 0x1C, 0x4C, 0x80, 0x18, +0x35, 0x19, 0xA7, 0xF6, 0xB2, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0x5D, 0xF2, 0x1C, 0x4C, 0x80, 0x18, +0x35, 0x19, 0xA7, 0xF6, 0xB3, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0x30, 0xF0, 0x20, 0x68, 0xEF, 0xF4, +0x08, 0x48, 0x7D, 0xF2, 0x18, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x60, 0xF6, 0xAA, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0x9D, 0xF2, 0x14, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x60, 0xF6, 0xAB, 0xA0, 0x60, 0xF6, +0xCC, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0xBD, 0xF2, +0x14, 0x4C, 0x80, 0x18, 0x35, 0x19, 0x60, 0xF6, +0xB1, 0xA0, 0x60, 0xF6, 0xD2, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0xFD, 0xF2, 0x08, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x30, 0xF0, 0x20, 0x68, 0x10, 0xF0, +0x24, 0x6B, 0x9C, 0xF5, 0xC4, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0x69, 0x2B, 0xE9, 0xB1, 0x67, +0x03, 0xF3, 0x00, 0x6C, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0xB1, 0x67, 0x23, 0xF3, 0x0C, 0x6C, +0x07, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0xC3, 0xF3, 0x0C, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF3, +0x10, 0x4B, 0xCE, 0xF4, 0x50, 0x98, 0xC0, 0x9B, +0xB1, 0x67, 0x23, 0xF3, 0x18, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF3, 0x10, 0x4B, +0xCE, 0xF4, 0x50, 0x98, 0xC0, 0x9B, 0x23, 0xF3, +0x1C, 0x6C, 0xB1, 0x67, 0x40, 0xEA, 0x09, 0x10, +0x01, 0x71, 0x3F, 0xF7, 0x13, 0x61, 0x87, 0xF6, +0x55, 0xA0, 0x04, 0x93, 0x6E, 0xEA, 0x3F, 0xF7, +0x0D, 0x2A, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x30, 0xF0, 0x20, 0x68, 0x9C, 0xF4, 0xD8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0xFF, 0x69, 0x01, 0x6D, +0xAB, 0xED, 0x8C, 0xE9, 0x03, 0xF3, 0x00, 0x6C, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0xA3, 0xF3, 0x18, 0x6C, 0xAB, 0xED, 0x00, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, +0x40, 0xA2, 0x11, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF4, 0x14, 0x9A, 0x00, 0x6C, 0x01, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0x8D, 0xE7, 0x2E, 0x6B, +0x6B, 0xEB, 0x4C, 0xEB, 0x00, 0x6C, 0x01, 0x6D, +0xD0, 0x67, 0x25, 0x6F, 0x10, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF4, 0x14, 0x9A, 0x00, 0x6C, +0x01, 0x6D, 0xD0, 0x67, 0x00, 0x18, 0x8D, 0xE7, +0x2E, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, 0x00, 0x6C, +0x01, 0x6D, 0xD0, 0x67, 0x05, 0x6F, 0x6D, 0xEF, +0x00, 0x18, 0xA0, 0xE7, 0x91, 0x67, 0x80, 0x18, +0xFB, 0x16, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xF2, 0x63, 0x1B, 0x62, +0x1A, 0xD1, 0x19, 0xD0, 0x88, 0xA4, 0x02, 0x6A, +0x30, 0xF0, 0x20, 0x68, 0x8C, 0xEA, 0x46, 0x32, +0x16, 0xD4, 0x17, 0xD2, 0x80, 0x18, 0x7C, 0x11, +0x80, 0x18, 0x1A, 0x13, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0xB0, 0x9A, 0xA1, 0xF4, 0x18, 0x6C, +0xEF, 0xF4, 0x08, 0x48, 0x00, 0x18, 0x42, 0xE7, +0x60, 0xF6, 0x58, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF3, 0x5C, 0x9A, 0x38, 0x6C, 0x01, 0x69, +0x40, 0xEA, 0x16, 0x94, 0x00, 0x6D, 0x60, 0xF6, +0x5C, 0xD8, 0x2C, 0xEC, 0x00, 0x18, 0xC0, 0xD5, +0x16, 0xD2, 0x72, 0x2A, 0x10, 0xF0, 0x24, 0x6C, +0x1D, 0xF3, 0x1C, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x28, 0xF1, 0x6C, 0xA2, 0x9D, 0x67, 0x87, 0xF6, +0x34, 0xC2, 0x01, 0x4B, 0x28, 0xF1, 0x6C, 0xC2, +0x67, 0x44, 0x51, 0x4B, 0x80, 0xA3, 0x28, 0xF1, +0x2E, 0xC2, 0x40, 0xF6, 0x3C, 0xC0, 0x87, 0xF6, +0x95, 0xC2, 0x00, 0x6C, 0xA4, 0x67, 0x80, 0x18, +0x35, 0x13, 0x30, 0xF0, 0x20, 0x6E, 0x30, 0xF0, +0x20, 0x6F, 0x04, 0x04, 0x0A, 0x05, 0x6F, 0xF0, +0x0C, 0x4E, 0x6F, 0xF0, 0x14, 0x4F, 0x80, 0x18, +0x1C, 0x11, 0x30, 0xF0, 0x20, 0x6D, 0x05, 0x04, +0x8F, 0xF0, 0x0C, 0x4D, 0x80, 0x18, 0x81, 0x13, +0x80, 0x18, 0xC8, 0x10, 0x01, 0x6C, 0x80, 0x18, +0xBF, 0x12, 0x00, 0x6C, 0x80, 0x18, 0xF8, 0x10, +0x80, 0x18, 0x8E, 0x10, 0x80, 0x18, 0x63, 0x14, +0x17, 0x94, 0x80, 0x18, 0x79, 0x17, 0x00, 0x6C, +0x80, 0x18, 0xBF, 0x12, 0x30, 0xF0, 0x20, 0x6E, +0x30, 0xF0, 0x20, 0x6F, 0x04, 0x04, 0x0A, 0x05, +0x6F, 0xF0, 0x0C, 0x4E, 0x6F, 0xF0, 0x14, 0x4F, +0x80, 0x18, 0xAA, 0x10, 0x30, 0xF0, 0x20, 0x6C, +0x8F, 0xF0, 0x0C, 0x4C, 0x05, 0x05, 0x80, 0x18, +0x42, 0x14, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x87, 0xF6, 0x74, 0xA2, 0x04, 0x73, +0x0A, 0x60, 0x00, 0x6B, 0x87, 0xF6, 0x75, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x58, 0x9A, +0x32, 0x6C, 0x40, 0xEA, 0xC9, 0x17, 0x17, 0x92, +0x04, 0x22, 0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, +0x4F, 0xD5, 0x00, 0x6C, 0x00, 0x18, 0x1A, 0xD5, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0xD4, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0xE8, 0x9A, +0x00, 0x6C, 0x08, 0x6D, 0x00, 0x18, 0xA0, 0xE7, +0x1B, 0x97, 0x1A, 0x91, 0x19, 0x90, 0x00, 0x6A, +0x0E, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x6A, 0x10, 0xF0, 0x24, 0x6B, 0x9C, 0xF5, +0x6C, 0x9B, 0x54, 0x34, 0x01, 0x4A, 0x71, 0xE4, +0xA0, 0xA4, 0xF8, 0x6B, 0xAC, 0xEB, 0x60, 0xC4, +0xFF, 0x6B, 0x6C, 0xEA, 0x80, 0x72, 0xF1, 0x61, +0x80, 0x18, 0xCC, 0x0F, 0x80, 0x18, 0xD2, 0x0F, +0x80, 0x18, 0xC0, 0x24, 0x80, 0x18, 0xD5, 0x1B, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0xD1, 0x08, 0xD0, 0x0A, 0xD4, +0x44, 0x67, 0x82, 0x10, 0x25, 0x73, 0x04, 0x60, +0x60, 0xA5, 0x60, 0xC2, 0x01, 0x4A, 0x7B, 0x10, +0x61, 0x85, 0x62, 0x73, 0x7D, 0x67, 0x20, 0x61, +0x62, 0x85, 0x78, 0x73, 0x03, 0x60, 0x58, 0x73, +0x7D, 0x67, 0x1A, 0x61, 0x82, 0x85, 0x60, 0xA6, +0x78, 0x6F, 0xEE, 0xEC, 0x10, 0xF0, 0x24, 0x6F, +0x72, 0x30, 0x3D, 0xF3, 0x10, 0x4F, 0xE1, 0xE0, +0x00, 0xA0, 0x01, 0x5C, 0x98, 0x67, 0x94, 0x34, +0x8D, 0xE8, 0x3D, 0x67, 0x00, 0xC1, 0x0F, 0x68, +0x6C, 0xE8, 0xFD, 0xE0, 0x60, 0xA7, 0x02, 0x4D, +0x8D, 0xEB, 0x61, 0xC1, 0x00, 0xF0, 0x02, 0x03, +0x81, 0x85, 0x77, 0x74, 0x26, 0x61, 0x82, 0x85, +0x78, 0x74, 0x02, 0x60, 0x58, 0x74, 0x21, 0x61, +0x80, 0xAE, 0x06, 0xD3, 0x07, 0xD4, 0x82, 0x85, +0x78, 0x74, 0xF8, 0x67, 0x01, 0x5F, 0x18, 0x67, +0x14, 0x30, 0x18, 0x65, 0x0C, 0x6C, 0x07, 0x97, +0x0F, 0x68, 0x10, 0xF0, 0x24, 0x69, 0xE7, 0xEC, +0x0C, 0xEF, 0x3D, 0xF3, 0x10, 0x49, 0x3D, 0xE7, +0xE0, 0xA7, 0x06, 0x90, 0x38, 0x67, 0x2D, 0xEF, +0xFC, 0x4C, 0xE0, 0xC0, 0x01, 0x48, 0xE4, 0x44, +0x06, 0xD0, 0xED, 0x2F, 0x04, 0x4B, 0x02, 0x4D, +0x25, 0x10, 0x81, 0x85, 0x78, 0x74, 0x02, 0x60, +0x58, 0x74, 0x20, 0x61, 0x81, 0x85, 0x20, 0x9E, +0x06, 0xD3, 0x78, 0x74, 0x98, 0x67, 0x01, 0x5C, +0xF8, 0x67, 0xF4, 0x37, 0x07, 0xD1, 0x1F, 0x65, +0x1C, 0x6C, 0x07, 0x97, 0x0F, 0x68, 0x10, 0xF0, +0x24, 0x69, 0xE6, 0xEC, 0x0C, 0xEF, 0x3D, 0xF3, +0x10, 0x49, 0x3D, 0xE7, 0xE0, 0xA7, 0x06, 0x91, +0x18, 0x67, 0x0D, 0xEF, 0xFC, 0x4C, 0xE0, 0xC1, +0x01, 0x49, 0xE4, 0x44, 0x06, 0xD1, 0xED, 0x2F, +0x08, 0x4B, 0x01, 0x4D, 0x9D, 0x67, 0x04, 0x10, +0xE0, 0xA4, 0x01, 0x4C, 0xE0, 0xC2, 0x01, 0x4A, +0x63, 0xEC, 0xFA, 0x61, 0x04, 0x4E, 0x01, 0x4D, +0x60, 0x85, 0x7F, 0xF7, 0x1B, 0x2B, 0x0A, 0x94, +0x01, 0x24, 0x60, 0xC2, 0x0A, 0x97, 0x09, 0x91, +0x08, 0x90, 0xEB, 0xE2, 0x05, 0x63, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0x01, 0x6B, 0xEF, 0xF4, +0x08, 0x4A, 0x6B, 0xEB, 0x40, 0xF6, 0x74, 0xC2, +0x40, 0xF6, 0x75, 0xC2, 0x40, 0xF6, 0x76, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD0, 0x60, 0xA4, 0x41, 0xA4, 0x82, 0xA4, +0x00, 0xF0, 0x12, 0x06, 0x00, 0xF0, 0x1E, 0x07, +0x00, 0x6D, 0xA0, 0xC6, 0x01, 0x4E, 0xA6, 0x67, +0xEE, 0xED, 0xFA, 0x2D, 0x01, 0x6E, 0xE4, 0x67, +0xCC, 0xEF, 0x1D, 0x27, 0x81, 0x5B, 0x1B, 0x61, +0x81, 0x5A, 0x19, 0x61, 0x5D, 0x67, 0xD2, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x87, 0xF1, 0x68, 0x9A, 0x9D, 0x67, 0xDD, 0x67, +0x73, 0xC4, 0x62, 0x34, 0x00, 0xF6, 0x62, 0x33, +0x76, 0xC6, 0x0D, 0x6B, 0x94, 0xC6, 0x70, 0xC6, +0x82, 0x34, 0x05, 0x6B, 0x95, 0xC6, 0x6F, 0xCE, +0x87, 0xF1, 0xA8, 0xDA, 0xA0, 0x10, 0x02, 0x6E, +0xA4, 0x67, 0xCC, 0xED, 0x44, 0x25, 0xFD, 0x67, +0x81, 0x5B, 0xD2, 0xC7, 0x18, 0x60, 0x43, 0xF5, +0xA4, 0x43, 0x30, 0xF0, 0x20, 0x6C, 0xC3, 0xF4, +0x04, 0x4B, 0xC0, 0xF1, 0x08, 0x4C, 0x64, 0x33, +0xA4, 0x35, 0x95, 0xE5, 0x91, 0xE3, 0x62, 0xAC, +0xC2, 0xAD, 0x75, 0xC7, 0x62, 0x33, 0xD3, 0xC7, +0x76, 0xC7, 0xC2, 0x36, 0x00, 0x6B, 0x62, 0xCD, +0xD4, 0xC7, 0x62, 0xCC, 0x04, 0x10, 0x16, 0x6B, +0x6B, 0xEB, 0x1D, 0x67, 0x73, 0xC0, 0x81, 0x5A, +0x19, 0x60, 0x43, 0xF5, 0x84, 0x42, 0x30, 0xF0, +0x20, 0x6B, 0xC3, 0xF4, 0x04, 0x4A, 0xC0, 0xF1, +0x08, 0x4B, 0x44, 0x32, 0x84, 0x34, 0x71, 0xE4, +0x6D, 0xE2, 0x42, 0xAB, 0xA2, 0xAC, 0xDD, 0x67, +0x59, 0xC6, 0x42, 0x32, 0xB7, 0xC6, 0x5A, 0xC6, +0xA2, 0x35, 0x00, 0x6A, 0x42, 0xCC, 0xB8, 0xC6, +0x42, 0xCB, 0x04, 0x10, 0x16, 0x6A, 0x4B, 0xEA, +0xFD, 0x67, 0x57, 0xC7, 0x0D, 0x6A, 0x1D, 0x67, +0x50, 0xC0, 0x09, 0x6A, 0x52, 0x10, 0x53, 0x2C, +0x81, 0x5B, 0x22, 0x60, 0xBD, 0x67, 0x72, 0xC5, +0xC3, 0xF3, 0xC4, 0x43, 0x30, 0xF0, 0x20, 0x6D, +0xC0, 0xF1, 0x08, 0x4D, 0xC4, 0x36, 0xB9, 0xE6, +0xE0, 0xAE, 0x1D, 0x67, 0xF3, 0xC0, 0xE2, 0x37, +0xF4, 0xC0, 0x43, 0xF4, 0xE4, 0x43, 0xE4, 0x37, +0xB5, 0xE7, 0xE0, 0xAD, 0x74, 0x33, 0xF5, 0xC0, +0xE2, 0x37, 0xF6, 0xC0, 0x10, 0xF0, 0x24, 0x6F, +0x9C, 0xF5, 0xF0, 0x9F, 0xED, 0xE3, 0x60, 0xA3, +0x80, 0xCE, 0x80, 0xCD, 0x77, 0xC0, 0x02, 0x10, +0x9D, 0x67, 0x72, 0xC4, 0x81, 0x5A, 0x23, 0x60, +0xC3, 0xF3, 0x84, 0x42, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x84, 0x34, 0x71, 0xE4, +0xBD, 0x67, 0x58, 0xC5, 0xA0, 0xAC, 0xDD, 0x67, +0xB9, 0xC6, 0xA2, 0x35, 0xBA, 0xC6, 0x43, 0xF4, +0xA4, 0x42, 0xA4, 0x35, 0x6D, 0xE5, 0xA0, 0xAB, +0x54, 0x32, 0xBB, 0xC6, 0xA2, 0x35, 0xBC, 0xC6, +0x10, 0xF0, 0x24, 0x6D, 0x9C, 0xF5, 0xB0, 0x9D, +0xA9, 0xE2, 0x40, 0xA2, 0x5D, 0xC6, 0x00, 0x6A, +0x40, 0xCC, 0x40, 0xCB, 0x02, 0x10, 0xFD, 0x67, +0x58, 0xC7, 0x04, 0x6A, 0x1D, 0x67, 0x50, 0xC0, +0x0C, 0x6A, 0x4F, 0xC8, 0x04, 0x10, 0x7D, 0x67, +0x04, 0x6A, 0x50, 0xC3, 0xAF, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x09, 0x97, 0x08, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC5, 0xF6, 0x71, 0xC2, 0x61, 0xA4, +0x65, 0xF4, 0x6A, 0xC2, 0x62, 0xA4, 0xC5, 0xF6, +0x70, 0xC2, 0xA3, 0xA4, 0x0F, 0x6B, 0xAC, 0xEB, +0xC5, 0xF6, 0x74, 0xC2, 0x63, 0xA4, 0x72, 0x33, +0xC5, 0xF6, 0x75, 0xC2, 0x80, 0x18, 0x4A, 0x2A, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x68, 0xA4, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC5, 0xF6, +0x71, 0xC2, 0x69, 0xA4, 0x65, 0xF4, 0x6A, 0xC2, +0x6A, 0xA4, 0xC5, 0xF6, 0x70, 0xC2, 0xAB, 0xA4, +0x0F, 0x6B, 0xAC, 0xEB, 0xC5, 0xF6, 0x74, 0xC2, +0x6B, 0xA4, 0x72, 0x33, 0xC5, 0xF6, 0x75, 0xC2, +0x80, 0x18, 0x4A, 0x2A, 0x05, 0x97, 0x00, 0x6A, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x0E, 0x72, 0x03, 0x60, +0x11, 0x72, 0x05, 0x60, 0x08, 0x10, 0x85, 0x67, +0x80, 0x18, 0x9F, 0x17, 0x10, 0x10, 0x85, 0x67, +0x80, 0x18, 0xD4, 0x18, 0x0C, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x6C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x5C, 0xF3, 0x94, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0xFF, 0x6A, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xF8, 0x63, 0x0F, 0x62, +0x0E, 0xD1, 0x0D, 0xD0, 0x00, 0x6A, 0x10, 0xD4, +0x01, 0x68, 0x62, 0x67, 0xA0, 0xA4, 0x0E, 0x25, +0xFF, 0x6D, 0x01, 0x4B, 0xAC, 0xEB, 0x01, 0x4A, +0x0B, 0x73, 0xAC, 0xEA, 0x03, 0x61, 0x01, 0x48, +0xAC, 0xE8, 0x00, 0x6B, 0x37, 0x72, 0x01, 0x4C, +0xF1, 0x61, 0x37, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xE5, 0xF2, 0x97, 0xA3, +0x0F, 0x5C, 0x01, 0x4C, 0x01, 0x61, 0x00, 0x6C, +0xE5, 0xF2, 0x97, 0xC3, 0x30, 0xF0, 0x20, 0x6B, +0xA5, 0xF4, 0x7F, 0xA3, 0x0B, 0x6D, 0x2F, 0x40, +0x70, 0x33, 0x0A, 0xD3, 0x0A, 0x94, 0xFF, 0x6B, +0x6C, 0xE9, 0x6C, 0xEC, 0x0A, 0xD4, 0x01, 0x6C, +0x13, 0xE4, 0xB8, 0xEC, 0x12, 0xEC, 0x91, 0xE2, +0x6C, 0xEC, 0x09, 0xD4, 0x00, 0x6A, 0x01, 0x4C, +0x0B, 0xD4, 0x08, 0xD2, 0x3C, 0x10, 0x08, 0x94, +0x0B, 0x6B, 0x0A, 0x95, 0x78, 0xEC, 0x9D, 0x67, +0x12, 0xEB, 0x4C, 0xEB, 0x0F, 0x6A, 0x2C, 0xEA, +0xAD, 0xEA, 0x08, 0x95, 0x52, 0xC4, 0x4F, 0x40, +0xAE, 0xEA, 0x07, 0x22, 0x10, 0x92, 0x00, 0xF0, +0x1E, 0x04, 0x6D, 0xE2, 0x00, 0xF0, 0x13, 0x02, +0x0F, 0x10, 0x10, 0x94, 0x09, 0x95, 0x00, 0xF0, +0x13, 0x02, 0x6D, 0xE4, 0xB1, 0xE2, 0x04, 0x10, +0xA0, 0xA3, 0x01, 0x4B, 0xA0, 0xC2, 0x01, 0x4A, +0x8A, 0xEA, 0xFA, 0x61, 0x0B, 0x92, 0x07, 0x10, +0xA0, 0xA3, 0x01, 0x4B, 0xA0, 0xC2, 0x01, 0x4A, +0x8A, 0xEA, 0xFA, 0x61, 0x0C, 0x6A, 0x9D, 0x67, +0x00, 0x6B, 0x4F, 0xCC, 0x70, 0xC4, 0x05, 0x95, +0x04, 0x94, 0x06, 0x96, 0x07, 0x97, 0xFF, 0x49, +0x80, 0x18, 0x47, 0x10, 0x08, 0x95, 0xFF, 0x6A, +0x4C, 0xE9, 0x01, 0x4D, 0x08, 0xD5, 0x08, 0x93, +0xFF, 0x6A, 0x4C, 0xEB, 0x03, 0xEB, 0xBF, 0x61, +0x0F, 0x97, 0x0E, 0x91, 0x0D, 0x90, 0x08, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0xC5, 0xF4, +0x40, 0xAA, 0x07, 0xD5, 0x08, 0xD6, 0x01, 0x72, +0x09, 0xD7, 0x06, 0xD4, 0x0C, 0x61, 0x30, 0xF0, +0x21, 0x68, 0x06, 0x95, 0xB0, 0xF3, 0x10, 0x48, +0x90, 0x67, 0x07, 0x06, 0x80, 0x18, 0x06, 0x18, +0x90, 0x67, 0x80, 0x18, 0xF3, 0x18, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x60, 0xA4, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE5, 0xF2, +0x73, 0xC2, 0xA1, 0xA4, 0x03, 0x73, 0xE5, 0xF2, +0xB4, 0xC2, 0x1C, 0x61, 0x62, 0xA4, 0xE5, 0xF2, +0x70, 0xC2, 0x63, 0xA4, 0xE5, 0xF2, 0x71, 0xC2, +0x64, 0xA4, 0x65, 0xF4, 0x80, 0x9A, 0xE5, 0xF2, +0x72, 0xC2, 0x04, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, +0x29, 0x23, 0xE5, 0xF2, 0xB0, 0xA2, 0xE5, 0xF2, +0xD1, 0xA2, 0xE5, 0xF2, 0xF2, 0xA2, 0x10, 0xF0, +0x24, 0x6C, 0x5D, 0xF3, 0x04, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x1C, 0x10, 0x02, 0x73, 0x1A, 0x61, +0x62, 0xA4, 0xE5, 0xF2, 0x70, 0xC2, 0x63, 0xA4, +0x65, 0xF4, 0x80, 0x9A, 0xE5, 0xF2, 0x71, 0xC2, +0x01, 0x6B, 0x6B, 0xEB, 0xE5, 0xF2, 0x72, 0xC2, +0x04, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, 0x0A, 0x23, +0xE5, 0xF2, 0xB0, 0xA2, 0xE5, 0xF2, 0xD1, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x7D, 0xF3, 0x14, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, 0x20, 0x6A, +0x05, 0x97, 0xC0, 0xF1, 0x08, 0x4A, 0x01, 0x6B, +0xE5, 0xF2, 0x76, 0xC2, 0x00, 0x6B, 0xE5, 0xF2, +0x75, 0xC2, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF3, 0x63, 0x19, 0x62, 0x18, 0xD1, 0x17, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x14, 0xD2, 0x40, 0xF0, +0x06, 0x03, 0x20, 0xF0, 0x1A, 0x02, 0x00, 0x6C, +0x80, 0xC2, 0x01, 0x4A, 0x6A, 0xEA, 0xFB, 0x61, +0x30, 0xF0, 0x21, 0x6B, 0x30, 0xF3, 0x1C, 0x4B, +0x00, 0x68, 0x12, 0xD3, 0x13, 0xD0, 0x65, 0x10, +0x12, 0x93, 0x20, 0xA3, 0xFF, 0x71, 0x0A, 0x61, +0x7D, 0x67, 0x09, 0xE3, 0x01, 0x6B, 0x6B, 0xEB, +0x20, 0xF0, 0x7A, 0xC2, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x5B, 0x10, 0x52, 0x6A, 0x58, 0xE9, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0x04, 0x11, 0xE4, +0x60, 0xF2, 0x08, 0x4B, 0x22, 0xC4, 0x03, 0x6D, +0x04, 0x48, 0x12, 0xEA, 0x49, 0xE3, 0x76, 0xAA, +0x63, 0xC4, 0x63, 0xA2, 0x64, 0xC4, 0x20, 0xF0, +0x65, 0xA2, 0x6A, 0x33, 0xAC, 0xEB, 0x30, 0xF0, +0x20, 0x6D, 0x25, 0xF6, 0xA8, 0x9D, 0x65, 0xC4, +0xFF, 0x6C, 0x8C, 0xE8, 0x07, 0xF7, 0x01, 0x4C, +0xAC, 0xEC, 0x0A, 0x24, 0xD6, 0xAA, 0xE3, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x9D, 0xF3, 0x18, 0x4C, +0xB1, 0x67, 0x04, 0xD3, 0x80, 0x18, 0x35, 0x19, +0x14, 0x93, 0x02, 0x6A, 0x4E, 0xEB, 0x21, 0x2B, +0x30, 0xF0, 0x20, 0x6A, 0x2C, 0x34, 0x2F, 0xF7, +0x1C, 0x4A, 0x89, 0xE2, 0xA3, 0xAA, 0x0E, 0x04, +0x11, 0xE4, 0xA2, 0xC4, 0xA3, 0xAA, 0x02, 0x48, +0xA2, 0x35, 0xA3, 0xC4, 0x63, 0xCA, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0xFF, 0x6A, +0x4C, 0xE8, 0x07, 0xF7, 0x01, 0x4A, 0x6C, 0xEA, +0x08, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0xBD, 0xF3, +0x1C, 0x4C, 0xB1, 0x67, 0x00, 0x6E, 0x80, 0x18, +0x35, 0x19, 0x13, 0x93, 0xFF, 0x6A, 0x01, 0x4B, +0x4C, 0xEB, 0x12, 0x92, 0x13, 0xD3, 0x01, 0x4A, +0x12, 0xD2, 0x13, 0x93, 0x14, 0x92, 0x43, 0xEB, +0x97, 0x61, 0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, +0x68, 0x9B, 0x08, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x28, 0x22, 0x7D, 0x67, 0x20, 0xF0, 0x5D, 0xA3, +0x20, 0xF0, 0xBA, 0xA3, 0x20, 0xF0, 0xDB, 0xA3, +0x20, 0xF0, 0xFC, 0xA3, 0x04, 0xD2, 0x20, 0xF0, +0x5E, 0xA3, 0x10, 0xF0, 0x24, 0x6C, 0xDD, 0xF3, +0x14, 0x4C, 0x05, 0xD2, 0x20, 0xF0, 0x5F, 0xA3, +0x06, 0xD2, 0x40, 0xF0, 0x40, 0xA3, 0x07, 0xD2, +0x40, 0xF0, 0x41, 0xA3, 0x08, 0xD2, 0x40, 0xF0, +0x42, 0xA3, 0x09, 0xD2, 0x40, 0xF0, 0x43, 0xA3, +0x0A, 0xD2, 0x40, 0xF0, 0x44, 0xA3, 0x0B, 0xD2, +0x40, 0xF0, 0x45, 0xA3, 0x0C, 0xD2, 0x80, 0x18, +0x35, 0x19, 0x7D, 0x67, 0x2C, 0x6A, 0x40, 0xF0, +0x06, 0xCB, 0x20, 0xF0, 0x58, 0xC3, 0x11, 0x97, +0x0E, 0x94, 0x0F, 0x95, 0x10, 0x96, 0x80, 0x18, +0x47, 0x10, 0x19, 0x97, 0x18, 0x91, 0x17, 0x90, +0x0D, 0x63, 0x00, 0xEF, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x43, 0xA4, 0x62, 0xA4, +0xC0, 0xA4, 0x40, 0x32, 0x40, 0x32, 0x60, 0x33, +0x4D, 0xE3, 0x41, 0xA4, 0x0F, 0x6D, 0xCC, 0xED, +0x4D, 0xE3, 0x44, 0xA4, 0xD2, 0x36, 0x01, 0x5E, +0x00, 0xF6, 0x40, 0x32, 0x49, 0xE3, 0x08, 0xD2, +0xB4, 0x32, 0x06, 0xD2, 0x06, 0x93, 0xFF, 0x6A, +0x4C, 0xEB, 0x06, 0xD3, 0x03, 0x6A, 0x78, 0x67, +0x6F, 0xE2, 0x07, 0xD3, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0xE7, 0xF7, 0x1D, 0x4A, +0x6C, 0xEA, 0x07, 0x22, 0x08, 0x97, 0x10, 0xF0, +0x24, 0x6C, 0x1D, 0xF4, 0x10, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x80, 0x18, 0x50, 0x18, 0x00, 0x68, +0x06, 0x91, 0x4A, 0x10, 0x08, 0x93, 0x01, 0x6A, +0x44, 0xE9, 0x6C, 0xEA, 0x1A, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x30, 0xF0, +0x20, 0x6B, 0x49, 0xE0, 0x25, 0xF6, 0x68, 0x9B, +0x40, 0xF6, 0x34, 0xC2, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x07, 0xF7, 0x01, 0x4A, 0x6C, 0xEA, +0x08, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x3D, 0xF4, +0x18, 0x4C, 0xB0, 0x67, 0xD1, 0x67, 0x80, 0x18, +0x35, 0x19, 0x07, 0x92, 0x4A, 0xE8, 0x04, 0x60, +0x06, 0x92, 0x1F, 0x4A, 0x2E, 0xEA, 0x21, 0x2A, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x08, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x12, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x40, 0xF6, 0xD4, 0xA2, 0x40, 0xF6, 0xF5, 0xA2, +0x40, 0xF6, 0x56, 0xA2, 0x10, 0xF0, 0x24, 0x6C, +0x5D, 0xF4, 0x18, 0x4C, 0xB0, 0x67, 0x04, 0xD2, +0x80, 0x18, 0x35, 0x19, 0x0D, 0x20, 0x07, 0x94, +0x00, 0x68, 0x80, 0x18, 0x6E, 0x19, 0x80, 0x18, +0x50, 0x18, 0x01, 0x49, 0xFF, 0x6A, 0x4C, 0xE9, +0x06, 0x92, 0x20, 0x4A, 0x42, 0xE9, 0xB2, 0x61, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF6, 0x63, 0x13, 0x62, +0x12, 0xD1, 0x11, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xFF, 0x6A, 0x8C, 0xEA, 0xBB, 0xF6, 0x94, 0x9B, +0xBB, 0xF6, 0x14, 0x4B, 0x08, 0x72, 0x04, 0xD4, +0x81, 0x9B, 0x68, 0xA3, 0x05, 0xD4, 0x9D, 0x67, +0x78, 0xC4, 0x10, 0xF0, 0x24, 0x6B, 0xBB, 0xF6, +0x88, 0x9B, 0xBB, 0xF6, 0x08, 0x4B, 0x07, 0xD4, +0x81, 0x9B, 0x68, 0xA3, 0x08, 0xD4, 0x9D, 0x67, +0x20, 0xF0, 0x64, 0xC4, 0x37, 0x61, 0x20, 0xF0, +0x05, 0x02, 0x07, 0x00, 0x04, 0x01, 0x0E, 0xD2, +0x40, 0xA0, 0x0B, 0x5A, 0x01, 0x61, 0x0A, 0x6A, +0xFF, 0x6B, 0x4C, 0xEB, 0x9D, 0x67, 0x42, 0x43, +0x5B, 0xCC, 0x0E, 0x6A, 0x20, 0xF0, 0x48, 0xC4, +0x08, 0x6A, 0x20, 0xF0, 0x4A, 0xC4, 0x40, 0xA1, +0x20, 0xF0, 0x4B, 0xC4, 0x00, 0x6A, 0x0E, 0x10, +0x9D, 0x67, 0x55, 0xE4, 0xC0, 0xA1, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, 0x91, 0xE2, +0xD1, 0xE4, 0x45, 0xF2, 0x88, 0xA4, 0x01, 0x4A, +0x20, 0xF0, 0x8C, 0xC5, 0xFF, 0x6C, 0x4C, 0xEC, +0x63, 0xEC, 0xEE, 0x61, 0x0A, 0x94, 0x0B, 0x95, +0x0C, 0x96, 0x0D, 0x97, 0x01, 0x48, 0x01, 0x49, +0x80, 0x18, 0x47, 0x10, 0x0E, 0x92, 0x4A, 0xE8, +0xCF, 0x61, 0x38, 0x10, 0x09, 0x72, 0x36, 0x61, +0x20, 0xF0, 0x05, 0x04, 0x07, 0x00, 0x04, 0x01, +0x0F, 0xD4, 0x40, 0xA0, 0x0B, 0x5A, 0x01, 0x61, +0x0A, 0x6A, 0xFF, 0x6B, 0x4C, 0xEB, 0x9D, 0x67, +0x42, 0x43, 0x5B, 0xCC, 0x0E, 0x6A, 0x20, 0xF0, +0x48, 0xC4, 0x09, 0x6A, 0x20, 0xF0, 0x4A, 0xC4, +0x40, 0xA1, 0x20, 0xF0, 0x4B, 0xC4, 0x00, 0x6A, +0x0E, 0x10, 0x9D, 0x67, 0x55, 0xE4, 0xC0, 0xA1, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0x91, 0xE2, 0xD1, 0xE4, 0x85, 0xF2, 0x9C, 0xA4, +0x01, 0x4A, 0x20, 0xF0, 0x8C, 0xC5, 0xFF, 0x6C, +0x4C, 0xEC, 0x63, 0xEC, 0xEE, 0x61, 0x0A, 0x94, +0x0B, 0x95, 0x0C, 0x96, 0x0D, 0x97, 0x01, 0x48, +0x01, 0x49, 0x80, 0x18, 0x47, 0x10, 0x0F, 0x92, +0x4A, 0xE8, 0xCF, 0x61, 0x13, 0x97, 0x12, 0x91, +0x11, 0x90, 0x0A, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x44, 0x67, 0x65, 0xA2, 0x02, 0x6D, 0x81, 0xA4, +0xAC, 0xEB, 0x03, 0x23, 0x80, 0x18, 0x13, 0x1A, +0x34, 0x10, 0x04, 0xA2, 0x22, 0xA2, 0x43, 0xA2, +0x10, 0x30, 0x08, 0x74, 0x4D, 0xE8, 0x0E, 0x61, +0x10, 0xF0, 0x24, 0x6C, 0x9D, 0xF4, 0x00, 0x4C, +0x80, 0x18, 0xF3, 0x18, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x45, 0xE1, 0x45, 0xF2, +0x08, 0xC1, 0x1F, 0x10, 0x09, 0x74, 0x0E, 0x61, +0x10, 0xF0, 0x24, 0x6C, 0xBD, 0xF4, 0x00, 0x4C, +0x80, 0x18, 0xF3, 0x18, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x45, 0xE1, 0x85, 0xF2, +0x1C, 0xC1, 0x0F, 0x10, 0x0A, 0x74, 0x0D, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0xF4, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0xBD, 0xF4, 0x10, 0x4C, +0xF9, 0x6D, 0x28, 0xF3, 0x01, 0x6E, 0x80, 0x18, +0x35, 0x19, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x52, 0x6B, 0x78, 0xEC, +0x30, 0xF0, 0x20, 0x6E, 0x60, 0xF2, 0x08, 0x4E, +0xAC, 0xEA, 0x05, 0x6D, 0x12, 0xEB, 0x6D, 0xE6, +0xDD, 0x67, 0xAF, 0xCE, 0x0F, 0x6D, 0xB0, 0xC6, +0x92, 0xC6, 0x53, 0xC6, 0x20, 0xF0, 0x5D, 0xA3, +0x07, 0x97, 0x04, 0x94, 0x54, 0xC6, 0x20, 0xF0, +0x5E, 0xA3, 0x55, 0xC6, 0x20, 0xF0, 0x5F, 0xA3, +0x56, 0xC6, 0x05, 0x95, 0x06, 0x96, 0x80, 0x18, +0x47, 0x10, 0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, +0xF8, 0x63, 0x0F, 0x62, 0x0E, 0xD1, 0x0D, 0xD0, +0x14, 0x92, 0x15, 0x93, 0x16, 0x90, 0x0A, 0xD2, +0xFF, 0x6A, 0x1A, 0x65, 0xAC, 0xEA, 0x08, 0xD2, +0x58, 0x67, 0xCC, 0xEA, 0x17, 0x91, 0x1A, 0x65, +0x0A, 0x92, 0xFF, 0xF7, 0x1F, 0x6D, 0xAC, 0xEF, +0xAC, 0xEA, 0xAC, 0xEB, 0xAC, 0xE8, 0xAC, 0xE9, +0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, 0x08, 0x4D, +0x65, 0xF4, 0xC0, 0x9D, 0x0A, 0xD2, 0x8C, 0xEE, +0x30, 0x26, 0x65, 0xF4, 0x84, 0x9D, 0x05, 0x6A, +0x4E, 0xEC, 0x2B, 0x2C, 0xE5, 0xF2, 0x98, 0xAD, +0x01, 0x6A, 0x4E, 0xEC, 0x26, 0x2C, 0x9D, 0x67, +0x47, 0x44, 0x19, 0x4A, 0x40, 0xA2, 0xF4, 0xC4, +0xE2, 0x37, 0x52, 0xC4, 0x58, 0x67, 0x53, 0xC4, +0x47, 0x44, 0x21, 0x4A, 0x40, 0xA2, 0xF5, 0xC4, +0x56, 0xC4, 0x0A, 0x94, 0x82, 0x32, 0x9D, 0x67, +0x57, 0xC4, 0x02, 0x6A, 0x4B, 0xEA, 0x78, 0xC4, +0x1A, 0xC4, 0x3C, 0xC4, 0x50, 0xC4, 0x62, 0x33, +0x02, 0x30, 0x22, 0x31, 0x0C, 0x6A, 0x79, 0xC4, +0x1B, 0xC4, 0x3D, 0xC4, 0x4F, 0xCC, 0x05, 0x95, +0x04, 0x94, 0x06, 0x96, 0x07, 0x97, 0x80, 0x18, +0x47, 0x10, 0x0F, 0x97, 0x0E, 0x91, 0x0D, 0x90, +0x08, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x20, 0xA4, 0x52, 0x68, +0x30, 0xF0, 0x20, 0x6A, 0x18, 0xE9, 0x60, 0xF2, +0x08, 0x4A, 0x21, 0x6B, 0x20, 0x6E, 0x6B, 0xEB, +0x12, 0xE8, 0x01, 0xE2, 0x20, 0xF0, 0x52, 0xA0, +0x04, 0xD2, 0x42, 0xA4, 0x20, 0xF0, 0xF5, 0xA0, +0x20, 0xF0, 0x52, 0xC0, 0xA3, 0xA4, 0xEC, 0xEB, +0x01, 0x6A, 0xCC, 0xED, 0xAD, 0xEB, 0x20, 0xF0, +0x75, 0xC0, 0xA3, 0xA4, 0xAC, 0xEA, 0x02, 0x6D, +0xAB, 0xED, 0x6C, 0xED, 0x4D, 0xED, 0x20, 0xF0, +0xB5, 0xC0, 0x43, 0xA4, 0x02, 0x6B, 0x6C, 0xEA, +0xFB, 0x4B, 0xAC, 0xEB, 0x4D, 0xEB, 0x20, 0xF0, +0x75, 0xC0, 0xA3, 0xA4, 0x40, 0x6A, 0x4C, 0xED, +0x80, 0x4A, 0xFF, 0x4A, 0x6C, 0xEA, 0xAD, 0xEA, +0x20, 0xF0, 0x55, 0xC0, 0x64, 0xA4, 0xCC, 0xEA, +0x40, 0xF0, 0x60, 0xC0, 0x0F, 0x22, 0x91, 0x67, +0x80, 0x18, 0xE1, 0x24, 0x20, 0xF0, 0xC5, 0xA0, +0x03, 0x6A, 0x20, 0xF0, 0xB2, 0xA0, 0xCA, 0x36, +0x4C, 0xEE, 0xFF, 0x6A, 0x91, 0x67, 0x4C, 0xEE, +0x80, 0x18, 0x2B, 0x24, 0x20, 0xF0, 0xF5, 0xA0, +0x20, 0xF0, 0xD2, 0xA0, 0x04, 0x95, 0x01, 0x6A, +0xF6, 0x37, 0x91, 0x67, 0x4C, 0xEF, 0x80, 0x18, +0x8B, 0x1E, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x03, 0xA4, 0x44, 0xA4, 0xC0, 0xA4, +0x00, 0x30, 0x00, 0x30, 0x00, 0xF6, 0x40, 0x32, +0xA5, 0xA4, 0xE6, 0xA4, 0x0D, 0xEA, 0x01, 0xA4, +0x82, 0xA4, 0x30, 0xF0, 0x20, 0x6B, 0x0D, 0xEA, +0x80, 0x34, 0xC0, 0xF1, 0x08, 0x4B, 0x8D, 0xEA, +0x65, 0xF4, 0x40, 0xDB, 0xE5, 0xF2, 0xD8, 0xC3, +0x0A, 0x26, 0x01, 0x6C, 0x4C, 0xEC, 0x07, 0x24, +0xE5, 0xF2, 0xB9, 0xC3, 0xE5, 0xF2, 0xFA, 0xC3, +0x02, 0x25, 0x80, 0x18, 0x39, 0x24, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x20, 0xA4, 0x52, 0x68, 0x62, 0xA4, 0x18, 0xE9, +0x08, 0x6A, 0x6C, 0xEA, 0x4E, 0x32, 0x06, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, +0x7E, 0x33, 0x7C, 0x33, 0x12, 0xE8, 0x01, 0xE2, +0x20, 0xF0, 0xA5, 0xA0, 0x7F, 0x6A, 0xAC, 0xEA, +0x6D, 0xEA, 0x20, 0xF0, 0x45, 0xC0, 0xA2, 0xA4, +0x40, 0x6B, 0x6C, 0xED, 0x80, 0x4B, 0xFF, 0x4B, +0x4C, 0xEB, 0xAD, 0xEB, 0x20, 0xF0, 0x65, 0xC0, +0xA1, 0xA4, 0x1F, 0x6A, 0xAC, 0xEA, 0x44, 0xC0, +0x41, 0xA4, 0x03, 0x6D, 0x07, 0xD2, 0xC2, 0xA4, +0x04, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xAC, 0xEE, +0xCD, 0xEA, 0x20, 0xF0, 0x45, 0xC0, 0x06, 0x93, +0x09, 0x2B, 0x62, 0xA4, 0x6C, 0xED, 0x0D, 0x6B, +0x6B, 0xEB, 0xA8, 0x35, 0x4C, 0xEB, 0xAD, 0xEB, +0x20, 0xF0, 0x65, 0xC0, 0x61, 0xA4, 0x20, 0xF0, +0xA6, 0xA0, 0x05, 0x6A, 0x7E, 0x33, 0x4B, 0xEA, +0x68, 0x33, 0xAC, 0xEA, 0x6D, 0xEA, 0x20, 0xF0, +0x46, 0xC0, 0x62, 0xA4, 0x20, 0xF0, 0xA5, 0xA0, +0x30, 0x6A, 0x4C, 0xEB, 0x9F, 0x4A, 0xAC, 0xEA, +0x6D, 0xEA, 0x20, 0xF0, 0x45, 0xC0, 0x10, 0xF0, +0x24, 0x6D, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, +0x58, 0x9A, 0x9C, 0xF5, 0xBC, 0x9D, 0x2C, 0x33, +0x49, 0xE3, 0x03, 0x4C, 0xAD, 0xE3, 0xA0, 0xA4, +0x01, 0x4C, 0xA0, 0xC2, 0x01, 0x4A, 0x6A, 0xEA, +0xFA, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x0F, 0x22, +0x20, 0xF0, 0xC5, 0xA0, 0x44, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0xDA, 0x37, 0x04, 0xD2, 0x01, 0x6A, +0xDD, 0xF4, 0x1C, 0x4C, 0xB1, 0x67, 0xDE, 0x36, +0x4C, 0xEF, 0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x16, 0x22, 0x20, 0xF0, 0x66, 0xA0, +0x20, 0xF0, 0xC5, 0xA0, 0x01, 0x6C, 0x6A, 0x33, +0x8C, 0xEB, 0x06, 0x97, 0x03, 0x6A, 0xCA, 0x35, +0x04, 0xD3, 0x10, 0xF0, 0x24, 0x6C, 0xD2, 0x33, +0x4C, 0xEB, 0x1D, 0xF5, 0x00, 0x4C, 0x4C, 0xED, +0x4C, 0xEE, 0x05, 0xD3, 0x80, 0x18, 0x35, 0x19, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0x58, 0x9A, +0x2C, 0x33, 0x49, 0xE3, 0x60, 0x9A, 0x30, 0xF0, +0x20, 0x6A, 0xCC, 0xF1, 0x56, 0xA2, 0x01, 0x72, +0x16, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF5, +0x40, 0x9A, 0x63, 0xEA, 0x10, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF5, 0x44, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF5, +0x68, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, +0x50, 0x9A, 0x60, 0xDA, 0xF0, 0x17, 0x20, 0xF0, +0x45, 0xA0, 0x03, 0x6B, 0x4A, 0x32, 0x6C, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCC, 0xF1, 0x74, 0xA3, +0x05, 0x73, 0x11, 0x61, 0x38, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF5, 0x44, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF5, +0x6C, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, +0x50, 0x9A, 0x60, 0xDA, 0xF0, 0x17, 0x06, 0x73, +0x12, 0x61, 0x02, 0x5A, 0x24, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF5, 0x44, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF5, +0x70, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, +0x50, 0x9A, 0x60, 0xDA, 0xF0, 0x17, 0x07, 0x73, +0x12, 0x61, 0x03, 0x72, 0x10, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF5, 0x44, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF5, +0x74, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, +0x50, 0x9A, 0x60, 0xDA, 0xF0, 0x17, 0x30, 0xF0, +0x20, 0x6A, 0xCC, 0xF1, 0x57, 0xA2, 0x02, 0x72, +0x16, 0x61, 0x20, 0xF0, 0x45, 0xA0, 0x03, 0x6B, +0x52, 0x32, 0x6C, 0xEA, 0x10, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xBC, 0xF5, 0x44, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF5, +0x78, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xBC, 0xF2, +0x50, 0x9A, 0x60, 0xDA, 0xF0, 0x17, 0x07, 0x93, +0x60, 0x6A, 0x91, 0x67, 0x6C, 0xEA, 0x56, 0x32, +0x06, 0xD2, 0x80, 0x18, 0x69, 0x1F, 0x06, 0x92, +0x10, 0x22, 0x06, 0x93, 0x20, 0xF0, 0xC5, 0xA0, +0x04, 0x6A, 0x6B, 0xE2, 0x09, 0x6D, 0xA4, 0xEA, +0xCA, 0x36, 0x03, 0x6A, 0x4C, 0xEE, 0xFF, 0x6A, +0x91, 0x67, 0x4C, 0xED, 0x4C, 0xEE, 0x80, 0x18, +0x2B, 0x24, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0xC0, 0x4C, 0x4C, 0xEC, +0x0F, 0x5C, 0x2B, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x88, 0x34, 0x7B, 0xF6, 0x0C, 0x4A, 0x89, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x85, 0x67, 0x80, 0x18, +0x02, 0x1B, 0x1F, 0x10, 0x85, 0x67, 0x80, 0x18, +0xBF, 0x1A, 0x1B, 0x10, 0x85, 0x67, 0x80, 0x18, +0x5E, 0x1A, 0x17, 0x10, 0x85, 0x67, 0x80, 0x18, +0x44, 0x19, 0x13, 0x10, 0x85, 0x67, 0x80, 0x18, +0xED, 0x1A, 0x0F, 0x10, 0x85, 0x67, 0x80, 0x18, +0xCF, 0x19, 0x0B, 0x10, 0x85, 0x67, 0x80, 0x18, +0xDD, 0x1B, 0x07, 0x10, 0x85, 0x67, 0x80, 0x18, +0x57, 0x18, 0x03, 0x10, 0x85, 0x67, 0x80, 0x18, +0xC5, 0x18, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x21, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0x70, 0xF3, +0xD6, 0xAB, 0xCE, 0xF4, 0x50, 0x98, 0x81, 0xF1, +0x10, 0x6C, 0xFF, 0xF7, 0x1F, 0x6D, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xFF, 0x6D, 0x81, 0xF1, +0x14, 0x6C, 0x01, 0x4D, 0x01, 0x6E, 0x40, 0xEA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, +0x81, 0xF1, 0x14, 0x69, 0x91, 0x67, 0x01, 0x6D, +0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x01, 0x6D, 0x91, 0x67, 0xC5, 0x67, 0x40, 0xEA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x00, 0x6B, 0x80, 0xF6, +0x6B, 0xC2, 0x80, 0xF6, 0x6A, 0xC2, 0x05, 0x6B, +0x80, 0xF6, 0x69, 0xC2, 0x00, 0x6B, 0x80, 0xF6, +0x70, 0xDA, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x60, 0xA4, 0x80, 0x6A, +0x30, 0xF0, 0x20, 0x68, 0x4B, 0xEA, 0xEF, 0xF4, +0x08, 0x48, 0x6C, 0xEA, 0x80, 0xF6, 0x4B, 0xC0, +0x60, 0xA4, 0x0F, 0x6A, 0x24, 0x67, 0x6C, 0xEA, +0x80, 0xF6, 0x48, 0xC0, 0x41, 0xA4, 0x80, 0xF6, +0x68, 0xA0, 0x80, 0xF6, 0x49, 0xC0, 0x00, 0x6A, +0x01, 0x4B, 0x80, 0xF6, 0x4A, 0xC0, 0x01, 0x6A, +0x44, 0xEB, 0xFF, 0x4A, 0x80, 0xF6, 0x4E, 0xC8, +0x80, 0x18, 0xBA, 0x1B, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x10, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x0A, 0x22, 0xA1, 0xA1, 0xC0, 0xA1, +0x80, 0xF6, 0xEE, 0xA8, 0x10, 0xF0, 0x24, 0x6C, +0x3D, 0xF5, 0x0C, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF3, +0xB0, 0x9A, 0xA1, 0xF7, 0x04, 0x6C, 0x00, 0x18, +0x42, 0xE7, 0x01, 0x22, 0x01, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0x02, 0x67, +0x10, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x07, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x5D, 0xF5, 0x08, 0x4C, +0xB0, 0x67, 0x80, 0x18, 0x35, 0x19, 0x50, 0x67, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xA1, 0xF7, 0x04, 0x6C, +0xFF, 0xF7, 0x1F, 0x6D, 0x00, 0x18, 0x42, 0xE7, +0x30, 0xF0, 0x20, 0x6C, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x88, 0x9C, 0xEF, 0xF4, 0x08, 0x4B, +0x80, 0xF6, 0x4C, 0xCB, 0x10, 0xF0, 0x00, 0x6A, +0x8C, 0xEA, 0x08, 0x22, 0x80, 0xF6, 0xAC, 0xAB, +0x10, 0xF0, 0x24, 0x6C, 0x5D, 0xF5, 0x14, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x10, 0xF0, 0x00, 0x6A, +0xFF, 0x69, 0x04, 0x67, 0x6C, 0xEA, 0x2C, 0xE8, +0xAC, 0xE9, 0x08, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x7D, 0xF5, 0x00, 0x4C, 0xB0, 0x67, 0xD1, 0x67, +0x80, 0x18, 0x35, 0x19, 0x5D, 0x67, 0x12, 0xC2, +0x33, 0xC2, 0x7D, 0x67, 0x2A, 0x6A, 0x50, 0xC3, +0x02, 0x6A, 0x4F, 0xCB, 0x07, 0x97, 0x04, 0x94, +0x05, 0x95, 0x06, 0x96, 0x80, 0x18, 0x47, 0x10, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, +0x80, 0xF6, 0x6B, 0xA2, 0x68, 0x23, 0x80, 0xF6, +0xCA, 0xA2, 0x80, 0xF6, 0x69, 0xA2, 0xC3, 0xEB, +0x62, 0x61, 0x30, 0xF0, 0x20, 0x6C, 0x25, 0xF6, +0x88, 0x9C, 0x10, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, +0x08, 0x23, 0x80, 0xF6, 0xB0, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x7D, 0xF5, 0x0C, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, +0x78, 0x9A, 0x03, 0x6A, 0x5B, 0xEB, 0x01, 0x2A, +0xE5, 0xE8, 0x10, 0xEA, 0x3F, 0x2A, 0x80, 0x18, +0xFB, 0x1B, 0x2C, 0x22, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x10, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x9D, 0xF5, 0x00, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x80, 0x18, 0x0C, 0x1C, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, 0x6E, 0xAA, +0xFF, 0xF7, 0x1F, 0x73, 0x13, 0x61, 0x80, 0xF6, +0x8C, 0xAA, 0x64, 0x6B, 0x78, 0xEC, 0x8F, 0xF7, +0x1C, 0x4B, 0x12, 0xEC, 0x71, 0xE4, 0x80, 0xF6, +0x6A, 0xA2, 0x82, 0x34, 0x82, 0x34, 0x01, 0x4B, +0x80, 0xF6, 0x6A, 0xC2, 0x80, 0xF6, 0xAA, 0xA2, +0x80, 0x18, 0x1D, 0x1C, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x10, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x9D, 0xF5, 0x08, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x80, 0x18, 0xC8, 0x1B, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, 0x70, 0x9A, +0x01, 0x4B, 0x80, 0xF6, 0x70, 0xDA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0xFF, 0x6B, 0x8C, 0xEB, 0xDB, 0xF7, 0x84, 0x9A, +0xFE, 0x63, 0xDB, 0xF7, 0x04, 0x4A, 0x00, 0xD4, +0x81, 0x9A, 0x44, 0xAA, 0x00, 0xF0, 0x0A, 0x05, +0x01, 0xD4, 0x9D, 0x67, 0x44, 0xCC, 0x40, 0xA4, +0x43, 0xEB, 0x05, 0x61, 0x01, 0x4B, 0x4B, 0xE3, +0xFF, 0x6B, 0x6C, 0xEA, 0x04, 0x10, 0x01, 0x4C, +0xAA, 0xEC, 0xF5, 0x61, 0x00, 0x6A, 0x02, 0x63, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x04, 0x67, 0x4C, 0xE8, +0xAC, 0xEA, 0x7F, 0x6B, 0x82, 0x67, 0x6C, 0xEC, +0x80, 0x18, 0x6D, 0x1C, 0x14, 0x6C, 0x98, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x4A, 0x48, 0x0C, 0x30, +0xEF, 0xF4, 0x08, 0x4B, 0x6D, 0xE0, 0x12, 0xEA, +0x48, 0xC3, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, 0x05, 0x67, +0x30, 0xF0, 0x20, 0x69, 0x43, 0xF4, 0xA4, 0x42, +0xC0, 0xF1, 0x08, 0x49, 0xA4, 0x35, 0x06, 0x93, +0x35, 0xE5, 0xFF, 0xF7, 0x1F, 0x6C, 0x20, 0xAD, +0x8C, 0xEE, 0x8C, 0xEF, 0x8C, 0xEB, 0xD3, 0xE4, +0x22, 0xEC, 0x03, 0x61, 0x39, 0xE6, 0xC0, 0xCD, +0x03, 0x10, 0x01, 0x6C, 0x8B, 0xEC, 0x80, 0xCD, +0x30, 0xF0, 0x20, 0x6D, 0xC3, 0xF3, 0x84, 0x42, +0xC0, 0xF1, 0x08, 0x4D, 0x84, 0x34, 0xB1, 0xE4, +0xA0, 0xAC, 0xFF, 0xF7, 0x1F, 0x6E, 0xFB, 0xE6, +0xA2, 0xEE, 0x03, 0x61, 0xBD, 0xE7, 0xE0, 0xCC, +0x03, 0x10, 0x01, 0x6D, 0xAB, 0xED, 0xA0, 0xCC, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0x87, 0xF1, 0xA8, 0x9C, 0x6F, 0xEE, 0xA3, 0xEE, +0xAD, 0xE3, 0x02, 0x60, 0x01, 0x6B, 0x6B, 0xEB, +0x87, 0xF1, 0x68, 0xDC, 0x30, 0xF0, 0x20, 0x6C, +0xC3, 0xF4, 0x64, 0x42, 0xC0, 0xF1, 0x08, 0x4C, +0x64, 0x33, 0x07, 0x96, 0x8D, 0xE3, 0x82, 0xAB, +0xFF, 0xF7, 0x1F, 0x6D, 0xD7, 0xE5, 0x83, 0xED, +0x91, 0xE6, 0x02, 0x60, 0x01, 0x6C, 0x8B, 0xEC, +0x82, 0xCB, 0x43, 0xF5, 0x04, 0x4A, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x44, 0x32, +0x69, 0xE2, 0x62, 0xAA, 0xFF, 0xF7, 0x1F, 0x6C, +0x13, 0xE4, 0x63, 0xEC, 0x03, 0x61, 0x61, 0xE0, +0x02, 0xCA, 0x03, 0x10, 0x01, 0x6B, 0x6B, 0xEB, +0x62, 0xCA, 0x01, 0x91, 0x00, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xBC, 0xF5, 0xBC, 0x9A, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xA5, 0xE5, 0xF2, +0xDB, 0xA2, 0x10, 0x6B, 0x8C, 0xEB, 0x02, 0x6C, +0x8B, 0xEC, 0x72, 0x33, 0xCC, 0xEC, 0x6D, 0xEC, +0xE5, 0xF2, 0x9B, 0xC2, 0xC0, 0xA5, 0x20, 0x6B, +0xCC, 0xEB, 0x77, 0x33, 0x68, 0x36, 0x05, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0xCD, 0xEB, 0xE5, 0xF2, +0x7B, 0xC2, 0xA0, 0xA5, 0x40, 0x6C, 0xAC, 0xEC, +0x9A, 0x34, 0x84, 0x35, 0x03, 0x6C, 0x8B, 0xEC, +0x6C, 0xEC, 0xAD, 0xEC, 0xE5, 0xF2, 0x9B, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xF8, 0x63, 0x0F, 0x62, +0x0E, 0xD1, 0x0D, 0xD0, 0xFF, 0x6A, 0x4C, 0xEE, +0x52, 0x68, 0x18, 0xEE, 0x30, 0xF0, 0x20, 0x6B, +0x60, 0xF2, 0x08, 0x4B, 0x4C, 0xEC, 0x4C, 0xEF, +0x4C, 0xED, 0x0A, 0xD6, 0x06, 0xD7, 0x12, 0xE8, +0x01, 0xE3, 0x7F, 0x6B, 0x6C, 0xEC, 0x1D, 0x2D, +0x0C, 0x5C, 0x05, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF0, 0x04, 0x4A, 0x1C, 0x10, 0x06, 0x93, +0xF4, 0x4C, 0x4C, 0xEC, 0x08, 0x2B, 0x03, 0x6A, +0x58, 0xEC, 0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF2, +0x1C, 0x4A, 0x12, 0xEC, 0x36, 0x10, 0xE0, 0x4C, +0x4C, 0xEC, 0x03, 0x6A, 0x58, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0x2F, 0xF2, 0x00, 0x4A, 0x12, 0xEC, +0x2C, 0x10, 0x0C, 0x5C, 0x15, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0xAF, 0xF0, 0x10, 0x4A, 0x91, 0xE2, +0x30, 0xF0, 0x20, 0x6A, 0x80, 0xA4, 0x4E, 0xF5, +0x58, 0x9A, 0x0A, 0x95, 0x06, 0x96, 0x40, 0xEA, +0x20, 0xF0, 0x86, 0xA0, 0x19, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x20, 0xF0, 0x66, 0xC0, 0xB5, 0x10, +0x06, 0x93, 0xF4, 0x4C, 0x4C, 0xEC, 0x08, 0x2B, +0x03, 0x6A, 0x58, 0xEC, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF3, 0x00, 0x4A, 0x12, 0xEC, 0x09, 0x10, +0xE0, 0x4C, 0x4C, 0xEC, 0x03, 0x6A, 0x58, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF2, 0x04, 0x4A, +0x12, 0xEC, 0x91, 0xE2, 0x01, 0x6A, 0x4B, 0xEA, +0x7D, 0x67, 0x09, 0xD4, 0x00, 0x6C, 0x50, 0xC3, +0x51, 0xC3, 0x52, 0xC3, 0x07, 0xD4, 0x24, 0x67, +0x08, 0xD4, 0x0B, 0xD0, 0x09, 0x96, 0x00, 0xA6, +0x2C, 0x70, 0x04, 0x61, 0x06, 0x92, 0x2C, 0x68, +0x01, 0x2A, 0x0C, 0x68, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF5, 0x58, 0x9A, 0x0A, 0x95, 0x06, 0x96, +0x90, 0x67, 0x01, 0x49, 0x40, 0xEA, 0xFF, 0x72, +0xFF, 0x6B, 0x6C, 0xE9, 0x07, 0x61, 0x46, 0x70, +0x11, 0x60, 0x08, 0x94, 0x91, 0xE1, 0x6C, 0xEC, +0x08, 0xD4, 0x07, 0x10, 0x07, 0x96, 0xBD, 0x67, +0xD1, 0xE5, 0x01, 0x4E, 0x6C, 0xEE, 0x50, 0xC4, +0x07, 0xD6, 0x09, 0x92, 0x03, 0x71, 0x01, 0x4A, +0x09, 0xD2, 0xD8, 0x61, 0x07, 0x92, 0x0B, 0x90, +0x03, 0x6C, 0xFF, 0x4A, 0x8C, 0xEA, 0x20, 0xF0, +0xA6, 0xA0, 0x4C, 0x33, 0x19, 0x6A, 0x4B, 0xEA, +0xAC, 0xEA, 0x6D, 0xEA, 0x20, 0xF0, 0x46, 0xC0, +0x08, 0x93, 0xFF, 0x6A, 0x06, 0x5B, 0x59, 0x60, +0x20, 0xF0, 0x67, 0xA0, 0x02, 0x6A, 0x76, 0x33, +0x8C, 0xEB, 0x20, 0xF0, 0x95, 0xA0, 0x8C, 0xEA, +0x18, 0x22, 0x06, 0x94, 0x05, 0x24, 0x30, 0xF0, +0x20, 0x6A, 0xAF, 0xF4, 0x08, 0x4A, 0x04, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x00, 0x4A, +0xAF, 0x43, 0x01, 0x6C, 0xA3, 0xEC, 0x09, 0x61, +0xDD, 0x67, 0xB1, 0xA6, 0x40, 0x9A, 0x84, 0xED, +0x4C, 0xEC, 0x03, 0x24, 0x50, 0xA6, 0xB0, 0xC6, +0x51, 0xC6, 0x20, 0xF0, 0x95, 0xA0, 0x40, 0x6A, +0x8C, 0xEA, 0x19, 0x22, 0x06, 0x92, 0x05, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, +0x10, 0x4A, 0xFF, 0x4B, 0x01, 0x6C, 0x63, 0xEC, +0x0A, 0x61, 0xBD, 0x67, 0x71, 0xA5, 0x40, 0x9A, +0x84, 0xEB, 0x4C, 0xEC, 0x04, 0x24, 0x01, 0x6A, +0x4B, 0xEA, 0x70, 0xC5, 0x51, 0xC5, 0xDD, 0x67, +0x71, 0xA6, 0xFF, 0x73, 0x05, 0x60, 0x52, 0xA6, +0xFF, 0x72, 0x02, 0x60, 0x66, 0xC0, 0x0E, 0x10, +0x7D, 0x67, 0x51, 0xA3, 0xFF, 0x72, 0x03, 0x60, +0x72, 0xA3, 0xFF, 0x73, 0x07, 0x60, 0x9D, 0x67, +0x51, 0xA4, 0xFF, 0x72, 0x04, 0x61, 0x52, 0xA4, +0xFF, 0x72, 0x01, 0x60, 0x45, 0xC0, 0xBD, 0x67, +0x50, 0xA5, 0x0F, 0x97, 0x0E, 0x91, 0x0D, 0x90, +0x08, 0x63, 0x00, 0xEF, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x4C, 0xEE, 0x52, 0x6A, 0x58, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0xFF, 0xF7, +0x1F, 0x6B, 0x6C, 0xED, 0x0F, 0xD7, 0x04, 0xD5, +0x05, 0xD6, 0x12, 0xEC, 0x89, 0xE2, 0x86, 0x67, +0x06, 0xD2, 0x62, 0xF5, 0x1C, 0x4C, 0x30, 0xF0, +0x20, 0x6A, 0x84, 0x34, 0xC0, 0xF1, 0x08, 0x4A, +0x49, 0xE4, 0x05, 0xAA, 0x03, 0xED, 0x0B, 0xE5, +0x02, 0x60, 0x04, 0x94, 0x8B, 0xE0, 0x6C, 0xEA, +0xFF, 0x4A, 0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEA, +0x07, 0x5A, 0x1B, 0x60, 0x04, 0x92, 0x03, 0xEA, +0x0C, 0x60, 0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x62, 0xF5, 0x1C, 0x4B, +0x64, 0x33, 0x49, 0xE3, 0x65, 0xAA, 0xFF, 0x4B, +0x1A, 0x10, 0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x62, 0xF5, 0x1C, 0x4B, +0x64, 0x33, 0x49, 0xE3, 0x65, 0xAA, 0x01, 0x4B, +0x0E, 0x10, 0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x62, 0xF5, 0x1C, 0x4B, +0x64, 0x33, 0x04, 0x94, 0x49, 0xE3, 0x0C, 0x33, +0x0F, 0xE3, 0x8D, 0xE3, 0x6F, 0x33, 0x65, 0xCA, +0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x62, 0xF5, 0x1C, 0x4B, 0x64, 0x33, +0x4D, 0xE3, 0x65, 0xAB, 0x65, 0xF4, 0x40, 0x9A, +0x07, 0xD3, 0x02, 0x6B, 0x6C, 0xEA, 0x09, 0x22, +0x07, 0x95, 0x04, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0x9D, 0xF5, 0x14, 0x4C, 0xF0, 0x67, 0x80, 0x18, +0x35, 0x19, 0x04, 0x92, 0x43, 0xE8, 0x17, 0x61, +0x06, 0x94, 0x43, 0xE0, 0xFF, 0xF7, 0x1F, 0x6A, +0x20, 0xF0, 0x64, 0xA4, 0x4C, 0xE8, 0x0F, 0x6C, +0x6E, 0x32, 0x8C, 0xEA, 0x44, 0x32, 0x01, 0x6D, +0xAD, 0xEA, 0x8C, 0xEA, 0x80, 0x4C, 0xF8, 0x4C, +0x4C, 0x32, 0x6C, 0xEC, 0x4D, 0xEC, 0x06, 0x92, +0x20, 0xF0, 0x84, 0xC2, 0x15, 0x10, 0x04, 0x93, +0x06, 0x94, 0xFF, 0xF7, 0x1F, 0x6A, 0x03, 0xE3, +0x20, 0xF0, 0x64, 0xA4, 0x4C, 0xE8, 0x0F, 0x6C, +0x6E, 0x32, 0x8C, 0xEA, 0x44, 0x32, 0x8C, 0xEA, +0x4C, 0x34, 0x79, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x06, 0x93, 0x8D, 0xEA, 0x20, 0xF0, 0x44, 0xC3, +0x05, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0x06, 0x94, +0xC2, 0xF5, 0x10, 0x4B, 0x64, 0x33, 0xC0, 0xF1, +0x08, 0x4A, 0x49, 0xE3, 0x25, 0xAA, 0x20, 0xF0, +0x44, 0xA4, 0x03, 0x6B, 0x4E, 0x32, 0x6C, 0xEA, +0xFF, 0x4A, 0x02, 0x5A, 0x03, 0x61, 0x03, 0x58, +0x08, 0x61, 0x3E, 0x10, 0x09, 0x58, 0x09, 0x6A, +0x01, 0x60, 0x50, 0x67, 0xFF, 0xF7, 0x1F, 0x68, +0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x65, 0xF4, 0x60, 0x9A, 0x02, 0x6C, +0x8C, 0xEB, 0x10, 0x23, 0x06, 0x93, 0x49, 0xE0, +0x45, 0xF4, 0xF2, 0xA2, 0x20, 0xF0, 0xA4, 0xA3, +0x10, 0xF0, 0x24, 0x6C, 0x0F, 0x6B, 0xAE, 0x35, +0xBD, 0xF5, 0x0C, 0x4C, 0x6C, 0xED, 0xD0, 0x67, +0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x41, 0xE0, 0x45, 0xF4, +0x52, 0xA0, 0xFF, 0xF7, 0x1F, 0x6B, 0x49, 0xE1, +0x6C, 0xEA, 0x0A, 0x5A, 0x00, 0x69, 0x06, 0x61, +0x28, 0x42, 0xFE, 0x49, 0x6C, 0xE9, 0x1F, 0x59, +0x01, 0x61, 0x1E, 0x69, 0x05, 0x93, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC2, 0xF5, +0x10, 0x4B, 0x64, 0x33, 0x49, 0xE3, 0x25, 0xCA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x65, 0xF4, 0x60, 0x9A, 0x02, 0x6C, 0x8C, 0xEB, +0x0D, 0x23, 0x05, 0x93, 0x10, 0xF0, 0x24, 0x6C, +0xDD, 0xF5, 0x04, 0x4C, 0xC2, 0xF5, 0x10, 0x4B, +0x64, 0x33, 0x49, 0xE3, 0xA5, 0xAA, 0xD1, 0x67, +0x80, 0x18, 0x35, 0x19, 0x07, 0x92, 0x11, 0x67, +0x0B, 0x5A, 0x10, 0x61, 0x15, 0x59, 0x01, 0x6A, +0x06, 0x60, 0x0B, 0x59, 0x58, 0x67, 0x01, 0x5A, +0x58, 0x67, 0x03, 0x6B, 0x4B, 0xE3, 0x07, 0x90, +0xF6, 0x48, 0x07, 0xEA, 0x01, 0xE1, 0xFF, 0xF7, +0x1F, 0x6A, 0x4C, 0xE8, 0x28, 0x58, 0x01, 0x61, +0x28, 0x68, 0x03, 0x59, 0x00, 0x69, 0x02, 0x60, +0x04, 0x92, 0x4A, 0x31, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x08, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0xDD, 0xF5, +0x14, 0x4C, 0xB1, 0x67, 0xD0, 0x67, 0x80, 0x18, +0x35, 0x19, 0x10, 0x92, 0x20, 0xCA, 0x0F, 0x93, +0x00, 0xCB, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x52, 0x68, 0x18, 0xEC, 0x4C, 0xEF, 0x30, 0xF0, +0x20, 0x6B, 0x0E, 0xD6, 0x06, 0xD4, 0x0D, 0xD5, +0x05, 0xD7, 0x60, 0xF2, 0x08, 0x4B, 0x20, 0xA5, +0x12, 0xE8, 0x01, 0xE3, 0x60, 0xA6, 0x04, 0xD3, +0x20, 0xF0, 0xA5, 0xA0, 0x03, 0x6B, 0x04, 0x96, +0xAC, 0xEB, 0x83, 0x67, 0x4C, 0xEC, 0xC2, 0xEC, +0x03, 0x60, 0x0E, 0x92, 0x60, 0xC2, 0xB0, 0x10, +0xA0, 0xF0, 0x0E, 0x24, 0x2F, 0x59, 0xA0, 0xF0, +0x0B, 0x60, 0x30, 0x6B, 0xAC, 0xEB, 0x4C, 0xEB, +0xA0, 0xF0, 0x06, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x09, 0x22, 0x05, 0x95, 0x04, 0x96, 0x10, 0xF0, +0x24, 0x6C, 0xFD, 0xF5, 0x0C, 0x4C, 0xF1, 0x67, +0x80, 0x18, 0x35, 0x19, 0x05, 0x93, 0x01, 0x73, +0x03, 0x60, 0x01, 0x6A, 0x05, 0x6B, 0x53, 0x10, +0x00, 0x6A, 0x04, 0x6B, 0x50, 0x10, 0x05, 0x94, +0x01, 0x74, 0x02, 0x61, 0x01, 0x4A, 0x01, 0x10, +0xFF, 0x4A, 0xFF, 0x6B, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0x48, 0x34, 0x0F, 0xF2, 0x0C, 0x4B, +0x6D, 0xE4, 0xC0, 0xAB, 0xFF, 0x6C, 0x03, 0x6D, +0x66, 0x67, 0x8C, 0xEB, 0x04, 0xD3, 0xC2, 0x33, +0x8C, 0xEB, 0x20, 0xF0, 0x85, 0xA0, 0x00, 0x69, +0xE4, 0x67, 0xAC, 0xEF, 0x62, 0xEF, 0x09, 0x61, +0x0D, 0x6F, 0x6C, 0xED, 0xEB, 0xEF, 0xA8, 0x35, +0x8C, 0xEF, 0xAD, 0xEF, 0x20, 0xF0, 0xE5, 0xC0, +0x01, 0x69, 0x30, 0xF0, 0x20, 0x6C, 0x0F, 0xF2, +0x0C, 0x4C, 0x48, 0x32, 0x49, 0xE4, 0xE1, 0xAA, +0x20, 0xF0, 0xA5, 0xA0, 0x03, 0x6C, 0xE2, 0x32, +0xAC, 0xEC, 0x42, 0xEC, 0x3F, 0x61, 0xE5, 0xC0, +0x06, 0x95, 0x30, 0xF0, 0x20, 0x6C, 0xEF, 0xF4, +0x08, 0x4C, 0x4A, 0x4D, 0xAC, 0x35, 0x91, 0xE5, +0x46, 0xC4, 0x45, 0xA0, 0xFF, 0x72, 0x32, 0x60, +0x20, 0xF0, 0x86, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x08, 0x6C, 0x8D, 0xEA, 0x20, 0xF0, +0x46, 0xC0, 0x28, 0x10, 0x01, 0x4A, 0xFF, 0x6C, +0x8C, 0xEA, 0x63, 0xEA, 0x44, 0x60, 0x30, 0xF0, +0x20, 0x6C, 0x48, 0x35, 0x0F, 0xF2, 0x0C, 0x4C, +0x91, 0xE5, 0xA0, 0xAC, 0xFF, 0x6C, 0xC5, 0x67, +0x8C, 0xEE, 0x2E, 0xEE, 0x05, 0x2E, 0xA2, 0x35, +0x8C, 0xED, 0x04, 0x94, 0x8E, 0xED, 0x9F, 0x25, +0x30, 0xF0, 0x20, 0x6C, 0x48, 0x35, 0x0F, 0xF2, +0x0C, 0x4C, 0xB1, 0xE4, 0xA1, 0xAC, 0xFF, 0x6C, +0xC5, 0x67, 0x8C, 0xEE, 0x2E, 0xEE, 0xDE, 0x2E, +0x04, 0x96, 0xA2, 0x35, 0x8C, 0xED, 0xCE, 0xED, +0xD9, 0x2D, 0x8D, 0x17, 0x00, 0x68, 0x09, 0x21, +0x5D, 0x67, 0x87, 0x42, 0x09, 0x4C, 0x0D, 0x92, +0x80, 0xA4, 0x01, 0x68, 0x80, 0xC2, 0x0E, 0x92, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x09, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x1D, 0xF6, 0x08, 0x4C, +0xB0, 0x67, 0x80, 0x18, 0x35, 0x19, 0x01, 0x10, +0x00, 0x68, 0x50, 0x67, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x68, +0xF0, 0x67, 0xD0, 0x67, 0xE6, 0x17, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x68, 0x0C, 0xEC, 0xAC, 0xE8, 0xFF, 0x70, +0x3A, 0x60, 0x52, 0x6A, 0x58, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0x7F, 0x69, +0x0C, 0xE9, 0x12, 0xEC, 0x89, 0xE2, 0x04, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF5, 0x48, 0x9A, +0x91, 0x67, 0x40, 0xEA, 0x4B, 0xEB, 0x4D, 0xEB, +0x04, 0x92, 0xC0, 0xF7, 0x62, 0x33, 0x7F, 0x6C, +0x6D, 0xE2, 0x40, 0xF0, 0x65, 0xA3, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x04, 0xD3, +0x8C, 0xEB, 0x05, 0xD3, 0x04, 0x6B, 0x6C, 0xEA, +0x08, 0x22, 0x04, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0x3D, 0xF6, 0x00, 0x4C, 0xB0, 0x67, 0x80, 0x18, +0x35, 0x19, 0x05, 0x92, 0x23, 0xEA, 0x0B, 0x61, +0x4E, 0xE9, 0x0A, 0x29, 0x04, 0x94, 0x80, 0x6B, +0x80, 0x6A, 0x6B, 0xEB, 0x0C, 0xEA, 0x8C, 0xEB, +0x4E, 0xEB, 0x01, 0x23, 0x01, 0x22, 0xFF, 0x68, +0x50, 0x67, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6A, 0x4C, 0xEE, +0x4C, 0xED, 0x62, 0x46, 0xA2, 0xEB, 0x4C, 0xEC, +0xEC, 0xEA, 0x04, 0x61, 0xFE, 0x4E, 0xC2, 0xED, +0x01, 0x61, 0x25, 0x22, 0x52, 0x69, 0x38, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x68, 0xFF, 0x6D, 0x02, 0x6E, +0x12, 0xE9, 0x25, 0xE2, 0x4E, 0xF2, 0x4C, 0x98, +0x87, 0x41, 0x3E, 0x4C, 0x40, 0xEA, 0x4E, 0xF2, +0x4C, 0x98, 0x87, 0x41, 0x40, 0x4C, 0x00, 0x6D, +0x02, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF4, 0x00, 0x6A, +0x6C, 0xEA, 0x13, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x3D, 0xF6, 0x0C, 0x4C, 0x0C, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF4, +0x00, 0x6A, 0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x3D, 0xF6, 0x18, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x00, 0x68, 0x52, 0x6A, 0x58, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0x60, 0xF2, 0x08, 0x4B, +0x12, 0xEA, 0x49, 0xE3, 0x20, 0xF0, 0x85, 0xA2, +0x80, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xFF, 0x6C, +0x8C, 0xEB, 0x3D, 0x2B, 0x40, 0xF0, 0x85, 0xA2, +0xFF, 0x74, 0x0E, 0x60, 0x40, 0xF0, 0x87, 0xA2, +0x63, 0x5C, 0x04, 0x60, 0x01, 0x4C, 0x40, 0xF0, +0x87, 0xC2, 0x06, 0x10, 0x40, 0xF0, 0x67, 0xC2, +0x01, 0x6B, 0x6B, 0xEB, 0x40, 0xF0, 0x65, 0xC2, +0x40, 0xF0, 0x66, 0xA2, 0xFF, 0x73, 0x0F, 0x60, +0x40, 0xF0, 0x68, 0xA2, 0x63, 0x5B, 0x08, 0x61, +0x00, 0x6B, 0x40, 0xF0, 0x68, 0xC2, 0x01, 0x6B, +0x6B, 0xEB, 0x40, 0xF0, 0x66, 0xC2, 0x03, 0x10, +0x01, 0x4B, 0x40, 0xF0, 0x68, 0xC2, 0x17, 0x28, +0x30, 0xF0, 0x20, 0x6C, 0x25, 0xF6, 0x88, 0x9C, +0x00, 0xF4, 0x00, 0x6B, 0x8C, 0xEB, 0x0F, 0x23, +0x40, 0xF0, 0xA5, 0xA2, 0x40, 0xF0, 0xC6, 0xA2, +0x40, 0xF0, 0xE7, 0xA2, 0x40, 0xF0, 0x48, 0xA2, +0x10, 0xF0, 0x24, 0x6C, 0x5D, 0xF6, 0x04, 0x4C, +0x04, 0xD2, 0x80, 0x18, 0x35, 0x19, 0x01, 0x48, +0xFF, 0x6A, 0x4C, 0xE8, 0x80, 0x70, 0xAE, 0x61, +0x07, 0x97, 0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0xFF, 0x6B, 0x6C, 0xEE, 0x52, 0x68, 0x18, 0xEE, +0x12, 0x91, 0x13, 0x92, 0x6C, 0xEF, 0x6C, 0xE9, +0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0x60, 0xF2, +0x08, 0x4B, 0x08, 0xD7, 0x12, 0xE8, 0x01, 0xE3, +0x20, 0xF0, 0x73, 0xA0, 0xEE, 0xEB, 0x06, 0x2B, +0x7E, 0xA0, 0x03, 0x6C, 0x6A, 0x33, 0x8C, 0xEB, +0x2E, 0xEB, 0x25, 0x23, 0x7D, 0x67, 0x87, 0x43, +0x19, 0x4C, 0x80, 0xA4, 0x55, 0xC3, 0x00, 0x6A, +0xD3, 0xC3, 0x92, 0xC3, 0x56, 0xC3, 0x56, 0xA8, +0x38, 0xC3, 0x06, 0x96, 0x57, 0xC3, 0x0C, 0x6A, +0x50, 0xC3, 0x07, 0x6A, 0x4F, 0xCB, 0x04, 0x94, +0x05, 0x95, 0x07, 0x97, 0x80, 0x18, 0x47, 0x10, +0x7D, 0x67, 0x87, 0x43, 0x19, 0x4C, 0x60, 0xA4, +0x03, 0x6A, 0x2C, 0xEA, 0x9E, 0xA0, 0x20, 0xF0, +0x73, 0xC0, 0x48, 0x33, 0x0D, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x6D, 0xEA, 0x5E, 0xC0, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xF8, 0x63, 0x0F, 0x62, 0x0E, 0xD1, 0x0D, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0xFF, 0x6B, 0x06, 0xD2, +0x6C, 0xED, 0xFF, 0x6C, 0x7F, 0x6A, 0xEC, 0xEC, +0xAC, 0xEA, 0x0A, 0xD4, 0x07, 0xD2, 0xCC, 0xEB, +0x06, 0x94, 0x10, 0xF0, 0x24, 0x6A, 0x0B, 0xD3, +0x9C, 0xF5, 0x4C, 0x9A, 0x80, 0x6B, 0xAC, 0xEB, +0x09, 0xD3, 0x94, 0x33, 0x49, 0xE3, 0x40, 0xA2, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF5, 0x4C, 0x9A, +0x07, 0x95, 0x09, 0x96, 0x0A, 0x97, 0x40, 0xEA, +0xFF, 0x72, 0x22, 0x67, 0xA0, 0xF0, 0x05, 0x60, +0x06, 0x92, 0x52, 0x68, 0x06, 0x95, 0x18, 0xEA, +0x05, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF2, +0x08, 0x4A, 0x12, 0xE8, 0x01, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0x78, 0xED, 0xC0, 0xF1, 0x08, 0x4A, +0xFF, 0x6D, 0x12, 0xEC, 0x49, 0xE4, 0x07, 0xF4, +0x4C, 0xA2, 0x07, 0x6C, 0x4C, 0xEC, 0x0B, 0x92, +0xAC, 0xEC, 0x08, 0xD4, 0x29, 0x2A, 0x63, 0xA0, +0x5F, 0xA0, 0x6E, 0xEA, 0x0C, 0x22, 0x06, 0x94, +0x30, 0xF0, 0x20, 0x6A, 0xBD, 0x67, 0x8C, 0x33, +0x2F, 0xF7, 0x1C, 0x4A, 0x69, 0xE2, 0x67, 0x45, +0x25, 0x4B, 0xA0, 0xAB, 0xA3, 0xCA, 0x20, 0xF0, +0x66, 0xA0, 0x41, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x20, 0xF0, 0x46, 0xC0, 0x23, 0xC0, 0x06, 0x94, +0xB1, 0x67, 0x80, 0x18, 0x7D, 0x1C, 0x0A, 0x93, +0x06, 0x96, 0x00, 0x6A, 0x82, 0x67, 0xA2, 0x67, +0xF1, 0x67, 0x05, 0xD2, 0x04, 0xD3, 0x80, 0x18, +0xDC, 0x1E, 0x00, 0x6A, 0x82, 0x67, 0x29, 0x10, +0x20, 0xF0, 0x86, 0xA0, 0x40, 0x6A, 0x23, 0xC0, +0x8D, 0xEA, 0x20, 0xF0, 0x46, 0xC0, 0x0A, 0x95, +0x06, 0x96, 0x00, 0x6C, 0x04, 0xD5, 0xF1, 0x67, +0xA4, 0x67, 0x05, 0xD3, 0x80, 0x18, 0xDC, 0x1E, +0x07, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF1, +0x04, 0x4A, 0x49, 0xE3, 0x40, 0xA2, 0x30, 0xF0, +0x20, 0x6B, 0x6F, 0xF3, 0x08, 0x4B, 0x20, 0xF0, +0x48, 0xC0, 0x07, 0x94, 0x6D, 0xE4, 0x60, 0xA3, +0x20, 0xF0, 0x92, 0xA0, 0x63, 0xEC, 0x03, 0x60, +0x04, 0x4A, 0x20, 0xF0, 0x48, 0xC0, 0x01, 0x6A, +0x40, 0x6C, 0x0A, 0x95, 0xAC, 0x33, 0x08, 0x95, +0x6D, 0xE5, 0x8D, 0xEB, 0x00, 0xF6, 0x60, 0x33, +0xFF, 0x6C, 0x00, 0xF6, 0x63, 0x33, 0x8C, 0xEB, +0x06, 0x94, 0x03, 0x5C, 0x0A, 0x60, 0x10, 0xF0, +0x24, 0x6C, 0xDC, 0xF5, 0x80, 0x9C, 0x20, 0xC4, +0x10, 0xF0, 0x24, 0x6C, 0xDC, 0xF5, 0x8C, 0x9C, +0x60, 0xC4, 0x30, 0xF0, 0x20, 0x6C, 0xC5, 0xF4, +0xA3, 0xA4, 0x04, 0x6C, 0xAC, 0xEC, 0x05, 0x24, +0x07, 0x94, 0x09, 0x91, 0x8D, 0xE9, 0xFF, 0x6C, +0x8C, 0xE9, 0x06, 0x95, 0xB4, 0x34, 0x10, 0xF0, +0x24, 0x6D, 0x9C, 0xF5, 0xB0, 0x9D, 0xB5, 0xE4, +0x20, 0xC5, 0x10, 0xF0, 0x24, 0x6D, 0x9C, 0xF5, +0xAC, 0x9D, 0xB5, 0xE4, 0x60, 0xC5, 0x10, 0xF0, +0x24, 0x6B, 0xDC, 0xF5, 0x70, 0x9B, 0x71, 0xE4, +0x40, 0xC4, 0x0F, 0x97, 0x0E, 0x91, 0x0D, 0x90, +0x08, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x69, 0x8C, 0xE9, +0x52, 0x68, 0x18, 0xE9, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xF2, 0x08, 0x4A, 0x12, 0xE8, 0x01, 0xE2, +0x84, 0xA0, 0x0F, 0x5C, 0x53, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x88, 0x33, 0xDB, 0xF6, 0x00, 0x4A, +0x69, 0xE2, 0x40, 0x9A, 0x00, 0xEA, 0x1B, 0x6A, +0x2E, 0x10, 0x3D, 0x6A, 0x20, 0xF0, 0x60, 0xA0, +0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x02, 0x6B, 0x3A, 0x10, 0x20, 0xF0, 0x60, 0xA0, +0x13, 0x6A, 0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x01, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x20, 0xF0, 0x60, 0xA0, 0x33, 0x6A, +0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x01, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, 0x40, 0xC0, +0x04, 0x6D, 0x30, 0x10, 0x20, 0xF0, 0x60, 0xA0, +0x0B, 0x6A, 0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x03, 0x6E, 0x20, 0xF0, 0x40, 0xC0, +0x04, 0xD6, 0x25, 0x10, 0x47, 0x6A, 0x20, 0xF0, +0x60, 0xA0, 0x47, 0xC0, 0x08, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x03, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x05, 0x6A, 0x04, 0xD2, 0x17, 0x10, +0x23, 0x6A, 0x20, 0xF0, 0x60, 0xA0, 0x47, 0xC0, +0x08, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x03, 0x6B, +0x6D, 0xEA, 0x05, 0x6B, 0x20, 0xF0, 0x40, 0xC0, +0x04, 0xD3, 0x09, 0x10, 0x20, 0xF0, 0x60, 0xA0, +0x08, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x03, 0x6D, 0x04, 0xD5, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF5, 0x58, 0x9A, 0x2C, 0x35, +0x8C, 0x34, 0x55, 0xE5, 0x10, 0xF0, 0x30, 0x6A, +0x24, 0xF3, 0x0C, 0x4A, 0x91, 0xE2, 0xE5, 0x67, +0xFD, 0x65, 0x00, 0x6A, 0x05, 0xD5, 0x05, 0x96, +0x48, 0x33, 0x20, 0xF0, 0xA5, 0xA0, 0xCD, 0xE3, +0x60, 0x9B, 0xC0, 0x9C, 0x1D, 0x65, 0xB8, 0x67, +0xCC, 0xEB, 0x03, 0x6E, 0xAC, 0xEE, 0x02, 0x76, +0x07, 0x61, 0xFF, 0x6E, 0x4C, 0xEE, 0x01, 0x76, +0x03, 0x61, 0x41, 0x6E, 0xCB, 0xEE, 0xCC, 0xEB, +0x48, 0x36, 0xF5, 0xE6, 0x60, 0xDD, 0x01, 0x4A, +0x7F, 0x67, 0x79, 0xE6, 0x02, 0x72, 0x60, 0x9E, +0x04, 0x4C, 0xE1, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF5, 0x78, 0x9B, 0x2C, 0x32, 0x91, 0x67, +0x6D, 0xE2, 0xA0, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0x9C, 0xF5, 0x7C, 0x9B, 0x69, 0xE2, 0xC0, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0x50, 0x9A, +0x34, 0x33, 0x49, 0xE3, 0x40, 0xA2, 0xFF, 0x6B, +0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x40, 0x9A, 0x05, 0xD3, 0x40, 0xEA, 0x05, 0x96, +0x20, 0xF0, 0xE5, 0xA0, 0x80, 0x6D, 0xAB, 0xED, +0xCC, 0xED, 0x4D, 0xED, 0xEA, 0x37, 0x03, 0x6A, +0x4C, 0xEF, 0xFF, 0x6A, 0x4C, 0xEF, 0x4C, 0xED, +0x00, 0x6E, 0x91, 0x67, 0x80, 0x18, 0x00, 0x1F, +0x7D, 0x67, 0xA7, 0x43, 0x09, 0x4D, 0x60, 0xA5, +0x30, 0xF0, 0x20, 0x6A, 0x91, 0x67, 0x62, 0xC0, +0x6E, 0xF5, 0x44, 0x9A, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF5, 0x48, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x01, 0x6B, 0x6C, 0xEA, 0x09, 0x22, 0xA0, 0xA0, +0xC1, 0xA0, 0xE2, 0xA0, 0x10, 0xF0, 0x24, 0x6C, +0x5D, 0xF6, 0x1C, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF5, 0x54, 0x9A, 0x00, 0x68, 0x60, 0xA2, +0xFF, 0x6A, 0x83, 0x67, 0x10, 0xF0, 0x24, 0x6B, +0xBC, 0xF5, 0x7C, 0x9B, 0x4C, 0xEC, 0x06, 0xD4, +0x60, 0xA3, 0x01, 0x6C, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x56, 0x32, +0x8C, 0xEA, 0xE5, 0xF2, 0xBB, 0xA3, 0x48, 0x34, +0x05, 0x6A, 0x4B, 0xEA, 0xAC, 0xEA, 0x8D, 0xEA, +0xE5, 0xF2, 0x5B, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0x90, 0x67, 0x40, 0xEA, +0x69, 0x22, 0x52, 0x69, 0x38, 0xE8, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0x04, 0x6B, +0xFF, 0x6C, 0x12, 0xE9, 0x25, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE5, 0xF2, +0xBB, 0xA2, 0xAC, 0xEB, 0x26, 0x23, 0x06, 0x93, +0x0A, 0xEB, 0x23, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF5, 0x78, 0x9B, 0x65, 0xF4, 0x40, 0x9A, +0x60, 0xA3, 0xA3, 0x67, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF5, 0x7C, 0x9B, 0x8C, 0xED, 0x04, 0xD5, +0x60, 0xA3, 0x6C, 0xEC, 0x10, 0x6B, 0x6C, 0xEA, +0x05, 0xD4, 0x09, 0x22, 0x05, 0x96, 0x04, 0x97, +0x10, 0xF0, 0x24, 0x6C, 0x7D, 0xF6, 0x14, 0x4C, +0xB0, 0x67, 0x80, 0x18, 0x35, 0x19, 0x04, 0x95, +0x05, 0x97, 0x90, 0x67, 0x00, 0x6E, 0x80, 0x18, +0x00, 0x1F, 0x67, 0x40, 0x30, 0xF0, 0x20, 0x6A, +0x43, 0x4B, 0x6C, 0x33, 0xEF, 0xF4, 0x08, 0x4A, +0x49, 0xE3, 0x45, 0xA2, 0x05, 0x2A, 0x20, 0xF0, +0x67, 0xA1, 0x80, 0x4A, 0x6D, 0xEA, 0x04, 0x10, +0x20, 0xF0, 0x67, 0xA1, 0x7F, 0x6A, 0x6C, 0xEA, +0x20, 0xF0, 0x47, 0xC1, 0x11, 0x28, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x10, 0x6B, +0x6C, 0xEA, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x2F, 0xF7, 0xBD, 0xA2, 0x10, 0xF0, 0x24, 0x6C, +0x9D, 0xF6, 0x10, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x67, 0x40, 0x30, 0xF0, 0x20, 0x6A, 0x43, 0x4B, +0x6C, 0x33, 0xEF, 0xF4, 0x08, 0x4A, 0x49, 0xE3, +0x00, 0x6B, 0x65, 0xC2, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x80, 0x70, 0x8B, 0x61, 0x80, 0x18, +0xAF, 0x1E, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF5, +0x48, 0x9A, 0x40, 0xEA, 0x80, 0x18, 0x33, 0x1C, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, +0x52, 0x68, 0x18, 0xEA, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, 0x03, 0x6B, +0x12, 0xE8, 0x01, 0xE2, 0x20, 0xF0, 0x86, 0xA0, +0x20, 0xF0, 0xA5, 0xA0, 0x3F, 0xA0, 0x8C, 0xEB, +0x68, 0x34, 0x0D, 0x6B, 0x6B, 0xEB, 0xAC, 0xEB, +0x8D, 0xEB, 0x40, 0xA0, 0x20, 0xF0, 0x65, 0xC0, +0x7F, 0x6B, 0x2C, 0xEB, 0x63, 0xEA, 0x01, 0x60, +0x22, 0x67, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, 0x0C, 0x22, +0x20, 0xF0, 0xC5, 0xA0, 0x10, 0xF0, 0x24, 0x6C, +0x03, 0x6A, 0xCA, 0x36, 0x9D, 0xF6, 0x1C, 0x4C, +0xB1, 0x67, 0x4C, 0xEE, 0x80, 0x18, 0x35, 0x19, +0x5F, 0xA0, 0x80, 0x6D, 0xAB, 0xED, 0x4C, 0xED, +0x20, 0xF0, 0xE5, 0xA0, 0x2D, 0xED, 0x00, 0xF6, +0xA0, 0x35, 0x04, 0x94, 0xFF, 0x6A, 0x00, 0xF6, +0xA3, 0x35, 0x4C, 0xED, 0xEA, 0x37, 0x03, 0x6A, +0x4C, 0xEF, 0x00, 0x6E, 0x80, 0x18, 0x00, 0x1F, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF6, 0x63, 0x13, 0x62, +0x12, 0xD1, 0x11, 0xD0, 0xFF, 0x6F, 0xEC, 0xEC, +0x52, 0x68, 0x18, 0xEC, 0x30, 0xF0, 0x20, 0x6A, +0x60, 0xF2, 0x08, 0x4A, 0x94, 0x33, 0xEC, 0xED, +0x09, 0xD4, 0x0C, 0xD5, 0x7F, 0x69, 0x12, 0xE8, +0x01, 0xE2, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, +0x50, 0x9A, 0x49, 0xE3, 0x40, 0xA2, 0x7D, 0x67, +0x58, 0xC3, 0x98, 0xA3, 0x03, 0x6B, 0x1B, 0x65, +0x08, 0xD4, 0xA0, 0xA0, 0x8C, 0xE9, 0x98, 0x67, +0x0A, 0xD5, 0x20, 0xF0, 0xC5, 0xA0, 0xBD, 0x67, +0xD2, 0x32, 0x6C, 0xEA, 0xEC, 0xEA, 0x0B, 0xD2, +0x47, 0x45, 0xCA, 0x33, 0x19, 0x4A, 0x40, 0xA2, +0x8C, 0xEB, 0x79, 0xC5, 0x20, 0xF0, 0x86, 0xA0, +0x5F, 0xC0, 0x04, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0x6D, 0xEA, 0x01, 0x6B, 0x6B, 0xEB, 0x65, 0xC0, +0x66, 0xC0, 0x09, 0x95, 0x30, 0xF0, 0x20, 0x6C, +0xEF, 0xF4, 0x08, 0x4C, 0x4A, 0x4D, 0xAC, 0x35, +0x95, 0xE5, 0x66, 0xC5, 0x09, 0x95, 0xAC, 0x35, +0x91, 0xE5, 0x0E, 0xD5, 0x40, 0xF2, 0x77, 0xC4, +0x20, 0xF0, 0x87, 0xA0, 0x11, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x20, 0xF0, 0x67, 0xC0, 0x80, 0x6B, +0x6B, 0xEB, 0x6D, 0xEA, 0x67, 0x4B, 0x6C, 0xEA, +0x20, 0xF0, 0x46, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x0C, 0x22, 0x58, 0x67, 0x7D, 0x67, 0xCC, 0xEA, +0x08, 0x95, 0xD9, 0xA3, 0x10, 0xF0, 0x24, 0x6C, +0xBD, 0xF6, 0x10, 0x4C, 0x4C, 0xEF, 0x80, 0x18, +0x35, 0x19, 0x0A, 0x94, 0x83, 0xE9, 0x79, 0x60, +0x09, 0x94, 0x06, 0x05, 0x00, 0xF0, 0x19, 0x06, +0x01, 0x6F, 0x80, 0x18, 0xF7, 0x1D, 0xA0, 0xF0, +0x09, 0x2A, 0xBD, 0x67, 0x20, 0xF0, 0x45, 0xA0, +0x99, 0xA5, 0x03, 0x6B, 0xA3, 0x67, 0x4C, 0xED, +0xA2, 0xEC, 0x1A, 0x60, 0xDD, 0x67, 0x01, 0x4C, +0x0D, 0x6D, 0x99, 0xC6, 0xAB, 0xED, 0x6C, 0xEC, +0x4C, 0xED, 0x88, 0x34, 0x8D, 0xED, 0x38, 0xC6, +0x30, 0xF0, 0x20, 0x6A, 0x20, 0xF0, 0xA5, 0xC0, +0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x07, 0x22, 0xB9, 0xA6, 0x10, 0xF0, 0x24, 0x6C, +0xDD, 0xF6, 0x0C, 0x4C, 0x80, 0x18, 0x35, 0x19, +0xDD, 0x67, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x4C, 0x9A, 0x09, 0x94, 0xB8, 0xA6, 0x40, 0xEA, +0xFF, 0x72, 0x08, 0xD2, 0x08, 0x61, 0x47, 0x41, +0x4C, 0x4A, 0x08, 0xD2, 0x08, 0x93, 0xFF, 0x6A, +0x4C, 0xEB, 0x08, 0xD3, 0x17, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, +0x6C, 0xEA, 0x07, 0x22, 0x08, 0x95, 0x10, 0xF0, +0x24, 0x6C, 0xDD, 0xF6, 0x1C, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x9D, 0x67, 0xA7, 0x44, 0x19, 0x4D, +0xA0, 0xA5, 0xB8, 0xC4, 0x5F, 0x10, 0x01, 0x49, +0xFF, 0x6A, 0x4C, 0xE9, 0x09, 0x96, 0x0B, 0x97, +0x91, 0x67, 0x00, 0x6D, 0x80, 0x18, 0xD7, 0x1C, +0xDD, 0x67, 0x58, 0xC6, 0x58, 0xA6, 0xFF, 0x72, +0x08, 0x61, 0x0A, 0x92, 0x43, 0xE9, 0x02, 0x61, +0x58, 0xC6, 0x03, 0x10, 0x08, 0x94, 0x8A, 0xE9, +0xEA, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, 0x42, 0x22, +0xDD, 0x67, 0xB8, 0xA6, 0x10, 0xF0, 0x24, 0x6C, +0xFD, 0xF6, 0x0C, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x39, 0x10, 0x0A, 0x92, 0x4E, 0xE9, 0x21, 0x29, +0x20, 0xF0, 0x46, 0xA0, 0x04, 0x6B, 0x6C, 0xEA, +0xE0, 0xF0, 0x0C, 0x22, 0x08, 0x92, 0x80, 0x6C, +0x8B, 0xEC, 0x8C, 0xEA, 0xFF, 0x6D, 0xAC, 0xEA, +0xE0, 0xF0, 0x04, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0x0A, 0x95, 0x25, 0xF6, 0x48, 0x9A, 0xDD, 0x67, +0xAD, 0xEC, 0x6C, 0xEA, 0x98, 0xC6, 0xA0, 0xF0, +0x1F, 0x22, 0xB8, 0xA6, 0x10, 0xF0, 0x24, 0x6C, +0xFD, 0xF6, 0x18, 0x4C, 0x80, 0x18, 0x35, 0x19, +0xB7, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, 0x08, 0x22, +0x5D, 0x67, 0xB8, 0xA2, 0x10, 0xF0, 0x24, 0x6C, +0x1D, 0xF7, 0x04, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x7D, 0x67, 0x87, 0x43, 0x21, 0x4C, 0x80, 0xA4, +0x98, 0xC3, 0x9F, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x0A, 0x22, 0xDD, 0x67, 0xB8, 0xA6, 0xE6, 0xA0, +0xC5, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0x1D, 0xF7, +0x10, 0x4C, 0x80, 0x18, 0x35, 0x19, 0x5D, 0x67, +0x09, 0x94, 0xB8, 0xA2, 0x80, 0x18, 0x66, 0x1E, +0x7D, 0x67, 0x58, 0xC3, 0x09, 0x94, 0xA5, 0xA0, +0x80, 0x18, 0x66, 0x1E, 0x45, 0xC0, 0x09, 0x94, +0xA6, 0xA0, 0x80, 0x18, 0x66, 0x1E, 0x46, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x0A, 0x22, 0xDD, 0x67, +0xB8, 0xA6, 0xE6, 0xA0, 0xC5, 0xA0, 0x10, 0xF0, +0x24, 0x6C, 0x3D, 0xF7, 0x00, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x46, 0xA0, 0xFF, 0x6B, 0x85, 0xA0, +0x4E, 0xEB, 0x01, 0x5B, 0x78, 0x67, 0xFF, 0x74, +0x05, 0x61, 0x45, 0xC0, 0x01, 0x6A, 0x4B, 0xEA, +0x46, 0xC0, 0x01, 0x4B, 0x9D, 0x67, 0x58, 0xA4, +0xFF, 0x72, 0x09, 0x61, 0x45, 0xA0, 0x01, 0x4B, +0x58, 0xC4, 0x01, 0x6A, 0x4B, 0xEA, 0x45, 0xC0, +0xFF, 0x6A, 0x4C, 0xEB, 0x08, 0x10, 0x07, 0x2B, +0x20, 0xF0, 0x66, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x10, 0x6B, 0x08, 0x10, 0x01, 0x73, +0x08, 0x61, 0x20, 0xF0, 0x66, 0xA0, 0x19, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x08, 0x6B, 0x6D, 0xEA, +0x07, 0x10, 0x02, 0x73, 0x0F, 0x61, 0x20, 0xF0, +0x66, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x20, 0xF0, 0x46, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, +0x33, 0x22, 0x22, 0x10, 0x20, 0xF0, 0x66, 0xA0, +0x19, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, +0x46, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x04, 0x6B, 0x6C, 0xEA, 0x06, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x3D, 0xF7, 0x10, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x20, 0xF0, 0x66, 0xA0, +0x03, 0x6A, 0x20, 0xF0, 0x85, 0xA0, 0x6C, 0xEA, +0x48, 0x33, 0x0D, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0x6D, 0xEA, 0x20, 0xF0, 0x45, 0xC0, 0x2A, 0x10, +0x20, 0xF0, 0x46, 0xA0, 0xDD, 0x67, 0xB8, 0xA6, +0xE6, 0xA0, 0xC5, 0xA0, 0x4E, 0x32, 0x03, 0x6B, +0x10, 0xF0, 0x24, 0x6C, 0x6C, 0xEA, 0x3D, 0xF7, +0x1C, 0x4C, 0x04, 0xD2, 0x80, 0x18, 0x35, 0x19, +0x0C, 0x92, 0x01, 0x6E, 0x01, 0x72, 0x08, 0x61, +0x20, 0xF0, 0x66, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x20, 0xF0, 0x46, 0xC0, 0x00, 0x6E, +0x20, 0xF0, 0x63, 0xA0, 0x0F, 0x6A, 0x6C, 0xEA, +0x10, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, 0x43, 0xC0, +0x7D, 0x67, 0x09, 0x94, 0xB8, 0xA3, 0xF9, 0xA3, +0x80, 0x18, 0x00, 0x1F, 0x13, 0x97, 0x12, 0x91, +0x11, 0x90, 0x0A, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF7, 0x63, 0x11, 0x62, 0x10, 0xD1, 0x0F, 0xD0, +0xFF, 0x6F, 0xEC, 0xEC, 0x52, 0x68, 0x18, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF2, 0x08, 0x4A, +0x94, 0x33, 0xEC, 0xED, 0xEC, 0xEE, 0x08, 0xD4, +0x0C, 0xD6, 0x07, 0xD5, 0x7F, 0x69, 0x12, 0xE8, +0x01, 0xE2, 0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, +0x50, 0x9A, 0x49, 0xE3, 0x40, 0xA2, 0x7D, 0x67, +0x50, 0xC3, 0x40, 0xA0, 0xD0, 0xA3, 0x06, 0xD2, +0x61, 0xA0, 0xFE, 0x65, 0xCC, 0xE9, 0x0A, 0xD3, +0x20, 0xF0, 0xC5, 0xA0, 0xD2, 0x32, 0x09, 0xD2, +0x09, 0x93, 0x03, 0x6A, 0xCA, 0x34, 0x4C, 0xEB, +0x0B, 0xD6, 0x4C, 0xEC, 0xEC, 0xEB, 0xDD, 0x67, +0x09, 0xD3, 0x91, 0xC6, 0x20, 0xF0, 0xA6, 0xA0, +0x04, 0x6B, 0x6B, 0xEB, 0xAC, 0xEB, 0x8D, 0xEB, +0x01, 0x6C, 0x8B, 0xEC, 0x85, 0xC0, 0x86, 0xC0, +0x08, 0x96, 0x30, 0xF0, 0x20, 0x6D, 0xEF, 0xF4, +0x08, 0x4D, 0x4A, 0x4E, 0xCC, 0x36, 0xB9, 0xE6, +0x86, 0xC6, 0x08, 0x96, 0xCC, 0x36, 0xB5, 0xE6, +0x40, 0xF2, 0x97, 0xC5, 0x20, 0xF0, 0xA7, 0xA0, +0x11, 0x6C, 0x8B, 0xEC, 0xAC, 0xEC, 0x20, 0xF0, +0x87, 0xC0, 0x80, 0x6C, 0x8B, 0xEC, 0x8D, 0xEB, +0x67, 0x4C, 0x8C, 0xEB, 0x20, 0xF0, 0x66, 0xC0, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x08, 0x6C, 0x8C, 0xEB, 0x0C, 0x23, 0x0B, 0x93, +0x10, 0xF0, 0x24, 0x6C, 0x5D, 0xF7, 0x18, 0x4C, +0x6C, 0xEA, 0x7D, 0x67, 0xD1, 0xA3, 0xBF, 0x67, +0x4C, 0xEF, 0x80, 0x18, 0x35, 0x19, 0x06, 0x96, +0x23, 0xEE, 0x02, 0x60, 0x5D, 0x67, 0xD0, 0xC2, +0x07, 0x92, 0x00, 0x6E, 0x06, 0xD6, 0x50, 0x22, +0x7D, 0x67, 0x50, 0xA3, 0x04, 0x05, 0x00, 0xF0, +0x11, 0x06, 0x5F, 0xC0, 0x08, 0x94, 0x02, 0x6F, +0x80, 0x18, 0xF7, 0x1D, 0x43, 0x2A, 0xDD, 0x67, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x48, 0x9A, +0x08, 0x94, 0xB0, 0xA6, 0x40, 0xEA, 0xFF, 0x72, +0x08, 0x60, 0x07, 0x96, 0x7D, 0x67, 0x50, 0xC3, +0xFF, 0x4E, 0xFF, 0x6A, 0x4C, 0xEE, 0x07, 0xD6, +0x31, 0x26, 0x0A, 0x92, 0x00, 0x6B, 0x06, 0xD3, +0x23, 0xEA, 0x22, 0x61, 0xDD, 0x67, 0x47, 0x46, +0x21, 0x4A, 0x40, 0xA2, 0x50, 0xC6, 0x28, 0x10, +0x08, 0x96, 0x09, 0x97, 0x91, 0x67, 0x01, 0x6D, +0x80, 0x18, 0xD7, 0x1C, 0xDD, 0x67, 0x50, 0xC6, +0x0A, 0x92, 0x23, 0xEA, 0x02, 0x61, 0x50, 0xC6, +0x0A, 0x10, 0xDD, 0x67, 0x50, 0xA6, 0xFF, 0x72, +0x06, 0x61, 0xFF, 0x6A, 0xFF, 0x49, 0x4C, 0xE9, +0x0B, 0x92, 0x4A, 0xE9, 0xE9, 0x61, 0x06, 0x93, +0xFF, 0x6A, 0x01, 0x4B, 0x4C, 0xEB, 0x06, 0xD3, +0x06, 0x96, 0x07, 0x92, 0x43, 0xEE, 0x06, 0x60, +0x68, 0x41, 0xB4, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, +0x0B, 0xD3, 0xDA, 0x17, 0x01, 0x6E, 0x06, 0xD6, +0x0C, 0x92, 0x01, 0x72, 0x09, 0x61, 0x20, 0xF0, +0x66, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x00, 0x6B, 0x20, 0xF0, 0x46, 0xC0, 0x06, 0xD3, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x08, 0x6B, 0x6C, 0xEA, 0x09, 0x22, 0xDD, 0x67, +0xB0, 0xA6, 0xD1, 0xA6, 0x10, 0xF0, 0x24, 0x6C, +0x7D, 0xF7, 0x14, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x20, 0xF0, 0x63, 0xA0, 0x0F, 0x6A, 0x6C, 0xEA, +0x20, 0x6B, 0x6D, 0xEA, 0x20, 0xF0, 0x43, 0xC0, +0x5D, 0x67, 0xF1, 0xA2, 0x08, 0x94, 0xB0, 0xA2, +0x06, 0x96, 0x80, 0x18, 0x00, 0x1F, 0x11, 0x97, +0x10, 0x91, 0x0F, 0x90, 0x09, 0x63, 0x00, 0xEF, +0xF6, 0x63, 0x13, 0x62, 0x12, 0xD1, 0x11, 0xD0, +0xFF, 0x6A, 0x4C, 0xEC, 0x52, 0x68, 0x18, 0xEC, +0x30, 0xF0, 0x20, 0x6B, 0x60, 0xF2, 0x08, 0x4B, +0x09, 0xD4, 0x9D, 0x67, 0x12, 0xE8, 0x01, 0xE3, +0x00, 0x6B, 0x6C, 0xCC, 0x6D, 0xCC, 0x20, 0xF0, +0x86, 0xA0, 0x40, 0x6B, 0x8C, 0xEB, 0x4C, 0xEB, +0x0D, 0x23, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x20, 0xF2, +0x11, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x9D, 0xF7, +0x04, 0x4C, 0x2A, 0x12, 0x09, 0x95, 0x10, 0xF0, +0x24, 0x6C, 0x9C, 0xF5, 0x90, 0x9C, 0xB4, 0x33, +0x7F, 0x6E, 0x91, 0xE3, 0x20, 0xA4, 0x80, 0x6C, +0x4C, 0xE9, 0x2C, 0xEE, 0x2C, 0xEC, 0x0A, 0xD6, +0x0E, 0xD4, 0x20, 0xF0, 0x85, 0xA0, 0x40, 0xF0, +0x24, 0xC0, 0x0A, 0x95, 0x8A, 0x34, 0x0C, 0xD4, +0x0C, 0x96, 0x03, 0x6C, 0x8C, 0xEE, 0x10, 0xF0, +0x24, 0x6C, 0x9C, 0xF5, 0x8C, 0x9C, 0x4C, 0xEE, +0x0C, 0xD6, 0x8D, 0xE3, 0x60, 0xA3, 0x83, 0x67, +0x4C, 0xEC, 0x0F, 0xD4, 0x60, 0xA0, 0xA3, 0xEB, +0x08, 0x60, 0x0E, 0x96, 0x0A, 0xD3, 0x23, 0x67, +0x04, 0x26, 0x80, 0x69, 0x2B, 0xE9, 0x6D, 0xE9, +0x4C, 0xE9, 0x09, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xA2, 0xF7, 0x14, 0x4B, +0x64, 0x33, 0x4D, 0xE3, 0x60, 0xAB, 0xE0, 0xF1, +0x11, 0x23, 0x09, 0x93, 0x23, 0xF0, 0x14, 0x4B, +0x64, 0x33, 0x4D, 0xE3, 0x60, 0xAB, 0x03, 0x5B, +0x0B, 0x61, 0x65, 0xF4, 0x40, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x9D, 0xF7, 0x10, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x30, 0xF0, 0x20, 0x6A, 0x08, 0xD2, 0x09, 0x92, +0x08, 0x93, 0x30, 0xF0, 0x20, 0x6E, 0xA2, 0xF7, +0x14, 0x4A, 0xC0, 0xF1, 0x08, 0x4B, 0x44, 0x32, +0x69, 0xE2, 0xA0, 0xAA, 0x09, 0x92, 0x08, 0xD3, +0xA3, 0xF0, 0x14, 0x4A, 0x44, 0x32, 0x69, 0xE2, +0x80, 0xAA, 0x0B, 0xD2, 0x4E, 0xF5, 0x40, 0x9E, +0x93, 0xE5, 0x40, 0xEA, 0x0D, 0xD2, 0x09, 0x92, +0x08, 0x93, 0x0B, 0x96, 0x23, 0xF1, 0x14, 0x4A, +0x44, 0x32, 0x69, 0xE2, 0xA0, 0xAA, 0x30, 0xF0, +0x20, 0x6B, 0x80, 0xAE, 0x4E, 0xF5, 0x40, 0x9B, +0x93, 0xE5, 0x40, 0xEA, 0x9D, 0x67, 0xA7, 0x44, +0x2D, 0x4D, 0x80, 0xAD, 0x0B, 0xD2, 0x02, 0x6B, +0x96, 0xC8, 0x08, 0x95, 0x65, 0xF4, 0x40, 0x9D, +0x6C, 0xEA, 0x08, 0x22, 0x0D, 0x95, 0x0B, 0x96, +0x10, 0xF0, 0x24, 0x6C, 0x9D, 0xF7, 0x18, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, 0x20, 0x6C, +0xC0, 0xF1, 0x08, 0x4C, 0x65, 0xF4, 0x40, 0x9C, +0x02, 0x6B, 0x6C, 0xEA, 0x18, 0x22, 0x09, 0x92, +0x09, 0x96, 0x09, 0x93, 0xA3, 0xF0, 0x14, 0x4A, +0xA2, 0xF7, 0x14, 0x4E, 0x23, 0xF0, 0x14, 0x4B, +0x44, 0x32, 0xC4, 0x36, 0x64, 0x33, 0x89, 0xE2, +0x99, 0xE6, 0x8D, 0xE3, 0xA0, 0xAA, 0xC0, 0xAE, +0xE0, 0xAB, 0x10, 0xF0, 0x24, 0x6C, 0xBD, 0xF7, +0x08, 0x4C, 0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x0C, 0x22, 0x0F, 0x96, 0x18, 0x6D, +0x10, 0xF0, 0x24, 0x6C, 0xCC, 0xED, 0x0C, 0x96, +0xBD, 0xF7, 0x18, 0x4C, 0xAE, 0x35, 0xF1, 0x67, +0x80, 0x18, 0x35, 0x19, 0x09, 0x94, 0x0D, 0x95, +0x0A, 0x96, 0x00, 0xF0, 0x1A, 0x02, 0x06, 0x07, +0x04, 0xD2, 0x80, 0x18, 0x59, 0x1D, 0x0E, 0x93, +0x0A, 0x6A, 0x08, 0x2B, 0x0A, 0x94, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x49, 0xE4, +0x85, 0xF2, 0x5C, 0xA2, 0xBD, 0x67, 0x8C, 0xAD, +0xDD, 0x67, 0x6D, 0xAE, 0xA3, 0x44, 0x55, 0xE5, +0xA2, 0xEB, 0x00, 0x69, 0x05, 0x60, 0x23, 0x44, +0x67, 0xE1, 0x25, 0xE2, 0xFF, 0x6A, 0x4C, 0xE9, +0x0A, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x49, 0xE3, 0xBD, 0x67, 0x45, 0xF2, +0x48, 0xA2, 0x8C, 0xAD, 0xDD, 0x67, 0x6D, 0xAE, +0x95, 0xE2, 0xA2, 0xEB, 0x00, 0x6D, 0x08, 0xD5, +0x05, 0x60, 0x6F, 0xE4, 0x4D, 0xE3, 0xFF, 0x6A, +0x4C, 0xEB, 0x08, 0xD3, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x65, 0xF4, 0x60, 0x9A, +0x02, 0x6C, 0x8C, 0xEB, 0x0C, 0x23, 0x0A, 0x96, +0x10, 0xF0, 0x24, 0x6C, 0xDD, 0xF7, 0x10, 0x4C, +0x49, 0xE6, 0x45, 0xF2, 0xA8, 0xA2, 0x85, 0xF2, +0xDC, 0xA2, 0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, +0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x08, 0x22, 0x08, 0x95, 0x10, 0xF0, +0x24, 0x6C, 0xFD, 0xF7, 0x00, 0x4C, 0xD1, 0x67, +0x80, 0x18, 0x35, 0x19, 0x40, 0xF0, 0x40, 0xA0, +0x3F, 0x6B, 0x6C, 0xEA, 0x40, 0xF0, 0x60, 0x80, +0x00, 0x53, 0x13, 0x60, 0x43, 0xE9, 0x02, 0x60, +0x00, 0x69, 0x03, 0x10, 0x47, 0xE1, 0xFF, 0x6B, +0x6C, 0xE9, 0x08, 0x93, 0x43, 0xEB, 0x03, 0x60, +0x00, 0x6C, 0x08, 0xD4, 0x0E, 0x10, 0x08, 0x95, +0x57, 0xE5, 0xFF, 0x6A, 0x4C, 0xED, 0x08, 0xD5, +0x08, 0x10, 0x07, 0x22, 0x08, 0x96, 0xFF, 0x6B, +0x45, 0xE1, 0x59, 0xE6, 0x6C, 0xEE, 0x6C, 0xE9, +0x08, 0xD6, 0x5B, 0x59, 0x51, 0x67, 0x01, 0x61, +0x5A, 0x6A, 0xFF, 0x6B, 0x82, 0x67, 0x6C, 0xEC, +0x0A, 0xD4, 0x08, 0x94, 0xBD, 0x67, 0xC7, 0x45, +0x8C, 0xEB, 0x19, 0x4E, 0x42, 0x5B, 0x40, 0xA6, +0x01, 0x61, 0x41, 0x6A, 0xFF, 0x69, 0x4C, 0xE9, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x08, 0x22, 0x0A, 0x96, +0x10, 0xF0, 0x24, 0x6C, 0xFD, 0xF7, 0x10, 0x4C, +0xB1, 0x67, 0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE5, 0xF2, +0x9B, 0xA2, 0x04, 0x6B, 0x8C, 0xEB, 0x0B, 0x23, +0x65, 0xF4, 0x40, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0xA0, 0xF0, 0x1C, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x1E, 0xF0, 0x00, 0x4C, 0xB5, 0x10, 0x0D, 0x95, +0x0A, 0x96, 0xC3, 0xED, 0x03, 0x60, 0x0B, 0x93, +0x1E, 0x5B, 0x59, 0x61, 0x0B, 0x94, 0x50, 0x5C, +0x1D, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x06, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x1E, 0xF0, 0x0C, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x09, 0x94, 0x01, 0x6D, +0xC5, 0x67, 0x80, 0x18, 0x4E, 0x21, 0x20, 0xF0, +0x60, 0xA0, 0x39, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x20, 0xF0, 0x40, 0xC0, 0x00, 0x6A, 0x20, 0xF0, +0x41, 0xC0, 0x90, 0x10, 0x20, 0xF0, 0x80, 0xA0, +0x07, 0x6A, 0x8E, 0x33, 0x4C, 0xEB, 0x01, 0x4B, +0x4C, 0xEB, 0x6C, 0x35, 0x39, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xAD, 0xEB, 0x20, 0xF0, 0x60, 0xC0, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x02, 0x6C, 0x8C, 0xEB, 0x0A, 0x23, 0x20, 0xF0, +0xA0, 0xA0, 0x10, 0xF0, 0x24, 0x6C, 0x1E, 0xF0, +0x18, 0x4C, 0xAE, 0x35, 0x4C, 0xED, 0x80, 0x18, +0x35, 0x19, 0x20, 0xF0, 0x40, 0xA0, 0x07, 0x6B, +0x4E, 0x32, 0x6C, 0xEA, 0x02, 0x52, 0x6A, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x3E, 0xF0, 0x08, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x09, 0x94, 0x01, 0x6D, 0x00, 0x6E, +0x80, 0x18, 0x4E, 0x21, 0x2A, 0x10, 0x0D, 0x95, +0x23, 0xED, 0x32, 0x60, 0x20, 0xF0, 0x61, 0xA0, +0x01, 0x4B, 0x20, 0xF0, 0x61, 0xC0, 0x65, 0xF4, +0x40, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x08, 0x22, +0x20, 0xF0, 0xA1, 0xA0, 0x10, 0xF0, 0x24, 0x6C, +0x3E, 0xF0, 0x14, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x20, 0xF0, 0x41, 0xA0, 0x03, 0x5A, 0x3E, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x5E, 0xF0, 0x00, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x09, 0x94, 0x00, 0x6D, 0x80, 0x18, +0x5D, 0x20, 0x00, 0x6A, 0x20, 0xF0, 0x60, 0xA0, +0x20, 0xF0, 0x41, 0xC0, 0x39, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x20, 0xF0, 0x40, 0xC0, 0x22, 0x10, +0x20, 0xF0, 0x41, 0xA0, 0x03, 0x22, 0xFF, 0x4A, +0x20, 0xF0, 0x41, 0xC0, 0x20, 0xF0, 0x60, 0xA0, +0x07, 0x6C, 0x6E, 0x32, 0x8C, 0xEA, 0x09, 0x22, +0xFF, 0x4A, 0x8C, 0xEA, 0x4C, 0x34, 0x39, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x8D, 0xEA, 0x20, 0xF0, +0x40, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, +0x48, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x06, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x5E, 0xF0, 0x08, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x09, 0x94, 0x80, 0x18, +0xEF, 0x24, 0x13, 0x97, 0x12, 0x91, 0x11, 0x90, +0x0A, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x52, 0x68, 0x18, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0x60, 0xF2, 0x08, 0x4B, 0x04, 0xD4, 0x4C, 0xED, +0x12, 0xE8, 0x01, 0xE3, 0x94, 0x33, 0x10, 0xF0, +0x24, 0x6C, 0x9C, 0xF5, 0x90, 0x9C, 0x91, 0xE3, +0x80, 0xA4, 0xC4, 0x67, 0x10, 0xF0, 0x24, 0x6C, +0x4C, 0xEE, 0x9C, 0xF5, 0x8C, 0x9C, 0x05, 0xD6, +0x20, 0xF0, 0xC6, 0xA0, 0x8D, 0xE3, 0x80, 0xA3, +0x40, 0x6B, 0xCC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, +0xA0, 0xF0, 0x01, 0x23, 0x18, 0x69, 0x8C, 0xE9, +0x2F, 0x31, 0x01, 0x75, 0x4C, 0xE9, 0x23, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x00, 0xF1, 0x01, 0x4A, 0x6C, 0xEA, 0x06, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x5E, 0xF0, 0x14, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x20, 0xF0, 0x63, 0xA0, +0x10, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x20, 0xF0, +0x43, 0xC0, 0x04, 0x94, 0x05, 0x95, 0x00, 0x6E, +0xF1, 0x67, 0x80, 0x18, 0x00, 0x1F, 0x20, 0xF0, +0x66, 0xA0, 0x19, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x20, 0xF0, 0x46, 0xC0, 0x78, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF2, +0x00, 0x6A, 0x6C, 0xEA, 0x06, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x7E, 0xF0, 0x00, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x20, 0xF0, 0x83, 0xA0, 0x0F, 0x6A, +0x20, 0xF0, 0xA6, 0xA0, 0x64, 0x67, 0x4C, 0xEB, +0x01, 0x4B, 0x4C, 0xEB, 0xE1, 0x4A, 0x8C, 0xEA, +0x6D, 0xEA, 0xAE, 0x35, 0x03, 0x6B, 0x6C, 0xED, +0x20, 0xF0, 0x43, 0xC0, 0x43, 0x45, 0x6C, 0xEA, +0x02, 0x5A, 0x52, 0x60, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x08, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0xFF, 0x6A, 0x7E, 0xF0, 0x08, 0x4C, 0x4C, 0xED, +0x80, 0x18, 0x35, 0x19, 0x20, 0xF0, 0xA6, 0xA0, +0x03, 0x6C, 0xFF, 0x6E, 0xAE, 0x32, 0x8C, 0xEA, +0x6F, 0x42, 0xCC, 0xEB, 0x79, 0xE0, 0xC5, 0xA6, +0x03, 0x4A, 0x8C, 0xEA, 0x05, 0xD6, 0x4C, 0x36, +0x19, 0x6A, 0x4B, 0xEA, 0xAC, 0xEA, 0xCD, 0xEA, +0x20, 0xF0, 0x46, 0xC0, 0x04, 0x96, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0xCC, 0x35, +0x49, 0xE5, 0x6D, 0xE2, 0x40, 0xF2, 0x56, 0xA3, +0xFF, 0x72, 0x0B, 0x60, 0x20, 0xF0, 0x65, 0xA0, +0x4C, 0xEC, 0x22, 0x67, 0x0D, 0x6A, 0x4B, 0xEA, +0x88, 0x34, 0x6C, 0xEA, 0x8D, 0xEA, 0x20, 0xF0, +0x45, 0xC0, 0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, +0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, +0x08, 0x22, 0x05, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0x7E, 0xF0, 0x14, 0x4C, 0xB1, 0x67, 0x80, 0x18, +0x35, 0x19, 0x04, 0x94, 0x05, 0x95, 0x01, 0x6E, +0xF1, 0x67, 0x80, 0x18, 0x00, 0x1F, 0x03, 0x10, +0x04, 0x94, 0x80, 0x18, 0x35, 0x20, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xF6, 0x63, 0x13, 0x62, 0x12, 0xD1, 0x11, 0xD0, +0xFF, 0x6A, 0x24, 0x67, 0x4C, 0xE9, 0x52, 0x68, +0x18, 0xE9, 0x30, 0xF0, 0x20, 0x6B, 0x60, 0xF2, +0x08, 0x4B, 0x7F, 0x6E, 0x12, 0xE8, 0x01, 0xE3, +0x76, 0xA8, 0x83, 0x67, 0x4C, 0xEC, 0x0D, 0xD4, +0x10, 0xF0, 0x24, 0x6C, 0x9C, 0xF5, 0x90, 0x9C, +0x34, 0x33, 0x91, 0xE3, 0x80, 0xA4, 0x8C, 0xEA, +0x09, 0xD2, 0xCC, 0xEA, 0x08, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0x9C, 0xF5, 0x4C, 0x9A, 0x4D, 0xE3, +0x60, 0xA3, 0x18, 0x6A, 0x6C, 0xEA, 0x4E, 0x32, +0x0C, 0xD2, 0x33, 0xF0, 0x64, 0x41, 0x30, 0xF0, +0x20, 0x6A, 0x64, 0x33, 0xC0, 0xF1, 0x08, 0x4A, +0x4D, 0xE3, 0x60, 0xAB, 0x03, 0x5B, 0x15, 0x61, +0x65, 0xF4, 0x40, 0x9A, 0x00, 0xF2, 0x00, 0x6B, +0x4C, 0xEB, 0x06, 0x23, 0x10, 0xF0, 0x24, 0x6C, +0x9D, 0xF7, 0x10, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x01, 0x6D, 0x91, 0x67, 0xC5, 0x67, 0x80, 0x18, +0x4E, 0x21, 0x91, 0x67, 0x00, 0x6D, 0x80, 0x18, +0xF5, 0x22, 0x30, 0xF0, 0x20, 0x6F, 0x33, 0xF2, +0x44, 0x41, 0xC0, 0xF1, 0x08, 0x4F, 0x44, 0x32, +0xE9, 0xE2, 0xA0, 0xAA, 0x0E, 0xD2, 0xB3, 0xF1, +0x44, 0x41, 0x44, 0x32, 0xE9, 0xE2, 0x30, 0xF0, +0x20, 0x6B, 0x80, 0xAA, 0x07, 0xD2, 0x4E, 0xF5, +0x40, 0x9B, 0x93, 0xE5, 0x06, 0xD7, 0x40, 0xEA, +0x06, 0x94, 0x0B, 0xD2, 0x07, 0x96, 0x33, 0xF3, +0x44, 0x41, 0x44, 0x32, 0x89, 0xE2, 0xA0, 0xAA, +0x80, 0xAE, 0x30, 0xF0, 0x20, 0x6F, 0x0F, 0xD2, +0x4E, 0xF5, 0x40, 0x9F, 0x93, 0xE5, 0x40, 0xEA, +0x06, 0x94, 0x0A, 0xD2, 0x00, 0xF2, 0x00, 0x6A, +0x65, 0xF4, 0x60, 0x9C, 0x6C, 0xEA, 0x12, 0x22, +0x07, 0x96, 0x0E, 0x97, 0xB3, 0xF2, 0x44, 0x41, +0x0F, 0x93, 0x44, 0x32, 0x89, 0xE2, 0xA0, 0xAE, +0xC0, 0xAF, 0xE0, 0xAA, 0x40, 0xAB, 0x10, 0xF0, +0x24, 0x6C, 0x9E, 0xF0, 0x00, 0x4C, 0x04, 0xD2, +0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x0B, 0x22, 0x09, 0x94, 0x0B, 0x95, +0x0A, 0x96, 0x0C, 0x97, 0x04, 0xD4, 0x10, 0xF0, +0x24, 0x6C, 0x9E, 0xF0, 0x18, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x09, 0x96, 0xDE, 0x32, 0x12, 0x22, +0x08, 0x97, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF3, +0x1C, 0x4A, 0xE4, 0x33, 0x49, 0xE3, 0x60, 0xAA, +0x72, 0x34, 0x76, 0x32, 0x49, 0xE4, 0x49, 0xE3, +0x7E, 0x33, 0x69, 0xE2, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEA, 0x08, 0x10, 0x08, 0x94, 0x30, 0xF0, +0x20, 0x6A, 0xAF, 0xF3, 0x1C, 0x4A, 0x84, 0x33, +0x49, 0xE3, 0x40, 0xAA, 0x40, 0xF0, 0x64, 0x80, +0x00, 0x53, 0x15, 0x60, 0x40, 0xF0, 0x84, 0xA0, +0x7F, 0x6B, 0x6C, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0xAF, 0xF3, 0x1C, 0x4B, 0x84, 0x34, 0x71, 0xE4, +0x80, 0xAC, 0x92, 0x35, 0x96, 0x33, 0x6D, 0xE5, +0x6D, 0xE4, 0x9E, 0x34, 0x8D, 0xE3, 0xFF, 0xF7, +0x1F, 0x6C, 0x8C, 0xEB, 0x0B, 0x10, 0x40, 0xF0, +0x84, 0xA0, 0x7F, 0x6D, 0x30, 0xF0, 0x20, 0x6B, +0xAC, 0xEC, 0xAF, 0xF3, 0x1C, 0x4B, 0x84, 0x34, +0x71, 0xE4, 0x60, 0xAC, 0x20, 0xF0, 0xA3, 0xA0, +0x10, 0x6C, 0x8B, 0xEC, 0xAC, 0xEC, 0xFF, 0x6D, +0xAC, 0xEC, 0x10, 0x6D, 0x8E, 0xED, 0x01, 0x5D, +0x0D, 0x97, 0xB8, 0x67, 0xAB, 0xED, 0x05, 0x6C, +0xAC, 0xEC, 0x64, 0x6D, 0xFB, 0xE5, 0xD8, 0xEB, +0x64, 0x4C, 0x0B, 0x97, 0x12, 0xEB, 0x98, 0xEB, +0x20, 0xF0, 0x86, 0xA0, 0x03, 0x6B, 0x8C, 0xEB, +0x0C, 0x94, 0x12, 0xEE, 0xC4, 0xEB, 0xEF, 0xE5, +0xB8, 0xEB, 0x07, 0xD6, 0x12, 0xED, 0x58, 0xED, +0x00, 0xF2, 0x00, 0x6A, 0x12, 0xEB, 0x64, 0xEC, +0x06, 0xD3, 0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, +0x68, 0x9B, 0x6C, 0xEA, 0x08, 0x22, 0x0D, 0x95, +0x10, 0xF0, 0x24, 0x6C, 0xBE, 0xF0, 0x18, 0x4C, +0xC7, 0x67, 0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, +0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF2, +0x00, 0x6A, 0x6C, 0xEA, 0x09, 0x22, 0x40, 0xF0, +0xA4, 0xA0, 0x08, 0x96, 0x10, 0xF0, 0x24, 0x6C, +0xDE, 0xF0, 0x04, 0x4C, 0x80, 0x18, 0x35, 0x19, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, 0x0C, 0x22, +0x07, 0x96, 0x06, 0x97, 0x10, 0xF0, 0x24, 0x6C, +0xC2, 0x35, 0xE2, 0x36, 0xDE, 0xF0, 0x10, 0x4C, +0xAA, 0x35, 0xCA, 0x36, 0x80, 0x18, 0x35, 0x19, +0x06, 0x92, 0x07, 0x93, 0x63, 0xEA, 0x03, 0x61, +0x0A, 0x94, 0x1E, 0x5C, 0x2F, 0x61, 0x20, 0xF0, +0x63, 0xA0, 0x10, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0x72, 0x4C, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0x25, 0xF6, 0x68, 0x9B, +0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, 0x06, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0xDE, 0xF0, 0x1C, 0x4C, +0x80, 0x18, 0x35, 0x19, 0x0A, 0x96, 0x1E, 0x5E, +0x3B, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF5, +0x48, 0x9A, 0x08, 0x94, 0x40, 0xEA, 0x07, 0x22, +0xFD, 0x67, 0x47, 0x47, 0x1D, 0x4A, 0xE0, 0xA2, +0x40, 0xF0, 0xE6, 0xC0, 0x2D, 0x10, 0x5D, 0x67, +0x67, 0x42, 0x1D, 0x4B, 0x40, 0xA3, 0x40, 0xF0, +0x45, 0xC0, 0x26, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0x25, 0xF6, 0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x07, 0x22, 0x09, 0x95, 0x10, 0xF0, +0x24, 0x6C, 0xFE, 0xF0, 0x04, 0x4C, 0x80, 0x18, +0x35, 0x19, 0x00, 0x6A, 0x20, 0xF0, 0x63, 0xA0, +0x40, 0xF0, 0x42, 0xC0, 0x10, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0x72, +0x01, 0x6D, 0x0B, 0x61, 0x20, 0xF0, 0x60, 0xA0, +0x39, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x08, 0x6B, +0x6D, 0xEA, 0x20, 0xF0, 0x40, 0xC0, 0x01, 0x10, +0x00, 0x6D, 0x91, 0x67, 0x80, 0x18, 0xF5, 0x22, +0x13, 0x97, 0x12, 0x91, 0x11, 0x90, 0x0A, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xFF, 0x6B, 0x04, 0x67, 0x26, 0x67, 0x4E, 0xF5, +0x5C, 0x9A, 0x6C, 0xE8, 0x6C, 0xE9, 0x6C, 0xED, +0x90, 0x67, 0xD1, 0x67, 0x40, 0xEA, 0xA2, 0x67, +0x90, 0x67, 0xF1, 0x67, 0x00, 0x6E, 0x80, 0x18, +0x00, 0x1F, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xE5, 0xF2, 0x9A, 0xA3, 0x52, 0x6A, 0xE5, 0xF2, +0x79, 0xA3, 0x58, 0xEC, 0x30, 0xF0, 0x20, 0x6D, +0x60, 0xF2, 0x08, 0x4D, 0xFF, 0x4B, 0x12, 0xEA, +0x49, 0xE5, 0xFF, 0x6D, 0xAC, 0xEB, 0x05, 0x5B, +0xE0, 0xF0, 0x13, 0x60, 0x10, 0xF0, 0x24, 0x6D, +0x68, 0x33, 0xFB, 0xF6, 0x1C, 0x4D, 0x75, 0xE5, +0x60, 0x9D, 0x00, 0xEB, 0x0C, 0x6B, 0x9D, 0x67, +0x6F, 0xCC, 0xBD, 0x67, 0x0E, 0x6C, 0x90, 0xC5, +0x72, 0xC5, 0x20, 0xF0, 0x72, 0xA2, 0x03, 0x6C, +0xDD, 0x67, 0x73, 0xC5, 0x63, 0xA2, 0x74, 0xC5, +0x20, 0xF0, 0x65, 0xA2, 0x6A, 0x35, 0x8C, 0xED, +0xB5, 0xC6, 0xA3, 0x67, 0x8C, 0xED, 0xB6, 0xC6, +0xA5, 0xA2, 0xB7, 0xC6, 0xA6, 0xA2, 0xB8, 0xC6, +0x7E, 0x35, 0x72, 0x33, 0x8C, 0xEB, 0x7A, 0xC6, +0xB9, 0xC6, 0x20, 0xF0, 0x46, 0xA2, 0x01, 0x6B, +0x4A, 0x32, 0x6C, 0xEA, 0x5B, 0xC6, 0x00, 0x6A, +0x5C, 0xC6, 0x6D, 0x10, 0xBD, 0x67, 0x0C, 0x6B, +0x6F, 0xCD, 0x0E, 0x6B, 0x70, 0xC5, 0x0D, 0x6B, +0x72, 0xC5, 0x64, 0xA2, 0x8C, 0x34, 0x73, 0xC5, +0x60, 0xA2, 0x74, 0xC5, 0x41, 0xA2, 0x55, 0xC5, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0x58, 0x9A, +0x49, 0xE4, 0x40, 0xA2, 0x56, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF5, 0x40, 0x9A, 0x49, 0xE4, +0x40, 0xA2, 0x57, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF5, 0x44, 0x9A, 0x49, 0xE4, 0x40, 0xA2, +0x58, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF5, +0x48, 0x9A, 0x49, 0xE4, 0x40, 0xA2, 0x59, 0xC5, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0x5C, 0x9A, +0x49, 0xE4, 0x40, 0xA2, 0x5A, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF5, 0x4C, 0x9A, 0x49, 0xE4, +0x40, 0xA2, 0x5B, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF5, 0x50, 0x9A, 0x49, 0xE4, 0x40, 0xA2, +0x5C, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF5, +0x54, 0x9A, 0x76, 0x10, 0xDD, 0x67, 0x0C, 0x6A, +0x4F, 0xCE, 0x0E, 0x6A, 0x50, 0xC6, 0x52, 0xC6, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x45, 0xF4, 0x72, 0xA2, 0x73, 0xC6, 0x45, 0xF4, +0x73, 0xA2, 0x74, 0xC6, 0x45, 0xF4, 0x74, 0xA2, +0x75, 0xC6, 0x45, 0xF4, 0x75, 0xA2, 0x76, 0xC6, +0x45, 0xF4, 0x76, 0xA2, 0x77, 0xC6, 0x45, 0xF4, +0x77, 0xA2, 0x78, 0xC6, 0x45, 0xF4, 0x78, 0xA2, +0x79, 0xC6, 0x45, 0xF4, 0x79, 0xA2, 0x7A, 0xC6, +0x45, 0xF4, 0x7A, 0xA2, 0x45, 0xF4, 0x5B, 0xA2, +0x7B, 0xC6, 0x5C, 0xC6, 0x00, 0x6A, 0x5D, 0xC6, +0x4E, 0x10, 0x7D, 0x67, 0x03, 0x6A, 0x4F, 0xCB, +0x0E, 0x6A, 0x50, 0xC3, 0x0F, 0x6A, 0x52, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, 0x60, 0xA2, +0xEF, 0xF4, 0x00, 0x4A, 0x41, 0xA2, 0x9D, 0x67, +0x73, 0xC4, 0x54, 0xC4, 0x3C, 0x10, 0xBD, 0x67, +0x0C, 0x6B, 0x6F, 0xCD, 0x0E, 0x6B, 0x70, 0xC5, +0x10, 0x6B, 0x72, 0xC5, 0x40, 0xF0, 0x64, 0xA2, +0x8C, 0x34, 0x73, 0xC5, 0x77, 0xAA, 0x04, 0x4B, +0x6F, 0x33, 0x74, 0xC5, 0x76, 0xAA, 0x04, 0x4B, +0x6F, 0x33, 0x75, 0xC5, 0x60, 0xA2, 0x76, 0xC5, +0x65, 0xA2, 0x77, 0xC5, 0x46, 0xA2, 0x58, 0xC5, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0x58, 0x9A, +0x49, 0xE4, 0x40, 0xA2, 0x59, 0xC5, 0x10, 0xF0, +0x24, 0x6A, 0xFC, 0xF5, 0x40, 0x9A, 0x49, 0xE4, +0x40, 0xA2, 0x5A, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xFC, 0xF5, 0x44, 0x9A, 0x49, 0xE4, 0x40, 0xA2, +0x5B, 0xC5, 0x10, 0xF0, 0x24, 0x6A, 0xFC, 0xF5, +0x48, 0x9A, 0x49, 0xE4, 0x40, 0xA2, 0x5C, 0xC5, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0x5C, 0x9A, +0x51, 0xE4, 0x40, 0xA4, 0x5D, 0xC5, 0x04, 0x94, +0x05, 0x95, 0x06, 0x96, 0x07, 0x97, 0x80, 0x18, +0x47, 0x10, 0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, +0x00, 0x6A, 0xB3, 0xF0, 0xA4, 0x42, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0xA4, 0x35, +0x00, 0x6C, 0x75, 0xE5, 0x80, 0xCD, 0x33, 0xF0, +0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, +0xB2, 0xF7, 0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, +0x80, 0xCD, 0xB3, 0xF1, 0xA4, 0x42, 0xA4, 0x35, +0x75, 0xE5, 0x80, 0xCD, 0x33, 0xF2, 0xA4, 0x42, +0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, 0xB3, 0xF2, +0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, +0x43, 0xF4, 0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, +0x80, 0xCD, 0xC3, 0xF3, 0xA4, 0x42, 0xA4, 0x35, +0x75, 0xE5, 0x80, 0xCD, 0xC3, 0xF4, 0xA4, 0x42, +0xA4, 0x35, 0x75, 0xE5, 0x82, 0xCD, 0x43, 0xF5, +0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, 0x82, 0xCD, +0x01, 0x4A, 0xFF, 0x6C, 0x8C, 0xEA, 0x80, 0x72, +0xC4, 0x61, 0x58, 0x67, 0x87, 0xF1, 0x48, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x8C, 0xEA, +0x43, 0xF4, 0xA4, 0x42, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xA4, 0x35, 0x00, 0x6C, +0x75, 0xE5, 0x80, 0xCD, 0xC3, 0xF3, 0xA4, 0x42, +0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, 0xC3, 0xF4, +0xA4, 0x42, 0x43, 0xF5, 0x04, 0x4A, 0xA4, 0x35, +0x44, 0x32, 0x75, 0xE5, 0x6D, 0xE2, 0x82, 0xCD, +0x82, 0xCB, 0x20, 0xE8, 0xFF, 0x6A, 0x8C, 0xEA, +0xB3, 0xF0, 0xA4, 0x42, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xA4, 0x35, 0x00, 0x6C, +0x75, 0xE5, 0x80, 0xCD, 0x33, 0xF1, 0xA4, 0x42, +0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, 0x33, 0xF0, +0xA4, 0x42, 0xA2, 0xF7, 0x14, 0x4A, 0xA4, 0x35, +0x44, 0x32, 0x75, 0xE5, 0x6D, 0xE2, 0x80, 0xCD, +0x80, 0xCB, 0x20, 0xE8, 0xFF, 0x6A, 0x8C, 0xEA, +0xB3, 0xF1, 0xA4, 0x42, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xA4, 0x35, 0x00, 0x6C, +0x75, 0xE5, 0x80, 0xCD, 0x33, 0xF3, 0xA4, 0x42, +0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, 0x33, 0xF2, +0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, 0x80, 0xCD, +0xB3, 0xF2, 0xA4, 0x42, 0xA4, 0x35, 0x75, 0xE5, +0x80, 0xCD, 0x52, 0x6C, 0x98, 0xEA, 0x80, 0x4C, +0xEE, 0x4C, 0x12, 0xEA, 0x6D, 0xE2, 0xE0, 0xF0, +0x41, 0xA3, 0x4C, 0xEC, 0xE0, 0xF0, 0x81, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xF4, 0x63, 0x17, 0x62, +0x16, 0xD1, 0x15, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xFF, 0x6A, 0xFC, 0xF5, 0x78, 0x9B, 0x4C, 0xEC, +0x90, 0x34, 0x6D, 0xE4, 0x00, 0xA3, 0x10, 0xF0, +0x24, 0x6B, 0xFC, 0xF5, 0x7C, 0x9B, 0x4C, 0xE8, +0x6D, 0xE4, 0xA0, 0xA3, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF6, 0x60, 0x9B, 0x4C, 0xED, 0x6D, 0xE4, +0x60, 0xA3, 0xC3, 0x67, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF6, 0x64, 0x9B, 0x4C, 0xEE, 0x0F, 0xD6, +0x6D, 0xE4, 0x60, 0xA3, 0xE3, 0x67, 0x10, 0xF0, +0x24, 0x6B, 0x1C, 0xF6, 0xC8, 0x9B, 0x4C, 0xEF, +0x10, 0xD7, 0xD9, 0xE4, 0x60, 0xA6, 0xE3, 0x67, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF6, 0x6C, 0x9B, +0x4C, 0xEF, 0x09, 0xD7, 0x6D, 0xE4, 0x60, 0xA3, +0xE3, 0x67, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF6, +0x70, 0x9B, 0x4C, 0xEF, 0x0B, 0xD7, 0x6D, 0xE4, +0xE0, 0xA3, 0x4C, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF6, 0x54, 0x9A, 0x49, 0xE4, 0x40, 0xA2, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF6, 0x58, 0x9A, +0x51, 0xE4, 0x60, 0xA4, 0x01, 0x6A, 0x4C, 0xEB, +0xA0, 0xF2, 0x06, 0x2B, 0x52, 0x69, 0x38, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0x60, 0xF2, 0x08, 0x4B, +0x12, 0xE9, 0x25, 0xE3, 0x60, 0xA6, 0x00, 0xF6, +0x60, 0x33, 0x00, 0xF6, 0x63, 0x33, 0x00, 0x53, +0x00, 0x6B, 0x0E, 0xD3, 0x05, 0x60, 0x20, 0xF0, +0x66, 0xA1, 0x7A, 0x33, 0x4C, 0xEB, 0x0E, 0xD3, +0x10, 0xF0, 0x24, 0x6A, 0x9C, 0xF5, 0x50, 0x9A, +0x14, 0x33, 0x0F, 0x94, 0x49, 0xE3, 0xC0, 0xA2, +0xFF, 0x6B, 0x6C, 0xEE, 0xCA, 0xEC, 0x10, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x01, 0x6B, 0x6C, 0xEA, 0x60, 0xF2, 0x1C, 0x22, +0x0F, 0x95, 0x10, 0xF0, 0x24, 0x6C, 0xFE, 0xF0, +0x10, 0x4C, 0x80, 0x18, 0x35, 0x19, 0x74, 0x12, +0x20, 0xF0, 0x85, 0xA1, 0x80, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x6C, 0xEA, 0x40, 0xF2, 0x1E, 0x2A, +0x0E, 0x96, 0x19, 0x26, 0x30, 0xF0, 0x20, 0x6A, +0xB3, 0xF1, 0x64, 0x40, 0xC0, 0xF1, 0x08, 0x4A, +0x64, 0x33, 0x4D, 0xE3, 0x60, 0xAB, 0x0A, 0xD3, +0x33, 0xF3, 0x64, 0x40, 0x64, 0x33, 0x4D, 0xE3, +0x60, 0xAB, 0x11, 0xD3, 0xB3, 0xF2, 0x64, 0x40, +0x64, 0x33, 0x4D, 0xE3, 0x60, 0xAB, 0x12, 0xD3, +0x33, 0xF2, 0x64, 0x40, 0x18, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xB3, 0xF0, 0x64, 0x40, 0xC0, 0xF1, +0x08, 0x4A, 0x64, 0x33, 0x4D, 0xE3, 0x60, 0xAB, +0x0A, 0xD3, 0x33, 0xF1, 0x64, 0x40, 0x64, 0x33, +0x4D, 0xE3, 0x60, 0xAB, 0x11, 0xD3, 0x33, 0xF0, +0x64, 0x40, 0x64, 0x33, 0x4D, 0xE3, 0x60, 0xAB, +0x12, 0xD3, 0xB2, 0xF7, 0x64, 0x40, 0x64, 0x33, +0x49, 0xE3, 0x40, 0xAA, 0x08, 0xD2, 0x40, 0xF0, +0x61, 0xA1, 0x40, 0x6A, 0x6C, 0xEA, 0x05, 0x22, +0x40, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x40, 0xF0, +0x41, 0xC1, 0x09, 0x93, 0x0B, 0x94, 0x7F, 0x6A, +0xAC, 0xEA, 0x0D, 0xD2, 0x3F, 0x6A, 0x4C, 0xEB, +0x4C, 0xEC, 0x4C, 0xEF, 0x69, 0xE4, 0xEE, 0xEA, +0x09, 0xD3, 0x0B, 0xD4, 0x0C, 0xD7, 0x40, 0xF1, +0x1D, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x65, 0xF4, 0x60, 0x9A, 0x01, 0x6C, +0x8C, 0xEB, 0x14, 0x23, 0x09, 0x95, 0x0B, 0x96, +0xB2, 0xF7, 0x64, 0x40, 0x64, 0x33, 0x04, 0xD5, +0x05, 0xD6, 0x06, 0xD7, 0x49, 0xE3, 0x40, 0xAA, +0x0F, 0x95, 0x10, 0x96, 0x0D, 0x97, 0x10, 0xF0, +0x24, 0x6C, 0x1E, 0xF1, 0x04, 0x4C, 0x07, 0xD2, +0x80, 0x18, 0x35, 0x19, 0x10, 0x92, 0x0F, 0x97, +0xEE, 0xEA, 0x26, 0x22, 0x0E, 0x92, 0x05, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xC5, 0xF4, 0x68, 0xA2, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC5, 0xF4, +0x67, 0xA2, 0x40, 0xF0, 0x81, 0xA1, 0x3F, 0x6A, +0x01, 0x6D, 0x8C, 0xEA, 0x62, 0xEA, 0x03, 0x60, +0x57, 0xE3, 0xFF, 0x6A, 0x4C, 0xED, 0x40, 0xF0, +0x61, 0xA1, 0x40, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x4D, 0xFF, 0x6A, 0x4C, 0xED, 0x0C, 0x92, +0x6F, 0x45, 0x08, 0x94, 0x78, 0xEA, 0xFF, 0xF7, +0x1F, 0x6A, 0x12, 0xEB, 0x6D, 0xE4, 0x1F, 0x10, +0x40, 0xF0, 0xC1, 0xA1, 0x0D, 0x97, 0x3F, 0x6B, +0x40, 0x6A, 0xFF, 0x6C, 0xCC, 0xEB, 0xCC, 0xEA, +0x77, 0xE7, 0x8C, 0xEA, 0x8C, 0xED, 0x03, 0x22, +0x01, 0x4D, 0x8C, 0xED, 0x04, 0x10, 0x0D, 0x92, +0x42, 0xEB, 0x01, 0x61, 0x01, 0x6D, 0x0A, 0x93, +0x09, 0x94, 0xFF, 0xF7, 0x1F, 0x6A, 0x08, 0x96, +0x8D, 0xE3, 0x0C, 0x94, 0x4C, 0xEB, 0x0A, 0xD3, +0x98, 0xED, 0x12, 0xEB, 0x6D, 0xE6, 0x4C, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0x25, 0xF6, 0x48, 0x9A, +0x01, 0x6E, 0x08, 0xD3, 0xCC, 0xEA, 0x0C, 0x22, +0x40, 0xF0, 0x41, 0xA1, 0x10, 0xF0, 0x24, 0x6C, +0x3F, 0x6F, 0x5A, 0x33, 0x3E, 0xF1, 0x14, 0x4C, +0x6C, 0xEE, 0x4C, 0xEF, 0x80, 0x18, 0x35, 0x19, +0x0B, 0x92, 0x09, 0x94, 0x12, 0x97, 0x11, 0x93, +0x5D, 0xE7, 0x8D, 0xE3, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xEB, 0x4C, 0xEF, 0x0B, 0xD7, 0x09, 0xD3, +0x40, 0xF0, 0x61, 0xA1, 0x40, 0x6A, 0x6D, 0xEA, +0x40, 0xF0, 0x41, 0xC1, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x08, 0x95, 0x01, 0x6B, +0x6C, 0xEA, 0x0C, 0xD5, 0x08, 0x22, 0x08, 0x96, +0x10, 0xF0, 0x24, 0x6C, 0x5E, 0xF1, 0x04, 0x4C, +0xB0, 0x67, 0x80, 0x18, 0x35, 0x19, 0x09, 0x96, +0x0A, 0x97, 0x08, 0x94, 0x0B, 0x95, 0xEB, 0xE6, +0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEA, 0x04, 0xD2, +0xCB, 0xE4, 0xAB, 0xE2, 0x0B, 0x96, 0x0C, 0x95, +0x09, 0x97, 0x90, 0x67, 0x05, 0xD2, 0x80, 0x18, +0x8B, 0x1C, 0x0E, 0x96, 0x38, 0x26, 0xFD, 0x67, +0x87, 0x47, 0x21, 0x4C, 0xE0, 0xAC, 0x30, 0xF0, +0x20, 0x6A, 0x9D, 0x67, 0xB3, 0xF1, 0x64, 0x40, +0xC0, 0xF1, 0x08, 0x4A, 0xA7, 0x44, 0x64, 0x33, +0x4D, 0xE3, 0x1D, 0x4D, 0xE0, 0xCB, 0x80, 0xAD, +0x33, 0xF3, 0x64, 0x40, 0xBD, 0x67, 0xC7, 0x45, +0x64, 0x33, 0x4D, 0xE3, 0x25, 0x4E, 0x80, 0xCB, +0xA0, 0xAE, 0xB3, 0xF2, 0x64, 0x40, 0xDD, 0x67, +0xE7, 0x46, 0x64, 0x33, 0x4D, 0xE3, 0x19, 0x4F, +0xA0, 0xCB, 0xC0, 0xAF, 0x33, 0xF2, 0x64, 0x40, +0x64, 0x33, 0x49, 0xE3, 0xC0, 0xCA, 0x20, 0xF0, +0x48, 0xA1, 0x08, 0x93, 0xFF, 0xF7, 0x1F, 0x6F, +0xEC, 0xEA, 0x43, 0xEB, 0x00, 0xF1, 0x1E, 0x61, +0x90, 0x67, 0x80, 0x18, 0x5C, 0x23, 0x90, 0x67, +0x80, 0x18, 0xFD, 0x24, 0x17, 0x11, 0xBD, 0x67, +0xC7, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF7, +0x1C, 0x4A, 0x21, 0x4E, 0x0C, 0x34, 0xA0, 0xAE, +0x91, 0xE2, 0xDD, 0x67, 0x30, 0xF0, 0x20, 0x6A, +0xB3, 0xF0, 0x64, 0x40, 0xC0, 0xF1, 0x08, 0x4A, +0xE7, 0x46, 0x64, 0x33, 0x4D, 0xE3, 0x1D, 0x4F, +0xA0, 0xCB, 0xC0, 0xAF, 0x33, 0xF1, 0x64, 0x40, +0xFD, 0x67, 0xA7, 0x47, 0x64, 0x33, 0x4D, 0xE3, +0x25, 0x4D, 0xC0, 0xCB, 0xE0, 0xAD, 0x33, 0xF0, +0x64, 0x40, 0x64, 0x33, 0x4D, 0xE3, 0xE0, 0xCB, +0xB2, 0xF7, 0x64, 0x40, 0x64, 0x33, 0x49, 0xE3, +0x7D, 0x67, 0xA7, 0x43, 0x19, 0x4D, 0x60, 0xAD, +0x08, 0x96, 0xFF, 0xF7, 0x1F, 0x6D, 0x60, 0xCA, +0x43, 0xAC, 0xCF, 0xE5, 0x62, 0xEA, 0x02, 0x60, +0x49, 0xE6, 0x43, 0xCC, 0xA7, 0x40, 0x30, 0xF0, +0x20, 0x6B, 0x43, 0x4D, 0x30, 0xF0, 0x20, 0x6A, +0xB2, 0xF7, 0x84, 0x40, 0xAC, 0x35, 0xEF, 0xF4, +0x08, 0x4B, 0x6D, 0xE5, 0x84, 0x34, 0xC0, 0xF1, +0x08, 0x4A, 0x51, 0xE4, 0x0A, 0xD3, 0x80, 0xAC, +0x68, 0xA3, 0x63, 0xEC, 0x08, 0x61, 0x90, 0x67, +0x80, 0x18, 0xC8, 0x21, 0x0A, 0x97, 0x45, 0xA7, +0x01, 0x4A, 0x45, 0xC7, 0xC3, 0x10, 0x20, 0xF0, +0x87, 0xA1, 0x80, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0xFF, 0x6C, 0x8C, 0xEB, 0xA0, 0xF0, 0x1A, 0x23, +0x65, 0xF4, 0x40, 0x9A, 0x01, 0x6B, 0x6C, 0xEA, +0x07, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x5E, 0xF1, +0x14, 0x4C, 0xB0, 0x67, 0x80, 0x18, 0x35, 0x19, +0x90, 0x67, 0x80, 0x18, 0xC8, 0x21, 0x20, 0xF0, +0x67, 0xA1, 0x7F, 0x6A, 0x6C, 0xEA, 0x20, 0xF0, +0x47, 0xC1, 0xA4, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x65, 0xF4, 0x60, 0x9A, +0x01, 0x6C, 0x8C, 0xEB, 0x15, 0x23, 0x09, 0x93, +0x0B, 0x94, 0x0C, 0x95, 0x04, 0xD3, 0xB2, 0xF7, +0x64, 0x40, 0x64, 0x33, 0x05, 0xD4, 0x06, 0xD5, +0x49, 0xE3, 0x40, 0xAA, 0x0F, 0x95, 0x10, 0x96, +0x0D, 0x97, 0x10, 0xF0, 0x24, 0x6C, 0x7E, 0xF1, +0x00, 0x4C, 0x07, 0xD2, 0x80, 0x18, 0x35, 0x19, +0x10, 0x92, 0x0F, 0x96, 0x00, 0x6D, 0xCE, 0xEA, +0x21, 0x2A, 0x40, 0xF0, 0xC1, 0xA1, 0x0D, 0x97, +0x3F, 0x6B, 0x40, 0x6A, 0xFF, 0x6C, 0xCC, 0xEB, +0xCC, 0xEA, 0x77, 0xE7, 0x8C, 0xEA, 0x8C, 0xED, +0x03, 0x22, 0x01, 0x4D, 0x8C, 0xED, 0x04, 0x10, +0x0D, 0x92, 0x42, 0xEB, 0x01, 0x61, 0x01, 0x6D, +0x0A, 0x93, 0x09, 0x94, 0xFF, 0xF7, 0x1F, 0x6A, +0x08, 0x96, 0x8D, 0xE3, 0x0C, 0x94, 0x4C, 0xEB, +0x0A, 0xD3, 0x98, 0xED, 0x12, 0xEB, 0x79, 0xE6, +0x4C, 0xEE, 0x08, 0xD6, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x01, 0x6E, 0xCC, 0xEA, +0x0C, 0x22, 0x40, 0xF0, 0x41, 0xA1, 0x10, 0xF0, +0x24, 0x6C, 0x3F, 0x6F, 0x5A, 0x33, 0x3E, 0xF1, +0x14, 0x4C, 0x6C, 0xEE, 0x4C, 0xEF, 0x80, 0x18, +0x35, 0x19, 0x12, 0x97, 0x0B, 0x93, 0x11, 0x95, +0x09, 0x96, 0x69, 0xE7, 0xFF, 0xF7, 0x1F, 0x6C, +0xCD, 0xE5, 0x40, 0xF0, 0xA1, 0xA1, 0x8C, 0xEA, +0x8C, 0xEB, 0x41, 0x6C, 0x8B, 0xEC, 0xAC, 0xEC, +0x40, 0xF0, 0x81, 0xC1, 0x0E, 0x97, 0x1A, 0x27, +0xDD, 0x67, 0xE7, 0x46, 0x21, 0x4F, 0xB3, 0xF1, +0xA4, 0x40, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xAF, +0xC0, 0xF1, 0x08, 0x4C, 0xA4, 0x35, 0x95, 0xE5, +0xC0, 0xCD, 0x33, 0xF3, 0xA4, 0x40, 0xA4, 0x35, +0x95, 0xE5, 0x60, 0xCD, 0xB3, 0xF2, 0x64, 0x40, +0x64, 0x33, 0x8D, 0xE3, 0x40, 0xCB, 0x23, 0xF2, +0x14, 0x48, 0x19, 0x10, 0xDD, 0x67, 0xE7, 0x46, +0x21, 0x4F, 0xB3, 0xF0, 0xA4, 0x40, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xAF, 0xC0, 0xF1, 0x08, 0x4C, +0xA4, 0x35, 0x95, 0xE5, 0xC0, 0xCD, 0x33, 0xF1, +0xA4, 0x40, 0xA4, 0x35, 0x95, 0xE5, 0x60, 0xCD, +0x33, 0xF0, 0x64, 0x40, 0x64, 0x33, 0x8D, 0xE3, +0x40, 0xCB, 0xA2, 0xF7, 0x14, 0x48, 0xFD, 0x67, +0x47, 0x47, 0x19, 0x4A, 0xE0, 0xAA, 0x04, 0x30, +0x91, 0xE0, 0xE0, 0xCC, 0x0D, 0x92, 0x40, 0xF0, +0x81, 0xA1, 0x3F, 0x6B, 0x4C, 0xEB, 0x40, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x6D, 0xEA, 0x40, 0xF0, +0x41, 0xC1, 0x0E, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x25, 0xF6, 0x48, 0x9A, 0x01, 0x6B, 0x6C, 0xEA, +0x07, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x9E, 0xF1, +0x10, 0x4C, 0xB0, 0x67, 0x80, 0x18, 0x35, 0x19, +0x17, 0x97, 0x16, 0x91, 0x15, 0x90, 0x0C, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x01, 0x6A, 0x20, 0xE8, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x01, 0x75, 0x1F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF3, 0x34, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x41, 0xF1, 0x08, 0x6C, 0x02, 0x6E, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x41, 0xF1, 0x0C, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF4, 0x38, 0x9A, +0x21, 0xF4, 0x00, 0x6C, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x00, 0x6E, 0x46, 0x10, 0x02, 0x75, +0x26, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x1C, 0xF3, +0x34, 0x9A, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, 0x08, 0x6C, +0x02, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x41, 0xF1, 0x0C, 0x6C, 0x01, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF4, +0x38, 0x9A, 0xCE, 0xF4, 0x50, 0x98, 0x21, 0xF4, +0x00, 0x6C, 0xB1, 0x67, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xE1, 0xF0, 0x10, 0x6C, +0xB1, 0x67, 0x01, 0x6E, 0x25, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x1C, 0xF3, 0x34, 0x9A, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x41, 0xF1, 0x08, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, +0x0C, 0x6C, 0x02, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF4, 0x38, 0x9A, 0xCE, 0xF4, +0x50, 0x98, 0x21, 0xF4, 0x00, 0x6C, 0xB1, 0x67, +0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xE1, 0xF0, 0x10, 0x6C, 0xB1, 0x67, 0x00, 0x6E, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x0B, 0xD5, 0x6B, 0xA4, +0xFF, 0x6A, 0x27, 0x67, 0x04, 0x67, 0x4C, 0xE9, +0x12, 0x23, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x50, 0x9A, 0x60, 0x9C, 0x6C, 0xEA, 0x4B, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0x9E, 0xF1, 0x1C, 0x4C, 0x1C, 0xF0, 0x08, 0x4D, +0x80, 0x18, 0x35, 0x19, 0x40, 0x10, 0x02, 0x2E, +0x54, 0x59, 0x14, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x70, 0x9A, 0x40, 0x98, 0x4C, 0xEB, +0x00, 0x6A, 0x36, 0x23, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0xDE, 0xF1, 0x00, 0x4C, +0x1C, 0xF0, 0x08, 0x4D, 0x80, 0x18, 0x35, 0x19, +0x00, 0x6A, 0x2A, 0x10, 0x04, 0x6C, 0x8B, 0xEC, +0x2C, 0xEC, 0x4C, 0xEC, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x0B, 0x96, 0xFF, 0xF7, +0x1F, 0x6B, 0x03, 0xF5, 0x00, 0x4C, 0x01, 0x6D, +0x6C, 0xEC, 0xAB, 0xED, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x98, +0x6C, 0xEA, 0x11, 0x22, 0x03, 0xF5, 0x40, 0x41, +0x04, 0xD2, 0x0B, 0x92, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0xFE, 0xF1, 0x00, 0x4C, +0x1C, 0xF0, 0x08, 0x4D, 0x00, 0x6E, 0xF1, 0x67, +0x05, 0xD2, 0x80, 0x18, 0x35, 0x19, 0x01, 0x6A, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x69, 0x2C, 0xEE, +0x0C, 0xD4, 0x45, 0x67, 0x06, 0xD6, 0x02, 0x2D, +0x54, 0x5E, 0x15, 0x61, 0x0C, 0x95, 0x10, 0xF0, +0x24, 0x6B, 0x7C, 0xF3, 0x70, 0x9B, 0x80, 0x9D, +0xFF, 0x69, 0x8C, 0xEB, 0x54, 0x23, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0xDE, 0xF1, +0x00, 0x4C, 0xFB, 0xF7, 0x08, 0x4D, 0xC2, 0x67, +0x80, 0x18, 0x35, 0x19, 0x48, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0x5C, 0xF3, +0x10, 0x4B, 0xA0, 0x9B, 0xCE, 0xF4, 0x50, 0x98, +0x83, 0xF1, 0x18, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x06, 0x96, 0x83, 0xF1, +0x18, 0x6C, 0xFF, 0x6D, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF3, 0x10, 0x4B, 0xA0, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6E, 0x83, 0xF1, +0x18, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x1C, 0xF6, 0xBC, 0x9A, 0x21, 0xF5, 0x10, 0x6C, +0x00, 0x18, 0x42, 0xE7, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF3, 0x10, 0x4B, 0xA0, 0x9B, 0x4C, 0xE9, +0xCE, 0xF4, 0x50, 0x98, 0x83, 0xF1, 0x18, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x0C, 0x94, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x9C, +0x6C, 0xEA, 0x0D, 0x22, 0x06, 0x97, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0x1E, 0xF2, +0x10, 0x4C, 0xFB, 0xF7, 0x08, 0x4D, 0x00, 0x6E, +0x04, 0xD1, 0x80, 0x18, 0x35, 0x19, 0x51, 0x67, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0xFF, 0x68, 0xEC, 0xE8, +0xFC, 0x6A, 0x03, 0x6B, 0x0C, 0xEA, 0x0C, 0xEB, +0x0E, 0xD4, 0x0F, 0xD5, 0x08, 0xD2, 0x09, 0xD3, +0x06, 0x2E, 0x54, 0x58, 0x04, 0x60, 0x00, 0x69, +0x07, 0xD2, 0x06, 0xD1, 0x15, 0x10, 0x0E, 0x94, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x70, 0x9A, +0x40, 0x9C, 0x4C, 0xEB, 0x00, 0x6A, 0x4F, 0x23, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0xDE, 0xF1, 0x00, 0x4C, 0x3C, 0xF0, 0x08, 0x4D, +0x80, 0x18, 0x35, 0x19, 0x00, 0x6A, 0x43, 0x10, +0x09, 0x93, 0xFF, 0x6A, 0x2C, 0xEA, 0x6E, 0xEA, +0x06, 0x22, 0x0E, 0x94, 0x07, 0x96, 0x00, 0x6D, +0x80, 0x18, 0x01, 0x27, 0x03, 0x10, 0x0F, 0x93, +0x3F, 0x6A, 0x6C, 0xEA, 0x06, 0x94, 0x2C, 0x33, +0x44, 0xEB, 0x4D, 0xEC, 0x07, 0x92, 0x01, 0x49, +0x04, 0x71, 0x01, 0x4A, 0x07, 0xD2, 0x07, 0x93, +0xFF, 0x6A, 0x06, 0xD4, 0x4C, 0xEB, 0x07, 0xD3, +0xE3, 0x61, 0x08, 0x94, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x06, 0x96, 0x01, 0x6D, +0x03, 0xF5, 0x00, 0x4C, 0xAB, 0xED, 0x40, 0xEA, +0x0E, 0x94, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x70, 0x9A, 0x40, 0x9C, 0x4C, 0xEB, 0x01, 0x6A, +0x12, 0x23, 0x03, 0xF5, 0x40, 0x40, 0x04, 0xD2, +0x0F, 0x92, 0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, +0x24, 0x6D, 0xFE, 0xF1, 0x00, 0x4C, 0x3C, 0xF0, +0x08, 0x4D, 0x00, 0x6E, 0xF0, 0x67, 0x05, 0xD2, +0x80, 0x18, 0x35, 0x19, 0x01, 0x6A, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x0C, 0xD4, 0x45, 0x67, 0x1A, 0x25, 0x10, 0xF0, +0x24, 0x6B, 0x7C, 0xF3, 0x70, 0x9B, 0x80, 0x9C, +0x8C, 0xEB, 0x04, 0x2B, 0x01, 0x6A, 0x4B, 0xEA, +0x06, 0xD2, 0x34, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0xDE, 0xF1, 0x00, 0x4C, +0xDC, 0xF0, 0x10, 0x4D, 0xC2, 0x67, 0x80, 0x18, +0x35, 0x19, 0x01, 0x6C, 0x8B, 0xEC, 0x06, 0xD4, +0x25, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0x14, 0x9A, 0xFF, 0x69, 0xCC, 0xE9, 0xEC, 0xE8, +0x28, 0x34, 0xB0, 0x67, 0x05, 0xF0, 0x00, 0x4C, +0x00, 0x18, 0x42, 0xE7, 0x0C, 0x95, 0x06, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, +0x60, 0x9D, 0x6C, 0xEA, 0x0F, 0x22, 0x06, 0x92, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0x3E, 0xF2, 0x18, 0x4C, 0xDC, 0xF0, 0x10, 0x4D, +0x00, 0x6E, 0xF1, 0x67, 0x04, 0xD2, 0x05, 0xD0, +0x80, 0x18, 0x35, 0x19, 0x06, 0x92, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x0E, 0xD4, 0x45, 0x67, 0x12, 0x91, 0x13, 0x25, +0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF3, 0x70, 0x9B, +0x80, 0x9C, 0x8C, 0xEB, 0x7F, 0x23, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0xDE, 0xF1, +0x00, 0x4C, 0xBC, 0xF0, 0x10, 0x4D, 0xC2, 0x67, +0x80, 0x18, 0x35, 0x19, 0x73, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF4, 0x54, 0x9A, 0xFF, 0x68, +0x00, 0x6B, 0x4C, 0xEF, 0x4A, 0xEF, 0xCC, 0xE8, +0x08, 0xD7, 0x09, 0xD3, 0x30, 0x60, 0x0E, 0x94, +0xA3, 0x67, 0xD0, 0x67, 0xE2, 0x67, 0x80, 0x18, +0x72, 0x27, 0x09, 0xD2, 0x01, 0x4A, 0x13, 0x2A, +0x0E, 0x94, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x50, 0x9A, 0x60, 0x9C, 0x6C, 0xEA, 0x56, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0x7E, 0xF2, 0x04, 0x4C, 0xBC, 0xF0, 0x10, 0x4D, +0x80, 0x18, 0x35, 0x19, 0x4B, 0x10, 0x00, 0x6B, +0x43, 0x67, 0x08, 0x94, 0x01, 0x6D, 0x86, 0xEB, +0xAC, 0xEC, 0x07, 0x2C, 0x01, 0x4A, 0xFF, 0x6C, +0x8C, 0xEA, 0x14, 0x72, 0x01, 0x4B, 0xF5, 0x61, +0x14, 0x6A, 0x08, 0x95, 0x09, 0x93, 0x24, 0xEA, +0xAF, 0xEA, 0x6C, 0xEA, 0x4D, 0xE9, 0x10, 0xF0, +0x24, 0x6A, 0xDC, 0xF4, 0x54, 0x9A, 0x00, 0xF5, +0x00, 0x33, 0x01, 0x6D, 0x2C, 0xEA, 0x6D, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0xF0, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0x3C, 0xF6, 0xD4, 0x9B, +0x81, 0xF4, 0x10, 0x6C, 0xAB, 0xED, 0x4C, 0xEE, +0x40, 0xEF, 0x0E, 0x94, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x9C, 0x6C, 0xEA, +0x11, 0x22, 0x09, 0x95, 0x08, 0x92, 0x10, 0xF0, +0x24, 0x6C, 0x05, 0xD5, 0x10, 0xF0, 0x24, 0x6D, +0x9E, 0xF2, 0x08, 0x4C, 0xBC, 0xF0, 0x10, 0x4D, +0x00, 0x6E, 0xF0, 0x67, 0x04, 0xD1, 0x06, 0xD2, +0x80, 0x18, 0x35, 0x19, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0D, 0x6C, 0x40, 0xEA, +0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, +0x60, 0x9C, 0xFF, 0x68, 0x24, 0x67, 0x6C, 0xEA, +0xAC, 0xE8, 0x0A, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0xDE, 0xF2, 0x04, 0x4C, +0x7C, 0xF0, 0x0C, 0x4D, 0x80, 0x18, 0x35, 0x19, +0x4B, 0xA1, 0x13, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x99, 0x6C, 0xEA, +0xC0, 0xF1, 0x1A, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0x9E, 0xF1, 0x1C, 0x4C, +0x7C, 0xF0, 0x0C, 0x4D, 0x80, 0x18, 0x35, 0x19, +0xCF, 0x11, 0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF4, +0x00, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, +0xF4, 0x9A, 0x91, 0x67, 0x00, 0x6D, 0x18, 0x6E, +0x80, 0x18, 0x72, 0x27, 0x09, 0xD2, 0x09, 0x93, +0x00, 0x6A, 0x01, 0x4B, 0x01, 0x23, 0x01, 0x6A, +0x01, 0x6B, 0x4C, 0xEB, 0x07, 0xD3, 0x60, 0xF2, +0x50, 0xA1, 0x00, 0x6B, 0x08, 0xD3, 0x12, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0xF4, 0x9A, +0xA3, 0x67, 0x91, 0x67, 0xB8, 0x6E, 0x80, 0x18, +0x72, 0x27, 0x08, 0xD2, 0x08, 0x93, 0x00, 0x6A, +0x01, 0x4B, 0x01, 0x23, 0x01, 0x6A, 0x07, 0x93, +0x4C, 0xEB, 0x07, 0xD3, 0x0F, 0x58, 0x71, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF6, 0x58, 0x9A, +0x09, 0x93, 0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, +0x00, 0x6D, 0x4C, 0xEB, 0x0D, 0xEB, 0x06, 0xD3, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x00, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0x3C, 0xF6, 0xBC, 0x9B, 0x61, 0xF0, 0x00, 0x6C, +0x61, 0xF1, 0x0A, 0x6E, 0x40, 0xEA, 0x60, 0xF2, +0x50, 0xA1, 0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x08, 0x93, 0x5C, 0xF3, 0x5C, 0x9A, 0x4D, 0xEB, +0x08, 0xD3, 0x0E, 0x70, 0x20, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, 0x01, 0x6D, +0x21, 0xF2, 0x04, 0x6C, 0xAB, 0xED, 0x17, 0xF0, +0x1C, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x21, 0xF2, 0x08, 0x6C, +0xFF, 0xF7, 0x1F, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x01, 0x6D, 0xCE, 0xF4, +0x50, 0x9B, 0xA1, 0xF2, 0x0C, 0x6C, 0xAB, 0xED, +0x66, 0xF6, 0x07, 0x6E, 0x24, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x70, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF6, 0xC0, 0x9A, 0x01, 0x6D, +0x21, 0xF2, 0x04, 0x6C, 0xAB, 0xED, 0x40, 0xEB, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x21, 0xF2, 0x08, 0x6C, 0xFF, 0xF7, 0x1F, 0x6D, +0x11, 0xF0, 0x10, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF6, 0xC4, 0x9B, 0x01, 0x6D, +0xA1, 0xF2, 0x0C, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0xE5, 0x10, 0x24, 0x58, 0xC0, 0xF0, 0x16, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x3C, 0xF6, 0x58, 0x9A, +0x09, 0x93, 0x4C, 0xEB, 0x0D, 0xEB, 0x06, 0xD3, +0x68, 0x40, 0xE4, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, +0x1D, 0x5B, 0x21, 0x61, 0x68, 0x40, 0xA4, 0x4B, +0x4C, 0xEB, 0x29, 0x5B, 0x05, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF3, 0x54, 0x9A, 0x06, 0x10, +0x8D, 0x58, 0x08, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0x58, 0x9A, 0x06, 0x93, 0x4D, 0xEB, +0x06, 0xD3, 0x0D, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x99, 0x6C, 0xEA, +0x00, 0xF1, 0x04, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0xFE, 0xF2, 0x00, 0x4C, 0xE3, 0x10, 0x68, 0x40, +0xE4, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, 0x1D, 0x5B, +0x0A, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, +0x00, 0x6D, 0x01, 0x6E, 0x1A, 0x10, 0x68, 0x40, +0xA4, 0x4B, 0x4C, 0xEB, 0x2D, 0x5B, 0x0A, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x02, 0x6E, 0x0B, 0x10, 0x95, 0x58, 0x11, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x03, 0x6E, 0x40, 0xEA, 0x68, 0x40, 0xE4, 0x4B, +0xFF, 0x6A, 0x4C, 0xEB, 0x0D, 0x5B, 0x1B, 0x60, +0x0D, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x50, 0x9A, 0x60, 0x99, 0x6C, 0xEA, 0xC0, 0xF0, +0x05, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x1E, 0xF3, +0x10, 0x4C, 0xA4, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x9A, +0x61, 0xF0, 0x00, 0x6C, 0x3C, 0xF6, 0xBC, 0x9B, +0x80, 0xF4, 0x14, 0x6E, 0x35, 0x10, 0x68, 0x40, +0xD4, 0x4B, 0x4C, 0xEB, 0x0D, 0x5B, 0x0D, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x9A, 0x61, 0xF0, 0x00, 0x6C, +0x3C, 0xF6, 0xBC, 0x9B, 0x40, 0xF4, 0x13, 0x6E, +0x23, 0x10, 0x68, 0x40, 0xA4, 0x4B, 0x4C, 0xEB, +0x11, 0x5B, 0x0D, 0x60, 0x30, 0xF0, 0x20, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x9A, +0x61, 0xF0, 0x00, 0x6C, 0x3C, 0xF6, 0xBC, 0x9B, +0x40, 0xF4, 0x12, 0x6E, 0x11, 0x10, 0x68, 0x40, +0x92, 0x4B, 0x4C, 0xEB, 0x3C, 0x5B, 0x11, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x9A, 0x3C, 0xF6, 0xBC, 0x9B, +0x61, 0xF0, 0x00, 0x6C, 0x00, 0xF4, 0x12, 0x6E, +0x40, 0xEA, 0x60, 0xF2, 0x50, 0xA1, 0x2E, 0x2A, +0x0C, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x50, 0x9A, 0x60, 0x99, 0x6C, 0xEA, 0x72, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x5E, 0xF3, 0x00, 0x4C, +0x51, 0x10, 0x48, 0x40, 0xCF, 0x4A, 0xFF, 0x6B, +0x6C, 0xEA, 0x13, 0x5A, 0x07, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF6, 0x48, 0x9A, 0x08, 0x93, +0x4C, 0xEB, 0x06, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x5C, 0xF3, 0x5C, 0x9A, 0x08, 0x93, 0x4D, 0xEB, +0x08, 0xD3, 0x0C, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x99, 0x6C, 0xEA, +0x51, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x7E, 0xF3, +0x14, 0x4C, 0x30, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xDC, 0xF4, 0x14, 0x4B, 0x06, 0x92, 0xE0, 0x9B, +0x91, 0x67, 0x00, 0x6D, 0x18, 0x6E, 0x04, 0xD2, +0x80, 0x18, 0x98, 0x27, 0x07, 0x93, 0x4C, 0xEB, +0x07, 0xD3, 0x60, 0xF2, 0x50, 0xA1, 0x11, 0x2A, +0x10, 0xF0, 0x24, 0x6B, 0xDC, 0xF4, 0x14, 0x4B, +0x08, 0x92, 0xE0, 0x9B, 0x91, 0x67, 0x00, 0x6D, +0xB8, 0x6E, 0x04, 0xD2, 0x80, 0x18, 0x98, 0x27, +0x07, 0x93, 0x4C, 0xEB, 0xFF, 0x6A, 0x4C, 0xEB, +0x07, 0xD3, 0x07, 0x92, 0x13, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x99, +0x6C, 0xEA, 0x20, 0x22, 0x10, 0xF0, 0x24, 0x6C, +0x9E, 0xF3, 0x18, 0x4C, 0x10, 0xF0, 0x24, 0x6D, +0x7C, 0xF0, 0x0C, 0x4D, 0xD0, 0x67, 0x80, 0x18, +0x35, 0x19, 0x14, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x99, 0x6C, 0xEA, +0x0B, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, +0x24, 0x6D, 0xFE, 0xF3, 0x04, 0x4C, 0x7C, 0xF0, +0x0C, 0x4D, 0xD0, 0x67, 0x80, 0x18, 0x35, 0x19, +0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, 0x0D, 0x97, +0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0x6A, 0xAC, 0xEA, 0x06, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x9C, +0x04, 0x67, 0x6C, 0xEA, 0x0A, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0x1E, 0xF4, +0x10, 0x4C, 0x9C, 0xF0, 0x10, 0x4D, 0x80, 0x18, +0x35, 0x19, 0x4B, 0xA0, 0x13, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x98, +0x6C, 0xEA, 0xC0, 0xF0, 0x13, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0x9E, 0xF1, +0x1C, 0x4C, 0x9C, 0xF0, 0x10, 0x4D, 0x80, 0x18, +0x35, 0x19, 0xC8, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF4, 0xF4, 0x9A, 0x90, 0x67, 0x00, 0x6D, +0x18, 0x6E, 0x80, 0x18, 0x72, 0x27, 0x07, 0xD2, +0x06, 0x92, 0x0F, 0x5A, 0x48, 0x60, 0x30, 0xF0, +0x20, 0x69, 0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF3, +0xAC, 0x9B, 0xCE, 0xF4, 0x50, 0x99, 0x01, 0xF0, +0x08, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x99, 0x40, 0xF4, 0x14, 0x6C, 0x80, 0x6D, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x99, 0x5C, 0xF3, 0xB8, 0x9B, +0x81, 0xF2, 0x00, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x99, 0x01, 0xF0, 0x14, 0x6C, +0x1F, 0xF4, 0x00, 0x6D, 0x0F, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x5C, 0xF6, 0x2C, 0x9A, +0x07, 0x92, 0x4C, 0xE9, 0x30, 0xF0, 0x21, 0x6A, +0x70, 0xF3, 0x4D, 0xA2, 0x03, 0x22, 0x90, 0x67, +0x00, 0x6D, 0x02, 0x10, 0x90, 0x67, 0x01, 0x6D, +0x00, 0x18, 0x86, 0xC5, 0x10, 0xF0, 0x24, 0x6A, +0xDC, 0xF4, 0xF4, 0x9A, 0x90, 0x67, 0x00, 0x6D, +0x18, 0x6E, 0x04, 0xD1, 0x80, 0x18, 0x98, 0x27, +0x06, 0x95, 0x90, 0x67, 0x22, 0x67, 0x80, 0x18, +0x8F, 0x26, 0x43, 0x2A, 0x71, 0x10, 0x06, 0x92, +0x24, 0x5A, 0x33, 0x61, 0x30, 0xF0, 0x20, 0x69, +0x10, 0xF0, 0x24, 0x6B, 0x5C, 0xF3, 0xB8, 0x9B, +0xCE, 0xF4, 0x50, 0x99, 0x81, 0xF2, 0x00, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x99, +0x40, 0xF4, 0x14, 0x6C, 0x80, 0x6D, 0x01, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x99, 0x1C, 0xF3, 0xAC, 0x9B, 0x01, 0xF0, +0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x99, 0x01, 0xF0, 0x14, 0x6C, 0x1F, 0xF4, +0x00, 0x6D, 0x0F, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF6, 0x2C, 0x9A, 0x07, 0x92, +0x90, 0x67, 0x02, 0x6D, 0x4C, 0xE9, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF6, 0x50, 0x9A, 0x4D, 0xE9, +0xB7, 0x17, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x50, 0x9A, 0x60, 0x98, 0x6C, 0xEA, 0x34, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x7E, 0xF3, 0x14, 0x4C, +0x14, 0x10, 0x07, 0x92, 0x00, 0x6B, 0x01, 0x4A, +0x01, 0x22, 0x01, 0x6B, 0xFF, 0x6A, 0x2C, 0xEA, +0x6C, 0xEA, 0x13, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x98, 0x6C, 0xEA, +0x1F, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0x3E, 0xF4, +0x10, 0x4C, 0x06, 0x96, 0x10, 0xF0, 0x24, 0x6D, +0x9C, 0xF0, 0x10, 0x4D, 0x80, 0x18, 0x35, 0x19, +0x13, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, +0x50, 0x9A, 0x60, 0x98, 0x6C, 0xEA, 0x0E, 0x22, +0x06, 0x96, 0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, +0x24, 0x6D, 0x7E, 0xF4, 0x1C, 0x4C, 0x9C, 0xF0, +0x10, 0x4D, 0x80, 0x18, 0x35, 0x19, 0x02, 0x10, +0x00, 0x6A, 0x01, 0x10, 0x01, 0x6A, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0x6A, 0xAC, 0xEA, 0x06, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x9C, +0x04, 0x67, 0x26, 0x67, 0x6C, 0xEA, 0x0A, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0xBE, 0xF4, 0x04, 0x4C, 0x5C, 0xF0, 0x08, 0x4D, +0x80, 0x18, 0x35, 0x19, 0x4B, 0xA0, 0x13, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, +0x60, 0x98, 0x6C, 0xEA, 0x80, 0xF1, 0x01, 0x22, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, +0x9E, 0xF1, 0x1C, 0x4C, 0x5C, 0xF0, 0x08, 0x4D, +0x80, 0x18, 0x35, 0x19, 0x76, 0x11, 0x06, 0x59, +0x0A, 0x60, 0x01, 0x71, 0x03, 0x61, 0x06, 0x93, +0x03, 0x5B, 0x04, 0x10, 0x02, 0x71, 0x10, 0x61, +0x06, 0x94, 0x05, 0x5C, 0x0D, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x98, +0x6C, 0xEA, 0x60, 0xF1, 0x04, 0x22, 0x10, 0xF0, +0x24, 0x6C, 0xDE, 0xF4, 0x00, 0x4C, 0x3D, 0x11, +0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF4, 0x3C, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0xF4, 0x9A, +0x90, 0x67, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0x72, 0x27, 0x06, 0x59, 0x07, 0xD2, 0xE0, 0xF0, +0x19, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x28, 0x33, +0xDB, 0xF7, 0x10, 0x4A, 0x69, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0x42, 0xE7, 0x10, 0xF0, +0x24, 0x6B, 0x5C, 0xF6, 0x74, 0x9B, 0x01, 0x6D, +0xA1, 0xF0, 0x0C, 0x6C, 0x4C, 0xEB, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0xF0, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x5C, 0xF6, 0xD8, 0x9A, 0xAB, 0xED, +0x6D, 0xEE, 0x40, 0xEF, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF3, 0xB8, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x07, 0x94, 0x01, 0xF4, +0x00, 0x6A, 0x8D, 0xEA, 0xDC, 0x10, 0x06, 0x92, +0x01, 0x72, 0x09, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF2, 0x00, 0x6C, +0x10, 0x6D, 0x01, 0x6E, 0x08, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF2, +0x00, 0x6C, 0x10, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, 0xAB, 0xED, +0x00, 0x18, 0x42, 0xE7, 0x10, 0xF0, 0x24, 0x6B, +0x5C, 0xF6, 0x7C, 0x9B, 0x06, 0x94, 0x0F, 0x6E, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF6, +0x40, 0x9A, 0x8C, 0xEE, 0xC8, 0x36, 0x30, 0xF0, +0x20, 0x6C, 0x4D, 0xEE, 0xCE, 0xF4, 0x50, 0x9C, +0x01, 0x6D, 0x6D, 0xEE, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF3, 0xB8, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x07, 0x94, 0x01, 0xF4, +0x01, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0x01, 0xF0, +0x00, 0x6B, 0x31, 0x10, 0x01, 0x6D, 0xA1, 0xF0, +0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x18, 0x42, 0xE7, +0x10, 0xF0, 0x24, 0x6B, 0x7C, 0xF6, 0x64, 0x9B, +0x0F, 0x6E, 0x30, 0xF0, 0x20, 0x6C, 0x4C, 0xEB, +0x06, 0x92, 0x01, 0x6D, 0xAB, 0xED, 0x4C, 0xEE, +0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF6, 0x48, 0x9A, +0xC8, 0x36, 0x4D, 0xEE, 0xCE, 0xF4, 0x50, 0x9C, +0x6D, 0xEE, 0xA1, 0xF0, 0x0C, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0x1C, 0xF3, 0xB8, 0x9B, +0xC1, 0xF0, 0x04, 0x6C, 0x01, 0x6E, 0x40, 0xEA, +0x07, 0x94, 0x01, 0xF4, 0x01, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x00, 0xF4, 0x00, 0x6B, 0x6D, 0xEA, +0x62, 0x10, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0x42, 0xE7, 0x10, 0xF0, +0x24, 0x6B, 0x7C, 0xF6, 0x6C, 0x9B, 0x01, 0x6D, +0xA1, 0xF0, 0x0C, 0x6C, 0x4C, 0xEB, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0xF0, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0xAB, 0xED, 0x7C, 0xF6, 0xD0, 0x9A, +0x17, 0x10, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0x42, 0xE7, 0x10, 0xF0, +0x24, 0x6B, 0x7C, 0xF6, 0x6C, 0x9B, 0x30, 0xF0, +0x20, 0x6C, 0x01, 0x6D, 0x4C, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0x7C, 0xF6, 0xD4, 0x9A, 0xCE, 0xF4, +0xF0, 0x9C, 0xAB, 0xED, 0xA1, 0xF0, 0x0C, 0x6C, +0x6D, 0xEE, 0x40, 0xEF, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0x1C, 0xF3, 0xB8, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x00, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x50, 0x9C, +0x5C, 0xF4, 0xB8, 0x9B, 0xC1, 0xF0, 0x08, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x01, 0xF4, 0x00, 0x6A, +0x07, 0x93, 0xB1, 0x17, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x70, 0x9A, 0x40, 0x98, 0x4C, 0xEB, +0x07, 0x92, 0x0D, 0x23, 0x06, 0x97, 0x10, 0xF0, +0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6D, 0xDE, 0xF4, +0x00, 0x4C, 0x5C, 0xF0, 0x08, 0x4D, 0xD1, 0x67, +0x80, 0x18, 0x35, 0x19, 0x07, 0x92, 0x04, 0xD2, +0x10, 0xF0, 0x24, 0x6A, 0xDC, 0xF4, 0xF4, 0x9A, +0x90, 0x67, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0x98, 0x27, 0x07, 0x93, 0x00, 0x6C, 0x01, 0x4B, +0x01, 0x23, 0x01, 0x6C, 0xFF, 0x6B, 0x4C, 0xEB, +0x8C, 0xEB, 0x14, 0x2B, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x98, 0x6C, 0xEA, +0x26, 0x22, 0x10, 0xF0, 0x24, 0x6C, 0xFE, 0xF4, +0x1C, 0x4C, 0x06, 0x97, 0x10, 0xF0, 0x24, 0x6D, +0x5C, 0xF0, 0x08, 0x4D, 0xD1, 0x67, 0x80, 0x18, +0x35, 0x19, 0x19, 0x10, 0x90, 0x67, 0xB1, 0x67, +0x80, 0x18, 0x93, 0x26, 0x10, 0xF0, 0x24, 0x6A, +0x7C, 0xF3, 0x50, 0x9A, 0x60, 0x98, 0x6C, 0xEA, +0x0C, 0x22, 0x06, 0x97, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6D, 0x5E, 0xF5, 0x1C, 0x4C, +0x5C, 0xF0, 0x08, 0x4D, 0xD1, 0x67, 0x80, 0x18, +0x35, 0x19, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x68, 0x0C, 0xED, +0x24, 0x67, 0x0D, 0xD7, 0x04, 0xD5, 0xCC, 0xE8, +0x80, 0x18, 0xE4, 0x28, 0x0F, 0x22, 0x04, 0x95, +0x91, 0x67, 0x80, 0x18, 0xE2, 0x27, 0x0A, 0x22, +0x0D, 0x96, 0x91, 0x67, 0xB0, 0x67, 0x80, 0x18, +0x62, 0x29, 0x4B, 0xEB, 0x4D, 0xEB, 0xC0, 0xF7, +0x62, 0x32, 0x01, 0x10, 0x00, 0x6A, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6B, 0x86, 0xF0, 0x99, 0xA3, +0x30, 0xF0, 0x20, 0x6A, 0x1F, 0x6B, 0x8C, 0xEB, +0xEF, 0xF4, 0x08, 0x4A, 0x80, 0xF6, 0x60, 0xC2, +0xFF, 0x6D, 0xFF, 0x4B, 0xAC, 0xEB, 0x00, 0x6C, +0x07, 0x5B, 0x80, 0xF6, 0x83, 0xC2, 0x08, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x68, 0x33, 0xFC, 0xF0, +0x10, 0x4A, 0x69, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x01, 0x6B, 0x80, 0xF6, 0x61, 0xC2, 0x80, 0xF6, +0x82, 0xC2, 0x0A, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x01, 0x6B, 0x80, 0xF6, +0x61, 0xC2, 0x80, 0xF6, 0x62, 0xC2, 0x00, 0x6C, +0x80, 0xF6, 0x85, 0xC2, 0x38, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x01, 0x6B, +0x80, 0xF6, 0x61, 0xC2, 0x08, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x01, 0x6B, 0xEF, 0xF4, 0x08, 0x4A, +0x80, 0xF6, 0x61, 0xC2, 0x00, 0x6B, 0x80, 0xF6, +0x62, 0xC2, 0x23, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xEF, 0xF4, 0x08, 0x4A, 0x01, 0x6C, 0x00, 0x6B, +0x80, 0xF6, 0x81, 0xC2, 0x80, 0xF6, 0x62, 0xC2, +0xDF, 0x17, 0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF4, +0x08, 0x4A, 0x00, 0x6B, 0x02, 0x6C, 0x80, 0xF6, +0x61, 0xC2, 0x80, 0xF6, 0x65, 0xC2, 0x80, 0xF6, +0x82, 0xC2, 0x01, 0x6B, 0x0C, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xEF, 0xF4, 0x08, 0x4A, 0x01, 0x6B, +0x00, 0x6C, 0x80, 0xF6, 0x61, 0xC2, 0x80, 0xF6, +0x82, 0xC2, 0x80, 0xF6, 0x65, 0xC2, 0x80, 0xF6, +0x64, 0xC2, 0x20, 0xE8, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0x6A, 0xEF, 0xF4, 0x08, 0x4B, 0x8C, 0xEA, +0x80, 0xF6, 0x81, 0xA3, 0x4F, 0x24, 0x80, 0xF6, +0x63, 0xA3, 0x00, 0x69, 0x01, 0x23, 0x01, 0x69, +0x30, 0xF0, 0x21, 0x6B, 0x70, 0xF3, 0x6C, 0xA3, +0x02, 0x2B, 0x01, 0x6B, 0x6E, 0xE9, 0x05, 0x2A, +0x3B, 0x10, 0x01, 0x6A, 0x4E, 0xE9, 0x04, 0xD2, +0x02, 0x10, 0x00, 0x6A, 0x04, 0xD2, 0x10, 0xF0, +0x24, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0x7C, 0xF6, +0xB8, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x4C, 0x6C, +0x02, 0x6E, 0x40, 0xEA, 0x04, 0x93, 0x14, 0x2B, +0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, 0x14, 0x6C, +0xFF, 0x6D, 0x77, 0x6E, 0x40, 0xEA, 0x01, 0x59, +0x38, 0x67, 0x10, 0xF0, 0x24, 0x6B, 0x02, 0x6E, +0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, 0x14, 0x6C, +0x1C, 0xF3, 0xB4, 0x9B, 0x3B, 0xE6, 0x12, 0x10, +0xCE, 0xF4, 0x50, 0x98, 0xA1, 0xF4, 0x14, 0x6C, +0xFF, 0x6D, 0x66, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x01, 0x59, 0xCE, 0xF4, 0x50, 0x98, +0x1C, 0xF3, 0xB4, 0x9B, 0xD8, 0x67, 0xA1, 0xF4, +0x14, 0x6C, 0x01, 0x4E, 0x40, 0xEA, 0x06, 0x10, +0x30, 0xF0, 0x21, 0x6A, 0x70, 0xF3, 0x4D, 0xA2, +0xC0, 0x22, 0xC3, 0x17, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x30, 0x6B, +0xC1, 0xF7, 0xB1, 0xA3, 0xFF, 0x6A, 0x4C, 0xEC, +0x01, 0x6B, 0xAC, 0xEB, 0x0F, 0x5C, 0x4C, 0xEB, +0x0A, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x7C, 0xF6, +0x9C, 0x9A, 0xFC, 0x6A, 0xA0, 0xA4, 0xAC, 0xEA, +0x40, 0xC4, 0x00, 0x6C, 0x0E, 0x10, 0x24, 0x5C, +0x00, 0x6C, 0x0B, 0x61, 0x10, 0xF0, 0x24, 0x6C, +0x7C, 0xF6, 0xBC, 0x9C, 0x03, 0x6E, 0x80, 0xA5, +0x4C, 0xEC, 0xCD, 0xEC, 0x4C, 0xEC, 0x80, 0xC5, +0x01, 0x6C, 0x02, 0x23, 0x80, 0x18, 0x7F, 0x2A, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x21, 0x6A, 0x84, 0xF4, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x24, 0xF5, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC4, 0xF5, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x24, 0xF6, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x64, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF6, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x65, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x45, 0xF2, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x45, 0xF3, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC5, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA5, 0xF7, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA5, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x06, 0xF1, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC6, 0xF1, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x00, 0x00, 0x00, 0x00, +0xC4, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 +}; + +u32 array_length_mp_8821c_fw_nic = 138984; + +u8 array_mp_8821c_fw_spic[] = { +0x21, 0x88, 0x00, 0x00, 0x18, 0x00, 0x08, 0x00, +0x0C, 0xBC, 0x11, 0xA2, 0x00, 0x00, 0x00, 0x00, +0x01, 0x0C, 0x12, 0x0E, 0xE4, 0x07, 0x00, 0x00, +0x18, 0x00, 0x00, 0x00, 0x0C, 0x00, 0x00, 0x00, +0x00, 0x00, 0x20, 0x80, 0xB8, 0x7C, 0x00, 0x00, +0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, +0xA8, 0x75, 0x00, 0x00, 0x48, 0x2B, 0x00, 0x00, +0x00, 0x00, 0x10, 0x80, 0x00, 0x00, 0x03, 0x80, +0x00, 0x00, 0x04, 0x04, 0x08, 0x08, 0x08, 0x08, +0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, +0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, +0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x03, 0x00, 0x01, 0xFE, 0x03, 0x01, 0x01, 0xFE, +0x03, 0x02, 0x01, 0xFE, 0x03, 0x03, 0x01, 0xFE, +0x03, 0x04, 0x01, 0xFE, 0x03, 0x05, 0x01, 0xFE, +0x03, 0x06, 0x01, 0xFE, 0x03, 0x07, 0x01, 0xFE, +0x06, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, +0x01, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00, +0x00, 0x01, 0x10, 0x00, 0x01, 0x00, 0x03, 0x80, +0xA9, 0x01, 0x03, 0x80, 0xA9, 0x01, 0x03, 0x80, +0x5D, 0x29, 0x03, 0x80, 0x00, 0x00, 0x00, 0x00, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x0D, 0x29, 0x03, 0x80, 0x01, 0x00, 0x00, 0x00, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0xD4, 0x88, 0x20, 0x80, 0x06, 0x09, 0x0C, 0x12, +0x18, 0x24, 0x30, 0x36, 0x01, 0x02, 0x05, 0x0B, +0x00, 0x00, 0x00, 0x00, 0x01, 0x02, 0x03, 0x06, +0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x2C, +0xFF, 0x00, 0x01, 0x02, 0x02, 0x04, 0x05, 0x06, +0x07, 0x08, 0x09, 0x0A, 0x28, 0x28, 0x32, 0x28, +0x1E, 0x19, 0x19, 0x19, 0x18, 0x18, 0x12, 0x0F, +0x1E, 0x1E, 0x19, 0x1E, 0x18, 0x16, 0x0C, 0x0C, +0x1E, 0x1E, 0x19, 0x1E, 0x18, 0x16, 0x0C, 0x0C, +0x1E, 0x1E, 0x19, 0x1C, 0x18, 0x14, 0x0C, 0x0A, +0x1E, 0x1E, 0x19, 0x1E, 0x19, 0x18, 0x0F, 0x0E, +0x1E, 0x1E, 0x1E, 0x1E, 0x1C, 0x16, 0x14, 0x12, +0x0C, 0x0A, 0x1E, 0x1E, 0x1E, 0x1E, 0x1A, 0x16, +0x12, 0x10, 0x0C, 0x0A, 0x1E, 0x1E, 0x1E, 0x1E, +0x18, 0x16, 0x0D, 0x0E, 0x0C, 0x0A, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x12, 0x12, 0x14, 0x12, 0x0F, 0x0F, 0x0C, 0x0C, +0x09, 0x08, 0x08, 0x07, 0x0A, 0x0A, 0x09, 0x07, +0x07, 0x06, 0x05, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x0A, 0x0A, 0x08, 0x08, +0x08, 0x07, 0x07, 0x06, 0x04, 0x04, 0x0C, 0x0C, +0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, 0x05, 0x04, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x05, 0x04, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x02, 0x02, 0x02, 0x04, +0x02, 0x04, 0x06, 0x06, 0x08, 0x08, 0x09, 0x09, +0x04, 0x08, 0x08, 0x08, 0x0C, 0x10, 0x10, 0x18, +0x04, 0x08, 0x08, 0x08, 0x0C, 0x10, 0x10, 0x18, +0x05, 0x08, 0x08, 0x09, 0x10, 0x14, 0x1C, 0x20, +0x04, 0x06, 0x08, 0x0A, 0x10, 0x18, 0x18, 0x20, +0x03, 0x05, 0x08, 0x09, 0x10, 0x14, 0x1C, 0x24, +0x2A, 0x2C, 0x05, 0x07, 0x09, 0x0A, 0x10, 0x14, +0x1C, 0x28, 0x2C, 0x30, 0x06, 0x08, 0x0A, 0x0C, +0x12, 0x18, 0x1E, 0x30, 0x38, 0x42, 0x0A, 0x0C, +0x0C, 0x12, 0x16, 0x1C, 0x20, 0x24, 0x24, 0x30, +0x01, 0x01, 0x01, 0x01, 0x01, 0x02, 0x03, 0x04, +0x05, 0x06, 0x07, 0x08, 0x01, 0x02, 0x03, 0x04, +0x05, 0x06, 0x07, 0x08, 0x02, 0x04, 0x06, 0x07, +0x08, 0x0A, 0x0B, 0x0C, 0x03, 0x05, 0x06, 0x07, +0x08, 0x0A, 0x0B, 0x0C, 0x05, 0x06, 0x07, 0x08, +0x09, 0x0A, 0x0B, 0x0C, 0x02, 0x04, 0x06, 0x07, +0x08, 0x09, 0x0B, 0x0C, 0x0C, 0x0C, 0x03, 0x05, +0x06, 0x07, 0x08, 0x09, 0x0B, 0x0C, 0x0C, 0x0C, +0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, +0x0C, 0x0C, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, +0x0B, 0x0C, 0x0C, 0x0C, 0x2C, 0x00, 0x04, 0x00, +0x2D, 0x00, 0x2C, 0x01, 0x2D, 0x01, 0x2C, 0x02, +0x2E, 0x01, 0xFF, 0x00, 0x2D, 0x02, 0xFF, 0x00, +0x36, 0x2D, 0xFF, 0x36, 0x2E, 0xFF, 0x37, 0x2F, +0xFF, 0x41, 0x38, 0x30, 0x39, 0x42, 0x31, 0x42, +0x3A, 0x32, 0x43, 0x3A, 0x33, 0x43, 0x3A, 0x34, +0x3A, 0x44, 0x35, 0x44, 0x3B, 0xFF, 0x37, 0x2E, +0x40, 0x38, 0x30, 0x41, 0x39, 0x42, 0x31, 0x3A, +0x43, 0x32, 0x3B, 0x43, 0x35, 0x3C, 0x44, 0xFF, +0x3D, 0x45, 0xFF, 0x3E, 0x45, 0xFF, 0x45, 0x3F, +0xFF, 0x46, 0xFF, 0xFF, 0x37, 0x41, 0x2F, 0x39, +0x42, 0x31, 0x43, 0x3A, 0x33, 0x44, 0x3B, 0x35, +0x45, 0x3D, 0xFF, 0x46, 0x47, 0x3E, 0x47, 0xFF, +0xFF, 0x48, 0xFF, 0xFF, 0x49, 0xFF, 0xFF, 0xFF, +0xFF, 0xFF, 0x00, 0x00, 0x0D, 0x14, 0xFF, 0x15, +0x0E, 0xFF, 0x15, 0x0F, 0xFF, 0x16, 0x10, 0xFF, +0x17, 0x1E, 0x11, 0x1E, 0x18, 0x12, 0x1F, 0x18, +0x13, 0x18, 0x1F, 0xFF, 0x15, 0x0E, 0xFF, 0x16, +0x1D, 0x10, 0x17, 0x1E, 0x10, 0x18, 0x1E, 0x11, +0x19, 0x1F, 0xFF, 0x1A, 0x20, 0xFF, 0x21, 0x1B, +0xFF, 0x21, 0xFF, 0xFF, 0x15, 0x13, 0x0F, 0x17, +0x1E, 0x11, 0x18, 0x1F, 0x13, 0x20, 0x19, 0xFF, +0x21, 0x1B, 0xFF, 0x22, 0xFF, 0xFF, 0x23, 0xFF, +0xFF, 0xFF, 0xFF, 0xFF, 0x04, 0x04, 0x04, 0x36, +0x2C, 0xFF, 0x2D, 0xFF, 0xFF, 0x2E, 0x37, 0xFF, +0x38, 0x41, 0x2F, 0x39, 0x42, 0x30, 0x43, 0x39, +0x31, 0x42, 0x39, 0x32, 0x43, 0x3A, 0x33, 0x43, +0x3A, 0x34, 0x2D, 0x2C, 0xFF, 0x36, 0x2E, 0xFF, +0x37, 0x2F, 0x40, 0x38, 0x30, 0x41, 0x42, 0x33, +0x39, 0x43, 0x35, 0x3A, 0x3B, 0x43, 0x34, 0x44, +0x3C, 0x3B, 0x45, 0x3D, 0x3C, 0x45, 0x3E, 0x3D, +0x37, 0x2E, 0xFF, 0x38, 0x2F, 0x40, 0x39, 0x31, +0x41, 0x3A, 0x42, 0xFF, 0x43, 0x3B, 0xFF, 0x44, +0x3C, 0xFF, 0x45, 0x3D, 0x3C, 0x46, 0x3F, 0x45, +0x47, 0x46, 0x45, 0x48, 0x47, 0x47, 0x00, 0x00, +0x04, 0xFF, 0xFF, 0x0C, 0xFF, 0xFF, 0x0D, 0x14, +0xFF, 0x0E, 0x15, 0xFF, 0x16, 0x0F, 0xFF, 0x17, +0x10, 0xFF, 0x17, 0x11, 0xFF, 0x17, 0x12, 0xFF, +0x0D, 0x0C, 0xFF, 0x14, 0x0E, 0xFF, 0x15, 0x0F, +0xFF, 0x16, 0x1D, 0x10, 0x17, 0x1E, 0x12, 0x18, +0x1F, 0x13, 0x19, 0x20, 0x19, 0x20, 0x1A, 0x19, +0x14, 0x0E, 0xFF, 0x15, 0x1C, 0xFF, 0x17, 0x1D, +0x11, 0x18, 0x1E, 0x13, 0x19, 0x1F, 0x1E, 0x20, +0x1A, 0x1F, 0x21, 0x1B, 0x20, 0x22, 0x21, 0x1B, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x24, 0x26, 0x2A, 0x00, 0x00, 0x00, 0x1F, +0x21, 0x25, 0x27, 0x28, 0x00, 0x00, 0x00, 0x00, +0x23, 0x26, 0x28, 0x30, 0x00, 0x00, 0x00, 0x00, +0x23, 0x26, 0x28, 0x2A, 0x00, 0x00, 0x00, 0x00, +0x23, 0x26, 0x28, 0x2A, 0x00, 0x00, 0x00, 0x00, +0x24, 0x28, 0x2A, 0x2C, 0x2E, 0x30, 0x00, 0x00, +0x00, 0x00, 0x26, 0x29, 0x2B, 0x2D, 0x2F, 0x31, +0x00, 0x00, 0x00, 0x00, 0x28, 0x2A, 0x2C, 0x2E, +0x30, 0x32, 0x00, 0x00, 0x00, 0x1F, 0x23, 0x26, +0x28, 0x2A, 0x2A, 0x2A, 0x01, 0x00, 0x02, 0x00, +0x05, 0x00, 0x0B, 0x00, 0x06, 0x00, 0x09, 0x00, +0x0C, 0x00, 0x12, 0x00, 0x18, 0x00, 0x24, 0x00, +0x30, 0x00, 0x36, 0x00, 0x0E, 0x00, 0x1B, 0x00, +0x29, 0x00, 0x36, 0x00, 0x51, 0x00, 0x6C, 0x00, +0x7A, 0x00, 0x87, 0x00, 0x1B, 0x00, 0x36, 0x00, +0x51, 0x00, 0x6C, 0x00, 0xA2, 0x00, 0xD8, 0x00, +0xF3, 0x00, 0x0E, 0x01, 0x29, 0x00, 0x51, 0x00, +0x7A, 0x00, 0xA2, 0x00, 0xF3, 0x00, 0x44, 0x01, +0x6D, 0x01, 0x95, 0x01, 0x36, 0x00, 0x6C, 0x00, +0xA2, 0x00, 0xD8, 0x00, 0x44, 0x01, 0xB0, 0x01, +0xE6, 0x01, 0x1C, 0x02, 0x0E, 0x00, 0x1B, 0x00, +0x29, 0x00, 0x36, 0x00, 0x51, 0x00, 0x6C, 0x00, +0x7A, 0x00, 0x87, 0x00, 0xA2, 0x00, 0xB4, 0x00, +0x1B, 0x00, 0x36, 0x00, 0x51, 0x00, 0x6C, 0x00, +0xA2, 0x00, 0xD8, 0x00, 0xF3, 0x00, 0xFF, 0x00, +0x23, 0x01, 0x44, 0x01, 0x29, 0x00, 0x51, 0x00, +0x7A, 0x00, 0xA2, 0x00, 0xF3, 0x00, 0x44, 0x01, +0x64, 0x01, 0x64, 0x01, 0xB5, 0x01, 0xE6, 0x01, +0x36, 0x00, 0x6C, 0x00, 0xA2, 0x00, 0xD8, 0x00, +0x44, 0x01, 0xB0, 0x01, 0xE6, 0x01, 0x1C, 0x02, +0x88, 0x02, 0xD0, 0x02, 0x14, 0x14, 0x15, 0x15, +0x16, 0x17, 0x17, 0x18, 0x1C, 0x1C, 0x1C, 0x1C, +0x1D, 0x1D, 0x1E, 0x1E, 0x1C, 0x1C, 0x1D, 0x1E, +0x1F, 0x20, 0x20, 0x20, 0x36, 0x36, 0x37, 0x37, +0x38, 0x39, 0x39, 0x3A, 0x3A, 0x3A, 0x00, 0x00, +0x40, 0x40, 0x40, 0x40, 0x41, 0x41, 0x42, 0x42, +0x43, 0x43, 0x00, 0x00, 0x40, 0x40, 0x41, 0x42, +0x43, 0x44, 0x44, 0x44, 0x45, 0x46, 0x00, 0x00, +0x00, 0xF0, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0xF0, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x30, 0xC0, +0xE0, 0x00, 0x00, 0x00, 0x00, 0x0C, 0x0E, 0x38, +0x18, 0x00, 0x00, 0x00, 0x00, 0x83, 0x01, 0x06, +0x80, 0x03, 0x00, 0x00, 0x00, 0x00, 0x70, 0xE0, +0x26, 0x9D, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x30, 0xF0, 0x21, 0x6C, 0x18, 0xF0, 0x00, 0x4C, +0xBC, 0x65, 0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x77, 0xF0, +0x20, 0x6C, 0x80, 0xF0, 0x80, 0x9C, 0x80, 0xF0, +0x20, 0x6E, 0xCC, 0xEC, 0x1E, 0x24, 0x30, 0xF0, +0x21, 0x6C, 0xF4, 0xF7, 0x1C, 0x4C, 0x80, 0x9C, +0xBC, 0x65, 0x30, 0xF0, 0x21, 0x6C, 0xF4, 0xF7, +0x18, 0x4C, 0x80, 0x9C, 0xFC, 0x65, 0x9F, 0x67, +0x77, 0xF0, 0x24, 0x6D, 0xE0, 0xF2, 0x90, 0xDD, +0x9D, 0x67, 0x77, 0xF0, 0x24, 0x6D, 0xE0, 0xF2, +0x94, 0xDD, 0x9D, 0x67, 0x85, 0x9C, 0x77, 0xF0, +0x24, 0x6D, 0xE0, 0xF2, 0x98, 0xDD, 0x20, 0xE8, +0x00, 0x65, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x00, 0x6E, 0x30, 0xF0, 0x20, 0x6F, +0x2F, 0xF0, 0x08, 0x4F, 0xC0, 0xDC, 0x04, 0x4C, +0xE3, 0xEC, 0xB8, 0x67, 0xFB, 0x2D, 0x30, 0xF0, +0x21, 0x6C, 0xD1, 0xF0, 0x14, 0x4C, 0x00, 0x6E, +0x30, 0xF0, 0x21, 0x6F, 0x31, 0xF1, 0x00, 0x4F, +0xC0, 0xDC, 0x04, 0x4C, 0xE3, 0xEC, 0xB8, 0x67, +0xFB, 0x2D, 0x30, 0xF0, 0x21, 0x6C, 0x15, 0xF0, +0x00, 0x4C, 0x00, 0x6E, 0x30, 0xF0, 0x21, 0x6F, +0x18, 0xF0, 0x00, 0x4F, 0xC0, 0xDC, 0x04, 0x4C, +0xE3, 0xEC, 0xB8, 0x67, 0xFB, 0x2D, 0x10, 0xF0, +0x23, 0x6C, 0xC0, 0xF0, 0x01, 0x4C, 0x00, 0xEC, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xC0, 0xF0, 0x01, 0x4A, 0x40, 0xDB, +0x00, 0x1C, 0x94, 0x00, 0x80, 0x18, 0x6A, 0x06, +0x80, 0x18, 0x66, 0x05, 0x80, 0x18, 0x88, 0x05, +0x80, 0x18, 0x16, 0x06, 0x80, 0x18, 0xA6, 0x05, +0x80, 0x18, 0x33, 0x06, 0x80, 0x18, 0xF8, 0x03, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF7, 0x54, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6C, 0x30, 0xF0, 0x21, 0x6A, 0x80, 0xF1, +0x08, 0x4C, 0x15, 0xF0, 0x00, 0x4A, 0x43, 0xDC, +0xCE, 0xF7, 0x40, 0x98, 0x00, 0x6D, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, 0x50, 0xDB, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF7, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x6F, 0xF0, 0x08, 0x4C, +0x01, 0x6D, 0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6B, +0x11, 0xF1, 0x54, 0xDB, 0x30, 0xF0, 0x20, 0x6C, +0x30, 0xF0, 0x21, 0x6A, 0x2F, 0xF0, 0x08, 0x4C, +0x15, 0xF4, 0x00, 0x4A, 0x43, 0xDC, 0xCE, 0xF7, +0x40, 0x98, 0x00, 0x6D, 0x40, 0xEA, 0x30, 0xF0, +0x21, 0x6B, 0x11, 0xF1, 0x4C, 0xDB, 0x00, 0x18, +0xFC, 0xCF, 0x10, 0xF0, 0x23, 0x6A, 0xAE, 0xF2, +0x74, 0x9A, 0xFF, 0xF7, 0x1F, 0x6C, 0x10, 0xF0, +0x00, 0x6D, 0x40, 0xAB, 0xAB, 0xED, 0x01, 0x6E, +0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xCB, +0x00, 0x6C, 0x7F, 0xF7, 0x1F, 0x6D, 0x00, 0x18, +0xA9, 0xC9, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF7, +0x58, 0x9A, 0x40, 0xEA, 0x00, 0x1C, 0x95, 0x45, +0xFF, 0x17, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x6D, 0xB8, 0x00, 0x65, 0x00, 0xF0, 0x20, 0x6A, +0x7C, 0x4A, 0x6C, 0xEA, 0x1C, 0x22, 0x00, 0xF0, +0x20, 0x6B, 0x28, 0x4B, 0x6A, 0xEA, 0x0B, 0x61, +0x4E, 0xB8, 0x00, 0x65, 0x00, 0xF0, 0x20, 0x6B, +0x01, 0x4B, 0x6B, 0xE2, 0x60, 0xAA, 0xBF, 0xF6, +0x1A, 0x6A, 0x6A, 0xEA, 0x31, 0x60, 0x77, 0xF0, +0x24, 0x6A, 0xA0, 0xF1, 0x1C, 0x4A, 0x1D, 0xF4, +0x00, 0x6B, 0x60, 0xDA, 0x10, 0xF0, 0x23, 0x6A, +0xA3, 0xF7, 0x09, 0x4A, 0x00, 0xEA, 0x00, 0xF0, +0x20, 0x6A, 0x1F, 0xF7, 0x00, 0x6A, 0x4C, 0xEB, +0x4C, 0xB8, 0x00, 0x65, 0x6C, 0xEA, 0x42, 0x32, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF0, 0x00, 0x4B, +0x49, 0xE3, 0x40, 0xA2, 0x30, 0xF0, 0x20, 0x6B, +0x40, 0xF1, 0x08, 0x4B, 0x69, 0xE2, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x08, 0x4B, 0x60, 0x9B, +0x05, 0x2B, 0x10, 0xF0, 0x23, 0x6B, 0x80, 0xF3, +0x0D, 0x4B, 0x00, 0xEB, 0x10, 0xF0, 0x23, 0x6B, +0x20, 0xF4, 0x01, 0x4B, 0x00, 0xEB, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x0D, 0xF1, 0x1C, 0x4A, +0x00, 0xF0, 0x20, 0x6B, 0x01, 0x6B, 0x60, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x40, 0xF2, 0x15, 0x4B, +0x00, 0xEB, 0x00, 0x65, 0x5A, 0xB8, 0x00, 0x65, +0x7B, 0xB8, 0x00, 0x65, 0x40, 0xE8, 0x5A, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x7B, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x30, 0xF0, +0x20, 0x6A, 0x0D, 0xF1, 0x1C, 0x4A, 0x00, 0xF0, +0x20, 0x6B, 0x60, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0x2D, 0xF1, 0x18, 0x4A, 0x60, 0x9A, 0x41, 0x9A, +0x6A, 0xEA, 0x0D, 0x61, 0x6E, 0xB8, 0x00, 0x65, +0x62, 0x43, 0xCB, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x5A, 0xB8, 0x00, 0x65, 0x7B, 0xB8, +0x00, 0x65, 0x00, 0xBA, 0x00, 0x65, 0x36, 0x23, +0xDF, 0xF7, 0x00, 0x03, 0x86, 0xDB, 0xA7, 0xDB, +0xC8, 0xDB, 0xE9, 0xDB, 0x0A, 0xDB, 0x2B, 0xDB, +0x98, 0x67, 0x8C, 0xDB, 0x9F, 0x67, 0x8E, 0xDB, +0x12, 0xEC, 0x10, 0xED, 0x82, 0xDB, 0xA3, 0xDB, +0x9A, 0xB8, 0x00, 0x65, 0x84, 0xDB, 0x9B, 0xB8, +0x00, 0x65, 0x85, 0xDB, 0x8E, 0xB8, 0x00, 0x65, +0x82, 0x44, 0x81, 0xDB, 0x8C, 0xB8, 0x00, 0x65, +0x80, 0xDB, 0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, +0x18, 0x4B, 0x60, 0x9B, 0x9D, 0x67, 0x89, 0xDB, +0x6A, 0x9B, 0xCF, 0xF7, 0x80, 0x44, 0x62, 0xEC, +0x0D, 0x60, 0x77, 0xF0, 0x24, 0x6C, 0xA0, 0xF1, +0x1C, 0x4C, 0x1D, 0xF4, 0x01, 0x6B, 0x60, 0xDC, +0x10, 0xF0, 0x23, 0x6C, 0xA3, 0xF7, 0x09, 0x4C, +0x00, 0xEC, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0x2D, 0xF1, 0x18, 0x4B, 0x41, 0x9B, 0x40, 0xDB, +0x89, 0x9A, 0xBC, 0x65, 0x7D, 0x67, 0xDF, 0xF7, +0x00, 0x03, 0x4C, 0xB8, 0x00, 0x65, 0x00, 0xF0, +0x20, 0x6D, 0x05, 0x4D, 0xAF, 0xED, 0xAC, 0xEA, +0xA0, 0x9B, 0x04, 0x6C, 0x8C, 0xED, 0xAD, 0xEA, +0x82, 0x9B, 0xA3, 0x9B, 0x32, 0xEC, 0x30, 0xED, +0x8E, 0x9B, 0xFC, 0x65, 0x8C, 0x9B, 0x1C, 0x65, +0x84, 0x9B, 0x5C, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x85, 0x9B, 0x7C, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x2B, 0x9B, 0x0A, 0x9B, +0xE9, 0x9B, 0xC8, 0x9B, 0xA7, 0x9B, 0x86, 0x9B, +0x61, 0x9B, 0xCB, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x8A, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, 0x5A, 0xB8, +0x00, 0x65, 0x00, 0xBA, 0xDF, 0xF7, 0x00, 0x03, +0x86, 0xDB, 0xA7, 0xDB, 0xC8, 0xDB, 0xE9, 0xDB, +0x0A, 0xDB, 0x2B, 0xDB, 0x98, 0x67, 0x8C, 0xDB, +0x9F, 0x67, 0x8E, 0xDB, 0x12, 0xEC, 0x10, 0xED, +0x82, 0xDB, 0xA3, 0xDB, 0x9A, 0xB8, 0x00, 0x65, +0x84, 0xDB, 0x9B, 0xB8, 0x00, 0x65, 0x85, 0xDB, +0x7D, 0x67, 0x5B, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x40, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0xAD, 0xF1, 0x08, 0x4C, 0x00, 0xF4, 0x00, 0x4C, +0xBC, 0x65, 0x82, 0x67, 0x40, 0xEA, 0x00, 0x65, +0x7A, 0xB8, 0x00, 0x65, 0xBB, 0x65, 0xDF, 0xF7, +0x00, 0x03, 0x82, 0x9B, 0xA3, 0x9B, 0x32, 0xEC, +0x30, 0xED, 0x8E, 0x9B, 0xFC, 0x65, 0x8C, 0x9B, +0x1C, 0x65, 0x84, 0x9B, 0x5C, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x85, 0x9B, 0x7C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x2B, 0x9B, +0x0A, 0x9B, 0xE9, 0x9B, 0xC8, 0x9B, 0xA7, 0x9B, +0x86, 0x9B, 0x5A, 0xB8, 0x00, 0x65, 0x7B, 0xB8, +0x00, 0x65, 0x00, 0xBA, 0x00, 0x65, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0x0D, 0xF1, 0x1C, 0x4B, +0x40, 0xDB, 0xDF, 0xF7, 0x00, 0x03, 0x86, 0xDB, +0xA7, 0xDB, 0xC8, 0xDB, 0xE9, 0xDB, 0x0A, 0xDB, +0x2B, 0xDB, 0x98, 0x67, 0x8C, 0xDB, 0x9F, 0x67, +0x8E, 0xDB, 0x12, 0xEC, 0x10, 0xED, 0x82, 0xDB, +0xA3, 0xDB, 0x9A, 0xB8, 0x00, 0x65, 0x84, 0xDB, +0x9B, 0xB8, 0x00, 0x65, 0x85, 0xDB, 0x8E, 0xB8, +0x00, 0x65, 0x81, 0xDB, 0x8C, 0xB8, 0x00, 0x65, +0x80, 0xDB, 0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, +0x18, 0x4B, 0x60, 0x9B, 0x9D, 0x67, 0x89, 0xDB, +0x6A, 0x9B, 0xCF, 0xF7, 0x80, 0x44, 0x62, 0xEC, +0x0D, 0x60, 0x77, 0xF0, 0x24, 0x6C, 0xA0, 0xF1, +0x1C, 0x4C, 0x1D, 0xF4, 0x01, 0x6B, 0x60, 0xDC, +0x10, 0xF0, 0x23, 0x6C, 0xA3, 0xF7, 0x09, 0x4C, +0x00, 0xEC, 0x00, 0x65, 0x40, 0x9A, 0x30, 0xF0, +0x20, 0x6C, 0xAD, 0xF1, 0x08, 0x4C, 0x00, 0xF4, +0x00, 0x4C, 0xBC, 0x65, 0x82, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6C, 0x0D, 0xF1, 0x1C, 0x4C, +0x00, 0xF0, 0x20, 0x6D, 0xA0, 0xDC, 0x30, 0xF0, +0x20, 0x6A, 0x2D, 0xF1, 0x18, 0x4A, 0x10, 0xF0, +0x23, 0x6B, 0xC0, 0xF4, 0x09, 0x4B, 0x00, 0xEB, +0x61, 0x9A, 0x60, 0xDA, 0x49, 0x9B, 0xBA, 0x65, +0xDF, 0xF7, 0x00, 0x03, 0x4C, 0xB8, 0x00, 0x65, +0x00, 0xF0, 0x20, 0x6D, 0x05, 0x4D, 0xAF, 0xED, +0xAC, 0xEA, 0xA0, 0x9B, 0x00, 0xF0, 0x20, 0x6C, +0x04, 0x4C, 0x8C, 0xED, 0xAD, 0xEA, 0x82, 0x9B, +0xA3, 0x9B, 0x32, 0xEC, 0x30, 0xED, 0x8E, 0x9B, +0xFC, 0x65, 0x8C, 0x9B, 0x1C, 0x65, 0x84, 0x9B, +0x5C, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x85, 0x9B, 0x7C, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x2B, 0x9B, 0x0A, 0x9B, 0xE9, 0x9B, +0xC8, 0x9B, 0xA7, 0x9B, 0x86, 0x9B, 0x61, 0x9B, +0xCB, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x8A, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x7B, 0xB8, 0x00, 0x65, 0x5A, 0xB8, 0x00, 0x65, +0x00, 0xBA, 0x00, 0x65, 0x5F, 0x67, 0x5A, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x18, +0x69, 0xC0, 0x00, 0x1C, 0xA9, 0x41, 0x5A, 0xB8, +0x00, 0x65, 0x00, 0xEA, 0x6D, 0xB8, 0x00, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x00, 0x4A, 0x4F, 0xEA, +0x4C, 0xEB, 0xAB, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x5F, 0x67, 0x5A, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x1C, 0x6C, 0x41, +0x5A, 0xB8, 0x00, 0x65, 0x00, 0xEA, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x84, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x7E, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xB2, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x2C, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x4B, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x78, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0xE0, 0xF5, 0x01, 0x4A, +0x40, 0xDB, 0x01, 0x4A, 0x40, 0xDB, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0xE0, 0xF5, 0x19, 0x4A, +0x40, 0xDB, 0x01, 0x4A, 0x40, 0xDB, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0x00, 0xF6, 0x11, 0x4A, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF4, +0x58, 0x9A, 0xC0, 0x9A, 0x10, 0xF0, 0x23, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0xA0, 0x9A, 0x10, 0xF0, +0x23, 0x6A, 0xEE, 0xF4, 0x40, 0x9A, 0x80, 0x9A, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF4, 0x44, 0x9A, +0x40, 0x9A, 0x33, 0x22, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6F, +0xEE, 0xF4, 0xE8, 0x9F, 0x40, 0x9B, 0xED, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF4, +0x4C, 0x9A, 0xFF, 0x6B, 0xC0, 0xDA, 0x10, 0xF0, +0x23, 0x6A, 0xEE, 0xF4, 0x50, 0x9A, 0xA0, 0xDA, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF4, 0x54, 0x9A, +0x10, 0x6D, 0xAB, 0xED, 0x80, 0xDA, 0x10, 0xF0, +0x23, 0x6A, 0xEE, 0xF4, 0x98, 0x9A, 0x40, 0xA4, +0x6C, 0xEA, 0xAC, 0xEA, 0x02, 0x6D, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x90, 0x9A, 0x80, 0x6D, 0xAB, 0xED, +0x40, 0xA4, 0x6C, 0xEA, 0xAE, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, +0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x00, 0xF6, +0x12, 0x4A, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x23, 0x6B, +0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xC0, 0xF6, 0x09, 0x4A, 0x40, 0xDB, 0x00, 0x18, +0x21, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x6C, 0x9A, 0x6C, 0x23, 0x01, 0x6A, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x56, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x57, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x58, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x4C, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x59, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x4C, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x5A, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, 0x20, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x5B, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, +0x40, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x5C, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x4C, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x90, 0xD2, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x6C, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x73, 0xD2, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x6C, 0x9B, +0x04, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x5D, 0xD2, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x6C, 0x9B, 0x08, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x5E, 0xD2, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x6C, 0x9B, +0x10, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x5F, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x70, 0x9A, 0x14, 0x23, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x58, 0x9A, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x63, 0xD2, 0x10, 0xF0, +0x23, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, +0x4C, 0x9A, 0x00, 0xF2, 0x70, 0x9B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x6F, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x74, 0x9A, 0x55, 0x23, +0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x60, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0x61, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0x60, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x61, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x10, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0x60, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0x61, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x40, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x60, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0x61, 0xD2, +0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0xC0, 0xF6, 0x0A, 0x4A, +0x40, 0xDB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xA1, 0xF0, 0x11, 0x4A, 0x40, 0xDB, +0x00, 0x18, 0xB8, 0xD3, 0x00, 0x18, 0xF1, 0xD1, +0x00, 0x18, 0xF9, 0xD3, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x5C, 0x9A, 0x23, 0x22, 0x00, 0x68, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x7C, 0x9B, +0x02, 0xF0, 0x00, 0x6A, 0x44, 0xE8, 0x6C, 0xEA, +0x03, 0x22, 0x90, 0x67, 0x00, 0x18, 0x55, 0xD2, +0x01, 0x48, 0x10, 0x70, 0xF1, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x7C, 0x9B, 0xFF, 0x6A, +0x01, 0x4A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0xA4, 0xD2, 0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, +0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0xA1, 0xF0, +0x12, 0x4A, 0x40, 0xDB, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0x21, 0xF1, 0x0D, 0x4A, +0x40, 0xDB, 0x00, 0x18, 0xF8, 0xD1, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x7C, 0x9A, 0x34, 0x23, +0x02, 0x6A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x35, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x5C, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0xA0, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x5C, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x9C, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, 0x40, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x3A, 0xD2, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x7C, 0x9B, +0xFF, 0x6A, 0x01, 0x4A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x98, 0xD2, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x7C, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x94, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x64, 0x9A, +0x32, 0x23, 0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0x8B, 0xD2, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x64, 0x9B, 0xFF, 0x6A, +0x01, 0x4A, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x8B, 0xD2, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x64, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0x8B, 0xD2, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x64, 0x9B, 0x00, 0xF4, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0x8B, 0xD2, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x64, 0x9B, +0x01, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x04, 0x6C, 0x00, 0x18, 0x8B, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x68, 0x9A, 0x32, 0x23, +0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0x53, 0xD2, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x68, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x53, 0xD2, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x53, 0xD2, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, +0x00, 0xF4, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x53, 0xD2, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, 0x01, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x53, 0xD2, 0x10, 0xF0, 0x23, 0x6B, +0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x21, 0xF1, 0x0E, 0x4A, 0x40, 0xDB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x80, 0x63, 0xFF, 0x62, +0xFE, 0xD1, 0xFD, 0xD0, 0xF9, 0x63, 0x20, 0xF4, +0x18, 0xD4, 0x00, 0x6D, 0x85, 0x04, 0x00, 0xF2, +0x00, 0x6E, 0x00, 0x18, 0xBE, 0xCA, 0x00, 0x6C, +0x0F, 0x10, 0x01, 0x6D, 0xAB, 0xED, 0xA0, 0xCB, +0x01, 0x4A, 0xFF, 0xF7, 0x1F, 0x6D, 0xAC, 0xEA, +0x04, 0x72, 0x02, 0x4B, 0xF6, 0x61, 0xFF, 0x6B, +0x04, 0x4C, 0x01, 0x4B, 0x8E, 0xEB, 0x05, 0x23, +0x84, 0x32, 0x85, 0x03, 0x4D, 0xE3, 0x00, 0x6A, +0xEC, 0x17, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, +0x44, 0x9A, 0x9D, 0x67, 0x72, 0xC4, 0x71, 0xC4, +0x70, 0xC4, 0x04, 0x05, 0x00, 0x6C, 0x40, 0xEA, +0x7D, 0x67, 0x50, 0xA3, 0x01, 0x68, 0xFF, 0x72, +0x00, 0x6A, 0x80, 0xF0, 0x1D, 0x61, 0xCF, 0x10, +0x1F, 0x6A, 0x2C, 0xEA, 0x0F, 0x72, 0x2C, 0x61, +0x30, 0xF0, 0x20, 0x6C, 0xEE, 0xF4, 0x44, 0x9C, +0x00, 0xF0, 0x11, 0x05, 0x90, 0x67, 0x40, 0xEA, +0x5D, 0x67, 0x91, 0xA2, 0xFF, 0x74, 0x0F, 0x60, +0x0F, 0x6B, 0x8C, 0xEB, 0x01, 0x48, 0xFF, 0xF7, +0x1F, 0x6A, 0x0F, 0x73, 0x4C, 0xE8, 0x10, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x44, 0x9B, +0x90, 0x67, 0x04, 0x05, 0x40, 0xEA, 0x00, 0x6D, +0x05, 0x04, 0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, +0xBE, 0xCA, 0x01, 0x6D, 0x00, 0x6B, 0x92, 0x10, +0xF0, 0x6A, 0x8C, 0xEA, 0x47, 0x32, 0x36, 0x31, +0x2D, 0xEA, 0x00, 0xF4, 0x18, 0xD3, 0x05, 0x10, +0x0F, 0x6C, 0x2C, 0xEC, 0x32, 0x32, 0x00, 0xF4, +0x18, 0xD4, 0x40, 0x5A, 0x00, 0x6B, 0x49, 0x60, +0x4C, 0x32, 0x85, 0x01, 0x45, 0xE1, 0x20, 0xF4, +0x00, 0xD1, 0x00, 0xF4, 0x1C, 0xD3, 0x00, 0xF4, +0x1C, 0x93, 0x00, 0xF4, 0x18, 0x92, 0x47, 0xEB, +0x01, 0x6B, 0x6C, 0xEA, 0x2C, 0x2A, 0x90, 0x67, +0x30, 0xF0, 0x20, 0x6B, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x48, 0x4C, 0xE8, 0xEE, 0xF4, 0x44, 0x9B, +0x00, 0xF0, 0x12, 0x05, 0x40, 0xEA, 0x9D, 0x67, +0x52, 0xA4, 0x20, 0xF4, 0x00, 0x93, 0x00, 0xF2, +0x00, 0x58, 0x40, 0xCB, 0x36, 0x60, 0x90, 0x67, +0x30, 0xF0, 0x20, 0x6B, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x48, 0x4C, 0xE8, 0xEE, 0xF4, 0x44, 0x9B, +0x00, 0xF0, 0x12, 0x05, 0x40, 0xEA, 0x9D, 0x67, +0x52, 0xA4, 0x60, 0xA9, 0x00, 0xF2, 0x00, 0x70, +0x40, 0x32, 0x6D, 0xEA, 0x40, 0xC9, 0x03, 0x61, +0x00, 0xF2, 0x00, 0x68, 0x1E, 0x10, 0x00, 0xF4, +0x1C, 0x92, 0x20, 0xF4, 0x00, 0x93, 0x02, 0x49, +0x01, 0x4A, 0x02, 0x4B, 0x04, 0x72, 0x00, 0xF4, +0x1C, 0xD2, 0x20, 0xF4, 0x00, 0xD3, 0xBF, 0x61, +0x10, 0x10, 0x00, 0xF4, 0x18, 0x92, 0x01, 0x6C, +0x47, 0xEB, 0x8C, 0xEA, 0x07, 0x2A, 0x02, 0x48, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xE8, 0x00, 0xF2, +0x00, 0x58, 0x03, 0x60, 0x01, 0x4B, 0x04, 0x73, +0xF0, 0x61, 0xFF, 0xF7, 0x1F, 0x6A, 0x90, 0x67, +0x01, 0x48, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x44, 0x9A, 0x04, 0x05, 0x40, 0xEA, +0x9D, 0x67, 0x30, 0xA4, 0xFF, 0x71, 0x7F, 0xF7, +0x1E, 0x60, 0x00, 0xF2, 0x00, 0x58, 0x5F, 0xF7, +0x1B, 0x61, 0x79, 0x17, 0x20, 0xAC, 0x01, 0x4A, +0x02, 0x4C, 0x20, 0xC0, 0x20, 0xAF, 0x02, 0x48, +0x02, 0x4F, 0x22, 0x31, 0x20, 0xC6, 0xFF, 0xF7, +0x1F, 0x69, 0x2C, 0xEA, 0x04, 0x72, 0x02, 0x4E, +0xF1, 0x61, 0x04, 0x4B, 0x00, 0xF1, 0x00, 0x73, +0x08, 0x4D, 0x09, 0x60, 0x64, 0x30, 0x85, 0x04, +0x11, 0xE4, 0x05, 0x06, 0x01, 0xE6, 0xE4, 0x67, +0xB9, 0xE6, 0x00, 0x6A, 0xE3, 0x17, 0x7D, 0x67, +0xA0, 0xF1, 0x54, 0xA3, 0x20, 0xF4, 0x18, 0x94, +0x01, 0x6B, 0x40, 0xC4, 0x30, 0xF0, 0x21, 0x6A, +0xB1, 0xF0, 0x65, 0xC2, 0x01, 0x6A, 0x07, 0x63, +0xFF, 0x97, 0xFE, 0x91, 0xFD, 0x90, 0x00, 0xF4, +0x00, 0x63, 0x00, 0xEF, 0x1F, 0x75, 0x0D, 0x60, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, +0x10, 0xF0, 0x23, 0x6C, 0x8E, 0xF2, 0x8C, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, +0x20, 0xE8, 0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF2, +0x48, 0x9A, 0x60, 0x9C, 0x4E, 0xEB, 0x01, 0x6A, +0x0C, 0x23, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, +0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF2, +0x8C, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x20, 0xE8, 0x6D, 0xA4, 0x0F, 0x6A, +0x6C, 0xEA, 0x0A, 0x22, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, +0x6E, 0xF2, 0x9C, 0x9C, 0x40, 0x9B, 0x2F, 0x10, +0x4E, 0xA4, 0x1F, 0x6B, 0x6C, 0xEA, 0x1F, 0x4A, +0x6C, 0xEA, 0x10, 0x5A, 0x0A, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, +0x23, 0x6C, 0xCE, 0xF2, 0x90, 0x9C, 0x40, 0x9B, +0x1E, 0x10, 0x4C, 0xA4, 0x0C, 0x22, 0x80, 0x72, +0x0A, 0x60, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, +0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF2, +0x94, 0x9C, 0x40, 0x9B, 0x10, 0x10, 0x6D, 0xA4, +0x10, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6D, +0xAC, 0xEA, 0x0D, 0x22, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, +0x8E, 0xF2, 0x90, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x00, 0x6A, 0x20, 0xE8, 0x4E, 0xA4, +0x20, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, 0xAC, 0xEB, +0x01, 0x6A, 0x0C, 0x23, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, +0x6E, 0xF2, 0x8C, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x00, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0xAF, 0xF4, 0x18, 0x4B, +0xE1, 0xF3, 0x4B, 0xA3, 0x04, 0x2A, 0x01, 0x6C, +0xE1, 0xF3, 0x8B, 0xC3, 0x20, 0xE8, 0x8F, 0x42, +0xE1, 0xF3, 0x8B, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0xA2, 0xDC, 0x20, 0xE8, 0xAC, 0xC4, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x68, 0xAC, 0xE8, 0x00, 0x30, 0x30, 0xF0, +0x21, 0x6A, 0x90, 0xF4, 0x1C, 0x4A, 0x04, 0x30, +0x01, 0xE2, 0x24, 0x67, 0x00, 0x6D, 0x90, 0x67, +0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, 0xBE, 0xCA, +0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF2, 0x58, 0x9A, +0x40, 0xD8, 0x41, 0x99, 0x41, 0xD8, 0x07, 0x97, +0x50, 0x67, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xDB, 0x63, 0x49, 0x62, +0x48, 0xD1, 0x47, 0xD0, 0xFF, 0x6E, 0x04, 0x67, +0x25, 0x67, 0x04, 0x04, 0x00, 0x6D, 0x01, 0x4E, +0x00, 0x18, 0xBE, 0xCA, 0x6E, 0x10, 0x00, 0x6A, +0x08, 0x58, 0x44, 0xD2, 0x0A, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x5C, 0x9A, 0x91, 0x67, +0xF8, 0x48, 0x40, 0xEA, 0x02, 0xF0, 0x00, 0x49, +0x60, 0x10, 0xFF, 0x6E, 0x04, 0x04, 0x00, 0x6D, +0x01, 0x4E, 0x00, 0x18, 0xBE, 0xCA, 0x44, 0x93, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF5, 0x44, 0x9A, +0xFF, 0x6D, 0x31, 0xE3, 0x01, 0x4D, 0x04, 0x06, +0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0x44, 0x94, +0xCE, 0xF2, 0x7C, 0x9B, 0x04, 0x02, 0x6D, 0xE4, +0x44, 0x04, 0xA0, 0xA2, 0x01, 0x4A, 0x8A, 0xEA, +0xA0, 0xC3, 0x01, 0x4B, 0xFA, 0x61, 0x44, 0x92, +0x00, 0xF1, 0x00, 0x4A, 0x02, 0xF0, 0x00, 0x72, +0x44, 0xD2, 0xDB, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x5C, 0x9A, 0x91, 0x67, 0x00, 0x30, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x48, 0x9A, 0x04, 0x30, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x44, 0x9A, 0x02, 0x6C, +0x40, 0xEA, 0x2D, 0xE0, 0x44, 0xD3, 0xFF, 0x6E, +0x04, 0x04, 0x00, 0x6D, 0x01, 0x4E, 0x00, 0x18, +0xBE, 0xCA, 0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF2, +0x7C, 0x9A, 0x44, 0x04, 0x04, 0x02, 0x6D, 0xE0, +0xA0, 0xA3, 0x01, 0x4B, 0xA0, 0xC2, 0x01, 0x4A, +0x8A, 0xEA, 0xFA, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x44, 0x94, 0xAE, 0xF5, 0x40, 0x9A, 0xFF, 0x6D, +0x01, 0x4D, 0x04, 0x06, 0x40, 0xEA, 0x44, 0x94, +0x00, 0xF1, 0x00, 0x48, 0x02, 0xF0, 0x00, 0x58, +0x00, 0xF1, 0x00, 0x4C, 0x44, 0xD4, 0xDB, 0x61, +0x00, 0x68, 0x91, 0x28, 0x49, 0x97, 0x48, 0x91, +0x47, 0x90, 0x25, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xF8, 0x63, 0x0F, 0x62, 0x0E, 0xD1, 0x0D, 0xD0, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF0, 0x7C, 0x9A, +0xEE, 0xF0, 0x1C, 0x4A, 0x41, 0x9A, 0x10, 0xF0, +0x23, 0x6D, 0x07, 0x04, 0xEE, 0xF0, 0x0C, 0x4D, +0x10, 0x6E, 0x05, 0xD3, 0x06, 0xD2, 0x00, 0x18, +0xC3, 0xCA, 0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF0, +0x48, 0x9A, 0x04, 0xD2, 0x00, 0x18, 0x6E, 0xC3, +0x40, 0x30, 0x22, 0x67, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF4, 0x1C, 0x4A, 0x04, 0x30, 0x01, 0xE2, +0x90, 0x67, 0x00, 0x6D, 0x00, 0xF2, 0x00, 0x6E, +0x00, 0x18, 0xBE, 0xCA, 0x30, 0xF0, 0x21, 0x6A, +0xB1, 0xF0, 0x45, 0xA2, 0x08, 0x2A, 0x30, 0xF0, +0x21, 0x6C, 0xD1, 0xF0, 0x10, 0x4C, 0x00, 0x18, +0xAB, 0xC2, 0x01, 0x72, 0x09, 0x61, 0x30, 0xF0, +0x21, 0x6A, 0xD1, 0xF0, 0x50, 0xA2, 0x02, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x6A, 0x01, 0x10, +0x05, 0x6A, 0x40, 0xC0, 0x80, 0x6A, 0x4B, 0xEA, +0x41, 0xC0, 0x01, 0x6A, 0x43, 0xC0, 0x87, 0x40, +0x1F, 0x6A, 0x05, 0x05, 0x44, 0xC0, 0x01, 0x4C, +0x08, 0x6E, 0x00, 0x18, 0xC3, 0xCA, 0x87, 0x40, +0x07, 0x05, 0x09, 0x4C, 0x10, 0x6E, 0x00, 0x18, +0xC3, 0xCA, 0x87, 0x40, 0x04, 0x05, 0x19, 0x4C, +0x04, 0x6E, 0x00, 0x18, 0xC3, 0xCA, 0x91, 0x67, +0x24, 0x6D, 0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, +0x0F, 0x97, 0x0E, 0x91, 0x0D, 0x90, 0x01, 0x6A, +0x08, 0x63, 0x00, 0xEF, 0xD4, 0x63, 0x57, 0x62, +0x56, 0xD1, 0x55, 0xD0, 0x59, 0xD5, 0x10, 0xF0, +0x23, 0x6D, 0xCE, 0xF0, 0x00, 0x4D, 0x28, 0x6E, +0x24, 0x67, 0x04, 0x04, 0x00, 0x18, 0xC3, 0xCA, +0xFF, 0x6E, 0x0E, 0x04, 0x00, 0x6D, 0x01, 0x4E, +0x00, 0x18, 0xBE, 0xCA, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF4, 0x18, 0x4A, 0x4E, 0xD2, 0xE1, 0xF3, +0x4C, 0xA2, 0x00, 0xF6, 0x1A, 0x2A, 0x59, 0x95, +0x91, 0x67, 0x00, 0x18, 0x31, 0xC3, 0x20, 0xF2, +0x10, 0x22, 0x59, 0x95, 0x91, 0x67, 0x00, 0x18, +0x43, 0xC3, 0x20, 0xF2, 0x0A, 0x22, 0x4F, 0xA1, +0x2A, 0x72, 0x20, 0xF5, 0x07, 0x60, 0x2B, 0x5A, +0x20, 0x60, 0x1B, 0x72, 0x00, 0xF4, 0x10, 0x60, +0x1C, 0x5A, 0x0D, 0x60, 0x03, 0x72, 0x60, 0x60, +0x04, 0x5A, 0x03, 0x60, 0xA0, 0xF2, 0x0E, 0x22, +0xA2, 0x12, 0x12, 0x72, 0x37, 0x60, 0x1A, 0x72, +0xC0, 0xF0, 0x1A, 0x60, 0x9C, 0x12, 0x23, 0x72, +0xA0, 0xF1, 0x08, 0x60, 0x24, 0x5A, 0x04, 0x60, +0x1E, 0x72, 0xE0, 0xF1, 0x1A, 0x60, 0x93, 0x12, +0x25, 0x72, 0x00, 0xF2, 0x15, 0x60, 0x28, 0x72, +0x22, 0x10, 0x51, 0x72, 0x00, 0xF3, 0x19, 0x60, +0x52, 0x5A, 0x10, 0x60, 0x43, 0x72, 0x40, 0xF3, +0x04, 0x60, 0x44, 0x5A, 0x04, 0x60, 0x35, 0x72, +0xE0, 0xF1, 0x17, 0x60, 0x80, 0x12, 0x46, 0x72, +0x20, 0xF3, 0x1B, 0x60, 0x4A, 0x72, 0xC0, 0xF2, +0x19, 0x60, 0x79, 0x12, 0x5A, 0x72, 0x00, 0xF1, +0x03, 0x60, 0x5B, 0x5A, 0x04, 0x60, 0x52, 0x72, +0x20, 0xF3, 0x0F, 0x60, 0x70, 0x12, 0xA4, 0x72, +0x80, 0xF5, 0x16, 0x60, 0xA8, 0x72, 0xE0, 0xF3, +0x07, 0x60, 0x69, 0x12, 0x62, 0x99, 0x4E, 0xD3, +0x00, 0x18, 0xCA, 0xC3, 0x50, 0xD2, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4F, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x4E, 0x94, 0x02, 0x67, +0x24, 0x5C, 0x04, 0x61, 0x4E, 0x95, 0x82, 0x67, +0xDC, 0x4D, 0x02, 0x10, 0x82, 0x67, 0x00, 0x6D, +0x00, 0x18, 0x76, 0xC3, 0x50, 0x95, 0x01, 0x75, +0xA0, 0xF2, 0x09, 0x60, 0x90, 0x67, 0x01, 0x6D, +0x00, 0x18, 0x77, 0xC3, 0x4F, 0x94, 0x6E, 0x10, +0x00, 0x18, 0x6E, 0xC3, 0x50, 0xD2, 0x40, 0x30, +0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF4, 0x1C, 0x4A, +0x04, 0x30, 0x01, 0xE2, 0x90, 0x67, 0x00, 0x6D, +0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, 0xBE, 0xCA, +0x42, 0x99, 0x08, 0x5A, 0x4F, 0xD2, 0x60, 0x61, +0x70, 0x6A, 0x40, 0xC0, 0x4F, 0x92, 0xF8, 0x4A, +0x47, 0xC0, 0x4E, 0x93, 0x01, 0xF4, 0x5A, 0xA3, +0x01, 0x72, 0x16, 0x61, 0x05, 0x6A, 0x42, 0xC0, +0x00, 0x6C, 0x20, 0x6A, 0x4C, 0xC0, 0x8D, 0xC0, +0x4F, 0x92, 0x50, 0x94, 0xFF, 0xF7, 0x1F, 0x6D, +0x4C, 0xED, 0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0x00, 0x6B, 0x01, 0xF4, 0x7A, 0xC2, 0x29, 0x10, +0x30, 0xF0, 0x21, 0x6A, 0xD1, 0xF0, 0x51, 0xA2, +0x01, 0x6B, 0x4E, 0xEB, 0x06, 0x2B, 0x02, 0x6A, +0x42, 0xC0, 0x3A, 0x6A, 0x4C, 0xC0, 0x6D, 0xC0, +0x08, 0x10, 0x02, 0x6B, 0x6E, 0xEA, 0x0B, 0x2A, +0x06, 0x6B, 0x62, 0xC0, 0x28, 0x6B, 0x6C, 0xC0, +0x4D, 0xC0, 0x4F, 0x92, 0xFF, 0xF7, 0x1F, 0x6D, +0x50, 0x94, 0x4C, 0xED, 0x0B, 0x10, 0x05, 0x6A, +0x42, 0xC0, 0x20, 0x6A, 0x4C, 0xC0, 0x00, 0x6A, +0x4D, 0xC0, 0x4F, 0x93, 0x50, 0x94, 0xFF, 0xF7, +0x1F, 0x6D, 0x6C, 0xED, 0x00, 0x6E, 0x00, 0x18, +0x0B, 0xD4, 0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, +0x91, 0x67, 0x4E, 0xD2, 0x00, 0x18, 0x78, 0xC3, +0x02, 0x67, 0x90, 0x67, 0x00, 0x6D, 0x00, 0x18, +0x76, 0xC3, 0x90, 0x67, 0x00, 0x6D, 0x00, 0x18, +0x77, 0xC3, 0x4E, 0x94, 0x0D, 0x6D, 0x00, 0x6E, +0x00, 0x18, 0x0B, 0xD4, 0xC0, 0xF5, 0x0A, 0x10, +0x50, 0x94, 0x00, 0x6D, 0xC5, 0x67, 0x00, 0x18, +0x0B, 0xD4, 0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, +0x91, 0x67, 0x4E, 0xD2, 0x00, 0x18, 0x78, 0xC3, +0x02, 0x67, 0x82, 0x67, 0x4F, 0x95, 0x43, 0x11, +0x00, 0x18, 0x6E, 0xC3, 0x4E, 0xD2, 0x40, 0x30, +0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF4, 0x1C, 0x4A, +0x04, 0x30, 0x01, 0xE2, 0x90, 0x67, 0x00, 0x6D, +0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, 0xBE, 0xCA, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0x01, 0xF4, 0x78, 0xA2, 0x02, 0x6C, 0x8C, 0xEB, +0x04, 0x2B, 0x01, 0xF4, 0x5B, 0xA2, 0x01, 0x72, +0x31, 0x61, 0x03, 0x6A, 0x40, 0xC0, 0x30, 0xF0, +0x21, 0x6A, 0xB1, 0xF0, 0x45, 0xA2, 0x08, 0x2A, +0x30, 0xF0, 0x21, 0x6C, 0xD1, 0xF0, 0x10, 0x4C, +0x00, 0x18, 0xAB, 0xC2, 0x01, 0x72, 0x0C, 0x61, +0x30, 0xF0, 0x21, 0x6A, 0xD1, 0xF0, 0x70, 0xA2, +0x02, 0x6A, 0x6C, 0xEA, 0x05, 0x22, 0x04, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x6A, 0x02, 0x10, +0x80, 0x6A, 0x4B, 0xEA, 0x42, 0xC0, 0x4E, 0x94, +0x04, 0x6D, 0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, +0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, +0x4E, 0xD2, 0x00, 0x18, 0x78, 0xC3, 0xA2, 0x99, +0x02, 0x67, 0x04, 0x5D, 0x96, 0x61, 0x82, 0x67, +0xFC, 0x4D, 0x95, 0x17, 0x4E, 0x94, 0xE5, 0x10, +0x00, 0x18, 0x6E, 0xC3, 0x4F, 0xD2, 0x40, 0x33, +0x30, 0xF0, 0x21, 0x6A, 0x64, 0x33, 0x90, 0xF4, +0x1C, 0x4A, 0x69, 0xE2, 0x82, 0x67, 0x00, 0x6D, +0x00, 0xF2, 0x00, 0x6E, 0x51, 0xD2, 0x00, 0x18, +0xBE, 0xCA, 0x4E, 0x95, 0x82, 0x99, 0x02, 0x6B, +0x01, 0xF4, 0x58, 0xA5, 0x50, 0xD4, 0x6C, 0xEA, +0x04, 0x2A, 0x01, 0xF4, 0x5B, 0xA5, 0x01, 0x72, +0x55, 0x61, 0x16, 0xA1, 0x57, 0xA1, 0x00, 0x30, +0x41, 0xE0, 0x50, 0x20, 0x00, 0x18, 0x6E, 0xC3, +0xA2, 0x67, 0x91, 0x67, 0x4E, 0xD2, 0x00, 0x18, +0x78, 0xC3, 0x29, 0x58, 0x22, 0x67, 0x06, 0x61, +0x4F, 0x94, 0x00, 0x6D, 0xC5, 0x67, 0x00, 0x18, +0x0B, 0xD4, 0x37, 0x13, 0x30, 0xF0, 0x21, 0x6A, +0xB1, 0xF0, 0x45, 0xA2, 0x08, 0x2A, 0x30, 0xF0, +0x21, 0x6C, 0xD1, 0xF0, 0x10, 0x4C, 0x00, 0x18, +0xAB, 0xC2, 0x01, 0x72, 0x16, 0x61, 0x30, 0xF0, +0x21, 0x6A, 0xD1, 0xF0, 0x70, 0xA2, 0x02, 0x6A, +0x6C, 0xEA, 0x0A, 0x22, 0x04, 0x6A, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x6A, 0x0C, 0x10, 0x80, 0x6A, +0x4B, 0xEA, 0x9D, 0x67, 0x53, 0xC4, 0x09, 0x10, +0x80, 0x6A, 0x4B, 0xEA, 0xBD, 0x67, 0x53, 0xC5, +0x04, 0x10, 0x80, 0x6A, 0x4B, 0xEA, 0x7D, 0x67, +0x53, 0xC3, 0x51, 0x94, 0x04, 0x05, 0x28, 0x6E, +0x00, 0x18, 0xC3, 0xCA, 0x4F, 0x94, 0xFF, 0xF7, +0x1F, 0x6D, 0x0C, 0xED, 0x00, 0x6E, 0x00, 0x18, +0x0B, 0xD4, 0x50, 0x94, 0x03, 0xEC, 0x04, 0x61, +0x50, 0x92, 0x91, 0x67, 0x17, 0xE2, 0x02, 0x10, +0x91, 0x67, 0x00, 0x6D, 0x00, 0x18, 0x76, 0xC3, +0x91, 0x67, 0x24, 0x17, 0x4F, 0x94, 0x00, 0x6D, +0xC5, 0x67, 0x00, 0x18, 0x0B, 0xD4, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4E, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x02, 0x67, 0x82, 0x67, +0x50, 0x95, 0x71, 0x10, 0x00, 0x18, 0x6E, 0xC3, +0x4F, 0xD2, 0x40, 0x30, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF4, 0x1C, 0x4A, 0x04, 0x30, 0x01, 0xE2, +0x90, 0x67, 0x00, 0x6D, 0x00, 0xF2, 0x00, 0x6E, +0x00, 0x18, 0xBE, 0xCA, 0x4E, 0x93, 0x01, 0xF4, +0x58, 0xA3, 0x02, 0x6B, 0x6C, 0xEA, 0x05, 0x2A, +0x4E, 0x94, 0x01, 0xF4, 0x5B, 0xA4, 0x01, 0x72, +0x47, 0x61, 0x08, 0x6A, 0x43, 0xC0, 0x10, 0xF0, +0x23, 0x6B, 0x10, 0xF0, 0x30, 0x6A, 0xC1, 0xF7, +0x58, 0x9A, 0xEE, 0xF2, 0x64, 0x9B, 0x43, 0xEB, +0x20, 0x60, 0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF2, +0x68, 0x9B, 0x49, 0xE3, 0xE0, 0xF1, 0x1F, 0x6B, +0x4C, 0xEB, 0x04, 0x2B, 0x42, 0x32, 0x64, 0xC0, +0x46, 0x32, 0x05, 0x10, 0x42, 0x32, 0x00, 0x6B, +0x46, 0x32, 0x64, 0xC0, 0x01, 0x4A, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF2, 0x6C, 0x9B, 0x4C, 0xEB, +0x62, 0x33, 0x62, 0x33, 0x65, 0xC0, 0x1F, 0xF7, +0x00, 0x6B, 0x4C, 0xEB, 0x62, 0x33, 0x66, 0xC0, +0x04, 0x10, 0x00, 0x6A, 0x44, 0xC0, 0x45, 0xC0, +0x46, 0xC0, 0x47, 0xC0, 0x02, 0x6B, 0x00, 0x6A, +0x68, 0xC0, 0x49, 0xC0, 0x6A, 0xC0, 0x4B, 0xC0, +0x4F, 0x94, 0x0C, 0x6D, 0x00, 0x6E, 0x00, 0x18, +0x0B, 0xD4, 0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, +0x91, 0x67, 0x4E, 0xD2, 0x00, 0x18, 0x78, 0xC3, +0x02, 0x67, 0x82, 0x67, 0xA2, 0x99, 0xAF, 0x16, +0x4F, 0x94, 0x00, 0x6D, 0xC5, 0x67, 0x00, 0x18, +0x0B, 0xD4, 0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, +0x91, 0x67, 0x4E, 0xD2, 0x00, 0x18, 0x78, 0xC3, +0x02, 0x67, 0x82, 0x67, 0x00, 0x6D, 0x00, 0x18, +0x76, 0xC3, 0x90, 0x67, 0x01, 0x6D, 0x9F, 0x16, +0x00, 0x18, 0x6E, 0xC3, 0x4E, 0xD2, 0x40, 0x30, +0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF4, 0x1C, 0x4A, +0x04, 0x30, 0x01, 0xE2, 0x90, 0x67, 0x00, 0x6D, +0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, 0xBE, 0xCA, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0x01, 0xF4, 0x78, 0xA2, 0x02, 0x6C, 0x8C, 0xEB, +0x04, 0x2B, 0x01, 0xF4, 0x5B, 0xA2, 0x01, 0x72, +0x59, 0x61, 0x56, 0xA1, 0x01, 0x6B, 0x6C, 0xEA, +0x52, 0x2A, 0x71, 0xA1, 0x50, 0x2B, 0x42, 0x99, +0x08, 0x5A, 0x4D, 0x61, 0x10, 0xF0, 0x30, 0x6A, +0x10, 0xF0, 0x23, 0x6C, 0xC1, 0xF7, 0x58, 0x9A, +0xEE, 0xF2, 0x90, 0x9C, 0x43, 0xEC, 0x28, 0x60, +0x10, 0xF0, 0x23, 0x6C, 0xEE, 0xF2, 0x88, 0x9C, +0x51, 0xE4, 0xE0, 0xF1, 0x1F, 0x6A, 0x8C, 0xEA, +0x0D, 0x2A, 0x00, 0xF2, 0x00, 0x5C, 0x05, 0x60, +0x40, 0xC0, 0x41, 0xC0, 0x42, 0xC0, 0x43, 0xC0, +0x1B, 0x10, 0x82, 0x34, 0x86, 0x34, 0x40, 0xC0, +0xFF, 0x4C, 0x03, 0x10, 0x82, 0x34, 0x60, 0xC0, +0x86, 0x34, 0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF2, +0x4C, 0x9A, 0x83, 0xC0, 0x8C, 0xEA, 0x42, 0x32, +0x42, 0x32, 0x41, 0xC0, 0x1F, 0xF7, 0x00, 0x6A, +0x8C, 0xEA, 0x42, 0x32, 0x42, 0xC0, 0x04, 0x10, +0x60, 0xC0, 0x61, 0xC0, 0x62, 0xC0, 0x63, 0xC0, +0x00, 0x6A, 0x02, 0x6B, 0x66, 0xC0, 0x44, 0xC0, +0x45, 0xC0, 0x47, 0xC0, 0x4E, 0x94, 0x08, 0x6D, +0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4E, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0xA2, 0x99, 0x02, 0x67, +0x82, 0x67, 0xF8, 0x4D, 0x28, 0x16, 0x4E, 0x94, +0x00, 0x6D, 0x02, 0x10, 0x00, 0x6C, 0xA4, 0x67, +0xC5, 0x67, 0x00, 0x18, 0x0B, 0xD4, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4E, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x02, 0x67, 0x82, 0x67, +0xA2, 0x99, 0x75, 0x17, 0xA2, 0x99, 0x13, 0x5D, +0x4E, 0xD5, 0x12, 0x61, 0x00, 0x18, 0x6E, 0xC3, +0xA2, 0x67, 0x91, 0x67, 0x4F, 0xD2, 0x00, 0x18, +0x78, 0xC3, 0x4E, 0x95, 0x02, 0x67, 0x82, 0x67, +0x00, 0x18, 0x76, 0xC3, 0x90, 0x67, 0x01, 0x6D, +0x00, 0x18, 0x77, 0xC3, 0x4F, 0x94, 0x63, 0x10, +0x30, 0xF0, 0x20, 0x68, 0xAF, 0xF4, 0x18, 0x48, +0x01, 0xF4, 0x58, 0xA0, 0x02, 0x6B, 0x6C, 0xEA, +0x26, 0x2A, 0x01, 0xF4, 0x5B, 0xA0, 0x23, 0x2A, +0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, +0x4F, 0xD2, 0x00, 0x18, 0x78, 0xC3, 0x4E, 0x95, +0x22, 0x67, 0x82, 0x67, 0x00, 0x18, 0x76, 0xC3, +0x91, 0x67, 0x01, 0x6D, 0x00, 0x18, 0x77, 0xC3, +0x4F, 0x94, 0x0D, 0x6D, 0x00, 0x6E, 0x00, 0x18, +0x0B, 0xD4, 0x01, 0xF4, 0x59, 0xA0, 0x01, 0x4A, +0x01, 0xF4, 0x59, 0xC0, 0x01, 0xF4, 0x59, 0xA0, +0x03, 0x5A, 0xA0, 0xF3, 0x0B, 0x61, 0x01, 0x6A, +0x01, 0xF4, 0x5B, 0xC0, 0xA7, 0x13, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4F, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x4E, 0x95, 0x02, 0x67, +0x82, 0x67, 0x00, 0x18, 0x76, 0xC3, 0x90, 0x67, +0x00, 0x6D, 0x56, 0x15, 0x00, 0x18, 0x6E, 0xC3, +0x02, 0x67, 0x40, 0x34, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF4, 0x1C, 0x4A, 0x84, 0x34, 0x91, 0xE2, +0x00, 0x6D, 0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, +0xBE, 0xCA, 0x00, 0x6D, 0xC5, 0x67, 0x90, 0x67, +0x00, 0x18, 0x0B, 0xD4, 0x00, 0x18, 0x6E, 0xC3, +0xA2, 0x67, 0x91, 0x67, 0x4E, 0xD2, 0x00, 0x18, +0x78, 0xC3, 0xA2, 0x99, 0x02, 0x67, 0x82, 0x67, +0x00, 0x18, 0x76, 0xC3, 0x90, 0x67, 0x01, 0x6D, +0x00, 0x18, 0x77, 0xC3, 0x4E, 0x94, 0x0D, 0x6D, +0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, 0x01, 0x6B, +0x30, 0xF0, 0x21, 0x6A, 0xD1, 0xF0, 0x72, 0xC2, +0x69, 0x13, 0x00, 0x18, 0x6E, 0xC3, 0x02, 0x67, +0x40, 0x34, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF4, +0x1C, 0x4A, 0x84, 0x34, 0x91, 0xE2, 0x00, 0x6D, +0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, 0xBE, 0xCA, +0x42, 0x99, 0x00, 0x6D, 0xC5, 0x67, 0x90, 0x67, +0x50, 0xD2, 0x00, 0x18, 0x0B, 0xD4, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4F, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x50, 0x95, 0x02, 0x67, +0x82, 0x67, 0x00, 0x18, 0x76, 0xC3, 0x90, 0x67, +0x01, 0x6D, 0x00, 0x18, 0x77, 0xC3, 0x4F, 0x94, +0x0D, 0x6D, 0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, +0x4E, 0x93, 0x01, 0x6A, 0x01, 0xF4, 0x5A, 0xC3, +0x39, 0x13, 0x00, 0x18, 0x6E, 0xC3, 0x4F, 0xD2, +0x40, 0x30, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF4, +0x1C, 0x4A, 0x04, 0x30, 0x01, 0xE2, 0x90, 0x67, +0x00, 0x6D, 0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, +0xBE, 0xCA, 0x30, 0xF0, 0x20, 0x6A, 0x82, 0x99, +0xAF, 0xF4, 0x18, 0x4A, 0x01, 0xF4, 0x78, 0xA2, +0x4E, 0xD4, 0x02, 0x6C, 0x8C, 0xEB, 0x05, 0x2B, +0x01, 0xF4, 0x5B, 0xA2, 0x01, 0x72, 0x80, 0xF0, +0x03, 0x61, 0x6F, 0xA1, 0x43, 0x6A, 0x6E, 0xEA, +0x39, 0x2A, 0x12, 0x6B, 0x61, 0xC0, 0x01, 0x6B, +0x62, 0xC0, 0x63, 0xC0, 0x66, 0xC0, 0x56, 0x6B, +0x14, 0x6C, 0x6B, 0xEB, 0x85, 0xC0, 0x8D, 0xC0, +0x6E, 0xC0, 0x52, 0xC0, 0x53, 0xC0, 0x58, 0xA1, +0x40, 0x72, 0x03, 0x60, 0x51, 0xA1, 0x01, 0x72, +0x03, 0x61, 0x0A, 0x6A, 0x41, 0xC0, 0x05, 0x10, +0x50, 0xA1, 0x02, 0x72, 0x02, 0x61, 0x02, 0x6A, +0x4B, 0xC0, 0x4E, 0x95, 0x15, 0x5D, 0x06, 0x60, +0x4E, 0x92, 0xFF, 0xF7, 0x1F, 0x6D, 0x4F, 0x94, +0x4C, 0xED, 0x02, 0x10, 0x4F, 0x94, 0x14, 0x6D, +0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4F, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x4E, 0x93, 0x02, 0x67, +0x14, 0x5B, 0x47, 0x61, 0xA3, 0x67, 0x82, 0x67, +0xEC, 0x4D, 0x3F, 0x17, 0x46, 0x73, 0x18, 0x61, +0x4E, 0x94, 0x08, 0x5C, 0x41, 0x61, 0x04, 0x6A, +0x43, 0xC0, 0x08, 0x6A, 0x47, 0xC0, 0x4F, 0x94, +0x08, 0x6D, 0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, +0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, +0x4F, 0xD2, 0x00, 0x18, 0x78, 0xC3, 0x4E, 0x95, +0x02, 0x67, 0x82, 0x67, 0xF8, 0x4D, 0x25, 0x17, +0x2E, 0x6A, 0x41, 0xC0, 0x01, 0x6A, 0x42, 0xC0, +0x43, 0xC0, 0x46, 0xC0, 0x02, 0x6A, 0x47, 0xC0, +0x10, 0x6A, 0x57, 0xC0, 0x10, 0xF0, 0x23, 0x6A, +0xEE, 0xF2, 0x54, 0x9A, 0x04, 0x6B, 0x65, 0xC0, +0x46, 0xD8, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF2, +0x48, 0x9A, 0x20, 0x6D, 0x00, 0x6E, 0x47, 0xD8, +0x4F, 0x94, 0x00, 0x18, 0x0B, 0xD4, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4F, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x4E, 0x95, 0x02, 0x67, +0x20, 0x5D, 0x03, 0x61, 0x82, 0x67, 0xE0, 0x4D, +0xFC, 0x16, 0x90, 0x67, 0x00, 0x6D, 0xF9, 0x16, +0x00, 0x6D, 0x4F, 0x94, 0xC5, 0x67, 0xE5, 0x11, +0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, +0x4E, 0xD2, 0x00, 0x18, 0x78, 0xC3, 0x02, 0x67, +0x82, 0x67, 0x00, 0x6D, 0x00, 0x18, 0x76, 0xC3, +0x90, 0x67, 0x00, 0x6D, 0x00, 0x18, 0x77, 0xC3, +0x4E, 0x94, 0x0D, 0x6D, 0x00, 0x6E, 0x00, 0x18, +0x0B, 0xD4, 0x00, 0x18, 0xBF, 0xD3, 0x7A, 0x12, +0x10, 0xF0, 0x30, 0x6A, 0xC1, 0xF7, 0x58, 0x9A, +0x02, 0x99, 0x4F, 0xD2, 0x52, 0xA1, 0x71, 0xA1, +0x40, 0x32, 0x00, 0xF6, 0x60, 0x33, 0x40, 0x32, +0x49, 0xE3, 0x74, 0xA1, 0x69, 0xE2, 0x73, 0xA1, +0x60, 0x33, 0x69, 0xE2, 0x80, 0xF1, 0x00, 0x4A, +0x40, 0x32, 0x44, 0x32, 0x4E, 0xD2, 0x00, 0xF2, +0x01, 0x58, 0x65, 0x60, 0x4E, 0x92, 0x4F, 0x93, +0x09, 0xE2, 0x43, 0xEB, 0x51, 0xD2, 0x23, 0x61, +0x00, 0x18, 0x6E, 0xC3, 0x50, 0xD2, 0x40, 0x33, +0x30, 0xF0, 0x21, 0x6A, 0x64, 0x33, 0x90, 0xF4, +0x1C, 0x4A, 0x69, 0xE2, 0x82, 0x67, 0x00, 0x6D, +0x00, 0xF2, 0x00, 0x6E, 0x4F, 0xD2, 0x00, 0x18, +0xBE, 0xCA, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0x94, +0x4F, 0x96, 0xAE, 0xF5, 0x44, 0x9A, 0xB0, 0x67, +0x40, 0xEA, 0x50, 0x94, 0xFF, 0xF7, 0x1F, 0x6D, +0x0C, 0xED, 0x01, 0x6E, 0x00, 0x18, 0x0B, 0xD4, +0x80, 0xF0, 0x1E, 0x2A, 0x9A, 0x10, 0x4E, 0x94, +0x4F, 0x95, 0xA3, 0xEC, 0x2A, 0x60, 0x00, 0x18, +0x6E, 0xC3, 0x52, 0xD2, 0x40, 0x33, 0x30, 0xF0, +0x21, 0x6A, 0x64, 0x33, 0x90, 0xF4, 0x1C, 0x4A, +0x69, 0xE2, 0x82, 0x67, 0x00, 0x6D, 0x00, 0xF2, +0x00, 0x6E, 0x50, 0xD2, 0x00, 0x18, 0xBE, 0xCA, +0x4E, 0x93, 0x4F, 0x92, 0x50, 0x96, 0x83, 0x67, +0x6B, 0xE2, 0x53, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x53, 0x95, 0xAE, 0xF5, 0x44, 0x9A, 0x40, 0xEA, +0x53, 0x92, 0x52, 0x94, 0xFF, 0xF7, 0x1F, 0x6D, +0x4C, 0xED, 0x01, 0x6E, 0x00, 0x18, 0x0B, 0xD4, +0x70, 0x22, 0x51, 0x93, 0x4F, 0x94, 0x83, 0xE3, +0x69, 0x10, 0x00, 0x18, 0x6E, 0xC3, 0xA2, 0x67, +0x91, 0x67, 0x4E, 0xD2, 0x00, 0x18, 0x78, 0xC3, +0x22, 0x67, 0x91, 0x67, 0xB0, 0x67, 0x00, 0x18, +0x76, 0xC3, 0x91, 0x67, 0x87, 0x15, 0x4E, 0x92, +0x4F, 0x93, 0x00, 0xF2, 0x00, 0x4A, 0x43, 0xEB, +0x51, 0xD2, 0x27, 0x61, 0x00, 0x18, 0x6E, 0xC3, +0x52, 0xD2, 0x40, 0x33, 0x30, 0xF0, 0x21, 0x6A, +0x64, 0x33, 0x90, 0xF4, 0x1C, 0x4A, 0x69, 0xE2, +0x82, 0x67, 0x00, 0x6D, 0x00, 0xF2, 0x00, 0x6E, +0x50, 0xD2, 0x00, 0x18, 0xBE, 0xCA, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0x94, 0x50, 0x96, 0xAE, 0xF5, +0x44, 0x9A, 0x00, 0xF2, 0x00, 0x6D, 0x40, 0xEA, +0x52, 0x94, 0x00, 0xF2, 0x00, 0x6D, 0x01, 0x6E, +0x00, 0x18, 0x0B, 0xD4, 0x36, 0x22, 0x1F, 0xF6, +0x00, 0x48, 0x36, 0x20, 0x51, 0x94, 0x4E, 0xD4, +0x6A, 0x17, 0x4E, 0x95, 0x4F, 0x92, 0x43, 0xED, +0xC0, 0x60, 0x00, 0x18, 0x6E, 0xC3, 0x51, 0xD2, +0x40, 0x33, 0x30, 0xF0, 0x21, 0x6A, 0x64, 0x33, +0x90, 0xF4, 0x1C, 0x4A, 0x69, 0xE2, 0x82, 0x67, +0x00, 0x6D, 0x00, 0xF2, 0x00, 0x6E, 0x50, 0xD2, +0x00, 0x18, 0xBE, 0xCA, 0x4E, 0x94, 0x4F, 0x93, +0x30, 0xF0, 0x20, 0x6A, 0x50, 0x96, 0xAE, 0xF5, +0x44, 0x9A, 0x8F, 0xE3, 0xA3, 0x67, 0x52, 0xD3, +0x40, 0xEA, 0x52, 0x92, 0x51, 0x94, 0xFF, 0xF7, +0x1F, 0x6D, 0x4C, 0xED, 0x01, 0x6E, 0x00, 0x18, +0x0B, 0xD4, 0x07, 0x22, 0x4E, 0x93, 0x4F, 0x94, +0x01, 0xE3, 0x83, 0xE0, 0x01, 0x6D, 0x4E, 0xD5, +0x06, 0x10, 0x00, 0x6A, 0x4E, 0xD2, 0x03, 0x10, +0x01, 0x6B, 0x00, 0x68, 0x4E, 0xD3, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4F, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x4E, 0x94, 0x22, 0x67, +0x06, 0x24, 0x82, 0x67, 0xB0, 0x67, 0x00, 0x18, +0x76, 0xC3, 0x91, 0x67, 0xED, 0x15, 0x82, 0x67, +0x00, 0x6D, 0x00, 0x18, 0x76, 0xC3, 0x91, 0x67, +0x3F, 0xF3, 0x1D, 0x10, 0x76, 0xA1, 0x57, 0xA1, +0x82, 0x99, 0x60, 0x33, 0x49, 0xE3, 0x4E, 0xD2, +0x4E, 0x95, 0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xED, +0xA0, 0x32, 0x44, 0x32, 0x8E, 0xEA, 0x4E, 0xD5, +0x7F, 0xF5, 0x19, 0x2A, 0x4C, 0xA1, 0x7F, 0xF5, +0x16, 0x2A, 0x52, 0xA1, 0x71, 0xA1, 0x40, 0x32, +0x40, 0x32, 0x00, 0xF6, 0x60, 0x33, 0x4D, 0xE3, +0x54, 0xA1, 0x4D, 0xE3, 0x53, 0xA1, 0x40, 0x32, +0x4D, 0xE3, 0x80, 0xF1, 0x40, 0x43, 0x40, 0x35, +0xA4, 0x35, 0x91, 0xE5, 0x51, 0xD5, 0x10, 0xF0, +0x30, 0x6D, 0xC1, 0xF7, 0xB8, 0x9D, 0x83, 0xED, +0x5F, 0xF5, 0x1D, 0x61, 0x07, 0x68, 0x6C, 0xE8, +0x05, 0x28, 0x4E, 0x94, 0x51, 0x95, 0x00, 0x18, +0x89, 0xC3, 0x62, 0x10, 0x0B, 0xE2, 0x40, 0x32, +0x44, 0x32, 0x50, 0xD2, 0x00, 0x6A, 0x4F, 0xD2, +0xFF, 0x6E, 0x0E, 0x04, 0x00, 0x6D, 0x01, 0x4E, +0x00, 0x18, 0xBE, 0xCA, 0x4F, 0x93, 0x50, 0x95, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF5, 0x44, 0x9A, +0xB1, 0xE3, 0xFF, 0x6D, 0x01, 0x4D, 0x0E, 0x06, +0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0x4F, 0x94, +0xEE, 0xF2, 0x60, 0x9B, 0x0E, 0x02, 0x6D, 0xE4, +0x4E, 0x04, 0xA0, 0xA2, 0x01, 0x4A, 0x8A, 0xEA, +0xA0, 0xC3, 0x01, 0x4B, 0xFA, 0x61, 0x4F, 0x95, +0x00, 0xF1, 0x00, 0x4D, 0x02, 0xF0, 0x00, 0x75, +0x4F, 0xD5, 0xDA, 0x61, 0x4E, 0x92, 0x50, 0x95, +0x51, 0xE0, 0x00, 0x18, 0x89, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x48, 0x9A, 0x00, 0x30, +0x04, 0x30, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x44, 0x9A, 0x02, 0x6C, 0x40, 0xEA, +0x4F, 0xD0, 0x00, 0x68, 0xFF, 0x6E, 0x0E, 0x04, +0x00, 0x6D, 0x01, 0x4E, 0x00, 0x18, 0xBE, 0xCA, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF2, 0x60, 0x9A, +0x4E, 0x04, 0x0E, 0x02, 0x6D, 0xE0, 0xA0, 0xA3, +0x01, 0x4B, 0xA0, 0xC2, 0x01, 0x4A, 0x8A, 0xEA, +0xFA, 0x61, 0x50, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF5, 0x40, 0x9A, 0xFF, 0x6D, 0x71, 0xE0, +0x01, 0x4D, 0x0E, 0x06, 0x40, 0xEA, 0x4F, 0x94, +0x00, 0xF1, 0x00, 0x48, 0x83, 0xE8, 0xDE, 0x61, +0x51, 0x93, 0x4E, 0x95, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF4, 0x18, 0x4A, 0x30, 0xF0, 0x21, 0x68, +0xB1, 0xF0, 0x10, 0x48, 0xE1, 0xF3, 0x70, 0xDA, +0x01, 0x6B, 0x90, 0x67, 0xE1, 0xF3, 0xB4, 0xDA, +0xE1, 0xF3, 0x6C, 0xC2, 0x00, 0x6D, 0x20, 0x6E, +0x00, 0x18, 0xBE, 0xCA, 0x90, 0x67, 0xB1, 0x67, +0x20, 0x6E, 0x00, 0x18, 0xC3, 0xCA, 0xCE, 0x10, +0x00, 0x18, 0x6E, 0xC3, 0x4F, 0xD2, 0x40, 0x30, +0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF4, 0x1C, 0x4A, +0x04, 0x30, 0x01, 0xE2, 0x90, 0x67, 0x00, 0x6D, +0x00, 0xF2, 0x00, 0x6E, 0x00, 0x18, 0xBE, 0xCA, +0x82, 0x99, 0x06, 0x6A, 0xFF, 0xF7, 0x1F, 0x6D, +0x4E, 0xD4, 0x41, 0xC0, 0x25, 0x6A, 0x44, 0xC0, +0x01, 0x6A, 0x4B, 0xEA, 0x45, 0xC0, 0x01, 0x6A, +0x46, 0xC0, 0x4E, 0x92, 0x4F, 0x94, 0x00, 0x6E, +0x4C, 0xED, 0x00, 0x18, 0x0B, 0xD4, 0x00, 0x18, +0x6E, 0xC3, 0xA2, 0x67, 0x91, 0x67, 0x4F, 0xD2, +0x00, 0x18, 0x78, 0xC3, 0x4E, 0x95, 0x82, 0x67, +0x02, 0x67, 0x00, 0x18, 0x76, 0xC3, 0x5F, 0xF2, +0x19, 0x10, 0x4E, 0x93, 0xE1, 0xF3, 0x14, 0x9B, +0x24, 0x28, 0x00, 0x18, 0x6E, 0xC3, 0x30, 0xF0, +0x21, 0x6C, 0xB1, 0xF0, 0x10, 0x4C, 0xA2, 0x67, +0x4F, 0xD2, 0x00, 0x18, 0x78, 0xC3, 0x4E, 0x94, +0x22, 0x67, 0xE1, 0xF3, 0xB4, 0x9C, 0x82, 0x67, +0xA0, 0x35, 0xA4, 0x35, 0x00, 0x18, 0x76, 0xC3, +0x91, 0x67, 0x01, 0x6D, 0x00, 0x18, 0x77, 0xC3, +0x4F, 0x94, 0x0D, 0x6D, 0x00, 0x6E, 0x00, 0x18, +0x0B, 0xD4, 0x4E, 0x95, 0xE1, 0xF3, 0x0C, 0xC5, +0xE1, 0xF3, 0x10, 0xDD, 0xE1, 0xF3, 0x14, 0xDD, +0x75, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x48, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x44, 0x9A, 0x02, 0x6C, 0x40, 0xEA, +0x59, 0x93, 0x4E, 0x94, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xEB, 0x00, 0x6D, 0x4F, 0xD3, 0xE1, 0xF3, +0x10, 0x9C, 0x4E, 0xD5, 0x2A, 0x10, 0x4F, 0x92, +0x00, 0xF1, 0x00, 0x5A, 0x19, 0x61, 0x4E, 0x93, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF5, 0x40, 0x9A, +0xFF, 0x6D, 0x90, 0x67, 0x01, 0x4D, 0x79, 0xE1, +0x40, 0xEA, 0x4F, 0x94, 0x4E, 0x95, 0xFF, 0xF7, +0x1F, 0x6A, 0x80, 0x4C, 0x80, 0x4C, 0x00, 0xF1, +0x00, 0x4D, 0x4C, 0xEC, 0x4C, 0xED, 0x4F, 0xD4, +0x4E, 0xD5, 0x00, 0xF1, 0x00, 0x48, 0x0D, 0x10, +0x4E, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0x95, +0xAE, 0xF5, 0x40, 0x9A, 0x90, 0x67, 0x79, 0xE1, +0x40, 0xEA, 0x4F, 0x94, 0x00, 0x6D, 0x4F, 0xD5, +0x81, 0xE0, 0x4F, 0x92, 0xD4, 0x2A, 0x30, 0xF0, +0x20, 0x68, 0xAF, 0xF4, 0x18, 0x48, 0xE1, 0xF3, +0x50, 0x98, 0x59, 0x93, 0x49, 0xE3, 0xE1, 0xF3, +0x50, 0xD8, 0xE1, 0xF3, 0x54, 0x98, 0xFF, 0x4A, +0xE1, 0xF3, 0x54, 0xD8, 0x23, 0x2A, 0x00, 0x18, +0x6E, 0xC3, 0x30, 0xF0, 0x21, 0x6C, 0xB1, 0xF0, +0x10, 0x4C, 0xA2, 0x67, 0x4E, 0xD2, 0x00, 0x18, +0x78, 0xC3, 0x22, 0x67, 0x82, 0x67, 0x00, 0x6D, +0x00, 0x18, 0x76, 0xC3, 0x91, 0x67, 0x00, 0x6D, +0x00, 0x18, 0x77, 0xC3, 0x4E, 0x94, 0x0D, 0x6D, +0x00, 0x6E, 0x00, 0x18, 0x0B, 0xD4, 0x9D, 0x67, +0x30, 0xF1, 0xAC, 0x44, 0x80, 0xA5, 0x4F, 0x95, +0xE1, 0xF3, 0x8C, 0xC0, 0xE1, 0xF3, 0xB0, 0xD8, +0xE1, 0xF3, 0xB4, 0xD8, 0x57, 0x97, 0x56, 0x91, +0x55, 0x90, 0x2C, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF3, 0x04, 0x4B, +0x30, 0xF0, 0x20, 0x69, 0xFF, 0x68, 0xAC, 0xE8, +0xCE, 0xF4, 0x50, 0x99, 0xA0, 0x9B, 0x82, 0xF0, +0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x23, 0x6B, 0x8E, 0xF2, 0xB0, 0x9B, 0xCE, 0xF4, +0x50, 0x99, 0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, +0x01, 0x6D, 0xA1, 0xF4, 0x18, 0x6C, 0xAB, 0xED, +0x00, 0x18, 0xC2, 0xD2, 0x01, 0x70, 0x0F, 0x60, +0x03, 0x20, 0x02, 0x70, 0x16, 0x60, 0x1F, 0x10, +0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF3, 0x04, 0x4B, +0x60, 0x9B, 0x6D, 0xEA, 0x10, 0xF0, 0x23, 0x6B, +0x0E, 0xF3, 0x68, 0x9B, 0x13, 0x10, 0x10, 0xF0, +0x23, 0x6B, 0x0E, 0xF3, 0x6C, 0x9B, 0x6D, 0xEA, +0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF3, 0x70, 0x9B, +0x09, 0x10, 0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF3, +0x74, 0x9B, 0x6D, 0xEA, 0x10, 0xF0, 0x23, 0x6B, +0x0E, 0xF3, 0x78, 0x9B, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xCE, 0xF4, 0x70, 0x9B, 0x01, 0x6D, +0xA1, 0xF4, 0x18, 0x6C, 0xAB, 0xED, 0xC2, 0x67, +0x40, 0xEB, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x4C, 0x9A, +0x42, 0xF1, 0x18, 0x6C, 0x01, 0x6D, 0x02, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x05, 0x6A, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6B, +0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x63, 0xF6, 0x15, 0x4A, 0x40, 0xDB, 0x01, 0x4A, +0x40, 0xDB, 0xF4, 0x17, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x23, 0x6A, +0xEE, 0xF1, 0x7C, 0x9A, 0x10, 0xF0, 0x23, 0x6A, +0xEE, 0xF1, 0x58, 0x9A, 0x01, 0x6C, 0xA4, 0x67, +0x60, 0xDA, 0x00, 0x18, 0x76, 0xC9, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF1, 0x00, 0x4A, 0x10, 0xF0, +0x23, 0x6B, 0xEF, 0x9A, 0x0E, 0xF2, 0x60, 0x9B, +0x8C, 0x9A, 0xCE, 0x9A, 0xAD, 0x9A, 0xE0, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF2, 0x64, 0x9B, +0x00, 0x68, 0xC0, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x0E, 0xF2, 0x68, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x0E, 0xF2, 0x6C, 0x9B, 0x80, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x89, 0x9A, 0x0E, 0xF2, +0x70, 0x9B, 0x80, 0xDB, 0x68, 0x9A, 0x10, 0xF0, +0x23, 0x6A, 0x0E, 0xF2, 0x54, 0x9A, 0x60, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF1, 0x48, 0xAA, +0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0x08, 0x34, +0x2E, 0xF2, 0x0C, 0x4B, 0x6D, 0xE4, 0x60, 0x9B, +0x05, 0x23, 0x01, 0x48, 0xFF, 0x6B, 0x6C, 0xE8, +0x43, 0xE8, 0xF3, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF2, 0x78, 0x9A, 0x7F, 0x6A, 0x00, 0x69, +0x80, 0xA3, 0x20, 0xF0, 0x20, 0x6D, 0x00, 0xF1, +0x00, 0x4D, 0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9B, 0x10, 0xF0, +0x23, 0x6B, 0x0E, 0xF2, 0xDC, 0x9B, 0x91, 0x67, +0x48, 0x6F, 0x04, 0xD1, 0x05, 0xD1, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9B, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF2, 0xC0, 0x9B, +0x20, 0xF0, 0x20, 0x6D, 0x91, 0x67, 0xAD, 0xF1, +0x08, 0x4D, 0x00, 0xF4, 0x00, 0x6F, 0x04, 0xD1, +0x05, 0xD1, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x40, 0x9B, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF2, 0xC4, 0x9B, 0x20, 0xF0, 0x21, 0x6D, +0x00, 0x37, 0x91, 0x67, 0x15, 0xF0, 0x00, 0x4D, +0xE8, 0x37, 0x04, 0xD1, 0x05, 0xD1, 0x40, 0xEA, +0x00, 0x1C, 0x96, 0x45, 0xFF, 0x17, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF1, 0x00, 0x4A, +0x60, 0xDA, 0x81, 0xDA, 0xA2, 0xDA, 0xC3, 0xDA, +0xE4, 0xDA, 0x05, 0xDA, 0x26, 0xDA, 0x78, 0x67, +0x67, 0xDA, 0x7D, 0x67, 0x68, 0xDA, 0x7F, 0x67, +0x69, 0xDA, 0x12, 0xEB, 0x6A, 0xDA, 0x10, 0xEB, +0x6B, 0xDA, 0x6D, 0xB8, 0x00, 0x65, 0x6C, 0xDA, +0x68, 0xB8, 0x00, 0x65, 0x6D, 0xDA, 0x6C, 0xB8, +0x00, 0x65, 0x6E, 0xDA, 0x6E, 0xB8, 0x00, 0x65, +0x6F, 0xDA, 0x10, 0xF0, 0x23, 0x6A, 0x83, 0xF6, +0x0D, 0x4A, 0x00, 0xEA, 0x00, 0x65, 0x00, 0x65, +0xFF, 0x63, 0x01, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x4C, 0xED, 0x8E, 0x37, 0x4C, 0xEF, 0x07, 0x6E, +0x01, 0x75, 0x8C, 0xEE, 0x52, 0xF4, 0x60, 0x47, +0x42, 0x61, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x9D, 0xE7, 0xE8, 0xF2, 0x8F, 0xA7, +0x01, 0x6D, 0xA4, 0xEE, 0xAD, 0xEC, 0xE8, 0xF2, +0x8F, 0xC7, 0x1F, 0xF7, 0x00, 0x6C, 0x6C, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, 0x22, 0x2C, +0x1F, 0xF7, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x07, 0x2A, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x88, 0x9A, 0x91, 0xE3, +0x60, 0xA4, 0x0B, 0x10, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x88, 0x9A, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x4C, 0x9A, 0x91, 0xE3, 0x4D, 0xE3, +0x60, 0xA3, 0x01, 0x6A, 0x00, 0xF6, 0x60, 0x33, +0x44, 0xEE, 0x00, 0xF6, 0x63, 0x33, 0x4F, 0xEA, +0x6C, 0xEA, 0x41, 0x10, 0x10, 0xF0, 0x23, 0x6C, +0x2E, 0xF2, 0x8C, 0x9C, 0xAF, 0xED, 0x8D, 0xE3, +0x80, 0xA3, 0x00, 0xF6, 0x80, 0x34, 0x00, 0xF6, +0x83, 0x34, 0xAC, 0xEC, 0x43, 0x10, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, 0x9D, 0xE7, +0xE8, 0xF2, 0x0F, 0xA7, 0x01, 0x6D, 0xA4, 0xEE, +0xAF, 0xEC, 0x0C, 0xEC, 0xE8, 0xF2, 0x8F, 0xC7, +0x1F, 0xF7, 0x00, 0x6C, 0x6C, 0xEC, 0x02, 0xF0, +0x00, 0x74, 0x01, 0x60, 0x24, 0x2C, 0x1F, 0xF7, +0x00, 0x6A, 0x6C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x07, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x88, 0x9A, 0x91, 0xE3, 0x60, 0xA4, +0x0B, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x88, 0x9A, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x4C, 0x9A, 0x91, 0xE3, 0x4D, 0xE3, 0x60, 0xA3, +0x00, 0xF6, 0x60, 0x33, 0x01, 0x6A, 0x00, 0xF6, +0x63, 0x33, 0x44, 0xEE, 0x6D, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x40, 0xC4, 0x0D, 0x10, 0x10, 0xF0, +0x23, 0x6C, 0x2E, 0xF2, 0x8C, 0x9C, 0x8D, 0xE3, +0x80, 0xA3, 0x00, 0xF6, 0x80, 0x34, 0x00, 0xF6, +0x83, 0x34, 0xAD, 0xEC, 0x4C, 0xEC, 0x80, 0xC3, +0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0xAC, 0xEA, 0x0B, 0x2A, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF2, 0xB0, 0x9B, +0x10, 0xF0, 0x23, 0x6E, 0x2E, 0xF2, 0xD4, 0x9E, +0x60, 0x9D, 0xCC, 0xEB, 0x0C, 0x10, 0x01, 0x72, +0x0B, 0x61, 0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF2, +0xB0, 0x9B, 0x10, 0xF0, 0x23, 0x6E, 0x2E, 0xF2, +0xD8, 0x9E, 0x60, 0x9D, 0xCD, 0xEB, 0x60, 0xDD, +0x05, 0x5C, 0x60, 0xF1, 0x06, 0x60, 0x10, 0xF0, +0x23, 0x6B, 0x88, 0x34, 0x8E, 0xF0, 0x14, 0x4B, +0x8D, 0xE3, 0x60, 0x9B, 0x00, 0xEB, 0x05, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x70, 0x9A, +0x0D, 0x11, 0x01, 0x72, 0x10, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x70, 0x9A, 0xFF, 0x6C, +0x40, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x40, 0xA3, 0x80, 0x4D, +0xC0, 0x4D, 0x8C, 0xEA, 0x14, 0x10, 0x02, 0x72, +0x07, 0x61, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x70, 0x9A, 0xBF, 0x6A, 0x80, 0xA3, 0xF4, 0x10, +0x03, 0x72, 0x20, 0xF1, 0x1A, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x70, 0x9A, 0xFF, 0x6C, +0x40, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0xE7, 0x10, 0x07, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x7C, 0x9A, 0xFD, 0x6A, 0x80, 0xA3, +0xDF, 0x10, 0x01, 0x72, 0x19, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x90, 0x9A, 0xFF, 0x6A, +0x40, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF2, 0x9C, 0x9B, 0x01, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x60, 0xA4, 0x02, 0x6D, 0x4C, 0xEB, 0xE1, 0x10, +0x02, 0x72, 0x0F, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x70, 0x9A, 0xBF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x7C, 0x9A, 0xFE, 0x6A, 0x80, 0xA3, +0xB3, 0x10, 0x03, 0x72, 0xE0, 0xF0, 0x19, 0x61, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x90, 0x9A, +0xFF, 0x6B, 0x40, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x9C, 0x9A, 0x01, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0x92, 0x10, 0x07, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x7C, 0x9A, +0xF7, 0x6A, 0x80, 0xA3, 0x95, 0x10, 0x01, 0x72, +0x19, 0x61, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x90, 0x9A, 0xFF, 0x6A, 0x40, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF2, 0x9C, 0x9B, +0x04, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x60, 0xA4, 0x08, 0x6D, +0x4C, 0xEB, 0x97, 0x10, 0x02, 0x72, 0x0F, 0x61, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x70, 0x9A, +0xBF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x7C, 0x9A, +0xFB, 0x6A, 0x80, 0xA3, 0x69, 0x10, 0x03, 0x72, +0xA0, 0xF0, 0x0F, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x90, 0x9A, 0xFF, 0x6B, 0x40, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x9C, 0x9A, 0x04, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0x48, 0x10, 0x07, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x7C, 0x9A, 0xDF, 0x6A, 0x80, 0xA3, +0x4B, 0x10, 0x01, 0x72, 0x19, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x90, 0x9A, 0xFF, 0x6A, +0x40, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF2, 0x9C, 0x9B, 0x10, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x60, 0xA4, 0x20, 0x6D, 0x4C, 0xEB, 0x4D, 0x10, +0x02, 0x72, 0x0F, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x70, 0x9A, 0xBF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x7C, 0x9A, 0xEF, 0x6A, 0x80, 0xA3, +0x1F, 0x10, 0x03, 0x72, 0x66, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x90, 0x9A, 0xFF, 0x6B, +0x40, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x9C, 0x9A, 0x10, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x20, 0xE8, 0x09, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x7C, 0x9A, 0x80, 0xA3, 0x7F, 0x6A, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x01, 0x72, +0x1C, 0x61, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x90, 0x9A, 0xFF, 0x6A, 0x40, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF2, 0x9C, 0x9B, +0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, +0x60, 0xC4, 0x60, 0xA4, 0x80, 0x4D, 0xC0, 0x4D, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x20, 0xE8, 0x02, 0x72, 0x10, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x50, 0x9A, 0xBF, 0x6B, +0x80, 0xA2, 0x6C, 0xEC, 0x80, 0xC2, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x5C, 0x9A, 0x80, 0xA2, +0x8C, 0xEB, 0x60, 0xC2, 0x20, 0xE8, 0x03, 0x72, +0x14, 0x61, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x90, 0x9A, 0xFF, 0x6B, 0x40, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x9C, 0x9A, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD0, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF2, 0x60, 0x9B, +0xFF, 0x6A, 0x4C, 0xEC, 0x6D, 0xE5, 0x00, 0xA3, +0x3F, 0x6F, 0x01, 0x74, 0x0C, 0xEF, 0x4C, 0xEE, +0xE0, 0xC3, 0x10, 0x61, 0x10, 0xF0, 0x23, 0x6C, +0x4E, 0xF2, 0xE4, 0x9C, 0x10, 0x68, 0xFD, 0xE5, +0x80, 0xA7, 0x4C, 0xEC, 0x0D, 0xEC, 0x4C, 0xEC, +0x80, 0xC7, 0x80, 0xA3, 0x80, 0x6F, 0xEB, 0xEF, +0x4C, 0xEC, 0x0D, 0x10, 0x0F, 0x2C, 0x10, 0xF0, +0x23, 0x6C, 0x4E, 0xF2, 0xE4, 0x9C, 0xEF, 0x6C, +0xFD, 0xE5, 0x00, 0xA7, 0x0C, 0xEC, 0x80, 0xC7, +0x80, 0xA3, 0x40, 0x6F, 0x4C, 0xEC, 0xED, 0xEC, +0x4C, 0xEC, 0x80, 0xC3, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF2, 0x48, 0x9A, 0x80, 0xF4, 0xC0, 0x36, +0x55, 0xE5, 0x40, 0x9D, 0x4D, 0xEE, 0xC0, 0xDD, +0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x10, 0xF0, 0x23, 0x6B, 0xFF, 0x6A, 0x4E, 0xF2, +0x6C, 0x9B, 0x4C, 0xED, 0x4C, 0xEF, 0x04, 0xD5, +0x05, 0xD7, 0x60, 0xA3, 0xFF, 0xF7, 0x1F, 0x68, +0x26, 0x67, 0x4C, 0xEB, 0x72, 0x33, 0x4C, 0xEB, +0x8C, 0xE8, 0x4C, 0xE9, 0x30, 0x23, 0x10, 0xF0, +0x23, 0x6B, 0x4E, 0xF2, 0x70, 0x9B, 0x00, 0x6C, +0xFF, 0x6D, 0x60, 0xA3, 0x26, 0x6E, 0x6C, 0xEA, +0x06, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x01, 0x72, +0x11, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x5C, 0x9A, 0x90, 0x67, 0x01, 0x6D, 0xD1, 0x67, +0x00, 0x6F, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x6C, 0x9B, 0x04, 0x94, 0x05, 0x96, +0xA2, 0x67, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0x06, 0x95, 0x00, 0x6C, +0x27, 0x6E, 0x40, 0xEA, 0x11, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x5C, 0x9A, 0x90, 0x67, +0x01, 0x6D, 0xD1, 0x67, 0x00, 0x6F, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x6C, 0x9B, +0x04, 0x94, 0x05, 0x96, 0xA2, 0x67, 0x40, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF2, 0x5C, 0x9A, +0x40, 0xEA, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF2, 0x54, 0x9A, 0xFF, 0x6B, 0x80, 0xA2, +0x00, 0xF6, 0x80, 0x34, 0x00, 0xF6, 0x83, 0x34, +0x00, 0x54, 0x24, 0x60, 0xA0, 0xA2, 0x7F, 0x6C, +0xAC, 0xEC, 0x80, 0xC2, 0x80, 0xA2, 0x40, 0x6D, +0x6C, 0xEC, 0xAD, 0xEC, 0x6C, 0xEC, 0x80, 0xC2, +0x80, 0xA2, 0x10, 0xF0, 0x23, 0x6C, 0x4E, 0xF2, +0x98, 0x9C, 0x3F, 0x6D, 0x80, 0xA4, 0x10, 0xF0, +0x23, 0x6C, 0x4E, 0xF2, 0x9C, 0x9C, 0x80, 0xA4, +0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF2, 0x80, 0x9C, +0x80, 0xA4, 0x80, 0xA2, 0x6C, 0xEC, 0xAD, 0xEC, +0x6C, 0xEC, 0x80, 0xC2, 0x80, 0xA2, 0xBF, 0x6B, +0x8C, 0xEB, 0x60, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF2, 0x64, 0x9B, +0xFF, 0x6A, 0x4C, 0xEC, 0xC0, 0xA3, 0x4C, 0xED, +0x0C, 0x26, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, +0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF2, +0x8C, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x20, 0xE8, 0x80, 0xC3, 0x0B, 0x25, 0x10, 0xF0, +0x23, 0x6B, 0x6E, 0xF2, 0x90, 0x9B, 0x80, 0x6D, +0xAB, 0xED, 0x60, 0xA4, 0x4C, 0xEB, 0xAE, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x20, 0xE8, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0xF7, 0x1F, 0x6A, 0x0E, 0x90, 0x24, 0x67, +0x4C, 0xE9, 0x03, 0x6B, 0x4C, 0xEF, 0x2C, 0xEB, +0x00, 0x6A, 0x0B, 0xD5, 0x0C, 0xD6, 0x04, 0xD7, +0x40, 0xC8, 0x00, 0x6A, 0x0A, 0x23, 0x28, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x40, 0xA8, 0x01, 0x4A, +0x40, 0xC8, 0x1F, 0xF7, 0x00, 0x6A, 0x2C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x48, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x4C, 0x9A, 0x49, 0xE1, 0x0B, 0x93, 0x40, 0x9A, +0x6C, 0xEA, 0x0C, 0x93, 0x6E, 0xEA, 0x04, 0x22, +0x40, 0xA8, 0x04, 0x93, 0x63, 0xEA, 0xDC, 0x61, +0x40, 0xA8, 0x04, 0x93, 0x63, 0xEA, 0x58, 0x67, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6B, +0x6E, 0xF2, 0x74, 0x9B, 0xFF, 0x6A, 0xCC, 0xEA, +0x6D, 0xEA, 0xE0, 0xF1, 0x1F, 0x6B, 0xAC, 0xEB, +0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF2, 0x98, 0x9C, +0x60, 0x33, 0x60, 0x33, 0x6D, 0xEA, 0x40, 0xDC, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, 0x5C, 0x9A, +0x6D, 0xEA, 0x40, 0xDC, 0x20, 0xE8, 0x00, 0x65, +0xE0, 0xF1, 0x1F, 0x6A, 0x10, 0xF0, 0x23, 0x6B, +0x6E, 0xF2, 0x7C, 0x9B, 0xAC, 0xEA, 0x40, 0x32, +0x40, 0x32, 0x6D, 0xEA, 0x10, 0xF0, 0x23, 0x6B, +0x6E, 0xF2, 0x78, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF2, 0x40, 0x9A, 0xFF, 0x6B, +0x40, 0xA2, 0x6C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x01, 0x68, 0x04, 0xEC, 0x04, 0xF7, 0x10, 0x69, +0x13, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x01, 0x6C, 0xFF, 0x49, 0x40, 0xEA, +0x0B, 0x29, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, +0x68, 0x9A, 0x08, 0xF0, 0x00, 0x6C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, 0x0B, 0x10, +0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF2, 0x44, 0x9A, +0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0x0C, 0xEA, 0xE3, 0x2A, 0x01, 0x6A, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x0E, 0x92, 0x04, 0x67, 0x0F, 0x91, 0x04, 0xD2, +0x04, 0x93, 0xFF, 0x6A, 0x4C, 0xE8, 0x4C, 0xEB, +0x90, 0x67, 0x0B, 0xD5, 0x0C, 0xD6, 0x0D, 0xD7, +0x04, 0xD3, 0x4C, 0xE9, 0x00, 0x18, 0xC2, 0xC9, +0x80, 0xF0, 0x07, 0x22, 0x06, 0x58, 0x80, 0xF0, +0x04, 0x60, 0x10, 0xF0, 0x23, 0x6A, 0x08, 0x30, +0xAE, 0xF0, 0x08, 0x4A, 0x09, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x02, 0xF2, 0x10, 0x6A, 0x0E, 0x10, +0x02, 0xF2, 0x00, 0x6A, 0x0B, 0x10, 0x22, 0xF2, +0x00, 0x6A, 0x08, 0x10, 0x22, 0xF2, 0x10, 0x6A, +0x05, 0x10, 0x42, 0xF2, 0x00, 0x6A, 0x02, 0x10, +0x42, 0xF2, 0x10, 0x6A, 0x10, 0xF0, 0x23, 0x6B, +0x0D, 0x94, 0x8E, 0xF2, 0x68, 0x9B, 0x8C, 0xEB, +0x10, 0xF0, 0x23, 0x6C, 0x8E, 0xF2, 0x8C, 0x9C, +0x8D, 0xEB, 0x06, 0x21, 0x10, 0xF0, 0x23, 0x6C, +0x8E, 0xF2, 0x90, 0x9C, 0x6D, 0xEC, 0x05, 0x10, +0x10, 0xF0, 0x23, 0x6C, 0x8E, 0xF2, 0x94, 0x9C, +0x6C, 0xEC, 0x04, 0x96, 0x06, 0x26, 0x10, 0xF0, +0x23, 0x6B, 0x6E, 0xF2, 0x7C, 0x9B, 0x8D, 0xEB, +0x05, 0x10, 0x10, 0xF0, 0x23, 0x6B, 0x8E, 0xF2, +0x78, 0x9B, 0x8C, 0xEB, 0x1F, 0xF7, 0x00, 0x6C, +0x4C, 0xEC, 0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, +0x05, 0x2C, 0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF2, +0xA8, 0x9C, 0x04, 0x10, 0x10, 0xF0, 0x23, 0x6C, +0x2E, 0xF2, 0xAC, 0x9C, 0x10, 0xF0, 0x23, 0x6C, +0x0B, 0x96, 0x8E, 0xF2, 0x9C, 0x9C, 0xB5, 0xE2, +0xCC, 0xEC, 0x80, 0xDD, 0x84, 0x42, 0x1F, 0xF7, +0x00, 0x6D, 0xAC, 0xEC, 0x02, 0xF0, 0x00, 0x74, +0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, 0x23, 0x6C, +0xAE, 0xF2, 0xA0, 0x9C, 0x04, 0x10, 0x10, 0xF0, +0x23, 0x6C, 0xAE, 0xF2, 0xA4, 0x9C, 0x10, 0xF0, +0x23, 0x6C, 0x0C, 0x96, 0x8E, 0xF2, 0x9C, 0x9C, +0xB5, 0xE2, 0xCC, 0xEC, 0x80, 0xDD, 0x87, 0x42, +0x01, 0x4C, 0x1F, 0xF7, 0x00, 0x6D, 0xAC, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, +0x10, 0xF0, 0x23, 0x6C, 0xAE, 0xF2, 0x88, 0x9C, +0x04, 0x10, 0x10, 0xF0, 0x23, 0x6C, 0xAE, 0xF2, +0x8C, 0x9C, 0x89, 0xE2, 0x60, 0xDA, 0x01, 0x6A, +0x01, 0x10, 0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x04, 0xF7, +0x10, 0x68, 0x13, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x05, 0x6C, 0xFF, 0x48, +0x40, 0xEA, 0x0B, 0x28, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x08, 0xF0, 0x00, 0x6C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, +0x09, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF2, +0x44, 0x9A, 0x60, 0xAA, 0x3F, 0x6A, 0x6C, 0xEA, +0xE5, 0x2A, 0x01, 0x6A, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x23, 0x6A, +0x8E, 0xF2, 0x44, 0x9A, 0x40, 0xAA, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF2, 0x44, 0x9A, +0x40, 0xAA, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x6A, 0x10, 0xF0, 0x23, 0x6C, 0xEE, 0xF1, +0x98, 0x9C, 0x10, 0xF0, 0x23, 0x6B, 0x05, 0xF1, +0x0D, 0x4B, 0x0A, 0x72, 0x60, 0xDC, 0x0C, 0x61, +0x30, 0xF0, 0x21, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF7, 0x54, 0x9A, 0x11, 0xF1, 0x94, 0x9B, +0x01, 0x6D, 0xAB, 0xED, 0x40, 0xEA, 0x00, 0x6A, +0x10, 0xF0, 0x23, 0x6C, 0xFF, 0x6B, 0x01, 0x4A, +0xEE, 0xF1, 0x98, 0x9C, 0x6C, 0xEA, 0x10, 0xF0, +0x23, 0x6B, 0x05, 0xF1, 0x0E, 0x4B, 0x60, 0xDC, +0xDC, 0x17, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x00, 0x68, 0x01, 0x6A, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, 0x4E, 0xE8, +0x10, 0xF0, 0x23, 0x6A, 0x45, 0xF1, 0x1D, 0x4A, +0x09, 0xE2, 0x40, 0xDB, 0x00, 0x1C, 0x96, 0x45, +0x00, 0x18, 0x5D, 0xC9, 0x00, 0x1C, 0x95, 0x45, +0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, +0x10, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, 0x08, 0x23, +0x10, 0xF0, 0x01, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x18, 0x69, 0xD4, +0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x8C, 0x9A, 0x02, 0x6B, 0x8C, 0xEB, +0x09, 0x23, 0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x18, 0x08, 0xCF, +0x00, 0x18, 0x6A, 0xCF, 0x00, 0x1C, 0x95, 0x45, +0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, +0x04, 0x6B, 0x8C, 0xEB, 0x09, 0x23, 0x05, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x00, 0x18, 0x9C, 0xCC, 0x00, 0x18, 0xE5, 0xCB, +0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x8C, 0x9A, 0x02, 0xF0, 0x00, 0x6B, +0x8C, 0xEB, 0x08, 0x23, 0x02, 0xF0, 0x01, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x00, 0x18, 0x27, 0xD6, 0x00, 0x1C, 0x95, 0x45, +0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, 0x23, 0x6B, +0xAE, 0xF2, 0x78, 0x9B, 0x80, 0xF0, 0x8C, 0x9A, +0x8C, 0xEB, 0x09, 0x23, 0x10, 0xF0, 0x23, 0x6B, +0xAE, 0xF2, 0x7C, 0x9B, 0x8C, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x00, 0x18, 0xEE, 0xCD, 0x00, 0x1C, +0x95, 0x45, 0x30, 0xF0, 0x21, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x11, 0xF1, 0x94, 0x9B, 0xEE, 0xF7, +0x58, 0x9A, 0x40, 0xEA, 0x73, 0x17, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF2, 0x60, 0x9A, +0xDF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6B, +0xCE, 0xF2, 0xA0, 0x9B, 0xFF, 0x6A, 0x20, 0x6E, +0x60, 0xA5, 0x4C, 0xEC, 0x4C, 0xEB, 0xCD, 0xEB, +0x4C, 0xEB, 0x07, 0xF7, 0x01, 0x4A, 0x4D, 0xEC, +0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF2, 0x44, 0x9A, +0x60, 0xC5, 0x80, 0xCA, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF2, 0x44, 0x9A, +0x68, 0xF0, 0x04, 0x6B, 0x60, 0xCA, 0x20, 0xE8, +0x03, 0x6F, 0x8C, 0xEF, 0x64, 0x67, 0x46, 0x67, +0x04, 0x27, 0x07, 0x10, 0xA0, 0xDB, 0xFC, 0x4A, +0x04, 0x4B, 0x04, 0x5A, 0xFB, 0x60, 0x03, 0x6A, +0x4C, 0xEE, 0x04, 0x26, 0xA0, 0xC4, 0xFF, 0x4E, +0x01, 0x4C, 0xFB, 0x17, 0x00, 0x6A, 0x20, 0xE8, +0xFF, 0x6A, 0xAC, 0xEA, 0x03, 0x10, 0x40, 0xC4, +0xFF, 0x4E, 0x01, 0x4C, 0xFC, 0x2E, 0x00, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x00, 0x6A, 0x07, 0x26, +0x5D, 0xE5, 0xE0, 0xA7, 0x4D, 0xE4, 0xFF, 0x4E, +0xE0, 0xC3, 0x01, 0x4A, 0xF8, 0x17, 0x00, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x09, 0x10, 0x60, 0xA4, +0x40, 0xA5, 0xFF, 0x4E, 0x4A, 0xEB, 0x02, 0x60, +0x4B, 0xE3, 0x20, 0xE8, 0x01, 0x4C, 0x01, 0x4D, +0xF6, 0x2E, 0x00, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0x06, 0x2C, 0x64, 0x6B, 0x30, 0xF0, 0x21, 0x6A, +0xF1, 0xF0, 0x60, 0xDA, 0x04, 0x10, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x80, 0xDA, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x40, 0x9A, 0x28, 0x72, +0x2D, 0x60, 0x29, 0x5A, 0x07, 0x60, 0x14, 0x72, +0x19, 0x60, 0x19, 0x72, 0x1F, 0x60, 0x0A, 0x72, +0x0D, 0x60, 0x20, 0xE8, 0x50, 0x72, 0x32, 0x60, +0x51, 0x5A, 0x03, 0x60, 0x32, 0x72, 0x26, 0x60, +0x20, 0xE8, 0x64, 0x72, 0x33, 0x60, 0xC8, 0x72, +0x39, 0x60, 0x20, 0xE8, 0x02, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x64, 0xDA, 0xE0, 0xF7, +0x1E, 0x4B, 0x39, 0x10, 0x03, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x64, 0xDA, 0xE1, 0xF3, +0x1D, 0x4B, 0x31, 0x10, 0x09, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x64, 0xDA, 0xE4, 0xF3, +0x17, 0x4B, 0x29, 0x10, 0x05, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x64, 0xDA, 0xE2, 0xF3, +0x1B, 0x4B, 0x21, 0x10, 0x11, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x64, 0xDA, 0xE8, 0xF3, +0x0F, 0x4B, 0x19, 0x10, 0x0A, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x64, 0xDA, 0xE4, 0xF7, +0x16, 0x4B, 0x11, 0x10, 0x22, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x64, 0xDA, 0x11, 0xF0, +0x00, 0x6B, 0x09, 0x10, 0x43, 0x6B, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x64, 0xDA, 0x10, 0xF0, +0x23, 0x6A, 0xEE, 0xF2, 0x78, 0x9A, 0x30, 0xF0, +0x21, 0x6A, 0xF1, 0xF0, 0x68, 0xDA, 0x20, 0xE8, +0x30, 0xF0, 0x21, 0x6A, 0xF1, 0xF0, 0x40, 0x9A, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x63, 0x0C, 0x24, +0x30, 0xF0, 0x21, 0x6A, 0xF1, 0xF0, 0x48, 0x9A, +0x58, 0xEC, 0x12, 0xEC, 0x00, 0xD4, 0x00, 0x92, +0xFF, 0x4A, 0x00, 0xD2, 0x00, 0x92, 0xFB, 0x2A, +0x01, 0x63, 0x20, 0xE8, 0xFF, 0x63, 0x0D, 0x24, +0x30, 0xF0, 0x21, 0x6A, 0xF1, 0xF0, 0x44, 0x9A, +0x58, 0xEC, 0x12, 0xEC, 0x00, 0xD4, 0x00, 0x92, +0x04, 0x22, 0x00, 0x92, 0xFF, 0x4A, 0x00, 0xD2, +0xFA, 0x17, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xC9, 0xCA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xED, +0x00, 0x18, 0xBE, 0xCA, 0x05, 0x97, 0x00, 0x6A, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x04, 0x67, 0x4C, 0xEE, +0x00, 0x18, 0xC3, 0xCA, 0x50, 0x67, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x00, 0x68, +0x17, 0x10, 0xE0, 0xF3, 0x08, 0x70, 0x0A, 0x61, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, +0x80, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x13, 0x10, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x48, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF3, 0x50, 0x9A, +0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0xE1, 0x2A, +0x01, 0x6A, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0xF7, 0x1F, 0x6A, +0x8C, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0x10, 0xF0, +0x23, 0x6C, 0x6E, 0xF3, 0x74, 0x9B, 0x6E, 0xF3, +0x98, 0x9C, 0x6D, 0xE5, 0x91, 0xE5, 0x00, 0x6E, +0xC0, 0xDB, 0x04, 0x4B, 0x8A, 0xEB, 0xFB, 0x61, +0xE7, 0xF7, 0x1F, 0x6B, 0x4C, 0xEB, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF2, 0x4C, 0x9A, 0x10, 0x6C, +0x4D, 0xEB, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF3, +0x54, 0x9A, 0x49, 0xE5, 0x60, 0xDA, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF3, 0x5C, 0x9A, 0xFF, 0x6B, +0x55, 0xE5, 0x40, 0xA5, 0x6C, 0xEA, 0x8D, 0xEA, +0x6C, 0xEA, 0x40, 0xC5, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x21, 0x6A, 0x11, 0xF1, 0x61, 0xA2, +0x08, 0xD4, 0x30, 0xF0, 0x20, 0x69, 0x61, 0xC5, +0x01, 0x4B, 0x11, 0xF1, 0x61, 0xC2, 0x10, 0xF0, +0x23, 0x6B, 0x6E, 0xF3, 0x94, 0x9B, 0x08, 0x93, +0x4E, 0xF2, 0x50, 0x99, 0x02, 0x6E, 0x91, 0xE3, +0x05, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6B, +0x8E, 0xF3, 0x80, 0x9B, 0x08, 0x93, 0xCE, 0xA0, +0x4E, 0xF2, 0x50, 0x99, 0xA2, 0x40, 0x91, 0xE3, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x24, 0x67, 0x00, 0x18, +0x2A, 0xCB, 0x00, 0x6B, 0x36, 0x22, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF3, 0x44, 0x9A, 0xFF, 0xF7, +0x1F, 0x6E, 0xFF, 0x6F, 0x00, 0x9A, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF2, 0x48, 0x9A, 0x10, 0x6C, +0x8B, 0xEC, 0x4C, 0xE8, 0x10, 0xF0, 0x23, 0x6A, +0xA1, 0x40, 0x8E, 0xF3, 0x48, 0x9A, 0x65, 0x67, +0xCC, 0xEB, 0x60, 0xCA, 0x10, 0xF0, 0x23, 0x6A, +0x8E, 0xF3, 0x4C, 0x9A, 0x60, 0xA2, 0xFA, 0x65, +0xA2, 0x32, 0xEC, 0xEB, 0x8C, 0xEB, 0x42, 0x32, +0x6D, 0xEA, 0xEC, 0xEA, 0x7F, 0x67, 0x40, 0xC3, +0x87, 0xA9, 0x02, 0x4C, 0xCC, 0xEC, 0x00, 0x18, +0x3F, 0xCB, 0x87, 0x40, 0x12, 0x4C, 0xB1, 0x67, +0x00, 0x18, 0x56, 0xCB, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF3, 0x50, 0x9A, 0x01, 0x6B, 0x60, 0xC2, +0x01, 0x6B, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x43, 0x67, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0xA4, 0x67, 0x04, 0x6C, 0x8D, 0xEB, +0x30, 0xF0, 0x20, 0x68, 0x80, 0xF0, 0x6C, 0xDA, +0xAF, 0xF4, 0x18, 0x48, 0xA0, 0xF0, 0x40, 0xA8, +0x01, 0xF1, 0x00, 0x72, 0x07, 0x60, 0xA0, 0xF0, +0x40, 0xA0, 0xA0, 0xF0, 0x81, 0xA0, 0xFF, 0x4A, +0x8E, 0xEA, 0x0A, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x00, 0xF2, 0x00, 0x6C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x11, 0x10, +0x90, 0x34, 0x91, 0xE0, 0x10, 0x6E, 0x00, 0x18, +0xC3, 0xCA, 0xA0, 0xF0, 0x41, 0xA0, 0x0A, 0x6B, +0x01, 0x4A, 0xA0, 0xF0, 0x41, 0xC0, 0xA0, 0xF0, +0x41, 0xA0, 0x6E, 0xEA, 0x02, 0x2A, 0xA0, 0xF0, +0x41, 0xC0, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x21, 0x6B, 0x11, 0xF1, +0x40, 0xA3, 0xFF, 0x6F, 0xE0, 0xF0, 0xC7, 0xA5, +0x41, 0xC5, 0x43, 0xA5, 0x11, 0xF1, 0x60, 0xA3, +0x03, 0x4A, 0xEC, 0xEA, 0x09, 0x10, 0xED, 0x42, +0xFF, 0x68, 0x0C, 0xEF, 0xFD, 0xE5, 0x64, 0xC7, +0xE6, 0xA7, 0x03, 0x4F, 0xE9, 0xE2, 0x0C, 0xEA, +0xEF, 0x46, 0xE2, 0xEA, 0xF4, 0x61, 0x30, 0xF0, +0x21, 0x6A, 0x11, 0xF1, 0x60, 0xA2, 0x01, 0x4B, +0x11, 0xF1, 0x60, 0xC2, 0x10, 0xF0, 0x23, 0x6B, +0x6E, 0xF3, 0x74, 0x9B, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x71, 0xE4, 0x40, 0xEA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x24, 0x67, 0x00, 0x18, 0x2A, 0xCB, 0x00, 0x6B, +0x2E, 0x22, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF3, +0x44, 0x9A, 0x0F, 0x6C, 0xFF, 0xF7, 0x1F, 0x6B, +0x00, 0x9A, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF2, +0x48, 0x9A, 0x4C, 0xE8, 0xA1, 0x40, 0xA2, 0x32, +0x42, 0x32, 0x8C, 0xEA, 0x10, 0xF0, 0x23, 0x6C, +0x8E, 0xF3, 0x88, 0x9C, 0xC5, 0x67, 0x6C, 0xEE, +0xC0, 0xCC, 0x10, 0xF0, 0x23, 0x6C, 0x8E, 0xF3, +0x8C, 0x9C, 0x40, 0xC4, 0xE0, 0xF0, 0x87, 0xA1, +0x6C, 0xEC, 0x00, 0x18, 0x3F, 0xCB, 0x87, 0x40, +0x12, 0x4C, 0xB1, 0x67, 0x00, 0x18, 0xAD, 0xCB, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF3, 0x50, 0x9A, +0x01, 0x6B, 0x60, 0xC2, 0x01, 0x6B, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x43, 0x67, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, +0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x85, 0xF7, +0x15, 0x4A, 0x10, 0xF0, 0x30, 0x68, 0x40, 0xDB, +0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, 0x62, 0xA0, +0xC1, 0xF6, 0x43, 0xA0, 0x6E, 0xEA, 0x39, 0x22, +0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF3, 0x50, 0x9A, +0x10, 0xF0, 0x23, 0x6C, 0xEE, 0xF2, 0x94, 0x9C, +0x40, 0x9A, 0x8C, 0xEA, 0x2E, 0x2A, 0xE8, 0x6A, +0x58, 0xEB, 0x87, 0x40, 0x3B, 0x4C, 0x12, 0xEB, +0x71, 0xE4, 0x00, 0x18, 0xC6, 0xCB, 0x16, 0x22, +0xC1, 0xF6, 0x42, 0xA0, 0x10, 0x6B, 0x01, 0x4A, +0xC1, 0xF6, 0x42, 0xC0, 0xC1, 0xF6, 0x42, 0xA0, +0x6E, 0xEA, 0x02, 0x2A, 0xC1, 0xF6, 0x42, 0xC0, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF6, 0x82, 0xA2, 0xC1, 0xF6, 0x63, 0xA2, +0x8E, 0xEB, 0x0B, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x04, 0x10, 0xC1, 0xF6, 0x84, 0xC2, 0xC1, 0xF6, +0x65, 0xC2, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x30, 0x68, +0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, 0x42, 0xA8, +0xA4, 0x67, 0x01, 0xF7, 0x00, 0x72, 0x07, 0x60, +0xC1, 0xF6, 0x42, 0xA0, 0xC1, 0xF6, 0x83, 0xA0, +0xFF, 0x4A, 0x8E, 0xEA, 0x09, 0x2A, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, 0xFF, 0x6A, +0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, 0xA7, 0x10, +0x23, 0xA5, 0xC1, 0xF6, 0x45, 0xA0, 0xFF, 0x6B, +0x04, 0x49, 0x6C, 0xE9, 0x1F, 0x2A, 0xE8, 0x6A, +0x58, 0xEC, 0x30, 0xF0, 0x20, 0x6A, 0x67, 0x40, +0x4E, 0xF2, 0x50, 0x9A, 0x3B, 0x4B, 0xD1, 0x67, +0x12, 0xEC, 0x91, 0xE3, 0x40, 0xEA, 0xC1, 0xF6, +0x43, 0xA0, 0xC1, 0xF6, 0x62, 0xA0, 0xC1, 0xF6, +0x25, 0xC0, 0x4E, 0xEB, 0x74, 0x2B, 0x01, 0x4A, +0xC1, 0xF6, 0x43, 0xC0, 0xC1, 0xF6, 0x43, 0xA0, +0x10, 0x6B, 0x6E, 0xEA, 0x6C, 0x2A, 0xC1, 0xF6, +0x43, 0xC0, 0x69, 0x10, 0x82, 0xA5, 0x37, 0x2C, +0x51, 0xE1, 0xE3, 0x54, 0x34, 0x60, 0xC1, 0xF6, +0x84, 0xA0, 0xE8, 0x6E, 0xD8, 0xEC, 0x12, 0xEC, +0x11, 0xE4, 0x40, 0xF0, 0xC4, 0xA4, 0x2B, 0x2E, +0x40, 0xF0, 0xC5, 0xA4, 0xFC, 0x4A, 0x6C, 0xEA, +0xFF, 0x4E, 0x40, 0xF0, 0xC5, 0xC4, 0xC1, 0xF6, +0x85, 0xA0, 0xE8, 0x6E, 0xFF, 0x4C, 0xC1, 0xF6, +0x85, 0xC0, 0xC1, 0xF6, 0x84, 0xA0, 0xD8, 0xEC, +0xD1, 0x67, 0x12, 0xEC, 0x91, 0xE0, 0x51, 0xE4, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x45, 0x4C, 0x40, 0xEA, 0xC1, 0xF6, 0x44, 0xA0, +0xE8, 0x6B, 0x78, 0xEA, 0x12, 0xEA, 0x09, 0xE2, +0x40, 0xF0, 0x65, 0xA2, 0x6D, 0xE1, 0x40, 0xF0, +0x65, 0xC2, 0xC1, 0xF6, 0x45, 0xA0, 0x45, 0xE1, +0xC1, 0xF6, 0x25, 0xC0, 0x30, 0x10, 0x10, 0xF0, +0x30, 0x68, 0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, +0x63, 0xA0, 0xE8, 0x6A, 0x87, 0x40, 0x58, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x3B, 0x4C, 0xD1, 0x67, 0x12, 0xEB, 0x71, 0xE4, +0x40, 0xEA, 0xC1, 0xF6, 0x43, 0xA0, 0x10, 0x6B, +0xC1, 0xF6, 0x25, 0xC0, 0x01, 0x4A, 0xC1, 0xF6, +0x43, 0xC0, 0xC1, 0xF6, 0x43, 0xA0, 0x6E, 0xEA, +0x02, 0x2A, 0xC1, 0xF6, 0x43, 0xC0, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF6, +0x64, 0xA2, 0x10, 0x6C, 0x01, 0x4B, 0xC1, 0xF6, +0x64, 0xC2, 0xC1, 0xF6, 0x64, 0xA2, 0x8E, 0xEB, +0x02, 0x2B, 0xC1, 0xF6, 0x64, 0xC2, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF6, +0x84, 0xA2, 0xE8, 0x6B, 0x78, 0xEC, 0x04, 0x6C, +0x12, 0xEB, 0x4D, 0xE3, 0xC1, 0xF6, 0x45, 0xA2, +0x20, 0xF1, 0x49, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0xF7, 0x1F, 0x68, 0x0C, 0xED, 0x08, 0xD4, +0xA0, 0xCC, 0x08, 0x92, 0xCC, 0xE8, 0x22, 0x67, +0x01, 0xCA, 0x04, 0x49, 0x0B, 0x27, 0x0A, 0x20, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xFF, 0x6E, 0x91, 0x67, 0xA7, 0x67, 0x0C, 0xEE, +0x40, 0xEA, 0x05, 0xE1, 0x08, 0x92, 0x07, 0x97, +0x05, 0x90, 0x47, 0xE1, 0xFF, 0xF7, 0x1F, 0x6A, +0x2C, 0xEA, 0x06, 0x91, 0x04, 0x63, 0x00, 0xEF, +0xDF, 0x63, 0x41, 0x62, 0x40, 0xD1, 0x3F, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0xFF, 0x68, 0xCC, 0xE8, 0x24, 0x67, 0x43, 0xD5, +0x04, 0x04, 0x00, 0x6D, 0xE8, 0x6E, 0x40, 0xEA, +0x01, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x50, 0xC3, +0x1B, 0x6A, 0x52, 0xC3, 0x44, 0x40, 0x53, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0x43, 0x95, 0x4E, 0xF2, +0x50, 0x9A, 0xD0, 0x67, 0x05, 0xD1, 0x06, 0x04, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x04, 0x04, 0x40, 0xEA, 0x41, 0x97, +0x40, 0x91, 0x3F, 0x90, 0x21, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x66, 0xF2, 0x11, 0x4A, 0x30, 0xF0, +0x20, 0x68, 0x40, 0xDB, 0xAF, 0xF4, 0x18, 0x48, +0xA0, 0xF0, 0x80, 0xA0, 0xA0, 0xF0, 0x41, 0xA0, +0x8E, 0xEA, 0x3B, 0x22, 0x10, 0xF0, 0x23, 0x6A, +0x8E, 0xF3, 0x50, 0x9A, 0x10, 0xF0, 0x23, 0x6B, +0xEE, 0xF2, 0x74, 0x9B, 0x40, 0x9A, 0x6C, 0xEA, +0x30, 0x2A, 0x90, 0x34, 0x91, 0xE0, 0x00, 0x18, +0x6B, 0xCB, 0x0B, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x22, 0x10, 0xA0, 0xF0, 0x40, 0xA0, 0x01, 0x4A, +0xA0, 0xF0, 0x40, 0xC0, 0xA0, 0xF0, 0x60, 0xA0, +0xA0, 0xF0, 0x41, 0xA0, 0x6E, 0xEA, 0x0A, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x04, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF4, 0x18, 0x4A, 0xA0, 0xF0, 0x60, 0xA2, +0x0A, 0x6C, 0x8E, 0xEB, 0x02, 0x2B, 0xA0, 0xF0, +0x60, 0xC2, 0x00, 0x18, 0xE9, 0xCC, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF3, 0x74, 0x9A, 0x10, 0xF0, +0x23, 0x6C, 0x6E, 0xF2, 0x1C, 0x9C, 0x40, 0x9B, +0x00, 0xF4, 0x1D, 0x6C, 0x10, 0x6D, 0x0D, 0xEA, +0x40, 0xDB, 0x06, 0x02, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF4, 0x54, 0x9A, 0x00, 0x6E, +0x82, 0xF3, 0x08, 0x6F, 0x40, 0xEA, 0x07, 0x2A, +0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF2, 0x88, 0x9B, +0x60, 0x9C, 0x0D, 0xEB, 0x60, 0xDC, 0x09, 0x97, +0x08, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC8, 0xF2, 0x7D, 0xC2, 0x61, 0xA4, +0xC8, 0xF2, 0x7E, 0xC2, 0x62, 0xA4, 0xC8, 0xF2, +0x7F, 0xC2, 0x63, 0xA4, 0xE8, 0xF2, 0x60, 0xC2, +0x64, 0xA4, 0xE8, 0xF2, 0x61, 0xC2, 0x65, 0xA4, +0xE8, 0xF2, 0x62, 0xC2, 0x66, 0xA4, 0xE8, 0xF2, +0x63, 0xC2, 0x20, 0xE8, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x23, 0x6A, +0x8E, 0xF3, 0x58, 0x9A, 0x60, 0xA2, 0x03, 0x6A, +0x6C, 0xEA, 0x10, 0x6B, 0x64, 0xEA, 0xFF, 0x6A, +0x4C, 0xEB, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF3, +0x5C, 0x9A, 0x04, 0xD3, 0x40, 0x9A, 0x05, 0xD2, +0x10, 0xF0, 0x23, 0x6A, 0xAE, 0xF3, 0x40, 0x9A, +0x00, 0x9A, 0x05, 0x92, 0x0A, 0xEA, 0xA0, 0xF0, +0x15, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, 0x02, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x10, 0xF0, +0x30, 0x69, 0x00, 0xF0, 0x00, 0x49, 0xC1, 0xF7, +0x46, 0xA9, 0x00, 0xF7, 0x00, 0x72, 0x07, 0x60, +0xC1, 0xF7, 0x66, 0xA1, 0xC1, 0xF7, 0x87, 0xA1, +0xAF, 0x43, 0x8E, 0xED, 0x0A, 0x2D, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, 0xFF, 0x6C, +0x01, 0x4C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x91, 0x10, 0x10, 0xF0, 0x23, 0x6D, 0xAE, 0xF3, +0xA4, 0x9D, 0x7F, 0x6E, 0xB5, 0xE0, 0xE0, 0xA5, +0xCC, 0xEF, 0x44, 0x2F, 0x00, 0xF4, 0x00, 0x72, +0x80, 0xF0, 0x04, 0x60, 0xAC, 0x43, 0x8E, 0xED, +0x80, 0xF0, 0x00, 0x25, 0x00, 0xF5, 0x01, 0x72, +0x7D, 0x60, 0x00, 0xF6, 0x02, 0x72, 0x7A, 0x60, +0x00, 0xF7, 0x03, 0x72, 0x77, 0x60, 0x00, 0xF5, +0x00, 0x72, 0x74, 0x60, 0xFD, 0x4B, 0x6E, 0xEC, +0x71, 0x24, 0x10, 0xF0, 0x30, 0x69, 0x00, 0xF0, +0x00, 0x49, 0xC1, 0xF7, 0x46, 0xA9, 0x00, 0xF6, +0x01, 0x72, 0x68, 0x60, 0x00, 0xF7, 0x02, 0x72, +0x65, 0x60, 0x00, 0xF6, 0x00, 0x72, 0x62, 0x60, +0xC1, 0xF7, 0x66, 0xA1, 0xC1, 0xF7, 0x87, 0xA1, +0xFE, 0x4B, 0x8E, 0xEB, 0x5B, 0x23, 0x00, 0xF7, +0x01, 0x72, 0x58, 0x60, 0x10, 0xF0, 0x23, 0x6A, +0xAE, 0xF3, 0x48, 0x9A, 0x10, 0xF0, 0x23, 0x6D, +0x76, 0x4C, 0xAE, 0xF3, 0xA4, 0x9D, 0x49, 0xE0, +0x94, 0x34, 0x60, 0xAA, 0x91, 0xE1, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, 0x06, 0x4C, +0xB5, 0xE0, 0x12, 0x10, 0x40, 0xA5, 0x4C, 0xEE, +0x01, 0x76, 0x1E, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0xAE, 0xF3, 0x48, 0x9A, 0x76, 0x4C, 0x94, 0x34, +0x49, 0xE0, 0x60, 0xAA, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x91, 0xE1, 0x06, 0x4C, +0xFF, 0x6E, 0x6C, 0xEE, 0x40, 0xEA, 0xC1, 0xF7, +0x47, 0xA1, 0x08, 0x6B, 0x01, 0x4A, 0xC1, 0xF7, +0x47, 0xC1, 0xC1, 0xF7, 0x47, 0xA1, 0x6E, 0xEA, +0x0E, 0x2A, 0xC1, 0xF7, 0x47, 0xC1, 0x0B, 0x10, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, +0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF2, 0x98, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0xAE, 0xF3, 0x4C, 0x9A, 0x04, 0x93, +0x40, 0x9A, 0x0E, 0xEA, 0x61, 0xE0, 0x05, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0xAE, 0xF3, 0x50, 0x9A, +0x00, 0x9A, 0x10, 0xF0, 0x23, 0x6A, 0xAE, 0xF3, +0x40, 0x9A, 0x00, 0xDA, 0x05, 0x92, 0x4A, 0xE8, +0x5F, 0xF7, 0x15, 0x61, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFE, 0x63, 0x03, 0xD1, 0x02, 0xD0, 0x10, 0xF0, +0x23, 0x6A, 0xAE, 0xF3, 0x54, 0x9A, 0x0F, 0x6B, +0x40, 0xA2, 0x4C, 0xEB, 0x0A, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x02, 0x6D, 0xAD, 0xEC, 0x80, 0xF0, +0x8C, 0xDA, 0x10, 0xF0, 0x30, 0x6A, 0x40, 0xF0, +0x40, 0xA2, 0xFF, 0x4A, 0x00, 0xD2, 0xE2, 0x10, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0x40, 0xF0, 0x80, 0xAA, 0x00, 0xF7, 0x00, 0x74, +0x05, 0x60, 0x40, 0xF0, 0x01, 0xA2, 0x00, 0x94, +0x8A, 0xE8, 0x0A, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0xFF, 0x6C, 0x01, 0x4C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0xCC, 0x10, +0x30, 0xF0, 0x21, 0x6D, 0x11, 0xF1, 0x82, 0xA5, +0xC3, 0x67, 0xC7, 0xEC, 0x86, 0x67, 0x01, 0x6E, +0xCC, 0xEC, 0xA0, 0xF0, 0x08, 0x24, 0x0C, 0x35, +0x04, 0x4D, 0xB5, 0xE2, 0x00, 0x6A, 0x30, 0xF0, +0x21, 0x6E, 0x11, 0xF1, 0xE2, 0xA6, 0xFF, 0x6C, +0x1F, 0xF7, 0x00, 0x69, 0x8C, 0xEF, 0x74, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0x2C, 0xEF, 0x02, 0xF0, +0x00, 0x77, 0x08, 0x60, 0x11, 0xF1, 0xE2, 0xA6, +0x8C, 0xEF, 0x74, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0x2C, 0xEF, 0x0F, 0x2F, 0x30, 0xF0, 0x21, 0x6C, +0x11, 0xF1, 0x22, 0xA4, 0xFF, 0x6C, 0x10, 0xF0, +0x23, 0x6E, 0x8C, 0xE9, 0x74, 0x49, 0x28, 0x31, +0xE2, 0x67, 0x25, 0xE2, 0x2E, 0xF2, 0xC8, 0x9E, +0x0B, 0x10, 0x11, 0xF1, 0x22, 0xA6, 0x10, 0xF0, +0x23, 0x6E, 0x2E, 0xF2, 0xCC, 0x9E, 0x8C, 0xE9, +0x74, 0x49, 0x28, 0x31, 0xE2, 0x67, 0x25, 0xE2, +0xD9, 0xE1, 0xC0, 0xA6, 0x0C, 0x31, 0xFD, 0xE1, +0xCC, 0xEC, 0x10, 0xF0, 0x30, 0x6E, 0x00, 0xF0, +0x00, 0x4E, 0xD9, 0xE7, 0x80, 0xC6, 0x30, 0xF0, +0x21, 0x6E, 0x11, 0xF1, 0xE2, 0xA6, 0xFF, 0x6C, +0x1F, 0xF7, 0x00, 0x69, 0x8C, 0xEF, 0x7C, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0x2C, 0xEF, 0x02, 0xF0, +0x00, 0x77, 0x08, 0x60, 0x11, 0xF1, 0xE2, 0xA6, +0x8C, 0xEF, 0x7C, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0x2C, 0xEF, 0x0E, 0x2F, 0x30, 0xF0, 0x21, 0x6C, +0x11, 0xF1, 0xC2, 0xA4, 0xFF, 0x6C, 0x10, 0xF0, +0x23, 0x6F, 0x8C, 0xEE, 0x7C, 0x4E, 0xC8, 0x36, +0xD9, 0xE2, 0x2E, 0xF2, 0xE8, 0x9F, 0x0A, 0x10, +0x11, 0xF1, 0xC2, 0xA6, 0x10, 0xF0, 0x23, 0x6F, +0x2E, 0xF2, 0xEC, 0x9F, 0x8C, 0xEE, 0x7C, 0x4E, +0xC8, 0x36, 0xD9, 0xE2, 0xF9, 0xE6, 0xC0, 0xA6, +0x01, 0x4A, 0x04, 0x72, 0xCC, 0xEC, 0x80, 0xC5, +0x01, 0x4D, 0x8D, 0x61, 0x30, 0xF0, 0x21, 0x6A, +0x11, 0xF1, 0xA2, 0xA2, 0x01, 0x6C, 0xC4, 0x67, +0xC4, 0xED, 0xCF, 0xED, 0x11, 0xF1, 0xC2, 0xA2, +0xAC, 0xEB, 0xFF, 0x6D, 0x84, 0xEE, 0x10, 0xF0, +0x23, 0x6E, 0xAE, 0xF3, 0xD4, 0x9E, 0xAC, 0xEC, +0x80, 0xC6, 0x11, 0xF1, 0x82, 0xA2, 0xAC, 0xEC, +0x01, 0x4C, 0xAC, 0xEC, 0x11, 0xF1, 0x82, 0xC2, +0x11, 0xF1, 0xA2, 0xA2, 0x03, 0x6C, 0xAC, 0xEC, +0x11, 0xF1, 0x82, 0xC2, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x40, 0xF0, 0x81, 0xA2, +0x08, 0x6D, 0x01, 0x4C, 0x40, 0xF0, 0x81, 0xC2, +0x40, 0xF0, 0x81, 0xA2, 0xAE, 0xEC, 0x1A, 0x2C, +0x40, 0xF0, 0x81, 0xC2, 0x17, 0x10, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF2, 0x88, 0x9A, 0x02, 0x6E, +0x40, 0x9C, 0xCD, 0xEA, 0x40, 0xDC, 0x10, 0xF0, +0x23, 0x6A, 0xAE, 0xF3, 0x58, 0x9A, 0x60, 0xC2, +0x11, 0xF1, 0x62, 0xA5, 0xFF, 0x6A, 0x4C, 0xEB, +0x10, 0xF0, 0x23, 0x6A, 0xAE, 0xF3, 0x5C, 0x9A, +0x60, 0xC2, 0x02, 0x10, 0x1F, 0xF7, 0x1C, 0x2B, +0x03, 0x91, 0x02, 0x90, 0x02, 0x63, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6A, 0xCE, 0xF3, 0x40, 0x9A, 0xFF, 0x68, +0x60, 0xA2, 0x6C, 0xE8, 0x1D, 0x20, 0x00, 0x6B, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x01, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x23, 0x6A, 0xCE, 0xF3, 0x44, 0x9A, 0x20, 0x6B, +0x20, 0x70, 0x60, 0xC2, 0x0D, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x23, 0x6C, 0x80, 0xF0, 0x6C, 0x9A, 0xAE, 0xF2, +0x98, 0x9C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x1C, 0x96, 0x45, +0x00, 0x18, 0xC3, 0xD0, 0x05, 0x6C, 0x01, 0x6D, +0x00, 0x18, 0x76, 0xC9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0xFF, 0x17, 0xDE, 0x63, 0x43, 0x62, +0x42, 0xD1, 0x41, 0xD0, 0x01, 0x6A, 0x7D, 0x67, +0x4B, 0xEA, 0x58, 0xC3, 0x01, 0x6A, 0x5A, 0xC3, +0x08, 0x6A, 0x5B, 0xC3, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, +0x76, 0x4B, 0x74, 0x33, 0x49, 0xE3, 0x66, 0xA2, +0x7F, 0x6A, 0x6C, 0xEA, 0x01, 0x72, 0x7E, 0x30, +0x80, 0xF0, 0x1C, 0x61, 0x48, 0xA4, 0xBD, 0x67, +0x5C, 0xC5, 0x41, 0xA4, 0x5D, 0xC5, 0x42, 0xA4, +0x5E, 0xC5, 0x46, 0xA4, 0x20, 0xF0, 0x40, 0xC5, +0x43, 0xA4, 0x5F, 0xC5, 0x47, 0xA4, 0x20, 0xF0, +0x41, 0xC5, 0x5C, 0xA5, 0x80, 0xF0, 0x04, 0x2A, +0x7D, 0x67, 0x5F, 0xA3, 0x7E, 0xA3, 0x40, 0x32, +0x6D, 0xEA, 0x03, 0x72, 0x05, 0x60, 0x08, 0x72, +0x21, 0x60, 0x02, 0x72, 0x37, 0x60, 0x78, 0x10, +0x06, 0x20, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x06, 0x04, 0x40, 0xEA, 0x9D, 0x67, +0x20, 0xF0, 0xE1, 0xA4, 0x20, 0xF0, 0x40, 0xA4, +0xFF, 0xF7, 0x1F, 0x6B, 0xE0, 0x37, 0x5D, 0xE7, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6D, 0x05, 0x6C, 0xEC, 0xF6, +0x06, 0x4D, 0x00, 0xF2, 0x00, 0x6E, 0x6C, 0xEF, +0x40, 0xEA, 0x75, 0x10, 0xBD, 0x67, 0x30, 0xF0, +0x20, 0x6B, 0x10, 0x6A, 0x5B, 0xC5, 0x30, 0xF0, +0x20, 0x69, 0x4E, 0xF2, 0x50, 0x9B, 0x09, 0xF6, +0x04, 0x49, 0x09, 0x04, 0xB1, 0x67, 0x04, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6C, 0x4E, 0xF2, +0x50, 0x9C, 0xA4, 0x41, 0x0A, 0x04, 0x04, 0x6E, +0x40, 0xEA, 0x42, 0x10, 0x06, 0x20, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x06, 0x04, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0xEB, 0xF6, 0x74, 0xA0, 0x01, 0x6A, +0x6C, 0xEA, 0x27, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x50, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, +0x60, 0xA0, 0x04, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x18, 0x22, 0x10, 0xF0, 0x23, 0x6A, +0xCE, 0xF3, 0x48, 0x9A, 0xEB, 0xF6, 0xCC, 0x98, +0x00, 0x6B, 0x40, 0x9A, 0x10, 0xF0, 0x23, 0x6A, +0xCE, 0xF3, 0x4C, 0x9A, 0x10, 0xF0, 0x23, 0x6C, +0x8B, 0xF2, 0x09, 0x4C, 0x40, 0x9A, 0xA3, 0x67, +0x01, 0x6F, 0x5B, 0xE6, 0x04, 0xD3, 0x00, 0x18, +0x87, 0xD5, 0x29, 0x10, 0x00, 0x18, 0xA2, 0xD6, +0x26, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, +0x54, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, 0xB2, 0xA8, +0x00, 0x6C, 0x00, 0x18, 0x4F, 0xD6, 0x1B, 0x10, +0x1A, 0x20, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x13, 0x10, 0x14, 0x2A, 0x69, 0xA4, +0xBD, 0x67, 0x7C, 0xC5, 0x68, 0xA4, 0x5E, 0xC5, +0x5F, 0xC5, 0x7D, 0xC5, 0x46, 0xA4, 0x20, 0xF0, +0x40, 0xC5, 0x67, 0xA4, 0x08, 0x20, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x20, 0xF0, +0x61, 0xC5, 0x06, 0x04, 0x40, 0xEA, 0x43, 0x97, +0x42, 0x91, 0x41, 0x90, 0x22, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x68, 0x44, 0xFA, 0x4B, 0x4C, 0xEB, 0x04, 0x5B, +0x03, 0x60, 0x80, 0x18, 0xE6, 0x07, 0x42, 0x10, +0xFE, 0x4C, 0x4C, 0xEC, 0x0C, 0x5C, 0x32, 0x60, +0x10, 0xF0, 0x23, 0x6A, 0x88, 0x34, 0x2E, 0xF1, +0x18, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x48, 0x9A, +0x08, 0x10, 0x85, 0x67, 0x00, 0x18, 0x65, 0xD6, +0x2D, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, +0x44, 0x9A, 0x85, 0x67, 0x40, 0xEA, 0x26, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x54, 0x9A, +0x40, 0xEA, 0x20, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF5, 0x58, 0x9A, 0xF2, 0x17, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF5, 0x5C, 0x9A, 0xED, 0x17, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF5, 0x40, 0x9A, +0xE8, 0x17, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF5, +0x54, 0x9A, 0xE3, 0x17, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, +0xAE, 0xF2, 0x98, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0xFF, 0x6A, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x10, 0xF0, 0x23, 0x6B, +0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x87, 0xF2, 0x05, 0x4A, 0x07, 0xD4, 0x40, 0xDB, +0x60, 0xA4, 0x01, 0xA4, 0x02, 0x6A, 0x6C, 0xEA, +0x24, 0x67, 0x06, 0xD0, 0x1F, 0x22, 0x42, 0xA4, +0x06, 0xD2, 0x1C, 0x10, 0x07, 0x93, 0x01, 0x6D, +0x90, 0x67, 0x40, 0xA3, 0x4C, 0xED, 0x00, 0x18, +0xFE, 0xC7, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x58, 0x9A, 0x90, 0x67, 0x40, 0xEA, 0x05, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x54, 0x9A, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x50, 0x9A, 0x90, 0x67, 0x40, 0xEA, 0x01, 0x48, +0xFF, 0x6A, 0x4C, 0xE8, 0x06, 0x92, 0x03, 0xEA, +0xE1, 0x60, 0x63, 0xA1, 0x07, 0x6A, 0x01, 0x6C, +0x6C, 0xEA, 0x60, 0xA1, 0x8C, 0xEB, 0x1E, 0x2B, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x69, 0xF3, 0xC8, 0xA3, 0x84, 0xEA, 0x1F, 0x6F, +0xCA, 0x35, 0x8F, 0xEC, 0xEC, 0xED, 0x8C, 0xED, +0x7D, 0x6C, 0x8B, 0xEC, 0xA8, 0x35, 0xCC, 0xEC, +0xAD, 0xEC, 0x69, 0xF3, 0x88, 0xC3, 0x30, 0xF0, +0x20, 0x6C, 0x4F, 0xF6, 0x9C, 0xA4, 0x8E, 0xEA, +0x20, 0x2A, 0x01, 0x6A, 0x4B, 0xEA, 0x69, 0xF3, +0x49, 0xC3, 0x1B, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x69, 0xF3, 0xC8, 0xA3, +0x1F, 0x6F, 0x84, 0xEA, 0xCA, 0x35, 0xEC, 0xED, +0xAD, 0xEC, 0xEC, 0xEC, 0x88, 0x35, 0x7D, 0x6C, +0x8B, 0xEC, 0xCC, 0xEC, 0xAD, 0xEC, 0x69, 0xF3, +0x88, 0xC3, 0x30, 0xF0, 0x20, 0x6C, 0x4F, 0xF6, +0x9C, 0xA4, 0x8E, 0xEA, 0x02, 0x2A, 0x69, 0xF3, +0x89, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, +0x8C, 0xEB, 0x1C, 0x23, 0x03, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x69, 0xF3, 0x68, 0xC2, 0x00, 0x18, +0xCA, 0xD4, 0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x04, 0x93, 0x4F, 0xF5, 0x5C, 0x9A, 0x6E, 0xEA, +0x03, 0x22, 0x04, 0x94, 0x00, 0x18, 0xEB, 0xD4, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, +0x69, 0xF3, 0x68, 0xC2, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6A, +0x4C, 0xEC, 0x68, 0x44, 0xC8, 0x4B, 0x4C, 0xEB, +0x20, 0x5B, 0x05, 0x67, 0x1B, 0x61, 0x03, 0x24, +0x01, 0x74, 0x05, 0x60, 0x08, 0x10, 0x85, 0x67, +0x00, 0x18, 0xDC, 0xCC, 0x13, 0x10, 0x85, 0x67, +0x00, 0x18, 0xA1, 0xCE, 0x0F, 0x10, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, 0x01, 0x6D, +0x40, 0x9B, 0xAD, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0x0E, 0xF2, 0x40, 0x9A, 0x80, 0xC2, +0x0E, 0x6A, 0x01, 0x10, 0x00, 0x6A, 0x40, 0xC0, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x27, 0xF4, 0x01, 0x4A, 0x10, 0xF0, +0x30, 0x68, 0x40, 0xDB, 0x00, 0xF0, 0x00, 0x48, +0x40, 0xF0, 0x40, 0xA0, 0x40, 0xF0, 0x61, 0xA0, +0x4E, 0xEB, 0x29, 0x23, 0x4C, 0x32, 0x0D, 0xE2, +0x80, 0xA3, 0xA1, 0x42, 0xB5, 0xE0, 0x00, 0x18, +0xF2, 0xCE, 0x40, 0xF0, 0x40, 0xA0, 0x01, 0x4A, +0x40, 0xF0, 0x40, 0xC0, 0x40, 0xF0, 0x60, 0xA0, +0x40, 0xF0, 0x41, 0xA0, 0x6E, 0xEA, 0x0A, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x02, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x40, 0xF0, 0x60, 0xA2, +0x08, 0x6C, 0x8E, 0xEB, 0x02, 0x2B, 0x40, 0xF0, +0x60, 0xC2, 0x00, 0x18, 0x56, 0xCD, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x30, 0x68, 0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF7, +0x66, 0xA0, 0x7F, 0x6C, 0xA7, 0x43, 0x6F, 0x4D, +0xB4, 0x35, 0x15, 0xE5, 0x46, 0xA5, 0x8C, 0xEA, +0x20, 0x2A, 0x74, 0x33, 0x09, 0xE3, 0xC1, 0xF6, +0x8E, 0xA2, 0xA2, 0x67, 0xC1, 0xF6, 0x0F, 0x4D, +0x00, 0x18, 0xF2, 0xCE, 0xC1, 0xF7, 0x46, 0xA0, +0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF3, 0x90, 0x9C, +0x54, 0x33, 0x0D, 0xE3, 0xC1, 0xF6, 0xAC, 0xA3, +0x76, 0x4A, 0x54, 0x32, 0xA0, 0xC4, 0xC1, 0xF6, +0x8D, 0xA3, 0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF3, +0x74, 0x9B, 0x41, 0xE0, 0x80, 0xC3, 0x86, 0x40, +0x49, 0x10, 0x01, 0x72, 0x49, 0x61, 0x74, 0x33, +0x0D, 0xE3, 0xC1, 0xF6, 0x47, 0xA3, 0xFF, 0x72, +0x0C, 0x61, 0xC1, 0xF6, 0x88, 0xA3, 0x06, 0x4D, +0x00, 0x18, 0x78, 0xCE, 0xC1, 0xF7, 0x66, 0xA0, +0x74, 0x33, 0x01, 0xE3, 0xC1, 0xF6, 0x4E, 0xC0, +0x04, 0x10, 0x01, 0x6A, 0x4B, 0xEA, 0xC1, 0xF6, +0x4E, 0xC3, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, 0x10, 0xF0, +0x23, 0x6D, 0xCE, 0xF3, 0xB0, 0x9D, 0x74, 0x34, +0x51, 0xE4, 0xC1, 0xF6, 0xCC, 0xA4, 0x76, 0x4B, +0x74, 0x33, 0xC0, 0xC5, 0xC1, 0xF6, 0xAD, 0xA4, +0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF3, 0x94, 0x9C, +0x49, 0xE3, 0xA0, 0xC4, 0x46, 0x82, 0x00, 0x52, +0x0B, 0x60, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, +0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF2, +0x90, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x66, 0xA2, 0x76, 0x4B, 0x74, 0x33, +0x69, 0xE2, 0x86, 0x42, 0x00, 0x18, 0x0F, 0xCE, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xA7, 0xF5, 0x09, 0x4A, 0x10, 0xF0, +0x30, 0x68, 0x40, 0xDB, 0x00, 0xF0, 0x00, 0x48, +0xC1, 0xF7, 0x66, 0xA0, 0xC1, 0xF7, 0x47, 0xA0, +0x6E, 0xEA, 0x4A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF4, 0x18, 0x4A, 0xA0, 0xF0, 0x60, 0xAA, +0x01, 0xF0, 0x00, 0x73, 0x10, 0x60, 0xA0, 0xF0, +0x81, 0xA2, 0xA0, 0xF0, 0x40, 0xA2, 0xAE, 0x42, +0x8E, 0xED, 0x09, 0x25, 0x01, 0xF1, 0x01, 0x73, +0x06, 0x60, 0x01, 0xF1, 0x00, 0x73, 0x03, 0x60, +0xFF, 0x4A, 0x4E, 0xEC, 0x0D, 0x2C, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x80, 0xF0, +0x4C, 0x9B, 0x04, 0x6C, 0x8D, 0xEA, 0x02, 0x6C, +0x8D, 0xEA, 0x80, 0xF0, 0x4C, 0xDB, 0x24, 0x10, +0x00, 0x18, 0x2A, 0xCF, 0xC1, 0xF7, 0x46, 0xA0, +0x01, 0x4A, 0xC1, 0xF7, 0x46, 0xC0, 0xC1, 0xF7, +0x66, 0xA0, 0xC1, 0xF7, 0x47, 0xA0, 0x6E, 0xEA, +0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, 0x02, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x66, 0xA2, 0x08, 0x6C, 0x8E, 0xEB, 0x02, 0x2B, +0xC1, 0xF7, 0x66, 0xC2, 0x00, 0x18, 0xE9, 0xCC, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFF, 0xF7, 0x1F, 0x6A, 0x10, 0xF0, 0x23, 0x6B, +0x8C, 0xEA, 0xCE, 0xF3, 0x78, 0x9B, 0x10, 0xF0, +0x23, 0x6C, 0xCE, 0xF3, 0x9C, 0x9C, 0xCC, 0xEB, +0x40, 0xF6, 0xA0, 0x35, 0x8D, 0xEB, 0x1F, 0xF7, +0x00, 0x6C, 0x4C, 0xEC, 0x02, 0xF0, 0x00, 0x74, +0xAD, 0xEB, 0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, +0x23, 0x6C, 0x2E, 0xF2, 0x88, 0x9C, 0x04, 0x10, +0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF2, 0x8C, 0x9C, +0x89, 0xE2, 0x60, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, 0x1F, 0xF7, +0x00, 0x6C, 0x4C, 0xEC, 0xFF, 0x6B, 0x02, 0xF0, +0x00, 0x74, 0xAC, 0xEB, 0x01, 0x60, 0x05, 0x2C, +0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF2, 0x88, 0x9C, +0x04, 0x10, 0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF2, +0x8C, 0x9C, 0x91, 0xE2, 0x00, 0x6D, 0xA0, 0xDC, +0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF3, 0x98, 0x9C, +0xD4, 0x36, 0x40, 0xF6, 0x60, 0x33, 0x8C, 0xEE, +0x6D, 0xEE, 0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF3, +0x7C, 0x9B, 0x6D, 0xEE, 0x1F, 0xF7, 0x00, 0x6B, +0x4C, 0xEB, 0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, +0x05, 0x2B, 0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF2, +0x68, 0x9B, 0x04, 0x10, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF2, 0x6C, 0x9B, 0x69, 0xE2, 0xC0, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x0F, 0xF5, 0x00, 0x6B, +0x78, 0xEE, 0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, +0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF3, 0x98, 0x9C, +0x40, 0xF6, 0xA0, 0x35, 0x12, 0xEB, 0x8C, 0xEB, +0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF3, 0x9C, 0x9C, +0xAD, 0xEB, 0x8D, 0xEB, 0x1F, 0xF7, 0x00, 0x6C, +0x4C, 0xEC, 0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, +0x05, 0x2C, 0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF2, +0x88, 0x9C, 0x04, 0x10, 0x10, 0xF0, 0x23, 0x6C, +0x2E, 0xF2, 0x8C, 0x9C, 0x89, 0xE2, 0x60, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6A, +0xEE, 0xF3, 0x4C, 0x9A, 0x40, 0x9A, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x4C, 0x9B, 0x8D, 0xEA, 0x4C, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x0E, 0xF4, 0x60, 0x9B, 0x80, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF4, 0x64, 0x9B, +0x40, 0xDB, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF4, +0x68, 0x9A, 0xC0, 0x6A, 0xFF, 0x68, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF4, 0x4C, 0x9A, +0x01, 0x6B, 0x05, 0x97, 0x40, 0xA2, 0x0C, 0xEA, +0x5E, 0x32, 0x6E, 0xEA, 0x6C, 0xEA, 0x0C, 0xEA, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xE7, 0xF7, 0x11, 0x4A, 0x40, 0xDB, +0x00, 0x68, 0x28, 0x10, 0x82, 0xF3, 0x08, 0x70, +0x11, 0x61, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, +0x68, 0x9A, 0x02, 0xF0, 0x00, 0x6C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF4, 0x50, 0x9A, 0x03, 0x6B, 0x6B, 0xEB, +0x60, 0xC2, 0x18, 0x10, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x48, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x14, 0x6C, 0x40, 0xEA, +0x33, 0x58, 0x08, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF4, 0x54, 0x9A, 0x60, 0xA2, 0x08, 0x6A, +0x6C, 0xEA, 0x04, 0x2A, 0x00, 0x18, 0xEB, 0xCF, +0x01, 0x72, 0xD4, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF4, 0x50, 0x9A, 0x02, 0x6B, 0x6B, 0xEB, +0x60, 0xC2, 0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF1, +0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0xE7, 0xF7, +0x12, 0x4A, 0x40, 0xDB, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0x05, 0x5C, 0x5E, 0x60, +0x10, 0xF0, 0x23, 0x6A, 0x88, 0x34, 0x6E, 0xF1, +0x08, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x48, 0x9B, +0xAD, 0xEA, 0xC0, 0xF1, 0x48, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0xCE, 0xF3, 0x64, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF4, 0x78, 0x9B, +0x32, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x41, 0x9B, 0xAD, 0xEA, 0x41, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF4, 0x7C, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, +0x60, 0x9B, 0x21, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x42, 0x9B, 0xAD, 0xEA, +0x42, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, +0x64, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF4, 0x68, 0x9B, 0x10, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x43, 0x9B, +0xAD, 0xEA, 0x43, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF4, 0x6C, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x2E, 0xF4, 0x70, 0x9B, 0x40, 0xDB, +0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x44, 0x9B, 0xAD, 0xEA, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, 0x74, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, +0x78, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0x05, 0x5C, 0x63, 0x60, 0x10, 0xF0, 0x23, 0x6A, +0x88, 0x34, 0x6E, 0xF1, 0x1C, 0x4A, 0x89, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x88, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, +0xC0, 0xF1, 0x48, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x0E, 0xF4, 0x78, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0xCE, 0xF3, 0x44, 0x9A, 0x35, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x81, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x41, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, 0x60, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF4, +0x5C, 0x9A, 0x23, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x82, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x42, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF4, 0x68, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF4, 0x44, 0x9A, 0x11, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x83, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x43, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, 0x70, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF4, +0x4C, 0x9A, 0xA0, 0xDA, 0x20, 0xE8, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x84, 0x9B, +0xAF, 0xEA, 0x8C, 0xEA, 0x44, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x2E, 0xF4, 0x78, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF4, 0x54, 0x9A, +0xA0, 0xDA, 0x20, 0xE8, 0x01, 0x74, 0x15, 0x60, +0x03, 0x24, 0x02, 0x74, 0x23, 0x60, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x4E, 0x9B, 0xAD, 0xEA, 0x4E, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x2E, 0xF4, 0x7C, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF4, 0x60, 0x9B, +0x21, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x4F, 0x9B, 0xAD, 0xEA, 0x4F, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF4, 0x64, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF4, +0x68, 0x9B, 0x10, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x50, 0x9B, 0xAD, 0xEA, +0x50, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF4, +0x6C, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x4E, 0xF4, 0x70, 0x9B, 0x40, 0xDB, 0x20, 0xE8, +0x01, 0x74, 0x16, 0x60, 0x03, 0x24, 0x02, 0x74, +0x25, 0x60, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x8E, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x4E, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x4E, 0xF4, 0x60, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF4, 0x5C, 0x9A, 0x23, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x8F, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x4F, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF4, 0x68, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF4, +0x44, 0x9A, 0x11, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x90, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x50, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x4E, 0xF4, 0x70, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0x4E, 0xF4, 0x4C, 0x9A, 0xA0, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6C, +0x0E, 0xF4, 0x98, 0x9C, 0x00, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x48, 0xDB, 0xC0, 0xF1, +0x08, 0x4B, 0x41, 0xDB, 0x42, 0xDB, 0x43, 0xDB, +0x44, 0xDB, 0x40, 0xDC, 0x10, 0xF0, 0x23, 0x6C, +0x2E, 0xF4, 0x80, 0x9C, 0x40, 0xDC, 0x10, 0xF0, +0x23, 0x6C, 0x2E, 0xF4, 0x88, 0x9C, 0x40, 0xDC, +0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF4, 0x90, 0x9C, +0x40, 0xDC, 0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF4, +0x98, 0x9C, 0x40, 0xDC, 0x10, 0xF0, 0x23, 0x6C, +0x4E, 0xF4, 0x80, 0x9C, 0x4E, 0xDB, 0x4F, 0xDB, +0x40, 0xDC, 0x10, 0xF0, 0x23, 0x6C, 0x4E, 0xF4, +0x88, 0x9C, 0x40, 0xDC, 0x10, 0xF0, 0x23, 0x6C, +0x4E, 0xF4, 0x90, 0x9C, 0x50, 0xDB, 0x40, 0xDC, +0x4C, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF4, +0x64, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF3, 0x64, 0x9B, +0x01, 0x6A, 0x4B, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x0E, 0xF4, 0x7C, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, 0x64, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, +0x6C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF4, 0x7C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x4E, 0xF4, 0x64, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF4, 0x70, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF4, +0x60, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x23, 0x6A, 0xFF, 0xF7, 0x1F, 0x69, +0x8C, 0xE9, 0x4E, 0xF4, 0x9C, 0x9A, 0xFF, 0x6B, +0x8E, 0x6A, 0xA0, 0xA4, 0x00, 0x68, 0x6C, 0xED, +0xAC, 0xEA, 0x40, 0xC4, 0x71, 0x6A, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF4, 0x80, 0x9A, 0x01, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x19, 0x10, 0x64, 0x70, 0x0D, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, +0x23, 0x6C, 0xEE, 0xF2, 0x94, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, 0x1C, 0x10, +0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x48, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF4, 0x40, 0x9A, 0x60, 0xA2, 0x01, 0x6A, +0x6C, 0xEA, 0xDF, 0x2A, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x49, 0x4C, 0xE9, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF4, 0x44, 0x9A, 0x20, 0xCA, 0x01, 0x6A, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0x69, 0x4E, 0xF2, 0x4C, 0x9B, 0x2C, 0xED, +0xFF, 0xF7, 0x1F, 0x68, 0x11, 0xD7, 0x8C, 0xE8, +0x08, 0xD5, 0x04, 0x04, 0x00, 0x6D, 0xCC, 0xE9, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x4C, 0x9B, 0x05, 0x04, 0x00, 0x6D, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x50, 0x9B, 0x11, 0x95, 0x04, 0x04, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x50, 0x9B, 0x12, 0x95, 0x06, 0x04, +0x04, 0x6E, 0x40, 0xEA, 0x00, 0xF1, 0x00, 0x58, +0x08, 0x61, 0x0E, 0xF0, 0x40, 0x40, 0xFF, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xF1, 0x00, 0x5A, +0x39, 0x60, 0x08, 0x92, 0x04, 0x72, 0x11, 0x61, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x48, 0x9A, +0xFF, 0x6B, 0x49, 0xE0, 0x40, 0xA2, 0x4C, 0xEB, +0x5F, 0x21, 0x06, 0x94, 0x8F, 0xEA, 0x6C, 0xEA, +0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, 0x04, 0xD2, +0x57, 0x10, 0x08, 0x92, 0x05, 0x72, 0x12, 0x61, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x48, 0x9A, +0xFF, 0xF7, 0x1F, 0x6B, 0x49, 0xE0, 0x40, 0xAA, +0x4C, 0xEB, 0x7F, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x77, 0x10, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x48, 0x9A, 0x49, 0xE0, 0x60, 0x9A, +0x80, 0xF0, 0x1E, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x96, 0x10, 0x01, 0xF0, 0x00, 0x58, +0x09, 0x61, 0x0D, 0xF7, 0x40, 0x40, 0xFF, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xF7, 0x00, 0x5A, +0x80, 0xF0, 0x17, 0x60, 0x08, 0x92, 0x04, 0x72, +0x31, 0x61, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x48, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x4C, 0x9A, 0x49, 0xE0, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0x07, 0x21, 0x06, 0x94, 0x8F, 0xEB, +0x4C, 0xEB, 0x04, 0x92, 0x8C, 0xEA, 0x4D, 0xEB, +0x04, 0xD3, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x48, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x4C, 0x9A, 0x7D, 0x67, 0x41, 0xE0, 0x50, 0xA3, +0x40, 0xC0, 0x7E, 0x10, 0x08, 0x92, 0x05, 0x72, +0x32, 0x61, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x48, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x4C, 0x9A, 0x49, 0xE0, 0x60, 0xAA, 0xFF, 0xF7, +0x1F, 0x6A, 0x6C, 0xEA, 0x07, 0x21, 0x06, 0x94, +0x8F, 0xEB, 0x4C, 0xEB, 0x04, 0x92, 0x8C, 0xEA, +0x4D, 0xEB, 0x04, 0xD3, 0x1F, 0xF7, 0x00, 0x6A, +0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, +0x05, 0x2A, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x48, 0x9A, 0x04, 0x10, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x4C, 0x9A, 0x7D, 0x67, 0x41, 0xE0, +0x48, 0xAB, 0x40, 0xC8, 0x49, 0x10, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x48, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x4C, 0x9A, 0x49, 0xE0, +0x60, 0x9A, 0x07, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x48, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x4C, 0x9A, 0x41, 0xE0, 0x04, 0x92, 0x40, 0xD8, +0x1B, 0x10, 0xFF, 0xF7, 0x1C, 0x6A, 0x0C, 0xEA, +0x01, 0x6D, 0x82, 0x67, 0xAB, 0xED, 0x08, 0xD2, +0x00, 0x18, 0xC2, 0xD2, 0x05, 0xD2, 0x07, 0x21, +0x06, 0x94, 0x8F, 0xEB, 0x4C, 0xEB, 0x04, 0x92, +0x8C, 0xEA, 0x4D, 0xEB, 0x04, 0xD3, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x08, 0x94, +0x04, 0x96, 0x01, 0x6D, 0xAB, 0xED, 0x40, 0xEA, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x41, 0x9C, 0x61, 0xA4, +0x01, 0xAC, 0x06, 0xD2, 0x42, 0x9C, 0xFF, 0x73, +0x07, 0xD2, 0x00, 0x6A, 0x59, 0x60, 0x7F, 0x6D, +0x6C, 0xED, 0x4C, 0x45, 0xFF, 0x6B, 0x6C, 0xEA, +0x0E, 0x5A, 0x08, 0x60, 0x10, 0xF0, 0x23, 0x6B, +0x48, 0x32, 0x8E, 0xF1, 0x10, 0x4B, 0x4D, 0xE3, +0x40, 0x9B, 0x00, 0xEA, 0x03, 0x6A, 0x48, 0x10, +0x61, 0xA4, 0x80, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xFF, 0x6E, 0x07, 0x03, 0x90, 0x67, 0x4C, 0xEE, +0x06, 0x07, 0x04, 0xD3, 0x00, 0x18, 0x21, 0xD1, +0x1F, 0x10, 0x81, 0xA4, 0x80, 0x6A, 0xFF, 0x69, +0x64, 0x67, 0x4C, 0xEB, 0x0C, 0xE9, 0x02, 0x32, +0x01, 0x6E, 0x82, 0x67, 0xB1, 0x67, 0xCB, 0xEE, +0x08, 0xD3, 0x09, 0xD2, 0x00, 0x18, 0x0D, 0xD3, +0x08, 0x93, 0x07, 0x23, 0x07, 0x94, 0x8F, 0xEB, +0x4C, 0xEB, 0x06, 0x92, 0x8C, 0xEA, 0x4D, 0xEB, +0x06, 0xD3, 0x09, 0x94, 0x06, 0x97, 0x01, 0x6E, +0xB1, 0x67, 0xCB, 0xEE, 0x00, 0x18, 0x20, 0xD3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x29, 0xF4, 0x7C, 0x9A, 0x06, 0x94, 0x61, 0xE0, +0x49, 0xF4, 0x60, 0x9A, 0x29, 0xF4, 0x1C, 0xDA, +0x6D, 0xE4, 0x49, 0xF4, 0x60, 0xDA, 0x0B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x58, 0x9A, 0x90, 0x67, 0x40, 0xEA, 0x01, 0x6A, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF4, 0x80, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xA0, 0x9C, 0x4C, 0x9B, +0xAC, 0xEA, 0x4D, 0xDB, 0x40, 0xDC, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0xD1, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6A, 0xCE, 0xF3, 0x24, 0x9A, 0x10, 0xF0, +0x23, 0x6A, 0x0E, 0xF4, 0x1C, 0x4A, 0x40, 0x9A, +0x60, 0x99, 0x10, 0xF0, 0x23, 0x6C, 0xA0, 0x9A, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF4, 0x44, 0x9A, +0x2E, 0xF4, 0x0C, 0x4C, 0x80, 0x9C, 0x00, 0x9A, +0x1A, 0x65, 0x10, 0xF0, 0x23, 0x6A, 0x80, 0x9C, +0x2E, 0xF4, 0x14, 0x4A, 0x40, 0x9A, 0x01, 0xD4, +0x30, 0xF0, 0x20, 0x6C, 0x40, 0x9A, 0xC0, 0xF1, +0xE8, 0x9C, 0x00, 0xD2, 0x44, 0x67, 0xC0, 0xF1, +0x08, 0x4A, 0xC1, 0x9A, 0x83, 0x9A, 0x6C, 0xEF, +0xAC, 0xEE, 0x01, 0x93, 0xA2, 0x9A, 0xE5, 0xDA, +0x6C, 0xEC, 0x0C, 0xED, 0x64, 0x9A, 0x00, 0x90, +0x88, 0xDA, 0xC6, 0xDA, 0x0C, 0xEB, 0xA7, 0xDA, +0x69, 0xDA, 0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF4, +0x1C, 0x4A, 0x40, 0x9A, 0xE0, 0xD9, 0x18, 0x67, +0xC0, 0xDA, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF4, +0x0C, 0x4A, 0x40, 0x9A, 0xA0, 0xD8, 0x80, 0xDA, +0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF4, 0x14, 0x4C, +0x80, 0x9C, 0x60, 0xDC, 0x05, 0x91, 0x04, 0x90, +0x03, 0x63, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF4, +0x1C, 0x9A, 0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF4, +0xE4, 0x9A, 0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF4, +0xCC, 0x9A, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0x98, 0xAE, 0x9A, 0x60, 0x9F, +0x20, 0x9E, 0x8C, 0xED, 0x8F, 0x9A, 0xB1, 0xDA, +0x6C, 0xEC, 0x70, 0x9A, 0x92, 0xDA, 0x2C, 0xEB, +0x73, 0xDA, 0xA0, 0xD8, 0x80, 0xDF, 0x60, 0xDE, +0x01, 0x91, 0x00, 0x90, 0x01, 0x63, 0x20, 0xE8, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x50, 0x9A, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x07, 0x6D, 0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x01, 0x6E, 0x12, 0xEC, +0x71, 0xE4, 0xE9, 0xF0, 0xA5, 0xA4, 0xCC, 0xED, +0x1D, 0x25, 0xE9, 0xF0, 0xA6, 0xA4, 0x29, 0xF1, +0x60, 0x9B, 0xE9, 0xF0, 0x85, 0xA4, 0x75, 0xE5, +0x10, 0xF0, 0x23, 0x6B, 0xAE, 0xF3, 0x64, 0x9B, +0xBC, 0x35, 0x21, 0x4D, 0x75, 0xE5, 0xE0, 0xA5, +0x9E, 0x33, 0x9A, 0x34, 0xCC, 0xEC, 0x78, 0x33, +0x9C, 0x34, 0x4C, 0xEF, 0x8D, 0xEB, 0xED, 0xEB, +0x00, 0xF6, 0x60, 0x33, 0x00, 0xF6, 0x63, 0x33, +0x4C, 0xEB, 0x60, 0xC5, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, +0x0E, 0xF3, 0x84, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x20, 0xE8, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xE9, 0xCC, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF5, 0x70, 0xA2, +0x02, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0xDC, 0xD5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x69, 0xF3, 0xA9, 0xA3, 0xFF, 0x6A, 0x4C, 0xEC, +0x8E, 0xED, 0x10, 0x2D, 0x69, 0xF3, 0xA8, 0xA3, +0x1F, 0x6E, 0xAA, 0x33, 0xCC, 0xEB, 0x67, 0xEC, +0x01, 0x6C, 0x8C, 0xEB, 0x07, 0x23, 0x02, 0x6B, +0xAC, 0xEB, 0x4C, 0xEB, 0x03, 0x23, 0x00, 0x6C, +0x00, 0x18, 0xDC, 0xD5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x7B, 0xD2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x4F, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x40, 0xCA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x3D, 0xCA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xD8, 0xCD, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x56, 0xCD, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xA3, 0xD3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFF, 0x63, 0x01, 0xD0, 0x10, 0xF0, 0x23, 0x6B, +0xAE, 0xF3, 0x64, 0x9B, 0xFF, 0x6A, 0x4C, 0xEE, +0x6D, 0xE4, 0x08, 0x68, 0x80, 0xA3, 0xDB, 0xE0, +0x02, 0x67, 0x4C, 0xED, 0x07, 0xEE, 0xD0, 0x67, +0x4C, 0xEF, 0x04, 0xED, 0x4C, 0xEC, 0xCC, 0xEF, +0x0F, 0xE8, 0x8C, 0xE8, 0xE4, 0xED, 0xED, 0xE8, +0x4C, 0xE8, 0x00, 0xC3, 0x01, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6A, +0xAE, 0xF3, 0x44, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x8C, 0xEB, 0x4D, 0xE3, 0x40, 0xA3, 0xFF, 0x6C, +0x8C, 0xEE, 0x08, 0x6B, 0xDB, 0xE3, 0x8C, 0xED, +0x8C, 0xEA, 0x64, 0x67, 0x47, 0xED, 0x67, 0xEE, +0x6C, 0xEA, 0x8C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF2, 0x6C, 0x9B, +0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, 0x69, 0xE2, +0x00, 0x9A, 0x41, 0x45, 0x25, 0x67, 0x08, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, +0x85, 0x67, 0x2C, 0xE8, 0x40, 0xEA, 0x06, 0xEA, +0x50, 0x67, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0xF7, 0x1F, 0x68, +0x41, 0x45, 0x25, 0x67, 0x0C, 0xD6, 0x8C, 0xE8, +0x07, 0x2A, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, +0x4C, 0x9A, 0x41, 0xE0, 0xC0, 0xD8, 0x1A, 0x10, +0x01, 0x6D, 0x90, 0x67, 0xAB, 0xED, 0x00, 0x18, +0xC2, 0xD2, 0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF4, 0x50, 0x9A, 0x91, 0x67, 0x40, 0xEA, +0x0C, 0x93, 0x64, 0xEA, 0x43, 0x67, 0x04, 0x93, +0x2C, 0xEA, 0x2F, 0xE9, 0x6C, 0xE9, 0x10, 0xF0, +0x23, 0x6B, 0x2E, 0xF2, 0x6C, 0x9B, 0x2D, 0xEA, +0x61, 0xE0, 0x40, 0xD8, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x01, 0x74, 0x0D, 0x60, 0x06, 0x24, 0x02, 0x74, +0x10, 0x60, 0x03, 0x74, 0x00, 0x6A, 0x1C, 0x61, +0x14, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0xA8, 0x35, +0x6E, 0xF4, 0x48, 0x9A, 0x0B, 0x10, 0x10, 0xF0, +0x23, 0x6A, 0xA8, 0x35, 0x6E, 0xF4, 0x4C, 0x9A, +0x05, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF4, +0x50, 0x9A, 0xA8, 0x35, 0x55, 0xE5, 0x40, 0x9D, +0x20, 0xE8, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF4, +0x54, 0x9A, 0xA8, 0x35, 0x55, 0xE5, 0x40, 0x9D, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x08, 0xF3, 0x00, 0x4A, +0x88, 0x34, 0x91, 0xE2, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF3, 0x7C, 0x9A, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF5, 0xA0, 0x35, 0xCC, 0xEB, 0x10, 0xF0, +0x23, 0x6E, 0x2E, 0xF3, 0xC0, 0x9E, 0xCE, 0xF4, +0x50, 0x9A, 0x80, 0xAC, 0xAD, 0xEB, 0x01, 0x6D, +0xAB, 0xED, 0x6C, 0xEE, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x6B, 0x8C, 0xEB, +0xFF, 0xF7, 0x1F, 0x6A, 0x81, 0x46, 0x06, 0x67, +0xAC, 0xEA, 0x06, 0x2C, 0x83, 0x67, 0xA2, 0x67, +0x00, 0x18, 0xEA, 0xD2, 0x02, 0x67, 0x0D, 0x10, +0x83, 0x67, 0xA2, 0x67, 0x00, 0x18, 0xEA, 0xD2, +0x22, 0x67, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, +0x50, 0x9A, 0x90, 0x67, 0x2C, 0xE8, 0x40, 0xEA, +0x06, 0xEA, 0x50, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x46, 0x67, 0xFF, 0x68, 0xFF, 0xF7, 0x1F, 0x69, +0x01, 0x4A, 0x0C, 0xD6, 0x0D, 0xD7, 0x8C, 0xE8, +0xAC, 0xE9, 0x04, 0x2A, 0x90, 0x67, 0xB1, 0x67, +0xC7, 0x67, 0x15, 0x10, 0xB1, 0x67, 0x90, 0x67, +0x00, 0x18, 0xEA, 0xD2, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x0C, 0x94, 0xAE, 0xF4, 0x50, 0x9A, +0x40, 0xEA, 0x0D, 0x96, 0x90, 0x67, 0xB1, 0x67, +0xC4, 0xEA, 0x0C, 0x92, 0x4C, 0xEE, 0x4F, 0xEB, +0x04, 0x92, 0x4C, 0xEB, 0x6D, 0xEE, 0x00, 0x18, +0xFD, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x0E, 0x91, 0x04, 0xD2, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xED, 0x4C, 0xE9, +0x0C, 0xD6, 0x0D, 0xD7, 0x0F, 0x90, 0x05, 0xD5, +0x00, 0x6A, 0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x40, 0xA8, 0x01, 0x4A, 0x40, 0xC8, 0x10, 0xF0, +0x23, 0x6A, 0x04, 0x94, 0x05, 0x95, 0x0E, 0xF3, +0xDC, 0x9A, 0x00, 0x18, 0x0D, 0xD3, 0x0C, 0x93, +0x6C, 0xEA, 0x0D, 0x93, 0x6E, 0xEA, 0x03, 0x22, +0x40, 0xA8, 0x23, 0xEA, 0xE7, 0x61, 0x40, 0xA8, +0x09, 0x97, 0x07, 0x90, 0x23, 0xEA, 0x08, 0x91, +0x58, 0x67, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x49, 0xF5, 0x11, 0x4A, 0x40, 0xDB, +0x00, 0x68, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF4, +0x58, 0x9A, 0x40, 0xA2, 0x12, 0x2A, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF4, 0x5C, 0x9A, 0x40, 0xA2, +0x0C, 0x2A, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF4, +0x40, 0x9A, 0x40, 0xA2, 0x06, 0x2A, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF4, 0x44, 0x9A, 0x40, 0xA2, +0x18, 0x22, 0xE0, 0xF3, 0x09, 0x70, 0x0A, 0x61, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, 0x68, 0x9A, +0x20, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x0C, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x32, 0x6C, 0x01, 0x48, +0x40, 0xEA, 0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xE8, +0xD0, 0x17, 0x01, 0x6A, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xEC, +0x94, 0x34, 0x4C, 0xED, 0x4C, 0xEC, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF4, 0x48, 0x9A, 0x80, 0xC2, +0xA0, 0xC2, 0x20, 0xE8, 0xFF, 0x6A, 0x10, 0xF0, +0x23, 0x6B, 0x8E, 0xF4, 0x68, 0x9B, 0x4C, 0xEC, +0x94, 0x34, 0x4C, 0xEC, 0x80, 0xC3, 0x60, 0xA3, +0x6C, 0xEA, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x68, 0x09, 0xD5, +0x8C, 0xE8, 0x7F, 0xF7, 0x1E, 0x6D, 0x00, 0x6C, +0x00, 0x18, 0xB6, 0xC9, 0x62, 0x67, 0x67, 0xE8, +0x01, 0x6A, 0x4C, 0xEB, 0x00, 0x6A, 0x2D, 0x23, +0x0A, 0x28, 0x82, 0x67, 0x9F, 0xF7, 0x00, 0x6D, +0x00, 0x18, 0xB6, 0xC9, 0x22, 0x67, 0x00, 0x6C, +0x9F, 0xF7, 0x01, 0x6D, 0x09, 0x10, 0x00, 0x6C, +0x9F, 0xF7, 0x02, 0x6D, 0x00, 0x18, 0xB6, 0xC9, +0x22, 0x67, 0x00, 0x6C, 0x9F, 0xF7, 0x03, 0x6D, +0x00, 0x18, 0xB6, 0xC9, 0x0F, 0x6B, 0x4C, 0xEB, +0x60, 0x32, 0x2D, 0xEA, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0xAE, 0xF3, +0x64, 0x9B, 0x00, 0x30, 0x08, 0x30, 0x61, 0xE0, +0x51, 0xE0, 0x09, 0x93, 0x04, 0x10, 0xA0, 0xA0, +0x01, 0x48, 0xA0, 0xC3, 0x01, 0x4B, 0x8A, 0xE8, +0xFA, 0x61, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0x00, 0x6C, +0x7F, 0xF7, 0x1E, 0x6D, 0xAF, 0xF4, 0x18, 0x48, +0x00, 0x18, 0xB6, 0xC9, 0xE1, 0xF3, 0x84, 0xA0, +0x01, 0x6B, 0x47, 0xEC, 0x6C, 0xEA, 0x13, 0x22, +0x30, 0xF0, 0x21, 0x6D, 0x90, 0xF2, 0x1C, 0x4D, +0x00, 0x18, 0x81, 0xD3, 0xE1, 0xF3, 0x46, 0xC8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x10, 0xF0, 0x00, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x6C, 0x7F, 0xF7, +0x1E, 0x6D, 0x00, 0x18, 0xB6, 0xC9, 0x05, 0x97, +0x30, 0xF0, 0x21, 0x6B, 0xB1, 0xF0, 0x40, 0xC3, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x7F, 0xF7, 0x1D, 0x68, +0xB0, 0x67, 0x00, 0x6C, 0x00, 0x18, 0xB6, 0xC9, +0x11, 0x6E, 0xCB, 0xEE, 0x4C, 0xEE, 0x20, 0x6A, +0x4D, 0xEE, 0xFF, 0x6A, 0x4C, 0xEE, 0xB0, 0x67, +0x00, 0x6C, 0x01, 0x48, 0x00, 0x18, 0xA9, 0xC9, +0xB0, 0x67, 0x00, 0x6C, 0x00, 0x18, 0xB6, 0xC9, +0xB0, 0x67, 0x00, 0x6C, 0x00, 0x18, 0xB6, 0xC9, +0x60, 0x6E, 0xCB, 0xEE, 0x4D, 0xEE, 0xFF, 0x6A, +0x4C, 0xEE, 0xB0, 0x67, 0x00, 0x6C, 0x00, 0x18, +0xA9, 0xC9, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF4, +0x6C, 0x9A, 0xFD, 0x6A, 0x30, 0xF0, 0x20, 0x69, +0x80, 0xA3, 0x9F, 0xF6, 0x12, 0x48, 0x8C, 0xEA, +0x40, 0xC3, 0xCE, 0xF4, 0x58, 0x99, 0x28, 0x6C, +0x40, 0xEA, 0xB0, 0x67, 0x00, 0x6C, 0x00, 0x18, +0xB6, 0xC9, 0xFE, 0x6E, 0x4C, 0xEE, 0xB0, 0x67, +0x00, 0x6C, 0x00, 0x18, 0xA9, 0xC9, 0xCE, 0xF4, +0x58, 0x99, 0xE0, 0xF3, 0x08, 0x6C, 0x40, 0xEA, +0xB0, 0x67, 0x00, 0x6C, 0x00, 0x18, 0xB6, 0xC9, +0x01, 0x6E, 0x4D, 0xEE, 0xFF, 0x6A, 0xB0, 0x67, +0x00, 0x6C, 0x4C, 0xEE, 0x00, 0x18, 0xA9, 0xC9, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xAF, 0xF4, +0x18, 0x48, 0xE1, 0xF3, 0x64, 0xA0, 0x01, 0x6A, +0xFF, 0x6E, 0x44, 0xEB, 0x4C, 0xEE, 0x00, 0x6C, +0x7F, 0xF7, 0x1E, 0x6D, 0x00, 0x18, 0xA9, 0xC9, +0xE1, 0xF3, 0x44, 0xA0, 0x01, 0x6B, 0x05, 0x97, +0x6E, 0xEA, 0xE1, 0xF3, 0x44, 0xC0, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0xE1, 0xF3, 0x6A, 0xA2, 0x01, 0x6C, 0x8E, 0xEB, +0x05, 0x2B, 0xE1, 0xF3, 0x6A, 0xC2, 0x00, 0x18, +0xEB, 0xD3, 0x10, 0x10, 0xE1, 0xF3, 0xC8, 0xA2, +0xE1, 0xF3, 0x84, 0xA2, 0x01, 0x6B, 0xA6, 0x67, +0xA7, 0xEC, 0x6C, 0xED, 0x07, 0x25, 0x6E, 0xEC, +0xC7, 0xEC, 0x86, 0x67, 0x6C, 0xEC, 0x02, 0x24, +0xE1, 0xF3, 0x69, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0xF7, 0x1F, 0x6B, +0x05, 0x67, 0x6C, 0xE8, 0xFF, 0x6A, 0x35, 0x58, +0x4C, 0xEC, 0x40, 0x60, 0x0A, 0x35, 0x6C, 0xED, +0x80, 0x36, 0x30, 0xF0, 0x20, 0x6B, 0xAF, 0xF4, +0x18, 0x4B, 0xC4, 0x36, 0xD9, 0xE3, 0xAC, 0xEA, +0xE0, 0xF7, 0x04, 0x4E, 0x00, 0x6B, 0x11, 0x10, +0x30, 0xF0, 0x21, 0x6F, 0x91, 0xF0, 0xFD, 0xA7, +0x10, 0xF0, 0x23, 0x69, 0x6E, 0xF3, 0x34, 0x99, +0xE0, 0x37, 0xE8, 0x37, 0x3D, 0xE7, 0x68, 0x31, +0x3D, 0xE7, 0x20, 0x9E, 0x01, 0x4B, 0x04, 0x4E, +0x20, 0xDF, 0xFF, 0x6F, 0x23, 0x67, 0xEC, 0xE9, +0x43, 0xE9, 0xEA, 0x61, 0x03, 0x6A, 0x0C, 0xEA, +0xEC, 0xED, 0x3F, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF4, 0x18, 0x4A, 0xE1, 0xF3, 0x65, 0xA2, +0x10, 0xF0, 0x23, 0x6E, 0x6E, 0xF3, 0xD4, 0x9E, +0x60, 0x33, 0x68, 0x33, 0x9C, 0x34, 0xCD, 0xE3, +0xA8, 0x36, 0xB5, 0xE4, 0xE0, 0xF1, 0x18, 0x4D, +0xA8, 0x35, 0xA9, 0xE2, 0x41, 0x9A, 0xCD, 0xE3, +0x40, 0xDB, 0x27, 0x10, 0x80, 0x34, 0x30, 0xF0, +0x21, 0x6A, 0x10, 0xF0, 0x23, 0x6B, 0x8E, 0xF4, +0x70, 0x9B, 0x84, 0x34, 0x90, 0xF4, 0x1C, 0x4A, +0x95, 0xE2, 0x30, 0xF0, 0x21, 0x6A, 0x91, 0xF0, +0xDD, 0xA2, 0x6C, 0xED, 0x00, 0x6A, 0x10, 0xF0, +0x23, 0x6B, 0x04, 0xD2, 0x05, 0xD2, 0x8E, 0xF4, +0x74, 0x9B, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0x36, +0xAE, 0xF2, 0x40, 0x9A, 0xC8, 0x36, 0x00, 0x6C, +0x79, 0xE6, 0xF0, 0x67, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x44, 0x9A, 0x00, 0x6C, +0x40, 0xEA, 0xFF, 0x69, 0xD0, 0x67, 0x00, 0x6C, +0x7F, 0xF7, 0x1C, 0x6D, 0x2C, 0xEE, 0x00, 0x18, +0xA9, 0xC9, 0x02, 0x36, 0x00, 0x6C, 0x7F, 0xF7, +0x1D, 0x6D, 0x2C, 0xEE, 0x00, 0x18, 0xA9, 0xC9, +0x30, 0xF0, 0x21, 0x6A, 0x91, 0xF0, 0x5D, 0xA2, +0x01, 0x6E, 0x00, 0x6C, 0x02, 0x4A, 0xC4, 0xEA, +0x7F, 0xF7, 0x1E, 0x6D, 0x2C, 0xEE, 0x00, 0x18, +0xA9, 0xC9, 0x00, 0x68, 0x12, 0x10, 0x01, 0x6A, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xE8, 0xEE, 0xF1, +0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x2A, 0xF0, +0x0D, 0x4A, 0x09, 0xE2, 0x40, 0xDB, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x01, 0x6C, +0x40, 0xEA, 0x00, 0x6C, 0x7F, 0xF7, 0x1E, 0x6D, +0x00, 0x18, 0xB6, 0xC9, 0x30, 0xF0, 0x20, 0x6B, +0xAF, 0xF4, 0x18, 0x4B, 0xE1, 0xF3, 0x85, 0xA3, +0xA2, 0x44, 0x47, 0xED, 0x01, 0x6D, 0xAC, 0xEA, +0xDE, 0x2A, 0xAE, 0xEC, 0xE1, 0xF3, 0x85, 0xC3, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x45, 0x67, +0x05, 0x63, 0x00, 0xEF, 0xBC, 0x63, 0x87, 0x62, +0x86, 0xD1, 0x85, 0xD0, 0x30, 0xF0, 0x20, 0x69, +0xAF, 0xF4, 0x18, 0x49, 0xE1, 0xF3, 0xA6, 0xA9, +0x30, 0xF0, 0x21, 0x6C, 0x90, 0xF2, 0x1C, 0x4C, +0x00, 0x18, 0xFD, 0xC3, 0x00, 0x18, 0xEB, 0xD3, +0xE1, 0xF3, 0x84, 0xA1, 0x04, 0x00, 0xB0, 0x67, +0x00, 0x18, 0x81, 0xD3, 0x11, 0x22, 0x90, 0x67, +0xA2, 0x67, 0x00, 0x18, 0xFD, 0xC3, 0xE1, 0xF3, +0x09, 0xA1, 0x01, 0x6A, 0x4E, 0xE8, 0x05, 0x28, +0x00, 0x18, 0xEB, 0xD3, 0xE1, 0xF3, 0x09, 0xC1, +0x03, 0x10, 0x01, 0x6A, 0xE1, 0xF3, 0x4A, 0xC1, +0x87, 0x97, 0x86, 0x91, 0x85, 0x90, 0x44, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6B, +0x4E, 0xF2, 0x70, 0x9B, 0xFF, 0x6A, 0x4C, 0xED, +0xA0, 0xC3, 0xCC, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xE8, 0xF2, 0x5A, 0xC3, 0x10, 0xF0, 0x23, 0x6B, +0x8E, 0xF4, 0x78, 0x9B, 0x40, 0xC3, 0x20, 0xE8, +0xFF, 0x63, 0x01, 0xD0, 0xFF, 0x6A, 0x4C, 0xED, +0x4C, 0xEE, 0x4C, 0xEF, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF4, 0x44, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEC, 0x00, 0xAA, 0xE1, 0xF7, 0x1F, 0x6A, +0x0C, 0xEA, 0x10, 0xF0, 0x23, 0x68, 0x8E, 0xF4, +0x1C, 0x98, 0x51, 0xE4, 0x6C, 0xEC, 0x80, 0xC8, +0x9C, 0x32, 0x10, 0xF0, 0x23, 0x6C, 0xAE, 0xF4, +0x80, 0x9C, 0x10, 0xF0, 0x23, 0x68, 0xAE, 0xF4, +0x04, 0x98, 0x91, 0xE2, 0x80, 0xAC, 0x01, 0xE2, +0x00, 0x98, 0x6C, 0xEC, 0x05, 0x25, 0x10, 0xF0, +0x00, 0x6D, 0xAB, 0xED, 0xAD, 0xEC, 0x6C, 0xEC, +0xD8, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, 0x10, 0xF0, +0x23, 0x6C, 0xAE, 0xF4, 0x80, 0x9C, 0x91, 0xE2, +0x60, 0xCC, 0x10, 0xF0, 0x23, 0x6B, 0xAE, 0xF4, +0x68, 0x9B, 0x6D, 0xE2, 0x80, 0xA3, 0x01, 0x6B, +0x8C, 0xEB, 0x05, 0x23, 0x03, 0xF7, 0x01, 0x6B, +0x6B, 0xEB, 0x0C, 0xEB, 0x06, 0x10, 0x1F, 0xF7, +0x01, 0x6B, 0x6B, 0xEB, 0x0C, 0xEB, 0xE0, 0x37, +0xED, 0xEB, 0xFF, 0x76, 0x13, 0x60, 0x10, 0xF0, +0x23, 0x6C, 0xAE, 0xF4, 0x8C, 0x9C, 0x80, 0xF4, +0xC0, 0x36, 0x6C, 0xEC, 0x10, 0xF0, 0x23, 0x6B, +0xAE, 0xF2, 0x78, 0x9B, 0x6D, 0xEE, 0x10, 0xF0, +0x23, 0x6B, 0xAE, 0xF4, 0x64, 0x9B, 0x8D, 0xEE, +0x6D, 0xE2, 0xC0, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0xAE, 0xF4, 0x90, 0x9B, 0x7F, 0x6B, 0x91, 0xE2, +0xA0, 0xA4, 0xAC, 0xEB, 0x60, 0xC4, 0x10, 0xF0, +0x23, 0x6B, 0xAE, 0xF4, 0x74, 0x9B, 0x1C, 0x6C, +0x80, 0xC3, 0x10, 0xF0, 0x23, 0x6B, 0xAE, 0xF4, +0x78, 0x9B, 0x08, 0xF4, 0x13, 0x6C, 0x80, 0xCB, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF2, 0x84, 0x9B, +0xF7, 0x6B, 0x91, 0xE2, 0xA0, 0xA4, 0xAC, 0xEB, +0x60, 0xC4, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF5, 0x51, 0xA2, +0xFF, 0x63, 0x05, 0x5A, 0x36, 0x60, 0x10, 0xF0, +0x23, 0x6B, 0x48, 0x32, 0xCE, 0xF1, 0x08, 0x4B, +0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, 0x10, 0xF0, +0x23, 0x6A, 0xAE, 0xF4, 0x5C, 0x9A, 0xFF, 0xF7, +0x1F, 0x6B, 0x40, 0x9A, 0x1A, 0x10, 0x10, 0xF0, +0x23, 0x6A, 0xAE, 0xF4, 0x5C, 0x9A, 0x09, 0x10, +0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF4, 0x40, 0x9A, +0x0D, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF4, +0x40, 0x9A, 0x40, 0x9A, 0x50, 0x32, 0x00, 0xF5, +0x42, 0x32, 0x08, 0x10, 0x10, 0xF0, 0x23, 0x6A, +0xCE, 0xF4, 0x44, 0x9A, 0x40, 0x9A, 0xE1, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xD2, 0x00, 0x93, +0xE0, 0xF3, 0x08, 0x6A, 0x60, 0x33, 0x68, 0x33, +0x5B, 0xEB, 0x01, 0x2A, 0xE5, 0xE8, 0x12, 0xEA, +0x01, 0x10, 0x66, 0x6A, 0x00, 0xD2, 0x00, 0x92, +0x01, 0x63, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD0, +0x0C, 0x2C, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF2, +0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, 0xCE, 0xF4, +0x88, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x58, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF5, +0xDC, 0x9A, 0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF5, +0x18, 0x4A, 0x00, 0x6D, 0x18, 0x6F, 0xF8, 0xED, +0x30, 0xF0, 0x20, 0x6B, 0xAF, 0xF4, 0x18, 0x4B, +0x12, 0xEF, 0x6D, 0xE7, 0xA0, 0xF0, 0x14, 0xA3, +0x01, 0x6F, 0xEC, 0xE8, 0x23, 0x20, 0xA0, 0xF0, +0x74, 0xA3, 0x66, 0x33, 0xEC, 0xEB, 0xFF, 0x6F, +0xEC, 0xEB, 0x1C, 0x23, 0xFF, 0xF7, 0x78, 0x9A, +0x9B, 0xEB, 0x01, 0x2C, 0xE5, 0xE8, 0x12, 0xEB, +0xFF, 0xF7, 0x7C, 0xDA, 0x10, 0xEF, 0x03, 0x27, +0x01, 0x4B, 0xFF, 0xF7, 0x7C, 0xDA, 0x60, 0x9A, +0x78, 0xEE, 0x12, 0xEB, 0x9B, 0xEB, 0x01, 0x2C, +0xE5, 0xE8, 0x12, 0xEB, 0x60, 0xDA, 0xFF, 0xF7, +0x7C, 0x9A, 0x04, 0x2B, 0x01, 0x6F, 0xFF, 0xF7, +0xFC, 0xDA, 0x60, 0xDA, 0x01, 0x4D, 0x0A, 0x75, +0x18, 0x4A, 0xCC, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF4, 0x18, 0x4A, 0xA0, 0xF0, 0x68, 0x9A, +0xA0, 0xF0, 0x84, 0xDA, 0x7B, 0xEC, 0x01, 0x2B, +0xE5, 0xE8, 0x12, 0xEB, 0xA0, 0xF0, 0x6C, 0xDA, +0x78, 0x67, 0xA0, 0xF0, 0x70, 0xDA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, +0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, 0x69, 0xF3, +0x68, 0xC2, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x69, 0xF3, 0x48, 0xA0, 0x03, 0x6B, 0x4C, 0xEB, +0x00, 0x6A, 0x33, 0x2B, 0x10, 0xF0, 0x23, 0x6A, +0xCE, 0xF4, 0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x69, +0x30, 0xF0, 0x20, 0x6C, 0x60, 0xC2, 0x4E, 0xF2, +0x4C, 0x99, 0x29, 0xF5, 0x10, 0x4C, 0x00, 0x6D, +0xD4, 0x6E, 0x40, 0xEA, 0x4E, 0xF2, 0x4C, 0x99, +0x30, 0xF0, 0x20, 0x6C, 0xFF, 0x6E, 0x4F, 0xF5, +0x1C, 0x4C, 0x00, 0x6D, 0x01, 0x4E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0x01, 0x6B, 0x66, 0x6C, 0xA0, 0xF0, 0x68, 0xDA, +0xA0, 0xF0, 0x84, 0xDA, 0xA0, 0xF0, 0x8C, 0xDA, +0x01, 0x6A, 0x4B, 0xEA, 0x69, 0xF3, 0x88, 0xA0, +0x69, 0xF3, 0x49, 0xC0, 0x7D, 0x6A, 0x4B, 0xEA, +0x8C, 0xEA, 0x6D, 0xEA, 0x69, 0xF3, 0x48, 0xC0, +0x43, 0x67, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x69, 0xF3, 0x88, 0xA0, 0x01, 0x6B, +0x00, 0x6A, 0x8C, 0xEB, 0x24, 0x23, 0x10, 0xF0, +0x23, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x03, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0x69, 0xF3, 0x48, 0xC0, 0x00, 0x18, 0xCA, 0xD4, +0x04, 0xD2, 0x04, 0x94, 0x00, 0x18, 0xEB, 0xD4, +0x69, 0xF3, 0x68, 0xA0, 0x02, 0x6A, 0x42, 0xF1, +0x1C, 0x6C, 0x6D, 0xEA, 0x69, 0xF3, 0x48, 0xC0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x50, 0x9A, 0x6F, 0xF5, 0xC0, 0x9B, +0x01, 0x6D, 0x40, 0xEA, 0x01, 0x6A, 0x07, 0x97, +0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x69, 0xF3, 0xA8, 0xA3, 0x02, 0x6C, 0x00, 0x6A, +0xAC, 0xEC, 0x0C, 0x24, 0x10, 0xF0, 0x23, 0x6A, +0xCE, 0xF4, 0x4C, 0x9A, 0x00, 0x6C, 0x80, 0xC2, +0x03, 0x6A, 0x4B, 0xEA, 0xAC, 0xEA, 0x69, 0xF3, +0x48, 0xC3, 0x01, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0x00, 0x6A, 0x18, 0x6C, 0x98, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xAF, 0xF4, 0x18, 0x4B, 0x01, 0x4A, +0x0A, 0x72, 0x12, 0xEC, 0x71, 0xE4, 0xA0, 0xF0, +0xB4, 0xA4, 0x02, 0x6B, 0x6B, 0xEB, 0xAC, 0xEB, +0xA0, 0xF0, 0x74, 0xC4, 0xEE, 0x61, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF5, 0x50, 0xA2, +0x01, 0x6B, 0x4C, 0xEB, 0x00, 0x6A, 0x1C, 0x23, +0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF5, 0x1C, 0x4A, +0x00, 0x6B, 0xA0, 0x9A, 0x8E, 0xED, 0x0F, 0x2D, +0x18, 0x6E, 0xD8, 0xEB, 0x30, 0xF0, 0x20, 0x6D, +0xAF, 0xF4, 0x18, 0x4D, 0x12, 0xEE, 0xB9, 0xE6, +0xA0, 0xF0, 0xF4, 0xA6, 0x02, 0x6D, 0xAB, 0xED, +0xEC, 0xED, 0xA0, 0xF0, 0xB4, 0xC6, 0x01, 0x4B, +0x0A, 0x73, 0x18, 0x4A, 0xEA, 0x61, 0x01, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x5D, 0x67, 0x20, 0xF0, +0x78, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0x0A, 0xD4, +0x29, 0xF5, 0x90, 0xA2, 0x01, 0x6A, 0x00, 0xF6, +0xE0, 0x31, 0x8C, 0xEA, 0x0B, 0xD5, 0x0C, 0xD6, +0x00, 0xF6, 0x23, 0x31, 0x80, 0xF0, 0x0E, 0x22, +0x24, 0x23, 0x01, 0x73, 0x80, 0xF0, 0x0A, 0x61, +0x0A, 0x93, 0x80, 0xF0, 0x07, 0x23, 0x10, 0xF0, +0x23, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0xC3, 0xEA, +0x80, 0xF0, 0x00, 0x61, 0x7F, 0x71, 0x7E, 0x60, +0xFF, 0xF7, 0x1F, 0x51, 0x7B, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x4F, 0xF5, 0x1C, 0x9A, 0x1B, 0xEE, +0x01, 0x28, 0xE5, 0xE8, 0x10, 0xEA, 0x12, 0xE8, +0x02, 0x22, 0x01, 0x48, 0x04, 0x10, 0x03, 0x28, +0x01, 0x68, 0x50, 0x67, 0x1F, 0x10, 0x01, 0x6B, +0x20, 0x10, 0x0A, 0x95, 0x67, 0x25, 0x10, 0xF0, +0x23, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x0C, 0x96, +0xC3, 0xEA, 0x60, 0x61, 0x7F, 0x71, 0x5E, 0x60, +0xFF, 0xF7, 0x1F, 0x51, 0x5B, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x6F, 0xF5, 0x00, 0x9A, 0x1B, 0xEE, +0x01, 0x28, 0xE5, 0xE8, 0x10, 0xEA, 0x12, 0xE8, +0x02, 0x22, 0x01, 0x48, 0x05, 0x10, 0x04, 0x28, +0x01, 0x68, 0x00, 0x6A, 0x04, 0xD2, 0x02, 0x10, +0x00, 0x6B, 0x04, 0xD3, 0x0A, 0x94, 0x00, 0x18, +0x74, 0xD5, 0x00, 0x6C, 0xFF, 0x6E, 0xA4, 0x67, +0xCC, 0xED, 0x1D, 0x65, 0x18, 0x6D, 0xB8, 0xEC, +0x30, 0xF0, 0x20, 0x6B, 0xAF, 0xF4, 0x18, 0x4B, +0x01, 0x6D, 0x12, 0xEA, 0x69, 0xE2, 0xA0, 0xF0, +0x54, 0xA2, 0xAC, 0xEA, 0xCC, 0xEA, 0x2F, 0x2A, +0xD8, 0x67, 0x18, 0x6F, 0xF8, 0xEE, 0x04, 0x96, +0xC4, 0x36, 0x04, 0xD6, 0x03, 0x6E, 0xCB, 0xEE, +0x12, 0xEC, 0x71, 0xE4, 0xA0, 0xF0, 0xF4, 0xA4, +0xEC, 0xEE, 0x04, 0x97, 0xED, 0xEE, 0xA0, 0xF0, +0xD4, 0xC4, 0x0A, 0x96, 0xC0, 0xF0, 0xC4, 0xDC, +0x0B, 0x97, 0xC0, 0xF0, 0xE8, 0xDC, 0x0C, 0x96, +0x18, 0x6F, 0xA0, 0xF0, 0xD8, 0xDC, 0xD8, 0x67, +0x01, 0x4E, 0xF8, 0xEE, 0x12, 0xEE, 0xCD, 0xE3, +0xA0, 0xF0, 0x48, 0xDB, 0xA0, 0xF0, 0x04, 0xDB, +0xA0, 0xF0, 0x56, 0xC4, 0xA0, 0xF0, 0x54, 0xA4, +0xA0, 0xF0, 0x37, 0xC4, 0x4D, 0xED, 0xA0, 0xF0, +0xB4, 0xC4, 0x01, 0x6A, 0x04, 0x10, 0x01, 0x4C, +0x0A, 0x74, 0xBC, 0x61, 0x00, 0x6A, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x06, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF5, +0x18, 0x4A, 0x00, 0x6C, 0x2C, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6F, 0xF5, 0x18, 0x4A, 0x00, 0x6B, +0x18, 0x6D, 0xB8, 0xEB, 0x30, 0xF0, 0x20, 0x6C, +0xAF, 0xF4, 0x18, 0x4C, 0x12, 0xED, 0x91, 0xE5, +0xA0, 0xF0, 0xD4, 0xA4, 0x01, 0x6D, 0xAC, 0xEE, +0x08, 0x26, 0xA0, 0xF0, 0x94, 0xA4, 0x86, 0x34, +0xAC, 0xEC, 0x03, 0x24, 0x80, 0x9A, 0x01, 0x4C, +0x80, 0xDA, 0x01, 0x4B, 0x0A, 0x73, 0x18, 0x4A, +0xE7, 0x61, 0x00, 0x18, 0xCA, 0xD4, 0x04, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, 0x4F, 0xF5, +0x5C, 0x9A, 0x6E, 0xEA, 0x54, 0x22, 0x04, 0x94, +0x00, 0x18, 0xEB, 0xD4, 0x50, 0x10, 0x18, 0x6D, +0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, 0xAF, 0xF4, +0x18, 0x4B, 0x12, 0xED, 0x6D, 0xE5, 0xA0, 0xF0, +0xD4, 0xA3, 0x01, 0x6D, 0xAC, 0xEE, 0x0A, 0x26, +0xA0, 0xF0, 0x74, 0xA3, 0x66, 0x33, 0xAC, 0xEB, +0xFF, 0x6D, 0xAC, 0xEB, 0x03, 0x2B, 0x60, 0x9A, +0x01, 0x4B, 0x60, 0xDA, 0x01, 0x4C, 0x0A, 0x74, +0x18, 0x4A, 0xE5, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x29, 0xF5, 0x51, 0xA2, 0xFF, 0x72, 0x2F, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0xA0, 0xF0, 0x70, 0x9A, 0x01, 0x4B, 0xA0, 0xF0, +0x70, 0xDA, 0x7C, 0x4A, 0x4C, 0x9A, 0x4E, 0xEB, +0x22, 0x2B, 0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF5, +0x18, 0x4A, 0x18, 0x6D, 0xB8, 0xEB, 0x30, 0xF0, +0x20, 0x6C, 0xAF, 0xF4, 0x18, 0x4C, 0x12, 0xED, +0x91, 0xE5, 0xA0, 0xF0, 0xD4, 0xA4, 0x01, 0x6D, +0xAC, 0xEE, 0x08, 0x26, 0xA0, 0xF0, 0x94, 0xA4, +0x86, 0x34, 0xAC, 0xEC, 0x03, 0x24, 0x80, 0x9A, +0x01, 0x4C, 0x80, 0xDA, 0x01, 0x4B, 0x0A, 0x73, +0x18, 0x4A, 0xE7, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x78, 0x67, 0x6F, 0xF5, 0x68, 0xDA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0x02, 0xF0, 0x00, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x07, 0x97, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x23, 0x6B, +0xEE, 0xF1, 0x78, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x8B, 0xF0, 0x1D, 0x4A, 0x30, 0xF0, 0x20, 0x68, +0x40, 0xDB, 0x6F, 0xF5, 0x0E, 0x48, 0x00, 0x69, +0x18, 0x6A, 0x58, 0xE9, 0x30, 0xF0, 0x20, 0x6B, +0xAF, 0xF4, 0x18, 0x4B, 0x12, 0xEA, 0x69, 0xE2, +0xA0, 0xF0, 0x94, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, +0x27, 0x23, 0x00, 0xF0, 0x8A, 0x98, 0x00, 0xF0, +0x66, 0x98, 0x63, 0xEC, 0x21, 0x61, 0x61, 0x80, +0x81, 0x43, 0x04, 0xD4, 0x07, 0x2C, 0x00, 0xF0, +0x4E, 0x98, 0x00, 0xF0, 0x92, 0x98, 0x40, 0xEA, +0x04, 0x92, 0x14, 0x10, 0x80, 0xA0, 0x01, 0x4C, +0x80, 0xC0, 0x80, 0xA0, 0x82, 0xEB, 0x08, 0x60, +0xA0, 0xF0, 0x94, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xA0, 0xF0, 0x74, 0xC2, 0x08, 0x10, +0x00, 0xF0, 0x4E, 0x98, 0x00, 0xF0, 0x92, 0x98, +0x40, 0xEA, 0x00, 0x6A, 0x00, 0xF0, 0x4A, 0xD8, +0x01, 0x49, 0x0A, 0x71, 0x18, 0x48, 0xC8, 0x61, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xE0, 0x63, 0x3F, 0x62, +0xFF, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, 0xBD, 0x67, +0x56, 0xC5, 0x01, 0x6B, 0x42, 0x32, 0x57, 0xC5, +0x6B, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0x70, 0xC5, +0xAE, 0xF2, 0x5C, 0x9A, 0x03, 0x6B, 0x72, 0xC5, +0x04, 0x6B, 0x94, 0xC5, 0x73, 0xC5, 0x04, 0x04, +0x40, 0xEA, 0x3F, 0x97, 0x20, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA7, 0x44, 0x30, 0xF0, +0x20, 0x6C, 0x01, 0x4D, 0xAC, 0xF0, 0x08, 0x4C, +0x14, 0x6E, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x24, 0x67, 0x00, 0x18, +0x5C, 0xD6, 0x47, 0xA1, 0x66, 0xA1, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x40, 0x32, +0xEB, 0xF6, 0x80, 0xA0, 0x69, 0xE2, 0x01, 0x69, +0xEB, 0xF6, 0x52, 0xC8, 0x51, 0x67, 0x8C, 0xEA, +0xFF, 0x6B, 0x1C, 0x2A, 0xEB, 0xF6, 0xB4, 0xA0, +0xFE, 0x4A, 0xAC, 0xEA, 0xEB, 0xF6, 0x54, 0xC0, +0x02, 0x6A, 0x8C, 0xEA, 0x6C, 0xEA, 0x51, 0x22, +0xEB, 0xF6, 0x43, 0xA0, 0x0F, 0x6D, 0xEB, 0xF6, +0x84, 0xA0, 0x4C, 0xED, 0x52, 0x36, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, 0x6C, 0xED, +0x6C, 0xEE, 0x40, 0xEA, 0x01, 0x72, 0x0D, 0x6A, +0x41, 0x61, 0x3F, 0x10, 0xEB, 0xF6, 0x74, 0xA0, +0xEB, 0xF6, 0xF0, 0xA8, 0x02, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x00, 0xF1, 0x01, 0x5F, 0xEB, 0xF6, +0x54, 0xC0, 0x0C, 0x6A, 0x33, 0x60, 0x00, 0x6A, +0xEB, 0xF6, 0x55, 0xC0, 0xEB, 0xF6, 0x56, 0xC0, +0x00, 0x6A, 0xEB, 0xF6, 0x58, 0xC8, 0xEB, 0xF6, +0x5A, 0xC8, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF4, +0x44, 0x9A, 0xEB, 0xF6, 0xC1, 0xA0, 0x10, 0xF0, +0x23, 0x6D, 0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, +0xCE, 0xF4, 0xB4, 0x9D, 0x6C, 0xEA, 0xD9, 0xE2, +0xDC, 0x36, 0x00, 0x6A, 0xB5, 0xE6, 0x10, 0xF0, +0x23, 0x6E, 0x04, 0xD2, 0x05, 0xD2, 0x8E, 0xF2, +0xCC, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9A, 0xCC, 0xF0, +0x0E, 0x4B, 0x00, 0x6C, 0xD9, 0xE3, 0x40, 0xEA, +0xEB, 0xF6, 0x54, 0xA0, 0x4D, 0xE9, 0xEB, 0xF6, +0x34, 0xC0, 0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xEB, 0xF6, +0xB8, 0xA8, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x50, 0x9A, 0xCC, 0xF0, +0x0E, 0x4B, 0x30, 0xF0, 0x20, 0x6C, 0xB5, 0xE3, +0xCC, 0xF0, 0x08, 0x4C, 0x04, 0x6E, 0x40, 0xEA, +0x0B, 0xF7, 0x63, 0xA0, 0x80, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x05, 0x2A, +0xEB, 0xF6, 0x58, 0xA8, 0x04, 0x4A, 0xEB, 0xF6, +0x58, 0xC8, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x0B, 0xF7, 0x61, 0xA0, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, 0x0B, 0xF7, +0x80, 0xA0, 0x0F, 0x6D, 0x6C, 0xED, 0x72, 0x36, +0x40, 0xEA, 0x0E, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x54, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, +0x74, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xEB, 0xF6, 0x54, 0xC0, 0x01, 0x6C, 0x56, 0x10, +0x0B, 0xF7, 0x63, 0xA0, 0x7F, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x18, 0x22, 0x01, 0x72, +0x45, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, +0x4C, 0x9A, 0x00, 0x6C, 0x40, 0xEA, 0x49, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF3, 0x50, 0x9A, +0xCB, 0xF6, 0x9D, 0xA0, 0x00, 0x6D, 0x40, 0xEA, +0x06, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, +0x54, 0x9A, 0x40, 0xEA, 0x3A, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, +0x75, 0xA2, 0x0B, 0xF7, 0x82, 0xA2, 0x01, 0x4B, +0xEB, 0xF6, 0x75, 0xC2, 0xEB, 0xF6, 0x7A, 0xAA, +0x6D, 0xE4, 0xEB, 0xF6, 0x7A, 0xCA, 0xEB, 0xF6, +0x95, 0xA2, 0xEB, 0xF6, 0x62, 0xA2, 0x8E, 0xEB, +0x09, 0x2B, 0x10, 0xF0, 0x23, 0x6C, 0x0B, 0xF7, +0xC2, 0xA2, 0x0B, 0xF4, 0x09, 0x4C, 0x04, 0xD3, +0x00, 0x6D, 0x09, 0x10, 0x0B, 0xF7, 0xC2, 0xA2, +0x10, 0xF0, 0x23, 0x6C, 0x00, 0x6A, 0x04, 0xD2, +0xEB, 0xF3, 0x0D, 0x4C, 0xA2, 0x67, 0x64, 0x6A, +0x58, 0xEE, 0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, +0x87, 0xD5, 0x1B, 0x10, 0xEB, 0xF6, 0x74, 0xA0, +0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xEB, 0xF6, +0x54, 0xC0, 0x02, 0x6C, 0xEB, 0xF6, 0xB2, 0xA8, +0x0E, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xEB, 0xF6, 0x94, 0xA2, 0x02, 0x6B, +0x6B, 0xEB, 0xEB, 0xF6, 0xB2, 0xAA, 0x8C, 0xEB, +0xEB, 0xF6, 0x74, 0xC2, 0x03, 0x6C, 0x00, 0x18, +0x4F, 0xD6, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAC, 0xF0, 0x7C, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0xA2, 0xD6, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, 0x08, 0x49, +0xEB, 0xF6, 0x94, 0xA1, 0x01, 0x6A, 0xFF, 0x6B, +0x8C, 0xEA, 0x00, 0xF1, 0x0C, 0x22, 0xEB, 0xF6, +0xA0, 0xA1, 0x03, 0x6E, 0xAE, 0x32, 0xCC, 0xEA, +0x6C, 0xEA, 0x02, 0x72, 0x7E, 0x60, 0x06, 0x67, +0x4E, 0xE8, 0xE0, 0xF0, 0x02, 0x20, 0x01, 0x72, +0x25, 0x60, 0x02, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0xEB, 0xF6, 0x54, 0xC1, 0x02, 0x6A, 0xAC, 0xEA, +0x6C, 0xEA, 0x11, 0x22, 0xEB, 0xF6, 0x43, 0xA1, +0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, +0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, +0x01, 0x72, 0x01, 0x6C, 0x01, 0x61, 0x00, 0x6C, +0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x18, 0x4F, 0xD6, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0xD9, 0x10, 0x02, 0x6A, 0xAC, 0xEA, +0x6C, 0xEA, 0x11, 0x22, 0xEB, 0xF6, 0x43, 0xA1, +0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, +0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, +0x01, 0x72, 0xA0, 0xF0, 0x14, 0x61, 0xEB, 0xF6, +0xB2, 0xA9, 0x00, 0x6C, 0x00, 0x18, 0x4F, 0xD6, +0x30, 0xF0, 0x20, 0x6A, 0xAC, 0xF0, 0x4D, 0xA2, +0x5A, 0x33, 0x02, 0x73, 0x0D, 0x60, 0x03, 0x73, +0x0F, 0x60, 0x01, 0x73, 0x05, 0x60, 0x3F, 0x6E, +0x4C, 0xEE, 0xFF, 0x6A, 0x4C, 0xEE, 0x0E, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0x0A, 0x6E, 0x08, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0x64, 0x6E, 0x04, 0x10, +0x3F, 0x6B, 0x4C, 0xEB, 0xE0, 0xF3, 0x08, 0x6E, +0xD8, 0xEB, 0x12, 0xEE, 0x0A, 0x6A, 0x58, 0xEE, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xEB, 0xF6, 0x7A, 0xAA, 0x10, 0xF0, 0x23, 0x6C, +0xEB, 0xF3, 0x0D, 0x4C, 0x12, 0xEE, 0x7B, 0xE6, +0x00, 0x6B, 0xEB, 0xF6, 0x75, 0xC2, 0x00, 0x6B, +0xEB, 0xF6, 0x7A, 0xCA, 0xEB, 0xF6, 0x78, 0xCA, +0x00, 0x6A, 0x04, 0xD2, 0xA2, 0x67, 0x64, 0x6A, +0x62, 0x10, 0x02, 0x6A, 0xAC, 0xEA, 0x6C, 0xEA, +0x10, 0x22, 0xEB, 0xF6, 0x43, 0xA1, 0x0F, 0x6D, +0xEB, 0xF6, 0x84, 0xA1, 0x4C, 0xED, 0x52, 0x36, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x54, 0x9A, +0x6C, 0xED, 0x6C, 0xEE, 0x40, 0xEA, 0x01, 0x72, +0x62, 0x61, 0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, +0x00, 0x18, 0x4F, 0xD6, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, 0x87, 0xA2, +0xEB, 0xF6, 0x76, 0xA2, 0xFF, 0x4C, 0x6E, 0xEC, +0x03, 0x2C, 0xEB, 0xF6, 0x66, 0xA2, 0x05, 0x10, +0x01, 0x4B, 0xEB, 0xF6, 0x76, 0xC2, 0xEB, 0xF6, +0x65, 0xA2, 0x7A, 0x32, 0x02, 0x72, 0x0D, 0x60, +0x03, 0x72, 0x0F, 0x60, 0x01, 0x72, 0x05, 0x60, +0x3F, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x0E, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0x0A, 0x6B, +0x08, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0x64, 0x6B, +0x04, 0x10, 0x3F, 0x6A, 0x6C, 0xEA, 0xE0, 0xF3, +0x08, 0x6B, 0x78, 0xEA, 0x12, 0xEA, 0x0A, 0x6B, +0x78, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xCC, 0xF0, +0x62, 0xAB, 0x00, 0x6C, 0x64, 0x6E, 0x12, 0xEA, +0x6B, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0xEB, 0xF6, 0x95, 0xC3, 0x00, 0x6C, +0xEB, 0xF6, 0x9A, 0xCB, 0xEB, 0xF6, 0x98, 0xCB, +0x00, 0x6B, 0x10, 0xF0, 0x23, 0x6C, 0x04, 0xD3, +0xEB, 0xF3, 0x0D, 0x4C, 0xA3, 0x67, 0xD8, 0xEA, +0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, 0x87, 0xD5, +0x1E, 0x10, 0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, +0x00, 0x18, 0x4F, 0xD6, 0xEB, 0xF6, 0x15, 0xC1, +0xEB, 0xF6, 0x1A, 0xC9, 0xEB, 0xF6, 0x18, 0xC9, +0x00, 0x18, 0xFB, 0xD6, 0x10, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, +0x94, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, 0xEB, 0xF6, +0xB2, 0xAA, 0x8C, 0xEB, 0xEB, 0xF6, 0x74, 0xC2, +0x01, 0x6C, 0x00, 0x18, 0x4F, 0xD6, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x04, 0x67, 0x25, 0x67, 0x4C, 0xEE, +0x4C, 0xE8, 0x4C, 0xE9, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x4C, 0x9A, 0x04, 0xD6, 0x90, 0x67, +0xB1, 0x67, 0x40, 0xEA, 0x90, 0x67, 0x80, 0x18, +0x87, 0x0A, 0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF6, +0x63, 0xA2, 0x00, 0x6A, 0x09, 0x2B, 0x04, 0x97, +0x30, 0xF0, 0x20, 0x6C, 0x25, 0xF6, 0x08, 0x4C, +0xB0, 0x67, 0xD1, 0x67, 0x80, 0x18, 0x10, 0x0A, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6D, 0x8C, 0xED, 0x18, 0x4D, 0x01, 0x6A, +0x44, 0xED, 0x00, 0x6C, 0xA2, 0x67, 0x00, 0x18, +0x23, 0xD0, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xDE, 0x63, 0x43, 0x62, 0x42, 0xD1, 0x41, 0xD0, +0x01, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x54, 0xC3, +0x0F, 0x6A, 0x56, 0xC3, 0x10, 0x6A, 0x57, 0xC3, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF3, 0x58, 0x9A, +0xFF, 0x69, 0x8C, 0xE9, 0x30, 0x31, 0x49, 0xE1, +0x40, 0x9A, 0x30, 0xF0, 0x20, 0x68, 0x06, 0x04, +0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, 0x04, 0x05, +0x04, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF5, 0x44, 0x9A, 0x07, 0x04, 0x04, 0x05, +0x49, 0xE1, 0x40, 0x9A, 0x04, 0x6E, 0x04, 0xD2, +0x4E, 0xF2, 0x50, 0x98, 0x40, 0xEA, 0x10, 0xF0, +0x23, 0x6A, 0x0E, 0xF5, 0x48, 0x9A, 0x08, 0x04, +0x04, 0x05, 0x49, 0xE1, 0x40, 0x9A, 0x04, 0x6E, +0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, 0x40, 0xEA, +0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF5, 0x4C, 0x9A, +0x09, 0x04, 0x04, 0x05, 0x45, 0xE1, 0x40, 0x99, +0x04, 0x6E, 0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x05, 0x04, 0x40, 0xEA, 0x43, 0x97, +0x42, 0x91, 0x41, 0x90, 0x22, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x23, 0x6A, 0x10, 0xF0, 0x23, 0x6B, +0x0E, 0xF5, 0x50, 0x9A, 0x0E, 0xF5, 0x74, 0x9B, +0x00, 0xA2, 0x20, 0xA3, 0xFF, 0x6A, 0x4C, 0xE8, +0x4C, 0xE9, 0x2A, 0xE8, 0x43, 0x60, 0x10, 0xF0, +0x23, 0x6A, 0xEE, 0xF3, 0x58, 0x9A, 0x10, 0x33, +0x49, 0xE3, 0x40, 0xA2, 0xFF, 0x6B, 0x6C, 0xEA, +0x56, 0x32, 0x6C, 0xEA, 0x07, 0x5A, 0x2C, 0x60, +0x10, 0xF0, 0x23, 0x6B, 0x48, 0x32, 0xCE, 0xF1, +0x1C, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF6, 0x43, 0xA2, +0x1F, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x54, 0x9A, 0x18, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x5C, 0x9A, 0x13, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x40, 0x9A, 0x0E, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x44, 0x9A, +0x09, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x48, 0x9A, 0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x4C, 0x9A, 0x90, 0x67, 0x40, 0xEA, +0x01, 0x48, 0x7F, 0x6A, 0x4C, 0xE8, 0x0A, 0xE9, +0xC2, 0x61, 0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF5, +0x50, 0x9A, 0x20, 0xC2, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF5, 0x78, 0x9A, +0x02, 0x6C, 0x00, 0xF4, 0x00, 0x6D, 0x40, 0x9B, +0x30, 0xF0, 0x20, 0x69, 0x8D, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF4, 0x7C, 0x9A, +0xFF, 0xF7, 0x1F, 0x6C, 0x40, 0xAB, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xCB, 0x10, 0xF0, +0x23, 0x6A, 0x0E, 0xF5, 0x1C, 0x9A, 0x10, 0xF0, +0x23, 0x6B, 0x2E, 0xF5, 0x00, 0x4B, 0x40, 0x98, +0x60, 0x9B, 0x0A, 0x6C, 0x6C, 0xEA, 0x10, 0xF0, +0x23, 0x6B, 0xAE, 0xF2, 0x78, 0x9B, 0x6D, 0xEA, +0x40, 0xD8, 0xCE, 0xF4, 0x5C, 0x99, 0x40, 0xEA, +0x40, 0x98, 0xDF, 0xF7, 0x01, 0x6B, 0x6B, 0xEB, +0x6C, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF5, +0x64, 0x9B, 0x0A, 0x6C, 0x6D, 0xEA, 0x40, 0xD8, +0xCE, 0xF4, 0x5C, 0x99, 0x40, 0xEA, 0x10, 0xF0, +0x23, 0x6C, 0x2E, 0xF5, 0x00, 0x4C, 0x40, 0x98, +0x80, 0x9C, 0x8C, 0xEA, 0x40, 0xD8, 0xCE, 0xF4, +0x5C, 0x99, 0x0A, 0x6C, 0x40, 0xEA, 0x40, 0x98, +0x1D, 0xF0, 0x01, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF5, 0x68, 0x9B, +0x0A, 0x6C, 0x6D, 0xEA, 0x40, 0xD8, 0xCE, 0xF4, +0x5C, 0x99, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF5, 0x5C, 0x9A, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x80, 0xA2, 0xEB, 0xF6, 0xD4, 0xA3, 0xEB, 0xF6, +0x9C, 0xC3, 0xA0, 0xAA, 0x01, 0xF0, 0x00, 0x6C, +0xAC, 0xEC, 0x83, 0x35, 0x03, 0x6C, 0xAE, 0x35, +0x8B, 0xEC, 0xA4, 0x35, 0xCC, 0xEC, 0xAD, 0xEC, +0xEB, 0xF6, 0x94, 0xC3, 0x10, 0xF0, 0x23, 0x6C, +0x4E, 0xF5, 0x80, 0x9C, 0xA0, 0xAC, 0xEB, 0xF6, +0xBE, 0xCB, 0xA0, 0xAA, 0xBF, 0xF7, 0x1F, 0x6B, +0xAC, 0xEB, 0x60, 0xCA, 0xA0, 0xAA, 0x7F, 0xF7, +0x1F, 0x6B, 0xAC, 0xEB, 0x60, 0xCA, 0xC0, 0xAA, +0xFE, 0xF7, 0x1F, 0x6B, 0xFF, 0xF7, 0x1F, 0x6D, +0xCC, 0xEB, 0x60, 0xCA, 0x40, 0xAC, 0xFF, 0x6B, +0x21, 0x4B, 0xAC, 0xEA, 0x6D, 0xEA, 0xAC, 0xEA, +0x40, 0xCC, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, 0x23, 0x6B, +0xEB, 0xF6, 0x9C, 0xA2, 0x2E, 0xF5, 0x7C, 0x9B, +0x01, 0x6E, 0x80, 0xC3, 0x10, 0xF0, 0x23, 0x6C, +0xEB, 0xF6, 0xBE, 0xAA, 0x4E, 0xF5, 0x80, 0x9C, +0xA0, 0xCC, 0xEB, 0xF6, 0x54, 0xA2, 0x80, 0xAB, +0xFF, 0xF7, 0x1F, 0x6D, 0x46, 0x32, 0xCC, 0xEA, +0xAC, 0xEC, 0x40, 0x32, 0xFE, 0xF7, 0x1E, 0x4E, +0x4C, 0x32, 0xCC, 0xEC, 0x8D, 0xEA, 0xAC, 0xEA, +0x40, 0xCB, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF4, +0x64, 0x9B, 0xE9, 0xA4, 0x48, 0xA4, 0xA0, 0xAB, +0xE0, 0x37, 0x5D, 0xE7, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xEF, 0x4C, 0xED, 0x4A, 0xA4, 0xCB, 0xA4, +0x02, 0x5A, 0x04, 0x61, 0x02, 0x72, 0x0B, 0x6A, +0x30, 0x61, 0x0C, 0x10, 0x00, 0xF1, 0x01, 0x5F, +0x2B, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAB, 0xF6, 0x03, 0x4B, 0x2B, 0xF6, +0xE1, 0xC2, 0x0B, 0x10, 0x00, 0xF1, 0x01, 0x5F, +0x1F, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAB, 0xF7, 0x03, 0x4B, 0x2B, 0xF6, +0xE2, 0xC2, 0xB5, 0xE6, 0x10, 0xF0, 0x23, 0x6E, +0x00, 0x6A, 0x4E, 0xF5, 0x04, 0x9E, 0x10, 0xF0, +0x23, 0x6E, 0x04, 0xD2, 0x05, 0xD2, 0x8E, 0xF2, +0xCC, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xBC, 0x35, 0x00, 0x6C, 0x15, 0xE5, +0xD9, 0xE3, 0x40, 0xEA, 0x00, 0x6A, 0x01, 0x10, +0x0A, 0x6A, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x01, 0x2A, 0x01, 0x6A, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0xCB, 0xF6, 0xDD, 0xA4, 0x38, 0x26, 0x8D, 0xE2, +0x4B, 0xF4, 0x78, 0xA3, 0x34, 0x23, 0x10, 0xF0, +0x23, 0x6B, 0x6E, 0xF4, 0x64, 0x9B, 0xFF, 0xF7, +0x1F, 0x6D, 0x01, 0x72, 0x60, 0xAB, 0x6C, 0xED, +0x03, 0x60, 0x02, 0x72, 0x08, 0x60, 0x27, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xAB, 0xF6, 0x03, 0x4B, +0x4B, 0xF4, 0xF9, 0xA4, 0x06, 0x10, 0x4B, 0xF4, +0xFA, 0xA4, 0x30, 0xF0, 0x20, 0x6B, 0xAB, 0xF7, +0x03, 0x4B, 0xE1, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, +0x10, 0xF0, 0x23, 0x6D, 0x8E, 0xF2, 0xAC, 0x9D, +0xD9, 0xE2, 0x00, 0x6A, 0xB5, 0xE3, 0x10, 0xF0, +0x23, 0x6B, 0x04, 0xD2, 0x05, 0xD2, 0x4E, 0xF5, +0x64, 0x9B, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xDC, 0x36, 0x00, 0x6C, 0x79, 0xE6, +0x40, 0xEA, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x69, 0xA2, 0xFF, 0x6C, 0xFF, 0x4B, +0x8C, 0xEB, 0xFE, 0x5B, 0x7D, 0x60, 0xC1, 0xF7, +0x69, 0xA2, 0x20, 0x6C, 0x6E, 0xEC, 0x02, 0x2C, +0x04, 0x6B, 0x4E, 0x10, 0xC2, 0x6C, 0x6E, 0xEC, +0x11, 0x2C, 0x02, 0x6B, 0xC1, 0xF7, 0x6C, 0xC2, +0xC1, 0xF7, 0xAB, 0xA2, 0x08, 0x6B, 0xC1, 0xF7, +0x74, 0xC2, 0x01, 0x6B, 0xC1, 0xF7, 0x6D, 0xC2, +0x01, 0x6B, 0x64, 0xED, 0xC1, 0xF7, 0x70, 0xDA, +0x6C, 0x33, 0x47, 0x10, 0xEF, 0x73, 0x34, 0x61, +0x03, 0x6B, 0xC1, 0xF7, 0x6C, 0xC2, 0xC1, 0xF7, +0x6A, 0xA2, 0x0F, 0x6D, 0x01, 0x6C, 0xAC, 0xEB, +0x01, 0x73, 0xC1, 0xF7, 0x94, 0xC2, 0x0B, 0x61, +0xC1, 0xF7, 0x8B, 0xA2, 0x02, 0x6B, 0xC1, 0xF7, +0x6D, 0xC2, 0x01, 0x6B, 0x64, 0xEC, 0xC1, 0xF7, +0x70, 0xDA, 0x64, 0x33, 0x08, 0x10, 0xC1, 0xF7, +0x8D, 0xC2, 0xC1, 0xF7, 0x8B, 0xA2, 0x01, 0x6B, +0x64, 0xEC, 0xC1, 0xF7, 0x70, 0xDA, 0xC1, 0xF7, +0x78, 0xDA, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF2, +0x78, 0x9B, 0xC1, 0xF7, 0x90, 0x9A, 0x83, 0xEB, +0x01, 0x6B, 0x01, 0x61, 0x00, 0x6B, 0xC1, 0xF7, +0x7C, 0xC2, 0xC1, 0xF7, 0x7D, 0xC2, 0x20, 0xE8, +0x1C, 0x6C, 0x6E, 0xEC, 0x15, 0x2C, 0x05, 0x6B, +0xC1, 0xF7, 0xAB, 0xA2, 0xC1, 0xF7, 0x6C, 0xC2, +0x01, 0x6B, 0xC1, 0xF7, 0x74, 0xC2, 0xC1, 0xF7, +0x6D, 0xC2, 0x01, 0x6B, 0x64, 0xED, 0xC1, 0xF7, +0x70, 0xDA, 0xC1, 0xF7, 0x78, 0xDA, 0xC1, 0xF7, +0x9C, 0xC2, 0xC1, 0xF7, 0x9D, 0xC2, 0x20, 0xE8, +0xC1, 0xF7, 0x8B, 0xA2, 0x01, 0x6B, 0xC1, 0xF7, +0x6C, 0xC2, 0xC1, 0xF7, 0x74, 0xC2, 0xC1, 0xF7, +0x6D, 0xC2, 0x01, 0x6B, 0x64, 0xEC, 0xC1, 0xF7, +0x70, 0xDA, 0xC1, 0xF7, 0x78, 0xDA, 0x00, 0x6B, +0xC1, 0xF7, 0x7C, 0xC2, 0xC1, 0xF7, 0x7D, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF5, +0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, 0x2E, 0xF3, +0x8C, 0x9C, 0x40, 0x9B, 0x00, 0x6D, 0x10, 0xF0, +0x23, 0x6F, 0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0x4E, 0xF5, 0x8C, 0x9A, 0x10, 0xF0, +0x23, 0x6B, 0x4E, 0xF5, 0x70, 0x9B, 0x00, 0x6A, +0x40, 0xC4, 0x01, 0x6A, 0x40, 0xC3, 0x10, 0xF0, +0x23, 0x6B, 0x4E, 0xF5, 0x74, 0x9B, 0xEE, 0xF2, +0xE4, 0x9F, 0x10, 0xF0, 0x30, 0x68, 0x40, 0xC3, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF5, 0x78, 0x9B, +0xC1, 0xF7, 0x08, 0x48, 0xA0, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x4E, 0xF5, 0xDC, 0x9B, 0x60, 0x9E, +0xED, 0xEB, 0x60, 0xDE, 0x10, 0xF0, 0x23, 0x6B, +0x6E, 0xF5, 0x60, 0x9B, 0x18, 0x6E, 0xA0, 0xC3, +0x40, 0xC4, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x4C, 0x9A, 0x90, 0x67, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x50, 0x9A, 0x81, 0x40, +0x40, 0xEA, 0x01, 0x72, 0x21, 0x61, 0x00, 0x18, +0xAE, 0xD8, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0x10, 0xF0, 0x23, 0x6B, 0xC1, 0xF7, +0x90, 0x9A, 0x2E, 0xF2, 0x78, 0x9B, 0x83, 0xEB, +0x09, 0x60, 0xC1, 0xF7, 0x7D, 0xA2, 0x06, 0x2B, +0xC1, 0xF7, 0x6D, 0xA2, 0x00, 0xF6, 0x60, 0x33, +0xC1, 0xF7, 0x78, 0xDA, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x88, 0xA2, +0x01, 0x6B, 0x8D, 0xEB, 0xC1, 0xF7, 0x68, 0xC2, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0x10, 0xF0, 0x23, 0x6B, 0xFF, 0x6A, 0x8C, 0xEA, +0x4E, 0xF5, 0x8C, 0x9B, 0x10, 0xF0, 0x23, 0x6B, +0x6E, 0xF5, 0xC4, 0x9B, 0x00, 0x6D, 0xA0, 0xC4, +0x60, 0x9E, 0x00, 0xF3, 0x01, 0x6F, 0xEB, 0xEF, +0xEC, 0xEB, 0x60, 0xDE, 0x10, 0xF0, 0x23, 0x6E, +0x6E, 0xF5, 0xC8, 0x9E, 0x01, 0x6B, 0x60, 0xC6, +0x10, 0xF0, 0x23, 0x6E, 0x6E, 0xF5, 0xCC, 0x9E, +0xA0, 0xC6, 0x10, 0xF0, 0x23, 0x6D, 0x6E, 0xF5, +0xB0, 0x9D, 0x40, 0xC5, 0x60, 0xC4, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF5, 0xAC, 0x9B, +0x00, 0x6B, 0xFF, 0x6A, 0x60, 0xC5, 0x10, 0xF0, +0x23, 0x6B, 0x8C, 0xEA, 0x6E, 0xF5, 0x84, 0x9B, +0x00, 0xF3, 0x00, 0x6E, 0x10, 0xF0, 0x23, 0x6F, +0x60, 0x9C, 0x6E, 0xF5, 0xF8, 0x9F, 0xCD, 0xEB, +0x60, 0xDC, 0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF5, +0x88, 0x9C, 0x01, 0x6B, 0x60, 0xC4, 0x10, 0xF0, +0x23, 0x6C, 0x6E, 0xF5, 0x94, 0x9C, 0x60, 0xC4, +0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF5, 0x8C, 0x9C, +0x60, 0xC4, 0x10, 0xF0, 0x23, 0x6C, 0x4E, 0xF5, +0xDC, 0x9C, 0x80, 0x9E, 0xEC, 0xEC, 0x80, 0xDE, +0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF5, 0x90, 0x9C, +0x40, 0xC4, 0x60, 0xC5, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF5, 0x5C, 0x9A, 0x60, 0xA2, 0x01, 0x6A, +0x6C, 0xEA, 0xF8, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF5, 0x50, 0x9A, 0xFF, 0x6B, 0x40, 0xA2, +0x6C, 0xEA, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x05, 0x6C, 0x00, 0x18, 0x3C, 0xD9, 0x01, 0x6B, +0x4C, 0xEB, 0xFA, 0x2B, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x06, 0x6C, 0x00, 0x18, 0x2A, 0xD9, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF5, 0x5C, 0x9A, 0x60, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0xF8, 0x2A, 0x00, 0x18, +0x5D, 0xD9, 0x05, 0x97, 0x01, 0x6A, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF5, 0xAC, 0x9A, 0x00, 0x6A, 0x00, 0xF3, +0x00, 0x6E, 0x40, 0xC5, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF5, 0x64, 0x9A, 0x10, 0xF0, 0x23, 0x6F, +0x6E, 0xF5, 0xF8, 0x9F, 0x40, 0x9B, 0xCD, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF5, +0x68, 0x9B, 0x01, 0x6A, 0x03, 0x6E, 0x40, 0xC3, +0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF5, 0x74, 0x9B, +0xC0, 0xC3, 0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF5, +0x6C, 0x9B, 0x40, 0xC3, 0x10, 0xF0, 0x23, 0x6B, +0x4E, 0xF5, 0xDC, 0x9B, 0x60, 0x9E, 0xEC, 0xEB, +0x60, 0xDE, 0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF5, +0x70, 0x9B, 0x61, 0x6E, 0xCB, 0xEE, 0xC0, 0xC3, +0x40, 0xC5, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, +0x5C, 0x9A, 0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, +0xF8, 0x2A, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, +0x50, 0x9A, 0x60, 0xA2, 0x60, 0xC4, 0x60, 0xA2, +0x61, 0xC4, 0x40, 0xA2, 0x42, 0xC4, 0x01, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0x8E, 0xF5, 0x48, 0x98, 0x24, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, 0x44, 0x9A, +0x02, 0x6C, 0x40, 0xEA, 0x8E, 0xF5, 0x48, 0x98, +0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF5, +0xAC, 0x9A, 0x00, 0x6A, 0x00, 0xF3, 0x01, 0x6C, +0x40, 0xC5, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, +0x64, 0x9A, 0x8B, 0xEC, 0x01, 0x6E, 0x40, 0x9B, +0x22, 0x37, 0x8C, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF5, 0x48, 0x9A, 0x03, 0x6B, +0xE2, 0x34, 0xC0, 0xC2, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF5, 0x4C, 0x9A, 0x60, 0xC2, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF5, 0x50, 0x9A, 0x52, 0x6B, +0x60, 0xC2, 0xFF, 0x6B, 0x6C, 0xEC, 0x6C, 0xEF, +0x6C, 0xE9, 0x80, 0xC2, 0xE0, 0xC2, 0x20, 0xC2, +0xC0, 0xC5, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, +0x5C, 0x9A, 0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, +0xF8, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x40, 0x9A, 0x40, 0xEA, 0x01, 0x6B, 0x4C, 0xEB, +0xF8, 0x2B, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x48, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x44, 0x9A, 0x3E, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, 0x4C, 0x9A, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x01, 0x6A, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0x8E, 0xF5, 0x48, 0x98, +0x24, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x44, 0x9A, 0x02, 0x6C, 0x40, 0xEA, +0x8E, 0xF5, 0x48, 0x98, 0x40, 0xEA, 0x10, 0xF0, +0x23, 0x6A, 0x4E, 0xF5, 0xAC, 0x9A, 0x00, 0x6A, +0x00, 0xF3, 0x01, 0x6C, 0x40, 0xC5, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF5, 0x64, 0x9A, 0x8B, 0xEC, +0x01, 0x6E, 0x40, 0x9B, 0x22, 0x37, 0x8C, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, +0x48, 0x9A, 0x03, 0x6B, 0xE2, 0x34, 0xC0, 0xC2, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, 0x4C, 0x9A, +0x60, 0xC2, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, +0x50, 0x9A, 0x20, 0x6B, 0x60, 0xC2, 0xFF, 0x6B, +0x6C, 0xEC, 0x6C, 0xEF, 0x6C, 0xE9, 0x80, 0xC2, +0xE0, 0xC2, 0x20, 0xC2, 0xC0, 0xC5, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF5, 0x5C, 0x9A, 0x60, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0xF8, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x40, 0x9A, 0x40, 0xEA, +0x01, 0x6B, 0x4C, 0xEB, 0xF8, 0x2B, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x48, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, 0x44, 0x9A, +0x3E, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x4C, 0x9A, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x01, 0x6A, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0x00, 0x6A, 0x04, 0xD6, 0x62, 0x67, +0x6C, 0x10, 0x10, 0xF0, 0x23, 0x6E, 0x4E, 0xF5, +0xCC, 0x9E, 0x00, 0x6F, 0x10, 0xF0, 0x23, 0x68, +0xE0, 0xC6, 0x10, 0xF0, 0x23, 0x6E, 0x6E, 0xF5, +0xE4, 0x9E, 0xEE, 0xF4, 0x08, 0x98, 0x0C, 0x5D, +0xC0, 0x9F, 0x0C, 0xEE, 0x00, 0xF3, 0x00, 0x68, +0x0D, 0xEE, 0xC0, 0xDF, 0x10, 0xF0, 0x23, 0x6E, +0x6E, 0xF5, 0xC8, 0x9E, 0x01, 0x6F, 0x10, 0xF0, +0x23, 0x68, 0xE0, 0xC6, 0x10, 0xF0, 0x23, 0x6E, +0x4E, 0xF5, 0xFC, 0x9E, 0x6E, 0xF5, 0x18, 0x98, +0xC0, 0x9F, 0x0C, 0xEE, 0xC0, 0xDF, 0x08, 0x61, +0x10, 0xF0, 0x23, 0x6E, 0x6E, 0xF5, 0xD4, 0x9E, +0x0B, 0x6F, 0x0B, 0x4A, 0xE0, 0xC6, 0x08, 0x10, +0x10, 0xF0, 0x23, 0x6F, 0x6E, 0xF5, 0xF4, 0x9F, +0xFF, 0x6E, 0xAC, 0xEE, 0xC0, 0xC7, 0xA9, 0xE2, +0x10, 0xF0, 0x23, 0x6E, 0x6E, 0xF5, 0xCC, 0x9E, +0x03, 0x6F, 0x82, 0x31, 0xE0, 0xC6, 0x10, 0xF0, +0x23, 0x6E, 0x6E, 0xF5, 0xD0, 0x9E, 0x22, 0x30, +0xE0, 0xC6, 0xFF, 0x6F, 0xEC, 0xE8, 0xEC, 0xE9, +0x8C, 0xEF, 0x00, 0xC6, 0x20, 0xC6, 0xE0, 0xC6, +0x10, 0xF0, 0x23, 0x6E, 0x4E, 0xF5, 0xCC, 0x9E, +0x01, 0x6F, 0xE0, 0xC6, 0x10, 0xF0, 0x23, 0x6E, +0x6E, 0xF5, 0xDC, 0x9E, 0xE0, 0xA6, 0x01, 0x6E, +0xEC, 0xEE, 0xF8, 0x2E, 0x04, 0x97, 0x79, 0xE7, +0x08, 0x10, 0x10, 0xF0, 0x23, 0x6F, 0x6E, 0xF5, +0xF0, 0x9F, 0x01, 0x4B, 0xE0, 0xA7, 0xE0, 0xC6, +0x01, 0x4E, 0x43, 0xEB, 0xF6, 0x61, 0x0C, 0x5D, +0x02, 0x60, 0x00, 0x6D, 0x02, 0x10, 0x0B, 0x4C, +0xF5, 0x4D, 0x93, 0x2D, 0x01, 0x91, 0x00, 0x90, +0x01, 0x6A, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, 0x48, 0x9A, +0x0A, 0xD4, 0x0C, 0xD6, 0x05, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, 0x44, 0x9A, +0x02, 0x6C, 0x00, 0x69, 0x40, 0xEA, 0x04, 0xD1, +0x66, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x48, 0x9A, 0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF5, 0x4C, 0x9A, 0x00, 0x6B, 0x00, 0xF3, +0x01, 0x6C, 0x60, 0xC2, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF5, 0x64, 0x9A, 0x8B, 0xEC, 0x0C, 0x58, +0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF5, 0x48, 0x9A, 0x01, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, +0x4C, 0x9A, 0x03, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF5, 0x50, 0x9A, 0x02, 0x6B, +0x60, 0xC2, 0x0A, 0x93, 0x62, 0x35, 0xA2, 0x34, +0xFF, 0x6B, 0x6C, 0xEC, 0x6C, 0xED, 0x80, 0xC2, +0xA0, 0xC2, 0x0A, 0x94, 0x8C, 0xEB, 0x60, 0xC2, +0x05, 0x61, 0x0B, 0x49, 0x0C, 0x93, 0x04, 0x94, +0x89, 0xE3, 0x0C, 0x10, 0x05, 0xE1, 0xFA, 0x17, +0x10, 0xF0, 0x23, 0x6B, 0x80, 0xA2, 0x6E, 0xF5, +0x70, 0x9B, 0x01, 0x4A, 0x80, 0xC3, 0x04, 0x93, +0x01, 0x4B, 0x04, 0xD3, 0x04, 0x94, 0x23, 0xEC, +0xF3, 0x61, 0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF5, +0x4C, 0x9A, 0x01, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x23, 0x6A, 0x6E, 0xF5, 0x5C, 0x9A, 0x60, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0xF8, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x40, 0x9A, 0x40, 0xEA, +0x01, 0x6B, 0x4C, 0xEB, 0xF8, 0x2B, 0x0C, 0x58, +0x02, 0x60, 0x00, 0x68, 0x04, 0x10, 0x0A, 0x92, +0xF5, 0x48, 0x0B, 0x4A, 0x0A, 0xD2, 0x99, 0x28, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, 0x48, 0x9A, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x44, 0x9A, 0x3E, 0x6C, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x4C, 0x9A, 0x40, 0xEA, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x01, 0x6A, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0x8E, 0xF5, 0x48, 0x98, 0xFF, 0x69, 0x8C, 0xE9, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x44, 0x9A, 0x02, 0x6C, 0x40, 0xEA, 0x8E, 0xF5, +0x48, 0x98, 0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF5, 0x6C, 0x9A, 0x00, 0x6A, 0x00, 0xF3, +0x01, 0x6D, 0x40, 0xC3, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF5, 0x84, 0x9A, 0xAB, 0xED, 0x40, 0x9C, +0xAC, 0xEA, 0x40, 0xDC, 0x10, 0xF0, 0x23, 0x6C, +0x6E, 0xF5, 0x88, 0x9C, 0x01, 0x6A, 0x3E, 0x6D, +0x40, 0xC4, 0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF5, +0x8C, 0x9C, 0xAB, 0xED, 0x40, 0xC4, 0x10, 0xF0, +0x23, 0x6C, 0x6E, 0xF5, 0x90, 0x9C, 0xA0, 0xC4, +0x20, 0xC4, 0x40, 0xC3, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF5, 0x5C, 0x9A, 0x60, 0xA2, 0x01, 0x6A, +0x6C, 0xEA, 0xF8, 0x2A, 0x00, 0x18, 0x5D, 0xD9, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, 0x40, 0x9A, +0x40, 0xEA, 0x01, 0x6B, 0x4C, 0xEB, 0xF8, 0x2B, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, 0x48, 0x9A, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x44, 0x9A, 0x3E, 0x6C, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x4C, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x58, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x01, 0x6A, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0x8E, 0xF5, 0x48, 0x98, +0xFF, 0x69, 0x8C, 0xE9, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x44, 0x9A, 0x02, 0x6C, +0x40, 0xEA, 0x8E, 0xF5, 0x48, 0x98, 0x40, 0xEA, +0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF5, 0x6C, 0x9A, +0x00, 0x6A, 0x00, 0xF3, 0x01, 0x6D, 0x40, 0xC3, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, 0x84, 0x9A, +0xAB, 0xED, 0x40, 0x9C, 0xAC, 0xEA, 0x40, 0xDC, +0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF5, 0x88, 0x9C, +0x01, 0x6A, 0x3B, 0x6D, 0x40, 0xC4, 0x10, 0xF0, +0x23, 0x6C, 0x6E, 0xF5, 0x8C, 0x9C, 0xAB, 0xED, +0x40, 0xC4, 0x10, 0xF0, 0x23, 0x6C, 0x6E, 0xF5, +0x90, 0x9C, 0xA0, 0xC4, 0x20, 0xC4, 0x40, 0xC3, +0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF5, 0x5C, 0x9A, +0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0xF8, 0x2A, +0x00, 0x18, 0x5D, 0xD9, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x40, 0x9A, 0x40, 0xEA, 0x01, 0x6B, +0x4C, 0xEB, 0xF8, 0x2B, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x48, 0x9A, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x44, 0x9A, 0x3E, 0x6C, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x4C, 0x9A, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x01, 0x6A, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x10, 0xF0, 0x30, 0x6B, 0x00, 0xF0, +0x00, 0x4B, 0xEC, 0xEA, 0x05, 0xD2, 0xC1, 0xF7, +0x50, 0x9B, 0x04, 0x67, 0x0B, 0xD5, 0xC1, 0xF7, +0x8D, 0xA3, 0x0C, 0xD6, 0x62, 0x67, 0x00, 0x69, +0x06, 0x10, 0x01, 0x49, 0xFF, 0x6D, 0xAC, 0xE9, +0x23, 0xEC, 0x01, 0x61, 0x63, 0xE0, 0x43, 0xE8, +0xF8, 0x60, 0x10, 0xF0, 0x30, 0x6B, 0x00, 0xF0, +0x00, 0x4B, 0xC1, 0xF7, 0x4E, 0xA3, 0x04, 0xD3, +0x2E, 0xEA, 0x06, 0x22, 0x91, 0x67, 0x00, 0x18, +0x7D, 0xDA, 0x04, 0x92, 0xC1, 0xF7, 0x2E, 0xC2, +0x10, 0xF0, 0x30, 0x6A, 0xC1, 0xF7, 0x5D, 0xA2, +0x01, 0x72, 0x08, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0xCE, 0xF3, 0x58, 0x9A, 0x00, 0xF6, 0x02, 0x31, +0x4C, 0xE8, 0x08, 0x10, 0x10, 0xF0, 0x23, 0x6A, +0xCE, 0xF3, 0x58, 0x9A, 0x00, 0x69, 0x03, 0xEA, +0x51, 0x67, 0x33, 0x61, 0x10, 0xF0, 0x30, 0x6B, +0x00, 0xF0, 0x00, 0x4B, 0xC1, 0xF7, 0x4F, 0xA3, +0x04, 0xD3, 0x2E, 0xEA, 0x06, 0x22, 0x91, 0x67, +0x00, 0x18, 0xB0, 0xDA, 0x04, 0x92, 0xC1, 0xF7, +0x2F, 0xC2, 0x05, 0x93, 0x06, 0x2B, 0x0B, 0x95, +0x0C, 0x96, 0x90, 0x67, 0x00, 0x18, 0xF7, 0xD9, +0x1C, 0x10, 0x05, 0x92, 0x01, 0x72, 0x06, 0x61, +0x0B, 0x95, 0x0C, 0x96, 0x90, 0x67, 0x00, 0x18, +0x34, 0xDA, 0x13, 0x10, 0x05, 0x93, 0x02, 0x73, +0x04, 0x61, 0x90, 0x67, 0x00, 0x18, 0xC4, 0xD9, +0x0C, 0x10, 0x05, 0x92, 0x03, 0x72, 0x04, 0x61, +0x90, 0x67, 0x00, 0x18, 0x91, 0xD9, 0x05, 0x10, +0x05, 0x93, 0x00, 0x6A, 0x04, 0x73, 0x01, 0x60, +0x01, 0x6A, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xDB, 0xEC, 0x01, 0x2E, +0xE5, 0xE8, 0x10, 0xEA, 0xAD, 0xE2, 0x63, 0xEE, +0x78, 0x67, 0x4B, 0xE6, 0x6B, 0xEB, 0x6C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x10, 0xF0, +0x30, 0x6B, 0xEC, 0xEA, 0x00, 0xF0, 0x00, 0x4B, +0x04, 0xD2, 0xC1, 0xF7, 0x58, 0x9B, 0x0A, 0xD4, +0x91, 0xE5, 0x83, 0xEA, 0x0B, 0xD5, 0x0C, 0xD6, +0x00, 0x6A, 0x45, 0x61, 0x0A, 0x94, 0xC1, 0xF7, +0xD0, 0x9B, 0x00, 0x18, 0x1D, 0xDB, 0x22, 0x67, +0x1A, 0x22, 0xA2, 0x67, 0x10, 0xF0, 0x23, 0x6A, +0x0A, 0x94, 0x2E, 0xF2, 0xD8, 0x9A, 0x00, 0x18, +0x1D, 0xDB, 0x02, 0x67, 0x07, 0x22, 0x0A, 0x94, +0x0C, 0x96, 0x04, 0x97, 0xA2, 0x67, 0x00, 0x18, +0xE0, 0xDA, 0x2C, 0x22, 0x0A, 0x93, 0x0C, 0x92, +0x04, 0x97, 0x71, 0xE0, 0x17, 0xE1, 0x19, 0xE2, +0x00, 0x18, 0xE0, 0xDA, 0x23, 0x22, 0x0B, 0x92, +0x0A, 0x93, 0x37, 0xE2, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0xD8, 0x9A, 0x6D, 0xE1, 0x83, 0x67, +0x05, 0xD3, 0x00, 0x18, 0x1D, 0xDB, 0x02, 0x67, +0x08, 0x22, 0x0C, 0x93, 0x05, 0x94, 0x04, 0x97, +0xA2, 0x67, 0x39, 0xE3, 0x00, 0x18, 0xE0, 0xDA, +0x0D, 0x22, 0x0A, 0x92, 0x0B, 0x93, 0x04, 0x97, +0x51, 0xE1, 0x0C, 0x92, 0x37, 0xE3, 0x39, 0xE0, +0x11, 0xE4, 0x17, 0xE5, 0xD9, 0xE2, 0x00, 0x18, +0xE0, 0xDA, 0x01, 0x10, 0x00, 0x6A, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x6D, 0xC5, 0x67, +0x03, 0x6F, 0x00, 0x18, 0x23, 0xDB, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x6D, 0xC5, 0x67, 0x02, 0x6F, 0x00, 0x18, +0x23, 0xDB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x6F, 0x00, 0x18, +0x23, 0xDB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x01, 0x6F, 0x00, 0x18, +0x23, 0xDB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xDB, 0x63, 0x49, 0x62, 0x48, 0xD1, 0x47, 0xD0, +0x52, 0xA4, 0x33, 0xA4, 0x6A, 0xA4, 0x40, 0x32, +0x40, 0x32, 0x00, 0xF6, 0x20, 0x31, 0x45, 0xE1, +0x50, 0xA4, 0x60, 0x33, 0x0F, 0xA4, 0x45, 0xE1, +0x51, 0xA4, 0x00, 0xF6, 0x00, 0x30, 0x40, 0x32, +0x45, 0xE1, 0x49, 0xA4, 0x4D, 0xE3, 0x4E, 0xA4, +0x40, 0x32, 0x40, 0x32, 0x41, 0xE0, 0x4C, 0xA4, +0x41, 0xE0, 0x4D, 0xA4, 0x40, 0x32, 0x41, 0xE0, +0x48, 0xA4, 0x20, 0x72, 0x17, 0x60, 0x21, 0x5A, +0x05, 0x60, 0x02, 0x72, 0x1A, 0x60, 0x03, 0x72, +0x65, 0x60, 0x9A, 0x10, 0x52, 0x72, 0x09, 0x60, +0x60, 0x72, 0x80, 0xF0, 0x15, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF5, 0x54, 0x9A, 0x40, 0xEA, +0x8F, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x58, 0x9A, 0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x5C, 0x9A, 0x91, 0x67, 0x40, 0xEA, +0x83, 0x10, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF4, +0x44, 0x9A, 0x80, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, +0x8C, 0xEA, 0x49, 0xE3, 0x5C, 0x32, 0x30, 0x4A, +0x45, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF5, +0x48, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF5, 0x44, 0x9A, 0x02, 0x6C, 0x40, 0xEA, +0x33, 0x10, 0xFF, 0x6A, 0x2C, 0xEA, 0x0C, 0x22, +0x00, 0xF1, 0x00, 0x58, 0x04, 0x60, 0x0D, 0xE2, +0x00, 0xF1, 0x00, 0x5B, 0x0C, 0x61, 0xFF, 0x6B, +0x01, 0x4B, 0x4F, 0xE3, 0x44, 0xD3, 0x08, 0x10, +0x00, 0xF1, 0x00, 0x58, 0x04, 0x61, 0xFF, 0x6A, +0x01, 0x4A, 0x44, 0xD2, 0x01, 0x10, 0x44, 0xD0, +0x10, 0xF0, 0x23, 0x6A, 0xAE, 0xF3, 0x64, 0x9A, +0x45, 0x94, 0x00, 0x6A, 0x6D, 0xE4, 0xA0, 0xA3, +0x04, 0x06, 0x51, 0xE6, 0xA0, 0xC4, 0x44, 0x95, +0x01, 0x4A, 0x01, 0x4B, 0xA3, 0xEA, 0xF7, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF5, 0x40, 0x9A, +0x91, 0x67, 0x40, 0xEA, 0x44, 0x92, 0x45, 0x93, +0x43, 0xE0, 0x4D, 0xE3, 0x45, 0xD3, 0x45, 0xE1, +0xCC, 0x28, 0x36, 0x10, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF4, 0x44, 0x9A, 0x02, 0xF0, 0x01, 0x58, +0x80, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, 0x8C, 0xEA, +0x4D, 0xE3, 0x7C, 0x33, 0x45, 0xD3, 0x27, 0x61, +0x02, 0xF0, 0x00, 0x68, 0x24, 0x10, 0x00, 0xF1, +0x00, 0x58, 0x44, 0xD0, 0x03, 0x61, 0xFF, 0x6C, +0x01, 0x4C, 0x44, 0xD4, 0x30, 0xF0, 0x20, 0x6A, +0x44, 0x95, 0xAE, 0xF5, 0x44, 0x9A, 0x91, 0x67, +0x04, 0x06, 0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6A, +0xAE, 0xF3, 0x64, 0x9A, 0x45, 0x95, 0x00, 0x6A, +0x6D, 0xE5, 0xBD, 0x67, 0x51, 0xE5, 0x90, 0xA4, +0x01, 0x4A, 0x80, 0xC3, 0x44, 0x94, 0x01, 0x4B, +0x83, 0xEA, 0xF7, 0x61, 0x45, 0x95, 0x83, 0xE0, +0x85, 0xE1, 0x95, 0xE5, 0x45, 0xD5, 0xDB, 0x28, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF4, 0x74, 0x9A, +0x02, 0x6C, 0x8B, 0xEC, 0x40, 0x9B, 0x8C, 0xEA, +0x40, 0xDB, 0x49, 0x97, 0x48, 0x91, 0x47, 0x90, +0x01, 0x6A, 0x25, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x4C, 0xED, 0x4C, 0xEC, 0x4C, 0xEE, +0xEC, 0xEA, 0x05, 0x25, 0x01, 0x75, 0x56, 0x61, +0x08, 0x6B, 0x0C, 0x6D, 0x02, 0x10, 0x0A, 0x6B, +0x0E, 0x6D, 0x01, 0x74, 0x1D, 0x60, 0x02, 0x74, +0x2A, 0x60, 0x26, 0x67, 0xE1, 0x45, 0xC4, 0xED, +0x24, 0xEB, 0x82, 0x67, 0xCD, 0xE9, 0x84, 0xEF, +0xC1, 0x43, 0x8D, 0xE9, 0x44, 0xEE, 0x4D, 0xE9, +0x01, 0x6A, 0x02, 0x67, 0x04, 0xEB, 0x62, 0x67, +0x64, 0xED, 0xA2, 0x67, 0x6D, 0xE8, 0xA4, 0xEF, +0xAD, 0xE8, 0x44, 0xEE, 0xFF, 0xF7, 0x1F, 0x6C, +0x4D, 0xE8, 0x8C, 0xE9, 0x8C, 0xE8, 0x1E, 0x10, +0x01, 0x6B, 0x01, 0x45, 0x22, 0x67, 0x83, 0x67, +0x24, 0xE8, 0xC4, 0xED, 0x84, 0xE8, 0xCD, 0xE9, +0xFF, 0xF7, 0x1F, 0x6A, 0x04, 0x67, 0x64, 0xED, +0x4C, 0xE9, 0x6D, 0xE8, 0x0E, 0x10, 0x01, 0x6C, +0x01, 0x43, 0x22, 0x67, 0xA4, 0x67, 0x24, 0xE8, +0xC4, 0xEB, 0xA4, 0xE8, 0xCD, 0xE9, 0xFF, 0xF7, +0x1F, 0x6A, 0x05, 0x67, 0x84, 0xEB, 0x4C, 0xE9, +0x8D, 0xE8, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF3, 0x4C, 0x9A, 0x38, 0x6C, 0x0F, 0xE8, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF3, +0x40, 0x9A, 0x40, 0xEA, 0x4C, 0xE8, 0x04, 0x92, +0x2D, 0xE8, 0xFF, 0xF7, 0x1F, 0x6D, 0x38, 0x6C, +0x0C, 0xED, 0x40, 0xEA, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, 0x06, 0xD3, +0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF4, 0x64, 0x9B, +0xFF, 0x6A, 0x8C, 0xEA, 0x80, 0xAB, 0xE1, 0xF7, +0x1F, 0x6B, 0x00, 0x68, 0x8C, 0xEB, 0x69, 0xE2, +0x10, 0xF0, 0x23, 0x6B, 0xAE, 0xF5, 0x84, 0x9B, +0x5C, 0x32, 0x91, 0xE2, 0x04, 0xD4, 0x22, 0x10, +0x04, 0x92, 0x40, 0x9A, 0x05, 0xD2, 0x0D, 0x28, +0x30, 0xF0, 0x20, 0x69, 0xCE, 0xF4, 0x50, 0x99, +0x05, 0x96, 0x01, 0x6D, 0x83, 0xF1, 0x18, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x99, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x05, 0x96, 0x01, 0x6D, 0x83, 0xF1, +0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x04, 0x93, +0x01, 0x48, 0xFF, 0xF7, 0x1F, 0x6A, 0x04, 0x4B, +0x4C, 0xE8, 0x04, 0xD3, 0x06, 0x92, 0x43, 0xE8, +0xDB, 0x61, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0x77, 0x21, 0x03, 0x80, +0xD3, 0x21, 0x03, 0x80, 0x67, 0x22, 0x03, 0x80, +0xFB, 0x22, 0x03, 0x80, 0x93, 0x23, 0x03, 0x80, +0xA9, 0x27, 0x03, 0x80, 0xA3, 0x27, 0x03, 0x80, +0xAF, 0x27, 0x03, 0x80, 0xB5, 0x27, 0x03, 0x80, +0xBB, 0x27, 0x03, 0x80, 0xC1, 0x27, 0x03, 0x80, +0x00, 0x20, 0x41, 0x80, 0x00, 0x00, 0x00, 0x00, +0x2A, 0x18, 0x3F, 0x00, 0x71, 0x73, 0x29, 0x23, +0x2B, 0x48, 0x01, 0x00, 0x01, 0x00, 0x2B, 0x48, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x31, 0x2E, 0x30, 0x30, 0x44, 0x72, 0x69, 0x76, +0x65, 0x72, 0x20, 0x53, 0x74, 0x6F, 0x72, 0x61, +0x67, 0x65, 0x20, 0x20, 0x52, 0x65, 0x61, 0x6C, +0x74, 0x65, 0x6B, 0x20, 0x47, 0x26, 0x10, 0x80, +0x8B, 0x26, 0x10, 0x80, 0x13, 0x27, 0x10, 0x80, +0x43, 0x26, 0x10, 0x80, 0x75, 0x27, 0x10, 0x80, +0xA5, 0x27, 0x10, 0x80, 0xC9, 0x28, 0x10, 0x80, +0xE3, 0x28, 0x10, 0x80, 0xF3, 0x28, 0x10, 0x80, +0x09, 0x29, 0x10, 0x80, 0x1F, 0x29, 0x10, 0x80, +0x1F, 0x29, 0x10, 0x80, 0x3B, 0x29, 0x10, 0x80, +0x1B, 0x3A, 0x03, 0x80, 0x31, 0x3A, 0x03, 0x80, +0x65, 0x3A, 0x03, 0x80, 0x65, 0x3A, 0x03, 0x80, +0x65, 0x3A, 0x03, 0x80, 0x65, 0x3A, 0x03, 0x80, +0x3D, 0x3A, 0x03, 0x80, 0x47, 0x3A, 0x03, 0x80, +0x51, 0x3A, 0x03, 0x80, 0x5B, 0x3A, 0x03, 0x80, +0x23, 0x3A, 0x03, 0x80, 0x11, 0x3A, 0x03, 0x80, +0xA1, 0x40, 0x03, 0x80, 0xC3, 0x40, 0x03, 0x80, +0xE5, 0x40, 0x03, 0x80, 0x07, 0x41, 0x03, 0x80, +0x2B, 0x41, 0x03, 0x80, 0x65, 0x41, 0x03, 0x80, +0x89, 0x41, 0x03, 0x80, 0xAD, 0x41, 0x03, 0x80, +0xD1, 0x41, 0x03, 0x80, 0xF7, 0x41, 0x03, 0x80, +0x29, 0x47, 0x03, 0x80, 0x29, 0x47, 0x03, 0x80, +0x29, 0x47, 0x03, 0x80, 0x43, 0x47, 0x03, 0x80, +0x29, 0x47, 0x03, 0x80, 0x29, 0x47, 0x03, 0x80, +0x29, 0x47, 0x03, 0x80, 0x25, 0x47, 0x03, 0x80, +0x25, 0x47, 0x03, 0x80, 0x25, 0x47, 0x03, 0x80, +0x25, 0x47, 0x03, 0x80, 0x25, 0x47, 0x03, 0x80, +0xA1, 0x47, 0x03, 0x80, 0xAB, 0x47, 0x03, 0x80, +0x47, 0x53, 0x03, 0x80, 0x57, 0x53, 0x03, 0x80, +0x61, 0x53, 0x03, 0x80, 0x6B, 0x53, 0x03, 0x80, +0x7D, 0x53, 0x03, 0x80, 0xA9, 0x5F, 0x03, 0x80, +0xDB, 0x5F, 0x03, 0x80, 0xBD, 0x5F, 0x03, 0x80, +0xE5, 0x5F, 0x03, 0x80, 0xC7, 0x5F, 0x03, 0x80, +0xF1, 0x5F, 0x03, 0x80, 0xD1, 0x5F, 0x03, 0x80, +0xFC, 0x10, 0x60, 0xB8, 0xFA, 0xFA, 0xFA, 0xFA, +0x8C, 0x04, 0x64, 0xB8, 0x90, 0x04, 0x64, 0xB8, +0x94, 0x04, 0x64, 0xB8, 0x98, 0x04, 0x64, 0xB8, +0x9C, 0x04, 0x64, 0xB8, 0xA0, 0x04, 0x64, 0xB8, +0x01, 0x06, 0x64, 0xB8, 0x00, 0x00, 0x68, 0x18, +0x48, 0x00, 0x68, 0x18, 0x48, 0x04, 0x68, 0x18, +0x00, 0x00, 0x60, 0xB8, 0x00, 0x00, 0x64, 0xB8, +0x04, 0x06, 0x64, 0xB8, 0xFF, 0xFF, 0xFF, 0xFE, +0x00, 0x00, 0x00, 0x01, 0x60, 0x16, 0x64, 0xB8, +0x09, 0x00, 0x78, 0xB8, 0x31, 0x00, 0x78, 0xB8, +0x14, 0x00, 0x78, 0xB8, 0x1D, 0x04, 0x64, 0xB8, +0x22, 0x05, 0x64, 0xB8, 0x88, 0x00, 0x60, 0xB8, +0x89, 0x00, 0x60, 0xB8, 0x8A, 0x00, 0x60, 0xB8, +0x8B, 0x00, 0x60, 0xB8, 0x84, 0x00, 0x60, 0xB8, +0xF8, 0x10, 0x60, 0xB8, 0x00, 0x00, 0x00, 0x02, +0xCB, 0x01, 0x64, 0xB8, 0x00, 0x00, 0x00, 0x60, +0xE0, 0x00, 0x60, 0xB8, 0x00, 0x00, 0x00, 0x20, +0xE1, 0x00, 0x60, 0xB8, 0xE8, 0x12, 0x64, 0xB8, +0xFF, 0xFF, 0x03, 0x00, 0x00, 0x00, 0x00, 0x80, +0x00, 0x00, 0x00, 0x04, 0xFF, 0xFF, 0xFF, 0xFB, +0xFF, 0xFF, 0xFF, 0xDF, 0xFF, 0xFF, 0xFF, 0x1F, +0x04, 0x00, 0x60, 0xB8, 0x04, 0x00, 0x64, 0xB8, +0x08, 0x00, 0x60, 0xB8, 0x08, 0x00, 0x64, 0xB8, +0x24, 0x00, 0x60, 0xB8, 0x80, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x02, 0x00, 0xFF, 0xFF, 0xFD, 0xFF, +0x82, 0x10, 0x60, 0xB8, 0x42, 0x34, 0x00, 0xB8, +0x55, 0x53, 0x42, 0x43, 0x00, 0x00, 0x00, 0x40, +0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x08, +0x55, 0x53, 0x42, 0x53, 0x00, 0x20, 0x78, 0xB8, +0x00, 0x10, 0x78, 0xB8, 0x00, 0x00, 0x03, 0x00, +0x00, 0x00, 0xFD, 0xFF, 0x00, 0x00, 0xFF, 0x00, +0xFF, 0xFF, 0x02, 0x00, 0x00, 0x00, 0x04, 0x00, +0x00, 0x0C, 0x01, 0x00, 0x01, 0x00, 0x66, 0xB8, +0x00, 0x00, 0x00, 0x30, 0x00, 0x00, 0x01, 0x00, +0xFF, 0xFF, 0x0B, 0xFF, 0x00, 0x00, 0x70, 0x00, +0xFF, 0xFF, 0x7A, 0xFF, 0x00, 0x00, 0xD0, 0x00, +0xFF, 0xFF, 0xDA, 0xFF, 0xFF, 0xFF, 0x0F, 0x00, +0xFF, 0xFF, 0xFF, 0x0F, 0x00, 0xFF, 0xF9, 0xFF, +0x00, 0x00, 0xFE, 0x1F, 0x00, 0x00, 0x08, 0x00, +0x1C, 0x0C, 0xB8, 0x64, 0x67, 0x56, 0x23, 0x01, +0xFF, 0xFF, 0xF7, 0xFF, 0xFF, 0xFC, 0xFE, 0xFF, +0x00, 0x01, 0x01, 0x00, 0x00, 0xFC, 0xCF, 0xFF, +0x00, 0x00, 0x01, 0x10, 0x00, 0xF3, 0x3F, 0xFF, +0x01, 0x00, 0x02, 0x20, 0x00, 0xCF, 0xFF, 0xFC, +0x02, 0x00, 0x04, 0x40, 0x00, 0xFC, 0xCE, 0xEF, +0x40, 0x02, 0x20, 0x00, 0x80, 0x03, 0x30, 0x00, +0x00, 0x00, 0x80, 0x01, 0xCC, 0x06, 0x64, 0xB8, +0x96, 0x02, 0x64, 0xB8, 0x00, 0x00, 0x70, 0xB8, +0x18, 0x00, 0x70, 0xB8, 0x0B, 0x00, 0x70, 0xB8, +0x02, 0x00, 0x70, 0xB8, 0x1C, 0x01, 0x64, 0xB8, +0x94, 0x02, 0x64, 0xB8, 0x97, 0x02, 0x64, 0xB8, +0x84, 0x02, 0x64, 0xB8, 0x1C, 0x04, 0x64, 0xB8, +0x54, 0x02, 0x64, 0xB8, 0x50, 0x02, 0x64, 0xB8, +0x4C, 0x02, 0x64, 0xB8, 0x00, 0x00, 0x78, 0xB8, +0x04, 0x00, 0x78, 0xB8, 0x48, 0x02, 0x64, 0xB8, +0x44, 0x02, 0x64, 0xB8, 0xCC, 0x01, 0x64, 0xB8, +0xF4, 0x11, 0x64, 0xB8, 0xF5, 0x11, 0x64, 0xB8, +0xCF, 0x01, 0x64, 0xB8, 0x34, 0x01, 0x64, 0xB8, +0x64, 0x05, 0x64, 0xB8, 0x60, 0x05, 0x64, 0xB8, +0xC8, 0x01, 0x64, 0xB8, 0xC9, 0x01, 0x64, 0xB8, +0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x05, +0x64, 0x01, 0x64, 0xB8, 0x53, 0x05, 0x64, 0xB8, +0x77, 0x05, 0x64, 0xB8, 0x68, 0x05, 0x64, 0xB8, +0x94, 0x01, 0x64, 0xB8, 0x00, 0x00, 0x66, 0xB8, +0x00, 0x10, 0x66, 0xB8, 0x00, 0x1C, 0x66, 0xB8, +0x54, 0x00, 0x60, 0xB8, 0x50, 0x00, 0x60, 0xB8, +0x9A, 0x01, 0x64, 0xB8, 0x99, 0x01, 0x64, 0xB8, +0xC7, 0x01, 0x64, 0xB8, 0xC6, 0x01, 0x64, 0xB8, +0x30, 0x01, 0x64, 0xB8, 0x24, 0x01, 0x64, 0xB8, +0x20, 0x01, 0x64, 0xB8, 0x24, 0x11, 0x64, 0xB8, +0x20, 0x11, 0x64, 0xB8, 0x2C, 0x11, 0x64, 0xB8, +0x28, 0x11, 0x64, 0xB8, 0x34, 0x11, 0x64, 0xB8, +0x30, 0x11, 0x64, 0xB8, 0x3C, 0x01, 0x64, 0xB8, +0x38, 0x01, 0x64, 0xB8, 0x3C, 0x11, 0x64, 0xB8, +0x38, 0x11, 0x64, 0xB8, 0xE4, 0x11, 0x64, 0xB8, +0xE0, 0x11, 0x64, 0xB8, 0x00, 0x00, 0x00, 0x03, +0xE0, 0x12, 0x64, 0xB8, 0x00, 0x01, 0x64, 0xB8, +0x08, 0x02, 0x64, 0xB8, 0x24, 0x04, 0x64, 0xB8, +0x00, 0x28, 0x64, 0xB8, 0x00, 0x2C, 0x64, 0xB8, +0x00, 0x38, 0x64, 0xB8, 0x00, 0x3C, 0x64, 0xB8, +0xF8, 0x05, 0x64, 0xB8, 0xF9, 0x05, 0x64, 0xB8, +0xFA, 0x05, 0x64, 0xB8, 0xFB, 0x05, 0x64, 0xB8, +0x92, 0x06, 0x64, 0xB8, 0x70, 0x00, 0x60, 0xB8, +0xFF, 0xFF, 0xFF, 0x7F, 0x00, 0x00, 0x70, 0x18, +0xF1, 0x11, 0x64, 0xB8, 0x7A, 0x04, 0x64, 0xB8, +0x20, 0x00, 0x78, 0xB8, 0x10, 0x00, 0x78, 0xB8, +0x03, 0x00, 0x78, 0xB8, 0xFF, 0xFF, 0x01, 0xFF, +0x05, 0x00, 0x78, 0xB8, 0x12, 0x05, 0x64, 0xB8, +0x10, 0x05, 0x64, 0xB8, 0x54, 0x05, 0x64, 0xB8, +0xB8, 0x05, 0x64, 0xB8, 0xBC, 0x05, 0x64, 0xB8, +0x00, 0x00, 0x80, 0x00, 0x5F, 0x11, 0x64, 0xB8, +0xFE, 0xFF, 0xFF, 0x7F, 0x30, 0x00, 0x78, 0x18, +0x40, 0x00, 0x00, 0xB5, 0x44, 0x00, 0x00, 0xB5, +0x48, 0x00, 0x00, 0xB5, 0x4C, 0x00, 0x00, 0xB5, +0x00, 0x00, 0x10, 0x00, 0xA4, 0x04, 0x64, 0xB8, +0xA8, 0x04, 0x64, 0xB8, 0xC0, 0x01, 0x64, 0xB8, +0xAF, 0x01, 0x64, 0xB8, 0x7E, 0x04, 0x64, 0xB8, +0x20, 0x04, 0x64, 0xB8, 0x04, 0x10, 0x66, 0xB8, +0x08, 0x10, 0x66, 0xB8, 0x0C, 0x10, 0x66, 0xB8, +0x7D, 0x04, 0x64, 0xB8, 0x7C, 0x04, 0x64, 0xB8, +0x90, 0x00, 0x60, 0xB8, 0x98, 0x01, 0x64, 0xB8, +0xFF, 0xFF, 0xC0, 0xFF, 0x40, 0x01, 0x00, 0x80, +0x00, 0x98, 0x00, 0x80, 0x68, 0x06, 0x64, 0xB8, +0xFF, 0xFF, 0xCF, 0xFF, 0x5C, 0x05, 0x64, 0xB8, +0x38, 0x06, 0x64, 0xB8, 0x08, 0x06, 0x64, 0xB8, +0xA0, 0x06, 0x64, 0xB8, 0x00, 0x00, 0x78, 0x18, +0x40, 0x00, 0x60, 0xB8, 0x08, 0x90, 0x00, 0xB8, +0x14, 0x90, 0x00, 0xB8, 0x14, 0x91, 0x00, 0xB8, +0x20, 0x91, 0x00, 0xB8, 0x1C, 0x91, 0x00, 0xB8, +0x2C, 0x90, 0x00, 0xB8, 0x00, 0x90, 0x00, 0xB8, +0x10, 0x90, 0x00, 0xB8, 0x18, 0x91, 0x00, 0xB8, +0x60, 0x90, 0x00, 0xB8, 0x04, 0x90, 0x00, 0xB8, +0x00, 0x00, 0xFF, 0xFF, 0x28, 0x90, 0x00, 0xB8, +0xE4, 0x00, 0x60, 0xB8, 0xE8, 0x00, 0x60, 0xB8, +0xE9, 0x00, 0x60, 0xB8, 0xEA, 0x00, 0x60, 0xB8, +0xEB, 0x00, 0x60, 0xB8, 0xE5, 0x00, 0x60, 0xB8, +0x44, 0x00, 0x02, 0x00, 0xA0, 0x07, 0x64, 0xB8, +0xF4, 0x00, 0x60, 0xB8, 0x30, 0x00, 0x78, 0xB8, +0x51, 0xFC, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x10, 0xF0, 0x23, 0x6A, 0x40, 0xF2, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x20, 0xF4, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xC0, 0xF4, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x20, 0xF5, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x83, 0xF6, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA3, 0xF7, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x63, 0xF6, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF5, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF4, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF2, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x60, 0xF5, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA0, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA0, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF1, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x61, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF5, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF1, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF6, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x62, 0xF1, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA2, 0xF0, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF6, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF5, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x60, 0xF0, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x7F, 0xF6, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC2, 0xF5, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x5F, 0xF6, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF7, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x42, 0xF6, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF6, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x43, 0xF6, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xFF, 0xF7, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xBF, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF0, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE0, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF3, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF3, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF1, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x62, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC2, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x41, 0xF4, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF2, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF7, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x61, 0xF0, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF0, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF7, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF1, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x22, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x82, 0xF7, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA2, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x1F, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x63, 0xF0, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA3, 0xF0, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC3, 0xF0, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF3, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x83, 0xF3, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC3, 0xF3, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x03, 0xF4, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF4, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x63, 0xF4, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA3, 0xF6, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE3, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF7, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA4, 0xF0, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x04, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x64, 0xF1, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x84, 0xF3, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF3, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x04, 0xF4, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x44, 0xF4, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x5C, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x00, 0x6B, 0xC1, 0xF6, +0x62, 0xC2, 0xC1, 0xF6, 0x63, 0xC2, 0xC1, 0xF6, +0x64, 0xC2, 0xC1, 0xF6, 0x65, 0xC2, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xA3, 0xF7, 0x09, 0x4B, 0x40, 0xF1, 0x68, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x40, 0xF1, 0x08, 0x4A, +0x40, 0xF5, 0x15, 0x4B, 0x61, 0xDA, 0x10, 0xF0, +0x23, 0x6B, 0xC0, 0xF5, 0x11, 0x4B, 0x62, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0xC0, 0xF5, 0x01, 0x4B, +0x63, 0xDA, 0x10, 0xF0, 0x23, 0x6B, 0xA0, 0xF5, +0x11, 0x4B, 0x64, 0xDA, 0x10, 0xF0, 0x23, 0x6B, +0xA0, 0xF5, 0x01, 0x4B, 0x65, 0xDA, 0x10, 0xF0, +0x23, 0x6B, 0x80, 0xF5, 0x11, 0x4B, 0x66, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x80, 0xF5, 0x01, 0x4B, +0x67, 0xDA, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF4, 0x17, 0x4A, 0x67, 0x42, 0x09, 0x4B, +0x00, 0x6C, 0x80, 0xC2, 0x01, 0x4A, 0x6A, 0xEA, +0xFB, 0x61, 0x42, 0xF4, 0x10, 0x6A, 0x1F, 0xF7, +0x00, 0x6B, 0x4C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF2, 0x68, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x23, 0x6B, 0x2E, 0xF2, 0x6C, 0x9B, 0x6D, 0xE2, +0x04, 0x4A, 0x00, 0x6C, 0x62, 0xF4, 0x00, 0x72, +0x80, 0xDB, 0xE9, 0x61, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x23, 0x6A, +0xAE, 0xF2, 0x50, 0x9A, 0x03, 0x6D, 0xFF, 0x6B, +0x80, 0x9A, 0x10, 0xF0, 0x23, 0x6A, 0xAE, 0xF2, +0x54, 0x9A, 0x00, 0xF5, 0x82, 0x34, 0xAC, 0xEC, +0x40, 0x9A, 0x01, 0x74, 0x42, 0x32, 0x52, 0x32, +0xAC, 0xEA, 0x06, 0x60, 0x0A, 0x2C, 0x02, 0x5A, +0x28, 0x6C, 0x0D, 0x60, 0x50, 0x6C, 0x0B, 0x10, +0x02, 0x5A, 0x14, 0x6C, 0x08, 0x60, 0x28, 0x6C, +0x04, 0x10, 0x02, 0x5A, 0x0A, 0x6C, 0x03, 0x60, +0x14, 0x6C, 0x84, 0xEA, 0x6C, 0xEC, 0x80, 0x18, +0x3C, 0x06, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, +0x18, 0x4A, 0x00, 0x6B, 0xA0, 0xF1, 0x6B, 0xC2, +0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF2, 0x68, 0x9B, +0x00, 0x6A, 0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0xEE, 0xF1, 0x78, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x6E, 0xF2, 0x64, 0x9B, 0x40, 0xC3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x68, 0x04, 0xD2, 0x04, 0x94, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0x6D, 0x4C, 0xF7, +0x14, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xAF, 0xF4, 0x18, 0x4A, 0x05, 0xD2, 0x05, 0x94, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0x6D, 0x01, 0xF4, +0x1C, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x30, 0x69, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0xF0, 0x00, 0x49, +0x91, 0x67, 0x00, 0x6D, 0xE1, 0xF7, 0x00, 0x6E, +0x40, 0xEA, 0x80, 0x18, 0x35, 0x05, 0x04, 0x92, +0x00, 0x68, 0x40, 0xF0, 0x00, 0xC1, 0x80, 0xF0, +0x0C, 0xDA, 0x80, 0x18, 0x3C, 0x05, 0x05, 0x92, +0xA0, 0xF1, 0x0C, 0xC2, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x80, 0x18, 0x53, 0x05, +0x80, 0x18, 0xB1, 0x05, 0x80, 0x18, 0xBC, 0x07, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x44, 0x9A, +0x40, 0xEA, 0x80, 0x18, 0x60, 0x06, 0x00, 0x18, +0x20, 0xD5, 0x00, 0x18, 0x43, 0xD5, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0x6B, 0xAF, 0xF4, 0x18, 0x4A, 0xA0, 0xF0, +0x60, 0xC2, 0xA0, 0xF0, 0x61, 0xC2, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0x40, 0xF0, +0x60, 0xC2, 0x40, 0xF0, 0x61, 0xC2, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF3, 0x40, 0x9A, +0x01, 0x6B, 0x60, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF3, 0x84, 0x9A, +0xFF, 0x6B, 0x20, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, +0x23, 0x6A, 0xEE, 0xF3, 0x88, 0x9A, 0x08, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x20, 0xE8, 0x10, 0xF0, 0x23, 0x6A, +0xEE, 0xF3, 0x70, 0x9A, 0xFD, 0x6A, 0xFF, 0x6C, +0xA0, 0xA3, 0xAC, 0xEA, 0x40, 0xC3, 0x40, 0xA3, +0x01, 0x6D, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF3, +0x14, 0x9A, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x4C, 0x9A, 0x90, 0x67, 0x00, 0x6D, 0x02, 0xF0, +0x00, 0x6E, 0x40, 0xEA, 0x04, 0x6A, 0x40, 0xC0, +0x10, 0xF0, 0x23, 0x6A, 0xEE, 0xF3, 0x58, 0x9A, +0x20, 0x48, 0x0E, 0xEA, 0xF7, 0x2A, 0x10, 0xF0, +0x23, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF3, +0x9C, 0x9B, 0x4E, 0xF2, 0x4C, 0x9A, 0x00, 0x6D, +0x00, 0xF4, 0x00, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF3, 0x12, 0x6E, +0xC0, 0xF1, 0xC8, 0xDB, 0x01, 0xF7, 0x01, 0x6A, +0xC0, 0xF1, 0x08, 0x4B, 0x08, 0xF0, 0x00, 0x6D, +0x00, 0x6C, 0x42, 0xDB, 0x43, 0xDB, 0xA1, 0xDB, +0x84, 0xDB, 0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF4, +0x78, 0x9B, 0xC0, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF4, 0x60, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x23, 0x6B, 0x2E, 0xF4, 0x68, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF4, 0x70, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF4, +0x58, 0x9A, 0x80, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x01, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x58, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x0E, 0xF4, 0x64, 0x9B, 0x40, 0xDB, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF4, 0x94, 0x9B, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF1, 0x06, 0x6D, 0xFF, 0x6B, 0xAE, 0xDA, +0x8F, 0xDA, 0x70, 0xDA, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF4, 0x40, 0x9A, 0xA0, 0xDA, 0x10, 0xF0, +0x23, 0x6A, 0x4E, 0xF4, 0x48, 0x9A, 0x80, 0xDA, +0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF4, 0x50, 0x9A, +0x60, 0xDA, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x5C, 0x9A, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x80, 0x18, 0xFB, 0x06, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, 0x5C, 0xC3, +0x80, 0x18, 0xC9, 0x05, 0x00, 0x18, 0x04, 0xD8, +0x80, 0x18, 0x11, 0x06, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF4, 0x58, 0x9A, 0x3F, 0x6B, 0x60, 0xC2, +0x80, 0x18, 0xBA, 0x05, 0x80, 0x18, 0xBE, 0x05, +0x80, 0x18, 0xD1, 0x05, 0x80, 0x18, 0x4D, 0x06, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0x00, 0x6A, 0xC0, 0xF1, 0x08, 0x48, +0x01, 0x6C, 0x02, 0x6D, 0x00, 0x6E, 0x40, 0xF0, +0x50, 0xC8, 0x00, 0x18, 0xA9, 0xC9, 0x40, 0xF0, +0xD0, 0xA8, 0x01, 0x6C, 0x03, 0x6D, 0xC2, 0x36, +0x00, 0x18, 0xA9, 0xC9, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xC3, 0xD0, 0x00, 0x18, 0xE2, 0xD0, +0x80, 0x18, 0xE6, 0x05, 0x80, 0x18, 0x02, 0x06, +0x80, 0x18, 0xFC, 0x05, 0x80, 0x18, 0x26, 0x06, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xD0, 0xCA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x81, 0xF4, 0x10, 0x6B, 0x28, 0xF1, 0x78, 0xDA, +0x00, 0xF2, 0x00, 0x4B, 0x28, 0xF1, 0x7C, 0xDA, +0x01, 0xF2, 0x00, 0x4B, 0x48, 0xF1, 0x60, 0xDA, +0x00, 0xF2, 0x00, 0x4B, 0x48, 0xF1, 0x64, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x6C, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, +0x18, 0x4A, 0x00, 0x6B, 0xC4, 0x67, 0x9F, 0xF7, +0x00, 0x6D, 0xE1, 0xF3, 0x64, 0xC2, 0xE1, 0xF3, +0x65, 0xC2, 0x00, 0x18, 0xA9, 0xC9, 0x00, 0x6C, +0xC4, 0x67, 0x9F, 0xF7, 0x01, 0x6D, 0x00, 0x18, +0xA9, 0xC9, 0x00, 0x6C, 0xC4, 0x67, 0x9F, 0xF7, +0x02, 0x6D, 0x00, 0x18, 0xA9, 0xC9, 0x00, 0x6C, +0x9F, 0xF7, 0x03, 0x6D, 0xC4, 0x67, 0x00, 0x18, +0xA9, 0xC9, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6A, +0xEE, 0xF4, 0x5C, 0x9A, 0xE0, 0xF1, 0x1B, 0x6B, +0x6B, 0xEB, 0x60, 0xCA, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF5, 0x60, 0x9A, 0xFB, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x23, 0x6A, 0x65, 0xF4, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x85, 0xF4, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x08, 0xF2, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x54, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x83, 0xF1, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xAB, 0xF6, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x0A, 0xF2, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x2A, 0xF2, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x26, 0xF3, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x64, 0xF7, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x04, 0xF7, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA9, 0xF2, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x67, 0xF6, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA7, 0xF6, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x4B, 0xF6, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x54, 0xDB, +0x10, 0xF0, 0x30, 0x6A, 0x83, 0xF4, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x2C, 0xF2, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF5, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x8C, 0xF1, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF5, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xCC, 0xF0, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x4C, 0xF1, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x25, 0xF6, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x26, 0xF0, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x49, 0xF5, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF2, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x24, 0xF4, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA4, 0xF4, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x05, 0xF4, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x45, 0xF4, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x25, 0xF4, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xE8, 0xF6, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF4, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xCC, 0xF3, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF5, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x8C, 0xF5, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF5, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xAC, 0xF5, 0x15, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF5, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x4D, 0xF5, 0x09, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF5, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x4D, 0xF5, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF5, 0x5C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x6D, 0xF5, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF5, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x8D, 0xF5, 0x01, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF5, 0x40, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x8D, 0xF5, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF5, 0x54, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6A, +0xAE, 0xF5, 0x40, 0x9A, 0x60, 0x9A, 0x03, 0x6A, +0x62, 0x33, 0x72, 0x33, 0x4C, 0xEB, 0x02, 0x6A, +0x04, 0x23, 0x01, 0x73, 0x01, 0x6A, 0x01, 0x60, +0x03, 0x6A, 0x20, 0xE8, 0x15, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x05, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x05, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x10, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x10, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0xF5, 0x0F, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0xF0, 0x0F, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x0D, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0xFF, 0xFF, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x3F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0x3F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0xFF, 0xFF, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0xFF, 0xFF, +0xFF, 0x03, 0x00, 0x00, 0x15, 0xF0, 0xFF, 0xFF, +0x0F, 0x00, 0x00, 0x00, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF5, 0x6C, 0x9B, 0xFF, 0x6A, 0x8C, 0xEA, +0x60, 0x9B, 0x80, 0xF1, 0x01, 0x6C, 0x8B, 0xEC, +0x8C, 0xEB, 0x10, 0xF0, 0x23, 0x6C, 0xAE, 0xF2, +0x90, 0x9C, 0x01, 0x72, 0x80, 0x9C, 0x05, 0x60, +0x02, 0x72, 0x05, 0x61, 0xFF, 0x6A, 0x01, 0x4A, +0x01, 0x10, 0x80, 0x6A, 0x4D, 0xEB, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF5, 0x4C, 0x9A, 0x60, 0xDA, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF5, 0x50, 0x9A, +0x10, 0xF0, 0x23, 0x6B, 0xAE, 0xF2, 0x70, 0x9B, +0x8C, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6B, +0x2E, 0xF5, 0x74, 0x9B, 0x50, 0x6A, 0x40, 0xC3, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF5, 0x78, 0x9B, +0x40, 0xC3, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xEC, +0x03, 0x6B, 0x8C, 0xEB, 0x4C, 0xEE, 0x3C, 0x2B, +0x10, 0xF0, 0x23, 0x6B, 0x8E, 0xF5, 0x60, 0x9B, +0x80, 0xC3, 0x0F, 0x6B, 0xCC, 0xEB, 0x34, 0x23, +0x01, 0x6C, 0x6C, 0xEC, 0x06, 0x24, 0x10, 0xF0, +0x23, 0x6C, 0x8E, 0xF5, 0x84, 0x9C, 0xAC, 0xEA, +0x40, 0xC4, 0x02, 0x6A, 0x6C, 0xEA, 0x08, 0x22, +0xFF, 0x6C, 0xA2, 0x32, 0x8C, 0xEA, 0x10, 0xF0, +0x23, 0x6C, 0x8E, 0xF5, 0x88, 0x9C, 0x40, 0xC4, +0x04, 0x6A, 0x6C, 0xEA, 0x09, 0x22, 0xA2, 0x32, +0xFF, 0x6C, 0x42, 0x32, 0x8C, 0xEA, 0x10, 0xF0, +0x23, 0x6C, 0x8E, 0xF5, 0x8C, 0x9C, 0x40, 0xC4, +0x6E, 0x32, 0x07, 0x22, 0x10, 0xF0, 0x23, 0x6A, +0x8E, 0xF5, 0x50, 0x9A, 0x00, 0xF6, 0xA2, 0x35, +0xA0, 0xC2, 0x20, 0x6A, 0x6D, 0xEA, 0x10, 0xF0, +0x23, 0x6B, 0x8E, 0xF5, 0x74, 0x9B, 0x40, 0xC3, +0x00, 0x6A, 0x40, 0xC3, 0x01, 0x6A, 0x20, 0xE8, +0x00, 0x6A, 0x20, 0xE8, 0xFF, 0x6A, 0x8C, 0xEA, +0x03, 0x6B, 0x4C, 0xEB, 0x03, 0x23, 0x01, 0x6A, +0x4B, 0xEA, 0x20, 0xE8, 0x10, 0xF0, 0x23, 0x6C, +0x8E, 0xF5, 0x80, 0x9C, 0x40, 0xC4, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF5, 0x94, 0x9A, 0x30, 0x6A, +0x40, 0xC4, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF5, +0x44, 0x9A, 0x40, 0x9A, 0x60, 0xC4, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x23, 0x6A, +0x8E, 0xF5, 0xB8, 0x9A, 0xE0, 0xF3, 0x10, 0x6C, +0x0F, 0x6E, 0x80, 0x18, 0x3B, 0x07, 0xE0, 0xF3, +0x0C, 0x6C, 0x80, 0x18, 0x5D, 0x07, 0xFF, 0x6B, +0x4C, 0xEB, 0x0B, 0x73, 0x0B, 0x61, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, +0x23, 0x6C, 0x8E, 0xF4, 0x90, 0x9C, 0x40, 0x9B, +0x8C, 0xEA, 0x40, 0xDB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x05, 0x6B, 0x65, 0xF4, +0x64, 0xDA, 0x00, 0x6B, 0x65, 0xF4, 0x60, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, +0x06, 0xD4, 0x09, 0xD7, 0x07, 0xD5, 0x08, 0xD6, +0x06, 0x04, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x46, 0x67, 0x01, 0x4A, +0x05, 0x67, 0x0C, 0xD6, 0x27, 0x67, 0x1F, 0x22, +0x1F, 0xF7, 0x00, 0x6A, 0xAC, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x48, 0x9A, 0x04, 0x10, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF2, 0x4C, 0x9A, +0x49, 0xE0, 0x40, 0x9A, 0x0C, 0x94, 0x04, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, +0x40, 0xEA, 0x0C, 0x93, 0x24, 0xEA, 0x6F, 0xEA, +0x04, 0x93, 0x6C, 0xEA, 0x4D, 0xE9, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x48, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x4C, 0x9A, 0x41, 0xE0, +0x20, 0xD8, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x1F, 0xF7, 0x00, 0x6A, +0xAC, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x26, 0x67, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x2E, 0xF2, 0x48, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF2, 0x4C, 0x9A, 0x55, 0xE5, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x9D, 0xAE, 0xF4, +0x50, 0x9A, 0x91, 0x67, 0x2C, 0xE8, 0x40, 0xEA, +0x06, 0xEA, 0x50, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x6A, 0x10, 0xF0, +0x23, 0x6B, 0xEE, 0xF2, 0x7C, 0x9B, 0x54, 0x34, +0x01, 0x4A, 0x71, 0xE4, 0xA0, 0xA4, 0xF8, 0x6B, +0xAC, 0xEB, 0x60, 0xC4, 0xFF, 0x6B, 0x6C, 0xEA, +0x80, 0x72, 0xF1, 0x61, 0x80, 0x18, 0x7B, 0x07, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x60, 0xA4, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC5, 0xF6, +0x71, 0xC2, 0x61, 0xA4, 0x65, 0xF4, 0x6A, 0xC2, +0x62, 0xA4, 0xC5, 0xF6, 0x70, 0xC2, 0xA3, 0xA4, +0x0F, 0x6B, 0xAC, 0xEB, 0xC5, 0xF6, 0x74, 0xC2, +0x63, 0xA4, 0x72, 0x33, 0xC5, 0xF6, 0x75, 0xC2, +0x80, 0x18, 0x21, 0x0A, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x68, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC5, 0xF6, 0x71, 0xC2, 0x69, 0xA4, +0x65, 0xF4, 0x6A, 0xC2, 0x6A, 0xA4, 0xC5, 0xF6, +0x70, 0xC2, 0xAB, 0xA4, 0x0F, 0x6B, 0xAC, 0xEB, +0xC5, 0xF6, 0x74, 0xC2, 0x6B, 0xA4, 0x72, 0x33, +0xC5, 0xF6, 0x75, 0xC2, 0x80, 0x18, 0x21, 0x0A, +0x05, 0x97, 0x00, 0x6A, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x11, 0x72, 0x04, 0x61, 0x85, 0x67, 0x80, 0x18, +0xD7, 0x07, 0x0C, 0x10, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF2, 0x68, 0x9A, 0x10, 0xF0, 0x23, 0x6C, +0xAE, 0xF2, 0x98, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0xFF, 0x6A, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x01, 0x6A, 0x20, 0xE8, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x01, 0x75, 0x1F, 0x61, +0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF3, 0x20, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x41, 0xF1, 0x08, 0x6C, 0x02, 0x6E, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x41, 0xF1, 0x0C, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF2, 0x2C, 0x9A, +0x21, 0xF4, 0x00, 0x6C, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x00, 0x6E, 0x46, 0x10, 0x02, 0x75, +0x26, 0x61, 0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF3, +0x20, 0x9A, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, 0x08, 0x6C, +0x02, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x41, 0xF1, 0x0C, 0x6C, 0x01, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6A, 0x8E, 0xF2, +0x2C, 0x9A, 0xCE, 0xF4, 0x50, 0x98, 0x21, 0xF4, +0x00, 0x6C, 0xB1, 0x67, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xE1, 0xF0, 0x10, 0x6C, +0xB1, 0x67, 0x01, 0x6E, 0x25, 0x10, 0x10, 0xF0, +0x23, 0x6A, 0x0E, 0xF3, 0x20, 0x9A, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x41, 0xF1, 0x08, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, +0x0C, 0x6C, 0x02, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x23, 0x6A, 0x8E, 0xF2, 0x2C, 0x9A, 0xCE, 0xF4, +0x50, 0x98, 0x21, 0xF4, 0x00, 0x6C, 0xB1, 0x67, +0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xE1, 0xF0, 0x10, 0x6C, 0xB1, 0x67, 0x00, 0x6E, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x03, 0x25, 0x01, 0x6A, 0x4B, 0xEA, 0x0C, 0x10, +0x10, 0xF0, 0x23, 0x6A, 0xFF, 0x6C, 0x0E, 0xF3, +0xBC, 0x9A, 0xCC, 0xEC, 0x88, 0x34, 0x05, 0xF0, +0x00, 0x4C, 0xEC, 0xED, 0x00, 0x18, 0xC2, 0xD2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x0E, 0x90, 0x41, 0x2D, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF3, 0x5C, 0x9A, 0xFF, 0x69, 0xCC, 0xE9, +0x4C, 0xEF, 0x4A, 0xEF, 0x04, 0xD7, 0x19, 0x60, +0xD1, 0x67, 0xE2, 0x67, 0x80, 0x18, 0x33, 0x08, +0x61, 0x42, 0x31, 0x23, 0x00, 0x6C, 0x64, 0x67, +0x04, 0x95, 0x01, 0x6E, 0xA6, 0xEC, 0xCC, 0xED, +0x07, 0x2D, 0x01, 0x4B, 0xFF, 0x6D, 0xAC, 0xEB, +0x14, 0x73, 0x01, 0x4C, 0xF5, 0x61, 0x14, 0x6B, +0x04, 0x94, 0x04, 0xEB, 0x8F, 0xEB, 0x4C, 0xEB, +0x6D, 0xE8, 0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF3, +0x7C, 0x9A, 0x10, 0xF0, 0x23, 0x6E, 0x2E, 0xF3, +0xC0, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x0C, 0xEB, 0x00, 0xF5, 0x20, 0x31, +0x2D, 0xEB, 0x01, 0x6D, 0x81, 0xF4, 0x10, 0x6C, +0xAB, 0xED, 0x6C, 0xEE, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x0D, 0x6C, +0x40, 0xEA, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x0E, 0xD4, 0x6B, 0xA4, +0xFF, 0x68, 0xAC, 0xE8, 0x01, 0x6A, 0x60, 0xF1, +0x0B, 0x2B, 0x30, 0xF0, 0x21, 0x6A, 0xF1, 0xF0, +0x1C, 0xC2, 0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF3, +0xFC, 0x9A, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0x33, 0x08, 0x08, 0xD2, 0x08, 0x93, 0x00, 0x6A, +0x01, 0x4B, 0x01, 0x23, 0x01, 0x6A, 0x01, 0x6B, +0x4C, 0xEB, 0x07, 0xD3, 0x0E, 0x93, 0x60, 0xF2, +0x50, 0xA3, 0x00, 0x6B, 0x06, 0xD3, 0x12, 0x2A, +0x10, 0xF0, 0x23, 0x6A, 0x0E, 0x94, 0x0E, 0xF3, +0xFC, 0x9A, 0xA3, 0x67, 0xB8, 0x6E, 0x80, 0x18, +0x33, 0x08, 0x06, 0xD2, 0x06, 0x93, 0x00, 0x6A, +0x01, 0x4B, 0x01, 0x23, 0x01, 0x6A, 0x07, 0x93, +0x4C, 0xEB, 0x07, 0xD3, 0x0F, 0x58, 0x69, 0x60, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF3, 0x24, 0x9A, +0x08, 0x92, 0x30, 0xF0, 0x20, 0x6B, 0x01, 0xF4, +0x1C, 0x6C, 0x4C, 0xE9, 0xCE, 0xF4, 0x50, 0x9B, +0x01, 0xF7, 0x00, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x10, 0xF0, 0x23, 0x6B, 0x2E, 0xF3, 0xA8, 0x9B, +0x61, 0xF0, 0x00, 0x6C, 0x61, 0xF1, 0x0A, 0x6E, +0x40, 0xEA, 0x0E, 0x93, 0x0D, 0xE9, 0x60, 0xF2, +0x50, 0xA3, 0x07, 0x2A, 0x10, 0xF0, 0x23, 0x6A, +0x06, 0x93, 0x2E, 0xF3, 0x4C, 0x9A, 0x4D, 0xEB, +0x06, 0xD3, 0x0E, 0x70, 0x1C, 0x61, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0x21, 0xF2, 0x04, 0x6C, 0xAB, 0xED, 0x17, 0xF0, +0x1C, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x21, 0xF2, 0x08, 0x6C, 0xFF, 0xF7, 0x1F, 0x6D, +0x00, 0x6E, 0x40, 0xEA, 0x01, 0x6D, 0xCE, 0xF4, +0x50, 0x98, 0xA1, 0xF2, 0x0C, 0x6C, 0xAB, 0xED, +0x66, 0xF6, 0x07, 0x6E, 0x20, 0x10, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF4, +0x70, 0x98, 0x2E, 0xF3, 0xD0, 0x9A, 0x01, 0x6D, +0x21, 0xF2, 0x04, 0x6C, 0xAB, 0xED, 0x40, 0xEB, +0xCE, 0xF4, 0x50, 0x98, 0x21, 0xF2, 0x08, 0x6C, +0xFF, 0xF7, 0x1F, 0x6D, 0x11, 0xF0, 0x10, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x2E, 0xF3, 0xD4, 0x9B, 0x01, 0x6D, +0xA1, 0xF2, 0x0C, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0xAE, 0x10, 0x24, 0x58, 0xC0, 0xF0, 0x0F, 0x61, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF3, 0x24, 0x9A, +0x08, 0x92, 0x68, 0x40, 0xE4, 0x4B, 0x4C, 0xE9, +0xFF, 0x6A, 0x4C, 0xEB, 0x1D, 0x5B, 0x0D, 0xE9, +0x12, 0x61, 0x68, 0x40, 0xA4, 0x4B, 0x4C, 0xEB, +0x29, 0x5B, 0x05, 0x60, 0x10, 0xF0, 0x23, 0x6A, +0xAE, 0xF2, 0x58, 0x9A, 0x07, 0x10, 0x8D, 0x58, +0xA0, 0xF0, 0x15, 0x61, 0x10, 0xF0, 0x23, 0x6A, +0xEE, 0xF2, 0x54, 0x9A, 0x4D, 0xE9, 0x68, 0x40, +0xE4, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, 0x1D, 0x5B, +0x0A, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, +0x00, 0x6D, 0x01, 0x6E, 0x1B, 0x10, 0x68, 0x40, +0xA4, 0x4B, 0x4C, 0xEB, 0x2D, 0x5B, 0x0A, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x02, 0x6E, 0x0C, 0x10, 0x95, 0x58, 0x80, 0xF0, +0x0E, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, +0x00, 0x6D, 0x03, 0x6E, 0x40, 0xEA, 0x68, 0x40, +0xE4, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, 0x0D, 0x5B, +0x0D, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, +0x23, 0x6B, 0xCE, 0xF4, 0x50, 0x9A, 0x61, 0xF0, +0x00, 0x6C, 0x2E, 0xF3, 0xA8, 0x9B, 0x80, 0xF4, +0x14, 0x6E, 0x35, 0x10, 0x68, 0x40, 0xD4, 0x4B, +0x4C, 0xEB, 0x0D, 0x5B, 0x0D, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF4, +0x50, 0x9A, 0x61, 0xF0, 0x00, 0x6C, 0x2E, 0xF3, +0xA8, 0x9B, 0x40, 0xF4, 0x13, 0x6E, 0x23, 0x10, +0x68, 0x40, 0xA4, 0x4B, 0x4C, 0xEB, 0x11, 0x5B, +0x0D, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, +0x23, 0x6B, 0xCE, 0xF4, 0x50, 0x9A, 0x61, 0xF0, +0x00, 0x6C, 0x2E, 0xF3, 0xA8, 0x9B, 0x40, 0xF4, +0x12, 0x6E, 0x11, 0x10, 0x68, 0x40, 0x92, 0x4B, +0x4C, 0xEB, 0x3C, 0x5B, 0x48, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF4, +0x50, 0x9A, 0x2E, 0xF3, 0xA8, 0x9B, 0x61, 0xF0, +0x00, 0x6C, 0x00, 0xF4, 0x12, 0x6E, 0x40, 0xEA, +0x0E, 0x93, 0x60, 0xF2, 0x50, 0xA3, 0x13, 0x2A, +0xC7, 0x48, 0xFF, 0x6A, 0x4C, 0xE8, 0x13, 0x58, +0x07, 0x60, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF3, +0x58, 0x9A, 0x06, 0x93, 0x4C, 0xEB, 0x06, 0x10, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF3, 0x4C, 0x9A, +0x06, 0x93, 0x4D, 0xEB, 0x06, 0xD3, 0x10, 0xF0, +0x23, 0x6A, 0x0E, 0xF3, 0x1C, 0x4A, 0x0E, 0x94, +0xE0, 0x9A, 0x00, 0x6D, 0x18, 0x6E, 0x04, 0xD1, +0x80, 0x18, 0x3E, 0x08, 0x07, 0x90, 0x0E, 0x93, +0x4C, 0xE8, 0x60, 0xF2, 0x50, 0xA3, 0x0F, 0x2A, +0x83, 0x67, 0x10, 0xF0, 0x23, 0x6B, 0x0E, 0xF3, +0x1C, 0x4B, 0x06, 0x92, 0xE0, 0x9B, 0x00, 0x6D, +0xB8, 0x6E, 0x04, 0xD2, 0x80, 0x18, 0x3E, 0x08, +0x4C, 0xE8, 0xFF, 0x6A, 0x4C, 0xE8, 0x0B, 0xE8, +0xC0, 0xF7, 0x02, 0x32, 0x01, 0x10, 0x00, 0x6A, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0xAC, 0xEA, +0x06, 0xD2, 0x6B, 0xA4, 0x24, 0x67, 0x01, 0x6A, +0x80, 0xF0, 0x16, 0x2B, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF3, 0xFC, 0x9A, 0x00, 0x6D, 0x18, 0x6E, +0x80, 0x18, 0x33, 0x08, 0x07, 0xD2, 0x06, 0x92, +0x0F, 0x5A, 0x36, 0x60, 0x30, 0xF0, 0x20, 0x68, +0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF2, 0xB0, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0xF0, 0x08, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x40, 0xF4, 0x14, 0x6C, 0x80, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0xEE, 0xF2, 0xB4, 0x9B, 0x81, 0xF2, +0x00, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0xF0, 0x14, 0x6C, 0x1F, 0xF4, +0x00, 0x6D, 0x0F, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x23, 0x6A, 0x2E, 0xF3, 0x1C, 0x9A, 0x07, 0x92, +0x4C, 0xE8, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF2, +0x59, 0xA2, 0x03, 0x22, 0x91, 0x67, 0x00, 0x6D, +0x38, 0x10, 0x91, 0x67, 0x01, 0x6D, 0x35, 0x10, +0x06, 0x92, 0x24, 0x5A, 0x50, 0x61, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x23, 0x6B, 0xEE, 0xF2, +0xB4, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x81, 0xF2, +0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x40, 0xF4, 0x14, 0x6C, 0x80, 0x6D, +0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6B, +0xCE, 0xF4, 0x50, 0x98, 0xCE, 0xF2, 0xB0, 0x9B, +0x01, 0xF0, 0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0xF0, 0x14, 0x6C, +0x1F, 0xF4, 0x00, 0x6D, 0x0F, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF3, 0x1C, 0x9A, +0x07, 0x92, 0x91, 0x67, 0x02, 0x6D, 0x4C, 0xE8, +0x10, 0xF0, 0x23, 0x6A, 0x4E, 0xF3, 0x40, 0x9A, +0x4D, 0xE8, 0x00, 0x18, 0x6A, 0xC7, 0x10, 0xF0, +0x23, 0x6A, 0x0E, 0xF3, 0xFC, 0x9A, 0x91, 0x67, +0x00, 0x6D, 0x18, 0x6E, 0x04, 0xD0, 0x80, 0x18, +0x3E, 0x08, 0x06, 0x95, 0x91, 0x67, 0x02, 0x67, +0x80, 0x18, 0xF3, 0x07, 0x0C, 0x22, 0x07, 0x92, +0x00, 0x6C, 0x01, 0x4A, 0x01, 0x22, 0x01, 0x6C, +0xFF, 0x6B, 0x0C, 0xEB, 0x8C, 0xEB, 0x00, 0x6A, +0x03, 0x23, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x0A, 0xD4, 0x0C, 0xD6, +0x6B, 0xA4, 0xFF, 0x68, 0xAC, 0xE8, 0x01, 0x6A, +0x20, 0xF1, 0x01, 0x2B, 0x06, 0x5E, 0x00, 0xF1, +0x1D, 0x60, 0x01, 0x76, 0x02, 0x61, 0x03, 0x58, +0x04, 0x10, 0x0C, 0x93, 0x02, 0x73, 0x03, 0x61, +0x05, 0x58, 0x00, 0xF1, 0x13, 0x60, 0x0C, 0x93, +0x30, 0xF0, 0x21, 0x6A, 0x0A, 0x94, 0xF1, 0xF0, +0x78, 0xDA, 0x10, 0xF0, 0x23, 0x6A, 0x0E, 0xF3, +0xFC, 0x9A, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0x33, 0x08, 0x22, 0x67, 0x0C, 0x92, 0x06, 0x5A, +0x08, 0x60, 0x48, 0x33, 0x10, 0xF0, 0x23, 0x6A, +0x0E, 0xF1, 0x04, 0x4A, 0x69, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x51, 0x67, 0xDF, 0x10, 0x01, 0x6D, +0xA1, 0xF0, 0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x18, +0xC2, 0xD2, 0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF3, +0x64, 0x9B, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0xF0, 0x98, 0x4C, 0xEB, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF3, 0xC8, 0x9A, 0x01, 0x6D, 0xA1, 0xF0, +0x0C, 0x6C, 0xAB, 0xED, 0x6D, 0xEE, 0x40, 0xEF, +0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF4, 0x50, 0x98, +0xC1, 0xF0, 0x04, 0x6C, 0xCE, 0xF2, 0xAC, 0x9B, +0xB8, 0x10, 0x01, 0x70, 0x09, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF2, +0x00, 0x6C, 0x10, 0x6D, 0x01, 0x6E, 0x08, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x01, 0xF2, 0x00, 0x6C, 0x10, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0xC2, 0xD2, 0x10, 0xF0, +0x23, 0x6B, 0x4E, 0xF3, 0xEC, 0x9B, 0x0F, 0x6E, +0x0C, 0xEE, 0x4C, 0xEF, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF3, 0x50, 0x9A, 0xC8, 0x36, 0x01, 0x6D, +0x4D, 0xEE, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x70, 0x9A, 0xED, 0xEE, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x23, 0x6B, +0xCE, 0xF2, 0xAC, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x01, 0xF4, 0x01, 0x6A, +0x4B, 0xEA, 0x2C, 0xEA, 0x01, 0xF0, 0x00, 0x6B, +0x2F, 0x10, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0xC2, 0xD2, 0x10, 0xF0, +0x23, 0x6B, 0x4E, 0xF3, 0xF4, 0x9B, 0x0F, 0x6E, +0x0C, 0xEE, 0x4C, 0xEF, 0x10, 0xF0, 0x23, 0x6A, +0x4E, 0xF3, 0x58, 0x9A, 0xC8, 0x36, 0x01, 0x6D, +0x4D, 0xEE, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x70, 0x9A, 0xED, 0xEE, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x23, 0x6B, +0xCE, 0xF2, 0xAC, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x01, 0xF4, 0x01, 0x6A, +0x4B, 0xEA, 0x2C, 0xEA, 0x00, 0xF4, 0x00, 0x6B, +0x6D, 0xEA, 0x48, 0x10, 0x01, 0x6D, 0xA1, 0xF0, +0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x18, 0xC2, 0xD2, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF3, 0x7C, 0x9B, +0x30, 0xF0, 0x20, 0x68, 0x01, 0x6D, 0x4C, 0xEB, +0x10, 0xF0, 0x23, 0x6A, 0xCE, 0xF4, 0xF0, 0x98, +0xA1, 0xF0, 0x0C, 0x6C, 0xAB, 0xED, 0x6E, 0xF3, +0xC0, 0x9A, 0x17, 0x10, 0x01, 0x6D, 0xA1, 0xF0, +0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x18, 0xC2, 0xD2, +0x10, 0xF0, 0x23, 0x6B, 0x4E, 0xF3, 0x7C, 0x9B, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0xF0, 0x98, +0x4C, 0xEB, 0x10, 0xF0, 0x23, 0x6A, 0x6E, 0xF3, +0xC4, 0x9A, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x6D, 0xEE, 0x40, 0xEF, 0x10, 0xF0, +0x23, 0x6B, 0xCE, 0xF2, 0xAC, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0xC1, 0xF0, 0x04, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x8E, 0xF2, 0xAC, 0x9B, 0xC1, 0xF0, +0x08, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0x01, 0xF4, +0x00, 0x6A, 0x2D, 0xEA, 0x04, 0xD2, 0x10, 0xF0, +0x23, 0x6A, 0x0A, 0x94, 0x0E, 0xF3, 0xFC, 0x9A, +0x00, 0x6D, 0x18, 0x6E, 0x01, 0x49, 0x80, 0x18, +0x3E, 0x08, 0x00, 0x6C, 0x01, 0x21, 0x01, 0x6C, +0xFF, 0x6B, 0x4C, 0xEB, 0x8C, 0xEB, 0x06, 0x23, +0x0A, 0x94, 0x0C, 0x95, 0x80, 0x18, 0xF7, 0x07, +0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x68, 0x0C, 0xED, 0x24, 0x67, 0x0D, 0xD7, +0x04, 0xD5, 0xCC, 0xE8, 0x80, 0x18, 0x23, 0x09, +0x0F, 0x22, 0x04, 0x95, 0x91, 0x67, 0x80, 0x18, +0x65, 0x08, 0x0A, 0x22, 0x0D, 0x96, 0x91, 0x67, +0xB0, 0x67, 0x80, 0x18, 0x77, 0x09, 0x4B, 0xEB, +0x4D, 0xEB, 0xC0, 0xF7, 0x62, 0x32, 0x01, 0x10, +0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6B, +0x86, 0xF0, 0x99, 0xA3, 0x30, 0xF0, 0x20, 0x6A, +0x1F, 0x6B, 0x8C, 0xEB, 0xAF, 0xF4, 0x18, 0x4A, +0xC0, 0xF5, 0x7C, 0xC2, 0xFF, 0x6D, 0xFF, 0x4B, +0xAC, 0xEB, 0x00, 0x6C, 0x07, 0x5B, 0xC0, 0xF5, +0x9F, 0xC2, 0x08, 0x60, 0x10, 0xF0, 0x23, 0x6A, +0x68, 0x33, 0x0E, 0xF1, 0x1C, 0x4A, 0x69, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x01, 0x6B, 0xC0, 0xF5, +0x7D, 0xC2, 0xC0, 0xF5, 0x9E, 0xC2, 0x0A, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0x01, 0x6B, 0xC0, 0xF5, 0x7D, 0xC2, 0xC0, 0xF5, +0x7E, 0xC2, 0x00, 0x6C, 0xE0, 0xF5, 0x81, 0xC2, +0x38, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, +0x18, 0x4A, 0x01, 0x6B, 0xC0, 0xF5, 0x7D, 0xC2, +0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x01, 0x6B, +0xAF, 0xF4, 0x18, 0x4A, 0xC0, 0xF5, 0x7D, 0xC2, +0x00, 0x6B, 0xC0, 0xF5, 0x7E, 0xC2, 0x23, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, +0x01, 0x6C, 0x00, 0x6B, 0xC0, 0xF5, 0x9D, 0xC2, +0xC0, 0xF5, 0x7E, 0xC2, 0xDF, 0x17, 0x30, 0xF0, +0x20, 0x6A, 0xAF, 0xF4, 0x18, 0x4A, 0x00, 0x6B, +0x02, 0x6C, 0xC0, 0xF5, 0x7D, 0xC2, 0xE0, 0xF5, +0x61, 0xC2, 0xC0, 0xF5, 0x9E, 0xC2, 0x01, 0x6B, +0x0C, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xAF, 0xF4, +0x18, 0x4A, 0x01, 0x6B, 0x00, 0x6C, 0xC0, 0xF5, +0x7D, 0xC2, 0xC0, 0xF5, 0x9E, 0xC2, 0xE0, 0xF5, +0x61, 0xC2, 0xE0, 0xF5, 0x60, 0xC2, 0x20, 0xE8, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0xFF, 0x6A, 0xAF, 0xF4, +0x18, 0x4B, 0x8C, 0xEA, 0xC0, 0xF5, 0x9D, 0xA3, +0x4F, 0x24, 0xC0, 0xF5, 0x7F, 0xA3, 0x00, 0x69, +0x01, 0x23, 0x01, 0x69, 0x30, 0xF0, 0x21, 0x6B, +0x90, 0xF2, 0x78, 0xA3, 0x02, 0x2B, 0x01, 0x6B, +0x6E, 0xE9, 0x05, 0x2A, 0x3B, 0x10, 0x01, 0x6A, +0x4E, 0xE9, 0x04, 0xD2, 0x02, 0x10, 0x00, 0x6A, +0x04, 0xD2, 0x10, 0xF0, 0x23, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0x6E, 0xF3, 0xA8, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x4C, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0x04, 0x93, 0x14, 0x2B, 0xCE, 0xF4, 0x50, 0x98, +0xA1, 0xF4, 0x14, 0x6C, 0xFF, 0x6D, 0x77, 0x6E, +0x40, 0xEA, 0x01, 0x59, 0x38, 0x67, 0x10, 0xF0, +0x23, 0x6B, 0x02, 0x6E, 0xCE, 0xF4, 0x50, 0x98, +0xA1, 0xF4, 0x14, 0x6C, 0x0E, 0xF3, 0xA0, 0x9B, +0x3B, 0xE6, 0x12, 0x10, 0xCE, 0xF4, 0x50, 0x98, +0xA1, 0xF4, 0x14, 0x6C, 0xFF, 0x6D, 0x66, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x23, 0x6B, 0x01, 0x59, +0xCE, 0xF4, 0x50, 0x98, 0x0E, 0xF3, 0xA0, 0x9B, +0xD8, 0x67, 0xA1, 0xF4, 0x14, 0x6C, 0x01, 0x4E, +0x40, 0xEA, 0x06, 0x10, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF2, 0x59, 0xA2, 0xC0, 0x22, 0xC3, 0x17, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x0F, 0x5C, 0x09, 0x60, 0x10, 0xF0, 0x23, 0x6A, +0x6E, 0xF3, 0x6C, 0x9A, 0xFC, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x24, 0x5C, +0x0A, 0x61, 0x10, 0xF0, 0x23, 0x6B, 0x6E, 0xF3, +0x8C, 0x9B, 0x03, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, +0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, 0x20, 0xE8, +0x10, 0xF0, 0x21, 0x6A, 0x84, 0xF4, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x24, 0xF5, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC4, 0xF5, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x24, 0xF6, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x64, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF6, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x65, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x45, 0xF2, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x45, 0xF3, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC5, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA5, 0xF7, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA5, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x06, 0xF1, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC6, 0xF1, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x00, 0x00, 0x00, 0x00, +0x3F, 0x9C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 +}; + +u32 array_length_mp_8821c_fw_spic = 73216; + +#ifdef CONFIG_WOWLAN + +u8 array_mp_8821c_fw_wowlan[] = { +0x21, 0x88, 0x00, 0x00, 0x18, 0x00, 0x08, 0x00, +0x0C, 0xBC, 0x11, 0xA2, 0x00, 0x00, 0x00, 0x00, +0x01, 0x0C, 0x12, 0x0D, 0xE4, 0x07, 0x00, 0x00, +0x18, 0x00, 0x00, 0x00, 0x0C, 0x00, 0x00, 0x00, +0x00, 0x00, 0x20, 0x80, 0xC0, 0x7C, 0x00, 0x00, +0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, +0x38, 0xBA, 0x00, 0x00, 0x38, 0x5C, 0x00, 0x00, +0x00, 0x00, 0x10, 0x80, 0x00, 0x00, 0x03, 0x80, +0x00, 0x00, 0x04, 0x04, 0x08, 0x08, 0x08, 0x08, +0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, 0x0C, +0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, +0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, 0x14, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, 0x1C, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x03, 0x00, 0x01, 0xFE, 0x03, 0x01, 0x01, 0xFE, +0x03, 0x02, 0x01, 0xFE, 0x03, 0x03, 0x01, 0xFE, +0x03, 0x04, 0x01, 0xFE, 0x03, 0x05, 0x01, 0xFE, +0x03, 0x06, 0x01, 0xFE, 0x03, 0x07, 0x01, 0xFE, +0x06, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, +0x01, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00, +0x00, 0x01, 0x10, 0x00, 0x01, 0x00, 0x03, 0x80, +0x99, 0x01, 0x03, 0x80, 0x99, 0x01, 0x03, 0x80, +0x01, 0x58, 0x03, 0x80, 0x00, 0x00, 0x00, 0x00, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0xF5, 0x59, 0x03, 0x80, 0x01, 0x00, 0x00, 0x00, +0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x94, 0x83, 0x20, 0x80, 0x00, 0x50, 0xF2, 0x01, +0x06, 0x09, 0x0C, 0x12, 0x18, 0x24, 0x30, 0x36, +0x01, 0x02, 0x05, 0x0B, 0x00, 0x00, 0x00, 0x00, +0x01, 0x02, 0x03, 0x06, 0x05, 0x06, 0x07, 0x08, +0x09, 0x0A, 0x0B, 0x2C, 0xFF, 0x00, 0x01, 0x02, +0x02, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, +0x28, 0x28, 0x32, 0x28, 0x1E, 0x19, 0x19, 0x19, +0x18, 0x18, 0x12, 0x0F, 0x1E, 0x1E, 0x19, 0x1E, +0x18, 0x16, 0x0C, 0x0C, 0x1E, 0x1E, 0x19, 0x1E, +0x18, 0x16, 0x0C, 0x0C, 0x1E, 0x1E, 0x19, 0x1C, +0x18, 0x14, 0x0C, 0x0A, 0x1E, 0x1E, 0x19, 0x1E, +0x19, 0x18, 0x0F, 0x0E, 0x1E, 0x1E, 0x1E, 0x1E, +0x1C, 0x16, 0x14, 0x12, 0x0C, 0x0A, 0x1E, 0x1E, +0x1E, 0x1E, 0x1A, 0x16, 0x12, 0x10, 0x0C, 0x0A, +0x1E, 0x1E, 0x1E, 0x1E, 0x18, 0x16, 0x0D, 0x0E, +0x0C, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x12, 0x12, 0x14, 0x12, +0x0F, 0x0F, 0x0C, 0x0C, 0x09, 0x08, 0x08, 0x07, +0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, 0x05, 0x04, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, 0x07, 0x06, +0x0A, 0x0A, 0x08, 0x08, 0x08, 0x07, 0x07, 0x06, +0x04, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, 0x09, 0x07, +0x07, 0x06, 0x05, 0x04, 0x0C, 0x0C, 0x0A, 0x0A, +0x09, 0x07, 0x07, 0x06, 0x05, 0x04, 0x0A, 0x0A, +0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, +0x02, 0x02, 0x02, 0x04, 0x02, 0x04, 0x06, 0x06, +0x08, 0x08, 0x09, 0x09, 0x04, 0x08, 0x08, 0x08, +0x0C, 0x10, 0x10, 0x18, 0x04, 0x08, 0x08, 0x08, +0x0C, 0x10, 0x10, 0x18, 0x05, 0x08, 0x08, 0x09, +0x10, 0x14, 0x1C, 0x20, 0x04, 0x06, 0x08, 0x0A, +0x10, 0x18, 0x18, 0x20, 0x03, 0x05, 0x08, 0x09, +0x10, 0x14, 0x1C, 0x24, 0x2A, 0x2C, 0x05, 0x07, +0x09, 0x0A, 0x10, 0x14, 0x1C, 0x28, 0x2C, 0x30, +0x06, 0x08, 0x0A, 0x0C, 0x12, 0x18, 0x1E, 0x30, +0x38, 0x42, 0x0A, 0x0C, 0x0C, 0x12, 0x16, 0x1C, +0x20, 0x24, 0x24, 0x30, 0x01, 0x01, 0x01, 0x01, +0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, +0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, +0x02, 0x04, 0x06, 0x07, 0x08, 0x0A, 0x0B, 0x0C, +0x03, 0x05, 0x06, 0x07, 0x08, 0x0A, 0x0B, 0x0C, +0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, +0x02, 0x04, 0x06, 0x07, 0x08, 0x09, 0x0B, 0x0C, +0x0C, 0x0C, 0x03, 0x05, 0x06, 0x07, 0x08, 0x09, +0x0B, 0x0C, 0x0C, 0x0C, 0x05, 0x06, 0x07, 0x08, +0x09, 0x0A, 0x0B, 0x0C, 0x0C, 0x0C, 0x05, 0x06, +0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0C, 0x0C, +0x2C, 0x00, 0x04, 0x00, 0x2D, 0x00, 0x2C, 0x01, +0x2D, 0x01, 0x2C, 0x02, 0x2E, 0x01, 0xFF, 0x00, +0x2D, 0x02, 0xFF, 0x00, 0x36, 0x2D, 0xFF, 0x36, +0x2E, 0xFF, 0x37, 0x2F, 0xFF, 0x41, 0x38, 0x30, +0x39, 0x42, 0x31, 0x42, 0x3A, 0x32, 0x43, 0x3A, +0x33, 0x43, 0x3A, 0x34, 0x3A, 0x44, 0x35, 0x44, +0x3B, 0xFF, 0x37, 0x2E, 0x40, 0x38, 0x30, 0x41, +0x39, 0x42, 0x31, 0x3A, 0x43, 0x32, 0x3B, 0x43, +0x35, 0x3C, 0x44, 0xFF, 0x3D, 0x45, 0xFF, 0x3E, +0x45, 0xFF, 0x45, 0x3F, 0xFF, 0x46, 0xFF, 0xFF, +0x37, 0x41, 0x2F, 0x39, 0x42, 0x31, 0x43, 0x3A, +0x33, 0x44, 0x3B, 0x35, 0x45, 0x3D, 0xFF, 0x46, +0x47, 0x3E, 0x47, 0xFF, 0xFF, 0x48, 0xFF, 0xFF, +0x49, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, +0x0D, 0x14, 0xFF, 0x15, 0x0E, 0xFF, 0x15, 0x0F, +0xFF, 0x16, 0x10, 0xFF, 0x17, 0x1E, 0x11, 0x1E, +0x18, 0x12, 0x1F, 0x18, 0x13, 0x18, 0x1F, 0xFF, +0x15, 0x0E, 0xFF, 0x16, 0x1D, 0x10, 0x17, 0x1E, +0x10, 0x18, 0x1E, 0x11, 0x19, 0x1F, 0xFF, 0x1A, +0x20, 0xFF, 0x21, 0x1B, 0xFF, 0x21, 0xFF, 0xFF, +0x15, 0x13, 0x0F, 0x17, 0x1E, 0x11, 0x18, 0x1F, +0x13, 0x20, 0x19, 0xFF, 0x21, 0x1B, 0xFF, 0x22, +0xFF, 0xFF, 0x23, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, +0x04, 0x04, 0x04, 0x36, 0x2C, 0xFF, 0x2D, 0xFF, +0xFF, 0x2E, 0x37, 0xFF, 0x38, 0x41, 0x2F, 0x39, +0x42, 0x30, 0x43, 0x39, 0x31, 0x42, 0x39, 0x32, +0x43, 0x3A, 0x33, 0x43, 0x3A, 0x34, 0x2D, 0x2C, +0xFF, 0x36, 0x2E, 0xFF, 0x37, 0x2F, 0x40, 0x38, +0x30, 0x41, 0x42, 0x33, 0x39, 0x43, 0x35, 0x3A, +0x3B, 0x43, 0x34, 0x44, 0x3C, 0x3B, 0x45, 0x3D, +0x3C, 0x45, 0x3E, 0x3D, 0x37, 0x2E, 0xFF, 0x38, +0x2F, 0x40, 0x39, 0x31, 0x41, 0x3A, 0x42, 0xFF, +0x43, 0x3B, 0xFF, 0x44, 0x3C, 0xFF, 0x45, 0x3D, +0x3C, 0x46, 0x3F, 0x45, 0x47, 0x46, 0x45, 0x48, +0x47, 0x47, 0x00, 0x00, 0x04, 0xFF, 0xFF, 0x0C, +0xFF, 0xFF, 0x0D, 0x14, 0xFF, 0x0E, 0x15, 0xFF, +0x16, 0x0F, 0xFF, 0x17, 0x10, 0xFF, 0x17, 0x11, +0xFF, 0x17, 0x12, 0xFF, 0x0D, 0x0C, 0xFF, 0x14, +0x0E, 0xFF, 0x15, 0x0F, 0xFF, 0x16, 0x1D, 0x10, +0x17, 0x1E, 0x12, 0x18, 0x1F, 0x13, 0x19, 0x20, +0x19, 0x20, 0x1A, 0x19, 0x14, 0x0E, 0xFF, 0x15, +0x1C, 0xFF, 0x17, 0x1D, 0x11, 0x18, 0x1E, 0x13, +0x19, 0x1F, 0x1E, 0x20, 0x1A, 0x1F, 0x21, 0x1B, +0x20, 0x22, 0x21, 0x1B, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x24, 0x26, 0x2A, +0x00, 0x00, 0x00, 0x1F, 0x21, 0x25, 0x27, 0x28, +0x00, 0x00, 0x00, 0x00, 0x23, 0x26, 0x28, 0x30, +0x00, 0x00, 0x00, 0x00, 0x23, 0x26, 0x28, 0x2A, +0x00, 0x00, 0x00, 0x00, 0x23, 0x26, 0x28, 0x2A, +0x00, 0x00, 0x00, 0x00, 0x24, 0x28, 0x2A, 0x2C, +0x2E, 0x30, 0x00, 0x00, 0x00, 0x00, 0x26, 0x29, +0x2B, 0x2D, 0x2F, 0x31, 0x00, 0x00, 0x00, 0x00, +0x28, 0x2A, 0x2C, 0x2E, 0x30, 0x32, 0x00, 0x00, +0x00, 0x1F, 0x23, 0x26, 0x28, 0x2A, 0x2A, 0x2A, +0x01, 0x00, 0x02, 0x00, 0x05, 0x00, 0x0B, 0x00, +0x06, 0x00, 0x09, 0x00, 0x0C, 0x00, 0x12, 0x00, +0x18, 0x00, 0x24, 0x00, 0x30, 0x00, 0x36, 0x00, +0x0E, 0x00, 0x1B, 0x00, 0x29, 0x00, 0x36, 0x00, +0x51, 0x00, 0x6C, 0x00, 0x7A, 0x00, 0x87, 0x00, +0x1B, 0x00, 0x36, 0x00, 0x51, 0x00, 0x6C, 0x00, +0xA2, 0x00, 0xD8, 0x00, 0xF3, 0x00, 0x0E, 0x01, +0x29, 0x00, 0x51, 0x00, 0x7A, 0x00, 0xA2, 0x00, +0xF3, 0x00, 0x44, 0x01, 0x6D, 0x01, 0x95, 0x01, +0x36, 0x00, 0x6C, 0x00, 0xA2, 0x00, 0xD8, 0x00, +0x44, 0x01, 0xB0, 0x01, 0xE6, 0x01, 0x1C, 0x02, +0x0E, 0x00, 0x1B, 0x00, 0x29, 0x00, 0x36, 0x00, +0x51, 0x00, 0x6C, 0x00, 0x7A, 0x00, 0x87, 0x00, +0xA2, 0x00, 0xB4, 0x00, 0x1B, 0x00, 0x36, 0x00, +0x51, 0x00, 0x6C, 0x00, 0xA2, 0x00, 0xD8, 0x00, +0xF3, 0x00, 0xFF, 0x00, 0x23, 0x01, 0x44, 0x01, +0x29, 0x00, 0x51, 0x00, 0x7A, 0x00, 0xA2, 0x00, +0xF3, 0x00, 0x44, 0x01, 0x64, 0x01, 0x64, 0x01, +0xB5, 0x01, 0xE6, 0x01, 0x36, 0x00, 0x6C, 0x00, +0xA2, 0x00, 0xD8, 0x00, 0x44, 0x01, 0xB0, 0x01, +0xE6, 0x01, 0x1C, 0x02, 0x88, 0x02, 0xD0, 0x02, +0x14, 0x14, 0x15, 0x15, 0x16, 0x17, 0x17, 0x18, +0x1C, 0x1C, 0x1C, 0x1C, 0x1D, 0x1D, 0x1E, 0x1E, +0x1C, 0x1C, 0x1D, 0x1E, 0x1F, 0x20, 0x20, 0x20, +0x36, 0x36, 0x37, 0x37, 0x38, 0x39, 0x39, 0x3A, +0x3A, 0x3A, 0x00, 0x00, 0x40, 0x40, 0x40, 0x40, +0x41, 0x41, 0x42, 0x42, 0x43, 0x43, 0x00, 0x00, +0x40, 0x40, 0x41, 0x42, 0x43, 0x44, 0x44, 0x44, +0x45, 0x46, 0x00, 0x00, 0x00, 0xF0, 0x01, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x01, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x07, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x07, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, +0x00, 0x00, 0x30, 0xC0, 0xE0, 0x00, 0x00, 0x00, +0x00, 0x0C, 0x0E, 0x38, 0x18, 0x00, 0x00, 0x00, +0x00, 0x83, 0x01, 0x06, 0x80, 0x03, 0x00, 0x00, +0x00, 0x00, 0x70, 0xE0, 0x00, 0x00, 0x00, 0x00, +0x30, 0xC6, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x30, 0xF0, 0x21, 0x6C, 0x18, 0xF0, 0x00, 0x4C, +0xBC, 0x65, 0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x77, 0xF0, +0x20, 0x6C, 0x80, 0xF0, 0x80, 0x9C, 0x80, 0xF0, +0x20, 0x6E, 0xCC, 0xEC, 0x1E, 0x24, 0x30, 0xF0, +0x21, 0x6C, 0xF4, 0xF7, 0x1C, 0x4C, 0x80, 0x9C, +0xBC, 0x65, 0x30, 0xF0, 0x21, 0x6C, 0xF4, 0xF7, +0x18, 0x4C, 0x80, 0x9C, 0xFC, 0x65, 0x9F, 0x67, +0x77, 0xF0, 0x24, 0x6D, 0xE0, 0xF2, 0x90, 0xDD, +0x9D, 0x67, 0x77, 0xF0, 0x24, 0x6D, 0xE0, 0xF2, +0x94, 0xDD, 0x9D, 0x67, 0x85, 0x9C, 0x77, 0xF0, +0x24, 0x6D, 0xE0, 0xF2, 0x98, 0xDD, 0x20, 0xE8, +0x00, 0x65, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x00, 0x6E, 0x30, 0xF0, 0x20, 0x6F, +0x2F, 0xF0, 0x08, 0x4F, 0xC0, 0xDC, 0x04, 0x4C, +0xE3, 0xEC, 0xB8, 0x67, 0xFB, 0x2D, 0x30, 0xF0, +0x21, 0x6C, 0x90, 0xF3, 0x14, 0x4C, 0x00, 0x6E, +0x30, 0xF0, 0x21, 0x6F, 0x30, 0xF5, 0x08, 0x4F, +0xC0, 0xDC, 0x04, 0x4C, 0xE3, 0xEC, 0xB8, 0x67, +0xFB, 0x2D, 0x30, 0xF0, 0x21, 0x6C, 0x15, 0xF0, +0x00, 0x4C, 0x00, 0x6E, 0x30, 0xF0, 0x21, 0x6F, +0x18, 0xF0, 0x00, 0x4F, 0xC0, 0xDC, 0x04, 0x4C, +0xE3, 0xEC, 0xB8, 0x67, 0xFB, 0x2D, 0x10, 0xF0, +0x23, 0x6C, 0xC0, 0xF0, 0x01, 0x4C, 0x00, 0xEC, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xC0, 0xF0, 0x01, 0x4A, 0x40, 0xDB, +0x00, 0x1C, 0x94, 0x00, 0x80, 0x18, 0xBB, 0x06, +0x80, 0x18, 0xB4, 0x05, 0x80, 0x18, 0xD6, 0x05, +0x80, 0x18, 0x7A, 0x06, 0x80, 0x18, 0x02, 0x06, +0x80, 0x18, 0x97, 0x06, 0x80, 0x18, 0xF2, 0x03, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF7, 0x54, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6C, 0x30, 0xF0, 0x21, 0x6A, 0x80, 0xF1, +0x08, 0x4C, 0x15, 0xF0, 0x00, 0x4A, 0x43, 0xDC, +0xCE, 0xF7, 0x40, 0x98, 0x00, 0x6D, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, 0x50, 0xDB, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF7, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x6F, 0xF0, 0x08, 0x4C, +0x01, 0x6D, 0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6B, +0xD0, 0xF3, 0x54, 0xDB, 0x30, 0xF0, 0x20, 0x6C, +0x30, 0xF0, 0x21, 0x6A, 0x2F, 0xF0, 0x08, 0x4C, +0x15, 0xF4, 0x00, 0x4A, 0x43, 0xDC, 0xCE, 0xF7, +0x40, 0x98, 0x00, 0x6D, 0x40, 0xEA, 0x30, 0xF0, +0x21, 0x6B, 0xD0, 0xF3, 0x4C, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x56, 0xF7, 0x6C, 0x9A, 0xFF, 0xF7, +0x1F, 0x6C, 0x10, 0xF0, 0x00, 0x6D, 0x40, 0xAB, +0xAB, 0xED, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xCB, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF7, +0x58, 0x9A, 0x40, 0xEA, 0x00, 0x1C, 0x95, 0x45, +0xFF, 0x17, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x6D, 0xB8, 0x00, 0x65, 0x00, 0xF0, 0x20, 0x6A, +0x7C, 0x4A, 0x6C, 0xEA, 0x1C, 0x22, 0x00, 0xF0, +0x20, 0x6B, 0x28, 0x4B, 0x6A, 0xEA, 0x0B, 0x61, +0x4E, 0xB8, 0x00, 0x65, 0x00, 0xF0, 0x20, 0x6B, +0x01, 0x4B, 0x6B, 0xE2, 0x60, 0xAA, 0xBF, 0xF6, +0x1A, 0x6A, 0x6A, 0xEA, 0x31, 0x60, 0x77, 0xF0, +0x24, 0x6A, 0xA0, 0xF1, 0x1C, 0x4A, 0x1D, 0xF4, +0x00, 0x6B, 0x60, 0xDA, 0x10, 0xF0, 0x23, 0x6A, +0x22, 0xF5, 0x19, 0x4A, 0x00, 0xEA, 0x00, 0xF0, +0x20, 0x6A, 0x1F, 0xF7, 0x00, 0x6A, 0x4C, 0xEB, +0x4C, 0xB8, 0x00, 0x65, 0x6C, 0xEA, 0x42, 0x32, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF0, 0x00, 0x4B, +0x49, 0xE3, 0x40, 0xA2, 0x30, 0xF0, 0x20, 0x6B, +0x40, 0xF1, 0x08, 0x4B, 0x69, 0xE2, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF2, 0x08, 0x4B, 0x60, 0x9B, +0x05, 0x2B, 0x10, 0xF0, 0x23, 0x6B, 0x60, 0xF3, +0x1D, 0x4B, 0x00, 0xEB, 0x10, 0xF0, 0x23, 0x6B, +0x00, 0xF4, 0x11, 0x4B, 0x00, 0xEB, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x0D, 0xF1, 0x1C, 0x4A, +0x00, 0xF0, 0x20, 0x6B, 0x01, 0x6B, 0x60, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x40, 0xF2, 0x05, 0x4B, +0x00, 0xEB, 0x00, 0x65, 0x5A, 0xB8, 0x00, 0x65, +0x7B, 0xB8, 0x00, 0x65, 0x40, 0xE8, 0x5A, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x7B, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x30, 0xF0, +0x20, 0x6A, 0x0D, 0xF1, 0x1C, 0x4A, 0x00, 0xF0, +0x20, 0x6B, 0x60, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0x2D, 0xF1, 0x18, 0x4A, 0x60, 0x9A, 0x41, 0x9A, +0x6A, 0xEA, 0x0D, 0x61, 0x6E, 0xB8, 0x00, 0x65, +0x62, 0x43, 0xCB, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x5A, 0xB8, 0x00, 0x65, 0x7B, 0xB8, +0x00, 0x65, 0x00, 0xBA, 0x00, 0x65, 0x36, 0x23, +0xDF, 0xF7, 0x00, 0x03, 0x86, 0xDB, 0xA7, 0xDB, +0xC8, 0xDB, 0xE9, 0xDB, 0x0A, 0xDB, 0x2B, 0xDB, +0x98, 0x67, 0x8C, 0xDB, 0x9F, 0x67, 0x8E, 0xDB, +0x12, 0xEC, 0x10, 0xED, 0x82, 0xDB, 0xA3, 0xDB, +0x9A, 0xB8, 0x00, 0x65, 0x84, 0xDB, 0x9B, 0xB8, +0x00, 0x65, 0x85, 0xDB, 0x8E, 0xB8, 0x00, 0x65, +0x82, 0x44, 0x81, 0xDB, 0x8C, 0xB8, 0x00, 0x65, +0x80, 0xDB, 0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, +0x18, 0x4B, 0x60, 0x9B, 0x9D, 0x67, 0x89, 0xDB, +0x6A, 0x9B, 0xCF, 0xF7, 0x80, 0x44, 0x62, 0xEC, +0x0D, 0x60, 0x77, 0xF0, 0x24, 0x6C, 0xA0, 0xF1, +0x1C, 0x4C, 0x1D, 0xF4, 0x01, 0x6B, 0x60, 0xDC, +0x10, 0xF0, 0x23, 0x6C, 0x22, 0xF5, 0x19, 0x4C, +0x00, 0xEC, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0x2D, 0xF1, 0x18, 0x4B, 0x41, 0x9B, 0x40, 0xDB, +0x89, 0x9A, 0xBC, 0x65, 0x7D, 0x67, 0xDF, 0xF7, +0x00, 0x03, 0x4C, 0xB8, 0x00, 0x65, 0x00, 0xF0, +0x20, 0x6D, 0x05, 0x4D, 0xAF, 0xED, 0xAC, 0xEA, +0xA0, 0x9B, 0x04, 0x6C, 0x8C, 0xED, 0xAD, 0xEA, +0x82, 0x9B, 0xA3, 0x9B, 0x32, 0xEC, 0x30, 0xED, +0x8E, 0x9B, 0xFC, 0x65, 0x8C, 0x9B, 0x1C, 0x65, +0x84, 0x9B, 0x5C, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x85, 0x9B, 0x7C, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x2B, 0x9B, 0x0A, 0x9B, +0xE9, 0x9B, 0xC8, 0x9B, 0xA7, 0x9B, 0x86, 0x9B, +0x61, 0x9B, 0xCB, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x8A, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x7B, 0xB8, 0x00, 0x65, 0x5A, 0xB8, +0x00, 0x65, 0x00, 0xBA, 0xDF, 0xF7, 0x00, 0x03, +0x86, 0xDB, 0xA7, 0xDB, 0xC8, 0xDB, 0xE9, 0xDB, +0x0A, 0xDB, 0x2B, 0xDB, 0x98, 0x67, 0x8C, 0xDB, +0x9F, 0x67, 0x8E, 0xDB, 0x12, 0xEC, 0x10, 0xED, +0x82, 0xDB, 0xA3, 0xDB, 0x9A, 0xB8, 0x00, 0x65, +0x84, 0xDB, 0x9B, 0xB8, 0x00, 0x65, 0x85, 0xDB, +0x7D, 0x67, 0x5B, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x40, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0xAD, 0xF1, 0x08, 0x4C, 0x00, 0xF4, 0x00, 0x4C, +0xBC, 0x65, 0x82, 0x67, 0x40, 0xEA, 0x00, 0x65, +0x7A, 0xB8, 0x00, 0x65, 0xBB, 0x65, 0xDF, 0xF7, +0x00, 0x03, 0x82, 0x9B, 0xA3, 0x9B, 0x32, 0xEC, +0x30, 0xED, 0x8E, 0x9B, 0xFC, 0x65, 0x8C, 0x9B, +0x1C, 0x65, 0x84, 0x9B, 0x5C, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x85, 0x9B, 0x7C, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x2B, 0x9B, +0x0A, 0x9B, 0xE9, 0x9B, 0xC8, 0x9B, 0xA7, 0x9B, +0x86, 0x9B, 0x5A, 0xB8, 0x00, 0x65, 0x7B, 0xB8, +0x00, 0x65, 0x00, 0xBA, 0x00, 0x65, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0x0D, 0xF1, 0x1C, 0x4B, +0x40, 0xDB, 0xDF, 0xF7, 0x00, 0x03, 0x86, 0xDB, +0xA7, 0xDB, 0xC8, 0xDB, 0xE9, 0xDB, 0x0A, 0xDB, +0x2B, 0xDB, 0x98, 0x67, 0x8C, 0xDB, 0x9F, 0x67, +0x8E, 0xDB, 0x12, 0xEC, 0x10, 0xED, 0x82, 0xDB, +0xA3, 0xDB, 0x9A, 0xB8, 0x00, 0x65, 0x84, 0xDB, +0x9B, 0xB8, 0x00, 0x65, 0x85, 0xDB, 0x8E, 0xB8, +0x00, 0x65, 0x81, 0xDB, 0x8C, 0xB8, 0x00, 0x65, +0x80, 0xDB, 0x30, 0xF0, 0x20, 0x6B, 0x2D, 0xF1, +0x18, 0x4B, 0x60, 0x9B, 0x9D, 0x67, 0x89, 0xDB, +0x6A, 0x9B, 0xCF, 0xF7, 0x80, 0x44, 0x62, 0xEC, +0x0D, 0x60, 0x77, 0xF0, 0x24, 0x6C, 0xA0, 0xF1, +0x1C, 0x4C, 0x1D, 0xF4, 0x01, 0x6B, 0x60, 0xDC, +0x10, 0xF0, 0x23, 0x6C, 0x22, 0xF5, 0x19, 0x4C, +0x00, 0xEC, 0x00, 0x65, 0x40, 0x9A, 0x30, 0xF0, +0x20, 0x6C, 0xAD, 0xF1, 0x08, 0x4C, 0x00, 0xF4, +0x00, 0x4C, 0xBC, 0x65, 0x82, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6C, 0x0D, 0xF1, 0x1C, 0x4C, +0x00, 0xF0, 0x20, 0x6D, 0xA0, 0xDC, 0x30, 0xF0, +0x20, 0x6A, 0x2D, 0xF1, 0x18, 0x4A, 0x10, 0xF0, +0x23, 0x6B, 0xA0, 0xF4, 0x19, 0x4B, 0x00, 0xEB, +0x61, 0x9A, 0x60, 0xDA, 0x49, 0x9B, 0xBA, 0x65, +0xDF, 0xF7, 0x00, 0x03, 0x4C, 0xB8, 0x00, 0x65, +0x00, 0xF0, 0x20, 0x6D, 0x05, 0x4D, 0xAF, 0xED, +0xAC, 0xEA, 0xA0, 0x9B, 0x00, 0xF0, 0x20, 0x6C, +0x04, 0x4C, 0x8C, 0xED, 0xAD, 0xEA, 0x82, 0x9B, +0xA3, 0x9B, 0x32, 0xEC, 0x30, 0xED, 0x8E, 0x9B, +0xFC, 0x65, 0x8C, 0x9B, 0x1C, 0x65, 0x84, 0x9B, +0x5C, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x85, 0x9B, 0x7C, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x2B, 0x9B, 0x0A, 0x9B, 0xE9, 0x9B, +0xC8, 0x9B, 0xA7, 0x9B, 0x86, 0x9B, 0x61, 0x9B, +0xCB, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x8A, 0xB9, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x7B, 0xB8, 0x00, 0x65, 0x5A, 0xB8, 0x00, 0x65, +0x00, 0xBA, 0x00, 0x65, 0x5F, 0x67, 0x5A, 0xB9, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x18, +0x65, 0xC0, 0x00, 0x1C, 0xA9, 0x41, 0x5A, 0xB8, +0x00, 0x65, 0x00, 0xEA, 0x6D, 0xB8, 0x00, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x00, 0x4A, 0x4F, 0xEA, +0x4C, 0xEB, 0xAB, 0xB9, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x5F, 0x67, 0x5A, 0xB9, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x1C, 0x6C, 0x41, +0x5A, 0xB8, 0x00, 0x65, 0x00, 0xEA, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x80, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x7A, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xAE, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x3C, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x59, 0xC2, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x74, 0xC1, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0xC0, 0xF5, 0x11, 0x4A, +0x40, 0xDB, 0x01, 0x4A, 0x40, 0xDB, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0xE0, 0xF5, 0x09, 0x4A, +0x40, 0xDB, 0x01, 0x4A, 0x40, 0xDB, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0x00, 0xF6, 0x01, 0x4A, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF1, +0x4C, 0x9A, 0xC0, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x57, 0xF1, 0x50, 0x9A, 0xA0, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x57, 0xF1, 0x54, 0x9A, 0x80, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF1, 0x58, 0x9A, +0x40, 0x9A, 0x33, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, 0x24, 0x6F, +0x57, 0xF1, 0xFC, 0x9F, 0x40, 0x9B, 0xED, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x77, 0xF1, +0x40, 0x9A, 0xFF, 0x6B, 0xC0, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0x77, 0xF1, 0x44, 0x9A, 0xA0, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF6, 0x54, 0x9A, +0x10, 0x6D, 0xAB, 0xED, 0x80, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0x77, 0xF1, 0x88, 0x9A, 0x40, 0xA4, +0x6C, 0xEA, 0xAC, 0xEA, 0x02, 0x6D, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF7, 0x94, 0x9A, 0x80, 0x6D, 0xAB, 0xED, +0x40, 0xA4, 0x6C, 0xEA, 0xAE, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, +0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x00, 0xF6, +0x02, 0x4A, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xA0, 0xF6, 0x19, 0x4A, 0x40, 0xDB, 0x00, 0x18, +0xF9, 0xE1, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x6C, 0x9A, 0x6C, 0x23, 0x01, 0x6A, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x36, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, 0x02, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x52, 0xE3, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x39, 0xE3, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x4C, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x37, 0xE2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x4C, 0x9A, 0x10, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x38, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, 0x20, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x39, 0xE2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x4C, 0x9A, +0x40, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x3A, 0xE2, 0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, +0x4C, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x35, 0xE3, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x6C, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x2D, 0xE3, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x6C, 0x9B, +0x04, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x3B, 0xE2, 0x30, 0xF0, 0x20, 0x6B, +0x00, 0xF2, 0x6C, 0x9B, 0x08, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x3C, 0xE2, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x6C, 0x9B, +0x10, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x3D, 0xE2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x70, 0x9A, 0x3C, 0x23, 0x01, 0x6A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x0C, 0xE3, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x50, 0x9A, +0x02, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x3E, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, +0x70, 0x9B, 0x04, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0xF2, 0xE2, +0x30, 0xF0, 0x20, 0x6B, 0x00, 0xF2, 0x70, 0x9B, +0x08, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0xD5, 0xE2, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xB6, 0xF5, +0x50, 0x9A, 0x00, 0xF2, 0x70, 0x9B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x40, 0xE2, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x16, 0xF7, +0x50, 0x9A, 0x00, 0xF2, 0x70, 0x9B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0xD1, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF2, 0x74, 0x9A, 0x55, 0x23, +0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0xF2, 0xE2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0xD5, 0xE2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x04, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0xF2, 0xE2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0xD5, 0xE2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x10, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0xF2, 0xE2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0xD5, 0xE2, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF2, 0x54, 0x9A, +0x40, 0x6B, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0xF2, 0xE2, 0x30, 0xF0, 0x20, 0x6A, +0x00, 0xF2, 0x54, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0xD5, 0xE2, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0xA0, 0xF6, 0x1A, 0x4A, +0x40, 0xDB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0xE1, 0xF0, 0x11, 0x4A, 0x40, 0xDB, +0x00, 0x18, 0xC9, 0xE1, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x5C, 0x9A, 0x22, 0x22, 0x00, 0x68, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x7C, 0x9B, +0x02, 0xF0, 0x00, 0x6A, 0x44, 0xE8, 0x6C, 0xEA, +0x03, 0x22, 0x90, 0x67, 0x00, 0x18, 0x35, 0xE2, +0x01, 0x48, 0x10, 0x70, 0xF1, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x5C, 0x9A, 0x80, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x73, 0xE3, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0xE1, 0xF0, 0x12, 0x4A, +0x40, 0xDB, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x23, 0x6A, 0x61, 0xF1, 0x05, 0x4A, +0x40, 0xDB, 0x00, 0x18, 0xD0, 0xE1, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x7C, 0x9A, 0x3E, 0x23, +0x08, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0x64, 0xE2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x5C, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x0E, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, 0x10, 0x6B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x6F, 0xE3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x5C, 0x9A, +0x20, 0x6B, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x6B, 0xE3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x5C, 0x9A, 0x40, 0x6B, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x13, 0xE2, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x7C, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x67, 0xE3, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x7C, 0x9B, +0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x63, 0xE3, 0x30, 0xF0, 0x20, 0x6A, +0xE0, 0xF1, 0x60, 0x9A, 0x7D, 0x23, 0x10, 0xF0, +0x24, 0x6A, 0x77, 0xF1, 0x4C, 0x9A, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0xBF, 0xE2, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x36, 0xF5, 0x40, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0xBF, 0xE2, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x37, 0xF1, 0x5C, 0x9A, 0xE0, 0xF1, +0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, +0x00, 0x18, 0xBF, 0xE2, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0xB6, 0xF5, 0x50, 0x9A, +0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0xBF, 0xE2, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x16, 0xF7, +0x50, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0xBF, 0xE2, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x36, 0xF5, 0x54, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0x47, 0xE2, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x36, 0xF5, 0x58, 0x9A, 0xE0, 0xF1, +0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0x85, 0xE2, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x36, 0xF5, 0x5C, 0x9A, +0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0xA6, 0xE2, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x57, 0xF1, +0x5C, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, 0x6D, 0xE2, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x36, 0xF5, 0x50, 0x9A, 0xE0, 0xF1, 0x60, 0x9B, +0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, 0x2B, 0xE2, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x64, 0x9A, +0x32, 0x23, 0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x00, 0x6C, 0x00, 0x18, 0xB6, 0xE3, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x64, 0x9B, 0xFF, 0x6A, +0x01, 0x4A, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0xB6, 0xE3, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x64, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0xB6, 0xE3, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x64, 0x9B, 0x00, 0xF4, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0xB6, 0xE3, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x64, 0x9B, +0x01, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x04, 0x6C, 0x00, 0x18, 0xB6, 0xE3, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x68, 0x9A, 0x6D, 0x23, +0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, +0x00, 0x18, 0x5D, 0xE3, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x68, 0x9B, 0xFF, 0x6A, 0x01, 0x4A, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x5D, 0xE3, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x68, 0x9B, 0x00, 0xF2, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, 0x5D, 0xE3, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, +0x00, 0xF4, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x5D, 0xE3, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x68, 0x9B, 0x01, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x5D, 0xE3, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x68, 0x9B, 0x10, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0xB5, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0xD6, 0xF4, 0x58, 0x9A, 0xE0, 0xF1, +0x68, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0xB5, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0xD6, 0xF4, 0x5C, 0x9A, +0xE0, 0xF1, 0x68, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0xB5, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xF6, 0xF4, +0x44, 0x9A, 0xE0, 0xF1, 0x68, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0xB5, 0xC4, +0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, 0x48, 0x9A, +0x00, 0x52, 0x03, 0x60, 0x04, 0x6C, 0x00, 0x18, +0xB5, 0xC4, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x6C, 0x9A, 0xC0, 0xF0, 0x18, 0x23, 0x01, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0x47, 0xE2, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x4C, 0x9A, 0x02, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0x85, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, 0x04, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, +0xA6, 0xE2, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x4C, 0x9A, 0x08, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x00, 0x18, 0x6D, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, 0x10, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0x47, 0xE2, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x4C, 0x9A, 0x20, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0x85, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xE0, 0xF1, 0x4C, 0x9A, 0x40, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0xA6, 0xE2, 0x30, 0xF0, 0x20, 0x6A, 0xE0, 0xF1, +0x4C, 0x9A, 0x80, 0x6B, 0x6C, 0xEA, 0x03, 0x22, +0x02, 0x6C, 0x00, 0x18, 0x6D, 0xE2, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, 0xFF, 0x6A, +0x01, 0x4A, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0x47, 0xE2, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x6C, 0x9B, 0x00, 0xF2, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, +0x85, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x6C, 0x9B, 0x00, 0xF4, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x03, 0x6C, 0x00, 0x18, 0xA6, 0xE2, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, +0x01, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x03, 0x6C, 0x00, 0x18, 0x6D, 0xE2, 0x30, 0xF0, +0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, 0x02, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, +0x00, 0x18, 0x47, 0xE2, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF1, 0x6C, 0x9B, 0x04, 0xF0, 0x00, 0x6A, +0x6C, 0xEA, 0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, +0x85, 0xE2, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x6C, 0x9B, 0x08, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, +0x03, 0x22, 0x04, 0x6C, 0x00, 0x18, 0xA6, 0xE2, +0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, 0x6C, 0x9B, +0x10, 0xF0, 0x00, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x04, 0x6C, 0x00, 0x18, 0x6D, 0xE2, 0x10, 0xF0, +0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x36, 0xF5, +0x50, 0x9A, 0xE0, 0xF1, 0x6C, 0x9B, 0x6C, 0xEA, +0x03, 0x22, 0x01, 0x6C, 0x00, 0x18, 0x64, 0xE2, +0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x36, 0xF5, 0x54, 0x9A, 0xE0, 0xF1, 0x6C, 0x9B, +0x6C, 0xEA, 0x03, 0x22, 0x02, 0x6C, 0x00, 0x18, +0x64, 0xE2, 0x10, 0xF0, 0x24, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x36, 0xF5, 0x58, 0x9A, 0xE0, 0xF1, +0x6C, 0x9B, 0x6C, 0xEA, 0x03, 0x22, 0x03, 0x6C, +0x00, 0x18, 0x64, 0xE2, 0x10, 0xF0, 0x24, 0x6A, +0x30, 0xF0, 0x20, 0x6B, 0x36, 0xF5, 0x5C, 0x9A, +0xE0, 0xF1, 0x6C, 0x9B, 0x6C, 0xEA, 0x03, 0x22, +0x04, 0x6C, 0x00, 0x18, 0x64, 0xE2, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x61, 0xF1, 0x06, 0x4A, 0x40, 0xDB, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, 0x10, 0x4B, +0x30, 0xF0, 0x20, 0x69, 0xFF, 0x68, 0xAC, 0xE8, +0xCE, 0xF4, 0x50, 0x99, 0xA0, 0x9B, 0x82, 0xF0, +0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x36, 0xF7, 0xA8, 0x9B, 0xCE, 0xF4, +0x50, 0x99, 0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, +0x01, 0x6D, 0xA1, 0xF4, 0x18, 0x6C, 0xAB, 0xED, +0x00, 0x18, 0xD5, 0xE3, 0x01, 0x70, 0x0F, 0x60, +0x03, 0x20, 0x02, 0x70, 0x16, 0x60, 0x1F, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, 0x10, 0x4B, +0x60, 0x9B, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF7, 0x6C, 0x9B, 0x13, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF7, 0x70, 0x9B, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF7, 0x74, 0x9B, +0x09, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF7, +0x78, 0x9B, 0x6D, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF7, 0x7C, 0x9B, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xCE, 0xF4, 0x70, 0x9B, 0x01, 0x6D, +0xA1, 0xF4, 0x18, 0x6C, 0xAB, 0xED, 0xC2, 0x67, +0x40, 0xEB, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xED, +0xFF, 0x75, 0x4C, 0xEC, 0xCC, 0xEA, 0x06, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x71, 0xE4, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x71, 0xE4, 0x0C, 0xF7, +0x7E, 0xA4, 0xAC, 0xEA, 0xAF, 0xED, 0x6C, 0xED, +0xAD, 0xEA, 0x0C, 0xF7, 0x5E, 0xC4, 0x20, 0xE8, +0xF7, 0x63, 0x11, 0x62, 0x10, 0xD1, 0x0F, 0xD0, +0x40, 0xA4, 0x08, 0xD2, 0x08, 0x93, 0x1F, 0x6A, +0x4C, 0xEB, 0x08, 0xD3, 0x42, 0xA4, 0x61, 0xA4, +0x0B, 0xD2, 0x43, 0xA4, 0x84, 0xA4, 0x09, 0xD4, +0x08, 0x94, 0x08, 0x5C, 0x80, 0xF0, 0x11, 0x60, +0x84, 0x30, 0x09, 0x94, 0x01, 0x2C, 0x28, 0x22, +0xFF, 0x69, 0x2C, 0xEA, 0x2C, 0xEB, 0xA2, 0x67, +0xC3, 0x67, 0x90, 0x67, 0x0C, 0xD2, 0x0D, 0xD3, +0x00, 0x18, 0xB7, 0xC3, 0x0B, 0x94, 0x09, 0x93, +0x41, 0x40, 0x2C, 0xEC, 0x0B, 0xD4, 0x0B, 0x96, +0x2C, 0xEA, 0x2C, 0xEB, 0x82, 0x67, 0xA3, 0x67, +0x30, 0xF0, 0x20, 0x69, 0x0A, 0xD2, 0x09, 0xD3, +0x00, 0x18, 0xB7, 0xC3, 0xCE, 0xF2, 0x44, 0x99, +0x0C, 0x95, 0x0D, 0x96, 0x90, 0x67, 0x01, 0x6F, +0x40, 0xEA, 0xCE, 0xF2, 0x44, 0x99, 0x0A, 0x94, +0x09, 0x95, 0x0B, 0x96, 0x02, 0x6F, 0x40, 0xEA, +0x0F, 0x58, 0x08, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x08, 0x33, 0x16, 0xF3, 0x18, 0x4A, 0x69, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x00, 0x6A, 0x44, 0x10, +0xD0, 0xF4, 0x44, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x17, 0xF0, 0x50, 0x9A, 0x34, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x17, 0xF0, 0x54, 0x9A, 0x2F, 0x10, +0x80, 0xF4, 0x44, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x17, 0xF0, 0x58, 0x9A, 0x24, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x17, 0xF0, 0x5C, 0x9A, 0x1F, 0x10, +0xC0, 0xF4, 0x48, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x37, 0xF0, 0x40, 0x9A, 0x14, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x37, 0xF0, 0x44, 0x9A, 0x0F, 0x10, +0x70, 0xF4, 0x48, 0x40, 0x1F, 0xF7, 0x00, 0x6B, +0x6C, 0xEA, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x37, 0xF0, 0x48, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x37, 0xF0, 0x4C, 0x9A, 0x49, 0xE0, +0x60, 0xAA, 0xFF, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0x7D, 0x67, 0x53, 0xC3, 0x42, 0x32, 0x54, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x41, 0xE0, 0x0C, 0xF7, 0x5E, 0xA0, 0x55, 0xC3, +0x0C, 0xF7, 0x5F, 0xA0, 0x56, 0xC3, 0x2C, 0xF7, +0x4E, 0xA0, 0x57, 0xC3, 0x2C, 0xF7, 0x4F, 0xA0, +0x58, 0xC3, 0x9D, 0x67, 0x21, 0x6A, 0x50, 0xC4, +0x07, 0x6A, 0x4F, 0xCC, 0x47, 0x44, 0x19, 0x4A, +0x40, 0xA2, 0x52, 0xC4, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, 0x40, 0xEA, +0x11, 0x97, 0x10, 0x91, 0x0F, 0x90, 0x09, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0xFF, 0x74, 0xAC, 0xEA, 0x05, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x46, 0xC3, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0xBE, 0xA3, 0x8C, 0xEA, 0x8F, 0xEC, +0xAC, 0xEC, 0x8D, 0xEA, 0x2C, 0xF7, 0x5E, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x01, 0xA4, 0x20, 0xA4, +0x0C, 0x20, 0x90, 0x67, 0xB1, 0x67, 0x00, 0x18, +0x21, 0xC4, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x90, 0x67, 0xB1, 0x67, 0x53, 0x6E, +0x40, 0xEA, 0x7D, 0x67, 0x20, 0x6A, 0x50, 0xC3, +0x03, 0x6A, 0x4F, 0xCB, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0x4C, 0x9A, 0x9D, 0x67, 0x40, 0xA2, +0x52, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x2C, 0xF7, 0x7E, 0xA2, 0x2C, 0xF7, +0x5F, 0xA2, 0x73, 0xC4, 0x54, 0xC4, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x40, 0xA4, 0x0C, 0xF5, +0xD8, 0xA3, 0x7F, 0x6F, 0x5E, 0x32, 0x5C, 0x32, +0xEC, 0xEE, 0x4D, 0xEE, 0x0C, 0xF5, 0xD8, 0xC3, +0xA0, 0xA4, 0x01, 0x6A, 0xBA, 0x35, 0x4C, 0xED, +0xB8, 0x30, 0x41, 0x6D, 0xAB, 0xED, 0xCC, 0xED, +0x0D, 0xED, 0x0C, 0xF5, 0xB8, 0xC3, 0xC0, 0xA4, +0xD6, 0x36, 0x4C, 0xEE, 0xD4, 0x30, 0x21, 0x6E, +0xCB, 0xEE, 0xAC, 0xEE, 0x0D, 0xEE, 0x0C, 0xF5, +0xD8, 0xC3, 0xA0, 0xA4, 0xB2, 0x35, 0x4C, 0xED, +0xB0, 0x30, 0x11, 0x6D, 0xAB, 0xED, 0xCC, 0xED, +0x0D, 0xED, 0x0C, 0xF5, 0xB8, 0xC3, 0x20, 0xA4, +0x10, 0x6E, 0x0F, 0x68, 0xCB, 0xEE, 0x0C, 0xE9, +0xAC, 0xEE, 0x2D, 0xEE, 0x0C, 0xF5, 0xD8, 0xC3, +0xA1, 0xA4, 0xAC, 0xEF, 0x0C, 0xF5, 0xB9, 0xA3, +0x0C, 0xF5, 0xFA, 0xC3, 0xE1, 0xA4, 0x1D, 0x65, +0x02, 0x6D, 0x38, 0x67, 0xAB, 0xED, 0xFE, 0x37, +0x2C, 0xED, 0xED, 0xED, 0x0C, 0xF5, 0xB9, 0xC3, +0xE2, 0xA4, 0x0C, 0xF5, 0xFB, 0xC3, 0x03, 0x6F, +0x83, 0xA4, 0xEB, 0xEF, 0xAC, 0xEF, 0x0C, 0xF5, +0xB8, 0xA3, 0x4C, 0xEC, 0x84, 0x34, 0xBA, 0x35, +0x8D, 0xEF, 0x4E, 0xED, 0x86, 0x67, 0x0C, 0xEC, +0x4C, 0xED, 0x0C, 0xF5, 0xF9, 0xC3, 0x00, 0x18, +0xDA, 0xDD, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xA4, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0x4F, 0xF7, +0x14, 0x4C, 0x07, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x4F, 0xF7, 0x54, 0xA2, 0x05, 0x5A, +0x13, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x48, 0x32, +0x96, 0xF3, 0x04, 0x4B, 0x4D, 0xE3, 0x40, 0x9B, +0x00, 0xEA, 0x00, 0x6C, 0x07, 0x10, 0x01, 0x6C, +0x05, 0x10, 0x02, 0x6C, 0x03, 0x10, 0x03, 0x6C, +0x01, 0x10, 0x04, 0x6C, 0x00, 0x18, 0xB7, 0xE0, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x69, 0xF3, 0x48, 0xA3, 0x1F, 0x6C, 0x01, 0x6D, +0x4A, 0x32, 0x8C, 0xEA, 0x30, 0xF0, 0x20, 0x6C, +0x4F, 0xF7, 0x94, 0xA4, 0x47, 0xEC, 0xAC, 0xEA, +0x03, 0x22, 0x69, 0xF3, 0x89, 0xC3, 0x04, 0x10, +0x01, 0x6A, 0x4B, 0xEA, 0x69, 0xF3, 0x49, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x1C, 0x23, 0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x69, 0xF3, 0x68, 0xC2, 0x00, 0x18, 0x22, 0xE6, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, +0x4F, 0xF6, 0x54, 0x9A, 0x6E, 0xEA, 0x03, 0x22, +0x04, 0x94, 0x00, 0x18, 0x43, 0xE6, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, +0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, 0x69, 0xF3, +0x68, 0xC2, 0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0x8F, 0xF5, 0x08, 0x4C, 0x04, 0x6E, +0x40, 0xEA, 0x00, 0x18, 0x3A, 0xC9, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x68, 0x8C, 0xE8, 0x90, 0x67, +0x00, 0x18, 0x91, 0xC8, 0x90, 0x67, 0x00, 0x18, +0xA3, 0xE9, 0x01, 0x6C, 0x00, 0x18, 0xA5, 0xC7, +0x90, 0x67, 0x00, 0x18, 0x5E, 0xC9, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x27, 0x67, 0x4C, 0xE9, 0x6F, 0x41, +0x4C, 0xEB, 0x04, 0x67, 0x02, 0x5B, 0x4C, 0xE8, +0x4C, 0xED, 0x4C, 0xEE, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0x2E, 0xE5, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x49, 0xE0, 0x0C, 0xF7, +0x7E, 0xA2, 0x2C, 0xF7, 0x4E, 0xA2, 0x10, 0x58, +0x6D, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x49, 0x60, +0x10, 0xF0, 0x24, 0x6B, 0x08, 0x34, 0x16, 0xF4, +0x0C, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, 0x00, 0xEB, +0xD0, 0xF4, 0x64, 0x40, 0x1F, 0xF7, 0x00, 0x6C, +0x8C, 0xEB, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x17, 0xF0, 0x70, 0x9B, 0x34, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x17, 0xF0, 0x74, 0x9B, 0x2F, 0x10, +0x80, 0xF4, 0x64, 0x40, 0x1F, 0xF7, 0x00, 0x6C, +0x8C, 0xEB, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x17, 0xF0, 0x78, 0x9B, 0x24, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x17, 0xF0, 0x7C, 0x9B, 0x1F, 0x10, +0xC0, 0xF4, 0x68, 0x40, 0x1F, 0xF7, 0x00, 0x6C, +0x8C, 0xEB, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x37, 0xF0, 0x60, 0x9B, 0x14, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x37, 0xF0, 0x64, 0x9B, 0x0F, 0x10, +0x70, 0xF4, 0x68, 0x40, 0x1F, 0xF7, 0x00, 0x6C, +0x8C, 0xEB, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x37, 0xF0, 0x68, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x37, 0xF0, 0x6C, 0x9B, 0x61, 0xE0, +0x40, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, +0x3B, 0xC2, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x4C, 0x9A, +0x42, 0xF1, 0x18, 0x6C, 0x01, 0x6D, 0x02, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x05, 0x6A, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x02, 0xF4, 0x05, 0x4A, 0x40, 0xDB, 0x01, 0x4A, +0x40, 0xDB, 0xF4, 0x17, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0x96, 0xF4, 0x60, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x76, 0xF4, 0x5C, 0x9A, 0x01, 0x6C, 0xA4, 0x67, +0x60, 0xDA, 0x00, 0x18, 0x33, 0xD5, 0x30, 0xF0, +0x20, 0x6A, 0x00, 0xF1, 0x00, 0x4A, 0x10, 0xF0, +0x24, 0x6B, 0xEF, 0x9A, 0x96, 0xF4, 0x64, 0x9B, +0x8C, 0x9A, 0xCE, 0x9A, 0xAD, 0x9A, 0xE0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF4, 0x68, 0x9B, +0x00, 0x68, 0xC0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x96, 0xF4, 0x6C, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x96, 0xF4, 0x70, 0x9B, 0x80, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x89, 0x9A, 0x96, 0xF4, +0x74, 0x9B, 0x80, 0xDB, 0x68, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x96, 0xF4, 0x58, 0x9A, 0x60, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x60, 0xF1, 0x48, 0xAA, +0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0x08, 0x34, +0x2E, 0xF2, 0x0C, 0x4B, 0x6D, 0xE4, 0x60, 0x9B, +0x05, 0x23, 0x01, 0x48, 0xFF, 0x6B, 0x6C, 0xE8, +0x43, 0xE8, 0xF3, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x96, 0xF4, 0x7C, 0x9A, 0x7F, 0x6A, 0x00, 0x69, +0x80, 0xA3, 0x20, 0xF0, 0x20, 0x6D, 0x00, 0xF1, +0x00, 0x4D, 0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9B, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF4, 0xC0, 0x9B, 0x91, 0x67, +0x48, 0x6F, 0x04, 0xD1, 0x05, 0xD1, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, 0x40, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, 0xC4, 0x9B, +0x20, 0xF0, 0x20, 0x6D, 0x91, 0x67, 0xAD, 0xF1, +0x08, 0x4D, 0x00, 0xF4, 0x00, 0x6F, 0x04, 0xD1, +0x05, 0xD1, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x40, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF4, 0xC8, 0x9B, 0x20, 0xF0, 0x21, 0x6D, +0x00, 0x37, 0x91, 0x67, 0x15, 0xF0, 0x00, 0x4D, +0xE8, 0x37, 0x04, 0xD1, 0x05, 0xD1, 0x40, 0xEA, +0x00, 0x1C, 0x96, 0x45, 0xFF, 0x17, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF1, 0x00, 0x4A, +0x60, 0xDA, 0x81, 0xDA, 0xA2, 0xDA, 0xC3, 0xDA, +0xE4, 0xDA, 0x05, 0xDA, 0x26, 0xDA, 0x78, 0x67, +0x67, 0xDA, 0x7D, 0x67, 0x68, 0xDA, 0x7F, 0x67, +0x69, 0xDA, 0x12, 0xEB, 0x6A, 0xDA, 0x10, 0xEB, +0x6B, 0xDA, 0x6D, 0xB8, 0x00, 0x65, 0x6C, 0xDA, +0x68, 0xB8, 0x00, 0x65, 0x6D, 0xDA, 0x6C, 0xB8, +0x00, 0x65, 0x6E, 0xDA, 0x6E, 0xB8, 0x00, 0x65, +0x6F, 0xDA, 0x10, 0xF0, 0x23, 0x6A, 0x02, 0xF4, +0x1D, 0x4A, 0x00, 0xEA, 0x00, 0x65, 0x00, 0x65, +0xFF, 0x63, 0x01, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x4C, 0xED, 0x8E, 0x37, 0x4C, 0xEF, 0x07, 0x6E, +0x01, 0x75, 0x8C, 0xEE, 0x52, 0xF4, 0x60, 0x47, +0x59, 0x61, 0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, +0x08, 0x4D, 0xBD, 0xE7, 0xE8, 0xF2, 0xAF, 0xA7, +0x01, 0x68, 0x04, 0xEE, 0x0D, 0xED, 0xE8, 0xF2, +0xAF, 0xC7, 0x1F, 0xF7, 0x00, 0x6D, 0x6C, 0xED, +0x02, 0xF0, 0x00, 0x75, 0x01, 0x60, 0x25, 0x2D, +0x1F, 0xF7, 0x00, 0x6A, 0x6C, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x07, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0xAC, 0x9A, 0xB5, 0xE3, +0x60, 0xA5, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF4, 0xAC, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF4, 0x50, 0x9A, 0xB5, 0xE3, 0x4D, 0xE3, +0x60, 0xA3, 0x01, 0x6A, 0x00, 0xF6, 0x60, 0x33, +0x44, 0xEE, 0x00, 0xF6, 0x63, 0x33, 0x4F, 0xEA, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x40, 0xC5, +0x0E, 0x10, 0x10, 0xF0, 0x24, 0x6D, 0xB6, 0xF4, +0xB0, 0x9D, 0x0F, 0xE8, 0xAD, 0xE3, 0xA0, 0xA3, +0x00, 0xF6, 0xA0, 0x35, 0x00, 0xF6, 0xA3, 0x35, +0x0C, 0xED, 0x4C, 0xED, 0xA0, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0x4F, 0xF7, 0x55, 0xA2, 0x4E, 0xEC, +0x52, 0x2C, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, +0x54, 0x9A, 0x60, 0x9A, 0x30, 0xF0, 0x20, 0x6A, +0x70, 0x33, 0x00, 0xF5, 0x62, 0x33, 0x48, 0xF5, +0x68, 0xCA, 0x45, 0x10, 0x30, 0xF0, 0x20, 0x6C, +0xC0, 0xF1, 0x08, 0x4C, 0x9D, 0xE7, 0xE8, 0xF2, +0x0F, 0xA7, 0x01, 0x6D, 0xA4, 0xEE, 0xAF, 0xEC, +0x0C, 0xEC, 0xE8, 0xF2, 0x8F, 0xC7, 0x1F, 0xF7, +0x00, 0x6C, 0x6C, 0xEC, 0x02, 0xF0, 0x00, 0x74, +0x01, 0x60, 0x24, 0x2C, 0x1F, 0xF7, 0x00, 0x6A, +0x6C, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, +0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, +0x8C, 0x9A, 0x91, 0xE3, 0x60, 0xA4, 0x0B, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x8C, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x50, 0x9A, +0x91, 0xE3, 0x4D, 0xE3, 0x60, 0xA3, 0x00, 0xF6, +0x60, 0x33, 0x01, 0x6A, 0x00, 0xF6, 0x63, 0x33, +0x44, 0xEE, 0x6D, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x40, 0xC4, 0x0D, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF4, 0x90, 0x9C, 0x8D, 0xE3, 0x80, 0xA3, +0x00, 0xF6, 0x80, 0x34, 0x00, 0xF6, 0x83, 0x34, +0xAD, 0xEC, 0x4C, 0xEC, 0x80, 0xC3, 0x01, 0x90, +0x01, 0x63, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xEC, +0x05, 0x5C, 0xAC, 0xEA, 0x4B, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x88, 0x34, 0xB6, 0xF1, 0x1C, 0x4B, +0x8D, 0xE3, 0x60, 0x9B, 0x00, 0xEB, 0x05, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x78, 0x9A, +0x2D, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, +0x78, 0x9A, 0x20, 0x10, 0x05, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x7C, 0x9A, 0x22, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x7C, 0x9A, +0x15, 0x10, 0x05, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF4, 0x60, 0x9A, 0x17, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF4, 0x60, 0x9A, 0x0A, 0x10, +0x05, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF4, +0x64, 0x9A, 0x0C, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF4, 0x64, 0x9A, 0x80, 0xA3, 0xF7, 0x6A, +0x0A, 0x10, 0x0C, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF4, 0x68, 0x9A, 0x40, 0xA3, 0xFF, 0x6C, +0x08, 0x6D, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF4, 0x68, 0x9A, 0xF7, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0x01, 0x6B, 0xAC, 0xEA, +0x6E, 0xEA, 0x01, 0x5A, 0x58, 0x67, 0x05, 0x5C, +0x48, 0x32, 0x08, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x88, 0x34, 0xD6, 0xF1, 0x10, 0x4B, 0x8D, 0xE3, +0x60, 0x9B, 0x00, 0xEB, 0x01, 0x6A, 0x4B, 0xEA, +0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, +0x94, 0x9B, 0x10, 0xF0, 0x24, 0x6D, 0xD6, 0xF4, +0xAC, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, 0x1E, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, 0x94, 0x9B, +0x10, 0xF0, 0x24, 0x6D, 0xD6, 0xF4, 0xAC, 0x9D, +0x60, 0x9C, 0xAC, 0xEB, 0x10, 0xF0, 0x24, 0x6D, +0xD6, 0xF4, 0xB8, 0x9D, 0x0E, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF4, 0x94, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0xD6, 0xF4, 0xAC, 0x9D, 0x60, 0x9C, +0xAC, 0xEB, 0x10, 0xF0, 0x24, 0x6D, 0xD6, 0xF4, +0xBC, 0x9D, 0xAD, 0xEB, 0x60, 0xDC, 0x60, 0xF5, +0x60, 0x42, 0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x10, 0x61, 0x2E, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, 0x94, 0x9B, +0x10, 0xF0, 0x24, 0x6D, 0xD6, 0xF4, 0xAC, 0x9D, +0x60, 0x9C, 0xAC, 0xEB, 0x10, 0xF0, 0x24, 0x6D, +0xF6, 0xF4, 0xA0, 0x9D, 0xE6, 0x17, 0x1E, 0x23, +0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF4, 0x74, 0x9B, +0x1D, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, +0x94, 0x9B, 0x10, 0xF0, 0x24, 0x6D, 0xD6, 0xF4, +0xAC, 0x9D, 0x60, 0x9C, 0xAC, 0xEB, 0x10, 0xF0, +0x24, 0x6D, 0xF6, 0xF4, 0xA4, 0x9D, 0xAD, 0xEB, +0x60, 0xDC, 0x60, 0xF5, 0x60, 0x42, 0x1F, 0xF7, +0x00, 0x6C, 0x8C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x07, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xD6, 0xF4, 0x70, 0x9B, 0x69, 0xE2, 0x40, 0x9A, +0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF4, +0x74, 0x9B, 0x69, 0xE2, 0x40, 0x9A, 0x20, 0xE8, +0xFF, 0x6A, 0x4C, 0xEC, 0x01, 0x74, 0xAC, 0xEA, +0x13, 0x60, 0x03, 0x24, 0x02, 0x74, 0x15, 0x60, +0x18, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0xD9, 0xA3, 0x01, 0x6D, +0x4C, 0xED, 0x02, 0x6A, 0x4B, 0xEA, 0xCC, 0xEA, +0xAD, 0xEA, 0x68, 0xF3, 0x59, 0xC3, 0x09, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0x48, 0xF5, 0x44, 0xC3, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0x48, 0xF5, +0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF4, +0x48, 0x9A, 0x60, 0xA2, 0x10, 0x6A, 0x6C, 0xEA, +0x24, 0x22, 0x02, 0x5C, 0x03, 0x61, 0x02, 0x74, +0x17, 0x60, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0x99, 0xA3, +0x01, 0x6A, 0x8C, 0xEA, 0x68, 0xF3, 0x9C, 0xA3, +0x7F, 0x6B, 0x5C, 0x32, 0x8C, 0xEB, 0x6D, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF6, 0xF4, 0x6C, 0x9B, 0x40, 0xC3, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x60, 0xA2, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF4, 0x50, 0x9A, +0x60, 0xC2, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF4, 0x54, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0xFF, 0x72, 0x00, 0x6A, 0x0B, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF4, 0x58, 0x9A, +0x60, 0xA2, 0x07, 0x6A, 0x6C, 0xEA, 0x07, 0x6B, +0x6E, 0xEA, 0x01, 0x5A, 0x58, 0x67, 0x20, 0xE8, +0xFF, 0x6A, 0x4C, 0xEC, 0x01, 0x74, 0xAC, 0xEA, +0x03, 0x60, 0x02, 0x74, 0x09, 0x60, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x02, 0x6B, 0x88, 0xF3, 0x62, 0xC2, 0x15, 0x10, +0x09, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xE8, 0xF3, 0x67, 0xA2, 0x88, 0xF3, +0x62, 0xC2, 0x05, 0x10, 0xFF, 0x4A, 0x30, 0xF0, +0x20, 0x6B, 0x48, 0xF5, 0x4A, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, +0x62, 0xA2, 0x68, 0xF3, 0x99, 0xA2, 0x88, 0xF3, +0x63, 0xC2, 0x40, 0x6B, 0x8D, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x4B, 0xC6, 0x01, 0x72, 0x0E, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x99, 0xA2, 0x04, 0x6B, 0x8C, 0xEB, +0x05, 0x2B, 0x68, 0xF3, 0x58, 0xA2, 0x05, 0x5A, +0x58, 0x67, 0x01, 0x10, 0x00, 0x6A, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0x69, 0x30, 0xF0, 0x20, 0x6A, 0x8C, 0xE9, +0x6E, 0xF5, 0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, +0x40, 0xEA, 0x01, 0x72, 0x29, 0x61, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, +0x7A, 0xA0, 0x09, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x68, 0xF3, 0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0x6F, 0x6D, +0x2C, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x50, 0x9A, 0xC8, 0xF2, 0x9F, 0xA0, +0x01, 0x6D, 0x08, 0x6E, 0xF1, 0x67, 0x40, 0xEA, +0x01, 0x72, 0x0A, 0x61, 0x68, 0xF3, 0x7A, 0xA0, +0x02, 0x6A, 0x01, 0x6C, 0x6D, 0xEA, 0x0E, 0x6D, +0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, 0x24, 0xC6, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x2E, 0x6E, 0xFF, 0x6C, 0x6F, 0x6D, 0x40, 0xEA, +0x01, 0x6C, 0x02, 0x6D, 0x00, 0x18, 0x24, 0xC6, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0x6E, 0x30, 0xF0, 0x20, 0x6A, 0x8C, 0xEE, +0x2E, 0xF4, 0x48, 0x9A, 0x48, 0xF5, 0x80, 0xA3, +0x01, 0x6D, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x69, 0xF6, 0xF4, 0xFC, 0x9B, 0xCF, 0xF4, +0x60, 0x99, 0xFF, 0x6A, 0x4C, 0xEC, 0xEC, 0xEB, +0xEE, 0xEB, 0x4C, 0xED, 0x4C, 0xEE, 0x80, 0xF0, +0x1E, 0x23, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0x1A, 0xA3, 0x20, 0x6F, +0x0C, 0xEF, 0x4C, 0xEF, 0x80, 0xF0, 0x0F, 0x2F, +0xCF, 0xF4, 0x00, 0xA1, 0x01, 0x6F, 0xEC, 0xE8, +0x4C, 0xE8, 0x61, 0x28, 0x68, 0xF3, 0x19, 0xA3, +0x0C, 0xEF, 0x4C, 0xEF, 0x09, 0x27, 0x88, 0xF3, +0x5B, 0xA3, 0xE4, 0x42, 0x03, 0x4A, 0x88, 0xF3, +0xF3, 0xC3, 0x88, 0xF3, 0x52, 0xC3, 0x08, 0x10, +0x05, 0x6F, 0x88, 0xF3, 0xF3, 0xC3, 0x05, 0x4E, +0x04, 0x6F, 0x88, 0xF3, 0xF2, 0xC3, 0x4C, 0xEE, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0xF1, 0xA2, 0x88, 0xF3, 0x72, 0xA2, +0xE3, 0xEB, 0x09, 0x61, 0x88, 0xF3, 0x73, 0xA2, +0x88, 0xF3, 0xC4, 0xC2, 0x71, 0xE4, 0xB7, 0xE4, +0x88, 0xF3, 0xB6, 0xC2, 0x09, 0x10, 0x88, 0xF3, +0x93, 0xA2, 0x77, 0xE5, 0xB9, 0xE6, 0x6F, 0xE4, +0x88, 0xF3, 0xC4, 0xC2, 0x88, 0xF3, 0x76, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x73, 0xA2, 0x88, 0xF3, 0x96, 0xA2, +0x0A, 0x4B, 0x82, 0xEB, 0x02, 0x60, 0x88, 0xF3, +0x76, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x76, 0xA2, 0x88, 0xF3, +0x84, 0xA2, 0x23, 0x4B, 0x82, 0xEB, 0x02, 0x60, +0x88, 0xF3, 0x64, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x76, 0xA2, +0x68, 0xF3, 0x97, 0xA2, 0x88, 0xF3, 0x6A, 0xCA, +0x18, 0x6B, 0x8C, 0xEB, 0x10, 0x73, 0x07, 0x61, +0xC8, 0xF3, 0x79, 0xA2, 0x03, 0x6C, 0x76, 0x33, +0x8C, 0xEB, 0x88, 0xF3, 0x64, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x40, 0x9A, 0x60, 0xA2, +0x07, 0x23, 0x60, 0xA2, 0xFF, 0x6A, 0x4C, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x72, 0xCA, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, 0x44, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x48, 0xF5, 0x92, 0xAC, +0xA0, 0xA2, 0xFF, 0x6B, 0x6C, 0xED, 0x8E, 0xED, +0x02, 0x25, 0x8C, 0xEB, 0x60, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x9A, 0xA2, 0x41, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x68, 0xF3, 0x7A, 0xC2, 0x04, 0x10, 0x40, 0x6A, +0x0D, 0xEA, 0x68, 0xF3, 0x5A, 0xC3, 0x01, 0x91, +0x00, 0x90, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x65, 0xA2, +0xE8, 0xF3, 0x84, 0xA2, 0x63, 0xEC, 0x22, 0x60, +0x88, 0xF3, 0x98, 0xA2, 0x01, 0x4C, 0x88, 0xF3, +0x98, 0xC2, 0x88, 0xF3, 0xB8, 0xA2, 0xE8, 0xF3, +0x81, 0xA2, 0xA3, 0xEC, 0x17, 0x61, 0x03, 0x6D, +0xB8, 0xEB, 0x88, 0xF3, 0x90, 0xA2, 0x88, 0xF3, +0xB1, 0xA2, 0x04, 0x6F, 0x01, 0x4C, 0x88, 0xF3, +0x90, 0xC2, 0x88, 0xF3, 0x84, 0xA2, 0xFE, 0x4C, +0x12, 0xEB, 0x6D, 0xE4, 0x88, 0xF3, 0x77, 0xC2, +0x88, 0xF3, 0x90, 0xA2, 0x88, 0xF3, 0xD7, 0xA2, +0x00, 0x18, 0xAB, 0xC6, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0x68, 0xF5, 0x04, 0x4B, 0xFF, 0x6A, 0xA7, 0x43, +0x8C, 0xEA, 0x26, 0x4D, 0x00, 0x6C, 0x80, 0xC3, +0x01, 0x4B, 0x83, 0x67, 0xAE, 0xEC, 0xFA, 0x2C, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x88, 0xF3, 0x94, 0xC3, 0x88, 0xF3, 0x98, 0xC3, +0x88, 0xF3, 0x90, 0xC3, 0x01, 0x6C, 0x8E, 0xEA, +0x05, 0x2A, 0x2D, 0x6C, 0x88, 0xF3, 0x99, 0xC3, +0x88, 0xF3, 0x5A, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xCF, 0xF4, 0xA0, 0xA3, 0x01, 0x6B, 0xFF, 0x6A, +0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x10, 0x23, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x74, 0xA2, 0x01, 0x4B, 0x88, 0xF3, +0x74, 0xC2, 0x88, 0xF3, 0x74, 0xA2, 0xC8, 0xF3, +0x5E, 0xAA, 0x43, 0xEB, 0xA0, 0xF0, 0x1E, 0x60, +0x00, 0x6D, 0x00, 0x18, 0xE2, 0xC5, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0xC8, 0xF3, +0x94, 0x9B, 0xC8, 0xF3, 0x50, 0xDB, 0x83, 0xEA, +0x31, 0x61, 0x68, 0xF3, 0xF9, 0xA3, 0x01, 0x6D, +0xFF, 0x6E, 0xEC, 0xED, 0x0E, 0x25, 0x88, 0xF3, +0xFB, 0xA3, 0x88, 0xF3, 0xB6, 0xA3, 0x93, 0xE2, +0x0E, 0x4F, 0xBF, 0xE7, 0xC8, 0xF3, 0xBC, 0xA3, +0x82, 0x34, 0x8A, 0x34, 0xAF, 0xE7, 0x89, 0xE3, +0x0B, 0x10, 0xC8, 0xF3, 0xFD, 0xA3, 0x88, 0xF3, +0xB6, 0xA3, 0x8B, 0xE2, 0xEB, 0xEF, 0xAF, 0xE7, +0x42, 0x32, 0x0A, 0x4B, 0x4A, 0x32, 0x49, 0xE3, +0xCC, 0xEA, 0x2D, 0x5A, 0x0F, 0x60, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x69, 0xE2, +0x88, 0xF3, 0x9C, 0xA2, 0x01, 0x4C, 0x88, 0xF3, +0x9C, 0xC2, 0x88, 0xF3, 0x54, 0xA3, 0x01, 0x4A, +0x88, 0xF3, 0x54, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x94, 0xA2, +0xC8, 0xF3, 0x7E, 0xAA, 0x63, 0xEC, 0x7A, 0x60, +0x82, 0x10, 0xA0, 0xA4, 0xAD, 0xE3, 0xFF, 0x6D, +0xAC, 0xEB, 0x63, 0xEE, 0x02, 0x60, 0xC2, 0x67, +0x06, 0x10, 0x01, 0x4A, 0xAC, 0xEA, 0x2D, 0x72, +0x01, 0x4C, 0xF3, 0x61, 0x00, 0x6E, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC8, 0xF3, +0xFE, 0xAA, 0xE8, 0xF3, 0x40, 0xA2, 0x30, 0xF0, +0x20, 0x6D, 0x00, 0x6C, 0x5F, 0xE7, 0x68, 0xF5, +0x04, 0x4D, 0x64, 0x67, 0x40, 0xA5, 0x51, 0xE4, +0xFF, 0x6A, 0x4C, 0xEC, 0x82, 0xEF, 0x06, 0x61, +0x01, 0x4B, 0x4C, 0xEB, 0x2D, 0x73, 0x01, 0x4D, +0xF5, 0x61, 0x00, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0xD9, 0xC2, +0x88, 0xF3, 0x7A, 0xC2, 0x88, 0xF3, 0x79, 0xA2, +0x0A, 0x5B, 0x05, 0x61, 0xF6, 0x4B, 0x88, 0xF3, +0x71, 0xC2, 0x00, 0x6B, 0x05, 0x10, 0x00, 0x6C, +0x88, 0xF3, 0x91, 0xC2, 0x0A, 0x6C, 0x6F, 0xE4, +0x88, 0xF3, 0x70, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x79, 0xA2, +0x88, 0xF3, 0x9A, 0xA2, 0x68, 0xF3, 0xB9, 0xA2, +0x73, 0xE4, 0x01, 0x6B, 0xAC, 0xEB, 0x03, 0x23, +0xC8, 0xF3, 0x7C, 0xA2, 0x02, 0x10, 0xC8, 0xF3, +0x7D, 0xA2, 0x71, 0xE4, 0x01, 0x4C, 0x88, 0xF3, +0x97, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x77, 0xA2, 0x10, 0x5B, +0x03, 0x60, 0x10, 0x6B, 0x88, 0xF3, 0x77, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x77, 0xA2, 0x88, 0xF3, 0x90, 0xA2, +0x88, 0xF3, 0xB1, 0xA2, 0x02, 0x4B, 0x88, 0xF3, +0x77, 0xC2, 0x88, 0xF3, 0xD7, 0xA2, 0x03, 0x6F, +0x00, 0x18, 0xAB, 0xC6, 0x00, 0x6C, 0x00, 0x18, +0x1F, 0xC7, 0x09, 0x10, 0x30, 0xF0, 0x20, 0x6C, +0x00, 0x6B, 0xE8, 0xF3, 0xC0, 0xA2, 0x68, 0xF5, +0x04, 0x4C, 0x43, 0x67, 0x7E, 0x17, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0x28, 0xF5, 0xBF, 0xA3, +0x04, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x0C, 0x23, 0x7D, 0x67, 0x1E, 0x6A, +0x50, 0xC3, 0x01, 0x6A, 0x4F, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x92, 0xC3, +0x04, 0x04, 0x40, 0xEA, 0x09, 0x97, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x24, 0x67, 0x6E, 0xF5, +0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, 0xFF, 0x68, +0x0C, 0xE9, 0x40, 0xEA, 0x01, 0x72, 0x35, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0x94, 0xA3, 0x7F, 0x6A, 0x8C, 0xEA, +0x0C, 0xEA, 0x2B, 0x22, 0x68, 0xF3, 0x75, 0xA3, +0x0F, 0x6A, 0x6C, 0xEA, 0x01, 0x72, 0x25, 0x61, +0x05, 0x59, 0x03, 0x61, 0xA0, 0xF6, 0x08, 0x6A, +0x07, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x24, 0x31, +0x76, 0xF2, 0x1C, 0x4A, 0x49, 0xE1, 0x40, 0xAA, +0x61, 0x42, 0x1F, 0xF7, 0x00, 0x6C, 0x8C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF5, 0x68, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF5, +0x6C, 0x9B, 0x69, 0xE2, 0x60, 0xA2, 0x20, 0x6A, +0x6C, 0xEA, 0x4B, 0xEA, 0xC0, 0xF7, 0x42, 0x32, +0x01, 0x10, 0x01, 0x6A, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x28, 0xF5, 0x7C, 0xA2, +0x7F, 0x6A, 0x6C, 0xEA, 0x01, 0x5A, 0x58, 0x67, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x8F, 0xF5, 0x08, 0x4C, +0x00, 0x6D, 0x07, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0x8F, 0xF5, 0x48, 0xA2, 0x01, 0x6B, 0x46, 0x32, +0x6C, 0xEA, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xE7, 0xC7, 0x17, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x50, 0x9A, 0x40, 0xA2, +0x2A, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF5, +0x69, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x21, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x54, 0x9A, 0x60, 0xA2, 0x02, 0x6A, +0x6C, 0xEA, 0x19, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x58, 0x9A, 0x60, 0xAA, 0x02, 0xF0, +0x00, 0x6A, 0x6C, 0xEA, 0x10, 0x2A, 0x00, 0x18, +0x4B, 0xC6, 0x01, 0x72, 0x01, 0x6A, 0x0C, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF5, 0x80, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x8F, 0xF5, 0x68, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x8F, 0xF5, 0x48, 0xA2, +0xFF, 0x6B, 0x56, 0x32, 0x8E, 0xEA, 0x6C, 0xEA, +0x01, 0x5A, 0x58, 0x67, 0x6C, 0xEA, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x08, 0xC8, +0x00, 0x6B, 0x06, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0x8F, 0xF5, 0x72, 0xA2, 0x01, 0x6A, 0x4C, 0xEB, +0x05, 0x97, 0x43, 0x67, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x4B, 0xC6, +0x01, 0x72, 0x1F, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x9D, 0xA2, +0x03, 0x6B, 0x8C, 0xEB, 0x16, 0x2B, 0x68, 0xF3, +0x78, 0xA2, 0x13, 0x2B, 0x04, 0x6B, 0x8C, 0xEB, +0x10, 0x2B, 0x10, 0x6B, 0x8C, 0xEB, 0x0D, 0x2B, +0x68, 0xF3, 0x99, 0xA2, 0x20, 0x6B, 0x8C, 0xEB, +0x08, 0x23, 0xE8, 0xF3, 0x52, 0xA2, 0x05, 0x2A, +0x00, 0x18, 0x12, 0xC8, 0x01, 0x5A, 0x58, 0x67, +0x01, 0x10, 0x00, 0x6A, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x30, 0xF0, +0x20, 0x68, 0x4C, 0xEC, 0xC0, 0xF1, 0x08, 0x48, +0x04, 0xD4, 0x68, 0xF3, 0x9D, 0xA0, 0x10, 0x6B, +0x30, 0xF0, 0x20, 0x69, 0x8D, 0xEB, 0x68, 0xF3, +0x7D, 0xC0, 0xCF, 0xF4, 0x80, 0xA1, 0x01, 0x6B, +0x8C, 0xEB, 0x4C, 0xEB, 0x29, 0x23, 0xCF, 0xF4, +0x00, 0x49, 0x42, 0xA1, 0xFF, 0x72, 0x54, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0x44, 0x9A, +0x00, 0x6B, 0x30, 0xF0, 0x20, 0x68, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0x48, 0x9A, +0x04, 0x6B, 0xFF, 0x6C, 0x60, 0xC2, 0xAE, 0xF2, +0x50, 0x98, 0x59, 0x4C, 0x00, 0x6D, 0x05, 0x6E, +0x40, 0xEA, 0xC2, 0xA1, 0xAE, 0xF2, 0x50, 0x98, +0xFF, 0x6C, 0x55, 0x4C, 0x00, 0x6D, 0x05, 0x4E, +0x40, 0xEA, 0x00, 0x18, 0x08, 0xC8, 0x34, 0x2A, +0x04, 0x94, 0x00, 0x18, 0xC9, 0xE9, 0x30, 0x10, +0x88, 0xF3, 0x65, 0xA0, 0x02, 0x5B, 0x13, 0x60, +0x88, 0xF3, 0xC4, 0xA0, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x50, 0x9A, 0xFF, 0x6C, 0xD9, 0xE3, +0x55, 0x4C, 0x00, 0x6D, 0x40, 0xEA, 0x88, 0xF3, +0x65, 0xA0, 0x88, 0xF3, 0x44, 0xA0, 0x49, 0xE3, +0x88, 0xF3, 0x57, 0xC0, 0x19, 0x10, 0x03, 0x69, +0x38, 0xEB, 0x88, 0xF3, 0xC4, 0xA0, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, 0xFE, 0x4E, +0xFF, 0x6C, 0x55, 0x4C, 0x00, 0x6D, 0x12, 0xEB, +0x79, 0xE6, 0x40, 0xEA, 0x88, 0xF3, 0x65, 0xA0, +0x88, 0xF3, 0x44, 0xA0, 0x38, 0xEB, 0xFE, 0x4A, +0x12, 0xE9, 0x25, 0xE2, 0x88, 0xF3, 0x37, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x04, 0x6B, 0x6C, 0xEA, 0x08, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x96, +0x83, 0x67, 0x01, 0x6D, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x74, 0xA0, 0x00, 0x6A, 0xE8, 0xF3, +0x42, 0xC0, 0x7F, 0x6A, 0xFF, 0x69, 0x6C, 0xEA, +0x2C, 0xEC, 0x2C, 0xEA, 0x04, 0xD4, 0x24, 0x22, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, +0x40, 0xEA, 0x01, 0x72, 0x19, 0x61, 0x04, 0x94, +0x00, 0x6D, 0x00, 0x18, 0xE2, 0xC5, 0xC8, 0xF3, +0x54, 0xD8, 0x68, 0xF3, 0x5A, 0xA0, 0x68, 0xF3, +0x95, 0xA0, 0x20, 0x6B, 0x4D, 0xEB, 0x0F, 0x6A, +0x8C, 0xEA, 0x2C, 0xEA, 0x68, 0xF3, 0x7A, 0xC0, +0x04, 0x22, 0x10, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x03, 0x2A, 0x04, 0x94, 0x00, 0x18, 0x2F, 0xC8, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x24, 0x67, 0x68, 0xF3, +0x94, 0xA0, 0x00, 0x6B, 0xE8, 0xF3, 0x62, 0xC0, +0x7F, 0x6B, 0xFF, 0x6A, 0x8C, 0xEB, 0x4C, 0xEB, +0x4C, 0xE9, 0x27, 0x23, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF7, 0x95, 0xA3, +0x6E, 0xF5, 0x58, 0x9A, 0x40, 0xEA, 0x01, 0x72, +0x78, 0x67, 0x04, 0xD3, 0x1A, 0x2B, 0x88, 0xF3, +0xA2, 0xA0, 0x91, 0x67, 0x00, 0x18, 0x68, 0xEA, +0x91, 0x67, 0x00, 0x6D, 0x00, 0x18, 0xE2, 0xC5, +0x68, 0xF3, 0x7A, 0xA0, 0xC8, 0xF3, 0x54, 0xD8, +0x20, 0x6A, 0x6D, 0xEA, 0x68, 0xF3, 0x5A, 0xC0, +0x5D, 0x67, 0x67, 0x42, 0x09, 0x4B, 0x40, 0xA3, +0x91, 0x67, 0x88, 0xF3, 0x43, 0xC0, 0x00, 0x18, +0x2F, 0xC8, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x30, 0xF0, 0x20, 0x69, 0x04, 0xD4, 0xCF, 0xF4, +0x00, 0x49, 0xC0, 0xF0, 0x88, 0xA1, 0x04, 0x6B, +0x8C, 0xEB, 0x4C, 0xEB, 0x37, 0x23, 0xC0, 0xF0, +0x0A, 0xA1, 0xC0, 0xF0, 0x49, 0xA1, 0x58, 0xE8, +0x12, 0xE8, 0xC0, 0xF0, 0x10, 0xC1, 0x00, 0x18, +0xDA, 0xC7, 0x03, 0x22, 0xC0, 0xF0, 0x11, 0xC1, +0x03, 0x10, 0x01, 0x6A, 0xC0, 0xF0, 0x51, 0xC1, +0x30, 0xF0, 0x20, 0x6A, 0x8F, 0xF5, 0x11, 0xA2, +0x02, 0x58, 0x11, 0x61, 0x00, 0x18, 0xDA, 0xC7, +0x06, 0x22, 0x04, 0x94, 0x00, 0x18, 0xD0, 0xE9, +0x04, 0x94, 0x00, 0x18, 0xC9, 0xE9, 0x04, 0x94, +0x00, 0x18, 0x99, 0xE9, 0x04, 0x94, 0xB0, 0x67, +0x00, 0x18, 0x68, 0xEA, 0x0F, 0x10, 0x01, 0x70, +0x04, 0x61, 0x04, 0x94, 0x00, 0x18, 0xA3, 0xE9, +0x09, 0x10, 0x00, 0x18, 0xDA, 0xC7, 0x06, 0x22, +0x04, 0x94, 0x00, 0x18, 0xD0, 0xE9, 0x04, 0x94, +0x00, 0x18, 0xC9, 0xE9, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0xFF, 0x6A, +0x4C, 0xEC, 0x12, 0x2C, 0x10, 0xF0, 0x23, 0x6C, +0xE4, 0xF5, 0x01, 0x4C, 0x00, 0x18, 0xCF, 0xE6, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, +0xC0, 0xF0, 0x92, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xC0, 0xF0, 0x72, 0xC2, 0x1F, 0x10, +0x30, 0xF0, 0x20, 0x68, 0xCF, 0xF4, 0x00, 0x48, +0xC0, 0xF0, 0x88, 0xA0, 0x04, 0x6B, 0x8C, 0xEB, +0x4C, 0xEB, 0x15, 0x23, 0xC0, 0xF0, 0xCB, 0xA0, +0x00, 0x6A, 0x04, 0xD2, 0xA2, 0x67, 0x0A, 0x6A, +0x58, 0xEE, 0x10, 0xF0, 0x23, 0x6C, 0xE4, 0xF5, +0x01, 0x4C, 0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, +0xE2, 0xE6, 0xC0, 0xF0, 0x72, 0xA0, 0x01, 0x6A, +0x6D, 0xEA, 0xC0, 0xF0, 0x52, 0xC0, 0x07, 0x97, +0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x73, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xC5, 0x67, 0xFF, 0x6C, 0x40, 0xEA, +0x01, 0x6C, 0x0C, 0x6D, 0x00, 0x18, 0x24, 0xC6, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x68, +0x8C, 0xE8, 0x00, 0x18, 0x73, 0xEA, 0x08, 0x20, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, +0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, +0x01, 0x6C, 0x04, 0x6D, 0x00, 0x18, 0x24, 0xC6, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0x2F, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x00, 0x18, +0xA8, 0xEA, 0x01, 0x6C, 0x08, 0x6D, 0x00, 0x18, +0x24, 0xC6, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x69, 0x04, 0x67, 0x2C, 0xE8, 0xAC, 0xE9, +0x00, 0x18, 0xDA, 0xC7, 0x07, 0x22, 0x03, 0x28, +0x00, 0x18, 0x0C, 0xC9, 0x0D, 0x10, 0x00, 0x18, +0xF6, 0xC8, 0x0A, 0x10, 0x01, 0x70, 0x08, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x04, 0x6C, 0x01, 0x6D, 0xD1, 0x67, 0x40, 0xEA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0x8F, 0xF5, +0x08, 0xA2, 0x00, 0x6C, 0x16, 0x30, 0x00, 0x18, +0xD8, 0xC8, 0x00, 0x18, 0x08, 0xC8, 0x10, 0x22, +0x00, 0x18, 0xDA, 0xC7, 0x0D, 0x22, 0x90, 0x67, +0x00, 0x18, 0xBF, 0xE9, 0x90, 0x67, 0x00, 0x18, +0xD0, 0xE9, 0x90, 0x67, 0x00, 0x18, 0xC9, 0xE9, +0x00, 0x6C, 0xB0, 0x67, 0x00, 0x18, 0x18, 0xC9, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0x8F, 0xF5, 0x08, 0xA2, 0x00, 0x6C, +0x00, 0x18, 0xD8, 0xC8, 0x00, 0x18, 0x08, 0xC8, +0x16, 0x30, 0x01, 0x6C, 0x04, 0x22, 0x90, 0x67, +0x00, 0x18, 0xB1, 0xC8, 0x00, 0x6C, 0xB0, 0x67, +0x00, 0x18, 0x18, 0xC9, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6B, 0xCF, 0xF4, +0x00, 0x4B, 0x04, 0x67, 0xC0, 0xF0, 0x88, 0xA3, +0xFF, 0x6A, 0x4C, 0xE8, 0x96, 0x34, 0x0E, 0xEC, +0xAC, 0xEA, 0x19, 0x2C, 0xC0, 0xF0, 0xB0, 0xA3, +0x43, 0xED, 0x04, 0x61, 0x4B, 0xE5, 0xC0, 0xF0, +0x50, 0xC3, 0x02, 0x10, 0xC0, 0xF0, 0x90, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0x8F, 0xF5, 0x50, 0xA2, +0x0A, 0x2A, 0x90, 0x67, 0x00, 0x18, 0xB1, 0xC8, +0x01, 0x6C, 0xB0, 0x67, 0x00, 0x18, 0x18, 0xC9, +0x01, 0x6C, 0x00, 0x18, 0xD8, 0xC8, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x68, +0x8C, 0xE8, 0x00, 0x18, 0x08, 0xC8, 0x0E, 0x22, +0x90, 0x67, 0x00, 0x18, 0x0C, 0xC8, 0x0A, 0x22, +0x00, 0x18, 0xDA, 0xC7, 0x07, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x8F, 0xF5, 0xB1, 0xA2, 0x90, 0x67, +0x00, 0x18, 0x47, 0xC9, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x68, 0x8C, 0xE8, 0x00, 0x18, +0x08, 0xC8, 0x0E, 0x22, 0x90, 0x67, 0x00, 0x18, +0x0C, 0xC8, 0x0A, 0x22, 0x00, 0x18, 0xDA, 0xC7, +0x07, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x8F, 0xF5, +0xB1, 0xA2, 0x90, 0x67, 0x00, 0x18, 0x47, 0xC9, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0xC0, 0xF0, 0x92, 0xA2, +0xC0, 0xF0, 0xA8, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xB6, 0x35, 0x00, 0x6C, 0xC0, 0xF0, +0x72, 0xC2, 0x00, 0x18, 0x18, 0xC9, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xFF, 0x68, 0x8C, 0xE8, 0x68, 0xF3, +0x99, 0xA2, 0x03, 0x6B, 0x6B, 0xEB, 0x41, 0x6D, +0x8C, 0xEB, 0xAB, 0xED, 0xAC, 0xEB, 0x68, 0xF3, +0xBA, 0xA2, 0x68, 0xF3, 0x79, 0xC2, 0x11, 0x6B, +0x00, 0x6C, 0x6B, 0xEB, 0x88, 0xF3, 0x85, 0xC2, +0x68, 0xF3, 0x9D, 0xC2, 0xAC, 0xEB, 0x88, 0xF3, +0x86, 0xC2, 0x90, 0x67, 0x68, 0xF3, 0x7A, 0xC2, +0x00, 0x18, 0xAA, 0xE9, 0x90, 0x67, 0x00, 0x18, +0xA3, 0xE9, 0x90, 0x67, 0x00, 0x18, 0xBF, 0xE9, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xF0, 0x6D, 0x01, 0x6C, +0x00, 0x18, 0x24, 0xC6, 0x00, 0x6C, 0x00, 0x18, +0xEF, 0xEB, 0x00, 0x18, 0xCE, 0xE4, 0x00, 0x18, +0x11, 0xE5, 0x01, 0x6C, 0x00, 0x18, 0xEF, 0xEB, +0x01, 0x6C, 0x00, 0x6D, 0x00, 0x18, 0x24, 0xC6, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x02, 0x22, 0x08, 0x72, +0x06, 0x61, 0x00, 0x18, 0xEB, 0xC7, 0x01, 0x72, +0x02, 0x61, 0x00, 0x18, 0x9A, 0xC9, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x61, 0xA2, +0x01, 0x6A, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0xA6, 0xC9, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, 0x6C, 0x9B, +0xFF, 0x6A, 0x24, 0x67, 0x60, 0xA3, 0x4C, 0xE9, +0x30, 0xF0, 0x20, 0x68, 0x6C, 0xEA, 0x04, 0xD2, +0x6E, 0xF2, 0x58, 0x98, 0xFF, 0x6C, 0xA4, 0x67, +0x2D, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x07, 0x2A, +0x6E, 0xF2, 0x58, 0x98, 0x04, 0x95, 0xFF, 0x6C, +0x2D, 0x6E, 0x40, 0xEA, 0x2C, 0x10, 0x05, 0x59, +0x24, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x28, 0x31, +0xF6, 0xF1, 0x04, 0x4A, 0x29, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x00, 0x6C, 0x08, 0x6D, 0x17, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, 0x36, 0xF5, +0xB0, 0x9A, 0x11, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x6C, 0x36, 0xF5, 0xB4, 0x9A, 0x0B, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, 0x36, 0xF5, +0xB8, 0x9A, 0x05, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0xBC, 0x9A, 0x04, 0x6C, 0x00, 0x18, +0xAE, 0xDF, 0x00, 0x18, 0xA8, 0xEA, 0x01, 0x6C, +0x00, 0x6D, 0x00, 0x18, 0x24, 0xC6, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0x48, 0xF5, 0xA2, 0xA3, 0x08, 0x6B, 0xFF, 0x6A, +0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x03, 0x2B, +0x01, 0x6C, 0x0C, 0x6D, 0x05, 0x10, 0x01, 0x6D, +0x00, 0x18, 0x6D, 0xCD, 0x01, 0x6C, 0x04, 0x6D, +0x00, 0x18, 0x24, 0xC6, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, 0xFF, 0x6C, +0xC5, 0x67, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0x48, 0xF5, 0xA2, 0xA3, +0x04, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x06, 0x2B, 0x03, 0x6D, 0x00, 0x18, +0x6D, 0xCD, 0x01, 0x6C, 0x04, 0x6D, 0x05, 0x10, +0x00, 0x6D, 0x00, 0x18, 0x6D, 0xCD, 0x01, 0x6C, +0x0C, 0x6D, 0x00, 0x18, 0x24, 0xC6, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0xFF, 0x6C, 0xC5, 0x67, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x6D, 0x00, 0x18, +0x6D, 0xCD, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6D, 0xC5, 0x67, 0xFF, 0x6C, +0x40, 0xEA, 0x01, 0x6C, 0x0C, 0x6D, 0x00, 0x18, +0x24, 0xC6, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x69, 0x2C, 0xEC, 0xAC, 0xE9, 0x38, 0x24, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, +0x40, 0xEA, 0x01, 0x72, 0x2D, 0x61, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, +0x7A, 0xA0, 0x05, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x68, 0xF3, 0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0x2B, 0x6E, 0xFF, 0x6C, +0x0F, 0x6D, 0x40, 0xEA, 0x91, 0x67, 0x02, 0x6D, +0x00, 0x18, 0x6D, 0xCD, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x50, 0x9A, 0xC8, 0xF2, 0x9F, 0xA0, +0x00, 0x6D, 0x08, 0x6E, 0xF1, 0x67, 0x40, 0xEA, +0x01, 0x72, 0x0A, 0x61, 0x68, 0xF3, 0x7A, 0xA0, +0x01, 0x6A, 0x01, 0x6C, 0x6D, 0xEA, 0x06, 0x6D, +0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, 0x24, 0xC6, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x25, 0x67, 0x30, 0xF0, +0x20, 0x6D, 0xC0, 0xF1, 0x08, 0x4D, 0x06, 0x67, +0x68, 0xF3, 0xDA, 0xA5, 0x03, 0x6B, 0xFF, 0x6A, +0xCC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x4C, 0xE9, +0x4C, 0xE8, 0xE0, 0xF0, 0x03, 0x2B, 0x68, 0xF3, +0x5C, 0xA5, 0x8E, 0xEA, 0xC0, 0xF0, 0x1E, 0x22, +0x0D, 0x5C, 0xC0, 0xF0, 0x1B, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x88, 0x34, 0xF6, 0xF1, 0x18, 0x4A, +0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x0E, 0x72, +0x03, 0x61, 0x90, 0x67, 0x00, 0x18, 0xE0, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x03, 0x2A, 0x01, 0x6C, 0x00, 0x18, 0x00, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x06, 0x72, 0x03, 0x61, 0x90, 0x67, 0x00, 0x18, +0xF1, 0xC9, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x04, 0x72, 0x09, 0x61, 0x05, 0x21, +0x91, 0x67, 0xB0, 0x67, 0x00, 0x18, 0x0E, 0xCA, +0x03, 0x10, 0x90, 0x67, 0x00, 0x18, 0x03, 0xCA, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x08, 0x72, 0xA0, 0xF0, 0x03, 0x61, 0x00, 0x18, +0xF6, 0xC8, 0xA0, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x03, 0x2A, 0x01, 0x6C, +0x00, 0x18, 0x00, 0xC9, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x06, 0x72, 0x03, 0x61, +0x90, 0x67, 0x00, 0x18, 0xF1, 0xC9, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x0E, 0x72, +0x07, 0x61, 0x00, 0x18, 0x6D, 0xC6, 0x01, 0x72, +0x03, 0x61, 0x90, 0x67, 0x00, 0x18, 0xE0, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x0C, 0x72, 0x7C, 0x61, 0x00, 0x18, 0x6D, 0xC6, +0x01, 0x72, 0x78, 0x61, 0x90, 0x67, 0x00, 0x18, +0x79, 0xC6, 0x74, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x0E, 0x72, 0x07, 0x61, +0x00, 0x18, 0x6D, 0xC6, 0x01, 0x72, 0x03, 0x61, +0x90, 0x67, 0x00, 0x18, 0xE0, 0xC9, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x06, 0x72, +0x03, 0x61, 0x90, 0x67, 0x00, 0x18, 0xF1, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x0C, 0x72, 0x07, 0x61, 0x00, 0x18, 0x6D, 0xC6, +0x01, 0x72, 0x03, 0x61, 0x90, 0x67, 0x00, 0x18, +0x79, 0xC6, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x04, 0x72, 0x4B, 0x61, 0x00, 0x18, +0x1A, 0xC8, 0x01, 0x72, 0x47, 0x61, 0x90, 0x67, +0x00, 0x18, 0xB6, 0xC9, 0x43, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, 0x0E, 0x72, +0x07, 0x61, 0x00, 0x18, 0x6D, 0xC6, 0x01, 0x72, +0x03, 0x61, 0x90, 0x67, 0x00, 0x18, 0xE0, 0xC9, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x06, 0x72, 0x03, 0x61, 0x90, 0x67, 0x00, 0x18, +0xF1, 0xC9, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x0C, 0x72, 0x07, 0x61, 0x00, 0x18, +0x6D, 0xC6, 0x01, 0x72, 0x03, 0x61, 0x90, 0x67, +0x00, 0x18, 0x79, 0xC6, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x03, 0x2A, 0x01, 0x6C, +0x00, 0x18, 0x00, 0xC9, 0x30, 0xF0, 0x20, 0x6A, +0x48, 0xF5, 0x44, 0xA2, 0x04, 0x72, 0x12, 0x61, +0x00, 0x18, 0x99, 0xC6, 0x0F, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x7C, 0xA2, 0x0C, 0x73, 0x07, 0x61, 0x68, 0xF3, +0x79, 0xA2, 0x20, 0x6A, 0x6C, 0xEA, 0x02, 0x22, +0x00, 0x18, 0x0C, 0xC9, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x48, 0xF5, 0xA1, 0xA3, +0x04, 0x6B, 0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, +0x4C, 0xEC, 0x06, 0x23, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0x44, 0x9A, 0x00, 0x6B, 0x60, 0xC2, +0x02, 0x6D, 0x00, 0x18, 0x22, 0xE5, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF5, 0x48, 0x9A, 0x04, 0x69, +0x30, 0xF0, 0x20, 0x68, 0x20, 0xDA, 0xC0, 0xF1, +0x08, 0x48, 0xE8, 0xF3, 0xC6, 0xA0, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, 0xFF, 0x6C, +0x59, 0x4C, 0x00, 0x6D, 0xC6, 0x36, 0x40, 0xEA, +0x68, 0xF3, 0x59, 0xA0, 0x07, 0x97, 0x4D, 0xE9, +0x68, 0xF3, 0x39, 0xC0, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0xB4, 0xA3, 0x04, 0x67, +0x7F, 0x6C, 0xAC, 0xEC, 0xFF, 0x6A, 0x01, 0x74, +0x4C, 0xE8, 0x26, 0x61, 0x68, 0xF3, 0xB5, 0xA3, +0x10, 0x6C, 0x8B, 0xEC, 0xAC, 0xEC, 0x4C, 0xEC, +0x14, 0x24, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0xD0, 0x67, 0x0C, 0x6C, 0x00, 0x6D, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, +0x40, 0xEA, 0x90, 0x67, 0x00, 0x18, 0xB0, 0xCA, +0x0B, 0x10, 0x68, 0xF3, 0x5C, 0xA3, 0x08, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, +0x04, 0x6C, 0x01, 0x6D, 0xD0, 0x67, 0x40, 0xEA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0xCB, 0xCA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x69, 0x8C, 0xE9, +0x30, 0xF0, 0x20, 0x68, 0x91, 0x67, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x18, 0xB0, 0xCA, 0x68, 0xF3, +0x5C, 0xA0, 0x0C, 0x72, 0x20, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x0C, 0x6C, +0x00, 0x6D, 0xD1, 0x67, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6D, +0xC5, 0x67, 0xFF, 0x6C, 0x40, 0xEA, 0x68, 0xF3, +0x7A, 0xA0, 0x01, 0x6A, 0xC8, 0xF2, 0x9F, 0xA0, +0x6D, 0xEA, 0x68, 0xF3, 0x5A, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x50, 0x9A, 0x00, 0x6D, +0x08, 0x6E, 0xF1, 0x67, 0x40, 0xEA, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x04, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x68, 0xF3, 0xB9, 0xA4, 0x40, 0x6B, +0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xE8, +0x0C, 0x23, 0x68, 0xF3, 0x9A, 0xA4, 0x10, 0x6B, +0x8C, 0xEB, 0x4C, 0xEB, 0x06, 0x23, 0x00, 0x18, +0x08, 0xC8, 0x03, 0x2A, 0x90, 0x67, 0x00, 0x18, +0xC9, 0xE9, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, 0x02, 0x6B, +0x8C, 0xEB, 0x10, 0x23, 0x03, 0x6B, 0x6B, 0xEB, +0x6C, 0xEC, 0x68, 0xF3, 0x99, 0xC2, 0x68, 0xF3, +0x9D, 0xA2, 0x8C, 0xEB, 0x68, 0xF3, 0x7D, 0xC2, +0x68, 0xF3, 0x5D, 0xA2, 0x07, 0x6B, 0x6C, 0xEA, +0x6A, 0x2A, 0x66, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x56, 0xF5, 0x84, 0x9B, 0xFF, 0xF7, 0x1F, 0x6D, +0x60, 0xAC, 0xAC, 0xEB, 0x01, 0x4B, 0xAC, 0xEB, +0x60, 0xCC, 0x88, 0xF3, 0x65, 0xA2, 0x68, 0xF3, +0x9D, 0xA2, 0x01, 0x4B, 0x88, 0xF3, 0x65, 0xC2, +0x11, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x7D, 0xC2, 0x88, 0xF3, 0x65, 0xA2, 0xE8, 0xF3, +0x44, 0xA2, 0x63, 0xEA, 0x49, 0x60, 0x30, 0xF0, +0x20, 0x69, 0x71, 0x67, 0xCF, 0xF4, 0x00, 0x4B, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, +0x80, 0xF2, 0x95, 0xA3, 0x40, 0xEA, 0x01, 0x72, +0x3E, 0x61, 0xCF, 0xF4, 0x60, 0xA1, 0x01, 0x6A, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x02, 0x2A, +0x00, 0x18, 0x06, 0xC7, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x95, 0xA2, +0x10, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xFF, 0x6C, +0x8C, 0xEB, 0x07, 0x2B, 0x68, 0xF3, 0x99, 0xA2, +0xDF, 0x4B, 0x8C, 0xEB, 0x68, 0xF3, 0x79, 0xC2, +0x22, 0x10, 0x88, 0xF3, 0x66, 0xA2, 0x01, 0x4B, +0x88, 0xF3, 0x66, 0xC2, 0x88, 0xF3, 0x66, 0xA2, +0x02, 0x5B, 0x0B, 0x61, 0x68, 0xF3, 0x99, 0xA2, +0x21, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x00, 0x6B, 0x88, 0xF3, 0x66, 0xC2, +0x03, 0x10, 0x90, 0x67, 0x00, 0x18, 0xED, 0xCA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x00, 0x6B, 0x88, 0xF3, 0x65, 0xC2, 0x03, 0x10, +0x90, 0x67, 0x00, 0x18, 0xA2, 0xC6, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x05, 0x5A, 0x00, 0x68, +0x24, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x48, 0x34, +0x36, 0xF2, 0x0C, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF5, +0x68, 0x9B, 0x13, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x56, 0xF5, 0x6C, 0x9B, 0x0E, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x56, 0xF5, 0x70, 0x9B, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF5, 0x74, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF5, +0x78, 0x9B, 0x60, 0xAB, 0xFF, 0xF7, 0x1F, 0x68, +0x6C, 0xE8, 0x18, 0xF0, 0x00, 0x6B, 0x0C, 0xEB, +0x13, 0x2B, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x68, 0xF3, 0xBD, 0xA4, 0xFE, 0x4B, +0xAC, 0xEB, 0x05, 0x6D, 0xAB, 0xED, 0xAC, 0xEB, +0x02, 0x4D, 0xAC, 0xEB, 0x68, 0xF3, 0x7D, 0xC4, +0x82, 0x67, 0x00, 0x18, 0xA2, 0xC6, 0x5D, 0x10, +0x08, 0xF0, 0x00, 0x6B, 0x0C, 0xEB, 0x23, 0x23, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0xB4, 0xA3, 0x7F, 0x6C, 0xAC, 0xEC, +0x01, 0x74, 0x27, 0x61, 0x68, 0xF3, 0xBD, 0xA3, +0x01, 0x6C, 0xAD, 0xEC, 0x68, 0xF3, 0x9D, 0xC3, +0x68, 0xF3, 0x95, 0xA3, 0x10, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, 0x20, 0x73, +0x06, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x54, 0x9A, 0x40, 0xEA, 0x12, 0x10, 0x82, 0x67, +0x00, 0x18, 0xED, 0xCA, 0x0E, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, +0x9D, 0xA3, 0x02, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, +0x05, 0x6C, 0x8B, 0xEC, 0x8C, 0xEA, 0x68, 0xF3, +0x5D, 0xC3, 0x02, 0x30, 0x1E, 0x30, 0x1A, 0x20, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x5D, 0xA0, 0x02, 0x69, 0xE8, 0xF3, +0xC5, 0xA0, 0x2D, 0xEA, 0x68, 0xF3, 0x5D, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0xFF, 0x6C, 0x55, 0x4C, 0x00, 0x6D, 0x40, 0xEA, +0x68, 0xF3, 0x59, 0xA0, 0x4D, 0xE9, 0x68, 0xF3, +0x39, 0xC0, 0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x9D, 0xA2, +0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x7D, 0xC2, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x24, 0x67, 0x6E, 0xF5, +0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, 0xFF, 0x68, +0x0C, 0xE9, 0x40, 0xEA, 0x01, 0x72, 0x00, 0xF1, +0x17, 0x61, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0x94, 0xA3, 0x7F, 0x6A, +0x8C, 0xEA, 0x0C, 0xEA, 0x00, 0xF1, 0x0C, 0x22, +0x68, 0xF3, 0x75, 0xA3, 0x0F, 0x6A, 0x6C, 0xEA, +0x01, 0x72, 0x69, 0x61, 0x05, 0x59, 0x5A, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x28, 0x33, 0x56, 0xF2, +0x00, 0x4A, 0x69, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF5, 0x5C, 0x9A, +0x60, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x63, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF5, 0x60, 0x9B, 0x3F, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x76, 0xF5, 0x44, 0x9A, +0x60, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x63, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF5, 0x68, 0x9B, 0x2F, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x76, 0xF5, 0x4C, 0x9A, +0x60, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x63, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF5, 0x70, 0x9B, 0x1F, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x76, 0xF5, 0x54, 0x9A, +0x60, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x63, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF5, 0x78, 0x9B, 0x0F, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x76, 0xF5, 0x5C, 0x9A, +0x60, 0xA2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x88, 0xF3, 0x63, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0x96, 0xF5, 0x60, 0x9B, 0x60, 0xA3, +0x88, 0xF3, 0x62, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x63, 0xA2, +0x02, 0x2B, 0x88, 0xF3, 0x62, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0x48, 0xF5, 0x6B, 0xC2, 0x91, 0x67, +0x00, 0x18, 0x30, 0xC7, 0x10, 0xF0, 0x24, 0x6B, +0x96, 0xF5, 0x84, 0x9B, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x00, 0x6A, 0x88, 0xF3, +0x45, 0xC0, 0x88, 0xF3, 0x46, 0xC0, 0x60, 0xAC, +0xFF, 0xF7, 0x1F, 0x6D, 0xAC, 0xEB, 0x01, 0x4B, +0xAC, 0xEB, 0x60, 0xCC, 0x10, 0xF0, 0x24, 0x6B, +0x88, 0xF3, 0x8A, 0xA0, 0x16, 0xF5, 0x64, 0x9B, +0x80, 0xC3, 0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF5, +0x68, 0x9B, 0x91, 0x67, 0x40, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF5, 0x48, 0x9A, 0x02, 0x6B, +0x60, 0xC2, 0x68, 0xF3, 0x7D, 0xA0, 0x03, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x11, 0x6B, 0x6B, 0xEB, +0x6C, 0xEA, 0x68, 0xF3, 0x5D, 0xC0, 0x00, 0x18, +0x5A, 0xCB, 0x68, 0xF3, 0x79, 0xA0, 0x40, 0x6A, +0x6C, 0xEA, 0x55, 0x22, 0x68, 0xF3, 0x9A, 0xA0, +0x10, 0x6B, 0xFF, 0x6D, 0x44, 0x67, 0x6C, 0xEA, +0xAC, 0xEA, 0x22, 0x2A, 0x88, 0xF3, 0x43, 0xA0, +0x88, 0xF3, 0xA2, 0xA0, 0xAE, 0xEA, 0x47, 0x2A, +0x8D, 0xEB, 0x68, 0xF3, 0x7A, 0xC0, 0x91, 0x67, +0x00, 0x18, 0x68, 0xEA, 0x91, 0x67, 0x00, 0x18, +0x99, 0xE9, 0x00, 0x18, 0x08, 0xC8, 0x06, 0x2A, +0x91, 0x67, 0x00, 0x18, 0xD0, 0xE9, 0x91, 0x67, +0x00, 0x18, 0xC9, 0xE9, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x88, 0xF3, 0x63, 0xA2, +0xFF, 0x4B, 0x88, 0xF3, 0x63, 0xC2, 0x2B, 0x10, +0x68, 0xF3, 0x75, 0xA0, 0x0F, 0x6A, 0x6C, 0xEA, +0x01, 0x72, 0x25, 0x61, 0x88, 0xF3, 0x43, 0xA0, +0x04, 0xD2, 0x04, 0x93, 0x88, 0xF3, 0x42, 0xA0, +0x6E, 0xEA, 0x1D, 0x22, 0x91, 0x67, 0x00, 0x18, +0x5D, 0xEA, 0x04, 0x95, 0xAE, 0xEA, 0x17, 0x22, +0x68, 0xF3, 0x79, 0xA0, 0x20, 0x6A, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0x22, 0x68, 0xF3, +0x7A, 0xA0, 0x11, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x68, 0xF3, 0x5A, 0xC0, 0x91, 0x67, 0x00, 0x18, +0xBF, 0xE9, 0x91, 0x67, 0x00, 0x18, 0xAA, 0xE9, +0x91, 0x67, 0x00, 0x18, 0xA3, 0xE9, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x99, 0xA2, 0x01, 0x6B, 0xE8, 0xF3, 0x62, 0xC2, +0x20, 0x6B, 0x8D, 0xEB, 0x68, 0xF3, 0x79, 0xC2, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xED, 0x4C, 0xEC, 0xCC, 0xEA, +0xA0, 0xF0, 0x1D, 0x25, 0x05, 0x5C, 0xA0, 0xF0, +0x10, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, +0x56, 0xF2, 0x14, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x02, 0x72, 0x0A, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x96, 0xF5, 0xAC, 0x9A, 0x01, 0x6C, +0x00, 0x18, 0xAE, 0xDF, 0x00, 0x6C, 0x08, 0x6D, +0x1D, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF5, +0xB0, 0x9A, 0x01, 0x6C, 0x00, 0x18, 0xAE, 0xDF, +0x00, 0x6C, 0x08, 0x6D, 0x00, 0x18, 0xAE, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, +0x01, 0x6C, 0x0C, 0x6D, 0x89, 0x10, 0x02, 0x72, +0x0C, 0x60, 0x04, 0x6C, 0x0F, 0x6D, 0x00, 0x18, +0xAE, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, +0xB0, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0xAE, 0xDF, +0x7C, 0x10, 0x04, 0x6C, 0x03, 0x6D, 0x00, 0x18, +0xAE, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, +0xB0, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0xAE, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, 0x96, 0xF5, +0xB4, 0x9B, 0x66, 0x10, 0x02, 0x72, 0x0A, 0x60, +0x04, 0x6C, 0xF0, 0x6D, 0x00, 0x18, 0xAE, 0xDF, +0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, 0x36, 0xF5, +0xB4, 0x9A, 0xDC, 0x17, 0x04, 0x6C, 0x30, 0x6D, +0x00, 0x18, 0xAE, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0xB4, 0x9A, 0x04, 0x6C, 0x00, 0x18, +0xAE, 0xDF, 0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, +0x96, 0xF5, 0xB8, 0x9B, 0x45, 0x10, 0x02, 0x72, +0x0B, 0x60, 0x04, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x00, 0x18, 0xAE, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x04, 0x6C, 0x36, 0xF5, 0xB8, 0x9A, 0xBA, 0x17, +0x04, 0x6C, 0x00, 0xF3, 0x00, 0x6D, 0x00, 0x18, +0xAE, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, +0xB8, 0x9A, 0x04, 0x6C, 0x00, 0x18, 0xAE, 0xDF, +0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x4E, 0xF2, 0x54, 0x9A, 0x02, 0x6C, 0x96, 0xF5, +0xBC, 0x9B, 0x22, 0x10, 0x02, 0x72, 0x0B, 0x60, +0x04, 0x6C, 0x1E, 0xF0, 0x00, 0x6D, 0x00, 0x18, +0xAE, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x04, 0x6C, +0x36, 0xF5, 0xBC, 0x9A, 0x97, 0x17, 0x04, 0x6C, +0x06, 0xF0, 0x00, 0x6D, 0x00, 0x18, 0xAE, 0xDF, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0xBC, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0xAE, 0xDF, 0x30, 0xF0, +0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, 0x4E, 0xF2, +0x54, 0x9A, 0xF6, 0xF4, 0xA0, 0x9B, 0x02, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF5, +0x60, 0x9A, 0xFF, 0x6C, 0x07, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0x65, 0x10, 0x05, 0x5C, +0x5D, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, +0x76, 0xF2, 0x08, 0x4A, 0x89, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF5, +0xAC, 0x9A, 0x01, 0x6C, 0x00, 0x18, 0xDF, 0xDF, +0x00, 0x6C, 0x08, 0x6D, 0x00, 0x18, 0xDF, 0xDF, +0x01, 0x6C, 0x0C, 0x6D, 0x45, 0x10, 0x04, 0x6C, +0x0F, 0x6D, 0x00, 0x18, 0xDF, 0xDF, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF5, 0xB0, 0x9A, 0x04, 0x6C, +0x00, 0x18, 0xDF, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x02, 0x6C, 0x96, 0xF5, 0xB4, 0x9A, 0x34, 0x10, +0x04, 0x6C, 0xF0, 0x6D, 0x00, 0x18, 0xDF, 0xDF, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0xB4, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0xDF, 0xDF, 0x10, 0xF0, +0x24, 0x6A, 0x02, 0x6C, 0x96, 0xF5, 0xB8, 0x9A, +0x23, 0x10, 0x04, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x00, 0x18, 0xDF, 0xDF, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0xB8, 0x9A, 0x04, 0x6C, 0x00, 0x18, +0xDF, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x02, 0x6C, +0x96, 0xF5, 0xBC, 0x9A, 0x11, 0x10, 0x04, 0x6C, +0x1E, 0xF0, 0x00, 0x6D, 0x00, 0x18, 0xDF, 0xDF, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0xBC, 0x9A, +0x04, 0x6C, 0x00, 0x18, 0xDF, 0xDF, 0x10, 0xF0, +0x24, 0x6A, 0xF6, 0xF4, 0xA0, 0x9A, 0x02, 0x6C, +0x00, 0x18, 0x2F, 0xE0, 0x10, 0xF0, 0x24, 0x6A, +0x56, 0xF5, 0x60, 0x9A, 0xFC, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x54, 0xA0, +0x7F, 0x6E, 0xFF, 0x69, 0x4C, 0xEE, 0x2C, 0xEC, +0x01, 0x6D, 0x2C, 0xEE, 0x04, 0xD4, 0x00, 0x18, +0x45, 0xCC, 0x88, 0xF3, 0x6A, 0xA8, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x44, 0x9A, 0x2C, 0xEB, +0x60, 0xC2, 0xC8, 0xF3, 0x99, 0xA0, 0x80, 0x6A, +0x4B, 0xEA, 0x1F, 0x6B, 0x8C, 0xEA, 0x8C, 0xEB, +0x2C, 0xEA, 0x2C, 0xEB, 0x11, 0x22, 0x6F, 0x32, +0x2C, 0xEA, 0x82, 0x42, 0x01, 0x4A, 0xC8, 0xF3, +0x5D, 0xC0, 0x07, 0x6A, 0x6C, 0xEA, 0x68, 0xF3, +0x77, 0xA0, 0xC8, 0xF3, 0x9C, 0xC0, 0x76, 0x33, +0x6C, 0x33, 0x6D, 0xEA, 0x2C, 0xEA, 0x06, 0x10, +0x04, 0x6B, 0xC8, 0xF3, 0x7C, 0xC0, 0x03, 0x6B, +0xC8, 0xF3, 0x7D, 0xC0, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF5, 0x60, 0x9B, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, +0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, 0x40, 0xEA, +0x01, 0x72, 0x19, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x21, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x68, 0xF3, 0x5C, 0xA2, 0x04, 0x6B, +0x6C, 0xEA, 0x13, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x04, 0x96, 0x83, 0x67, +0x01, 0x6D, 0x40, 0xEA, 0x0A, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, +0x99, 0xA2, 0x20, 0x6B, 0x8D, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x25, 0x67, 0x04, 0xD4, 0x4C, 0xE9, 0x5D, 0x2C, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x74, 0xA0, 0x7F, 0x6E, 0x91, 0x67, +0x6C, 0xEE, 0x4C, 0xEE, 0x00, 0x6D, 0x00, 0x18, +0x45, 0xCC, 0x7D, 0x67, 0x87, 0x43, 0x09, 0x4C, +0x10, 0xF0, 0x24, 0x6A, 0x60, 0xA4, 0x96, 0xF5, +0x48, 0x9A, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0x48, 0x9A, 0x02, 0x6B, 0x60, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x6E, 0xF5, 0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, +0x40, 0xEA, 0x10, 0x2A, 0x00, 0x18, 0x73, 0xEA, +0x91, 0x67, 0x00, 0x18, 0x03, 0xCA, 0x68, 0xF3, +0x7A, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x03, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, 0x68, 0xF3, +0x5A, 0xC0, 0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x0C, 0x6C, 0x01, 0x6D, +0xD1, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x05, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0x13, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0x44, 0x9A, +0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0x48, 0x9A, 0x04, 0x6B, 0x60, 0xC2, +0x06, 0x10, 0x04, 0x94, 0x01, 0x74, 0x03, 0x61, +0x91, 0x67, 0x00, 0x18, 0xDD, 0xCC, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x69, 0x2C, 0xED, 0x30, 0xF0, 0x20, 0x68, +0x0A, 0xD4, 0xC0, 0xF1, 0x08, 0x48, 0x85, 0x67, +0x04, 0xD5, 0x00, 0x18, 0x83, 0xC9, 0x68, 0xF3, +0x94, 0xA0, 0x7F, 0x6A, 0x04, 0x95, 0x4C, 0xEC, +0x2C, 0xEC, 0x00, 0x18, 0x17, 0xCD, 0x68, 0xF3, +0x54, 0xA0, 0x7F, 0x6B, 0x6C, 0xEA, 0x2C, 0xEA, +0x18, 0x22, 0x0A, 0x93, 0x0F, 0x6C, 0x41, 0xA3, +0xA2, 0xA3, 0x4C, 0xEC, 0x2C, 0xEC, 0x00, 0x18, +0x56, 0xC6, 0x28, 0xF1, 0x54, 0xA0, 0x03, 0x72, +0x0C, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x64, 0x9A, 0x40, 0xA3, 0x4C, 0xE9, 0x02, 0x6A, +0x2C, 0xEA, 0x03, 0x22, 0xFD, 0x6A, 0x2C, 0xEA, +0x40, 0xC3, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xEC, +0xAC, 0xEA, 0x0B, 0x2A, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF5, 0xA8, 0x9B, 0x10, 0xF0, 0x24, 0x6E, +0xB6, 0xF5, 0xCC, 0x9E, 0x60, 0x9D, 0xCC, 0xEB, +0x0C, 0x10, 0x01, 0x72, 0x0B, 0x61, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF5, 0xA8, 0x9B, 0x10, 0xF0, +0x24, 0x6E, 0xB6, 0xF5, 0xD0, 0x9E, 0x60, 0x9D, +0xCD, 0xEB, 0x60, 0xDD, 0x05, 0x5C, 0x60, 0xF1, +0x06, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x88, 0x34, +0x96, 0xF2, 0x08, 0x4B, 0x8D, 0xE3, 0x60, 0x9B, +0x00, 0xEB, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x68, 0x9A, 0x0D, 0x11, 0x01, 0x72, +0x10, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x68, 0x9A, 0xFF, 0x6C, 0x40, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, +0x40, 0xA3, 0x80, 0x4D, 0xC0, 0x4D, 0x8C, 0xEA, +0x14, 0x10, 0x02, 0x72, 0x07, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF5, 0x68, 0x9A, 0xBF, 0x6A, +0x80, 0xA3, 0xF4, 0x10, 0x03, 0x72, 0x20, 0xF1, +0x1A, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x68, 0x9A, 0xFF, 0x6C, 0x40, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0xE7, 0x10, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x74, 0x9A, +0xFD, 0x6A, 0x80, 0xA3, 0xDF, 0x10, 0x01, 0x72, +0x19, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x88, 0x9A, 0xFF, 0x6A, 0x40, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF5, 0x94, 0x9B, +0x01, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x60, 0xA4, 0x02, 0x6D, +0x4C, 0xEB, 0xE1, 0x10, 0x02, 0x72, 0x0F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x68, 0x9A, +0xBF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x74, 0x9A, +0xFE, 0x6A, 0x80, 0xA3, 0xB3, 0x10, 0x03, 0x72, +0xE0, 0xF0, 0x19, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x88, 0x9A, 0xFF, 0x6B, 0x40, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x94, 0x9A, 0x01, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0x92, 0x10, 0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x74, 0x9A, 0xF7, 0x6A, 0x80, 0xA3, +0x95, 0x10, 0x01, 0x72, 0x19, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF5, 0x88, 0x9A, 0xFF, 0x6A, +0x40, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF5, 0x94, 0x9B, 0x04, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x60, 0xA4, 0x08, 0x6D, 0x4C, 0xEB, 0x97, 0x10, +0x02, 0x72, 0x0F, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x68, 0x9A, 0xBF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x74, 0x9A, 0xFB, 0x6A, 0x80, 0xA3, +0x69, 0x10, 0x03, 0x72, 0xA0, 0xF0, 0x0F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x88, 0x9A, +0xFF, 0x6B, 0x40, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF5, 0x94, 0x9A, 0x04, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0x48, 0x10, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x74, 0x9A, +0xDF, 0x6A, 0x80, 0xA3, 0x4B, 0x10, 0x01, 0x72, +0x19, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x88, 0x9A, 0xFF, 0x6A, 0x40, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF5, 0x94, 0x9B, +0x10, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x60, 0xA4, 0x20, 0x6D, +0x4C, 0xEB, 0x4D, 0x10, 0x02, 0x72, 0x0F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x68, 0x9A, +0xBF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x74, 0x9A, +0xEF, 0x6A, 0x80, 0xA3, 0x1F, 0x10, 0x03, 0x72, +0x66, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x88, 0x9A, 0xFF, 0x6B, 0x40, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x94, 0x9A, +0x10, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x20, 0xE8, 0x09, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, 0x74, 0x9A, +0x80, 0xA3, 0x7F, 0x6A, 0x8C, 0xEA, 0x40, 0xC3, +0x20, 0xE8, 0x01, 0x72, 0x1C, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF5, 0x88, 0x9A, 0xFF, 0x6A, +0x40, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF5, 0x94, 0x9B, 0x60, 0xA4, 0x4C, 0xEB, +0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, 0x60, 0xA4, +0x80, 0x4D, 0xC0, 0x4D, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x20, 0xE8, 0x02, 0x72, +0x10, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x48, 0x9A, 0xBF, 0x6B, 0x80, 0xA2, 0x6C, 0xEC, +0x80, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x54, 0x9A, 0x80, 0xA2, 0x8C, 0xEB, 0x60, 0xC2, +0x20, 0xE8, 0x03, 0x72, 0x14, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF5, 0x88, 0x9A, 0xFF, 0x6B, +0x40, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x94, 0x9A, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x20, 0xE8, +0xFF, 0x63, 0x01, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF5, 0x78, 0x9B, 0xFF, 0x6A, 0x4C, 0xEC, +0x6D, 0xE5, 0x00, 0xA3, 0x3F, 0x6F, 0x01, 0x74, +0x0C, 0xEF, 0x4C, 0xEE, 0xE0, 0xC3, 0x15, 0x60, +0x07, 0x24, 0x30, 0xF0, 0x20, 0x6C, 0x48, 0xF5, +0x84, 0xA4, 0x08, 0x6F, 0xEC, 0xEC, 0x0D, 0x24, +0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF5, 0xFC, 0x9C, +0xEF, 0x6C, 0xFD, 0xE5, 0x00, 0xA7, 0x0C, 0xEC, +0x80, 0xC7, 0x80, 0xA3, 0x40, 0x6F, 0x4C, 0xEC, +0x0F, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF5, +0xFC, 0x9C, 0x10, 0x68, 0xFD, 0xE5, 0x80, 0xA7, +0x4C, 0xEC, 0x0D, 0xEC, 0x4C, 0xEC, 0x80, 0xC7, +0x80, 0xA3, 0x80, 0x6F, 0xEB, 0xEF, 0x4C, 0xEC, +0xED, 0xEC, 0x4C, 0xEC, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x40, 0x9A, 0x80, 0xC3, 0x80, 0xF4, +0xC0, 0x36, 0x55, 0xE5, 0x40, 0x9D, 0x4D, 0xEE, +0xC0, 0xDD, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x44, 0x9A, 0xFF, 0x6B, 0x40, 0xA2, +0x6C, 0xEA, 0x52, 0x32, 0x6C, 0xEA, 0x11, 0x2A, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x5C, 0x9A, 0xA8, 0xF4, 0x86, 0xA3, +0x00, 0x6D, 0x18, 0x6E, 0xE5, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF2, 0x5C, 0x9A, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6A, +0x64, 0x67, 0x4C, 0xEB, 0x85, 0x67, 0x02, 0x5B, +0x4C, 0xEC, 0x43, 0x60, 0x10, 0xF0, 0x24, 0x6D, +0xD6, 0xF5, 0xA8, 0x9D, 0xFF, 0xF7, 0x1F, 0x6E, +0x30, 0xF0, 0x20, 0x68, 0xE0, 0xAD, 0x10, 0xF0, +0x24, 0x6D, 0xD6, 0xF5, 0xAC, 0x9D, 0xCC, 0xEF, +0xC0, 0xF1, 0x08, 0x48, 0xA0, 0xAD, 0xAC, 0xEE, +0xD7, 0xE7, 0xC8, 0xF2, 0xDF, 0xA0, 0x4C, 0xED, +0xCE, 0xED, 0x2B, 0x2D, 0x68, 0xF3, 0x5C, 0xA0, +0x0E, 0x72, 0x0F, 0x61, 0x26, 0x2B, 0x68, 0xF3, +0x7A, 0xA0, 0x03, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, 0x6D, 0xCD, +0x01, 0x6C, 0x0C, 0x6D, 0x00, 0x18, 0x24, 0xC6, +0x10, 0x10, 0x06, 0x72, 0x16, 0x61, 0x15, 0x23, +0x68, 0xF3, 0x7A, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x01, 0x6D, 0x68, 0xF3, 0x5A, 0xC0, +0x00, 0x18, 0x6D, 0xCD, 0x04, 0x6A, 0x68, 0xF3, +0x5C, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6D, 0xFF, 0x6C, 0xC5, 0x67, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xFF, 0x6A, 0xD6, 0xF5, 0x64, 0x9B, 0x4C, 0xEE, +0x4C, 0xEF, 0x05, 0xD6, 0x04, 0xD7, 0x60, 0xA3, +0xFF, 0xF7, 0x1F, 0x68, 0x25, 0x67, 0x4C, 0xEB, +0x72, 0x33, 0x4C, 0xEB, 0x8C, 0xE8, 0x4C, 0xE9, +0x34, 0x23, 0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, +0x6C, 0x9B, 0x00, 0x6C, 0xFF, 0x6D, 0x60, 0xA3, +0x26, 0x6E, 0x6C, 0xEA, 0x06, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, +0x40, 0xEA, 0x01, 0x72, 0x11, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x05, 0x96, 0x6E, 0xF2, 0x5C, 0x9A, +0x90, 0x67, 0x01, 0x6D, 0x00, 0x6F, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF4, 0x6C, 0x9B, +0x04, 0x96, 0x91, 0x67, 0xA2, 0x67, 0x40, 0xEB, +0x30, 0xF0, 0x20, 0x6A, 0x06, 0x95, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6C, 0x27, 0x6E, 0x40, 0xEA, +0x04, 0x95, 0x91, 0x67, 0x00, 0x18, 0x62, 0xCE, +0x15, 0x10, 0x04, 0x95, 0x91, 0x67, 0x00, 0x18, +0x62, 0xCE, 0x30, 0xF0, 0x20, 0x6A, 0x05, 0x96, +0x6E, 0xF2, 0x5C, 0x9A, 0x90, 0x67, 0x01, 0x6D, +0x00, 0x6F, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x6C, 0x9B, 0x04, 0x96, 0x91, 0x67, +0xA2, 0x67, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF2, 0x5C, 0x9A, 0x40, 0xEA, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x50, 0x9A, 0x00, 0x6B, 0x00, 0x6E, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, +0x78, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, +0x54, 0x9A, 0x04, 0xF7, 0x10, 0x6F, 0x80, 0x6D, +0x60, 0xDA, 0x06, 0x02, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF4, 0x54, 0x9A, 0x80, 0xF1, +0x07, 0x6C, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0xC8, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x49, 0xF2, 0x88, 0xA2, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF4, 0x48, 0x9A, +0x90, 0x34, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF4, 0x40, 0x9A, 0x03, 0x6C, 0x01, 0x6D, +0x40, 0xEA, 0x09, 0x97, 0x05, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, 0xFF, 0x68, +0x8C, 0xE8, 0x04, 0x6E, 0x04, 0x04, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x04, 0x93, 0xD6, 0xF5, +0x5C, 0x9A, 0x01, 0x6C, 0x60, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xF6, 0xF5, 0x40, 0x9A, 0x10, 0xF0, +0x24, 0x6B, 0xF6, 0xF5, 0x64, 0x9B, 0x0D, 0xEA, +0x40, 0xDB, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0xFF, 0x6A, 0x30, 0xF0, +0x20, 0x68, 0x8C, 0xEA, 0x06, 0xD2, 0xFF, 0x6B, +0x4E, 0xF2, 0x50, 0x98, 0x04, 0x01, 0xAC, 0xEB, +0x10, 0xD6, 0xA6, 0x67, 0x07, 0xD3, 0x04, 0x6E, +0x91, 0x67, 0x40, 0xEA, 0x06, 0x92, 0xFF, 0x6B, +0xB1, 0x67, 0x4C, 0x34, 0x02, 0x4C, 0x6C, 0xEC, +0x00, 0x18, 0xDC, 0xCE, 0x10, 0x95, 0x4E, 0xF2, +0x50, 0x98, 0x04, 0x6E, 0x91, 0x67, 0x04, 0x4D, +0x40, 0xEA, 0x06, 0x92, 0xFF, 0x6B, 0xB1, 0x67, +0x4C, 0x32, 0x82, 0x67, 0x03, 0x4C, 0x6C, 0xEC, +0x08, 0xD2, 0x00, 0x18, 0xDC, 0xCE, 0x10, 0x95, +0x4E, 0xF2, 0x50, 0x98, 0x04, 0x6E, 0x91, 0x67, +0x08, 0x4D, 0x40, 0xEA, 0x06, 0x92, 0xFF, 0x6B, +0xB1, 0x67, 0x4C, 0x34, 0x04, 0x4C, 0x6C, 0xEC, +0x00, 0x18, 0xDC, 0xCE, 0x10, 0x95, 0x4E, 0xF2, +0x50, 0x98, 0x91, 0x67, 0x0C, 0x4D, 0x04, 0x6E, +0x40, 0xEA, 0x08, 0x94, 0xFF, 0x6A, 0xB1, 0x67, +0x05, 0x4C, 0x4C, 0xEC, 0x00, 0x18, 0xDC, 0xCE, +0x07, 0x93, 0x48, 0x6A, 0x02, 0x73, 0x04, 0x60, +0x07, 0x92, 0x04, 0x72, 0x05, 0x61, 0x50, 0x6A, +0x06, 0x93, 0x6D, 0xEA, 0x7D, 0x67, 0x50, 0xC3, +0x80, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x51, 0xC3, +0x06, 0x92, 0x01, 0x68, 0x0B, 0xE8, 0x4C, 0x31, +0xFF, 0x6C, 0x12, 0xC3, 0x13, 0xC3, 0x2C, 0xEC, +0x04, 0x05, 0x00, 0x18, 0xDC, 0xCE, 0x7D, 0x67, +0xFF, 0x6A, 0x81, 0x41, 0x10, 0xC3, 0x11, 0xC3, +0x12, 0xC3, 0x13, 0xC3, 0x4C, 0xEC, 0x04, 0x05, +0x00, 0x18, 0xDC, 0xCE, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF5, 0x48, 0x9A, 0x00, 0x6B, 0x60, 0xC2, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6A, 0xEC, 0xEA, +0x04, 0x72, 0x0F, 0x61, 0x40, 0xA4, 0x40, 0xC5, +0x41, 0xA4, 0x41, 0xC5, 0x44, 0xA4, 0x42, 0xC5, +0x45, 0xA4, 0x43, 0xC5, 0x46, 0xA4, 0x44, 0xC5, +0x47, 0xA4, 0x45, 0xC5, 0x43, 0xA4, 0x40, 0xC6, +0x20, 0xE8, 0x02, 0x72, 0x0E, 0x61, 0x42, 0xA4, +0x40, 0xC5, 0x40, 0xA4, 0x41, 0xC5, 0x44, 0xA4, +0x42, 0xC5, 0x45, 0xA4, 0x43, 0xC5, 0x46, 0xA4, +0x44, 0xC5, 0x47, 0xA4, 0x45, 0xC5, 0x43, 0xA4, +0x40, 0xC6, 0x20, 0xE8, 0xFF, 0x6A, 0xEC, 0xEA, +0x04, 0x6B, 0x4E, 0xEB, 0x06, 0x2B, 0x40, 0xA5, +0x40, 0xC4, 0x41, 0xA5, 0x62, 0xC4, 0x41, 0xC4, +0x0C, 0x10, 0x02, 0x72, 0x0A, 0x61, 0x41, 0xA5, +0x40, 0xC4, 0x61, 0xA5, 0x5F, 0x6A, 0x6C, 0xEA, +0x20, 0x6B, 0x6D, 0xEA, 0x41, 0xC4, 0x40, 0xA5, +0x42, 0xC4, 0x63, 0x44, 0xC0, 0xA3, 0x20, 0x6A, +0xCD, 0xEA, 0x40, 0xC3, 0x42, 0xA5, 0x44, 0xC4, +0x43, 0xA5, 0x45, 0xC4, 0x44, 0xA5, 0x46, 0xC4, +0x45, 0xA5, 0x47, 0xC4, 0x20, 0xE8, 0x00, 0x65, +0xF5, 0x63, 0x15, 0x62, 0x14, 0xD1, 0x13, 0xD0, +0xFF, 0xF7, 0x1F, 0x6A, 0x24, 0x67, 0x4C, 0xE9, +0x6F, 0x41, 0x4C, 0xEB, 0x02, 0x5B, 0x20, 0xF1, +0x1C, 0x60, 0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF3, +0x1C, 0x4A, 0x10, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0x28, 0xF7, 0x4E, 0xA2, 0x30, 0xF0, 0x20, 0x68, +0x10, 0x94, 0x11, 0xD2, 0x11, 0x96, 0x4E, 0xF2, +0x50, 0x98, 0x30, 0xF0, 0x20, 0x6D, 0x8F, 0xF5, +0x13, 0x4D, 0x40, 0xEA, 0x01, 0x6B, 0x6E, 0xE9, +0x31, 0x29, 0x4E, 0xF2, 0x50, 0x98, 0x30, 0xF0, +0x20, 0x6D, 0x07, 0x04, 0xE8, 0xF6, 0x1D, 0x4D, +0x10, 0x6E, 0x40, 0xEA, 0x4E, 0xF2, 0x50, 0x98, +0x30, 0xF0, 0x20, 0x6D, 0x0B, 0x04, 0x88, 0xF6, +0x1C, 0x4D, 0x10, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF4, 0x50, 0x9A, 0x11, 0x96, +0x00, 0x6C, 0xA4, 0x67, 0x04, 0xD1, 0x20, 0x6F, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF4, +0x40, 0x9A, 0x10, 0x95, 0x30, 0xF0, 0x21, 0x69, +0x11, 0x97, 0x10, 0xF4, 0x1C, 0x49, 0x07, 0x04, +0xD1, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x21, 0x6C, +0x4E, 0xF2, 0x50, 0x98, 0x50, 0xF4, 0x1C, 0x4C, +0xB1, 0x67, 0x29, 0x10, 0x4E, 0xF2, 0x50, 0x98, +0x30, 0xF0, 0x20, 0x6D, 0x07, 0x04, 0x88, 0xF6, +0x1C, 0x4D, 0x10, 0x6E, 0x40, 0xEA, 0x00, 0x6A, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF4, +0x50, 0x9A, 0x11, 0x96, 0x00, 0x6C, 0xA4, 0x67, +0x10, 0x6F, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF4, 0x50, 0x9A, 0x10, 0x95, 0x30, 0xF0, +0x21, 0x69, 0x11, 0x97, 0x10, 0xF4, 0x1C, 0x49, +0x07, 0x04, 0xD1, 0x67, 0x40, 0xEA, 0x4E, 0xF2, +0x50, 0x98, 0x30, 0xF0, 0x21, 0x6C, 0xA7, 0x41, +0x50, 0xF4, 0x1C, 0x4C, 0x01, 0x4D, 0x28, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x08, 0xF5, 0x68, 0xA2, 0xFE, 0x73, +0x14, 0x61, 0x08, 0xF5, 0x4A, 0xA2, 0x30, 0x6B, +0x9D, 0x67, 0x6C, 0xEA, 0x53, 0x32, 0x58, 0xC4, +0x30, 0xF0, 0x21, 0x6D, 0x30, 0xF0, 0x20, 0x6A, +0x30, 0xF0, 0x21, 0x6C, 0x4E, 0xF2, 0x50, 0x9A, +0x90, 0xF4, 0x04, 0x4C, 0x50, 0xF4, 0x1C, 0x4D, +0x17, 0x10, 0xFE, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, +0x02, 0x5B, 0x15, 0x60, 0x30, 0xF0, 0x21, 0x6D, +0x50, 0xF4, 0x1C, 0x4D, 0x66, 0xA5, 0x03, 0x6A, +0x30, 0xF0, 0x21, 0x6C, 0x6C, 0xEA, 0x7D, 0x67, +0x58, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x50, 0x9A, 0x90, 0xF4, 0x04, 0x4C, 0x08, 0x4D, +0x20, 0x6E, 0x40, 0xEA, 0x0D, 0x10, 0x05, 0x6B, +0x9D, 0x67, 0x78, 0xC4, 0x10, 0xF0, 0x24, 0x6B, +0xF6, 0xF5, 0x8C, 0x9B, 0x10, 0x6D, 0x60, 0xA4, +0x4C, 0xEB, 0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x30, 0xF0, 0x20, 0x6A, 0xEF, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x21, 0x6B, 0xA7, 0x42, 0x90, 0xF4, +0x04, 0x4B, 0x19, 0x4D, 0x01, 0x6C, 0xE0, 0xA2, +0xC0, 0xA3, 0x01, 0x4A, 0x01, 0x4B, 0xEE, 0xEE, +0x01, 0x5E, 0xD8, 0x67, 0xCB, 0xEE, 0xAA, 0xEA, +0xCC, 0xEC, 0xF5, 0x61, 0x01, 0x74, 0x0C, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, 0x6C, 0x9A, +0xFF, 0x6C, 0x08, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x61, 0x10, +0x7D, 0x67, 0x58, 0xA3, 0x04, 0x5A, 0x4F, 0x60, +0x30, 0xF0, 0x20, 0x68, 0xCF, 0xF4, 0x00, 0x48, +0x40, 0xF1, 0x74, 0xA0, 0x40, 0xF1, 0x50, 0xC0, +0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0x40, 0xF1, +0x54, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x50, 0x9A, 0x30, 0xF0, 0x20, 0x6C, 0x30, 0xF0, +0x21, 0x6D, 0xEF, 0xF5, 0x10, 0x4C, 0x90, 0xF4, +0x04, 0x4D, 0x20, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6C, 0x80, 0xF0, 0x6C, 0x9A, 0x36, 0xF5, +0x90, 0x9C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x40, 0xF1, 0x50, 0xA0, 0x01, 0x72, 0x0B, 0x60, +0x05, 0x22, 0x02, 0x72, 0x0D, 0x60, 0x03, 0x72, +0x10, 0x60, 0x2B, 0x10, 0x30, 0xF0, 0x20, 0x6C, +0x2F, 0xF6, 0x00, 0x4C, 0x0E, 0x10, 0x30, 0xF0, +0x20, 0x6C, 0x2F, 0xF6, 0x08, 0x4C, 0x09, 0x10, +0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF6, 0x10, 0x4C, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF6, +0x18, 0x4C, 0x40, 0xF1, 0xF1, 0xA0, 0x30, 0xF0, +0x20, 0x6D, 0x08, 0xF7, 0x0D, 0x4D, 0x06, 0x06, +0x00, 0x18, 0x3F, 0xCF, 0x0E, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, 0x05, 0x6B, +0x40, 0xF1, 0x94, 0xA2, 0x40, 0xF1, 0x70, 0xC2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x40, 0xF1, +0x74, 0xC2, 0x15, 0x97, 0x14, 0x91, 0x13, 0x90, +0x0B, 0x63, 0x00, 0xEF, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0xFF, 0x6A, 0x4C, 0xEE, +0x08, 0xD6, 0x08, 0x97, 0x4C, 0xED, 0x05, 0x00, +0x09, 0xD5, 0x04, 0x06, 0xB0, 0x67, 0x24, 0x67, +0x00, 0x18, 0x2D, 0xCF, 0x09, 0x92, 0x10, 0x2A, +0x60, 0xA0, 0xFF, 0x6C, 0x8E, 0xEB, 0x07, 0x2B, +0x01, 0x4A, 0x8C, 0xEA, 0x06, 0x72, 0x60, 0xC0, +0x01, 0x48, 0xF6, 0x61, 0x05, 0x10, 0x04, 0x03, +0x49, 0xE3, 0x64, 0xA2, 0x01, 0x4B, 0x64, 0xC2, +0x08, 0x97, 0x91, 0x67, 0x05, 0x05, 0x04, 0x06, +0x00, 0x18, 0x3F, 0xCF, 0x0D, 0x97, 0x0C, 0x91, +0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x24, 0x67, 0xFF, 0x68, 0xAC, 0xE8, 0x04, 0x04, +0xB1, 0x67, 0x03, 0x6E, 0x40, 0xEA, 0x24, 0x28, +0x5D, 0x67, 0x70, 0xA2, 0xFF, 0x6A, 0x4E, 0xEB, +0x00, 0x6A, 0x11, 0x2B, 0x5D, 0x67, 0x70, 0xC2, +0x71, 0xA2, 0xFF, 0x6A, 0x4E, 0xEB, 0x01, 0x6A, +0x0A, 0x2B, 0x5D, 0x67, 0x71, 0xC2, 0x52, 0xA2, +0xFF, 0x6B, 0x6E, 0xEA, 0x03, 0x2A, 0x7D, 0x67, +0x52, 0xC3, 0x06, 0x10, 0x02, 0x6A, 0x04, 0x03, +0x49, 0xE3, 0x60, 0xA2, 0x01, 0x4B, 0x60, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x91, 0x67, 0x04, 0x05, 0x03, 0x6E, 0x40, 0xEA, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x30, 0xF0, 0x20, 0x69, +0x4E, 0xF2, 0x4C, 0x99, 0xFF, 0x68, 0xAC, 0xE8, +0x0E, 0xD4, 0x00, 0x6D, 0x05, 0x04, 0x08, 0x6E, +0x40, 0xEA, 0x4E, 0xF2, 0x4C, 0x99, 0x07, 0x04, +0x00, 0x6D, 0x08, 0x6E, 0x40, 0xEA, 0x0E, 0x94, +0x05, 0x05, 0x00, 0xF0, 0x11, 0x06, 0xF0, 0x67, +0x00, 0x18, 0x2D, 0xCF, 0x30, 0xF0, 0x20, 0x6C, +0xCF, 0xF5, 0x13, 0x4C, 0x07, 0x05, 0x04, 0x06, +0xF0, 0x67, 0x00, 0x18, 0x2D, 0xCF, 0x00, 0x6B, +0x07, 0x6A, 0x9D, 0x67, 0x75, 0xE4, 0x85, 0x67, +0x9B, 0xA4, 0x20, 0xF0, 0xA3, 0xA5, 0xAE, 0xEC, +0x08, 0x2C, 0xFF, 0x4A, 0x00, 0xF6, 0x40, 0x32, +0x00, 0xF6, 0x43, 0x32, 0x81, 0x42, 0xFF, 0x4B, +0xF0, 0x2C, 0x04, 0x03, 0x49, 0xE3, 0x6C, 0xA2, +0x44, 0xA2, 0x0D, 0x97, 0x0C, 0x91, 0x4B, 0xE3, +0x01, 0x52, 0x0B, 0x90, 0x58, 0x67, 0x01, 0x6B, +0x6E, 0xEA, 0x07, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0x4E, 0xF2, 0x4C, 0x98, +0x04, 0x01, 0x0A, 0xD4, 0x00, 0x6D, 0x91, 0x67, +0x08, 0x6E, 0x40, 0xEA, 0x4E, 0xF2, 0x4C, 0x98, +0x05, 0x04, 0x00, 0x6D, 0x08, 0x6E, 0x30, 0xF0, +0x20, 0x68, 0x40, 0xEA, 0x4E, 0xF2, 0x50, 0x98, +0x30, 0xF0, 0x20, 0x6D, 0x91, 0x67, 0xCF, 0xF5, +0x13, 0x4D, 0x03, 0x6E, 0x40, 0xEA, 0x4E, 0xF2, +0x50, 0x98, 0x0A, 0x95, 0x05, 0x04, 0x03, 0x6E, +0x40, 0xEA, 0x5D, 0x67, 0x72, 0xA2, 0x56, 0xA2, +0x4E, 0xEB, 0x02, 0x6A, 0x0D, 0x2B, 0x9D, 0x67, +0x55, 0xA4, 0x71, 0xA4, 0x4E, 0xEB, 0x01, 0x6A, +0x07, 0x2B, 0x5D, 0x67, 0x70, 0xA2, 0x54, 0xA2, +0x6E, 0xEA, 0xFF, 0x4A, 0xC0, 0xF7, 0x43, 0x32, +0x04, 0x03, 0x49, 0xE3, 0x60, 0xA2, 0x44, 0xA2, +0x09, 0x97, 0x08, 0x91, 0x4B, 0xE3, 0x01, 0x52, +0x07, 0x90, 0x58, 0x67, 0x01, 0x6B, 0x6E, 0xEA, +0x05, 0x63, 0x00, 0xEF, 0xF5, 0x63, 0x15, 0x62, +0x14, 0xD1, 0x13, 0xD0, 0xFF, 0xF7, 0x1F, 0x6A, +0x8C, 0xEA, 0x10, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xFF, 0x69, 0x4E, 0xF2, 0x4C, 0x9A, 0x2C, 0xED, +0x30, 0xF0, 0x21, 0x6C, 0x11, 0xD5, 0xB0, 0xF4, +0x04, 0x4C, 0x00, 0x6D, 0x80, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, 0x4C, 0x9A, +0x60, 0xAA, 0xE1, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x49, 0xF2, 0x06, 0xA3, +0x10, 0x93, 0x01, 0xE2, 0x01, 0x73, 0x1C, 0x30, +0x12, 0x61, 0x30, 0xF0, 0x21, 0x6B, 0x90, 0xF3, +0x5C, 0xA3, 0x0D, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF5, 0x98, 0x9A, 0x91, 0xE0, 0x40, 0xA4, +0x2C, 0xEA, 0x08, 0x4A, 0x2C, 0xEA, 0x40, 0xC4, +0x01, 0x6A, 0x90, 0xF3, 0x5C, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF5, 0x5C, 0x9A, 0x41, 0x6B, +0x87, 0x40, 0x49, 0xE0, 0x60, 0xC2, 0x11, 0x95, +0x29, 0x4C, 0x80, 0x18, 0xD6, 0x0D, 0x30, 0xF0, +0x21, 0x6A, 0x01, 0x6B, 0xB0, 0xF4, 0x64, 0xC2, +0xB0, 0xF4, 0x04, 0x4A, 0x03, 0x6B, 0x61, 0xC2, +0x00, 0x6B, 0x62, 0xC2, 0x5F, 0x6B, 0x63, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF6, 0x50, 0xA2, +0x87, 0x40, 0x55, 0x4C, 0xFE, 0x72, 0xFE, 0x6D, +0x01, 0x60, 0x02, 0x6D, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF5, 0x78, 0x9A, 0x69, 0xE4, 0xA0, 0xC2, +0xA0, 0xA2, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF4, +0x04, 0x4A, 0xA4, 0xC2, 0x10, 0x95, 0x01, 0x4C, +0x01, 0x75, 0x0A, 0x61, 0x6D, 0xE4, 0x03, 0x6D, +0xA0, 0xC3, 0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, +0xDC, 0x9B, 0x01, 0x6B, 0xD9, 0xE4, 0x09, 0x10, +0x6D, 0xE4, 0x03, 0x6D, 0xA0, 0xC3, 0x10, 0xF0, +0x24, 0x6B, 0xF6, 0xF5, 0xDC, 0x9B, 0x02, 0x6B, +0xD9, 0xE4, 0x60, 0xC6, 0x66, 0xC2, 0xA5, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF5, 0x68, 0xA2, 0x02, 0x4C, 0xFE, 0x73, +0x33, 0x61, 0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF6, +0xC0, 0x9B, 0x30, 0xF0, 0x20, 0x6D, 0xCF, 0xF4, +0x00, 0x4D, 0xD9, 0xE4, 0x60, 0xA6, 0x40, 0xF1, +0x30, 0xA5, 0xFF, 0x6F, 0xEC, 0xEB, 0x30, 0x31, +0x2D, 0xEB, 0xEC, 0xEB, 0x60, 0xC6, 0x30, 0xF0, +0x21, 0x6B, 0xB0, 0xF4, 0x04, 0x4B, 0x40, 0xF1, +0xB0, 0xA5, 0xC6, 0xA3, 0xB0, 0x35, 0xCD, 0xED, +0xA6, 0xC3, 0x10, 0xF0, 0x24, 0x6D, 0xF6, 0xF5, +0xB8, 0x9D, 0x08, 0xF5, 0xCB, 0xA2, 0xB5, 0xE4, +0xC0, 0xC5, 0x10, 0xF0, 0x24, 0x6D, 0xF6, 0xF5, +0xBC, 0x9D, 0xB1, 0xE4, 0x08, 0xF5, 0xAC, 0xA2, +0xA0, 0xC4, 0x08, 0xF5, 0x8B, 0xA2, 0x08, 0xF5, +0x4C, 0xA2, 0x87, 0xC3, 0x48, 0xC3, 0x13, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, 0x58, 0x9A, +0x00, 0x6B, 0x49, 0xE4, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0xF6, 0xF5, 0x5C, 0x9A, 0x51, 0xE4, +0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF4, 0x04, 0x4A, +0x60, 0xC4, 0x67, 0xC2, 0x68, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0xF6, 0xF5, 0x94, 0x9B, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF6, 0x15, 0x4A, 0x30, 0xF0, +0x21, 0x6B, 0xA7, 0x42, 0x91, 0xE0, 0xB0, 0xF4, +0x0D, 0x4B, 0x01, 0x4D, 0xC0, 0xA2, 0xC0, 0xC4, +0xC0, 0xA2, 0x01, 0x4A, 0xAA, 0xEA, 0xC0, 0xC3, +0x01, 0x4C, 0x01, 0x4B, 0xF7, 0x61, 0x00, 0x6A, +0x7D, 0x67, 0x51, 0xE3, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x4D, 0xE3, 0xC8, 0xF4, +0x64, 0xA3, 0x01, 0x4A, 0x10, 0x72, 0x78, 0xC4, +0xF3, 0x61, 0x00, 0x69, 0x10, 0xF0, 0x24, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, 0x50, 0x9A, +0x16, 0xF6, 0x64, 0x9B, 0x49, 0xE0, 0x6D, 0xE0, +0x00, 0x6C, 0x80, 0xC2, 0x01, 0x4A, 0x6A, 0xEA, +0xFB, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x64, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF6, 0x68, 0x9A, 0xFB, 0x6A, +0x10, 0x6F, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, 0x4C, 0x9A, +0xFF, 0xF7, 0x1F, 0x6B, 0xC0, 0xAA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF0, +0xBF, 0xA2, 0x69, 0xF0, 0x9E, 0xA2, 0xE1, 0xF7, +0x1F, 0x6A, 0xCC, 0xEA, 0xA9, 0xE2, 0x50, 0x32, +0x6C, 0xEA, 0xB3, 0xE4, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0x9C, 0x34, 0x8E, 0xF4, 0x50, 0x9A, +0x58, 0x4C, 0x00, 0x6D, 0x6C, 0xEC, 0x63, 0x6E, +0x40, 0xEA, 0x10, 0x95, 0x01, 0x75, 0x05, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF4, 0x5C, 0x9A, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF4, +0x58, 0x9A, 0x30, 0xF0, 0x21, 0x6D, 0x06, 0x04, +0xB0, 0xF4, 0x04, 0x4D, 0x0A, 0x06, 0x10, 0x6F, +0x40, 0xEA, 0x01, 0x49, 0xFF, 0x6A, 0x4C, 0xE9, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x48, 0x9A, +0x60, 0xA2, 0x04, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x0A, 0x71, 0xA0, 0x61, 0x02, 0x10, 0x0A, 0x59, +0x0B, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, +0x6C, 0x9A, 0xFF, 0x6C, 0x20, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, 0x70, 0x9B, +0x0A, 0x02, 0x61, 0xE0, 0x0E, 0x03, 0x80, 0xA2, +0x01, 0x4A, 0x6A, 0xEA, 0x80, 0xC0, 0x01, 0x48, +0xFA, 0x61, 0x10, 0x92, 0x01, 0x72, 0x07, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0x49, 0xF2, 0x86, 0xA2, +0x20, 0x6D, 0x80, 0x18, 0xE1, 0x09, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x58, 0x9A, 0x02, 0xF0, +0x00, 0x6B, 0x40, 0x9A, 0x6C, 0xEA, 0x29, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0x4C, 0x9A, +0xFF, 0x69, 0x30, 0xF0, 0x20, 0x68, 0x40, 0xA2, +0x00, 0x6C, 0xFF, 0x6D, 0x4C, 0xE9, 0x6E, 0xF2, +0x58, 0x98, 0x1D, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, +0x01, 0x72, 0x1F, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x49, 0xF2, 0x86, 0xA3, +0x6E, 0xF2, 0x5C, 0x9A, 0x01, 0x6D, 0x18, 0x6E, +0x00, 0x6F, 0x40, 0xEA, 0x6E, 0xF2, 0x58, 0x98, +0x00, 0x6C, 0xB1, 0x67, 0x1E, 0x6E, 0x40, 0xEA, +0x0C, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x6E, 0xF2, 0x5C, 0x9A, 0x49, 0xF2, +0x86, 0xA3, 0x01, 0x6D, 0x18, 0x6E, 0x00, 0x6F, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, +0x44, 0xA2, 0x03, 0x2A, 0x01, 0x6C, 0x00, 0x18, +0x00, 0xC9, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF2, +0x5C, 0x9A, 0x40, 0xEA, 0x15, 0x97, 0x14, 0x91, +0x13, 0x90, 0x0B, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0xF7, 0x1F, 0x69, 0x8C, 0xE9, 0xFF, 0x68, +0xAC, 0xE8, 0x00, 0x18, 0xC0, 0xCE, 0x91, 0x67, +0x00, 0x18, 0x52, 0xCF, 0x91, 0x67, 0xB0, 0x67, +0x00, 0x18, 0x73, 0xD0, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x68, 0x9A, +0xFF, 0x6E, 0x19, 0x6F, 0x40, 0xA3, 0xEB, 0xEF, +0x08, 0x4C, 0xCC, 0xEA, 0xEC, 0xEA, 0x08, 0x6F, +0xED, 0xEA, 0xCC, 0xEA, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, 0xA5, 0xE4, +0x30, 0xF0, 0x20, 0x6C, 0x00, 0x6D, 0x84, 0x6E, +0x30, 0xF0, 0x20, 0x68, 0xC8, 0xF6, 0x0C, 0x4C, +0x40, 0xEA, 0xCE, 0xF4, 0x4C, 0x98, 0x81, 0x41, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x08, 0xF5, 0x45, 0xC3, 0xCE, 0xF4, +0x4C, 0x98, 0x04, 0xD3, 0x84, 0x41, 0x40, 0xEA, +0x04, 0x93, 0x85, 0x41, 0x08, 0xF5, 0x48, 0xC3, +0xCE, 0xF4, 0x4C, 0x98, 0x40, 0xEA, 0x04, 0x93, +0x86, 0x41, 0x08, 0xF5, 0x49, 0xC3, 0xCE, 0xF4, +0x4C, 0x98, 0x40, 0xEA, 0x04, 0x93, 0x87, 0x41, +0x08, 0xF5, 0x4A, 0xC3, 0xCE, 0xF4, 0x4C, 0x98, +0x40, 0xEA, 0x04, 0x93, 0x87, 0x41, 0x01, 0x4C, +0x08, 0xF5, 0x4B, 0xC3, 0xCE, 0xF4, 0x4C, 0x98, +0x30, 0xF0, 0x20, 0x68, 0xC8, 0xF6, 0x15, 0x48, +0x40, 0xEA, 0x04, 0x93, 0x08, 0xF5, 0x4C, 0xC3, +0x47, 0x41, 0x30, 0xF0, 0x20, 0x6B, 0x02, 0x4A, +0xC8, 0xF6, 0x1D, 0x4B, 0x05, 0xD2, 0x04, 0xD3, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, +0x05, 0x94, 0x40, 0xEA, 0x40, 0xC0, 0x04, 0x93, +0x05, 0x92, 0x01, 0x48, 0x6A, 0xE8, 0x01, 0x4A, +0x05, 0xD2, 0xF2, 0x61, 0x47, 0x41, 0x2A, 0x4A, +0x30, 0xF0, 0x20, 0x68, 0x04, 0xD2, 0xE8, 0xF6, +0x1D, 0x48, 0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, +0x4C, 0x9B, 0x04, 0x94, 0x40, 0xEA, 0x40, 0xC0, +0x04, 0x92, 0x30, 0xF0, 0x20, 0x6B, 0x01, 0x48, +0x08, 0xF7, 0x0D, 0x4B, 0x01, 0x4A, 0x6A, 0xE8, +0x04, 0xD2, 0xEF, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x4C, 0x9B, 0x87, 0x41, 0x5A, 0x4C, +0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, 0xC0, 0xF1, +0x08, 0x48, 0x30, 0xF0, 0x20, 0x6B, 0x68, 0xF5, +0x45, 0xC0, 0xCE, 0xF4, 0x4C, 0x9B, 0x87, 0x41, +0x5B, 0x4C, 0x40, 0xEA, 0x68, 0xF5, 0x46, 0xC0, +0x68, 0xF5, 0x45, 0xA0, 0x40, 0x32, 0x04, 0xD2, +0x04, 0x93, 0x68, 0xF5, 0x46, 0xA0, 0x00, 0x68, +0x4D, 0xEB, 0x04, 0xD3, 0x12, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x87, 0x41, 0xCE, 0xF4, 0x4C, 0x9A, +0x5C, 0x4C, 0x11, 0xE4, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xCF, 0xF4, 0x00, 0x4B, 0x6D, 0xE0, +0xC0, 0xF0, 0x53, 0xC3, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x04, 0x92, 0x43, 0xE8, 0xEB, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF5, 0x69, 0xA2, 0x08, 0xF5, 0x8A, 0xA2, +0x60, 0x33, 0x8D, 0xEB, 0x08, 0x6C, 0x6C, 0xEC, +0x0A, 0x24, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, +0x50, 0x9A, 0x03, 0x6B, 0x01, 0x6C, 0x60, 0xC2, +0x80, 0x18, 0x96, 0x0B, 0x1E, 0x10, 0x07, 0x6C, +0x6C, 0xEC, 0xAF, 0x44, 0xFF, 0xF7, 0x1F, 0x6E, +0xCC, 0xED, 0x02, 0x5D, 0x16, 0x60, 0x30, 0x6D, +0x6C, 0xED, 0xB3, 0x35, 0x88, 0xF5, 0xBE, 0xC2, +0x00, 0x6D, 0x00, 0x18, 0x5A, 0xD1, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF6, 0x68, 0x9A, 0xFF, 0x6C, +0x19, 0x6D, 0x40, 0xA3, 0xAB, 0xED, 0x8C, 0xEA, +0xAC, 0xEA, 0x10, 0x6D, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x00, 0x6A, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x3E, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF5, 0x0C, 0x4A, 0x40, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0xA0, 0xAA, 0x69, 0xF0, 0x5F, 0xA0, 0xE1, 0xF7, +0x1F, 0x6B, 0x6C, 0xED, 0x55, 0xE5, 0x10, 0xF0, +0x24, 0x6A, 0xF6, 0xF5, 0x58, 0x9A, 0xBC, 0x35, +0x30, 0xF0, 0x20, 0x6C, 0x40, 0x6E, 0x88, 0xF6, +0x0C, 0x4C, 0x55, 0xE5, 0x30, 0xF0, 0x20, 0x69, +0x00, 0x18, 0xBE, 0xD6, 0x6E, 0xF4, 0x40, 0x99, +0x00, 0x6D, 0x03, 0x6C, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF5, 0x0C, 0x4A, 0x40, 0x9A, +0xE1, 0xF7, 0x1F, 0x6B, 0x80, 0xAA, 0x89, 0xF0, +0x40, 0xA0, 0x6C, 0xEC, 0x51, 0xE4, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF4, 0x48, 0x9A, 0xFF, 0xF7, +0x1F, 0x6B, 0x90, 0x34, 0x6C, 0xEC, 0x40, 0xEA, +0x6E, 0xF4, 0x40, 0x99, 0x03, 0x6C, 0x01, 0x6D, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, +0x4F, 0xF7, 0x95, 0xA3, 0x40, 0xEA, 0x01, 0x72, +0x62, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, +0x58, 0x9A, 0xFF, 0x69, 0xFF, 0x6C, 0x40, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0x4C, 0x9A, +0xA4, 0x67, 0x26, 0x6E, 0x40, 0xA2, 0x00, 0x68, +0x4C, 0xE9, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF2, 0x40, 0x9A, 0x40, 0xEA, 0x01, 0x72, +0x0D, 0x61, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x5C, 0x9A, 0x69, 0xF2, +0x83, 0xA3, 0xF0, 0x67, 0x01, 0x6D, 0x08, 0x6E, +0x40, 0xEA, 0x02, 0x67, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xB1, 0x67, 0x00, 0x6C, +0x26, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF6, 0x50, 0x9A, 0xFF, 0x69, 0x49, 0xE0, +0x80, 0xA2, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF5, +0x5C, 0x9A, 0x2C, 0xEC, 0x49, 0xE0, 0xA0, 0xA2, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF6, 0x54, 0x9A, +0x2C, 0xED, 0x49, 0xE0, 0xC0, 0xA2, 0x2C, 0xEE, +0x80, 0x18, 0x4F, 0x09, 0x87, 0x40, 0x29, 0x4C, +0x00, 0x6D, 0x04, 0xD2, 0x80, 0x18, 0xD6, 0x0D, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x69, 0xF0, 0x74, 0xA2, 0x02, 0x73, 0x06, 0x61, +0x04, 0x95, 0x89, 0xF0, 0x9B, 0xA2, 0x2C, 0xED, +0x80, 0x18, 0xE1, 0x09, 0x30, 0xF0, 0x20, 0x6A, +0x8E, 0xF2, 0x5C, 0x9A, 0x40, 0xEA, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0x49, 0xF2, 0x18, 0x4C, 0x07, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xE8, 0xF3, 0x93, 0xA2, 0x11, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xE8, 0xF3, 0x73, 0xC2, 0x00, 0x6B, +0x28, 0xF6, 0x6C, 0xC2, 0x28, 0xF6, 0x6D, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x4C, 0x9A, 0xFF, 0x6D, 0x60, 0xAA, +0xE1, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x89, 0xF0, +0x91, 0xA3, 0x89, 0xE2, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF5, 0x98, 0x9C, 0x5C, 0x32, 0xC4, 0x42, +0x91, 0xE2, 0x80, 0xA4, 0x28, 0xF6, 0x8C, 0xC3, +0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF5, 0x9C, 0x9C, +0x91, 0xE2, 0x80, 0xA4, 0x28, 0xF6, 0x8D, 0xC3, +0x28, 0xF6, 0x6C, 0xA3, 0x0A, 0x2B, 0x10, 0xF0, +0x24, 0x6B, 0xF6, 0xF6, 0x80, 0x9B, 0x01, 0x6F, +0x60, 0xA4, 0xAC, 0xEB, 0xED, 0xEB, 0xAC, 0xEB, +0x60, 0xC4, 0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, +0x78, 0x9B, 0x30, 0xF0, 0x20, 0x6C, 0x6D, 0xE6, +0x60, 0x9B, 0xE8, 0xF7, 0x78, 0xDC, 0x10, 0xF0, +0x24, 0x6C, 0xF6, 0xF6, 0x84, 0x9C, 0x8E, 0xEB, +0x0B, 0x23, 0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF6, +0x80, 0x9B, 0xFF, 0x6D, 0x02, 0x6E, 0x60, 0xA4, +0xAC, 0xEB, 0xCD, 0xEB, 0xAC, 0xEB, 0x60, 0xC4, +0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF6, 0x9C, 0x9B, +0x30, 0xF0, 0x20, 0x6B, 0x09, 0xF0, 0x04, 0x4B, +0xA7, 0x43, 0x91, 0xE2, 0x09, 0x4D, 0xC0, 0xA4, +0x01, 0x4C, 0xC0, 0xC3, 0x01, 0x4B, 0xAA, 0xEB, +0xFA, 0x61, 0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF6, +0x9C, 0x9B, 0x30, 0xF0, 0x20, 0x6B, 0x09, 0xF0, +0x14, 0x4B, 0xA7, 0x43, 0x91, 0xE2, 0x09, 0x4D, +0xC0, 0xA4, 0x01, 0x4C, 0xC0, 0xC3, 0x01, 0x4B, +0xAA, 0xEB, 0xFA, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0x36, 0xF6, 0x88, 0x9B, 0x30, 0xF0, 0x20, 0x6B, +0x29, 0xF0, 0x14, 0x4B, 0xA7, 0x43, 0x91, 0xE2, +0x01, 0x4D, 0xC0, 0xA4, 0x01, 0x4C, 0xC0, 0xC3, +0x01, 0x4B, 0xAA, 0xEB, 0xFA, 0x61, 0x10, 0xF0, +0x24, 0x6B, 0x36, 0xF6, 0x64, 0x9B, 0x00, 0x6C, +0x69, 0xE2, 0x0A, 0x10, 0xE0, 0xA5, 0x01, 0x4D, +0xCA, 0xED, 0xE0, 0xC3, 0x01, 0x4B, 0xFA, 0x61, +0x01, 0x4C, 0x10, 0x74, 0x20, 0x4A, 0x0C, 0x60, +0x30, 0xF0, 0x20, 0x6B, 0x94, 0x35, 0xC0, 0xF1, +0x08, 0x4B, 0xAD, 0xE3, 0xC7, 0x42, 0x68, 0xF6, +0x14, 0x4B, 0x19, 0x4E, 0xA2, 0x67, 0xEA, 0x17, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x0E, 0x24, 0x10, 0xF0, +0x24, 0x6B, 0x16, 0xF6, 0x88, 0x9B, 0x80, 0x6D, +0xAB, 0xED, 0x60, 0xA4, 0x4C, 0xEB, 0xAD, 0xEB, +0x4C, 0xEB, 0x60, 0xC4, 0x00, 0x18, 0x51, 0xD2, +0x1D, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x4F, 0xF7, +0xD4, 0xA3, 0x0C, 0x6C, 0x00, 0x6D, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x99, 0xA2, 0x21, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xEB, 0xF6, 0x94, 0xA2, 0x68, 0xF3, +0x79, 0xC2, 0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0xEB, 0xF6, 0x74, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF5, 0x63, 0x15, 0x62, +0x14, 0xD1, 0x13, 0xD0, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xED, 0x30, 0xF0, 0x20, 0x6A, 0xE5, 0x67, +0x4E, 0xF3, 0x58, 0x9A, 0x0F, 0xD5, 0xDC, 0x4F, +0x00, 0x6D, 0x16, 0xD4, 0xC5, 0x67, 0x24, 0x4C, +0x6C, 0xEF, 0x40, 0xEA, 0x02, 0x67, 0x81, 0x42, +0x00, 0x6A, 0x0E, 0xD2, 0x19, 0x24, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, 0x02, 0x48, +0x00, 0x69, 0x40, 0xEA, 0x0E, 0xD2, 0x0B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, +0x90, 0x67, 0x01, 0x48, 0x40, 0xEA, 0x9D, 0x67, +0x2D, 0xE4, 0x50, 0xC3, 0x01, 0x49, 0x0E, 0x93, +0xFF, 0x6A, 0x2C, 0xEA, 0x63, 0xEA, 0xF0, 0x61, +0x0F, 0x91, 0x16, 0x94, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0xF7, 0x1F, 0x6A, 0xDC, 0x49, 0x4C, 0xE9, +0x4E, 0xF3, 0x58, 0x9B, 0x24, 0x4C, 0x0D, 0xD4, +0x00, 0x6D, 0x03, 0x6E, 0xF1, 0x67, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x4C, 0x9C, +0x16, 0x94, 0x00, 0x68, 0x22, 0x4C, 0x40, 0xEA, +0x10, 0x6B, 0x4C, 0xEB, 0x66, 0x23, 0x30, 0xF0, +0x20, 0x6B, 0x4E, 0xF3, 0x58, 0x9B, 0x0D, 0x94, +0xB0, 0x67, 0xF1, 0x67, 0x30, 0x6E, 0x40, 0xEA, +0x22, 0x67, 0x01, 0x4A, 0x01, 0x68, 0x24, 0x22, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x4C, 0x9C, +0x87, 0x41, 0x01, 0x4C, 0x40, 0xEA, 0x0D, 0x49, +0x0D, 0xD1, 0x10, 0xD2, 0x00, 0x69, 0x15, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, +0x0D, 0x94, 0x40, 0xEA, 0x02, 0x72, 0x02, 0x61, +0x20, 0x48, 0x03, 0x10, 0x04, 0x72, 0x03, 0x61, +0x40, 0x48, 0xFF, 0x6A, 0x4C, 0xE8, 0xFF, 0x6A, +0x01, 0x49, 0x4C, 0xE9, 0x0D, 0x92, 0x04, 0x4A, +0x0D, 0xD2, 0x10, 0x93, 0x63, 0xE9, 0xE8, 0x61, +0x0F, 0x93, 0x16, 0x94, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF3, 0x58, 0x9A, 0xDC, 0x4B, 0xFF, 0xF7, +0x1F, 0x6F, 0x24, 0x4C, 0x01, 0x6D, 0xDD, 0x6E, +0x6C, 0xEF, 0x40, 0xEA, 0x22, 0x67, 0x01, 0x4A, +0x24, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x4C, 0x9A, 0x87, 0x41, 0x05, 0x4C, 0x40, 0xEA, +0x11, 0x49, 0x0C, 0xD1, 0x0D, 0xD2, 0x00, 0x69, +0x15, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x4C, 0x9A, 0x0C, 0x94, 0x40, 0xEA, 0x02, 0x72, +0x02, 0x61, 0x02, 0x48, 0x03, 0x10, 0x04, 0x72, +0x03, 0x61, 0x04, 0x48, 0xFF, 0x6A, 0x4C, 0xE8, +0x0C, 0x94, 0x01, 0x49, 0xFF, 0x6A, 0x04, 0x4C, +0x4C, 0xE9, 0x0C, 0xD4, 0x0D, 0x92, 0x43, 0xE9, +0xE8, 0x61, 0x00, 0x6B, 0x0C, 0xD3, 0x30, 0x67, +0x72, 0x10, 0x0C, 0x94, 0x49, 0xE4, 0x28, 0xF6, +0x7C, 0xA2, 0x0E, 0x94, 0x8E, 0xEB, 0x66, 0x2B, +0x48, 0xF6, 0x4C, 0xA2, 0x01, 0x2A, 0x0A, 0x21, +0x0C, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x49, 0xE3, 0x48, 0xF6, 0x4C, 0xA2, +0x2C, 0xEA, 0x58, 0x22, 0x0C, 0x93, 0x04, 0x02, +0x74, 0x34, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x8D, 0xE3, 0x0E, 0x94, 0x68, 0xF6, +0x14, 0x4B, 0x95, 0xE2, 0x01, 0x6C, 0x09, 0x10, +0xE0, 0xA2, 0xC0, 0xA3, 0x01, 0x4A, 0x01, 0x4B, +0xEE, 0xEE, 0x01, 0x5E, 0xD8, 0x67, 0xCB, 0xEE, +0xCC, 0xEC, 0xAA, 0xEA, 0xF5, 0x61, 0x01, 0x74, +0x3D, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0x0D, 0xD2, 0x0D, 0x93, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x80, 0xF2, +0xD4, 0xA3, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x6D, 0x0C, 0x6C, 0x40, 0xEA, +0x68, 0xF3, 0x79, 0xA0, 0x21, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x02, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, +0x68, 0xF3, 0x59, 0xC0, 0xEB, 0xF6, 0x54, 0xA0, +0x4C, 0xEB, 0xEB, 0xF6, 0x74, 0xC0, 0x0D, 0x92, +0x80, 0xF2, 0x94, 0xA2, 0x00, 0x18, 0xA3, 0xE9, +0x0D, 0x93, 0x80, 0xF2, 0x94, 0xA3, 0x00, 0x18, +0x92, 0xE9, 0x0D, 0x92, 0x80, 0xF2, 0x94, 0xA2, +0x00, 0x18, 0xAA, 0xE9, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF6, 0x50, 0x9A, 0x55, 0x6B, 0x60, 0xC2, +0x08, 0xF4, 0x61, 0xA0, 0x01, 0x6A, 0x6D, 0xEA, +0x08, 0xF4, 0x41, 0xC0, 0x0C, 0x93, 0xFF, 0x6A, +0x01, 0x4B, 0x4C, 0xEB, 0x0C, 0xD3, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x28, 0xF6, +0x6C, 0xA2, 0x0C, 0x94, 0x63, 0xEC, 0x85, 0x61, +0x15, 0x97, 0x14, 0x91, 0x13, 0x90, 0x0B, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xE8, 0xF3, 0x93, 0xA2, 0x41, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xE8, 0xF3, 0x73, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, +0x20, 0x6C, 0x88, 0xF7, 0x1C, 0x4C, 0x00, 0x6D, +0x56, 0x6E, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF5, 0x7B, 0xA2, 0x40, 0x6A, 0x6C, 0xEA, +0x02, 0x22, 0x00, 0x18, 0x55, 0xD3, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x4C, 0x9A, 0xE1, 0xF7, 0x1F, 0x6B, +0x40, 0xAA, 0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x89, 0xF0, 0x85, 0xA2, +0x8D, 0xE3, 0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF5, +0x98, 0x9C, 0x7C, 0x33, 0x91, 0xE3, 0x80, 0xAC, +0xC8, 0xF5, 0x94, 0xCA, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF6, 0x88, 0x9C, 0x91, 0xE3, 0x80, 0xAC, +0xC8, 0xF5, 0x96, 0xCA, 0x10, 0xF0, 0x24, 0x6C, +0x16, 0xF6, 0x98, 0x9C, 0x91, 0xE3, 0x80, 0xAC, +0xC8, 0xF5, 0x98, 0xCA, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF6, 0x8C, 0x9C, 0x91, 0xE3, 0x80, 0xAC, +0xC8, 0xF5, 0x9A, 0xCA, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF6, 0x80, 0x9C, 0x91, 0xE3, 0x80, 0xAC, +0xC8, 0xF5, 0x9C, 0xCA, 0xE8, 0xF3, 0x95, 0xA2, +0x80, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0xFF, 0x6C, +0x8C, 0xEA, 0x0A, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF6, 0x50, 0x9A, 0x4D, 0xE3, 0x60, 0x9B, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF5, 0x7C, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF7, 0x42, 0xAA, 0x08, 0xD4, 0x00, 0x68, +0x11, 0x2A, 0x28, 0x10, 0x08, 0x94, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, 0x1C, 0x4C, +0x11, 0xE4, 0x25, 0xE0, 0x40, 0xEA, 0xE8, 0xF5, +0x68, 0xA1, 0x6E, 0xEA, 0x1B, 0x2A, 0x01, 0x48, +0xFF, 0x6A, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x69, +0xC0, 0xF1, 0x08, 0x49, 0xC8, 0xF5, 0x5A, 0xA9, +0x43, 0xE8, 0xE8, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF6, 0x74, 0x9A, 0xFF, 0x6C, 0x40, 0x6D, +0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x00, 0x6A, 0xE8, 0xF5, 0x46, 0xC9, +0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xC8, 0xF5, 0x7E, 0xAA, 0x01, 0x4B, 0xC8, 0xF5, +0x7E, 0xCA, 0x10, 0xF0, 0x24, 0x6B, 0xC8, 0xF5, +0xBE, 0xAA, 0x16, 0xF6, 0x78, 0x9B, 0xA2, 0x35, +0x6D, 0xE4, 0xA0, 0xC3, 0x10, 0xF0, 0x24, 0x6B, +0x16, 0xF6, 0x7C, 0x9B, 0xC8, 0xF5, 0x5E, 0xA2, +0x71, 0xE4, 0x40, 0xC4, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0x27, 0x44, 0x09, 0x49, +0xA8, 0xF7, 0x08, 0x48, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x4C, 0x9A, 0x91, 0x67, 0x40, 0xEA, +0x60, 0xA0, 0x6E, 0xEA, 0x02, 0x22, 0x00, 0x6A, +0x09, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x01, 0x48, +0xA8, 0xF7, 0x0C, 0x4A, 0x4A, 0xE8, 0x01, 0x49, +0xED, 0x61, 0x01, 0x6A, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x4C, 0x98, +0x24, 0x67, 0x07, 0x4C, 0x10, 0x4C, 0x40, 0xEA, +0x04, 0xD2, 0xCE, 0xF4, 0x4C, 0x98, 0x87, 0x41, +0x0F, 0x4C, 0x40, 0xEA, 0x04, 0x94, 0x09, 0x97, +0x08, 0x91, 0x80, 0x33, 0x4D, 0xEB, 0x30, 0xF0, +0x20, 0x6A, 0xA8, 0xF7, 0x4C, 0xAA, 0x07, 0x90, +0x4E, 0xEB, 0x01, 0x5B, 0x58, 0x67, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, +0x32, 0x6B, 0x01, 0x6C, 0x60, 0xC2, 0x80, 0x18, +0x96, 0x0B, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x68, 0x08, 0xD4, 0x12, 0x10, 0x08, 0x94, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, +0x1C, 0x4C, 0x11, 0xE4, 0x25, 0xE0, 0x40, 0xEA, +0x08, 0xF6, 0x68, 0xA1, 0x6E, 0xEA, 0x02, 0x22, +0x00, 0x6A, 0x21, 0x10, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, +0x08, 0x49, 0xC8, 0xF5, 0x5C, 0xA9, 0x43, 0xE8, +0xE6, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF6, +0x74, 0x9A, 0xFF, 0x6C, 0x80, 0x6D, 0x40, 0xA3, +0xAB, 0xED, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, +0x50, 0x9A, 0x30, 0x6B, 0x01, 0x6C, 0x60, 0xC2, +0x80, 0x18, 0x96, 0x0B, 0x01, 0x6A, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF5, 0x0C, 0x4B, +0x60, 0x9B, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x40, 0xAB, 0xE1, 0xF7, 0x1F, 0x6B, +0xFF, 0x69, 0x6C, 0xEA, 0x89, 0xF0, 0x66, 0xA0, +0x69, 0xE2, 0x5C, 0x32, 0x04, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0x04, 0x93, 0x36, 0xF6, 0x50, 0x9A, +0x49, 0xE3, 0x80, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x5C, 0x9A, 0x2C, 0xEC, 0x49, 0xE3, +0xA0, 0xA2, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF6, +0x54, 0x9A, 0x2C, 0xED, 0x49, 0xE3, 0xC0, 0xA2, +0x2C, 0xEE, 0x80, 0x18, 0x4F, 0x09, 0x04, 0x93, +0x10, 0xF0, 0x24, 0x6C, 0x16, 0xF6, 0x9C, 0x9C, +0x38, 0x4B, 0x49, 0xE3, 0x10, 0xF0, 0x24, 0x6B, +0x16, 0xF6, 0x78, 0x9B, 0x91, 0xE2, 0x6D, 0xE2, +0x60, 0xA3, 0x80, 0xA4, 0x2C, 0xEB, 0x60, 0x33, +0x8C, 0xE9, 0x65, 0xE1, 0x10, 0xF0, 0x24, 0x6B, +0xF6, 0xF6, 0x70, 0x9B, 0xC8, 0xF5, 0x3E, 0xC8, +0x6D, 0xE2, 0x60, 0xA3, 0xE8, 0xF5, 0x60, 0xC0, +0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF6, 0x78, 0x9B, +0x6D, 0xE2, 0x60, 0xA3, 0xE8, 0xF5, 0x61, 0xC0, +0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF6, 0x7C, 0x9B, +0x6D, 0xE2, 0x60, 0xA3, 0xE8, 0xF5, 0x62, 0xC0, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF7, 0x60, 0x9B, +0x6D, 0xE2, 0x60, 0xA3, 0xE8, 0xF5, 0x63, 0xC0, +0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF5, 0x60, 0x9B, +0x69, 0xE2, 0x40, 0xAA, 0xE1, 0xF7, 0x1F, 0x6B, +0xE8, 0xF5, 0x44, 0xC8, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x0C, 0x4A, 0x40, 0x9A, 0x80, 0xAA, +0x89, 0xF0, 0x47, 0xA0, 0x6C, 0xEC, 0xC8, 0xF5, +0x7A, 0xA8, 0x51, 0xE4, 0x9C, 0x34, 0x00, 0x6A, +0x12, 0x2B, 0x13, 0x10, 0x10, 0xF0, 0x24, 0x6D, +0xF6, 0xF5, 0xB8, 0x9D, 0xB5, 0xE4, 0x55, 0xE5, +0xC0, 0xA5, 0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, +0x08, 0x4D, 0xB5, 0xE2, 0xE8, 0xF5, 0xC8, 0xC5, +0x01, 0x4A, 0xFF, 0x6D, 0xAC, 0xEA, 0x63, 0xEA, +0xED, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, +0x4C, 0x9A, 0xE1, 0xF7, 0x1F, 0x6B, 0x40, 0xAA, +0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x89, 0xF0, 0x88, 0xA2, 0x91, 0xE3, +0x9C, 0x34, 0xC8, 0xF5, 0x7C, 0xAA, 0x00, 0x6A, +0x11, 0x10, 0x10, 0xF0, 0x24, 0x6D, 0xF6, 0xF5, +0xB8, 0x9D, 0xB5, 0xE4, 0x55, 0xE5, 0xC0, 0xA5, +0x30, 0xF0, 0x20, 0x6D, 0xC0, 0xF1, 0x08, 0x4D, +0xB5, 0xE2, 0x08, 0xF6, 0xC8, 0xC5, 0x01, 0x4A, +0xFF, 0x6D, 0xAC, 0xEA, 0x63, 0xEA, 0xED, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xA8, 0xF7, 0x64, 0xAA, +0x00, 0x6A, 0x03, 0x10, 0x01, 0x4A, 0xFF, 0x6C, +0x8C, 0xEA, 0x63, 0xEA, 0xFB, 0x61, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0xFF, 0x68, +0x0C, 0xEC, 0x20, 0x24, 0x00, 0x18, 0x6B, 0xD3, +0x00, 0x18, 0x04, 0xD4, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF5, 0x7D, 0xA2, 0x80, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x0C, 0xEA, 0x19, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF5, 0x5C, 0x9A, 0xE0, 0xF3, +0x08, 0x6E, 0x01, 0x6B, 0x58, 0xEE, 0x10, 0xF0, +0x23, 0x6C, 0x69, 0xF7, 0x1D, 0x4C, 0x00, 0x6D, +0xE3, 0x67, 0x04, 0xD3, 0x12, 0xEE, 0x00, 0x18, +0xE2, 0xE6, 0x06, 0x10, 0x10, 0xF0, 0x23, 0x6C, +0x69, 0xF7, 0x1D, 0x4C, 0x00, 0x18, 0xCF, 0xE6, +0x07, 0x97, 0x06, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF6, 0x74, 0x9A, +0xFF, 0x68, 0x20, 0x6C, 0x40, 0xA3, 0x0C, 0xEA, +0x8D, 0xEA, 0x0C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF5, 0x4C, 0x9A, 0x60, 0xAA, +0xE1, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x89, 0xF0, +0x26, 0xA3, 0x04, 0xD3, 0x25, 0xE2, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF6, 0x50, 0x9A, 0x3C, 0x31, +0x49, 0xE1, 0x80, 0xA2, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x5C, 0x9A, 0x0C, 0xEC, 0x49, 0xE1, +0xA0, 0xA2, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF6, +0x54, 0x9A, 0x0C, 0xED, 0x49, 0xE1, 0xC0, 0xA2, +0x0C, 0xEE, 0x80, 0x18, 0x4F, 0x09, 0x87, 0x41, +0x00, 0x6D, 0x29, 0x4C, 0x06, 0xD2, 0x80, 0x18, +0xD6, 0x0D, 0x06, 0x92, 0x38, 0x49, 0x45, 0xE1, +0x91, 0x67, 0x05, 0xD1, 0x00, 0x18, 0xAE, 0xD3, +0x04, 0x93, 0x30, 0xF0, 0x20, 0x69, 0x0E, 0xF5, +0x48, 0x99, 0x89, 0xF0, 0xC6, 0xA3, 0x05, 0x95, +0x00, 0x6C, 0x40, 0xEA, 0x04, 0x93, 0x0E, 0xF5, +0x48, 0x99, 0x05, 0x95, 0x89, 0xF0, 0xC6, 0xA3, +0x11, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x58, 0x9A, 0xFF, 0x6C, 0xA4, 0x67, +0x40, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, +0x4C, 0x9A, 0x26, 0x6E, 0x20, 0xA2, 0x0C, 0xE9, +0x30, 0xF0, 0x20, 0x68, 0x6E, 0xF2, 0x58, 0x98, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF2, +0x40, 0x9A, 0x40, 0xEA, 0x01, 0x72, 0x11, 0x61, +0x04, 0x93, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x5C, 0x9A, 0x89, 0xF0, 0x86, 0xA3, 0x01, 0x6D, +0x08, 0x6E, 0x00, 0x6F, 0x40, 0xEA, 0x6E, 0xF2, +0x58, 0x98, 0x00, 0x6C, 0xB1, 0x67, 0x26, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x69, 0xF0, 0x74, 0xA2, 0x02, 0x73, +0x07, 0x61, 0x89, 0xF0, 0x86, 0xA2, 0x06, 0x92, +0xFF, 0x6D, 0x4C, 0xED, 0x80, 0x18, 0xE1, 0x09, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x97, 0xA0, 0x96, 0x34, 0x00, 0x18, +0xCB, 0xCA, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF2, +0x5C, 0x9A, 0x40, 0xEA, 0xE8, 0xF5, 0x46, 0xA8, +0x01, 0x4A, 0xE8, 0xF5, 0x46, 0xC8, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xE8, 0xF3, 0xD3, 0xA3, +0x40, 0x6D, 0xFF, 0x6A, 0xCC, 0xED, 0x4C, 0xED, +0x4C, 0xEC, 0x7A, 0x25, 0x68, 0xF3, 0xD4, 0xA3, +0x7F, 0x6D, 0xCC, 0xED, 0x4C, 0xED, 0x4A, 0x25, +0x68, 0xF3, 0xB5, 0xA3, 0x0F, 0x6B, 0xAC, 0xEB, +0x4C, 0xEB, 0x44, 0x23, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF3, 0x5F, 0xA2, 0x3F, 0x2A, 0x05, 0x5C, +0x01, 0x6A, 0x23, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x88, 0x34, 0xB6, 0xF2, 0x18, 0x4A, 0x89, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x76, 0xF5, 0x40, 0x9A, 0x13, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x76, 0xF5, 0x48, 0x9A, 0x0E, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x76, 0xF5, 0x50, 0x9A, +0x09, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x76, 0xF5, +0x58, 0x9A, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x96, 0xF5, 0x40, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0x7D, 0x67, 0x50, 0xC3, 0x7D, 0x67, +0x50, 0xA3, 0x14, 0x22, 0x70, 0xA3, 0xFF, 0x6A, +0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC8, 0xF5, 0x94, 0xAA, 0x7A, 0xEC, +0x01, 0x2B, 0xE5, 0xE8, 0x12, 0xEB, 0xC8, 0xF5, +0x74, 0xCA, 0x01, 0x6B, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF3, 0x7F, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xC8, 0xF5, 0x94, 0xAA, +0x64, 0x6B, 0x7B, 0xEC, 0x01, 0x2B, 0xE5, 0xE8, +0x28, 0xF6, 0x68, 0xAA, 0x12, 0xEC, 0x63, 0xEC, +0x01, 0x4B, 0x18, 0x60, 0xE8, 0xF5, 0x66, 0xAA, +0xC8, 0xF5, 0x58, 0xAA, 0x4E, 0xEB, 0x0B, 0x2B, +0x0A, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, +0x50, 0x9A, 0x31, 0x6B, 0x01, 0x6C, 0x60, 0xC2, +0x80, 0x18, 0x96, 0x0B, 0x09, 0x10, 0x00, 0x18, +0x80, 0xD4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x00, 0x6B, 0x28, 0xF6, 0x68, 0xCA, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF7, 0x44, 0x9A, +0xFF, 0x6B, 0x80, 0xA2, 0x00, 0xF6, 0x80, 0x34, +0x00, 0xF6, 0x83, 0x34, 0x00, 0x54, 0x24, 0x60, +0xA0, 0xA2, 0x7F, 0x6C, 0xAC, 0xEC, 0x80, 0xC2, +0x80, 0xA2, 0x40, 0x6D, 0x6C, 0xEC, 0xAD, 0xEC, +0x6C, 0xEC, 0x80, 0xC2, 0x80, 0xA2, 0x10, 0xF0, +0x24, 0x6C, 0xF6, 0xF4, 0x8C, 0x9C, 0x3F, 0x6D, +0x80, 0xA4, 0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF4, +0x90, 0x9C, 0x80, 0xA4, 0x10, 0xF0, 0x24, 0x6C, +0x16, 0xF7, 0x88, 0x9C, 0x80, 0xA4, 0x80, 0xA2, +0x6C, 0xEC, 0xAD, 0xEC, 0x6C, 0xEC, 0x80, 0xC2, +0x80, 0xA2, 0xBF, 0x6B, 0x8C, 0xEB, 0x60, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0x16, 0xF7, 0x6C, 0x9B, 0xFF, 0x6A, 0x4C, 0xEC, +0xC0, 0xA3, 0x4C, 0xED, 0x0C, 0x26, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x16, 0xF7, 0x90, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x20, 0xE8, 0x80, 0xC3, +0x0B, 0x25, 0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF7, +0x94, 0x9B, 0x80, 0x6D, 0xAB, 0xED, 0x60, 0xA4, +0x4C, 0xEB, 0xAE, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, +0x20, 0xE8, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0xF7, 0x1F, 0x6A, +0x0E, 0x90, 0x24, 0x67, 0x4C, 0xE9, 0x03, 0x6B, +0x4C, 0xEF, 0x2C, 0xEB, 0x00, 0x6A, 0x0B, 0xD5, +0x0C, 0xD6, 0x04, 0xD7, 0x40, 0xC8, 0x00, 0x6A, +0x0A, 0x23, 0x28, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x40, 0xA8, 0x01, 0x4A, 0x40, 0xC8, 0x1F, 0xF7, +0x00, 0x6A, 0x2C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF4, 0x4C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x50, 0x9A, 0x49, 0xE1, +0x0B, 0x93, 0x40, 0x9A, 0x6C, 0xEA, 0x0C, 0x93, +0x6E, 0xEA, 0x04, 0x22, 0x40, 0xA8, 0x04, 0x93, +0x63, 0xEA, 0xDC, 0x61, 0x40, 0xA8, 0x04, 0x93, +0x63, 0xEA, 0x58, 0x67, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF7, 0x78, 0x9B, +0xFF, 0x6A, 0xCC, 0xEA, 0x6D, 0xEA, 0xE0, 0xF1, +0x1F, 0x6B, 0xAC, 0xEB, 0x10, 0xF0, 0x24, 0x6C, +0x16, 0xF7, 0x9C, 0x9C, 0x60, 0x33, 0x60, 0x33, +0x6D, 0xEA, 0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF4, 0x5C, 0x9A, 0x6D, 0xEA, 0x40, 0xDC, +0x20, 0xE8, 0x00, 0x65, 0xE0, 0xF1, 0x1F, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF4, 0x7C, 0x9B, +0xAC, 0xEA, 0x40, 0x32, 0x40, 0x32, 0x6D, 0xEA, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF7, 0x7C, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF7, +0x40, 0x9A, 0xFF, 0x6B, 0x40, 0xA2, 0x6C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x01, 0x68, 0x04, 0xEC, +0x04, 0xF7, 0x10, 0x69, 0x13, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x01, 0x6C, +0xFF, 0x49, 0x40, 0xEA, 0x0B, 0x29, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, 0x08, 0xF0, +0x00, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF7, 0x44, 0x9A, 0x60, 0xAA, 0xFF, 0xF7, +0x1F, 0x6A, 0x6C, 0xEA, 0x0C, 0xEA, 0xE3, 0x2A, +0x01, 0x6A, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x0E, 0x92, 0x04, 0x67, +0x0F, 0x91, 0x04, 0xD2, 0x04, 0x93, 0xFF, 0x6A, +0x4C, 0xE8, 0x4C, 0xEB, 0x90, 0x67, 0x0B, 0xD5, +0x0C, 0xD6, 0x0D, 0xD7, 0x04, 0xD3, 0x4C, 0xE9, +0x00, 0x18, 0x7F, 0xD5, 0x80, 0xF0, 0x07, 0x22, +0x06, 0x58, 0x80, 0xF0, 0x04, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x08, 0x30, 0xD6, 0xF2, 0x0C, 0x4A, +0x09, 0xE2, 0x40, 0x9A, 0x00, 0xEA, 0x02, 0xF2, +0x10, 0x6A, 0x0E, 0x10, 0x02, 0xF2, 0x00, 0x6A, +0x0B, 0x10, 0x22, 0xF2, 0x00, 0x6A, 0x08, 0x10, +0x22, 0xF2, 0x10, 0x6A, 0x05, 0x10, 0x42, 0xF2, +0x00, 0x6A, 0x02, 0x10, 0x42, 0xF2, 0x10, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0x0D, 0x94, 0xB6, 0xF6, +0x74, 0x9B, 0x8C, 0xEB, 0x10, 0xF0, 0x24, 0x6C, +0xD6, 0xF5, 0x98, 0x9C, 0x8D, 0xEB, 0x06, 0x21, +0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF7, 0x88, 0x9C, +0x6D, 0xEC, 0x05, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF7, 0x8C, 0x9C, 0x6C, 0xEC, 0x04, 0x96, +0x06, 0x26, 0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF4, +0x7C, 0x9B, 0x8D, 0xEB, 0x05, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x36, 0xF7, 0x70, 0x9B, 0x8C, 0xEB, +0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, 0x02, 0xF0, +0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, +0x24, 0x6C, 0xB6, 0xF4, 0xAC, 0x9C, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF4, 0xB0, 0x9C, +0x10, 0xF0, 0x24, 0x6C, 0x0B, 0x96, 0x36, 0xF7, +0x94, 0x9C, 0xB5, 0xE2, 0xCC, 0xEC, 0x80, 0xDD, +0x84, 0x42, 0x1F, 0xF7, 0x00, 0x6D, 0xAC, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, +0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF7, 0xB8, 0x9C, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF7, +0xBC, 0x9C, 0x10, 0xF0, 0x24, 0x6C, 0x0C, 0x96, +0x36, 0xF7, 0x94, 0x9C, 0xB5, 0xE2, 0xCC, 0xEC, +0x80, 0xDD, 0x87, 0x42, 0x01, 0x4C, 0x1F, 0xF7, +0x00, 0x6D, 0xAC, 0xEC, 0x02, 0xF0, 0x00, 0x74, +0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, +0x56, 0xF7, 0x80, 0x9C, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6C, 0x56, 0xF7, 0x84, 0x9C, 0x89, 0xE2, +0x60, 0xDA, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x04, 0xF7, 0x10, 0x68, 0x13, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x05, 0x6C, 0xFF, 0x48, 0x40, 0xEA, 0x0B, 0x28, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, +0x08, 0xF0, 0x00, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x00, 0x6A, 0x09, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF7, 0x44, 0x9A, 0x60, 0xAA, +0x3F, 0x6A, 0x6C, 0xEA, 0xE5, 0x2A, 0x01, 0x6A, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF7, 0x44, 0x9A, +0x40, 0xAA, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF7, 0x44, 0x9A, 0x40, 0xAA, 0x20, 0xE8, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x00, 0x6A, 0x04, 0xD2, 0x04, 0x92, 0x01, 0x72, +0x58, 0x67, 0x04, 0xD2, 0x10, 0xF0, 0x23, 0x6A, +0x78, 0x67, 0x0B, 0xF0, 0x01, 0x4A, 0x69, 0xE2, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x40, 0xDB, 0x00, 0x1C, 0x96, 0x45, 0x00, 0x18, +0x1A, 0xD5, 0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, +0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, 0x02, 0x6B, +0x8C, 0xEB, 0x09, 0x23, 0x03, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x18, +0x69, 0xDC, 0x00, 0x18, 0xCB, 0xDC, 0x00, 0x1C, +0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x04, 0x6B, 0x8C, 0xEB, 0x09, 0x23, +0x05, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x00, 0x18, 0xC1, 0xD8, 0x00, 0x18, +0x07, 0xD8, 0x00, 0x1C, 0x95, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6B, 0x36, 0xF5, 0x70, 0x9B, 0x80, 0xF0, +0x8C, 0x9A, 0x8C, 0xEB, 0x13, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0x56, 0xF7, 0x70, 0x9B, 0x69, 0xF0, +0xB5, 0xA2, 0x30, 0xF0, 0x20, 0x6E, 0x8C, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x30, 0xF0, 0x20, 0x6B, +0x0F, 0xF6, 0x90, 0xA3, 0xEF, 0xF5, 0x10, 0x4E, +0x00, 0x18, 0xEF, 0xCE, 0x00, 0x1C, 0x96, 0x45, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x94, 0xA2, 0x7F, 0x6B, 0x8C, 0xEB, +0x0D, 0x23, 0x68, 0xF3, 0x98, 0xA2, 0x68, 0xF3, +0x7C, 0xA2, 0x8E, 0xEB, 0x07, 0x23, 0x68, 0xF3, +0x97, 0xA2, 0xFF, 0x6A, 0x96, 0x34, 0x4C, 0xEC, +0x00, 0x18, 0xA2, 0xC6, 0x30, 0xF0, 0x20, 0x6A, +0x40, 0xF2, 0x54, 0x9A, 0x02, 0x2A, 0x00, 0x18, +0xAF, 0xC9, 0x00, 0x1C, 0x95, 0x45, 0x00, 0x1C, +0x96, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, 0x02, 0xF0, +0x00, 0x6B, 0x8C, 0xEB, 0x08, 0x23, 0x02, 0xF0, +0x01, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x00, 0x18, 0x93, 0xE7, 0x00, 0x1C, +0x95, 0x45, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, +0x24, 0x6B, 0x36, 0xF5, 0x74, 0x9B, 0x80, 0xF0, +0x8C, 0x9A, 0x8C, 0xEB, 0x20, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0x56, 0xF7, 0x74, 0x9B, 0x8C, 0xEB, +0x68, 0xF3, 0x94, 0xA2, 0x80, 0xF0, 0x6C, 0xDA, +0x7F, 0x6B, 0x8C, 0xEB, 0x07, 0x2B, 0x68, 0xF3, +0x5C, 0xA2, 0x0C, 0x72, 0x03, 0x61, 0x00, 0x18, +0x53, 0xDA, 0x0D, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x10, 0xF0, 0x24, 0x6C, +0x80, 0xF0, 0x6C, 0x9A, 0x36, 0xF5, 0x94, 0x9C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x00, 0x1C, +0x95, 0x45, 0x30, 0xF0, 0x20, 0x6A, 0xCC, 0xF1, +0x53, 0xA2, 0x0F, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x56, 0xF7, 0x58, 0x9A, 0x01, 0x6B, 0x80, 0xA2, +0x8C, 0xEB, 0x07, 0x23, 0x80, 0xA2, 0xFE, 0x6B, +0x8C, 0xEB, 0x60, 0xC2, 0x03, 0x6C, 0x00, 0x18, +0xA2, 0xDD, 0x30, 0xF0, 0x20, 0x69, 0xCF, 0xF4, +0x00, 0x49, 0x80, 0xF2, 0x1C, 0xA1, 0x01, 0x6A, +0x4E, 0xE8, 0x05, 0x28, 0x0B, 0x6C, 0x00, 0x18, +0xA2, 0xDD, 0x80, 0xF2, 0x1C, 0xC1, 0x30, 0xF0, +0x21, 0x6B, 0x30, 0xF0, 0x20, 0x6A, 0xD0, 0xF3, +0x94, 0x9B, 0xEE, 0xF7, 0x58, 0x9A, 0x40, 0xEA, +0x0D, 0x17, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x00, 0x68, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0xEB, 0xF1, 0x15, 0x4A, 0x0A, 0x70, 0x40, 0xDB, +0x0C, 0x61, 0x30, 0xF0, 0x21, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF7, 0x54, 0x9A, 0xD0, 0xF3, +0x94, 0x9B, 0x01, 0x6D, 0xAB, 0xED, 0x40, 0xEA, +0x00, 0x68, 0x00, 0x1C, 0x96, 0x45, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x8C, 0x9A, 0x08, 0x6B, 0x8C, 0xEB, 0x07, 0x23, +0x09, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x80, 0x18, 0x11, 0x11, 0x00, 0x1C, +0x95, 0x45, 0x10, 0xF0, 0x24, 0x6B, 0xFF, 0x6A, +0x01, 0x48, 0x76, 0xF4, 0x7C, 0x9B, 0x4C, 0xE8, +0x10, 0xF0, 0x23, 0x6A, 0xEB, 0xF1, 0x16, 0x4A, +0x40, 0xDB, 0xC8, 0x17, 0x10, 0xF0, 0x24, 0x6A, +0x56, 0xF7, 0x7C, 0x9A, 0xDF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF7, 0xBC, 0x9B, +0xFF, 0x6A, 0x20, 0x6E, 0x60, 0xA5, 0x4C, 0xEC, +0x4C, 0xEB, 0xCD, 0xEB, 0x4C, 0xEB, 0x07, 0xF7, +0x01, 0x4A, 0x4D, 0xEC, 0x10, 0xF0, 0x24, 0x6A, +0x76, 0xF7, 0x40, 0x9A, 0x60, 0xC5, 0x80, 0xCA, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x76, 0xF7, 0x40, 0x9A, 0x68, 0xF0, 0x04, 0x6B, +0x60, 0xCA, 0x20, 0xE8, 0x03, 0x6F, 0x8C, 0xEF, +0x64, 0x67, 0x46, 0x67, 0x04, 0x27, 0x07, 0x10, +0xA0, 0xDB, 0xFC, 0x4A, 0x04, 0x4B, 0x04, 0x5A, +0xFB, 0x60, 0x03, 0x6A, 0x4C, 0xEE, 0x04, 0x26, +0xA0, 0xC4, 0xFF, 0x4E, 0x01, 0x4C, 0xFB, 0x17, +0x00, 0x6A, 0x20, 0xE8, 0xFF, 0x6A, 0xAC, 0xEA, +0x03, 0x10, 0x40, 0xC4, 0xFF, 0x4E, 0x01, 0x4C, +0xFC, 0x2E, 0x00, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0x00, 0x6A, 0x07, 0x26, 0x5D, 0xE5, 0xE0, 0xA7, +0x4D, 0xE4, 0xFF, 0x4E, 0xE0, 0xC3, 0x01, 0x4A, +0xF8, 0x17, 0x00, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0x09, 0x10, 0x60, 0xA4, 0x40, 0xA5, 0xFF, 0x4E, +0x4A, 0xEB, 0x02, 0x60, 0x4B, 0xE3, 0x20, 0xE8, +0x01, 0x4C, 0x01, 0x4D, 0xF6, 0x2E, 0x00, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x06, 0x2C, 0x64, 0x6B, +0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, 0x60, 0xDA, +0x04, 0x10, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x80, 0xDA, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x40, 0x9A, 0x28, 0x72, 0x2D, 0x60, 0x29, 0x5A, +0x07, 0x60, 0x14, 0x72, 0x19, 0x60, 0x19, 0x72, +0x1F, 0x60, 0x0A, 0x72, 0x0D, 0x60, 0x20, 0xE8, +0x50, 0x72, 0x32, 0x60, 0x51, 0x5A, 0x03, 0x60, +0x32, 0x72, 0x26, 0x60, 0x20, 0xE8, 0x64, 0x72, +0x33, 0x60, 0xC8, 0x72, 0x39, 0x60, 0x20, 0xE8, +0x02, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x64, 0xDA, 0xE0, 0xF7, 0x1E, 0x4B, 0x39, 0x10, +0x03, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x64, 0xDA, 0xE1, 0xF3, 0x1D, 0x4B, 0x31, 0x10, +0x09, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x64, 0xDA, 0xE4, 0xF3, 0x17, 0x4B, 0x29, 0x10, +0x05, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x64, 0xDA, 0xE2, 0xF3, 0x1B, 0x4B, 0x21, 0x10, +0x11, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x64, 0xDA, 0xE8, 0xF3, 0x0F, 0x4B, 0x19, 0x10, +0x0A, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x64, 0xDA, 0xE4, 0xF7, 0x16, 0x4B, 0x11, 0x10, +0x22, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x64, 0xDA, 0x11, 0xF0, 0x00, 0x6B, 0x09, 0x10, +0x43, 0x6B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x64, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x76, 0xF7, +0x64, 0x9A, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x68, 0xDA, 0x20, 0xE8, 0x30, 0xF0, 0x21, 0x6A, +0xB0, 0xF3, 0x40, 0x9A, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x63, 0x0C, 0x24, 0x30, 0xF0, 0x21, 0x6A, +0xB0, 0xF3, 0x48, 0x9A, 0x58, 0xEC, 0x12, 0xEC, +0x00, 0xD4, 0x00, 0x92, 0xFF, 0x4A, 0x00, 0xD2, +0x00, 0x92, 0xFB, 0x2A, 0x01, 0x63, 0x20, 0xE8, +0xFF, 0x63, 0x0D, 0x24, 0x30, 0xF0, 0x21, 0x6A, +0xB0, 0xF3, 0x44, 0x9A, 0x58, 0xEC, 0x12, 0xEC, +0x00, 0xD4, 0x00, 0x92, 0x04, 0x22, 0x00, 0x92, +0xFF, 0x4A, 0x00, 0xD2, 0xFA, 0x17, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xC4, 0xD6, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xED, 0x00, 0x18, 0xB9, 0xD6, +0x05, 0x97, 0x00, 0x6A, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0xFF, 0x6A, +0x04, 0x67, 0x4C, 0xEE, 0x00, 0x18, 0xBE, 0xD6, +0x50, 0x67, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0x25, 0x67, 0x36, 0xF5, 0xB0, 0x9A, 0xFF, 0x68, +0x8C, 0xE8, 0xA1, 0xF4, 0x18, 0x6C, 0x00, 0x18, +0xD5, 0xE3, 0x28, 0x22, 0x27, 0x20, 0x03, 0x21, +0x01, 0x71, 0x12, 0x60, 0x34, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0x96, 0xF7, 0x00, 0x9A, 0x00, 0x6C, +0x01, 0x6D, 0xD0, 0x67, 0x00, 0x18, 0x20, 0xE4, +0x0E, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, 0x00, 0x6C, +0x01, 0x6D, 0xD0, 0x67, 0x09, 0x6F, 0x10, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, 0x00, 0x9A, +0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, 0x00, 0x18, +0x20, 0xE4, 0x0E, 0x6B, 0x6B, 0xEB, 0x4C, 0xEB, +0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, 0x05, 0x6F, +0x6D, 0xEF, 0x0F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x96, 0xF7, 0x00, 0x9A, 0x00, 0x6C, 0x01, 0x6D, +0xD0, 0x67, 0x00, 0x18, 0x20, 0xE4, 0x02, 0x6F, +0xEB, 0xEF, 0x00, 0x6C, 0x01, 0x6D, 0xD0, 0x67, +0x4C, 0xEF, 0x00, 0x18, 0x33, 0xE4, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x00, 0x68, +0x17, 0x10, 0xE0, 0xF3, 0x08, 0x70, 0x0A, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, +0x80, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x00, 0x6A, 0x13, 0x10, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x48, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF7, 0x50, 0x9A, +0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0xE1, 0x2A, +0x01, 0x6A, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0xF7, 0x1F, 0x6A, +0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x10, 0xF0, +0x24, 0x6C, 0xD6, 0xF7, 0x74, 0x9B, 0xD6, 0xF7, +0x98, 0x9C, 0x6D, 0xE5, 0x91, 0xE5, 0x00, 0x6E, +0xC0, 0xDB, 0x04, 0x4B, 0x8A, 0xEB, 0xFB, 0x61, +0xE7, 0xF7, 0x1F, 0x6B, 0x4C, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF5, 0x58, 0x9A, 0x10, 0x6C, +0x4D, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF7, +0x54, 0x9A, 0x49, 0xE5, 0x60, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF7, 0x5C, 0x9A, 0xFF, 0x6B, +0x55, 0xE5, 0x40, 0xA5, 0x6C, 0xEA, 0x8D, 0xEA, +0x6C, 0xEA, 0x40, 0xC5, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF3, 0x61, 0xA2, +0x08, 0xD4, 0x30, 0xF0, 0x20, 0x69, 0x61, 0xC5, +0x01, 0x4B, 0xD0, 0xF3, 0x61, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0xD6, 0xF7, 0x94, 0x9B, 0x08, 0x93, +0x4E, 0xF2, 0x50, 0x99, 0x02, 0x6E, 0x91, 0xE3, +0x05, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF6, 0xF7, 0x80, 0x9B, 0x08, 0x93, 0xCE, 0xA0, +0x4E, 0xF2, 0x50, 0x99, 0xA2, 0x40, 0x91, 0xE3, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x24, 0x67, 0x00, 0x18, +0x4C, 0xD7, 0x00, 0x6B, 0x36, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF6, 0x50, 0x9A, 0xFF, 0xF7, +0x1F, 0x6E, 0xFF, 0x6F, 0x00, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF6, 0x54, 0x9A, 0x10, 0x6C, +0x8B, 0xEC, 0x4C, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xA1, 0x40, 0xF6, 0xF7, 0x44, 0x9A, 0x65, 0x67, +0xCC, 0xEB, 0x60, 0xCA, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF7, 0x48, 0x9A, 0x60, 0xA2, 0xFA, 0x65, +0xA2, 0x32, 0xEC, 0xEB, 0x8C, 0xEB, 0x42, 0x32, +0x6D, 0xEA, 0xEC, 0xEA, 0x7F, 0x67, 0x40, 0xC3, +0x87, 0xA9, 0x02, 0x4C, 0xCC, 0xEC, 0x00, 0x18, +0x61, 0xD7, 0x87, 0x40, 0x12, 0x4C, 0xB1, 0x67, +0x00, 0x18, 0x78, 0xD7, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF7, 0x50, 0x9A, 0x01, 0x6B, 0x60, 0xC2, +0x01, 0x6B, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x43, 0x67, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0xA4, 0x67, 0x04, 0x6C, 0x8D, 0xEB, +0x30, 0xF0, 0x20, 0x68, 0x80, 0xF0, 0x6C, 0xDA, +0xCF, 0xF4, 0x00, 0x48, 0xA0, 0xF0, 0x4E, 0xA8, +0x01, 0xF1, 0x00, 0x72, 0x07, 0x60, 0xA0, 0xF0, +0x6E, 0xA0, 0xA0, 0xF0, 0x4F, 0xA0, 0xFF, 0x4B, +0x4E, 0xEB, 0x0A, 0x2B, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x7C, 0x9A, 0x00, 0xF2, 0x00, 0x6C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x12, 0x10, +0x50, 0x32, 0x51, 0xE0, 0x0E, 0x4C, 0x10, 0x6E, +0x00, 0x18, 0xBE, 0xD6, 0xA0, 0xF0, 0x4F, 0xA0, +0x0A, 0x6B, 0x01, 0x4A, 0xA0, 0xF0, 0x4F, 0xC0, +0xA0, 0xF0, 0x4F, 0xA0, 0x6E, 0xEA, 0x02, 0x2A, +0xA0, 0xF0, 0x4F, 0xC0, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x30, 0xF0, 0x21, 0x6B, 0xD0, 0xF3, +0x40, 0xA3, 0xFF, 0x6F, 0xE0, 0xF0, 0xC7, 0xA5, +0x41, 0xC5, 0x43, 0xA5, 0xD0, 0xF3, 0x60, 0xA3, +0x03, 0x4A, 0xEC, 0xEA, 0x09, 0x10, 0xED, 0x42, +0xFF, 0x68, 0x0C, 0xEF, 0xFD, 0xE5, 0x64, 0xC7, +0xE6, 0xA7, 0x03, 0x4F, 0xE9, 0xE2, 0x0C, 0xEA, +0xEF, 0x46, 0xE2, 0xEA, 0xF4, 0x61, 0x30, 0xF0, +0x21, 0x6A, 0xD0, 0xF3, 0x60, 0xA2, 0x01, 0x4B, +0xD0, 0xF3, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6B, +0xD6, 0xF7, 0x74, 0x9B, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x71, 0xE4, 0x40, 0xEA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x24, 0x67, 0x00, 0x18, 0x4C, 0xD7, 0x00, 0x6B, +0x2E, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF6, +0x50, 0x9A, 0x0F, 0x6C, 0xFF, 0xF7, 0x1F, 0x6B, +0x00, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF6, +0x54, 0x9A, 0x4C, 0xE8, 0xA1, 0x40, 0xA2, 0x32, +0x42, 0x32, 0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF7, 0x84, 0x9C, 0xC5, 0x67, 0x6C, 0xEE, +0xC0, 0xCC, 0x10, 0xF0, 0x24, 0x6C, 0xF6, 0xF7, +0x88, 0x9C, 0x40, 0xC4, 0xE0, 0xF0, 0x87, 0xA1, +0x6C, 0xEC, 0x00, 0x18, 0x61, 0xD7, 0x87, 0x40, +0x12, 0x4C, 0xB1, 0x67, 0x00, 0x18, 0xCF, 0xD7, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF7, 0x50, 0x9A, +0x01, 0x6B, 0x60, 0xC2, 0x01, 0x6B, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x43, 0x67, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, +0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x0C, 0xF0, +0x1D, 0x4A, 0x10, 0xF0, 0x30, 0x68, 0x40, 0xDB, +0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, 0x62, 0xA0, +0xC1, 0xF6, 0x43, 0xA0, 0x6E, 0xEA, 0x39, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF7, 0x4C, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF5, 0x98, 0x9C, +0x40, 0x9A, 0x8C, 0xEA, 0x2E, 0x2A, 0xE8, 0x6A, +0x58, 0xEB, 0x87, 0x40, 0x3B, 0x4C, 0x12, 0xEB, +0x71, 0xE4, 0x00, 0x18, 0xE8, 0xD7, 0x16, 0x22, +0xC1, 0xF6, 0x42, 0xA0, 0x10, 0x6B, 0x01, 0x4A, +0xC1, 0xF6, 0x42, 0xC0, 0xC1, 0xF6, 0x42, 0xA0, +0x6E, 0xEA, 0x02, 0x2A, 0xC1, 0xF6, 0x42, 0xC0, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF6, 0x82, 0xA2, 0xC1, 0xF6, 0x63, 0xA2, +0x8E, 0xEB, 0x0B, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x04, 0x10, 0xC1, 0xF6, 0x84, 0xC2, 0xC1, 0xF6, +0x65, 0xC2, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF6, 0x62, 0xA2, +0xA4, 0x67, 0x04, 0x2B, 0xC1, 0xF6, 0x43, 0xA2, +0x0F, 0x72, 0x0B, 0x60, 0x10, 0xF0, 0x30, 0x68, +0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF6, 0x42, 0xA0, +0xC1, 0xF6, 0x83, 0xA0, 0xFF, 0x4A, 0x8E, 0xEA, +0x09, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, +0x7C, 0x9A, 0xFF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, +0x40, 0xC3, 0xA7, 0x10, 0x23, 0xA5, 0xC1, 0xF6, +0x45, 0xA0, 0xFF, 0x6B, 0x04, 0x49, 0x6C, 0xE9, +0x1F, 0x2A, 0xE8, 0x6A, 0x58, 0xEC, 0x30, 0xF0, +0x20, 0x6A, 0x67, 0x40, 0x4E, 0xF2, 0x50, 0x9A, +0x3B, 0x4B, 0xD1, 0x67, 0x12, 0xEC, 0x91, 0xE3, +0x40, 0xEA, 0xC1, 0xF6, 0x43, 0xA0, 0xC1, 0xF6, +0x62, 0xA0, 0xC1, 0xF6, 0x25, 0xC0, 0x4E, 0xEB, +0x74, 0x2B, 0x01, 0x4A, 0xC1, 0xF6, 0x43, 0xC0, +0xC1, 0xF6, 0x43, 0xA0, 0x10, 0x6B, 0x6E, 0xEA, +0x6C, 0x2A, 0xC1, 0xF6, 0x43, 0xC0, 0x69, 0x10, +0x82, 0xA5, 0x37, 0x2C, 0x51, 0xE1, 0xE3, 0x54, +0x34, 0x60, 0xC1, 0xF6, 0x84, 0xA0, 0xE8, 0x6E, +0xD8, 0xEC, 0x12, 0xEC, 0x91, 0xE0, 0x40, 0xF0, +0xC4, 0xA4, 0x2B, 0x2E, 0x40, 0xF0, 0xC5, 0xA4, +0xFC, 0x4A, 0x6C, 0xEA, 0xFF, 0x4E, 0x40, 0xF0, +0xC5, 0xC4, 0xC1, 0xF6, 0x85, 0xA0, 0xE8, 0x6E, +0xFF, 0x4C, 0xC1, 0xF6, 0x85, 0xC0, 0xC1, 0xF6, +0x84, 0xA0, 0xD8, 0xEC, 0xD1, 0x67, 0x12, 0xEC, +0x91, 0xE0, 0x51, 0xE4, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x45, 0x4C, 0x40, 0xEA, +0xC1, 0xF6, 0x44, 0xA0, 0xE8, 0x6B, 0x78, 0xEA, +0x12, 0xEA, 0x49, 0xE0, 0x40, 0xF0, 0x65, 0xA2, +0x6D, 0xE1, 0x40, 0xF0, 0x65, 0xC2, 0xC1, 0xF6, +0x45, 0xA0, 0x45, 0xE1, 0xC1, 0xF6, 0x25, 0xC0, +0x30, 0x10, 0x10, 0xF0, 0x30, 0x68, 0x00, 0xF0, +0x00, 0x48, 0xC1, 0xF6, 0x63, 0xA0, 0xE8, 0x6A, +0x87, 0x40, 0x58, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x3B, 0x4C, 0xD1, 0x67, +0x12, 0xEB, 0x71, 0xE4, 0x40, 0xEA, 0xC1, 0xF6, +0x43, 0xA0, 0x10, 0x6B, 0xC1, 0xF6, 0x25, 0xC0, +0x01, 0x4A, 0xC1, 0xF6, 0x43, 0xC0, 0xC1, 0xF6, +0x43, 0xA0, 0x6E, 0xEA, 0x02, 0x2A, 0xC1, 0xF6, +0x43, 0xC0, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF6, 0x64, 0xA2, 0x10, 0x6C, +0x01, 0x4B, 0xC1, 0xF6, 0x64, 0xC2, 0xC1, 0xF6, +0x64, 0xA2, 0x8E, 0xEB, 0x02, 0x2B, 0xC1, 0xF6, +0x64, 0xC2, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF6, 0x84, 0xA2, 0xE8, 0x6B, +0x78, 0xEC, 0x04, 0x6C, 0x12, 0xEB, 0x6D, 0xE2, +0xC1, 0xF6, 0x45, 0xA2, 0x20, 0xF1, 0x49, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x8D, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0xF7, 0x1F, 0x68, +0x0C, 0xED, 0x08, 0xD4, 0xA0, 0xCC, 0x08, 0x92, +0xCC, 0xE8, 0x22, 0x67, 0x01, 0xCA, 0x04, 0x49, +0x0B, 0x27, 0x0A, 0x20, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xFF, 0x6E, 0x91, 0x67, +0xA7, 0x67, 0x0C, 0xEE, 0x40, 0xEA, 0x05, 0xE1, +0x08, 0x92, 0x07, 0x97, 0x05, 0x90, 0x47, 0xE1, +0xFF, 0xF7, 0x1F, 0x6A, 0x2C, 0xEA, 0x06, 0x91, +0x04, 0x63, 0x00, 0xEF, 0xDF, 0x63, 0x41, 0x62, +0x40, 0xD1, 0x3F, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0xFF, 0x68, 0xCC, 0xE8, +0x24, 0x67, 0x43, 0xD5, 0x04, 0x04, 0x00, 0x6D, +0xE8, 0x6E, 0x40, 0xEA, 0x01, 0x6A, 0x7D, 0x67, +0x4B, 0xEA, 0x50, 0xC3, 0x1B, 0x6A, 0x52, 0xC3, +0x44, 0x40, 0x53, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0x43, 0x95, 0x4E, 0xF2, 0x50, 0x9A, 0xD0, 0x67, +0x05, 0xD1, 0x06, 0x04, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x04, 0x04, +0x40, 0xEA, 0x41, 0x97, 0x40, 0x91, 0x3F, 0x90, +0x21, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, +0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x0C, 0xF3, +0x05, 0x4A, 0x30, 0xF0, 0x20, 0x68, 0x40, 0xDB, +0xCF, 0xF4, 0x00, 0x48, 0xA0, 0xF0, 0x8E, 0xA0, +0xA0, 0xF0, 0x4F, 0xA0, 0x8E, 0xEA, 0x3D, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF7, 0x4C, 0x9A, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, 0x78, 0x9B, +0x40, 0x9A, 0x6C, 0xEA, 0x32, 0x2A, 0x47, 0x40, +0x90, 0x34, 0x07, 0x4A, 0x91, 0xE2, 0x00, 0x18, +0x8D, 0xD7, 0x0B, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x04, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x22, 0x10, 0xA0, 0xF0, 0x4E, 0xA0, 0x01, 0x4A, +0xA0, 0xF0, 0x4E, 0xC0, 0xA0, 0xF0, 0x6E, 0xA0, +0xA0, 0xF0, 0x4F, 0xA0, 0x6E, 0xEA, 0x0A, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x04, 0x6C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0xA0, 0xF0, 0x6E, 0xA2, +0x0A, 0x6C, 0x8E, 0xEB, 0x02, 0x2B, 0xA0, 0xF0, +0x6E, 0xC2, 0x00, 0x18, 0x24, 0xD9, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x78, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0xD6, 0xF4, 0x1C, 0x9C, 0x40, 0x9B, +0x00, 0xF4, 0x1D, 0x6C, 0x10, 0x6D, 0x0D, 0xEA, +0x40, 0xDB, 0x06, 0x02, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF4, 0x54, 0x9A, 0x00, 0x6E, +0x82, 0xF3, 0x08, 0x6F, 0x40, 0xEA, 0x07, 0x2A, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF5, 0x9C, 0x9B, +0x60, 0x9C, 0x0D, 0xEB, 0x60, 0xDC, 0x09, 0x97, +0x08, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC8, 0xF2, 0x7D, 0xC2, 0x61, 0xA4, +0xC8, 0xF2, 0x7E, 0xC2, 0x62, 0xA4, 0xC8, 0xF2, +0x7F, 0xC2, 0x63, 0xA4, 0xE8, 0xF2, 0x60, 0xC2, +0x64, 0xA4, 0xE8, 0xF2, 0x61, 0xC2, 0x65, 0xA4, +0xE8, 0xF2, 0x62, 0xC2, 0x66, 0xA4, 0xE8, 0xF2, +0x63, 0xC2, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x69, +0x30, 0xF0, 0x20, 0x6A, 0x11, 0x67, 0x4E, 0xF2, +0x50, 0x9A, 0xCF, 0xF4, 0x00, 0x48, 0xA4, 0x67, +0x04, 0x6E, 0x90, 0x67, 0x40, 0xEA, 0xCF, 0xF4, +0x60, 0xA1, 0x01, 0x6A, 0x6C, 0xEA, 0x0E, 0x22, +0x42, 0xA0, 0xFF, 0x72, 0x0B, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x81, 0xA0, +0x88, 0xF3, 0x7B, 0xA2, 0x6D, 0xE4, 0x04, 0x4B, +0x88, 0xF3, 0x6A, 0xCA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF7, 0x50, 0x9A, +0x60, 0xA2, 0x03, 0x6A, 0x6C, 0xEA, 0x10, 0x6B, +0x64, 0xEA, 0xFF, 0x6A, 0x4C, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0xF6, 0xF7, 0x54, 0x9A, 0x04, 0xD3, +0x40, 0x9A, 0x05, 0xD2, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF7, 0x58, 0x9A, 0x00, 0x9A, 0x05, 0x92, +0x0A, 0xEA, 0x00, 0xF1, 0x05, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0x02, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, 0x04, 0x2B, +0xC1, 0xF7, 0x47, 0xA2, 0x07, 0x72, 0x0B, 0x60, +0x10, 0xF0, 0x30, 0x69, 0x00, 0xF0, 0x00, 0x49, +0xC1, 0xF7, 0x86, 0xA1, 0xC1, 0xF7, 0x47, 0xA1, +0x6F, 0x44, 0x4E, 0xEB, 0x0A, 0x2B, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, 0xFF, 0x6C, +0x01, 0x4C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0xDB, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, +0xB8, 0x9B, 0x7F, 0x6B, 0xB5, 0xE0, 0xC0, 0xA5, +0x6C, 0xEE, 0x80, 0xF0, 0x0C, 0x2E, 0x03, 0x2C, +0x04, 0x72, 0xC0, 0xF0, 0x0D, 0x60, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x67, 0xA2, 0xC1, 0xF7, 0x46, 0xA2, 0x8C, 0x42, +0x6E, 0xEC, 0xC0, 0xF0, 0x01, 0x24, 0x01, 0x72, +0x03, 0x61, 0x05, 0x73, 0xA0, 0xF0, 0x1C, 0x60, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x66, 0xA2, 0x02, 0x73, 0x05, 0x61, +0xC1, 0xF7, 0x47, 0xA2, 0x06, 0x72, 0xA0, 0xF0, +0x0F, 0x60, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, 0x03, 0x73, +0x05, 0x61, 0xC1, 0xF7, 0x47, 0xA2, 0x07, 0x72, +0xA0, 0xF0, 0x02, 0x60, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, +0x05, 0x2B, 0xC1, 0xF7, 0x47, 0xA2, 0x05, 0x72, +0x80, 0xF0, 0x16, 0x60, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x67, 0xA2, +0xC1, 0xF7, 0x46, 0xA2, 0x8D, 0x42, 0x6E, 0xEC, +0x80, 0xF0, 0x0A, 0x24, 0x01, 0x72, 0x03, 0x61, +0x06, 0x73, 0x80, 0xF0, 0x05, 0x60, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x66, 0xA2, 0x02, 0x73, 0x04, 0x61, 0xC1, 0xF7, +0x47, 0xA2, 0x07, 0x72, 0x79, 0x60, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x66, 0xA2, 0x04, 0x2B, 0xC1, 0xF7, 0x47, 0xA2, +0x06, 0x72, 0x6E, 0x60, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x67, 0xA2, +0xC1, 0xF7, 0x46, 0xA2, 0x8E, 0x42, 0x6E, 0xEC, +0x63, 0x24, 0x01, 0x72, 0x02, 0x61, 0x07, 0x73, +0x5F, 0x60, 0x10, 0xF0, 0x30, 0x69, 0x00, 0xF0, +0x00, 0x49, 0x10, 0xF0, 0x24, 0x6A, 0xC1, 0xF7, +0x87, 0xA1, 0x16, 0xF6, 0x58, 0x9A, 0x10, 0xF0, +0x24, 0x6D, 0x76, 0x4C, 0xF6, 0xF5, 0xB8, 0x9D, +0x49, 0xE0, 0x94, 0x34, 0x60, 0xAA, 0x91, 0xE1, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x06, 0x4C, 0xB5, 0xE0, 0x13, 0x10, 0x80, 0xA5, +0x8C, 0xEB, 0x01, 0x73, 0x1F, 0x61, 0x10, 0xF0, +0x24, 0x6B, 0x16, 0xF6, 0x78, 0x9B, 0x87, 0x42, +0x6F, 0x4C, 0x6D, 0xE0, 0x30, 0xF0, 0x20, 0x6A, +0x94, 0x34, 0x60, 0xAB, 0x4E, 0xF2, 0x50, 0x9A, +0x91, 0xE1, 0x06, 0x4C, 0xFF, 0x6E, 0x6C, 0xEE, +0x40, 0xEA, 0xC1, 0xF7, 0x47, 0xA1, 0x08, 0x6B, +0x01, 0x4A, 0xC1, 0xF7, 0x47, 0xC1, 0xC1, 0xF7, +0x47, 0xA1, 0x6E, 0xEA, 0x0E, 0x2A, 0xC1, 0xF7, +0x47, 0xC1, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF5, 0x90, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF7, +0x5C, 0x9A, 0x04, 0x93, 0x40, 0x9A, 0x0E, 0xEA, +0x61, 0xE0, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x17, 0xF0, 0x40, 0x9A, 0x00, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0xF6, 0xF7, 0x58, 0x9A, 0x00, 0xDA, +0x05, 0x92, 0x4A, 0xE8, 0x1F, 0xF7, 0x05, 0x61, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFE, 0x63, 0x03, 0xD1, +0x02, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF0, +0x44, 0x9A, 0x0F, 0x6B, 0x40, 0xA2, 0x4C, 0xEB, +0x0A, 0x23, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0xF0, 0x8C, 0x9A, 0x02, 0x6D, +0xAD, 0xEC, 0x80, 0xF0, 0x8C, 0xDA, 0x10, 0xF0, +0x30, 0x6A, 0x40, 0xF0, 0x40, 0xA2, 0x00, 0xD2, +0xFF, 0x4A, 0x01, 0xD2, 0xE5, 0x10, 0x00, 0x92, +0x06, 0x2A, 0x10, 0xF0, 0x30, 0x6A, 0x40, 0xF0, +0x41, 0xA2, 0x07, 0x72, 0x09, 0x60, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0x40, 0xF0, +0x01, 0xA2, 0x01, 0x94, 0x8A, 0xE8, 0x0A, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, +0xFF, 0x6C, 0x01, 0x4C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0xCC, 0x10, 0x30, 0xF0, 0x21, 0x6D, +0xD0, 0xF3, 0x82, 0xA5, 0xC3, 0x67, 0xC7, 0xEC, +0x86, 0x67, 0x01, 0x6E, 0xCC, 0xEC, 0xA0, 0xF0, +0x08, 0x24, 0x0C, 0x35, 0x04, 0x4D, 0xB5, 0xE2, +0x00, 0x6A, 0x30, 0xF0, 0x21, 0x6E, 0xD0, 0xF3, +0xE2, 0xA6, 0xFF, 0x6C, 0x1F, 0xF7, 0x00, 0x69, +0x8C, 0xEF, 0x74, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0x2C, 0xEF, 0x02, 0xF0, 0x00, 0x77, 0x08, 0x60, +0xD0, 0xF3, 0xE2, 0xA6, 0x8C, 0xEF, 0x74, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0x2C, 0xEF, 0x0F, 0x2F, +0x30, 0xF0, 0x21, 0x6C, 0xD0, 0xF3, 0x22, 0xA4, +0xFF, 0x6C, 0x10, 0xF0, 0x24, 0x6E, 0x8C, 0xE9, +0x74, 0x49, 0x28, 0x31, 0xE2, 0x67, 0x25, 0xE2, +0xB6, 0xF4, 0xCC, 0x9E, 0x0B, 0x10, 0xD0, 0xF3, +0x22, 0xA6, 0x10, 0xF0, 0x24, 0x6E, 0xB6, 0xF4, +0xD0, 0x9E, 0x8C, 0xE9, 0x74, 0x49, 0x28, 0x31, +0xE2, 0x67, 0x25, 0xE2, 0xD9, 0xE1, 0xC0, 0xA6, +0x0C, 0x31, 0xFD, 0xE1, 0xCC, 0xEC, 0x10, 0xF0, +0x30, 0x6E, 0x00, 0xF0, 0x00, 0x4E, 0xDD, 0xE7, +0x80, 0xC7, 0x30, 0xF0, 0x21, 0x6E, 0xD0, 0xF3, +0xE2, 0xA6, 0xFF, 0x6C, 0x1F, 0xF7, 0x00, 0x69, +0x8C, 0xEF, 0x7C, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0x2C, 0xEF, 0x02, 0xF0, 0x00, 0x77, 0x08, 0x60, +0xD0, 0xF3, 0xE2, 0xA6, 0x8C, 0xEF, 0x7C, 0x4F, +0xE8, 0x37, 0xFD, 0xE2, 0x2C, 0xEF, 0x0E, 0x2F, +0x30, 0xF0, 0x21, 0x6C, 0xD0, 0xF3, 0xE2, 0xA4, +0xFF, 0x6C, 0x10, 0xF0, 0x24, 0x6E, 0x8C, 0xEF, +0x7C, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, 0xB6, 0xF4, +0xCC, 0x9E, 0x0A, 0x10, 0xD0, 0xF3, 0xE2, 0xA6, +0x10, 0xF0, 0x24, 0x6E, 0xB6, 0xF4, 0xD0, 0x9E, +0x8C, 0xEF, 0x7C, 0x4F, 0xE8, 0x37, 0xFD, 0xE2, +0xD9, 0xE7, 0xC0, 0xA6, 0x01, 0x4A, 0x04, 0x72, +0xCC, 0xEC, 0x80, 0xC5, 0x01, 0x4D, 0x8D, 0x61, +0x30, 0xF0, 0x21, 0x6A, 0xD0, 0xF3, 0xA2, 0xA2, +0x01, 0x6C, 0xC4, 0x67, 0xC4, 0xED, 0xCF, 0xED, +0xD0, 0xF3, 0xC2, 0xA2, 0xAC, 0xEB, 0xFF, 0x6D, +0x84, 0xEE, 0x10, 0xF0, 0x24, 0x6E, 0x17, 0xF0, +0xC4, 0x9E, 0xAC, 0xEC, 0x80, 0xC6, 0xD0, 0xF3, +0x82, 0xA2, 0xAC, 0xEC, 0x01, 0x4C, 0xAC, 0xEC, +0xD0, 0xF3, 0x82, 0xC2, 0xD0, 0xF3, 0xA2, 0xA2, +0x03, 0x6C, 0xAC, 0xEC, 0xD0, 0xF3, 0x82, 0xC2, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0x40, 0xF0, 0x81, 0xA2, 0x08, 0x6D, 0x01, 0x4C, +0x40, 0xF0, 0x81, 0xC2, 0x40, 0xF0, 0x81, 0xA2, +0xAE, 0xEC, 0x1A, 0x2C, 0x40, 0xF0, 0x81, 0xC2, +0x17, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, +0x9C, 0x9A, 0x02, 0x6E, 0x40, 0x9C, 0xCD, 0xEA, +0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF0, +0x48, 0x9A, 0x60, 0xC2, 0xD0, 0xF3, 0x62, 0xA5, +0xFF, 0x6A, 0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, +0x17, 0xF0, 0x4C, 0x9A, 0x60, 0xC2, 0x02, 0x10, +0x1F, 0xF7, 0x19, 0x2B, 0x03, 0x91, 0x02, 0x90, +0x02, 0x63, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x37, 0xF0, +0x50, 0x9A, 0xFF, 0x68, 0x60, 0xA2, 0x6C, 0xE8, +0x1D, 0x20, 0x00, 0x6B, 0x60, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x01, 0x6C, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x37, 0xF0, +0x54, 0x9A, 0x20, 0x6B, 0x20, 0x70, 0x60, 0xC2, +0x0D, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x10, 0xF0, 0x24, 0x6C, 0x80, 0xF0, +0x6C, 0x9A, 0x36, 0xF5, 0x94, 0x9C, 0x8D, 0xEB, +0x80, 0xF0, 0x6C, 0xDA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x1C, 0x96, 0x45, 0x00, 0x18, 0x4E, 0xE0, +0x05, 0x6C, 0x01, 0x6D, 0x00, 0x18, 0x33, 0xD5, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0xFF, 0x17, +0xDE, 0x63, 0x43, 0x62, 0x42, 0xD1, 0x41, 0xD0, +0x01, 0x6A, 0x7D, 0x67, 0x4B, 0xEA, 0x58, 0xC3, +0x01, 0x6A, 0x5A, 0xC3, 0x08, 0x6A, 0x5B, 0xC3, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0xC1, 0xF7, 0x66, 0xA2, 0x76, 0x4B, 0x74, 0x33, +0x69, 0xE2, 0x66, 0xA2, 0x7F, 0x6A, 0x6C, 0xEA, +0x01, 0x72, 0x7E, 0x30, 0xE0, 0xF0, 0x03, 0x61, +0x48, 0xA4, 0xBD, 0x67, 0x5C, 0xC5, 0x41, 0xA4, +0x5D, 0xC5, 0x42, 0xA4, 0x5E, 0xC5, 0x46, 0xA4, +0x20, 0xF0, 0x40, 0xC5, 0x43, 0xA4, 0x5F, 0xC5, +0x47, 0xA4, 0x20, 0xF0, 0x41, 0xC5, 0x5C, 0xA5, +0xC0, 0xF0, 0x0B, 0x2A, 0x7D, 0x67, 0x5F, 0xA3, +0x7E, 0xA3, 0x40, 0x32, 0x6D, 0xEA, 0x03, 0x72, +0x05, 0x60, 0x08, 0x72, 0x21, 0x60, 0x02, 0x72, +0x37, 0x60, 0xBF, 0x10, 0x06, 0x20, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x06, 0x04, +0x40, 0xEA, 0x9D, 0x67, 0x20, 0xF0, 0xE1, 0xA4, +0x20, 0xF0, 0x40, 0xA4, 0xFF, 0xF7, 0x1F, 0x6B, +0xE0, 0x37, 0x5D, 0xE7, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF5, 0x50, 0x9A, 0x30, 0xF0, 0x20, 0x6D, +0x05, 0x6C, 0xEC, 0xF6, 0x06, 0x4D, 0x00, 0xF2, +0x00, 0x6E, 0x6C, 0xEF, 0x40, 0xEA, 0xBC, 0x10, +0xBD, 0x67, 0x30, 0xF0, 0x20, 0x6B, 0x10, 0x6A, +0x5B, 0xC5, 0x30, 0xF0, 0x20, 0x69, 0x4E, 0xF2, +0x50, 0x9B, 0x09, 0xF6, 0x04, 0x49, 0x09, 0x04, +0xB1, 0x67, 0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6C, 0x4E, 0xF2, 0x50, 0x9C, 0xA4, 0x41, +0x0A, 0x04, 0x04, 0x6E, 0x40, 0xEA, 0x89, 0x10, +0x06, 0x20, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x5C, 0x9A, 0x06, 0x04, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xEB, 0xF6, +0x54, 0xA0, 0x01, 0x6D, 0xAC, 0xEA, 0x3C, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x50, 0x9A, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x48, 0x9A, 0x4F, 0xF7, +0xD4, 0xA3, 0x0C, 0x6C, 0x00, 0x6D, 0x40, 0xEA, +0x68, 0xF3, 0x79, 0xA0, 0x21, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x02, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, +0xEB, 0xF6, 0x60, 0xA0, 0x68, 0xF3, 0x59, 0xC0, +0x04, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x18, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x37, 0xF0, +0x58, 0x9A, 0xEB, 0xF6, 0xCC, 0x98, 0x00, 0x6B, +0x40, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF4, +0x54, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x54, 0xF0, +0x05, 0x4C, 0x40, 0x9A, 0xA3, 0x67, 0x01, 0x6F, +0x5B, 0xE6, 0x04, 0xD3, 0x00, 0x18, 0xE2, 0xE6, +0x5B, 0x10, 0x00, 0x18, 0x11, 0xE8, 0x58, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x54, 0x9A, +0x30, 0xF0, 0x20, 0x69, 0xCF, 0xF4, 0x00, 0x49, +0x40, 0xEA, 0xEB, 0xF6, 0xB2, 0xA8, 0x00, 0x6C, +0x00, 0x18, 0xBB, 0xE7, 0x80, 0xF2, 0x94, 0xA1, +0x00, 0x18, 0xC9, 0xE9, 0x80, 0xF2, 0x94, 0xA1, +0x00, 0x18, 0xB8, 0xE9, 0x80, 0xF2, 0x94, 0xA1, +0x00, 0x18, 0xD0, 0xE9, 0x68, 0xF3, 0x79, 0xA0, +0x20, 0x6A, 0x08, 0x6C, 0x6D, 0xEA, 0x68, 0xF3, +0x59, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x48, 0x9A, 0x80, 0xF2, 0xD4, 0xA1, 0x00, 0x6D, +0x40, 0xEA, 0x89, 0xF0, 0x70, 0xA0, 0x02, 0x6A, +0xFF, 0x6C, 0x6C, 0xEA, 0x8C, 0xEA, 0x05, 0x22, +0x68, 0xF3, 0x59, 0xA0, 0x01, 0x6D, 0xAD, 0xEA, +0x05, 0x10, 0x68, 0xF3, 0x79, 0xA0, 0x02, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, 0x59, 0xC0, +0x1B, 0x10, 0x1A, 0x20, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x5C, 0x9A, 0x13, 0x10, 0x14, 0x2A, +0x69, 0xA4, 0xBD, 0x67, 0x7C, 0xC5, 0x68, 0xA4, +0x5E, 0xC5, 0x5F, 0xC5, 0x7D, 0xC5, 0x46, 0xA4, +0x20, 0xF0, 0x40, 0xC5, 0x67, 0xA4, 0x08, 0x20, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, +0x20, 0xF0, 0x61, 0xC5, 0x06, 0x04, 0x40, 0xEA, +0x43, 0x97, 0x42, 0x91, 0x41, 0x90, 0x22, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x68, 0x44, 0xFA, 0x4B, +0x4C, 0xEB, 0x04, 0x5B, 0x03, 0x60, 0x80, 0x18, +0x22, 0x14, 0x3D, 0x10, 0xFE, 0x4C, 0x4C, 0xEC, +0x0C, 0x5C, 0x2D, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x88, 0x34, 0x56, 0xF3, 0x14, 0x4A, 0x89, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF5, 0x48, 0x9A, 0x08, 0x10, 0x85, 0x67, +0x00, 0x18, 0xD1, 0xE7, 0x28, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF5, 0x44, 0x9A, 0x85, 0x67, +0x40, 0xEA, 0x21, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF5, 0x54, 0x9A, 0x40, 0xEA, 0x1B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x58, 0x9A, +0xF2, 0x17, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, +0x5C, 0x9A, 0xED, 0x17, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF5, 0x40, 0x9A, 0xE8, 0x17, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x36, 0xF5, 0x94, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0xFF, 0x6A, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x60, 0xA4, 0x01, 0x6A, +0x04, 0x67, 0x4C, 0xEB, 0x68, 0x23, 0x61, 0xA4, +0x08, 0x5B, 0x17, 0x60, 0x10, 0xF0, 0x24, 0x6C, +0x37, 0xF0, 0xBC, 0x9C, 0xC7, 0x43, 0x22, 0x67, +0xE0, 0x9D, 0x10, 0x4B, 0x01, 0x4E, 0x82, 0x67, +0x24, 0xEB, 0x84, 0xEE, 0x71, 0x67, 0xED, 0xEB, +0x8F, 0xEC, 0x6C, 0xEC, 0x60, 0xA0, 0x66, 0x33, +0x4C, 0xEB, 0x64, 0xEE, 0x6D, 0xEC, 0x80, 0xDD, +0x15, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0x57, 0xF0, +0xC0, 0x9C, 0x87, 0x43, 0x01, 0x4C, 0xA0, 0x9E, +0xE2, 0x67, 0xE4, 0xEC, 0x87, 0x67, 0xAD, 0xEC, +0xA2, 0x67, 0xA4, 0xEB, 0xAF, 0xED, 0xAC, 0xEC, +0xA0, 0xA0, 0xA6, 0x35, 0x4C, 0xED, 0xA4, 0xEB, +0xAD, 0xEC, 0x80, 0xDE, 0x41, 0xA0, 0x08, 0x5A, +0x07, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x37, 0xF0, +0x9C, 0x9B, 0x08, 0x4A, 0xA0, 0x9C, 0x05, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0x57, 0xF0, 0x80, 0x9B, +0xA0, 0x9C, 0x01, 0x6B, 0x64, 0xEA, 0xAE, 0xEB, +0x60, 0xDC, 0x80, 0xA0, 0x00, 0x6D, 0x92, 0x34, +0x00, 0x18, 0xE2, 0xC5, 0x80, 0xA0, 0x01, 0x6D, +0x22, 0x67, 0x92, 0x34, 0x00, 0x18, 0xE2, 0xC5, +0x9D, 0x67, 0x24, 0x6B, 0x70, 0xC4, 0x08, 0x6B, +0x6F, 0xCC, 0x22, 0x33, 0x73, 0xC4, 0x62, 0x33, +0x74, 0xC4, 0x56, 0xC4, 0x42, 0x33, 0x00, 0xF6, +0x42, 0x32, 0x59, 0xC4, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x58, 0x9A, 0x32, 0xC4, 0x77, 0xC4, +0x00, 0xF6, 0x22, 0x31, 0x62, 0x33, 0x35, 0xC4, +0x78, 0xC4, 0x04, 0x04, 0x40, 0xEA, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x24, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0x28, 0xF5, +0x1C, 0x4C, 0xB1, 0x67, 0x05, 0x6E, 0x30, 0xF0, +0x20, 0x68, 0x40, 0xEA, 0xC0, 0xF1, 0x08, 0x48, +0x46, 0xA1, 0xC8, 0xF3, 0x99, 0xA0, 0x7F, 0x6B, +0x5E, 0x32, 0x5C, 0x32, 0x8C, 0xEB, 0x4D, 0xEB, +0xC8, 0xF3, 0x79, 0xC0, 0x46, 0xA1, 0x1F, 0x6C, +0x68, 0xF3, 0xB7, 0xA0, 0x4C, 0xEC, 0x20, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x8D, 0xEA, 0xC8, 0xF3, +0x59, 0xC0, 0x66, 0xA1, 0x03, 0x6C, 0xB6, 0x35, +0x76, 0x33, 0x8C, 0xEB, 0x74, 0x34, 0x61, 0x6B, +0x6B, 0xEB, 0x4C, 0xEB, 0x8D, 0xEB, 0x91, 0x67, +0xC8, 0xF3, 0x79, 0xC0, 0x00, 0x18, 0x50, 0xCD, +0x68, 0xF3, 0x58, 0xA0, 0x0C, 0x72, 0x04, 0x61, +0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, 0x25, 0xD7, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, +0x0D, 0xF6, 0x15, 0x4A, 0x08, 0xD4, 0x40, 0xDB, +0x41, 0xA4, 0x24, 0x67, 0x06, 0xD2, 0x60, 0xA4, +0x02, 0x6A, 0x6C, 0xEA, 0x06, 0x93, 0x07, 0xD3, +0x02, 0x22, 0x42, 0xA4, 0x07, 0xD2, 0x06, 0x90, +0x1C, 0x10, 0x08, 0x93, 0x01, 0x6D, 0x90, 0x67, +0x40, 0xA3, 0x4C, 0xED, 0x00, 0x18, 0x62, 0xC5, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, +0x90, 0x67, 0x40, 0xEA, 0x05, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF5, 0x54, 0x9A, 0x04, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x50, 0x9A, +0x90, 0x67, 0x40, 0xEA, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x07, 0x92, 0x03, 0xEA, 0xE1, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF7, 0x95, 0xA2, +0x06, 0x92, 0x8E, 0xEA, 0x22, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF5, 0x58, 0x9A, 0x40, 0xEA, +0x1C, 0x2A, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x18, 0x73, 0xEA, 0x68, 0xF3, +0x97, 0xA0, 0x96, 0x34, 0x00, 0x18, 0x03, 0xCA, +0x68, 0xF3, 0x79, 0xA0, 0x05, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x68, 0xF3, 0x7A, 0xA0, 0x68, 0xF3, +0x59, 0xC0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x03, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, 0x68, 0xF3, +0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, 0x60, 0xA1, +0xCC, 0xF1, 0x50, 0xA2, 0x72, 0x34, 0x15, 0x2A, +0x04, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x10, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF0, +0x44, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x57, 0xF0, 0x68, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x76, 0xF4, 0x5C, 0x9A, 0x60, 0xDA, +0xF0, 0x17, 0x05, 0x74, 0x15, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xCC, 0xF1, 0x52, 0xA2, 0x10, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF0, 0x44, 0x9A, +0x00, 0x6B, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x57, 0xF0, 0x6C, 0x9A, 0x10, 0xF0, 0x24, 0x6A, +0x76, 0xF4, 0x5C, 0x9A, 0x60, 0xDA, 0xF0, 0x17, +0x63, 0xA1, 0x07, 0x6A, 0x01, 0x6C, 0x6C, 0xEA, +0x60, 0xA1, 0x8C, 0xEB, 0x1E, 0x2B, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x69, 0xF3, +0xC8, 0xA3, 0x84, 0xEA, 0x1F, 0x6F, 0xCA, 0x35, +0x8F, 0xEC, 0xEC, 0xED, 0x8C, 0xED, 0x7D, 0x6C, +0x8B, 0xEC, 0xA8, 0x35, 0xCC, 0xEC, 0xAD, 0xEC, +0x69, 0xF3, 0x88, 0xC3, 0x30, 0xF0, 0x20, 0x6C, +0x4F, 0xF7, 0x94, 0xA4, 0x8E, 0xEA, 0x20, 0x2A, +0x01, 0x6A, 0x4B, 0xEA, 0x69, 0xF3, 0x49, 0xC3, +0x1B, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x69, 0xF3, 0xC8, 0xA3, 0x1F, 0x6F, +0x84, 0xEA, 0xCA, 0x35, 0xEC, 0xED, 0xAD, 0xEC, +0xEC, 0xEC, 0x88, 0x35, 0x7D, 0x6C, 0x8B, 0xEC, +0xCC, 0xEC, 0xAD, 0xEC, 0x69, 0xF3, 0x88, 0xC3, +0x30, 0xF0, 0x20, 0x6C, 0x4F, 0xF7, 0x94, 0xA4, +0x8E, 0xEA, 0x02, 0x2A, 0x69, 0xF3, 0x89, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x69, 0xF3, 0x88, 0xA2, 0x02, 0x6B, 0x8C, 0xEB, +0x1C, 0x23, 0x03, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0x69, 0xF3, 0x68, 0xC2, 0x00, 0x18, 0x22, 0xE6, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, +0x4F, 0xF6, 0x54, 0x9A, 0x6E, 0xEA, 0x03, 0x22, +0x04, 0x94, 0x00, 0x18, 0x43, 0xE6, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, +0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, 0x69, 0xF3, +0x68, 0xC2, 0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, +0x07, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, 0x68, 0x44, +0xC8, 0x4B, 0x4C, 0xEB, 0x20, 0x5B, 0x05, 0x67, +0x09, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF7, +0x5B, 0xA2, 0xA0, 0xF0, 0x11, 0x2A, 0x80, 0x18, +0x0D, 0x14, 0xAE, 0x10, 0x2C, 0x74, 0x69, 0x60, +0x2D, 0x5C, 0x21, 0x60, 0x1E, 0x74, 0x59, 0x60, +0x1F, 0x5C, 0x0D, 0x60, 0x03, 0x74, 0x45, 0x60, +0x04, 0x5C, 0x04, 0x60, 0x3A, 0x24, 0x01, 0x74, +0x3C, 0x60, 0x8F, 0x10, 0x04, 0x74, 0x41, 0x60, +0x13, 0x74, 0x43, 0x60, 0x8A, 0x10, 0x21, 0x74, +0x80, 0xF0, 0x16, 0x60, 0x22, 0x5C, 0x05, 0x60, +0x1F, 0x74, 0x3F, 0x60, 0x20, 0x74, 0x45, 0x60, +0x80, 0x10, 0x23, 0x74, 0x80, 0xF0, 0x0C, 0x60, +0x27, 0x74, 0x43, 0x60, 0x7A, 0x10, 0x84, 0x74, +0x5C, 0x60, 0x85, 0x5C, 0x0E, 0x60, 0x81, 0x74, +0x4C, 0x60, 0x82, 0x5C, 0x05, 0x60, 0x2D, 0x74, +0x40, 0x60, 0x80, 0x74, 0x42, 0x60, 0x6D, 0x10, +0x82, 0x74, 0x47, 0x60, 0x83, 0x74, 0x49, 0x60, +0x68, 0x10, 0x8C, 0x74, 0x52, 0x60, 0x8D, 0x5C, +0x05, 0x60, 0x88, 0x74, 0x4A, 0x60, 0x89, 0x74, +0x50, 0x60, 0x5F, 0x10, 0xC3, 0x74, 0x59, 0x60, +0xC9, 0x74, 0x53, 0x60, 0x8F, 0x74, 0x4D, 0x60, +0x58, 0x10, 0x85, 0x67, 0x00, 0x18, 0x02, 0xD9, +0x63, 0x10, 0x85, 0x67, 0x00, 0x18, 0x85, 0xDB, +0x5F, 0x10, 0x85, 0x67, 0x80, 0x18, 0xCC, 0x12, +0x5B, 0x10, 0x85, 0x67, 0x80, 0x18, 0xA2, 0x07, +0x57, 0x10, 0x85, 0x67, 0x00, 0x18, 0x47, 0xC4, +0x53, 0x10, 0x85, 0x67, 0x00, 0x18, 0xC4, 0xC3, +0x4F, 0x10, 0x85, 0x67, 0x00, 0x18, 0x2D, 0xC4, +0x4B, 0x10, 0x85, 0x67, 0x00, 0x18, 0x62, 0xDB, +0x47, 0x10, 0x85, 0x67, 0x00, 0x18, 0xAC, 0xC4, +0x43, 0x10, 0x85, 0x67, 0x00, 0x18, 0x79, 0xC4, +0x3F, 0x10, 0x85, 0x67, 0x00, 0x18, 0x0F, 0xD9, +0x3B, 0x10, 0x85, 0x67, 0x80, 0x18, 0xE4, 0x0C, +0x37, 0x10, 0x85, 0x67, 0x80, 0x18, 0x32, 0x0C, +0x33, 0x10, 0x85, 0x67, 0x80, 0x18, 0x76, 0x0B, +0x2F, 0x10, 0x85, 0x67, 0x80, 0x18, 0x7C, 0x0B, +0x2B, 0x10, 0x85, 0x67, 0x80, 0x18, 0x84, 0x0B, +0x27, 0x10, 0x85, 0x67, 0x80, 0x18, 0x8C, 0x0B, +0x23, 0x10, 0x85, 0x67, 0x00, 0x18, 0x40, 0xD2, +0x1F, 0x10, 0x85, 0x67, 0x00, 0x18, 0xB5, 0xDE, +0x1B, 0x10, 0x85, 0x67, 0x80, 0x18, 0x54, 0x0A, +0x17, 0x10, 0x85, 0x67, 0x00, 0x18, 0x27, 0xDB, +0x13, 0x10, 0x85, 0x67, 0x00, 0x18, 0xBF, 0xDD, +0x0F, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, +0x7C, 0x9A, 0x01, 0x6D, 0x40, 0x9B, 0xAD, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF4, +0x44, 0x9A, 0x80, 0xC2, 0x0E, 0x6A, 0x01, 0x10, +0x00, 0x6A, 0x40, 0xC0, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, +0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0xAE, 0xF1, +0x05, 0x4A, 0x10, 0xF0, 0x30, 0x68, 0x40, 0xDB, +0x00, 0xF0, 0x00, 0x48, 0x40, 0xF0, 0x40, 0xA0, +0x40, 0xF0, 0x61, 0xA0, 0x4E, 0xEB, 0x29, 0x23, +0x4C, 0x32, 0x0D, 0xE2, 0x80, 0xA3, 0xA1, 0x42, +0xB5, 0xE0, 0x00, 0x18, 0x05, 0xDC, 0x40, 0xF0, +0x40, 0xA0, 0x01, 0x4A, 0x40, 0xF0, 0x40, 0xC0, +0x40, 0xF0, 0x60, 0xA0, 0x40, 0xF0, 0x41, 0xA0, +0x6E, 0xEA, 0x0A, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, 0x6C, 0x9A, +0x02, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, +0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, +0x40, 0xF0, 0x60, 0xA2, 0x08, 0x6C, 0x8E, 0xEB, +0x02, 0x2B, 0x40, 0xF0, 0x60, 0xC2, 0x00, 0x18, +0xB9, 0xD9, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x30, 0x68, 0x00, 0xF0, +0x00, 0x48, 0xC1, 0xF7, 0x66, 0xA0, 0x7F, 0x6C, +0xA7, 0x43, 0x6F, 0x4D, 0xB4, 0x35, 0xB5, 0xE0, +0x46, 0xA5, 0x8C, 0xEA, 0x20, 0x2A, 0x74, 0x33, +0x69, 0xE0, 0xC1, 0xF6, 0x8E, 0xA2, 0xA2, 0x67, +0xC1, 0xF6, 0x0F, 0x4D, 0x00, 0x18, 0x05, 0xDC, +0xC1, 0xF7, 0x46, 0xA0, 0x10, 0xF0, 0x24, 0x6C, +0x57, 0xF0, 0x90, 0x9C, 0x54, 0x33, 0x6D, 0xE0, +0xC1, 0xF6, 0xAC, 0xA3, 0x76, 0x4A, 0x54, 0x32, +0xA0, 0xC4, 0xC1, 0xF6, 0x8D, 0xA3, 0x10, 0xF0, +0x24, 0x6B, 0x57, 0xF0, 0x74, 0x9B, 0x41, 0xE0, +0x80, 0xC3, 0x86, 0x40, 0x49, 0x10, 0x01, 0x72, +0x49, 0x61, 0x74, 0x33, 0x6D, 0xE0, 0xC1, 0xF6, +0x47, 0xA3, 0xFF, 0x72, 0x0C, 0x61, 0xC1, 0xF6, +0x88, 0xA3, 0x06, 0x4D, 0x00, 0x18, 0x01, 0xDB, +0xC1, 0xF7, 0x66, 0xA0, 0x74, 0x33, 0x61, 0xE0, +0xC1, 0xF6, 0x4E, 0xC0, 0x04, 0x10, 0x01, 0x6A, +0x4B, 0xEA, 0xC1, 0xF6, 0x4E, 0xC3, 0x10, 0xF0, +0x30, 0x6A, 0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, +0x66, 0xA2, 0x10, 0xF0, 0x24, 0x6D, 0x57, 0xF0, +0xB0, 0x9D, 0x74, 0x34, 0x91, 0xE2, 0xC1, 0xF6, +0xCC, 0xA4, 0x76, 0x4B, 0x74, 0x33, 0xC0, 0xC5, +0xC1, 0xF6, 0xAD, 0xA4, 0x10, 0xF0, 0x24, 0x6C, +0x57, 0xF0, 0x94, 0x9C, 0x69, 0xE2, 0xA0, 0xC4, +0x46, 0x82, 0x00, 0x52, 0x0B, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0xD6, 0xF4, 0x98, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, +0x76, 0x4B, 0x74, 0x33, 0x69, 0xE2, 0x86, 0x42, +0x00, 0x18, 0x74, 0xDA, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, +0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x2E, 0xF3, +0x0D, 0x4A, 0x10, 0xF0, 0x30, 0x68, 0x40, 0xDB, +0x00, 0xF0, 0x00, 0x48, 0xC1, 0xF7, 0x66, 0xA0, +0xC1, 0xF7, 0x47, 0xA0, 0x6E, 0xEA, 0x4A, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, +0xA0, 0xF0, 0x6E, 0xAA, 0x01, 0xF0, 0x00, 0x73, +0x10, 0x60, 0xA0, 0xF0, 0x8F, 0xA2, 0xA0, 0xF0, +0x4E, 0xA2, 0xAE, 0x42, 0x8E, 0xED, 0x09, 0x25, +0x01, 0xF1, 0x01, 0x73, 0x06, 0x60, 0x01, 0xF1, +0x00, 0x73, 0x03, 0x60, 0xFF, 0x4A, 0x4E, 0xEC, +0x0D, 0x2C, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x80, 0xF0, 0x4C, 0x9B, 0x04, 0x6C, +0x8D, 0xEA, 0x02, 0x6C, 0x8D, 0xEA, 0x80, 0xF0, +0x4C, 0xDB, 0x24, 0x10, 0x00, 0x18, 0x8B, 0xDC, +0xC1, 0xF7, 0x46, 0xA0, 0x01, 0x4A, 0xC1, 0xF7, +0x46, 0xC0, 0xC1, 0xF7, 0x66, 0xA0, 0xC1, 0xF7, +0x47, 0xA0, 0x6E, 0xEA, 0x0A, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xF0, +0x6C, 0x9A, 0x02, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0xC1, 0xF7, 0x66, 0xA2, 0x08, 0x6C, +0x8E, 0xEB, 0x02, 0x2B, 0xC1, 0xF7, 0x66, 0xC2, +0x00, 0x18, 0x24, 0xD9, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x44, 0x9A, +0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEC, 0x40, 0xEA, +0x05, 0x2A, 0x01, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x4F, 0xF7, 0x7C, 0xC2, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xE0, 0xF1, 0x14, 0x68, +0x0A, 0xD4, 0x24, 0x67, 0x90, 0x67, 0x04, 0x05, +0x00, 0x18, 0xFD, 0xDC, 0x7D, 0x67, 0x50, 0xA3, +0x01, 0x48, 0xE0, 0xF1, 0x1A, 0x70, 0x40, 0xC1, +0x01, 0x49, 0xF4, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x0C, 0xF0, 0x6D, 0xA2, +0x0C, 0xF0, 0x8E, 0xA2, 0x6C, 0x33, 0x94, 0x34, +0x8D, 0xEB, 0x0C, 0xF0, 0x8C, 0xA2, 0x8D, 0xEB, +0x0A, 0x94, 0x66, 0xC4, 0x0C, 0xF0, 0x6F, 0xA2, +0x0C, 0xF0, 0x50, 0xA2, 0x68, 0x33, 0x58, 0x32, +0x4D, 0xEB, 0x33, 0x6A, 0x4D, 0xEB, 0x67, 0xC4, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xE0, 0xF1, 0x10, 0x68, +0x0A, 0xD4, 0x24, 0x67, 0x90, 0x67, 0x04, 0x05, +0x00, 0x18, 0xFD, 0xDC, 0x7D, 0x67, 0x50, 0xA3, +0x01, 0x48, 0xE0, 0xF1, 0x14, 0x70, 0x40, 0xC1, +0x01, 0x49, 0xF4, 0x61, 0xE0, 0xF1, 0x1C, 0x6C, +0x04, 0x05, 0x00, 0x18, 0xFD, 0xDC, 0x7D, 0x67, +0x50, 0xA3, 0x0A, 0x93, 0x44, 0xC3, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD0, 0x04, 0x00, +0x90, 0x67, 0x00, 0x18, 0x07, 0xDD, 0xA0, 0xF1, +0x02, 0x6A, 0x1F, 0xF7, 0x00, 0x6B, 0x4C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, 0x6C, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, +0x70, 0x9B, 0x80, 0xA0, 0x6D, 0xE2, 0x01, 0x4A, +0xA0, 0xF1, 0x0A, 0x72, 0x80, 0xC3, 0x01, 0x48, +0xE8, 0x61, 0x04, 0x00, 0x90, 0x67, 0x00, 0x18, +0x21, 0xDD, 0xA0, 0xF1, 0x0A, 0x6A, 0x1F, 0xF7, +0x00, 0x6B, 0x4C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF4, 0x6C, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF4, 0x70, 0x9B, 0x80, 0xA0, +0x6D, 0xE2, 0x01, 0x4A, 0xA0, 0xF1, 0x0F, 0x72, +0x80, 0xC3, 0x01, 0x48, 0xE8, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x57, 0xF0, 0x58, 0x9A, 0x19, 0x6B, +0x60, 0xC2, 0x09, 0x97, 0x08, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x0C, 0xF0, 0x4C, 0xA0, 0x0B, 0x2A, +0xE0, 0xF1, 0x1A, 0x6C, 0x04, 0x05, 0x00, 0x18, +0xFD, 0xDC, 0x9D, 0x67, 0x70, 0xA4, 0x07, 0x6A, +0x6C, 0xEA, 0x0C, 0xF0, 0x4C, 0xC0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x0C, 0xF0, +0x4E, 0xA0, 0x0A, 0x2A, 0xE0, 0xF1, 0x1A, 0x6C, +0x04, 0x05, 0x00, 0x18, 0xFD, 0xDC, 0x7D, 0x67, +0x50, 0xA3, 0x56, 0x32, 0x0C, 0xF0, 0x4E, 0xC0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x0C, 0xF0, 0x4F, 0xA0, 0x0B, 0x2A, 0xE0, 0xF1, +0x1D, 0x6C, 0x04, 0x05, 0x00, 0x18, 0xFD, 0xDC, +0x9D, 0x67, 0x70, 0xA4, 0x03, 0x6A, 0x6C, 0xEA, +0x0C, 0xF0, 0x4F, 0xC0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x0C, 0xF0, 0x50, 0xA0, +0x0C, 0x2A, 0xE0, 0xF1, 0x1D, 0x6C, 0x04, 0x05, +0x00, 0x18, 0xFD, 0xDC, 0x7D, 0x67, 0x50, 0xA3, +0x30, 0x6B, 0x6C, 0xEA, 0x53, 0x32, 0x0C, 0xF0, +0x50, 0xC0, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0x04, 0x01, 0xC0, 0xF1, 0x08, 0x48, 0x01, 0x6A, +0xE0, 0xF1, 0x1B, 0x6C, 0xB1, 0x67, 0x0C, 0xF0, +0x48, 0xC0, 0x0C, 0xF0, 0x49, 0xC0, 0x0C, 0xF0, +0x4A, 0xC0, 0x0C, 0xF0, 0x4B, 0xC0, 0x00, 0x18, +0xFD, 0xDC, 0x9D, 0x67, 0x70, 0xA4, 0x07, 0x6A, +0xE0, 0xF1, 0x1D, 0x6C, 0x6C, 0xEA, 0x0C, 0xF0, +0x4C, 0xC0, 0x18, 0x6A, 0x6C, 0xEA, 0x4F, 0x32, +0x76, 0x33, 0xB1, 0x67, 0x0C, 0xF0, 0x4D, 0xC0, +0x0C, 0xF0, 0x6E, 0xC0, 0x00, 0x18, 0xFD, 0xDC, +0x5D, 0x67, 0x70, 0xA2, 0x0C, 0x6A, 0x6C, 0xEA, +0x4B, 0x32, 0x7A, 0x33, 0x0C, 0xF0, 0x4F, 0xC0, +0x0C, 0xF0, 0x70, 0xC0, 0x00, 0x18, 0x57, 0xDD, +0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF0, 0x58, 0x9A, +0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, 0xFD, 0x72, +0x02, 0x61, 0x00, 0x18, 0x32, 0xDD, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x22, 0x6A, 0x7D, 0x67, +0x50, 0xC3, 0x01, 0x6A, 0x4F, 0xCB, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, 0x92, 0xC3, +0x04, 0x04, 0x40, 0xEA, 0x09, 0x97, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x1A, 0x6A, 0x7D, 0x67, 0x50, 0xC3, 0x00, 0xF0, +0x12, 0x04, 0x05, 0x6A, 0x4F, 0xCB, 0x00, 0x18, +0x21, 0xDD, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x58, 0x9A, 0x04, 0x04, 0x40, 0xEA, 0x09, 0x97, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x19, 0x6A, 0x7D, 0x67, 0x50, 0xC3, 0x00, 0xF0, +0x12, 0x04, 0x08, 0x6A, 0x4F, 0xCB, 0x00, 0x18, +0x07, 0xDD, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x58, 0x9A, 0x04, 0x04, 0x40, 0xEA, 0x09, 0x97, +0x05, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x40, 0xA4, 0x01, 0x72, 0x04, 0x61, 0x00, 0x18, +0xB5, 0xDD, 0x00, 0x18, 0xAB, 0xDD, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x00, 0x6B, 0x0C, 0xF5, +0x7A, 0xC2, 0x00, 0x6B, 0x0C, 0xF5, 0x78, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x8C, 0xEA, +0x08, 0x5A, 0x05, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x37, 0xF0, 0x7C, 0x9B, 0x05, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x57, 0xF0, 0x60, 0x9B, 0xF8, 0x4A, +0x01, 0x6C, 0xA0, 0x9B, 0x84, 0xEA, 0x00, 0xF6, +0x80, 0x32, 0x4F, 0xEA, 0xAC, 0xEA, 0x40, 0xDB, +0x40, 0x9B, 0x80, 0x34, 0x80, 0x34, 0x8F, 0xEC, +0x4C, 0xEC, 0x80, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0x08, 0x5C, 0xAC, 0xEA, +0x05, 0x60, 0x10, 0xF0, 0x24, 0x6B, 0x37, 0xF0, +0x7C, 0x9B, 0x05, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0x57, 0xF0, 0x60, 0x9B, 0xF8, 0x4C, 0x01, 0x6D, +0xC0, 0x9B, 0xA4, 0xEC, 0x00, 0xF6, 0xA0, 0x34, +0x8F, 0xEC, 0xCC, 0xEC, 0x80, 0xDB, 0xC0, 0x9B, +0xA0, 0x35, 0xA0, 0x34, 0xCD, 0xEC, 0x80, 0xDB, +0x04, 0x22, 0x40, 0x9B, 0xAD, 0xEA, 0x40, 0xDB, +0x20, 0xE8, 0x40, 0x9B, 0xAF, 0xED, 0x4C, 0xED, +0xA0, 0xDB, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6B, 0xAC, 0xEB, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x73, 0x8C, 0xEA, 0x05, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0xCE, 0xF4, 0x78, 0x9B, 0x04, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x7C, 0x9B, +0x82, 0x67, 0x40, 0xEB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x10, 0x92, 0xFF, 0x6B, +0x6C, 0xED, 0x05, 0xD2, 0x04, 0xD5, 0x05, 0x95, +0x6C, 0xEE, 0x6C, 0xEF, 0x6C, 0xED, 0x04, 0x93, +0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xEC, 0x06, 0xD6, +0x07, 0xD7, 0x05, 0xD5, 0x88, 0x31, 0x03, 0x2B, +0x94, 0x31, 0x4C, 0xE9, 0xD0, 0x49, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xE8, 0xF3, +0x7E, 0xA0, 0x4C, 0xE9, 0x20, 0x6A, 0x4C, 0xEB, +0x28, 0x23, 0xE8, 0xF3, 0x7A, 0xA0, 0xFF, 0x6C, +0x6C, 0xEA, 0x8C, 0xEA, 0x12, 0x22, 0xE8, 0xF3, +0x9B, 0xA0, 0x7F, 0x6D, 0xFF, 0x6A, 0xAC, 0xEC, +0x4C, 0xEC, 0x00, 0x6D, 0x00, 0x18, 0xDA, 0xDD, +0xE8, 0xF3, 0x9B, 0xA0, 0x7F, 0x6B, 0xFF, 0x6D, +0x6C, 0xEC, 0xAC, 0xEC, 0x00, 0x18, 0xCB, 0xDD, +0x2C, 0x10, 0xE8, 0xF3, 0x9B, 0xA0, 0x7F, 0x6A, +0xFF, 0x6B, 0x4C, 0xEC, 0x6C, 0xEC, 0x00, 0x18, +0xCB, 0xDD, 0xE8, 0xF3, 0x9B, 0xA0, 0x7F, 0x6D, +0xFF, 0x6A, 0xAC, 0xEC, 0x4C, 0xEC, 0x00, 0x6D, +0x1A, 0x10, 0xE8, 0xF3, 0xBA, 0xA0, 0xE8, 0xF3, +0x9B, 0xA0, 0x01, 0x6A, 0x7F, 0x6B, 0xB6, 0x35, +0x4E, 0xED, 0x6C, 0xEC, 0xFF, 0x6B, 0x6C, 0xEC, +0x4C, 0xED, 0x00, 0x18, 0xDA, 0xDD, 0xE8, 0xF3, +0x9B, 0xA0, 0x7F, 0x6D, 0x01, 0x6A, 0xAC, 0xEC, +0xE8, 0xF3, 0xBA, 0xA0, 0xFF, 0x6B, 0x6C, 0xEC, +0xB6, 0x35, 0x4C, 0xED, 0x6C, 0xED, 0x00, 0x18, +0xDA, 0xDD, 0x07, 0x94, 0x00, 0xF1, 0x08, 0x24, +0x04, 0x95, 0x91, 0x67, 0x00, 0x18, 0xED, 0xDD, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xE8, 0xF3, 0xBE, 0xA2, 0x20, 0x6C, 0xFF, 0x6B, +0x8C, 0xED, 0x14, 0x25, 0xE8, 0xF3, 0xBA, 0xA2, +0xAC, 0xEC, 0x6C, 0xEC, 0x07, 0x24, 0xE8, 0xF3, +0x5B, 0xA2, 0x7F, 0x6C, 0x00, 0x6D, 0x4C, 0xEC, +0x6C, 0xEC, 0x13, 0x10, 0xE8, 0xF3, 0x5B, 0xA2, +0x7F, 0x6C, 0x4C, 0xEC, 0x6C, 0xEC, 0x00, 0x18, +0xCB, 0xDD, 0x0D, 0x10, 0xE8, 0xF3, 0xBB, 0xA2, +0x7F, 0x6C, 0xAC, 0xEC, 0xE8, 0xF3, 0xBA, 0xA2, +0x01, 0x6A, 0x6C, 0xEC, 0xB6, 0x35, 0x4E, 0xED, +0x4C, 0xED, 0x00, 0x18, 0xDA, 0xDD, 0x05, 0x93, +0x00, 0x68, 0xC0, 0xF0, 0x12, 0x23, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xE8, 0xF3, +0x5A, 0xA0, 0x01, 0x6C, 0x8C, 0xEA, 0xC0, 0xF0, +0x0B, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF0, +0x5C, 0x9A, 0x60, 0xA2, 0x10, 0x6A, 0x6C, 0xEA, +0xC0, 0xF0, 0x02, 0x2A, 0x04, 0x95, 0x91, 0x67, +0x00, 0x18, 0xED, 0xDD, 0xE8, 0xF3, 0x7E, 0xA0, +0x20, 0x6A, 0xFF, 0x6D, 0x4C, 0xEB, 0xAC, 0xEB, +0x15, 0x23, 0xE8, 0xF3, 0x7A, 0xA0, 0x6C, 0xEA, +0xAC, 0xEA, 0x08, 0x22, 0xE8, 0xF3, 0x5B, 0xA0, +0x7F, 0x6C, 0x4C, 0xEC, 0xAC, 0xEC, 0x00, 0x18, +0xCB, 0xDD, 0x16, 0x10, 0xE8, 0xF3, 0x5B, 0xA0, +0x7F, 0x6C, 0x00, 0x6D, 0x4C, 0xEC, 0xFF, 0x6A, +0x4C, 0xEC, 0x0C, 0x10, 0xE8, 0xF3, 0xBA, 0xA0, +0xE8, 0xF3, 0x5B, 0xA0, 0x7F, 0x6C, 0xB6, 0x35, +0x01, 0x6B, 0x4C, 0xEC, 0x6C, 0xED, 0xFF, 0x6A, +0x4C, 0xEC, 0x4C, 0xED, 0x00, 0x18, 0xDA, 0xDD, +0x04, 0x95, 0x91, 0x67, 0x00, 0x18, 0xED, 0xDD, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xE8, 0xF3, 0xBE, 0xA2, 0x20, 0x6C, 0xFF, 0x6B, +0x8C, 0xED, 0x14, 0x25, 0xE8, 0xF3, 0xBA, 0xA2, +0xAC, 0xEC, 0x6C, 0xEC, 0x07, 0x24, 0xE8, 0xF3, +0x5B, 0xA2, 0x7F, 0x6C, 0x00, 0x6D, 0x4C, 0xEC, +0x6C, 0xEC, 0x13, 0x10, 0xE8, 0xF3, 0x5B, 0xA2, +0x7F, 0x6C, 0x4C, 0xEC, 0x6C, 0xEC, 0x00, 0x18, +0xCB, 0xDD, 0x9D, 0x17, 0xE8, 0xF3, 0xBB, 0xA2, +0x7F, 0x6C, 0xAC, 0xEC, 0xE8, 0xF3, 0xBA, 0xA2, +0x01, 0x6A, 0x6C, 0xEC, 0xB6, 0x35, 0x4E, 0xED, +0x4C, 0xED, 0x00, 0x18, 0xDA, 0xDD, 0x8F, 0x17, +0x04, 0x95, 0x91, 0x67, 0x00, 0x18, 0xED, 0xDD, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xE8, 0xF3, 0xBE, 0xA3, 0x20, 0x6C, 0xFF, 0x6A, +0x8C, 0xED, 0x14, 0x25, 0xE8, 0xF3, 0xBA, 0xA3, +0xAC, 0xEC, 0x4C, 0xEC, 0x08, 0x24, 0xE8, 0xF3, +0x7B, 0xA3, 0x7F, 0x6C, 0x6C, 0xEC, 0x4C, 0xEC, +0x00, 0x18, 0xCB, 0xDD, 0x14, 0x10, 0xE8, 0xF3, +0x7B, 0xA3, 0x7F, 0x6C, 0x00, 0x6D, 0x6C, 0xEC, +0x4C, 0xEC, 0x0B, 0x10, 0xE8, 0xF3, 0xBB, 0xA3, +0x7F, 0x6C, 0xAC, 0xEC, 0xE8, 0xF3, 0xBA, 0xA3, +0x01, 0x6B, 0x4C, 0xEC, 0xB6, 0x35, 0x6C, 0xED, +0x4C, 0xED, 0x00, 0x18, 0xDA, 0xDD, 0x04, 0x95, +0x91, 0x67, 0x00, 0x18, 0xED, 0xDD, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE8, 0xF3, +0xBE, 0xA2, 0x20, 0x6C, 0xFF, 0x6B, 0x8C, 0xED, +0x14, 0x25, 0xE8, 0xF3, 0xBA, 0xA2, 0xAC, 0xEC, +0x6C, 0xEC, 0x07, 0x24, 0xE8, 0xF3, 0x5B, 0xA2, +0x7F, 0x6C, 0x00, 0x6D, 0x4C, 0xEC, 0x6C, 0xEC, +0x13, 0x10, 0xE8, 0xF3, 0x5B, 0xA2, 0x7F, 0x6C, +0x4C, 0xEC, 0x6C, 0xEC, 0x00, 0x18, 0xCB, 0xDD, +0x0D, 0x10, 0xE8, 0xF3, 0xBB, 0xA2, 0x7F, 0x6C, +0xAC, 0xEC, 0xE8, 0xF3, 0xBA, 0xA2, 0x01, 0x6A, +0x6C, 0xEC, 0xB6, 0x35, 0x4E, 0xED, 0x4C, 0xED, +0x00, 0x18, 0xDA, 0xDD, 0x01, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0x06, 0x93, 0x63, 0xE8, 0x9C, 0x61, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0xA4, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0x4F, 0xF6, +0x00, 0x4C, 0x07, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x69, +0x16, 0xF6, 0x30, 0x99, 0x0E, 0x93, 0xFF, 0x6A, +0x20, 0xA1, 0x4C, 0xED, 0x4C, 0xEE, 0x19, 0x65, +0x38, 0x67, 0x4C, 0xEF, 0x4C, 0xEB, 0x2C, 0xEA, +0x30, 0xF0, 0x20, 0x69, 0x4F, 0xF6, 0x21, 0xA1, +0xFF, 0xF7, 0x1F, 0x68, 0x0C, 0xEC, 0x2E, 0xEA, +0x06, 0x2A, 0x03, 0x6A, 0x58, 0xEC, 0x04, 0xD3, +0x12, 0xEC, 0x0C, 0xEC, 0x01, 0x10, 0x04, 0xD3, +0x00, 0x18, 0xF9, 0xDD, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x6B, 0xCF, 0xF4, 0x00, 0x4B, 0x80, 0xF1, +0xA0, 0xA3, 0x3F, 0x6C, 0xFF, 0x6A, 0xAC, 0xEC, +0x01, 0x74, 0x80, 0xF0, 0x16, 0x60, 0x02, 0x74, +0x1C, 0x61, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0xE8, 0xF3, 0xBC, 0xA3, 0x7F, 0x6C, +0xE8, 0xF3, 0x1D, 0xA3, 0xAC, 0xEC, 0xE8, 0xF3, +0xBE, 0xA3, 0xE8, 0xF3, 0x7C, 0xA3, 0x01, 0x6F, +0xAA, 0x35, 0xEC, 0xED, 0x06, 0x36, 0x0C, 0xEF, +0x7E, 0x33, 0x4C, 0xEC, 0x4C, 0xED, 0x4C, 0xEE, +0x4C, 0xEF, 0x04, 0xD3, 0x00, 0x18, 0xBD, 0xDE, +0x78, 0x10, 0x3F, 0x74, 0x1A, 0x61, 0x10, 0xF0, +0x24, 0x6C, 0x16, 0xF6, 0x90, 0x9C, 0x80, 0xF1, +0xA1, 0xA3, 0x80, 0xA4, 0x4C, 0xEC, 0xAE, 0xEC, +0x51, 0x2C, 0x80, 0xF1, 0xA2, 0xA3, 0x7F, 0x6C, +0x80, 0xF1, 0x03, 0xA3, 0xAC, 0xEC, 0x80, 0xF1, +0xA0, 0xA3, 0x01, 0x6F, 0x06, 0x36, 0xBA, 0x35, +0xEC, 0xED, 0x80, 0xF1, 0x62, 0xA3, 0x0C, 0xEF, +0x54, 0x10, 0x3E, 0x74, 0x3F, 0x61, 0x10, 0xF0, +0x24, 0x6C, 0x16, 0xF6, 0x90, 0x9C, 0x80, 0xF1, +0xA1, 0xA3, 0x80, 0xA4, 0x4C, 0xEC, 0xAE, 0xEC, +0x17, 0x2C, 0x80, 0xF1, 0xA2, 0xA3, 0x7F, 0x6C, +0x80, 0xF1, 0x03, 0xA3, 0xAC, 0xEC, 0x80, 0xF1, +0xA0, 0xA3, 0x80, 0xF1, 0x62, 0xA3, 0x01, 0x6F, +0xBA, 0x35, 0xEC, 0xED, 0x06, 0x36, 0x0C, 0xEF, +0x7E, 0x33, 0x4C, 0xEC, 0x4C, 0xED, 0x4C, 0xEE, +0x4C, 0xEF, 0x04, 0xD3, 0x00, 0x18, 0xF9, 0xDD, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6B, 0xCF, 0xF4, 0x00, 0x4B, +0x80, 0xA2, 0x80, 0xF1, 0xA4, 0xA3, 0xFF, 0x6A, +0x4C, 0xEC, 0xAE, 0xEC, 0x0F, 0x2C, 0x80, 0xF1, +0xA5, 0xA3, 0x7F, 0x6C, 0x80, 0xF1, 0x06, 0xA3, +0xAC, 0xEC, 0x80, 0xF1, 0xA0, 0xA3, 0x01, 0x6F, +0x06, 0x36, 0xBE, 0x35, 0x0C, 0xEF, 0x80, 0xF1, +0x65, 0xA3, 0x13, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xE8, 0xF3, 0xBC, 0xA3, +0x7F, 0x6C, 0xE8, 0xF3, 0x1D, 0xA3, 0xAC, 0xEC, +0xE8, 0xF3, 0xBE, 0xA3, 0xE8, 0xF3, 0x7C, 0xA3, +0x01, 0x6F, 0xAA, 0x35, 0xEC, 0xED, 0x06, 0x36, +0x0C, 0xEF, 0x7E, 0x33, 0x4C, 0xEC, 0x4C, 0xED, +0x4C, 0xEE, 0x4C, 0xEF, 0x04, 0xD3, 0x00, 0x18, +0xF9, 0xDD, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0xF7, 0x1F, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0x8C, 0xEA, 0x77, 0xF0, +0x60, 0x9B, 0x10, 0xF0, 0x24, 0x6C, 0x77, 0xF0, +0x84, 0x9C, 0xCC, 0xEB, 0x40, 0xF6, 0xA0, 0x35, +0x8D, 0xEB, 0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0xAD, 0xEB, 0x01, 0x60, +0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF4, +0x8C, 0x9C, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF4, 0x90, 0x9C, 0x89, 0xE2, 0x60, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0xF7, 0x1F, 0x6A, +0x8C, 0xEA, 0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, +0xFF, 0x6B, 0x02, 0xF0, 0x00, 0x74, 0xAC, 0xEB, +0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, 0x24, 0x6C, +0xB6, 0xF4, 0x8C, 0x9C, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6C, 0xB6, 0xF4, 0x90, 0x9C, 0x91, 0xE2, +0x00, 0x6D, 0xA0, 0xDC, 0x10, 0xF0, 0x24, 0x6C, +0x77, 0xF0, 0x80, 0x9C, 0xD4, 0x36, 0x40, 0xF6, +0x60, 0x33, 0x8C, 0xEE, 0x6D, 0xEE, 0x10, 0xF0, +0x24, 0x6B, 0x77, 0xF0, 0x64, 0x9B, 0x6D, 0xEE, +0x1F, 0xF7, 0x00, 0x6B, 0x4C, 0xEB, 0x02, 0xF0, +0x00, 0x73, 0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF4, 0x6C, 0x9B, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, 0x70, 0x9B, +0x69, 0xE2, 0xC0, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x0F, 0xF5, 0x00, 0x6B, 0x78, 0xEE, 0xFF, 0xF7, +0x1F, 0x6A, 0x8C, 0xEA, 0x10, 0xF0, 0x24, 0x6C, +0x77, 0xF0, 0x80, 0x9C, 0x40, 0xF6, 0xA0, 0x35, +0x12, 0xEB, 0x8C, 0xEB, 0x10, 0xF0, 0x24, 0x6C, +0x77, 0xF0, 0x84, 0x9C, 0xAD, 0xEB, 0x8D, 0xEB, +0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, 0x02, 0xF0, +0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, 0x10, 0xF0, +0x24, 0x6C, 0xB6, 0xF4, 0x8C, 0x9C, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF4, 0x90, 0x9C, +0x89, 0xE2, 0x60, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x77, 0xF0, 0x54, 0x9A, +0x40, 0x9A, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x4C, 0x9B, 0x8D, 0xEA, +0x4C, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x97, 0xF0, +0x68, 0x9B, 0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x97, 0xF0, 0x6C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x97, 0xF0, 0x70, 0x9A, 0xC0, 0x6A, +0xFF, 0x68, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x97, 0xF0, 0x54, 0x9A, 0x01, 0x6B, 0x05, 0x97, +0x40, 0xA2, 0x0C, 0xEA, 0x5E, 0x32, 0x6E, 0xEA, +0x6C, 0xEA, 0x0C, 0xEA, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, +0x7C, 0x9B, 0x10, 0xF0, 0x23, 0x6A, 0x0F, 0xF6, +0x1D, 0x4A, 0x40, 0xDB, 0x00, 0x68, 0x28, 0x10, +0x82, 0xF3, 0x08, 0x70, 0x11, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, 0x02, 0xF0, +0x00, 0x6C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, +0x03, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, 0x18, 0x10, +0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x48, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x14, 0x6C, 0x40, 0xEA, 0x33, 0x58, 0x08, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF0, 0x5C, 0x9A, +0x60, 0xA2, 0x08, 0x6A, 0x6C, 0xEA, 0x04, 0x2A, +0x00, 0x18, 0x76, 0xDF, 0x01, 0x72, 0xD4, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, +0x02, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, +0x23, 0x6A, 0x0F, 0xF6, 0x1E, 0x4A, 0x40, 0xDB, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0x05, 0x5C, 0x5E, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x88, 0x34, 0x96, 0xF3, 0x18, 0x4A, 0x89, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x48, 0x9B, 0xAD, 0xEA, 0xC0, 0xF1, +0x48, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x37, 0xF0, +0x74, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x97, 0xF0, 0x78, 0x9B, 0x32, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x41, 0x9B, +0xAD, 0xEA, 0x41, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x36, 0xF6, 0x78, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x97, 0xF0, 0x7C, 0x9B, 0x21, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x42, 0x9B, 0xAD, 0xEA, 0x42, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xB7, 0xF0, 0x60, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF0, 0x64, 0x9B, +0x10, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x43, 0x9B, 0xAD, 0xEA, 0x43, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF0, 0x68, 0x9B, +0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF0, +0x6C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x44, 0x9B, +0xAD, 0xEA, 0x44, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF0, 0x70, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xB7, 0xF0, 0x74, 0x9B, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x05, 0x5C, 0x63, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, 0xB6, 0xF3, +0x0C, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x88, 0x9B, +0xAF, 0xEA, 0x8C, 0xEA, 0xC0, 0xF1, 0x48, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x97, 0xF0, 0x78, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x37, 0xF0, +0x54, 0x9A, 0x35, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x81, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x41, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x97, 0xF0, 0x7C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF6, 0x58, 0x9A, 0x23, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x82, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x42, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF0, 0x64, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF0, +0x40, 0x9A, 0x11, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x83, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x43, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF0, 0x6C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xB7, 0xF0, 0x48, 0x9A, 0xA0, 0xDA, +0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x84, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, +0x44, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF0, +0x74, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xB7, 0xF0, 0x50, 0x9A, 0xA0, 0xDA, 0x20, 0xE8, +0x01, 0x74, 0x15, 0x60, 0x03, 0x24, 0x02, 0x74, +0x23, 0x60, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x4E, 0x9B, 0xAD, 0xEA, +0x4E, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, +0x68, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF0, 0x78, 0x9B, 0x21, 0x10, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x4F, 0x9B, +0xAD, 0xEA, 0x4F, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF0, 0x7C, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xD7, 0xF0, 0x60, 0x9B, 0x10, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x50, 0x9B, 0xAD, 0xEA, 0x50, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xD7, 0xF0, 0x64, 0x9B, 0xA0, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xD7, 0xF0, 0x68, 0x9B, +0x40, 0xDB, 0x20, 0xE8, 0x01, 0x74, 0x16, 0x60, +0x03, 0x24, 0x02, 0x74, 0x25, 0x60, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x8E, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x4E, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF0, 0x78, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, +0x48, 0x9A, 0x23, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x8F, 0x9B, 0xAF, 0xEA, +0x8C, 0xEA, 0x4F, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xD7, 0xF0, 0x60, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xB7, 0xF0, 0x5C, 0x9A, 0x11, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x90, 0x9B, 0xAF, 0xEA, 0x8C, 0xEA, 0x50, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xD7, 0xF0, 0x68, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, +0x44, 0x9A, 0xA0, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6C, 0x97, 0xF0, 0x98, 0x9C, +0x00, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x48, 0xDB, 0xC0, 0xF1, 0x08, 0x4B, 0x41, 0xDB, +0x42, 0xDB, 0x43, 0xDB, 0x44, 0xDB, 0x40, 0xDC, +0x10, 0xF0, 0x24, 0x6C, 0x97, 0xF0, 0x9C, 0x9C, +0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, 0xB7, 0xF0, +0x84, 0x9C, 0x40, 0xDC, 0x10, 0xF0, 0x24, 0x6C, +0xB7, 0xF0, 0x8C, 0x9C, 0x40, 0xDC, 0x10, 0xF0, +0x24, 0x6C, 0xB7, 0xF0, 0x94, 0x9C, 0x40, 0xDC, +0x10, 0xF0, 0x24, 0x6C, 0xB7, 0xF0, 0x98, 0x9C, +0x4E, 0xDB, 0x4F, 0xDB, 0x40, 0xDC, 0x10, 0xF0, +0x24, 0x6C, 0xD7, 0xF0, 0x80, 0x9C, 0x40, 0xDC, +0x10, 0xF0, 0x24, 0x6C, 0xD7, 0xF0, 0x88, 0x9C, +0x50, 0xDB, 0x40, 0xDC, 0x4C, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x97, 0xF0, 0x6C, 0x9B, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0x37, 0xF0, 0x74, 0x9B, 0x01, 0x6A, 0x4B, 0xEA, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF6, +0x78, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF0, 0x60, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xB7, 0xF0, 0x68, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, 0x68, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF0, +0x7C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xD7, 0xF0, 0x68, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x97, 0xF0, 0x68, 0x9B, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x05, 0x5C, 0x4C, 0xED, 0x00, 0x6A, 0x61, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x88, 0x34, 0xD6, 0xF3, +0x00, 0x4A, 0x89, 0xE2, 0x40, 0x9A, 0x00, 0xEA, +0x05, 0x2D, 0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, +0x54, 0x9A, 0x0A, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD7, 0xF0, 0x54, 0x9A, 0x0C, 0x10, 0x07, 0x2D, +0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, 0x58, 0x9A, +0x60, 0xA2, 0x01, 0x6A, 0x39, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xD7, 0xF0, 0x58, 0x9A, 0x60, 0xA2, +0xFF, 0x6A, 0x6C, 0xEA, 0x46, 0x32, 0x2F, 0x10, +0x09, 0x2D, 0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, +0x58, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, +0x4A, 0x32, 0x25, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD7, 0xF0, 0x58, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0x4E, 0x32, 0x1C, 0x10, 0x09, 0x2D, +0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, 0x58, 0x9A, +0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, 0x52, 0x32, +0x12, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, +0x58, 0x9A, 0x60, 0xA2, 0xFF, 0x6A, 0x6C, 0xEA, +0x56, 0x32, 0x09, 0x10, 0x0B, 0x2D, 0x10, 0xF0, +0x24, 0x6A, 0xD7, 0xF0, 0x58, 0x9A, 0x60, 0xA2, +0xFF, 0x6A, 0x6C, 0xEA, 0x5A, 0x32, 0x01, 0x6B, +0x6C, 0xEA, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xD7, 0xF0, 0x58, 0x9A, 0x40, 0xA2, 0x00, 0xF6, +0x40, 0x32, 0x00, 0xF6, 0x43, 0x32, 0xC0, 0xF7, +0x42, 0x32, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0xFF, 0x69, 0x8C, 0xE9, +0x00, 0x68, 0xFF, 0x6A, 0x0C, 0xEA, 0x2E, 0xEA, +0x10, 0x2A, 0x91, 0x67, 0x00, 0x18, 0xA3, 0xE9, +0x91, 0x67, 0x00, 0x18, 0x92, 0xE9, 0x91, 0x67, +0x00, 0x18, 0xAA, 0xE9, 0x91, 0x67, 0x00, 0x18, +0x64, 0xE9, 0x91, 0x67, 0x00, 0x18, 0x71, 0xE9, +0x0F, 0x10, 0x90, 0x67, 0x00, 0x18, 0xC9, 0xE9, +0x90, 0x67, 0x00, 0x18, 0xB8, 0xE9, 0x90, 0x67, +0x00, 0x18, 0xD0, 0xE9, 0x90, 0x67, 0x00, 0x18, +0x88, 0xE9, 0x90, 0x67, 0x00, 0x18, 0x7E, 0xE9, +0x01, 0x48, 0x05, 0x70, 0xDA, 0x61, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xFF, 0xF7, 0x1F, 0x69, +0x8C, 0xE9, 0xB6, 0xF6, 0x8C, 0x9A, 0xFF, 0x6B, +0x8E, 0x6A, 0xA0, 0xA4, 0x00, 0x68, 0x6C, 0xED, +0xAC, 0xEA, 0x40, 0xC4, 0x71, 0x6A, 0xAD, 0xEA, +0x6C, 0xEA, 0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, +0xF7, 0xF0, 0x80, 0x9A, 0x01, 0x6D, 0x40, 0xA4, +0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, +0x19, 0x10, 0x64, 0x70, 0x0D, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x36, 0xF5, 0x98, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, 0x1C, 0x10, +0xFF, 0xF7, 0x1F, 0x6A, 0x01, 0x48, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0xF7, 0xF0, 0x40, 0x9A, 0x60, 0xA2, 0x01, 0x6A, +0x6C, 0xEA, 0xDF, 0x2A, 0xFF, 0xF7, 0x1F, 0x6A, +0x01, 0x49, 0x4C, 0xE9, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x4C, 0x9A, 0x20, 0xCA, 0x01, 0x6A, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0xFF, 0x69, 0x4E, 0xF2, 0x4C, 0x9B, 0x2C, 0xED, +0xFF, 0xF7, 0x1F, 0x68, 0x11, 0xD7, 0x8C, 0xE8, +0x08, 0xD5, 0x04, 0x04, 0x00, 0x6D, 0xCC, 0xE9, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x4C, 0x9B, 0x05, 0x04, 0x00, 0x6D, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x50, 0x9B, 0x11, 0x95, 0x04, 0x04, +0x04, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x50, 0x9B, 0x12, 0x95, 0x06, 0x04, +0x04, 0x6E, 0x40, 0xEA, 0x00, 0xF1, 0x00, 0x58, +0x08, 0x61, 0x0E, 0xF0, 0x40, 0x40, 0xFF, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xF1, 0x00, 0x5A, +0x39, 0x60, 0x08, 0x92, 0x04, 0x72, 0x11, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x4C, 0x9A, +0xFF, 0x6B, 0x49, 0xE0, 0x40, 0xA2, 0x4C, 0xEB, +0x5F, 0x21, 0x06, 0x94, 0x8F, 0xEA, 0x6C, 0xEA, +0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, 0x04, 0xD2, +0x57, 0x10, 0x08, 0x92, 0x05, 0x72, 0x12, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x4C, 0x9A, +0xFF, 0xF7, 0x1F, 0x6B, 0x49, 0xE0, 0x40, 0xAA, +0x4C, 0xEB, 0x7F, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x77, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF4, 0x4C, 0x9A, 0x49, 0xE0, 0x60, 0x9A, +0x80, 0xF0, 0x1E, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x96, 0x10, 0x01, 0xF0, 0x00, 0x58, +0x09, 0x61, 0x0D, 0xF7, 0x40, 0x40, 0xFF, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xF7, 0x00, 0x5A, +0x80, 0xF0, 0x17, 0x60, 0x08, 0x92, 0x04, 0x72, +0x31, 0x61, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x4C, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, +0x50, 0x9A, 0x49, 0xE0, 0x60, 0xA2, 0xFF, 0x6A, +0x6C, 0xEA, 0x07, 0x21, 0x06, 0x94, 0x8F, 0xEB, +0x4C, 0xEB, 0x04, 0x92, 0x8C, 0xEA, 0x4D, 0xEB, +0x04, 0xD3, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x4C, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, +0x50, 0x9A, 0x7D, 0x67, 0x41, 0xE0, 0x50, 0xA3, +0x40, 0xC0, 0x7E, 0x10, 0x08, 0x92, 0x05, 0x72, +0x32, 0x61, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x4C, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, +0x50, 0x9A, 0x49, 0xE0, 0x60, 0xAA, 0xFF, 0xF7, +0x1F, 0x6A, 0x6C, 0xEA, 0x07, 0x21, 0x06, 0x94, +0x8F, 0xEB, 0x4C, 0xEB, 0x04, 0x92, 0x8C, 0xEA, +0x4D, 0xEB, 0x04, 0xD3, 0x1F, 0xF7, 0x00, 0x6A, +0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, +0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, +0x4C, 0x9A, 0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF4, 0x50, 0x9A, 0x7D, 0x67, 0x41, 0xE0, +0x48, 0xAB, 0x40, 0xC8, 0x49, 0x10, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF4, 0x4C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x50, 0x9A, 0x49, 0xE0, +0x60, 0x9A, 0x07, 0x21, 0x06, 0x94, 0x8F, 0xEA, +0x6C, 0xEA, 0x04, 0x93, 0x8C, 0xEB, 0x6D, 0xEA, +0x04, 0xD2, 0x1F, 0xF7, 0x00, 0x6A, 0x0C, 0xEA, +0x02, 0xF0, 0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x4C, 0x9A, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, +0x50, 0x9A, 0x41, 0xE0, 0x04, 0x92, 0x40, 0xD8, +0x1B, 0x10, 0xFF, 0xF7, 0x1C, 0x6A, 0x0C, 0xEA, +0x01, 0x6D, 0x82, 0x67, 0xAB, 0xED, 0x08, 0xD2, +0x00, 0x18, 0xD5, 0xE3, 0x05, 0xD2, 0x07, 0x21, +0x06, 0x94, 0x8F, 0xEB, 0x4C, 0xEB, 0x04, 0x92, +0x8C, 0xEA, 0x4D, 0xEB, 0x04, 0xD3, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x08, 0x94, +0x04, 0x96, 0x01, 0x6D, 0xAB, 0xED, 0x40, 0xEA, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x41, 0x9C, 0x61, 0xA4, +0x01, 0xAC, 0x06, 0xD2, 0x42, 0x9C, 0xFF, 0x73, +0x07, 0xD2, 0x00, 0x6A, 0x59, 0x60, 0x7F, 0x6D, +0x6C, 0xED, 0x4C, 0x45, 0xFF, 0x6B, 0x6C, 0xEA, +0x0E, 0x5A, 0x08, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x48, 0x32, 0xD6, 0xF3, 0x14, 0x4B, 0x4D, 0xE3, +0x40, 0x9B, 0x00, 0xEA, 0x03, 0x6A, 0x48, 0x10, +0x61, 0xA4, 0x80, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xFF, 0x6E, 0x07, 0x03, 0x90, 0x67, 0x4C, 0xEE, +0x06, 0x07, 0x04, 0xD3, 0x00, 0x18, 0xF9, 0xE0, +0x1F, 0x10, 0x81, 0xA4, 0x80, 0x6A, 0xFF, 0x69, +0x64, 0x67, 0x4C, 0xEB, 0x0C, 0xE9, 0x02, 0x32, +0x01, 0x6E, 0x82, 0x67, 0xB1, 0x67, 0xCB, 0xEE, +0x08, 0xD3, 0x09, 0xD2, 0x00, 0x18, 0x20, 0xE4, +0x08, 0x93, 0x07, 0x23, 0x07, 0x94, 0x8F, 0xEB, +0x4C, 0xEB, 0x06, 0x92, 0x8C, 0xEA, 0x4D, 0xEB, +0x06, 0xD3, 0x09, 0x94, 0x06, 0x97, 0x01, 0x6E, +0xB1, 0x67, 0xCB, 0xEE, 0x00, 0x18, 0x33, 0xE4, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x29, 0xF4, 0x7C, 0x9A, 0x06, 0x94, 0x61, 0xE0, +0x49, 0xF4, 0x60, 0x9A, 0x29, 0xF4, 0x1C, 0xDA, +0x6D, 0xE4, 0x49, 0xF4, 0x60, 0xDA, 0x0B, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x58, 0x9A, 0x90, 0x67, 0x40, 0xEA, 0x01, 0x6A, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x97, 0xF0, 0x88, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xA0, 0x9C, 0x4C, 0x9B, +0xAC, 0xEA, 0x4D, 0xDB, 0x40, 0xDC, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0xD1, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x37, 0xF0, 0x34, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF6, 0x18, 0x4A, 0x40, 0x9A, +0x60, 0x99, 0x10, 0xF0, 0x24, 0x6C, 0xA0, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF0, 0x40, 0x9A, +0xB7, 0xF0, 0x08, 0x4C, 0x80, 0x9C, 0x00, 0x9A, +0x1A, 0x65, 0x10, 0xF0, 0x24, 0x6A, 0x80, 0x9C, +0xB7, 0xF0, 0x10, 0x4A, 0x40, 0x9A, 0x01, 0xD4, +0x30, 0xF0, 0x20, 0x6C, 0x40, 0x9A, 0xC0, 0xF1, +0xE8, 0x9C, 0x00, 0xD2, 0x44, 0x67, 0xC0, 0xF1, +0x08, 0x4A, 0xC1, 0x9A, 0x83, 0x9A, 0x6C, 0xEF, +0xAC, 0xEE, 0x01, 0x93, 0xA2, 0x9A, 0xE5, 0xDA, +0x6C, 0xEC, 0x0C, 0xED, 0x64, 0x9A, 0x00, 0x90, +0x88, 0xDA, 0xC6, 0xDA, 0x0C, 0xEB, 0xA7, 0xDA, +0x69, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF6, +0x18, 0x4A, 0x40, 0x9A, 0xE0, 0xD9, 0x18, 0x67, +0xC0, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF0, +0x08, 0x4A, 0x40, 0x9A, 0xA0, 0xD8, 0x80, 0xDA, +0x10, 0xF0, 0x24, 0x6C, 0xB7, 0xF0, 0x10, 0x4C, +0x80, 0x9C, 0x60, 0xDC, 0x05, 0x91, 0x04, 0x90, +0x03, 0x63, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, +0x08, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF0, +0xFC, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, +0xC4, 0x9A, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x80, 0x98, 0xAE, 0x9A, 0x60, 0x9F, +0x20, 0x9E, 0x8C, 0xED, 0x8F, 0x9A, 0xB1, 0xDA, +0x6C, 0xEC, 0x70, 0x9A, 0x92, 0xDA, 0x2C, 0xEB, +0x73, 0xDA, 0xA0, 0xD8, 0x80, 0xDF, 0x60, 0xDE, +0x01, 0x91, 0x00, 0x90, 0x01, 0x63, 0x20, 0xE8, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x50, 0x9A, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x20, 0xE8, 0x00, 0x65, +0xFF, 0x6A, 0x4C, 0xEC, 0x07, 0x6D, 0xB8, 0xEC, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x01, 0x6E, 0x12, 0xEC, 0x71, 0xE4, 0xE9, 0xF0, +0xA5, 0xA4, 0xCC, 0xED, 0x1D, 0x25, 0xE9, 0xF0, +0xA6, 0xA4, 0x29, 0xF1, 0x60, 0x9B, 0xE9, 0xF0, +0x85, 0xA4, 0x75, 0xE5, 0x10, 0xF0, 0x24, 0x6B, +0xF6, 0xF5, 0x78, 0x9B, 0xBC, 0x35, 0x21, 0x4D, +0x75, 0xE5, 0xE0, 0xA5, 0x9E, 0x33, 0x9A, 0x34, +0xCC, 0xEC, 0x78, 0x33, 0x9C, 0x34, 0x4C, 0xEF, +0x8D, 0xEB, 0xED, 0xEB, 0x00, 0xF6, 0x60, 0x33, +0x00, 0xF6, 0x63, 0x33, 0x4C, 0xEB, 0x60, 0xC5, +0x20, 0xE8, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xE8, 0xF3, 0x93, 0xA2, +0x01, 0x6B, 0x8C, 0xEB, 0x06, 0x23, 0x80, 0xF0, +0x6C, 0x9A, 0x08, 0x6C, 0x8D, 0xEB, 0x80, 0xF0, +0x6C, 0xDA, 0x20, 0xE8, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, 0x7C, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF5, 0x90, 0x9C, +0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, 0x20, 0xE8, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x4F, 0xF7, 0x95, 0xA3, 0x6E, 0xF5, 0x58, 0x9A, +0x40, 0xEA, 0x01, 0x6B, 0x6E, 0xEA, 0x1E, 0x2A, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x68, 0xF3, 0xB4, 0xA3, 0x7F, 0x6C, 0xAC, 0xEC, +0x15, 0x24, 0x10, 0xF0, 0x24, 0x6C, 0x96, 0xF5, +0x88, 0x9C, 0x00, 0x6D, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF5, 0x48, 0x9A, 0x02, 0x6C, +0x80, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x50, 0x9A, 0xE8, 0xF3, 0xC5, 0xA3, 0xFF, 0x6C, +0x55, 0x4C, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0x28, 0xF5, 0xBC, 0xA3, 0x7F, 0x6B, 0xFF, 0x6A, +0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x02, 0x23, +0x00, 0x18, 0xE8, 0xCA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x24, 0x67, 0x6E, 0xF5, +0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, 0xFF, 0x68, +0x0C, 0xE9, 0x40, 0xEA, 0x01, 0x72, 0x19, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x68, 0xF3, 0x94, 0xA2, 0x7F, 0x6B, 0x8C, 0xEB, +0x0C, 0xEB, 0x0F, 0x23, 0x68, 0xF3, 0x9D, 0xA2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0x68, 0xF3, +0x7D, 0xC2, 0x68, 0xF3, 0x5D, 0xA2, 0x07, 0x6B, +0x6C, 0xEA, 0x03, 0x2A, 0x91, 0x67, 0x00, 0x18, +0xA2, 0xC6, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0x24, 0x67, 0x6E, 0xF5, +0x58, 0x9A, 0x4F, 0xF7, 0x95, 0xA3, 0xFF, 0x68, +0x0C, 0xE9, 0x40, 0xEA, 0x01, 0x6B, 0x6E, 0xEA, +0x29, 0x2A, 0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, +0x08, 0x4B, 0x68, 0xF3, 0xB4, 0xA3, 0x7F, 0x6C, +0xAC, 0xEC, 0x0C, 0xEC, 0x1F, 0x24, 0x10, 0xF0, +0x24, 0x6C, 0x96, 0xF5, 0x88, 0x9C, 0x40, 0xC4, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0x48, 0x9A, +0x02, 0x6C, 0x80, 0xC2, 0x68, 0xF3, 0x99, 0xA3, +0x03, 0x6A, 0x4B, 0xEA, 0x4C, 0xEC, 0x68, 0xF3, +0x99, 0xC3, 0x68, 0xF3, 0x9D, 0xA3, 0x8C, 0xEA, +0x68, 0xF3, 0x5D, 0xC3, 0x68, 0xF3, 0x5D, 0xA3, +0x07, 0x6B, 0x6C, 0xEA, 0x03, 0x2A, 0x91, 0x67, +0x00, 0x18, 0xA2, 0xC6, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x24, 0x67, 0x6E, 0xF5, 0x58, 0x9A, 0x4F, 0xF7, +0x95, 0xA3, 0xFF, 0x68, 0x0C, 0xE9, 0x40, 0xEA, +0x01, 0x72, 0x1B, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x68, 0xF3, 0x94, 0xA3, +0x7F, 0x6A, 0x8C, 0xEA, 0x0C, 0xEA, 0x11, 0x22, +0x68, 0xF3, 0x75, 0xA3, 0x10, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x0C, 0xEA, 0x20, 0x72, 0x06, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0x03, 0x10, 0x91, 0x67, 0x00, 0x18, +0xED, 0xCA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x68, 0x8C, 0xE8, 0x90, 0x67, +0x00, 0x18, 0xB3, 0xC7, 0x16, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, 0x80, 0xF1, +0x6E, 0xA2, 0x0E, 0xEB, 0x05, 0x2B, 0x80, 0xF1, +0x6C, 0xA2, 0x01, 0x4B, 0x80, 0xF1, 0x6C, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x44, 0xA2, +0x02, 0x72, 0x03, 0x60, 0x90, 0x67, 0x00, 0x18, +0xAD, 0xCB, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x24, 0xD9, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x7A, 0xA0, +0x02, 0x6A, 0xFF, 0x69, 0x6C, 0xEA, 0x2C, 0xEC, +0x2C, 0xEA, 0x04, 0xD4, 0x20, 0x22, 0x03, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x01, 0x6D, 0x68, 0xF3, +0x5A, 0xC0, 0x00, 0x18, 0x83, 0xE0, 0x68, 0xF3, +0x9A, 0xA0, 0x01, 0x6B, 0x4C, 0xEB, 0x09, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x68, 0xF3, 0x94, 0xA0, +0x6C, 0x33, 0x6D, 0xEA, 0x7F, 0x6B, 0x8C, 0xEB, +0x2C, 0xEB, 0x68, 0xF3, 0x5A, 0xC0, 0x07, 0x23, +0x08, 0x6B, 0x4C, 0xEB, 0x2C, 0xEB, 0x03, 0x23, +0x04, 0x94, 0x00, 0x18, 0xA2, 0xC6, 0x04, 0x95, +0x01, 0x6C, 0x80, 0x18, 0x40, 0x12, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x7A, 0xA0, 0x01, 0x6A, 0xFF, 0x69, +0x6C, 0xEA, 0x2C, 0xEC, 0x2C, 0xEA, 0x04, 0xD4, +0x19, 0x22, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x00, 0x6D, 0x68, 0xF3, 0x5A, 0xC0, 0x00, 0x18, +0x83, 0xE0, 0x68, 0xF3, 0x9A, 0xA0, 0x01, 0x6B, +0x6C, 0xEA, 0xFA, 0x4B, 0x48, 0x32, 0x8C, 0xEB, +0x4D, 0xEB, 0x04, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x68, 0xF3, 0x7A, 0xC0, 0x03, 0x22, 0x04, 0x94, +0x00, 0x18, 0xA2, 0xC6, 0x04, 0x95, 0x00, 0x6C, +0x80, 0x18, 0x40, 0x12, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x00, 0x18, +0x88, 0xE4, 0x02, 0x67, 0x01, 0x6A, 0x0C, 0xEA, +0x11, 0x22, 0x00, 0x6C, 0x01, 0x6D, 0x00, 0x18, +0x24, 0xC6, 0x10, 0xF0, 0x24, 0x6A, 0xF7, 0xF0, +0x44, 0x9A, 0xFF, 0x6C, 0x01, 0x4C, 0x60, 0x9A, +0x8C, 0xEB, 0x08, 0x23, 0x60, 0x9A, 0x8D, 0xEB, +0x60, 0xDA, 0x04, 0x10, 0x00, 0x6C, 0xA4, 0x67, +0x00, 0x18, 0x24, 0xC6, 0x40, 0x6A, 0x0C, 0xEA, +0x0F, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0xF7, 0xF0, +0x48, 0x9A, 0x60, 0xA2, 0x00, 0xF6, 0x60, 0x33, +0x00, 0xF6, 0x63, 0x33, 0x00, 0x53, 0x00, 0x6B, +0x02, 0x61, 0x80, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x88, 0xF3, 0x90, 0xA2, 0x88, 0xF3, 0xB1, 0xA2, +0x88, 0xF3, 0xD7, 0xA2, 0x02, 0x6F, 0x00, 0x18, +0xAB, 0xC6, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF5, 0x70, 0xA2, +0x02, 0x6A, 0x6C, 0xEA, 0x03, 0x22, 0x01, 0x6C, +0x00, 0x18, 0x37, 0xE7, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x4B, 0xC1, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x68, 0xF3, 0x74, 0xA0, +0x7F, 0x6A, 0xFF, 0x69, 0x6C, 0xEA, 0x1E, 0x22, +0x68, 0xF3, 0x97, 0xA0, 0x96, 0x34, 0x2C, 0xEC, +0x00, 0x18, 0x28, 0xE5, 0x02, 0x6B, 0x4C, 0xEB, +0x2C, 0xEB, 0x07, 0x23, 0x68, 0xF3, 0x97, 0xA0, +0x96, 0x34, 0x2C, 0xEC, 0x00, 0x18, 0xB0, 0xCA, +0x0D, 0x10, 0x68, 0xF3, 0x97, 0xA0, 0x68, 0xF3, +0x79, 0xA0, 0x05, 0x6A, 0x4B, 0xEA, 0x96, 0x34, +0x6C, 0xEA, 0x2C, 0xEC, 0x68, 0xF3, 0x59, 0xC0, +0x00, 0x18, 0xA2, 0xC6, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x94, 0xA2, +0x7F, 0x6B, 0x8C, 0xEB, 0x07, 0x23, 0x68, 0xF3, +0x97, 0xA2, 0xFF, 0x6A, 0x96, 0x34, 0x4C, 0xEC, +0x00, 0x18, 0x08, 0xCB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x72, 0xC8, +0x00, 0x6C, 0x00, 0x18, 0xA5, 0xC7, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xFD, 0xD5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xFA, 0xD5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x3D, 0xDA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xB9, 0xD9, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x04, 0xEB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x24, 0x67, 0x68, 0xF3, +0x94, 0xA0, 0x7F, 0x6B, 0xFF, 0x6A, 0x8C, 0xEB, +0x4C, 0xEB, 0x4C, 0xE9, 0x31, 0x23, 0x68, 0xF3, +0x7A, 0xA0, 0x21, 0x6C, 0x8B, 0xEC, 0x6C, 0xEC, +0x40, 0x6B, 0x8C, 0xEB, 0x4C, 0xEB, 0x68, 0xF3, +0x9A, 0xC0, 0x10, 0x23, 0x88, 0xF3, 0x90, 0xA0, +0x88, 0xF3, 0xB1, 0xA0, 0x88, 0xF3, 0xD7, 0xA0, +0x05, 0x6F, 0x00, 0x18, 0xAB, 0xC6, 0x68, 0xF3, +0x7A, 0xA0, 0x41, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x68, 0xF3, 0x5A, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x99, 0xA2, +0x40, 0x6B, 0x8C, 0xEB, 0x0D, 0x23, 0x68, 0xF3, +0x7A, 0xA2, 0x10, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x06, 0x22, 0x00, 0x18, 0x08, 0xC8, +0x03, 0x2A, 0x91, 0x67, 0x00, 0x18, 0xC9, 0xE9, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x69, 0xF3, 0x69, 0xA2, 0x2E, 0xEB, 0x11, 0x2B, +0x69, 0xF3, 0x68, 0xA2, 0x1F, 0x6C, 0x6A, 0x32, +0x8C, 0xEA, 0x47, 0xE9, 0x01, 0x6C, 0x8C, 0xEA, +0x08, 0x22, 0x02, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x03, 0x22, 0x00, 0x6C, 0x00, 0x18, +0x37, 0xE7, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, +0x4E, 0xA2, 0x2E, 0xEA, 0x03, 0x2A, 0x91, 0x67, +0x80, 0x18, 0x86, 0x12, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0x80, 0xF1, 0x07, 0xA2, +0x04, 0xD2, 0x2E, 0xE8, 0x06, 0x28, 0x91, 0x67, +0x80, 0x18, 0x32, 0x10, 0x04, 0x92, 0x80, 0xF1, +0x09, 0xC2, 0x91, 0x67, 0x00, 0x18, 0x6B, 0xC9, +0x91, 0x67, 0x00, 0x18, 0xD4, 0xD4, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0x77, 0xE3, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x63, 0x01, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, 0x78, 0x9B, +0xFF, 0x6A, 0x4C, 0xEE, 0x6D, 0xE4, 0x08, 0x68, +0x80, 0xA3, 0xDB, 0xE0, 0x02, 0x67, 0x4C, 0xED, +0x07, 0xEE, 0xD0, 0x67, 0x4C, 0xEF, 0x04, 0xED, +0x4C, 0xEC, 0xCC, 0xEF, 0x0F, 0xE8, 0x8C, 0xE8, +0xE4, 0xED, 0xED, 0xE8, 0x4C, 0xE8, 0x00, 0xC3, +0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, 0x58, 0x9A, +0xFF, 0xF7, 0x1F, 0x6B, 0x8C, 0xEB, 0x4D, 0xE3, +0x40, 0xA3, 0xFF, 0x6C, 0x8C, 0xEE, 0x08, 0x6B, +0xDB, 0xE3, 0x8C, 0xED, 0x8C, 0xEA, 0x64, 0x67, +0x47, 0xED, 0x67, 0xEE, 0x6C, 0xEA, 0x8C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF4, 0x70, 0x9B, 0xFF, 0xF7, 0x1F, 0x6A, +0x8C, 0xEA, 0x69, 0xE2, 0x00, 0x9A, 0x41, 0x45, +0x25, 0x67, 0x08, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF4, 0x50, 0x9A, 0x85, 0x67, 0x2C, 0xE8, +0x40, 0xEA, 0x06, 0xEA, 0x50, 0x67, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0xF7, 0x1F, 0x68, 0x41, 0x45, 0x25, 0x67, +0x0C, 0xD6, 0x8C, 0xE8, 0x07, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x50, 0x9A, 0x41, 0xE0, +0xC0, 0xD8, 0x1A, 0x10, 0x01, 0x6D, 0x90, 0x67, +0xAB, 0xED, 0x00, 0x18, 0xD5, 0xE3, 0x04, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, +0x91, 0x67, 0x40, 0xEA, 0x0C, 0x93, 0x64, 0xEA, +0x43, 0x67, 0x04, 0x93, 0x2C, 0xEA, 0x2F, 0xE9, +0x6C, 0xE9, 0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, +0x70, 0x9B, 0x2D, 0xEA, 0x61, 0xE0, 0x40, 0xD8, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x01, 0x74, 0x0D, 0x60, +0x06, 0x24, 0x02, 0x74, 0x10, 0x60, 0x03, 0x74, +0x00, 0x6A, 0x1C, 0x61, 0x14, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xA8, 0x35, 0xF7, 0xF0, 0x4C, 0x9A, +0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xA8, 0x35, +0xF7, 0xF0, 0x50, 0x9A, 0x05, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xF7, 0xF0, 0x54, 0x9A, 0xA8, 0x35, +0x55, 0xE5, 0x40, 0x9D, 0x20, 0xE8, 0x10, 0xF0, +0x24, 0x6A, 0xF7, 0xF0, 0x58, 0x9A, 0xA8, 0x35, +0x55, 0xE5, 0x40, 0x9D, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x08, 0xF3, 0x00, 0x4A, 0x88, 0x34, 0x91, 0xE2, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, 0x60, 0x9A, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0xF5, 0xA0, 0x35, +0xCC, 0xEB, 0x10, 0xF0, 0x24, 0x6E, 0x96, 0xF7, +0xC4, 0x9E, 0xCE, 0xF4, 0x50, 0x9A, 0x80, 0xAC, +0xAD, 0xEB, 0x01, 0x6D, 0xAB, 0xED, 0x6C, 0xEE, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6B, 0x8C, 0xEB, 0xFF, 0xF7, 0x1F, 0x6A, +0x81, 0x46, 0x06, 0x67, 0xAC, 0xEA, 0x06, 0x2C, +0x83, 0x67, 0xA2, 0x67, 0x00, 0x18, 0xFD, 0xE3, +0x02, 0x67, 0x0D, 0x10, 0x83, 0x67, 0xA2, 0x67, +0x00, 0x18, 0xFD, 0xE3, 0x22, 0x67, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, 0x90, 0x67, +0x2C, 0xE8, 0x40, 0xEA, 0x06, 0xEA, 0x50, 0x67, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x46, 0x67, 0xFF, 0x68, +0xFF, 0xF7, 0x1F, 0x69, 0x01, 0x4A, 0x0C, 0xD6, +0x0D, 0xD7, 0x8C, 0xE8, 0xAC, 0xE9, 0x04, 0x2A, +0x90, 0x67, 0xB1, 0x67, 0xC7, 0x67, 0x15, 0x10, +0xB1, 0x67, 0x90, 0x67, 0x00, 0x18, 0xFD, 0xE3, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x0C, 0x94, +0xAE, 0xF4, 0x50, 0x9A, 0x40, 0xEA, 0x0D, 0x96, +0x90, 0x67, 0xB1, 0x67, 0xC4, 0xEA, 0x0C, 0x92, +0x4C, 0xEE, 0x4F, 0xEB, 0x04, 0x92, 0x4C, 0xEB, +0x6D, 0xEE, 0x00, 0x18, 0x10, 0xE4, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x0A, 0x6C, +0x40, 0xEA, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x8C, 0xEA, +0x0E, 0x91, 0x04, 0xD2, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xED, 0x4C, 0xE9, 0x0C, 0xD6, 0x0D, 0xD7, +0x0F, 0x90, 0x05, 0xD5, 0x00, 0x6A, 0x08, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x0A, 0x6C, 0x40, 0xEA, 0x40, 0xA8, 0x01, 0x4A, +0x40, 0xC8, 0x10, 0xF0, 0x24, 0x6A, 0x04, 0x94, +0x05, 0x95, 0x96, 0xF7, 0xC0, 0x9A, 0x00, 0x18, +0x20, 0xE4, 0x0C, 0x93, 0x6C, 0xEA, 0x0D, 0x93, +0x6E, 0xEA, 0x03, 0x22, 0x40, 0xA8, 0x23, 0xEA, +0xE7, 0x61, 0x40, 0xA8, 0x09, 0x97, 0x07, 0x90, +0x23, 0xEA, 0x08, 0x91, 0x58, 0x67, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, +0x7C, 0x9B, 0x10, 0xF0, 0x24, 0x6A, 0x92, 0xF1, +0x1D, 0x4A, 0x40, 0xDB, 0x00, 0x68, 0x10, 0xF0, +0x24, 0x6A, 0xF7, 0xF0, 0x5C, 0x9A, 0x40, 0xA2, +0x12, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF1, +0x40, 0x9A, 0x40, 0xA2, 0x0C, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x17, 0xF1, 0x44, 0x9A, 0x40, 0xA2, +0x06, 0x2A, 0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF1, +0x48, 0x9A, 0x40, 0xA2, 0x18, 0x22, 0xE0, 0xF3, +0x09, 0x70, 0x0A, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x7C, 0x9A, 0x20, 0x6C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x00, 0x6A, 0x0C, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, +0x32, 0x6C, 0x01, 0x48, 0x40, 0xEA, 0xFF, 0xF7, +0x1F, 0x6A, 0x4C, 0xE8, 0xD0, 0x17, 0x01, 0x6A, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x24, 0x6A, 0x32, 0xF2, 0x01, 0x4A, +0x40, 0xDB, 0x00, 0x6B, 0x10, 0xF0, 0x24, 0x6A, +0x17, 0xF1, 0xAC, 0x9A, 0xFF, 0x6C, 0x40, 0xA5, +0xA0, 0xA5, 0x8C, 0xEA, 0xAC, 0xEC, 0x4E, 0xEC, +0x10, 0x24, 0x64, 0x73, 0x09, 0x61, 0x10, 0xF0, +0x24, 0x6B, 0x16, 0xF5, 0x9C, 0x9B, 0x40, 0x6D, +0x60, 0x9C, 0xAD, 0xEB, 0x60, 0xDC, 0x20, 0xE8, +0x01, 0x4B, 0xFF, 0xF7, 0x1F, 0x6A, 0x4C, 0xEB, +0xE5, 0x17, 0x20, 0xE8, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0xFF, 0x69, 0x72, 0xF2, 0x0D, 0x4A, 0x8C, 0xE9, +0x40, 0xDB, 0x00, 0x68, 0x20, 0x10, 0x82, 0xF3, +0x08, 0x70, 0x09, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x7C, 0x9A, 0x10, 0x6C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x1F, 0x10, 0xFF, 0xF7, +0x1F, 0x6A, 0x01, 0x48, 0x4C, 0xE8, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x14, 0x6C, +0x40, 0xEA, 0x33, 0x58, 0x08, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x57, 0xF0, 0x5C, 0x9A, 0x01, 0x6B, +0x40, 0xA2, 0x6C, 0xEA, 0x0B, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0x17, 0xF1, 0x50, 0x9A, 0x01, 0x6B, +0x40, 0x9A, 0x42, 0x32, 0x5E, 0x32, 0x6C, 0xEA, +0x2E, 0xEA, 0xD5, 0x2A, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0x72, 0xF2, 0x0E, 0x4A, 0x40, 0xDB, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x24, 0x6A, 0x12, 0xF3, 0x01, 0x4A, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF1, +0x54, 0x9A, 0x60, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, +0xF8, 0x2A, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, +0x7C, 0x9B, 0x10, 0xF0, 0x24, 0x6A, 0x12, 0xF3, +0x02, 0x4A, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x68, 0xF3, 0x79, 0xA0, 0x80, 0x6A, 0x4B, 0xEA, +0x6D, 0xEA, 0x68, 0xF3, 0x59, 0xC0, 0x10, 0xF0, +0x24, 0x6A, 0x88, 0xF3, 0x68, 0xA8, 0x17, 0xF1, +0x58, 0x9A, 0xFF, 0x69, 0x10, 0x6C, 0x60, 0xCA, +0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF7, 0x60, 0x9A, +0x40, 0xA3, 0x2C, 0xEA, 0x8D, 0xEA, 0x2C, 0xEA, +0x40, 0xC3, 0x01, 0x6C, 0x00, 0x18, 0x9B, 0xE4, +0xE8, 0xF3, 0x53, 0xA0, 0x10, 0x6B, 0x6C, 0xEA, +0x2C, 0xEA, 0x03, 0x22, 0x7F, 0x4B, 0x71, 0x4B, +0x07, 0x10, 0xE8, 0xF3, 0x7E, 0xA0, 0x02, 0x6A, +0x6C, 0xEA, 0x2C, 0xEA, 0x07, 0x22, 0x08, 0x6B, +0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF0, 0x58, 0x9A, +0x60, 0xDA, 0x05, 0x10, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF0, 0x78, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0x17, 0xF1, 0x74, 0x9A, 0xFF, 0x6C, +0x01, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x00, 0x65, 0x00, 0x65, 0x00, 0x65, +0x00, 0x65, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0xC0, 0xE4, 0x10, 0xF0, 0x24, 0x6A, +0x56, 0xF7, 0x60, 0x9A, 0xEF, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x00, 0x6C, 0x00, 0x18, +0x9B, 0xE4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x10, 0xF0, 0x24, 0x6B, 0x8E, 0x9A, +0xB7, 0xF0, 0x78, 0x9B, 0x80, 0xDB, 0x68, 0xF3, +0x99, 0xA2, 0x7F, 0x6B, 0x8C, 0xEB, 0x68, 0xF3, +0x79, 0xC2, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFF, 0x6A, 0x4C, 0xEC, 0x94, 0x34, 0x4C, 0xED, +0x4C, 0xEC, 0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF1, +0x5C, 0x9A, 0x80, 0xC2, 0xA0, 0xC2, 0x20, 0xE8, +0xFF, 0x6A, 0x10, 0xF0, 0x24, 0x6B, 0x17, 0xF1, +0x7C, 0x9B, 0x4C, 0xEC, 0x94, 0x34, 0x4C, 0xEC, +0x80, 0xC3, 0x60, 0xA3, 0x6C, 0xEA, 0x20, 0xE8, +0xFF, 0x6A, 0x4C, 0xED, 0xFF, 0x75, 0x4C, 0xEC, +0xCC, 0xEA, 0x06, 0x61, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x71, 0xE4, 0x0B, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x71, 0xE4, 0x2C, 0xF7, 0x6E, 0xA4, 0xAC, 0xEA, +0xAF, 0xED, 0x6C, 0xED, 0xAD, 0xEA, 0x2C, 0xF7, +0x4E, 0xC4, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6B, 0x6C, 0xEC, 0x07, 0x6A, +0x6C, 0xED, 0x8C, 0xEA, 0x01, 0x68, 0xE6, 0x67, +0x04, 0xEA, 0xAB, 0xEE, 0x30, 0xF0, 0x20, 0x6A, +0xAD, 0xEE, 0xCE, 0xF2, 0x44, 0x9A, 0x6C, 0xE8, +0xC0, 0xF7, 0xC3, 0x36, 0x8E, 0x34, 0x6C, 0xEF, +0xB0, 0x67, 0x0C, 0xEE, 0x6C, 0xEC, 0x40, 0xEA, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0x9F, 0xE7, 0x64, 0x67, +0x16, 0xF5, 0x9C, 0x9A, 0x01, 0x4F, 0x0E, 0xD6, +0x06, 0xD7, 0x05, 0x67, 0x10, 0xF0, 0x24, 0x6D, +0x40, 0x9C, 0x36, 0xF7, 0xA8, 0x9D, 0x00, 0xF1, +0x00, 0x5F, 0xAD, 0xEA, 0x40, 0xDC, 0x15, 0x61, +0x0E, 0x95, 0x00, 0x6A, 0x04, 0xD2, 0x6D, 0xED, +0x10, 0xF0, 0x24, 0x6B, 0x05, 0xD2, 0xD6, 0xF6, +0x60, 0x9B, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xC4, 0x40, 0xFF, 0x6F, 0x00, 0x6C, +0x6C, 0xEE, 0x01, 0x4F, 0x40, 0xEA, 0x00, 0x6C, +0x27, 0x10, 0x44, 0x40, 0x07, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF6, 0x40, 0x9A, 0x07, 0x94, +0x30, 0xF0, 0x20, 0x6F, 0x0E, 0x95, 0x4C, 0xEC, +0x07, 0xD4, 0xAE, 0xF2, 0x40, 0x9F, 0x07, 0x96, +0x06, 0x97, 0x00, 0x69, 0x6D, 0xED, 0x91, 0x67, +0x04, 0xD1, 0x05, 0xD1, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0x06, 0x97, 0xAE, 0xF2, 0x40, 0x9B, +0x07, 0x93, 0x0E, 0x95, 0x91, 0x67, 0x79, 0xE7, +0x06, 0x93, 0xFF, 0x6F, 0x01, 0x4F, 0x04, 0xD1, +0x05, 0xD1, 0x7F, 0xE7, 0x40, 0xEA, 0x91, 0x67, +0x00, 0x18, 0x7F, 0xD5, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF7, 0x8C, 0x9C, 0x40, 0x9B, 0x0F, 0x6D, +0x03, 0x6E, 0x8C, 0xEA, 0x40, 0xDB, 0x64, 0x40, +0x62, 0x32, 0x00, 0xF1, 0x45, 0xC0, 0x42, 0x32, +0x00, 0xF1, 0x46, 0xC0, 0x00, 0xF6, 0x62, 0x32, +0x00, 0xF1, 0x47, 0xC0, 0x47, 0x40, 0x15, 0x4A, +0x00, 0xF1, 0x48, 0xC0, 0x42, 0x34, 0x00, 0xF6, +0x42, 0x32, 0x00, 0xF1, 0x64, 0xC0, 0x00, 0xF1, +0x89, 0xC0, 0x00, 0xF1, 0x4B, 0xC0, 0x82, 0x34, +0x00, 0xF1, 0x45, 0xA0, 0x00, 0xF1, 0x8A, 0xC0, +0x00, 0xF1, 0x84, 0xA0, 0x40, 0x32, 0x0A, 0x91, +0x8D, 0xEA, 0x00, 0xF1, 0x86, 0xA0, 0x80, 0x34, +0x80, 0x34, 0x4D, 0xEC, 0x00, 0xF1, 0x47, 0xA0, +0x00, 0xF6, 0x40, 0x32, 0x8D, 0xEA, 0xE2, 0xA2, +0x83, 0xA2, 0xAC, 0xEF, 0x03, 0x4F, 0xEC, 0x37, +0xCC, 0xEC, 0x91, 0xE7, 0x71, 0xE4, 0x82, 0x37, +0x00, 0xF1, 0x8C, 0xC0, 0x00, 0xF1, 0xED, 0xC0, +0x00, 0xF6, 0x82, 0x34, 0xE2, 0x37, 0x00, 0xF1, +0xEE, 0xC0, 0x00, 0xF1, 0x8F, 0xC0, 0xE3, 0xA2, +0x8A, 0xA2, 0x42, 0xA2, 0xEC, 0xEE, 0x8A, 0x34, +0x4C, 0xED, 0x03, 0x4D, 0xD9, 0xE4, 0xAC, 0x35, +0xB9, 0xE6, 0x6D, 0xE6, 0x62, 0x32, 0x00, 0xF1, +0x70, 0xC0, 0x00, 0xF1, 0x51, 0xC0, 0x00, 0xF6, +0x62, 0x33, 0x42, 0x32, 0x00, 0xF1, 0x52, 0xC0, +0x00, 0xF1, 0x73, 0xC0, 0x0B, 0x97, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFF, 0x6A, 0x4C, 0xEC, +0xFF, 0x74, 0xAC, 0xEA, 0x05, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x47, 0xC3, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0xBF, 0xA3, 0x8C, 0xEA, 0x8F, 0xEC, +0xAC, 0xEC, 0x8D, 0xEA, 0x2C, 0xF7, 0x5F, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x06, 0x67, 0x4C, 0xE8, +0x53, 0x70, 0x4C, 0xEC, 0x4C, 0xED, 0x0A, 0x61, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x2C, 0xF7, 0x9F, 0xA3, 0x2C, 0xF7, 0x7E, 0xA3, +0x8D, 0xEB, 0x06, 0x10, 0x0C, 0x2C, 0x30, 0xF0, +0x20, 0x6B, 0x0D, 0xF1, 0x66, 0xA3, 0xAD, 0xEB, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, +0x4C, 0x9A, 0x60, 0xC2, 0x2C, 0x10, 0x47, 0x70, +0x12, 0x60, 0x48, 0x58, 0x06, 0x60, 0x17, 0x70, +0x0E, 0x60, 0x44, 0x70, 0x0C, 0x60, 0x01, 0x70, +0x09, 0x10, 0x4C, 0x70, 0x08, 0x60, 0x4D, 0x58, +0x02, 0x60, 0x49, 0x70, 0x03, 0x10, 0x4E, 0x70, +0x02, 0x60, 0x51, 0x70, 0x06, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x0D, 0xF1, 0x46, 0xA2, 0xAD, 0xEA, +0x0D, 0x10, 0x00, 0x18, 0xA9, 0xE5, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x2C, 0xF7, +0x7F, 0xA2, 0x2C, 0xF7, 0x5E, 0xA2, 0x6D, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0x36, 0xF5, 0x6C, 0x9B, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xE8, 0xF2, 0x1A, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x37, 0xF1, 0x40, 0x9A, 0x00, 0xC2, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFF, 0x63, 0x01, 0xD0, 0xFF, 0x6A, 0x4C, 0xED, +0x4C, 0xEE, 0x4C, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x4C, 0x9A, 0xFF, 0xF7, 0x1F, 0x6B, +0x6C, 0xEC, 0x00, 0xAA, 0xE1, 0xF7, 0x1F, 0x6A, +0x0C, 0xEA, 0x10, 0xF0, 0x24, 0x68, 0xD6, 0xF5, +0x08, 0x98, 0x51, 0xE4, 0x6C, 0xEC, 0x80, 0xC8, +0x9C, 0x32, 0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF6, +0x9C, 0x9C, 0x10, 0xF0, 0x24, 0x68, 0x96, 0xF6, +0x1C, 0x98, 0x91, 0xE2, 0x80, 0xAC, 0x01, 0xE2, +0x00, 0x98, 0x6C, 0xEC, 0x05, 0x25, 0x10, 0xF0, +0x00, 0x6D, 0xAB, 0xED, 0xAD, 0xEC, 0x6C, 0xEC, +0xD8, 0xF0, 0x00, 0x6B, 0x8C, 0xEB, 0x10, 0xF0, +0x24, 0x6C, 0xD6, 0xF6, 0x9C, 0x9C, 0x91, 0xE2, +0x60, 0xCC, 0x10, 0xF0, 0x24, 0x6B, 0x37, 0xF1, +0x64, 0x9B, 0x6D, 0xE2, 0x80, 0xA3, 0x01, 0x6B, +0x8C, 0xEB, 0x05, 0x23, 0x03, 0xF7, 0x01, 0x6B, +0x6B, 0xEB, 0x0C, 0xEB, 0x06, 0x10, 0x1F, 0xF7, +0x01, 0x6B, 0x6B, 0xEB, 0x0C, 0xEB, 0xE0, 0x37, +0xED, 0xEB, 0xFF, 0x76, 0x13, 0x60, 0x10, 0xF0, +0x24, 0x6C, 0x37, 0xF1, 0x88, 0x9C, 0x80, 0xF4, +0xC0, 0x36, 0x6C, 0xEC, 0x10, 0xF0, 0x24, 0x6B, +0x36, 0xF5, 0x74, 0x9B, 0x6D, 0xEE, 0x10, 0xF0, +0x24, 0x6B, 0x96, 0xF6, 0x7C, 0x9B, 0x8D, 0xEE, +0x6D, 0xE2, 0xC0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x16, 0xF6, 0x9C, 0x9B, 0x7F, 0x6B, 0x91, 0xE2, +0xA0, 0xA4, 0xAC, 0xEB, 0x60, 0xC4, 0x10, 0xF0, +0x24, 0x6B, 0x37, 0xF1, 0x6C, 0x9B, 0x1C, 0x6C, +0x80, 0xC3, 0x10, 0xF0, 0x24, 0x6B, 0x37, 0xF1, +0x70, 0x9B, 0x08, 0xF4, 0x13, 0x6C, 0x80, 0xCB, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF5, 0x9C, 0x9B, +0xF7, 0x6B, 0x91, 0xE2, 0xA0, 0xA4, 0xAC, 0xEB, +0x60, 0xC4, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF5, 0x51, 0xA2, +0xFF, 0x63, 0x05, 0x5A, 0x36, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x48, 0x32, 0x56, 0xF4, 0x0C, 0x4B, +0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x54, 0x9A, 0xFF, 0xF7, +0x1F, 0x6B, 0x40, 0x9A, 0x1A, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x54, 0x9A, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x37, 0xF1, 0x54, 0x9A, +0x0D, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0x37, 0xF1, +0x54, 0x9A, 0x40, 0x9A, 0x50, 0x32, 0x00, 0xF5, +0x42, 0x32, 0x08, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x37, 0xF1, 0x58, 0x9A, 0x40, 0x9A, 0xE1, 0xF7, +0x1F, 0x6B, 0x6C, 0xEA, 0x00, 0xD2, 0x00, 0x93, +0xE0, 0xF3, 0x08, 0x6A, 0x60, 0x33, 0x68, 0x33, +0x5B, 0xEB, 0x01, 0x2A, 0xE5, 0xE8, 0x12, 0xEA, +0x01, 0x10, 0x66, 0x6A, 0x00, 0xD2, 0x00, 0x92, +0x01, 0x63, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD0, +0x0C, 0x2C, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, +0x7C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0x37, 0xF1, +0x9C, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, 0x40, 0xDB, +0x58, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, +0xD4, 0x9A, 0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF6, +0x10, 0x4A, 0x00, 0x6D, 0x18, 0x6F, 0xF8, 0xED, +0x30, 0xF0, 0x20, 0x6B, 0xCF, 0xF4, 0x00, 0x4B, +0x12, 0xEF, 0x6D, 0xE7, 0xA0, 0xF1, 0x04, 0xA3, +0x01, 0x6F, 0xEC, 0xE8, 0x23, 0x20, 0xA0, 0xF1, +0x64, 0xA3, 0x66, 0x33, 0xEC, 0xEB, 0xFF, 0x6F, +0xEC, 0xEB, 0x1C, 0x23, 0xFF, 0xF7, 0x78, 0x9A, +0x9B, 0xEB, 0x01, 0x2C, 0xE5, 0xE8, 0x12, 0xEB, +0xFF, 0xF7, 0x7C, 0xDA, 0x10, 0xEF, 0x03, 0x27, +0x01, 0x4B, 0xFF, 0xF7, 0x7C, 0xDA, 0x60, 0x9A, +0x78, 0xEE, 0x12, 0xEB, 0x9B, 0xEB, 0x01, 0x2C, +0xE5, 0xE8, 0x12, 0xEB, 0x60, 0xDA, 0xFF, 0xF7, +0x7C, 0x9A, 0x04, 0x2B, 0x01, 0x6F, 0xFF, 0xF7, +0xFC, 0xDA, 0x60, 0xDA, 0x01, 0x4D, 0x0A, 0x75, +0x18, 0x4A, 0xCC, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0x80, 0xF1, 0x78, 0x9A, +0x80, 0xF1, 0x94, 0xDA, 0x7B, 0xEC, 0x01, 0x2B, +0xE5, 0xE8, 0x12, 0xEB, 0x80, 0xF1, 0x7C, 0xDA, +0x78, 0x67, 0xA0, 0xF1, 0x60, 0xDA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF3, +0x88, 0xA2, 0x02, 0x6B, 0x8D, 0xEB, 0x69, 0xF3, +0x68, 0xC2, 0x01, 0x90, 0x01, 0x63, 0x20, 0xE8, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x69, 0xF3, 0x48, 0xA0, 0x03, 0x6B, 0x4C, 0xEB, +0x00, 0x6A, 0x38, 0x2B, 0x10, 0xF0, 0x24, 0x6A, +0x57, 0xF1, 0x40, 0x9A, 0x30, 0xF0, 0x20, 0x69, +0x30, 0xF0, 0x20, 0x6C, 0x60, 0xC2, 0x4E, 0xF2, +0x4C, 0x99, 0x29, 0xF5, 0x10, 0x4C, 0x00, 0x6D, +0xD4, 0x6E, 0x40, 0xEA, 0x4E, 0xF2, 0x4C, 0x99, +0x30, 0xF0, 0x20, 0x6C, 0xFF, 0x6E, 0x4F, 0xF6, +0x14, 0x4C, 0x00, 0x6D, 0x01, 0x4E, 0x40, 0xEA, +0x05, 0x6B, 0x66, 0x6C, 0x7B, 0xEC, 0x01, 0x2B, +0xE5, 0xE8, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0x80, 0xF1, 0x78, 0xDA, 0x80, 0xF1, +0x94, 0xDA, 0x12, 0xEB, 0x80, 0xF1, 0x7C, 0xDA, +0x01, 0x6A, 0x69, 0xF3, 0x68, 0xA0, 0x4B, 0xEA, +0x69, 0xF3, 0x49, 0xC0, 0x7D, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x01, 0x6B, 0x6D, 0xEA, 0x69, 0xF3, +0x48, 0xC0, 0x43, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x69, 0xF3, +0x88, 0xA0, 0x01, 0x6B, 0x00, 0x6A, 0x8C, 0xEB, +0x24, 0x23, 0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF1, +0x40, 0x9A, 0x00, 0x6B, 0x60, 0xC2, 0x03, 0x6A, +0x4B, 0xEA, 0x8C, 0xEA, 0x69, 0xF3, 0x48, 0xC0, +0x00, 0x18, 0x22, 0xE6, 0x04, 0xD2, 0x04, 0x94, +0x00, 0x18, 0x43, 0xE6, 0x69, 0xF3, 0x68, 0xA0, +0x02, 0x6A, 0x42, 0xF1, 0x1C, 0x6C, 0x6D, 0xEA, +0x69, 0xF3, 0x48, 0xC0, 0x30, 0xF0, 0x20, 0x6B, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x50, 0x9A, +0x4F, 0xF6, 0xD8, 0x9B, 0x01, 0x6D, 0x40, 0xEA, +0x01, 0x6A, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x69, 0xF3, 0xA8, 0xA3, +0x02, 0x6C, 0x00, 0x6A, 0xAC, 0xEC, 0x0C, 0x24, +0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF1, 0x40, 0x9A, +0x00, 0x6C, 0x80, 0xC2, 0x03, 0x6A, 0x4B, 0xEA, +0xAC, 0xEA, 0x69, 0xF3, 0x48, 0xC3, 0x01, 0x6A, +0x20, 0xE8, 0x00, 0x65, 0x00, 0x6A, 0x18, 0x6C, +0x98, 0xEA, 0x30, 0xF0, 0x20, 0x6B, 0xCF, 0xF4, +0x00, 0x4B, 0x01, 0x4A, 0x0A, 0x72, 0x12, 0xEC, +0x71, 0xE4, 0xA0, 0xF1, 0xA4, 0xA4, 0x02, 0x6B, +0x6B, 0xEB, 0xAC, 0xEB, 0xA0, 0xF1, 0x64, 0xC4, +0xEE, 0x61, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0x29, 0xF5, 0x50, 0xA2, 0x01, 0x6B, 0x4C, 0xEB, +0x00, 0x6A, 0x1C, 0x23, 0x30, 0xF0, 0x20, 0x6A, +0x6F, 0xF6, 0x14, 0x4A, 0x00, 0x6B, 0xA0, 0x9A, +0x8E, 0xED, 0x0F, 0x2D, 0x18, 0x6E, 0xD8, 0xEB, +0x30, 0xF0, 0x20, 0x6D, 0xCF, 0xF4, 0x00, 0x4D, +0x12, 0xEE, 0xB9, 0xE6, 0xA0, 0xF1, 0xE4, 0xA6, +0x02, 0x6D, 0xAB, 0xED, 0xEC, 0xED, 0xA0, 0xF1, +0xA4, 0xC6, 0x01, 0x4B, 0x0A, 0x73, 0x18, 0x4A, +0xEA, 0x61, 0x01, 0x6A, 0x20, 0xE8, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x5D, 0x67, 0x20, 0xF0, 0x78, 0xA2, 0x30, 0xF0, +0x20, 0x6A, 0x0A, 0xD4, 0x29, 0xF5, 0x90, 0xA2, +0x01, 0x6A, 0x00, 0xF6, 0xE0, 0x31, 0x8C, 0xEA, +0x0B, 0xD5, 0x0C, 0xD6, 0x00, 0xF6, 0x23, 0x31, +0x80, 0xF0, 0x0E, 0x22, 0x24, 0x23, 0x01, 0x73, +0x80, 0xF0, 0x0A, 0x61, 0x0A, 0x93, 0x80, 0xF0, +0x07, 0x23, 0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF1, +0x44, 0x9A, 0xC3, 0xEA, 0x80, 0xF0, 0x00, 0x61, +0x7F, 0x71, 0x7E, 0x60, 0xFF, 0xF7, 0x1F, 0x51, +0x7B, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, +0x14, 0x9A, 0x1B, 0xEE, 0x01, 0x28, 0xE5, 0xE8, +0x10, 0xEA, 0x12, 0xE8, 0x02, 0x22, 0x01, 0x48, +0x04, 0x10, 0x03, 0x28, 0x01, 0x68, 0x50, 0x67, +0x1F, 0x10, 0x01, 0x6B, 0x20, 0x10, 0x0A, 0x95, +0x67, 0x25, 0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF1, +0x44, 0x9A, 0x0C, 0x96, 0xC3, 0xEA, 0x60, 0x61, +0x7F, 0x71, 0x5E, 0x60, 0xFF, 0xF7, 0x1F, 0x51, +0x5B, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, +0x18, 0x9A, 0x1B, 0xEE, 0x01, 0x28, 0xE5, 0xE8, +0x10, 0xEA, 0x12, 0xE8, 0x02, 0x22, 0x01, 0x48, +0x05, 0x10, 0x04, 0x28, 0x01, 0x68, 0x00, 0x6A, +0x04, 0xD2, 0x02, 0x10, 0x00, 0x6B, 0x04, 0xD3, +0x0A, 0x94, 0x00, 0x18, 0xCF, 0xE6, 0x00, 0x6C, +0xFF, 0x6E, 0xA4, 0x67, 0xCC, 0xED, 0x1D, 0x65, +0x18, 0x6D, 0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0xCF, 0xF4, 0x00, 0x4B, 0x01, 0x6D, 0x12, 0xEA, +0x69, 0xE2, 0xA0, 0xF1, 0x44, 0xA2, 0xAC, 0xEA, +0xCC, 0xEA, 0x2F, 0x2A, 0xD8, 0x67, 0x18, 0x6F, +0xF8, 0xEE, 0x04, 0x96, 0xC4, 0x36, 0x04, 0xD6, +0x03, 0x6E, 0xCB, 0xEE, 0x12, 0xEC, 0x71, 0xE4, +0xA0, 0xF1, 0xE4, 0xA4, 0xEC, 0xEE, 0x04, 0x97, +0xED, 0xEE, 0xA0, 0xF1, 0xC4, 0xC4, 0x0A, 0x96, +0xA0, 0xF1, 0xD4, 0xDC, 0x0B, 0x97, 0xA0, 0xF1, +0xF8, 0xDC, 0x0C, 0x96, 0x18, 0x6F, 0xA0, 0xF1, +0xC8, 0xDC, 0xD8, 0x67, 0x01, 0x4E, 0xF8, 0xEE, +0x12, 0xEE, 0xCD, 0xE3, 0x80, 0xF1, 0x58, 0xDB, +0x80, 0xF1, 0x14, 0xDB, 0xA0, 0xF1, 0x46, 0xC4, +0xA0, 0xF1, 0x44, 0xA4, 0xA0, 0xF1, 0x27, 0xC4, +0x4D, 0xED, 0xA0, 0xF1, 0xA4, 0xC4, 0x01, 0x6A, +0x04, 0x10, 0x01, 0x4C, 0x0A, 0x74, 0xBC, 0x61, +0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x06, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x6F, 0xF6, 0x10, 0x4A, 0x00, 0x6C, +0x4F, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF6, +0x10, 0x4A, 0x00, 0x6B, 0x18, 0x6D, 0xB8, 0xEB, +0x30, 0xF0, 0x20, 0x6C, 0xCF, 0xF4, 0x00, 0x4C, +0x12, 0xED, 0x91, 0xE5, 0xA0, 0xF1, 0xC4, 0xA4, +0x01, 0x6D, 0xAC, 0xEE, 0x08, 0x26, 0xA0, 0xF1, +0x84, 0xA4, 0x86, 0x34, 0xAC, 0xEC, 0x03, 0x24, +0x80, 0x9A, 0x01, 0x4C, 0x80, 0xDA, 0x01, 0x4B, +0x0A, 0x73, 0x18, 0x4A, 0xE7, 0x61, 0x00, 0x18, +0x22, 0xE6, 0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x68, 0xF3, 0x94, 0xA2, +0x7F, 0x6B, 0x8C, 0xEB, 0x1A, 0x23, 0x68, 0xF3, +0x77, 0xA2, 0x69, 0xF3, 0x89, 0xA2, 0x76, 0x33, +0x8E, 0xEB, 0x13, 0x2B, 0x68, 0xF3, 0x95, 0xA2, +0x0F, 0x6B, 0x8C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, +0x0C, 0x23, 0x88, 0xF3, 0x82, 0xA2, 0x04, 0x93, +0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, 0x54, 0x9A, +0x78, 0xEC, 0x12, 0xEC, 0x8E, 0xEA, 0x09, 0x2A, +0x5B, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0x93, +0x4F, 0xF6, 0x54, 0x9A, 0x6E, 0xEA, 0x54, 0x22, +0x04, 0x94, 0x00, 0x18, 0x43, 0xE6, 0x50, 0x10, +0x18, 0x6D, 0xB8, 0xEC, 0x30, 0xF0, 0x20, 0x6B, +0xCF, 0xF4, 0x00, 0x4B, 0x12, 0xED, 0x6D, 0xE5, +0xA0, 0xF1, 0xC4, 0xA3, 0x01, 0x6D, 0xAC, 0xEE, +0x0A, 0x26, 0xA0, 0xF1, 0x64, 0xA3, 0x66, 0x33, +0xAC, 0xEB, 0xFF, 0x6D, 0xAC, 0xEB, 0x03, 0x2B, +0x60, 0x9A, 0x01, 0x4B, 0x60, 0xDA, 0x01, 0x4C, +0x0A, 0x74, 0x18, 0x4A, 0xE5, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x29, 0xF5, 0x51, 0xA2, 0xFF, 0x72, +0x2F, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0xA0, 0xF1, 0x60, 0x9A, 0x01, 0x4B, +0xA0, 0xF1, 0x60, 0xDA, 0x80, 0xF1, 0x5C, 0x9A, +0x4E, 0xEB, 0x22, 0x2B, 0x30, 0xF0, 0x20, 0x6A, +0x6F, 0xF6, 0x10, 0x4A, 0x18, 0x6D, 0xB8, 0xEB, +0x30, 0xF0, 0x20, 0x6C, 0xCF, 0xF4, 0x00, 0x4C, +0x12, 0xED, 0x91, 0xE5, 0xA0, 0xF1, 0xC4, 0xA4, +0x01, 0x6D, 0xAC, 0xEE, 0x08, 0x26, 0xA0, 0xF1, +0x84, 0xA4, 0x86, 0x34, 0xAC, 0xEC, 0x03, 0x24, +0x80, 0x9A, 0x01, 0x4C, 0x80, 0xDA, 0x01, 0x4B, +0x0A, 0x73, 0x18, 0x4A, 0xE7, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x78, 0x67, 0x6F, 0xF6, 0x60, 0xDA, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF0, 0x6C, 0x9A, 0x02, 0xF0, 0x00, 0x6C, +0x8D, 0xEB, 0x80, 0xF0, 0x6C, 0xDA, 0x07, 0x97, +0x04, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x24, 0x6A, +0x53, 0xF6, 0x0D, 0x4A, 0x30, 0xF0, 0x20, 0x68, +0x40, 0xDB, 0x6F, 0xF6, 0x06, 0x48, 0x00, 0x69, +0x18, 0x6A, 0x58, 0xE9, 0x30, 0xF0, 0x20, 0x6B, +0xCF, 0xF4, 0x00, 0x4B, 0x12, 0xEA, 0x69, 0xE2, +0xA0, 0xF1, 0x84, 0xA2, 0x01, 0x6B, 0x8C, 0xEB, +0x27, 0x23, 0x00, 0xF0, 0x8A, 0x98, 0x00, 0xF0, +0x66, 0x98, 0x63, 0xEC, 0x21, 0x61, 0x61, 0x80, +0x81, 0x43, 0x04, 0xD4, 0x07, 0x2C, 0x00, 0xF0, +0x4E, 0x98, 0x00, 0xF0, 0x92, 0x98, 0x40, 0xEA, +0x04, 0x92, 0x14, 0x10, 0x80, 0xA0, 0x01, 0x4C, +0x80, 0xC0, 0x80, 0xA0, 0x82, 0xEB, 0x08, 0x60, +0xA0, 0xF1, 0x84, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0xA0, 0xF1, 0x64, 0xC2, 0x08, 0x10, +0x00, 0xF0, 0x4E, 0x98, 0x00, 0xF0, 0x92, 0x98, +0x40, 0xEA, 0x00, 0x6A, 0x00, 0xF0, 0x4A, 0xD8, +0x01, 0x49, 0x0A, 0x71, 0x18, 0x48, 0xC8, 0x61, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xE0, 0x63, 0x3F, 0x62, +0xFF, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, 0xBD, 0x67, +0x56, 0xC5, 0x01, 0x6B, 0x42, 0x32, 0x57, 0xC5, +0x6B, 0xEB, 0x30, 0xF0, 0x20, 0x6A, 0x70, 0xC5, +0xAE, 0xF2, 0x5C, 0x9A, 0x03, 0x6B, 0x72, 0xC5, +0x04, 0x6B, 0x94, 0xC5, 0x73, 0xC5, 0x04, 0x04, +0x40, 0xEA, 0x3F, 0x97, 0x20, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA7, 0x44, 0x30, 0xF0, +0x20, 0x6C, 0x01, 0x4D, 0xAC, 0xF0, 0x08, 0x4C, +0x14, 0x6E, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x24, 0x67, 0x00, 0x18, +0xC8, 0xE7, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0x00, 0x6C, 0x80, 0xF1, 0x8F, 0xC2, +0x47, 0xA1, 0x66, 0xA1, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x40, 0x32, 0xEB, 0xF6, +0xA0, 0xA0, 0x69, 0xE2, 0x01, 0x69, 0xEB, 0xF6, +0x52, 0xC8, 0x51, 0x67, 0xAC, 0xEA, 0xFF, 0x6B, +0x1C, 0x2A, 0xEB, 0xF6, 0x94, 0xA0, 0xFE, 0x4A, +0x8C, 0xEA, 0xEB, 0xF6, 0x54, 0xC0, 0x02, 0x6A, +0xAC, 0xEA, 0x6C, 0xEA, 0x50, 0x22, 0xEB, 0xF6, +0x43, 0xA0, 0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA0, +0x4C, 0xED, 0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, +0x40, 0xEA, 0x01, 0x72, 0x0D, 0x6A, 0x40, 0x61, +0x3E, 0x10, 0xEB, 0xF6, 0x74, 0xA0, 0xEB, 0xF6, +0xF0, 0xA8, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x00, 0xF1, 0x01, 0x5F, 0xEB, 0xF6, 0x54, 0xC0, +0x0C, 0x6A, 0x32, 0x60, 0x00, 0x6A, 0xEB, 0xF6, +0x58, 0xC8, 0xEB, 0xF6, 0x5A, 0xC8, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF5, 0x4C, 0x9A, 0xEB, 0xF6, +0x95, 0xC0, 0xEB, 0xF6, 0x96, 0xC0, 0x60, 0xAA, +0xEB, 0xF6, 0xC1, 0xA0, 0xFF, 0xF7, 0x1F, 0x6A, +0x10, 0xF0, 0x24, 0x6D, 0x6C, 0xEA, 0x57, 0xF1, +0xA8, 0x9D, 0xD9, 0xE2, 0xDC, 0x36, 0x00, 0x6A, +0xB5, 0xE6, 0x10, 0xF0, 0x24, 0x6E, 0x04, 0xD2, +0x05, 0xD2, 0xD6, 0xF5, 0xD8, 0x9E, 0x30, 0xF0, +0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF2, +0x40, 0x9A, 0xCC, 0xF0, 0x0E, 0x4B, 0x00, 0x6C, +0xD9, 0xE3, 0x40, 0xEA, 0xEB, 0xF6, 0x54, 0xA0, +0x4D, 0xE9, 0xEB, 0xF6, 0x34, 0xC0, 0x00, 0x6A, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0xEB, 0xF6, 0xB8, 0xA8, +0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x50, 0x9A, 0xCC, 0xF0, 0x0E, 0x4B, +0x30, 0xF0, 0x20, 0x6C, 0xB5, 0xE3, 0xCC, 0xF0, +0x08, 0x4C, 0x04, 0x6E, 0x40, 0xEA, 0x0B, 0xF7, +0x63, 0xA0, 0x80, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x05, 0x2A, 0xEB, 0xF6, +0x58, 0xA8, 0x04, 0x4A, 0xEB, 0xF6, 0x58, 0xC8, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x0B, 0xF7, 0x61, 0xA0, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x54, 0x9A, 0x0B, 0xF7, 0x80, 0xA0, +0x0F, 0x6D, 0x6C, 0xED, 0x72, 0x36, 0xFF, 0x69, +0x40, 0xEA, 0x0E, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF4, 0x54, 0x9A, 0x40, 0xEA, 0xEB, 0xF6, +0x74, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xEB, 0xF6, 0x54, 0xC0, 0x01, 0x6C, 0x7C, 0x10, +0x0B, 0xF7, 0x63, 0xA0, 0x7F, 0x6A, 0x6C, 0xEA, +0x2C, 0xEA, 0x3F, 0x22, 0x01, 0x72, 0x6C, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF5, 0x4C, 0x9A, +0x00, 0x6C, 0x40, 0xEA, 0x70, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF3, 0x50, 0x9A, 0xCB, 0xF6, +0x9D, 0xA0, 0x00, 0x6D, 0x40, 0xEA, 0x06, 0xD2, +0xE8, 0xF3, 0x73, 0xA0, 0x10, 0x6A, 0x6C, 0xEA, +0x2C, 0xEA, 0x1F, 0x22, 0x28, 0xF6, 0x4D, 0xA0, +0x00, 0x68, 0x13, 0x2A, 0x1A, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x58, 0x9A, 0x03, 0x6C, +0x25, 0xE0, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF3, 0x50, 0x9A, 0x68, 0xF6, 0x8C, 0xA1, +0x00, 0x6D, 0x01, 0x48, 0x40, 0xEA, 0xFF, 0x6A, +0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, +0x08, 0x49, 0x28, 0xF6, 0x4D, 0xA1, 0x43, 0xE8, +0xE6, 0x61, 0x06, 0x92, 0x06, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF4, 0x54, 0x9A, 0x40, 0xEA, +0x3A, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xEB, 0xF6, 0x75, 0xA2, 0x0B, 0xF7, +0x82, 0xA2, 0x01, 0x4B, 0xEB, 0xF6, 0x75, 0xC2, +0xEB, 0xF6, 0x7A, 0xAA, 0x6D, 0xE4, 0xEB, 0xF6, +0x7A, 0xCA, 0xEB, 0xF6, 0x95, 0xA2, 0xEB, 0xF6, +0x62, 0xA2, 0x8E, 0xEB, 0x09, 0x2B, 0x10, 0xF0, +0x24, 0x6C, 0x0B, 0xF7, 0xC2, 0xA2, 0x54, 0xF2, +0x19, 0x4C, 0x04, 0xD3, 0x00, 0x6D, 0x09, 0x10, +0x0B, 0xF7, 0xC2, 0xA2, 0x10, 0xF0, 0x24, 0x6C, +0x00, 0x6A, 0x04, 0xD2, 0xF4, 0xF1, 0x19, 0x4C, +0xA2, 0x67, 0x64, 0x6A, 0x58, 0xEE, 0x01, 0x6F, +0x12, 0xEE, 0x00, 0x18, 0xE2, 0xE6, 0x1B, 0x10, +0xEB, 0xF6, 0x74, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0xEB, 0xF6, 0x54, 0xC0, 0x02, 0x6C, +0xEB, 0xF6, 0xB2, 0xA8, 0x0E, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xEB, 0xF6, +0x94, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, 0xEB, 0xF6, +0xB2, 0xAA, 0x8C, 0xEB, 0xEB, 0xF6, 0x74, 0xC2, +0x03, 0x6C, 0x00, 0x18, 0xBB, 0xE7, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0xEB, 0xF6, +0x74, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, 0x1F, 0x22, +0x30, 0xF0, 0x20, 0x6B, 0xCF, 0xF4, 0x00, 0x4B, +0x80, 0xF1, 0x4F, 0xA3, 0x16, 0x22, 0x00, 0x6A, +0x80, 0xF1, 0x4F, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x80, 0xF2, 0xD4, 0xA3, +0x0C, 0x6C, 0x00, 0x6D, 0x40, 0xEA, 0x68, 0xF3, +0x79, 0xA0, 0x21, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x02, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, 0x68, 0xF3, +0x59, 0xC0, 0x00, 0x18, 0x11, 0xE8, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, 0x08, 0x49, +0xEB, 0xF6, 0x54, 0xA1, 0x01, 0x6C, 0xFF, 0x6B, +0x4C, 0xEC, 0x40, 0xF1, 0x11, 0x24, 0xEB, 0xF6, +0xA0, 0xA1, 0x03, 0x6E, 0xAE, 0x34, 0xCC, 0xEC, +0x6C, 0xEC, 0x02, 0x74, 0x80, 0xF0, 0x03, 0x60, +0x06, 0x67, 0x8E, 0xE8, 0xE0, 0xF0, 0x0D, 0x20, +0x01, 0x74, 0x25, 0x60, 0x02, 0x6C, 0x8B, 0xEC, +0x4C, 0xEC, 0x02, 0x6A, 0xAC, 0xEA, 0x6C, 0xEA, +0xEB, 0xF6, 0x94, 0xC1, 0x11, 0x22, 0xEB, 0xF6, +0x43, 0xA1, 0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, +0x4C, 0xED, 0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, +0x40, 0xEA, 0x01, 0x72, 0x01, 0x6C, 0x01, 0x61, +0x00, 0x6C, 0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x18, +0xBB, 0xE7, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, +0x54, 0x9A, 0x40, 0xEA, 0xD8, 0x10, 0x02, 0x6A, +0xAC, 0xEA, 0x6C, 0xEA, 0x11, 0x22, 0xEB, 0xF6, +0x43, 0xA1, 0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, +0x4C, 0xED, 0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, +0x40, 0xEA, 0x01, 0x72, 0xE0, 0xF0, 0x18, 0x61, +0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, 0x00, 0x18, +0xBB, 0xE7, 0x30, 0xF0, 0x20, 0x6A, 0xAC, 0xF0, +0x4D, 0xA2, 0x5A, 0x33, 0x02, 0x73, 0x0D, 0x60, +0x03, 0x73, 0x0F, 0x60, 0x01, 0x73, 0x05, 0x60, +0x3F, 0x6E, 0x4C, 0xEE, 0xFF, 0x6A, 0x4C, 0xEE, +0x0E, 0x10, 0x3F, 0x6B, 0x4C, 0xEB, 0x0A, 0x6E, +0x08, 0x10, 0x3F, 0x6B, 0x4C, 0xEB, 0x64, 0x6E, +0x04, 0x10, 0x3F, 0x6B, 0x4C, 0xEB, 0xE0, 0xF3, +0x08, 0x6E, 0xD8, 0xEB, 0x12, 0xEE, 0x0A, 0x6A, +0x58, 0xEE, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xEB, 0xF6, 0x7A, 0xAA, 0x01, 0x6C, +0x12, 0xEE, 0x7B, 0xE6, 0x30, 0xF0, 0x20, 0x6B, +0x4F, 0xF6, 0x8F, 0xC3, 0x00, 0x6B, 0xEB, 0xF6, +0x75, 0xC2, 0x00, 0x6B, 0xEB, 0xF6, 0x7A, 0xCA, +0xEB, 0xF6, 0x78, 0xCA, 0x10, 0xF0, 0x24, 0x6C, +0x00, 0x6A, 0x04, 0xD2, 0xA2, 0x67, 0xF4, 0xF1, +0x19, 0x4C, 0x64, 0x6A, 0x68, 0x10, 0x02, 0x6A, +0xAC, 0xEA, 0x6C, 0xEA, 0x11, 0x22, 0xEB, 0xF6, +0x43, 0xA1, 0x0F, 0x6D, 0xEB, 0xF6, 0x84, 0xA1, +0x4C, 0xED, 0x52, 0x36, 0x30, 0xF0, 0x20, 0x6A, +0xAE, 0xF2, 0x54, 0x9A, 0x6C, 0xED, 0x6C, 0xEE, +0x40, 0xEA, 0x01, 0x72, 0xA0, 0xF0, 0x00, 0x61, +0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, 0x00, 0x18, +0xBB, 0xE7, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xEB, 0xF6, 0x87, 0xA2, 0xEB, 0xF6, +0x76, 0xA2, 0xFF, 0x4C, 0x6E, 0xEC, 0x03, 0x2C, +0xEB, 0xF6, 0x66, 0xA2, 0x05, 0x10, 0x01, 0x4B, +0xEB, 0xF6, 0x76, 0xC2, 0xEB, 0xF6, 0x65, 0xA2, +0x7A, 0x32, 0x02, 0x72, 0x0D, 0x60, 0x03, 0x72, +0x0F, 0x60, 0x01, 0x72, 0x05, 0x60, 0x3F, 0x6A, +0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, 0x0E, 0x10, +0x3F, 0x6A, 0x6C, 0xEA, 0x0A, 0x6B, 0x08, 0x10, +0x3F, 0x6A, 0x6C, 0xEA, 0x64, 0x6B, 0x04, 0x10, +0x3F, 0x6A, 0x6C, 0xEA, 0xE0, 0xF3, 0x08, 0x6B, +0x78, 0xEA, 0x12, 0xEA, 0x0A, 0x6B, 0x78, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCC, 0xF0, 0x62, 0xAB, +0x01, 0x6C, 0x64, 0x6E, 0x12, 0xEA, 0x6B, 0xE2, +0x30, 0xF0, 0x20, 0x6B, 0x4F, 0xF6, 0x8F, 0xC3, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x00, 0x6C, 0xEB, 0xF6, 0x95, 0xC3, 0x00, 0x6C, +0xEB, 0xF6, 0x9A, 0xCB, 0xEB, 0xF6, 0x98, 0xCB, +0x00, 0x6B, 0x10, 0xF0, 0x24, 0x6C, 0x04, 0xD3, +0xF4, 0xF1, 0x19, 0x4C, 0xA3, 0x67, 0xD8, 0xEA, +0x01, 0x6F, 0x12, 0xEE, 0x00, 0x18, 0xE2, 0xE6, +0x12, 0x10, 0xEB, 0xF6, 0xB2, 0xA9, 0x00, 0x6C, +0x00, 0x18, 0xBB, 0xE7, 0x30, 0xF0, 0x20, 0x6A, +0x01, 0x6B, 0xEB, 0xF6, 0x15, 0xC1, 0xEB, 0xF6, +0x1A, 0xC9, 0xEB, 0xF6, 0x18, 0xC9, 0x4F, 0xF6, +0x6F, 0xC2, 0x00, 0x18, 0x7E, 0xE8, 0x30, 0xF0, +0x20, 0x69, 0xCF, 0xF4, 0x00, 0x49, 0x80, 0xF2, +0x94, 0xA1, 0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x18, 0xC9, 0xE9, 0x80, 0xF2, +0x94, 0xA1, 0x00, 0x18, 0xB8, 0xE9, 0x80, 0xF2, +0x94, 0xA1, 0x00, 0x18, 0xD0, 0xE9, 0x68, 0xF3, +0x79, 0xA0, 0x20, 0x6A, 0x08, 0x6C, 0x6D, 0xEA, +0x68, 0xF3, 0x59, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x48, 0x9A, 0x80, 0xF2, 0xD4, 0xA1, +0x00, 0x6D, 0x40, 0xEA, 0x89, 0xF0, 0x70, 0xA0, +0x02, 0x6A, 0x6C, 0xEA, 0x05, 0x22, 0x68, 0xF3, +0x79, 0xA0, 0x01, 0x6A, 0x6D, 0xEA, 0x05, 0x10, +0x68, 0xF3, 0x79, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x68, 0xF3, 0x59, 0xC0, 0x10, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xEB, 0xF6, 0x94, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0xEB, 0xF6, 0xB2, 0xAA, 0x8C, 0xEB, 0xEB, 0xF6, +0x74, 0xC2, 0x01, 0x6C, 0x00, 0x18, 0xBB, 0xE7, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0x04, 0x67, +0x25, 0x67, 0x4C, 0xEE, 0x4C, 0xE8, 0x4C, 0xE9, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x4C, 0x9A, +0x04, 0xD6, 0x90, 0x67, 0xB1, 0x67, 0x40, 0xEA, +0x90, 0x67, 0x80, 0x18, 0xC3, 0x16, 0x30, 0xF0, +0x20, 0x6A, 0x4F, 0xF7, 0x7B, 0xA2, 0x00, 0x6A, +0x09, 0x2B, 0x04, 0x97, 0x30, 0xF0, 0x20, 0x6C, +0x25, 0xF6, 0x08, 0x4C, 0xB0, 0x67, 0xD1, 0x67, +0x80, 0x18, 0x4C, 0x16, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFF, 0x6B, 0x6C, 0xEC, 0x0F, 0x6A, 0x8C, 0xEA, +0x03, 0x2A, 0x92, 0x32, 0x6C, 0xEA, 0x20, 0xE8, +0x07, 0x4A, 0x6C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x54, 0x9A, 0x01, 0x6C, 0x04, 0xF0, 0x00, 0x6D, +0x09, 0x10, 0xFF, 0x4A, 0x44, 0x33, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, 0x01, 0x6D, +0x02, 0x6C, 0xA4, 0xEB, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x08, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x54, 0x9A, 0x01, 0x6C, +0x08, 0xF0, 0x00, 0x6D, 0x09, 0x10, 0x44, 0x32, +0x6F, 0x42, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x54, 0x9A, 0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEB, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x04, 0x2A, 0x01, 0x6C, 0x08, 0xF0, 0x00, 0x6D, +0x05, 0x10, 0x44, 0x32, 0xFF, 0x4A, 0x01, 0x6D, +0x02, 0x6C, 0xA4, 0xEA, 0x00, 0x18, 0x2F, 0xE0, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x04, 0x2A, 0x01, 0x6C, 0x04, 0xF0, 0x00, 0x6D, +0x05, 0x10, 0xFF, 0x4A, 0x44, 0x32, 0x01, 0x6D, +0x02, 0x6C, 0xA4, 0xEA, 0x00, 0x18, 0x2F, 0xE0, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6D, 0x8C, 0xED, +0x01, 0x6C, 0x44, 0x67, 0x15, 0x4D, 0x44, 0xED, +0xA2, 0x67, 0x00, 0x18, 0xAE, 0xDF, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6D, 0x8C, 0xED, 0x04, 0x2D, 0x03, 0x6C, +0x10, 0xF0, 0x00, 0x6D, 0x05, 0x10, 0x1B, 0x4D, +0x01, 0x6A, 0x44, 0xED, 0x03, 0x6C, 0xA2, 0x67, +0x00, 0x18, 0xAE, 0xDF, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x5E, 0xE9, +0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEA, 0x00, 0x18, +0xAE, 0xDF, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0x5E, 0xE9, 0x01, 0x6D, 0x03, 0x6C, +0xA4, 0xEA, 0x00, 0x18, 0xAE, 0xDF, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6D, 0x8C, 0xED, 0x18, 0x4D, 0x01, 0x6A, +0x44, 0xED, 0x00, 0x6C, 0xA2, 0x67, 0x00, 0x18, +0xAE, 0xDF, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6D, 0x8C, 0xED, +0x01, 0x6C, 0x44, 0x67, 0x15, 0x4D, 0x44, 0xED, +0xA2, 0x67, 0x00, 0x18, 0xDF, 0xDF, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6D, 0x8C, 0xED, 0x04, 0x2D, 0x03, 0x6C, +0x10, 0xF0, 0x00, 0x6D, 0x05, 0x10, 0x1B, 0x4D, +0x01, 0x6A, 0x44, 0xED, 0x03, 0x6C, 0xA2, 0x67, +0x00, 0x18, 0xDF, 0xDF, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x4C, 0xEC, 0x00, 0x18, 0x5E, 0xE9, +0x01, 0x6D, 0x02, 0x6C, 0xA4, 0xEA, 0x00, 0x18, +0xDF, 0xDF, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x4C, 0xEC, +0x00, 0x18, 0x5E, 0xE9, 0x01, 0x6D, 0x03, 0x6C, +0xA4, 0xEA, 0x00, 0x18, 0xDF, 0xDF, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xDE, 0x63, 0x43, 0x62, +0x42, 0xD1, 0x41, 0xD0, 0x01, 0x6A, 0x7D, 0x67, +0x4B, 0xEA, 0x54, 0xC3, 0x0F, 0x6A, 0x56, 0xC3, +0x10, 0x6A, 0x57, 0xC3, 0x10, 0xF0, 0x24, 0x6A, +0x97, 0xF0, 0x40, 0x9A, 0xFF, 0x69, 0x8C, 0xE9, +0x30, 0x31, 0x49, 0xE1, 0x40, 0x9A, 0x30, 0xF0, +0x20, 0x68, 0x06, 0x04, 0x04, 0xD2, 0x4E, 0xF2, +0x50, 0x98, 0x04, 0x05, 0x04, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x77, 0xF1, 0x58, 0x9A, +0x07, 0x04, 0x04, 0x05, 0x49, 0xE1, 0x40, 0x9A, +0x04, 0x6E, 0x04, 0xD2, 0x4E, 0xF2, 0x50, 0x98, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x77, 0xF1, +0x5C, 0x9A, 0x08, 0x04, 0x04, 0x05, 0x49, 0xE1, +0x40, 0x9A, 0x04, 0x6E, 0x04, 0xD2, 0x4E, 0xF2, +0x50, 0x98, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x97, 0xF1, 0x40, 0x9A, 0x09, 0x04, 0x04, 0x05, +0x45, 0xE1, 0x40, 0x99, 0x04, 0x6E, 0x04, 0xD2, +0x4E, 0xF2, 0x50, 0x98, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF2, 0x5C, 0x9A, 0x05, 0x04, +0x40, 0xEA, 0x43, 0x97, 0x42, 0x91, 0x41, 0x90, +0x22, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0x97, 0xF1, 0x44, 0x9A, +0x97, 0xF1, 0x68, 0x9B, 0x00, 0xA2, 0x20, 0xA3, +0xFF, 0x6A, 0x4C, 0xE8, 0x4C, 0xE9, 0x2A, 0xE8, +0x43, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x97, 0xF0, +0x40, 0x9A, 0x10, 0x33, 0x49, 0xE3, 0x40, 0xA2, +0xFF, 0x6B, 0x6C, 0xEA, 0x56, 0x32, 0x6C, 0xEA, +0x07, 0x5A, 0x2C, 0x60, 0x10, 0xF0, 0x24, 0x6B, +0x48, 0x32, 0x76, 0xF4, 0x00, 0x4B, 0x4D, 0xE3, +0x40, 0x9B, 0x00, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x4F, 0xF7, 0x5B, 0xA2, 0x1F, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x54, 0x9A, 0x18, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x5C, 0x9A, +0x13, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x40, 0x9A, 0x0E, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x44, 0x9A, 0x09, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x48, 0x9A, 0x04, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, 0x4C, 0x9A, +0x90, 0x67, 0x40, 0xEA, 0x01, 0x48, 0x7F, 0x6A, +0x4C, 0xE8, 0x0A, 0xE9, 0xC2, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x97, 0xF1, 0x44, 0x9A, 0x20, 0xC2, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0x17, 0xF1, 0x74, 0x9A, 0x02, 0x6C, 0x00, 0xF4, +0x00, 0x6D, 0x40, 0x9B, 0x30, 0xF0, 0x20, 0x69, +0x8D, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x6C, 0x9A, 0xFF, 0xF7, 0x1F, 0x6C, +0x40, 0xAB, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xCB, 0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF1, +0x04, 0x9A, 0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF1, +0x08, 0x4B, 0x40, 0x98, 0x60, 0x9B, 0x0A, 0x6C, +0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, +0x74, 0x9B, 0x6D, 0xEA, 0x40, 0xD8, 0xCE, 0xF4, +0x5C, 0x99, 0x40, 0xEA, 0x40, 0x98, 0xDF, 0xF7, +0x01, 0x6B, 0x6B, 0xEB, 0x6C, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0xB7, 0xF1, 0x6C, 0x9B, 0x0A, 0x6C, +0x6D, 0xEA, 0x40, 0xD8, 0xCE, 0xF4, 0x5C, 0x99, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0xB7, 0xF1, +0x08, 0x4C, 0x40, 0x98, 0x80, 0x9C, 0x8C, 0xEA, +0x40, 0xD8, 0xCE, 0xF4, 0x5C, 0x99, 0x0A, 0x6C, +0x40, 0xEA, 0x40, 0x98, 0x1D, 0xF0, 0x01, 0x6B, +0x6B, 0xEB, 0x6C, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF1, 0x70, 0x9B, 0x0A, 0x6C, 0x6D, 0xEA, +0x40, 0xD8, 0xCE, 0xF4, 0x5C, 0x99, 0x40, 0xEA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF1, 0xB4, 0x9B, 0xFF, 0x6A, 0x08, 0x6E, +0x60, 0xA5, 0xCB, 0xEE, 0x4C, 0xEC, 0x4C, 0xEB, +0xCC, 0xEB, 0x6D, 0xEC, 0x10, 0xF0, 0x24, 0x6B, +0xB7, 0xF1, 0x78, 0x9B, 0x4C, 0xEC, 0x80, 0xC5, +0x60, 0xA3, 0x6C, 0xEA, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF1, 0xD4, 0x9B, +0xFF, 0x6A, 0x08, 0x6F, 0x60, 0xA6, 0xEB, 0xEF, +0x4C, 0xEC, 0x4C, 0xEB, 0xEC, 0xEB, 0x6D, 0xEC, +0x4C, 0xED, 0x4C, 0xEC, 0x10, 0xF0, 0x24, 0x6A, +0xB7, 0xF1, 0x58, 0x9A, 0x80, 0xC6, 0xA0, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xB7, 0xF1, 0x7C, 0x9A, 0xFF, 0x69, 0x02, 0x6C, +0x40, 0xA3, 0x01, 0x68, 0x0B, 0xE8, 0x2C, 0xEA, +0x8D, 0xEA, 0x2C, 0xEA, 0x40, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF6, 0x4C, 0x9A, 0x01, 0x6B, +0x6B, 0xEB, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xD7, 0xF1, 0x40, 0x9A, 0x09, 0x6B, 0xB0, 0x67, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF1, +0x44, 0x9A, 0x7A, 0x6B, 0x6B, 0xEB, 0x60, 0xC2, +0xA1, 0xF0, 0x12, 0x4C, 0x00, 0x18, 0xD5, 0xE3, +0x30, 0xF0, 0x20, 0x6C, 0xCE, 0xF4, 0x70, 0x9C, +0x41, 0x6E, 0xCB, 0xEE, 0xB0, 0x67, 0x4C, 0xEE, +0xA1, 0xF0, 0x14, 0x6C, 0x40, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0xD7, 0xF1, 0x68, 0x9A, 0x01, 0x6C, +0x40, 0xA3, 0x2C, 0xEA, 0x8D, 0xEA, 0x2C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x01, 0xF3, 0x01, 0x49, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x6F, 0xF5, 0xF0, 0xAA, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF5, 0x54, 0x9A, +0x00, 0x6C, 0xD0, 0x67, 0x4D, 0xEF, 0xA4, 0x67, +0x00, 0x18, 0x33, 0xE4, 0x91, 0x67, 0xB0, 0x67, +0x00, 0x18, 0xD5, 0xE3, 0x30, 0xF0, 0x20, 0x6C, +0xCE, 0xF4, 0x70, 0x9C, 0x03, 0x6E, 0xB0, 0x67, +0x91, 0x67, 0x4D, 0xEE, 0x40, 0xEB, 0x01, 0x6C, +0x00, 0x18, 0x20, 0xEB, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x00, 0x6C, 0x00, 0x18, 0x20, 0xEB, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, 0x01, 0x68, +0x0B, 0xE8, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x69, +0x01, 0xF4, 0x00, 0x6C, 0xB0, 0x67, 0x00, 0x18, +0xD5, 0xE3, 0xCE, 0xF4, 0x70, 0x99, 0x04, 0x6E, +0xCB, 0xEE, 0x4C, 0xEE, 0x01, 0xF4, 0x00, 0x6C, +0xB0, 0x67, 0x40, 0xEB, 0x00, 0x6C, 0xA4, 0x67, +0xD0, 0x67, 0x00, 0x18, 0x20, 0xE4, 0x00, 0x6C, +0xE4, 0x67, 0x30, 0xF0, 0x20, 0x6B, 0xA4, 0x67, +0xD0, 0x67, 0x6F, 0xF5, 0x50, 0xCB, 0x00, 0x18, +0x33, 0xE4, 0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF1, +0x68, 0x9A, 0xFE, 0x6A, 0xB0, 0x67, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0xA1, 0xF0, 0x14, 0x6C, +0x00, 0x18, 0xD5, 0xE3, 0xCE, 0xF4, 0x70, 0x99, +0x40, 0x6E, 0xA1, 0xF0, 0x14, 0x6C, 0xB0, 0x67, +0x4D, 0xEE, 0x40, 0xEB, 0x00, 0x18, 0x4B, 0xC6, +0x01, 0x72, 0x06, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x4C, 0x9A, 0x3F, 0x6B, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF1, 0x7C, 0x9A, +0xFD, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x5C, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x80, 0xA2, 0xEB, 0xF6, +0xD4, 0xA3, 0xEB, 0xF6, 0x9C, 0xC3, 0xA0, 0xAA, +0x01, 0xF0, 0x00, 0x6C, 0xAC, 0xEC, 0x83, 0x35, +0x03, 0x6C, 0xAE, 0x35, 0x8B, 0xEC, 0xA4, 0x35, +0xCC, 0xEC, 0xAD, 0xEC, 0xEB, 0xF6, 0x94, 0xC3, +0x10, 0xF0, 0x24, 0x6C, 0xD7, 0xF1, 0x9C, 0x9C, +0xA0, 0xAC, 0xEB, 0xF6, 0xBE, 0xCB, 0xA0, 0xAA, +0xBF, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, 0x60, 0xCA, +0xA0, 0xAA, 0x7F, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, +0x60, 0xCA, 0xC0, 0xAA, 0xFE, 0xF7, 0x1F, 0x6B, +0xFF, 0xF7, 0x1F, 0x6D, 0xCC, 0xEB, 0x60, 0xCA, +0x40, 0xAC, 0xFF, 0x6B, 0x21, 0x4B, 0xAC, 0xEA, +0x6D, 0xEA, 0xAC, 0xEA, 0x40, 0xCC, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x10, 0xF0, 0x24, 0x6B, 0xEB, 0xF6, 0x9C, 0xA2, +0xB6, 0xF6, 0x7C, 0x9B, 0x01, 0x6E, 0x80, 0xC3, +0x10, 0xF0, 0x24, 0x6C, 0xEB, 0xF6, 0xBE, 0xAA, +0xD7, 0xF1, 0x9C, 0x9C, 0xA0, 0xCC, 0xEB, 0xF6, +0x54, 0xA2, 0x80, 0xAB, 0xFF, 0xF7, 0x1F, 0x6D, +0x46, 0x32, 0xCC, 0xEA, 0xAC, 0xEC, 0x40, 0x32, +0xFE, 0xF7, 0x1E, 0x4E, 0x4C, 0x32, 0xCC, 0xEC, +0x8D, 0xEA, 0xAC, 0xEA, 0x40, 0xCB, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0xF7, 0xF1, 0x40, 0x9A, 0xEF, 0xF7, +0x1F, 0x68, 0x02, 0x6B, 0x40, 0xAA, 0x4C, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, 0x50, 0xAA, +0x0E, 0xEA, 0x6C, 0xEA, 0x02, 0x22, 0x00, 0x18, +0x2D, 0xEA, 0x02, 0x6B, 0x50, 0x67, 0x6C, 0xEA, +0x08, 0x2A, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, +0x50, 0xAA, 0x6C, 0xEA, 0x02, 0x2A, 0x00, 0x18, +0x2D, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, +0x50, 0xAA, 0x80, 0x6B, 0x0E, 0xEA, 0x6C, 0xEA, +0x06, 0x22, 0x0C, 0xEB, 0x04, 0x2B, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0x25, 0xD7, 0x30, 0xF0, +0x20, 0x6A, 0x4F, 0xF6, 0x10, 0xCA, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x01, 0x74, +0x1C, 0x60, 0x05, 0x24, 0x02, 0x74, 0x0E, 0x60, +0x03, 0x74, 0x51, 0x60, 0x5B, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xF7, 0xF1, 0x6C, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0xF7, 0xF1, 0x90, 0x9C, 0x40, 0x9B, +0x8C, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xF7, 0xF1, 0x74, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF7, 0x8C, 0x9C, 0x40, 0x9B, 0x8C, 0xEA, +0x44, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xF7, 0xF1, +0x6C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, 0xF7, 0xF1, +0x90, 0x9C, 0x40, 0x9B, 0x8C, 0xEA, 0x10, 0xF0, +0x24, 0x6C, 0xB6, 0xF5, 0x90, 0x9C, 0x8D, 0xEA, +0x40, 0xDB, 0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF6, +0x50, 0xAA, 0x80, 0x6B, 0x6C, 0xEA, 0x1F, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0x48, 0xF5, 0x40, 0xA2, +0x05, 0x5A, 0x19, 0x60, 0x01, 0x6C, 0xA4, 0x67, +0x00, 0x18, 0x25, 0xD7, 0x0A, 0x68, 0x01, 0x6E, +0x00, 0x6C, 0x01, 0x6D, 0xCB, 0xEE, 0x00, 0x18, +0x20, 0xE4, 0x04, 0x6B, 0x4C, 0xEB, 0x02, 0x23, +0x01, 0x68, 0x04, 0x10, 0x01, 0x6C, 0xA4, 0x67, +0x00, 0x18, 0x25, 0xD7, 0xFF, 0x48, 0xFF, 0x6A, +0x4C, 0xE8, 0xED, 0x28, 0x04, 0x10, 0x00, 0x6C, +0x01, 0x6D, 0x00, 0x18, 0x25, 0xD7, 0x10, 0xF0, +0x24, 0x6A, 0xF7, 0xF1, 0x74, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0x36, 0xF7, 0x88, 0x9C, 0x40, 0x9B, +0x8D, 0xEA, 0x40, 0xDB, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD0, 0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF5, +0x6C, 0x9B, 0xE9, 0xA4, 0x48, 0xA4, 0xA0, 0xAB, +0xE0, 0x37, 0x5D, 0xE7, 0xFF, 0xF7, 0x1F, 0x6A, +0x4C, 0xEF, 0x4C, 0xED, 0x4A, 0xA4, 0xCB, 0xA4, +0x02, 0x5A, 0x04, 0x61, 0x02, 0x72, 0x0B, 0x6A, +0x30, 0x61, 0x0C, 0x10, 0x00, 0xF1, 0x01, 0x5F, +0x2B, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAB, 0xF6, 0x03, 0x4B, 0x2B, 0xF6, +0xE1, 0xC2, 0x0B, 0x10, 0x00, 0xF1, 0x01, 0x5F, +0x1F, 0x60, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xAB, 0xF7, 0x03, 0x4B, 0x2B, 0xF6, +0xE2, 0xC2, 0xB5, 0xE6, 0x10, 0xF0, 0x24, 0x6E, +0x00, 0x6A, 0xF7, 0xF1, 0x18, 0x9E, 0x10, 0xF0, +0x24, 0x6E, 0x04, 0xD2, 0x05, 0xD2, 0xD6, 0xF5, +0xD8, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xBC, 0x35, 0x00, 0x6C, 0x15, 0xE5, +0xD9, 0xE3, 0x40, 0xEA, 0x00, 0x6A, 0x01, 0x10, +0x0A, 0x6A, 0x07, 0x97, 0x06, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x01, 0x2A, 0x01, 0x6A, +0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, +0xCB, 0xF6, 0xDD, 0xA4, 0x38, 0x26, 0x8D, 0xE2, +0x4B, 0xF4, 0x78, 0xA3, 0x34, 0x23, 0x10, 0xF0, +0x24, 0x6B, 0xD6, 0xF5, 0x6C, 0x9B, 0xFF, 0xF7, +0x1F, 0x6D, 0x01, 0x72, 0x60, 0xAB, 0x6C, 0xED, +0x03, 0x60, 0x02, 0x72, 0x08, 0x60, 0x27, 0x10, +0x30, 0xF0, 0x20, 0x6B, 0xAB, 0xF6, 0x03, 0x4B, +0x4B, 0xF4, 0xF9, 0xA4, 0x06, 0x10, 0x4B, 0xF4, +0xFA, 0xA4, 0x30, 0xF0, 0x20, 0x6B, 0xAB, 0xF7, +0x03, 0x4B, 0xE1, 0xF7, 0x1F, 0x6A, 0xAC, 0xEA, +0x10, 0xF0, 0x24, 0x6D, 0xD6, 0xF5, 0xB8, 0x9D, +0xD9, 0xE2, 0x00, 0x6A, 0xB5, 0xE3, 0x10, 0xF0, +0x24, 0x6B, 0x04, 0xD2, 0x05, 0xD2, 0xF7, 0xF1, +0x78, 0x9B, 0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, +0x40, 0x9A, 0xDC, 0x36, 0x00, 0x6C, 0x79, 0xE6, +0x40, 0xEA, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x07, 0x97, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x4C, 0xED, 0x4C, 0xEC, 0x4C, 0xEE, +0xEC, 0xEA, 0x05, 0x25, 0x01, 0x75, 0x56, 0x61, +0x08, 0x6B, 0x0C, 0x6D, 0x02, 0x10, 0x0A, 0x6B, +0x0E, 0x6D, 0x01, 0x74, 0x1D, 0x60, 0x02, 0x74, +0x2A, 0x60, 0x26, 0x67, 0xE1, 0x45, 0xC4, 0xED, +0x24, 0xEB, 0x82, 0x67, 0xCD, 0xE9, 0x84, 0xEF, +0xC1, 0x43, 0x8D, 0xE9, 0x44, 0xEE, 0x4D, 0xE9, +0x01, 0x6A, 0x02, 0x67, 0x04, 0xEB, 0x62, 0x67, +0x64, 0xED, 0xA2, 0x67, 0x6D, 0xE8, 0xA4, 0xEF, +0xAD, 0xE8, 0x44, 0xEE, 0xFF, 0xF7, 0x1F, 0x6C, +0x4D, 0xE8, 0x8C, 0xE9, 0x8C, 0xE8, 0x1E, 0x10, +0x01, 0x6B, 0x01, 0x45, 0x22, 0x67, 0x83, 0x67, +0x24, 0xE8, 0xC4, 0xED, 0x84, 0xE8, 0xCD, 0xE9, +0xFF, 0xF7, 0x1F, 0x6A, 0x04, 0x67, 0x64, 0xED, +0x4C, 0xE9, 0x6D, 0xE8, 0x0E, 0x10, 0x01, 0x6C, +0x01, 0x43, 0x22, 0x67, 0xA4, 0x67, 0x24, 0xE8, +0xC4, 0xEB, 0xA4, 0xE8, 0xCD, 0xE9, 0xFF, 0xF7, +0x1F, 0x6A, 0x05, 0x67, 0x84, 0xEB, 0x4C, 0xE9, +0x8D, 0xE8, 0x4C, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xEE, 0xF3, 0x4C, 0x9A, 0x38, 0x6C, 0x0F, 0xE8, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF3, +0x40, 0x9A, 0x40, 0xEA, 0x4C, 0xE8, 0x04, 0x92, +0x2D, 0xE8, 0xFF, 0xF7, 0x1F, 0x6D, 0x38, 0x6C, +0x0C, 0xED, 0x40, 0xEA, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, 0x7C, 0xA3, +0xFF, 0x6A, 0xAC, 0xEA, 0x01, 0x73, 0x03, 0x61, +0xAD, 0xF4, 0x00, 0x6B, 0x04, 0x10, 0x03, 0x73, +0x04, 0x61, 0xA5, 0xF1, 0x00, 0x6B, 0x6B, 0xEB, +0x02, 0x10, 0x60, 0xF2, 0x00, 0x6B, 0x60, 0xCC, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, 0x7C, 0xA3, +0x02, 0x73, 0x0A, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0x37, 0xF2, 0x60, 0x9B, 0x74, 0x6D, 0xA0, 0xC3, +0xA0, 0xAC, 0x80, 0x6B, 0xAD, 0xEB, 0x60, 0xCC, +0x09, 0x22, 0x60, 0xAC, 0x00, 0xF2, 0x01, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x41, 0x6B, 0x6B, 0xEB, +0x6C, 0xEA, 0x06, 0x10, 0x60, 0xAC, 0x00, 0xF2, +0x00, 0x6A, 0x6D, 0xEA, 0x40, 0x6B, 0x6D, 0xEA, +0x40, 0xCC, 0x20, 0xE8, 0xFF, 0x63, 0x01, 0xD1, +0x00, 0xD0, 0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, +0x7C, 0xA3, 0xFF, 0x6A, 0x8C, 0xEA, 0x02, 0x73, +0x70, 0x61, 0x48, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x37, 0xF2, 0xE4, 0x9A, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0x60, 0x9F, 0xC0, 0xF0, +0x64, 0xDA, 0x10, 0xF0, 0x24, 0x6B, 0x37, 0xF2, +0xC8, 0x9B, 0x60, 0x9E, 0xA0, 0xF0, 0x78, 0xDA, +0x10, 0xF0, 0x24, 0x6B, 0xF7, 0xF1, 0xAC, 0x9B, +0x60, 0x9D, 0xA0, 0xF0, 0x7C, 0xDA, 0x10, 0xF0, +0x24, 0x6B, 0x37, 0xF0, 0x9C, 0x9B, 0x10, 0xF0, +0x24, 0x6B, 0x57, 0xF0, 0x60, 0x9B, 0x20, 0x9C, +0xA0, 0xF0, 0x34, 0xDA, 0x00, 0x9B, 0xC0, 0xF0, +0x00, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x37, 0xF2, +0x4C, 0x9A, 0x2D, 0xEA, 0x18, 0xF0, 0x01, 0x69, +0x2B, 0xE9, 0x2C, 0xEA, 0x10, 0xF0, 0x24, 0x69, +0x57, 0xF1, 0x3C, 0x99, 0x0D, 0xE9, 0x02, 0xF0, +0x01, 0x68, 0x0B, 0xE8, 0x0C, 0xE9, 0x10, 0xF0, +0x24, 0x68, 0x37, 0xF2, 0x10, 0x98, 0x00, 0xDF, +0x04, 0x6F, 0xE0, 0xDE, 0x10, 0xF0, 0x24, 0x6E, +0x37, 0xF2, 0xD4, 0x9E, 0xC0, 0xDD, 0x40, 0xDC, +0x20, 0xDB, 0x27, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0x10, 0xF0, 0x24, 0x6B, +0xC0, 0xF0, 0x84, 0x9A, 0x37, 0xF2, 0x64, 0x9B, +0x80, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0xA0, 0xF0, +0x98, 0x9A, 0x37, 0xF2, 0x68, 0x9B, 0x80, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xA0, 0xF0, 0x9C, 0x9A, +0xF7, 0xF1, 0x6C, 0x9B, 0x80, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xA0, 0xF0, 0x94, 0x9A, 0x37, 0xF0, +0x7C, 0x9B, 0x80, 0xDB, 0xC0, 0xF0, 0x60, 0x9A, +0x10, 0xF0, 0x24, 0x6A, 0x57, 0xF0, 0x40, 0x9A, +0x60, 0xDA, 0x01, 0x91, 0x00, 0x90, 0x01, 0x63, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x56, 0xF6, 0x64, 0x9A, 0xFF, 0x6C, 0x21, 0x6D, +0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, 0x5C, 0xA2, +0x01, 0x72, 0x0C, 0x61, 0x01, 0x6C, 0x10, 0x6D, +0x00, 0x18, 0x73, 0xD5, 0x04, 0x6B, 0x4D, 0xEB, +0xFF, 0x6E, 0x01, 0x6C, 0x10, 0x6D, 0x6C, 0xEE, +0x00, 0x18, 0x66, 0xD5, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF2, 0x5C, 0xA2, +0x01, 0x72, 0x0A, 0x61, 0x01, 0x6C, 0x10, 0x6D, +0x00, 0x18, 0x73, 0xD5, 0xFB, 0x6E, 0x01, 0x6C, +0x10, 0x6D, 0x4C, 0xEE, 0x00, 0x18, 0x66, 0xD5, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0xFF, 0xF7, 0x1F, 0x6B, 0xAC, 0xEB, 0x06, 0xD3, +0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF5, 0x6C, 0x9B, +0xFF, 0x6A, 0x8C, 0xEA, 0x80, 0xAB, 0xE1, 0xF7, +0x1F, 0x6B, 0x00, 0x68, 0x8C, 0xEB, 0x69, 0xE2, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF6, 0x90, 0x9B, +0x5C, 0x32, 0x91, 0xE2, 0x04, 0xD4, 0x22, 0x10, +0x04, 0x92, 0x40, 0x9A, 0x05, 0xD2, 0x0D, 0x28, +0x30, 0xF0, 0x20, 0x69, 0xCE, 0xF4, 0x50, 0x99, +0x05, 0x96, 0x01, 0x6D, 0x83, 0xF1, 0x18, 0x6C, +0xAB, 0xED, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x99, +0x04, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x05, 0x96, 0x01, 0x6D, 0x83, 0xF1, +0x18, 0x6C, 0xAB, 0xED, 0x40, 0xEA, 0x04, 0x93, +0x01, 0x48, 0xFF, 0xF7, 0x1F, 0x6A, 0x04, 0x4B, +0x4C, 0xE8, 0x04, 0xD3, 0x06, 0x92, 0x43, 0xE8, +0xDB, 0x61, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xFF, 0x16, 0x03, 0x80, +0x15, 0x17, 0x03, 0x80, 0x2B, 0x17, 0x03, 0x80, +0x41, 0x17, 0x03, 0x80, 0x5B, 0x17, 0x03, 0x80, +0xB3, 0x17, 0x03, 0x80, 0xC9, 0x17, 0x03, 0x80, +0xE7, 0x17, 0x03, 0x80, 0x19, 0x18, 0x03, 0x80, +0x43, 0x18, 0x03, 0x80, 0x33, 0x27, 0x03, 0x80, +0x39, 0x27, 0x03, 0x80, 0x45, 0x27, 0x03, 0x80, +0x51, 0x27, 0x03, 0x80, 0x5D, 0x27, 0x03, 0x80, +0xCD, 0x29, 0x03, 0x80, 0xB5, 0x2A, 0x03, 0x80, +0x2F, 0x2A, 0x03, 0x80, 0xB5, 0x2A, 0x03, 0x80, +0x75, 0x29, 0x03, 0x80, 0xB5, 0x2A, 0x03, 0x80, +0xB5, 0x2A, 0x03, 0x80, 0xB5, 0x2A, 0x03, 0x80, +0x97, 0x2A, 0x03, 0x80, 0xB5, 0x2A, 0x03, 0x80, +0xB5, 0x2A, 0x03, 0x80, 0xB5, 0x2A, 0x03, 0x80, +0x0F, 0x29, 0x03, 0x80, 0x8B, 0x2D, 0x03, 0x80, +0x95, 0x2D, 0x03, 0x80, 0x9F, 0x2D, 0x03, 0x80, +0xA9, 0x2D, 0x03, 0x80, 0xB3, 0x2D, 0x03, 0x80, +0x11, 0x2F, 0x03, 0x80, 0x31, 0x2F, 0x03, 0x80, +0x51, 0x2F, 0x03, 0x80, 0x71, 0x2F, 0x03, 0x80, +0x91, 0x2F, 0x03, 0x80, 0x3B, 0x31, 0x03, 0x80, +0x77, 0x31, 0x03, 0x80, 0xBD, 0x31, 0x03, 0x80, +0xFF, 0x31, 0x03, 0x80, 0x45, 0x32, 0x03, 0x80, +0xB3, 0x32, 0x03, 0x80, 0xCF, 0x32, 0x03, 0x80, +0xF1, 0x32, 0x03, 0x80, 0x13, 0x33, 0x03, 0x80, +0x37, 0x33, 0x03, 0x80, 0xA8, 0x06, 0x10, 0x07, +0x00, 0x16, 0x04, 0x16, 0x08, 0x16, 0x00, 0x00, +0x03, 0x36, 0x03, 0x80, 0x5F, 0x36, 0x03, 0x80, +0xF3, 0x36, 0x03, 0x80, 0x87, 0x37, 0x03, 0x80, +0x1F, 0x38, 0x03, 0x80, 0xE7, 0x29, 0x10, 0x80, +0xDB, 0x29, 0x10, 0x80, 0xCF, 0x29, 0x10, 0x80, +0xC3, 0x29, 0x10, 0x80, 0xB7, 0x29, 0x10, 0x80, +0x00, 0x04, 0x08, 0x00, 0x08, 0x04, 0x04, 0x00, +0xA5, 0x53, 0x03, 0x80, 0xAF, 0x53, 0x03, 0x80, +0xB9, 0x53, 0x03, 0x80, 0xC3, 0x53, 0x03, 0x80, +0xCD, 0x53, 0x03, 0x80, 0x9D, 0x56, 0x03, 0x80, +0x97, 0x56, 0x03, 0x80, 0xA3, 0x56, 0x03, 0x80, +0xA9, 0x56, 0x03, 0x80, 0xAF, 0x56, 0x03, 0x80, +0xB5, 0x56, 0x03, 0x80, 0x37, 0x57, 0x10, 0x80, +0x7B, 0x57, 0x10, 0x80, 0x03, 0x58, 0x10, 0x80, +0x33, 0x57, 0x10, 0x80, 0x65, 0x58, 0x10, 0x80, +0x95, 0x58, 0x10, 0x80, 0xB9, 0x59, 0x10, 0x80, +0xD3, 0x59, 0x10, 0x80, 0xE3, 0x59, 0x10, 0x80, +0xF9, 0x59, 0x10, 0x80, 0x0F, 0x5A, 0x10, 0x80, +0x0F, 0x5A, 0x10, 0x80, 0x2B, 0x5A, 0x10, 0x80, +0xA9, 0x0F, 0x03, 0x80, 0xA5, 0x0F, 0x03, 0x80, +0xA9, 0x0F, 0x03, 0x80, 0xA5, 0x0F, 0x03, 0x80, +0xC9, 0x0F, 0x03, 0x80, 0xA5, 0x0F, 0x03, 0x80, +0xC9, 0x0F, 0x03, 0x80, 0xA5, 0x0F, 0x03, 0x80, +0xE9, 0x0F, 0x03, 0x80, 0xA5, 0x0F, 0x03, 0x80, +0xE9, 0x0F, 0x03, 0x80, 0xA5, 0x0F, 0x03, 0x80, +0x09, 0x10, 0x03, 0x80, 0xA5, 0x0F, 0x03, 0x80, +0x09, 0x10, 0x03, 0x80, 0x3F, 0x6C, 0x03, 0x80, +0x55, 0x6C, 0x03, 0x80, 0x7F, 0x6C, 0x03, 0x80, +0x7F, 0x6C, 0x03, 0x80, 0x7F, 0x6C, 0x03, 0x80, +0x7F, 0x6C, 0x03, 0x80, 0x61, 0x6C, 0x03, 0x80, +0x6B, 0x6C, 0x03, 0x80, 0x75, 0x6C, 0x03, 0x80, +0x7F, 0x6C, 0x03, 0x80, 0x47, 0x6C, 0x03, 0x80, +0x35, 0x6C, 0x03, 0x80, 0x1B, 0x12, 0x03, 0x80, +0x1F, 0x12, 0x03, 0x80, 0x23, 0x12, 0x03, 0x80, +0x27, 0x12, 0x03, 0x80, 0x2B, 0x12, 0x03, 0x80, +0xCD, 0x7E, 0x03, 0x80, 0xEF, 0x7E, 0x03, 0x80, +0x11, 0x7F, 0x03, 0x80, 0x33, 0x7F, 0x03, 0x80, +0x57, 0x7F, 0x03, 0x80, 0x91, 0x7F, 0x03, 0x80, +0xB5, 0x7F, 0x03, 0x80, 0xD9, 0x7F, 0x03, 0x80, +0xFD, 0x7F, 0x03, 0x80, 0x23, 0x80, 0x03, 0x80, +0x29, 0x82, 0x03, 0x80, 0x3F, 0x82, 0x03, 0x80, +0x61, 0x82, 0x03, 0x80, 0x87, 0x82, 0x03, 0x80, +0xAD, 0x82, 0x03, 0x80, 0x89, 0x86, 0x03, 0x80, +0x89, 0x86, 0x03, 0x80, 0x89, 0x86, 0x03, 0x80, +0xA3, 0x86, 0x03, 0x80, 0x89, 0x86, 0x03, 0x80, +0x89, 0x86, 0x03, 0x80, 0x89, 0x86, 0x03, 0x80, +0x85, 0x86, 0x03, 0x80, 0x85, 0x86, 0x03, 0x80, +0x85, 0x86, 0x03, 0x80, 0x85, 0x86, 0x03, 0x80, +0x85, 0x86, 0x03, 0x80, 0x01, 0x87, 0x03, 0x80, +0x0B, 0x87, 0x03, 0x80, 0x51, 0x13, 0x03, 0x80, +0x51, 0x13, 0x03, 0x80, 0x51, 0x13, 0x03, 0x80, +0x51, 0x13, 0x03, 0x80, 0x71, 0x13, 0x03, 0x80, +0x71, 0x13, 0x03, 0x80, 0x71, 0x13, 0x03, 0x80, +0x71, 0x13, 0x03, 0x80, 0x91, 0x13, 0x03, 0x80, +0x91, 0x13, 0x03, 0x80, 0x91, 0x13, 0x03, 0x80, +0x91, 0x13, 0x03, 0x80, 0xB1, 0x13, 0x03, 0x80, +0xB1, 0x13, 0x03, 0x80, 0xB1, 0x13, 0x03, 0x80, +0xB1, 0x13, 0x03, 0x80, 0xA7, 0x98, 0x03, 0x80, +0xB7, 0x98, 0x03, 0x80, 0xC1, 0x98, 0x03, 0x80, +0xCB, 0x98, 0x03, 0x80, 0xDD, 0x98, 0x03, 0x80, +0x4D, 0xA8, 0x03, 0x80, 0x7F, 0xA8, 0x03, 0x80, +0x61, 0xA8, 0x03, 0x80, 0x89, 0xA8, 0x03, 0x80, +0x6B, 0xA8, 0x03, 0x80, 0x95, 0xA8, 0x03, 0x80, +0x75, 0xA8, 0x03, 0x80, 0xFC, 0x10, 0x60, 0xB8, +0xFA, 0xFA, 0xFA, 0xFA, 0x8C, 0x04, 0x64, 0xB8, +0x90, 0x04, 0x64, 0xB8, 0x94, 0x04, 0x64, 0xB8, +0x98, 0x04, 0x64, 0xB8, 0x9C, 0x04, 0x64, 0xB8, +0xA0, 0x04, 0x64, 0xB8, 0x01, 0x06, 0x64, 0xB8, +0x00, 0x00, 0x68, 0x18, 0x48, 0x00, 0x68, 0x18, +0x48, 0x04, 0x68, 0x18, 0x00, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x64, 0xB8, 0x54, 0x05, 0x64, 0xB8, +0x50, 0x05, 0x64, 0xB8, 0x51, 0x05, 0x64, 0xB8, +0x78, 0x05, 0x64, 0xB8, 0x79, 0x05, 0x64, 0xB8, +0x7A, 0x05, 0x64, 0xB8, 0xFF, 0xFF, 0xFF, 0x8F, +0x60, 0x05, 0x60, 0xB8, 0x60, 0x05, 0x64, 0xB8, +0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x20, +0x00, 0x00, 0x00, 0x30, 0x00, 0x00, 0x00, 0x40, +0xBF, 0x01, 0x64, 0xB8, 0x89, 0x00, 0x60, 0xB8, +0x8A, 0x00, 0x60, 0xB8, 0x1A, 0x04, 0x64, 0xB8, +0x1B, 0x04, 0x64, 0xB8, 0x01, 0x00, 0xFF, 0x00, +0xF0, 0x11, 0x64, 0xB8, 0x58, 0x05, 0x64, 0xB8, +0x01, 0x00, 0x60, 0xB8, 0x01, 0x00, 0x64, 0xB8, +0x87, 0x02, 0x64, 0xB8, 0x86, 0x02, 0x64, 0xB8, +0x1C, 0x04, 0x64, 0xB8, 0xF8, 0x10, 0x60, 0xB8, +0x00, 0x00, 0x40, 0x00, 0x5B, 0x01, 0x64, 0xB8, +0x3C, 0x01, 0x64, 0xB8, 0x22, 0x05, 0x64, 0xB8, +0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x02, 0x00, +0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x08, 0x00, +0x0A, 0x06, 0x64, 0xB8, 0xFE, 0x11, 0x64, 0xB8, +0xA8, 0x06, 0x64, 0xB8, 0x10, 0x07, 0x64, 0xB8, +0x00, 0x16, 0x64, 0xB8, 0x04, 0x16, 0x64, 0xB8, +0x08, 0x16, 0x64, 0xB8, 0xAB, 0x06, 0x64, 0xB8, +0xAA, 0x06, 0x64, 0xB8, 0x13, 0x07, 0x64, 0xB8, +0x12, 0x07, 0x64, 0xB8, 0x03, 0x16, 0x64, 0xB8, +0x02, 0x16, 0x64, 0xB8, 0x07, 0x16, 0x64, 0xB8, +0x06, 0x16, 0x64, 0xB8, 0x0B, 0x16, 0x64, 0xB8, +0x0A, 0x16, 0x64, 0xB8, 0xFC, 0x11, 0x64, 0xB8, +0x57, 0x01, 0x64, 0xB8, 0x00, 0x00, 0x1E, 0x00, +0x00, 0x00, 0x06, 0x00, 0x00, 0x00, 0x03, 0x00, +0x00, 0x00, 0x30, 0x00, 0x00, 0x00, 0x00, 0x03, +0xB1, 0x05, 0x64, 0xB8, 0x22, 0x00, 0x60, 0xB8, +0x04, 0x06, 0x64, 0xB8, 0xFF, 0xFF, 0xFF, 0xFE, +0x00, 0x00, 0x00, 0x01, 0x60, 0x16, 0x64, 0xB8, +0x09, 0x00, 0x78, 0xB8, 0x31, 0x00, 0x78, 0xB8, +0x14, 0x00, 0x78, 0xB8, 0x1D, 0x04, 0x64, 0xB8, +0x7A, 0x04, 0x64, 0xB8, 0x24, 0x04, 0x64, 0xB8, +0x80, 0x01, 0x64, 0xB8, 0x84, 0x01, 0x64, 0xB8, +0x00, 0x00, 0x00, 0x80, 0x74, 0x06, 0x64, 0xB8, +0x00, 0x00, 0x01, 0x80, 0x70, 0x06, 0x64, 0xB8, +0x72, 0x06, 0x64, 0xB8, 0xC3, 0x01, 0x64, 0xB8, +0xA9, 0x00, 0x78, 0xB8, 0x61, 0x00, 0x78, 0xB8, +0x00, 0x00, 0x78, 0xB8, 0x01, 0x00, 0x78, 0xB8, +0xFF, 0xFF, 0x77, 0xB8, 0xB9, 0x00, 0x78, 0xB8, +0xC1, 0x01, 0x64, 0xB8, 0xB9, 0x01, 0x64, 0xB8, +0xC7, 0x01, 0x64, 0xB8, 0x00, 0x00, 0xFF, 0x00, +0x04, 0x00, 0x78, 0xB8, 0x05, 0x00, 0x78, 0xB8, +0x46, 0x00, 0x78, 0xB8, 0x50, 0x00, 0x78, 0xB8, +0x40, 0x00, 0x78, 0xB8, 0x4A, 0x00, 0x78, 0xB8, +0x30, 0x00, 0x78, 0xB8, 0x34, 0x00, 0x78, 0xB8, +0x24, 0x01, 0x64, 0xB8, 0xB8, 0x01, 0x64, 0xB8, +0x28, 0x00, 0x78, 0xB8, 0x90, 0x06, 0x64, 0xB8, +0x18, 0x06, 0x60, 0xB8, 0x18, 0x06, 0x64, 0xB8, +0x10, 0x06, 0x60, 0xB8, 0x10, 0x06, 0x64, 0xB8, +0x08, 0x07, 0x60, 0xB8, 0x08, 0x07, 0x64, 0xB8, +0x00, 0x07, 0x60, 0xB8, 0x00, 0x07, 0x64, 0xB8, +0x28, 0x16, 0x60, 0xB8, 0x28, 0x16, 0x64, 0xB8, +0x20, 0x16, 0x60, 0xB8, 0x20, 0x16, 0x64, 0xB8, +0x38, 0x16, 0x60, 0xB8, 0x38, 0x16, 0x64, 0xB8, +0x30, 0x16, 0x60, 0xB8, 0x30, 0x16, 0x64, 0xB8, +0x48, 0x16, 0x60, 0xB8, 0x48, 0x16, 0x64, 0xB8, +0x40, 0x16, 0x60, 0xB8, 0x40, 0x16, 0x64, 0xB8, +0x18, 0x00, 0x78, 0xB8, 0x10, 0x00, 0x78, 0xB8, +0x08, 0x00, 0x78, 0xB8, 0x0A, 0x00, 0x78, 0xB8, +0x4D, 0x01, 0x64, 0xB8, 0x00, 0x01, 0x64, 0xB8, +0x1C, 0x01, 0x64, 0xB8, 0xFF, 0xFF, 0x03, 0x00, +0x09, 0x06, 0x64, 0xB8, 0x08, 0x06, 0x64, 0xB8, +0xFF, 0xFF, 0xFF, 0x7F, 0x38, 0x00, 0x78, 0xB8, +0x7A, 0x00, 0x78, 0xB8, 0x60, 0x00, 0x78, 0xB8, +0x54, 0x00, 0x78, 0xB8, 0xC0, 0x01, 0x64, 0xB8, +0x18, 0x11, 0x64, 0xB8, 0x20, 0x00, 0x78, 0xB8, +0xC4, 0x01, 0x64, 0xB8, 0xA5, 0xA5, 0xA5, 0xA5, +0x02, 0x00, 0x78, 0xB8, 0x06, 0x00, 0x78, 0xB8, +0x0C, 0x00, 0x78, 0xB8, 0xC2, 0x01, 0x64, 0xB8, +0x0D, 0x00, 0x78, 0xB8, 0x0E, 0x00, 0x78, 0xB8, +0x0F, 0x00, 0x78, 0xB8, 0x88, 0x00, 0x60, 0xB8, +0x8B, 0x00, 0x60, 0xB8, 0x84, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x00, 0x02, 0xCB, 0x01, 0x64, 0xB8, +0x00, 0x00, 0x00, 0x60, 0xE0, 0x00, 0x60, 0xB8, +0xE1, 0x00, 0x60, 0xB8, 0xE8, 0x12, 0x64, 0xB8, +0x00, 0x00, 0x00, 0x04, 0xFF, 0xFF, 0xFF, 0xFB, +0xFF, 0xFF, 0xFF, 0xDF, 0xFF, 0xFF, 0xFF, 0x1F, +0x04, 0x00, 0x60, 0xB8, 0x04, 0x00, 0x64, 0xB8, +0x08, 0x00, 0x60, 0xB8, 0x08, 0x00, 0x64, 0xB8, +0x24, 0x00, 0x60, 0xB8, 0x80, 0x00, 0x60, 0xB8, +0xFF, 0xFF, 0xFE, 0xFF, 0xFF, 0xFF, 0xFD, 0xFF, +0xCC, 0x07, 0x64, 0xB8, 0x82, 0x10, 0x60, 0xB8, +0x42, 0x34, 0x00, 0xB8, 0x00, 0x0C, 0x01, 0x00, +0x01, 0x00, 0x66, 0xB8, 0xFF, 0xFF, 0x0B, 0xFF, +0x00, 0x00, 0x70, 0x00, 0xFF, 0xFF, 0x7A, 0xFF, +0x00, 0x00, 0xD0, 0x00, 0xFF, 0xFF, 0xDA, 0xFF, +0xFF, 0xFF, 0x0F, 0x00, 0xFF, 0xFF, 0xFF, 0x0F, +0x00, 0xFF, 0xF9, 0xFF, 0x00, 0x00, 0xFE, 0x1F, +0x1C, 0x0C, 0xB8, 0x64, 0x67, 0x56, 0x23, 0x01, +0xFF, 0xFF, 0xF7, 0xFF, 0xFF, 0xFC, 0xFE, 0xFF, +0x00, 0x01, 0x01, 0x00, 0x00, 0xFC, 0xCF, 0xFF, +0x00, 0x00, 0x01, 0x10, 0x00, 0xF3, 0x3F, 0xFF, +0x01, 0x00, 0x02, 0x20, 0x00, 0xCF, 0xFF, 0xFC, +0x02, 0x00, 0x04, 0x40, 0x00, 0xFC, 0xCE, 0xEF, +0x40, 0x02, 0x20, 0x00, 0x80, 0x03, 0x30, 0x00, +0x00, 0x00, 0x80, 0x01, 0xCC, 0x06, 0x64, 0xB8, +0x96, 0x02, 0x64, 0xB8, 0x00, 0x00, 0x70, 0xB8, +0x18, 0x00, 0x70, 0xB8, 0x0B, 0x00, 0x70, 0xB8, +0x02, 0x00, 0x70, 0xB8, 0x94, 0x02, 0x64, 0xB8, +0x97, 0x02, 0x64, 0xB8, 0x84, 0x02, 0x64, 0xB8, +0x54, 0x02, 0x64, 0xB8, 0x50, 0x02, 0x64, 0xB8, +0x4C, 0x02, 0x64, 0xB8, 0x48, 0x02, 0x64, 0xB8, +0x44, 0x02, 0x64, 0xB8, 0xCC, 0x01, 0x64, 0xB8, +0xF4, 0x11, 0x64, 0xB8, 0xF5, 0x11, 0x64, 0xB8, +0xD4, 0x04, 0x60, 0xB8, 0xD4, 0x04, 0x64, 0xB8, +0x84, 0x04, 0x60, 0xB8, 0x84, 0x04, 0x64, 0xB8, +0xC8, 0x04, 0x60, 0xB8, 0xC8, 0x04, 0x64, 0xB8, +0x78, 0x04, 0x60, 0xB8, 0x78, 0x04, 0x64, 0xB8, +0xCF, 0x01, 0x64, 0xB8, 0x34, 0x01, 0x64, 0xB8, +0x64, 0x05, 0x64, 0xB8, 0x44, 0x00, 0x60, 0xB8, +0x60, 0x00, 0x60, 0xB8, 0x1F, 0x00, 0x60, 0xB8, +0x01, 0xEA, 0xEF, 0xFD, 0x02, 0xEA, 0xEF, 0xFD, +0xC8, 0x01, 0x64, 0xB8, 0xC9, 0x01, 0x64, 0xB8, +0xA0, 0x01, 0x64, 0xB8, 0xC6, 0x01, 0x64, 0xB8, +0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x05, +0x64, 0x01, 0x64, 0xB8, 0x53, 0x05, 0x64, 0xB8, +0x77, 0x05, 0x64, 0xB8, 0x68, 0x05, 0x64, 0xB8, +0x94, 0x01, 0x64, 0xB8, 0x00, 0x00, 0x66, 0xB8, +0x00, 0x10, 0x66, 0xB8, 0x00, 0x1C, 0x66, 0xB8, +0x54, 0x00, 0x60, 0xB8, 0x50, 0x00, 0x60, 0xB8, +0x9A, 0x01, 0x64, 0xB8, 0x99, 0x01, 0x64, 0xB8, +0x30, 0x01, 0x64, 0xB8, 0x20, 0x01, 0x64, 0xB8, +0x24, 0x11, 0x64, 0xB8, 0x20, 0x11, 0x64, 0xB8, +0x2C, 0x11, 0x64, 0xB8, 0x28, 0x11, 0x64, 0xB8, +0x34, 0x11, 0x64, 0xB8, 0x30, 0x11, 0x64, 0xB8, +0x38, 0x01, 0x64, 0xB8, 0x3C, 0x11, 0x64, 0xB8, +0x38, 0x11, 0x64, 0xB8, 0xE4, 0x11, 0x64, 0xB8, +0xE0, 0x11, 0x64, 0xB8, 0x00, 0x40, 0xE0, 0x03, +0x01, 0x60, 0x00, 0x03, 0xE0, 0x04, 0x64, 0xB8, +0xE3, 0x04, 0x64, 0xB8, 0xE0, 0x12, 0x64, 0xB8, +0x08, 0x02, 0x64, 0xB8, 0xB4, 0x00, 0x60, 0xB8, +0x2F, 0x01, 0x64, 0xB8, 0x00, 0x28, 0x64, 0xB8, +0x00, 0x2C, 0x64, 0xB8, 0x00, 0x38, 0x64, 0xB8, +0x00, 0x3C, 0x64, 0xB8, 0xF8, 0x05, 0x64, 0xB8, +0xF9, 0x05, 0x64, 0xB8, 0xFA, 0x05, 0x64, 0xB8, +0xFB, 0x05, 0x64, 0xB8, 0x83, 0x00, 0x60, 0xB8, +0x08, 0x01, 0x64, 0xB8, 0x90, 0x00, 0x60, 0xB8, +0x92, 0x00, 0x60, 0xB8, 0x92, 0x06, 0x64, 0xB8, +0xF1, 0x11, 0x64, 0xB8, 0x03, 0x00, 0x78, 0xB8, +0xFF, 0xFF, 0x01, 0xFF, 0x12, 0x05, 0x64, 0xB8, +0x10, 0x05, 0x64, 0xB8, 0xB8, 0x05, 0x64, 0xB8, +0xBC, 0x05, 0x64, 0xB8, 0x00, 0x00, 0x80, 0x00, +0x5F, 0x11, 0x64, 0xB8, 0xFE, 0xFF, 0xFF, 0x7F, +0x30, 0x00, 0x78, 0x18, 0x40, 0x00, 0x00, 0xB5, +0x44, 0x00, 0x00, 0xB5, 0x48, 0x00, 0x00, 0xB5, +0x4C, 0x00, 0x00, 0xB5, 0x00, 0x00, 0x10, 0x00, +0xA4, 0x04, 0x64, 0xB8, 0xA8, 0x04, 0x64, 0xB8, +0xAF, 0x01, 0x64, 0xB8, 0x00, 0x00, 0x20, 0x00, +0x7E, 0x04, 0x64, 0xB8, 0x20, 0x04, 0x64, 0xB8, +0x04, 0x10, 0x66, 0xB8, 0x08, 0x10, 0x66, 0xB8, +0x0C, 0x10, 0x66, 0xB8, 0x7D, 0x04, 0x64, 0xB8, +0x7C, 0x04, 0x64, 0xB8, 0x14, 0x11, 0x64, 0xB8, +0x16, 0x11, 0x64, 0xB8, 0x17, 0x11, 0x64, 0xB8, +0xD4, 0x07, 0x64, 0xB8, 0x0F, 0x06, 0x64, 0xB8, +0x02, 0x06, 0x64, 0xB8, 0x98, 0x01, 0x64, 0xB8, +0xFF, 0xFF, 0xC0, 0xFF, 0x40, 0x01, 0x00, 0x80, +0x00, 0x98, 0x00, 0x80, 0x7B, 0x05, 0x64, 0xB8, +0x73, 0x05, 0x64, 0xB8, 0x01, 0x01, 0x64, 0xB8, +0xB7, 0x06, 0x64, 0xB8, 0xB4, 0x06, 0x64, 0xB8, +0x02, 0x00, 0x60, 0xB8, 0x68, 0x06, 0x64, 0xB8, +0xFF, 0xFF, 0xCF, 0xFF, 0x5C, 0x05, 0x64, 0xB8, +0x38, 0x06, 0x64, 0xB8, 0xA0, 0x06, 0x64, 0xB8, +0xAA, 0x00, 0x60, 0xB8, 0xA8, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x02, 0x80, 0x4C, 0x00, 0x60, 0xB8, +0xFF, 0xFF, 0x7F, 0xFE, 0x70, 0x00, 0x60, 0xB8, +0x00, 0x00, 0x78, 0x18, 0xE4, 0x00, 0x60, 0xB8, +0xE8, 0x00, 0x60, 0xB8, 0xE9, 0x00, 0x60, 0xB8, +0xEA, 0x00, 0x60, 0xB8, 0xEB, 0x00, 0x60, 0xB8, +0xE5, 0x00, 0x60, 0xB8, 0x44, 0x00, 0x02, 0x00, +0xA0, 0x07, 0x64, 0xB8, 0xF4, 0x00, 0x60, 0xB8, +0x91, 0x00, 0x60, 0xB8, 0x64, 0x00, 0x60, 0xB8, +0x40, 0x00, 0x60, 0xB8, 0x00, 0x00, 0xC0, 0x00, +0x00, 0x10, 0x24, 0x00, 0x82, 0x82, 0x62, 0x00, +0xAB, 0xF0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, +0x10, 0xF0, 0x23, 0x6A, 0x40, 0xF2, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x00, 0xF4, 0x11, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xA0, 0xF4, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x20, 0xF5, 0x0D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x02, 0xF4, 0x1D, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x22, 0xF5, 0x19, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0x02, 0xF4, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF5, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF4, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF2, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x60, 0xF5, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA0, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA0, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF1, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x61, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF5, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF1, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF6, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x62, 0xF1, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA2, 0xF0, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF6, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF5, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x0E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x60, 0xF0, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x7F, 0xF6, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC2, 0xF5, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x5F, 0xF6, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF7, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x42, 0xF6, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF6, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x2E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x23, 0x6A, 0xE2, 0xF3, 0x05, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xFF, 0xF7, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xBF, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF0, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE0, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x4E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF3, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x80, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF3, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x02, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE2, 0xF1, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x62, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC2, 0xF4, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA1, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x41, 0xF4, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF2, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC1, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x00, 0xF7, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x61, 0xF0, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF0, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x40, 0xF7, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x01, 0xF1, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x21, 0xF1, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x22, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x82, 0xF7, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA2, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x1F, 0xF6, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x63, 0xF0, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA3, 0xF0, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC3, 0xF0, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF3, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x83, 0xF3, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC3, 0xF3, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x03, 0xF4, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF4, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x63, 0xF4, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA3, 0xF6, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE3, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF7, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x23, 0xF7, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA4, 0xF0, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x04, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x64, 0xF1, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x84, 0xF3, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF3, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x04, 0xF4, 0x1C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x44, 0xF4, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xEE, 0xF7, 0x5C, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x4F, 0xF7, 0x14, 0x4C, +0x00, 0x6D, 0x07, 0x6E, 0x40, 0xEA, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x04, 0x6B, 0xC8, 0xF3, +0x7C, 0xC2, 0x03, 0x6B, 0xC8, 0xF3, 0x7D, 0xC2, +0x64, 0x6B, 0xC8, 0xF3, 0x7E, 0xCA, 0x05, 0x6B, +0xE8, 0xF3, 0x60, 0xC2, 0xE8, 0xF3, 0x61, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x6C, +0x70, 0x6E, 0x28, 0xF5, 0x1C, 0x4C, 0x00, 0x6D, +0x30, 0xF0, 0x20, 0x68, 0x40, 0xEA, 0xC0, 0xF1, +0x08, 0x48, 0x00, 0x18, 0xDF, 0xC7, 0x02, 0x6A, +0x68, 0xF3, 0x56, 0xC0, 0x01, 0x6A, 0x88, 0xF3, +0x42, 0xC0, 0x88, 0xF3, 0x43, 0xC0, 0x05, 0x6A, +0x88, 0xF3, 0x4A, 0xC8, 0x88, 0xF3, 0x5B, 0xA0, +0x10, 0x69, 0x88, 0xF3, 0x24, 0xC0, 0x04, 0x4A, +0x88, 0xF3, 0x56, 0xC0, 0x88, 0xF3, 0x37, 0xC0, +0x80, 0x18, 0x37, 0x05, 0x00, 0x6C, 0xA4, 0x67, +0x00, 0x18, 0x24, 0xC6, 0x02, 0x6C, 0x0C, 0x6D, +0x00, 0x18, 0x24, 0xC6, 0x01, 0x6C, 0x0C, 0x6D, +0x00, 0x18, 0x24, 0xC6, 0x30, 0xF0, 0x20, 0x6C, +0x00, 0x6D, 0x48, 0xF5, 0x10, 0x4C, 0x00, 0x18, +0xD4, 0xEB, 0xE8, 0xF3, 0x66, 0xA0, 0x02, 0x6A, +0xE8, 0xF3, 0x44, 0xC0, 0x0F, 0x6A, 0xE8, 0xF3, +0x45, 0xC0, 0x01, 0x6A, 0x6C, 0xEA, 0x28, 0x6B, +0x6D, 0xEA, 0xE8, 0xF3, 0x46, 0xC0, 0x07, 0x6A, +0xE8, 0xF3, 0x47, 0xC0, 0x88, 0xF3, 0x5B, 0xA0, +0x01, 0x6C, 0x88, 0xF3, 0x37, 0xC0, 0x04, 0x4A, +0x88, 0xF3, 0x56, 0xC0, 0x00, 0x18, 0x1F, 0xC7, +0x00, 0x6C, 0xA4, 0x67, 0x00, 0x18, 0x6D, 0xCD, +0x01, 0x6C, 0x00, 0x6D, 0x00, 0x18, 0x6D, 0xCD, +0x02, 0x6C, 0x00, 0x6D, 0x00, 0x18, 0x6D, 0xCD, +0x03, 0x6C, 0x00, 0x6D, 0x00, 0x18, 0x6D, 0xCD, +0x04, 0x6C, 0x00, 0x6D, 0x00, 0x18, 0x6D, 0xCD, +0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF5, 0x60, 0x9A, +0xFC, 0x6A, 0x00, 0x6D, 0x80, 0xA3, 0xC5, 0x67, +0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF2, 0x58, 0x9A, 0xFF, 0x6C, 0x40, 0xEA, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x30, 0x6A, +0x00, 0xF0, 0x00, 0x4A, 0x00, 0x6B, 0xC1, 0xF6, +0x62, 0xC2, 0xC1, 0xF6, 0x63, 0xC2, 0xC1, 0xF6, +0x64, 0xC2, 0xC1, 0xF6, 0x65, 0xC2, 0x20, 0xE8, +0x10, 0xF0, 0x23, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x22, 0xF5, 0x19, 0x4B, 0x40, 0xF1, 0x68, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x40, 0xF1, 0x08, 0x4A, +0x40, 0xF5, 0x05, 0x4B, 0x61, 0xDA, 0x10, 0xF0, +0x23, 0x6B, 0xC0, 0xF5, 0x01, 0x4B, 0x62, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0xA0, 0xF5, 0x11, 0x4B, +0x63, 0xDA, 0x10, 0xF0, 0x23, 0x6B, 0xA0, 0xF5, +0x01, 0x4B, 0x64, 0xDA, 0x10, 0xF0, 0x23, 0x6B, +0x80, 0xF5, 0x11, 0x4B, 0x65, 0xDA, 0x10, 0xF0, +0x23, 0x6B, 0x80, 0xF5, 0x01, 0x4B, 0x66, 0xDA, +0x10, 0xF0, 0x23, 0x6B, 0x60, 0xF5, 0x11, 0x4B, +0x67, 0xDA, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF4, 0x17, 0x4A, 0x67, 0x42, 0x09, 0x4B, +0x00, 0x6C, 0x80, 0xC2, 0x01, 0x4A, 0x6A, 0xEA, +0xFB, 0x61, 0x42, 0xF4, 0x10, 0x6A, 0x1F, 0xF7, +0x00, 0x6B, 0x4C, 0xEB, 0x02, 0xF0, 0x00, 0x73, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF4, 0x6C, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF4, 0x70, 0x9B, 0x6D, 0xE2, +0x04, 0x4A, 0x00, 0x6C, 0x62, 0xF4, 0x00, 0x72, +0x80, 0xDB, 0xE9, 0x61, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0x56, 0xF7, 0x48, 0x9A, 0x03, 0x6D, 0xFF, 0x6B, +0x80, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF7, +0x4C, 0x9A, 0x00, 0xF5, 0x82, 0x34, 0xAC, 0xEC, +0x40, 0x9A, 0x01, 0x74, 0x42, 0x32, 0x52, 0x32, +0xAC, 0xEA, 0x06, 0x60, 0x0A, 0x2C, 0x02, 0x5A, +0x28, 0x6C, 0x0D, 0x60, 0x50, 0x6C, 0x0B, 0x10, +0x02, 0x5A, 0x14, 0x6C, 0x08, 0x60, 0x28, 0x6C, +0x04, 0x10, 0x02, 0x5A, 0x0A, 0x6C, 0x03, 0x60, +0x14, 0x6C, 0x84, 0xEA, 0x6C, 0xEC, 0x80, 0x18, +0xA0, 0x06, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0x00, 0x6B, 0x80, 0xF2, 0x7B, 0xC2, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF5, 0x7C, 0x9B, +0x00, 0x6A, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0x16, 0xF7, 0x6C, 0x9B, 0x40, 0xC3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x68, 0x04, 0xD2, 0x04, 0x94, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0x6D, 0x4C, 0xF7, +0x14, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0x05, 0xD2, 0x05, 0x94, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0x6D, 0xC0, 0xF6, +0x14, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x30, 0x69, +0x4E, 0xF2, 0x4C, 0x98, 0x00, 0xF0, 0x00, 0x49, +0x91, 0x67, 0x00, 0x6D, 0xC1, 0xF7, 0x08, 0x6E, +0x40, 0xEA, 0x80, 0x18, 0x83, 0x05, 0x04, 0x92, +0x00, 0x68, 0x40, 0xF0, 0x00, 0xC1, 0x80, 0xF0, +0x0C, 0xDA, 0x80, 0x18, 0x8A, 0x05, 0x00, 0x18, +0x7F, 0xDD, 0x05, 0x92, 0x30, 0xF0, 0x20, 0x6C, +0xED, 0xF0, 0x16, 0x4C, 0x80, 0xF2, 0x1C, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0xED, 0xF0, 0x06, 0x4A, +0x00, 0x6B, 0x60, 0xC2, 0x70, 0xC2, 0x01, 0x4A, +0x62, 0x67, 0x8E, 0xEB, 0xF9, 0x2B, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x28, 0xF1, +0x73, 0xC2, 0x2C, 0xF7, 0x7E, 0xC2, 0x2C, 0xF7, +0x7F, 0xC2, 0x28, 0xF1, 0x72, 0xC2, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x80, 0x18, 0xA1, 0x05, +0x80, 0x18, 0x18, 0x06, 0x80, 0x18, 0xF2, 0x13, +0x80, 0x18, 0x41, 0x05, 0x80, 0x18, 0x2F, 0x05, +0x80, 0x18, 0xCB, 0x0D, 0x80, 0x18, 0x82, 0x07, +0x80, 0x18, 0x95, 0x07, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF5, 0x44, 0x9A, 0x40, 0xEA, 0x80, 0x18, +0xB1, 0x06, 0x00, 0x18, 0x78, 0xE6, 0x00, 0x18, +0x9E, 0xE6, 0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF5, +0x60, 0x9A, 0xFF, 0x6C, 0x04, 0x6D, 0x40, 0xA3, +0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x6B, 0xCF, 0xF4, +0x00, 0x4A, 0xA0, 0xF0, 0x6E, 0xC2, 0xA0, 0xF0, +0x6F, 0xC2, 0x10, 0xF0, 0x30, 0x6A, 0x00, 0xF0, +0x00, 0x4A, 0x40, 0xF0, 0x60, 0xC2, 0x40, 0xF0, +0x61, 0xC2, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0x77, 0xF0, 0x48, 0x9A, 0x01, 0x6B, 0x60, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0x77, 0xF0, 0x8C, 0x9A, 0xFF, 0x6B, 0x20, 0x6D, +0x40, 0xA4, 0x6C, 0xEA, 0xAD, 0xEA, 0x6C, 0xEA, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x77, 0xF0, +0x90, 0x9A, 0x08, 0x6D, 0x40, 0xA4, 0x6C, 0xEA, +0xAD, 0xEA, 0x6C, 0xEA, 0x40, 0xC4, 0x20, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0x77, 0xF0, 0x78, 0x9A, +0xFD, 0x6A, 0xFF, 0x6C, 0xA0, 0xA3, 0xAC, 0xEA, +0x40, 0xC3, 0x40, 0xA3, 0x01, 0x6D, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6A, 0x77, 0xF0, 0x1C, 0x9A, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, 0x90, 0x67, +0x00, 0x6D, 0x02, 0xF0, 0x00, 0x6E, 0x40, 0xEA, +0x04, 0x6A, 0x40, 0xC0, 0x10, 0xF0, 0x24, 0x6A, +0x97, 0xF0, 0x40, 0x9A, 0x20, 0x48, 0x0E, 0xEA, +0xF7, 0x2A, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0x97, 0xF0, 0x84, 0x9B, 0x4E, 0xF2, +0x4C, 0x9A, 0x00, 0x6D, 0x00, 0xF4, 0x00, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x04, 0x90, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x10, 0xF0, 0x24, 0x6A, +0xD7, 0xF0, 0xAC, 0x9A, 0x30, 0xF0, 0x20, 0x6B, +0xE0, 0xF3, 0x12, 0x6E, 0xC0, 0xF1, 0xC8, 0xDB, +0x01, 0xF7, 0x01, 0x6A, 0xC0, 0xF1, 0x08, 0x4B, +0x00, 0x6C, 0x42, 0xDB, 0x43, 0xDB, 0xA1, 0xDB, +0x84, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x97, 0xF0, +0x78, 0x9B, 0xC0, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0x97, 0xF0, 0x7C, 0x9B, 0xA0, 0xDB, 0x10, 0xF0, +0x24, 0x6B, 0xB7, 0xF0, 0x64, 0x9B, 0x40, 0xDB, +0x10, 0xF0, 0x24, 0x6B, 0xB7, 0xF0, 0x6C, 0x9B, +0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF0, +0x54, 0x9A, 0x80, 0xDA, 0x20, 0xE8, 0x00, 0x65, +0x80, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xE0, 0xF1, +0x58, 0xDB, 0x10, 0xF0, 0x24, 0x6B, 0x97, 0xF0, +0x6C, 0x9B, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6B, 0xD7, 0xF0, 0x90, 0x9B, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x80, 0xF1, 0x06, 0x6D, 0xFF, 0x6B, 0xAE, 0xDA, +0x8F, 0xDA, 0x70, 0xDA, 0x10, 0xF0, 0x24, 0x6A, +0xB7, 0xF0, 0x58, 0x9A, 0xA0, 0xDA, 0x10, 0xF0, +0x24, 0x6A, 0xD7, 0xF0, 0x40, 0x9A, 0x80, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, 0x48, 0x9A, +0x60, 0xDA, 0x20, 0xE8, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x80, 0x18, 0x7A, 0x07, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF2, 0x5C, 0xC3, +0x80, 0x18, 0x30, 0x06, 0x00, 0x18, 0x2D, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF0, 0x5C, 0x9A, +0x3F, 0x6B, 0x60, 0xC2, 0x80, 0x18, 0x21, 0x06, +0x80, 0x18, 0x25, 0x06, 0x80, 0x18, 0xA6, 0x06, +0x80, 0x18, 0x38, 0x06, 0x80, 0x18, 0x48, 0x07, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x30, 0xF0, +0x20, 0x68, 0x00, 0x6A, 0xC0, 0xF1, 0x08, 0x48, +0x01, 0x6C, 0x02, 0x6D, 0x00, 0x6E, 0x40, 0xF0, +0x50, 0xC8, 0x00, 0x18, 0x66, 0xD5, 0x40, 0xF0, +0xD0, 0xA8, 0x01, 0x6C, 0x03, 0x6D, 0xC2, 0x36, +0x00, 0x18, 0x66, 0xD5, 0x05, 0x97, 0x04, 0x90, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x00, 0x18, 0x4E, 0xE0, 0x00, 0x18, 0x6D, 0xE0, +0x80, 0x18, 0x4D, 0x06, 0x80, 0x18, 0x6A, 0x06, +0x80, 0x18, 0x64, 0x06, 0x80, 0x18, 0x8A, 0x06, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0xCB, 0xD6, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x54, 0x9A, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x81, 0xF4, 0x10, 0x6B, 0x28, 0xF1, 0x78, 0xDA, +0x00, 0xF2, 0x00, 0x4B, 0x28, 0xF1, 0x7C, 0xDA, +0x01, 0xF2, 0x00, 0x4B, 0x48, 0xF1, 0x60, 0xDA, +0x00, 0xF2, 0x00, 0x4B, 0x48, 0xF1, 0x64, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x77, 0xF1, 0x50, 0x9A, +0xE0, 0xF1, 0x1B, 0x6B, 0x6B, 0xEB, 0x60, 0xCA, +0x10, 0xF0, 0x24, 0x6A, 0x77, 0xF1, 0x74, 0x9A, +0xFB, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x20, 0xE8, 0x00, 0x65, 0x10, 0xF0, 0x23, 0x6A, +0x6B, 0xF4, 0x05, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x4C, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x6B, 0xF4, 0x19, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x50, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x50, 0xF0, 0x09, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x54, 0xDB, 0x10, 0xF0, 0x30, 0x6A, +0xC3, 0xF2, 0x09, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x58, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x54, 0xF7, 0x1D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF2, 0x5C, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xD2, 0xF6, 0x15, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x6E, 0xF2, 0x58, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x92, 0xF7, 0x09, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x6E, 0xF2, 0x5C, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0xAC, 0xF3, 0x19, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x8E, 0xF2, 0x5C, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x4A, 0xF6, 0x15, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0xEA, 0xF5, 0x1D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x44, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xF1, 0xF6, 0x0D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x48, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x8F, 0xF4, 0x1D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x4C, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0xEF, 0xF4, 0x05, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x50, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x34, 0xF5, 0x05, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x54, 0xDB, 0x10, 0xF0, 0x30, 0x6A, +0x69, 0xF4, 0x1D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xEE, 0xF4, 0x48, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xF5, 0xF5, 0x0D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF5, 0x4C, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF5, 0x15, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xEE, 0xF5, 0x44, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x55, 0xF3, 0x15, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xEE, 0xF4, 0x50, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xD5, 0xF3, 0x09, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xEE, 0xF4, 0x54, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0xCB, 0xF6, 0x01, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x58, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0xCC, 0xF0, 0x05, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xAE, 0xF2, 0x5C, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x92, 0xF1, 0x1D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF2, 0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x02, 0xF3, 0x01, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF2, 0x44, 0xDB, 0x10, 0xF0, 0x30, 0x6A, +0xE3, 0xF7, 0x0D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x0E, 0xF5, 0x48, 0xDB, 0x10, 0xF0, 0x30, 0x6A, +0x09, 0xF6, 0x15, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x4E, 0xF3, 0x50, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0xE9, 0xF2, 0x05, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x6E, 0xF3, 0x40, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0xC5, 0xF0, 0x05, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x48, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0xC7, 0xF0, 0x01, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x4C, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x27, 0xF2, 0x0D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x50, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x47, 0xF1, 0x09, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0x2E, 0xF4, 0x54, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x91, 0xF7, 0x11, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x0B, 0xF4, 0x05, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x54, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x2B, 0xF4, 0x11, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x5C, 0xDB, 0x10, 0xF0, 0x23, 0x6A, +0x0B, 0xF4, 0x11, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x58, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0x50, 0xF6, 0x0D, 0x4A, 0x30, 0xF0, 0x20, 0x6B, +0xEE, 0xF4, 0x40, 0xDB, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x97, 0xF1, 0x4C, 0x9A, +0xE5, 0xF6, 0x1F, 0x6B, 0xFF, 0x6C, 0x60, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0x97, 0xF1, 0x50, 0x9A, +0x10, 0x6B, 0x40, 0x6E, 0x60, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x97, 0xF1, 0x54, 0x9A, 0x01, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF6, +0xBC, 0x9A, 0x40, 0xA5, 0x8C, 0xEA, 0x40, 0xC5, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF4, 0x7C, 0x9A, +0x40, 0xA3, 0x8C, 0xEA, 0xCD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x40, 0xA3, 0xB8, 0x4E, 0x8C, 0xEA, +0xCC, 0xEA, 0x02, 0x6E, 0xCD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x80, 0xA3, 0xEF, 0x6A, 0x8C, 0xEA, +0x40, 0xC3, 0x10, 0xF0, 0x24, 0x6A, 0x97, 0xF1, +0x58, 0x9A, 0x00, 0xF2, 0x01, 0x6C, 0x8B, 0xEC, +0x60, 0x9A, 0x8C, 0xEB, 0x60, 0xDA, 0x60, 0x9A, +0x00, 0xF1, 0x00, 0x4C, 0x8C, 0xEB, 0x60, 0xDA, +0x10, 0xF0, 0x24, 0x6B, 0x40, 0x9D, 0xD6, 0xF4, +0x78, 0x9B, 0x6D, 0xEA, 0x40, 0xDD, 0x10, 0xF0, +0x24, 0x6A, 0x97, 0xF1, 0x5C, 0x9A, 0x60, 0xA2, +0x04, 0x5B, 0x02, 0x60, 0x04, 0x6B, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF4, 0x5C, 0x9A, +0x7F, 0x6B, 0x80, 0xA2, 0x8C, 0xEB, 0x60, 0xC2, +0x80, 0xA2, 0xF7, 0x6B, 0x8C, 0xEB, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0xB7, 0xF1, 0x40, 0x9A, +0x07, 0x6B, 0x60, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF2, 0x5C, 0x9A, +0x60, 0x9A, 0x03, 0x6A, 0x62, 0x33, 0x72, 0x33, +0x4C, 0xEB, 0x02, 0x6A, 0x04, 0x23, 0x01, 0x73, +0x01, 0x6A, 0x01, 0x60, 0x03, 0x6A, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x89, 0xF0, 0x97, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x05, 0x6C, 0x8B, 0xEC, 0x8C, 0xEB, +0x0A, 0x6C, 0x89, 0xF0, 0x98, 0xC2, 0x3F, 0x6C, +0x8C, 0xEB, 0x89, 0xF0, 0x77, 0xC2, 0x00, 0x6B, +0x89, 0xF0, 0x79, 0xC2, 0x89, 0xF0, 0x7A, 0xC2, +0x89, 0xF0, 0x7B, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0x80, 0xF1, 0x68, 0xC2, +0x80, 0xF1, 0x69, 0xC2, 0x80, 0xF1, 0x67, 0xC2, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x69, 0xF2, 0x06, 0x4C, +0x00, 0x6D, 0x07, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x08, 0x6B, +0x89, 0xF0, 0x7F, 0xC2, 0x03, 0x6B, 0xA9, 0xF0, +0x60, 0xC2, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x04, 0x67, +0x80, 0x18, 0x95, 0x07, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x80, 0xA0, 0x89, 0xF0, +0xDE, 0xA2, 0x02, 0x6B, 0x01, 0x6D, 0x6B, 0xEB, +0xAC, 0xEC, 0xCC, 0xEB, 0x8D, 0xEB, 0x83, 0x67, +0xAC, 0xEC, 0x89, 0xF0, 0x7E, 0xC2, 0x2B, 0x24, +0x80, 0xA0, 0x07, 0x6E, 0x92, 0x34, 0xCC, 0xEC, +0x30, 0xF0, 0x20, 0x6E, 0x4F, 0xF6, 0x8E, 0xC6, +0xC0, 0xA0, 0x02, 0x6C, 0xCC, 0xEC, 0xFF, 0x6E, +0xCC, 0xEC, 0x1D, 0x24, 0x81, 0xA0, 0x89, 0xF0, +0x9F, 0xC2, 0x82, 0xA0, 0xA9, 0xF0, 0x80, 0xC2, +0x80, 0xA0, 0x8A, 0x34, 0xAC, 0xEC, 0x88, 0x36, +0x05, 0x6C, 0x8B, 0xEC, 0x6C, 0xEC, 0xCD, 0xEC, +0x89, 0xF0, 0x9E, 0xC2, 0x63, 0xA0, 0xA9, 0xF0, +0x61, 0xC2, 0x60, 0xA0, 0x6E, 0x33, 0xAC, 0xEB, +0x6C, 0x35, 0x09, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, +0xAD, 0xEB, 0x89, 0xF0, 0x7E, 0xC2, 0x05, 0x97, +0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6B, +0xD6, 0xF5, 0x6C, 0x9B, 0xFF, 0x6A, 0x8C, 0xEA, +0x60, 0xAB, 0xE1, 0xF7, 0x1F, 0x6C, 0x30, 0xF0, +0x20, 0x6E, 0x6C, 0xEC, 0x91, 0xE2, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x44, 0x9A, 0x9C, 0x34, +0x70, 0x6D, 0xE8, 0xF5, 0x14, 0x4E, 0x40, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x06, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x49, 0xF2, +0x89, 0xA2, 0x80, 0x18, 0xC6, 0x07, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0xFF, 0x6A, 0xEC, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x68, 0x4E, 0xF2, 0x50, 0x9B, 0x68, 0xF6, +0x04, 0x48, 0x26, 0x67, 0x0A, 0xD4, 0x10, 0x6E, +0x90, 0x67, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6C, +0x0A, 0x95, 0x4E, 0xF2, 0x50, 0x9C, 0x87, 0x40, +0x09, 0x4C, 0x10, 0x6E, 0x40, 0xEA, 0x00, 0xF6, +0x22, 0x34, 0x00, 0xF6, 0x20, 0x32, 0x8D, 0xEA, +0x1F, 0xF7, 0x00, 0x6D, 0x22, 0x34, 0xAC, 0xEC, +0x8D, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0x16, 0xF6, +0x94, 0x9C, 0x20, 0x31, 0x30, 0xF0, 0x20, 0x6B, +0x8C, 0xE9, 0xC0, 0xF1, 0x08, 0x4B, 0x2D, 0xEA, +0xA8, 0xF4, 0x5C, 0xDB, 0x5D, 0x67, 0x87, 0x42, +0x09, 0x4C, 0x40, 0xA4, 0xC8, 0xF4, 0x43, 0xC3, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0x4C, 0xEC, +0x11, 0x6B, 0x8E, 0xEB, 0x05, 0x67, 0x0D, 0x23, +0x3A, 0x6A, 0x8E, 0xEA, 0x3A, 0x22, 0x54, 0x2C, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, 0x58, 0x9A, +0x27, 0x45, 0x03, 0x49, 0x49, 0xE1, 0x80, 0xCA, +0x54, 0x10, 0x87, 0x45, 0x27, 0x45, 0x10, 0xF0, +0x24, 0x6D, 0xF6, 0xF5, 0xB8, 0x9D, 0x13, 0x49, +0x0D, 0x4C, 0xB5, 0xE1, 0x60, 0xCD, 0x10, 0xF0, +0x24, 0x6B, 0x16, 0xF6, 0x78, 0x9B, 0x10, 0xF0, +0x24, 0x6D, 0x16, 0xF6, 0xBC, 0x9D, 0x6D, 0xE4, +0x60, 0xA3, 0xB5, 0xE4, 0xA0, 0xA5, 0x4C, 0xEB, +0x60, 0x33, 0xAC, 0xEA, 0x6D, 0xE2, 0xFF, 0xF7, +0x1F, 0x6A, 0x4C, 0xEB, 0x30, 0xF0, 0x20, 0x6A, +0x2E, 0xF4, 0x5C, 0x9A, 0xA3, 0x67, 0x06, 0xD3, +0x40, 0xEA, 0x04, 0xD2, 0xC7, 0x40, 0x30, 0xF0, +0x20, 0x6A, 0xE7, 0x40, 0x4E, 0xF4, 0x40, 0x9A, +0x11, 0x6C, 0x06, 0x95, 0x05, 0x4E, 0x09, 0x4F, +0x34, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, +0x78, 0x9B, 0x27, 0x45, 0x23, 0x49, 0x6D, 0xE1, +0x40, 0xCB, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x5C, 0x9A, 0x85, 0x67, 0x48, 0x6D, 0x40, 0xEA, +0x42, 0x34, 0xFF, 0xF7, 0x1F, 0x6B, 0x82, 0x34, +0x6C, 0xEA, 0x89, 0xE2, 0x42, 0x34, 0x82, 0x34, +0x49, 0xE4, 0x4F, 0xEA, 0x6C, 0xEA, 0x1A, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, 0x58, 0x9A, +0x27, 0x45, 0x03, 0x49, 0x49, 0xE1, 0x00, 0x6B, +0x60, 0xCA, 0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, +0x5C, 0x9A, 0x90, 0x67, 0x14, 0x6D, 0x40, 0xEA, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF4, +0x40, 0x9A, 0x00, 0x6C, 0x14, 0x6D, 0xC4, 0x67, +0xE4, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xF6, 0xF5, 0xB8, 0x9B, 0xFF, 0x6C, 0x42, 0x33, +0xB5, 0xE1, 0x8C, 0xEB, 0x60, 0xC5, 0x10, 0xF0, +0x24, 0x6B, 0xF6, 0xF5, 0x7C, 0x9B, 0x8C, 0xEA, +0x65, 0xE1, 0x40, 0xC1, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x00, 0xF0, 0x16, 0x02, 0x04, 0x44, 0x04, 0x01, +0x06, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x4C, 0x9A, 0x90, 0x67, 0x01, 0x48, 0x40, 0xEA, +0x06, 0x93, 0x40, 0xC1, 0x01, 0x49, 0x6A, 0xE9, +0xF4, 0x61, 0x00, 0x6A, 0x7D, 0x67, 0x51, 0xE3, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x4D, 0xE3, 0x90, 0xA4, 0x08, 0xF4, 0x62, 0xA3, +0x8E, 0xEB, 0x02, 0x23, 0x00, 0x6A, 0x04, 0x10, +0x01, 0x4A, 0x06, 0x72, 0xEF, 0x61, 0x01, 0x6A, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x07, 0x44, 0x00, 0xF0, +0x16, 0x02, 0x09, 0x48, 0x04, 0x01, 0x06, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, +0x90, 0x67, 0x01, 0x48, 0x40, 0xEA, 0x06, 0x93, +0x40, 0xC1, 0x01, 0x49, 0x6A, 0xE9, 0xF4, 0x61, +0x00, 0x6A, 0x7D, 0x67, 0x51, 0xE3, 0x30, 0xF0, +0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, 0x4D, 0xE3, +0x90, 0xA4, 0x08, 0xF4, 0x68, 0xA3, 0x8E, 0xEB, +0x02, 0x23, 0x00, 0x6A, 0x04, 0x10, 0x01, 0x4A, +0x06, 0x72, 0xEF, 0x61, 0x01, 0x6A, 0x0B, 0x97, +0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0x08, 0x4C, 0xCE, 0xF4, +0x4C, 0x98, 0xA5, 0xE4, 0x81, 0x41, 0x40, 0xEA, +0x10, 0x2A, 0xCE, 0xF4, 0x4C, 0x98, 0x84, 0x41, +0x40, 0xEA, 0x01, 0x72, 0x0A, 0x61, 0xCE, 0xF4, +0x4C, 0x98, 0x87, 0x41, 0x01, 0x4C, 0x40, 0xEA, +0x01, 0x6B, 0x6E, 0xEA, 0x01, 0x5A, 0x58, 0x67, +0x01, 0x10, 0x00, 0x6A, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x4C, 0x98, +0x85, 0xE5, 0x86, 0x41, 0x40, 0xEA, 0x08, 0x72, +0x34, 0x61, 0xCE, 0xF4, 0x4C, 0x98, 0x87, 0x41, +0x40, 0xEA, 0x2F, 0x2A, 0x07, 0x41, 0x05, 0x02, +0x11, 0x48, 0x04, 0x01, 0x06, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, 0x90, 0x67, +0x01, 0x48, 0x40, 0xEA, 0x40, 0xC1, 0x06, 0x92, +0x01, 0x49, 0x4A, 0xE9, 0xF4, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0x5D, 0x67, 0xC0, 0xF1, 0x08, 0x4B, +0x90, 0xA2, 0x08, 0xF4, 0x5E, 0xA3, 0x8E, 0xEA, +0x14, 0x2A, 0x5D, 0x67, 0x91, 0xA2, 0x08, 0xF4, +0x5F, 0xA3, 0x8E, 0xEA, 0x0E, 0x2A, 0x5D, 0x67, +0x92, 0xA2, 0x28, 0xF4, 0x40, 0xA3, 0x8E, 0xEA, +0x08, 0x2A, 0x5D, 0x67, 0x93, 0xA2, 0x28, 0xF4, +0x41, 0xA3, 0x8E, 0xEA, 0x01, 0x5A, 0x58, 0x67, +0x01, 0x10, 0x00, 0x6A, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x04, 0x67, 0x25, 0x67, 0x80, 0x18, 0x44, 0x08, +0x00, 0x6B, 0x08, 0x22, 0x90, 0x67, 0xB1, 0x67, +0x80, 0x18, 0x84, 0x08, 0x4B, 0xEB, 0x4D, 0xEB, +0xC0, 0xF7, 0x62, 0x33, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x43, 0x67, 0x04, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x24, 0x67, 0x05, 0x67, 0x80, 0x18, 0x44, 0x08, +0x4D, 0x22, 0x91, 0x67, 0xB0, 0x67, 0x80, 0x18, +0x84, 0x08, 0x48, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF5, 0x7C, 0xA2, 0x10, 0x6A, 0x08, 0x49, +0x6C, 0xEA, 0x05, 0xE1, 0x1F, 0x22, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x4C, 0x98, 0x87, 0x41, +0x02, 0x4C, 0x40, 0xEA, 0x06, 0x72, 0x16, 0x61, +0xCE, 0xF4, 0x4C, 0x98, 0x87, 0x41, 0x0D, 0x4C, +0x40, 0xEA, 0x10, 0x2A, 0xCE, 0xF4, 0x4C, 0x98, +0x87, 0x41, 0x0E, 0x4C, 0x40, 0xEA, 0x50, 0x72, +0x09, 0x61, 0xCE, 0xF4, 0x4C, 0x98, 0x87, 0x41, +0x1A, 0x4C, 0x40, 0xEA, 0x05, 0x6B, 0x4C, 0xEB, +0x01, 0x6A, 0x21, 0x2B, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF5, 0x7C, 0xA2, 0x04, 0x6A, 0x6C, 0xEA, +0x19, 0x22, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0x4C, 0x98, 0x87, 0x41, 0x02, 0x4C, 0x40, 0xEA, +0x11, 0x72, 0x10, 0x61, 0xCE, 0xF4, 0x4C, 0x98, +0x87, 0x41, 0x0F, 0x4C, 0x40, 0xEA, 0x0A, 0x2A, +0xCE, 0xF4, 0x4C, 0x98, 0x87, 0x41, 0x10, 0x4C, +0x40, 0xEA, 0x89, 0x6B, 0x6E, 0xEA, 0x01, 0x5A, +0x58, 0x67, 0x01, 0x10, 0x00, 0x6A, 0x07, 0x97, +0x06, 0x91, 0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, +0xF9, 0x63, 0x0D, 0x62, 0x0C, 0xD1, 0x0B, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, 0x4C, 0x9A, +0x0E, 0xD4, 0x0F, 0xD5, 0x60, 0xAA, 0xE1, 0xF7, +0x1F, 0x6A, 0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x49, 0xF2, 0x73, 0xA3, 0x69, 0xE2, 0x00, 0x6B, +0x5C, 0x32, 0x04, 0xD3, 0x93, 0x10, 0x10, 0xF0, +0x24, 0x6C, 0xF6, 0xF5, 0x9C, 0x9C, 0x10, 0xF0, +0x24, 0x6D, 0xF6, 0xF5, 0xB8, 0x9D, 0x91, 0xE2, +0x80, 0xA4, 0xB5, 0xE2, 0xA0, 0xA5, 0x6C, 0xEC, +0x80, 0x34, 0xAC, 0xEB, 0x91, 0xE3, 0x0E, 0x91, +0xFF, 0xF7, 0x1F, 0x6B, 0x6C, 0xEC, 0x02, 0x4A, +0x05, 0xD4, 0x91, 0xE2, 0x04, 0x49, 0x07, 0xD2, +0x08, 0xD4, 0x00, 0x68, 0x66, 0x10, 0x12, 0x70, +0x05, 0x61, 0x0E, 0x91, 0x0F, 0x95, 0x06, 0x49, +0xA5, 0xE1, 0x06, 0x10, 0x14, 0x70, 0x04, 0x61, +0x0E, 0x91, 0x0F, 0x92, 0x08, 0x49, 0x45, 0xE1, +0x04, 0x32, 0x10, 0xF0, 0x24, 0x6D, 0x4E, 0x33, +0xF6, 0xF5, 0x18, 0x4D, 0x09, 0xD3, 0xA0, 0x9D, +0x08, 0x93, 0x07, 0x6C, 0x4C, 0xEC, 0xA9, 0xE3, +0x09, 0x93, 0x06, 0xD4, 0x06, 0x95, 0x69, 0xE2, +0x60, 0xA2, 0xFF, 0x6C, 0x01, 0x6A, 0x44, 0xED, +0x8C, 0xEB, 0x4C, 0xEB, 0x6E, 0xEA, 0x15, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, +0x91, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF5, 0x18, 0x4C, 0x07, 0x95, 0x80, 0x9C, +0x8D, 0xE5, 0x0D, 0xE3, 0x60, 0xA3, 0xFF, 0x6D, +0xAC, 0xEB, 0x4E, 0xEB, 0x0F, 0x6A, 0x4C, 0xEB, +0x31, 0x2B, 0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, +0x18, 0x4B, 0x08, 0x94, 0x60, 0x9B, 0xFF, 0x6D, +0x69, 0xE4, 0x09, 0x94, 0x89, 0xE2, 0x06, 0x94, +0x60, 0xA2, 0x01, 0x6A, 0x01, 0x4C, 0x44, 0xEC, +0xAC, 0xEB, 0x4C, 0xEB, 0x6E, 0xEA, 0x15, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, +0x91, 0x67, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6C, +0xF6, 0xF5, 0x18, 0x4C, 0x07, 0x95, 0x80, 0x9C, +0x8D, 0xE5, 0x0D, 0xE3, 0x60, 0xA3, 0xFF, 0x6D, +0xAC, 0xEB, 0x4E, 0xEB, 0xF0, 0x6A, 0x4C, 0xEB, +0x09, 0x2B, 0x01, 0x48, 0xFF, 0x6A, 0x01, 0x49, +0x4C, 0xE8, 0x05, 0x92, 0x43, 0xE8, 0x97, 0x61, +0x01, 0x6A, 0x18, 0x10, 0x05, 0x94, 0x08, 0x93, +0x04, 0x95, 0x84, 0x32, 0xFF, 0x4A, 0x01, 0x4B, +0x4F, 0x32, 0x49, 0xE3, 0x01, 0x4D, 0xFF, 0x6B, +0x6C, 0xED, 0x04, 0xD5, 0x30, 0xF0, 0x20, 0x6B, +0xA8, 0xF5, 0xBE, 0xA3, 0x0F, 0x6C, 0xFF, 0x6B, +0xAC, 0xEC, 0x04, 0x95, 0x82, 0xED, 0x7F, 0xF7, +0x02, 0x61, 0x00, 0x6A, 0x0D, 0x97, 0x0C, 0x91, +0x0B, 0x90, 0x07, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x01, 0x6A, 0x8C, 0xEA, 0x05, 0x2A, 0x30, 0xF0, +0x20, 0x6A, 0x29, 0xF2, 0x7C, 0xA2, 0x04, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF2, 0x7D, 0xA2, +0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF6, 0x71, 0xC2, +0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF6, 0x71, 0xA2, +0x00, 0x6A, 0x07, 0x5B, 0x06, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF2, 0x10, 0x4A, 0x4D, 0xE3, +0x40, 0xA3, 0x20, 0xE8, 0xFD, 0x63, 0x05, 0x62, +0x04, 0xD0, 0xFF, 0x6A, 0x04, 0x67, 0x86, 0x67, +0x4C, 0xE8, 0x4C, 0xED, 0x4C, 0xEC, 0x40, 0x6A, +0x1E, 0x30, 0x4C, 0xED, 0x04, 0x30, 0x00, 0x6A, +0x02, 0x25, 0x80, 0x18, 0x40, 0x09, 0x18, 0x48, +0x09, 0xE2, 0x05, 0x97, 0x04, 0x90, 0xFF, 0x6B, +0x6C, 0xEA, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x04, 0xD0, 0x10, 0xF0, +0x24, 0x6B, 0xD6, 0xF5, 0x6C, 0x9B, 0xFF, 0x6A, +0x4C, 0xEC, 0xA0, 0xAB, 0xE1, 0xF7, 0x1F, 0x6B, +0xAC, 0xEB, 0x61, 0xE4, 0x10, 0xF0, 0x24, 0x6B, +0x36, 0xF6, 0x70, 0x9B, 0x1C, 0x30, 0x6D, 0xE0, +0x80, 0xA3, 0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF5, +0x7C, 0x9B, 0x4C, 0xEC, 0x6D, 0xE0, 0xA0, 0xA3, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF6, 0x74, 0x9B, +0x4C, 0xED, 0x6D, 0xE0, 0xC0, 0xA3, 0x4C, 0xEE, +0x80, 0x18, 0x4F, 0x09, 0x10, 0xF0, 0x24, 0x6C, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF6, 0x8C, 0x9C, +0x36, 0xF6, 0xA8, 0x9B, 0x30, 0xF0, 0x20, 0x6B, +0xE8, 0xF5, 0x00, 0x4B, 0x91, 0xE0, 0xB5, 0xE0, +0x51, 0xE4, 0xC6, 0x43, 0xE0, 0xA5, 0x01, 0x4D, +0xE0, 0xC3, 0xE0, 0xA4, 0x01, 0x4C, 0xEA, 0xC3, +0x01, 0x4B, 0xCA, 0xEB, 0xF7, 0x61, 0x10, 0xF0, +0x24, 0x6B, 0x36, 0xF6, 0x60, 0x9B, 0x61, 0xE0, +0x30, 0xF0, 0x20, 0x6B, 0xE8, 0xF5, 0x06, 0x4B, +0x41, 0xE0, 0x44, 0x43, 0x80, 0xA0, 0x80, 0xC3, +0x87, 0x40, 0x03, 0x4C, 0x80, 0xA4, 0x01, 0x48, +0x8A, 0xC3, 0x01, 0x4B, 0x4A, 0xEB, 0xF6, 0x61, +0x05, 0x97, 0x04, 0x90, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x06, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x49, 0xF2, +0x84, 0xA2, 0x80, 0x18, 0x5C, 0x09, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF5, 0x13, 0x4A, 0xFF, 0x69, 0x67, 0x42, +0x2C, 0xED, 0x01, 0x4B, 0xCC, 0xE9, 0x00, 0x6E, +0xC0, 0xC2, 0x01, 0x4A, 0x6A, 0xEA, 0xFB, 0x61, +0x91, 0xE5, 0x30, 0xF0, 0x20, 0x68, 0x27, 0xE4, +0xCF, 0xF5, 0x13, 0x48, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x4C, 0x9A, 0x91, 0x67, 0x01, 0x49, +0x40, 0xEA, 0x40, 0xC0, 0x30, 0xF0, 0x20, 0x6A, +0x01, 0x48, 0xCF, 0xF5, 0x1B, 0x4A, 0x4A, 0xE8, +0xF1, 0x61, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6B, +0xC8, 0xF5, 0xC9, 0xA3, 0x01, 0x6B, 0xFF, 0x6A, +0xCC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEC, 0x4C, 0xED, +0x01, 0x6A, 0x45, 0x2B, 0x02, 0x6A, 0xAC, 0xEA, +0x12, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF6, +0x78, 0x9A, 0x10, 0xF0, 0x00, 0x6E, 0x40, 0x9B, +0xCC, 0xEA, 0x09, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF6, 0x50, 0x9A, 0xC0, 0xDB, 0x23, 0x6B, +0x60, 0xC2, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x01, 0x6B, 0xAC, 0xEB, 0x2C, 0x23, 0x40, 0x6B, +0x8C, 0xEB, 0x0C, 0x23, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF6, 0x50, 0x9A, 0x22, 0x6B, 0x60, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF6, 0x5C, 0x9A, +0x80, 0xC2, 0x01, 0x6A, 0x9E, 0x33, 0x0C, 0x23, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, +0x21, 0x6B, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF6, 0x5C, 0x9A, 0x80, 0xC2, 0x01, 0x6A, +0x20, 0x6B, 0x8C, 0xEB, 0x0C, 0x23, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, 0x23, 0x6B, +0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF6, +0x5C, 0x9A, 0x80, 0xC2, 0x01, 0x6A, 0x20, 0xE8, +0xFF, 0x6A, 0x8C, 0xEA, 0xA0, 0x72, 0x04, 0x6B, +0x01, 0x60, 0x08, 0x6B, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF6, 0x50, 0x9A, 0x60, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF4, +0x81, 0xA2, 0x01, 0x6B, 0x8D, 0xEB, 0x08, 0xF4, +0x61, 0xC2, 0x20, 0xE8, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0x08, 0xF4, 0xA1, 0xA3, +0x01, 0x6C, 0x44, 0x67, 0x8C, 0xED, 0x04, 0x25, +0xE8, 0xF3, 0x5A, 0xA3, 0x52, 0x32, 0x8C, 0xEA, +0x20, 0xE8, 0x00, 0x65, 0xF8, 0x63, 0x0F, 0x62, +0x0E, 0xD1, 0x0D, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xFF, 0x6A, 0xD6, 0xF5, 0x6C, 0x9B, 0x4C, 0xED, +0x0B, 0xD5, 0x04, 0x67, 0x80, 0xAB, 0xE1, 0xF7, +0x1F, 0x6B, 0x4C, 0xE8, 0x8C, 0xEB, 0x6D, 0xE0, +0x7C, 0x33, 0x0A, 0xD3, 0x10, 0xF0, 0x24, 0x6B, +0x0A, 0x94, 0xF6, 0xF5, 0x78, 0x9B, 0x6D, 0xE4, +0x20, 0xA3, 0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, +0x7C, 0x9B, 0x4C, 0xE9, 0x6D, 0xE4, 0x60, 0xA3, +0x6C, 0xEA, 0x40, 0x32, 0x45, 0xE1, 0xE7, 0xF7, +0x1F, 0x6A, 0x4C, 0xE9, 0x10, 0xF0, 0x24, 0x6B, +0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF6, 0x40, 0x9A, +0x36, 0xF6, 0x70, 0x9B, 0x49, 0xE4, 0x6D, 0xE4, +0x29, 0xE2, 0x2D, 0xE3, 0x00, 0x6C, 0x80, 0xC2, +0x01, 0x4A, 0x6A, 0xEA, 0xFB, 0x61, 0x01, 0x6A, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF4, +0x54, 0x9A, 0x0B, 0x97, 0xFF, 0xF7, 0x1F, 0x6B, +0xC8, 0x41, 0x0A, 0x6D, 0x10, 0x6C, 0x6C, 0xEE, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x49, 0xF2, +0xA7, 0xA2, 0x03, 0xED, 0x1B, 0x60, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF5, 0x4C, 0x9A, 0xB3, 0xE0, +0x9C, 0x34, 0x60, 0xAA, 0x0B, 0x92, 0x30, 0x4C, +0x5B, 0xE1, 0xE1, 0xF7, 0x1F, 0x6A, 0x6C, 0xEA, +0xB5, 0xE2, 0xFF, 0xF7, 0x1F, 0x6B, 0xB0, 0x35, +0x6C, 0xED, 0x30, 0xF0, 0x20, 0x6A, 0x04, 0xD5, +0xF8, 0x4E, 0x8E, 0xF4, 0x50, 0x9A, 0x6C, 0xEC, +0x38, 0x6D, 0x1F, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x4C, 0x9A, 0x0B, 0x94, 0x17, 0xE5, +0x60, 0xAA, 0xE1, 0xF7, 0x1F, 0x6A, 0xBC, 0x35, +0x6C, 0xEA, 0x49, 0xE0, 0x5C, 0x32, 0x08, 0x6B, +0x7A, 0xEA, 0x01, 0x2B, 0xE5, 0xE8, 0xFF, 0xF7, +0x1F, 0x6B, 0x9B, 0xE1, 0x38, 0x4D, 0xF8, 0x4E, +0x30, 0x6C, 0x6C, 0xED, 0x12, 0xEA, 0x6C, 0xEA, +0x04, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF4, +0x50, 0x9A, 0xFF, 0x6B, 0x6C, 0xEE, 0x08, 0x6F, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x50, 0x9A, 0x30, 0xF0, 0x20, 0x6D, 0x08, 0x04, +0xC8, 0xF6, 0x04, 0x4D, 0x08, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF4, 0x44, 0x9A, +0x06, 0x00, 0x08, 0x04, 0x00, 0x6D, 0xD0, 0x67, +0x08, 0x6F, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x56, 0xF6, 0x40, 0x9A, 0x0A, 0x94, 0x49, 0xE4, +0x25, 0xE2, 0x08, 0x02, 0x60, 0xA0, 0x01, 0x48, +0x4A, 0xE8, 0x60, 0xC1, 0x01, 0x49, 0xFA, 0x61, +0x0F, 0x97, 0x0E, 0x91, 0x0D, 0x90, 0x08, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x30, 0xF0, 0x20, 0x6D, +0xEF, 0xF5, 0x08, 0x4C, 0xC8, 0xF6, 0x15, 0x4D, +0x08, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, +0x02, 0x6B, 0x0F, 0xF6, 0x73, 0xC2, 0x30, 0xF0, +0x20, 0x6A, 0x49, 0xF2, 0x52, 0xA2, 0x14, 0x22, +0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF5, 0x6C, 0x9B, +0xE1, 0xF7, 0x1F, 0x6C, 0x30, 0xF0, 0x20, 0x6E, +0x60, 0xAB, 0x60, 0x6D, 0xEF, 0xF5, 0x00, 0x4E, +0x6C, 0xEC, 0x51, 0xE4, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x48, 0x9A, 0x9C, 0x34, 0x40, 0xEA, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0xCF, 0xF4, 0x07, 0x4C, 0x07, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF6, 0x64, 0x9A, +0xDF, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, +0x80, 0xF1, 0x80, 0xA2, 0x40, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x80, 0xF1, 0x60, 0xC2, 0x20, 0xE8, +0x30, 0xF0, 0x20, 0x6A, 0x4F, 0xF7, 0x54, 0xA2, +0x05, 0x5A, 0x40, 0xF1, 0x1A, 0x60, 0x10, 0xF0, +0x24, 0x6B, 0x48, 0x32, 0x96, 0xF2, 0x1C, 0x4B, +0x4D, 0xE3, 0x40, 0x9B, 0x00, 0xEA, 0x42, 0xF6, +0x00, 0x6D, 0x42, 0xF6, 0x08, 0x6C, 0x00, 0x6A, +0x0F, 0x11, 0x22, 0xF6, 0x10, 0x6D, 0x22, 0xF6, +0x18, 0x6C, 0x00, 0x6A, 0xCB, 0x10, 0x22, 0xF6, +0x00, 0x6D, 0x22, 0xF6, 0x08, 0x6C, 0x00, 0x6A, +0x87, 0x10, 0x00, 0xF7, 0x00, 0x6D, 0x00, 0xF7, +0x08, 0x6C, 0x00, 0x6A, 0x43, 0x10, 0x00, 0xF6, +0x10, 0x6D, 0x00, 0xF6, 0x18, 0x6C, 0x00, 0x6A, +0x1F, 0xF7, 0x00, 0x6B, 0x8C, 0xEB, 0x02, 0xF0, +0x00, 0x73, 0xE2, 0x67, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF6, 0x68, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF6, +0x6C, 0x9B, 0x6D, 0xE2, 0xC0, 0xA3, 0xFF, 0x6B, +0xCC, 0xEB, 0x30, 0xF0, 0x20, 0x6E, 0xC0, 0xF1, +0x08, 0x4E, 0xD9, 0xE7, 0x08, 0xF4, 0x68, 0xC6, +0x1F, 0xF7, 0x00, 0x6B, 0xAC, 0xEB, 0x02, 0xF0, +0x00, 0x73, 0xE2, 0x67, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF6, 0x70, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF6, +0x74, 0x9B, 0x6D, 0xE2, 0xC0, 0xA3, 0xFF, 0x6B, +0x01, 0x4A, 0xCC, 0xEB, 0x30, 0xF0, 0x20, 0x6E, +0xC0, 0xF1, 0x08, 0x4E, 0xD9, 0xE7, 0x06, 0x72, +0x08, 0xF4, 0x62, 0xC6, 0x01, 0x4C, 0x01, 0x4D, +0xC3, 0x61, 0x20, 0xE8, 0x1F, 0xF7, 0x00, 0x6B, +0x8C, 0xEB, 0x02, 0xF0, 0x00, 0x73, 0xE2, 0x67, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x56, 0xF6, 0x78, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x56, 0xF6, 0x7C, 0x9B, 0x6D, 0xE2, +0xC0, 0xA3, 0xFF, 0x6B, 0xCC, 0xEB, 0x30, 0xF0, +0x20, 0x6E, 0xC0, 0xF1, 0x08, 0x4E, 0xD9, 0xE7, +0x08, 0xF4, 0x68, 0xC6, 0x1F, 0xF7, 0x00, 0x6B, +0xAC, 0xEB, 0x02, 0xF0, 0x00, 0x73, 0xE2, 0x67, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF6, 0x60, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF6, 0x64, 0x9B, 0x6D, 0xE2, +0xC0, 0xA3, 0xFF, 0x6B, 0x01, 0x4A, 0xCC, 0xEB, +0x30, 0xF0, 0x20, 0x6E, 0xC0, 0xF1, 0x08, 0x4E, +0xD9, 0xE7, 0x06, 0x72, 0x08, 0xF4, 0x62, 0xC6, +0x01, 0x4C, 0x01, 0x4D, 0xC3, 0x61, 0x20, 0xE8, +0x1F, 0xF7, 0x00, 0x6B, 0x8C, 0xEB, 0x02, 0xF0, +0x00, 0x73, 0xE2, 0x67, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF6, 0x68, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF6, +0x6C, 0x9B, 0x6D, 0xE2, 0xC0, 0xA3, 0xFF, 0x6B, +0xCC, 0xEB, 0x30, 0xF0, 0x20, 0x6E, 0xC0, 0xF1, +0x08, 0x4E, 0xD9, 0xE7, 0x08, 0xF4, 0x68, 0xC6, +0x1F, 0xF7, 0x00, 0x6B, 0xAC, 0xEB, 0x02, 0xF0, +0x00, 0x73, 0xE2, 0x67, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF6, 0x70, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF6, +0x74, 0x9B, 0x6D, 0xE2, 0xC0, 0xA3, 0xFF, 0x6B, +0x01, 0x4A, 0xCC, 0xEB, 0x30, 0xF0, 0x20, 0x6E, +0xC0, 0xF1, 0x08, 0x4E, 0xD9, 0xE7, 0x06, 0x72, +0x08, 0xF4, 0x62, 0xC6, 0x01, 0x4C, 0x01, 0x4D, +0xC3, 0x61, 0x20, 0xE8, 0x1F, 0xF7, 0x00, 0x6B, +0x8C, 0xEB, 0x02, 0xF0, 0x00, 0x73, 0xE2, 0x67, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF6, 0x78, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF6, 0x7C, 0x9B, 0x6D, 0xE2, +0xC0, 0xA3, 0xFF, 0x6B, 0xCC, 0xEB, 0x30, 0xF0, +0x20, 0x6E, 0xC0, 0xF1, 0x08, 0x4E, 0xD9, 0xE7, +0x08, 0xF4, 0x68, 0xC6, 0x1F, 0xF7, 0x00, 0x6B, +0xAC, 0xEB, 0x02, 0xF0, 0x00, 0x73, 0xE2, 0x67, +0x01, 0x60, 0x05, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x96, 0xF6, 0x60, 0x9B, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6B, 0x96, 0xF6, 0x64, 0x9B, 0x6D, 0xE2, +0xC0, 0xA3, 0xFF, 0x6B, 0x01, 0x4A, 0xCC, 0xEB, +0x30, 0xF0, 0x20, 0x6E, 0xC0, 0xF1, 0x08, 0x4E, +0xD9, 0xE7, 0x06, 0x72, 0x08, 0xF4, 0x62, 0xC6, +0x01, 0x4C, 0x01, 0x4D, 0xC3, 0x61, 0x20, 0xE8, +0x1F, 0xF7, 0x00, 0x6B, 0x8C, 0xEB, 0x02, 0xF0, +0x00, 0x73, 0xE2, 0x67, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF6, 0x68, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF6, +0x6C, 0x9B, 0x6D, 0xE2, 0xC0, 0xA3, 0xFF, 0x6B, +0xCC, 0xEB, 0x30, 0xF0, 0x20, 0x6E, 0xC0, 0xF1, +0x08, 0x4E, 0xD9, 0xE7, 0x08, 0xF4, 0x68, 0xC6, +0x1F, 0xF7, 0x00, 0x6B, 0xAC, 0xEB, 0x02, 0xF0, +0x00, 0x73, 0xE2, 0x67, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF6, 0x70, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF6, +0x74, 0x9B, 0x6D, 0xE2, 0xC0, 0xA3, 0xFF, 0x6B, +0x01, 0x4A, 0xCC, 0xEB, 0x30, 0xF0, 0x20, 0x6E, +0xC0, 0xF1, 0x08, 0x4E, 0xD9, 0xE7, 0x06, 0x72, +0x08, 0xF4, 0x62, 0xC6, 0x01, 0x4C, 0x01, 0x4D, +0xC3, 0x61, 0x20, 0xE8, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF5, 0x4C, 0x9A, 0xFF, 0x69, 0x2C, 0xEC, +0x60, 0xAA, 0xE1, 0xF7, 0x1F, 0x6A, 0x30, 0xF0, +0x20, 0x6E, 0x6C, 0xEA, 0x41, 0xE4, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x44, 0x9A, 0x1C, 0x30, +0x90, 0x67, 0x08, 0x6D, 0xEF, 0xF5, 0x00, 0x4E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0x40, 0xF1, 0x94, 0xA2, 0x02, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0x40, 0xF1, 0x74, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF6, 0x40, 0x9A, +0x49, 0xE0, 0x40, 0xA2, 0x2C, 0xEA, 0xDD, 0x72, +0x80, 0xF0, 0x08, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF5, 0x58, 0x9A, 0x49, 0xE0, 0x40, 0xA2, +0x4C, 0xE9, 0x01, 0x6A, 0x2C, 0xEA, 0x13, 0x22, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF6, 0x9C, 0x9A, +0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, 0x20, 0x6A, +0x91, 0xE0, 0x0F, 0xF6, 0x18, 0x4A, 0x2F, 0xF6, +0x00, 0x4B, 0xA0, 0xA4, 0x01, 0x4C, 0xA0, 0xC2, +0x01, 0x4A, 0x6A, 0xEA, 0xFA, 0x61, 0x02, 0x6A, +0x2C, 0xEA, 0x68, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x44, 0x9A, 0x49, 0xE0, 0x60, 0xA2, +0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF6, 0x70, 0xC2, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF6, 0x58, 0x9A, +0x30, 0xF0, 0x20, 0x6B, 0x2F, 0xF6, 0x08, 0x4B, +0x41, 0xE0, 0x30, 0xF0, 0x20, 0x6A, 0x2F, 0xF6, +0x00, 0x4A, 0x80, 0xA0, 0x80, 0xC2, 0x88, 0xA0, +0x88, 0xC2, 0x90, 0xA0, 0x90, 0xC2, 0x98, 0xA0, +0x01, 0x48, 0x98, 0xC2, 0x01, 0x4A, 0x6A, 0xEA, +0xF4, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF6, +0x30, 0xA2, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, +0x58, 0x9A, 0x2C, 0x31, 0x02, 0x49, 0x4D, 0xE9, +0x00, 0x68, 0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, +0x44, 0x9A, 0x2D, 0xE0, 0x60, 0xF6, 0x13, 0x6C, +0x60, 0xDA, 0x06, 0x02, 0x04, 0xD2, 0x30, 0xF0, +0x20, 0x6A, 0xAE, 0xF4, 0x54, 0x9A, 0x80, 0x6D, +0x00, 0x6E, 0x14, 0x6F, 0x40, 0xEA, 0x08, 0x34, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, +0x20, 0xF1, 0x10, 0x4C, 0x91, 0xE2, 0x60, 0xF6, +0x18, 0x6A, 0x1F, 0xF7, 0x00, 0x6B, 0x4C, 0xEB, +0x02, 0xF0, 0x00, 0x73, 0x01, 0x60, 0x05, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, 0x6C, 0x9B, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF4, +0x70, 0x9B, 0x6D, 0xE2, 0xA0, 0xA3, 0x01, 0x4A, +0xFF, 0x6B, 0xAC, 0xEB, 0x60, 0xF6, 0x1C, 0x72, +0x60, 0xC4, 0x01, 0x4C, 0xE6, 0x61, 0x01, 0x48, +0x04, 0x70, 0xC7, 0x61, 0x0B, 0x97, 0x0A, 0x91, +0x09, 0x90, 0x06, 0x63, 0x00, 0xEF, 0x00, 0x65, +0x60, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x69, 0xF0, 0x74, 0xC2, 0x61, 0xA4, +0x69, 0xF0, 0x75, 0xC2, 0x20, 0xE8, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0x49, 0xF2, 0x03, 0x4C, 0x07, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0xA4, 0x67, 0x30, 0xF0, +0x20, 0x6C, 0x49, 0xF2, 0x0A, 0x4C, 0x07, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x30, 0x6A, 0x25, 0xF6, 0x11, 0x4A, +0x40, 0xDB, 0x61, 0xA4, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x89, 0xF0, 0x6A, 0xC2, +0x62, 0xA4, 0x89, 0xF0, 0x6B, 0xC2, 0x20, 0xE8, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x28, 0xF1, 0x54, 0xA0, 0xFF, 0x69, 0x2C, 0xEC, +0x02, 0x72, 0x04, 0xD4, 0x1B, 0x61, 0x01, 0x74, +0x3D, 0x61, 0x08, 0xF4, 0x61, 0xA0, 0x01, 0x6A, +0x80, 0x6C, 0x6D, 0xEA, 0xE8, 0xF3, 0x7B, 0xA0, +0x8B, 0xEC, 0x08, 0xF4, 0x41, 0xC0, 0x8C, 0xEB, +0x2C, 0xEB, 0x0A, 0x23, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x68, 0x9A, 0x40, 0xA3, 0x2C, 0xEA, +0x8E, 0xEA, 0x2C, 0xEA, 0x40, 0xC3, 0x26, 0x10, +0x01, 0x6C, 0x22, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x4C, 0x9A, 0x01, 0x6B, 0x6B, 0xEB, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x5C, 0x9A, 0x64, 0x6C, 0x40, 0xEA, 0x08, 0xF4, +0x60, 0xA0, 0x01, 0x6A, 0x6C, 0xEA, 0x2C, 0xEA, +0x02, 0x2A, 0x00, 0x18, 0x2F, 0xEC, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF6, 0x68, 0x9A, 0xFF, 0x6C, +0x80, 0x6D, 0x40, 0xA3, 0xAB, 0xED, 0x8C, 0xEA, +0xAE, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x04, 0x94, +0x00, 0x18, 0xD2, 0xDE, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x89, 0xF0, 0x9E, 0xA2, +0x02, 0x6B, 0x6B, 0xEB, 0x8C, 0xEB, 0xE8, 0xF3, +0x93, 0xA2, 0x89, 0xF0, 0x7E, 0xC2, 0x41, 0x6B, +0x6B, 0xEB, 0x8C, 0xEB, 0xE8, 0xF3, 0x73, 0xC2, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x5C, 0x9A, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6C, 0x76, 0xF4, +0x9C, 0x9C, 0x10, 0xF0, 0x30, 0x6B, 0x25, 0xF7, +0x05, 0x4B, 0x01, 0x72, 0x60, 0xDC, 0x19, 0x60, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0x08, 0xF4, 0xA1, 0xA3, 0x01, 0x6C, 0x02, 0x72, +0xAD, 0xEC, 0x08, 0xF4, 0x81, 0xC3, 0x40, 0x6B, +0x03, 0x60, 0x04, 0x72, 0x06, 0x61, 0x41, 0x6B, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, +0x60, 0xC2, 0x01, 0x6C, 0x80, 0x18, 0x96, 0x0B, +0x18, 0x10, 0x30, 0xF0, 0x20, 0x6B, 0x30, 0xF0, +0x20, 0x6A, 0xEE, 0xF4, 0x58, 0x9A, 0xA8, 0xF4, +0x8C, 0x9B, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x50, 0x9A, 0x40, 0xA2, 0xF1, 0x2A, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x30, 0x6A, 0x25, 0xF7, 0x06, 0x4A, +0x40, 0xDB, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x64, 0xD3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x18, 0x63, 0xD3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x53, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x49, 0xF2, 0x83, 0xA2, 0x02, 0x24, +0x80, 0x18, 0x17, 0x0B, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF6, 0x50, 0x9A, 0x00, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0x60, 0xC2, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x50, 0x9A, 0x10, 0xF0, 0x24, 0x6B, +0xB6, 0xF6, 0x74, 0x9B, 0x40, 0x9A, 0xFF, 0x69, +0xB1, 0x67, 0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xA8, 0xF4, 0x4C, 0xDB, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x78, 0x9A, 0xFE, 0x6A, 0x35, 0x6E, +0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, 0x6E, 0xF2, +0x58, 0x98, 0x91, 0x67, 0x40, 0xEA, 0x00, 0x18, +0xA8, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, +0x74, 0x9A, 0x04, 0x6C, 0x40, 0xA3, 0x2C, 0xEA, +0x8D, 0xEA, 0x2C, 0xEA, 0x40, 0xC3, 0x80, 0x18, +0xC9, 0x0B, 0x80, 0x18, 0xF0, 0x0B, 0x00, 0x18, +0x73, 0xEA, 0x6E, 0xF2, 0x58, 0x98, 0x00, 0x6D, +0x91, 0x67, 0xC5, 0x67, 0x40, 0xEA, 0x80, 0x18, +0x66, 0x0A, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, +0xB0, 0x9A, 0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF6, +0x58, 0x9A, 0x01, 0x6C, 0xA0, 0xDA, 0x00, 0x18, +0xAE, 0xDF, 0x1C, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0xB0, 0x9A, 0x01, 0x6C, 0x00, 0x18, +0xDF, 0xDF, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF5, +0x74, 0x9A, 0xFB, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, +0x40, 0xC3, 0x80, 0x18, 0xEC, 0x0B, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, 0x30, 0xF0, +0x20, 0x6C, 0xA8, 0xF5, 0x1B, 0x4C, 0x00, 0x6D, +0x25, 0x6E, 0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0xA0, 0xA4, 0xE8, 0xF3, 0x73, 0xA0, 0x02, 0x6A, +0x01, 0x69, 0x4B, 0xEA, 0x2C, 0xED, 0x4C, 0xEB, +0xAD, 0xEB, 0xE8, 0xF3, 0x73, 0xC0, 0xA0, 0xA4, +0x03, 0x6E, 0xCB, 0xEE, 0xA6, 0x35, 0x2C, 0xED, +0xA4, 0x35, 0xCC, 0xEB, 0xAD, 0xEB, 0xE8, 0xF3, +0x73, 0xC0, 0xA0, 0xA4, 0x05, 0x6F, 0xEB, 0xEF, +0xAA, 0x35, 0x2C, 0xED, 0xA8, 0x35, 0xEC, 0xEB, +0xAD, 0xEB, 0xE8, 0xF3, 0x73, 0xC0, 0xA0, 0xA4, +0xFA, 0x4E, 0xCC, 0xEB, 0xAE, 0x35, 0x2C, 0xED, +0xAC, 0x35, 0xAD, 0xEB, 0xE8, 0xF3, 0x73, 0xC0, +0xA0, 0xA4, 0xF4, 0x4F, 0xEC, 0xEB, 0xB2, 0x35, +0x2C, 0xED, 0xB0, 0x35, 0xAD, 0xEB, 0xE8, 0xF3, +0x73, 0xC0, 0xA0, 0xA4, 0xE8, 0x4E, 0xCC, 0xEB, +0xB6, 0x35, 0x2C, 0xED, 0xB4, 0x35, 0xAD, 0xEB, +0xE8, 0xF3, 0x73, 0xC0, 0xA0, 0xA4, 0xE0, 0x4E, +0xCC, 0xEB, 0xBA, 0x35, 0x2C, 0xED, 0xB8, 0x35, +0xAD, 0xEB, 0xE8, 0xF3, 0x73, 0xC0, 0xA0, 0xA4, +0x1F, 0x65, 0xBE, 0x35, 0xBC, 0x37, 0x7F, 0x6D, +0xAC, 0xEB, 0xED, 0xEB, 0xE8, 0xF3, 0x73, 0xC0, +0xA2, 0xA4, 0xE8, 0xF3, 0x75, 0xA0, 0x2C, 0xED, +0x4C, 0xEB, 0xAD, 0xEB, 0xE8, 0xF3, 0x75, 0xC0, +0xE1, 0xA4, 0xA7, 0x67, 0x2C, 0xED, 0xFD, 0x65, +0xE8, 0xF3, 0xB4, 0xA0, 0xFF, 0x67, 0x4C, 0xED, +0xED, 0xED, 0xE8, 0xF3, 0xB4, 0xC0, 0xE1, 0xA4, +0xEA, 0x37, 0x2C, 0xEF, 0xE8, 0x37, 0xFF, 0x65, +0x05, 0x6F, 0xEB, 0xEF, 0xEC, 0xED, 0xFF, 0x67, +0xED, 0xED, 0xE8, 0xF3, 0xB4, 0xC0, 0xE1, 0xA4, +0xF2, 0x37, 0x2C, 0xEF, 0xF0, 0x37, 0xFF, 0x65, +0xF8, 0x67, 0xEC, 0xED, 0xFF, 0x67, 0xED, 0xED, +0xE8, 0xF3, 0xB4, 0xC0, 0xE1, 0xA4, 0xEE, 0x37, +0x2C, 0xEF, 0xEC, 0x37, 0xFF, 0x65, 0x09, 0x6F, +0xEB, 0xEF, 0xEC, 0xED, 0xFF, 0x67, 0xED, 0xED, +0xE8, 0xF3, 0xB4, 0xC0, 0xE1, 0xA4, 0xF6, 0x37, +0x2C, 0xEF, 0xF4, 0x37, 0xFF, 0x65, 0x21, 0x6F, +0xEB, 0xEF, 0xEC, 0xED, 0xFF, 0x67, 0xED, 0xED, +0xE8, 0xF3, 0xB4, 0xC0, 0xE2, 0xA4, 0xF2, 0x37, +0x2C, 0xEF, 0xF0, 0x37, 0xFF, 0x65, 0xF8, 0x67, +0xEC, 0xEB, 0xFF, 0x67, 0xED, 0xEB, 0xE8, 0xF3, +0x75, 0xC0, 0xE2, 0xA4, 0xF6, 0x37, 0x2C, 0xEF, +0xF4, 0x37, 0xFF, 0x65, 0x21, 0x6F, 0xEB, 0xEF, +0xEC, 0xEB, 0xFF, 0x67, 0xED, 0xEB, 0xE8, 0xF3, +0x75, 0xC0, 0xE1, 0xA4, 0xCC, 0xEB, 0xE6, 0x37, +0x2C, 0xEF, 0xE4, 0x37, 0x1F, 0x65, 0x03, 0x6F, +0xEB, 0xEF, 0xEC, 0xED, 0xF8, 0x67, 0xED, 0xED, +0xE8, 0xF3, 0xB4, 0xC0, 0xE2, 0xA4, 0xCC, 0xED, +0xFA, 0x37, 0x2C, 0xEF, 0xF8, 0x37, 0xED, 0xEB, +0xE8, 0xF3, 0x75, 0xC0, 0xE2, 0xA4, 0xFE, 0x37, +0xFC, 0x37, 0x1F, 0x65, 0x7F, 0x6F, 0xEC, 0xEB, +0xF8, 0x67, 0xED, 0xEB, 0xE8, 0xF3, 0x75, 0xC0, +0x64, 0xA4, 0xE8, 0xF3, 0xF7, 0xA0, 0x2C, 0xEB, +0xEC, 0xEA, 0x6D, 0xEA, 0xE8, 0xF3, 0x57, 0xC0, +0x41, 0xA4, 0x0F, 0x6B, 0x5A, 0x32, 0x2C, 0xEA, +0x58, 0x32, 0x4D, 0xED, 0xE8, 0xF3, 0xB4, 0xC0, +0x43, 0xA4, 0xE8, 0xF3, 0x96, 0xA0, 0x4C, 0xEB, +0x10, 0x6A, 0x4B, 0xEA, 0x8C, 0xEA, 0x6D, 0xEA, +0xE8, 0xF3, 0x56, 0xC0, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF6, 0x50, 0x9A, 0xE8, 0xF3, 0x93, 0xA0, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF6, 0x74, 0x9B, +0x40, 0x9A, 0x86, 0x34, 0x2C, 0xEC, 0x6C, 0xEA, +0xE8, 0xF2, 0x44, 0xD8, 0x80, 0x18, 0x88, 0x09, +0xE8, 0xF3, 0x93, 0xA0, 0x8A, 0x34, 0x2C, 0xEC, +0x80, 0x18, 0xD4, 0x07, 0xE8, 0xF3, 0x94, 0xA0, +0x08, 0x6A, 0xFF, 0x6B, 0x8C, 0xEA, 0x09, 0x22, +0xE8, 0xF3, 0xB3, 0xA0, 0x0E, 0x6A, 0x00, 0x6C, +0xAC, 0xEA, 0x6C, 0xEA, 0x07, 0x22, 0x91, 0x67, +0x05, 0x10, 0xE8, 0xF3, 0x93, 0xA0, 0x8E, 0x34, +0x2C, 0xEC, 0x6C, 0xEC, 0x30, 0xF0, 0x20, 0x68, +0xC0, 0xF1, 0x08, 0x48, 0x00, 0x18, 0xE0, 0xD1, +0xE8, 0xF3, 0x93, 0xA0, 0x01, 0x69, 0x92, 0x34, +0x2C, 0xEC, 0x00, 0x18, 0x9F, 0xD2, 0xE8, 0xF3, +0x93, 0xA0, 0x9A, 0x34, 0x2C, 0xEC, 0x00, 0x18, +0x68, 0xD4, 0x00, 0x18, 0x87, 0xDF, 0xE8, 0xF3, +0x93, 0xA0, 0x2C, 0xEC, 0x80, 0x18, 0xF4, 0x0B, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x10, 0xF0, 0x24, 0x6A, 0x56, 0xF6, 0x64, 0x9A, +0xF0, 0x6A, 0x80, 0xA3, 0x8C, 0xEA, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF6, 0x7C, 0x9A, +0x10, 0xF0, 0x24, 0x6C, 0xD6, 0xF6, 0x80, 0x9C, +0x40, 0x9B, 0x8C, 0xEA, 0x40, 0xDB, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF4, +0x81, 0xA2, 0xA0, 0x9B, 0x86, 0x34, 0xC0, 0xF7, +0x80, 0x34, 0xAD, 0xEC, 0x80, 0xDB, 0x89, 0xF0, +0x8A, 0xA2, 0x80, 0x18, 0x3B, 0x0A, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF6, 0x58, 0x9A, 0x10, 0xF0, +0x00, 0x6B, 0x60, 0xDA, 0x00, 0x18, 0x41, 0xEC, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0x76, 0xF4, 0x7C, 0x9B, +0x10, 0xF0, 0x30, 0x6A, 0x86, 0xF3, 0x11, 0x4A, +0x40, 0xDB, 0xA0, 0xA4, 0x01, 0x6A, 0xFF, 0x6E, +0x4C, 0xED, 0x1B, 0x2D, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xE8, 0xF3, 0xFA, 0xA3, +0x02, 0x6C, 0x8B, 0xEC, 0xEC, 0xEC, 0xAD, 0xEC, +0xE8, 0xF3, 0xBB, 0xA3, 0xE8, 0xF3, 0x9A, 0xC3, +0x7F, 0x6C, 0xAC, 0xEC, 0xE8, 0xF3, 0xBA, 0xA3, +0xCC, 0xEC, 0xB6, 0x35, 0x4E, 0xED, 0x4C, 0xED, +0x00, 0x18, 0xDA, 0xDD, 0x80, 0x18, 0xCB, 0x0C, +0x9B, 0x11, 0x30, 0xF0, 0x20, 0x6D, 0x05, 0x6B, +0xCF, 0xF4, 0x00, 0x4D, 0x40, 0xF1, 0x70, 0xC5, +0x30, 0xF0, 0x20, 0x6B, 0xC0, 0xF1, 0x08, 0x4B, +0xE8, 0xF3, 0xFA, 0xA3, 0x00, 0xA4, 0x1F, 0x65, +0x02, 0x6F, 0x38, 0x67, 0xEB, 0xEF, 0x4C, 0xE8, +0x2C, 0xEF, 0x0D, 0xEF, 0xE8, 0xF3, 0xFA, 0xC3, +0x00, 0xA4, 0x06, 0x30, 0x4C, 0xE8, 0x04, 0x31, +0x03, 0x68, 0x0B, 0xE8, 0x18, 0x65, 0xEC, 0xE8, +0x2D, 0xE8, 0xE8, 0xF3, 0x1A, 0xC3, 0xE0, 0xA4, +0xEA, 0x37, 0x4C, 0xEF, 0xE8, 0x31, 0x05, 0x6F, +0xEB, 0xEF, 0x0C, 0xEF, 0x2D, 0xEF, 0xE8, 0xF3, +0xFA, 0xC3, 0x00, 0xA4, 0x09, 0x69, 0x2B, 0xE9, +0x0E, 0x30, 0x4C, 0xE8, 0x0C, 0x30, 0x2C, 0xEF, +0x0D, 0xEF, 0xE8, 0xF3, 0xFA, 0xC3, 0x00, 0xA4, +0x12, 0x30, 0x4C, 0xE8, 0x10, 0x31, 0x11, 0x68, +0x0B, 0xE8, 0x0C, 0xEF, 0x2D, 0xEF, 0xE8, 0xF3, +0xFA, 0xC3, 0x00, 0xA4, 0x16, 0x30, 0x4C, 0xE8, +0x14, 0x30, 0xF8, 0x65, 0x21, 0x68, 0x0B, 0xE8, +0x3F, 0x67, 0xEC, 0xE8, 0x2D, 0xE8, 0xE8, 0xF3, +0x1A, 0xC3, 0xE0, 0xA4, 0x7F, 0x69, 0xFA, 0x37, +0x4C, 0xEF, 0xF8, 0x37, 0xFF, 0x65, 0x41, 0x6F, +0xEB, 0xEF, 0x0C, 0xEF, 0x1F, 0x67, 0x0D, 0xEF, +0xE8, 0xF3, 0xFA, 0xC3, 0x00, 0xA4, 0x2C, 0xEF, +0x1E, 0x30, 0x1C, 0x30, 0x0D, 0xEF, 0xE8, 0xF3, +0xFA, 0xC3, 0x01, 0xA4, 0x1E, 0x30, 0x1C, 0x30, +0x04, 0xD0, 0xE8, 0xF3, 0x3B, 0xA3, 0xF9, 0x65, +0x1F, 0x67, 0x7F, 0x69, 0x2C, 0xE8, 0x04, 0x91, +0x2D, 0xE8, 0xE8, 0xF3, 0x1B, 0xC3, 0x04, 0xA4, +0xE8, 0xF3, 0x3E, 0xA3, 0x06, 0x30, 0x4C, 0xE8, +0x04, 0x30, 0xF8, 0x65, 0x18, 0x67, 0x0C, 0xE9, +0x1F, 0x67, 0x0D, 0xE9, 0xE8, 0xF3, 0x3E, 0xC3, +0x19, 0x65, 0x24, 0xA4, 0x18, 0x67, 0x2E, 0x31, +0x4C, 0xE9, 0x2C, 0x31, 0xF9, 0x65, 0x09, 0x69, +0x2B, 0xE9, 0x0C, 0xE9, 0x1F, 0x67, 0x0D, 0xE9, +0xE8, 0xF3, 0x3E, 0xC3, 0x05, 0xA4, 0xE8, 0xF3, +0x1F, 0xC3, 0x04, 0xA4, 0x12, 0x30, 0x4C, 0xE8, +0x10, 0x30, 0xF8, 0x65, 0x11, 0x68, 0x0B, 0xE8, +0x0C, 0xE9, 0x1F, 0x67, 0x0D, 0xE9, 0xE8, 0xF3, +0x3E, 0xC3, 0x26, 0xA4, 0x7F, 0x68, 0x3E, 0x31, +0x3C, 0x31, 0xF9, 0x65, 0x08, 0xF4, 0x20, 0xA3, +0x19, 0x65, 0x38, 0x67, 0x2C, 0xE8, 0x3F, 0x67, +0x2D, 0xE8, 0x08, 0xF4, 0x00, 0xC3, 0x04, 0x68, +0x0C, 0xEF, 0xCC, 0xEF, 0x20, 0x27, 0x10, 0xF0, +0x24, 0x6B, 0x56, 0xF6, 0x64, 0x9B, 0xE0, 0xA3, +0x1F, 0x65, 0x38, 0x67, 0x2F, 0x6F, 0x2C, 0xEF, +0xE0, 0xC3, 0x80, 0xF2, 0xB4, 0xA5, 0xE0, 0xA3, +0xAC, 0xEA, 0xCC, 0xEF, 0x50, 0x32, 0xED, 0xEA, +0xCC, 0xEA, 0x40, 0xC3, 0xE0, 0xA3, 0x06, 0x6A, +0xAC, 0xEA, 0xCC, 0xEF, 0x54, 0x32, 0xED, 0xEA, +0xCC, 0xEA, 0x40, 0xC3, 0x40, 0xA3, 0xCC, 0xEA, +0x0D, 0xEA, 0xCC, 0xEA, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xC8, 0xF5, 0x42, 0xA2, 0x08, 0x6E, +0xFF, 0x6D, 0xCC, 0xEA, 0x09, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x56, 0xF6, 0x64, 0x9A, 0x40, 0xA3, +0xAC, 0xEA, 0xCD, 0xEA, 0xAC, 0xEA, 0x40, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xE8, 0xF3, 0x7A, 0xA2, 0x02, 0x6F, 0xFF, 0x6E, +0xEC, 0xEB, 0x20, 0x23, 0x10, 0xF0, 0x24, 0x6B, +0x56, 0xF6, 0xA4, 0x9B, 0x60, 0xA5, 0xCC, 0xEB, +0xED, 0xEB, 0xCC, 0xEB, 0x60, 0xC5, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF6, 0xBC, 0x9B, 0x08, 0xF4, +0xE1, 0xA2, 0x03, 0x6B, 0xC0, 0x9D, 0x6B, 0xEB, +0xEC, 0xEB, 0xC0, 0xF7, 0xC2, 0x36, 0xC4, 0x36, +0xCD, 0xEB, 0x08, 0xF4, 0x61, 0xC2, 0x10, 0xF0, +0x24, 0x6B, 0x40, 0x9D, 0xD6, 0xF5, 0x78, 0x9B, +0x6D, 0xEA, 0x40, 0xDD, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x28, 0xF1, 0x74, 0xA2, +0x02, 0x73, 0x08, 0x61, 0xE8, 0xF3, 0x7B, 0xA2, +0x80, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x74, 0x2A, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xE1, 0xA4, 0xE8, 0xF3, +0xDB, 0xA3, 0x80, 0x6A, 0x7F, 0x6D, 0x4B, 0xEA, +0xAC, 0xEF, 0x4C, 0xEE, 0xED, 0xEE, 0xE8, 0xF3, +0xDB, 0xC3, 0xE2, 0xA4, 0xE8, 0xF3, 0x3C, 0xA3, +0xAC, 0xEF, 0x4C, 0xE9, 0xED, 0xE9, 0xE8, 0xF3, +0x3C, 0xC3, 0x03, 0xA4, 0x01, 0x6A, 0xAC, 0xE9, +0xF0, 0x67, 0x4C, 0xEF, 0xFF, 0x65, 0xE8, 0xF3, +0xFD, 0xA3, 0x02, 0x68, 0x0B, 0xE8, 0x18, 0x65, +0x0C, 0xEF, 0x1F, 0x67, 0x0D, 0xEF, 0xE8, 0xF3, +0xFD, 0xC3, 0x03, 0xA4, 0x4C, 0xEF, 0x06, 0x30, +0x04, 0x30, 0x0D, 0xEF, 0xE8, 0xF3, 0xFD, 0xC3, +0xE4, 0xA4, 0x05, 0x68, 0x0B, 0xE8, 0xEA, 0x37, +0x4C, 0xEF, 0xE8, 0x37, 0x04, 0xD7, 0xE8, 0xF3, +0xFE, 0xA3, 0xFF, 0x65, 0xFF, 0x67, 0xEC, 0xE8, +0x04, 0x97, 0xED, 0xE8, 0xE8, 0xF3, 0x1E, 0xC3, +0xE4, 0xA4, 0xF6, 0x37, 0x4C, 0xEF, 0xF4, 0x37, +0xFF, 0x65, 0x21, 0x6F, 0xEB, 0xEF, 0x0C, 0xEF, +0x1F, 0x67, 0x0D, 0xEF, 0xE8, 0xF3, 0xFE, 0xC3, +0x02, 0xA4, 0x1E, 0x30, 0x1C, 0x30, 0x0D, 0xE9, +0xE8, 0xF3, 0x3C, 0xC3, 0x06, 0xA4, 0x08, 0xF4, +0x80, 0xA3, 0x38, 0x67, 0x4C, 0xE8, 0x2C, 0xEC, +0x0D, 0xEC, 0x20, 0x68, 0x0C, 0xEF, 0x08, 0xF4, +0x80, 0xC3, 0xFF, 0x6C, 0x08, 0x2F, 0xAC, 0xEE, +0xE8, 0xF3, 0xBA, 0xA3, 0xCC, 0xEC, 0xB6, 0x35, +0x4E, 0xED, 0x4C, 0xED, 0x08, 0x10, 0xE8, 0xF3, +0x5A, 0xA3, 0x0C, 0xEA, 0x8C, 0xEA, 0x06, 0x22, +0xAC, 0xEE, 0xCC, 0xEC, 0x00, 0x6D, 0x00, 0x18, +0xDA, 0xDD, 0x04, 0x10, 0xAC, 0xEE, 0xCC, 0xEC, +0x00, 0x18, 0xCB, 0xDD, 0x00, 0x18, 0x35, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0x05, 0x6B, 0x0F, 0xF6, +0x70, 0xC2, 0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, +0x4C, 0x9A, 0x30, 0xF0, 0x20, 0x6C, 0xC8, 0xF6, +0x15, 0x4C, 0x00, 0x6D, 0x08, 0x6E, 0x40, 0xEA, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x4C, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0xA8, 0xF5, 0x1B, 0x4C, +0x00, 0x6D, 0x25, 0x6E, 0x40, 0xEA, 0x80, 0x18, +0x5C, 0x0A, 0x00, 0x18, 0x55, 0xD3, 0x00, 0x18, +0x48, 0xD2, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, 0x58, 0x9A, +0x10, 0xF0, 0x24, 0x6B, 0xF6, 0xF5, 0x7C, 0x9B, +0xFF, 0x68, 0x49, 0xE4, 0x0C, 0xED, 0x05, 0xD5, +0x04, 0xD2, 0x6D, 0xE4, 0x40, 0xA2, 0xA0, 0xA3, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF6, 0x38, 0x9B, +0x0C, 0xED, 0x25, 0xE4, 0xC0, 0xA1, 0x90, 0x67, +0x4C, 0xEC, 0x0C, 0xEE, 0x80, 0x18, 0x4F, 0x09, +0x06, 0xD2, 0x80, 0xA1, 0x0C, 0xEC, 0x80, 0x18, +0x40, 0x09, 0x22, 0x67, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0x40, 0xF1, 0xD1, 0xA2, +0x07, 0x5E, 0x33, 0x60, 0x40, 0xF1, 0x71, 0x82, +0x01, 0x6A, 0x44, 0xEB, 0x14, 0x6B, 0x4C, 0xEB, +0x18, 0x2B, 0x62, 0x6B, 0x4C, 0xEB, 0x29, 0x23, +0x30, 0xF0, 0x20, 0x68, 0x05, 0x95, 0xEF, 0xF5, +0x00, 0x48, 0x90, 0x67, 0x00, 0x18, 0x10, 0xD0, +0x04, 0x93, 0x06, 0x94, 0x89, 0xE3, 0x2B, 0xE2, +0x25, 0xE0, 0x04, 0x10, 0x60, 0xA0, 0x01, 0x48, +0x60, 0xC2, 0x01, 0x4A, 0x2A, 0xE8, 0xFA, 0x61, +0x14, 0x10, 0x30, 0xF0, 0x20, 0x68, 0x05, 0x95, +0xEF, 0xF5, 0x00, 0x48, 0x90, 0x67, 0x00, 0x18, +0xF9, 0xCF, 0x04, 0x93, 0x06, 0x94, 0x89, 0xE3, +0x2B, 0xE2, 0x25, 0xE0, 0x04, 0x10, 0x60, 0xA0, +0x01, 0x48, 0x60, 0xC2, 0x01, 0x4A, 0x2A, 0xE8, +0xFA, 0x61, 0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, +0x06, 0x63, 0x00, 0xEF, 0xF5, 0x63, 0x15, 0x62, +0x14, 0xD1, 0x13, 0xD0, 0xFF, 0x6A, 0x0F, 0xD2, +0x7D, 0x67, 0x60, 0xF0, 0x68, 0xA3, 0x18, 0xD6, +0xDD, 0x67, 0x10, 0xD3, 0x60, 0xF0, 0xCC, 0xA6, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0x4C, 0x9A, +0x16, 0xD4, 0x17, 0xD5, 0x19, 0xD7, 0x11, 0xD6, +0x40, 0xA2, 0xFF, 0x6B, 0x4C, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x58, 0x9A, 0x0F, 0xD3, +0x02, 0xF0, 0x00, 0x6B, 0x40, 0x9A, 0x6C, 0xEA, +0x1C, 0x22, 0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6C, 0xFF, 0x6D, 0x39, 0x6E, +0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF2, +0x40, 0x9A, 0x00, 0x68, 0x40, 0xEA, 0x01, 0x72, +0x19, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x6E, 0xF2, 0x5C, 0x9A, 0x49, 0xF2, +0x85, 0xA3, 0x01, 0x6D, 0x18, 0x6E, 0xF0, 0x67, +0x0B, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6B, 0x6E, 0xF2, 0x5C, 0x9A, 0x49, 0xF2, +0x85, 0xA3, 0x01, 0x6D, 0x18, 0x6E, 0x00, 0x6F, +0x40, 0xEA, 0x02, 0x67, 0x10, 0xF0, 0x24, 0x6A, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF6, 0x50, 0x9A, +0xB6, 0xF5, 0x7C, 0x9B, 0x49, 0xE0, 0x6D, 0xE0, +0x80, 0xA2, 0xA0, 0xA3, 0x10, 0xF0, 0x24, 0x6B, +0x36, 0xF6, 0x74, 0x9B, 0xFF, 0x6A, 0x4C, 0xEC, +0x6D, 0xE0, 0xC0, 0xA3, 0x4C, 0xED, 0x4C, 0xEE, +0x80, 0x18, 0x4F, 0x09, 0x10, 0x95, 0x87, 0x40, +0x29, 0x4C, 0x22, 0x67, 0x80, 0x18, 0xD6, 0x0D, +0x11, 0x96, 0x0F, 0x2E, 0x10, 0xF0, 0x24, 0x6A, +0x10, 0xF0, 0x24, 0x6D, 0x36, 0xF6, 0x44, 0x9A, +0xD6, 0xF6, 0xAC, 0x9D, 0x16, 0x94, 0x49, 0xE0, +0xB5, 0xE0, 0x29, 0xE2, 0x18, 0x93, 0x35, 0xE5, +0x09, 0x10, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF6, +0x64, 0x9A, 0x0E, 0x04, 0x04, 0x02, 0x6D, 0xE0, +0x2D, 0xE3, 0x27, 0x10, 0xC0, 0xA4, 0x01, 0x4C, +0xC0, 0xC2, 0xE0, 0xA3, 0xC8, 0x42, 0xF8, 0x4E, +0xE0, 0xC6, 0xC0, 0xA3, 0x01, 0x4B, 0xD8, 0xC2, +0x01, 0x4A, 0xAA, 0xEA, 0xF3, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x36, 0xF6, 0x88, 0x9A, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF6, 0x68, 0x9A, 0x91, 0xE0, +0x00, 0x6A, 0x6D, 0xE0, 0x2D, 0xE3, 0x17, 0x96, +0x55, 0xE6, 0xA0, 0xA5, 0xA0, 0xC4, 0x19, 0x96, +0x01, 0x4C, 0x55, 0xE6, 0xA0, 0xA5, 0x01, 0x4A, +0x06, 0x72, 0xA0, 0xC3, 0x01, 0x4B, 0xF3, 0x61, +0xD0, 0x17, 0xA0, 0xA3, 0x01, 0x4B, 0xA0, 0xC2, +0x01, 0x4A, 0x8A, 0xEA, 0xFA, 0x61, 0x16, 0x94, +0x18, 0x95, 0x3A, 0x6F, 0x20, 0x6E, 0x80, 0x18, +0xDB, 0x07, 0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, +0x48, 0x9B, 0x38, 0x48, 0x21, 0xE0, 0x30, 0xF0, +0x20, 0x6E, 0x90, 0x67, 0x0E, 0xD0, 0x28, 0x6D, +0x68, 0xF6, 0x04, 0x4E, 0x30, 0xF0, 0x20, 0x68, +0x40, 0xEA, 0xC0, 0xF1, 0x08, 0x48, 0x30, 0xF0, +0x20, 0x6A, 0x0E, 0xF5, 0x48, 0x9A, 0x0E, 0x95, +0x69, 0xF0, 0xDD, 0xA0, 0x3A, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6E, 0xCE, 0xF4, 0x48, 0x9E, +0x0E, 0x94, 0x28, 0x6D, 0x04, 0x06, 0x40, 0xEA, +0x69, 0xF0, 0x54, 0xA0, 0x02, 0x72, 0x05, 0x61, +0x69, 0xF0, 0x9D, 0xA0, 0xB1, 0x67, 0x80, 0x18, +0xE1, 0x09, 0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, +0x6C, 0x9A, 0xFF, 0x6C, 0x02, 0x6D, 0x40, 0xA3, +0x3A, 0x6E, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0x95, +0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6C, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0x8E, 0xF2, 0x5C, 0x9A, +0x40, 0xEA, 0x15, 0x97, 0x14, 0x91, 0x13, 0x90, +0x0B, 0x63, 0x00, 0xEF, 0xF1, 0x63, 0x1D, 0x62, +0x1C, 0xD1, 0x1B, 0xD0, 0x00, 0x6A, 0x7D, 0x67, +0x1E, 0xD4, 0x1F, 0xD5, 0x06, 0xD2, 0x4E, 0xCB, +0x08, 0xD2, 0x09, 0xD2, 0x0A, 0xD2, 0x0B, 0xD2, +0x0C, 0xD2, 0x0D, 0xD2, 0x0E, 0xD2, 0x0F, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF5, 0x4C, 0x9A, +0x1E, 0x94, 0x1F, 0x95, 0x40, 0xEA, 0x01, 0x72, +0x00, 0xF1, 0x0A, 0x61, 0x1E, 0x94, 0x1F, 0x93, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x4C, 0x98, +0x0E, 0x4C, 0x71, 0xE4, 0x40, 0xEA, 0x3A, 0x72, +0xE0, 0xF0, 0x1E, 0x61, 0x1E, 0x94, 0x1F, 0x93, +0xCE, 0xF4, 0x4C, 0x98, 0x30, 0x4C, 0x71, 0xE4, +0x40, 0xEA, 0x87, 0x72, 0xE0, 0xF0, 0x14, 0x61, +0x1E, 0x90, 0x1F, 0x92, 0x10, 0x03, 0x38, 0x48, +0x41, 0xE0, 0x0C, 0x01, 0x16, 0xD3, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, 0x90, 0x67, +0x01, 0x48, 0x40, 0xEA, 0x40, 0xC1, 0x16, 0x92, +0x01, 0x49, 0x4A, 0xE9, 0xF4, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0xE8, 0xF5, 0x15, 0x4B, 0x12, 0xD3, +0x00, 0x68, 0x38, 0x6C, 0x98, 0xE8, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x12, 0xEC, +0x4D, 0xE4, 0x28, 0xF4, 0xAC, 0xA3, 0x01, 0x6B, +0xAC, 0xEB, 0xC0, 0xF0, 0x0F, 0x23, 0x89, 0xE2, +0x28, 0xF4, 0x0E, 0x4A, 0x13, 0xD2, 0x14, 0xD2, +0x00, 0x69, 0xBC, 0x10, 0xE0, 0xA3, 0xC0, 0xA2, +0x01, 0x4B, 0x01, 0x4A, 0xEE, 0xEE, 0x01, 0x5E, +0xD8, 0x67, 0xCB, 0xEE, 0xAA, 0xEB, 0xCC, 0xEC, +0xF5, 0x61, 0x01, 0x74, 0xA0, 0xF0, 0x00, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, 0x6C, 0x9A, +0xFF, 0x6C, 0x06, 0x6D, 0x40, 0xA3, 0xAB, 0xED, +0x8C, 0xEA, 0xAC, 0xEA, 0x01, 0x6D, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x1E, 0x92, 0x1F, 0x93, +0x4A, 0x4A, 0x69, 0xE2, 0x11, 0xD2, 0x00, 0xF0, +0x1E, 0x03, 0x06, 0x02, 0x10, 0xD2, 0x17, 0xD3, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x4C, 0x9A, +0x11, 0x94, 0x40, 0xEA, 0x10, 0x93, 0x40, 0xC3, +0x11, 0x92, 0x01, 0x4B, 0x10, 0xD3, 0x01, 0x4A, +0x11, 0xD2, 0x17, 0x92, 0x4A, 0xEB, 0xF0, 0x61, +0x1E, 0x92, 0x1F, 0x93, 0x10, 0x4A, 0x69, 0xE2, +0x11, 0xD2, 0x0C, 0x03, 0x08, 0x02, 0x10, 0xD2, +0x18, 0xD3, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x4C, 0x9A, 0x11, 0x94, 0x40, 0xEA, 0x10, 0x93, +0x40, 0xC3, 0x11, 0x92, 0x01, 0x4B, 0x10, 0xD3, +0x01, 0x4A, 0x11, 0xD2, 0x18, 0x92, 0x4A, 0xEB, +0xF0, 0x61, 0x38, 0x6D, 0xB8, 0xE8, 0x30, 0xF0, +0x20, 0x6C, 0xC0, 0xF1, 0x08, 0x4C, 0x01, 0x6B, +0x12, 0xED, 0x89, 0xE5, 0x28, 0xF4, 0x4C, 0xA2, +0x46, 0x32, 0x6C, 0xEA, 0x30, 0x22, 0x70, 0x10, +0xE0, 0xA2, 0xC0, 0xA4, 0x01, 0x4A, 0x01, 0x4C, +0xEE, 0xEE, 0x01, 0x5E, 0xD8, 0x67, 0xCB, 0xEE, +0xAA, 0xEA, 0xCC, 0xEB, 0xF5, 0x61, 0x01, 0x73, +0x4E, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x69, 0xF0, 0x74, 0xA2, 0x02, 0x73, +0x12, 0x61, 0xE8, 0xF3, 0x94, 0xA2, 0x08, 0x6B, +0x8C, 0xEB, 0x0D, 0x2B, 0x10, 0xF0, 0x24, 0x6B, +0x16, 0xF6, 0x70, 0x9B, 0x0A, 0x6C, 0x80, 0xC3, +0x08, 0xF4, 0x81, 0xA2, 0x01, 0x6B, 0x8D, 0xEB, +0x08, 0xF4, 0x61, 0xC2, 0x43, 0x10, 0x00, 0x6A, +0x04, 0xD2, 0x05, 0xD2, 0x08, 0x04, 0x06, 0x05, +0x0C, 0x06, 0x14, 0x97, 0x1E, 0x10, 0x69, 0xF0, +0x54, 0xA4, 0x02, 0x72, 0x13, 0x61, 0xE8, 0xF3, +0xB4, 0xA4, 0x08, 0x6A, 0xAC, 0xEA, 0xFF, 0x6D, +0xAC, 0xEA, 0x0C, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF6, 0x50, 0x9A, 0x0A, 0x6D, 0xA0, 0xC2, +0x08, 0xF4, 0x41, 0xA4, 0x4D, 0xEB, 0x08, 0xF4, +0x61, 0xC4, 0x24, 0x10, 0x13, 0x97, 0x00, 0x6A, +0x04, 0xD2, 0x05, 0xD2, 0x08, 0x04, 0x06, 0x05, +0x0C, 0x06, 0x80, 0x18, 0x09, 0x0E, 0x0B, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF5, 0x6C, 0x9A, +0xFF, 0x6C, 0x05, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x01, 0x49, +0xFF, 0x6A, 0x4C, 0xE9, 0x12, 0x93, 0x40, 0xA3, +0x43, 0xE9, 0x15, 0x61, 0x01, 0x48, 0x38, 0x4B, +0x02, 0x70, 0x12, 0xD3, 0x03, 0x60, 0x25, 0x17, +0x00, 0x6A, 0x01, 0x10, 0x01, 0x6A, 0x1D, 0x97, +0x1C, 0x91, 0x1B, 0x90, 0x0F, 0x63, 0x00, 0xEF, +0xB1, 0xE4, 0x08, 0x02, 0x28, 0xF4, 0x14, 0x4C, +0x0C, 0x05, 0x01, 0x6B, 0x89, 0x17, 0x38, 0x6A, +0x58, 0xE8, 0x30, 0x34, 0x0C, 0x03, 0x10, 0x05, +0x12, 0xEA, 0x49, 0xE4, 0x30, 0xF0, 0x20, 0x6C, +0xC0, 0xF1, 0x08, 0x4C, 0x49, 0xE4, 0x48, 0xF4, +0x04, 0x4A, 0x01, 0x6C, 0x1B, 0x17, 0x00, 0x65, +0xFA, 0x63, 0x0B, 0x62, 0x0A, 0xD1, 0x09, 0xD0, +0x10, 0xF0, 0x24, 0x6B, 0xFF, 0x6A, 0x36, 0xF5, +0x6C, 0x9B, 0x4C, 0xEE, 0x4C, 0xEF, 0x0C, 0xD4, +0x0D, 0xD5, 0x06, 0xD6, 0x04, 0xD7, 0x60, 0xA3, +0x6C, 0xEA, 0x05, 0xD2, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x58, 0x9A, 0x02, 0xF0, 0x00, 0x6B, +0x40, 0x9A, 0x6C, 0xEA, 0x1C, 0x22, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x58, 0x9A, 0x00, 0x6C, +0xFF, 0x6D, 0x33, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, 0x00, 0x68, +0x40, 0xEA, 0x01, 0x72, 0x19, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, +0x5C, 0x9A, 0x49, 0xF2, 0x84, 0xA3, 0x01, 0x6D, +0x18, 0x6E, 0xF0, 0x67, 0x0B, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0x6E, 0xF2, +0x5C, 0x9A, 0x49, 0xF2, 0x84, 0xA3, 0x01, 0x6D, +0x18, 0x6E, 0x00, 0x6F, 0x40, 0xEA, 0x02, 0x67, +0x10, 0xF0, 0x24, 0x6A, 0x10, 0xF0, 0x24, 0x6B, +0x36, 0xF6, 0x50, 0x9A, 0xB6, 0xF5, 0x7C, 0x9B, +0x49, 0xE0, 0x6D, 0xE0, 0x80, 0xA2, 0xA0, 0xA3, +0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF6, 0x74, 0x9B, +0xFF, 0x6A, 0x4C, 0xEC, 0x6D, 0xE0, 0xC0, 0xA3, +0x4C, 0xED, 0x4C, 0xEE, 0x80, 0x18, 0x4F, 0x09, +0x06, 0x95, 0x87, 0x40, 0x29, 0x4C, 0x22, 0x67, +0x80, 0x18, 0xD6, 0x0D, 0x04, 0x92, 0x2E, 0x2A, +0x10, 0xF0, 0x24, 0x6C, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF6, 0x8C, 0x9C, 0x10, 0xF0, 0x24, 0x6D, +0x36, 0xF6, 0x48, 0x9A, 0x36, 0xF6, 0xA0, 0x9D, +0x0D, 0x93, 0x91, 0xE0, 0x49, 0xE0, 0x31, 0xE4, +0xB5, 0xE0, 0xC0, 0xA3, 0xC0, 0xC2, 0xC0, 0xA3, +0x01, 0x4A, 0xAA, 0xEA, 0xC0, 0xC4, 0x01, 0x4B, +0x01, 0x4C, 0xF7, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x10, 0xF0, 0x24, 0x6C, 0x36, 0xF6, 0x44, 0x9A, +0xD6, 0xF6, 0x90, 0x9C, 0x0C, 0x93, 0x49, 0xE0, +0x81, 0xE0, 0x29, 0xE2, 0x21, 0xE0, 0x80, 0xA3, +0x01, 0x4B, 0x80, 0xC2, 0x01, 0x4A, 0x0A, 0xEA, +0xFA, 0x61, 0x2D, 0x10, 0x04, 0x92, 0x01, 0x72, +0x2A, 0x61, 0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF6, +0x88, 0x9B, 0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF6, +0x6C, 0x9B, 0x30, 0xF0, 0x20, 0x6A, 0xE8, 0xF5, +0x00, 0x4A, 0x6D, 0xE0, 0x91, 0xE0, 0x2D, 0xE3, +0xA6, 0x42, 0xC0, 0xA2, 0xC0, 0xC4, 0xCA, 0xA2, +0x01, 0x4A, 0xAA, 0xEA, 0xC0, 0xC3, 0x01, 0x4C, +0x01, 0x4B, 0xF7, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0x36, 0xF6, 0x64, 0x9B, 0x30, 0xF0, 0x20, 0x6A, +0xE8, 0xF5, 0x10, 0x4A, 0x61, 0xE0, 0x21, 0xE0, +0x64, 0x42, 0x80, 0xA2, 0x01, 0x4A, 0x6A, 0xEA, +0x80, 0xC0, 0x01, 0x48, 0xFA, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0x69, 0xF0, +0x74, 0xA2, 0x02, 0x73, 0x05, 0x61, 0x69, 0xF0, +0x9C, 0xA2, 0xB1, 0x67, 0x80, 0x18, 0xE1, 0x09, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF6, 0x74, 0x9A, +0xFF, 0x6C, 0x10, 0x6D, 0x40, 0xA3, 0x34, 0x6E, +0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, +0x30, 0xF0, 0x20, 0x6A, 0x05, 0x95, 0x6E, 0xF2, +0x58, 0x9A, 0x00, 0x6C, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF2, 0x5C, 0x9A, 0x40, 0xEA, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF6, 0x63, 0x13, 0x62, +0x12, 0xD1, 0x11, 0xD0, 0x00, 0x6A, 0x7D, 0x67, +0x30, 0xF0, 0x20, 0x6E, 0x08, 0xD2, 0x52, 0xCB, +0x04, 0xD2, 0xCE, 0xF4, 0x4C, 0x9E, 0x04, 0x67, +0x06, 0x4C, 0xB1, 0xE4, 0x25, 0x67, 0x40, 0xEA, +0x08, 0x72, 0xE0, 0xF0, 0x05, 0x61, 0x30, 0xF0, +0x20, 0x6B, 0xCE, 0xF4, 0x4C, 0x9B, 0x87, 0x40, +0x31, 0xE4, 0x40, 0xEA, 0x06, 0x72, 0xC0, 0xF0, +0x1B, 0x61, 0x87, 0x40, 0x03, 0x4C, 0x06, 0x06, +0x00, 0xF0, 0x1E, 0x02, 0x0B, 0xD4, 0x0A, 0xD6, +0x0C, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0x0B, 0x94, +0xCE, 0xF4, 0x4C, 0x9A, 0x40, 0xEA, 0x0A, 0x93, +0x0B, 0x94, 0x0C, 0x96, 0x40, 0xC3, 0x01, 0x4B, +0x01, 0x4C, 0xCA, 0xEB, 0x0B, 0xD4, 0x0A, 0xD3, +0xF0, 0x61, 0x00, 0x6A, 0x01, 0x6C, 0x30, 0xF0, +0x20, 0x6D, 0x06, 0x03, 0xC0, 0xF1, 0x08, 0x4D, +0x59, 0xE3, 0x55, 0xE5, 0xC0, 0xA6, 0x08, 0xF4, +0xA8, 0xA5, 0x01, 0x4A, 0xCE, 0xED, 0x01, 0x5D, +0xB8, 0x67, 0xAB, 0xED, 0x06, 0x72, 0xAC, 0xEC, +0xEE, 0x61, 0x58, 0x67, 0x01, 0x74, 0x05, 0xD2, +0x01, 0x6A, 0xA0, 0xF0, 0x0A, 0x61, 0x47, 0x40, +0x19, 0x4A, 0x29, 0xE2, 0x05, 0x04, 0x0B, 0xD2, +0x0A, 0xD4, 0x0D, 0xD3, 0x30, 0xF0, 0x20, 0x6A, +0xCE, 0xF4, 0x4C, 0x9A, 0x0B, 0x94, 0x40, 0xEA, +0x0A, 0x96, 0x0D, 0x93, 0x40, 0xC6, 0x0B, 0x92, +0x01, 0x4E, 0x6A, 0xEE, 0x01, 0x4A, 0x0B, 0xD2, +0x0A, 0xD6, 0xF0, 0x61, 0x30, 0xF0, 0x20, 0x6A, +0x9D, 0x67, 0xC0, 0xF1, 0x08, 0x4A, 0xDD, 0x67, +0x75, 0xA6, 0xB4, 0xA4, 0x08, 0xF4, 0x9E, 0xA2, +0x08, 0xF4, 0x5F, 0xA2, 0x6E, 0xEA, 0x00, 0x6B, +0x04, 0x2A, 0x65, 0x67, 0x8E, 0xEB, 0x01, 0x5B, +0x78, 0x67, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0x9D, 0x67, 0xB6, 0xA4, 0x28, 0xF4, +0x80, 0xA2, 0xAE, 0xEC, 0x01, 0x5C, 0x98, 0x67, +0x8B, 0xEC, 0x8C, 0xEB, 0x9D, 0x67, 0xB7, 0xA4, +0x28, 0xF4, 0x81, 0xA2, 0xAE, 0xEC, 0x5C, 0x2C, +0x01, 0x73, 0x5A, 0x61, 0x10, 0xF0, 0x24, 0x6B, +0xD6, 0xF6, 0xD4, 0x9B, 0xFF, 0x6D, 0xDE, 0x4C, +0x60, 0xA6, 0xAC, 0xEB, 0x8C, 0xEB, 0x01, 0x6C, +0x8D, 0xEB, 0xAC, 0xEB, 0x60, 0xC6, 0xE8, 0xF3, +0x75, 0xA2, 0x8C, 0xEB, 0xAC, 0xEB, 0x14, 0x2B, +0x69, 0xF0, 0x74, 0xA2, 0x02, 0x73, 0x0A, 0x60, +0x47, 0x40, 0x09, 0x4A, 0x29, 0xE2, 0x0B, 0xD2, +0x08, 0x06, 0x20, 0xF0, 0x06, 0x02, 0x0A, 0xD6, +0x0E, 0xD2, 0x12, 0x10, 0xE8, 0xF3, 0xD4, 0xA2, +0x08, 0x6B, 0xCC, 0xEB, 0xAC, 0xEB, 0xF0, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF6, 0x70, 0x9B, +0x09, 0x6D, 0xA0, 0xC3, 0x08, 0xF4, 0x61, 0xA2, +0x6D, 0xEC, 0x08, 0xF4, 0x81, 0xC2, 0x36, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x0B, 0x94, 0xCE, 0xF4, +0x4C, 0x9A, 0x40, 0xEA, 0x0A, 0x93, 0x0B, 0x94, +0x0E, 0x96, 0x40, 0xC3, 0x01, 0x4B, 0x01, 0x4C, +0xCA, 0xEB, 0x0B, 0xD4, 0x0A, 0xD3, 0xF0, 0x61, +0x16, 0x48, 0x05, 0x02, 0x25, 0xE0, 0x0F, 0xD2, +0x04, 0x00, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x4C, 0x9A, 0x91, 0x67, 0x01, 0x49, 0x40, 0xEA, +0x0F, 0x93, 0x40, 0xC0, 0x01, 0x48, 0x6A, 0xE8, +0xF4, 0x61, 0x00, 0x6E, 0x04, 0x04, 0x08, 0x05, +0xE6, 0x67, 0x80, 0x18, 0x2C, 0x0F, 0x0E, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF6, 0x74, 0x9A, +0xFF, 0x6C, 0x32, 0x6D, 0x40, 0xA3, 0xAB, 0xED, +0x8C, 0xEA, 0xAC, 0xEA, 0x21, 0x6D, 0xAD, 0xEA, +0x8C, 0xEA, 0x40, 0xC3, 0x01, 0x6A, 0x01, 0x10, +0x00, 0x6A, 0x13, 0x97, 0x12, 0x91, 0x11, 0x90, +0x0A, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0xE4, 0x67, 0x30, 0xF0, 0x20, 0x6C, 0xC0, 0xF1, +0x08, 0x4C, 0x89, 0xF0, 0xB7, 0xA4, 0x04, 0x6B, +0xFF, 0x6A, 0xAC, 0xEB, 0x4C, 0xEB, 0x4C, 0xEF, +0x07, 0x23, 0x00, 0x6C, 0xA4, 0x67, 0xC4, 0x67, +0x01, 0x6F, 0x80, 0x18, 0x2C, 0x0F, 0x09, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x2E, 0xF4, 0x50, 0x9A, +0xC8, 0xF2, 0x9F, 0xA4, 0x02, 0x6D, 0x08, 0x6E, +0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x8C, 0xEA, 0x30, 0xF0, 0x20, 0x69, +0x04, 0xD2, 0xC0, 0xF1, 0x08, 0x49, 0x89, 0xF0, +0x77, 0xA1, 0x01, 0x6A, 0x6C, 0xEA, 0xFF, 0x6B, +0x6C, 0xEA, 0x3D, 0x22, 0x30, 0xF0, 0x20, 0x68, +0xCF, 0xF4, 0x00, 0x48, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x58, 0x9A, 0x80, 0xF2, 0x95, 0xA0, +0x40, 0xEA, 0x01, 0x72, 0x30, 0x61, 0x89, 0xF0, +0x77, 0xA1, 0x40, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xFF, 0x6C, 0x8C, 0xEA, 0x40, 0x72, 0x27, 0x60, +0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, 0x7D, 0xA2, +0x0A, 0x6C, 0x01, 0x4B, 0x90, 0xF3, 0x7D, 0xC2, +0x90, 0xF3, 0x7D, 0xA2, 0x8E, 0xEB, 0x07, 0x2B, +0x80, 0xF1, 0x88, 0xA0, 0x90, 0xF3, 0x7D, 0xC2, +0x01, 0x4C, 0x80, 0xF1, 0x88, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6B, 0xCF, 0xF4, +0x00, 0x4A, 0x69, 0xF2, 0x80, 0xA3, 0x80, 0xF1, +0x68, 0xA2, 0x83, 0xEB, 0x08, 0x61, 0x80, 0xF1, +0x69, 0xA2, 0x05, 0x2B, 0x04, 0x94, 0x80, 0xF1, +0x68, 0xC2, 0x80, 0x18, 0x21, 0x10, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFC, 0x63, 0x07, 0x62, 0x06, 0xD1, 0x05, 0xD0, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x4C, 0x98, +0x09, 0xD5, 0x24, 0x67, 0x40, 0xEA, 0x0C, 0x6B, +0x4C, 0xEB, 0x08, 0x73, 0x5E, 0x61, 0x09, 0x93, +0xCE, 0xF4, 0x4C, 0x98, 0x86, 0x41, 0x71, 0xE4, +0x40, 0xEA, 0x88, 0x72, 0x56, 0x61, 0x09, 0x93, +0xCE, 0xF4, 0x4C, 0x98, 0x87, 0x41, 0x71, 0xE4, +0x40, 0xEA, 0x8E, 0x72, 0x4E, 0x61, 0x09, 0x93, +0x87, 0x41, 0xCE, 0xF4, 0x4C, 0x98, 0x02, 0x4C, +0x71, 0xE4, 0x40, 0xEA, 0x03, 0x72, 0x47, 0x61, +0x09, 0x93, 0x87, 0x41, 0xCE, 0xF4, 0x4C, 0x98, +0x07, 0x4C, 0x71, 0xE4, 0x40, 0xEA, 0x08, 0x6B, +0x6C, 0xEA, 0x11, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0xE8, 0xF3, 0x97, 0xA2, +0x01, 0x6B, 0x6C, 0xEC, 0x34, 0x2C, 0x10, 0xF0, +0x24, 0x6C, 0x16, 0xF6, 0x90, 0x9C, 0x60, 0xC4, +0x08, 0xF4, 0x81, 0xA2, 0x26, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE8, 0xF3, +0xB3, 0xA2, 0xFF, 0x6C, 0x6C, 0xED, 0x0E, 0x25, +0x69, 0xF0, 0xB4, 0xA2, 0x02, 0x75, 0x05, 0x61, +0xE8, 0xF3, 0xB4, 0xA2, 0xAC, 0xEB, 0x8C, 0xEB, +0x0B, 0x23, 0x09, 0x95, 0x91, 0x67, 0x00, 0x18, +0x66, 0xD1, 0x15, 0x10, 0xE8, 0xF3, 0xBA, 0xA2, +0x40, 0x6B, 0xAC, 0xEB, 0x8C, 0xEB, 0x0F, 0x23, +0x10, 0xF0, 0x24, 0x6B, 0x16, 0xF6, 0x70, 0x9B, +0x02, 0x6C, 0x80, 0xC3, 0x08, 0xF4, 0x81, 0xA2, +0x01, 0x6B, 0x8D, 0xEB, 0x08, 0xF4, 0x61, 0xC2, +0x02, 0x10, 0x00, 0x6A, 0x01, 0x10, 0x01, 0x6A, +0x07, 0x97, 0x06, 0x91, 0x05, 0x90, 0x04, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x4C, 0x9A, 0xFF, 0x69, 0x04, 0x00, +0x8C, 0xE9, 0x00, 0x6D, 0x90, 0x67, 0x08, 0x6E, +0x40, 0xEA, 0x01, 0x6A, 0x2C, 0xEA, 0x12, 0x2A, +0x30, 0xF0, 0x20, 0x6A, 0x29, 0xF2, 0x7C, 0xA2, +0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6D, +0x0F, 0xF6, 0x71, 0xC2, 0x30, 0xF0, 0x20, 0x6A, +0x4E, 0xF2, 0x50, 0x9A, 0x90, 0x67, 0x0F, 0xF6, +0x18, 0x4D, 0x3B, 0x10, 0x30, 0xF0, 0x20, 0x6B, +0x29, 0xF2, 0x7D, 0xA3, 0x30, 0xF0, 0x20, 0x6A, +0xCF, 0xF4, 0x00, 0x4A, 0x40, 0xF1, 0x71, 0xC2, +0x40, 0xF1, 0x50, 0xA2, 0x01, 0x72, 0x10, 0x60, +0x05, 0x22, 0x02, 0x72, 0x17, 0x60, 0x03, 0x72, +0x1F, 0x60, 0x29, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x30, 0xF0, 0x20, 0x6D, 0x4E, 0xF2, 0x50, 0x9A, +0x90, 0x67, 0x2F, 0xF6, 0x00, 0x4D, 0x1D, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6D, +0x4E, 0xF2, 0x50, 0x9A, 0x90, 0x67, 0x2F, 0xF6, +0x08, 0x4D, 0x13, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x30, 0xF0, 0x20, 0x6D, 0x4E, 0xF2, 0x50, 0x9A, +0x90, 0x67, 0x2F, 0xF6, 0x10, 0x4D, 0x09, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6D, 0x90, 0x67, 0x2F, 0xF6, +0x18, 0x4D, 0x08, 0x6E, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, 0x40, 0xF1, +0xB1, 0xA2, 0x07, 0x5D, 0x80, 0xF0, 0x07, 0x60, +0x40, 0xF1, 0x71, 0x82, 0x01, 0x6A, 0x44, 0xEB, +0x14, 0x6B, 0x4C, 0xEB, 0x07, 0x2B, 0x62, 0x6B, +0x4C, 0xEB, 0x7D, 0x23, 0x04, 0x04, 0x00, 0x18, +0x50, 0xD0, 0x03, 0x10, 0x04, 0x04, 0x00, 0x18, +0x2D, 0xD0, 0x02, 0x67, 0x63, 0x22, 0x01, 0x6A, +0x2C, 0xEA, 0x13, 0x2A, 0x30, 0xF0, 0x20, 0x6A, +0x30, 0xF0, 0x20, 0x6D, 0x4E, 0xF2, 0x50, 0x9A, +0x0F, 0xF6, 0x18, 0x4D, 0x85, 0x67, 0xBB, 0x4D, +0x08, 0x6E, 0x40, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0xCF, 0xF5, 0x13, 0x4B, 0x80, 0xF4, 0x0C, 0x6A, +0x34, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x0F, 0xF6, +0x50, 0xA2, 0x01, 0x72, 0x0F, 0x60, 0x05, 0x22, +0x02, 0x72, 0x15, 0x60, 0x03, 0x72, 0x1C, 0x60, +0xED, 0x17, 0x30, 0xF0, 0x20, 0x6A, 0x30, 0xF0, +0x20, 0x6C, 0x4E, 0xF2, 0x50, 0x9A, 0x2F, 0xF6, +0x00, 0x4C, 0x1A, 0x10, 0x30, 0xF0, 0x20, 0x6A, +0x30, 0xF0, 0x20, 0x6C, 0x4E, 0xF2, 0x50, 0x9A, +0x2F, 0xF6, 0x08, 0x4C, 0x11, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x30, 0xF0, 0x20, 0x6C, 0x4E, 0xF2, +0x50, 0x9A, 0x2F, 0xF6, 0x10, 0x4C, 0x08, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x4E, 0xF2, 0x50, 0x9A, +0x30, 0xF0, 0x20, 0x6C, 0x2F, 0xF6, 0x18, 0x4C, +0x30, 0xF0, 0x20, 0x6D, 0xCF, 0xF5, 0x13, 0x4D, +0xC3, 0x17, 0x1F, 0xF7, 0x00, 0x6C, 0x4C, 0xEC, +0x02, 0xF0, 0x00, 0x74, 0x01, 0x60, 0x05, 0x2C, +0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF4, 0x8C, 0x9C, +0x04, 0x10, 0x10, 0xF0, 0x24, 0x6C, 0xB6, 0xF4, +0x90, 0x9C, 0xA0, 0xA3, 0x91, 0xE2, 0x01, 0x4A, +0x80, 0xF4, 0x14, 0x72, 0xA0, 0xC4, 0x01, 0x4B, +0xE8, 0x61, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF5, 0x6C, 0x9A, 0xFF, 0x6C, 0x08, 0x6D, +0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x50, 0x67, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x01, 0x68, +0x8A, 0x17, 0x00, 0x65, 0xF7, 0x63, 0x11, 0x62, +0x10, 0xD1, 0x0F, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x30, 0x6A, +0x48, 0xF4, 0x05, 0x4A, 0x40, 0xDB, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF6, 0x58, 0x9A, 0x40, 0x9A, +0x05, 0xD2, 0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF6, +0x54, 0x9A, 0x05, 0x93, 0x4C, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x50, 0x9A, 0x05, 0xD3, +0xFF, 0x6B, 0x40, 0xA2, 0x82, 0x67, 0x6C, 0xEC, +0x30, 0xF0, 0x20, 0x6A, 0x0C, 0xD4, 0xA8, 0xF5, +0x9B, 0xA2, 0x01, 0x6A, 0x8C, 0xEA, 0x6C, 0xEA, +0x20, 0xF2, 0x04, 0x22, 0x00, 0x6D, 0x09, 0xD5, +0x08, 0xD5, 0x65, 0x67, 0x09, 0x12, 0x30, 0xF0, +0x20, 0x69, 0x05, 0x94, 0xCE, 0xF4, 0x4C, 0x99, +0x02, 0x4C, 0x40, 0xEA, 0x05, 0x94, 0x02, 0x67, +0xCE, 0xF4, 0x4C, 0x99, 0x03, 0x4C, 0x40, 0xEA, +0x03, 0x6B, 0x4C, 0xEB, 0x0F, 0x6A, 0x05, 0x94, +0x0C, 0xEA, 0x18, 0x4B, 0x4C, 0x32, 0x49, 0xE3, +0x81, 0xE2, 0x0B, 0xD2, 0xCE, 0xF4, 0x4C, 0x99, +0x90, 0x67, 0x40, 0xEA, 0x06, 0xD2, 0xCE, 0xF4, +0x4C, 0x99, 0x81, 0x40, 0x40, 0xEA, 0x07, 0xD2, +0xCE, 0xF4, 0x4C, 0x99, 0x84, 0x40, 0x40, 0xEA, +0x07, 0x95, 0x06, 0x94, 0xC2, 0x67, 0x80, 0x18, +0x4F, 0x09, 0x07, 0xD2, 0xCE, 0xF4, 0x4C, 0x99, +0x90, 0x67, 0x40, 0xEA, 0x05, 0x94, 0xFC, 0x6D, +0x4C, 0xED, 0xCE, 0xF4, 0x4C, 0x99, 0x06, 0xD5, +0x01, 0x4C, 0x40, 0xEA, 0x04, 0xD2, 0x05, 0x94, +0xCE, 0xF4, 0x4C, 0x99, 0x40, 0xEA, 0x04, 0x93, +0x05, 0x94, 0x60, 0x33, 0x4D, 0xEB, 0xE7, 0xF7, +0x1F, 0x6A, 0x4C, 0xEB, 0xCE, 0xF4, 0x4C, 0x99, +0x04, 0xD3, 0x0F, 0x4C, 0x40, 0xEA, 0x0D, 0xD2, +0x04, 0x95, 0x0B, 0x93, 0x30, 0xF0, 0x20, 0x6A, +0x0E, 0xF5, 0x44, 0x9A, 0x71, 0xE5, 0x40, 0xEA, +0x0B, 0xD2, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xEB, 0xF6, 0xB4, 0xA2, 0x01, 0x6B, +0xFF, 0x6C, 0x6C, 0xED, 0x14, 0x25, 0x06, 0x95, +0x50, 0x75, 0x03, 0x60, 0x80, 0x75, 0xE0, 0xF0, +0x14, 0x61, 0x89, 0xF0, 0x50, 0xA2, 0x4C, 0xEB, +0x8C, 0xEB, 0xE0, 0xF0, 0x0E, 0x23, 0x30, 0xF0, +0x20, 0x6A, 0x4E, 0xF3, 0x54, 0x9A, 0x04, 0x95, +0x90, 0x67, 0x40, 0xEA, 0xE6, 0x10, 0x06, 0x92, +0x88, 0x72, 0x30, 0x60, 0x89, 0x5A, 0x03, 0x60, +0x08, 0x72, 0x2C, 0x60, 0xDE, 0x10, 0x06, 0x93, +0xA0, 0x73, 0x03, 0x60, 0xC0, 0x73, 0xC0, 0xF0, +0x18, 0x61, 0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, +0x08, 0x49, 0xE8, 0xF3, 0x7A, 0xA1, 0x80, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0xC0, 0xF0, 0x0B, 0x22, 0x08, 0xF4, 0x4E, 0xA1, +0x90, 0x67, 0x01, 0x4A, 0x08, 0xF4, 0x4E, 0xC1, +0x80, 0x18, 0x44, 0x08, 0xC0, 0xF0, 0x01, 0x22, +0x90, 0x67, 0x80, 0x18, 0x5B, 0x08, 0xA0, 0xF0, +0x1C, 0x22, 0x06, 0x94, 0x80, 0x18, 0xCE, 0x09, +0x08, 0xF4, 0x4F, 0xA1, 0x01, 0x4A, 0x08, 0xF4, +0x4F, 0xC1, 0xB3, 0x10, 0x30, 0xF0, 0x20, 0x69, +0xCE, 0xF4, 0x4C, 0x99, 0x84, 0x40, 0x04, 0xD4, +0x40, 0xEA, 0x82, 0x67, 0x80, 0x18, 0x40, 0x09, +0x07, 0x95, 0xC2, 0x67, 0x90, 0x67, 0x80, 0x18, +0x8F, 0x09, 0x04, 0x94, 0xCE, 0xF4, 0x4C, 0x99, +0x40, 0xEA, 0x82, 0x67, 0x80, 0x18, 0x97, 0x10, +0x80, 0xF0, 0x10, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF5, 0x7B, 0xA2, 0x40, 0x6A, 0x6C, 0xEA, +0x22, 0x22, 0x07, 0x92, 0x08, 0x4A, 0x09, 0xE2, +0x04, 0xD2, 0x04, 0x94, 0xCE, 0xF4, 0x4C, 0x99, +0x40, 0xEA, 0x45, 0x72, 0x18, 0x61, 0x04, 0x94, +0x00, 0x18, 0xBC, 0xD3, 0x01, 0x72, 0x13, 0x61, +0x04, 0x94, 0x00, 0x18, 0xCE, 0xD3, 0x01, 0x72, +0x0E, 0x61, 0x04, 0x94, 0x00, 0x18, 0x91, 0xD3, +0x04, 0x22, 0x01, 0x6D, 0x09, 0xD5, 0x08, 0xD5, +0x06, 0x10, 0x04, 0x94, 0x00, 0x18, 0xE6, 0xD3, +0x01, 0x6B, 0x09, 0xD3, 0x08, 0xD3, 0x90, 0x67, +0x80, 0x18, 0x44, 0x08, 0x08, 0x22, 0x07, 0x95, +0x90, 0x67, 0x80, 0x18, 0x5C, 0x10, 0x03, 0x22, +0x01, 0x6D, 0x09, 0xD5, 0x08, 0xD5, 0x30, 0xF0, +0x20, 0x6A, 0xA8, 0xF5, 0x7B, 0xA2, 0x02, 0x6A, +0x6C, 0xEA, 0x08, 0x22, 0x07, 0x95, 0x90, 0x67, +0x80, 0x18, 0xA1, 0x0F, 0x03, 0x22, 0x01, 0x6B, +0x09, 0xD3, 0x08, 0xD3, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF5, 0x7B, 0xA2, 0x04, 0x6A, 0x6C, 0xEA, +0x08, 0x22, 0x07, 0x95, 0x90, 0x67, 0x80, 0x18, +0x89, 0x0E, 0x03, 0x22, 0x01, 0x6D, 0x09, 0xD5, +0x08, 0xD5, 0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, +0x08, 0x49, 0xE8, 0xF3, 0x74, 0xA1, 0x20, 0x6A, +0x6C, 0xEA, 0x11, 0x22, 0x07, 0x95, 0x90, 0x67, +0x80, 0x18, 0x72, 0x08, 0x0C, 0x22, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, 0x0B, 0x6B, +0x60, 0xC2, 0x08, 0xF4, 0x61, 0xA1, 0x01, 0x6A, +0x6D, 0xEA, 0x08, 0xF4, 0x41, 0xC1, 0x30, 0xF0, +0x20, 0x69, 0xC0, 0xF1, 0x08, 0x49, 0xE8, 0xF3, +0x73, 0xA1, 0x80, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0xFF, 0x6B, 0x6C, 0xEA, 0x22, 0x22, 0x08, 0x93, +0x03, 0x23, 0x01, 0x6C, 0x08, 0xD4, 0x1D, 0x10, +0x07, 0x95, 0x90, 0x67, 0x80, 0x18, 0xA8, 0x08, +0x18, 0x22, 0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, +0x50, 0x9A, 0x22, 0x6B, 0x60, 0xC2, 0x08, 0xF4, +0x61, 0xA1, 0x01, 0x6A, 0x6D, 0xEA, 0x08, 0xF4, +0x41, 0xC1, 0x0B, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF5, 0x6C, 0x9A, 0xFF, 0x6C, 0x08, 0x6D, +0x40, 0xA3, 0x8C, 0xEA, 0xAD, 0xEA, 0x8C, 0xEA, +0x40, 0xC3, 0x0D, 0x94, 0x01, 0x6D, 0x80, 0x18, +0xA5, 0x09, 0x15, 0x22, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x08, 0xF4, 0x81, 0xA2, +0x01, 0x6B, 0x8D, 0xEB, 0x08, 0xF4, 0x61, 0xC2, +0x05, 0x94, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x4C, 0x9A, 0x10, 0x4C, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6B, 0x0F, 0xF6, 0x52, 0xC3, 0x06, 0x95, +0x08, 0x75, 0x02, 0x60, 0x88, 0x75, 0x48, 0x61, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0xE8, 0xF3, 0x95, 0xA2, 0x40, 0x6B, 0x8C, 0xEB, +0x0E, 0x23, 0x09, 0x93, 0x0C, 0x2B, 0x10, 0xF0, +0x24, 0x6B, 0x16, 0xF6, 0x70, 0x9B, 0x25, 0x6C, +0x80, 0xC3, 0x08, 0xF4, 0x81, 0xA2, 0x01, 0x6B, +0x8D, 0xEB, 0x08, 0xF4, 0x61, 0xC2, 0x07, 0x95, +0x90, 0x67, 0x80, 0x18, 0xB4, 0x08, 0x11, 0x22, +0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, +0x08, 0xF4, 0x81, 0xA2, 0x02, 0x6B, 0x6B, 0xEB, +0x8C, 0xEB, 0x08, 0xF4, 0x61, 0xC2, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, 0x00, 0x6B, +0x60, 0xC2, 0x30, 0xF0, 0x20, 0x69, 0xC0, 0xF1, +0x08, 0x49, 0xE8, 0xF3, 0x74, 0xA1, 0x40, 0x6A, +0x6C, 0xEA, 0x12, 0x22, 0x07, 0x95, 0x90, 0x67, +0x80, 0x18, 0xE2, 0x08, 0x0D, 0x22, 0x08, 0xF4, +0x61, 0xA1, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x08, 0xF4, 0x41, 0xC1, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF6, 0x50, 0x9A, 0x00, 0x6B, 0x60, 0xC2, +0x05, 0x94, 0x0B, 0x95, 0x30, 0xF0, 0x20, 0x6A, +0xA8, 0xF4, 0x4C, 0x9A, 0xB1, 0xE4, 0x05, 0xD4, +0x83, 0xEA, 0x03, 0x60, 0x4F, 0xEA, 0x51, 0xE4, +0x05, 0xD4, 0x30, 0xF0, 0x20, 0x6A, 0xC8, 0xF5, +0x69, 0xA2, 0x01, 0x6A, 0x6C, 0xEA, 0x03, 0x22, +0x01, 0x6C, 0x80, 0x18, 0x96, 0x0B, 0x80, 0x18, +0xD9, 0x09, 0x01, 0x72, 0x38, 0x61, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, 0x08, 0xF4, +0x50, 0xA0, 0x01, 0x4A, 0x08, 0xF4, 0x50, 0xC0, +0x30, 0xF0, 0x20, 0x6A, 0xEE, 0xF4, 0x5C, 0x9A, +0x40, 0xEA, 0x01, 0x72, 0x15, 0x60, 0x08, 0xF4, +0x81, 0xA0, 0x01, 0x6B, 0x02, 0x72, 0x8D, 0xEB, +0x08, 0xF4, 0x61, 0xC0, 0x42, 0x6B, 0x03, 0x60, +0x04, 0x72, 0x06, 0x61, 0x43, 0x6B, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, 0x60, 0xC2, +0x01, 0x6C, 0x80, 0x18, 0x96, 0x0B, 0x22, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0x0E, 0xF5, 0x40, 0x9A, +0x05, 0x94, 0x40, 0xEA, 0x0A, 0x92, 0x01, 0x4A, +0x0A, 0xD2, 0x0A, 0x93, 0xFF, 0x6A, 0x4C, 0xEB, +0x0A, 0xD3, 0x0A, 0x94, 0x0C, 0x95, 0xA3, 0xEC, +0xFF, 0xF5, 0x11, 0x61, 0x0F, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xE8, 0xF3, +0x95, 0xA2, 0x20, 0x6B, 0x8C, 0xEB, 0x06, 0x2B, +0xE8, 0xF3, 0x93, 0xA2, 0xFE, 0x4B, 0x8C, 0xEB, +0xE8, 0xF3, 0x73, 0xC2, 0x10, 0xF0, 0x24, 0x6B, +0x76, 0xF4, 0x7C, 0x9B, 0x10, 0xF0, 0x30, 0x6A, +0x48, 0xF4, 0x06, 0x4A, 0x40, 0xDB, 0x11, 0x97, +0x10, 0x91, 0x0F, 0x90, 0x09, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6B, 0xAC, 0xEB, 0x30, 0xF0, 0x20, 0x69, +0x04, 0xD3, 0xC0, 0xF1, 0x08, 0x49, 0x89, 0xF0, +0x7E, 0xA1, 0xFF, 0x6A, 0x8C, 0xEA, 0x01, 0x6C, +0x8C, 0xEB, 0xFF, 0x6C, 0x8C, 0xEB, 0x72, 0x23, +0x30, 0xF0, 0x20, 0x68, 0xCF, 0xF4, 0x00, 0x48, +0x80, 0xF1, 0x6B, 0xA0, 0x6B, 0x23, 0x04, 0x94, +0xA2, 0x67, 0x00, 0x18, 0x83, 0xE0, 0x07, 0x22, +0x00, 0x6A, 0x80, 0xF1, 0x4B, 0xC0, 0x01, 0x6A, +0x80, 0xF1, 0x4D, 0xC0, 0x5F, 0x10, 0xA9, 0xF0, +0x60, 0xA1, 0x80, 0xF1, 0x4B, 0xA0, 0x63, 0xEA, +0x4A, 0x61, 0x89, 0xF0, 0x77, 0xA1, 0x40, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0xFF, 0x6B, 0x6C, 0xEA, +0x40, 0x72, 0x06, 0x61, 0x10, 0xF0, 0x23, 0x6C, +0x09, 0xF0, 0x15, 0x4C, 0x00, 0x18, 0xCF, 0xE6, +0x30, 0xF0, 0x20, 0x68, 0xC0, 0xF1, 0x08, 0x48, +0x89, 0xF0, 0x7E, 0xA0, 0x08, 0x6A, 0x6C, 0xEA, +0x21, 0x22, 0x30, 0xF0, 0x20, 0x69, 0xCF, 0xF4, +0x00, 0x49, 0x80, 0xF2, 0x95, 0xA1, 0x00, 0x6D, +0x00, 0x18, 0x62, 0xC5, 0x30, 0xF0, 0x20, 0x6A, +0x6E, 0xF5, 0x54, 0x9A, 0x80, 0xF2, 0x95, 0xA1, +0x40, 0xEA, 0x89, 0xF0, 0x7E, 0xA0, 0x02, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x68, 0xF3, 0x74, 0xA0, +0x89, 0xF0, 0x5E, 0xC0, 0x80, 0x6A, 0x4B, 0xEA, +0x6C, 0xEA, 0x68, 0xF3, 0x54, 0xC0, 0x00, 0x18, +0x29, 0xC9, 0x20, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF6, 0x50, 0x9A, 0x10, 0x6B, 0x01, 0x6C, +0x60, 0xC2, 0x80, 0x18, 0x96, 0x0B, 0x89, 0xF0, +0x7E, 0xA0, 0x02, 0x6A, 0x4B, 0xEA, 0x6C, 0xEA, +0x89, 0xF0, 0x5E, 0xC0, 0x0F, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x50, 0x9A, 0xC8, 0xF2, +0x9F, 0xA1, 0x04, 0x97, 0x02, 0x6D, 0x08, 0x6E, +0x40, 0xEA, 0x80, 0xF1, 0x4B, 0xA0, 0x01, 0x4A, +0x80, 0xF1, 0x4B, 0xC0, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x6A, 0x4C, 0xEC, 0x30, 0xF0, 0x20, 0x69, +0x04, 0xD4, 0xC0, 0xF1, 0x08, 0x49, 0x89, 0xF0, +0x7E, 0xA1, 0x01, 0x6C, 0x6C, 0xEC, 0x4C, 0xEC, +0x75, 0x24, 0x30, 0xF0, 0x20, 0x68, 0xCF, 0xF4, +0x00, 0x48, 0x80, 0xF1, 0x8A, 0xA0, 0x01, 0x4C, +0x80, 0xF1, 0x8A, 0xC0, 0x80, 0xF1, 0x8D, 0xA0, +0x01, 0x74, 0x2F, 0x61, 0x04, 0x6C, 0x6C, 0xEC, +0x4C, 0xEC, 0x2B, 0x24, 0x80, 0xF1, 0x8C, 0xA0, +0x28, 0x2C, 0x80, 0xF1, 0xAA, 0xA0, 0xA9, 0xF0, +0x81, 0xA1, 0x83, 0xED, 0x22, 0x61, 0x08, 0x6C, +0x6C, 0xEC, 0x4C, 0xEC, 0x0D, 0x24, 0x80, 0xF2, +0x95, 0xA0, 0x00, 0x6D, 0x00, 0x18, 0x62, 0xC5, +0x30, 0xF0, 0x20, 0x6A, 0x6E, 0xF5, 0x54, 0x9A, +0x80, 0xF2, 0x95, 0xA0, 0x40, 0xEA, 0x09, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x16, 0xF6, 0x50, 0x9A, +0x10, 0x6B, 0x01, 0x6C, 0x60, 0xC2, 0x80, 0x18, +0x96, 0x0B, 0x89, 0xF0, 0x7E, 0xA1, 0x02, 0x6A, +0x4B, 0xEA, 0x6C, 0xEA, 0x89, 0xF0, 0x5E, 0xC1, +0x39, 0x10, 0x30, 0xF0, 0x20, 0x69, 0x30, 0xF0, +0x20, 0x68, 0xC0, 0xF1, 0x08, 0x49, 0xCF, 0xF4, +0x00, 0x48, 0x89, 0xF0, 0x7F, 0xA1, 0x80, 0xF1, +0x4A, 0xA0, 0x63, 0xEA, 0x2B, 0x61, 0x04, 0x94, +0x00, 0x18, 0x28, 0xE5, 0x01, 0x6B, 0x4C, 0xEB, +0x18, 0x2B, 0x80, 0xF1, 0x4C, 0xA0, 0x15, 0x2A, +0x80, 0xF1, 0x4B, 0xA0, 0xC8, 0xF2, 0x9F, 0xA1, +0x04, 0x97, 0x01, 0x4A, 0x80, 0xF1, 0x4B, 0xC0, +0x80, 0xF1, 0x49, 0xA0, 0x02, 0x6D, 0x08, 0x6E, +0x01, 0x4A, 0x80, 0xF1, 0x49, 0xC0, 0x30, 0xF0, +0x20, 0x6A, 0x2E, 0xF4, 0x50, 0x9A, 0x40, 0xEA, +0x04, 0x10, 0x04, 0x94, 0x01, 0x6D, 0x00, 0x18, +0x22, 0xE5, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0x00, 0x6B, 0x80, 0xF1, 0x6A, 0xC2, +0x80, 0xF1, 0x6C, 0xC2, 0x09, 0x97, 0x08, 0x91, +0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFC, 0x63, 0x07, 0x62, 0x30, 0xF0, 0x20, 0x6B, +0xC0, 0xF1, 0x08, 0x4B, 0xA0, 0xA4, 0x89, 0xF0, +0xF7, 0xA3, 0x02, 0x6A, 0x01, 0x6E, 0x4B, 0xEA, +0xCC, 0xED, 0xEC, 0xEA, 0xAD, 0xEA, 0xA2, 0x67, +0xCC, 0xED, 0x89, 0xF0, 0x57, 0xC3, 0x53, 0x25, +0xA0, 0xA4, 0x07, 0x6F, 0xAE, 0x35, 0xEC, 0xED, +0x30, 0xF0, 0x20, 0x6F, 0x4F, 0xF6, 0xA7, 0xC7, +0xA0, 0xA4, 0xAA, 0x35, 0xCC, 0xED, 0xA8, 0x36, +0x05, 0x6D, 0xAB, 0xED, 0x4C, 0xED, 0xCD, 0xED, +0x89, 0xF0, 0xB7, 0xC3, 0xA0, 0xA4, 0x02, 0x6A, +0xAC, 0xEA, 0xFF, 0x6D, 0xAC, 0xEA, 0x03, 0x22, +0x41, 0xA4, 0x89, 0xF0, 0x58, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0xA0, 0xA4, 0xC0, 0xF1, 0x08, 0x4A, +0x89, 0xF0, 0xD7, 0xA2, 0xBA, 0x35, 0x3F, 0x6B, +0xB8, 0x35, 0xCC, 0xEB, 0xAD, 0xEB, 0x89, 0xF0, +0x77, 0xC2, 0xA4, 0xA4, 0x89, 0xF0, 0xBB, 0xC2, +0x40, 0x6D, 0xAB, 0xED, 0x6C, 0xED, 0x40, 0x75, +0x1C, 0x61, 0x89, 0xF0, 0x7B, 0xA2, 0x19, 0x23, +0x62, 0xA4, 0x89, 0xF0, 0x79, 0xC2, 0x63, 0xA4, +0x89, 0xF0, 0x7A, 0xC2, 0x89, 0xF0, 0xDA, 0xA2, +0x89, 0xF0, 0x59, 0xA2, 0xC0, 0x36, 0x4D, 0xEE, +0x12, 0x26, 0x10, 0xF0, 0x23, 0x6C, 0x01, 0x6F, +0x01, 0x6A, 0x09, 0xF0, 0x15, 0x4C, 0x00, 0x6D, +0xEB, 0xEF, 0x04, 0xD2, 0x00, 0x18, 0xE2, 0xE6, +0x06, 0x10, 0x10, 0xF0, 0x23, 0x6C, 0x09, 0xF0, +0x15, 0x4C, 0x00, 0x18, 0xCF, 0xE6, 0x07, 0x97, +0x04, 0x63, 0x00, 0xEF, 0x15, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x05, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x05, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x10, 0xF0, 0xFF, 0x0F, +0x00, 0x00, 0x00, 0x00, 0x10, 0xF0, 0x0F, 0x00, +0x00, 0x00, 0x00, 0x00, 0xF5, 0x0F, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0xF0, 0x0F, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x0D, 0x00, 0x00, 0x00, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0xFF, 0xFF, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x3F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0x3F, 0x00, +0x00, 0x00, 0x00, 0x00, 0x15, 0xF0, 0xFF, 0xFF, +0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0xFF, 0xFF, +0xFF, 0x03, 0x00, 0x00, 0x15, 0xF0, 0xFF, 0xFF, +0x0F, 0x00, 0x00, 0x00, 0x10, 0xF0, 0x24, 0x6B, +0xD7, 0xF1, 0x6C, 0x9B, 0xFF, 0x6A, 0x8C, 0xEA, +0x60, 0x9B, 0x80, 0xF1, 0x01, 0x6C, 0x8B, 0xEC, +0x8C, 0xEB, 0x10, 0xF0, 0x24, 0x6C, 0x56, 0xF7, +0x88, 0x9C, 0x01, 0x72, 0x80, 0x9C, 0x05, 0x60, +0x02, 0x72, 0x05, 0x61, 0xFF, 0x6A, 0x01, 0x4A, +0x01, 0x10, 0x80, 0x6A, 0x4D, 0xEB, 0x10, 0xF0, +0x24, 0x6A, 0xD7, 0xF1, 0x4C, 0x9A, 0x60, 0xDA, +0x10, 0xF0, 0x24, 0x6A, 0xD7, 0xF1, 0x50, 0x9A, +0x10, 0xF0, 0x24, 0x6B, 0x56, 0xF7, 0x68, 0x9B, +0x8C, 0xEA, 0x40, 0xDB, 0x10, 0xF0, 0x24, 0x6B, +0xD7, 0xF1, 0x74, 0x9B, 0x50, 0x6A, 0x40, 0xC3, +0x10, 0xF0, 0x24, 0x6B, 0xD7, 0xF1, 0x78, 0x9B, +0x40, 0xC3, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6A, +0xF7, 0xF1, 0x40, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0xF7, 0xF1, 0x88, 0x9C, 0x60, 0xAA, 0xEF, 0xF7, +0x1F, 0x6A, 0x6C, 0xEA, 0x30, 0xF0, 0x20, 0x6B, +0x4F, 0xF6, 0x50, 0xCB, 0x10, 0xF0, 0x24, 0x6A, +0xF7, 0xF1, 0x64, 0x9A, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0x20, 0xE8, 0xFF, 0x6A, 0x4C, 0xEC, +0x03, 0x6B, 0x8C, 0xEB, 0x4C, 0xEE, 0x3C, 0x2B, +0x10, 0xF0, 0x24, 0x6B, 0xF7, 0xF1, 0x7C, 0x9B, +0x80, 0xC3, 0x0F, 0x6B, 0xCC, 0xEB, 0x34, 0x23, +0x01, 0x6C, 0x6C, 0xEC, 0x06, 0x24, 0x10, 0xF0, +0x24, 0x6C, 0x17, 0xF2, 0x80, 0x9C, 0xAC, 0xEA, +0x40, 0xC4, 0x02, 0x6A, 0x6C, 0xEA, 0x08, 0x22, +0xFF, 0x6C, 0xA2, 0x32, 0x8C, 0xEA, 0x10, 0xF0, +0x24, 0x6C, 0x17, 0xF2, 0x84, 0x9C, 0x40, 0xC4, +0x04, 0x6A, 0x6C, 0xEA, 0x09, 0x22, 0xA2, 0x32, +0xFF, 0x6C, 0x42, 0x32, 0x8C, 0xEA, 0x10, 0xF0, +0x24, 0x6C, 0x17, 0xF2, 0x88, 0x9C, 0x40, 0xC4, +0x6E, 0x32, 0x07, 0x22, 0x10, 0xF0, 0x24, 0x6A, +0x17, 0xF2, 0x4C, 0x9A, 0x00, 0xF6, 0xA2, 0x35, +0xA0, 0xC2, 0x20, 0x6A, 0x6D, 0xEA, 0x10, 0xF0, +0x24, 0x6B, 0x17, 0xF2, 0x70, 0x9B, 0x40, 0xC3, +0x00, 0x6A, 0x40, 0xC3, 0x01, 0x6A, 0x20, 0xE8, +0x00, 0x6A, 0x20, 0xE8, 0xFF, 0x6A, 0x8C, 0xEA, +0x03, 0x6B, 0x4C, 0xEB, 0x03, 0x23, 0x01, 0x6A, +0x4B, 0xEA, 0x20, 0xE8, 0x10, 0xF0, 0x24, 0x6C, +0xF7, 0xF1, 0x9C, 0x9C, 0x40, 0xC4, 0x10, 0xF0, +0x24, 0x6A, 0x17, 0xF2, 0x90, 0x9A, 0x30, 0x6A, +0x40, 0xC4, 0x10, 0xF0, 0x24, 0x6A, 0x17, 0xF2, +0x40, 0x9A, 0x40, 0x9A, 0x60, 0xC4, 0x20, 0xE8, +0xFD, 0x63, 0x05, 0x62, 0x10, 0xF0, 0x24, 0x6A, +0x17, 0xF2, 0xB4, 0x9A, 0xE0, 0xF3, 0x10, 0x6C, +0x0F, 0x6E, 0x80, 0x18, 0x45, 0x13, 0xE0, 0xF3, +0x0C, 0x6C, 0x80, 0x18, 0x67, 0x13, 0xFF, 0x6B, +0x4C, 0xEB, 0x0B, 0x73, 0x0B, 0x61, 0x10, 0xF0, +0x24, 0x6A, 0x17, 0xF2, 0x78, 0x9A, 0x10, 0xF0, +0x24, 0x6C, 0xD6, 0xF6, 0x80, 0x9C, 0x40, 0x9B, +0x8C, 0xEA, 0x40, 0xDB, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x10, 0xF0, 0x24, 0x6B, +0xFF, 0x6A, 0x36, 0xF5, 0x6C, 0x9B, 0x4C, 0xED, +0x04, 0xD5, 0x60, 0xA3, 0xFF, 0xF7, 0x1F, 0x68, +0x8C, 0xE8, 0x6C, 0xEA, 0x05, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0x16, 0xF5, 0x58, 0x9A, 0x02, 0xF0, +0x00, 0x6B, 0x40, 0x9A, 0x6C, 0xEA, 0x1F, 0x22, +0x30, 0xF0, 0x20, 0x69, 0x6E, 0xF2, 0x58, 0x99, +0x00, 0x6C, 0xFF, 0x6D, 0x49, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF2, 0x40, 0x9A, +0x40, 0xEA, 0x01, 0x72, 0x19, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0x04, 0x96, 0x6E, 0xF2, 0x5C, 0x9A, +0x90, 0x67, 0x01, 0x6D, 0x03, 0x6F, 0x40, 0xEA, +0x6E, 0xF2, 0x58, 0x99, 0x05, 0x95, 0x00, 0x6C, +0x4A, 0x6E, 0x40, 0xEA, 0x09, 0x10, 0x30, 0xF0, +0x20, 0x6A, 0x6E, 0xF2, 0x5C, 0x9A, 0x04, 0x96, +0x90, 0x67, 0x01, 0x6D, 0x03, 0x6F, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF6, 0x74, 0x9A, +0xFF, 0x6C, 0x08, 0x6D, 0x40, 0xA3, 0x8C, 0xEA, +0xAD, 0xEA, 0x8C, 0xEA, 0x40, 0xC3, 0x30, 0xF0, +0x20, 0x6A, 0x8E, 0xF2, 0x5C, 0x9A, 0x40, 0xEA, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x30, 0xF0, 0x20, 0x6A, +0xC0, 0xF1, 0x08, 0x4A, 0x05, 0x6B, 0x65, 0xF4, +0x64, 0xDA, 0x00, 0x6B, 0x65, 0xF4, 0x60, 0xDA, +0x20, 0xE8, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF2, 0x58, 0x9A, +0x06, 0xD4, 0x09, 0xD7, 0x07, 0xD5, 0x08, 0xD6, +0x06, 0x04, 0x40, 0xEA, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x46, 0x67, 0x01, 0x4A, +0x05, 0x67, 0x0C, 0xD6, 0x27, 0x67, 0x1F, 0x22, +0x1F, 0xF7, 0x00, 0x6A, 0xAC, 0xEA, 0x02, 0xF0, +0x00, 0x72, 0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x4C, 0x9A, 0x04, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF4, 0x50, 0x9A, +0x49, 0xE0, 0x40, 0x9A, 0x0C, 0x94, 0x04, 0xD2, +0x30, 0xF0, 0x20, 0x6A, 0xAE, 0xF4, 0x50, 0x9A, +0x40, 0xEA, 0x0C, 0x93, 0x24, 0xEA, 0x6F, 0xEA, +0x04, 0x93, 0x6C, 0xEA, 0x4D, 0xE9, 0x1F, 0xF7, +0x00, 0x6A, 0x0C, 0xEA, 0x02, 0xF0, 0x00, 0x72, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF4, 0x4C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x50, 0x9A, 0x41, 0xE0, +0x20, 0xD8, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x1F, 0xF7, 0x00, 0x6A, +0xAC, 0xEA, 0x02, 0xF0, 0x00, 0x72, 0x26, 0x67, +0x01, 0x60, 0x05, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF4, 0x4C, 0x9A, 0x04, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xB6, 0xF4, 0x50, 0x9A, 0x55, 0xE5, +0x30, 0xF0, 0x20, 0x6A, 0x00, 0x9D, 0xAE, 0xF4, +0x50, 0x9A, 0x91, 0x67, 0x2C, 0xE8, 0x40, 0xEA, +0x06, 0xEA, 0x50, 0x67, 0x07, 0x97, 0x06, 0x91, +0x05, 0x90, 0x04, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x00, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0x76, 0xF7, 0x68, 0x9B, 0x54, 0x34, +0x01, 0x4A, 0x71, 0xE4, 0xA0, 0xA4, 0xF8, 0x6B, +0xAC, 0xEB, 0x60, 0xC4, 0xFF, 0x6B, 0x6C, 0xEA, +0x80, 0x72, 0xF1, 0x61, 0x80, 0x18, 0xB1, 0x13, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFD, 0x63, 0x05, 0x62, 0x60, 0xA4, 0x30, 0xF0, +0x20, 0x6A, 0xC0, 0xF1, 0x08, 0x4A, 0xC5, 0xF6, +0x71, 0xC2, 0x61, 0xA4, 0x65, 0xF4, 0x6A, 0xC2, +0x62, 0xA4, 0xC5, 0xF6, 0x70, 0xC2, 0xA3, 0xA4, +0x0F, 0x6B, 0xAC, 0xEB, 0xC5, 0xF6, 0x74, 0xC2, +0x63, 0xA4, 0x72, 0x33, 0xC5, 0xF6, 0x75, 0xC2, +0x80, 0x18, 0x5D, 0x16, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFD, 0x63, 0x05, 0x62, +0xFF, 0x6A, 0x8C, 0xEA, 0x4C, 0x72, 0x03, 0x61, +0x85, 0x67, 0x80, 0x18, 0xFE, 0x13, 0x05, 0x97, +0x03, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x68, 0xA4, 0x30, 0xF0, 0x20, 0x6A, 0xC0, 0xF1, +0x08, 0x4A, 0xC5, 0xF6, 0x71, 0xC2, 0x69, 0xA4, +0x65, 0xF4, 0x6A, 0xC2, 0x6A, 0xA4, 0xC5, 0xF6, +0x70, 0xC2, 0xAB, 0xA4, 0x0F, 0x6B, 0xAC, 0xEB, +0xC5, 0xF6, 0x74, 0xC2, 0x6B, 0xA4, 0x72, 0x33, +0xC5, 0xF6, 0x75, 0xC2, 0x80, 0x18, 0x5D, 0x16, +0x05, 0x97, 0x00, 0x6A, 0x03, 0x63, 0x00, 0xEF, +0xFD, 0x63, 0x05, 0x62, 0xFF, 0x6A, 0x8C, 0xEA, +0x11, 0x72, 0x04, 0x61, 0x85, 0x67, 0x80, 0x18, +0x13, 0x14, 0x0C, 0x10, 0x10, 0xF0, 0x24, 0x6A, +0x16, 0xF5, 0x7C, 0x9A, 0x10, 0xF0, 0x24, 0x6C, +0x36, 0xF5, 0x94, 0x9C, 0x40, 0x9B, 0x8D, 0xEA, +0x40, 0xDB, 0xFF, 0x6A, 0x05, 0x97, 0x03, 0x63, +0x00, 0xEF, 0x00, 0x65, 0x01, 0x6A, 0x20, 0xE8, +0x20, 0xE8, 0x00, 0x65, 0x20, 0xE8, 0x00, 0x65, +0x20, 0xE8, 0x00, 0x65, 0xFC, 0x63, 0x07, 0x62, +0x06, 0xD1, 0x05, 0xD0, 0x01, 0x75, 0x1F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF4, 0x20, 0x9A, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x41, 0xF1, 0x08, 0x6C, 0x02, 0x6E, +0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x41, 0xF1, 0x0C, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, 0x38, 0x9A, +0x21, 0xF4, 0x00, 0x6C, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x00, 0x6E, 0x46, 0x10, 0x02, 0x75, +0x26, 0x61, 0x10, 0xF0, 0x24, 0x6A, 0xF6, 0xF4, +0x20, 0x9A, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, 0x08, 0x6C, +0x02, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xB1, 0x67, 0x41, 0xF1, 0x0C, 0x6C, 0x01, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF5, +0x38, 0x9A, 0xCE, 0xF4, 0x50, 0x98, 0x21, 0xF4, +0x00, 0x6C, 0xB1, 0x67, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xE1, 0xF0, 0x10, 0x6C, +0xB1, 0x67, 0x01, 0x6E, 0x25, 0x10, 0x10, 0xF0, +0x24, 0x6A, 0xF6, 0xF4, 0x20, 0x9A, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, +0x41, 0xF1, 0x08, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0xB1, 0x67, 0x41, 0xF1, +0x0C, 0x6C, 0x02, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0xD6, 0xF5, 0x38, 0x9A, 0xCE, 0xF4, +0x50, 0x98, 0x21, 0xF4, 0x00, 0x6C, 0xB1, 0x67, +0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0xE1, 0xF0, 0x10, 0x6C, 0xB1, 0x67, 0x00, 0x6E, +0x40, 0xEA, 0x07, 0x97, 0x06, 0x91, 0x05, 0x90, +0x04, 0x63, 0x00, 0xEF, 0xFD, 0x63, 0x05, 0x62, +0x03, 0x25, 0x01, 0x6A, 0x4B, 0xEA, 0x0C, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0xFF, 0x6C, 0x96, 0xF7, +0xA0, 0x9A, 0xCC, 0xEC, 0x88, 0x34, 0x05, 0xF0, +0x00, 0x4C, 0xEC, 0xED, 0x00, 0x18, 0xD5, 0xE3, +0x05, 0x97, 0x03, 0x63, 0x00, 0xEF, 0x00, 0x65, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x0E, 0x90, 0x41, 0x2D, 0x10, 0xF0, 0x24, 0x6A, +0x96, 0xF7, 0x40, 0x9A, 0xFF, 0x69, 0xCC, 0xE9, +0x4C, 0xEF, 0x4A, 0xEF, 0x04, 0xD7, 0x19, 0x60, +0xD1, 0x67, 0xE2, 0x67, 0x80, 0x18, 0x6F, 0x14, +0x61, 0x42, 0x31, 0x23, 0x00, 0x6C, 0x64, 0x67, +0x04, 0x95, 0x01, 0x6E, 0xA6, 0xEC, 0xCC, 0xED, +0x07, 0x2D, 0x01, 0x4B, 0xFF, 0x6D, 0xAC, 0xEB, +0x14, 0x73, 0x01, 0x4C, 0xF5, 0x61, 0x14, 0x6B, +0x04, 0x94, 0x04, 0xEB, 0x8F, 0xEB, 0x4C, 0xEB, +0x6D, 0xE8, 0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, +0x60, 0x9A, 0x10, 0xF0, 0x24, 0x6E, 0x96, 0xF7, +0xC4, 0x9E, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x0C, 0xEB, 0x00, 0xF5, 0x20, 0x31, +0x2D, 0xEB, 0x01, 0x6D, 0x81, 0xF4, 0x10, 0x6C, +0xAB, 0xED, 0x6C, 0xEE, 0x40, 0xEA, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x5C, 0x9A, 0x0D, 0x6C, +0x40, 0xEA, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xF9, 0x63, 0x0D, 0x62, +0x0C, 0xD1, 0x0B, 0xD0, 0x0E, 0xD4, 0x6B, 0xA4, +0xFF, 0x68, 0xAC, 0xE8, 0x01, 0x6A, 0x60, 0xF1, +0x0B, 0x2B, 0x30, 0xF0, 0x21, 0x6A, 0xB0, 0xF3, +0x1C, 0xC2, 0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, +0xE0, 0x9A, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0x6F, 0x14, 0x08, 0xD2, 0x08, 0x93, 0x00, 0x6A, +0x01, 0x4B, 0x01, 0x23, 0x01, 0x6A, 0x01, 0x6B, +0x4C, 0xEB, 0x07, 0xD3, 0x0E, 0x93, 0x60, 0xF2, +0x50, 0xA3, 0x00, 0x6B, 0x06, 0xD3, 0x12, 0x2A, +0x10, 0xF0, 0x24, 0x6A, 0x0E, 0x94, 0x96, 0xF7, +0xE0, 0x9A, 0xA3, 0x67, 0xB8, 0x6E, 0x80, 0x18, +0x6F, 0x14, 0x06, 0xD2, 0x06, 0x93, 0x00, 0x6A, +0x01, 0x4B, 0x01, 0x23, 0x01, 0x6A, 0x07, 0x93, +0x4C, 0xEB, 0x07, 0xD3, 0x0F, 0x58, 0x69, 0x60, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, 0x28, 0x9A, +0x08, 0x92, 0x30, 0xF0, 0x20, 0x6B, 0x01, 0xF4, +0x1C, 0x6C, 0x4C, 0xE9, 0xCE, 0xF4, 0x50, 0x9B, +0x01, 0xF7, 0x00, 0x6D, 0x00, 0x6E, 0x40, 0xEA, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF4, 0x50, 0x9B, +0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF7, 0xAC, 0x9B, +0x61, 0xF0, 0x00, 0x6C, 0x61, 0xF1, 0x0A, 0x6E, +0x40, 0xEA, 0x0E, 0x93, 0x0D, 0xE9, 0x60, 0xF2, +0x50, 0xA3, 0x07, 0x2A, 0x10, 0xF0, 0x24, 0x6A, +0x06, 0x93, 0x36, 0xF5, 0x5C, 0x9A, 0x4D, 0xEB, +0x06, 0xD3, 0x0E, 0x70, 0x1C, 0x61, 0x30, 0xF0, +0x20, 0x68, 0xCE, 0xF4, 0x50, 0x98, 0x01, 0x6D, +0x21, 0xF2, 0x04, 0x6C, 0xAB, 0xED, 0x17, 0xF0, +0x1C, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x21, 0xF2, 0x08, 0x6C, 0xFF, 0xF7, 0x1F, 0x6D, +0x00, 0x6E, 0x40, 0xEA, 0x01, 0x6D, 0xCE, 0xF4, +0x50, 0x98, 0xA1, 0xF2, 0x0C, 0x6C, 0xAB, 0xED, +0x66, 0xF6, 0x07, 0x6E, 0x20, 0x10, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x24, 0x6A, 0xCE, 0xF4, +0x70, 0x98, 0x96, 0xF7, 0xD0, 0x9A, 0x01, 0x6D, +0x21, 0xF2, 0x04, 0x6C, 0xAB, 0xED, 0x40, 0xEB, +0xCE, 0xF4, 0x50, 0x98, 0x21, 0xF2, 0x08, 0x6C, +0xFF, 0xF7, 0x1F, 0x6D, 0x11, 0xF0, 0x10, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x96, 0xF7, 0xD4, 0x9B, 0x01, 0x6D, +0xA1, 0xF2, 0x0C, 0x6C, 0xAB, 0xED, 0x40, 0xEA, +0xAE, 0x10, 0x24, 0x58, 0xC0, 0xF0, 0x0F, 0x61, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, 0x28, 0x9A, +0x08, 0x92, 0x68, 0x40, 0xE4, 0x4B, 0x4C, 0xE9, +0xFF, 0x6A, 0x4C, 0xEB, 0x1D, 0x5B, 0x0D, 0xE9, +0x12, 0x61, 0x68, 0x40, 0xA4, 0x4B, 0x4C, 0xEB, +0x29, 0x5B, 0x05, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0x54, 0x9A, 0x07, 0x10, 0x8D, 0x58, +0xA0, 0xF0, 0x15, 0x61, 0x10, 0xF0, 0x24, 0x6A, +0x36, 0xF5, 0x58, 0x9A, 0x4D, 0xE9, 0x68, 0x40, +0xE4, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, 0x1D, 0x5B, +0x0A, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, +0x00, 0x6D, 0x01, 0x6E, 0x1B, 0x10, 0x68, 0x40, +0xA4, 0x4B, 0x4C, 0xEB, 0x2D, 0x5B, 0x0A, 0x60, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, 0x00, 0x6D, +0x02, 0x6E, 0x0C, 0x10, 0x95, 0x58, 0x80, 0xF0, +0x0E, 0x61, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x50, 0x9A, 0x01, 0xF4, 0x1C, 0x6C, 0x01, 0xF7, +0x00, 0x6D, 0x03, 0x6E, 0x40, 0xEA, 0x68, 0x40, +0xE4, 0x4B, 0xFF, 0x6A, 0x4C, 0xEB, 0x0D, 0x5B, +0x0D, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x9A, 0x61, 0xF0, +0x00, 0x6C, 0x96, 0xF7, 0xAC, 0x9B, 0x80, 0xF4, +0x14, 0x6E, 0x35, 0x10, 0x68, 0x40, 0xD4, 0x4B, +0x4C, 0xEB, 0x0D, 0x5B, 0x0D, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x9A, 0x61, 0xF0, 0x00, 0x6C, 0x96, 0xF7, +0xAC, 0x9B, 0x40, 0xF4, 0x13, 0x6E, 0x23, 0x10, +0x68, 0x40, 0xA4, 0x4B, 0x4C, 0xEB, 0x11, 0x5B, +0x0D, 0x60, 0x30, 0xF0, 0x20, 0x6A, 0x10, 0xF0, +0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x9A, 0x61, 0xF0, +0x00, 0x6C, 0x96, 0xF7, 0xAC, 0x9B, 0x40, 0xF4, +0x12, 0x6E, 0x11, 0x10, 0x68, 0x40, 0x92, 0x4B, +0x4C, 0xEB, 0x3C, 0x5B, 0x48, 0x60, 0x30, 0xF0, +0x20, 0x6A, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x9A, 0x96, 0xF7, 0xAC, 0x9B, 0x61, 0xF0, +0x00, 0x6C, 0x00, 0xF4, 0x12, 0x6E, 0x40, 0xEA, +0x0E, 0x93, 0x60, 0xF2, 0x50, 0xA3, 0x13, 0x2A, +0xC7, 0x48, 0xFF, 0x6A, 0x4C, 0xE8, 0x13, 0x58, +0x07, 0x60, 0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, +0x58, 0x9A, 0x06, 0x93, 0x4C, 0xEB, 0x06, 0x10, +0x10, 0xF0, 0x24, 0x6A, 0x36, 0xF5, 0x5C, 0x9A, +0x06, 0x93, 0x4D, 0xEB, 0x06, 0xD3, 0x10, 0xF0, +0x24, 0x6A, 0x96, 0xF7, 0x00, 0x4A, 0x0E, 0x94, +0xE0, 0x9A, 0x00, 0x6D, 0x18, 0x6E, 0x04, 0xD1, +0x80, 0x18, 0x7A, 0x14, 0x07, 0x90, 0x0E, 0x93, +0x4C, 0xE8, 0x60, 0xF2, 0x50, 0xA3, 0x0F, 0x2A, +0x83, 0x67, 0x10, 0xF0, 0x24, 0x6B, 0x96, 0xF7, +0x00, 0x4B, 0x06, 0x92, 0xE0, 0x9B, 0x00, 0x6D, +0xB8, 0x6E, 0x04, 0xD2, 0x80, 0x18, 0x7A, 0x14, +0x4C, 0xE8, 0xFF, 0x6A, 0x4C, 0xE8, 0x0B, 0xE8, +0xC0, 0xF7, 0x02, 0x32, 0x01, 0x10, 0x00, 0x6A, +0x0D, 0x97, 0x0C, 0x91, 0x0B, 0x90, 0x07, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFA, 0x63, 0x0B, 0x62, +0x0A, 0xD1, 0x09, 0xD0, 0xFF, 0x6A, 0xAC, 0xEA, +0x06, 0xD2, 0x6B, 0xA4, 0x24, 0x67, 0x01, 0x6A, +0x80, 0xF0, 0x16, 0x2B, 0x10, 0xF0, 0x24, 0x6A, +0x96, 0xF7, 0xE0, 0x9A, 0x00, 0x6D, 0x18, 0x6E, +0x80, 0x18, 0x6F, 0x14, 0x07, 0xD2, 0x06, 0x92, +0x0F, 0x5A, 0x36, 0x60, 0x30, 0xF0, 0x20, 0x68, +0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF4, 0xB8, 0x9B, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0xF0, 0x08, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, 0x50, 0x98, +0x40, 0xF4, 0x14, 0x6C, 0x80, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0x36, 0xF5, 0xB8, 0x9B, 0x81, 0xF2, +0x00, 0x6C, 0x00, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x01, 0xF0, 0x14, 0x6C, 0x1F, 0xF4, +0x00, 0x6D, 0x0F, 0x6E, 0x40, 0xEA, 0x10, 0xF0, +0x24, 0x6A, 0x96, 0xF7, 0x1C, 0x9A, 0x07, 0x92, +0x4C, 0xE8, 0x30, 0xF0, 0x21, 0x6A, 0x90, 0xF3, +0x51, 0xA2, 0x03, 0x22, 0x91, 0x67, 0x00, 0x6D, +0x38, 0x10, 0x91, 0x67, 0x01, 0x6D, 0x35, 0x10, +0x06, 0x92, 0x24, 0x5A, 0x50, 0x61, 0x30, 0xF0, +0x20, 0x68, 0x10, 0xF0, 0x24, 0x6B, 0x36, 0xF5, +0xB8, 0x9B, 0xCE, 0xF4, 0x50, 0x98, 0x81, 0xF2, +0x00, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0xCE, 0xF4, +0x50, 0x98, 0x40, 0xF4, 0x14, 0x6C, 0x80, 0x6D, +0x01, 0x6E, 0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, +0xCE, 0xF4, 0x50, 0x98, 0xD6, 0xF4, 0xB8, 0x9B, +0x01, 0xF0, 0x08, 0x6C, 0x00, 0x6E, 0x40, 0xEA, +0xCE, 0xF4, 0x50, 0x98, 0x01, 0xF0, 0x14, 0x6C, +0x1F, 0xF4, 0x00, 0x6D, 0x0F, 0x6E, 0x40, 0xEA, +0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, 0x1C, 0x9A, +0x07, 0x92, 0x91, 0x67, 0x02, 0x6D, 0x4C, 0xE8, +0x10, 0xF0, 0x24, 0x6A, 0xB6, 0xF7, 0x40, 0x9A, +0x4D, 0xE8, 0x00, 0x18, 0x8C, 0xC3, 0x10, 0xF0, +0x24, 0x6A, 0x96, 0xF7, 0xE0, 0x9A, 0x91, 0x67, +0x00, 0x6D, 0x18, 0x6E, 0x04, 0xD0, 0x80, 0x18, +0x7A, 0x14, 0x06, 0x95, 0x91, 0x67, 0x02, 0x67, +0x80, 0x18, 0x2F, 0x14, 0x0C, 0x22, 0x07, 0x92, +0x00, 0x6C, 0x01, 0x4A, 0x01, 0x22, 0x01, 0x6C, +0xFF, 0x6B, 0x0C, 0xEB, 0x8C, 0xEB, 0x00, 0x6A, +0x03, 0x23, 0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, +0x0B, 0x97, 0x0A, 0x91, 0x09, 0x90, 0x06, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFB, 0x63, 0x09, 0x62, +0x08, 0xD1, 0x07, 0xD0, 0x0A, 0xD4, 0x0C, 0xD6, +0x6B, 0xA4, 0xFF, 0x68, 0xAC, 0xE8, 0x01, 0x6A, +0x20, 0xF1, 0x01, 0x2B, 0x06, 0x5E, 0x00, 0xF1, +0x1D, 0x60, 0x01, 0x76, 0x02, 0x61, 0x03, 0x58, +0x04, 0x10, 0x0C, 0x93, 0x02, 0x73, 0x03, 0x61, +0x05, 0x58, 0x00, 0xF1, 0x13, 0x60, 0x0C, 0x93, +0x30, 0xF0, 0x21, 0x6A, 0x0A, 0x94, 0xB0, 0xF3, +0x78, 0xDA, 0x10, 0xF0, 0x24, 0x6A, 0x96, 0xF7, +0xE0, 0x9A, 0x00, 0x6D, 0x18, 0x6E, 0x80, 0x18, +0x6F, 0x14, 0x22, 0x67, 0x0C, 0x92, 0x06, 0x5A, +0x08, 0x60, 0x48, 0x33, 0x10, 0xF0, 0x24, 0x6A, +0xF6, 0xF2, 0x04, 0x4A, 0x69, 0xE2, 0x40, 0x9A, +0x00, 0xEA, 0x51, 0x67, 0xDF, 0x10, 0x01, 0x6D, +0xA1, 0xF0, 0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x18, +0xD5, 0xE3, 0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF7, +0x64, 0x9B, 0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, +0xF0, 0x98, 0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF7, 0xC8, 0x9A, 0x01, 0x6D, 0xA1, 0xF0, +0x0C, 0x6C, 0xAB, 0xED, 0x6D, 0xEE, 0x40, 0xEF, +0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, 0x50, 0x98, +0xC1, 0xF0, 0x04, 0x6C, 0xF6, 0xF4, 0xA4, 0x9B, +0xB8, 0x10, 0x01, 0x70, 0x09, 0x61, 0x30, 0xF0, +0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, 0x01, 0xF2, +0x00, 0x6C, 0x10, 0x6D, 0x01, 0x6E, 0x08, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, 0x50, 0x9A, +0x01, 0xF2, 0x00, 0x6C, 0x10, 0x6D, 0x00, 0x6E, +0x40, 0xEA, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0xD5, 0xE3, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF7, 0xEC, 0x9B, 0x0F, 0x6E, +0x0C, 0xEE, 0x4C, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF7, 0x50, 0x9A, 0xC8, 0x36, 0x01, 0x6D, +0x4D, 0xEE, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x70, 0x9A, 0xED, 0xEE, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xF6, 0xF4, 0xA4, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x01, 0xF4, 0x01, 0x6A, +0x4B, 0xEA, 0x2C, 0xEA, 0x01, 0xF0, 0x00, 0x6B, +0x2F, 0x10, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x00, 0x18, 0xD5, 0xE3, 0x10, 0xF0, +0x24, 0x6B, 0xB6, 0xF7, 0xF4, 0x9B, 0x0F, 0x6E, +0x0C, 0xEE, 0x4C, 0xEF, 0x10, 0xF0, 0x24, 0x6A, +0xB6, 0xF7, 0x58, 0x9A, 0xC8, 0x36, 0x01, 0x6D, +0x4D, 0xEE, 0x30, 0xF0, 0x20, 0x6A, 0xCE, 0xF4, +0x70, 0x9A, 0xED, 0xEE, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x40, 0xEB, 0x30, 0xF0, 0x20, 0x6B, +0xCE, 0xF4, 0x50, 0x9B, 0x10, 0xF0, 0x24, 0x6B, +0xF6, 0xF4, 0xA4, 0x9B, 0xC1, 0xF0, 0x04, 0x6C, +0x01, 0x6E, 0x40, 0xEA, 0x01, 0xF4, 0x01, 0x6A, +0x4B, 0xEA, 0x2C, 0xEA, 0x00, 0xF4, 0x00, 0x6B, +0x6D, 0xEA, 0x48, 0x10, 0x01, 0x6D, 0xA1, 0xF0, +0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x18, 0xD5, 0xE3, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF7, 0x7C, 0x9B, +0x30, 0xF0, 0x20, 0x68, 0x01, 0x6D, 0x4C, 0xEB, +0x10, 0xF0, 0x24, 0x6A, 0xCE, 0xF4, 0xF0, 0x98, +0xA1, 0xF0, 0x0C, 0x6C, 0xAB, 0xED, 0xD6, 0xF7, +0xC0, 0x9A, 0x17, 0x10, 0x01, 0x6D, 0xA1, 0xF0, +0x0C, 0x6C, 0xAB, 0xED, 0x00, 0x18, 0xD5, 0xE3, +0x10, 0xF0, 0x24, 0x6B, 0xB6, 0xF7, 0x7C, 0x9B, +0x30, 0xF0, 0x20, 0x68, 0xCE, 0xF4, 0xF0, 0x98, +0x4C, 0xEB, 0x10, 0xF0, 0x24, 0x6A, 0xD6, 0xF7, +0xC4, 0x9A, 0x01, 0x6D, 0xA1, 0xF0, 0x0C, 0x6C, +0xAB, 0xED, 0x6D, 0xEE, 0x40, 0xEF, 0x10, 0xF0, +0x24, 0x6B, 0xF6, 0xF4, 0xA4, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0xC1, 0xF0, 0x04, 0x6C, 0x00, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0xCE, 0xF4, +0x50, 0x98, 0xD6, 0xF5, 0xB8, 0x9B, 0xC1, 0xF0, +0x08, 0x6C, 0x01, 0x6E, 0x40, 0xEA, 0x01, 0xF4, +0x00, 0x6A, 0x2D, 0xEA, 0x04, 0xD2, 0x10, 0xF0, +0x24, 0x6A, 0x0A, 0x94, 0x96, 0xF7, 0xE0, 0x9A, +0x00, 0x6D, 0x18, 0x6E, 0x01, 0x49, 0x80, 0x18, +0x7A, 0x14, 0x00, 0x6C, 0x01, 0x21, 0x01, 0x6C, +0xFF, 0x6B, 0x4C, 0xEB, 0x8C, 0xEB, 0x06, 0x23, +0x0A, 0x94, 0x0C, 0x95, 0x80, 0x18, 0x33, 0x14, +0x01, 0x6A, 0x01, 0x10, 0x00, 0x6A, 0x09, 0x97, +0x08, 0x91, 0x07, 0x90, 0x05, 0x63, 0x00, 0xEF, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0xFF, 0x68, 0x0C, 0xED, 0x24, 0x67, 0x0D, 0xD7, +0x04, 0xD5, 0xCC, 0xE8, 0x80, 0x18, 0x5F, 0x15, +0x0F, 0x22, 0x04, 0x95, 0x91, 0x67, 0x80, 0x18, +0xA1, 0x14, 0x0A, 0x22, 0x0D, 0x96, 0x91, 0x67, +0xB0, 0x67, 0x80, 0x18, 0xB3, 0x15, 0x4B, 0xEB, +0x4D, 0xEB, 0xC0, 0xF7, 0x62, 0x32, 0x01, 0x10, +0x00, 0x6A, 0x09, 0x97, 0x08, 0x91, 0x07, 0x90, +0x05, 0x63, 0x00, 0xEF, 0x30, 0xF0, 0x20, 0x6B, +0x86, 0xF0, 0x99, 0xA3, 0x30, 0xF0, 0x20, 0x6A, +0x1F, 0x6B, 0x8C, 0xEB, 0xCF, 0xF4, 0x00, 0x4A, +0xC0, 0xF6, 0x6C, 0xC2, 0xFF, 0x6D, 0xFF, 0x4B, +0xAC, 0xEB, 0x00, 0x6C, 0x07, 0x5B, 0xC0, 0xF6, +0x8F, 0xC2, 0x08, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0x68, 0x33, 0xF6, 0xF2, 0x1C, 0x4A, 0x69, 0xE2, +0x40, 0x9A, 0x00, 0xEA, 0x01, 0x6B, 0xC0, 0xF6, +0x6D, 0xC2, 0xC0, 0xF6, 0x8E, 0xC2, 0x0A, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, +0x01, 0x6B, 0xC0, 0xF6, 0x6D, 0xC2, 0xC0, 0xF6, +0x6E, 0xC2, 0x00, 0x6C, 0xC0, 0xF6, 0x91, 0xC2, +0x38, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0x01, 0x6B, 0xC0, 0xF6, 0x6D, 0xC2, +0x08, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0x01, 0x6B, +0xCF, 0xF4, 0x00, 0x4A, 0xC0, 0xF6, 0x6D, 0xC2, +0x00, 0x6B, 0xC0, 0xF6, 0x6E, 0xC2, 0x23, 0x10, +0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, +0x01, 0x6C, 0x00, 0x6B, 0xC0, 0xF6, 0x8D, 0xC2, +0xC0, 0xF6, 0x6E, 0xC2, 0xDF, 0x17, 0x30, 0xF0, +0x20, 0x6A, 0xCF, 0xF4, 0x00, 0x4A, 0x00, 0x6B, +0x02, 0x6C, 0xC0, 0xF6, 0x6D, 0xC2, 0xC0, 0xF6, +0x71, 0xC2, 0xC0, 0xF6, 0x8E, 0xC2, 0x01, 0x6B, +0x0C, 0x10, 0x30, 0xF0, 0x20, 0x6A, 0xCF, 0xF4, +0x00, 0x4A, 0x01, 0x6B, 0x00, 0x6C, 0xC0, 0xF6, +0x6D, 0xC2, 0xC0, 0xF6, 0x8E, 0xC2, 0xC0, 0xF6, +0x71, 0xC2, 0xC0, 0xF6, 0x70, 0xC2, 0x20, 0xE8, +0xFB, 0x63, 0x09, 0x62, 0x08, 0xD1, 0x07, 0xD0, +0x30, 0xF0, 0x20, 0x6B, 0xFF, 0x6A, 0xCF, 0xF4, +0x00, 0x4B, 0x8C, 0xEA, 0xC0, 0xF6, 0x8D, 0xA3, +0x4F, 0x24, 0xC0, 0xF6, 0x6F, 0xA3, 0x00, 0x69, +0x01, 0x23, 0x01, 0x69, 0x30, 0xF0, 0x21, 0x6B, +0x90, 0xF3, 0x70, 0xA3, 0x02, 0x2B, 0x01, 0x6B, +0x6E, 0xE9, 0x05, 0x2A, 0x3B, 0x10, 0x01, 0x6A, +0x4E, 0xE9, 0x04, 0xD2, 0x02, 0x10, 0x00, 0x6A, +0x04, 0xD2, 0x10, 0xF0, 0x24, 0x6B, 0x30, 0xF0, +0x20, 0x68, 0xD6, 0xF7, 0xA8, 0x9B, 0xCE, 0xF4, +0x50, 0x98, 0x4C, 0x6C, 0x02, 0x6E, 0x40, 0xEA, +0x04, 0x93, 0x14, 0x2B, 0xCE, 0xF4, 0x50, 0x98, +0xA1, 0xF4, 0x14, 0x6C, 0xFF, 0x6D, 0x77, 0x6E, +0x40, 0xEA, 0x01, 0x59, 0x38, 0x67, 0x10, 0xF0, +0x24, 0x6B, 0x02, 0x6E, 0xCE, 0xF4, 0x50, 0x98, +0xA1, 0xF4, 0x14, 0x6C, 0xF6, 0xF4, 0xA0, 0x9B, +0x3B, 0xE6, 0x12, 0x10, 0xCE, 0xF4, 0x50, 0x98, +0xA1, 0xF4, 0x14, 0x6C, 0xFF, 0x6D, 0x66, 0x6E, +0x40, 0xEA, 0x10, 0xF0, 0x24, 0x6B, 0x01, 0x59, +0xCE, 0xF4, 0x50, 0x98, 0xF6, 0xF4, 0xA0, 0x9B, +0xD8, 0x67, 0xA1, 0xF4, 0x14, 0x6C, 0x01, 0x4E, +0x40, 0xEA, 0x06, 0x10, 0x30, 0xF0, 0x21, 0x6A, +0x90, 0xF3, 0x51, 0xA2, 0xC0, 0x22, 0xC3, 0x17, +0x09, 0x97, 0x08, 0x91, 0x07, 0x90, 0x05, 0x63, +0x00, 0xEF, 0x00, 0x65, 0xFF, 0x6A, 0x4C, 0xEC, +0x0F, 0x5C, 0x09, 0x60, 0x10, 0xF0, 0x24, 0x6A, +0xD6, 0xF7, 0x6C, 0x9A, 0xFC, 0x6A, 0x80, 0xA3, +0x8C, 0xEA, 0x40, 0xC3, 0x20, 0xE8, 0x24, 0x5C, +0x0A, 0x61, 0x10, 0xF0, 0x24, 0x6B, 0xD6, 0xF7, +0x8C, 0x9B, 0x03, 0x6D, 0x60, 0xA4, 0x4C, 0xEB, +0xAD, 0xEB, 0x4C, 0xEB, 0x60, 0xC4, 0x20, 0xE8, +0x10, 0xF0, 0x21, 0x6A, 0x84, 0xF4, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x24, 0xF5, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC4, 0xF5, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x24, 0xF6, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x64, 0xF6, 0x04, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF6, 0x00, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0x8E, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xE4, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x40, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x65, 0xF1, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x44, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x45, 0xF2, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x48, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x45, 0xF3, 0x08, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x4C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC5, 0xF5, 0x10, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x50, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA5, 0xF7, 0x14, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x54, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xA5, 0xF7, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x58, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0x06, 0xF1, 0x18, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xAE, 0xF6, 0x5C, 0xDB, +0x10, 0xF0, 0x21, 0x6A, 0xC6, 0xF1, 0x0C, 0x4A, +0x30, 0xF0, 0x20, 0x6B, 0xCE, 0xF6, 0x40, 0xDB, +0x20, 0xE8, 0x00, 0x65, 0x00, 0x00, 0x00, 0x00, +0x65, 0xBC, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 +}; + +u32 array_length_mp_8821c_fw_wowlan = 103304; + +#endif /*CONFIG_WOWLAN*/ + +#endif + +#endif /* end of LOAD_FW_HEADER_FROM_DRIVER */ + +#endif diff --git a/hal/rtl8821c/hal8821c_fw.h b/hal/rtl8821c/hal8821c_fw.h new file mode 100644 index 0000000..93fc164 --- /dev/null +++ b/hal/rtl8821c/hal8821c_fw.h @@ -0,0 +1,42 @@ +/****************************************************************************** +* +* Copyright(c) 2012 - 2017 Realtek Corporation. +* +* This program is free software; you can redistribute it and/or modify it +* under the terms of version 2 of the GNU General Public License as +* published by the Free Software Foundation. +* +* This program is distributed in the hope that it will be useful, but WITHOUT +* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for +* more details. +* +******************************************************************************/ + +#ifdef CONFIG_RTL8821C + +#ifndef _FW_HEADER_8821C_H +#define _FW_HEADER_8821C_H + +#ifdef LOAD_FW_HEADER_FROM_DRIVER +#if (defined(CONFIG_AP_WOWLAN) || (DM_ODM_SUPPORT_TYPE & (ODM_AP))) +extern u8 array_mp_8821c_fw_ap[115416]; +extern u32 array_length_mp_8821c_fw_ap; +#endif + +#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN)) || (DM_ODM_SUPPORT_TYPE & (ODM_CE)) +extern u8 array_mp_8821c_fw_nic[138984]; +extern u32 array_length_mp_8821c_fw_nic; +extern u8 array_mp_8821c_fw_spic[73216]; +extern u32 array_length_mp_8821c_fw_spic; +#ifdef CONFIG_WOWLAN +extern u8 array_mp_8821c_fw_wowlan[103304]; +extern u32 array_length_mp_8821c_fw_wowlan; +#endif /*CONFIG_WOWLAN*/ +#endif +#endif /* end of LOAD_FW_HEADER_FROM_DRIVER */ + +#endif + +#endif + diff --git a/hal/rtl8821c/rtl8821c.h b/hal/rtl8821c/rtl8821c.h new file mode 100644 index 0000000..7685758 --- /dev/null +++ b/hal/rtl8821c/rtl8821c.h @@ -0,0 +1,116 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8821C_H_ +#define _RTL8821C_H_ + +#include /* PADAPTER */ +#include /* CHANNEL_WIDTH */ +#include /* struct pkt_attrib, struct xmit_frame */ +#include /* struct recv_frame */ +#include /* HAL_DEF_VARIABLE */ +#include + +#define DRIVER_EARLY_INT_TIME_8821C 0x05 +#define BCN_DMA_ATIME_INT_TIME_8821C 0x02 + +/* rtl8821c_halinit.c */ +u32 rtl8821c_power_on(PADAPTER); +void rtl8821c_power_off(PADAPTER); +u8 rtl8821c_mac_init(PADAPTER); +u8 rtl8821c_mac_verify(PADAPTER); +void rtl8821c_hal_init_misc(PADAPTER padapter); +u32 rtl8821c_hal_init(PADAPTER); +u32 rtl8821c_hal_deinit(PADAPTER); +void rtl8821c_init_default_value(PADAPTER); +u8 rtl8821c_phy_init(PADAPTER adapter); +u8 rtl8821c_init_phy_parameter_mac(PADAPTER adapter); + +/* rtl8821c_mac.c */ +#ifdef CONFIG_XMIT_ACK +u8 rtl8821c_set_mgnt_xmit_ack(_adapter *adapter); +#endif +u8 rtl8821c_rx_ba_ssn_appended(PADAPTER); +u8 rtl8821c_rx_fcs_append_switch(PADAPTER, u8 enable); +u8 rtl8821c_rx_fcs_appended(PADAPTER); +u8 rtl8821c_rx_tsf_addr_filter_config(_adapter *adapter, u8 config); +s32 rtl8821c_fw_dl(PADAPTER, u8 wowlan); +s32 rtl8821c_fw_mem_dl(PADAPTER adapter, enum fw_mem mem); + +#define BIT_PRETXERR_HANDLE_IMR BIT(31) +#define BIT_PRETXERR_HANDLE_ISR BIT(31) + +#ifdef CONFIG_AMPDU_PRETX_CD +#define BIT_PRETXERR BIT(7) + +void rtl8821c_pretx_cd_config(_adapter *adapter); +#endif +/* rtl8821c_ops.c */ +u8 rtl8821c_read_efuse(PADAPTER); +void rtl8821c_run_thread(PADAPTER); +void rtl8821c_cancel_thread(PADAPTER); +u8 rtl8821c_sethwreg(PADAPTER, u8 variable, u8 *pval); +void rtl8821c_gethwreg(PADAPTER, u8 variable, u8 *pval); +u8 rtl8821c_sethaldefvar(PADAPTER, HAL_DEF_VARIABLE, void *pval); +u8 rtl8821c_gethaldefvar(PADAPTER, HAL_DEF_VARIABLE, void *pval); +void rtl8821c_set_hal_ops(PADAPTER); + +/* tx */ +void rtl8821c_init_xmit_priv(_adapter *adapter); +void rtl8821c_fill_txdesc_sectype(struct pkt_attrib *, u8 *ptxdesc); +void rtl8821c_fill_txdesc_vcs(PADAPTER, struct pkt_attrib *, u8 *ptxdesc); +void rtl8821c_fill_txdesc_phy(PADAPTER, struct pkt_attrib *, u8 *ptxdesc); +u8 rtl8821c_bw_mapping(PADAPTER, struct pkt_attrib *); +u8 rtl8821c_sc_mapping(PADAPTER, struct pkt_attrib *); +void rtl8821c_cal_txdesc_chksum(PADAPTER, u8 *ptxdesc); +void rtl8821c_update_txdesc(struct xmit_frame *, u8 *pbuf); +void rtl8821c_dbg_dump_tx_desc(PADAPTER, int frame_tag, u8 *ptxdesc); +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +/* rx */ +void rtl8821c_rxdesc2attribute(struct rx_pkt_attrib *a, u8 *desc); +void rtl8821c_query_rx_desc(union recv_frame *, u8 *pdesc); + +/* rtl8821c_cmd.c */ +s32 rtl8821c_fillh2ccmd(PADAPTER, u8 id, u32 buf_len, u8 *pbuf); +void _rtl8821c_set_FwPwrMode_cmd(PADAPTER adapter, u8 psmode, u8 rfon_ctrl); +void rtl8821c_set_FwPwrMode_cmd(PADAPTER adapter, u8 psmode); +void rtl8821c_set_FwPwrMode_rfon_ctrl_cmd(PADAPTER adapter, u8 rfon_ctrl); +void rtl8821c_set_FwPwrModeInIPS_cmd(PADAPTER adapter, u8 cmd_param); +#ifdef CONFIG_WOWLAN +void rtl8821c_set_fw_pwrmode_inips_cmd_wowlan(PADAPTER padapter, u8 ps_mode); +#endif /* CONFIG_WOWLAN */ +void c2h_handler_rtl8821c(_adapter *adapter, u8 *pbuf, u16 length); +void c2h_pre_handler_rtl8821c(_adapter *adapter, u8 *pbuf, s32 length); +#ifdef CONFIG_BT_COEXIST +void rtl8821c_download_BTCoex_AP_mode_rsvd_page(PADAPTER); +#endif /* CONFIG_BT_COEXIST */ + +/* rtl8821c_phy.c */ +u32 rtl8821c_read_bb_reg(PADAPTER, u32 addr, u32 mask); +void rtl8821c_write_bb_reg(PADAPTER, u32 addr, u32 mask, u32 val); +u32 rtl8821c_read_rf_reg(PADAPTER adapter, enum rf_path path, u32 addr, u32 mask); +void rtl8821c_write_rf_reg(PADAPTER adapter, enum rf_path path, u32 addr, u32 mask, u32 val); +void rtl8821c_set_channel_bw(PADAPTER adapter, u8 center_ch, enum channel_width, u8 offset40, u8 offset80); +void rtl8821c_set_tx_power_level(PADAPTER, u8 channel); +void rtl8821c_set_tx_power_index(PADAPTER adapter, u32 powerindex, enum rf_path rfpath, u8 rate); +void rtl8821c_notch_filter_switch(PADAPTER, bool enable); +#ifdef CONFIG_BEAMFORMING +void rtl8821c_phy_bf_init(PADAPTER); +void rtl8821c_phy_bf_enter(PADAPTER, struct sta_info*); +void rtl8821c_phy_bf_leave(PADAPTER, u8 *addr); +void rtl8821c_phy_bf_set_gid_table(PADAPTER, struct beamformer_entry*); +#endif /* CONFIG_BEAMFORMING */ +#endif /* _RTL8821C_H_ */ diff --git a/hal/rtl8821c/rtl8821c_cmd.c b/hal/rtl8821c/rtl8821c_cmd.c new file mode 100644 index 0000000..c9217b6 --- /dev/null +++ b/hal/rtl8821c/rtl8821c_cmd.c @@ -0,0 +1,497 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821C_CMD_C_ + +#include /* HAL_DATA_TYPE */ +#include "../hal_halmac.h" /* HRTW_HALMAC_H2C_MAX_SIZE, CMD_ID_RSVD_PAGE and etc. */ +#include "rtl8821c.h" + +/* + * Below functions are for C2H + */ +/***************************************** + * H2C Msg format : + *| 31 - 8 |7-5 | 4 - 0 | + *| h2c_msg |Class |CMD_ID | + *| 31-0 | + *| Ext msg | + * + ******************************************/ +s32 rtl8821c_fillh2ccmd(PADAPTER adapter, u8 id, u32 buf_len, u8 *pbuf) +{ + u8 h2c[RTW_HALMAC_H2C_MAX_SIZE] = {0}; +#ifdef DBG_H2C_CONTENT + u8 msg[(RTW_HALMAC_H2C_MAX_SIZE - 1) * 5 + 1] = {0}; + u8 *msg_p; + u32 msg_size, i, n; +#endif /* CONFIG_RTW_DEBUG */ + int err; + s32 ret = _FAIL; + + + if (!pbuf) + goto exit; + + if (buf_len > (RTW_HALMAC_H2C_MAX_SIZE - 1)) + goto exit; + + if (rtw_is_surprise_removed(adapter)) + goto exit; + +#ifdef DBG_H2C_CONTENT + msg_p = msg; + msg_size = (RTW_HALMAC_H2C_MAX_SIZE - 1) * 5 + 1; + for (i = 0; i < buf_len; i++) { + n = rtw_sprintf(msg_p, msg_size, " 0x%02x", pbuf[i]); + msg_p += n; + msg_size -= n; + if (msg_size == 0) + break; + } + RTW_INFO(FUNC_ADPT_FMT ": id=0x%02x buf=%s\n", + FUNC_ADPT_ARG(adapter), id, msg); +#endif /* CONFIG_RTW_DEBUG */ + + h2c[0] = id; + _rtw_memcpy(h2c + 1, pbuf, buf_len); + + err = rtw_halmac_send_h2c(adapter_to_dvobj(adapter), h2c); + if (!err) + ret = _SUCCESS; + +exit: + + return ret; +} + +#define SET_PWR_MODE_SET_BCN_RECEIVING_TIME(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 24, 5, value) +#define SET_PWR_MODE_SET_ADOPT_BCN_RECEIVING_TIME(h2c_pkt, value) \ + SET_BITS_TO_LE_4BYTE(h2c_pkt + 0X04, 31, 1, value) + +void _rtl8821c_set_FwPwrMode_cmd(PADAPTER adapter, u8 psmode, u8 rfon_ctrl) +{ + u8 mode = 0, smart_ps = 0; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); +#ifdef CONFIG_BCN_RECV_TIME + u8 bcn_recv_time; + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; +#endif +#ifdef CONFIG_WMMPS_STA + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + struct qos_priv *pqospriv = &pmlmepriv->qospriv; +#endif /* CONFIG_WMMPS_STA */ + u8 h2c[RTW_HALMAC_H2C_MAX_SIZE] = {0}; + u8 PowerState = 0, awake_intvl = 1, rlbm = 0; + u8 allQueueUAPSD = 0; + char *fw_psmode_str = ""; +#ifdef CONFIG_P2P + struct wifidirect_info *wdinfo = &adapter->wdinfo; +#endif /* CONFIG_P2P */ + u8 hw_port = rtw_hal_get_port(adapter); + + if (pwrpriv->pwr_mode != psmode) { + if (pwrpriv->dtim > 0) + RTW_INFO(FUNC_ADPT_FMT ": dtim=%d, HW port id=%d\n", FUNC_ADPT_ARG(adapter), + pwrpriv->dtim, psmode == PS_MODE_ACTIVE ? pwrpriv->current_lps_hw_port_id : hw_port); + else + RTW_INFO(FUNC_ADPT_FMT ": HW port id=%d\n", FUNC_ADPT_ARG(adapter), + psmode == PS_MODE_ACTIVE ? pwrpriv->current_lps_hw_port_id : hw_port); + } + + smart_ps = pwrpriv->smart_ps; + switch (psmode) { + case PS_MODE_MIN: + case PS_MODE_MAX: + { +#ifdef CONFIG_WMMPS_STA + if (rtw_is_wmmps_mode(adapter)) { + mode = 2; + + smart_ps = pwrpriv->wmm_smart_ps; + + /* (WMMPS) allQueueUAPSD: 0: PSPoll, 1: QosNullData (if wmm_smart_ps=1) or do nothing (if wmm_smart_ps=2) */ + if ((pqospriv->uapsd_tid & BIT_MASK_TID_TC) == ALL_TID_TC_SUPPORTED_UAPSD) + allQueueUAPSD = 1; + } else +#endif /* CONFIG_WMMPS_STA */ + { + mode = 1; +#ifdef CONFIG_WMMPS_STA + /* For WMMPS test case, the station must retain sleep mode to capture buffered data on LPS mechanism */ + if ((pqospriv->uapsd_tid & BIT_MASK_TID_TC) != 0) + smart_ps = 0; + else +#endif /* CONFIG_WMMPS_STA */ + { + smart_ps = pwrpriv->smart_ps; + } + } + + if (psmode == PS_MODE_MIN) + rlbm = 0; + else + rlbm = 1; + } + break; + case PS_MODE_DTIM: + { + mode = 1; + rlbm = 2; + + /* For WOWLAN LPS, DTIM = (awake_intvl - 1) */ + if (pwrpriv->dtim > 0 && pwrpriv->dtim < 16) /* DTIM = (awake_intvl - 1) */ + awake_intvl = pwrpriv->dtim + 1; + else /* DTIM = 3 */ + awake_intvl = 4; + } + break; + case PS_MODE_ACTIVE: + default: + mode = 0; + break; + } + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(wdinfo, P2P_STATE_NONE)) { + awake_intvl = 2; + rlbm = 1; + } +#endif /* CONFIG_P2P */ + + if (adapter->registrypriv.wifi_spec == 1) { + awake_intvl = 2; + rlbm = 1; + } + + if (psmode > 0) { +#ifdef CONFIG_BT_COEXIST + if (rtw_btcoex_IsBtControlLps(adapter) == _TRUE) + PowerState = rtw_btcoex_RpwmVal(adapter); + else +#endif /* CONFIG_BT_COEXIST */ + { + if (rfon_ctrl == rf_on) + PowerState = 0x04; /* AllON(0x0C), RFON(0x04), RFOFF(0x00) */ + else + PowerState = 0x00; /* AllON(0x0C), RFON(0x04), RFOFF(0x00) */ + } + } else + PowerState = 0x0C; /* AllON(0x0C), RFON(0x04), RFOFF(0x00) */ + + if (pwrpriv->pwr_mode != psmode) { + if (mode == 0) + fw_psmode_str = "ACTIVE"; + else if (mode == 1) + fw_psmode_str = "LPS"; + else if (mode == 2) + fw_psmode_str = "WMMPS"; + else + fw_psmode_str = "UNSPECIFIED"; + + RTW_INFO(FUNC_ADPT_FMT": fw ps mode = %s, drv ps mode = %d, rlbm = %d ," + "smart_ps = %d, allQueueUAPSD = %d, PowerState = %d\n", + FUNC_ADPT_ARG(adapter), fw_psmode_str, psmode, rlbm, smart_ps, + allQueueUAPSD, PowerState); + } + + SET_PWR_MODE_SET_CMD_ID(h2c, CMD_ID_SET_PWR_MODE); + SET_PWR_MODE_SET_CLASS(h2c, CLASS_SET_PWR_MODE); + SET_PWR_MODE_SET_MODE(h2c, mode); + SET_PWR_MODE_SET_SMART_PS(h2c, smart_ps); + SET_PWR_MODE_SET_RLBM(h2c, rlbm); + SET_PWR_MODE_SET_AWAKE_INTERVAL(h2c, awake_intvl); + SET_PWR_MODE_SET_B_ALL_QUEUE_UAPSD(h2c, allQueueUAPSD); + SET_PWR_MODE_SET_PWR_STATE(h2c, PowerState); + if (psmode == PS_MODE_ACTIVE) { + /* Leave LPS, set the same HW port ID */ + SET_PWR_MODE_SET_PORT_ID(h2c, pwrpriv->current_lps_hw_port_id); + } else { + /* Enter LPS, record HW port ID */ + SET_PWR_MODE_SET_PORT_ID(h2c, hw_port); + pwrpriv->current_lps_hw_port_id = hw_port; + } + +#ifdef CONFIG_BCN_RECV_TIME + if (pmlmeext->bcn_rx_time) { + bcn_recv_time = pmlmeext->bcn_rx_time / 128; + if (pmlmeext->bcn_rx_time % 128) + bcn_recv_time += 1; + + if (bcn_recv_time >= 31) + bcn_recv_time = 31; + SET_PWR_MODE_SET_ADOPT_BCN_RECEIVING_TIME(h2c, 1); + SET_PWR_MODE_SET_BCN_RECEIVING_TIME(h2c, bcn_recv_time); + } +#endif + + RTW_INFO("%s=> psmode:%02x, smart_ps:%02x, PowerState:%02x\n", __func__, psmode, smart_ps, PowerState); + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_RecordPwrMode(adapter, h2c + 1, RTW_HALMAC_H2C_MAX_SIZE - 1); +#endif /* CONFIG_BT_COEXIST */ + + RTW_DBG_DUMP("H2C-PwrMode Parm:", h2c, RTW_HALMAC_H2C_MAX_SIZE); + rtw_halmac_send_h2c(adapter_to_dvobj(adapter), h2c); +} + +void rtl8821c_set_FwPwrMode_cmd(PADAPTER adapter, u8 psmode) +{ + return _rtl8821c_set_FwPwrMode_cmd(adapter, psmode, rf_off); +} + +void rtl8821c_set_FwPwrMode_rfon_ctrl_cmd(PADAPTER adapter, u8 rfon_ctrl) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + + return _rtl8821c_set_FwPwrMode_cmd(adapter, pwrpriv->power_mgnt, rfon_ctrl); +} + +void rtl8821c_set_FwPwrModeInIPS_cmd(PADAPTER adapter, u8 cmd_param) +{ + u8 h2c[RTW_HALMAC_H2C_MAX_SIZE] = {0}; + + INACTIVE_PS_SET_CMD_ID(h2c, CMD_ID_INACTIVE_PS); + INACTIVE_PS_SET_CLASS(h2c, CLASS_INACTIVE_PS); + + if (cmd_param & BIT0) + INACTIVE_PS_SET_ENABLE(h2c, 1); + if (cmd_param & BIT1) + INACTIVE_PS_SET_IGNORE_PS_CONDITION(h2c, 1); + + RTW_DBG_DUMP("FW_IPS Parm:", h2c, RTW_HALMAC_H2C_MAX_SIZE); + rtw_halmac_send_h2c(adapter_to_dvobj(adapter), h2c); +} + +#ifdef CONFIG_WOWLAN +void rtl8821c_set_fw_pwrmode_inips_cmd_wowlan(PADAPTER padapter, u8 ps_mode) +{ + struct registry_priv *registry_par = &padapter->registrypriv; + u8 param[H2C_INACTIVE_PS_LEN] = {0}; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + RTW_INFO("%s, ps_mode: %d\n", __func__, ps_mode); + if (ps_mode == PS_MODE_ACTIVE) { + SET_H2CCMD_INACTIVE_PS_EN(param, 0); + } + else { + SET_H2CCMD_INACTIVE_PS_EN(param, 1); + if(registry_par->suspend_type == FW_IPS_DISABLE_BBRF && !check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + SET_H2CCMD_INACTIVE_DISBBRF(param, 1); + if(registry_par->suspend_type == FW_IPS_WRC) { + SET_H2CCMD_INACTIVE_PERIOD_SCAN_EN(param, 1); + SET_H2CCMD_INACTIVE_PS_FREQ(param, 3); + SET_H2CCMD_INACTIVE_PS_DURATION(param, 1); + SET_H2CCMD_INACTIVE_PS_PERIOD_SCAN_TIME(param, 3); + } + } + + rtl8821c_fillh2ccmd(padapter, H2C_INACTIVE_PS_, sizeof(param), param); +} +#endif /* CONFIG_WOWLAN */ + +#ifdef CONFIG_BT_COEXIST +void rtl8821c_download_BTCoex_AP_mode_rsvd_page(PADAPTER adapter) +{ + rtl8821c_dl_rsvd_page(adapter, RT_MEDIA_CONNECT); +} +#endif /* CONFIG_BT_COEXIST */ + +/* +* Below functions are for C2H +*/ +static void c2h_ccx_rpt(PADAPTER adapter, u8 *pdata) +{ +#ifdef CONFIG_XMIT_ACK + u8 tx_state; + + tx_state = CCX_RPT_GET_TX_STATE(pdata); + + /* 0 means success, 1 means retry drop */ + if (tx_state == 0) + rtw_ack_tx_done(&adapter->xmitpriv, RTW_SCTX_DONE_SUCCESS); + else + rtw_ack_tx_done(&adapter->xmitpriv, RTW_SCTX_DONE_CCX_PKT_FAIL); +#endif /* CONFIG_XMIT_ACK */ +} +#ifdef CONFIG_FW_HANDLE_TXBCN +#define C2H_SUB_CMD_ID_FW_TBTT_RPT 0X23 +#define TBTT_RPT_GET_SN(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X01, 0, 8) +#define TBTT_RPT_GET_PORT_ID(c2h_pkt) LE_BITS_TO_4BYTE(c2h_pkt + 0X04, 0, 8) + +#define TBTT_ROOT 0x00 +#define TBTT_VAP1 0x10 +#define TBTT_VAP2 0x20 +#define TBTT_VAP3 0x30 + +static void c2h_tbtt_rpt(PADAPTER adapter, u8 *pdata) +{ + u8 ap_id, c2h_sn; + + ap_id = TBTT_RPT_GET_PORT_ID(pdata); + c2h_sn = TBTT_RPT_GET_SN(pdata); +#ifdef DBG_FW_TBTT_RPT + if (ap_id == TBTT_ROOT) + RTW_INFO("== TBTT ROOT SN:%d==\n", c2h_sn); + else if (ap_id == TBTT_VAP1) + RTW_INFO("== TBTT_VAP1 SN:%d==\n", c2h_sn); + else if (ap_id == TBTT_VAP2) + RTW_INFO("== TBTT_VAP2 SN:%d==\n", c2h_sn); + else if (ap_id == TBTT_VAP3) + RTW_INFO("== TBTT_VAP3 SN:%d==\n", c2h_sn); + else + RTW_ERR("TBTT RPT INFO ERROR\n"); +#endif +} +#endif + +/** +* pbuf = RXDESC + c2h packet +* length = RXDESC_SIZE + c2h packet size +* c2h format => ID(1B) | SN(1B) | Payload +* C2H - 0xFF format +* u8 CMD_ID +* u8 CMD_SEQ +* u8 SUB_CMD_ID +* u8 CMD_LEN +* u8 *pContent +*/ +void c2h_handler_rtl8821c(PADAPTER adapter, u8 *pbuf, u16 length) +{ + u8 c2h_id, c2h_sn; + int c2h_len; + u8 *pc2h_hdr; + u8 *pc2h_data; + u8 c2h_sub_cmd_id = 0; + u32 desc_size = 0; +#ifdef CONFIG_WOWLAN + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); +#endif /* CONFIG_WOWLAN*/ + + rtw_halmac_get_rx_desc_size(adapter_to_dvobj(adapter), &desc_size); + +#ifdef CONFIG_WOWLAN + if (pwrpriv->wowlan_mode == _TRUE) { + RTW_INFO("%s: return because wowolan_mode==TRUE! CMDID=%d\n", + __FUNCTION__, C2H_GET_CMD_ID(pbuf + desc_size)); + return; + } +#endif /* CONFIG_WOWLAN*/ + if (pbuf == NULL) + return; + + if (length < desc_size) { + RTW_INFO("%s: [ERROR] c2h length(%d) is smaller than RXDESC_SIZE(%d)!!\n", + __func__, length, desc_size); + return; + } + + pc2h_hdr = pbuf + desc_size; + pc2h_data = pbuf + desc_size + 2; /* cmd ID not 0xFF original C2H have 2 bytes C2H header */ + c2h_id = C2H_GET_CMD_ID(pc2h_hdr); + c2h_sn = C2H_GET_SEQ(pc2h_hdr); + c2h_len = length - desc_size - 2; + + if (c2h_len < 0) { + RTW_ERR("%s: [ERROR] C2H_ID(%02x) C2H_SN(%d) warn c2h_len :%d (length:%d)\n", __func__, c2h_id, c2h_sn, c2h_len, length); + rtw_warn_on(1); + return; + } +#ifdef DBG_C2H_CONTENT + RTW_INFO("%s "ADPT_FMT" C2H, ID=%d seq=%d len=%d\n", __func__, ADPT_ARG(adapter), c2h_id, c2h_sn, length); +#endif + switch (c2h_id) { + case CMD_ID_C2H_SND_TXBF: + /*C2HTxBeamformingHandler_8821C(adapter, pc2h_data, c2h_len);*/ + break; + + /* FW offload C2H is 0xFF cmd according to halmac function - halmac_parse_c2h_packet */ + case 0xFF: + /* Get C2H sub cmd ID */ + c2h_sub_cmd_id = (u8)C2H_HDR_GET_C2H_SUB_CMD_ID(pc2h_hdr); + if (c2h_sub_cmd_id == C2H_SUB_CMD_ID_CCX_RPT) + c2h_ccx_rpt(adapter, pbuf + desc_size); + #ifdef CONFIG_FW_HANDLE_TXBCN + else if (c2h_sub_cmd_id == C2H_SUB_CMD_ID_FW_TBTT_RPT) + c2h_tbtt_rpt(adapter, pbuf + desc_size); + #endif + else + /* indicate rx desc + c2h pkt to halmac */ + if (rtw_halmac_c2h_handle(adapter_to_dvobj(adapter), pbuf, length) == -1) + RTW_ERR("%s "ADPT_FMT" C2H, ID=%d, SubID=%d seq=%d len=%d ,HALMAC not to handle\n", + __func__, ADPT_ARG(adapter), c2h_id, c2h_sub_cmd_id, c2h_sn, length); + break; + /* others for c2h common code */ + default: + /* shift 2 byte to remove cmd id & seq */ + c2h_handler(adapter, c2h_id, c2h_sn, c2h_len, pc2h_data); + break; + } +} + + +static inline u8 is_c2h_id_handle_directly(u8 c2h_id, u8 c2h_sub_cmd_id) +{ + switch (c2h_id) { + case CMD_ID_C2H_CCX_RPT: + case C2H_IQK_FINISH: + case C2H_EXTEND: + + #if defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW) + case C2H_BCN_EARLY_RPT: + case C2H_FW_CHNL_SWITCH_COMPLETE: + #endif + + #ifdef CONFIG_BT_COEXIST + case C2H_BT_MP_INFO: + #endif + + #ifdef CONFIG_MCC_MODE + case C2H_MCC: + #endif + case C2H_LPS_STATUS_RPT: + return _TRUE; + default: + return _FALSE; + } + +} + +/* +* pbuf = RXDESC + c2h packet +* length = RXDESC_SIZE + c2h packet size +*/ +void c2h_pre_handler_rtl8821c(_adapter *adapter, u8 *pbuf, s32 length) +{ + u8 c2h_id; + u8 c2h_sub_cmd_id = 0; + u32 desc_size = 0; + + if ((length <= 0) || (!pbuf)) + return; + + rtw_halmac_get_rx_desc_size(adapter_to_dvobj(adapter), &desc_size); + + c2h_id = C2H_GET_CMD_ID(pbuf + desc_size); + + /* Get C2H sub cmd ID */ + if (c2h_id == 0xFF) + c2h_sub_cmd_id = (u8)C2H_HDR_GET_C2H_SUB_CMD_ID(pbuf + desc_size); + + if (is_c2h_id_handle_directly(c2h_id, c2h_sub_cmd_id)) + c2h_handler_rtl8821c(adapter, pbuf, length); + else + rtw_c2h_packet_wk_cmd(adapter, pbuf, length); +} diff --git a/hal/rtl8821c/rtl8821c_dm.c b/hal/rtl8821c/rtl8821c_dm.c new file mode 100644 index 0000000..3511768 --- /dev/null +++ b/hal/rtl8821c/rtl8821c_dm.c @@ -0,0 +1,285 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/* ************************************************************ + * Description: + * + * This file is for 8821C dynamic mechanism + * + * + * ************************************************************ */ +#define _RTL8812C_DM_C_ + +/* ************************************************************ + * include files + * ************************************************************ + */ + +#include +#include + +/* ************************************************************ + * Global var + * ************************************************************ */ +#ifdef CONFIG_SUPPORT_HW_WPS_PBC +static void dm_CheckPbcGPIO(PADAPTER adapter) +{ + u8 tmp1byte; + u8 bPbcPressed = _FALSE; + + if (!adapter->registrypriv.hw_wps_pbc) + return; + +#ifdef CONFIG_USB_HCI + tmp1byte = rtw_read8(adapter, GPIO_IO_SEL); + tmp1byte |= (HAL_8192C_HW_GPIO_WPS_BIT); + rtw_write8(adapter, GPIO_IO_SEL, tmp1byte); /* enable GPIO[2] as output mode */ + + tmp1byte &= ~(HAL_8192C_HW_GPIO_WPS_BIT); + rtw_write8(adapter, GPIO_IN, tmp1byte); /* reset the floating voltage level */ + + tmp1byte = rtw_read8(adapter, GPIO_IO_SEL); + tmp1byte &= ~(HAL_8192C_HW_GPIO_WPS_BIT); + rtw_write8(adapter, GPIO_IO_SEL, tmp1byte); /* enable GPIO[2] as input mode */ + + tmp1byte = rtw_read8(adapter, GPIO_IN); + if (tmp1byte == 0xff) + return; + + if (tmp1byte & HAL_8192C_HW_GPIO_WPS_BIT) + bPbcPressed = _TRUE; +#else + tmp1byte = rtw_read8(adapter, GPIO_IN); + + if ((tmp1byte == 0xff) || adapter->init_adpt_in_progress) + return; + + if ((tmp1byte & HAL_8192C_HW_GPIO_WPS_BIT) == 0) + bPbcPressed = _TRUE; +#endif + + if (_TRUE == bPbcPressed) { + /* + * Here we only set bPbcPressed to true + * After trigger PBC, the variable will be set to false + */ + RTW_INFO("CheckPbcGPIO - PBC is pressed\n"); + rtw_request_wps_pbc_event(adapter); + } +} +#endif /* CONFIG_SUPPORT_HW_WPS_PBC */ + + +#ifdef CONFIG_PCI_HCI +/* + * Description: + * Perform interrupt migration dynamically to reduce CPU utilization. + * + * Assumption: + * 1. Do not enable migration under WIFI test. + */ +void dm_InterruptMigration(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + BOOLEAN bCurrentIntMt, bCurrentACIntDisable; + BOOLEAN IntMtToSet = _FALSE; + BOOLEAN ACIntToSet = _FALSE; + + + /* Retrieve current interrupt migration and Tx four ACs IMR settings first. */ + bCurrentIntMt = hal->bInterruptMigration; + bCurrentACIntDisable = hal->bDisableTxInt; + + /* + * Currently we use busy traffic for reference instead of RxIntOK counts to prevent non-linear Rx statistics + * when interrupt migration is set before. 2010.03.05. + */ + if (!adapter->registrypriv.wifi_spec + && (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + && pmlmepriv->LinkDetectInfo.bHigherBusyTraffic) { + IntMtToSet = _TRUE; + + /* To check whether we should disable Tx interrupt or not. */ + if (pmlmepriv->LinkDetectInfo.bHigherBusyRxTraffic) + ACIntToSet = _TRUE; + } + + /* Update current settings. */ + if (bCurrentIntMt != IntMtToSet) { + RTW_INFO("%s: Update interrrupt migration(%d)\n", __FUNCTION__, IntMtToSet); + if (IntMtToSet) { + /* + * Set interrrupt migration timer and corresponging Tx/Rx counter. + * timer 25ns*0xfa0=100us for 0xf packets. + * 2010.03.05. + */ + rtw_write32(adapter, REG_INT_MIG, 0xff000fa0); /* 0x306:Rx, 0x307:Tx */ + hal->bInterruptMigration = IntMtToSet; + } else { + /* Reset all interrupt migration settings. */ + rtw_write32(adapter, REG_INT_MIG, 0); + hal->bInterruptMigration = IntMtToSet; + } + } +} +#endif /* CONFIG_PCI_HCI */ + +/* + * ============================================================ + * functions + * ============================================================ + */ +static void init_phydm_cominfo(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct dm_struct *pDM_Odm = &hal->odmpriv; + + Init_ODM_ComInfo(adapter); + + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_PACKAGE_TYPE, hal->PackageType); + + RTW_INFO("%s: Fv=%d Cv=%d\n", __FUNCTION__, hal->version_id.VendorType, hal->version_id.CUTVersion); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_FAB_VER, hal->version_id.VendorType); + odm_cmn_info_init(pDM_Odm, ODM_CMNINFO_CUT_VER, hal->version_id.CUTVersion); + +} + +void rtl8821c_phy_init_dm_priv(PADAPTER adapter) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + init_phydm_cominfo(adapter); + odm_init_all_timers(phydm); +} + +void rtl8821c_phy_deinit_dm_priv(PADAPTER adapter) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + + odm_cancel_all_timers(phydm); +} + +void rtl8821c_phy_init_haldm(PADAPTER adapter) +{ + rtw_phydm_init(adapter); +} + +static void check_rxfifo_full(PADAPTER adapter) +{ + struct dvobj_priv *psdpriv = adapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; + struct registry_priv *regsty = &adapter->registrypriv; + u8 val8 = 0; + + if (regsty->check_hw_status == 1) { + /* switch counter to RX fifo */ + val8 = rtw_read8(adapter, REG_RXERR_RPT_8821C + 3); + rtw_write8(adapter, REG_RXERR_RPT_8821C + 3, (val8 | 0xa0)); + + pdbgpriv->dbg_rx_fifo_last_overflow = pdbgpriv->dbg_rx_fifo_curr_overflow; + pdbgpriv->dbg_rx_fifo_curr_overflow = rtw_read16(adapter, REG_RXERR_RPT_8821C); + if (pdbgpriv->dbg_rx_fifo_curr_overflow >= pdbgpriv->dbg_rx_fifo_last_overflow) + pdbgpriv->dbg_rx_fifo_diff_overflow = + pdbgpriv->dbg_rx_fifo_curr_overflow - pdbgpriv->dbg_rx_fifo_last_overflow; + else + pdbgpriv->dbg_rx_fifo_diff_overflow = + (0xFFFF - pdbgpriv->dbg_rx_fifo_last_overflow) + + pdbgpriv->dbg_rx_fifo_curr_overflow; + + } +} + + +void rtl8821c_phy_haldm_watchdog(PADAPTER Adapter) +{ + BOOLEAN bFwCurrentInPSMode = _FALSE; + u8 bFwPSAwake = _TRUE; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(Adapter); + u8 in_lps = _FALSE; + PADAPTER current_lps_iface = NULL, iface = NULL; + struct dvobj_priv *dvobj = adapter_to_dvobj(Adapter); + u8 i = 0; + + if (!rtw_is_hw_init_completed(Adapter)) + goto skip_dm; + +#ifdef CONFIG_LPS + bFwCurrentInPSMode = pwrpriv->bFwCurrentInPSMode; + rtw_hal_get_hwreg(Adapter, HW_VAR_FWLPS_RF_ON, &bFwPSAwake); +#endif + +#ifdef CONFIG_P2P_PS + /* Fw is under p2p powersaving mode, driver should stop dynamic mechanism. + modifed by thomas. 2011.06.11.*/ + if (Adapter->wdinfo.p2p_ps_mode) + bFwPSAwake = _FALSE; +#endif /*CONFIG_P2P_PS*/ + + if ((rtw_is_hw_init_completed(Adapter)) + && ((!bFwCurrentInPSMode) && bFwPSAwake)) { + + /* check rx fifo */ + check_rxfifo_full(Adapter); + + /* Dynamically switch RTS/CTS protection.*/ + } + +#ifdef CONFIG_LPS + if (pwrpriv->bLeisurePs && bFwCurrentInPSMode && pwrpriv->pwr_mode != PS_MODE_ACTIVE) { + in_lps = _TRUE; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (pwrpriv->current_lps_hw_port_id == rtw_hal_get_port(iface)) { + current_lps_iface = iface; + rtw_lps_rfon_ctrl(current_lps_iface, rf_on); + break; + } + } + + if (!current_lps_iface) { + RTW_WARN("Can't find a adapter with LPS to enable RFON function !\n"); + goto skip_dm; + } + } +#endif + +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 + if (check_fwstate(&Adapter->mlmepriv, WIFI_STATION_STATE) && + check_fwstate(&Adapter->mlmepriv, WIFI_ASOC_STATE)) + rtw_hal_beamforming_config_csirate(Adapter); +#endif +#endif + +#ifdef CONFIG_DISABLE_ODM + goto skip_dm; +#endif + + rtw_phydm_watchdog(Adapter, in_lps); + +skip_dm: + +#ifdef CONFIG_LPS + if (current_lps_iface) + rtw_lps_rfon_ctrl(current_lps_iface, rf_off); +#endif +#ifdef CONFIG_SUPPORT_HW_WPS_PBC + /* Check GPIO to determine current Pbc status.*/ + dm_CheckPbcGPIO(Adapter); +#endif + return; +} + diff --git a/hal/rtl8821c/rtl8821c_halinit.c b/hal/rtl8821c/rtl8821c_halinit.c new file mode 100644 index 0000000..ad5fc5a --- /dev/null +++ b/hal/rtl8821c/rtl8821c_halinit.c @@ -0,0 +1,353 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821C_HALINIT_C_ + +#include /* PADAPTER, basic_types.h and etc. */ +#include /* GET_HAL_SPEC(), HAL_DATA_TYPE */ +#include "../hal_halmac.h" /* HALMAC API */ +#include "rtl8821c.h" + +void init_hal_spec_rtl8821c(PADAPTER adapter) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + rtw_halmac_fill_hal_spec(adapter_to_dvobj(adapter), hal_spec); + + hal_spec->ic_name = "rtl8821c"; + hal_spec->macid_num = 128; + /* hal_spec->sec_cam_ent_num follow halmac setting */ + hal_spec->sec_cap = SEC_CAP_CHK_BMC | SEC_CAP_CHK_EXTRA_SEC; + hal_spec->macid_cap = MACID_DROP; + + hal_spec->rfpath_num_2g = 2; + hal_spec->rfpath_num_5g = 1; + hal_spec->rf_reg_path_num = hal_spec->rf_reg_path_avail_num = 1; + hal_spec->rf_reg_trx_path_bmp = 0x11; + hal_spec->max_tx_cnt = 1; + + hal_spec->tx_nss_num = 1; + hal_spec->rx_nss_num = 1; + hal_spec->band_cap = BAND_CAP_2G | BAND_CAP_5G; + hal_spec->bw_cap = BW_CAP_20M | BW_CAP_40M | BW_CAP_80M; + hal_spec->port_num = 5; + hal_spec->hci_type = 0; + hal_spec->proto_cap = PROTO_CAP_11B | PROTO_CAP_11G | PROTO_CAP_11N | PROTO_CAP_11AC; + + hal_spec->txgi_max = 63; + hal_spec->txgi_pdbm = 2; + + hal_spec->wl_func = 0 + | WL_FUNC_P2P + | WL_FUNC_MIRACAST + | WL_FUNC_TDLS + ; + + hal_spec->tx_aclt_unit_factor = 8; + + hal_spec->rx_tsf_filter = 1; + + hal_spec->pg_txpwr_saddr = 0x10; + hal_spec->pg_txgi_diff_factor = 1; + + rtw_macid_ctl_init_sleep_reg(adapter_to_macidctl(adapter) + , REG_MACID_SLEEP_8821C + , REG_MACID_SLEEP1_8821C + , REG_MACID_SLEEP2_8821C + , REG_MACID_SLEEP3_8821C); + + rtw_macid_ctl_init_drop_reg(adapter_to_macidctl(adapter) + , REG_MACID_DROP0_8821C + , REG_MACID_DROP1_8821C + , REG_MACID_DROP2_8821C + , REG_MACID_DROP3_8821C); +} + +u32 rtl8821c_power_on(PADAPTER adapter) +{ + struct dvobj_priv *d; + PHAL_DATA_TYPE hal; + u8 bMacPwrCtrlOn; + int err = 0; + u8 ret = _SUCCESS; + + + d = adapter_to_dvobj(adapter); + + bMacPwrCtrlOn = _FALSE; + rtw_hal_get_hwreg(adapter, HW_VAR_APFM_ON_MAC, &bMacPwrCtrlOn); + if (bMacPwrCtrlOn == _TRUE) + goto out; + + err = rtw_halmac_poweron(d); + + #ifdef CONFIG_POWER_STATE_UNEXPECTED_HDL + if ((-2) == err) { + RTW_ERR("%s:Power ON Fail, Try to power on again !!\n", __FUNCTION__); + rtw_halmac_poweroff(d); + rtw_msleep_os(2); + err = rtw_halmac_poweron(d); + } + #endif + + if (err) { + RTW_ERR("%s: Power ON Fail!!\n", __FUNCTION__); + rtw_warn_on(1); + ret = _FAIL; + goto out; + } + + bMacPwrCtrlOn = _TRUE; + rtw_hal_set_hwreg(adapter, HW_VAR_APFM_ON_MAC, &bMacPwrCtrlOn); + +out: + return ret; +} + +void rtl8821c_power_off(PADAPTER adapter) +{ + struct dvobj_priv *d; + u8 bMacPwrCtrlOn; + int err = 0; + + + d = adapter_to_dvobj(adapter); + + bMacPwrCtrlOn = _FALSE; + rtw_hal_get_hwreg(adapter, HW_VAR_APFM_ON_MAC, &bMacPwrCtrlOn); + if (bMacPwrCtrlOn == _FALSE) + goto out; + + bMacPwrCtrlOn = _FALSE; + rtw_hal_set_hwreg(adapter, HW_VAR_APFM_ON_MAC, &bMacPwrCtrlOn); + GET_HAL_DATA(adapter)->bFWReady = _FALSE; + + err = rtw_halmac_poweroff(d); + if (err) { + RTW_ERR("%s: Power OFF Fail!!\n", __FUNCTION__); + rtw_warn_on(1); + goto out; + } + + + +out: + return; +} + +u8 rtl8821c_hal_init_main(PADAPTER adapter) +{ + struct dvobj_priv *d = adapter_to_dvobj(adapter); + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + int err; + s32 ret; + + hal->bFWReady = _FALSE; + hal->fw_ractrl = _FALSE; + +#ifdef CONFIG_NO_FW + err = rtw_halmac_init_hal(d); +#else + #ifdef CONFIG_FILE_FWIMG + rtw_get_phy_file_path(adapter, MAC_FILE_FW_NIC); + err = rtw_halmac_init_hal_fw_file(d, rtw_phy_para_file_path); + #else + err = rtw_halmac_init_hal_fw(d, array_mp_8821c_fw_nic, array_length_mp_8821c_fw_nic); + #endif + + if (!err) { + hal->bFWReady = _TRUE; + hal->fw_ractrl = _TRUE; + } + RTW_INFO("FW Version:%d SubVersion:%d\n", hal->firmware_version, hal->firmware_sub_version); +#endif + if (err) { + RTW_INFO("%s: fail\n", __FUNCTION__); + return _FALSE; + } + + RTW_INFO("%s: successful\n", __FUNCTION__); + + return _TRUE; +} + +u8 rtl8821c_mac_verify(PADAPTER adapter) +{ + struct dvobj_priv *d; + int err; + + + d = adapter_to_dvobj(adapter); + + err = rtw_halmac_self_verify(d); + if (err) { + RTW_INFO("%s fail\n", __FUNCTION__); + return _FALSE; + } + + RTW_INFO("%s successful\n", __FUNCTION__); + return _TRUE; +} + +void rtl8821c_hal_init_misc(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + u8 drv_info_sz = 0; + u32 rcr_bits; + /* + * Sync driver status and hardware setting + */ + + /* initial security setting */ + invalidate_cam_all(adapter); + + /* enable to rx ps-poll ,disable Control frame filter*/ + rtw_write16(adapter, REG_RXFLTMAP1_8821C, 0x0400); + /* Accept all data frames */ + rtw_write16(adapter, REG_RXFLTMAP2_8821C, 0xFFFF); + + /* Accept all management frames */ + rtw_write16(adapter, REG_RXFLTMAP0_8821C, 0xFFFF); + + /*RCR setting - Sync driver status with hardware setting */ + rtw_hal_get_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr_bits); + + rcr_bits &= ~(BIT_AICV_8821C | BIT_ACRC32_8821C | BIT_APP_FCS_8821C | BIT_APWRMGT_8821C); + + rtw_halmac_get_rx_drv_info_sz(adapter_to_dvobj(adapter), &drv_info_sz); + if (drv_info_sz) + rcr_bits |= BIT_APP_PHYSTS_8821C; + +#ifdef CONFIG_RX_PACKET_APPEND_FCS + rcr_bits |= BIT_APP_FCS_8821C; +#endif + +#ifdef CONFIG_RX_PACKET_APPEND_ICV_ERROR + rcr_bits |= BIT_AICV_8821C; +#endif + + rtw_hal_set_hwreg(adapter, HW_VAR_RCR, (u8 *)&rcr_bits); + +#ifdef CONFIG_XMIT_ACK + rtl8821c_set_mgnt_xmit_ack(adapter); +#endif /*CONFIG_XMIT_ACK*/ + + /*Disable BAR, suggested by Scott */ + rtw_write32(adapter, REG_BAR_MODE_CTRL_8821C, 0x01ffff|rtw_read8(adapter,REG_RA_TRY_RATE_AGG_LMT_8821C)<<24); + /*Disable secondary CCA 20M,40M?*/ + rtw_write8(adapter, REG_MISC_CTRL_8821C, 0x03); + + /*Enable MAC security engine*/ + rtw_write16(adapter, REG_CR, (rtw_read16(adapter, REG_CR) | BIT_MAC_SEC_EN)); + + rtl8821c_rx_tsf_addr_filter_config(adapter, BIT_CHK_TSF_EN_8821C | BIT_CHK_TSF_CBSSID_8821C); + + /*for 1212 module - 5G RX issue*/ + if (hal_data->rfe_type == 2) + rtw_write8(adapter, REG_PAD_CTRL1 + 3, 0x36); +#ifdef CONFIG_AMPDU_PRETX_CD + rtl8821c_pretx_cd_config(adapter); +#endif +} + +u32 rtl8821c_hal_init(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal; + + hal = GET_HAL_DATA(adapter); + + if (_FALSE == rtl8821c_hal_init_main(adapter)) + return _FAIL; + + rtl8821c_hal_init_misc(adapter); + + rtl8821c_phy_init_haldm(adapter); +#ifdef CONFIG_BEAMFORMING + rtl8821c_phy_bf_init(adapter); +#endif + +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + /*HW / FW init*/ + rtw_hal_set_default_port_id_cmd(adapter, 0); +#endif + +#ifdef CONFIG_BT_COEXIST + /* Init BT hw config. */ + if (_TRUE == hal->EEPROMBluetoothCoexist) { + rtw_btcoex_HAL_Initialize(adapter, _FALSE); + #ifdef CONFIG_FW_MULTI_PORT_SUPPORT + rtw_hal_set_wifi_btc_port_id_cmd(adapter); + #endif + } else +#endif /* CONFIG_BT_COEXIST */ + rtw_btcoex_wifionly_hw_config(adapter); + + return _SUCCESS; +} + +u32 rtl8821c_hal_deinit(PADAPTER adapter) +{ + struct dvobj_priv *d; + PHAL_DATA_TYPE hal; + int err; + + + d = adapter_to_dvobj(adapter); + hal = GET_HAL_DATA(adapter); + + hal->bFWReady = _FALSE; + hal->fw_ractrl = _FALSE; + + err = rtw_halmac_deinit_hal(d); + if (err) + return _FAIL; + + return _SUCCESS; +} + +void rtl8821c_init_default_value(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal; + u8 i; + + + hal = GET_HAL_DATA(adapter); + + + /* init default value */ + hal->fw_ractrl = _FALSE; + + /* init phydm default value */ + hal->bIQKInitialized = _FALSE; + + /* init Efuse variables */ + hal->EfuseUsedBytes = 0; + hal->EfuseUsedPercentage = 0; +#ifdef HAL_EFUSE_MEMORY + hal->EfuseHal.fakeEfuseBank = 0; + hal->EfuseHal.fakeEfuseUsedBytes = 0; + _rtw_memset(hal->EfuseHal.fakeEfuseContent, 0xFF, EFUSE_MAX_HW_SIZE); + _rtw_memset(hal->EfuseHal.fakeEfuseInitMap, 0xFF, EFUSE_MAX_MAP_LEN); + _rtw_memset(hal->EfuseHal.fakeEfuseModifiedMap, 0xFF, EFUSE_MAX_MAP_LEN); + hal->EfuseHal.BTEfuseUsedBytes = 0; + hal->EfuseHal.BTEfuseUsedPercentage = 0; + _rtw_memset(hal->EfuseHal.BTEfuseContent, 0xFF, EFUSE_MAX_BT_BANK * EFUSE_MAX_HW_SIZE); + _rtw_memset(hal->EfuseHal.BTEfuseInitMap, 0xFF, EFUSE_BT_MAX_MAP_LEN); + _rtw_memset(hal->EfuseHal.BTEfuseModifiedMap, 0xFF, EFUSE_BT_MAX_MAP_LEN); + hal->EfuseHal.fakeBTEfuseUsedBytes = 0; + _rtw_memset(hal->EfuseHal.fakeBTEfuseContent, 0xFF, EFUSE_MAX_BT_BANK * EFUSE_MAX_HW_SIZE); + _rtw_memset(hal->EfuseHal.fakeBTEfuseInitMap, 0xFF, EFUSE_BT_MAX_MAP_LEN); + _rtw_memset(hal->EfuseHal.fakeBTEfuseModifiedMap, 0xFF, EFUSE_BT_MAX_MAP_LEN); +#endif +} diff --git a/hal/rtl8821c/rtl8821c_mac.c b/hal/rtl8821c/rtl8821c_mac.c new file mode 100644 index 0000000..f21fe10 --- /dev/null +++ b/hal/rtl8821c/rtl8821c_mac.c @@ -0,0 +1,182 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821C_MAC_C_ + +#include /* PADAPTER, basic_types.h and etc. */ +#include /* HAL_DATA_TYPE */ +#include "../hal_halmac.h" /* Register Definition and etc. */ + +#ifdef CONFIG_XMIT_ACK +inline u8 rtl8821c_set_mgnt_xmit_ack(_adapter *adapter) +{ + int err; + + /*ack for xmit mgmt frames.*/ + err = rtw_write32(adapter, REG_FWHW_TXQ_CTRL_8821C, rtw_read32(adapter, REG_FWHW_TXQ_CTRL_8821C) | BIT(12)); + if (err == _FAIL) + return _FAIL; + + return _SUCCESS; +} +#endif + +inline u8 rtl8821c_rx_ba_ssn_appended(PADAPTER p) +{ + return rtw_hal_rcr_check(p, BIT_APP_BASSN_8821C); +} + +inline u8 rtl8821c_rx_fcs_append_switch(PADAPTER p, u8 enable) +{ + u32 rcr_bit; + u8 ret = _TRUE; + + rcr_bit = BIT_APP_FCS_8821C; + if (_TRUE == enable) + ret = rtw_hal_rcr_add(p, rcr_bit); + else + ret = rtw_hal_rcr_clear(p, rcr_bit); + + return ret; +} + +inline u8 rtl8821c_rx_fcs_appended(PADAPTER p) +{ + return rtw_hal_rcr_check(p, BIT_APP_FCS_8821C); +} + +u8 rtl8821c_rx_tsf_addr_filter_config(_adapter *adapter, u8 config) +{ + u8 v8; + int err; + + v8 = GET_HAL_DATA(adapter)->rx_tsf_addr_filter_config; + + if (v8 != config) { + + err = rtw_write8(adapter, REG_NAN_RX_TSF_FILTER_8821C, config); + if (_FAIL == err) + return _FALSE; + } + + GET_HAL_DATA(adapter)->rx_tsf_addr_filter_config = config; + return _TRUE; +} + +/* + * Return: + * _SUCCESS Download Firmware OK. + * _FAIL Download Firmware FAIL! + */ +s32 rtl8821c_fw_dl(PADAPTER adapter, u8 wowlan) +{ + struct dvobj_priv *d = adapter_to_dvobj(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int err; + u8 fw_bin = _TRUE; + +#ifdef CONFIG_FILE_FWIMG + fw_bin = _TRUE; + if (_TRUE == wowlan) { + rtw_get_phy_file_path(adapter, MAC_FILE_FW_WW_IMG); + err = rtw_halmac_dlfw_from_file(d, rtw_phy_para_file_path); + } else { + rtw_get_phy_file_path(adapter, MAC_FILE_FW_NIC); + err = rtw_halmac_dlfw_from_file(d, rtw_phy_para_file_path); + } +#else + fw_bin = _FALSE; + #ifdef CONFIG_WOWLAN + if (_TRUE == wowlan) + err = rtw_halmac_dlfw(d, array_mp_8821c_fw_wowlan, array_length_mp_8821c_fw_wowlan); + else + #endif + err = rtw_halmac_dlfw(d, array_mp_8821c_fw_nic, array_length_mp_8821c_fw_nic); +#endif + + if (!err) { + hal_data->bFWReady = _TRUE; + hal_data->fw_ractrl = _TRUE; + RTW_INFO("%s Download Firmware from %s success\n", __func__, (fw_bin) ? "file" : "array"); + RTW_INFO("%s FW Version:%d SubVersion:%d\n", (wowlan) ? "WOW" : "NIC", hal_data->firmware_version, hal_data->firmware_sub_version); + + return _SUCCESS; + } else { + RTW_ERR("%s Download Firmware from %s failed\n", __func__, (fw_bin) ? "file" : "array"); + return _FAIL; + } +} +/* + * Return: + * _SUCCESS Download Firmware MEM OK. + * _FAIL Download Firmware MEM FAIL! + */ +s32 rtl8821c_fw_mem_dl(PADAPTER adapter, enum fw_mem mem) +{ + struct dvobj_priv *d = adapter_to_dvobj(adapter); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + int err = 0; + u8 fw_bin = _TRUE; + +#ifdef CONFIG_FILE_FWIMG + fw_bin = _TRUE; + rtw_get_phy_file_path(adapter, MAC_FILE_FW_NIC); + err = rtw_halmac_dlfw_mem_from_file(d, rtw_phy_para_file_path, mem); +#else + fw_bin = _FALSE; + err = rtw_halmac_dlfw_mem(d, array_mp_8821c_fw_nic, array_length_mp_8821c_fw_nic, mem); +#endif + + if (err) { + RTW_ERR("%s Download Firmware MEM from %s failed\n", __func__, (fw_bin) ? "file" : "array"); + return _FAIL; + } + + RTW_INFO("%s Download Firmware MEM from %s success\n", __func__, (fw_bin) ? "file" : "array"); + return _SUCCESS; + +} +#ifdef CONFIG_AMPDU_PRETX_CD +#include "rtl8821c.h" +#define AMPDU_NUMBER 0x3F3F /*MAX AMPDU Number = 63*/ +#define REG_PRECNT_CTRL_8821C 0x04E5 +#define BIT_EN_PRECNT_8821C BIT(11) +#define PRECNT_TH 0x1E4 /*6.05us*/ + +/* pre-tx count-down mechanism */ +void rtl8821c_pretx_cd_config(_adapter *adapter) +{ + u8 burst_mode; + u16 pre_cnt = PRECNT_TH | BIT_EN_PRECNT_8821C; + + /*Enable AMPDU PRE-TX, Reg0x4BC[6] = 1*/ + burst_mode = rtw_read8(adapter, REG_SW_AMPDU_BURST_MODE_CTRL_8821C); + if (!(burst_mode & BIT_PRE_TX_CMD_8821C)) { + burst_mode |= BIT_PRE_TX_CMD_8821C; + rtw_write8(adapter, REG_SW_AMPDU_BURST_MODE_CTRL_8821C, burst_mode); + } + + /*MAX AMPDU Number = 63, Reg0x4C8[21:16] = 0x3F*/ + rtw_write16(adapter, REG_PROT_MODE_CTRL_8821C + 2, AMPDU_NUMBER); + + /*Reg0x4E5[11] = 1, Reg0x4E5[10:0] = 0x1E4 */ + rtw_write8(adapter, REG_PRECNT_CTRL_8821C, (u8)(pre_cnt & 0xFF)); + rtw_write8(adapter, (REG_PRECNT_CTRL_8821C + 1), (u8)(pre_cnt >> 8)); + + #if (defined(DBG_PRE_TX_HANG) && (defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI))) + rtw_write32(adapter, REG_HIMR1_8821C , + (rtw_read32(adapter, REG_HIMR1_8821C) | BIT_PRETXERR_HANDLE_IMR)); + #endif +} +#endif /*CONFIG_AMPDU_PRETX_CD*/ diff --git a/hal/rtl8821c/rtl8821c_ops.c b/hal/rtl8821c/rtl8821c_ops.c new file mode 100755 index 0000000..b18475b --- /dev/null +++ b/hal/rtl8821c/rtl8821c_ops.c @@ -0,0 +1,3679 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821C_OPS_C_ + +#include /* basic_types.h, rtw_io.h and etc. */ +#include /* struct xmit_priv */ +#ifdef DBG_CONFIG_ERROR_DETECT + #include +#endif /* DBG_CONFIG_ERROR_DETECT */ +#include /* PHAL_DATA_TYPE, GET_HAL_DATA() */ +#include /* dump_chip_info() and etc. */ +#include "../hal_halmac.h" /* GET_RX_DESC_XXX_8821C() */ +#include "rtl8821c.h" +#ifdef CONFIG_PCI_HCI + #include "rtl8821ce_hal.h" +#endif +#include "rtl8821c_dm.h" +#ifdef CONFIG_SDIO_HCI +#include "sdio/rtl8821cs.h" +#endif + +static void read_chip_version(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal; + u32 value32; + + + hal = GET_HAL_DATA(adapter); + + value32 = rtw_read32(adapter, REG_SYS_CFG1_8821C); + hal->version_id.ICType = CHIP_8821C; + hal->version_id.ChipType = ((value32 & BIT_RTL_ID_8821C) ? TEST_CHIP : NORMAL_CHIP); + hal->version_id.CUTVersion = BIT_GET_CHIP_VER_8821C(value32); + hal->version_id.VendorType = BIT_GET_VENDOR_ID_8821C(value32); + hal->version_id.VendorType >>= 2; + switch (hal->version_id.VendorType) { + case 0: + hal->version_id.VendorType = CHIP_VENDOR_TSMC; + break; + case 1: + hal->version_id.VendorType = CHIP_VENDOR_SMIC; + break; + case 2: + hal->version_id.VendorType = CHIP_VENDOR_UMC; + break; + } + hal->version_id.RFType = ((value32 & BIT_RF_TYPE_ID_8821C) ? RF_TYPE_2T2R : RF_TYPE_1T1R); + hal->RegulatorMode = ((value32 & BIT_SPSLDO_SEL_8821C) ? RT_LDO_REGULATOR : RT_SWITCHING_REGULATOR); + + value32 = rtw_read32(adapter, REG_SYS_STATUS1_8821C); + hal->version_id.ROMVer = BIT_GET_RF_RL_ID_8821C(value32); + + /* For multi-function consideration. */ + hal->MultiFunc = RT_MULTI_FUNC_NONE; + value32 = rtw_read32(adapter, REG_WL_BT_PWR_CTRL_8821C); + hal->MultiFunc |= ((value32 & BIT_WL_FUNC_EN_8821C) ? RT_MULTI_FUNC_WIFI : 0); + hal->MultiFunc |= ((value32 & BIT_BT_FUNC_EN_8821C) ? RT_MULTI_FUNC_BT : 0); + hal->PolarityCtl = ((value32 & BIT_WL_HWPDN_SL_8821C) ? RT_POLARITY_HIGH_ACT : RT_POLARITY_LOW_ACT); + + dump_chip_info(hal->version_id); +} + +/* + * Return: + * _TRUE valid ID + * _FALSE invalid ID + */ +static u8 Hal_EfuseParseIDCode(PADAPTER adapter, u8 *map) +{ + u16 EEPROMId; + + + /* Check 0x8129 again for making sure autoload status!! */ + EEPROMId = le16_to_cpu(*(u16 *)map); + RTW_INFO("EEPROM ID = 0x%04x\n", EEPROMId); + if (EEPROMId == RTL_EEPROM_ID) + return _TRUE; + + RTW_INFO(" EEPROM ID is invalid!!\n"); + return _FALSE; +} + +static void Hal_EfuseParseEEPROMVer(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + if (_TRUE == mapvalid) + hal->EEPROMVersion = map[EEPROM_VERSION_8821C]; + else + hal->EEPROMVersion = 1; + + RTW_INFO("EEPROM Version = %d\n", hal->EEPROMVersion); +} + +static void Hal_EfuseParseTxPowerInfo(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + hal->txpwr_pg_mode = TXPWR_PG_WITH_PWR_IDX; + + if ((_TRUE == mapvalid) && (map[EEPROM_RF_BOARD_OPTION_8821C] != 0xFF)) + hal->EEPROMRegulatory = map[EEPROM_RF_BOARD_OPTION_8821C] & 0x7; /* bit0~2 */ + else + hal->EEPROMRegulatory = EEPROM_DEFAULT_BOARD_OPTION & 0x7; /* bit0~2 */ + RTW_INFO("EEPROM Regulatory=0x%02x\n", hal->EEPROMRegulatory); +} + +static void Hal_EfuseParseBoardType(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + if ((_TRUE == mapvalid) && (map[EEPROM_RF_BOARD_OPTION_8821C] != 0xFF)) + hal->InterfaceSel = (map[EEPROM_RF_BOARD_OPTION_8821C] & 0xE0) >> 5; + else + hal->InterfaceSel = (EEPROM_DEFAULT_BOARD_OPTION & 0xE0) >> 5; + + RTW_INFO("EEPROM Board Type=0x%02x\n", hal->InterfaceSel); +} + +static void Hal_EfuseParseBTCoexistInfo(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + u8 setting; + u32 tmpu4; + u32 tmp_u32; + + if ((mapvalid == _TRUE) && (map[EEPROM_RF_BOARD_OPTION_8821C] != 0xFF)) { + + tmp_u32 = rtw_read32(adapter, REG_WL_BT_PWR_CTRL_8821C); + /* 0xc1[7:5] = 0x01 (Combo card) */ + if ((((map[EEPROM_RF_BOARD_OPTION_8821C] & 0xe0) >> 5) == 0x01) && (tmp_u32 & BIT_BT_FUNC_EN_8821C)) + hal->EEPROMBluetoothCoexist = _TRUE; + else + hal->EEPROMBluetoothCoexist = _FALSE; + } else + hal->EEPROMBluetoothCoexist = _FALSE; + + hal->EEPROMBluetoothType = BT_RTL8821C; + + setting = map[EEPROM_RF_BT_SETTING_8821C]; + if ((_TRUE == mapvalid) && (setting != 0xFF)) { + /* Bit[0]: Total antenna number + * 0: 2-Antenna (WL BT not share Ant, concurrent mode) + * 1: 1-Antenna (WL BT share Ant, TDMA mode) + */ + hal->EEPROMBluetoothAntNum = setting & BIT(0); + /* + * Bit[6]: One-Ant structure use Ant2(aux.) path or Ant1(main) path + * 0: Ant2(aux.) + * 1: Ant1(main), default + */ + hal->ant_path = (setting & BIT(6)) ? RF_PATH_B : RF_PATH_A; + } else { + hal->EEPROMBluetoothAntNum = Ant_x1; + hal->ant_path = RF_PATH_A; + } + + RTW_INFO("EEPROM %s BT-coex, ant_num=%d\n", + hal->EEPROMBluetoothCoexist == _TRUE ? "Enable" : "Disable", + hal->EEPROMBluetoothAntNum == Ant_x2 ? 2 : 1); +} + +static void Hal_EfuseParseChnlPlan(PADAPTER adapter, u8 *map, u8 autoloadfail) +{ + hal_com_config_channel_plan( + adapter, + map ? &map[EEPROM_COUNTRY_CODE_8821C] : NULL, + map ? map[EEPROM_CHANNEL_PLAN_8821C] : 0xFF, + adapter->registrypriv.alpha2, + adapter->registrypriv.channel_plan, + autoloadfail + ); +} + +static void Hal_EfuseParseXtal(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + if ((_TRUE == mapvalid) && map[EEPROM_XTAL_8821C] != 0xFF) + hal->crystal_cap = map[EEPROM_XTAL_8821C]; + else + hal->crystal_cap = EEPROM_Default_CrystalCap; + + RTW_INFO("EEPROM crystal_cap=0x%02x\n", hal->crystal_cap); +} + +static void Hal_EfuseParseThermalMeter(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + /* ThermalMeter from EEPROM */ + if ((_TRUE == mapvalid) && (map[EEPROM_THERMAL_METER_8821C] != 0xFF)) + hal->eeprom_thermal_meter = map[EEPROM_THERMAL_METER_8821C]; + else { + hal->eeprom_thermal_meter = EEPROM_Default_ThermalMeter; + hal->odmpriv.rf_calibrate_info.is_apk_thermal_meter_ignore = _TRUE; + } + + RTW_INFO("EEPROM ThermalMeter=0x%02x\n", hal->eeprom_thermal_meter); +} + +static void Hal_EfuseParseAntennaDiversity(PADAPTER adapter, u8 *map, u8 mapvalid) +{ +#ifdef CONFIG_ANTENNA_DIVERSITY + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct registry_priv *registry_par = &adapter->registrypriv; + + + if (hal->EEPROMBluetoothCoexist == _TRUE && hal->EEPROMBluetoothAntNum == Ant_x1) + hal->AntDivCfg = 0; + else { + if (registry_par->antdiv_cfg == 2)/* 0:OFF , 1:ON, 2:By EFUSE */ + hal->AntDivCfg = (map[EEPROM_RF_BOARD_OPTION_8821C] & BIT3) ? _TRUE : _FALSE; + else + hal->AntDivCfg = registry_par->antdiv_cfg; + } + /*hal->TRxAntDivType = S0S1_TRX_HW_ANTDIV;*/ + hal->with_extenal_ant_switch = ((map[EEPROM_RF_BT_SETTING_8821C] & BIT7) >> 7); + + RTW_INFO("%s:EEPROM AntDivCfg=%d, AntDivType=%d, external_ant_switch:%d\n", + __func__, hal->AntDivCfg, hal->TRxAntDivType, hal->with_extenal_ant_switch); +#endif /* CONFIG_ANTENNA_DIVERSITY */ +} + +static void Hal_EfuseTxBBSwing(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + + if (_TRUE == mapvalid) { + hal_data->tx_bbswing_24G = map[EEPROM_TX_BBSWING_2G_8821C]; + if (0xFF == hal_data->tx_bbswing_24G) + hal_data->tx_bbswing_24G = 0; + hal_data->tx_bbswing_5G = map[EEPROM_TX_BBSWING_5G_8821C]; + if (0xFF == hal_data->tx_bbswing_5G) + hal_data->tx_bbswing_5G = 0; + } else { + hal_data->tx_bbswing_24G = 0; + hal_data->tx_bbswing_5G = 0; + } + RTW_INFO("EEPROM tx_bbswing_24G =0x%02x\n", hal_data->tx_bbswing_24G); + RTW_INFO("EEPROM tx_bbswing_5G =0x%02x\n", hal_data->tx_bbswing_5G); +} + +static void Hal_EfuseParseCustomerID(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + if (_TRUE == mapvalid) + hal->EEPROMCustomerID = map[EEPROM_CUSTOMER_ID_8821C]; + else + hal->EEPROMCustomerID = 0; + RTW_INFO("EEPROM Customer ID=0x%02x\n", hal->EEPROMCustomerID); +} + +static void Hal_DetectWoWMode(PADAPTER adapter) +{ +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + adapter_to_pwrctl(adapter)->bSupportRemoteWakeup = _TRUE; +#else /* !(CONFIG_WOWLAN || CONFIG_AP_WOWLAN) */ + adapter_to_pwrctl(adapter)->bSupportRemoteWakeup = _FALSE; +#endif /* !(CONFIG_WOWLAN || CONFIG_AP_WOWLAN) */ + + RTW_INFO("EEPROM SupportRemoteWakeup=%d\n", adapter_to_pwrctl(adapter)->bSupportRemoteWakeup); +} + +static void hal_ReadPAType(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + + if (mapvalid) { + /* AUTO - Get INFO from eFuse*/ + if (GetRegAmplifierType2G(adapter) == 0) { + switch (hal_data->rfe_type) { + default: + hal_data->PAType_2G = 0; + hal_data->LNAType_2G = 0; + hal_data->ExternalPA_2G = 0; + hal_data->ExternalLNA_2G = 0; + break; + } + } else { + hal_data->ExternalPA_2G = (GetRegAmplifierType2G(adapter) & ODM_BOARD_EXT_PA) ? 1 : 0; + hal_data->ExternalLNA_2G = (GetRegAmplifierType2G(adapter) & ODM_BOARD_EXT_LNA) ? 1 : 0; + } + + /* AUTO */ + if (GetRegAmplifierType5G(adapter) == 0) { + switch (hal_data->rfe_type) { + default: + hal_data->PAType_5G = 0; + hal_data->LNAType_5G = 0; + hal_data->external_pa_5g = 0; + hal_data->external_lna_5g = 0; + break; + } + } else { + hal_data->external_pa_5g = (GetRegAmplifierType5G(adapter) & ODM_BOARD_EXT_PA_5G) ? 1 : 0; + hal_data->external_lna_5g = (GetRegAmplifierType5G(adapter) & ODM_BOARD_EXT_LNA_5G) ? 1 : 0; + } + } else { + /*Get INFO from registry*/ + hal_data->ExternalPA_2G = EEPROM_Default_PAType; + hal_data->external_pa_5g = 0xFF; + hal_data->ExternalLNA_2G = EEPROM_Default_LNAType; + hal_data->external_lna_5g = 0xFF; + + if (GetRegAmplifierType2G(adapter) == 0) { + hal_data->ExternalPA_2G = 0; + hal_data->ExternalLNA_2G = 0; + } else { + hal_data->ExternalPA_2G = (GetRegAmplifierType2G(adapter) & ODM_BOARD_EXT_PA) ? 1 : 0; + hal_data->ExternalLNA_2G = (GetRegAmplifierType2G(adapter) & ODM_BOARD_EXT_LNA) ? 1 : 0; + } + + if (GetRegAmplifierType5G(adapter) == 0) { + hal_data->external_pa_5g = 0; + hal_data->external_lna_5g = 0; + } else { + hal_data->external_pa_5g = (GetRegAmplifierType5G(adapter) & ODM_BOARD_EXT_PA_5G) ? 1 : 0; + hal_data->external_lna_5g = (GetRegAmplifierType5G(adapter) & ODM_BOARD_EXT_LNA_5G) ? 1 : 0; + } + } + + RTW_INFO("EEPROM PAType_2G is 0x%x, ExternalPA_2G = %d\n", hal_data->PAType_2G, hal_data->ExternalPA_2G); + RTW_INFO("EEPROM PAType_5G is 0x%x, external_pa_5g = %d\n", hal_data->PAType_5G, hal_data->external_pa_5g); + RTW_INFO("EEPROM LNAType_2G is 0x%x, ExternalLNA_2G = %d\n", hal_data->LNAType_2G, hal_data->ExternalLNA_2G); + RTW_INFO("EEPROM LNAType_5G is 0x%x, external_lna_5g = %d\n", hal_data->LNAType_5G, hal_data->external_lna_5g); +} + +static void Hal_ReadAmplifierType(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + + if (hal_data->rfe_type < 8) { /*According to RF-EFUSE DOC : R15]*/ + RTW_INFO("WIFI Module is iPA/iLNA\n"); + return; + } + + hal_ReadPAType(adapter, map, mapvalid); + + /* [2.4G] extPA */ + hal_data->TypeGPA = hal_data->PAType_2G; + + /* [5G] extPA */ + hal_data->TypeAPA = hal_data->PAType_5G; + + /* [2.4G] extLNA */ + hal_data->TypeGLNA = hal_data->LNAType_2G; + + /* [5G] extLNA */ + hal_data->TypeALNA = hal_data->LNAType_5G; + + RTW_INFO("EEPROM TypeGPA = 0x%X\n", hal_data->TypeGPA); + RTW_INFO("EEPROM TypeAPA = 0x%X\n", hal_data->TypeAPA); + RTW_INFO("EEPROM TypeGLNA = 0x%X\n", hal_data->TypeGLNA); + RTW_INFO("EEPROM TypeALNA = 0x%X\n", hal_data->TypeALNA); +} + +static u8 Hal_ReadRFEType(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + /* [20160-06-22 -R15] + Type 0 - (2-Ant, DPDT), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) + Type 1 - (1-Ant, SPDT@Ant1), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) + Type 2 -(1-Ant, SPDT@Ant1) , (2G_BTG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) + Type 3 - (1-Ant, DPDT@Ant2), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) + Type 4 - (1-Ant, DPDT@Ant2), (2G_BTG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) + Type 5 - (2-Ant), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) + Type 6 - (2-Ant), (2G_WLG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) + Type 7 - (1-Ant), (2G_BTG, iPA, iLNA, iSW), (5G, iPA, iLNA, iSW) + */ + + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + /* check registry valye */ + if (GetRegRFEType(adapter) != CONFIG_RTW_RFE_TYPE) { + hal->rfe_type = GetRegRFEType(adapter); + goto exit; + } + + if (mapvalid) { + /* check efuse map */ + hal->rfe_type = map[EEPROM_RFE_OPTION_8821C]; + if (0xFF != hal->rfe_type) + goto exit; + } + + /* error handle */ + hal->rfe_type = 0; + RTW_ERR("\n\nEmpty EFUSE with unknown REF type!!\n\n"); + RTW_ERR("please program efuse or specify correct RFE type.\n"); + RTW_ERR("cmd: insmod rtl8821cx.ko rtw_RFE_type=\n\n"); + return _FAIL; + +exit: + RTW_INFO("EEPROM rfe_type=0x%x\n", hal->rfe_type); + return _SUCCESS; +} + + +static void Hal_EfuseParsePackageType(PADAPTER adapter, u8 *map, u8 mapvalid) +{ +} + +#ifdef CONFIG_USB_HCI +static void Hal_ReadUsbModeSwitch(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + if (_TRUE == mapvalid) + /* check efuse 0x06 bit7 */ + hal->EEPROMUsbSwitch = (map[EEPROM_USB_MODE_8821CU] & BIT7) >> 7; + else + hal->EEPROMUsbSwitch = _FALSE; + + RTW_INFO("EEPROM USB Switch=%d\n", hal->EEPROMUsbSwitch); +} + +static void hal_read_usb_pid_vid(PADAPTER adapter, u8 *map, u8 mapvalid) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + if (mapvalid == _TRUE) { + /* VID, PID */ + hal->EEPROMVID = ReadLE2Byte(&map[EEPROM_VID_8821CU]); + hal->EEPROMPID = ReadLE2Byte(&map[EEPROM_PID_8821CU]); + } else { + hal->EEPROMVID = EEPROM_Default_VID; + hal->EEPROMPID = EEPROM_Default_PID; + } + + RTW_INFO("EEPROM VID = 0x%04X, PID = 0x%04X\n", hal->EEPROMVID, hal->EEPROMPID); +} + +#endif /* CONFIG_USB_HCI */ + +/* + * Description: + * Collect all information from efuse or files. + * This function will do + * 1. Read registers to check hardware efuse available or not + * 2. Read Efuse/EEPROM + * 3. Read file if necessary + * 4. Parsing Efuse data + */ +u8 rtl8821c_read_efuse(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal; + u8 val8; + u8 *efuse_map = NULL; + u8 valid; + u8 ret = _FAIL; + + hal = GET_HAL_DATA(adapter); + efuse_map = hal->efuse_eeprom_data; + + /* 1. Read registers to check hardware eFuse available or not */ + val8 = rtw_read8(adapter, REG_SYS_EEPROM_CTRL_8821C); + hal->bautoload_fail_flag = (val8 & BIT_AUTOLOAD_SUS_8821C) ? _FALSE : _TRUE; + /* + * In 8821C, bautoload_fail_flag is used to present eFuse map is valid + * or not, no matter the map comes from hardware or files. + */ + + /* 2. Read eFuse */ + EFUSE_ShadowMapUpdate(adapter, EFUSE_WIFI, 0); + + /* 3. Read Efuse file if necessary */ +#ifdef CONFIG_EFUSE_CONFIG_FILE + if (check_phy_efuse_tx_power_info_valid(adapter) == _FALSE) + if (Hal_readPGDataFromConfigFile(adapter) != _SUCCESS) + RTW_INFO("%s: invalid phy efuse and read from file fail, will use driver default!!\n", __FUNCTION__); +#endif /* CONFIG_EFUSE_CONFIG_FILE */ + + /* 4. Parse Efuse data */ + valid = Hal_EfuseParseIDCode(adapter, efuse_map); + if (_TRUE == valid) + hal->bautoload_fail_flag = _FALSE; + else + hal->bautoload_fail_flag = _TRUE; + + Hal_EfuseParseEEPROMVer(adapter, efuse_map, valid); + hal_config_macaddr(adapter, hal->bautoload_fail_flag); + Hal_EfuseParseTxPowerInfo(adapter, efuse_map, valid); + Hal_EfuseParseBoardType(adapter, efuse_map, valid); + Hal_EfuseParseBTCoexistInfo(adapter, efuse_map, valid); + Hal_EfuseParseChnlPlan(adapter, efuse_map, hal->bautoload_fail_flag); + Hal_EfuseParseXtal(adapter, efuse_map, valid); + Hal_EfuseParseThermalMeter(adapter, efuse_map, valid); + Hal_EfuseParseAntennaDiversity(adapter, efuse_map, valid); + Hal_EfuseParseCustomerID(adapter, efuse_map, valid); + Hal_DetectWoWMode(adapter); + if (Hal_ReadRFEType(adapter, efuse_map, valid) != _SUCCESS) + goto exit; + Hal_ReadAmplifierType(adapter, efuse_map, valid); + Hal_EfuseTxBBSwing(adapter, efuse_map, valid); + + /* Data out of Efuse Map */ + Hal_EfuseParsePackageType(adapter, efuse_map, valid); + +#ifdef CONFIG_USB_HCI + Hal_ReadUsbModeSwitch(adapter, efuse_map, valid); + hal_read_usb_pid_vid(adapter, efuse_map, valid); +#endif /* CONFIG_USB_HCI */ + + /* set coex. ant info once efuse parsing is done */ + rtw_btcoex_set_ant_info(adapter); + + if (hal_read_mac_hidden_rpt(adapter) != _SUCCESS) + goto exit; + { + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + if (hal_spec->hci_type <= 3 && hal_spec->hci_type >= 1) { + hal->EEPROMBluetoothCoexist = _FALSE; + RTW_INFO("EEPROM Disable BT-coex by hal_spec\n"); + rtw_btcoex_wifionly_AntInfoSetting(adapter); + } + } + + rtw_phydm_read_efuse(adapter); + + ret = _SUCCESS; + +exit: + return ret; +} + +void rtl8821c_run_thread(PADAPTER adapter) +{ +} + +void rtl8821c_cancel_thread(PADAPTER adapter) +{ +} + +/* + * Description: + * Using 0x100 to check the power status of FW. + */ +static u8 check_ips_status(PADAPTER adapter) +{ + u8 val8; + + + RTW_INFO(FUNC_ADPT_FMT ": Read 0x100=0x%02x 0x86=0x%02x\n", + FUNC_ADPT_ARG(adapter), + rtw_read8(adapter, 0x100), rtw_read8(adapter, 0x86)); + + val8 = rtw_read8(adapter, 0x100); + if (val8 == 0xEA) + return _TRUE; + + return _FALSE; +} + +#ifdef DBG_CONFIG_ERROR_DETECT +static void xmit_status_check(PADAPTER p) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(p); + struct sreset_priv *psrtpriv = &hal->srestpriv; + struct xmit_priv *pxmitpriv = &p->xmitpriv; + systime current_time = 0; + unsigned int diff_time = 0; + u32 txdma_status = 0; + + txdma_status = rtw_read32(p, REG_TXDMA_STATUS_8821C); + if (txdma_status != 0x00) { + RTW_INFO("%s REG_TXDMA_STATUS:0x%08x\n", __FUNCTION__, txdma_status); + psrtpriv->tx_dma_status_cnt++; + psrtpriv->self_dect_case = 4; + rtw_hal_sreset_reset(p); + } + #ifdef DBG_PRE_TX_HANG + #if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) + { + u8 hisr = rtw_read8(p, REG_HISR1_8821C + 3); + if (hisr & BIT_PRETXERR) { + RTW_ERR("PRE_TX_HANG\n"); + rtw_write8(p, REG_HISR1_8821C + 3, BIT_PRETXERR); + } + } + #endif + #endif/*DBG_PRE_TX_HANG*/ + +#ifdef CONFIG_USB_HCI + current_time = rtw_get_current_time(); + + if (0 == pxmitpriv->free_xmitbuf_cnt || 0 == pxmitpriv->free_xmit_extbuf_cnt) { + diff_time = rtw_get_passing_time_ms(psrtpriv->last_tx_time); + + if (diff_time > 2000) { + if (psrtpriv->last_tx_complete_time == 0) + psrtpriv->last_tx_complete_time = current_time; + else { + diff_time = rtw_get_passing_time_ms(psrtpriv->last_tx_complete_time); + if (diff_time > 4000) { + + RTW_INFO("%s tx hang %s\n", __FUNCTION__, + (rtw_odm_adaptivity_needed(p)) ? "ODM_BB_ADAPTIVITY" : ""); + + if (!rtw_odm_adaptivity_needed(p)) { + psrtpriv->self_dect_tx_cnt++; + psrtpriv->self_dect_case = 1; + rtw_hal_sreset_reset(p); + } + } + } + } + } + +#endif /* CONFIG_USB_HCI */ + + if (psrtpriv->dbg_trigger_point == SRESET_TGP_XMIT_STATUS) { + psrtpriv->dbg_trigger_point = SRESET_TGP_NULL; + rtw_hal_sreset_reset(p); + return; + } +} + +#ifdef CONFIG_USB_HCI +static void check_rx_count(PADAPTER p) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(p); + struct sreset_priv *psrtpriv = &hal->srestpriv; + u16 cur_mac_rxff_ptr; + + cur_mac_rxff_ptr = rtw_read16(p, REG_RXFF_PTR_V1_8821C); + +#if 0 + RTW_INFO("%s,psrtpriv->last_mac_rxff_ptr = %d , cur_mac_rxff_ptr = %d\n", __func__, psrtpriv->last_mac_rxff_ptr, cur_mac_rxff_ptr); +#endif + + if (psrtpriv->last_mac_rxff_ptr == cur_mac_rxff_ptr) { + psrtpriv->rx_cnt++; +#if 0 + RTW_INFO("%s,MAC case rx_cnt=%d\n", __func__, psrtpriv->rx_cnt); +#endif + goto exit; + } + + psrtpriv->rx_cnt = 0; + +exit: + + psrtpriv->last_mac_rxff_ptr = cur_mac_rxff_ptr; + + if (psrtpriv->rx_cnt > 3) { + psrtpriv->self_dect_case = 2; + psrtpriv->self_dect_rx_cnt++; + rtw_hal_sreset_reset(p); + } +} +#endif/*#ifdef CONFIG_USB_HCI*/ + +static void linked_status_check(PADAPTER p) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(p); + struct sreset_priv *psrtpriv = &hal->srestpriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(p); + u32 rx_dma_status = 0; + + rx_dma_status = rtw_read32(p, REG_RXDMA_STATUS_8821C); + if (rx_dma_status != 0x00) { + RTW_INFO("%s REG_RXDMA_STATUS:0x%08x\n", __FUNCTION__, rx_dma_status); + psrtpriv->rx_dma_status_cnt++; + psrtpriv->self_dect_case = 5; +#ifdef CONFIG_USB_HCI + rtw_hal_sreset_reset(p); +#endif /* CONFIG_USB_HCI */ + } + + if (psrtpriv->self_dect_fw) { + psrtpriv->self_dect_case = 3; +#ifdef CONFIG_USB_HCI + rtw_hal_sreset_reset(p); +#endif /* CONFIG_USB_HCI */ + } + +#ifdef CONFIG_USB_HCI + check_rx_count(p); +#endif /* CONFIG_USB_HCI */ + + if (psrtpriv->dbg_trigger_point == SRESET_TGP_LINK_STATUS) { + psrtpriv->dbg_trigger_point = SRESET_TGP_NULL; + rtw_hal_sreset_reset(p); + return; + } +} +#endif /* DBG_CONFIG_ERROR_DETECT */ + +static const struct hw_port_reg port_cfg[] = { + /*port 0*/ + { + .net_type = (REG_CR_8821C + 2), + .net_type_shift = 0, + .macaddr = REG_MACID, + .bssid = REG_BSSID, + .bcn_ctl = REG_BCN_CTRL, + .tsf_rst = REG_DUAL_TSF_RST, + .tsf_rst_bit = BIT_TSFTR_RST, + .bcn_space = REG_MBSSID_BCN_SPACE, + .bcn_space_shift = 0, + .bcn_space_mask = 0xffff, + .ps_aid = REG_BCN_PSR_RPT_8821C, + .ta = REG_TRANSMIT_ADDRSS_0_8821C, + }, + /*port 1*/ + { + .net_type = (REG_CR_8821C + 2), + .net_type_shift = 2, + .macaddr = REG_MACID1, + .bssid = REG_BSSID1, + .bcn_ctl = REG_BCN_CTRL_CLINT0, + .tsf_rst = REG_DUAL_TSF_RST, + .tsf_rst_bit = BIT_TSFTR_CLI0_RST, + .bcn_space = REG_MBSSID_BCN_SPACE, + .bcn_space_shift = 16, + .bcn_space_mask = 0xfff, + .ps_aid = REG_BCN_PSR_RPT1_8821C, + .ta = REG_TRANSMIT_ADDRSS_1_8821C, + }, + /*port 2*/ + { + .net_type = REG_CR_EXT_8821C, + .net_type_shift = 0, + .macaddr = REG_MACID2, + .bssid = REG_BSSID2, + .bcn_ctl = REG_BCN_CTRL_CLINT1, + .tsf_rst = REG_DUAL_TSF_RST, + .tsf_rst_bit = BIT_TSFTR_CLI1_RST, + .bcn_space = REG_MBSSID_BCN_SPACE2, + .bcn_space_shift = 0, + .bcn_space_mask = 0xfff, + .ps_aid = REG_BCN_PSR_RPT2_8821C, + .ta = REG_TRANSMIT_ADDRSS_2_8821C, + }, + /*port 3*/ + { + .net_type = REG_CR_EXT_8821C, + .net_type_shift = 2, + .macaddr = REG_MACID3, + .bssid = REG_BSSID3, + .bcn_ctl = REG_BCN_CTRL_CLINT2, + .tsf_rst = REG_DUAL_TSF_RST, + .tsf_rst_bit = BIT_TSFTR_CLI2_RST, + .bcn_space = REG_MBSSID_BCN_SPACE2, + .bcn_space_shift = 16, + .bcn_space_mask = 0xfff, + .ps_aid = REG_BCN_PSR_RPT3_8821C, + .ta = REG_TRANSMIT_ADDRSS_3_8821C, + }, + /*port 4*/ + { + .net_type = REG_CR_EXT_8821C, + .net_type_shift = 4, + .macaddr = REG_MACID4, + .bssid = REG_BSSID4, + .bcn_ctl = REG_BCN_CTRL_CLINT3, + .tsf_rst = REG_DUAL_TSF_RST, + .tsf_rst_bit = BIT_TSFTR_CLI3_RST, + .bcn_space = REG_MBSSID_BCN_SPACE3, + .bcn_space_shift = 0, + .bcn_space_mask = 0xfff, + .ps_aid = REG_BCN_PSR_RPT4_8821C, + .ta = REG_TRANSMIT_ADDRSS_4_8821C, + }, +}; + +static u32 hw_bcn_ctrl_addr(_adapter *adapter, u8 hw_port) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u32 addr = 0; + + if (hw_port >= hal_spec->port_num) { + RTW_ERR(FUNC_ADPT_FMT" HW Port(%d) invalid\n", FUNC_ADPT_ARG(adapter), hw_port); + rtw_warn_on(1); + goto exit; + } + + addr = port_cfg[hw_port].bcn_ctl; + +exit: + return addr; +} + +static void hw_bcn_ctrl_set(_adapter *adapter, u8 hw_port, u8 bcn_ctl_val) +{ + u32 bcn_ctl_addr = 0; + + if (hw_port >= MAX_HW_PORT) { + RTW_ERR(FUNC_ADPT_FMT" HW Port(%d) invalid\n", FUNC_ADPT_ARG(adapter), hw_port); + rtw_warn_on(1); + return; + } + + bcn_ctl_addr = port_cfg[hw_port].bcn_ctl; + rtw_write8(adapter, bcn_ctl_addr, bcn_ctl_val); +} + +static void hw_bcn_ctrl_add(_adapter *adapter, u8 hw_port, u8 bcn_ctl_val) +{ + u32 bcn_ctl_addr = 0; + u8 val8 = 0; + + if (hw_port >= MAX_HW_PORT) { + RTW_ERR(FUNC_ADPT_FMT" HW Port(%d) invalid\n", FUNC_ADPT_ARG(adapter), hw_port); + rtw_warn_on(1); + return; + } + + bcn_ctl_addr = port_cfg[hw_port].bcn_ctl; + val8 = rtw_read8(adapter, bcn_ctl_addr) | bcn_ctl_val; + rtw_write8(adapter, bcn_ctl_addr, val8); +} + +static void hw_bcn_ctrl_clr(_adapter *adapter, u8 hw_port, u8 bcn_ctl_val) +{ + u32 bcn_ctl_addr = 0; + u8 val8 = 0; + + if (hw_port >= MAX_HW_PORT) { + RTW_ERR(FUNC_ADPT_FMT" HW Port(%d) invalid\n", FUNC_ADPT_ARG(adapter), hw_port); + rtw_warn_on(1); + return; + } + + bcn_ctl_addr = port_cfg[hw_port].bcn_ctl; + val8 = rtw_read8(adapter, bcn_ctl_addr); + val8 &= ~bcn_ctl_val; + rtw_write8(adapter, bcn_ctl_addr, val8); +} + + +static void hw_bcn_func(_adapter *adapter, u8 enable) +{ + if (enable) + hw_bcn_ctrl_add(adapter, get_hw_port(adapter), BIT_EN_BCN_FUNCTION); + else + hw_bcn_ctrl_clr(adapter, get_hw_port(adapter), BIT_EN_BCN_FUNCTION); +} + +void hw_port0_tsf_sync(_adapter *adapter) +{ + rtw_write8(adapter, REG_SCHEDULER_RST, rtw_read8(adapter, REG_SCHEDULER_RST) | BIT_SYNC_CLI_ONCE_BY_TBTT_8821C); +} + +void hw_tsf_reset(_adapter *adapter) +{ + u8 hw_port = rtw_hal_get_port(adapter); + u32 tsf_rst_addr = 0; + u8 tsf_rst_bit = 0; + + if (hw_port >= MAX_HW_PORT) { + RTW_ERR(FUNC_ADPT_FMT" HW Port(%d) invalid\n", FUNC_ADPT_ARG(adapter), hw_port); + rtw_warn_on(1); + return; + } + + tsf_rst_addr = port_cfg[hw_port].tsf_rst; + tsf_rst_bit = port_cfg[hw_port].tsf_rst_bit; + rtw_write8(adapter, tsf_rst_addr, tsf_rst_bit); +} + +static void hw_var_set_monitor(PADAPTER adapter) +{ +#ifdef CONFIG_WIFI_MONITOR + u8 tmp_8bit; + u32 tmp_32bit; + struct net_device *ndev = adapter->pnetdev; + struct mon_reg_backup *mon = &GET_HAL_DATA(adapter)->mon_backup; + + mon->known_rcr = 1; + rtw_hal_get_hwreg(adapter, HW_VAR_RCR, (u8 *)& mon->rcr); + + /* Receive all type */ + tmp_32bit = BIT_AAP_8821C | BIT_APP_PHYSTS_8821C; + + if (ndev->type == ARPHRD_IEEE80211_RADIOTAP) { + /* Append FCS */ + tmp_32bit |= BIT_APP_FCS_8821C; + } + + rtw_hal_set_hwreg(adapter, HW_VAR_RCR, (u8 *)& tmp_32bit); + + if (1) + rtw_halmac_config_rx_info(adapter_to_dvobj(adapter), + HALMAC_DRV_INFO_PHY_SNIFFER); + else + rtw_halmac_config_rx_info(adapter_to_dvobj(adapter), + HALMAC_DRV_INFO_PHY_PLCP); + + tmp_8bit = rtw_read8(adapter, REG_RX_DRVINFO_SZ_8821C); + rtw_write8(adapter, REG_RX_DRVINFO_SZ_8821C, (tmp_8bit | 0x80)); + + /* Receive all data frames */ + mon->known_rxfilter = 1; + mon->rxfilter0 = rtw_read16(adapter, REG_RXFLTMAP0_8821C); + mon->rxfilter1 = rtw_read16(adapter, REG_RXFLTMAP1_8821C); + mon->rxfilter2 = rtw_read16(adapter, REG_RXFLTMAP2_8821C); + rtw_write16(adapter, REG_RXFLTMAP0_8821C, 0xFFFF); + rtw_write16(adapter, REG_RXFLTMAP1_8821C, 0xFFFF); + rtw_write16(adapter, REG_RXFLTMAP2_8821C, 0xFFFF); +#endif /* CONFIG_WIFI_MONITOR */ +} + +void hw_set_ta(_adapter *adapter, u8 hw_port, u8 *val) +{ + u8 idx = 0; + u32 reg = port_cfg[hw_port].ta; + + for (idx = 0 ; idx < ETH_ALEN; idx++) + rtw_write8(adapter, (reg + idx), val[idx]); + + RTW_INFO("%s("ADPT_FMT") hw port -%d TA: "MAC_FMT"\n", + __func__, ADPT_ARG(adapter), hw_port, MAC_ARG(val)); +} +void hw_set_aid(_adapter *adapter, u8 hw_port, u8 aid) +{ + rtw_write16(adapter, port_cfg[hw_port].ps_aid, (0xF800 | aid)); + RTW_INFO("%s("ADPT_FMT") hw port -%d AID: %d\n", + __func__, ADPT_ARG(adapter), hw_port, aid); +} +#ifdef CONFIG_CLIENT_PORT_CFG +void rtw_hw_client_port_cfg(_adapter *adapter) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 clt_port = get_clt_port(adapter); + + if (clt_port == CLT_PORT_INVALID) + return; + RTW_INFO("%s ("ADPT_FMT")\n", __func__, ADPT_ARG(adapter)); + + /*Network type*/ + rtw_halmac_set_network_type(adapter_to_dvobj(adapter), clt_port, _HW_STATE_STATION_); + /*A1*/ + rtw_halmac_set_mac_address(adapter_to_dvobj(adapter), clt_port, adapter_mac_addr(adapter)); + /*A2*/ + hw_set_ta(adapter, clt_port, pmlmeinfo->network.MacAddress); + /*A3*/ + rtw_halmac_set_bssid(adapter_to_dvobj(adapter), clt_port, pmlmeinfo->network.MacAddress); + /*Beacon space*/ + rtw_halmac_set_bcn_interval(adapter_to_dvobj(adapter), clt_port, pmlmeinfo->bcn_interval); + /*AID*/ + hw_set_aid(adapter, clt_port, pmlmeinfo->aid); + /*Beacon control*/ + hw_bcn_ctrl_set(adapter, clt_port, (BIT_P0_EN_RXBCN_RPT | BIT_EN_BCN_FUNCTION)); + + RTW_INFO("%s ("ADPT_FMT") clt_port:%d\n", __func__, ADPT_ARG(adapter), clt_port); +} + +/*#define DBG_TSF_MONITOR*/ +void rtw_hw_client_port_clr(_adapter *adapter) +{ + u8 null_addr[ETH_ALEN] = {0}; + u8 clt_port = get_clt_port(adapter); + + if (clt_port == CLT_PORT_INVALID) + return; + RTW_INFO("%s ("ADPT_FMT") ==> \n", __func__, ADPT_ARG(adapter)); + #ifdef DBG_TSF_MONITOR + /*Beacon control*/ + hw_bcn_ctrl_clr(adapter, clt_port, BIT_EN_BCN_FUNCTION); + hw_tsf_reset(adapter); + #endif + /*Network type*/ + rtw_halmac_set_network_type(adapter_to_dvobj(adapter), clt_port, _HW_STATE_NOLINK_); + /*A1*/ + rtw_halmac_set_mac_address(adapter_to_dvobj(adapter), clt_port, null_addr); + /*A2*/ + hw_set_ta(adapter, clt_port, null_addr); + /*A3*/ + rtw_halmac_set_bssid(adapter_to_dvobj(adapter), clt_port, null_addr); + #ifdef DBG_TSF_MONITOR + if (0) + #endif + /*Beacon control*/ + hw_bcn_ctrl_set(adapter, clt_port, (BIT_DIS_TSF_UDT | BIT_EN_BCN_FUNCTION)); + /*AID*/ + hw_set_aid(adapter, clt_port, 0); + RTW_INFO("%s("ADPT_FMT") clt_port:%d\n", __func__, ADPT_ARG(adapter), clt_port); +} +#endif + +static void hw_var_set_opmode(PADAPTER Adapter, u8 *val) +{ + u8 mode = *((u8 *)val); + static u8 isMonitor = _FALSE; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + + if (isMonitor == _TRUE) { +#ifdef CONFIG_WIFI_MONITOR + struct mon_reg_backup *backup = &GET_HAL_DATA(Adapter)->mon_backup; + + if (backup->known_rcr) { + backup->known_rcr = 0; + rtw_hal_set_hwreg(Adapter, HW_VAR_RCR, (u8 *)&backup->rcr); + + if (!!(backup->rcr &= BIT_APP_PHYSTS_8821C)) + rtw_halmac_config_rx_info(adapter_to_dvobj(Adapter), + HALMAC_DRV_INFO_PHY_STATUS); + else + rtw_halmac_config_rx_info(adapter_to_dvobj(Adapter), + HALMAC_DRV_INFO_NONE); + + rtw_hal_rcr_set_chk_bssid(Adapter, MLME_ACTION_NONE); + } + if (backup->known_rxfilter) { + backup->known_rxfilter = 0; + rtw_write16(Adapter, REG_RXFLTMAP0_8821C, backup->rxfilter0); + rtw_write16(Adapter, REG_RXFLTMAP1_8821C, backup->rxfilter1); + rtw_write16(Adapter, REG_RXFLTMAP2_8821C, backup->rxfilter2); + } +#endif /* CONFIG_WIFI_MONITOR */ + isMonitor = _FALSE; + } + + if (mode == _HW_STATE_MONITOR_) { + isMonitor = _TRUE; + + /* set net_type */ + Set_MSR(Adapter, _HW_STATE_NOLINK_); + hw_var_set_monitor(Adapter); + return; + } + + rtw_hal_set_hwreg(Adapter, HW_VAR_MAC_ADDR, adapter_mac_addr(Adapter)); /* set mac addr to mac register */ + RTW_INFO(ADPT_FMT ": hw_port(%d) set mode=%d\n", ADPT_ARG(Adapter), get_hw_port(Adapter), mode); + +#ifdef CONFIG_MI_WITH_MBSSID_CAM /*For Port0 - MBSS CAM*/ + if (Adapter->hw_port != HW_PORT0) { + RTW_ERR(ADPT_FMT ": Configure MBSSID cam on HW_PORT%d\n", ADPT_ARG(Adapter), Adapter->hw_port); + rtw_warn_on(1); + } else + hw_var_set_opmode_mbid(Adapter, mode); +#else + + rtw_iface_disable_tsf_update(Adapter); + + /* set net_type */ + Set_MSR(Adapter, mode); + + if ((mode == _HW_STATE_STATION_) || (mode == _HW_STATE_NOLINK_)) { + #ifdef CONFIG_INTERRUPT_BASED_TXBCN + if (!rtw_mi_get_ap_num(Adapter) && !rtw_mi_get_mesh_num(Adapter)) { + /*CONFIG_INTERRUPT_BASED_TXBCN*/ + #ifdef CONFIG_INTERRUPT_BASED_TXBCN_EARLY_INT + rtw_write8(Adapter, REG_DRVERLYINT, 0x05);/* restore early int time to 5ms */ + #if defined(CONFIG_SDIO_HCI) + rtl8821cs_update_interrupt_mask(Adapter, 0, SDIO_HIMR_BCNERLY_INT_MSK); + #endif + #endif/* CONFIG_INTERRUPT_BASED_TXBCN_EARLY_INT */ + + #ifdef CONFIG_INTERRUPT_BASED_TXBCN_BCN_OK_ERR + #if defined(CONFIG_SDIO_HCI) + rtl8821cs_update_interrupt_mask(Adapter, 0, (SDIO_HIMR_TXBCNOK_MSK | SDIO_HIMR_TXBCNERR_MSK)); + #endif + #endif /* CONFIG_INTERRUPT_BASED_TXBCN_BCN_OK_ERR */ + } + #endif /* CONFIG_INTERRUPT_BASED_TXBCN */ + + if (!rtw_mi_get_ap_num(Adapter) && !rtw_mi_get_mesh_num(Adapter)) + StopTxBeacon(Adapter); + hw_bcn_ctrl_set(Adapter, get_hw_port(Adapter), BIT_EN_BCN_FUNCTION_8821C | BIT_DIS_TSF_UDT_8821C); + + } else if (mode == _HW_STATE_ADHOC_) { + ResumeTxBeacon(Adapter); + hw_bcn_ctrl_set(Adapter, get_hw_port(Adapter), BIT_EN_BCN_FUNCTION_8821C | BIT_DIS_TSF_UDT_8821C); + + } else if (mode == _HW_STATE_AP_) { + + if (Adapter->hw_port == HW_PORT0) { + #ifdef CONFIG_INTERRUPT_BASED_TXBCN + #ifdef CONFIG_INTERRUPT_BASED_TXBCN_EARLY_INT + #if defined(CONFIG_SDIO_HCI) + rtl8821cs_update_interrupt_mask(Adapter, SDIO_HIMR_BCNERLY_INT_MSK, 0); + #endif + #endif/* CONFIG_INTERRUPT_BASED_TXBCN_EARLY_INT */ + + #ifdef CONFIG_INTERRUPT_BASED_TXBCN_BCN_OK_ERR + #if defined(CONFIG_SDIO_HCI) + rtl8821cs_update_interrupt_mask(Adapter, (SDIO_HIMR_TXBCNOK_MSK | SDIO_HIMR_TXBCNERR_MSK), 0); + #endif + #endif/* CONFIG_INTERRUPT_BASED_TXBCN_BCN_OK_ERR */ + #endif /* CONFIG_INTERRUPT_BASED_TXBCN */ + + /* enable to rx data frame */ + rtw_write16(Adapter, REG_RXFLTMAP2_8821C, 0xFFFF); + + /* Beacon Control related register for first time */ + rtw_write8(Adapter, REG_BCNDMATIM_8821C, 0x02); /* 2ms */ + + rtw_write8(Adapter, REG_ATIMWND_8821C, 0x0c); /* ATIM:12ms */ + + /*rtw_write16(Adapter, REG_TSFTR_SYN_OFFSET_8821C, 0x7fff);*//* +32767 (~32ms) */ + hw_tsf_reset(Adapter); + /* don't enable update TSF0 for if1 (due to TSF update when beacon/probe rsp are received) */ + #if defined(CONFIG_INTERRUPT_BASED_TXBCN_BCN_OK_ERR) + hw_bcn_ctrl_set(Adapter, get_hw_port(Adapter), BIT_EN_BCN_FUNCTION_8821C | BIT_DIS_TSF_UDT_8821C | BIT_P0_EN_TXBCN_RPT_8821C); + #else + hw_bcn_ctrl_set(Adapter, get_hw_port(Adapter), BIT_EN_BCN_FUNCTION_8821C | BIT_DIS_TSF_UDT_8821C); + #endif + } else { + RTW_ERR(ADPT_FMT ": set AP mode on HW_PORT%d\n", ADPT_ARG(Adapter), Adapter->hw_port); + rtw_warn_on(1); + } + } +#endif +} + +#ifdef CONFIG_AP_PORT_SWAP +void rtw_hal_port_reconfig(_adapter *adapter, u8 port) +{ + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + u32 bssid_offset = 0; + u8 bssid[6] = {0}; + u8 vnet_type = 0; + u8 vbcn_ctrl = 0; + u8 i; + + if (port > (hal_spec->port_num - 1)) { + RTW_INFO("[WARN] "ADPT_FMT"- hw_port : %d,will switch to invalid port-%d\n", + ADPT_ARG(adapter), adapter->hw_port, port); + rtw_warn_on(1); + } + + RTW_PRINT(ADPT_FMT" - hw_port : %d,will switch to port-%d\n", + ADPT_ARG(adapter), adapter->hw_port, port); + + /*backup*/ + vnet_type = (rtw_read8(adapter, port_cfg[adapter->hw_port].net_type) >> port_cfg[adapter->hw_port].net_type_shift) & 0x03; + vbcn_ctrl = rtw_read8(adapter, port_cfg[adapter->hw_port].bcn_ctl); + if (is_client_associated_to_ap(adapter)) { + RTW_INFO("port0-iface is STA mode and linked\n"); + bssid_offset = port_cfg[adapter->hw_port].bssid; + for (i = 0; i < 6; i++) + bssid[i] = rtw_read8(adapter, bssid_offset + i); + } + /*reconfigure*/ + adapter->hw_port = port; + rtw_hal_set_hwreg(adapter, HW_VAR_MAC_ADDR, adapter_mac_addr(adapter)); + Set_MSR(adapter, vnet_type); + + if (is_client_associated_to_ap(adapter)) { + rtw_hal_set_hwreg(adapter, HW_VAR_BSSID, bssid); + hw_tsf_reset(adapter); + #ifdef CONFIG_FW_MULTI_PORT_SUPPORT + rtw_set_default_port_id(adapter); + #endif + } +#if defined(CONFIG_BT_COEXIST) && defined(CONFIG_FW_MULTI_PORT_SUPPORT) + if (GET_HAL_DATA(adapter)->EEPROMBluetoothCoexist == _TRUE) + rtw_hal_set_wifi_btc_port_id_cmd(adapter); +#endif + + rtw_write8(adapter, port_cfg[adapter->hw_port].bcn_ctl, vbcn_ctrl); +} +static void rtl8821c_ap_port_switch(_adapter *adapter, u8 mode) +{ + u8 hw_port = get_hw_port(adapter); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 ap_nums = 0; + _adapter *if_port0 = NULL; + int i; + + RTW_INFO(ADPT_FMT ": hw_port(%d) will set mode to %d\n", ADPT_ARG(adapter), hw_port, mode); +#if 0 + #ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(&adapter->wdinfo, P2P_STATE_NONE)) { + RTW_INFO("%s, role=%d, p2p_state=%d, pre_p2p_state=%d\n", __func__, + rtw_p2p_role(&adapter->wdinfo), rtw_p2p_state(&adapter->wdinfo), rtw_p2p_pre_state(&adapter->wdinfo)); + } + #endif +#endif + + if (mode != _HW_STATE_AP_) + return; + + if ((mode == _HW_STATE_AP_) && (hw_port == HW_PORT0)) + return; + + /*check and prepare switch port to port0 for AP mode's BCN function*/ + ap_nums = rtw_mi_get_ap_num(adapter); + if (ap_nums > 0) { + RTW_ERR("SortAP mode numbers:%d, must move setting to MBSSID CAM, not support yet\n", ap_nums); + rtw_warn_on(1); + return; + } + + /*Get iface of port-0*/ + for (i = 0; i < dvobj->iface_nums; i++) { + if (get_hw_port(dvobj->padapters[i]) == HW_PORT0) { + if_port0 = dvobj->padapters[i]; + break; + } + } + + if (if_port0 == NULL) { + RTW_ERR("%s if_port0 == NULL\n", __func__); + rtw_warn_on(1); + return; + } + rtw_hal_port_reconfig(if_port0, hw_port); + + adapter->hw_port = HW_PORT0; + RTW_INFO(ADPT_FMT ": Cfg SoftAP mode to hw_port(%d) done\n", ADPT_ARG(adapter), adapter->hw_port); + +} +#endif +static void hw_var_hw_port_cfg(_adapter *adapter, u8 enable) +{ + if (enable) + hw_bcn_ctrl_add(adapter, get_hw_port(adapter), (BIT_P0_EN_RXBCN_RPT | BIT_DIS_TSF_UDT | BIT_EN_BCN_FUNCTION)); + else + hw_bcn_ctrl_clr(adapter, get_hw_port(adapter), BIT_EN_BCN_FUNCTION); +} +static void hw_var_set_bcn_func(PADAPTER adapter, u8 enable) +{ + u8 val8; + + if (enable) { + /* enable TX BCN report + * Reg REG_FWHW_TXQ_CTRL_8821C[2] = 1 + * Reg REG_BCN_CTRL_8821C[3][5] = 1 + */ + val8 = rtw_read8(adapter, REG_FWHW_TXQ_CTRL_8821C); + val8 |= BIT_EN_BCN_TRXRPT_V1_8821C; + rtw_write8(adapter, REG_FWHW_TXQ_CTRL_8821C, val8); + + if (adapter->hw_port == HW_PORT0) + hw_bcn_ctrl_add(adapter, get_hw_port(adapter), BIT_EN_BCN_FUNCTION_8821C | BIT_P0_EN_TXBCN_RPT_8821C); + else + hw_bcn_ctrl_add(adapter, get_hw_port(adapter), BIT_EN_BCN_FUNCTION_8821C); + } else { + if (adapter->hw_port == HW_PORT0) { + val8 = BIT_EN_BCN_FUNCTION_8821C | BIT_P0_EN_TXBCN_RPT_8821C; + + #ifdef CONFIG_BT_COEXIST + /* Always enable port0 beacon function for PSTDMA */ + if (GET_HAL_DATA(adapter)->EEPROMBluetoothCoexist) + val8 = BIT_P0_EN_TXBCN_RPT_8821C; + #endif + hw_bcn_ctrl_clr(adapter, get_hw_port(adapter), val8); + } else + hw_bcn_ctrl_clr(adapter, get_hw_port(adapter), BIT_EN_BCN_FUNCTION_8821C); + } +} + +static void hw_var_set_mlme_disconnect(PADAPTER adapter) +{ + u8 val8; + +#ifdef DBG_IFACE_STATUS + DBG_IFACE_STATUS_DUMP(adapter); +#endif + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(adapter, MI_LINKED) == _FALSE) +#endif + /* reject all data frames under not link state */ + rtw_write16(adapter, REG_RXFLTMAP2_8821C, 0); + + /* reset TSF*/ + hw_tsf_reset(adapter); + + /* disable update TSF*/ + rtw_iface_disable_tsf_update(adapter); + + #ifdef CONFIG_CLIENT_PORT_CFG + if (MLME_IS_STA(adapter)) + rtw_hw_client_port_clr(adapter); + #endif +} + +static void hw_var_set_mlme_sitesurvey(PADAPTER adapter, u8 enable) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u16 value_rxfltmap2; + u8 val8; + PHAL_DATA_TYPE hal; + struct mlme_priv *pmlmepriv; + int i; + _adapter *iface; + + +#ifdef DBG_IFACE_STATUS + DBG_IFACE_STATUS_DUMP(adapter); +#endif + + hal = GET_HAL_DATA(adapter); + pmlmepriv = &adapter->mlmepriv; + +#ifdef CONFIG_FIND_BEST_CHANNEL + /* Receive all data frames */ + value_rxfltmap2 = 0xFFFF; +#else + /* not to receive data frame */ + value_rxfltmap2 = 0; +#endif + + if (enable) { + /* + * 1. configure REG_RXFLTMAP2 + * 2. disable TSF update & buddy TSF update to avoid updating wrong TSF due to clear RCR_CBSSID_BCN + * 3. config RCR to receive different BSSID BCN or probe rsp + */ + + rtw_write16(adapter, REG_RXFLTMAP2_8821C, value_rxfltmap2); + + rtw_hal_rcr_set_chk_bssid(adapter, MLME_SCAN_ENTER); + + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) + StopTxBeacon(adapter); + } else { + /* sitesurvey done + * 1. enable rx data frame + * 2. config RCR not to receive different BSSID BCN or probe rsp + * 3. can enable TSF update & buddy TSF right now due to HW support(IC before 8821C not support ex:8812A/8814A/8192E...) + */ + if (rtw_mi_check_fwstate(adapter, WIFI_ASOC_STATE | WIFI_AP_STATE | WIFI_MESH_STATE))/* enable to rx data frame */ + rtw_write16(adapter, REG_RXFLTMAP2_8821C, 0xFFFF); + + rtw_hal_rcr_set_chk_bssid(adapter, MLME_SCAN_DONE); + + #ifdef CONFIG_AP_MODE + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) { + ResumeTxBeacon(adapter); + rtw_mi_tx_beacon_hdl(adapter); + } + #endif + } +} +static void hw_var_set_mlme_join(PADAPTER adapter, u8 type) +{ + u8 val8; + u16 val16; + u32 val32; + u8 RetryLimit; + PHAL_DATA_TYPE hal; + struct mlme_priv *pmlmepriv; + + RetryLimit = RL_VAL_STA; + hal = GET_HAL_DATA(adapter); + pmlmepriv = &adapter->mlmepriv; + + +#ifdef CONFIG_CONCURRENT_MODE + if (type == 0) { + /* prepare to join */ + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) + StopTxBeacon(adapter); + + /* enable to rx data frame.Accept all data frame */ + rtw_write16(adapter, REG_RXFLTMAP2_8821C, 0xFFFF); + + hw_bcn_func(adapter, _TRUE); + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + RetryLimit = (hal->CustomerID == RT_CID_CCX) ? RL_VAL_AP : RL_VAL_STA; + else /* Ad-hoc Mode */ + RetryLimit = RL_VAL_AP; + #ifdef CONFIG_CLIENT_PORT_CFG + rtw_hw_client_port_cfg(adapter); + #endif + + rtw_iface_enable_tsf_update(adapter); + + } else if (type == 1) { + /* joinbss_event call back when join res < 0 */ + if (rtw_mi_check_status(adapter, MI_LINKED) == _FALSE) + rtw_write16(adapter, REG_RXFLTMAP2_8821C, 0x00); + + rtw_iface_disable_tsf_update(adapter); + + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) { + ResumeTxBeacon(adapter); + + /* reset TSF 1/2 after resume_tx_beacon */ + val8 = BIT_TSFTR_RST_8821C | BIT_TSFTR_CLI0_RST_8821C; + rtw_write8(adapter, REG_DUAL_TSF_RST_8821C, val8); + } + #ifdef CONFIG_CLIENT_PORT_CFG + if (MLME_IS_STA(adapter)) + rtw_hw_client_port_clr(adapter); + #endif + } else if (type == 2) { + /* sta add event callback */ + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE)) { + rtw_write8(adapter, 0x542, 0x02); + RetryLimit = RL_VAL_AP; + } + + if (rtw_mi_get_ap_num(adapter) || rtw_mi_get_mesh_num(adapter)) { + ResumeTxBeacon(adapter); + + /* reset TSF 1/2 after resume_tx_beacon */ + rtw_write8(adapter, REG_DUAL_TSF_RST_8821C, BIT_TSFTR_RST_8821C | BIT_TSFTR_CLI0_RST_8821C); + } + } + + val16 = BIT_LRL_8821C(RetryLimit) | BIT_SRL_8821C(RetryLimit); + rtw_write16(adapter, REG_RETRY_LIMIT_8821C, val16); +#else /* !CONFIG_CONCURRENT_MODE */ + if (type == 0) { + /* prepare to join */ + + /* enable to rx data frame.Accept all data frame */ + rtw_write16(adapter, REG_RXFLTMAP2_8821C, 0xFFFF); + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + RetryLimit = (hal->CustomerID == RT_CID_CCX) ? RL_VAL_AP : RL_VAL_STA; + else /* Ad-hoc Mode */ + RetryLimit = RL_VAL_AP; + hw_bcn_func(adapter, _TRUE); + + rtw_iface_enable_tsf_update(adapter); + + } else if (type == 1) { + /* joinbss_event call back when join res < 0 */ + rtw_write16(adapter, REG_RXFLTMAP2_8821C, 0x00); + + rtw_iface_disable_tsf_update(adapter); + + } else if (type == 2) { + /* sta add event callback */ + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE)) + RetryLimit = RL_VAL_AP; + } + + val16 = BIT_LRL_8821C(RetryLimit) | BIT_SRL_8821C(RetryLimit); + rtw_write16(adapter, REG_RETRY_LIMIT_8821C, val16); +#endif /* !CONFIG_CONCURRENT_MODE */ +} + +static void hw_var_set_acm_ctrl(PADAPTER adapter, u8 ctrl) +{ + u8 hwctrl = 0; + + if (ctrl) { + hwctrl |= BIT_ACMHWEN_8821C; + + if (ctrl & BIT(1)) /* BE */ + hwctrl |= BIT_BEQ_ACM_EN_8821C; + else + hwctrl &= (~BIT_BEQ_ACM_EN_8821C); + + if (ctrl & BIT(2)) /* VI */ + hwctrl |= BIT_VIQ_ACM_EN_8821C; + else + hwctrl &= (~BIT_VIQ_ACM_EN_8821C); + + if (ctrl & BIT(3)) /* VO */ + hwctrl |= BIT_VOQ_ACM_EN_8821C; + else + hwctrl &= (~BIT_VOQ_ACM_EN_8821C); + } + + RTW_INFO("[HW_VAR_ACM_CTRL] Write 0x%02X\n", hwctrl); + rtw_write8(adapter, REG_ACMHWCTRL_8821C, hwctrl); +} + +void hw_var_lps_rfon_chk(_adapter *adapter, u8 rfon_ctrl) +{ +#ifdef CONFIG_LPS_ACK + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + + if (rfon_ctrl == rf_on) { + if (rtw_sctx_wait(&pwrpriv->lps_ack_sctx, __func__)) { + if (pwrpriv->lps_ack_status > 0) + RTW_INFO(FUNC_ADPT_FMT" RF_ON function is not ready !!!\n", FUNC_ADPT_ARG(adapter)); + } else { + RTW_WARN("LPS RFON sctx query timeout, operation abort!!\n"); + } + pwrpriv->lps_ack_status = -1; + } +#endif +} + +static void hw_var_set_sec_cfg(PADAPTER adapter, u8 cfg) +{ + u16 reg_scr_ori; + u16 reg_scr; + + reg_scr = reg_scr_ori = rtw_read16(adapter, REG_SECCFG_8821C); + reg_scr |= (BIT_CHK_KEYID_8821C | BIT_RXDEC_8821C | BIT_TXENC_8821C); + + if (_rtw_camctl_chk_cap(adapter, SEC_CAP_CHK_BMC)) + reg_scr |= BIT_CHK_BMC_8821C; + + if (_rtw_camctl_chk_flags(adapter, SEC_STATUS_STA_PK_GK_CONFLICT_DIS_BMC_SEARCH)) + reg_scr |= BIT_NOSKMC_8821C; + + if (reg_scr != reg_scr_ori) + rtw_write16(adapter, REG_SECCFG_8821C, reg_scr); + + RTW_INFO("%s: [HW_VAR_SEC_CFG] 0x%x=0x%x\n", __FUNCTION__, + REG_SECCFG_8821C, rtw_read32(adapter, REG_SECCFG_8821C)); +} + +static void hw_var_set_sec_dk_cfg(PADAPTER adapter, u8 enable) +{ + struct security_priv *sec = &adapter->securitypriv; + u8 reg_scr = rtw_read8(adapter, REG_SECCFG_8821C); + + if (enable) { + /* Enable default key related setting */ + reg_scr |= BIT_TXBCUSEDK_8821C; + if (sec->dot11AuthAlgrthm != dot11AuthAlgrthm_8021X) + reg_scr |= BIT_RXUHUSEDK_8821C | BIT_TXUHUSEDK_8821C; + } else { + /* Disable default key related setting */ + reg_scr &= ~(BIT_RXBCUSEDK_8821C | BIT_TXBCUSEDK_8821C | BIT_RXUHUSEDK_8821C | BIT_TXUHUSEDK_8821C); + } + + rtw_write8(adapter, REG_SECCFG_8821C, reg_scr); + + RTW_INFO("%s: [HW_VAR_SEC_DK_CFG] 0x%x=0x%08x\n", __FUNCTION__, + REG_SECCFG_8821C, rtw_read32(adapter, REG_SECCFG_8821C)); +} + +static void hw_var_set_bcn_valid(PADAPTER adapter) +{ + u8 val8 = 0; + + /* only port 0 can TX BCN */ + val8 = rtw_read8(adapter, REG_FIFOPAGE_CTRL_2_8821C + 1); + val8 = val8 | BIT(7); + rtw_write8(adapter, REG_FIFOPAGE_CTRL_2_8821C + 1, val8); +} + +static void hw_var_set_ack_preamble(PADAPTER adapter, u8 bShortPreamble) +{ + u8 val8 = 0; + + + val8 = rtw_read8(adapter, REG_WMAC_TRXPTCL_CTL_8821C + 2); + val8 |= BIT(4) | BIT(5); + + if (bShortPreamble) + val8 |= BIT1; + else + val8 &= (~BIT1); + + rtw_write8(adapter, REG_WMAC_TRXPTCL_CTL_8821C + 2, val8); +} + +void rtl8821c_dl_rsvd_page(PADAPTER adapter, u8 mstatus) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + BOOLEAN bcn_valid = _FALSE; + u8 DLBcnCount = 0; + u32 poll = 0; + u8 val8, org_bcn, org_cr; + u8 hw_port = rtw_hal_get_port(adapter); + + RTW_INFO(FUNC_ADPT_FMT ":+ hw_port=%d mstatus(%x)\n", + FUNC_ADPT_ARG(adapter), hw_port, mstatus); + + if (mstatus == RT_MEDIA_CONNECT) { +#if 0 + BOOLEAN bRecover = _FALSE; +#endif + u8 v8; + + /* We should set AID, correct TSF, HW seq enable before set JoinBssReport to Fw in 8821C -bit 10:0 */ + rtw_write16(adapter, port_cfg[hw_port].ps_aid, (0xF800 | pmlmeinfo->aid)); + + /* Enable SW TX beacon - Set REG_CR bit 8. DMA beacon by SW */ + v8 = rtw_read8(adapter, REG_CR_8821C + 1); + org_cr = v8; + v8 |= (BIT_ENSWBCN_8821C >> 8); + rtw_write8(adapter, REG_CR_8821C + 1, v8); + + /* + * Disable Hw protection for a time which revserd for Hw sending beacon. + * Fix download reserved page packet fail that access collision with the protection time. + */ + val8 = rtw_read8(adapter, REG_BCN_CTRL_8821C); + org_bcn = val8; + val8 &= ~BIT_EN_BCN_FUNCTION_8821C; + val8 |= BIT_DIS_TSF_UDT_8821C; + rtw_write8(adapter, REG_BCN_CTRL_8821C, val8); + +#if 0 + /* Set FWHW_TXQ_CTRL 0x422[6]=0 to tell Hw the packet is not a real beacon frame. */ + RegFwHwTxQCtrl = rtw_read8(adapter, REG_FWHW_TXQ_CTRL_8821C + 2); + + if (RegFwHwTxQCtrl & BIT(6)) + bRecover = _TRUE; + + /* To tell Hw the packet is not a real beacon frame. */ + RegFwHwTxQCtrl &= ~BIT(6); + rtw_write8(adapter, REG_FWHW_TXQ_CTRL_8821C + 2, RegFwHwTxQCtrl); +#endif + + /* Clear beacon valid check bit. */ + rtw_hal_set_hwreg(adapter, HW_VAR_BCN_VALID, NULL); + + DLBcnCount = 0; + poll = 0; + do { + /* download rsvd page. */ + rtw_hal_set_fw_rsvd_page(adapter, _FALSE); + DLBcnCount++; + do { + rtw_yield_os(); + + /* check rsvd page download OK. */ + rtw_hal_get_hwreg(adapter, HW_VAR_BCN_VALID, (u8 *)(&bcn_valid)); + poll++; + } while (!bcn_valid && (poll % 10) != 0 && !RTW_CANNOT_RUN(adapter)); + + } while (!bcn_valid && DLBcnCount <= 100 && !RTW_CANNOT_RUN(adapter)); + + if (RTW_CANNOT_RUN(adapter)) + ; + else if (!bcn_valid) + RTW_ERR(FUNC_ADPT_FMT ": DL RSVD page failed! DLBcnCount:%u, poll:%u\n", + FUNC_ADPT_ARG(adapter), DLBcnCount, poll); + else { + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + + pwrctl->fw_psmode_iface_id = adapter->iface_id; + rtw_hal_set_fw_rsvd_page(adapter, _TRUE); + RTW_INFO(ADPT_FMT ": DL RSVD page success! DLBcnCount:%u, poll:%u\n", + ADPT_ARG(adapter), DLBcnCount, poll); + } + + rtw_write8(adapter, REG_CR_8821C + 1, org_cr); + rtw_write8(adapter, REG_BCN_CTRL_8821C, org_bcn); +#if 0 + /* + * To make sure that if there exists an adapter which would like to send beacon. + * If exists, the origianl value of 0x422[6] will be 1, we should check this to + * prevent from setting 0x422[6] to 0 after download reserved page, or it will cause + * the beacon cannot be sent by HW. + */ + if (bRecover) { + RegFwHwTxQCtrl |= BIT(6); + rtw_write8(adapter, REG_FWHW_TXQ_CTRL_8821C + 2, RegFwHwTxQCtrl); + } +#endif +#ifndef CONFIG_PCI_HCI + /* Clear CR[8] or beacon packet will not be send to TxBuf anymore. */ + v8 = rtw_read8(adapter, REG_CR_8821C + 1); + v8 &= ~BIT(0); /* ~ENSWBCN */ + rtw_write8(adapter, REG_CR_8821C + 1, v8); +#endif /* !CONFIG_PCI_HCI */ + } + +} + +static void rtl8821c_set_h2c_fw_joinbssrpt(PADAPTER adapter, u8 mstatus) +{ + if (mstatus == RT_MEDIA_CONNECT) + rtl8821c_dl_rsvd_page(adapter, RT_MEDIA_CONNECT); +} + +#ifdef CONFIG_WOWLAN +static void hw_var_vendor_wow_mode(_adapter *adapter, u8 en) +{ +#ifdef CONFIG_CONCURRENT_MODE + _adapter *iface = NULL; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct mlme_priv *pmlmepriv = &adapter->mlmepriv; + u8 igi = 0, mac_addr[ETH_ALEN]; + + RTW_INFO("%s: en(%d)--->\n", __func__, en); + if (en) { + rtw_hal_get_hwreg(adapter, HW_VAR_MAC_ADDR, mac_addr); + /* RTW_INFO("suspend mac addr: "MAC_FMT"\n", MAC_ARG(mac_addr)); */ + rtw_halmac_set_bssid(dvobj, HW_PORT4, mac_addr); + dvobj->rxfltmap2_bf_suspend = rtw_read16(adapter, REG_RXFLTMAP2); + dvobj->bcn_ctrl_clint3_bf_suspend = rtw_read8(adapter, REG_BCN_CTRL_CLINT3); + dvobj->rcr_bf_suspend = rtw_read32(adapter, REG_RCR); + dvobj->cr_ext_bf_suspend = rtw_read32(adapter, REG_CR_EXT); + /*RTW_INFO("RCR: 0x%02x, REG_CR_EXT: 0x%02x , REG_BCN_CTRL_CLINT3: 0x%02x, REG_RXFLTMAP2:0x%02x, REG_MACID_DROP0_8822B:0x%02x\n" + , rtw_read32(adapter, REG_RCR), rtw_read8(adapter, REG_CR_EXT), rtw_read8(adapter, REG_BCN_CTRL_CLINT3) + , rtw_read32(adapter, REG_RXFLTMAP2), rtw_read8(adapter, REG_MACID_DROP0_8822B)); */ + rtw_write32(adapter, REG_RCR, (rtw_read32(adapter, REG_RCR) & (~(RCR_AM))) | RCR_CBSSID_DATA | RCR_CBSSID_BCN); + /* set PORT4 to ad hoc mode to filter not necessary Beacons */ + rtw_write8(adapter, REG_CR_EXT, (rtw_read8(adapter, REG_CR_EXT)& (~BIT5)) | BIT4); + rtw_write8(adapter, REG_BCN_CTRL_CLINT3, rtw_read8(adapter, REG_BCN_CTRL_CLINT3) | BIT3); + rtw_write16(adapter, REG_RXFLTMAP2, 0xffff); + /* RTW_INFO("RCR: 0x%02x, REG_CR_EXT: 0x%02x , REG_BCN_CTRL_CLINT3: 0x%02x, REG_RXFLTMAP2:0x%02x, REG_MACID_DROP0_8822B:0x%02x\n" + , rtw_read32(adapter, REG_RCR), rtw_read8(adapter, REG_CR_EXT), rtw_read8(adapter, REG_BCN_CTRL_CLINT3) + , rtw_read32(adapter, REG_RXFLTMAP2), rtw_read8(adapter, REG_MACID_DROP0_8822B)); */ + + /* The WRC's RSSI is weak. Set the IGI to lower */ + odm_write_dig(adapter_to_phydm(adapter), 0x24); + } else { + /* restore the rcr, port ctrol setting */ + rtw_write32(adapter, REG_CR_EXT, dvobj->cr_ext_bf_suspend); + rtw_write32(adapter, REG_RCR, dvobj->rcr_bf_suspend); + rtw_write8(adapter, REG_BCN_CTRL_CLINT3, dvobj->bcn_ctrl_clint3_bf_suspend); + rtw_write16(adapter, REG_RXFLTMAP2, dvobj->rxfltmap2_bf_suspend); + + /* RTW_INFO("RCR: 0x%02x, REG_CR_EXT: 0x%02x , REG_BCN_CTRL_CLINT3: 0x%02x, REG_RXFLTMAP2:0x%02x, REG_MACID_DROP0_8822B:0x%02x\n" + , rtw_read32(adapter, REG_RCR), rtw_read8(adapter, REG_CR_EXT), rtw_read8(adapter, REG_BCN_CTRL_CLINT3) + , rtw_read32(adapter, REG_RXFLTMAP2), rtw_read8(adapter, REG_MACID_DROP0_8822B)); */ + } +#endif /* CONFIG_CONCURRENT_MODE */ +} +#endif /* CONFIG_WOWLAN */ + +/* + * Parameters: + * adapter + * enable _TRUE: enable; _FALSE: disable + */ +static u8 rx_agg_switch(PADAPTER adapter, u8 enable) +{ + /* if (rtl8821c_config_rx_agg(adapter, enable)) */ + return _SUCCESS; + + return _FAIL; +} + +u8 rtl8821c_sethwreg(PADAPTER adapter, u8 variable, u8 *val) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + u8 ret = _SUCCESS; + u8 val8; + u16 val16; + u32 val32; + + + switch (variable) { + case HW_VAR_SET_OPMODE: + hw_var_set_opmode(adapter, val); + break; + /* + case HW_VAR_INIT_RTS_RATE: + break; + */ + case HW_VAR_BASIC_RATE: + rtw_var_set_basic_rate(adapter, val); + break; + + case HW_VAR_TXPAUSE: + rtw_write8(adapter, REG_TXPAUSE_8821C, *val); + break; + + case HW_VAR_BCN_FUNC: + hw_var_set_bcn_func(adapter, *val); + break; + + case HW_VAR_PORT_CFG: + hw_var_hw_port_cfg(adapter, *val); + break; + + case HW_VAR_MLME_DISCONNECT: + hw_var_set_mlme_disconnect(adapter); + break; + + case HW_VAR_MLME_SITESURVEY: + hw_var_set_mlme_sitesurvey(adapter, *val); +#ifdef CONFIG_BT_COEXIST + if (hal->EEPROMBluetoothCoexist) + rtw_btcoex_ScanNotify(adapter, *val ? _TRUE : _FALSE); + else +#endif /* CONFIG_BT_COEXIST */ + rtw_btcoex_wifionly_scan_notify(adapter); + break; + + case HW_VAR_MLME_JOIN: + hw_var_set_mlme_join(adapter, *val); + break; + + case HW_VAR_SLOT_TIME: + rtw_write8(adapter, REG_SLOT_8821C, *val); + break; + + case HW_VAR_RESP_SIFS: + /* RESP_SIFS for CCK */ + rtw_write8(adapter, REG_RESP_SIFS_CCK_8821C, val[0]); + rtw_write8(adapter, REG_RESP_SIFS_CCK_8821C + 1, val[1]); + /* RESP_SIFS for OFDM */ + rtw_write8(adapter, REG_RESP_SIFS_OFDM_8821C, val[2]); + rtw_write8(adapter, REG_RESP_SIFS_OFDM_8821C + 1, val[3]); + break; + + case HW_VAR_ACK_PREAMBLE: + hw_var_set_ack_preamble(adapter, *val); + break; + + case HW_VAR_SEC_CFG: + hw_var_set_sec_cfg(adapter, *val); + break; + + case HW_VAR_SEC_DK_CFG: + if (val) + hw_var_set_sec_dk_cfg(adapter, _TRUE); + else + hw_var_set_sec_dk_cfg(adapter, _FALSE); + break; + + case HW_VAR_BCN_VALID: + hw_var_set_bcn_valid(adapter); + break; + + case HW_VAR_CAM_INVALID_ALL: + val32 = BIT_SECCAM_POLLING_8821C | BIT_SECCAM_CLR_8821C; + rtw_write32(adapter, REG_CAMCMD_8821C, val32); + break; + + case HW_VAR_AC_PARAM_VO: + rtw_write32(adapter, REG_EDCA_VO_PARAM_8821C, *(u32 *)val); + break; + + case HW_VAR_AC_PARAM_VI: + rtw_write32(adapter, REG_EDCA_VI_PARAM_8821C, *(u32 *)val); + break; + + case HW_VAR_AC_PARAM_BE: + hal->ac_param_be = *(u32 *)val; + rtw_write32(adapter, REG_EDCA_BE_PARAM_8821C, *(u32 *)val); + break; + + case HW_VAR_AC_PARAM_BK: + rtw_write32(adapter, REG_EDCA_BK_PARAM_8821C, *(u32 *)val); + break; + + case HW_VAR_ACM_CTRL: + hw_var_set_acm_ctrl(adapter, *val); + break; + /* + case HW_VAR_AMPDU_MIN_SPACE: + break; + */ +#ifdef CONFIG_80211N_HT + case HW_VAR_AMPDU_FACTOR: { + u32 AMPDULen = *val; /* enum AGGRE_SIZE */ + + AMPDULen = (0x2000 << AMPDULen) - 1; + rtw_write32(adapter, REG_AMPDU_MAX_LENGTH_8821C, AMPDULen); + } + break; +#endif /* CONFIG_80211N_HT */ + case HW_VAR_RXDMA_AGG_PG_TH: + /* + * TH=1 => invalidate RX DMA aggregation + * TH=0 => validate RX DMA aggregation, use init value. + */ + if (*val == 0) + /* enable RXDMA aggregation */ + rx_agg_switch(adapter, _TRUE); + else + /* disable RXDMA aggregation */ + rx_agg_switch(adapter, _FALSE); + break; + + case HW_VAR_H2C_FW_PWRMODE: + rtl8821c_set_FwPwrMode_cmd(adapter, *val); + break; + + case HW_VAR_H2C_FW_PWRMODE_RFON_CTRL: + rtl8821c_set_FwPwrMode_rfon_ctrl_cmd(adapter, *val); + break; + + case HW_VAR_LPS_RFON_CHK : + hw_var_lps_rfon_chk(adapter, *val); + break; + /* + case HW_VAR_H2C_PS_TUNE_PARAM: + break; + */ + case HW_VAR_H2C_FW_JOINBSSRPT: + rtl8821c_set_h2c_fw_joinbssrpt(adapter, *val); + break; + case HW_VAR_H2C_INACTIVE_IPS: +#ifdef CONFIG_WOWLAN + rtl8821c_set_fw_pwrmode_inips_cmd_wowlan(adapter, *val); +#endif /* CONFIG_WOWLAN */ +#ifdef CONFIG_WOWLAN + case HW_VAR_VENDOR_WOW_MODE: + hw_var_vendor_wow_mode(adapter, *(u8 *)val); + break; +#endif /* CONFIG_WOWLAN */ + case HW_VAR_DL_RSVD_PAGE: + #ifdef CONFIG_BT_COEXIST + if (check_fwstate(&adapter->mlmepriv, WIFI_AP_STATE) == _TRUE) + rtl8821c_download_BTCoex_AP_mode_rsvd_page(adapter); + #endif + break; +#ifdef CONFIG_P2P + case HW_VAR_H2C_FW_P2P_PS_OFFLOAD: + #ifdef CONFIG_FW_MULTI_PORT_SUPPORT + if (*val == P2P_PS_ENABLE) + rtw_set_default_port_id(adapter); + #endif + rtw_set_p2p_ps_offload_cmd(adapter, *val); + break; +#endif + + /* + case HW_VAR_TRIGGER_GPIO_0: + case HW_VAR_BT_SET_COEXIST: + case HW_VAR_BT_ISSUE_DELBA: + break; + */ + + /* + case HW_VAR_SWITCH_EPHY_WoWLAN: + case HW_VAR_EFUSE_USAGE: + case HW_VAR_EFUSE_BYTES: + case HW_VAR_EFUSE_BT_USAGE: + case HW_VAR_EFUSE_BT_BYTES: + break; + */ + case HW_VAR_FIFO_CLEARN_UP: { + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + u8 trycnt = 100; + u32 reg_hw_ssn; + + /* pause tx */ + rtw_write8(adapter, REG_TXPAUSE_8821C, 0xff); + + /* keep hw sn */ + if (adapter->xmitpriv.hw_ssn_seq_no == 1) + reg_hw_ssn = REG_HW_SEQ1_8821C; + else if (adapter->xmitpriv.hw_ssn_seq_no == 2) + reg_hw_ssn = REG_HW_SEQ2_8821C; + else if (adapter->xmitpriv.hw_ssn_seq_no == 3) + reg_hw_ssn = REG_HW_SEQ3_8821C; + else + reg_hw_ssn = REG_HW_SEQ0_8821C; + + adapter->xmitpriv.nqos_ssn = rtw_read16(adapter, reg_hw_ssn); + + if (pwrpriv->bkeepfwalive != _TRUE) { + /* RX DMA stop */ + val32 = rtw_read32(adapter, REG_RXPKT_NUM_8821C); + val32 |= BIT_RW_RELEASE_EN; + rtw_write32(adapter, REG_RXPKT_NUM_8821C, val32); + do { + val32 = rtw_read32(adapter, REG_RXPKT_NUM_8821C); + val32 &= BIT_RXDMA_IDLE_8821C; + if (val32) + break; + + RTW_INFO("[HW_VAR_FIFO_CLEARN_UP] val=%x times:%d\n", val32, trycnt); + } while (--trycnt); + if (trycnt == 0) + RTW_INFO("[HW_VAR_FIFO_CLEARN_UP] Stop RX DMA failed!\n"); +#if 0 + /* RQPN Load 0 */ + rtw_write16(adapter, REG_RQPN_NPQ, 0); + rtw_write32(adapter, REG_RQPN, 0x80000000); + rtw_mdelay_os(2); +#endif + } + } + break; + + case HW_VAR_RESTORE_HW_SEQ: { + /* restore Sequence No. */ + u32 reg_hw_ssn; + + if (adapter->xmitpriv.hw_ssn_seq_no == 1) + reg_hw_ssn = REG_HW_SEQ1_8821C; + else if (adapter->xmitpriv.hw_ssn_seq_no == 2) + reg_hw_ssn = REG_HW_SEQ2_8821C; + else if (adapter->xmitpriv.hw_ssn_seq_no == 3) + reg_hw_ssn = REG_HW_SEQ3_8821C; + else + reg_hw_ssn = REG_HW_SEQ0_8821C; + + rtw_write8(adapter, reg_hw_ssn, adapter->xmitpriv.nqos_ssn); + } + break; + + case HW_VAR_CHECK_TXBUF: { + u16 rtylmtorg; + u8 RetryLimit = 0x01; + systime start; + u32 passtime; + u32 timelmt = 2000; /* ms */ + u32 waittime = 10; /* ms */ + u32 high, low, normal, extra, publc; + u16 rsvd, available; + u8 empty; + + + rtylmtorg = rtw_read16(adapter, REG_RETRY_LIMIT_8821C); + + val16 = BIT_LRL_8821C(RetryLimit) | BIT_SRL_8821C(RetryLimit); + rtw_write16(adapter, REG_RETRY_LIMIT_8821C, val16); + + /* Check TX FIFO empty or not */ + empty = _FALSE; + high = 0; + low = 0; + normal = 0; + extra = 0; + publc = 0; + start = rtw_get_current_time(); + while ((rtw_get_passing_time_ms(start) < timelmt) + && !RTW_CANNOT_RUN(adapter)) { + high = rtw_read32(adapter, REG_FIFOPAGE_INFO_1_8821C); + low = rtw_read32(adapter, REG_FIFOPAGE_INFO_2_8821C); + normal = rtw_read32(adapter, REG_FIFOPAGE_INFO_3_8821C); + extra = rtw_read32(adapter, REG_FIFOPAGE_INFO_4_8821C); + publc = rtw_read32(adapter, REG_FIFOPAGE_INFO_5_8821C); + + rsvd = BIT_GET_HPQ_V1_8821C(high); + available = BIT_GET_HPQ_AVAL_PG_V1_8821C(high); + if (rsvd != available) { + rtw_msleep_os(waittime); + continue; + } + + rsvd = BIT_GET_LPQ_V1_8821C(low); + available = BIT_GET_LPQ_AVAL_PG_V1_8821C(low); + if (rsvd != available) { + rtw_msleep_os(waittime); + continue; + } + + rsvd = BIT_GET_NPQ_V1_8821C(normal); + available = BIT_GET_NPQ_AVAL_PG_V1_8821C(normal); + if (rsvd != available) { + rtw_msleep_os(waittime); + continue; + } + + rsvd = BIT_GET_EXQ_V1_8821C(extra); + available = BIT_GET_EXQ_AVAL_PG_V1_8821C(extra); + if (rsvd != available) { + rtw_msleep_os(waittime); + continue; + } + + rsvd = BIT_GET_PUBQ_V1_8821C(publc); + available = BIT_GET_PUBQ_AVAL_PG_V1_8821C(publc); + if (rsvd != available) { + rtw_msleep_os(waittime); + continue; + } + + empty = _TRUE; + break; + } + + passtime = rtw_get_passing_time_ms(start); + if (_TRUE == empty) + RTW_INFO("[HW_VAR_CHECK_TXBUF] Empty in %d ms\n", passtime); + else if (RTW_CANNOT_RUN(adapter)) + RTW_INFO("[HW_VAR_CHECK_TXBUF] bDriverStopped or bSurpriseRemoved\n"); + else { + RTW_INFO("[HW_VAR_CHECK_TXBUF] NOT empty in %d ms\n", passtime); + RTW_INFO("[HW_VAR_CHECK_TXBUF] 0x230=0x%08x 0x234=0x%08x 0x238=0x%08x 0x23c=0x%08x 0x240=0x%08x\n", + high, low, normal, extra, publc); + + } + + rtw_write16(adapter, REG_RETRY_LIMIT_8821C, rtylmtorg); + } + break; + /* + case HW_VAR_PCIE_STOP_TX_DMA: + break; + */ + + /* + case HW_VAR_SYS_CLKR: + break; + */ +#ifdef CONFIG_GPIO_WAKEUP + case HW_SET_GPIO_WL_CTRL: { + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(adapter); + u8 enable = *val; + u8 value = 0; + u8 addr = REG_PAD_CTRL1_8821C + 3; + + if (pwrpriv->wowlan_gpio_index == 6) { + value = rtw_read8(adapter, addr); + + if (enable == _TRUE && (value & BIT(1))) + /* set 0x64[25] = 0 to control GPIO 6 */ + rtw_write8(adapter, addr, value & (~BIT(1))); + else if (enable == _FALSE) + rtw_write8(adapter, addr, value | BIT(1)); + + RTW_INFO("[HW_SET_GPIO_WL_CTRL] 0x%02X=0x%02X\n", + addr, rtw_read8(adapter, addr)); + } + } + break; +#endif + case HW_VAR_NAV_UPPER: { +#define HAL_NAV_UPPER_UNIT 128 /* micro-second */ + u32 usNavUpper = *(u32 *)val; + + if (usNavUpper > HAL_NAV_UPPER_UNIT * 0xFF) { + RTW_INFO(FUNC_ADPT_FMT ": [HW_VAR_NAV_UPPER] value(0x%08X us) is larger than (%d * 0xFF)!!!\n", + FUNC_ADPT_ARG(adapter), usNavUpper, HAL_NAV_UPPER_UNIT); + break; + } + + usNavUpper = (usNavUpper + HAL_NAV_UPPER_UNIT - 1) / HAL_NAV_UPPER_UNIT; + rtw_write8(adapter, REG_NAV_CTRL_8821C + 2, (u8)usNavUpper); + } + break; + + /* + case HW_VAR_RPT_TIMER_SETTING: + case HW_VAR_TX_RPT_MAX_MACID: + case HW_VAR_CHK_HI_QUEUE_EMPTY: + break; + */ + + /* + case HW_VAR_AMPDU_MAX_TIME: + case HW_VAR_WIRELESS_MODE: + case HW_VAR_USB_MODE: + break; + */ +#ifdef CONFIG_AP_PORT_SWAP + case HW_VAR_PORT_SWITCH: + { + u8 mode = *((u8 *)val); + + rtl8821c_ap_port_switch(adapter, mode); + } + break; +#endif + + /* + case HW_VAR_SOUNDING_RATE: + case HW_VAR_SOUNDING_STATUS: + case HW_VAR_SOUNDING_FW_NDPA: + case HW_VAR_SOUNDING_CLK: + break; + */ +#ifdef CONFIG_BEAMFORMING + case HW_VAR_SOUNDING_ENTER: + rtl8821c_phy_bf_enter(adapter, (struct sta_info*)val); + break; + + case HW_VAR_SOUNDING_LEAVE: + rtl8821c_phy_bf_leave(adapter, val); + break; + + case HW_VAR_SOUNDING_SET_GID_TABLE: + rtl8821c_phy_bf_set_gid_table(adapter, (struct beamformer_entry*)val); + break; +#endif + case HW_VAR_FREECNT: + + val8 = *((u8*)val); + + if (val8 == 0) { + /* disable free run counter set 0x577[3]=0 */ + rtw_write8(adapter, REG_MISC_CTRL, + rtw_read8(adapter, REG_MISC_CTRL)&(~BIT_EN_FREECNT)); + + /* reset FREE_RUN_COUNTER set 0x553[5]=1 */ + val8 = rtw_read8(adapter, REG_DUAL_TSF_RST); + val8 |= BIT_FREECNT_RST; + rtw_write8(adapter, REG_DUAL_TSF_RST, val8); + + } else if (val8 == 1){ + + /* enable free run counter */ + + /* disable first set 0x577[3]=0 */ + rtw_write8(adapter, REG_MISC_CTRL, + rtw_read8(adapter, REG_MISC_CTRL)&(~BIT_EN_FREECNT)); + + /* reset FREE_RUN_COUNTER set 0x553[5]=1 */ + val8 = rtw_read8(adapter, REG_DUAL_TSF_RST); + val8 |= BIT_FREECNT_RST; + rtw_write8(adapter, REG_DUAL_TSF_RST, val8); + + /* enable free run counter 0x577[3]=1 */ + rtw_write8(adapter, REG_MISC_CTRL, + rtw_read8(adapter, REG_MISC_CTRL)|BIT_EN_FREECNT); + } + break; + + default: + ret = SetHwReg(adapter, variable, val); + break; + } + + return ret; +} + +#ifdef CONFIG_PROC_DEBUG +struct qinfo { + u32 head:11; + u32 tail:11; + u32 empty:1; + u32 ac:2; + u32 macid:7; +}; + +struct bcn_qinfo { + u16 head:12; + u16 rsvd:4; +}; + +static void dump_qinfo(void *sel, struct qinfo *info, u32 pkt_num, const char *tag) +{ + RTW_PRINT_SEL(sel, "%shead:0x%02x, tail:0x%02x, pkt_num:%u, macid:%u, ac:%u\n", + tag ? tag : "", info->head, info->tail, pkt_num, info->macid, info->ac); +} + +static void dump_bcn_qinfo(void *sel, struct bcn_qinfo *info, u32 pkt_num, const char *tag) +{ + RTW_PRINT_SEL(sel, "%shead:0x%02x, pkt_num:%u\n", + tag ? tag : "", info->head, pkt_num); +} + +static void dump_mac_qinfo(void *sel, _adapter *adapter) +{ + u32 q0_info; + u32 q1_info; + u32 q2_info; + u32 q3_info; + u32 q4_info; + u32 q5_info; + u32 q6_info; + u32 q7_info; + u32 mg_q_info; + u32 hi_q_info; + u16 bcn_q_info; + u32 q0_q1_info; + u32 q2_q3_info; + u32 q4_q5_info; + u32 q6_q7_info; + u32 mg_hi_q_info; + u32 cmd_bcn_q_info; + + + q0_info = rtw_read32(adapter, REG_Q0_INFO_8821C); + q1_info = rtw_read32(adapter, REG_Q1_INFO_8821C); + q2_info = rtw_read32(adapter, REG_Q2_INFO_8821C); + q3_info = rtw_read32(adapter, REG_Q3_INFO_8821C); + q4_info = rtw_read32(adapter, REG_Q4_INFO_8821C); + q5_info = rtw_read32(adapter, REG_Q5_INFO_8821C); + q6_info = rtw_read32(adapter, REG_Q6_INFO_8821C); + q7_info = rtw_read32(adapter, REG_Q7_INFO_8821C); + mg_q_info = rtw_read32(adapter, REG_MGQ_INFO_8821C); + hi_q_info = rtw_read32(adapter, REG_HIQ_INFO_8821C); + bcn_q_info = rtw_read16(adapter, REG_BCNQ_INFO_8821C); + + q0_q1_info = rtw_read32(adapter, REG_Q0_Q1_INFO_8821C); + q2_q3_info = rtw_read32(adapter, REG_Q2_Q3_INFO_8821C); + q4_q5_info = rtw_read32(adapter, REG_Q4_Q5_INFO_8821C); + q6_q7_info = rtw_read32(adapter, REG_Q6_Q7_INFO_8821C); + mg_hi_q_info = rtw_read32(adapter, REG_MGQ_HIQ_INFO_8821C); + cmd_bcn_q_info = rtw_read32(adapter, REG_CMDQ_BCNQ_INFO_8821C); + + dump_qinfo(sel, (struct qinfo *)&q0_info, q0_q1_info&0xFFF, "Q0 "); + dump_qinfo(sel, (struct qinfo *)&q1_info, (q0_q1_info>>15)&0xFFF, "Q1 "); + dump_qinfo(sel, (struct qinfo *)&q2_info, q2_q3_info&0xFFF, "Q2 "); + dump_qinfo(sel, (struct qinfo *)&q3_info, (q2_q3_info>>15)&0xFFF, "Q3 "); + dump_qinfo(sel, (struct qinfo *)&q4_info, q4_q5_info&0xFFF, "Q4 "); + dump_qinfo(sel, (struct qinfo *)&q5_info, (q4_q5_info>>15)&0xFFF, "Q5 "); + dump_qinfo(sel, (struct qinfo *)&q6_info, q6_q7_info&0xFFF, "Q6 "); + dump_qinfo(sel, (struct qinfo *)&q7_info, (q6_q7_info>>15)&0xFFF, "Q7 "); + dump_qinfo(sel, (struct qinfo *)&mg_q_info, mg_hi_q_info&0xFFF, "MG "); + dump_qinfo(sel, (struct qinfo *)&hi_q_info, (mg_hi_q_info>>15)&0xFFF, "HI "); + dump_bcn_qinfo(sel, (struct bcn_qinfo *)&bcn_q_info, cmd_bcn_q_info&0xFFF, "BCN "); + +} + +static void dump_mac_txfifo(void *sel, _adapter *adapter) +{ + u32 hpq, lpq, npq, epq, pubq; + + hpq = rtw_read32(adapter, REG_FIFOPAGE_INFO_1_8821C); + lpq = rtw_read32(adapter, REG_FIFOPAGE_INFO_2_8821C); + npq = rtw_read32(adapter, REG_FIFOPAGE_INFO_3_8821C); + epq = rtw_read32(adapter, REG_FIFOPAGE_INFO_4_8821C); + pubq = rtw_read32(adapter, REG_FIFOPAGE_INFO_5_8821C); + + hpq = (hpq & 0xFFF0000)>>16; + lpq = (lpq & 0xFFF0000)>>16; + npq = (npq & 0xFFF0000)>>16; + epq = (epq & 0xFFF0000)>>16; + pubq = (pubq & 0xFFF0000)>>16; + + RTW_PRINT_SEL(sel, "Tx: available page num: "); + if ((hpq == 0xAEA) && (hpq == lpq) && (hpq == pubq)) + RTW_PRINT_SEL(sel, "N/A (reg val = 0xea)\n"); + else + RTW_PRINT_SEL(sel, "HPQ: %d, LPQ: %d, NPQ: %d, EPQ: %d, PUBQ: %d\n" + , hpq, lpq, npq, epq, pubq); +} +#endif + +static u8 hw_var_get_bcn_valid(PADAPTER adapter) +{ + u8 val8 = 0; + u8 ret = _FALSE; + + /* only port 0 can TX BCN */ + val8 = rtw_read8(adapter, REG_FIFOPAGE_CTRL_2_8821C + 1); + ret = (BIT(7) & val8) ? _TRUE : _FALSE; + + return ret; +} + +void rtl8821c_read_wmmedca_reg(PADAPTER adapter, u16 *vo_params, u16 *vi_params, u16 *be_params, u16 *bk_params) +{ + u8 vo_reg_params[4]; + u8 vi_reg_params[4]; + u8 be_reg_params[4]; + u8 bk_reg_params[4]; + + rtl8821c_gethwreg(adapter, HW_VAR_AC_PARAM_VO, vo_reg_params); + rtl8821c_gethwreg(adapter, HW_VAR_AC_PARAM_VI, vi_reg_params); + rtl8821c_gethwreg(adapter, HW_VAR_AC_PARAM_BE, be_reg_params); + rtl8821c_gethwreg(adapter, HW_VAR_AC_PARAM_BK, bk_reg_params); + + vo_params[0] = vo_reg_params[0]; + vo_params[1] = vo_reg_params[1] & 0x0F; + vo_params[2] = (vo_reg_params[1] & 0xF0) >> 4; + vo_params[3] = ((vo_reg_params[3] << 8) | (vo_reg_params[2])) * 32; + + vi_params[0] = vi_reg_params[0]; + vi_params[1] = vi_reg_params[1] & 0x0F; + vi_params[2] = (vi_reg_params[1] & 0xF0) >> 4; + vi_params[3] = ((vi_reg_params[3] << 8) | (vi_reg_params[2])) * 32; + + be_params[0] = be_reg_params[0]; + be_params[1] = be_reg_params[1] & 0x0F; + be_params[2] = (be_reg_params[1] & 0xF0) >> 4; + be_params[3] = ((be_reg_params[3] << 8) | (be_reg_params[2])) * 32; + + bk_params[0] = bk_reg_params[0]; + bk_params[1] = bk_reg_params[1] & 0x0F; + bk_params[2] = (bk_reg_params[1] & 0xF0) >> 4; + bk_params[3] = ((bk_reg_params[3] << 8) | (bk_reg_params[2])) * 32; + + vo_params[1] = (1 << vo_params[1]) - 1; + vo_params[2] = (1 << vo_params[2]) - 1; + vi_params[1] = (1 << vi_params[1]) - 1; + vi_params[2] = (1 << vi_params[2]) - 1; + be_params[1] = (1 << be_params[1]) - 1; + be_params[2] = (1 << be_params[2]) - 1; + bk_params[1] = (1 << bk_params[1]) - 1; + bk_params[2] = (1 << bk_params[2]) - 1; +} + +void rtl8821c_gethwreg(PADAPTER adapter, u8 variable, u8 *val) +{ + PHAL_DATA_TYPE hal; + u8 val8; + u16 val16; + u32 val32; + + + hal = GET_HAL_DATA(adapter); + + switch (variable) { + /* + case HW_VAR_INIT_RTS_RATE: + case HW_VAR_BASIC_RATE: + break; + */ + case HW_VAR_TXPAUSE: + *val = rtw_read8(adapter, REG_TXPAUSE_8821C); + break; + /* + case HW_VAR_BCN_FUNC: + case HW_VAR_MLME_DISCONNECT: + case HW_VAR_MLME_SITESURVEY: + case HW_VAR_MLME_JOIN: + case HW_VAR_BEACON_INTERVAL: + case HW_VAR_SLOT_TIME: + case HW_VAR_RESP_SIFS: + case HW_VAR_ACK_PREAMBLE: + case HW_VAR_SEC_CFG: + case HW_VAR_SEC_DK_CFG: + break; + */ + case HW_VAR_BCN_VALID: + *val = hw_var_get_bcn_valid(adapter); + break; + /* + case HW_VAR_CAM_INVALID_ALL: + */ + case HW_VAR_AC_PARAM_VO: + val32 = rtw_read32(adapter, REG_EDCA_VO_PARAM); + val[0] = val32 & 0xFF; + val[1] = (val32 >> 8) & 0xFF; + val[2] = (val32 >> 16) & 0xFF; + val[3] = (val32 >> 24) & 0x07; + break; + + case HW_VAR_AC_PARAM_VI: + val32 = rtw_read32(adapter, REG_EDCA_VI_PARAM); + val[0] = val32 & 0xFF; + val[1] = (val32 >> 8) & 0xFF; + val[2] = (val32 >> 16) & 0xFF; + val[3] = (val32 >> 24) & 0x07; + break; + + case HW_VAR_AC_PARAM_BE: + val32 = rtw_read32(adapter, REG_EDCA_BE_PARAM); + val[0] = val32 & 0xFF; + val[1] = (val32 >> 8) & 0xFF; + val[2] = (val32 >> 16) & 0xFF; + val[3] = (val32 >> 24) & 0x07; + break; + + case HW_VAR_AC_PARAM_BK: + val32 = rtw_read32(adapter, REG_EDCA_BK_PARAM); + val[0] = val32 & 0xFF; + val[1] = (val32 >> 8) & 0xFF; + val[2] = (val32 >> 16) & 0xFF; + val[3] = (val32 >> 24) & 0x07; + break; + /* + case HW_VAR_ACM_CTRL: + case HW_VAR_AMPDU_MIN_SPACE: + case HW_VAR_AMPDU_FACTOR: + case HW_VAR_RXDMA_AGG_PG_TH: + case HW_VAR_H2C_FW_PWRMODE: + case HW_VAR_H2C_PS_TUNE_PARAM: + case HW_VAR_H2C_FW_JOINBSSRPT: + break; + */ + /* + case HW_VAR_H2C_FW_P2P_PS_OFFLOAD: + case HW_VAR_TRIGGER_GPIO_0: + case HW_VAR_BT_SET_COEXIST: + case HW_VAR_BT_ISSUE_DELBA: + break; + */ + + /* + case HW_VAR_ANTENNA_DIVERSITY_SELECT: + case HW_VAR_SWITCH_EPHY_WoWLAN: + case HW_VAR_EFUSE_USAGE: + case HW_VAR_EFUSE_BYTES: + case HW_VAR_EFUSE_BT_USAGE: + case HW_VAR_EFUSE_BT_BYTES: + case HW_VAR_FIFO_CLEARN_UP: + case HW_VAR_RESTORE_HW_SEQ: + case HW_VAR_CHECK_TXBUF: + case HW_VAR_PCIE_STOP_TX_DMA: + break; + */ + + + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + case HW_VAR_SYS_CLKR: + *val = rtw_read8(adapter, REG_SYS_CLK_CTRL_8821C); + break; +#endif + /* + case HW_VAR_NAV_UPPER: + case HW_VAR_RPT_TIMER_SETTING: + case HW_VAR_TX_RPT_MAX_MACID: + break; + */ + case HW_VAR_CHK_HI_QUEUE_EMPTY: + val16 = rtw_read16(adapter, REG_TXPKT_EMPTY_8821C); + *val = (val16 & BIT_HQQ_EMPTY_8821C) ? _TRUE : _FALSE; + break; + case HW_VAR_CHK_MGQ_CPU_EMPTY: + val16 = rtw_read16(adapter, REG_TXPKT_EMPTY_8821C); + *val = (val16 & BIT_MGQ_CPU_EMPTY_8821C) ? _TRUE : _FALSE; + break; + /* + case HW_VAR_AMPDU_MAX_TIME: + case HW_VAR_WIRELESS_MODE: + case HW_VAR_USB_MODE: + case HW_VAR_DO_IQK: + case HW_VAR_SOUNDING_ENTER: + case HW_VAR_SOUNDING_LEAVE: + case HW_VAR_SOUNDING_RATE: + case HW_VAR_SOUNDING_STATUS: + case HW_VAR_SOUNDING_FW_NDPA: + case HW_VAR_SOUNDING_CLK: + break; + */ + case HW_VAR_FW_PS_STATE: + /* driver read REG_SYS_CFG5 - BIT_LPS_STATUS REG_1070[3] to get hw ps state */ + *((u16 *)val) = rtw_read8(adapter, REG_SYS_CFG5); + break; +#ifdef CONFIG_PROC_DEBUG + case HW_VAR_DUMP_MAC_QUEUE_INFO: + dump_mac_qinfo(val, adapter); + break; + + case HW_VAR_DUMP_MAC_TXFIFO: + dump_mac_txfifo(val, adapter); + break; +#endif + /* + case HW_VAR_ASIX_IOT: + case HW_VAR_H2C_BT_MP_OPER: + break; + */ + + case HW_VAR_BCN_CTRL_ADDR: + *((u32 *)val) = hw_bcn_ctrl_addr(adapter, adapter->hw_port); + break; + + case HW_VAR_FREECNT: + *val = rtw_read8(adapter, REG_MISC_CTRL)&BIT_EN_FREECNT; + break; + + default: + GetHwReg(adapter, variable, val); + break; + } +} + +/* + * Description: + * Change default setting of specified variable. + */ +u8 rtl8821c_sethaldefvar(PADAPTER adapter, HAL_DEF_VARIABLE variable, void *pval) +{ + PHAL_DATA_TYPE hal; + u8 bResult, val8; + + + hal = GET_HAL_DATA(adapter); + bResult = _SUCCESS; + + switch (variable) { + /* + case HAL_DEF_UNDERCORATEDSMOOTHEDPWDB: + case HAL_DEF_IS_SUPPORT_ANT_DIV: + case HAL_DEF_DRVINFO_SZ: + case HAL_DEF_MAX_RECVBUF_SZ: + case HAL_DEF_RX_PACKET_OFFSET: + case HAL_DEF_RX_DMA_SZ_WOW: + case HAL_DEF_RX_DMA_SZ: + case HAL_DEF_RX_PAGE_SIZE: + case HAL_DEF_DBG_DUMP_RXPKT: + case HAL_DEF_RA_DECISION_RATE: + case HAL_DEF_RA_SGI: + case HAL_DEF_PT_PWR_STATUS: + case HW_VAR_MAX_RX_AMPDU_FACTOR: + case HAL_DEF_DBG_DUMP_TXPKT: + case HAL_DEF_TX_PAGE_BOUNDARY: + case HAL_DEF_TX_PAGE_BOUNDARY_WOWLAN: + case HAL_DEF_ANT_DETECT: + case HAL_DEF_PCI_SUUPORT_L1_BACKDOOR: + case HAL_DEF_PCI_AMD_L1_SUPPORT: + case HAL_DEF_PCI_ASPM_OSC: + case HAL_DEF_EFUSE_USAGE: + case HAL_DEF_EFUSE_BYTES: + case HW_VAR_BEST_AMPDU_DENSITY: + break; + */ + + default: + bResult = SetHalDefVar(adapter, variable, pval); + break; + } + + return bResult; +} + +void rtl8821c_ra_info_dump(_adapter *padapter, void *sel) +{ + u8 mac_id; + struct sta_info *psta; + u32 rate_mask1, rate_mask2; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + + for (mac_id = 0; mac_id < macid_ctl->num; mac_id++) { + if (rtw_macid_is_used(macid_ctl, mac_id) && !rtw_macid_is_bmc(macid_ctl, mac_id)) { + psta = macid_ctl->sta[mac_id]; + if (!psta) + continue; + + dump_sta_info(sel, psta); + rate_mask1 = macid_ctl->rate_bmp0[mac_id]; + rate_mask2 = macid_ctl->rate_bmp1[mac_id]; + _RTW_PRINT_SEL(sel, "rate_mask2:0x%08x, rate_mask1:0x%08x\n", rate_mask2, rate_mask1); + } + } +} + +/* + * Description: + * Query setting of specified variable. + */ +u8 rtl8821c_gethaldefvar(PADAPTER adapter, HAL_DEF_VARIABLE variable, void *pval) +{ + PHAL_DATA_TYPE hal; + u8 bResult; + u8 val8 = 0; + u32 val32 = 0; + + + hal = GET_HAL_DATA(adapter); + bResult = _SUCCESS; + + switch (variable) { + /* + case HAL_DEF_UNDERCORATEDSMOOTHEDPWDB: + break; + */ + case HAL_DEF_IS_SUPPORT_ANT_DIV: +#ifdef CONFIG_ANTENNA_DIVERSITY + *(u8 *)pval = _TRUE; +#else + *(u8 *)pval = _FALSE; +#endif + break; + case HAL_DEF_MAX_RECVBUF_SZ: + *((u32 *)pval) = MAX_RECVBUF_SZ; + break; + case HAL_DEF_RX_PACKET_OFFSET: + rtw_halmac_get_rx_desc_size(adapter_to_dvobj(adapter), &val32); + rtw_halmac_get_rx_drv_info_sz(adapter_to_dvobj(adapter), &val8); + *((u32 *)pval) = val32 + val8; + break; + /* + case HAL_DEF_DRVINFO_SZ: + rtw_halmac_get_rx_drv_info_sz(adapter_to_dvobj(adapter), &val8); + *((u32 *)pval) = val8; + break; + case HAL_DEF_RX_DMA_SZ_WOW: + case HAL_DEF_RX_DMA_SZ: + case HAL_DEF_RX_PAGE_SIZE: + case HAL_DEF_DBG_DUMP_RXPKT: + case HAL_DEF_RA_DECISION_RATE: + case HAL_DEF_RA_SGI: + break; + */ + /* only for 8188E */ + case HAL_DEF_PT_PWR_STATUS: + break; + + case HAL_DEF_TX_LDPC: + *(u8 *)pval = ((hal->phy_spec.ldpc_cap >> 8) & 0xFF) ? _TRUE : _FALSE; + break; + + case HAL_DEF_RX_LDPC: + *(u8 *)pval = (hal->phy_spec.ldpc_cap & 0xFF) ? _TRUE : _FALSE; + break; + + case HAL_DEF_TX_STBC: + *(u8 *)pval = (((hal->phy_spec.stbc_cap >> 8) & 0xFF) && hal->max_tx_cnt > 1) ? _TRUE : _FALSE; + break; + + /* support 1RX for STBC */ + case HAL_DEF_RX_STBC: + *(u8 *)pval = hal->phy_spec.stbc_cap & 0xFF; + break; + + /* support Explicit TxBF for HT/VHT */ + case HAL_DEF_EXPLICIT_BEAMFORMER: +#ifdef CONFIG_BEAMFORMING + *(u8 *)pval = ((hal->phy_spec.txbf_cap >> 20)& 0xF) ? _TRUE : _FALSE; +#else + *(u8 *)pval = _FALSE; +#endif + break; + + case HAL_DEF_EXPLICIT_BEAMFORMEE: +#ifdef CONFIG_BEAMFORMING + *(u8 *)pval = ((hal->phy_spec.txbf_cap >> 16) & 0xF) ? _TRUE : _FALSE; +#else + *(u8 *)pval = _FALSE; +#endif + break; + + + case HAL_DEF_VHT_MU_BEAMFORMER: +#ifdef CONFIG_BEAMFORMING + *(u8 *)pval = ((hal->phy_spec.txbf_cap >> 28)& 0xF) ? _TRUE : _FALSE; +#else + *(u8 *)pval = _FALSE; +#endif + break; + + case HAL_DEF_VHT_MU_BEAMFORMEE: +#ifdef CONFIG_BEAMFORMING + *(u8 *)pval = ((hal->phy_spec.txbf_cap >> 24)& 0xF) ? _TRUE : _FALSE; +#else + *(u8 *)pval = _FALSE; +#endif + break; + + case HAL_DEF_BEAMFORMER_CAP: + *(u8 *)pval = (hal->phy_spec.txbf_param >> 24)& 0xFF ; + break; + + case HAL_DEF_BEAMFORMEE_CAP: + *(u8 *)pval = (hal->phy_spec.txbf_param >> 16) & 0xFF ; + break; + + case HW_DEF_RA_INFO_DUMP: + rtl8821c_ra_info_dump(adapter, pval); + break; + /* + case HAL_DEF_DBG_DUMP_TXPKT: + case HAL_DEF_TX_PAGE_SIZE: + break; + */ + case HAL_DEF_TX_PAGE_BOUNDARY: + rtw_halmac_get_rsvd_drv_pg_bndy(adapter_to_dvobj(adapter), (u16 *)pval); + break; + /* case HAL_DEF_TX_PAGE_BOUNDARY_WOWLAN: + case HAL_DEF_ANT_DETECT: + case HAL_DEF_PCI_SUUPORT_L1_BACKDOOR: + case HAL_DEF_PCI_AMD_L1_SUPPORT: + case HAL_DEF_PCI_ASPM_OSC: + case HAL_DEF_EFUSE_USAGE: + case HAL_DEF_EFUSE_BYTES: + break; + */ + case HW_VAR_BEST_AMPDU_DENSITY: + *((u32 *)pval) = AMPDU_DENSITY_VALUE_4; + break; + + default: + bResult = GetHalDefVar(adapter, variable, pval); + break; + } + + return bResult; +} + +/* xmit section */ +void rtl8821c_init_xmit_priv(_adapter *adapter) +{ + struct xmit_priv *pxmitpriv = &adapter->xmitpriv; + + pxmitpriv->hw_ssn_seq_no = rtw_get_hwseq_no(adapter); + pxmitpriv->nqos_ssn = 0; +} + + +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc) +{ + if ((pattrib->encrypt > 0) && (!pattrib->bswenc) + && (pattrib->bmc_camid != INVALID_SEC_MAC_CAM_ID)) { + + SET_TX_DESC_EN_DESC_ID_8821C(ptxdesc, 1); + SET_TX_DESC_MACID_8821C(ptxdesc, pattrib->bmc_camid); + } +} + +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc) +{ + SET_TX_DESC_USE_RATE_8821C(ptxdesc, 1); + SET_TX_DESC_DATARATE_8821C(ptxdesc, MRateToHwRate(pattrib->rate)); + SET_TX_DESC_DISDATAFB_8821C(ptxdesc, 1); +} + +void rtl8821c_fill_txdesc_sectype(struct pkt_attrib *pattrib, u8 *ptxdesc) +{ + if ((pattrib->encrypt > 0) && !pattrib->bswenc) { + /* SEC_TYPE : 0:NO_ENC,1:WEP40/TKIP,2:WAPI,3:AES */ + switch (pattrib->encrypt) { + case _WEP40_: + case _WEP104_: + case _TKIP_: + case _TKIP_WTMIC_: + SET_TX_DESC_SEC_TYPE_8821C(ptxdesc, 0x1); + break; +#ifdef CONFIG_WAPI_SUPPORT + case _SMS4_: + SET_TX_DESC_SEC_TYPE_8821C(ptxdesc, 0x2); + break; +#endif + case _AES_: + SET_TX_DESC_SEC_TYPE_8821C(ptxdesc, 0x3); + break; + case _CCMP_256_: + case _GCMP_: + case _GCMP_256_: + SET_TX_DESC_SEC_TYPE_8821C(ptxdesc, 0x2); + break; + case _NO_PRIVACY_: + default: + SET_TX_DESC_SEC_TYPE_8821C(ptxdesc, 0x0); + break; + } + } +} + +void rtl8821c_fill_txdesc_vcs(PADAPTER adapter, struct pkt_attrib *pattrib, u8 *ptxdesc) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + + if (pattrib->vcs_mode) { + switch (pattrib->vcs_mode) { + case RTS_CTS: + SET_TX_DESC_RTSEN_8821C(ptxdesc, 1); + break; + case CTS_TO_SELF: + SET_TX_DESC_CTS2SELF_8821C(ptxdesc, 1); + break; + case NONE_VCS: + default: + break; + } + + if (pmlmeinfo->preamble_mode == PREAMBLE_SHORT) + SET_TX_DESC_RTS_SHORT_8821C(ptxdesc, 1); + + SET_TX_DESC_RTSRATE_8821C(ptxdesc, 0x8);/* RTS Rate=24M */ + SET_TX_DESC_RTS_RTY_LOWEST_RATE_8821C(ptxdesc, 0xf); + } +} + +u8 rtl8821c_bw_mapping(PADAPTER adapter, struct pkt_attrib *pattrib) +{ + u8 BWSettingOfDesc = 0; + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + if (hal->current_channel_bw == CHANNEL_WIDTH_80) { + if (pattrib->bwmode == CHANNEL_WIDTH_80) + BWSettingOfDesc = 2; + else if (pattrib->bwmode == CHANNEL_WIDTH_40) + BWSettingOfDesc = 1; + else + BWSettingOfDesc = 0; + } else if (hal->current_channel_bw == CHANNEL_WIDTH_40) { + if ((pattrib->bwmode == CHANNEL_WIDTH_40) || (pattrib->bwmode == CHANNEL_WIDTH_80)) + BWSettingOfDesc = 1; + else + BWSettingOfDesc = 0; + } else + BWSettingOfDesc = 0; + + return BWSettingOfDesc; +} + +u8 rtl8821c_sc_mapping(PADAPTER adapter, struct pkt_attrib *pattrib) +{ + u8 SCSettingOfDesc = 0; + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + if (hal->current_channel_bw == CHANNEL_WIDTH_80) { + if (pattrib->bwmode == CHANNEL_WIDTH_80) + SCSettingOfDesc = VHT_DATA_SC_DONOT_CARE; + else if (pattrib->bwmode == CHANNEL_WIDTH_40) { + if (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) + SCSettingOfDesc = VHT_DATA_SC_40_LOWER_OF_80MHZ; + else if (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) + SCSettingOfDesc = VHT_DATA_SC_40_UPPER_OF_80MHZ; + else + RTW_INFO("SCMapping: DONOT CARE Mode Setting\n"); + } else { + if ((hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) && (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER)) + SCSettingOfDesc = VHT_DATA_SC_20_LOWEST_OF_80MHZ; + else if ((hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) && (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER)) + SCSettingOfDesc = VHT_DATA_SC_20_LOWER_OF_80MHZ; + else if ((hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) && (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER)) + SCSettingOfDesc = VHT_DATA_SC_20_UPPER_OF_80MHZ; + else if ((hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) && (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER)) + SCSettingOfDesc = VHT_DATA_SC_20_UPPERST_OF_80MHZ; + else + RTW_INFO("SCMapping: DONOT CARE Mode Setting\n"); + } + } else if (hal->current_channel_bw == CHANNEL_WIDTH_40) { + if (pattrib->bwmode == CHANNEL_WIDTH_40) + SCSettingOfDesc = VHT_DATA_SC_DONOT_CARE; + else if (pattrib->bwmode == CHANNEL_WIDTH_20) { + if (hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) + SCSettingOfDesc = VHT_DATA_SC_20_UPPER_OF_80MHZ; + else if (hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) + SCSettingOfDesc = VHT_DATA_SC_20_LOWER_OF_80MHZ; + else + SCSettingOfDesc = VHT_DATA_SC_DONOT_CARE; + } + } else + SCSettingOfDesc = VHT_DATA_SC_DONOT_CARE; + + return SCSettingOfDesc; +} + +void rtl8821c_fill_txdesc_phy(PADAPTER adapter, struct pkt_attrib *pattrib, u8 *ptxdesc) +{ + if (pattrib->ht_en) { + /* Set Bandwidth and sub-channel settings. */ + SET_TX_DESC_DATA_BW_8821C(ptxdesc, rtl8821c_bw_mapping(adapter, pattrib)); + SET_TX_DESC_DATA_SC_8821C(ptxdesc, rtl8821c_sc_mapping(adapter, pattrib)); + } +} + +void rtl8821c_cal_txdesc_chksum(PADAPTER adapter, u8 *ptxdesc) +{ + struct halmac_adapter *halmac; + struct halmac_api *api; + + + halmac = adapter_to_halmac(adapter); + api = HALMAC_GET_API(halmac); + + api->halmac_fill_txdesc_checksum(halmac, ptxdesc); +} + + +#ifdef CONFIG_MP_INCLUDED +void rtl8821c_prepare_mp_txdesc(PADAPTER adapter, struct mp_priv *pmp_priv) +{ + u32 desc_size = 0; + u8 *desc; + struct pkt_attrib *attrib; + u32 pkt_size; + s32 bmcast; + u8 data_rate, pwr_status, offset; + + rtw_halmac_get_tx_desc_size(adapter_to_dvobj(adapter), &desc_size); + + desc = pmp_priv->tx.desc; + attrib = &pmp_priv->tx.attrib; + pkt_size = attrib->last_txcmdsz; + bmcast = IS_MCAST(attrib->ra); + + SET_TX_DESC_LS_8821C(desc, 1); + SET_TX_DESC_TXPKTSIZE_8821C(desc, pkt_size); + + offset = desc_size; + SET_TX_DESC_OFFSET_8821C(desc, offset); + +#if defined(CONFIG_PCI_HCI) || defined(CONFIG_SDIO_HCI) + SET_TX_DESC_PKT_OFFSET_8821C(desc, 0); /* Don't need to set PACKET Offset bit,it's no use 512bytes of length */ +#else + SET_TX_DESC_PKT_OFFSET_8821C(desc, 1); +#endif + + if (bmcast) + SET_TX_DESC_BMC_8821C(desc, 1); + + SET_TX_DESC_MACID_8821C(desc, attrib->mac_id); + SET_TX_DESC_RATE_ID_8821C(desc, attrib->raid); + SET_TX_DESC_QSEL_8821C(desc, attrib->qsel); + + if (pmp_priv->preamble) + SET_TX_DESC_DATA_SHORT_8821C(desc, 1); + + if (!attrib->qos_en) + SET_TX_DESC_EN_HWSEQ_8821C(desc, 1); + else + SET_TX_DESC_SW_SEQ_8821C(desc, attrib->seqnum); + + if (pmp_priv->bandwidth <= CHANNEL_WIDTH_160) + SET_TX_DESC_DATA_BW_8821C(desc, pmp_priv->bandwidth); + else { + RTW_INFO("%s: unknown bandwidth %d, use 20M\n", + __FUNCTION__, pmp_priv->bandwidth); + SET_TX_DESC_DATA_BW_8821C(desc, CHANNEL_WIDTH_20); + } + + SET_TX_DESC_DISDATAFB_8821C(desc, 1); + SET_TX_DESC_USE_RATE_8821C(desc, 1); + SET_TX_DESC_DATARATE_8821C(desc, pmp_priv->rateidx); +} +#endif /* CONFIG_MP_INCLUDED */ + +#define OFFSET_SZ 0 +static void fill_default_txdesc(struct xmit_frame *pxmitframe, u8 *pbuf) +{ + PADAPTER adapter = pxmitframe->padapter; + HAL_DATA_TYPE *phal_data = GET_HAL_DATA(adapter); + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct pkt_attrib *pattrib = &pxmitframe->attrib; + s32 bmcst = IS_MCAST(pattrib->ra); + u32 desc_size = 0; + u8 offset, pkt_offset = 0; +#define RA_SW_DEFINE_CONT 0x01 + u8 drv_fixed_reate = _FALSE; + u8 hw_port = rtw_hal_get_port(adapter); + +#if 0 +#ifndef CONFIG_USE_USB_BUFFER_ALLOC_TX + if (adapter->registrypriv.mp_mode == 0) { + if ((PACKET_OFFSET_SZ != 0) && (!bagg_pkt) && + (rtw_usb_bulk_size_boundary(adapter, TXDESC_SIZE + pattrib->last_txcmdsz) == _FALSE)) { + ptxdesc = (pmem + PACKET_OFFSET_SZ); + /* RTW_INFO("==> non-agg-pkt,shift pointer...\n"); */ + pull = 1; + } + } +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_TX*/ +#endif + rtw_halmac_get_tx_desc_size(adapter_to_dvobj(adapter), &desc_size); + + _rtw_memset(pbuf, 0, desc_size); + + /*SET_TX_DESC_LS_8821C(pbuf, 1);*/ /*for USB only*/ + + SET_TX_DESC_TXPKTSIZE_8821C(pbuf, pattrib->last_txcmdsz); + + offset = desc_size + OFFSET_SZ; + +#ifdef CONFIG_TX_EARLY_MODE + if (pxmitframe->frame_tag == DATA_FRAMETAG) + if (bagg_pkt) + offset += EARLY_MODE_INFO_SIZE ;/*0x28 */ + pkt_offset = pxmitframe->pkt_offset = 0x01; +#endif + SET_TX_DESC_OFFSET_8821C(pbuf, offset); + + if (bmcst) + SET_TX_DESC_BMC_8821C(pbuf, 1); + +#if 0 +#ifndef CONFIG_USE_USB_BUFFER_ALLOC_TX + if (adapter->registrypriv.mp_mode == 0) { + if ((PACKET_OFFSET_SZ != 0) && (!bagg_pkt)) { + if ((pull) && (pxmitframe->pkt_offset > 0)) { + pxmitframe->pkt_offset = pxmitframe->pkt_offset - 1; + pkt_offset = pxmitframe->pkt_offset; + } + } + } + /*RTW_INFO("%s, pkt_offset=0x%02x\n", __func__, pxmitframe->pkt_offset);*/ +#endif +#endif + + /* pkt_offset, unit:8 bytes padding*/ + if (pkt_offset > 0) + SET_TX_DESC_PKT_OFFSET_8821C(pbuf, pkt_offset); + + + SET_TX_DESC_MACID_8821C(pbuf, pattrib->mac_id); + SET_TX_DESC_RATE_ID_8821C(pbuf, pattrib->raid); + SET_TX_DESC_QSEL_8821C(pbuf, pattrib->qsel); + + /* 2009.11.05. tynli_test. Suggested by SD4 Filen for FW LPS. + * (1) The sequence number of each non-Qos frame / broadcast / multicast / + * mgnt frame should be controled by Hw because Fw will also send null data + * which we cannot control when Fw LPS enable. + * --> default enable non-Qos data sequense number. 2010.06.23. by tynli. + * (2) Enable HW SEQ control for beacon packet, because we use Hw beacon. + * (3) Use HW Qos SEQ to control the seq num of Ext port non-Qos packets. + */ + + /* HW sequence, to fix to use 0 queue. todo: 4AC packets to use auto queue select */ + if (!pattrib->qos_en) { + SET_TX_DESC_DISQSELSEQ_8821C(pbuf, 1); + SET_TX_DESC_EN_HWSEQ_8821C(pbuf, 1); + SET_TX_DESC_HW_SSN_SEL_8821C(pbuf, pattrib->hw_ssn_sel); + SET_TX_DESC_EN_HWEXSEQ_8821C(pbuf, 0); + } else + SET_TX_DESC_SW_SEQ_8821C(pbuf, pattrib->seqnum); + + if (pxmitframe->frame_tag == DATA_FRAMETAG) { + + rtl8821c_fill_txdesc_sectype(pattrib, pbuf); + + if (bmcst) + fill_txdesc_force_bmc_camid(pattrib, pbuf); + +#if defined(CONFIG_USB_TX_AGGREGATION) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + if (pxmitframe->agg_num > 1) { + /*RTW_INFO("%s agg_num:%d\n",__func__,pxmitframe->agg_num );*/ + SET_TX_DESC_DMA_TXAGG_NUM_8821C(pbuf, pxmitframe->agg_num); + } +#endif /*CONFIG_USB_TX_AGGREGATION*/ + + rtl8821c_fill_txdesc_vcs(adapter, pattrib, pbuf); + +#ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR + rtw_phydm_set_dyntxpwr(adapter, pbuf, pattrib->mac_id); +#endif + if ((pattrib->ether_type != 0x888e) && + (pattrib->ether_type != 0x0806) && + (pattrib->ether_type != 0x88B4) && + (pattrib->dhcp_pkt != 1) +#ifdef CONFIG_AUTO_AP_MODE + && (pattrib->pctrl != _TRUE) +#endif + ) { + /* Non EAP & ARP & DHCP type data packet */ + + if (pattrib->ampdu_en == _TRUE) { + SET_TX_DESC_AGG_EN_8821C(pbuf, 1); + SET_TX_DESC_MAX_AGG_NUM_8821C(pbuf, 0x1F); + SET_TX_DESC_AMPDU_DENSITY_8821C(pbuf, pattrib->ampdu_spacing); + } else + SET_TX_DESC_BK_8821C(pbuf, 1); + + if (adapter->fix_bw != 0xFF) + pattrib->bwmode = adapter->fix_bw; + + rtl8821c_fill_txdesc_phy(adapter, pattrib, pbuf); + + if (phal_data->current_band_type == BAND_ON_5G)/*Data Rate Fallback Limit rate*/ + SET_TX_DESC_DATA_RTY_LOWEST_RATE_8821C(pbuf, 4); + else + SET_TX_DESC_DATA_RTY_LOWEST_RATE_8821C(pbuf, 0); + + if (bmcst) { + drv_fixed_reate = _TRUE; + fill_txdesc_bmc_tx_rate(pattrib, pbuf); + } + + /* modify data rate by iwpriv*/ + if (adapter->fix_rate != 0xFF) { + drv_fixed_reate = _TRUE; + SET_TX_DESC_USE_RATE_8821C(pbuf, 1); + + if (adapter->fix_rate & BIT(7)) + SET_TX_DESC_DATA_SHORT_8821C(pbuf, 1); + SET_TX_DESC_DATARATE_8821C(pbuf, adapter->fix_rate & 0x7F); + if (!adapter->data_fb) + SET_TX_DESC_DISDATAFB_8821C(pbuf, 1); + } + + if (pattrib->ldpc) + SET_TX_DESC_DATA_LDPC_8821C(pbuf, 1); + if (pattrib->stbc) + SET_TX_DESC_DATA_STBC_8821C(pbuf, 1); + +#ifdef CONFIG_CMCC_TEST + SET_TX_DESC_DATA_SHORT_8821C(pbuf, 1); /* use cck short premble */ +#endif + +#ifdef CONFIG_WMMPS_STA + if (pattrib->trigger_frame) + SET_TX_DESC_TRI_FRAME_8821C (pbuf, 1); +#endif /* CONFIG_WMMPS_STA */ + } else { + + /* + * EAP data packet and ARP packet. + * Use the 1M data rate to send the EAP/ARP packet. + * This will maybe make the handshake smooth. + */ + SET_TX_DESC_BK_8821C(pbuf, 1); + drv_fixed_reate = _TRUE; + SET_TX_DESC_USE_RATE_8821C(pbuf, 1); + + /* HW will ignore this setting if the transmission rate is legacy OFDM.*/ + if (pmlmeinfo->preamble_mode == PREAMBLE_SHORT) + SET_TX_DESC_DATA_SHORT_8821C(pbuf, 1); +#ifdef CONFIG_IP_R_MONITOR + if((pattrib->ether_type == ETH_P_ARP) && + (IsSupportedTxOFDM(adapter->registrypriv.wireless_mode))) + SET_TX_DESC_DATARATE_8821C(pbuf, MRateToHwRate(IEEE80211_OFDM_RATE_6MB)); + else +#endif/*CONFIG_IP_R_MONITOR*/ + SET_TX_DESC_DATARATE_8821C(pbuf, MRateToHwRate(pmlmeext->tx_rate)); + + RTW_INFO(FUNC_ADPT_FMT ": SP Packet(0x%04X) rate=0x%x SeqNum = %d\n", + FUNC_ADPT_ARG(adapter), pattrib->ether_type, MRateToHwRate(pmlmeext->tx_rate), pattrib->seqnum); + } +#ifdef CONFIG_TDLS +#ifdef CONFIG_XMIT_ACK + /* CCX-TXRPT ack for xmit mgmt frames. */ + if (pxmitframe->ack_report) { +#ifdef DBG_CCX + RTW_INFO("%s set spe_rpt\n", __func__); +#endif + SET_TX_DESC_SPE_RPT_8821C(pbuf, 1); + } +#endif /* CONFIG_XMIT_ACK */ +#endif + + } else if (pxmitframe->frame_tag == MGNT_FRAMETAG) { + SET_TX_DESC_MBSSID_8821C(pbuf, pattrib->mbssid & 0xF); + SET_TX_DESC_USE_RATE_8821C(pbuf, 1); + drv_fixed_reate = _TRUE; + + SET_TX_DESC_DATARATE_8821C(pbuf, MRateToHwRate(pattrib->rate)); + + /* VHT NDPA or HT NDPA Packet for Beamformer.*/ +#ifdef CONFIG_BEAMFORMING + if ((pattrib->subtype == WIFI_NDPA) || + ((pattrib->subtype == WIFI_ACTION_NOACK) && (pattrib->order == 1))) { + SET_TX_DESC_NAVUSEHDR_8821C(pbuf, 1); + + SET_TX_DESC_DATA_BW_8821C(pbuf, rtl8821c_bw_mapping(adapter, pattrib)); + /*SET_TX_DESC_DATA_SC_8821C(pbuf, rtl8821c_sc_mapping(adapter, pattrib));*/ + SET_TX_DESC_SIGNALING_TA_PKT_SC_8821C(pbuf, rtl8821c_sc_mapping(adapter,pattrib)); + + SET_TX_DESC_RTY_LMT_EN_8821C(pbuf, 1); + SET_TX_DESC_RTS_DATA_RTY_LMT_8821C(pbuf, 5); + SET_TX_DESC_DISDATAFB_8821C(pbuf, 1); + + /*if(pattrib->rts_cca) + SET_TX_DESC_NDPA_8821C(ptxdesc, 2); + else*/ + SET_TX_DESC_NDPA_8821C(pbuf, 1); + } else +#endif + { + SET_TX_DESC_RTY_LMT_EN_8821C(pbuf, 1); + if (pattrib->retry_ctrl == _TRUE) + SET_TX_DESC_RTS_DATA_RTY_LMT_8821C(pbuf, 6); + else + SET_TX_DESC_RTS_DATA_RTY_LMT_8821C(pbuf, 12); + } + +#ifdef CONFIG_XMIT_ACK + /* CCX-TXRPT ack for xmit mgmt frames. */ + if (pxmitframe->ack_report) { +#ifdef DBG_CCX + RTW_INFO("%s set spe_rpt\n", __func__); +#endif + SET_TX_DESC_SPE_RPT_8821C(pbuf, 1); + } +#endif /* CONFIG_XMIT_ACK */ + } else if (pxmitframe->frame_tag == TXAGG_FRAMETAG) + RTW_INFO("%s: TXAGG_FRAMETAG\n", __func__); +#ifdef CONFIG_MP_INCLUDED + else if (pxmitframe->frame_tag == MP_FRAMETAG) { + RTW_INFO("%s: MP_FRAMETAG\n", __func__); + fill_txdesc_for_mp(adapter, pbuf); + } +#endif + else { + RTW_INFO("%s: frame_tag=0x%x\n", __func__, pxmitframe->frame_tag); + + SET_TX_DESC_USE_RATE_8821C(pbuf, 1); + drv_fixed_reate = _TRUE; + SET_TX_DESC_DATARATE_8821C(pbuf, MRateToHwRate(pmlmeext->tx_rate)); + } + + if (drv_fixed_reate == _TRUE) + SET_TX_DESC_SW_DEFINE_8821C(pbuf, RA_SW_DEFINE_CONT); + + if (adapter->power_offset != 0) + SET_TX_DESC_TXPWR_OFSET_8821C(pbuf, adapter->power_offset); + +#ifdef CONFIG_ANTENNA_DIVERSITY + if (!bmcst && pattrib->psta) + odm_set_tx_ant_by_tx_info(adapter_to_phydm(adapter), pbuf, pattrib->psta->cmn.mac_id); +#endif + +#ifdef CONFIG_BEAMFORMING + SET_TX_DESC_G_ID_8821C(pbuf, pattrib->txbf_g_id); + SET_TX_DESC_P_AID_8821C(pbuf, pattrib->txbf_p_aid); +#endif + + SET_TX_DESC_PORT_ID_8821C(pbuf, hw_port); + SET_TX_DESC_MULTIPLE_PORT_8821C(pbuf, hw_port); +} + +void rtl8821c_dbg_dump_tx_desc(PADAPTER adapter, int frame_tag, u8 *ptxdesc) +{ + u8 bDumpTxPkt; + u8 bDumpTxDesc = _FALSE; + + + rtw_hal_get_def_var(adapter, HAL_DEF_DBG_DUMP_TXPKT, &bDumpTxPkt); + + /* 1 for data frame, 2 for mgnt frame */ + if (bDumpTxPkt == 1) { + RTW_INFO("dump tx_desc for data frame\n"); + if ((frame_tag & 0x0f) == DATA_FRAMETAG) + bDumpTxDesc = _TRUE; + } else if (bDumpTxPkt == 2) { + RTW_INFO("dump tx_desc for mgnt frame\n"); + if ((frame_tag & 0x0f) == MGNT_FRAMETAG) + bDumpTxDesc = _TRUE; + } + + /* 8821C TX SIZE = 48(HALMAC_TX_DESC_SIZE_8821C) */ + if (_TRUE == bDumpTxDesc) { + RTW_INFO("=====================================\n"); + RTW_INFO("Offset00(0x%08x)\n", *((u32 *)(ptxdesc))); + RTW_INFO("Offset04(0x%08x)\n", *((u32 *)(ptxdesc + 4))); + RTW_INFO("Offset08(0x%08x)\n", *((u32 *)(ptxdesc + 8))); + RTW_INFO("Offset12(0x%08x)\n", *((u32 *)(ptxdesc + 12))); + RTW_INFO("Offset16(0x%08x)\n", *((u32 *)(ptxdesc + 16))); + RTW_INFO("Offset20(0x%08x)\n", *((u32 *)(ptxdesc + 20))); + RTW_INFO("Offset24(0x%08x)\n", *((u32 *)(ptxdesc + 24))); + RTW_INFO("Offset28(0x%08x)\n", *((u32 *)(ptxdesc + 28))); + RTW_INFO("Offset32(0x%08x)\n", *((u32 *)(ptxdesc + 32))); + RTW_INFO("Offset36(0x%08x)\n", *((u32 *)(ptxdesc + 36))); + RTW_INFO("Offset40(0x%08x)\n", *((u32 *)(ptxdesc + 40))); + RTW_INFO("Offset44(0x%08x)\n", *((u32 *)(ptxdesc + 44))); + RTW_INFO("=====================================\n"); + } +} + +/* + * Description: + * + * Parameters: + * pxmitframe xmitframe + * pbuf where to fill tx desc + */ +void rtl8821c_update_txdesc(struct xmit_frame *pxmitframe, u8 *pbuf) +{ + fill_default_txdesc(pxmitframe, pbuf); + rtl8821c_cal_txdesc_chksum(pxmitframe->padapter, pbuf); + rtl8821c_dbg_dump_tx_desc(pxmitframe->padapter, pxmitframe->frame_tag, pbuf); +} + +/* + * Description: + * In normal chip, we should send some packet to HW which will be used by FW + * in FW LPS mode. + * The function is to fill the Tx descriptor of this packets, + * then FW can tell HW to send these packet directly. + */ +static void fill_fake_txdesc(PADAPTER adapter, u8 *pDesc, u32 BufferLen, + u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct xmit_priv *pxmitpriv = &adapter->xmitpriv; + u32 desc_size = 0; + u8 hw_port = rtw_hal_get_port(adapter); + + rtw_halmac_get_tx_desc_size(adapter_to_dvobj(adapter), &desc_size); + + /* Clear all status */ + _rtw_memset(pDesc, 0, desc_size); + + SET_TX_DESC_LS_8821C(pDesc, 1); + + SET_TX_DESC_OFFSET_8821C(pDesc, desc_size); + + SET_TX_DESC_TXPKTSIZE_8821C(pDesc, BufferLen); + SET_TX_DESC_QSEL_8821C(pDesc, QSLT_MGNT); /* Fixed queue of Mgnt queue */ + + if (pmlmeext->cur_wireless_mode & WIRELESS_11B) + SET_TX_DESC_RATE_ID_8821C(pDesc, RATEID_IDX_B); + else + SET_TX_DESC_RATE_ID_8821C(pDesc, RATEID_IDX_G); + + /* Set NAVUSEHDR to prevent Ps-poll AId filed to be changed to error vlaue by HW */ + if (_TRUE == IsPsPoll) + SET_TX_DESC_NAVUSEHDR_8821C(pDesc, 1); + else { + SET_TX_DESC_DISQSELSEQ_8821C(pDesc, 1); + SET_TX_DESC_EN_HWSEQ_8821C(pDesc, 1); + SET_TX_DESC_HW_SSN_SEL_8821C(pDesc, pxmitpriv->hw_ssn_seq_no);/*pattrib->hw_ssn_sel*/ + SET_TX_DESC_EN_HWEXSEQ_8821C(pDesc, 0); + } + + if (_TRUE == IsBTQosNull) + SET_TX_DESC_BT_NULL_8821C(pDesc, 1); + + SET_TX_DESC_USE_RATE_8821C(pDesc, 1); + SET_TX_DESC_DATARATE_8821C(pDesc, MRateToHwRate(pmlmeext->tx_rate)); + +#ifdef CONFIG_MCC_MODE + /* config Null data retry number */ + if (IsPsPoll == _FALSE && IsBTQosNull == _FALSE && bDataFrame == _FALSE) { + if (rtw_hal_check_mcc_status(adapter, MCC_STATUS_PROCESS_MCC_START_SETTING)) { + u8 rty_num = adapter->mcc_adapterpriv.null_rty_num; + if (rty_num != 0) { + SET_TX_DESC_RTY_LMT_EN_8821C(pDesc, 1); + SET_TX_DESC_RTS_DATA_RTY_LMT_8821C(pDesc, rty_num); + } + } + } +#endif + + /* + * Encrypt the data frame if under security mode excepct null data. + */ + if (_TRUE == bDataFrame) { + u32 EncAlg; + + EncAlg = adapter->securitypriv.dot11PrivacyAlgrthm; + switch (EncAlg) { + case _NO_PRIVACY_: + SET_TX_DESC_SEC_TYPE_8821C(pDesc, 0x0); + break; + case _WEP40_: + case _WEP104_: + case _TKIP_: + SET_TX_DESC_SEC_TYPE_8821C(pDesc, 0x1); + break; + case _SMS4_: + SET_TX_DESC_SEC_TYPE_8821C(pDesc, 0x2); + break; + case _AES_: + SET_TX_DESC_SEC_TYPE_8821C(pDesc, 0x3); + break; + case _CCMP_256_: + case _GCMP_: + case _GCMP_256_: + SET_TX_DESC_SEC_TYPE_8821C(pDesc, 0x2); + break; + default: + SET_TX_DESC_SEC_TYPE_8821C(pDesc, 0x0); + break; + } + } + SET_TX_DESC_PORT_ID_8821C(pDesc, hw_port); + SET_TX_DESC_MULTIPLE_PORT_8821C(pDesc, hw_port); + +#if defined(CONFIG_USB_HCI) || defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + /* + * USB interface drop packet if the checksum of descriptor isn't correct. + * Using this checksum can let hardware recovery from packet bulk out error (e.g. Cancel URC, Bulk out error.). + */ + rtl8821c_cal_txdesc_chksum(adapter, pDesc); +#endif +} + +void rtl8821c_rxdesc2attribute(struct rx_pkt_attrib *pattrib, u8 *desc) +{ + /* initial value */ + _rtw_memset(pattrib, 0, sizeof(struct rx_pkt_attrib)); + + pattrib->pkt_len = (u16)GET_RX_DESC_PKT_LEN_8821C(desc); + pattrib->pkt_rpt_type = (GET_RX_DESC_C2H_8821C(desc)) ? C2H_PACKET : NORMAL_RX; + + if (pattrib->pkt_rpt_type == NORMAL_RX) { + /* Get from RX DESC */ + pattrib->crc_err = (u8)GET_RX_DESC_CRC32_8821C(desc); + pattrib->icv_err = (u8)GET_RX_DESC_ICV_ERR_8821C(desc); + + pattrib->drvinfo_sz = (u8)GET_RX_DESC_DRV_INFO_SIZE_8821C(desc) << 3; + pattrib->encrypt = (u8)GET_RX_DESC_SECURITY_8821C(desc); + pattrib->qos = (u8)GET_RX_DESC_QOS_8821C(desc); + pattrib->shift_sz = (u8)GET_RX_DESC_SHIFT_8821C(desc); + pattrib->physt = (u8)GET_RX_DESC_PHYST_8821C(desc); + pattrib->bdecrypted = (u8)GET_RX_DESC_SWDEC_8821C(desc) ? 0 : 1; + + pattrib->priority = (u8)GET_RX_DESC_TID_8821C(desc); + pattrib->amsdu = (u8)GET_RX_DESC_AMSDU_8821C(desc); + pattrib->mdata = (u8)GET_RX_DESC_MD_8821C(desc); + pattrib->mfrag = (u8)GET_RX_DESC_MF_8821C(desc); + + pattrib->seq_num = (u16)GET_RX_DESC_SEQ_8821C(desc); + pattrib->frag_num = (u8)GET_RX_DESC_FRAG_8821C(desc); + pattrib->ampdu = (u8)GET_RX_DESC_PAGGR_8821C(desc); + pattrib->ampdu_eof = (u8)GET_RX_DESC_RX_EOF_8821C(desc); + pattrib->ppdu_cnt = (u8)GET_RX_DESC_PPDU_CNT_8821C(desc); + pattrib->free_cnt = (u32)GET_RX_DESC_TSFL_8821C(desc); + + pattrib->bw = CHANNEL_WIDTH_MAX; + pattrib->data_rate = (u8)GET_RX_DESC_RX_RATE_8821C(desc); + } +} + +void rtl8821c_query_rx_desc(union recv_frame *precvframe, u8 *pdesc) +{ + rtl8821c_rxdesc2attribute(&precvframe->u.hdr.attrib, pdesc); +} + +static void InitBeaconParameters(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + /* TBTT setup time */ + rtw_write8(adapter, REG_TBTT_PROHIBIT_8821C, TBTT_PROHIBIT_SETUP_TIME); + + /* TBTT hold time: 0x540[19:8] */ + rtw_write8(adapter, REG_TBTT_PROHIBIT_8821C + 1, TBTT_PROHIBIT_HOLD_TIME_STOP_BCN & 0xFF); + rtw_write8(adapter, REG_TBTT_PROHIBIT_8821C + 2, + (rtw_read8(adapter, REG_TBTT_PROHIBIT_8821C + 2) & 0xF0) | (TBTT_PROHIBIT_HOLD_TIME_STOP_BCN >> 8)); + + rtw_write8(adapter, REG_DRVERLYINT_8821C, DRIVER_EARLY_INT_TIME_8821C); /* 5ms */ + rtw_write8(adapter, REG_BCNDMATIM_8821C, BCN_DMA_ATIME_INT_TIME_8821C); /* 2ms */ + + /* + * Suggested by designer timchen. Change beacon AIFS to the largest number + * beacause test chip does not contension before sending beacon. + */ + rtw_write16(adapter, REG_BCNTCFG_8821C, 0x4413); +} + +static void beacon_function_enable(PADAPTER adapter, u8 Enable, u8 Linked) +{ + hw_bcn_ctrl_add(adapter, get_hw_port(adapter), BIT_DIS_TSF_UDT_8821C | BIT_EN_BCN_FUNCTION_8821C); +} + +static void set_beacon_related_registers(PADAPTER adapter) +{ + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + + /* reset TSF, enable update TSF, correcting TSF On Beacon */ +#if 0 + /* * REG_MBSSID_BCN_SPACE */ + /* * REG_BCNDMATIM */ + /* * REG_ATIMWND */ + /* * REG_TBTT_PROHIBIT */ + /* * REG_DRVERLYINT */ + /* * REG_BCN_MAX_ERR */ + /* * REG_BCNTCFG (0x510) */ + /* * REG_DUAL_TSF_RST */ + /* * REG_BCN_CTRL (0x550) */ +#endif + + /* ATIM window */ + rtw_write16(adapter, REG_ATIMWND_8821C, 2); + + /* Beacon interval (in unit of TU). */ + rtw_hal_set_hwreg(adapter, HW_VAR_BEACON_INTERVAL, (u8 *)&pmlmeinfo->bcn_interval); + + InitBeaconParameters(adapter); + + rtw_write8(adapter, REG_SLOT_8821C, 0x09); + + /* Reset TSF Timer to zero */ + hw_tsf_reset(adapter); + + rtw_write8(adapter, REG_RXTSF_OFFSET_CCK_8821C, 0x50); + rtw_write8(adapter, REG_RXTSF_OFFSET_OFDM_8821C, 0x50); + + beacon_function_enable(adapter, _TRUE, _TRUE); + + ResumeTxBeacon(adapter); +} + +void rtl8821c_set_hal_ops(PADAPTER adapter) +{ + struct hal_ops *ops_func = &adapter->hal_func; + + /*** initialize section ***/ + ops_func->read_chip_version = read_chip_version; + /* + ops->init_default_value = NULL; + */ + ops_func->read_adapter_info = rtl8821c_read_efuse; + ops_func->hal_power_on = rtl8821c_power_on; + ops_func->hal_power_off = rtl8821c_power_off; + + ops_func->dm_init = rtl8821c_phy_init_dm_priv; + ops_func->dm_deinit = rtl8821c_phy_deinit_dm_priv; + + /*** xmit section ***/ + /* + ops->init_xmit_priv = NULL; + ops->free_xmit_priv = NULL; + ops->hal_xmit = NULL; + ops->mgnt_xmit = NULL; + ops->hal_xmitframe_enqueue = NULL; + #ifdef CONFIG_XMIT_THREAD_MODE + ops->xmit_thread_handler = NULL; + #endif + */ + /* + ops_func->run_thread = rtl8821c_run_thread; + ops_func->cancel_thread = rtl8821c_cancel_thread; + */ + /*** recv section ***/ + /* + ops->init_recv_priv = NULL; + ops->free_recv_priv = NULL; + #if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + ops->inirp_init = NULL; + ops->inirp_deinit = NULL; + #endif + */ + /*** interrupt hdl section ***/ + /* + ops->enable_interrupt = NULL; + ops->disable_interrupt = NULL; + */ + ops_func->check_ips_status = check_ips_status; + /* + #if defined(CONFIG_PCI_HCI) + ops->interrupt_handler = NULL; + #endif + #if defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT) + ops->interrupt_handler = NULL; + #endif + #if defined(CONFIG_PCI_HCI) + ops->irp_reset = NULL; + #endif + */ + + /*** DM section ***/ + ops_func->set_chnl_bw_handler = rtl8821c_set_channel_bw; + + ops_func->set_tx_power_level_handler = rtl8821c_set_tx_power_level; + ops_func->set_tx_power_index_handler = rtl8821c_set_tx_power_index; + ops_func->get_tx_power_index_handler = hal_com_get_txpwr_idx; + + ops_func->hal_dm_watchdog = rtl8821c_phy_haldm_watchdog; + + ops_func->GetHalODMVarHandler = GetHalODMVar; + ops_func->SetHalODMVarHandler = SetHalODMVar; + + ops_func->SetBeaconRelatedRegistersHandler = set_beacon_related_registers; + +#ifdef CONFIG_ANTENNA_DIVERSITY + /* + ops->AntDivBeforeLinkHandler = NULL; + ops->AntDivCompareHandler = NULL; + */ +#endif + /* + ops->interface_ps_func = NULL; + */ + + ops_func->read_bbreg = rtl8821c_read_bb_reg; + ops_func->write_bbreg = rtl8821c_write_bb_reg; + ops_func->read_rfreg = rtl8821c_read_rf_reg; + ops_func->write_rfreg = rtl8821c_write_rf_reg; + ops_func->read_wmmedca_reg = rtl8821c_read_wmmedca_reg; + +#ifdef CONFIG_HOSTAPD_MLME + /* + ops->hostap_mgnt_xmit_entry = NULL; + */ +#endif + /* + ops->EfusePowerSwitch = NULL; + ops->BTEfusePowerSwitch = NULL; + ops->ReadEFuse = NULL; + ops->EFUSEGetEfuseDefinition = NULL; + ops->EfuseGetCurrentSize = NULL; + ops->Efuse_PgPacketRead = NULL; + ops->Efuse_PgPacketWrite = NULL; + ops->Efuse_WordEnableDataWrite = NULL; + ops->Efuse_PgPacketWrite_BT = NULL; + */ +#ifdef DBG_CONFIG_ERROR_DETECT + ops_func->sreset_init_value = sreset_init_value; + ops_func->sreset_reset_value = sreset_reset_value; + ops_func->silentreset = sreset_reset; + ops_func->sreset_xmit_status_check = xmit_status_check; + ops_func->sreset_linked_status_check = linked_status_check; + ops_func->sreset_get_wifi_status = sreset_get_wifi_status; + ops_func->sreset_inprogress = sreset_inprogress; +#endif /* DBG_CONFIG_ERROR_DETECT */ + +#ifdef CONFIG_IOL + /* + ops->IOL_exec_cmds_sync = NULL; + */ +#endif + + ops_func->hal_notch_filter = rtl8821c_notch_filter_switch; + ops_func->hal_mac_c2h_handler = c2h_handler_rtl8821c; + ops_func->fill_h2c_cmd = rtl8821c_fillh2ccmd; + ops_func->fill_fake_txdesc = fill_fake_txdesc; + ops_func->fw_dl = rtl8821c_fw_dl; + +#ifdef CONFIG_LPS_PG + ops_func->fw_mem_dl = rtl8821c_fw_mem_dl; +#endif +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + /* + ops->clear_interrupt = NULL; + */ +#endif + /* + ops_func->hal_get_tx_buff_rsvd_page_num = NULL; + */ +#ifdef CONFIG_GPIO_API + /* + ops->update_hisr_hsisr_ind = NULL; + */ +#endif + + /* HALMAC related functions */ + ops_func->init_mac_register = rtl8821c_init_phy_parameter_mac; + ops_func->init_phy = rtl8821c_phy_init; + +} diff --git a/hal/rtl8821c/rtl8821c_phy.c b/hal/rtl8821c/rtl8821c_phy.c new file mode 100644 index 0000000..081de9f --- /dev/null +++ b/hal/rtl8821c/rtl8821c_phy.c @@ -0,0 +1,1376 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821C_PHY_C_ + +#include /* HAL_DATA_TYPE */ +#include "../hal_halmac.h" /* REG_CCK_CHECK_8821C */ +#include "rtl8821c.h" + + +/* + * Description: + * Initialize Register definition offset for Radio Path A/B/C/D + * The initialization value is constant and it should never be changes + */ +static void bb_rf_register_definition(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + /* RF Interface Sowrtware Control */ + hal->PHYRegDef[RF_PATH_A].rfintfs = rFPGA0_XAB_RFInterfaceSW; + hal->PHYRegDef[RF_PATH_B].rfintfs = rFPGA0_XAB_RFInterfaceSW; + + /* RF Interface Output (and Enable) */ + hal->PHYRegDef[RF_PATH_A].rfintfo = rFPGA0_XA_RFInterfaceOE; + hal->PHYRegDef[RF_PATH_B].rfintfo = rFPGA0_XB_RFInterfaceOE; + + /* RF Interface (Output and) Enable */ + hal->PHYRegDef[RF_PATH_A].rfintfe = rFPGA0_XA_RFInterfaceOE; + hal->PHYRegDef[RF_PATH_B].rfintfe = rFPGA0_XB_RFInterfaceOE; + + hal->PHYRegDef[RF_PATH_A].rf3wireOffset = rA_LSSIWrite_Jaguar; + hal->PHYRegDef[RF_PATH_B].rf3wireOffset = rB_LSSIWrite_Jaguar; + + hal->PHYRegDef[RF_PATH_A].rfHSSIPara2 = rHSSIRead_Jaguar; + hal->PHYRegDef[RF_PATH_B].rfHSSIPara2 = rHSSIRead_Jaguar; + + /* Tranceiver Readback LSSI/HSPI mode */ + hal->PHYRegDef[RF_PATH_A].rfLSSIReadBack = rA_SIRead_Jaguar; + hal->PHYRegDef[RF_PATH_B].rfLSSIReadBack = rB_SIRead_Jaguar; + hal->PHYRegDef[RF_PATH_A].rfLSSIReadBackPi = rA_PIRead_Jaguar; + hal->PHYRegDef[RF_PATH_B].rfLSSIReadBackPi = rB_PIRead_Jaguar; +} + +static void init_bb_rf(PADAPTER adapter) +{ + u8 val8; + u16 val16; + + + /* Enable BB and RF */ + val8 = rtw_read8(adapter, REG_SYS_FUNC_EN_8821C); + if (IS_HARDWARE_TYPE_8821CU(adapter)) + val8 |= BIT_FEN_USBA_8821C; + else if (IS_HARDWARE_TYPE_8821CE(adapter)) + val8 |= BIT_FEN_PCIEA_8821C; + rtw_write8(adapter, REG_SYS_FUNC_EN_8821C, val8); + + /* + * 8821C MP Chip => Reset BB/RF ?? + * Need to set BBRSTB and GLB_RSTB = 1->0->1 to generate a postive edge and negtive edge for BB + */ + val8 |= BIT_FEN_BB_GLB_RSTN_8821C | BIT_FEN_BBRSTB_8821C; + rtw_write8(adapter, REG_SYS_FUNC_EN_8821C, val8); + val8 &= ~(BIT_FEN_BB_GLB_RSTN_8821C | BIT_FEN_BBRSTB_8821C); + rtw_write8(adapter, REG_SYS_FUNC_EN_8821C, val8); + val8 |= BIT_FEN_BB_GLB_RSTN_8821C | BIT_FEN_BBRSTB_8821C; + rtw_write8(adapter, REG_SYS_FUNC_EN_8821C, val8); + + val8 = BIT_RF_EN_8821C | BIT_RF_RSTB_8821C | BIT_RF_SDMRSTB_8821C; + /* 0x1F[7:0] = 0x07 PathA RF Power On */ + rtw_write8(adapter, REG_RF_CTRL_8821C, val8); + rtw_usleep_os(10); + + /*0xEC [31:24],BIT_WLRF1_CTRL, For WLRF1 control*/ + /* 0xEF[7:0] = 0x07 for RFE Type=2,BTG RF Power On*/ + rtw_write8(adapter, REG_WLRF1_8821C + 3, val8); + rtw_usleep_os(10); + +} + +u8 rtl8821c_init_phy_parameter_mac(PADAPTER adapter) +{ + u8 ret = _FAIL; + PHAL_DATA_TYPE hal; + + hal = GET_HAL_DATA(adapter); + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + ret = phy_ConfigMACWithParaFile(adapter, PHY_FILE_MAC_REG); + if (ret == _FAIL) +#endif /* CONFIG_LOAD_PHY_PARA_FROM_FILE */ + { + odm_config_mac_with_header_file(&hal->odmpriv); + ret = _SUCCESS; + } + + return ret; +} + +static u8 _init_phy_parameter_bb(PADAPTER Adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(Adapter); + u8 ret = _TRUE; + int res; + enum hal_status status; + + + /* + * 1. Read PHY_REG.TXT BB INIT!! + */ +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + res = phy_ConfigBBWithParaFile(Adapter, PHY_FILE_PHY_REG, CONFIG_BB_PHY_REG); + if (res == _FAIL) +#endif + { + ret = _FALSE; + status = odm_config_bb_with_header_file(&hal->odmpriv, CONFIG_BB_PHY_REG); + if (HAL_STATUS_SUCCESS == status) + ret = _TRUE; + } + + if (ret != _TRUE) { + RTW_INFO("%s: Write BB Reg Fail!!", __FUNCTION__); + goto exit; + } + +#ifdef CONFIG_MP_INCLUDED + if (Adapter->registrypriv.mp_mode == 1) { + /* + * 1.1 Read PHY_REG_MP.TXT BB INIT!! + */ +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + res = phy_ConfigBBWithMpParaFile(Adapter, PHY_FILE_PHY_REG_MP); + if (res == _FAIL) +#endif + { + ret = _FALSE; + status = odm_config_bb_with_header_file(&hal->odmpriv, CONFIG_BB_PHY_REG_MP); + if (HAL_STATUS_SUCCESS == status) + ret = _TRUE; + } + + if (ret != _TRUE) { + RTW_INFO("%s : Write BB Reg MP Fail!!", __FUNCTION__); + goto exit; + } + } +#endif /* CONFIG_MP_INCLUDED */ + + /* + * 2. Read BB AGC table Initialization + */ +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + res = phy_ConfigBBWithParaFile(Adapter, PHY_FILE_AGC_TAB, CONFIG_BB_AGC_TAB); + if (res == _FAIL) +#endif + { + ret = _FALSE; + status = odm_config_bb_with_header_file(&hal->odmpriv, CONFIG_BB_AGC_TAB); + if (HAL_STATUS_SUCCESS == status) + ret = _TRUE; + } + + if (ret != _TRUE) { + RTW_INFO("%s: AGC Table Fail\n", __FUNCTION__); + goto exit; + } + +exit: + return ret; +} + +static u8 init_bb_reg(PADAPTER adapter) +{ + u8 ret = _TRUE; + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + + /* + * Config BB and AGC + */ + ret = _init_phy_parameter_bb(adapter); + + if (rtw_phydm_set_crystal_cap(adapter, hal->crystal_cap) == _FALSE) { + RTW_ERR("Init crystal_cap failed\n"); + rtw_warn_on(1); + ret = _FALSE; + } + + phy_set_bb_reg(adapter, rCCK0_FalseAlarmReport, BIT18 | BIT22, 0); + return ret; +} + +static u8 _init_phy_parameter_rf(PADAPTER adapter) +{ + u32 val32 = 0; + enum rf_path eRFPath; + PBB_REGISTER_DEFINITION_T pPhyReg; + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + enum hal_status status; + int res; + u8 ret = _TRUE; + + + /* + * Initialize RF + */ + for (eRFPath = RF_PATH_A; eRFPath < hal_spec->rf_reg_path_num; eRFPath++) { + pPhyReg = &hal->PHYRegDef[eRFPath]; + + /* Initialize RF from configuration file */ + switch (eRFPath) { + case RF_PATH_A: +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + res = PHY_ConfigRFWithParaFile(adapter, PHY_FILE_RADIO_A, eRFPath); + if (res == _FAIL) +#endif + { + ret = _FALSE; + status = odm_config_rf_with_header_file(&hal->odmpriv, CONFIG_RF_RADIO, eRFPath); + if (HAL_STATUS_SUCCESS == status) + ret = _TRUE; + } + break; + case RF_PATH_B: +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + res = PHY_ConfigRFWithParaFile(adapter, PHY_FILE_RADIO_B, eRFPath); + if (res == _FAIL) +#endif + { + ret = _FALSE; + status = odm_config_rf_with_header_file(&hal->odmpriv, CONFIG_RF_RADIO, eRFPath); + if (HAL_STATUS_SUCCESS == status) + ret = _TRUE; + } + break; + default: + RTW_INFO("Unknown RF path!! %d\r\n", eRFPath); + break; + } + + if (ret != _TRUE) + goto exit; + } + + /* + * Configuration of Tx Power Tracking + */ +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + res = PHY_ConfigRFWithTxPwrTrackParaFile(adapter, PHY_FILE_TXPWR_TRACK); + if (res == _FAIL) +#endif + { + ret = _FALSE; + status = odm_config_rf_with_tx_pwr_track_header_file(&hal->odmpriv); + if (HAL_STATUS_SUCCESS == status) + ret = _TRUE; + } + if (ret != _TRUE) + goto exit; + +exit: + return ret; +} + +static u8 init_rf_reg(PADAPTER adapter) +{ + u8 ret = _TRUE; + + + ret = _init_phy_parameter_rf(adapter); + + return ret; +} +u8 rtl8821c_phy_init(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct dm_struct *phydm = &hal->odmpriv; + + bb_rf_register_definition(adapter); + + init_bb_rf(adapter); + + if (_FALSE == config_phydm_parameter_init_8821c(phydm, ODM_PRE_SETTING)) + return _FALSE; + + if (_FALSE == init_bb_reg(adapter)) + return _FALSE; + + if (_FALSE == init_rf_reg(adapter)) + return _FALSE; + + if (_FALSE == config_phydm_parameter_init_8821c(phydm, ODM_POST_SETTING)) + return _FALSE; + + hal->phy_spec.trx_cap = query_phydm_trx_capability(phydm); + hal->phy_spec.stbc_cap = query_phydm_stbc_capability(phydm); + hal->phy_spec.ldpc_cap = query_phydm_ldpc_capability(phydm); + hal->phy_spec.txbf_param = query_phydm_txbf_parameters(phydm); + hal->phy_spec.txbf_cap = query_phydm_txbf_capability(phydm); + /*rtw_dump_phy_cap(RTW_DBGDUMP, adapter);*/ + return _TRUE; +} + +static u32 phy_calculatebitshift(u32 mask) +{ + u32 i; + + + for (i = 0; i <= 31; i++) + if (mask & BIT(i)) + break; + + return i; +} + +u32 rtl8821c_read_bb_reg(PADAPTER adapter, u32 addr, u32 mask) +{ + u32 val = 0, val_org, shift; + + +#if (DISABLE_BB_RF == 1) + return 0; +#endif + + val_org = rtw_read32(adapter, addr); + shift = phy_calculatebitshift(mask); + val = (val_org & mask) >> shift; + + return val; +} + +void rtl8821c_write_bb_reg(PADAPTER adapter, u32 addr, u32 mask, u32 val) +{ + u32 val_org, shift; + + +#if (DISABLE_BB_RF == 1) + return; +#endif + + if (mask != 0xFFFFFFFF) { + /* not "double word" write */ + val_org = rtw_read32(adapter, addr); + shift = phy_calculatebitshift(mask); + val = ((val_org & (~mask)) | ((val << shift) & mask)); + } + + rtw_write32(adapter, addr, val); +} + +u32 rtl8821c_read_rf_reg(PADAPTER adapter, enum rf_path path, u32 addr, u32 mask) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + u32 val = 0; + + val = config_phydm_read_rf_reg_8821c(phydm, path, addr, mask); + if (!config_phydm_read_rf_check_8821c(val)) + RTW_INFO(FUNC_ADPT_FMT ": read RF reg path=%d addr=0x%x mask=0x%x FAIL!\n", + FUNC_ADPT_ARG(adapter), path, addr, mask); + return val; +} + +void rtl8821c_write_rf_reg(PADAPTER adapter, enum rf_path path, u32 addr, u32 mask, u32 val) +{ + struct dm_struct *phydm = adapter_to_phydm(adapter); + u8 ret; + + ret = config_phydm_write_rf_reg_8821c(phydm, path, addr, mask, val); + if (_FALSE == ret) + RTW_INFO(FUNC_ADPT_FMT ": write RF reg path=%d addr=0x%x mask=0x%x val=0x%x FAIL!\n", + FUNC_ADPT_ARG(adapter), path, addr, mask, val); + +} + +void rtl8821c_set_tx_power_level(PADAPTER adapter, u8 channel) +{ + u8 path = RF_PATH_A; + struct dm_struct *phydm = adapter_to_phydm(adapter); + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + u8 under_survey_ch = phy_check_under_survey_ch(adapter); + u8 under_24g = (hal->current_band_type == BAND_ON_2_4G); + + /*((hal->RFEType == 2) || (hal->RFEType == 4) || (hal->RFEType == 7))*/ + if ((channel <= 14) && (SWITCH_TO_BTG == query_phydm_default_rf_set_8821c(phydm))) + path = RF_PATH_B; + + /*if (adapter->registrypriv.mp_mode == 1)*/ + if (under_24g) + phy_set_tx_power_index_by_rate_section(adapter, path, channel, CCK); + + phy_set_tx_power_index_by_rate_section(adapter, path, channel, OFDM); + if (!under_survey_ch) { + phy_set_tx_power_index_by_rate_section(adapter, path, channel, HT_MCS0_MCS7); + phy_set_tx_power_index_by_rate_section(adapter, path, channel, VHT_1SSMCS0_1SSMCS9); + } +} + +/* + * Parameters: + * padatper + * powerindex power index for rate + * rfpath Antenna(RF) path, type "enum rf_path" + * rate data rate, type "enum MGN_RATE" + */ +void rtl8821c_set_tx_power_index(PADAPTER adapter, u32 powerindex, enum rf_path rfpath, u8 rate) +{ + HAL_DATA_TYPE *hal = GET_HAL_DATA(adapter); + struct dm_struct *phydm = adapter_to_phydm(adapter); + u8 reg_path; + u8 shift = 0; + boolean write_ret; + + if (!IS_1T_RATE(rate)) { + RTW_ERR(FUNC_ADPT_FMT" invalid rate(%s)\n", FUNC_ADPT_ARG(adapter), MGN_RATE_STR(rate)); + rtw_warn_on(1); + goto exit; + } + + reg_path = RF_PATH_A; + rate = MRateToHwRate(rate); + + /* + * For 8821C, phydm api use 4 bytes txagc value + * driver must combine every four 1 byte to one 4 byte and send to phydm api + */ + shift = rate % 4; + hal->txagc_set_buf |= ((powerindex & 0xff) << (shift * 8)); + + if (shift != 3 && rate != DESC_RATEVHTSS1MCS9) + goto exit; + + rate = rate & 0xFC; + write_ret = config_phydm_write_txagc_8821c(phydm, hal->txagc_set_buf, reg_path, rate); + + if (write_ret == true && !DBG_TX_POWER_IDX) + goto clear_buf; + + RTW_INFO(FUNC_ADPT_FMT" (index:0x%08x, %c, rate:%s(0x%02x), disable api:%d) from %c %s\n" + , FUNC_ADPT_ARG(adapter), hal->txagc_set_buf, rf_path_char(reg_path) + , HDATA_RATE(rate), rate, phydm->is_disable_phy_api + , rf_path_char(rfpath) + , write_ret == true ? "OK" : "FAIL"); + + rtw_warn_on(write_ret != true); + +clear_buf: + hal->txagc_set_buf = 0; + +exit: + return; +} + +/* + * Description: + * Check need to switch band or not + * Parameters: + * channelToSW channel wiii be switch to + * Return: + * _TRUE need to switch band + * _FALSE not need to switch band + */ +static u8 need_switch_band(PADAPTER adapter, u8 channelToSW) +{ + u8 u1tmp = 0; + u8 ret_value = _TRUE; + u8 Band = BAND_ON_5G, BandToSW = BAND_ON_5G; + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + Band = hal->current_band_type; + + /* Use current swich channel to judge Band Type and switch Band if need */ + if (channelToSW > 14) + BandToSW = BAND_ON_5G; + else + BandToSW = BAND_ON_2_4G; + + if (BandToSW != Band) { + /* record current band type for other hal use */ + hal->current_band_type = (BAND_TYPE)BandToSW; + ret_value = _TRUE; + } else + ret_value = _FALSE; + + return ret_value; +} + +static u8 get_pri_ch_id(PADAPTER adapter) +{ + u8 pri_ch_idx = 0; + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + + if (hal->current_channel_bw == CHANNEL_WIDTH_80) { + /* primary channel is at lower subband of 80MHz & 40MHz */ + if ((hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) && (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER)) + pri_ch_idx = VHT_DATA_SC_20_LOWEST_OF_80MHZ; + /* primary channel is at lower subband of 80MHz & upper subband of 40MHz */ + else if ((hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) && (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER)) + pri_ch_idx = VHT_DATA_SC_20_LOWER_OF_80MHZ; + /* primary channel is at upper subband of 80MHz & lower subband of 40MHz */ + else if ((hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) && (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER)) + pri_ch_idx = VHT_DATA_SC_20_UPPER_OF_80MHZ; + /* primary channel is at upper subband of 80MHz & upper subband of 40MHz */ + else if ((hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) && (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER)) + pri_ch_idx = VHT_DATA_SC_20_UPPERST_OF_80MHZ; + else { + if (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) + pri_ch_idx = VHT_DATA_SC_40_LOWER_OF_80MHZ; + else if (hal->nCur80MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) + pri_ch_idx = VHT_DATA_SC_40_UPPER_OF_80MHZ; + else + RTW_INFO("SCMapping: DONOT CARE Mode Setting\n"); + } + } else if (hal->current_channel_bw == CHANNEL_WIDTH_40) { + /* primary channel is at upper subband of 40MHz */ + if (hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_UPPER) + pri_ch_idx = VHT_DATA_SC_20_UPPER_OF_80MHZ; + /* primary channel is at lower subband of 40MHz */ + else if (hal->nCur40MhzPrimeSC == HAL_PRIME_CHNL_OFFSET_LOWER) + pri_ch_idx = VHT_DATA_SC_20_LOWER_OF_80MHZ; + else + RTW_INFO("SCMapping: DONOT CARE Mode Setting\n"); + } + + return pri_ch_idx; +} + +static void mac_switch_bandwidth(PADAPTER adapter, u8 pri_ch_idx) +{ + u8 channel = 0, bw = 0; + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + int err; + + channel = hal->current_channel; + bw = hal->current_channel_bw; + err = rtw_halmac_set_bandwidth(adapter_to_dvobj(adapter), channel, pri_ch_idx, bw); + if (err) { + RTW_INFO(FUNC_ADPT_FMT ": (channel=%d, pri_ch_idx=%d, bw=%d) fail\n", + FUNC_ADPT_ARG(adapter), channel, pri_ch_idx, bw); + } +} +u32 phy_get_tx_bbswing_8821c(_adapter *adapter, BAND_TYPE band, u8 rf_path) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(adapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + struct dm_rf_calibration_struct *pRFCalibrateInfo = &(pDM_Odm->rf_calibrate_info); + s8 bbSwing_2G = -1 * GetRegTxBBSwing_2G(adapter); + s8 bbSwing_5G = -1 * GetRegTxBBSwing_5G(adapter); + u32 out = 0x200; + const s8 AUTO = -1; + + if (pHalData->bautoload_fail_flag) { + if (band == BAND_ON_2_4G) { + pRFCalibrateInfo->bb_swing_diff_2g = bbSwing_2G; + if (bbSwing_2G == 0) + out = 0x200; /* 0 dB */ + else if (bbSwing_2G == -3) + out = 0x16A; /* -3 dB */ + else if (bbSwing_2G == -6) + out = 0x101; /* -6 dB */ + else if (bbSwing_2G == -9) + out = 0x0B6; /* -9 dB */ + else { + if (pHalData->ExternalPA_2G) { + pRFCalibrateInfo->bb_swing_diff_2g = -3; + out = 0x16A; + } else { + pRFCalibrateInfo->bb_swing_diff_2g = 0; + out = 0x200; + } + } + } else if (band == BAND_ON_5G) { + pRFCalibrateInfo->bb_swing_diff_5g = bbSwing_5G; + if (bbSwing_5G == 0) + out = 0x200; /* 0 dB */ + else if (bbSwing_5G == -3) + out = 0x16A; /* -3 dB */ + else if (bbSwing_5G == -6) + out = 0x101; /* -6 dB */ + else if (bbSwing_5G == -9) + out = 0x0B6; /* -9 dB */ + else { + if (pHalData->external_pa_5g) { + pRFCalibrateInfo->bb_swing_diff_5g = -3; + out = 0x16A; + } else { + pRFCalibrateInfo->bb_swing_diff_5g = 0; + out = 0x200; + } + } + } else { + pRFCalibrateInfo->bb_swing_diff_2g = -3; + pRFCalibrateInfo->bb_swing_diff_5g = -3; + out = 0x16A; /* -3 dB */ + } + } else { + u32 swing = 0, onePathSwing = 0; + + if (band == BAND_ON_2_4G) { + if (GetRegTxBBSwing_2G(adapter) == AUTO) + swing = pHalData->tx_bbswing_24G; + else if (bbSwing_2G == 0) + swing = 0x00; /* 0 dB */ + else if (bbSwing_2G == -3) + swing = 0x55; /* -3 dB */ + else if (bbSwing_2G == -6) + swing = 0xAA; /* -6 dB */ + else if (bbSwing_2G == -9) + swing = 0xFF; /* -9 dB */ + else + swing = 0x00; + } else { + if (GetRegTxBBSwing_5G(adapter) == AUTO) + swing = pHalData->tx_bbswing_5G; + else if (bbSwing_5G == 0) + swing = 0x00; /* 0 dB */ + else if (bbSwing_5G == -3) + swing = 0x55; /* -3 dB */ + else if (bbSwing_5G == -6) + swing = 0xAA; /* -6 dB */ + else if (bbSwing_5G == -9) + swing = 0xFF; /* -9 dB */ + else + swing = 0x00; + } + + if (rf_path == RF_PATH_A) + onePathSwing = (swing & 0x3) >> 0; /* 0xC6/C7[1:0] */ + + if (onePathSwing == 0x0) { + if (band == BAND_ON_2_4G) + pRFCalibrateInfo->bb_swing_diff_2g = 0; + else + pRFCalibrateInfo->bb_swing_diff_5g = 0; + out = 0x200; /* 0 dB */ + } else if (onePathSwing == 0x1) { + if (band == BAND_ON_2_4G) + pRFCalibrateInfo->bb_swing_diff_2g = -3; + else + pRFCalibrateInfo->bb_swing_diff_5g = -3; + out = 0x16A; /* -3 dB */ + } else if (onePathSwing == 0x2) { + if (band == BAND_ON_2_4G) + pRFCalibrateInfo->bb_swing_diff_2g = -6; + else + pRFCalibrateInfo->bb_swing_diff_5g = -6; + out = 0x101; /* -6 dB */ + } else if (onePathSwing == 0x3) { + if (band == BAND_ON_2_4G) + pRFCalibrateInfo->bb_swing_diff_2g = -9; + else + pRFCalibrateInfo->bb_swing_diff_5g = -9; + out = 0x0B6; /* -9 dB */ + } + } + + /* RTW_INFO("<=== PHY_GetTxBBSwing_8812C, out = 0x%X\n", out); */ + + return out; +} + +void phy_set_bb_swing_by_band_8821c(_adapter *adapter, u8 band, u8 previous_band) +{ + s8 BBDiffBetweenBand = 0; + struct dm_struct *pDM_Odm = adapter_to_phydm(adapter); + struct dm_rf_calibration_struct *pRFCalibrateInfo = &(pDM_Odm->rf_calibrate_info); + + phy_set_bb_reg(adapter, rA_TxScale_Jaguar, 0xFFE00000, + phy_get_tx_bbswing_8821c(adapter, (BAND_TYPE)band, RF_PATH_A)); /* 0xC1C[31:21] */ + + /* When TxPowerTrack is ON, we should take care of the change of BB swing. */ + /* That is, reset all info to trigger Tx power tracking. */ + { + + if (band != previous_band) { + BBDiffBetweenBand = (pRFCalibrateInfo->bb_swing_diff_2g - pRFCalibrateInfo->bb_swing_diff_5g); + BBDiffBetweenBand = (band == BAND_ON_2_4G) ? BBDiffBetweenBand : (-1 * BBDiffBetweenBand); + pRFCalibrateInfo->default_ofdm_index += BBDiffBetweenBand * 2; + } + + odm_clear_txpowertracking_state(pDM_Odm); + } + +} + +void phy_switch_wireless_band_8821c(_adapter *adapter) +{ + u8 ret = 0; + PHAL_DATA_TYPE hal_data = GET_HAL_DATA(adapter); + struct dm_struct *pDM_Odm = &hal_data->odmpriv; + u8 current_band = hal_data->current_band_type; + + if (need_switch_band(adapter, hal_data->current_channel) == _TRUE) { +#ifdef CONFIG_BT_COEXIST + if (hal_data->EEPROMBluetoothCoexist) { + struct mlme_ext_priv *mlmeext; + + /* switch band under site survey or not, must notify to BT COEX */ + mlmeext = &adapter->mlmeextpriv; + if (mlmeext_scan_state(mlmeext) != SCAN_DISABLE) + rtw_btcoex_switchband_notify(_TRUE, hal_data->current_band_type); + else + rtw_btcoex_switchband_notify(_FALSE, hal_data->current_band_type); + } else + rtw_btcoex_wifionly_switchband_notify(adapter); +#else /* !CONFIG_BT_COEXIST */ + rtw_btcoex_wifionly_switchband_notify(adapter); +#endif /* CONFIG_BT_COEXIST */ + + /* hal->current_channel is center channel of pmlmeext->cur_channel(primary channel) */ + ret = config_phydm_switch_band_8821c(pDM_Odm, hal_data->current_channel); + + if (!ret) { + RTW_ERR("%s: config_phydm_switch_band_8821c fail\n", __func__); + rtw_warn_on(1); + return; + } + phy_set_bb_swing_by_band_8821c(adapter, hal_data->current_band_type, current_band); + } +} + +/* + * Description: + * Set channel & bandwidth & offset + */ +void rtl8821c_switch_chnl_and_set_bw(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(adapter); + struct dm_struct *pDM_Odm = &hal->odmpriv; + u8 center_ch = 0, ret = 0; + + if (adapter->bNotifyChannelChange) { + RTW_INFO("[%s] bSwChnl=%d, ch=%d, bSetChnlBW=%d, bw=%d\n", + __FUNCTION__, + hal->bSwChnl, + hal->current_channel, + hal->bSetChnlBW, + hal->current_channel_bw); + } + + if (RTW_CANNOT_RUN(adapter)) { + hal->bSwChnlAndSetBWInProgress = _FALSE; + return; + } + + /* set channel & Bandwidth register */ + /* 1. set switch band register if need to switch band */ + phy_switch_wireless_band_8821c(adapter); + + /* 2. set channel register */ + if (hal->bSwChnl) { + ret = config_phydm_switch_channel_8821c(pDM_Odm, hal->current_channel); + hal->bSwChnl = _FALSE; + + if (!ret) { + RTW_INFO("%s: config_phydm_switch_channel_8821c fail\n", __FUNCTION__); + rtw_warn_on(1); + return; + } + } + phydm_config_kfree(pDM_Odm, hal->current_channel); + + /* 3. set Bandwidth register */ + if (hal->bSetChnlBW) { + /* get primary channel index */ + u8 pri_ch_idx = get_pri_ch_id(adapter); + + /* 3.1 set MAC register */ + mac_switch_bandwidth(adapter, pri_ch_idx); + + /* 3.2 set BB/RF registet */ + ret = config_phydm_switch_bandwidth_8821c(pDM_Odm, pri_ch_idx, hal->current_channel_bw); + hal->bSetChnlBW = _FALSE; + + if (!ret) { + RTW_INFO("%s: config_phydm_switch_bandwidth_8821c fail\n", __FUNCTION__); + rtw_warn_on(1); + return; + } + } + + /* TX Power Setting */ + /* odm_clear_txpowertracking_state(pDM_Odm); */ + rtw_hal_set_tx_power_level(adapter, hal->current_channel); + + /* IQK */ + if ((hal->bNeedIQK == _TRUE) + || (adapter->registrypriv.mp_mode == 1)) { + #ifdef CONFIG_IQK_MONITOR + systime iqk_start_time = rtw_get_current_time(); + #endif + + /*phy_iq_calibrate_8821c(pDM_Odm, _FALSE);*/ + rtw_phydm_iqk_trigger(adapter); + + #ifdef CONFIG_IQK_MONITOR + RTW_INFO(ADPT_FMT" switch CH(%d) DO IQK : %d ms\n", + ADPT_ARG(adapter), hal->current_channel, rtw_get_passing_time_ms(iqk_start_time)); + #endif + hal->bNeedIQK = _FALSE; + } +} + +/* + * Description: + * Store channel setting to hal date + * Parameters: + * bSwitchChannel swith channel or not + * bSetBandWidth set band or not + * ChannelNum center channel + * ChnlWidth bandwidth + * ChnlOffsetOf40MHz channel offset for 40MHz Bandwidth + * ChnlOffsetOf80MHz channel offset for 80MHz Bandwidth + * CenterFrequencyIndex1 center channel index + */ + +void rtl8821c_handle_sw_chnl_and_set_bw( + PADAPTER Adapter, u8 bSwitchChannel, u8 bSetBandWidth, + u8 ChannelNum, enum channel_width ChnlWidth, u8 ChnlOffsetOf40MHz, + u8 ChnlOffsetOf80MHz, u8 CenterFrequencyIndex1) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(Adapter); + u8 tmpChannel = hal->current_channel; + enum channel_width tmpBW = hal->current_channel_bw; + u8 tmpnCur40MhzPrimeSC = hal->nCur40MhzPrimeSC; + u8 tmpnCur80MhzPrimeSC = hal->nCur80MhzPrimeSC; + u8 tmpCenterFrequencyIndex1 = hal->CurrentCenterFrequencyIndex1; + struct mlme_ext_priv *pmlmeext = &Adapter->mlmeextpriv; + + + /* check swchnl or setbw */ + if (!bSwitchChannel && !bSetBandWidth) { + RTW_INFO("%s: not switch channel and not set bandwidth\n", __FUNCTION__); + return; + } + + /* skip switch channel operation for current channel & ChannelNum(will be switch) are the same */ + if (bSwitchChannel) { + if (hal->current_channel != ChannelNum) { + if (HAL_IsLegalChannel(Adapter, ChannelNum)) + hal->bSwChnl = _TRUE; + else + return; + } + } + + /* check set BandWidth */ + if (bSetBandWidth) { + /* initial channel bw setting */ + if (hal->bChnlBWInitialized == _FALSE) { + hal->bChnlBWInitialized = _TRUE; + hal->bSetChnlBW = _TRUE; + } else if ((hal->current_channel_bw != ChnlWidth) || /* check whether need set band or not */ + (hal->nCur40MhzPrimeSC != ChnlOffsetOf40MHz) || + (hal->nCur80MhzPrimeSC != ChnlOffsetOf80MHz) || + (hal->CurrentCenterFrequencyIndex1 != CenterFrequencyIndex1)) + hal->bSetChnlBW = _TRUE; + } + + /* return if not need set bandwidth nor channel after check*/ + if (!hal->bSetChnlBW && !hal->bSwChnl && hal->bNeedIQK != _TRUE) + return; + + /* set channel number to hal data */ + if (hal->bSwChnl) { + hal->current_channel = ChannelNum; + hal->CurrentCenterFrequencyIndex1 = ChannelNum; + } + + /* set bandwidth info to hal data */ + if (hal->bSetChnlBW) { + hal->current_channel_bw = ChnlWidth; + hal->nCur40MhzPrimeSC = ChnlOffsetOf40MHz; + hal->nCur80MhzPrimeSC = ChnlOffsetOf80MHz; + hal->CurrentCenterFrequencyIndex1 = CenterFrequencyIndex1; + } + + /* switch channel & bandwidth */ + if (!RTW_CANNOT_RUN(Adapter)) + rtl8821c_switch_chnl_and_set_bw(Adapter); + else { + if (hal->bSwChnl) { + hal->current_channel = tmpChannel; + hal->CurrentCenterFrequencyIndex1 = tmpChannel; + } + + if (hal->bSetChnlBW) { + hal->current_channel_bw = tmpBW; + hal->nCur40MhzPrimeSC = tmpnCur40MhzPrimeSC; + hal->nCur80MhzPrimeSC = tmpnCur80MhzPrimeSC; + hal->CurrentCenterFrequencyIndex1 = tmpCenterFrequencyIndex1; + } + } +} + +/* + * Description: + * Change channel, bandwidth & offset + * Parameters: + * center_ch center channel + * bw bandwidth + * offset40 channel offset for 40MHz Bandwidth + * offset80 channel offset for 80MHz Bandwidth + */ +void rtl8821c_set_channel_bw(PADAPTER adapter, u8 center_ch, enum channel_width bw, u8 offset40, u8 offset80) +{ + rtl8821c_handle_sw_chnl_and_set_bw(adapter, _TRUE, _TRUE, center_ch, bw, offset40, offset80, center_ch); +} + +void rtl8821c_notch_filter_switch(PADAPTER adapter, bool enable) +{ + if (enable) + RTW_INFO("%s: Enable notch filter\n", __FUNCTION__); + else + RTW_INFO("%s: Disable notch filter\n", __FUNCTION__); +} +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 +/* REG_TXBF_CTRL (Offset 0x42C) */ +#define BITS_R_TXBF1_AID_8821C (BIT_MASK_R_TXBF1_AID_8821C << BIT_SHIFT_R_TXBF1_AID_8821C) +#define BIT_CLEAR_R_TXBF1_AID_8821C(x) ((x) & (~BITS_R_TXBF1_AID_8821C)) +#define BIT_SET_R_TXBF1_AID_8821C(x, v) (BIT_CLEAR_R_TXBF1_AID_8821C(x) | BIT_R_TXBF1_AID_8821C(v)) + +#define BITS_R_TXBF0_AID_8821C (BIT_MASK_R_TXBF0_AID_8821C << BIT_SHIFT_R_TXBF0_AID_8821C) +#define BIT_CLEAR_R_TXBF0_AID_8821C(x) ((x) & (~BITS_R_TXBF0_AID_8821C)) +#define BIT_SET_R_TXBF0_AID_8821C(x, v) (BIT_CLEAR_R_TXBF0_AID_8821C(x) | BIT_R_TXBF0_AID_8821C(v)) + +/* REG_NDPA_OPT_CTRL (Offset 0x45F) */ +#define BITS_R_NDPA_BW_8821C (BIT_MASK_R_NDPA_BW_8821C << BIT_SHIFT_R_NDPA_BW_8821C) +#define BIT_CLEAR_R_NDPA_BW_8821C(x) ((x) & (~BITS_R_NDPA_BW_8821C)) +#define BIT_SET_R_NDPA_BW_8821C(x, v) (BIT_CLEAR_R_NDPA_BW_8821C(x) | BIT_R_NDPA_BW_8821C(v)) + +/* REG_ASSOCIATED_BFMEE_SEL (Offset 0x714) */ +#define BITS_AID1_8821C (BIT_MASK_AID1_8821C << BIT_SHIFT_AID1_8821C) +#define BIT_CLEAR_AID1_8821C(x) ((x) & (~BITS_AID1_8821C)) +#define BIT_SET_AID1_8821C(x, v) (BIT_CLEAR_AID1_8821C(x) | BIT_AID1_8821C(v)) + +#define BITS_AID0_8821C (BIT_MASK_AID0_8821C << BIT_SHIFT_AID0_8821C) +#define BIT_CLEAR_AID0_8821C(x) ((x) & (~BITS_AID0_8821C)) +#define BIT_SET_AID0_8821C(x, v) (BIT_CLEAR_AID0_8821C(x) | BIT_AID0_8821C(v)) + +/* REG_MU_TX_CTL (Offset 0x14C0) */ +#define BIT_R_MU_P1_WAIT_STATE_EN_8821C BIT(16) + +#define BIT_SHIFT_R_MU_RL_8821C 12 +#define BITS_R_MU_RL_8821C (BIT_MASK_R_MU_RL_8821C << BIT_SHIFT_R_MU_RL_8821C) +#define BIT_R_MU_RL_8821C(x) (((x) & BIT_MASK_R_MU_RL_8821C) << BIT_SHIFT_R_MU_RL_8821C) +#define BIT_CLEAR_R_MU_RL_8821C(x) ((x) & (~BITS_R_MU_RL_8821C)) +#define BIT_SET_R_MU_RL_8821C(x, v) (BIT_CLEAR_R_MU_RL_8821C(x) | BIT_R_MU_RL_8821C(v)) + +#define BIT_SHIFT_R_MU_TAB_SEL_8821C 8 +#define BIT_MASK_R_MU_TAB_SEL_8821C 0x7 +#define BITS_R_MU_TAB_SEL_8821C (BIT_MASK_R_MU_TAB_SEL_8821C << BIT_SHIFT_R_MU_TAB_SEL_8821C) +#define BIT_R_MU_TAB_SEL_8821C(x) (((x) & BIT_MASK_R_MU_TAB_SEL_8821C) << BIT_SHIFT_R_MU_TAB_SEL_8821C) +#define BIT_CLEAR_R_MU_TAB_SEL_8821C(x) ((x) & (~BITS_R_MU_TAB_SEL_8821C)) +#define BIT_SET_R_MU_TAB_SEL_8821C(x, v) (BIT_CLEAR_R_MU_TAB_SEL_8821C(x) | BIT_R_MU_TAB_SEL_8821C(v)) + +#define BIT_R_EN_MU_MIMO_8821C BIT(7) + +#define BITS_R_MU_TABLE_VALID_8821C (BIT_MASK_R_MU_TABLE_VALID_8821C << BIT_SHIFT_R_MU_TABLE_VALID_8821C) +#define BIT_CLEAR_R_MU_TABLE_VALID_8821C(x) ((x) & (~BITS_R_MU_TABLE_VALID_8821C)) +#define BIT_SET_R_MU_TABLE_VALID_8821C(x, v) (BIT_CLEAR_R_MU_TABLE_VALID_8821C(x) | BIT_R_MU_TABLE_VALID_8821C(v)) + +/* REG_WMAC_MU_BF_CTL (Offset 0x1680) */ +#define BITS_WMAC_MU_BFRPTSEG_SEL_8821C (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C) +#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8821C(x) ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8821C)) +#define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8821C(x, v) (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8821C(x) | BIT_WMAC_MU_BFRPTSEG_SEL_8821C(v)) + +#define BITS_WMAC_MU_BF_MYAID_8821C (BIT_MASK_WMAC_MU_BF_MYAID_8821C << BIT_SHIFT_WMAC_MU_BF_MYAID_8821C) +#define BIT_CLEAR_WMAC_MU_BF_MYAID_8821C(x) ((x) & (~BITS_WMAC_MU_BF_MYAID_8821C)) +#define BIT_SET_WMAC_MU_BF_MYAID_8821C(x, v) (BIT_CLEAR_WMAC_MU_BF_MYAID_8821C(x) | BIT_WMAC_MU_BF_MYAID_8821C(v)) + +/* REG_WMAC_ASSOCIATED_MU_BFMEE7 (Offset 0x168E) */ +#define BIT_STATUS_BFEE7_8821C BIT(10) + + +static u8 _bf_get_nrx(PADAPTER adapter) +{ + u8 nrx = 0; + + nrx = GET_HAL_RX_NSS(adapter); + return (nrx - 1); +} + + +static void _config_beamformer_su(PADAPTER adapter, struct beamformer_entry *bfer) +{ + /* Beamforming */ + u8 nc_index = 0, nr_index = 0; + u8 grouping = 0, codebookinfo = 0, coefficientsize = 0; + u32 addr_bfer_info, addr_csi_rpt; + u32 csi_param; + /* Misc */ + u8 i; + + + RTW_INFO("%s: Config SU BFer entry HW setting\n", __FUNCTION__); + + if (bfer->su_reg_index == 0) { + addr_bfer_info = REG_ASSOCIATED_BFMER0_INFO_8821C; + addr_csi_rpt = REG_TX_CSI_RPT_PARAM_BW20_8821C; + } else { + addr_bfer_info = REG_ASSOCIATED_BFMER1_INFO_8821C; + addr_csi_rpt = REG_TX_CSI_RPT_PARAM_BW20_8821C + 2; + } + + /* Sounding protocol control */ + rtw_write8(adapter, REG_SND_PTCL_CTRL_8821C, 0xDB); + + /* MAC address/Partial AID of Beamformer */ + for (i = 0; i < ETH_ALEN; i++) + rtw_write8(adapter, addr_bfer_info+i, bfer->mac_addr[i]); + + /* CSI report parameters of Beamformer */ + nc_index = _bf_get_nrx(adapter); + /* + * 0x718[7] = 1 use Nsts + * 0x718[7] = 0 use reg setting + * As Bfee, we use Nsts, so nr_index don't care + */ + nr_index = bfer->NumofSoundingDim; + grouping = 0; + /* for ac = 1, for n = 3 */ + if (TEST_FLAG(bfer->cap, BEAMFORMER_CAP_VHT_SU)) + codebookinfo = 1; + else if (TEST_FLAG(bfer->cap, BEAMFORMER_CAP_HT_EXPLICIT)) + codebookinfo = 3; + coefficientsize = 3; + csi_param = (u16)((coefficientsize<<10)|(codebookinfo<<8)|(grouping<<6)|(nr_index<<3)|(nc_index)); + rtw_write16(adapter, addr_csi_rpt, csi_param); + RTW_INFO("%s: nc=%d nr=%d group=%d codebookinfo=%d coefficientsize=%d\n", + __FUNCTION__, nc_index, nr_index, grouping, codebookinfo, coefficientsize); + RTW_INFO("%s: csi=0x%04x\n", __FUNCTION__, csi_param); + + /* ndp_rx_standby_timer */ + rtw_write8(adapter, REG_SND_PTCL_CTRL_8821C+3, 0x70); +} + +static void _config_beamformer_mu(PADAPTER adapter, struct beamformer_entry *bfer) +{ + /* General */ + PHAL_DATA_TYPE hal; + /* Beamforming */ + struct beamforming_info *bf_info; + u8 nc_index = 0, nr_index = 0; + u8 grouping = 0, codebookinfo = 0, coefficientsize = 0; + u32 csi_param; + /* Misc */ + u8 i, val8; + u16 val16; + + RTW_INFO("%s: Config MU BFer entry HW setting\n", __FUNCTION__); + + hal = GET_HAL_DATA(adapter); + bf_info = GET_BEAMFORM_INFO(adapter); + + /* Reset GID table */ + for (i = 0; i < 8; i++) + bfer->gid_valid[i] = 0; + for (i = 0; i < 16; i++) + bfer->user_position[i] = 0; + + /* CSI report parameters of Beamformer */ + nc_index = _bf_get_nrx(adapter); + nr_index = 1; /* 0x718[7] = 1 use Nsts, 0x718[7] = 0 use reg setting. as Bfee, we use Nsts, so Nr_index don't care */ + grouping = 0; /* no grouping */ + codebookinfo = 1; /* 7 bit for psi, 9 bit for phi */ + coefficientsize = 0; /* This is nothing really matter */ + csi_param = (u16)((coefficientsize<<10)|(codebookinfo<<8)| + (grouping<<6)|(nr_index<<3)|(nc_index)); + + RTW_INFO("%s: nc=%d nr=%d group=%d codebookinfo=%d coefficientsize=%d\n", + __func__, nc_index, nr_index, grouping, codebookinfo, + coefficientsize); + RTW_INFO("%s: csi=0x%04x\n", __func__, csi_param); + + rtw_halmac_bf_add_mu_bfer(adapter_to_dvobj(adapter), bfer->p_aid, + csi_param, bfer->aid & 0xfff, HAL_CSI_SEG_4K, + bfer->mac_addr); + + bf_info->cur_csi_rpt_rate = HALMAC_OFDM6; + rtw_halmac_bf_cfg_sounding(adapter_to_dvobj(adapter), HAL_BFEE, + bf_info->cur_csi_rpt_rate); + + /* Set 0x6A0[14] = 1 to accept action_no_ack */ + val8 = rtw_read8(adapter, REG_RXFLTMAP0_8821C+1); + val8 |= (BIT_MGTFLT14EN_8821C >> 8); + rtw_write8(adapter, REG_RXFLTMAP0_8821C+1, val8); + + /* Set 0x6A2[5:4] = 1 to NDPA and BF report poll */ + val8 = rtw_read8(adapter, REG_RXFLTMAP1_8821C); + val8 |= BIT_CTRLFLT4EN_8821C | BIT_CTRLFLT5EN_8821C; + rtw_write8(adapter, REG_RXFLTMAP1_8821C, val8); + + /* for B-Cut */ + if (IS_B_CUT(hal->version_id)) { + phy_set_bb_reg(adapter, REG_RXFLTMAP0_8821C, BIT(20), 0); + phy_set_bb_reg(adapter, REG_RXFLTMAP3_8821C, BIT(20), 0); + } +} + + + +static void _reset_beamformer_su(PADAPTER adapter, struct beamformer_entry *bfer) +{ + /* Beamforming */ + struct beamforming_info *info; + u8 idx; + + + info = GET_BEAMFORM_INFO(adapter); + /* SU BFer */ + idx = bfer->su_reg_index; + + if (idx == 0) { + rtw_write32(adapter, REG_ASSOCIATED_BFMER0_INFO_8821C, 0); + rtw_write16(adapter, REG_ASSOCIATED_BFMER0_INFO_8821C+4, 0); + rtw_write16(adapter, REG_TX_CSI_RPT_PARAM_BW20_8821C, 0); + } else { + rtw_write32(adapter, REG_ASSOCIATED_BFMER1_INFO_8821C, 0); + rtw_write16(adapter, REG_ASSOCIATED_BFMER1_INFO_8821C+4, 0); + rtw_write16(adapter, REG_TX_CSI_RPT_PARAM_BW20_8821C+2, 0); + } + + info->beamformer_su_reg_maping &= ~BIT(idx); + bfer->su_reg_index = 0xFF; + + RTW_INFO("%s: Clear SU BFer entry(%d) HW setting\n", __FUNCTION__, idx); +} + +static void _reset_beamformer_mu(PADAPTER adapter, struct beamformer_entry *bfer) +{ + struct beamforming_info *bf_info; + + bf_info = GET_BEAMFORM_INFO(adapter); + + rtw_halmac_bf_del_mu_bfer(adapter_to_dvobj(adapter)); + + if (bf_info->beamformer_su_cnt == 0 && + bf_info->beamformer_mu_cnt == 0) + rtw_halmac_bf_del_sounding(adapter_to_dvobj(adapter), HAL_BFEE); + + RTW_INFO("%s: Clear MU BFer entry HW setting\n", __FUNCTION__); +} + +void rtl8821c_phy_bf_init(PADAPTER adapter) +{ + u8 v8; + u32 v32; + + v32 = rtw_read32(adapter, REG_MU_TX_CTL_8821C); + /* Enable P1 aggr new packet according to P0 transfer time */ + v32 |= BIT_R_MU_P1_WAIT_STATE_EN_8821C; + /* MU Retry Limit */ + v32 = BIT_SET_R_MU_RL_8821C(v32, 0xA); + /* Disable Tx MU-MIMO until sounding done */ + v32 &= ~BIT_R_EN_MU_MIMO_8821C; + /* Clear validity of MU STAs */ + v32 = BIT_SET_R_MU_TABLE_VALID_8821C(v32, 0); + rtw_write32(adapter, REG_MU_TX_CTL_8821C, v32); + + /* MU-MIMO Option as default value */ + v8 = BIT_WMAC_TXMU_ACKPOLICY_8821C(3); + v8 |= BIT_WMAC_TXMU_ACKPOLICY_EN_8821C; + rtw_write8(adapter, REG_MU_BF_OPTION_8821C, v8); + /* MU-MIMO Control as default value */ + rtw_write16(adapter, REG_WMAC_MU_BF_CTL_8821C, 0); + + /* Set MU NDPA rate & BW source */ + /* 0x42C[30] = 1 (0: from Tx desc, 1: from 0x45F) */ + v8 = rtw_read8(adapter, REG_TXBF_CTRL_8821C+3); + v8 |= (BIT_USE_NDPA_PARAMETER_8821C >> 24); + rtw_write8(adapter, REG_TXBF_CTRL_8821C+3, v8); + /* 0x45F[7:0] = 0x10 (Rate=OFDM_6M, BW20) */ + rtw_write8(adapter, REG_NDPA_OPT_CTRL_8821C, 0x10); + + /* Temp Settings */ + /* STA2's CSI rate is fixed at 6M */ + v8 = rtw_read8(adapter, 0x6DF); + v8 = (v8 & 0xC0) | 0x4; + rtw_write8(adapter, 0x6DF, v8); + /* Grouping bitmap parameters */ + rtw_write32(adapter, 0x1C94, 0xAFFFAFFF); +} + +void rtl8821c_phy_bf_enter(PADAPTER adapter, struct sta_info *sta) +{ + struct beamforming_info *info; + struct beamformer_entry *bfer; + + + + RTW_INFO("+%s: " MAC_FMT "\n", __FUNCTION__, MAC_ARG(sta->cmn.mac_addr)); + + info = GET_BEAMFORM_INFO(adapter); + bfer = rtw_bf_bfer_get_entry_by_addr(adapter, sta->cmn.mac_addr); + + + info->bSetBFHwConfigInProgess = _TRUE; + + if (bfer) { + bfer->state = BEAMFORM_ENTRY_HW_STATE_ADDING; + + if (TEST_FLAG(bfer->cap, BEAMFORMER_CAP_VHT_MU)) + _config_beamformer_mu(adapter, bfer); + else if (TEST_FLAG(bfer->cap, BEAMFORMER_CAP_VHT_SU|BEAMFORMER_CAP_HT_EXPLICIT)) + _config_beamformer_su(adapter, bfer); + + bfer->state = BEAMFORM_ENTRY_HW_STATE_ADDED; + } + + info->bSetBFHwConfigInProgess = _FALSE; + + RTW_INFO("-%s\n", __FUNCTION__); +} + +void rtl8821c_phy_bf_leave(PADAPTER adapter, u8 *addr) +{ + struct beamforming_info *info; + struct beamformer_entry *bfer; + + + + RTW_INFO("+%s: " MAC_FMT "\n", __FUNCTION__, MAC_ARG(addr)); + + info = GET_BEAMFORM_INFO(adapter); + + bfer = rtw_bf_bfer_get_entry_by_addr(adapter, addr); + + + /* Clear P_AID of Beamformee */ + /* Clear MAC address of Beamformer */ + /* Clear Associated Bfmee Sel */ + if (bfer) { + bfer->state = BEAMFORM_ENTRY_HW_STATE_DELETING; + + rtw_write8(adapter, REG_SND_PTCL_CTRL_8821C, 0xD8); + + if (TEST_FLAG(bfer->cap, BEAMFORMER_CAP_VHT_MU)) + _reset_beamformer_mu(adapter, bfer); + else if (TEST_FLAG(bfer->cap, BEAMFORMER_CAP_VHT_SU|BEAMFORMER_CAP_HT_EXPLICIT)) + _reset_beamformer_su(adapter, bfer); + + bfer->state = BEAMFORM_ENTRY_HW_STATE_NONE; + bfer->cap = BEAMFORMING_CAP_NONE; + bfer->used = _FALSE; + } + + + RTW_INFO("-%s\n", __FUNCTION__); +} + +void rtl8821c_phy_bf_set_gid_table(PADAPTER adapter, + struct beamformer_entry *bfer_info) +{ + struct beamformer_entry *bfer; + struct beamforming_info *info; + u32 gid_valid[2] = {0}; + u32 user_position[4] = {0}; + int i; + + /* update bfer info */ + bfer = rtw_bf_bfer_get_entry_by_addr(adapter, bfer_info->mac_addr); + if (!bfer) { + RTW_INFO("%s: Cannot find BFer entry!!\n", __func__); + return; + } + _rtw_memcpy(bfer->gid_valid, bfer_info->gid_valid, 8); + _rtw_memcpy(bfer->user_position, bfer_info->user_position, 16); + + info = GET_BEAMFORM_INFO(adapter); + info->bSetBFHwConfigInProgess = _TRUE; + + /* For GID 0~31 */ + for (i = 0; i < 4; i++) + gid_valid[0] |= (bfer->gid_valid[i] << (i << 3)); + + for (i = 0; i < 8; i++) { + if (i < 4) + user_position[0] |= (bfer->user_position[i] << (i << 3)); + else + user_position[1] |= (bfer->user_position[i] << ((i - 4) << 3)); + } + + RTW_INFO("%s: STA0: gid_valid=0x%x, user_position_l=0x%x, user_position_h=0x%x\n", + __func__, gid_valid[0], user_position[0], user_position[1]); + + /* For GID 32~64 */ + for (i = 4; i < 8; i++) + gid_valid[1] |= (bfer->gid_valid[i] << ((i - 4) << 3)); + + for (i = 8; i < 16; i++) { + if (i < 12) + user_position[2] |= (bfer->user_position[i] << ((i - 8) << 3)); + else + user_position[3] |= (bfer->user_position[i] << ((i - 12) << 3)); + } + + RTW_INFO("%s: STA1: gid_valid=0x%x, user_position_l=0x%x, user_position_h=0x%x\n", + __func__, gid_valid[1], user_position[2], user_position[3]); + + rtw_halmac_bf_cfg_mu_bfee(adapter_to_dvobj(adapter), gid_valid, user_position); + + info->bSetBFHwConfigInProgess = _FALSE; +} +#endif /* RTW_BEAMFORMING_VERSION_2 */ +#endif /* CONFIG_BEAMFORMING */ +#ifdef CONFIG_MP_INCLUDED +/* + * Description: + * Config RF path + * + * Parameters: + * adapter pointer of struct _ADAPTER + */ +void rtl8821c_mp_config_rfpath(PADAPTER adapter) +{ + PHAL_DATA_TYPE hal; + PMPT_CONTEXT mpt; + ANTENNA_PATH anttx, antrx; + enum rf_path rxant; + + + hal = GET_HAL_DATA(adapter); + mpt = &adapter->mppriv.mpt_ctx; + anttx = hal->antenna_tx_path; + antrx = hal->AntennaRxPath; + RTW_INFO("+Config RF Path, tx=0x%x rx=0x%x\n", anttx, antrx); + +#if 0 /* phydm not ready */ + switch (anttx) { + case ANTENNA_A: + mpt->mpt_rf_path = ODM_RF_A; + break; + case ANTENNA_B: + mpt->mpt_rf_path = ODM_RF_B; + break; + case ANTENNA_AB: + default: + mpt->mpt_rf_path = ODM_RF_A | ODM_RF_B; + break; + } + + switch (antrx) { + case ANTENNA_A: + rxant = ODM_RF_A; + break; + case ANTENNA_B: + rxant = ODM_RF_B; + break; + case ANTENNA_AB: + default: + rxant = ODM_RF_A | ODM_RF_B; + break; + } + + config_phydm_trx_mode_8821c(GET_PDM_ODM(adapter), mpt->mpt_rf_path, rxant, FALSE); +#endif + RTW_INFO("-Config RF Path Finish\n"); +} + +#endif /* CONFIG_MP_INCLUDED */ diff --git a/hal/rtl8821c/usb/rtl8821cu.h b/hal/rtl8821c/usb/rtl8821cu.h new file mode 100644 index 0000000..ef256b9 --- /dev/null +++ b/hal/rtl8821c/usb/rtl8821cu.h @@ -0,0 +1,65 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8821CU_H_ +#define _RTL8821CU_H_ + +#include /* PADAPTER, basic_types.h, rtw_xmit.h and etc. */ + +#define USB_AGG_EN_8821C BIT(7) + +#ifdef CONFIG_LPS_LCLK +/* for CONFIG_LPS_LCLK setting in rtl8821cu_ops.c */ +#define REG_USB_HRPWM_8821C 0xFE58 +#define REG_USB_HCPWM_8821C 0xFE57 +#endif /* CONFIG_LPS_LCLK */ + +/* rtl8821cu_halinit.c */ +u32 rtl8821cu_hal_init(PADAPTER); +u32 rtl8821cu_hal_deinit(PADAPTER); +u32 rtl8821cu_inirp_init(PADAPTER); +u32 rtl8821cu_inirp_deinit(PADAPTER); +void rtl8821cu_interface_configure(PADAPTER); + +/* rtl8821cu_halmac.c */ +int rtl8821cu_halmac_init_adapter(PADAPTER); + +/* rtl8821cu_io.c */ + +/* rtl8821cu_led.c */ +void rtl8821cu_initswleds(PADAPTER); +void rtl8821cu_deinitswleds(PADAPTER); + +/* rtl8821cu_xmit.c */ +#define OFFSET_SZ 0 +#define MAX_TX_AGG_PACKET_NUMBER_8821C 0xff + +s32 rtl8821cu_init_xmit_priv(PADAPTER); +void rtl8821cu_free_xmit_priv(PADAPTER); +s32 rtl8821cu_mgnt_xmit(PADAPTER, struct xmit_frame *); +s32 rtl8821cu_hal_xmit(PADAPTER, struct xmit_frame *); +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtl8821cu_hal_mgmt_xmitframe_enqueue(PADAPTER, struct xmit_frame *); +#endif +s32 rtl8821cu_hal_xmitframe_enqueue(PADAPTER, struct xmit_frame *); +s32 rtl8821cu_hostap_mgnt_xmit_entry(PADAPTER, _pkt *); +#ifdef CONFIG_XMIT_THREAD_MODE +s32 rtl8821cu_xmit_buf_handler(PADAPTER padapter); +#endif /* CONFIG_XMIT_THREAD_MODE */ + +/* rtl8821cu_recv.c */ +int rtl8821cu_init_recv_priv(PADAPTER); +void rtl8821cu_free_recv_priv(PADAPTER); + +#endif /* _RTL8821CU_H_ */ diff --git a/hal/rtl8821c/usb/rtl8821cu_halinit.c b/hal/rtl8821c/usb/rtl8821cu_halinit.c new file mode 100644 index 0000000..f928dd6 --- /dev/null +++ b/hal/rtl8821c/usb/rtl8821cu_halinit.c @@ -0,0 +1,288 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821CU_HALINIT_C_ + +#include /* HAL DATA */ +#include "../../hal_halmac.h" /* HALMAC API */ +#include "../rtl8821c.h" /* rtl8821c hal common define */ +#include "rtl8821cu.h" + +#ifndef CONFIG_USB_HCI + + #error "CONFIG_USB_HCI shall be on!\n" + +#endif + +#ifdef CONFIG_RTW_LED +static void init_hwled(PADAPTER adapter, u8 enable) +{ + u8 mode = 0; + struct led_priv *ledpriv = adapter_to_led(adapter); + + if (ledpriv->LedStrategy != HW_LED) + return; + + rtw_halmac_led_cfg(adapter_to_dvobj(adapter), enable, mode); +} +#endif /* CONFIG_RTW_LED */ + +static void hal_init_misc(PADAPTER adapter) +{ +#ifdef CONFIG_RTW_LED + struct led_priv *ledpriv = adapter_to_led(adapter); + + init_hwled(adapter, 1); +#ifdef CONFIG_RTW_SW_LED + if (ledpriv->bRegUseLed == _TRUE) + rtw_halmac_led_cfg(adapter_to_dvobj(adapter), _TRUE, 3); +#endif +#endif /* CONFIG_RTW_LED */ + +} + +u32 rtl8821cu_hal_init(PADAPTER padapter) +{ + u8 status = _SUCCESS; + systime init_start_time = rtw_get_current_time(); + + if (_FALSE == rtl8821c_hal_init(padapter)) + return _FAIL; + + hal_init_misc(padapter); + + RTW_INFO("%s in %dms\n", __func__, rtw_get_passing_time_ms(init_start_time)); + + return status; +} + +static void hal_deinit_misc(PADAPTER adapter) +{ +#ifdef CONFIG_RTW_LED + struct led_priv *ledpriv = adapter_to_led(adapter); + + init_hwled(adapter, 0); +#ifdef CONFIG_RTW_SW_LED + if (ledpriv->bRegUseLed == _TRUE) + rtw_halmac_led_cfg(adapter_to_dvobj(adapter), _FALSE, 3); +#endif +#endif /* CONFIG_RTW_LED */ +} + +u32 rtl8821cu_hal_deinit(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dvobj_priv *pobj_priv = adapter_to_dvobj(padapter); + u8 status = _TRUE; + + RTW_INFO("==> %s\n", __func__); + + + hal_deinit_misc(padapter); + status = rtl8821c_hal_deinit(padapter); + if (status == _FALSE) { + RTW_INFO("%s: rtl8821c_hal_deinit fail\n", __func__); + return _FAIL; + } + + RTW_INFO("%s <==\n", __func__); + return _SUCCESS; +} + + +u32 rtl8821cu_inirp_init(PADAPTER padapter) +{ + struct registry_priv *regsty = adapter_to_regsty(padapter); + u8 i, status; + struct recv_buf *precvbuf; + struct dvobj_priv *pdev = adapter_to_dvobj(padapter); + struct intf_hdl *pintfhdl = &padapter->iopriv.intf; + struct recv_priv *precvpriv = &(padapter->recvpriv); + u32(*_read_port)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u32(*_read_interrupt)(struct intf_hdl *pintfhdl, u32 addr); +#endif + + + _read_port = pintfhdl->io_ops._read_port; + + status = _SUCCESS; + + + precvpriv->ff_hwaddr = RECV_BULK_IN_ADDR; + + /* issue Rx irp to receive data */ + precvbuf = (struct recv_buf *)precvpriv->precv_buf; + for (i = 0; i < regsty->recvbuf_nr; i++) { + if (_read_port(pintfhdl, precvpriv->ff_hwaddr, 0, (u8 *)precvbuf) == _FALSE) { + status = _FAIL; + goto exit; + } + + precvbuf++; + precvpriv->free_recv_buf_queue_cnt--; + } + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE + if (pdev->RtInPipe[REALTEK_USB_IN_INT_EP_IDX] != 0x05) { + status = _FAIL; + /* RTW_INFO("%s =>Warning !! Have not USB Int-IN pipe, RtIntInPipe(%d)!!!\n", __func__, pdev->RtInPipe[REALTEK_USB_IN_INT_EP_IDX]); */ + RTW_INFO("%s =>Warning !! Have not USB Int-IN pipe, RtIntInPipe(%d)!!!\n", __func__, pdev->RtInPipe[REALTEK_USB_IN_INT_EP_IDX]); + goto exit; + } + _read_interrupt = pintfhdl->io_ops._read_interrupt; + if (_read_interrupt(pintfhdl, RECV_INT_IN_ADDR) == _FALSE) { + status = _FAIL; + } +#endif + +exit: + + + + return status; + +} + +u32 rtl8821cu_inirp_deinit(PADAPTER padapter) +{ + struct recv_priv *precvpriv = &padapter->recvpriv; + _pkt *pskb; + + rtw_read_port_cancel(padapter); + + while (NULL != (pskb = skb_dequeue(&precvpriv->rx_skb_queue))) { + skb_reset_tail_pointer(pskb); + pskb->len = 0; + skb_queue_tail(&precvpriv->free_recv_skb_queue, pskb); + } + + /* Clean pending recv buf */ + while (rtw_dequeue_recvbuf(&precvpriv->recv_buf_pending_queue)); + + return _SUCCESS; +} + +void rtl8821cu_update_interrupt_mask(PADAPTER padapter, u8 bHIMR0 , u32 AddMSR, u32 RemoveMSR) +{ + HAL_DATA_TYPE *pHalData; + u32 *himr; + + pHalData = GET_HAL_DATA(padapter); + + if (bHIMR0) + himr = &(pHalData->IntrMask[0]); + else + himr = &(pHalData->IntrMask[1]); + + if (AddMSR) + *himr |= AddMSR; + + if (RemoveMSR) + *himr &= (~RemoveMSR); + + if (bHIMR0) + rtw_write32(padapter, REG_HIMR0_8821C, *himr); + else + rtw_write32(padapter, REG_HIMR1_8821C, *himr); + +} + +static void config_chip_out_EP(PADAPTER padapter, u8 NumOutPipe) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + + pHalData->OutEpQueueSel = 0; + pHalData->OutEpNumber = 0; + + switch (NumOutPipe) { + case 4: + pHalData->OutEpQueueSel = TX_SELE_HQ | TX_SELE_LQ | TX_SELE_NQ; + pHalData->OutEpNumber = 4; + break; + case 3: + pHalData->OutEpQueueSel = TX_SELE_HQ | TX_SELE_LQ | TX_SELE_NQ; + pHalData->OutEpNumber = 3; + break; + case 2: + pHalData->OutEpQueueSel = TX_SELE_HQ | TX_SELE_NQ; + pHalData->OutEpNumber = 2; + break; + case 1: + pHalData->OutEpQueueSel = TX_SELE_HQ; + pHalData->OutEpNumber = 1; + break; + default: + break; + } + + /* RTW_INFO("%s OutEpQueueSel(0x%02x), OutEpNumber(%d)\n", __func__, pHalData->OutEpQueueSel, pHalData->OutEpNumber); */ + RTW_INFO("%s OutEpQueueSel(0x%02x), OutEpNumber(%d)\n", __func__, pHalData->OutEpQueueSel, pHalData->OutEpNumber); + +} + +static u8 usb_set_queue_pipe_mapping(PADAPTER padapter, u8 NumInPipe, u8 NumOutPipe) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 result = _FALSE; + + config_chip_out_EP(padapter, NumOutPipe); + + /* Normal chip with one IN and one OUT doesn't have interrupt IN EP. */ + if (1 == pHalData->OutEpNumber) { + if (1 != NumInPipe) + return result; + } + + result = Hal_MappingOutPipe(padapter, NumOutPipe); + + return result; + +} + +void rtl8821cu_interface_configure(PADAPTER padapter) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + + if (IS_SUPER_SPEED_USB(padapter)) + pHalData->UsbBulkOutSize = USB_SUPER_SPEED_BULK_SIZE; + else if (IS_HIGH_SPEED_USB(padapter)) + pHalData->UsbBulkOutSize = USB_HIGH_SPEED_BULK_SIZE; + else + pHalData->UsbBulkOutSize = USB_FULL_SPEED_BULK_SIZE; + +#ifdef CONFIG_USB_TX_AGGREGATION + /* according to value defined by halmac */ + pHalData->UsbTxAggMode = 1; + rtw_halmac_usb_get_txagg_desc_num(pdvobjpriv, &pHalData->UsbTxAggDescNum); +#endif /* CONFIG_USB_TX_AGGREGATION */ + +#ifdef CONFIG_USB_RX_AGGREGATION + /* according to value defined by halmac */ + pHalData->rxagg_mode = RX_AGG_USB; +#if 0 + pHalData->rxagg_usb_size = 8; + pHalData->rxagg_usb_timeout = 0x6; + pHalData->rxagg_dma_size = 16; + pHalData->rxagg_dma_timeout = 0x6; +#endif +#endif /* CONFIG_USB_RX_AGGREGATION */ + + usb_set_queue_pipe_mapping(padapter, + pdvobjpriv->RtNumInPipes, pdvobjpriv->RtNumOutPipes); +} diff --git a/hal/rtl8821c/usb/rtl8821cu_halmac.c b/hal/rtl8821c/usb/rtl8821cu_halmac.c new file mode 100644 index 0000000..2ec0ee0 --- /dev/null +++ b/hal/rtl8821c/usb/rtl8821cu_halmac.c @@ -0,0 +1,333 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821CU_HALMAC_C_ + +#include /* struct dvobj_priv and etc. */ +#include "../../hal_halmac.h" +#include "../rtl8821c.h" /* rtl8821c_cal_txdesc_chksum() */ + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 5, 0)) || (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 18)) +#define usb_write_port_complete_not_xmitframe(purb, regs) usb_write_port_complete_not_xmitframe(purb) +#endif +static void usb_write_port_complete_not_xmitframe(struct urb *purb, struct pt_regs *regs) +{ + + if (purb->status == 0) { + ; + } else { + RTW_INFO("###=> urb_write_port_complete status(%d)\n", purb->status); + if ((purb->status == -EPIPE) || (purb->status == -EPROTO)) { + ; + } else if (purb->status == -EINPROGRESS) { + goto check_completion; + + } else if (purb->status == -ENOENT) { + RTW_INFO("%s: -ENOENT\n", __func__); + goto check_completion; + + } else if (purb->status == -ECONNRESET) { + RTW_INFO("%s: -ECONNRESET\n", __func__); + goto check_completion; + + } else if (purb->status == -ESHUTDOWN) { + RTW_INFO("%s: -ESHUTDOWN\n", __func__); + goto check_completion; + } else { + goto check_completion; + } + } + +check_completion: + rtw_mfree(purb->transfer_buffer, purb->transfer_buffer_length); + usb_free_urb(purb); +} + +static u32 usb_write_port_not_xmitframe(struct dvobj_priv *d, u8 addr, u32 cnt, u8 *wmem) +{ + struct dvobj_priv *pobj = (struct dvobj_priv *)d; + PADAPTER padapter = dvobj_get_primary_adapter(pobj); + unsigned int pipe; + int status; + u32 ret = _FAIL, bwritezero = _FALSE; + PURB purb = NULL; + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + struct usb_device *pusbd = pdvobj->pusbdev; + + + purb = usb_alloc_urb(0, GFP_KERNEL); + if (purb == NULL) { + RTW_ERR("purb == NULL\n"); + return _FAIL; + } + + /* translate DMA FIFO addr to pipehandle */ + pipe = ffaddr2pipehdl(pdvobj, addr); + + + usb_fill_bulk_urb(purb, pusbd, pipe, + wmem, + cnt, + usb_write_port_complete_not_xmitframe, + padapter); + + +#ifdef USB_PACKET_OFFSET_SZ +#if (USB_PACKET_OFFSET_SZ == 0) + purb->transfer_flags |= URB_ZERO_PACKET; +#endif +#endif + +#if 0 + if (bwritezero) + purb->transfer_flags |= URB_ZERO_PACKET; +#endif + + status = usb_submit_urb(purb, GFP_ATOMIC); + if (!status) { + #ifdef DBG_CONFIG_ERROR_DETECT + { + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + pHalData->srestpriv.last_tx_time = rtw_get_current_time(); + } + #endif + } else { + RTW_INFO("usb_write_port, status=%d\n", status); + + switch (status) { + case -ENODEV: + break; + default: + break; + } + goto exit; + } + + ret = _SUCCESS; + +exit: + if (ret != _SUCCESS) + usb_free_urb(purb); + + return ret; +} + +static u8 usb_write_data_not_xmitframe(void *d, u8 *pBuf, u32 size, u8 qsel) +{ + struct dvobj_priv *pobj = (struct dvobj_priv *)d; + PADAPTER padapter = dvobj_get_primary_adapter(pobj); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u32 desclen, len; + u8 *buf; + u8 ret; + u8 addr; + u8 add_pkt_offset = 0; + + + rtw_halmac_get_tx_desc_size(pobj, &desclen); + len = desclen + size; + + if (qsel == HALMAC_TXDESC_QSEL_BEACON) { + + if (len % pHalData->UsbBulkOutSize == 0) + add_pkt_offset = 1; + + if (add_pkt_offset == 1) + len = len+PACKET_OFFSET_SZ; + + buf = rtw_zmalloc(len); + if (!buf) + return _FALSE; + + if (add_pkt_offset == 1) + _rtw_memcpy(buf + desclen + PACKET_OFFSET_SZ , pBuf, size); + else + _rtw_memcpy(buf + desclen, pBuf, size); + + SET_TX_DESC_TXPKTSIZE_8821C(buf, size); + if (add_pkt_offset == 1) { + SET_TX_DESC_OFFSET_8821C(buf, desclen+PACKET_OFFSET_SZ); + SET_TX_DESC_PKT_OFFSET_8821C(buf, 1); + } else + SET_TX_DESC_OFFSET_8821C(buf, desclen); + } else if (qsel == HALMAC_TXDESC_QSEL_H2C_CMD){ + + buf = rtw_zmalloc(len); + if (!buf) + return _FALSE; + + _rtw_memcpy(buf + desclen, pBuf, size); + + SET_TX_DESC_TXPKTSIZE_8821C(buf, size); + } else { + + RTW_ERR("%s: qsel may be error(%d)\n", __func__, qsel); + + return _FALSE; + } + + SET_TX_DESC_QSEL_8821C(buf, qsel); + rtl8821c_cal_txdesc_chksum(padapter, buf); + + addr = rtw_halmac_usb_get_bulkout_id(d, buf, len); + ret = usb_write_port_not_xmitframe(d, addr, len , buf); + if (_SUCCESS == ret) { + ret = _TRUE; + } else { + RTW_ERR("%s , rtl8821cu_simple_write_port fail\n", __func__); + rtw_mfree(buf , len); + ret = _FALSE; + } + + return ret; + +} + +static u8 usb_write_data_rsvd_page_normal(void *d, u8 *pBuf, u32 size) +{ + struct dvobj_priv *pobj = (struct dvobj_priv *)d; + PADAPTER padapter = dvobj_get_primary_adapter(pobj); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct xmit_frame *pcmdframe = NULL; + struct pkt_attrib *pattrib = NULL; + u8 txdesoffset = 0; + u8 *buf = NULL; + + if (size + TXDESC_OFFSET > MAX_CMDBUF_SZ) { + RTW_INFO("%s: total buffer size(%d) > MAX_CMDSZE(%d)\n" + , __func__, size + TXDESC_OFFSET, MAX_CMDSZ); + return _FALSE; + } + + pcmdframe = rtw_alloc_cmdxmitframe(pxmitpriv); + + if (pcmdframe == NULL) { + RTW_INFO("%s: alloc cmd frame fail!\n", __func__); + return _FALSE; + } + + txdesoffset = TXDESC_OFFSET; + buf = pcmdframe->buf_addr; + _rtw_memcpy((buf + txdesoffset), pBuf, size); /* shift desclen */ + + /* update attribute */ + pattrib = &pcmdframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->qsel = HALMAC_TXDESC_QSEL_BEACON; + pattrib->pktlen = size; + pattrib->last_txcmdsz = size; + + /* fill tx desc in dump_mgntframe */ + dump_mgntframe(padapter, pcmdframe); + + return _TRUE; +} + +static u8 usb_write_data_h2c_normal(void *d, u8 *pBuf, u32 size) +{ + struct dvobj_priv *pobj = (struct dvobj_priv *)d; + PADAPTER padapter = dvobj_get_primary_adapter(pobj); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct xmit_frame *pcmdframe = NULL; + struct pkt_attrib *pattrib = NULL; + u32 desc_size = 0; + u8 txdesoffset = 0; + u8 *buf = NULL; + + if (size + TXDESC_OFFSET > MAX_XMIT_EXTBUF_SZ) { + /* RTW_INFO("%s: total buffer size(%d) > MAX_XMIT_EXTBUF_SZ(%d)\n" */ + /* , __func__, size + TXDESC_OFFSET, MAX_XMIT_EXTBUF_SZ); */ + RTW_INFO("%s: total buffer size(%d) > MAX_XMIT_EXTBUF_SZ(%d)\n" + , __func__, size + TXDESC_OFFSET, MAX_XMIT_EXTBUF_SZ); + return _FALSE; + } + + pcmdframe = alloc_mgtxmitframe(pxmitpriv); + + if (pcmdframe == NULL) { + /* RTW_INFO("%s: alloc cmd frame fail!\n", __func__); */ + RTW_INFO("%s: alloc cmd frame fail!\n", __func__); + return _FALSE; + } + + rtw_halmac_get_tx_desc_size(pobj, &desc_size); + txdesoffset = desc_size; + buf = pcmdframe->buf_addr; + _rtw_memcpy(buf + txdesoffset, pBuf, size); /* shift desclen */ + + /* update attribute */ + pattrib = &pcmdframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->qsel = HALMAC_TXDESC_QSEL_H2C_CMD; + pattrib->pktlen = size; + pattrib->last_txcmdsz = size; + + /* fill tx desc in dump_mgntframe */ + dump_mgntframe(padapter, pcmdframe); + + return _TRUE; + +} + +static u8 usb_write_data_rsvd_page(void *d, u8 *pBuf, u32 size) +{ + struct dvobj_priv *pobj = (struct dvobj_priv *)d; + PADAPTER padapter = dvobj_get_primary_adapter(pobj); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 ret; + + if (pHalData->not_xmitframe_fw_dl) + ret = usb_write_data_not_xmitframe(d , pBuf , size, HALMAC_TXDESC_QSEL_BEACON); + else + ret = usb_write_data_rsvd_page_normal(d , pBuf , size); + + if (ret == _TRUE) + return 1; + return 0; +} + +static u8 usb_write_data_h2c(void *d, u8 *pBuf, u32 size) +{ + struct dvobj_priv *pobj = (struct dvobj_priv *)d; + PADAPTER padapter = dvobj_get_primary_adapter(pobj); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 ret; + + if (pHalData->not_xmitframe_fw_dl) + ret = usb_write_data_not_xmitframe(d , pBuf , size, HALMAC_TXDESC_QSEL_H2C_CMD); + else + ret = usb_write_data_h2c_normal(d , pBuf , size); + + if (ret == _TRUE) + return 1; + return 0; +} + +int rtl8821cu_halmac_init_adapter(PADAPTER padapter) +{ + struct dvobj_priv *d; + struct halmac_platform_api *api; + int err; + + + d = adapter_to_dvobj(padapter); + api = &rtw_halmac_platform_api; + api->SEND_RSVD_PAGE = usb_write_data_rsvd_page; + api->SEND_H2C_PKT = usb_write_data_h2c; + + err = rtw_halmac_init_adapter(d, api); + + return err; +} diff --git a/hal/rtl8821c/usb/rtl8821cu_io.c b/hal/rtl8821c/usb/rtl8821cu_io.c new file mode 100644 index 0000000..eac7832 --- /dev/null +++ b/hal/rtl8821c/usb/rtl8821cu_io.c @@ -0,0 +1,51 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821CU_IO_C_ + +#include /* PADAPTER and etc. */ + +void rtl8821cu_set_intf_ops(struct _io_ops *pops) +{ + + _rtw_memset((u8 *)pops, 0, sizeof(struct _io_ops)); + + pops->_read8 = &usb_read8; + pops->_read16 = &usb_read16; + pops->_read32 = &usb_read32; + pops->_read_mem = &usb_read_mem; + pops->_read_port = &usb_read_port; + + pops->_write8 = &usb_write8; + pops->_write16 = &usb_write16; + pops->_write32 = &usb_write32; + pops->_writeN = &usb_writeN; + +#ifdef CONFIG_USB_SUPPORT_ASYNC_VDN_REQ + pops->_write8_async = &usb_async_write8; + pops->_write16_async = &usb_async_write16; + pops->_write32_async = &usb_async_write32; +#endif + pops->_write_mem = &usb_write_mem; + pops->_write_port = &usb_write_port; + + pops->_read_port_cancel = &usb_read_port_cancel; + pops->_write_port_cancel = &usb_write_port_cancel; + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE + pops->_read_interrupt = &usb_read_interrupt; +#endif + + +} diff --git a/hal/rtl8821c/usb/rtl8821cu_led.c b/hal/rtl8821c/usb/rtl8821cu_led.c new file mode 100644 index 0000000..f0cb52d --- /dev/null +++ b/hal/rtl8821c/usb/rtl8821cu_led.c @@ -0,0 +1,140 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821CU_LED_C_ + +#include /* PADAPTER */ +#include /* PHAL_DATA_TYPE */ +#include /* PLED_USB */ +#include "../../hal_halmac.h" /* HALMAC API */ +#ifdef CONFIG_RTW_SW_LED + +/* + * ============================================================================= + * LED object. + * ============================================================================= + */ + + +/* + * ============================================================================= + * Prototype of protected function. + * ============================================================================= + */ + +/* + * ============================================================================= + * LED routines. + * ============================================================================= + */ + +/* + * Description: + * Turn on LED according to LedPin specified. + */ +static void swledon(PADAPTER padapter, PLED_USB led) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + + if (RTW_CANNOT_RUN(padapter)) + return; + + switch (led->LedPin) { + case LED_PIN_GPIO0: + break; + case LED_PIN_LED0: + case LED_PIN_LED1: + case LED_PIN_LED2: + default: + rtw_halmac_led_switch(adapter_to_dvobj(padapter), 1); + break; + } + + led->bLedOn = _TRUE; +} + + +/* + * Description: + * Turn off LED according to LedPin specified. + */ +static void swledoff(PADAPTER padapter, PLED_USB led) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + + if (RTW_CANNOT_RUN(padapter)) + return; + + switch (led->LedPin) { + case LED_PIN_GPIO0: + break; + case LED_PIN_LED0: + case LED_PIN_LED1: + case LED_PIN_LED2: + default: + rtw_halmac_led_switch(adapter_to_dvobj(padapter), 0); + break; + } + + led->bLedOn = _FALSE; +} + +/* + * ============================================================================= + * Interface to manipulate LED objects. + * ============================================================================= + */ + +/* + * ============================================================================= + * Default LED behavior. + * ============================================================================= + */ + +/* + * Description: + * Initialize all LED_871x objects. + */ +void rtl8821cu_initswleds(PADAPTER padapter) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + u8 enable = 1; + u8 mode = 3; + + ledpriv->LedControlHandler = LedControlUSB; + ledpriv->SwLedOn = swledon; + ledpriv->SwLedOff = swledoff; + + InitLed(padapter, &(ledpriv->SwLed0), LED_PIN_LED0); + InitLed(padapter, &(ledpriv->SwLed1), LED_PIN_LED1); + InitLed(padapter, &(ledpriv->SwLed2), LED_PIN_LED2); + +} + +/* + * Description: + * DeInitialize all LED_819xUsb objects. + */ +void rtl8821cu_deinitswleds(PADAPTER padapter) +{ + struct led_priv *ledpriv = adapter_to_led(padapter); + u8 enable = 0; + u8 mode = 3; + + DeInitLed(&(ledpriv->SwLed0)); + DeInitLed(&(ledpriv->SwLed1)); + DeInitLed(&(ledpriv->SwLed2)); + +} +#endif diff --git a/hal/rtl8821c/usb/rtl8821cu_ops.c b/hal/rtl8821c/usb/rtl8821cu_ops.c new file mode 100644 index 0000000..8997ea4 --- /dev/null +++ b/hal/rtl8821c/usb/rtl8821cu_ops.c @@ -0,0 +1,322 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821CU_OPS_C_ + +#include /* PADAPTER, basic_types.h and etc. */ +#include /* struct hal_ops */ +#include /* HAL_DATA_TYPE */ +#include "../../hal_halmac.h" /* register define */ +#include "../rtl8821c.h" /* 8821c hal common define. rtl8821cu_init_default_value ...*/ +#include "rtl8821cu.h" /* 8821cu functions */ + +#ifdef CONFIG_SUPPORT_USB_INT +static void rtl8821cu_interrupt_handler(PADAPTER padapter, u16 pkt_len, u8 *pbuf) +{ +} +#endif /* CONFIG_SUPPORT_USB_INT */ + +void rtl8821cu_set_hw_type(struct dvobj_priv *pdvobj) +{ + pdvobj->HardwareType = HARDWARE_TYPE_RTL8821CU; + /* RTW_INFO("CHIP TYPE: RTL8821C\n"); */ + RTW_INFO("CHIP TYPE: RTL8821C\n"); +} + +static u8 sethwreg(PADAPTER padapter, u8 variable, u8 *val) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + u8 ret = _SUCCESS; + u8 tmp1Byte = 0, tmp1Byte2 = 0; + + + switch (variable) { + case HW_VAR_RXDMA_AGG_PG_TH: +#ifdef CONFIG_USB_RX_AGGREGATION + if (pdvobjpriv->traffic_stat.cur_tx_tp < 1 && pdvobjpriv->traffic_stat.cur_rx_tp < 1) { + /* for low traffic, do not usb AGGREGATION */ + pHalData->rxagg_usb_timeout = 0x01; + pHalData->rxagg_usb_size = 0; + + } else { + /* default setting */ + pHalData->rxagg_usb_timeout = 0x20; + pHalData->rxagg_usb_size = 0x05; + } + rtw_halmac_rx_agg_switch(pdvobjpriv, _TRUE); +#if 0 + RTW_INFO("\n==========RAFFIC_STATISTIC==============\n"); + RTW_INFO("cur_tx_bytes:%lld\n", pdvobjpriv->traffic_stat.cur_tx_bytes); + RTW_INFO("cur_rx_bytes:%lld\n", pdvobjpriv->traffic_stat.cur_rx_bytes); + + RTW_INFO("last_tx_bytes:%lld\n", pdvobjpriv->traffic_stat.last_tx_bytes); + RTW_INFO("last_rx_bytes:%lld\n", pdvobjpriv->traffic_stat.last_rx_bytes); + + RTW_INFO("cur_tx_tp:%d\n", pdvobjpriv->traffic_stat.cur_tx_tp); + RTW_INFO("cur_rx_tp:%d\n", pdvobjpriv->traffic_stat.cur_rx_tp); + RTW_INFO("\n========================\n"); +#endif +#endif + break; + case HW_VAR_SET_RPWM: +#ifdef CONFIG_LPS_LCLK + { + u8 ps_state = *((u8 *)val); + + /* + * rpwm value only use BIT0(clock bit) , + * BIT6(Ack bit), and BIT7(Toggle bit) for 88e. + * BIT0 value - 1: 32k, 0:40MHz. + * BIT6 value - 1: report cpwm value after success set, + * 0:do not report. + * BIT7 value - Toggle bit change. + * modify by Thomas. 2012/4/2. + */ + ps_state = ps_state & 0xC1; + rtw_write8(padapter, REG_USB_HRPWM_8821C, ps_state); + } +#endif + + break; + case HW_VAR_AMPDU_MAX_TIME: + rtw_write8(padapter, REG_AMPDU_MAX_TIME_V1_8821C, 0x70); + break; + case HW_VAR_USB_MODE: + + tmp1Byte = (rtw_read8(padapter, REG_PAD_CTRL2_8821C + 2) & 0xf0); + tmp1Byte2 = rtw_read8(padapter, REG_SYS_PW_CTRL_8821C + 1); + + if (*val == 1) /* USB_MODE_U2 */ + tmp1Byte = tmp1Byte | BIT2 | BIT0; + else if (*val == 2) /* USB_MODE_U3 */ + tmp1Byte = tmp1Byte | BIT3 | BIT0; + + rtw_write8(padapter, REG_PAD_CTRL2_8821C + 2, tmp1Byte); + rtw_write8(padapter, REG_PAD_CTRL2_8821C + 1, 0x64); + rtw_write8(padapter, REG_SYS_PW_CTRL_8821C + 1, (tmp1Byte2 | BIT1)); + rtw_mdelay_os(1); + rtw_write8(padapter, REG_PAD_CTRL2_8821C + 2, (tmp1Byte | BIT1)); + break; + default: + ret = rtl8821c_sethwreg(padapter, variable, val); + break; + } + + return ret; +} + +static void gethwreg(PADAPTER padapter, u8 variable, u8 *val) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + switch (variable) { + case HW_VAR_CPWM: +#ifdef CONFIG_LPS_LCLK + *val = rtw_read8(padapter, REG_USB_HCPWM_8821C); +#endif /* CONFIG_LPS_LCLK */ + break; + default: + rtl8821c_gethwreg(padapter, variable, val); + break; + } + +} + +/* + Description: + Change default setting of specified variable. +*/ +static u8 sethaldefvar(PADAPTER padapter, HAL_DEF_VARIABLE eVariable, void *pValue) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 bResult = _SUCCESS; + + switch (eVariable) { + default: + rtl8821c_sethaldefvar(padapter, eVariable, pValue); + break; + } + + return bResult; +} + +/* + Description: + Query setting of specified variable. +*/ +static u8 gethaldefvar(PADAPTER padapter, HAL_DEF_VARIABLE eVariable, void *pValue) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 bResult = _SUCCESS; + + switch (eVariable) { + case HW_VAR_MAX_RX_AMPDU_FACTOR: + *(HT_CAP_AMPDU_FACTOR *)pValue = MAX_AMPDU_FACTOR_64K; + break; + default: + bResult = rtl8821c_gethaldefvar(padapter, eVariable, pValue); + break; + } + + return bResult; +} + +static void rtl8821cu_init_default_value(PADAPTER padapter) +{ + rtl8821c_init_default_value(padapter); +} + +static u8 rtl8821cu_ps_func(PADAPTER padapter, HAL_INTF_PS_FUNC efunc_id, u8 *val) +{ + u8 bResult = _TRUE; + + switch (efunc_id) { + + default: + break; + } + return bResult; +} + +#ifdef CONFIG_RTW_LED +static void read_ledsetting(PADAPTER adapter) +{ + struct led_priv *ledpriv = adapter_to_led(adapter); + +#ifdef CONFIG_RTW_SW_LED + PHAL_DATA_TYPE hal; + + hal = GET_HAL_DATA(adapter); + ledpriv->bRegUseLed = _TRUE; + + switch (hal->EEPROMCustomerID) { + default: + hal->CustomerID = RT_CID_DEFAULT; + break; + } + + switch (hal->CustomerID) { + case RT_CID_DEFAULT: + default: + ledpriv->LedStrategy = SW_LED_MODE9; + break; + } +#else /* HW LED */ + ledpriv->LedStrategy = HW_LED; +#endif /* CONFIG_RTW_SW_LED */ +} +#endif /* CONFIG_RTW_LED */ + +/* + * Description: + * Collect all hardware information, fill "HAL_DATA_TYPE". + * Sometimes this would be used to read MAC address. + * This function will do + * 1. Read Efuse/EEPROM to initialize + * 2. Read registers to initialize + * 3. Other vaiables initialization + */ +static u8 read_adapter_info(PADAPTER padapter) +{ + u8 ret = _FAIL; + + /* + * 1. Read Efuse/EEPROM to initialize + */ + if (rtl8821c_read_efuse(padapter) != _SUCCESS) + goto exit; + + /* + * 2. Read registers to initialize + */ + + /* + * 3. Other Initialization + */ +#ifdef CONFIG_RTW_LED + read_ledsetting(padapter); +#endif /* CONFIG_RTW_LED */ + + ret = _SUCCESS; + +exit: + return ret; +} + + +u8 rtl8821cu_set_hal_ops(PADAPTER padapter) +{ + struct hal_ops *ops; + int err; + + + err = rtl8821cu_halmac_init_adapter(padapter); + if (err) { + /* RTW_INFO("%s: [ERROR]HALMAC initialize FAIL!\n", __func__); */ + RTW_INFO("%s: [ERROR]HALMAC initialize FAIL!\n", __func__); + return _FAIL; + } + + rtl8821c_set_hal_ops(padapter); + + ops = &padapter->hal_func; + + ops->hal_init = rtl8821cu_hal_init; + ops->hal_deinit = rtl8821cu_hal_deinit; + + ops->inirp_init = rtl8821cu_inirp_init; + ops->inirp_deinit = rtl8821cu_inirp_deinit; + + ops->init_xmit_priv = rtl8821cu_init_xmit_priv; + ops->free_xmit_priv = rtl8821cu_free_xmit_priv; + + ops->init_recv_priv = rtl8821cu_init_recv_priv; + ops->free_recv_priv = rtl8821cu_free_recv_priv; +#ifdef CONFIG_RTW_SW_LED + ops->InitSwLeds = rtl8821cu_initswleds; + ops->DeInitSwLeds = rtl8821cu_deinitswleds; +#endif + + ops->init_default_value = rtl8821cu_init_default_value; + ops->intf_chip_configure = rtl8821cu_interface_configure; + ops->read_adapter_info = read_adapter_info; + + ops->set_hw_reg_handler = sethwreg; + ops->GetHwRegHandler = gethwreg; + ops->get_hal_def_var_handler = gethaldefvar; + ops->SetHalDefVarHandler = sethaldefvar; + + + ops->hal_xmit = rtl8821cu_hal_xmit; + ops->mgnt_xmit = rtl8821cu_mgnt_xmit; +#ifdef CONFIG_RTW_MGMT_QUEUE + ops->hal_mgmt_xmitframe_enqueue = rtl8821cu_hal_mgmt_xmitframe_enqueue; +#endif + ops->hal_xmitframe_enqueue = rtl8821cu_hal_xmitframe_enqueue; + +#ifdef CONFIG_HOSTAPD_MLME + ops->hostap_mgnt_xmit_entry = rtl8821cu_hostap_mgnt_xmit_entry; +#endif + ops->interface_ps_func = rtl8821cu_ps_func; +#ifdef CONFIG_XMIT_THREAD_MODE + ops->xmit_thread_handler = rtl8821cu_xmit_buf_handler; +#endif +#ifdef CONFIG_SUPPORT_USB_INT + ops->interrupt_handler = rtl8821cu_interrupt_handler; +#endif + return _TRUE; + +} diff --git a/hal/rtl8821c/usb/rtl8821cu_recv.c b/hal/rtl8821c/usb/rtl8821cu_recv.c new file mode 100644 index 0000000..22bc58f --- /dev/null +++ b/hal/rtl8821c/usb/rtl8821cu_recv.c @@ -0,0 +1,166 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821CU_RECV_C_ + +#include /* PADAPTER, rtw_xmit.h and etc. */ +#include /* HAL_DATA_TYPE */ +#include "../../hal_halmac.h" /* RX desc */ +#include "../rtl8821c.h" /* rtl8821c_query_rx_desc, rtl8821c_c2h_handler_no_io() */ + +int rtl8821cu_init_recv_priv(PADAPTER padapter) +{ + return usb_init_recv_priv(padapter, INTERRUPT_MSG_FORMAT_LEN); +} + +void rtl8821cu_free_recv_priv(PADAPTER padapter) +{ + usb_free_recv_priv(padapter, INTERRUPT_MSG_FORMAT_LEN); +} + +static u8 recvbuf2recvframe_proccess_normal_rx +(PADAPTER padapter, u8 *pbuf, struct rx_pkt_attrib *pattrib, union recv_frame *precvframe, _pkt *pskb) +{ + u8 ret = _SUCCESS; + struct recv_priv *precvpriv = &padapter->recvpriv; + _queue *pfree_recv_queue = &precvpriv->free_recv_queue; + +#ifdef CONFIG_RX_PACKET_APPEND_FCS + if (check_fwstate(&padapter->mlmepriv, WIFI_MONITOR_STATE) == _FALSE) { + if (rtl8821c_rx_fcs_appended(padapter)) + pattrib->pkt_len -= IEEE80211_FCS_LEN; + } +#endif + + if (rtw_os_alloc_recvframe(padapter, precvframe, + (pbuf + pattrib->shift_sz + pattrib->drvinfo_sz + RXDESC_SIZE), pskb) == _FAIL) { + + rtw_free_recvframe(precvframe, pfree_recv_queue); + ret = _FAIL; + goto exit; + } + + recvframe_put(precvframe, pattrib->pkt_len); + + pre_recv_entry(precvframe, pattrib->physt ? (pbuf + RXDESC_OFFSET) : NULL); + +exit: + return ret; +} + +int recvbuf2recvframe(PADAPTER padapter, void *ptr) +{ + u8 *pbuf; + u8 pkt_cnt = 0; + u32 pkt_offset; + s32 transfer_len; + u8 *pphy_status = NULL; + union recv_frame *precvframe = NULL; + struct rx_pkt_attrib *pattrib = NULL; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct recv_priv *precvpriv = &padapter->recvpriv; + _queue *pfree_recv_queue = &precvpriv->free_recv_queue; + _pkt *pskb; + +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + pskb = NULL; + transfer_len = (s32)((struct recv_buf *)ptr)->transfer_len; + pbuf = ((struct recv_buf *)ptr)->pbuf; +#else /* !CONFIG_USE_USB_BUFFER_ALLOC_RX */ + pskb = (_pkt *)ptr; + transfer_len = (s32)pskb->len; + pbuf = pskb->data; +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_RX */ + + +#ifdef CONFIG_USB_RX_AGGREGATION + pkt_cnt = GET_RX_DESC_DMA_AGG_NUM_8821C(pbuf); +#endif + + do { + precvframe = rtw_alloc_recvframe(pfree_recv_queue); + if (precvframe == NULL) { + /* RTW_INFO("%s()-%d: rtw_alloc_recvframe() failed! RX Drop!\n", __func__, __LINE__); */ + RTW_INFO("%s()-%d: rtw_alloc_recvframe() failed! RX Drop!\n", __func__, __LINE__); + goto _exit_recvbuf2recvframe; + } + + _rtw_init_listhead(&precvframe->u.hdr.list); + precvframe->u.hdr.precvbuf = NULL; /* can't access the precvbuf for new arch */ + precvframe->u.hdr.len = 0; + + rtl8821c_query_rx_desc(precvframe, pbuf); + + pattrib = &precvframe->u.hdr.attrib; + + if ((padapter->registrypriv.mp_mode == 0) && ((pattrib->crc_err) || (pattrib->icv_err))) { + /* RTW_INFO("%s: RX Warning! crc_err=%d icv_err=%d, skip!\n", __func__, pattrib->crc_err, pattrib->icv_err); */ + RTW_INFO("%s: RX Warning! crc_err=%d icv_err=%d, skip!\n", __func__, pattrib->crc_err, pattrib->icv_err); + + rtw_free_recvframe(precvframe, pfree_recv_queue); + goto _exit_recvbuf2recvframe; + } + + pkt_offset = RXDESC_SIZE + pattrib->drvinfo_sz + pattrib->shift_sz + pattrib->pkt_len; + + if ((pattrib->pkt_len <= 0) || (pkt_offset > transfer_len)) { + /* RTW_INFO("%s()-%d: RX Warning!,pkt_len<=0(%d) or pkt_offset(%d)> transfer_len(%d)\n" */ + /* , __func__, __LINE__, pattrib->pkt_len, pkt_offset, transfer_len); */ + RTW_INFO("%s()-%d: RX Warning!,pkt_len<=0(%d) or pkt_offset(%d)> transfer_len(%d)\n" + , __func__, __LINE__, pattrib->pkt_len, pkt_offset, transfer_len); + if (pkt_offset > transfer_len) + /* RTW_INFO("%s()-%d: RX Warning!,RXDESC_SIZE(%d), drvinfo_sz(%d), shift_sz(%d),pkt_len(%d)\n" */ + /* , __func__, __LINE__, RXDESC_SIZE, pattrib->drvinfo_sz, pattrib->shift_sz, pattrib->pkt_len); */ + RTW_INFO("%s()-%d: RX Warning!,RXDESC_SIZE(%d), drvinfo_sz(%d), shift_sz(%d),pkt_len(%d)\n" + , __func__, __LINE__, RXDESC_SIZE, pattrib->drvinfo_sz, pattrib->shift_sz, pattrib->pkt_len); + + rtw_free_recvframe(precvframe, pfree_recv_queue); + goto _exit_recvbuf2recvframe; + } + + switch (pattrib->pkt_rpt_type) { + case C2H_PACKET: + c2h_pre_handler_rtl8821c(padapter, pbuf , transfer_len); + /* C2H_PACKET doesn't use recvframe, so free it */ + rtw_free_recvframe(precvframe, pfree_recv_queue); + break; + case TX_REPORT1: + case TX_REPORT2: + case HIS_REPORT: + /* RTW_INFO("%s: [WARNNING] RX type(%d) not be handled!\n", __func__, pattrib->pkt_rpt_type); */ + RTW_INFO("%s: [WARNNING] RX type(%d) not be handled!\n", __func__, pattrib->pkt_rpt_type); + rtw_free_recvframe(precvframe, pfree_recv_queue); + break; + case NORMAL_RX: + default: + if (recvbuf2recvframe_proccess_normal_rx(padapter, pbuf, pattrib, precvframe, pskb) == _FAIL) + goto _exit_recvbuf2recvframe; + break; + } + +#ifdef CONFIG_USB_RX_AGGREGATION + /* jaguar 8-byte alignment */ + pkt_offset = (u16)_RND8(pkt_offset); + pkt_cnt--; + pbuf += pkt_offset; +#endif + transfer_len -= pkt_offset; + precvframe = NULL; + + } while (transfer_len > 0); + +_exit_recvbuf2recvframe: + + return _SUCCESS; +} diff --git a/hal/rtl8821c/usb/rtl8821cu_xmit.c b/hal/rtl8821c/usb/rtl8821cu_xmit.c new file mode 100755 index 0000000..7a10249 --- /dev/null +++ b/hal/rtl8821c/usb/rtl8821cu_xmit.c @@ -0,0 +1,1191 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTL8821CU_XMIT_C_ + +#include /* PADAPTER, rtw_xmit.h and etc. */ +#include /* HAL_DATA_TYPE */ +#include "../../hal_halmac.h" /* halmac api */ +#include "../rtl8821c.h" /* rtl8821c_update_txdesc() */ +#include "rtl8821cu.h" /* OFFSET_SZ MAX_TX_AGG_PACKET_NUMBER_8821C */ + +static void update_txdesc_h2c_pkt(struct xmit_frame *pxmitframe, u8 *pmem, s32 sz) +{ + u8 *ptxdesc = pmem; + _adapter *padapter = pxmitframe->padapter; + + _rtw_memset(ptxdesc, 0, TXDESC_SIZE); + SET_TX_DESC_TXPKTSIZE_8821C(ptxdesc, sz); + SET_TX_DESC_QSEL_8821C(ptxdesc, HALMAC_TXDESC_QSEL_H2C_CMD); + rtl8821c_cal_txdesc_chksum(padapter, ptxdesc); + rtl8821c_dbg_dump_tx_desc(padapter, pxmitframe->frame_tag, ptxdesc); +} + +static s32 update_txdesc(struct xmit_frame *pxmitframe, u8 *pmem, s32 sz, u8 bagg_pkt) +{ + int pull = 0; + uint qsel; + u8 data_rate, pwr_status, offset; + _adapter *padapter = pxmitframe->padapter; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 *ptxdesc = pmem; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + sint bmcst = IS_MCAST(pattrib->ra); + u16 SWDefineContent = 0x0; + u8 DriverFixedRate = 0x0; +#if defined(CONFIG_80211N_HT) + struct sta_info *psta = NULL; + u8 max_agg_num = 0; + u8 _max_ampdu_size = 0; + u8 ht_max_ampdu_size = 0; + u8 vht_max_ampdu_size = 0; +#endif/*CONFIG_80211N_HT*/ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + u8 hw_port = rtw_hal_get_port(padapter); + +#ifndef CONFIG_USE_USB_BUFFER_ALLOC_TX + if (padapter->registrypriv.mp_mode == 0) { + if ((PACKET_OFFSET_SZ != 0) && (!bagg_pkt) + && (rtw_usb_bulk_size_boundary(padapter, (TXDESC_SIZE + sz)) == _FALSE)) { + ptxdesc = (pmem + PACKET_OFFSET_SZ); + /* RTW_INFO("==> non-agg-pkt,shift pointer...\n"); */ + pull = 1; + } + } +#endif /* !CONFIG_USE_USB_BUFFER_ALLOC_TX */ + + _rtw_memset(ptxdesc, 0, TXDESC_SIZE); + + /* offset 0 */ + SET_TX_DESC_LS_8821C(ptxdesc, 1); + + /* RTW_INFO("%s==> pkt_len=%d,bagg_pkt=%02x\n",__FUNCTION__,sz,bagg_pkt); */ + SET_TX_DESC_TXPKTSIZE_8821C(ptxdesc, sz); + + offset = TXDESC_SIZE + OFFSET_SZ; + +#ifdef CONFIG_TX_EARLY_MODE + if (bagg_pkt) + offset += EARLY_MODE_INFO_SIZE; +#endif + /* RTW_INFO("%s==>offset(0x%02x)\n",__FUNCTION__,offset); */ + SET_TX_DESC_OFFSET_8821C(ptxdesc, offset); + + if (bmcst) + SET_TX_DESC_BMC_8821C(ptxdesc, 1); + + SET_TX_DESC_PORT_ID_8821C(ptxdesc, hw_port); + SET_TX_DESC_MULTIPLE_PORT_8821C(ptxdesc, hw_port); + +#ifndef CONFIG_USE_USB_BUFFER_ALLOC_TX + if (padapter->registrypriv.mp_mode == 0) { + if ((PACKET_OFFSET_SZ != 0) && (!bagg_pkt)) { + if ((pull) && (pxmitframe->pkt_offset > 0)) + pxmitframe->pkt_offset = pxmitframe->pkt_offset - 1; + } + } +#endif /* !CONFIG_USE_USB_BUFFER_ALLOC_TX */ + + /* RTW_INFO("%s, pkt_offset=0x%02x\n",__FUNCTION__,pxmitframe->pkt_offset); */ + /* pkt_offset, unit:8 bytes padding */ + if (pxmitframe->pkt_offset > 0) + SET_TX_DESC_PKT_OFFSET_8821C(ptxdesc, pxmitframe->pkt_offset); + + SET_TX_DESC_MACID_8821C(ptxdesc, pattrib->mac_id); + SET_TX_DESC_RATE_ID_8821C(ptxdesc, pattrib->raid); + + SET_TX_DESC_QSEL_8821C(ptxdesc, pattrib->qsel); + + /*offset 12 */ + if (!pattrib->qos_en) { + /* HW sequence, to fix to use 0 queue. todo: 4AC packets to use auto queue select */ + SET_TX_DESC_DISQSELSEQ_8821C(ptxdesc, 1); + SET_TX_DESC_EN_HWSEQ_8821C(ptxdesc, 1); /* Hw set sequence number */ + SET_TX_DESC_HW_SSN_SEL_8821C(ptxdesc, pattrib->hw_ssn_sel); + SET_TX_DESC_EN_HWEXSEQ_8821C(ptxdesc, 0); + } else + SET_TX_DESC_SW_SEQ_8821C(ptxdesc, pattrib->seqnum); + + if ((pxmitframe->frame_tag & 0x0f) == DATA_FRAMETAG) { + /* RTW_INFO("pxmitframe->frame_tag == DATA_FRAMETAG\n"); */ + rtl8821c_fill_txdesc_sectype(pattrib, ptxdesc); + + /* offset 20 */ +#ifdef CONFIG_USB_TX_AGGREGATION + if (pxmitframe->agg_num > 1) { + /* RTW_INFO("%s agg_num:%d\n",__FUNCTION__,pxmitframe->agg_num); */ + SET_TX_DESC_DMA_TXAGG_NUM_8821C(ptxdesc, pxmitframe->agg_num); + } +#endif /* CONFIG_USB_TX_AGGREGATION */ + + rtl8821c_fill_txdesc_vcs(padapter, pattrib, ptxdesc); + + if (bmcst) + fill_txdesc_force_bmc_camid(pattrib, ptxdesc); + +#ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR + rtw_phydm_set_dyntxpwr(padapter, ptxdesc, pattrib->mac_id); +#endif + + if ((pattrib->ether_type != 0x888e) && + (pattrib->ether_type != 0x0806) && + (pattrib->ether_type != 0x88b4) && + (pattrib->dhcp_pkt != 1) +#ifdef CONFIG_AUTO_AP_MODE + && (pattrib->pctrl != _TRUE) +#endif + ) { + /* Non EAP & ARP & DHCP type data packet */ +#if defined(CONFIG_80211N_HT) + if (pattrib->ampdu_en == _TRUE) { + SET_TX_DESC_AGG_EN_8821C(ptxdesc, 1); + if (padapter->driver_tx_max_agg_num != 0xFF) { + max_agg_num = padapter->driver_tx_max_agg_num; /* tx desc max_agg_num (unit:2) */ + } else { + psta = pattrib->psta; + + ht_max_ampdu_size = psta->htpriv.ht_cap.ampdu_params_info & 0x3; /*get other side sta ht max rx ampdu size*/ + /*RTW_INFO("%s, ht_max_ampdu_size=0x%02x\n", __func__, ht_max_ampdu_size);*/ + + vht_max_ampdu_size = psta->vhtpriv.ampdu_len; + /*RTW_INFO("%s, vht_max_ampdu_size=0x%02x\n", __func__, vht_max_ampdu_size);*/ + + if (vht_max_ampdu_size > ht_max_ampdu_size) + _max_ampdu_size = vht_max_ampdu_size; + else + _max_ampdu_size = ht_max_ampdu_size; + + /* Calculate tx desc max_agg_num (unit:2) */ + if (_max_ampdu_size == MAX_AMPDU_FACTOR_1M) + max_agg_num = (1024 * 1024 / sz) / 2; + else if (_max_ampdu_size == MAX_AMPDU_FACTOR_512K) + max_agg_num = (512 * 1024 / sz) / 2; + else if (_max_ampdu_size == MAX_AMPDU_FACTOR_256K) + max_agg_num = (256 * 1024 / sz) / 2; + else if (_max_ampdu_size == MAX_AMPDU_FACTOR_128K) + max_agg_num = (128 * 1024 / sz) / 2; + else if (_max_ampdu_size == MAX_AMPDU_FACTOR_64K) + max_agg_num = (64 * 1024 / sz) / 2; + else if (_max_ampdu_size == MAX_AMPDU_FACTOR_32K) + max_agg_num = (32 * 1024 / sz) / 2; + else if (_max_ampdu_size == MAX_AMPDU_FACTOR_16K) + max_agg_num = (16 * 1024 / sz) / 2; + else if (_max_ampdu_size == MAX_AMPDU_FACTOR_8K) + max_agg_num = (8 * 1024 / sz) / 2; + /*RTW_INFO("%s, sz=%u , _max_ampdu_size=0x%02x\n", __func__, sz, _max_ampdu_size);*/ + if (psta->max_agg_num_minimal_record == 0 || psta->max_agg_num_minimal_record > max_agg_num) + psta->max_agg_num_minimal_record = max_agg_num; + if (pdvobjpriv->traffic_stat.cur_tx_tp > 10 && pdvobjpriv->traffic_stat.cur_rx_tp > 10) + max_agg_num = psta->max_agg_num_minimal_record; + } + if (max_agg_num >= 0x1F) + max_agg_num = 0x1F; + /*RTW_INFO("%s, max_agg_num=0x%02x\n", __func__, max_agg_num);*/ + SET_TX_DESC_MAX_AGG_NUM_8821C(ptxdesc, max_agg_num); + /* Set A-MPDU aggregation */ + SET_TX_DESC_AMPDU_DENSITY_8821C(ptxdesc, pattrib->ampdu_spacing); + } else +#endif/*CONFIG_80211N_HT*/ + SET_TX_DESC_BK_8821C(ptxdesc, 1); + + rtl8821c_fill_txdesc_phy(padapter, pattrib, ptxdesc); + + if (pHalData->current_band_type == BAND_ON_5G) + SET_TX_DESC_DATA_RTY_LOWEST_RATE_8821C(ptxdesc, 4); + else + SET_TX_DESC_DATA_RTY_LOWEST_RATE_8821C(ptxdesc, 0); + + if (pHalData->fw_ractrl == _FALSE) { + SET_TX_DESC_USE_RATE_8821C(ptxdesc, 1); + DriverFixedRate = 0x01; + + if (pHalData->INIDATA_RATE[pattrib->mac_id] & BIT(7)) + SET_TX_DESC_DATA_SHORT_8821C(ptxdesc, 1); + + SET_TX_DESC_DATARATE_8821C(ptxdesc, (pHalData->INIDATA_RATE[pattrib->mac_id] & 0x7F)); + } + if (bmcst) { + DriverFixedRate = 0x01; + fill_txdesc_bmc_tx_rate(pattrib, ptxdesc); + } + + /* modify data rate by iwpriv or proc */ + if (padapter->fix_rate != 0xFF) { + SET_TX_DESC_USE_RATE_8821C(ptxdesc, 1); + + DriverFixedRate = 0x01; + if (padapter->fix_rate & BIT(7)) + SET_TX_DESC_DATA_SHORT_8821C(ptxdesc, 1); + + SET_TX_DESC_DATARATE_8821C(ptxdesc, (padapter->fix_rate & 0x7F)); + + if (!padapter->data_fb) + SET_TX_DESC_DISDATAFB_8821C(ptxdesc, 1); + } + + if (pattrib->ldpc) + SET_TX_DESC_DATA_LDPC_8821C(ptxdesc, 1); + + if (pattrib->stbc) + SET_TX_DESC_DATA_STBC_8821C(ptxdesc, 1); + +#ifdef CONFIG_WMMPS_STA + if (pattrib->trigger_frame) + SET_TX_DESC_TRI_FRAME_8821C (ptxdesc, 1); +#endif /* CONFIG_WMMPS_STA */ + + } else { + /* + EAP data packet and ARP packet and DHCP. + Use the 1M data rate to send the EAP/ARP packet. + This will maybe make the handshake smooth. + */ + + SET_TX_DESC_USE_RATE_8821C(ptxdesc, 1); + DriverFixedRate = 0x01; + SET_TX_DESC_BK_8821C(ptxdesc, 1); + + /* HW will ignore this setting if the transmission rate is legacy OFDM */ + if (pmlmeinfo->preamble_mode == PREAMBLE_SHORT) + SET_TX_DESC_DATA_SHORT_8821C(ptxdesc, 1); +#ifdef CONFIG_IP_R_MONITOR + if((pattrib->ether_type == ETH_P_ARP) && + (IsSupportedTxOFDM(padapter->registrypriv.wireless_mode))) { + SET_TX_DESC_DATARATE_8821C(ptxdesc, MRateToHwRate(IEEE80211_OFDM_RATE_6MB)); + #ifdef DBG_IP_R_MONITOR + RTW_INFO(FUNC_ADPT_FMT ": SP Packet(0x%04X) rate=0x%x SeqNum = %d\n", + FUNC_ADPT_ARG(padapter), pattrib->ether_type, MRateToHwRate(pmlmeext->tx_rate), pattrib->seqnum); + #endif/*DBG_IP_R_MONITOR*/ + } else +#endif/*CONFIG_IP_R_MONITOR*/ + SET_TX_DESC_DATARATE_8821C(ptxdesc, MRateToHwRate(pmlmeext->tx_rate)); + } + +#ifdef CONFIG_TDLS +#ifdef CONFIG_XMIT_ACK + /* CCX-TXRPT ack for xmit data frames */ + if (pxmitframe->ack_report) { + SET_TX_DESC_SPE_RPT_8821C(ptxdesc, 1); +#ifdef DBG_CCX + /* RTW_INFO("%s set tx report\n", __func__); */ + RTW_INFO("%s set tx report\n", __func__); +#endif + } +#endif /* CONFIG_XMIT_ACK */ +#endif + } else if ((pxmitframe->frame_tag & 0x0f) == MGNT_FRAMETAG) { + /* RTW_INFO("pxmitframe->frame_tag == MGNT_FRAMETAG\n"); */ + SET_TX_DESC_MBSSID_8821C(ptxdesc, pattrib->mbssid & 0xF); + SET_TX_DESC_USE_RATE_8821C(ptxdesc, 1); + DriverFixedRate = 0x01; + + SET_TX_DESC_DATARATE_8821C(ptxdesc, MRateToHwRate(pattrib->rate)); + + /* VHT NDPA or HT NDPA Packet for Beamformer. */ + if ((pattrib->subtype == WIFI_NDPA) || + ((pattrib->subtype == WIFI_ACTION_NOACK) && (pattrib->order == 1))) { + + SET_TX_DESC_NAVUSEHDR_8821C(ptxdesc, 1); + + SET_TX_DESC_DATA_BW_8821C(ptxdesc, rtl8821c_bw_mapping(padapter, pattrib)); + SET_TX_DESC_SIGNALING_TA_PKT_SC_8821C(ptxdesc, + rtl8821c_sc_mapping(padapter, pattrib)); + + SET_TX_DESC_RTY_LMT_EN_8821C(ptxdesc, 1); + SET_TX_DESC_RTS_DATA_RTY_LMT_8821C(ptxdesc, 5); + SET_TX_DESC_DISRTSFB_8821C(ptxdesc, 1); + SET_TX_DESC_NDPA_8821C(ptxdesc, 1); + } else { + SET_TX_DESC_RTY_LMT_EN_8821C(ptxdesc, 1); + if (pattrib->retry_ctrl == _TRUE) + SET_TX_DESC_RTS_DATA_RTY_LMT_8821C(ptxdesc, 6); + else + SET_TX_DESC_RTS_DATA_RTY_LMT_8821C(ptxdesc, 12); + } + +#ifdef CONFIG_XMIT_ACK + /* CCX-TXRPT ack for xmit mgmt frames */ + if (pxmitframe->ack_report) { + SET_TX_DESC_SPE_RPT_8821C(ptxdesc, 1); +#ifdef DBG_CCX + /* RTW_INFO("%s set tx report\n", __func__); */ + RTW_INFO("%s set tx report\n", __func__); +#endif + } +#endif /* CONFIG_XMIT_ACK */ + } else if ((pxmitframe->frame_tag & 0x0f) == TXAGG_FRAMETAG) + /* RTW_INFO("pxmitframe->frame_tag == TXAGG_FRAMETAG\n"); */ + RTW_INFO("pxmitframe->frame_tag == TXAGG_FRAMETAG\n"); +#ifdef CONFIG_MP_INCLUDED + else if (((pxmitframe->frame_tag & 0x0f) == MP_FRAMETAG) && + (padapter->registrypriv.mp_mode == 1)) + + fill_txdesc_for_mp(padapter, ptxdesc); +#endif + else { + /* RTW_INFO("pxmitframe->frame_tag = %d\n", pxmitframe->frame_tag); */ + RTW_INFO("pxmitframe->frame_tag = %d\n", pxmitframe->frame_tag); + + SET_TX_DESC_USE_RATE_8821C(ptxdesc, 1); + DriverFixedRate = 0x01; + SET_TX_DESC_DATARATE_8821C(ptxdesc, MRateToHwRate(pmlmeext->tx_rate)); + } + + if (DriverFixedRate) + SWDefineContent |= 0x01; + + SET_TX_DESC_SW_DEFINE_8821C(ptxdesc, SWDefineContent); + + rtl8821c_cal_txdesc_chksum(padapter, ptxdesc); + rtl8821c_dbg_dump_tx_desc(padapter, pxmitframe->frame_tag, ptxdesc); + return pull; +} + + + +#ifdef CONFIG_XMIT_THREAD_MODE +/* + * Description + * Transmit xmitbuf to hardware tx fifo + * + * Return + * _SUCCESS ok + * _FAIL something error + */ +s32 rtl8821cu_xmit_buf_handler(PADAPTER padapter) +{ + PHAL_DATA_TYPE phal; + struct xmit_priv *pxmitpriv; + struct xmit_buf *pxmitbuf; + struct xmit_frame *pxmitframe; + s32 ret; + + + phal = GET_HAL_DATA(padapter); + pxmitpriv = &padapter->xmitpriv; + + ret = _rtw_down_sema(&pxmitpriv->xmit_sema); + if (_FAIL == ret) { + return _FAIL; + } + + if (RTW_CANNOT_RUN(padapter)) { + RTW_DBG(FUNC_ADPT_FMT "- bDriverStopped(%s) bSurpriseRemoved(%s)\n", + FUNC_ADPT_ARG(padapter), + rtw_is_drv_stopped(padapter) ? "True" : "False", + rtw_is_surprise_removed(padapter) ? "True" : "False"); + return _FAIL; + } + + if (check_pending_xmitbuf(pxmitpriv) == _FALSE) + return _SUCCESS; + +#ifdef CONFIG_LPS_LCLK + ret = rtw_register_tx_alive(padapter); + if (ret != _SUCCESS) { + return _SUCCESS; + } +#endif /* CONFIG_LPS_LCLK */ + + do { + pxmitbuf = dequeue_pending_xmitbuf(pxmitpriv); + if (pxmitbuf == NULL) + break; + pxmitframe = (struct xmit_frame *) pxmitbuf->priv_data; + /* only XMITBUF_DATA & XMITBUF_MGNT */ + rtw_write_port_and_wait(padapter, pxmitbuf->ff_hwaddr, pxmitbuf->len, (unsigned char *)pxmitbuf, 500); + rtw_free_xmitframe(pxmitpriv, pxmitframe); + } while (1); + +#ifdef CONFIG_LPS_LCLK + rtw_unregister_tx_alive(padapter); +#endif /*CONFIG_LPS_LCLK */ + + return _SUCCESS; +} +#endif /* CONFIG_XMIT_THREAD_MODE */ + + +/* for non-agg data frame or management frame */ +static s32 rtw_dump_xframe(PADAPTER padapter, struct xmit_frame *pxmitframe) +{ + s32 ret = _SUCCESS; + s32 inner_ret = _SUCCESS; + int t, sz, w_sz, pull = 0; + u8 *mem_addr; + u8 ff_hwaddr; + struct xmit_buf *pxmitbuf = pxmitframe->pxmitbuf; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + + +#ifdef CONFIG_80211N_HT + if ((pxmitframe->frame_tag == DATA_FRAMETAG) && + (pxmitframe->attrib.ether_type != 0x0806) && + (pxmitframe->attrib.ether_type != 0x888e) && + (pxmitframe->attrib.ether_type != 0x88b4) && + (pxmitframe->attrib.dhcp_pkt != 1)) + rtw_issue_addbareq_cmd(padapter, pxmitframe, _FALSE); +#endif /* CONFIG_80211N_HT */ + + mem_addr = pxmitframe->buf_addr; + + for (t = 0; t < pattrib->nr_frags; t++) { + if (inner_ret != _SUCCESS && ret == _SUCCESS) + ret = _FAIL; + + if (t != (pattrib->nr_frags - 1)) { + + sz = pxmitpriv->frag_len; + sz = sz - 4 - (psecuritypriv->sw_encrypt ? 0 : pattrib->icv_len); + } else /* no frag */ + sz = pattrib->last_txcmdsz; + + if (pattrib->qsel == HALMAC_TXDESC_QSEL_H2C_CMD) { + update_txdesc_h2c_pkt(pxmitframe, mem_addr, sz); + w_sz = sz + TXDESC_SIZE; + + } else { + + pull = update_txdesc(pxmitframe, mem_addr, sz, _FALSE); + if (pull) { + /* pull txdesc head */ + mem_addr += PACKET_OFFSET_SZ; + + pxmitframe->buf_addr = mem_addr; + + w_sz = sz + TXDESC_SIZE; + } else + w_sz = sz + TXDESC_SIZE + PACKET_OFFSET_SZ; + } + +#ifdef RTW_HALMAC + pxmitbuf->bulkout_id = rtw_halmac_usb_get_bulkout_id(pdvobj, mem_addr, w_sz); +#endif + ff_hwaddr = rtw_get_ff_hwaddr(pxmitframe); + +#ifdef CONFIG_XMIT_THREAD_MODE + pxmitbuf->len = w_sz; + pxmitbuf->ff_hwaddr = ff_hwaddr; + + if ((pattrib->qsel == QSLT_BEACON) || (pattrib->qsel == QSLT_CMD)) + /* download rsvd page or fw */ + inner_ret = rtw_write_port(padapter, ff_hwaddr, w_sz, (unsigned char *)pxmitbuf); + else + enqueue_pending_xmitbuf(pxmitpriv, pxmitbuf); +#else + inner_ret = rtw_write_port(padapter, ff_hwaddr, w_sz, (unsigned char *)pxmitbuf); +#endif + rtw_count_tx_stats(padapter, pxmitframe, sz); + + /* RTW_INFO("rtw_write_port, w_sz=%d, sz=%d, txdesc_sz=%d, tid=%d\n", w_sz, sz, w_sz-sz, pattrib->priority);*/ + + mem_addr += w_sz; + + mem_addr = (u8 *)RND4(((SIZE_PTR)(mem_addr))); + + } + +#ifdef CONFIG_XMIT_THREAD_MODE + if ((pattrib->qsel == QSLT_BEACON) || (pattrib->qsel == QSLT_CMD)) +#endif + rtw_free_xmitframe(pxmitpriv, pxmitframe); + + if (ret != _SUCCESS) + rtw_sctx_done_err(&pxmitbuf->sctx, RTW_SCTX_DONE_UNKNOWN); + + return ret; +} + +#ifdef CONFIG_USB_TX_AGGREGATION +#define IDEA_CONDITION 1 /* check all packets before enqueue */ +static s32 rtl8821cu_xmitframe_complete(PADAPTER padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf) +{ + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + struct xmit_frame *pxmitframe = NULL; + struct xmit_frame *pfirstframe = NULL; + + /* aggregate variable */ + struct hw_xmit *phwxmit; + struct sta_info *psta = NULL; + struct tx_servq *ptxservq = NULL; + + _irqL irqL; + _list *xmitframe_plist = NULL, *xmitframe_phead = NULL; + + u32 pbuf; /* next pkt address */ + u32 pbuf_tail; /* last pkt tail */ + u32 len; /* packet length, except TXDESC_SIZE and PKT_OFFSET */ + + u32 bulkSize = pHalData->UsbBulkOutSize; + u8 descCount; + u32 bulkPtr; + + /* dump frame variable */ + u8 ff_hwaddr; + + _list *sta_plist, *sta_phead; + u8 single_sta_in_queue = _FALSE; + +#ifndef IDEA_CONDITION + int res = _SUCCESS; +#endif + +#ifdef CONFIG_RTW_MGMT_QUEUE + /* dump management frame directly */ + pxmitframe = rtw_dequeue_mgmt_xframe(pxmitpriv); + if (pxmitframe) { + rtw_dump_xframe(padapter, pxmitframe); + return _TRUE; + } +#endif + + /* check xmitbuffer is ok */ + if (pxmitbuf == NULL) { + pxmitbuf = rtw_alloc_xmitbuf(pxmitpriv); + if (pxmitbuf == NULL) + return _FALSE; + } + + /* 1. pick up first frame */ + do { + rtw_free_xmitframe(pxmitpriv, pxmitframe); + + pxmitframe = rtw_dequeue_xframe(pxmitpriv, pxmitpriv->hwxmits, pxmitpriv->hwxmit_entry); + if (pxmitframe == NULL) { + /* no more xmit frame, release xmit buffer */ + /* RTW_INFO("%s: no more xmit frame\n", __func__); */ + rtw_free_xmitbuf(pxmitpriv, pxmitbuf); + return _FALSE; + } + +#ifndef IDEA_CONDITION + if (pxmitframe->frame_tag != DATA_FRAMETAG) { + continue; + } + + /* TID 0~15 */ + if ((pxmitframe->attrib.priority < 0) || + (pxmitframe->attrib.priority > 15)) { + continue; + } +#endif + + pxmitframe->pxmitbuf = pxmitbuf; + pxmitframe->buf_addr = pxmitbuf->pbuf; + pxmitbuf->priv_data = pxmitframe; + + pxmitframe->agg_num = 1; /* alloc xmitframe should assign to 1. */ +#ifdef CONFIG_TX_EARLY_MODE + /* first frame of aggregation, reserve one offset for EM info ,another for usb bulk-out block check */ + pxmitframe->pkt_offset = (PACKET_OFFSET_SZ / 8) + 1; +#else + /* first frame of aggregation, reserve offset */ + pxmitframe->pkt_offset = (PACKET_OFFSET_SZ / 8); +#endif + + if (rtw_xmitframe_coalesce(padapter, pxmitframe->pkt, pxmitframe) == _FALSE) { + /* RTW_INFO("%s: coalesce 1st xmitframe failed\n", __func__); */ + RTW_INFO("%s: coalesce 1st xmitframe failed\n", __func__); + continue; + } + + + /* always return ndis_packet after rtw_xmitframe_coalesce */ + rtw_os_xmit_complete(padapter, pxmitframe); + + break; + } while (1); + + /* 2. aggregate same priority and same DA(AP or STA) frames */ + pfirstframe = pxmitframe; + len = rtw_wlan_pkt_size(pfirstframe) + TXDESC_SIZE + (pfirstframe->pkt_offset * PACKET_OFFSET_SZ); + pbuf_tail = len; + pbuf = _RND8(pbuf_tail); + + /* check pkt amount in one bulk */ + descCount = 0; + bulkPtr = bulkSize; + if (pbuf < bulkPtr) { + descCount++; + if (descCount == pHalData->UsbTxAggDescNum) + goto agg_end; + } else { + descCount = 0; + bulkPtr = ((pbuf / bulkSize) + 1) * bulkSize; /* round to next bulkSize */ + } + + /* dequeue same priority packet from station tx queue */ + psta = pfirstframe->attrib.psta; + switch (pfirstframe->attrib.priority) { + case 1: + case 2: + ptxservq = &(psta->sta_xmitpriv.bk_q); + phwxmit = pxmitpriv->hwxmits + 3; + break; + + case 4: + case 5: + ptxservq = &(psta->sta_xmitpriv.vi_q); + phwxmit = pxmitpriv->hwxmits + 1; + break; + + case 6: + case 7: + ptxservq = &(psta->sta_xmitpriv.vo_q); + phwxmit = pxmitpriv->hwxmits; + break; + + case 0: + case 3: + default: + ptxservq = &(psta->sta_xmitpriv.be_q); + phwxmit = pxmitpriv->hwxmits + 2; + break; + } + + /* RTW_INFO("==> pkt_no=%d,pkt_len=%d,len=%d,RND8_LEN=%d,pkt_offset=0x%02x\n", + pxmitframe->agg_num,pxmitframe->attrib.last_txcmdsz,len,pbuf,pxmitframe->pkt_offset ); */ + + + _enter_critical_bh(&pxmitpriv->lock, &irqL); + + sta_phead = get_list_head(phwxmit->sta_queue); + sta_plist = get_next(sta_phead); + single_sta_in_queue = rtw_end_of_queue_search(sta_phead, get_next(sta_plist)); + + xmitframe_phead = get_list_head(&ptxservq->sta_pending); + xmitframe_plist = get_next(xmitframe_phead); + + while (rtw_end_of_queue_search(xmitframe_phead, xmitframe_plist) == _FALSE) { + pxmitframe = LIST_CONTAINOR(xmitframe_plist, struct xmit_frame, list); + xmitframe_plist = get_next(xmitframe_plist); + + if (_FAIL == rtw_hal_busagg_qsel_check(padapter, pfirstframe->attrib.qsel, pxmitframe->attrib.qsel)) + break; + + pxmitframe->agg_num = 0; /* not first frame of aggregation */ +#ifdef CONFIG_TX_EARLY_MODE + pxmitframe->pkt_offset = 1;/* not first frame of aggregation,reserve offset for EM Info */ +#else + pxmitframe->pkt_offset = 0; /* not first frame of aggregation, no need to reserve offset */ +#endif + + len = rtw_wlan_pkt_size(pxmitframe) + TXDESC_SIZE + (pxmitframe->pkt_offset * PACKET_OFFSET_SZ); + + if (_RND8(pbuf + len) > MAX_XMITBUF_SZ) { + /* RTW_INFO("%s: len> MAX_XMITBUF_SZ\n", __func__); */ + pxmitframe->agg_num = 1; + pxmitframe->pkt_offset = 1; + break; + } + rtw_list_delete(&pxmitframe->list); + ptxservq->qcnt--; + phwxmit->accnt--; + +#ifndef IDEA_CONDITION + /* suppose only data frames would be in queue */ + if (pxmitframe->frame_tag != DATA_FRAMETAG) { + rtw_free_xmitframe(pxmitpriv, pxmitframe); + continue; + } + + /* TID 0~15 */ + if ((pxmitframe->attrib.priority < 0) || + (pxmitframe->attrib.priority > 15)) { + rtw_free_xmitframe(pxmitpriv, pxmitframe); + continue; + } +#endif + + pxmitframe->buf_addr = pxmitbuf->pbuf + pbuf; + + if (rtw_xmitframe_coalesce(padapter, pxmitframe->pkt, pxmitframe) == _FALSE) { + /* RTW_INFO("%s coalesce failed\n", __func__); */ + RTW_INFO("%s coalesce failed\n", __func__); + rtw_free_xmitframe(pxmitpriv, pxmitframe); + continue; + } + + /* always return ndis_packet after rtw_xmitframe_coalesce */ + rtw_os_xmit_complete(padapter, pxmitframe); + + update_txdesc(pxmitframe, pxmitframe->buf_addr, pxmitframe->attrib.last_txcmdsz, _TRUE); + + /* don't need xmitframe any more */ + rtw_free_xmitframe(pxmitpriv, pxmitframe); + + /* handle pointer and stop condition */ + pbuf_tail = pbuf + len; + pbuf = _RND8(pbuf_tail); + + + pfirstframe->agg_num++; +#ifdef CONFIG_TX_EARLY_MODE + pxmitpriv->agg_pkt[pfirstframe->agg_num - 1].offset = _RND8(len); + pxmitpriv->agg_pkt[pfirstframe->agg_num - 1].pkt_len = pxmitframe->attrib.last_txcmdsz; +#endif + if (MAX_TX_AGG_PACKET_NUMBER_8821C == pfirstframe->agg_num) + break; + + if (pbuf < bulkPtr) { + descCount++; + if (descCount == pHalData->UsbTxAggDescNum) + break; + } else { + descCount = 0; + bulkPtr = ((pbuf / bulkSize) + 1) * bulkSize; + } + } /* end while( aggregate same priority and same DA(AP or STA) frames) */ + if (_rtw_queue_empty(&ptxservq->sta_pending) == _TRUE) + rtw_list_delete(&ptxservq->tx_pending); + else if (single_sta_in_queue == _FALSE) { + /* Re-arrange the order of stations in this ac queue to balance the service for these stations */ + rtw_list_delete(&ptxservq->tx_pending); + rtw_list_insert_tail(&ptxservq->tx_pending, get_list_head(phwxmit->sta_queue)); + } + + _exit_critical_bh(&pxmitpriv->lock, &irqL); +agg_end: +#ifdef CONFIG_80211N_HT + if ((pfirstframe->attrib.ether_type != 0x0806) && + (pfirstframe->attrib.ether_type != 0x888e) && + (pfirstframe->attrib.ether_type != 0x88b4) && + (pfirstframe->attrib.dhcp_pkt != 1)) + rtw_issue_addbareq_cmd(padapter, pfirstframe, _FALSE); +#endif /* CONFIG_80211N_HT */ +#ifndef CONFIG_USE_USB_BUFFER_ALLOC_TX + /* 3. update first frame txdesc */ + if ((PACKET_OFFSET_SZ != 0) && ((pbuf_tail % bulkSize) == 0)) { + /* remove pkt_offset */ + pbuf_tail -= PACKET_OFFSET_SZ; + pfirstframe->buf_addr += PACKET_OFFSET_SZ; + pfirstframe->pkt_offset--; + } +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_TX */ + + update_txdesc(pfirstframe, pfirstframe->buf_addr, pfirstframe->attrib.last_txcmdsz, _TRUE); + +#ifdef CONFIG_TX_EARLY_MODE + /* prepare EM info for first frame, agg_num value start from 1 */ + pxmitpriv->agg_pkt[0].offset = _RND8(pfirstframe->attrib.last_txcmdsz + TXDESC_SIZE + (pfirstframe->pkt_offset * PACKET_OFFSET_SZ)); + /* get from rtw_xmitframe_coalesce */ + pxmitpriv->agg_pkt[0].pkt_len = pfirstframe->attrib.last_txcmdsz; + + UpdateEarlyModeInfo8812(pxmitpriv, pxmitbuf); +#endif /*CONFIG_TX_EARLY_MODE*/ + + /* 4. write xmit buffer to USB FIFO */ +#ifdef RTW_HALMAC + pxmitbuf->bulkout_id = rtw_halmac_usb_get_bulkout_id(pdvobj, pfirstframe->buf_addr, pfirstframe->attrib.last_txcmdsz); +#endif + ff_hwaddr = rtw_get_ff_hwaddr(pfirstframe); + +#ifdef CONFIG_XMIT_THREAD_MODE + pxmitbuf->len = pbuf_tail; + pxmitbuf->ff_hwaddr = ff_hwaddr; + + if (pfirstframe->attrib.qsel == QSLT_BEACON) + /* download rsvd page or fw */ + rtw_write_port(padapter, ff_hwaddr, pbuf_tail, (u8 *)pxmitbuf); + else + enqueue_pending_xmitbuf(pxmitpriv, pxmitbuf); +#else + rtw_write_port(padapter, ff_hwaddr, pbuf_tail, (u8 *)pxmitbuf); +#endif + + /* 5. update statisitc */ + pbuf_tail -= (pfirstframe->agg_num * TXDESC_SIZE); + pbuf_tail -= (pfirstframe->pkt_offset * PACKET_OFFSET_SZ); + + + rtw_count_tx_stats(padapter, pfirstframe, pbuf_tail); + +#ifdef CONFIG_XMIT_THREAD_MODE + if (pfirstframe->attrib.qsel == QSLT_BEACON) +#endif + rtw_free_xmitframe(pxmitpriv, pfirstframe); + + return _TRUE; +} + +#else /* CONFIG_USB_TX_AGGREGATION */ + +static s32 rtl8821cu_xmitframe_complete(PADAPTER padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf) +{ + + struct hw_xmit *phwxmits; + sint hwentry; + struct xmit_frame *pxmitframe = NULL; + int res = _SUCCESS, xcnt = 0; + + phwxmits = pxmitpriv->hwxmits; + hwentry = pxmitpriv->hwxmit_entry; + +#ifdef CONFIG_RTW_MGMT_QUEUE + /* dump management frame directly */ + pxmitframe = rtw_dequeue_mgmt_xframe(pxmitpriv); + if (pxmitframe) { + rtw_dump_xframe(padapter, pxmitframe); + return _TRUE; + } +#endif + + if (pxmitbuf == NULL) { + pxmitbuf = rtw_alloc_xmitbuf(pxmitpriv); + if (!pxmitbuf) + return _FALSE; + } + + + do { + pxmitframe = rtw_dequeue_xframe(pxmitpriv, phwxmits, hwentry); + + if (pxmitframe) { + pxmitframe->pxmitbuf = pxmitbuf; + + pxmitframe->buf_addr = pxmitbuf->pbuf; + + pxmitbuf->priv_data = pxmitframe; + + if ((pxmitframe->frame_tag & 0x0f) == DATA_FRAMETAG) { + /* TID0~15 */ + if (pxmitframe->attrib.priority <= 15) + res = rtw_xmitframe_coalesce(padapter, pxmitframe->pkt, pxmitframe); + + rtw_os_xmit_complete(padapter, pxmitframe);/* always return ndis_packet after rtw_xmitframe_coalesce */ + } + + + + + if (res == _SUCCESS) + rtw_dump_xframe(padapter, pxmitframe); + else { + rtw_free_xmitbuf(pxmitpriv, pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pxmitframe); + } + + xcnt++; + + } else { + rtw_free_xmitbuf(pxmitpriv, pxmitbuf); + return _FALSE; + } + + break; + + } while (0/*xcnt < (NR_XMITFRAME >> 3)*/); + + return _TRUE; + +} +#endif + +static void rtl8821cu_xmit_tasklet(unsigned long priv) +{ + int ret = _FALSE; + _adapter *padapter = (_adapter *)priv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + while (1) { + if (RTW_CANNOT_TX(padapter)) { + /* RTW_INFO("xmit_tasklet => bDriverStopped or bSurpriseRemoved or bWritePortCancel\n"); */ + RTW_INFO("xmit_tasklet => bDriverStopped or bSurpriseRemoved or bWritePortCancel\n"); + break; + } + + if (rtw_xmit_ac_blocked(padapter) == _TRUE) + break; + + ret = rtl8821cu_xmitframe_complete(padapter, pxmitpriv, NULL); + + if (ret == _FALSE) + break; + + } + +} + +s32 rtl8821cu_init_xmit_priv(PADAPTER padapter) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + +#ifdef PLATFORM_LINUX + tasklet_init(&pxmitpriv->xmit_tasklet, rtl8821cu_xmit_tasklet, + (unsigned long)padapter); +#endif +#ifdef CONFIG_TX_EARLY_MODE + pHalData->bEarlyModeEnable = padapter->registrypriv.early_mode; +#endif + rtl8821c_init_xmit_priv(padapter); + return _SUCCESS; +} + +void rtl8821cu_free_xmit_priv(PADAPTER padapter) +{ +} + +static s32 xmitframe_direct(PADAPTER padapter, struct xmit_frame *pxmitframe) +{ + s32 res = _SUCCESS; + + res = rtw_xmitframe_coalesce(padapter, pxmitframe->pkt, pxmitframe); + if (res == _SUCCESS) + rtw_dump_xframe(padapter, pxmitframe); + else + RTW_INFO("%s: xmitframe_coalsece failed\n", __func__); + /* RTW_INFO("%s: xmitframe_coalsece failed\n", __func__); */ + + return res; +} + +/* + * Return + * _TRUE dump packet directly + * _FALSE enqueue packet + */ +static s32 pre_xmitframe(PADAPTER padapter, struct xmit_frame *pxmitframe) +{ + _irqL irqL; + s32 res; + struct xmit_buf *pxmitbuf = NULL; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct pkt_attrib *pattrib = &pxmitframe->attrib; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + _enter_critical_bh(&pxmitpriv->lock, &irqL); + + if (rtw_txframes_sta_ac_pending(padapter, pattrib) > 0) + goto enqueue; + + if (rtw_xmit_ac_blocked(padapter) == _TRUE) + goto enqueue; + + if (DEV_STA_LG_NUM(padapter->dvobj)) + goto enqueue; + + pxmitbuf = rtw_alloc_xmitbuf(pxmitpriv); + if (pxmitbuf == NULL) + goto enqueue; + + _exit_critical_bh(&pxmitpriv->lock, &irqL); + + pxmitframe->pxmitbuf = pxmitbuf; + pxmitframe->buf_addr = pxmitbuf->pbuf; + pxmitbuf->priv_data = pxmitframe; + + if (xmitframe_direct(padapter, pxmitframe) != _SUCCESS) { + rtw_free_xmitbuf(pxmitpriv, pxmitbuf); + rtw_free_xmitframe(pxmitpriv, pxmitframe); + } + + return _TRUE; + +enqueue: + res = rtw_xmitframe_enqueue(padapter, pxmitframe); + _exit_critical_bh(&pxmitpriv->lock, &irqL); + + if (res != _SUCCESS) { + rtw_free_xmitframe(pxmitpriv, pxmitframe); + + pxmitpriv->tx_drop++; + return _TRUE; + } + + return _FALSE; +} + +s32 rtl8821cu_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe) +{ + return rtw_dump_xframe(padapter, pmgntframe); +} + +/* + * Return + * _TRUE dump packet directly ok + * _FALSE temporary can't transmit packets to hardware + */ +s32 rtl8821cu_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe) +{ + return pre_xmitframe(padapter, pxmitframe); +} + +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtl8821cu_hal_mgmt_xmitframe_enqueue(PADAPTER padapter, struct xmit_frame *pxmitframe) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + s32 err; + + err = rtw_mgmt_xmitframe_enqueue(padapter, pxmitframe); + if (err != _SUCCESS) { + rtw_free_xmitframe(pxmitpriv, pxmitframe); + pxmitpriv->tx_drop++; + } else { +#ifdef PLATFORM_LINUX + tasklet_hi_schedule(&pxmitpriv->xmit_tasklet); +#endif + } + return err; +} +#endif + +s32 rtl8821cu_hal_xmitframe_enqueue(PADAPTER padapter, struct xmit_frame *pxmitframe) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + s32 err; + + err = rtw_xmitframe_enqueue(padapter, pxmitframe); + if (err != _SUCCESS) { + rtw_free_xmitframe(pxmitpriv, pxmitframe); + pxmitpriv->tx_drop++; + } else { +#ifdef PLATFORM_LINUX + tasklet_hi_schedule(&pxmitpriv->xmit_tasklet); +#endif + } + + return err; + +} + +#ifdef CONFIG_HOSTAPD_MLME + +static void rtl8821cu_hostap_mgnt_xmit_cb(struct urb *urb) +{ +#ifdef PLATFORM_LINUX + struct sk_buff *skb = (struct sk_buff *)urb->context; + + rtw_skb_free(skb); +#endif +} + +s32 rtl8821cu_hostap_mgnt_xmit_entry(PADAPTER padapter, _pkt *pkt) +{ +#ifdef PLATFORM_LINUX + u16 fc; + int rc, len, pipe; + unsigned int bmcst, tid, qsel; + struct sk_buff *skb, *pxmit_skb; + struct urb *urb; + unsigned char *pxmitbuf; + struct tx_desc *ptxdesc; + struct rtw_ieee80211_hdr *tx_hdr; + struct hostapd_priv *phostapdpriv = padapter->phostapdpriv; + struct net_device *pnetdev = padapter->pnetdev; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + + skb = pkt; + + len = skb->len; + tx_hdr = (struct rtw_ieee80211_hdr *)(skb->data); + fc = le16_to_cpu(tx_hdr->frame_ctl); + bmcst = IS_MCAST(tx_hdr->addr1); + + if ((fc & RTW_IEEE80211_FCTL_FTYPE) != RTW_IEEE80211_FTYPE_MGMT) + goto _exit; + + pxmit_skb = rtw_skb_alloc(len + TXDESC_SIZE); + + if (!pxmit_skb) + goto _exit; + + pxmitbuf = pxmit_skb->data; + + urb = usb_alloc_urb(0, GFP_ATOMIC); + if (!urb) + goto _exit; + + /* ----- fill tx desc ----- */ + ptxdesc = (struct tx_desc *)pxmitbuf; + _rtw_memset(ptxdesc, 0, sizeof(*ptxdesc)); + + /* offset 0 */ + ptxdesc->txdw0 |= cpu_to_le32(len & 0x0000ffff); + ptxdesc->txdw0 |= cpu_to_le32(((TXDESC_SIZE + OFFSET_SZ) << OFFSET_SHT) & 0x00ff0000);/* default = 32 bytes for TX Desc */ + ptxdesc->txdw0 |= cpu_to_le32(OWN | FSG | LSG); + + if (bmcst) + ptxdesc->txdw0 |= cpu_to_le32(BIT(24)); + + /* offset 4 */ + ptxdesc->txdw1 |= cpu_to_le32(0x00); /* MAC_ID */ + + ptxdesc->txdw1 |= cpu_to_le32((0x12 << QSEL_SHT) & 0x00001f00); + + ptxdesc->txdw1 |= cpu_to_le32((0x06 << 16) & 0x000f0000);/* b mode */ + + /* offset 8 */ + + /* offset 12 */ + ptxdesc->txdw3 |= cpu_to_le32((le16_to_cpu(tx_hdr->seq_ctl) << 16) & 0xffff0000); + + /* offset 16 */ + ptxdesc->txdw4 |= cpu_to_le32(BIT(8)); /* driver uses rate */ + + /* offset 20 */ + + + /* HW append seq */ + ptxdesc->txdw4 |= cpu_to_le32(BIT(7)); /* Hw set sequence number */ + ptxdesc->txdw3 |= cpu_to_le32((8 << 28)); /* set bit3 to 1. Suugested by TimChen. 2009.12.29. */ + + + rtl8821c_cal_txdesc_chksum(padapter, ptxdesc); + /* ----- end of fill tx desc -----*/ + + + skb_put(pxmit_skb, len + TXDESC_SIZE); + pxmitbuf = pxmitbuf + TXDESC_SIZE; + _rtw_memcpy(pxmitbuf, skb->data, len); + + /*RTW_INFO("mgnt_xmit, len=%x\n", pxmit_skb->len); */ + + + /* ----- prepare urb for submit -----*/ + + /* translate DMA FIFO addr to pipehandle */ + pipe = usb_sndbulkpipe(pdvobj->pusbdev, pHalData->Queue2EPNum[(u8)MGT_QUEUE_INX] & 0x0f); + + usb_fill_bulk_urb(urb, pdvobj->pusbdev, pipe, + pxmit_skb->data, pxmit_skb->len, rtl8192cu_hostap_mgnt_xmit_cb, pxmit_skb); + + urb->transfer_flags |= URB_ZERO_PACKET; + usb_anchor_urb(urb, &phostapdpriv->anchored); + rc = usb_submit_urb(urb, GFP_ATOMIC); + if (rc < 0) { + usb_unanchor_urb(urb); + kfree_skb(skb); + } + usb_free_urb(urb); + + +_exit: + + rtw_skb_free(skb); + +#endif + + return 0; + +} +#endif diff --git a/halmac.mk b/halmac.mk new file mode 100644 index 0000000..61f7814 --- /dev/null +++ b/halmac.mk @@ -0,0 +1,81 @@ +# All needed files would be added to _HAL_INTFS_FILES, and it would include +# hal/hal_halmac.c and all related files in directory hal/halmac/. +# Before include this makefile, be sure interface (CONFIG_*_HCI) and IC +# (CONFIG_RTL*) setting are all ready! + +# Base directory +path_hm := hal/halmac + +ifeq ($(CONFIG_PCI_HCI), y) +pci := y +endif +ifeq ($(CONFIG_SDIO_HCI), y) +sdio := y +endif +ifeq ($(CONFIG_USB_HCI), y) +usb := y +endif + +ifeq ($(CONFIG_RTL8822B), y) +series := 88xx +ic := 8822b +endif + +ifeq ($(CONFIG_RTL8822C), y) +series := 88xx +ic := 8822c +endif + +ifeq ($(CONFIG_RTL8821C), y) +series := 88xx +ic := 8821c +endif + +ifeq ($(CONFIG_RTL8814B), y) +series := 88xx_v1 +ic := 8814b +endif + +ifeq ($(CONFIG_RTL8723F), y) +series := 87xx +ic := 8723f +endif +ifeq ($(series), 88xx_v1) +d2all := +else +d2all := y +endif + +halmac-y += $(path_hm)/halmac_api.o +halmac-y += $(path_hm)/halmac_dbg.o + +# Level 1 directory +path_hm_d1 := $(path_hm)/halmac_$(series) +halmac-y += $(path_hm_d1)/halmac_bb_rf_$(series).o \ + $(path_hm_d1)/halmac_cfg_wmac_$(series).o \ + $(path_hm_d1)/halmac_common_$(series).o \ + $(path_hm_d1)/halmac_efuse_$(series).o \ + $(path_hm_d1)/halmac_flash_$(series).o \ + $(path_hm_d1)/halmac_fw_$(series).o \ + $(path_hm_d1)/halmac_gpio_$(series).o \ + $(path_hm_d1)/halmac_init_$(series).o \ + $(path_hm_d1)/halmac_mimo_$(series).o +halmac-$(pci) += $(path_hm_d1)/halmac_pcie_$(series).o +halmac-$(sdio) += $(path_hm_d1)/halmac_sdio_$(series).o +halmac-$(usb) += $(path_hm_d1)/halmac_usb_$(series).o + +# Level 2 directory +path_hm_d2 := $(path_hm_d1)/halmac_$(ic) +halmac-$(d2all) += $(path_hm_d2)/halmac_cfg_wmac_$(ic).o \ + $(path_hm_d2)/halmac_common_$(ic).o + +halmac-y += $(path_hm_d2)/halmac_gpio_$(ic).o \ + $(path_hm_d2)/halmac_init_$(ic).o \ + $(path_hm_d2)/halmac_phy_$(ic).o \ + $(path_hm_d2)/halmac_pwr_seq_$(ic).o +halmac-$(pci) += $(path_hm_d2)/halmac_pcie_$(ic).o +halmac-$(sdio) += $(path_hm_d2)/halmac_sdio_$(ic).o +halmac-$(usb) += $(path_hm_d2)/halmac_usb_$(ic).o + +_HAL_INTFS_FILES += hal/hal_halmac.o +_HAL_INTFS_FILES += $(halmac-y) diff --git a/ifcfg-wlan0 b/ifcfg-wlan0 new file mode 100644 index 0000000..20dcbec --- /dev/null +++ b/ifcfg-wlan0 @@ -0,0 +1,4 @@ +#DHCP client +DEVICE=wlan0 +BOOTPROTO=dhcp +ONBOOT=yes \ No newline at end of file diff --git a/include/Hal8188EPhyCfg.h b/include/Hal8188EPhyCfg.h new file mode 100644 index 0000000..38983f7 --- /dev/null +++ b/include/Hal8188EPhyCfg.h @@ -0,0 +1,249 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8188EPHYCFG_H__ +#define __INC_HAL8188EPHYCFG_H__ + + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters-------------------------------*/ + + +/*------------------------------Define structure----------------------------*/ + +#define MAX_TX_COUNT_8188E 1 + +/* BB/RF related */ + + +/*------------------------------Define structure----------------------------*/ + + +/*------------------------Export global variable----------------------------*/ +/*------------------------Export global variable----------------------------*/ + + +/*------------------------Export Marco Definition---------------------------*/ +/*------------------------Export Marco Definition---------------------------*/ + + +/*--------------------------Exported Function prototype---------------------*/ +/* + * BB and RF register read/write + * */ +u32 PHY_QueryBBReg8188E(PADAPTER Adapter, + u32 RegAddr, + u32 BitMask); +void PHY_SetBBReg8188E(PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data); +u32 PHY_QueryRFReg8188E(PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask); +void PHY_SetRFReg8188E(PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data); + +/* + * Initialization related function + */ +/* MAC/BB/RF HAL config */ +int PHY_MACConfig8188E(PADAPTER Adapter); +int PHY_BBConfig8188E(PADAPTER Adapter); +int PHY_RFConfig8188E(PADAPTER Adapter); + +/* RF config */ +int rtl8188e_PHY_ConfigRFWithParaFile( PADAPTER Adapter, u8 *pFileName, enum rf_path eRFPath); + +/* + * RF Power setting + */ +/* extern BOOLEAN PHY_SetRFPowerState(PADAPTER Adapter, + * RT_RF_POWER_STATE eRFPowerState); */ + +/* + * BB TX Power R/W + * */ +void PHY_SetTxPowerLevel8188E(PADAPTER Adapter, + u8 channel); + +void +PHY_SetTxPowerIndex_8188E( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +s8 phy_get_txpwr_target_extra_bias_8188e(_adapter *adapter, enum rf_path rfpath + , RATE_SECTION rs, enum MGN_RATE rate, enum channel_width bw, BAND_TYPE band, u8 cch); + +/* + * Switch bandwidth for 8192S + */ +/* extern void PHY_SetBWModeCallback8192C(PRT_TIMER pTimer ); */ +void PHY_SetBWMode8188E(PADAPTER pAdapter, + enum channel_width ChnlWidth, + unsigned char Offset); + +/* + * Set FW CMD IO for 8192S. + */ +/* extern BOOLEAN HalSetIO8192C(PADAPTER Adapter, + * IO_TYPE IOType); */ + +/* + * Set A2 entry to fw for 8192S + * */ +extern void FillA2Entry8192C(PADAPTER Adapter, + u8 index, + u8 *val); + + +/* + * channel switch related funciton + */ +/* extern void PHY_SwChnlCallback8192C(PRT_TIMER pTimer ); */ +void PHY_SwChnl8188E(PADAPTER pAdapter, + u8 channel); + +void +PHY_SetSwChnlBWMode8188E( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +void +PHY_SetRFEReg_8188E( + PADAPTER Adapter +); +/* + * BB/MAC/RF other monitor API + * */ +void phy_set_rf_path_switch_8188e(struct dm_struct *phydm, bool bMain); + +extern void +PHY_SwitchEphyParameter( + PADAPTER Adapter +); + +extern void +PHY_EnableHostClkReq( + PADAPTER Adapter +); + +BOOLEAN +SetAntennaConfig92C( + PADAPTER Adapter, + u8 DefaultAnt +); + +/*--------------------------Exported Function prototype---------------------*/ + +/* + * Initialization related function + * + * MAC/BB/RF HAL config */ +/* extern s32 PHY_MACConfig8723(PADAPTER padapter); + * s32 PHY_BBConfig8723(PADAPTER padapter); + * s32 PHY_RFConfig8723(PADAPTER padapter); */ + + + +/* ****************************************************************** + * Note: If SIC_ENABLE under PCIE, because of the slow operation + * you should + * 2) "#define RTL8723_FPGA_VERIFICATION 1" in Precomp.h.WlanE.Windows + * 3) "#define RTL8190_Download_Firmware_From_Header 0" in Precomp.h.WlanE.Windows if needed. + * */ +#if (RTL8188E_SUPPORT == 1) && (RTL8188E_FPGA_TRUE_PHY_VERIFICATION == 1) + #define SIC_ENABLE 1 + #define SIC_HW_SUPPORT 1 +#else + #define SIC_ENABLE 0 + #define SIC_HW_SUPPORT 0 +#endif +/* ****************************************************************** */ + + +#define SIC_MAX_POLL_CNT 5 + +#if (SIC_HW_SUPPORT == 1) + #define SIC_CMD_READY 0 + #define SIC_CMD_PREWRITE 0x1 + #if (RTL8188E_SUPPORT == 1) + #define SIC_CMD_WRITE 0x40 + #define SIC_CMD_PREREAD 0x2 + #define SIC_CMD_READ 0x80 + #define SIC_CMD_INIT 0xf0 + #define SIC_INIT_VAL 0xff + + #define SIC_INIT_REG 0x1b7 + #define SIC_CMD_REG 0x1EB /* 1byte */ + #define SIC_ADDR_REG 0x1E8 /* 1b4~1b5, 2 bytes */ + #define SIC_DATA_REG 0x1EC /* 1b0~1b3 */ + #else + #define SIC_CMD_WRITE 0x11 + #define SIC_CMD_PREREAD 0x2 + #define SIC_CMD_READ 0x12 + #define SIC_CMD_INIT 0x1f + #define SIC_INIT_VAL 0xff + + #define SIC_INIT_REG 0x1b7 + #define SIC_CMD_REG 0x1b6 /* 1byte */ + #define SIC_ADDR_REG 0x1b4 /* 1b4~1b5, 2 bytes */ + #define SIC_DATA_REG 0x1b0 /* 1b0~1b3 */ + #endif +#else + #define SIC_CMD_READY 0 + #define SIC_CMD_WRITE 1 + #define SIC_CMD_READ 2 + + #if (RTL8188E_SUPPORT == 1) + #define SIC_CMD_REG 0x1EB /* 1byte */ + #define SIC_ADDR_REG 0x1E8 /* 1b9~1ba, 2 bytes */ + #define SIC_DATA_REG 0x1EC /* 1bc~1bf */ + #else + #define SIC_CMD_REG 0x1b8 /* 1byte */ + #define SIC_ADDR_REG 0x1b9 /* 1b9~1ba, 2 bytes */ + #define SIC_DATA_REG 0x1bc /* 1bc~1bf */ + #endif +#endif + +#if (SIC_ENABLE == 1) + void SIC_Init( PADAPTER Adapter); +#endif + + +#endif /* __INC_HAL8192CPHYCFG_H */ diff --git a/include/Hal8188EPhyReg.h b/include/Hal8188EPhyReg.h new file mode 100644 index 0000000..2eab831 --- /dev/null +++ b/include/Hal8188EPhyReg.h @@ -0,0 +1,1100 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8188EPHYREG_H__ +#define __INC_HAL8188EPHYREG_H__ +/*--------------------------Define Parameters-------------------------------*/ +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other defintion for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 2. Page2(0x200) + * + * The following two definition are only used for USB interface. */ +#define RF_BB_CMD_ADDR 0x02c0 /* RF/BB read/write command address. */ +#define RF_BB_CMD_DATA 0x02c4 /* RF/BB read/write command data. */ + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC */ /* RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 +#define rFPGA0_AdDaClockEn 0x888 /* enable ad/da clock1 for dual-phy */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now */ /* RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ /* RF BW Setting?? */ + +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now */ /* Status report?? */ + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now */ /* Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now */ /* Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level */ /* Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_ram64x16 0xb2c +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rConfig_Pmpd_AntB 0xb98 +#define rAPK 0xbd8 + + + +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imblance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD */ /* DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_csi_fix_mask1 0xd40 +#define rOFDM1_csi_fix_mask2 0xd44 +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +#define rZebra1_Channel 0x7 /* RF channel switch */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ + +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_IPA_G 0x09 /* */ +#define RF_TXBIAS_G 0x0A +#define RF_TXPA_AG 0x0B +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER_88E 0x42 /* */ +#define RF_T_METER 0x24 /* */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_TX_BIAS_A 0x35 +#define RF_TX_BIAS_D 0x36 +#define RF_LOBF_9 0x38 +#define RF_RXRF_A3 0x3C /* */ +#define RF_TRSW 0x3F + +#define RF_TXRF_A2 0x41 +#define RF_TXPA_G4 0x46 +#define RF_TXPA_A4 0x4B +#define RF_0x52 0x52 +#define RF_WE_LUT 0xEF + + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bAntennaSelect 0x0300 + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 + +#define bLSSIReadAddress 0x7f800000 /* T65 RF */ + +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ + +#define bLSSIReadBackData 0xfffff /* T65 RF */ + +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + + + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms */ /* Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + +/*--------------------------Define Parameters-------------------------------*/ + + +#endif diff --git a/include/Hal8188EPwrSeq.h b/include/Hal8188EPwrSeq.h new file mode 100644 index 0000000..46c61ab --- /dev/null +++ b/include/Hal8188EPwrSeq.h @@ -0,0 +1,170 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#ifndef __HAL8188EPWRSEQ_H__ +#define __HAL8188EPWRSEQ_H__ + +#include "HalPwrSeqCmd.h" + +/* + Check document WM-20110607-Paul-RTL8188E_Power_Architecture-R02.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END + + PWR SEQ Version: rtl8188E_PwrSeq_V09.h +*/ +#define RTL8188E_TRANS_CARDEMU_TO_ACT_STEPS 10 +#define RTL8188E_TRANS_ACT_TO_CARDEMU_STEPS 10 +#define RTL8188E_TRANS_CARDEMU_TO_SUS_STEPS 10 +#define RTL8188E_TRANS_SUS_TO_CARDEMU_STEPS 10 +#define RTL8188E_TRANS_CARDEMU_TO_PDN_STEPS 10 +#define RTL8188E_TRANS_PDN_TO_CARDEMU_STEPS 10 +#define RTL8188E_TRANS_ACT_TO_LPS_STEPS 15 +#define RTL8188E_TRANS_LPS_TO_ACT_STEPS 15 +#define RTL8188E_TRANS_END_STEPS 1 + + +#define RTL8188E_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 | BIT1, 0}, /* 0x02[1:0] = 0 reset BB*/ \ + {0x0026, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7}, /*0x24[23] = 2b'01 schmit trigger */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0}, /* 0x04[15] = 0 disable HWPDN (control by DRV)*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4 | BIT3, 0}, /*0x04[12:11] = 2b'00 disable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /*0x04[8] = 1 polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0}, /*wait till 0x04[8] = 0*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*LDO normal mode*/ \ + +#define RTL8188E_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*0x1F[7:0] = 0 turn off RF*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*LDO Sleep mode*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + +#define RTL8188E_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3 | BIT4}, /*0x04[12:11] = 2b'11enable WL suspend for PCIe*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, BIT7}, /* 0x04[31:30] = 2b'10 enable enable bandgap mbias in suspend */ \ + {0x0041, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*Clear SIC_EN register 0x40[12] = 1'b0 */ \ + {0xfe10, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*Set USB suspend enable local register 0xfe10[4]=1 */ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8188E_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + +#define RTL8188E_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0026, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7}, /*0x24[23] = 2b'01 schmit trigger */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /* 0x04[31:30] = 2b'10 enable enable bandgap mbias in suspend */ \ + {0x0041, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*Clear SIC_EN register 0x40[12] = 1'b0 */ \ + {0xfe10, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*Set USB suspend enable local register 0xfe10[4]=1 */ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8188E_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + +#define RTL8188E_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8188E_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + + /* This is used by driver for LPSRadioOff Procedure, not for FW LPS Step */ +#define RTL8188E_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x7F},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x3F},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \ + + +#define RTL8188E_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 | BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8188E_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + + extern WLAN_PWR_CFG rtl8188E_power_on_flow[RTL8188E_TRANS_CARDEMU_TO_ACT_STEPS + RTL8188E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188E_radio_off_flow[RTL8188E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188E_card_disable_flow[RTL8188E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188E_TRANS_CARDEMU_TO_PDN_STEPS + RTL8188E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188E_card_enable_flow[RTL8188E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188E_TRANS_CARDEMU_TO_PDN_STEPS + RTL8188E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188E_suspend_flow[RTL8188E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188E_TRANS_CARDEMU_TO_SUS_STEPS + RTL8188E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188E_resume_flow[RTL8188E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188E_TRANS_CARDEMU_TO_SUS_STEPS + RTL8188E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188E_hwpdn_flow[RTL8188E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188E_TRANS_CARDEMU_TO_PDN_STEPS + RTL8188E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188E_enter_lps_flow[RTL8188E_TRANS_ACT_TO_LPS_STEPS + RTL8188E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188E_leave_lps_flow[RTL8188E_TRANS_LPS_TO_ACT_STEPS + RTL8188E_TRANS_END_STEPS]; + +#endif /* __HAL8188EPWRSEQ_H__ */ diff --git a/include/Hal8188FPhyCfg.h b/include/Hal8188FPhyCfg.h new file mode 100644 index 0000000..1bc60dc --- /dev/null +++ b/include/Hal8188FPhyCfg.h @@ -0,0 +1,120 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8188FPHYCFG_H__ +#define __INC_HAL8188FPHYCFG_H__ + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters End-------------------------------*/ + + +/*------------------------------Define structure----------------------------*/ + +/*------------------------------Define structure End----------------------------*/ + +/*--------------------------Exported Function prototype---------------------*/ +u32 +PHY_QueryBBReg_8188F( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetBBReg_8188F( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +u32 +PHY_QueryRFReg_8188F( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetRFReg_8188F( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +/* MAC/BB/RF HAL config */ +int PHY_BBConfig8188F(PADAPTER Adapter); + +int PHY_RFConfig8188F(PADAPTER Adapter); + +s32 PHY_MACConfig8188F(PADAPTER padapter); + +int +PHY_ConfigRFWithParaFile_8188F( + PADAPTER Adapter, + u8 *pFileName, + enum rf_path eRFPath +); + +void +PHY_SetTxPowerIndex_8188F( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +void +PHY_SetTxPowerLevel8188F( + PADAPTER Adapter, + u8 channel +); + +void rtl8188f_set_txpwr_done(_adapter *adapter); + +void +PHY_SetSwChnlBWMode8188F( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +void phy_set_rf_path_switch_8188f( + struct dm_struct *phydm, + bool bMain +); + +void BBTurnOnBlock_8188F(_adapter *adapter); + +/*--------------------------Exported Function prototype End---------------------*/ + +#endif diff --git a/include/Hal8188FPhyReg.h b/include/Hal8188FPhyReg.h new file mode 100644 index 0000000..a831faa --- /dev/null +++ b/include/Hal8188FPhyReg.h @@ -0,0 +1,1165 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8188FPHYREG_H__ +#define __INC_HAL8188FPHYREG_H__ + +/*--------------------------Define Parameters-------------------------------*/ + +/* ************************************************************ + * Regsiter offset definition + * ************************************************************ */ + +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other defintion for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 2. Page2(0x200) + * + * The following two definition are only used for USB interface. */ +#define RF_BB_CMD_ADDR 0x02c0 /* RF/BB read/write command address. */ +#define RF_BB_CMD_DATA 0x02c4 /* RF/BB read/write command data. */ + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC */ /* RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c + +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 /* Useless now */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now */ /* RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ /* RF BW Setting?? */ + +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now */ /* Status report?? */ +#define rS0S1_PathSwitch 0x948 + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now */ /* Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now */ /* Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level */ /* Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c + * + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rConfig_Pmpd_AntB 0xb98 +#define rAPK 0xbd8 + +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imblance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD */ /* DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +#define rZebra1_Channel 0x7 /* RF channel switch */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ +#define RF_BS_PA_APSET_G1_G4 0x03 +#define RF_BS_PA_APSET_G5_G8 0x04 +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_IPA_G 0x09 /* */ +#define RF_TXBIAS_G 0x0A +#define RF_TXPA_AG 0x0B +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_MODE_AG 0x18 /* */ +#define rRfChannel 0x18 /* RF channel and BW switch */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER 0x24 /* */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ + +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_TX_BIAS_A 0x35 +#define RF_TX_BIAS_D 0x36 +#define RF_LOBF_9 0x38 +#define RF_RXRF_A3 0x3C /* */ +#define RF_TRSW 0x3F + +#define RF_TXRF_A2 0x41 +#define RF_TXPA_G4 0x46 +#define RF_TXPA_A4 0x4B +#define RF_0x52 0x52 +#define RF_RXG_MIX_SWBW 0x87 +#define RF_DBG_LP_RX2 0xDF +#define RF_WE_LUT 0xEF +#define RF_S0S1 0xB0 + +#define RF_TX_GAIN_OFFSET_8188F(_val) (abs((_val)) | (((_val) > 0) ? BIT5 : 0)) + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bAntennaSelect 0x0300 + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 + +#define bLSSIReadAddress 0x7f800000 /* T65 RF */ + +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ + +#define bLSSIReadBackData 0xfffff /* T65 RF */ + +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms */ /* Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + +/*--------------------------Define Parameters-------------------------------*/ + + +/* BB Register Definition + * + * 4. Page9(0x900) + * */ +#define rDPDT_control 0x92c +#define rfe_ctrl_anta_src 0x930 +#define rS0S1_PathSwitch 0x948 +#define BBrx_DFIR 0x954 +#define AGC_table_select 0xb2c + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rPdp_AntA_8 0xb08 +#define rPdp_AntA_C 0xb0c +#define rPdp_AntA_10 0xb10 +#define rPdp_AntA_14 0xb14 +#define rPdp_AntA_18 0xb18 +#define rPdp_AntA_1C 0xb1c +#define rPdp_AntA_20 0xb20 +#define rPdp_AntA_24 0xb24 + +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_ram64x16 0xb2c + +#define rBndA 0xb30 +#define rHssiPar 0xb34 + +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c + +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rPdp_AntB_8 0xb78 +#define rPdp_AntB_C 0xb7c +#define rPdp_AntB_10 0xb80 +#define rPdp_AntB_14 0xb84 +#define rPdp_AntB_18 0xb88 +#define rPdp_AntB_1C 0xb8c +#define rPdp_AntB_20 0xb90 +#define rPdp_AntB_24 0xb94 + +#define rConfig_Pmpd_AntB 0xb98 + +#define rBndB 0xba0 + +#define rAPK 0xbd8 +#define rPm_Rx0_AntA 0xbdc +#define rPm_Rx1_AntA 0xbe0 +#define rPm_Rx2_AntA 0xbe4 +#define rPm_Rx3_AntA 0xbe8 +#define rPm_Rx0_AntB 0xbec +#define rPm_Rx1_AntB 0xbf0 +#define rPm_Rx2_AntB 0xbf4 +#define rPm_Rx3_AntB 0xbf8 + +#endif diff --git a/include/Hal8188FPwrSeq.h b/include/Hal8188FPwrSeq.h new file mode 100644 index 0000000..5cad428 --- /dev/null +++ b/include/Hal8188FPwrSeq.h @@ -0,0 +1,212 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef REALTEK_POWER_SEQUENCE_8188F +#define REALTEK_POWER_SEQUENCE_8188F + +#include "HalPwrSeqCmd.h" + +/* + Check document WM-20130815-JackieLau-RTL8188F_Power_Architecture v08.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8188F_TRANS_CARDEMU_TO_ACT_STEPS 13 +#define RTL8188F_TRANS_ACT_TO_CARDEMU_STEPS 15 +#define RTL8188F_TRANS_CARDEMU_TO_SUS_STEPS 14 +#define RTL8188F_TRANS_SUS_TO_CARDEMU_STEPS 15 +#define RTL8188F_TRANS_CARDEMU_TO_PDN_STEPS 15 +#define RTL8188F_TRANS_PDN_TO_CARDEMU_STEPS 15 +#define RTL8188F_TRANS_ACT_TO_LPS_STEPS 11 +#define RTL8188F_TRANS_LPS_TO_ACT_STEPS 13 +#define RTL8188F_TRANS_ACT_TO_SWLPS_STEPS 21 +#define RTL8188F_TRANS_SWLPS_TO_ACT_STEPS 14 +#define RTL8188F_TRANS_END_STEPS 1 + + +#define RTL8188F_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/* disable SW LPS 0x04[10]=0*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT3), 0},/* 0x4[11]=1'b0 disable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* 0x4[8]=1 polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/**/ \ + {0x0027, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xff, 0x35}, /*0x27<=35 to reduce RF noise*/ + +#define RTL8188F_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*0x1F[7:0] = 0 turn off RF*/ \ + {0x004E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/*0x4C[23] = 0x4E[7] = 0, switch DPDT_SEL_P output from register 0x65[2] */\ + {0x0027, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xff, 0x34}, /*0x27 <= 34, xtal_qsel = 0 to xtal bring up*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + +#define RTL8188F_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00}, /*0x07 = 0x00 , SOP option to disable BG/MB*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ \ + {0x00C4, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4},/* 0xC4[4] <= 1, turn off USB APHY LDO under suspend mode*/ + +#define RTL8188F_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ \ + {0x00C4, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0},/* 0xC4[4] <= 1, turn off USB APHY LDO under suspend mode*/ + +#define RTL8188F_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00}, /*0x07 = 0x00 , SOP option to disable BG/MB*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ \ + {0x00C4, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4},/* 0xC4[4] <= 1, turn off USB APHY LDO under suspend mode*/ + +#define RTL8188F_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ \ + {0x00C4, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0},/* 0xC4[4] <= 1, turn off USB APHY LDO under suspend mode*/ + + +#define RTL8188F_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8188F_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8188F_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0139, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*set RPWM IMR*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x3F},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ + + +#define RTL8188F_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0027, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xff, 0x35},/*xtal_qsel = 1 for low noise*/ \ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x002B, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x1c, 0x1c}, /*. 0x2b[4:2] = 3b'111 to enable BB, AFE clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + + +#define RTL8188F_TRANS_ACT_TO_SWLPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0139, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*set RPWM IMR*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x3F},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \ + {0x002b, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x1C, 0x00},/*0x2b[4:2]<=0 to gated BB, AFE clock*/ \ + {0x0027, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xff, 0x34},/*xtal_qsel = 0 for bring up*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xff, 0x00},/* sdio LPS option*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xff, 0x83},/* usb LPS option, open bandgap, xtal*/ \ + {0x00C4, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /* 0xC4[5]<=0, digital LDO no standby mode*/ \ + {0x00C4, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7}, /* 0xC4[7]<=1, on domain voltage adjust*/ \ + {0x00a7, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xff, 0xe0}, /* low power LPS enable for sdio*/ \ + {0x00a7, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xff, 0xe4}, /* low power LPS enable for usb*/ \ + {0x0090, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /* enable WL_LPS_EN*/ + + +#define RTL8188F_TRANS_SWLPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/*polling TSF stable*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1, enable security engine*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x06B7, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x09}, /*. reset MAC rx state machine*/\ + {0x06B4, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x86}, /*. reset MAC rx state machine*/\ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/* set CPU RAM code ready*/ \ + {0x001D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*Reset CPU IO Wrapper*/ \ + {0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/* Enable CPU*/ \ + {0x001D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*enable CPU IO Wrapper*/ \ + {0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2},/* Enable CPU*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, BIT7},/*polling FW init ready */ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT6, BIT6},/*polling FW init ready */ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8188F_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + + extern WLAN_PWR_CFG rtl8188F_power_on_flow[RTL8188F_TRANS_CARDEMU_TO_ACT_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_radio_off_flow[RTL8188F_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_card_disable_flow[RTL8188F_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188F_TRANS_CARDEMU_TO_PDN_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_card_enable_flow[RTL8188F_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188F_TRANS_CARDEMU_TO_PDN_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_suspend_flow[RTL8188F_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188F_TRANS_CARDEMU_TO_SUS_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_resume_flow[RTL8188F_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188F_TRANS_CARDEMU_TO_SUS_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_hwpdn_flow[RTL8188F_TRANS_ACT_TO_CARDEMU_STEPS + RTL8188F_TRANS_CARDEMU_TO_PDN_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_enter_lps_flow[RTL8188F_TRANS_ACT_TO_LPS_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_leave_lps_flow[RTL8188F_TRANS_LPS_TO_ACT_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_enter_swlps_flow[RTL8188F_TRANS_ACT_TO_SWLPS_STEPS + RTL8188F_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8188F_leave_swlps_flow[RTL8188F_TRANS_SWLPS_TO_ACT_STEPS + RTL8188F_TRANS_END_STEPS]; +#endif diff --git a/include/Hal8192EPhyCfg.h b/include/Hal8192EPhyCfg.h new file mode 100644 index 0000000..021d953 --- /dev/null +++ b/include/Hal8192EPhyCfg.h @@ -0,0 +1,136 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8192EPHYCFG_H__ +#define __INC_HAL8192EPHYCFG_H__ + + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters-------------------------------*/ + +/*------------------------------Define structure----------------------------*/ + +/* BB/RF related */ + +/*------------------------------Define structure----------------------------*/ + + +/*------------------------Export global variable----------------------------*/ +/*------------------------Export global variable----------------------------*/ + + +/*------------------------Export Marco Definition---------------------------*/ +/*------------------------Export Marco Definition---------------------------*/ + + +/*--------------------------Exported Function prototype---------------------*/ +/* + * BB and RF register read/write + * */ +u32 PHY_QueryBBReg8192E(PADAPTER Adapter, + u32 RegAddr, + u32 BitMask); +void PHY_SetBBReg8192E(PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data); +u32 PHY_QueryRFReg8192E(PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask); +void PHY_SetRFReg8192E(PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data); + +/* + * Initialization related function + * + * MAC/BB/RF HAL config */ +int PHY_MACConfig8192E(PADAPTER Adapter); +int PHY_BBConfig8192E(PADAPTER Adapter); +int PHY_RFConfig8192E(PADAPTER Adapter); + +/* RF config */ + + +/* + * BB TX Power R/W + * */ +void PHY_SetTxPowerLevel8192E(PADAPTER Adapter, u8 channel); + +void +PHY_SetTxPowerIndex_8192E( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +/* + * channel switch related funciton + * */ +void +PHY_SetSwChnlBWMode8192E( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +void +PHY_SetRFEReg_8192E( + PADAPTER Adapter +); + +void +phy_SpurCalibration_8192E( + PADAPTER Adapter, + enum spur_cal_method method +); +void PHY_SpurCalibration_8192E( PADAPTER Adapter); + +#ifdef CONFIG_SPUR_CAL_NBI +void +phy_SpurCalibration_8192E_NBI( + PADAPTER Adapter +); +#endif +/* + * BB/MAC/RF other monitor API + * */ + +void +phy_set_rf_path_switch_8192e( + struct dm_struct *phydm, + bool bMain +); + +/*--------------------------Exported Function prototype---------------------*/ +#endif /* __INC_HAL8192CPHYCFG_H */ diff --git a/include/Hal8192EPhyReg.h b/include/Hal8192EPhyReg.h new file mode 100644 index 0000000..30b7711 --- /dev/null +++ b/include/Hal8192EPhyReg.h @@ -0,0 +1,1146 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/***************************************************************************** + * Copyright(c) 2008, RealTEK Technology Inc. All Right Reserved. + * + * Module: __INC_HAL8192SPHYREG_H + * + * + * Note: 1. Define PMAC/BB register map + * 2. Define RF register map + * 3. PMAC/BB register bit mask. + * 4. RF reg bit mask. + * 5. Other BB/RF relative definition. + * + * + * Export: Constants, macro, functions(API), global variables(None). + * + * Abbrev: + * + * History: + * Data Who Remark + * 08/07/2007 MHC 1. Porting from 9x series PHYCFG.h. + * 2. Reorganize code architecture. + * 09/25/2008 MH 1. Add RL6052 register definition + * + *****************************************************************************/ +#ifndef __INC_HAL8192EPHYREG_H +#define __INC_HAL8192EPHYREG_H + + +/*--------------------------Define Parameters-------------------------------*/ + +/* ************************************************************ + * 8192S Regsiter offset definition + * ************************************************************ */ + +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other defintion for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC */ /* RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 +#define rFPGA0_AdDaClockEn 0x888 /* enable ad/da clock1 for dual-phy */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now */ /* RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ /* RF BW Setting?? */ + +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now */ /* Status report?? */ + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now */ /* Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now */ /* Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level */ /* Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_ram64x16 0xb2c + +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rConfig_Pmpd_AntB 0xb98 +#define rAPK 0xbd8 + + + +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imblance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD */ /* DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +#define rZebra1_Channel 0x7 /* RF channel switch */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ + +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_IPA_G 0x09 /* */ +#define RF_TXBIAS_G 0x0A +#define RF_TXPA_AG 0x0B +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER_8192E 0x42 /* */ +#define RF_T_METER_88E 0x42 +#define RF_T_METER 0x24 /* */ + +/* #endif */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_TX_BIAS_A 0x35 +#define RF_TX_BIAS_D 0x36 +#define RF_LOBF_9 0x38 +#define RF_RXRF_A3 0x3C /* */ +#define RF_TRSW 0x3F + +#define RF_TXRF_A2 0x41 +#define RF_TXPA_G4 0x46 +#define RF_TXPA_A4 0x4B +#define RF_0x52 0x52 +#define RF_LDO 0xB1 +#define RF_WE_LUT 0xEF + + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) +#define RF_TX_GAIN_OFFSET_8192E(_val) ((abs((_val)) << 1) | (((_val) > 0) ? BIT0 : 0)) + + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bAntennaSelect 0x0300 + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 + +#define bLSSIReadAddress 0x7f800000 /* T65 RF */ + +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ + +#define bLSSIReadBackData 0xfffff /* T65 RF */ + +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + +/* for PutRFRegsetting & GetRFRegSetting BitMask + * #define bMask12Bits 0xfffff */ /* RF Reg mask bits + * #define bMask20Bits 0xfffff */ /* RF Reg mask bits T65 RF */ +#define bRFRegOffsetMask 0xfffff + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms */ /* Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + + +/* RSSI Dump Message */ +#define rA_RSSIDump_92E 0xcb0 +#define rB_RSSIDump_92E 0xcb1 +#define rS1_RXevmDump_92E 0xcb2 +#define rS2_RXevmDump_92E 0xcb3 +#define rA_RXsnrDump_92E 0xcb4 +#define rB_RXsnrDump_92E 0xcb5 +#define rA_CfoShortDump_92E 0xcb6 +#define rB_CfoShortDump_92E 0xcb8 +#define rA_CfoLongDump_92E 0xcba +#define rB_CfoLongDump_92E 0xcbc + +/*--------------------------Define Parameters-------------------------------*/ + + +#endif /* __INC_HAL8188EPHYREG_H */ diff --git a/include/Hal8192EPwrSeq.h b/include/Hal8192EPwrSeq.h new file mode 100644 index 0000000..1f2ba87 --- /dev/null +++ b/include/Hal8192EPwrSeq.h @@ -0,0 +1,169 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef REALTEK_POWER_SEQUENCE_8192E +#define REALTEK_POWER_SEQUENCE_8192E + +#include "HalPwrSeqCmd.h" +/* + Check document WM-20110607-Paul-RTL8192E_Power_Architecture-R02.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8192E_TRANS_CARDEMU_TO_ACT_STEPS 18 +#define RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS 18 +#define RTL8192E_TRANS_CARDEMU_TO_SUS_STEPS 18 +#define RTL8192E_TRANS_SUS_TO_CARDEMU_STEPS 18 +#define RTL8192E_TRANS_CARDEMU_TO_PDN_STEPS 18 +#define RTL8192E_TRANS_PDN_TO_CARDEMU_STEPS 18 +#define RTL8192E_TRANS_ACT_TO_LPS_STEPS 23 +#define RTL8192E_TRANS_LPS_TO_ACT_STEPS 23 +#define RTL8192E_TRANS_END_STEPS 1 + + +#define RTL8192E_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/* disable SW LPS 0x04[10]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4 | BIT3), 0},/* disable WL suspend*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/**/ \ + + +#define RTL8192E_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*0x1F[7:0] = 0 turn off RF*/ \ + {0x004E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/*0x4C[23] = 0x4E[7] = 0, switch DPDT_SEL_P output from register 0x65[2] */\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + + +#define RTL8192E_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4 | BIT3, (BIT4 | BIT3)}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3 | BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8192E_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + +#define RTL8192E_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disable BG/MB*/ \ + {0x00CC, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2}, /*Unlock small LDO Register*/ \ + {0x0011, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*Disable small LDO*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2}, /*0x04[10] = 1, enable SW LPS*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8192E_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0011, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /*Enable small LDO*/ \ + {0x00CC, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0}, /*Lock small LDO Register*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/\ + + +#define RTL8192E_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8192E_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8192E_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \ + + +#define RTL8192E_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM, For Repeatly In and out, Taggle bit should be changed*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/\ + {0x013D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*Clear ISR*/ + +#define RTL8192E_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + + extern WLAN_PWR_CFG rtl8192E_power_on_flow[RTL8192E_TRANS_CARDEMU_TO_ACT_STEPS + RTL8192E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8192E_radio_off_flow[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8192E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8192E_card_disable_flow[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8192E_TRANS_CARDEMU_TO_PDN_STEPS + RTL8192E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8192E_card_enable_flow[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8192E_TRANS_CARDEMU_TO_PDN_STEPS + RTL8192E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8192E_suspend_flow[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8192E_TRANS_CARDEMU_TO_SUS_STEPS + RTL8192E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8192E_resume_flow[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8192E_TRANS_CARDEMU_TO_SUS_STEPS + RTL8192E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8192E_hwpdn_flow[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS + RTL8192E_TRANS_CARDEMU_TO_PDN_STEPS + RTL8192E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8192E_enter_lps_flow[RTL8192E_TRANS_ACT_TO_LPS_STEPS + RTL8192E_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8192E_leave_lps_flow[RTL8192E_TRANS_LPS_TO_ACT_STEPS + RTL8192E_TRANS_END_STEPS]; + +#endif diff --git a/include/Hal8192FPhyCfg.h b/include/Hal8192FPhyCfg.h new file mode 100644 index 0000000..dd9fdcc --- /dev/null +++ b/include/Hal8192FPhyCfg.h @@ -0,0 +1,115 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8192FPHYCFG_H__ +#define __INC_HAL8192FPHYCFG_H__ + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters End-------------------------------*/ + + +/*------------------------------Define structure----------------------------*/ + +/*------------------------------Define structure End----------------------------*/ + +/*--------------------------Exported Function prototype---------------------*/ +u32 +PHY_QueryBBReg_8192F( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetBBReg_8192F( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +u32 +PHY_QueryRFReg_8192F( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetRFReg_8192F( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +/* MAC/BB/RF HAL config */ +int PHY_BBConfig8192F(PADAPTER Adapter ); + +int PHY_RFConfig8192F(PADAPTER Adapter); + +s32 PHY_MACConfig8192F(PADAPTER padapter); + +int +PHY_ConfigRFWithParaFile_8192F( + PADAPTER Adapter, + u8 *pFileName, + enum rf_path eRFPath +); + +void +PHY_SetTxPowerIndex_8192F( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +void +PHY_SetTxPowerLevel8192F( + PADAPTER Adapter, + u8 channel +); + +void +PHY_SetSwChnlBWMode8192F( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +void phy_set_rf_path_switch_8192f( + PADAPTER pAdapter, + bool bMain +); +/*--------------------------Exported Function prototype End---------------------*/ + +#endif diff --git a/include/Hal8192FPhyReg.h b/include/Hal8192FPhyReg.h new file mode 100644 index 0000000..b82f7f9 --- /dev/null +++ b/include/Hal8192FPhyReg.h @@ -0,0 +1,1134 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8192FPHYREG_H__ +#define __INC_HAL8192FPHYREG_H__ + +#define rSYM_WLBT_PAPE_SEL 0x64 +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other definition for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 2. Page2(0x200) + * + * The following two definition are only used for USB interface. */ +#define RF_BB_CMD_ADDR 0x02c0 /* RF/BB read/write command address. */ +#define RF_BB_CMD_DATA 0x02c4 /* RF/BB read/write command data. */ + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC // RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c + +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 /* Useless now */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now // RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC // RF BW Setting?? */ +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now // Status report?? */ +#define rDPDT_control 0x92c +#define rfe_ctrl_anta_src 0x930 +#define rS0S1_PathSwitch 0x948 +#define rBBrx_DFIR 0x954 + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now // Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now // Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level // Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rPdp_AntA_8 0xb08 +#define rPdp_AntA_C 0xb0c +#define rPdp_AntA_10 0xb10 +#define rPdp_AntA_14 0xb14 +#define rPdp_AntA_18 0xb18 +#define rPdp_AntA_1C 0xb1c +#define rPdp_AntA_20 0xb20 +#define rPdp_AntA_24 0xb24 + +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_ram64x16 0xb2c + +#define rBndA 0xb30 +#define rHssiPar 0xb34 + +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c + +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rPdp_AntB_8 0xb78 +#define rPdp_AntB_C 0xb7c +#define rPdp_AntB_10 0xb80 +#define rPdp_AntB_14 0xb84 +#define rPdp_AntB_18 0xb88 +#define rPdp_AntB_1C 0xb8c +#define rPdp_AntB_20 0xb90 +#define rPdp_AntB_24 0xb94 + +#define rConfig_Pmpd_AntB 0xb98 + +#define rBndB 0xba0 + +#define rAPK 0xbd8 +#define rPm_Rx0_AntA 0xbdc +#define rPm_Rx1_AntA 0xbe0 +#define rPm_Rx2_AntA 0xbe4 +#define rPm_Rx3_AntA 0xbe8 +#define rPm_Rx0_AntB 0xbec +#define rPm_Rx1_AntB 0xbf0 +#define rPm_Rx2_AntB 0xbf4 +#define rPm_Rx3_AntB 0xbf8 +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imbalance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD // DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +#define rZebra1_Channel 0x7 /* RF channel switch */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ +#define RF_BS_PA_APSET_G1_G4 0x03 +#define RF_BS_PA_APSET_G5_G8 0x04 +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_IPA_G 0x09 /* */ +#define RF_TXBIAS_G 0x0A +#define RF_TXPA_AG 0x0B +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_MODE_AG 0x18 /* */ +#define rRfChannel 0x18 /* RF channel and BW switch */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER 0x24 /* */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ + +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_TX_BIAS_A 0x35 +#define RF_TX_BIAS_D 0x36 +#define RF_LOBF_9 0x38 +#define RF_RXRF_A3 0x3C /* */ +#define RF_TRSW 0x3F + +#define RF_TXRF_A2 0x41 +#define RF_T_METER_88E 0x42 +#define RF_TXPA_G4 0x46 +#define RF_TXPA_A4 0x4B +#define RF_0x52 0x52 +#define RF_WE_LUT 0xEF +#define RF_S0S1 0xB0 + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) +#define RF_TX_GAIN_OFFSET_8192F(_val) (abs((_val)) | (((_val) > 0) ? BIT(4) : 0)) + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bAntennaSelect 0x0300 + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 + +#define bLSSIReadAddress 0x7f800000 /* T65 RF */ + +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ + +#define bLSSIReadBackData 0xfffff /* T65 RF */ + +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms // Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + +#endif diff --git a/include/Hal8192FPwrSeq.h b/include/Hal8192FPwrSeq.h new file mode 100644 index 0000000..2b0bdc7 --- /dev/null +++ b/include/Hal8192FPwrSeq.h @@ -0,0 +1,220 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef REALTEK_POWER_SEQUENCE_8192F +#define REALTEK_POWER_SEQUENCE_8192F +#define POWER_SEQUENCE_8192F_VER 04 +/* #include "PwrSeqCmd.h" */ +#include "HalPwrSeqCmd.h" + +/* + Check document WM-20110607-Paul-RTL8192e_Power_Architecture-R02.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transition from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8192F_TRANS_CARDEMU_TO_ACT_STEPS 38 +#define RTL8192F_TRANS_ACT_TO_CARDEMU_STEPS 8 +#define RTL8192F_TRANS_CARDEMU_TO_SUS_STEPS 7 +#define RTL8192F_TRANS_SUS_TO_CARDEMU_STEPS 5 +#define RTL8192F_TRANS_CARDEMU_TO_CARDDIS_STEPS 8 +#define RTL8192F_TRANS_CARDDIS_TO_CARDEMU_STEPS 8 +#define RTL8192F_TRANS_CARDEMU_TO_PDN_STEPS 4 +#define RTL8192F_TRANS_PDN_TO_CARDEMU_STEPS 1 +#define RTL8192F_TRANS_ACT_TO_LPS_STEPS 13 +#define RTL8192F_TRANS_LPS_TO_ACT_STEPS 11 +#define RTL8192F_TRANS_END_STEPS 1 + + +#define RTL8192F_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, BIT0}, /*0x20[0] = 1b'1 enable LDOA12 MACRO block for all interface*/ \ + {0x0067, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, 0}, /*0x67[0] = 0 to disable BT_GPS_SEL pins*/ \ + {0x0001, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_DELAY, 1, PWRSEQ_DELAY_MS},/*Delay 1ms*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b'0 release analog Ips to digital ,1:isolation*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, (BIT4|BIT3|BIT2), 0},/* disable SW LPS 0x04[10]=0 and WLSUS_EN 0x04[11]=0*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0 , BIT0},/* Disable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0 , 0},/* Enable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, (BIT1|BIT0), 0}, \ + {0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT2, BIT2},/* SWR OCP enable 0x10[18]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT7, 0},/* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, (BIT4|BIT3), 0},/* disable WL suspend*/ \ + {0x007f, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT7, BIT7},/* 0x7c[31]=1,LDO has max output capability*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, BIT0},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, BIT0, 0},/**/ \ + {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT6, BIT6},/* Enable WL control XTAL setting*/ \ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, BIT1},/*Enable falling edge triggering interrupt*/\ + {0x0063, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, 0},/*Enable GPIO9 data mode*/\ + {0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, 0},/*Enable GPIO9 input mode*/\ + {0x0058, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, BIT0},/*Enable HSISR GPIO[C:0] interrupt*/\ + {0x0068, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3, 0},/*RF HW ON/OFF Enable*/\ + {0x001C, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT7, BIT7},/*Register Lock Disable*/\ + {0x0069, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT6, BIT6},/*For GPIO9 internal pull high setting*/\ + {0x001f, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x00},/*reset RF path S1*/\ + {0x007B, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x00},/*reset RF path S0*/\ + {0x001f, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x07},/*enable RF path S1*/\ + {0x007B, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x07},/*enalbe RF path S0*/\ + {0x0097, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT5, BIT5},/*AFE_Ctrl*/\ + {0x00DC, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xCC},/*AFE_Ctrl*/\ + {0x0024, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0x18, 0x00},/*AFE_Ctrl 0x24[4:3]=00 for xtal gmn*/\ + {0x1050, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*GPIO_A[7:0] Pull down software register*/\ + {0x1051, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*GPIO_A[15:8] Pull down software register*/\ + {0x1052, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*GPIO_A[23:16] Pull down software register*/\ + {0x1053, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*GPIO_A[31:24] Pull down software register*/\ + {0x105B, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*GPIO_B[7:0] Pull down software register*/\ + {0x001C, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT7, 0},/*Register Lock Enable*/\ + {0x0077, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, (BIT7|BIT6), 0x3},/*set HCI Power sequence state delay time:0*/ + + +#define RTL8192F_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + /*{0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0}, */ /*0x1F[7:0] = 0 turn off RF*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 0}, /*0x2[0]=0 Reset BB,RF enter Power Down mode*/ \ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, 0},/*Enable rising edge triggering interrupt*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0}, /*0x10[18] = 0 to disable ocp*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b'1 analog Ips to digital ,1:isolation*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 0}, /*0x20[0] = 1b'0 disable LDOA12 MACRO block*/\ + + +#define RTL8192F_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4|BIT3, (BIT4|BIT3)}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 USB|SDIO SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, BIT3|BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8192F_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + + +#define RTL8192F_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07=0x20 , SOP option to disable BG/MB*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT2, BIT2}, /*0x04[10] = 1, enable SW LPS*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, BIT3|BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend*/ \ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 1}, /*0x48[16] = 1 to enable GPIO9 as EXT WAKEUP*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8192F_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 0}, /*0x48[16] = 0 to disable GPIO9 as EXT WAKEUP*/ \ + {0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2}, /*0x10[18] = 1 to enable ocp*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0},/*PCIe DMA start*/ + + +#define RTL8192F_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK|PWR_INTF_USB_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8192F_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8192F_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled,and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x00},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \ + + +#define RTL8192F_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT6|BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1|BIT0, BIT1|BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8192F_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,0,PWR_CMD_END, 0, 0}, // + + +extern WLAN_PWR_CFG rtl8192F_power_on_flow[RTL8192F_TRANS_CARDEMU_TO_ACT_STEPS+RTL8192F_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8192F_radio_off_flow[RTL8192F_TRANS_ACT_TO_CARDEMU_STEPS+RTL8192F_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8192F_card_disable_flow[RTL8192F_TRANS_ACT_TO_CARDEMU_STEPS+RTL8192F_TRANS_CARDEMU_TO_CARDDIS_STEPS+RTL8192F_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8192F_card_enable_flow[RTL8192F_TRANS_CARDDIS_TO_CARDEMU_STEPS+RTL8192F_TRANS_CARDEMU_TO_ACT_STEPS+RTL8192F_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8192F_suspend_flow[RTL8192F_TRANS_ACT_TO_CARDEMU_STEPS+RTL8192F_TRANS_CARDEMU_TO_SUS_STEPS+RTL8192F_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8192F_resume_flow[RTL8192F_TRANS_SUS_TO_CARDEMU_STEPS+RTL8192F_TRANS_CARDEMU_TO_ACT_STEPS+RTL8192F_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8192F_hwpdn_flow[RTL8192F_TRANS_ACT_TO_CARDEMU_STEPS+RTL8192F_TRANS_CARDEMU_TO_PDN_STEPS+RTL8192F_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8192F_enter_lps_flow[RTL8192F_TRANS_ACT_TO_LPS_STEPS+RTL8192F_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8192F_leave_lps_flow[RTL8192F_TRANS_LPS_TO_ACT_STEPS+RTL8192F_TRANS_END_STEPS]; + +#endif diff --git a/include/Hal8703BPhyCfg.h b/include/Hal8703BPhyCfg.h new file mode 100644 index 0000000..57a421a --- /dev/null +++ b/include/Hal8703BPhyCfg.h @@ -0,0 +1,116 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8703BPHYCFG_H__ +#define __INC_HAL8703BPHYCFG_H__ + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters End-------------------------------*/ + + +/*------------------------------Define structure----------------------------*/ + +/*------------------------------Define structure End----------------------------*/ + +/*--------------------------Exported Function prototype---------------------*/ +u32 +PHY_QueryBBReg_8703B( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetBBReg_8703B( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +u32 +PHY_QueryRFReg_8703B( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetRFReg_8703B( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +/* MAC/BB/RF HAL config */ +int PHY_BBConfig8703B(PADAPTER Adapter); + +int PHY_RFConfig8703B(PADAPTER Adapter); + +s32 PHY_MACConfig8703B(PADAPTER padapter); + +int +PHY_ConfigRFWithParaFile_8703B( + PADAPTER Adapter, + u8 *pFileName, + enum rf_path eRFPath +); + +void +PHY_SetTxPowerIndex_8703B( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +void +PHY_SetTxPowerLevel8703B( + PADAPTER Adapter, + u8 channel +); + +void +PHY_SetSwChnlBWMode8703B( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +void phy_set_rf_path_switch_8703b( + struct dm_struct *phydm, + bool bMain +); + +/*--------------------------Exported Function prototype End---------------------*/ + +#endif diff --git a/include/Hal8703BPhyReg.h b/include/Hal8703BPhyReg.h new file mode 100644 index 0000000..881a13c --- /dev/null +++ b/include/Hal8703BPhyReg.h @@ -0,0 +1,1133 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8703BPHYREG_H__ +#define __INC_HAL8703BPHYREG_H__ + +#define rSYM_WLBT_PAPE_SEL 0x64 +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other defintion for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 2. Page2(0x200) + * + * The following two definition are only used for USB interface. */ +#define RF_BB_CMD_ADDR 0x02c0 /* RF/BB read/write command address. */ +#define RF_BB_CMD_DATA 0x02c4 /* RF/BB read/write command data. */ + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC */ /* RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c + +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 /* Useless now */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now */ /* RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ /* RF BW Setting?? */ +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now */ /* Status report?? */ +#define rDPDT_control 0x92c +#define rfe_ctrl_anta_src 0x930 +#define rS0S1_PathSwitch 0x948 +#define rBBrx_DFIR 0x954 + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now */ /* Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now */ /* Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level */ /* Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rPdp_AntA_8 0xb08 +#define rPdp_AntA_C 0xb0c +#define rPdp_AntA_10 0xb10 +#define rPdp_AntA_14 0xb14 +#define rPdp_AntA_18 0xb18 +#define rPdp_AntA_1C 0xb1c +#define rPdp_AntA_20 0xb20 +#define rPdp_AntA_24 0xb24 + +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_ram64x16 0xb2c + +#define rBndA 0xb30 +#define rHssiPar 0xb34 + +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c + +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rPdp_AntB_8 0xb78 +#define rPdp_AntB_C 0xb7c +#define rPdp_AntB_10 0xb80 +#define rPdp_AntB_14 0xb84 +#define rPdp_AntB_18 0xb88 +#define rPdp_AntB_1C 0xb8c +#define rPdp_AntB_20 0xb90 +#define rPdp_AntB_24 0xb94 + +#define rConfig_Pmpd_AntB 0xb98 + +#define rBndB 0xba0 + +#define rAPK 0xbd8 +#define rPm_Rx0_AntA 0xbdc +#define rPm_Rx1_AntA 0xbe0 +#define rPm_Rx2_AntA 0xbe4 +#define rPm_Rx3_AntA 0xbe8 +#define rPm_Rx0_AntB 0xbec +#define rPm_Rx1_AntB 0xbf0 +#define rPm_Rx2_AntB 0xbf4 +#define rPm_Rx3_AntB 0xbf8 +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imblance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD */ /* DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +#define rZebra1_Channel 0x7 /* RF channel switch */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ +#define RF_BS_PA_APSET_G1_G4 0x03 +#define RF_BS_PA_APSET_G5_G8 0x04 +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_IPA_G 0x09 /* */ +#define RF_TXBIAS_G 0x0A +#define RF_TXPA_AG 0x0B +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_MODE_AG 0x18 /* */ +#define rRfChannel 0x18 /* RF channel and BW switch */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER 0x24 /* */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ + +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_TX_BIAS_A 0x35 +#define RF_TX_BIAS_D 0x36 +#define RF_LOBF_9 0x38 +#define RF_RXRF_A3 0x3C /* */ +#define RF_TRSW 0x3F + +#define RF_TXRF_A2 0x41 +#define RF_TXPA_G4 0x46 +#define RF_TXPA_A4 0x4B +#define RF_0x52 0x52 +#define RF_WE_LUT 0xEF +#define RF_S0S1 0xB0 + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) +#define RF_TX_GAIN_OFFSET_8703B(_val) (abs((_val)) | (((_val) > 0) ? BIT5 : 0)) + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bAntennaSelect 0x0300 + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 + +#define bLSSIReadAddress 0x7f800000 /* T65 RF */ + +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ + +#define bLSSIReadBackData 0xfffff /* T65 RF */ + +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms */ /* Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + +#endif diff --git a/include/Hal8703BPwrSeq.h b/include/Hal8703BPwrSeq.h new file mode 100644 index 0000000..0dac13e --- /dev/null +++ b/include/Hal8703BPwrSeq.h @@ -0,0 +1,198 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef REALTEK_POWER_SEQUENCE_8703B +#define REALTEK_POWER_SEQUENCE_8703B + +#include "HalPwrSeqCmd.h" + +/* + Check document WM-20140402-JackieLau-RTL8703B_Power_Architecture v09.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8703B_TRANS_CARDEMU_TO_ACT_STEPS 23 +#define RTL8703B_TRANS_ACT_TO_CARDEMU_STEPS 15 +#define RTL8703B_TRANS_CARDEMU_TO_SUS_STEPS 15 +#define RTL8703B_TRANS_SUS_TO_CARDEMU_STEPS 15 +#define RTL8703B_TRANS_CARDEMU_TO_PDN_STEPS 15 +#define RTL8703B_TRANS_PDN_TO_CARDEMU_STEPS 15 +#define RTL8703B_TRANS_ACT_TO_LPS_STEPS 15 +#define RTL8703B_TRANS_LPS_TO_ACT_STEPS 15 +#define RTL8703B_TRANS_END_STEPS 1 + + +#define RTL8703B_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /*0x20[0] = 1b'1 enable LDOA12 MACRO block for all interface*/ \ + {0x0067, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x67[0] = 0 to disable BT_GPS_SEL pins*/ \ + {0x0001, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 1, PWRSEQ_DELAY_MS},/*Delay 1ms*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b'0 release analog Ips to digital ,1:isolation*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4 | BIT3 | BIT2), 0},/* disable SW LPS 0x04[10]=0 and WLSUS_EN 0x04[11]=0*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 , BIT0},/* Disable USB suspend */ \ + {0x0004, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 , BIT3},/* enabled usb resume */ \ + {0x0004, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 , 0},/* disable usb resume */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 , 0},/* Enable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4 | BIT3), 0},/* disable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/**/ \ + {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/* Enable WL control XTAL setting*/ \ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable falling edge triggering interrupt*/\ + {0x0063, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable GPIO9 interrupt mode*/\ + {0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Enable GPIO9 input mode*/\ + {0x0058, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*Enable HSISR GPIO[C:0] interrupt*/\ + {0x005A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable HSISR GPIO9 interrupt*/\ + {0x0068, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3},/*For GPIO9 internal pull high setting by test chip*/\ + {0x0069, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/*For GPIO9 internal pull high setting*/\ + + +#define RTL8703B_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*0x1F[7:0] = 0 turn off RF*/ \ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Enable rising edge triggering interrupt*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0},/* Enable BT control XTAL setting*/\ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b'1 analog Ips to digital ,1:isolation*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x20[0] = 1b'0 disable LDOA12 MACRO block*/\ + + +#define RTL8703B_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4 | BIT3, (BIT4 | BIT3)}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SDIO SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3 | BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8703B_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + +#define RTL8703B_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disable BG/MB*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2}, /*0x04[10] = 1, enable SW LPS*/ \ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 1}, /*0x48[16] = 1 to enable GPIO9 as EXT WAKEUP*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8703B_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x48[16] = 0 to disable GPIO9 as EXT WAKEUP*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*PCIe DMA start*/ + + +#define RTL8703B_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK | PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8703B_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8703B_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \ + + +#define RTL8703B_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 | BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8703B_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + + extern WLAN_PWR_CFG rtl8703B_power_on_flow[RTL8703B_TRANS_CARDEMU_TO_ACT_STEPS + RTL8703B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8703B_radio_off_flow[RTL8703B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8703B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8703B_card_disable_flow[RTL8703B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8703B_TRANS_CARDEMU_TO_PDN_STEPS + RTL8703B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8703B_card_enable_flow[RTL8703B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8703B_TRANS_CARDEMU_TO_PDN_STEPS + RTL8703B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8703B_suspend_flow[RTL8703B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8703B_TRANS_CARDEMU_TO_SUS_STEPS + RTL8703B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8703B_resume_flow[RTL8703B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8703B_TRANS_CARDEMU_TO_SUS_STEPS + RTL8703B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8703B_hwpdn_flow[RTL8703B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8703B_TRANS_CARDEMU_TO_PDN_STEPS + RTL8703B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8703B_enter_lps_flow[RTL8703B_TRANS_ACT_TO_LPS_STEPS + RTL8703B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8703B_leave_lps_flow[RTL8703B_TRANS_LPS_TO_ACT_STEPS + RTL8703B_TRANS_END_STEPS]; + +#endif diff --git a/include/Hal8710BPhyCfg.h b/include/Hal8710BPhyCfg.h new file mode 100644 index 0000000..3c5808e --- /dev/null +++ b/include/Hal8710BPhyCfg.h @@ -0,0 +1,111 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8710BPHYCFG_H__ +#define __INC_HAL8710BPHYCFG_H__ + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters End-------------------------------*/ + + +/*------------------------------Define structure----------------------------*/ + +/*------------------------------Define structure End----------------------------*/ + +/*--------------------------Exported Function prototype---------------------*/ +u32 +PHY_QueryBBReg_8710B( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetBBReg_8710B( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +u32 +PHY_QueryRFReg_8710B( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetRFReg_8710B( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +/* MAC/BB/RF HAL config */ +int PHY_BBConfig8710B(PADAPTER Adapter); + +int PHY_RFConfig8710B(PADAPTER Adapter); + +s32 PHY_MACConfig8710B(PADAPTER padapter); + +int +PHY_ConfigRFWithParaFile_8710B( + PADAPTER Adapter, + u8 *pFileName, + enum rf_path eRFPath +); + +void +PHY_SetTxPowerIndex_8710B( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +void +PHY_SetTxPowerLevel8710B( + PADAPTER Adapter, + u8 channel +); + +void +PHY_SetSwChnlBWMode8710B( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +/*--------------------------Exported Function prototype End---------------------*/ + +#endif diff --git a/include/Hal8710BPhyReg.h b/include/Hal8710BPhyReg.h new file mode 100644 index 0000000..337e032 --- /dev/null +++ b/include/Hal8710BPhyReg.h @@ -0,0 +1,1134 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8710BPHYREG_H__ +#define __INC_HAL8710BPHYREG_H__ + +#define rSYM_WLBT_PAPE_SEL 0x64 +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other definition for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 2. Page2(0x200) + * + * The following two definition are only used for USB interface. */ +#define RF_BB_CMD_ADDR 0x02c0 /* RF/BB read/write command address. */ +#define RF_BB_CMD_DATA 0x02c4 /* RF/BB read/write command data. */ + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC // RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c + +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 /* Useless now */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now // RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC // RF BW Setting?? */ +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now // Status report?? */ +#define rDPDT_control 0x92c +#define rfe_ctrl_anta_src 0x930 +#define rS0S1_PathSwitch 0x948 +#define rBBrx_DFIR 0x954 + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now // Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now // Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level // Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rPdp_AntA_8 0xb08 +#define rPdp_AntA_C 0xb0c +#define rPdp_AntA_10 0xb10 +#define rPdp_AntA_14 0xb14 +#define rPdp_AntA_18 0xb18 +#define rPdp_AntA_1C 0xb1c +#define rPdp_AntA_20 0xb20 +#define rPdp_AntA_24 0xb24 + +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_ram64x16 0xb2c + +#define rBndA 0xb30 +#define rHssiPar 0xb34 + +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c + +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rPdp_AntB_8 0xb78 +#define rPdp_AntB_C 0xb7c +#define rPdp_AntB_10 0xb80 +#define rPdp_AntB_14 0xb84 +#define rPdp_AntB_18 0xb88 +#define rPdp_AntB_1C 0xb8c +#define rPdp_AntB_20 0xb90 +#define rPdp_AntB_24 0xb94 + +#define rConfig_Pmpd_AntB 0xb98 + +#define rBndB 0xba0 + +#define rAPK 0xbd8 +#define rPm_Rx0_AntA 0xbdc +#define rPm_Rx1_AntA 0xbe0 +#define rPm_Rx2_AntA 0xbe4 +#define rPm_Rx3_AntA 0xbe8 +#define rPm_Rx0_AntB 0xbec +#define rPm_Rx1_AntB 0xbf0 +#define rPm_Rx2_AntB 0xbf4 +#define rPm_Rx3_AntB 0xbf8 +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imbalance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD // DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +#define rZebra1_Channel 0x7 /* RF channel switch */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ +#define RF_BS_PA_APSET_G1_G4 0x03 +#define RF_BS_PA_APSET_G5_G8 0x04 +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_IPA_G 0x09 /* */ +#define RF_TXBIAS_G 0x0A +#define RF_TXPA_AG 0x0B +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_MODE_AG 0x18 /* */ +#define rRfChannel 0x18 /* RF channel and BW switch */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER 0x24 /* */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ + +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_TX_BIAS_A 0x35 +#define RF_TX_BIAS_D 0x36 +#define RF_LOBF_9 0x38 +#define RF_RXRF_A3 0x3C /* */ +#define RF_TRSW 0x3F + +#define RF_TXRF_A2 0x41 +#define RF_T_METER_88E 0x42 +#define RF_TXPA_G4 0x46 +#define RF_TXPA_A4 0x4B +#define RF_0x52 0x52 +#define RF_WE_LUT 0xEF +#define RF_S0S1 0xB0 + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) +#define RF_TX_GAIN_OFFSET_8710B(_val) (abs((_val)) | (((_val) > 0) ? BIT(4) : 0)) + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bAntennaSelect 0x0300 + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 + +#define bLSSIReadAddress 0x7f800000 /* T65 RF */ + +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ + +#define bLSSIReadBackData 0xfffff /* T65 RF */ + +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms // Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + +#endif diff --git a/include/Hal8710BPwrSeq.h b/include/Hal8710BPwrSeq.h new file mode 100644 index 0000000..31ad29c --- /dev/null +++ b/include/Hal8710BPwrSeq.h @@ -0,0 +1,167 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef REALTEK_POWER_SEQUENCE_8710B +#define REALTEK_POWER_SEQUENCE_8710B + +/* #include "PwrSeqCmd.h" */ +#include "HalPwrSeqCmd.h" + +/* + Check document WM-20110607-Paul-RTL8192e_Power_Architecture-R02.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transition from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8710B_TRANS_CARDEMU_TO_ACT_STEPS 5 +#define RTL8710B_TRANS_ACT_TO_CARDEMU_STEPS 4 +#define RTL8710B_TRANS_CARDEMU_TO_SUS_STEPS 7 +#define RTL8710B_TRANS_SUS_TO_CARDEMU_STEPS 15 +#define RTL8710B_TRANS_CARDEMU_TO_PDN_STEPS 15 +#define RTL8710B_TRANS_PDN_TO_CARDEMU_STEPS 15 +#define RTL8710B_TRANS_ACT_TO_LPS_STEPS 15 +#define RTL8710B_TRANS_LPS_TO_ACT_STEPS 15 +#define RTL8710B_TRANS_ACT_TO_SWLPS_STEPS 22 +#define RTL8710B_TRANS_SWLPS_TO_ACT_STEPS 15 +#define RTL8710B_TRANS_END_STEPS 1 + + +#define RTL8710B_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x005D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 0},/*AFE power mode selection:1: LDO mode ,0: Power-cut mode*/\ + {0x0004, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 1},\ + {0x0056, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x0E},\ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 1},\ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, BIT0, 0},/**/ + + +#define RTL8710B_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + /*{0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0}, */ /*0x1F[7:0] = 0 turn off RF*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, (BIT0|BIT1|BIT2), 0},/*0x04[24:26] = 0 turn off RF*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, (BIT0|BIT1), 0},/*0x04[16:17] = 0 BB reset*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, BIT1}, /*0x20[1] = 1 turn off MAC by HW state machine*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x20[1] = 0 polling until return 0 to disable*/ \ + + +#define RTL8710B_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4|BIT3, (BIT4|BIT3)}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SDIO SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, BIT3|BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8710B_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3|BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + + +#define RTL8710B_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + +#define RTL8710B_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + + +#define RTL8710B_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK|PWR_INTF_USB_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8710B_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8710B_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled,and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x00},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ + + +#define RTL8710B_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,PWR_BASEADDR_SDIO,PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT6|BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1|BIT0, BIT1|BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8710B_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,0,PWR_CMD_END, 0, 0}, // + + +extern WLAN_PWR_CFG rtl8710B_power_on_flow[RTL8710B_TRANS_CARDEMU_TO_ACT_STEPS+RTL8710B_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8710B_radio_off_flow[RTL8710B_TRANS_ACT_TO_CARDEMU_STEPS+RTL8710B_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8710B_card_disable_flow[RTL8710B_TRANS_ACT_TO_CARDEMU_STEPS+RTL8710B_TRANS_CARDEMU_TO_PDN_STEPS+RTL8710B_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8710B_card_enable_flow[RTL8710B_TRANS_ACT_TO_CARDEMU_STEPS+RTL8710B_TRANS_CARDEMU_TO_PDN_STEPS+RTL8710B_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8710B_suspend_flow[RTL8710B_TRANS_ACT_TO_CARDEMU_STEPS+RTL8710B_TRANS_CARDEMU_TO_SUS_STEPS+RTL8710B_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8710B_resume_flow[RTL8710B_TRANS_SUS_TO_CARDEMU_STEPS+RTL8710B_TRANS_CARDEMU_TO_ACT_STEPS+RTL8710B_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8710B_hwpdn_flow[RTL8710B_TRANS_ACT_TO_CARDEMU_STEPS+RTL8710B_TRANS_CARDEMU_TO_PDN_STEPS+RTL8710B_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8710B_enter_lps_flow[RTL8710B_TRANS_ACT_TO_LPS_STEPS+RTL8710B_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8710B_leave_lps_flow[RTL8710B_TRANS_LPS_TO_ACT_STEPS+RTL8710B_TRANS_END_STEPS]; + +#endif diff --git a/include/Hal8723BPhyCfg.h b/include/Hal8723BPhyCfg.h new file mode 100644 index 0000000..0f59b8b --- /dev/null +++ b/include/Hal8723BPhyCfg.h @@ -0,0 +1,116 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8723BPHYCFG_H__ +#define __INC_HAL8723BPHYCFG_H__ + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters End-------------------------------*/ + + +/*------------------------------Define structure----------------------------*/ + +/*------------------------------Define structure End----------------------------*/ + +/*--------------------------Exported Function prototype---------------------*/ +u32 +PHY_QueryBBReg_8723B( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetBBReg_8723B( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +u32 +PHY_QueryRFReg_8723B( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetRFReg_8723B( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +/* MAC/BB/RF HAL config */ +int PHY_BBConfig8723B(PADAPTER Adapter); + +int PHY_RFConfig8723B(PADAPTER Adapter); + +s32 PHY_MACConfig8723B(PADAPTER padapter); + +int +PHY_ConfigRFWithParaFile_8723B( + PADAPTER Adapter, + u8 *pFileName, + enum rf_path eRFPath +); + +void +PHY_SetTxPowerIndex_8723B( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +void +PHY_SetTxPowerLevel8723B( + PADAPTER Adapter, + u8 channel +); + +void +PHY_SetSwChnlBWMode8723B( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +void phy_set_rf_path_switch_8723b( + struct dm_struct *phydm, + bool bMain +); + +/*--------------------------Exported Function prototype End---------------------*/ + +#endif diff --git a/include/Hal8723BPhyReg.h b/include/Hal8723BPhyReg.h new file mode 100644 index 0000000..ce485c2 --- /dev/null +++ b/include/Hal8723BPhyReg.h @@ -0,0 +1,1131 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8723BPHYREG_H__ +#define __INC_HAL8723BPHYREG_H__ + +#define rSYM_WLBT_PAPE_SEL 0x64 +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other defintion for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 2. Page2(0x200) + * + * The following two definition are only used for USB interface. */ +#define RF_BB_CMD_ADDR 0x02c0 /* RF/BB read/write command address. */ +#define RF_BB_CMD_DATA 0x02c4 /* RF/BB read/write command data. */ + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC */ /* RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c + +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 /* Useless now */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now */ /* RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ /* RF BW Setting?? */ +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now */ /* Status report?? */ +#define rDPDT_control 0x92c +#define rfe_ctrl_anta_src 0x930 +#define rS0S1_PathSwitch 0x948 + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now */ /* Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now */ /* Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level */ /* Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rPdp_AntA_8 0xb08 +#define rPdp_AntA_C 0xb0c +#define rPdp_AntA_10 0xb10 +#define rPdp_AntA_14 0xb14 +#define rPdp_AntA_18 0xb18 +#define rPdp_AntA_1C 0xb1c +#define rPdp_AntA_20 0xb20 +#define rPdp_AntA_24 0xb24 + +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_ram64x16 0xb2c + +#define rBndA 0xb30 +#define rHssiPar 0xb34 + +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c + +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rPdp_AntB_8 0xb78 +#define rPdp_AntB_C 0xb7c +#define rPdp_AntB_10 0xb80 +#define rPdp_AntB_14 0xb84 +#define rPdp_AntB_18 0xb88 +#define rPdp_AntB_1C 0xb8c +#define rPdp_AntB_20 0xb90 +#define rPdp_AntB_24 0xb94 + +#define rConfig_Pmpd_AntB 0xb98 + +#define rBndB 0xba0 + +#define rAPK 0xbd8 +#define rPm_Rx0_AntA 0xbdc +#define rPm_Rx1_AntA 0xbe0 +#define rPm_Rx2_AntA 0xbe4 +#define rPm_Rx3_AntA 0xbe8 +#define rPm_Rx0_AntB 0xbec +#define rPm_Rx1_AntB 0xbf0 +#define rPm_Rx2_AntB 0xbf4 +#define rPm_Rx3_AntB 0xbf8 +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imblance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD */ /* DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +#define rZebra1_Channel 0x7 /* RF channel switch */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ +#define RF_BS_PA_APSET_G1_G4 0x03 +#define RF_BS_PA_APSET_G5_G8 0x04 +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_IPA_G 0x09 /* */ +#define RF_TXBIAS_G 0x0A +#define RF_TXPA_AG 0x0B +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_MODE_AG 0x18 /* */ +#define rRfChannel 0x18 /* RF channel and BW switch */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER 0x24 /* */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ + +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_TX_BIAS_A 0x35 +#define RF_TX_BIAS_D 0x36 +#define RF_LOBF_9 0x38 +#define RF_RXRF_A3 0x3C /* */ +#define RF_TRSW 0x3F + +#define RF_TXRF_A2 0x41 +#define RF_TXPA_G4 0x46 +#define RF_TXPA_A4 0x4B +#define RF_0x52 0x52 +#define RF_WE_LUT 0xEF +#define RF_S0S1 0xB0 + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bAntennaSelect 0x0300 + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 + +#define bLSSIReadAddress 0x7f800000 /* T65 RF */ + +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ + +#define bLSSIReadBackData 0xfffff /* T65 RF */ + +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms */ /* Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + +#endif diff --git a/include/Hal8723BPwrSeq.h b/include/Hal8723BPwrSeq.h new file mode 100644 index 0000000..1aec885 --- /dev/null +++ b/include/Hal8723BPwrSeq.h @@ -0,0 +1,246 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef REALTEK_POWER_SEQUENCE_8723B +#define REALTEK_POWER_SEQUENCE_8723B + +#include "HalPwrSeqCmd.h" + +/* + Check document WM-20130815-JackieLau-RTL8723B_Power_Architecture v08.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8723B_TRANS_CARDEMU_TO_ACT_STEPS 26 +#define RTL8723B_TRANS_ACT_TO_CARDEMU_STEPS 15 +#define RTL8723B_TRANS_CARDEMU_TO_SUS_STEPS 15 +#define RTL8723B_TRANS_SUS_TO_CARDEMU_STEPS 15 +#define RTL8723B_TRANS_CARDEMU_TO_PDN_STEPS 15 +#define RTL8723B_TRANS_PDN_TO_CARDEMU_STEPS 15 +#define RTL8723B_TRANS_ACT_TO_LPS_STEPS 15 +#define RTL8723B_TRANS_LPS_TO_ACT_STEPS 15 +#define RTL8723B_TRANS_ACT_TO_SWLPS_STEPS 22 +#define RTL8723B_TRANS_SWLPS_TO_ACT_STEPS 15 +#define RTL8723B_TRANS_END_STEPS 1 + + +#define RTL8723B_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /*0x20[0] = 1b'1 enable LDOA12 MACRO block for all interface*/ \ + {0x0067, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x67[0] = 0 to disable BT_GPS_SEL pins*/ \ + {0x0001, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 1, PWRSEQ_DELAY_MS},/*Delay 1ms*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b'0 release analog Ips to digital ,1:isolation*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4 | BIT3 | BIT2), 0},/* disable SW LPS 0x04[10]=0 and WLSUS_EN 0x04[11]=0*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 , BIT0},/* Disable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 , 0},/* Enable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4 | BIT3), 0},/* disable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/**/ \ + {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/* Enable WL control XTAL setting*/ \ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable falling edge triggering interrupt*/\ + {0x0063, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable GPIO9 interrupt mode*/\ + {0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Enable GPIO9 input mode*/\ + {0x0058, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*Enable HSISR GPIO[C:0] interrupt*/\ + {0x005A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable HSISR GPIO9 interrupt*/\ + {0x0068, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3},/*For GPIO9 internal pull high setting by test chip*/\ + {0x0069, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/*For GPIO9 internal pull high setting*/\ + + +#define RTL8723B_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*0x1F[7:0] = 0 turn off RF*/ \ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Enable rising edge triggering interrupt*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0},/* Enable BT control XTAL setting*/\ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b'1 analog Ips to digital ,1:isolation*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x20[0] = 1b'0 disable LDOA12 MACRO block*/\ + + +#define RTL8723B_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4 | BIT3, (BIT4 | BIT3)}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SDIO SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3 | BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8723B_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + +#define RTL8723B_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disable BG/MB*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2}, /*0x04[10] = 1, enable SW LPS*/ \ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 1}, /*0x48[16] = 1 to enable GPIO9 as EXT WAKEUP*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8723B_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x48[16] = 0 to disable GPIO9 as EXT WAKEUP*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*PCIe DMA start*/ + + +#define RTL8723B_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK | PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8723B_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8723B_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \ + + +#define RTL8723B_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 | BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + + +#define RTL8723B_TRANS_ACT_TO_SWLPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0194, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*enable 32 K source*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 1},/*CCK and OFDM are enable*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 1},/*CCK and OFDM are enable*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x3F},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*disable security engine*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x40},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*reset dual TSF*/ \ + {0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/*Reset CPU*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*Reset MCUFWDL register*/ \ + {0x001D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*Reset CPU IO Wrapper*/ \ + {0x001D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 1},/*Reset CPU IO Wrapper*/ \ + {0x0287, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*polling RXFF packet number = 0 */ \ + {0x0286, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/*polling RXDMA idle */ \ + {0x013D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*Clear FW RPWM interrupt */\ + {0x0139, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*Set FW RPWM interrupt source*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4},/*switch TSF to 32K*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/*polling TSF stable*/\ + {0x0090, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*Set FW LPS*/ \ + {0x0090, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/*polling FW LPS ready */ + + +#define RTL8723B_TRANS_SWLPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0},/*switch TSF to 32K*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/*polling TSF stable*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1, enable security engine*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x06B7, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x09}, /*. reset MAC rx state machine*/\ + {0x06B4, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x86}, /*. reset MAC rx state machine*/\ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/* set CPU RAM code ready*/ \ + {0x001D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*Reset CPU IO Wrapper*/ \ + {0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/* Enable CPU*/ \ + {0x001D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*enable CPU IO Wrapper*/ \ + {0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2},/* Enable CPU*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, BIT7},/*polling FW init ready */ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT6, BIT6},/*polling FW init ready */ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8723B_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + + extern WLAN_PWR_CFG rtl8723B_power_on_flow[RTL8723B_TRANS_CARDEMU_TO_ACT_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_radio_off_flow[RTL8723B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_card_disable_flow[RTL8723B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723B_TRANS_CARDEMU_TO_PDN_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_card_enable_flow[RTL8723B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723B_TRANS_CARDEMU_TO_PDN_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_suspend_flow[RTL8723B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723B_TRANS_CARDEMU_TO_SUS_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_resume_flow[RTL8723B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723B_TRANS_CARDEMU_TO_SUS_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_hwpdn_flow[RTL8723B_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723B_TRANS_CARDEMU_TO_PDN_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_enter_lps_flow[RTL8723B_TRANS_ACT_TO_LPS_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_leave_lps_flow[RTL8723B_TRANS_LPS_TO_ACT_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_enter_swlps_flow[RTL8723B_TRANS_ACT_TO_SWLPS_STEPS + RTL8723B_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723B_leave_swlps_flow[RTL8723B_TRANS_SWLPS_TO_ACT_STEPS + RTL8723B_TRANS_END_STEPS]; +#endif diff --git a/include/Hal8723DPhyCfg.h b/include/Hal8723DPhyCfg.h new file mode 100644 index 0000000..b892435 --- /dev/null +++ b/include/Hal8723DPhyCfg.h @@ -0,0 +1,115 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8723DPHYCFG_H__ +#define __INC_HAL8723DPHYCFG_H__ + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters End-------------------------------*/ + + +/*------------------------------Define structure----------------------------*/ + +/*------------------------------Define structure End----------------------------*/ + +/*--------------------------Exported Function prototype---------------------*/ +u32 +PHY_QueryBBReg_8723D( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetBBReg_8723D( + PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +u32 +PHY_QueryRFReg_8723D( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask +); + +void +PHY_SetRFReg_8723D( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +/* MAC/BB/RF HAL config */ +int PHY_BBConfig8723D(PADAPTER Adapter); + +int PHY_RFConfig8723D(PADAPTER Adapter); + +s32 PHY_MACConfig8723D(PADAPTER padapter); + +int +PHY_ConfigRFWithParaFile_8723D( + PADAPTER Adapter, + u8 *pFileName, + enum rf_path eRFPath +); + +void +PHY_SetTxPowerIndex_8723D( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +void +PHY_SetTxPowerLevel8723D( + PADAPTER Adapter, + u8 channel +); + +void +PHY_SetSwChnlBWMode8723D( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +void phy_set_rf_path_switch_8723d( + struct dm_struct *phydm, + bool bMain +); +/*--------------------------Exported Function prototype End---------------------*/ + +#endif diff --git a/include/Hal8723DPhyReg.h b/include/Hal8723DPhyReg.h new file mode 100644 index 0000000..036144a --- /dev/null +++ b/include/Hal8723DPhyReg.h @@ -0,0 +1,1134 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8723DPHYREG_H__ +#define __INC_HAL8723DPHYREG_H__ + +#define rSYM_WLBT_PAPE_SEL 0x64 +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other definition for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 2. Page2(0x200) + * + * The following two definition are only used for USB interface. */ +#define RF_BB_CMD_ADDR 0x02c0 /* RF/BB read/write command address. */ +#define RF_BB_CMD_DATA 0x02c4 /* RF/BB read/write command data. */ + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC // RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c + +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 /* Useless now */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now // RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC // RF BW Setting?? */ +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now // Status report?? */ +#define rDPDT_control 0x92c +#define rfe_ctrl_anta_src 0x930 +#define rS0S1_PathSwitch 0x948 +#define rBBrx_DFIR 0x954 + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now // Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now // Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level // Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rPdp_AntA_8 0xb08 +#define rPdp_AntA_C 0xb0c +#define rPdp_AntA_10 0xb10 +#define rPdp_AntA_14 0xb14 +#define rPdp_AntA_18 0xb18 +#define rPdp_AntA_1C 0xb1c +#define rPdp_AntA_20 0xb20 +#define rPdp_AntA_24 0xb24 + +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_ram64x16 0xb2c + +#define rBndA 0xb30 +#define rHssiPar 0xb34 + +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c + +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rPdp_AntB_8 0xb78 +#define rPdp_AntB_C 0xb7c +#define rPdp_AntB_10 0xb80 +#define rPdp_AntB_14 0xb84 +#define rPdp_AntB_18 0xb88 +#define rPdp_AntB_1C 0xb8c +#define rPdp_AntB_20 0xb90 +#define rPdp_AntB_24 0xb94 + +#define rConfig_Pmpd_AntB 0xb98 + +#define rBndB 0xba0 + +#define rAPK 0xbd8 +#define rPm_Rx0_AntA 0xbdc +#define rPm_Rx1_AntA 0xbe0 +#define rPm_Rx2_AntA 0xbe4 +#define rPm_Rx3_AntA 0xbe8 +#define rPm_Rx0_AntB 0xbec +#define rPm_Rx1_AntB 0xbf0 +#define rPm_Rx2_AntB 0xbf4 +#define rPm_Rx3_AntB 0xbf8 +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imbalance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD // DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +#define rZebra1_Channel 0x7 /* RF channel switch */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ +#define RF_BS_PA_APSET_G1_G4 0x03 +#define RF_BS_PA_APSET_G5_G8 0x04 +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_IPA_G 0x09 /* */ +#define RF_TXBIAS_G 0x0A +#define RF_TXPA_AG 0x0B +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_MODE_AG 0x18 /* */ +#define rRfChannel 0x18 /* RF channel and BW switch */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER 0x24 /* */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ + +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_TX_BIAS_A 0x35 +#define RF_TX_BIAS_D 0x36 +#define RF_LOBF_9 0x38 +#define RF_RXRF_A3 0x3C /* */ +#define RF_TRSW 0x3F + +#define RF_TXRF_A2 0x41 +#define RF_T_METER_88E 0x42 +#define RF_TXPA_G4 0x46 +#define RF_TXPA_A4 0x4B +#define RF_0x52 0x52 +#define RF_WE_LUT 0xEF +#define RF_S0S1 0xB0 + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) +#define RF_TX_GAIN_OFFSET_8723D(_val) (abs((_val)) | (((_val) > 0) ? BIT(4) : 0)) + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bAntennaSelect 0x0300 + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 + +#define bLSSIReadAddress 0x7f800000 /* T65 RF */ + +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ + +#define bLSSIReadBackData 0xfffff /* T65 RF */ + +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms // Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + +#endif diff --git a/include/Hal8723DPwrSeq.h b/include/Hal8723DPwrSeq.h new file mode 100644 index 0000000..60cb53b --- /dev/null +++ b/include/Hal8723DPwrSeq.h @@ -0,0 +1,206 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef REALTEK_POWER_SEQUENCE_8723D +#define REALTEK_POWER_SEQUENCE_8723D + +/* #include "PwrSeqCmd.h" */ +#include "HalPwrSeqCmd.h" + +/* + Check document WM-20110607-Paul-RTL8192e_Power_Architecture-R02.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transition from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8723D_TRANS_CARDEMU_TO_ACT_STEPS 27 +#define RTL8723D_TRANS_ACT_TO_CARDEMU_STEPS 8 +#define RTL8723D_TRANS_CARDEMU_TO_SUS_STEPS 7 +#define RTL8723D_TRANS_SUS_TO_CARDEMU_STEPS 5 +#define RTL8723D_TRANS_CARDEMU_TO_CARDDIS_STEPS 8 +#define RTL8723D_TRANS_CARDDIS_TO_CARDEMU_STEPS 7 +#define RTL8723D_TRANS_CARDEMU_TO_PDN_STEPS 4 +#define RTL8723D_TRANS_PDN_TO_CARDEMU_STEPS 1 +#define RTL8723D_TRANS_ACT_TO_LPS_STEPS 13 +#define RTL8723D_TRANS_LPS_TO_ACT_STEPS 11 +#define RTL8723D_TRANS_END_STEPS 1 + + +#define RTL8723D_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)}, /*0x20[0] = 1b'1 enable LDOA12 MACRO block for all interface*/ \ + {0x0001, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 1, PWRSEQ_DELAY_MS},/*Delay 1ms*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(5), 0}, /*0x00[5] = 1b'0 release analog Ips to digital ,1:isolation*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT(4) | BIT(3) | BIT2), 0},/* disable SW LPS 0x04[10]=0 and WLSUS_EN 0x04[11]=0*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0) , BIT(0)},/* Disable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(1), BIT(1)},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0) , 0},/* Enable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, (BIT(1) | BIT(0)), 0}, \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), 0},/* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT(4) | BIT(3)), 0},/* disable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(0), 0},/**/ \ + {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(6), BIT(6)},/* Enable WL control XTAL setting*/ \ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), BIT(1)},/*Enable falling edge triggering interrupt*/\ + {0x0063, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), BIT(1)},/*Enable GPIO9 interrupt mode*/\ + {0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), 0},/*Enable GPIO9 input mode*/\ + {0x0058, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},/*Enable HSISR GPIO[C:0] interrupt*/\ + {0x005A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), BIT(1)},/*Enable HSISR GPIO9 interrupt*/\ + {0x0068, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3), BIT(3)},/*For GPIO9 internal pull high setting by test chip*/\ + {0x0069, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(6), BIT(6)},/*For GPIO9 internal pull high setting*/\ + {0x001f, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/*reset RF path S1*/\ + {0x0077, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/*reset RF path S0*/\ + {0x001f, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x07},/*enable RF path S1*/\ + {0x0077, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x07},/*enalbe RF path S0*/\ + + +#define RTL8723D_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + /*{0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, */ /*0x1F[7:0] = 0 turn off RF*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0}, /*0x2[0]=0 Reset BB, RF enter Power Down mode*/ \ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), 0},/*Enable rising edge triggering interrupt*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), BIT(1)}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(1), 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(6), 0},/* Enable BT control XTAL setting*/\ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(5), BIT(5)}, /*0x00[5] = 1b'1 analog Ips to digital ,1:isolation*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0}, /*0x20[0] = 1b'0 disable LDOA12 MACRO block*/\ + + +#define RTL8723D_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4) | BIT(3), (BIT4 | BIT3)}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3) | BIT(4), BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), BIT(4)}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SDIO SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3) | BIT(4), BIT3 | BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), BIT(0)}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT(1), 0}, /*wait power state to suspend*/ + +#define RTL8723D_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3) | BIT(7), 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT(1), BIT(1)}, /*wait power state to suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3) | BIT(4), 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + + +#define RTL8723D_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disable BG/MB*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3) | BIT(4), BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(2), BIT(2)}, /*0x04[10] = 1, enable SW LPS*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3) | BIT(4), BIT3 | BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend*/ \ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 1}, /*0x48[16] = 1 to enable GPIO9 as EXT WAKEUP*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), BIT(4)}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), BIT(0)}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT(1), 0}, /*wait power state to suspend*/ + +#define RTL8723D_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3) | BIT(7), 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT(1), BIT(1)}, /*wait power state to suspend*/\ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0}, /*0x48[16] = 0 to disable GPIO9 as EXT WAKEUP*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(3) | BIT(4), 0}, /*0x04[12:11] = 2b'01enable WL suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*PCIe DMA start*/ + + +#define RTL8723D_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), BIT(4)}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK | PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), BIT(7)},/* 0x04[15] = 1*/ + +#define RTL8723D_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), 0},/* 0x04[15] = 0*/ + +#define RTL8723D_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), 0},/*check if removed later*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(5), BIT(5)},/*Respond TxOK to scheduler*/ \ + + +#define RTL8723D_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(7), 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(6) | BIT(7), 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), BIT(1)}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1) | BIT(0), BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8723D_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, / comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + + extern WLAN_PWR_CFG rtl8723D_power_on_flow[RTL8723D_TRANS_CARDEMU_TO_ACT_STEPS + RTL8723D_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723D_radio_off_flow[RTL8723D_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723D_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723D_card_disable_flow[RTL8723D_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723D_TRANS_CARDEMU_TO_CARDDIS_STEPS + RTL8723D_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723D_card_enable_flow[RTL8723D_TRANS_CARDDIS_TO_CARDEMU_STEPS + RTL8723D_TRANS_CARDEMU_TO_ACT_STEPS + RTL8723D_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723D_suspend_flow[RTL8723D_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723D_TRANS_CARDEMU_TO_SUS_STEPS + RTL8723D_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723D_resume_flow[RTL8723D_TRANS_SUS_TO_CARDEMU_STEPS + RTL8723D_TRANS_CARDEMU_TO_ACT_STEPS + RTL8723D_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723D_hwpdn_flow[RTL8723D_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723D_TRANS_CARDEMU_TO_PDN_STEPS + RTL8723D_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723D_enter_lps_flow[RTL8723D_TRANS_ACT_TO_LPS_STEPS + RTL8723D_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723D_leave_lps_flow[RTL8723D_TRANS_LPS_TO_ACT_STEPS + RTL8723D_TRANS_END_STEPS]; + +#endif diff --git a/include/Hal8723PwrSeq.h b/include/Hal8723PwrSeq.h new file mode 100644 index 0000000..22de833 --- /dev/null +++ b/include/Hal8723PwrSeq.h @@ -0,0 +1,183 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL8723PWRSEQ_H__ +#define __HAL8723PWRSEQ_H__ +/* + Check document WM-20110607-Paul-RTL8723A_Power_Architecture-R02.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#include "HalPwrSeqCmd.h" + +#define RTL8723A_TRANS_CARDEMU_TO_ACT_STEPS 15 +#define RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS 15 +#define RTL8723A_TRANS_CARDEMU_TO_SUS_STEPS 15 +#define RTL8723A_TRANS_SUS_TO_CARDEMU_STEPS 15 +#define RTL8723A_TRANS_CARDEMU_TO_PDN_STEPS 15 +#define RTL8723A_TRANS_PDN_TO_CARDEMU_STEPS 15 +#define RTL8723A_TRANS_ACT_TO_LPS_STEPS 15 +#define RTL8723A_TRANS_LPS_TO_ACT_STEPS 15 +#define RTL8723A_TRANS_END_STEPS 1 + + +#define RTL8723A_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /*0x20[0] = 1b'1 enable LDOA12 MACRO block for all interface*/ \ + {0x0067, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x67[0] = 0 to disable BT_GPS_SEL pins*/ \ + {0x0001, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 1, PWRSEQ_DELAY_MS},/*Delay 1ms*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b'0 release analog Ips to digital ,1:isolation*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/* disable SW LPS 0x04[10]=0*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4 | BIT3), 0},/* disable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/**/ \ + {0x004E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 1},/*0x4C[23] = 0x4E[7] = 1, switch DPDT_SEL_P output from WL BB */\ + +#define RTL8723A_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*0x1F[7:0] = 0 turn off RF*/ \ + {0x004E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/*0x4C[23] = 0x4E[7] = 0, switch DPDT_SEL_P output from register 0x65[2] */\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b'1 analog Ips to digital ,1:isolation*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x20[0] = 1b'0 disable LDOA12 MACRO block*/ \ + + +#define RTL8723A_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4 | BIT3, (BIT4 | BIT3)}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SDIO SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3 | BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8723A_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + +#define RTL8723A_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disable BG/MB*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2}, /*0x04[10] = 1, enable SW LPS*/ \ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 1}, /*0x48[16] = 1 to enable GPIO9 as EXT WAKEUP*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8723A_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x48[16] = 0 to disable GPIO9 as EXT WAKEUP*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*PCIe DMA start*/ + + +#define RTL8723A_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK | PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8723A_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8723A_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \ + + +#define RTL8723A_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 | BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8723A_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + + extern WLAN_PWR_CFG rtl8723A_power_on_flow[RTL8723A_TRANS_CARDEMU_TO_ACT_STEPS + RTL8723A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723A_radio_off_flow[RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723A_card_disable_flow[RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723A_TRANS_CARDEMU_TO_PDN_STEPS + RTL8723A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723A_card_enable_flow[RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723A_TRANS_CARDEMU_TO_PDN_STEPS + RTL8723A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723A_suspend_flow[RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723A_TRANS_CARDEMU_TO_SUS_STEPS + RTL8723A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723A_resume_flow[RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723A_TRANS_CARDEMU_TO_SUS_STEPS + RTL8723A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723A_hwpdn_flow[RTL8723A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8723A_TRANS_CARDEMU_TO_PDN_STEPS + RTL8723A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723A_enter_lps_flow[RTL8723A_TRANS_ACT_TO_LPS_STEPS + RTL8723A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8723A_leave_lps_flow[RTL8723A_TRANS_LPS_TO_ACT_STEPS + RTL8723A_TRANS_END_STEPS]; + +#endif diff --git a/include/Hal8812PhyCfg.h b/include/Hal8812PhyCfg.h new file mode 100644 index 0000000..69c70d3 --- /dev/null +++ b/include/Hal8812PhyCfg.h @@ -0,0 +1,134 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8812PHYCFG_H__ +#define __INC_HAL8812PHYCFG_H__ + + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters-------------------------------*/ + +/*------------------------------Define structure----------------------------*/ + + +/* BB/RF related */ + +/*------------------------------Define structure----------------------------*/ + + +/*------------------------Export global variable----------------------------*/ +/*------------------------Export global variable----------------------------*/ + + +/*------------------------Export Marco Definition---------------------------*/ +/*------------------------Export Marco Definition---------------------------*/ + + +/*--------------------------Exported Function prototype---------------------*/ +/* + * BB and RF register read/write + * */ +u32 PHY_QueryBBReg8812(PADAPTER Adapter, + u32 RegAddr, + u32 BitMask); +void PHY_SetBBReg8812(PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data); +u32 PHY_QueryRFReg8812(PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask); +void PHY_SetRFReg8812(PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data); + +/* + * Initialization related function + * + * MAC/BB/RF HAL config */ +int PHY_MACConfig8812(PADAPTER Adapter); +int PHY_BBConfig8812(PADAPTER Adapter); +void PHY_BB8812_Config_1T(PADAPTER Adapter); +int PHY_RFConfig8812(PADAPTER Adapter); + +/* RF config */ + +s32 +PHY_SwitchWirelessBand8812( + PADAPTER Adapter, + u8 Band +); + +/* + * BB TX Power R/W + * */ +void PHY_SetTxPowerLevel8812(PADAPTER Adapter, u8 Channel); + +bool phy_get_txpwr_target_skip_by_rate_8812a(_adapter *adapter, enum MGN_RATE rate); + +u32 phy_get_tx_bb_swing_8812a( + PADAPTER Adapter, + BAND_TYPE Band, + enum rf_path RFPath +); + +void +PHY_SetTxPowerIndex_8812A( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +/* + * channel switch related funciton + * */ +void +PHY_SetSwChnlBWMode8812( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +/* + * BB/MAC/RF other monitor API + * */ + +void +phy_set_rf_path_switch_8812a( + struct dm_struct *phydm, + bool bMain +); + +/*--------------------------Exported Function prototype---------------------*/ +#endif /* __INC_HAL8192CPHYCFG_H */ diff --git a/include/Hal8812PhyReg.h b/include/Hal8812PhyReg.h new file mode 100644 index 0000000..521ebb2 --- /dev/null +++ b/include/Hal8812PhyReg.h @@ -0,0 +1,735 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8812PHYREG_H__ +#define __INC_HAL8812PHYREG_H__ +/*--------------------------Define Parameters-------------------------------*/ +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other defintion for BB/RF R/W + * */ + + +/* BB Register Definition */ + +#define rCCAonSec_Jaguar 0x838 +#define rPwed_TH_Jaguar 0x830 + +/* BW and sideband setting */ +#define rBWIndication_Jaguar 0x834 +#define rL1PeakTH_Jaguar 0x848 +#define rFPGA0_XA_LSSIReadBack 0x8a0 /*Tranceiver LSSI Readback*/ +#define rRFMOD_Jaguar 0x8ac /* RF mode */ +#define rADC_Buf_Clk_Jaguar 0x8c4 +#define rRFECTRL_Jaguar 0x900 +#define bRFMOD_Jaguar 0xc3 +#define rCCK_System_Jaguar 0xa00 /* for cck sideband */ +#define bCCK_System_Jaguar 0x10 + +/* Block & Path enable */ +#define rOFDMCCKEN_Jaguar 0x808 /* OFDM/CCK block enable */ +#define bOFDMEN_Jaguar 0x20000000 +#define bCCKEN_Jaguar 0x10000000 +#define rRxPath_Jaguar 0x808 /* Rx antenna */ +#define bRxPath_Jaguar 0xff +#define rTxPath_Jaguar 0x80c /* Tx antenna */ +#define bTxPath_Jaguar 0x0fffffff +#define rCCK_RX_Jaguar 0xa04 /* for cck rx path selection */ +#define bCCK_RX_Jaguar 0x0c000000 +#define rVhtlen_Use_Lsig_Jaguar 0x8c3 /* Use LSIG for VHT length */ + +/* RF read/write-related */ +#define rHSSIRead_Jaguar 0x8b0 /* RF read addr */ +#define bHSSIRead_addr_Jaguar 0xff +#define bHSSIRead_trigger_Jaguar 0x100 +#define rA_PIRead_Jaguar 0xd04 /* RF readback with PI */ +#define rB_PIRead_Jaguar 0xd44 /* RF readback with PI */ +#define rA_SIRead_Jaguar 0xd08 /* RF readback with SI */ +#define rB_SIRead_Jaguar 0xd48 /* RF readback with SI */ +#define rRead_data_Jaguar 0xfffff +#define rA_LSSIWrite_Jaguar 0xc90 /* RF write addr */ +#define rB_LSSIWrite_Jaguar 0xe90 /* RF write addr */ +#define bLSSIWrite_data_Jaguar 0x000fffff +#define bLSSIWrite_addr_Jaguar 0x0ff00000 + + + +/* YN: mask the following register definition temporarily */ +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +/* #define rFPGA0_XAB_RFParameter 0x878 */ /* RF Parameter + * #define rFPGA0_XCD_RFParameter 0x87c */ + +/* #define rFPGA0_AnalogParameter1 0x880 */ /* Crystal cap setting RF-R/W protection for parameter4?? + * #define rFPGA0_AnalogParameter2 0x884 + * #define rFPGA0_AnalogParameter3 0x888 + * #define rFPGA0_AdDaClockEn 0x888 */ /* enable ad/da clock1 for dual-phy + * #define rFPGA0_AnalogParameter4 0x88c */ + + +/* CCK TX scaling */ +#define rCCK_TxFilter1_Jaguar 0xa20 +#define bCCK_TxFilter1_C0_Jaguar 0x00ff0000 +#define bCCK_TxFilter1_C1_Jaguar 0xff000000 +#define rCCK_TxFilter2_Jaguar 0xa24 +#define bCCK_TxFilter2_C2_Jaguar 0x000000ff +#define bCCK_TxFilter2_C3_Jaguar 0x0000ff00 +#define bCCK_TxFilter2_C4_Jaguar 0x00ff0000 +#define bCCK_TxFilter2_C5_Jaguar 0xff000000 +#define rCCK_TxFilter3_Jaguar 0xa28 +#define bCCK_TxFilter3_C6_Jaguar 0x000000ff +#define bCCK_TxFilter3_C7_Jaguar 0x0000ff00 + + +/* YN: mask the following register definition temporarily + * #define rPdp_AntA 0xb00 + * #define rPdp_AntA_4 0xb04 + * #define rConfig_Pmpd_AntA 0xb28 + * #define rConfig_AntA 0xb68 + * #define rConfig_AntB 0xb6c + * #define rPdp_AntB 0xb70 + * #define rPdp_AntB_4 0xb74 + * #define rConfig_Pmpd_AntB 0xb98 + * #define rAPK 0xbd8 */ + +/* RXIQC */ +#define rA_RxIQC_AB_Jaguar 0xc10 /* RxIQ imblance matrix coeff. A & B */ +#define rA_RxIQC_CD_Jaguar 0xc14 /* RxIQ imblance matrix coeff. C & D */ +#define rA_TxScale_Jaguar 0xc1c /* Pah_A TX scaling factor */ +#define rB_TxScale_Jaguar 0xe1c /* Path_B TX scaling factor */ +#define rB_RxIQC_AB_Jaguar 0xe10 /* RxIQ imblance matrix coeff. A & B */ +#define rB_RxIQC_CD_Jaguar 0xe14 /* RxIQ imblance matrix coeff. C & D */ +#define b_RxIQC_AC_Jaguar 0x02ff /* bit mask for IQC matrix element A & C */ +#define b_RxIQC_BD_Jaguar 0x02ff0000 /* bit mask for IQC matrix element A & C */ + + +/* DIG-related */ +#define rA_IGI_Jaguar 0xc50 /* Initial Gain for path-A */ +#define rB_IGI_Jaguar 0xe50 /* Initial Gain for path-B */ +#define rOFDM_FalseAlarm1_Jaguar 0xf48 /* counter for break */ +#define rOFDM_FalseAlarm2_Jaguar 0xf4c /* counter for spoofing */ +#define rCCK_FalseAlarm_Jaguar 0xa5c /* counter for cck false alarm */ +#define b_FalseAlarm_Jaguar 0xffff +#define rCCK_CCA_Jaguar 0xa08 /* cca threshold */ +#define bCCK_CCA_Jaguar 0x00ff0000 + +/* Tx Power Ttraining-related */ +#define rA_TxPwrTraing_Jaguar 0xc54 +#define rB_TxPwrTraing_Jaguar 0xe54 + +/* Report-related */ +#define rOFDM_ShortCFOAB_Jaguar 0xf60 +#define rOFDM_LongCFOAB_Jaguar 0xf64 +#define rOFDM_EndCFOAB_Jaguar 0xf70 +#define rOFDM_AGCReport_Jaguar 0xf84 +#define rOFDM_RxSNR_Jaguar 0xf88 +#define rOFDM_RxEVMCSI_Jaguar 0xf8c +#define rOFDM_SIGReport_Jaguar 0xf90 + +/* Misc functions */ +#define rEDCCA_Jaguar 0x8a4 /* EDCCA */ +#define bEDCCA_Jaguar 0xffff +#define rAGC_table_Jaguar 0x82c /* AGC tabel select */ +#define bAGC_table_Jaguar 0x3 +#define b_sel5g_Jaguar 0x1000 /* sel5g */ +#define b_LNA_sw_Jaguar 0x8000 /* HW/WS control for LNA */ +#define rFc_area_Jaguar 0x860 /* fc_area */ +#define bFc_area_Jaguar 0x1ffe000 +#define rSingleTone_ContTx_Jaguar 0x914 + +/* RFE */ +#define rA_RFE_Pinmux_Jaguar 0xcb0 /* Path_A RFE cotrol pinmux */ +#define rB_RFE_Pinmux_Jaguar 0xeb0 /* Path_B RFE control pinmux */ +#define rA_RFE_Inv_Jaguar 0xcb4 /* Path_A RFE cotrol */ +#define rB_RFE_Inv_Jaguar 0xeb4 /* Path_B RFE control */ +#define rA_RFE_Jaguar 0xcb8 /* Path_A RFE cotrol */ +#define rB_RFE_Jaguar 0xeb8 /* Path_B RFE control */ +#define rA_RFE_Inverse_Jaguar 0xCBC /* Path_A RFE control inverse */ +#define rB_RFE_Inverse_Jaguar 0xEBC /* Path_B RFE control inverse */ +#define r_ANTSEL_SW_Jaguar 0x900 /* ANTSEL SW Control */ +#define bMask_RFEInv_Jaguar 0x3ff00000 +#define bMask_AntselPathFollow_Jaguar 0x00030000 + +/* TX AGC */ +#define rTxAGC_A_CCK11_CCK1_JAguar 0xc20 +#define rTxAGC_A_Ofdm18_Ofdm6_JAguar 0xc24 +#define rTxAGC_A_Ofdm54_Ofdm24_JAguar 0xc28 +#define rTxAGC_A_MCS3_MCS0_JAguar 0xc2c +#define rTxAGC_A_MCS7_MCS4_JAguar 0xc30 +#define rTxAGC_A_MCS11_MCS8_JAguar 0xc34 +#define rTxAGC_A_MCS15_MCS12_JAguar 0xc38 +#define rTxAGC_A_Nss1Index3_Nss1Index0_JAguar 0xc3c +#define rTxAGC_A_Nss1Index7_Nss1Index4_JAguar 0xc40 +#define rTxAGC_A_Nss2Index1_Nss1Index8_JAguar 0xc44 +#define rTxAGC_A_Nss2Index5_Nss2Index2_JAguar 0xc48 +#define rTxAGC_A_Nss2Index9_Nss2Index6_JAguar 0xc4c +#define rTxAGC_B_CCK11_CCK1_JAguar 0xe20 +#define rTxAGC_B_Ofdm18_Ofdm6_JAguar 0xe24 +#define rTxAGC_B_Ofdm54_Ofdm24_JAguar 0xe28 +#define rTxAGC_B_MCS3_MCS0_JAguar 0xe2c +#define rTxAGC_B_MCS7_MCS4_JAguar 0xe30 +#define rTxAGC_B_MCS11_MCS8_JAguar 0xe34 +#define rTxAGC_B_MCS15_MCS12_JAguar 0xe38 +#define rTxAGC_B_Nss1Index3_Nss1Index0_JAguar 0xe3c +#define rTxAGC_B_Nss1Index7_Nss1Index4_JAguar 0xe40 +#define rTxAGC_B_Nss2Index1_Nss1Index8_JAguar 0xe44 +#define rTxAGC_B_Nss2Index5_Nss2Index2_JAguar 0xe48 +#define rTxAGC_B_Nss2Index9_Nss2Index6_JAguar 0xe4c +#define bTxAGC_byte0_Jaguar 0xff +#define bTxAGC_byte1_Jaguar 0xff00 +#define bTxAGC_byte2_Jaguar 0xff0000 +#define bTxAGC_byte3_Jaguar 0xff000000 + +/* IQK YN: temporaily mask this part + * #define rFPGA0_IQK 0xe28 + * #define rTx_IQK_Tone_A 0xe30 + * #define rRx_IQK_Tone_A 0xe34 + * #define rTx_IQK_PI_A 0xe38 + * #define rRx_IQK_PI_A 0xe3c */ + +/* #define rTx_IQK 0xe40 */ +/* #define rRx_IQK 0xe44 */ +/* #define rIQK_AGC_Pts 0xe48 */ +/* #define rIQK_AGC_Rsp 0xe4c */ +/* #define rTx_IQK_Tone_B 0xe50 */ +/* #define rRx_IQK_Tone_B 0xe54 */ +/* #define rTx_IQK_PI_B 0xe58 */ +/* #define rRx_IQK_PI_B 0xe5c */ +/* #define rIQK_AGC_Cont 0xe60 */ + + +/* AFE-related */ +#define rA_AFEPwr1_Jaguar 0xc60 /* dynamic AFE power control */ +#define rA_AFEPwr2_Jaguar 0xc64 /* dynamic AFE power control */ +#define rA_Rx_WaitCCA_Tx_CCKRFON_Jaguar 0xc68 +#define rA_Tx_CCKBBON_OFDMRFON_Jaguar 0xc6c +#define rA_Tx_OFDMBBON_Tx2Rx_Jaguar 0xc70 +#define rA_Tx2Tx_RXCCK_Jaguar 0xc74 +#define rA_Rx_OFDM_WaitRIFS_Jaguar 0xc78 +#define rA_Rx2Rx_BT_Jaguar 0xc7c +#define rA_sleep_nav_Jaguar 0xc80 +#define rA_pmpd_Jaguar 0xc84 +#define rB_AFEPwr1_Jaguar 0xe60 /* dynamic AFE power control */ +#define rB_AFEPwr2_Jaguar 0xe64 /* dynamic AFE power control */ +#define rB_Rx_WaitCCA_Tx_CCKRFON_Jaguar 0xe68 +#define rB_Tx_CCKBBON_OFDMRFON_Jaguar 0xe6c +#define rB_Tx_OFDMBBON_Tx2Rx_Jaguar 0xe70 +#define rB_Tx2Tx_RXCCK_Jaguar 0xe74 +#define rB_Rx_OFDM_WaitRIFS_Jaguar 0xe78 +#define rB_Rx2Rx_BT_Jaguar 0xe7c +#define rB_sleep_nav_Jaguar 0xe80 +#define rB_pmpd_Jaguar 0xe84 + + +/* YN: mask these registers temporaily + * #define rTx_Power_Before_IQK_A 0xe94 + * #define rTx_Power_After_IQK_A 0xe9c */ + +/* #define rRx_Power_Before_IQK_A 0xea0 */ +/* #define rRx_Power_Before_IQK_A_2 0xea4 */ +/* #define rRx_Power_After_IQK_A 0xea8 */ +/* #define rRx_Power_After_IQK_A_2 0xeac */ + +/* #define rTx_Power_Before_IQK_B 0xeb4 */ +/* #define rTx_Power_After_IQK_B 0xebc */ + +/* #define rRx_Power_Before_IQK_B 0xec0 */ +/* #define rRx_Power_Before_IQK_B_2 0xec4 */ +/* #define rRx_Power_After_IQK_B 0xec8 */ +/* #define rRx_Power_After_IQK_B_2 0xecc */ + + +/* RSSI Dump */ +#define rA_RSSIDump_Jaguar 0xBF0 +#define rB_RSSIDump_Jaguar 0xBF1 +#define rS1_RXevmDump_Jaguar 0xBF4 +#define rS2_RXevmDump_Jaguar 0xBF5 +#define rA_RXsnrDump_Jaguar 0xBF6 +#define rB_RXsnrDump_Jaguar 0xBF7 +#define rA_CfoShortDump_Jaguar 0xBF8 +#define rB_CfoShortDump_Jaguar 0xBFA +#define rA_CfoLongDump_Jaguar 0xBEC +#define rB_CfoLongDump_Jaguar 0xBEE + + +/* RF Register + * */ +#define RF_AC_Jaguar 0x00 /* */ +#define RF_RF_Top_Jaguar 0x07 /* */ +#define RF_TXLOK_Jaguar 0x08 /* */ +#define RF_TXAPK_Jaguar 0x0B +#define RF_CHNLBW_Jaguar 0x18 /* RF channel and BW switch */ +#define RF_RCK1_Jaguar 0x1c /* */ +#define RF_RCK2_Jaguar 0x1d +#define RF_RCK3_Jaguar 0x1e +#define RF_ModeTableAddr 0x30 +#define RF_ModeTableData0 0x31 +#define RF_ModeTableData1 0x32 +#define RF_TxLCTank_Jaguar 0x54 +#define RF_APK_Jaguar 0x63 +#define RF_LCK 0xB4 +#define RF_WeLut_Jaguar 0xEF + +#define bRF_CHNLBW_MOD_AG_Jaguar 0x70300 +#define bRF_CHNLBW_BW 0xc00 + + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_RCK_OS 0x30 /* RF TX PA control */ +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_0x52 0x52 +#define RF_WE_LUT 0xEF + +#define RF_TX_GAIN_OFFSET_8812A(_val) ((abs((_val)) << 1) | (((_val) > 0) ? BIT0 : 0)) +#define RF_TX_GAIN_OFFSET_8821A(_val) ((abs((_val)) << 1) | (((_val) > 0) ? BIT0 : 0)) + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC */ /* RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 +#define rFPGA0_AdDaClockEn 0x888 /* enable ad/da clock1 for dual-phy */ +#define rFPGA0_AnalogParameter4 0x88c +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XCD_RFPara 0x8b4 + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ /* RF BW Setting?? */ + +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now */ /* Status report?? */ + +/* + * PageA(0xA00) + * */ +#define rCCK0_System 0xa00 +#define rCCK0_AFESetting 0xa04 /* Disable init gain now */ /* Select RX path by RSSI */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rConfig_Pmpd_AntB 0xb98 +#define rAPK 0xbd8 + +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imblance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD */ /* DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 + + +/* + * Other Definition + * */ + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +/* byte endable for srwrite */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f + + +/*--------------------------Define Parameters-------------------------------*/ + + +#endif diff --git a/include/Hal8812PwrSeq.h b/include/Hal8812PwrSeq.h new file mode 100644 index 0000000..498faf8 --- /dev/null +++ b/include/Hal8812PwrSeq.h @@ -0,0 +1,208 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#ifndef __HAL8812PWRSEQ_H__ +#define __HAL8812PWRSEQ_H__ + +#include "HalPwrSeqCmd.h" + +/* + Check document WB-110628-DZ-RTL8195 (Jaguar) Power Architecture-R04.pdf + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8812_TRANS_CARDEMU_TO_ACT_STEPS 15 +#define RTL8812_TRANS_ACT_TO_CARDEMU_STEPS 15 +#define RTL8812_TRANS_CARDEMU_TO_SUS_STEPS 15 +#define RTL8812_TRANS_SUS_TO_CARDEMU_STEPS 15 +#define RTL8812_TRANS_CARDEMU_TO_PDN_STEPS 15 +#define RTL8812_TRANS_PDN_TO_CARDEMU_STEPS 15 +#define RTL8812_TRANS_ACT_TO_LPS_STEPS 15 +#define RTL8812_TRANS_LPS_TO_ACT_STEPS 15 +#define RTL8812_TRANS_END_STEPS 1 + + +#define RTL8812_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/* disable SW LPS 0x04[10]=0*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + /*{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0}, disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0},/* disable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/**/ \ + {0x0024, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, 0}, /* 0x24[1] Choose the type of buffer after xosc: nand*/ \ + {0x0028, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3, 0}, /* 0x28[33] Choose the type of buffer after xosc: nand*/ + +#define RTL8812_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0c00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04}, /* 0xc00[7:0] = 4 turn off 3-wire */ \ + {0x0e00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04}, /* 0xe00[7:0] = 4 turn off 3-wire */ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /* 0x2[0] = 0 RESET BB, CLOSE RF */ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* Whole BB is reset*/ \ + /*{0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},//0x1F[7:0] = 0 turn off RF*/ \ + /*{0x004E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},//0x4C[23] = 0x4E[7] = 0, switch DPDT_SEL_P output from register 0x65[2] */ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x2A}, /* 0x07[7:0] = 0x28 sps pwm mode 0x2a for BT coex*/ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x02, 0},/*0x8[1] = 0 ANA clk = 500k */ \ + /*{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 | BIT1, 0}, // 0x02[1:0] = 0 reset BB */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ + +#define RTL8812_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xcc},\ + {0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xEC},\ + {0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x07},/* gpio11 input mode, gpio10~8 output mode */ \ + {0x0045, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio 0~7 output same value as input ?? */ \ + {0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xff},/* gpio0~7 output mode */ \ + {0x0047, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/* 0x47[7:0] = 00 gpio mode */ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/* suspend option all off */ \ + {0x0014, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, BIT7},/*0x14[7] = 1 turn on ZCD */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, BIT0},/* 0x15[0] =1 trun on ZCD */ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, BIT4},/*0x23[4] = 1 hpon LDO sleep mode */ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x02, 0},/*0x8[1] = 0 ANA clk = 500k */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3}, /*0x04[11] = 2b'11 enable WL suspend for PCIe*/ + +#define RTL8812_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0}, /*0x04[11] = 2b'01enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, 0},/*0x23[4] = 0 hpon LDO sleep mode leave */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, 0},/* 0x15[0] =0 trun off ZCD */ \ + {0x0014, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, 0},/*0x14[7] = 0 turn off ZCD */ \ + {0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio0~7 input mode */ \ + {0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio11 input mode, gpio10~8 input mode */ + +#define RTL8812_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + /**{0x0194, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, //0x194[0]=0 , disable 32K clock*/ \ + /**{0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x94}, //0x93 = 0x94 , 90[30] =0 enable 500k ANA clock .switch clock from 12M to 500K , 90 [26] =0 disable EEprom loader clock*/ \ + {0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0}, /*0x03[2] = 0, reset 8051*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x05}, /*0x80 = 05h if reload fw, fill the default value of host_CPU handshake field*/ \ + {0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xcc},\ + {0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xEC},\ + {0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x07},/* gpio11 input mode, gpio10~8 output mode */ \ + {0x0045, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio 0~7 output same value as input ?? */ \ + {0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xff},/* gpio0~7 output mode */ \ + {0x0047, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/* 0x47[7:0] = 00 gpio mode */ \ + {0x0014, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, BIT7},/*0x14[7] = 1 turn on ZCD */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, BIT0},/* 0x15[0] =1 trun on ZCD */ \ + {0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, 0},/*0x12[0] = 0 force PFM mode */ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, BIT4},/*0x23[4] = 1 hpon LDO sleep mode */ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x02, 0},/*0x8[1] = 0 ANA clk = 500k */ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disable BG/MB*/ \ + {0x001f, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /*0x01f[1]=0 , disable RFC_0 control REG_RF_CTRL_8812 */ \ + {0x0076, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /*0x076[1]=0 , disable RFC_1 control REG_OPT_CTRL_8812 +2 */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3}, /*0x04[11] = 2b'01 enable WL suspend*/ + +#define RTL8812_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*0x12[0] = 1 force PWM mode */ \ + {0x0014, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, 0},/*0x14[7] = 0 turn off ZCD */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x01, 0},/* 0x15[0] =0 trun off ZCD */ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, 0},/*0x23[4] = 0 hpon LDO leave sleep mode */ \ + {0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio0~7 input mode */ \ + {0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio11 input mode, gpio10~8 input mode */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0}, /*0x04[10] = 0, enable SW LPS PCIE only*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0}, /*0x04[11] = 2b'01enable WL suspend*/ \ + {0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2}, /*0x03[2] = 1, enable 8051*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*PCIe DMA start*/ \ + {0x0024, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT1, BIT1}, /* 0x24[1] Choose the type of buffer after xosc: schmitt trigger*/ \ + {0x0028, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,PWR_BASEADDR_MAC,PWR_CMD_WRITE, BIT3, BIT3}, /* 0x28[33] Choose the type of buffer after xosc: schmitt trigger*/ + + +#define RTL8812_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8812_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8812_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x7F},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0c00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04}, /* 0xc00[7:0] = 4 turn off 3-wire */ \ + {0x0e00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04}, /* 0xe00[7:0] = 4 turn off 3-wire */ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated, and RF closed*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ + + +#define RTL8812_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/ \ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/ \ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/ \ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/ \ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 | BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8812_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + +extern WLAN_PWR_CFG rtl8812_power_on_flow[RTL8812_TRANS_CARDEMU_TO_ACT_STEPS + RTL8812_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8812_radio_off_flow[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS + RTL8812_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8812_card_disable_flow[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS + RTL8812_TRANS_CARDEMU_TO_PDN_STEPS + RTL8812_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8812_card_enable_flow[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS + RTL8812_TRANS_CARDEMU_TO_PDN_STEPS + RTL8812_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8812_suspend_flow[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS + RTL8812_TRANS_CARDEMU_TO_SUS_STEPS + RTL8812_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8812_resume_flow[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS + RTL8812_TRANS_CARDEMU_TO_SUS_STEPS + RTL8812_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8812_hwpdn_flow[RTL8812_TRANS_ACT_TO_CARDEMU_STEPS + RTL8812_TRANS_CARDEMU_TO_PDN_STEPS + RTL8812_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8812_enter_lps_flow[RTL8812_TRANS_ACT_TO_LPS_STEPS + RTL8812_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8812_leave_lps_flow[RTL8812_TRANS_LPS_TO_ACT_STEPS + RTL8812_TRANS_END_STEPS]; + +#endif /* __HAL8812PWRSEQ_H__ */ diff --git a/include/Hal8814PhyCfg.h b/include/Hal8814PhyCfg.h new file mode 100644 index 0000000..0fdc340 --- /dev/null +++ b/include/Hal8814PhyCfg.h @@ -0,0 +1,236 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8814PHYCFG_H__ +#define __INC_HAL8814PHYCFG_H__ + + +/*--------------------------Define Parameters-------------------------------*/ +#define LOOP_LIMIT 5 +#define MAX_STALL_TIME 50 /* us */ +#define AntennaDiversityValue 0x80 /* (Adapter->bSoftwareAntennaDiversity ? 0x00 : 0x80) */ +#define MAX_TXPWR_IDX_NMODE_92S 63 +#define Reset_Cnt_Limit 3 + + +#ifdef CONFIG_PCI_HCI + #define MAX_AGGR_NUM 0x0B +#else + #define MAX_AGGR_NUM 0x07 +#endif /* CONFIG_PCI_HCI */ + + +/*--------------------------Define Parameters-------------------------------*/ + +/*------------------------------Define structure----------------------------*/ + + +/* BB/RF related */ + +#define SIC_ENABLE 0 + +/*------------------------------Define structure----------------------------*/ + + +/*------------------------Export global variable----------------------------*/ +/*------------------------Export global variable----------------------------*/ + + +/*------------------------Export Marco Definition---------------------------*/ +/*------------------------Export Marco Definition---------------------------*/ + + +/*--------------------------Exported Function prototype---------------------*/ +/* 1. BB register R/W API */ + +extern u32 +PHY_QueryBBReg8814A(PADAPTER Adapter, + u32 RegAddr, + u32 BitMask); + + +void +PHY_SetBBReg8814A(PADAPTER Adapter, + u32 RegAddr, + u32 BitMask, + u32 Data); + + +extern u32 +PHY_QueryRFReg8814A(PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask); + + +void +PHY_SetRFReg8814A(PADAPTER Adapter, + enum rf_path eRFPath, + u32 RegAddr, + u32 BitMask, + u32 Data); + +/* 1 3. Initial BB/RF config by reading MAC/BB/RF txt. */ +s32 +phy_BB8814A_Config_ParaFile( + PADAPTER Adapter +); + +void +PHY_ConfigBB_8814A( + PADAPTER Adapter +); + + +void +phy_ADC_CLK_8814A( + PADAPTER Adapter +); + +s32 +PHY_RFConfig8814A( + PADAPTER Adapter +); + +/* + * RF Power setting + * + * BOOLEAN PHY_SetRFPowerState8814A(PADAPTER Adapter, rt_rf_power_state eRFPowerState); */ + +/* 1 5. Tx Power setting API */ + +void +PHY_SetTxPowerLevel8814( + PADAPTER Adapter, + u8 Channel +); + +u8 +phy_get_tx_power_index_8814a( + PADAPTER Adapter, + enum rf_path RFPath, + u8 Rate, + enum channel_width BandWidth, + u8 Channel +); + +void +PHY_SetTxPowerIndex_8814A( + PADAPTER Adapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +u32 +PHY_GetTxBBSwing_8814A( + PADAPTER Adapter, + BAND_TYPE Band, + enum rf_path RFPath +); + + + +/* 1 6. Channel setting API */ +#if 0 +void +PHY_SwChnlTimerCallback8814A( + struct timer_list *p_timer +); +#endif +void +PHY_SwChnlWorkItemCallback8814A( + void *pContext +); + + +void +HAL_HandleSwChnl8814A( + PADAPTER pAdapter, + u8 channel +); + +void +PHY_SwChnlSynchronously8814A(PADAPTER pAdapter, + u8 channel); + +void +PHY_HandleSwChnlAndSetBW8814A( + PADAPTER Adapter, + BOOLEAN bSwitchChannel, + BOOLEAN bSetBandWidth, + u8 ChannelNum, + enum channel_width ChnlWidth, + u8 ChnlOffsetOf40MHz, + u8 ChnlOffsetOf80MHz, + u8 CenterFrequencyIndex1 +); + + +BOOLEAN +PHY_QueryRFPathSwitch_8814A(PADAPTER pAdapter); + + + +#if (USE_WORKITEM) +void +RtCheckForHangWorkItemCallback8814A( + void *pContext +); +#endif + +BOOLEAN +SetAntennaConfig8814A( + PADAPTER Adapter, + u8 DefaultAnt +); + +void +PHY_SetRFEReg8814A( + PADAPTER Adapter, + BOOLEAN bInit, + u8 Band +); + + +s32 +PHY_SwitchWirelessBand8814A( + PADAPTER Adapter, + u8 Band +); + +void +PHY_SetIO_8814A( + PADAPTER pAdapter +); + +void +PHY_SetSwChnlBWMode8814( + PADAPTER Adapter, + u8 channel, + enum channel_width Bandwidth, + u8 Offset40, + u8 Offset80 +); + +s32 PHY_MACConfig8814(PADAPTER Adapter); +int PHY_BBConfig8814(PADAPTER Adapter); +void PHY_Set_SecCCATH_by_RXANT_8814A(PADAPTER pAdapter, u32 ulAntennaRx); + + + +/*--------------------------Exported Function prototype---------------------*/ + +/*--------------------------Exported Function prototype---------------------*/ +#endif /* __INC_HAL8192CPHYCFG_H */ diff --git a/include/Hal8814PhyReg.h b/include/Hal8814PhyReg.h new file mode 100644 index 0000000..21851a8 --- /dev/null +++ b/include/Hal8814PhyReg.h @@ -0,0 +1,863 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_HAL8814PHYREG_H__ +#define __INC_HAL8814PHYREG_H__ +/*--------------------------Define Parameters-------------------------------*/ +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other defintion for BB/RF R/W + * */ + + +/* BB Register Definition */ + +#define rCCAonSec_Jaguar 0x838 +#define rPwed_TH_Jaguar 0x830 +#define rL1_Weight_Jaguar 0x840 +#define r_L1_SBD_start_time 0x844 + +/* BW and sideband setting */ +#define rBWIndication_Jaguar 0x834 +#define rL1PeakTH_Jaguar 0x848 +#define rRFMOD_Jaguar 0x8ac /* RF mode */ +#define rADC_Buf_Clk_Jaguar 0x8c4 +#define rADC_Buf_40_Clk_Jaguar2 0x8c8 +#define rRFECTRL_Jaguar 0x900 +#define bRFMOD_Jaguar 0xc3 +#define rCCK_System_Jaguar 0xa00 /* for cck sideband */ +#define bCCK_System_Jaguar 0x10 + +/* Block & Path enable */ +#define rOFDMCCKEN_Jaguar 0x808 /* OFDM/CCK block enable */ +#define bOFDMEN_Jaguar 0x20000000 +#define bCCKEN_Jaguar 0x10000000 +#define rRxPath_Jaguar 0x808 /* Rx antenna */ +#define bRxPath_Jaguar 0xff +#define rTxPath_Jaguar 0x80c /* Tx antenna */ +#define bTxPath_Jaguar 0x0fffffff +#define rCCK_RX_Jaguar 0xa04 /* for cck rx path selection */ +#define bCCK_RX_Jaguar 0x0c000000 +#define rVhtlen_Use_Lsig_Jaguar 0x8c3 /* Use LSIG for VHT length */ + +#define rRxPath_Jaguar2 0xa04 /* Rx antenna */ +#define rTxAnt_1Nsts_Jaguar2 0x93c /* Tx antenna for 1Nsts */ +#define rTxAnt_23Nsts_Jaguar2 0x940 /* Tx antenna for 2Nsts and 3Nsts */ + + +/* RF read/write-related */ +#define rHSSIRead_Jaguar 0x8b0 /* RF read addr */ +#define bHSSIRead_addr_Jaguar 0xff +#define bHSSIRead_trigger_Jaguar 0x100 +#define rA_PIRead_Jaguar 0xd04 /* RF readback with PI */ +#define rB_PIRead_Jaguar 0xd44 /* RF readback with PI */ +#define rA_SIRead_Jaguar 0xd08 /* RF readback with SI */ +#define rB_SIRead_Jaguar 0xd48 /* RF readback with SI */ +#define rRead_data_Jaguar 0xfffff +#define rA_LSSIWrite_Jaguar 0xc90 /* RF write addr */ +#define rB_LSSIWrite_Jaguar 0xe90 /* RF write addr */ +#define bLSSIWrite_data_Jaguar 0x000fffff +#define bLSSIWrite_addr_Jaguar 0x0ff00000 + +#define rC_PIRead_Jaguar2 0xd84 /* RF readback with PI */ +#define rD_PIRead_Jaguar2 0xdC4 /* RF readback with PI */ +#define rC_SIRead_Jaguar2 0xd88 /* RF readback with SI */ +#define rD_SIRead_Jaguar2 0xdC8 /* RF readback with SI */ +#define rC_LSSIWrite_Jaguar2 0x1890 /* RF write addr */ +#define rD_LSSIWrite_Jaguar2 0x1A90 /* RF write addr */ + + +/* YN: mask the following register definition temporarily */ +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +/* #define rFPGA0_XAB_RFParameter 0x878 */ /* RF Parameter + * #define rFPGA0_XCD_RFParameter 0x87c */ + +/* #define rFPGA0_AnalogParameter1 0x880 */ /* Crystal cap setting RF-R/W protection for parameter4?? + * #define rFPGA0_AnalogParameter2 0x884 + * #define rFPGA0_AnalogParameter3 0x888 + * #define rFPGA0_AdDaClockEn 0x888 */ /* enable ad/da clock1 for dual-phy + * #define rFPGA0_AnalogParameter4 0x88c */ + + +/* CCK TX scaling */ +#define rCCK_TxFilter1_Jaguar 0xa20 +#define bCCK_TxFilter1_C0_Jaguar 0x00ff0000 +#define bCCK_TxFilter1_C1_Jaguar 0xff000000 +#define rCCK_TxFilter2_Jaguar 0xa24 +#define bCCK_TxFilter2_C2_Jaguar 0x000000ff +#define bCCK_TxFilter2_C3_Jaguar 0x0000ff00 +#define bCCK_TxFilter2_C4_Jaguar 0x00ff0000 +#define bCCK_TxFilter2_C5_Jaguar 0xff000000 +#define rCCK_TxFilter3_Jaguar 0xa28 +#define bCCK_TxFilter3_C6_Jaguar 0x000000ff +#define bCCK_TxFilter3_C7_Jaguar 0x0000ff00 +/* NBI & CSI Mask setting */ +#define rCSI_Mask_Setting1_Jaguar 0x874 +#define rCSI_Fix_Mask0_Jaguar 0x880 +#define rCSI_Fix_Mask1_Jaguar 0x884 +#define rCSI_Fix_Mask2_Jaguar 0x888 +#define rCSI_Fix_Mask3_Jaguar 0x88c +#define rCSI_Fix_Mask4_Jaguar 0x890 +#define rCSI_Fix_Mask5_Jaguar 0x894 +#define rCSI_Fix_Mask6_Jaguar 0x898 +#define rCSI_Fix_Mask7_Jaguar 0x89c +#define rNBI_Setting_Jaguar 0x87c + + +/* YN: mask the following register definition temporarily + * #define rPdp_AntA 0xb00 + * #define rPdp_AntA_4 0xb04 + * #define rConfig_Pmpd_AntA 0xb28 + * #define rConfig_AntA 0xb68 + * #define rConfig_AntB 0xb6c + * #define rPdp_AntB 0xb70 + * #define rPdp_AntB_4 0xb74 + * #define rConfig_Pmpd_AntB 0xb98 + * #define rAPK 0xbd8 */ + +/* RXIQC */ +#define rA_RxIQC_AB_Jaguar 0xc10 /* RxIQ imblance matrix coeff. A & B */ +#define rA_RxIQC_CD_Jaguar 0xc14 /* RxIQ imblance matrix coeff. C & D */ +#define rA_TxScale_Jaguar 0xc1c /* Pah_A TX scaling factor */ +#define rB_TxScale_Jaguar 0xe1c /* Path_B TX scaling factor */ +#define rB_RxIQC_AB_Jaguar 0xe10 /* RxIQ imblance matrix coeff. A & B */ +#define rB_RxIQC_CD_Jaguar 0xe14 /* RxIQ imblance matrix coeff. C & D */ +#define b_RxIQC_AC_Jaguar 0x02ff /* bit mask for IQC matrix element A & C */ +#define b_RxIQC_BD_Jaguar 0x02ff0000 /* bit mask for IQC matrix element A & C */ + +#define rC_TxScale_Jaguar2 0x181c /* Pah_C TX scaling factor */ +#define rD_TxScale_Jaguar2 0x1A1c /* Path_D TX scaling factor */ +#define rRF_TxGainOffset 0x55 + +/* DIG-related */ +#define rA_IGI_Jaguar 0xc50 /* Initial Gain for path-A */ +#define rB_IGI_Jaguar 0xe50 /* Initial Gain for path-B */ +#define rC_IGI_Jaguar2 0x1850 /* Initial Gain for path-C */ +#define rD_IGI_Jaguar2 0x1A50 /* Initial Gain for path-D */ + +#define rOFDM_FalseAlarm1_Jaguar 0xf48 /* counter for break */ +#define rOFDM_FalseAlarm2_Jaguar 0xf4c /* counter for spoofing */ +#define rCCK_FalseAlarm_Jaguar 0xa5c /* counter for cck false alarm */ +#define b_FalseAlarm_Jaguar 0xffff +#define rCCK_CCA_Jaguar 0xa08 /* cca threshold */ +#define bCCK_CCA_Jaguar 0x00ff0000 + +/* Tx Power Ttraining-related */ +#define rA_TxPwrTraing_Jaguar 0xc54 +#define rB_TxPwrTraing_Jaguar 0xe54 + +/* Report-related */ +#define rOFDM_ShortCFOAB_Jaguar 0xf60 +#define rOFDM_LongCFOAB_Jaguar 0xf64 +#define rOFDM_EndCFOAB_Jaguar 0xf70 +#define rOFDM_AGCReport_Jaguar 0xf84 +#define rOFDM_RxSNR_Jaguar 0xf88 +#define rOFDM_RxEVMCSI_Jaguar 0xf8c +#define rOFDM_SIGReport_Jaguar 0xf90 + +/* Misc functions */ +#define rEDCCA_Jaguar 0x8a4 /* EDCCA */ +#define bEDCCA_Jaguar 0xffff +#define rAGC_table_Jaguar 0x82c /* AGC tabel select */ +#define bAGC_table_Jaguar 0x3 +#define b_sel5g_Jaguar 0x1000 /* sel5g */ +#define b_LNA_sw_Jaguar 0x8000 /* HW/WS control for LNA */ +#define rFc_area_Jaguar 0x860 /* fc_area */ +#define bFc_area_Jaguar 0x1ffe000 +#define rSingleTone_ContTx_Jaguar 0x914 + +#define rAGC_table_Jaguar2 0x958 /* AGC tabel select */ +#define rDMA_trigger_Jaguar2 0x95C /* ADC sample mode */ + + +/* RFE */ +#define rA_RFE_Pinmux_Jaguar 0xcb0 /* Path_A RFE cotrol pinmux */ +#define rB_RFE_Pinmux_Jaguar 0xeb0 /* Path_B RFE control pinmux */ +#define rA_RFE_Inv_Jaguar 0xcb4 /* Path_A RFE cotrol */ +#define rB_RFE_Inv_Jaguar 0xeb4 /* Path_B RFE control */ +#define rA_RFE_Jaguar 0xcb8 /* Path_A RFE cotrol */ +#define rB_RFE_Jaguar 0xeb8 /* Path_B RFE control */ +#define rA_RFE_Inverse_Jaguar 0xCBC /* Path_A RFE control inverse */ +#define rB_RFE_Inverse_Jaguar 0xEBC /* Path_B RFE control inverse */ +#define r_ANTSEL_SW_Jaguar 0x900 /* ANTSEL SW Control */ +#define bMask_RFEInv_Jaguar 0x3ff00000 +#define bMask_AntselPathFollow_Jaguar 0x00030000 + +#define rC_RFE_Pinmux_Jaguar 0x18B4 /* Path_C RFE cotrol pinmux */ +#define rD_RFE_Pinmux_Jaguar 0x1AB4 /* Path_D RFE cotrol pinmux */ +#define rA_RFE_Sel_Jaguar2 0x1990 + + + +/* TX AGC */ +#define rTxAGC_A_CCK11_CCK1_JAguar 0xc20 +#define rTxAGC_A_Ofdm18_Ofdm6_JAguar 0xc24 +#define rTxAGC_A_Ofdm54_Ofdm24_JAguar 0xc28 +#define rTxAGC_A_MCS3_MCS0_JAguar 0xc2c +#define rTxAGC_A_MCS7_MCS4_JAguar 0xc30 +#define rTxAGC_A_MCS11_MCS8_JAguar 0xc34 +#define rTxAGC_A_MCS15_MCS12_JAguar 0xc38 +#define rTxAGC_A_Nss1Index3_Nss1Index0_JAguar 0xc3c +#define rTxAGC_A_Nss1Index7_Nss1Index4_JAguar 0xc40 +#define rTxAGC_A_Nss2Index1_Nss1Index8_JAguar 0xc44 +#define rTxAGC_A_Nss2Index5_Nss2Index2_JAguar 0xc48 +#define rTxAGC_A_Nss2Index9_Nss2Index6_JAguar 0xc4c +#define rTxAGC_B_CCK11_CCK1_JAguar 0xe20 +#define rTxAGC_B_Ofdm18_Ofdm6_JAguar 0xe24 +#define rTxAGC_B_Ofdm54_Ofdm24_JAguar 0xe28 +#define rTxAGC_B_MCS3_MCS0_JAguar 0xe2c +#define rTxAGC_B_MCS7_MCS4_JAguar 0xe30 +#define rTxAGC_B_MCS11_MCS8_JAguar 0xe34 +#define rTxAGC_B_MCS15_MCS12_JAguar 0xe38 +#define rTxAGC_B_Nss1Index3_Nss1Index0_JAguar 0xe3c +#define rTxAGC_B_Nss1Index7_Nss1Index4_JAguar 0xe40 +#define rTxAGC_B_Nss2Index1_Nss1Index8_JAguar 0xe44 +#define rTxAGC_B_Nss2Index5_Nss2Index2_JAguar 0xe48 +#define rTxAGC_B_Nss2Index9_Nss2Index6_JAguar 0xe4c +#define bTxAGC_byte0_Jaguar 0xff +#define bTxAGC_byte1_Jaguar 0xff00 +#define bTxAGC_byte2_Jaguar 0xff0000 +#define bTxAGC_byte3_Jaguar 0xff000000 + + +/* TX AGC */ +#define rTxAGC_A_CCK11_CCK1_Jaguar2 0xc20 +#define rTxAGC_A_Ofdm18_Ofdm6_Jaguar2 0xc24 +#define rTxAGC_A_Ofdm54_Ofdm24_Jaguar2 0xc28 +#define rTxAGC_A_MCS3_MCS0_Jaguar2 0xc2c +#define rTxAGC_A_MCS7_MCS4_Jaguar2 0xc30 +#define rTxAGC_A_MCS11_MCS8_Jaguar2 0xc34 +#define rTxAGC_A_MCS15_MCS12_Jaguar2 0xc38 +#define rTxAGC_A_MCS19_MCS16_Jaguar2 0xcd8 +#define rTxAGC_A_MCS23_MCS20_Jaguar2 0xcdc +#define rTxAGC_A_Nss1Index3_Nss1Index0_Jaguar2 0xc3c +#define rTxAGC_A_Nss1Index7_Nss1Index4_Jaguar2 0xc40 +#define rTxAGC_A_Nss2Index1_Nss1Index8_Jaguar2 0xc44 +#define rTxAGC_A_Nss2Index5_Nss2Index2_Jaguar2 0xc48 +#define rTxAGC_A_Nss2Index9_Nss2Index6_Jaguar2 0xc4c +#define rTxAGC_A_Nss3Index3_Nss3Index0_Jaguar2 0xce0 +#define rTxAGC_A_Nss3Index7_Nss3Index4_Jaguar2 0xce4 +#define rTxAGC_A_Nss3Index9_Nss3Index8_Jaguar2 0xce8 +#define rTxAGC_B_CCK11_CCK1_Jaguar2 0xe20 +#define rTxAGC_B_Ofdm18_Ofdm6_Jaguar2 0xe24 +#define rTxAGC_B_Ofdm54_Ofdm24_Jaguar2 0xe28 +#define rTxAGC_B_MCS3_MCS0_Jaguar2 0xe2c +#define rTxAGC_B_MCS7_MCS4_Jaguar2 0xe30 +#define rTxAGC_B_MCS11_MCS8_Jaguar2 0xe34 +#define rTxAGC_B_MCS15_MCS12_Jaguar2 0xe38 +#define rTxAGC_B_MCS19_MCS16_Jaguar2 0xed8 +#define rTxAGC_B_MCS23_MCS20_Jaguar2 0xedc +#define rTxAGC_B_Nss1Index3_Nss1Index0_Jaguar2 0xe3c +#define rTxAGC_B_Nss1Index7_Nss1Index4_Jaguar2 0xe40 +#define rTxAGC_B_Nss2Index1_Nss1Index8_Jaguar2 0xe44 +#define rTxAGC_B_Nss2Index5_Nss2Index2_Jaguar2 0xe48 +#define rTxAGC_B_Nss2Index9_Nss2Index6_Jaguar2 0xe4c +#define rTxAGC_B_Nss3Index3_Nss3Index0_Jaguar2 0xee0 +#define rTxAGC_B_Nss3Index7_Nss3Index4_Jaguar2 0xee4 +#define rTxAGC_B_Nss3Index9_Nss3Index8_Jaguar2 0xee8 +#define rTxAGC_C_CCK11_CCK1_Jaguar2 0x1820 +#define rTxAGC_C_Ofdm18_Ofdm6_Jaguar2 0x1824 +#define rTxAGC_C_Ofdm54_Ofdm24_Jaguar2 0x1828 +#define rTxAGC_C_MCS3_MCS0_Jaguar2 0x182c +#define rTxAGC_C_MCS7_MCS4_Jaguar2 0x1830 +#define rTxAGC_C_MCS11_MCS8_Jaguar2 0x1834 +#define rTxAGC_C_MCS15_MCS12_Jaguar2 0x1838 +#define rTxAGC_C_MCS19_MCS16_Jaguar2 0x18d8 +#define rTxAGC_C_MCS23_MCS20_Jaguar2 0x18dc +#define rTxAGC_C_Nss1Index3_Nss1Index0_Jaguar2 0x183c +#define rTxAGC_C_Nss1Index7_Nss1Index4_Jaguar2 0x1840 +#define rTxAGC_C_Nss2Index1_Nss1Index8_Jaguar2 0x1844 +#define rTxAGC_C_Nss2Index5_Nss2Index2_Jaguar2 0x1848 +#define rTxAGC_C_Nss2Index9_Nss2Index6_Jaguar2 0x184c +#define rTxAGC_C_Nss3Index3_Nss3Index0_Jaguar2 0x18e0 +#define rTxAGC_C_Nss3Index7_Nss3Index4_Jaguar2 0x18e4 +#define rTxAGC_C_Nss3Index9_Nss3Index8_Jaguar2 0x18e8 +#define rTxAGC_D_CCK11_CCK1_Jaguar2 0x1a20 +#define rTxAGC_D_Ofdm18_Ofdm6_Jaguar2 0x1a24 +#define rTxAGC_D_Ofdm54_Ofdm24_Jaguar2 0x1a28 +#define rTxAGC_D_MCS3_MCS0_Jaguar2 0x1a2c +#define rTxAGC_D_MCS7_MCS4_Jaguar2 0x1a30 +#define rTxAGC_D_MCS11_MCS8_Jaguar2 0x1a34 +#define rTxAGC_D_MCS15_MCS12_Jaguar2 0x1a38 +#define rTxAGC_D_MCS19_MCS16_Jaguar2 0x1ad8 +#define rTxAGC_D_MCS23_MCS20_Jaguar2 0x1adc +#define rTxAGC_D_Nss1Index3_Nss1Index0_Jaguar2 0x1a3c +#define rTxAGC_D_Nss1Index7_Nss1Index4_Jaguar2 0x1a40 +#define rTxAGC_D_Nss2Index1_Nss1Index8_Jaguar2 0x1a44 +#define rTxAGC_D_Nss2Index5_Nss2Index2_Jaguar2 0x1a48 +#define rTxAGC_D_Nss2Index9_Nss2Index6_Jaguar2 0x1a4c +#define rTxAGC_D_Nss3Index3_Nss3Index0_Jaguar2 0x1ae0 +#define rTxAGC_D_Nss3Index7_Nss3Index4_Jaguar2 0x1ae4 +#define rTxAGC_D_Nss3Index9_Nss3Index8_Jaguar2 0x1ae8 +/* IQK YN: temporaily mask this part + * #define rFPGA0_IQK 0xe28 + * #define rTx_IQK_Tone_A 0xe30 + * #define rRx_IQK_Tone_A 0xe34 + * #define rTx_IQK_PI_A 0xe38 + * #define rRx_IQK_PI_A 0xe3c */ + +/* #define rTx_IQK 0xe40 */ +/* #define rRx_IQK 0xe44 */ +/* #define rIQK_AGC_Pts 0xe48 */ +/* #define rIQK_AGC_Rsp 0xe4c */ +/* #define rTx_IQK_Tone_B 0xe50 */ +/* #define rRx_IQK_Tone_B 0xe54 */ +/* #define rTx_IQK_PI_B 0xe58 */ +/* #define rRx_IQK_PI_B 0xe5c */ +/* #define rIQK_AGC_Cont 0xe60 */ + + +/* AFE-related */ +#define rA_AFEPwr1_Jaguar 0xc60 /* dynamic AFE power control */ +#define rA_AFEPwr2_Jaguar 0xc64 /* dynamic AFE power control */ +#define rA_Rx_WaitCCA_Tx_CCKRFON_Jaguar 0xc68 +#define rA_Tx_CCKBBON_OFDMRFON_Jaguar 0xc6c +#define rA_Tx_OFDMBBON_Tx2Rx_Jaguar 0xc70 +#define rA_Tx2Tx_RXCCK_Jaguar 0xc74 +#define rA_Rx_OFDM_WaitRIFS_Jaguar 0xc78 +#define rA_Rx2Rx_BT_Jaguar 0xc7c +#define rA_sleep_nav_Jaguar 0xc80 +#define rA_pmpd_Jaguar 0xc84 +#define rB_AFEPwr1_Jaguar 0xe60 /* dynamic AFE power control */ +#define rB_AFEPwr2_Jaguar 0xe64 /* dynamic AFE power control */ +#define rB_Rx_WaitCCA_Tx_CCKRFON_Jaguar 0xe68 +#define rB_Tx_CCKBBON_OFDMRFON_Jaguar 0xe6c +#define rB_Tx_OFDMBBON_Tx2Rx_Jaguar 0xe70 +#define rB_Tx2Tx_RXCCK_Jaguar 0xe74 +#define rB_Rx_OFDM_WaitRIFS_Jaguar 0xe78 +#define rB_Rx2Rx_BT_Jaguar 0xe7c +#define rB_sleep_nav_Jaguar 0xe80 +#define rB_pmpd_Jaguar 0xe84 + + +/* YN: mask these registers temporaily + * #define rTx_Power_Before_IQK_A 0xe94 + * #define rTx_Power_After_IQK_A 0xe9c */ + +/* #define rRx_Power_Before_IQK_A 0xea0 */ +/* #define rRx_Power_Before_IQK_A_2 0xea4 */ +/* #define rRx_Power_After_IQK_A 0xea8 */ +/* #define rRx_Power_After_IQK_A_2 0xeac */ + +/* #define rTx_Power_Before_IQK_B 0xeb4 */ +/* #define rTx_Power_After_IQK_B 0xebc */ + +/* #define rRx_Power_Before_IQK_B 0xec0 */ +/* #define rRx_Power_Before_IQK_B_2 0xec4 */ +/* #define rRx_Power_After_IQK_B 0xec8 */ +/* #define rRx_Power_After_IQK_B_2 0xecc */ + + +/* RSSI Dump */ +#define rA_RSSIDump_Jaguar 0xBF0 +#define rB_RSSIDump_Jaguar 0xBF1 +#define rS1_RXevmDump_Jaguar 0xBF4 +#define rS2_RXevmDump_Jaguar 0xBF5 +#define rA_RXsnrDump_Jaguar 0xBF6 +#define rB_RXsnrDump_Jaguar 0xBF7 +#define rA_CfoShortDump_Jaguar 0xBF8 +#define rB_CfoShortDump_Jaguar 0xBFA +#define rA_CfoLongDump_Jaguar 0xBEC +#define rB_CfoLongDump_Jaguar 0xBEE + + +/* RF Register + * */ +#define RF_AC_Jaguar 0x00 /* */ +#define RF_RF_Top_Jaguar 0x07 /* */ +#define RF_TXLOK_Jaguar 0x08 /* */ +#define RF_TXAPK_Jaguar 0x0B +#define RF_CHNLBW_Jaguar 0x18 /* RF channel and BW switch */ +#define RF_RCK1_Jaguar 0x1c /* */ +#define RF_RCK2_Jaguar 0x1d +#define RF_RCK3_Jaguar 0x1e +#define RF_ModeTableAddr 0x30 +#define RF_ModeTableData0 0x31 +#define RF_ModeTableData1 0x32 +#define RF_TxLCTank_Jaguar 0x54 +#define RF_APK_Jaguar 0x63 +#define RF_LCK 0xB4 +#define RF_WeLut_Jaguar 0xEF + +#define bRF_CHNLBW_MOD_AG_Jaguar 0x70300 +#define bRF_CHNLBW_BW 0xc00 + + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ +#define RF_IPA_A 0x0C /* */ +#define RF_TXBIAS_A 0x0D +#define RF_BS_PA_APSET_G9_G11 0x0E +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_RCK_OS 0x30 /* RF TX PA control */ +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ +#define RF_0x52 0x52 +#define RF_WE_LUT 0xEF + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC */ /* RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c + +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 +#define rFPGA0_AdDaClockEn 0x888 /* enable ad/da clock1 for dual-phy */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_XCD_RFPara 0x8b4 +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define TransceiverA_HSPI_Readback 0x8b8 /* Transceiver A HSPI Readback */ +#define TransceiverB_HSPI_Readback 0x8bc /* Transceiver B HSPI Readback */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now */ /* RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ /* RF BW Setting?? */ +#define REG_BB_TX_PATH_SEL_1_8814A 0x93c +#define REG_BB_TX_PATH_SEL_2_8814A 0x940 +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now */ /* Status report?? */ +/*Page 19 for TxBF*/ +#define REG_BB_TXBF_ANT_SET_BF1_8814A 0x19ac +#define REG_BB_TXBF_ANT_SET_BF0_8814A 0x19b4 +/* + * PageA(0xA00) + * */ +#define rCCK0_System 0xa00 +#define rCCK0_AFESetting 0xa04 /* Disable init gain now */ /* Select RX path by RSSI */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ + +/* + * PageB(0xB00) + * */ +#define rPdp_AntA 0xb00 +#define rPdp_AntA_4 0xb04 +#define rConfig_Pmpd_AntA 0xb28 +#define rConfig_AntA 0xb68 +#define rConfig_AntB 0xb6c +#define rPdp_AntB 0xb70 +#define rPdp_AntB_4 0xb74 +#define rConfig_Pmpd_AntB 0xb98 +#define rAPK 0xbd8 + +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imblance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD */ /* DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c + +#define rOFDM0_RxIQExtAnta 0xca0 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_A_Rate18_06 0xe00 +#define rTxAGC_A_Rate54_24 0xe04 +#define rTxAGC_A_CCK1_Mcs32 0xe08 +#define rTxAGC_A_Mcs03_Mcs00 0xe10 +#define rTxAGC_A_Mcs07_Mcs04 0xe14 +#define rTxAGC_A_Mcs11_Mcs08 0xe18 +#define rTxAGC_A_Mcs15_Mcs12 0xe1c + +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rTxAGC_B_Mcs03_Mcs00 0x83c +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84c +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86c + +#define rFPGA0_IQK 0xe28 +#define rTx_IQK_Tone_A 0xe30 +#define rRx_IQK_Tone_A 0xe34 +#define rTx_IQK_PI_A 0xe38 +#define rRx_IQK_PI_A 0xe3c + +#define rTx_IQK 0xe40 +#define rRx_IQK 0xe44 +#define rIQK_AGC_Pts 0xe48 +#define rIQK_AGC_Rsp 0xe4c +#define rTx_IQK_Tone_B 0xe50 +#define rRx_IQK_Tone_B 0xe54 +#define rTx_IQK_PI_B 0xe58 +#define rRx_IQK_PI_B 0xe5c +#define rIQK_AGC_Cont 0xe60 + +#define rBlue_Tooth 0xe6c +#define rRx_Wait_CCA 0xe70 +#define rTx_CCK_RFON 0xe74 +#define rTx_CCK_BBON 0xe78 +#define rTx_OFDM_RFON 0xe7c +#define rTx_OFDM_BBON 0xe80 +#define rTx_To_Rx 0xe84 +#define rTx_To_Tx 0xe88 +#define rRx_CCK 0xe8c + +#define rTx_Power_Before_IQK_A 0xe94 +#define rTx_Power_After_IQK_A 0xe9c + +#define rRx_Power_Before_IQK_A 0xea0 +#define rRx_Power_Before_IQK_A_2 0xea4 +#define rRx_Power_After_IQK_A 0xea8 +#define rRx_Power_After_IQK_A_2 0xeac + +#define rTx_Power_Before_IQK_B 0xeb4 +#define rTx_Power_After_IQK_B 0xebc + +#define rRx_Power_Before_IQK_B 0xec0 +#define rRx_Power_Before_IQK_B_2 0xec4 +#define rRx_Power_After_IQK_B 0xec8 +#define rRx_Power_After_IQK_B_2 0xecc + +#define rRx_OFDM 0xed0 +#define rRx_Wait_RIFS 0xed4 +#define rRx_TO_Rx 0xed8 +#define rStandby 0xedc +#define rSleep 0xee0 +#define rPMPD_ANAEN 0xeec + + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +#define RF_T_METER_88E 0x42 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 + + +/* + * Other Definition + * */ + +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +/* byte endable for srwrite */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH3Bytes 0xffffff00 +#define bMask12Bits 0xfff +#define bMaskH4Bits 0xf0000000 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f +#define bMask7bits 0x7f +#define bMaskByte2HighNibble 0x00f00000 +#define bMaskByte3LowNibble 0x0f000000 +#define bMaskL3Bytes 0x00ffffff + +/*--------------------------Define Parameters-------------------------------*/ + + +#endif diff --git a/include/Hal8814PwrSeq.h b/include/Hal8814PwrSeq.h new file mode 100644 index 0000000..0138850 --- /dev/null +++ b/include/Hal8814PwrSeq.h @@ -0,0 +1,231 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#ifndef __HAL8814PWRSEQ_H__ +#define __HAL8814PWRSEQ_H__ + +#include "HalPwrSeqCmd.h" + +/* + Check document WB-110628-DZ-RTL8195 (Jaguar) Power Architecture-R04.pdf + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8814A_TRANS_CARDEMU_TO_ACT_STEPS 16 +#define RTL8814A_TRANS_ACT_TO_CARDEMU_STEPS 20 +#define RTL8814A_TRANS_CARDEMU_TO_SUS_STEPS 17 +#define RTL8814A_TRANS_SUS_TO_CARDEMU_STEPS 15 +#define RTL8814A_TRANS_CARDEMU_TO_PDN_STEPS 17 +#define RTL8814A_TRANS_PDN_TO_CARDEMU_STEPS 16 +#define RTL8814A_TRANS_ACT_TO_LPS_STEPS 20 +#define RTL8814A_TRANS_LPS_TO_ACT_STEPS 15 +#define RTL8814A_TRANS_END_STEPS 1 + + +#define RTL8814A_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/* disable SW LPS 0x04[10]=0*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x002B, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /* ??0x28[24]=1, enable pll phase select*/ \ + {0x0015, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT3 | BIT2 | BIT1), (BIT3 | BIT2 | BIT1)},/* 0x14[11:9]=3'b111, OCP current threshold = 1.5A */ \ + {0x002D, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x0E, 0x08},/* 0x2C[11:9]=3'b100, select lpf R3 */ \ + {0x002D, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x70, 0x50},/* 0x2C[14:12]=3'b101, select lpf Rs*/ \ + {0x007B, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/* 0x78[30]=1'b1, SDM order select*/ \ + /*{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0}, */ /* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0},/* disable WL suspend*/ \ + {0x00F0, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* */ \ + {0x0081, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x30, 0x20},/* */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/**/ + +#define RTL8814A_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0c00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04}, /* 0xc00[7:0] = 4 turn off 3-wire */ \ + {0x0e00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04}, /* 0xe00[7:0] = 4 turn off 3-wire */ \ + {0x0002, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /* 0x2[0] = 0 RESET BB, CLOSE RF */ \ + {0x0002, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US}, /*Delay 1us*/ \ + {0x0002, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* Whole BB is reset*/ \ + {0x1002, (u8)(~PWR_CUT_TESTCHIP_MSK), PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /* 0x2[0] = 0 RESET BB, CLOSE RF */ \ + {0x0002, (u8)(~PWR_CUT_TESTCHIP_MSK), PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US}, /*Delay 1us*/ \ + {0x1002, (u8)(~PWR_CUT_TESTCHIP_MSK), PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* Whole BB is reset*/ \ + {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*0x1F[7:0] = 0 turn off RF*/ \ + /*{0x004E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},*/ /*0x4C[23] = 0x4E[7] = 0, switch DPDT_SEL_P output from register 0x65[2] */ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x28}, /* 0x07[7:0] = 0x28 sps pwm mode 0x2a for BT coex*/ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x02, 0}, /*0x8[1] = 0 ANA clk = 500k */ \ + /*{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 | BIT1, 0},*/ /* 0x02[1:0] = 0 reset BB */ \ + {0x0066, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0}, /*0x66[7]=0, disable ckreq for gpio7 output SUS */ \ + {0x0041, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x41[4]=0, disable sic for gpio7 output SUS */ \ + {0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /*0x42[1]=0, disable ckout for gpio7 output SUS */ \ + {0x004e, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x4E[5]=1, disable LED2 for gpio7 output SUS */ \ + {0x0041, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x41[0]=0, disable uart for gpio7 output SUS */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ + +#define RTL8814A_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0061, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x0F, 0x0c},\ + {0x0061, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x0F, 0x0E},\ + {0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x0F, 0x07},/* gpio11 input mode, gpio10~8 output mode */ \ + {0x0045, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio 0~7 output same value as input ?? */ \ + {0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xff},/* gpio0~7 output mode */ \ + {0x0047, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/* 0x47[7:0] = 00 gpio mode */ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/* suspend option all off */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*0x14[13] = 1 turn on ZCD */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/* 0x14[14] =1 trun on ZCD */ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4},/*0x23[4] = 1 hpon LDO sleep mode */ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*0x8[1] = 0 ANA clk = 500k */ \ + {0x0091, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xA0, 0xA0}, /* 0x91[7]=1 0x91[5]=1 , disable sps, ldo sleep mode */ \ + {0x0070, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3}, /* 0x70[3]=1 enable mainbias polling */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3}, /*0x04[11] = 1 enable WL suspend */ + +#define RTL8814A_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0}, /*0x04[11] = 0 enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x10, 0},/*0x23[4] = 0 hpon LDO sleep mode leave */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0},/* 0x14[14] =0 trun off ZCD */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0},/*0x14[13] = 0 turn off ZCD */ \ + {0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio0~7 input mode */ \ + {0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio11 input mode, gpio10~8 input mode */ + +#define RTL8814A_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + /**{0x0194, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, //0x194[0]=0 , disable 32K clock*/ \ + /**{0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x94}, //0x93 = 0x94 , 90[30] =0 enable 500k ANA clock .switch clock from 12M to 500K , 90 [26] =0 disable EEprom loader clock*/ \ + {0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0}, /*0x03[2] = 0, reset 3081*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x01}, /*0x80 = 05h if reload fw, fill the default value of host_CPU handshake field*/ \ + {0x0081, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x30}, /*0x80 = 05h if reload fw, fill the default value of host_CPU handshake field*/ \ + /*{0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xcc},*/ \ + /*{0x0042, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xF0, 0xEC},*/ \ + /*{0x0043, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x07},*/ /* gpio11 input mode, gpio10~8 output mode */ \ + {0x0045, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio 0~7 output same value as input ?? */ \ + {0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xff},/* gpio0~7 output mode */ \ + {0x0047, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/* 0x47[7:0] = 00 gpio mode */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/* 0x15[6] =1 trun on ZCD output */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*0x15[5] = 1 turn on ZCD */ \ + {0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0},/*0x12[6] = 0 force PFM mode */ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4},/*0x23[4] = 1 hpon LDO sleep mode */ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*0x8[1] = 0 ANA clk = 500k */ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disable BG/MB*/ \ + {0x001f, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* 0x01f[1]=0 , disable RFC_0 control REG_RF_CTRL_8814A */ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* 0x020[1]=0 , disable RFC_1 control REG_RF_CTRL_8814A */ \ + {0x0021, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* 0x021[1]=0 , disable RFC_2 control REG_RF_CTRL_8814A */ \ + {0x0076, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* 0x076[1]=0 , disable RFC_3 control REG_OPT_CTRL_8814A +2 */ \ + {0x0091, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xA0, 0xA0}, /* 0x91[7]=1 0x91[5]=1 , disable sps, ldo sleep mode */ \ + {0x0070, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3}, /* 0x70[3]=1 enable mainbias polling */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3}, /*0x04[11] = 1 enable WL suspend*/ + +#define RTL8814A_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0012, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/*0x12[6] = 1 force PWM mode */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0},/*0x15[5] = 0 turn off ZCD */ \ + {0x0015, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0},/* 0x15[6] =0 trun off ZCD output */ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0},/*0x23[4] = 0 hpon LDO leave sleep mode */ \ + {0x0046, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/* gpio0~7 input mode */ \ + {0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00}, /* gpio11 input mode, gpio10~8 input mode */ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0}, /*0x04[10] = 0, enable SW LPS PCIE only*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0}, /*0x04[11] = 0, enable WL suspend*/ \ + /*{0x0003, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2},*/ /*0x03[2] = 1, enable 3081*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*PCIe DMA start*/ \ + {0x0071, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0},/*0x70[10] = 0, CPHY_MBIAS_EN disable*/ + + +#define RTL8814A_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8814A_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8814A_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x7F},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0c00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04}, /* 0xc00[7:0] = 4 turn off 3-wire */ \ + {0x0e00, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04}, /* 0xe00[7:0] = 4 turn off 3-wire */ \ + {0x0002, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated, and RF closed*/ \ + {0x0002, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* Whole BB is reset*/ \ + {0x1002, (u8)(~PWR_CUT_TESTCHIP_MSK), PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated, and RF closed*/ \ + {0x0002, (u8)(~PWR_CUT_TESTCHIP_MSK), PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x1002, (u8)(~PWR_CUT_TESTCHIP_MSK), PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0}, /* Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x05F1, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*Respond TxOK to scheduler*/ + + +#define RTL8814A_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/ \ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/ \ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /* Delay*/ \ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/ \ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /* Polling 0x109[7]=0 TSF in 40M*/ \ + /*{0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 | BIT7, 0}, */ /*. ??0x29[7:6] = 2b'00 enable BB clock*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/ \ + {0x0002, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/ \ + {0x1002, (u8)(~PWR_CUT_TESTCHIP_MSK), PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x1002[1:0] = 2b'11 enable BB macro*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8814A_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + +extern WLAN_PWR_CFG rtl8814A_power_on_flow[RTL8814A_TRANS_CARDEMU_TO_ACT_STEPS + RTL8814A_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8814A_radio_off_flow[RTL8814A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8814A_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8814A_card_disable_flow[RTL8814A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8814A_TRANS_CARDEMU_TO_PDN_STEPS + RTL8814A_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8814A_card_enable_flow[RTL8814A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8814A_TRANS_CARDEMU_TO_PDN_STEPS + RTL8814A_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8814A_suspend_flow[RTL8814A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8814A_TRANS_CARDEMU_TO_SUS_STEPS + RTL8814A_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8814A_resume_flow[RTL8814A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8814A_TRANS_CARDEMU_TO_SUS_STEPS + RTL8814A_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8814A_hwpdn_flow[RTL8814A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8814A_TRANS_CARDEMU_TO_PDN_STEPS + RTL8814A_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8814A_enter_lps_flow[RTL8814A_TRANS_ACT_TO_LPS_STEPS + RTL8814A_TRANS_END_STEPS]; +extern WLAN_PWR_CFG rtl8814A_leave_lps_flow[RTL8814A_TRANS_LPS_TO_ACT_STEPS + RTL8814A_TRANS_END_STEPS]; + +#endif /* __HAL8814PWRSEQ_H__ */ diff --git a/include/Hal8821APwrSeq.h b/include/Hal8821APwrSeq.h new file mode 100644 index 0000000..568b8e5 --- /dev/null +++ b/include/Hal8821APwrSeq.h @@ -0,0 +1,200 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef REALTEK_POWER_SEQUENCE_8821 +#define REALTEK_POWER_SEQUENCE_8821 + +#include "HalPwrSeqCmd.h" + +/* + Check document WM-20130516-JackieLau-RTL8821A_Power_Architecture-R10.vsd + There are 6 HW Power States: + 0: POFF--Power Off + 1: PDN--Power Down + 2: CARDEMU--Card Emulation + 3: ACT--Active Mode + 4: LPS--Low Power State + 5: SUS--Suspend + + The transision from different states are defined below + TRANS_CARDEMU_TO_ACT + TRANS_ACT_TO_CARDEMU + TRANS_CARDEMU_TO_SUS + TRANS_SUS_TO_CARDEMU + TRANS_CARDEMU_TO_PDN + TRANS_ACT_TO_LPS + TRANS_LPS_TO_ACT + + TRANS_END +*/ +#define RTL8821A_TRANS_CARDEMU_TO_ACT_STEPS 25 +#define RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS 15 +#define RTL8821A_TRANS_CARDEMU_TO_SUS_STEPS 15 +#define RTL8821A_TRANS_SUS_TO_CARDEMU_STEPS 15 +#define RTL8821A_TRANS_CARDDIS_TO_CARDEMU_STEPS 15 +#define RTL8821A_TRANS_CARDEMU_TO_PDN_STEPS 15 +#define RTL8821A_TRANS_PDN_TO_CARDEMU_STEPS 15 +#define RTL8821A_TRANS_ACT_TO_LPS_STEPS 15 +#define RTL8821A_TRANS_LPS_TO_ACT_STEPS 15 +#define RTL8821A_TRANS_END_STEPS 1 + + +#define RTL8821A_TRANS_CARDEMU_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, /*0x20[0] = 1b'1 enable LDOA12 MACRO block for all interface*/ \ + {0x0067, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x67[0] = 0 to disable BT_GPS_SEL pins*/ \ + {0x0001, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 1, PWRSEQ_DELAY_MS},/*Delay 1ms*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b'0 release analog Ips to digital ,1:isolation*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4 | BIT3 | BIT2), 0},/* disable SW LPS 0x04[10]=0 and WLSUS_EN 0x04[12:11]=0*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 , BIT0},/* Disable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, BIT1},/* wait till 0x04[17] = 1 power ready*/ \ + {0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0 , 0},/* Enable USB suspend */ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* disable HWPDN 0x04[15]=0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4 | BIT3), 0},/* disable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* polling until return 0*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT0, 0},/**/ \ + {0x004F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*0x4C[24] = 0x4F[0] = 1, switch DPDT_SEL_P output from WL BB */\ + {0x0067, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT5 | BIT4), (BIT5 | BIT4)},/*0x66[13] = 0x67[5] = 1, switch for PAPE_G/PAPE_A from WL BB ; 0x66[12] = 0x67[4] = 1, switch LNAON from WL BB */\ + {0x0025, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0},/*anapar_mac<118> , 0x25[6]=0 by wlan single function*/\ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable falling edge triggering interrupt*/\ + {0x0063, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable GPIO9 interrupt mode*/\ + {0x0062, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Enable GPIO9 input mode*/\ + {0x0058, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/*Enable HSISR GPIO[C:0] interrupt*/\ + {0x005A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1},/*Enable HSISR GPIO9 interrupt*/\ + {0x007A, PWR_CUT_TESTCHIP_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x3A},/*0x7A = 0x3A start BT*/\ + {0x002E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF , 0x82 },/* 0x2C[23:12]=0x820 ; XTAL trim */ \ + {0x0010, PWR_CUT_A_MSK , PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 , BIT6 },/* 0x10[6]=1 ; MP·s¼W¹ï©ó0x2Cªº±±¨îÅv¡A¶·§â0x10[6]³]¬°1¤~¯àÅýWLAN±±¨î */ \ + + +#define RTL8821A_TRANS_ACT_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*0x1F[7:0] = 0 turn off RF*/ \ + {0x004F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*0x4C[24] = 0x4F[0] = 0, switch DPDT_SEL_P output from register 0x65[2] */\ + {0x0049, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Enable rising edge triggering interrupt*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0},/* release WLON reset 0x04[16]=1*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*0x04[9] = 1 turn off MAC by HW state machine*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT1, 0}, /*wait till 0x04[9] = 0 polling until return 0 to disable*/ \ + {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b'1 analog Ips to digital ,1:isolation*/ \ + {0x0020, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x20[0] = 1b'0 disable LDOA12 MACRO block*/ \ + + +#define RTL8821A_TRANS_CARDEMU_TO_SUS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4 | BIT3, (BIT4 | BIT3)}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SDIO SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3 | BIT4}, /*0x04[12:11] = 2b'11 enable WL suspend for PCIe*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8821A_TRANS_SUS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/ + +#define RTL8821A_TRANS_CARDEMU_TO_CARDDIS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disable BG/MB*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, BIT3}, /*0x04[12:11] = 2b'01 enable WL suspend*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, BIT2}, /*0x04[10] = 1, enable SW LPS*/ \ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 1}, /*0x48[16] = 1 to enable GPIO9 as EXT WAKEUP*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, BIT0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, 0}, /*wait power state to suspend*/ + +#define RTL8821A_TRANS_CARDDIS_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0}, /*clear suspend enable and power down enable*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT0, 0}, /*Set SDIO suspend local register*/ \ + {0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_POLLING, BIT1, BIT1}, /*wait power state to suspend*/\ + {0x004A, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0}, /*0x48[16] = 0 to disable GPIO9 as EXT WAKEUP*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT4, 0}, /*0x04[12:11] = 2b'01enable WL suspend*/\ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0x23[4] = 1b'0 12H LDO enter normal mode*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0},/*PCIe DMA start*/ + + +#define RTL8821A_TRANS_CARDEMU_TO_PDN \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0023, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H LDO enter sleep mode*/ \ + {0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK | PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SOP option to disable BG/MB/ACK/SWR*/ \ + {0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/* 0x04[16] = 0*/\ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7},/* 0x04[15] = 1*/ + +#define RTL8821A_TRANS_PDN_TO_CARDEMU \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0},/* 0x04[15] = 0*/ + +#define RTL8821A_TRANS_ACT_TO_LPS \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*PCIe DMA stop*/ \ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF},/*Tx Pause*/ \ + {0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, 0xFF, 0},/*Should be zero if no packet is transmitting*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0},/*CCK and OFDM are disabled, and clock are gated*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},/*Delay 1us*/ \ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*Whole BB is reset*/ \ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x03},/*Reset MAC TRX*/ \ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0},/*check if removed later*/ \ + {0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x00},/*When driver enter Sus/ Disable, enable LOP for BT*/ \ + {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \ + + +#define RTL8821A_TRANS_LPS_TO_ACT \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_SDIO, PWR_CMD_WRITE, 0xFF, 0x84}, /*SDIO RPWM*/\ + {0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*USB RPWM*/\ + {0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x84}, /*PCIe RPWM*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS}, /*Delay*/\ + {0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*. 0x08[4] = 0 switch TSF to 40M*/\ + {0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, /*Polling 0x109[7]=0 TSF in 40M*/\ + {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 | BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\ + {0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, BIT1}, /*. 0x101[1] = 1*/\ + {0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0xFF}, /*. 0x100[7:0] = 0xFF enable WMAC TRX*/\ + {0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1 | BIT0, BIT1 | BIT0}, /*. 0x02[1:0] = 2b'11 enable BB macro*/\ + {0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, /*. 0x522 = 0*/ + +#define RTL8821A_TRANS_END \ + /* format */ \ + /* { offset, cut_msk, fab_msk|interface_msk, base|cmd, msk, value }, // comments here*/ \ + {0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, 0, PWR_CMD_END, 0, 0}, + + + extern WLAN_PWR_CFG rtl8821A_power_on_flow[RTL8821A_TRANS_CARDEMU_TO_ACT_STEPS + RTL8821A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8821A_radio_off_flow[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8821A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8821A_card_disable_flow[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8821A_TRANS_CARDEMU_TO_PDN_STEPS + RTL8821A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8821A_card_enable_flow[RTL8821A_TRANS_CARDDIS_TO_CARDEMU_STEPS + RTL8821A_TRANS_CARDEMU_TO_ACT_STEPS + RTL8821A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8821A_suspend_flow[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8821A_TRANS_CARDEMU_TO_SUS_STEPS + RTL8821A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8821A_resume_flow[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8821A_TRANS_CARDEMU_TO_SUS_STEPS + RTL8821A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8821A_hwpdn_flow[RTL8821A_TRANS_ACT_TO_CARDEMU_STEPS + RTL8821A_TRANS_CARDEMU_TO_PDN_STEPS + RTL8821A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8821A_enter_lps_flow[RTL8821A_TRANS_ACT_TO_LPS_STEPS + RTL8821A_TRANS_END_STEPS]; + extern WLAN_PWR_CFG rtl8821A_leave_lps_flow[RTL8821A_TRANS_LPS_TO_ACT_STEPS + RTL8821A_TRANS_END_STEPS]; + +#endif diff --git a/include/HalPwrSeqCmd.h b/include/HalPwrSeqCmd.h new file mode 100644 index 0000000..f67ed22 --- /dev/null +++ b/include/HalPwrSeqCmd.h @@ -0,0 +1,130 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HALPWRSEQCMD_H__ +#define __HALPWRSEQCMD_H__ + +#include + +/*---------------------------------------------*/ +/* 3 The value of cmd: 4 bits + *---------------------------------------------*/ +#define PWR_CMD_READ 0x00 +/* offset: the read register offset + * msk: the mask of the read value + * value: N/A, left by 0 + * note: dirver shall implement this function by read & msk */ + +#define PWR_CMD_WRITE 0x01 +/* offset: the read register offset + * msk: the mask of the write bits + * value: write value + * note: driver shall implement this cmd by read & msk after write */ + +#define PWR_CMD_POLLING 0x02 +/* offset: the read register offset + * msk: the mask of the polled value + * value: the value to be polled, masked by the msd field. + * note: driver shall implement this cmd by + * do { + * if( (Read(offset) & msk) == (value & msk) ) + * break; + * } while(not timeout); */ + +#define PWR_CMD_DELAY 0x03 +/* offset: the value to delay + * msk: N/A + * value: the unit of delay, 0: us, 1: ms */ + +#define PWR_CMD_END 0x04 +/* offset: N/A + * msk: N/A + * value: N/A */ + +/*---------------------------------------------*/ +/* 3 The value of base: 4 bits + *--------------------------------------------- + * define the base address of each block */ +#define PWR_BASEADDR_MAC 0x00 +#define PWR_BASEADDR_USB 0x01 +#define PWR_BASEADDR_PCIE 0x02 +#define PWR_BASEADDR_SDIO 0x03 + +/*---------------------------------------------*/ +/* 3 The value of interface_msk: 4 bits + *---------------------------------------------*/ +#define PWR_INTF_SDIO_MSK BIT(0) +#define PWR_INTF_USB_MSK BIT(1) +#define PWR_INTF_PCI_MSK BIT(2) +#define PWR_INTF_ALL_MSK (BIT(0) | BIT(1) | BIT(2) | BIT(3)) + +/*---------------------------------------------*/ +/* 3 The value of fab_msk: 4 bits + *---------------------------------------------*/ +#define PWR_FAB_TSMC_MSK BIT(0) +#define PWR_FAB_UMC_MSK BIT(1) +#define PWR_FAB_ALL_MSK (BIT(0) | BIT(1) | BIT(2) | BIT(3)) + +/*---------------------------------------------*/ +/* 3 The value of cut_msk: 8 bits + *---------------------------------------------*/ +#define PWR_CUT_TESTCHIP_MSK BIT(0) +#define PWR_CUT_A_MSK BIT(1) +#define PWR_CUT_B_MSK BIT(2) +#define PWR_CUT_C_MSK BIT(3) +#define PWR_CUT_D_MSK BIT(4) +#define PWR_CUT_E_MSK BIT(5) +#define PWR_CUT_F_MSK BIT(6) +#define PWR_CUT_G_MSK BIT(7) +#define PWR_CUT_ALL_MSK 0xFF + + +typedef enum _PWRSEQ_CMD_DELAY_UNIT_ { + PWRSEQ_DELAY_US, + PWRSEQ_DELAY_MS, +} PWRSEQ_DELAY_UNIT; + +typedef struct _WL_PWR_CFG_ { + u16 offset; + u8 cut_msk; + u8 fab_msk:4; + u8 interface_msk:4; + u8 base:4; + u8 cmd:4; + u8 msk; + u8 value; +} WLAN_PWR_CFG, *PWLAN_PWR_CFG; + + +#define GET_PWR_CFG_OFFSET(__PWR_CMD) ((__PWR_CMD).offset) +#define GET_PWR_CFG_CUT_MASK(__PWR_CMD) ((__PWR_CMD).cut_msk) +#define GET_PWR_CFG_FAB_MASK(__PWR_CMD) ((__PWR_CMD).fab_msk) +#define GET_PWR_CFG_INTF_MASK(__PWR_CMD) ((__PWR_CMD).interface_msk) +#define GET_PWR_CFG_BASE(__PWR_CMD) ((__PWR_CMD).base) +#define GET_PWR_CFG_CMD(__PWR_CMD) ((__PWR_CMD).cmd) +#define GET_PWR_CFG_MASK(__PWR_CMD) ((__PWR_CMD).msk) +#define GET_PWR_CFG_VALUE(__PWR_CMD) ((__PWR_CMD).value) + + +/* ******************************************************************************** + * Prototype of protected function. + * ******************************************************************************** */ +u8 HalPwrSeqCmdParsing( + PADAPTER padapter, + u8 CutVersion, + u8 FabVersion, + u8 InterfaceType, + WLAN_PWR_CFG PwrCfgCmd[]); + +#endif diff --git a/include/HalVerDef.h b/include/HalVerDef.h new file mode 100644 index 0000000..d4e4067 --- /dev/null +++ b/include/HalVerDef.h @@ -0,0 +1,209 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_VERSION_DEF_H__ +#define __HAL_VERSION_DEF_H__ + +#define TRUE _TRUE +#define FALSE _FALSE + +/* HAL_IC_TYPE_E */ +typedef enum tag_HAL_IC_Type_Definition { + CHIP_8192S = 0, + CHIP_8188C = 1, + CHIP_8192C = 2, + CHIP_8192D = 3, + CHIP_8723A = 4, + CHIP_8188E = 5, + CHIP_8812 = 6, + CHIP_8821 = 7, + CHIP_8723B = 8, + CHIP_8192E = 9, + CHIP_8814A = 10, + CHIP_8703B = 11, + CHIP_8188F = 12, + CHIP_8822B = 13, + CHIP_8723D = 14, + CHIP_8821C = 15, + CHIP_8710B = 16, + CHIP_8192F = 17, + CHIP_8188GTV = 18, + CHIP_8822C = 19, + CHIP_8814B = 20, + CHIP_8723F = 21, +} HAL_IC_TYPE_E; + +/* HAL_CHIP_TYPE_E */ +typedef enum tag_HAL_CHIP_Type_Definition { + TEST_CHIP = 0, + NORMAL_CHIP = 1, + FPGA = 2, +} HAL_CHIP_TYPE_E; + +/* HAL_CUT_VERSION_E */ +typedef enum tag_HAL_Cut_Version_Definition { + A_CUT_VERSION = 0, + B_CUT_VERSION = 1, + C_CUT_VERSION = 2, + D_CUT_VERSION = 3, + E_CUT_VERSION = 4, + F_CUT_VERSION = 5, + G_CUT_VERSION = 6, + H_CUT_VERSION = 7, + I_CUT_VERSION = 8, + J_CUT_VERSION = 9, + K_CUT_VERSION = 10, +} HAL_CUT_VERSION_E; + +/* HAL_Manufacturer */ +typedef enum tag_HAL_Manufacturer_Version_Definition { + CHIP_VENDOR_TSMC = 0, + CHIP_VENDOR_UMC = 1, + CHIP_VENDOR_SMIC = 2, +} HAL_VENDOR_E; + +typedef enum tag_HAL_RF_Type_Definition { + RF_TYPE_1T1R = 0, + RF_TYPE_1T2R = 1, + RF_TYPE_2T2R = 2, + RF_TYPE_2T3R = 3, + RF_TYPE_2T4R = 4, + RF_TYPE_3T3R = 5, + RF_TYPE_3T4R = 6, + RF_TYPE_4T4R = 7, +} HAL_RF_TYPE_E; + +typedef struct tag_HAL_VERSION { + HAL_IC_TYPE_E ICType; + HAL_CHIP_TYPE_E ChipType; + HAL_CUT_VERSION_E CUTVersion; + HAL_VENDOR_E VendorType; + HAL_RF_TYPE_E RFType; + u8 ROMVer; +} HAL_VERSION, *PHAL_VERSION; + +/* VERSION_8192C VersionID; + * HAL_VERSION VersionID; */ + +/* Get element */ +#define GET_CVID_IC_TYPE(version) ((HAL_IC_TYPE_E)(((HAL_VERSION)version).ICType)) +#define GET_CVID_CHIP_TYPE(version) ((HAL_CHIP_TYPE_E)(((HAL_VERSION)version).ChipType)) +#define GET_CVID_RF_TYPE(version) ((HAL_RF_TYPE_E)(((HAL_VERSION)version).RFType)) +#define GET_CVID_MANUFACTUER(version) ((HAL_VENDOR_E)(((HAL_VERSION)version).VendorType)) +#define GET_CVID_CUT_VERSION(version) ((HAL_CUT_VERSION_E)(((HAL_VERSION)version).CUTVersion)) +#define GET_CVID_ROM_VERSION(version) ((((HAL_VERSION)version).ROMVer) & ROM_VERSION_MASK) + +/* ---------------------------------------------------------------------------- + * Common Macro. -- + * ---------------------------------------------------------------------------- + * HAL_VERSION VersionID */ + +/* HAL_IC_TYPE_E */ +#if 0 + #define IS_81XXC(version) (((GET_CVID_IC_TYPE(version) == CHIP_8192C) || (GET_CVID_IC_TYPE(version) == CHIP_8188C)) ? TRUE : FALSE) + #define IS_8723_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8723A) ? TRUE : FALSE) + #define IS_92D(version) ((GET_CVID_IC_TYPE(version) == CHIP_8192D) ? TRUE : FALSE) +#endif + +#define IS_8188E(version) ((GET_CVID_IC_TYPE(version) == CHIP_8188E) ? TRUE : FALSE) +#define IS_8188F(version) ((GET_CVID_IC_TYPE(version) == CHIP_8188F) ? TRUE : FALSE) +#define IS_8188GTV(version) ((GET_CVID_IC_TYPE(version) == CHIP_8188GTV) ? TRUE : FALSE) +#define IS_8192E(version) ((GET_CVID_IC_TYPE(version) == CHIP_8192E) ? TRUE : FALSE) +#define IS_8812_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8812) ? TRUE : FALSE) +#define IS_8821_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8821) ? TRUE : FALSE) +#define IS_8814A_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8814A) ? TRUE : FALSE) +#define IS_8723B_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8723B) ? TRUE : FALSE) +#define IS_8703B_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8703B) ? TRUE : FALSE) +#define IS_8822B_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8822B) ? TRUE : FALSE) +#define IS_8821C_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8821C) ? TRUE : FALSE) +#define IS_8723D_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8723D) ? TRUE : FALSE) +#define IS_8710B_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8710B) ? TRUE : FALSE) +#define IS_8822C_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8822C) ? TRUE : FALSE) +#define IS_8814B_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8814B) ? TRUE : FALSE) +#define IS_8723F_SERIES(version) ((GET_CVID_IC_TYPE(version) == CHIP_8723F) ? TRUE : FALSE) + +#define IS_8192F_SERIES(version)\ + ((GET_CVID_IC_TYPE(version) == CHIP_8192F) ? TRUE : FALSE) +/* HAL_CHIP_TYPE_E */ +#define IS_TEST_CHIP(version) ((GET_CVID_CHIP_TYPE(version) == TEST_CHIP) ? TRUE : FALSE) +#define IS_NORMAL_CHIP(version) ((GET_CVID_CHIP_TYPE(version) == NORMAL_CHIP) ? TRUE : FALSE) + +/* HAL_CUT_VERSION_E */ +#define IS_A_CUT(version) ((GET_CVID_CUT_VERSION(version) == A_CUT_VERSION) ? TRUE : FALSE) +#define IS_B_CUT(version) ((GET_CVID_CUT_VERSION(version) == B_CUT_VERSION) ? TRUE : FALSE) +#define IS_C_CUT(version) ((GET_CVID_CUT_VERSION(version) == C_CUT_VERSION) ? TRUE : FALSE) +#define IS_D_CUT(version) ((GET_CVID_CUT_VERSION(version) == D_CUT_VERSION) ? TRUE : FALSE) +#define IS_E_CUT(version) ((GET_CVID_CUT_VERSION(version) == E_CUT_VERSION) ? TRUE : FALSE) +#define IS_F_CUT(version) ((GET_CVID_CUT_VERSION(version) == F_CUT_VERSION) ? TRUE : FALSE) +#define IS_I_CUT(version) ((GET_CVID_CUT_VERSION(version) == I_CUT_VERSION) ? TRUE : FALSE) +#define IS_J_CUT(version) ((GET_CVID_CUT_VERSION(version) == J_CUT_VERSION) ? TRUE : FALSE) +#define IS_K_CUT(version) ((GET_CVID_CUT_VERSION(version) == K_CUT_VERSION) ? TRUE : FALSE) + +/* HAL_VENDOR_E */ +#define IS_CHIP_VENDOR_TSMC(version) ((GET_CVID_MANUFACTUER(version) == CHIP_VENDOR_TSMC) ? TRUE : FALSE) +#define IS_CHIP_VENDOR_UMC(version) ((GET_CVID_MANUFACTUER(version) == CHIP_VENDOR_UMC) ? TRUE : FALSE) +#define IS_CHIP_VENDOR_SMIC(version) ((GET_CVID_MANUFACTUER(version) == CHIP_VENDOR_SMIC) ? TRUE : FALSE) + +/* HAL_RF_TYPE_E */ +#define IS_1T1R(version) ((GET_CVID_RF_TYPE(version) == RF_TYPE_1T1R) ? TRUE : FALSE) +#define IS_1T2R(version) ((GET_CVID_RF_TYPE(version) == RF_TYPE_1T2R) ? TRUE : FALSE) +#define IS_2T2R(version) ((GET_CVID_RF_TYPE(version) == RF_TYPE_2T2R) ? TRUE : FALSE) +#define IS_2T3R(version) ((GET_CVID_RF_TYPE(version) == RF_TYPE_2T3R) ? TRUE : FALSE) +#define IS_2T4R(version) ((GET_CVID_RF_TYPE(version) == RF_TYPE_2T4R) ? TRUE : FALSE) +#define IS_3T3R(version) ((GET_CVID_RF_TYPE(version) == RF_TYPE_3T3R) ? TRUE : FALSE) +#define IS_3T4R(version) ((GET_CVID_RF_TYPE(version) == RF_TYPE_3T4R) ? TRUE : FALSE) +#define IS_4T4R(version) ((GET_CVID_RF_TYPE(version) == RF_TYPE_4T4R) ? TRUE : FALSE) + + + +/* ---------------------------------------------------------------------------- + * Chip version Macro. -- + * ---------------------------------------------------------------------------- */ +#if 0 + #define IS_81XXC_TEST_CHIP(version) ((IS_81XXC(version) && (!IS_NORMAL_CHIP(version))) ? TRUE : FALSE) + + #define IS_92C_SERIAL(version) ((IS_81XXC(version) && IS_2T2R(version)) ? TRUE : FALSE) + #define IS_81xxC_VENDOR_UMC_A_CUT(version) (IS_81XXC(version) ? (IS_CHIP_VENDOR_UMC(version) ? (IS_A_CUT(version) ? TRUE : FALSE) : FALSE) : FALSE) + #define IS_81xxC_VENDOR_UMC_B_CUT(version) (IS_81XXC(version) ? (IS_CHIP_VENDOR_UMC(version) ? (IS_B_CUT(version) ? TRUE : FALSE) : FALSE) : FALSE) + #define IS_81xxC_VENDOR_UMC_C_CUT(version) (IS_81XXC(version) ? (IS_CHIP_VENDOR_UMC(version) ? (IS_C_CUT(version) ? TRUE : FALSE) : FALSE) : FALSE) + + #define IS_NORMAL_CHIP92D(version) ((IS_92D(version)) ? ((GET_CVID_CHIP_TYPE(version) == NORMAL_CHIP) ? TRUE : FALSE) : FALSE) + + #define IS_92D_SINGLEPHY(version) ((IS_92D(version)) ? (IS_2T2R(version) ? TRUE : FALSE) : FALSE) + #define IS_92D_C_CUT(version) ((IS_92D(version)) ? (IS_C_CUT(version) ? TRUE : FALSE) : FALSE) + #define IS_92D_D_CUT(version) ((IS_92D(version)) ? (IS_D_CUT(version) ? TRUE : FALSE) : FALSE) + #define IS_92D_E_CUT(version) ((IS_92D(version)) ? (IS_E_CUT(version) ? TRUE : FALSE) : FALSE) + + #define IS_8723A_A_CUT(version) ((IS_8723_SERIES(version)) ? (IS_A_CUT(version) ? TRUE : FALSE) : FALSE) + #define IS_8723A_B_CUT(version) ((IS_8723_SERIES(version)) ? (IS_B_CUT(version) ? TRUE : FALSE) : FALSE) +#endif +#define IS_VENDOR_8188E_I_CUT_SERIES(_Adapter) ((IS_8188E(GET_HAL_DATA(_Adapter)->version_id)) ? ((GET_CVID_CUT_VERSION(GET_HAL_DATA(_Adapter)->version_id) >= I_CUT_VERSION) ? TRUE : FALSE) : FALSE) +#define IS_VENDOR_8812A_TEST_CHIP(_Adapter) ((IS_8812_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? FALSE : TRUE) : FALSE) +#define IS_VENDOR_8812A_MP_CHIP(_Adapter) ((IS_8812_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? TRUE : FALSE) : FALSE) +#define IS_VENDOR_8812A_C_CUT(_Adapter) ((IS_8812_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((GET_CVID_CUT_VERSION(GET_HAL_DATA(_Adapter)->version_id) == C_CUT_VERSION) ? TRUE : FALSE) : FALSE) + +#define IS_VENDOR_8821A_TEST_CHIP(_Adapter) ((IS_8821_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? FALSE : TRUE) : FALSE) +#define IS_VENDOR_8821A_MP_CHIP(_Adapter) ((IS_8821_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? TRUE : FALSE) : FALSE) + +#define IS_VENDOR_8192E_B_CUT(_Adapter) ((GET_CVID_CUT_VERSION(GET_HAL_DATA(_Adapter)->version_id) == B_CUT_VERSION) ? TRUE : FALSE) + +#define IS_VENDOR_8723B_TEST_CHIP(_Adapter) ((IS_8723B_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? FALSE : TRUE) : FALSE) +#define IS_VENDOR_8723B_MP_CHIP(_Adapter) ((IS_8723B_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? TRUE : FALSE) : FALSE) + +#define IS_VENDOR_8703B_TEST_CHIP(_Adapter) ((IS_8703B_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? FALSE : TRUE) : FALSE) +#define IS_VENDOR_8703B_MP_CHIP(_Adapter) ((IS_8703B_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? TRUE : FALSE) : FALSE) +#define IS_VENDOR_8814A_TEST_CHIP(_Adapter) ((IS_8814A_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? FALSE : TRUE) : FALSE) +#define IS_VENDOR_8814A_MP_CHIP(_Adapter) ((IS_8814A_SERIES(GET_HAL_DATA(_Adapter)->version_id)) ? ((IS_NORMAL_CHIP(GET_HAL_DATA(_Adapter)->version_id)) ? TRUE : FALSE) : FALSE) + +#endif diff --git a/include/autoconf.h b/include/autoconf.h new file mode 100644 index 0000000..fcb1b0a --- /dev/null +++ b/include/autoconf.h @@ -0,0 +1,327 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/*#define CONFIG_DISABLE_ODM*/ +/*#define CONFIG_NO_FW*/ + +/* + * Public General Config + */ +#define AUTOCONF_INCLUDED +#define RTL871X_MODULE_NAME "8821CU" +#define DRV_NAME "rtl8821cu" + +/* Set CONFIG_RTL8821C from Makefile */ +#ifndef CONFIG_RTL8821C +#define CONFIG_RTL8821C +#endif +#define CONFIG_USB_HCI +#define PLATFORM_LINUX + +/* + * Wi-Fi Functions Config + */ + +#define CONFIG_80211N_HT +#define CONFIG_80211AC_VHT +#ifdef CONFIG_80211AC_VHT + #ifndef CONFIG_80211N_HT + #define CONFIG_80211N_HT + #endif +#endif + +#ifdef CONFIG_80211N_HT + /* #define CONFIG_BEAMFORMING */ +#endif + +/* set CONFIG_IOCTL_CFG80211 from Makefile */ +#ifdef CONFIG_IOCTL_CFG80211 + /* + * Indecate new sta asoc through cfg80211_new_sta + * If kernel version >= 3.2 or + * version < 3.2 but already apply cfg80211 patch, + * RTW_USE_CFG80211_STA_EVENT must be defiend! + */ + /* Set RTW_USE_CFG80211_STA_EVENT from Makefile */ + /* #define RTW_USE_CFG80211_STA_EVENT */ /* Indecate new sta asoc through cfg80211_new_sta */ + #define CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER + /* #define CONFIG_DEBUG_CFG80211 */ + /* #define CONFIG_DRV_ISSUE_PROV_REQ */ /* IOT FOR S2 */ + #define CONFIG_SET_SCAN_DENY_TIMER +#endif + +/* + * Internal General Config + */ +/* #define CONFIG_H2CLBK */ + +#define RTW_HALMAC /* Use HALMAC architecture, necessary for 8821C */ +#define CONFIG_EMBEDDED_FWIMG +/* #define CONFIG_FILE_FWIMG */ + +#define CONFIG_XMIT_ACK +#ifdef CONFIG_XMIT_ACK + #define CONFIG_ACTIVE_KEEP_ALIVE_CHECK +#endif + +#define CONFIG_RECV_REORDERING_CTRL + + /* #define CONFIG_SUPPORT_USB_INT */ + #ifdef CONFIG_SUPPORT_USB_INT +/* #define CONFIG_USB_INTERRUPT_IN_PIPE*/ +#endif +#ifdef CONFIG_POWER_SAVING +#define CONFIG_IPS +#ifdef CONFIG_IPS +/* #define CONFIG_IPS_LEVEL_2*/ /*enable this to set default IPS mode to IPS_LEVEL_2*/ +#define CONFIG_IPS_CHECK_IN_WD /* Do IPS Check in WatchDog. */ +#endif +/* #define SUPPORT_HW_RFOFF_DETECTED*/ + +#define CONFIG_LPS +#if defined(CONFIG_LPS) +/* #define CONFIG_LPS_LCLK*/ +#endif + +#ifdef CONFIG_LPS_LCLK + #ifdef CONFIG_POWER_SAVING + /* #define CONFIG_XMIT_THREAD_MODE */ + #endif + #ifndef CONFIG_SUPPORT_USB_INT + #define LPS_RPWM_WAIT_MS 300 + #define CONFIG_DETECT_CPWM_BY_POLLING + #endif /* !CONFIG_SUPPORT_USB_INT */ + /* #define DBG_CHECK_FW_PS_STATE */ +#endif + + #ifdef CONFIG_LPS + #define CONFIG_WMMPS_STA 1 + #endif /* CONFIG_LPS */ +#endif /*CONFIG_POWER_SAVING*/ +/* before link */ +/* #define CONFIG_ANTENNA_DIVERSITY */ + +/* after link */ +#ifdef CONFIG_ANTENNA_DIVERSITY +#define CONFIG_HW_ANTENNA_DIVERSITY +#endif + +#ifdef CONFIG_AP_MODE + /* #define CONFIG_INTERRUPT_BASED_TXBCN */ /* Tx Beacon when driver BCN_OK ,BCN_ERR interrupt occurs */ + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_INTERRUPT_BASED_TXBCN) + #undef CONFIG_INTERRUPT_BASED_TXBCN + #endif + #ifdef CONFIG_INTERRUPT_BASED_TXBCN + /* #define CONFIG_INTERRUPT_BASED_TXBCN_EARLY_INT */ + #define CONFIG_INTERRUPT_BASED_TXBCN_BCN_OK_ERR + #endif + + #define CONFIG_NATIVEAP_MLME + #ifndef CONFIG_NATIVEAP_MLME + #define CONFIG_HOSTAPD_MLME + #endif + #define CONFIG_FIND_BEST_CHANNEL +#endif + +#ifdef CONFIG_P2P + /* The CONFIG_WFD is for supporting the Wi-Fi display */ + #define CONFIG_WFD + + #define CONFIG_P2P_REMOVE_GROUP_INFO + + /* #define CONFIG_DBG_P2P */ + + #define CONFIG_P2P_PS + /* #define CONFIG_P2P_IPS */ + #define CONFIG_P2P_OP_CHK_SOCIAL_CH + #define CONFIG_CFG80211_ONECHANNEL_UNDER_CONCURRENT /* replace CONFIG_P2P_CHK_INVITE_CH_LIST flag */ + /*#define CONFIG_P2P_INVITE_IOT*/ +#endif + +/* Added by Kurt 20110511 */ +#ifdef CONFIG_TDLS + #define CONFIG_TDLS_DRIVER_SETUP +/* + #ifndef CONFIG_WFD + #define CONFIG_WFD + #endif +*/ + /* #define CONFIG_TDLS_AUTOSETUP */ + #define CONFIG_TDLS_AUTOCHECKALIVE + #define CONFIG_TDLS_CH_SW /* Enable "CONFIG_TDLS_CH_SW" by default, however limit it to only work in wifi logo test mode but not in normal mode currently */ +#endif + + +#define CONFIG_SKB_COPY /* amsdu */ + +#define CONFIG_RTW_LED +#ifdef CONFIG_RTW_LED + #define CONFIG_RTW_SW_LED + #ifdef CONFIG_RTW_SW_LED + /* #define CONFIG_RTW_LED_HANDLED_BY_CMD_THREAD */ + #endif +#endif /* CONFIG_RTW_LED */ + +#define CONFIG_GLOBAL_UI_PID + +/*#define CONFIG_RTW_80211K*/ + +/*#define CONFIG_ADAPTOR_INFO_CACHING_FILE */ /* now just applied on 8192cu only, should make it general... */ +/*#define CONFIG_RESUME_IN_WORKQUEUE */ +/*#define CONFIG_SET_SCAN_DENY_TIMER */ +#define CONFIG_LONG_DELAY_ISSUE +#define CONFIG_NEW_SIGNAL_STAT_PROCESS +/* #define CONFIG_SIGNAL_DISPLAY_DBM */ /*display RX signal with dbm */ +#ifdef CONFIG_SIGNAL_DISPLAY_DBM +/* #define CONFIG_BACKGROUND_NOISE_MONITOR */ +#endif +#define RTW_NOTCH_FILTER 0 /* 0:Disable, 1:Enable, */ + + +/* + * Interface Related Config + */ + +#ifndef CONFIG_MINIMAL_MEMORY_USAGE + #define CONFIG_USB_TX_AGGREGATION + #define CONFIG_USB_RX_AGGREGATION +#endif + +/* #define CONFIG_REDUCE_USB_TX_INT*/ /* Trade-off: Improve performance, but may cause TX URBs blocked by USB Host/Bus driver on few platforms. */ +/* #define CONFIG_EASY_REPLACEMENT*/ + +/* + * CONFIG_USE_USB_BUFFER_ALLOC_XX uses Linux USB Buffer alloc API and is for Linux platform only now! + */ +/* #define CONFIG_USE_USB_BUFFER_ALLOC_TX*/ /* Trade-off: For TX path, improve stability on some platforms, but may cause performance degrade on other platforms. */ +/* #define CONFIG_USE_USB_BUFFER_ALLOC_RX*/ /* For RX path */ +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + +#else + #define CONFIG_PREALLOC_RECV_SKB + #ifdef CONFIG_PREALLOC_RECV_SKB + /* #define CONFIG_FIX_NR_BULKIN_BUFFER */ /* only use PREALLOC_RECV_SKB buffer, don't alloc skb at runtime */ + #define CONFIG_USB_PROTECT_RX_CLONED_SKB + #endif +#endif + +/* + * USB VENDOR REQ BUFFER ALLOCATION METHOD + * if not set we'll use function local variable (stack memory) + */ +/* #define CONFIG_USB_VENDOR_REQ_BUFFER_DYNAMIC_ALLOCATE */ +#define CONFIG_USB_VENDOR_REQ_BUFFER_PREALLOC + +#define CONFIG_USB_VENDOR_REQ_MUTEX +#define CONFIG_VENDOR_REQ_RETRY + +/* #define CONFIG_USB_SUPPORT_ASYNC_VDN_REQ*/ + +#ifdef CONFIG_WOWLAN + #define CONFIG_GTK_OL + /* #define CONFIG_ARP_KEEP_ALIVE */ +#endif /* CONFIG_WOWLAN */ + +#ifdef CONFIG_GPIO_WAKEUP + #ifndef WAKEUP_GPIO_IDX + #define WAKEUP_GPIO_IDX 6 /* WIFI Chip Side */ + #endif /* WAKEUP_GPIO_IDX */ +#endif /* CONFIG_GPIO_WAKEUP */ + +/* + * HAL Related Config + */ +/*#define CONFIG_RX_PACKET_APPEND_FCS*/ + +/*#define CONFIG_ADHOC_WORKAROUND_SETTING*/ + +#define DISABLE_BB_RF 0 + +#ifdef CONFIG_MP_INCLUDED + #define MP_DRIVER 1 + #define CONFIG_MP_IWPRIV_SUPPORT + /* + #undef CONFIG_USB_TX_AGGREGATION + #undef CONFIG_USB_RX_AGGREGATION + */ +#else + #define MP_DRIVER 0 +#endif + +/* + * Platform Related Config + */ +#if defined(CONFIG_PLATFORM_ACTIONS_ATM702X) + #ifdef CONFIG_USB_TX_AGGREGATION + #undef CONFIG_USB_TX_AGGREGATION + #endif + #ifndef CONFIG_USE_USB_BUFFER_ALLOC_TX + #define CONFIG_USE_USB_BUFFER_ALLOC_TX + #endif + #ifndef CONFIG_USE_USB_BUFFER_ALLOC_RX + #define CONFIG_USE_USB_BUFFER_ALLOC_RX + #endif +#endif + +#ifdef CONFIG_BT_COEXIST + /* for ODM and outsrc BT-Coex */ + #define BT_30_SUPPORT 1 + #ifndef CONFIG_LPS + /* download reserved page to FW */ + #define CONFIG_LPS + #endif +#else /* !CONFIG_BT_COEXIST */ + #define BT_30_SUPPORT 0 +#endif /* CONFIG_BT_COEXIST */ + + + +#ifdef CONFIG_USB_TX_AGGREGATION +/* #define CONFIG_TX_EARLY_MODE */ +#endif + +/* + * Debug Related Config + */ +#define DBG 1 + +#define DBG_CONFIG_ERROR_DETECT + +/*#define DBG_CONFIG_ERROR_DETECT_INT*/ +/*#define DBG_CONFIG_ERROR_RESET*/ + + + +/*#define DBG_IO*/ +/*#define DBG_DELAY_OS*/ +/*#ifndef DBG_MEM_ALLOC*/ +/*#define DBG_MEM_ALLOC*/ +/*#endif*/ +/*#define DBG_MEMORY_LEAK*/ +/*#define DBG_IOCTL*/ + +/*#define DBG_TX*/ +/*#define DBG_XMIT_BUF*/ +/*#define DBG_XMIT_BUF_EXT*/ +/*#define DBG_TX_DROP_FRAME*/ + +/*#define DBG_RX_DROP_FRAME*/ +/*#define DBG_RX_SEQ*/ +/*#define DBG_RX_SIGNAL_DISPLAY_PROCESSING*/ +/*#define DBG_RX_SIGNAL_DISPLAY_SSID_MONITORED "jeff-ap"*/ + +/*#define DBG_ROAMING_TEST*/ + +/*#define DBG_HAL_INIT_PROFILING*/ +/*#define DBG_FW_DEBUG_MSG_PKT*/ /* FW use this feature to tx debug broadcast pkt. This pkt include FW debug message*/ diff --git a/include/basic_types.h b/include/basic_types.h new file mode 100644 index 0000000..45e5131 --- /dev/null +++ b/include/basic_types.h @@ -0,0 +1,357 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __BASIC_TYPES_H__ +#define __BASIC_TYPES_H__ + + +#define SUCCESS 0 +#define FAIL (-1) + +#ifndef TRUE + #define _TRUE 1 +#else + #define _TRUE TRUE +#endif + +#ifndef FALSE + #define _FALSE 0 +#else + #define _FALSE FALSE +#endif + +#ifdef PLATFORM_WINDOWS + + typedef signed char s8; + typedef unsigned char u8; + + typedef signed short s16; + typedef unsigned short u16; + + typedef signed long s32; + typedef unsigned long u32; + + typedef unsigned int uint; + typedef signed int sint; + + + typedef signed long long s64; + typedef unsigned long long u64; + + #ifdef NDIS50_MINIPORT + + #define NDIS_MAJOR_VERSION 5 + #define NDIS_MINOR_VERSION 0 + + #endif + + #ifdef NDIS51_MINIPORT + + #define NDIS_MAJOR_VERSION 5 + #define NDIS_MINOR_VERSION 1 + + #endif + + typedef NDIS_PROC proc_t; + + typedef LONG atomic_t; + +#endif + + +#ifdef PLATFORM_LINUX + #include + #include + #include + #include + #include + #include + + typedef signed int sint; + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 19)) +typedef _Bool bool; + +enum { + false = 0, + true = 1 +}; +#endif + + typedef void (*proc_t)(void *); + + typedef __kernel_size_t SIZE_T; + typedef __kernel_ssize_t SSIZE_T; + #define FIELD_OFFSET(s, field) ((SSIZE_T)&((s *)(0))->field) + +#define NDIS_OID uint +#endif /*PLATFORM_LINUX*/ + + +#ifdef PLATFORM_FREEBSD + + typedef signed char s8; + typedef unsigned char u8; + + typedef signed short s16; + typedef unsigned short u16; + + typedef signed int s32; + typedef unsigned int u32; + + typedef unsigned int uint; + typedef signed int sint; + typedef long atomic_t; + + typedef signed long long s64; + typedef unsigned long long u64; + + typedef u32 dma_addr_t; + + typedef void (*proc_t)(void *); + + typedef unsigned int __kernel_size_t; + typedef int __kernel_ssize_t; + + typedef __kernel_size_t SIZE_T; + typedef __kernel_ssize_t SSIZE_T; + #define FIELD_OFFSET(s, field) ((SSIZE_T)&((s *)(0))->field) + +#endif + +#define MEM_ALIGNMENT_OFFSET (sizeof (SIZE_T)) +#define MEM_ALIGNMENT_PADDING (sizeof(SIZE_T) - 1) + +#define SIZE_PTR SIZE_T +#define SSIZE_PTR SSIZE_T + +/* +* Continuous bits starting from least significant bit +* Example: +* BIT_LEN_MASK_32(0) => 0x00000000 +* BIT_LEN_MASK_32(1) => 0x00000001 +* BIT_LEN_MASK_32(2) => 0x00000003 +* BIT_LEN_MASK_32(32) => 0xFFFFFFFF +*/ +#define BIT_LEN_MASK_32(__BitLen) ((u32)(0xFFFFFFFF >> (32 - (__BitLen)))) +#define BIT_LEN_MASK_16(__BitLen) ((u16)(0xFFFF >> (16 - (__BitLen)))) +#define BIT_LEN_MASK_8(__BitLen) ((u8)(0xFF >> (8 - (__BitLen)))) + +/* +* Continuous bits starting from least significant bit +* Example: +* BIT_OFFSET_LEN_MASK_32(0, 2) => 0x00000003 +* BIT_OFFSET_LEN_MASK_32(16, 2) => 0x00030000 +*/ +#define BIT_OFFSET_LEN_MASK_32(__BitOffset, __BitLen) ((u32)(BIT_LEN_MASK_32(__BitLen) << (__BitOffset))) +#define BIT_OFFSET_LEN_MASK_16(__BitOffset, __BitLen) ((u16)(BIT_LEN_MASK_16(__BitLen) << (__BitOffset))) +#define BIT_OFFSET_LEN_MASK_8(__BitOffset, __BitLen) ((u8)(BIT_LEN_MASK_8(__BitLen) << (__BitOffset))) + +/* +* Convert LE data to host byte order +*/ +#define EF1Byte (u8) +#define EF2Byte le16_to_cpu +#define EF4Byte le32_to_cpu + +/* +* Read LE data from memory to host byte order +*/ +#define ReadLE4Byte(_ptr) le32_to_cpu(*((u32 *)(_ptr))) +#define ReadLE2Byte(_ptr) le16_to_cpu(*((u16 *)(_ptr))) +#define ReadLE1Byte(_ptr) (*((u8 *)(_ptr))) + +/* +* Read BE data from memory to host byte order +*/ +#define ReadBEE4Byte(_ptr) be32_to_cpu(*((u32 *)(_ptr))) +#define ReadBE2Byte(_ptr) be16_to_cpu(*((u16 *)(_ptr))) +#define ReadBE1Byte(_ptr) (*((u8 *)(_ptr))) + +/* +* Write host byte order data to memory in LE order +*/ +#define WriteLE4Byte(_ptr, _val) ((*((u32 *)(_ptr))) = cpu_to_le32(_val)) +#define WriteLE2Byte(_ptr, _val) ((*((u16 *)(_ptr))) = cpu_to_le16(_val)) +#define WriteLE1Byte(_ptr, _val) ((*((u8 *)(_ptr))) = ((u8)(_val))) + +/* +* Write host byte order data to memory in BE order +*/ +#define WriteBE4Byte(_ptr, _val) ((*((u32 *)(_ptr))) = cpu_to_be32(_val)) +#define WriteBE2Byte(_ptr, _val) ((*((u16 *)(_ptr))) = cpu_to_be16(_val)) +#define WriteBE1Byte(_ptr, _val) ((*((u8 *)(_ptr))) = ((u8)(_val))) + +/* +* Return 4-byte value in host byte ordering from 4-byte pointer in litten-endian system. +*/ +#define LE_P4BYTE_TO_HOST_4BYTE(__pStart) (le32_to_cpu(*((u32 *)(__pStart)))) +#define LE_P2BYTE_TO_HOST_2BYTE(__pStart) (le16_to_cpu(*((u16 *)(__pStart)))) +#define LE_P1BYTE_TO_HOST_1BYTE(__pStart) ((*((u8 *)(__pStart)))) + +/* +* Return 4-byte value in host byte ordering from 4-byte pointer in big-endian system. +*/ +#define BE_P4BYTE_TO_HOST_4BYTE(__pStart) (be32_to_cpu(*((u32 *)(__pStart)))) +#define BE_P2BYTE_TO_HOST_2BYTE(__pStart) (be16_to_cpu(*((u16 *)(__pStart)))) +#define BE_P1BYTE_TO_HOST_1BYTE(__pStart) ((*((u8 *)(__pStart)))) + +/* +* Translate subfield (continuous bits in little-endian) of 4-byte value in LE byte to +* 4-byte value in host byte ordering. +*/ +#define LE_BITS_TO_4BYTE(__pStart, __BitOffset, __BitLen) \ + ((LE_P4BYTE_TO_HOST_4BYTE(__pStart) >> (__BitOffset)) & BIT_LEN_MASK_32(__BitLen)) + +#define LE_BITS_TO_2BYTE(__pStart, __BitOffset, __BitLen) \ + ((LE_P2BYTE_TO_HOST_2BYTE(__pStart) >> (__BitOffset)) & BIT_LEN_MASK_16(__BitLen)) + +#define LE_BITS_TO_1BYTE(__pStart, __BitOffset, __BitLen) \ + ((LE_P1BYTE_TO_HOST_1BYTE(__pStart) >> (__BitOffset)) & BIT_LEN_MASK_8(__BitLen)) + +/* +* Translate subfield (continuous bits in big-endian) of 4-byte value in BE byte to +* 4-byte value in host byte ordering. +*/ +#define BE_BITS_TO_4BYTE(__pStart, __BitOffset, __BitLen) \ + ((BE_P4BYTE_TO_HOST_4BYTE(__pStart) >> (__BitOffset)) & BIT_LEN_MASK_32(__BitLen)) + +#define BE_BITS_TO_2BYTE(__pStart, __BitOffset, __BitLen) \ + ((BE_P2BYTE_TO_HOST_2BYTE(__pStart) >> (__BitOffset)) & BIT_LEN_MASK_16(__BitLen)) + +#define BE_BITS_TO_1BYTE(__pStart, __BitOffset, __BitLen) \ + ((BE_P1BYTE_TO_HOST_1BYTE(__pStart) >> (__BitOffset)) & BIT_LEN_MASK_8(__BitLen)) + +/* +* Mask subfield (continuous bits in little-endian) of 4-byte value in LE byte oredering +* and return the result in 4-byte value in host byte ordering. +*/ +#define LE_BITS_CLEARED_TO_4BYTE(__pStart, __BitOffset, __BitLen) \ + (LE_P4BYTE_TO_HOST_4BYTE(__pStart) & (~BIT_OFFSET_LEN_MASK_32(__BitOffset, __BitLen))) + +#define LE_BITS_CLEARED_TO_2BYTE(__pStart, __BitOffset, __BitLen) \ + (LE_P2BYTE_TO_HOST_2BYTE(__pStart) & (~BIT_OFFSET_LEN_MASK_16(__BitOffset, __BitLen))) + +#define LE_BITS_CLEARED_TO_1BYTE(__pStart, __BitOffset, __BitLen) \ + (LE_P1BYTE_TO_HOST_1BYTE(__pStart) & ((u8)(~BIT_OFFSET_LEN_MASK_8(__BitOffset, __BitLen)))) + +/* +* Mask subfield (continuous bits in big-endian) of 4-byte value in BE byte oredering +* and return the result in 4-byte value in host byte ordering. +*/ +#define BE_BITS_CLEARED_TO_4BYTE(__pStart, __BitOffset, __BitLen) \ + (BE_P4BYTE_TO_HOST_4BYTE(__pStart) & (~BIT_OFFSET_LEN_MASK_32(__BitOffset, __BitLen))) + +#define BE_BITS_CLEARED_TO_2BYTE(__pStart, __BitOffset, __BitLen) \ + (BE_P2BYTE_TO_HOST_2BYTE(__pStart) & (~BIT_OFFSET_LEN_MASK_16(__BitOffset, __BitLen))) + +#define BE_BITS_CLEARED_TO_1BYTE(__pStart, __BitOffset, __BitLen) \ + (BE_P1BYTE_TO_HOST_1BYTE(__pStart) & (~BIT_OFFSET_LEN_MASK_8(__BitOffset, __BitLen))) + +/* +* Set subfield of little-endian 4-byte value to specified value. +*/ +#define SET_BITS_TO_LE_4BYTE(__pStart, __BitOffset, __BitLen, __Value) \ + do { \ + if (__BitOffset == 0 && __BitLen == 32) \ + WriteLE4Byte(__pStart, __Value); \ + else { \ + WriteLE4Byte(__pStart, \ + LE_BITS_CLEARED_TO_4BYTE(__pStart, __BitOffset, __BitLen) \ + | \ + ((((u32)__Value) & BIT_LEN_MASK_32(__BitLen)) << (__BitOffset)) \ + ); \ + } \ + } while (0) + +#define SET_BITS_TO_LE_2BYTE(__pStart, __BitOffset, __BitLen, __Value) \ + do { \ + if (__BitOffset == 0 && __BitLen == 16) \ + WriteLE2Byte(__pStart, __Value); \ + else { \ + WriteLE2Byte(__pStart, \ + LE_BITS_CLEARED_TO_2BYTE(__pStart, __BitOffset, __BitLen) \ + | \ + ((((u16)__Value) & BIT_LEN_MASK_16(__BitLen)) << (__BitOffset)) \ + ); \ + } \ + } while (0) + +#define SET_BITS_TO_LE_1BYTE(__pStart, __BitOffset, __BitLen, __Value) \ + do { \ + if (__BitOffset == 0 && __BitLen == 8) \ + WriteLE1Byte(__pStart, __Value); \ + else { \ + WriteLE1Byte(__pStart, \ + LE_BITS_CLEARED_TO_1BYTE(__pStart, __BitOffset, __BitLen) \ + | \ + ((((u8)__Value) & BIT_LEN_MASK_8(__BitLen)) << (__BitOffset)) \ + ); \ + } \ + } while (0) + +/* +* Set subfield of big-endian 4-byte value to specified value. +*/ +#define SET_BITS_TO_BE_4BYTE(__pStart, __BitOffset, __BitLen, __Value) \ + do { \ + if (__BitOffset == 0 && __BitLen == 32) \ + WriteBE4Byte(__pStart, __Value); \ + else { \ + WriteBE4Byte(__pStart, \ + BE_BITS_CLEARED_TO_4BYTE(__pStart, __BitOffset, __BitLen) \ + | \ + ((((u32)__Value) & BIT_LEN_MASK_32(__BitLen)) << (__BitOffset)) \ + ); \ + } \ + } while (0) + +#define SET_BITS_TO_BE_2BYTE(__pStart, __BitOffset, __BitLen, __Value) \ + do { \ + if (__BitOffset == 0 && __BitLen == 16) \ + WriteBE2Byte(__pStart, __Value); \ + else { \ + WriteBE2Byte(__pStart, \ + BE_BITS_CLEARED_TO_2BYTE(__pStart, __BitOffset, __BitLen) \ + | \ + ((((u16)__Value) & BIT_LEN_MASK_16(__BitLen)) << (__BitOffset)) \ + ); \ + } \ + } while (0) + +#define SET_BITS_TO_BE_1BYTE(__pStart, __BitOffset, __BitLen, __Value) \ + do { \ + if (__BitOffset == 0 && __BitLen == 8) \ + WriteBE1Byte(__pStart, __Value); \ + else { \ + WriteBE1Byte(__pStart, \ + BE_BITS_CLEARED_TO_1BYTE(__pStart, __BitOffset, __BitLen) \ + | \ + ((((u8)__Value) & BIT_LEN_MASK_8(__BitLen)) << (__BitOffset)) \ + ); \ + } \ + } while (0) + +/* Get the N-bytes aligment offset from the current length */ +#define N_BYTE_ALIGMENT(__Value, __Aligment) ((__Aligment == 1) ? (__Value) : (((__Value + __Aligment - 1) / __Aligment) * __Aligment)) + +typedef unsigned char BOOLEAN, *PBOOLEAN, boolean; + +#define TEST_FLAG(__Flag, __testFlag) (((__Flag) & (__testFlag)) != 0) +#define SET_FLAG(__Flag, __setFlag) ((__Flag) |= __setFlag) +#define CLEAR_FLAG(__Flag, __clearFlag) ((__Flag) &= ~(__clearFlag)) +#define CLEAR_FLAGS(__Flag) ((__Flag) = 0) +#define TEST_FLAGS(__Flag, __testFlags) (((__Flag) & (__testFlags)) == (__testFlags)) + +#endif /* __BASIC_TYPES_H__ */ diff --git a/include/byteorder/big_endian.h b/include/byteorder/big_endian.h new file mode 100644 index 0000000..6b1dc44 --- /dev/null +++ b/include/byteorder/big_endian.h @@ -0,0 +1,82 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _LINUX_BYTEORDER_BIG_ENDIAN_H +#define _LINUX_BYTEORDER_BIG_ENDIAN_H + +#ifndef __BIG_ENDIAN + #define __BIG_ENDIAN 4321 +#endif +#ifndef __BIG_ENDIAN_BITFIELD + #define __BIG_ENDIAN_BITFIELD +#endif + +#include + +#define __constant_htonl(x) ((__u32)(x)) +#define __constant_ntohl(x) ((__u32)(x)) +#define __constant_htons(x) ((__u16)(x)) +#define __constant_ntohs(x) ((__u16)(x)) +#define __constant_cpu_to_le64(x) ___constant_swab64((x)) +#define __constant_le64_to_cpu(x) ___constant_swab64((x)) +#define __constant_cpu_to_le32(x) ___constant_swab32((x)) +#define __constant_le32_to_cpu(x) ___constant_swab32((x)) +#define __constant_cpu_to_le16(x) ___constant_swab16((x)) +#define __constant_le16_to_cpu(x) ___constant_swab16((x)) +#define __constant_cpu_to_be64(x) ((__u64)(x)) +#define __constant_be64_to_cpu(x) ((__u64)(x)) +#define __constant_cpu_to_be32(x) ((__u32)(x)) +#define __constant_be32_to_cpu(x) ((__u32)(x)) +#define __constant_cpu_to_be16(x) ((__u16)(x)) +#define __constant_be16_to_cpu(x) ((__u16)(x)) +#define __cpu_to_le64(x) __swab64((x)) +#define __le64_to_cpu(x) __swab64((x)) +#define __cpu_to_le32(x) __swab32((x)) +#define __le32_to_cpu(x) __swab32((x)) +#define __cpu_to_le16(x) __swab16((x)) +#define __le16_to_cpu(x) __swab16((x)) +#define __cpu_to_be64(x) ((__u64)(x)) +#define __be64_to_cpu(x) ((__u64)(x)) +#define __cpu_to_be32(x) ((__u32)(x)) +#define __be32_to_cpu(x) ((__u32)(x)) +#define __cpu_to_be16(x) ((__u16)(x)) +#define __be16_to_cpu(x) ((__u16)(x)) +#define __cpu_to_le64p(x) __swab64p((x)) +#define __le64_to_cpup(x) __swab64p((x)) +#define __cpu_to_le32p(x) __swab32p((x)) +#define __le32_to_cpup(x) __swab32p((x)) +#define __cpu_to_le16p(x) __swab16p((x)) +#define __le16_to_cpup(x) __swab16p((x)) +#define __cpu_to_be64p(x) (*(__u64 *)(x)) +#define __be64_to_cpup(x) (*(__u64 *)(x)) +#define __cpu_to_be32p(x) (*(__u32 *)(x)) +#define __be32_to_cpup(x) (*(__u32 *)(x)) +#define __cpu_to_be16p(x) (*(__u16 *)(x)) +#define __be16_to_cpup(x) (*(__u16 *)(x)) +#define __cpu_to_le64s(x) __swab64s((x)) +#define __le64_to_cpus(x) __swab64s((x)) +#define __cpu_to_le32s(x) __swab32s((x)) +#define __le32_to_cpus(x) __swab32s((x)) +#define __cpu_to_le16s(x) __swab16s((x)) +#define __le16_to_cpus(x) __swab16s((x)) +#define __cpu_to_be64s(x) do {} while (0) +#define __be64_to_cpus(x) do {} while (0) +#define __cpu_to_be32s(x) do {} while (0) +#define __be32_to_cpus(x) do {} while (0) +#define __cpu_to_be16s(x) do {} while (0) +#define __be16_to_cpus(x) do {} while (0) + +#include + +#endif /* _LINUX_BYTEORDER_BIG_ENDIAN_H */ diff --git a/include/byteorder/generic.h b/include/byteorder/generic.h new file mode 100644 index 0000000..f85114b --- /dev/null +++ b/include/byteorder/generic.h @@ -0,0 +1,207 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _LINUX_BYTEORDER_GENERIC_H +#define _LINUX_BYTEORDER_GENERIC_H + +/* + * linux/byteorder_generic.h + * Generic Byte-reordering support + * + * Francois-Rene Rideau 19970707 + * gathered all the good ideas from all asm-foo/byteorder.h into one file, + * cleaned them up. + * I hope it is compliant with non-GCC compilers. + * I decided to put __BYTEORDER_HAS_U64__ in byteorder.h, + * because I wasn't sure it would be ok to put it in types.h + * Upgraded it to 2.1.43 + * Francois-Rene Rideau 19971012 + * Upgraded it to 2.1.57 + * to please Linus T., replaced huge #ifdef's between little/big endian + * by nestedly #include'd files. + * Francois-Rene Rideau 19971205 + * Made it to 2.1.71; now a facelift: + * Put files under include/linux/byteorder/ + * Split swab from generic support. + * + * TODO: + * = Regular kernel maintainers could also replace all these manual + * byteswap macros that remain, disseminated among drivers, + * after some grep or the sources... + * = Linus might want to rename all these macros and files to fit his taste, + * to fit his personal naming scheme. + * = it seems that a few drivers would also appreciate + * nybble swapping support... + * = every architecture could add their byteswap macro in asm/byteorder.h + * see how some architectures already do (i386, alpha, ppc, etc) + * = cpu_to_beXX and beXX_to_cpu might some day need to be well + * distinguished throughout the kernel. This is not the case currently, + * since little endian, big endian, and pdp endian machines needn't it. + * But this might be the case for, say, a port of Linux to 20/21 bit + * architectures (and F21 Linux addict around?). + */ + +/* + * The following macros are to be defined by : + * + * Conversion of long and short int between network and host format + * ntohl(__u32 x) + * ntohs(__u16 x) + * htonl(__u32 x) + * htons(__u16 x) + * It seems that some programs (which? where? or perhaps a standard? POSIX?) + * might like the above to be functions, not macros (why?). + * if that's true, then detect them, and take measures. + * Anyway, the measure is: define only ___ntohl as a macro instead, + * and in a separate file, have + * unsigned long inline ntohl(x){return ___ntohl(x);} + * + * The same for constant arguments + * __constant_ntohl(__u32 x) + * __constant_ntohs(__u16 x) + * __constant_htonl(__u32 x) + * __constant_htons(__u16 x) + * + * Conversion of XX-bit integers (16- 32- or 64-) + * between native CPU format and little/big endian format + * 64-bit stuff only defined for proper architectures + * cpu_to_[bl]eXX(__uXX x) + * [bl]eXX_to_cpu(__uXX x) + * + * The same, but takes a pointer to the value to convert + * cpu_to_[bl]eXXp(__uXX x) + * [bl]eXX_to_cpup(__uXX x) + * + * The same, but change in situ + * cpu_to_[bl]eXXs(__uXX x) + * [bl]eXX_to_cpus(__uXX x) + * + * See asm-foo/byteorder.h for examples of how to provide + * architecture-optimized versions + * + */ + + +#if defined(PLATFORM_LINUX) || defined(PLATFORM_WINDOWS) || defined(PLATFORM_MPIXEL) || defined(PLATFORM_FREEBSD) + /* + * inside the kernel, we can use nicknames; + * outside of it, we must avoid POSIX namespace pollution... + */ + #define cpu_to_le64 __cpu_to_le64 + #define le64_to_cpu __le64_to_cpu + #define cpu_to_le32 __cpu_to_le32 + #define le32_to_cpu __le32_to_cpu + #define cpu_to_le16 __cpu_to_le16 + #define le16_to_cpu __le16_to_cpu + #define cpu_to_be64 __cpu_to_be64 + #define be64_to_cpu __be64_to_cpu + #define cpu_to_be32 __cpu_to_be32 + #define be32_to_cpu __be32_to_cpu + #define cpu_to_be16 __cpu_to_be16 + #define be16_to_cpu __be16_to_cpu + #define cpu_to_le64p __cpu_to_le64p + #define le64_to_cpup __le64_to_cpup + #define cpu_to_le32p __cpu_to_le32p + #define le32_to_cpup __le32_to_cpup + #define cpu_to_le16p __cpu_to_le16p + #define le16_to_cpup __le16_to_cpup + #define cpu_to_be64p __cpu_to_be64p + #define be64_to_cpup __be64_to_cpup + #define cpu_to_be32p __cpu_to_be32p + #define be32_to_cpup __be32_to_cpup + #define cpu_to_be16p __cpu_to_be16p + #define be16_to_cpup __be16_to_cpup + #define cpu_to_le64s __cpu_to_le64s + #define le64_to_cpus __le64_to_cpus + #define cpu_to_le32s __cpu_to_le32s + #define le32_to_cpus __le32_to_cpus + #define cpu_to_le16s __cpu_to_le16s + #define le16_to_cpus __le16_to_cpus + #define cpu_to_be64s __cpu_to_be64s + #define be64_to_cpus __be64_to_cpus + #define cpu_to_be32s __cpu_to_be32s + #define be32_to_cpus __be32_to_cpus + #define cpu_to_be16s __cpu_to_be16s + #define be16_to_cpus __be16_to_cpus +#endif + + +/* + * Handle ntohl and suches. These have various compatibility + * issues - like we want to give the prototype even though we + * also have a macro for them in case some strange program + * wants to take the address of the thing or something.. + * + * Note that these used to return a "long" in libc5, even though + * long is often 64-bit these days.. Thus the casts. + * + * They have to be macros in order to do the constant folding + * correctly - if the argument passed into a inline function + * it is no longer constant according to gcc.. + */ + +#undef ntohl +#undef ntohs +#undef htonl +#undef htons + +/* + * Do the prototypes. Somebody might want to take the + * address or some such sick thing.. + */ +#if defined(PLATFORM_LINUX) || (defined(__GLIBC__) && __GLIBC__ >= 2) + extern __u32 ntohl(__u32); + extern __u32 htonl(__u32); +#else /* defined(PLATFORM_LINUX) || (defined (__GLIBC__) && __GLIBC__ >= 2) */ + #ifndef PLATFORM_FREEBSD + extern unsigned long int ntohl(unsigned long int); + extern unsigned long int htonl(unsigned long int); + #endif +#endif +#ifndef PLATFORM_FREEBSD + extern unsigned short int ntohs(unsigned short int); + extern unsigned short int htons(unsigned short int); +#endif + +#if defined(__GNUC__) && (__GNUC__ >= 2) && defined(__OPTIMIZE__) || defined(PLATFORM_MPIXEL) + + #define ___htonl(x) __cpu_to_be32(x) + #define ___htons(x) __cpu_to_be16(x) + #define ___ntohl(x) __be32_to_cpu(x) + #define ___ntohs(x) __be16_to_cpu(x) + + #if defined(PLATFORM_LINUX) || (defined(__GLIBC__) && __GLIBC__ >= 2) + #define htonl(x) ___htonl(x) + #define ntohl(x) ___ntohl(x) + #else + #define htonl(x) ((unsigned long)___htonl(x)) + #define ntohl(x) ((unsigned long)___ntohl(x)) + #endif + #define htons(x) ___htons(x) + #define ntohs(x) ___ntohs(x) + +#endif /* OPTIMIZE */ + + +#if defined(PLATFORM_WINDOWS) + + #define htonl(x) __cpu_to_be32(x) + #define ntohl(x) __be32_to_cpu(x) + #define htons(x) __cpu_to_be16(x) + #define ntohs(x) __be16_to_cpu(x) + + +#endif + +#endif /* _LINUX_BYTEORDER_GENERIC_H */ diff --git a/include/byteorder/little_endian.h b/include/byteorder/little_endian.h new file mode 100644 index 0000000..c4b6451 --- /dev/null +++ b/include/byteorder/little_endian.h @@ -0,0 +1,84 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _LINUX_BYTEORDER_LITTLE_ENDIAN_H +#define _LINUX_BYTEORDER_LITTLE_ENDIAN_H + +#ifndef __LITTLE_ENDIAN + #define __LITTLE_ENDIAN 1234 +#endif +#ifndef __LITTLE_ENDIAN_BITFIELD + #define __LITTLE_ENDIAN_BITFIELD +#endif + +#include + +#ifndef __constant_htonl + #define __constant_htonl(x) ___constant_swab32((x)) + #define __constant_ntohl(x) ___constant_swab32((x)) + #define __constant_htons(x) ___constant_swab16((x)) + #define __constant_ntohs(x) ___constant_swab16((x)) + #define __constant_cpu_to_le64(x) ((__u64)(x)) + #define __constant_le64_to_cpu(x) ((__u64)(x)) + #define __constant_cpu_to_le32(x) ((__u32)(x)) + #define __constant_le32_to_cpu(x) ((__u32)(x)) + #define __constant_cpu_to_le16(x) ((__u16)(x)) + #define __constant_le16_to_cpu(x) ((__u16)(x)) + #define __constant_cpu_to_be64(x) ___constant_swab64((x)) + #define __constant_be64_to_cpu(x) ___constant_swab64((x)) + #define __constant_cpu_to_be32(x) ___constant_swab32((x)) + #define __constant_be32_to_cpu(x) ___constant_swab32((x)) + #define __constant_cpu_to_be16(x) ___constant_swab16((x)) + #define __constant_be16_to_cpu(x) ___constant_swab16((x)) + #define __cpu_to_le64(x) ((__u64)(x)) + #define __le64_to_cpu(x) ((__u64)(x)) + #define __cpu_to_le32(x) ((__u32)(x)) + #define __le32_to_cpu(x) ((__u32)(x)) + #define __cpu_to_le16(x) ((__u16)(x)) + #define __le16_to_cpu(x) ((__u16)(x)) + #define __cpu_to_be64(x) __swab64((x)) + #define __be64_to_cpu(x) __swab64((x)) + #define __cpu_to_be32(x) __swab32((x)) + #define __be32_to_cpu(x) __swab32((x)) + #define __cpu_to_be16(x) __swab16((x)) + #define __be16_to_cpu(x) __swab16((x)) + #define __cpu_to_le64p(x) (*(__u64 *)(x)) + #define __le64_to_cpup(x) (*(__u64 *)(x)) + #define __cpu_to_le32p(x) (*(__u32 *)(x)) + #define __le32_to_cpup(x) (*(__u32 *)(x)) + #define __cpu_to_le16p(x) (*(__u16 *)(x)) + #define __le16_to_cpup(x) (*(__u16 *)(x)) + #define __cpu_to_be64p(x) __swab64p((x)) + #define __be64_to_cpup(x) __swab64p((x)) + #define __cpu_to_be32p(x) __swab32p((x)) + #define __be32_to_cpup(x) __swab32p((x)) + #define __cpu_to_be16p(x) __swab16p((x)) + #define __be16_to_cpup(x) __swab16p((x)) + #define __cpu_to_le64s(x) do {} while (0) + #define __le64_to_cpus(x) do {} while (0) + #define __cpu_to_le32s(x) do {} while (0) + #define __le32_to_cpus(x) do {} while (0) + #define __cpu_to_le16s(x) do {} while (0) + #define __le16_to_cpus(x) do {} while (0) + #define __cpu_to_be64s(x) __swab64s((x)) + #define __be64_to_cpus(x) __swab64s((x)) + #define __cpu_to_be32s(x) __swab32s((x)) + #define __be32_to_cpus(x) __swab32s((x)) + #define __cpu_to_be16s(x) __swab16s((x)) + #define __be16_to_cpus(x) __swab16s((x)) +#endif /* __constant_htonl */ + +#include + +#endif /* _LINUX_BYTEORDER_LITTLE_ENDIAN_H */ diff --git a/include/byteorder/swab.h b/include/byteorder/swab.h new file mode 100644 index 0000000..a8dd46b --- /dev/null +++ b/include/byteorder/swab.h @@ -0,0 +1,136 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _LINUX_BYTEORDER_SWAB_H +#define _LINUX_BYTEORDER_SWAB_H + +#if !defined(CONFIG_PLATFORM_MSTAR) +#ifndef __u16 + typedef unsigned short __u16; +#endif + +#ifndef __u32 + typedef unsigned int __u32; +#endif + +#ifndef __u8 + typedef unsigned char __u8; +#endif + +#ifndef __u64 + typedef unsigned long long __u64; +#endif + + +__inline static __u16 ___swab16(__u16 x) +{ + __u16 __x = x; + return + (__u16)( + (((__u16)(__x)&(__u16)0x00ffU) << 8) | + (((__u16)(__x)&(__u16)0xff00U) >> 8)); + +} + +__inline static __u32 ___swab32(__u32 x) +{ + __u32 __x = (x); + return (__u32)( + (((__u32)(__x)&(__u32)0x000000ffUL) << 24) | + (((__u32)(__x)&(__u32)0x0000ff00UL) << 8) | + (((__u32)(__x)&(__u32)0x00ff0000UL) >> 8) | + (((__u32)(__x)&(__u32)0xff000000UL) >> 24)); +} + +__inline static __u64 ___swab64(__u64 x) +{ + __u64 __x = (x); + + return + (__u64)(\ + (__u64)(((__u64)(__x)&(__u64)0x00000000000000ffULL) << 56) | \ + (__u64)(((__u64)(__x)&(__u64)0x000000000000ff00ULL) << 40) | \ + (__u64)(((__u64)(__x)&(__u64)0x0000000000ff0000ULL) << 24) | \ + (__u64)(((__u64)(__x)&(__u64)0x00000000ff000000ULL) << 8) | \ + (__u64)(((__u64)(__x)&(__u64)0x000000ff00000000ULL) >> 8) | \ + (__u64)(((__u64)(__x)&(__u64)0x0000ff0000000000ULL) >> 24) | \ + (__u64)(((__u64)(__x)&(__u64)0x00ff000000000000ULL) >> 40) | \ + (__u64)(((__u64)(__x)&(__u64)0xff00000000000000ULL) >> 56)); + \ +} +#endif /* CONFIG_PLATFORM_MSTAR */ + +#ifndef __arch__swab16 +__inline static __u16 __arch__swab16(__u16 x) +{ + return ___swab16(x); +} + +#endif + +#ifndef __arch__swab32 +__inline static __u32 __arch__swab32(__u32 x) +{ + __u32 __tmp = (x) ; + return ___swab32(__tmp); +} +#endif + +#ifndef __arch__swab64 + +__inline static __u64 __arch__swab64(__u64 x) +{ + __u64 __tmp = (x) ; + return ___swab64(__tmp); +} + + +#endif + +#ifndef __swab16 + #define __swab16(x) __fswab16(x) + #define __swab32(x) __fswab32(x) + #define __swab64(x) __fswab64(x) +#endif /* __swab16 */ + +#ifdef PLATFORM_FREEBSD + __inline static __u16 __fswab16(__u16 x) +#else + __inline static const __u16 __fswab16(__u16 x) +#endif /* PLATFORM_FREEBSD */ +{ + return __arch__swab16(x); +} +#ifdef PLATFORM_FREEBSD + __inline static __u32 __fswab32(__u32 x) +#else + __inline static const __u32 __fswab32(__u32 x) +#endif /* PLATFORM_FREEBSD */ +{ + return __arch__swab32(x); +} + +#if defined(PLATFORM_LINUX) || defined(PLATFORM_WINDOWS) + #define swab16 __swab16 + #define swab32 __swab32 + #define swab64 __swab64 + #define swab16p __swab16p + #define swab32p __swab32p + #define swab64p __swab64p + #define swab16s __swab16s + #define swab32s __swab32s + #define swab64s __swab64s +#endif + +#endif /* _LINUX_BYTEORDER_SWAB_H */ diff --git a/include/byteorder/swabb.h b/include/byteorder/swabb.h new file mode 100644 index 0000000..634519a --- /dev/null +++ b/include/byteorder/swabb.h @@ -0,0 +1,151 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _LINUX_BYTEORDER_SWABB_H +#define _LINUX_BYTEORDER_SWABB_H + +/* + * linux/byteorder/swabb.h + * SWAp Bytes Bizarrely + * swaHHXX[ps]?(foo) + * + * Support for obNUXIous pdp-endian and other bizarre architectures. + * Will Linux ever run on such ancient beasts? if not, this file + * will be but a programming pearl. Still, it's a reminder that we + * shouldn't be making too many assumptions when trying to be portable. + * + */ + +/* + * Meaning of the names I chose (vaxlinux people feel free to correct them): + * swahw32 swap 16-bit half-words in a 32-bit word + * swahb32 swap 8-bit halves of each 16-bit half-word in a 32-bit word + * + * No 64-bit support yet. I don't know NUXI conventions for long longs. + * I guarantee it will be a mess when it's there, though :-> + * It will be even worse if there are conflicting 64-bit conventions. + * Hopefully, no one ever used 64-bit objects on NUXI machines. + * + */ + +#define ___swahw32(x) \ + ({ \ + __u32 __x = (x); \ + ((__u32)(\ + (((__u32)(__x) & (__u32)0x0000ffffUL) << 16) | \ + (((__u32)(__x) & (__u32)0xffff0000UL) >> 16))); \ + }) +#define ___swahb32(x) \ + ({ \ + __u32 __x = (x); \ + ((__u32)(\ + (((__u32)(__x) & (__u32)0x00ff00ffUL) << 8) | \ + (((__u32)(__x) & (__u32)0xff00ff00UL) >> 8))); \ + }) + +#define ___constant_swahw32(x) \ + ((__u32)(\ + (((__u32)(x) & (__u32)0x0000ffffUL) << 16) | \ + (((__u32)(x) & (__u32)0xffff0000UL) >> 16))) +#define ___constant_swahb32(x) \ + ((__u32)(\ + (((__u32)(x) & (__u32)0x00ff00ffUL) << 8) | \ + (((__u32)(x) & (__u32)0xff00ff00UL) >> 8))) + +/* + * provide defaults when no architecture-specific optimization is detected + */ +#ifndef __arch__swahw32 + #define __arch__swahw32(x) ___swahw32(x) +#endif +#ifndef __arch__swahb32 + #define __arch__swahb32(x) ___swahb32(x) +#endif + +#ifndef __arch__swahw32p + #define __arch__swahw32p(x) __swahw32(*(x)) +#endif +#ifndef __arch__swahb32p + #define __arch__swahb32p(x) __swahb32(*(x)) +#endif + +#ifndef __arch__swahw32s + #define __arch__swahw32s(x) do { *(x) = __swahw32p((x)); } while (0) +#endif +#ifndef __arch__swahb32s + #define __arch__swahb32s(x) do { *(x) = __swahb32p((x)); } while (0) +#endif + + +/* + * Allow constant folding + */ +#if defined(__GNUC__) && (__GNUC__ >= 2) && defined(__OPTIMIZE__) +# define __swahw32(x) \ + (__builtin_constant_p((__u32)(x)) ? \ + ___swahw32((x)) : \ + __fswahw32((x))) +# define __swahb32(x) \ + (__builtin_constant_p((__u32)(x)) ? \ + ___swahb32((x)) : \ + __fswahb32((x))) +#else +# define __swahw32(x) __fswahw32(x) +# define __swahb32(x) __fswahb32(x) +#endif /* OPTIMIZE */ + + +__inline static__ __const__ __u32 __fswahw32(__u32 x) +{ + return __arch__swahw32(x); +} +__inline static__ __u32 __swahw32p(__u32 *x) +{ + return __arch__swahw32p(x); +} +__inline static__ void __swahw32s(__u32 *addr) +{ + __arch__swahw32s(addr); +} + + +__inline static__ __const__ __u32 __fswahb32(__u32 x) +{ + return __arch__swahb32(x); +} +__inline static__ __u32 __swahb32p(__u32 *x) +{ + return __arch__swahb32p(x); +} +__inline static__ void __swahb32s(__u32 *addr) +{ + __arch__swahb32s(addr); +} + +#ifdef __BYTEORDER_HAS_U64__ + /* + * Not supported yet + */ +#endif /* __BYTEORDER_HAS_U64__ */ + +#if defined(PLATFORM_LINUX) + #define swahw32 __swahw32 + #define swahb32 __swahb32 + #define swahw32p __swahw32p + #define swahb32p __swahb32p + #define swahw32s __swahw32s + #define swahb32s __swahb32s +#endif + +#endif /* _LINUX_BYTEORDER_SWABB_H */ diff --git a/include/circ_buf.h b/include/circ_buf.h new file mode 100644 index 0000000..7a5b8ef --- /dev/null +++ b/include/circ_buf.h @@ -0,0 +1,23 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __CIRC_BUF_H_ +#define __CIRC_BUF_H_ 1 + +#define CIRC_CNT(head,tail,size) (((head) - (tail)) & ((size)-1)) + +#define CIRC_SPACE(head,tail,size) CIRC_CNT((tail),((head)+1),(size)) + +#endif //_CIRC_BUF_H_ + diff --git a/include/cmd_osdep.h b/include/cmd_osdep.h new file mode 100644 index 0000000..e4ba2b6 --- /dev/null +++ b/include/cmd_osdep.h @@ -0,0 +1,26 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __CMD_OSDEP_H_ +#define __CMD_OSDEP_H_ + + +extern sint _rtw_init_cmd_priv(struct cmd_priv *pcmdpriv); +extern sint _rtw_init_evt_priv(struct evt_priv *pevtpriv); +extern void _rtw_free_evt_priv(struct evt_priv *pevtpriv); +extern void _rtw_free_cmd_priv(struct cmd_priv *pcmdpriv); +extern sint _rtw_enqueue_cmd(_queue *queue, struct cmd_obj *obj, bool to_head); +extern struct cmd_obj *_rtw_dequeue_cmd(_queue *queue); + +#endif diff --git a/include/cmn_info/rtw_sta_info.h b/include/cmn_info/rtw_sta_info.h new file mode 100644 index 0000000..d4de0e5 --- /dev/null +++ b/include/cmn_info/rtw_sta_info.h @@ -0,0 +1,279 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program; if not, write to the Free Software Foundation, Inc., + * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA + * + * + ******************************************************************************/ + + /*This header file is for all driver teams to use the same station info. +If you want to change this file please make sure notify all driver teams maintainers.*/ + +/*Created by YuChen 20170301*/ + +#ifndef __INC_RTW_STA_INFO_H +#define __INC_RTW_STA_INFO_H + +/*--------------------Define ---------------------------------------*/ + +#define STA_DM_CTRL_ACTIVE BIT(0) +#define STA_DM_CTRL_CFO_TRACKING BIT(1) + +#ifdef CONFIG_BEAMFORMING +#define BEAMFORMING_HT_BEAMFORMER_ENABLE BIT(0) /*Declare sta support beamformer*/ +#define BEAMFORMING_HT_BEAMFORMEE_ENABLE BIT(1) /*Declare sta support beamformee*/ +#define BEAMFORMING_HT_BEAMFORMER_TEST BIT(2) /*Transmiting Beamforming no matter the target supports it or not*/ +#define BEAMFORMING_HT_BEAMFORMER_STEER_NUM (BIT(4)|BIT(5)) /*Sta Bfer's capability*/ +#define BEAMFORMING_HT_BEAMFORMEE_CHNL_EST_CAP (BIT(6)|BIT(7)) /*Sta BFee's capability*/ + +#define BEAMFORMING_VHT_BEAMFORMER_ENABLE BIT(0) /*Declare sta support beamformer*/ +#define BEAMFORMING_VHT_BEAMFORMEE_ENABLE BIT(1) /*Declare sta support beamformee*/ +#define BEAMFORMING_VHT_MU_MIMO_AP_ENABLE BIT(2) /*Declare sta support MU beamformer*/ +#define BEAMFORMING_VHT_MU_MIMO_STA_ENABLE BIT(3) /*Declare sta support MU beamformer*/ +#define BEAMFORMING_VHT_BEAMFORMER_TEST BIT(4) /*Transmiting Beamforming no matter the target supports it or not*/ +#define BEAMFORMING_VHT_BEAMFORMER_STS_CAP (BIT(8)|BIT(9)|BIT(10)) /*Sta BFee's capability*/ +#define BEAMFORMING_VHT_BEAMFORMEE_SOUND_DIM (BIT(12)|BIT(13)|BIT(14)) /*Sta Bfer's capability*/ +#endif + +#define HT_STBC_EN BIT(0) +#define VHT_STBC_EN BIT(1) + +#define HT_LDPC_EN BIT(0) +#define VHT_LDPC_EN BIT(1) + +#define SM_PS_STATIC 0 +#define SM_PS_DYNAMIC 1 +#define SM_PS_INVALID 2 +#define SM_PS_DISABLE 3 + + +/*cmn_sta_info.ra_sta_info.txrx_state*/ +#define TX_STATE 0 +#define RX_STATE 1 +#define BI_DIRECTION_STATE 2 + +/*--------------------Define Enum-----------------------------------*/ +enum channel_width { + CHANNEL_WIDTH_20 = 0, + CHANNEL_WIDTH_40 = 1, + CHANNEL_WIDTH_80 = 2, + CHANNEL_WIDTH_160 = 3, + CHANNEL_WIDTH_80_80 = 4, + CHANNEL_WIDTH_5 = 5, + CHANNEL_WIDTH_10 = 6, + CHANNEL_WIDTH_MAX = 7, +}; + +enum rf_type { + RF_1T1R = 0, + RF_1T2R = 1, + RF_2T2R = 2, + RF_2T3R = 3, + RF_2T4R = 4, + RF_3T3R = 5, + RF_3T4R = 6, + RF_4T4R = 7, + RF_4T3R = 8, + RF_4T2R = 9, + RF_4T1R = 10, + RF_3T2R = 11, + RF_3T1R = 12, + RF_2T1R = 13, + RF_1T4R = 14, + RF_1T3R = 15, + RF_TYPE_MAX, +}; + +enum bb_path { + BB_PATH_NON = 0, + BB_PATH_A = 0x00000001, + BB_PATH_B = 0x00000002, + BB_PATH_C = 0x00000004, + BB_PATH_D = 0x00000008, + + BB_PATH_AB = (BB_PATH_A | BB_PATH_B), + BB_PATH_AC = (BB_PATH_A | BB_PATH_C), + BB_PATH_AD = (BB_PATH_A | BB_PATH_D), + BB_PATH_BC = (BB_PATH_B | BB_PATH_C), + BB_PATH_BD = (BB_PATH_B | BB_PATH_D), + BB_PATH_CD = (BB_PATH_C | BB_PATH_D), + + BB_PATH_ABC = (BB_PATH_A | BB_PATH_B | BB_PATH_C), + BB_PATH_ABD = (BB_PATH_A | BB_PATH_B | BB_PATH_D), + BB_PATH_ACD = (BB_PATH_A | BB_PATH_C | BB_PATH_D), + BB_PATH_BCD = (BB_PATH_B | BB_PATH_C | BB_PATH_D), + + BB_PATH_ABCD = (BB_PATH_A | BB_PATH_B | BB_PATH_C | BB_PATH_D), + BB_PATH_AUTO = 0xff /*for path diversity*/ +}; + +enum rf_path { + RF_PATH_A = 0, + RF_PATH_B = 1, + RF_PATH_C = 2, + RF_PATH_D = 3, + RF_PATH_AB, + RF_PATH_AC, + RF_PATH_AD, + RF_PATH_BC, + RF_PATH_BD, + RF_PATH_CD, + RF_PATH_ABC, + RF_PATH_ABD, + RF_PATH_ACD, + RF_PATH_BCD, + RF_PATH_ABCD, +}; + +enum rf_syn { + RF_SYN0 = 0, + RF_SYN1 = 1, +}; + +enum rfc_mode { + rfc_4x4 = 0, + rfc_2x2 = 1, +}; + +enum wireless_set { + WIRELESS_CCK = 0x00000001, + WIRELESS_OFDM = 0x00000002, + WIRELESS_HT = 0x00000004, + WIRELESS_VHT = 0x00000008, +}; + +/*--------------------Define MACRO---------------------------------*/ + +/*--------------------Define Struct-----------------------------------*/ + +#ifdef CONFIG_BEAMFORMING +struct bf_cmn_info { + u8 ht_beamform_cap; /*Sta capablity*/ + u16 vht_beamform_cap; /*Sta capablity*/ + u16 p_aid; + u8 g_id; +}; +#endif +struct rssi_info { + s8 rssi; + s8 rssi_cck; + s8 rssi_ofdm; + u8 packet_map; + u8 ofdm_pkt_cnt; + u8 cck_pkt_cnt; + u16 cck_sum_power; + u8 is_send_rssi; + u8 valid_bit; + s16 rssi_acc; /*accumulate RSSI for per packet MA sum*/ +}; + +struct ra_sta_info { + u8 rate_id; /*[PHYDM] ratr_idx*/ + u8 rssi_level; /*[PHYDM]*/ + u8 is_first_connect:1; /*[PHYDM] CE: ra_rpt_linked, AP: H2C_rssi_rpt*/ + u8 is_support_sgi:1; /*[driver]*/ + u8 is_vht_enable:2; /*[driver]*/ + u8 disable_ra:1; /*[driver]*/ + u8 disable_pt:1; /*[driver] remove is_disable_power_training*/ + u8 txrx_state:2; /*[PHYDM] 0: Tx, 1:Rx, 2:bi-direction*/ + u8 is_noisy:1; /*[PHYDM]*/ + u8 curr_tx_rate; /*[PHYDM] FW->Driver*/ + enum channel_width ra_bw_mode; /*[Driver] max bandwidth, for RA only*/ + enum channel_width curr_tx_bw; /*[PHYDM] FW->Driver*/ + u8 curr_retry_ratio; /*[PHYDM] FW->Driver*/ + u64 ramask; +}; + +struct dtp_info { + u8 dyn_tx_power; /*Dynamic Tx power offset*/ + u8 last_tx_power; + boolean sta_is_alive; + u8 sta_tx_high_power_lvl:4; + u8 sta_last_dtp_lvl:4; +}; + +struct cmn_sta_info { + u16 dm_ctrl; /*[Driver]*/ + enum channel_width bw_mode; /*[Driver] max support BW*/ + u8 mac_id; /*[Driver]*/ + u8 mac_addr[6]; /*[Driver]*/ + u16 aid; /*[Driver]*/ + enum rf_type mimo_type; /*[Driver] sta XTXR*/ + struct rssi_info rssi_stat; /*[PHYDM]*/ + struct ra_sta_info ra_info; /*[Driver&PHYDM]*/ + u16 tx_moving_average_tp; /*[Driver] tx average MBps*/ + u16 rx_moving_average_tp; /*[Driver] rx average MBps*/ + u8 stbc_en:2; /*[Driver] really transmitt STBC*/ + u8 ldpc_en:2; /*[Driver] really transmitt LDPC*/ + enum wireless_set support_wireless_set;/*[Driver]*/ +#ifdef CONFIG_BEAMFORMING + struct bf_cmn_info bf_info; /*[Driver]*/ +#endif + u8 sm_ps:2; /*[Driver]*/ + struct dtp_info dtp_stat; /*[PHYDM] Dynamic Tx power offset*/ + /*u8 pw2cca_over_TH_cnt;*/ + /*u8 total_pw2cca_cnt;*/ +}; + +struct phydm_phyinfo_fw_struct { + u8 rx_rssi[4]; /* RSSI in 0~100 index */ +}; + +struct phydm_phyinfo_struct { + boolean physts_rpt_valid; /* @if physts_rpt_valid is false, please ignore the parsing result in this structure*/ + u8 rx_pwdb_all; + u8 signal_quality; /* OFDM: signal_quality=rx_mimo_signal_quality[0], CCK: signal qualityin 0-100 index. */ + u8 rx_mimo_signal_strength[4]; /* RSSI in 0~100 index */ + s8 rx_mimo_signal_quality[4]; /* OFDM: per-path's EVM translate to 0~100% , no used for CCK*/ + u8 rx_mimo_evm_dbm[4]; /* per-path's original EVM (dbm) */ + s16 cfo_short[4]; /* per-path's cfo_short */ + s16 cfo_tail[4]; /* per-path's cfo_tail */ + s8 rx_power; /* in dBm Translate from PWdB */ + s8 recv_signal_power; /* Real power in dBm for this packet, no beautification and aggregation. Keep this raw info to be used for the other procedures. */ + u8 bt_rx_rssi_percentage; + u8 signal_strength; /* in 0-100 index. */ + s8 rx_pwr[4]; /* per-path's pwdb */ + s8 rx_snr[4]; /* per-path's SNR */ + u8 ant_idx[4]; /*per-path's antenna index*/ +/*ODM_PHY_STATUS_NEW_TYPE_SUPPORT*/ + u8 rx_count:2; /* RX path counter---*/ + u8 band_width:3; + u8 rxsc:4; /* sub-channel---*/ + u8 channel; /* channel number---*/ + u8 is_mu_packet:1; /* is MU packet or not---boolean*/ + u8 is_beamformed:1; /* BF packet---boolean*/ + u8 cnt_pw2cca; + u8 cnt_cca2agc_rdy; +/*ODM_PHY_STATUS_NEW_TYPE_SUPPORT*/ + u8 rx_cck_evm; +}; + +struct phydm_perpkt_info_struct { + u8 data_rate; + u8 station_id; + u8 is_cck_rate: 1; + u8 rate_ss:3; /*spatial stream of data rate*/ + u8 is_packet_match_bssid:1; /*boolean*/ + u8 is_packet_to_self:1; /*boolean*/ + u8 is_packet_beacon:1; /*boolean*/ + u8 is_to_self:1; /*boolean*/ + u8 ppdu_cnt; +}; + +/*--------------------Export global variable----------------------------*/ + +/*--------------------Function declaration-----------------------------*/ + +#endif diff --git a/include/custom_gpio.h b/include/custom_gpio.h new file mode 100644 index 0000000..3c67735 --- /dev/null +++ b/include/custom_gpio.h @@ -0,0 +1,34 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __CUSTOM_GPIO_H__ +#define __CUSTOM_GPIO_H___ + +#include +#include + +typedef enum cust_gpio_modes { + WLAN_PWDN_ON, + WLAN_PWDN_OFF, + WLAN_POWER_ON, + WLAN_POWER_OFF, + WLAN_BT_PWDN_ON, + WLAN_BT_PWDN_OFF +} cust_gpio_modes_t; + +extern int rtw_wifi_gpio_init(void); +extern int rtw_wifi_gpio_deinit(void); +extern void rtw_wifi_gpio_wlan_ctrl(int onoff); + +#endif diff --git a/include/drv_conf.h b/include/drv_conf.h new file mode 100644 index 0000000..eb14e82 --- /dev/null +++ b/include/drv_conf.h @@ -0,0 +1,827 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __DRV_CONF_H__ +#define __DRV_CONF_H__ +#include "autoconf.h" +#include "hal_ic_cfg.h" + +#define CONFIG_RSSI_PRIORITY + +/* + * RTW_BUSY_DENY_SCAN control if scan would be denied by busy traffic. + * When this defined, BUSY_TRAFFIC_SCAN_DENY_PERIOD would be used to judge if + * scan request coming from scan UI. Scan request from scan UI would be + * exception and never be denied by busy traffic. + */ +#define RTW_BUSY_DENY_SCAN + +#ifdef CONFIG_RTW_REPEATER_SON + #ifndef CONFIG_AP + #define CONFIG_AP + #endif + #ifndef CONFIG_CONCURRENT_MODE + #define CONFIG_CONCURRENT_MODE + #endif + #ifndef CONFIG_BR_EXT + #define CONFIG_BR_EXT + #endif + #ifndef CONFIG_RTW_REPEATER_SON_ID + #define CONFIG_RTW_REPEATER_SON_ID 0x02040608 + #endif + //#define CONFIG_RTW_REPEATER_SON_ROOT + #ifndef CONFIG_RTW_REPEATER_SON_ROOT + #undef CONFIG_ROAMING_FLAG + #define CONFIG_ROAMING_FLAG 0x7 + #endif + #undef CONFIG_POWER_SAVING +#endif + +#if defined(CONFIG_MCC_MODE) && (!defined(CONFIG_CONCURRENT_MODE)) + + #error "Enable CONCURRENT_MODE before enable MCC MODE\n" + +#endif + +#if defined(CONFIG_MCC_MODE) && defined(CONFIG_BT_COEXIST) + + #error "Disable BT COEXIST before enable MCC MODE\n" + +#endif + +#if defined(CONFIG_MCC_MODE) && defined(CONFIG_TDLS) + + #error "Disable TDLS before enable MCC MODE\n" + +#endif + +#if defined(CONFIG_RTW_80211R) && !defined(CONFIG_LAYER2_ROAMING) + + #error "Enable CONFIG_LAYER2_ROAMING before enable CONFIG_RTW_80211R\n" + +#endif + +/* Default enable single wiphy if driver ver >= 5.9 */ +#define RTW_SINGLE_WIPHY + +#ifdef CONFIG_RTW_ANDROID + + #include + + #ifndef CONFIG_IOCTL_CFG80211 + #define CONFIG_IOCTL_CFG80211 + #endif + + #ifndef RTW_USE_CFG80211_STA_EVENT + #define RTW_USE_CFG80211_STA_EVENT + #endif + + #if (CONFIG_RTW_ANDROID > 4) + #ifndef CONFIG_RADIO_WORK + #define CONFIG_RADIO_WORK + #endif + #endif + + #if (CONFIG_RTW_ANDROID <= 7) + #ifdef RTW_SINGLE_WIPHY + #undef RTW_SINGLE_WIPHY + #endif + #endif + + #if (CONFIG_RTW_ANDROID >= 8) + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3,18,0)) + #ifndef CONFIG_RTW_WIFI_HAL + #define CONFIG_RTW_WIFI_HAL + #endif + #else + #error "Linux kernel version is too old\n" + #endif + #endif + + #if (CONFIG_RTW_ANDROID >= 11) + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5,4,0)) + #ifndef CONFIG_RTW_ANDROID_GKI + #define CONFIG_RTW_ANDROID_GKI + #endif + #endif + + #ifdef CONFIG_RTW_ANDROID_GKI + #ifdef CONFIG_ADAPTOR_INFO_CACHING_FILE + #undef CONFIG_ADAPTOR_INFO_CACHING_FILE + #endif + #endif + #endif + + #ifdef CONFIG_RTW_WIFI_HAL + #ifndef CONFIG_RTW_WIFI_HAL_DEBUG + //#define CONFIG_RTW_WIFI_HAL_DEBUG + #endif + #ifndef CONFIG_RTW_CFGVENDOR_LLSTATS + #define CONFIG_RTW_CFGVENDOR_LLSTATS + #endif + #if (CONFIG_RTW_ANDROID < 11) + #ifndef CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI + #define CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI + #endif + #else + #ifndef CONFIG_RTW_SCAN_RAND + #define CONFIG_RTW_SCAN_RAND + #endif + #endif + #ifndef CONFIG_RTW_CFGVENDOR_RSSIMONITOR + #define CONFIG_RTW_CFGVENDOR_RSSIMONITOR + #endif + #ifndef CONFIG_RTW_CFGVENDOR_WIFI_LOGGER + #define CONFIG_RTW_CFGVENDOR_WIFI_LOGGER + #endif + #if (CONFIG_RTW_ANDROID >= 10) + #ifndef CONFIG_RTW_CFGVENDOR_WIFI_OFFLOAD + //#define CONFIG_RTW_CFGVENDOR_WIFI_OFFLOAD + #endif + #ifndef CONFIG_RTW_HOSTAPD_ACS + #define CONFIG_RTW_HOSTAPD_ACS + #endif + #ifndef CONFIG_KERNEL_PATCH_EXTERNAL_AUTH + #define CONFIG_KERNEL_PATCH_EXTERNAL_AUTH + #endif + #ifndef CONFIG_RTW_ABORT_SCAN + #define CONFIG_RTW_ABORT_SCAN + #endif + #endif + #endif // CONFIG_RTW_WIFI_HAL + + + /* Some Android build will restart the UI while non-printable ascii is passed + * between java and c/c++ layer (JNI). We force CONFIG_VALIDATE_SSID + * for Android here. If you are sure there is no risk on your system about this, + * mask this macro define to support non-printable ascii ssid. + * #define CONFIG_VALIDATE_SSID */ + + /* Android expect dbm as the rx signal strength unit */ + #define CONFIG_SIGNAL_DISPLAY_DBM + +#else // for Linux + + #ifdef CONFIG_IOCTL_CFG80211 + #ifndef CONFIG_RTW_SCAN_RAND + #define CONFIG_RTW_SCAN_RAND + #endif + #endif + +#endif // CONFIG_RTW_ANDROID + +/* +#if defined(CONFIG_HAS_EARLYSUSPEND) && defined(CONFIG_RESUME_IN_WORKQUEUE) + #warning "You have CONFIG_HAS_EARLYSUSPEND enabled in your system, we disable CONFIG_RESUME_IN_WORKQUEUE automatically" + #undef CONFIG_RESUME_IN_WORKQUEUE +#endif + +#if defined(CONFIG_ANDROID_POWER) && defined(CONFIG_RESUME_IN_WORKQUEUE) + #warning "You have CONFIG_ANDROID_POWER enabled in your system, we disable CONFIG_RESUME_IN_WORKQUEUE automatically" + #undef CONFIG_RESUME_IN_WORKQUEUE +#endif +*/ + +#ifdef CONFIG_RESUME_IN_WORKQUEUE /* this can be removed, because there is no case for this... */ + #if !defined(CONFIG_WAKELOCK) && !defined(CONFIG_ANDROID_POWER) + #error "enable CONFIG_RESUME_IN_WORKQUEUE without CONFIG_WAKELOCK or CONFIG_ANDROID_POWER will suffer from the danger of wifi's unfunctionality..." + #error "If you still want to enable CONFIG_RESUME_IN_WORKQUEUE in this case, mask this preprossor checking and GOOD LUCK..." + #endif +#endif + +/* About USB VENDOR REQ */ +#if defined(CONFIG_USB_VENDOR_REQ_BUFFER_PREALLOC) && !defined(CONFIG_USB_VENDOR_REQ_MUTEX) + #warning "define CONFIG_USB_VENDOR_REQ_MUTEX for CONFIG_USB_VENDOR_REQ_BUFFER_PREALLOC automatically" + #define CONFIG_USB_VENDOR_REQ_MUTEX +#endif +#if defined(CONFIG_VENDOR_REQ_RETRY) && !defined(CONFIG_USB_VENDOR_REQ_MUTEX) + #warning "define CONFIG_USB_VENDOR_REQ_MUTEX for CONFIG_VENDOR_REQ_RETRY automatically" + #define CONFIG_USB_VENDOR_REQ_MUTEX +#endif + +#ifdef CONFIG_WIFI_MONITOR + /* #define CONFIG_MONITOR_MODE_XMIT */ +#endif + +#ifdef CONFIG_CUSTOMER_ALIBABA_GENERAL + #ifndef CONFIG_WIFI_MONITOR + #define CONFIG_WIFI_MONITOR + #endif + #ifdef CONFIG_POWER_SAVING + #undef CONFIG_POWER_SAVING + #endif +#endif + +#ifdef CONFIG_CUSTOMER01_SMART_ANTENNA + #ifdef CONFIG_POWER_SAVING + #undef CONFIG_POWER_SAVING + #endif + #ifdef CONFIG_BEAMFORMING + #undef CONFIG_BEAMFORMING + #endif +#endif + +#ifndef CONFIG_RTW_DATA_BMC_TO_UC +#define CONFIG_RTW_DATA_BMC_TO_UC 0 +#endif + +#ifdef CONFIG_AP_MODE + #define CONFIG_LIMITED_AP_NUM 1 + + #ifndef CONFIG_RTW_AP_DATA_BMC_TO_UC + #define CONFIG_RTW_AP_DATA_BMC_TO_UC 1 + #endif + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + #undef CONFIG_RTW_DATA_BMC_TO_UC + #define CONFIG_RTW_DATA_BMC_TO_UC 1 + #endif + #ifndef CONFIG_RTW_AP_SRC_B2U_FLAGS + #define CONFIG_RTW_AP_SRC_B2U_FLAGS 0x8 /* see RTW_AP_B2U_XXX */ + #endif + #ifndef CONFIG_RTW_AP_FWD_B2U_FLAGS + #define CONFIG_RTW_AP_FWD_B2U_FLAGS 0x8 /* see RTW_AP_B2U_XXX */ + #endif +#endif + +#ifdef CONFIG_RTW_MULTI_AP + #ifndef CONFIG_AP_MODE + #error "enable CONFIG_RTW_MULTI_AP without CONFIG_AP_MODE" + #endif + #ifndef CONFIG_RTW_WDS + #define CONFIG_RTW_WDS + #endif + #ifndef CONFIG_RTW_UNASOC_STA_MODE_OF_STYPE + #define CONFIG_RTW_UNASOC_STA_MODE_OF_STYPE {2, 1} /* BMC:2 for all, NMY_UC:1 for interested target */ + #endif + #ifndef CONFIG_RTW_NLRTW + #define CONFIG_RTW_NLRTW + #endif + #ifndef CONFIG_RTW_WNM + #define CONFIG_RTW_WNM + #endif + #ifndef CONFIG_RTW_80211K + #define CONFIG_RTW_80211K + #endif +#endif + +#ifdef CONFIG_RTW_MESH + #ifndef CONFIG_RTW_MESH_ACNODE_PREVENT + #define CONFIG_RTW_MESH_ACNODE_PREVENT 1 + #endif + + #ifndef CONFIG_RTW_MESH_OFFCH_CAND + #define CONFIG_RTW_MESH_OFFCH_CAND 1 + #endif + + #ifndef CONFIG_RTW_MESH_PEER_BLACKLIST + #define CONFIG_RTW_MESH_PEER_BLACKLIST 1 + #endif + + #ifndef CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + #define CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST 1 + #endif + #ifndef CONFIG_RTW_MESH_CTO_MGATE_CARRIER + #define CONFIG_RTW_MESH_CTO_MGATE_CARRIER CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + #endif + + #ifndef CONFIG_RTW_MPM_TX_IES_SYNC_BSS + #define CONFIG_RTW_MPM_TX_IES_SYNC_BSS 1 + #endif + #if CONFIG_RTW_MPM_TX_IES_SYNC_BSS + #ifndef CONFIG_RTW_MESH_AEK + #define CONFIG_RTW_MESH_AEK + #endif + #endif + + #ifndef CONFIG_RTW_MESH_DATA_BMC_TO_UC + #define CONFIG_RTW_MESH_DATA_BMC_TO_UC 1 + #endif + #if CONFIG_RTW_MESH_DATA_BMC_TO_UC + #undef CONFIG_RTW_DATA_BMC_TO_UC + #define CONFIG_RTW_DATA_BMC_TO_UC 1 + #endif + #ifndef CONFIG_RTW_MSRC_B2U_FLAGS + #define CONFIG_RTW_MSRC_B2U_FLAGS 0x0 /* see RTW_MESH_B2U_XXX */ + #endif + #ifndef CONFIG_RTW_MFWD_B2U_FLAGS + #define CONFIG_RTW_MFWD_B2U_FLAGS 0x2 /* see RTW_MESH_B2U_XXX */ + #endif +#endif + +#if !defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_AP_MODE) +#define CONFIG_SCAN_BACKOP +#endif + +#define RTW_SCAN_SPARSE_MIRACAST 1 +#define RTW_SCAN_SPARSE_BG 0 +#define RTW_SCAN_SPARSE_ROAMING_ACTIVE 1 + +#ifndef CONFIG_TX_AC_LIFETIME +#define CONFIG_TX_AC_LIFETIME 1 +#endif +#ifndef CONFIG_TX_ACLT_FLAGS +#define CONFIG_TX_ACLT_FLAGS 0x00 +#endif +#ifndef CONFIG_TX_ACLT_CONF_DEFAULT +#define CONFIG_TX_ACLT_CONF_DEFAULT {0x0, 1024 * 1000, 1024 * 1000} +#endif +#ifndef CONFIG_TX_ACLT_CONF_AP_M2U +#define CONFIG_TX_ACLT_CONF_AP_M2U {0xF, 256 * 1000, 256 * 1000} +#endif +#ifndef CONFIG_TX_ACLT_CONF_MESH +#define CONFIG_TX_ACLT_CONF_MESH {0xF, 256 * 1000, 256 * 1000} +#endif + +#ifndef CONFIG_RTW_HIQ_FILTER + #define CONFIG_RTW_HIQ_FILTER 1 +#endif + +#ifndef CONFIG_RTW_ADAPTIVITY_EN + #define CONFIG_RTW_ADAPTIVITY_EN 0 +#endif + +#ifndef CONFIG_RTW_ADAPTIVITY_MODE + #define CONFIG_RTW_ADAPTIVITY_MODE 0 +#endif + +#ifndef CONFIG_RTW_ADAPTIVITY_TH_L2H_INI + #define CONFIG_RTW_ADAPTIVITY_TH_L2H_INI 0 +#endif + +#ifndef CONFIG_RTW_ADAPTIVITY_TH_EDCCA_HL_DIFF + #define CONFIG_RTW_ADAPTIVITY_TH_EDCCA_HL_DIFF 0 +#endif + +#ifndef CONFIG_RTW_EXCL_CHS + #define CONFIG_RTW_EXCL_CHS {0} +#endif + +#ifndef CONFIG_IEEE80211_BAND_5GHZ + #if defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8821C) \ + || defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8822C) \ + || defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8814B) || defined(CONFIG_RTL8723F) + #define CONFIG_IEEE80211_BAND_5GHZ 1 + #else + #define CONFIG_IEEE80211_BAND_5GHZ 0 + #endif +#endif + +#ifndef CONFIG_DFS +#define CONFIG_DFS 1 +#endif + +#if CONFIG_IEEE80211_BAND_5GHZ && CONFIG_DFS && defined(CONFIG_AP_MODE) + #if !defined(CONFIG_DFS_SLAVE_WITH_RADAR_DETECT) + #define CONFIG_DFS_SLAVE_WITH_RADAR_DETECT 0 + #endif + #if !defined(CONFIG_DFS_MASTER) || CONFIG_DFS_SLAVE_WITH_RADAR_DETECT + #define CONFIG_DFS_MASTER + #endif + #if defined(CONFIG_DFS_MASTER) && !defined(CONFIG_RTW_DFS_REGION_DOMAIN) + #define CONFIG_RTW_DFS_REGION_DOMAIN 0 + #endif +#else + #undef CONFIG_DFS_MASTER + #undef CONFIG_RTW_DFS_REGION_DOMAIN + #define CONFIG_RTW_DFS_REGION_DOMAIN 0 + #undef CONFIG_DFS_SLAVE_WITH_RADAR_DETECT + #define CONFIG_DFS_SLAVE_WITH_RADAR_DETECT 0 +#endif + +#ifndef CONFIG_TXPWR_BY_RATE_EN +#define CONFIG_TXPWR_BY_RATE_EN 2 /* by efuse */ +#endif +#ifndef CONFIG_TXPWR_LIMIT_EN +#define CONFIG_TXPWR_LIMIT_EN 2 /* by efuse */ +#endif + +#ifndef CONFIG_RTW_CHPLAN +#define CONFIG_RTW_CHPLAN 0xFF /* RTW_CHPLAN_UNSPECIFIED */ +#endif + +/* compatible with old fashion configuration */ +#if defined(CONFIG_CALIBRATE_TX_POWER_BY_REGULATORY) + #undef CONFIG_TXPWR_BY_RATE_EN + #undef CONFIG_TXPWR_LIMIT_EN + #define CONFIG_TXPWR_BY_RATE_EN 1 + #define CONFIG_TXPWR_LIMIT_EN 1 +#elif defined(CONFIG_CALIBRATE_TX_POWER_TO_MAX) + #undef CONFIG_TXPWR_BY_RATE_EN + #undef CONFIG_TXPWR_LIMIT_EN + #define CONFIG_TXPWR_BY_RATE_EN 1 + #define CONFIG_TXPWR_LIMIT_EN 0 +#endif + +#ifndef RTW_DEF_MODULE_REGULATORY_CERT + #define RTW_DEF_MODULE_REGULATORY_CERT 0 +#endif + +#if RTW_DEF_MODULE_REGULATORY_CERT + #ifdef CONFIG_REGD_SRC_FROM_OS + #error "CONFIG_REGD_SRC_FROM_OS is not supported when enable RTW_DEF_MODULE_REGULATORY_CERT" + #endif + /* force enable TX power by rate and TX power limit */ + #undef CONFIG_TXPWR_BY_RATE_EN + #undef CONFIG_TXPWR_LIMIT_EN + #define CONFIG_TXPWR_BY_RATE_EN 1 + #define CONFIG_TXPWR_LIMIT_EN 1 +#endif + +#if !CONFIG_TXPWR_LIMIT && CONFIG_TXPWR_LIMIT_EN + #undef CONFIG_TXPWR_LIMIT + #define CONFIG_TXPWR_LIMIT 1 +#endif + +#ifndef CONFIG_RTW_REGD_SRC +#define CONFIG_RTW_REGD_SRC 1 /* 0:RTK_PRIV, 1:OS */ +#endif + +#define CONFIG_IOCTL_WEXT + +#ifdef CONFIG_RTW_IPCAM_APPLICATION + #undef CONFIG_TXPWR_BY_RATE_EN + #define CONFIG_TXPWR_BY_RATE_EN 1 + #define CONFIG_RTW_CUSTOMIZE_BEEDCA 0x0000431C + #define CONFIG_RTW_CUSTOMIZE_BWMODE 0x00 + #define CONFIG_RTW_CUSTOMIZE_RLSTA 0x30 + #define CONFIG_CHECK_SPECIFIC_IE_CONTENT + #ifdef CONFIG_CUSTOMER_EZVIZ_CHIME2 + #undef CONFIG_ACTIVE_KEEP_ALIVE_CHECK + #endif +#if defined(CONFIG_RTL8192E) || defined(CONFIG_RTL8192F) || defined(CONFIG_RTL8822B) + #define CONFIG_RTW_TX_NPATH_EN /* mutually incompatible with STBC_TX & Beamformer */ +#endif +#endif +/* #define CONFIG_RTW_TOKEN_BASED_XMIT */ +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + #define NR_TBTX_SLOT 4 + #define NR_MAXSTA_INSLOT 5 + #define TBTX_TX_DURATION 30 + + #define MAX_TXPAUSE_DURATION (TBTX_TX_DURATION*NR_TBTX_SLOT) +#endif + +/*#define CONFIG_EXTEND_LOWRATE_TXOP */ + +#ifndef CONFIG_RTW_RX_AMPDU_SZ_LIMIT_1SS + #define CONFIG_RTW_RX_AMPDU_SZ_LIMIT_1SS {0xFF, 0xFF, 0xFF, 0xFF} +#endif +#ifndef CONFIG_RTW_RX_AMPDU_SZ_LIMIT_2SS + #define CONFIG_RTW_RX_AMPDU_SZ_LIMIT_2SS {0xFF, 0xFF, 0xFF, 0xFF} +#endif +#ifndef CONFIG_RTW_RX_AMPDU_SZ_LIMIT_3SS + #define CONFIG_RTW_RX_AMPDU_SZ_LIMIT_3SS {0xFF, 0xFF, 0xFF, 0xFF} +#endif +#ifndef CONFIG_RTW_RX_AMPDU_SZ_LIMIT_4SS + #define CONFIG_RTW_RX_AMPDU_SZ_LIMIT_4SS {0xFF, 0xFF, 0xFF, 0xFF} +#endif + +#ifndef CONFIG_RTW_TARGET_TX_PWR_2G_A + #define CONFIG_RTW_TARGET_TX_PWR_2G_A {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1} +#endif + +#ifndef CONFIG_RTW_TARGET_TX_PWR_2G_B + #define CONFIG_RTW_TARGET_TX_PWR_2G_B {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1} +#endif + +#ifndef CONFIG_RTW_TARGET_TX_PWR_2G_C + #define CONFIG_RTW_TARGET_TX_PWR_2G_C {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1} +#endif + +#ifndef CONFIG_RTW_TARGET_TX_PWR_2G_D + #define CONFIG_RTW_TARGET_TX_PWR_2G_D {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1} +#endif + +#ifndef CONFIG_RTW_TARGET_TX_PWR_5G_A + #define CONFIG_RTW_TARGET_TX_PWR_5G_A {-1, -1, -1, -1, -1, -1, -1, -1, -1} +#endif + +#ifndef CONFIG_RTW_TARGET_TX_PWR_5G_B + #define CONFIG_RTW_TARGET_TX_PWR_5G_B {-1, -1, -1, -1, -1, -1, -1, -1, -1} +#endif + +#ifndef CONFIG_RTW_TARGET_TX_PWR_5G_C + #define CONFIG_RTW_TARGET_TX_PWR_5G_C {-1, -1, -1, -1, -1, -1, -1, -1, -1} +#endif + +#ifndef CONFIG_RTW_TARGET_TX_PWR_5G_D + #define CONFIG_RTW_TARGET_TX_PWR_5G_D {-1, -1, -1, -1, -1, -1, -1, -1, -1} +#endif + +#ifndef CONFIG_RTW_ANTENNA_GAIN +#define CONFIG_RTW_ANTENNA_GAIN 0x7FFF /* == UNSPECIFIED_MBM */ +#endif + +#ifndef CONFIG_RTW_AMPLIFIER_TYPE_2G + #define CONFIG_RTW_AMPLIFIER_TYPE_2G 0 +#endif + +#ifndef CONFIG_RTW_AMPLIFIER_TYPE_5G + #define CONFIG_RTW_AMPLIFIER_TYPE_5G 0 +#endif + +#ifndef CONFIG_RTW_RFE_TYPE + #define CONFIG_RTW_RFE_TYPE 64 +#endif + +#ifndef CONFIG_RTW_GLNA_TYPE + #define CONFIG_RTW_GLNA_TYPE 0 +#endif + +#ifndef CONFIG_RTW_PLL_REF_CLK_SEL + #define CONFIG_RTW_PLL_REF_CLK_SEL 0x0F +#endif + +#ifndef CONFIG_IFACE_NUMBER + #ifdef CONFIG_CONCURRENT_MODE + #define CONFIG_IFACE_NUMBER 2 + #else + #define CONFIG_IFACE_NUMBER 1 + #endif +#endif + +#ifndef CONFIG_CONCURRENT_MODE + #if (CONFIG_IFACE_NUMBER > 1) + #error "CONFIG_IFACE_NUMBER over 1,but CONFIG_CONCURRENT_MODE not defined" + #endif +#endif + +#if (CONFIG_IFACE_NUMBER == 0) + #error "CONFIG_IFACE_NUMBER cound not be 0 !!" +#endif + +#if defined(CONFIG_RTL8188E) || defined(CONFIG_RTL8192E) || defined(CONFIG_RTL8188F) || \ +defined(CONFIG_RTL8188GTV) || defined(CONFIG_RTL8192F) || \ +defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8710B) || \ +defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8703B) || defined(CONFIG_RTL8723D) +#define CONFIG_HWMPCAP_GEN1 +#elif defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || \ +defined(CONFIG_RTL8723F) /*|| defined(CONFIG_RTL8814A)*/ +#define CONFIG_HWMPCAP_GEN2 +#elif defined(CONFIG_RTL8814B) /*Address CAM - 128*/ +#define CONFIG_HWMPCAP_GEN3 +#endif + +#if defined(CONFIG_HWMPCAP_GEN1) && (CONFIG_IFACE_NUMBER > 2) + #ifdef CONFIG_POWER_SAVING + /*#warning "Disable PS when CONFIG_IFACE_NUMBER > 2"*/ + #undef CONFIG_POWER_SAVING + #endif + + #ifdef CONFIG_WOWLAN + #error "This IC can't support MI and WoWLan at the same time" + #endif +#endif + +#if defined(CONFIG_HWMPCAP_GEN1) && (CONFIG_IFACE_NUMBER > 3) + #error " This IC can't support over 3 interfaces !!" +#endif + +#if (CONFIG_IFACE_NUMBER > 4) + #error "Not support over 4 interfaces yet !!" +#endif + +#if (CONFIG_IFACE_NUMBER > 8) /*IFACE_ID_MAX*/ + #error "HW count not support over 8 interfaces !!" +#endif + +#if (CONFIG_IFACE_NUMBER > 2) + #ifndef CONFIG_HWMPCAP_GEN3 + #define CONFIG_MI_WITH_MBSSID_CAM + #endif + + #ifdef CONFIG_MI_WITH_MBSSID_CAM + #define CONFIG_MBSSID_CAM + #if defined(CONFIG_RUNTIME_PORT_SWITCH) + #undef CONFIG_RUNTIME_PORT_SWITCH + #endif + #endif + + #ifdef CONFIG_AP_MODE + #undef CONFIG_LIMITED_AP_NUM + #define CONFIG_LIMITED_AP_NUM 2 + + #define CONFIG_SUPPORT_MULTI_BCN + + #define CONFIG_SWTIMER_BASED_TXBCN + + #ifdef CONFIG_HWMPCAP_GEN2 /*CONFIG_RTL8822B/CONFIG_RTL8821C/CONFIG_RTL8822C*/ + #define CONFIG_FW_HANDLE_TXBCN + + #ifdef CONFIG_FW_HANDLE_TXBCN + #ifdef CONFIG_SWTIMER_BASED_TXBCN + #undef CONFIG_SWTIMER_BASED_TXBCN + #endif + #undef CONFIG_LIMITED_AP_NUM + #define CONFIG_LIMITED_AP_NUM 4 + #endif + + #endif /*CONFIG_HWMPCAP_GEN2*/ + + #ifdef CONFIG_HWMPCAP_GEN3 + #define CONFIG_PORT_BASED_TXBCN + #undef CONFIG_SUPPORT_MULTI_BCN + #undef CONFIG_SWTIMER_BASED_TXBCN + #undef CONFIG_LIMITED_AP_NUM + #define CONFIG_LIMITED_AP_NUM 4 + #ifdef CONFIG_PCI_HCI + #define CONFIG_PORT_BASED_HIQ /* 8814BU doesn't support */ + #endif + #endif + #endif /*CONFIG_AP_MODE*/ + + #ifdef CONFIG_HWMPCAP_GEN2 /*CONFIG_RTL8822B/CONFIG_RTL8821C/CONFIG_RTL8822C*/ + #define CONFIG_CLIENT_PORT_CFG + #define CONFIG_NEW_NETDEV_HDL + #endif/*CONFIG_HWMPCAP_GEN2*/ +#endif/*(CONFIG_IFACE_NUMBER > 2)*/ + +#if defined(CONFIG_MI_UNIQUE_MACADDR_BIT) + #if !defined(CONFIG_MI_WITH_MBSSID_CAM) + #error "CONFIG_MI_UNIQUE_MACADDR_BIT should not be used without multiple interface !!" + #endif + #if (CONFIG_MI_UNIQUE_MACADDR_BIT < 24) || ( 47 < CONFIG_MI_UNIQUE_MACADDR_BIT) + #error "CONFIG_MI_UNIQUE_MACADDR_BIT should be the bit in NIC specific mac address(BIT[24:47] !!" + #endif +#endif + +#define MACID_NUM_SW_LIMIT 32 +#define SEC_CAM_ENT_NUM_SW_LIMIT 32 + +#ifdef SEC_DEFAULT_KEY_SEARCH + #if (CONFIG_IFACE_NUMBER >= 2) + #error "Default Key Search only work with only one interface case!" + #endif +#endif + +#if defined(CONFIG_WOWLAN) && (defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B)) + #define CONFIG_WOW_PATTERN_HW_CAM +#endif + +#ifndef CONFIG_TSF_UPDATE_PAUSE_FACTOR +#define CONFIG_TSF_UPDATE_PAUSE_FACTOR 200 +#endif + +#ifndef CONFIG_TSF_UPDATE_RESTORE_FACTOR +#define CONFIG_TSF_UPDATE_RESTORE_FACTOR 5 +#endif + +/* + Mark CONFIG_DEAUTH_BEFORE_CONNECT by Arvin 2015/07/20 + If the failure of Wi-Fi connection is due to some irregular disconnection behavior (like unplug dongle, + power down etc.) in last time, we can unmark this flag to avoid some unpredictable response from AP. +*/ +/*#define CONFIG_DEAUTH_BEFORE_CONNECT */ + +/*#define CONFIG_WEXT_DONT_JOIN_BYSSID */ +/* #include */ + + +/*#define CONFIG_DOSCAN_IN_BUSYTRAFFIC */ +/*#define CONFIG_PHDYM_FW_FIXRATE */ /* Another way to fix tx rate */ + +/*Don't release SDIO irq in suspend/resume procedure*/ +#define CONFIG_RTW_SDIO_KEEP_IRQ 0 + +/* + * Add by Lucas@2016/02/15 + * For RX Aggregation + */ +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_USB_RX_AGGREGATION) + #define RTW_RX_AGGREGATION +#endif /* CONFIG_SDIO_HCI || CONFIG_USB_RX_AGGREGATION */ + +#ifdef CONFIG_RTW_HOSTAPD_ACS + #ifndef CONFIG_RTW_ACS + #define CONFIG_RTW_ACS + #endif +#endif + +#ifdef CONFIG_RTW_80211K + #ifndef CONFIG_RTW_ACS + #define CONFIG_RTW_ACS + #endif +#endif /*CONFIG_RTW_80211K*/ + +#ifdef DBG_CONFIG_ERROR_RESET +#ifndef CONFIG_IPS +#define CONFIG_IPS +#endif +#endif + +/* IPS */ +#ifndef RTW_IPS_MODE + #if defined(CONFIG_IPS) + #define RTW_IPS_MODE 1 + #else + #define RTW_IPS_MODE 0 + #endif +#endif /* !RTW_IPS_MODE */ + +#if (RTW_IPS_MODE > 1 || RTW_IPS_MODE < 0) + #error "The CONFIG_IPS_MODE value is wrong. Please follow HowTo_enable_the_power_saving_functionality.pdf.\n" +#endif + +/* LPS */ +#ifndef RTW_LPS_MODE + #if defined(CONFIG_LPS_PG) || defined(CONFIG_LPS_PG_DDMA) + #define RTW_LPS_MODE 3 + #elif defined(CONFIG_LPS_LCLK) + #define RTW_LPS_MODE 2 + #elif defined(CONFIG_LPS) + #define RTW_LPS_MODE 1 + #else + #define RTW_LPS_MODE 0 + #endif +#endif /* !RTW_LPS_MODE */ + +#if (RTW_LPS_MODE > 3 || RTW_LPS_MODE < 0) + #error "The CONFIG_LPS_MODE value is wrong. Please follow HowTo_enable_the_power_saving_functionality.pdf.\n" +#endif + +#ifndef RTW_LPS_1T1R +#define RTW_LPS_1T1R 0 +#endif + +#ifndef RTW_WOW_LPS_1T1R +#define RTW_WOW_LPS_1T1R 0 +#endif + +/* WOW LPS */ +#ifndef RTW_WOW_LPS_MODE + #if defined(CONFIG_LPS_PG) || defined(CONFIG_LPS_PG_DDMA) + #define RTW_WOW_LPS_MODE 3 + #elif defined(CONFIG_LPS_LCLK) + #define RTW_WOW_LPS_MODE 2 + #elif defined(CONFIG_LPS) + #define RTW_WOW_LPS_MODE 1 + #else + #define RTW_WOW_LPS_MODE 0 + #endif +#endif /* !RTW_WOW_LPS_MODE */ + +#if (RTW_WOW_LPS_MODE > 3 || RTW_WOW_LPS_MODE < 0) + #error "The RTW_WOW_LPS_MODE value is wrong. Please follow HowTo_enable_the_power_saving_functionality.pdf.\n" +#endif + +#ifdef RTW_REDUCE_SCAN_SWITCH_CH_TIME +#ifndef CONFIG_RTL8822B + #error "Only 8822B support RTW_REDUCE_SCAN_SWITCH_CH_TIME" +#endif + #ifndef RTW_CHANNEL_SWITCH_OFFLOAD + #define RTW_CHANNEL_SWITCH_OFFLOAD + #endif +#endif + +#ifdef CONFIG_WAR_OFFLOAD +#ifndef CONFIG_WOWLAN + #error "WAR OFFLOAD is part of WOWLAN" +#endif +#endif + +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) +#ifndef CONFIG_WOWLAN + #error "mDNS OFFLOAD is part of WOWLAN" +#endif +#ifndef CONFIG_WAR_OFFLOAD + #define CONFIG_WAR_OFFLOAD +#endif +#endif + +#define CONFIG_RTW_TPT_MODE + +#ifdef CONFIG_PCI_BCN_POLLING +#define CONFIG_BCN_ICF +#endif + +#ifndef CONFIG_RTW_MGMT_QUEUE + #define CONFIG_RTW_MGMT_QUEUE +#endif + +#ifndef CONFIG_PCI_MSI +#define CONFIG_RTW_PCI_MSI_DISABLE +#endif + +#if defined(CONFIG_PCI_DYNAMIC_ASPM_L1_LATENCY) || \ + defined(CONFIG_PCI_DYNAMIC_ASPM_LINK_CTRL) +#define CONFIG_PCI_DYNAMIC_ASPM +#endif + +#if 0 +/* Debug related compiler flags */ +#define DBG_THREAD_PID /* Add thread pid to debug message prefix */ +#define DBG_CPU_INFO /* Add CPU info to debug message prefix */ +#endif + +#endif /* __DRV_CONF_H__ */ diff --git a/include/drv_types.h b/include/drv_types.h new file mode 100755 index 0000000..eb4e7d8 --- /dev/null +++ b/include/drv_types.h @@ -0,0 +1,2046 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/*------------------------------------------------------------------------------- + + For type defines and data structure defines + +--------------------------------------------------------------------------------*/ + + +#ifndef __DRV_TYPES_H__ +#define __DRV_TYPES_H__ + +#include +#include +#include +#include +#include +#include +#include +#ifdef CONFIG_ARP_KEEP_ALIVE + #include + #include +#endif + +#ifdef PLATFORM_OS_XP + #include +#endif + +#ifdef PLATFORM_OS_CE + #include +#endif + +#ifdef PLATFORM_LINUX + #include +#endif + +enum _NIC_VERSION { + + RTL8711_NIC, + RTL8712_NIC, + RTL8713_NIC, + RTL8716_NIC + +}; + +typedef struct _ADAPTER _adapter, ADAPTER, *PADAPTER; + +#include +#include +#include +#include "../core/rtw_chplan.h" + +#ifdef CONFIG_80211N_HT + #include +#endif + +#ifdef CONFIG_80211AC_VHT + #include +#endif + +#include +#include +#include +#include +#include +#include +#include + +#ifdef CONFIG_BEAMFORMING + #include +#endif + +#include +#include +#include +#include +#include +#include +#include +#include "../hal/hal_dm.h" +#include +#include +#ifdef CONFIG_RTW_80211R +#include +#endif +#if defined(CONFIG_RTW_WNM) || defined(CONFIG_RTW_80211K) +#include +#endif +#ifdef CONFIG_RTW_MBO +#include +#endif +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#ifdef CONFIG_RTW_WDS +#include "../core/wds/rtw_wds.h" +#endif +#ifdef CONFIG_RTW_MESH +#include "../core/mesh/rtw_mesh.h" +#endif +#ifdef CONFIG_WIFI_MONITOR +#include "../core/monitor/rtw_radiotap.h" +#endif +#include +#include +#include + +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + #include +#endif + +#include + +#ifdef CONFIG_TDLS + #include +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_WAPI_SUPPORT + #include +#endif /* CONFIG_WAPI_SUPPORT */ + +#ifdef CONFIG_MP_INCLUDED + #include +#endif /* CONFIG_MP_INCLUDED */ + +#ifdef CONFIG_BR_EXT + #include +#endif /* CONFIG_BR_EXT */ + +#ifdef CONFIG_IOL + #include +#endif /* CONFIG_IOL */ + +#include +#include +#include +#include + +#include + +#include +#include + +#ifdef CONFIG_MCC_MODE + #include +#endif /*CONFIG_MCC_MODE */ + +#ifdef CONFIG_RTW_REPEATER_SON + #include +#endif /*CONFIG_RTW_REPEATER_SON */ + +#include + +#define SPEC_DEV_ID_NONE BIT(0) +#define SPEC_DEV_ID_DISABLE_HT BIT(1) +#define SPEC_DEV_ID_ENABLE_PS BIT(2) +#define SPEC_DEV_ID_RF_CONFIG_1T1R BIT(3) +#define SPEC_DEV_ID_RF_CONFIG_2T2R BIT(4) +#define SPEC_DEV_ID_ASSIGN_IFNAME BIT(5) + +struct specific_device_id { + + u32 flags; + + u16 idVendor; + u16 idProduct; + +}; + +struct registry_priv { + u8 chip_version; + u8 rfintfs; + u8 lbkmode; + u8 hci; + NDIS_802_11_SSID ssid; + u8 network_mode; /* infra, ad-hoc, auto */ + u8 channel;/* ad-hoc support requirement */ + u8 wireless_mode;/* A, B, G, auto */ + u8 scan_mode;/* active, passive */ + u8 radio_enable; + u8 preamble;/* long, short, auto */ + u8 vrtl_carrier_sense;/* Enable, Disable, Auto */ + u8 vcs_type;/* RTS/CTS, CTS-to-self */ + u16 rts_thresh; + u16 frag_thresh; + u8 adhoc_tx_pwr; + u8 soft_ap; + u8 power_mgnt; + u8 ips_mode; + u8 lps_level; +#ifdef CONFIG_LPS_1T1R + u8 lps_1t1r; +#endif + u8 lps_chk_by_tp; +#ifdef CONFIG_WOWLAN + u8 wow_power_mgnt; + u8 wow_lps_level; + #ifdef CONFIG_LPS_1T1R + u8 wow_lps_1t1r; + #endif +#endif /* CONFIG_WOWLAN */ + u8 smart_ps; +#ifdef CONFIG_WMMPS_STA + u8 wmm_smart_ps; +#endif /* CONFIG_WMMPS_STA */ + u8 usb_rxagg_mode; + u8 dynamic_agg_enable; + u8 long_retry_lmt; + u8 short_retry_lmt; + u16 busy_thresh; + u16 max_bss_cnt; + u8 ack_policy; + u8 mp_mode; +#if defined(CONFIG_MP_INCLUDED) && defined(CONFIG_RTW_CUSTOMER_STR) + u8 mp_customer_str; +#endif + u8 mp_dm; + u8 software_encrypt; + u8 software_decrypt; +#ifdef CONFIG_TX_EARLY_MODE + u8 early_mode; +#endif +#ifdef CONFIG_NARROWBAND_SUPPORTING + u8 rtw_nb_config; +#endif + u8 acm_method; + /* WMM */ + u8 wmm_enable; +#ifdef CONFIG_WMMPS_STA + /* uapsd (unscheduled automatic power-save delivery) = a kind of wmmps */ + u8 uapsd_max_sp_len; + /* BIT0: AC_VO UAPSD, BIT1: AC_VI UAPSD, BIT2: AC_BK UAPSD, BIT3: AC_BE UAPSD */ + u8 uapsd_ac_enable; +#endif /* CONFIG_WMMPS_STA */ + + WLAN_BSSID_EX dev_network; + +#if CONFIG_TX_AC_LIFETIME + u8 tx_aclt_flags; + struct tx_aclt_conf_t tx_aclt_confs[TX_ACLT_CONF_NUM]; +#endif + + u8 tx_bw_mode; +#ifdef CONFIG_AP_MODE + u8 bmc_tx_rate; + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + u8 ap_src_b2u_flags; + u8 ap_fwd_b2u_flags; + #endif +#endif + +#ifdef CONFIG_RTW_MESH + #if CONFIG_RTW_MESH_DATA_BMC_TO_UC + u8 msrc_b2u_flags; + u8 mfwd_b2u_flags; + #endif +#endif + +#ifdef CONFIG_80211N_HT + u8 ht_enable; + /* 0: 20 MHz, 1: 40 MHz, 2: 80 MHz, 3: 160MHz */ + /* 2.4G use bit 0 ~ 3, 5G use bit 4 ~ 7 */ + /* 0x21 means enable 2.4G 40MHz & 5G 80MHz */ + u8 bw_mode; + u8 ampdu_enable;/* for tx */ + u8 rx_stbc; + u8 rx_ampdu_amsdu;/* Rx A-MPDU Supports A-MSDU is permitted */ + u8 tx_ampdu_amsdu;/* Tx A-MPDU Supports A-MSDU is permitted */ + u8 tx_quick_addba_req; + u8 rx_ampdu_sz_limit_by_nss_bw[4][4]; /* 1~4SS, BW20~BW160 */ + /* Short GI support Bit Map */ + /* BIT0 - 20MHz, 1: support, 0: non-support */ + /* BIT1 - 40MHz, 1: support, 0: non-support */ + /* BIT2 - 80MHz, 1: support, 0: non-support */ + /* BIT3 - 160MHz, 1: support, 0: non-support */ + u8 short_gi; + /* BIT0: Enable VHT LDPC Rx, BIT1: Enable VHT LDPC Tx, BIT4: Enable HT LDPC Rx, BIT5: Enable HT LDPC Tx */ + u8 ldpc_cap; + /* BIT0: Enable VHT STBC Rx, BIT1: Enable VHT STBC Tx, BIT4: Enable HT STBC Rx, BIT5: Enable HT STBC Tx */ + u8 stbc_cap; + #if defined(CONFIG_RTW_TX_NPATH_EN) + u8 tx_npath; + #endif + #if defined(CONFIG_RTW_PATH_DIV) + u8 path_div; + #endif + /* + * BIT0: Enable VHT SU Beamformer + * BIT1: Enable VHT SU Beamformee + * BIT2: Enable VHT MU Beamformer, depend on VHT SU Beamformer + * BIT3: Enable VHT MU Beamformee, depend on VHT SU Beamformee + * BIT4: Enable HT Beamformer + * BIT5: Enable HT Beamformee + */ + u8 beamform_cap; + u8 beamformer_rf_num; + u8 beamformee_rf_num; +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_80211AC_VHT + u8 vht_enable; /* 0:disable, 1:enable, 2:auto */ + u8 vht_24g_enable; /* 0:disable, 1:enable */ + u8 ampdu_factor; + u8 vht_rx_mcs_map[2]; +#endif /* CONFIG_80211AC_VHT */ + + u8 low_power ; + + u8 wifi_spec;/* !turbo_mode */ + + u8 trx_path_bmp; /* [7:4]TX path bmp, [0:3]RX path bmp, 0: not specified */ + u8 tx_path_lmt; /* limit of TX path number, 0: not specified */ + u8 rx_path_lmt; /* limit of TX path number, 0: not specified */ + u8 tx_nss; + u8 rx_nss; + +#ifdef CONFIG_REGD_SRC_FROM_OS + enum regd_src_t regd_src; +#endif + char alpha2[2]; + u8 channel_plan; + u8 excl_chs[MAX_CHANNEL_NUM]; + u8 full_ch_in_p2p_handshake; /* 0: reply only softap channel, 1: reply full channel list*/ + +#ifdef CONFIG_BT_COEXIST + u8 btcoex; + u8 bt_iso; + u8 bt_sco; + u8 bt_ampdu; + u8 ant_num; + u8 single_ant_path; +#endif + BOOLEAN bAcceptAddbaReq; + + u8 antdiv_cfg; + u8 antdiv_type; + u8 drv_ant_band_switch; + + u8 switch_usb_mode; + + u8 usbss_enable;/* 0:disable,1:enable */ + u8 hwpdn_mode;/* 0:disable,1:enable,2:decide by EFUSE config */ + u8 hwpwrp_detect;/* 0:disable,1:enable */ + + u8 hw_wps_pbc;/* 0:disable,1:enable */ + +#ifdef CONFIG_ADAPTOR_INFO_CACHING_FILE + char adaptor_info_caching_file_path[PATH_LENGTH_MAX]; +#endif + +#ifdef CONFIG_LAYER2_ROAMING + u8 max_roaming_times; /* the max number driver will try to roaming */ +#endif + +#ifdef CONFIG_IOL + u8 fw_iol; /* enable iol without other concern */ +#endif + +#ifdef CONFIG_80211D + u8 enable80211d; +#endif + + u8 ifname[16]; + u8 if2name[16]; + + u8 notch_filter; + + /* for pll reference clock selction */ + u8 pll_ref_clk_sel; + + /* define for tx power adjust */ +#if CONFIG_TXPWR_LIMIT + u8 RegEnableTxPowerLimit; +#endif + u8 RegEnableTxPowerByRate; + + u8 target_tx_pwr_valid; + s8 target_tx_pwr_2g[RF_PATH_MAX][RATE_SECTION_NUM]; +#if CONFIG_IEEE80211_BAND_5GHZ + s8 target_tx_pwr_5g[RF_PATH_MAX][RATE_SECTION_NUM - 1]; +#endif + s16 antenna_gain; + + u8 tsf_update_pause_factor; + u8 tsf_update_restore_factor; + + s8 TxBBSwing_2G; + s8 TxBBSwing_5G; + u8 AmplifierType_2G; + u8 AmplifierType_5G; + u8 bEn_RFE; + u8 RFE_Type; + u8 PowerTracking_Type; + u8 GLNA_Type; + u8 check_fw_ps; + u8 RegPwrTrimEnable; + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + u8 load_phy_file; + u8 RegDecryptCustomFile; +#endif +#ifdef CONFIG_CONCURRENT_MODE + u8 virtual_iface_num; +#ifdef CONFIG_P2P + u8 sel_p2p_iface; +#endif +#endif + u8 qos_opt_enable; + + u8 hiq_filter; + u8 adaptivity_en; + u8 adaptivity_mode; + s8 adaptivity_th_l2h_ini; + s8 adaptivity_th_edcca_hl_diff; + + u8 boffefusemask; + BOOLEAN bFileMaskEfuse; + BOOLEAN bBTFileMaskEfuse; +#ifdef CONFIG_RTW_ACS + u8 acs_auto_scan; + u8 acs_mode; +#endif + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + u8 nm_mode; +#endif + u32 reg_rxgain_offset_2g; + u32 reg_rxgain_offset_5gl; + u32 reg_rxgain_offset_5gm; + u32 reg_rxgain_offset_5gh; + +#ifdef CONFIG_DFS_MASTER + u8 dfs_region_domain; +#endif + u8 amsdu_mode; +#ifdef CONFIG_MCC_MODE + u8 en_mcc; + u32 rtw_mcc_single_tx_cri; + u32 rtw_mcc_ap_bw20_target_tx_tp; + u32 rtw_mcc_ap_bw40_target_tx_tp; + u32 rtw_mcc_ap_bw80_target_tx_tp; + u32 rtw_mcc_sta_bw20_target_tx_tp; + u32 rtw_mcc_sta_bw40_target_tx_tp; + u32 rtw_mcc_sta_bw80_target_tx_tp; + s8 rtw_mcc_policy_table_idx; + u8 rtw_mcc_duration; + u8 rtw_mcc_enable_runtime_duration; + u8 rtw_mcc_phydm_offload; +#endif /* CONFIG_MCC_MODE */ + +#ifdef CONFIG_RTW_NAPI + u8 en_napi; +#ifdef CONFIG_RTW_NAPI_DYNAMIC + u32 napi_threshold; /* unit: Mbps */ +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ +#ifdef CONFIG_RTW_GRO + u8 en_gro; +#endif /* CONFIG_RTW_GRO */ +#endif /* CONFIG_RTW_NAPI */ + +#ifdef CONFIG_WOWLAN + u8 wowlan_enable; + u8 wakeup_event; + u8 suspend_type; +#endif + + u8 recvbuf_nr; + +#ifdef CONFIG_SUPPORT_TRX_SHARED + u8 trx_share_mode; +#endif + u8 check_hw_status; + u8 wowlan_sta_mix_mode; + +#ifdef CONFIG_PCI_HCI + u32 pci_aspm_config; + u32 pci_dynamic_aspm_linkctrl; +#endif + + u8 iqk_fw_offload; + u8 ch_switch_offload; + +#ifdef CONFIG_TDLS + u8 en_tdls; +#endif + +#ifdef CONFIG_ADVANCE_OTA + u8 adv_ota; +#endif + +#ifdef CONFIG_FW_OFFLOAD_PARAM_INIT + u8 fw_param_init; +#endif +#ifdef CONFIG_DYNAMIC_SOML + u8 dyn_soml_en; + u8 dyn_soml_train_num; + u8 dyn_soml_interval; + u8 dyn_soml_period; + u8 dyn_soml_delay; +#endif +#ifdef CONFIG_FW_HANDLE_TXBCN + u8 fw_tbtt_rpt; +#endif + +#ifdef DBG_LA_MODE + u8 la_mode_en; +#endif + u32 phydm_ability; + u32 halrf_ability; +#ifdef CONFIG_TDMADIG + u8 tdmadig_en; + u8 tdmadig_mode; + u8 tdmadig_dynamic; +#endif/*CONFIG_TDMADIG*/ + u8 en_dyn_rrsr; + u32 set_rrsr_value; +#ifdef CONFIG_RTW_MESH + u8 peer_alive_based_preq; +#endif + +#ifdef RTW_BUSY_DENY_SCAN + /* + * scan_interval_thr means scan interval threshold which is used to + * judge if user is in scan page or not. + * If scan interval < scan_interval_thr we guess user is in scan page, + * and driver won't deny any scan request at that time. + * Its default value comes from compiler flag + * BUSY_TRAFFIC_SCAN_DENY_PERIOD, and unit is ms. + */ + u32 scan_interval_thr; +#endif + +#ifdef CONFIG_RTL8822C_XCAP_NEW_POLICY + u8 rtw_8822c_xcap_overwrite; +#endif +#ifdef CONFIG_RTW_MULTI_AP + u8 unassoc_sta_mode_of_stype[UNASOC_STA_SRC_NUM]; + u16 max_unassoc_sta_cnt; +#endif +}; + +/* For registry parameters */ +#define RGTRY_OFT(field) ((u32)FIELD_OFFSET(struct registry_priv, field)) +#define RGTRY_SZ(field) sizeof(((struct registry_priv *) 0)->field) + +#define GetRegAmplifierType2G(_Adapter) (_Adapter->registrypriv.AmplifierType_2G) +#define GetRegAmplifierType5G(_Adapter) (_Adapter->registrypriv.AmplifierType_5G) + +#define GetRegTxBBSwing_2G(_Adapter) (_Adapter->registrypriv.TxBBSwing_2G) +#define GetRegTxBBSwing_5G(_Adapter) (_Adapter->registrypriv.TxBBSwing_5G) + +#define GetRegbENRFEType(_Adapter) (_Adapter->registrypriv.bEn_RFE) +#define GetRegRFEType(_Adapter) (_Adapter->registrypriv.RFE_Type) +#define GetRegGLNAType(_Adapter) (_Adapter->registrypriv.GLNA_Type) +#define GetRegPowerTrackingType(_Adapter) (_Adapter->registrypriv.PowerTracking_Type) + +#define WOWLAN_IS_STA_MIX_MODE(_Adapter) (_Adapter->registrypriv.wowlan_sta_mix_mode) +#define BSSID_OFT(field) ((u32)FIELD_OFFSET(WLAN_BSSID_EX, field)) +#define BSSID_SZ(field) sizeof(((PWLAN_BSSID_EX) 0)->field) + +#define BW_MODE_2G(bw_mode) ((bw_mode) & 0x0F) +#define BW_MODE_5G(bw_mode) ((bw_mode) >> 4) +#ifdef CONFIG_80211N_HT +#define REGSTY_BW_2G(regsty) BW_MODE_2G((regsty)->bw_mode) +#define REGSTY_BW_5G(regsty) BW_MODE_5G((regsty)->bw_mode) +#else +#define REGSTY_BW_2G(regsty) CHANNEL_WIDTH_20 +#define REGSTY_BW_5G(regsty) CHANNEL_WIDTH_20 +#endif +#define REGSTY_IS_BW_2G_SUPPORT(regsty, bw) (REGSTY_BW_2G((regsty)) >= (bw)) +#define REGSTY_IS_BW_5G_SUPPORT(regsty, bw) (REGSTY_BW_5G((regsty)) >= (bw)) + +#ifdef CONFIG_80211AC_VHT +#define REGSTY_IS_11AC_ENABLE(regsty) ((regsty)->vht_enable != 0) +#define REGSTY_IS_11AC_AUTO(regsty) ((regsty)->vht_enable == 2) +#define REGSTY_IS_11AC_24G_ENABLE(regsty) ((regsty)->vht_24g_enable != 0) +#else +#define REGSTY_IS_11AC_ENABLE(regsty) 0 +#define REGSTY_IS_11AC_AUTO(regsty) 0 +#define REGSTY_IS_11AC_24G_ENABLE(regsty) 0 +#endif + +#ifdef CONFIG_REGD_SRC_FROM_OS +#define REGSTY_REGD_SRC_FROM_OS(regsty) ((regsty)->regd_src == REGD_SRC_OS) +#else +#define REGSTY_REGD_SRC_FROM_OS(regsty) 0 +#endif + +typedef struct rtw_if_operations { + int __must_check (*read)(struct dvobj_priv *d, unsigned int addr, void *buf, + size_t len, bool fixed); + int __must_check (*write)(struct dvobj_priv *d, unsigned int addr, void *buf, + size_t len, bool fixed); +} RTW_IF_OPS, *PRTW_IF_OPS; + +#ifdef CONFIG_SDIO_HCI + #include + #define INTF_DATA SDIO_DATA + #define INTF_OPS PRTW_IF_OPS +#elif defined(CONFIG_GSPI_HCI) + #include + #define INTF_DATA GSPI_DATA +#elif defined(CONFIG_PCI_HCI) + #include +#endif + +#define get_hw_port(adapter) (adapter->hw_port) + +#ifdef CONFIG_CONCURRENT_MODE + #define is_primary_adapter(adapter) (adapter->adapter_type == PRIMARY_ADAPTER) + #define is_vir_adapter(adapter) (adapter->adapter_type == VIRTUAL_ADAPTER) +#else + #define is_primary_adapter(adapter) (1) + #define is_vir_adapter(adapter) (0) +#endif +#define GET_PRIMARY_ADAPTER(padapter) (((_adapter *)padapter)->dvobj->padapters[IFACE_ID0]) +#define GET_IFACE_NUMS(padapter) (((_adapter *)padapter)->dvobj->iface_nums) +#define GET_ADAPTER(padapter, iface_id) (((_adapter *)padapter)->dvobj->padapters[iface_id]) + +#define GetDefaultAdapter(padapter) padapter + +enum _IFACE_ID { + IFACE_ID0, /*PRIMARY_ADAPTER*/ + IFACE_ID1, + IFACE_ID2, + IFACE_ID3, + IFACE_ID4, + IFACE_ID5, + IFACE_ID6, + IFACE_ID7, + IFACE_ID_MAX, +}; + +#define VIF_START_ID 1 + +#ifdef CONFIG_DBG_COUNTER + +struct rx_logs { + u32 intf_rx; + u32 intf_rx_err_recvframe; + u32 intf_rx_err_skb; + u32 intf_rx_report; + u32 core_rx; + u32 core_rx_pre; + u32 core_rx_pre_ver_err; + u32 core_rx_pre_mgmt; + u32 core_rx_pre_mgmt_err_80211w; + u32 core_rx_pre_mgmt_err; + u32 core_rx_pre_ctrl; + u32 core_rx_pre_ctrl_err; + u32 core_rx_pre_data; + u32 core_rx_pre_data_wapi_seq_err; + u32 core_rx_pre_data_wapi_key_err; + u32 core_rx_pre_data_handled; + u32 core_rx_pre_data_err; + u32 core_rx_pre_data_unknown; + u32 core_rx_pre_unknown; + u32 core_rx_enqueue; + u32 core_rx_dequeue; + u32 core_rx_post; + u32 core_rx_post_decrypt; + u32 core_rx_post_decrypt_wep; + u32 core_rx_post_decrypt_tkip; + u32 core_rx_post_decrypt_aes; + u32 core_rx_post_decrypt_wapi; + u32 core_rx_post_decrypt_gcmp; + u32 core_rx_post_decrypt_hw; + u32 core_rx_post_decrypt_unknown; + u32 core_rx_post_decrypt_err; + u32 core_rx_post_defrag_err; + u32 core_rx_post_portctrl_err; + u32 core_rx_post_indicate; + u32 core_rx_post_indicate_in_oder; + u32 core_rx_post_indicate_reoder; + u32 core_rx_post_indicate_err; + u32 os_indicate; + u32 os_indicate_ap_mcast; + u32 os_indicate_ap_forward; + u32 os_indicate_ap_self; + u32 os_indicate_err; + u32 os_netif_ok; + u32 os_netif_err; +}; + +struct tx_logs { + u32 os_tx; + u32 os_tx_err_up; + u32 os_tx_err_xmit; + u32 os_tx_m2u; + u32 os_tx_m2u_ignore_fw_linked; + u32 os_tx_m2u_ignore_self; + u32 os_tx_m2u_entry; + u32 os_tx_m2u_entry_err_xmit; + u32 os_tx_m2u_entry_err_skb; + u32 os_tx_m2u_stop; + u32 core_tx; + u32 core_tx_err_pxmitframe; + u32 core_tx_err_brtx; + u32 core_tx_upd_attrib; + u32 core_tx_upd_attrib_adhoc; + u32 core_tx_upd_attrib_sta; + u32 core_tx_upd_attrib_ap; + u32 core_tx_upd_attrib_unknown; + u32 core_tx_upd_attrib_dhcp; + u32 core_tx_upd_attrib_icmp; + u32 core_tx_upd_attrib_active; + u32 core_tx_upd_attrib_err_ucast_sta; + u32 core_tx_upd_attrib_err_ucast_ap_link; + u32 core_tx_upd_attrib_err_sta; + u32 core_tx_upd_attrib_err_link; + u32 core_tx_upd_attrib_err_sec; + u32 core_tx_ap_enqueue_warn_fwstate; + u32 core_tx_ap_enqueue_warn_sta; + u32 core_tx_ap_enqueue_warn_nosta; + u32 core_tx_ap_enqueue_warn_link; + u32 core_tx_ap_enqueue_warn_trigger; + u32 core_tx_ap_enqueue_mcast; + u32 core_tx_ap_enqueue_ucast; + u32 core_tx_ap_enqueue; + u32 intf_tx; + u32 intf_tx_pending_ac; + u32 intf_tx_pending_fw_under_survey; + u32 intf_tx_pending_fw_under_linking; + u32 intf_tx_pending_xmitbuf; + u32 intf_tx_enqueue; + u32 core_tx_enqueue; + u32 core_tx_enqueue_class; + u32 core_tx_enqueue_class_err_sta; + u32 core_tx_enqueue_class_err_nosta; + u32 core_tx_enqueue_class_err_fwlink; + u32 intf_tx_direct; + u32 intf_tx_direct_err_coalesce; + u32 intf_tx_dequeue; + u32 intf_tx_dequeue_err_coalesce; + u32 intf_tx_dump_xframe; + u32 intf_tx_dump_xframe_err_txdesc; + u32 intf_tx_dump_xframe_err_port; +}; + +struct int_logs { + u32 all; + u32 err; + u32 tbdok; + u32 tbder; + u32 bcnderr; + u32 bcndma; + u32 bcndma_e; + u32 rx; + u32 rx_rdu; + u32 rx_fovw; + u32 txfovw; + u32 mgntok; + u32 highdok; + u32 bkdok; + u32 bedok; + u32 vidok; + u32 vodok; +}; + +#endif /* CONFIG_DBG_COUNTER */ + +struct debug_priv { + u32 dbg_sdio_free_irq_error_cnt; + u32 dbg_sdio_alloc_irq_error_cnt; + u32 dbg_sdio_free_irq_cnt; + u32 dbg_sdio_alloc_irq_cnt; + u32 dbg_sdio_deinit_error_cnt; + u32 dbg_sdio_init_error_cnt; + u32 dbg_suspend_error_cnt; + u32 dbg_suspend_cnt; + u32 dbg_resume_cnt; + u32 dbg_resume_error_cnt; + u32 dbg_deinit_fail_cnt; + u32 dbg_carddisable_cnt; + u32 dbg_carddisable_error_cnt; + u32 dbg_ps_insuspend_cnt; + u32 dbg_dev_unload_inIPS_cnt; + u32 dbg_wow_leave_ps_fail_cnt; + u32 dbg_scan_pwr_state_cnt; + u32 dbg_downloadfw_pwr_state_cnt; + u32 dbg_fw_read_ps_state_fail_cnt; + u32 dbg_leave_ips_fail_cnt; + u32 dbg_leave_lps_fail_cnt; + u32 dbg_h2c_leave32k_fail_cnt; + u32 dbg_diswow_dload_fw_fail_cnt; + u32 dbg_enwow_dload_fw_fail_cnt; + u32 dbg_ips_drvopen_fail_cnt; + u32 dbg_poll_fail_cnt; + u32 dbg_rpwm_toogle_cnt; + u32 dbg_rpwm_timeout_fail_cnt; + u32 dbg_sreset_cnt; + u32 dbg_fw_mem_dl_error_cnt; + u64 dbg_rx_fifo_last_overflow; + u64 dbg_rx_fifo_curr_overflow; + u64 dbg_rx_fifo_diff_overflow; +}; + +struct rtw_traffic_statistics { + /* tx statistics */ + u64 tx_bytes; + u64 tx_pkts; + u64 tx_drop; + u64 cur_tx_bytes; + u64 last_tx_bytes; + u32 cur_tx_tp; /* Tx throughput in Mbps. */ + + /* rx statistics */ + u64 rx_bytes; + u64 rx_pkts; + u64 rx_drop; + u64 cur_rx_bytes; + u64 last_rx_bytes; + u32 cur_rx_tp; /* Rx throughput in Mbps. */ +}; + +#define SEC_CAP_CHK_BMC BIT0 +#define SEC_CAP_CHK_EXTRA_SEC BIT1 /* 256 bit */ +#define SEC_CAP_CHK_WRITE_CAM_NEW_RULE BIT2 + +#define MACID_DROP BIT0 +#define MACID_DROP_INDIRECT BIT1 + +#define SEC_STATUS_STA_PK_GK_CONFLICT_DIS_BMC_SEARCH BIT0 + +struct sec_cam_bmp { + u32 m0; +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 32) + u32 m1; +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 64) + u32 m2; +#endif +#if (SEC_CAM_ENT_NUM_SW_LIMIT > 96) + u32 m3; +#endif +}; + +struct cam_ctl_t { + _lock lock; + + u8 sec_cap; + u32 flags; + + u8 num; + struct sec_cam_bmp used; + + _mutex sec_cam_access_mutex; +}; + +struct sec_cam_ent { + u16 ctrl; + u8 mac[ETH_ALEN]; + u8 key[16]; +}; + +#define KEY_FMT "%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x" +#define KEY_ARG(x) ((u8 *)(x))[0], ((u8 *)(x))[1], ((u8 *)(x))[2], ((u8 *)(x))[3], ((u8 *)(x))[4], ((u8 *)(x))[5], \ + ((u8 *)(x))[6], ((u8 *)(x))[7], ((u8 *)(x))[8], ((u8 *)(x))[9], ((u8 *)(x))[10], ((u8 *)(x))[11], \ + ((u8 *)(x))[12], ((u8 *)(x))[13], ((u8 *)(x))[14], ((u8 *)(x))[15] + +#define RTW_DEFAULT_MGMT_MACID 1 + +struct macid_bmp { + u32 m0; +#if (MACID_NUM_SW_LIMIT > 32) + u32 m1; +#endif +#if (MACID_NUM_SW_LIMIT > 64) + u32 m2; +#endif +#if (MACID_NUM_SW_LIMIT > 96) + u32 m3; +#endif +}; + +#ifdef CONFIG_CLIENT_PORT_CFG +struct clt_port_t{ + _lock lock; + u8 bmp; + s8 num; +}; +#define get_clt_num(adapter) (adapter_to_dvobj(adapter)->clt_port.num) +#endif + +struct macid_ctl_t { + _lock lock; + u8 num; + struct macid_bmp used; + struct macid_bmp bmc; + struct macid_bmp if_g[CONFIG_IFACE_NUMBER]; + struct macid_bmp ch_g[2]; /* 2 ch concurrency */ + + u8 iface_bmc[CONFIG_IFACE_NUMBER]; /* bmc TX macid for each iface*/ + + u8 h2c_msr[MACID_NUM_SW_LIMIT]; + u8 bw[MACID_NUM_SW_LIMIT]; + u8 vht_en[MACID_NUM_SW_LIMIT]; + u32 rate_bmp0[MACID_NUM_SW_LIMIT]; + u32 rate_bmp1[MACID_NUM_SW_LIMIT]; + u8 op_num[H2C_MSR_ROLE_MAX]; /* number of macid having h2c_msr's OPMODE = 1 for specific ROLE */ + + struct sta_info *sta[MACID_NUM_SW_LIMIT]; /* corresponding stainfo when macid is not shared */ + u8 macid_cap; + /* macid sleep registers */ +#ifdef CONFIG_PROTSEL_MACSLEEP + u16 reg_sleep_ctrl; + u16 reg_sleep_info; + u16 reg_drop_ctrl; + u16 reg_drop_info; +#else + u16 reg_sleep_m0; + u16 reg_drop_m0; +#if (MACID_NUM_SW_LIMIT > 32) + u16 reg_sleep_m1; + u16 reg_drop_m1; +#endif +#if (MACID_NUM_SW_LIMIT > 64) + u16 reg_sleep_m2; + u16 reg_drop_m2; +#endif +#if (MACID_NUM_SW_LIMIT > 96) + u16 reg_sleep_m3; + u16 reg_drop_m3; +#endif +#endif + u16 macid_txrpt; + u8 macid_txrpt_pgsz; +}; + +/* used for rf_ctl_t.rate_bmp_cck_ofdm */ +#define RATE_BMP_CCK 0x000F +#define RATE_BMP_OFDM 0xFFF0 +#define RATE_BMP_HAS_CCK(_bmp_cck_ofdm) (_bmp_cck_ofdm & RATE_BMP_CCK) +#define RATE_BMP_HAS_OFDM(_bmp_cck_ofdm) (_bmp_cck_ofdm & RATE_BMP_OFDM) +#define RATE_BMP_GET_CCK(_bmp_cck_ofdm) (_bmp_cck_ofdm & RATE_BMP_CCK) +#define RATE_BMP_GET_OFDM(_bmp_cck_ofdm) ((_bmp_cck_ofdm & RATE_BMP_OFDM) >> 4) + +/* used for rf_ctl_t.rate_bmp_ht_by_bw */ +#define RATE_BMP_HT_1SS 0x000000FF +#define RATE_BMP_HT_2SS 0x0000FF00 +#define RATE_BMP_HT_3SS 0x00FF0000 +#define RATE_BMP_HT_4SS 0xFF000000 +#define RATE_BMP_HAS_HT_1SS(_bmp_ht) (_bmp_ht & RATE_BMP_HT_1SS) +#define RATE_BMP_HAS_HT_2SS(_bmp_ht) (_bmp_ht & RATE_BMP_HT_2SS) +#define RATE_BMP_HAS_HT_3SS(_bmp_ht) (_bmp_ht & RATE_BMP_HT_3SS) +#define RATE_BMP_HAS_HT_4SS(_bmp_ht) (_bmp_ht & RATE_BMP_HT_4SS) +#define RATE_BMP_GET_HT_1SS(_bmp_ht) (_bmp_ht & RATE_BMP_HT_1SS) +#define RATE_BMP_GET_HT_2SS(_bmp_ht) ((_bmp_ht & RATE_BMP_HT_2SS) >> 8) +#define RATE_BMP_GET_HT_3SS(_bmp_ht) ((_bmp_ht & RATE_BMP_HT_3SS) >> 16) +#define RATE_BMP_GET_HT_4SS(_bmp_ht) ((_bmp_ht & RATE_BMP_HT_4SS) >> 24) + +/* used for rf_ctl_t.rate_bmp_vht_by_bw */ +#define RATE_BMP_VHT_1SS 0x00000003FF +#define RATE_BMP_VHT_2SS 0x00000FFC00 +#define RATE_BMP_VHT_3SS 0x003FF00000 +#define RATE_BMP_VHT_4SS 0xFFC0000000 +#define RATE_BMP_HAS_VHT_1SS(_bmp_vht) (_bmp_vht & RATE_BMP_VHT_1SS) +#define RATE_BMP_HAS_VHT_2SS(_bmp_vht) (_bmp_vht & RATE_BMP_VHT_2SS) +#define RATE_BMP_HAS_VHT_3SS(_bmp_vht) (_bmp_vht & RATE_BMP_VHT_3SS) +#define RATE_BMP_HAS_VHT_4SS(_bmp_vht) (_bmp_vht & RATE_BMP_VHT_4SS) +#define RATE_BMP_GET_VHT_1SS(_bmp_vht) ((u16)(_bmp_vht & RATE_BMP_VHT_1SS)) +#define RATE_BMP_GET_VHT_2SS(_bmp_vht) ((u16)((_bmp_vht & RATE_BMP_VHT_2SS) >> 10)) +#define RATE_BMP_GET_VHT_3SS(_bmp_vht) ((u16)((_bmp_vht & RATE_BMP_VHT_3SS) >> 20)) +#define RATE_BMP_GET_VHT_4SS(_bmp_vht) ((u16)((_bmp_vht & RATE_BMP_VHT_4SS) >> 30)) + +#define TXPWR_LMT_REF_VHT_FROM_HT BIT0 +#define TXPWR_LMT_REF_HT_FROM_VHT BIT1 + +#define TXPWR_LMT_HAS_CCK_1T BIT0 +#define TXPWR_LMT_HAS_CCK_2T BIT1 +#define TXPWR_LMT_HAS_CCK_3T BIT2 +#define TXPWR_LMT_HAS_CCK_4T BIT3 +#define TXPWR_LMT_HAS_OFDM_1T BIT4 +#define TXPWR_LMT_HAS_OFDM_2T BIT5 +#define TXPWR_LMT_HAS_OFDM_3T BIT6 +#define TXPWR_LMT_HAS_OFDM_4T BIT7 + +#define OFFCHS_NONE 0 +#define OFFCHS_LEAVING_OP 1 +#define OFFCHS_LEAVE_OP 2 +#define OFFCHS_BACKING_OP 3 + +#define TPC_MODE_DISABLE 0 +#define TPC_MODE_MANUAL 1 +#define TPC_MODE_INVALID 2 /* keep last */ + +#define TPC_MANUAL_CONSTRAINT_MAX 600 /* mB */ + +struct rf_ctl_t { + enum regd_src_t regd_src; + const struct country_chplan *country_ent; + u8 ChannelPlan; + u8 max_chan_nums; + RT_CHANNEL_INFO channel_set[MAX_CHANNEL_NUM]; + struct op_class_pref_t **spt_op_class_ch; + u8 cap_spt_op_class_num; + u8 reg_spt_op_class_num; + u8 cur_spt_op_class_num; + struct p2p_channels channel_list; +#ifdef CONFIG_RTW_MBO + struct npref_ch_rtp ch_rtp; +#endif + + s16 antenna_gain; /* mBi */ + + u8 op_class; + u8 op_ch; + s16 op_txpwr_max; /* EIRP in mBm */ + u8 if_op_class[CONFIG_IFACE_NUMBER]; + u8 if_op_ch[CONFIG_IFACE_NUMBER]; + + _mutex offch_mutex; + u8 offch_state; + + /* used for debug or by tx power limit */ + u16 rate_bmp_cck_ofdm; /* 20MHz */ + u32 rate_bmp_ht_by_bw[2]; /* 20MHz, 40MHz. 4SS supported */ + u64 rate_bmp_vht_by_bw[4]; /* 20MHz, 40MHz, 80MHz, 160MHz. 4SS supported */ + +#if CONFIG_TXPWR_LIMIT + u8 highest_ht_rate_bw_bmp; + u8 highest_vht_rate_bw_bmp; + + _mutex txpwr_lmt_mutex; + _list reg_exc_list; + u8 regd_exc_num; + _list txpwr_lmt_list; + u8 txpwr_regd_num; + const char *regd_name; + + u8 txpwr_lmt_2g_cck_ofdm_state; + #if CONFIG_IEEE80211_BAND_5GHZ + u8 txpwr_lmt_5g_cck_ofdm_state; + u8 txpwr_lmt_5g_20_40_ref; + #endif +#endif + u8 tpc_mode; + u16 tpc_manual_constraint; /* mB */ + + bool ch_sel_within_same_band; + +#if CONFIG_DFS + u8 csa_ch; + u8 csa_switch_cnt; + u8 csa_ch_offset; + u8 csa_ch_width; + u8 csa_ch_freq_seg0; /* Channel Center Frequency Segment 0 */ + u8 csa_ch_freq_seg1; /* Channel Center Frequency Segment 1 */ + +#ifdef CONFIG_DFS_MASTER + u8 dfs_region_domain; + _timer radar_detect_timer; + bool radar_detect_by_others; + u8 radar_detect_enabled; + bool radar_detected; + + u8 radar_detect_ch; + u8 radar_detect_bw; + u8 radar_detect_offset; + + systime cac_start_time; + systime cac_end_time; + u8 cac_force_stop; + +#if CONFIG_DFS_SLAVE_WITH_RADAR_DETECT + u8 dfs_slave_with_rd; +#endif + u8 dfs_ch_sel_e_flags; + u8 dfs_ch_sel_d_flags; + + u8 dbg_dfs_fake_radar_detect_cnt; + u8 dbg_dfs_radar_detect_trigger_non; + u8 dbg_dfs_choose_dfs_ch_first; +#endif /* CONFIG_DFS_MASTER */ +#endif /* CONFIG_DFS */ +}; + +struct wow_ctl_t { + u8 wow_cap; +}; + +#define WOW_CAP_TKIP_OL BIT0 + +#define RTW_CAC_STOPPED 0 +#ifdef CONFIG_DFS_MASTER +#define IS_CAC_STOPPED(rfctl) ((rfctl)->cac_end_time == RTW_CAC_STOPPED) +#define IS_CH_WAITING(rfctl) (!IS_CAC_STOPPED(rfctl) && rtw_time_after((rfctl)->cac_end_time, rtw_get_current_time())) +#define IS_UNDER_CAC(rfctl) (IS_CH_WAITING(rfctl) && rtw_time_after(rtw_get_current_time(), (rfctl)->cac_start_time)) +#define IS_RADAR_DETECTED(rfctl) ((rfctl)->radar_detected) +#else +#define IS_CAC_STOPPED(rfctl) 1 +#define IS_CH_WAITING(rfctl) 0 +#define IS_UNDER_CAC(rfctl) 0 +#define IS_RADAR_DETECTED(rfctl) 0 +#endif /* CONFIG_DFS_MASTER */ + +#if CONFIG_DFS_SLAVE_WITH_RADAR_DETECT +#define IS_DFS_SLAVE_WITH_RD(rfctl) ((rfctl)->dfs_slave_with_rd) +#else +#define IS_DFS_SLAVE_WITH_RD(rfctl) 0 +#endif + +#ifdef CONFIG_MBSSID_CAM +#define TOTAL_MBID_CAM_NUM 8 +#define INVALID_CAM_ID 0xFF +struct mbid_cam_ctl_t { + _lock lock; + u8 bitmap; + ATOMIC_T mbid_entry_num; +}; +struct mbid_cam_cache { + u8 iface_id; + /*u8 role;*/ /*WIFI_STATION_STATE or WIFI_AP_STATE*/ + u8 mac_addr[ETH_ALEN]; +}; +#endif /*CONFIG_MBSSID_CAM*/ + +#ifdef RTW_HALMAC +struct halmac_indicator { + struct submit_ctx *sctx; + u8 *buffer; + u32 buf_size; + u32 ret_size; + u32 status; +}; + +struct halmacpriv { + /* flags */ +#ifdef CONFIG_SDIO_HCI + /* + * Indirect Access for SDIO, + * 0:default, 1:enable, 2:disable + */ + u8 sdio_io_indir; +#endif /* CONFIG_SDIO_HCI */ + + /* For asynchronous functions */ + struct halmac_indicator *indicator; + + /* Hardware parameters */ +#ifdef CONFIG_SDIO_HCI + /* Store hardware tx queue page number setting */ + u16 txpage[HW_QUEUE_ENTRY]; +#endif /* CONFIG_SDIO_HCI */ +}; +#endif /* RTW_HALMAC */ + +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT +/*info for H2C-0x2C*/ +struct dft_info { + u8 port_id; + u8 mac_id; +}; +#endif + +#ifdef CONFIG_HW_P0_TSF_SYNC +struct tsf_info { + u8 sync_port;/*port_x's tsf sync to port_0*/ + u8 offset; /*tsf timer offset*/ +}; +#endif + +struct protsel { + _mutex mutex; /* protect this structure */ + ATOMIC_T refcnt; /* reference count */ + u32 sel; /* save the last sel port */ +}; + +#ifdef CONFIG_RTL8814B +#define MAX_BULKOUT_NUM 7 +#ifdef CONFIG_USB_HCI +#define MAX_ENDPOINT_NUM 8 +#endif +#else +#define MAX_BULKOUT_NUM 4 +#ifdef CONFIG_USB_HCI +#define MAX_ENDPOINT_NUM 6 +#endif +#endif + +struct dvobj_priv { + /*-------- below is common data --------*/ + u8 chip_type; + u8 HardwareType; + u8 interface_type;/*USB,SDIO,SPI,PCI*/ + + ATOMIC_T bSurpriseRemoved; + ATOMIC_T bDriverStopped; + + s32 processing_dev_remove; + + struct debug_priv drv_dbg; + + _mutex hw_init_mutex; + _mutex h2c_fwcmd_mutex; + + _mutex ioctrl_mutex; + +#ifdef CONFIG_RTW_CUSTOMER_STR + _mutex customer_str_mutex; + struct submit_ctx *customer_str_sctx; + u8 customer_str[RTW_CUSTOMER_STR_LEN]; +#endif + + _mutex setch_mutex; + _mutex setbw_mutex; + _mutex rf_read_reg_mutex; +#ifdef CONFIG_SDIO_INDIRECT_ACCESS + _mutex sd_indirect_access_mutex; +#endif + +#ifdef CONFIG_SYSON_INDIRECT_ACCESS + _mutex syson_indirect_access_mutex; /* System On Reg R/W */ +#endif + + unsigned char oper_channel; /* saved channel info when call set_channel_bw */ + unsigned char oper_bwmode; + unsigned char oper_ch_offset;/* PRIME_CHNL_OFFSET */ + systime on_oper_ch_time; + + u8 union_ch; + u8 union_bw; + u8 union_offset; + /* backup values when union_ch is set to 0 */ + u8 union_ch_bak; + u8 union_bw_bak; + u8 union_offset_bak; + + _adapter *padapters[CONFIG_IFACE_NUMBER];/*IFACE_ID_MAX*/ + u8 iface_nums; /* total number of ifaces used runtime */ + struct mi_state iface_state; + +#ifdef CONFIG_AP_MODE + #ifdef CONFIG_SUPPORT_MULTI_BCN + u8 nr_ap_if; /* total interface number of ap /go /mesh / nan mode. */ + u16 inter_bcn_space; /* unit:ms */ + _queue ap_if_q; + u8 vap_map; + u8 fw_bcn_offload; + u8 vap_tbtt_rpt_map; + #endif /*CONFIG_SUPPORT_MULTI_BCN*/ + #ifdef CONFIG_RTW_REPEATER_SON + struct rtw_rson_struct rson_data; + #endif +#endif +#ifdef CONFIG_CLIENT_PORT_CFG + struct clt_port_t clt_port; +#endif + +#ifdef CONFIG_HW_P0_TSF_SYNC + struct tsf_info p0_tsf; +#endif + systime periodic_tsf_update_etime; + _timer periodic_tsf_update_end_timer; + + struct macid_ctl_t macid_ctl; + + struct cam_ctl_t cam_ctl; + struct sec_cam_ent cam_cache[SEC_CAM_ENT_NUM_SW_LIMIT]; + + struct wow_ctl_t wow_ctl; + +#ifdef CONFIG_MBSSID_CAM + struct mbid_cam_ctl_t mbid_cam_ctl; + struct mbid_cam_cache mbid_cam_cache[TOTAL_MBID_CAM_NUM]; +#endif + + struct rf_ctl_t rf_ctl; + +#if CONFIG_TX_AC_LIFETIME + struct tx_aclt_conf_t tx_aclt_force_val; + u8 tx_aclt_flags; + struct tx_aclt_conf_t tx_aclt_confs[TX_ACLT_CONF_NUM]; +#endif + + /* In /Out Pipe information */ + int RtInPipe[2]; + int RtOutPipe[MAX_BULKOUT_NUM]; + u8 Queue2Pipe[HW_QUEUE_ENTRY];/* for out pipe mapping */ + + u8 irq_alloc; + ATOMIC_T continual_io_error; + + ATOMIC_T disable_func; + + u8 xmit_block; + _lock xmit_block_lock; + + struct pwrctrl_priv pwrctl_priv; + + struct rtw_traffic_statistics traffic_stat; + +#ifdef PLATFORM_LINUX + _thread_hdl_ rtnl_lock_holder; + + #if defined(CONFIG_IOCTL_CFG80211) && defined(RTW_SINGLE_WIPHY) + struct wiphy *wiphy; + #endif +#endif /* PLATFORM_LINUX */ + +#ifdef CONFIG_SWTIMER_BASED_TXBCN + _timer txbcn_timer; +#endif + _timer dynamic_chk_timer; /* dynamic/periodic check timer */ + +#ifdef CONFIG_RTW_NAPI_DYNAMIC + u8 en_napi_dynamic; +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ + +#ifdef RTW_HALMAC + void *halmac; + struct halmacpriv hmpriv; +#endif /* RTW_HALMAC */ + +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + /*info for H2C-0x2C*/ + struct dft_info dft; +#endif + +#ifdef CONFIG_RTW_WIFI_HAL + u32 nodfs; +#endif + + /*-------- below is for SDIO INTERFACE --------*/ + +#ifdef INTF_DATA + INTF_DATA intf_data; +#endif +#ifdef INTF_OPS + INTF_OPS intf_ops; +#endif + +#ifdef CONFIG_SDIO_TX_ENABLE_AVAL_INT + u8 tx_aval_int_thr_mode;/* if 0=>threhold set by reques(default) ;if 1=>fixed by proc; if 2: fixed by sdio_tx_max_len */ + u8 tx_aval_int_thr_value; +#endif/*CONFIG_SDIO_TX_ENABLE_AVAL_INT*/ + + /*-------- below is for USB INTERFACE --------*/ + +#ifdef CONFIG_USB_HCI + + u8 usb_speed; /* 1.1, 2.0 or 3.0 */ + u8 nr_endpoint; + u8 RtNumInPipes; + u8 RtNumOutPipes; + int ep_num[MAX_ENDPOINT_NUM]; /* endpoint number */ + + int RegUsbSS; + + _sema usb_suspend_sema; + +#ifdef CONFIG_USB_VENDOR_REQ_MUTEX + _mutex usb_vendor_req_mutex; +#endif + +#ifdef CONFIG_USB_VENDOR_REQ_BUFFER_PREALLOC + u8 *usb_alloc_vendor_req_buf; + u8 *usb_vendor_req_buf; +#endif + +#ifdef PLATFORM_LINUX + struct usb_interface *pusbintf; + struct usb_device *pusbdev; +#endif/* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + struct usb_interface *pusbintf; + struct usb_device *pusbdev; +#endif/* PLATFORM_FREEBSD */ + +#endif/* CONFIG_USB_HCI */ + + /*-------- below is for PCIE INTERFACE --------*/ + +#ifdef CONFIG_PCI_HCI + +#ifdef PLATFORM_LINUX + struct pci_dev *ppcidev; + + /* PCI MEM map */ + unsigned long pci_mem_end; /* shared mem end */ + unsigned long pci_mem_start; /* shared mem start */ + + /* PCI IO map */ + unsigned long pci_base_addr; /* device I/O address */ + +#ifdef CONFIG_PLATFORM_RTK129X + unsigned long ctrl_start; + /* PCI MASK addr */ + unsigned long mask_addr; + + /* PCI TRANSLATE addr */ + unsigned long tran_addr; + + _lock io_reg_lock; +#endif + + /* PciBridge */ + struct pci_priv pcipriv; + + unsigned int irq; /* get from pci_dev.irq, store to net_device.irq */ + u16 irqline; + u8 irq_enabled; + RT_ISR_CONTENT isr_content; + _lock irq_th_lock; + + u8 bdma64; +#endif/* PLATFORM_LINUX */ + +#endif/* CONFIG_PCI_HCI */ + +#ifdef CONFIG_MCC_MODE + struct mcc_obj_priv mcc_objpriv; +#endif /*CONFIG_MCC_MODE */ + +#ifdef CONFIG_RTW_TPT_MODE + u8 tpt_mode; /* RTK T/P Testing Mode, 0:default mode */ + u32 edca_be_ul; + u32 edca_be_dl; +#endif + /* also for RTK T/P Testing Mode */ + u8 scan_deny; + + /* protect sel to safely access */ +#ifdef CONFIG_PROTSEL_PORT + struct protsel protsel_port; +#endif +#ifdef CONFIG_PROTSEL_ATIMDTIM + struct protsel protsel_atimdtim; +#endif +#ifdef CONFIG_PROTSEL_MACSLEEP + struct protsel protsel_macsleep; +#endif +#ifdef CONFIG_WOWLAN + u8 bcn_ctrl_clint3_bf_suspend; + u16 rxfltmap2_bf_suspend; + u8 lifetime_en; + u32 pkt_lifetime; + u32 rcr_bf_suspend; + u32 cr_ext_bf_suspend; +#endif /* CONFIG_WOWLAN */ + +#if defined (CONFIG_CONCURRENT_MODE) && defined (CONFIG_TSF_SYNC) + u16 sync_tsfr_counter; +#endif + + /* WPAS maintain from w1.fi */ +#define RTW_WPAS_W1FI 0x00 + /* WPAS maintain from android */ +#define RTW_WPAS_ANDROID 0x01 + u8 wpas_type; +}; + +#define DEV_STA_NUM(_dvobj) MSTATE_STA_NUM(&((_dvobj)->iface_state)) +#define DEV_STA_LD_NUM(_dvobj) MSTATE_STA_LD_NUM(&((_dvobj)->iface_state)) +#define DEV_STA_LG_NUM(_dvobj) MSTATE_STA_LG_NUM(&((_dvobj)->iface_state)) +#define DEV_TDLS_LD_NUM(_dvobj) MSTATE_TDLS_LD_NUM(&((_dvobj)->iface_state)) +#define DEV_AP_NUM(_dvobj) MSTATE_AP_NUM(&((_dvobj)->iface_state)) +#define DEV_AP_STARTING_NUM(_dvobj) MSTATE_AP_STARTING_NUM(&((_dvobj)->iface_state)) +#define DEV_AP_LD_NUM(_dvobj) MSTATE_AP_LD_NUM(&((_dvobj)->iface_state)) +#define DEV_ADHOC_NUM(_dvobj) MSTATE_ADHOC_NUM(&((_dvobj)->iface_state)) +#define DEV_ADHOC_LD_NUM(_dvobj) MSTATE_ADHOC_LD_NUM(&((_dvobj)->iface_state)) +#define DEV_MESH_NUM(_dvobj) MSTATE_MESH_NUM(&((_dvobj)->iface_state)) +#define DEV_MESH_LD_NUM(_dvobj) MSTATE_MESH_LD_NUM(&((_dvobj)->iface_state)) +#define DEV_P2P_DV_NUM(_dvobj) MSTATE_P2P_DV_NUM(&((_dvobj)->iface_state)) +#define DEV_P2P_GC_NUM(_dvobj) MSTATE_P2P_GC_NUM(&((_dvobj)->iface_state)) +#define DEV_P2P_GO_NUM(_dvobj) MSTATE_P2P_GO_NUM(&((_dvobj)->iface_state)) +#define DEV_SCAN_NUM(_dvobj) MSTATE_SCAN_NUM(&((_dvobj)->iface_state)) +#define DEV_WPS_NUM(_dvobj) MSTATE_WPS_NUM(&((_dvobj)->iface_state)) +#define DEV_ROCH_NUM(_dvobj) MSTATE_ROCH_NUM(&((_dvobj)->iface_state)) +#define DEV_MGMT_TX_NUM(_dvobj) MSTATE_MGMT_TX_NUM(&((_dvobj)->iface_state)) + +#define DEV_U_CH(_dvobj) ((_dvobj)->union_ch) +#define DEV_U_BW(_dvobj) ((_dvobj)->union_bw) +#define DEV_U_OFFSET(_dvobj) ((_dvobj)->union_offset) + +#define dvobj_to_pwrctl(dvobj) (&(dvobj->pwrctl_priv)) +#define pwrctl_to_dvobj(pwrctl) container_of(pwrctl, struct dvobj_priv, pwrctl_priv) +#define dvobj_to_macidctl(dvobj) (&(dvobj->macid_ctl)) +#define dvobj_to_sec_camctl(dvobj) (&(dvobj->cam_ctl)) +#define dvobj_to_regsty(dvobj) (&(dvobj->padapters[IFACE_ID0]->registrypriv)) +#if defined(CONFIG_IOCTL_CFG80211) && defined(RTW_SINGLE_WIPHY) +#define dvobj_to_wiphy(dvobj) ((dvobj)->wiphy) +#endif +#define dvobj_to_rfctl(dvobj) (&(dvobj->rf_ctl)) +#define rfctl_to_dvobj(rfctl) container_of((rfctl), struct dvobj_priv, rf_ctl) + +static inline void dev_set_surprise_removed(struct dvobj_priv *dvobj) +{ + ATOMIC_SET(&dvobj->bSurpriseRemoved, _TRUE); +} +static inline void dev_clr_surprise_removed(struct dvobj_priv *dvobj) +{ + ATOMIC_SET(&dvobj->bSurpriseRemoved, _FALSE); +} +static inline void dev_set_drv_stopped(struct dvobj_priv *dvobj) +{ + ATOMIC_SET(&dvobj->bDriverStopped, _TRUE); +} +static inline void dev_clr_drv_stopped(struct dvobj_priv *dvobj) +{ + ATOMIC_SET(&dvobj->bDriverStopped, _FALSE); +} +#define dev_is_surprise_removed(dvobj) (ATOMIC_READ(&dvobj->bSurpriseRemoved) == _TRUE) +#define dev_is_drv_stopped(dvobj) (ATOMIC_READ(&dvobj->bDriverStopped) == _TRUE) + +#ifdef PLATFORM_LINUX +static inline struct device *dvobj_to_dev(struct dvobj_priv *dvobj) +{ + /* todo: get interface type from dvobj and the return the dev accordingly */ +#ifdef RTW_DVOBJ_CHIP_HW_TYPE +#endif + +#ifdef CONFIG_USB_HCI + return &dvobj->pusbintf->dev; +#endif +#ifdef CONFIG_SDIO_HCI + return &dvobj->intf_data.func->dev; +#endif +#ifdef CONFIG_GSPI_HCI + return &dvobj->intf_data.func->dev; +#endif +#ifdef CONFIG_PCI_HCI + return &dvobj->ppcidev->dev; +#endif +} +#endif + +_adapter *dvobj_get_port0_adapter(struct dvobj_priv *dvobj); +_adapter *dvobj_get_unregisterd_adapter(struct dvobj_priv *dvobj); +_adapter *dvobj_get_adapter_by_addr(struct dvobj_priv *dvobj, u8 *addr); +#define dvobj_get_primary_adapter(dvobj) ((dvobj)->padapters[IFACE_ID0]) + +enum _hw_port { + HW_PORT0, + HW_PORT1, + HW_PORT2, + HW_PORT3, + HW_PORT4, + MAX_HW_PORT, +}; + +#ifdef CONFIG_CLIENT_PORT_CFG +enum _client_port { + CLT_PORT0 = HW_PORT1, + CLT_PORT1 = HW_PORT2, + CLT_PORT2 = HW_PORT3, + CLT_PORT3 = HW_PORT4, + CLT_PORT_INVALID = HW_PORT0, +}; + +#define MAX_CLIENT_PORT_NUM 4 +#define get_clt_port(adapter) (adapter->client_port) +#endif + +enum _ADAPTER_TYPE { + PRIMARY_ADAPTER, + VIRTUAL_ADAPTER, + MAX_ADAPTER = 0xFF, +}; + +typedef enum _DRIVER_STATE { + DRIVER_NORMAL = 0, + DRIVER_DISAPPEAR = 1, + DRIVER_REPLACE_DONGLE = 2, +} DRIVER_STATE; + +#ifdef CONFIG_RTW_NAPI +enum _NAPI_STATE { + NAPI_DISABLE = 0, + NAPI_ENABLE = 1, +}; +#endif + +#ifdef CONFIG_MAC_LOOPBACK_DRIVER +typedef struct loopbackdata { + _sema sema; + _thread_hdl_ lbkthread; + u8 bstop; + u32 cnt; + u16 size; + u16 txsize; + u8 txbuf[0x8000]; + u16 rxsize; + u8 rxbuf[0x8000]; + u8 msg[100]; + +} LOOPBACKDATA, *PLOOPBACKDATA; +#endif + +#define ADAPTER_TX_BW_2G(adapter) BW_MODE_2G((adapter)->driver_tx_bw_mode) +#define ADAPTER_TX_BW_5G(adapter) BW_MODE_5G((adapter)->driver_tx_bw_mode) + +struct _ADAPTER { + int DriverState;/* for disable driver using module, use dongle to replace module. */ + int pid[3];/* process id from UI, 0:wps, 1:hostapd, 2:dhcpcd */ + int bDongle;/* build-in module or external dongle */ + + #if defined(CONFIG_AP_MODE) && defined(CONFIG_SUPPORT_MULTI_BCN) + _list list; + u8 vap_id; + #endif + struct dvobj_priv *dvobj; + struct mlme_priv mlmepriv; + struct mlme_ext_priv mlmeextpriv; + struct cmd_priv cmdpriv; + struct evt_priv evtpriv; + +#ifdef CONFIG_RTW_80211K + struct rm_priv rmpriv; +#endif + /* struct io_queue *pio_queue; */ + struct io_priv iopriv; + struct xmit_priv xmitpriv; + struct recv_priv recvpriv; + struct sta_priv stapriv; + struct security_priv securitypriv; + _lock security_key_mutex; /* add for CONFIG_IEEE80211W, none 11w also can use */ + struct registry_priv registrypriv; + +#ifdef CONFIG_RTW_NAPI + struct napi_struct napi; + u8 napi_state; +#endif + +#ifdef CONFIG_MP_INCLUDED + struct mp_priv mppriv; +#endif + +#ifdef CONFIG_AP_MODE + struct hostapd_priv *phostapdpriv; +#endif + +#if defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE) || defined(CONFIG_IOCTL_CFG80211) + struct roch_info rochinfo; +#endif + + u32 setband; + ATOMIC_T bandskip; + +#ifdef CONFIG_P2P + struct wifidirect_info wdinfo; +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_TDLS + struct tdls_info tdlsinfo; +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_WAPI_SUPPORT + u8 WapiSupport; + RT_WAPI_T wapiInfo; +#endif + +#ifdef CONFIG_RTW_REPEATER_SON + u8 rtw_rson_scanstage; +#endif + +#ifdef CONFIG_WFD + struct wifi_display_info wfd_info; +#endif /* CONFIG_WFD */ + +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + struct bt_coex_info coex_info; +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + + ERROR_CODE LastError; /* <20130613, Kordan> Only the functions associated with MP records the error code by now. */ + + void *HalData; + u32 hal_data_sz; + struct hal_ops hal_func; + + u32 IsrContent; + u32 ImrContent; + + u8 EepromAddressSize; + u8 bDriverIsGoingToUnload; + u8 init_adpt_in_progress; + u8 bHaltInProgress; +#ifdef CONFIG_GPIO_API + u8 pre_gpio_pin; + struct gpio_int_priv { + u8 interrupt_mode; + u8 interrupt_enable_mask; + void (*callback[8])(u8 level); + } gpiointpriv; +#endif + _thread_hdl_ cmdThread; +#ifdef CONFIG_EVENT_THREAD_MODE + _thread_hdl_ evtThread; +#endif +#ifdef CONFIG_XMIT_THREAD_MODE + _thread_hdl_ xmitThread; +#endif +#ifdef CONFIG_RECV_THREAD_MODE + _thread_hdl_ recvThread; +#endif + u8 registered; + + void (*intf_start)(_adapter *adapter); + void (*intf_stop)(_adapter *adapter); + +#ifdef PLATFORM_LINUX + _nic_hdl pnetdev; + char old_ifname[IFNAMSIZ]; + u8 ndev_unregistering; + int bup; + struct net_device_stats stats; + struct iw_statistics iwstats; + struct proc_dir_entry *dir_dev;/* for proc directory */ + struct proc_dir_entry *dir_odm; + +#ifdef CONFIG_MCC_MODE + struct proc_dir_entry *dir_mcc; +#endif /* CONFIG_MCC_MODE */ + +#ifdef CONFIG_IOCTL_CFG80211 + struct wireless_dev *rtw_wdev; + struct rtw_wdev_priv wdev_data; + +#if !defined(RTW_SINGLE_WIPHY) + struct wiphy *wiphy; +#endif + +#endif /* CONFIG_IOCTL_CFG80211 */ + +#ifdef CONFIG_PLATFORM_CMAP_INTFS + void *cmap_bss_status_evt; + u32 cmap_bss_status_evt_len; + u8 cmap_unassoc_sta_measure_en; +#endif + +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + _nic_hdl pifp; + int bup; + _lock glock; +#endif /* PLATFORM_FREEBSD */ + u8 mac_addr[ETH_ALEN]; + int net_closed; + + u8 netif_up; + + u8 bLinkInfoDump; + /* Added by Albert 2012/10/26 */ + /* The driver will show up the desired channel number when this flag is 1. */ + u8 bNotifyChannelChange; + u8 bsta_tp_dump; +#ifdef CONFIG_P2P + /* Added by Albert 2012/12/06 */ + /* The driver will show the current P2P status when the upper application reads it. */ + u8 bShowGetP2PState; +#endif + + u8 isprimary; /* is primary adapter or not */ + /* notes: + ** if isprimary is true, the adapter_type value is 0, iface_id is IFACE_ID0 for PRIMARY_ADAPTER + ** if isprimary is false, the adapter_type value is 1, iface_id is IFACE_ID1 for VIRTUAL_ADAPTER + ** refer to iface_id if iface_nums>2 and isprimary is false and the adapter_type value is 0xff.*/ + u8 adapter_type;/*be used in Multi-interface to recognize whether is PRIMARY_ADAPTER or not(PRIMARY_ADAPTER/VIRTUAL_ADAPTER) .*/ + u8 hw_port; /*interface port type, it depends on HW port */ + + #ifdef CONFIG_CLIENT_PORT_CFG + u8 client_id; + u8 client_port; + #endif + /*struct tsf_info tsf;*//*reserve define for 8814B*/ + + /*extend to support multi interface*/ + u8 iface_id; + +#ifdef CONFIG_BR_EXT + _lock br_ext_lock; + /* unsigned int macclone_completed; */ + struct nat25_network_db_entry *nethash[NAT25_HASH_SIZE]; + int pppoe_connection_in_progress; + unsigned char pppoe_addr[MACADDRLEN]; + unsigned char scdb_mac[MACADDRLEN]; + unsigned char scdb_ip[4]; + struct nat25_network_db_entry *scdb_entry; + unsigned char br_mac[MACADDRLEN]; + unsigned char br_ip[4]; + + struct br_ext_info ethBrExtInfo; +#endif /* CONFIG_BR_EXT */ + +#ifdef CONFIG_MAC_LOOPBACK_DRIVER + PLOOPBACKDATA ploopback; +#endif +#ifdef CONFIG_AP_MODE + u8 bmc_tx_rate; + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + u8 b2u_flags_ap_src; + u8 b2u_flags_ap_fwd; + #endif +#endif + + /* for debug purpose */ + u8 fix_rate; + u8 fix_bw; + u8 data_fb; /* data rate fallback, valid only when fix_rate is not 0xff */ + u8 power_offset; + u8 driver_tx_bw_mode; + u8 rsvd_page_offset; + u8 rsvd_page_num; + u8 ch_clm_ratio; + u8 ch_nhm_ratio; +#ifdef CONFIG_SUPPORT_FIFO_DUMP + u8 fifo_sel; + u32 fifo_addr; + u32 fifo_size; +#endif + + u8 driver_vcs_en; /* Enable=1, Disable=0 driver control vrtl_carrier_sense for tx */ + u8 driver_vcs_type;/* force 0:disable VCS, 1:RTS-CTS, 2:CTS-to-self when vcs_en=1. */ + u8 driver_ampdu_spacing;/* driver control AMPDU Density for peer sta's rx */ + u8 driver_rx_ampdu_factor;/* 0xff: disable drv ctrl, 0:8k, 1:16k, 2:32k, 3:64k; */ + u8 driver_rx_ampdu_spacing; /* driver control Rx AMPDU Density */ + u8 fix_rx_ampdu_accept; + u8 fix_rx_ampdu_size; /* 0~127, TODO:consider each sta and each TID */ +#ifdef CONFIG_TX_AMSDU + u8 tx_amsdu; + u16 tx_amsdu_rate; +#endif + u8 driver_tx_max_agg_num; /*fix tx desc max agg num , 0xff: disable drv ctrl*/ +#ifdef DBG_RX_COUNTER_DUMP + u8 dump_rx_cnt_mode;/*BIT0:drv,BIT1:mac,BIT2:phy*/ + u32 drv_rx_cnt_ok; + u32 drv_rx_cnt_crcerror; + u32 drv_rx_cnt_drop; +#endif + +#ifdef CONFIG_DBG_COUNTER + struct rx_logs rx_logs; + struct tx_logs tx_logs; + struct int_logs int_logs; +#endif + +#ifdef CONFIG_MCC_MODE + struct mcc_adapter_priv mcc_adapterpriv; +#endif /* CONFIG_MCC_MODE */ + +#ifdef CONFIG_RTW_WDS + bool use_wds; /* for STA, AP mode */ + + /* for STA mode */ + struct rtw_wds_gptr_table *wds_gpt_records; + ATOMIC_T wds_gpt_record_num; + + /* for AP mode */ + #ifdef CONFIG_AP_MODE + struct rtw_wds_table *wds_paths; + ATOMIC_T wds_path_num; + #endif +#endif /* CONFIG_RTW_WDS */ + +#ifdef CONFIG_RTW_MULTI_AP + u8 multi_ap; + u8 ch_util_threshold; +#endif + +#ifdef CONFIG_RTW_MESH + struct rtw_mesh_cfg mesh_cfg; + struct rtw_mesh_info mesh_info; + _timer mesh_path_timer; + _timer mesh_path_root_timer; + _timer mesh_atlm_param_req_timer; /* airtime link metrics param request timer */ + _workitem mesh_work; + unsigned long wrkq_flags; +#endif /* CONFIG_RTW_MESH */ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + ATOMIC_T tbtx_tx_pause; + ATOMIC_T tbtx_remove_tx_pause; + u8 tbtx_capability; + u32 tbtx_duration; +#endif /* CONFIG_RTW_TOKEN_BASED_XMIT */ + +#ifdef RTW_SIMPLE_CONFIG + u8 rtw_simple_config; +#endif +}; + +#define adapter_to_dvobj(adapter) ((adapter)->dvobj) +#define adapter_to_regsty(adapter) dvobj_to_regsty(adapter_to_dvobj((adapter))) +#define adapter_to_pwrctl(adapter) dvobj_to_pwrctl(adapter_to_dvobj((adapter))) +#define adapter_wdev_data(adapter) (&((adapter)->wdev_data)) +#if defined(RTW_SINGLE_WIPHY) +#define adapter_to_wiphy(adapter) dvobj_to_wiphy(adapter_to_dvobj(adapter)) +#else +#define adapter_to_wiphy(adapter) ((adapter)->wiphy) +#endif + +#define adapter_to_rfctl(adapter) dvobj_to_rfctl(adapter_to_dvobj((adapter))) +#define adapter_to_macidctl(adapter) dvobj_to_macidctl(adapter_to_dvobj((adapter))) + +#ifdef CONFIG_RTW_WDS +#define adapter_use_wds(adapter) (adapter->use_wds) +#define adapter_set_use_wds(adapter, en) do { \ + (adapter)->use_wds = (en) ? 1 : 0; \ + RTW_INFO(FUNC_ADPT_FMT" set use_wds=%d\n", FUNC_ADPT_ARG(adapter), (adapter)->use_wds); \ + } while (0) +#else +#define adapter_use_wds(adapter) 0 +#endif + +#define adapter_mac_addr(adapter) (adapter->mac_addr) +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) +#define adapter_pno_mac_addr(adapter) \ + ((adapter_wdev_data(adapter))->pno_mac_addr) +#endif + +#define adapter_to_chset(adapter) (adapter_to_rfctl((adapter))->channel_set) + +#define mlme_to_adapter(mlme) container_of((mlme), struct _ADAPTER, mlmepriv) +#define tdls_info_to_adapter(tdls) container_of((tdls), struct _ADAPTER, tdlsinfo) + +#define rtw_get_chip_type(adapter) (((PADAPTER)adapter)->dvobj->chip_type) +#define rtw_get_hw_type(adapter) (((PADAPTER)adapter)->dvobj->HardwareType) +#define rtw_get_intf_type(adapter) (((PADAPTER)adapter)->dvobj->interface_type) + +#define rtw_get_mi_nums(adapter) (((PADAPTER)adapter)->dvobj->iface_nums) + +static inline void rtw_set_surprise_removed(_adapter *padapter) +{ + dev_set_surprise_removed(adapter_to_dvobj(padapter)); +} +static inline void rtw_clr_surprise_removed(_adapter *padapter) +{ + dev_clr_surprise_removed(adapter_to_dvobj(padapter)); +} +static inline void rtw_set_drv_stopped(_adapter *padapter) +{ + dev_set_drv_stopped(adapter_to_dvobj(padapter)); +} +static inline void rtw_clr_drv_stopped(_adapter *padapter) +{ + dev_clr_drv_stopped(adapter_to_dvobj(padapter)); +} +#define rtw_is_surprise_removed(padapter) (dev_is_surprise_removed(adapter_to_dvobj(padapter))) +#define rtw_is_drv_stopped(padapter) (dev_is_drv_stopped(adapter_to_dvobj(padapter))) + +/* + * Function disabled. + * */ +#define DF_TX_BIT BIT0 /*write_port_cancel*/ +#define DF_RX_BIT BIT1 /*read_port_cancel*/ +#define DF_IO_BIT BIT2 + +/* #define RTW_DISABLE_FUNC(padapter, func) (ATOMIC_ADD(&adapter_to_dvobj(padapter)->disable_func, (func))) */ +/* #define RTW_ENABLE_FUNC(padapter, func) (ATOMIC_SUB(&adapter_to_dvobj(padapter)->disable_func, (func))) */ +__inline static void RTW_DISABLE_FUNC(_adapter *padapter, int func_bit) +{ + int df = ATOMIC_READ(&adapter_to_dvobj(padapter)->disable_func); + df |= func_bit; + ATOMIC_SET(&adapter_to_dvobj(padapter)->disable_func, df); +} + +__inline static void RTW_ENABLE_FUNC(_adapter *padapter, int func_bit) +{ + int df = ATOMIC_READ(&adapter_to_dvobj(padapter)->disable_func); + df &= ~(func_bit); + ATOMIC_SET(&adapter_to_dvobj(padapter)->disable_func, df); +} + +#define RTW_CANNOT_RUN(padapter) \ + (rtw_is_surprise_removed(padapter) || \ + rtw_is_drv_stopped(padapter)) + +#define RTW_IS_FUNC_DISABLED(padapter, func_bit) (ATOMIC_READ(&adapter_to_dvobj(padapter)->disable_func) & (func_bit)) + +#define RTW_CANNOT_IO(padapter) \ + (rtw_is_surprise_removed(padapter) || \ + RTW_IS_FUNC_DISABLED((padapter), DF_IO_BIT)) + +#define RTW_CANNOT_RX(padapter) \ + (RTW_CANNOT_RUN(padapter) || \ + RTW_IS_FUNC_DISABLED((padapter), DF_RX_BIT)) + +#define RTW_CANNOT_TX(padapter) \ + (RTW_CANNOT_RUN(padapter) || \ + RTW_IS_FUNC_DISABLED((padapter), DF_TX_BIT)) + +#ifdef CONFIG_PNO_SUPPORT +int rtw_parse_ssid_list_tlv(char **list_str, pno_ssid_t *ssid, int max, int *bytes_left); +int rtw_dev_pno_set(struct net_device *net, pno_ssid_t *ssid, int num, + int pno_time, int pno_repeat, int pno_freq_expo_max); +#ifdef CONFIG_PNO_SET_DEBUG + void rtw_dev_pno_debug(struct net_device *net); +#endif /* CONFIG_PNO_SET_DEBUG */ +#endif /* CONFIG_PNO_SUPPORT */ + +int rtw_suspend_free_assoc_resource(_adapter *padapter); +#ifdef CONFIG_WOWLAN + int rtw_suspend_wow(_adapter *padapter); + int rtw_resume_process_wow(_adapter *padapter); +#endif + +/* HCI Related header file */ +#ifdef CONFIG_USB_HCI + #include + #include + #include +#endif + +#ifdef CONFIG_SDIO_HCI + #include + #include + #include +#endif + +#ifdef CONFIG_GSPI_HCI + #include + #include + #include +#endif + +#ifdef CONFIG_PCI_HCI + #include + #include + #include +#endif + +#endif /* __DRV_TYPES_H__ */ diff --git a/include/drv_types_ce.h b/include/drv_types_ce.h new file mode 100644 index 0000000..c00dea8 --- /dev/null +++ b/include/drv_types_ce.h @@ -0,0 +1,86 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __DRV_TYPES_CE_H__ +#define __DRV_TYPES_CE_H__ + +#include +#include + +#include + +#define MAX_ACTIVE_REG_PATH 256 + +#define MAX_MCAST_LIST_NUM 32 + + + +/* for ioctl */ +#define MAKE_DRIVER_VERSION(_MainVer, _MinorVer) ((((u32)(_MainVer))<<16)+_MinorVer) + +#define NIC_HEADER_SIZE 14 /* !< can be moved to typedef.h */ +#define NIC_MAX_PACKET_SIZE 1514 /* !< can be moved to typedef.h */ +#define NIC_MAX_SEND_PACKETS 10 /* max number of send packets the MiniportSendPackets function can accept, can be moved to typedef.h */ +#define NIC_VENDOR_DRIVER_VERSION MAKE_DRIVER_VERSION(0, 001) /* !< can be moved to typedef.h */ +#define NIC_MAX_PACKET_SIZE 1514 /* !< can be moved to typedef.h */ + +typedef struct _MP_REG_ENTRY { + + NDIS_STRING RegName; /* variable name text */ + BOOLEAN bRequired; /* 1->required, 0->optional */ + + u8 Type; /* NdisParameterInteger/NdisParameterHexInteger/NdisParameterStringle/NdisParameterMultiString */ + uint FieldOffset; /* offset to MP_ADAPTER field */ + uint FieldSize; /* size (in bytes) of the field */ + +#ifdef UNDER_AMD64 + u64 Default; +#else + u32 Default; /* default value to use */ +#endif + + u32 Min; /* minimum value allowed */ + u32 Max; /* maximum value allowed */ +} MP_REG_ENTRY, *PMP_REG_ENTRY; + +#ifdef CONFIG_USB_HCI +typedef struct _USB_EXTENSION { + LPCUSB_FUNCS _lpUsbFuncs; + USB_HANDLE _hDevice; + PVOID pAdapter; + +#if 0 + USB_ENDPOINT_DESCRIPTOR _endpACLIn; + USB_ENDPOINT_DESCRIPTOR _endpACLOutHigh; + USB_ENDPOINT_DESCRIPTOR _endpACLOutNormal; + + USB_PIPE pPipeIn; + USB_PIPE pPipeOutNormal; + USB_PIPE pPipeOutHigh; +#endif + +} USB_EXTENSION, *PUSB_EXTENSION; +#endif + + +typedef struct _OCTET_STRING { + u8 *Octet; + u16 Length; +} OCTET_STRING, *POCTET_STRING; + + + + + +#endif diff --git a/include/drv_types_gspi.h b/include/drv_types_gspi.h new file mode 100644 index 0000000..c22c497 --- /dev/null +++ b/include/drv_types_gspi.h @@ -0,0 +1,49 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __DRV_TYPES_GSPI_H__ +#define __DRV_TYPES_GSPI_H__ + +/* SPI Header Files */ +#ifdef PLATFORM_LINUX + #include + #include + #include + /* #include */ + #include + #include + #include + #include + #include + #include + #include +#endif + + +typedef struct gspi_data { + u8 func_number; + + u8 tx_block_mode; + u8 rx_block_mode; + u32 block_transfer_len; + +#ifdef PLATFORM_LINUX + struct spi_device *func; + + struct workqueue_struct *priv_wq; + struct delayed_work irq_work; +#endif +} GSPI_DATA, *PGSPI_DATA; + +#endif /* #ifndef __DRV_TYPES_GSPI_H__ */ diff --git a/include/drv_types_linux.h b/include/drv_types_linux.h new file mode 100644 index 0000000..91ca68b --- /dev/null +++ b/include/drv_types_linux.h @@ -0,0 +1,19 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __DRV_TYPES_LINUX_H__ +#define __DRV_TYPES_LINUX_H__ + + +#endif diff --git a/include/drv_types_pci.h b/include/drv_types_pci.h new file mode 100644 index 0000000..2c550ec --- /dev/null +++ b/include/drv_types_pci.h @@ -0,0 +1,60 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __DRV_TYPES_PCI_H__ +#define __DRV_TYPES_PCI_H__ + +#ifdef PLATFORM_LINUX + #include +#endif + +#define INTEL_VENDOR_ID 0x8086 +#define SIS_VENDOR_ID 0x1039 +#define ATI_VENDOR_ID 0x1002 +#define ATI_DEVICE_ID 0x7914 +#define AMD_VENDOR_ID 0x1022 + +#define PCI_VENDER_ID_REALTEK 0x10ec + +enum aspm_mode { + ASPM_MODE_UND, + ASPM_MODE_PERF, + ASPM_MODE_PS, + ASPM_MODE_DEF, +}; + +struct pci_priv { + BOOLEAN pci_clk_req; + + u8 pciehdr_offset; + + u8 linkctrl_reg; + u8 pcibridge_linkctrlreg; + + u8 amd_l1_patch; + +#ifdef CONFIG_PCI_DYNAMIC_ASPM + u8 aspm_mode; +#endif +}; + +typedef struct _RT_ISR_CONTENT { + union { + u32 IntArray[2]; + u32 IntReg4Byte; + u16 IntReg2Byte; + }; +} RT_ISR_CONTENT, *PRT_ISR_CONTENT; + +#endif diff --git a/include/drv_types_sdio.h b/include/drv_types_sdio.h new file mode 100644 index 0000000..29006d9 --- /dev/null +++ b/include/drv_types_sdio.h @@ -0,0 +1,94 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __DRV_TYPES_SDIO_H__ +#define __DRV_TYPES_SDIO_H__ + +/* SDIO Header Files */ +#ifdef PLATFORM_LINUX + #include + #include + #include + #include + + #ifdef CONFIG_PLATFORM_SPRD + #include + #include + #endif /* CONFIG_PLATFORM_SPRD */ +#endif + +#define RTW_SDIO_CLK_33M 33000000 +#define RTW_SDIO_CLK_40M 40000000 +#define RTW_SDIO_CLK_80M 80000000 +#define RTW_SDIO_CLK_160M 160000000 + +typedef struct sdio_data { + u8 func_number; + + u8 tx_block_mode; + u8 rx_block_mode; + u32 block_transfer_len; + +#ifdef PLATFORM_LINUX + struct mmc_card *card; + struct sdio_func *func; + _thread_hdl_ sys_sdio_irq_thd; + unsigned int clock; + unsigned int timing; + u8 sd3_bus_mode; +#endif + +#ifdef DBG_SDIO +#ifdef PLATFORM_LINUX + struct proc_dir_entry *proc_sdio_dbg; +#endif /* PLATFORM_LINUX */ + + u32 cmd52_err_cnt; /* CMD52 I/O error count */ + u32 cmd53_err_cnt; /* CMD53 I/O error count */ + +#if (DBG_SDIO >= 1) + u32 reg_dump_mark; /* reg dump at specific error count */ +#endif /* DBG_SDIO >= 1 */ + +#if (DBG_SDIO >= 2) + u8 *dbg_msg; /* Messages for debug */ + u8 dbg_msg_size; + u8 *reg_mac; /* Device MAC register, 0x0~0x800 */ + u8 *reg_mac_ext; /* Device MAC extend register, 0x1000~0x1800 */ + u8 *reg_local; /* Device SDIO local register, 0x0~0xFF */ + u8 *reg_cia; /* SDIO CIA(CCCR, FBR and etc.), 0x0~0x1FF */ +#endif /* DBG_SDIO >= 2 */ + +#if (DBG_SDIO >= 3) + u8 dbg_enable; /* 0/1: disable/enable debug mode */ + u8 err_stop; /* Stop(surprise remove) when I/O error happen */ + u8 err_test; /* Simulate error happen */ + u8 err_test_triggered; /* Simulate error already triggered */ +#endif /* DBG_SDIO >= 3 */ +#endif /* DBG_SDIO */ +} SDIO_DATA, *PSDIO_DATA; + +#define dvobj_to_sdio_func(d) ((d)->intf_data.func) + +#define RTW_SDIO_ADDR_CMD52_BIT (1<<17) +#define RTW_SDIO_ADDR_CMD52_GEN(a) (a | RTW_SDIO_ADDR_CMD52_BIT) +#define RTW_SDIO_ADDR_CMD52_CLR(a) (a&~RTW_SDIO_ADDR_CMD52_BIT) +#define RTW_SDIO_ADDR_CMD52_CHK(a) (a&RTW_SDIO_ADDR_CMD52_BIT ? 1 : 0) + +#define RTW_SDIO_ADDR_F0_BIT (1<<18) +#define RTW_SDIO_ADDR_F0_GEN(a) (a | RTW_SDIO_ADDR_F0_BIT) +#define RTW_SDIO_ADDR_F0_CLR(a) (a&~RTW_SDIO_ADDR_F0_BIT) +#define RTW_SDIO_ADDR_F0_CHK(a) (a&RTW_SDIO_ADDR_F0_BIT ? 1 : 0) + +#endif diff --git a/include/drv_types_xp.h b/include/drv_types_xp.h new file mode 100644 index 0000000..81c4504 --- /dev/null +++ b/include/drv_types_xp.h @@ -0,0 +1,88 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __DRV_TYPES_XP_H__ +#define __DRV_TYPES_XP_H__ + +#include +#include + + + +#define MAX_MCAST_LIST_NUM 32 + + + +/* for ioctl */ +#define MAKE_DRIVER_VERSION(_MainVer, _MinorVer) ((((u32)(_MainVer))<<16)+_MinorVer) + +#define NIC_HEADER_SIZE 14 /* !< can be moved to typedef.h */ +#define NIC_MAX_PACKET_SIZE 1514 /* !< can be moved to typedef.h */ +#define NIC_MAX_SEND_PACKETS 10 /* max number of send packets the MiniportSendPackets function can accept, can be moved to typedef.h */ +#define NIC_VENDOR_DRIVER_VERSION MAKE_DRIVER_VERSION(0, 001) /* !< can be moved to typedef.h */ +#define NIC_MAX_PACKET_SIZE 1514 /* !< can be moved to typedef.h */ + + +#undef ON_VISTA +/* added by Jackson */ +#ifndef ON_VISTA + /* + * Bus driver versions + * */ + + #define SDBUS_DRIVER_VERSION_1 0x100 + #define SDBUS_DRIVER_VERSION_2 0x200 + + #define SDP_FUNCTION_TYPE 4 + #define SDP_BUS_DRIVER_VERSION 5 + #define SDP_BUS_WIDTH 6 + #define SDP_BUS_CLOCK 7 + #define SDP_BUS_INTERFACE_CONTROL 8 + #define SDP_HOST_BLOCK_LENGTH 9 + #define SDP_FUNCTION_BLOCK_LENGTH 10 + #define SDP_FN0_BLOCK_LENGTH 11 + #define SDP_FUNCTION_INT_ENABLE 12 +#endif + + +typedef struct _MP_REG_ENTRY { + + NDIS_STRING RegName; /* variable name text */ + BOOLEAN bRequired; /* 1->required, 0->optional */ + + u8 Type; /* NdisParameterInteger/NdisParameterHexInteger/NdisParameterStringle/NdisParameterMultiString */ + uint FieldOffset; /* offset to MP_ADAPTER field */ + uint FieldSize; /* size (in bytes) of the field */ + +#ifdef UNDER_AMD64 + u64 Default; +#else + u32 Default; /* default value to use */ +#endif + + u32 Min; /* minimum value allowed */ + u32 Max; /* maximum value allowed */ +} MP_REG_ENTRY, *PMP_REG_ENTRY; + + +typedef struct _OCTET_STRING { + u8 *Octet; + u16 Length; +} OCTET_STRING, *POCTET_STRING; + + + + + +#endif diff --git a/include/ethernet.h b/include/ethernet.h new file mode 100644 index 0000000..ef518cc --- /dev/null +++ b/include/ethernet.h @@ -0,0 +1,36 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/*! \file */ +#ifndef __INC_ETHERNET_H +#define __INC_ETHERNET_H + +#define ETHERNET_ADDRESS_LENGTH 6 /* !< Ethernet Address Length */ +#define ETHERNET_HEADER_SIZE 14 /* !< Ethernet Header Length */ +#define LLC_HEADER_SIZE 6 /* !< LLC Header Length */ +#define TYPE_LENGTH_FIELD_SIZE 2 /* !< Type/Length Size */ +#define MINIMUM_ETHERNET_PACKET_SIZE 60 /* !< Minimum Ethernet Packet Size */ +#define MAXIMUM_ETHERNET_PACKET_SIZE 1514 /* !< Maximum Ethernet Packet Size */ + +#define RT_ETH_IS_MULTICAST(_pAddr) ((((u8 *)(_pAddr))[0]&0x01) != 0) /* !< Is Multicast Address? */ +#define RT_ETH_IS_BROADCAST(_pAddr) (\ + ((u8 *)(_pAddr))[0] == 0xff && \ + ((u8 *)(_pAddr))[1] == 0xff && \ + ((u8 *)(_pAddr))[2] == 0xff && \ + ((u8 *)(_pAddr))[3] == 0xff && \ + ((u8 *)(_pAddr))[4] == 0xff && \ + ((u8 *)(_pAddr))[5] == 0xff) /* !< Is Broadcast Address? */ + + +#endif /* #ifndef __INC_ETHERNET_H */ diff --git a/include/gspi_hal.h b/include/gspi_hal.h new file mode 100644 index 0000000..6da0f07 --- /dev/null +++ b/include/gspi_hal.h @@ -0,0 +1,30 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __GSPI_HAL_H__ +#define __GSPI_HAL_H__ + + +void spi_int_dpc(PADAPTER padapter, u32 sdio_hisr); +u8 rtw_set_hal_ops(_adapter *padapter); + +#ifdef CONFIG_RTL8188E + void rtl8188es_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8723B + void rtl8723bs_set_hal_ops(PADAPTER padapter); +#endif + +#endif /* __GSPI_HAL_H__ */ diff --git a/include/gspi_ops.h b/include/gspi_ops.h new file mode 100644 index 0000000..bcfaad2 --- /dev/null +++ b/include/gspi_ops.h @@ -0,0 +1,180 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __GSPI_OPS_H__ +#define __GSPI_OPS_H__ + +/* follwing defination is based on + * GSPI spec of RTL8723, we temp + * suppose that it will be the same + * for diff chips of GSPI, if not + * we should move it to HAL folder */ +#define SPI_LOCAL_DOMAIN 0x0 +#define WLAN_IOREG_DOMAIN 0x8 +#define FW_FIFO_DOMAIN 0x4 +#define TX_HIQ_DOMAIN 0xc +#define TX_MIQ_DOMAIN 0xd +#define TX_LOQ_DOMAIN 0xe +#define RX_RXFIFO_DOMAIN 0x1f + +/* IO Bus domain address mapping */ +#define DEFUALT_OFFSET 0x0 +#define SPI_LOCAL_OFFSET 0x10250000 +#define WLAN_IOREG_OFFSET 0x10260000 +#define FW_FIFO_OFFSET 0x10270000 +#define TX_HIQ_OFFSET 0x10310000 +#define TX_MIQ_OFFSET 0x1032000 +#define TX_LOQ_OFFSET 0x10330000 +#define RX_RXOFF_OFFSET 0x10340000 + +/* SPI Local registers */ +#define SPI_REG_TX_CTRL 0x0000 /* SPI Tx Control */ +#define SPI_REG_STATUS_RECOVERY 0x0004 +#define SPI_REG_INT_TIMEOUT 0x0006 +#define SPI_REG_HIMR 0x0014 /* SPI Host Interrupt Mask */ +#define SPI_REG_HISR 0x0018 /* SPI Host Interrupt Service Routine */ +#define SPI_REG_RX0_REQ_LEN 0x001C /* RXDMA Request Length */ +#define SPI_REG_FREE_TXPG 0x0020 /* Free Tx Buffer Page */ +#define SPI_REG_HCPWM1 0x0024 /* HCI Current Power Mode 1 */ +#define SPI_REG_HCPWM2 0x0026 /* HCI Current Power Mode 2 */ +#define SPI_REG_HTSFR_INFO 0x0030 /* HTSF Informaion */ +#define SPI_REG_HRPWM1 0x0080 /* HCI Request Power Mode 1 */ +#define SPI_REG_HRPWM2 0x0082 /* HCI Request Power Mode 2 */ +#define SPI_REG_HPS_CLKR 0x0084 /* HCI Power Save Clock */ +#define SPI_REG_HSUS_CTRL 0x0086 /* SPI HCI Suspend Control */ +#define SPI_REG_HIMR_ON 0x0090 /* SPI Host Extension Interrupt Mask Always */ +#define SPI_REG_HISR_ON 0x0091 /* SPI Host Extension Interrupt Status Always */ +#define SPI_REG_CFG 0x00F0 /* SPI Configuration Register */ + +#define SPI_TX_CTRL (SPI_REG_TX_CTRL | SPI_LOCAL_OFFSET) +#define SPI_STATUS_RECOVERY (SPI_REG_STATUS_RECOVERY | SPI_LOCAL_OFFSET) +#define SPI_INT_TIMEOUT (SPI_REG_INT_TIMEOUT | SPI_LOCAL_OFFSET) +#define SPI_HIMR (SPI_REG_HIMR | SPI_LOCAL_OFFSET) +#define SPI_HISR (SPI_REG_HISR | SPI_LOCAL_OFFSET) +#define SPI_RX0_REQ_LEN_1_BYTE (SPI_REG_RX0_REQ_LEN | SPI_LOCAL_OFFSET) +#define SPI_FREE_TXPG (SPI_REG_FREE_TXPG | SPI_LOCAL_OFFSET) + +#define SPI_HIMR_DISABLED 0 + +/* SPI HIMR MASK diff with SDIO */ +#define SPI_HISR_RX_REQUEST BIT(0) +#define SPI_HISR_AVAL BIT(1) +#define SPI_HISR_TXERR BIT(2) +#define SPI_HISR_RXERR BIT(3) +#define SPI_HISR_TXFOVW BIT(4) +#define SPI_HISR_RXFOVW BIT(5) +#define SPI_HISR_TXBCNOK BIT(6) +#define SPI_HISR_TXBCNERR BIT(7) +#define SPI_HISR_BCNERLY_INT BIT(16) +#define SPI_HISR_ATIMEND BIT(17) +#define SPI_HISR_ATIMEND_E BIT(18) +#define SPI_HISR_CTWEND BIT(19) +#define SPI_HISR_C2HCMD BIT(20) +#define SPI_HISR_CPWM1 BIT(21) +#define SPI_HISR_CPWM2 BIT(22) +#define SPI_HISR_HSISR_IND BIT(23) +#define SPI_HISR_GTINT3_IND BIT(24) +#define SPI_HISR_GTINT4_IND BIT(25) +#define SPI_HISR_PSTIMEOUT BIT(26) +#define SPI_HISR_OCPINT BIT(27) +#define SPI_HISR_TSF_BIT32_TOGGLE BIT(29) + +#define MASK_SPI_HISR_CLEAR (SPI_HISR_TXERR |\ + SPI_HISR_RXERR |\ + SPI_HISR_TXFOVW |\ + SPI_HISR_RXFOVW |\ + SPI_HISR_TXBCNOK |\ + SPI_HISR_TXBCNERR |\ + SPI_HISR_C2HCMD |\ + SPI_HISR_CPWM1 |\ + SPI_HISR_CPWM2 |\ + SPI_HISR_HSISR_IND |\ + SPI_HISR_GTINT3_IND |\ + SPI_HISR_GTINT4_IND |\ + SPI_HISR_PSTIMEOUT |\ + SPI_HISR_OCPINT) + +#define REG_LEN_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 0, 8, x)/* (x<<(unsigned int)24) */ +#define REG_ADDR_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 8, 16, x)/* (x<<(unsigned int)16) */ +#define REG_DOMAIN_ID_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 24, 5, x)/* (x<<(unsigned int)0) */ +#define REG_FUN_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 29, 2, x)/* (x<<(unsigned int)5) */ +#define REG_RW_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 31, 1, x)/* (x<<(unsigned int)7) */ + +#define FIFO_LEN_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 0, 16, x)/* (x<<(unsigned int)24) + * #define FIFO_ADDR_FORMAT(pcmd,x) SET_BITS_TO_LE_4BYTE(pcmd, 8, 16, x) */ /* (x<<(unsigned int)16) */ +#define FIFO_DOMAIN_ID_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 24, 5, x)/* (x<<(unsigned int)0) */ +#define FIFO_FUN_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 29, 2, x)/* (x<<(unsigned int)5) */ +#define FIFO_RW_FORMAT(pcmd, x) SET_BITS_TO_LE_4BYTE(pcmd, 31, 1, x)/* (x<<(unsigned int)7) */ + + +/* get status dword0 */ +#define GET_STATUS_PUB_PAGE_NUM(status) LE_BITS_TO_4BYTE(status, 24, 8) +#define GET_STATUS_HI_PAGE_NUM(status) LE_BITS_TO_4BYTE(status, 18, 6) +#define GET_STATUS_MID_PAGE_NUM(status) LE_BITS_TO_4BYTE(status, 12, 6) +#define GET_STATUS_LOW_PAGE_NUM(status) LE_BITS_TO_4BYTE(status, 6, 6) +#define GET_STATUS_HISR_HI6BIT(status) LE_BITS_TO_4BYTE(status, 0, 6) + +/* get status dword1 */ +#define GET_STATUS_HISR_MID8BIT(status) LE_BITS_TO_4BYTE(status + 4, 24, 8) +#define GET_STATUS_HISR_LOW8BIT(status) LE_BITS_TO_4BYTE(status + 4, 16, 8) +#define GET_STATUS_ERROR(status) LE_BITS_TO_4BYTE(status + 4, 17, 1) +#define GET_STATUS_INT(status) LE_BITS_TO_4BYTE(status + 4, 16, 1) +#define GET_STATUS_RX_LENGTH(status) LE_BITS_TO_4BYTE(status + 4, 0, 16) + + +#define RXDESC_SIZE 24 + + +struct spi_more_data { + unsigned long more_data; + unsigned long len; +}; + +#ifdef CONFIG_RTL8188E + void rtl8188es_set_hal_ops(PADAPTER padapter); + #define set_hal_ops rtl8188es_set_hal_ops +#endif +extern void spi_set_chip_endian(PADAPTER padapter); +extern unsigned int spi_write8_endian(ADAPTER *Adapter, unsigned int addr, unsigned int buf, u32 big); +extern void spi_set_intf_ops(_adapter *padapter, struct _io_ops *pops); +extern void spi_set_chip_endian(PADAPTER padapter); +extern void InitInterrupt8723ASdio(PADAPTER padapter); +extern void InitSysInterrupt8723ASdio(PADAPTER padapter); +extern void EnableInterrupt8723ASdio(PADAPTER padapter); +extern void DisableInterrupt8723ASdio(PADAPTER padapter); +extern void spi_int_hdl(PADAPTER padapter); +extern u8 HalQueryTxBufferStatus8723ASdio(PADAPTER padapter); +#ifdef CONFIG_RTL8723B + extern void InitInterrupt8723BSdio(PADAPTER padapter); + extern void InitSysInterrupt8723BSdio(PADAPTER padapter); + extern void EnableInterrupt8723BSdio(PADAPTER padapter); + extern void DisableInterrupt8723BSdio(PADAPTER padapter); + extern u8 HalQueryTxBufferStatus8723BSdio(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8188E + extern void InitInterrupt8188EGspi(PADAPTER padapter); + extern void EnableInterrupt8188EGspi(PADAPTER padapter); + extern void DisableInterrupt8188EGspi(PADAPTER padapter); + extern void UpdateInterruptMask8188EGspi(PADAPTER padapter, u32 AddMSR, u32 RemoveMSR); + extern u8 HalQueryTxBufferStatus8189EGspi(PADAPTER padapter); + extern u8 HalQueryTxOQTBufferStatus8189EGspi(PADAPTER padapter); + extern void ClearInterrupt8188EGspi(PADAPTER padapter); + extern u8 CheckIPSStatus(PADAPTER padapter); +#endif /* CONFIG_RTL8188E */ +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + extern u8 RecvOnePkt(PADAPTER padapter); +#endif /* CONFIG_WOWLAN */ + +#endif /* __GSPI_OPS_H__ */ diff --git a/include/gspi_ops_linux.h b/include/gspi_ops_linux.h new file mode 100644 index 0000000..0ba263d --- /dev/null +++ b/include/gspi_ops_linux.h @@ -0,0 +1,18 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __SDIO_OPS_LINUX_H__ +#define __SDIO_OPS_LINUX_H__ + +#endif diff --git a/include/gspi_osintf.h b/include/gspi_osintf.h new file mode 100644 index 0000000..a94e656 --- /dev/null +++ b/include/gspi_osintf.h @@ -0,0 +1,19 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __SDIO_OSINTF_H__ +#define __SDIO_OSINTF_H__ + + +#endif diff --git a/include/h2clbk.h b/include/h2clbk.h new file mode 100644 index 0000000..4df14b9 --- /dev/null +++ b/include/h2clbk.h @@ -0,0 +1,26 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#define _H2CLBK_H_ + + +void _lbk_cmd(PADAPTER Adapter); + +void _lbk_rsp(PADAPTER Adapter); + +void _lbk_evt(PADAPTER Adapter); + +void h2c_event_callback(unsigned char *dev, unsigned char *pbuf); diff --git a/include/hal_btcoex.h b/include/hal_btcoex.h new file mode 100644 index 0000000..a2e125e --- /dev/null +++ b/include/hal_btcoex.h @@ -0,0 +1,108 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_BTCOEX_H__ +#define __HAL_BTCOEX_H__ + +#include + +/* Some variables can't get from outsrc BT-Coex, + * so we need to save here */ +typedef struct _BT_COEXIST { + u8 bBtExist; + u8 btTotalAntNum; + u8 btChipType; + u8 bInitlized; + u8 btAntisolation; +} BT_COEXIST, *PBT_COEXIST; + +void DBG_BT_INFO(u8 *dbgmsg); + +void hal_btcoex_SetBTCoexist(PADAPTER padapter, u8 bBtExist); +u8 hal_btcoex_IsBtExist(PADAPTER padapter); +u8 hal_btcoex_IsBtDisabled(PADAPTER); +void hal_btcoex_SetChipType(PADAPTER padapter, u8 chipType); +void hal_btcoex_SetPgAntNum(PADAPTER padapter, u8 antNum); + +u8 hal_btcoex_Initialize(PADAPTER padapter); +void hal_btcoex_PowerOnSetting(PADAPTER padapter); +void hal_btcoex_AntInfoSetting(PADAPTER padapter); +void hal_btcoex_PowerOffSetting(PADAPTER padapter); +void hal_btcoex_PreLoadFirmware(PADAPTER padapter); +void hal_btcoex_InitHwConfig(PADAPTER padapter, u8 bWifiOnly); + +void hal_btcoex_IpsNotify(PADAPTER padapter, u8 type); +void hal_btcoex_LpsNotify(PADAPTER padapter, u8 type); +void hal_btcoex_ScanNotify(PADAPTER padapter, u8 type); +void hal_btcoex_ConnectNotify(PADAPTER padapter, u8 action); +void hal_btcoex_MediaStatusNotify(PADAPTER padapter, u8 mediaStatus); +void hal_btcoex_SpecialPacketNotify(PADAPTER padapter, u8 pktType); +void hal_btcoex_IQKNotify(PADAPTER padapter, u8 state); +void hal_btcoex_WLRFKNotify(PADAPTER padapter, u8 path, u8 type, u8 state); +void hal_btcoex_BtInfoNotify(PADAPTER padapter, u8 length, u8 *tmpBuf); +void hal_btcoex_BtMpRptNotify(PADAPTER padapter, u8 length, u8 *tmpBuf); +void hal_btcoex_SuspendNotify(PADAPTER padapter, u8 state); +void hal_btcoex_HaltNotify(PADAPTER padapter, u8 do_halt); +void hal_btcoex_SwitchBtTRxMask(PADAPTER padapter); + +void hal_btcoex_Hanlder(PADAPTER padapter); + +s32 hal_btcoex_IsBTCoexRejectAMPDU(PADAPTER padapter); +s32 hal_btcoex_IsBTCoexCtrlAMPDUSize(PADAPTER padapter); +u32 hal_btcoex_GetAMPDUSize(PADAPTER padapter); +void hal_btcoex_SetManualControl(PADAPTER padapter, u8 bmanual); +void hal_btcoex_set_policy_control(PADAPTER padapter, u8 btc_policy); +u8 hal_btcoex_1Ant(PADAPTER padapter); +u8 hal_btcoex_IsBtControlLps(PADAPTER); +u8 hal_btcoex_IsLpsOn(PADAPTER); +u8 hal_btcoex_RpwmVal(PADAPTER); +u8 hal_btcoex_LpsVal(PADAPTER); +u32 hal_btcoex_GetRaMask(PADAPTER); +u8 hal_btcoex_query_reduced_wl_pwr_lvl(PADAPTER padapter); +void hal_btcoex_set_reduced_wl_pwr_lvl(PADAPTER padapter, u8 val); +void hal_btcoex_do_reduce_wl_pwr_lvl(PADAPTER padapter); +void hal_btcoex_RecordPwrMode(PADAPTER padapter, u8 *pCmdBuf, u8 cmdLen); +void hal_btcoex_DisplayBtCoexInfo(PADAPTER, u8 *pbuf, u32 bufsize); +void hal_btcoex_SetDBG(PADAPTER, u32 *pDbgModule); +u32 hal_btcoex_GetDBG(PADAPTER, u8 *pStrBuf, u32 bufSize); +u8 hal_btcoex_IncreaseScanDeviceNum(PADAPTER); +u8 hal_btcoex_IsBtLinkExist(PADAPTER); +void hal_btcoex_SetBtPatchVersion(PADAPTER, u16 btHciVer, u16 btPatchVer); +void hal_btcoex_SetHciVersion(PADAPTER, u16 hciVersion); +void hal_btcoex_SendScanNotify(PADAPTER, u8 type); +void hal_btcoex_StackUpdateProfileInfo(void); +void hal_btcoex_pta_off_on_notify(PADAPTER padapter, u8 bBTON); +void hal_btcoex_SetAntIsolationType(PADAPTER padapter, u8 anttype); +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + int hal_btcoex_AntIsolationConfig_ParaFile(PADAPTER Adapter, char *pFileName); + int hal_btcoex_ParseAntIsolationConfigFile(PADAPTER Adapter, char *buffer); +#endif /* CONFIG_LOAD_PHY_PARA_FROM_FILE */ +u16 hal_btcoex_btreg_read(PADAPTER padapter, u8 type, u16 addr, u32 *data); +u16 hal_btcoex_btreg_write(PADAPTER padapter, u8 type, u16 addr, u16 val); +void hal_btcoex_set_rfe_type(u8 type); +void hal_btcoex_switchband_notify(u8 under_scan, u8 band_type); +void hal_btcoex_WlFwDbgInfoNotify(PADAPTER padapter, u8* tmpBuf, u8 length); +void hal_btcoex_rx_rate_change_notify(PADAPTER padapter, u8 is_data_frame, u8 rate_id); +u16 hal_btcoex_btset_testode(PADAPTER padapter, u8 type); + +#ifdef CONFIG_RF4CE_COEXIST +void hal_btcoex_set_rf4ce_link_state(u8 state); +u8 hal_btcoex_get_rf4ce_link_state(void); +#endif + +#ifdef CONFIG_SDIO_HCI +#include /* sdio multi coex */ +#endif + +#endif /* !__HAL_BTCOEX_H__ */ diff --git a/include/hal_btcoex_wifionly.h b/include/hal_btcoex_wifionly.h new file mode 100644 index 0000000..407698b --- /dev/null +++ b/include/hal_btcoex_wifionly.h @@ -0,0 +1,89 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HALBTC_WIFIONLY_H__ +#define __HALBTC_WIFIONLY_H__ + +#include +#include + +/* Define the ICs that support wifi only cfg in coex. codes */ +#if defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) \ +|| defined(CONFIG_RTL8723F) +#define CONFIG_BTCOEX_SUPPORT_WIFI_ONLY_CFG 1 +#else +#define CONFIG_BTCOEX_SUPPORT_WIFI_ONLY_CFG 0 +#endif + +/* Define the ICs that support hal btc common file structure */ +#if defined(CONFIG_RTL8822C) || (defined(CONFIG_RTL8192F) || defined(CONFIG_RTL8723F)&& defined(CONFIG_BT_COEXIST)) +#define CONFIG_BTCOEX_SUPPORT_BTC_CMN 1 +#else +#define CONFIG_BTCOEX_SUPPORT_BTC_CMN 0 +#endif + +#if (CONFIG_BTCOEX_SUPPORT_WIFI_ONLY_CFG == 1) + +typedef enum _WIFIONLY_CHIP_INTERFACE { + WIFIONLY_INTF_UNKNOWN = 0, + WIFIONLY_INTF_PCI = 1, + WIFIONLY_INTF_USB = 2, + WIFIONLY_INTF_SDIO = 3, + WIFIONLY_INTF_MAX +} WIFIONLY_CHIP_INTERFACE, *PWIFIONLY_CHIP_INTERFACE; + +typedef enum _WIFIONLY_CUSTOMER_ID { + CUSTOMER_NORMAL = 0, + CUSTOMER_HP_1 = 1 +} WIFIONLY_CUSTOMER_ID, *PWIFIONLY_CUSTOMER_ID; + +struct wifi_only_haldata { + u16 customer_id; + u8 efuse_pg_antnum; + u8 efuse_pg_antpath; + u8 rfe_type; + u8 ant_div_cfg; +}; + +struct wifi_only_cfg { + void *Adapter; + struct wifi_only_haldata haldata_info; + WIFIONLY_CHIP_INTERFACE chip_interface; +}; + +void halwifionly_write1byte(void *pwifionlyContext, u32 RegAddr, u8 Data); +void halwifionly_write2byte(void *pwifionlyContext, u32 RegAddr, u16 Data); +void halwifionly_write4byte(void *pwifionlyContext, u32 RegAddr, u32 Data); +u8 halwifionly_read1byte(void *pwifionlyContext, u32 RegAddr); +u16 halwifionly_read2byte(void *pwifionlyContext, u32 RegAddr); +u32 halwifionly_read4byte(void *pwifionlyContext, u32 RegAddr); +void halwifionly_bitmaskwrite1byte(void *pwifionlyContext, u32 regAddr, u8 bitMask, u8 data); +void halwifionly_phy_set_rf_reg(void *pwifionlyContext, enum rf_path eRFPath, u32 RegAddr, u32 BitMask, u32 Data); +void halwifionly_phy_set_bb_reg(void *pwifionlyContext, u32 RegAddr, u32 BitMask, u32 Data); +void hal_btcoex_wifionly_switchband_notify(PADAPTER padapter); +void hal_btcoex_wifionly_scan_notify(PADAPTER padapter); +void hal_btcoex_wifionly_connect_notify(PADAPTER padapter); +void hal_btcoex_wifionly_hw_config(PADAPTER padapter); +void hal_btcoex_wifionly_initlizevariables(PADAPTER padapter); +void hal_btcoex_wifionly_AntInfoSetting(PADAPTER padapter); +#else +#define hal_btcoex_wifionly_switchband_notify(padapter) +#define hal_btcoex_wifionly_scan_notify(padapter) +#define hal_btcoex_wifionly_connect_notify(padapter) +#define hal_btcoex_wifionly_hw_config(padapter) +#define hal_btcoex_wifionly_initlizevariables(padapter) +#define hal_btcoex_wifionly_AntInfoSetting(padapter) +#endif + +#endif diff --git a/include/hal_com.h b/include/hal_com.h new file mode 100755 index 0000000..4fef82a --- /dev/null +++ b/include/hal_com.h @@ -0,0 +1,737 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_COMMON_H__ +#define __HAL_COMMON_H__ + +#include "HalVerDef.h" +#include "hal_pg.h" +#include "hal_phy.h" +#include "hal_phy_reg.h" +#include "hal_com_reg.h" +#include "hal_com_phycfg.h" +#include "../hal/hal_com_c2h.h" + +/*------------------------------ Tx Desc definition Macro ------------------------*/ +/* #pragma mark -- Tx Desc related definition. -- */ +/* ---------------------------------------------------------------------------- + * ----------------------------------------------------------- + * Rate + * ----------------------------------------------------------- + * CCK Rates, TxHT = 0 */ +#define DESC_RATE1M 0x00 +#define DESC_RATE2M 0x01 +#define DESC_RATE5_5M 0x02 +#define DESC_RATE11M 0x03 + +/* OFDM Rates, TxHT = 0 */ +#define DESC_RATE6M 0x04 +#define DESC_RATE9M 0x05 +#define DESC_RATE12M 0x06 +#define DESC_RATE18M 0x07 +#define DESC_RATE24M 0x08 +#define DESC_RATE36M 0x09 +#define DESC_RATE48M 0x0a +#define DESC_RATE54M 0x0b + +/* MCS Rates, TxHT = 1 */ +#define DESC_RATEMCS0 0x0c +#define DESC_RATEMCS1 0x0d +#define DESC_RATEMCS2 0x0e +#define DESC_RATEMCS3 0x0f +#define DESC_RATEMCS4 0x10 +#define DESC_RATEMCS5 0x11 +#define DESC_RATEMCS6 0x12 +#define DESC_RATEMCS7 0x13 +#define DESC_RATEMCS8 0x14 +#define DESC_RATEMCS9 0x15 +#define DESC_RATEMCS10 0x16 +#define DESC_RATEMCS11 0x17 +#define DESC_RATEMCS12 0x18 +#define DESC_RATEMCS13 0x19 +#define DESC_RATEMCS14 0x1a +#define DESC_RATEMCS15 0x1b +#define DESC_RATEMCS16 0x1C +#define DESC_RATEMCS17 0x1D +#define DESC_RATEMCS18 0x1E +#define DESC_RATEMCS19 0x1F +#define DESC_RATEMCS20 0x20 +#define DESC_RATEMCS21 0x21 +#define DESC_RATEMCS22 0x22 +#define DESC_RATEMCS23 0x23 +#define DESC_RATEMCS24 0x24 +#define DESC_RATEMCS25 0x25 +#define DESC_RATEMCS26 0x26 +#define DESC_RATEMCS27 0x27 +#define DESC_RATEMCS28 0x28 +#define DESC_RATEMCS29 0x29 +#define DESC_RATEMCS30 0x2A +#define DESC_RATEMCS31 0x2B +#define DESC_RATEVHTSS1MCS0 0x2C +#define DESC_RATEVHTSS1MCS1 0x2D +#define DESC_RATEVHTSS1MCS2 0x2E +#define DESC_RATEVHTSS1MCS3 0x2F +#define DESC_RATEVHTSS1MCS4 0x30 +#define DESC_RATEVHTSS1MCS5 0x31 +#define DESC_RATEVHTSS1MCS6 0x32 +#define DESC_RATEVHTSS1MCS7 0x33 +#define DESC_RATEVHTSS1MCS8 0x34 +#define DESC_RATEVHTSS1MCS9 0x35 +#define DESC_RATEVHTSS2MCS0 0x36 +#define DESC_RATEVHTSS2MCS1 0x37 +#define DESC_RATEVHTSS2MCS2 0x38 +#define DESC_RATEVHTSS2MCS3 0x39 +#define DESC_RATEVHTSS2MCS4 0x3A +#define DESC_RATEVHTSS2MCS5 0x3B +#define DESC_RATEVHTSS2MCS6 0x3C +#define DESC_RATEVHTSS2MCS7 0x3D +#define DESC_RATEVHTSS2MCS8 0x3E +#define DESC_RATEVHTSS2MCS9 0x3F +#define DESC_RATEVHTSS3MCS0 0x40 +#define DESC_RATEVHTSS3MCS1 0x41 +#define DESC_RATEVHTSS3MCS2 0x42 +#define DESC_RATEVHTSS3MCS3 0x43 +#define DESC_RATEVHTSS3MCS4 0x44 +#define DESC_RATEVHTSS3MCS5 0x45 +#define DESC_RATEVHTSS3MCS6 0x46 +#define DESC_RATEVHTSS3MCS7 0x47 +#define DESC_RATEVHTSS3MCS8 0x48 +#define DESC_RATEVHTSS3MCS9 0x49 +#define DESC_RATEVHTSS4MCS0 0x4A +#define DESC_RATEVHTSS4MCS1 0x4B +#define DESC_RATEVHTSS4MCS2 0x4C +#define DESC_RATEVHTSS4MCS3 0x4D +#define DESC_RATEVHTSS4MCS4 0x4E +#define DESC_RATEVHTSS4MCS5 0x4F +#define DESC_RATEVHTSS4MCS6 0x50 +#define DESC_RATEVHTSS4MCS7 0x51 +#define DESC_RATEVHTSS4MCS8 0x52 +#define DESC_RATEVHTSS4MCS9 0x53 +#define DESC_RATE_NUM 0x54 + +#define IS_CCK_HRATE(_rate) ((_rate) <= DESC_RATE11M) +#define IS_OFDM_HRATE(_rate) ((_rate) >= DESC_RATE6M && (_rate) <= DESC_RATE54M) +#define IS_LEGACY_HRATE(_rate) ((_rate) <= DESC_RATE54M) +#define IS_HT_HRATE(_rate) ((_rate) >= DESC_RATEMCS0 && (_rate) <= DESC_RATEMCS31) +#define IS_VHT_HRATE(_rate) ((_rate) >= DESC_RATEVHTSS1MCS0 && (_rate) <= DESC_RATEVHTSS4MCS9) + +#define IS_HT1SS_HRATE(_rate) ((_rate) >= DESC_RATEMCS0 && (_rate) <= DESC_RATEMCS7) +#define IS_HT2SS_HRATE(_rate) ((_rate) >= DESC_RATEMCS8 && (_rate) <= DESC_RATEMCS15) +#define IS_HT3SS_HRATE(_rate) ((_rate) >= DESC_RATEMCS16 && (_rate) <= DESC_RATEMCS23) +#define IS_HT4SS_HRATE(_rate) ((_rate) >= DESC_RATEMCS24 && (_rate) <= DESC_RATEMCS31) + +#define IS_VHT1SS_HRATE(_rate) ((_rate) >= DESC_RATEVHTSS1MCS0 && (_rate) <= DESC_RATEVHTSS1MCS9) +#define IS_VHT2SS_HRATE(_rate) ((_rate) >= DESC_RATEVHTSS2MCS0 && (_rate) <= DESC_RATEVHTSS2MCS9) +#define IS_VHT3SS_HRATE(_rate) ((_rate) >= DESC_RATEVHTSS3MCS0 && (_rate) <= DESC_RATEVHTSS3MCS9) +#define IS_VHT4SS_HRATE(_rate) ((_rate) >= DESC_RATEVHTSS4MCS0 && (_rate) <= DESC_RATEVHTSS4MCS9) + +#define IS_1SS_HRATE(_rate) (IS_CCK_HRATE((_rate)) || IS_OFDM_HRATE((_rate)) || IS_HT1SS_HRATE((_rate)) || IS_VHT1SS_HRATE((_rate))) +#define IS_2SS_HRATE(_rate) (IS_HT2SS_HRATE((_rate)) || IS_VHT2SS_HRATE((_rate))) +#define IS_3SS_HRATE(_rate) (IS_HT3SS_HRATE((_rate)) || IS_VHT3SS_HRATE((_rate))) +#define IS_4SS_HRATE(_rate) (IS_HT4SS_HRATE((_rate)) || IS_VHT4SS_HRATE((_rate))) + +#define HRARE_SS_NUM(_rate) (IS_1SS_HRATE(_rate) ? 1 : (IS_2SS_HRATE(_rate) ? 2 : (IS_3SS_HRATE(_rate) ? 3 : (IS_4SS_HRATE(_rate) ? 4 : 0)))) + +extern const char * const _HDATA_RATE[]; +#define HDATA_RATE(rate) ((rate) >= DESC_RATE_NUM ? _HDATA_RATE[DESC_RATE_NUM] : _HDATA_RATE[rate]) + +enum { + UP_LINK, + DOWN_LINK, +}; +typedef enum _RT_MEDIA_STATUS { + RT_MEDIA_DISCONNECT = 0, + RT_MEDIA_CONNECT = 1 +} RT_MEDIA_STATUS; + +#define MAX_DLFW_PAGE_SIZE 4096 /* @ page : 4k bytes */ +typedef enum _FIRMWARE_SOURCE { + FW_SOURCE_IMG_FILE = 0, + FW_SOURCE_HEADER_FILE = 1, /* from header file */ +} FIRMWARE_SOURCE, *PFIRMWARE_SOURCE; + +typedef enum _CH_SW_USE_CASE { + CH_SW_USE_CASE_TDLS = 0, + CH_SW_USE_CASE_MCC = 1 +} CH_SW_USE_CASE; + +typedef enum _WAKEUP_REASON{ + RX_PAIRWISEKEY = 0x01, + RX_GTK = 0x02, + RX_FOURWAY_HANDSHAKE = 0x03, + RX_DISASSOC = 0x04, + RX_DEAUTH = 0x08, + RX_ARP_REQUEST = 0x09, + FW_DECISION_DISCONNECT = 0x10, + RX_MAGIC_PKT = 0x21, + RX_UNICAST_PKT = 0x22, + RX_PATTERN_PKT = 0x23, + RTD3_SSID_MATCH = 0x24, + RX_REALWOW_V2_WAKEUP_PKT = 0x30, + RX_REALWOW_V2_ACK_LOST = 0x31, + ENABLE_FAIL_DMA_IDLE = 0x40, + ENABLE_FAIL_DMA_PAUSE = 0x41, + RTIME_FAIL_DMA_IDLE = 0x42, + RTIME_FAIL_DMA_PAUSE = 0x43, + RX_PNO = 0x55, + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + WOW_KEEPALIVE_ACK_TIMEOUT = 0x60, + WOW_KEEPALIVE_WAKE = 0x61, + #endif/*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + AP_OFFLOAD_WAKEUP = 0x66, + CLK_32K_UNLOCK = 0xFD, + CLK_32K_LOCK = 0xFE +}WAKEUP_REASON; + +typedef enum _BCN_EARLY_INT_CASE{ + TDLS_BCN_ERLY_ON, + TDLS_BCN_ERLY_OFF +}BCN_EARLY_INT_CASE; + +/* + * Queue Select Value in TxDesc + * */ +#define QSLT_BK 0x2/* 0x01 */ +#define QSLT_BE 0x0 +#define QSLT_VI 0x5/* 0x4 */ +#define QSLT_VO 0x7/* 0x6 */ +#define QSLT_BEACON 0x10 +#define QSLT_HIGH 0x11 +#define QSLT_MGNT 0x12 +#define QSLT_CMD 0x13 + +/* BK, BE, VI, VO, HCCA, MANAGEMENT, COMMAND, HIGH, BEACON. + * #define MAX_TX_QUEUE 9 */ + +#define TX_SELE_HQ BIT(0) /* High Queue */ +#define TX_SELE_LQ BIT(1) /* Low Queue */ +#define TX_SELE_NQ BIT(2) /* Normal Queue */ +#define TX_SELE_EQ BIT(3) /* Extern Queue */ + +#define PageNum_128(_Len) (u32)(((_Len)>>7) + ((_Len) & 0x7F ? 1 : 0)) +#define PageNum_256(_Len) (u32)(((_Len)>>8) + ((_Len) & 0xFF ? 1 : 0)) +#define PageNum_512(_Len) (u32)(((_Len)>>9) + ((_Len) & 0x1FF ? 1 : 0)) +#define PageNum(_Len, _Size) (u32)(((_Len)/(_Size)) + ((_Len)&((_Size) - 1) ? 1 : 0)) + +struct dbg_rx_counter { + u32 rx_pkt_ok; + u32 rx_pkt_crc_error; + u32 rx_pkt_drop; + u32 rx_ofdm_fa; + u32 rx_cck_fa; + u32 rx_ht_fa; +}; + +u8 rtw_hal_get_port(_adapter *adapter); + +#ifdef CONFIG_MBSSID_CAM + /*#define DBG_MBID_CAM_DUMP*/ + + void rtw_mbid_cam_init(struct dvobj_priv *dvobj); + void rtw_mbid_cam_deinit(struct dvobj_priv *dvobj); + void rtw_mbid_cam_reset(_adapter *adapter); + u8 rtw_get_max_mbid_cam_id(_adapter *adapter); + u8 rtw_get_mbid_cam_entry_num(_adapter *adapter); + int rtw_mbid_cam_cache_dump(void *sel, const char *fun_name , _adapter *adapter); + int rtw_mbid_cam_dump(void *sel, const char *fun_name, _adapter *adapter); + void rtw_mi_set_mbid_cam(_adapter *adapter); + u8 rtw_mbid_camid_alloc(_adapter *adapter, u8 *mac_addr); + void rtw_ap_set_mbid_num(_adapter *adapter, u8 ap_num); + void rtw_mbid_cam_enable(_adapter *adapter); +#endif + +#ifdef CONFIG_MI_WITH_MBSSID_CAM + void rtw_hal_set_macaddr_mbid(_adapter *adapter, u8 *mac_addr); + void rtw_hal_change_macaddr_mbid(_adapter *adapter, u8 *mac_addr); + #ifdef CONFIG_SWTIMER_BASED_TXBCN + u16 rtw_hal_bcn_interval_adjust(_adapter *adapter, u16 bcn_interval); + #endif + void hw_var_set_opmode_mbid(_adapter *Adapter, u8 mode); +#endif + +void rtw_dump_mac_rx_counters(_adapter *padapter, struct dbg_rx_counter *rx_counter); +void rtw_dump_phy_rx_counters(_adapter *padapter, struct dbg_rx_counter *rx_counter); +void rtw_reset_mac_rx_counters(_adapter *padapter); +void rtw_reset_phy_rx_counters(_adapter *padapter); +void rtw_reset_phy_trx_ok_counters(_adapter *padapter); + +#ifdef DBG_RX_COUNTER_DUMP + #define DUMP_DRV_RX_COUNTER BIT0 + #define DUMP_MAC_RX_COUNTER BIT1 + #define DUMP_PHY_RX_COUNTER BIT2 + #define DUMP_DRV_TRX_COUNTER_DATA BIT3 + + void rtw_dump_phy_rxcnts_preprocess(_adapter *padapter, u8 rx_cnt_mode); + void rtw_dump_rx_counters(_adapter *padapter); +#endif + +void dump_chip_info(HAL_VERSION ChipVersion); + +#define BAND_CAP_2G BIT0 +#define BAND_CAP_5G BIT1 +#define BAND_CAP_BIT_NUM 2 + +#define BW_CAP_5M BIT0 +#define BW_CAP_10M BIT1 +#define BW_CAP_20M BIT2 +#define BW_CAP_40M BIT3 +#define BW_CAP_80M BIT4 +#define BW_CAP_160M BIT5 +#define BW_CAP_80_80M BIT6 +#define BW_CAP_BIT_NUM 7 + +#define PROTO_CAP_11B BIT0 +#define PROTO_CAP_11G BIT1 +#define PROTO_CAP_11N BIT2 +#define PROTO_CAP_11AC BIT3 +#define PROTO_CAP_BIT_NUM 4 + +#define WL_FUNC_P2P BIT0 +#define WL_FUNC_MIRACAST BIT1 +#define WL_FUNC_TDLS BIT2 +#define WL_FUNC_FTM BIT3 +#define WL_FUNC_BIT_NUM 4 + +#define TBTT_PROHIBIT_SETUP_TIME 0x04 /* 128us, unit is 32us */ +#define TBTT_PROHIBIT_HOLD_TIME 0x80 /* 4ms, unit is 32us*/ +#define TBTT_PROHIBIT_HOLD_TIME_STOP_BCN 0x64 /* 3.2ms unit is 32us*/ + +int hal_spec_init(_adapter *adapter); +void dump_hal_spec(void *sel, _adapter *adapter); + +bool hal_chk_band_cap(_adapter *adapter, u8 cap); +bool hal_chk_bw_cap(_adapter *adapter, u8 cap); +bool hal_chk_proto_cap(_adapter *adapter, u8 cap); +bool hal_is_band_support(_adapter *adapter, u8 band); +bool hal_is_bw_support(_adapter *adapter, u8 bw); +bool hal_is_wireless_mode_support(_adapter *adapter, u8 mode); +bool hal_is_mimo_support(_adapter *adapter); +u8 hal_largest_bw(_adapter *adapter, u8 in_bw); + +bool hal_chk_wl_func(_adapter *adapter, u8 func); + +void hal_com_config_channel_plan( + PADAPTER padapter, + char *hw_alpha2, + u8 hw_chplan, + char *sw_alpha2, + u8 sw_chplan, + BOOLEAN AutoLoadFail +); + +int hal_config_macaddr(_adapter *adapter, bool autoload_fail); +#ifdef RTW_HALMAC +void rtw_hal_hw_port_enable(_adapter *adapter); +void rtw_hal_hw_port_disable(_adapter *adapter); +#endif + +BOOLEAN +HAL_IsLegalChannel( + PADAPTER Adapter, + u32 Channel +); + +u8 MRateToHwRate(enum MGN_RATE rate); + +u8 hw_rate_to_m_rate(u8 hw_rate); +#ifdef CONFIG_RTW_DEBUG +void dump_hw_rate_map_test(void *sel); +#endif + +void HalSetBrateCfg( + PADAPTER Adapter, + u8 *mBratesOS, + u16 *pBrateCfg); + +BOOLEAN +Hal_MappingOutPipe( + PADAPTER pAdapter, + u8 NumOutPipe +); + +void rtw_dump_fw_info(void *sel, _adapter *adapter); +void rtw_restore_hw_port_cfg(_adapter *adapter); +void rtw_mi_set_mac_addr(_adapter *adapter);/*set mac addr when hal_init for all iface*/ +void rtw_hal_dump_macaddr(void *sel, _adapter *adapter); +void rtw_hal_set_hw_macaddr(PADAPTER adapter, u8 *mac_addr); + +void rtw_init_hal_com_default_value(PADAPTER Adapter); + +#ifdef CONFIG_FW_C2H_REG +void c2h_evt_clear(_adapter *adapter); +s32 c2h_evt_read_88xx(_adapter *adapter, u8 *buf); +#endif + +#ifdef CONFIG_FW_C2H_PKT +void rtw_hal_c2h_pkt_pre_hdl(_adapter *adapter, u8 *buf, u16 len); +void rtw_hal_c2h_pkt_hdl(_adapter *adapter, u8 *buf, u16 len); +#endif + +u8 rtw_get_mgntframe_raid(_adapter *adapter, unsigned char network_type); + +void rtw_hal_update_sta_wset(_adapter *adapter, struct sta_info *psta); +s8 rtw_get_sta_rx_nss(_adapter *adapter, struct sta_info *psta); +s8 rtw_get_sta_tx_nss(_adapter *adapter, struct sta_info *psta); +void rtw_hal_update_sta_ra_info(PADAPTER padapter, struct sta_info *psta); + +/* access HW only */ +u32 rtw_sec_read_cam(_adapter *adapter, u8 addr); +void rtw_sec_write_cam(_adapter *adapter, u8 addr, u32 wdata); +void rtw_sec_read_cam_ent(_adapter *adapter, u8 id, u8 *ctrl, u8 *mac, u8 *key); +void rtw_sec_write_cam_ent(_adapter *adapter, u8 id, u16 ctrl, u8 *mac, u8 *key); +void rtw_sec_clr_cam_ent(_adapter *adapter, u8 id); +bool rtw_sec_read_cam_is_gk(_adapter *adapter, u8 id); + +u8 rtw_hal_rcr_check(_adapter *adapter, u32 check_bit); + +u8 rtw_hal_rcr_add(_adapter *adapter, u32 add); +u8 rtw_hal_rcr_clear(_adapter *adapter, u32 clear); +void rtw_hal_rcr_set_chk_bssid(_adapter *adapter, u8 self_action); +void rtw_hal_rcr_set_chk_bssid_act_non(_adapter *adapter); + +void rtw_iface_enable_tsf_update(_adapter *adapter); +void rtw_iface_disable_tsf_update(_adapter *adapter); +void rtw_hal_periodic_tsf_update_chk(_adapter *adapter); +void rtw_hal_periodic_tsf_update_end_timer_hdl(void *ctx); + +#if CONFIG_TX_AC_LIFETIME +#define TX_ACLT_CONF_DEFAULT 0 +#define TX_ACLT_CONF_AP_M2U 1 +#define TX_ACLT_CONF_MESH 2 +#define TX_ACLT_CONF_NUM 3 + +extern const char *const _tx_aclt_conf_str[]; +#define tx_aclt_conf_str(conf) (((conf) >= TX_ACLT_CONF_NUM) ? _tx_aclt_conf_str[TX_ACLT_CONF_NUM] : _tx_aclt_conf_str[(conf)]) + +struct tx_aclt_conf_t { + u8 en; + u32 vo_vi; + u32 be_bk; +}; + +void dump_tx_aclt_force_val(void *sel, struct dvobj_priv *dvobj); +void rtw_hal_set_tx_aclt_force_val(_adapter *adapter, struct tx_aclt_conf_t *input, u8 arg_num); +void dump_tx_aclt_confs(void *sel, struct dvobj_priv *dvobj); +void rtw_hal_set_tx_aclt_conf(_adapter *adapter, u8 conf_idx, struct tx_aclt_conf_t *input, u8 arg_num); +void rtw_hal_update_tx_aclt(_adapter *adapter); +#endif + +void hw_var_port_switch(_adapter *adapter); +void rtw_var_set_basic_rate(PADAPTER padapter, u8 *val); +u8 SetHwReg(PADAPTER padapter, u8 variable, u8 *val); +void GetHwReg(PADAPTER padapter, u8 variable, u8 *val); +void rtw_hal_check_rxfifo_full(_adapter *adapter); +void rtw_hal_reqtxrpt(_adapter *padapter, u8 macid); + +u8 SetHalDefVar(_adapter *adapter, HAL_DEF_VARIABLE variable, void *value); +u8 GetHalDefVar(_adapter *adapter, HAL_DEF_VARIABLE variable, void *value); + +u32 +MapCharToHexDigit( + char chTmp +); + +BOOLEAN +GetHexValueFromString( + char *szStr, + u32 *pu4bVal, + u32 *pu4bMove +); + +BOOLEAN +GetFractionValueFromString( + char *szStr, + u8 *pInteger, + u8 *pFraction, + u32 *pu4bMove +); + +BOOLEAN +IsCommentString( + char *szStr +); + +BOOLEAN +ParseQualifiedString( + char *In, + u32 *Start, + char *Out, + char LeftQualifier, + char RightQualifier +); + +BOOLEAN +GetU1ByteIntegerFromStringInDecimal( + char *Str, + u8 *pInt +); + +BOOLEAN +isAllSpaceOrTab( + u8 *data, + u8 size +); + +void linked_info_dump(_adapter *padapter, u8 benable); +#ifdef DBG_RX_SIGNAL_DISPLAY_RAW_DATA + void rtw_get_raw_rssi_info(void *sel, _adapter *padapter); + void rtw_dump_raw_rssi_info(_adapter *padapter, void *sel); +#endif + +#ifdef DBG_RX_DFRAME_RAW_DATA + void rtw_dump_rx_dframe_info(_adapter *padapter, void *sel); +#endif +void rtw_store_phy_info(_adapter *padapter, union recv_frame *prframe); +#define HWSET_MAX_SIZE 1024 + +#ifdef CONFIG_EFUSE_CONFIG_FILE +u32 Hal_readPGDataFromConfigFile(PADAPTER padapter); +u32 Hal_ReadMACAddrFromFile(PADAPTER padapter, u8 *mac_addr); +#endif /* CONFIG_EFUSE_CONFIG_FILE */ + +int hal_efuse_macaddr_offset(_adapter *adapter); +int Hal_GetPhyEfuseMACAddr(PADAPTER padapter, u8 *mac_addr); +void rtw_dump_cur_efuse(PADAPTER padapter); + +#ifdef CONFIG_RF_POWER_TRIM + void rtw_bb_rf_gain_offset(_adapter *padapter); +#endif /*CONFIG_RF_POWER_TRIM*/ + +void dm_DynamicUsbTxAgg(_adapter *padapter, u8 from_timer); +u8 rtw_hal_busagg_qsel_check(_adapter *padapter, u8 pre_qsel, u8 next_qsel); + +u8 rtw_get_current_tx_rate(_adapter *padapter, struct sta_info *psta); +u8 rtw_get_current_tx_sgi(_adapter *padapter, struct sta_info *psta); +#ifdef CONFIG_CUSTOMER01_SMART_ANTENNA +void rtw_hal_set_pathb_phase(_adapter *adapter, u8 phase_idx); +#endif +void rtw_hal_set_fw_rsvd_page(_adapter *adapter, bool finished); +u8 rtw_hal_get_rsvd_page_num(struct _ADAPTER *adapter); + +#ifdef CONFIG_TSF_RESET_OFFLOAD +int rtw_hal_reset_tsf(_adapter *adapter, u8 reset_port); +#endif +u64 rtw_hal_get_tsftr_by_port(_adapter *adapter, u8 port); + +#ifdef CONFIG_TDLS + #ifdef CONFIG_TDLS_CH_SW + s32 rtw_hal_ch_sw_oper_offload(_adapter *padapter, u8 channel, u8 channel_offset, u16 bwmode); + #endif +#endif +#if defined(CONFIG_BT_COEXIST) && defined(CONFIG_FW_MULTI_PORT_SUPPORT) +s32 rtw_hal_set_wifi_btc_port_id_cmd(_adapter *adapter); +#endif + +void rtw_lps_state_chk(_adapter *adapter, u8 ps_mode); + +#ifdef CONFIG_GPIO_API + u8 rtw_hal_get_gpio(_adapter *adapter, u8 gpio_num); + int rtw_hal_set_gpio_output_value(_adapter *adapter, u8 gpio_num, bool isHigh); + int rtw_hal_config_gpio(_adapter *adapter, u8 gpio_num, bool isOutput); + int rtw_hal_register_gpio_interrupt(_adapter *adapter, int gpio_num, void(*callback)(u8 level)); + int rtw_hal_disable_gpio_interrupt(_adapter *adapter, int gpio_num); +#endif + +s8 rtw_hal_ch_sw_iqk_info_search(_adapter *padapter, u8 central_chnl, u8 bw_mode); +void rtw_hal_ch_sw_iqk_info_backup(_adapter *adapter); +void rtw_hal_ch_sw_iqk_info_restore(_adapter *padapter, u8 ch_sw_use_case); + +#ifdef CONFIG_GPIO_WAKEUP +void rtw_hal_switch_gpio_wl_ctrl(_adapter *padapter, u8 index, u8 enable); +void rtw_hal_set_output_gpio(_adapter *padapter, u8 index, u8 outputval); +void rtw_hal_set_input_gpio(_adapter *padapter, u8 index); +#define GPIO_OUTPUT_LOW 0 +#define GPIO_OUTPUT_HIGH 1 +#endif + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + extern char *rtw_phy_file_path; + extern char rtw_phy_para_file_path[PATH_LENGTH_MAX]; + #define GetLineFromBuffer(buffer) strsep(&buffer, "\r\n") +#endif + +void update_IOT_info(_adapter *padapter); +#ifdef CONFIG_RTS_FULL_BW +void rtw_set_rts_bw(_adapter *padapter); +#endif/*CONFIG_RTS_FULL_BW*/ + +void ResumeTxBeacon(_adapter *padapter); +void StopTxBeacon(_adapter *padapter); + +#ifdef CONFIG_ANTENNA_DIVERSITY + u8 rtw_hal_antdiv_before_linked(_adapter *padapter); + void rtw_hal_antdiv_rssi_compared(_adapter *padapter, WLAN_BSSID_EX *dst, WLAN_BSSID_EX *src); +#endif + +#ifdef DBG_SEC_CAM_MOVE + void rtw_hal_move_sta_gk_to_dk(_adapter *adapter); + void rtw_hal_read_sta_dk_key(_adapter *adapter, u8 key_id); +#endif + +#ifdef CONFIG_LPS_PG +#define LPSPG_RSVD_PAGE_SET_MACID(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x00, 0, 8, _value)/*used macid*/ +#define LPSPG_RSVD_PAGE_SET_MBSSCAMID(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x00, 8, 8, _value)/*used BSSID CAM entry*/ +#define LPSPG_RSVD_PAGE_SET_PMC_NUM(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x00, 16, 8, _value)/*Max used Pattern Match CAM entry*/ +#define LPSPG_RSVD_PAGE_SET_MU_RAID_GID(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x00, 24, 8, _value)/*Max MU rate table Group ID*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_NUM(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x04, 0, 8, _value)/*used Security CAM entry number*/ +#define LPSPG_RSVD_PAGE_SET_DRV_RSVDPAGE_NUM(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x04, 8, 8, _value)/*Txbuf used page number for fw offload*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_ID1(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x08, 0, 8, _value)/*used Security CAM entry -1*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_ID2(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x08, 8, 8, _value)/*used Security CAM entry -2*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_ID3(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x08, 16, 8, _value)/*used Security CAM entry -3*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_ID4(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x08, 24, 8, _value)/*used Security CAM entry -4*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_ID5(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x0C, 0, 8, _value)/*used Security CAM entry -5*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_ID6(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x0C, 8, 8, _value)/*used Security CAM entry -6*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_ID7(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x0C, 16, 8, _value)/*used Security CAM entry -7*/ +#define LPSPG_RSVD_PAGE_SET_SEC_CAM_ID8(_rsvd_pag, _value) SET_BITS_TO_LE_4BYTE(_rsvd_pag+0x0C, 24, 8, _value)/*used Security CAM entry -8*/ +enum lps_pg_hdl_id { + LPS_PG_INFO_CFG = 0, + LPS_PG_REDLEMEM, + LPS_PG_PHYDM_DIS, + LPS_PG_PHYDM_EN, +}; + +u8 rtw_hal_set_lps_pg_info_cmd(_adapter *adapter); +u8 rtw_hal_set_lps_pg_info(_adapter *adapter); +#endif + +int rtw_hal_get_rsvd_page(_adapter *adapter, u32 page_offset, u32 page_num, u8 *buffer, u32 buffer_size); +void rtw_hal_construct_beacon(_adapter *padapter, u8 *pframe, u32 *pLength); +void rtw_hal_construct_NullFunctionData(PADAPTER, u8 *pframe, u32 *pLength, + u8 bQoS, u8 AC, u8 bEosp, u8 bForcePowerSave); + +bool _rtw_wow_chk_cap(_adapter *adapter, u8 cap); +#ifdef CONFIG_WOWLAN +struct rtl_wow_pattern { + u16 crc; + u8 type; + u32 mask[4]; +}; +void rtw_wow_pattern_cam_dump(_adapter *adapter); + +void rtw_dump_wow_pattern(void *sel, struct rtl_wow_pattern *pwow_pattern, u8 idx); +#ifdef CONFIG_WOW_PATTERN_HW_CAM +void rtw_wow_pattern_read_cam_ent(_adapter *adapter, u8 id, struct rtl_wow_pattern *context); +#endif + +struct rtw_ndp_info { + u8 enable:1; + u8 check_remote_ip:1; /* Need to Check Sender IP or not */ + u8 rsvd:6; + u8 num_of_target_ip; /* Number of Check IP which NA query IP */ + u8 target_link_addr[6]; /* DUT's MAC address */ + u8 remote_ipv6_addr[16]; /* Just respond IP */ + u8 target_ipv6_addr[16]; /* target IP */ +}; +#define REMOTE_INFO_CTRL_SET_VALD_EN(target, _value) \ + SET_BITS_TO_LE_4BYTE(target + 0, 0, 8, _value) +#define REMOTE_INFO_CTRL_SET_PTK_EN(target, _value) \ + SET_BITS_TO_LE_4BYTE(target + 1, 0, 1, _value) +#define REMOTE_INFO_CTRL_SET_GTK_EN(target, _value) \ + SET_BITS_TO_LE_4BYTE(target + 1, 1, 1, _value) +#define REMOTE_INFO_CTRL_SET_GTK_IDX(target, _value) \ + SET_BITS_TO_LE_4BYTE(target + 2, 0, 8, _value) +#endif /*CONFIG_WOWLAN*/ + +#ifdef CONFIG_PROC_DEBUG +void rtw_dump_phy_cap(void *sel, _adapter *adapter); +#endif +void rtw_dump_rsvd_page(void *sel, _adapter *adapter, u8 page_offset, u8 page_num); +#ifdef CONFIG_SUPPORT_FIFO_DUMP +void rtw_dump_fifo(void *sel, _adapter *adapter, u8 fifo_sel, u32 fifo_addr, u32 fifo_size); +#endif + +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT +s32 rtw_hal_set_default_port_id_cmd(_adapter *adapter, u8 mac_id); +s32 rtw_set_default_port_id(_adapter *adapter); +s32 rtw_set_ps_rsvd_page(_adapter *adapter); + +#define get_dft_portid(adapter) (adapter_to_dvobj(adapter)->dft.port_id) +#define get_dft_macid(adapter) (adapter_to_dvobj(adapter)->dft.mac_id) + +/*void rtw_search_default_port(_adapter *adapter);*/ +#endif + +#ifdef CONFIG_P2P_PS +#ifdef RTW_HALMAC +void rtw_set_p2p_ps_offload_cmd(_adapter *adapter, u8 p2p_ps_state); +#endif +#endif + +#ifdef RTW_CHANNEL_SWITCH_OFFLOAD +void rtw_hal_switch_chnl_and_set_bw_offload(_adapter *adapter, u8 central_ch, u8 pri_ch_idx, u8 bw); +#endif + +s16 translate_dbm_to_percentage(s16 signal); + +#ifdef CONFIG_SUPPORT_MULTI_BCN +void rtw_ap_multi_bcn_cfg(_adapter *adapter); +#endif + +#ifdef CONFIG_SWTIMER_BASED_TXBCN +#ifdef CONFIG_BCN_RECOVERY +u8 rtw_ap_bcn_recovery(_adapter *padapter); +#endif +#ifdef CONFIG_BCN_XMIT_PROTECT +u8 rtw_ap_bcn_queue_empty_check(_adapter *padapter, u32 txbcn_timer_ms); +#endif +#endif /*CONFIG_SWTIMER_BASED_TXBCN*/ + +#ifdef CONFIG_FW_HANDLE_TXBCN +void rtw_ap_mbid_bcn_en(_adapter *adapter, u8 mbcn_id); +void rtw_ap_mbid_bcn_dis(_adapter *adapter, u8 mbcn_id); +#endif + +void rtw_hal_get_trx_path(struct dvobj_priv *d, enum rf_type *type, + enum bb_path *tx, enum bb_path *rx); +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 +void rtw_hal_beamforming_config_csirate(PADAPTER adapter); +#endif +#endif + +u8 phy_get_capable_tx_num(_adapter *adapter, enum MGN_RATE rate); +u8 phy_get_current_tx_num(_adapter *adapter, enum MGN_RATE rate); + +#ifdef CONFIG_RTL8812A +u8 * rtw_hal_set_8812a_vendor_ie(_adapter *padapter , u8 *pframe ,uint *frlen ); +#endif + +#ifdef CONFIG_PROTSEL_PORT +void rtw_enter_protsel_port(_adapter *padapter, u8 port_sel); +bool rtw_assert_protsel_port(_adapter *padapter, u32 addr, u8 len); +void rtw_leave_protsel_port(_adapter *padapter); +#else +static inline void rtw_enter_protsel_port(_adapter *padapter, u8 port_sel) {} +static inline bool rtw_assert_protsel_port(_adapter *padapter, u32 addr, u8 len) {return true; } +static inline void rtw_leave_protsel_port(_adapter *padapter) {} +#endif +#ifdef CONFIG_PROTSEL_ATIMDTIM +void rtw_enter_protsel_atimdtim(_adapter *padapter, u8 port_sel); +bool rtw_assert_protsel_atimdtim(_adapter *padapter, u32 addr, u8 len); +void rtw_leave_protsel_atimdtim(_adapter *padapter); +#else +static inline void rtw_enter_protsel_atimdtim(_adapter *padapter, u8 port_sel) {} +static inline bool rtw_assert_protsel_atimdtim(_adapter *padapter, u32 addr, u8 len) {return true; } +static inline void rtw_leave_protsel_atimdtim(_adapter *padapter) {} +#endif +#ifdef CONFIG_PROTSEL_MACSLEEP +void rtw_enter_protsel_macsleep(_adapter *padapter, u8 sel); +bool rtw_assert_protsel_macsleep(_adapter *padapter, u32 addr, u8 len); +void rtw_leave_protsel_macsleep(_adapter *padapter); +#else +static inline void rtw_enter_protsel_macsleep(_adapter *padapter, u8 port_sel) {} +static inline bool rtw_assert_protsel_macsleep(_adapter *padapter, u32 addr, u8 len) {return true; } +static inline void rtw_leave_protsel_macsleep(_adapter *padapter) {} +#endif +#endif /* __HAL_COMMON_H__ */ diff --git a/include/hal_com_h2c.h b/include/hal_com_h2c.h new file mode 100755 index 0000000..c9db477 --- /dev/null +++ b/include/hal_com_h2c.h @@ -0,0 +1,817 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __COMMON_H2C_H__ +#define __COMMON_H2C_H__ + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD DEFINITION ------------------------------------------------ + * --------------------------------------------------------------------------------------------------------- + * 88e, 8723b, 8812, 8821, 92e use the same FW code base */ +enum h2c_cmd { + /* Common Class: 000 */ + H2C_RSVD_PAGE = 0x00, + H2C_MEDIA_STATUS_RPT = 0x01, + H2C_SCAN_ENABLE = 0x02, + H2C_KEEP_ALIVE = 0x03, + H2C_DISCON_DECISION = 0x04, + H2C_PSD_OFFLOAD = 0x05, + H2C_CUSTOMER_STR_REQ = 0x06, + H2C_TXPWR_IDX_OFFLOAD = 0x07, + H2C_AP_OFFLOAD = 0x08, + H2C_BCN_RSVDPAGE = 0x09, + H2C_PROBERSP_RSVDPAGE = 0x0A, + H2C_FCS_RSVDPAGE = 0x10, + H2C_FCS_INFO = 0x11, + H2C_AP_WOW_GPIO_CTRL = 0x13, +#ifdef CONFIG_MCC_MODE + H2C_MCC_RQT_TSF = 0x15, + H2C_MCC_MACID_BITMAP = 0x16, + H2C_MCC_LOCATION = 0x10, + H2C_MCC_CTRL_V2 = 0x17, + H2C_MCC_CTRL = 0x18, + H2C_MCC_TIME_SETTING = 0x19, + H2C_MCC_IQK_PARAM = 0x1A, +#endif /* CONFIG_MCC_MODE */ + H2C_CHNL_SWITCH_OPER_OFFLOAD = 0x1C, + H2C_SINGLE_CHANNELSWITCH_V2 = 0x1D, + + /* PoweSave Class: 001 */ + H2C_SET_PWR_MODE = 0x20, + H2C_PS_TUNING_PARA = 0x21, + H2C_PS_TUNING_PARA2 = 0x22, + H2C_P2P_LPS_PARAM = 0x23, + H2C_P2P_PS_OFFLOAD = 0x24, + H2C_PS_SCAN_ENABLE = 0x25, + H2C_SAP_PS_ = 0x26, + H2C_INACTIVE_PS_ = 0x27, /* Inactive_PS */ + H2C_FWLPS_IN_IPS_ = 0x28, +#ifdef CONFIG_LPS_POFF + H2C_LPS_POFF_CTRL = 0x29, + H2C_LPS_POFF_PARAM = 0x2A, +#endif +#ifdef CONFIG_LPS_PG + H2C_LPS_PG_INFO = 0x2B, +#endif + +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT + H2C_DEFAULT_PORT_ID = 0x2C, +#endif + /* Dynamic Mechanism Class: 010 */ + H2C_MACID_CFG = 0x40, + H2C_TXBF = 0x41, + H2C_RSSI_SETTING = 0x42, + H2C_AP_REQ_TXRPT = 0x43, + H2C_INIT_RATE_COLLECT = 0x44, + H2C_IQ_CALIBRATION = 0x45, + + H2C_RA_MASK_3SS = 0x46,/* for 8814A */ + H2C_RA_PARA_ADJUST = 0x47,/* CONFIG_RA_DBG_CMD */ + H2C_DYNAMIC_TX_PATH = 0x48,/* for 8814A */ + + H2C_FW_TRACE_EN = 0x49, +#ifdef RTW_PER_CMD_SUPPORT_FW + H2C_REQ_PER_RPT = 0x4e, +#endif + /* BT Class: 011 */ + H2C_B_TYPE_TDMA = 0x60, + H2C_BT_INFO = 0x61, + H2C_FORCE_BT_TXPWR = 0x62, + H2C_BT_IGNORE_WLANACT = 0x63, + H2C_DAC_SWING_VALUE = 0x64, + H2C_ANT_SEL_RSV = 0x65, + H2C_WL_OPMODE = 0x66, + H2C_BT_MP_OPER = 0x67, + H2C_BT_CONTROL = 0x68, + H2C_BT_WIFI_CTRL = 0x69, + H2C_BT_FW_PATCH = 0x6A, +#if defined(CONFIG_BT_COEXIST) && defined(CONFIG_FW_MULTI_PORT_SUPPORT) + H2C_BTC_WL_PORT_ID = 0x71, +#endif + /* WOWLAN Class: 100 */ + H2C_WOWLAN = 0x80, + H2C_REMOTE_WAKE_CTRL = 0x81, + H2C_AOAC_GLOBAL_INFO = 0x82, + H2C_AOAC_RSVD_PAGE = 0x83, + H2C_AOAC_RSVD_PAGE2 = 0x84, + H2C_D0_SCAN_OFFLOAD_CTRL = 0x85, + H2C_D0_SCAN_OFFLOAD_INFO = 0x86, + H2C_CHNL_SWITCH_OFFLOAD = 0x87, + H2C_AOAC_RSVDPAGE3 = 0x88, + H2C_GPIO_CUSTOM = 0x89, + H2C_P2P_OFFLOAD_RSVD_PAGE = 0x8A, + H2C_P2P_OFFLOAD = 0x8B, + H2C_WAR_OFFLOAD = 0x8D, + H2C_WAROFLD_RSVDPAGE1 = 0x8E, +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + H2C_UDP_KEEPALIVE = 0x90, +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ +#ifdef CONFIG_FW_HANDLE_TXBCN + H2C_FW_BCN_OFFLOAD = 0xBA, +#endif +#ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR + H2C_FW_CRC5_SEARCH = 0xBB, +#endif + H2C_RESET_TSF = 0xC0, +#ifdef CONFIG_FW_CORRECT_BCN + H2C_BCNHWSEQ = 0xC5, +#endif + H2C_CUSTOMER_STR_W1 = 0xC6, + H2C_CUSTOMER_STR_W2 = 0xC7, + H2C_CUSTOMER_STR_W3 = 0xC8, + H2C_BT_UNKNOWN_DEVICE_WA = 0xD1, +#ifdef DBG_FW_DEBUG_MSG_PKT + H2C_FW_DBG_MSG_PKT = 0xE1, +#endif /*DBG_FW_DEBUG_MSG_PKT*/ + H2C_MAXID, +}; + +#define H2C_INACTIVE_PS_LEN 4 +#define H2C_RSVDPAGE_LOC_LEN 5 +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT +#define H2C_DEFAULT_PORT_ID_LEN 2 +#define H2C_MEDIA_STATUS_RPT_LEN 4 +#else +#define H2C_MEDIA_STATUS_RPT_LEN 3 +#endif +#define H2C_GPIO_CUSTOM_LEN 3 +#define H2C_KEEP_ALIVE_CTRL_LEN 2 +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +#define H2C_KEEP_ALIVE_PATTERN_LEN 7 +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ +#define H2C_DISCON_DECISION_LEN 3 +#define H2C_AP_OFFLOAD_LEN 3 +#define H2C_AP_WOW_GPIO_CTRL_LEN 4 +#define H2C_AP_PS_LEN 2 +#define H2C_PWRMODE_LEN 7 +#define H2C_PSTUNEPARAM_LEN 4 +#define H2C_MACID_CFG_LEN 7 +#define H2C_BTMP_OPER_LEN 5 +#define H2C_WOWLAN_LEN 7 +#define H2C_REMOTE_WAKE_CTRL_LEN 3 +#define H2C_AOAC_GLOBAL_INFO_LEN 2 +#define H2C_AOAC_RSVDPAGE_LOC_LEN 7 +#define H2C_SCAN_OFFLOAD_CTRL_LEN 4 +#define H2C_BT_FW_PATCH_LEN 6 +#define H2C_RSSI_SETTING_LEN 4 +#define H2C_AP_REQ_TXRPT_LEN 3 +#define H2C_FORCE_BT_TXPWR_LEN 3 +#define H2C_BCN_RSVDPAGE_LEN 5 +#define H2C_PROBERSP_RSVDPAGE_LEN 5 +#define H2C_P2PRSVDPAGE_LOC_LEN 5 +#define H2C_P2P_OFFLOAD_LEN 3 +#ifdef CONFIG_MCC_MODE + #define H2C_MCC_CTRL_LEN 7 +#ifdef CONFIG_MCC_MODE_V2 + #define H2C_MCC_LOCATION_LEN 7 +#else + #define H2C_MCC_LOCATION_LEN 3 +#endif + #define H2C_MCC_MACID_BITMAP_LEN 6 + #define H2C_MCC_RQT_TSF_LEN 1 + #define H2C_MCC_TIME_SETTING_LEN 6 + #define H2C_MCC_IQK_PARAM_LEN 7 +#endif /* CONFIG_MCC_MODE */ +#ifdef CONFIG_LPS_PG +#ifdef CONFIG_RTL8822C + #define H2C_LPS_PG_INFO_LEN 4 +#else + #define H2C_LPS_PG_INFO_LEN 2 +#endif + #define H2C_LPSPG_LEN 16 +#endif +#ifdef CONFIG_LPS_POFF + #define H2C_LPS_POFF_CTRL_LEN 1 + #define H2C_LPS_POFF_PARAM_LEN 5 +#endif + +#if defined(CONFIG_BT_COEXIST) && defined(CONFIG_FW_MULTI_PORT_SUPPORT) +#define H2C_BTC_WL_PORT_ID_LEN 1 +#endif + +#ifdef DBG_FW_DEBUG_MSG_PKT + #define H2C_FW_DBG_MSG_PKT_LEN 2 +#endif /*DBG_FW_DEBUG_MSG_PKT*/ + +#define H2C_SINGLE_CHANNELSWITCH_V2_LEN 3 +#define H2C_BT_UNKNOWN_DEVICE_WA_LEN 1 + +#ifdef CONFIG_SUPPORT_DYNAMIC_TXPWR +#define H2C_FW_CRC5_SEARCH_LEN 7 +#endif + +#ifdef CONFIG_WAR_OFFLOAD +#define H2C_WAR_OFFLOAD_LEN 3 +#define H2C_WAROFLD_RSVDPAGE1_LEN 6 +#endif /* CONFIG_WAR_OFFLOAD */ + + +#define eq_mac_addr(a, b) (((a)[0] == (b)[0] && (a)[1] == (b)[1] && (a)[2] == (b)[2] && (a)[3] == (b)[3] && (a)[4] == (b)[4] && (a)[5] == (b)[5]) ? 1 : 0) +#define cp_mac_addr(des, src) ((des)[0] = (src)[0], (des)[1] = (src)[1], (des)[2] = (src)[2], (des)[3] = (src)[3], (des)[4] = (src)[4], (des)[5] = (src)[5]) +#define cpIpAddr(des, src) ((des)[0] = (src)[0], (des)[1] = (src)[1], (des)[2] = (src)[2], (des)[3] = (src)[3]) +#define cpIpv6Addr(des, src) ((des)[0] = (src)[0], (des)[1] = (src)[1], (des)[2] = (src)[2], (des)[3] = (src)[3], (des)[4] = (src)[4], (des)[5] = (src)[5], (des)[6] = (src)[6], (des)[7] = (src)[7], (des)[8] = (src)[8], (des)[9] = (src)[9], (des)[10] = (src)[10], (des)[11] = (src)[11], (des)[12] = (src)[12], (des)[13] = (src)[13], (des)[14] = (src)[14], (des)[15] = (src)[15]) + + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +#define FW_WOWLAN_FUN_EN BIT(0) +#define FW_WOWLAN_PATTERN_MATCH BIT(1) +#define FW_WOWLAN_MAGIC_PKT BIT(2) +#define FW_WOWLAN_UNICAST BIT(3) +#define FW_WOWLAN_ALL_PKT_DROP BIT(4) +#define FW_WOWLAN_GPIO_ACTIVE BIT(5) +#define FW_WOWLAN_REKEY_WAKEUP BIT(6) +#define FW_WOWLAN_DEAUTH_WAKEUP BIT(7) + +#define FW_WOWLAN_GPIO_WAKEUP_EN BIT(0) +#define FW_FW_PARSE_MAGIC_PKT BIT(1) + +#define FW_REMOTE_WAKE_CTRL_EN BIT(0) +#define FW_REALWOWLAN_EN BIT(5) + +#define FW_WOWLAN_KEEP_ALIVE_EN BIT(0) +#define FW_ADOPT_USER BIT(1) +#define FW_WOWLAN_KEEP_ALIVE_PKT_TYPE BIT(2) + +#define FW_REMOTE_WAKE_CTRL_EN BIT(0) +#define FW_ARP_EN BIT(1) +#define FW_REALWOWLAN_EN BIT(5) +#define FW_WOW_FW_UNICAST_EN BIT(7) + +#define FW_IPS_DISABLE_BBRF BIT(0) +#define FW_IPS_WRC BIT(1) + +#endif /* CONFIG_WOWLAN */ + +/* _RSVDPAGE_LOC_CMD_0x00 */ +#define SET_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value)SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* _MEDIA_STATUS_RPT_PARM_CMD_0x01 */ +#define SET_H2CCMD_MSRRPT_PARM_OPMODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 0, 1, (__Value)) +#define SET_H2CCMD_MSRRPT_PARM_MACID_IND(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 1, 1, (__Value)) +#define SET_H2CCMD_MSRRPT_PARM_MIRACAST(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 2, 1, (__Value)) +#define SET_H2CCMD_MSRRPT_PARM_MIRACAST_SINK(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 3, 1, (__Value)) +#define SET_H2CCMD_MSRRPT_PARM_ROLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 4, 4, (__Value)) +#define SET_H2CCMD_MSRRPT_PARM_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)) + 1, 0, 8, (__Value)) +#define SET_H2CCMD_MSRRPT_PARM_MACID_END(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)) + 2, 0, 8, (__Value)) +#define SET_H2CCMD_MSRRPT_PARM_PORT_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)) + 3, 0, 3, (__Value)) + +#define GET_H2CCMD_MSRRPT_PARM_OPMODE(__pH2CCmd) LE_BITS_TO_1BYTE(((u8 *)(__pH2CCmd)), 0, 1) +#define GET_H2CCMD_MSRRPT_PARM_MIRACAST(__pH2CCmd) LE_BITS_TO_1BYTE(((u8 *)(__pH2CCmd)), 2, 1) +#define GET_H2CCMD_MSRRPT_PARM_MIRACAST_SINK(__pH2CCmd) LE_BITS_TO_1BYTE(((u8 *)(__pH2CCmd)), 3, 1) +#define GET_H2CCMD_MSRRPT_PARM_ROLE(__pH2CCmd) LE_BITS_TO_1BYTE(((u8 *)(__pH2CCmd)), 4, 4) + +#ifdef CONFIG_WAR_OFFLOAD +#define SET_IPHDR_VERSION(__pHeader, __Value) WriteLE1Byte(((u8 *)(__pHeader)) + 0, __Value) +#define SET_IPHDR_DSCP(__pHeader, __Value) WriteLE1Byte(((u8 *)(__pHeader)) + 1, __Value) +#define SET_IPHDR_TOTAL_LEN(__pHeader, __Value) WriteLE2Byte(((u8 *)(__pHeader)) + 2, __Value) +#define SET_IPHDR_IDENTIFIER(__pHeader, __Value) WriteLE2Byte(((u8 *)(__pHeader)) + 4, __Value) +#define SET_IPHDR_FLAGS(__pHeader, __Value) WriteLE1Byte(((u8 *)(__pHeader)) + 6, __Value) +#define SET_IPHDR_FRAG_OFFSET(__pHeader, __Value) WriteLE1Byte(((u8 *)(__pHeader)) + 7, __Value) +#define SET_IPHDR_TTL(__pHeader, __Value) WriteLE1Byte(((u8 *)(__pHeader)) + 8, __Value) +#define SET_IPHDR_PROTOCOL(__pHeader, __Value) WriteLE1Byte(((u8 *)(__pHeader)) + 9, __Value) +#define SET_IPHDR_HDR_CHECKSUM(__pHeader, __Value) WriteLE2Byte(((u8 *)(__pHeader)) + 10, __Value) +#define SET_IPHDR_SRC_IP_ADDR(__pHeader, __Value) cpIpAddr(((u8 *)(__pHeader))+12, (u8 *)(__Value)) +#define SET_IPHDR_DST_IP_ADDR(__pHeader, __Value) cpIpAddr(((u8 *)(__pHeader))+16, (u8 *)(__Value)) +#define SET_UDP_SRC_PORT(__pHeader, __Value) WriteLE2Byte(((u8 *)(__pHeader)) + 0, __Value) +#define SET_UDP_DST_PORT(__pHeader, __Value) WriteLE2Byte(((u8 *)(__pHeader)) + 2, __Value) +#define SET_UDP_LEN(__pHeader, __Value) WriteLE2Byte(((u8 *)(__pHeader)) + 4, __Value) +#define SET_UDP_CHECKSUM(__pHeader, __Value) WriteLE2Byte(((u8 *)(__pHeader)) + 6, __Value) + +#define SET_MDNS_HDR_FLAG(__pHeader, __Value) WriteLE1Byte(((u8 *)(__pHeader)) + 2, __Value) + +#endif /* CONFIG_WAR_OFFLOAD */ + +#ifdef CONFIG_OFFLOAD_MDNS_V6 +#define SET_IPHDRV6_VERSION(__pHeader, __Value) SET_BITS_TO_LE_1BYTE(__pHeader, 4, 4, __Value) +#define SET_IPHDRV6_TRAFFIC_CLASS(__pHeader, __Value) SET_BITS_TO_LE_2BYTE(__pHeader, 4, 8, __Value) +#define SET_IPHDRV6_FLOW_LABEL(__pHeader, __Value) SET_BITS_TO_LE_4BYTE(__pHeader, 12, 20, __Value) +#define SET_IPHDRV6_PAYLOAD_LENGTH(__pHeader, __Value) SET_BITS_TO_LE_2BYTE(((u8 *)(__pHeader)) + 4, 0, 16, __Value) +#define SET_IPHDRV6_NEXT_HEADER(__pHeader, __Value) SET_BITS_TO_LE_1BYTE((__pHeader) + 6, 0, 8, __Value) +#define SET_IPHDRV6_HOP_LIMIT(__pHeader, __Value) SET_BITS_TO_LE_1BYTE((__pHeader) + 7, 0, 8, __Value) +#define SET_IPHDRV6_SRC_IP_ADDR(__pHeader, __Value) cpIpv6Addr((u8 *)(__pHeader) + 8, (u8 *)(__Value)) +#define SET_IPHDRV6_DST_IP_ADDR(__pHeader, __Value) cpIpv6Addr((u8 *)(__pHeader) + 24, (u8 *)(__Value)) +#endif + + + +#define H2C_MSR_ROLE_RSVD 0 +#define H2C_MSR_ROLE_STA 1 +#define H2C_MSR_ROLE_AP 2 +#define H2C_MSR_ROLE_GC 3 +#define H2C_MSR_ROLE_GO 4 +#define H2C_MSR_ROLE_TDLS 5 +#define H2C_MSR_ROLE_ADHOC 6 +#define H2C_MSR_ROLE_MESH 7 +#define H2C_MSR_ROLE_MAX 8 + +extern const char *const _h2c_msr_role_str[]; +#define h2c_msr_role_str(role) (((role) >= H2C_MSR_ROLE_MAX) ? _h2c_msr_role_str[H2C_MSR_ROLE_MAX] : _h2c_msr_role_str[(role)]) + +#define H2C_MSR_FMT "%s %s%s" +#define H2C_MSR_ARG(h2c_msr) \ + GET_H2CCMD_MSRRPT_PARM_OPMODE((h2c_msr)) ? " C" : "", \ + h2c_msr_role_str(GET_H2CCMD_MSRRPT_PARM_ROLE((h2c_msr))), \ + GET_H2CCMD_MSRRPT_PARM_MIRACAST((h2c_msr)) ? (GET_H2CCMD_MSRRPT_PARM_MIRACAST_SINK((h2c_msr)) ? " MSINK" : " MSRC") : "" + +s32 rtw_hal_set_FwMediaStatusRpt_cmd(_adapter *adapter, bool opmode, bool miracast, bool miracast_sink, u8 role, u8 macid, bool macid_ind, u8 macid_end); +s32 rtw_hal_set_FwMediaStatusRpt_single_cmd(_adapter *adapter, bool opmode, bool miracast, bool miracast_sink, u8 role, u8 macid); +s32 rtw_hal_set_FwMediaStatusRpt_range_cmd(_adapter *adapter, bool opmode, bool miracast, bool miracast_sink, u8 role, u8 macid, u8 macid_end); + +/* _KEEP_ALIVE_CMD_0x03 */ +#define SET_H2CCMD_KEEPALIVE_PARM_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_KEEPALIVE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_KEEPALIVE_PARM_PKT_TYPE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_H2CCMD_KEEPALIVE_PARM_PORT_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 3, __Value) +#define SET_H2CCMD_KEEPALIVE_PARM_CHECK_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _DISCONNECT_DECISION_CMD_0x04 */ +#define SET_H2CCMD_DISCONDECISION_PARM_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_DISCONDECISION_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_DISCONDECISION_PARM_TRY_BCN_FAIL_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_H2CCMD_DISCONDECISION_PARM_DISCONNECT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_H2CCMD_DISCONDECISION_PORT_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 3, __Value) +#define SET_H2CCMD_DISCONDECISION_PARM_CHECK_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_H2CCMD_DISCONDECISION_PARM_TRY_PKT_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +#define SET_H2CCMD_DISCONDECISION_PARM_TRY_OK_BCN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/*UDP_KEEP_ALIVE 0x90*/ +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +/*data 0*/ +#define SET_H2CCMD_UDP_KEEP_ALIVE_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value); +#define SET_H2CCMD_UDP_KEEP_ALIVE_PACKET_LOC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 7, __Value); +/*data 1*/ +#define SET_H2CCMD_UDP_KEEP_ALIVE_ACK_PATTERN_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 7, 1, __Value); +#define SET_H2CCMD_UDP_KEEP_ALIVE_ACK_PATTERN_idx(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 7, __Value); +/*data 2*/ +#define SET_H2CCMD_UDP_KEEP_ALIVE_WAKE_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 7, 1, __Value); +#define SET_H2CCMD_UDP_KEEP_ALIVE_WAKE_PATTERN_idx(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 7, __Value); +/*data3*/ +#define SET_H2CCMD_UDP_KEEP_ALIVE_PERIOD_LOW_BIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value); +/*data4*/ +#define SET_H2CCMD_UDP_KEEP_ALIVE_PERIOD_HI_BIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value); +/*data5*/ +#define SET_H2CCMD_UDP_KEEP_ALIVE_RETRY_INTERVAL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+5, 0, 8, __Value); +/*data6*/ +#define SET_H2CCMD_UDP_KEEP_ALIVE_RETRY_LIMIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+6, 0, 8, __Value); +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ +#ifdef CONFIG_RTW_CUSTOMER_STR +#define RTW_CUSTOMER_STR_LEN 16 +#define RTW_CUSTOMER_STR_FMT "%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x:%02x" +#define RTW_CUSTOMER_STR_ARG(x) ((u8 *)(x))[0], ((u8 *)(x))[1], ((u8 *)(x))[2], ((u8 *)(x))[3], ((u8 *)(x))[4], ((u8 *)(x))[5], \ + ((u8 *)(x))[6], ((u8 *)(x))[7], ((u8 *)(x))[8], ((u8 *)(x))[9], ((u8 *)(x))[10], ((u8 *)(x))[11], \ + ((u8 *)(x))[12], ((u8 *)(x))[13], ((u8 *)(x))[14], ((u8 *)(x))[15] + +/* H2C_CUSTOMER_STR_REQ 0x06 */ +#define H2C_CUSTOMER_STR_REQ_LEN 1 +#define SET_H2CCMD_CUSTOMER_STR_REQ_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 0, 1, (__Value)) +s32 rtw_hal_h2c_customer_str_req(_adapter *adapter); +s32 rtw_hal_customer_str_read(_adapter *adapter, u8 *cs); + +/* H2C_CUSTOMER_STR_W1 0xC6 */ +#define H2C_CUSTOMER_STR_W1_LEN 7 +#define SET_H2CCMD_CUSTOMER_STR_W1_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 0, 1, (__Value)) +#define H2CCMD_CUSTOMER_STR_W1_BYTE0(__pH2CCmd) (((u8 *)(__pH2CCmd)) + 1) + +/* H2C_CUSTOMER_STR_W2 0xC7 */ +#define H2C_CUSTOMER_STR_W2_LEN 7 +#define SET_H2CCMD_CUSTOMER_STR_W2_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 0, 1, (__Value)) +#define H2CCMD_CUSTOMER_STR_W2_BYTE6(__pH2CCmd) (((u8 *)(__pH2CCmd)) + 1) + +/* H2C_CUSTOMER_STR_W3 0xC8 */ +#define H2C_CUSTOMER_STR_W3_LEN 5 +#define SET_H2CCMD_CUSTOMER_STR_W3_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 0, 1, (__Value)) +#define H2CCMD_CUSTOMER_STR_W3_BYTE12(__pH2CCmd) (((u8 *)(__pH2CCmd)) + 1) +s32 rtw_hal_h2c_customer_str_write(_adapter *adapter, const u8 *cs); +s32 rtw_hal_customer_str_write(_adapter *adapter, const u8 *cs); +#endif /* CONFIG_RTW_CUSTOMER_STR */ + +#ifdef CONFIG_FW_OFFLOAD_SET_TXPWR_IDX +#define H2C_TXPWR_IDX_OFFLOAD_LEN 4 +#define SET_H2CCMD_TXPWR_IDX_CCK(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_TXPWR_IDX_OFDM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd + 1, 0, 8, __Value) +#define SET_H2CCMD_TXPWR_IDX_HT1SS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd + 2, 0, 8, __Value) +#define SET_H2CCMD_TXPWR_IDX_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd + 3, 0, 1, __Value) +#endif + +/* _AP_Offload 0x08 */ +#define SET_H2CCMD_AP_WOWLAN_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +/* _BCN_RsvdPage 0x09 */ +#define SET_H2CCMD_AP_WOWLAN_RSVDPAGE_LOC_BCN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +/* _Probersp_RsvdPage 0x0a */ +#define SET_H2CCMD_AP_WOWLAN_RSVDPAGE_LOC_ProbeRsp(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +/* _Probersp_RsvdPage 0x13 */ + +#define SET_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) +/* _PWR_MOD_CMD_0x20 */ + +#define SET_H2CCMD_AP_WOW_GPIO_CTRL_INDEX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_H2CCMD_AP_WOW_GPIO_CTRL_C2H_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value) +#define SET_H2CCMD_AP_WOW_GPIO_CTRL_PLUS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 1, __Value) +#define SET_H2CCMD_AP_WOW_GPIO_CTRL_HIGH_ACTIVE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 6, 1, __Value) +#define SET_H2CCMD_AP_WOW_GPIO_CTRL_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 7, 1, __Value) +#define SET_H2CCMD_AP_WOW_GPIO_CTRL_DURATION(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_AP_WOW_GPIO_CTRL_C2H_DURATION(__pH2CCmd, __Value)SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +/* _AP_PS 0x26 */ +#define SET_H2CCMD_AP_WOW_PS_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_AP_WOW_PS_32K_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_AP_WOW_PS_RF(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_H2CCMD_AP_WOW_PS_DURATION(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) + +/* INACTIVE_PS 0x27, duration unit is TBTT */ +#define SET_H2CCMD_INACTIVE_PS_EN(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_INACTIVE_IGNORE_PS(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_INACTIVE_PERIOD_SCAN_EN(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_H2CCMD_INACTIVE_DISBBRF(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_H2CCMD_INACTIVE_PORT_NUM(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 3, __Value) +#define SET_H2CCMD_INACTIVE_PS_FREQ(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd + 1, 0, 8, __Value) +#define SET_H2CCMD_INACTIVE_PS_DURATION(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd + 2, 0, 8, __Value) +#define SET_H2CCMD_INACTIVE_PS_PERIOD_SCAN_TIME(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd + 3, 0, 8, __Value) + +#ifdef CONFIG_LPS_POFF +/*PARTIAL OFF Control 0x29*/ +#define SET_H2CCMD_LPS_POFF_CTRL_EN(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +/*PARTIAL OFF PARAM 0x2A*/ +#define SET_H2CCMD_LPS_POFF_PARAM_RDVLD(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_LPS_POFF_PARAM_WRVLD(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_LPS_POFF_PARAM_STARTADDL(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_H2CCMD_LPS_POFF_PARAM_STARTADDH(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +#define SET_H2CCMD_LPS_POFF_PARAM_ENDADDL(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_H2CCMD_LPS_POFF_PARAM_ENDADDH(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) +#endif + +#ifdef CONFIG_FW_MULTI_PORT_SUPPORT +/* DEFAULT PORT ID 0x2C*/ +#define SET_H2CCMD_DFTPID_PORT_ID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)), 0, 8, (__Value)) +#define SET_H2CCMD_DFTPID_MAC_ID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(((u8 *)(__pH2CCmd)) + 1, 0, 8, (__Value)) +#endif + +#ifdef CONFIG_MCC_MODE +/* MCC LOC CMD 0x10 */ +#define SET_H2CCMD_MCC_RSVDPAGE_LOC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_MCC_PWRIDX_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 3, 0, 1, __Value) +#define SET_H2CCMD_MCC_PWRIDX_OFFLOAD_RFNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 3, 4, 4, __Value) +#define SET_H2CCMD_MCC_PWRIDX_RSVDPAGE_LOC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 4, 0, 8, __Value) + +/* MCC RQT TSF 0x15 */ +#define SET_H2CCMD_MCC_RQT_TSFX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_H2CCMD_MCC_RQT_TSFY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) + +/* MCC MAC ID CMD 0x16 */ +#define SET_H2CCMD_MCC_MACID_BITMAP_L(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_MCC_MACID_BITMAP_H(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) + +/* NEW MCC CTRL CMD 0x17 */ +#define SET_H2CCMD_MCC_CTRL_V2_ORDER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_TOTALNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_CENTRAL_CH(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_PRIMARY_CH(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 4, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_DURATION(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_ROLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 3, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_INCURCH(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 3, 1, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_DIS_SW_RETRY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 4, 1, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_DISTXNULL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 5, 1, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_C2HRPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 6, 2, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_TSFX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_NULL_EARLY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 4, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_V2_UPDATE_PARM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+6, 7, 1, __Value) + + +/* MCC CTRL CMD 0x18 */ +#define SET_H2CCMD_MCC_CTRL_ORDER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_TOTALNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_CHIDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_MCC_CTRL_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 2, __Value) +#define SET_H2CCMD_MCC_CTRL_BW40SC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 2, 3, __Value) +#define SET_H2CCMD_MCC_CTRL_BW80SC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 5, 3, __Value) +#define SET_H2CCMD_MCC_CTRL_DURATION(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_H2CCMD_MCC_CTRL_ROLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 3, __Value) +#define SET_H2CCMD_MCC_CTRL_INCURCH(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 3, 1, __Value) +#define SET_H2CCMD_MCC_CTRL_RSVD0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 4, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_RSVD1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) +#define SET_H2CCMD_MCC_CTRL_RFETYPE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+6, 0, 4, __Value) +#define SET_H2CCMD_MCC_CTRL_DISTXNULL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+6, 4, 1, __Value) +#define SET_H2CCMD_MCC_CTRL_C2HRPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+6, 5, 2, __Value) +#define SET_H2CCMD_MCC_CTRL_CHSCAN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+6, 7, 1, __Value) + +/* MCC Time CMD 0x19 */ +#define SET_H2CCMD_MCC_TIME_SETTING_FW_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_MCC_TIME_SETTING_TSF_SYNC_OFFSET(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 7, __Value) +#define SET_H2CCMD_MCC_TIME_SETTING_START_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_MCC_TIME_SETTING_INTERVAL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_H2CCMD_MCC_TIME_SETTING_EARLY_SWITCH_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_H2CCMD_MCC_TIME_SETTING_ORDER_BASE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 4, __Value) +#define SET_H2CCMD_MCC_TIME_SETTING_ORDER_SYNC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 4, 4, __Value) +#define SET_H2CCMD_MCC_TIME_SETTING_UPDATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 1, __Value) +#define SET_H2CCMD_MCC_TIME_SETTING_ORDER0_DURATION(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 1, 7, __Value) + +/* MCC IQK CMD 0x1A */ +#define SET_H2CCMD_MCC_IQK_READY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_MCC_IQK_ORDER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 4, __Value) +#define SET_H2CCMD_MCC_IQK_PATH(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 2, __Value) +#define SET_H2CCMD_MCC_IQK_RX_L(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_MCC_IQK_RX_M1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 2, __Value) +#define SET_H2CCMD_MCC_IQK_RX_M2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 2, 6, __Value) +#define SET_H2CCMD_MCC_IQK_RX_H(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 4, __Value) +#define SET_H2CCMD_MCC_IQK_TX_L(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#define SET_H2CCMD_MCC_IQK_TX_M1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 3, __Value) +#define SET_H2CCMD_MCC_IQK_TX_M2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 3, 5, __Value) +#define SET_H2CCMD_MCC_IQK_TX_H(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+6, 0, 6, __Value) +#endif /* CONFIG_MCC_MODE */ + +/* CHNL SWITCH OPER OFFLOAD 0x1C */ +#define SET_H2CCMD_CH_SW_OPER_OFFLOAD_CH_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_CH_SW_OPER_OFFLOAD_BW_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 1, 0, 2, __Value) +#define SET_H2CCMD_CH_SW_OPER_OFFLOAD_BW_40M_SC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 1, 2, 3, __Value) +#define SET_H2CCMD_CH_SW_OPER_OFFLOAD_BW_80M_SC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 1, 5, 3, __Value) +#define SET_H2CCMD_CH_SW_OPER_OFFLOAD_RFE_TYPE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 2, 0, 4, __Value) + +/* H2C_SINGLE_CHANNELSWITCH_V2 = 0x1D */ +#define SET_H2CCMD_SINGLE_CH_SWITCH_V2_CENTRAL_CH_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_SINGLE_CH_SWITCH_V2_PRIMARY_CH_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 1, 0, 4, __Value) +#define SET_H2CCMD_SINGLE_CH_SWITCH_V2_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 1, 4, 4, __Value) +#define SET_H2CCMD_SINGLE_CH_SWITCH_V2_PWR_IDX_UPDATE_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 2, 0, 1, __Value) +#define SET_H2CCMD_SINGLE_CH_SWITCH_V2_IQK_UPDATE_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 2, 1, 1, __Value) +#define SET_H2CCMD_SINGLE_CH_SWITCH_V2_CH_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 2, 4, 4, __Value) + +#if defined(CONFIG_BT_COEXIST) && defined(CONFIG_FW_MULTI_PORT_SUPPORT) +#define SET_H2CCMD_BTC_WL_PORT_ID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#endif + +/* _WoWLAN PARAM_CMD_0x80 */ +#define SET_H2CCMD_WOWLAN_FUNC_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_WOWLAN_PATTERN_MATCH_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_WOWLAN_MAGIC_PKT_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_H2CCMD_WOWLAN_UNICAST_PKT_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_H2CCMD_WOWLAN_ALL_PKT_DROP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value) +#define SET_H2CCMD_WOWLAN_GPIO_ACTIVE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 1, __Value) +#define SET_H2CCMD_WOWLAN_REKEY_WAKE_UP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 6, 1, __Value) +#define SET_H2CCMD_WOWLAN_DISCONNECT_WAKE_UP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 7, 1, __Value) +#define SET_H2CCMD_WOWLAN_GPIONUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 7, __Value) +#define SET_H2CCMD_WOWLAN_DATAPIN_WAKE_UP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 7, 1, __Value) +#define SET_H2CCMD_WOWLAN_GPIO_DURATION(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_H2CCMD_WOWLAN_GPIO_PULSE_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 1, __Value) +#define SET_H2CCMD_WOWLAN_GPIO_PULSE_COUNT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 1, 7, __Value) +#define SET_H2CCMD_WOWLAN_DISABLE_UPHY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 1, __Value) +#define SET_H2CCMD_WOWLAN_HST2DEV_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 1, 1, __Value) +#define SET_H2CCMD_WOWLAN_GPIO_DURATION_MS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 2, 1, __Value) +#define SET_H2CCMD_WOWLAN_CHANGE_UNIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 2, 1, __Value) +#define SET_H2CCMD_WOWLAN_UNIT_FOR_UPHY_DISABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 3, 1, __Value) +#define SET_H2CCMD_WOWLAN_TAKE_PDN_UPHY_DIS_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 4, 1, __Value) +#define SET_H2CCMD_WOWLAN_GPIO_INPUT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 5, 1, __Value) +#define SET_H2CCMD_WOWLAN_DEV2HST_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 7, 1, __Value) +#define SET_H2CCMD_WOWLAN_TIME_FOR_UPHY_DISABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) +#define SET_H2CCMD_WOWLAN_RISE_HST2DEV(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+6, 2, 1, __Value) + +/* _REMOTE_WAKEUP_CMD_0x81 */ +#define SET_H2CCMD_REMOTE_WAKECTRL_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_ARP_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_NDP_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_GTK_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_NLO_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_FW_UNICAST_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 7, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_P2P_OFFLAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_NBNS_FILTER_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 2, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_TKIP_OFFLOAD_EN(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 3, 1, __Value) + +#define SET_H2CCMD_REMOTE_WAKE_CTRL_ARP_ACTION(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 1, __Value) +#define SET_H2CCMD_REMOTE_WAKE_CTRL_FW_PARSING_UNTIL_WAKEUP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 4, 1, __Value) + +/* AOAC_GLOBAL_INFO_0x82 */ +#define SET_H2CCMD_AOAC_GLOBAL_INFO_PAIRWISE_ENC_ALG(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_AOAC_GLOBAL_INFO_GROUP_ENC_ALG(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) + +/* AOAC_RSVDPAGE_LOC_0x83 */ +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_REMOTE_WAKE_CTRL_INFO(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 0, 8, __Value) +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_ARP_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_NEIGHBOR_ADV(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_GTK_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_GTK_INFO(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#ifdef CONFIG_GTK_OL +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_GTK_EXT_MEM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) +#endif /* CONFIG_GTK_OL */ +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_NDP_INFO(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE((__pH2CCmd)+6, 0, 8, __Value) + +/* AOAC_RSVDPAGE_2_0x84 */ + +/* AOAC_RSVDPAGE_3_0x88 */ +#ifdef CONFIG_PNO_SUPPORT +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_NLO_INFO(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 0, 8, __Value) +#endif +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_AOAC_REPORT(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 1, 0, 8, __Value) + +#ifdef CONFIG_PNO_SUPPORT +/* D0_Scan_Offload_Info_0x86 */ +#define SET_H2CCMD_AOAC_NLO_FUN_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 3, 1, __Value) +#define SET_H2CCMD_AOAC_NLO_IPS_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 4, 1, __Value) +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_PROBE_PACKET(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_SCAN_INFO(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_H2CCMD_AOAC_RSVDPAGE_LOC_SSID_INFO(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#endif /* CONFIG_PNO_SUPPORT */ + +/* _GPIO_CUSTOM_CMD_0x89 */ +#define SET_H2CCMD_CUSTOMERID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_SPECIAL_WAKE_REASON(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_CUSTOM_WAKE_REASON(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 1, __Value) + +#ifdef CONFIG_P2P_WOWLAN +/* P2P_RsvdPage_0x8a */ +#define SET_H2CCMD_RSVDPAGE_LOC_P2P_BCN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_H2CCMD_RSVDPAGE_LOC_P2P_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_H2CCMD_RSVDPAGE_LOC_P2P_NEGO_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_H2CCMD_RSVDPAGE_LOC_P2P_INVITE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_H2CCMD_RSVDPAGE_LOC_P2P_PD_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#endif /* CONFIG_P2P_WOWLAN */ + +#ifdef CONFIG_LPS_PG +#define SET_H2CCMD_LPSPG_SEC_CAM_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value)/*SecurityCAM_En*/ +#define SET_H2CCMD_LPSPG_MBID_CAM_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value)/*BSSIDCAM_En*/ +#define SET_H2CCMD_LPSPG_PMC_CAM_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value)/*PatternMatchCAM_En*/ +#define SET_H2CCMD_LPSPG_MACID_SEARCH_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value)/*MACIDSearch_En*/ +#define SET_H2CCMD_LPSPG_TXSC_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value)/*TXSC_En*/ +#define SET_H2CCMD_LPSPG_MU_RATE_TB_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 1, __Value)/*MURateTable_En*/ +#define SET_H2CCMD_LPSPG_LOC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value)/*Loc_LPS_PG*/ +#define SET_H2CCMD_LPSPG_DPK_INFO_LOC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value)/*Loc_LPS_PG_DPK_info*/ +#define SET_H2CCMD_LPSPG_IQK_INFO_LOC(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd) + 3, 0, 8, __Value)/*Loc_IQK_result*/ +#endif + +#if defined(CONFIG_RTL8822C) && defined(CONFIG_SUPPORT_DYNAMIC_TXPWR) +#define SET_H2CCMD_FW_CRC5_SEARCH_EN(cmd, v) \ + SET_BITS_TO_LE_1BYTE((cmd), 0, 1, (v)); +#define SET_H2CCMD_FW_CRC5_SEARCH_MACID(cmd, v) \ + SET_BITS_TO_LE_1BYTE((cmd), 1, 7, (v)); +#define SET_H2CCMD_FW_CRC5_SEARCH_MAC(cmd, mac) \ + do { \ + int __offset = 0; \ + for (__offset = 0; __offset < ETH_ALEN; __offset++) \ + SET_BITS_TO_LE_1BYTE((u8 *)(cmd + __offset), 0, 8, *((u8 *)(mac + __offset))); \ + } while(0) +#endif + +#ifdef CONFIG_WAR_OFFLOAD +/* WarOffload_Info_0x8D */ +#define SET_H2CCMD_WAR_CFG_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_WAR_CFG_ARP_RSP_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_WAR_CFG_MDNSV4_RSP_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 2, 1, __Value) +#define SET_H2CCMD_WAR_CFG_MDNSV6_RSP_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 3, 1, __Value) +#define SET_H2CCMD_WAR_CFG_MDNSV4_WAKE_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 6, 1, __Value) +#define SET_H2CCMD_WAR_CFG_MDNSV6_WAKE_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 7, 1, __Value) + +/* H2C_WAROFLD_RSVDPAGE1 */ +#define SET_H2CCMD_WAROFLD_RSVDPAGE1_LOC_PARM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 0, 8, __Value) +#endif /* CONFIG_WAR_OFFLOAD */ + + +/* BT_UNKNOWN_DEVICE_WA_0xD1 */ +#define SET_H2CCMD_BT_UNKNOWN_DEVICE_WA_HANG_CHK_EN(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_H2CCMD_BT_UNKNOWN_DEVICE_WA_FORCE_IB_EN(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_H2CCMD_BT_UNKNOWN_DEVICE_WA_HWID_CHK_EN(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_H2CCMD_BT_UNKNOWN_DEVICE_WA_ONE_TIME_CHK(__pH2CCmd, __Value) \ + SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) + +#ifdef DBG_FW_DEBUG_MSG_PKT +#define SET_H2CCMD_FW_DBG_MSG_PKT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value)/*sniffer_dbg_en*/ +#define SET_H2CCMD_RSVDPAGE_LOC_FW_DBG_MSG_PKT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) /*loc_debug_packet*/ +#endif /*DBG_FW_DEBUG_MSG_PKT*/ + +#ifdef DBG_RSVD_PAGE_CFG +#define RSVD_PAGE_CFG(ops, v1, v2, v3) \ + RTW_INFO("=== [RSVD][%s]-NeedPage:%d, TotalPageNum:%d TotalPacketLen:%d ===\n", \ + ops, v1, v2, v3) +#else +#define RSVD_PAGE_CFG(ops, v1, v2, v3) do {} while (0) +#endif + +/* --------------------------------------------------------------------------------------------------------- + * ------------------------------------------- Structure -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ +typedef struct _RSVDPAGE_LOC { + u8 LocProbeRsp; + u8 LocPsPoll; + u8 LocNullData; + u8 LocQosNull; + u8 LocBTQosNull; +#ifdef CONFIG_WOWLAN + u8 LocRemoteCtrlInfo; + u8 LocArpRsp; + u8 LocNbrAdv; + u8 LocGTKRsp; + u8 LocGTKInfo; + u8 LocProbeReq; + u8 LocNetList; +#ifdef CONFIG_GTK_OL + u8 LocGTKEXTMEM; +#endif /* CONFIG_GTK_OL */ + u8 LocNDPInfo; + u8 LocAOACReport; +#ifdef CONFIG_PNO_SUPPORT + u8 LocPNOInfo; + u8 LocScanInfo; + u8 LocSSIDInfo; + u8 LocProbePacket; +#endif /* CONFIG_PNO_SUPPORT */ +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + u8 LocKeepAlive; +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ +#ifdef CONFIG_WAR_OFFLOAD + u8 LocIpParm; +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) + u8 LocMdnsPara; + u8 LocMdnsv4; + u8 LocMdnsv6; +#endif /* defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) */ +#endif /* CONFIG_WAR_OFFLOAD */ + +#endif /* CONFIG_WOWLAN */ + u8 LocApOffloadBCN; +#ifdef CONFIG_P2P_WOWLAN + u8 LocP2PBeacon; + u8 LocP2PProbeRsp; + u8 LocNegoRsp; + u8 LocInviteRsp; + u8 LocPDRsp; +#endif /* CONFIG_P2P_WOWLAN */ +#ifdef DBG_FW_DEBUG_MSG_PKT + u8 loc_fw_dbg_msg_pkt; +#endif /*DBG_FW_DEBUG_MSG_PKT*/ +} RSVDPAGE_LOC, *PRSVDPAGE_LOC; + +struct rsvd_page_cache_t { + char *name; + u8 loc; + u8 page_num; + u8 *data; + u32 size; +}; + +bool rsvd_page_cache_update_all(struct rsvd_page_cache_t *cache, u8 loc + , u8 txdesc_len, u32 page_size, u8 *info, u32 info_len); +bool rsvd_page_cache_update_data(struct rsvd_page_cache_t *cache, u8 *info + , u32 info_len); +void rsvd_page_cache_free_data(struct rsvd_page_cache_t *cache); +void rsvd_page_cache_free(struct rsvd_page_cache_t *cache); + +#endif +#ifdef CONFIG_WOWLAN +void dump_TX_FIFO(PADAPTER padapter, u8 page_num, u16 page_size); +#endif +u8 rtw_hal_set_fw_media_status_cmd(_adapter *adapter, u8 mstatus, u8 macid); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + /* WOW command function */ + void rtw_hal_set_fw_wow_related_cmd(_adapter *padapter, u8 enable); + #ifdef CONFIG_P2P_WOWLAN + /* H2C 0x8A */ + u8 rtw_hal_set_FwP2PRsvdPage_cmd(_adapter *adapter, PRSVDPAGE_LOC rsvdpageloc); + /* H2C 0x8B */ + u8 rtw_hal_set_p2p_wowlan_offload_cmd(_adapter *adapter); + #endif /* CONFIG_P2P_WOWLAN */ +#endif + +#ifdef RTW_PER_CMD_SUPPORT_FW +u8 rtw_hal_set_req_per_rpt_cmd(_adapter *adapter, u8 group_macid, + u8 rpt_type, u32 macid_bitmap); +#endif diff --git a/include/hal_com_led.h b/include/hal_com_led.h new file mode 100644 index 0000000..379c4fd --- /dev/null +++ b/include/hal_com_led.h @@ -0,0 +1,437 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_COMMON_LED_H_ +#define __HAL_COMMON_LED_H_ + +#define NO_LED 0 +#define HW_LED 1 + +#ifdef CONFIG_RTW_LED +#define MSECS(t) (HZ * ((t) / 1000) + (HZ * ((t) % 1000)) / 1000) + +/* ******************************************************************************** + * LED Behavior Constant. + * ******************************************************************************** + * Default LED behavior. + * */ +#define LED_BLINK_NORMAL_INTERVAL 100 +#define LED_BLINK_SLOWLY_INTERVAL 200 +#define LED_BLINK_LONG_INTERVAL 400 +#define LED_INITIAL_INTERVAL 1800 + +/* LED Customerization */ + +/* NETTRONIX */ +#define LED_BLINK_NORMAL_INTERVAL_NETTRONIX 100 +#define LED_BLINK_SLOWLY_INTERVAL_NETTRONIX 2000 + +/* PORNET */ +#define LED_BLINK_SLOWLY_INTERVAL_PORNET 1000 +#define LED_BLINK_NORMAL_INTERVAL_PORNET 100 +#define LED_BLINK_FAST_INTERVAL_BITLAND 30 + +/* AzWave. */ +#define LED_CM2_BLINK_ON_INTERVAL 250 +#define LED_CM2_BLINK_OFF_INTERVAL 4750 +#define LED_CM8_BLINK_OFF_INTERVAL 3750 /* for QMI */ + +/* RunTop */ +#define LED_RunTop_BLINK_INTERVAL 300 + +/* ALPHA */ +#define LED_BLINK_NO_LINK_INTERVAL_ALPHA 1000 +#define LED_BLINK_NO_LINK_INTERVAL_ALPHA_500MS 500 /* add by ylb 20121012 for customer led for alpha */ +#define LED_BLINK_LINK_INTERVAL_ALPHA 500 /* 500 */ +#define LED_BLINK_SCAN_INTERVAL_ALPHA 180 /* 150 */ +#define LED_BLINK_FASTER_INTERVAL_ALPHA 50 +#define LED_BLINK_WPS_SUCESS_INTERVAL_ALPHA 5000 + +/* 111122 by hpfan: Customized for Xavi */ +#define LED_CM11_BLINK_INTERVAL 300 +#define LED_CM11_LINK_ON_INTERVEL 3000 + +/* Netgear */ +#define LED_BLINK_LINK_INTERVAL_NETGEAR 500 +#define LED_BLINK_LINK_SLOWLY_INTERVAL_NETGEAR 1000 + +#define LED_WPS_BLINK_OFF_INTERVAL_NETGEAR 100 +#define LED_WPS_BLINK_ON_INTERVAL_NETGEAR 500 + +/* Belkin AC950 */ +#define LED_BLINK_LINK_INTERVAL_ON_BELKIN 200 +#define LED_BLINK_LINK_INTERVAL_OFF_BELKIN 100 +#define LED_BLINK_ERROR_INTERVAL_BELKIN 100 + +/* by chiyokolin for Azurewave */ +#define LED_CM12_BLINK_INTERVAL_5Mbps 160 +#define LED_CM12_BLINK_INTERVAL_10Mbps 80 +#define LED_CM12_BLINK_INTERVAL_20Mbps 50 +#define LED_CM12_BLINK_INTERVAL_40Mbps 40 +#define LED_CM12_BLINK_INTERVAL_80Mbps 30 +#define LED_CM12_BLINK_INTERVAL_MAXMbps 25 + +/* Dlink */ +#define LED_BLINK_NO_LINK_INTERVAL 1000 +#define LED_BLINK_LINK_IDEL_INTERVAL 100 + +#define LED_BLINK_SCAN_ON_INTERVAL 30 +#define LED_BLINK_SCAN_OFF_INTERVAL 300 + +#define LED_WPS_BLINK_ON_INTERVAL_DLINK 30 +#define LED_WPS_BLINK_OFF_INTERVAL_DLINK 300 +#define LED_WPS_BLINK_LINKED_ON_INTERVAL_DLINK 5000 + +/* ******************************************************************************** + * LED object. + * ******************************************************************************** */ + +typedef enum _LED_CTL_MODE { + LED_CTL_POWER_ON = 1, + LED_CTL_LINK = 2, + LED_CTL_NO_LINK = 3, + LED_CTL_TX = 4, /* unspecific data TX, including single & group addressed */ + LED_CTL_RX = 5, /* unspecific data RX, including single & group addressed */ + LED_CTL_UC_TX = 6, /* single addressed data TX */ + LED_CTL_UC_RX = 7, /* single addressed data RX */ + LED_CTL_BMC_TX = 8, /* group addressed data TX */ + LED_CTL_BMC_RX = 9, /* group addressed data RX */ + LED_CTL_SITE_SURVEY = 10, + LED_CTL_POWER_OFF = 11, + LED_CTL_START_TO_LINK = 12, + LED_CTL_START_WPS = 13, + LED_CTL_STOP_WPS = 14, + LED_CTL_START_WPS_BOTTON = 15, /* added for runtop */ + LED_CTL_STOP_WPS_FAIL = 16, /* added for ALPHA */ + LED_CTL_STOP_WPS_FAIL_OVERLAP = 17, /* added for BELKIN */ + LED_CTL_CONNECTION_NO_TRANSFER = 18, +} LED_CTL_MODE; + +typedef enum _LED_STATE { + LED_UNKNOWN = 0, + RTW_LED_ON = 1, + RTW_LED_OFF = 2, + LED_BLINK_NORMAL = 3, + LED_BLINK_SLOWLY = 4, + LED_BLINK_POWER_ON = 5, + LED_BLINK_SCAN = 6, /* LED is blinking during scanning period, the # of times to blink is depend on time for scanning. */ + LED_BLINK_NO_LINK = 7, /* LED is blinking during no link state. */ + LED_BLINK_StartToBlink = 8, /* Customzied for Sercomm Printer Server case */ + LED_BLINK_TXRX = 9, + LED_BLINK_WPS = 10, /* LED is blinkg during WPS communication */ + LED_BLINK_WPS_STOP = 11, /* for ALPHA */ + LED_BLINK_WPS_STOP_OVERLAP = 12, /* for BELKIN */ + LED_BLINK_RUNTOP = 13, /* Customized for RunTop */ + LED_BLINK_CAMEO = 14, + LED_BLINK_XAVI = 15, + LED_BLINK_ALWAYS_ON = 16, + LED_BLINK_LINK_IN_PROCESS = 17, /* Customized for Belkin AC950 */ + LED_BLINK_AUTH_ERROR = 18, /* Customized for Belkin AC950 */ + LED_BLINK_Azurewave_5Mbps = 19, + LED_BLINK_Azurewave_10Mbps = 20, + LED_BLINK_Azurewave_20Mbps = 21, + LED_BLINK_Azurewave_40Mbps = 22, + LED_BLINK_Azurewave_80Mbps = 23, + LED_BLINK_Azurewave_MAXMbps = 24, + LED_BLINK_LINK_IDEL = 25, + LED_BLINK_WPS_LINKED = 26, +} LED_STATE; + +typedef enum _LED_PIN { + LED_PIN_GPIO0, + LED_PIN_LED0, + LED_PIN_LED1, + LED_PIN_LED2 +} LED_PIN; + + +/* ******************************************************************************** + * PCIE LED Definition. + * ******************************************************************************** */ +#ifdef CONFIG_PCI_HCI +typedef enum _LED_STRATEGY_PCIE { + /* start from 2 */ + SW_LED_MODE_UC_TRX_ONLY = 2, + SW_LED_MODE0, /* SW control 1 LED via GPIO0. It is default option. */ + SW_LED_MODE1, /* SW control for PCI Express */ + SW_LED_MODE2, /* SW control for Cameo. */ + SW_LED_MODE3, /* SW contorl for RunTop. */ + SW_LED_MODE4, /* SW control for Netcore */ + SW_LED_MODE5, /* added by vivi, for led new mode, DLINK */ + SW_LED_MODE6, /* added by vivi, for led new mode, PRONET */ + SW_LED_MODE7, /* added by chiyokolin, for Lenovo, PCI Express Minicard Spec Rev.1.2 spec */ + SW_LED_MODE8, /* added by chiyokolin, for QMI */ + SW_LED_MODE9, /* added by chiyokolin, for BITLAND-LENOVO, PCI Express Minicard Spec Rev.1.1 */ + SW_LED_MODE10, /* added by chiyokolin, for Edimax-ASUS */ + SW_LED_MODE11, /* added by hpfan, for Xavi */ + SW_LED_MODE12, /* added by chiyokolin, for Azurewave */ +} LED_STRATEGY_PCIE, *PLED_STRATEGY_PCIE; + +typedef struct _LED_PCIE { + PADAPTER padapter; + + LED_PIN LedPin; /* Identify how to implement this SW led. */ + + LED_STATE CurrLedState; /* Current LED state. */ + BOOLEAN bLedOn; /* TRUE if LED is ON, FALSE if LED is OFF. */ + + BOOLEAN bLedBlinkInProgress; /* TRUE if it is blinking, FALSE o.w.. */ + BOOLEAN bLedWPSBlinkInProgress; /* TRUE if it is blinking, FALSE o.w.. */ + + BOOLEAN bLedSlowBlinkInProgress;/* added by vivi, for led new mode */ + u32 BlinkTimes; /* Number of times to toggle led state for blinking. */ + LED_STATE BlinkingLedState; /* Next state for blinking, either LED_ON or LED_OFF are. */ + + _timer BlinkTimer; /* Timer object for led blinking. */ +} LED_PCIE, *PLED_PCIE; + +typedef struct _LED_PCIE LED_DATA, *PLED_DATA; +typedef enum _LED_STRATEGY_PCIE LED_STRATEGY, *PLED_STRATEGY; + +void +LedControlPCIE( + PADAPTER Adapter, + LED_CTL_MODE LedAction +); + +void +gen_RefreshLedState( + PADAPTER Adapter); + +/* ******************************************************************************** + * USB LED Definition. + * ******************************************************************************** */ +#elif defined(CONFIG_USB_HCI) + +#define IS_LED_WPS_BLINKING(_LED_USB) (((PLED_USB)_LED_USB)->CurrLedState == LED_BLINK_WPS \ + || ((PLED_USB)_LED_USB)->CurrLedState == LED_BLINK_WPS_STOP \ + || ((PLED_USB)_LED_USB)->bLedWPSBlinkInProgress) + +#define IS_LED_BLINKING(_LED_USB) (((PLED_USB)_LED_USB)->bLedWPSBlinkInProgress \ + || ((PLED_USB)_LED_USB)->bLedScanBlinkInProgress) + + +typedef enum _LED_STRATEGY_USB { + /* start from 2 */ + SW_LED_MODE_UC_TRX_ONLY = 2, + SW_LED_MODE0, /* SW control 1 LED via GPIO0. It is default option. */ + SW_LED_MODE1, /* 2 LEDs, through LED0 and LED1. For ALPHA. */ + SW_LED_MODE2, /* SW control 1 LED via GPIO0, customized for AzWave 8187 minicard. */ + SW_LED_MODE3, /* SW control 1 LED via GPIO0, customized for Sercomm Printer Server case. */ + SW_LED_MODE4, /* for Edimax / Belkin */ + SW_LED_MODE5, /* for Sercomm / Belkin */ + SW_LED_MODE6, /* for 88CU minicard, porting from ce SW_LED_MODE7 */ + SW_LED_MODE7, /* for Netgear special requirement */ + SW_LED_MODE8, /* for LC */ + SW_LED_MODE9, /* for Belkin AC950 */ + SW_LED_MODE10, /* for Netgear A6200V2 */ + SW_LED_MODE11, /* for Edimax / ASUS */ + SW_LED_MODE12, /* for WNC/NEC */ + SW_LED_MODE13, /* for Netgear A6100, 8811Au */ + SW_LED_MODE14, /* for Buffalo, DNI, 8811Au */ + SW_LED_MODE15, /* for DLINK, 8811Au/8812AU */ +} LED_STRATEGY_USB, *PLED_STRATEGY_USB; + + +typedef struct _LED_USB { + PADAPTER padapter; + + LED_PIN LedPin; /* Identify how to implement this SW led. */ + + LED_STATE CurrLedState; /* Current LED state. */ + BOOLEAN bLedOn; /* TRUE if LED is ON, FALSE if LED is OFF. */ + + BOOLEAN bSWLedCtrl; + + BOOLEAN bLedBlinkInProgress; /* TRUE if it is blinking, FALSE o.w.. */ + /* ALPHA, added by chiyoko, 20090106 */ + BOOLEAN bLedNoLinkBlinkInProgress; + BOOLEAN bLedLinkBlinkInProgress; + BOOLEAN bLedStartToLinkBlinkInProgress; + BOOLEAN bLedScanBlinkInProgress; + BOOLEAN bLedWPSBlinkInProgress; + + u32 BlinkTimes; /* Number of times to toggle led state for blinking. */ + u8 BlinkCounter; /* Added for turn off overlap led after blinking a while, by page, 20120821 */ + LED_STATE BlinkingLedState; /* Next state for blinking, either LED_ON or LED_OFF are. */ + + _timer BlinkTimer; /* Timer object for led blinking. */ + + _workitem BlinkWorkItem; /* Workitem used by BlinkTimer to manipulate H/W to blink LED.' */ +} LED_USB, *PLED_USB; + +typedef struct _LED_USB LED_DATA, *PLED_DATA; +typedef enum _LED_STRATEGY_USB LED_STRATEGY, *PLED_STRATEGY; +#ifdef CONFIG_RTW_SW_LED +void +LedControlUSB( + PADAPTER Adapter, + LED_CTL_MODE LedAction +); +#endif + + +/* ******************************************************************************** + * SDIO LED Definition. + * ******************************************************************************** */ +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + +#define IS_LED_WPS_BLINKING(_LED_SDIO) (((PLED_SDIO)_LED_SDIO)->CurrLedState == LED_BLINK_WPS \ + || ((PLED_SDIO)_LED_SDIO)->CurrLedState == LED_BLINK_WPS_STOP \ + || ((PLED_SDIO)_LED_SDIO)->bLedWPSBlinkInProgress) + +#define IS_LED_BLINKING(_LED_SDIO) (((PLED_SDIO)_LED_SDIO)->bLedWPSBlinkInProgress \ + || ((PLED_SDIO)_LED_SDIO)->bLedScanBlinkInProgress) + + +typedef enum _LED_STRATEGY_SDIO { + /* start from 2 */ + SW_LED_MODE_UC_TRX_ONLY = 2, + SW_LED_MODE0, /* SW control 1 LED via GPIO0. It is default option. */ + SW_LED_MODE1, /* 2 LEDs, through LED0 and LED1. For ALPHA. */ + SW_LED_MODE2, /* SW control 1 LED via GPIO0, customized for AzWave 8187 minicard. */ + SW_LED_MODE3, /* SW control 1 LED via GPIO0, customized for Sercomm Printer Server case. */ + SW_LED_MODE4, /* for Edimax / Belkin */ + SW_LED_MODE5, /* for Sercomm / Belkin */ + SW_LED_MODE6, /* for 88CU minicard, porting from ce SW_LED_MODE7 */ +} LED_STRATEGY_SDIO, *PLED_STRATEGY_SDIO; + +typedef struct _LED_SDIO { + PADAPTER padapter; + + LED_PIN LedPin; /* Identify how to implement this SW led. */ + + LED_STATE CurrLedState; /* Current LED state. */ + BOOLEAN bLedOn; /* TRUE if LED is ON, FALSE if LED is OFF. */ + + BOOLEAN bSWLedCtrl; + + BOOLEAN bLedBlinkInProgress; /* TRUE if it is blinking, FALSE o.w.. */ + /* ALPHA, added by chiyoko, 20090106 */ + BOOLEAN bLedNoLinkBlinkInProgress; + BOOLEAN bLedLinkBlinkInProgress; + BOOLEAN bLedStartToLinkBlinkInProgress; + BOOLEAN bLedScanBlinkInProgress; + BOOLEAN bLedWPSBlinkInProgress; + + u32 BlinkTimes; /* Number of times to toggle led state for blinking. */ + LED_STATE BlinkingLedState; /* Next state for blinking, either LED_ON or LED_OFF are. */ + + _timer BlinkTimer; /* Timer object for led blinking. */ + + _workitem BlinkWorkItem; /* Workitem used by BlinkTimer to manipulate H/W to blink LED. */ +} LED_SDIO, *PLED_SDIO; + +typedef struct _LED_SDIO LED_DATA, *PLED_DATA; +typedef enum _LED_STRATEGY_SDIO LED_STRATEGY, *PLED_STRATEGY; + +void +LedControlSDIO( + PADAPTER Adapter, + LED_CTL_MODE LedAction +); + +#endif + +struct led_priv { + LED_STRATEGY LedStrategy; +#ifdef CONFIG_RTW_SW_LED + LED_DATA SwLed0; + LED_DATA SwLed1; + LED_DATA SwLed2; + u8 bRegUseLed; + u8 iface_en_mask; + u32 ctl_en_mask[CONFIG_IFACE_NUMBER]; + void (*LedControlHandler)(_adapter *padapter, LED_CTL_MODE LedAction); + void (*SwLedOn)(_adapter *padapter, PLED_DATA pLed); + void (*SwLedOff)(_adapter *padapter, PLED_DATA pLed); +#endif +}; + +#define SwLedOn(adapter, pLed) \ + do { \ + if (adapter_to_led(adapter)->SwLedOn) \ + adapter_to_led(adapter)->SwLedOn((adapter), (pLed)); \ + } while (0) + +#define SwLedOff(adapter, pLed) \ + do { \ + if (adapter_to_led(adapter)->SwLedOff) \ + adapter_to_led(adapter)->SwLedOff((adapter), (pLed)); \ + } while (0) + +void BlinkTimerCallback(void *data); +void BlinkWorkItemCallback(_workitem *work); + +void ResetLedStatus(PLED_DATA pLed); + +void +InitLed( + _adapter *padapter, + PLED_DATA pLed, + LED_PIN LedPin +); + +void +DeInitLed( + PLED_DATA pLed +); + +/* hal... */ +extern void BlinkHandler(PLED_DATA pLed); +void dump_led_config(void *sel, _adapter *adapter); +void rtw_led_set_strategy(_adapter *adapter, u8 strategy); +#endif /* CONFIG_RTW_LED */ + +#if defined(CONFIG_RTW_LED) +#define rtw_led_get_strategy(adapter) (adapter_to_led(adapter)->LedStrategy) +#else +#define rtw_led_get_strategy(adapter) NO_LED +#endif + +#define IS_NO_LED_STRATEGY(s) ((s) == NO_LED) +#define IS_HW_LED_STRATEGY(s) ((s) == HW_LED) +#define IS_SW_LED_STRATEGY(s) ((s) != NO_LED && (s) != HW_LED) + +#if defined(CONFIG_RTW_LED) && defined(CONFIG_RTW_SW_LED) + +#ifndef CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY +#define CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY 0 +#endif + +#if CONFIG_RTW_SW_LED_TRX_DA_CLASSIFY +void rtw_sw_led_blink_uc_trx_only(LED_DATA *led); +void rtw_sw_led_ctl_mode_uc_trx_only(_adapter *adapter, LED_CTL_MODE ctl); +#endif +void rtw_led_control(_adapter *adapter, LED_CTL_MODE ctl); +void rtw_led_tx_control(_adapter *adapter, const u8 *da); +void rtw_led_rx_control(_adapter *adapter, const u8 *da); +void rtw_led_set_iface_en(_adapter *adapter, u8 en); +void rtw_led_set_iface_en_mask(_adapter *adapter, u8 mask); +void rtw_led_set_ctl_en_mask(_adapter *adapter, u32 ctl_mask); +void rtw_led_set_ctl_en_mask_primary(_adapter *adapter); +void rtw_led_set_ctl_en_mask_virtual(_adapter *adapter); +#else +#define rtw_led_control(adapter, ctl) do {} while (0) +#define rtw_led_tx_control(adapter, da) do {} while (0) +#define rtw_led_rx_control(adapter, da) do {} while (0) +#define rtw_led_set_iface_en(adapter, en) do {} while (0) +#define rtw_led_set_iface_en_mask(adapter, mask) do {} while (0) +#define rtw_led_set_ctl_en_mask(adapter, ctl_mask) do {} while (0) +#define rtw_led_set_ctl_en_mask_primary(adapter) do {} while (0) +#define rtw_led_set_ctl_en_mask_virtual(adapter) do {} while (0) +#endif /* defined(CONFIG_RTW_LED) && defined(CONFIG_RTW_SW_LED) */ + +#endif /*__HAL_COMMON_LED_H_*/ + diff --git a/include/hal_com_phycfg.h b/include/hal_com_phycfg.h new file mode 100755 index 0000000..b6e74a7 --- /dev/null +++ b/include/hal_com_phycfg.h @@ -0,0 +1,341 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_COM_PHYCFG_H__ +#define __HAL_COM_PHYCFG_H__ + +#ifndef DBG_TX_POWER_IDX +#define DBG_TX_POWER_IDX 0 +#endif + +#define PathA 0x0 /* Useless */ +#define PathB 0x1 +#define PathC 0x2 +#define PathD 0x3 + +typedef enum _RF_TX_NUM { + RF_1TX = 0, + RF_2TX, + RF_3TX, + RF_4TX, + RF_MAX_TX_NUM, + RF_TX_NUM_NONIMPLEMENT, +} RF_TX_NUM; + +enum txpwr_pg_mode { + TXPWR_PG_WITH_PWR_IDX, + TXPWR_PG_WITH_TSSI_OFFSET, + TXPWR_PG_UNKNOWN, /* keep last */ +}; + +/*------------------------------Define structure----------------------------*/ +typedef struct _BB_REGISTER_DEFINITION { + u32 rfintfs; /* set software control: */ + /* 0x870~0x877[8 bytes] */ + + u32 rfintfo; /* output data: */ + /* 0x860~0x86f [16 bytes] */ + + u32 rfintfe; /* output enable: */ + /* 0x860~0x86f [16 bytes] */ + + u32 rf3wireOffset; /* LSSI data: */ + /* 0x840~0x84f [16 bytes] */ + + u32 rfHSSIPara2; /* wire parameter control2 : */ + /* 0x824~0x827,0x82c~0x82f, 0x834~0x837, 0x83c~0x83f [16 bytes] */ + + u32 rfLSSIReadBack; /* LSSI RF readback data SI mode */ + /* 0x8a0~0x8af [16 bytes] */ + + u32 rfLSSIReadBackPi; /* LSSI RF readback data PI mode 0x8b8-8bc for Path A and B */ + +} BB_REGISTER_DEFINITION_T, *PBB_REGISTER_DEFINITION_T; + + +/* ---------------------------------------------------------------------- */ + +extern const char *const _txpwr_pg_mode_str[]; +#define txpwr_pg_mode_str(_mode) (((_mode) >= TXPWR_PG_UNKNOWN) ? _txpwr_pg_mode_str[TXPWR_PG_UNKNOWN] : _txpwr_pg_mode_str[(_mode)]) + +u8 phy_get_target_txpwr( + PADAPTER Adapter, + u8 Band, + u8 RfPath, + RATE_SECTION RateSection +); + +void +PHY_GetRateValuesOfTxPowerByRate( + PADAPTER pAdapter, + u32 RegAddr, + u32 BitMask, + u32 Value, + u8 *Rate, + s8 *PwrByRateVal, + u8 *RateNum +); + +u8 phy_get_rate_idx_of_txpwr_by_rate(enum MGN_RATE rate); + +void +phy_set_tx_power_index_by_rate_section( + PADAPTER pAdapter, + enum rf_path RFPath, + u8 Channel, + u8 RateSection +); + +s8 phy_get_txpwr_by_rate(_adapter *adapter + , BAND_TYPE band, enum rf_path rfpath, RATE_SECTION rs, enum MGN_RATE rate); + +s16 phy_get_txpwr_by_rate_single_mbm(_adapter *adapter + , BAND_TYPE band, enum rf_path rfpath, RATE_SECTION rs, enum MGN_RATE rate, bool eirp); +s16 phy_get_txpwr_by_rate_total_mbm(_adapter *adapter + , BAND_TYPE band, RATE_SECTION rs, enum MGN_RATE rate, bool cap, bool eirp); + +s16 phy_get_txpwr_by_rate_single_max_mbm(_adapter *adapter, BAND_TYPE band, enum rf_path rfpath, bool eirp); +s16 phy_get_txpwr_by_rate_total_max_mbm(_adapter *adapter, BAND_TYPE band, bool cap, bool eirp); + +void +phy_set_tx_power_level_by_path( + PADAPTER Adapter, + u8 channel, + u8 path +); + +void +PHY_InitTxPowerByRate( + PADAPTER pAdapter +); + +void +phy_store_tx_power_by_rate( + PADAPTER pAdapter, + u32 Band, + u32 RfPath, + u32 TxNum, + u32 RegAddr, + u32 BitMask, + u32 Data +); + +void +PHY_TxPowerByRateConfiguration( + PADAPTER pAdapter +); + +bool phy_chk_ch_setting_consistency(_adapter *adapter, u8 ch); + +#ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX +u8 phy_get_pg_txpwr_idx(_adapter *pAdapter + , enum rf_path RFPath, RATE_SECTION rs, u8 ntx_idx + , enum channel_width BandWidth, u8 band, u8 Channel); +#endif + +#if CONFIG_TXPWR_LIMIT +s8 phy_get_txpwr_lmt(_adapter *adapter + , const char *regd_name + , BAND_TYPE band, enum channel_width bw + , u8 tlrs, u8 ntx_idx, u8 cch, u8 lock +); + +s8 phy_get_txpwr_lmt_diff(_adapter *adapter + , const char *regd_name + , BAND_TYPE band, enum channel_width bw + , u8 rfpath, u8 rs, u8 tlrs, u8 ntx_idx, u8 cch, u8 lock +); + +s8 phy_get_txpwr_lmt_sub_chs(_adapter *adapter + , const char *regd_name + , BAND_TYPE band, enum channel_width bw + , u8 rfpath, u8 rate, u8 ntx_idx, u8 cch, u8 opch, bool reg_max +); +#else +#define phy_get_txpwr_lmt(adapter, regd_name, band, bw, tlrs, ntx_idx, cch, lock) (GET_HAL_SPEC(adapter)->txgi_max) +#define phy_get_txpwr_lmt_diff(adapter, regd_name, band, bw, rfpath, rs, tlrs, ntx_idx, cch, lock) (GET_HAL_SPEC(adapter)->txgi_max) +#define phy_get_txpwr_lmt_sub_chs(adapter, regd_name, band, bw, rfpath, rate, ntx_idx, cch, opch, reg_max) (GET_HAL_SPEC(adapter)->txgi_max) +#endif /* CONFIG_TXPWR_LIMIT */ + +void dump_txpwr_tpc_settings(void *sel, _adapter *adapter); +void dump_txpwr_antenna_gain(void *sel, _adapter *adapter); + +s8 phy_get_txpwr_target(_adapter *adapter, u8 rfpath, RATE_SECTION rs, u8 rate, u8 ntx_idx + , enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch, bool reg_max, struct txpwr_idx_comp *tic); +s8 phy_get_txpwr_amends(_adapter *adapter, u8 rfpath, RATE_SECTION rs, u8 rate, u8 ntx_idx + , enum channel_width bw, BAND_TYPE band, u8 cch, struct txpwr_idx_comp *tic); +#ifdef CONFIG_TXPWR_PG_WITH_TSSI_OFFSET +s8 phy_get_tssi_txpwr_by_rate_ref(_adapter *adapter, enum rf_path path + , enum channel_width bw, u8 cch, u8 opch); +#endif +u8 hal_com_get_txpwr_idx(_adapter *adapter, enum rf_path rfpath + , RATE_SECTION rs, enum MGN_RATE rate, enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch + , struct txpwr_idx_comp *tic); + +s16 phy_get_txpwr_single_mbm(_adapter *adapter, u8 rfpath, RATE_SECTION rs, u8 rate + , enum channel_width bw, u8 cch, u8 opch, bool reg_max, bool eirp, struct txpwr_idx_comp *tic); +s16 phy_get_txpwr_total_mbm(_adapter *adapter, RATE_SECTION rs, u8 rate + , enum channel_width bw, u8 cch, u8 opch, bool reg_max, bool eirp, struct txpwr_idx_comp *tic); + +s16 phy_get_txpwr_single_max_mbm(_adapter *adapter, u8 rfpath + , enum channel_width bw, u8 cch, u8 opch, u16 bmp_cck_ofdm, u32 bmp_ht, u64 bmp_vht, bool reg_max, bool eirp); +s16 phy_get_txpwr_total_max_mbm(_adapter *adapter + , enum channel_width bw, u8 cch, u8 opch, u16 bmp_cck_ofdm, u32 bmp_ht, u64 bmp_vht, bool reg_max, bool eirp); + +s8 +phy_get_tx_power_final_absolute_value(_adapter *adapter, u8 rfpath, u8 rate, + enum channel_width bw, u8 channel); + +s8 +PHY_GetTxPowerTrackingOffset( + PADAPTER pAdapter, + enum rf_path RFPath, + u8 Rate +); + +struct txpwr_idx_comp { + u8 ntx_idx; + s8 target; + s8 base; + + /* for target */ + s8 by_rate; + s8 btc; + s8 extra; + s8 utarget; + s8 rlimit; /* regulatory limit w/o HAL consideration */ + s8 limit; /* limit from RTK private (regulatory limit w/ HAL consideration) */ + s8 ulimit; /* user limit */ + s8 tpc; + + /* for amends */ + s8 tpt; + s8 dpd; +}; + +u8 phy_get_tx_power_index_ex(_adapter *adapter + , enum rf_path rfpath, RATE_SECTION rs, enum MGN_RATE rate + , enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch); + +u8 +phy_get_tx_power_index( + PADAPTER pAdapter, + enum rf_path RFPath, + u8 Rate, + enum channel_width BandWidth, + u8 Channel +); + +void +PHY_SetTxPowerIndex( + PADAPTER pAdapter, + u32 PowerIndex, + enum rf_path RFPath, + u8 Rate +); + +bool phy_is_txpwr_user_mbm_valid(_adapter *adapter, s16 mbm); +bool phy_is_txpwr_user_target_specified(_adapter *adapter); + +void dump_tx_power_index_inline(void *sel, _adapter *adapter, u8 rfpath + , enum channel_width bw, u8 cch, enum MGN_RATE rate, u8 pwr_idx, struct txpwr_idx_comp *tic); +#ifdef CONFIG_PROC_DEBUG +void dump_tx_power_idx_title(void *sel, _adapter *adapter + , enum channel_width bw, u8 cch, u8 opch); +void dump_tx_power_idx_by_path_rs(void *sel, _adapter *adapter, u8 rfpath + , RATE_SECTION rs, enum channel_width bw, u8 cch, u8 opch); +void dump_tx_power_idx(void *sel, _adapter *adapter + , enum channel_width bw, u8 cch, u8 opch); +void dump_txpwr_total_dbm_title(void *sel, _adapter *adapter + , enum channel_width bw, u8 cch, u8 opch); +void dump_txpwr_total_dbm_by_rs(void *sel, _adapter *adapter, u8 rs + , enum channel_width bw, u8 cch, u8 opch); +void dump_txpwr_total_dbm(void *sel, _adapter *adapter + , enum channel_width bw, u8 cch, u8 opch); +#endif + +bool phy_is_tx_power_limit_needed(_adapter *adapter); +bool phy_is_tx_power_by_rate_needed(_adapter *adapter); +int phy_load_tx_power_by_rate(_adapter *adapter, u8 chk_file); +#if CONFIG_TXPWR_LIMIT +int phy_load_tx_power_limit(_adapter *adapter, u8 chk_file); +#endif +void phy_load_tx_power_ext_info(_adapter *adapter, u8 chk_file); +void phy_reload_tx_power_ext_info(_adapter *adapter); +void phy_reload_default_tx_power_ext_info(_adapter *adapter); + +const struct map_t *hal_pg_txpwr_def_info(_adapter *adapter); + +#ifdef CONFIG_EFUSE_CONFIG_FILE +int check_phy_efuse_tx_power_info_valid(_adapter *adapter); +#endif + +#ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX +void dump_hal_txpwr_info_2g(void *sel, _adapter *adapter, u8 rfpath_num, u8 max_tx_cnt); +void dump_hal_txpwr_info_5g(void *sel, _adapter *adapter, u8 rfpath_num, u8 max_tx_cnt); + +void hal_load_txpwr_info(_adapter *adapter); +#endif + +#ifdef CONFIG_PROC_DEBUG +void dump_tx_power_ext_info(void *sel, _adapter *adapter); +void dump_target_tx_power(void *sel, _adapter *adapter); +void dump_tx_power_by_rate(void *sel, _adapter *adapter); +#endif + +int rtw_get_phy_file_path(_adapter *adapter, const char *file_name); + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE +#define MAC_FILE_FW_NIC "FW_NIC.bin" +#define MAC_FILE_FW_WW_IMG "FW_WoWLAN.bin" +#define PHY_FILE_MAC_REG "MAC_REG.txt" + +#define PHY_FILE_AGC_TAB "AGC_TAB.txt" +#define PHY_FILE_PHY_REG "PHY_REG.txt" +#define PHY_FILE_PHY_REG_MP "PHY_REG_MP.txt" +#define PHY_FILE_PHY_REG_PG "PHY_REG_PG.txt" + +#define PHY_FILE_RADIO_A "RadioA.txt" +#define PHY_FILE_RADIO_B "RadioB.txt" +#define PHY_FILE_RADIO_C "RadioC.txt" +#define PHY_FILE_RADIO_D "RadioD.txt" +#define PHY_FILE_TXPWR_TRACK "TxPowerTrack.txt" +#define PHY_FILE_TXPWR_LMT "TXPWR_LMT.txt" + +#define PHY_FILE_WIFI_ANT_ISOLATION "wifi_ant_isolation.txt" + +#define MAX_PARA_FILE_BUF_LEN 32768 /* 32k */ + +#define LOAD_MAC_PARA_FILE BIT0 +#define LOAD_BB_PARA_FILE BIT1 +#define LOAD_BB_PG_PARA_FILE BIT2 +#define LOAD_BB_MP_PARA_FILE BIT3 +#define LOAD_RF_PARA_FILE BIT4 +#define LOAD_RF_TXPWR_TRACK_PARA_FILE BIT5 +#define LOAD_RF_TXPWR_LMT_PARA_FILE BIT6 + +int phy_ConfigMACWithParaFile(PADAPTER Adapter, char *pFileName); +int phy_ConfigBBWithParaFile(PADAPTER Adapter, char *pFileName, u32 ConfigType); +int phy_ConfigBBWithPgParaFile(PADAPTER Adapter, const char *pFileName); +int phy_ConfigBBWithMpParaFile(PADAPTER Adapter, char *pFileName); +int PHY_ConfigRFWithParaFile(PADAPTER Adapter, char *pFileName, enum rf_path eRFPath); +int PHY_ConfigRFWithTxPwrTrackParaFile(PADAPTER Adapter, char *pFileName); +#if CONFIG_TXPWR_LIMIT +int PHY_ConfigRFWithPowerLimitTableParaFile(PADAPTER Adapter, const char *pFileName); +#endif +void phy_free_filebuf_mask(_adapter *padapter, u8 mask); +void phy_free_filebuf(_adapter *padapter); +#endif /* CONFIG_LOAD_PHY_PARA_FROM_FILE */ +u8 phy_check_under_survey_ch(_adapter *adapter); +#endif /* __HAL_COMMON_H__ */ diff --git a/include/hal_com_reg.h b/include/hal_com_reg.h new file mode 100644 index 0000000..353a0f5 --- /dev/null +++ b/include/hal_com_reg.h @@ -0,0 +1,1890 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_COMMON_REG_H__ +#define __HAL_COMMON_REG_H__ + + +#define MAC_ADDR_LEN 6 + +#define HAL_NAV_UPPER_UNIT 128 /* micro-second */ + +/* 8188E PKT_BUFF_ACCESS_CTRL value */ +#define TXPKT_BUF_SELECT 0x69 +#define RXPKT_BUF_SELECT 0xA5 +#define TXREPORT_BUF_SELECT 0x7F +#define DISABLE_TRXPKT_BUF_ACCESS 0x0 + +#ifndef RTW_HALMAC +/* ************************************************************ +* +* ************************************************************ */ + +/* ----------------------------------------------------- +* +* 0x0000h ~ 0x00FFh System Configuration +* +* ----------------------------------------------------- */ +#define REG_SYS_ISO_CTRL 0x0000 +#define REG_SYS_FUNC_EN 0x0002 +#define REG_APS_FSMCO 0x0004 +#define REG_SYS_CLKR 0x0008 +#define REG_SYS_CLK_CTRL REG_SYS_CLKR +#define REG_9346CR 0x000A +#define REG_SYS_EEPROM_CTRL 0x000A +#define REG_EE_VPD 0x000C +#define REG_AFE_MISC 0x0010 +#define REG_SPS0_CTRL 0x0011 +#define REG_SPS0_CTRL_6 0x0016 +#define REG_POWER_OFF_IN_PROCESS 0x0017 +#define REG_SPS_OCP_CFG 0x0018 +#define REG_RSV_CTRL 0x001C +#define REG_RF_CTRL 0x001F +#define REG_LDOA15_CTRL 0x0020 +#define REG_LDOV12D_CTRL 0x0021 +#define REG_LDOHCI12_CTRL 0x0022 +#define REG_LPLDO_CTRL 0x0023 +#define REG_AFE_XTAL_CTRL 0x0024 +#define REG_AFE_LDO_CTRL 0x0027 /* 1.5v for 8188EE test chip, 1.4v for MP chip */ +#define REG_AFE_PLL_CTRL 0x0028 +#define REG_MAC_PHY_CTRL 0x002c /* for 92d, DMDP, SMSP, DMSP contrl */ +#define REG_APE_PLL_CTRL_EXT 0x002c +#define REG_EFUSE_CTRL 0x0030 +#define REG_EFUSE_TEST 0x0034 +#define REG_PWR_DATA 0x0038 +#define REG_CAL_TIMER 0x003C +#define REG_ACLK_MON 0x003E +#define REG_GPIO_MUXCFG 0x0040 +#define REG_GPIO_IO_SEL 0x0042 +#define REG_MAC_PINMUX_CFG 0x0043 +#define REG_GPIO_PIN_CTRL 0x0044 +#define REG_GPIO_INTM 0x0048 +#define REG_LEDCFG0 0x004C +#define REG_LEDCFG1 0x004D +#define REG_LEDCFG2 0x004E +#define REG_LEDCFG3 0x004F +#define REG_FSIMR 0x0050 +#define REG_FSISR 0x0054 +#define REG_HSIMR 0x0058 +#define REG_HSISR 0x005c +#define REG_GPIO_PIN_CTRL_2 0x0060 /* RTL8723 WIFI/BT/GPS Multi-Function GPIO Pin Control. */ +#define REG_GPIO_IO_SEL_2 0x0062 /* RTL8723 WIFI/BT/GPS Multi-Function GPIO Select. */ +#define REG_PAD_CTRL_1 0x0064 +#define REG_MULTI_FUNC_CTRL 0x0068 /* RTL8723 WIFI/BT/GPS Multi-Function control source. */ +#define REG_GSSR 0x006c +#define REG_AFE_XTAL_CTRL_EXT 0x0078 /* RTL8188E */ +#define REG_XCK_OUT_CTRL 0x007c /* RTL8188E */ +#define REG_MCUFWDL 0x0080 +#define REG_WOL_EVENT 0x0081 /* RTL8188E */ +#define REG_MCUTSTCFG 0x0084 +#define REG_FDHM0 0x0088 +#define REG_HOST_SUSP_CNT 0x00BC /* RTL8192C Host suspend counter on FPGA platform */ +#define REG_SYSTEM_ON_CTRL 0x00CC /* For 8723AE Reset after S3 */ +#define REG_EFUSE_ACCESS 0x00CF /* Efuse access protection for RTL8723 */ +#define REG_BIST_SCAN 0x00D0 +#define REG_BIST_RPT 0x00D4 +#define REG_BIST_ROM_RPT 0x00D8 +#define REG_USB_SIE_INTF 0x00E0 +#define REG_PCIE_MIO_INTF 0x00E4 +#define REG_PCIE_MIO_INTD 0x00E8 +#define REG_HPON_FSM 0x00EC +#define REG_SYS_CFG 0x00F0 +#define REG_GPIO_OUTSTS 0x00F4 /* For RTL8723 only. */ +#define REG_TYPE_ID 0x00FC + +/* +* 2010/12/29 MH Add for 92D +* */ +#define REG_MAC_PHY_CTRL_NORMAL 0x00f8 + + +/* ----------------------------------------------------- +* +* 0x0100h ~ 0x01FFh MACTOP General Configuration +* +* ----------------------------------------------------- */ +#define REG_CR 0x0100 +#define REG_PBP 0x0104 +#define REG_PKT_BUFF_ACCESS_CTRL 0x0106 +#define REG_TRXDMA_CTRL 0x010C +#define REG_TRXFF_BNDY 0x0114 +#define REG_TRXFF_STATUS 0x0118 +#define REG_RXFF_PTR 0x011C +#define REG_HIMR 0x0120 +#define REG_FE1IMR 0x0120 +#define REG_HISR 0x0124 +#define REG_HIMRE 0x0128 +#define REG_HISRE 0x012C +#define REG_CPWM 0x012F +#define REG_FWIMR 0x0130 +#define REG_FWISR 0x0134 +#define REG_FTIMR 0x0138 +#define REG_FTISR 0x013C /* RTL8192C */ +#define REG_PKTBUF_DBG_CTRL 0x0140 +#define REG_RXPKTBUF_CTRL (REG_PKTBUF_DBG_CTRL+2) +#define REG_PKTBUF_DBG_DATA_L 0x0144 +#define REG_PKTBUF_DBG_DATA_H 0x0148 + +#define REG_TC0_CTRL 0x0150 +#define REG_TC1_CTRL 0x0154 +#define REG_TC2_CTRL 0x0158 +#define REG_TC3_CTRL 0x015C +#define REG_TC4_CTRL 0x0160 +#define REG_TCUNIT_BASE 0x0164 +#define REG_MBIST_START 0x0174 +#define REG_MBIST_DONE 0x0178 +#define REG_MBIST_FAIL 0x017C +#define REG_32K_CTRL 0x0194 /* RTL8188E */ +#define REG_C2HEVT_MSG_NORMAL 0x01A0 +#define REG_C2HEVT_CLEAR 0x01AF +#define REG_MCUTST_1 0x01c0 +#define REG_MCUTST_WOWLAN 0x01C7 /* Defined after 8188E series. */ +#define REG_FMETHR 0x01C8 +#define REG_HMETFR 0x01CC +#define REG_HMEBOX_0 0x01D0 +#define REG_HMEBOX_1 0x01D4 +#define REG_HMEBOX_2 0x01D8 +#define REG_HMEBOX_3 0x01DC +#define REG_LLT_INIT 0x01E0 +#define REG_HMEBOX_EXT_0 0x01F0 +#define REG_HMEBOX_EXT_1 0x01F4 +#define REG_HMEBOX_EXT_2 0x01F8 +#define REG_HMEBOX_EXT_3 0x01FC + + +/* ----------------------------------------------------- +* +* 0x0200h ~ 0x027Fh TXDMA Configuration +* +* ----------------------------------------------------- */ +#define REG_RQPN 0x0200 +#define REG_FIFOPAGE 0x0204 +#define REG_TDECTRL 0x0208 +#define REG_TXDMA_OFFSET_CHK 0x020C +#define REG_TXDMA_STATUS 0x0210 +#define REG_RQPN_NPQ 0x0214 +#define REG_TQPNT1 0x0218 +#define REG_TQPNT2 0x021C +#define REG_AUTO_LLT 0x0224 + + +/* ----------------------------------------------------- +* +* 0x0280h ~ 0x02FFh RXDMA Configuration +* +* ----------------------------------------------------- */ +#define REG_RXDMA_AGG_PG_TH 0x0280 +#define REG_RXPKT_NUM 0x0284 +#define REG_RXDMA_STATUS 0x0288 + +/* ----------------------------------------------------- +* +* 0x0300h ~ 0x03FFh PCIe +* +* ----------------------------------------------------- */ +#ifndef CONFIG_TRX_BD_ARCH /* prevent CONFIG_TRX_BD_ARCH to use old registers */ + +#define REG_PCIE_CTRL_REG 0x0300 +#define REG_INT_MIG 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_DESA 0x0308 /* TX Beacon Descriptor Address */ +#define REG_HQ_DESA 0x0310 /* TX High Queue Descriptor Address */ +#define REG_MGQ_DESA 0x0318 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_DESA 0x0320 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_DESA 0x0328 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_DESA 0x0330 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_DESA 0x0338 /* TX BK Queue Descriptor Address */ +#define REG_RX_DESA 0x0340 /* RX Queue Descriptor Address */ +/* sherry added for DBI Read/Write 20091126 */ +#define REG_DBI_WDATA 0x0348 /* Backdoor REG for Access Configuration */ +#define REG_DBI_RDATA 0x034C /* Backdoor REG for Access Configuration */ +#define REG_DBI_CTRL 0x0350 /* Backdoor REG for Access Configuration */ +#define REG_DBI_FLAG 0x0352 /* Backdoor REG for Access Configuration */ +#define REG_MDIO 0x0354 /* MDIO for Access PCIE PHY */ +#define REG_DBG_SEL 0x0360 /* Debug Selection Register */ +#define REG_WATCH_DOG 0x0368 +#define REG_RX_RXBD_NUM 0x0382 + +/* RTL8723 series ------------------------------- */ +#define REG_PCIE_HISR_EN 0x0394 /* PCIE Local Interrupt Enable Register */ +#define REG_PCIE_HISR 0x03A0 +#define REG_PCIE_HISRE 0x03A4 +#define REG_PCIE_HIMR 0x03A8 +#define REG_PCIE_HIMRE 0x03AC + +#endif /* !CONFIG_TRX_BD_ARCH */ + +#define REG_USB_HIMR 0xFE38 +#define REG_USB_HIMRE 0xFE3C +#define REG_USB_HISR 0xFE78 +#define REG_USB_HISRE 0xFE7C + + +/* ----------------------------------------------------- +* +* 0x0400h ~ 0x047Fh Protocol Configuration +* +* ----------------------------------------------------- */ + +/* 92C, 92D */ +#define REG_VOQ_INFO 0x0400 +#define REG_VIQ_INFO 0x0404 +#define REG_BEQ_INFO 0x0408 +#define REG_BKQ_INFO 0x040C + +/* 88E, 8723A, 8812A, 8821A, 92E, 8723B */ +#define REG_Q0_INFO 0x400 +#define REG_Q1_INFO 0x404 +#define REG_Q2_INFO 0x408 +#define REG_Q3_INFO 0x40C + +#define REG_MGQ_INFO 0x0410 +#define REG_HGQ_INFO 0x0414 +#define REG_BCNQ_INFO 0x0418 +#define REG_TXPKT_EMPTY 0x041A +#define REG_CPU_MGQ_INFORMATION 0x041C +#define REG_FWHW_TXQ_CTRL 0x0420 +#define REG_HWSEQ_CTRL 0x0423 +#define REG_BCNQ_BDNY 0x0424 +#define REG_MGQ_BDNY 0x0425 +#define REG_LIFETIME_EN 0x0426 +#define REG_MULTI_BCNQ_OFFSET 0x0427 +#define REG_SPEC_SIFS 0x0428 +#define REG_RETRY_LIMIT 0x042A +#define REG_DARFRC 0x0430 +#define REG_RARFRC 0x0438 +#define REG_RRSR 0x0440 +#define REG_ARFR0 0x0444 +#define REG_ARFR1 0x0448 +#define REG_ARFR2 0x044C +#define REG_ARFR3 0x0450 +#define REG_CCK_CHECK 0x0454 +#define REG_BCNQ1_BDNY 0x0457 + +#define REG_AGGLEN_LMT 0x0458 +#define REG_AMPDU_MIN_SPACE 0x045C +#define REG_WMAC_LBK_BF_HD 0x045D +#define REG_FAST_EDCA_CTRL 0x0460 +#define REG_RD_RESP_PKT_TH 0x0463 + +/* 8723A, 8812A, 8821A, 92E, 8723B */ +#define REG_Q4_INFO 0x468 +#define REG_Q5_INFO 0x46C +#define REG_Q6_INFO 0x470 +#define REG_Q7_INFO 0x474 + +#define REG_INIRTS_RATE_SEL 0x0480 +#define REG_INIDATA_RATE_SEL 0x0484 + +/* 8723B, 92E, 8812A, 8821A*/ +#define REG_MACID_SLEEP_3 0x0484 +#define REG_MACID_SLEEP_1 0x0488 + +#define REG_POWER_STAGE1 0x04B4 +#define REG_POWER_STAGE2 0x04B8 +#define REG_PKT_LIFE_TIME 0x04C0 +#define REG_PKT_LIFE_TIME_VO_VI 0x04C0 +#define REG_PKT_LIFE_TIME_BE_BK 0x04C2 +#define REG_STBC_SETTING 0x04C4 +#define REG_QUEUE_CTRL 0x04C6 +#define REG_SINGLE_AMPDU_CTRL 0x04c7 +#define REG_PROT_MODE_CTRL 0x04C8 +#define REG_MAX_AGGR_NUM 0x04CA +#define REG_RTS_MAX_AGGR_NUM 0x04CB +#define REG_BAR_MODE_CTRL 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT 0x04CF + +/* 8723A */ +#define REG_MACID_DROP 0x04D0 + +/* 88E */ +#define REG_EARLY_MODE_CONTROL 0x04D0 + +/* 8723B, 92E, 8812A, 8821A */ +#define REG_MACID_SLEEP_2 0x04D0 + +/* 8723A, 8723B, 92E, 8812A, 8821A */ +#define REG_MACID_SLEEP 0x04D4 + +#define REG_NQOS_SEQ 0x04DC +#define REG_HW_SEQ0 0x04D8 +#define REG_HW_SEQ1 0x04DA +#define REG_HW_SEQ2 0x04DC +#define REG_HW_SEQ3 0x04DE + +#define REG_QOS_SEQ 0x04DE +#define REG_NEED_CPU_HANDLE 0x04E0 +#define REG_PKT_LOSE_RPT 0x04E1 +#define REG_PTCL_ERR_STATUS 0x04E2 +#define REG_TX_RPT_CTRL 0x04EC +#define REG_TX_RPT_TIME 0x04F0 /* 2 byte */ +#define REG_DUMMY 0x04FC + +/* ----------------------------------------------------- +* +* 0x0500h ~ 0x05FFh EDCA Configuration +* +* ----------------------------------------------------- */ +#define REG_EDCA_VO_PARAM 0x0500 +#define REG_EDCA_VI_PARAM 0x0504 +#define REG_EDCA_BE_PARAM 0x0508 +#define REG_EDCA_BK_PARAM 0x050C +#define REG_BCNTCFG 0x0510 +#define REG_PIFS 0x0512 +#define REG_RDG_PIFS 0x0513 +#define REG_SIFS_CTX 0x0514 +#define REG_SIFS_TRX 0x0516 +#define REG_TSFTR_SYN_OFFSET 0x0518 +#define REG_AGGR_BREAK_TIME 0x051A +#define REG_SLOT 0x051B +#define REG_TX_PTCL_CTRL 0x0520 +#define REG_TXPAUSE 0x0522 +#define REG_DIS_TXREQ_CLR 0x0523 +#define REG_RD_CTRL 0x0524 +/* +* Format for offset 540h-542h: +* [3:0]: TBTT prohibit setup in unit of 32us. The time for HW getting beacon content before TBTT. +* [7:4]: Reserved. +* [19:8]: TBTT prohibit hold in unit of 32us. The time for HW holding to send the beacon packet. +* [23:20]: Reserved +* Description: +* | +* |<--Setup--|--Hold------------>| +* --------------|---------------------- +* | +* TBTT +* Note: We cannot update beacon content to HW or send any AC packets during the time between Setup and Hold. +* Described by Designer Tim and Bruce, 2011-01-14. +* */ +#define REG_TBTT_PROHIBIT 0x0540 +#define REG_RD_NAV_NXT 0x0544 +#define REG_NAV_PROT_LEN 0x0546 +#define REG_BCN_CTRL 0x0550 +#define REG_BCN_CTRL_1 0x0551 +#define REG_MBID_NUM 0x0552 +#define REG_DUAL_TSF_RST 0x0553 +#define REG_MBSSID_BCN_SPACE 0x0554 +#define REG_DRVERLYINT 0x0558 +#define REG_BCNDMATIM 0x0559 +#define REG_ATIMWND 0x055A +#define REG_USTIME_TSF 0x055C +#define REG_BCN_MAX_ERR 0x055D +#define REG_RXTSF_OFFSET_CCK 0x055E +#define REG_RXTSF_OFFSET_OFDM 0x055F +#define REG_TSFTR 0x0560 +#define REG_TSFTR1 0x0568 /* HW Port 1 TSF Register */ +#define REG_ATIMWND_1 0x0570 +#define REG_P2P_CTWIN 0x0572 /* 1 Byte long (in unit of TU) */ +#define REG_PSTIMER 0x0580 +#define REG_TIMER0 0x0584 +#define REG_TIMER1 0x0588 +#define REG_HIQ_NO_LMT_EN 0x05A7 +#define REG_ACMHWCTRL 0x05C0 +#define REG_NOA_DESC_SEL 0x05CF +#define REG_NOA_DESC_DURATION 0x05E0 +#define REG_NOA_DESC_INTERVAL 0x05E4 +#define REG_NOA_DESC_START 0x05E8 +#define REG_NOA_DESC_COUNT 0x05EC + +#define REG_DMC 0x05F0 /* Dual MAC Co-Existence Register */ +#define REG_SCH_TX_CMD 0x05F8 + +#define REG_FW_RESET_TSF_CNT_1 0x05FC +#define REG_FW_RESET_TSF_CNT_0 0x05FD +#define REG_FW_BCN_DIS_CNT 0x05FE + +/* ----------------------------------------------------- +* +* 0x0600h ~ 0x07FFh WMAC Configuration +* +* ----------------------------------------------------- */ +#define REG_APSD_CTRL 0x0600 +#define REG_BWOPMODE 0x0603 +#define REG_TCR 0x0604 +#define REG_RCR 0x0608 +#define REG_RX_PKT_LIMIT 0x060C +#define REG_RX_DLK_TIME 0x060D +#define REG_RX_DRVINFO_SZ 0x060F + +#define REG_MACID 0x0610 +#define REG_BSSID 0x0618 +#define REG_MAR 0x0620 +#define REG_MBIDCAMCFG_1 0x0628 +#define REG_MBIDCAMCFG_2 0x062C + +#define REG_PNO_STATUS 0x0631 +#define REG_USTIME_EDCA 0x0638 +#define REG_MAC_SPEC_SIFS 0x063A +/* 20100719 Joseph: Hardware register definition change. (HW datasheet v54) */ +#define REG_RESP_SIFS_CCK 0x063C /* [15:8]SIFS_R2T_OFDM, [7:0]SIFS_R2T_CCK */ +#define REG_RESP_SIFS_OFDM 0x063E /* [15:8]SIFS_T2T_OFDM, [7:0]SIFS_T2T_CCK */ + +#define REG_ACKTO 0x0640 +#define REG_CTS2TO 0x0641 +#define REG_EIFS 0x0642 + +/*REG_TCR*/ +#define BIT_PWRBIT_OW_EN BIT(7) + +/* RXERR_RPT */ +#define RXERR_TYPE_OFDM_PPDU 0 +#define RXERR_TYPE_OFDM_FALSE_ALARM 1 +#define RXERR_TYPE_OFDM_MPDU_OK 2 +#define RXERR_TYPE_OFDM_MPDU_FAIL 3 +#define RXERR_TYPE_CCK_PPDU 4 +#define RXERR_TYPE_CCK_FALSE_ALARM 5 +#define RXERR_TYPE_CCK_MPDU_OK 6 +#define RXERR_TYPE_CCK_MPDU_FAIL 7 +#define RXERR_TYPE_HT_PPDU 8 +#define RXERR_TYPE_HT_FALSE_ALARM 9 +#define RXERR_TYPE_HT_MPDU_TOTAL 10 +#define RXERR_TYPE_HT_MPDU_OK 11 +#define RXERR_TYPE_HT_MPDU_FAIL 12 +#define RXERR_TYPE_RX_FULL_DROP 15 + +#define RXERR_COUNTER_MASK 0xFFFFF +#define RXERR_RPT_RST BIT(27) +#define _RXERR_RPT_SEL(type) ((type) << 28) + +/* +* Note: +* The NAV upper value is very important to WiFi 11n 5.2.3 NAV test. The default value is +* always too small, but the WiFi TestPlan test by 25,000 microseconds of NAV through sending +* CTS in the air. We must update this value greater than 25,000 microseconds to pass the item. +* The offset of NAV_UPPER in 8192C Spec is incorrect, and the offset should be 0x0652. Commented +* by SD1 Scott. +* By Bruce, 2011-07-18. +* */ +#define REG_NAV_UPPER 0x0652 /* unit of 128 */ + +/* WMA, BA, CCX */ +#define REG_NAV_CTRL 0x0650 +#define REG_BACAMCMD 0x0654 +#define REG_BACAMCONTENT 0x0658 +#define REG_LBDLY 0x0660 +#define REG_FWDLY 0x0661 +#define REG_RXERR_RPT 0x0664 +#define REG_WMAC_TRXPTCL_CTL 0x0668 + +/* Security */ +#define REG_CAMCMD 0x0670 +#define REG_CAMWRITE 0x0674 +#define REG_CAMREAD 0x0678 +#define REG_CAMDBG 0x067C +#define REG_SECCFG 0x0680 + +/* Power */ +#define REG_WOW_CTRL 0x0690 +#define REG_PS_RX_INFO 0x0692 +#define REG_WMMPS_UAPSD_TID 0x0693 +#define REG_WKFMCAM_CMD 0x0698 +#define REG_WKFMCAM_NUM REG_WKFMCAM_CMD +#define REG_WKFMCAM_RWD 0x069C +#define REG_RXFLTMAP0 0x06A0 +#define REG_RXFLTMAP1 0x06A2 +#define REG_RXFLTMAP2 0x06A4 +#define REG_BCN_PSR_RPT 0x06A8 +#define REG_BT_COEX_TABLE 0x06C0 + +#define BIT_WKFCAM_WE BIT(16) +#define BIT_WKFCAM_POLLING_V1 BIT(31) +#define BIT_WKFCAM_CLR_V1 BIT(30) +#define BIT_SHIFT_WKFCAM_ADDR_V2 8 +#define BIT_MASK_WKFCAM_ADDR_V2 0xff +#define BIT_WKFCAM_ADDR_V2(x) (((x) & BIT_MASK_WKFCAM_ADDR_V2) << BIT_SHIFT_WKFCAM_ADDR_V2) + +/* Hardware Port 1 */ +#define REG_MACID1 0x0700 +#define REG_BSSID1 0x0708 + +/* Enable/Disable Port 0 and Port 1 for Specific ICs (ex. 8192F)*/ +#define REG_WLAN_ACT_MASK_CTRL_1 0x076C + +/* GPIO Control */ +#define REG_SW_GPIO_SHARE_CTRL_0 0x1038 +#define REG_SW_GPIO_SHARE_CTRL_1 0x103C +#define REG_SW_GPIO_A_OUT 0x1040 +#define REG_SW_GPIO_A_OEN 0x1044 +#define REG_SW_GPIO_B_OEN 0x1058 +#define REG_SW_GPIO_B_OUT 0x105C + +/* Hardware Port 2 */ +#define REG_MACID2 0x1620 +#define REG_BSSID2 0x1628 +/* Hardware Port 3*/ +#define REG_MACID3 0x1630 +#define REG_BSSID3 0x1638 +/* Hardware Port 4 */ +#define REG_MACID4 0x1640 +#define REG_BSSID4 0x1648 + + +#define REG_CR_EXT 0x1100 + +/* ----------------------------------------------------- +* +* 0xFE00h ~ 0xFE55h USB Configuration +* +* ----------------------------------------------------- */ +#define REG_USB_INFO 0xFE17 +#define REG_USB_SPECIAL_OPTION 0xFE55 +#define REG_USB_DMA_AGG_TO 0xFE5B +#define REG_USB_AGG_TO 0xFE5C +#define REG_USB_AGG_TH 0xFE5D + +#define REG_USB_HRPWM 0xFE58 +#define REG_USB_HCPWM 0xFE57 + +/* for 92DU high_Queue low_Queue Normal_Queue select */ +#define REG_USB_High_NORMAL_Queue_Select_MAC0 0xFE44 +/* #define REG_USB_LOW_Queue_Select_MAC0 0xFE45 */ +#define REG_USB_High_NORMAL_Queue_Select_MAC1 0xFE47 +/* #define REG_USB_LOW_Queue_Select_MAC1 0xFE48 */ + +/* For test chip */ +#define REG_TEST_USB_TXQS 0xFE48 +#define REG_TEST_SIE_VID 0xFE60 /* 0xFE60~0xFE61 */ +#define REG_TEST_SIE_PID 0xFE62 /* 0xFE62~0xFE63 */ +#define REG_TEST_SIE_OPTIONAL 0xFE64 +#define REG_TEST_SIE_CHIRP_K 0xFE65 +#define REG_TEST_SIE_PHY 0xFE66 /* 0xFE66~0xFE6B */ +#define REG_TEST_SIE_MAC_ADDR 0xFE70 /* 0xFE70~0xFE75 */ +#define REG_TEST_SIE_STRING 0xFE80 /* 0xFE80~0xFEB9 */ + + +/* For normal chip */ +#define REG_NORMAL_SIE_VID 0xFE60 /* 0xFE60~0xFE61 */ +#define REG_NORMAL_SIE_PID 0xFE62 /* 0xFE62~0xFE63 */ +#define REG_NORMAL_SIE_OPTIONAL 0xFE64 +#define REG_NORMAL_SIE_EP 0xFE65 /* 0xFE65~0xFE67 */ +#define REG_NORMAL_SIE_PHY 0xFE68 /* 0xFE68~0xFE6B */ +#define REG_NORMAL_SIE_OPTIONAL2 0xFE6C +#define REG_NORMAL_SIE_GPS_EP 0xFE6D /* 0xFE6D, for RTL8723 only. */ +#define REG_NORMAL_SIE_MAC_ADDR 0xFE70 /* 0xFE70~0xFE75 */ +#define REG_NORMAL_SIE_STRING 0xFE80 /* 0xFE80~0xFEDF */ + + +/* ----------------------------------------------------- +* +* Redifine 8192C register definition for compatibility +* +* ----------------------------------------------------- */ + +/* TODO: use these definition when using REG_xxx naming rule. +* NOTE: DO NOT Remove these definition. Use later. */ + +#define EFUSE_CTRL REG_EFUSE_CTRL /* E-Fuse Control. */ +#define EFUSE_TEST REG_EFUSE_TEST /* E-Fuse Test. */ +#define MSR (REG_CR + 2) /* Media Status register */ +/* #define ISR REG_HISR */ +#define MSR1 REG_CR_EXT + +#define TSFR REG_TSFTR /* Timing Sync Function Timer Register. */ +#define TSFR1 REG_TSFTR1 /* HW Port 1 TSF Register */ + +#define PBP REG_PBP + +/* Redifine MACID register, to compatible prior ICs. */ +#define IDR0 REG_MACID /* MAC ID Register, Offset 0x0050-0x0053 */ +#define IDR4 (REG_MACID + 4) /* MAC ID Register, Offset 0x0054-0x0055 */ + +/* Unused register */ +#define UnusedRegister 0x1BF +#define DCAM UnusedRegister +#define PSR UnusedRegister +#define BBAddr UnusedRegister +#define PhyDataR UnusedRegister + +/* Min Spacing related settings. */ +#define MAX_MSS_DENSITY_2T 0x13 +#define MAX_MSS_DENSITY_1T 0x0A + +/* ---------------------------------------------------------------------------- +* 8192C Cmd9346CR bits (Offset 0xA, 16bit) +* ---------------------------------------------------------------------------- */ +#define CmdEEPROM_En BIT(5) /* EEPROM enable when set 1 */ +#define CmdEERPOMSEL BIT(4) /* System EEPROM select, 0: boot from E-FUSE, 1: The EEPROM used is 9346 */ +#define Cmd9346CR_9356SEL BIT(4) + +/* ---------------------------------------------------------------------------- +* 8192C GPIO MUX Configuration Register (offset 0x40, 4 byte) +* ---------------------------------------------------------------------------- */ +#define GPIOSEL_GPIO 0 +#define GPIOSEL_ENBT BIT(5) + +/* ---------------------------------------------------------------------------- +* 8192C GPIO PIN Control Register (offset 0x44, 4 byte) +* ---------------------------------------------------------------------------- */ +#define GPIO_IN REG_GPIO_PIN_CTRL /* GPIO pins input value */ +#define GPIO_OUT (REG_GPIO_PIN_CTRL+1) /* GPIO pins output value */ +#define GPIO_IO_SEL (REG_GPIO_PIN_CTRL+2) /* GPIO pins output enable when a bit is set to "1"; otherwise, input is configured. */ +#define GPIO_MOD (REG_GPIO_PIN_CTRL+3) + +/* ---------------------------------------------------------------------------- +* 8811A GPIO PIN Control Register (offset 0x60, 4 byte) +* ---------------------------------------------------------------------------- */ +#define GPIO_IN_8811A REG_GPIO_PIN_CTRL_2 /* GPIO pins input value */ +#define GPIO_OUT_8811A (REG_GPIO_PIN_CTRL_2+1) /* GPIO pins output value */ +#define GPIO_IO_SEL_8811A (REG_GPIO_PIN_CTRL_2+2) /* GPIO pins output enable when a bit is set to "1"; otherwise, input is configured. */ +#define GPIO_MOD_8811A (REG_GPIO_PIN_CTRL_2+3) + +/* ---------------------------------------------------------------------------- +* 8723/8188E Host System Interrupt Mask Register (offset 0x58, 32 byte) +* ---------------------------------------------------------------------------- */ +#define HSIMR_GPIO12_0_INT_EN BIT(0) +#define HSIMR_SPS_OCP_INT_EN BIT(5) +#define HSIMR_RON_INT_EN BIT(6) +#define HSIMR_PDN_INT_EN BIT(7) +#define HSIMR_GPIO9_INT_EN BIT(25) + +/* ---------------------------------------------------------------------------- +* 8723/8188E Host System Interrupt Status Register (offset 0x5C, 32 byte) +* ---------------------------------------------------------------------------- */ +#define HSISR_GPIO12_0_INT BIT(0) +#define HSISR_SPS_OCP_INT BIT(5) +#define HSISR_RON_INT BIT(6) +#define HSISR_PDNINT BIT(7) +#define HSISR_GPIO9_INT BIT(25) + +/* ---------------------------------------------------------------------------- +* 8192C (MSR) Media Status Register (Offset 0x4C, 8 bits) +* ---------------------------------------------------------------------------- */ +/* +Network Type +00: No link +01: Link in ad hoc network +10: Link in infrastructure network +11: AP mode +Default: 00b. +*/ +#define MSR_NOLINK 0x00 +#define MSR_ADHOC 0x01 +#define MSR_INFRA 0x02 +#define MSR_AP 0x03 + +/* ---------------------------------------------------------------------------- +* USB INTR CONTENT +* ---------------------------------------------------------------------------- */ +#define USB_C2H_CMDID_OFFSET 0 +#define USB_C2H_SEQ_OFFSET 1 +#define USB_C2H_EVENT_OFFSET 2 +#define USB_INTR_CPWM_OFFSET 16 +#define USB_INTR_CONTENT_C2H_OFFSET 0 +#define USB_INTR_CONTENT_CPWM1_OFFSET 16 +#define USB_INTR_CONTENT_CPWM2_OFFSET 20 +#define USB_INTR_CONTENT_HISR_OFFSET 48 +#define USB_INTR_CONTENT_HISRE_OFFSET 52 +#define USB_INTR_CONTENT_LENGTH 56 + + +/* WOL bit information */ +#define HAL92C_WOL_PTK_UPDATE_EVENT BIT(0) +#define HAL92C_WOL_GTK_UPDATE_EVENT BIT(1) +#define HAL92C_WOL_DISASSOC_EVENT BIT(2) +#define HAL92C_WOL_DEAUTH_EVENT BIT(3) +#define HAL92C_WOL_FW_DISCONNECT_EVENT BIT(4) + + +/*---------------------------------------------------------------------------- +** REG_CCK_CHECK (offset 0x454) +------------------------------------------------------------------------------*/ +#define BIT_BCN_PORT_SEL BIT(5) +#define BIT_EN_BCN_PKT_REL BIT(6) + +#endif /* RTW_HALMAC */ + +/* ---------------------------------------------------------------------------- +* Response Rate Set Register (offset 0x440, 24bits) +* ---------------------------------------------------------------------------- */ +#define RRSR_1M BIT(0) +#define RRSR_2M BIT(1) +#define RRSR_5_5M BIT(2) +#define RRSR_11M BIT(3) +#define RRSR_6M BIT(4) +#define RRSR_9M BIT(5) +#define RRSR_12M BIT(6) +#define RRSR_18M BIT(7) +#define RRSR_24M BIT(8) +#define RRSR_36M BIT(9) +#define RRSR_48M BIT(10) +#define RRSR_54M BIT(11) +#define RRSR_MCS0 BIT(12) +#define RRSR_MCS1 BIT(13) +#define RRSR_MCS2 BIT(14) +#define RRSR_MCS3 BIT(15) +#define RRSR_MCS4 BIT(16) +#define RRSR_MCS5 BIT(17) +#define RRSR_MCS6 BIT(18) +#define RRSR_MCS7 BIT(19) + +#define RRSR_CCK_RATES (RRSR_11M | RRSR_5_5M | RRSR_2M | RRSR_1M) +#define RRSR_OFDM_RATES (RRSR_54M | RRSR_48M | RRSR_36M | RRSR_24M | RRSR_18M | RRSR_12M | RRSR_9M | RRSR_6M) + +/* ---------------------------------------------------------------------------- + * Rate Definition + * ---------------------------------------------------------------------------- */ +/* CCK */ +#define RATR_1M 0x00000001 +#define RATR_2M 0x00000002 +#define RATR_55M 0x00000004 +#define RATR_11M 0x00000008 +/* OFDM */ +#define RATR_6M 0x00000010 +#define RATR_9M 0x00000020 +#define RATR_12M 0x00000040 +#define RATR_18M 0x00000080 +#define RATR_24M 0x00000100 +#define RATR_36M 0x00000200 +#define RATR_48M 0x00000400 +#define RATR_54M 0x00000800 +/* MCS 1 Spatial Stream */ +#define RATR_MCS0 0x00001000 +#define RATR_MCS1 0x00002000 +#define RATR_MCS2 0x00004000 +#define RATR_MCS3 0x00008000 +#define RATR_MCS4 0x00010000 +#define RATR_MCS5 0x00020000 +#define RATR_MCS6 0x00040000 +#define RATR_MCS7 0x00080000 +/* MCS 2 Spatial Stream */ +#define RATR_MCS8 0x00100000 +#define RATR_MCS9 0x00200000 +#define RATR_MCS10 0x00400000 +#define RATR_MCS11 0x00800000 +#define RATR_MCS12 0x01000000 +#define RATR_MCS13 0x02000000 +#define RATR_MCS14 0x04000000 +#define RATR_MCS15 0x08000000 + +/* CCK */ +#define RATE_1M BIT(0) +#define RATE_2M BIT(1) +#define RATE_5_5M BIT(2) +#define RATE_11M BIT(3) +/* OFDM */ +#define RATE_6M BIT(4) +#define RATE_9M BIT(5) +#define RATE_12M BIT(6) +#define RATE_18M BIT(7) +#define RATE_24M BIT(8) +#define RATE_36M BIT(9) +#define RATE_48M BIT(10) +#define RATE_54M BIT(11) +/* MCS 1 Spatial Stream */ +#define RATE_MCS0 BIT(12) +#define RATE_MCS1 BIT(13) +#define RATE_MCS2 BIT(14) +#define RATE_MCS3 BIT(15) +#define RATE_MCS4 BIT(16) +#define RATE_MCS5 BIT(17) +#define RATE_MCS6 BIT(18) +#define RATE_MCS7 BIT(19) +/* MCS 2 Spatial Stream */ +#define RATE_MCS8 BIT(20) +#define RATE_MCS9 BIT(21) +#define RATE_MCS10 BIT(22) +#define RATE_MCS11 BIT(23) +#define RATE_MCS12 BIT(24) +#define RATE_MCS13 BIT(25) +#define RATE_MCS14 BIT(26) +#define RATE_MCS15 BIT(27) + + +/* ALL CCK Rate */ +#define RATE_ALL_CCK (RATR_1M | RATR_2M | RATR_55M | RATR_11M) +#define RATE_ALL_OFDM_AG (RATR_6M | RATR_9M | RATR_12M | RATR_18M | RATR_24M|\ + RATR_36M | RATR_48M | RATR_54M) +#define RATE_ALL_OFDM_1SS (RATR_MCS0 | RATR_MCS1 | RATR_MCS2 | RATR_MCS3 |\ + RATR_MCS4 | RATR_MCS5 | RATR_MCS6 | RATR_MCS7) +#define RATE_ALL_OFDM_2SS (RATR_MCS8 | RATR_MCS9 | RATR_MCS10 | RATR_MCS11|\ + RATR_MCS12 | RATR_MCS13 | RATR_MCS14 | RATR_MCS15) + +#define RATE_BITMAP_ALL 0xFFFFF + +/* Only use CCK 1M rate for ACK */ +#define RATE_RRSR_CCK_ONLY_1M 0xFFFF1 +#define RATE_RRSR_WITHOUT_CCK 0xFFFF0 + +/* ---------------------------------------------------------------------------- + * BW_OPMODE bits (Offset 0x603, 8bit) + * ---------------------------------------------------------------------------- */ +#define BW_OPMODE_20MHZ BIT(2) +#define BW_OPMODE_5G BIT(1) + +/* ---------------------------------------------------------------------------- + * CAM Config Setting (offset 0x680, 1 byte) + * ---------------------------------------------------------------------------- */ +#define CAM_VALID BIT(15) +#define CAM_NOTVALID 0x0000 +#define CAM_USEDK BIT(5) + +#define CAM_CONTENT_COUNT 8 + +#define CAM_NONE 0x0 +#define CAM_WEP40 0x01 +#define CAM_TKIP 0x02 +#define CAM_AES 0x04 +#define CAM_WEP104 0x05 +#define CAM_SMS4 0x6 + +#define TOTAL_CAM_ENTRY 32 +#define HALF_CAM_ENTRY 16 + +#define CAM_CONFIG_USEDK _TRUE +#define CAM_CONFIG_NO_USEDK _FALSE + +#define CAM_WRITE BIT(16) +#define CAM_READ 0x00000000 +#define CAM_POLLINIG BIT(31) + +/* + * 10. Power Save Control Registers + * */ +#define WOW_PMEN BIT(0) /* Power management Enable. */ +#define WOW_WOMEN BIT(1) /* WoW function on or off. */ +#define WOW_MAGIC BIT(2) /* Magic packet */ +#define WOW_UWF BIT(3) /* Unicast Wakeup frame. */ + +/* + * 12. Host Interrupt Status Registers + * + * ---------------------------------------------------------------------------- + * 8190 IMR/ISR bits + * ---------------------------------------------------------------------------- */ +#define IMR8190_DISABLED 0x0 +#define IMR_DISABLED 0x0 +/* IMR DW0 Bit 0-31 */ +#define IMR_BCNDMAINT6 BIT(31) /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5 BIT(30) /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4 BIT(29) /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3 BIT(28) /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2 BIT(27) /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1 BIT(26) /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK8 BIT(25) /* Beacon Queue DMA OK Interrupt 8 */ +#define IMR_BCNDOK7 BIT(24) /* Beacon Queue DMA OK Interrupt 7 */ +#define IMR_BCNDOK6 BIT(23) /* Beacon Queue DMA OK Interrupt 6 */ +#define IMR_BCNDOK5 BIT(22) /* Beacon Queue DMA OK Interrupt 5 */ +#define IMR_BCNDOK4 BIT(21) /* Beacon Queue DMA OK Interrupt 4 */ +#define IMR_BCNDOK3 BIT(20) /* Beacon Queue DMA OK Interrupt 3 */ +#define IMR_BCNDOK2 BIT(19) /* Beacon Queue DMA OK Interrupt 2 */ +#define IMR_BCNDOK1 BIT(18) /* Beacon Queue DMA OK Interrupt 1 */ +#define IMR_TIMEOUT2 BIT(17) /* Timeout interrupt 2 */ +#define IMR_TIMEOUT1 BIT(16) /* Timeout interrupt 1 */ +#define IMR_TXFOVW BIT(15) /* Transmit FIFO Overflow */ +#define IMR_PSTIMEOUT BIT(14) /* Power save time out interrupt */ +#define IMR_BcnInt BIT(13) /* Beacon DMA Interrupt 0 */ +#define IMR_RXFOVW BIT(12) /* Receive FIFO Overflow */ +#define IMR_RDU BIT(11) /* Receive Descriptor Unavailable */ +#define IMR_ATIMEND BIT(10) /* For 92C, ATIM Window End Interrupt. For 8723 and later ICs, it also means P2P CTWin End interrupt. */ +#define IMR_BDOK BIT(9) /* Beacon Queue DMA OK Interrupt */ +#define IMR_HIGHDOK BIT(8) /* High Queue DMA OK Interrupt */ +#define IMR_TBDOK BIT(7) /* Transmit Beacon OK interrupt */ +#define IMR_MGNTDOK BIT(6) /* Management Queue DMA OK Interrupt */ +#define IMR_TBDER BIT(5) /* For 92C, Transmit Beacon Error Interrupt */ +#define IMR_BKDOK BIT(4) /* AC_BK DMA OK Interrupt */ +#define IMR_BEDOK BIT(3) /* AC_BE DMA OK Interrupt */ +#define IMR_VIDOK BIT(2) /* AC_VI DMA OK Interrupt */ +#define IMR_VODOK BIT(1) /* AC_VO DMA Interrupt */ +#define IMR_ROK BIT(0) /* Receive DMA OK Interrupt */ + +/* 13. Host Interrupt Status Extension Register (Offset: 0x012C-012Eh) */ +#define IMR_TSF_BIT32_TOGGLE BIT(15) +#define IMR_BcnInt_E BIT(12) +#define IMR_TXERR BIT(11) +#define IMR_RXERR BIT(10) +#define IMR_C2HCMD BIT(9) +#define IMR_CPWM BIT(8) +/* RSVD [2-7] */ +#define IMR_OCPINT BIT(1) +#define IMR_WLANOFF BIT(0) + +/* ---------------------------------------------------------------------------- + * 8723E series PCIE Host IMR/ISR bit + * ---------------------------------------------------------------------------- */ +/* IMR DW0 Bit 0-31 */ +#define PHIMR_TIMEOUT2 BIT(31) +#define PHIMR_TIMEOUT1 BIT(30) +#define PHIMR_PSTIMEOUT BIT(29) +#define PHIMR_GTINT4 BIT(28) +#define PHIMR_GTINT3 BIT(27) +#define PHIMR_TXBCNERR BIT(26) +#define PHIMR_TXBCNOK BIT(25) +#define PHIMR_TSF_BIT32_TOGGLE BIT(24) +#define PHIMR_BCNDMAINT3 BIT(23) +#define PHIMR_BCNDMAINT2 BIT(22) +#define PHIMR_BCNDMAINT1 BIT(21) +#define PHIMR_BCNDMAINT0 BIT(20) +#define PHIMR_BCNDOK3 BIT(19) +#define PHIMR_BCNDOK2 BIT(18) +#define PHIMR_BCNDOK1 BIT(17) +#define PHIMR_BCNDOK0 BIT(16) +#define PHIMR_HSISR_IND_ON BIT(15) +#define PHIMR_BCNDMAINT_E BIT(14) +#define PHIMR_ATIMEND_E BIT(13) +#define PHIMR_ATIM_CTW_END BIT(12) +#define PHIMR_HISRE_IND BIT(11) /* RO. HISRE Indicator (HISRE & HIMRE is true, this bit is set to 1) */ +#define PHIMR_C2HCMD BIT(10) +#define PHIMR_CPWM2 BIT(9) +#define PHIMR_CPWM BIT(8) +#define PHIMR_HIGHDOK BIT(7) /* High Queue DMA OK Interrupt */ +#define PHIMR_MGNTDOK BIT(6) /* Management Queue DMA OK Interrupt */ +#define PHIMR_BKDOK BIT(5) /* AC_BK DMA OK Interrupt */ +#define PHIMR_BEDOK BIT(4) /* AC_BE DMA OK Interrupt */ +#define PHIMR_VIDOK BIT(3) /* AC_VI DMA OK Interrupt */ +#define PHIMR_VODOK BIT(2) /* AC_VO DMA Interrupt */ +#define PHIMR_RDU BIT(1) /* Receive Descriptor Unavailable */ +#define PHIMR_ROK BIT(0) /* Receive DMA OK Interrupt */ + +/* PCIE Host Interrupt Status Extension bit */ +#define PHIMR_BCNDMAINT7 BIT(23) +#define PHIMR_BCNDMAINT6 BIT(22) +#define PHIMR_BCNDMAINT5 BIT(21) +#define PHIMR_BCNDMAINT4 BIT(20) +#define PHIMR_BCNDOK7 BIT(19) +#define PHIMR_BCNDOK6 BIT(18) +#define PHIMR_BCNDOK5 BIT(17) +#define PHIMR_BCNDOK4 BIT(16) +/* bit12 15: RSVD */ +#define PHIMR_TXERR BIT(11) +#define PHIMR_RXERR BIT(10) +#define PHIMR_TXFOVW BIT(9) +#define PHIMR_RXFOVW BIT(8) +/* bit2-7: RSVD */ +#define PHIMR_OCPINT BIT(1) +/* bit0: RSVD */ + +#define UHIMR_TIMEOUT2 BIT(31) +#define UHIMR_TIMEOUT1 BIT(30) +#define UHIMR_PSTIMEOUT BIT(29) +#define UHIMR_GTINT4 BIT(28) +#define UHIMR_GTINT3 BIT(27) +#define UHIMR_TXBCNERR BIT(26) +#define UHIMR_TXBCNOK BIT(25) +#define UHIMR_TSF_BIT32_TOGGLE BIT(24) +#define UHIMR_BCNDMAINT3 BIT(23) +#define UHIMR_BCNDMAINT2 BIT(22) +#define UHIMR_BCNDMAINT1 BIT(21) +#define UHIMR_BCNDMAINT0 BIT(20) +#define UHIMR_BCNDOK3 BIT(19) +#define UHIMR_BCNDOK2 BIT(18) +#define UHIMR_BCNDOK1 BIT(17) +#define UHIMR_BCNDOK0 BIT(16) +#define UHIMR_HSISR_IND BIT(15) +#define UHIMR_BCNDMAINT_E BIT(14) +/* RSVD BIT(13) */ +#define UHIMR_CTW_END BIT(12) +/* RSVD BIT(11) */ +#define UHIMR_C2HCMD BIT(10) +#define UHIMR_CPWM2 BIT(9) +#define UHIMR_CPWM BIT(8) +#define UHIMR_HIGHDOK BIT(7) /* High Queue DMA OK Interrupt */ +#define UHIMR_MGNTDOK BIT(6) /* Management Queue DMA OK Interrupt */ +#define UHIMR_BKDOK BIT(5) /* AC_BK DMA OK Interrupt */ +#define UHIMR_BEDOK BIT(4) /* AC_BE DMA OK Interrupt */ +#define UHIMR_VIDOK BIT(3) /* AC_VI DMA OK Interrupt */ +#define UHIMR_VODOK BIT(2) /* AC_VO DMA Interrupt */ +#define UHIMR_RDU BIT(1) /* Receive Descriptor Unavailable */ +#define UHIMR_ROK BIT(0) /* Receive DMA OK Interrupt */ + +/* USB Host Interrupt Status Extension bit */ +#define UHIMR_BCNDMAINT7 BIT(23) +#define UHIMR_BCNDMAINT6 BIT(22) +#define UHIMR_BCNDMAINT5 BIT(21) +#define UHIMR_BCNDMAINT4 BIT(20) +#define UHIMR_BCNDOK7 BIT(19) +#define UHIMR_BCNDOK6 BIT(18) +#define UHIMR_BCNDOK5 BIT(17) +#define UHIMR_BCNDOK4 BIT(16) +/* bit14-15: RSVD */ +#define UHIMR_ATIMEND_E BIT(13) +#define UHIMR_ATIMEND BIT(12) +#define UHIMR_TXERR BIT(11) +#define UHIMR_RXERR BIT(10) +#define UHIMR_TXFOVW BIT(9) +#define UHIMR_RXFOVW BIT(8) +/* bit2-7: RSVD */ +#define UHIMR_OCPINT BIT(1) +/* bit0: RSVD */ + + +#define HAL_NIC_UNPLUG_ISR 0xFFFFFFFF /* The value when the NIC is unplugged for PCI. */ +#define HAL_NIC_UNPLUG_PCI_ISR 0xEAEAEAEA /* The value when the NIC is unplugged for PCI in PCI interrupt (page 3). */ + +/* ---------------------------------------------------------------------------- + * 8188 IMR/ISR bits + * ---------------------------------------------------------------------------- */ +#define IMR_DISABLED_88E 0x0 +/* IMR DW0(0x0060-0063) Bit 0-31 */ +#define IMR_TXCCK_88E BIT(30) /* TXRPT interrupt when CCX bit of the packet is set */ +#define IMR_PSTIMEOUT_88E BIT(29) /* Power Save Time Out Interrupt */ +#define IMR_GTINT4_88E BIT(28) /* When GTIMER4 expires, this bit is set to 1 */ +#define IMR_GTINT3_88E BIT(27) /* When GTIMER3 expires, this bit is set to 1 */ +#define IMR_TBDER_88E BIT(26) /* Transmit Beacon0 Error */ +#define IMR_TBDOK_88E BIT(25) /* Transmit Beacon0 OK */ +#define IMR_TSF_BIT32_TOGGLE_88E BIT(24) /* TSF Timer BIT32 toggle indication interrupt */ +#define IMR_BCNDMAINT0_88E BIT(20) /* Beacon DMA Interrupt 0 */ +#define IMR_BCNDERR0_88E BIT(16) /* Beacon Queue DMA Error 0 */ +#define IMR_HSISR_IND_ON_INT_88E BIT(15) /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */ +#define IMR_BCNDMAINT_E_88E BIT(14) /* Beacon DMA Interrupt Extension for Win7 */ +#define IMR_ATIMEND_88E BIT(12) /* CTWidnow End or ATIM Window End */ +#define IMR_HISR1_IND_INT_88E BIT(11) /* HISR1 Indicator (HISR1 & HIMR1 is true, this bit is set to 1) */ +#define IMR_C2HCMD_88E BIT(10) /* CPU to Host Command INT Status, Write 1 clear */ +#define IMR_CPWM2_88E BIT(9) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_CPWM_88E BIT(8) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_HIGHDOK_88E BIT(7) /* High Queue DMA OK */ +#define IMR_MGNTDOK_88E BIT(6) /* Management Queue DMA OK */ +#define IMR_BKDOK_88E BIT(5) /* AC_BK DMA OK */ +#define IMR_BEDOK_88E BIT(4) /* AC_BE DMA OK */ +#define IMR_VIDOK_88E BIT(3) /* AC_VI DMA OK */ +#define IMR_VODOK_88E BIT(2) /* AC_VO DMA OK */ +#define IMR_RDU_88E BIT(1) /* Rx Descriptor Unavailable */ +#define IMR_ROK_88E BIT(0) /* Receive DMA OK */ + +/* IMR DW1(0x00B4-00B7) Bit 0-31 */ +#define IMR_BCNDMAINT7_88E BIT(27) /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT6_88E BIT(26) /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5_88E BIT(25) /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4_88E BIT(24) /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3_88E BIT(23) /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2_88E BIT(22) /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1_88E BIT(21) /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK7_88E BIT(20) /* Beacon Queue DMA OK Interrupt 7 */ +#define IMR_BCNDOK6_88E BIT(19) /* Beacon Queue DMA OK Interrupt 6 */ +#define IMR_BCNDOK5_88E BIT(18) /* Beacon Queue DMA OK Interrupt 5 */ +#define IMR_BCNDOK4_88E BIT(17) /* Beacon Queue DMA OK Interrupt 4 */ +#define IMR_BCNDOK3_88E BIT(16) /* Beacon Queue DMA OK Interrupt 3 */ +#define IMR_BCNDOK2_88E BIT(15) /* Beacon Queue DMA OK Interrupt 2 */ +#define IMR_BCNDOK1_88E BIT(14) /* Beacon Queue DMA OK Interrupt 1 */ +#define IMR_ATIMEND_E_88E BIT(13) /* ATIM Window End Extension for Win7 */ +#define IMR_TXERR_88E BIT(11) /* Tx Error Flag Interrupt Status, write 1 clear. */ +#define IMR_RXERR_88E BIT(10) /* Rx Error Flag INT Status, Write 1 clear */ +#define IMR_TXFOVW_88E BIT(9) /* Transmit FIFO Overflow */ +#define IMR_RXFOVW_88E BIT(8) /* Receive FIFO Overflow */ + +/*=================================================================== +===================================================================== +Here the register defines are for 92C. When the define is as same with 92C, +we will use the 92C's define for the consistency +So the following defines for 92C is not entire!!!!!! +===================================================================== +=====================================================================*/ +/* +Based on Datasheet V33---090401 +Register Summary +Current IOREG MAP +0x0000h ~ 0x00FFh System Configuration (256 Bytes) +0x0100h ~ 0x01FFh MACTOP General Configuration (256 Bytes) +0x0200h ~ 0x027Fh TXDMA Configuration (128 Bytes) +0x0280h ~ 0x02FFh RXDMA Configuration (128 Bytes) +0x0300h ~ 0x03FFh PCIE EMAC Reserved Region (256 Bytes) +0x0400h ~ 0x04FFh Protocol Configuration (256 Bytes) +0x0500h ~ 0x05FFh EDCA Configuration (256 Bytes) +0x0600h ~ 0x07FFh WMAC Configuration (512 Bytes) +0x2000h ~ 0x3FFFh 8051 FW Download Region (8196 Bytes) +*/ +/* ---------------------------------------------------------------------------- */ +/* 8192C (TXPAUSE) transmission pause (Offset 0x522, 8 bits) */ +/* ---------------------------------------------------------------------------- */ +/* Note: +* The the bits of stoping AC(VO/VI/BE/BK) queue in datasheet RTL8192S/RTL8192C are wrong, +* the correct arragement is VO - Bit0, VI - Bit1, BE - Bit2, and BK - Bit3. +* 8723 and 88E may be not correct either in the eralier version. Confirmed with DD Tim. +* By Bruce, 2011-09-22. */ +#define StopBecon BIT(6) +#define StopHigh BIT(5) +#define StopMgt BIT(4) +#define StopBK BIT(3) +#define StopBE BIT(2) +#define StopVI BIT(1) +#define StopVO BIT(0) + +/* ---------------------------------------------------------------------------- + * 8192C (RCR) Receive Configuration Register (Offset 0x608, 32 bits) + * ---------------------------------------------------------------------------- */ +#define RCR_APPFCS BIT(31) /* WMAC append FCS after pauload */ +#define RCR_APP_MIC BIT(30) /* MACRX will retain the MIC at the bottom of the packet. */ +#define RCR_APP_ICV BIT(29) /* MACRX will retain the ICV at the bottom of the packet. */ +#define RCR_APP_PHYST_RXFF BIT(28) /* PHY Status is appended before RX packet in RXFF */ +#define RCR_APP_BA_SSN BIT(27) /* SSN of previous TXBA is appended as after original RXDESC as the 4-th DW of RXDESC. */ +#define RCR_VHT_DACK BIT(26) /* This bit to control response type for vht single mpdu data packet. 1. ACK as response 0. BA as response */ +#define RCR_TCPOFLD_EN BIT(25) /* Enable TCP checksum offload */ +#define RCR_ENMBID BIT(24) /* Enable Multiple BssId. Only response ACK to the packets whose DID(A1) matching to the addresses in the MBSSID CAM Entries. */ +#define RCR_LSIGEN BIT(23) /* Enable LSIG TXOP Protection function. Search KEYCAM for each rx packet to check if LSIGEN bit is set. */ +#define RCR_MFBEN BIT(22) /* Enable immediate MCS Feedback function. When Rx packet with MRQ = 1'b1, then search KEYCAM to find sender's MCS Feedback function and send response. */ +#define RCR_DISCHKPPDLLEN BIT(21) /* Do not check PPDU while the PPDU length is smaller than 14 byte. */ +#define RCR_PKTCTL_DLEN BIT(20) /* While rx path dead lock occurs, reset rx path */ +#define RCR_DISGCLK BIT(19) /* Disable macrx clock gating control (no used) */ +#define RCR_TIM_PARSER_EN BIT(18) /* RX Beacon TIM Parser. */ +#define RCR_BC_MD_EN BIT(17) /* Broadcast data packet more data bit check interrupt enable.*/ +#define RCR_UC_MD_EN BIT(16) /* Unicast data packet more data bit check interrupt enable. */ +#define RCR_RXSK_PERPKT BIT(15) /* Executing key search per MPDU */ +#define RCR_HTC_LOC_CTRL BIT(14) /* MFC<--HTC = 1 MFC-->HTC = 0 */ +#define RCR_AMF BIT(13) /* Accept management type frame */ +#define RCR_ACF BIT(12) /* Accept control type frame. Control frames BA, BAR, and PS-Poll (when in AP mode) are not controlled by this bit. They are controlled by ADF. */ +#define RCR_ADF BIT(11) /* Accept data type frame. This bit also regulates BA, BAR, and PS-Poll (AP mode only). */ +#define RCR_DISDECMYPKT BIT(10) /* This bit determines whether hw need to do decryption.1: If A1 match, do decryption.0: Do decryption. */ +#define RCR_AICV BIT(9) /* Accept ICV error packet */ +#define RCR_ACRC32 BIT(8) /* Accept CRC32 error packet */ +#define RCR_CBSSID_BCN BIT(7) /* Accept BSSID match packet (Rx beacon, probe rsp) */ +#define RCR_CBSSID_DATA BIT(6) /* Accept BSSID match packet (Data) */ +#define RCR_APWRMGT BIT(5) /* Accept power management packet */ +#define RCR_ADD3 BIT(4) /* Accept address 3 match packet */ +#define RCR_AB BIT(3) /* Accept broadcast packet */ +#define RCR_AM BIT(2) /* Accept multicast packet */ +#define RCR_APM BIT(1) /* Accept physical match packet */ +#define RCR_AAP BIT(0) /* Accept all unicast packet */ + + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ + +/* 2 SYS_ISO_CTRL */ +#define ISO_MD2PP BIT(0) +#define ISO_UA2USB BIT(1) +#define ISO_UD2CORE BIT(2) +#define ISO_PA2PCIE BIT(3) +#define ISO_PD2CORE BIT(4) +#define ISO_IP2MAC BIT(5) +#define ISO_DIOP BIT(6) +#define ISO_DIOE BIT(7) +#define ISO_EB2CORE BIT(8) +#define ISO_DIOR BIT(9) +#define PWC_EV12V BIT(15) + + +/* 2 SYS_FUNC_EN */ +#define FEN_BBRSTB BIT(0) +#define FEN_BB_GLB_RSTn BIT(1) +#define FEN_USBA BIT(2) +#define FEN_UPLL BIT(3) +#define FEN_USBD BIT(4) +#define FEN_DIO_PCIE BIT(5) +#define FEN_PCIEA BIT(6) +#define FEN_PPLL BIT(7) +#define FEN_PCIED BIT(8) +#define FEN_DIOE BIT(9) +#define FEN_CPUEN BIT(10) +#define FEN_DCORE BIT(11) +#define FEN_ELDR BIT(12) +#define FEN_EN_25_1 BIT(13) +#define FEN_HWPDN BIT(14) +#define FEN_MREGEN BIT(15) + +/* 2 APS_FSMCO */ +#define PFM_LDALL BIT(0) +#define PFM_ALDN BIT(1) +#define PFM_LDKP BIT(2) +#define PFM_WOWL BIT(3) +#define EnPDN BIT(4) +#define PDN_PL BIT(5) +#define APFM_ONMAC BIT(8) +#define APFM_OFF BIT(9) +#define APFM_RSM BIT(10) +#define AFSM_HSUS BIT(11) +#define AFSM_PCIE BIT(12) +#define APDM_MAC BIT(13) +#define APDM_HOST BIT(14) +#define APDM_HPDN BIT(15) +#define RDY_MACON BIT(16) +#define SUS_HOST BIT(17) +#define ROP_ALD BIT(20) +#define ROP_PWR BIT(21) +#define ROP_SPS BIT(22) +#define SOP_MRST BIT(25) +#define SOP_FUSE BIT(26) +#define SOP_ABG BIT(27) +#define SOP_AMB BIT(28) +#define SOP_RCK BIT(29) +#define SOP_A8M BIT(30) +#define XOP_BTCK BIT(31) + +/* 2 SYS_CLKR */ +#define ANAD16V_EN BIT(0) +#define ANA8M BIT(1) +#define MACSLP BIT(4) +#define LOADER_CLK_EN BIT(5) + + +/* 2 9346CR /REG_SYS_EEPROM_CTRL */ +#define BOOT_FROM_EEPROM BIT(4) +#define EEPROMSEL BIT(4) +#define EEPROM_EN BIT(5) + + +/* 2 RF_CTRL */ +#define RF_EN BIT(0) +#define RF_RSTB BIT(1) +#define RF_SDMRSTB BIT(2) + + +/* 2 LDOV12D_CTRL */ +#define LDV12_EN BIT(0) +#define LDV12_SDBY BIT(1) +#define LPLDO_HSM BIT(2) +#define LPLDO_LSM_DIS BIT(3) +#define _LDV12_VADJ(x) (((x) & 0xF) << 4) + + + +/* 2 EFUSE_TEST (For RTL8723 partially) */ +#define EF_TRPT BIT(7) +#define EF_CELL_SEL (BIT(8) | BIT(9)) /* 00: Wifi Efuse, 01: BT Efuse0, 10: BT Efuse1, 11: BT Efuse2 */ +#define LDOE25_EN BIT(31) +#define EFUSE_SEL(x) (((x) & 0x3) << 8) +#define EFUSE_SEL_MASK 0x300 +#define EFUSE_WIFI_SEL_0 0x0 +#define EFUSE_BT_SEL_0 0x1 +#define EFUSE_BT_SEL_1 0x2 +#define EFUSE_BT_SEL_2 0x3 + +/* 2 REG_GPIO_INTM (Offset 0x0048) */ +#define BIT_EXTWOL_EN BIT(16) + +/* 2 REG_LED_CFG (Offset 0x004C) */ +#define BIT_SW_SPDT_SEL BIT(22) + +/* 2 REG_SW_GPIO_SHARE_CTRL_0 (Offset 0x1038) */ +#define BIT_BTGP_WAKE_LOC (BIT(10) | BIT(11)) +#define BIT_SW_GPIO_FUNC BIT(0) + +/* 2 REG_SW_GPIO_SHARE_CTRL_1 (Offset 0x103C) */ +#define BIT_WLMAC_DBG_LOC (BIT(9) | BIT(10)) +#define BIT_WL_GPIO_SEL (BIT(30) | BIT(31)) + +/* 2 8051FWDL + * 2 MCUFWDL */ +#define MCUFWDL_EN BIT(0) +#define MCUFWDL_RDY BIT(1) +#define FWDL_ChkSum_rpt BIT(2) +#define MACINI_RDY BIT(3) +#define BBINI_RDY BIT(4) +#define RFINI_RDY BIT(5) +#define WINTINI_RDY BIT(6) +#define RAM_DL_SEL BIT(7) +#define CPU_DL_READY BIT(15) /* add flag by gw for fw download ready 20130826 */ +#define ROM_DLEN BIT(19) +#define CPRST BIT(23) + + +/* 2 REG_SYS_CFG */ +#define XCLK_VLD BIT(0) +#define ACLK_VLD BIT(1) +#define UCLK_VLD BIT(2) +#define PCLK_VLD BIT(3) +#define PCIRSTB BIT(4) +#define V15_VLD BIT(5) +#define SW_OFFLOAD_EN BIT(7) +#define SIC_IDLE BIT(8) +#define BD_MAC2 BIT(9) +#define BD_MAC1 BIT(10) +#define IC_MACPHY_MODE BIT(11) +#define CHIP_VER (BIT(12) | BIT(13) | BIT(14) | BIT(15)) +#define BT_FUNC BIT(16) +#define VENDOR_ID BIT(19) +#define EXT_VENDOR_ID (BIT(18) | BIT(19)) /* Currently only for RTL8723B */ +#define PAD_HWPD_IDN BIT(22) +#define TRP_VAUX_EN BIT(23) /* RTL ID */ +#define TRP_BT_EN BIT(24) +#define BD_PKG_SEL BIT(25) +#define BD_HCI_SEL BIT(26) +#define TYPE_ID BIT(27) +#define RF_TYPE_ID BIT(27) + +#define RTL_ID BIT(23) /* TestChip ID, 1:Test(RLE); 0:MP(RL) */ +#define SPS_SEL BIT(24) /* 1:LDO regulator mode; 0:Switching regulator mode */ + + +#define CHIP_VER_RTL_MASK 0xF000 /* Bit 12 ~ 15 */ +#define CHIP_VER_RTL_SHIFT 12 +#define EXT_VENDOR_ID_SHIFT 18 + +/* 2 REG_GPIO_OUTSTS (For RTL8723 only) */ +#define EFS_HCI_SEL (BIT(0) | BIT(1)) +#define PAD_HCI_SEL (BIT(2) | BIT(3)) +#define HCI_SEL (BIT(4) | BIT(5)) +#define PKG_SEL_HCI BIT(6) +#define FEN_GPS BIT(7) +#define FEN_BT BIT(8) +#define FEN_WL BIT(9) +#define FEN_PCI BIT(10) +#define FEN_USB BIT(11) +#define BTRF_HWPDN_N BIT(12) +#define WLRF_HWPDN_N BIT(13) +#define PDN_BT_N BIT(14) +#define PDN_GPS_N BIT(15) +#define BT_CTL_HWPDN BIT(16) +#define GPS_CTL_HWPDN BIT(17) +#define PPHY_SUSB BIT(20) +#define UPHY_SUSB BIT(21) +#define PCI_SUSEN BIT(22) +#define USB_SUSEN BIT(23) +#define RF_RL_ID (BIT(31) | BIT(30) | BIT(29) | BIT(28)) + + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ + +/* 2 Function Enable Registers + * 2 CR */ +#define HCI_TXDMA_EN BIT(0) +#define HCI_RXDMA_EN BIT(1) +#define TXDMA_EN BIT(2) +#define RXDMA_EN BIT(3) +#define PROTOCOL_EN BIT(4) +#define SCHEDULE_EN BIT(5) +#define MACTXEN BIT(6) +#define MACRXEN BIT(7) +#define ENSWBCN BIT(8) +#define ENSEC BIT(9) +#define CALTMR_EN BIT(10) /* 32k CAL TMR enable */ + +/* Network type */ +#define _NETTYPE(x) (((x) & 0x3) << 16) +#define MASK_NETTYPE 0x30000 +#define NT_NO_LINK 0x0 +#define NT_LINK_AD_HOC 0x1 +#define NT_LINK_AP 0x2 +#define NT_AS_AP 0x3 + +/* 2 PBP - Page Size Register */ +#define GET_RX_PAGE_SIZE(value) ((value) & 0xF) +#define GET_TX_PAGE_SIZE(value) (((value) & 0xF0) >> 4) +#define _PSRX_MASK 0xF +#define _PSTX_MASK 0xF0 +#define _PSRX(x) (x) +#define _PSTX(x) ((x) << 4) + +#define PBP_64 0x0 +#define PBP_128 0x1 +#define PBP_256 0x2 +#define PBP_512 0x3 +#define PBP_1024 0x4 + + +/* 2 TX/RXDMA */ +#define RXDMA_ARBBW_EN BIT(0) +#define RXSHFT_EN BIT(1) +#define RXDMA_AGG_EN BIT(2) +#define QS_VO_QUEUE BIT(8) +#define QS_VI_QUEUE BIT(9) +#define QS_BE_QUEUE BIT(10) +#define QS_BK_QUEUE BIT(11) +#define QS_MANAGER_QUEUE BIT(12) +#define QS_HIGH_QUEUE BIT(13) + +#define HQSEL_VOQ BIT(0) +#define HQSEL_VIQ BIT(1) +#define HQSEL_BEQ BIT(2) +#define HQSEL_BKQ BIT(3) +#define HQSEL_MGTQ BIT(4) +#define HQSEL_HIQ BIT(5) + +/* For normal driver, 0x10C */ +#define _TXDMA_CMQ_MAP(x) (((x) & 0x3) << 16) +#define _TXDMA_HIQ_MAP(x) (((x) & 0x3) << 14) +#define _TXDMA_MGQ_MAP(x) (((x) & 0x3) << 12) +#define _TXDMA_BKQ_MAP(x) (((x) & 0x3) << 10) +#define _TXDMA_BEQ_MAP(x) (((x) & 0x3) << 8) +#define _TXDMA_VIQ_MAP(x) (((x) & 0x3) << 6) +#define _TXDMA_VOQ_MAP(x) (((x) & 0x3) << 4) + +#define QUEUE_EXTRA 0 +#define QUEUE_LOW 1 +#define QUEUE_NORMAL 2 +#define QUEUE_HIGH 3 +#define QUEUE_EXTRA_1 4 +#define QUEUE_EXTRA_2 5 + +/* 2 TRXFF_BNDY */ + + +/* 2 LLT_INIT */ +#define _LLT_NO_ACTIVE 0x0 +#define _LLT_WRITE_ACCESS 0x1 +#define _LLT_READ_ACCESS 0x2 + +#define _LLT_INIT_DATA(x) ((x) & 0xFF) +#define _LLT_INIT_ADDR(x) (((x) & 0xFF) << 8) +#define _LLT_OP(x) (((x) & 0x3) << 30) +#define _LLT_OP_VALUE(x) (((x) >> 30) & 0x3) + + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ +/* 2 RQPN */ +#define _HPQ(x) ((x) & 0xFF) +#define _LPQ(x) (((x) & 0xFF) << 8) +#define _PUBQ(x) (((x) & 0xFF) << 16) +#define _NPQ(x) ((x) & 0xFF) /* NOTE: in RQPN_NPQ register */ +#define _EPQ(x) (((x) & 0xFF) << 16) /* NOTE: in RQPN_EPQ register */ + + +#define HPQ_PUBLIC_DIS BIT(24) +#define LPQ_PUBLIC_DIS BIT(25) +#define LD_RQPN BIT(31) + + +/* 2 TDECTL */ +#define BLK_DESC_NUM_SHIFT 4 +#define BLK_DESC_NUM_MASK 0xF + + +/* 2 TXDMA_OFFSET_CHK */ +#define DROP_DATA_EN BIT(9) + +/* 2 AUTO_LLT */ +#define BIT_SHIFT_TXPKTNUM 24 +#define BIT_MASK_TXPKTNUM 0xff +#define BIT_TXPKTNUM(x) (((x) & BIT_MASK_TXPKTNUM) << BIT_SHIFT_TXPKTNUM) + +#define BIT_TDE_DBG_SEL BIT(23) +#define BIT_AUTO_INIT_LLT BIT(16) + +#define BIT_SHIFT_Tx_OQT_free_space 8 +#define BIT_MASK_Tx_OQT_free_space 0xff +#define BIT_Tx_OQT_free_space(x) (((x) & BIT_MASK_Tx_OQT_free_space) << BIT_SHIFT_Tx_OQT_free_space) + + +/* ----------------------------------------------------- + * + * 0x0120h ~ 0x0123h RX DMA Configuration + * + * ----------------------------------------------------- */ +#define BIT_FS_RXDONE_INT_EN BIT(16) + + +/* REG_RXPKT_NUM (Offset 0x0284) */ +#define BIT_RW_RELEASE_EN BIT(18) + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x028Bh RX DMA Configuration + * + * ----------------------------------------------------- */ + +/* 2 REG_RXDMA_CONTROL, 0x0286h + * Write only. When this bit is set, RXDMA will decrease RX PKT counter by one. Before + * this bit is polled, FW shall update RXFF_RD_PTR first. This register is write pulse and auto clear. + * #define RXPKT_RELEASE_POLL BIT(0) + * Read only. When RXMA finishes on-going DMA operation, RXMDA will report idle state in + * this bit. FW can start releasing packets after RXDMA entering idle mode. + * #define RXDMA_IDLE BIT(1) + * When this bit is set, RXDMA will enter this mode after on-going RXDMA packet to host + * completed, and stop DMA packet to host. RXDMA will then report Default: 0; + * #define RW_RELEASE_EN BIT(2) */ + +/* 2 REG_RXPKT_NUM, 0x0284 */ +#define RXPKT_RELEASE_POLL BIT(16) +#define RXDMA_IDLE BIT(17) +#define RW_RELEASE_EN BIT(18) + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +/* 2 FWHW_TXQ_CTRL */ +#define EN_AMPDU_RTY_NEW BIT(7) + + +/* 2 SPEC SIFS */ +#define _SPEC_SIFS_CCK(x) ((x) & 0xFF) +#define _SPEC_SIFS_OFDM(x) (((x) & 0xFF) << 8) + +/* 2 RL */ +#define BIT_SHIFT_SRL 8 +#define BIT_MASK_SRL 0x3f +#define BIT_SRL(x) (((x) & BIT_MASK_SRL) << BIT_SHIFT_SRL) + +#define BIT_SHIFT_LRL 0 +#define BIT_MASK_LRL 0x3f +#define BIT_LRL(x) (((x) & BIT_MASK_LRL) << BIT_SHIFT_LRL) + +#define RL_VAL_AP 7 +#ifdef CONFIG_RTW_CUSTOMIZE_RLSTA +#define RL_VAL_STA CONFIG_RTW_CUSTOMIZE_RLSTA +#else +#define RL_VAL_STA 0x30 +#endif +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ + +/* 2 EDCA setting */ +#define AC_PARAM_TXOP_LIMIT_OFFSET 16 +#define AC_PARAM_ECW_MAX_OFFSET 12 +#define AC_PARAM_ECW_MIN_OFFSET 8 +#define AC_PARAM_AIFS_OFFSET 0 + +/* 2 BCN_CTRL */ +#define EN_TXBCN_RPT BIT(2) +#define EN_BCN_FUNCTION BIT(3) +#define STOP_BCNQ BIT(6) +#define DIS_RX_BSSID_FIT BIT(6) + +#define DIS_ATIM BIT(0) +#define DIS_BCNQ_SUB BIT(1) +#define DIS_TSF_UDT BIT(4) + +/* 2 ACMHWCTRL */ +#define AcmHw_HwEn BIT(0) +#define AcmHw_VoqEn BIT(1) +#define AcmHw_ViqEn BIT(2) +#define AcmHw_BeqEn BIT(3) +#define AcmHw_VoqStatus BIT(5) +#define AcmHw_ViqStatus BIT(6) +#define AcmHw_BeqStatus BIT(7) + +/* 2 */ /* REG_DUAL_TSF_RST (0x553) */ +#define DUAL_TSF_RST_P2P BIT(4) + +/* 2 */ /* REG_NOA_DESC_SEL (0x5CF) */ +#define NOA_DESC_SEL_0 0 +#define NOA_DESC_SEL_1 BIT(4) + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ + +/* 2 APSD_CTRL */ +#define APSDOFF BIT(6) + +/* 2 TCR */ +#define TSFRST BIT(0) +#define DIS_GCLK BIT(1) +#define PAD_SEL BIT(2) +#define PWR_ST BIT(6) +#define PWRBIT_OW_EN BIT(7) +#define ACRC BIT(8) +#define CFENDFORM BIT(9) +#define ICV BIT(10) + + +/* 2 RCR */ +#define AAP BIT(0) +#define APM BIT(1) +#define AM BIT(2) +#define AB BIT(3) +#define ADD3 BIT(4) +#define APWRMGT BIT(5) +#define CBSSID BIT(6) +#define CBSSID_DATA BIT(6) +#define CBSSID_BCN BIT(7) +#define ACRC32 BIT(8) +#define AICV BIT(9) +#define ADF BIT(11) +#define ACF BIT(12) +#define AMF BIT(13) +#define HTC_LOC_CTRL BIT(14) +#define UC_DATA_EN BIT(16) +#define BM_DATA_EN BIT(17) +#define MFBEN BIT(22) +#define LSIGEN BIT(23) +#define EnMBID BIT(24) +#define FORCEACK BIT(26) +#define APP_BASSN BIT(27) +#define APP_PHYSTS BIT(28) +#define APP_ICV BIT(29) +#define APP_MIC BIT(30) +#define APP_FCS BIT(31) + + +/* 2 SECCFG */ +#define SCR_TxUseDK BIT(0) /* Force Tx Use Default Key */ +#define SCR_RxUseDK BIT(1) /* Force Rx Use Default Key */ +#define SCR_TxEncEnable BIT(2) /* Enable Tx Encryption */ +#define SCR_RxDecEnable BIT(3) /* Enable Rx Decryption */ +#define SCR_SKByA2 BIT(4) /* Search kEY BY A2 */ +#define SCR_NoSKMC BIT(5) /* No Key Search Multicast */ +#define SCR_TXBCUSEDK BIT(6) /* Force Tx Broadcast packets Use Default Key */ +#define SCR_RXBCUSEDK BIT(7) /* Force Rx Broadcast packets Use Default Key */ +#define SCR_CHK_KEYID BIT(8) +#define SCR_CHK_BMC BIT(9) /* add option to support a2+keyid+bcm */ + +/*REG_MBIDCAMCFG (Offset 0x0628/0x62C)*/ +#define BIT_MBIDCAM_POLL BIT(31) +#define BIT_MBIDCAM_WT_EN BIT(30) + +#define MBIDCAM_ADDR_MASK 0x1F +#define MBIDCAM_ADDR_SHIFT 24 + +#define BIT_MBIDCAM_VALID BIT(23) +#define BIT_LSIC_TXOP_EN BIT(17) +#define BIT_CTS_EN BIT(16) + +/*REG_RXFLTMAP1 (Offset 0x6A2)*/ +#define BIT_CTRLFLT10EN BIT(10) /*PS-POLL*/ + +/*REG_WLAN_ACT_MASK_CTRL_1 (Offset 0x76C)*/ +#define EN_PORT_0_FUNCTION BIT(12) +#define EN_PORT_1_FUNCTION BIT(13) + +/* ----------------------------------------------------- + * + * SDIO Bus Specification + * + * ----------------------------------------------------- */ + +/* I/O bus domain address mapping */ +#define SDIO_LOCAL_BASE 0x10250000 +#define WLAN_IOREG_BASE 0x10260000 +#define FIRMWARE_FIFO_BASE 0x10270000 +#define TX_HIQ_BASE 0x10310000 +#define TX_MIQ_BASE 0x10320000 +#define TX_LOQ_BASE 0x10330000 +#define TX_EPQ_BASE 0x10350000 +#define RX_RX0FF_BASE 0x10340000 + +/* SDIO host local register space mapping. */ +#define SDIO_LOCAL_MSK 0x0FFF +#define WLAN_IOREG_MSK 0x7FFF +#define WLAN_FIFO_MSK 0x1FFF /* Aggregation Length[12:0] */ +#define WLAN_RX0FF_MSK 0x0003 + +#define SDIO_WITHOUT_REF_DEVICE_ID 0 /* Without reference to the SDIO Device ID */ +#define SDIO_LOCAL_DEVICE_ID 0 /* 0b[16], 000b[15:13] */ +#define WLAN_TX_HIQ_DEVICE_ID 4 /* 0b[16], 100b[15:13] */ +#define WLAN_TX_MIQ_DEVICE_ID 5 /* 0b[16], 101b[15:13] */ +#define WLAN_TX_LOQ_DEVICE_ID 6 /* 0b[16], 110b[15:13] */ +#define WLAN_TX_EXQ_DEVICE_ID 3 /* 0b[16], 011b[15:13] */ +#define WLAN_RX0FF_DEVICE_ID 7 /* 0b[16], 111b[15:13] */ +#define WLAN_IOREG_DEVICE_ID 8 /* 1b[16] */ + +/* SDIO Tx Free Page Index */ +#define HI_QUEUE_IDX 0 +#define MID_QUEUE_IDX 1 +#define LOW_QUEUE_IDX 2 +#define PUBLIC_QUEUE_IDX 3 + +#define SDIO_MAX_TX_QUEUE 3 /* HIQ, MIQ and LOQ */ +#define SDIO_MAX_RX_QUEUE 1 + +#define SDIO_REG_TX_CTRL 0x0000 /* SDIO Tx Control */ +#define SDIO_REG_TIMEOUT 0x0002/*SDIO status timeout*/ +#define SDIO_REG_HIMR 0x0014 /* SDIO Host Interrupt Mask */ +#define SDIO_REG_HISR 0x0018 /* SDIO Host Interrupt Service Routine */ +#define SDIO_REG_HCPWM 0x0019 /* HCI Current Power Mode */ +#define SDIO_REG_RX0_REQ_LEN 0x001C /* RXDMA Request Length */ +#define SDIO_REG_OQT_FREE_PG 0x001E /* OQT Free Page */ +#define SDIO_REG_FREE_TXPG 0x0020 /* Free Tx Buffer Page */ +#define SDIO_REG_HCPWM1 0x0024 /* HCI Current Power Mode 1 */ +#define SDIO_REG_HCPWM2 0x0026 /* HCI Current Power Mode 2 */ +#define SDIO_REG_FREE_TXPG_SEQ 0x0028 /* Free Tx Page Sequence */ +#define SDIO_REG_HTSFR_INFO 0x0030 /* HTSF Informaion */ +#define SDIO_REG_HRPWM1 0x0080 /* HCI Request Power Mode 1 */ +#define SDIO_REG_HRPWM2 0x0082 /* HCI Request Power Mode 2 */ +#define SDIO_REG_HPS_CLKR 0x0084 /* HCI Power Save Clock */ +#define SDIO_REG_HSUS_CTRL 0x0086 /* SDIO HCI Suspend Control */ +#define SDIO_REG_HIMR_ON 0x0090 /* SDIO Host Extension Interrupt Mask Always */ +#define SDIO_REG_HISR_ON 0x0091 /* SDIO Host Extension Interrupt Status Always */ + +#define SDIO_HIMR_DISABLED 0 + +/* RTL8723/RTL8188E SDIO Host Interrupt Mask Register */ +#define SDIO_HIMR_RX_REQUEST_MSK BIT(0) +#define SDIO_HIMR_AVAL_MSK BIT(1) +#define SDIO_HIMR_TXERR_MSK BIT(2) +#define SDIO_HIMR_RXERR_MSK BIT(3) +#define SDIO_HIMR_TXFOVW_MSK BIT(4) +#define SDIO_HIMR_RXFOVW_MSK BIT(5) +#define SDIO_HIMR_TXBCNOK_MSK BIT(6) +#define SDIO_HIMR_TXBCNERR_MSK BIT(7) +#define SDIO_HIMR_BCNERLY_INT_MSK BIT(16) +#define SDIO_HIMR_C2HCMD_MSK BIT(17) +#define SDIO_HIMR_CPWM1_MSK BIT(18) +#define SDIO_HIMR_CPWM2_MSK BIT(19) +#define SDIO_HIMR_HSISR_IND_MSK BIT(20) +#define SDIO_HIMR_GTINT3_IND_MSK BIT(21) +#define SDIO_HIMR_GTINT4_IND_MSK BIT(22) +#define SDIO_HIMR_PSTIMEOUT_MSK BIT(23) +#define SDIO_HIMR_OCPINT_MSK BIT(24) +#define SDIO_HIMR_ATIMEND_MSK BIT(25) +#define SDIO_HIMR_ATIMEND_E_MSK BIT(26) +#define SDIO_HIMR_CTWEND_MSK BIT(27) + +/* RTL8188E SDIO Specific */ +#define SDIO_HIMR_MCU_ERR_MSK BIT(28) +#define SDIO_HIMR_TSF_BIT32_TOGGLE_MSK BIT(29) + +/* SDIO Host Interrupt Service Routine */ +#define SDIO_HISR_RX_REQUEST BIT(0) +#define SDIO_HISR_AVAL BIT(1) +#define SDIO_HISR_TXERR BIT(2) +#define SDIO_HISR_RXERR BIT(3) +#define SDIO_HISR_TXFOVW BIT(4) +#define SDIO_HISR_RXFOVW BIT(5) +#define SDIO_HISR_TXBCNOK BIT(6) +#define SDIO_HISR_TXBCNERR BIT(7) +#define SDIO_HISR_BCNERLY_INT BIT(16) +#define SDIO_HISR_C2HCMD BIT(17) +#define SDIO_HISR_CPWM1 BIT(18) +#define SDIO_HISR_CPWM2 BIT(19) +#define SDIO_HISR_HSISR_IND BIT(20) +#define SDIO_HISR_GTINT3_IND BIT(21) +#define SDIO_HISR_GTINT4_IND BIT(22) +#define SDIO_HISR_PSTIMEOUT BIT(23) +#define SDIO_HISR_OCPINT BIT(24) +#define SDIO_HISR_ATIMEND BIT(25) +#define SDIO_HISR_ATIMEND_E BIT(26) +#define SDIO_HISR_CTWEND BIT(27) + +/* RTL8188E SDIO Specific */ +#define SDIO_HISR_MCU_ERR BIT(28) +#define SDIO_HISR_TSF_BIT32_TOGGLE BIT(29) + +#define MASK_SDIO_HISR_CLEAR (SDIO_HISR_TXERR |\ + SDIO_HISR_RXERR |\ + SDIO_HISR_TXFOVW |\ + SDIO_HISR_RXFOVW |\ + SDIO_HISR_TXBCNOK |\ + SDIO_HISR_TXBCNERR |\ + SDIO_HISR_C2HCMD |\ + SDIO_HISR_CPWM1 |\ + SDIO_HISR_CPWM2 |\ + SDIO_HISR_HSISR_IND |\ + SDIO_HISR_GTINT3_IND |\ + SDIO_HISR_GTINT4_IND |\ + SDIO_HISR_PSTIMEOUT |\ + SDIO_HISR_OCPINT) + +/* SDIO HCI Suspend Control Register */ +#define HCI_RESUME_PWR_RDY BIT(1) +#define HCI_SUS_CTRL BIT(0) + +/* SDIO Tx FIFO related */ +#define SDIO_TX_FREE_PG_QUEUE 4 /* The number of Tx FIFO free page */ +#define SDIO_TX_FIFO_PAGE_SZ 128 + +/* indirect access */ +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +#define SDIO_REG_INDIRECT_REG_CFG 0x40 +#define SDIO_REG_INDIRECT_REG_DATA 0x44 +#define SET_INDIRECT_REG_ADDR(_cmd, _addr) SET_BITS_TO_LE_2BYTE(((u8 *)(_cmd)) + 0, 0, 16, (_addr)) +#define SET_INDIRECT_REG_SIZE_1BYTE(_cmd) SET_BITS_TO_LE_1BYTE(((u8 *)(_cmd)) + 2, 0, 2, 0) +#define SET_INDIRECT_REG_SIZE_2BYTE(_cmd) SET_BITS_TO_LE_1BYTE(((u8 *)(_cmd)) + 2, 0, 2, 1) +#define SET_INDIRECT_REG_SIZE_4BYTE(_cmd) SET_BITS_TO_LE_1BYTE(((u8 *)(_cmd)) + 2, 0, 2, 2) +#define SET_INDIRECT_REG_WRITE(_cmd) SET_BITS_TO_LE_1BYTE(((u8 *)(_cmd)) + 2, 2, 1, 1) +#define SET_INDIRECT_REG_READ(_cmd) SET_BITS_TO_LE_1BYTE(((u8 *)(_cmd)) + 2, 3, 1, 1) +#define GET_INDIRECT_REG_RDY(_cmd) LE_BITS_TO_1BYTE(((u8 *)(_cmd)) + 2, 4, 1) +#endif/*CONFIG_SDIO_INDIRECT_ACCESS*/ + +#ifdef CONFIG_SDIO_HCI + #define MAX_TX_AGG_PACKET_NUMBER 0x8 +#else + #define MAX_TX_AGG_PACKET_NUMBER 0xFF + #define MAX_TX_AGG_PACKET_NUMBER_8812 64 +#endif + +/* ----------------------------------------------------- + * + * 0xFE00h ~ 0xFE55h USB Configuration + * + * ----------------------------------------------------- */ + +/* 2 USB Information (0xFE17) */ +#define USB_IS_HIGH_SPEED 0 +#define USB_IS_FULL_SPEED 1 +#define USB_SPEED_MASK BIT(5) + +#define USB_NORMAL_SIE_EP_MASK 0xF +#define USB_NORMAL_SIE_EP_SHIFT 4 + +/* 2 Special Option */ +#define USB_AGG_EN BIT(3) + +/* 0; Use interrupt endpoint to upload interrupt pkt + * 1; Use bulk endpoint to upload interrupt pkt, */ +#define INT_BULK_SEL BIT(4) + +/* 2REG_C2HEVT_CLEAR */ +#define C2H_EVT_HOST_CLOSE 0x00 /* Set by driver and notify FW that the driver has read the C2H command message */ +#define C2H_EVT_FW_CLOSE 0xFF /* Set by FW indicating that FW had set the C2H command message and it's not yet read by driver. */ + + +/* 2REG_MULTI_FUNC_CTRL(For RTL8723 Only) */ +#define WL_HWPDN_EN BIT(0) /* Enable GPIO[9] as WiFi HW PDn source */ +#define WL_HWPDN_SL BIT(1) /* WiFi HW PDn polarity control */ +#define WL_FUNC_EN BIT(2) /* WiFi function enable */ +#define WL_HWROF_EN BIT(3) /* Enable GPIO[9] as WiFi RF HW PDn source */ +#define BT_HWPDN_EN BIT(16) /* Enable GPIO[11] as BT HW PDn source */ +#define BT_HWPDN_SL BIT(17) /* BT HW PDn polarity control */ +#define BT_FUNC_EN BIT(18) /* BT function enable */ +#define BT_HWROF_EN BIT(19) /* Enable GPIO[11] as BT/GPS RF HW PDn source */ +#define GPS_HWPDN_EN BIT(20) /* Enable GPIO[10] as GPS HW PDn source */ +#define GPS_HWPDN_SL BIT(21) /* GPS HW PDn polarity control */ +#define GPS_FUNC_EN BIT(22) /* GPS function enable */ + +/* 3 REG_LIFECTRL_CTRL */ +#define HAL92C_EN_PKT_LIFE_TIME_BK BIT(3) +#define HAL92C_EN_PKT_LIFE_TIME_BE BIT(2) +#define HAL92C_EN_PKT_LIFE_TIME_VI BIT(1) +#define HAL92C_EN_PKT_LIFE_TIME_VO BIT(0) + +#define HAL92C_MSDU_LIFE_TIME_UNIT 128 /* in us, said by Tim. */ + +/* 2 8192D PartNo. */ +#define PARTNO_92D_NIC (BIT7 | BIT6) +#define PARTNO_92D_NIC_REMARK (BIT5 | BIT4) +#define PARTNO_SINGLE_BAND_VS BIT(3) +#define PARTNO_SINGLE_BAND_VS_REMARK BIT(1) +#define PARTNO_CONCURRENT_BAND_VC (BIT3 | BIT2) +#define PARTNO_CONCURRENT_BAND_VC_REMARK (BIT1 | BIT0) + +/* ******************************************************** + * General definitions + * ******************************************************** */ + +#ifdef CONFIG_USB_HCI + #define LAST_ENTRY_OF_TX_PKT_BUFFER_8188E(__Adapter) (175) +#else + #define LAST_ENTRY_OF_TX_PKT_BUFFER_8188E(__Adapter) (IS_VENDOR_8188E_I_CUT_SERIES(__Adapter) ? 255 : 175) +#endif +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8812 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8723B 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8192C 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8703B 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_DUAL_MAC 127 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8188F 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8188GTV 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8723D 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8710B 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8192F 255 +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8723F 255 +#define POLLING_LLT_THRESHOLD 20 +#if defined(CONFIG_RTL8723B) && defined(CONFIG_PCI_HCI) + #define POLLING_READY_TIMEOUT_COUNT 6000 +#else + #define POLLING_READY_TIMEOUT_COUNT 1000 +#endif + + +/* GPIO BIT */ +#define HAL_8812A_HW_GPIO_WPS_BIT BIT(2) +#define HAL_8192C_HW_GPIO_WPS_BIT BIT(2) +#define HAL_8192EU_HW_GPIO_WPS_BIT BIT(7) +#define HAL_8188E_HW_GPIO_WPS_BIT BIT(7) + +#endif /* __HAL_COMMON_H__ */ diff --git a/include/hal_data.h b/include/hal_data.h new file mode 100644 index 0000000..3262436 --- /dev/null +++ b/include/hal_data.h @@ -0,0 +1,881 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_DATA_H__ +#define __HAL_DATA_H__ + +#if 1/* def CONFIG_SINGLE_IMG */ + +#include "../hal/phydm/phydm_precomp.h" +#ifdef CONFIG_BT_COEXIST + #include +#endif + #include + +#ifdef CONFIG_SDIO_HCI + #include +#endif +#ifdef CONFIG_GSPI_HCI + #include +#endif + +#if defined(CONFIG_RTW_ACS) || defined(CONFIG_BACKGROUND_NOISE_MONITOR) +#include "../hal/hal_dm_acs.h" +#endif + +/* + * For RTL8723 WiFi/BT/GPS multi-function configuration. 2010.10.06. + * */ +typedef enum _RT_MULTI_FUNC { + RT_MULTI_FUNC_NONE = 0x00, + RT_MULTI_FUNC_WIFI = 0x01, + RT_MULTI_FUNC_BT = 0x02, + RT_MULTI_FUNC_GPS = 0x04, +} RT_MULTI_FUNC, *PRT_MULTI_FUNC; +/* + * For RTL8723 WiFi PDn/GPIO polarity control configuration. 2010.10.08. + * */ +typedef enum _RT_POLARITY_CTL { + RT_POLARITY_LOW_ACT = 0, + RT_POLARITY_HIGH_ACT = 1, +} RT_POLARITY_CTL, *PRT_POLARITY_CTL; + +/* For RTL8723 regulator mode. by tynli. 2011.01.14. */ +typedef enum _RT_REGULATOR_MODE { + RT_SWITCHING_REGULATOR = 0, + RT_LDO_REGULATOR = 1, +} RT_REGULATOR_MODE, *PRT_REGULATOR_MODE; + +/* + * Interface type. + * */ +typedef enum _INTERFACE_SELECT_PCIE { + INTF_SEL0_SOLO_MINICARD = 0, /* WiFi solo-mCard */ + INTF_SEL1_BT_COMBO_MINICARD = 1, /* WiFi+BT combo-mCard */ + INTF_SEL2_PCIe = 2, /* PCIe Card */ +} INTERFACE_SELECT_PCIE, *PINTERFACE_SELECT_PCIE; + + +typedef enum _INTERFACE_SELECT_USB { + INTF_SEL0_USB = 0, /* USB */ + INTF_SEL1_USB_High_Power = 1, /* USB with high power PA */ + INTF_SEL2_MINICARD = 2, /* Minicard */ + INTF_SEL3_USB_Solo = 3, /* USB solo-Slim module */ + INTF_SEL4_USB_Combo = 4, /* USB Combo-Slim module */ + INTF_SEL5_USB_Combo_MF = 5, /* USB WiFi+BT Multi-Function Combo, i.e., Proprietary layout(AS-VAU) which is the same as SDIO card */ +} INTERFACE_SELECT_USB, *PINTERFACE_SELECT_USB; + +typedef enum _RT_AMPDU_BRUST_MODE { + RT_AMPDU_BRUST_NONE = 0, + RT_AMPDU_BRUST_92D = 1, + RT_AMPDU_BRUST_88E = 2, + RT_AMPDU_BRUST_8812_4 = 3, + RT_AMPDU_BRUST_8812_8 = 4, + RT_AMPDU_BRUST_8812_12 = 5, + RT_AMPDU_BRUST_8812_15 = 6, + RT_AMPDU_BRUST_8723B = 7, +} RT_AMPDU_BRUST, *PRT_AMPDU_BRUST_MODE; + +/* Tx Power Limit Table Size */ +#define MAX_REGULATION_NUM 4 +#define MAX_RF_PATH_NUM_IN_POWER_LIMIT_TABLE 4 +#define MAX_2_4G_BANDWIDTH_NUM 2 +#define MAX_RATE_SECTION_NUM 10 +#define MAX_5G_BANDWIDTH_NUM 4 + +#define NUM_OF_TARGET_TXPWR_2G 10 /* CCK:1, OFDM:1, HT:4, VHT:4 */ +#define NUM_OF_TARGET_TXPWR_5G 9 /* OFDM:1, HT:4, VHT:4 */ + +#ifdef RTW_RX_AGGREGATION +typedef enum _RX_AGG_MODE { + RX_AGG_DISABLE, + RX_AGG_DMA, + RX_AGG_USB, + RX_AGG_MIX +} RX_AGG_MODE; + +/* #define MAX_RX_DMA_BUFFER_SIZE 10240 */ /* 10K for 8192C RX DMA buffer */ + +#endif /* RTW_RX_AGGREGATION */ + +/* E-Fuse */ +#ifdef CONFIG_RTL8188E + #define EFUSE_MAP_SIZE 512 +#endif +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8814A) + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8192E + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8723B + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8814A + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8703B + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8723D + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8188F + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8188GTV + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8710B + #define EFUSE_MAP_SIZE 512 +#endif +#ifdef CONFIG_RTL8192F + #define EFUSE_MAP_SIZE 512 +#endif + +#if defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8814B) + #define EFUSE_MAX_SIZE 1024 +#elif defined(CONFIG_RTL8188E) || defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) || defined(CONFIG_RTL8703B) || defined(CONFIG_RTL8710B) + #define EFUSE_MAX_SIZE 256 +#else + #define EFUSE_MAX_SIZE 512 +#endif +/* end of E-Fuse */ + +#define Mac_OFDM_OK 0x00000000 +#define Mac_OFDM_Fail 0x10000000 +#define Mac_OFDM_FasleAlarm 0x20000000 +#define Mac_CCK_OK 0x30000000 +#define Mac_CCK_Fail 0x40000000 +#define Mac_CCK_FasleAlarm 0x50000000 +#define Mac_HT_OK 0x60000000 +#define Mac_HT_Fail 0x70000000 +#define Mac_HT_FasleAlarm 0x90000000 +#define Mac_DropPacket 0xA0000000 + +#ifdef CONFIG_RF_POWER_TRIM +#if defined(CONFIG_RTL8723B) + #define REG_RF_BB_GAIN_OFFSET 0x7f + #define RF_GAIN_OFFSET_MASK 0xfffff +#elif defined(CONFIG_RTL8188E) + #define REG_RF_BB_GAIN_OFFSET 0x55 + #define RF_GAIN_OFFSET_MASK 0xfffff +#else + #define REG_RF_BB_GAIN_OFFSET 0x55 + #define RF_GAIN_OFFSET_MASK 0xfffff +#endif /* CONFIG_RTL8723B */ +#endif /*CONFIG_RF_POWER_TRIM*/ + +/* For store initial value of BB register */ +typedef struct _BB_INIT_REGISTER { + u16 offset; + u32 value; + +} BB_INIT_REGISTER, *PBB_INIT_REGISTER; + +#define PAGE_SIZE_128 128 +#define PAGE_SIZE_256 256 +#define PAGE_SIZE_512 512 + +#define HCI_SUS_ENTER 0 +#define HCI_SUS_LEAVING 1 +#define HCI_SUS_LEAVE 2 +#define HCI_SUS_ENTERING 3 +#define HCI_SUS_ERR 4 + +#define EFUSE_FILE_UNUSED 0 +#define EFUSE_FILE_FAILED 1 +#define EFUSE_FILE_LOADED 2 + +#define MACADDR_FILE_UNUSED 0 +#define MACADDR_FILE_FAILED 1 +#define MACADDR_FILE_LOADED 2 + +#define MAX_IQK_INFO_BACKUP_CHNL_NUM 5 +#define MAX_IQK_INFO_BACKUP_REG_NUM 10 + +struct kfree_data_t { + u8 flag; + s8 bb_gain[BB_GAIN_NUM][RF_PATH_MAX]; + +#if CONFIG_IEEE80211_BAND_5GHZ + s8 pa_bias_5g[RF_PATH_MAX]; + s8 pad_bias_5g[RF_PATH_MAX]; +#endif + s8 thermal; +}; + +bool kfree_data_is_bb_gain_empty(struct kfree_data_t *data); + +struct hal_spec_t { + char *ic_name; + u8 macid_num; + + u8 sec_cam_ent_num; + u8 sec_cap; + u8 wow_cap; + u8 macid_cap; + u16 macid_txrpt; + u8 macid_txrpt_pgsz; + + u8 rfpath_num_2g:4; /* used for tx power index path */ + u8 rfpath_num_5g:4; /* used for tx power index path */ + u8 rf_reg_path_num; + u8 rf_reg_path_avail_num; + u8 rf_reg_trx_path_bmp; /* [7:4]TX path bmp, [0:3]RX path bmp */ + u8 max_tx_cnt; + + u8 tx_nss_num:4; + u8 rx_nss_num:4; + + u8 band_cap; /* value of BAND_CAP_XXX */ + u8 bw_cap; /* value of BW_CAP_XXX */ + u8 port_num; + u8 proto_cap; /* value of PROTO_CAP_XXX */ + + u8 txgi_max; /* maximum tx power gain index */ + u8 txgi_pdbm; /* tx power gain index per dBm */ + + u8 wl_func; /* value of WL_FUNC_XXX */ + + u8 tx_aclt_unit_factor; /* how many 32us */ + + u8 rx_tsf_filter:1; + + u8 pg_txpwr_saddr; /* starting address of PG tx power info */ + u8 pg_txgi_diff_factor; /* PG tx power gain index diff to tx power gain index */ + + u8 hci_type; /* value of HCI Type */ +}; + +#define HAL_SPEC_CHK_RF_PATH_2G(_spec, _path) ((_spec)->rfpath_num_2g > (_path)) +#define HAL_SPEC_CHK_RF_PATH_5G(_spec, _path) ((_spec)->rfpath_num_5g > (_path)) +#define HAL_SPEC_CHK_RF_PATH(_spec, _band, _path) ( \ + _band == BAND_ON_2_4G ? HAL_SPEC_CHK_RF_PATH_2G(_spec, _path) : \ + _band == BAND_ON_5G ? HAL_SPEC_CHK_RF_PATH_5G(_spec, _path) : 0) + +#ifdef CONFIG_PHY_CAPABILITY_QUERY +struct phy_spec_t { + u32 trx_cap; + u32 stbc_cap; + u32 ldpc_cap; + u32 txbf_param; + u32 txbf_cap; +}; +#endif +struct hal_iqk_reg_backup { + u8 central_chnl; + u8 bw_mode; + u32 reg_backup[MAX_RF_PATH][MAX_IQK_INFO_BACKUP_REG_NUM]; +}; + + +typedef struct hal_p2p_ps_para { + /*DW0*/ + u8 offload_en:1; + u8 role:1; + u8 ctwindow_en:1; + u8 noa_en:1; + u8 noa_sel:1; + u8 all_sta_sleep:1; + u8 discovery:1; + u8 disable_close_rf:1; + u8 p2p_port_id; + u8 p2p_group; + u8 p2p_macid; + + /*DW1*/ + u8 ctwindow_length; + u8 rsvd3; + u8 rsvd4; + u8 rsvd5; + + /*DW2*/ + u32 noa_duration_para; + + /*DW3*/ + u32 noa_interval_para; + + /*DW4*/ + u32 noa_start_time_para; + + /*DW5*/ + u32 noa_count_para; +} HAL_P2P_PS_PARA, *PHAL_P2P_PS_PARA; + +#define TXPWR_LMT_RS_CCK 0 +#define TXPWR_LMT_RS_OFDM 1 +#define TXPWR_LMT_RS_HT 2 +#define TXPWR_LMT_RS_VHT 3 +#define TXPWR_LMT_RS_NUM 4 + +#define TXPWR_LMT_RS_NUM_2G 4 /* CCK, OFDM, HT, VHT */ +#define TXPWR_LMT_RS_NUM_5G 3 /* OFDM, HT, VHT */ + +#if CONFIG_TXPWR_LIMIT +extern const char *const _txpwr_lmt_rs_str[]; +#define txpwr_lmt_rs_str(rs) (((rs) >= TXPWR_LMT_RS_NUM) ? _txpwr_lmt_rs_str[TXPWR_LMT_RS_NUM] : _txpwr_lmt_rs_str[(rs)]) + +struct txpwr_lmt_ent { + _list list; + + s8 lmt_2g[MAX_2_4G_BANDWIDTH_NUM] + [TXPWR_LMT_RS_NUM_2G] + [CENTER_CH_2G_NUM] + [MAX_TX_COUNT]; + +#if CONFIG_IEEE80211_BAND_5GHZ + s8 lmt_5g[MAX_5G_BANDWIDTH_NUM] + [TXPWR_LMT_RS_NUM_5G] + [CENTER_CH_5G_ALL_NUM] + [MAX_TX_COUNT]; +#endif + + char regd_name[0]; +}; +#endif /* CONFIG_TXPWR_LIMIT */ + +typedef struct hal_com_data { + HAL_VERSION version_id; + RT_MULTI_FUNC MultiFunc; /* For multi-function consideration. */ + RT_POLARITY_CTL PolarityCtl; /* For Wifi PDn Polarity control. */ + RT_REGULATOR_MODE RegulatorMode; /* switching regulator or LDO */ + u8 hw_init_completed; + /****** FW related ******/ + u32 firmware_size; + u16 firmware_version; + u16 FirmwareVersionRev; + u16 firmware_sub_version; + u16 FirmwareSignature; + u8 RegFWOffload; + u8 bFWReady; + u8 bBTFWReady; + u8 fw_ractrl; + u8 LastHMEBoxNum; /* H2C - for host message to fw */ +#ifdef CONFIG_LPS_1T1R + u8 lps_1t1r; +#endif + + /****** current WIFI_PHY values ******/ + WIRELESS_MODE CurrentWirelessMode; + enum channel_width current_channel_bw; + BAND_TYPE current_band_type; /* 0:2.4G, 1:5G */ + u8 current_channel; + u8 cch_20; + u8 cch_40; + u8 cch_80; + u8 CurrentCenterFrequencyIndex1; + u8 nCur40MhzPrimeSC; /* Control channel sub-carrier */ + u8 nCur80MhzPrimeSC; /* used for primary 40MHz of 80MHz mode */ + BOOLEAN bSwChnlAndSetBWInProgress; + u8 bDisableSWChannelPlan; /* flag of disable software change channel plan */ + u16 BasicRateSet; + u32 ReceiveConfig; +#ifdef CONFIG_WIFI_MONITOR + struct mon_reg_backup mon_backup; /* used for switching back from monitor mode */ +#endif /* CONFIG_WIFI_MONITOR */ + u8 rx_tsf_addr_filter_config; /* for 8822B/8821C USE */ + BOOLEAN bSwChnl; + BOOLEAN bSetChnlBW; + BOOLEAN bSWToBW40M; + BOOLEAN bSWToBW80M; + BOOLEAN bChnlBWInitialized; + +#ifdef CONFIG_RTW_ACS + struct auto_chan_sel acs; +#endif +#ifdef CONFIG_BCN_RECOVERY + u8 issue_bcn_fail; +#endif /*CONFIG_BCN_RECOVERY*/ + + /****** rf_ctrl *****/ + u8 rf_chip; + + u8 trx_path_bmp; /* [7:4]TX path bmp, [0:3]RX path bmp */ + u8 rf_type; /*enum rf_type , is RF_PATH - GET_HAL_RFPATH*/ + u8 NumTotalRFPath; /*GET_HAL_RFPATH_NUM*/ + u8 max_tx_cnt; + u8 tx_nss; /*tx Spatial Streams - GET_HAL_TX_NSS*/ + u8 rx_nss; /*rx Spatial Streams - GET_HAL_RX_NSS*/ + u8 txpath_cap_num_nss[4]; /* capable path num for NSS TX, [0] for 1SS, [3] for 4SS */ + + u8 PackageType; + u8 antenna_test; + + /* runtime TRX path setting */ + enum bb_path txpath; /* TX path bmp */ + enum bb_path rxpath; /* RX path bmp */ + enum bb_path txpath_nss[4]; /* path bmp for NSS TX, [0] for 1SS, [3] for 4SS */ + u8 txpath_num_nss[4]; /* path num for NSS TX, [0] for 1SS, [3] for 4SS */ + + /****** Debug ******/ + u16 ForcedDataRate; /* Force Data Rate. 0: Auto, 0x02: 1M ~ 0x6C: 54M. */ + u8 bDumpRxPkt; + u8 bDumpTxPkt; + u8 dis_turboedca; /* 1: disable turboedca, + 2: disable turboedca and setting EDCA parameter based on the input parameter*/ + u32 edca_param_mode; + + /****** EEPROM setting.******/ + u8 bautoload_fail_flag; + u8 efuse_file_status; + u8 macaddr_file_status; + u8 EepromOrEfuse; + u8 efuse_eeprom_data[EEPROM_MAX_SIZE]; /*92C:256bytes, 88E:512bytes, we use union set (512bytes)*/ + u8 InterfaceSel; /* board type kept in eFuse */ + u16 CustomerID; + + u16 EEPROMVID; + u16 EEPROMSVID; +#ifdef CONFIG_USB_HCI + u8 EEPROMUsbSwitch; + u16 EEPROMPID; + u16 EEPROMSDID; +#endif +#ifdef CONFIG_PCI_HCI + u16 EEPROMDID; + u16 EEPROMSMID; +#endif + + u8 EEPROMCustomerID; + u8 EEPROMSubCustomerID; + u8 EEPROMVersion; + u8 EEPROMRegulatory; + u8 eeprom_thermal_meter; + u8 EEPROMBluetoothCoexist; + u8 EEPROMBluetoothType; + u8 EEPROMBluetoothAntNum; + u8 EEPROMBluetoothAntIsolation; + u8 EEPROMBluetoothRadioShared; + u8 EEPROMMACAddr[ETH_ALEN]; + + u8 eeprom_trx_path_bmp; /* [7:4]TX path bmp, [0:3]RX path bmp. 0x00:not specified */ + u8 eeprom_max_tx_cnt; /* 0: not specified */ + + u8 tx_bbswing_24G; + u8 tx_bbswing_5G; + u8 efuse0x3d7; /* efuse[0x3D7] */ + u8 efuse0x3d8; /* efuse[0x3D8] */ + +#ifdef CONFIG_RF_POWER_TRIM + u8 EEPROMRFGainOffset; + u8 EEPROMRFGainVal; + struct kfree_data_t kfree_data; +#endif /*CONFIG_RF_POWER_TRIM*/ + +#ifdef CONFIG_RTL8814A + u32 BackUp_BB_REG_4_2nd_CCA[3]; +#endif +#if defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8703B) || \ + defined(CONFIG_RTL8723D) || \ + defined(CONFIG_RTL8192F) + + u8 adjuseVoltageVal; + u8 need_restore; +#endif + u8 EfuseUsedPercentage; + u16 EfuseUsedBytes; + /*u8 EfuseMap[2][HWSET_MAX_SIZE_JAGUAR];*/ + EFUSE_HAL EfuseHal; + + u8 txpwr_pg_mode; /* enum txpwr_pg_mode */ + + /*---------------------------------------------------------------------------------*/ +#ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX + /* 2.4G TX power info for target TX power*/ + u8 Index24G_CCK_Base[MAX_RF_PATH][CENTER_CH_2G_NUM]; + u8 Index24G_BW40_Base[MAX_RF_PATH][CENTER_CH_2G_NUM]; + s8 CCK_24G_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 OFDM_24G_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW20_24G_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW40_24G_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + + /* 5G TX power info for target TX power*/ +#if CONFIG_IEEE80211_BAND_5GHZ + u8 Index5G_BW40_Base[MAX_RF_PATH][CENTER_CH_5G_ALL_NUM]; + u8 Index5G_BW80_Base[MAX_RF_PATH][CENTER_CH_5G_80M_NUM]; + s8 OFDM_5G_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW20_5G_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW40_5G_Diff[MAX_RF_PATH][MAX_TX_COUNT]; + s8 BW80_5G_Diff[MAX_RF_PATH][MAX_TX_COUNT]; +#endif +#endif /* CONFIG_TXPWR_PG_WITH_PWR_IDX */ + + u8 txpwr_by_rate_undefined_band_path[TX_PWR_BY_RATE_NUM_BAND] + [TX_PWR_BY_RATE_NUM_RF]; + + s8 TxPwrByRate[TX_PWR_BY_RATE_NUM_BAND] + [TX_PWR_BY_RATE_NUM_RF] + [TX_PWR_BY_RATE_NUM_RATE]; + + /* Store the target power for each rate section and rf path */ + u8 target_txpwr_2g[TX_PWR_BY_RATE_NUM_RF] + [NUM_OF_TARGET_TXPWR_2G]; + u8 target_txpwr_5g[TX_PWR_BY_RATE_NUM_RF] + [NUM_OF_TARGET_TXPWR_5G]; + + bool set_entire_txpwr; + +#if defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8814B) \ + || defined(CONFIG_RTL8723F) + u32 txagc_set_buf; +#endif + +#ifdef CONFIG_FW_OFFLOAD_SET_TXPWR_IDX + u8 txpwr_idx_offload_buf[3]; /* for CCK, OFDM, HT1SS */ + struct submit_ctx txpwr_idx_offload_sctx; +#endif + + u8 txpwr_by_rate_loaded:1; + u8 txpwr_by_rate_from_file:1; + u8 txpwr_limit_loaded:1; + u8 txpwr_limit_from_file:1; + + /* Read/write are allow for following hardware information variables */ + u8 crystal_cap; + + u8 PAType_2G; + u8 PAType_5G; + u8 LNAType_2G; + u8 LNAType_5G; + u8 ExternalPA_2G; + u8 ExternalLNA_2G; + u8 external_pa_5g; + u8 external_lna_5g; + u16 TypeGLNA; + u16 TypeGPA; + u16 TypeALNA; + u16 TypeAPA; + u16 rfe_type; + + u8 bLedOpenDrain; /* Support Open-drain arrangement for controlling the LED. Added by Roger, 2009.10.16. */ + u32 ac_param_be; /* Original parameter for BE, use for EDCA turbo. */ + u8 is_turbo_edca; + u8 prv_traffic_idx; + BB_REGISTER_DEFINITION_T PHYRegDef[MAX_RF_PATH]; /* Radio A/B/C/D */ + + u32 RfRegChnlVal[MAX_RF_PATH]; + + /* RDG enable */ + BOOLEAN bRDGEnable; + + #if defined (CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + u32 RegRRSR; + #endif + + /****** antenna diversity ******/ + u8 AntDivCfg; + u8 with_extenal_ant_switch; + u8 b_fix_tx_ant; + u8 AntDetection; + u8 TRxAntDivType; + u8 ant_path; /* for 8723B s0/s1 selection */ + u32 antenna_tx_path; /* Antenna path Tx */ + u32 AntennaRxPath; /* Antenna path Rx */ + u8 sw_antdiv_bl_state; + + /******** PHY DM & DM Section **********/ + _lock IQKSpinLock; + u8 INIDATA_RATE[MACID_NUM_SW_LIMIT]; + + struct dm_struct odmpriv; + u64 bk_rf_ability; + u8 bIQKInitialized; + u8 bNeedIQK; + u8 neediqk_24g; + u8 IQK_MP_Switch; + u8 bScanInProcess; + u8 phydm_init_result; /*BB and RF para match or not*/ + /******** PHY DM & DM Section **********/ + + + + /* 2010/08/09 MH Add CU power down mode. */ + BOOLEAN pwrdown; + +#ifdef CONFIG_P2P +#ifdef CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + u16 p2p_ps_offload; +#else + u8 p2p_ps_offload; +#endif +#endif + /* Auto FSM to Turn On, include clock, isolation, power control for MAC only */ + u8 bMacPwrCtrlOn; + u8 hci_sus_state; + + u8 RegIQKFWOffload; + struct submit_ctx iqk_sctx; + u8 ch_switch_offload; + struct submit_ctx chsw_sctx; + + RT_AMPDU_BRUST AMPDUBurstMode; /* 92C maybe not use, but for compile successfully */ + + u8 OutEpQueueSel; + u8 OutEpNumber; + +#ifdef RTW_RX_AGGREGATION + RX_AGG_MODE rxagg_mode; + + /* For RX Aggregation DMA Mode */ + u8 rxagg_dma_size; + u8 rxagg_dma_timeout; +#endif /* RTW_RX_AGGREGATION */ + + bool intf_start; + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + /* */ + /* For SDIO Interface HAL related */ + /* */ + + /* */ + /* SDIO ISR Related */ + /* + * u32 IntrMask[1]; + * u32 IntrMaskToSet[1]; + * LOG_INTERRUPT InterruptLog; */ + u32 sdio_himr; + u32 sdio_hisr; +#ifndef RTW_HALMAC + /* */ + /* SDIO Tx FIFO related. */ + /* */ + /* HIQ, MID, LOW, PUB free pages; padapter->xmitpriv.free_txpg */ +#ifdef CONFIG_RTL8192F + u16 SdioTxFIFOFreePage[SDIO_TX_FREE_PG_QUEUE]; +#else + u8 SdioTxFIFOFreePage[SDIO_TX_FREE_PG_QUEUE]; +#endif/*CONFIG_RTL8192F*/ +#ifdef CONFIG_SDIO_TX_ENABLE_AVAL_INT + u8 sdio_avail_int_en_q; +#endif + _lock SdioTxFIFOFreePageLock; + u8 SdioTxOQTMaxFreeSpace; + u8 SdioTxOQTFreeSpace; +#else /* RTW_HALMAC */ + u16 SdioTxOQTFreeSpace; +#endif /* RTW_HALMAC */ + + /* */ + /* SDIO Rx FIFO related. */ + /* */ + u8 SdioRxFIFOCnt; +#if defined (CONFIG_RTL8822C) || defined (CONFIG_RTL8192F) + u32 SdioRxFIFOSize; +#else + u16 SdioRxFIFOSize; +#endif + +#ifndef RTW_HALMAC + u32 sdio_tx_max_len[SDIO_MAX_TX_QUEUE];/* H, N, L, used for sdio tx aggregation max length per queue */ +#else +#ifdef CONFIG_RTL8821C + u16 tx_high_page; + u16 tx_low_page; + u16 tx_normal_page; + u16 tx_extra_page; + u16 tx_pub_page; + u8 max_oqt_size; + #ifdef XMIT_BUF_SIZE + u32 max_xmit_size_vovi; + u32 max_xmit_size_bebk; + #endif /*XMIT_BUF_SIZE*/ + u16 max_xmit_page; + u16 max_xmit_page_vo; + u16 max_xmit_page_vi; + u16 max_xmit_page_be; + u16 max_xmit_page_bk; + +#endif /*#ifdef CONFIG_RTL8821C*/ +#endif /* !RTW_HALMAC */ +#endif /* CONFIG_SDIO_HCI */ + +#ifdef CONFIG_USB_HCI + + /* 2010/12/10 MH Add for USB aggreation mode dynamic shceme. */ + BOOLEAN UsbRxHighSpeedMode; + BOOLEAN UsbTxVeryHighSpeedMode; + u32 UsbBulkOutSize; + BOOLEAN bSupportUSB3; + u8 usb_intf_start; + + /* Interrupt relatd register information. */ + u32 IntArray[3];/* HISR0,HISR1,HSISR */ + u32 IntrMask[3]; +#ifdef CONFIG_USB_TX_AGGREGATION + u8 UsbTxAggMode; + u8 UsbTxAggDescNum; +#endif /* CONFIG_USB_TX_AGGREGATION */ + +#ifdef CONFIG_USB_RX_AGGREGATION + u16 HwRxPageSize; /* Hardware setting */ + + /* For RX Aggregation USB Mode */ + u8 rxagg_usb_size; + u8 rxagg_usb_timeout; +#endif/* CONFIG_USB_RX_AGGREGATION */ +#endif /* CONFIG_USB_HCI */ + + +#ifdef CONFIG_PCI_HCI + /* */ + /* EEPROM setting. */ + /* */ + u32 TransmitConfig; + u32 IntrMaskToSet[2]; + u32 IntArray[4]; + u32 IntrMask[4]; + u32 SysIntArray[1]; + u32 SysIntrMask[1]; + u32 IntrMaskReg[2]; + u32 IntrMaskDefault[4]; + + u32 pci_backdoor_ctrl; + + u8 bDefaultAntenna; + + u8 bInterruptMigration; + u8 bDisableTxInt; + + u16 RxTag; +#endif /* CONFIG_PCI_HCI */ + + +#ifdef DBG_CONFIG_ERROR_DETECT + struct sreset_priv srestpriv; +#endif /* #ifdef DBG_CONFIG_ERROR_DETECT */ + +#ifdef CONFIG_BT_COEXIST + /* For bluetooth co-existance */ + BT_COEXIST bt_coexist; +#endif /* CONFIG_BT_COEXIST */ + +#if defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8703B) \ + || defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) || defined(CONFIG_RTL8723D)|| defined(CONFIG_RTL8192F) +#ifndef CONFIG_PCI_HCI /* mutual exclusive with PCI -- so they're SDIO and GSPI */ + /* Interrupt relatd register information. */ + u32 SysIntrStatus; + u32 SysIntrMask; +#endif +#endif /*endif CONFIG_RTL8723B */ + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + char para_file_buf[MAX_PARA_FILE_BUF_LEN]; + char *mac_reg; + u32 mac_reg_len; + char *bb_phy_reg; + u32 bb_phy_reg_len; + char *bb_agc_tab; + u32 bb_agc_tab_len; + char *bb_phy_reg_pg; + u32 bb_phy_reg_pg_len; + char *bb_phy_reg_mp; + u32 bb_phy_reg_mp_len; + char *rf_radio_a; + u32 rf_radio_a_len; + char *rf_radio_b; + u32 rf_radio_b_len; + char *rf_tx_pwr_track; + u32 rf_tx_pwr_track_len; + char *rf_tx_pwr_lmt; + u32 rf_tx_pwr_lmt_len; +#endif + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + struct noise_monitor nm; +#endif + + struct hal_spec_t hal_spec; +#ifdef CONFIG_PHY_CAPABILITY_QUERY + struct phy_spec_t phy_spec; +#endif + u8 RfKFreeEnable; + u8 RfKFree_ch_group; + BOOLEAN bCCKinCH14; + BB_INIT_REGISTER RegForRecover[5]; + +#if defined(CONFIG_PCI_HCI) && defined(RTL8814AE_SW_BCN) + BOOLEAN bCorrectBCN; +#endif +#ifdef CONFIG_RTL8814A + u32 RxGainOffset[4]; /*{2G, 5G_Low, 5G_Middle, G_High}*/ + u8 BackUp_IG_REG_4_Chnl_Section[4]; /*{A,B,C,D}*/ +#endif + struct hal_iqk_reg_backup iqk_reg_backup[MAX_IQK_INFO_BACKUP_CHNL_NUM]; + +#ifdef RTW_HALMAC + u16 drv_rsvd_page_number; +#endif + +#ifdef CONFIG_BEAMFORMING + u8 backup_snd_ptcl_ctrl; +#ifdef RTW_BEAMFORMING_VERSION_2 + struct beamforming_info beamforming_info; +#endif /* RTW_BEAMFORMING_VERSION_2 */ +#endif /* CONFIG_BEAMFORMING */ + + u8 not_xmitframe_fw_dl; /*not use xmitframe to download fw*/ + u8 phydm_op_mode; + + u8 in_cta_test; + +#ifdef CONFIG_RTW_LED + struct led_priv led; +#endif + /* for multi channel case (ex: MCC/TDLS) */ + u8 multi_ch_switch_mode; + +#ifdef CONFIG_RTL8814B + u8 dma_ch_map[32]; /* TXDESC qsel maximum size */ +#endif + +} HAL_DATA_COMMON, *PHAL_DATA_COMMON; + +typedef struct hal_com_data HAL_DATA_TYPE, *PHAL_DATA_TYPE; +#define GET_HAL_DATA(__pAdapter) ((HAL_DATA_TYPE *)(((struct _ADAPTER*)__pAdapter)->HalData)) +#define GET_HAL_SPEC(__pAdapter) (&(GET_HAL_DATA((__pAdapter))->hal_spec)) +#define adapter_to_led(adapter) (&(GET_HAL_DATA(adapter)->led)) + +#define RT_GetInterfaceSelection(_Adapter) (GET_HAL_DATA(_Adapter)->InterfaceSel) + +#define GET_KFREE_DATA(_adapter) (&(GET_HAL_DATA((_adapter))->kfree_data)) + +#define SUPPORT_HW_RADIO_DETECT(Adapter) (RT_GetInterfaceSelection(Adapter) == INTF_SEL2_MINICARD || \ + RT_GetInterfaceSelection(Adapter) == INTF_SEL3_USB_Solo || \ + RT_GetInterfaceSelection(Adapter) == INTF_SEL4_USB_Combo) + +#define get_hal_mac_addr(adapter) (GET_HAL_DATA(adapter)->EEPROMMACAddr) +#define is_boot_from_eeprom(adapter) (GET_HAL_DATA(adapter)->EepromOrEfuse) +#define rtw_get_hw_init_completed(adapter) (GET_HAL_DATA(adapter)->hw_init_completed) +#define rtw_set_hw_init_completed(adapter, cmp) (GET_HAL_DATA(adapter)->hw_init_completed = cmp) +#define rtw_is_hw_init_completed(adapter) (GET_HAL_DATA(adapter)->hw_init_completed == _TRUE) + +/* refer to (hal_data->version_id.RFType / registrypriv->rf_path / 8814a from efuse or registrypriv)*/ +#define GET_HAL_RFPATH(adapter) (GET_HAL_DATA(adapter)->rf_type) +#define GET_HAL_RFPATH_NUM(adapter) (GET_HAL_DATA(adapter)->NumTotalRFPath) +#define GET_HAL_TX_PATH_BMP(adapter) ((GET_HAL_DATA(adapter)->trx_path_bmp & 0xF0) >> 4) +#define GET_HAL_RX_PATH_BMP(adapter) (GET_HAL_DATA(adapter)->trx_path_bmp & 0x0F) + +/* refer to (registrypriv-> tx_nss,rx_nss / hal_spec->tx_nss_num,rx_nss_num)*/ +#define GET_HAL_TX_NSS(adapter) (GET_HAL_DATA(adapter)->tx_nss) +#define GET_HAL_RX_NSS(adapter) (GET_HAL_DATA(adapter)->rx_nss) + +#endif + +#ifdef RTW_HALMAC +int rtw_halmac_deinit_adapter(struct dvobj_priv *); +#endif /* RTW_HALMAC */ + +#endif /* __HAL_DATA_H__ */ diff --git a/include/hal_gspi.h b/include/hal_gspi.h new file mode 100644 index 0000000..51d491c --- /dev/null +++ b/include/hal_gspi.h @@ -0,0 +1,26 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_GSPI_H_ +#define __HAL_GSPI_H_ + +#define ffaddr2deviceId(pdvobj, addr) (pdvobj->Queue2Pipe[addr]) + +u8 rtw_hal_gspi_max_txoqt_free_space(_adapter *padapter); +u8 rtw_hal_gspi_query_tx_freepage(_adapter *padapter, u8 PageIdx, u8 RequiredPageNum); +void rtw_hal_gspi_update_tx_freepage(_adapter *padapter, u8 PageIdx, u8 RequiredPageNum); +void rtw_hal_set_gspi_tx_max_length(PADAPTER padapter, u8 numHQ, u8 numNQ, u8 numLQ, u8 numPubQ); +u32 rtw_hal_get_gspi_tx_max_length(PADAPTER padapter, u8 queue_idx); + +#endif diff --git a/include/hal_ic_cfg.h b/include/hal_ic_cfg.h new file mode 100644 index 0000000..02779bd --- /dev/null +++ b/include/hal_ic_cfg.h @@ -0,0 +1,710 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_IC_CFG_H__ +#define __HAL_IC_CFG_H__ + +#define RTL8188E_SUPPORT 0 +#define RTL8812A_SUPPORT 0 +#define RTL8821A_SUPPORT 0 +#define RTL8723B_SUPPORT 0 +#define RTL8723D_SUPPORT 0 +#define RTL8723F_SUPPORT 0 +#define RTL8192E_SUPPORT 0 +#define RTL8192F_SUPPORT 0 +#define RTL8814A_SUPPORT 0 +#define RTL8195A_SUPPORT 0 +#define RTL8197F_SUPPORT 0 +#define RTL8703B_SUPPORT 0 +#define RTL8188F_SUPPORT 0 +#define RTL8822B_SUPPORT 0 +#define RTL8821B_SUPPORT 0 +#define RTL8821C_SUPPORT 0 +#define RTL8710B_SUPPORT 0 +#define RTL8814B_SUPPORT 0 +#define RTL8824B_SUPPORT 0 +#define RTL8198F_SUPPORT 0 +#define RTL8195B_SUPPORT 0 +#define RTL8822C_SUPPORT 0 +#define RTL8721D_SUPPORT 0 +#define RTL8812F_SUPPORT 0 +#define RTL8197G_SUPPORT 0 +#define RTL8710C_SUPPORT 0 + + +/*#if (RTL8188E_SUPPORT==1)*/ +#define RATE_ADAPTIVE_SUPPORT 0 +#define POWER_TRAINING_ACTIVE 0 + +#ifdef CONFIG_MULTIDRV +#endif + +#ifdef CONFIG_RTL8188E + #undef RTL8188E_SUPPORT + #undef RATE_ADAPTIVE_SUPPORT + #undef POWER_TRAINING_ACTIVE + + #define RTL8188E_SUPPORT 1 + #define RATE_ADAPTIVE_SUPPORT 1 + #define POWER_TRAINING_ACTIVE 1 + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8812A + #undef RTL8812A_SUPPORT + #define RTL8812A_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #ifdef CONFIG_BEAMFORMING + #define CONFIG_BEAMFORMER_FW_NDPA + #define BEAMFORMING_SUPPORT 1 /*for phydm beamforming*/ + #define SUPPORT_MU_BF 0 + #endif /*CONFIG_BEAMFORMING*/ + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8821A + #undef RTL8821A_SUPPORT + #define RTL8821A_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #ifdef CONFIG_BEAMFORMING + #define CONFIG_BEAMFORMER_FW_NDPA + #define BEAMFORMING_SUPPORT 1 /*for phydm beamforming*/ + #define SUPPORT_MU_BF 0 + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8192E + #undef RTL8192E_SUPPORT + #define RTL8192E_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8192F + #undef RTL8192F_SUPPORT + #define RTL8192F_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif + /*#define CONFIG_AMPDU_PRETX_CD*/ + /*#define DBG_LA_MODE*/ + #ifdef CONFIG_P2P_PS + #define CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + #endif + #define CONFIG_RTS_FULL_BW +/* #define CONFIG_NARROWBAND_SUPPORTING */ + #ifdef CONFIG_NARROWBAND_SUPPORTING + #define CONFIG_NB_VALUE RTW_NB_CONFIG_NONE /*RTW_NB_CONFIG_WIDTH_10 or RTW_NB_CONFIG_WIDTH_5 */ + #endif + #ifdef CONFIG_WOWLAN + #define CONFIG_WOW_PATTERN_IN_TXFIFO + #endif + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif + #define CONFIG_STOP_RESUME_BCN_BY_TXPAUSE /*to fixed no bcn issue*/ +#endif + +#ifdef CONFIG_RTL8723B + #undef RTL8723B_SUPPORT + #define RTL8723B_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8723D + #undef RTL8723D_SUPPORT + #define RTL8723D_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #ifndef CONFIG_RTW_CUSTOMER_STR + #define CONFIG_RTW_CUSTOMER_STR + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8814A + #undef RTL8814A_SUPPORT + #define RTL8814A_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #define CONFIG_FW_CORRECT_BCN + #ifdef CONFIG_BEAMFORMING + #define BEAMFORMING_SUPPORT 1 /*for phydm beamforming*/ + #define SUPPORT_MU_BF 0 + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8703B + #undef RTL8703B_SUPPORT + #define RTL8703B_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8188F + #undef RTL8188F_SUPPORT + #define RTL8188F_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #ifndef CONFIG_RTW_CUSTOMER_STR + #define CONFIG_RTW_CUSTOMER_STR + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8188GTV + #undef RTL8188F_SUPPORT + #define RTL8188F_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #ifndef CONFIG_RTW_CUSTOMER_STR + #define CONFIG_RTW_CUSTOMER_STR + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif + + #if defined(CONFIG_USB_HCI) && !defined(CONFIG_FW_OFFLOAD_SET_TXPWR_IDX) + #define CONFIG_FW_OFFLOAD_SET_TXPWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8822B + #undef RTL8822B_SUPPORT + #define RTL8822B_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif /* CONFIG_FW_C2H_PKT */ + #define RTW_TX_PA_BIAS /* Adjust TX PA Bias from eFuse */ + #define RTW_AMPDU_AGG_RETRY_AND_NEW + + #ifdef CONFIG_WOWLAN + #define CONFIG_GTK_OL + /*#define CONFIG_ARP_KEEP_ALIVE*/ + + #ifdef CONFIG_GPIO_WAKEUP + #ifndef WAKEUP_GPIO_IDX + #define WAKEUP_GPIO_IDX 6 /* WIFI Chip Side */ + #endif /* !WAKEUP_GPIO_IDX */ + #endif /* CONFIG_GPIO_WAKEUP */ + #endif /* CONFIG_WOWLAN */ + + #ifdef CONFIG_CONCURRENT_MODE + #define CONFIG_AP_PORT_SWAP + #define CONFIG_FW_MULTI_PORT_SUPPORT + #endif /* CONFIG_CONCURRENT_MODE */ + + /* + * Beamforming related definition + */ + /* Only support new beamforming mechanism */ + #ifdef CONFIG_BEAMFORMING + #define RTW_BEAMFORMING_VERSION_2 + #endif /* CONFIG_BEAMFORMING */ + + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif /* CONFIG_RTW_MAC_HIDDEN_RPT */ + + #ifndef DBG_RX_DFRAME_RAW_DATA + #define DBG_RX_DFRAME_RAW_DATA + #endif /* DBG_RX_DFRAME_RAW_DATA */ + + #ifndef RTW_IQK_FW_OFFLOAD + #define RTW_IQK_FW_OFFLOAD + #endif /* RTW_IQK_FW_OFFLOAD */ + + /* Checksum offload feature */ + /*#define CONFIG_TCP_CSUM_OFFLOAD_TX*/ + #if defined(CONFIG_TCP_CSUM_OFFLOAD_TX) && !defined(CONFIG_RTW_NETIF_SG) + #define CONFIG_RTW_NETIF_SG + #endif + #define CONFIG_TCP_CSUM_OFFLOAD_RX + + #define CONFIG_ADVANCE_OTA + + #ifdef CONFIG_MCC_MODE + #define CONFIG_MCC_MODE_V2 + #define CONFIG_MCC_PHYDM_OFFLOAD + #endif /* CONFIG_MCC_MODE */ + + #if defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW) + #define CONFIG_TDLS_CH_SW_V2 + #endif + + #ifndef RTW_CHANNEL_SWITCH_OFFLOAD + #ifdef CONFIG_TDLS_CH_SW_V2 + #define RTW_CHANNEL_SWITCH_OFFLOAD + #endif + #endif /* RTW_CHANNEL_SWITCH_OFFLOAD */ + + #if defined(CONFIG_RTW_MESH) && !defined(RTW_PER_CMD_SUPPORT_FW) + /* Supported since fw v22.1 */ + #define RTW_PER_CMD_SUPPORT_FW + #endif /* RTW_PER_CMD_SUPPORT_FW */ + #define CONFIG_SUPPORT_FIFO_DUMP + #define CONFIG_HW_P0_TSF_SYNC + #define CONFIG_BCN_RECV_TIME + #ifdef CONFIG_P2P_PS + #define CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + #endif + #define CONFIG_RTS_FULL_BW + + #ifdef CONFIG_LPS + #define CONFIG_LPS_ACK /* Supported after FW v30 & v27.9 */ + #endif + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif /* CONFIG_RTL8822B */ + +#ifdef CONFIG_RTL8822C + #undef RTL8822C_SUPPORT + #define RTL8822C_SUPPORT 1 + /*#define DBG_LA_MODE*/ + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif /* CONFIG_FW_C2H_PKT */ + #define RTW_TX_PA_BIAS /* Adjust TX PA Bias from eFuse */ + + #ifdef CONFIG_WOWLAN + #define CONFIG_GTK_OL + /*#define CONFIG_ARP_KEEP_ALIVE*/ + + #ifdef CONFIG_GPIO_WAKEUP + #ifndef WAKEUP_GPIO_IDX + #define WAKEUP_GPIO_IDX 6 /* WIFI Chip Side */ + #endif /* !WAKEUP_GPIO_IDX */ + #endif /* CONFIG_GPIO_WAKEUP */ + #endif /* CONFIG_WOWLAN */ + + #ifdef CONFIG_CONCURRENT_MODE + #define CONFIG_AP_PORT_SWAP + #define CONFIG_FW_MULTI_PORT_SUPPORT + #endif /* CONFIG_CONCURRENT_MODE */ + + /* + * Beamforming related definition + */ + /* Only support new beamforming mechanism */ + #ifdef CONFIG_BEAMFORMING + #define RTW_BEAMFORMING_VERSION_2 + #endif /* CONFIG_BEAMFORMING */ + + #ifdef CONFIG_NO_FW + #ifdef CONFIG_RTW_MAC_HIDDEN_RPT + #undef CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #else + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #endif + + #ifndef DBG_RX_DFRAME_RAW_DATA + #define DBG_RX_DFRAME_RAW_DATA + #endif /* DBG_RX_DFRAME_RAW_DATA */ + + #ifndef RTW_IQK_FW_OFFLOAD + /* #define RTW_IQK_FW_OFFLOAD */ + #endif /* RTW_IQK_FW_OFFLOAD */ + #define CONFIG_ADVANCE_OTA + + #ifdef CONFIG_MCC_MODE + #define CONFIG_MCC_MODE_V2 + #define CONFIG_MCC_PHYDM_OFFLOAD + #endif /* CONFIG_MCC_MODE */ + + #if defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW) + #define CONFIG_TDLS_CH_SW_V2 + #endif + + #ifndef RTW_CHANNEL_SWITCH_OFFLOAD + #ifdef CONFIG_TDLS_CH_SW_V2 + #define RTW_CHANNEL_SWITCH_OFFLOAD + #endif + #endif /* RTW_CHANNEL_SWITCH_OFFLOAD */ + + #if defined(CONFIG_RTW_MESH) && !defined(RTW_PER_CMD_SUPPORT_FW) + /* Supported since fw v22.1 */ + #define RTW_PER_CMD_SUPPORT_FW + #endif /* RTW_PER_CMD_SUPPORT_FW */ + #define CONFIG_SUPPORT_FIFO_DUMP + #define CONFIG_HW_P0_TSF_SYNC + #define CONFIG_BCN_RECV_TIME + + /*#define CONFIG_TCP_CSUM_OFFLOAD_TX*/ + #if defined(CONFIG_TCP_CSUM_OFFLOAD_TX) && !defined(CONFIG_RTW_NETIF_SG) + #define CONFIG_RTW_NETIF_SG + #endif + #define CONFIG_TCP_CSUM_OFFLOAD_RX + + #ifdef CONFIG_P2P_PS + #define CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + #endif + #define CONFIG_RTS_FULL_BW + + #ifdef CONFIG_LPS + #define CONFIG_LPS_ACK /* Supported after FW v07 */ + #define CONFIG_LPS_1T1R /* Supported after FW v07 */ + #endif + + #define CONFIG_BT_EFUSE_MASK + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif + #ifndef CONFIG_TXPWR_PG_WITH_TSSI_OFFSET + #define CONFIG_TXPWR_PG_WITH_TSSI_OFFSET + #endif + + #define CONFIG_RTL8822C_XCAP_NEW_POLICY + + #define CONFIG_SUPPORT_DYNAMIC_TXPWR +#endif /* CONFIG_RTL8822C */ + +#ifdef CONFIG_RTL8821C + #undef RTL8821C_SUPPORT + #define RTL8821C_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #ifdef CONFIG_NO_FW + #ifdef CONFIG_RTW_MAC_HIDDEN_RPT + #undef CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #else + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #endif + #define LOAD_FW_HEADER_FROM_DRIVER + #define CONFIG_PHY_CAPABILITY_QUERY + #ifdef CONFIG_CONCURRENT_MODE + #define CONFIG_AP_PORT_SWAP + #define CONFIG_FW_MULTI_PORT_SUPPORT + #endif + #define CONFIG_SUPPORT_FIFO_DUMP + #ifndef RTW_IQK_FW_OFFLOAD + #define RTW_IQK_FW_OFFLOAD + #endif /* RTW_IQK_FW_OFFLOAD */ + /*#define CONFIG_AMPDU_PRETX_CD*/ + /*#define DBG_PRE_TX_HANG*/ + + /* Beamforming related definition */ + /* Only support new beamforming mechanism */ + #ifdef CONFIG_BEAMFORMING + #define RTW_BEAMFORMING_VERSION_2 + #endif /* CONFIG_BEAMFORMING */ + #define CONFIG_HW_P0_TSF_SYNC + #define CONFIG_BCN_RECV_TIME + #ifdef CONFIG_P2P_PS + #define CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + #endif + #define CONFIG_RTS_FULL_BW + + #ifdef CONFIG_LPS + /* #define CONFIG_LPS_ACK */ /* Supported after FW v25 */ + #endif + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif + + #define CONFIG_BT_EFUSE_MASK +#endif /*CONFIG_RTL8821C*/ + +#ifdef CONFIG_RTL8710B + #undef RTL8710B_SUPPORT + #define RTL8710B_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif + #define CONFIG_RTS_FULL_BW + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif +#endif + +#ifdef CONFIG_RTL8814B + #undef RTL8814B_SUPPORT + #define RTL8814B_SUPPORT 1 + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif /* CONFIG_FW_C2H_PKT */ + #define RTW_TX_PA_BIAS /* Adjust TX PA Bias from eFuse */ + #define RTW_AMPDU_AGG_RETRY_AND_NEW + + #ifdef CONFIG_WOWLAN + #define CONFIG_GTK_OL + /*#define CONFIG_ARP_KEEP_ALIVE*/ + + #ifdef CONFIG_GPIO_WAKEUP + #ifndef WAKEUP_GPIO_IDX + #define WAKEUP_GPIO_IDX 6 /* WIFI Chip Side */ + #endif /* !WAKEUP_GPIO_IDX */ + #endif /* CONFIG_GPIO_WAKEUP */ + #endif /* CONFIG_WOWLAN */ + + #ifdef CONFIG_CONCURRENT_MODE + /*#define CONFIG_AP_PORT_SWAP*/ + #define CONFIG_FW_MULTI_PORT_SUPPORT + #endif /* CONFIG_CONCURRENT_MODE */ + + /* + * Beamforming related definition + */ + /* Only support new beamforming mechanism */ + #ifdef CONFIG_BEAMFORMING + #define RTW_BEAMFORMING_VERSION_2 + #endif /* CONFIG_BEAMFORMING */ + + #ifndef DBG_RX_DFRAME_RAW_DATA + #define DBG_RX_DFRAME_RAW_DATA + #endif /* DBG_RX_DFRAME_RAW_DATA */ + + #ifndef RTW_IQK_FW_OFFLOAD + #define RTW_IQK_FW_OFFLOAD + #endif /* RTW_IQK_FW_OFFLOAD */ + + /* Checksum offload feature */ + /*#define CONFIG_TCP_CSUM_OFFLOAD_TX*/ /* not ready */ + #define CONFIG_TCP_CSUM_OFFLOAD_RX + + #define CONFIG_ADVANCE_OTA + + #ifdef CONFIG_MCC_MODE + #define CONFIG_MCC_MODE_V2 + #define CONFIG_MCC_PHYDM_OFFLOAD + #endif /* CONFIG_MCC_MODE */ + + #if defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW) + #define CONFIG_TDLS_CH_SW_V2 + #endif + + #ifndef RTW_CHANNEL_SWITCH_OFFLOAD + #ifdef CONFIG_TDLS_CH_SW_V2 + #define RTW_CHANNEL_SWITCH_OFFLOAD + #endif + #endif /* RTW_CHANNEL_SWITCH_OFFLOAD */ + + #if defined(CONFIG_RTW_MESH) && !defined(RTW_PER_CMD_SUPPORT_FW) + /* Supported since fw v22.1 */ + #define RTW_PER_CMD_SUPPORT_FW + #endif /* RTW_PER_CMD_SUPPORT_FW */ + #define CONFIG_SUPPORT_FIFO_DUMP + #define CONFIG_HW_P0_TSF_SYNC + #define CONFIG_BCN_RECV_TIME + #ifdef CONFIG_P2P_PS + #define CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + #endif + #define CONFIG_RTS_FULL_BW + + #define CONFIG_PROTSEL_PORT + #define CONFIG_PROTSEL_ATIMDTIM + #define CONFIG_PROTSEL_MACSLEEP + + #define CONFIG_HAS_HW_VAR_BCN_CTRL_ADDR + #define CONFIG_HAS_HW_VAR_BCN_FUNC + #define CONFIG_HAS_HW_VAR_MLME_DISCONNECT + #define CONFIG_HAS_HW_VAR_MLME_JOIN + #define CONFIG_HAS_HW_VAR_CORRECT_TSF + #define CONFIG_HAS_TX_BEACON_PAUSE + + #define CONFIG_RTW_TX_NPATH_EN /* 8814B is always 4TX */ + + #ifdef CONFIG_LPS + #define CONFIG_LPS_ACK /* Supported after FW v04 */ + #endif + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif + #ifndef CONFIG_TXPWR_PG_WITH_TSSI_OFFSET + #define CONFIG_TXPWR_PG_WITH_TSSI_OFFSET + #endif +#endif /* CONFIG_RTL8814B */ +#ifdef CONFIG_RTL8723F + #undef RTL8723F_SUPPORT + #define RTL8723F_SUPPORT 1 + + /* Use HALMAC architecture, necessary for 8723F */ + #define RTW_HALMAC + + /*#define DBG_LA_MODE*/ + + #ifndef CONFIG_FW_C2H_PKT + #define CONFIG_FW_C2H_PKT + #endif /* CONFIG_FW_C2H_PKT */ + + #define RTW_TX_PA_BIAS /* Adjust TX PA Bias from eFuse */ + + #ifdef CONFIG_WOWLAN + #define CONFIG_WOW_PATTERN_IN_TXFIFO + #endif + +#if 0 /* todo: 8723F , need to check in the future */ + #ifdef CONFIG_WOWLAN + #define CONFIG_GTK_OL + /*#define CONFIG_ARP_KEEP_ALIVE*/ + + #ifdef CONFIG_GPIO_WAKEUP + #ifndef WAKEUP_GPIO_IDX + #define WAKEUP_GPIO_IDX 6 /* WIFI Chip Side */ + #endif /* !WAKEUP_GPIO_IDX */ + #endif /* CONFIG_GPIO_WAKEUP */ + #endif /* CONFIG_WOWLAN */ +#endif + + #ifdef CONFIG_CONCURRENT_MODE + #define CONFIG_AP_PORT_SWAP + #define CONFIG_FW_MULTI_PORT_SUPPORT + #endif /* CONFIG_CONCURRENT_MODE */ + + #ifdef CONFIG_NO_FW + #ifdef CONFIG_RTW_MAC_HIDDEN_RPT + #undef CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #else + #ifndef CONFIG_RTW_MAC_HIDDEN_RPT + #define CONFIG_RTW_MAC_HIDDEN_RPT + #endif + #endif + + #ifndef DBG_RX_DFRAME_RAW_DATA + #define DBG_RX_DFRAME_RAW_DATA + #endif /* DBG_RX_DFRAME_RAW_DATA */ + + /*#define RTW_IQK_FW_OFFLOAD*/ + #define CONFIG_ADVANCE_OTA + + #ifdef CONFIG_MCC_MODE + #define CONFIG_MCC_MODE_V2 + #define CONFIG_MCC_PHYDM_OFFLOAD + #endif /* CONFIG_MCC_MODE */ + + #if defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW) + #define CONFIG_TDLS_CH_SW_V2 + #endif + + #ifndef RTW_CHANNEL_SWITCH_OFFLOAD + #ifdef CONFIG_TDLS_CH_SW_V2 + #define RTW_CHANNEL_SWITCH_OFFLOAD + #endif + #endif /* RTW_CHANNEL_SWITCH_OFFLOAD */ + + #if defined(CONFIG_RTW_MESH) && !defined(RTW_PER_CMD_SUPPORT_FW) + /* Supported since fw v22.1 */ + #define RTW_PER_CMD_SUPPORT_FW + #endif /* RTW_PER_CMD_SUPPORT_FW */ + #define CONFIG_SUPPORT_FIFO_DUMP + #define CONFIG_HW_P0_TSF_SYNC + #define CONFIG_BCN_RECV_TIME + + /*#define CONFIG_TCP_CSUM_OFFLOAD_TX*/ + #if defined(CONFIG_TCP_CSUM_OFFLOAD_TX) && !defined(CONFIG_RTW_NETIF_SG) + #define CONFIG_RTW_NETIF_SG + #endif + #define CONFIG_TCP_CSUM_OFFLOAD_RX + + #ifdef CONFIG_P2P_PS + #define CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + #endif + + #define CONFIG_RTS_FULL_BW + + #ifdef CONFIG_LPS + #define CONFIG_LPS_ACK + #endif + + #ifndef CONFIG_TXPWR_PG_WITH_PWR_IDX + #define CONFIG_TXPWR_PG_WITH_PWR_IDX + #endif + #ifndef CONFIG_TXPWR_PG_WITH_TSSI_OFFSET + #define CONFIG_TXPWR_PG_WITH_TSSI_OFFSET + #endif +#endif /* CONFIG_RTL8723F */ +#endif /*__HAL_IC_CFG_H__*/ diff --git a/include/hal_intf.h b/include/hal_intf.h new file mode 100644 index 0000000..945f19a --- /dev/null +++ b/include/hal_intf.h @@ -0,0 +1,909 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_INTF_H__ +#define __HAL_INTF_H__ + + +enum RTL871X_HCI_TYPE { + RTW_PCIE = BIT0, + RTW_USB = BIT1, + RTW_SDIO = BIT2, + RTW_GSPI = BIT3, +}; + +enum _CHIP_TYPE { + + NULL_CHIP_TYPE, + RTL8188E, + RTL8192E, + RTL8812, + RTL8821, /* RTL8811 */ + RTL8723B, + RTL8814A, + RTL8703B, + RTL8188F, + RTL8188GTV, + RTL8822B, + RTL8723D, + RTL8821C, + RTL8710B, + RTL8192F, + RTL8822C, + RTL8814B, + RTL8723F, + MAX_CHIP_TYPE +}; + +#ifdef RTW_HALMAC +enum fw_mem { + FW_EMEM, + FW_IMEM, + FW_DMEM, +}; +#endif + +extern const u32 _chip_type_to_odm_ic_type[]; +#define chip_type_to_odm_ic_type(chip_type) (((chip_type) >= MAX_CHIP_TYPE) ? _chip_type_to_odm_ic_type[MAX_CHIP_TYPE] : _chip_type_to_odm_ic_type[(chip_type)]) + +typedef enum _HAL_HW_TIMER_TYPE { + HAL_TIMER_NONE = 0, + HAL_TIMER_TXBF = 1, + HAL_TIMER_EARLYMODE = 2, +} HAL_HW_TIMER_TYPE, *PHAL_HW_TIMER_TYPE; + + +typedef enum _HW_VARIABLES { + HW_VAR_MEDIA_STATUS, + HW_VAR_SET_OPMODE, + HW_VAR_MAC_ADDR, + HW_VAR_BSSID, + HW_VAR_INIT_RTS_RATE, + HW_VAR_BASIC_RATE, + HW_VAR_TXPAUSE, + HW_VAR_BCN_FUNC, + HW_VAR_BCN_CTRL_ADDR, + HW_VAR_CORRECT_TSF, + HW_VAR_RCR, + HW_VAR_MLME_DISCONNECT, + HW_VAR_MLME_SITESURVEY, + HW_VAR_MLME_JOIN, + HW_VAR_ON_RCR_AM, + HW_VAR_OFF_RCR_AM, + HW_VAR_BEACON_INTERVAL, + HW_VAR_SLOT_TIME, + HW_VAR_RESP_SIFS, + HW_VAR_ACK_PREAMBLE, + HW_VAR_SEC_CFG, + HW_VAR_SEC_DK_CFG, + HW_VAR_BCN_VALID, + HW_VAR_FREECNT, + + /* PHYDM odm->SupportAbility */ + HW_VAR_CAM_EMPTY_ENTRY, + HW_VAR_CAM_INVALID_ALL, + HW_VAR_AC_PARAM_VO, + HW_VAR_AC_PARAM_VI, + HW_VAR_AC_PARAM_BE, + HW_VAR_AC_PARAM_BK, + HW_VAR_ACM_CTRL, +#ifdef CONFIG_WMMPS_STA + HW_VAR_UAPSD_TID, +#endif /* CONFIG_WMMPS_STA */ + HW_VAR_AMPDU_MIN_SPACE, +#ifdef CONFIG_80211N_HT + HW_VAR_AMPDU_FACTOR, +#endif /* CONFIG_80211N_HT */ + HW_VAR_RXDMA_AGG_PG_TH, + HW_VAR_SET_RPWM, + HW_VAR_CPWM, + HW_VAR_H2C_FW_PWRMODE, + HW_VAR_H2C_FW_PWRMODE_RFON_CTRL, + HW_VAR_H2C_INACTIVE_IPS, + HW_VAR_H2C_PS_TUNE_PARAM, + HW_VAR_H2C_FW_JOINBSSRPT, + HW_VAR_FWLPS_RF_ON, + HW_VAR_H2C_FW_P2P_PS_OFFLOAD, +#ifdef CONFIG_LPS_POFF + HW_VAR_LPS_POFF_INIT, + HW_VAR_LPS_POFF_DEINIT, + HW_VAR_LPS_POFF_SET_MODE, + HW_VAR_LPS_POFF_WOW_EN, +#endif +#ifdef CONFIG_LPS_PG + HW_VAR_LPS_PG_HANDLE, +#endif + HW_VAR_TRIGGER_GPIO_0, + HW_VAR_BT_SET_COEXIST, + HW_VAR_BT_ISSUE_DELBA, + HW_VAR_SWITCH_EPHY_WoWLAN, + HW_VAR_EFUSE_USAGE, + HW_VAR_EFUSE_BYTES, + HW_VAR_EFUSE_BT_USAGE, + HW_VAR_EFUSE_BT_BYTES, + HW_VAR_FIFO_CLEARN_UP, + HW_VAR_RESTORE_HW_SEQ, + HW_VAR_CHECK_TXBUF, + HW_VAR_PCIE_STOP_TX_DMA, + HW_VAR_APFM_ON_MAC, /* Auto FSM to Turn On, include clock, isolation, power control for MAC only */ + HW_VAR_HCI_SUS_STATE, + /* The valid upper nav range for the HW updating, if the true value is larger than the upper range, the HW won't update it. */ + /* Unit in microsecond. 0 means disable this function. */ +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + HW_VAR_WOWLAN, + HW_VAR_WAKEUP_REASON, +#endif + HW_VAR_RPWM_TOG, +#ifdef CONFIG_GPIO_WAKEUP + HW_VAR_WOW_OUTPUT_GPIO, + HW_VAR_WOW_INPUT_GPIO, + HW_SET_GPIO_WL_CTRL, +#endif + HW_VAR_SYS_CLKR, + HW_VAR_NAV_UPPER, + HW_VAR_RPT_TIMER_SETTING, + HW_VAR_TX_RPT_MAX_MACID, + HW_VAR_CHK_HI_QUEUE_EMPTY, + HW_VAR_CHK_MGQ_CPU_EMPTY, + HW_VAR_DL_BCN_SEL, + HW_VAR_AMPDU_MAX_TIME, + HW_VAR_WIRELESS_MODE, + HW_VAR_USB_MODE, + HW_VAR_PORT_SWITCH, + HW_VAR_PORT_CFG, + HW_VAR_DO_IQK, + HW_VAR_DM_IN_LPS_LCLK,/*flag CONFIG_LPS_LCLK_WD_TIMER*/ + HW_VAR_SET_REQ_FW_PS, + HW_VAR_FW_PS_STATE, + HW_VAR_SOUNDING_ENTER, + HW_VAR_SOUNDING_LEAVE, + HW_VAR_SOUNDING_RATE, + HW_VAR_SOUNDING_STATUS, + HW_VAR_SOUNDING_FW_NDPA, + HW_VAR_SOUNDING_CLK, + HW_VAR_SOUNDING_SET_GID_TABLE, + HW_VAR_SOUNDING_CSI_REPORT, + /*Add by YuChen for TXBF HW timer*/ + HW_VAR_HW_REG_TIMER_INIT, + HW_VAR_HW_REG_TIMER_RESTART, + HW_VAR_HW_REG_TIMER_START, + HW_VAR_HW_REG_TIMER_STOP, + /*Add by YuChen for TXBF HW timer*/ + HW_VAR_DL_RSVD_PAGE, + HW_VAR_MACID_LINK, + HW_VAR_MACID_NOLINK, + HW_VAR_DUMP_MAC_QUEUE_INFO, + HW_VAR_ASIX_IOT, +#ifdef CONFIG_MBSSID_CAM + HW_VAR_MBSSID_CAM_WRITE, + HW_VAR_MBSSID_CAM_CLEAR, + HW_VAR_RCR_MBSSID_EN, +#endif + HW_VAR_EN_HW_UPDATE_TSF, + HW_VAR_CH_SW_NEED_TO_TAKE_CARE_IQK_INFO, + HW_VAR_CH_SW_IQK_INFO_BACKUP, + HW_VAR_CH_SW_IQK_INFO_RESTORE, + + HW_VAR_DBI, + HW_VAR_MDIO, + HW_VAR_L1OFF_CAPABILITY, + HW_VAR_L1OFF_NIC_SUPPORT, + HW_VAR_BCN_EARLY_C2H_RPT, + HW_VAR_SET_DRV_ERLY_INT, + HW_VAR_DUMP_MAC_TXFIFO, + HW_VAR_PWR_CMD, +#ifdef CONFIG_FW_HANDLE_TXBCN + HW_VAR_BCN_HEAD_SEL, +#endif + HW_VAR_SET_SOML_PARAM, + HW_VAR_ENABLE_RX_BAR, + HW_VAR_TSF_AUTO_SYNC, + HW_VAR_LPS_STATE_CHK, + HW_VAR_LPS_RFON_CHK, + #ifdef CONFIG_RTS_FULL_BW + HW_VAR_SET_RTS_BW, + #endif +#if defined(CONFIG_PCI_HCI) + HW_VAR_ENSWBCN, +#endif +#ifdef CONFIG_WOWLAN + HW_VAR_VENDOR_WOW_MODE, +#endif /* CONFIG_WOWLAN */ +} HW_VARIABLES; + +typedef enum _HAL_DEF_VARIABLE { + HAL_DEF_UNDERCORATEDSMOOTHEDPWDB, + HAL_DEF_IS_SUPPORT_ANT_DIV, + HAL_DEF_DRVINFO_SZ, + HAL_DEF_MAX_RECVBUF_SZ, + HAL_DEF_RX_PACKET_OFFSET, + HAL_DEF_RX_DMA_SZ_WOW, + HAL_DEF_RX_DMA_SZ, + HAL_DEF_RX_PAGE_SIZE, + HAL_DEF_DBG_DUMP_RXPKT,/* for dbg */ + HAL_DEF_RA_DECISION_RATE, + HAL_DEF_RA_SGI, + HAL_DEF_PT_PWR_STATUS, + HAL_DEF_TX_LDPC, /* LDPC support */ + HAL_DEF_RX_LDPC, /* LDPC support */ + HAL_DEF_TX_STBC, /* TX STBC support */ + HAL_DEF_RX_STBC, /* RX STBC support */ + HAL_DEF_EXPLICIT_BEAMFORMER,/* Explicit Compressed Steering Capable */ + HAL_DEF_EXPLICIT_BEAMFORMEE,/* Explicit Compressed Beamforming Feedback Capable */ + HAL_DEF_VHT_MU_BEAMFORMER, /* VHT MU Beamformer support */ + HAL_DEF_VHT_MU_BEAMFORMEE, /* VHT MU Beamformee support */ + HAL_DEF_BEAMFORMER_CAP, + HAL_DEF_BEAMFORMEE_CAP, + HW_VAR_MAX_RX_AMPDU_FACTOR, + HW_DEF_RA_INFO_DUMP, + HAL_DEF_DBG_DUMP_TXPKT, + + HAL_DEF_TX_PAGE_SIZE, + HAL_DEF_TX_PAGE_BOUNDARY, + HAL_DEF_TX_PAGE_BOUNDARY_WOWLAN, + HAL_DEF_TX_BUFFER_LAST_ENTRY, + HAL_DEF_ANT_DETECT,/* to do for 8723a */ + HAL_DEF_PCI_ASPM_OSC, /* Support for ASPM OSC, added by Roger, 2013.03.27. */ + HAL_DEF_EFUSE_USAGE, /* Get current EFUSE utilization. 2008.12.19. Added by Roger. */ + HAL_DEF_EFUSE_BYTES, + HW_VAR_BEST_AMPDU_DENSITY, +} HAL_DEF_VARIABLE; + +typedef enum _HAL_ODM_VARIABLE { + HAL_ODM_STA_INFO, + HAL_ODM_P2P_STATE, + HAL_ODM_WIFI_DISPLAY_STATE, + HAL_ODM_REGULATION, + HAL_ODM_INITIAL_GAIN, + HAL_ODM_RX_INFO_DUMP, + HAL_ODM_RX_Dframe_INFO, +#ifdef CONFIG_ANTENNA_DIVERSITY + HAL_ODM_ANTDIV_SELECT +#endif +} HAL_ODM_VARIABLE; + +typedef enum _HAL_INTF_PS_FUNC { + HAL_USB_SELECT_SUSPEND, + HAL_MAX_ID, +} HAL_INTF_PS_FUNC; + +typedef s32(*c2h_id_filter)(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload); + +struct txpwr_idx_comp; + +struct hal_ops { + /*** initialize section ***/ + void (*read_chip_version)(_adapter *padapter); + void (*init_default_value)(_adapter *padapter); + void (*intf_chip_configure)(_adapter *padapter); + u8 (*read_adapter_info)(_adapter *padapter); + u32(*hal_power_on)(_adapter *padapter); + void (*hal_power_off)(_adapter *padapter); + u32(*hal_init)(_adapter *padapter); + u32(*hal_deinit)(_adapter *padapter); + void (*dm_init)(_adapter *padapter); + void (*dm_deinit)(_adapter *padapter); + + /*** xmit section ***/ + s32(*init_xmit_priv)(_adapter *padapter); + void (*free_xmit_priv)(_adapter *padapter); + s32(*hal_xmit)(_adapter *padapter, struct xmit_frame *pxmitframe); + /* + * mgnt_xmit should be implemented to run in interrupt context + */ + s32(*mgnt_xmit)(_adapter *padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32(*hal_mgmt_xmitframe_enqueue)(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32(*hal_xmitframe_enqueue)(_adapter *padapter, struct xmit_frame *pxmitframe); +#ifdef CONFIG_XMIT_THREAD_MODE + s32(*xmit_thread_handler)(_adapter *padapter); +#endif + void (*run_thread)(_adapter *padapter); + void (*cancel_thread)(_adapter *padapter); + + /*** recv section ***/ + s32(*init_recv_priv)(_adapter *padapter); + void (*free_recv_priv)(_adapter *padapter); +#ifdef CONFIG_RECV_THREAD_MODE + s32 (*recv_hdl)(_adapter *adapter); +#endif +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + u32(*inirp_init)(_adapter *padapter); + u32(*inirp_deinit)(_adapter *padapter); +#endif + /*** interrupt hdl section ***/ + void (*enable_interrupt)(_adapter *padapter); + void (*disable_interrupt)(_adapter *padapter); + u8(*check_ips_status)(_adapter *padapter); +#if defined(CONFIG_PCI_HCI) + s32(*interrupt_handler)(_adapter *padapter); + void (*unmap_beacon_icf)(_adapter *padapter); +#endif + +#if defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT) + void (*interrupt_handler)(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif + +#if defined(CONFIG_PCI_HCI) + void (*irp_reset)(_adapter *padapter); +#endif + + /*** DM section ***/ +#ifdef CONFIG_RTW_SW_LED + void (*InitSwLeds)(_adapter *padapter); + void (*DeInitSwLeds)(_adapter *padapter); +#endif + void (*set_chnl_bw_handler)(_adapter *padapter, u8 channel, enum channel_width Bandwidth, u8 Offset40, u8 Offset80); + + void (*set_tx_power_level_handler)(_adapter *adapter, u8 channel); + void (*set_txpwr_done)(_adapter *adapter); + void (*set_tx_power_index_handler)(_adapter *adapter, u32 powerindex, enum rf_path rfpath, u8 rate); + + u8 (*get_tx_power_index_handler)(_adapter *adapter, enum rf_path rfpath, RATE_SECTION rs, enum MGN_RATE rate + , enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch, struct txpwr_idx_comp *tic); + s8 (*get_txpwr_target_extra_bias)(_adapter *adapter, enum rf_path rfpath, RATE_SECTION rs, enum MGN_RATE rate, enum channel_width bw, BAND_TYPE band, u8 cch); + + void (*hal_dm_watchdog)(_adapter *padapter); + + u8 (*set_hw_reg_handler)(_adapter *padapter, u8 variable, u8 *val); + + void (*GetHwRegHandler)(_adapter *padapter, u8 variable, u8 *val); + + + + u8 (*get_hal_def_var_handler)(_adapter *padapter, HAL_DEF_VARIABLE eVariable, void *pValue); + + u8(*SetHalDefVarHandler)(_adapter *padapter, HAL_DEF_VARIABLE eVariable, void *pValue); + + void (*GetHalODMVarHandler)(_adapter *padapter, HAL_ODM_VARIABLE eVariable, void *pValue1, void *pValue2); + void (*SetHalODMVarHandler)(_adapter *padapter, HAL_ODM_VARIABLE eVariable, void *pValue1, BOOLEAN bSet); + + void (*SetBeaconRelatedRegistersHandler)(_adapter *padapter); + + u8(*interface_ps_func)(_adapter *padapter, HAL_INTF_PS_FUNC efunc_id, u8 *val); + + u32(*read_bbreg)(_adapter *padapter, u32 RegAddr, u32 BitMask); + void (*write_bbreg)(_adapter *padapter, u32 RegAddr, u32 BitMask, u32 Data); + u32 (*read_rfreg)(_adapter *padapter, enum rf_path eRFPath, u32 RegAddr, u32 BitMask); + void (*write_rfreg)(_adapter *padapter, enum rf_path eRFPath, u32 RegAddr, u32 BitMask, u32 Data); +#ifdef CONFIG_SYSON_INDIRECT_ACCESS + u32 (*read_syson_reg)(_adapter *padapter, u32 RegAddr, u32 BitMask); + void (*write_syson_reg)(_adapter *padapter, u32 RegAddr, u32 BitMask, u32 Data); +#endif + void (*read_wmmedca_reg)(_adapter *padapter, u16 *vo_params, u16 *vi_params, u16 *be_params, u16 *bk_params); + +#ifdef CONFIG_HOSTAPD_MLME + s32(*hostap_mgnt_xmit_entry)(_adapter *padapter, _pkt *pkt); +#endif + + void (*EfusePowerSwitch)(_adapter *padapter, u8 bWrite, u8 PwrState); + void (*BTEfusePowerSwitch)(_adapter *padapter, u8 bWrite, u8 PwrState); + void (*ReadEFuse)(_adapter *padapter, u8 efuseType, u16 _offset, u16 _size_byte, u8 *pbuf, BOOLEAN bPseudoTest); + void (*EFUSEGetEfuseDefinition)(_adapter *padapter, u8 efuseType, u8 type, void *pOut, BOOLEAN bPseudoTest); + u16(*EfuseGetCurrentSize)(_adapter *padapter, u8 efuseType, BOOLEAN bPseudoTest); + int (*Efuse_PgPacketRead)(_adapter *padapter, u8 offset, u8 *data, BOOLEAN bPseudoTest); + int (*Efuse_PgPacketWrite)(_adapter *padapter, u8 offset, u8 word_en, u8 *data, BOOLEAN bPseudoTest); + u8(*Efuse_WordEnableDataWrite)(_adapter *padapter, u16 efuse_addr, u8 word_en, u8 *data, BOOLEAN bPseudoTest); + BOOLEAN(*Efuse_PgPacketWrite_BT)(_adapter *padapter, u8 offset, u8 word_en, u8 *data, BOOLEAN bPseudoTest); +#if defined(CONFIG_RTL8710B) + BOOLEAN(*efuse_indirect_read4)(_adapter *padapter, u16 regaddr, u8 *value); +#endif + +#ifdef DBG_CONFIG_ERROR_DETECT + void (*sreset_init_value)(_adapter *padapter); + void (*sreset_reset_value)(_adapter *padapter); + void (*silentreset)(_adapter *padapter); + void (*sreset_xmit_status_check)(_adapter *padapter); + void (*sreset_linked_status_check)(_adapter *padapter); + u8(*sreset_get_wifi_status)(_adapter *padapter); + bool (*sreset_inprogress)(_adapter *padapter); +#endif + +#ifdef CONFIG_IOL + int (*IOL_exec_cmds_sync)(_adapter *padapter, struct xmit_frame *xmit_frame, u32 max_wating_ms, u32 bndy_cnt); +#endif + + void (*hal_notch_filter)(_adapter *adapter, bool enable); +#ifdef RTW_HALMAC + void (*hal_mac_c2h_handler)(_adapter *adapter, u8 *pbuf, u16 length); +#else + s32(*c2h_handler)(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload); +#endif + void (*reqtxrpt)(_adapter *padapter, u8 macid); + s32(*fill_h2c_cmd)(PADAPTER, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); + void (*fill_fake_txdesc)(PADAPTER, u8 *pDesc, u32 BufferLen, + u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); + s32(*fw_dl)(_adapter *adapter, u8 wowlan); +#ifdef RTW_HALMAC + s32 (*fw_mem_dl)(_adapter *adapter, enum fw_mem mem); +#endif + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) || defined(CONFIG_PCI_HCI) + void (*clear_interrupt)(_adapter *padapter); +#endif + u8(*hal_get_tx_buff_rsvd_page_num)(_adapter *adapter, bool wowlan); +#ifdef CONFIG_GPIO_API + void (*update_hisr_hsisr_ind)(PADAPTER padapter, u32 flag); + int (*hal_gpio_func_check)(_adapter *padapter, u8 gpio_num); + void (*hal_gpio_multi_func_reset)(_adapter *padapter, u8 gpio_num); +#endif +#ifdef CONFIG_FW_CORRECT_BCN + void (*fw_correct_bcn)(PADAPTER padapter); +#endif + +#ifdef RTW_HALMAC + u8(*init_mac_register)(PADAPTER); + u8(*init_phy)(PADAPTER); +#endif /* RTW_HALMAC */ + +#ifdef CONFIG_PCI_HCI + void (*hal_set_l1ssbackdoor_handler)(_adapter *padapter, u8 enable); +#endif + +#ifdef CONFIG_RFKILL_POLL + bool (*hal_radio_onoff_check)(_adapter *adapter, u8 *valid); +#endif +#ifdef CONFIG_PCI_TX_POLLING + void (*tx_poll_handler)(_adapter *adapter); +#endif +}; + +typedef enum _RT_EEPROM_TYPE { + EEPROM_93C46, + EEPROM_93C56, + EEPROM_BOOT_EFUSE, +} RT_EEPROM_TYPE, *PRT_EEPROM_TYPE; + + + +#define RF_CHANGE_BY_INIT 0 +#define RF_CHANGE_BY_IPS BIT28 +#define RF_CHANGE_BY_PS BIT29 +#define RF_CHANGE_BY_HW BIT30 +#define RF_CHANGE_BY_SW BIT31 + +typedef enum _HARDWARE_TYPE { + HARDWARE_TYPE_RTL8188EE, + HARDWARE_TYPE_RTL8188EU, + HARDWARE_TYPE_RTL8188ES, + /* NEW_GENERATION_IC */ + HARDWARE_TYPE_RTL8192EE, + HARDWARE_TYPE_RTL8192EU, + HARDWARE_TYPE_RTL8192ES, + HARDWARE_TYPE_RTL8812E, + HARDWARE_TYPE_RTL8812AU, + HARDWARE_TYPE_RTL8811AU, + HARDWARE_TYPE_RTL8821E, + HARDWARE_TYPE_RTL8821U, + HARDWARE_TYPE_RTL8821S, + HARDWARE_TYPE_RTL8723BE, + HARDWARE_TYPE_RTL8723BU, + HARDWARE_TYPE_RTL8723BS, + HARDWARE_TYPE_RTL8814AE, + HARDWARE_TYPE_RTL8814AU, + HARDWARE_TYPE_RTL8814AS, + HARDWARE_TYPE_RTL8821BE, + HARDWARE_TYPE_RTL8821BU, + HARDWARE_TYPE_RTL8821BS, + HARDWARE_TYPE_RTL8822BE, + HARDWARE_TYPE_RTL8822BU, + HARDWARE_TYPE_RTL8822BS, + HARDWARE_TYPE_RTL8703BE, + HARDWARE_TYPE_RTL8703BU, + HARDWARE_TYPE_RTL8703BS, + HARDWARE_TYPE_RTL8188FE, + HARDWARE_TYPE_RTL8188FU, + HARDWARE_TYPE_RTL8188FS, + HARDWARE_TYPE_RTL8188GTVU, + HARDWARE_TYPE_RTL8188GTVS, + HARDWARE_TYPE_RTL8723DE, + HARDWARE_TYPE_RTL8723DU, + HARDWARE_TYPE_RTL8723DS, + HARDWARE_TYPE_RTL8821CE, + HARDWARE_TYPE_RTL8821CU, + HARDWARE_TYPE_RTL8821CS, + HARDWARE_TYPE_RTL8710BU, + HARDWARE_TYPE_RTL8192FS, + HARDWARE_TYPE_RTL8192FU, + HARDWARE_TYPE_RTL8192FE, + HARDWARE_TYPE_RTL8822CE, + HARDWARE_TYPE_RTL8822CU, + HARDWARE_TYPE_RTL8822CS, + HARDWARE_TYPE_RTL8814BE, + HARDWARE_TYPE_RTL8814BU, + HARDWARE_TYPE_RTL8814BS, + HARDWARE_TYPE_RTL8723FU, + HARDWARE_TYPE_RTL8723FS, + HARDWARE_TYPE_MAX, +} HARDWARE_TYPE; + +#define IS_NEW_GENERATION_IC(_Adapter) (rtw_get_hw_type(_Adapter) >= HARDWARE_TYPE_RTL8192EE) +/* + * RTL8188E Series + * */ +#define IS_HARDWARE_TYPE_8188EE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8188EE) +#define IS_HARDWARE_TYPE_8188EU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8188EU) +#define IS_HARDWARE_TYPE_8188ES(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8188ES) +#define IS_HARDWARE_TYPE_8188E(_Adapter) \ + (IS_HARDWARE_TYPE_8188EE(_Adapter) || IS_HARDWARE_TYPE_8188EU(_Adapter) || IS_HARDWARE_TYPE_8188ES(_Adapter)) + +/* RTL8812 Series */ +#define IS_HARDWARE_TYPE_8812E(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8812E) +#define IS_HARDWARE_TYPE_8812AU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8812AU) +#define IS_HARDWARE_TYPE_8812(_Adapter) \ + (IS_HARDWARE_TYPE_8812E(_Adapter) || IS_HARDWARE_TYPE_8812AU(_Adapter)) + +/* RTL8821 Series */ +#define IS_HARDWARE_TYPE_8821E(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821E) +#define IS_HARDWARE_TYPE_8811AU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8811AU) +#define IS_HARDWARE_TYPE_8821U(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821U || \ + rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8811AU) +#define IS_HARDWARE_TYPE_8821S(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821S) +#define IS_HARDWARE_TYPE_8821(_Adapter) \ + (IS_HARDWARE_TYPE_8821E(_Adapter) || IS_HARDWARE_TYPE_8821U(_Adapter) || IS_HARDWARE_TYPE_8821S(_Adapter)) + +#define IS_HARDWARE_TYPE_JAGUAR(_Adapter) \ + (IS_HARDWARE_TYPE_8812(_Adapter) || IS_HARDWARE_TYPE_8821(_Adapter)) + +/* RTL8192E Series */ +#define IS_HARDWARE_TYPE_8192EE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8192EE) +#define IS_HARDWARE_TYPE_8192EU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8192EU) +#define IS_HARDWARE_TYPE_8192ES(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8192ES) + +#define IS_HARDWARE_TYPE_8192E(_Adapter) \ + (IS_HARDWARE_TYPE_8192EE(_Adapter) || IS_HARDWARE_TYPE_8192EU(_Adapter) || IS_HARDWARE_TYPE_8192ES(_Adapter)) + +#define IS_HARDWARE_TYPE_8723BE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8723BE) +#define IS_HARDWARE_TYPE_8723BU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8723BU) +#define IS_HARDWARE_TYPE_8723BS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8723BS) + +#define IS_HARDWARE_TYPE_8723B(_Adapter) \ + (IS_HARDWARE_TYPE_8723BE(_Adapter) || IS_HARDWARE_TYPE_8723BU(_Adapter) || IS_HARDWARE_TYPE_8723BS(_Adapter)) + +/* RTL8814A Series */ +#define IS_HARDWARE_TYPE_8814AE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8814AE) +#define IS_HARDWARE_TYPE_8814AU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8814AU) +#define IS_HARDWARE_TYPE_8814AS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8814AS) + +#define IS_HARDWARE_TYPE_8814A(_Adapter) \ + (IS_HARDWARE_TYPE_8814AE(_Adapter) || IS_HARDWARE_TYPE_8814AU(_Adapter) || IS_HARDWARE_TYPE_8814AS(_Adapter)) + +/* RTL8703B Series */ +#define IS_HARDWARE_TYPE_8703BE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8703BE) +#define IS_HARDWARE_TYPE_8703BS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8703BS) +#define IS_HARDWARE_TYPE_8703BU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8703BU) +#define IS_HARDWARE_TYPE_8703B(_Adapter) \ + (IS_HARDWARE_TYPE_8703BE(_Adapter) || IS_HARDWARE_TYPE_8703BU(_Adapter) || IS_HARDWARE_TYPE_8703BS(_Adapter)) + +/* RTL8723D Series */ +#define IS_HARDWARE_TYPE_8723DE(_Adapter)\ + (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8723DE) +#define IS_HARDWARE_TYPE_8723DS(_Adapter)\ + (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8723DS) +#define IS_HARDWARE_TYPE_8723DU(_Adapter)\ + (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8723DU) +#define IS_HARDWARE_TYPE_8723D(_Adapter)\ + (IS_HARDWARE_TYPE_8723DE(_Adapter) || \ + IS_HARDWARE_TYPE_8723DU(_Adapter) || \ + IS_HARDWARE_TYPE_8723DS(_Adapter)) + +/* RTL8192F Series */ +#define IS_HARDWARE_TYPE_8192FS(_Adapter)\ + (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8192FS) +#define IS_HARDWARE_TYPE_8192FU(_Adapter)\ + (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8192FU) +#define IS_HARDWARE_TYPE_8192FE(_Adapter)\ + (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8192FE) +#define IS_HARDWARE_TYPE_8192F(_Adapter)\ + (IS_HARDWARE_TYPE_8192FS(_Adapter) ||\ + IS_HARDWARE_TYPE_8192FU(_Adapter) ||\ + IS_HARDWARE_TYPE_8192FE(_Adapter)) + +/* RTL8188F Series */ +#define IS_HARDWARE_TYPE_8188FE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8188FE) +#define IS_HARDWARE_TYPE_8188FS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8188FS) +#define IS_HARDWARE_TYPE_8188FU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8188FU) +#define IS_HARDWARE_TYPE_8188F(_Adapter) \ + (IS_HARDWARE_TYPE_8188FE(_Adapter) || IS_HARDWARE_TYPE_8188FU(_Adapter) || IS_HARDWARE_TYPE_8188FS(_Adapter)) + +#define IS_HARDWARE_TYPE_8188GTVU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8188GTVU) +#define IS_HARDWARE_TYPE_8188GTVS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8188GTVS) +#define IS_HARDWARE_TYPE_8188GTV(_Adapter) \ + (IS_HARDWARE_TYPE_8188GTVU(_Adapter) || IS_HARDWARE_TYPE_8188GTVS(_Adapter)) + +/* RTL8710B Series */ +#define IS_HARDWARE_TYPE_8710BU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8710BU) +#define IS_HARDWARE_TYPE_8710B(_Adapter) (IS_HARDWARE_TYPE_8710BU(_Adapter)) + +#define IS_HARDWARE_TYPE_8821BE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821BE) +#define IS_HARDWARE_TYPE_8821BU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821BU) +#define IS_HARDWARE_TYPE_8821BS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821BS) + +#define IS_HARDWARE_TYPE_8821B(_Adapter) \ + (IS_HARDWARE_TYPE_8821BE(_Adapter) || IS_HARDWARE_TYPE_8821BU(_Adapter) || IS_HARDWARE_TYPE_8821BS(_Adapter)) + +#define IS_HARDWARE_TYPE_8822BE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8822BE) +#define IS_HARDWARE_TYPE_8822BU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8822BU) +#define IS_HARDWARE_TYPE_8822BS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8822BS) +#define IS_HARDWARE_TYPE_8822B(_Adapter) \ + (IS_HARDWARE_TYPE_8822BE(_Adapter) || IS_HARDWARE_TYPE_8822BU(_Adapter) || IS_HARDWARE_TYPE_8822BS(_Adapter)) + +#define IS_HARDWARE_TYPE_8821CE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821CE) +#define IS_HARDWARE_TYPE_8821CU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821CU) +#define IS_HARDWARE_TYPE_8821CS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8821CS) +#define IS_HARDWARE_TYPE_8821C(_Adapter) \ + (IS_HARDWARE_TYPE_8821CE(_Adapter) || IS_HARDWARE_TYPE_8821CU(_Adapter) || IS_HARDWARE_TYPE_8821CS(_Adapter)) + +#define IS_HARDWARE_TYPE_8822CE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8822CE) +#define IS_HARDWARE_TYPE_8822CU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8822CU) +#define IS_HARDWARE_TYPE_8822CS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8822CS) +#define IS_HARDWARE_TYPE_8822C(_Adapter) \ + (IS_HARDWARE_TYPE_8822CE(_Adapter) || IS_HARDWARE_TYPE_8822CU(_Adapter) || IS_HARDWARE_TYPE_8822CS(_Adapter)) + +#define IS_HARDWARE_TYPE_8814BE(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8814BE) +#define IS_HARDWARE_TYPE_8814BU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8814BU) +#define IS_HARDWARE_TYPE_8814BS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8814BS) +#define IS_HARDWARE_TYPE_8814B(_Adapter) \ + (IS_HARDWARE_TYPE_8814BE(_Adapter) || IS_HARDWARE_TYPE_8814BU(_Adapter) || IS_HARDWARE_TYPE_8814BS(_Adapter)) + +#define IS_HARDWARE_TYPE_8723FU(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8723FU) +#define IS_HARDWARE_TYPE_8723FS(_Adapter) (rtw_get_hw_type(_Adapter) == HARDWARE_TYPE_RTL8723FS) +#define IS_HARDWARE_TYPE_8723F(_Adapter) \ + (IS_HARDWARE_TYPE_8723FU(_Adapter) || IS_HARDWARE_TYPE_8723FS(_Adapter)) + +#define IS_HARDWARE_TYPE_JAGUAR2(_Adapter) \ + (IS_HARDWARE_TYPE_8814A(_Adapter) || IS_HARDWARE_TYPE_8821B(_Adapter) || IS_HARDWARE_TYPE_8822B(_Adapter) || IS_HARDWARE_TYPE_8821C(_Adapter)) + +#define IS_HARDWARE_TYPE_JAGUAR_AND_JAGUAR2(_Adapter) \ + (IS_HARDWARE_TYPE_JAGUAR(_Adapter) || IS_HARDWARE_TYPE_JAGUAR2(_Adapter)) + +#define IS_HARDWARE_TYPE_JAGUAR3(_Adapter) \ + (IS_HARDWARE_TYPE_8814B(_Adapter) || IS_HARDWARE_TYPE_8822C(_Adapter)) + +#define IS_HARDWARE_TYPE_JAGUAR3_11N(_Adapter) IS_HARDWARE_TYPE_8723F(_Adapter) + +#define IS_HARDWARE_TYPE_JAGUAR_ALL(_Adapter) \ + (IS_HARDWARE_TYPE_JAGUAR_AND_JAGUAR2(_Adapter) || IS_HARDWARE_TYPE_JAGUAR3(_Adapter)) + + +typedef enum _wowlan_subcode { + WOWLAN_ENABLE = 0, + WOWLAN_DISABLE = 1, + WOWLAN_AP_ENABLE = 2, + WOWLAN_AP_DISABLE = 3, + WOWLAN_PATTERN_CLEAN = 4 +} wowlan_subcode; + +struct wowlan_ioctl_param { + unsigned int subcode; + unsigned int subcode_value; + unsigned int wakeup_reason; +}; + +u8 rtw_hal_data_init(_adapter *padapter); +void rtw_hal_data_deinit(_adapter *padapter); + +void rtw_hal_def_value_init(_adapter *padapter); + +void rtw_hal_free_data(_adapter *padapter); + +void rtw_hal_dm_init(_adapter *padapter); +void rtw_hal_dm_deinit(_adapter *padapter); +#ifdef CONFIG_RTW_SW_LED +void rtw_hal_sw_led_init(_adapter *padapter); +void rtw_hal_sw_led_deinit(_adapter *padapter); +#endif +u32 rtw_hal_power_on(_adapter *padapter); +void rtw_hal_power_off(_adapter *padapter); + +uint rtw_hal_init(_adapter *padapter); +#ifdef CONFIG_NEW_NETDEV_HDL +uint rtw_hal_iface_init(_adapter *adapter); +#endif + +enum rf_type rtw_chip_rftype_to_hal_rftype(_adapter *adapter, u8 limit); +void dump_hal_runtime_trx_mode(void *sel, _adapter *adapter); +void dump_hal_trx_mode(void *sel, _adapter *adapter); +u8 rtw_hal_rfpath_init(_adapter *adapter); +u8 rtw_hal_trxnss_init(_adapter *adapter); + +uint rtw_hal_deinit(_adapter *padapter); +void rtw_hal_stop(_adapter *padapter); +u8 rtw_hal_set_hwreg(PADAPTER padapter, u8 variable, u8 *val); +void rtw_hal_get_hwreg(PADAPTER padapter, u8 variable, u8 *val); + +void rtw_hal_chip_configure(_adapter *padapter); +u8 rtw_hal_read_chip_info(_adapter *padapter); +void rtw_hal_read_chip_version(_adapter *padapter); + +u8 rtw_hal_set_def_var(_adapter *padapter, HAL_DEF_VARIABLE eVariable, void *pValue); +u8 rtw_hal_get_def_var(_adapter *padapter, HAL_DEF_VARIABLE eVariable, void *pValue); + +void rtw_hal_set_odm_var(_adapter *padapter, HAL_ODM_VARIABLE eVariable, void *pValue1, BOOLEAN bSet); +void rtw_hal_get_odm_var(_adapter *padapter, HAL_ODM_VARIABLE eVariable, void *pValue1, void *pValue2); + +void rtw_hal_enable_interrupt(_adapter *padapter); +void rtw_hal_disable_interrupt(_adapter *padapter); + +u8 rtw_hal_check_ips_status(_adapter *padapter); + +#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI) + u32 rtw_hal_inirp_init(_adapter *padapter); + u32 rtw_hal_inirp_deinit(_adapter *padapter); +#endif + +#if defined(CONFIG_PCI_HCI) + void rtw_hal_irp_reset(_adapter *padapter); +void rtw_hal_pci_dbi_write(_adapter *padapter, u16 addr, u8 data); +u8 rtw_hal_pci_dbi_read(_adapter *padapter, u16 addr); +void rtw_hal_pci_mdio_write(_adapter *padapter, u8 addr, u16 data); +u16 rtw_hal_pci_mdio_read(_adapter *padapter, u8 addr); +u8 rtw_hal_pci_l1off_nic_support(_adapter *padapter); +u8 rtw_hal_pci_l1off_capability(_adapter *padapter); +#endif + +u8 rtw_hal_intf_ps_func(_adapter *padapter, HAL_INTF_PS_FUNC efunc_id, u8 *val); + +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtw_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif +s32 rtw_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +s32 rtw_hal_xmit(_adapter *padapter, struct xmit_frame *pxmitframe); +s32 rtw_hal_mgnt_xmit(_adapter *padapter, struct xmit_frame *pmgntframe); + +s32 rtw_hal_init_xmit_priv(_adapter *padapter); +void rtw_hal_free_xmit_priv(_adapter *padapter); + +s32 rtw_hal_init_recv_priv(_adapter *padapter); +void rtw_hal_free_recv_priv(_adapter *padapter); + +void rtw_hal_update_ra_mask(struct sta_info *psta); + +void rtw_hal_start_thread(_adapter *padapter); +void rtw_hal_stop_thread(_adapter *padapter); + +void rtw_hal_bcn_related_reg_setting(_adapter *padapter); + +u32 rtw_hal_read_bbreg(_adapter *padapter, u32 RegAddr, u32 BitMask); +void rtw_hal_write_bbreg(_adapter *padapter, u32 RegAddr, u32 BitMask, u32 Data); +u32 rtw_hal_read_rfreg(_adapter *padapter, enum rf_path eRFPath, u32 RegAddr, u32 BitMask); +void rtw_hal_write_rfreg(_adapter *padapter, enum rf_path eRFPath, u32 RegAddr, u32 BitMask, u32 Data); + + +#define phy_query_bb_reg(Adapter, RegAddr, BitMask) rtw_hal_read_bbreg((Adapter), (RegAddr), (BitMask)) +#define phy_set_bb_reg(Adapter, RegAddr, BitMask, Data) rtw_hal_write_bbreg((Adapter), (RegAddr), (BitMask), (Data)) +#define phy_query_rf_reg(Adapter, eRFPath, RegAddr, BitMask) rtw_hal_read_rfreg((Adapter), (eRFPath), (RegAddr), (BitMask)) +#define phy_set_rf_reg(Adapter, eRFPath, RegAddr, BitMask, Data) rtw_hal_write_rfreg((Adapter), (eRFPath), (RegAddr), (BitMask), (Data)) + +#ifdef CONFIG_SYSON_INDIRECT_ACCESS +u32 rtw_hal_read_syson_reg(PADAPTER padapter, u32 RegAddr, u32 BitMask); +void rtw_hal_write_syson_reg(_adapter *padapter, u32 RegAddr, u32 BitMask, u32 Data); +#define hal_query_syson_reg(Adapter, RegAddr, BitMask) rtw_hal_read_syson_reg((Adapter), (RegAddr), (BitMask)) +#define hal_set_syson_reg(Adapter, RegAddr, BitMask, Data) rtw_hal_write_syson_reg((Adapter), (RegAddr), (BitMask), (Data)) +#endif + +#define phy_set_mac_reg phy_set_bb_reg +#define phy_query_mac_reg phy_query_bb_reg + +#if defined(CONFIG_PCI_HCI) + s32 rtw_hal_interrupt_handler(_adapter *padapter); + void rtw_hal_unmap_beacon_icf(_adapter *padapter); +#endif +#if defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT) + void rtw_hal_interrupt_handler(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif + +void rtw_hal_set_chnl_bw(_adapter *padapter, u8 channel, enum channel_width Bandwidth, u8 Offset40, u8 Offset80); +void rtw_hal_dm_watchdog(_adapter *padapter); +void rtw_hal_dm_watchdog_in_lps(_adapter *padapter); + +#ifdef CONFIG_HOSTAPD_MLME + s32 rtw_hal_hostap_mgnt_xmit_entry(_adapter *padapter, _pkt *pkt); +#endif + +#ifdef DBG_CONFIG_ERROR_DETECT +void rtw_hal_sreset_init(_adapter *padapter); +void rtw_hal_sreset_reset(_adapter *padapter); +void rtw_hal_sreset_reset_value(_adapter *padapter); +void rtw_hal_sreset_xmit_status_check(_adapter *padapter); +void rtw_hal_sreset_linked_status_check(_adapter *padapter); +u8 rtw_hal_sreset_get_wifi_status(_adapter *padapter); +bool rtw_hal_sreset_inprogress(_adapter *padapter); +#endif + +#ifdef CONFIG_IOL +int rtw_hal_iol_cmd(ADAPTER *adapter, struct xmit_frame *xmit_frame, u32 max_wating_ms, u32 bndy_cnt); +#endif + +#ifdef CONFIG_XMIT_THREAD_MODE +s32 rtw_hal_xmit_thread_handler(_adapter *padapter); +#endif + +#ifdef CONFIG_RECV_THREAD_MODE +s32 rtw_hal_recv_hdl(_adapter *adapter); +#endif + +void rtw_hal_notch_filter(_adapter *adapter, bool enable); + +#ifdef CONFIG_FW_C2H_REG +bool rtw_hal_c2h_reg_hdr_parse(_adapter *adapter, u8 *buf, u8 *id, u8 *seq, u8 *plen, u8 **payload); +bool rtw_hal_c2h_valid(_adapter *adapter, u8 *buf); +s32 rtw_hal_c2h_evt_read(_adapter *adapter, u8 *buf); +#endif + +#ifdef CONFIG_FW_C2H_PKT +bool rtw_hal_c2h_pkt_hdr_parse(_adapter *adapter, u8 *buf, u16 len, u8 *id, u8 *seq, u8 *plen, u8 **payload); +#endif + +s32 c2h_handler(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload); +#ifndef RTW_HALMAC +s32 rtw_hal_c2h_handler(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload); +s32 rtw_hal_c2h_id_handle_directly(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload); +#endif + +s32 rtw_hal_is_disable_sw_channel_plan(PADAPTER padapter); + +s32 rtw_hal_macid_sleep(_adapter *adapter, u8 macid); +s32 rtw_hal_macid_wakeup(_adapter *adapter, u8 macid); +s32 rtw_hal_macid_sleep_all_used(_adapter *adapter); +s32 rtw_hal_macid_wakeup_all_used(_adapter *adapter); + +s32 rtw_hal_macid_drop(_adapter *adapter, u8 macid); +s32 rtw_hal_macid_undrop(_adapter *adapter, u8 macid); + +s32 rtw_hal_fill_h2c_cmd(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +void rtw_hal_fill_fake_txdesc(_adapter *padapter, u8 *pDesc, u32 BufferLen, + u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); +u8 rtw_hal_get_txbuff_rsvd_page_num(_adapter *adapter, bool wowlan); + +#ifdef CONFIG_GPIO_API +void rtw_hal_update_hisr_hsisr_ind(_adapter *padapter, u32 flag); +int rtw_hal_gpio_func_check(_adapter *padapter, u8 gpio_num); +void rtw_hal_gpio_multi_func_reset(_adapter *padapter, u8 gpio_num); +#endif +#ifdef CONFIG_FW_CORRECT_BCN +void rtw_hal_fw_correct_bcn(_adapter *padapter); +#endif +s32 rtw_hal_fw_dl(_adapter *padapter, u8 wowlan); + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + void rtw_hal_clear_interrupt(_adapter *padapter); +#endif + +void rtw_hal_set_tx_power_level(_adapter *adapter, u8 channel); +void rtw_hal_update_txpwr_level(_adapter *adapter); +void rtw_hal_set_txpwr_done(_adapter *adapter); +void rtw_hal_set_tx_power_index(_adapter *adapter, u32 powerindex + , enum rf_path rfpath, u8 rate); + +u8 rtw_hal_get_tx_power_index(_adapter *adapter, enum rf_path rfpath + , RATE_SECTION rs, enum MGN_RATE rate, enum channel_width bw, BAND_TYPE band, u8 cch, u8 opch + , struct txpwr_idx_comp *tic); +s8 rtw_hal_get_txpwr_target_extra_bias(_adapter *adapter, enum rf_path rfpath + , RATE_SECTION rs, enum MGN_RATE rate, enum channel_width bw, BAND_TYPE band, u8 cch); + +u8 rtw_hal_ops_check(_adapter *padapter); + +#ifdef RTW_HALMAC + u8 rtw_hal_init_mac_register(PADAPTER); + u8 rtw_hal_init_phy(PADAPTER); +s32 rtw_hal_fw_mem_dl(_adapter *padapter, enum fw_mem mem); +#endif /* RTW_HALMAC */ + +#ifdef CONFIG_RFKILL_POLL +bool rtw_hal_rfkill_poll(_adapter *adapter, u8 *valid); +#endif + +#endif /* __HAL_INTF_H__ */ diff --git a/include/hal_pg.h b/include/hal_pg.h new file mode 100644 index 0000000..2df6a39 --- /dev/null +++ b/include/hal_pg.h @@ -0,0 +1,997 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __HAL_PG_H__ +#define __HAL_PG_H__ + +#define PPG_BB_GAIN_2G_TX_OFFSET_MASK 0x0F +#define PPG_BB_GAIN_2G_TXB_OFFSET_MASK 0xF0 + +#define PPG_BB_GAIN_5G_TX_OFFSET_MASK 0x1F +#define PPG_THERMAL_OFFSET_MASK 0x1F +#define KFREE_BB_GAIN_2G_TX_OFFSET(_ppg_v) (((_ppg_v) == PPG_BB_GAIN_2G_TX_OFFSET_MASK) ? 0 : (((_ppg_v) & 0x01) ? ((_ppg_v) >> 1) : (-((_ppg_v) >> 1)))) +#define KFREE_BB_GAIN_2G_TXB_OFFSET(_ppg_v) (((_ppg_v) == PPG_BB_GAIN_2G_TXB_OFFSET_MASK) ? 0 : (((_ppg_v) & 0x10) ? ((_ppg_v) >> 5) : (-((_ppg_v) >> 5)))) +#define KFREE_BB_GAIN_5G_TX_OFFSET(_ppg_v) (((_ppg_v) == PPG_BB_GAIN_5G_TX_OFFSET_MASK) ? 0 : (((_ppg_v) & 0x01) ? ((_ppg_v) >> 1) : (-((_ppg_v) >> 1)))) +#define KFREE_THERMAL_OFFSET(_ppg_v) (((_ppg_v) == PPG_THERMAL_OFFSET_MASK) ? 0 : (((_ppg_v) & 0x01) ? ((_ppg_v) >> 1) : (-((_ppg_v) >> 1)))) + +/* **************************************************** + * EEPROM/Efuse PG Offset for 88EE/88EU/88ES + * **************************************************** */ +#define EEPROM_ChannelPlan_88E 0xB8 +#define EEPROM_XTAL_88E 0xB9 +#define EEPROM_THERMAL_METER_88E 0xBA +#define EEPROM_IQK_LCK_88E 0xBB + +#define EEPROM_RF_BOARD_OPTION_88E 0xC1 +#define EEPROM_RF_FEATURE_OPTION_88E 0xC2 +#define EEPROM_RF_BT_SETTING_88E 0xC3 +#define EEPROM_VERSION_88E 0xC4 +#define EEPROM_CustomID_88E 0xC5 +#define EEPROM_RF_ANTENNA_OPT_88E 0xC9 +#define EEPROM_COUNTRY_CODE_88E 0xCB + +/* RTL88EE */ +#define EEPROM_MAC_ADDR_88EE 0xD0 +#define EEPROM_VID_88EE 0xD6 +#define EEPROM_DID_88EE 0xD8 +#define EEPROM_SVID_88EE 0xDA +#define EEPROM_SMID_88EE 0xDC + +/* RTL88EU */ +#define EEPROM_MAC_ADDR_88EU 0xD7 +#define EEPROM_VID_88EU 0xD0 +#define EEPROM_PID_88EU 0xD2 +#define EEPROM_USB_OPTIONAL_FUNCTION0 0xD4 /* 8188EU, 8192EU, 8812AU is the same */ +#define EEPROM_USB_OPTIONAL_FUNCTION0_8811AU 0x104 + +/* RTL88ES */ +#define EEPROM_MAC_ADDR_88ES 0x11A +/* **************************************************** + * EEPROM/Efuse PG Offset for 8192EE/8192EU/8192ES + * **************************************************** */ +#define GET_PG_KFREE_ON_8192E(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC1, 4, 1) +#define GET_PG_KFREE_THERMAL_K_ON_8192E(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 5, 1) + +#define PPG_BB_GAIN_2G_TXA_OFFSET_8192E 0x1F6 +#define PPG_THERMAL_OFFSET_8192E 0x1F5 + +#define EEPROM_ChannelPlan_8192E 0xB8 +#define EEPROM_XTAL_8192E 0xB9 +#define EEPROM_THERMAL_METER_8192E 0xBA +#define EEPROM_IQK_LCK_8192E 0xBB +#define EEPROM_2G_5G_PA_TYPE_8192E 0xBC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8192E 0xBD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8192E 0xBF + +#define EEPROM_RF_BOARD_OPTION_8192E 0xC1 +#define EEPROM_RF_FEATURE_OPTION_8192E 0xC2 +#define EEPROM_RF_BT_SETTING_8192E 0xC3 +#define EEPROM_VERSION_8192E 0xC4 +#define EEPROM_CustomID_8192E 0xC5 +#define EEPROM_TX_BBSWING_2G_8192E 0xC6 +#define EEPROM_TX_BBSWING_5G_8192E 0xC7 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8192E 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8192E 0xC9 +#define EEPROM_RFE_OPTION_8192E 0xCA +#define EEPROM_RFE_OPTION_8188E 0xCA +#define EEPROM_COUNTRY_CODE_8192E 0xCB + +/* RTL8192EE */ +#define EEPROM_MAC_ADDR_8192EE 0xD0 +#define EEPROM_VID_8192EE 0xD6 +#define EEPROM_DID_8192EE 0xD8 +#define EEPROM_SVID_8192EE 0xDA +#define EEPROM_SMID_8192EE 0xDC + +/* RTL8192EU */ +#define EEPROM_MAC_ADDR_8192EU 0xD7 +#define EEPROM_VID_8192EU 0xD0 +#define EEPROM_PID_8192EU 0xD2 +#define EEPROM_PA_TYPE_8192EU 0xBC +#define EEPROM_LNA_TYPE_2G_8192EU 0xBD +#define EEPROM_LNA_TYPE_5G_8192EU 0xBF + +/* RTL8192ES */ +#define EEPROM_MAC_ADDR_8192ES 0x11A +/* **************************************************** + * EEPROM/Efuse PG Offset for 8812AE/8812AU/8812AS + * *****************************************************/ +#define EEPROM_USB_MODE_8812 0x08 + +#define EEPROM_ChannelPlan_8812 0xB8 +#define EEPROM_XTAL_8812 0xB9 +#define EEPROM_THERMAL_METER_8812 0xBA +#define EEPROM_IQK_LCK_8812 0xBB +#define EEPROM_2G_5G_PA_TYPE_8812 0xBC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8812 0xBD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8812 0xBF + +#define EEPROM_RF_BOARD_OPTION_8812 0xC1 +#define EEPROM_RF_FEATURE_OPTION_8812 0xC2 +#define EEPROM_RF_BT_SETTING_8812 0xC3 +#define EEPROM_VERSION_8812 0xC4 +#define EEPROM_CustomID_8812 0xC5 +#define EEPROM_TX_BBSWING_2G_8812 0xC6 +#define EEPROM_TX_BBSWING_5G_8812 0xC7 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8812 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8812 0xC9 +#define EEPROM_RFE_OPTION_8812 0xCA +#define EEPROM_COUNTRY_CODE_8812 0xCB + +/* RTL8812AE */ +#define EEPROM_MAC_ADDR_8812AE 0xD0 +#define EEPROM_VID_8812AE 0xD6 +#define EEPROM_DID_8812AE 0xD8 +#define EEPROM_SVID_8812AE 0xDA +#define EEPROM_SMID_8812AE 0xDC + +/* RTL8812AU */ +#define EEPROM_MAC_ADDR_8812AU 0xD7 +#define EEPROM_VID_8812AU 0xD0 +#define EEPROM_PID_8812AU 0xD2 +#define EEPROM_PA_TYPE_8812AU 0xBC +#define EEPROM_LNA_TYPE_2G_8812AU 0xBD +#define EEPROM_LNA_TYPE_5G_8812AU 0xBF + +/* RTL8814AU */ +#define EEPROM_MAC_ADDR_8814AU 0xD8 +#define EEPROM_VID_8814AU 0xD0 +#define EEPROM_PID_8814AU 0xD2 +#define EEPROM_PA_TYPE_8814AU 0xBC +#define EEPROM_LNA_TYPE_2G_8814AU 0xBD +#define EEPROM_LNA_TYPE_5G_8814AU 0xBF + +/* RTL8814AE */ +#define EEPROM_MAC_ADDR_8814AE 0xD0 +#define EEPROM_VID_8814AE 0xD6 +#define EEPROM_DID_8814AE 0xD8 +#define EEPROM_SVID_8814AE 0xDA +#define EEPROM_SMID_8814AE 0xDC + +/* **************************************************** + * EEPROM/Efuse PG Offset for 8814AU + * **************************************************** */ +#define GET_PG_KFREE_ON_8814A(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 4, 1) +#define GET_PG_KFREE_THERMAL_K_ON_8814A(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 5, 1) +#define GET_PG_TX_POWER_TRACKING_MODE_8814A(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 6, 2) + +#define KFREE_GAIN_DATA_LENGTH_8814A 22 + +#define PPG_BB_GAIN_2G_TXBA_OFFSET_8814A 0x3EE + +#define PPG_THERMAL_OFFSET_8814A 0x3EF + +#define EEPROM_USB_MODE_8814A 0x0E +#define EEPROM_ChannelPlan_8814 0xB8 +#define EEPROM_XTAL_8814 0xB9 +#define EEPROM_THERMAL_METER_8814 0xBA +#define EEPROM_IQK_LCK_8814 0xBB + + +#define EEPROM_PA_TYPE_8814 0xBC +#define EEPROM_LNA_TYPE_AB_2G_8814 0xBD +#define EEPROM_LNA_TYPE_CD_2G_8814 0xBE +#define EEPROM_LNA_TYPE_AB_5G_8814 0xBF +#define EEPROM_LNA_TYPE_CD_5G_8814 0xC0 +#define EEPROM_RF_BOARD_OPTION_8814 0xC1 +#define EEPROM_RF_BT_SETTING_8814 0xC3 +#define EEPROM_VERSION_8814 0xC4 +#define EEPROM_CustomID_8814 0xC5 +#define EEPROM_TX_BBSWING_2G_8814 0xC6 +#define EEPROM_TX_BBSWING_5G_8814 0xC7 +#define EEPROM_TRX_ANTENNA_OPTION_8814 0xC9 +#define EEPROM_RFE_OPTION_8814 0xCA +#define EEPROM_COUNTRY_CODE_8814 0xCB + +/*Extra Info for 8814A Initial Gain Fine Tune suggested by Willis, JIRA: MP123*/ +#define EEPROM_IG_OFFSET_4_AB_2G_8814A 0x120 +#define EEPROM_IG_OFFSET_4_CD_2G_8814A 0x121 +#define EEPROM_IG_OFFSET_4_AB_5GL_8814A 0x122 +#define EEPROM_IG_OFFSET_4_CD_5GL_8814A 0x123 +#define EEPROM_IG_OFFSET_4_AB_5GM_8814A 0x124 +#define EEPROM_IG_OFFSET_4_CD_5GM_8814A 0x125 +#define EEPROM_IG_OFFSET_4_AB_5GH_8814A 0x126 +#define EEPROM_IG_OFFSET_4_CD_5GH_8814A 0x127 + +/* **************************************************** + * EEPROM/Efuse PG Offset for 8821AE/8821AU/8821AS + * **************************************************** */ + +#define GET_PG_KFREE_ON_8821A(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 4, 1) +#define GET_PG_KFREE_THERMAL_K_ON_8821A(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 5, 1) + +#define PPG_BB_GAIN_2G_TXA_OFFSET_8821A 0x1F6 +#define PPG_THERMAL_OFFSET_8821A 0x1F5 +#define PPG_BB_GAIN_5GLB1_TXA_OFFSET_8821A 0x1F4 +#define PPG_BB_GAIN_5GLB2_TXA_OFFSET_8821A 0x1F3 +#define PPG_BB_GAIN_5GMB1_TXA_OFFSET_8821A 0x1F2 +#define PPG_BB_GAIN_5GMB2_TXA_OFFSET_8821A 0x1F1 +#define PPG_BB_GAIN_5GHB_TXA_OFFSET_8821A 0x1F0 + +#define EEPROM_ChannelPlan_8821 0xB8 +#define EEPROM_XTAL_8821 0xB9 +#define EEPROM_THERMAL_METER_8821 0xBA +#define EEPROM_IQK_LCK_8821 0xBB + + +#define EEPROM_RF_BOARD_OPTION_8821 0xC1 +#define EEPROM_RF_FEATURE_OPTION_8821 0xC2 +#define EEPROM_RF_BT_SETTING_8821 0xC3 +#define EEPROM_VERSION_8821 0xC4 +#define EEPROM_CustomID_8821 0xC5 +#define EEPROM_RF_ANTENNA_OPT_8821 0xC9 + +/* RTL8821AE */ +#define EEPROM_MAC_ADDR_8821AE 0xD0 +#define EEPROM_VID_8821AE 0xD6 +#define EEPROM_DID_8821AE 0xD8 +#define EEPROM_SVID_8821AE 0xDA +#define EEPROM_SMID_8821AE 0xDC + +/* RTL8821AU */ +#define EEPROM_PA_TYPE_8821AU 0xBC +#define EEPROM_LNA_TYPE_8821AU 0xBF + +/* RTL8821AS */ +#define EEPROM_MAC_ADDR_8821AS 0x11A + +/* RTL8821AU */ +#define EEPROM_MAC_ADDR_8821AU 0x107 +#define EEPROM_VID_8821AU 0x100 +#define EEPROM_PID_8821AU 0x102 + + +/* **************************************************** + * EEPROM/Efuse PG Offset for 8192 SE/SU + * **************************************************** */ +#define EEPROM_VID_92SE 0x0A +#define EEPROM_DID_92SE 0x0C +#define EEPROM_SVID_92SE 0x0E +#define EEPROM_SMID_92SE 0x10 + +#define EEPROM_MAC_ADDR_92S 0x12 + +#define EEPROM_TSSI_A_92SE 0x74 +#define EEPROM_TSSI_B_92SE 0x75 + +#define EEPROM_Version_92SE 0x7C + + +#define EEPROM_VID_92SU 0x08 +#define EEPROM_PID_92SU 0x0A + +#define EEPROM_Version_92SU 0x50 +#define EEPROM_TSSI_A_92SU 0x6b +#define EEPROM_TSSI_B_92SU 0x6c + +/* ==================================================== + EEPROM/Efuse PG Offset for 8188FE/8188FU/8188FS + ==================================================== + */ + +#define GET_PG_KFREE_ON_8188F(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC1, 4, 1) +#define GET_PG_KFREE_THERMAL_K_ON_8188F(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 5, 1) + +#define PPG_BB_GAIN_2G_TXA_OFFSET_8188F 0xEE +#define PPG_THERMAL_OFFSET_8188F 0xEF + +#define EEPROM_ChannelPlan_8188F 0xB8 +#define EEPROM_XTAL_8188F 0xB9 +#define EEPROM_THERMAL_METER_8188F 0xBA +#define EEPROM_IQK_LCK_8188F 0xBB +#define EEPROM_2G_5G_PA_TYPE_8188F 0xBC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8188F 0xBD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8188F 0xBF + +#define EEPROM_RF_BOARD_OPTION_8188F 0xC1 +#define EEPROM_FEATURE_OPTION_8188F 0xC2 +#define EEPROM_RF_BT_SETTING_8188F 0xC3 +#define EEPROM_VERSION_8188F 0xC4 +#define EEPROM_CustomID_8188F 0xC5 +#define EEPROM_TX_BBSWING_2G_8188F 0xC6 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8188F 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8188F 0xC9 +#define EEPROM_RFE_OPTION_8188F 0xCA +#define EEPROM_COUNTRY_CODE_8188F 0xCB +#define EEPROM_CUSTOMER_ID_8188F 0x7F +#define EEPROM_SUBCUSTOMER_ID_8188F 0x59 + +/* RTL8188FU */ +#define EEPROM_MAC_ADDR_8188FU 0xD7 +#define EEPROM_VID_8188FU 0xD0 +#define EEPROM_PID_8188FU 0xD2 +#define EEPROM_PA_TYPE_8188FU 0xBC +#define EEPROM_LNA_TYPE_2G_8188FU 0xBD +#define EEPROM_USB_OPTIONAL_FUNCTION0_8188FU 0xD4 + +/* RTL8188FS */ +#define EEPROM_MAC_ADDR_8188FS 0x11A +#define EEPROM_Voltage_ADDR_8188F 0x8 + +/* ==================================================== + EEPROM/Efuse PG Offset for 8188GTV/8188GTVS + ==================================================== + */ + +#define GET_PG_KFREE_ON_8188GTV(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC1, 4, 1) +#define GET_PG_KFREE_THERMAL_K_ON_8188GTV(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 5, 1) + +#define PPG_BB_GAIN_2G_TXA_OFFSET_8188GTV 0xEE +#define PPG_THERMAL_OFFSET_8188GTV 0xEF + +#define EEPROM_ChannelPlan_8188GTV 0xB8 +#define EEPROM_XTAL_8188GTV 0xB9 +#define EEPROM_THERMAL_METER_8188GTV 0xBA +#define EEPROM_IQK_LCK_8188GTV 0xBB +#define EEPROM_2G_5G_PA_TYPE_8188GTV 0xBC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8188GTV 0xBD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8188GTV 0xBF + +#define EEPROM_RF_BOARD_OPTION_8188GTV 0xC1 +#define EEPROM_FEATURE_OPTION_8188GTV 0xC2 +#define EEPROM_RF_BT_SETTING_8188GTV 0xC3 +#define EEPROM_VERSION_8188GTV 0xC4 +#define EEPROM_CustomID_8188GTV 0xC5 +#define EEPROM_TX_BBSWING_2G_8188GTV 0xC6 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8188GTV 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8188GTV 0xC9 +#define EEPROM_RFE_OPTION_8188GTV 0xCA +#define EEPROM_COUNTRY_CODE_8188GTV 0xCB +#define EEPROM_CUSTOMER_ID_8188GTV 0x7F +#define EEPROM_SUBCUSTOMER_ID_8188GTV 0x59 + +/* RTL8188GTVU */ +#define EEPROM_MAC_ADDR_8188GTVU 0xD7 +#define EEPROM_VID_8188GTVU 0xD0 +#define EEPROM_PID_8188GTVU 0xD2 +#define EEPROM_PA_TYPE_8188GTVU 0xBC +#define EEPROM_LNA_TYPE_2G_8188GTVU 0xBD +#define EEPROM_USB_OPTIONAL_FUNCTION0_8188GTVU 0xD4 + +/* RTL8188GTVS */ +#define EEPROM_MAC_ADDR_8188GTVS 0x11A +#define EEPROM_Voltage_ADDR_8188GTV 0x8 + +/* **************************************************** + * EEPROM/Efuse PG Offset for 8723BE/8723BU/8723BS + * *****************************************************/ +#define EEPROM_ChannelPlan_8723B 0xB8 +#define EEPROM_XTAL_8723B 0xB9 +#define EEPROM_THERMAL_METER_8723B 0xBA +#define EEPROM_IQK_LCK_8723B 0xBB +#define EEPROM_2G_5G_PA_TYPE_8723B 0xBC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8723B 0xBD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8723B 0xBF + +#define EEPROM_RF_BOARD_OPTION_8723B 0xC1 +#define EEPROM_FEATURE_OPTION_8723B 0xC2 +#define EEPROM_RF_BT_SETTING_8723B 0xC3 +#define EEPROM_VERSION_8723B 0xC4 +#define EEPROM_CustomID_8723B 0xC5 +#define EEPROM_TX_BBSWING_2G_8723B 0xC6 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8723B 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8723B 0xC9 +#define EEPROM_RFE_OPTION_8723B 0xCA +#define EEPROM_COUNTRY_CODE_8723B 0xCB + +/* RTL8723BE */ +#define EEPROM_MAC_ADDR_8723BE 0xD0 +#define EEPROM_VID_8723BE 0xD6 +#define EEPROM_DID_8723BE 0xD8 +#define EEPROM_SVID_8723BE 0xDA +#define EEPROM_SMID_8723BE 0xDC + +/* RTL8723BU */ +#define EEPROM_MAC_ADDR_8723BU 0x107 +#define EEPROM_VID_8723BU 0x100 +#define EEPROM_PID_8723BU 0x102 +#define EEPROM_PA_TYPE_8723BU 0xBC +#define EEPROM_LNA_TYPE_2G_8723BU 0xBD + + +/* RTL8723BS */ +#define EEPROM_MAC_ADDR_8723BS 0x11A +#define EEPROM_Voltage_ADDR_8723B 0x8 + +/* **************************************************** + * EEPROM/Efuse PG Offset for 8703B + * **************************************************** */ +#define GET_PG_KFREE_ON_8703B(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC1, 4, 1) +#define GET_PG_KFREE_THERMAL_K_ON_8703B(_pg_m) LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 5, 1) + +#define PPG_BB_GAIN_2G_TXA_OFFSET_8703B 0xEE +#define PPG_THERMAL_OFFSET_8703B 0xEF + +#define EEPROM_ChannelPlan_8703B 0xB8 +#define EEPROM_XTAL_8703B 0xB9 +#define EEPROM_THERMAL_METER_8703B 0xBA +#define EEPROM_IQK_LCK_8703B 0xBB +#define EEPROM_2G_5G_PA_TYPE_8703B 0xBC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8703B 0xBD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8703B 0xBF + +#define EEPROM_RF_BOARD_OPTION_8703B 0xC1 +#define EEPROM_FEATURE_OPTION_8703B 0xC2 +#define EEPROM_RF_BT_SETTING_8703B 0xC3 +#define EEPROM_VERSION_8703B 0xC4 +#define EEPROM_CustomID_8703B 0xC5 +#define EEPROM_TX_BBSWING_2G_8703B 0xC6 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8703B 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8703B 0xC9 +#define EEPROM_RFE_OPTION_8703B 0xCA +#define EEPROM_COUNTRY_CODE_8703B 0xCB + +/* RTL8703BU */ +#define EEPROM_MAC_ADDR_8703BU 0x107 +#define EEPROM_VID_8703BU 0x100 +#define EEPROM_PID_8703BU 0x102 +#define EEPROM_USB_OPTIONAL_FUNCTION0_8703BU 0x104 +#define EEPROM_PA_TYPE_8703BU 0xBC +#define EEPROM_LNA_TYPE_2G_8703BU 0xBD + +/* RTL8703BS */ +#define EEPROM_MAC_ADDR_8703BS 0x11A +#define EEPROM_Voltage_ADDR_8703B 0x8 + +/* + * ==================================================== + * EEPROM/Efuse PG Offset for 8822B + * ==================================================== + */ +#define EEPROM_ChannelPlan_8822B 0xB8 +#define EEPROM_XTAL_8822B 0xB9 +#define EEPROM_THERMAL_METER_8822B 0xBA +#define EEPROM_IQK_LCK_8822B 0xBB +#define EEPROM_2G_5G_PA_TYPE_8822B 0xBC +/* PATH A & PATH B */ +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_AB_8822B 0xBD +/* PATH C & PATH D */ +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_CD_8822B 0xBE +/* PATH A & PATH B */ +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_AB_8822B 0xBF +/* PATH C & PATH D */ +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_CD_8822B 0xC0 + +#define EEPROM_RF_BOARD_OPTION_8822B 0xC1 +#define EEPROM_FEATURE_OPTION_8822B 0xC2 +#define EEPROM_RF_BT_SETTING_8822B 0xC3 +#define EEPROM_VERSION_8822B 0xC4 +#define EEPROM_CustomID_8822B 0xC5 +#define EEPROM_TX_BBSWING_2G_8822B 0xC6 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8822B 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8822B 0xC9 +#define EEPROM_RFE_OPTION_8822B 0xCA +#define EEPROM_COUNTRY_CODE_8822B 0xCB + +/* RTL8822BU */ +#define EEPROM_MAC_ADDR_8822BU 0x107 +#define EEPROM_VID_8822BU 0x100 +#define EEPROM_PID_8822BU 0x102 +#define EEPROM_USB_OPTIONAL_FUNCTION0_8822BU 0x104 +#define EEPROM_USB_MODE_8822BU 0x06 + +/* RTL8822BS */ +#define EEPROM_MAC_ADDR_8822BS 0x11A + +/* RTL8822BE */ +#define EEPROM_MAC_ADDR_8822BE 0xD0 +/* + * ==================================================== + * EEPROM/Efuse PG Offset for 8821C + * ==================================================== + */ +#define EEPROM_CHANNEL_PLAN_8821C 0xB8 +#define EEPROM_XTAL_8821C 0xB9 +#define EEPROM_THERMAL_METER_8821C 0xBA +#define EEPROM_IQK_LCK_8821C 0xBB +#define EEPROM_2G_5G_PA_TYPE_8821C 0xBC +/* PATH A & PATH B */ +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_AB_8821C 0xBD +/* PATH C & PATH D */ +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_CD_8821C 0xBE +/* PATH A & PATH B */ +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_AB_8821C 0xBF +/* PATH C & PATH D */ +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_CD_8821C 0xC0 + +#define EEPROM_RF_BOARD_OPTION_8821C 0xC1 +#define EEPROM_FEATURE_OPTION_8821C 0xC2 +#define EEPROM_RF_BT_SETTING_8821C 0xC3 +#define EEPROM_VERSION_8821C 0xC4 +#define EEPROM_CUSTOMER_ID_8821C 0xC5 +#define EEPROM_TX_BBSWING_2G_8821C 0xC6 +#define EEPROM_TX_BBSWING_5G_8821C 0xC7 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8821C 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8821C 0xC9 +#define EEPROM_RFE_OPTION_8821C 0xCA +#define EEPROM_COUNTRY_CODE_8821C 0xCB + +/* RTL8821CU */ +#define EEPROM_MAC_ADDR_8821CU 0x107 +#define EEPROM_VID_8821CU 0x100 +#define EEPROM_PID_8821CU 0x102 +#define EEPROM_USB_OPTIONAL_FUNCTION0_8821CU 0x104 +#define EEPROM_USB_MODE_8821CU 0x06 + +/* RTL8821CS */ +#define EEPROM_MAC_ADDR_8821CS 0x11A + +/* RTL8821CE */ +#define EEPROM_MAC_ADDR_8821CE 0xD0 +/* **************************************************** + * EEPROM/Efuse PG Offset for 8723D + * **************************************************** */ +#define GET_PG_KFREE_ON_8723D(_pg_m) \ + LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC1, 4, 1) +#define GET_PG_KFREE_THERMAL_K_ON_8723D(_pg_m) \ + LE_BITS_TO_1BYTE(((u8 *)(_pg_m)) + 0xC8, 5, 1) + +#define PPG_8723D_S1 0 +#define PPG_8723D_S0 1 + +#define PPG_BB_GAIN_2G_TXA_OFFSET_8723D 0xEE +#define PPG_BB_GAIN_2G_TX_OFFSET_8723D 0x1EE +#define PPG_THERMAL_OFFSET_8723D 0xEF + +#define EEPROM_ChannelPlan_8723D 0xB8 +#define EEPROM_XTAL_8723D 0xB9 +#define EEPROM_THERMAL_METER_8723D 0xBA +#define EEPROM_IQK_LCK_8723D 0xBB +#define EEPROM_2G_5G_PA_TYPE_8723D 0xBC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8723D 0xBD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8723D 0xBF + +#define EEPROM_RF_BOARD_OPTION_8723D 0xC1 +#define EEPROM_FEATURE_OPTION_8723D 0xC2 +#define EEPROM_RF_BT_SETTING_8723D 0xC3 +#define EEPROM_VERSION_8723D 0xC4 +#define EEPROM_CustomID_8723D 0xC5 +#define EEPROM_TX_BBSWING_2G_8723D 0xC6 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8723D 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8723D 0xC9 +#define EEPROM_RFE_OPTION_8723D 0xCA +#define EEPROM_COUNTRY_CODE_8723D 0xCB + +/* RTL8723DE */ +#define EEPROM_MAC_ADDR_8723DE 0xD0 +#define EEPROM_VID_8723DE 0xD6 +#define EEPROM_DID_8723DE 0xD8 +#define EEPROM_SVID_8723DE 0xDA +#define EEPROM_SMID_8723DE 0xDC + +/* RTL8723DU */ +#define EEPROM_MAC_ADDR_8723DU 0x107 +#define EEPROM_VID_8723DU 0x100 +#define EEPROM_PID_8723DU 0x102 +#define EEPROM_USB_OPTIONAL_FUNCTION0_8723DU 0x104 + +/* RTL8723BS */ +#define EEPROM_MAC_ADDR_8723DS 0x11A +#define EEPROM_Voltage_ADDR_8723D 0x8 + +/* + * ==================================================== + * EEPROM/Efuse PG Offset for 8822C + * ==================================================== + */ +#define EEPROM_TX_PWR_INX_8822C 0x10 +#define EEPROM_ChannelPlan_8822C 0xB8 +#define EEPROM_XTAL_B9_8822C 0xB9 +#define EEPROM_IQK_LCK_8822C 0xBB +#define EEPROM_2G_5G_PA_TYPE_8822C 0xBC +/* PATH A & PATH B */ +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_AB_8822C 0xBD +/* PATH C & PATH D */ +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_CD_8822C 0xBE +/* PATH A & PATH B */ +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_AB_8822C 0xBF +/* PATH C & PATH D */ +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_CD_8822C 0xC0 + +#define EEPROM_RF_BOARD_OPTION_8822C 0xC1 +#define EEPROM_FEATURE_OPTION_8822C 0xC2 +#define EEPROM_RF_BT_SETTING_8822C 0xC3 +#define EEPROM_VERSION_8822C 0xC4 +#define EEPROM_CustomID_8822C 0xC5 +#define EEPROM_TX_BBSWING_2G_8822C 0xC6 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8822C 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8822C 0xC9 +#define EEPROM_RFE_OPTION_8822C 0xCA +#define EEPROM_COUNTRY_CODE_8822C 0xCB +#define EEPROM_THERMAL_METER_A_8822C 0xD0 +#define EEPROM_THERMAL_METER_B_8822C 0xD1 + +#define EEPROM_XTAL_110_8822C 0x110 +#define EEPROM_XTAL_111_8822C 0x111 + +/* RTL8822CU */ +#define EEPROM_MAC_ADDR_8822CU 0x157 +#define EEPROM_VID_8822CU 0x100 +#define EEPROM_PID_8822CU 0x102 +#define EEPROM_USB_OPTIONAL_FUNCTION0_8822CU 0x104 +#define EEPROM_USB_MODE_8822CU 0x06 + +/* RTL8822CS */ +#define EEPROM_MAC_ADDR_8822CS 0x16A + +/* RTL8822CE */ +#define EEPROM_MAC_ADDR_8822CE 0x120 + +/* **************************************************** + * EEPROM/Efuse PG Offset for 8192F + * **************************************************** */ +#define EEPROM_ChannelPlan_8192F 0xB8 +#define EEPROM_XTAL_8192F 0xB9 +#define EEPROM_THERMAL_METER_8192F 0xBA +#define EEPROM_IQK_LCK_8192F 0xBB +#define EEPROM_2G_5G_PA_TYPE_8192F 0xBC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8192F 0xBD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8192F 0xBF + +#define EEPROM_RF_BOARD_OPTION_8192F 0xC1 +#define EEPROM_FEATURE_OPTION_8192F 0xC2 +#define EEPROM_RF_BT_SETTING_8192F 0xC3 +#define EEPROM_VERSION_8192F 0xC4 +#define EEPROM_CustomID_8192F 0xC5 +#define EEPROM_TX_BBSWING_2G_8192F 0xC6 +#define EEPROM_TX_BBSWING_5G_8192F 0xC7 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8192F 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8192F 0xC9 +#define EEPROM_RFE_OPTION_8192F 0xCA +#define EEPROM_COUNTRY_CODE_8192F 0xCB +/*RTL8192FS*/ +#define EEPROM_MAC_ADDR_8192FS 0x11A +#define EEPROM_Voltage_ADDR_8192F 0x8 +/* RTL8192FU */ +#define EEPROM_MAC_ADDR_8192FU 0x107 +#define EEPROM_VID_8192FU 0x100 +#define EEPROM_PID_8192FU 0x102 +#define EEPROM_USB_OPTIONAL_FUNCTION0_8192FU 0x104 +/* RTL8192FE */ +#define EEPROM_MAC_ADDR_8192FE 0xD0 +#define EEPROM_VID_8192FE 0xD6 +#define EEPROM_DID_8192FE 0xD8 +#define EEPROM_SVID_8192FE 0xDA +#define EEPROM_SMID_8192FE 0xDC + +/* **************************************************** + * EEPROM/Efuse PG Offset for 8710B + * **************************************************** */ +#define RTL_EEPROM_ID_8710B 0x8195 +#define EEPROM_Default_ThermalMeter_8710B 0x1A + +#define EEPROM_CHANNEL_PLAN_8710B 0xC8 +#define EEPROM_XTAL_8710B 0xC9 +#define EEPROM_THERMAL_METER_8710B 0xCA +#define EEPROM_IQK_LCK_8710B 0xCB +#define EEPROM_2G_5G_PA_TYPE_8710B 0xCC +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_8710B 0xCD +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_8710B 0xCF +#define EEPROM_TX_KFREE_8710B 0xEE //Physical Efuse Address +#define EEPROM_THERMAL_8710B 0xEF //Physical Efuse Address +#define EEPROM_PACKAGE_TYPE_8710B 0xF8 //Physical Efuse Address + +#define EEPROM_RF_BOARD_OPTION_8710B 0x131 +#define EEPROM_RF_FEATURE_OPTION_8710B 0x132 +#define EEPROM_RF_BT_SETTING_8710B 0x133 +#define EEPROM_VERSION_8710B 0x134 +#define EEPROM_CUSTOM_ID_8710B 0x135 +#define EEPROM_TX_BBSWING_2G_8710B 0x136 +#define EEPROM_TX_BBSWING_5G_8710B 0x137 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8710B 0x138 +#define EEPROM_RF_ANTENNA_OPT_8710B 0x139 +#define EEPROM_RFE_OPTION_8710B 0x13A +#define EEPROM_COUNTRY_CODE_8710B 0x13B +#define EEPROM_COUNTRY_CODE_2_8710B 0x13C + +#define EEPROM_MAC_ADDR_8710B 0x11A +#define EEPROM_VID_8710BU 0x1C0 +#define EEPROM_PID_8710BU 0x1C2 + +/* **************************************************** + * EEPROM/Efuse PG Offset for 8814B + * **************************************************** */ + +#define EEPROM_USB_MODE_8814BU 0x06 +/* 0x10 ~ 0x63 = TX power area. */ +#define EEPROM_TX_PWR_INX_8814B 0x10 +#define EEPROM_ChannelPlan_8814B 0xB8 +#define EEPROM_XTAL_8814B 0xB9 +#define EEPROM_IQK_LCK_8814B 0xBB + +#define EEPROM_RF_BOARD_OPTION_8814B 0xC1 +#define EEPROM_RF_FEATURE_OPTION_8814B 0xC2 +#define EEPROM_RF_BT_SETTING_8814B 0xC3 +#define EEPROM_VERSION_8814B 0xC4 +#define EEPROM_CustomID_8814B 0xC5 +#define EEPROM_TX_BBSWING_2G_8814B 0xC6 +#define EEPROM_TX_BBSWING_5G_8814B 0xC7 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8814B 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8814B 0xC9 +#define EEPROM_RFE_OPTION_8814B 0xCA +#define EEPROM_COUNTRY_CODE_8814B 0xCB + +#define EEPROM_THERMAL_METER_A_8814B 0xD0 +#define EEPROM_THERMAL_METER_B_8814B 0xD1 +#define EEPROM_THERMAL_METER_C_8814B 0xD2 +#define EEPROM_THERMAL_METER_D_8814B 0xD3 + +#define EEPROM_MAC_ADDR_8814BE 0x120 +#define EEPROM_VID_8814B 0x126 +#define EEPROM_DID_8814B 0x128 +#define EEPROM_SVID_8814B 0x12A +#define EEPROM_SMID_8814B 0x12C + +/* RTL8814BU */ +#define EEPROM_MAC_ADDR_8814BU 0x157 +#define EEPROM_VID_8814BU 0x150 +#define EEPROM_PID_8814BU 0x152 +#define EEPROM_USB_OPTIONAL_FUNCTION0_8814BU 0x154 + +/* + * ==================================================== + * EEPROM/Efuse PG Offset for 8723F + * ==================================================== + */ +#define EEPROM_TX_PWR_INX_8723F 0x10 +#define EEPROM_ChannelPlan_8723F 0xB8 +#define EEPROM_XTAL_B9_8723F 0xB9 +#define EEPROM_THERMAL_METER_8723F 0xBA +#define EEPROM_IQK_LCK_8723F 0xBB +#define EEPROM_2G_5G_PA_TYPE_8723F 0xBC +/* PATH A & PATH B */ +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_AB_8723F 0xBD +/* PATH C & PATH D */ +#define EEPROM_2G_LNA_TYPE_GAIN_SEL_CD_8723F 0xBE +/* PATH A & PATH B */ +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_AB_8723F 0xBF +/* PATH C & PATH D */ +#define EEPROM_5G_LNA_TYPE_GAIN_SEL_CD_8723F 0xC0 + +#define EEPROM_RF_BOARD_OPTION_8723F 0xC1 +#define EEPROM_FEATURE_OPTION_8723F 0xC2 +#define EEPROM_RF_BT_SETTING_8723F 0xC3 +#define EEPROM_VERSION_8723F 0xC4 +#define EEPROM_CustomID_8723F 0xC5 +#define EEPROM_TX_BBSWING_2G_8723F 0xC6 +#define EEPROM_TX_PWR_CALIBRATE_RATE_8723F 0xC8 +#define EEPROM_RF_ANTENNA_OPT_8723F 0xC9 +#define EEPROM_RFE_OPTION_8723F 0xCA +#define EEPROM_COUNTRY_CODE_8723F 0xCB + +/* RTL8723FU */ +#define EEPROM_MAC_ADDR_8723FU 0x108 +#define EEPROM_VID_8723FU 0x100 +#define EEPROM_PID_8723FU 0x102 +#define EEPROM_USB_OPTIONAL_FUNCTION0_8723FU 0x104 +#define EEPROM_USB_MODE_8723FU 0x03 + +/* RTL8723FS */ +#define EEPROM_MAC_ADDR_8723FS 0x11A + +/* **************************************************** + * EEPROM/Efuse Value Type + * **************************************************** */ +#define EETYPE_TX_PWR 0x0 +#define EETYPE_MAX_RFE_8192F 0x31 +/* **************************************************** + * EEPROM/Efuse Default Value + * **************************************************** */ +#define EEPROM_CID_DEFAULT 0x0 +#define EEPROM_CID_DEFAULT_EXT 0xFF /* Reserved for Realtek */ +#define EEPROM_CID_TOSHIBA 0x4 +#define EEPROM_CID_CCX 0x10 +#define EEPROM_CID_QMI 0x0D +#define EEPROM_CID_WHQL 0xFE + +#define EEPROM_CHANNEL_PLAN_FCC 0x0 +#define EEPROM_CHANNEL_PLAN_IC 0x1 +#define EEPROM_CHANNEL_PLAN_ETSI 0x2 +#define EEPROM_CHANNEL_PLAN_SPAIN 0x3 +#define EEPROM_CHANNEL_PLAN_FRANCE 0x4 +#define EEPROM_CHANNEL_PLAN_MKK 0x5 +#define EEPROM_CHANNEL_PLAN_MKK1 0x6 +#define EEPROM_CHANNEL_PLAN_ISRAEL 0x7 +#define EEPROM_CHANNEL_PLAN_TELEC 0x8 +#define EEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN 0x9 +#define EEPROM_CHANNEL_PLAN_WORLD_WIDE_13 0xA +#define EEPROM_CHANNEL_PLAN_NCC_TAIWAN 0xB +#define EEPROM_CHANNEL_PLAN_CHIAN 0XC +#define EEPROM_CHANNEL_PLAN_SINGAPORE_INDIA_MEXICO 0XD +#define EEPROM_CHANNEL_PLAN_KOREA 0xE +#define EEPROM_CHANNEL_PLAN_TURKEY 0xF +#define EEPROM_CHANNEL_PLAN_JAPAN 0x10 +#define EEPROM_CHANNEL_PLAN_FCC_NO_DFS 0x11 +#define EEPROM_CHANNEL_PLAN_JAPAN_NO_DFS 0x12 +#define EEPROM_CHANNEL_PLAN_WORLD_WIDE_5G 0x13 +#define EEPROM_CHANNEL_PLAN_TAIWAN_NO_DFS 0x14 + +#define EEPROM_USB_OPTIONAL1 0xE +#define EEPROM_CHANNEL_PLAN_BY_HW_MASK 0x80 + +#define RTL_EEPROM_ID 0x8129 +#define EEPROM_Default_TSSI 0x0 +#define EEPROM_Default_BoardType 0x02 +#define EEPROM_Default_ThermalMeter 0x12 +#define EEPROM_Default_ThermalMeter_92SU 0x7 +#define EEPROM_Default_ThermalMeter_88E 0x18 +#define EEPROM_Default_ThermalMeter_8812 0x18 +#define EEPROM_Default_ThermalMeter_8192E 0x1A +#define EEPROM_Default_ThermalMeter_8723B 0x18 +#define EEPROM_Default_ThermalMeter_8703B 0x18 +#define EEPROM_Default_ThermalMeter_8723D 0x18 +#define EEPROM_Default_ThermalMeter_8188F 0x18 +#define EEPROM_Default_ThermalMeter_8188GTV 0x18 +#define EEPROM_Default_ThermalMeter_8814A 0x18 +#define EEPROM_Default_ThermalMeter_8192F 0x1A +#define EEPROM_Default_ThermalMeter_8814B 0x20 + +#define EEPROM_Default_CrystalCap 0x0 +#define EEPROM_Default_CrystalCap_8723A 0x20 +#define EEPROM_Default_CrystalCap_88E 0x20 +#define EEPROM_Default_CrystalCap_8812 0x20 +#define EEPROM_Default_CrystalCap_8814 0x20 +#define EEPROM_Default_CrystalCap_8192E 0x20 +#define EEPROM_Default_CrystalCap_8723B 0x20 +#define EEPROM_Default_CrystalCap_8703B 0x20 +#define EEPROM_Default_CrystalCap_8723D 0x20 +#define EEPROM_Default_CrystalCap_8723F 0x3F +#define EEPROM_Default_CrystalCap_8188F 0x20 +#define EEPROM_Default_CrystalCap_8188GTV 0x20 +#define EEPROM_Default_CrystalCap_8192F 0x20 +#define EEPROM_Default_CrystalCap_B9_8822C 0x3F +#define EEPROM_Default_CrystalCap_110_8822C 0x40 +#define EEPROM_Default_CrystalCap_111_8822C 0x40 +#define EEPROM_Default_CrystalCap_8814B 0x40 +#define EEPROM_Default_CrystalFreq 0x0 +#define EEPROM_Default_TxPowerLevel_92C 0x22 +#define EEPROM_Default_TxPowerLevel_2G 0x2C +#define EEPROM_Default_TxPowerLevel_5G 0x22 +#define EEPROM_Default_TxPowerLevel 0x22 +#define EEPROM_Default_HT40_2SDiff 0x0 +#define EEPROM_Default_HT20_Diff 2 +#define EEPROM_Default_LegacyHTTxPowerDiff 0x3 +#define EEPROM_Default_LegacyHTTxPowerDiff_92C 0x3 +#define EEPROM_Default_LegacyHTTxPowerDiff_92D 0x4 +#define EEPROM_Default_HT40_PwrMaxOffset 0 +#define EEPROM_Default_HT20_PwrMaxOffset 0 + +#define EEPROM_Default_PID 0x1234 +#define EEPROM_Default_VID 0x5678 +#define EEPROM_Default_CustomerID 0xAB +#define EEPROM_Default_CustomerID_8188E 0x00 +#define EEPROM_Default_SubCustomerID 0xCD +#define EEPROM_Default_Version 0 + +#define EEPROM_Default_externalPA_C9 0x00 +#define EEPROM_Default_externalPA_CC 0xFF +#define EEPROM_Default_internalPA_SP3T_C9 0xAA +#define EEPROM_Default_internalPA_SP3T_CC 0xAF +#define EEPROM_Default_internalPA_SPDT_C9 0xAA +#ifdef CONFIG_PCI_HCI + #define EEPROM_Default_internalPA_SPDT_CC 0xA0 +#else + #define EEPROM_Default_internalPA_SPDT_CC 0xFA +#endif +#define EEPROM_Default_PAType 0 +#define EEPROM_Default_LNAType 0 + +/* New EFUSE default value */ +#define EEPROM_DEFAULT_CHANNEL_PLAN 0x7F +#define EEPROM_DEFAULT_BOARD_OPTION 0x00 +#define EEPROM_DEFAULT_RFE_OPTION_8192E 0xFF +#define EEPROM_DEFAULT_RFE_OPTION_8188E 0xFF +#define EEPROM_DEFAULT_RFE_OPTION 0x04 +#define EEPROM_DEFAULT_FEATURE_OPTION 0x00 +#define EEPROM_DEFAULT_BT_OPTION 0x10 + + +#define EEPROM_DEFAULT_TX_CALIBRATE_RATE 0x00 + +/* PCIe related */ +#define EEPROM_PCIE_DEV_CAP_01 0xE0 /* Express device capability in PCIe configuration space, i.e., map to offset 0x74 */ +#define EEPROM_PCIE_DEV_CAP_02 0xE1 /* Express device capability in PCIe configuration space, i.e., map to offset 0x75 */ + + +/* + * For VHT series TX power by rate table. + * VHT TX power by rate off setArray = + * Band:-2G&5G = 0 / 1 + * RF: at most 4*4 = ABCD=0/1/2/3 + * CCK=0 OFDM=1/2 HT-MCS 0-15=3/4/56 VHT=7/8/9/10/11 + * */ +#define TX_PWR_BY_RATE_NUM_BAND 2 +#define TX_PWR_BY_RATE_NUM_RF 4 +#define TX_PWR_BY_RATE_NUM_RATE 84 + +#define TXPWR_LMT_MAX_RF 4 + +/* ---------------------------------------------------------------------------- + * EEPROM/EFUSE data structure definition. + * ---------------------------------------------------------------------------- */ + +/* For 88E new structure */ + +/* +2.4G: +{ +{1,2}, +{3,4,5}, +{6,7,8}, +{9,10,11}, +{12,13}, +{14} +} + +5G: +{ +{36,38,40}, +{44,46,48}, +{52,54,56}, +{60,62,64}, +{100,102,104}, +{108,110,112}, +{116,118,120}, +{124,126,128}, +{132,134,136}, +{140,142,144}, +{149,151,153}, +{157,159,161}, +{173,175,177}, +} +*/ +#define MAX_RF_PATH 4 +#define RF_PATH_MAX MAX_RF_PATH +#define MAX_CHNL_GROUP_24G 6 +#define MAX_CHNL_GROUP_5G 14 + +/* It must always set to 4, otherwise read efuse table sequence will be wrong. */ +#define MAX_TX_COUNT 4 + +typedef enum _BT_Ant_NUM { + Ant_x2 = 0, + Ant_x1 = 1 +} BT_Ant_NUM, *PBT_Ant_NUM; + +typedef enum _BT_CoType { + BT_2WIRE = 0, + BT_ISSC_3WIRE = 1, + BT_ACCEL = 2, + BT_CSR_BC4 = 3, + BT_CSR_BC8 = 4, + BT_RTL8756 = 5, + BT_RTL8723A = 6, + BT_RTL8821 = 7, + BT_RTL8723B = 8, + BT_RTL8192E = 9, + BT_RTL8814A = 10, + BT_RTL8812A = 11, + BT_RTL8703B = 12, + BT_RTL8822B = 13, + BT_RTL8723D = 14, + BT_RTL8821C = 15, + BT_RTL8192F = 16, + BT_RTL8822C = 17, + BT_RTL8814B = 18, + BT_RTL8723F = 19, +} BT_CoType, *PBT_CoType; + +typedef enum _BT_RadioShared { + BT_Radio_Shared = 0, + BT_Radio_Individual = 1, +} BT_RadioShared, *PBT_RadioShared; + + +#endif diff --git a/include/hal_phy.h b/include/hal_phy.h new file mode 100644 index 0000000..35f901a --- /dev/null +++ b/include/hal_phy.h @@ -0,0 +1,234 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_PHY_H__ +#define __HAL_PHY_H__ + + +#if DISABLE_BB_RF + #define HAL_FW_ENABLE 0 + #define HAL_MAC_ENABLE 0 + #define HAL_BB_ENABLE 0 + #define HAL_RF_ENABLE 0 +#else /* FPGA_PHY and ASIC */ + #define HAL_FW_ENABLE 1 + #define HAL_MAC_ENABLE 1 + #define HAL_BB_ENABLE 1 + #define HAL_RF_ENABLE 1 +#endif + +#define RF6052_MAX_TX_PWR 0x3F +#define RF6052_MAX_REG_88E 0xFF +#define RF6052_MAX_REG_92C 0x7F + +#define RF6052_MAX_REG \ + ((RF6052_MAX_REG_88E > RF6052_MAX_REG_92C) ? RF6052_MAX_REG_88E : RF6052_MAX_REG_92C) + +#define GET_RF6052_REAL_MAX_REG(_Adapter) \ + (IS_HARDWARE_TYPE_8188E(_Adapter) ? RF6052_MAX_REG_88E : RF6052_MAX_REG_92C) + +#define RF6052_MAX_PATH 2 + +/* + * Antenna detection method, i.e., using single tone detection or RSSI reported from each antenna detected. + * Added by Roger, 2013.05.22. + * */ +#define ANT_DETECT_BY_SINGLE_TONE BIT0 +#define ANT_DETECT_BY_RSSI BIT1 +#define IS_ANT_DETECT_SUPPORT_SINGLE_TONE(__Adapter) ((GET_HAL_DATA(__Adapter)->AntDetection) & ANT_DETECT_BY_SINGLE_TONE) +#define IS_ANT_DETECT_SUPPORT_RSSI(__Adapter) ((GET_HAL_DATA(__Adapter)->AntDetection) & ANT_DETECT_BY_RSSI) + + +/*--------------------------Define Parameters-------------------------------*/ +typedef enum _RF_CHIP { + RF_CHIP_MIN = 0, /* 0 */ + RF_8225 = 1, /* 1 11b/g RF for verification only */ + RF_8256 = 2, /* 2 11b/g/n */ + RF_8258 = 3, /* 3 11a/b/g/n RF */ + RF_6052 = 4, /* 4 11b/g/n RF */ + RF_PSEUDO_11N = 5, /* 5, It is a temporality RF. */ + RF_CHIP_MAX +} RF_CHIP_E, *PRF_CHIP_E; + +typedef enum _ANTENNA_PATH { + ANTENNA_NONE = 0, + ANTENNA_D = 1, + ANTENNA_C = 2, + ANTENNA_CD = 3, + ANTENNA_B = 4, + ANTENNA_BD = 5, + ANTENNA_BC = 6, + ANTENNA_BCD = 7, + ANTENNA_A = 8, + ANTENNA_AD = 9, + ANTENNA_AC = 10, + ANTENNA_ACD = 11, + ANTENNA_AB = 12, + ANTENNA_ABD = 13, + ANTENNA_ABC = 14, + ANTENNA_ABCD = 15 +} ANTENNA_PATH; + +typedef enum _RF_CONTENT { + radioa_txt = 0x1000, + radiob_txt = 0x1001, + radioc_txt = 0x1002, + radiod_txt = 0x1003 +} RF_CONTENT; + +typedef enum _BaseBand_Config_Type { + BaseBand_Config_PHY_REG = 0, /* Radio Path A */ + BaseBand_Config_AGC_TAB = 1, /* Radio Path B */ + BaseBand_Config_AGC_TAB_2G = 2, + BaseBand_Config_AGC_TAB_5G = 3, + BaseBand_Config_PHY_REG_PG +} BaseBand_Config_Type, *PBaseBand_Config_Type; + +typedef enum _HW_BLOCK { + HW_BLOCK_MAC = 0, + HW_BLOCK_PHY0 = 1, + HW_BLOCK_PHY1 = 2, + HW_BLOCK_RF = 3, + HW_BLOCK_MAXIMUM = 4, /* Never use this */ +} HW_BLOCK_E, *PHW_BLOCK_E; + +typedef enum _WIRELESS_MODE { + WIRELESS_MODE_UNKNOWN = 0x00, + WIRELESS_MODE_A = 0x01, + WIRELESS_MODE_B = 0x02, + WIRELESS_MODE_G = 0x04, + WIRELESS_MODE_AUTO = 0x08, + WIRELESS_MODE_N_24G = 0x10, + WIRELESS_MODE_N_5G = 0x20, + WIRELESS_MODE_AC_5G = 0x40, + WIRELESS_MODE_AC_24G = 0x80, + WIRELESS_MODE_AC_ONLY = 0x100, +} WIRELESS_MODE; + +typedef enum _SwChnlCmdID { + CmdID_End, + CmdID_SetTxPowerLevel, + CmdID_BBRegWrite10, + CmdID_WritePortUlong, + CmdID_WritePortUshort, + CmdID_WritePortUchar, + CmdID_RF_WriteReg, +} SwChnlCmdID; + +typedef struct _SwChnlCmd { + SwChnlCmdID CmdID; + u32 Para1; + u32 Para2; + u32 msDelay; +} SwChnlCmd; + +typedef struct _R_ANTENNA_SELECT_OFDM { + u32 r_tx_antenna:4; + u32 r_ant_l:4; + u32 r_ant_non_ht:4; + u32 r_ant_ht1:4; + u32 r_ant_ht2:4; + u32 r_ant_ht_s1:4; + u32 r_ant_non_ht_s1:4; + u32 OFDM_TXSC:2; + u32 Reserved:2; +} R_ANTENNA_SELECT_OFDM; + +typedef struct _R_ANTENNA_SELECT_CCK { + u8 r_cckrx_enable_2:2; + u8 r_cckrx_enable:2; + u8 r_ccktx_enable:4; +} R_ANTENNA_SELECT_CCK; + + +/*--------------------------Exported Function prototype---------------------*/ +u32 +PHY_CalculateBitShift( + u32 BitMask +); + +#ifdef CONFIG_RF_SHADOW_RW +typedef struct RF_Shadow_Compare_Map { + /* Shadow register value */ + u32 Value; + /* Compare or not flag */ + u8 Compare; + /* Record If it had ever modified unpredicted */ + u8 ErrorOrNot; + /* Recorver Flag */ + u8 Recorver; + /* */ + u8 Driver_Write; +} RF_SHADOW_T; + +u32 +PHY_RFShadowRead( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset); + +void +PHY_RFShadowWrite( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset, + u32 Data); + +BOOLEAN +PHY_RFShadowCompare( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset); + +void +PHY_RFShadowRecorver( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset); + +void +PHY_RFShadowCompareAll( + PADAPTER Adapter); + +void +PHY_RFShadowRecorverAll( + PADAPTER Adapter); + +void +PHY_RFShadowCompareFlagSet( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset, + u8 Type); + +void +PHY_RFShadowRecorverFlagSet( + PADAPTER Adapter, + enum rf_path eRFPath, + u32 Offset, + u8 Type); + +void +PHY_RFShadowCompareFlagSetAll( + PADAPTER Adapter); + +void +PHY_RFShadowRecorverFlagSetAll( + PADAPTER Adapter); + +void +PHY_RFShadowRefresh( + PADAPTER Adapter); +#endif /*#CONFIG_RF_SHADOW_RW*/ +#endif /* __HAL_COMMON_H__ */ diff --git a/include/hal_phy_reg.h b/include/hal_phy_reg.h new file mode 100644 index 0000000..13d77ab --- /dev/null +++ b/include/hal_phy_reg.h @@ -0,0 +1,270 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_PHY_REG_H__ +#define __HAL_PHY_REG_H__ + +/* for PutRFRegsetting & GetRFRegSetting BitMask*/ +#define bRFRegOffsetMask 0xfffff + +/* alias for phydm coding style */ +#define REG_OFDM_0_XA_TX_IQ_IMBALANCE rOFDM0_XATxIQImbalance +#define REG_OFDM_0_ECCA_THRESHOLD rOFDM0_ECCAThreshold +#define REG_FPGA0_XB_LSSI_READ_BACK rFPGA0_XB_LSSIReadBack +#define REG_FPGA0_TX_GAIN_STAGE rFPGA0_TxGainStage +#define REG_OFDM_0_XA_AGC_CORE1 rOFDM0_XAAGCCore1 +#define REG_OFDM_0_XB_AGC_CORE1 rOFDM0_XBAGCCore1 +#define REG_A_TX_SCALE_JAGUAR rA_TxScale_Jaguar +#define REG_B_TX_SCALE_JAGUAR rB_TxScale_Jaguar + +#define REG_FPGA0_XAB_RF_INTERFACE_SW rFPGA0_XAB_RFInterfaceSW +#define REG_FPGA0_XAB_RF_PARAMETER rFPGA0_XAB_RFParameter +#define REG_FPGA0_XA_HSSI_PARAMETER1 rFPGA0_XA_HSSIParameter1 +#define REG_FPGA0_XA_LSSI_PARAMETER rFPGA0_XA_LSSIParameter +#define REG_FPGA0_XA_RF_INTERFACE_OE rFPGA0_XA_RFInterfaceOE +#define REG_FPGA0_XB_HSSI_PARAMETER1 rFPGA0_XB_HSSIParameter1 +#define REG_FPGA0_XB_LSSI_PARAMETER rFPGA0_XB_LSSIParameter +#define REG_FPGA0_XB_LSSI_READ_BACK rFPGA0_XB_LSSIReadBack +#define REG_FPGA0_XB_RF_INTERFACE_OE rFPGA0_XB_RFInterfaceOE +#define REG_FPGA0_XCD_RF_INTERFACE_SW rFPGA0_XCD_RFInterfaceSW +#define REG_FPGA0_XCD_SWITCH_CONTROL rFPGA0_XCD_SwitchControl +#define REG_FPGA1_TX_BLOCK rFPGA1_TxBlock +#define REG_FPGA1_TX_INFO rFPGA1_TxInfo +#define REG_IQK_AGC_CONT rIQK_AGC_Cont +#define REG_IQK_AGC_PTS rIQK_AGC_Pts +#define REG_IQK_AGC_RSP rIQK_AGC_Rsp +#define REG_OFDM_0_AGC_RSSI_TABLE rOFDM0_AGCRSSITable +#define REG_OFDM_0_ECCA_THRESHOLD rOFDM0_ECCAThreshold +#define REG_OFDM_0_RX_IQ_EXT_ANTA rOFDM0_RxIQExtAnta +#define REG_OFDM_0_TR_MUX_PAR rOFDM0_TRMuxPar +#define REG_OFDM_0_TRX_PATH_ENABLE rOFDM0_TRxPathEnable +#define REG_OFDM_0_XA_AGC_CORE1 rOFDM0_XAAGCCore1 +#define REG_OFDM_0_XA_RX_IQ_IMBALANCE rOFDM0_XARxIQImbalance +#define REG_OFDM_0_XA_TX_IQ_IMBALANCE rOFDM0_XATxIQImbalance +#define REG_OFDM_0_XB_AGC_CORE1 rOFDM0_XBAGCCore1 +#define REG_OFDM_0_XB_RX_IQ_IMBALANCE rOFDM0_XBRxIQImbalance +#define REG_OFDM_0_XB_TX_IQ_IMBALANCE rOFDM0_XBTxIQImbalance +#define REG_OFDM_0_XC_TX_AFE rOFDM0_XCTxAFE +#define REG_OFDM_0_XD_TX_AFE rOFDM0_XDTxAFE + +/*#define REG_A_CFO_LONG_DUMP_92E rA_CfoLongDump_92E*/ +#define REG_A_CFO_LONG_DUMP_JAGUAR rA_CfoLongDump_Jaguar +/*#define REG_A_CFO_SHORT_DUMP_92E rA_CfoShortDump_92E*/ +#define REG_A_CFO_SHORT_DUMP_JAGUAR rA_CfoShortDump_Jaguar +#define REG_A_RFE_PINMUX_JAGUAR rA_RFE_Pinmux_Jaguar +/*#define REG_A_RSSI_DUMP_92E rA_RSSIDump_92E*/ +#define REG_A_RSSI_DUMP_JAGUAR rA_RSSIDump_Jaguar +/*#define REG_A_RX_SNR_DUMP_92E rA_RXsnrDump_92E*/ +#define REG_A_RX_SNR_DUMP_JAGUAR rA_RXsnrDump_Jaguar +/*#define REG_A_TX_AGC rA_TXAGC*/ +#define REG_A_TX_SCALE_JAGUAR rA_TxScale_Jaguar +#define REG_BW_INDICATION_JAGUAR rBWIndication_Jaguar +/*#define REG_B_BBSWING rB_BBSWING*/ +/*#define REG_B_CFO_LONG_DUMP_92E rB_CfoLongDump_92E*/ +#define REG_B_CFO_LONG_DUMP_JAGUAR rB_CfoLongDump_Jaguar +/*#define REG_B_CFO_SHORT_DUMP_92E rB_CfoShortDump_92E*/ +#define REG_B_CFO_SHORT_DUMP_JAGUAR rB_CfoShortDump_Jaguar +/*#define REG_B_RSSI_DUMP_92E rB_RSSIDump_92E*/ +#define REG_B_RSSI_DUMP_JAGUAR rB_RSSIDump_Jaguar +/*#define REG_B_RX_SNR_DUMP_92E rB_RXsnrDump_92E*/ +#define REG_B_RX_SNR_DUMP_JAGUAR rB_RXsnrDump_Jaguar +/*#define REG_B_TX_AGC rB_TXAGC*/ +#define REG_B_TX_SCALE_JAGUAR rB_TxScale_Jaguar +#define REG_BLUE_TOOTH rBlue_Tooth +#define REG_CCK_0_AFE_SETTING rCCK0_AFESetting +/*#define REG_C_BBSWING rC_BBSWING*/ +/*#define REG_C_TX_AGC rC_TXAGC*/ +#define REG_C_TX_SCALE_JAGUAR2 rC_TxScale_Jaguar2 +#define REG_CONFIG_ANT_A rConfig_AntA +#define REG_CONFIG_ANT_B rConfig_AntB +#define REG_CONFIG_PMPD_ANT_A rConfig_Pmpd_AntA +#define REG_CONFIG_PMPD_ANT_B rConfig_Pmpd_AntB +#define REG_DPDT_CONTROL rDPDT_control +/*#define REG_D_BBSWING rD_BBSWING*/ +/*#define REG_D_TX_AGC rD_TXAGC*/ +#define REG_D_TX_SCALE_JAGUAR2 rD_TxScale_Jaguar2 +#define REG_FPGA0_ANALOG_PARAMETER4 rFPGA0_AnalogParameter4 +#define REG_FPGA0_IQK rFPGA0_IQK +#define REG_FPGA0_PSD_FUNCTION rFPGA0_PSDFunction +#define REG_FPGA0_PSD_REPORT rFPGA0_PSDReport +#define REG_FPGA0_RFMOD rFPGA0_RFMOD +#define REG_FPGA0_TX_GAIN_STAGE rFPGA0_TxGainStage +#define REG_FPGA0_XAB_RF_INTERFACE_SW rFPGA0_XAB_RFInterfaceSW +#define REG_FPGA0_XAB_RF_PARAMETER rFPGA0_XAB_RFParameter +#define REG_FPGA0_XA_HSSI_PARAMETER1 rFPGA0_XA_HSSIParameter1 +#define REG_FPGA0_XA_LSSI_PARAMETER rFPGA0_XA_LSSIParameter +#define REG_FPGA0_XA_RF_INTERFACE_OE rFPGA0_XA_RFInterfaceOE +#define REG_FPGA0_XB_HSSI_PARAMETER1 rFPGA0_XB_HSSIParameter1 +#define REG_FPGA0_XB_LSSI_PARAMETER rFPGA0_XB_LSSIParameter +#define REG_FPGA0_XB_LSSI_READ_BACK rFPGA0_XB_LSSIReadBack +#define REG_FPGA0_XB_RF_INTERFACE_OE rFPGA0_XB_RFInterfaceOE +#define REG_FPGA0_XCD_RF_INTERFACE_SW rFPGA0_XCD_RFInterfaceSW +#define REG_FPGA0_XCD_SWITCH_CONTROL rFPGA0_XCD_SwitchControl +#define REG_FPGA1_TX_BLOCK rFPGA1_TxBlock +#define REG_FPGA1_TX_INFO rFPGA1_TxInfo +#define REG_IQK_AGC_CONT rIQK_AGC_Cont +#define REG_IQK_AGC_PTS rIQK_AGC_Pts +#define REG_IQK_AGC_RSP rIQK_AGC_Rsp +#define REG_OFDM_0_AGC_RSSI_TABLE rOFDM0_AGCRSSITable +#define REG_OFDM_0_ECCA_THRESHOLD rOFDM0_ECCAThreshold +#define REG_OFDM_0_RX_IQ_EXT_ANTA rOFDM0_RxIQExtAnta +#define REG_OFDM_0_TR_MUX_PAR rOFDM0_TRMuxPar +#define REG_OFDM_0_TRX_PATH_ENABLE rOFDM0_TRxPathEnable +#define REG_OFDM_0_XA_AGC_CORE1 rOFDM0_XAAGCCore1 +#define REG_OFDM_0_XA_RX_IQ_IMBALANCE rOFDM0_XARxIQImbalance +#define REG_OFDM_0_XA_TX_IQ_IMBALANCE rOFDM0_XATxIQImbalance +#define REG_OFDM_0_XB_AGC_CORE1 rOFDM0_XBAGCCore1 +#define REG_OFDM_0_XB_RX_IQ_IMBALANCE rOFDM0_XBRxIQImbalance +#define REG_OFDM_0_XB_TX_IQ_IMBALANCE rOFDM0_XBTxIQImbalance +#define REG_OFDM_0_XC_TX_AFE rOFDM0_XCTxAFE +#define REG_OFDM_0_XD_TX_AFE rOFDM0_XDTxAFE +#define REG_PMPD_ANAEN rPMPD_ANAEN +#define REG_PDP_ANT_A rPdp_AntA +#define REG_PDP_ANT_A_4 rPdp_AntA_4 +#define REG_PDP_ANT_B rPdp_AntB +#define REG_PDP_ANT_B_4 rPdp_AntB_4 +#define REG_PWED_TH_JAGUAR rPwed_TH_Jaguar +#define REG_RX_CCK rRx_CCK +#define REG_RX_IQK rRx_IQK +#define REG_RX_IQK_PI_A rRx_IQK_PI_A +#define REG_RX_IQK_PI_B rRx_IQK_PI_B +#define REG_RX_IQK_TONE_A rRx_IQK_Tone_A +#define REG_RX_IQK_TONE_B rRx_IQK_Tone_B +#define REG_RX_OFDM rRx_OFDM +#define REG_RX_POWER_AFTER_IQK_A_2 rRx_Power_After_IQK_A_2 +#define REG_RX_POWER_AFTER_IQK_B_2 rRx_Power_After_IQK_B_2 +#define REG_RX_POWER_BEFORE_IQK_A_2 rRx_Power_Before_IQK_A_2 +#define REG_RX_POWER_BEFORE_IQK_B_2 rRx_Power_Before_IQK_B_2 +#define REG_RX_TO_RX rRx_TO_Rx +#define REG_RX_WAIT_CCA rRx_Wait_CCA +#define REG_RX_WAIT_RIFS rRx_Wait_RIFS +#define REG_S0_S1_PATH_SWITCH rS0S1_PathSwitch +/*#define REG_S1_RXEVM_DUMP_92E rS1_RXevmDump_92E*/ +#define REG_S1_RXEVM_DUMP_JAGUAR rS1_RXevmDump_Jaguar +/*#define REG_S2_RXEVM_DUMP_92E rS2_RXevmDump_92E*/ +#define REG_S2_RXEVM_DUMP_JAGUAR rS2_RXevmDump_Jaguar +#define REG_SYM_WLBT_PAPE_SEL rSYM_WLBT_PAPE_SEL +#define REG_SINGLE_TONE_CONT_TX_JAGUAR rSingleTone_ContTx_Jaguar +#define REG_SLEEP rSleep +#define REG_STANDBY rStandby +#define REG_TX_AGC_A_CCK_11_CCK_1_JAGUAR rTxAGC_A_CCK11_CCK1_JAguar +#define REG_TX_AGC_A_CCK_1_MCS32 rTxAGC_A_CCK1_Mcs32 +#define REG_TX_AGC_A_MCS11_MCS8_JAGUAR rTxAGC_A_MCS11_MCS8_JAguar +#define REG_TX_AGC_A_MCS15_MCS12_JAGUAR rTxAGC_A_MCS15_MCS12_JAguar +#define REG_TX_AGC_A_MCS19_MCS16_JAGUAR rTxAGC_A_MCS19_MCS16_JAguar +#define REG_TX_AGC_A_MCS23_MCS20_JAGUAR rTxAGC_A_MCS23_MCS20_JAguar +#define REG_TX_AGC_A_MCS3_MCS0_JAGUAR rTxAGC_A_MCS3_MCS0_JAguar +#define REG_TX_AGC_A_MCS7_MCS4_JAGUAR rTxAGC_A_MCS7_MCS4_JAguar +#define REG_TX_AGC_A_MCS03_MCS00 rTxAGC_A_Mcs03_Mcs00 +#define REG_TX_AGC_A_MCS07_MCS04 rTxAGC_A_Mcs07_Mcs04 +#define REG_TX_AGC_A_MCS11_MCS08 rTxAGC_A_Mcs11_Mcs08 +#define REG_TX_AGC_A_MCS15_MCS12 rTxAGC_A_Mcs15_Mcs12 +#define REG_TX_AGC_A_NSS1_INDEX3_NSS1_INDEX0_JAGUAR rTxAGC_A_Nss1Index3_Nss1Index0_JAguar +#define REG_TX_AGC_A_NSS1_INDEX7_NSS1_INDEX4_JAGUAR rTxAGC_A_Nss1Index7_Nss1Index4_JAguar +#define REG_TX_AGC_A_NSS2_INDEX1_NSS1_INDEX8_JAGUAR rTxAGC_A_Nss2Index1_Nss1Index8_JAguar +#define REG_TX_AGC_A_NSS2_INDEX5_NSS2_INDEX2_JAGUAR rTxAGC_A_Nss2Index5_Nss2Index2_JAguar +#define REG_TX_AGC_A_NSS2_INDEX9_NSS2_INDEX6_JAGUAR rTxAGC_A_Nss2Index9_Nss2Index6_JAguar +#define REG_TX_AGC_A_NSS3_INDEX3_NSS3_INDEX0_JAGUAR rTxAGC_A_Nss3Index3_Nss3Index0_JAguar +#define REG_TX_AGC_A_NSS3_INDEX7_NSS3_INDEX4_JAGUAR rTxAGC_A_Nss3Index7_Nss3Index4_JAguar +#define REG_TX_AGC_A_NSS3_INDEX9_NSS3_INDEX8_JAGUAR rTxAGC_A_Nss3Index9_Nss3Index8_JAguar +#define REG_TX_AGC_A_OFDM18_OFDM6_JAGUAR rTxAGC_A_Ofdm18_Ofdm6_JAguar +#define REG_TX_AGC_A_OFDM54_OFDM24_JAGUAR rTxAGC_A_Ofdm54_Ofdm24_JAguar +#define REG_TX_AGC_A_RATE18_06 rTxAGC_A_Rate18_06 +#define REG_TX_AGC_A_RATE54_24 rTxAGC_A_Rate54_24 +#define REG_TX_AGC_B_CCK_11_A_CCK_2_11 rTxAGC_B_CCK11_A_CCK2_11 +#define REG_TX_AGC_B_CCK_11_CCK_1_JAGUAR rTxAGC_B_CCK11_CCK1_JAguar +#define REG_TX_AGC_B_CCK_1_55_MCS32 rTxAGC_B_CCK1_55_Mcs32 +#define REG_TX_AGC_B_MCS11_MCS8_JAGUAR rTxAGC_B_MCS11_MCS8_JAguar +#define REG_TX_AGC_B_MCS15_MCS12_JAGUAR rTxAGC_B_MCS15_MCS12_JAguar +#define REG_TX_AGC_B_MCS19_MCS16_JAGUAR rTxAGC_B_MCS19_MCS16_JAguar +#define REG_TX_AGC_B_MCS23_MCS20_JAGUAR rTxAGC_B_MCS23_MCS20_JAguar +#define REG_TX_AGC_B_MCS3_MCS0_JAGUAR rTxAGC_B_MCS3_MCS0_JAguar +#define REG_TX_AGC_B_MCS7_MCS4_JAGUAR rTxAGC_B_MCS7_MCS4_JAguar +#define REG_TX_AGC_B_MCS03_MCS00 rTxAGC_B_Mcs03_Mcs00 +#define REG_TX_AGC_B_MCS07_MCS04 rTxAGC_B_Mcs07_Mcs04 +#define REG_TX_AGC_B_MCS11_MCS08 rTxAGC_B_Mcs11_Mcs08 +#define REG_TX_AGC_B_MCS15_MCS12 rTxAGC_B_Mcs15_Mcs12 +#define REG_TX_AGC_B_NSS1_INDEX3_NSS1_INDEX0_JAGUAR rTxAGC_B_Nss1Index3_Nss1Index0_JAguar +#define REG_TX_AGC_B_NSS1_INDEX7_NSS1_INDEX4_JAGUAR rTxAGC_B_Nss1Index7_Nss1Index4_JAguar +#define REG_TX_AGC_B_NSS2_INDEX1_NSS1_INDEX8_JAGUAR rTxAGC_B_Nss2Index1_Nss1Index8_JAguar +#define REG_TX_AGC_B_NSS2_INDEX5_NSS2_INDEX2_JAGUAR rTxAGC_B_Nss2Index5_Nss2Index2_JAguar +#define REG_TX_AGC_B_NSS2_INDEX9_NSS2_INDEX6_JAGUAR rTxAGC_B_Nss2Index9_Nss2Index6_JAguar +#define REG_TX_AGC_B_NSS3_INDEX3_NSS3_INDEX0_JAGUAR rTxAGC_B_Nss3Index3_Nss3Index0_JAguar +#define REG_TX_AGC_B_NSS3_INDEX7_NSS3_INDEX4_JAGUAR rTxAGC_B_Nss3Index7_Nss3Index4_JAguar +#define REG_TX_AGC_B_NSS3_INDEX9_NSS3_INDEX8_JAGUAR rTxAGC_B_Nss3Index9_Nss3Index8_JAguar +#define REG_TX_AGC_B_OFDM18_OFDM6_JAGUAR rTxAGC_B_Ofdm18_Ofdm6_JAguar +#define REG_TX_AGC_B_OFDM54_OFDM24_JAGUAR rTxAGC_B_Ofdm54_Ofdm24_JAguar +#define REG_TX_AGC_B_RATE18_06 rTxAGC_B_Rate18_06 +#define REG_TX_AGC_B_RATE54_24 rTxAGC_B_Rate54_24 +#define REG_TX_AGC_C_CCK_11_CCK_1_JAGUAR rTxAGC_C_CCK11_CCK1_JAguar +#define REG_TX_AGC_C_MCS11_MCS8_JAGUAR rTxAGC_C_MCS11_MCS8_JAguar +#define REG_TX_AGC_C_MCS15_MCS12_JAGUAR rTxAGC_C_MCS15_MCS12_JAguar +#define REG_TX_AGC_C_MCS19_MCS16_JAGUAR rTxAGC_C_MCS19_MCS16_JAguar +#define REG_TX_AGC_C_MCS23_MCS20_JAGUAR rTxAGC_C_MCS23_MCS20_JAguar +#define REG_TX_AGC_C_MCS3_MCS0_JAGUAR rTxAGC_C_MCS3_MCS0_JAguar +#define REG_TX_AGC_C_MCS7_MCS4_JAGUAR rTxAGC_C_MCS7_MCS4_JAguar +#define REG_TX_AGC_C_NSS1_INDEX3_NSS1_INDEX0_JAGUAR rTxAGC_C_Nss1Index3_Nss1Index0_JAguar +#define REG_TX_AGC_C_NSS1_INDEX7_NSS1_INDEX4_JAGUAR rTxAGC_C_Nss1Index7_Nss1Index4_JAguar +#define REG_TX_AGC_C_NSS2_INDEX1_NSS1_INDEX8_JAGUAR rTxAGC_C_Nss2Index1_Nss1Index8_JAguar +#define REG_TX_AGC_C_NSS2_INDEX5_NSS2_INDEX2_JAGUAR rTxAGC_C_Nss2Index5_Nss2Index2_JAguar +#define REG_TX_AGC_C_NSS2_INDEX9_NSS2_INDEX6_JAGUAR rTxAGC_C_Nss2Index9_Nss2Index6_JAguar +#define REG_TX_AGC_C_NSS3_INDEX3_NSS3_INDEX0_JAGUAR rTxAGC_C_Nss3Index3_Nss3Index0_JAguar +#define REG_TX_AGC_C_NSS3_INDEX7_NSS3_INDEX4_JAGUAR rTxAGC_C_Nss3Index7_Nss3Index4_JAguar +#define REG_TX_AGC_C_NSS3_INDEX9_NSS3_INDEX8_JAGUAR rTxAGC_C_Nss3Index9_Nss3Index8_JAguar +#define REG_TX_AGC_C_OFDM18_OFDM6_JAGUAR rTxAGC_C_Ofdm18_Ofdm6_JAguar +#define REG_TX_AGC_C_OFDM54_OFDM24_JAGUAR rTxAGC_C_Ofdm54_Ofdm24_JAguar +#define REG_TX_AGC_D_CCK_11_CCK_1_JAGUAR rTxAGC_D_CCK11_CCK1_JAguar +#define REG_TX_AGC_D_MCS11_MCS8_JAGUAR rTxAGC_D_MCS11_MCS8_JAguar +#define REG_TX_AGC_D_MCS15_MCS12_JAGUAR rTxAGC_D_MCS15_MCS12_JAguar +#define REG_TX_AGC_D_MCS19_MCS16_JAGUAR rTxAGC_D_MCS19_MCS16_JAguar +#define REG_TX_AGC_D_MCS23_MCS20_JAGUAR rTxAGC_D_MCS23_MCS20_JAguar +#define REG_TX_AGC_D_MCS3_MCS0_JAGUAR rTxAGC_D_MCS3_MCS0_JAguar +#define REG_TX_AGC_D_MCS7_MCS4_JAGUAR rTxAGC_D_MCS7_MCS4_JAguar +#define REG_TX_AGC_D_NSS1_INDEX3_NSS1_INDEX0_JAGUAR rTxAGC_D_Nss1Index3_Nss1Index0_JAguar +#define REG_TX_AGC_D_NSS1_INDEX7_NSS1_INDEX4_JAGUAR rTxAGC_D_Nss1Index7_Nss1Index4_JAguar +#define REG_TX_AGC_D_NSS2_INDEX1_NSS1_INDEX8_JAGUAR rTxAGC_D_Nss2Index1_Nss1Index8_JAguar +#define REG_TX_AGC_D_NSS2_INDEX5_NSS2_INDEX2_JAGUAR rTxAGC_D_Nss2Index5_Nss2Index2_JAguar +#define REG_TX_AGC_D_NSS2_INDEX9_NSS2_INDEX6_JAGUAR rTxAGC_D_Nss2Index9_Nss2Index6_JAguar +#define REG_TX_AGC_D_NSS3_INDEX3_NSS3_INDEX0_JAGUAR rTxAGC_D_Nss3Index3_Nss3Index0_JAguar +#define REG_TX_AGC_D_NSS3_INDEX7_NSS3_INDEX4_JAGUAR rTxAGC_D_Nss3Index7_Nss3Index4_JAguar +#define REG_TX_AGC_D_NSS3_INDEX9_NSS3_INDEX8_JAGUAR rTxAGC_D_Nss3Index9_Nss3Index8_JAguar +#define REG_TX_AGC_D_OFDM18_OFDM6_JAGUAR rTxAGC_D_Ofdm18_Ofdm6_JAguar +#define REG_TX_AGC_D_OFDM54_OFDM24_JAGUAR rTxAGC_D_Ofdm54_Ofdm24_JAguar +#define REG_TX_PATH_JAGUAR rTxPath_Jaguar +#define REG_TX_CCK_BBON rTx_CCK_BBON +#define REG_TX_CCK_RFON rTx_CCK_RFON +#define REG_TX_IQK rTx_IQK +#define REG_TX_IQK_PI_A rTx_IQK_PI_A +#define REG_TX_IQK_PI_B rTx_IQK_PI_B +#define REG_TX_IQK_TONE_A rTx_IQK_Tone_A +#define REG_TX_IQK_TONE_B rTx_IQK_Tone_B +#define REG_TX_OFDM_BBON rTx_OFDM_BBON +#define REG_TX_OFDM_RFON rTx_OFDM_RFON +#define REG_TX_POWER_AFTER_IQK_A rTx_Power_After_IQK_A +#define REG_TX_POWER_AFTER_IQK_B rTx_Power_After_IQK_B +#define REG_TX_POWER_BEFORE_IQK_A rTx_Power_Before_IQK_A +#define REG_TX_POWER_BEFORE_IQK_B rTx_Power_Before_IQK_B +#define REG_TX_TO_RX rTx_To_Rx +#define REG_TX_TO_TX rTx_To_Tx +#define REG_APK rAPK +#define REG_ANTSEL_SW_JAGUAR r_ANTSEL_SW_Jaguar + +#define rf_welut_jaguar RF_WeLut_Jaguar +#define rf_mode_table_addr RF_ModeTableAddr +#define rf_mode_table_data0 RF_ModeTableData0 +#define rf_mode_table_data1 RF_ModeTableData1 + +#define RX_SMOOTH_FACTOR Rx_Smooth_Factor + +#endif /* __HAL_PHY_REG_H__ */ diff --git a/include/hal_sdio.h b/include/hal_sdio.h new file mode 100644 index 0000000..dbdbdca --- /dev/null +++ b/include/hal_sdio.h @@ -0,0 +1,95 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __HAL_SDIO_H_ +#define __HAL_SDIO_H_ + +#define ffaddr2deviceId(pdvobj, addr) (pdvobj->Queue2Pipe[addr]) + +#ifndef RTW_HALMAC +extern const char *_sdio_tx_queue_str[]; +#define sdio_tx_queue_str(_page_idx) (_page_idx >= SDIO_MAX_TX_QUEUE ? "UNKNOWN" : _sdio_tx_queue_str[_page_idx]) +#endif + +u8 rtw_hal_sdio_max_txoqt_free_space(_adapter *padapter); +u8 rtw_hal_sdio_query_tx_freepage(_adapter *padapter, u8 PageIdx, u8 RequiredPageNum); +void rtw_hal_sdio_update_tx_freepage(_adapter *padapter, u8 PageIdx, u8 RequiredPageNum); +void rtw_hal_set_sdio_tx_max_length(PADAPTER padapter, u8 numHQ, u8 numNQ, u8 numLQ, u8 numPubQ, u8 div_num); +u32 rtw_hal_get_sdio_tx_max_length(PADAPTER padapter, u8 queue_idx); +bool sdio_power_on_check(PADAPTER padapter); + +#ifdef CONFIG_SDIO_TX_ENABLE_AVAL_INT +#if defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) ||defined(CONFIG_RTL8188E) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8192F) || defined(CONFIG_RTL8723D) +void rtw_hal_sdio_avail_page_threshold_init(_adapter *adapter); +void rtw_hal_sdio_avail_page_threshold_en(_adapter *adapter, u8 qidx, u8 pg_num); +#endif +#endif /* CONFIG_SDIO_TX_ENABLE_AVAL_INT */ + +#ifdef CONFIG_FW_C2H_REG +void sd_c2h_hisr_hdl(_adapter *adapter); +#endif + +#if defined(CONFIG_RTL8188F) || defined (CONFIG_RTL8188GTV) || defined (CONFIG_RTL8192F) || defined(CONFIG_RTL8723D) +#define SDIO_LOCAL_CMD_ADDR(addr) ((SDIO_LOCAL_DEVICE_ID << 13) | ((addr) & SDIO_LOCAL_MSK)) +#endif + +#ifdef CONFIG_SDIO_CHK_HCI_RESUME +bool sdio_chk_hci_resume(struct intf_hdl *pintfhdl); +void sdio_chk_hci_suspend(struct intf_hdl *pintfhdl); +#else +#define sdio_chk_hci_resume(pintfhdl) _FALSE +#define sdio_chk_hci_suspend(pintfhdl) do {} while (0) +#endif /* CONFIG_SDIO_CHK_HCI_RESUME */ + +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +/* program indirect access register in sdio local to read/write page0 registers */ +s32 sdio_iread(PADAPTER padapter, u32 addr, u8 size, u8 *v); +s32 sdio_iwrite(PADAPTER padapter, u32 addr, u8 size, u8 *v); +u8 sdio_iread8(struct intf_hdl *pintfhdl, u32 addr); +u16 sdio_iread16(struct intf_hdl *pintfhdl, u32 addr); +u32 sdio_iread32(struct intf_hdl *pintfhdl, u32 addr); +s32 sdio_iwrite8(struct intf_hdl *pintfhdl, u32 addr, u8 val); +s32 sdio_iwrite16(struct intf_hdl *pintfhdl, u32 addr, u16 val); +s32 sdio_iwrite32(struct intf_hdl *pintfhdl, u32 addr, u32 val); +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ +u32 cmd53_4byte_alignment(struct intf_hdl *pintfhdl, u32 addr); + +#ifndef CONFIG_SDIO_TX_TASKLET +#ifdef SDIO_FREE_XMIT_BUF_SEMA +void _rtw_sdio_free_xmitbuf_sema_up(struct xmit_priv *xmit); +void _rtw_sdio_free_xmitbuf_sema_down(struct xmit_priv *xmit); +#ifdef DBG_SDIO_FREE_XMIT_BUF_SEMA +void dbg_rtw_sdio_free_xmitbuf_sema_up(struct xmit_priv *xmit, const char *caller); +void dbg_rtw_sdio_free_xmitbuf_sema_down(struct xmit_priv *xmit, const char *caller); +#define rtw_sdio_free_xmitbuf_sema_up(_xmit) dbg_rtw_sdio_free_xmitbuf_sema_up(_xmit, __func__) +#define rtw_sdio_free_xmitbuf_sema_down(_xmit) dbg_rtw_sdio_free_xmitbuf_sema_down(_xmit, __func__) +#else +#define rtw_sdio_free_xmitbuf_sema_up(_xmit) _rtw_sdio_free_xmitbuf_sema_up(_xmit) +#define rtw_sdio_free_xmitbuf_sema_down(_xmit) _rtw_sdio_free_xmitbuf_sema_down(_xmit) +#endif /* DBG_SDIO_FREE_XMIT_BUF_SEMA */ +#endif /* SDIO_FREE_XMIT_BUF_SEMA */ +#endif /* !CONFIG_SDIO_TX_TASKLET */ + +s32 sdio_initrecvbuf(struct recv_buf *recvbuf, _adapter *adapter); +void sdio_freerecvbuf(struct recv_buf *recvbuf); + +#ifdef CONFIG_SDIO_RECVBUF_PWAIT +void dump_recvbuf_pwait_conf(void *sel, struct recv_priv *recvpriv); +#ifdef CONFIG_SDIO_RECVBUF_PWAIT_RUNTIME_ADJUST +int recvbuf_pwait_config_req(struct recv_priv *recvpriv, enum rtw_pwait_type type, s32 time, s32 cnt_lmt); +int recvbuf_pwait_config_hdl(struct recv_priv *recvpriv, struct recv_buf *rbuf); +#endif /* CONFIG_SDIO_RECVBUF_PWAIT_RUNTIME_ADJUST */ +#endif /* CONFIG_SDIO_RECVBUF_PWAIT */ + +#endif /* __HAL_SDIO_H_ */ diff --git a/include/hal_sdio_coex.h b/include/hal_sdio_coex.h new file mode 100644 index 0000000..d95813a --- /dev/null +++ b/include/hal_sdio_coex.h @@ -0,0 +1,41 @@ +/****************************************************************************** + * + * Copyright(c) 2013 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program; if not, write to the Free Software Foundation, Inc., + * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA + * + * + ******************************************************************************/ +#ifndef __HAL_SDIO_COEX_H__ +#define __HAL_SDIO_COEX_H__ + +#include + +#ifdef CONFIG_SDIO_MULTI_FUNCTION_COEX + +enum { /* for sdio multi-func. coex */ + SDIO_MULTI_WIFI = 0, + SDIO_MULTI_BT, + SDIO_MULTI_NUM +}; + +bool ex_hal_sdio_multi_if_bus_available(PADAPTER adapter); + +#else + +#define ex_hal_sdio_multi_if_bus_available(adapter) TRUE + +#endif /* CONFIG_SDIO_MULTI_FUNCTION_COEX */ +#endif /* !__HAL_SDIO_COEX_H__ */ + diff --git a/include/ieee80211.h b/include/ieee80211.h new file mode 100755 index 0000000..62d0f66 --- /dev/null +++ b/include/ieee80211.h @@ -0,0 +1,2016 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __IEEE80211_H +#define __IEEE80211_H + +#define MGMT_QUEUE_NUM 5 + +#define ETH_ALEN 6 +#define ETH_TYPE_LEN 2 +#define PAYLOAD_TYPE_LEN 1 + +#define NET80211_TU_TO_US 1024 /* unit:us */ +#define DEFAULT_BCN_INTERVAL 100 /* 100 ms */ + +#ifdef CONFIG_AP_MODE + +#define RTL_IOCTL_HOSTAPD (SIOCDEVPRIVATE + 2) + +/* RTL871X_IOCTL_HOSTAPD ioctl() cmd: */ +enum { + RTL871X_HOSTAPD_FLUSH = 1, + RTL871X_HOSTAPD_ADD_STA = 2, + RTL871X_HOSTAPD_REMOVE_STA = 3, + RTL871X_HOSTAPD_GET_INFO_STA = 4, + /* REMOVED: PRISM2_HOSTAPD_RESET_TXEXC_STA = 5, */ + RTL871X_HOSTAPD_GET_WPAIE_STA = 5, + RTL871X_SET_ENCRYPTION = 6, + RTL871X_GET_ENCRYPTION = 7, + RTL871X_HOSTAPD_SET_FLAGS_STA = 8, + RTL871X_HOSTAPD_GET_RID = 9, + RTL871X_HOSTAPD_SET_RID = 10, + RTL871X_HOSTAPD_SET_ASSOC_AP_ADDR = 11, + RTL871X_HOSTAPD_SET_GENERIC_ELEMENT = 12, + RTL871X_HOSTAPD_MLME = 13, + RTL871X_HOSTAPD_SCAN_REQ = 14, + RTL871X_HOSTAPD_STA_CLEAR_STATS = 15, + RTL871X_HOSTAPD_SET_BEACON = 16, + RTL871X_HOSTAPD_SET_WPS_BEACON = 17, + RTL871X_HOSTAPD_SET_WPS_PROBE_RESP = 18, + RTL871X_HOSTAPD_SET_WPS_ASSOC_RESP = 19, + RTL871X_HOSTAPD_SET_HIDDEN_SSID = 20, + RTL871X_HOSTAPD_SET_MACADDR_ACL = 21, + RTL871X_HOSTAPD_ACL_ADD_STA = 22, + RTL871X_HOSTAPD_ACL_REMOVE_STA = 23, +}; +#endif /* CONFIG_AP_MODE */ + +/* STA flags */ +#define WLAN_STA_AUTH BIT(0) +#define WLAN_STA_ASSOC BIT(1) +#define WLAN_STA_PS BIT(2) +#define WLAN_STA_TIM BIT(3) +#define WLAN_STA_PERM BIT(4) +#define WLAN_STA_AUTHORIZED BIT(5) +#define WLAN_STA_PENDING_POLL BIT(6) /* pending activity poll not ACKed */ +#define WLAN_STA_SHORT_PREAMBLE BIT(7) +#define WLAN_STA_PREAUTH BIT(8) +#define WLAN_STA_WME BIT(9) +#define WLAN_STA_MFP BIT(10) +#define WLAN_STA_HT BIT(11) +#define WLAN_STA_WPS BIT(12) +#define WLAN_STA_MAYBE_WPS BIT(13) +#define WLAN_STA_VHT BIT(14) +#define WLAN_STA_WDS BIT(15) +#define WLAN_STA_MULTI_AP BIT(16) +#define WLAN_STA_AMSDU_DISABLE BIT(17) +#define WLAN_STA_NONERP BIT(31) + +#define IEEE_CMD_SET_WPA_PARAM 1 +#define IEEE_CMD_SET_WPA_IE 2 +#define IEEE_CMD_SET_ENCRYPTION 3 +#define IEEE_CMD_MLME 4 + +#define IEEE_PARAM_WPA_ENABLED 1 +#define IEEE_PARAM_TKIP_COUNTERMEASURES 2 +#define IEEE_PARAM_DROP_UNENCRYPTED 3 +#define IEEE_PARAM_PRIVACY_INVOKED 4 +#define IEEE_PARAM_AUTH_ALGS 5 +#define IEEE_PARAM_IEEE_802_1X 6 +#define IEEE_PARAM_WPAX_SELECT 7 + +#define AUTH_ALG_OPEN_SYSTEM 0x1 +#define AUTH_ALG_SHARED_KEY 0x2 +#define AUTH_ALG_LEAP 0x00000004 + +#define IEEE_MLME_STA_DEAUTH 1 +#define IEEE_MLME_STA_DISASSOC 2 + +#define IEEE_CRYPT_ERR_UNKNOWN_ALG 2 +#define IEEE_CRYPT_ERR_UNKNOWN_ADDR 3 +#define IEEE_CRYPT_ERR_CRYPT_INIT_FAILED 4 +#define IEEE_CRYPT_ERR_KEY_SET_FAILED 5 +#define IEEE_CRYPT_ERR_TX_KEY_SET_FAILED 6 +#define IEEE_CRYPT_ERR_CARD_CONF_FAILED 7 + + +#define IEEE_CRYPT_ALG_NAME_LEN 16 + +#define WPA_CIPHER_NONE BIT(0) +#define WPA_CIPHER_WEP40 BIT(1) +#define WPA_CIPHER_WEP104 BIT(2) +#define WPA_CIPHER_TKIP BIT(3) +#define WPA_CIPHER_CCMP BIT(4) +#define WPA_CIPHER_GCMP BIT(5) +#define WPA_CIPHER_GCMP_256 BIT(6) +#define WPA_CIPHER_CCMP_256 BIT(7) +#define WPA_CIPHER_BIP_CMAC_128 BIT(8) +#define WPA_CIPHER_BIP_GMAC_128 BIT(9) +#define WPA_CIPHER_BIP_GMAC_256 BIT(10) +#define WPA_CIPHER_BIP_CMAC_256 BIT(11) + + +#define WPA_SELECTOR_LEN 4 +extern u8 RTW_WPA_OUI_TYPE[] ; +extern u16 RTW_WPA_VERSION ; +extern u8 WPA_AUTH_KEY_MGMT_NONE[]; +extern u8 WPA_AUTH_KEY_MGMT_UNSPEC_802_1X[]; +extern u8 WPA_AUTH_KEY_MGMT_PSK_OVER_802_1X[]; +extern u8 WPA_CIPHER_SUITE_NONE[]; +extern u8 WPA_CIPHER_SUITE_WEP40[]; +extern u8 WPA_CIPHER_SUITE_TKIP[]; +extern u8 WPA_CIPHER_SUITE_WRAP[]; +extern u8 WPA_CIPHER_SUITE_CCMP[]; +extern u8 RSN_CIPHER_SUITE_GCMP[]; +extern u8 RSN_CIPHER_SUITE_GCMP_256[]; +extern u8 RSN_CIPHER_SUITE_CCMP_256[]; +extern u8 WPA_CIPHER_SUITE_WEP104[]; + + +#define RSN_HEADER_LEN 4 +#define RSN_SELECTOR_LEN 4 + +extern u16 RSN_VERSION_BSD; +extern u8 RSN_CIPHER_SUITE_NONE[]; +extern u8 RSN_CIPHER_SUITE_WEP40[]; +extern u8 RSN_CIPHER_SUITE_TKIP[]; +extern u8 RSN_CIPHER_SUITE_WRAP[]; +extern u8 RSN_CIPHER_SUITE_CCMP[]; +extern u8 RSN_CIPHER_SUITE_WEP104[]; + +/* AKM suite type */ +extern u8 WLAN_AKM_8021X[]; +extern u8 WLAN_AKM_PSK[]; +extern u8 WLAN_AKM_FT_8021X[]; +extern u8 WLAN_AKM_FT_PSK[]; +extern u8 WLAN_AKM_8021X_SHA256[]; +extern u8 WLAN_AKM_PSK_SHA256[]; +extern u8 WLAN_AKM_TDLS[]; +extern u8 WLAN_AKM_SAE[]; +extern u8 WLAN_AKM_FT_OVER_SAE[]; +extern u8 WLAN_AKM_8021X_SUITE_B[]; +extern u8 WLAN_AKM_8021X_SUITE_B_192[]; +extern u8 WLAN_AKM_FILS_SHA256[]; +extern u8 WLAN_AKM_FILS_SHA384[]; +extern u8 WLAN_AKM_FT_FILS_SHA256[]; +extern u8 WLAN_AKM_FT_FILS_SHA384[]; + +#define WLAN_AKM_TYPE_8021X BIT(0) +#define WLAN_AKM_TYPE_PSK BIT(1) +#define WLAN_AKM_TYPE_FT_8021X BIT(2) +#define WLAN_AKM_TYPE_FT_PSK BIT(3) +#define WLAN_AKM_TYPE_8021X_SHA256 BIT(4) +#define WLAN_AKM_TYPE_PSK_SHA256 BIT(5) +#define WLAN_AKM_TYPE_TDLS BIT(6) +#define WLAN_AKM_TYPE_SAE BIT(7) +#define WLAN_AKM_TYPE_FT_OVER_SAE BIT(8) +#define WLAN_AKM_TYPE_8021X_SUITE_B BIT(9) +#define WLAN_AKM_TYPE_8021X_SUITE_B_192 BIT(10) +#define WLAN_AKM_TYPE_FILS_SHA256 BIT(11) +#define WLAN_AKM_TYPE_FILS_SHA384 BIT(12) +#define WLAN_AKM_TYPE_FT_FILS_SHA256 BIT(13) +#define WLAN_AKM_TYPE_FT_FILS_SHA384 BIT(14) + +/* IEEE 802.11i */ +#define PMKID_LEN 16 +#define PMK_LEN 32 +#define PMK_LEN_SUITE_B_192 48 +#define PMK_LEN_MAX 48 +#define WPA_REPLAY_COUNTER_LEN 8 +#define WPA_NONCE_LEN 32 +#define WPA_KEY_RSC_LEN 8 +#define WPA_GMK_LEN 32 +#define WPA_GTK_MAX_LEN 32 + +/* IEEE 802.11, 8.5.2 EAPOL-Key frames */ +#define WPA_KEY_INFO_TYPE_MASK ((u16) (BIT(0) | BIT(1) | BIT(2))) +#define WPA_KEY_INFO_TYPE_AKM_DEFINED 0 +#define WPA_KEY_INFO_TYPE_HMAC_MD5_RC4 BIT(0) +#define WPA_KEY_INFO_TYPE_HMAC_SHA1_AES BIT(1) +#define WPA_KEY_INFO_TYPE_AES_128_CMAC 3 +#define WPA_KEY_INFO_KEY_TYPE BIT(3) /* 1 = Pairwise, 0 = Group key */ +/* bit4..5 is used in WPA, but is reserved in IEEE 802.11i/RSN */ +#define WPA_KEY_INFO_KEY_INDEX_MASK (BIT(4) | BIT(5)) +#define WPA_KEY_INFO_KEY_INDEX_SHIFT 4 +#define WPA_KEY_INFO_INSTALL BIT(6) /* pairwise */ +#define WPA_KEY_INFO_TXRX BIT(6) /* group */ +#define WPA_KEY_INFO_ACK BIT(7) +#define WPA_KEY_INFO_MIC BIT(8) +#define WPA_KEY_INFO_SECURE BIT(9) +#define WPA_KEY_INFO_ERROR BIT(10) +#define WPA_KEY_INFO_REQUEST BIT(11) +#define WPA_KEY_INFO_ENCR_KEY_DATA BIT(12) /* IEEE 802.11i/RSN only */ +#define WPA_KEY_INFO_SMK_MESSAGE BIT(13) + +struct ieee802_1x_hdr { + u8 version; + u8 type; + u16 length; + /* followed by length octets of data */ +}; + +struct wpa_eapol_key { + u8 type; + /* Note: key_info, key_length, and key_data_length are unaligned */ + u8 key_info[2]; /* big endian */ + u8 key_length[2]; /* big endian */ + u8 replay_counter[WPA_REPLAY_COUNTER_LEN]; + u8 key_nonce[WPA_NONCE_LEN]; + u8 key_iv[16]; + u8 key_rsc[WPA_KEY_RSC_LEN]; + u8 key_id[8]; /* Reserved in IEEE 802.11i/RSN */ + u8 key_mic[16]; + u8 key_data_length[2]; /* big endian */ + /* followed by key_data_length bytes of key_data */ +}; + +typedef enum _RATEID_IDX_ { + RATEID_IDX_BGN_40M_2SS = 0, + RATEID_IDX_BGN_40M_1SS = 1, + RATEID_IDX_BGN_20M_2SS_BN = 2, + RATEID_IDX_BGN_20M_1SS_BN = 3, + RATEID_IDX_GN_N2SS = 4, + RATEID_IDX_GN_N1SS = 5, + RATEID_IDX_BG = 6, + RATEID_IDX_G = 7, + RATEID_IDX_B = 8, + RATEID_IDX_VHT_2SS = 9, + RATEID_IDX_VHT_1SS = 10, + RATEID_IDX_MIX1 = 11, + RATEID_IDX_MIX2 = 12, + RATEID_IDX_VHT_3SS = 13, + RATEID_IDX_BGN_3SS = 14, + RATEID_IDX_BGN_4SS = 15, + RATEID_IDX_VHT_4SS = 16, +} RATEID_IDX, *PRATEID_IDX; + +typedef enum _RATR_TABLE_MODE { + RATR_INX_WIRELESS_NGB = 0, /* BGN 40 Mhz 2SS 1SS */ + RATR_INX_WIRELESS_NG = 1, /* GN or N */ + RATR_INX_WIRELESS_NB = 2, /* BGN 20 Mhz 2SS 1SS or BN */ + RATR_INX_WIRELESS_N = 3, + RATR_INX_WIRELESS_GB = 4, + RATR_INX_WIRELESS_G = 5, + RATR_INX_WIRELESS_B = 6, + RATR_INX_WIRELESS_MC = 7, + RATR_INX_WIRELESS_AC_N = 8, +} RATR_TABLE_MODE, *PRATR_TABLE_MODE; + + +enum NETWORK_TYPE { + WIRELESS_INVALID = 0, + /* Sub-Element */ + WIRELESS_11B = BIT(0), /* tx: cck only , rx: cck only, hw: cck */ + WIRELESS_11G = BIT(1), /* tx: ofdm only, rx: ofdm & cck, hw: cck & ofdm */ + WIRELESS_11A = BIT(2), /* tx: ofdm only, rx: ofdm only, hw: ofdm only */ + WIRELESS_11_24N = BIT(3), /* tx: MCS only, rx: MCS & cck, hw: MCS & cck */ + WIRELESS_11_5N = BIT(4), /* tx: MCS only, rx: MCS & ofdm, hw: ofdm only */ + WIRELESS_AUTO = BIT(5), + WIRELESS_11AC = BIT(6), + + /* Combination */ + /* Type for current wireless mode */ + WIRELESS_11BG = (WIRELESS_11B | WIRELESS_11G), /* tx: cck & ofdm, rx: cck & ofdm & MCS, hw: cck & ofdm */ + WIRELESS_11G_24N = (WIRELESS_11G | WIRELESS_11_24N), /* tx: ofdm & MCS, rx: ofdm & cck & MCS, hw: cck & ofdm */ + WIRELESS_11A_5N = (WIRELESS_11A | WIRELESS_11_5N), /* tx: ofdm & MCS, rx: ofdm & MCS, hw: ofdm only */ + WIRELESS_11B_24N = (WIRELESS_11B | WIRELESS_11_24N), /* tx: ofdm & cck & MCS, rx: ofdm & cck & MCS, hw: ofdm & cck */ + WIRELESS_11BG_24N = (WIRELESS_11B | WIRELESS_11G | WIRELESS_11_24N), /* tx: ofdm & cck & MCS, rx: ofdm & cck & MCS, hw: ofdm & cck */ + WIRELESS_11_24AC = (WIRELESS_11B | WIRELESS_11G | WIRELESS_11AC), + WIRELESS_11_5AC = (WIRELESS_11A | WIRELESS_11AC), + + + /* Type for registry default wireless mode */ + WIRELESS_11AGN = (WIRELESS_11A | WIRELESS_11G | WIRELESS_11_24N | WIRELESS_11_5N), /* tx: ofdm & MCS, rx: ofdm & MCS, hw: ofdm only */ + WIRELESS_11ABGN = (WIRELESS_11A | WIRELESS_11B | WIRELESS_11G | WIRELESS_11_24N | WIRELESS_11_5N), + WIRELESS_MODE_24G = (WIRELESS_11B | WIRELESS_11G | WIRELESS_11_24N), + WIRELESS_MODE_5G = (WIRELESS_11A | WIRELESS_11_5N | WIRELESS_11AC), + WIRELESS_MODE_MAX = (WIRELESS_11A | WIRELESS_11B | WIRELESS_11G | WIRELESS_11_24N | WIRELESS_11_5N | WIRELESS_11AC), +}; + +#define SUPPORTED_24G_NETTYPE_MSK WIRELESS_MODE_24G +#define SUPPORTED_5G_NETTYPE_MSK WIRELESS_MODE_5G + +#define IsLegacyOnly(NetType) ((NetType) == ((NetType) & (WIRELESS_11BG | WIRELESS_11A))) + +#define IsSupported24G(NetType) ((NetType) & SUPPORTED_24G_NETTYPE_MSK ? _TRUE : _FALSE) +#define is_supported_5g(NetType) ((NetType) & SUPPORTED_5G_NETTYPE_MSK ? _TRUE : _FALSE) + +#define IsEnableHWCCK(NetType) IsSupported24G(NetType) +#define IsEnableHWOFDM(NetType) ((NetType) & (WIRELESS_11G | WIRELESS_11_24N | SUPPORTED_5G_NETTYPE_MSK) ? _TRUE : _FALSE) + +#define IsSupportedRxCCK(NetType) IsEnableHWCCK(NetType) +#define IsSupportedRxOFDM(NetType) IsEnableHWOFDM(NetType) +#define IsSupportedRxHT(NetType) IsEnableHWOFDM(NetType) + +#define IsSupportedTxCCK(NetType) ((NetType) & (WIRELESS_11B) ? _TRUE : _FALSE) +#define IsSupportedTxOFDM(NetType) ((NetType) & (WIRELESS_11G | WIRELESS_11A) ? _TRUE : _FALSE) +#define is_supported_ht(NetType) ((NetType) & (WIRELESS_11_24N | WIRELESS_11_5N) ? _TRUE : _FALSE) + +#define is_supported_vht(NetType) ((NetType) & (WIRELESS_11AC) ? _TRUE : _FALSE) + + + + + +typedef struct ieee_param { + u32 cmd; + u8 sta_addr[ETH_ALEN]; + union { + struct { + u8 name; + u32 value; + } wpa_param; + struct { + u32 len; + u8 reserved[32]; + u8 data[0]; + } wpa_ie; + struct { + int command; + int reason_code; + } mlme; + struct { + u8 alg[IEEE_CRYPT_ALG_NAME_LEN]; + u8 set_tx; + u32 err; + u8 idx; + u8 seq[8]; /* sequence counter (set: RX, get: TX) */ + u16 key_len; + u8 key[0]; + } crypt; +#ifdef CONFIG_AP_MODE + struct { + u16 aid; + u16 capability; + int flags; + u8 tx_supp_rates[16]; + struct rtw_ieee80211_ht_cap ht_cap; + } add_sta; + struct { + u8 reserved[2];/* for set max_num_sta */ + u8 buf[0]; + } bcn_ie; +#endif + + } u; +} ieee_param; + +#ifdef CONFIG_AP_MODE +typedef struct ieee_param_ex { + u32 cmd; + u8 sta_addr[ETH_ALEN]; + u8 data[0]; +} ieee_param_ex; + +struct sta_data { + u16 aid; + u16 capability; + int flags; + u32 sta_set; + u8 tx_supp_rates[16]; + u32 tx_supp_rates_len; + struct rtw_ieee80211_ht_cap ht_cap; + u64 rx_pkts; + u64 rx_bytes; + u64 rx_drops; + u64 tx_pkts; + u64 tx_bytes; + u64 tx_drops; +}; +#endif + + +#if WIRELESS_EXT < 17 + #define IW_QUAL_QUAL_INVALID 0x10 + #define IW_QUAL_LEVEL_INVALID 0x20 + #define IW_QUAL_NOISE_INVALID 0x40 + #define IW_QUAL_QUAL_UPDATED 0x1 + #define IW_QUAL_LEVEL_UPDATED 0x2 + #define IW_QUAL_NOISE_UPDATED 0x4 +#endif + +#define IEEE80211_DATA_LEN 2304 +/* Maximum size for the MA-UNITDATA primitive, 802.11 standard section + 6.2.1.1.2. + + The figure in section 7.1.2 suggests a body size of up to 2312 + bytes is allowed, which is a bit confusing, I suspect this + represents the 2304 bytes of real data, plus a possible 8 bytes of + WEP IV and ICV. (this interpretation suggested by Ramiro Barreiro) */ + + +#define IEEE80211_HLEN 30 +#define IEEE80211_FRAME_LEN (IEEE80211_DATA_LEN + IEEE80211_HLEN) + + +/* this is stolen from ipw2200 driver */ +#define IEEE_IBSS_MAC_HASH_SIZE 31 + +struct ieee_ibss_seq { + u8 mac[ETH_ALEN]; + u16 seq_num; + u16 frag_num; + unsigned long packet_time; + _list list; +}; + +#if defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) + +struct rtw_ieee80211_hdr { + u16 frame_ctl; + u16 duration_id; + u8 addr1[ETH_ALEN]; + u8 addr2[ETH_ALEN]; + u8 addr3[ETH_ALEN]; + u16 seq_ctl; + u8 addr4[ETH_ALEN]; +} __attribute__((packed)); + +struct rtw_ieee80211_hdr_3addr { + u16 frame_ctl; + u16 duration_id; + u8 addr1[ETH_ALEN]; + u8 addr2[ETH_ALEN]; + u8 addr3[ETH_ALEN]; + u16 seq_ctl; +} __attribute__((packed)); + + +struct rtw_ieee80211_hdr_qos { + u16 frame_ctl; + u16 duration_id; + u8 addr1[ETH_ALEN]; + u8 addr2[ETH_ALEN]; + u8 addr3[ETH_ALEN]; + u16 seq_ctl; + u8 addr4[ETH_ALEN]; + u16 qc; +} __attribute__((packed)); + +struct rtw_ieee80211_hdr_3addr_qos { + u16 frame_ctl; + u16 duration_id; + u8 addr1[ETH_ALEN]; + u8 addr2[ETH_ALEN]; + u8 addr3[ETH_ALEN]; + u16 seq_ctl; + u16 qc; +} __attribute__((packed)); + +struct eapol { + u8 snap[6]; + u16 ethertype; + u8 version; + u8 type; + u16 length; +} __attribute__((packed)); + +struct rtw_ieee80211s_hdr { + u8 flags; + u8 ttl; + u32 seqnum; + u8 eaddr1[ETH_ALEN]; + u8 eaddr2[ETH_ALEN]; +} __attribute__((packed)); + +/** + * struct rtw_ieee80211_rann_ie + * + * This structure refers to "Root Announcement information element" + */ + struct rtw_ieee80211_rann_ie { + u8 rann_flags; + u8 rann_hopcount; + u8 rann_ttl; + u8 rann_addr[ETH_ALEN]; + u32 rann_seq; + u32 rann_interval; + u32 rann_metric; +} __attribute__((packed)); +#endif + +/* Some IEEE 802.11x packet types are corresponding to parsing_eapol_packet() */ +enum eap_type { + EAP_PACKET = 0, + NON_EAPOL, + EAPOL_START, + EAPOL_LOGOFF, + EAPOL_KEY, + EAPOL_ENCAP_ASF_ALERT, + EAPOL_PACKET, + EAPOL_WPA_GROUP_KEY_1_2, + EAPOL_WPA_GROUP_KEY_2_2, + EAPOL_1_4, + EAPOL_2_4, + EAPOL_3_4, + EAPOL_4_4, +}; + +#define IEEE80211_3ADDR_LEN 24 +#define IEEE80211_4ADDR_LEN 30 +#define IEEE80211_FCS_LEN 4 + +#define MIN_FRAG_THRESHOLD 256U +#define MAX_FRAG_THRESHOLD 2346U + +/* Frame control field constants */ +#define RTW_IEEE80211_FCTL_VERS 0x0003 +#define RTW_IEEE80211_FCTL_FTYPE 0x000c +#define RTW_IEEE80211_FCTL_STYPE 0x00f0 +#define RTW_IEEE80211_FCTL_TODS 0x0100 +#define RTW_IEEE80211_FCTL_FROMDS 0x0200 +#define RTW_IEEE80211_FCTL_MOREFRAGS 0x0400 +#define RTW_IEEE80211_FCTL_RETRY 0x0800 +#define RTW_IEEE80211_FCTL_PM 0x1000 +#define RTW_IEEE80211_FCTL_MOREDATA 0x2000 +#define RTW_IEEE80211_FCTL_PROTECTED 0x4000 +#define RTW_IEEE80211_FCTL_ORDER 0x8000 +#define RTW_IEEE80211_FCTL_CTL_EXT 0x0f00 + +#define RTW_IEEE80211_FTYPE_MGMT 0x0000 +#define RTW_IEEE80211_FTYPE_CTL 0x0004 +#define RTW_IEEE80211_FTYPE_DATA 0x0008 +#define RTW_IEEE80211_FTYPE_EXT 0x000c + +/* management */ +#define RTW_IEEE80211_STYPE_ASSOC_REQ 0x0000 +#define RTW_IEEE80211_STYPE_ASSOC_RESP 0x0010 +#define RTW_IEEE80211_STYPE_REASSOC_REQ 0x0020 +#define RTW_IEEE80211_STYPE_REASSOC_RESP 0x0030 +#define RTW_IEEE80211_STYPE_PROBE_REQ 0x0040 +#define RTW_IEEE80211_STYPE_PROBE_RESP 0x0050 +#define RTW_IEEE80211_STYPE_BEACON 0x0080 +#define RTW_IEEE80211_STYPE_ATIM 0x0090 +#define RTW_IEEE80211_STYPE_DISASSOC 0x00A0 +#define RTW_IEEE80211_STYPE_AUTH 0x00B0 +#define RTW_IEEE80211_STYPE_DEAUTH 0x00C0 +#define RTW_IEEE80211_STYPE_ACTION 0x00D0 + +/* control */ +#define RTW_IEEE80211_STYPE_CTL_EXT 0x0060 +#define RTW_IEEE80211_STYPE_BACK_REQ 0x0080 +#define RTW_IEEE80211_STYPE_BACK 0x0090 +#define RTW_IEEE80211_STYPE_PSPOLL 0x00A0 +#define RTW_IEEE80211_STYPE_RTS 0x00B0 +#define RTW_IEEE80211_STYPE_CTS 0x00C0 +#define RTW_IEEE80211_STYPE_ACK 0x00D0 +#define RTW_IEEE80211_STYPE_CFEND 0x00E0 +#define RTW_IEEE80211_STYPE_CFENDACK 0x00F0 + +/* data */ +#define RTW_IEEE80211_STYPE_DATA 0x0000 +#define RTW_IEEE80211_STYPE_DATA_CFACK 0x0010 +#define RTW_IEEE80211_STYPE_DATA_CFPOLL 0x0020 +#define RTW_IEEE80211_STYPE_DATA_CFACKPOLL 0x0030 +#define RTW_IEEE80211_STYPE_NULLFUNC 0x0040 +#define RTW_IEEE80211_STYPE_CFACK 0x0050 +#define RTW_IEEE80211_STYPE_CFPOLL 0x0060 +#define RTW_IEEE80211_STYPE_CFACKPOLL 0x0070 +#define RTW_IEEE80211_STYPE_QOS_DATA 0x0080 +#define RTW_IEEE80211_STYPE_QOS_DATA_CFACK 0x0090 +#define RTW_IEEE80211_STYPE_QOS_DATA_CFPOLL 0x00A0 +#define RTW_IEEE80211_STYPE_QOS_DATA_CFACKPOLL 0x00B0 +#define RTW_IEEE80211_STYPE_QOS_NULLFUNC 0x00C0 +#define RTW_IEEE80211_STYPE_QOS_CFACK 0x00D0 +#define RTW_IEEE80211_STYPE_QOS_CFPOLL 0x00E0 +#define RTW_IEEE80211_STYPE_QOS_CFACKPOLL 0x00F0 + +/* sequence control field */ +#define RTW_IEEE80211_SCTL_FRAG 0x000F +#define RTW_IEEE80211_SCTL_SEQ 0xFFF0 + + +#define RTW_ERP_INFO_NON_ERP_PRESENT BIT(0) +#define RTW_ERP_INFO_USE_PROTECTION BIT(1) +#define RTW_ERP_INFO_BARKER_PREAMBLE_MODE BIT(2) + +/* QoS,QOS */ +#define NORMAL_ACK 0 +#define NO_ACK 1 +#define NON_EXPLICIT_ACK 2 +#define BLOCK_ACK 3 + +#ifndef ETH_P_PAE + #define ETH_P_PAE 0x888E /* Port Access Entity (IEEE 802.1X) */ +#endif /* ETH_P_PAE */ + +#define ETH_P_PREAUTH 0x88C7 /* IEEE 802.11i pre-authentication */ + +#define ETH_P_ECONET 0x0018 + +#ifndef ETH_P_80211_RAW + #define ETH_P_80211_RAW (ETH_P_ECONET + 1) +#endif + +/* IEEE 802.11 defines */ + +#define P80211_OUI_LEN 3 + +#if defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) + +struct ieee80211_snap_hdr { + + u8 dsap; /* always 0xAA */ + u8 ssap; /* always 0xAA */ + u8 ctrl; /* always 0x03 */ + u8 oui[P80211_OUI_LEN]; /* organizational universal id */ + +} __attribute__((packed)); + +#endif + +#define SNAP_SIZE sizeof(struct ieee80211_snap_hdr) + +#define WLAN_FC_GET_TYPE(fc) ((fc) & RTW_IEEE80211_FCTL_FTYPE) +#define WLAN_FC_GET_STYPE(fc) ((fc) & RTW_IEEE80211_FCTL_STYPE) + +#define WLAN_QC_GET_TID(qc) ((qc) & 0x0f) + +#define WLAN_GET_SEQ_FRAG(seq) ((seq) & RTW_IEEE80211_SCTL_FRAG) +#define WLAN_GET_SEQ_SEQ(seq) ((seq) & RTW_IEEE80211_SCTL_SEQ) + +/* Authentication algorithms */ +#define WLAN_AUTH_OPEN 0 +#define WLAN_AUTH_SHARED_KEY 1 +#define WLAN_AUTH_SAE 3 + +#define WLAN_AUTH_CHALLENGE_LEN 128 + +#define WLAN_CAPABILITY_BSS (1<<0) +#define WLAN_CAPABILITY_IBSS (1<<1) +#define WLAN_CAPABILITY_CF_POLLABLE (1<<2) +#define WLAN_CAPABILITY_CF_POLL_REQUEST (1<<3) +#define WLAN_CAPABILITY_PRIVACY (1<<4) +#define WLAN_CAPABILITY_SHORT_PREAMBLE (1<<5) +#define WLAN_CAPABILITY_PBCC (1<<6) +#define WLAN_CAPABILITY_CHANNEL_AGILITY (1<<7) +#define WLAN_CAPABILITY_SHORT_SLOT (1<<10) + +/* Status codes */ +#define WLAN_STATUS_SUCCESS 0 +#define WLAN_STATUS_UNSPECIFIED_FAILURE 1 +#define WLAN_STATUS_CAPS_UNSUPPORTED 10 +#define WLAN_STATUS_REASSOC_NO_ASSOC 11 +#define WLAN_STATUS_ASSOC_DENIED_UNSPEC 12 +#define WLAN_STATUS_NOT_SUPPORTED_AUTH_ALG 13 +#define WLAN_STATUS_UNKNOWN_AUTH_TRANSACTION 14 +#define WLAN_STATUS_CHALLENGE_FAIL 15 +#define WLAN_STATUS_AUTH_TIMEOUT 16 +#define WLAN_STATUS_AP_UNABLE_TO_HANDLE_NEW_STA 17 +#define WLAN_STATUS_ASSOC_DENIED_RATES 18 +/* 802.11b */ +#define WLAN_STATUS_ASSOC_DENIED_NOSHORT 19 +#define WLAN_STATUS_ASSOC_DENIED_NOPBCC 20 +#define WLAN_STATUS_ASSOC_DENIED_NOAGILITY 21 + +/* Reason codes */ +#define WLAN_REASON_UNSPECIFIED 1 +#define WLAN_REASON_PREV_AUTH_NOT_VALID 2 +#define WLAN_REASON_DEAUTH_LEAVING 3 +#define WLAN_REASON_DISASSOC_DUE_TO_INACTIVITY 4 +#define WLAN_REASON_DISASSOC_AP_BUSY 5 +#define WLAN_REASON_CLASS2_FRAME_FROM_NONAUTH_STA 6 +#define WLAN_REASON_CLASS3_FRAME_FROM_NONASSOC_STA 7 +#define WLAN_REASON_DISASSOC_STA_HAS_LEFT 8 +#define WLAN_REASON_STA_REQ_ASSOC_WITHOUT_AUTH 9 +#define WLAN_REASON_IEEE_802_1X_AUTH_FAILED 23 +#define WLAN_REASON_MESH_PEER_CANCELED 52 +#define WLAN_REASON_MESH_MAX_PEERS 53 +#define WLAN_REASON_MESH_CONFIG 54 +#define WLAN_REASON_MESH_CLOSE 55 +#define WLAN_REASON_MESH_MAX_RETRIES 56 +#define WLAN_REASON_MESH_CONFIRM_TIMEOUT 57 +#define WLAN_REASON_MESH_INVALID_GTK 58 +#define WLAN_REASON_MESH_INCONSISTENT_PARAM 59 +#define WLAN_REASON_MESH_INVALID_SECURITY 60 +#define WLAN_REASON_MESH_PATH_NOPROXY 61 +#define WLAN_REASON_MESH_PATH_NOFORWARD 62 +#define WLAN_REASON_MESH_PATH_DEST_UNREACHABLE 63 +#define WLAN_REASON_MAC_EXISTS_IN_MBSS 64 +#define WLAN_REASON_MESH_CHAN_REGULATORY 65 +#define WLAN_REASON_MESH_CHAN 66 +#define WLAN_REASON_SA_QUERY_TIMEOUT 65532 +#define WLAN_REASON_ACTIVE_ROAM 65533 +#define WLAN_REASON_JOIN_WRONG_CHANNEL 65534 +#define WLAN_REASON_EXPIRATION_CHK 65535 + +#define WLAN_REASON_IS_PRIVATE(reason) ( \ + reason == WLAN_REASON_EXPIRATION_CHK \ + || reason == WLAN_REASON_JOIN_WRONG_CHANNEL \ + || reason == WLAN_REASON_ACTIVE_ROAM \ + || reason == WLAN_REASON_SA_QUERY_TIMEOUT \ + ) + +/* Information Element IDs */ +#define WLAN_EID_SSID 0 +#define WLAN_EID_SUPP_RATES 1 +#define WLAN_EID_FH_PARAMS 2 +#define WLAN_EID_DS_PARAMS 3 +#define WLAN_EID_CF_PARAMS 4 +#define WLAN_EID_TIM 5 +#define WLAN_EID_IBSS_PARAMS 6 +#define WLAN_EID_CHALLENGE 16 +/* EIDs defined by IEEE 802.11h - START */ +#define WLAN_EID_PWR_CONSTRAINT 32 +#define WLAN_EID_PWR_CAPABILITY 33 +#define WLAN_EID_TPC_REQUEST 34 +#define WLAN_EID_TPC_REPORT 35 +#define WLAN_EID_SUPPORTED_CHANNELS 36 +#define WLAN_EID_CHANNEL_SWITCH 37 +#define WLAN_EID_MEASURE_REQUEST 38 +#define WLAN_EID_MEASURE_REPORT 39 +#define WLAN_EID_QUITE 40 +#define WLAN_EID_IBSS_DFS 41 +/* EIDs defined by IEEE 802.11h - END */ +#define WLAN_EID_ERP_INFO 42 +#define WLAN_EID_HT_CAP 45 +#define WLAN_EID_RSN 48 +#define WLAN_EID_EXT_SUPP_RATES 50 +#define WLAN_EID_MOBILITY_DOMAIN 54 +#define WLAN_EID_FAST_BSS_TRANSITION 55 +#define WLAN_EID_TIMEOUT_INTERVAL 56 +#define WLAN_EID_RIC_DATA 57 +#define WLAN_EID_HT_OPERATION 61 +#define WLAN_EID_SECONDARY_CHANNEL_OFFSET 62 +#define WLAN_EID_20_40_BSS_COEXISTENCE 72 +#define WLAN_EID_20_40_BSS_INTOLERANT 73 +#define WLAN_EID_OVERLAPPING_BSS_SCAN_PARAMS 74 +#define WLAN_EID_MMIE 76 +#define WLAN_EID_MESH_CONFIG 113 +#define WLAN_EID_MESH_ID 114 +#define WLAN_EID_MPM 117 +#define WLAN_EID_RANN 126 +#define WLAN_EID_PREQ 130 +#define WLAN_EID_PREP 131 +#define WLAN_EID_PERR 132 +#define WLAN_EID_AMPE 139 +#define WLAN_EID_MIC 140 +#define WLAN_EID_VENDOR_SPECIFIC 221 +#define WLAN_EID_GENERIC (WLAN_EID_VENDOR_SPECIFIC) +#define WLAN_EID_VHT_CAPABILITY 191 +#define WLAN_EID_VHT_OPERATION 192 +#define WLAN_EID_WIDE_BANDWIDTH_CHANNEL_SWITCH 194 +#define WLAN_EID_CHANNEL_SWITCH_WRAPPER 196 +#define WLAN_EID_VHT_OP_MODE_NOTIFY 199 +#define WLAN_EID_EXTENSION 255 +#define WLAN_EID_EXT_OWE_DH_PARAM 32 + +#define IEEE80211_MGMT_HDR_LEN 24 +#define IEEE80211_DATA_HDR3_LEN 24 +#define IEEE80211_DATA_HDR4_LEN 30 + + +#define IEEE80211_STATMASK_SIGNAL (1<<0) +#define IEEE80211_STATMASK_RSSI (1<<1) +#define IEEE80211_STATMASK_NOISE (1<<2) +#define IEEE80211_STATMASK_RATE (1<<3) +#define IEEE80211_STATMASK_WEMASK 0x7 + + +#define IEEE80211_CCK_MODULATION (1<<0) +#define IEEE80211_OFDM_MODULATION (1<<1) + +#define IEEE80211_24GHZ_BAND (1<<0) +#define IEEE80211_52GHZ_BAND (1<<1) + +#define IEEE80211_CCK_RATE_LEN 4 +#define IEEE80211_NUM_OFDM_RATESLEN 8 + + + +#define IEEE80211_CCK_RATE_1MB 0x02 +#define IEEE80211_CCK_RATE_2MB 0x04 +#define IEEE80211_CCK_RATE_5MB 0x0B +#define IEEE80211_CCK_RATE_11MB 0x16 +#define IEEE80211_OFDM_RATE_LEN 8 +#define IEEE80211_OFDM_RATE_6MB 0x0C +#define IEEE80211_OFDM_RATE_9MB 0x12 +#define IEEE80211_OFDM_RATE_12MB 0x18 +#define IEEE80211_OFDM_RATE_18MB 0x24 +#define IEEE80211_OFDM_RATE_24MB 0x30 +#define IEEE80211_PBCC_RATE_22MB 0x2C +#define IEEE80211_FREAK_RATE_22_5MB 0x2D +#define IEEE80211_OFDM_RATE_36MB 0x48 +#define IEEE80211_OFDM_RATE_48MB 0x60 +#define IEEE80211_OFDM_RATE_54MB 0x6C +#define IEEE80211_BASIC_RATE_MASK 0x80 + +#define IEEE80211_CCK_RATE_1MB_MASK (1<<0) +#define IEEE80211_CCK_RATE_2MB_MASK (1<<1) +#define IEEE80211_CCK_RATE_5MB_MASK (1<<2) +#define IEEE80211_CCK_RATE_11MB_MASK (1<<3) +#define IEEE80211_OFDM_RATE_6MB_MASK (1<<4) +#define IEEE80211_OFDM_RATE_9MB_MASK (1<<5) +#define IEEE80211_OFDM_RATE_12MB_MASK (1<<6) +#define IEEE80211_OFDM_RATE_18MB_MASK (1<<7) +#define IEEE80211_OFDM_RATE_24MB_MASK (1<<8) +#define IEEE80211_OFDM_RATE_36MB_MASK (1<<9) +#define IEEE80211_OFDM_RATE_48MB_MASK (1<<10) +#define IEEE80211_OFDM_RATE_54MB_MASK (1<<11) + +#define IEEE80211_CCK_RATES_MASK 0x0000000F +#define IEEE80211_CCK_BASIC_RATES_MASK (IEEE80211_CCK_RATE_1MB_MASK | \ + IEEE80211_CCK_RATE_2MB_MASK) +#define IEEE80211_CCK_DEFAULT_RATES_MASK (IEEE80211_CCK_BASIC_RATES_MASK | \ + IEEE80211_CCK_RATE_5MB_MASK | \ + IEEE80211_CCK_RATE_11MB_MASK) + +#define IEEE80211_OFDM_RATES_MASK 0x00000FF0 +#define IEEE80211_OFDM_BASIC_RATES_MASK (IEEE80211_OFDM_RATE_6MB_MASK | \ + IEEE80211_OFDM_RATE_12MB_MASK | \ + IEEE80211_OFDM_RATE_24MB_MASK) +#define IEEE80211_OFDM_DEFAULT_RATES_MASK (IEEE80211_OFDM_BASIC_RATES_MASK | \ + IEEE80211_OFDM_RATE_9MB_MASK | \ + IEEE80211_OFDM_RATE_18MB_MASK | \ + IEEE80211_OFDM_RATE_36MB_MASK | \ + IEEE80211_OFDM_RATE_48MB_MASK | \ + IEEE80211_OFDM_RATE_54MB_MASK) +#define IEEE80211_DEFAULT_RATES_MASK (IEEE80211_OFDM_DEFAULT_RATES_MASK | \ + IEEE80211_CCK_DEFAULT_RATES_MASK) + +#define IEEE80211_NUM_OFDM_RATES 8 +#define IEEE80211_NUM_CCK_RATES 4 +#define IEEE80211_OFDM_SHIFT_MASK_A 4 + + +enum MGN_RATE { + MGN_1M = 0x02, + MGN_2M = 0x04, + MGN_5_5M = 0x0B, + MGN_6M = 0x0C, + MGN_9M = 0x12, + MGN_11M = 0x16, + MGN_12M = 0x18, + MGN_18M = 0x24, + MGN_24M = 0x30, + MGN_36M = 0x48, + MGN_48M = 0x60, + MGN_54M = 0x6C, + MGN_MCS32 = 0x7F, + MGN_MCS0, + MGN_MCS1, + MGN_MCS2, + MGN_MCS3, + MGN_MCS4, + MGN_MCS5, + MGN_MCS6, + MGN_MCS7, + MGN_MCS8, + MGN_MCS9, + MGN_MCS10, + MGN_MCS11, + MGN_MCS12, + MGN_MCS13, + MGN_MCS14, + MGN_MCS15, + MGN_MCS16, + MGN_MCS17, + MGN_MCS18, + MGN_MCS19, + MGN_MCS20, + MGN_MCS21, + MGN_MCS22, + MGN_MCS23, + MGN_MCS24, + MGN_MCS25, + MGN_MCS26, + MGN_MCS27, + MGN_MCS28, + MGN_MCS29, + MGN_MCS30, + MGN_MCS31, + MGN_VHT1SS_MCS0, + MGN_VHT1SS_MCS1, + MGN_VHT1SS_MCS2, + MGN_VHT1SS_MCS3, + MGN_VHT1SS_MCS4, + MGN_VHT1SS_MCS5, + MGN_VHT1SS_MCS6, + MGN_VHT1SS_MCS7, + MGN_VHT1SS_MCS8, + MGN_VHT1SS_MCS9, + MGN_VHT2SS_MCS0, + MGN_VHT2SS_MCS1, + MGN_VHT2SS_MCS2, + MGN_VHT2SS_MCS3, + MGN_VHT2SS_MCS4, + MGN_VHT2SS_MCS5, + MGN_VHT2SS_MCS6, + MGN_VHT2SS_MCS7, + MGN_VHT2SS_MCS8, + MGN_VHT2SS_MCS9, + MGN_VHT3SS_MCS0, + MGN_VHT3SS_MCS1, + MGN_VHT3SS_MCS2, + MGN_VHT3SS_MCS3, + MGN_VHT3SS_MCS4, + MGN_VHT3SS_MCS5, + MGN_VHT3SS_MCS6, + MGN_VHT3SS_MCS7, + MGN_VHT3SS_MCS8, + MGN_VHT3SS_MCS9, + MGN_VHT4SS_MCS0, + MGN_VHT4SS_MCS1, + MGN_VHT4SS_MCS2, + MGN_VHT4SS_MCS3, + MGN_VHT4SS_MCS4, + MGN_VHT4SS_MCS5, + MGN_VHT4SS_MCS6, + MGN_VHT4SS_MCS7, + MGN_VHT4SS_MCS8, + MGN_VHT4SS_MCS9, + MGN_UNKNOWN +}; + +#define IS_HT_RATE(_rate) ((_rate) >= MGN_MCS0 && (_rate) <= MGN_MCS31) +#define IS_VHT_RATE(_rate) ((_rate) >= MGN_VHT1SS_MCS0 && (_rate) <= MGN_VHT4SS_MCS9) +#define IS_CCK_RATE(_rate) ((_rate) == MGN_1M || (_rate) == MGN_2M || (_rate) == MGN_5_5M || (_rate) == MGN_11M) +#define IS_OFDM_RATE(_rate) ((_rate) >= MGN_6M && (_rate) <= MGN_54M && (_rate) != MGN_11M) + +#define IS_HT1SS_RATE(_rate) ((_rate) >= MGN_MCS0 && (_rate) <= MGN_MCS7) +#define IS_HT2SS_RATE(_rate) ((_rate) >= MGN_MCS8 && (_rate) <= MGN_MCS15) +#define IS_HT3SS_RATE(_rate) ((_rate) >= MGN_MCS16 && (_rate) <= MGN_MCS23) +#define IS_HT4SS_RATE(_rate) ((_rate) >= MGN_MCS24 && (_rate) <= MGN_MCS31) + +#define IS_VHT1SS_RATE(_rate) ((_rate) >= MGN_VHT1SS_MCS0 && (_rate) <= MGN_VHT1SS_MCS9) +#define IS_VHT2SS_RATE(_rate) ((_rate) >= MGN_VHT2SS_MCS0 && (_rate) <= MGN_VHT2SS_MCS9) +#define IS_VHT3SS_RATE(_rate) ((_rate) >= MGN_VHT3SS_MCS0 && (_rate) <= MGN_VHT3SS_MCS9) +#define IS_VHT4SS_RATE(_rate) ((_rate) >= MGN_VHT4SS_MCS0 && (_rate) <= MGN_VHT4SS_MCS9) + +#define IS_1T_RATE(_rate) (IS_CCK_RATE((_rate)) || IS_OFDM_RATE((_rate)) || IS_HT1SS_RATE((_rate)) || IS_VHT1SS_RATE((_rate))) +#define IS_2T_RATE(_rate) (IS_HT2SS_RATE((_rate)) || IS_VHT2SS_RATE((_rate))) +#define IS_3T_RATE(_rate) (IS_HT3SS_RATE((_rate)) || IS_VHT3SS_RATE((_rate))) +#define IS_4T_RATE(_rate) (IS_HT4SS_RATE((_rate)) || IS_VHT4SS_RATE((_rate))) + +const char *MGN_RATE_STR(enum MGN_RATE rate); + +typedef enum _RATE_SECTION { + CCK = 0, + OFDM = 1, + HT_MCS0_MCS7 = 2, + HT_MCS8_MCS15 = 3, + HT_MCS16_MCS23 = 4, + HT_MCS24_MCS31 = 5, + HT_1SS = HT_MCS0_MCS7, + HT_2SS = HT_MCS8_MCS15, + HT_3SS = HT_MCS16_MCS23, + HT_4SS = HT_MCS24_MCS31, + VHT_1SSMCS0_1SSMCS9 = 6, + VHT_2SSMCS0_2SSMCS9 = 7, + VHT_3SSMCS0_3SSMCS9 = 8, + VHT_4SSMCS0_4SSMCS9 = 9, + VHT_1SS = VHT_1SSMCS0_1SSMCS9, + VHT_2SS = VHT_2SSMCS0_2SSMCS9, + VHT_3SS = VHT_3SSMCS0_3SSMCS9, + VHT_4SS = VHT_4SSMCS0_4SSMCS9, + RATE_SECTION_NUM, +} RATE_SECTION; + +RATE_SECTION mgn_rate_to_rs(enum MGN_RATE rate); + +const char *rate_section_str(u8 section); + +#define IS_CCK_RATE_SECTION(section) ((section) == CCK) +#define IS_OFDM_RATE_SECTION(section) ((section) == OFDM) +#define IS_HT_RATE_SECTION(section) ((section) >= HT_1SS && (section) <= HT_4SS) +#define IS_VHT_RATE_SECTION(section) ((section) >= VHT_1SS && (section) <= VHT_4SS) + +#define IS_1T_RATE_SECTION(section) ((section) == CCK || (section) == OFDM || (section) == HT_1SS || (section) == VHT_1SS) +#define IS_2T_RATE_SECTION(section) ((section) == HT_2SS || (section) == VHT_2SS) +#define IS_3T_RATE_SECTION(section) ((section) == HT_3SS || (section) == VHT_3SS) +#define IS_4T_RATE_SECTION(section) ((section) == HT_4SS || (section) == VHT_4SS) + +extern u8 mgn_rates_cck[]; +extern u8 mgn_rates_ofdm[]; +extern u8 mgn_rates_mcs0_7[]; +extern u8 mgn_rates_mcs8_15[]; +extern u8 mgn_rates_mcs16_23[]; +extern u8 mgn_rates_mcs24_31[]; +extern u8 mgn_rates_vht1ss[]; +extern u8 mgn_rates_vht2ss[]; +extern u8 mgn_rates_vht3ss[]; +extern u8 mgn_rates_vht4ss[]; + +struct rate_section_ent { + u8 tx_num; /* value of RF_TX_NUM */ + u8 rate_num; + u8 *rates; +}; + +extern struct rate_section_ent rates_by_sections[]; + +#define rate_section_to_tx_num(section) (rates_by_sections[(section)].tx_num) +#define rate_section_rate_num(section) (rates_by_sections[(section)].rate_num) + +/* NOTE: This data is for statistical purposes; not all hardware provides this + * information for frames received. Not setting these will not cause + * any adverse affects. */ +struct ieee80211_rx_stats { + /* u32 mac_time[2]; */ + s8 rssi; + u8 signal; + u8 noise; + u8 received_channel; + u16 rate; /* in 100 kbps */ + /* u8 control; */ + u8 mask; + u8 freq; + u16 len; +}; + +/* IEEE 802.11 requires that STA supports concurrent reception of at least + * three fragmented frames. This define can be increased to support more + * concurrent frames, but it should be noted that each entry can consume about + * 2 kB of RAM and increasing cache size will slow down frame reassembly. */ +#define IEEE80211_FRAG_CACHE_LEN 4 + +struct ieee80211_frag_entry { + u32 first_frag_time; + uint seq; + uint last_frag; + uint qos; /* jackson */ + uint tid; /* jackson */ + struct sk_buff *skb; + u8 src_addr[ETH_ALEN]; + u8 dst_addr[ETH_ALEN]; +}; + +#ifndef PLATFORM_FREEBSD /* Baron BSD has already defined */ +struct ieee80211_stats { + uint tx_unicast_frames; + uint tx_multicast_frames; + uint tx_fragments; + uint tx_unicast_octets; + uint tx_multicast_octets; + uint tx_deferred_transmissions; + uint tx_single_retry_frames; + uint tx_multiple_retry_frames; + uint tx_retry_limit_exceeded; + uint tx_discards; + uint rx_unicast_frames; + uint rx_multicast_frames; + uint rx_fragments; + uint rx_unicast_octets; + uint rx_multicast_octets; + uint rx_fcs_errors; + uint rx_discards_no_buffer; + uint tx_discards_wrong_sa; + uint rx_discards_undecryptable; + uint rx_message_in_msg_fragments; + uint rx_message_in_bad_msg_fragments; +}; +#endif /* PLATFORM_FREEBSD */ +struct ieee80211_softmac_stats { + uint rx_ass_ok; + uint rx_ass_err; + uint rx_probe_rq; + uint tx_probe_rs; + uint tx_beacons; + uint rx_auth_rq; + uint rx_auth_rs_ok; + uint rx_auth_rs_err; + uint tx_auth_rq; + uint no_auth_rs; + uint no_ass_rs; + uint tx_ass_rq; + uint rx_ass_rq; + uint tx_probe_rq; + uint reassoc; + uint swtxstop; + uint swtxawake; +}; + +#define SEC_KEY_1 (1<<0) +#define SEC_KEY_2 (1<<1) +#define SEC_KEY_3 (1<<2) +#define SEC_KEY_4 (1<<3) +#define SEC_ACTIVE_KEY (1<<4) +#define SEC_AUTH_MODE (1<<5) +#define SEC_UNICAST_GROUP (1<<6) +#define SEC_LEVEL (1<<7) +#define SEC_ENABLED (1<<8) + +#define SEC_LEVEL_0 0 /* None */ +#define SEC_LEVEL_1 1 /* WEP 40 and 104 bit */ +#define SEC_LEVEL_2 2 /* Level 1 + TKIP */ +#define SEC_LEVEL_2_CKIP 3 /* Level 1 + CKIP */ +#define SEC_LEVEL_3 4 /* Level 2 + CCMP */ + +#define WEP_KEYS 4 +#define WEP_KEY_LEN 13 +#define BIP_MAX_KEYID 5 +#define BIP_AAD_SIZE 20 + +#if defined(PLATFORM_LINUX) +struct ieee80211_security { + u16 active_key:2, + enabled:1, + auth_mode:2, + auth_algo:4, + unicast_uses_group:1; + u8 key_sizes[WEP_KEYS]; + u8 keys[WEP_KEYS][WEP_KEY_LEN]; + u8 level; + u16 flags; +} __attribute__((packed)); + +#endif + +/* + + 802.11 data frame from AP + + ,-------------------------------------------------------------------. +Bytes | 2 | 2 | 6 | 6 | 6 | 2 | 0..2312 | 4 | + |------|------|---------|---------|---------|------|---------|------| +Desc. | ctrl | dura | DA/RA | TA | SA | Sequ | frame | fcs | + | | tion | (BSSID) | | | ence | data | | + `-------------------------------------------------------------------' + +Total: 28-2340 bytes + +*/ + +struct ieee80211_header_data { + u16 frame_ctl; + u16 duration_id; + u8 addr1[6]; + u8 addr2[6]; + u8 addr3[6]; + u16 seq_ctrl; +}; + +#define BEACON_PROBE_SSID_ID_POSITION 12 + +/* Management Frame Information Element Types */ +#define MFIE_TYPE_SSID 0 +#define MFIE_TYPE_RATES 1 +#define MFIE_TYPE_FH_SET 2 +#define MFIE_TYPE_DS_SET 3 +#define MFIE_TYPE_CF_SET 4 +#define MFIE_TYPE_TIM 5 +#define MFIE_TYPE_IBSS_SET 6 +#define MFIE_TYPE_CHALLENGE 16 +#define MFIE_TYPE_ERP 42 +#define MFIE_TYPE_RSN 48 +#define MFIE_TYPE_RATES_EX 50 +#define MFIE_TYPE_GENERIC 221 + +#if defined(PLATFORM_LINUX) +struct ieee80211_info_element_hdr { + u8 id; + u8 len; +} __attribute__((packed)); + +struct ieee80211_info_element { + u8 id; + u8 len; + u8 data[0]; +} __attribute__((packed)); +#endif + + +/* + * These are the data types that can make up management packets + * + u16 auth_algorithm; + u16 auth_sequence; + u16 beacon_interval; + u16 capability; + u8 current_ap[ETH_ALEN]; + u16 listen_interval; + struct { + u16 association_id:14, reserved:2; + } __attribute__ ((packed)); + u32 time_stamp[2]; + u16 reason; + u16 status; +*/ + +#define IEEE80211_DEFAULT_TX_ESSID "Penguin" +#define IEEE80211_DEFAULT_BASIC_RATE 10 + + +#if defined(PLATFORM_LINUX) +struct ieee80211_authentication { + struct ieee80211_header_data header; + u16 algorithm; + u16 transaction; + u16 status; + /* struct ieee80211_info_element_hdr info_element; */ +} __attribute__((packed)); + + +struct ieee80211_probe_response { + struct ieee80211_header_data header; + u32 time_stamp[2]; + u16 beacon_interval; + u16 capability; + struct ieee80211_info_element info_element; +} __attribute__((packed)); + +struct ieee80211_probe_request { + struct ieee80211_header_data header; + /*struct ieee80211_info_element info_element;*/ +} __attribute__((packed)); + +struct ieee80211_assoc_request_frame { + struct rtw_ieee80211_hdr_3addr header; + u16 capability; + u16 listen_interval; + /* u8 current_ap[ETH_ALEN]; */ + struct ieee80211_info_element_hdr info_element; +} __attribute__((packed)); + +struct ieee80211_assoc_response_frame { + struct rtw_ieee80211_hdr_3addr header; + u16 capability; + u16 status; + u16 aid; + /* struct ieee80211_info_element info_element; supported rates */ +} __attribute__((packed)); +#endif + +struct ieee80211_txb { + u8 nr_frags; + u8 encrypted; + u16 reserved; + u16 frag_size; + u16 payload_size; + struct sk_buff *fragments[0]; +}; + + +/* SWEEP TABLE ENTRIES NUMBER*/ +#define MAX_SWEEP_TAB_ENTRIES 42 +#define MAX_SWEEP_TAB_ENTRIES_PER_PACKET 7 +/* MAX_RATES_LENGTH needs to be 12. The spec says 8, and many APs + * only use 8, and then use extended rates for the remaining supported + * rates. Other APs, however, stick all of their supported rates on the + * main rates information element... */ +#define MAX_RATES_LENGTH ((u8)12) +#define MAX_RATES_EX_LENGTH ((u8)16) +#define MAX_NETWORK_COUNT 128 +#define IEEE80211_SOFTMAC_SCAN_TIME 400 +/* (HZ / 2) */ +#define IEEE80211_SOFTMAC_ASSOC_RETRY_TIME (HZ * 2) + +#define CRC_LENGTH 4U + +#define MAX_WPA_IE_LEN (256) +#define MAX_WPS_IE_LEN (512) +#define MAX_OWE_IE_LEN (128) +#define MAX_P2P_IE_LEN (256) +#define MAX_WFD_IE_LEN (128) + +#define NETWORK_EMPTY_ESSID (1<<0) +#define NETWORK_HAS_OFDM (1<<1) +#define NETWORK_HAS_CCK (1<<2) + +#define IEEE80211_DTIM_MBCAST 4 +#define IEEE80211_DTIM_UCAST 2 +#define IEEE80211_DTIM_VALID 1 +#define IEEE80211_DTIM_INVALID 0 + +#define IEEE80211_PS_DISABLED 0 +#define IEEE80211_PS_UNICAST IEEE80211_DTIM_UCAST +#define IEEE80211_PS_MBCAST IEEE80211_DTIM_MBCAST +#define IW_ESSID_MAX_SIZE 32 +#if 0 +struct ieee80211_network { + /* These entries are used to identify a unique network */ + u8 bssid[ETH_ALEN]; + u8 channel; + /* Ensure null-terminated for any debug msgs */ + u8 ssid[IW_ESSID_MAX_SIZE + 1]; + u8 ssid_len; + u8 rssi; /* relative signal strength */ + u8 sq; /* signal quality */ + + /* These are network statistics */ + /* struct ieee80211_rx_stats stats; */ + u16 capability; + u16 aid; + u8 rates[MAX_RATES_LENGTH]; + u8 rates_len; + u8 rates_ex[MAX_RATES_EX_LENGTH]; + u8 rates_ex_len; + + u8 edca_parmsets[18]; + + u8 mode; + u8 flags; + u8 time_stamp[8]; + u16 beacon_interval; + u16 listen_interval; + u16 atim_window; + u8 wpa_ie[MAX_WPA_IE_LEN]; + size_t wpa_ie_len; + u8 rsn_ie[MAX_WPA_IE_LEN]; + size_t rsn_ie_len; + u8 country[6]; + u8 dtim_period; + u8 dtim_data; + u8 power_constraint; + u8 qosinfo; + u8 qbssload[5]; + u8 network_type; + int join_res; + unsigned long last_scanned; +}; +#endif +/* +join_res: +-1: authentication fail +-2: association fail +> 0: TID +*/ + +#ifndef PLATFORM_FREEBSD /* Baron BSD has already defined */ + +enum ieee80211_state { + + /* the card is not linked at all */ + IEEE80211_NOLINK = 0, + + /* IEEE80211_ASSOCIATING* are for BSS client mode + * the driver shall not perform RX filtering unless + * the state is LINKED. + * The driver shall just check for the state LINKED and + * defaults to NOLINK for ALL the other states (including + * LINKED_SCANNING) + */ + + /* the association procedure will start (wq scheduling)*/ + IEEE80211_ASSOCIATING, + IEEE80211_ASSOCIATING_RETRY, + + /* the association procedure is sending AUTH request*/ + IEEE80211_ASSOCIATING_AUTHENTICATING, + + /* the association procedure has successfully authentcated + * and is sending association request + */ + IEEE80211_ASSOCIATING_AUTHENTICATED, + + /* the link is ok. the card associated to a BSS or linked + * to a ibss cell or acting as an AP and creating the bss + */ + IEEE80211_LINKED, + + /* same as LINKED, but the driver shall apply RX filter + * rules as we are in NO_LINK mode. As the card is still + * logically linked, but it is doing a syncro site survey + * then it will be back to LINKED state. + */ + IEEE80211_LINKED_SCANNING, + +}; +#endif /* PLATFORM_FREEBSD */ + +#define DEFAULT_MAX_SCAN_AGE (15 * HZ) +#define DEFAULT_FTS 2346 +#define MAC_FMT "%02x:%02x:%02x:%02x:%02x:%02x" +#define MAC_ARG(x) ((u8 *)(x))[0], ((u8 *)(x))[1], ((u8 *)(x))[2], ((u8 *)(x))[3], ((u8 *)(x))[4], ((u8 *)(x))[5] +#define MAC_SFMT "%02hhx:%02hhx:%02hhx:%02hhx:%02hhx:%02hhx" +#define MAC_SARG(x) ((u8*)(x)),((u8*)(x)) + 1,((u8*)(x)) + 2,((u8*)(x)) + 3,((u8*)(x)) + 4,((u8*)(x)) + 5 +#define IP_FMT "%d.%d.%d.%d" +#define IP_ARG(x) ((u8 *)(x))[0], ((u8 *)(x))[1], ((u8 *)(x))[2], ((u8 *)(x))[3] +#define PORT_FMT "%u" +#define PORT_ARG(x) ntohs(*((u16 *)(x))) + +#define is_multicast_mac_addr(Addr) ((((Addr[0]) & 0x01) == 0x01) && ((Addr[0]) != 0xff)) +#define is_broadcast_mac_addr(Addr) ((((Addr[0]) & 0xff) == 0xff) && (((Addr[1]) & 0xff) == 0xff) && \ + (((Addr[2]) & 0xff) == 0xff) && (((Addr[3]) & 0xff) == 0xff) && (((Addr[4]) & 0xff) == 0xff) && \ + (((Addr[5]) & 0xff) == 0xff)) +#define is_zero_mac_addr(Addr) ((Addr[0] == 0x00) && (Addr[1] == 0x00) && (Addr[2] == 0x00) && \ + (Addr[3] == 0x00) && (Addr[4] == 0x00) && (Addr[5] == 0x00)) + + +#define CFG_IEEE80211_RESERVE_FCS (1<<0) +#define CFG_IEEE80211_COMPUTE_FCS (1<<1) + +typedef struct tx_pending_t { + int frag; + struct ieee80211_txb *txb; +} tx_pending_t; + + + +#define TID_NUM 16 + +#define IEEE_A (1<<0) +#define IEEE_B (1<<1) +#define IEEE_G (1<<2) +#define IEEE_MODE_MASK (IEEE_A | IEEE_B | IEEE_G) + +/* Baron move to ieee80211.c */ +int ieee80211_is_empty_essid(const char *essid, int essid_len); +int ieee80211_get_hdrlen(u16 fc); + +#if 0 + /* Action frame categories (IEEE 802.11-2007, 7.3.1.11, Table 7-24) */ + #define WLAN_ACTION_SPECTRUM_MGMT 0 + #define WLAN_ACTION_QOS 1 + #define WLAN_ACTION_DLS 2 + #define WLAN_ACTION_BLOCK_ACK 3 + #define WLAN_ACTION_RADIO_MEASUREMENT 5 + #define WLAN_ACTION_FT 6 + #define WLAN_ACTION_SA_QUERY 8 + #define WLAN_ACTION_WMM 17 +#endif + + +/* Action category code */ +enum rtw_ieee80211_category { + RTW_WLAN_CATEGORY_SPECTRUM_MGMT = 0, + RTW_WLAN_CATEGORY_QOS = 1, + RTW_WLAN_CATEGORY_DLS = 2, + RTW_WLAN_CATEGORY_BACK = 3, + RTW_WLAN_CATEGORY_PUBLIC = 4, /* IEEE 802.11 public action frames */ + RTW_WLAN_CATEGORY_RADIO_MEAS = 5, + RTW_WLAN_CATEGORY_FT = 6, + RTW_WLAN_CATEGORY_HT = 7, + RTW_WLAN_CATEGORY_SA_QUERY = 8, + RTW_WLAN_CATEGORY_WNM = 10, + RTW_WLAN_CATEGORY_UNPROTECTED_WNM = 11, /* add for CONFIG_IEEE80211W, none 11w also can use */ + RTW_WLAN_CATEGORY_TDLS = 12, + RTW_WLAN_CATEGORY_MESH = 13, + RTW_WLAN_CATEGORY_MULTIHOP = 14, + RTW_WLAN_CATEGORY_SELF_PROTECTED = 15, + RTW_WLAN_CATEGORY_WMM = 17, + RTW_WLAN_CATEGORY_VHT = 21, +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + RTW_WLAN_CATEGORY_TBTX = 25, +#endif + RTW_WLAN_CATEGORY_P2P = 0x7f,/* P2P action frames */ +}; + +#define CATEGORY_IS_GROUP_PRIVACY(cat) \ + (cat == RTW_WLAN_CATEGORY_MESH || cat == RTW_WLAN_CATEGORY_MULTIHOP) + +#define CATEGORY_IS_NON_ROBUST(cat) \ + (cat == RTW_WLAN_CATEGORY_PUBLIC \ + || cat == RTW_WLAN_CATEGORY_HT \ + || cat == RTW_WLAN_CATEGORY_UNPROTECTED_WNM \ + || cat == RTW_WLAN_CATEGORY_SELF_PROTECTED \ + || cat == RTW_WLAN_CATEGORY_VHT \ + || cat == RTW_WLAN_CATEGORY_P2P) + +#define CATEGORY_IS_ROBUST(cat) !CATEGORY_IS_NON_ROBUST(cat) + +/* SPECTRUM_MGMT action code */ +enum rtw_ieee80211_spectrum_mgmt_actioncode { + RTW_WLAN_ACTION_SPCT_MSR_REQ = 0, + RTW_WLAN_ACTION_SPCT_MSR_RPRT = 1, + RTW_WLAN_ACTION_SPCT_TPC_REQ = 2, + RTW_WLAN_ACTION_SPCT_TPC_RPRT = 3, + RTW_WLAN_ACTION_SPCT_CHL_SWITCH = 4, + RTW_WLAN_ACTION_SPCT_EXT_CHL_SWITCH = 5, +}; + +/* SELF_PROTECTED action code */ +enum rtw_ieee80211_self_protected_actioncode { + RTW_ACT_SELF_PROTECTED_RSVD = 0, + RTW_ACT_SELF_PROTECTED_MESH_OPEN = 1, + RTW_ACT_SELF_PROTECTED_MESH_CONF = 2, + RTW_ACT_SELF_PROTECTED_MESH_CLOSE = 3, + RTW_ACT_SELF_PROTECTED_MESH_GK_INFORM = 4, + RTW_ACT_SELF_PROTECTED_MESH_GK_ACK = 5, + RTW_ACT_SELF_PROTECTED_NUM, +}; + +/* MESH action code */ +enum rtw_ieee80211_mesh_actioncode { + RTW_ACT_MESH_LINK_METRIC_REPORT, + RTW_ACT_MESH_HWMP_PATH_SELECTION, + RTW_ACT_MESH_GATE_ANNOUNCEMENT, + RTW_ACT_MESH_CONGESTION_CONTROL_NOTIFICATION, + RTW_ACT_MESH_MCCA_SETUP_REQUEST, + RTW_ACT_MESH_MCCA_SETUP_REPLY, + RTW_ACT_MESH_MCCA_ADVERTISEMENT_REQUEST, + RTW_ACT_MESH_MCCA_ADVERTISEMENT, + RTW_ACT_MESH_MCCA_TEARDOWN, + RTW_ACT_MESH_TBTT_ADJUSTMENT_REQUEST, + RTW_ACT_MESH_TBTT_ADJUSTMENT_RESPONSE, +}; + +enum _PUBLIC_ACTION { + ACT_PUBLIC_BSSCOEXIST = 0, /* 20/40 BSS Coexistence */ + ACT_PUBLIC_DSE_ENABLE = 1, + ACT_PUBLIC_DSE_DEENABLE = 2, + ACT_PUBLIC_DSE_REG_LOCATION = 3, + ACT_PUBLIC_EXT_CHL_SWITCH = 4, + ACT_PUBLIC_DSE_MSR_REQ = 5, + ACT_PUBLIC_DSE_MSR_RPRT = 6, + ACT_PUBLIC_MP = 7, /* Measurement Pilot */ + ACT_PUBLIC_DSE_PWR_CONSTRAINT = 8, + ACT_PUBLIC_VENDOR = 9, /* for WIFI_DIRECT */ + ACT_PUBLIC_GAS_INITIAL_REQ = 10, + ACT_PUBLIC_GAS_INITIAL_RSP = 11, + ACT_PUBLIC_GAS_COMEBACK_REQ = 12, + ACT_PUBLIC_GAS_COMEBACK_RSP = 13, + ACT_PUBLIC_TDLS_DISCOVERY_RSP = 14, + ACT_PUBLIC_LOCATION_TRACK = 15, + ACT_PUBLIC_QAB_REQ, + ACT_PUBLIC_QAB_RSP, + ACT_PUBLIC_QMF_POLICY, + ACT_PUBLIC_QMF_POLICY_CHANGE, + ACT_PUBLIC_QLOAD_REQ, + ACT_PUBLIC_QLOAD_REPORT, + ACT_PUBLIC_HCCA_TXOP_ADV, + ACT_PUBLIC_HCCA_TXOP_RSP, + ACT_PUBLIC_PUBLIC_KEY, + ACT_PUBLIC_CH_AVAILABILITY_QUERY, + ACT_PUBLIC_CH_SCHEDULE_MGMT, + ACT_PUBLIC_CONTACT_VERI_SIGNAL, + ACT_PUBLIC_GDD_ENABLE_REQ, + ACT_PUBLIC_GDD_ENABLE_RSP, + ACT_PUBLIC_NETWORK_CH_CONTROL, + ACT_PUBLIC_WHITE_SPACE_MAP_ANN, + ACT_PUBLIC_FTM_REQ, + ACT_PUBLIC_FTM, + ACT_PUBLIC_MAX +}; + +#ifdef CONFIG_TDLS +enum TDLS_ACTION_FIELD { + TDLS_SETUP_REQUEST = 0, + TDLS_SETUP_RESPONSE = 1, + TDLS_SETUP_CONFIRM = 2, + TDLS_TEARDOWN = 3, + TDLS_PEER_TRAFFIC_INDICATION = 4, + TDLS_CHANNEL_SWITCH_REQUEST = 5, + TDLS_CHANNEL_SWITCH_RESPONSE = 6, + TDLS_PEER_PSM_REQUEST = 7, + TDLS_PEER_PSM_RESPONSE = 8, + TDLS_PEER_TRAFFIC_RESPONSE = 9, + TDLS_DISCOVERY_REQUEST = 10, + TDLS_DISCOVERY_RESPONSE = 14, /* it's used in public action frame */ +}; + +#define TUNNELED_PROBE_REQ 15 +#define TUNNELED_PROBE_RSP 16 +#endif /* CONFIG_TDLS */ + +/* BACK action code */ +enum rtw_ieee80211_back_actioncode { + RTW_WLAN_ACTION_ADDBA_REQ = 0, + RTW_WLAN_ACTION_ADDBA_RESP = 1, + RTW_WLAN_ACTION_DELBA = 2, +}; + +/* HT features action code */ +enum rtw_ieee80211_ht_actioncode { + RTW_WLAN_ACTION_HT_NOTI_CHNL_WIDTH = 0, + RTW_WLAN_ACTION_HT_SM_PS = 1, + RTW_WLAN_ACTION_HT_PSMP = 2, + RTW_WLAN_ACTION_HT_SET_PCO_PHASE = 3, + RTW_WLAN_ACTION_HT_CSI = 4, + RTW_WLAN_ACTION_HT_NON_COMPRESS_BEAMFORMING = 5, + RTW_WLAN_ACTION_HT_COMPRESS_BEAMFORMING = 6, + RTW_WLAN_ACTION_HT_ASEL_FEEDBACK = 7, +}; + +/* BACK (block-ack) parties */ +enum rtw_ieee80211_back_parties { + RTW_WLAN_BACK_RECIPIENT = 0, + RTW_WLAN_BACK_INITIATOR = 1, + RTW_WLAN_BACK_TIMER = 2, +}; + +/*20/40 BSS Coexistence element */ +#define RTW_WLAN_20_40_BSS_COEX_INFO_REQ BIT(0) +#define RTW_WLAN_20_40_BSS_COEX_40MHZ_INTOL BIT(1) +#define RTW_WLAN_20_40_BSS_COEX_20MHZ_WIDTH_REQ BIT(2) +#define RTW_WLAN_20_40_BSS_COEX_OBSS_EXEMPT_REQ BIT(3) +#define RTW_WLAN_20_40_BSS_COEX_OBSS_EXEMPT_GRNT BIT(4) + +/* VHT features action code */ +enum rtw_ieee80211_vht_actioncode { + RTW_WLAN_ACTION_VHT_COMPRESSED_BEAMFORMING = 0, + RTW_WLAN_ACTION_VHT_GROUPID_MANAGEMENT = 1, + RTW_WLAN_ACTION_VHT_OPMODE_NOTIFICATION = 2, +}; + +#define OUI_MICROSOFT 0x0050f2 /* Microsoft (also used in Wi-Fi specs) + * 00:50:F2 */ +#ifndef PLATFORM_FREEBSD /* Baron BSD has defined */ + #define WME_OUI_TYPE 2 +#endif /* PLATFORM_FREEBSD */ +#define WME_OUI_SUBTYPE_INFORMATION_ELEMENT 0 +#define WME_OUI_SUBTYPE_PARAMETER_ELEMENT 1 +#define WME_OUI_SUBTYPE_TSPEC_ELEMENT 2 +#define WME_VERSION 1 + +#define WME_ACTION_CODE_SETUP_REQUEST 0 +#define WME_ACTION_CODE_SETUP_RESPONSE 1 +#define WME_ACTION_CODE_TEARDOWN 2 + +#define WME_SETUP_RESPONSE_STATUS_ADMISSION_ACCEPTED 0 +#define WME_SETUP_RESPONSE_STATUS_INVALID_PARAMETERS 1 +#define WME_SETUP_RESPONSE_STATUS_REFUSED 3 + +#define WME_TSPEC_DIRECTION_UPLINK 0 +#define WME_TSPEC_DIRECTION_DOWNLINK 1 +#define WME_TSPEC_DIRECTION_BI_DIRECTIONAL 3 + + +#define OUI_BROADCOM 0x00904c /* Broadcom (Epigram) */ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +#define OUI_REALTEK 0x00e04c /* Realtek */ +#endif +#define VENDOR_HT_CAPAB_OUI_TYPE 0x33 /* 00-90-4c:0x33 */ + +enum rtw_ieee80211_rann_flags { + RTW_RANN_FLAG_IS_GATE = 1 << 0, +}; + +/** + * enum rtw_ieee80211_preq_flags - mesh PREQ element flags + * + * @RTW_IEEE80211_PREQ_IS_GATE_FLAG: Gate Announcement subfield + * @RTW_IEEE80211_PREQ_PROACTIVE_PREP_FLAG: proactive PREP subfield + */ +enum rtw_ieee80211_preq_flags { + RTW_IEEE80211_PREQ_IS_GATE_FLAG = 1 << 0, + RTW_IEEE80211_PREQ_PROACTIVE_PREP_FLAG = 1 << 2, +}; + +/** + * enum rtw_ieee80211_preq_target_flags - mesh PREQ element per target flags + * + * @RTW_IEEE80211_PREQ_TO_FLAG: target only subfield + * @RTW_IEEE80211_PREQ_USN_FLAG: unknown target HWMP sequence number subfield + */ +enum rtw_ieee80211_preq_target_flags { + RTW_IEEE80211_PREQ_TO_FLAG = 1<<0, + RTW_IEEE80211_PREQ_USN_FLAG = 1<<2, +}; + +/** + * enum rtw_ieee80211_root_mode_identifier - root mesh STA mode identifier + * + * These attribute are used by dot11MeshHWMPRootMode to set root mesh STA mode + * + * @RTW_IEEE80211_ROOTMODE_NO_ROOT: the mesh STA is not a root mesh STA (default) + * @RTW_IEEE80211_ROOTMODE_ROOT: the mesh STA is a root mesh STA if greater than + * this value + * @RTW_IEEE80211_PROACTIVE_PREQ_NO_PREP: the mesh STA is a root mesh STA supports + * the proactive PREQ with proactive PREP subfield set to 0 + * @RTW_IEEE80211_PROACTIVE_PREQ_WITH_PREP: the mesh STA is a root mesh STA + * supports the proactive PREQ with proactive PREP subfield set to 1 + * @RTW_IEEE80211_PROACTIVE_RANN: the mesh STA is a root mesh STA supports + * the proactive RANN + */ +enum rtw_ieee80211_root_mode_identifier { + RTW_IEEE80211_ROOTMODE_NO_ROOT = 0, + RTW_IEEE80211_ROOTMODE_ROOT = 1, + RTW_IEEE80211_PROACTIVE_PREQ_NO_PREP = 2, + RTW_IEEE80211_PROACTIVE_PREQ_WITH_PREP = 3, + RTW_IEEE80211_PROACTIVE_RANN = 4, +}; + +/** + * enum rtw_ieee80211_channel_flags - channel flags + * + * Channel flags set by the regulatory control code. + * + * @RTW_IEEE80211_CHAN_DISABLED: This channel is disabled. + * @RTW_IEEE80211_CHAN_PASSIVE_SCAN: Only passive scanning is permitted + * on this channel. + * @RTW_IEEE80211_CHAN_NO_IBSS: IBSS is not allowed on this channel. + * @RTW_IEEE80211_CHAN_RADAR: Radar detection is required on this channel. + * @RTW_IEEE80211_CHAN_NO_HT40PLUS: extension channel above this channel + * is not permitted. + * @RTW_IEEE80211_CHAN_NO_HT40MINUS: extension channel below this channel + * is not permitted. + */ +enum rtw_ieee80211_channel_flags { + RTW_IEEE80211_CHAN_DISABLED = 1 << 0, + RTW_IEEE80211_CHAN_PASSIVE_SCAN = 1 << 1, + RTW_IEEE80211_CHAN_NO_IBSS = 1 << 2, + RTW_IEEE80211_CHAN_RADAR = 1 << 3, + RTW_IEEE80211_CHAN_NO_HT40PLUS = 1 << 4, + RTW_IEEE80211_CHAN_NO_HT40MINUS = 1 << 5, +}; + +#define RTW_IEEE80211_CHAN_NO_HT40 \ + (RTW_IEEE80211_CHAN_NO_HT40PLUS | RTW_IEEE80211_CHAN_NO_HT40MINUS) + +/* Represent channel details, subset of ieee80211_channel */ +struct rtw_ieee80211_channel { + /* enum ieee80211_band band; */ + /* u16 center_freq; */ + u16 hw_value; + u32 flags; + /* int max_antenna_gain; */ + /* int max_power; */ + /* int max_reg_power; */ + /* bool beacon_found; */ + /* u32 orig_flags; */ + /* int orig_mag; */ + /* int orig_mpwr; */ +}; + +#define CHAN_FMT \ + /*"band:%d, "*/ \ + /*"center_freq:%u, "*/ \ + "hw_value:%u, " \ + "flags:0x%08x" \ + /*"max_antenna_gain:%d\n"*/ \ + /*"max_power:%d\n"*/ \ + /*"max_reg_power:%d\n"*/ \ + /*"beacon_found:%u\n"*/ \ + /*"orig_flags:0x%08x\n"*/ \ + /*"orig_mag:%d\n"*/ \ + /*"orig_mpwr:%d\n"*/ + +#define CHAN_ARG(channel) \ + /*(channel)->band*/ \ + /*, (channel)->center_freq*/ \ + (channel)->hw_value \ + , (channel)->flags \ + /*, (channel)->max_antenna_gain*/ \ + /*, (channel)->max_power*/ \ + /*, (channel)->max_reg_power*/ \ + /*, (channel)->beacon_found*/ \ + /*, (channel)->orig_flags*/ \ + /*, (channel)->orig_mag*/ \ + /*, (channel)->orig_mpwr*/ \ + +/* Parsed Information Elements */ +struct rtw_ieee802_11_elems { + u8 *ssid; + u8 ssid_len; + u8 *supp_rates; + u8 supp_rates_len; + u8 *fh_params; + u8 fh_params_len; + u8 *ds_params; + u8 ds_params_len; + u8 *cf_params; + u8 cf_params_len; + u8 *tim; + u8 tim_len; + u8 *ibss_params; + u8 ibss_params_len; + u8 *challenge; + u8 challenge_len; + u8 *erp_info; + u8 erp_info_len; + u8 *ext_supp_rates; + u8 ext_supp_rates_len; + u8 *wpa_ie; + u8 wpa_ie_len; + u8 *rsn_ie; + u8 rsn_ie_len; + u8 *wme; + u8 wme_len; + u8 *wme_tspec; + u8 wme_tspec_len; + u8 *wps_ie; + u8 wps_ie_len; + u8 *power_cap; + u8 power_cap_len; + u8 *supp_channels; + u8 supp_channels_len; + u8 *mdie; + u8 mdie_len; + u8 *ftie; + u8 ftie_len; + u8 *timeout_int; + u8 timeout_int_len; + u8 *ht_capabilities; + u8 ht_capabilities_len; + u8 *ht_operation; + u8 ht_operation_len; + u8 *vendor_ht_cap; + u8 vendor_ht_cap_len; + u8 *vht_capabilities; + u8 vht_capabilities_len; + u8 *vht_operation; + u8 vht_operation_len; + u8 *vht_op_mode_notify; + u8 vht_op_mode_notify_len; + u8 *rm_en_cap; + u8 rm_en_cap_len; +#ifdef CONFIG_RTW_MESH + u8 *preq; + u8 preq_len; + u8 *prep; + u8 prep_len; + u8 *perr; + u8 perr_len; + u8 *rann; + u8 rann_len; +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + u8 *tbtx_cap; + u8 tbtx_cap_len; +#endif +}; + +typedef enum { ParseOK = 0, ParseUnknown = 1, ParseFailed = -1 } ParseRes; + +ParseRes rtw_ieee802_11_parse_elems(u8 *start, uint len, + struct rtw_ieee802_11_elems *elems, + int show_errors); + +u8 *rtw_set_fixed_ie(unsigned char *pbuf, unsigned int len, unsigned char *source, unsigned int *frlen); +u8 *rtw_set_ie(u8 *pbuf, sint index, uint len, const u8 *source, uint *frlen); + +enum secondary_ch_offset { + SCN = 0, /* no secondary channel */ + SCA = 1, /* secondary channel above */ + SCB = 3, /* secondary channel below */ +}; +u8 secondary_ch_offset_to_hal_ch_offset(u8 ch_offset); +u8 hal_ch_offset_to_secondary_ch_offset(u8 ch_offset); +u8 *rtw_set_ie_ch_switch(u8 *buf, u32 *buf_len, u8 ch_switch_mode, u8 new_ch, u8 ch_switch_cnt); +u8 *rtw_set_ie_secondary_ch_offset(u8 *buf, u32 *buf_len, u8 secondary_ch_offset); +u8 *rtw_set_ie_mesh_ch_switch_parm(u8 *buf, u32 *buf_len, u8 ttl, u8 flags, u16 reason, u16 precedence); + +u8 *rtw_get_ie(const u8 *pbuf, sint index, sint *len, sint limit); +u8 rtw_update_rate_bymode(WLAN_BSSID_EX *pbss_network, u32 mode); + +u8 *rtw_get_ie_ex(const u8 *in_ie, uint in_len, u8 eid, const u8 *oui, u8 oui_len, u8 *ie, uint *ielen); +int rtw_ies_remove_ie(u8 *ies, uint *ies_len, uint offset, u8 eid, u8 *oui, u8 oui_len); + +void rtw_set_supported_rate(u8 *SupportedRates, uint mode) ; + +#define GET_RSN_CAP_MFP_OPTION(cap) LE_BITS_TO_2BYTE(((u8 *)(cap)), 6, 2) + +#define MFP_NO 0 +#define MFP_INVALID 1 +#define MFP_OPTIONAL 2 +#define MFP_REQUIRED 3 + +/*For amsdu mode */ +#define GET_RSN_CAP_SPP_OPT(cap) LE_BITS_TO_2BYTE(((u8 *)(cap)), 10, 2) +#define SET_RSN_CAP_SPP(cap, spp) SET_BITS_TO_LE_2BYTE(((u8 *)(cap)), 10, 2, spp) +#define SPP_CAP BIT(0) +#define SPP_REQ BIT(1) + +enum rtw_amsdu_mode { + RTW_AMSDU_MODE_NON_SPP = 0, + RTW_AMSDU_MODE_SPP = 1, + RTW_AMSDU_MODE_ALL_DROP = 2, +}; + +struct rsne_info { + u8 *gcs; + u16 pcs_cnt; + u8 *pcs_list; + u16 akm_cnt; + u8 *akm_list; + u8 *cap; + u16 pmkid_cnt; + u8 *pmkid_list; + u8 *gmcs; + + u8 err; +}; +int rtw_rsne_info_parse(const u8 *ie, uint ie_len, struct rsne_info *info); + +unsigned char *rtw_get_wpa_ie(unsigned char *pie, int *wpa_ie_len, int limit); +unsigned char *rtw_get_wpa2_ie(unsigned char *pie, int *rsn_ie_len, int limit); +int rtw_get_wpa_cipher_suite(u8 *s); +int rtw_get_rsn_cipher_suite(u8 *s); +int rtw_get_wapi_ie(u8 *in_ie, uint in_len, u8 *wapi_ie, u16 *wapi_len); +int rtw_parse_wpa_ie(u8 *wpa_ie, int wpa_ie_len, int *group_cipher, int *pairwise_cipher, u32 *akm); +int rtw_parse_wpa2_ie(u8 *wpa_ie, int wpa_ie_len, int *group_cipher, int *pairwise_cipher, int *gmcs, u32 *akm, u8 *mfp_opt, u8* spp_opt); + +int rtw_get_sec_ie(u8 *in_ie, uint in_len, u8 *rsn_ie, u16 *rsn_len, u8 *wpa_ie, u16 *wpa_len); + +u8 rtw_is_wps_ie(u8 *ie_ptr, uint *wps_ielen); +u8 *rtw_get_wps_ie_from_scan_queue(u8 *in_ie, uint in_len, u8 *wps_ie, uint *wps_ielen, enum bss_type frame_type); +u8 *rtw_get_wps_ie(const u8 *in_ie, uint in_len, u8 *wps_ie, uint *wps_ielen); +u8 *rtw_get_wps_attr(u8 *wps_ie, uint wps_ielen, u16 target_attr_id , u8 *buf_attr, u32 *len_attr); +u8 *rtw_get_wps_attr_content(u8 *wps_ie, uint wps_ielen, u16 target_attr_id , u8 *buf_content, uint *len_content); + +u8 *rtw_get_owe_ie(const u8 *in_ie, uint in_len, u8 *owe_ie, uint *owe_ielen); + +/** + * for_each_ie - iterate over continuous IEs + * @ie: + * @buf: + * @buf_len: + */ +#define for_each_ie(ie, buf, buf_len) \ + for (ie = (void *)buf; (((u8 *)ie) - ((u8 *)buf) + 1) < buf_len; ie = (void *)(((u8 *)ie) + *(((u8 *)ie)+1) + 2)) + +void dump_ies(void *sel, const u8 *buf, u32 buf_len); +#ifdef CONFIG_RTW_DEBUG + +#ifdef CONFIG_80211N_HT +#define HT_SC_OFFSET_MAX 4 +extern const char *const _ht_sc_offset_str[]; +#define ht_sc_offset_str(sc) (((sc) >= HT_SC_OFFSET_MAX) ? _ht_sc_offset_str[2] : _ht_sc_offset_str[(sc)]) + +void dump_ht_cap_ie_content(void *sel, const u8 *buf, u32 buf_len); +#endif + +void dump_wps_ie(void *sel, const u8 *ie, u32 ie_len); +#endif /* CONFIG_RTW_DEBUG */ + +void rtw_ies_get_chbw(u8 *ies, int ies_len, u8 *ch, u8 *bw, u8 *offset, u8 ht, u8 vht); + +void rtw_bss_get_chbw(WLAN_BSSID_EX *bss, u8 *ch, u8 *bw, u8 *offset, u8 ht, u8 vht); + +bool rtw_is_chbw_grouped(u8 ch_a, u8 bw_a, u8 offset_a + , u8 ch_b, u8 bw_b, u8 offset_b); +void rtw_sync_chbw(u8 *req_ch, u8 *req_bw, u8 *req_offset + , u8 *g_ch, u8 *g_bw, u8 *g_offset); + +#ifdef CONFIG_P2P +u32 rtw_get_p2p_merged_ies_len(u8 *in_ie, u32 in_len); +int rtw_p2p_merge_ies(u8 *in_ie, u32 in_len, u8 *merge_ie); +#ifdef CONFIG_RTW_DEBUG +void dump_p2p_ie(void *sel, const u8 *ie, u32 ie_len); +#endif +u8 *rtw_get_p2p_ie(const u8 *in_ie, int in_len, u8 *p2p_ie, uint *p2p_ielen); +u8 *rtw_get_p2p_attr(u8 *p2p_ie, uint p2p_ielen, u8 target_attr_id, u8 *buf_attr, u32 *len_attr); +u8 *rtw_get_p2p_attr_content(u8 *p2p_ie, uint p2p_ielen, u8 target_attr_id, u8 *buf_content, uint *len_content); +u32 rtw_set_p2p_attr_content(u8 *pbuf, u8 attr_id, u16 attr_len, u8 *pdata_attr); +uint rtw_del_p2p_ie(u8 *ies, uint ies_len_ori, const char *msg); +uint rtw_del_p2p_attr(u8 *ie, uint ielen_ori, u8 attr_id); +u8 *rtw_bss_ex_get_p2p_ie(WLAN_BSSID_EX *bss_ex, u8 *p2p_ie, uint *p2p_ielen); +void rtw_bss_ex_del_p2p_ie(WLAN_BSSID_EX *bss_ex); +void rtw_bss_ex_del_p2p_attr(WLAN_BSSID_EX *bss_ex, u8 attr_id); +#endif /* CONFIG_P2P */ + +uint rtw_del_wfd_ie(u8 *ies, uint ies_len_ori, const char *msg); +void rtw_bss_ex_del_wfd_ie(WLAN_BSSID_EX *bss_ex); +#ifdef CONFIG_WFD +#ifdef CONFIG_RTW_DEBUG +void dump_wfd_ie(void *sel, const u8 *ie, u32 ie_len); +#endif +u8 *rtw_get_wfd_ie(const u8 *in_ie, int in_len, u8 *wfd_ie, uint *wfd_ielen); +u8 *rtw_get_wfd_attr(u8 *wfd_ie, uint wfd_ielen, u8 target_attr_id, u8 *buf_attr, u32 *len_attr); +u8 *rtw_get_wfd_attr_content(u8 *wfd_ie, uint wfd_ielen, u8 target_attr_id, u8 *buf_content, uint *len_content); +uint rtw_del_wfd_attr(u8 *ie, uint ielen_ori, u8 attr_id); +u8 *rtw_bss_ex_get_wfd_ie(WLAN_BSSID_EX *bss_ex, u8 *wfd_ie, uint *wfd_ielen); +void rtw_bss_ex_del_wfd_attr(WLAN_BSSID_EX *bss_ex, u8 attr_id); +#endif + +#define MULTI_AP_SUB_ELEM_TYPE 0x06 +#define MULTI_AP_TEAR_DOWN BIT(4) +#define MULTI_AP_FRONTHAUL_BSS BIT(5) +#define MULTI_AP_BACKHAUL_BSS BIT(6) +#define MULTI_AP_BACKHAUL_STA BIT(7) +#ifdef CONFIG_RTW_MULTI_AP +void dump_multi_ap_ie(void *sel, const u8 *ie, u32 ie_len); +u8 rtw_get_multi_ap_ie_ext(const u8 *ies, int ies_len); +u8 *rtw_set_multi_ap_ie_ext(u8 *pbuf, uint *frlen, u8 val); +#endif + +uint rtw_get_rateset_len(u8 *rateset); + +struct registry_priv; +int rtw_generate_ie(struct registry_priv *pregistrypriv); + +int rtw_get_bit_value_from_ieee_value(u8 val); + +uint rtw_is_cckrates_included(u8 *rate); + +uint rtw_is_cckratesonly_included(u8 *rate); +uint rtw_get_cckrate_size(u8 *rate,u32 rate_length); +int rtw_check_network_type(unsigned char *rate, int ratelen, int channel); + +u8 rtw_check_invalid_mac_address(u8 *mac_addr, u8 check_local_bit); +void rtw_macaddr_cfg(u8 *out, const u8 *hw_mac_addr); + +u16 rtw_ht_mcs_rate(u8 bw_40MHz, u8 short_GI, unsigned char *MCS_rate); +u8 rtw_ht_mcsset_to_nss(u8 *supp_mcs_set); +u32 rtw_ht_mcs_set_to_bitmap(u8 *mcs_set, u8 nss); +u8 rtw_ht_cap_get_rx_nss(u8 *ht_cap); +u8 rtw_ht_cap_get_tx_nss(u8 *ht_cap); + +int rtw_action_frame_parse(const u8 *frame, u32 frame_len, u8 *category, u8 *action); +const char *action_public_str(u8 action); + +u8 key_2char2num(u8 hch, u8 lch); +u8 str_2char2num(u8 hch, u8 lch); +void macstr2num(u8 *dst, u8 *src); +u8 convert_ip_addr(u8 hch, u8 mch, u8 lch); +int wifirate2_ratetbl_inx(unsigned char rate); + +/* For amsdu mode. */ +/*void rtw_set_spp_amsdu_mode(u8 mode, u8 *rsn_ie, int rsn_ie_len); */ +u8 rtw_check_amsdu_disable(u8 mode, u8 spp_opt); + +#endif /* IEEE80211_H */ diff --git a/include/ieee80211.h.orig b/include/ieee80211.h.orig new file mode 100755 index 0000000..f69e72f --- /dev/null +++ b/include/ieee80211.h.orig @@ -0,0 +1,1989 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __IEEE80211_H +#define __IEEE80211_H + +#define MGMT_QUEUE_NUM 5 + +#define ETH_ALEN 6 +#define ETH_TYPE_LEN 2 +#define PAYLOAD_TYPE_LEN 1 + +#define NET80211_TU_TO_US 1024 /* unit:us */ +#define DEFAULT_BCN_INTERVAL 100 /* 100 ms */ + +#ifdef CONFIG_AP_MODE + +#define RTL_IOCTL_HOSTAPD (SIOCDEVPRIVATE + 2) + +/* RTL871X_IOCTL_HOSTAPD ioctl() cmd: */ +enum { + RTL871X_HOSTAPD_FLUSH = 1, + RTL871X_HOSTAPD_ADD_STA = 2, + RTL871X_HOSTAPD_REMOVE_STA = 3, + RTL871X_HOSTAPD_GET_INFO_STA = 4, + /* REMOVED: PRISM2_HOSTAPD_RESET_TXEXC_STA = 5, */ + RTL871X_HOSTAPD_GET_WPAIE_STA = 5, + RTL871X_SET_ENCRYPTION = 6, + RTL871X_GET_ENCRYPTION = 7, + RTL871X_HOSTAPD_SET_FLAGS_STA = 8, + RTL871X_HOSTAPD_GET_RID = 9, + RTL871X_HOSTAPD_SET_RID = 10, + RTL871X_HOSTAPD_SET_ASSOC_AP_ADDR = 11, + RTL871X_HOSTAPD_SET_GENERIC_ELEMENT = 12, + RTL871X_HOSTAPD_MLME = 13, + RTL871X_HOSTAPD_SCAN_REQ = 14, + RTL871X_HOSTAPD_STA_CLEAR_STATS = 15, + RTL871X_HOSTAPD_SET_BEACON = 16, + RTL871X_HOSTAPD_SET_WPS_BEACON = 17, + RTL871X_HOSTAPD_SET_WPS_PROBE_RESP = 18, + RTL871X_HOSTAPD_SET_WPS_ASSOC_RESP = 19, + RTL871X_HOSTAPD_SET_HIDDEN_SSID = 20, + RTL871X_HOSTAPD_SET_MACADDR_ACL = 21, + RTL871X_HOSTAPD_ACL_ADD_STA = 22, + RTL871X_HOSTAPD_ACL_REMOVE_STA = 23, +}; +#endif /* CONFIG_AP_MODE */ + +/* STA flags */ +#define WLAN_STA_AUTH BIT(0) +#define WLAN_STA_ASSOC BIT(1) +#define WLAN_STA_PS BIT(2) +#define WLAN_STA_TIM BIT(3) +#define WLAN_STA_PERM BIT(4) +#define WLAN_STA_AUTHORIZED BIT(5) +#define WLAN_STA_PENDING_POLL BIT(6) /* pending activity poll not ACKed */ +#define WLAN_STA_SHORT_PREAMBLE BIT(7) +#define WLAN_STA_PREAUTH BIT(8) +#define WLAN_STA_WME BIT(9) +#define WLAN_STA_MFP BIT(10) +#define WLAN_STA_HT BIT(11) +#define WLAN_STA_WPS BIT(12) +#define WLAN_STA_MAYBE_WPS BIT(13) +#define WLAN_STA_VHT BIT(14) +#define WLAN_STA_WDS BIT(15) +#define WLAN_STA_MULTI_AP BIT(16) +#define WLAN_STA_NONERP BIT(31) + +#define IEEE_CMD_SET_WPA_PARAM 1 +#define IEEE_CMD_SET_WPA_IE 2 +#define IEEE_CMD_SET_ENCRYPTION 3 +#define IEEE_CMD_MLME 4 + +#define IEEE_PARAM_WPA_ENABLED 1 +#define IEEE_PARAM_TKIP_COUNTERMEASURES 2 +#define IEEE_PARAM_DROP_UNENCRYPTED 3 +#define IEEE_PARAM_PRIVACY_INVOKED 4 +#define IEEE_PARAM_AUTH_ALGS 5 +#define IEEE_PARAM_IEEE_802_1X 6 +#define IEEE_PARAM_WPAX_SELECT 7 + +#define AUTH_ALG_OPEN_SYSTEM 0x1 +#define AUTH_ALG_SHARED_KEY 0x2 +#define AUTH_ALG_LEAP 0x00000004 + +#define IEEE_MLME_STA_DEAUTH 1 +#define IEEE_MLME_STA_DISASSOC 2 + +#define IEEE_CRYPT_ERR_UNKNOWN_ALG 2 +#define IEEE_CRYPT_ERR_UNKNOWN_ADDR 3 +#define IEEE_CRYPT_ERR_CRYPT_INIT_FAILED 4 +#define IEEE_CRYPT_ERR_KEY_SET_FAILED 5 +#define IEEE_CRYPT_ERR_TX_KEY_SET_FAILED 6 +#define IEEE_CRYPT_ERR_CARD_CONF_FAILED 7 + + +#define IEEE_CRYPT_ALG_NAME_LEN 16 + +#define WPA_CIPHER_NONE BIT(0) +#define WPA_CIPHER_WEP40 BIT(1) +#define WPA_CIPHER_WEP104 BIT(2) +#define WPA_CIPHER_TKIP BIT(3) +#define WPA_CIPHER_CCMP BIT(4) +#define WPA_CIPHER_GCMP BIT(5) +#define WPA_CIPHER_GCMP_256 BIT(6) +#define WPA_CIPHER_CCMP_256 BIT(7) +#define WPA_CIPHER_BIP_CMAC_128 BIT(8) +#define WPA_CIPHER_BIP_GMAC_128 BIT(9) +#define WPA_CIPHER_BIP_GMAC_256 BIT(10) +#define WPA_CIPHER_BIP_CMAC_256 BIT(11) + + +#define WPA_SELECTOR_LEN 4 +extern u8 RTW_WPA_OUI_TYPE[] ; +extern u16 RTW_WPA_VERSION ; +extern u8 WPA_AUTH_KEY_MGMT_NONE[]; +extern u8 WPA_AUTH_KEY_MGMT_UNSPEC_802_1X[]; +extern u8 WPA_AUTH_KEY_MGMT_PSK_OVER_802_1X[]; +extern u8 WPA_CIPHER_SUITE_NONE[]; +extern u8 WPA_CIPHER_SUITE_WEP40[]; +extern u8 WPA_CIPHER_SUITE_TKIP[]; +extern u8 WPA_CIPHER_SUITE_WRAP[]; +extern u8 WPA_CIPHER_SUITE_CCMP[]; +extern u8 RSN_CIPHER_SUITE_GCMP[]; +extern u8 RSN_CIPHER_SUITE_GCMP_256[]; +extern u8 RSN_CIPHER_SUITE_CCMP_256[]; +extern u8 WPA_CIPHER_SUITE_WEP104[]; + + +#define RSN_HEADER_LEN 4 +#define RSN_SELECTOR_LEN 4 + +extern u16 RSN_VERSION_BSD; +extern u8 RSN_CIPHER_SUITE_NONE[]; +extern u8 RSN_CIPHER_SUITE_WEP40[]; +extern u8 RSN_CIPHER_SUITE_TKIP[]; +extern u8 RSN_CIPHER_SUITE_WRAP[]; +extern u8 RSN_CIPHER_SUITE_CCMP[]; +extern u8 RSN_CIPHER_SUITE_WEP104[]; + +/* AKM suite type */ +extern u8 WLAN_AKM_8021X[]; +extern u8 WLAN_AKM_PSK[]; +extern u8 WLAN_AKM_FT_8021X[]; +extern u8 WLAN_AKM_FT_PSK[]; +extern u8 WLAN_AKM_8021X_SHA256[]; +extern u8 WLAN_AKM_PSK_SHA256[]; +extern u8 WLAN_AKM_TDLS[]; +extern u8 WLAN_AKM_SAE[]; +extern u8 WLAN_AKM_FT_OVER_SAE[]; +extern u8 WLAN_AKM_8021X_SUITE_B[]; +extern u8 WLAN_AKM_8021X_SUITE_B_192[]; +extern u8 WLAN_AKM_FILS_SHA256[]; +extern u8 WLAN_AKM_FILS_SHA384[]; +extern u8 WLAN_AKM_FT_FILS_SHA256[]; +extern u8 WLAN_AKM_FT_FILS_SHA384[]; + +#define WLAN_AKM_TYPE_8021X BIT(0) +#define WLAN_AKM_TYPE_PSK BIT(1) +#define WLAN_AKM_TYPE_FT_8021X BIT(2) +#define WLAN_AKM_TYPE_FT_PSK BIT(3) +#define WLAN_AKM_TYPE_8021X_SHA256 BIT(4) +#define WLAN_AKM_TYPE_PSK_SHA256 BIT(5) +#define WLAN_AKM_TYPE_TDLS BIT(6) +#define WLAN_AKM_TYPE_SAE BIT(7) +#define WLAN_AKM_TYPE_FT_OVER_SAE BIT(8) +#define WLAN_AKM_TYPE_8021X_SUITE_B BIT(9) +#define WLAN_AKM_TYPE_8021X_SUITE_B_192 BIT(10) +#define WLAN_AKM_TYPE_FILS_SHA256 BIT(11) +#define WLAN_AKM_TYPE_FILS_SHA384 BIT(12) +#define WLAN_AKM_TYPE_FT_FILS_SHA256 BIT(13) +#define WLAN_AKM_TYPE_FT_FILS_SHA384 BIT(14) + +/* IEEE 802.11i */ +#define PMKID_LEN 16 +#define PMK_LEN 32 +#define PMK_LEN_SUITE_B_192 48 +#define PMK_LEN_MAX 48 +#define WPA_REPLAY_COUNTER_LEN 8 +#define WPA_NONCE_LEN 32 +#define WPA_KEY_RSC_LEN 8 +#define WPA_GMK_LEN 32 +#define WPA_GTK_MAX_LEN 32 + +/* IEEE 802.11, 8.5.2 EAPOL-Key frames */ +#define WPA_KEY_INFO_TYPE_MASK ((u16) (BIT(0) | BIT(1) | BIT(2))) +#define WPA_KEY_INFO_TYPE_AKM_DEFINED 0 +#define WPA_KEY_INFO_TYPE_HMAC_MD5_RC4 BIT(0) +#define WPA_KEY_INFO_TYPE_HMAC_SHA1_AES BIT(1) +#define WPA_KEY_INFO_TYPE_AES_128_CMAC 3 +#define WPA_KEY_INFO_KEY_TYPE BIT(3) /* 1 = Pairwise, 0 = Group key */ +/* bit4..5 is used in WPA, but is reserved in IEEE 802.11i/RSN */ +#define WPA_KEY_INFO_KEY_INDEX_MASK (BIT(4) | BIT(5)) +#define WPA_KEY_INFO_KEY_INDEX_SHIFT 4 +#define WPA_KEY_INFO_INSTALL BIT(6) /* pairwise */ +#define WPA_KEY_INFO_TXRX BIT(6) /* group */ +#define WPA_KEY_INFO_ACK BIT(7) +#define WPA_KEY_INFO_MIC BIT(8) +#define WPA_KEY_INFO_SECURE BIT(9) +#define WPA_KEY_INFO_ERROR BIT(10) +#define WPA_KEY_INFO_REQUEST BIT(11) +#define WPA_KEY_INFO_ENCR_KEY_DATA BIT(12) /* IEEE 802.11i/RSN only */ +#define WPA_KEY_INFO_SMK_MESSAGE BIT(13) + +struct ieee802_1x_hdr { + u8 version; + u8 type; + u16 length; + /* followed by length octets of data */ +}; + +struct wpa_eapol_key { + u8 type; + /* Note: key_info, key_length, and key_data_length are unaligned */ + u8 key_info[2]; /* big endian */ + u8 key_length[2]; /* big endian */ + u8 replay_counter[WPA_REPLAY_COUNTER_LEN]; + u8 key_nonce[WPA_NONCE_LEN]; + u8 key_iv[16]; + u8 key_rsc[WPA_KEY_RSC_LEN]; + u8 key_id[8]; /* Reserved in IEEE 802.11i/RSN */ + u8 key_mic[16]; + u8 key_data_length[2]; /* big endian */ + /* followed by key_data_length bytes of key_data */ +}; + +typedef enum _RATEID_IDX_ { + RATEID_IDX_BGN_40M_2SS = 0, + RATEID_IDX_BGN_40M_1SS = 1, + RATEID_IDX_BGN_20M_2SS_BN = 2, + RATEID_IDX_BGN_20M_1SS_BN = 3, + RATEID_IDX_GN_N2SS = 4, + RATEID_IDX_GN_N1SS = 5, + RATEID_IDX_BG = 6, + RATEID_IDX_G = 7, + RATEID_IDX_B = 8, + RATEID_IDX_VHT_2SS = 9, + RATEID_IDX_VHT_1SS = 10, + RATEID_IDX_MIX1 = 11, + RATEID_IDX_MIX2 = 12, + RATEID_IDX_VHT_3SS = 13, + RATEID_IDX_BGN_3SS = 14, + RATEID_IDX_BGN_4SS = 15, + RATEID_IDX_VHT_4SS = 16, +} RATEID_IDX, *PRATEID_IDX; + +typedef enum _RATR_TABLE_MODE { + RATR_INX_WIRELESS_NGB = 0, /* BGN 40 Mhz 2SS 1SS */ + RATR_INX_WIRELESS_NG = 1, /* GN or N */ + RATR_INX_WIRELESS_NB = 2, /* BGN 20 Mhz 2SS 1SS or BN */ + RATR_INX_WIRELESS_N = 3, + RATR_INX_WIRELESS_GB = 4, + RATR_INX_WIRELESS_G = 5, + RATR_INX_WIRELESS_B = 6, + RATR_INX_WIRELESS_MC = 7, + RATR_INX_WIRELESS_AC_N = 8, +} RATR_TABLE_MODE, *PRATR_TABLE_MODE; + + +enum NETWORK_TYPE { + WIRELESS_INVALID = 0, + /* Sub-Element */ + WIRELESS_11B = BIT(0), /* tx: cck only , rx: cck only, hw: cck */ + WIRELESS_11G = BIT(1), /* tx: ofdm only, rx: ofdm & cck, hw: cck & ofdm */ + WIRELESS_11A = BIT(2), /* tx: ofdm only, rx: ofdm only, hw: ofdm only */ + WIRELESS_11_24N = BIT(3), /* tx: MCS only, rx: MCS & cck, hw: MCS & cck */ + WIRELESS_11_5N = BIT(4), /* tx: MCS only, rx: MCS & ofdm, hw: ofdm only */ + WIRELESS_AUTO = BIT(5), + WIRELESS_11AC = BIT(6), + + /* Combination */ + /* Type for current wireless mode */ + WIRELESS_11BG = (WIRELESS_11B | WIRELESS_11G), /* tx: cck & ofdm, rx: cck & ofdm & MCS, hw: cck & ofdm */ + WIRELESS_11G_24N = (WIRELESS_11G | WIRELESS_11_24N), /* tx: ofdm & MCS, rx: ofdm & cck & MCS, hw: cck & ofdm */ + WIRELESS_11A_5N = (WIRELESS_11A | WIRELESS_11_5N), /* tx: ofdm & MCS, rx: ofdm & MCS, hw: ofdm only */ + WIRELESS_11B_24N = (WIRELESS_11B | WIRELESS_11_24N), /* tx: ofdm & cck & MCS, rx: ofdm & cck & MCS, hw: ofdm & cck */ + WIRELESS_11BG_24N = (WIRELESS_11B | WIRELESS_11G | WIRELESS_11_24N), /* tx: ofdm & cck & MCS, rx: ofdm & cck & MCS, hw: ofdm & cck */ + WIRELESS_11_24AC = (WIRELESS_11B | WIRELESS_11G | WIRELESS_11AC), + WIRELESS_11_5AC = (WIRELESS_11A | WIRELESS_11AC), + + + /* Type for registry default wireless mode */ + WIRELESS_11AGN = (WIRELESS_11A | WIRELESS_11G | WIRELESS_11_24N | WIRELESS_11_5N), /* tx: ofdm & MCS, rx: ofdm & MCS, hw: ofdm only */ + WIRELESS_11ABGN = (WIRELESS_11A | WIRELESS_11B | WIRELESS_11G | WIRELESS_11_24N | WIRELESS_11_5N), + WIRELESS_MODE_24G = (WIRELESS_11B | WIRELESS_11G | WIRELESS_11_24N), + WIRELESS_MODE_5G = (WIRELESS_11A | WIRELESS_11_5N | WIRELESS_11AC), + WIRELESS_MODE_MAX = (WIRELESS_11A | WIRELESS_11B | WIRELESS_11G | WIRELESS_11_24N | WIRELESS_11_5N | WIRELESS_11AC), +}; + +#define SUPPORTED_24G_NETTYPE_MSK WIRELESS_MODE_24G +#define SUPPORTED_5G_NETTYPE_MSK WIRELESS_MODE_5G + +#define IsLegacyOnly(NetType) ((NetType) == ((NetType) & (WIRELESS_11BG | WIRELESS_11A))) + +#define IsSupported24G(NetType) ((NetType) & SUPPORTED_24G_NETTYPE_MSK ? _TRUE : _FALSE) +#define is_supported_5g(NetType) ((NetType) & SUPPORTED_5G_NETTYPE_MSK ? _TRUE : _FALSE) + +#define IsEnableHWCCK(NetType) IsSupported24G(NetType) +#define IsEnableHWOFDM(NetType) ((NetType) & (WIRELESS_11G | WIRELESS_11_24N | SUPPORTED_5G_NETTYPE_MSK) ? _TRUE : _FALSE) + +#define IsSupportedRxCCK(NetType) IsEnableHWCCK(NetType) +#define IsSupportedRxOFDM(NetType) IsEnableHWOFDM(NetType) +#define IsSupportedRxHT(NetType) IsEnableHWOFDM(NetType) + +#define IsSupportedTxCCK(NetType) ((NetType) & (WIRELESS_11B) ? _TRUE : _FALSE) +#define IsSupportedTxOFDM(NetType) ((NetType) & (WIRELESS_11G | WIRELESS_11A) ? _TRUE : _FALSE) +#define is_supported_ht(NetType) ((NetType) & (WIRELESS_11_24N | WIRELESS_11_5N) ? _TRUE : _FALSE) + +#define is_supported_vht(NetType) ((NetType) & (WIRELESS_11AC) ? _TRUE : _FALSE) + + + + + +typedef struct ieee_param { + u32 cmd; + u8 sta_addr[ETH_ALEN]; + union { + struct { + u8 name; + u32 value; + } wpa_param; + struct { + u32 len; + u8 reserved[32]; + u8 data[0]; + } wpa_ie; + struct { + int command; + int reason_code; + } mlme; + struct { + u8 alg[IEEE_CRYPT_ALG_NAME_LEN]; + u8 set_tx; + u32 err; + u8 idx; + u8 seq[8]; /* sequence counter (set: RX, get: TX) */ + u16 key_len; + u8 key[0]; + } crypt; +#ifdef CONFIG_AP_MODE + struct { + u16 aid; + u16 capability; + int flags; + u8 tx_supp_rates[16]; + struct rtw_ieee80211_ht_cap ht_cap; + } add_sta; + struct { + u8 reserved[2];/* for set max_num_sta */ + u8 buf[0]; + } bcn_ie; +#endif + + } u; +} ieee_param; + +#ifdef CONFIG_AP_MODE +typedef struct ieee_param_ex { + u32 cmd; + u8 sta_addr[ETH_ALEN]; + u8 data[0]; +} ieee_param_ex; + +struct sta_data { + u16 aid; + u16 capability; + int flags; + u32 sta_set; + u8 tx_supp_rates[16]; + u32 tx_supp_rates_len; + struct rtw_ieee80211_ht_cap ht_cap; + u64 rx_pkts; + u64 rx_bytes; + u64 rx_drops; + u64 tx_pkts; + u64 tx_bytes; + u64 tx_drops; +}; +#endif + + +#if WIRELESS_EXT < 17 + #define IW_QUAL_QUAL_INVALID 0x10 + #define IW_QUAL_LEVEL_INVALID 0x20 + #define IW_QUAL_NOISE_INVALID 0x40 + #define IW_QUAL_QUAL_UPDATED 0x1 + #define IW_QUAL_LEVEL_UPDATED 0x2 + #define IW_QUAL_NOISE_UPDATED 0x4 +#endif + +#define IEEE80211_DATA_LEN 2304 +/* Maximum size for the MA-UNITDATA primitive, 802.11 standard section + 6.2.1.1.2. + + The figure in section 7.1.2 suggests a body size of up to 2312 + bytes is allowed, which is a bit confusing, I suspect this + represents the 2304 bytes of real data, plus a possible 8 bytes of + WEP IV and ICV. (this interpretation suggested by Ramiro Barreiro) */ + + +#define IEEE80211_HLEN 30 +#define IEEE80211_FRAME_LEN (IEEE80211_DATA_LEN + IEEE80211_HLEN) + + +/* this is stolen from ipw2200 driver */ +#define IEEE_IBSS_MAC_HASH_SIZE 31 + +struct ieee_ibss_seq { + u8 mac[ETH_ALEN]; + u16 seq_num; + u16 frag_num; + unsigned long packet_time; + _list list; +}; + +#if defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) + +struct rtw_ieee80211_hdr { + u16 frame_ctl; + u16 duration_id; + u8 addr1[ETH_ALEN]; + u8 addr2[ETH_ALEN]; + u8 addr3[ETH_ALEN]; + u16 seq_ctl; + u8 addr4[ETH_ALEN]; +} __attribute__((packed)); + +struct rtw_ieee80211_hdr_3addr { + u16 frame_ctl; + u16 duration_id; + u8 addr1[ETH_ALEN]; + u8 addr2[ETH_ALEN]; + u8 addr3[ETH_ALEN]; + u16 seq_ctl; +} __attribute__((packed)); + + +struct rtw_ieee80211_hdr_qos { + u16 frame_ctl; + u16 duration_id; + u8 addr1[ETH_ALEN]; + u8 addr2[ETH_ALEN]; + u8 addr3[ETH_ALEN]; + u16 seq_ctl; + u8 addr4[ETH_ALEN]; + u16 qc; +} __attribute__((packed)); + +struct rtw_ieee80211_hdr_3addr_qos { + u16 frame_ctl; + u16 duration_id; + u8 addr1[ETH_ALEN]; + u8 addr2[ETH_ALEN]; + u8 addr3[ETH_ALEN]; + u16 seq_ctl; + u16 qc; +} __attribute__((packed)); + +struct eapol { + u8 snap[6]; + u16 ethertype; + u8 version; + u8 type; + u16 length; +} __attribute__((packed)); + +struct rtw_ieee80211s_hdr { + u8 flags; + u8 ttl; + u32 seqnum; + u8 eaddr1[ETH_ALEN]; + u8 eaddr2[ETH_ALEN]; +} __attribute__((packed)); + +/** + * struct rtw_ieee80211_rann_ie + * + * This structure refers to "Root Announcement information element" + */ + struct rtw_ieee80211_rann_ie { + u8 rann_flags; + u8 rann_hopcount; + u8 rann_ttl; + u8 rann_addr[ETH_ALEN]; + u32 rann_seq; + u32 rann_interval; + u32 rann_metric; +} __attribute__((packed)); +#endif + +enum eap_type { + EAP_PACKET = 0, + EAPOL_START, + EAPOL_LOGOFF, + EAPOL_KEY, + EAPOL_ENCAP_ASF_ALERT +}; + +#define IEEE80211_3ADDR_LEN 24 +#define IEEE80211_4ADDR_LEN 30 +#define IEEE80211_FCS_LEN 4 + +#define MIN_FRAG_THRESHOLD 256U +#define MAX_FRAG_THRESHOLD 2346U + +/* Frame control field constants */ +#define RTW_IEEE80211_FCTL_VERS 0x0003 +#define RTW_IEEE80211_FCTL_FTYPE 0x000c +#define RTW_IEEE80211_FCTL_STYPE 0x00f0 +#define RTW_IEEE80211_FCTL_TODS 0x0100 +#define RTW_IEEE80211_FCTL_FROMDS 0x0200 +#define RTW_IEEE80211_FCTL_MOREFRAGS 0x0400 +#define RTW_IEEE80211_FCTL_RETRY 0x0800 +#define RTW_IEEE80211_FCTL_PM 0x1000 +#define RTW_IEEE80211_FCTL_MOREDATA 0x2000 +#define RTW_IEEE80211_FCTL_PROTECTED 0x4000 +#define RTW_IEEE80211_FCTL_ORDER 0x8000 +#define RTW_IEEE80211_FCTL_CTL_EXT 0x0f00 + +#define RTW_IEEE80211_FTYPE_MGMT 0x0000 +#define RTW_IEEE80211_FTYPE_CTL 0x0004 +#define RTW_IEEE80211_FTYPE_DATA 0x0008 +#define RTW_IEEE80211_FTYPE_EXT 0x000c + +/* management */ +#define RTW_IEEE80211_STYPE_ASSOC_REQ 0x0000 +#define RTW_IEEE80211_STYPE_ASSOC_RESP 0x0010 +#define RTW_IEEE80211_STYPE_REASSOC_REQ 0x0020 +#define RTW_IEEE80211_STYPE_REASSOC_RESP 0x0030 +#define RTW_IEEE80211_STYPE_PROBE_REQ 0x0040 +#define RTW_IEEE80211_STYPE_PROBE_RESP 0x0050 +#define RTW_IEEE80211_STYPE_BEACON 0x0080 +#define RTW_IEEE80211_STYPE_ATIM 0x0090 +#define RTW_IEEE80211_STYPE_DISASSOC 0x00A0 +#define RTW_IEEE80211_STYPE_AUTH 0x00B0 +#define RTW_IEEE80211_STYPE_DEAUTH 0x00C0 +#define RTW_IEEE80211_STYPE_ACTION 0x00D0 + +/* control */ +#define RTW_IEEE80211_STYPE_CTL_EXT 0x0060 +#define RTW_IEEE80211_STYPE_BACK_REQ 0x0080 +#define RTW_IEEE80211_STYPE_BACK 0x0090 +#define RTW_IEEE80211_STYPE_PSPOLL 0x00A0 +#define RTW_IEEE80211_STYPE_RTS 0x00B0 +#define RTW_IEEE80211_STYPE_CTS 0x00C0 +#define RTW_IEEE80211_STYPE_ACK 0x00D0 +#define RTW_IEEE80211_STYPE_CFEND 0x00E0 +#define RTW_IEEE80211_STYPE_CFENDACK 0x00F0 + +/* data */ +#define RTW_IEEE80211_STYPE_DATA 0x0000 +#define RTW_IEEE80211_STYPE_DATA_CFACK 0x0010 +#define RTW_IEEE80211_STYPE_DATA_CFPOLL 0x0020 +#define RTW_IEEE80211_STYPE_DATA_CFACKPOLL 0x0030 +#define RTW_IEEE80211_STYPE_NULLFUNC 0x0040 +#define RTW_IEEE80211_STYPE_CFACK 0x0050 +#define RTW_IEEE80211_STYPE_CFPOLL 0x0060 +#define RTW_IEEE80211_STYPE_CFACKPOLL 0x0070 +#define RTW_IEEE80211_STYPE_QOS_DATA 0x0080 +#define RTW_IEEE80211_STYPE_QOS_DATA_CFACK 0x0090 +#define RTW_IEEE80211_STYPE_QOS_DATA_CFPOLL 0x00A0 +#define RTW_IEEE80211_STYPE_QOS_DATA_CFACKPOLL 0x00B0 +#define RTW_IEEE80211_STYPE_QOS_NULLFUNC 0x00C0 +#define RTW_IEEE80211_STYPE_QOS_CFACK 0x00D0 +#define RTW_IEEE80211_STYPE_QOS_CFPOLL 0x00E0 +#define RTW_IEEE80211_STYPE_QOS_CFACKPOLL 0x00F0 + +/* sequence control field */ +#define RTW_IEEE80211_SCTL_FRAG 0x000F +#define RTW_IEEE80211_SCTL_SEQ 0xFFF0 + + +#define RTW_ERP_INFO_NON_ERP_PRESENT BIT(0) +#define RTW_ERP_INFO_USE_PROTECTION BIT(1) +#define RTW_ERP_INFO_BARKER_PREAMBLE_MODE BIT(2) + +/* QoS,QOS */ +#define NORMAL_ACK 0 +#define NO_ACK 1 +#define NON_EXPLICIT_ACK 2 +#define BLOCK_ACK 3 + +#ifndef ETH_P_PAE + #define ETH_P_PAE 0x888E /* Port Access Entity (IEEE 802.1X) */ +#endif /* ETH_P_PAE */ + +#define ETH_P_PREAUTH 0x88C7 /* IEEE 802.11i pre-authentication */ + +#define ETH_P_ECONET 0x0018 + +#ifndef ETH_P_80211_RAW + #define ETH_P_80211_RAW (ETH_P_ECONET + 1) +#endif + +/* IEEE 802.11 defines */ + +#define P80211_OUI_LEN 3 + +#if defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) + +struct ieee80211_snap_hdr { + + u8 dsap; /* always 0xAA */ + u8 ssap; /* always 0xAA */ + u8 ctrl; /* always 0x03 */ + u8 oui[P80211_OUI_LEN]; /* organizational universal id */ + +} __attribute__((packed)); + +#endif + +#define SNAP_SIZE sizeof(struct ieee80211_snap_hdr) + +#define WLAN_FC_GET_TYPE(fc) ((fc) & RTW_IEEE80211_FCTL_FTYPE) +#define WLAN_FC_GET_STYPE(fc) ((fc) & RTW_IEEE80211_FCTL_STYPE) + +#define WLAN_QC_GET_TID(qc) ((qc) & 0x0f) + +#define WLAN_GET_SEQ_FRAG(seq) ((seq) & RTW_IEEE80211_SCTL_FRAG) +#define WLAN_GET_SEQ_SEQ(seq) ((seq) & RTW_IEEE80211_SCTL_SEQ) + +/* Authentication algorithms */ +#define WLAN_AUTH_OPEN 0 +#define WLAN_AUTH_SHARED_KEY 1 +#define WLAN_AUTH_SAE 3 + +#define WLAN_AUTH_CHALLENGE_LEN 128 + +#define WLAN_CAPABILITY_BSS (1<<0) +#define WLAN_CAPABILITY_IBSS (1<<1) +#define WLAN_CAPABILITY_CF_POLLABLE (1<<2) +#define WLAN_CAPABILITY_CF_POLL_REQUEST (1<<3) +#define WLAN_CAPABILITY_PRIVACY (1<<4) +#define WLAN_CAPABILITY_SHORT_PREAMBLE (1<<5) +#define WLAN_CAPABILITY_PBCC (1<<6) +#define WLAN_CAPABILITY_CHANNEL_AGILITY (1<<7) +#define WLAN_CAPABILITY_SHORT_SLOT (1<<10) + +/* Status codes */ +#define WLAN_STATUS_SUCCESS 0 +#define WLAN_STATUS_UNSPECIFIED_FAILURE 1 +#define WLAN_STATUS_CAPS_UNSUPPORTED 10 +#define WLAN_STATUS_REASSOC_NO_ASSOC 11 +#define WLAN_STATUS_ASSOC_DENIED_UNSPEC 12 +#define WLAN_STATUS_NOT_SUPPORTED_AUTH_ALG 13 +#define WLAN_STATUS_UNKNOWN_AUTH_TRANSACTION 14 +#define WLAN_STATUS_CHALLENGE_FAIL 15 +#define WLAN_STATUS_AUTH_TIMEOUT 16 +#define WLAN_STATUS_AP_UNABLE_TO_HANDLE_NEW_STA 17 +#define WLAN_STATUS_ASSOC_DENIED_RATES 18 +/* 802.11b */ +#define WLAN_STATUS_ASSOC_DENIED_NOSHORT 19 +#define WLAN_STATUS_ASSOC_DENIED_NOPBCC 20 +#define WLAN_STATUS_ASSOC_DENIED_NOAGILITY 21 + +/* Reason codes */ +#define WLAN_REASON_UNSPECIFIED 1 +#define WLAN_REASON_PREV_AUTH_NOT_VALID 2 +#define WLAN_REASON_DEAUTH_LEAVING 3 +#define WLAN_REASON_DISASSOC_DUE_TO_INACTIVITY 4 +#define WLAN_REASON_DISASSOC_AP_BUSY 5 +#define WLAN_REASON_CLASS2_FRAME_FROM_NONAUTH_STA 6 +#define WLAN_REASON_CLASS3_FRAME_FROM_NONASSOC_STA 7 +#define WLAN_REASON_DISASSOC_STA_HAS_LEFT 8 +#define WLAN_REASON_STA_REQ_ASSOC_WITHOUT_AUTH 9 +#define WLAN_REASON_IEEE_802_1X_AUTH_FAILED 23 +#define WLAN_REASON_MESH_PEER_CANCELED 52 +#define WLAN_REASON_MESH_MAX_PEERS 53 +#define WLAN_REASON_MESH_CONFIG 54 +#define WLAN_REASON_MESH_CLOSE 55 +#define WLAN_REASON_MESH_MAX_RETRIES 56 +#define WLAN_REASON_MESH_CONFIRM_TIMEOUT 57 +#define WLAN_REASON_MESH_INVALID_GTK 58 +#define WLAN_REASON_MESH_INCONSISTENT_PARAM 59 +#define WLAN_REASON_MESH_INVALID_SECURITY 60 +#define WLAN_REASON_MESH_PATH_NOPROXY 61 +#define WLAN_REASON_MESH_PATH_NOFORWARD 62 +#define WLAN_REASON_MESH_PATH_DEST_UNREACHABLE 63 +#define WLAN_REASON_MAC_EXISTS_IN_MBSS 64 +#define WLAN_REASON_MESH_CHAN_REGULATORY 65 +#define WLAN_REASON_MESH_CHAN 66 +#define WLAN_REASON_SA_QUERY_TIMEOUT 65532 +#define WLAN_REASON_ACTIVE_ROAM 65533 +#define WLAN_REASON_JOIN_WRONG_CHANNEL 65534 +#define WLAN_REASON_EXPIRATION_CHK 65535 + +#define WLAN_REASON_IS_PRIVATE(reason) ( \ + reason == WLAN_REASON_EXPIRATION_CHK \ + || reason == WLAN_REASON_JOIN_WRONG_CHANNEL \ + || reason == WLAN_REASON_ACTIVE_ROAM \ + || reason == WLAN_REASON_SA_QUERY_TIMEOUT \ + ) + +/* Information Element IDs */ +#define WLAN_EID_SSID 0 +#define WLAN_EID_SUPP_RATES 1 +#define WLAN_EID_FH_PARAMS 2 +#define WLAN_EID_DS_PARAMS 3 +#define WLAN_EID_CF_PARAMS 4 +#define WLAN_EID_TIM 5 +#define WLAN_EID_IBSS_PARAMS 6 +#define WLAN_EID_CHALLENGE 16 +/* EIDs defined by IEEE 802.11h - START */ +#define WLAN_EID_PWR_CONSTRAINT 32 +#define WLAN_EID_PWR_CAPABILITY 33 +#define WLAN_EID_TPC_REQUEST 34 +#define WLAN_EID_TPC_REPORT 35 +#define WLAN_EID_SUPPORTED_CHANNELS 36 +#define WLAN_EID_CHANNEL_SWITCH 37 +#define WLAN_EID_MEASURE_REQUEST 38 +#define WLAN_EID_MEASURE_REPORT 39 +#define WLAN_EID_QUITE 40 +#define WLAN_EID_IBSS_DFS 41 +/* EIDs defined by IEEE 802.11h - END */ +#define WLAN_EID_ERP_INFO 42 +#define WLAN_EID_HT_CAP 45 +#define WLAN_EID_RSN 48 +#define WLAN_EID_EXT_SUPP_RATES 50 +#define WLAN_EID_MOBILITY_DOMAIN 54 +#define WLAN_EID_FAST_BSS_TRANSITION 55 +#define WLAN_EID_TIMEOUT_INTERVAL 56 +#define WLAN_EID_RIC_DATA 57 +#define WLAN_EID_HT_OPERATION 61 +#define WLAN_EID_SECONDARY_CHANNEL_OFFSET 62 +#define WLAN_EID_20_40_BSS_COEXISTENCE 72 +#define WLAN_EID_20_40_BSS_INTOLERANT 73 +#define WLAN_EID_OVERLAPPING_BSS_SCAN_PARAMS 74 +#define WLAN_EID_MMIE 76 +#define WLAN_EID_MESH_CONFIG 113 +#define WLAN_EID_MESH_ID 114 +#define WLAN_EID_MPM 117 +#define WLAN_EID_RANN 126 +#define WLAN_EID_PREQ 130 +#define WLAN_EID_PREP 131 +#define WLAN_EID_PERR 132 +#define WLAN_EID_AMPE 139 +#define WLAN_EID_MIC 140 +#define WLAN_EID_VENDOR_SPECIFIC 221 +#define WLAN_EID_GENERIC (WLAN_EID_VENDOR_SPECIFIC) +#define WLAN_EID_VHT_CAPABILITY 191 +#define WLAN_EID_VHT_OPERATION 192 +#define WLAN_EID_WIDE_BANDWIDTH_CHANNEL_SWITCH 194 +#define WLAN_EID_CHANNEL_SWITCH_WRAPPER 196 +#define WLAN_EID_VHT_OP_MODE_NOTIFY 199 +#define WLAN_EID_EXTENSION 255 +#define WLAN_EID_EXT_OWE_DH_PARAM 32 + +#define IEEE80211_MGMT_HDR_LEN 24 +#define IEEE80211_DATA_HDR3_LEN 24 +#define IEEE80211_DATA_HDR4_LEN 30 + + +#define IEEE80211_STATMASK_SIGNAL (1<<0) +#define IEEE80211_STATMASK_RSSI (1<<1) +#define IEEE80211_STATMASK_NOISE (1<<2) +#define IEEE80211_STATMASK_RATE (1<<3) +#define IEEE80211_STATMASK_WEMASK 0x7 + + +#define IEEE80211_CCK_MODULATION (1<<0) +#define IEEE80211_OFDM_MODULATION (1<<1) + +#define IEEE80211_24GHZ_BAND (1<<0) +#define IEEE80211_52GHZ_BAND (1<<1) + +#define IEEE80211_CCK_RATE_LEN 4 +#define IEEE80211_NUM_OFDM_RATESLEN 8 + + + +#define IEEE80211_CCK_RATE_1MB 0x02 +#define IEEE80211_CCK_RATE_2MB 0x04 +#define IEEE80211_CCK_RATE_5MB 0x0B +#define IEEE80211_CCK_RATE_11MB 0x16 +#define IEEE80211_OFDM_RATE_LEN 8 +#define IEEE80211_OFDM_RATE_6MB 0x0C +#define IEEE80211_OFDM_RATE_9MB 0x12 +#define IEEE80211_OFDM_RATE_12MB 0x18 +#define IEEE80211_OFDM_RATE_18MB 0x24 +#define IEEE80211_OFDM_RATE_24MB 0x30 +#define IEEE80211_PBCC_RATE_22MB 0x2C +#define IEEE80211_FREAK_RATE_22_5MB 0x2D +#define IEEE80211_OFDM_RATE_36MB 0x48 +#define IEEE80211_OFDM_RATE_48MB 0x60 +#define IEEE80211_OFDM_RATE_54MB 0x6C +#define IEEE80211_BASIC_RATE_MASK 0x80 + +#define IEEE80211_CCK_RATE_1MB_MASK (1<<0) +#define IEEE80211_CCK_RATE_2MB_MASK (1<<1) +#define IEEE80211_CCK_RATE_5MB_MASK (1<<2) +#define IEEE80211_CCK_RATE_11MB_MASK (1<<3) +#define IEEE80211_OFDM_RATE_6MB_MASK (1<<4) +#define IEEE80211_OFDM_RATE_9MB_MASK (1<<5) +#define IEEE80211_OFDM_RATE_12MB_MASK (1<<6) +#define IEEE80211_OFDM_RATE_18MB_MASK (1<<7) +#define IEEE80211_OFDM_RATE_24MB_MASK (1<<8) +#define IEEE80211_OFDM_RATE_36MB_MASK (1<<9) +#define IEEE80211_OFDM_RATE_48MB_MASK (1<<10) +#define IEEE80211_OFDM_RATE_54MB_MASK (1<<11) + +#define IEEE80211_CCK_RATES_MASK 0x0000000F +#define IEEE80211_CCK_BASIC_RATES_MASK (IEEE80211_CCK_RATE_1MB_MASK | \ + IEEE80211_CCK_RATE_2MB_MASK) +#define IEEE80211_CCK_DEFAULT_RATES_MASK (IEEE80211_CCK_BASIC_RATES_MASK | \ + IEEE80211_CCK_RATE_5MB_MASK | \ + IEEE80211_CCK_RATE_11MB_MASK) + +#define IEEE80211_OFDM_RATES_MASK 0x00000FF0 +#define IEEE80211_OFDM_BASIC_RATES_MASK (IEEE80211_OFDM_RATE_6MB_MASK | \ + IEEE80211_OFDM_RATE_12MB_MASK | \ + IEEE80211_OFDM_RATE_24MB_MASK) +#define IEEE80211_OFDM_DEFAULT_RATES_MASK (IEEE80211_OFDM_BASIC_RATES_MASK | \ + IEEE80211_OFDM_RATE_9MB_MASK | \ + IEEE80211_OFDM_RATE_18MB_MASK | \ + IEEE80211_OFDM_RATE_36MB_MASK | \ + IEEE80211_OFDM_RATE_48MB_MASK | \ + IEEE80211_OFDM_RATE_54MB_MASK) +#define IEEE80211_DEFAULT_RATES_MASK (IEEE80211_OFDM_DEFAULT_RATES_MASK | \ + IEEE80211_CCK_DEFAULT_RATES_MASK) + +#define IEEE80211_NUM_OFDM_RATES 8 +#define IEEE80211_NUM_CCK_RATES 4 +#define IEEE80211_OFDM_SHIFT_MASK_A 4 + + +enum MGN_RATE { + MGN_1M = 0x02, + MGN_2M = 0x04, + MGN_5_5M = 0x0B, + MGN_6M = 0x0C, + MGN_9M = 0x12, + MGN_11M = 0x16, + MGN_12M = 0x18, + MGN_18M = 0x24, + MGN_24M = 0x30, + MGN_36M = 0x48, + MGN_48M = 0x60, + MGN_54M = 0x6C, + MGN_MCS32 = 0x7F, + MGN_MCS0, + MGN_MCS1, + MGN_MCS2, + MGN_MCS3, + MGN_MCS4, + MGN_MCS5, + MGN_MCS6, + MGN_MCS7, + MGN_MCS8, + MGN_MCS9, + MGN_MCS10, + MGN_MCS11, + MGN_MCS12, + MGN_MCS13, + MGN_MCS14, + MGN_MCS15, + MGN_MCS16, + MGN_MCS17, + MGN_MCS18, + MGN_MCS19, + MGN_MCS20, + MGN_MCS21, + MGN_MCS22, + MGN_MCS23, + MGN_MCS24, + MGN_MCS25, + MGN_MCS26, + MGN_MCS27, + MGN_MCS28, + MGN_MCS29, + MGN_MCS30, + MGN_MCS31, + MGN_VHT1SS_MCS0, + MGN_VHT1SS_MCS1, + MGN_VHT1SS_MCS2, + MGN_VHT1SS_MCS3, + MGN_VHT1SS_MCS4, + MGN_VHT1SS_MCS5, + MGN_VHT1SS_MCS6, + MGN_VHT1SS_MCS7, + MGN_VHT1SS_MCS8, + MGN_VHT1SS_MCS9, + MGN_VHT2SS_MCS0, + MGN_VHT2SS_MCS1, + MGN_VHT2SS_MCS2, + MGN_VHT2SS_MCS3, + MGN_VHT2SS_MCS4, + MGN_VHT2SS_MCS5, + MGN_VHT2SS_MCS6, + MGN_VHT2SS_MCS7, + MGN_VHT2SS_MCS8, + MGN_VHT2SS_MCS9, + MGN_VHT3SS_MCS0, + MGN_VHT3SS_MCS1, + MGN_VHT3SS_MCS2, + MGN_VHT3SS_MCS3, + MGN_VHT3SS_MCS4, + MGN_VHT3SS_MCS5, + MGN_VHT3SS_MCS6, + MGN_VHT3SS_MCS7, + MGN_VHT3SS_MCS8, + MGN_VHT3SS_MCS9, + MGN_VHT4SS_MCS0, + MGN_VHT4SS_MCS1, + MGN_VHT4SS_MCS2, + MGN_VHT4SS_MCS3, + MGN_VHT4SS_MCS4, + MGN_VHT4SS_MCS5, + MGN_VHT4SS_MCS6, + MGN_VHT4SS_MCS7, + MGN_VHT4SS_MCS8, + MGN_VHT4SS_MCS9, + MGN_UNKNOWN +}; + +#define IS_HT_RATE(_rate) ((_rate) >= MGN_MCS0 && (_rate) <= MGN_MCS31) +#define IS_VHT_RATE(_rate) ((_rate) >= MGN_VHT1SS_MCS0 && (_rate) <= MGN_VHT4SS_MCS9) +#define IS_CCK_RATE(_rate) ((_rate) == MGN_1M || (_rate) == MGN_2M || (_rate) == MGN_5_5M || (_rate) == MGN_11M) +#define IS_OFDM_RATE(_rate) ((_rate) >= MGN_6M && (_rate) <= MGN_54M && (_rate) != MGN_11M) + +#define IS_HT1SS_RATE(_rate) ((_rate) >= MGN_MCS0 && (_rate) <= MGN_MCS7) +#define IS_HT2SS_RATE(_rate) ((_rate) >= MGN_MCS8 && (_rate) <= MGN_MCS15) +#define IS_HT3SS_RATE(_rate) ((_rate) >= MGN_MCS16 && (_rate) <= MGN_MCS23) +#define IS_HT4SS_RATE(_rate) ((_rate) >= MGN_MCS24 && (_rate) <= MGN_MCS31) + +#define IS_VHT1SS_RATE(_rate) ((_rate) >= MGN_VHT1SS_MCS0 && (_rate) <= MGN_VHT1SS_MCS9) +#define IS_VHT2SS_RATE(_rate) ((_rate) >= MGN_VHT2SS_MCS0 && (_rate) <= MGN_VHT2SS_MCS9) +#define IS_VHT3SS_RATE(_rate) ((_rate) >= MGN_VHT3SS_MCS0 && (_rate) <= MGN_VHT3SS_MCS9) +#define IS_VHT4SS_RATE(_rate) ((_rate) >= MGN_VHT4SS_MCS0 && (_rate) <= MGN_VHT4SS_MCS9) + +#define IS_1T_RATE(_rate) (IS_CCK_RATE((_rate)) || IS_OFDM_RATE((_rate)) || IS_HT1SS_RATE((_rate)) || IS_VHT1SS_RATE((_rate))) +#define IS_2T_RATE(_rate) (IS_HT2SS_RATE((_rate)) || IS_VHT2SS_RATE((_rate))) +#define IS_3T_RATE(_rate) (IS_HT3SS_RATE((_rate)) || IS_VHT3SS_RATE((_rate))) +#define IS_4T_RATE(_rate) (IS_HT4SS_RATE((_rate)) || IS_VHT4SS_RATE((_rate))) + +const char *MGN_RATE_STR(enum MGN_RATE rate); + +typedef enum _RATE_SECTION { + CCK = 0, + OFDM = 1, + HT_MCS0_MCS7 = 2, + HT_MCS8_MCS15 = 3, + HT_MCS16_MCS23 = 4, + HT_MCS24_MCS31 = 5, + HT_1SS = HT_MCS0_MCS7, + HT_2SS = HT_MCS8_MCS15, + HT_3SS = HT_MCS16_MCS23, + HT_4SS = HT_MCS24_MCS31, + VHT_1SSMCS0_1SSMCS9 = 6, + VHT_2SSMCS0_2SSMCS9 = 7, + VHT_3SSMCS0_3SSMCS9 = 8, + VHT_4SSMCS0_4SSMCS9 = 9, + VHT_1SS = VHT_1SSMCS0_1SSMCS9, + VHT_2SS = VHT_2SSMCS0_2SSMCS9, + VHT_3SS = VHT_3SSMCS0_3SSMCS9, + VHT_4SS = VHT_4SSMCS0_4SSMCS9, + RATE_SECTION_NUM, +} RATE_SECTION; + +RATE_SECTION mgn_rate_to_rs(enum MGN_RATE rate); + +const char *rate_section_str(u8 section); + +#define IS_CCK_RATE_SECTION(section) ((section) == CCK) +#define IS_OFDM_RATE_SECTION(section) ((section) == OFDM) +#define IS_HT_RATE_SECTION(section) ((section) >= HT_1SS && (section) <= HT_4SS) +#define IS_VHT_RATE_SECTION(section) ((section) >= VHT_1SS && (section) <= VHT_4SS) + +#define IS_1T_RATE_SECTION(section) ((section) == CCK || (section) == OFDM || (section) == HT_1SS || (section) == VHT_1SS) +#define IS_2T_RATE_SECTION(section) ((section) == HT_2SS || (section) == VHT_2SS) +#define IS_3T_RATE_SECTION(section) ((section) == HT_3SS || (section) == VHT_3SS) +#define IS_4T_RATE_SECTION(section) ((section) == HT_4SS || (section) == VHT_4SS) + +extern u8 mgn_rates_cck[]; +extern u8 mgn_rates_ofdm[]; +extern u8 mgn_rates_mcs0_7[]; +extern u8 mgn_rates_mcs8_15[]; +extern u8 mgn_rates_mcs16_23[]; +extern u8 mgn_rates_mcs24_31[]; +extern u8 mgn_rates_vht1ss[]; +extern u8 mgn_rates_vht2ss[]; +extern u8 mgn_rates_vht3ss[]; +extern u8 mgn_rates_vht4ss[]; + +struct rate_section_ent { + u8 tx_num; /* value of RF_TX_NUM */ + u8 rate_num; + u8 *rates; +}; + +extern struct rate_section_ent rates_by_sections[]; + +#define rate_section_to_tx_num(section) (rates_by_sections[(section)].tx_num) +#define rate_section_rate_num(section) (rates_by_sections[(section)].rate_num) + +/* NOTE: This data is for statistical purposes; not all hardware provides this + * information for frames received. Not setting these will not cause + * any adverse affects. */ +struct ieee80211_rx_stats { + /* u32 mac_time[2]; */ + s8 rssi; + u8 signal; + u8 noise; + u8 received_channel; + u16 rate; /* in 100 kbps */ + /* u8 control; */ + u8 mask; + u8 freq; + u16 len; +}; + +/* IEEE 802.11 requires that STA supports concurrent reception of at least + * three fragmented frames. This define can be increased to support more + * concurrent frames, but it should be noted that each entry can consume about + * 2 kB of RAM and increasing cache size will slow down frame reassembly. */ +#define IEEE80211_FRAG_CACHE_LEN 4 + +struct ieee80211_frag_entry { + u32 first_frag_time; + uint seq; + uint last_frag; + uint qos; /* jackson */ + uint tid; /* jackson */ + struct sk_buff *skb; + u8 src_addr[ETH_ALEN]; + u8 dst_addr[ETH_ALEN]; +}; + +#ifndef PLATFORM_FREEBSD /* Baron BSD has already defined */ +struct ieee80211_stats { + uint tx_unicast_frames; + uint tx_multicast_frames; + uint tx_fragments; + uint tx_unicast_octets; + uint tx_multicast_octets; + uint tx_deferred_transmissions; + uint tx_single_retry_frames; + uint tx_multiple_retry_frames; + uint tx_retry_limit_exceeded; + uint tx_discards; + uint rx_unicast_frames; + uint rx_multicast_frames; + uint rx_fragments; + uint rx_unicast_octets; + uint rx_multicast_octets; + uint rx_fcs_errors; + uint rx_discards_no_buffer; + uint tx_discards_wrong_sa; + uint rx_discards_undecryptable; + uint rx_message_in_msg_fragments; + uint rx_message_in_bad_msg_fragments; +}; +#endif /* PLATFORM_FREEBSD */ +struct ieee80211_softmac_stats { + uint rx_ass_ok; + uint rx_ass_err; + uint rx_probe_rq; + uint tx_probe_rs; + uint tx_beacons; + uint rx_auth_rq; + uint rx_auth_rs_ok; + uint rx_auth_rs_err; + uint tx_auth_rq; + uint no_auth_rs; + uint no_ass_rs; + uint tx_ass_rq; + uint rx_ass_rq; + uint tx_probe_rq; + uint reassoc; + uint swtxstop; + uint swtxawake; +}; + +#define SEC_KEY_1 (1<<0) +#define SEC_KEY_2 (1<<1) +#define SEC_KEY_3 (1<<2) +#define SEC_KEY_4 (1<<3) +#define SEC_ACTIVE_KEY (1<<4) +#define SEC_AUTH_MODE (1<<5) +#define SEC_UNICAST_GROUP (1<<6) +#define SEC_LEVEL (1<<7) +#define SEC_ENABLED (1<<8) + +#define SEC_LEVEL_0 0 /* None */ +#define SEC_LEVEL_1 1 /* WEP 40 and 104 bit */ +#define SEC_LEVEL_2 2 /* Level 1 + TKIP */ +#define SEC_LEVEL_2_CKIP 3 /* Level 1 + CKIP */ +#define SEC_LEVEL_3 4 /* Level 2 + CCMP */ + +#define WEP_KEYS 4 +#define WEP_KEY_LEN 13 +#define BIP_MAX_KEYID 5 +#define BIP_AAD_SIZE 20 + +#if defined(PLATFORM_LINUX) +struct ieee80211_security { + u16 active_key:2, + enabled:1, + auth_mode:2, + auth_algo:4, + unicast_uses_group:1; + u8 key_sizes[WEP_KEYS]; + u8 keys[WEP_KEYS][WEP_KEY_LEN]; + u8 level; + u16 flags; +} __attribute__((packed)); + +#endif + +/* + + 802.11 data frame from AP + + ,-------------------------------------------------------------------. +Bytes | 2 | 2 | 6 | 6 | 6 | 2 | 0..2312 | 4 | + |------|------|---------|---------|---------|------|---------|------| +Desc. | ctrl | dura | DA/RA | TA | SA | Sequ | frame | fcs | + | | tion | (BSSID) | | | ence | data | | + `-------------------------------------------------------------------' + +Total: 28-2340 bytes + +*/ + +struct ieee80211_header_data { + u16 frame_ctl; + u16 duration_id; + u8 addr1[6]; + u8 addr2[6]; + u8 addr3[6]; + u16 seq_ctrl; +}; + +#define BEACON_PROBE_SSID_ID_POSITION 12 + +/* Management Frame Information Element Types */ +#define MFIE_TYPE_SSID 0 +#define MFIE_TYPE_RATES 1 +#define MFIE_TYPE_FH_SET 2 +#define MFIE_TYPE_DS_SET 3 +#define MFIE_TYPE_CF_SET 4 +#define MFIE_TYPE_TIM 5 +#define MFIE_TYPE_IBSS_SET 6 +#define MFIE_TYPE_CHALLENGE 16 +#define MFIE_TYPE_ERP 42 +#define MFIE_TYPE_RSN 48 +#define MFIE_TYPE_RATES_EX 50 +#define MFIE_TYPE_GENERIC 221 + +#if defined(PLATFORM_LINUX) +struct ieee80211_info_element_hdr { + u8 id; + u8 len; +} __attribute__((packed)); + +struct ieee80211_info_element { + u8 id; + u8 len; + u8 data[0]; +} __attribute__((packed)); +#endif + + +/* + * These are the data types that can make up management packets + * + u16 auth_algorithm; + u16 auth_sequence; + u16 beacon_interval; + u16 capability; + u8 current_ap[ETH_ALEN]; + u16 listen_interval; + struct { + u16 association_id:14, reserved:2; + } __attribute__ ((packed)); + u32 time_stamp[2]; + u16 reason; + u16 status; +*/ + +#define IEEE80211_DEFAULT_TX_ESSID "Penguin" +#define IEEE80211_DEFAULT_BASIC_RATE 10 + + +#if defined(PLATFORM_LINUX) +struct ieee80211_authentication { + struct ieee80211_header_data header; + u16 algorithm; + u16 transaction; + u16 status; + /* struct ieee80211_info_element_hdr info_element; */ +} __attribute__((packed)); + + +struct ieee80211_probe_response { + struct ieee80211_header_data header; + u32 time_stamp[2]; + u16 beacon_interval; + u16 capability; + struct ieee80211_info_element info_element; +} __attribute__((packed)); + +struct ieee80211_probe_request { + struct ieee80211_header_data header; + /*struct ieee80211_info_element info_element;*/ +} __attribute__((packed)); + +struct ieee80211_assoc_request_frame { + struct rtw_ieee80211_hdr_3addr header; + u16 capability; + u16 listen_interval; + /* u8 current_ap[ETH_ALEN]; */ + struct ieee80211_info_element_hdr info_element; +} __attribute__((packed)); + +struct ieee80211_assoc_response_frame { + struct rtw_ieee80211_hdr_3addr header; + u16 capability; + u16 status; + u16 aid; + /* struct ieee80211_info_element info_element; supported rates */ +} __attribute__((packed)); +#endif + +struct ieee80211_txb { + u8 nr_frags; + u8 encrypted; + u16 reserved; + u16 frag_size; + u16 payload_size; + struct sk_buff *fragments[0]; +}; + + +/* SWEEP TABLE ENTRIES NUMBER*/ +#define MAX_SWEEP_TAB_ENTRIES 42 +#define MAX_SWEEP_TAB_ENTRIES_PER_PACKET 7 +/* MAX_RATES_LENGTH needs to be 12. The spec says 8, and many APs + * only use 8, and then use extended rates for the remaining supported + * rates. Other APs, however, stick all of their supported rates on the + * main rates information element... */ +#define MAX_RATES_LENGTH ((u8)12) +#define MAX_RATES_EX_LENGTH ((u8)16) +#define MAX_NETWORK_COUNT 128 +#define IEEE80211_SOFTMAC_SCAN_TIME 400 +/* (HZ / 2) */ +#define IEEE80211_SOFTMAC_ASSOC_RETRY_TIME (HZ * 2) + +#define CRC_LENGTH 4U + +#define MAX_WPA_IE_LEN (256) +#define MAX_WPS_IE_LEN (512) +#define MAX_OWE_IE_LEN (128) +#define MAX_P2P_IE_LEN (256) +#define MAX_WFD_IE_LEN (128) + +#define NETWORK_EMPTY_ESSID (1<<0) +#define NETWORK_HAS_OFDM (1<<1) +#define NETWORK_HAS_CCK (1<<2) + +#define IEEE80211_DTIM_MBCAST 4 +#define IEEE80211_DTIM_UCAST 2 +#define IEEE80211_DTIM_VALID 1 +#define IEEE80211_DTIM_INVALID 0 + +#define IEEE80211_PS_DISABLED 0 +#define IEEE80211_PS_UNICAST IEEE80211_DTIM_UCAST +#define IEEE80211_PS_MBCAST IEEE80211_DTIM_MBCAST +#define IW_ESSID_MAX_SIZE 32 +#if 0 +struct ieee80211_network { + /* These entries are used to identify a unique network */ + u8 bssid[ETH_ALEN]; + u8 channel; + /* Ensure null-terminated for any debug msgs */ + u8 ssid[IW_ESSID_MAX_SIZE + 1]; + u8 ssid_len; + u8 rssi; /* relative signal strength */ + u8 sq; /* signal quality */ + + /* These are network statistics */ + /* struct ieee80211_rx_stats stats; */ + u16 capability; + u16 aid; + u8 rates[MAX_RATES_LENGTH]; + u8 rates_len; + u8 rates_ex[MAX_RATES_EX_LENGTH]; + u8 rates_ex_len; + + u8 edca_parmsets[18]; + + u8 mode; + u8 flags; + u8 time_stamp[8]; + u16 beacon_interval; + u16 listen_interval; + u16 atim_window; + u8 wpa_ie[MAX_WPA_IE_LEN]; + size_t wpa_ie_len; + u8 rsn_ie[MAX_WPA_IE_LEN]; + size_t rsn_ie_len; + u8 country[6]; + u8 dtim_period; + u8 dtim_data; + u8 power_constraint; + u8 qosinfo; + u8 qbssload[5]; + u8 network_type; + int join_res; + unsigned long last_scanned; +}; +#endif +/* +join_res: +-1: authentication fail +-2: association fail +> 0: TID +*/ + +#ifndef PLATFORM_FREEBSD /* Baron BSD has already defined */ + +enum ieee80211_state { + + /* the card is not linked at all */ + IEEE80211_NOLINK = 0, + + /* IEEE80211_ASSOCIATING* are for BSS client mode + * the driver shall not perform RX filtering unless + * the state is LINKED. + * The driver shall just check for the state LINKED and + * defaults to NOLINK for ALL the other states (including + * LINKED_SCANNING) + */ + + /* the association procedure will start (wq scheduling)*/ + IEEE80211_ASSOCIATING, + IEEE80211_ASSOCIATING_RETRY, + + /* the association procedure is sending AUTH request*/ + IEEE80211_ASSOCIATING_AUTHENTICATING, + + /* the association procedure has successfully authentcated + * and is sending association request + */ + IEEE80211_ASSOCIATING_AUTHENTICATED, + + /* the link is ok. the card associated to a BSS or linked + * to a ibss cell or acting as an AP and creating the bss + */ + IEEE80211_LINKED, + + /* same as LINKED, but the driver shall apply RX filter + * rules as we are in NO_LINK mode. As the card is still + * logically linked, but it is doing a syncro site survey + * then it will be back to LINKED state. + */ + IEEE80211_LINKED_SCANNING, + +}; +#endif /* PLATFORM_FREEBSD */ + +#define DEFAULT_MAX_SCAN_AGE (15 * HZ) +#define DEFAULT_FTS 2346 +#define MAC_FMT "%02x:%02x:%02x:%02x:%02x:%02x" +#define MAC_ARG(x) ((u8 *)(x))[0], ((u8 *)(x))[1], ((u8 *)(x))[2], ((u8 *)(x))[3], ((u8 *)(x))[4], ((u8 *)(x))[5] +#define MAC_SFMT "%02hhx:%02hhx:%02hhx:%02hhx:%02hhx:%02hhx" +#define MAC_SARG(x) ((u8*)(x)),((u8*)(x)) + 1,((u8*)(x)) + 2,((u8*)(x)) + 3,((u8*)(x)) + 4,((u8*)(x)) + 5 +#define IP_FMT "%d.%d.%d.%d" +#define IP_ARG(x) ((u8 *)(x))[0], ((u8 *)(x))[1], ((u8 *)(x))[2], ((u8 *)(x))[3] +#define PORT_FMT "%u" +#define PORT_ARG(x) ntohs(*((u16 *)(x))) + +#define is_multicast_mac_addr(Addr) ((((Addr[0]) & 0x01) == 0x01) && ((Addr[0]) != 0xff)) +#define is_broadcast_mac_addr(Addr) ((((Addr[0]) & 0xff) == 0xff) && (((Addr[1]) & 0xff) == 0xff) && \ + (((Addr[2]) & 0xff) == 0xff) && (((Addr[3]) & 0xff) == 0xff) && (((Addr[4]) & 0xff) == 0xff) && \ + (((Addr[5]) & 0xff) == 0xff)) +#define is_zero_mac_addr(Addr) ((Addr[0] == 0x00) && (Addr[1] == 0x00) && (Addr[2] == 0x00) && \ + (Addr[3] == 0x00) && (Addr[4] == 0x00) && (Addr[5] == 0x00)) + + +#define CFG_IEEE80211_RESERVE_FCS (1<<0) +#define CFG_IEEE80211_COMPUTE_FCS (1<<1) + +typedef struct tx_pending_t { + int frag; + struct ieee80211_txb *txb; +} tx_pending_t; + + + +#define TID_NUM 16 + +#define IEEE_A (1<<0) +#define IEEE_B (1<<1) +#define IEEE_G (1<<2) +#define IEEE_MODE_MASK (IEEE_A | IEEE_B | IEEE_G) + +/* Baron move to ieee80211.c */ +int ieee80211_is_empty_essid(const char *essid, int essid_len); +int ieee80211_get_hdrlen(u16 fc); + +#if 0 + /* Action frame categories (IEEE 802.11-2007, 7.3.1.11, Table 7-24) */ + #define WLAN_ACTION_SPECTRUM_MGMT 0 + #define WLAN_ACTION_QOS 1 + #define WLAN_ACTION_DLS 2 + #define WLAN_ACTION_BLOCK_ACK 3 + #define WLAN_ACTION_RADIO_MEASUREMENT 5 + #define WLAN_ACTION_FT 6 + #define WLAN_ACTION_SA_QUERY 8 + #define WLAN_ACTION_WMM 17 +#endif + + +/* Action category code */ +enum rtw_ieee80211_category { + RTW_WLAN_CATEGORY_SPECTRUM_MGMT = 0, + RTW_WLAN_CATEGORY_QOS = 1, + RTW_WLAN_CATEGORY_DLS = 2, + RTW_WLAN_CATEGORY_BACK = 3, + RTW_WLAN_CATEGORY_PUBLIC = 4, /* IEEE 802.11 public action frames */ + RTW_WLAN_CATEGORY_RADIO_MEAS = 5, + RTW_WLAN_CATEGORY_FT = 6, + RTW_WLAN_CATEGORY_HT = 7, + RTW_WLAN_CATEGORY_SA_QUERY = 8, + RTW_WLAN_CATEGORY_WNM = 10, + RTW_WLAN_CATEGORY_UNPROTECTED_WNM = 11, /* add for CONFIG_IEEE80211W, none 11w also can use */ + RTW_WLAN_CATEGORY_TDLS = 12, + RTW_WLAN_CATEGORY_MESH = 13, + RTW_WLAN_CATEGORY_MULTIHOP = 14, + RTW_WLAN_CATEGORY_SELF_PROTECTED = 15, + RTW_WLAN_CATEGORY_WMM = 17, + RTW_WLAN_CATEGORY_VHT = 21, +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + RTW_WLAN_CATEGORY_TBTX = 25, +#endif + RTW_WLAN_CATEGORY_P2P = 0x7f,/* P2P action frames */ +}; + +#define CATEGORY_IS_GROUP_PRIVACY(cat) \ + (cat == RTW_WLAN_CATEGORY_MESH || cat == RTW_WLAN_CATEGORY_MULTIHOP) + +#define CATEGORY_IS_NON_ROBUST(cat) \ + (cat == RTW_WLAN_CATEGORY_PUBLIC \ + || cat == RTW_WLAN_CATEGORY_HT \ + || cat == RTW_WLAN_CATEGORY_UNPROTECTED_WNM \ + || cat == RTW_WLAN_CATEGORY_SELF_PROTECTED \ + || cat == RTW_WLAN_CATEGORY_VHT \ + || cat == RTW_WLAN_CATEGORY_P2P) + +#define CATEGORY_IS_ROBUST(cat) !CATEGORY_IS_NON_ROBUST(cat) + +/* SPECTRUM_MGMT action code */ +enum rtw_ieee80211_spectrum_mgmt_actioncode { + RTW_WLAN_ACTION_SPCT_MSR_REQ = 0, + RTW_WLAN_ACTION_SPCT_MSR_RPRT = 1, + RTW_WLAN_ACTION_SPCT_TPC_REQ = 2, + RTW_WLAN_ACTION_SPCT_TPC_RPRT = 3, + RTW_WLAN_ACTION_SPCT_CHL_SWITCH = 4, + RTW_WLAN_ACTION_SPCT_EXT_CHL_SWITCH = 5, +}; + +/* SELF_PROTECTED action code */ +enum rtw_ieee80211_self_protected_actioncode { + RTW_ACT_SELF_PROTECTED_RSVD = 0, + RTW_ACT_SELF_PROTECTED_MESH_OPEN = 1, + RTW_ACT_SELF_PROTECTED_MESH_CONF = 2, + RTW_ACT_SELF_PROTECTED_MESH_CLOSE = 3, + RTW_ACT_SELF_PROTECTED_MESH_GK_INFORM = 4, + RTW_ACT_SELF_PROTECTED_MESH_GK_ACK = 5, + RTW_ACT_SELF_PROTECTED_NUM, +}; + +/* MESH action code */ +enum rtw_ieee80211_mesh_actioncode { + RTW_ACT_MESH_LINK_METRIC_REPORT, + RTW_ACT_MESH_HWMP_PATH_SELECTION, + RTW_ACT_MESH_GATE_ANNOUNCEMENT, + RTW_ACT_MESH_CONGESTION_CONTROL_NOTIFICATION, + RTW_ACT_MESH_MCCA_SETUP_REQUEST, + RTW_ACT_MESH_MCCA_SETUP_REPLY, + RTW_ACT_MESH_MCCA_ADVERTISEMENT_REQUEST, + RTW_ACT_MESH_MCCA_ADVERTISEMENT, + RTW_ACT_MESH_MCCA_TEARDOWN, + RTW_ACT_MESH_TBTT_ADJUSTMENT_REQUEST, + RTW_ACT_MESH_TBTT_ADJUSTMENT_RESPONSE, +}; + +enum _PUBLIC_ACTION { + ACT_PUBLIC_BSSCOEXIST = 0, /* 20/40 BSS Coexistence */ + ACT_PUBLIC_DSE_ENABLE = 1, + ACT_PUBLIC_DSE_DEENABLE = 2, + ACT_PUBLIC_DSE_REG_LOCATION = 3, + ACT_PUBLIC_EXT_CHL_SWITCH = 4, + ACT_PUBLIC_DSE_MSR_REQ = 5, + ACT_PUBLIC_DSE_MSR_RPRT = 6, + ACT_PUBLIC_MP = 7, /* Measurement Pilot */ + ACT_PUBLIC_DSE_PWR_CONSTRAINT = 8, + ACT_PUBLIC_VENDOR = 9, /* for WIFI_DIRECT */ + ACT_PUBLIC_GAS_INITIAL_REQ = 10, + ACT_PUBLIC_GAS_INITIAL_RSP = 11, + ACT_PUBLIC_GAS_COMEBACK_REQ = 12, + ACT_PUBLIC_GAS_COMEBACK_RSP = 13, + ACT_PUBLIC_TDLS_DISCOVERY_RSP = 14, + ACT_PUBLIC_LOCATION_TRACK = 15, + ACT_PUBLIC_QAB_REQ, + ACT_PUBLIC_QAB_RSP, + ACT_PUBLIC_QMF_POLICY, + ACT_PUBLIC_QMF_POLICY_CHANGE, + ACT_PUBLIC_QLOAD_REQ, + ACT_PUBLIC_QLOAD_REPORT, + ACT_PUBLIC_HCCA_TXOP_ADV, + ACT_PUBLIC_HCCA_TXOP_RSP, + ACT_PUBLIC_PUBLIC_KEY, + ACT_PUBLIC_CH_AVAILABILITY_QUERY, + ACT_PUBLIC_CH_SCHEDULE_MGMT, + ACT_PUBLIC_CONTACT_VERI_SIGNAL, + ACT_PUBLIC_GDD_ENABLE_REQ, + ACT_PUBLIC_GDD_ENABLE_RSP, + ACT_PUBLIC_NETWORK_CH_CONTROL, + ACT_PUBLIC_WHITE_SPACE_MAP_ANN, + ACT_PUBLIC_FTM_REQ, + ACT_PUBLIC_FTM, + ACT_PUBLIC_MAX +}; + +#ifdef CONFIG_TDLS +enum TDLS_ACTION_FIELD { + TDLS_SETUP_REQUEST = 0, + TDLS_SETUP_RESPONSE = 1, + TDLS_SETUP_CONFIRM = 2, + TDLS_TEARDOWN = 3, + TDLS_PEER_TRAFFIC_INDICATION = 4, + TDLS_CHANNEL_SWITCH_REQUEST = 5, + TDLS_CHANNEL_SWITCH_RESPONSE = 6, + TDLS_PEER_PSM_REQUEST = 7, + TDLS_PEER_PSM_RESPONSE = 8, + TDLS_PEER_TRAFFIC_RESPONSE = 9, + TDLS_DISCOVERY_REQUEST = 10, + TDLS_DISCOVERY_RESPONSE = 14, /* it's used in public action frame */ +}; + +#define TUNNELED_PROBE_REQ 15 +#define TUNNELED_PROBE_RSP 16 +#endif /* CONFIG_TDLS */ + +/* BACK action code */ +enum rtw_ieee80211_back_actioncode { + RTW_WLAN_ACTION_ADDBA_REQ = 0, + RTW_WLAN_ACTION_ADDBA_RESP = 1, + RTW_WLAN_ACTION_DELBA = 2, +}; + +/* HT features action code */ +enum rtw_ieee80211_ht_actioncode { + RTW_WLAN_ACTION_HT_NOTI_CHNL_WIDTH = 0, + RTW_WLAN_ACTION_HT_SM_PS = 1, + RTW_WLAN_ACTION_HT_PSMP = 2, + RTW_WLAN_ACTION_HT_SET_PCO_PHASE = 3, + RTW_WLAN_ACTION_HT_CSI = 4, + RTW_WLAN_ACTION_HT_NON_COMPRESS_BEAMFORMING = 5, + RTW_WLAN_ACTION_HT_COMPRESS_BEAMFORMING = 6, + RTW_WLAN_ACTION_HT_ASEL_FEEDBACK = 7, +}; + +/* BACK (block-ack) parties */ +enum rtw_ieee80211_back_parties { + RTW_WLAN_BACK_RECIPIENT = 0, + RTW_WLAN_BACK_INITIATOR = 1, + RTW_WLAN_BACK_TIMER = 2, +}; + +/*20/40 BSS Coexistence element */ +#define RTW_WLAN_20_40_BSS_COEX_INFO_REQ BIT(0) +#define RTW_WLAN_20_40_BSS_COEX_40MHZ_INTOL BIT(1) +#define RTW_WLAN_20_40_BSS_COEX_20MHZ_WIDTH_REQ BIT(2) +#define RTW_WLAN_20_40_BSS_COEX_OBSS_EXEMPT_REQ BIT(3) +#define RTW_WLAN_20_40_BSS_COEX_OBSS_EXEMPT_GRNT BIT(4) + +/* VHT features action code */ +enum rtw_ieee80211_vht_actioncode { + RTW_WLAN_ACTION_VHT_COMPRESSED_BEAMFORMING = 0, + RTW_WLAN_ACTION_VHT_GROUPID_MANAGEMENT = 1, + RTW_WLAN_ACTION_VHT_OPMODE_NOTIFICATION = 2, +}; + +#define OUI_MICROSOFT 0x0050f2 /* Microsoft (also used in Wi-Fi specs) + * 00:50:F2 */ +#ifndef PLATFORM_FREEBSD /* Baron BSD has defined */ + #define WME_OUI_TYPE 2 +#endif /* PLATFORM_FREEBSD */ +#define WME_OUI_SUBTYPE_INFORMATION_ELEMENT 0 +#define WME_OUI_SUBTYPE_PARAMETER_ELEMENT 1 +#define WME_OUI_SUBTYPE_TSPEC_ELEMENT 2 +#define WME_VERSION 1 + +#define WME_ACTION_CODE_SETUP_REQUEST 0 +#define WME_ACTION_CODE_SETUP_RESPONSE 1 +#define WME_ACTION_CODE_TEARDOWN 2 + +#define WME_SETUP_RESPONSE_STATUS_ADMISSION_ACCEPTED 0 +#define WME_SETUP_RESPONSE_STATUS_INVALID_PARAMETERS 1 +#define WME_SETUP_RESPONSE_STATUS_REFUSED 3 + +#define WME_TSPEC_DIRECTION_UPLINK 0 +#define WME_TSPEC_DIRECTION_DOWNLINK 1 +#define WME_TSPEC_DIRECTION_BI_DIRECTIONAL 3 + + +#define OUI_BROADCOM 0x00904c /* Broadcom (Epigram) */ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +#define OUI_REALTEK 0x00e04c /* Realtek */ +#endif +#define VENDOR_HT_CAPAB_OUI_TYPE 0x33 /* 00-90-4c:0x33 */ + +enum rtw_ieee80211_rann_flags { + RTW_RANN_FLAG_IS_GATE = 1 << 0, +}; + +/** + * enum rtw_ieee80211_preq_flags - mesh PREQ element flags + * + * @RTW_IEEE80211_PREQ_IS_GATE_FLAG: Gate Announcement subfield + * @RTW_IEEE80211_PREQ_PROACTIVE_PREP_FLAG: proactive PREP subfield + */ +enum rtw_ieee80211_preq_flags { + RTW_IEEE80211_PREQ_IS_GATE_FLAG = 1 << 0, + RTW_IEEE80211_PREQ_PROACTIVE_PREP_FLAG = 1 << 2, +}; + +/** + * enum rtw_ieee80211_preq_target_flags - mesh PREQ element per target flags + * + * @RTW_IEEE80211_PREQ_TO_FLAG: target only subfield + * @RTW_IEEE80211_PREQ_USN_FLAG: unknown target HWMP sequence number subfield + */ +enum rtw_ieee80211_preq_target_flags { + RTW_IEEE80211_PREQ_TO_FLAG = 1<<0, + RTW_IEEE80211_PREQ_USN_FLAG = 1<<2, +}; + +/** + * enum rtw_ieee80211_root_mode_identifier - root mesh STA mode identifier + * + * These attribute are used by dot11MeshHWMPRootMode to set root mesh STA mode + * + * @RTW_IEEE80211_ROOTMODE_NO_ROOT: the mesh STA is not a root mesh STA (default) + * @RTW_IEEE80211_ROOTMODE_ROOT: the mesh STA is a root mesh STA if greater than + * this value + * @RTW_IEEE80211_PROACTIVE_PREQ_NO_PREP: the mesh STA is a root mesh STA supports + * the proactive PREQ with proactive PREP subfield set to 0 + * @RTW_IEEE80211_PROACTIVE_PREQ_WITH_PREP: the mesh STA is a root mesh STA + * supports the proactive PREQ with proactive PREP subfield set to 1 + * @RTW_IEEE80211_PROACTIVE_RANN: the mesh STA is a root mesh STA supports + * the proactive RANN + */ +enum rtw_ieee80211_root_mode_identifier { + RTW_IEEE80211_ROOTMODE_NO_ROOT = 0, + RTW_IEEE80211_ROOTMODE_ROOT = 1, + RTW_IEEE80211_PROACTIVE_PREQ_NO_PREP = 2, + RTW_IEEE80211_PROACTIVE_PREQ_WITH_PREP = 3, + RTW_IEEE80211_PROACTIVE_RANN = 4, +}; + +/** + * enum rtw_ieee80211_channel_flags - channel flags + * + * Channel flags set by the regulatory control code. + * + * @RTW_IEEE80211_CHAN_DISABLED: This channel is disabled. + * @RTW_IEEE80211_CHAN_PASSIVE_SCAN: Only passive scanning is permitted + * on this channel. + * @RTW_IEEE80211_CHAN_NO_IBSS: IBSS is not allowed on this channel. + * @RTW_IEEE80211_CHAN_RADAR: Radar detection is required on this channel. + * @RTW_IEEE80211_CHAN_NO_HT40PLUS: extension channel above this channel + * is not permitted. + * @RTW_IEEE80211_CHAN_NO_HT40MINUS: extension channel below this channel + * is not permitted. + */ +enum rtw_ieee80211_channel_flags { + RTW_IEEE80211_CHAN_DISABLED = 1 << 0, + RTW_IEEE80211_CHAN_PASSIVE_SCAN = 1 << 1, + RTW_IEEE80211_CHAN_NO_IBSS = 1 << 2, + RTW_IEEE80211_CHAN_RADAR = 1 << 3, + RTW_IEEE80211_CHAN_NO_HT40PLUS = 1 << 4, + RTW_IEEE80211_CHAN_NO_HT40MINUS = 1 << 5, +}; + +#define RTW_IEEE80211_CHAN_NO_HT40 \ + (RTW_IEEE80211_CHAN_NO_HT40PLUS | RTW_IEEE80211_CHAN_NO_HT40MINUS) + +/* Represent channel details, subset of ieee80211_channel */ +struct rtw_ieee80211_channel { + /* enum ieee80211_band band; */ + /* u16 center_freq; */ + u16 hw_value; + u32 flags; + /* int max_antenna_gain; */ + /* int max_power; */ + /* int max_reg_power; */ + /* bool beacon_found; */ + /* u32 orig_flags; */ + /* int orig_mag; */ + /* int orig_mpwr; */ +}; + +#define CHAN_FMT \ + /*"band:%d, "*/ \ + /*"center_freq:%u, "*/ \ + "hw_value:%u, " \ + "flags:0x%08x" \ + /*"max_antenna_gain:%d\n"*/ \ + /*"max_power:%d\n"*/ \ + /*"max_reg_power:%d\n"*/ \ + /*"beacon_found:%u\n"*/ \ + /*"orig_flags:0x%08x\n"*/ \ + /*"orig_mag:%d\n"*/ \ + /*"orig_mpwr:%d\n"*/ + +#define CHAN_ARG(channel) \ + /*(channel)->band*/ \ + /*, (channel)->center_freq*/ \ + (channel)->hw_value \ + , (channel)->flags \ + /*, (channel)->max_antenna_gain*/ \ + /*, (channel)->max_power*/ \ + /*, (channel)->max_reg_power*/ \ + /*, (channel)->beacon_found*/ \ + /*, (channel)->orig_flags*/ \ + /*, (channel)->orig_mag*/ \ + /*, (channel)->orig_mpwr*/ \ + +/* Parsed Information Elements */ +struct rtw_ieee802_11_elems { + u8 *ssid; + u8 ssid_len; + u8 *supp_rates; + u8 supp_rates_len; + u8 *fh_params; + u8 fh_params_len; + u8 *ds_params; + u8 ds_params_len; + u8 *cf_params; + u8 cf_params_len; + u8 *tim; + u8 tim_len; + u8 *ibss_params; + u8 ibss_params_len; + u8 *challenge; + u8 challenge_len; + u8 *erp_info; + u8 erp_info_len; + u8 *ext_supp_rates; + u8 ext_supp_rates_len; + u8 *wpa_ie; + u8 wpa_ie_len; + u8 *rsn_ie; + u8 rsn_ie_len; + u8 *wme; + u8 wme_len; + u8 *wme_tspec; + u8 wme_tspec_len; + u8 *wps_ie; + u8 wps_ie_len; + u8 *power_cap; + u8 power_cap_len; + u8 *supp_channels; + u8 supp_channels_len; + u8 *mdie; + u8 mdie_len; + u8 *ftie; + u8 ftie_len; + u8 *timeout_int; + u8 timeout_int_len; + u8 *ht_capabilities; + u8 ht_capabilities_len; + u8 *ht_operation; + u8 ht_operation_len; + u8 *vendor_ht_cap; + u8 vendor_ht_cap_len; + u8 *vht_capabilities; + u8 vht_capabilities_len; + u8 *vht_operation; + u8 vht_operation_len; + u8 *vht_op_mode_notify; + u8 vht_op_mode_notify_len; + u8 *rm_en_cap; + u8 rm_en_cap_len; +#ifdef CONFIG_RTW_MESH + u8 *preq; + u8 preq_len; + u8 *prep; + u8 prep_len; + u8 *perr; + u8 perr_len; + u8 *rann; + u8 rann_len; +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + u8 *tbtx_cap; + u8 tbtx_cap_len; +#endif +}; + +typedef enum { ParseOK = 0, ParseUnknown = 1, ParseFailed = -1 } ParseRes; + +ParseRes rtw_ieee802_11_parse_elems(u8 *start, uint len, + struct rtw_ieee802_11_elems *elems, + int show_errors); + +u8 *rtw_set_fixed_ie(unsigned char *pbuf, unsigned int len, unsigned char *source, unsigned int *frlen); +u8 *rtw_set_ie(u8 *pbuf, sint index, uint len, const u8 *source, uint *frlen); + +enum secondary_ch_offset { + SCN = 0, /* no secondary channel */ + SCA = 1, /* secondary channel above */ + SCB = 3, /* secondary channel below */ +}; +u8 secondary_ch_offset_to_hal_ch_offset(u8 ch_offset); +u8 hal_ch_offset_to_secondary_ch_offset(u8 ch_offset); +u8 *rtw_set_ie_ch_switch(u8 *buf, u32 *buf_len, u8 ch_switch_mode, u8 new_ch, u8 ch_switch_cnt); +u8 *rtw_set_ie_secondary_ch_offset(u8 *buf, u32 *buf_len, u8 secondary_ch_offset); +u8 *rtw_set_ie_mesh_ch_switch_parm(u8 *buf, u32 *buf_len, u8 ttl, u8 flags, u16 reason, u16 precedence); + +u8 *rtw_get_ie(const u8 *pbuf, sint index, sint *len, sint limit); +u8 rtw_update_rate_bymode(WLAN_BSSID_EX *pbss_network, u32 mode); + +u8 *rtw_get_ie_ex(const u8 *in_ie, uint in_len, u8 eid, const u8 *oui, u8 oui_len, u8 *ie, uint *ielen); +int rtw_ies_remove_ie(u8 *ies, uint *ies_len, uint offset, u8 eid, u8 *oui, u8 oui_len); + +void rtw_set_supported_rate(u8 *SupportedRates, uint mode) ; + +#define GET_RSN_CAP_MFP_OPTION(cap) LE_BITS_TO_2BYTE(((u8 *)(cap)), 6, 2) + +#define MFP_NO 0 +#define MFP_INVALID 1 +#define MFP_OPTIONAL 2 +#define MFP_REQUIRED 3 + +struct rsne_info { + u8 *gcs; + u16 pcs_cnt; + u8 *pcs_list; + u16 akm_cnt; + u8 *akm_list; + u8 *cap; + u16 pmkid_cnt; + u8 *pmkid_list; + u8 *gmcs; + + u8 err; +}; +int rtw_rsne_info_parse(const u8 *ie, uint ie_len, struct rsne_info *info); + +unsigned char *rtw_get_wpa_ie(unsigned char *pie, int *wpa_ie_len, int limit); +unsigned char *rtw_get_wpa2_ie(unsigned char *pie, int *rsn_ie_len, int limit); +int rtw_get_wpa_cipher_suite(u8 *s); +int rtw_get_rsn_cipher_suite(u8 *s); +int rtw_get_wapi_ie(u8 *in_ie, uint in_len, u8 *wapi_ie, u16 *wapi_len); +int rtw_parse_wpa_ie(u8 *wpa_ie, int wpa_ie_len, int *group_cipher, int *pairwise_cipher, u32 *akm); +int rtw_parse_wpa2_ie(u8 *wpa_ie, int wpa_ie_len, int *group_cipher, int *pairwise_cipher, int *gmcs, u32 *akm, u8 *mfp_opt); + +int rtw_get_sec_ie(u8 *in_ie, uint in_len, u8 *rsn_ie, u16 *rsn_len, u8 *wpa_ie, u16 *wpa_len); + +u8 rtw_is_wps_ie(u8 *ie_ptr, uint *wps_ielen); +u8 *rtw_get_wps_ie_from_scan_queue(u8 *in_ie, uint in_len, u8 *wps_ie, uint *wps_ielen, enum bss_type frame_type); +u8 *rtw_get_wps_ie(const u8 *in_ie, uint in_len, u8 *wps_ie, uint *wps_ielen); +u8 *rtw_get_wps_attr(u8 *wps_ie, uint wps_ielen, u16 target_attr_id , u8 *buf_attr, u32 *len_attr); +u8 *rtw_get_wps_attr_content(u8 *wps_ie, uint wps_ielen, u16 target_attr_id , u8 *buf_content, uint *len_content); + +u8 *rtw_get_owe_ie(const u8 *in_ie, uint in_len, u8 *owe_ie, uint *owe_ielen); + +/** + * for_each_ie - iterate over continuous IEs + * @ie: + * @buf: + * @buf_len: + */ +#define for_each_ie(ie, buf, buf_len) \ + for (ie = (void *)buf; (((u8 *)ie) - ((u8 *)buf) + 1) < buf_len; ie = (void *)(((u8 *)ie) + *(((u8 *)ie)+1) + 2)) + +void dump_ies(void *sel, const u8 *buf, u32 buf_len); +#ifdef CONFIG_RTW_DEBUG + +#ifdef CONFIG_80211N_HT +#define HT_SC_OFFSET_MAX 4 +extern const char *const _ht_sc_offset_str[]; +#define ht_sc_offset_str(sc) (((sc) >= HT_SC_OFFSET_MAX) ? _ht_sc_offset_str[2] : _ht_sc_offset_str[(sc)]) + +void dump_ht_cap_ie_content(void *sel, const u8 *buf, u32 buf_len); +#endif + +void dump_wps_ie(void *sel, const u8 *ie, u32 ie_len); +#endif /* CONFIG_RTW_DEBUG */ + +void rtw_ies_get_chbw(u8 *ies, int ies_len, u8 *ch, u8 *bw, u8 *offset, u8 ht, u8 vht); + +void rtw_bss_get_chbw(WLAN_BSSID_EX *bss, u8 *ch, u8 *bw, u8 *offset, u8 ht, u8 vht); + +bool rtw_is_chbw_grouped(u8 ch_a, u8 bw_a, u8 offset_a + , u8 ch_b, u8 bw_b, u8 offset_b); +void rtw_sync_chbw(u8 *req_ch, u8 *req_bw, u8 *req_offset + , u8 *g_ch, u8 *g_bw, u8 *g_offset); + +#ifdef CONFIG_P2P +u32 rtw_get_p2p_merged_ies_len(u8 *in_ie, u32 in_len); +int rtw_p2p_merge_ies(u8 *in_ie, u32 in_len, u8 *merge_ie); +#ifdef CONFIG_RTW_DEBUG +void dump_p2p_ie(void *sel, const u8 *ie, u32 ie_len); +#endif +u8 *rtw_get_p2p_ie(const u8 *in_ie, int in_len, u8 *p2p_ie, uint *p2p_ielen); +u8 *rtw_get_p2p_attr(u8 *p2p_ie, uint p2p_ielen, u8 target_attr_id, u8 *buf_attr, u32 *len_attr); +u8 *rtw_get_p2p_attr_content(u8 *p2p_ie, uint p2p_ielen, u8 target_attr_id, u8 *buf_content, uint *len_content); +u32 rtw_set_p2p_attr_content(u8 *pbuf, u8 attr_id, u16 attr_len, u8 *pdata_attr); +uint rtw_del_p2p_ie(u8 *ies, uint ies_len_ori, const char *msg); +uint rtw_del_p2p_attr(u8 *ie, uint ielen_ori, u8 attr_id); +u8 *rtw_bss_ex_get_p2p_ie(WLAN_BSSID_EX *bss_ex, u8 *p2p_ie, uint *p2p_ielen); +void rtw_bss_ex_del_p2p_ie(WLAN_BSSID_EX *bss_ex); +void rtw_bss_ex_del_p2p_attr(WLAN_BSSID_EX *bss_ex, u8 attr_id); +#endif /* CONFIG_P2P */ + +uint rtw_del_wfd_ie(u8 *ies, uint ies_len_ori, const char *msg); +void rtw_bss_ex_del_wfd_ie(WLAN_BSSID_EX *bss_ex); +#ifdef CONFIG_WFD +#ifdef CONFIG_RTW_DEBUG +void dump_wfd_ie(void *sel, const u8 *ie, u32 ie_len); +#endif +u8 *rtw_get_wfd_ie(const u8 *in_ie, int in_len, u8 *wfd_ie, uint *wfd_ielen); +u8 *rtw_get_wfd_attr(u8 *wfd_ie, uint wfd_ielen, u8 target_attr_id, u8 *buf_attr, u32 *len_attr); +u8 *rtw_get_wfd_attr_content(u8 *wfd_ie, uint wfd_ielen, u8 target_attr_id, u8 *buf_content, uint *len_content); +uint rtw_del_wfd_attr(u8 *ie, uint ielen_ori, u8 attr_id); +u8 *rtw_bss_ex_get_wfd_ie(WLAN_BSSID_EX *bss_ex, u8 *wfd_ie, uint *wfd_ielen); +void rtw_bss_ex_del_wfd_attr(WLAN_BSSID_EX *bss_ex, u8 attr_id); +#endif + +#define MULTI_AP_SUB_ELEM_TYPE 0x06 +#define MULTI_AP_TEAR_DOWN BIT(4) +#define MULTI_AP_FRONTHAUL_BSS BIT(5) +#define MULTI_AP_BACKHAUL_BSS BIT(6) +#define MULTI_AP_BACKHAUL_STA BIT(7) +#ifdef CONFIG_RTW_MULTI_AP +void dump_multi_ap_ie(void *sel, const u8 *ie, u32 ie_len); +u8 rtw_get_multi_ap_ie_ext(const u8 *ies, int ies_len); +u8 *rtw_set_multi_ap_ie_ext(u8 *pbuf, uint *frlen, u8 val); +#endif + +uint rtw_get_rateset_len(u8 *rateset); + +struct registry_priv; +int rtw_generate_ie(struct registry_priv *pregistrypriv); + +int rtw_get_bit_value_from_ieee_value(u8 val); + +uint rtw_is_cckrates_included(u8 *rate); + +uint rtw_is_cckratesonly_included(u8 *rate); +uint rtw_get_cckrate_size(u8 *rate,u32 rate_length); +int rtw_check_network_type(unsigned char *rate, int ratelen, int channel); + +u8 rtw_check_invalid_mac_address(u8 *mac_addr, u8 check_local_bit); +void rtw_macaddr_cfg(u8 *out, const u8 *hw_mac_addr); + +u16 rtw_ht_mcs_rate(u8 bw_40MHz, u8 short_GI, unsigned char *MCS_rate); +u8 rtw_ht_mcsset_to_nss(u8 *supp_mcs_set); +u32 rtw_ht_mcs_set_to_bitmap(u8 *mcs_set, u8 nss); + +int rtw_action_frame_parse(const u8 *frame, u32 frame_len, u8 *category, u8 *action); +const char *action_public_str(u8 action); + +u8 key_2char2num(u8 hch, u8 lch); +u8 str_2char2num(u8 hch, u8 lch); +void macstr2num(u8 *dst, u8 *src); +u8 convert_ip_addr(u8 hch, u8 mch, u8 lch); +int wifirate2_ratetbl_inx(unsigned char rate); + + +#endif /* IEEE80211_H */ diff --git a/include/ieee80211_ext.h b/include/ieee80211_ext.h new file mode 100644 index 0000000..4965863 --- /dev/null +++ b/include/ieee80211_ext.h @@ -0,0 +1,312 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __IEEE80211_EXT_H +#define __IEEE80211_EXT_H + +#include +#include +#include + +#define WMM_OUI_TYPE 2 +#define WMM_OUI_SUBTYPE_INFORMATION_ELEMENT 0 +#define WMM_OUI_SUBTYPE_PARAMETER_ELEMENT 1 +#define WMM_OUI_SUBTYPE_TSPEC_ELEMENT 2 +#define WMM_VERSION 1 + +#define WPA_PROTO_WPA BIT(0) +#define WPA_PROTO_RSN BIT(1) + +#define WPA_KEY_MGMT_IEEE8021X BIT(0) +#define WPA_KEY_MGMT_PSK BIT(1) +#define WPA_KEY_MGMT_NONE BIT(2) +#define WPA_KEY_MGMT_IEEE8021X_NO_WPA BIT(3) +#define WPA_KEY_MGMT_WPA_NONE BIT(4) + + +#define WPA_CAPABILITY_PREAUTH BIT(0) +#define WPA_CAPABILITY_MGMT_FRAME_PROTECTION BIT(6) +#define WPA_CAPABILITY_PEERKEY_ENABLED BIT(9) + + +#define PMKID_LEN 16 + + +#ifdef PLATFORM_LINUX +struct wpa_ie_hdr { + u8 elem_id; + u8 len; + u8 oui[4]; /* 24-bit OUI followed by 8-bit OUI type */ + u8 version[2]; /* little endian */ +} __attribute__((packed)); + +struct rsn_ie_hdr { + u8 elem_id; /* WLAN_EID_RSN */ + u8 len; + u8 version[2]; /* little endian */ +} __attribute__((packed)); + +struct wme_ac_parameter { +#if defined(CONFIG_LITTLE_ENDIAN) + /* byte 1 */ + u8 aifsn:4, + acm:1, + aci:2, + reserved:1; + + /* byte 2 */ + u8 eCWmin:4, + eCWmax:4; +#elif defined(CONFIG_BIG_ENDIAN) + /* byte 1 */ + u8 reserved:1, + aci:2, + acm:1, + aifsn:4; + + /* byte 2 */ + u8 eCWmax:4, + eCWmin:4; +#else +#error "Please fix " +#endif + + /* bytes 3 & 4 */ + u16 txopLimit; +} __attribute__((packed)); + +struct wme_parameter_element { + /* required fields for WME version 1 */ + u8 oui[3]; + u8 oui_type; + u8 oui_subtype; + u8 version; + u8 acInfo; + u8 reserved; + struct wme_ac_parameter ac[4]; + +} __attribute__((packed)); + +#endif + +#define WPA_PUT_LE16(a, val) \ + do { \ + (a)[1] = ((u16) (val)) >> 8; \ + (a)[0] = ((u16) (val)) & 0xff; \ + } while (0) + +#define WPA_PUT_BE32(a, val) \ + do { \ + (a)[0] = (u8) ((((u32) (val)) >> 24) & 0xff); \ + (a)[1] = (u8) ((((u32) (val)) >> 16) & 0xff); \ + (a)[2] = (u8) ((((u32) (val)) >> 8) & 0xff); \ + (a)[3] = (u8) (((u32) (val)) & 0xff); \ + } while (0) + +#define WPA_PUT_LE32(a, val) \ + do { \ + (a)[3] = (u8) ((((u32) (val)) >> 24) & 0xff); \ + (a)[2] = (u8) ((((u32) (val)) >> 16) & 0xff); \ + (a)[1] = (u8) ((((u32) (val)) >> 8) & 0xff); \ + (a)[0] = (u8) (((u32) (val)) & 0xff); \ + } while (0) + +#define RSN_SELECTOR_PUT(a, val) WPA_PUT_BE32((u8 *) (a), (val)) +/* #define RSN_SELECTOR_PUT(a, val) WPA_PUT_LE32((u8 *) (a), (val)) */ + + + +/* Action category code */ +enum ieee80211_category { + WLAN_CATEGORY_SPECTRUM_MGMT = 0, + WLAN_CATEGORY_QOS = 1, + WLAN_CATEGORY_DLS = 2, + WLAN_CATEGORY_BACK = 3, + WLAN_CATEGORY_HT = 7, + WLAN_CATEGORY_WMM = 17, +}; + +/* SPECTRUM_MGMT action code */ +enum ieee80211_spectrum_mgmt_actioncode { + WLAN_ACTION_SPCT_MSR_REQ = 0, + WLAN_ACTION_SPCT_MSR_RPRT = 1, + WLAN_ACTION_SPCT_TPC_REQ = 2, + WLAN_ACTION_SPCT_TPC_RPRT = 3, + WLAN_ACTION_SPCT_CHL_SWITCH = 4, + WLAN_ACTION_SPCT_EXT_CHL_SWITCH = 5, +}; + +/* BACK action code */ +enum ieee80211_back_actioncode { + WLAN_ACTION_ADDBA_REQ = 0, + WLAN_ACTION_ADDBA_RESP = 1, + WLAN_ACTION_DELBA = 2, +}; + +/* HT features action code */ +enum ieee80211_ht_actioncode { + WLAN_ACTION_NOTIFY_CH_WIDTH = 0, + WLAN_ACTION_SM_PS = 1, + WLAN_ACTION_PSPM = 2, + WLAN_ACTION_PCO_PHASE = 3, + WLAN_ACTION_MIMO_CSI_MX = 4, + WLAN_ACTION_MIMO_NONCP_BF = 5, + WLAN_ACTION_MIMP_CP_BF = 6, + WLAN_ACTION_ASEL_INDICATES_FB = 7, + WLAN_ACTION_HI_INFO_EXCHG = 8, +}; + +/* BACK (block-ack) parties */ +enum ieee80211_back_parties { + WLAN_BACK_RECIPIENT = 0, + WLAN_BACK_INITIATOR = 1, + WLAN_BACK_TIMER = 2, +}; + +#ifdef PLATFORM_LINUX + +struct ieee80211_mgmt { + u16 frame_control; + u16 duration; + u8 da[6]; + u8 sa[6]; + u8 bssid[6]; + u16 seq_ctrl; + union { + struct { + u16 auth_alg; + u16 auth_transaction; + u16 status_code; + /* possibly followed by Challenge text */ + u8 variable[0]; + } __attribute__((packed)) auth; + struct { + u16 reason_code; + } __attribute__((packed)) deauth; + struct { + u16 capab_info; + u16 listen_interval; + /* followed by SSID and Supported rates */ + u8 variable[0]; + } __attribute__((packed)) assoc_req; + struct { + u16 capab_info; + u16 status_code; + u16 aid; + /* followed by Supported rates */ + u8 variable[0]; + } __attribute__((packed)) assoc_resp, reassoc_resp; + struct { + u16 capab_info; + u16 listen_interval; + u8 current_ap[6]; + /* followed by SSID and Supported rates */ + u8 variable[0]; + } __attribute__((packed)) reassoc_req; + struct { + u16 reason_code; + } __attribute__((packed)) disassoc; + struct { + __le64 timestamp; + u16 beacon_int; + u16 capab_info; + /* followed by some of SSID, Supported rates, + * FH Params, DS Params, CF Params, IBSS Params, TIM */ + u8 variable[0]; + } __attribute__((packed)) beacon; + struct { + /* only variable items: SSID, Supported rates */ + u8 variable[0]; + } __attribute__((packed)) probe_req; + struct { + __le64 timestamp; + u16 beacon_int; + u16 capab_info; + /* followed by some of SSID, Supported rates, + * FH Params, DS Params, CF Params, IBSS Params */ + u8 variable[0]; + } __attribute__((packed)) probe_resp; + struct { + u8 category; + union { + struct { + u8 action_code; + u8 dialog_token; + u8 status_code; + u8 variable[0]; + } __attribute__((packed)) wme_action; +#if 0 + struct { + u8 action_code; + u8 element_id; + u8 length; + struct ieee80211_channel_sw_ie sw_elem; + } __attribute__((packed)) chan_switch; + struct { + u8 action_code; + u8 dialog_token; + u8 element_id; + u8 length; + struct ieee80211_msrment_ie msr_elem; + } __attribute__((packed)) measurement; +#endif + struct { + u8 action_code; + u8 dialog_token; + u16 capab; + u16 timeout; + u16 start_seq_num; + } __attribute__((packed)) addba_req; + struct { + u8 action_code; + u8 dialog_token; + u16 status; + u16 capab; + u16 timeout; + } __attribute__((packed)) addba_resp; + struct { + u8 action_code; + u16 params; + u16 reason_code; + } __attribute__((packed)) delba; + struct { + u8 action_code; + /* capab_info for open and confirm, + * reason for close + */ + u16 aux; + /* Followed in plink_confirm by status + * code, AID and supported rates, + * and directly by supported rates in + * plink_open and plink_close + */ + u8 variable[0]; + } __attribute__((packed)) plink_action; + struct { + u8 action_code; + u8 variable[0]; + } __attribute__((packed)) mesh_action; + } __attribute__((packed)) u; + } __attribute__((packed)) action; + } __attribute__((packed)) u; +} __attribute__((packed)); + +#endif + +/* mgmt header + 1 byte category code */ +#define IEEE80211_MIN_ACTION_SIZE FIELD_OFFSET(struct ieee80211_mgmt, u.action.u) + + + +#endif diff --git a/include/if_ether.h b/include/if_ether.h new file mode 100644 index 0000000..a3007c4 --- /dev/null +++ b/include/if_ether.h @@ -0,0 +1,106 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef _LINUX_IF_ETHER_H +#define _LINUX_IF_ETHER_H + +/* + * IEEE 802.3 Ethernet magic constants. The frame sizes omit the preamble + * and FCS/CRC (frame check sequence). + */ + +#define ETH_ALEN 6 /* Octets in one ethernet addr */ +#define ETH_HLEN 14 /* Total octets in header. */ +#define ETH_ZLEN 60 /* Min. octets in frame sans FCS */ +#define ETH_DATA_LEN 1500 /* Max. octets in payload */ +#define ETH_FRAME_LEN 1514 /* Max. octets in frame sans FCS */ + +/* + * These are the defined Ethernet Protocol ID's. + */ + +#define ETH_P_LOOP 0x0060 /* Ethernet Loopback packet */ +#define ETH_P_PUP 0x0200 /* Xerox PUP packet */ +#define ETH_P_PUPAT 0x0201 /* Xerox PUP Addr Trans packet */ +#define ETH_P_IP 0x0800 /* Internet Protocol packet */ +#define ETH_P_X25 0x0805 /* CCITT X.25 */ +#define ETH_P_ARP 0x0806 /* Address Resolution packet */ +#define ETH_P_BPQ 0x08FF /* G8BPQ AX.25 Ethernet Packet [ NOT AN OFFICIALLY REGISTERED ID ] */ +#define ETH_P_IEEEPUP 0x0a00 /* Xerox IEEE802.3 PUP packet */ +#define ETH_P_IEEEPUPAT 0x0a01 /* Xerox IEEE802.3 PUP Addr Trans packet */ +#define ETH_P_DEC 0x6000 /* DEC Assigned proto */ +#define ETH_P_DNA_DL 0x6001 /* DEC DNA Dump/Load */ +#define ETH_P_DNA_RC 0x6002 /* DEC DNA Remote Console */ +#define ETH_P_DNA_RT 0x6003 /* DEC DNA Routing */ +#define ETH_P_LAT 0x6004 /* DEC LAT */ +#define ETH_P_DIAG 0x6005 /* DEC Diagnostics */ +#define ETH_P_CUST 0x6006 /* DEC Customer use */ +#define ETH_P_SCA 0x6007 /* DEC Systems Comms Arch */ +#define ETH_P_RARP 0x8035 /* Reverse Addr Res packet */ +#define ETH_P_ATALK 0x809B /* Appletalk DDP */ +#define ETH_P_AARP 0x80F3 /* Appletalk AARP */ +#define ETH_P_8021Q 0x8100 /* 802.1Q VLAN Extended Header */ +#define ETH_P_IPX 0x8137 /* IPX over DIX */ +#define ETH_P_IPV6 0x86DD /* IPv6 over bluebook */ +#define ETH_P_PPP_DISC 0x8863 /* PPPoE discovery messages */ +#define ETH_P_PPP_SES 0x8864 /* PPPoE session messages */ +#define ETH_P_ATMMPOA 0x884c /* MultiProtocol Over ATM */ +#define ETH_P_ATMFATE 0x8884 /* Frame-based ATM Transport + * over Ethernet + */ + +/* + * Non DIX types. Won't clash for 1500 types. + */ + +#define ETH_P_802_3 0x0001 /* Dummy type for 802.3 frames */ +#define ETH_P_AX25 0x0002 /* Dummy protocol id for AX.25 */ +#define ETH_P_ALL 0x0003 /* Every packet (be careful!!!) */ +#define ETH_P_802_2 0x0004 /* 802.2 frames */ +#define ETH_P_SNAP 0x0005 /* Internal only */ +#define ETH_P_DDCMP 0x0006 /* DEC DDCMP: Internal only */ +#define ETH_P_WAN_PPP 0x0007 /* Dummy type for WAN PPP frames*/ +#define ETH_P_PPP_MP 0x0008 /* Dummy type for PPP MP frames */ +#define ETH_P_LOCALTALK 0x0009 /* Localtalk pseudo type */ +#define ETH_P_PPPTALK 0x0010 /* Dummy type for Atalk over PPP*/ +#define ETH_P_TR_802_2 0x0011 /* 802.2 frames */ +#define ETH_P_MOBITEX 0x0015 /* Mobitex (kaz@cafe.net) */ +#define ETH_P_CONTROL 0x0016 /* Card specific control frames */ +#define ETH_P_IRDA 0x0017 /* Linux-IrDA */ +#define ETH_P_ECONET 0x0018 /* Acorn Econet */ + +/* + * This is an Ethernet frame header. + */ + +struct ethhdr { + unsigned char h_dest[ETH_ALEN]; /* destination eth addr */ + unsigned char h_source[ETH_ALEN]; /* source ether addr */ + unsigned short h_proto; /* packet type ID field */ +}; + +struct _vlan { + unsigned short h_vlan_TCI; /* Encapsulates priority and VLAN ID */ + unsigned short h_vlan_encapsulated_proto; +}; + + + +#define get_vlan_id(pvlan) ((ntohs((unsigned short)pvlan->h_vlan_TCI)) & 0xfff) +#define get_vlan_priority(pvlan) ((ntohs((unsigned short)pvlan->h_vlan_TCI))>>13) +#define get_vlan_encap_proto(pvlan) (ntohs((unsigned short)pvlan->h_vlan_encapsulated_proto)) + + +#endif /* _LINUX_IF_ETHER_H */ diff --git a/include/ip.h b/include/ip.h new file mode 100644 index 0000000..4feb98f --- /dev/null +++ b/include/ip.h @@ -0,0 +1,135 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _LINUX_IP_H +#define _LINUX_IP_H + +/* SOL_IP socket options */ + +#define IPTOS_TOS_MASK 0x1E +#define IPTOS_TOS(tos) ((tos)&IPTOS_TOS_MASK) +#define IPTOS_LOWDELAY 0x10 +#define IPTOS_THROUGHPUT 0x08 +#define IPTOS_RELIABILITY 0x04 +#define IPTOS_MINCOST 0x02 + +#define IPTOS_PREC_MASK 0xE0 +#define IPTOS_PREC(tos) ((tos)&IPTOS_PREC_MASK) +#define IPTOS_PREC_NETCONTROL 0xe0 +#define IPTOS_PREC_INTERNETCONTROL 0xc0 +#define IPTOS_PREC_CRITIC_ECP 0xa0 +#define IPTOS_PREC_FLASHOVERRIDE 0x80 +#define IPTOS_PREC_FLASH 0x60 +#define IPTOS_PREC_IMMEDIATE 0x40 +#define IPTOS_PREC_PRIORITY 0x20 +#define IPTOS_PREC_ROUTINE 0x00 + + +/* IP options */ +#define IPOPT_COPY 0x80 +#define IPOPT_CLASS_MASK 0x60 +#define IPOPT_NUMBER_MASK 0x1f + +#define IPOPT_COPIED(o) ((o)&IPOPT_COPY) +#define IPOPT_CLASS(o) ((o)&IPOPT_CLASS_MASK) +#define IPOPT_NUMBER(o) ((o)&IPOPT_NUMBER_MASK) + +#define IPOPT_CONTROL 0x00 +#define IPOPT_RESERVED1 0x20 +#define IPOPT_MEASUREMENT 0x40 +#define IPOPT_RESERVED2 0x60 + +#define IPOPT_END (0 | IPOPT_CONTROL) +#define IPOPT_NOOP (1 | IPOPT_CONTROL) +#define IPOPT_SEC (2 | IPOPT_CONTROL | IPOPT_COPY) +#define IPOPT_LSRR (3 | IPOPT_CONTROL | IPOPT_COPY) +#define IPOPT_TIMESTAMP (4 | IPOPT_MEASUREMENT) +#define IPOPT_RR (7 | IPOPT_CONTROL) +#define IPOPT_SID (8 | IPOPT_CONTROL | IPOPT_COPY) +#define IPOPT_SSRR (9 | IPOPT_CONTROL | IPOPT_COPY) +#define IPOPT_RA (20 | IPOPT_CONTROL | IPOPT_COPY) + +#define IPVERSION 4 +#define MAXTTL 255 +#define IPDEFTTL 64 + +/* struct timestamp, struct route and MAX_ROUTES are removed. + + REASONS: it is clear that nobody used them because: + - MAX_ROUTES value was wrong. + - "struct route" was wrong. + - "struct timestamp" had fatally misaligned bitfields and was completely unusable. + */ + +#define IPOPT_OPTVAL 0 +#define IPOPT_OLEN 1 +#define IPOPT_OFFSET 2 +#define IPOPT_MINOFF 4 +#define MAX_IPOPTLEN 40 +#define IPOPT_NOP IPOPT_NOOP +#define IPOPT_EOL IPOPT_END +#define IPOPT_TS IPOPT_TIMESTAMP + +#define IPOPT_TS_TSONLY 0 /* timestamps only */ +#define IPOPT_TS_TSANDADDR 1 /* timestamps and addresses */ +#define IPOPT_TS_PRESPEC 3 /* specified modules only */ + +#ifdef PLATFORM_LINUX + +struct ip_options { + __u32 faddr; /* Saved first hop address */ + unsigned char optlen; + unsigned char srr; + unsigned char rr; + unsigned char ts; + unsigned char is_setbyuser:1, /* Set by setsockopt? */ + is_data:1, /* Options in __data, rather than skb */ + is_strictroute:1, /* Strict source route */ + srr_is_hit:1, /* Packet destination addr was our one */ + is_changed:1, /* IP checksum more not valid */ + rr_needaddr:1, /* Need to record addr of outgoing dev */ + ts_needtime:1, /* Need to record timestamp */ + ts_needaddr:1; /* Need to record addr of outgoing dev */ + unsigned char router_alert; + unsigned char __pad1; + unsigned char __pad2; + unsigned char __data[0]; +}; + +#define optlength(opt) (sizeof(struct ip_options) + opt->optlen) +#endif + +struct iphdr { +#if defined(__LITTLE_ENDIAN_BITFIELD) + __u8 ihl:4, + version:4; +#elif defined (__BIG_ENDIAN_BITFIELD) + __u8 version:4, + ihl:4; +#else +#error "Please fix " +#endif + __u8 tos; + __u16 tot_len; + __u16 id; + __u16 frag_off; + __u8 ttl; + __u8 protocol; + __u16 check; + __u32 saddr; + __u32 daddr; + /*The options start here. */ +}; + +#endif /* _LINUX_IP_H */ diff --git a/include/linux/wireless.h b/include/linux/wireless.h new file mode 100644 index 0000000..c7f4a6c --- /dev/null +++ b/include/linux/wireless.h @@ -0,0 +1,87 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef _LINUX_WIRELESS_H +#define _LINUX_WIRELESS_H + +/***************************** INCLUDES *****************************/ + +#if 0 + #include /* for __u* and __s* typedefs */ + #include /* for "struct sockaddr" et al */ + #include /* for IFNAMSIZ and co... */ +#else + #define __user + /* typedef uint16_t __u16; */ + #include /* for "struct sockaddr" et al */ + #include /* for IFNAMSIZ and co... */ +#endif + +/****************************** TYPES ******************************/ +#ifdef CONFIG_COMPAT +struct compat_iw_point { + compat_caddr_t pointer; + __u16 length; + __u16 flags; +}; +#endif +/* --------------------------- SUBTYPES --------------------------- */ +/* + * For all data larger than 16 octets, we need to use a + * pointer to memory allocated in user space. + */ +struct iw_point { + void __user *pointer; /* Pointer to the data (in user space) */ + __u16 length; /* number of fields or size in bytes */ + __u16 flags; /* Optional params */ +}; + + +/* ------------------------ IOCTL REQUEST ------------------------ */ +/* + * This structure defines the payload of an ioctl, and is used + * below. + * + * Note that this structure should fit on the memory footprint + * of iwreq (which is the same as ifreq), which mean a max size of + * 16 octets = 128 bits. Warning, pointers might be 64 bits wide... + * You should check this when increasing the structures defined + * above in this file... + */ +union iwreq_data { + /* Config - generic */ + char name[IFNAMSIZ]; + /* Name : used to verify the presence of wireless extensions. + * Name of the protocol/provider... */ + + struct iw_point data; /* Other large parameters */ +}; + +/* + * The structure to exchange data for ioctl. + * This structure is the same as 'struct ifreq', but (re)defined for + * convenience... + * Do I need to remind you about structure size (32 octets) ? + */ +struct iwreq { + union { + char ifrn_name[IFNAMSIZ]; /* if name, e.g. "eth0" */ + } ifr_ifrn; + + /* Data part (defined just above) */ + union iwreq_data u; +}; + +#endif /* _LINUX_WIRELESS_H */ diff --git a/include/mlme_osdep.h b/include/mlme_osdep.h new file mode 100644 index 0000000..131eb09 --- /dev/null +++ b/include/mlme_osdep.h @@ -0,0 +1,25 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __MLME_OSDEP_H_ +#define __MLME_OSDEP_H_ + +extern void rtw_os_indicate_disconnect(_adapter *adapter, u16 reason, u8 locally_generated); +extern void rtw_os_indicate_connect(_adapter *adapter); +void rtw_os_indicate_scan_done(_adapter *padapter, bool aborted); +extern void rtw_report_sec_ie(_adapter *adapter, u8 authmode, u8 *sec_ie); + +void rtw_reset_securitypriv(_adapter *adapter); + +#endif /* _MLME_OSDEP_H_ */ diff --git a/include/nic_spec.h b/include/nic_spec.h new file mode 100644 index 0000000..913ef9b --- /dev/null +++ b/include/nic_spec.h @@ -0,0 +1,41 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#ifndef __NIC_SPEC_H__ +#define __NIC_SPEC_H__ + +#include + +#define RTL8711_MCTRL_ (0x20000) +#define RTL8711_UART_ (0x30000) +#define RTL8711_TIMER_ (0x40000) +#define RTL8711_FINT_ (0x50000) +#define RTL8711_HINT_ (0x50000) +#define RTL8711_GPIO_ (0x60000) +#define RTL8711_WLANCTRL_ (0x200000) +#define RTL8711_WLANFF_ (0xe00000) +#define RTL8711_HCICTRL_ (0x600000) +#define RTL8711_SYSCFG_ (0x620000) +#define RTL8711_SYSCTRL_ (0x620000) +#define RTL8711_MCCTRL_ (0x020000) + + +#include + +#include + + +#endif /* __RTL8711_SPEC_H__ */ diff --git a/include/osdep_intf.h b/include/osdep_intf.h new file mode 100644 index 0000000..63e535e --- /dev/null +++ b/include/osdep_intf.h @@ -0,0 +1,143 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __OSDEP_INTF_H_ +#define __OSDEP_INTF_H_ + + +struct intf_priv { + + u8 *intf_dev; + u32 max_iosz; /* USB2.0: 128, USB1.1: 64, SDIO:64 */ + u32 max_xmitsz; /* USB2.0: unlimited, SDIO:512 */ + u32 max_recvsz; /* USB2.0: unlimited, SDIO:512 */ + + volatile u8 *io_rwmem; + volatile u8 *allocated_io_rwmem; + u32 io_wsz; /* unit: 4bytes */ + u32 io_rsz;/* unit: 4bytes */ + u8 intf_status; + + void (*_bus_io)(u8 *priv); + + /* + Under Sync. IRP (SDIO/USB) + A protection mechanism is necessary for the io_rwmem(read/write protocol) + + Under Async. IRP (SDIO/USB) + The protection mechanism is through the pending queue. + */ + + _mutex ioctl_mutex; + + +#ifdef PLATFORM_LINUX +#ifdef CONFIG_USB_HCI + /* when in USB, IO is through interrupt in/out endpoints */ + struct usb_device *udev; + PURB piorw_urb; + u8 io_irp_cnt; + u8 bio_irp_pending; + _sema io_retevt; + _timer io_timer; + u8 bio_irp_timeout; + u8 bio_timer_cancel; +#endif +#endif + +}; + +struct dvobj_priv *devobj_init(void); +void devobj_deinit(struct dvobj_priv *pdvobj); + +u8 rtw_init_drv_sw(_adapter *padapter); +u8 rtw_free_drv_sw(_adapter *padapter); +u8 rtw_reset_drv_sw(_adapter *padapter); +void rtw_dev_unload(PADAPTER padapter); + +u32 rtw_start_drv_threads(_adapter *padapter); +void rtw_stop_drv_threads(_adapter *padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +void rtw_cancel_dynamic_chk_timer(_adapter *padapter); +#endif +void rtw_cancel_all_timer(_adapter *padapter); + +uint loadparam(_adapter *adapter); + +#ifdef PLATFORM_LINUX +int rtw_ioctl(struct net_device *dev, struct ifreq *rq, int cmd); + +int rtw_init_netdev_name(struct net_device *pnetdev, const char *ifname); +struct net_device *rtw_init_netdev(_adapter *padapter); + +void rtw_os_ndev_free(_adapter *adapter); +int rtw_os_ndev_init(_adapter *adapter, const char *name); +void rtw_os_ndev_deinit(_adapter *adapter); +void rtw_os_ndev_unregister(_adapter *adapter); +void rtw_os_ndevs_unregister(struct dvobj_priv *dvobj); +int rtw_os_ndevs_init(struct dvobj_priv *dvobj); +void rtw_os_ndevs_deinit(struct dvobj_priv *dvobj); + +u16 rtw_os_recv_select_queue(u8 *msdu, enum rtw_rx_llc_hdl llc_hdl); + +int rtw_ndev_notifier_register(void); +void rtw_ndev_notifier_unregister(void); +void rtw_inetaddr_notifier_register(void); +void rtw_inetaddr_notifier_unregister(void); + +#include "../os_dep/linux/rtw_proc.h" +#include "../os_dep/linux/nlrtw.h" +#ifdef CONFIG_PLATFORM_CMAP_INTFS +#include "../os_dep/linux/custom_multiap_intfs/custom_multiap_intfs.h" +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + #include "../os_dep/linux/ioctl_cfg80211.h" +#endif /* CONFIG_IOCTL_CFG80211 */ + +u8 rtw_rtnl_lock_needed(struct dvobj_priv *dvobj); +void rtw_set_rtnl_lock_holder(struct dvobj_priv *dvobj, _thread_hdl_ thd_hdl); + +#endif /* PLATFORM_LINUX */ + + +#ifdef PLATFORM_FREEBSD +extern int rtw_ioctl(struct ifnet *ifp, u_long cmd, caddr_t data); +#endif + +void rtw_ips_dev_unload(_adapter *padapter); + +#ifdef CONFIG_IPS +int rtw_ips_pwr_up(_adapter *padapter); +void rtw_ips_pwr_down(_adapter *padapter); +#endif + +#ifdef CONFIG_CONCURRENT_MODE +struct _io_ops; +struct dvobj_priv; +_adapter *rtw_drv_add_vir_if(_adapter *primary_padapter, void (*set_intf_ops)(_adapter *primary_padapter, struct _io_ops *pops)); +void rtw_drv_stop_vir_ifaces(struct dvobj_priv *dvobj); +void rtw_drv_free_vir_ifaces(struct dvobj_priv *dvobj); +#endif + +void rtw_ndev_destructor(_nic_hdl ndev); +#ifdef CONFIG_ARP_KEEP_ALIVE +int rtw_gw_addr_query(_adapter *padapter); +#endif + +int rtw_suspend_common(_adapter *padapter); +int rtw_resume_common(_adapter *padapter); + +#endif /* _OSDEP_INTF_H_ */ diff --git a/include/osdep_service.h b/include/osdep_service.h new file mode 100644 index 0000000..d86b673 --- /dev/null +++ b/include/osdep_service.h @@ -0,0 +1,892 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __OSDEP_SERVICE_H_ +#define __OSDEP_SERVICE_H_ + + +#define _FAIL 0 +#define _SUCCESS 1 +#define RTW_RX_HANDLED 2 +#define RTW_RFRAME_UNAVAIL 3 +#define RTW_RFRAME_PKT_UNAVAIL 4 +#define RTW_RBUF_UNAVAIL 5 +#define RTW_RBUF_PKT_UNAVAIL 6 +#define RTW_SDIO_READ_PORT_FAIL 7 +#define RTW_ALREADY 8 +#define RTW_RA_RESOLVING 9 +#define RTW_ORI_NO_NEED 10 +#define RTW_XBUF_UNAVAIL 11 +#define RTW_TX_BALANCE 12 +#define RTW_TX_WAIT_MORE_FRAME 13 +#define RTW_QUEUE_MGMT 14 + +/* #define RTW_STATUS_TIMEDOUT -110 */ + +#undef _TRUE +#define _TRUE 1 + +#undef _FALSE +#define _FALSE 0 + + +#ifdef PLATFORM_FREEBSD + #include +#endif + +#ifdef PLATFORM_LINUX + #include +#if defined(CONFIG_RTW_ANDROID_GKI) + #include +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 11, 0)) + #include + #include +#endif + #include + #include +#endif + +#ifdef PLATFORM_OS_XP + #include + #include +#endif + +#ifdef PLATFORM_OS_CE + #include + #include +#endif + +/* #include */ + +#ifndef BIT + #define BIT(x) (1 << (x)) +#endif +#ifndef BIT_ULL +#define BIT_ULL(x) (1ULL << (x)) +#endif + +#define CHECK_BIT(a, b) (!!((a) & (b))) + +#define BIT0 0x00000001 +#define BIT1 0x00000002 +#define BIT2 0x00000004 +#define BIT3 0x00000008 +#define BIT4 0x00000010 +#define BIT5 0x00000020 +#define BIT6 0x00000040 +#define BIT7 0x00000080 +#define BIT8 0x00000100 +#define BIT9 0x00000200 +#define BIT10 0x00000400 +#define BIT11 0x00000800 +#define BIT12 0x00001000 +#define BIT13 0x00002000 +#define BIT14 0x00004000 +#define BIT15 0x00008000 +#define BIT16 0x00010000 +#define BIT17 0x00020000 +#define BIT18 0x00040000 +#define BIT19 0x00080000 +#define BIT20 0x00100000 +#define BIT21 0x00200000 +#define BIT22 0x00400000 +#define BIT23 0x00800000 +#define BIT24 0x01000000 +#define BIT25 0x02000000 +#define BIT26 0x04000000 +#define BIT27 0x08000000 +#define BIT28 0x10000000 +#define BIT29 0x20000000 +#define BIT30 0x40000000 +#define BIT31 0x80000000 +#define BIT32 0x0100000000 +#define BIT33 0x0200000000 +#define BIT34 0x0400000000 +#define BIT35 0x0800000000 +#define BIT36 0x1000000000 + +#ifndef GENMASK +#define GENMASK(h, l) \ + (((~0UL) - (1UL << (l)) + 1) & (~0UL >> (BITS_PER_LONG - 1 - (h)))) +#endif + +extern int RTW_STATUS_CODE(int error_code); + +#ifndef RTK_DMP_PLATFORM + #define CONFIG_USE_VMALLOC +#endif + +/* flags used for rtw_mstat_update() */ +enum mstat_f { + /* type: 0x00ff */ + MSTAT_TYPE_VIR = 0x00, + MSTAT_TYPE_PHY = 0x01, + MSTAT_TYPE_SKB = 0x02, + MSTAT_TYPE_USB = 0x03, + MSTAT_TYPE_MAX = 0x04, + + /* func: 0xff00 */ + MSTAT_FUNC_UNSPECIFIED = 0x00 << 8, + MSTAT_FUNC_IO = 0x01 << 8, + MSTAT_FUNC_TX_IO = 0x02 << 8, + MSTAT_FUNC_RX_IO = 0x03 << 8, + MSTAT_FUNC_TX = 0x04 << 8, + MSTAT_FUNC_RX = 0x05 << 8, + MSTAT_FUNC_CFG_VENDOR = 0x06 << 8, + MSTAT_FUNC_MAX = 0x07 << 8, +}; + +#define mstat_tf_idx(flags) ((flags) & 0xff) +#define mstat_ff_idx(flags) (((flags) & 0xff00) >> 8) + +typedef enum mstat_status { + MSTAT_ALLOC_SUCCESS = 0, + MSTAT_ALLOC_FAIL, + MSTAT_FREE +} MSTAT_STATUS; + +#ifdef DBG_MEM_ALLOC +void rtw_mstat_update(const enum mstat_f flags, const MSTAT_STATUS status, u32 sz); +void rtw_mstat_dump(void *sel); +bool match_mstat_sniff_rules(const enum mstat_f flags, const size_t size); +void *dbg_rtw_vmalloc(u32 sz, const enum mstat_f flags, const char *func, const int line); +void *dbg_rtw_zvmalloc(u32 sz, const enum mstat_f flags, const char *func, const int line); +void dbg_rtw_vmfree(void *pbuf, const enum mstat_f flags, u32 sz, const char *func, const int line); +void *dbg_rtw_malloc(u32 sz, const enum mstat_f flags, const char *func, const int line); +void *dbg_rtw_zmalloc(u32 sz, const enum mstat_f flags, const char *func, const int line); +void dbg_rtw_mfree(void *pbuf, const enum mstat_f flags, u32 sz, const char *func, const int line); + +struct sk_buff *dbg_rtw_skb_alloc(unsigned int size, const enum mstat_f flags, const char *func, const int line); +void dbg_rtw_skb_free(struct sk_buff *skb, const enum mstat_f flags, const char *func, const int line); +struct sk_buff *dbg_rtw_skb_copy(const struct sk_buff *skb, const enum mstat_f flags, const char *func, const int line); +struct sk_buff *dbg_rtw_skb_clone(struct sk_buff *skb, const enum mstat_f flags, const char *func, const int line); +int dbg_rtw_netif_rx(_nic_hdl ndev, struct sk_buff *skb, const enum mstat_f flags, const char *func, int line); +#ifdef CONFIG_RTW_NAPI +int dbg_rtw_netif_receive_skb(_nic_hdl ndev, struct sk_buff *skb, const enum mstat_f flags, const char *func, int line); +#ifdef CONFIG_RTW_GRO +gro_result_t dbg_rtw_napi_gro_receive(struct napi_struct *napi, struct sk_buff *skb, const enum mstat_f flags, const char *func, int line); +#endif +#endif /* CONFIG_RTW_NAPI */ +void dbg_rtw_skb_queue_purge(struct sk_buff_head *list, enum mstat_f flags, const char *func, int line); +#ifdef CONFIG_USB_HCI +void *dbg_rtw_usb_buffer_alloc(struct usb_device *dev, size_t size, dma_addr_t *dma, const enum mstat_f flags, const char *func, const int line); +void dbg_rtw_usb_buffer_free(struct usb_device *dev, size_t size, void *addr, dma_addr_t dma, const enum mstat_f flags, const char *func, const int line); +#endif /* CONFIG_USB_HCI */ + +#ifdef CONFIG_USE_VMALLOC +#define rtw_vmalloc(sz) dbg_rtw_vmalloc((sz), MSTAT_TYPE_VIR, __FUNCTION__, __LINE__) +#define rtw_zvmalloc(sz) dbg_rtw_zvmalloc((sz), MSTAT_TYPE_VIR, __FUNCTION__, __LINE__) +#define rtw_vmfree(pbuf, sz) dbg_rtw_vmfree((pbuf), (sz), MSTAT_TYPE_VIR, __FUNCTION__, __LINE__) +#define rtw_vmalloc_f(sz, mstat_f) dbg_rtw_vmalloc((sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_VIR, __FUNCTION__, __LINE__) +#define rtw_zvmalloc_f(sz, mstat_f) dbg_rtw_zvmalloc((sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_VIR, __FUNCTION__, __LINE__) +#define rtw_vmfree_f(pbuf, sz, mstat_f) dbg_rtw_vmfree((pbuf), (sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_VIR, __FUNCTION__, __LINE__) +#else /* CONFIG_USE_VMALLOC */ +#define rtw_vmalloc(sz) dbg_rtw_malloc((sz), MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_zvmalloc(sz) dbg_rtw_zmalloc((sz), MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_vmfree(pbuf, sz) dbg_rtw_mfree((pbuf), (sz), MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_vmalloc_f(sz, mstat_f) dbg_rtw_malloc((sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_zvmalloc_f(sz, mstat_f) dbg_rtw_zmalloc((sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_vmfree_f(pbuf, sz, mstat_f) dbg_rtw_mfree((pbuf), (sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#endif /* CONFIG_USE_VMALLOC */ +#define rtw_malloc(sz) dbg_rtw_malloc((sz), MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_zmalloc(sz) dbg_rtw_zmalloc((sz), MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_mfree(pbuf, sz) dbg_rtw_mfree((pbuf), (sz), MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_malloc_f(sz, mstat_f) dbg_rtw_malloc((sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_zmalloc_f(sz, mstat_f) dbg_rtw_zmalloc((sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) +#define rtw_mfree_f(pbuf, sz, mstat_f) dbg_rtw_mfree((pbuf), (sz), ((mstat_f) & 0xff00) | MSTAT_TYPE_PHY, __FUNCTION__, __LINE__) + +#define rtw_skb_alloc(size) dbg_rtw_skb_alloc((size), MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#define rtw_skb_free(skb) dbg_rtw_skb_free((skb), MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#define rtw_skb_alloc_f(size, mstat_f) dbg_rtw_skb_alloc((size), ((mstat_f) & 0xff00) | MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#define rtw_skb_free_f(skb, mstat_f) dbg_rtw_skb_free((skb), ((mstat_f) & 0xff00) | MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#define rtw_skb_copy(skb) dbg_rtw_skb_copy((skb), MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#define rtw_skb_clone(skb) dbg_rtw_skb_clone((skb), MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#define rtw_skb_copy_f(skb, mstat_f) dbg_rtw_skb_copy((skb), ((mstat_f) & 0xff00) | MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#define rtw_skb_clone_f(skb, mstat_f) dbg_rtw_skb_clone((skb), ((mstat_f) & 0xff00) | MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#define rtw_netif_rx(ndev, skb) dbg_rtw_netif_rx(ndev, skb, MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#ifdef CONFIG_RTW_NAPI +#define rtw_netif_receive_skb(ndev, skb) dbg_rtw_netif_receive_skb(ndev, skb, MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#ifdef CONFIG_RTW_GRO +#define rtw_napi_gro_receive(napi, skb) dbg_rtw_napi_gro_receive(napi, skb, MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#endif +#endif /* CONFIG_RTW_NAPI */ +#define rtw_skb_queue_purge(sk_buff_head) dbg_rtw_skb_queue_purge(sk_buff_head, MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#ifdef CONFIG_USB_HCI +#define rtw_usb_buffer_alloc(dev, size, dma) dbg_rtw_usb_buffer_alloc((dev), (size), (dma), MSTAT_TYPE_USB, __FUNCTION__, __LINE__) +#define rtw_usb_buffer_free(dev, size, addr, dma) dbg_rtw_usb_buffer_free((dev), (size), (addr), (dma), MSTAT_TYPE_USB, __FUNCTION__, __LINE__) +#define rtw_usb_buffer_alloc_f(dev, size, dma, mstat_f) dbg_rtw_usb_buffer_alloc((dev), (size), (dma), ((mstat_f) & 0xff00) | MSTAT_TYPE_USB, __FUNCTION__, __LINE__) +#define rtw_usb_buffer_free_f(dev, size, addr, dma, mstat_f) dbg_rtw_usb_buffer_free((dev), (size), (addr), (dma), ((mstat_f) & 0xff00) | MSTAT_TYPE_USB, __FUNCTION__, __LINE__) +#endif /* CONFIG_USB_HCI */ + +#else /* DBG_MEM_ALLOC */ +#define rtw_mstat_update(flag, status, sz) do {} while (0) +#define rtw_mstat_dump(sel) do {} while (0) +#define match_mstat_sniff_rules(flags, size) _FALSE +void *_rtw_vmalloc(u32 sz); +void *_rtw_zvmalloc(u32 sz); +void _rtw_vmfree(void *pbuf, u32 sz); +void *_rtw_zmalloc(u32 sz); +void *_rtw_malloc(u32 sz); +void _rtw_mfree(void *pbuf, u32 sz); + +struct sk_buff *_rtw_skb_alloc(u32 sz); +void _rtw_skb_free(struct sk_buff *skb); +struct sk_buff *_rtw_skb_copy(const struct sk_buff *skb); +struct sk_buff *_rtw_skb_clone(struct sk_buff *skb); +int _rtw_netif_rx(_nic_hdl ndev, struct sk_buff *skb); +#ifdef CONFIG_RTW_NAPI +int _rtw_netif_receive_skb(_nic_hdl ndev, struct sk_buff *skb); +#ifdef CONFIG_RTW_GRO +gro_result_t _rtw_napi_gro_receive(struct napi_struct *napi, struct sk_buff *skb); +#endif +#endif /* CONFIG_RTW_NAPI */ +void _rtw_skb_queue_purge(struct sk_buff_head *list); + +#ifdef CONFIG_USB_HCI +void *_rtw_usb_buffer_alloc(struct usb_device *dev, size_t size, dma_addr_t *dma); +void _rtw_usb_buffer_free(struct usb_device *dev, size_t size, void *addr, dma_addr_t dma); +#endif /* CONFIG_USB_HCI */ + +#ifdef CONFIG_USE_VMALLOC +#define rtw_vmalloc(sz) _rtw_vmalloc((sz)) +#define rtw_zvmalloc(sz) _rtw_zvmalloc((sz)) +#define rtw_vmfree(pbuf, sz) _rtw_vmfree((pbuf), (sz)) +#define rtw_vmalloc_f(sz, mstat_f) _rtw_vmalloc((sz)) +#define rtw_zvmalloc_f(sz, mstat_f) _rtw_zvmalloc((sz)) +#define rtw_vmfree_f(pbuf, sz, mstat_f) _rtw_vmfree((pbuf), (sz)) +#else /* CONFIG_USE_VMALLOC */ +#define rtw_vmalloc(sz) _rtw_malloc((sz)) +#define rtw_zvmalloc(sz) _rtw_zmalloc((sz)) +#define rtw_vmfree(pbuf, sz) _rtw_mfree((pbuf), (sz)) +#define rtw_vmalloc_f(sz, mstat_f) _rtw_malloc((sz)) +#define rtw_zvmalloc_f(sz, mstat_f) _rtw_zmalloc((sz)) +#define rtw_vmfree_f(pbuf, sz, mstat_f) _rtw_mfree((pbuf), (sz)) +#endif /* CONFIG_USE_VMALLOC */ +#define rtw_malloc(sz) _rtw_malloc((sz)) +#define rtw_zmalloc(sz) _rtw_zmalloc((sz)) +#define rtw_mfree(pbuf, sz) _rtw_mfree((pbuf), (sz)) +#define rtw_malloc_f(sz, mstat_f) _rtw_malloc((sz)) +#define rtw_zmalloc_f(sz, mstat_f) _rtw_zmalloc((sz)) +#define rtw_mfree_f(pbuf, sz, mstat_f) _rtw_mfree((pbuf), (sz)) + +#define rtw_skb_alloc(size) _rtw_skb_alloc((size)) +#define rtw_skb_free(skb) _rtw_skb_free((skb)) +#define rtw_skb_alloc_f(size, mstat_f) _rtw_skb_alloc((size)) +#define rtw_skb_free_f(skb, mstat_f) _rtw_skb_free((skb)) +#define rtw_skb_copy(skb) _rtw_skb_copy((skb)) +#define rtw_skb_clone(skb) _rtw_skb_clone((skb)) +#define rtw_skb_copy_f(skb, mstat_f) _rtw_skb_copy((skb)) +#define rtw_skb_clone_f(skb, mstat_f) _rtw_skb_clone((skb)) +#define rtw_netif_rx(ndev, skb) _rtw_netif_rx(ndev, skb) +#ifdef CONFIG_RTW_NAPI +#define rtw_netif_receive_skb(ndev, skb) _rtw_netif_receive_skb(ndev, skb) +#ifdef CONFIG_RTW_GRO +#define rtw_napi_gro_receive(napi, skb) _rtw_napi_gro_receive(napi, skb) +#endif +#endif /* CONFIG_RTW_NAPI */ +#define rtw_skb_queue_purge(sk_buff_head) _rtw_skb_queue_purge(sk_buff_head) +#ifdef CONFIG_USB_HCI +#define rtw_usb_buffer_alloc(dev, size, dma) _rtw_usb_buffer_alloc((dev), (size), (dma)) +#define rtw_usb_buffer_free(dev, size, addr, dma) _rtw_usb_buffer_free((dev), (size), (addr), (dma)) +#define rtw_usb_buffer_alloc_f(dev, size, dma, mstat_f) _rtw_usb_buffer_alloc((dev), (size), (dma)) +#define rtw_usb_buffer_free_f(dev, size, addr, dma, mstat_f) _rtw_usb_buffer_free((dev), (size), (addr), (dma)) +#endif /* CONFIG_USB_HCI */ +#endif /* DBG_MEM_ALLOC */ + +extern void *rtw_malloc2d(int h, int w, size_t size); +extern void rtw_mfree2d(void *pbuf, int h, int w, int size); + +void rtw_os_pkt_free(_pkt *pkt); +_pkt *rtw_os_pkt_copy(_pkt *pkt); +void *rtw_os_pkt_data(_pkt *pkt); +u32 rtw_os_pkt_len(_pkt *pkt); + +extern void _rtw_memcpy(void *dec, const void *sour, u32 sz); +extern void _rtw_memmove(void *dst, const void *src, u32 sz); +extern int _rtw_memcmp(const void *dst, const void *src, u32 sz); +extern int _rtw_memcmp2(const void *dst, const void *src, u32 sz); +extern void _rtw_memset(void *pbuf, int c, u32 sz); + +extern void _rtw_init_listhead(_list *list); +extern u32 rtw_is_list_empty(_list *phead); +extern void rtw_list_insert_head(_list *plist, _list *phead); +extern void rtw_list_insert_tail(_list *plist, _list *phead); +void rtw_list_splice(_list *list, _list *head); +void rtw_list_splice_init(_list *list, _list *head); +void rtw_list_splice_tail(_list *list, _list *head); + +#ifndef PLATFORM_FREEBSD +extern void rtw_list_delete(_list *plist); +#endif /* PLATFORM_FREEBSD */ + +void rtw_hlist_head_init(rtw_hlist_head *h); +void rtw_hlist_add_head(rtw_hlist_node *n, rtw_hlist_head *h); +void rtw_hlist_del(rtw_hlist_node *n); +void rtw_hlist_add_head_rcu(rtw_hlist_node *n, rtw_hlist_head *h); +void rtw_hlist_del_rcu(rtw_hlist_node *n); + +extern void _rtw_init_sema(_sema *sema, int init_val); +extern void _rtw_free_sema(_sema *sema); +extern void _rtw_up_sema(_sema *sema); +extern u32 _rtw_down_sema(_sema *sema); +extern void _rtw_mutex_init(_mutex *pmutex); +extern void _rtw_mutex_free(_mutex *pmutex); +#ifndef PLATFORM_FREEBSD +extern void _rtw_spinlock_init(_lock *plock); +#endif /* PLATFORM_FREEBSD */ +extern void _rtw_spinlock_free(_lock *plock); +extern void _rtw_spinlock(_lock *plock); +extern void _rtw_spinunlock(_lock *plock); +extern void _rtw_spinlock_ex(_lock *plock); +extern void _rtw_spinunlock_ex(_lock *plock); + +extern void _rtw_init_queue(_queue *pqueue); +extern void _rtw_deinit_queue(_queue *pqueue); +extern u32 _rtw_queue_empty(_queue *pqueue); +extern u32 rtw_end_of_queue_search(_list *queue, _list *pelement); + +extern systime _rtw_get_current_time(void); +extern u32 _rtw_systime_to_ms(systime stime); +extern systime _rtw_ms_to_systime(u32 ms); +extern systime _rtw_us_to_systime(u32 us); +extern s32 _rtw_get_passing_time_ms(systime start); +extern s32 _rtw_get_remaining_time_ms(systime end); +extern s32 _rtw_get_time_interval_ms(systime start, systime end); +extern bool _rtw_time_after(systime a, systime b); + +#ifdef DBG_SYSTIME +#define rtw_get_current_time() ({systime __stime = _rtw_get_current_time(); __stime;}) +#define rtw_systime_to_ms(stime) ({u32 __ms = _rtw_systime_to_ms(stime); typecheck(systime, stime); __ms;}) +#define rtw_ms_to_systime(ms) ({systime __stime = _rtw_ms_to_systime(ms); __stime;}) +#define rtw_us_to_systime(us) ({systime __stime = _rtw_us_to_systime(us); __stime;}) +#define rtw_get_passing_time_ms(start) ({u32 __ms = _rtw_get_passing_time_ms(start); typecheck(systime, start); __ms;}) +#define rtw_get_remaining_time_ms(end) ({u32 __ms = _rtw_get_remaining_time_ms(end); typecheck(systime, end); __ms;}) +#define rtw_get_time_interval_ms(start, end) ({u32 __ms = _rtw_get_time_interval_ms(start, end); typecheck(systime, start); typecheck(systime, end); __ms;}) +#define rtw_time_after(a,b) ({bool __r = _rtw_time_after(a,b); typecheck(systime, a); typecheck(systime, b); __r;}) +#define rtw_time_before(a,b) ({bool __r = _rtw_time_after(b, a); typecheck(systime, a); typecheck(systime, b); __r;}) +#else +#define rtw_get_current_time() _rtw_get_current_time() +#define rtw_systime_to_ms(stime) _rtw_systime_to_ms(stime) +#define rtw_ms_to_systime(ms) _rtw_ms_to_systime(ms) +#define rtw_us_to_systime(us) _rtw_us_to_systime(us) +#define rtw_get_passing_time_ms(start) _rtw_get_passing_time_ms(start) +#define rtw_get_remaining_time_ms(end) _rtw_get_remaining_time_ms(end) +#define rtw_get_time_interval_ms(start, end) _rtw_get_time_interval_ms(start, end) +#define rtw_time_after(a,b) _rtw_time_after(a,b) +#define rtw_time_before(a,b) _rtw_time_after(b,a) +#endif + +sysptime rtw_sptime_get(void); +sysptime rtw_sptime_set(s64 secs, const u32 nsecs); +sysptime rtw_sptime_zero(void); + +int rtw_sptime_cmp(const sysptime cmp1, const sysptime cmp2); +bool rtw_sptime_eql(const sysptime cmp1, const sysptime cmp2); +bool rtw_sptime_is_zero(const sysptime sptime); +sysptime rtw_sptime_sub(const sysptime lhs, const sysptime rhs); +sysptime rtw_sptime_add(const sysptime lhs, const sysptime rhs); + +s64 rtw_sptime_to_ms(const sysptime sptime); +sysptime rtw_ms_to_sptime(u64 ms); +s64 rtw_sptime_to_us(const sysptime sptime); +sysptime rtw_us_to_sptime(u64 us); +s64 rtw_sptime_to_ns(const sysptime sptime); +sysptime rtw_ns_to_sptime(u64 ns); + +s64 rtw_sptime_diff_ms(const sysptime start, const sysptime end); +s64 rtw_sptime_pass_ms(const sysptime start); +s64 rtw_sptime_diff_us(const sysptime start, const sysptime end); +s64 rtw_sptime_pass_us(const sysptime start); +s64 rtw_sptime_diff_ns(const sysptime start, const sysptime end); +s64 rtw_sptime_pass_ns(const sysptime start); + +extern void rtw_sleep_schedulable(int ms); + +extern void rtw_msleep_os(int ms); +extern void rtw_usleep_os(int us); + +extern u32 rtw_atoi(u8 *s); + +#ifdef DBG_DELAY_OS +#define rtw_mdelay_os(ms) _rtw_mdelay_os((ms), __FUNCTION__, __LINE__) +#define rtw_udelay_os(ms) _rtw_udelay_os((ms), __FUNCTION__, __LINE__) +extern void _rtw_mdelay_os(int ms, const char *func, const int line); +extern void _rtw_udelay_os(int us, const char *func, const int line); +#else +extern void rtw_mdelay_os(int ms); +extern void rtw_udelay_os(int us); +#endif + +extern void rtw_yield_os(void); + +enum rtw_pwait_type { + RTW_PWAIT_TYPE_MSLEEP, + RTW_PWAIT_TYPE_USLEEP, + RTW_PWAIT_TYPE_YIELD, + RTW_PWAIT_TYPE_MDELAY, + RTW_PWAIT_TYPE_UDELAY, + + RTW_PWAIT_TYPE_NUM, +}; + +#define RTW_PWAIT_TYPE_VALID(type) (type < RTW_PWAIT_TYPE_NUM) + +struct rtw_pwait_conf { + enum rtw_pwait_type type; + s32 wait_time; + s32 wait_cnt_lmt; +}; + +struct rtw_pwait_ctx { + struct rtw_pwait_conf conf; + s32 wait_cnt; + void (*wait_hdl)(int us); +}; + +extern const char *_rtw_pwait_type_str[]; +#define rtw_pwait_type_str(type) (RTW_PWAIT_TYPE_VALID(type) ? _rtw_pwait_type_str[type] : _rtw_pwait_type_str[RTW_PWAIT_TYPE_NUM]) + +#define rtw_pwctx_reset(pwctx) (pwctx)->wait_cnt = 0 +#define rtw_pwctx_wait(pwctx) do { (pwctx)->wait_hdl((pwctx)->conf.wait_time); (pwctx)->wait_cnt++; } while(0) +#define rtw_pwctx_waited(pwctx) ((pwctx)->wait_cnt) +#define rtw_pwctx_exceed(pwctx) ((pwctx)->conf.wait_cnt_lmt >= 0 && (pwctx)->wait_cnt >= (pwctx)->conf.wait_cnt_lmt) + +int rtw_pwctx_config(struct rtw_pwait_ctx *pwctx, enum rtw_pwait_type type, s32 time, s32 cnt_lmt); + +extern void rtw_init_timer(_timer *ptimer, void *padapter, void *pfunc, void *ctx); + + +__inline static unsigned char _cancel_timer_ex(_timer *ptimer) +{ + u8 bcancelled; + + _cancel_timer(ptimer, &bcancelled); + + return bcancelled; +} + +static __inline void thread_enter(char *name) +{ +#ifdef PLATFORM_LINUX + allow_signal(SIGTERM); +#endif +#ifdef PLATFORM_FREEBSD + printf("%s", "RTKTHREAD_enter"); +#endif +} +void thread_exit(_completion *comp); +void _rtw_init_completion(_completion *comp); +void _rtw_wait_for_comp_timeout(_completion *comp); +void _rtw_wait_for_comp(_completion *comp); + +static inline bool rtw_thread_stop(_thread_hdl_ th) +{ +#ifdef PLATFORM_LINUX + return kthread_stop(th); +#endif +} +static inline void rtw_thread_wait_stop(void) +{ +#ifdef PLATFORM_LINUX + #if 0 + while (!kthread_should_stop()) + rtw_msleep_os(10); + #else + set_current_state(TASK_INTERRUPTIBLE); + while (!kthread_should_stop()) { + schedule(); + set_current_state(TASK_INTERRUPTIBLE); + } + __set_current_state(TASK_RUNNING); + #endif +#endif +} + +__inline static void flush_signals_thread(void) +{ +#ifdef PLATFORM_LINUX + if (signal_pending(current)) + flush_signals(current); +#endif +} + +__inline static _OS_STATUS res_to_status(sint res) +{ + +#if defined(PLATFORM_LINUX) || defined (PLATFORM_MPIXEL) || defined (PLATFORM_FREEBSD) + return res; +#endif + +#ifdef PLATFORM_WINDOWS + + if (res == _SUCCESS) + return NDIS_STATUS_SUCCESS; + else + return NDIS_STATUS_FAILURE; + +#endif + +} + +__inline static void rtw_dump_stack(void) +{ +#ifdef PLATFORM_LINUX + dump_stack(); +#endif +} + +#ifdef PLATFORM_LINUX +#define rtw_warn_on(condition) WARN_ON(condition) +#else +#define rtw_warn_on(condition) do {} while (0) +#endif + +__inline static int rtw_bug_check(void *parg1, void *parg2, void *parg3, void *parg4) +{ + int ret = _TRUE; + +#ifdef PLATFORM_WINDOWS + if (((uint)parg1) <= 0x7fffffff || + ((uint)parg2) <= 0x7fffffff || + ((uint)parg3) <= 0x7fffffff || + ((uint)parg4) <= 0x7fffffff) { + ret = _FALSE; + KeBugCheckEx(0x87110000, (ULONG_PTR)parg1, (ULONG_PTR)parg2, (ULONG_PTR)parg3, (ULONG_PTR)parg4); + } +#endif + + return ret; + +} +#ifdef PLATFORM_LINUX +#define RTW_DIV_ROUND_UP(n, d) DIV_ROUND_UP(n, d) +#else /* !PLATFORM_LINUX */ +#define RTW_DIV_ROUND_UP(n, d) (((n) + (d - 1)) / d) +#endif /* !PLATFORM_LINUX */ + +#define _RND(sz, r) ((((sz)+((r)-1))/(r))*(r)) +#define RND4(x) (((x >> 2) + (((x & 3) == 0) ? 0 : 1)) << 2) + +__inline static u32 _RND4(u32 sz) +{ + + u32 val; + + val = ((sz >> 2) + ((sz & 3) ? 1 : 0)) << 2; + + return val; + +} + +__inline static u32 _RND8(u32 sz) +{ + + u32 val; + + val = ((sz >> 3) + ((sz & 7) ? 1 : 0)) << 3; + + return val; + +} + +__inline static u32 _RND128(u32 sz) +{ + + u32 val; + + val = ((sz >> 7) + ((sz & 127) ? 1 : 0)) << 7; + + return val; + +} + +__inline static u32 _RND256(u32 sz) +{ + + u32 val; + + val = ((sz >> 8) + ((sz & 255) ? 1 : 0)) << 8; + + return val; + +} + +__inline static u32 _RND512(u32 sz) +{ + + u32 val; + + val = ((sz >> 9) + ((sz & 511) ? 1 : 0)) << 9; + + return val; + +} + +__inline static u32 bitshift(u32 bitmask) +{ + u32 i; + + for (i = 0; i <= 31; i++) + if (((bitmask >> i) & 0x1) == 1) + break; + + return i; +} + +static inline int largest_bit(u32 bitmask) +{ + int i; + + for (i = 31; i >= 0; i--) + if (bitmask & BIT(i)) + break; + + return i; +} + +static inline int largest_bit_64(u64 bitmask) +{ + int i; + + for (i = 63; i >= 0; i--) + if (bitmask & BIT_ULL(i)) + break; + + return i; +} + +#define rtw_abs(a) (a < 0 ? -a : a) +#define rtw_min(a, b) ((a > b) ? b : a) +#define rtw_max(a, b) ((a > b) ? a : b) +#define rtw_is_range_a_in_b(hi_a, lo_a, hi_b, lo_b) (((hi_a) <= (hi_b)) && ((lo_a) >= (lo_b))) +#define rtw_is_range_overlap(hi_a, lo_a, hi_b, lo_b) (((hi_a) > (lo_b)) && ((lo_a) < (hi_b))) + +#ifndef MAC_FMT +#define MAC_FMT "%02x:%02x:%02x:%02x:%02x:%02x" +#endif +#ifndef MAC_ARG +#define MAC_ARG(x) ((u8 *)(x))[0], ((u8 *)(x))[1], ((u8 *)(x))[2], ((u8 *)(x))[3], ((u8 *)(x))[4], ((u8 *)(x))[5] +#endif + +bool rtw_macaddr_is_larger(const u8 *a, const u8 *b); + +extern void rtw_suspend_lock_init(void); +extern void rtw_suspend_lock_uninit(void); +extern void rtw_lock_suspend(void); +extern void rtw_unlock_suspend(void); +extern void rtw_lock_suspend_timeout(u32 timeout_ms); +extern void rtw_lock_traffic_suspend_timeout(u32 timeout_ms); +extern void rtw_resume_lock_suspend(void); +extern void rtw_resume_unlock_suspend(void); +#ifdef CONFIG_AP_WOWLAN +extern void rtw_softap_lock_suspend(void); +extern void rtw_softap_unlock_suspend(void); +#endif + +extern void rtw_set_bit(int nr, unsigned long *addr); +extern void rtw_clear_bit(int nr, unsigned long *addr); +extern int rtw_test_and_clear_bit(int nr, unsigned long *addr); + +extern void ATOMIC_SET(ATOMIC_T *v, int i); +extern int ATOMIC_READ(ATOMIC_T *v); +extern void ATOMIC_ADD(ATOMIC_T *v, int i); +extern void ATOMIC_SUB(ATOMIC_T *v, int i); +extern void ATOMIC_INC(ATOMIC_T *v); +extern void ATOMIC_DEC(ATOMIC_T *v); +extern int ATOMIC_ADD_RETURN(ATOMIC_T *v, int i); +extern int ATOMIC_SUB_RETURN(ATOMIC_T *v, int i); +extern int ATOMIC_INC_RETURN(ATOMIC_T *v); +extern int ATOMIC_DEC_RETURN(ATOMIC_T *v); +extern bool ATOMIC_INC_UNLESS(ATOMIC_T *v, int u); + +/* File operation APIs, just for linux now */ +#if !defined(CONFIG_RTW_ANDROID_GKI) +extern int rtw_is_dir_readable(const char *path); +extern int rtw_store_to_file(const char *path, u8 *buf, u32 sz); +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ +extern int rtw_is_file_readable(const char *path); +extern int rtw_is_file_readable_with_size(const char *path, u32 *sz); +extern int rtw_readable_file_sz_chk(const char *path, u32 sz); +extern int rtw_retrieve_from_file(const char *path, u8 *buf, u32 sz); + + +#ifndef PLATFORM_FREEBSD +extern void rtw_free_netdev(struct net_device *netdev); +#endif /* PLATFORM_FREEBSD */ + + +extern u64 rtw_modular64(u64 x, u64 y); +extern u64 rtw_division64(u64 x, u64 y); +extern u32 rtw_random32(void); + +/* Macros for handling unaligned memory accesses */ + +#define RTW_GET_BE16(a) ((u16) (((a)[0] << 8) | (a)[1])) +#define RTW_PUT_BE16(a, val) \ + do { \ + (a)[0] = ((u16) (val)) >> 8; \ + (a)[1] = ((u16) (val)) & 0xff; \ + } while (0) + +#define RTW_GET_LE16(a) ((u16) (((a)[1] << 8) | (a)[0])) +#define RTW_PUT_LE16(a, val) \ + do { \ + (a)[1] = ((u16) (val)) >> 8; \ + (a)[0] = ((u16) (val)) & 0xff; \ + } while (0) + +#define RTW_GET_BE24(a) ((((u32) (a)[0]) << 16) | (((u32) (a)[1]) << 8) | \ + ((u32) (a)[2])) +#define RTW_PUT_BE24(a, val) \ + do { \ + (a)[0] = (u8) ((((u32) (val)) >> 16) & 0xff); \ + (a)[1] = (u8) ((((u32) (val)) >> 8) & 0xff); \ + (a)[2] = (u8) (((u32) (val)) & 0xff); \ + } while (0) + +#define RTW_GET_BE32(a) ((((u32) (a)[0]) << 24) | (((u32) (a)[1]) << 16) | \ + (((u32) (a)[2]) << 8) | ((u32) (a)[3])) +#define RTW_PUT_BE32(a, val) \ + do { \ + (a)[0] = (u8) ((((u32) (val)) >> 24) & 0xff); \ + (a)[1] = (u8) ((((u32) (val)) >> 16) & 0xff); \ + (a)[2] = (u8) ((((u32) (val)) >> 8) & 0xff); \ + (a)[3] = (u8) (((u32) (val)) & 0xff); \ + } while (0) + +#define RTW_GET_LE32(a) ((((u32) (a)[3]) << 24) | (((u32) (a)[2]) << 16) | \ + (((u32) (a)[1]) << 8) | ((u32) (a)[0])) +#define RTW_PUT_LE32(a, val) \ + do { \ + (a)[3] = (u8) ((((u32) (val)) >> 24) & 0xff); \ + (a)[2] = (u8) ((((u32) (val)) >> 16) & 0xff); \ + (a)[1] = (u8) ((((u32) (val)) >> 8) & 0xff); \ + (a)[0] = (u8) (((u32) (val)) & 0xff); \ + } while (0) + +#define RTW_GET_BE64(a) ((((u64) (a)[0]) << 56) | (((u64) (a)[1]) << 48) | \ + (((u64) (a)[2]) << 40) | (((u64) (a)[3]) << 32) | \ + (((u64) (a)[4]) << 24) | (((u64) (a)[5]) << 16) | \ + (((u64) (a)[6]) << 8) | ((u64) (a)[7])) +#define RTW_PUT_BE64(a, val) \ + do { \ + (a)[0] = (u8) (((u64) (val)) >> 56); \ + (a)[1] = (u8) (((u64) (val)) >> 48); \ + (a)[2] = (u8) (((u64) (val)) >> 40); \ + (a)[3] = (u8) (((u64) (val)) >> 32); \ + (a)[4] = (u8) (((u64) (val)) >> 24); \ + (a)[5] = (u8) (((u64) (val)) >> 16); \ + (a)[6] = (u8) (((u64) (val)) >> 8); \ + (a)[7] = (u8) (((u64) (val)) & 0xff); \ + } while (0) + +#define RTW_GET_LE64(a) ((((u64) (a)[7]) << 56) | (((u64) (a)[6]) << 48) | \ + (((u64) (a)[5]) << 40) | (((u64) (a)[4]) << 32) | \ + (((u64) (a)[3]) << 24) | (((u64) (a)[2]) << 16) | \ + (((u64) (a)[1]) << 8) | ((u64) (a)[0])) +#define RTW_PUT_LE64(a, val) \ + do { \ + (a)[7] = (u8) ((((u64) (val)) >> 56) & 0xff); \ + (a)[6] = (u8) ((((u64) (val)) >> 48) & 0xff); \ + (a)[5] = (u8) ((((u64) (val)) >> 40) & 0xff); \ + (a)[4] = (u8) ((((u64) (val)) >> 32) & 0xff); \ + (a)[3] = (u8) ((((u64) (val)) >> 24) & 0xff); \ + (a)[2] = (u8) ((((u64) (val)) >> 16) & 0xff); \ + (a)[1] = (u8) ((((u64) (val)) >> 8) & 0xff); \ + (a)[0] = (u8) (((u64) (val)) & 0xff); \ + } while (0) + +void rtw_buf_free(u8 **buf, u32 *buf_len); +void rtw_buf_update(u8 **buf, u32 *buf_len, u8 *src, u32 src_len); + +struct rtw_cbuf { + u32 write; + u32 read; + u32 size; + void *bufs[0]; +}; + +bool rtw_cbuf_full(struct rtw_cbuf *cbuf); +bool rtw_cbuf_empty(struct rtw_cbuf *cbuf); +bool rtw_cbuf_push(struct rtw_cbuf *cbuf, void *buf); +void *rtw_cbuf_pop(struct rtw_cbuf *cbuf); +struct rtw_cbuf *rtw_cbuf_alloc(u32 size); +void rtw_cbuf_free(struct rtw_cbuf *cbuf); + +struct map_seg_t { + u16 sa; + u16 len; + u8 *c; +}; + +struct map_t { + u16 len; + u16 seg_num; + u8 init_value; + struct map_seg_t *segs; +}; + +#define MAPSEG_ARRAY_ENT(_sa, _len, _c, arg...) \ + { .sa = _sa, .len = _len, .c = (u8[_len]){ _c, ##arg}, } + +#define MAPSEG_PTR_ENT(_sa, _len, _p) \ + { .sa = _sa, .len = _len, .c = _p, } + +#define MAP_ENT(_len, _seg_num, _init_v, _seg, arg...) \ + { .len = _len, .seg_num = _seg_num, .init_value = _init_v, .segs = (struct map_seg_t[_seg_num]){ _seg, ##arg}, } + +int map_readN(const struct map_t *map, u16 offset, u16 len, u8 *buf); +u8 map_read8(const struct map_t *map, u16 offset); + +struct blacklist_ent { + _list list; + u8 addr[ETH_ALEN]; + systime exp_time; +}; + +#ifdef CONFIG_RTW_MESH +int rtw_blacklist_add(_queue *blist, const u8 *addr, u32 timeout_ms); +int rtw_blacklist_del(_queue *blist, const u8 *addr); +int rtw_blacklist_search(_queue *blist, const u8 *addr); +void rtw_blacklist_flush(_queue *blist); +void dump_blacklist(void *sel, _queue *blist, const char *title); +#endif + +/* String handler */ + +BOOLEAN is_null(char c); +BOOLEAN is_all_null(char *c, int len); +BOOLEAN is_eol(char c); +BOOLEAN is_space(char c); +BOOLEAN IsHexDigit(char chTmp); +BOOLEAN is_alpha(char chTmp); +char alpha_to_upper(char c); + +int hex2num_i(char c); +int hex2byte_i(const char *hex); +int hexstr2bin(const char *hex, u8 *buf, size_t len); + +int hwaddr_aton_i(const char *txt, u8 *addr); + +/* + * Write formatted output to sized buffer + */ +#ifdef PLATFORM_LINUX +#define rtw_sprintf(buf, size, format, arg...) snprintf(buf, size, format, ##arg) +#else /* !PLATFORM_LINUX */ +#error "NOT DEFINE \"rtw_sprintf\"!!" +#endif /* !PLATFORM_LINUX */ + +#endif diff --git a/include/osdep_service_bsd.h b/include/osdep_service_bsd.h new file mode 100644 index 0000000..f8f15d6 --- /dev/null +++ b/include/osdep_service_bsd.h @@ -0,0 +1,757 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __OSDEP_BSD_SERVICE_H_ +#define __OSDEP_BSD_SERVICE_H_ + + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include +#include +#include +#include +#include + + +#include +#include +#include +#include +#include + +#include +#include +#include +#include + +#include +#include +#include "usbdevs.h" + +#define USB_DEBUG_VAR rum_debug +#include + +#if 1 //Baron porting from linux, it's all temp solution, needs to check again +#include +#include /* XXX for PCPU_GET */ +// typedef struct semaphore _sema; + typedef struct sema _sema; +// typedef spinlock_t _lock; + typedef struct mtx _lock; + typedef struct mtx _mutex; + typedef struct rtw_timer_list _timer; + struct list_head { + struct list_head *next, *prev; + }; + struct __queue { + struct list_head queue; + _lock lock; + }; + + typedef struct mbuf _pkt; + typedef struct mbuf _buffer; + + typedef struct __queue _queue; + typedef struct list_head _list; + typedef int _OS_STATUS; + //typedef u32 _irqL; + typedef unsigned long _irqL; + typedef struct ifnet * _nic_hdl; + + typedef pid_t _thread_hdl_; +// typedef struct thread _thread_hdl_; + typedef void thread_return; + typedef void* thread_context; + + typedef void timer_hdl_return; + typedef void* timer_hdl_context; + typedef struct work_struct _workitem; + typedef struct task _tasklet; + +#define KERNEL_VERSION(a,b,c) (((a) << 16) + ((b) << 8) + (c)) +/* emulate a modern version */ +#define LINUX_VERSION_CODE KERNEL_VERSION(2, 6, 35) + +#define WIRELESS_EXT -1 +#define HZ hz +#define spin_lock_irqsave mtx_lock_irqsave +#define spin_lock_bh mtx_lock_irqsave +#define mtx_lock_irqsave(lock, x) mtx_lock(lock)//{local_irq_save((x)); mtx_lock_spin((lock));} +//#define IFT_RTW 0xf9 //ifnet allocate type for RTW +#define free_netdev if_free +#define LIST_CONTAINOR(ptr, type, member) \ + ((type *)((char *)(ptr)-(SIZE_T)(&((type *)0)->member))) +#define container_of(p,t,n) (t*)((p)-&(((t*)0)->n)) +/* + * Linux timers are emulated using FreeBSD callout functions + * (and taskqueue functionality). + * + * Currently no timer stats functionality. + * + * See (linux_compat) processes.c + * + */ +struct rtw_timer_list { + struct callout callout; + void (*function)(void *); + void *arg; +}; + +struct workqueue_struct; +struct work_struct; +typedef void (*work_func_t)(struct work_struct *work); +/* Values for the state of an item of work (work_struct) */ +typedef enum work_state { + WORK_STATE_UNSET = 0, + WORK_STATE_CALLOUT_PENDING = 1, + WORK_STATE_TASK_PENDING = 2, + WORK_STATE_WORK_CANCELLED = 3 +} work_state_t; + +struct work_struct { + struct task task; /* FreeBSD task */ + work_state_t state; /* the pending or otherwise state of work. */ + work_func_t func; +}; +#define spin_unlock_irqrestore mtx_unlock_irqrestore +#define spin_unlock_bh mtx_unlock_irqrestore +#define mtx_unlock_irqrestore(lock,x) mtx_unlock(lock); +extern void _rtw_spinlock_init(_lock *plock); + +//modify private structure to match freebsd +#define BITS_PER_LONG 32 +union ktime { + s64 tv64; +#if BITS_PER_LONG != 64 && !defined(CONFIG_KTIME_SCALAR) + struct { +#ifdef __BIG_ENDIAN + s32 sec, nsec; +#else + s32 nsec, sec; +#endif + } tv; +#endif +}; +#define kmemcheck_bitfield_begin(name) +#define kmemcheck_bitfield_end(name) +#define CHECKSUM_NONE 0 +typedef unsigned char *sk_buff_data_t; +typedef union ktime ktime_t; /* Kill this */ + +void rtw_mtx_lock(_lock *plock); + +void rtw_mtx_unlock(_lock *plock); + +/** + * struct sk_buff - socket buffer + * @next: Next buffer in list + * @prev: Previous buffer in list + * @sk: Socket we are owned by + * @tstamp: Time we arrived + * @dev: Device we arrived on/are leaving by + * @transport_header: Transport layer header + * @network_header: Network layer header + * @mac_header: Link layer header + * @_skb_refdst: destination entry (with norefcount bit) + * @sp: the security path, used for xfrm + * @cb: Control buffer. Free for use by every layer. Put private vars here + * @len: Length of actual data + * @data_len: Data length + * @mac_len: Length of link layer header + * @hdr_len: writable header length of cloned skb + * @csum: Checksum (must include start/offset pair) + * @csum_start: Offset from skb->head where checksumming should start + * @csum_offset: Offset from csum_start where checksum should be stored + * @local_df: allow local fragmentation + * @cloned: Head may be cloned (check refcnt to be sure) + * @nohdr: Payload reference only, must not modify header + * @pkt_type: Packet class + * @fclone: skbuff clone status + * @ip_summed: Driver fed us an IP checksum + * @priority: Packet queueing priority + * @users: User count - see {datagram,tcp}.c + * @protocol: Packet protocol from driver + * @truesize: Buffer size + * @head: Head of buffer + * @data: Data head pointer + * @tail: Tail pointer + * @end: End pointer + * @destructor: Destruct function + * @mark: Generic packet mark + * @nfct: Associated connection, if any + * @ipvs_property: skbuff is owned by ipvs + * @peeked: this packet has been seen already, so stats have been + * done for it, don't do them again + * @nf_trace: netfilter packet trace flag + * @nfctinfo: Relationship of this skb to the connection + * @nfct_reasm: netfilter conntrack re-assembly pointer + * @nf_bridge: Saved data about a bridged frame - see br_netfilter.c + * @skb_iif: ifindex of device we arrived on + * @rxhash: the packet hash computed on receive + * @queue_mapping: Queue mapping for multiqueue devices + * @tc_index: Traffic control index + * @tc_verd: traffic control verdict + * @ndisc_nodetype: router type (from link layer) + * @dma_cookie: a cookie to one of several possible DMA operations + * done by skb DMA functions + * @secmark: security marking + * @vlan_tci: vlan tag control information + */ + +struct sk_buff { + /* These two members must be first. */ + struct sk_buff *next; + struct sk_buff *prev; + + ktime_t tstamp; + + struct sock *sk; + //struct net_device *dev; + struct ifnet *dev; + + /* + * This is the control buffer. It is free to use for every + * layer. Please put your private variables there. If you + * want to keep them across layers you have to do a skb_clone() + * first. This is owned by whoever has the skb queued ATM. + */ + char cb[48] __aligned(8); + + unsigned long _skb_refdst; +#ifdef CONFIG_XFRM + struct sec_path *sp; +#endif + unsigned int len, + data_len; + u16 mac_len, + hdr_len; + union { + u32 csum; + struct { + u16 csum_start; + u16 csum_offset; + }smbol2; + }smbol1; + u32 priority; + kmemcheck_bitfield_begin(flags1); + u8 local_df:1, + cloned:1, + ip_summed:2, + nohdr:1, + nfctinfo:3; + u8 pkt_type:3, + fclone:2, + ipvs_property:1, + peeked:1, + nf_trace:1; + kmemcheck_bitfield_end(flags1); + u16 protocol; + + void (*destructor)(struct sk_buff *skb); +#if defined(CONFIG_NF_CONNTRACK) || defined(CONFIG_NF_CONNTRACK_MODULE) + struct nf_conntrack *nfct; + struct sk_buff *nfct_reasm; +#endif +#ifdef CONFIG_BRIDGE_NETFILTER + struct nf_bridge_info *nf_bridge; +#endif + + int skb_iif; +#ifdef CONFIG_NET_SCHED + u16 tc_index; /* traffic control index */ +#ifdef CONFIG_NET_CLS_ACT + u16 tc_verd; /* traffic control verdict */ +#endif +#endif + + u32 rxhash; + + kmemcheck_bitfield_begin(flags2); + u16 queue_mapping:16; +#ifdef CONFIG_IPV6_NDISC_NODETYPE + u8 ndisc_nodetype:2, + deliver_no_wcard:1; +#else + u8 deliver_no_wcard:1; +#endif + kmemcheck_bitfield_end(flags2); + + /* 0/14 bit hole */ + +#ifdef CONFIG_NET_DMA + dma_cookie_t dma_cookie; +#endif +#ifdef CONFIG_NETWORK_SECMARK + u32 secmark; +#endif + union { + u32 mark; + u32 dropcount; + }symbol3; + + u16 vlan_tci; + + sk_buff_data_t transport_header; + sk_buff_data_t network_header; + sk_buff_data_t mac_header; + /* These elements must be at the end, see alloc_skb() for details. */ + sk_buff_data_t tail; + sk_buff_data_t end; + unsigned char *head, + *data; + unsigned int truesize; + atomic_t users; +}; +struct sk_buff_head { + /* These two members must be first. */ + struct sk_buff *next; + struct sk_buff *prev; + + u32 qlen; + _lock lock; +}; +#define skb_tail_pointer(skb) skb->tail +static inline unsigned char *skb_put(struct sk_buff *skb, unsigned int len) +{ + unsigned char *tmp = skb_tail_pointer(skb); + //SKB_LINEAR_ASSERT(skb); + skb->tail += len; + skb->len += len; + return tmp; +} + +static inline unsigned char *__skb_pull(struct sk_buff *skb, unsigned int len) +{ + skb->len -= len; + if(skb->len < skb->data_len) + printf("%s(),%d,error!\n",__FUNCTION__,__LINE__); + return skb->data += len; +} +static inline unsigned char *skb_pull(struct sk_buff *skb, unsigned int len) +{ + #ifdef PLATFORM_FREEBSD + return __skb_pull(skb, len); + #else + return unlikely(len > skb->len) ? NULL : __skb_pull(skb, len); + #endif //PLATFORM_FREEBSD +} +static inline u32 skb_queue_len(const struct sk_buff_head *list_) +{ + return list_->qlen; +} +static inline void __skb_insert(struct sk_buff *newsk, + struct sk_buff *prev, struct sk_buff *next, + struct sk_buff_head *list) +{ + newsk->next = next; + newsk->prev = prev; + next->prev = prev->next = newsk; + list->qlen++; +} +static inline void __skb_queue_before(struct sk_buff_head *list, + struct sk_buff *next, + struct sk_buff *newsk) +{ + __skb_insert(newsk, next->prev, next, list); +} +static inline void skb_queue_tail(struct sk_buff_head *list, + struct sk_buff *newsk) +{ + mtx_lock(&list->lock); + __skb_queue_before(list, (struct sk_buff *)list, newsk); + mtx_unlock(&list->lock); +} +static inline struct sk_buff *skb_peek(struct sk_buff_head *list_) +{ + struct sk_buff *list = ((struct sk_buff *)list_)->next; + if (list == (struct sk_buff *)list_) + list = NULL; + return list; +} +static inline void __skb_unlink(struct sk_buff *skb, struct sk_buff_head *list) +{ + struct sk_buff *next, *prev; + + list->qlen--; + next = skb->next; + prev = skb->prev; + skb->next = skb->prev = NULL; + next->prev = prev; + prev->next = next; +} + +static inline struct sk_buff *skb_dequeue(struct sk_buff_head *list) +{ + mtx_lock(&list->lock); + + struct sk_buff *skb = skb_peek(list); + if (skb) + __skb_unlink(skb, list); + + mtx_unlock(&list->lock); + + return skb; +} +static inline void skb_reserve(struct sk_buff *skb, int len) +{ + skb->data += len; + skb->tail += len; +} +static inline void __skb_queue_head_init(struct sk_buff_head *list) +{ + list->prev = list->next = (struct sk_buff *)list; + list->qlen = 0; +} +/* + * This function creates a split out lock class for each invocation; + * this is needed for now since a whole lot of users of the skb-queue + * infrastructure in drivers have different locking usage (in hardirq) + * than the networking core (in softirq only). In the long run either the + * network layer or drivers should need annotation to consolidate the + * main types of usage into 3 classes. + */ +static inline void skb_queue_head_init(struct sk_buff_head *list) +{ + _rtw_spinlock_init(&list->lock); + __skb_queue_head_init(list); +} +unsigned long copy_from_user(void *to, const void *from, unsigned long n); +unsigned long copy_to_user(void *to, const void *from, unsigned long n); +struct sk_buff * dev_alloc_skb(unsigned int size); +struct sk_buff *skb_clone(const struct sk_buff *skb); +void dev_kfree_skb_any(struct sk_buff *skb); +#endif //Baron porting from linux, it's all temp solution, needs to check again + + +#if 1 // kenny add Linux compatibility code for Linux USB driver +#include + +#define __init // __attribute ((constructor)) +#define __exit // __attribute ((destructor)) + +/* + * Definitions for module_init and module_exit macros. + * + * These macros will use the SYSINIT framework to call a specified + * function (with no arguments) on module loading or unloading. + * + */ + +void module_init_exit_wrapper(void *arg); + +#define module_init(initfn) \ + SYSINIT(mod_init_ ## initfn, \ + SI_SUB_KLD, SI_ORDER_FIRST, \ + module_init_exit_wrapper, initfn) + +#define module_exit(exitfn) \ + SYSUNINIT(mod_exit_ ## exitfn, \ + SI_SUB_KLD, SI_ORDER_ANY, \ + module_init_exit_wrapper, exitfn) + +/* + * The usb_register and usb_deregister functions are used to register + * usb drivers with the usb subsystem. + */ +int usb_register(struct usb_driver *driver); +int usb_deregister(struct usb_driver *driver); + +/* + * usb_get_dev and usb_put_dev - increment/decrement the reference count + * of the usb device structure. + * + * Original body of usb_get_dev: + * + * if (dev) + * get_device(&dev->dev); + * return dev; + * + * Reference counts are not currently used in this compatibility + * layer. So these functions will do nothing. + */ +static inline struct usb_device * +usb_get_dev(struct usb_device *dev) +{ + return dev; +} + +static inline void +usb_put_dev(struct usb_device *dev) +{ + return; +} + + +// rtw_usb_compat_linux +int rtw_usb_submit_urb(struct urb *urb, uint16_t mem_flags); +int rtw_usb_unlink_urb(struct urb *urb); +int rtw_usb_clear_halt(struct usb_device *dev, struct usb_host_endpoint *uhe); +int rtw_usb_control_msg(struct usb_device *dev, struct usb_host_endpoint *uhe, + uint8_t request, uint8_t requesttype, + uint16_t value, uint16_t index, void *data, + uint16_t size, usb_timeout_t timeout); +int rtw_usb_set_interface(struct usb_device *dev, uint8_t iface_no, uint8_t alt_index); +int rtw_usb_setup_endpoint(struct usb_device *dev, + struct usb_host_endpoint *uhe, usb_size_t bufsize); +struct urb *rtw_usb_alloc_urb(uint16_t iso_packets, uint16_t mem_flags); +struct usb_host_endpoint *rtw_usb_find_host_endpoint(struct usb_device *dev, uint8_t type, uint8_t ep); +struct usb_host_interface *rtw_usb_altnum_to_altsetting(const struct usb_interface *intf, uint8_t alt_index); +struct usb_interface *rtw_usb_ifnum_to_if(struct usb_device *dev, uint8_t iface_no); +void *rtw_usbd_get_intfdata(struct usb_interface *intf); +void rtw_usb_linux_register(void *arg); +void rtw_usb_linux_deregister(void *arg); +void rtw_usb_linux_free_device(struct usb_device *dev); +void rtw_usb_free_urb(struct urb *urb); +void rtw_usb_init_urb(struct urb *urb); +void rtw_usb_kill_urb(struct urb *urb); +void rtw_usb_set_intfdata(struct usb_interface *intf, void *data); +void rtw_usb_fill_bulk_urb(struct urb *urb, struct usb_device *udev, + struct usb_host_endpoint *uhe, void *buf, + int length, usb_complete_t callback, void *arg); +int rtw_usb_bulk_msg(struct usb_device *udev, struct usb_host_endpoint *uhe, + void *data, int len, uint16_t *pactlen, usb_timeout_t timeout); +void *usb_get_intfdata(struct usb_interface *intf); +int usb_linux_init_endpoints(struct usb_device *udev); + + + +typedef struct urb * PURB; + +typedef unsigned gfp_t; +#define __GFP_WAIT ((gfp_t)0x10u) /* Can wait and reschedule? */ +#define __GFP_HIGH ((gfp_t)0x20u) /* Should access emergency pools? */ +#define __GFP_IO ((gfp_t)0x40u) /* Can start physical IO? */ +#define __GFP_FS ((gfp_t)0x80u) /* Can call down to low-level FS? */ +#define __GFP_COLD ((gfp_t)0x100u) /* Cache-cold page required */ +#define __GFP_NOWARN ((gfp_t)0x200u) /* Suppress page allocation failure warning */ +#define __GFP_REPEAT ((gfp_t)0x400u) /* Retry the allocation. Might fail */ +#define __GFP_NOFAIL ((gfp_t)0x800u) /* Retry for ever. Cannot fail */ +#define __GFP_NORETRY ((gfp_t)0x1000u)/* Do not retry. Might fail */ +#define __GFP_NO_GROW ((gfp_t)0x2000u)/* Slab internal usage */ +#define __GFP_COMP ((gfp_t)0x4000u)/* Add compound page metadata */ +#define __GFP_ZERO ((gfp_t)0x8000u)/* Return zeroed page on success */ +#define __GFP_NOMEMALLOC ((gfp_t)0x10000u) /* Don't use emergency reserves */ +#define __GFP_HARDWALL ((gfp_t)0x20000u) /* Enforce hardwall cpuset memory allocs */ + +/* This equals 0, but use constants in case they ever change */ +#define GFP_NOWAIT (GFP_ATOMIC & ~__GFP_HIGH) +/* GFP_ATOMIC means both !wait (__GFP_WAIT not set) and use emergency pool */ +#define GFP_ATOMIC (__GFP_HIGH) +#define GFP_NOIO (__GFP_WAIT) +#define GFP_NOFS (__GFP_WAIT | __GFP_IO) +#define GFP_KERNEL (__GFP_WAIT | __GFP_IO | __GFP_FS) +#define GFP_USER (__GFP_WAIT | __GFP_IO | __GFP_FS | __GFP_HARDWALL) +#define GFP_HIGHUSER (__GFP_WAIT | __GFP_IO | __GFP_FS | __GFP_HARDWALL | \ + __GFP_HIGHMEM) + + +#endif // kenny add Linux compatibility code for Linux USB + +__inline static _list *get_next(_list *list) +{ + return list->next; +} + +__inline static _list *get_list_head(_queue *queue) +{ + return (&(queue->queue)); +} + + +#define LIST_CONTAINOR(ptr, type, member) \ + ((type *)((char *)(ptr)-(SIZE_T)(&((type *)0)->member))) + + +__inline static void _enter_critical(_lock *plock, _irqL *pirqL) +{ + spin_lock_irqsave(plock, *pirqL); +} + +__inline static void _exit_critical(_lock *plock, _irqL *pirqL) +{ + spin_unlock_irqrestore(plock, *pirqL); +} + +__inline static void _enter_critical_ex(_lock *plock, _irqL *pirqL) +{ + spin_lock_irqsave(plock, *pirqL); +} + +__inline static void _exit_critical_ex(_lock *plock, _irqL *pirqL) +{ + spin_unlock_irqrestore(plock, *pirqL); +} + +__inline static void _enter_critical_bh(_lock *plock, _irqL *pirqL) +{ + spin_lock_bh(plock, *pirqL); +} + +__inline static void _exit_critical_bh(_lock *plock, _irqL *pirqL) +{ + spin_unlock_bh(plock, *pirqL); +} + +__inline static void _enter_critical_mutex(_mutex *pmutex, _irqL *pirqL) +{ + + mtx_lock(pmutex); + +} + + +__inline static void _exit_critical_mutex(_mutex *pmutex, _irqL *pirqL) +{ + + mtx_unlock(pmutex); + +} +static inline void __list_del(struct list_head * prev, struct list_head * next) +{ + next->prev = prev; + prev->next = next; +} +static inline void INIT_LIST_HEAD(struct list_head *list) +{ + list->next = list; + list->prev = list; +} +__inline static void rtw_list_delete(_list *plist) +{ + __list_del(plist->prev, plist->next); + INIT_LIST_HEAD(plist); +} + +static inline void timer_hdl(void *ctx) +{ + _timer *timer = (_timer *)ctx; + + rtw_mtx_lock(NULL); + if (callout_pending(&timer->callout)) { + /* callout was reset */ + rtw_mtx_unlock(NULL); + return; + } + + if (!callout_active(&timer->callout)) { + /* callout was stopped */ + rtw_mtx_unlock(NULL); + return; + } + + callout_deactivate(&timer->callout); + + timer->function(timer->arg); + + rtw_mtx_unlock(NULL); +} + +static inline void _init_timer(_timer *ptimer, _nic_hdl padapter, void *pfunc, void *cntx) +{ + ptimer->function = pfunc; + ptimer->arg = cntx; + callout_init(&ptimer->callout, CALLOUT_MPSAFE); +} + +__inline static void _set_timer(_timer *ptimer,u32 delay_time) +{ + if (ptimer->function && ptimer->arg) { + rtw_mtx_lock(NULL); + callout_reset(&ptimer->callout, delay_time, timer_hdl, ptimer); + rtw_mtx_unlock(NULL); + } +} + +__inline static void _cancel_timer(_timer *ptimer,u8 *bcancelled) +{ + rtw_mtx_lock(NULL); + callout_drain(&ptimer->callout); + rtw_mtx_unlock(NULL); + *bcancelled = 1; /* assume an pending timer to be canceled */ +} + +__inline static void _init_workitem(_workitem *pwork, void *pfunc, PVOID cntx) +{ + printf("%s Not implement yet! \n",__FUNCTION__); +} + +__inline static void _set_workitem(_workitem *pwork) +{ + printf("%s Not implement yet! \n",__FUNCTION__); +// schedule_work(pwork); +} + +// +// Global Mutex: can only be used at PASSIVE level. +// + +#define ACQUIRE_GLOBAL_MUTEX(_MutexCounter) \ +{ \ +} + +#define RELEASE_GLOBAL_MUTEX(_MutexCounter) \ +{ \ +} + +#define ATOMIC_INIT(i) { (i) } + +static __inline void thread_enter(char *name); + +//Atomic integer operations +typedef uint32_t ATOMIC_T ; + +#define rtw_netdev_priv(netdev) (((struct ifnet *)netdev)->if_softc) + +#define rtw_free_netdev(netdev) if_free((netdev)) + +#define NDEV_FMT "%s" +#define NDEV_ARG(ndev) "" +#define ADPT_FMT "%s" +#define ADPT_ARG(adapter) "" +#define FUNC_NDEV_FMT "%s" +#define FUNC_NDEV_ARG(ndev) __func__ +#define FUNC_ADPT_FMT "%s" +#define FUNC_ADPT_ARG(adapter) __func__ + +#define STRUCT_PACKED + +#endif + diff --git a/include/osdep_service_ce.h b/include/osdep_service_ce.h new file mode 100644 index 0000000..2bf65ef --- /dev/null +++ b/include/osdep_service_ce.h @@ -0,0 +1,200 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __OSDEP_CE_SERVICE_H_ +#define __OSDEP_CE_SERVICE_H_ + + +#include +#include + +#ifdef CONFIG_SDIO_HCI +#include "SDCardDDK.h" +#endif + +#ifdef CONFIG_USB_HCI +#include +#endif + +typedef HANDLE _sema; +typedef LIST_ENTRY _list; +typedef NDIS_STATUS _OS_STATUS; + +typedef NDIS_SPIN_LOCK _lock; + +typedef HANDLE _rwlock; //Mutex + +typedef u32 _irqL; + +typedef NDIS_HANDLE _nic_hdl; + +struct rtw_timer_list { + NDIS_MINIPORT_TIMER ndis_timer; + void (*function)(void *); + void *arg; +}; + +struct __queue { + LIST_ENTRY queue; + _lock lock; +}; + +typedef NDIS_PACKET _pkt; +typedef NDIS_BUFFER _buffer; +typedef struct __queue _queue; + +typedef HANDLE _thread_hdl_; +typedef DWORD thread_return; +typedef void* thread_context; +typedef NDIS_WORK_ITEM _workitem; + + + +#define SEMA_UPBND (0x7FFFFFFF) //8192 + +__inline static _list *get_prev(_list *list) +{ + return list->Blink; +} + +__inline static _list *get_next(_list *list) +{ + return list->Flink; +} + +__inline static _list *get_list_head(_queue *queue) +{ + return (&(queue->queue)); +} + +#define LIST_CONTAINOR(ptr, type, member) CONTAINING_RECORD(ptr, type, member) + +__inline static void _enter_critical(_lock *plock, _irqL *pirqL) +{ + NdisAcquireSpinLock(plock); +} + +__inline static void _exit_critical(_lock *plock, _irqL *pirqL) +{ + NdisReleaseSpinLock(plock); +} + +__inline static _enter_critical_ex(_lock *plock, _irqL *pirqL) +{ + NdisDprAcquireSpinLock(plock); +} + +__inline static _exit_critical_ex(_lock *plock, _irqL *pirqL) +{ + NdisDprReleaseSpinLock(plock); +} + + +__inline static void _enter_hwio_critical(_rwlock *prwlock, _irqL *pirqL) +{ + WaitForSingleObject(*prwlock, INFINITE ); + +} + +__inline static void _exit_hwio_critical(_rwlock *prwlock, _irqL *pirqL) +{ + ReleaseMutex(*prwlock); +} + +__inline static void rtw_list_delete(_list *plist) +{ + RemoveEntryList(plist); + InitializeListHead(plist); +} + +static inline void timer_hdl( + IN PVOID SystemSpecific1, + IN PVOID FunctionContext, + IN PVOID SystemSpecific2, + IN PVOID SystemSpecific3) +{ + _timer *timer = (_timer *)FunctionContext; + + timer->function(timer->arg); +} + +static inline void _init_timer(_timer *ptimer, _nic_hdl nic_hdl, void *pfunc, void *cntx) +{ + ptimer->function = pfunc; + ptimer->arg = cntx; + NdisMInitializeTimer(&ptimer->ndis_timer, nic_hdl, timer_hdl, ptimer); +} + +static inline void _set_timer(_timer *ptimer, u32 delay_time) +{ + NdisMSetTimer(ptimer, delay_time); +} + +static inline void _cancel_timer(_timer *ptimer, u8 *bcancelled) +{ + NdisMCancelTimer(ptimer, bcancelled); +} + +__inline static void _init_workitem(_workitem *pwork, void *pfunc, PVOID cntx) +{ + + NdisInitializeWorkItem(pwork, pfunc, cntx); +} + +__inline static void _set_workitem(_workitem *pwork) +{ + NdisScheduleWorkItem(pwork); +} + +#define ATOMIC_INIT(i) { (i) } + +// +// Global Mutex: can only be used at PASSIVE level. +// + +#define ACQUIRE_GLOBAL_MUTEX(_MutexCounter) \ +{ \ + while (NdisInterlockedIncrement((PULONG)&(_MutexCounter)) != 1)\ + { \ + NdisInterlockedDecrement((PULONG)&(_MutexCounter)); \ + NdisMSleep(10000); \ + } \ +} + +#define RELEASE_GLOBAL_MUTEX(_MutexCounter) \ +{ \ + NdisInterlockedDecrement((PULONG)&(_MutexCounter)); \ +} + +// limitation of path length +#define PATH_LENGTH_MAX MAX_PATH + +//Atomic integer operations +#define ATOMIC_T LONG + +#define NDEV_FMT "%s" +#define NDEV_ARG(ndev) "" +#define ADPT_FMT "%s" +#define ADPT_ARG(adapter) "" +#define FUNC_NDEV_FMT "%s" +#define FUNC_NDEV_ARG(ndev) __func__ +#define FUNC_ADPT_FMT "%s" +#define FUNC_ADPT_ARG(adapter) __func__ + +#define STRUCT_PACKED + + +#endif + diff --git a/include/osdep_service_linux.h b/include/osdep_service_linux.h new file mode 100755 index 0000000..fca4cf6 --- /dev/null +++ b/include/osdep_service_linux.h @@ -0,0 +1,564 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __OSDEP_LINUX_SERVICE_H_ +#define __OSDEP_LINUX_SERVICE_H_ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 5)) + #include +#endif +/* #include */ +#include +#include +#include +#include +#include +#include +#include +#include +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 26)) + #include +#else + #include +#endif +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include /* for struct tasklet_struct */ +#include +#include +#include +#include + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 4, 0)) + #include +#endif + +#if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 5, 41)) + #include +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 7, 0)) + #include +#else + #include +#endif + +#ifdef RTK_DMP_PLATFORM + #if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 12)) + #include + #endif + #include +#endif + +#ifdef CONFIG_NET_RADIO + #define CONFIG_WIRELESS_EXT +#endif + +/* Monitor mode */ +#include + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) + #include +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 25) && \ + LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 29)) + #define CONFIG_IEEE80211_HT_ADDT_INFO +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + /* #include */ + #include +#else + #ifdef CONFIG_REGD_SRC_FROM_OS + #error "CONFIG_REGD_SRC_FROM_OS requires CONFIG_IOCTL_CFG80211" + #endif +#endif /* CONFIG_IOCTL_CFG80211 */ + + +#ifdef CONFIG_HAS_EARLYSUSPEND + #include +#endif /* CONFIG_HAS_EARLYSUSPEND */ + +#ifdef CONFIG_EFUSE_CONFIG_FILE + #include +#endif + +#ifdef CONFIG_USB_HCI + #include + #if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 21)) + #include + #else + #include + #endif +#endif + +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + #include + #include + #include + #include + #include +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + +#ifdef CONFIG_USB_HCI + typedef struct urb *PURB; +#endif + +#if defined(CONFIG_RTW_GRO) && (!defined(CONFIG_RTW_NAPI)) + + #error "Enable NAPI before enable GRO\n" + +#endif + + +#if (KERNEL_VERSION(2, 6, 29) > LINUX_VERSION_CODE && defined(CONFIG_RTW_NAPI)) + + #undef CONFIG_RTW_NAPI + /*#warning "Linux Kernel version too old to support NAPI (should newer than 2.6.29)\n"*/ + +#endif + +#if (KERNEL_VERSION(2, 6, 33) > LINUX_VERSION_CODE && defined(CONFIG_RTW_GRO)) + + #undef CONFIG_RTW_GRO + /*#warning "Linux Kernel version too old to support GRO(should newer than 2.6.33)\n"*/ + +#endif + +typedef struct semaphore _sema; +typedef spinlock_t _lock; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + typedef struct mutex _mutex; +#else + typedef struct semaphore _mutex; +#endif +struct rtw_timer_list { + struct timer_list timer; + void (*function)(void *); + void *arg; +}; + +typedef struct rtw_timer_list _timer; +typedef struct completion _completion; + +struct __queue { + struct list_head queue; + _lock lock; +}; + +typedef struct sk_buff _pkt; +typedef unsigned char _buffer; + +typedef struct __queue _queue; +typedef struct list_head _list; + +/* hlist */ +typedef struct hlist_head rtw_hlist_head; +typedef struct hlist_node rtw_hlist_node; + +/* RCU */ +typedef struct rcu_head rtw_rcu_head; +#define rtw_rcu_dereference(p) rcu_dereference((p)) +#define rtw_rcu_dereference_protected(p, c) rcu_dereference_protected(p, c) +#define rtw_rcu_assign_pointer(p, v) rcu_assign_pointer((p), (v)) +#define rtw_rcu_read_lock() rcu_read_lock() +#define rtw_rcu_read_unlock() rcu_read_unlock() +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 34)) +#define rtw_rcu_access_pointer(p) rcu_access_pointer(p) +#endif + +/* rhashtable */ +#include "../os_dep/linux/rtw_rhashtable.h" + +typedef int _OS_STATUS; +/* typedef u32 _irqL; */ +typedef unsigned long _irqL; +typedef struct net_device *_nic_hdl; + +typedef void *_thread_hdl_; +typedef int thread_return; +typedef void *thread_context; + +typedef void timer_hdl_return; +typedef void *timer_hdl_context; + +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 41)) + typedef struct work_struct _workitem; +#else + typedef struct tq_struct _workitem; +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 24)) + #define DMA_BIT_MASK(n) (((n) == 64) ? ~0ULL : ((1ULL<<(n))-1)) +#endif + +typedef unsigned long systime; +typedef ktime_t sysptime; +typedef struct tasklet_struct _tasklet; + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 22)) +/* Porting from linux kernel, for compatible with old kernel. */ +static inline unsigned char *skb_tail_pointer(const struct sk_buff *skb) +{ + return skb->tail; +} + +static inline void skb_reset_tail_pointer(struct sk_buff *skb) +{ + skb->tail = skb->data; +} + +static inline void skb_set_tail_pointer(struct sk_buff *skb, const int offset) +{ + skb->tail = skb->data + offset; +} + +static inline unsigned char *skb_end_pointer(const struct sk_buff *skb) +{ + return skb->end; +} +#endif + +__inline static void rtw_list_delete(_list *plist) +{ + list_del_init(plist); +} + +__inline static _list *get_next(_list *list) +{ + return list->next; +} + +#define LIST_CONTAINOR(ptr, type, member) \ + ((type *)((char *)(ptr)-(SIZE_T)(&((type *)0)->member))) + +#define rtw_list_first_entry(ptr, type, member) list_first_entry(ptr, type, member) + +#define rtw_hlist_for_each_entry(pos, head, member) hlist_for_each_entry(pos, head, member) +#define rtw_hlist_for_each_safe(pos, n, head) hlist_for_each_safe(pos, n, head) +#define rtw_hlist_entry(ptr, type, member) hlist_entry(ptr, type, member) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) +#define rtw_hlist_for_each_entry_safe(pos, np, n, head, member) hlist_for_each_entry_safe(pos, n, head, member) +#define rtw_hlist_for_each_entry_rcu(pos, node, head, member) hlist_for_each_entry_rcu(pos, head, member) +#else +#define rtw_hlist_for_each_entry_safe(pos, np, n, head, member) hlist_for_each_entry_safe(pos, np, n, head, member) +#define rtw_hlist_for_each_entry_rcu(pos, node, head, member) hlist_for_each_entry_rcu(pos, node, head, member) +#endif + +__inline static void _enter_critical(_lock *plock, _irqL *pirqL) +{ + spin_lock_irqsave(plock, *pirqL); +} + +__inline static void _exit_critical(_lock *plock, _irqL *pirqL) +{ + spin_unlock_irqrestore(plock, *pirqL); +} + +__inline static void _enter_critical_ex(_lock *plock, _irqL *pirqL) +{ + spin_lock_irqsave(plock, *pirqL); +} + +__inline static void _exit_critical_ex(_lock *plock, _irqL *pirqL) +{ + spin_unlock_irqrestore(plock, *pirqL); +} + +__inline static void _enter_critical_bh(_lock *plock, _irqL *pirqL) +{ + spin_lock_bh(plock); +} + +__inline static void _exit_critical_bh(_lock *plock, _irqL *pirqL) +{ + spin_unlock_bh(plock); +} + +__inline static void enter_critical_bh(_lock *plock) +{ + spin_lock_bh(plock); +} + +__inline static void exit_critical_bh(_lock *plock) +{ + spin_unlock_bh(plock); +} + +__inline static int _enter_critical_mutex(_mutex *pmutex, _irqL *pirqL) +{ + int ret = 0; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + /* mutex_lock(pmutex); */ + ret = mutex_lock_interruptible(pmutex); +#else + ret = down_interruptible(pmutex); +#endif + return ret; +} + + +__inline static int _enter_critical_mutex_lock(_mutex *pmutex, _irqL *pirqL) +{ + int ret = 0; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + mutex_lock(pmutex); +#else + down(pmutex); +#endif + return ret; +} + +__inline static void _exit_critical_mutex(_mutex *pmutex, _irqL *pirqL) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + mutex_unlock(pmutex); +#else + up(pmutex); +#endif +} + +__inline static _list *get_list_head(_queue *queue) +{ + return &(queue->queue); +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 14, 0)) +static inline void timer_hdl(struct timer_list *in_timer) +#else +static inline void timer_hdl(unsigned long cntx) +#endif +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 14, 0)) + _timer *ptimer = from_timer(ptimer, in_timer, timer); +#else + _timer *ptimer = (_timer *)cntx; +#endif + ptimer->function(ptimer->arg); +} + +__inline static void _init_timer(_timer *ptimer, _nic_hdl nic_hdl, void *pfunc, void *cntx) +{ + ptimer->function = pfunc; + ptimer->arg = cntx; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 14, 0)) + timer_setup(&ptimer->timer, timer_hdl, 0); +#else + /* setup_timer(ptimer, pfunc,(u32)cntx); */ + ptimer->timer.function = timer_hdl; + ptimer->timer.data = (unsigned long)ptimer; + init_timer(&ptimer->timer); +#endif +} + +__inline static void _set_timer(_timer *ptimer, u32 delay_time) +{ + mod_timer(&ptimer->timer , (jiffies + (delay_time * HZ / 1000))); +} + +__inline static void _cancel_timer(_timer *ptimer, u8 *bcancelled) +{ + *bcancelled = del_timer_sync(&ptimer->timer) == 1 ? 1 : 0; +} + +__inline static void _cancel_timer_async(_timer *ptimer) +{ + del_timer(&ptimer->timer); +} + +static inline void _init_workitem(_workitem *pwork, void *pfunc, void *cntx) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 20)) + INIT_WORK(pwork, pfunc); +#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 41)) + INIT_WORK(pwork, pfunc, pwork); +#else + INIT_TQUEUE(pwork, pfunc, pwork); +#endif +} + +__inline static void _set_workitem(_workitem *pwork) +{ +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 41)) + schedule_work(pwork); +#else + schedule_task(pwork); +#endif +} + +__inline static void _cancel_workitem_sync(_workitem *pwork) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 22)) + cancel_work_sync(pwork); +#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 41)) + flush_scheduled_work(); +#else + flush_scheduled_tasks(); +#endif +} +/* + * Global Mutex: can only be used at PASSIVE level. + * */ + +#define ACQUIRE_GLOBAL_MUTEX(_MutexCounter) \ + { \ + while (atomic_inc_return((atomic_t *)&(_MutexCounter)) != 1) { \ + atomic_dec((atomic_t *)&(_MutexCounter)); \ + msleep(10); \ + } \ + } + +#define RELEASE_GLOBAL_MUTEX(_MutexCounter) \ + { \ + atomic_dec((atomic_t *)&(_MutexCounter)); \ + } + +static inline int rtw_netif_queue_stopped(struct net_device *pnetdev) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + return (netif_tx_queue_stopped(netdev_get_tx_queue(pnetdev, 0)) && + netif_tx_queue_stopped(netdev_get_tx_queue(pnetdev, 1)) && + netif_tx_queue_stopped(netdev_get_tx_queue(pnetdev, 2)) && + netif_tx_queue_stopped(netdev_get_tx_queue(pnetdev, 3))); +#else + return netif_queue_stopped(pnetdev); +#endif +} + +static inline void rtw_netif_wake_queue(struct net_device *pnetdev) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + netif_tx_wake_all_queues(pnetdev); +#else + netif_wake_queue(pnetdev); +#endif +} + +static inline void rtw_netif_start_queue(struct net_device *pnetdev) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + netif_tx_start_all_queues(pnetdev); +#else + netif_start_queue(pnetdev); +#endif +} + +static inline void rtw_netif_stop_queue(struct net_device *pnetdev) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + netif_tx_stop_all_queues(pnetdev); +#else + netif_stop_queue(pnetdev); +#endif +} +static inline void rtw_netif_device_attach(struct net_device *pnetdev) +{ + netif_device_attach(pnetdev); +} +static inline void rtw_netif_device_detach(struct net_device *pnetdev) +{ + netif_device_detach(pnetdev); +} +static inline void rtw_netif_carrier_on(struct net_device *pnetdev) +{ + netif_carrier_on(pnetdev); +} +static inline void rtw_netif_carrier_off(struct net_device *pnetdev) +{ + netif_carrier_off(pnetdev); +} + +static inline int rtw_merge_string(char *dst, int dst_len, const char *src1, const char *src2) +{ + int len = 0; + len += snprintf(dst + len, dst_len - len, "%s", src1); + len += snprintf(dst + len, dst_len - len, "%s", src2); + + return len; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 27)) + #define rtw_signal_process(pid, sig) kill_pid(find_vpid((pid)), (sig), 1) +#else /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 27)) */ + #define rtw_signal_process(pid, sig) kill_proc((pid), (sig), 1) +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 27)) */ + + +/* Suspend lock prevent system from going suspend */ +#ifdef CONFIG_WAKELOCK + #include +#elif defined(CONFIG_ANDROID_POWER) + #include +#endif + +/* limitation of path length */ +#define PATH_LENGTH_MAX PATH_MAX + +/* Atomic integer operations */ +#define ATOMIC_T atomic_t + +#define rtw_netdev_priv(netdev) (((struct rtw_netdev_priv_indicator *)netdev_priv(netdev))->priv) + +#define NDEV_FMT "%s" +#define NDEV_ARG(ndev) ndev->name +#define ADPT_FMT "%s" +#define ADPT_ARG(adapter) (adapter->pnetdev ? adapter->pnetdev->name : NULL) +#define FUNC_NDEV_FMT "%s(%s)" +#define FUNC_NDEV_ARG(ndev) __func__, ndev->name +#define FUNC_ADPT_FMT "%s(%s)" +#define FUNC_ADPT_ARG(adapter) __func__, (adapter->pnetdev ? adapter->pnetdev->name : NULL) + +struct rtw_netdev_priv_indicator { + void *priv; + u32 sizeof_priv; +}; +struct net_device *rtw_alloc_etherdev_with_old_priv(int sizeof_priv, void *old_priv); +extern struct net_device *rtw_alloc_etherdev(int sizeof_priv); + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 24)) +#define rtw_get_same_net_ndev_by_name(ndev, name) dev_get_by_name(name) +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 26)) +#define rtw_get_same_net_ndev_by_name(ndev, name) dev_get_by_name(ndev->nd_net, name) +#else +#define rtw_get_same_net_ndev_by_name(ndev, name) dev_get_by_name(dev_net(ndev), name) +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 24)) +#define rtw_get_bridge_ndev_by_name(name) dev_get_by_name(name) +#else +#define rtw_get_bridge_ndev_by_name(name) dev_get_by_name(&init_net, name) +#endif + +#define STRUCT_PACKED __attribute__ ((packed)) + + +#endif /* __OSDEP_LINUX_SERVICE_H_ */ diff --git a/include/osdep_service_xp.h b/include/osdep_service_xp.h new file mode 100644 index 0000000..57e6f31 --- /dev/null +++ b/include/osdep_service_xp.h @@ -0,0 +1,210 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __OSDEP_LINUX_SERVICE_H_ +#define __OSDEP_LINUX_SERVICE_H_ + + #include + #include + #include + #include + +#ifdef CONFIG_USB_HCI + #include + #include + #include +#endif + + typedef KSEMAPHORE _sema; + typedef LIST_ENTRY _list; + typedef NDIS_STATUS _OS_STATUS; + + + typedef NDIS_SPIN_LOCK _lock; + + typedef KMUTEX _mutex; + + typedef KIRQL _irqL; + + // USB_PIPE for WINCE , but handle can be use just integer under windows + typedef NDIS_HANDLE _nic_hdl; + + struct rtw_timer_list { + NDIS_MINIPORT_TIMER ndis_timer; + void (*function)(void *); + void *arg; + }; + + struct __queue { + LIST_ENTRY queue; + _lock lock; + }; + + typedef NDIS_PACKET _pkt; + typedef NDIS_BUFFER _buffer; + typedef struct __queue _queue; + + typedef PKTHREAD _thread_hdl_; + typedef void thread_return; + typedef void* thread_context; + + typedef NDIS_WORK_ITEM _workitem; + + + #define HZ 10000000 + #define SEMA_UPBND (0x7FFFFFFF) //8192 + +__inline static _list *get_next(_list *list) +{ + return list->Flink; +} + +__inline static _list *get_list_head(_queue *queue) +{ + return (&(queue->queue)); +} + + +#define LIST_CONTAINOR(ptr, type, member) CONTAINING_RECORD(ptr, type, member) + + +__inline static _enter_critical(_lock *plock, _irqL *pirqL) +{ + NdisAcquireSpinLock(plock); +} + +__inline static _exit_critical(_lock *plock, _irqL *pirqL) +{ + NdisReleaseSpinLock(plock); +} + + +__inline static _enter_critical_ex(_lock *plock, _irqL *pirqL) +{ + NdisDprAcquireSpinLock(plock); +} + +__inline static _exit_critical_ex(_lock *plock, _irqL *pirqL) +{ + NdisDprReleaseSpinLock(plock); +} + +__inline static void _enter_critical_bh(_lock *plock, _irqL *pirqL) +{ + NdisDprAcquireSpinLock(plock); +} + +__inline static void _exit_critical_bh(_lock *plock, _irqL *pirqL) +{ + NdisDprReleaseSpinLock(plock); +} + +__inline static _enter_critical_mutex(_mutex *pmutex, _irqL *pirqL) +{ + KeWaitForSingleObject(pmutex, Executive, KernelMode, FALSE, NULL); +} + + +__inline static _exit_critical_mutex(_mutex *pmutex, _irqL *pirqL) +{ + KeReleaseMutex(pmutex, FALSE); +} + + +__inline static void rtw_list_delete(_list *plist) +{ + RemoveEntryList(plist); + InitializeListHead(plist); +} + +static inline void timer_hdl( + IN PVOID SystemSpecific1, + IN PVOID FunctionContext, + IN PVOID SystemSpecific2, + IN PVOID SystemSpecific3) +{ + _timer *timer = (_timer *)FunctionContext; + + timer->function(timer->arg); +} + +static inline void _init_timer(_timer *ptimer, _nic_hdl nic_hdl, void *pfunc, void *cntx) +{ + ptimer->function = pfunc; + ptimer->arg = cntx; + NdisMInitializeTimer(&ptimer->ndis_timer, nic_hdl, timer_hdl, ptimer); +} + +static inline void _set_timer(_timer *ptimer, u32 delay_time) +{ + NdisMSetTimer(ptimer, delay_time); +} + +static inline void _cancel_timer(_timer *ptimer, u8 *bcancelled) +{ + NdisMCancelTimer(ptimer, bcancelled); +} + +__inline static void _init_workitem(_workitem *pwork, void *pfunc, PVOID cntx) +{ + + NdisInitializeWorkItem(pwork, pfunc, cntx); +} + +__inline static void _set_workitem(_workitem *pwork) +{ + NdisScheduleWorkItem(pwork); +} + + +#define ATOMIC_INIT(i) { (i) } + +// +// Global Mutex: can only be used at PASSIVE level. +// + +#define ACQUIRE_GLOBAL_MUTEX(_MutexCounter) \ +{ \ + while (NdisInterlockedIncrement((PULONG)&(_MutexCounter)) != 1)\ + { \ + NdisInterlockedDecrement((PULONG)&(_MutexCounter)); \ + NdisMSleep(10000); \ + } \ +} + +#define RELEASE_GLOBAL_MUTEX(_MutexCounter) \ +{ \ + NdisInterlockedDecrement((PULONG)&(_MutexCounter)); \ +} + +// limitation of path length +#define PATH_LENGTH_MAX MAX_PATH + +//Atomic integer operations +#define ATOMIC_T LONG + + +#define NDEV_FMT "%s" +#define NDEV_ARG(ndev) "" +#define ADPT_FMT "%s" +#define ADPT_ARG(adapter) "" +#define FUNC_NDEV_FMT "%s" +#define FUNC_NDEV_ARG(ndev) __func__ +#define FUNC_ADPT_FMT "%s" +#define FUNC_ADPT_ARG(adapter) __func__ + +#define STRUCT_PACKED + +#endif + diff --git a/include/pci_hal.h b/include/pci_hal.h new file mode 100644 index 0000000..6eac311 --- /dev/null +++ b/include/pci_hal.h @@ -0,0 +1,60 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __PCI_HAL_H__ +#define __PCI_HAL_H__ + +#ifdef CONFIG_RTL8188E + void rtl8188ee_set_hal_ops(_adapter *padapter); +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + void rtl8812ae_set_hal_ops(_adapter *padapter); +#endif + +#if defined(CONFIG_RTL8192E) + void rtl8192ee_set_hal_ops(_adapter *padapter); +#endif + +#if defined(CONFIG_RTL8192F) + void rtl8192fe_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8723B + void rtl8723be_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8723D + void rtl8723de_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8814A + void rtl8814ae_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8822B + void rtl8822be_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8822C + void rtl8822ce_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8814B + void rtl8814be_set_hal_ops(PADAPTER padapter); +#endif + +u8 rtw_set_hal_ops(_adapter *padapter); + +#endif /* __PCIE_HAL_H__ */ diff --git a/include/pci_ops.h b/include/pci_ops.h new file mode 100644 index 0000000..7b95fde --- /dev/null +++ b/include/pci_ops.h @@ -0,0 +1,116 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __PCI_OPS_H_ +#define __PCI_OPS_H_ + + +#ifdef CONFIG_RTL8188E + u32 rtl8188ee_init_desc_ring(_adapter *padapter); + u32 rtl8188ee_free_desc_ring(_adapter *padapter); + void rtl8188ee_reset_desc_ring(_adapter *padapter); + int rtl8188ee_interrupt(PADAPTER Adapter); + void rtl8188ee_xmit_tasklet(void *priv); + void rtl8188ee_recv_tasklet(void *priv); + void rtl8188ee_prepare_bcn_tasklet(void *priv); + void rtl8188ee_set_intf_ops(struct _io_ops *pops); + void rtw8188ee_unmap_beacon_icf(_adapter *padapter); +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + u32 rtl8812ae_init_desc_ring(_adapter *padapter); + u32 rtl8812ae_free_desc_ring(_adapter *padapter); + void rtl8812ae_reset_desc_ring(_adapter *padapter); + int rtl8812ae_interrupt(PADAPTER Adapter); + void rtl8812ae_xmit_tasklet(void *priv); + void rtl8812ae_recv_tasklet(void *priv); + void rtl8812ae_prepare_bcn_tasklet(void *priv); + void rtl8812ae_set_intf_ops(struct _io_ops *pops); + void rtw8812ae_unmap_beacon_icf(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8192E + u32 rtl8192ee_init_desc_ring(_adapter *padapter); + u32 rtl8192ee_free_desc_ring(_adapter *padapter); + void rtl8192ee_reset_desc_ring(_adapter *padapter); + void rtl8192ee_recv_tasklet(void *priv); + void rtl8192ee_prepare_bcn_tasklet(void *priv); + int rtl8192ee_interrupt(PADAPTER Adapter); + void rtl8192ee_set_intf_ops(struct _io_ops *pops); + void rtw8192ee_unmap_beacon_icf(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8192F + u32 rtl8192fe_init_desc_ring(_adapter *padapter); + u32 rtl8192fe_free_desc_ring(_adapter *padapter); + void rtl8192fe_reset_desc_ring(_adapter *padapter); + int rtl8192fe_interrupt(PADAPTER Adapter); + void rtl8192fe_recv_tasklet(void *priv); + void rtl8192fe_prepare_bcn_tasklet(void *priv); + void rtl8192fe_set_intf_ops(struct _io_ops *pops); + u8 check_tx_desc_resource(_adapter *padapter, int prio); + void rtl8192fe_unmap_beacon_icf(PADAPTER Adapter); +#endif + +#ifdef CONFIG_RTL8723B + u32 rtl8723be_init_desc_ring(_adapter *padapter); + u32 rtl8723be_free_desc_ring(_adapter *padapter); + void rtl8723be_reset_desc_ring(_adapter *padapter); + int rtl8723be_interrupt(PADAPTER Adapter); + void rtl8723be_recv_tasklet(void *priv); + void rtl8723be_prepare_bcn_tasklet(void *priv); + void rtl8723be_set_intf_ops(struct _io_ops *pops); + void rtl8723be_unmap_beacon_icf(PADAPTER Adapter); +#endif + +#ifdef CONFIG_RTL8723D + u32 rtl8723de_init_desc_ring(_adapter *padapter); + u32 rtl8723de_free_desc_ring(_adapter *padapter); + void rtl8723de_reset_desc_ring(_adapter *padapter); + int rtl8723de_interrupt(PADAPTER Adapter); + void rtl8723de_recv_tasklet(void *priv); + void rtl8723de_prepare_bcn_tasklet(void *priv); + void rtl8723de_set_intf_ops(struct _io_ops *pops); + u8 check_tx_desc_resource(_adapter *padapter, int prio); + void rtl8723de_unmap_beacon_icf(PADAPTER Adapter); +#endif + +#ifdef CONFIG_RTL8814A + u32 rtl8814ae_init_desc_ring(_adapter *padapter); + u32 rtl8814ae_free_desc_ring(_adapter *padapter); + void rtl8814ae_reset_desc_ring(_adapter *padapter); + int rtl8814ae_interrupt(PADAPTER Adapter); + void rtl8814ae_xmit_tasklet(void *priv); + void rtl8814ae_recv_tasklet(void *priv); + void rtl8814ae_prepare_bcn_tasklet(void *priv); + void rtl8814ae_set_intf_ops(struct _io_ops *pops); + void rtl8814ae_unmap_beacon_icf(PADAPTER Adapter); +#endif + +#ifdef CONFIG_RTL8822B + void rtl8822be_set_intf_ops(struct _io_ops *pops); +#endif + +#ifdef CONFIG_RTL8821C + void rtl8821ce_set_intf_ops(struct _io_ops *pops); +#endif + +#ifdef CONFIG_RTL8822C + void rtl8822ce_set_intf_ops(struct _io_ops *pops); +#endif + +#ifdef CONFIG_RTL8814B + void rtl8814be_set_intf_ops(struct _io_ops *pops); +#endif +#endif diff --git a/include/pci_osintf.h b/include/pci_osintf.h new file mode 100644 index 0000000..077064a --- /dev/null +++ b/include/pci_osintf.h @@ -0,0 +1,66 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __PCI_OSINTF_H +#define __PCI_OSINTF_H + +#ifdef CONFIG_PLATFORM_RTK129X +#define PCIE_SLOT1_MEM_START 0x9804F000 +#define PCIE_SLOT1_MEM_LEN 0x1000 +#define PCIE_SLOT1_CTRL_START 0x9804EC00 + +#define PCIE_SLOT2_MEM_START 0x9803C000 +#define PCIE_SLOT2_MEM_LEN 0x1000 +#define PCIE_SLOT2_CTRL_START 0x9803BC00 + +#define PCIE_MASK_OFFSET 0x100 /* mask offset from CTRL_START */ +#define PCIE_TRANSLATE_OFFSET 0x104 /* translate offset from CTRL_START */ +#endif + +#define PCI_BC_CLK_REQ BIT0 +#define PCI_BC_ASPM_L0s BIT1 +#define PCI_BC_ASPM_L1 BIT2 +#define PCI_BC_ASPM_L1Off BIT3 +//#define PCI_BC_ASPM_LTR BIT4 +//#define PCI_BC_ASPM_OBFF BIT5 + +void PlatformClearPciPMEStatus(PADAPTER Adapter); +void rtw_pci_aspm_config(_adapter *padapter); +void rtw_pci_aspm_config_l1off_general(_adapter *padapter, u8 eanble); +#ifdef CONFIG_PCI_DYNAMIC_ASPM +void rtw_pci_set_aspm_lnkctl(_adapter *padapter, u8 mode); +void rtw_pci_set_l1_latency(_adapter *padapter, u8 mode); + +static inline void rtw_pci_dynamic_aspm_set_mode(_adapter *padapter, u8 mode) +{ + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct pci_priv *pcipriv = &(pdvobjpriv->pcipriv); + + if (mode == pcipriv->aspm_mode) + return; + + pcipriv->aspm_mode = mode; + +#ifdef CONFIG_PCI_DYNAMIC_ASPM_LINK_CTRL + rtw_pci_set_aspm_lnkctl(padapter, mode); +#endif +#ifdef CONFIG_PCI_DYNAMIC_ASPM_L1_LATENCY + rtw_pci_set_l1_latency(padapter, mode); +#endif +} +#else +#define rtw_pci_dynamic_aspm_set_mode(adapter, mode) +#endif + +#endif diff --git a/include/recv_osdep.h b/include/recv_osdep.h new file mode 100644 index 0000000..4521c00 --- /dev/null +++ b/include/recv_osdep.h @@ -0,0 +1,70 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RECV_OSDEP_H_ +#define __RECV_OSDEP_H_ + + +extern sint _rtw_init_recv_priv(struct recv_priv *precvpriv, _adapter *padapter); +extern void _rtw_free_recv_priv(struct recv_priv *precvpriv); + + +extern s32 rtw_recv_entry(union recv_frame *precv_frame); +void rtw_rframe_set_os_pkt(union recv_frame *rframe); +extern int rtw_recv_indicatepkt(_adapter *adapter, union recv_frame *precv_frame); +extern void rtw_recv_returnpacket(_nic_hdl cnxt, _pkt *preturnedpkt); + +#ifdef CONFIG_WIFI_MONITOR +extern int rtw_recv_monitor(_adapter *padapter, union recv_frame *precv_frame); +#endif /* CONFIG_WIFI_MONITOR */ + +#ifdef CONFIG_HOSTAPD_MLME +extern void rtw_hostapd_mlme_rx(_adapter *padapter, union recv_frame *precv_frame); +#endif + +struct sta_info; +extern void rtw_handle_tkip_mic_err(_adapter *padapter, struct sta_info *sta, u8 bgroup); + + +int rtw_os_recv_resource_init(struct recv_priv *precvpriv, _adapter *padapter); +int rtw_os_recv_resource_alloc(_adapter *padapter, union recv_frame *precvframe); +void rtw_os_recv_resource_free(struct recv_priv *precvpriv); + + +int rtw_os_alloc_recvframe(_adapter *padapter, union recv_frame *precvframe, u8 *pdata, _pkt *pskb); +int rtw_os_recvframe_duplicate_skb(_adapter *padapter, union recv_frame *pcloneframe, _pkt *pskb); +void rtw_os_free_recvframe(union recv_frame *precvframe); + + +int rtw_os_recvbuf_resource_alloc(_adapter *padapter, struct recv_buf *precvbuf, u32 size); +int rtw_os_recvbuf_resource_free(_adapter *padapter, struct recv_buf *precvbuf); + +_pkt *rtw_os_alloc_msdu_pkt(union recv_frame *prframe, const u8 *da, const u8 *sa + , u8 *msdu ,u16 msdu_len, enum rtw_rx_llc_hdl llc_hdl); +void rtw_os_recv_indicate_pkt(_adapter *padapter, _pkt *pkt, union recv_frame *rframe); + +void rtw_os_read_port(_adapter *padapter, struct recv_buf *precvbuf); + +#ifdef PLATFORM_LINUX +#ifdef CONFIG_RTW_NAPI +#include /* struct napi_struct */ + +int rtw_recv_napi_poll(struct napi_struct *, int budget); +#ifdef CONFIG_RTW_NAPI_DYNAMIC +void dynamic_napi_th_chk (_adapter *adapter); +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ +#endif /* CONFIG_RTW_NAPI */ +#endif /* PLATFORM_LINUX */ + +#endif /* */ diff --git a/include/rtl8188e_cmd.h b/include/rtl8188e_cmd.h new file mode 100644 index 0000000..aba0bec --- /dev/null +++ b/include/rtl8188e_cmd.h @@ -0,0 +1,165 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188E_CMD_H__ +#define __RTL8188E_CMD_H__ + +#if 0 +enum cmd_msg_element_id { + NONE_CMDMSG_EID, + AP_OFFLOAD_EID = 0, + SET_PWRMODE_EID = 1, + JOINBSS_RPT_EID = 2, + RSVD_PAGE_EID = 3, + RSSI_4_EID = 4, + RSSI_SETTING_EID = 5, + MACID_CONFIG_EID = 6, + MACID_PS_MODE_EID = 7, + P2P_PS_OFFLOAD_EID = 8, + SELECTIVE_SUSPEND_ROF_CMD = 9, + P2P_PS_CTW_CMD_EID = 32, + MAX_CMDMSG_EID +}; +#else +typedef enum _RTL8188E_H2C_CMD_ID { + /* Class Common */ + H2C_COM_RSVD_PAGE = 0x00, + H2C_COM_MEDIA_STATUS_RPT = 0x01, + H2C_COM_SCAN = 0x02, + H2C_COM_KEEP_ALIVE = 0x03, + H2C_COM_DISCNT_DECISION = 0x04, +#ifndef CONFIG_WOWLAN + H2C_COM_WWLAN = 0x05, +#endif + H2C_COM_INIT_OFFLOAD = 0x06, + H2C_COM_REMOTE_WAKE_CTL = 0x07, + H2C_COM_AP_OFFLOAD = 0x08, + H2C_COM_BCN_RSVD_PAGE = 0x09, + H2C_COM_PROB_RSP_RSVD_PAGE = 0x0A, + + /* Class PS */ + H2C_PS_PWR_MODE = 0x20, + H2C_PS_TUNE_PARA = 0x21, + H2C_PS_TUNE_PARA_2 = 0x22, + H2C_PS_LPS_PARA = 0x23, + H2C_PS_P2P_OFFLOAD = 0x24, + + /* Class DM */ + H2C_DM_MACID_CFG = 0x40, + H2C_DM_TXBF = 0x41, + H2C_RSSI_REPORT = 0x42, + /* Class BT */ + H2C_BT_COEX_MASK = 0x60, + H2C_BT_COEX_GPIO_MODE = 0x61, + H2C_BT_DAC_SWING_VAL = 0x62, + H2C_BT_PSD_RST = 0x63, + + /* Class Remote WakeUp */ +#ifdef CONFIG_WOWLAN + H2C_COM_WWLAN = 0x80, + H2C_COM_REMOTE_WAKE_CTRL = 0x81, + H2C_COM_AOAC_GLOBAL_INFO = 0x82, + H2C_COM_AOAC_RSVD_PAGE = 0x83, +#endif + + /* Class */ + /* H2C_RESET_TSF =0xc0, */ +} RTL8188E_H2C_CMD_ID; + +#endif + + +struct cmd_msg_parm { + u8 eid; /* element id */ + u8 sz; /* sz */ + u8 buf[6]; +}; + +enum { + PWRS +}; + +typedef struct _SETPWRMODE_PARM { + u8 Mode;/* 0:Active,1:LPS,2:WMMPS */ + /* u8 RLBM:4; */ /* 0:Min,1:Max,2: User define */ + u8 SmartPS_RLBM;/* LPS=0:PS_Poll,1:PS_Poll,2:NullData,WMM=0:PS_Poll,1:NullData */ + u8 AwakeInterval; /* unit: beacon interval */ + u8 bAllQueueUAPSD; + u8 PwrState;/* AllON(0x0c),RFON(0x04),RFOFF(0x00) */ +} SETPWRMODE_PARM, *PSETPWRMODE_PARM; + +struct H2C_SS_RFOFF_PARAM { + u8 ROFOn; /* 1: on, 0:off */ + u16 gpio_period; /* unit: 1024 us */ +} __attribute__((packed)); + + +typedef struct JOINBSSRPT_PARM_88E { + u8 OpMode; /* RT_MEDIA_STATUS */ +#ifdef CONFIG_WOWLAN + u8 MacID; /* MACID */ +#endif /* CONFIG_WOWLAN */ +} JOINBSSRPT_PARM_88E, *PJOINBSSRPT_PARM_88E; + +#if 0 +/* move to hal_com_h2c.h */ +typedef struct _RSVDPAGE_LOC_88E { + u8 LocProbeRsp; + u8 LocPsPoll; + u8 LocNullData; + u8 LocQosNull; + u8 LocBTQosNull; +#ifdef CONFIG_WOWLAN + u8 LocRemoteCtrlInfo; + u8 LocArpRsp; + u8 LocNbrAdv; + u8 LocGTKRsp; + u8 LocGTKInfo; + u8 LocProbeReq; + u8 LocNetList; +#endif /* CONFIG_WOWLAN */ +} RSVDPAGE_LOC_88E, *PRSVDPAGE_LOC_88E; +#endif + +/* host message to firmware cmd */ +void rtl8188e_set_FwPwrMode_cmd(PADAPTER padapter, u8 Mode); +void rtl8188e_set_FwJoinBssReport_cmd(PADAPTER padapter, u8 mstatus); +s32 FillH2CCmd_88E(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +/* u8 rtl8192c_set_FwSelectSuspend_cmd(PADAPTER padapter, u8 bfwpoll, u16 period); */ +u8 GetTxBufferRsvdPageNum8188E(_adapter *padapter, bool wowlan); + + +#ifdef CONFIG_P2P + void rtl8188e_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +/* #define H2C_8188E_RSVDPAGE_LOC_LEN 5 */ +/* #define H2C_8188E_AOAC_RSVDPAGE_LOC_LEN 7 */ + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD CONTENT -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- + * */ +#if 0 + /* move to hal_com_h2c.h + * _RSVDPAGE_LOC_CMD_0x00 */ + #define SET_8188E_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) + #define SET_8188E_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) + #define SET_8188E_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) + #define SET_8188E_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) + /* AOAC_RSVDPAGE_LOC_0x83 */ + #define SET_8188E_H2CCMD_AOAC_RSVDPAGE_LOC_REMOTE_WAKE_CTRL_INFO(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 0, 8, __Value) + #define SET_8188E_H2CCMD_AOAC_RSVDPAGE_LOC_ARP_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#endif +#endif/* __RTL8188E_CMD_H__ */ diff --git a/include/rtl8188e_dm.h b/include/rtl8188e_dm.h new file mode 100644 index 0000000..457ae9b --- /dev/null +++ b/include/rtl8188e_dm.h @@ -0,0 +1,27 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188E_DM_H__ +#define __RTL8188E_DM_H__ + +void rtl8188e_init_dm_priv(PADAPTER Adapter); +void rtl8188e_deinit_dm_priv(PADAPTER Adapter); +void rtl8188e_InitHalDm(PADAPTER Adapter); +void rtl8188e_HalDmWatchDog(PADAPTER Adapter); + +/* void rtl8192c_dm_CheckTXPowerTracking(PADAPTER Adapter); */ + +/* void rtl8192c_dm_RF_Saving(PADAPTER pAdapter, u8 bForceInNormal); */ + +#endif diff --git a/include/rtl8188e_hal.h b/include/rtl8188e_hal.h new file mode 100644 index 0000000..9665896 --- /dev/null +++ b/include/rtl8188e_hal.h @@ -0,0 +1,321 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188E_HAL_H__ +#define __RTL8188E_HAL_H__ + +/* #include "hal_com.h" */ +#include "hal_data.h" + +/* include HAL Related header after HAL Related compiling flags */ +#include "rtl8188e_spec.h" +#include "Hal8188EPhyReg.h" +#include "Hal8188EPhyCfg.h" +#include "rtl8188e_rf.h" +#include "rtl8188e_dm.h" +#include "rtl8188e_recv.h" +#include "rtl8188e_xmit.h" +#include "rtl8188e_cmd.h" +#include "rtl8188e_led.h" +#include "Hal8188EPwrSeq.h" +#ifdef DBG_CONFIG_ERROR_DETECT + #include "rtl8188e_sreset.h" +#endif + +/* --------------------------------------------------------------------- */ +/* RTL8188E Power Configuration CMDs for USB/SDIO/PCIE interfaces */ +/* --------------------------------------------------------------------- */ +#define Rtl8188E_NIC_PWR_ON_FLOW rtl8188E_power_on_flow +#define Rtl8188E_NIC_RF_OFF_FLOW rtl8188E_radio_off_flow +#define Rtl8188E_NIC_DISABLE_FLOW rtl8188E_card_disable_flow +#define Rtl8188E_NIC_ENABLE_FLOW rtl8188E_card_enable_flow +#define Rtl8188E_NIC_SUSPEND_FLOW rtl8188E_suspend_flow +#define Rtl8188E_NIC_RESUME_FLOW rtl8188E_resume_flow +#define Rtl8188E_NIC_PDN_FLOW rtl8188E_hwpdn_flow +#define Rtl8188E_NIC_LPS_ENTER_FLOW rtl8188E_enter_lps_flow +#define Rtl8188E_NIC_LPS_LEAVE_FLOW rtl8188E_leave_lps_flow + + +#if 1 /* download firmware related data structure */ +#define MAX_FW_8188E_SIZE 0x8000 /* 32768, 32k / 16384, 16k */ + +#define FW_8188E_SIZE 0x4000 /* 16384, 16k */ +#define FW_8188E_SIZE_2 0x8000 /* 32768, 32k */ + +#define FW_8188E_START_ADDRESS 0x1000 +#define FW_8188E_END_ADDRESS 0x1FFF /* 0x5FFF */ + + +#define IS_FW_HEADER_EXIST_88E(_pFwHdr) ((le16_to_cpu(_pFwHdr->Signature) & 0xFFF0) == 0x88E0) + +typedef struct _RT_FIRMWARE_8188E { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[MAX_FW_8188E_SIZE]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8188E, *PRT_FIRMWARE_8188E; + +/* + * This structure must be cared byte-ordering + * */ + +typedef struct _RT_8188E_FIRMWARE_HDR { + /* 8-byte alinment required */ + + /* --- LONG WORD 0 ---- */ + u16 Signature; /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ + u8 Category; /* AP/NIC and USB/PCI */ + u8 Function; /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ + u16 Version; /* FW Version */ + u8 Subversion; /* FW Subversion, default 0x00 */ + u16 Rsvd1; + + + /* --- LONG WORD 1 ---- */ + u8 Month; /* Release time Month field */ + u8 Date; /* Release time Date field */ + u8 Hour; /* Release time Hour field */ + u8 Minute; /* Release time Minute field */ + u16 RamCodeSize; /* The size of RAM code */ + u8 Foundry; + u8 Rsvd2; + + /* --- LONG WORD 2 ---- */ + u32 SvnIdx; /* The SVN entry index */ + u32 Rsvd3; + + /* --- LONG WORD 3 ---- */ + u32 Rsvd4; + u32 Rsvd5; +} RT_8188E_FIRMWARE_HDR, *PRT_8188E_FIRMWARE_HDR; +#endif /* download firmware related data structure */ + + +#define DRIVER_EARLY_INT_TIME_8188E 0x05 +#define BCN_DMA_ATIME_INT_TIME_8188E 0x02 + + +/* #define MAX_RX_DMA_BUFFER_SIZE_88E 0x2400 */ /* 9k for 88E nornal chip , */ /* MaxRxBuff=10k-max(TxReportSize(64*8), WOLPattern(16*24)) */ +#ifdef CONFIG_USB_HCI + #define RX_DMA_SIZE_88E(__Adapter) 0x2800 +#else + #define RX_DMA_SIZE_88E(__Adapter) ((!IS_VENDOR_8188E_I_CUT_SERIES(__Adapter))?0x2800:0x4000) +#endif + +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#define RX_DMA_RESERVD_FW_FEATURE 0x200 /* for tx report (64*8) */ + +#define MAX_RX_DMA_BUFFER_SIZE_88E(__Adapter) (RX_DMA_SIZE_88E(__Adapter)-RX_DMA_RESERVD_FW_FEATURE) + +#define MAX_TX_REPORT_BUFFER_SIZE 0x0400 /* 1k */ + +#define PAGE_SIZE_TX_88E PAGE_SIZE_128 +/* Note: We will divide number of page equally for each queue other than public queue! + * 22k = 22528 bytes = 176 pages (@page = 128 bytes) + * BCN rsvd_page_num = MAX_BEACON_LEN / PAGE_SIZE_TX_88E + * 1 ps-poll / 1 null-data /1 prob_rsp /1 QOS null-data = 4 pages */ + +#define BCNQ_PAGE_NUM_88E (MAX_BEACON_LEN / PAGE_SIZE_TX_88E + 4) /*0x09*/ + +/* For WoWLan , more reserved page */ +#ifdef CONFIG_WOWLAN + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + #define WOWLAN_KEEP_ALIVE_PAGE 0x02 /*for keep alive packet*/ + #else + #define WOWLAN_KEEP_ALIVE_PAGE 0x00 + #endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + /* 1 ArpRsp + 2 NbrAdv + 2 NDPInfo + 1 RCI + 1 AOAC = 7 pages */ + #define WOWLAN_PAGE_NUM_88E (0x07+ WOWLAN_KEEP_ALIVE_PAGE) +#else + #define WOWLAN_PAGE_NUM_88E 0x00 +#endif + +/* Note: +Tx FIFO Size : previous CUT:22K /I_CUT after:32KB +Tx page Size : 128B +Total page numbers : 176(0xB0) / 256(0x100) +*/ +#ifdef CONFIG_USB_HCI + #define TOTAL_PAGE_NUMBER_88E(_Adapter) (0xB0 - 1) +#else + #define TOTAL_PAGE_NUMBER_88E(_Adapter) ((IS_VENDOR_8188E_I_CUT_SERIES(_Adapter)?0x100:0xB0) - 1)/* must reserved 1 page for dma issue */ +#endif +#define TX_TOTAL_PAGE_NUMBER_88E(_Adapter) (TOTAL_PAGE_NUMBER_88E(_Adapter) - BCNQ_PAGE_NUM_88E - WOWLAN_PAGE_NUM_88E) +#define TX_PAGE_BOUNDARY_88E(_Adapter) (TX_TOTAL_PAGE_NUMBER_88E(_Adapter) + 1) /* beacon header start address */ + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_88E(_Adapter) TX_TOTAL_PAGE_NUMBER_88E(_Adapter) +#define WMM_NORMAL_TX_PAGE_BOUNDARY_88E(_Adapter) (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_88E(_Adapter) + 1) + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_8723B */ +#define NORMAL_PAGE_NUM_HPQ_88E 0x0 +#define NORMAL_PAGE_NUM_LPQ_88E 0x09 +#define NORMAL_PAGE_NUM_NPQ_88E 0x0 + +/* Note: For Normal Chip Setting, modify later */ +#define WMM_NORMAL_PAGE_NUM_HPQ_88E 0x29 +#define WMM_NORMAL_PAGE_NUM_LPQ_88E 0x1C +#define WMM_NORMAL_PAGE_NUM_NPQ_88E 0x1C + + +/* ------------------------------------------------------------------------- + * Chip specific + * ------------------------------------------------------------------------- */ +#define CHIP_BONDING_IDENTIFIER(_value) (((_value)>>22) & 0x3) +#define CHIP_BONDING_92C_1T2R 0x1 +#define CHIP_BONDING_88C_USB_MCARD 0x2 +#define CHIP_BONDING_88C_USB_HP 0x1 + +/* ------------------------------------------------------------------------- + * Channel Plan + * ------------------------------------------------------------------------- */ + + +#define EFUSE_REAL_CONTENT_LEN 512 +#define EFUSE_MAP_LEN 128 +#define EFUSE_MAX_SECTION 16 +#define EFUSE_IC_ID_OFFSET 506 /* For some inferiority IC purpose. added by Roger, 2009.09.02. */ +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_REAL_CONTENT_LEN) +/* + * + * To prevent out of boundary programming case, + * leave 1byte and program full section + * 9bytes + 1byt + 5bytes and pre 1byte. + * For worst case: + * | 1byte|----8bytes----|1byte|--5bytes--| + * | | Reserved(14bytes) | + * */ +#define EFUSE_OOB_PROTECT_BYTES 15 /* PG data exclude header, dummy 6 bytes frome CP test and reserved 1byte. */ + +#define EFUSE_REAL_CONTENT_LEN_88E 256 +#define EFUSE_MAP_LEN_88E 512 +#define EFUSE_MAX_SECTION_88E 64 +#define EFUSE_MAX_WORD_UNIT_88E 4 +#define EFUSE_IC_ID_OFFSET_88E 506 /* For some inferiority IC purpose. added by Roger, 2009.09.02. */ +#define AVAILABLE_EFUSE_ADDR_88E(addr) (addr < EFUSE_REAL_CONTENT_LEN_88E) +/* To prevent out of boundary programming case, leave 1byte and program full section + * 9bytes + 1byt + 5bytes and pre 1byte. + * For worst case: + * | 2byte|----8bytes----|1byte|--7bytes--| */ /* 92D */ +#define EFUSE_OOB_PROTECT_BYTES_88E 18 /* PG data exclude header, dummy 7 bytes frome CP test and reserved 1byte. */ +#define EFUSE_PROTECT_BYTES_BANK_88E 16 + + +/* ******************************************************** + * EFUSE for BT definition + * ******************************************************** */ +#define EFUSE_BT_REAL_CONTENT_LEN 1536 /* 512*3 */ +#define EFUSE_BT_MAP_LEN 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION 128 /* 1024/8 */ + +#define EFUSE_PROTECT_BYTES_BANK 16 + +#define INCLUDE_MULTI_FUNC_BT(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT) +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +/* #define IS_MULTI_FUNC_CHIP(_Adapter) (((((PHAL_DATA_TYPE)(_Adapter->HalData))->MultiFunc) & (RT_MULTI_FUNC_BT|RT_MULTI_FUNC_GPS)) ? _TRUE : _FALSE) */ + +/* #define RT_IS_FUNC_DISABLED(__pAdapter, __FuncBits) ( (__pAdapter)->DisabledFunctions & (__FuncBits) ) */ + +#ifdef CONFIG_PCI_HCI + /* according to the define in the rtw_xmit.h, rtw_recv.h */ + #define TX_DESC_NUM_8188EE TXDESC_NUM /* 128 */ + #ifdef CONFIG_CONCURRENT_MODE + /*#define BE_QUEUE_TX_DESC_NUM_8188EE (TXDESC_NUM<<1)*/ /* 256 */ + #define BE_QUEUE_TX_DESC_NUM_8188EE ((TXDESC_NUM<<1)+(TXDESC_NUM>>1)) /* 320 */ + /*#define BE_QUEUE_TX_DESC_NUM_8188EE ((TXDESC_NUM<<1)+TXDESC_NUM)*/ /* 384 */ + #else + #define BE_QUEUE_TX_DESC_NUM_8188EE TXDESC_NUM /* 128 */ + /*#define BE_QUEUE_TX_DESC_NUM_8188EE (TXDESC_NUM+(TXDESC_NUM>>1)) */ /* 192 */ + #endif + + void InterruptRecognized8188EE(PADAPTER Adapter, PRT_ISR_CONTENT pIsrContent); + void UpdateInterruptMask8188EE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); +#endif /* CONFIG_PCI_HCI */ + +/* rtl8188e_hal_init.c */ + +s32 rtl8188e_FirmwareDownload(PADAPTER padapter, BOOLEAN bUsedWoWLANFw); +void _8051Reset88E(PADAPTER padapter); +void rtl8188e_InitializeFirmwareVars(PADAPTER padapter); + + +s32 InitLLTTable(PADAPTER padapter, u8 txpktbuf_bndy); + +/* EFuse */ +u8 GetEEPROMSize8188E(PADAPTER padapter); +void Hal_InitPGData88E(PADAPTER padapter); +void Hal_EfuseParseIDCode88E(PADAPTER padapter, u8 *hwinfo); +void Hal_ReadTxPowerInfo88E(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); + +void Hal_EfuseParseEEPROMVer88E(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void rtl8188e_EfuseParseChnlPlan(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseCustomerID88E(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadAntennaDiversity88E(PADAPTER pAdapter, u8 *PROMContent, BOOLEAN AutoLoadFail); +void Hal_ReadThermalMeter_88E(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_EfuseParseXtal_8188E(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseBoardType88E(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadPowerSavingMode88E(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadPAType_8188E(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_ReadAmplifierType_8188E(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_ReadRFEType_8188E(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); + +BOOLEAN HalDetectPwrDownMode88E(PADAPTER Adapter); + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + + +#ifdef CONFIG_RF_POWER_TRIM + void Hal_ReadRFGainOffset(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +#endif /*CONFIG_RF_POWER_TRIM*/ + + +void InitBeaconParameters_8188e(_adapter *adapter); +void SetBeaconRelatedRegisters8188E(PADAPTER padapter); + +void rtl8188e_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8188e(_adapter *adapter); + +void rtl8188e_start_thread(_adapter *padapter); +void rtl8188e_stop_thread(_adapter *padapter); + +void rtw_IOL_cmd_tx_pkt_buf_dump(ADAPTER *Adapter, int data_len); +#ifdef CONFIG_IOL_EFUSE_PATCH + s32 rtl8188e_iol_efuse_patch(PADAPTER padapter); +#endif/* CONFIG_IOL_EFUSE_PATCH */ +void _InitTransferPageSize(PADAPTER padapter); + +u8 SetHwReg8188E(PADAPTER padapter, u8 variable, u8 *val); +void GetHwReg8188E(PADAPTER padapter, u8 variable, u8 *val); + +u8 +GetHalDefVar8188E( + PADAPTER Adapter, + HAL_DEF_VARIABLE eVariable, + void *pValue +); +#ifdef CONFIG_GPIO_API +int rtl8188e_GpioFuncCheck(PADAPTER adapter, u8 gpio_num); +#endif +#endif /* __RTL8188E_HAL_H__ */ diff --git a/include/rtl8188e_led.h b/include/rtl8188e_led.h new file mode 100644 index 0000000..ef05467 --- /dev/null +++ b/include/rtl8188e_led.h @@ -0,0 +1,37 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188E_LED_H__ +#define __RTL8188E_LED_H__ + +#ifdef CONFIG_RTW_SW_LED + +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI + void rtl8188eu_InitSwLeds(PADAPTER padapter); + void rtl8188eu_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_PCI_HCI + void rtl8188ee_InitSwLeds(PADAPTER padapter); + void rtl8188ee_DeInitSwLeds(PADAPTER padapter); +#endif +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + void rtl8188es_InitSwLeds(PADAPTER padapter); + void rtl8188es_DeInitSwLeds(PADAPTER padapter); +#endif + +#endif +#endif /*CONFIG_RTW_SW_LED*/ diff --git a/include/rtl8188e_recv.h b/include/rtl8188e_recv.h new file mode 100644 index 0000000..31058c1 --- /dev/null +++ b/include/rtl8188e_recv.h @@ -0,0 +1,156 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188E_RECV_H__ +#define __RTL8188E_RECV_H__ + +#define RECV_BLK_SZ 512 +#define RECV_BLK_CNT 16 +#define RECV_BLK_TH RECV_BLK_CNT + +#if defined(CONFIG_USB_HCI) + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + /* #define MAX_RECVBUF_SZ (32768) */ /* 32k */ + /* #define MAX_RECVBUF_SZ (16384) */ /* 16K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + #define MAX_RECVBUF_SZ (15360) /* 15k < 16k */ + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #else + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #endif + #endif /* !MAX_RECVBUF_SZ */ + +#elif defined(CONFIG_PCI_HCI) + /* #ifndef CONFIG_MINIMAL_MEMORY_USAGE */ + /* #define MAX_RECVBUF_SZ (9100) */ + /* #else */ + #define MAX_RECVBUF_SZ (4000) /* about 4K + * #endif */ + + +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + + #define MAX_RECVBUF_SZ (10240) + +#endif + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +#define TX_RPT1_PKT_LEN 8 + +typedef struct rxreport_8188e { + /* Offset 0 */ + u32 pktlen:14; + u32 crc32:1; + u32 icverr:1; + u32 drvinfosize:4; + u32 security:3; + u32 qos:1; + u32 shift:2; + u32 physt:1; + u32 swdec:1; + u32 ls:1; + u32 fs:1; + u32 eor:1; + u32 own:1; + + /* Offset 4 */ + u32 macid:5; + u32 tid:4; + u32 hwrsvd:4; + u32 amsdu:1; + u32 paggr:1; + u32 faggr:1; + u32 a1fit:4; + u32 a2fit:4; + u32 pam:1; + u32 pwr:1; + u32 md:1; + u32 mf:1; + u32 type:2; + u32 mc:1; + u32 bc:1; + + /* Offset 8 */ + u32 seq:12; + u32 frag:4; + u32 nextpktlen:14; + u32 nextind:1; + u32 rsvd0831:1; + + /* Offset 12 */ + u32 rxmcs:6; + u32 rxht:1; + u32 gf:1; + u32 splcp:1; + u32 bw:1; + u32 htc:1; + u32 eosp:1; + u32 bssidfit:2; + u32 rpt_sel:2; + u32 rsvd1216:13; + u32 pattern_match:1; + u32 unicastwake:1; + u32 magicwake:1; + + /* Offset 16 */ + /* + u32 pattern0match:1; + u32 pattern1match:1; + u32 pattern2match:1; + u32 pattern3match:1; + u32 pattern4match:1; + u32 pattern5match:1; + u32 pattern6match:1; + u32 pattern7match:1; + u32 pattern8match:1; + u32 pattern9match:1; + u32 patternamatch:1; + u32 patternbmatch:1; + u32 patterncmatch:1; + u32 rsvd1613:19; + */ + u32 rsvd16; + + /* Offset 20 */ + u32 tsfl; + + /* Offset 24 */ + u32 bassn:12; + u32 bavld:1; + u32 rsvd2413:19; +} RXREPORT, *PRXREPORT; + + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8188es_init_recv_priv(PADAPTER padapter); + void rtl8188es_free_recv_priv(PADAPTER padapter); +#endif + +#ifdef CONFIG_USB_HCI + void rtl8188eu_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); + s32 rtl8188eu_init_recv_priv(PADAPTER padapter); + void rtl8188eu_free_recv_priv(PADAPTER padapter); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8188ee_init_recv_priv(PADAPTER padapter); + void rtl8188ee_free_recv_priv(PADAPTER padapter); +#endif + +void rtl8188e_query_rx_desc_status(union recv_frame *precvframe, struct recv_stat *prxstat); + +#endif /* __RTL8188E_RECV_H__ */ diff --git a/include/rtl8188e_rf.h b/include/rtl8188e_rf.h new file mode 100644 index 0000000..8dc413e --- /dev/null +++ b/include/rtl8188e_rf.h @@ -0,0 +1,27 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188E_RF_H__ +#define __RTL8188E_RF_H__ + + + +int PHY_RF6052_Config8188E(PADAPTER Adapter); +void rtl8188e_RF_ChangeTxPath(PADAPTER Adapter, + u16 DataRate); +void rtl8188e_PHY_RF6052SetBandwidth( + PADAPTER Adapter, + enum channel_width Bandwidth); + +#endif/* __RTL8188E_RF_H__ */ diff --git a/include/rtl8188e_spec.h b/include/rtl8188e_spec.h new file mode 100644 index 0000000..802659a --- /dev/null +++ b/include/rtl8188e_spec.h @@ -0,0 +1,159 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188E_SPEC_H__ +#define __RTL8188E_SPEC_H__ + + +/* ************************************************************ + * 8188E Regsiter offset definition + * ************************************************************ */ + + +/* ************************************************************ + * + * ************************************************************ */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_BB_PAD_CTRL 0x0064 +#define REG_HMEBOX_E0 0x0088 +#define REG_HMEBOX_E1 0x008A +#define REG_HMEBOX_E2 0x008C +#define REG_HMEBOX_E3 0x008E +#define REG_HMEBOX_EXT_0 0x01F0 +#define REG_HMEBOX_EXT_1 0x01F4 +#define REG_HMEBOX_EXT_2 0x01F8 +#define REG_HMEBOX_EXT_3 0x01FC +#define REG_HIMR_88E 0x00B0 /* RTL8188E */ +#define REG_HISR_88E 0x00B4 /* RTL8188E */ +#define REG_HIMRE_88E 0x00B8 /* RTL8188E */ +#define REG_HISRE_88E 0x00BC /* RTL8188E */ + +#define REG_DBI_WDATA_8188E 0x0348 /* DBI Write data */ +#define REG_DBI_RDATA_8188E 0x034C /* DBI Read data */ +#define REG_DBI_ADDR_8188E 0x0350 /* DBI Address */ +#define REG_DBI_FLAG_8188E 0x0352 /* DBI Read/Write Flag */ +#define REG_MDIO_WDATA_8188E 0x0354 /* MDIO for Write PCIE PHY */ +#define REG_MDIO_RDATA_8188E 0x0356 /* MDIO for Reads PCIE PHY */ +#define REG_MDIO_CTL_8188E 0x0358 /* MDIO for Control */ + +#define REG_MACID_NO_LINK_0 0x0484 +#define REG_MACID_NO_LINK_1 0x0488 +#define REG_MACID_PAUSE_0 0x048c +#define REG_MACID_PAUSE_1 0x0490 + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_PKTBUF_DBG_ADDR (REG_PKTBUF_DBG_CTRL) +#define REG_RXPKTBUF_DBG (REG_PKTBUF_DBG_CTRL+2) +#define REG_TXPKTBUF_DBG (REG_PKTBUF_DBG_CTRL+3) +#define REG_WOWLAN_WAKE_REASON REG_MCUTST_WOWLAN + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_HRPWM_8188E 0x0361 /* PCIe RPWM */ +#define REG_PCIE_HCPWM_8188E 0x0363 /* PCIe CPWM */ + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#ifdef CONFIG_WOWLAN + #define REG_TXPKTBUF_IV_LOW 0x01a4 + #define REG_TXPKTBUF_IV_HIGH 0x01a8 +#endif + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ +#ifdef CONFIG_RF_POWER_TRIM + #define EEPROM_RF_GAIN_OFFSET 0xC1 + #define EEPROM_RF_GAIN_VAL 0xF6 + #define EEPROM_THERMAL_OFFSET 0xF5 +#endif /*CONFIG_RF_POWER_TRIM*/ +/* ---------------------------------------------------------------------------- + * 88E Driver Initialization Offload REG_FDHM0(Offset 0x88, 8 bits) + * ---------------------------------------------------------------------------- + * IOL config for REG_FDHM0(Reg0x88) */ +#define CMD_INIT_LLT BIT0 +#define CMD_READ_EFUSE_MAP BIT1 +#define CMD_EFUSE_PATCH BIT2 +#define CMD_IOCONFIG BIT3 +#define CMD_INIT_LLT_ERR BIT4 +#define CMD_READ_EFUSE_MAP_ERR BIT5 +#define CMD_EFUSE_PATCH_ERR BIT6 +#define CMD_IOCONFIG_ERR BIT7 + +/* ----------------------------------------------------- + * + * Redifine register definition for compatibility + * + * ----------------------------------------------------- */ + +/* TODO: use these definition when using REG_xxx naming rule. + * NOTE: DO NOT Remove these definition. Use later. */ +#define ISR_88E REG_HISR_88E + +#ifdef CONFIG_PCI_HCI + /* #define IMR_RX_MASK (IMR_ROK_88E|IMR_RDU_88E|IMR_RXFOVW_88E) */ + #define IMR_TX_MASK (IMR_VODOK_88E | IMR_VIDOK_88E | IMR_BEDOK_88E | IMR_BKDOK_88E | IMR_MGNTDOK_88E | IMR_HIGHDOK_88E | IMR_BCNDERR0_88E) + + #ifdef CONFIG_CONCURRENT_MODE + #define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_88E | IMR_TBDOK_88E | IMR_TBDER_88E | IMR_BCNDMAINT_E_88E) + #else + #define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_88E | IMR_TBDOK_88E | IMR_TBDER_88E) + #endif + + #define RT_AC_INT_MASKS (IMR_VIDOK_88E | IMR_VODOK_88E | IMR_BEDOK_88E | IMR_BKDOK_88E) +#endif + +/* ---------------------------------------------------------------------------- + * 8192C EEPROM/EFUSE share register definition. + * ---------------------------------------------------------------------------- */ + +#define EFUSE_ACCESS_ON 0x69 /* For RTL8723 only. */ +#define EFUSE_ACCESS_OFF 0x00 /* For RTL8723 only. */ + +#endif /* __RTL8188E_SPEC_H__ */ diff --git a/include/rtl8188e_sreset.h b/include/rtl8188e_sreset.h new file mode 100644 index 0000000..f4ec2d8 --- /dev/null +++ b/include/rtl8188e_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8188E_SRESET_H_ +#define _RTL8188E_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT + extern void rtl8188e_sreset_xmit_status_check(_adapter *padapter); + extern void rtl8188e_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8188e_xmit.h b/include/rtl8188e_xmit.h new file mode 100644 index 0000000..bf8bf36 --- /dev/null +++ b/include/rtl8188e_xmit.h @@ -0,0 +1,302 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188E_XMIT_H__ +#define __RTL8188E_XMIT_H__ + + + + +/* For 88e early mode */ +#define SET_EARLYMODE_PKTNUM(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 3, __Value) +#define SET_EARLYMODE_LEN0(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 12, __Value) +#define SET_EARLYMODE_LEN1(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 16, 12, __Value) +#define SET_EARLYMODE_LEN2_1(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 28, 4, __Value) +#define SET_EARLYMODE_LEN2_2(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 8, __Value) +#define SET_EARLYMODE_LEN3(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 8, 12, __Value) +#define SET_EARLYMODE_LEN4(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 20, 12, __Value) + +/* + * defined for TX DESC Operation + * */ + +#define MAX_TID (15) + +/* OFFSET 0 */ +#define OFFSET_SZ 0 +#define OFFSET_SHT 16 +#define BMC BIT(24) +#define LSG BIT(26) +#define FSG BIT(27) +#define OWN BIT(31) + + +/* OFFSET 4 */ +#define PKT_OFFSET_SZ 0 +#define QSEL_SHT 8 +#define RATE_ID_SHT 16 +#define NAVUSEHDR BIT(20) +#define SEC_TYPE_SHT 22 +#define PKT_OFFSET_SHT 26 + +/* OFFSET 8 */ +#define AGG_EN BIT(12) +#define AGG_BK BIT(16) +#define AMPDU_DENSITY_SHT 20 +#define ANTSEL_A BIT(24) +#define ANTSEL_B BIT(25) +#define TX_ANT_CCK_SHT 26 +#define TX_ANTL_SHT 28 +#define TX_ANT_HT_SHT 30 + +/* OFFSET 12 */ +#define SEQ_SHT 16 +#define EN_HWSEQ BIT(31) + +/* OFFSET 16 */ +#define QOS BIT(6) +#define HW_SSN BIT(7) +#define USERATE BIT(8) +#define DISDATAFB BIT(10) +#define CTS_2_SELF BIT(11) +#define RTS_EN BIT(12) +#define HW_RTS_EN BIT(13) +#define DATA_SHORT BIT(24) +#define PWR_STATUS_SHT 15 +#define DATA_SC_SHT 20 +#define DATA_BW BIT(25) + +/* OFFSET 20 */ +#define RTY_LMT_EN BIT(17) + + +/* OFFSET 20 */ +#define SGI BIT(6) +#define USB_TXAGG_NUM_SHT 24 + +typedef struct txdesc_88e { + /* Offset 0 */ + u32 pktlen:16; + u32 offset:8; + u32 bmc:1; + u32 htc:1; + u32 ls:1; + u32 fs:1; + u32 linip:1; + u32 noacm:1; + u32 gf:1; + u32 own:1; + + /* Offset 4 */ + u32 macid:6; + u32 rsvd0406:2; + u32 qsel:5; + u32 rd_nav_ext:1; + u32 lsig_txop_en:1; + u32 pifs:1; + u32 rate_id:4; + u32 navusehdr:1; + u32 en_desc_id:1; + u32 sectype:2; + u32 rsvd0424:2; + u32 pkt_offset:5; /* unit: 8 bytes */ + u32 rsvd0431:1; + + /* Offset 8 */ + u32 rts_rc:6; + u32 data_rc:6; + u32 agg_en:1; + u32 rd_en:1; + u32 bar_rty_th:2; + u32 bk:1; + u32 morefrag:1; + u32 raw:1; + u32 ccx:1; + u32 ampdu_density:3; + u32 bt_null:1; + u32 ant_sel_a:1; + u32 ant_sel_b:1; + u32 tx_ant_cck:2; + u32 tx_antl:2; + u32 tx_ant_ht:2; + + /* Offset 12 */ + u32 nextheadpage:8; + u32 tailpage:8; + u32 seq:12; + u32 cpu_handle:1; + u32 tag1:1; + u32 trigger_int:1; + u32 hwseq_en:1; + + /* Offset 16 */ + u32 rtsrate:5; + u32 ap_dcfe:1; + u32 hwseq_sel:2; + u32 userate:1; + u32 disrtsfb:1; + u32 disdatafb:1; + u32 cts2self:1; + u32 rtsen:1; + u32 hw_rts_en:1; + u32 port_id:1; + u32 pwr_status:3; + u32 wait_dcts:1; + u32 cts2ap_en:1; + u32 data_sc:2; + u32 data_stbc:2; + u32 data_short:1; + u32 data_bw:1; + u32 rts_short:1; + u32 rts_bw:1; + u32 rts_sc:2; + u32 vcs_stbc:2; + + /* Offset 20 */ + u32 datarate:6; + u32 sgi:1; + u32 try_rate:1; + u32 data_ratefb_lmt:5; + u32 rts_ratefb_lmt:4; + u32 rty_lmt_en:1; + u32 data_rt_lmt:6; + u32 usb_txagg_num:8; + + /* Offset 24 */ + u32 txagg_a:5; + u32 txagg_b:5; + u32 use_max_len:1; + u32 max_agg_num:5; + u32 mcsg1_max_len:4; + u32 mcsg2_max_len:4; + u32 mcsg3_max_len:4; + u32 mcs7_sgi_max_len:4; + + /* Offset 28 */ + u32 checksum:16; /* TxBuffSize(PCIe)/CheckSum(USB) */ + u32 sw0:8; /* offset 30 */ + u32 sw1:4; + u32 mcs15_sgi_max_len:4; +} TXDESC_8188E, *PTXDESC_8188E; + +#define txdesc_set_ccx_sw_88e(txdesc, value) \ + do { \ + ((struct txdesc_88e *)(txdesc))->sw1 = (((value)>>8) & 0x0f); \ + ((struct txdesc_88e *)(txdesc))->sw0 = ((value) & 0xff); \ + } while (0) + +struct txrpt_ccx_88e { + /* offset 0 */ + u8 tag1:1; + u8 pkt_num:3; + u8 txdma_underflow:1; + u8 int_bt:1; + u8 int_tri:1; + u8 int_ccx:1; + + /* offset 1 */ + u8 mac_id:6; + u8 pkt_ok:1; + u8 bmc:1; + + /* offset 2 */ + u8 retry_cnt:6; + u8 lifetime_over:1; + u8 retry_over:1; + + /* offset 3 */ + u8 ccx_qtime0; + u8 ccx_qtime1; + + /* offset 5 */ + u8 final_data_rate; + + /* offset 6 */ + u8 sw1:4; + u8 qsel:4; + + /* offset 7 */ + u8 sw0; +}; + +#define txrpt_ccx_sw_88e(txrpt_ccx) ((txrpt_ccx)->sw0 + ((txrpt_ccx)->sw1<<8)) +#define txrpt_ccx_qtime_88e(txrpt_ccx) ((txrpt_ccx)->ccx_qtime0+((txrpt_ccx)->ccx_qtime1<<8)) + +#define SET_TX_DESC_SEC_TYPE_8188E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) + +void rtl8188e_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, + u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); +void rtl8188e_cal_txdesc_chksum(struct tx_desc *ptxdesc); +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8188es_init_xmit_priv(PADAPTER padapter); + void rtl8188es_free_xmit_priv(PADAPTER padapter); + s32 rtl8188es_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8188es_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8188es_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8188es_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + thread_return rtl8188es_xmit_thread(thread_context context); + s32 rtl8188es_xmit_buf_handler(PADAPTER padapter); + + #ifdef CONFIG_SDIO_TX_TASKLET + void rtl8188es_xmit_tasklet(void *priv); + #endif +#endif + +#ifdef CONFIG_USB_HCI + s32 rtl8188eu_init_xmit_priv(PADAPTER padapter); + void rtl8188eu_free_xmit_priv(PADAPTER padapter); + s32 rtl8188eu_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8188eu_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8188eu_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8188eu_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8188eu_xmit_buf_handler(PADAPTER padapter); + void rtl8188eu_xmit_tasklet(void *priv); + s32 rtl8188eu_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8188ee_init_xmit_priv(PADAPTER padapter); + void rtl8188ee_free_xmit_priv(PADAPTER padapter); + void rtl8188ee_xmitframe_resume(_adapter *padapter); + s32 rtl8188ee_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8188ee_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8188ee_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8188ee_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8188ee_xmit_tasklet(void *priv); +#endif + + + +#ifdef CONFIG_TX_EARLY_MODE + void UpdateEarlyModeInfo8188E(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +#endif + +#ifdef CONFIG_XMIT_ACK + void dump_txrpt_ccx_88e(void *buf); + void handle_txrpt_ccx_88e(_adapter *adapter, u8 *buf); +#else + #define dump_txrpt_ccx_88e(buf) do {} while (0) + #define handle_txrpt_ccx_88e(adapter, buf) do {} while (0) +#endif /* CONFIG_XMIT_ACK */ + +void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, struct tx_desc *ptxdesc); +#endif /* __RTL8188E_XMIT_H__ */ diff --git a/include/rtl8188f_cmd.h b/include/rtl8188f_cmd.h new file mode 100644 index 0000000..6f33708 --- /dev/null +++ b/include/rtl8188f_cmd.h @@ -0,0 +1,200 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188F_CMD_H__ +#define __RTL8188F_CMD_H__ + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD DEFINITION ------------------------------------------------ + * --------------------------------------------------------------------------------------------------------- */ + +enum h2c_cmd_8188F { + /* Common Class: 000 */ + H2C_8188F_RSVD_PAGE = 0x00, + H2C_8188F_MEDIA_STATUS_RPT = 0x01, + H2C_8188F_SCAN_ENABLE = 0x02, + H2C_8188F_KEEP_ALIVE = 0x03, + H2C_8188F_DISCON_DECISION = 0x04, + H2C_8188F_PSD_OFFLOAD = 0x05, + H2C_8188F_AP_OFFLOAD = 0x08, + H2C_8188F_BCN_RSVDPAGE = 0x09, + H2C_8188F_PROBERSP_RSVDPAGE = 0x0A, + H2C_8188F_FCS_RSVDPAGE = 0x10, + H2C_8188F_FCS_INFO = 0x11, + H2C_8188F_AP_WOW_GPIO_CTRL = 0x13, + + /* PoweSave Class: 001 */ + H2C_8188F_SET_PWR_MODE = 0x20, + H2C_8188F_PS_TUNING_PARA = 0x21, + H2C_8188F_PS_TUNING_PARA2 = 0x22, + H2C_8188F_P2P_LPS_PARAM = 0x23, + H2C_8188F_P2P_PS_OFFLOAD = 0x24, + H2C_8188F_PS_SCAN_ENABLE = 0x25, + H2C_8188F_SAP_PS_ = 0x26, + H2C_8188F_INACTIVE_PS_ = 0x27, /* Inactive_PS */ + H2C_8188F_FWLPS_IN_IPS_ = 0x28, + + /* Dynamic Mechanism Class: 010 */ + H2C_8188F_MACID_CFG = 0x40, + H2C_8188F_TXBF = 0x41, + H2C_8188F_RSSI_SETTING = 0x42, + H2C_8188F_AP_REQ_TXRPT = 0x43, + H2C_8188F_INIT_RATE_COLLECT = 0x44, + H2C_8188F_RA_PARA_ADJUST = 0x46, + + /* BT Class: 011 */ + H2C_8188F_B_TYPE_TDMA = 0x60, + H2C_8188F_BT_INFO = 0x61, + H2C_8188F_FORCE_BT_TXPWR = 0x62, + H2C_8188F_BT_IGNORE_WLANACT = 0x63, + H2C_8188F_DAC_SWING_VALUE = 0x64, + H2C_8188F_ANT_SEL_RSV = 0x65, + H2C_8188F_WL_OPMODE = 0x66, + H2C_8188F_BT_MP_OPER = 0x67, + H2C_8188F_BT_CONTROL = 0x68, + H2C_8188F_BT_WIFI_CTRL = 0x69, + H2C_8188F_BT_FW_PATCH = 0x6A, + H2C_8188F_BT_WLAN_CALIBRATION = 0x6D, + + /* WOWLAN Class: 100 */ + H2C_8188F_WOWLAN = 0x80, + H2C_8188F_REMOTE_WAKE_CTRL = 0x81, + H2C_8188F_AOAC_GLOBAL_INFO = 0x82, + H2C_8188F_AOAC_RSVD_PAGE = 0x83, + H2C_8188F_AOAC_RSVD_PAGE2 = 0x84, + H2C_8188F_D0_SCAN_OFFLOAD_CTRL = 0x85, + H2C_8188F_D0_SCAN_OFFLOAD_INFO = 0x86, + H2C_8188F_CHNL_SWITCH_OFFLOAD = 0x87, + H2C_8188F_P2P_OFFLOAD_RSVD_PAGE = 0x8A, + H2C_8188F_P2P_OFFLOAD = 0x8B, + + H2C_8188F_RESET_TSF = 0xC0, + H2C_8188F_MAXID, +}; + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD CONTENT -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- + * _RSVDPAGE_LOC_CMD_0x00 */ +#define SET_8188F_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8188F_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8188F_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8188F_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8188F_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* _KEEP_ALIVE_CMD_0x03 */ +#define SET_8188F_H2CCMD_KEEPALIVE_PARM_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8188F_H2CCMD_KEEPALIVE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8188F_H2CCMD_KEEPALIVE_PARM_PKT_TYPE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_8188F_H2CCMD_KEEPALIVE_PARM_CHECK_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _DISCONNECT_DECISION_CMD_0x04 */ +#define SET_8188F_H2CCMD_DISCONDECISION_PARM_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8188F_H2CCMD_DISCONDECISION_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8188F_H2CCMD_DISCONDECISION_PARM_CHECK_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8188F_H2CCMD_DISCONDECISION_PARM_TRY_PKT_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) + +/* _PWR_MOD_CMD_0x20 */ +#define SET_8188F_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8188F_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8188F_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8188F_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8188F_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8188F_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8188F_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_8188F_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + +/* _PS_TUNE_PARAM_CMD_0x21 */ +#define SET_8188F_H2CCMD_PSTUNE_PARM_BCN_TO_LIMIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8188F_H2CCMD_PSTUNE_PARM_DTIM_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8188F_H2CCMD_PSTUNE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 1, __Value) +#define SET_8188F_H2CCMD_PSTUNE_PARM_PS_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 1, 7, __Value) +#define SET_8188F_H2CCMD_PSTUNE_PARM_DTIM_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _MACID_CFG_CMD_0x40 */ +#define SET_8188F_H2CCMD_MACID_CFG_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_RAID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 5, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_SGI_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 7, 1, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 2, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_NO_UPDATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 3, 1, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_VHT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 4, 2, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_DISPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 6, 1, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_DISRA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 7, 1, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_RATE_MASK0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_RATE_MASK1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_RATE_MASK2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+5, 0, 8, __Value) +#define SET_8188F_H2CCMD_MACID_CFG_RATE_MASK3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+6, 0, 8, __Value) + +/* _RSSI_SETTING_CMD_0x42 */ +#define SET_8188F_H2CCMD_RSSI_SETTING_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8188F_H2CCMD_RSSI_SETTING_RSSI(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 7, __Value) +#define SET_8188F_H2CCMD_RSSI_SETTING_ULDL_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _AP_REQ_TXRPT_CMD_0x43 */ +#define SET_8188F_H2CCMD_APREQRPT_PARM_MACID1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8188F_H2CCMD_APREQRPT_PARM_MACID2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _FORCE_BT_TXPWR_CMD_0x62 */ +#define SET_8188F_H2CCMD_BT_PWR_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) + +/* _FORCE_BT_MP_OPER_CMD_0x67 */ +#define SET_8188F_H2CCMD_BT_MPOPER_VER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_8188F_H2CCMD_BT_MPOPER_REQNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_8188F_H2CCMD_BT_MPOPER_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8188F_H2CCMD_BT_MPOPER_PARAM1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +#define SET_8188F_H2CCMD_BT_MPOPER_PARAM2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8188F_H2CCMD_BT_MPOPER_PARAM3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) + +/* _BT_FW_PATCH_0x6A */ +#define SET_8188F_H2CCMD_BT_FW_PATCH_SIZE(__pH2CCmd, __Value) SET_BITS_TO_LE_2BYTE((u8 *)(__pH2CCmd), 0, 16, __Value) +#define SET_8188F_H2CCMD_BT_FW_PATCH_ADDR0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8188F_H2CCMD_BT_FW_PATCH_ADDR1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8188F_H2CCMD_BT_FW_PATCH_ADDR2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#define SET_8188F_H2CCMD_BT_FW_PATCH_ADDR3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) + + +/* --------------------------------------------------------------------------------------------------------- + * ------------------------------------------- Structure -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- Function Statement -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + +/* host message to firmware cmd */ +void rtl8188f_set_FwPwrMode_cmd(PADAPTER padapter, u8 Mode); +void rtl8188f_set_FwJoinBssRpt_cmd(PADAPTER padapter, u8 mstatus); +void rtl8188f_fw_try_ap_cmd(PADAPTER padapter, u32 need_ack); +/* s32 rtl8188f_set_lowpwr_lps_cmd(PADAPTER padapter, u8 enable); */ +void rtl8188f_set_FwPsTuneParam_cmd(PADAPTER padapter); +void rtl8188f_set_FwBtMpOper_cmd(PADAPTER padapter, u8 idx, u8 ver, u8 reqnum, u8 *param); +void rtl8188f_download_rsvd_page(PADAPTER padapter, u8 mstatus); +#ifdef CONFIG_BT_COEXIST + void rtl8188f_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P +void rtl8188f_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_P2P_WOWLAN +void rtl8188f_set_p2p_wowlan_offload_cmd(PADAPTER padapter); +#endif + +void rtl8188f_set_FwPwrModeInIPS_cmd(PADAPTER padapter, u8 cmd_param); + +s32 FillH2CCmd8188F(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +u8 GetTxBufferRsvdPageNum8188F(_adapter *padapter, bool wowlan); +#endif diff --git a/include/rtl8188f_dm.h b/include/rtl8188f_dm.h new file mode 100644 index 0000000..342ade9 --- /dev/null +++ b/include/rtl8188f_dm.h @@ -0,0 +1,39 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188F_DM_H__ +#define __RTL8188F_DM_H__ +/* ************************************************************ + * Description: + * + * This file is for 8188F dynamic mechanism only + * + * + * ************************************************************ */ + +/* ************************************************************ + * structure and define + * ************************************************************ */ + +/* ************************************************************ + * function prototype + * ************************************************************ */ + +void rtl8188f_init_dm_priv(PADAPTER padapter); +void rtl8188f_deinit_dm_priv(PADAPTER padapter); + +void rtl8188f_InitHalDm(PADAPTER padapter); +void rtl8188f_HalDmWatchDog(PADAPTER padapter); + +#endif diff --git a/include/rtl8188f_hal.h b/include/rtl8188f_hal.h new file mode 100644 index 0000000..5db99a4 --- /dev/null +++ b/include/rtl8188f_hal.h @@ -0,0 +1,260 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188F_HAL_H__ +#define __RTL8188F_HAL_H__ + +#include "hal_data.h" + +#include "rtl8188f_spec.h" +#include "rtl8188f_rf.h" +#include "rtl8188f_dm.h" +#include "rtl8188f_recv.h" +#include "rtl8188f_xmit.h" +#include "rtl8188f_cmd.h" +#include "rtl8188f_led.h" +#include "Hal8188FPwrSeq.h" +#include "Hal8188FPhyReg.h" +#include "Hal8188FPhyCfg.h" +#ifdef DBG_CONFIG_ERROR_DETECT +#include "rtl8188f_sreset.h" +#endif + +#define FW_8188F_SIZE 0x8000 +#define FW_8188F_START_ADDRESS 0x1000 +#define FW_8188F_END_ADDRESS 0x1FFF /* 0x5FFF */ + +#define IS_FW_HEADER_EXIST_8188F(_pFwHdr) ((le16_to_cpu(_pFwHdr->Signature) & 0xFFF0) == 0x88F0) + +typedef struct _RT_FIRMWARE { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_8188F_SIZE]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8188F, *PRT_FIRMWARE_8188F; + +/* + * This structure must be cared byte-ordering + * + * Added by tynli. 2009.12.04. */ +typedef struct _RT_8188F_FIRMWARE_HDR { + /* 8-byte alinment required */ + + /* --- LONG WORD 0 ---- */ + u16 Signature; /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ + u8 Category; /* AP/NIC and USB/PCI */ + u8 Function; /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ + u16 Version; /* FW Version */ + u16 Subversion; /* FW Subversion, default 0x00 */ + + /* --- LONG WORD 1 ---- */ + u8 Month; /* Release time Month field */ + u8 Date; /* Release time Date field */ + u8 Hour; /* Release time Hour field */ + u8 Minute; /* Release time Minute field */ + u16 RamCodeSize; /* The size of RAM code */ + u16 Rsvd2; + + /* --- LONG WORD 2 ---- */ + u32 SvnIdx; /* The SVN entry index */ + u32 Rsvd3; + + /* --- LONG WORD 3 ---- */ + u32 Rsvd4; + u32 Rsvd5; +} RT_8188F_FIRMWARE_HDR, *PRT_8188F_FIRMWARE_HDR; + +#define DRIVER_EARLY_INT_TIME_8188F 0x05 +#define BCN_DMA_ATIME_INT_TIME_8188F 0x02 + +/* for 8188F + * TX 32K, RX 16K, Page size 128B for TX, 8B for RX */ +#define PAGE_SIZE_TX_8188F 128 +#define PAGE_SIZE_RX_8188F 8 + +#define RX_DMA_SIZE_8188F 0x4000 /* 16K */ +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8188F 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8188F 0x80 /* 128B, reserved for tx report */ +#endif + +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#define RX_DMA_BOUNDARY_8188F (RX_DMA_SIZE_8188F - RX_DMA_RESERVED_SIZE_8188F - 1) + +/* Note: We will divide number of page equally for each queue other than public queue! */ + +/* For General Reserved Page Number(Beacon Queue is reserved page) + * BCN rsvd_page_num = MAX_BEACON_LEN / PAGE_SIZE_TX_8188F, + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1, CTS-2-SELF / LTE QoS Null */ + +#define BCNQ_PAGE_NUM_8188F (MAX_BEACON_LEN / PAGE_SIZE_TX_8188F + 6) /*0x08*/ + +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:2,GTK EXT MEM:2, AOAC rpt:1 ,PNO: 6 + * NS offload:2 NDP info: 1 + */ +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8188F 0x0b +#else + #define WOWLAN_PAGE_NUM_8188F 0x00 +#endif + +#ifdef CONFIG_PNO_SUPPORT +#undef WOWLAN_PAGE_NUM_8188F +#define WOWLAN_PAGE_NUM_8188F 0x15 +#endif + +#ifdef CONFIG_AP_WOWLAN +#define AP_WOWLAN_PAGE_NUM_8188F 0x02 +#endif + +#define TX_TOTAL_PAGE_NUMBER_8188F (0xFF - BCNQ_PAGE_NUM_8188F - WOWLAN_PAGE_NUM_8188F) +#define TX_PAGE_BOUNDARY_8188F (TX_TOTAL_PAGE_NUMBER_8188F + 1) + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8188F TX_TOTAL_PAGE_NUMBER_8188F +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8188F (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8188F + 1) + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_8188F */ +#define NORMAL_PAGE_NUM_HPQ_8188F 0x0C +#define NORMAL_PAGE_NUM_LPQ_8188F 0x02 +#define NORMAL_PAGE_NUM_NPQ_8188F 0x02 + +/* Note: For Normal Chip Setting, modify later */ +#define WMM_NORMAL_PAGE_NUM_HPQ_8188F 0x30 +#define WMM_NORMAL_PAGE_NUM_LPQ_8188F 0x20 +#define WMM_NORMAL_PAGE_NUM_NPQ_8188F 0x20 + + +#include "HalVerDef.h" +#include "hal_com.h" + +#define EFUSE_OOB_PROTECT_BYTES (34 + 1) + +#define HAL_EFUSE_MEMORY + +#define HWSET_MAX_SIZE_8188F 512 +#define EFUSE_REAL_CONTENT_LEN_8188F 256 +#define EFUSE_MAP_LEN_8188F 512 +#define EFUSE_MAX_SECTION_8188F (EFUSE_MAP_LEN_8188F / 8) + +#define EFUSE_IC_ID_OFFSET 506 /* For some inferiority IC purpose. added by Roger, 2009.09.02. */ +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_REAL_CONTENT_LEN_8188F) + +#define EFUSE_ACCESS_ON 0x69 /* For RTL8188 only. */ +#define EFUSE_ACCESS_OFF 0x00 /* For RTL8188 only. */ + +/* ******************************************************** + * EFUSE for BT definition + * ******************************************************** */ +#define EFUSE_BT_REAL_BANK_CONTENT_LEN 512 +#define EFUSE_BT_REAL_CONTENT_LEN 1536 /* 512*3 */ +#define EFUSE_BT_MAP_LEN 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION 128 /* 1024/8 */ + +#define EFUSE_PROTECT_BYTES_BANK 16 + +#define INCLUDE_MULTI_FUNC_BT(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT) +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +/* rtl8188a_hal_init.c */ +s32 rtl8188f_FirmwareDownload(PADAPTER padapter, BOOLEAN bUsedWoWLANFw); +void rtl8188f_FirmwareSelfReset(PADAPTER padapter); +void rtl8188f_InitializeFirmwareVars(PADAPTER padapter); + +void rtl8188f_InitAntenna_Selection(PADAPTER padapter); +void rtl8188f_DeinitAntenna_Selection(PADAPTER padapter); +void rtl8188f_CheckAntenna_Selection(PADAPTER padapter); +void rtl8188f_init_default_value(PADAPTER padapter); + +s32 rtl8188f_InitLLTTable(PADAPTER padapter); + +s32 CardDisableHWSM(PADAPTER padapter, u8 resetMCU); +s32 CardDisableWithoutHWSM(PADAPTER padapter); + +/* EFuse */ +u8 GetEEPROMSize8188F(PADAPTER padapter); +void Hal_InitPGData(PADAPTER padapter, u8 *PROMContent); +void Hal_EfuseParseIDCode(PADAPTER padapter, u8 *hwinfo); +void Hal_EfuseParseTxPowerInfo_8188F(PADAPTER padapter, u8 *PROMContent, BOOLEAN AutoLoadFail); +/* void Hal_EfuseParseBTCoexistInfo_8188F(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); */ +void Hal_EfuseParseEEPROMVer_8188F(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseChnlPlan_8188F(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseCustomerID_8188F(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParsePowerSavingMode_8188F(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseAntennaDiversity_8188F(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseXtal_8188F(PADAPTER pAdapter, u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseThermalMeter_8188F(PADAPTER padapter, u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseKFreeData_8188F(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); + +#if 0 /* Do not need for rtl8188f */ +void Hal_EfuseParseVoltage_8188F(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +#endif + +void rtl8188f_set_pll_ref_clk_sel(_adapter *adapter, u8 sel); + +void rtl8188f_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8188f(_adapter *adapter); +u8 SetHwReg8188F(PADAPTER padapter, u8 variable, u8 *val); +void GetHwReg8188F(PADAPTER padapter, u8 variable, u8 *val); +u8 SetHalDefVar8188F(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +u8 GetHalDefVar8188F(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); + +/* register */ +void rtl8188f_InitBeaconParameters(PADAPTER padapter); +void rtl8188f_InitBeaconMaxError(PADAPTER padapter, u8 InfraMode); +void _InitBurstPktLen_8188FS(PADAPTER Adapter); +void _8051Reset8188(PADAPTER padapter); +#ifdef CONFIG_WOWLAN +void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + +void rtl8188f_start_thread(_adapter *padapter); +void rtl8188f_stop_thread(_adapter *padapter); + +#if defined(CONFIG_CHECK_BT_HANG) && defined(CONFIG_BT_COEXIST) + void rtl8188fs_init_checkbthang_workqueue(_adapter *adapter); + void rtl8188fs_free_checkbthang_workqueue(_adapter *adapter); + void rtl8188fs_cancle_checkbthang_workqueue(_adapter *adapter); + void rtl8188fs_hal_check_bt_hang(_adapter *adapter); +#endif + +#ifdef CONFIG_GPIO_WAKEUP +void HalSetOutPutGPIO(PADAPTER padapter, u8 index, u8 OutPutValue); +#endif + +#ifdef CONFIG_MP_INCLUDED +int FirmwareDownloadBT(PADAPTER Adapter, PRT_MP_FIRMWARE pFirmware); +#endif + +void CCX_FwC2HTxRpt_8188f(PADAPTER padapter, u8 *pdata, u8 len); + +u8 MRateToHwRate8188F(u8 rate); +u8 HwRateToMRate8188F(u8 rate); + +#ifdef CONFIG_PCI_HCI +BOOLEAN InterruptRecognized8188FE(PADAPTER Adapter); +void UpdateInterruptMask8188FE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); +#endif + +#endif diff --git a/include/rtl8188f_led.h b/include/rtl8188f_led.h new file mode 100644 index 0000000..ef5d1a7 --- /dev/null +++ b/include/rtl8188f_led.h @@ -0,0 +1,45 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188F_LED_H__ +#define __RTL8188F_LED_H__ +#ifdef CONFIG_RTW_SW_LED + +#include +#include +#include + + +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI +void rtl8188fu_InitSwLeds(PADAPTER padapter); +void rtl8188fu_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_SDIO_HCI +void rtl8188fs_InitSwLeds(PADAPTER padapter); +void rtl8188fs_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_GSPI_HCI +void rtl8188fs_InitSwLeds(PADAPTER padapter); +void rtl8188fs_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_PCI_HCI +void rtl8188fe_InitSwLeds(PADAPTER padapter); +void rtl8188fe_DeInitSwLeds(PADAPTER padapter); +#endif + +#endif +#endif/*CONFIG_RTW_SW_LED*/ diff --git a/include/rtl8188f_recv.h b/include/rtl8188f_recv.h new file mode 100644 index 0000000..44b51fd --- /dev/null +++ b/include/rtl8188f_recv.h @@ -0,0 +1,64 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188F_RECV_H__ +#define __RTL8188F_RECV_H__ + +#if defined(CONFIG_USB_HCI) + #ifndef MAX_RECVBUF_SZ + + #ifdef CONFIG_MINIMAL_MEMORY_USAGE + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #else + #ifdef CONFIG_PLATFORM_HISILICON + #define MAX_RECVBUF_SZ (16384) /* 16k */ + #else + #define MAX_RECVBUF_SZ (32768) /* 32k */ + #endif + /* #define MAX_RECVBUF_SZ (20480) */ /* 20K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + /* #define MAX_RECVBUF_SZ (16384) */ /* 16k - 92E RX BUF :16K */ + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #endif + #endif /* !MAX_RECVBUF_SZ */ +#elif defined(CONFIG_PCI_HCI) + #define MAX_RECVBUF_SZ (4000) /* about 4K */ +#elif defined(CONFIG_SDIO_HCI) + /* minmum 4K, multiple of 8-byte is required, multiple of sdio block size is prefered */ + #define MAX_RECVBUF_SZ _RND(RX_DMA_BOUNDARY_8188F + 1, 8) +#endif /* CONFIG_SDIO_HCI */ + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +s32 rtl8188fs_init_recv_priv(PADAPTER padapter); +void rtl8188fs_free_recv_priv(PADAPTER padapter); +s32 rtl8188fs_recv_hdl(_adapter *padapter); +#endif + +#ifdef CONFIG_USB_HCI +int rtl8188fu_init_recv_priv(_adapter *padapter); +void rtl8188fu_free_recv_priv(_adapter *padapter); +void rtl8188fu_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); +#endif + +#ifdef CONFIG_PCI_HCI +s32 rtl8188fe_init_recv_priv(PADAPTER padapter); +void rtl8188fe_free_recv_priv(PADAPTER padapter); +#endif + +void rtl8188f_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8188F_RECV_H__ */ diff --git a/include/rtl8188f_rf.h b/include/rtl8188f_rf.h new file mode 100644 index 0000000..a033831 --- /dev/null +++ b/include/rtl8188f_rf.h @@ -0,0 +1,25 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188F_RF_H__ +#define __RTL8188F_RF_H__ + +int PHY_RF6052_Config8188F(PADAPTER Adapter); + +void +PHY_RF6052SetBandwidth8188F( + PADAPTER Adapter, + enum channel_width Bandwidth); + +#endif diff --git a/include/rtl8188f_spec.h b/include/rtl8188f_spec.h new file mode 100644 index 0000000..d947ba8 --- /dev/null +++ b/include/rtl8188f_spec.h @@ -0,0 +1,275 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188F_SPEC_H__ +#define __RTL8188F_SPEC_H__ + +#include + + +#define HAL_NAV_UPPER_UNIT_8188F 128 /* micro-second */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_RSV_CTRL_8188F 0x001C /* 3 Byte */ +#define REG_BT_WIFI_ANTENNA_SWITCH_8188F 0x0038 +#define REG_HSISR_8188F 0x005c +#define REG_PAD_CTRL1_8188F 0x0064 +#define REG_AFE_CTRL_4_8188F 0x0078 +#define REG_HMEBOX_DBG_0_8188F 0x0088 +#define REG_HMEBOX_DBG_1_8188F 0x008A +#define REG_HMEBOX_DBG_2_8188F 0x008C +#define REG_HMEBOX_DBG_3_8188F 0x008E +#define REG_HIMR0_8188F 0x00B0 +#define REG_HISR0_8188F 0x00B4 +#define REG_HIMR1_8188F 0x00B8 +#define REG_HISR1_8188F 0x00BC +#define REG_PMC_DBG_CTRL2_8188F 0x00CC + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_C2HEVT_CMD_ID_8188F 0x01A0 +#define REG_C2HEVT_CMD_LEN_8188F 0x01AE +#define REG_WOWLAN_WAKE_REASON 0x01C7 +#define REG_WOWLAN_GTK_DBG1 0x630 +#define REG_WOWLAN_GTK_DBG2 0x634 + +#define REG_HMEBOX_EXT0_8188F 0x01F0 +#define REG_HMEBOX_EXT1_8188F 0x01F4 +#define REG_HMEBOX_EXT2_8188F 0x01F8 +#define REG_HMEBOX_EXT3_8188F 0x01FC + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RXDMA_CONTROL_8188F 0x0286 /* Control the RX DMA. */ +#define REG_RXDMA_MODE_CTRL_8188F 0x0290 + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8188F 0x0300 +#define REG_INT_MIG_8188F 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_DESA_8188F 0x0308 /* TX Beacon Descriptor Address */ +#define REG_HQ_DESA_8188F 0x0310 /* TX High Queue Descriptor Address */ +#define REG_MGQ_DESA_8188F 0x0318 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_DESA_8188F 0x0320 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_DESA_8188F 0x0328 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_DESA_8188F 0x0330 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_DESA_8188F 0x0338 /* TX BK Queue Descriptor Address */ +#define REG_RX_DESA_8188F 0x0340 /* RX Queue Descriptor Address */ +#define REG_DBI_WDATA_8188F 0x0348 /* DBI Write Data */ +#define REG_DBI_RDATA_8188F 0x034C /* DBI Read Data */ +#define REG_DBI_ADDR_8188F 0x0350 /* DBI Address */ +#define REG_DBI_FLAG_8188F 0x0352 /* DBI Read/Write Flag */ +#define REG_MDIO_WDATA_8188F 0x0354 /* MDIO for Write PCIE PHY */ +#define REG_MDIO_RDATA_8188F 0x0356 /* MDIO for Reads PCIE PHY */ +#define REG_MDIO_CTL_8188F 0x0358 /* MDIO for Control */ +#define REG_DBG_SEL_8188F 0x0360 /* Debug Selection Register */ +#define REG_PCIE_HRPWM_8188F 0x0361 /* PCIe RPWM */ +#define REG_PCIE_HCPWM_8188F 0x0363 /* PCIe CPWM */ +#define REG_PCIE_MULTIFET_CTRL_8188F 0x036A /* PCIE Multi-Fethc Control */ + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#define REG_TXPKTBUF_BCNQ_BDNY_8188F 0x0424 +#define REG_TXPKTBUF_MGQ_BDNY_8188F 0x0425 +#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8188F 0x045D +#ifdef CONFIG_WOWLAN +#define REG_TXPKTBUF_IV_LOW 0x0484 +#define REG_TXPKTBUF_IV_HIGH 0x0488 +#endif +#define REG_AMPDU_BURST_MODE_8188F 0x04BC + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ +#define REG_SECONDARY_CCA_CTRL_8188F 0x0577 + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ + + +/* ************************************************************ + * SDIO Bus Specification + * ************************************************************ */ + +/* ----------------------------------------------------- + * SDIO CMD Address Mapping + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * I/O bus domain (Host) + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * SDIO register + * ----------------------------------------------------- */ +#define SDIO_REG_HIQ_FREEPG_8188F 0x0020 +#define SDIO_REG_MID_FREEPG_8188F 0x0022 +#define SDIO_REG_LOW_FREEPG_8188F 0x0024 +#define SDIO_REG_PUB_FREEPG_8188F 0x0026 +#define SDIO_REG_EXQ_FREEPG_8188F 0x0028 +#define SDIO_REG_AC_OQT_FREEPG_8188F 0x002A +#define SDIO_REG_NOAC_OQT_FREEPG_8188F 0x002B + +#define SDIO_REG_HCPWM1_8188F 0x0038 + +/* **************************************************************************** + * 8188 Regsiter Bit and Content definition + * **************************************************************************** */ + +/* 2 HSISR + * interrupt mask which needs to clear */ +#define MASK_HSISR_CLEAR (HSISR_GPIO12_0_INT |\ + HSISR_SPS_OCP_INT |\ + HSISR_RON_INT |\ + HSISR_PDNINT |\ + HSISR_GPIO9_INT) + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ + + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define BIT_USB_RXDMA_AGG_EN BIT(31) +#define RXDMA_AGG_MODE_EN BIT(1) + +#ifdef CONFIG_WOWLAN +#define RXPKT_RELEASE_POLL BIT(16) +#define RXDMA_IDLE BIT(17) +#define RW_RELEASE_EN BIT(18) +#endif + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ + +/* ---------------------------------------------------------------------------- + * 8188F REG_CCK_CHECK (offset 0x454) + * ---------------------------------------------------------------------------- */ +#define BIT_BCN_PORT_SEL BIT(5) + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ + +/* ---------------------------------------------------------------------------- + * 8195 IMR/ISR bits (offset 0xB0, 8bits) + * ---------------------------------------------------------------------------- */ +#define IMR_DISABLED_8188F 0 +/* IMR DW0(0x00B0-00B3) Bit 0-31 */ +#define IMR_TIMER2_8188F BIT(31) /* Timeout interrupt 2 */ +#define IMR_TIMER1_8188F BIT(30) /* Timeout interrupt 1 */ +#define IMR_PSTIMEOUT_8188F BIT(29) /* Power Save Time Out Interrupt */ +#define IMR_GTINT4_8188F BIT(28) /* When GTIMER4 expires, this bit is set to 1 */ +#define IMR_GTINT3_8188F BIT(27) /* When GTIMER3 expires, this bit is set to 1 */ +#define IMR_TXBCN0ERR_8188F BIT(26) /* Transmit Beacon0 Error */ +#define IMR_TXBCN0OK_8188F BIT(25) /* Transmit Beacon0 OK */ +#define IMR_TSF_BIT32_TOGGLE_8188F BIT(24) /* TSF Timer BIT(32) toggle indication interrupt */ +#define IMR_BCNDMAINT0_8188F BIT(20) /* Beacon DMA Interrupt 0 */ +#define IMR_BCNDERR0_8188F BIT(16) /* Beacon Queue DMA OK0 */ +#define IMR_HSISR_IND_ON_INT_8188F BIT(15) /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */ +#define IMR_BCNDMAINT_E_8188F BIT(14) /* Beacon DMA Interrupt Extension for Win7 */ +#define IMR_ATIMEND_8188F BIT(12) /* CTWidnow End or ATIM Window End */ +#define IMR_C2HCMD_8188F BIT(10) /* CPU to Host Command INT Status, Write 1 clear */ +#define IMR_CPWM2_8188F BIT(9) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_CPWM_8188F BIT(8) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_HIGHDOK_8188F BIT(7) /* High Queue DMA OK */ +#define IMR_MGNTDOK_8188F BIT(6) /* Management Queue DMA OK */ +#define IMR_BKDOK_8188F BIT(5) /* AC_BK DMA OK */ +#define IMR_BEDOK_8188F BIT(4) /* AC_BE DMA OK */ +#define IMR_VIDOK_8188F BIT(3) /* AC_VI DMA OK */ +#define IMR_VODOK_8188F BIT(2) /* AC_VO DMA OK */ +#define IMR_RDU_8188F BIT(1) /* Rx Descriptor Unavailable */ +#define IMR_ROK_8188F BIT(0) /* Receive DMA OK */ + +/* IMR DW1(0x00B4-00B7) Bit 0-31 */ +#define IMR_BCNDMAINT7_8188F BIT(27) /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT6_8188F BIT(26) /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5_8188F BIT(25) /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4_8188F BIT(24) /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3_8188F BIT(23) /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2_8188F BIT(22) /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1_8188F BIT(21) /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK7_8188F BIT(20) /* Beacon Queue DMA OK Interrupt 7 */ +#define IMR_BCNDOK6_8188F BIT(19) /* Beacon Queue DMA OK Interrupt 6 */ +#define IMR_BCNDOK5_8188F BIT(18) /* Beacon Queue DMA OK Interrupt 5 */ +#define IMR_BCNDOK4_8188F BIT(17) /* Beacon Queue DMA OK Interrupt 4 */ +#define IMR_BCNDOK3_8188F BIT(16) /* Beacon Queue DMA OK Interrupt 3 */ +#define IMR_BCNDOK2_8188F BIT(15) /* Beacon Queue DMA OK Interrupt 2 */ +#define IMR_BCNDOK1_8188F BIT(14) /* Beacon Queue DMA OK Interrupt 1 */ +#define IMR_ATIMEND_E_8188F BIT(13) /* ATIM Window End Extension for Win7 */ +#define IMR_TXERR_8188F BIT(11) /* Tx Error Flag Interrupt Status, write 1 clear. */ +#define IMR_RXERR_8188F BIT(10) /* Rx Error Flag INT Status, Write 1 clear */ +#define IMR_TXFOVW_8188F BIT(9) /* Transmit FIFO Overflow */ +#define IMR_RXFOVW_8188F BIT(8) /* Receive FIFO Overflow */ + +#ifdef CONFIG_PCI_HCI +/* #define IMR_RX_MASK (IMR_ROK_8188F|IMR_RDU_8188F|IMR_RXFOVW_8188F) */ +#define IMR_TX_MASK (IMR_VODOK_8188F | IMR_VIDOK_8188F | IMR_BEDOK_8188F | IMR_BKDOK_8188F | IMR_MGNTDOK_8188F | IMR_HIGHDOK_8188F) + +#define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_8188F | IMR_TXBCN0OK_8188F | IMR_TXBCN0ERR_8188F | IMR_BCNDERR0_8188F) + +#define RT_AC_INT_MASKS (IMR_VIDOK_8188F | IMR_VODOK_8188F | IMR_BEDOK_8188F | IMR_BKDOK_8188F) +#endif + +#endif /* __RTL8188F_SPEC_H__ */ diff --git a/include/rtl8188f_sreset.h b/include/rtl8188f_sreset.h new file mode 100644 index 0000000..fe56567 --- /dev/null +++ b/include/rtl8188f_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8188F_SRESET_H_ +#define _RTL8188F_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT +extern void rtl8188f_sreset_xmit_status_check(_adapter *padapter); +extern void rtl8188f_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8188f_xmit.h b/include/rtl8188f_xmit.h new file mode 100644 index 0000000..7dafd9e --- /dev/null +++ b/include/rtl8188f_xmit.h @@ -0,0 +1,340 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8188F_XMIT_H__ +#define __RTL8188F_XMIT_H__ + + +#define MAX_TID (15) + + +#ifndef __INC_HAL8188FDESC_H +#define __INC_HAL8188FDESC_H + +#define RX_STATUS_DESC_SIZE_8188F 24 +#define RX_DRV_INFO_SIZE_UNIT_8188F 8 + + +/* DWORD 0 */ +#define SET_RX_STATUS_DESC_PKT_LEN_8188F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_STATUS_DESC_EOR_8188F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) +#define SET_RX_STATUS_DESC_OWN_8188F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + +#define GET_RX_STATUS_DESC_PKT_LEN_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) +#define GET_RX_STATUS_DESC_CRC32_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) +#define GET_RX_STATUS_DESC_ICV_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_STATUS_DESC_DRVINFO_SIZE_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) +#define GET_RX_STATUS_DESC_SECURITY_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) +#define GET_RX_STATUS_DESC_QOS_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) +#define GET_RX_STATUS_DESC_SHIFT_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) +#define GET_RX_STATUS_DESC_PHY_STATUS_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) +#define GET_RX_STATUS_DESC_SWDEC_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) +#define GET_RX_STATUS_DESC_LAST_SEG_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 28, 1) +#define GET_RX_STATUS_DESC_FIRST_SEG_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 29, 1) +#define GET_RX_STATUS_DESC_EOR_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) +#define GET_RX_STATUS_DESC_OWN_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) + +/* DWORD 1 */ +#define GET_RX_STATUS_DESC_MACID_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7) +#define GET_RX_STATUS_DESC_TID_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4) +#define GET_RX_STATUS_DESC_AMSDU_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1) +#define GET_RX_STATUS_DESC_RXID_MATCH_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1) +#define GET_RX_STATUS_DESC_PAGGR_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 15, 1) +#define GET_RX_STATUS_DESC_A1_FIT_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 16, 4) +#define GET_RX_STATUS_DESC_CHKERR_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 20, 1) +#define GET_RX_STATUS_DESC_IPVER_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 21, 1) +#define GET_RX_STATUS_DESC_IS_TCPUDP__8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 22, 1) +#define GET_RX_STATUS_DESC_CHK_VLD_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 23, 1) +#define GET_RX_STATUS_DESC_PAM_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 24, 1) +#define GET_RX_STATUS_DESC_PWR_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 25, 1) +#define GET_RX_STATUS_DESC_MORE_DATA_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 26, 1) +#define GET_RX_STATUS_DESC_MORE_FRAG_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 27, 1) +#define GET_RX_STATUS_DESC_TYPE_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 28, 2) +#define GET_RX_STATUS_DESC_MC_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 30, 1) +#define GET_RX_STATUS_DESC_BC_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 31, 1) + +/* DWORD 2 */ +#define GET_RX_STATUS_DESC_SEQ_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) +#define GET_RX_STATUS_DESC_FRAG_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) +#define GET_RX_STATUS_DESC_RX_IS_QOS_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) +#define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) +#define GET_RX_STATUS_DESC_RPT_SEL_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) + +/* DWORD 3 */ +#define GET_RX_STATUS_DESC_RX_RATE_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) +#define GET_RX_STATUS_DESC_HTC_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) +#define GET_RX_STATUS_DESC_EOSP_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) +#define GET_RX_STATUS_DESC_BSSID_FIT_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) +#ifdef CONFIG_USB_RX_AGGREGATION +#define GET_RX_STATUS_DESC_USB_AGG_PKTNUM_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8) +#endif +#define GET_RX_STATUS_DESC_PATTERN_MATCH_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1) +#define GET_RX_STATUS_DESC_UNICAST_MATCH_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1) +#define GET_RX_STATUS_DESC_MAGIC_MATCH_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1) + +/* DWORD 6 */ +#define GET_RX_STATUS_DESC_SPLCP_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 0, 1) +#define GET_RX_STATUS_DESC_LDPC_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 1, 1) +#define GET_RX_STATUS_DESC_STBC_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 2, 1) +#define GET_RX_STATUS_DESC_BW_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 4, 2) + +/* DWORD 5 */ +#define GET_RX_STATUS_DESC_TSFL_8188F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + +#define GET_RX_STATUS_DESC_BUFF_ADDR_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+24, 0, 32) +#define GET_RX_STATUS_DESC_BUFF_ADDR64_8188F(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32) + +#define SET_RX_STATUS_DESC_BUFF_ADDR_8188F(__pRxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxDesc+24, 0, 32, __Value) + + +/* Dword 0 */ +#define GET_TX_DESC_OWN_8188F(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) + +#define SET_TX_DESC_PKT_SIZE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) +#define SET_TX_DESC_OFFSET_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) +#define SET_TX_DESC_BMC_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) +#define SET_TX_DESC_HTC_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) +#define SET_TX_DESC_LAST_SEG_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 26, 1, __Value) +#define SET_TX_DESC_FIRST_SEG_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) +#define SET_TX_DESC_LINIP_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 28, 1, __Value) +#define SET_TX_DESC_NO_ACM_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) +#define SET_TX_DESC_GF_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) +#define SET_TX_DESC_OWN_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) + +/* Dword 1 */ +#define SET_TX_DESC_MACID_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) +#define SET_TX_DESC_QUEUE_SEL_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) +#define SET_TX_DESC_RDG_NAV_EXT_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) +#define SET_TX_DESC_LSIG_TXOP_EN_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) +#define SET_TX_DESC_PIFS_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) +#define SET_TX_DESC_RATE_ID_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) +#define SET_TX_DESC_EN_DESC_ID_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) +#define SET_TX_DESC_SEC_TYPE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) +#define SET_TX_DESC_PKT_OFFSET_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) + + +/* Dword 2 */ +#define SET_TX_DESC_PAID_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 9, __Value) +#define SET_TX_DESC_CCA_RTS_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) +#define SET_TX_DESC_AGG_ENABLE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) +#define SET_TX_DESC_RDG_ENABLE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) +#define SET_TX_DESC_AGG_BREAK_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) +#define SET_TX_DESC_MORE_FRAG_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) +#define SET_TX_DESC_RAW_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) +#define SET_TX_DESC_SPE_RPT_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) +#define SET_TX_DESC_AMPDU_DENSITY_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) +#define SET_TX_DESC_BT_INT_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) +#define SET_TX_DESC_GID_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 6, __Value) + + +/* Dword 3 */ +#define SET_TX_DESC_WHEADER_LEN_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 0, 4, __Value) +#define SET_TX_DESC_CHK_EN_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 4, 1, __Value) +#define SET_TX_DESC_EARLY_MODE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value) +#define SET_TX_DESC_HWSEQ_SEL_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) +#define SET_TX_DESC_USE_RATE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) +#define SET_TX_DESC_DISABLE_RTS_FB_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) +#define SET_TX_DESC_DISABLE_FB_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) +#define SET_TX_DESC_CTS2SELF_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) +#define SET_TX_DESC_RTS_ENABLE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) +#define SET_TX_DESC_HW_RTS_ENABLE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) +#define SET_TX_DESC_NAV_USE_HDR_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value) +#define SET_TX_DESC_USE_MAX_LEN_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) +#define SET_TX_DESC_MAX_AGG_NUM_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) +#define SET_TX_DESC_NDPA_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value) +#define SET_TX_DESC_AMPDU_MAX_TIME_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + +/* Dword 4 */ +#define SET_TX_DESC_TX_RATE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) +#define SET_TX_DESC_DATA_RATE_FB_LIMIT_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) +#define SET_TX_DESC_RTS_RATE_FB_LIMIT_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) +#define SET_TX_DESC_RETRY_LIMIT_ENABLE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) +#define SET_TX_DESC_DATA_RETRY_LIMIT_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) +#define SET_TX_DESC_RTS_RATE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) + + +/* Dword 5 */ +#define SET_TX_DESC_DATA_SC_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) +#define SET_TX_DESC_DATA_SHORT_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) +#define SET_TX_DESC_DATA_BW_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) +#define SET_TX_DESC_DATA_LDPC_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value) +#define SET_TX_DESC_DATA_STBC_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) +#define SET_TX_DESC_CTROL_STBC_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) +#define SET_TX_DESC_RTS_SHORT_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) +#define SET_TX_DESC_RTS_SC_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) + + +/* Dword 6 */ +#define SET_TX_DESC_SW_DEFINE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) +#define SET_TX_DESC_MBSSID_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) +#define SET_TX_DESC_ANTSEL_A_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) +#define SET_TX_DESC_ANTSEL_B_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 19, 3, __Value) +#define SET_TX_DESC_ANTSEL_C_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 22, 3, __Value) +#define SET_TX_DESC_ANTSEL_D_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 25, 3, __Value) + +/* Dword 7 */ +#ifdef CONFIG_PCI_HCI +#define SET_TX_DESC_TX_BUFFER_SIZE_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_USB_HCI) +#define SET_TX_DESC_TX_DESC_CHECKSUM_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif +#define SET_TX_DESC_USB_TXAGG_NUM_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) +#ifdef CONFIG_SDIO_HCI +#define SET_TX_DESC_SDIO_TXSEQ_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 16, 8, __Value) +#endif + +/* Dword 8 */ +#define SET_TX_DESC_HWSEQ_EN_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) + +/* Dword 9 */ +#define SET_TX_DESC_SEQ_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) + +/* Dword 10 */ +#define SET_TX_DESC_TX_BUFFER_ADDRESS_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+40, 0, 32, __Value) +#define GET_TX_DESC_TX_BUFFER_ADDRESS_8188F(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+40, 0, 32) + +/* Dword 11 */ +#define SET_TX_DESC_NEXT_DESC_ADDRESS_8188F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+48, 0, 32, __Value) + + +#define SET_EARLYMODE_PKTNUM_8188F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) +#define SET_EARLYMODE_LEN0_8188F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) +#define SET_EARLYMODE_LEN1_1_8188F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) +#define SET_EARLYMODE_LEN1_2_8188F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) +#define SET_EARLYMODE_LEN2_8188F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) +#define SET_EARLYMODE_LEN3_8188F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + +#endif +/* ----------------------------------------------------------- + * + * Rate + * + * ----------------------------------------------------------- + * CCK Rates, TxHT = 0 */ +#define DESC8188F_RATE1M 0x00 +#define DESC8188F_RATE2M 0x01 +#define DESC8188F_RATE5_5M 0x02 +#define DESC8188F_RATE11M 0x03 + +/* OFDM Rates, TxHT = 0 */ +#define DESC8188F_RATE6M 0x04 +#define DESC8188F_RATE9M 0x05 +#define DESC8188F_RATE12M 0x06 +#define DESC8188F_RATE18M 0x07 +#define DESC8188F_RATE24M 0x08 +#define DESC8188F_RATE36M 0x09 +#define DESC8188F_RATE48M 0x0a +#define DESC8188F_RATE54M 0x0b + +/* MCS Rates, TxHT = 1 */ +#define DESC8188F_RATEMCS0 0x0c +#define DESC8188F_RATEMCS1 0x0d +#define DESC8188F_RATEMCS2 0x0e +#define DESC8188F_RATEMCS3 0x0f +#define DESC8188F_RATEMCS4 0x10 +#define DESC8188F_RATEMCS5 0x11 +#define DESC8188F_RATEMCS6 0x12 +#define DESC8188F_RATEMCS7 0x13 +#define DESC8188F_RATEMCS8 0x14 +#define DESC8188F_RATEMCS9 0x15 +#define DESC8188F_RATEMCS10 0x16 +#define DESC8188F_RATEMCS11 0x17 +#define DESC8188F_RATEMCS12 0x18 +#define DESC8188F_RATEMCS13 0x19 +#define DESC8188F_RATEMCS14 0x1a +#define DESC8188F_RATEMCS15 0x1b +#define DESC8188F_RATEVHTSS1MCS0 0x2c +#define DESC8188F_RATEVHTSS1MCS1 0x2d +#define DESC8188F_RATEVHTSS1MCS2 0x2e +#define DESC8188F_RATEVHTSS1MCS3 0x2f +#define DESC8188F_RATEVHTSS1MCS4 0x30 +#define DESC8188F_RATEVHTSS1MCS5 0x31 +#define DESC8188F_RATEVHTSS1MCS6 0x32 +#define DESC8188F_RATEVHTSS1MCS7 0x33 +#define DESC8188F_RATEVHTSS1MCS8 0x34 +#define DESC8188F_RATEVHTSS1MCS9 0x35 +#define DESC8188F_RATEVHTSS2MCS0 0x36 +#define DESC8188F_RATEVHTSS2MCS1 0x37 +#define DESC8188F_RATEVHTSS2MCS2 0x38 +#define DESC8188F_RATEVHTSS2MCS3 0x39 +#define DESC8188F_RATEVHTSS2MCS4 0x3a +#define DESC8188F_RATEVHTSS2MCS5 0x3b +#define DESC8188F_RATEVHTSS2MCS6 0x3c +#define DESC8188F_RATEVHTSS2MCS7 0x3d +#define DESC8188F_RATEVHTSS2MCS8 0x3e +#define DESC8188F_RATEVHTSS2MCS9 0x3f + + +#define RX_HAL_IS_CCK_RATE_8188F(pDesc)\ + (GET_RX_STATUS_DESC_RX_RATE_8188F(pDesc) == DESC8188F_RATE1M || \ + GET_RX_STATUS_DESC_RX_RATE_8188F(pDesc) == DESC8188F_RATE2M || \ + GET_RX_STATUS_DESC_RX_RATE_8188F(pDesc) == DESC8188F_RATE5_5M || \ + GET_RX_STATUS_DESC_RX_RATE_8188F(pDesc) == DESC8188F_RATE11M) + + +void rtl8188f_update_txdesc(struct xmit_frame *pxmitframe, u8 *pmem); +void rtl8188f_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +s32 rtl8188fs_init_xmit_priv(PADAPTER padapter); +void rtl8188fs_free_xmit_priv(PADAPTER padapter); +s32 rtl8188fs_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 rtl8188fs_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtl8188fs_hal_mgmt_xmitframe_enqueue(PADAPTER, struct xmit_frame *); +#endif +s32 rtl8188fs_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +s32 rtl8188fs_xmit_buf_handler(PADAPTER padapter); +thread_return rtl8188fs_xmit_thread(thread_context context); +#define hal_xmit_handler rtl8188fs_xmit_buf_handler +#endif + +#ifdef CONFIG_USB_HCI +#ifdef CONFIG_XMIT_THREAD_MODE +s32 rtl8188fu_xmit_buf_handler(PADAPTER padapter); +#define hal_xmit_handler rtl8188fu_xmit_buf_handler +#endif + +s32 rtl8188fu_init_xmit_priv(PADAPTER padapter); +void rtl8188fu_free_xmit_priv(PADAPTER padapter); +s32 rtl8188fu_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 rtl8188fu_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtl8188fu_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif +s32 rtl8188fu_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +/* s32 rtl8812au_xmit_buf_handler(PADAPTER padapter); */ +void rtl8188fu_xmit_tasklet(void *priv); +s32 rtl8188fu_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, struct tx_desc *ptxdesc); +#endif + +#ifdef CONFIG_PCI_HCI +s32 rtl8188fe_init_xmit_priv(PADAPTER padapter); +void rtl8188fe_free_xmit_priv(PADAPTER padapter); +struct xmit_buf *rtl8188fe_dequeue_xmitbuf(struct rtw_tx_ring *ring); +void rtl8188fe_xmitframe_resume(_adapter *padapter); +s32 rtl8188fe_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 rtl8188fe_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +s32 rtl8188fe_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +void rtl8188fe_xmit_tasklet(void *priv); +#endif + +u8 BWMapping_8188F(PADAPTER Adapter, struct pkt_attrib *pattrib); +u8 SCMapping_8188F(PADAPTER Adapter, struct pkt_attrib *pattrib); + +#endif diff --git a/include/rtl8192e_cmd.h b/include/rtl8192e_cmd.h new file mode 100644 index 0000000..a9c8be8 --- /dev/null +++ b/include/rtl8192e_cmd.h @@ -0,0 +1,141 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192E_CMD_H__ +#define __RTL8192E_CMD_H__ + +typedef enum _RTL8192E_H2C_CMD { + H2C_8192E_RSVDPAGE = 0x00, + H2C_8192E_MSRRPT = 0x01, + H2C_8192E_SCAN = 0x02, + H2C_8192E_KEEP_ALIVE_CTRL = 0x03, + H2C_8192E_DISCONNECT_DECISION = 0x04, + H2C_8192E_INIT_OFFLOAD = 0x06, + H2C_8192E_AP_OFFLOAD = 0x08, + H2C_8192E_BCN_RSVDPAGE = 0x09, + H2C_8192E_PROBERSP_RSVDPAGE = 0x0a, + + H2C_8192E_AP_WOW_GPIO_CTRL = 0x13, + + H2C_8192E_SETPWRMODE = 0x20, + H2C_8192E_PS_TUNING_PARA = 0x21, + H2C_8192E_PS_TUNING_PARA2 = 0x22, + H2C_8192E_PS_LPS_PARA = 0x23, + H2C_8192E_P2P_PS_OFFLOAD = 0x24, + H2C_8192E_SAP_PS = 0x26, + H2C_8192E_RA_MASK = 0x40, + H2C_8192E_RSSI_REPORT = 0x42, + H2C_8192E_RA_PARA_ADJUST = 0x46, + + H2C_8192E_WO_WLAN = 0x80, + H2C_8192E_REMOTE_WAKE_CTRL = 0x81, + H2C_8192E_AOAC_GLOBAL_INFO = 0x82, + H2C_8192E_AOAC_RSVDPAGE = 0x83, + + /* Not defined in new 88E H2C CMD Format */ + H2C_8192E_SELECTIVE_SUSPEND_ROF_CMD, + H2C_8192E_P2P_PS_MODE, + H2C_8192E_PSD_RESULT, + MAX_8192E_H2CCMD +} RTL8192E_H2C_CMD; + +struct cmd_msg_parm { + u8 eid; /* element id */ + u8 sz; /* sz */ + u8 buf[6]; +}; + +enum { + PWRS +}; + +typedef struct _SETPWRMODE_PARM { + u8 Mode;/* 0:Active,1:LPS,2:WMMPS */ + /* u8 RLBM:4; */ /* 0:Min,1:Max,2: User define */ + u8 SmartPS_RLBM;/* LPS=0:PS_Poll,1:PS_Poll,2:NullData,WMM=0:PS_Poll,1:NullData */ + u8 AwakeInterval; /* unit: beacon interval */ + u8 bAllQueueUAPSD; + u8 PwrState;/* AllON(0x0c),RFON(0x04),RFOFF(0x00) */ +} SETPWRMODE_PARM, *PSETPWRMODE_PARM; + +struct H2C_SS_RFOFF_PARAM { + u8 ROFOn; /* 1: on, 0:off */ + u16 gpio_period; /* unit: 1024 us */ +} __attribute__((packed)); + + +typedef struct JOINBSSRPT_PARM_92E { + u8 OpMode; /* RT_MEDIA_STATUS */ +#ifdef CONFIG_WOWLAN + u8 MacID; /* MACID */ +#endif /* CONFIG_WOWLAN */ +} JOINBSSRPT_PARM_92E, *PJOINBSSRPT_PARM_92E; + +/* move to hal_com_h2c.h +typedef struct _RSVDPAGE_LOC_92E { + u8 LocProbeRsp; + u8 LocPsPoll; + u8 LocNullData; + u8 LocQosNull; + u8 LocBTQosNull; +} RSVDPAGE_LOC_92E, *PRSVDPAGE_LOC_92E; +*/ + + +/* _SETPWRMODE_PARM */ +#define SET_8192E_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8192E_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8192E_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8192E_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8192E_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8192E_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8192E_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#define GET_8192E_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + +/* _P2P_PS_OFFLOAD */ +#define SET_8192E_H2CCMD_P2P_PS_OFFLOAD_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8192E_H2CCMD_P2P_PS_OFFLOAD_ROLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8192E_H2CCMD_P2P_PS_OFFLOAD_CTWINDOW_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_8192E_H2CCMD_P2P_PS_OFFLOAD_NOA0_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_8192E_H2CCMD_P2P_PS_OFFLOAD_NOA1_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value) +#define SET_8192E_H2CCMD_P2P_PS_OFFLOAD_ALLSTASLEEP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 1, __Value) + + +/* host message to firmware cmd */ +void rtl8192e_set_FwPwrMode_cmd(PADAPTER padapter, u8 Mode); +void rtl8192e_set_FwJoinBssReport_cmd(PADAPTER padapter, u8 mstatus); +s32 FillH2CCmd_8192E(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +u8 GetTxBufferRsvdPageNum8192E(_adapter *padapter, bool wowlan); +/* u8 rtl8192c_set_FwSelectSuspend_cmd(PADAPTER padapter, u8 bfwpoll, u16 period); */ +s32 c2h_handler_8192e(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload); +#ifdef CONFIG_BT_COEXIST + void rtl8192e_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P_PS + void rtl8192e_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +/* / TX Feedback Content */ +#define USEC_UNIT_FOR_8192E_C2H_TX_RPT_QUEUE_TIME 256 + +#define GET_8192E_C2H_TX_RPT_QUEUE_SELECT(_Header) LE_BITS_TO_1BYTE((_Header + 0), 0, 5) +#define GET_8192E_C2H_TX_RPT_PKT_BROCAST(_Header) LE_BITS_TO_1BYTE((_Header + 0), 5, 1) +#define GET_8192E_C2H_TX_RPT_LIFE_TIME_OVER(_Header) LE_BITS_TO_1BYTE((_Header + 0), 6, 1) +#define GET_8192E_C2H_TX_RPT_RETRY_OVER(_Header) LE_BITS_TO_1BYTE((_Header + 0), 7, 1) +#define GET_8192E_C2H_TX_RPT_MAC_ID(_Header) LE_BITS_TO_1BYTE((_Header + 1), 0, 8) +#define GET_8192E_C2H_TX_RPT_DATA_RETRY_CNT(_Header) LE_BITS_TO_1BYTE((_Header + 2), 0, 6) +#define GET_8192E_C2H_TX_RPT_QUEUE_TIME(_Header) LE_BITS_TO_2BYTE((_Header + 3), 0, 16) /* In unit of 256 microseconds. */ +#define GET_8192E_C2H_TX_RPT_FINAL_DATA_RATE(_Header) LE_BITS_TO_1BYTE((_Header + 5), 0, 8) + +#endif /* __RTL8192E_CMD_H__ */ diff --git a/include/rtl8192e_dm.h b/include/rtl8192e_dm.h new file mode 100644 index 0000000..0a65a1b --- /dev/null +++ b/include/rtl8192e_dm.h @@ -0,0 +1,28 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192E_DM_H__ +#define __RTL8192E_DM_H__ + + +void rtl8192e_init_dm_priv(PADAPTER Adapter); +void rtl8192e_deinit_dm_priv(PADAPTER Adapter); +void rtl8192e_InitHalDm(PADAPTER Adapter); +void rtl8192e_HalDmWatchDog(PADAPTER Adapter); + +/* void rtl8192c_dm_CheckTXPowerTracking(PADAPTER Adapter); */ + +/* void rtl8192c_dm_RF_Saving(PADAPTER pAdapter, u8 bForceInNormal); */ + +#endif diff --git a/include/rtl8192e_hal.h b/include/rtl8192e_hal.h new file mode 100644 index 0000000..417147d --- /dev/null +++ b/include/rtl8192e_hal.h @@ -0,0 +1,330 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192E_HAL_H__ +#define __RTL8192E_HAL_H__ + +/* #include "hal_com.h" */ + +#include "hal_data.h" + +/* include HAL Related header after HAL Related compiling flags */ +#include "rtl8192e_spec.h" +#include "rtl8192e_rf.h" +#include "rtl8192e_dm.h" +#include "rtl8192e_recv.h" +#include "rtl8192e_xmit.h" +#include "rtl8192e_cmd.h" +#include "rtl8192e_led.h" +#include "Hal8192EPwrSeq.h" +#include "Hal8192EPhyReg.h" +#include "Hal8192EPhyCfg.h" + + +#ifdef DBG_CONFIG_ERROR_DETECT + #include "rtl8192e_sreset.h" +#endif + +/* --------------------------------------------------------------------- + * RTL8192E Power Configuration CMDs for PCIe interface + * --------------------------------------------------------------------- */ +#define Rtl8192E_NIC_PWR_ON_FLOW rtl8192E_power_on_flow +#define Rtl8192E_NIC_RF_OFF_FLOW rtl8192E_radio_off_flow +#define Rtl8192E_NIC_DISABLE_FLOW rtl8192E_card_disable_flow +#define Rtl8192E_NIC_ENABLE_FLOW rtl8192E_card_enable_flow +#define Rtl8192E_NIC_SUSPEND_FLOW rtl8192E_suspend_flow +#define Rtl8192E_NIC_RESUME_FLOW rtl8192E_resume_flow +#define Rtl8192E_NIC_PDN_FLOW rtl8192E_hwpdn_flow +#define Rtl8192E_NIC_LPS_ENTER_FLOW rtl8192E_enter_lps_flow +#define Rtl8192E_NIC_LPS_LEAVE_FLOW rtl8192E_leave_lps_flow + + +#if 1 /* download firmware related data structure */ +#define FW_SIZE_8192E 0x8000 /* Compatible with RTL8192e Maximal RAM code size 32k */ +#define FW_START_ADDRESS 0x1000 +#define FW_END_ADDRESS 0x5FFF + + +#define IS_FW_HEADER_EXIST_8192E(_pFwHdr) ((GET_FIRMWARE_HDR_SIGNATURE_8192E(_pFwHdr) & 0xFFF0) == 0x92E0) + + + +typedef struct _RT_FIRMWARE_8192E { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_SIZE_8192E]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8192E, *PRT_FIRMWARE_8192E; + +/* + * This structure must be cared byte-ordering + * + * Added by tynli. 2009.12.04. */ + +/* ***************************************************** + * Firmware Header(8-byte alinment required) + * ***************************************************** + * --- LONG WORD 0 ---- */ +#define GET_FIRMWARE_HDR_SIGNATURE_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 0, 16) /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ +#define GET_FIRMWARE_HDR_CATEGORY_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 16, 8) /* AP/NIC and USB/PCI */ +#define GET_FIRMWARE_HDR_FUNCTION_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 24, 8) /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ +#define GET_FIRMWARE_HDR_VERSION_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 0, 16)/* FW Version */ +#define GET_FIRMWARE_HDR_SUB_VER_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 16, 8) /* FW Subversion, default 0x00 */ +#define GET_FIRMWARE_HDR_RSVD1_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 24, 8) + +/* --- LONG WORD 1 ---- */ +#define GET_FIRMWARE_HDR_MONTH_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 0, 8) /* Release time Month field */ +#define GET_FIRMWARE_HDR_DATE_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 8, 8) /* Release time Date field */ +#define GET_FIRMWARE_HDR_HOUR_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 16, 8)/* Release time Hour field */ +#define GET_FIRMWARE_HDR_MINUTE_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 24, 8)/* Release time Minute field */ +#define GET_FIRMWARE_HDR_ROMCODE_SIZE_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+12, 0, 16)/* The size of RAM code */ +#define GET_FIRMWARE_HDR_RSVD2_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+12, 16, 16) + +/* --- LONG WORD 2 ---- */ +#define GET_FIRMWARE_HDR_SVN_IDX_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+16, 0, 32)/* The SVN entry index */ +#define GET_FIRMWARE_HDR_RSVD3_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+20, 0, 32) + +/* --- LONG WORD 3 ---- */ +#define GET_FIRMWARE_HDR_RSVD4_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 0, 32) +#define GET_FIRMWARE_HDR_RSVD5_8192E(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+28, 0, 32) + +#endif /* download firmware related data structure */ + +#define DRIVER_EARLY_INT_TIME_8192E 0x05 +#define BCN_DMA_ATIME_INT_TIME_8192E 0x02 +#define RX_DMA_SIZE_8192E 0x4000 /* 16K*/ + +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8192E 0x100 /* 256B, reserved for c2h debug message*/ +#else + #define RX_DMA_RESERVED_SIZE_8192E 0x40 /* 64B, reserved for c2h event(16bytes) or ccx(8 Bytes)*/ +#endif +#define MAX_RX_DMA_BUFFER_SIZE_8192E (RX_DMA_SIZE_8192E-RX_DMA_RESERVED_SIZE_8192E) /*RX 16K*/ + + +#define PAGE_SIZE_TX_92E PAGE_SIZE_256 + +/* For General Reserved Page Number(Beacon Queue is reserved page) + * if (CONFIG_2BCN_EN) Beacon:4, PS-Poll:1, Null Data:1,Prob Rsp:1,Qos Null Data:1 + * Beacon: MAX_BEACON_LEN / PAGE_SIZE_TX_92E + * PS-Poll:1, Null Data:1,Prob Rsp:1,Qos Null Data:1,CTS-2-SELF / LTE QoS Null*/ + +#define RSVD_PAGE_NUM_8192E (MAX_BEACON_LEN / PAGE_SIZE_TX_92E + 6) /*0x08*/ +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:2,GTK EXT MEM:2, AOAC rpt: 1,PNO: 6 + * NS offload: 2 NDP info: 1 + */ +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8192E 0x0b +#else + #define WOWLAN_PAGE_NUM_8192E 0x00 +#endif + +#ifdef CONFIG_PNO_SUPPORT + #undef WOWLAN_PAGE_NUM_8192E + #define WOWLAN_PAGE_NUM_8192E 0x0d +#endif + +/* Note: +Tx FIFO Size : 64KB +Tx page Size : 256B +Total page numbers : 256(0x100) +*/ + +#define TOTAL_RSVD_PAGE_NUMBER_8192E (RSVD_PAGE_NUM_8192E + WOWLAN_PAGE_NUM_8192E) + +#define TOTAL_PAGE_NUMBER_8192E (0x100) +#define TX_TOTAL_PAGE_NUMBER_8192E (TOTAL_PAGE_NUMBER_8192E - TOTAL_RSVD_PAGE_NUMBER_8192E) + +#define TX_PAGE_BOUNDARY_8192E (TX_TOTAL_PAGE_NUMBER_8192E) /* beacon header start address */ + + +#define RSVD_PKT_LEN_92E (TOTAL_RSVD_PAGE_NUMBER_8192E * PAGE_SIZE_TX_92E) + +#define TX_PAGE_LOAD_FW_BOUNDARY_8192E 0x47 /* 0xA5 */ +#define TX_PAGE_BOUNDARY_WOWLAN_8192E 0xE0 + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_92C */ + +#define NORMAL_PAGE_NUM_HPQ_8192E 0x10 +#define NORMAL_PAGE_NUM_LPQ_8192E 0x10 +#define NORMAL_PAGE_NUM_NPQ_8192E 0x10 +#define NORMAL_PAGE_NUM_EPQ_8192E 0x00 + + +/* Note: For WMM Normal Chip Setting ,modify later */ +#define WMM_NORMAL_PAGE_NUM_HPQ_8192E NORMAL_PAGE_NUM_HPQ_8192E +#define WMM_NORMAL_PAGE_NUM_LPQ_8192E NORMAL_PAGE_NUM_LPQ_8192E +#define WMM_NORMAL_PAGE_NUM_NPQ_8192E NORMAL_PAGE_NUM_NPQ_8192E + + +/* ------------------------------------------------------------------------- + * Chip specific + * ------------------------------------------------------------------------- */ + +/* pic buffer descriptor */ +#define RTL8192EE_SEG_NUM TX_BUFFER_SEG_NUM +#define TX_DESC_NUM_92E 128 +#define RX_DESC_NUM_92E 128 + +/* ------------------------------------------------------------------------- + * Channel Plan + * ------------------------------------------------------------------------- */ + +#define HWSET_MAX_SIZE_8192E 512 + +#define EFUSE_REAL_CONTENT_LEN_8192E 512 + +#define EFUSE_MAP_LEN_8192E 512 +#define EFUSE_MAX_SECTION_8192E 64 +#define EFUSE_MAX_WORD_UNIT_8192E 4 +#define EFUSE_IC_ID_OFFSET_8192E 506 /* For some inferiority IC purpose. added by Roger, 2009.09.02. */ +#define AVAILABLE_EFUSE_ADDR_8192E(addr) (addr < EFUSE_REAL_CONTENT_LEN_8192E) +/* + * To prevent out of boundary programming case, leave 1byte and program full section + * 9bytes + 1byt + 5bytes and pre 1byte. + * For worst case: + * | 1byte|----8bytes----|1byte|--5bytes--| + * | | Reserved(14bytes) | + * */ +#define EFUSE_OOB_PROTECT_BYTES_8192E 15 /* PG data exclude header, dummy 6 bytes frome CP test and reserved 1byte. */ + + + +/* ******************************************************** + * EFUSE for BT definition + * ******************************************************** */ +#define EFUSE_BT_REAL_BANK_CONTENT_LEN_8192E 512 +#define EFUSE_BT_REAL_CONTENT_LEN_8192E 1024 /* 512*2 */ +#define EFUSE_BT_MAP_LEN_8192E 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION_8192E 128 /* 1024/8 */ + +#define EFUSE_PROTECT_BYTES_BANK_8192E 16 +#define EFUSE_MAX_BANK_8192E 3 +/* *********************************************************** */ + +#define INCLUDE_MULTI_FUNC_BT(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT) +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +/* #define IS_MULTI_FUNC_CHIP(_Adapter) (((((PHAL_DATA_TYPE)(_Adapter->HalData))->MultiFunc) & (RT_MULTI_FUNC_BT|RT_MULTI_FUNC_GPS)) ? _TRUE : _FALSE) */ + +/* #define RT_IS_FUNC_DISABLED(__pAdapter, __FuncBits) ( (__pAdapter)->DisabledFunctions & (__FuncBits) ) */ + +/* rtl8812_hal_init.c */ +void _8051Reset8192E(PADAPTER padapter); +s32 FirmwareDownload8192E(PADAPTER Adapter, BOOLEAN bUsedWoWLANFw); +void InitializeFirmwareVars8192E(PADAPTER padapter); + +s32 InitLLTTable8192E(PADAPTER padapter, u8 txpktbuf_bndy); + +/* EFuse */ +u8 GetEEPROMSize8192E(PADAPTER padapter); +void hal_InitPGData_8192E(PADAPTER padapter, u8 *PROMContent); +void Hal_EfuseParseIDCode8192E(PADAPTER padapter, u8 *hwinfo); +void Hal_ReadPROMVersion8192E(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadPowerSavingMode8192E(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadTxPowerInfo8192E(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadBoardType8192E(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadThermalMeter_8192E(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_ReadChannelPlan8192E(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseXtal_8192E(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadAntennaDiversity8192E(PADAPTER pAdapter, u8 *PROMContent, BOOLEAN AutoLoadFail); +void Hal_ReadPAType_8192E(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_ReadAmplifierType_8192E(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_ReadRFEType_8192E(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_EfuseParseBTCoexistInfo8192E(PADAPTER Adapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseKFreeData_8192E(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); + +u8 Hal_CrystalAFEAdjust(_adapter *Adapter); + +BOOLEAN HalDetectPwrDownMode8192E(PADAPTER Adapter); + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + +/***********************************************************/ +/* RTL8192E-MAC Setting */ +void _InitQueueReservedPage_8192E(PADAPTER Adapter); +void _InitQueuePriority_8192E(PADAPTER Adapter); +void _InitTxBufferBoundary_8192E(PADAPTER Adapter, u8 txpktbuf_bndy); +void _InitPageBoundary_8192E(PADAPTER Adapter); +/* void _InitTransferPageSize_8192E(PADAPTER Adapter); */ +void _InitDriverInfoSize_8192E(PADAPTER Adapter, u8 drvInfoSize); +void _InitRDGSetting_8192E(PADAPTER Adapter); +void _InitID_8192E(PADAPTER Adapter); +void _InitNetworkType_8192E(PADAPTER Adapter); +void _InitWMACSetting_8192E(PADAPTER Adapter); +void _InitAdaptiveCtrl_8192E(PADAPTER Adapter); +void _InitEDCA_8192E(PADAPTER Adapter); +void _InitRetryFunction_8192E(PADAPTER Adapter); +void _BBTurnOnBlock_8192E(PADAPTER Adapter); +void _InitBeaconParameters_8192E(PADAPTER Adapter); +void _InitBeaconMaxError_8192E( + PADAPTER Adapter, + BOOLEAN InfraMode +); +void SetBeaconRelatedRegisters8192E(PADAPTER padapter); +void hal_ReadRFType_8192E(PADAPTER Adapter); +/* RTL8192E-MAC Setting + ***********************************************************/ + +u8 SetHwReg8192E(PADAPTER Adapter, u8 variable, u8 *val); +void GetHwReg8192E(PADAPTER Adapter, u8 variable, u8 *val); +u8 +SetHalDefVar8192E( + PADAPTER Adapter, + HAL_DEF_VARIABLE eVariable, + void *pValue +); +u8 +GetHalDefVar8192E( + PADAPTER Adapter, + HAL_DEF_VARIABLE eVariable, + void *pValue +); + +void rtl8192e_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8192e(_adapter *adapter); +void rtl8192e_init_default_value(_adapter *padapter); + +void rtl8192e_start_thread(_adapter *padapter); +void rtl8192e_stop_thread(_adapter *padapter); + +#ifdef CONFIG_PCI_HCI + BOOLEAN InterruptRecognized8192EE(PADAPTER Adapter); + u16 get_txbd_rw_reg(u16 ff_hwaddr); +#endif + +#ifdef CONFIG_SDIO_HCI + #ifdef CONFIG_SDIO_TX_ENABLE_AVAL_INT + void _init_available_page_threshold(PADAPTER padapter, u8 numHQ, u8 numNQ, u8 numLQ, u8 numPubQ); + #endif +#endif + +#ifdef CONFIG_BT_COEXIST + void rtl8192e_combo_card_WifiOnlyHwInit(PADAPTER Adapter); +#endif + +#endif /* __RTL8192E_HAL_H__ */ diff --git a/include/rtl8192e_led.h b/include/rtl8192e_led.h new file mode 100644 index 0000000..3d795c4 --- /dev/null +++ b/include/rtl8192e_led.h @@ -0,0 +1,36 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192E_LED_H__ +#define __RTL8192E_LED_H__ + +#ifdef CONFIG_RTW_SW_LED +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI + void rtl8192eu_InitSwLeds(PADAPTER padapter); + void rtl8192eu_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_PCI_HCI + void rtl8192ee_InitSwLeds(PADAPTER padapter); + void rtl8192ee_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_SDIO_HCI + void rtl8192es_InitSwLeds(PADAPTER padapter); + void rtl8192es_DeInitSwLeds(PADAPTER padapter); +#endif + +#endif +#endif/*CONFIG_RTW_SW_LED*/ diff --git a/include/rtl8192e_recv.h b/include/rtl8192e_recv.h new file mode 100644 index 0000000..c19a980 --- /dev/null +++ b/include/rtl8192e_recv.h @@ -0,0 +1,175 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192E_RECV_H__ +#define __RTL8192E_RECV_H__ + +#if defined(CONFIG_USB_HCI) + + #ifndef MAX_RECVBUF_SZ + #ifdef CONFIG_MINIMAL_MEMORY_USAGE + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #else + #ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + #define MAX_RECVBUF_SZ (rtw_rtkm_get_buff_size()) /*depend rtkm*/ + #elif defined(CONFIG_PLATFORM_HISILICON) + #define MAX_RECVBUF_SZ (16384) /* 16k */ + #else + #define MAX_RECVBUF_SZ (32768) /* 32k */ + #endif + /* #define MAX_RECVBUF_SZ (20480) */ /* 20K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + /* #define MAX_RECVBUF_SZ (16384) */ /* 16k - 92E RX BUF :16K */ + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #ifdef CONFIG_PLATFORM_NOVATEK_NT72668 + #undef MAX_RECVBUF_SZ + #define MAX_RECVBUF_SZ (15360) /* 15k < 16k */ + #endif /* CONFIG_PLATFORM_NOVATEK_NT72668 */ + #endif + #endif /* !MAX_RECVBUF_SZ */ + +#elif defined(CONFIG_PCI_HCI) + /* #ifndef CONFIG_MINIMAL_MEMORY_USAGE */ + /* #define MAX_RECVBUF_SZ (9100) */ + /* #else */ + #define MAX_RECVBUF_SZ (4000) /* about 4K + * #endif */ + + +#elif defined(CONFIG_SDIO_HCI) + + #define MAX_RECVBUF_SZ (16384) + +#endif + + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +/* ************* + * [1] Rx Buffer Descriptor (for PCIE) buffer descriptor architecture + * DWORD 0 */ +#define SET_RX_BUFFER_DESC_DATA_LENGTH_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_BUFFER_DESC_LS_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 15, 1, __Value) +#define SET_RX_BUFFER_DESC_FS_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 1, __Value) +#define SET_RX_BUFFER_DESC_TOTAL_LENGTH_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 15, __Value) + +#define GET_RX_BUFFER_DESC_OWN_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) +#define GET_RX_BUFFER_DESC_LS_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_BUFFER_DESC_FS_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 1) +#define GET_RX_BUFFER_DESC_TOTAL_LENGTH_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 15) + + +/* DWORD 1 */ +#define SET_RX_BUFFER_PHYSICAL_LOW_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+4, 0, 32, __Value) +#define GET_RX_BUFFER_PHYSICAL_LOW_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 0, 32) + +/* DWORD 2 */ +#define SET_RX_BUFFER_PHYSICAL_HIGH_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+8, 0, 32, __Value) + +/* ************* + * [2] Rx Descriptor + * DWORD 0 */ +#define GET_RX_STATUS_DESC_PKT_LEN_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) +#define GET_RX_STATUS_DESC_CRC32_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) +#define GET_RX_STATUS_DESC_ICVERR_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_STATUS_DESC_DRVINFO_SIZE_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) +#define GET_RX_STATUS_DESC_SECURITY_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) +#define GET_RX_STATUS_DESC_QOS_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) +#define GET_RX_STATUS_DESC_SHIFT_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) +#define GET_RX_STATUS_DESC_PHY_STATUS_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) +#define GET_RX_STATUS_DESC_SWDEC_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) +#define GET_RX_STATUS_DESC_EOR_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) +#define GET_RX_STATUS_DESC_OWN_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) + + +#define SET_RX_STATUS_DESC_PKT_LEN_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_STATUS_DESC_EOR_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) +#define SET_RX_STATUS_DESC_OWN_92E(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + +/* DWORD 1 */ +#define GET_RX_STATUS_DESC_MACID_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7) +#define GET_RX_STATUS_DESC_TID_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4) +#define GET_RX_STATUS_DESC_MACID_VLD_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 12, 1) +#define GET_RX_STATUS_DESC_AMSDU_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1) +#define GET_RX_STATUS_DESC_RXID_MATCH_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1) +#define GET_RX_STATUS_DESC_PAGGR_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 15, 1) +#define GET_RX_STATUS_DESC_A1_FITS_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 16, 4) +#define GET_RX_STATUS_DESC_TCPOFFLOAD_CHKERR_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 20, 1) +#define GET_RX_STATUS_DESC_TCPOFFLOAD_IPVER_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 21, 1) +#define GET_RX_STATUS_DESC_TCPOFFLOAD_IS_TCPUDP_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 22, 1) +#define GET_RX_STATUS_DESC_TCPOFFLOAD_CHK_VLD_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 23, 1) +#define GET_RX_STATUS_DESC_PAM_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 24, 1) +#define GET_RX_STATUS_DESC_PWR_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 25, 1) +#define GET_RX_STATUS_DESC_MORE_DATA_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 26, 1) +#define GET_RX_STATUS_DESC_MORE_FRAG_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 27, 1) +#define GET_RX_STATUS_DESC_TYPE_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 28, 2) +#define GET_RX_STATUS_DESC_MC_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 30, 1) +#define GET_RX_STATUS_DESC_BC_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 31, 1) + +/* DWORD 2 */ +#define GET_RX_STATUS_DESC_SEQ_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) +#define GET_RX_STATUS_DESC_FRAG_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) +#define GET_RX_STATUS_DESC_RX_IS_QOS_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) + +#define GET_RX_STATUS_DESC_WLANHD_IV_LEN_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) +#define GET_RX_STATUS_DESC_HWRSVD_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 24, 4) +#define GET_RX_STATUS_DESC_FCS_OK_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 31, 1) +#define GET_RX_STATUS_DESC_RPT_SEL_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) + +/* DWORD 3 */ +#define GET_RX_STATUS_DESC_RX_RATE_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) +#define GET_RX_STATUS_DESC_HTC_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) +#define GET_RX_STATUS_DESC_EOSP_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) +#define GET_RX_STATUS_DESC_BSSID_FIT_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) +#define GET_RX_STATUS_DESC_DMA_AGG_NUM_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8) + +#define GET_RX_STATUS_DESC_PATTERN_MATCH_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1) +#define GET_RX_STATUS_DESC_UNICAST_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1) +#define GET_RX_STATUS_DESC_MAGIC_WAKE_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1) + +/* DWORD 6 */ +#define GET_RX_STATUS_DESC_SPLCP_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 0, 1) +#define GET_RX_STATUS_DESC_LDPC_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 1, 1) +#define GET_RX_STATUS_DESC_STBC_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 2, 1) +#define GET_RX_STATUS_DESC_BW_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 4, 2) + + +/* DWORD 5 */ +#define GET_RX_STATUS_DESC_TSFL_92E(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + +#define GET_RX_STATUS_DESC_BUFF_ADDR_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+24, 0, 32) +#define GET_RX_STATUS_DESC_BUFF_ADDR64_92E(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32) + + +#ifdef CONFIG_SDIO_HCI + s32 rtl8192es_init_recv_priv(PADAPTER padapter); + void rtl8192es_free_recv_priv(PADAPTER padapter); + s32 rtl8192es_recv_hdl(_adapter *padapter); +#endif + +#ifdef CONFIG_USB_HCI + void rtl8192eu_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); + s32 rtl8192eu_init_recv_priv(PADAPTER padapter); + void rtl8192eu_free_recv_priv(PADAPTER padapter); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8192ee_init_recv_priv(PADAPTER padapter); + void rtl8192ee_free_recv_priv(PADAPTER padapter); +#endif + +void rtl8192e_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8192E_RECV_H__ */ diff --git a/include/rtl8192e_rf.h b/include/rtl8192e_rf.h new file mode 100644 index 0000000..77dca74 --- /dev/null +++ b/include/rtl8192e_rf.h @@ -0,0 +1,28 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192E_RF_H__ +#define __RTL8192E_RF_H__ + +void +PHY_RF6052SetBandwidth8192E( + PADAPTER Adapter, + enum channel_width Bandwidth); + + +int +PHY_RF6052_Config_8192E( + PADAPTER Adapter); + +#endif/* __RTL8192E_RF_H__ */ diff --git a/include/rtl8192e_spec.h b/include/rtl8192e_spec.h new file mode 100644 index 0000000..c9b2b41 --- /dev/null +++ b/include/rtl8192e_spec.h @@ -0,0 +1,313 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192E_SPEC_H__ +#define __RTL8192E_SPEC_H__ + +#include + +#define HAL_NAV_UPPER_UNIT_8192E 128 /* micro-second */ + +/* ************************************************************ + * 8192E Regsiter offset definition + * ************************************************************ */ + +/* ************************************************************ + * + * ************************************************************ */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_SYS_SWR_CTRL1_8192E 0x0010 /* 1 Byte */ +#define REG_SYS_SWR_CTRL2_8192E 0x0014 /* 1 Byte */ +#define REG_AFE_CTRL1_8192E 0x0024 +#define REG_AFE_CTRL2_8192E 0x0028 +#define REG_AFE_CTRL3_8192E 0x002c + +#define REG_PAD_CTRL1_8192E 0x0064 +#define REG_SDIO_CTRL_8192E 0x0070 +#define REG_OPT_CTRL_8192E 0x0074 +#define REG_RF_B_CTRL_8192E 0x0076 +#define REG_AFE_CTRL4_8192E 0x0078 +#define REG_LDO_SWR_CTRL 0x007C +#define REG_FW_DRV_MSG_8192E 0x0088 +#define REG_HMEBOX_E2_E3_8192E 0x008C +#define REG_HIMR0_8192E 0x00B0 +#define REG_HISR0_8192E 0x00B4 +#define REG_HIMR1_8192E 0x00B8 +#define REG_HISR1_8192E 0x00BC + +#define REG_SYS_CFG1_8192E 0x00F0 +#define REG_SYS_CFG2_8192E 0x00FC +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_PKTBUF_DBG_ADDR (REG_PKTBUF_DBG_CTRL) +#define REG_RXPKTBUF_DBG (REG_PKTBUF_DBG_CTRL+2) +#define REG_TXPKTBUF_DBG (REG_PKTBUF_DBG_CTRL+3) +#define REG_WOWLAN_WAKE_REASON REG_MCUTST_WOWLAN + +#define REG_RSVD3_8192E 0x0168 +#define REG_C2HEVT_CMD_SEQ_88XX 0x01A1 +#define REG_C2hEVT_CMD_CONTENT_88XX 0x01A2 +#define REG_C2HEVT_CMD_LEN_88XX 0x01AE + +#define REG_HMEBOX_EXT0_8192E 0x01F0 +#define REG_HMEBOX_EXT1_8192E 0x01F4 +#define REG_HMEBOX_EXT2_8192E 0x01F8 +#define REG_HMEBOX_EXT3_8192E 0x01FC + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_DWBCN0_CTRL 0x0208 +#define REG_DWBCN1_CTRL 0x0228 + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RXDMA_8192E 0x0290 +#define REG_EARLY_MODE_CONTROL_8192E 0x02BC + +#define REG_RSVD5_8192E 0x02F0 +#define REG_RSVD6_8192E 0x02F4 +#define REG_RSVD7_8192E 0x02F8 +#define REG_RSVD8_8192E 0x02FC + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8192E 0x0300 +#define REG_INT_MIG_8192E 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_TXBD_DESA_8192E 0x0308 /* TX Beacon Descriptor Address */ +#define REG_MGQ_TXBD_DESA_8192E 0x0310 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_TXBD_DESA_8192E 0x0318 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_TXBD_DESA_8192E 0x0320 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_TXBD_DESA_8192E 0x0328 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_TXBD_DESA_8192E 0x0330 /* TX BK Queue Descriptor Address */ +#define REG_RXQ_RXBD_DESA_8192E 0x0338 /* RX Queue Descriptor Address */ +#define REG_HI0Q_TXBD_DESA_8192E 0x0340 +#define REG_HI1Q_TXBD_DESA_8192E 0x0348 +#define REG_HI2Q_TXBD_DESA_8192E 0x0350 +#define REG_HI3Q_TXBD_DESA_8192E 0x0358 +#define REG_HI4Q_TXBD_DESA_8192E 0x0360 +#define REG_HI5Q_TXBD_DESA_8192E 0x0368 +#define REG_HI6Q_TXBD_DESA_8192E 0x0370 +#define REG_HI7Q_TXBD_DESA_8192E 0x0378 +#define REG_MGQ_TXBD_NUM_8192E 0x0380 +#define REG_RX_RXBD_NUM_8192E 0x0382 +#define REG_VOQ_TXBD_NUM_8192E 0x0384 +#define REG_VIQ_TXBD_NUM_8192E 0x0386 +#define REG_BEQ_TXBD_NUM_8192E 0x0388 +#define REG_BKQ_TXBD_NUM_8192E 0x038A +#define REG_HI0Q_TXBD_NUM_8192E 0x038C +#define REG_HI1Q_TXBD_NUM_8192E 0x038E +#define REG_HI2Q_TXBD_NUM_8192E 0x0390 +#define REG_HI3Q_TXBD_NUM_8192E 0x0392 +#define REG_HI4Q_TXBD_NUM_8192E 0x0394 +#define REG_HI5Q_TXBD_NUM_8192E 0x0396 +#define REG_HI6Q_TXBD_NUM_8192E 0x0398 +#define REG_HI7Q_TXBD_NUM_8192E 0x039A +#define REG_TSFTIMER_HCI_8192E 0x039C + +/* Read Write Point */ +#define REG_VOQ_TXBD_IDX_8192E 0x03A0 +#define REG_VIQ_TXBD_IDX_8192E 0x03A4 +#define REG_BEQ_TXBD_IDX_8192E 0x03A8 +#define REG_BKQ_TXBD_IDX_8192E 0x03AC +#define REG_MGQ_TXBD_IDX_8192E 0x03B0 +#define REG_RXQ_TXBD_IDX_8192E 0x03B4 +#define REG_HI0Q_TXBD_IDX_8192E 0x03B8 +#define REG_HI1Q_TXBD_IDX_8192E 0x03BC +#define REG_HI2Q_TXBD_IDX_8192E 0x03C0 +#define REG_HI3Q_TXBD_IDX_8192E 0x03C4 +#define REG_HI4Q_TXBD_IDX_8192E 0x03C8 +#define REG_HI5Q_TXBD_IDX_8192E 0x03CC +#define REG_HI6Q_TXBD_IDX_8192E 0x03D0 +#define REG_HI7Q_TXBD_IDX_8192E 0x03D4 + +#define REG_PCIE_HCPWM_8192EE 0x03D8 /* ?????? */ +#define REG_PCIE_HRPWM_8192EE 0x03DC /* PCIe RPWM */ /* ?????? */ +#define REG_DBI_WDATA_V1_8192E 0x03E8 +#define REG_DBI_RDATA_V1_8192E 0x03EC +#define REG_DBI_FLAG_V1_8192E 0x03F0 +#define REG_MDIO_V1_8192E 0x3F4 +#define REG_PCIE_MIX_CFG_8192E 0x3F8 + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#define REG_TXBF_CTRL_8192E 0x042C +#define REG_ARFR0_8192E 0x0444 +#define REG_ARFR1_8192E 0x044C +#define REG_CCK_CHECK_8192E 0x0454 +#define REG_AMPDU_MAX_TIME_8192E 0x0456 +#define REG_BCNQ1_BDNY_8192E 0x0457 + +#define REG_AMPDU_MAX_LENGTH_8192E 0x0458 +#define REG_WMAC_LBK_BUF_HD_8192E 0x045D +#define REG_NDPA_OPT_CTRL_8192E 0x045F +#define REG_DATA_SC_8192E 0x0483 +#ifdef CONFIG_WOWLAN + #define REG_TXPKTBUF_IV_LOW 0x0484 + #define REG_TXPKTBUF_IV_HIGH 0x0488 +#endif +#define REG_ARFR2_8192E 0x048C +#define REG_ARFR3_8192E 0x0494 +#define REG_TXRPT_START_OFFSET 0x04AC +#define REG_AMPDU_BURST_MODE_8192E 0x04BC +#define REG_HT_SINGLE_AMPDU_8192E 0x04C7 +#define REG_MACID_PKT_DROP0_8192E 0x04D0 + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ +#define REG_CTWND_8192E 0x0572 +#define REG_SECONDARY_CCA_CTRL_8192E 0x0577 +#define REG_SCH_TXCMD_8192E 0x05F8 + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ +#define REG_MAC_CR_8192E 0x0600 + +#define REG_MAC_TX_SM_STATE_8192E 0x06B4 + +/* Power */ +#define REG_BFMER0_INFO_8192E 0x06E4 +#define REG_BFMER1_INFO_8192E 0x06EC +#define REG_CSI_RPT_PARAM_BW20_8192E 0x06F4 +#define REG_CSI_RPT_PARAM_BW40_8192E 0x06F8 +#define REG_CSI_RPT_PARAM_BW80_8192E 0x06FC + +/* Hardware Port 2 */ +#define REG_BFMEE_SEL_8192E 0x0714 +#define REG_SND_PTCL_CTRL_8192E 0x0718 + + +/* ----------------------------------------------------- + * + * Redifine register definition for compatibility + * + * ----------------------------------------------------- */ + +/* TODO: use these definition when using REG_xxx naming rule. + * NOTE: DO NOT Remove these definition. Use later. */ +#define ISR_8192E REG_HISR0_8192E + +/* ---------------------------------------------------------------------------- + * 8192E IMR/ISR bits (offset 0xB0, 8bits) + * ---------------------------------------------------------------------------- */ +#define IMR_DISABLED_8192E 0 +/* IMR DW0(0x00B0-00B3) Bit 0-31 */ +#define IMR_TIMER2_8192E BIT(31) /* Timeout interrupt 2 */ +#define IMR_TIMER1_8192E BIT(30) /* Timeout interrupt 1 */ +#define IMR_PSTIMEOUT_8192E BIT(29) /* Power Save Time Out Interrupt */ +#define IMR_GTINT4_8192E BIT(28) /* When GTIMER4 expires, this bit is set to 1 */ +#define IMR_GTINT3_8192E BIT(27) /* When GTIMER3 expires, this bit is set to 1 */ +#define IMR_TXBCN0ERR_8192E BIT(26) /* Transmit Beacon0 Error */ +#define IMR_TXBCN0OK_8192E BIT(25) /* Transmit Beacon0 OK */ +#define IMR_TSF_BIT32_TOGGLE_8192E BIT(24) /* TSF Timer BIT(32) toggle indication interrupt */ +#define IMR_BCNDMAINT0_8192E BIT(20) /* Beacon DMA Interrupt 0 */ +#define IMR_BCNDERR0_8192E BIT(16) /* Beacon Queue DMA OK0 */ +#define IMR_HSISR_IND_ON_INT_8192E BIT(15) /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */ +#define IMR_BCNDMAINT_E_8192E BIT(14) /* Beacon DMA Interrupt Extension for Win7 */ +#define IMR_ATIMEND_8192E BIT(12) /* CTWidnow End or ATIM Window End */ +#define IMR_C2HCMD_8192E BIT(10) /* CPU to Host Command INT Status, Write 1 clear */ +#define IMR_CPWM2_8192E BIT(9) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_CPWM_8192E BIT(8) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_HIGHDOK_8192E BIT(7) /* High Queue DMA OK */ +#define IMR_MGNTDOK_8192E BIT(6) /* Management Queue DMA OK */ +#define IMR_BKDOK_8192E BIT(5) /* AC_BK DMA OK */ +#define IMR_BEDOK_8192E BIT(4) /* AC_BE DMA OK */ +#define IMR_VIDOK_8192E BIT(3) /* AC_VI DMA OK */ +#define IMR_VODOK_8192E BIT(2) /* AC_VO DMA OK */ +#define IMR_RDU_8192E BIT(1) /* Rx Descriptor Unavailable */ +#define IMR_ROK_8192E BIT(0) /* Receive DMA OK */ + +/* IMR DW1(0x00B4-00B7) Bit 0-31 */ +#define IMR_BCNDMAINT7_8192E BIT(27) /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT6_8192E BIT(26) /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5_8192E BIT(25) /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4_8192E BIT(24) /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3_8192E BIT(23) /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2_8192E BIT(22) /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1_8192E BIT(21) /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK7_8192E BIT(20) /* Beacon Queue DMA OK Interrupt 7 */ +#define IMR_BCNDOK6_8192E BIT(19) /* Beacon Queue DMA OK Interrupt 6 */ +#define IMR_BCNDOK5_8192E BIT(18) /* Beacon Queue DMA OK Interrupt 5 */ +#define IMR_BCNDOK4_8192E BIT(17) /* Beacon Queue DMA OK Interrupt 4 */ +#define IMR_BCNDOK3_8192E BIT(16) /* Beacon Queue DMA OK Interrupt 3 */ +#define IMR_BCNDOK2_8192E BIT(15) /* Beacon Queue DMA OK Interrupt 2 */ +#define IMR_BCNDOK1_8192E BIT(14) /* Beacon Queue DMA OK Interrupt 1 */ +#define IMR_ATIMEND_E_8192E BIT(13) /* ATIM Window End Extension for Win7 */ +#define IMR_TXERR_8192E BIT(11) /* Tx Error Flag Interrupt Status, write 1 clear. */ +#define IMR_RXERR_8192E BIT(10) /* Rx Error Flag INT Status, Write 1 clear */ +#define IMR_TXFOVW_8192E BIT(9) /* Transmit FIFO Overflow */ +#define IMR_RXFOVW_8192E BIT(8) /* Receive FIFO Overflow */ + +/* ---------------------------------------------------------------------------- + * 8192E Auto LLT bits (offset 0x224, 8bits) + * ---------------------------------------------------------------------------- + * 224 REG_AUTO_LLT + * move to hal_com_reg.h */ + +/* ---------------------------------------------------------------------------- + * 8192E Auto LLT bits (offset 0x290, 32bits) + * ---------------------------------------------------------------------------- */ +#define BIT_DMA_MODE BIT(1) +#define BIT_USB_RXDMA_AGG_EN BIT(31) + +/* ---------------------------------------------------------------------------- + * 8192E REG_SYS_CFG1 (offset 0xF0, 32bits) + * ---------------------------------------------------------------------------- */ +#define BIT_SPSLDO_SEL BIT(24) + + +/* ---------------------------------------------------------------------------- + * 8192E REG_CCK_CHECK (offset 0x454, 8bits) + * ---------------------------------------------------------------------------- */ +#define BIT_BCN_PORT_SEL BIT(5) + +/* **************************************************************************** + * Regsiter Bit and Content definition + * **************************************************************************** */ + +/* 2 ACMHWCTRL 0x05C0 */ +#define AcmHw_HwEn_8192E BIT(0) +#define AcmHw_VoqEn_8192E BIT(1) +#define AcmHw_ViqEn_8192E BIT(2) +#define AcmHw_BeqEn_8192E BIT(3) +#define AcmHw_VoqStatus_8192E BIT(5) +#define AcmHw_ViqStatus_8192E BIT(6) +#define AcmHw_BeqStatus_8192E BIT(7) + +#endif /* __RTL8192E_SPEC_H__ */ diff --git a/include/rtl8192e_sreset.h b/include/rtl8192e_sreset.h new file mode 100644 index 0000000..78109ae --- /dev/null +++ b/include/rtl8192e_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL88812A_SRESET_H_ +#define _RTL8812A_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT + extern void rtl8192e_sreset_xmit_status_check(_adapter *padapter); + extern void rtl8192e_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8192e_xmit.h b/include/rtl8192e_xmit.h new file mode 100644 index 0000000..f84c6fa --- /dev/null +++ b/include/rtl8192e_xmit.h @@ -0,0 +1,457 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192E_XMIT_H__ +#define __RTL8192E_XMIT_H__ + +typedef struct txdescriptor_8192e { + /* Offset 0 */ + u32 pktlen:16; + u32 offset:8; + u32 bmc:1; + u32 htc:1; + u32 ls:1; + u32 fs:1; + u32 linip:1; + u32 noacm:1; + u32 gf:1; + u32 own:1; + + /* Offset 4 */ + u32 macid:6; + u32 rsvd0406:2; + u32 qsel:5; + u32 rd_nav_ext:1; + u32 lsig_txop_en:1; + u32 pifs:1; + u32 rate_id:4; + u32 navusehdr:1; + u32 en_desc_id:1; + u32 sectype:2; + u32 rsvd0424:2; + u32 pkt_offset:5; /* unit: 8 bytes */ + u32 rsvd0431:1; + + /* Offset 8 */ + u32 rts_rc:6; + u32 data_rc:6; + u32 agg_en:1; + u32 rd_en:1; + u32 bar_rty_th:2; + u32 bk:1; + u32 morefrag:1; + u32 raw:1; + u32 ccx:1; + u32 ampdu_density:3; + u32 bt_null:1; + u32 ant_sel_a:1; + u32 ant_sel_b:1; + u32 tx_ant_cck:2; + u32 tx_antl:2; + u32 tx_ant_ht:2; + + /* Offset 12 */ + u32 nextheadpage:8; + u32 tailpage:8; + u32 seq:12; + u32 cpu_handle:1; + u32 tag1:1; + u32 trigger_int:1; + u32 hwseq_en:1; + + /* Offset 16 */ + u32 rtsrate:5; + u32 ap_dcfe:1; + u32 hwseq_sel:2; + u32 userate:1; + u32 disrtsfb:1; + u32 disdatafb:1; + u32 cts2self:1; + u32 rtsen:1; + u32 hw_rts_en:1; + u32 port_id:1; + u32 pwr_status:3; + u32 wait_dcts:1; + u32 cts2ap_en:1; + u32 data_sc:2; + u32 data_stbc:2; + u32 data_short:1; + u32 data_bw:1; + u32 rts_short:1; + u32 rts_bw:1; + u32 rts_sc:2; + u32 vcs_stbc:2; + + /* Offset 20 */ + u32 datarate:6; + u32 sgi:1; + u32 try_rate:1; + u32 data_ratefb_lmt:5; + u32 rts_ratefb_lmt:4; + u32 rty_lmt_en:1; + u32 data_rt_lmt:6; + u32 usb_txagg_num:8; + + /* Offset 24 */ + u32 txagg_a:5; + u32 txagg_b:5; + u32 use_max_len:1; + u32 max_agg_num:5; + u32 mcsg1_max_len:4; + u32 mcsg2_max_len:4; + u32 mcsg3_max_len:4; + u32 mcs7_sgi_max_len:4; + + /* Offset 28 */ + u32 checksum:16; /* TxBuffSize(PCIe)/CheckSum(USB) */ + u32 mcsg4_max_len:4; + u32 mcsg5_max_len:4; + u32 mcsg6_max_len:4; + u32 mcs15_sgi_max_len:4; +} TXDESC_8192E, *PTXDESC_8192E; + + + +/* For 88e early mode */ +#define SET_EARLYMODE_PKTNUM(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 3, __Value) +#define SET_EARLYMODE_LEN0(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 12, __Value) +#define SET_EARLYMODE_LEN1(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 16, 12, __Value) +#define SET_EARLYMODE_LEN2_1(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 28, 4, __Value) +#define SET_EARLYMODE_LEN2_2(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 8, __Value) +#define SET_EARLYMODE_LEN3(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 8, 12, __Value) +#define SET_EARLYMODE_LEN4(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 20, 12, __Value) + +/* + * defined for TX DESC Operation + * */ + +#define MAX_TID (15) + +/* OFFSET 0 */ +#define OFFSET_SZ 0 +#define OFFSET_SHT 16 +#define BMC BIT(24) +#define LSG BIT(26) +#define FSG BIT(27) +#define OWN BIT(31) + + +/* OFFSET 4 */ +#define PKT_OFFSET_SZ 0 +#define QSEL_SHT 8 +#define RATE_ID_SHT 16 +#define NAVUSEHDR BIT(20) +#define SEC_TYPE_SHT 22 +#define PKT_OFFSET_SHT 26 + +/* OFFSET 8 */ +#define AGG_EN BIT(12) +#define AGG_BK BIT(16) +#define AMPDU_DENSITY_SHT 20 +#define ANTSEL_A BIT(24) +#define ANTSEL_B BIT(25) +#define TX_ANT_CCK_SHT 26 +#define TX_ANTL_SHT 28 +#define TX_ANT_HT_SHT 30 + +/* OFFSET 12 */ +#define SEQ_SHT 16 +#define EN_HWSEQ BIT(31) + +/* OFFSET 16 */ +#define QOS BIT(6) +#define HW_SSN BIT(7) +#define USERATE BIT(8) +#define DISDATAFB BIT(10) +#define CTS_2_SELF BIT(11) +#define RTS_EN BIT(12) +#define HW_RTS_EN BIT(13) +#define DATA_SHORT BIT(24) +#define PWR_STATUS_SHT 15 +#define DATA_SC_SHT 20 +#define DATA_BW BIT(25) + +/* OFFSET 20 */ +#define RTY_LMT_EN BIT(17) + + +/* OFFSET 20 */ +#define SGI BIT(6) +#define USB_TXAGG_NUM_SHT 24 + + +/* *****Tx Desc Buffer content */ + +/* config element for each tx buffer + * +#define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*16), 0, 16, __Valeu) +#define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*16), 31, 1, __Valeu) +#define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*16)+4, 0, 32, __Valeu) +#define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*16)+8, 0, 32, __Valeu) +*/ +#define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8), 0, 16, __Valeu) +#define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8), 31, 1, __Valeu) +#define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8)+4, 0, 32, __Valeu) +#define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*16)+8, 0, 32, __Valeu) + + +/* Dword 0 */ +#define SET_TX_BUFF_DESC_LEN_0_92E(__pTxDesc, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 14, __Valeu) +#define SET_TX_BUFF_DESC_PSB_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 15, __Value) +#define SET_TX_BUFF_DESC_OWN_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) +/* Dword 1 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_0_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 32, __Value) +#define GET_TX_DESC_TX_BUFFER_ADDRESS_92E(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+4, 0, 32) + + +/* Dword 2 */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_0_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 32, __Value) +/* Dword 3, RESERVED */ + + +/* *****Tx Desc content + * Dword 0 */ +#define SET_TX_DESC_PKT_SIZE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) +#define SET_TX_DESC_OFFSET_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) +#define SET_TX_DESC_BMC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) +#define SET_TX_DESC_HTC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) +#define SET_TX_DESC_LAST_SEG_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 26, 1, __Value) +#define SET_TX_DESC_FIRST_SEG_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) +#define SET_TX_DESC_LINIP_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 28, 1, __Value) +#define SET_TX_DESC_NO_ACM_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) +#define SET_TX_DESC_GF_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) +#define SET_TX_DESC_OWN_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) +#define GET_TX_DESC_OWN_92E(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) + +/* Dword 1 */ +#define SET_TX_DESC_MACID_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) +#define SET_TX_DESC_QUEUE_SEL_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) +#define SET_TX_DESC_RDG_NAV_EXT_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) +#define SET_TX_DESC_LSIG_TXOP_EN_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) +#define SET_TX_DESC_PIFS_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) +#define SET_TX_DESC_RATE_ID_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) +#define SET_TX_DESC_EN_DESC_ID_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) +#define SET_TX_DESC_SEC_TYPE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) +#define SET_TX_DESC_PKT_OFFSET_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) +#define SET_TX_DESC_MORE_DATA_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 29, 1, __Value) +#define SET_TX_DESC_TXOP_PS_CAP_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 30, 1, __Value) +#define SET_TX_DESC_TXOP_PS_MODE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 31, 1, __Value) + + +/* Dword 2 */ +#define SET_TX_DESC_PAID_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 9, __Value) +#define SET_TX_DESC_CCA_RTS_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) +#define SET_TX_DESC_AGG_ENABLE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) +#define SET_TX_DESC_RDG_ENABLE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) +#define SET_TX_DESC_NULL_0_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 14, 1, __Value) +#define SET_TX_DESC_NULL_1_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 15, 1, __Value) +#define SET_TX_DESC_BK_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) +#define SET_TX_DESC_MORE_FRAG_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) +#define SET_TX_DESC_RAW_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) +#define GET_TX_DESC_MORE_FRAG_92E(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+8, 17, 1) +#define SET_TX_DESC_SPE_RPT_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) +#define SET_TX_DESC_AMPDU_DENSITY_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) +#define SET_TX_DESC_BT_NULL_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) +#define SET_TX_DESC_GID_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 6, __Value) + + +/* Dword 3 */ +#define SET_TX_DESC_WHEADER_LEN_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 0, 4, __Value) +#define SET_TX_DESC_CHK_EN_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 4, 1, __Value) +#define SET_TX_DESC_EARLY_RATE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value) +#define SET_TX_DESC_HWSEQ_SEL_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) +#define SET_TX_DESC_USE_RATE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) +#define SET_TX_DESC_DISABLE_RTS_FB_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) +#define SET_TX_DESC_DISABLE_FB_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) +#define SET_TX_DESC_CTS2SELF_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) +#define SET_TX_DESC_RTS_ENABLE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) +#define SET_TX_DESC_HW_RTS_ENABLE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) +#define SET_TX_DESC_HW_PORT_ID_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 14, 1, __Value) +#define SET_TX_DESC_NAV_USE_HDR_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value) +#define SET_TX_DESC_USE_MAX_LEN_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) +#define SET_TX_DESC_MAX_AGG_NUM_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) +#define SET_TX_DESC_NDPA_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value) +#define SET_TX_DESC_AMPDU_MAX_TIME_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + +/* Dword 4 */ +#define SET_TX_DESC_TX_RATE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) +#define SET_TX_DESC_TRY_RATE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 7, 1, __Value) +#define SET_TX_DESC_DATA_RATE_FB_LIMIT_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) +#define SET_TX_DESC_RTS_RATE_FB_LIMIT_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) +#define SET_TX_DESC_RETRY_LIMIT_ENABLE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) +#define SET_TX_DESC_DATA_RETRY_LIMIT_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) +#define SET_TX_DESC_RTS_RATE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) +#define SET_TX_DESC_PCTS_ENABLE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 29, 1, __Value) +#define SET_TX_DESC_PCTS_MASK_IDX_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 30, 2, __Value) + + +/* Dword 5 */ +#define SET_TX_DESC_DATA_SC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) +#define SET_TX_DESC_DATA_SHORT_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) +#define SET_TX_DESC_DATA_BW_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) +#define SET_TX_DESC_DATA_LDPC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value) +#define SET_TX_DESC_DATA_STBC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) +#define SET_TX_DESC_VCS_STBC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) +#define SET_TX_DESC_RTS_SHORT_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) +#define SET_TX_DESC_RTS_SC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) +#define SET_TX_DESC_TX_ANT_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 24, 4, __Value) +#define SET_TX_DESC_TX_POWER_0_PSET_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 28, 3, __Value) + +/* Dword 6 */ +#define SET_TX_DESC_SW_DEFINE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) +#define SET_TX_DESC_MBSSID_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) +#define SET_TX_DESC_ANTSEL_A_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) +#define SET_TX_DESC_ANTSEL_B_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 19, 3, __Value) +#define SET_TX_DESC_ANTSEL_C_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 22, 3, __Value) +#define SET_TX_DESC_ANTSEL_D_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 25, 3, __Value) + +/* Dword 7 */ +#ifdef CONFIG_PCI_HCI + #define SET_TX_DESC_TX_BUFFER_SIZE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_USB_HCI) + #define SET_TX_DESC_TX_DESC_CHECKSUM_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif +#define SET_TX_DESC_USB_TXAGG_NUM_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) + + +/* #define SET_TX_DESC_HWSEQ_EN_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) */ +/* Dword 8 */ + +#define SET_TX_DESC_RTS_RC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 0, 6, __Value) +#define SET_TX_DESC_BAR_RTY_TH_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 6, 2, __Value) +#define SET_TX_DESC_DATA_RC_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 8, 6, __Value) +#define SET_TX_DESC_EN_HWSEQ_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) +#define SET_TX_DESC_NEXT_HEAD_PAGE_92E(__pTxDesc, __Value)(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 16, 8, __Value) +#define SET_TX_DESC_TAIL_PAGE_92E(__pTxDesc, __Value)(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 24, 8, __Value) + +/* Dword 9 */ +#define SET_TX_DESC_PADDING_LENGTH_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 0, 11, __Value) +#define SET_TX_DESC_TXBF_PATH_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 11, 1, __Value) +#define SET_TX_DESC_SEQ_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) +#define SET_TX_DESC_FINAL_DATA_RATE_92E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 24, 8, __Value) + + +#define SET_EARLYMODE_PKTNUM_92E(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) +#define SET_EARLYMODE_LEN0_92E(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) +#define SET_EARLYMODE_LEN1_1_92E(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) +#define SET_EARLYMODE_LEN1_2_92E(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) +#define SET_EARLYMODE_LEN2_92E(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) +#define SET_EARLYMODE_LEN3_92E(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + +void rtl8192e_cal_txdesc_chksum(u8 *ptxdesc); + +#ifdef CONFIG_USB_HCI + s32 rtl8192eu_init_xmit_priv(PADAPTER padapter); + void rtl8192eu_free_xmit_priv(PADAPTER padapter); + s32 rtl8192eu_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8192eu_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8192eu_hal_mgmt_xmitframe_enqueue(PADAPTER padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8192eu_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8192eu_xmit_buf_handler(PADAPTER padapter); + #define hal_xmit_handler rtl8192eu_xmit_buf_handler + void rtl8192eu_xmit_tasklet(void *priv); + s32 rtl8192eu_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8192ee_init_xmit_priv(PADAPTER padapter); + void rtl8192ee_free_xmit_priv(PADAPTER padapter); + struct xmit_buf *rtl8192ee_dequeue_xmitbuf(struct rtw_tx_ring *ring); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8192ee_hal_mgmt_xmitframe_enqueue(PADAPTER padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8192ee_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8192ee_xmitframe_resume(_adapter *padapter); + s32 rtl8192ee_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8192ee_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); + void rtl8192ee_xmit_tasklet(void *priv); +#endif + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8192es_init_xmit_priv(PADAPTER padapter); + void rtl8192es_free_xmit_priv(PADAPTER padapter); + + s32 rtl8192es_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8192es_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8192es_hal_mgmt_xmitframe_enqueue(PADAPTER padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8192es_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + thread_return rtl8192es_xmit_thread(thread_context context); + s32 rtl8192es_xmit_buf_handler(PADAPTER padapter); + + #ifdef CONFIG_SDIO_TX_TASKLET + void rtl8192es_xmit_tasklet(void *priv); + #endif +#endif + +struct txrpt_ccx_92e { + /* offset 0 */ + u8 tag1:1; + u8 pkt_num:3; + u8 txdma_underflow:1; + u8 int_bt:1; + u8 int_tri:1; + u8 int_ccx:1; + + /* offset 1 */ + u8 mac_id:6; + u8 pkt_ok:1; + u8 bmc:1; + + /* offset 2 */ + u8 retry_cnt:6; + u8 lifetime_over:1; + u8 retry_over:1; + + /* offset 3 */ + u8 ccx_qtime0; + u8 ccx_qtime1; + + /* offset 5 */ + u8 final_data_rate; + + /* offset 6 */ + u8 sw1:4; + u8 qsel:4; + + /* offset 7 */ + u8 sw0; +}; + +#ifdef CONFIG_TX_EARLY_MODE + void UpdateEarlyModeInfo8192E(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +#endif +s32 rtl8192e_init_xmit_priv(_adapter *padapter); +void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, u8 *ptxdesc); + +void rtl8192e_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, + u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); +void rtl8192e_cal_txdesc_chksum(u8 *ptxdesc); + +u8 BWMapping_92E(PADAPTER Adapter, struct pkt_attrib *pattrib); +u8 SCMapping_92E(PADAPTER Adapter, struct pkt_attrib *pattrib); +void fill_txdesc_phy(PADAPTER padapter, struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_vcs(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +void fill_txdesc_sectype(struct pkt_attrib *pattrib, u8 *ptxdesc); +void rtl8192e_fixed_rate(_adapter *padapter, u8 *ptxdesc); + +#endif /* __RTL8192E_XMIT_H__ */ diff --git a/include/rtl8192f_cmd.h b/include/rtl8192f_cmd.h new file mode 100644 index 0000000..44ea670 --- /dev/null +++ b/include/rtl8192f_cmd.h @@ -0,0 +1,213 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192F_CMD_H__ +#define __RTL8192F_CMD_H__ + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD DEFINITION ------------------------------------------------ + * --------------------------------------------------------------------------------------------------------- */ + +enum h2c_cmd_8192F { + /* Common Class: 000 */ + H2C_8192F_RSVD_PAGE = 0x00, + H2C_8192F_MEDIA_STATUS_RPT = 0x01, + H2C_8192F_SCAN_ENABLE = 0x02, + H2C_8192F_KEEP_ALIVE = 0x03, + H2C_8192F_DISCON_DECISION = 0x04, + H2C_8192F_PSD_OFFLOAD = 0x05, + H2C_8192F_AP_OFFLOAD = 0x08, + H2C_8192F_BCN_RSVDPAGE = 0x09, + H2C_8192F_PROBERSP_RSVDPAGE = 0x0A, + H2C_8192F_FCS_RSVDPAGE = 0x10, + H2C_8192F_FCS_INFO = 0x11, + H2C_8192F_AP_WOW_GPIO_CTRL = 0x13, + + /* PoweSave Class: 001 */ + H2C_8192F_SET_PWR_MODE = 0x20, + H2C_8192F_PS_TUNING_PARA = 0x21, + H2C_8192F_PS_TUNING_PARA2 = 0x22, + H2C_8192F_P2P_LPS_PARAM = 0x23, + H2C_8192F_P2P_PS_OFFLOAD = 0x24, + H2C_8192F_PS_SCAN_ENABLE = 0x25, + H2C_8192F_SAP_PS_ = 0x26, + H2C_8192F_INACTIVE_PS_ = 0x27,/* Inactive_PS */ + H2C_8192F_FWLPS_IN_IPS_ = 0x28, + + /* Dynamic Mechanism Class: 010 */ + H2C_8192F_MACID_CFG = 0x40, + H2C_8192F_TXBF = 0x41, + H2C_8192F_RSSI_SETTING = 0x42, + H2C_8192F_AP_REQ_TXRPT = 0x43, + H2C_8192F_INIT_RATE_COLLECT = 0x44, + H2C_8192F_RA_PARA_ADJUST = 0x46, + + /* BT Class: 011 */ + H2C_8192F_B_TYPE_TDMA = 0x60, + H2C_8192F_BT_INFO = 0x61, + H2C_8192F_FORCE_BT_TXPWR = 0x62, + H2C_8192F_BT_IGNORE_WLANACT = 0x63, + H2C_8192F_DAC_SWING_VALUE = 0x64, + H2C_8192F_ANT_SEL_RSV = 0x65, + H2C_8192F_WL_OPMODE = 0x66, + H2C_8192F_BT_MP_OPER = 0x67, + H2C_8192F_BT_CONTROL = 0x68, + H2C_8192F_BT_WIFI_CTRL = 0x69, + H2C_8192F_BT_FW_PATCH = 0x6A, + H2C_8192F_BT_WLAN_CALIBRATION = 0x6D, + + /* WOWLAN Class: 100 */ + H2C_8192F_WOWLAN = 0x80, + H2C_8192F_REMOTE_WAKE_CTRL = 0x81, + H2C_8192F_AOAC_GLOBAL_INFO = 0x82, + H2C_8192F_AOAC_RSVD_PAGE = 0x83, + H2C_8192F_AOAC_RSVD_PAGE2 = 0x84, + H2C_8192F_D0_SCAN_OFFLOAD_CTRL = 0x85, + H2C_8192F_D0_SCAN_OFFLOAD_INFO = 0x86, + H2C_8192F_CHNL_SWITCH_OFFLOAD = 0x87, + H2C_8192F_P2P_OFFLOAD_RSVD_PAGE = 0x8A, + H2C_8192F_P2P_OFFLOAD = 0x8B, + + H2C_8192F_RESET_TSF = 0xC0, + H2C_8192F_MAXID, +}; + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD CONTENT -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- + * _RSVDPAGE_LOC_CMD_0x00 */ +#define SET_8192F_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8192F_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8192F_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8192F_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8192F_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/*_MEDIA_STATUS_RPT_PARM_CMD_0x01*/ +#define SET_8192F_H2CCMD_MSRRPT_PARM_OPMODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8192F_H2CCMD_MSRRPT_PARM_MACID_IND(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8192F_H2CCMD_MSRRPT_PARM_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8192F_H2CCMD_MSRRPT_PARM_MACID_END(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +/* _PWR_MOD_CMD_0x20 */ +#define SET_8192F_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8192F_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8192F_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8192F_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8192F_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8192F_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8192F_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_8192F_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + +/* _PS_TUNE_PARAM_CMD_0x21 */ +#define SET_8192F_H2CCMD_PSTUNE_PARM_BCN_TO_LIMIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8192F_H2CCMD_PSTUNE_PARM_DTIM_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8192F_H2CCMD_PSTUNE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 1, __Value) +#define SET_8192F_H2CCMD_PSTUNE_PARM_PS_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 1, 7, __Value) +#define SET_8192F_H2CCMD_PSTUNE_PARM_DTIM_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _MACID_CFG_CMD_0x40 */ +#define SET_8192F_H2CCMD_MACID_CFG_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_RAID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 5, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_SGI_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 7, 1, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 2, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_NO_UPDATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 3, 1, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_VHT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 4, 2, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_DISPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 6, 1, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_DISRA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 7, 1, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_RATE_MASK0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_RATE_MASK1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_RATE_MASK2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+5, 0, 8, __Value) +#define SET_8192F_H2CCMD_MACID_CFG_RATE_MASK3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+6, 0, 8, __Value) + +/* _RSSI_SETTING_CMD_0x42 */ +#define SET_8192F_H2CCMD_RSSI_SETTING_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8192F_H2CCMD_RSSI_SETTING_RSSI(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 7, __Value) +#define SET_8192F_H2CCMD_RSSI_SETTING_ULDL_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _AP_REQ_TXRPT_CMD_0x43 */ +#define SET_8192F_H2CCMD_APREQRPT_PARM_MACID1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8192F_H2CCMD_APREQRPT_PARM_MACID2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _FORCE_BT_TXPWR_CMD_0x62 */ +#define SET_8192F_H2CCMD_BT_PWR_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) + +/* _FORCE_BT_MP_OPER_CMD_0x67 */ +#define SET_8192F_H2CCMD_BT_MPOPER_VER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_8192F_H2CCMD_BT_MPOPER_REQNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_8192F_H2CCMD_BT_MPOPER_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8192F_H2CCMD_BT_MPOPER_PARAM1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +#define SET_8192F_H2CCMD_BT_MPOPER_PARAM2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8192F_H2CCMD_BT_MPOPER_PARAM3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) + +/* _BT_FW_PATCH_0x6A */ +#define SET_8192F_H2CCMD_BT_FW_PATCH_SIZE(__pH2CCmd, __Value) SET_BITS_TO_LE_2BYTE((u8 *)(__pH2CCmd), 0, 16, __Value) +#define SET_8192F_H2CCMD_BT_FW_PATCH_ADDR0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8192F_H2CCMD_BT_FW_PATCH_ADDR1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8192F_H2CCMD_BT_FW_PATCH_ADDR2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#define SET_8192F_H2CCMD_BT_FW_PATCH_ADDR3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) + +/* --------------------------------------------------------------------------------------------------------- + * ------------------------------------------- Structure -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- Function Statement -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + +/* host message to firmware cmd */ +void rtl8192f_set_FwPwrMode_cmd(PADAPTER padapter, u8 Mode); +void rtl8192f_set_FwJoinBssRpt_cmd(PADAPTER padapter, u8 mstatus); +/* s32 rtl8192f__set_lowpwr_lps_cmd(PADAPTER padapter, u8 enable); */ +void rtl8192f_set_FwPsTuneParam_cmd(PADAPTER padapter); +void rtl8192f_download_rsvd_page(PADAPTER padapter, u8 mstatus); +#ifdef CONFIG_BT_COEXIST +void rtl8192f_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P +void rtl8192f_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_P2P_WOWLAN +void rtl8192f_set_p2p_wowlan_offload_cmd(PADAPTER padapter); +#endif + +/* AP_REQ_TXREP_CMD 0x43 */ +#define SET_8192F_H2CCMD_TXREP_PARM_STA1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8192F_H2CCMD_TXREP_PARM_STA2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8192F_H2CCMD_TXREP_PARM_RTY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 2, __Value) + +/* C2H_AP_REQ_TXRPT */ +#define GET_8192F_C2H_TC2H_APREQ_TXRPT_MACID1(_Header) LE_BITS_TO_1BYTE((_Header + 0), 0, 8) +#define GET_8192F_C2H_TC2H_APREQ_TXRPT_TXOK1(_Header) LE_BITS_TO_2BYTE((_Header + 1), 0, 16) +#define GET_8192F_C2H_TC2H_APREQ_TXRPT_TXFAIL1(_Header) LE_BITS_TO_2BYTE((_Header + 3), 0, 16) +#define GET_8192F_C2H_TC2H_APREQ_TXRPT_INIRATE1(_Header) LE_BITS_TO_1BYTE((_Header + 5), 0, 8) +#define GET_8192F_C2H_TC2H_APREQ_TXRPT_MACID2(_Header) LE_BITS_TO_1BYTE((_Header + 6), 0, 8) +#define GET_8192F_C2H_TC2H_APREQ_TXRPT_TXOK2(_Header) LE_BITS_TO_2BYTE((_Header + 7), 0, 16) +#define GET_8192F_C2H_TC2H_APREQ_TXRPT_TXFAIL2(_Header) LE_BITS_TO_2BYTE((_Header + 9), 0, 16) +#define GET_8192F_C2H_TC2H_APREQ_TXRPT_INIRATE2(_Header) LE_BITS_TO_1BYTE((_Header + 11), 0, 8) + +/* C2H_SPC_STAT */ +#define GET_8192F_C2H_SPC_STAT_IDX(_Header) LE_BITS_TO_1BYTE((_Header + 0), 0, 8) + /* Tip :TYPE_A data3 is msb and data0 is lsb */ +#define GET_8192F_C2H_SPC_STAT_TYPEA_RETRY(_Header) LE_BITS_TO_4BYTE((_Header + 1), 0, 32) +#define GET_8192F_C2H_SPC_STAT_TYPEB_PKT1(_Header) LE_BITS_TO_2BYTE((_Header + 1), 0, 16) +#define GET_8192F_C2H_SPC_STAT_TYPEB_RETRY1(_Header) LE_BITS_TO_2BYTE((_Header + 3), 0, 16) +#define GET_8192F_C2H_SPC_STAT_TYPEB_PKT2(_Header) LE_BITS_TO_2BYTE((_Header + 5), 0, 16) +#define GET_8192F_C2H_SPC_STAT_TYPEB_RETRY2(_Header) LE_BITS_TO_2BYTE((_Header + 7), 0, 16) + +void rtl8192f_req_txrpt_cmd(PADAPTER, u8 macid); +s32 FillH2CCmd8192F(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +u8 GetTxBufferRsvdPageNum8192F(_adapter *padapter, bool wowlan); +#endif diff --git a/include/rtl8192f_dm.h b/include/rtl8192f_dm.h new file mode 100644 index 0000000..43e6396 --- /dev/null +++ b/include/rtl8192f_dm.h @@ -0,0 +1,27 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192F_DM_H__ +#define __RTL8192F_DM_H__ + +void rtl8192f_init_dm_priv(PADAPTER Adapter); +void rtl8192f_deinit_dm_priv(PADAPTER Adapter); +void rtl8192f_InitHalDm(PADAPTER Adapter); +void rtl8192f_HalDmWatchDog(PADAPTER Adapter); + +/* void rtl8192c_dm_CheckTXPowerTracking(PADAPTER Adapter); */ + +/* void rtl8192c_dm_RF_Saving(PADAPTER pAdapter, u8 bForceInNormal); */ + +#endif diff --git a/include/rtl8192f_hal.h b/include/rtl8192f_hal.h new file mode 100644 index 0000000..6772f62 --- /dev/null +++ b/include/rtl8192f_hal.h @@ -0,0 +1,321 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192F_HAL_H__ +#define __RTL8192F_HAL_H__ + +#include "hal_data.h" + +#include "rtl8192f_spec.h" +#include "rtl8192f_rf.h" +#include "rtl8192f_dm.h" +#include "rtl8192f_recv.h" +#include "rtl8192f_xmit.h" +#include "rtl8192f_cmd.h" +#include "rtl8192f_led.h" +#include "Hal8192FPwrSeq.h" +#include "Hal8192FPhyReg.h" +#include "Hal8192FPhyCfg.h" +#ifdef DBG_CONFIG_ERROR_DETECT +#include "rtl8192f_sreset.h" +#endif +#ifdef CONFIG_LPS_POFF + #include "rtl8192f_lps_poff.h" +#endif + +#define FW_8192F_SIZE 0x8000 +#define FW_8192F_START_ADDRESS 0x4000 +#define FW_8192F_END_ADDRESS 0x5000 /* brian_zhang@realsil.com.cn */ + +#define IS_FW_HEADER_EXIST_8192F(_pFwHdr)\ + ((le16_to_cpu(_pFwHdr->Signature) & 0xFFF0) == 0x92F0) + +typedef struct _RT_FIRMWARE { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_8192F_SIZE]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8192F, *PRT_FIRMWARE_8192F; + +/* + * This structure must be cared byte-ordering + * + * Added by tynli. 2009.12.04. */ +typedef struct _RT_8192F_FIRMWARE_HDR { + /* 8-byte alinment required */ + + /* --- LONG WORD 0 ---- */ + u16 Signature; /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ + u8 Category; /* AP/NIC and USB/PCI */ + u8 Function; /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ + u16 Version; /* FW Version */ + u16 Subversion; /* FW Subversion, default 0x00 */ + + /* --- LONG WORD 1 ---- */ + u8 Month; /* Release time Month field */ + u8 Date; /* Release time Date field */ + u8 Hour; /* Release time Hour field */ + u8 Minute; /* Release time Minute field */ + u16 RamCodeSize; /* The size of RAM code */ + u16 Rsvd2; + + /* --- LONG WORD 2 ---- */ + u32 SvnIdx; /* The SVN entry index */ + u32 Rsvd3; + + /* --- LONG WORD 3 ---- */ + u32 Rsvd4; + u32 Rsvd5; +} RT_8192F_FIRMWARE_HDR, *PRT_8192F_FIRMWARE_HDR; +#define DRIVER_EARLY_INT_TIME_8192F 0x05 +#define BCN_DMA_ATIME_INT_TIME_8192F 0x02 +/* for 8192F + * TX 64K, RX 16K, Page size 256B for TX*/ +#define PAGE_SIZE_TX_8192F 256 +#define PAGE_SIZE_RX_8192F 8 +#define TX_DMA_SIZE_8192F 0x10000/* 64K(TX) */ +#define RX_DMA_SIZE_8192F 0x4000/* 16K(RX) */ +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8192F 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8192F 0xc0 /* 192B, reserved for tx report 24*8=192*/ +#endif +#define RX_DMA_BOUNDARY_8192F\ + (RX_DMA_SIZE_8192F - RX_DMA_RESERVED_SIZE_8192F - 1) + + +/* Note: We will divide number of page equally for each queue other than public queue! */ + +/* For General Reserved Page Number(Beacon Queue is reserved page) + * Beacon:MAX_BEACON_LEN/PAGE_SIZE_TX_8192F + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1,CTS-2-SELF,LTE QoS Null*/ +#define BCNQ_PAGE_NUM_8192F (MAX_BEACON_LEN/PAGE_SIZE_TX_8192F + 6) /*0x08*/ + + +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:2,GTK EXT MEM:2, AOAC rpt 1, PNO: 6 + * NS offload: 2 NDP info: 1 + */ +#ifdef CONFIG_WOWLAN + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + #define WOWLAN_KEEP_ALIVE_PAGE 0x02 /*for keep alive packet*/ + #else + #define WOWLAN_KEEP_ALIVE_PAGE 0x00 + #endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + /* 7 pages for wow rsvd page + 2 pages for pattern */ + #define WOWLAN_PAGE_NUM_8192F (0x09 + WOWLAN_KEEP_ALIVE_PAGE) +#else + #define WOWLAN_PAGE_NUM_8192F 0x00 +#endif + +#ifdef CONFIG_PNO_SUPPORT + #undef WOWLAN_PAGE_NUM_8192F + #define WOWLAN_PAGE_NUM_8192F 0x15 +#endif + +#ifdef CONFIG_AP_WOWLAN + #define AP_WOWLAN_PAGE_NUM_8192F 0x02 +#endif + +#ifdef DBG_LA_MODE + #define LA_MODE_PAGE_NUM 0xE0 +#endif + +#define MAX_RX_DMA_BUFFER_SIZE_8192F (RX_DMA_SIZE_8192F - RX_DMA_RESERVED_SIZE_8192F) + +#ifdef DBG_LA_MODE + #define TX_TOTAL_PAGE_NUMBER_8192F (0xFF - LA_MODE_PAGE_NUM) +#else + #define TX_TOTAL_PAGE_NUMBER_8192F (0xFF - BCNQ_PAGE_NUM_8192F - WOWLAN_PAGE_NUM_8192F) +#endif + +#define TX_PAGE_BOUNDARY_8192F (TX_TOTAL_PAGE_NUMBER_8192F + 1) + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8192F \ + TX_TOTAL_PAGE_NUMBER_8192F +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8192F \ + (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8192F + 1) + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_8192F */ +#define NORMAL_PAGE_NUM_HPQ_8192F 0x8 +#define NORMAL_PAGE_NUM_LPQ_8192F 0x8 +#define NORMAL_PAGE_NUM_NPQ_8192F 0x8 +#define NORMAL_PAGE_NUM_EPQ_8192F 0x00 + +/* Note: For Normal Chip Setting, modify later */ +#define WMM_NORMAL_PAGE_NUM_HPQ_8192F 0x30 +#define WMM_NORMAL_PAGE_NUM_LPQ_8192F 0x20 +#define WMM_NORMAL_PAGE_NUM_NPQ_8192F 0x20 +#define WMM_NORMAL_PAGE_NUM_EPQ_8192F 0x00 + + +#include "HalVerDef.h" +#include "hal_com.h" + +#define EFUSE_OOB_PROTECT_BYTES 56 /*0x1C8~0x1FF*/ + +#define HAL_EFUSE_MEMORY +#define HWSET_MAX_SIZE_8192F 512 +#define EFUSE_REAL_CONTENT_LEN_8192F 512 +#define EFUSE_MAP_LEN_8192F 512 +#define EFUSE_MAX_SECTION_8192F 64 + +/* For some inferiority IC purpose. added by Roger, 2009.09.02.*/ +#define EFUSE_IC_ID_OFFSET 506 +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_REAL_CONTENT_LEN_8192F) + +#define EFUSE_ACCESS_ON 0x69 +#define EFUSE_ACCESS_OFF 0x00 + +/* ******************************************************** + * EFUSE for BT definition + * ******************************************************** */ +#define BANK_NUM 1 +#define EFUSE_BT_REAL_BANK_CONTENT_LEN 512 +#define EFUSE_BT_REAL_CONTENT_LEN 1536/*512 * 3 */ +/* (EFUSE_BT_REAL_BANK_CONTENT_LEN * BANK_NUM)*/ +#define EFUSE_BT_MAP_LEN 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION 128 /* 1024/8 */ +#define EFUSE_PROTECT_BYTES_BANK 16 + +typedef enum tag_Package_Definition { + PACKAGE_DEFAULT, + PACKAGE_QFN32, + PACKAGE_QFN40, + PACKAGE_QFN46 +} PACKAGE_TYPE_E; + +#define INCLUDE_MULTI_FUNC_BT(_Adapter) \ + (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT) +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) \ + (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +#ifdef CONFIG_FILE_FWIMG + extern char *rtw_fw_file_path; + extern char *rtw_fw_wow_file_path; + #ifdef CONFIG_MP_INCLUDED + extern char *rtw_fw_mp_bt_file_path; + #endif /* CONFIG_MP_INCLUDED */ +#endif /* CONFIG_FILE_FWIMG */ + +/* rtl8192f_hal_init.c */ +s32 rtl8192f_FirmwareDownload(PADAPTER padapter, BOOLEAN bUsedWoWLANFw); +void rtl8192f_FirmwareSelfReset(PADAPTER padapter); +void rtl8192f_InitializeFirmwareVars(PADAPTER padapter); + +void rtl8192f_InitAntenna_Selection(PADAPTER padapter); +void rtl8192f_DeinitAntenna_Selection(PADAPTER padapter); +void rtl8192f_CheckAntenna_Selection(PADAPTER padapter); +void rtl8192f_init_default_value(PADAPTER padapter); + +s32 rtl8192f_InitLLTTable(PADAPTER padapter); + +s32 CardDisableHWSM(PADAPTER padapter, u8 resetMCU); +s32 CardDisableWithoutHWSM(PADAPTER padapter); + +/* EFuse */ +u8 GetEEPROMSize8192F(PADAPTER padapter); +void Hal_InitPGData(PADAPTER padapter, u8 *PROMContent); +void Hal_EfuseParseIDCode(PADAPTER padapter, u8 *hwinfo); +void Hal_EfuseParseTxPowerInfo_8192F(PADAPTER padapter, + u8 *PROMContent, BOOLEAN AutoLoadFail); +#ifdef CONFIG_BT_COEXIST +void Hal_EfuseParseBTCoexistInfo_8192F(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +#endif /* CONFIG_BT_COEXIST */ +void Hal_EfuseParseEEPROMVer_8192F(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseChnlPlan_8192F(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseCustomerID_8192F(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseAntennaDiversity_8192F(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseXtal_8192F(PADAPTER pAdapter, + u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseThermalMeter_8192F(PADAPTER padapter, + u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseVoltage_8192F(PADAPTER pAdapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseBoardType_8192F(PADAPTER Adapter, + u8 *PROMContent, BOOLEAN AutoloadFail); +u8 Hal_ReadRFEType_8192F(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void rtl8192f_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8192f(_adapter *adapter); +u8 SetHwReg8192F(PADAPTER padapter, u8 variable, u8 *val); +void GetHwReg8192F(PADAPTER padapter, u8 variable, u8 *val); +u8 SetHalDefVar8192F(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +u8 GetHalDefVar8192F(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); + +/* register */ +void rtl8192f_InitBeaconParameters(PADAPTER padapter); +void rtl8192f_InitBeaconMaxError(PADAPTER padapter, u8 InfraMode); + +void _InitMacAPLLSetting_8192F(PADAPTER Adapter); +void _8051Reset8192F(PADAPTER padapter); +#ifdef CONFIG_WOWLAN + void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + +void rtl8192f_start_thread(_adapter *padapter); +void rtl8192f_stop_thread(_adapter *padapter); + +#if defined(CONFIG_CHECK_BT_HANG) && defined(CONFIG_BT_COEXIST) + void rtl8192fs_init_checkbthang_workqueue(_adapter *adapter); + void rtl8192fs_free_checkbthang_workqueue(_adapter *adapter); + void rtl8192fs_cancle_checkbthang_workqueue(_adapter *adapter); + void rtl8192fs_hal_check_bt_hang(_adapter *adapter); +#endif + +#ifdef CONFIG_GPIO_WAKEUP + void HalSetOutPutGPIO(PADAPTER padapter, u8 index, u8 OutPutValue); +#endif +#ifdef CONFIG_MP_INCLUDED +int FirmwareDownloadBT(PADAPTER Adapter, PRT_MP_FIRMWARE pFirmware); +#endif +void CCX_FwC2HTxRpt_8192f(PADAPTER padapter, u8 *pdata, u8 len); + +u8 MRateToHwRate8192F(u8 rate); +u8 HwRateToMRate8192F(u8 rate); + +#if defined(CONFIG_CHECK_BT_HANG) && defined(CONFIG_BT_COEXIST) + void check_bt_status_work(void *data); +#endif + + +void rtl8192f_cal_txdesc_chksum(struct tx_desc *ptxdesc); + +#ifdef CONFIG_AMPDU_PRETX_CD +void rtl8192f_pretx_cd_config(_adapter *adapter); +#endif + +#ifdef CONFIG_PCI_HCI + BOOLEAN InterruptRecognized8192FE(PADAPTER Adapter); + void UpdateInterruptMask8192FE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); + void InitMAC_TRXBD_8192FE(PADAPTER Adapter); + + u16 get_txbd_rw_reg(u16 ff_hwaddr); +#endif + +#endif diff --git a/include/rtl8192f_led.h b/include/rtl8192f_led.h new file mode 100644 index 0000000..0dbb27c --- /dev/null +++ b/include/rtl8192f_led.h @@ -0,0 +1,59 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192F_LED_H__ +#define __RTL8192F_LED_H__ + +#include +#include +#include + +#ifdef CONFIG_RTW_SW_LED +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI +/** REG_LED_CFG (0x4C) **/ +/* LED0 GPIO Enable, 0: disable, 1: enable*/ +#define LED0_GPIO_ENABLE_8192FU (BIT21) +/* LED0 Disabled for analog signal usage, 0:Enable (output mode), 1: disable (input mode) */ +#define LED0_DISABLE_ANALOGSIGNAL_8192FU (BIT7) +/* LED0 software value, 0: turn off, 1:turn on */ +#define LED0_SW_VALUE_8192FU (BIT3) + +/** REG_GPIO_MUXCFG (0x40) **/ +/* Enable LED[1:0] for RFE CTRL[7:6], 0: BT, 1: Wi-Fi */ +#define ENABLE_LED0_AND_LED1_CTRL_BY_WIFI_8192FU (BIT3) + +/** REG_SW_GPIO_SHARE_CTRL_0 (0x1038) **/ +/* LED Output PIN Location, 0: GPIOA_0, 1:GPIOB_4*/ +#define LED_OUTPUT_PIN_LOCATION_8192FU (BIT16) + +u8 rtl8192fu_CfgLed0Hw(PADAPTER padapter); +void rtl8192fu_InitSwLeds(PADAPTER padapter); +void rtl8192fu_DeInitSwLeds(PADAPTER padapter); +#endif + +#ifdef CONFIG_SDIO_HCI +void rtl8192fs_InitSwLeds(PADAPTER padapter); +void rtl8192fs_DeInitSwLeds(PADAPTER padapter); +#endif + +#ifdef CONFIG_PCI_HCI +void rtl8192fe_InitSwLeds(PADAPTER padapter); +void rtl8192fe_DeInitSwLeds(PADAPTER padapter); +#endif +#endif /*#ifdef CONFIG_RTW_SW_LED*/ + +#endif diff --git a/include/rtl8192f_recv.h b/include/rtl8192f_recv.h new file mode 100644 index 0000000..9fb931a --- /dev/null +++ b/include/rtl8192f_recv.h @@ -0,0 +1,107 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192F_RECV_H__ +#define __RTL8192F_RECV_H__ + +#define RECV_BLK_SZ 512 +#define RECV_BLK_CNT 16 +#define RECV_BLK_TH RECV_BLK_CNT + +#if defined(CONFIG_USB_HCI) + + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + /* #define MAX_RECVBUF_SZ (32768) */ /* 32k */ + /* #define MAX_RECVBUF_SZ (16384) */ /* 16K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + #ifdef CONFIG_PLATFORM_MSTAR + #define MAX_RECVBUF_SZ (8192) /* 8K */ + #else + #define MAX_RECVBUF_SZ (32768) /* 32k */ + #endif + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #else + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #endif + #endif /* !MAX_RECVBUF_SZ */ + +#elif defined(CONFIG_PCI_HCI) + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + + #define MAX_RECVBUF_SZ (RX_DMA_BOUNDARY_8192F + 1) + +#endif + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +#ifdef CONFIG_SDIO_HCI + #ifndef CONFIG_SDIO_RX_COPY + #undef MAX_RECVBUF_SZ + #define MAX_RECVBUF_SZ (RX_DMA_SIZE_8192F - RX_DMA_RESERVED_SIZE_8192F) + #endif /* !CONFIG_SDIO_RX_COPY */ +#endif /* CONFIG_SDIO_HCI */ + +/*-----------------------------------------------------------------*/ +/* RTL8192F RX BUFFER DESC */ +/*-----------------------------------------------------------------*/ +/*DWORD 0*/ +#define SET_RX_BUFFER_DESC_DATA_LENGTH_8192F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_BUFFER_DESC_LS_8192F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 15, 1, __Value) +#define SET_RX_BUFFER_DESC_FS_8192F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 1, __Value) +#define SET_RX_BUFFER_DESC_TOTAL_LENGTH_8192F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 15, __Value) + +#define GET_RX_BUFFER_DESC_OWN_8192F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) +#define GET_RX_BUFFER_DESC_LS_8192F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_BUFFER_DESC_FS_8192F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 1) +#ifdef USING_RX_TAG + #define GET_RX_BUFFER_DESC_RX_TAG_8192F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 13) +#else + #define GET_RX_BUFFER_DESC_TOTAL_LENGTH_8192F(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 15) +#endif + +/*DWORD 1*/ +#define SET_RX_BUFFER_PHYSICAL_LOW_8192F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+4, 0, 32, __Value) + +/*DWORD 2*/ +#ifdef CONFIG_64BIT_DMA + #define SET_RX_BUFFER_PHYSICAL_HIGH_8192F(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+8, 0, 32, __Value) +#else + #define SET_RX_BUFFER_PHYSICAL_HIGH_8192F(__pRxStatusDesc, __Value) +#endif + + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8192fs_init_recv_priv(PADAPTER padapter); + void rtl8192fs_free_recv_priv(PADAPTER padapter); + s32 rtl8192fs_recv_hdl(_adapter *padapter); +#endif + +#ifdef CONFIG_USB_HCI + int rtl8192fu_init_recv_priv(_adapter *padapter); + void rtl8192fu_free_recv_priv(_adapter *padapter); + void rtl8192fu_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8192fe_init_recv_priv(_adapter *padapter); + void rtl8192fe_free_recv_priv(_adapter *padapter); +#endif + +void rtl8192f_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8192F_RECV_H__ */ diff --git a/include/rtl8192f_rf.h b/include/rtl8192f_rf.h new file mode 100644 index 0000000..f9adc7c --- /dev/null +++ b/include/rtl8192f_rf.h @@ -0,0 +1,91 @@ +/****************************************************************************** + * + * Copyright(c) 2012 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192F_RF_H__ +#define __RTL8192F_RF_H__ + +/*default*/ +/*#define CONFIG_8192F_DRV_DIS*/ +/*AP*/ +#define CONFIG_8192F_TYPE3_DRV_DIS +#define CONFIG_8192F_TYPE4_DRV_DIS +/*unused*/ +#define CONFIG_8192F_TYPE18_DRV_DIS +#define CONFIG_8192F_TYPE19_DRV_DIS +#define CONFIG_8192F_TYPE20_DRV_DIS +#define CONFIG_8192F_TYPE21_DRV_DIS +#define CONFIG_8192F_TYPE22_DRV_DIS +#define CONFIG_8192F_TYPE23_DRV_DIS +#define CONFIG_8192F_TYPE24_DRV_DIS +#define CONFIG_8192F_TYPE25_DRV_DIS +#define CONFIG_8192F_TYPE26_DRV_DIS +#define CONFIG_8192F_TYPE27_DRV_DIS +#define CONFIG_8192F_TYPE28_DRV_DIS +#define CONFIG_8192F_TYPE29_DRV_DIS +#define CONFIG_8192F_TYPE30_DRV_DIS +#define CONFIG_8192F_TYPE31_DRV_DIS + + +#ifdef CONFIG_SDIO_HCI /**/ +/*usb*/ +#define CONFIG_8192F_TYPE1_DRV_DIS +#define CONFIG_8192F_TYPE5_DRV_DIS +#define CONFIG_8192F_TYPE10_DRV_DIS +#define CONFIG_8192F_TYPE13_DRV_DIS +#define CONFIG_8192F_TYPE14_DRV_DIS +/*pcie*/ +#define CONFIG_8192F_TYPE0_DRV_DIS +#define CONFIG_8192F_TYPE6_DRV_DIS +#define CONFIG_8192F_TYPE7_DRV_DIS +#define CONFIG_8192F_TYPE8_DRV_DIS +#define CONFIG_8192F_TYPE9_DRV_DIS +#define CONFIG_8192F_TYPE12_DRV_DIS +#define CONFIG_8192F_TYPE15_DRV_DIS +#define CONFIG_8192F_TYPE16_DRV_DIS +#define CONFIG_8192F_TYPE17_DRV_DIS +#endif/*CONFIG_SDIO_HCI*/ + +#ifdef CONFIG_USB_HCI +/*sdio*/ +#define CONFIG_8192F_TYPE2_DRV_DIS +#define CONFIG_8192F_TYPE11_DRV_DIS +/*pcie*/ +#define CONFIG_8192F_TYPE0_DRV_DIS +#define CONFIG_8192F_TYPE6_DRV_DIS +#define CONFIG_8192F_TYPE7_DRV_DIS +#define CONFIG_8192F_TYPE8_DRV_DIS +#define CONFIG_8192F_TYPE9_DRV_DIS +#define CONFIG_8192F_TYPE12_DRV_DIS +#define CONFIG_8192F_TYPE15_DRV_DIS +#define CONFIG_8192F_TYPE16_DRV_DIS +#define CONFIG_8192F_TYPE17_DRV_DIS +#endif/*CONFIG_USB_HCI*/ + +#ifdef CONFIG_PCI_HCI +/*sdio*/ +#define CONFIG_8192F_TYPE2_DRV_DIS +#define CONFIG_8192F_TYPE11_DRV_DIS +/*usb*/ +#define CONFIG_8192F_TYPE1_DRV_DIS +#define CONFIG_8192F_TYPE5_DRV_DIS +#define CONFIG_8192F_TYPE10_DRV_DIS +#define CONFIG_8192F_TYPE13_DRV_DIS +#define CONFIG_8192F_TYPE14_DRV_DIS +#endif/*CONFIG_PCI_HCI*/ + +int PHY_RF6052_Config8192F(PADAPTER pdapter); + +void PHY_RF6052SetBandwidth8192F(PADAPTER Adapter, enum channel_width Bandwidth); + +#endif/* __RTL8192F_RF_H__ */ diff --git a/include/rtl8192f_spec.h b/include/rtl8192f_spec.h new file mode 100644 index 0000000..b34d944 --- /dev/null +++ b/include/rtl8192f_spec.h @@ -0,0 +1,541 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192F_SPEC_H__ +#define __RTL8192F_SPEC_H__ + +#include + + +#define HAL_NAV_UPPER_UNIT_8192F 128 /* micro-second */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_SYS_ISO_CTRL_8192F 0x0000 /* 2 Byte */ +#define REG_SYS_FUNC_EN_8192F 0x0002 /* 2 Byte */ +#define REG_APS_FSMCO_8192F 0x0004 /* 4 Byte */ +#define REG_SYS_CLKR_8192F 0x0008 /* 2 Byte */ +#define REG_9346CR_8192F 0x000A /* 2 Byte */ +#define REG_EE_VPD_8192F 0x000C /* 2 Byte */ +#define REG_AFE_MISC_8192F 0x0010 /* 1 Byte */ +#define REG_SPS0_CTRL_8192F 0x0011 /* 7 Byte */ +#define REG_SPS_OCP_CFG_8192F 0x0018 /* 4 Byte */ +#define REG_RSV_CTRL_8192F 0x001C /* 3 Byte */ +#define REG_RF_CTRL_8192F 0x001F /* 1 Byte */ +#define REG_LPLDO_CTRL_8192F 0x0023 /* 1 Byte */ +#define REG_AFE_XTAL_CTRL_8192F 0x0024 /* 4 Byte */ +#define REG_AFE_PLL_CTRL_8192F 0x0028 /* 4 Byte */ +#define REG_MAC_PLL_CTRL_EXT_8192F 0x002c /* 4 Byte */ +#define REG_EFUSE_CTRL_8192F 0x0030 +#define REG_EFUSE_TEST_8192F 0x0034 +#define REG_PWR_DATA_8192F 0x0038 +#define REG_CAL_TIMER_8192F 0x003C +#define REG_ACLK_MON_8192F 0x003E +#define REG_GPIO_MUXCFG_8192F 0x0040 +#define REG_GPIO_IO_SEL_8192F 0x0042 +#define REG_MAC_PINMUX_CFG_8192F 0x0043 +#define REG_GPIO_PIN_CTRL_8192F 0x0044 +#define REG_GPIO_INTM_8192F 0x0048 +#define REG_LEDCFG0_8192F 0x004C +#define REG_LEDCFG1_8192F 0x004D +#define REG_LEDCFG2_8192F 0x004E +#define REG_LEDCFG3_8192F 0x004F +#define REG_FSIMR_8192F 0x0050 +#define REG_FSISR_8192F 0x0054 +#define REG_HSIMR_8192F 0x0058 +#define REG_HSISR_8192F 0x005c +#define REG_GPIO_EXT_CTRL 0x0060 +#define REG_PAD_CTRL1_8192F 0x0064 +#define REG_MULTI_FUNC_CTRL_8192F 0x0068 +#define REG_GPIO_STATUS_8192F 0x006C +#define REG_SDIO_CTRL_8192F 0x0070 +#define REG_OPT_CTRL_8192F 0x0074 +#define REG_AFE_CTRL_4_8192F 0x0078 +#define REG_MCUFWDL_8192F 0x0080 +#define REG_8051FW_CTRL_8192F 0x0080 +#define REG_HMEBOX_DBG_0_8192F 0x0088 +#define REG_HMEBOX_DBG_1_8192F 0x008A +#define REG_HMEBOX_DBG_2_8192F 0x008C +#define REG_HMEBOX_DBG_3_8192F 0x008E +#define REG_WLLPS_CTRL 0x0090 +#define REG_HIMR0_8192F 0x00B0 +#define REG_HISR0_8192F 0x00B4 +#define REG_HIMR1_8192F 0x00B8 +#define REG_HISR1_8192F 0x00BC +#define REG_PMC_DBG_CTRL2_8192F 0x00CC +#define REG_EFUSE_BURN_GNT_8192F 0x00CF +#define REG_HPON_FSM_8192F 0x00EC +#define REG_SYS_CFG1_8192F 0x00F0 +#define REG_SYS_CFG2_8192F 0x00FC +#define REG_ROM_VERSION 0x00FD + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_CR_8192F 0x0100 +#define REG_PBP_8192F 0x0104 +#define REG_PKT_BUFF_ACCESS_CTRL_8192F 0x0106 +#define REG_TRXDMA_CTRL_8192F 0x010C +#define REG_TRXFF_BNDY_8192F 0x0114 +#define REG_TRXFF_STATUS_8192F 0x0118 +#define REG_RXFF_PTR_8192F 0x011C +#define REG_CPWM_8192F 0x012C +#define REG_FWIMR_8192F 0x0130 +#define REG_FWISR_8192F 0x0134 +#define REG_FTIMR_8192F 0x0138 +#define REG_PKTBUF_DBG_CTRL_8192F 0x0140 +#define REG_RXPKTBUF_CTRL_8192F 0x0142 +#define REG_PKTBUF_DBG_DATA_L_8192F 0x0144 +#define REG_PKTBUF_DBG_DATA_H_8192F 0x0148 + +#define REG_TC0_CTRL_8192F 0x0150 +#define REG_TC1_CTRL_8192F 0x0154 +#define REG_TC2_CTRL_8192F 0x0158 +#define REG_TC3_CTRL_8192F 0x015C +#define REG_TC4_CTRL_8192F 0x0160 +#define REG_TCUNIT_BASE_8192F 0x0164 +#define REG_RSVD3_8192F 0x0168 +#define REG_C2HEVT_CMD_ID_8192F 0x01A0 +#define REG_C2HEVT_CMD_SEQ_88XX 0x01A1 +#define REG_C2hEVT_CMD_CONTENT_88XX 0x01A2 +#define REG_C2HEVT_CMD_LEN_8192F 0x01AE +#define REG_C2HEVT_CLEAR_8192F 0x01AF +#define REG_TXBUF_WKCAM_OFFSET 0x01B1 /* RTL8192F */ +#define REG_MCUTST_1_8192F 0x01C0 +#define REG_WOWLAN_WAKE_REASON 0x01C7 +#define REG_FMETHR_8192F 0x01C8 +#define REG_HMETFR_8192F 0x01CC +#define REG_HMEBOX_0_8192F 0x01D0 +#define REG_HMEBOX_1_8192F 0x01D4 +#define REG_HMEBOX_2_8192F 0x01D8 +#define REG_HMEBOX_3_8192F 0x01DC +#define REG_LLT_INIT_8192F 0x01E0 +#define REG_HMEBOX_EXT0_8192F 0x01F0 +#define REG_HMEBOX_EXT1_8192F 0x01F4 +#define REG_HMEBOX_EXT2_8192F 0x01F8 +#define REG_HMEBOX_EXT3_8192F 0x01FC + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RQPN_8192F 0x0200 +#define REG_FIFOPAGE_8192F 0x0204 +#define REG_DWBCN0_CTRL_8192F REG_TDECTRL +#define REG_TXDMA_OFFSET_CHK_8192F 0x020C +#define REG_TXDMA_STATUS_8192F 0x0210 +#define REG_RQPN_NPQ_8192F 0x0214 +#define REG_DWBCN1_CTRL_8192F 0x0228 +#define REG_RQPN_EXQ1_EXQ2 0x0230 +#define REG_TQPNT3_V1_8192F 0x0234 + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RXDMA_AGG_PG_TH_8192F 0x0280 +#define REG_FW_UPD_RDPTR_8192F 0x0284 /* FW shall update this register before FW write RXPKT_RELEASE_POLL to 1 */ +#define REG_RXDMA_CONTROL_8192F 0x0286 /* Control the RX DMA. */ +#define REG_RXDMA_STATUS_8192F 0x0288 +#define REG_RXDMA_MODE_CTRL_8192F 0x0290 +#define REG_EARLY_MODE_CONTROL_8192F 0x02BC +#define REG_RSVD5_8192F 0x02F0 +#define REG_RSVD6_8192F 0x02F4 + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8192F 0x0300 +#define REG_INT_MIG_8192F 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_TXBD_DESA_8192F 0x0308 /* TX Beacon Descriptor Address */ +#define REG_MGQ_TXBD_DESA_8192F 0x0310 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_TXBD_DESA_8192F 0x0318 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_TXBD_DESA_8192F 0x0320 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_TXBD_DESA_8192F 0x0328 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_TXBD_DESA_8192F 0x0330 /* TX BK Queue Descriptor Address */ +#define REG_RXQ_RXBD_DESA_8192F 0x0338 /* RX Queue Descriptor Address */ +#define REG_HI0Q_TXBD_DESA_8192F 0x0340 +#define REG_HI1Q_TXBD_DESA_8192F 0x0348 +#define REG_HI2Q_TXBD_DESA_8192F 0x0350 +#define REG_HI3Q_TXBD_DESA_8192F 0x0358 +#define REG_HI4Q_TXBD_DESA_8192F 0x0360 +#define REG_HI5Q_TXBD_DESA_8192F 0x0368 +#define REG_HI6Q_TXBD_DESA_8192F 0x0370 +#define REG_HI7Q_TXBD_DESA_8192F 0x0378 +#define REG_MGQ_TXBD_NUM_8192F 0x0380 +#define REG_RX_RXBD_NUM_8192F 0x0382 +#define REG_VOQ_TXBD_NUM_8192F 0x0384 +#define REG_VIQ_TXBD_NUM_8192F 0x0386 +#define REG_BEQ_TXBD_NUM_8192F 0x0388 +#define REG_BKQ_TXBD_NUM_8192F 0x038A +#define REG_HI0Q_TXBD_NUM_8192F 0x038C +#define REG_HI1Q_TXBD_NUM_8192F 0x038E +#define REG_HI2Q_TXBD_NUM_8192F 0x0390 +#define REG_HI3Q_TXBD_NUM_8192F 0x0392 +#define REG_HI4Q_TXBD_NUM_8192F 0x0394 +#define REG_HI5Q_TXBD_NUM_8192F 0x0396 +#define REG_HI6Q_TXBD_NUM_8192F 0x0398 +#define REG_HI7Q_TXBD_NUM_8192F 0x039A +#define REG_TSFTIMER_HCI_8192F 0x039C +#define REG_BD_RW_PTR_CLR_8192F 0x039C + +/* Read Write Point */ +#define REG_VOQ_TXBD_IDX_8192F 0x03A0 +#define REG_VIQ_TXBD_IDX_8192F 0x03A4 +#define REG_BEQ_TXBD_IDX_8192F 0x03A8 +#define REG_BKQ_TXBD_IDX_8192F 0x03AC +#define REG_MGQ_TXBD_IDX_8192F 0x03B0 +#define REG_RXQ_TXBD_IDX_8192F 0x03B4 +#define REG_HI0Q_TXBD_IDX_8192F 0x03B8 +#define REG_HI1Q_TXBD_IDX_8192F 0x03BC +#define REG_HI2Q_TXBD_IDX_8192F 0x03C0 +#define REG_HI3Q_TXBD_IDX_8192F 0x03C4 +#define REG_HI4Q_TXBD_IDX_8192F 0x03C8 +#define REG_HI5Q_TXBD_IDX_8192F 0x03CC +#define REG_HI6Q_TXBD_IDX_8192F 0x03D0 +#define REG_HI7Q_TXBD_IDX_8192F 0x03D4 +#define REG_DBI_WDATA_V1_8192F 0x03E8 +#define REG_DBI_RDATA_V1_8192F 0x03EC +#define REG_DBI_FLAG_V1_8192F 0x03F0 +#define REG_MDIO_V1_8192F 0x03F4 +#define REG_HCI_MIX_CFG_8192F 0x03FC +#define REG_PCIE_HCPWM_8192FE 0x03D8 +#define REG_PCIE_HRPWM_8192FE 0x03DC +#define REG_PCIE_MIX_CFG_8192F 0x03F8 + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#define REG_QUEUELIST_INFO0_8192F 0x0400 +#define REG_QUEUELIST_INFO1_8192F 0x0404 +#define REG_QUEUELIST_INFO2_8192F 0x0414 +#define REG_TXPKT_EMPTY_8192F 0x0418 + +#define REG_FWHW_TXQ_CTRL_8192F 0x0420 +#define REG_HWSEQ_CTRL_8192F 0x0423 +#define REG_TXPKTBUF_BCNQ_BDNY_8192F 0x0424 +#define REG_TXPKTBUF_MGQ_BDNY_8192F 0x0425 +#define REG_LIFECTRL_CTRL_8192F 0x0426 +#define REG_MULTI_BCNQ_OFFSET_8192F 0x0427 +#define REG_SPEC_SIFS_8192F 0x0428 +#define REG_RL_8192F 0x042A +#define REG_TXBF_CTRL_8192F 0x042C +#define REG_DARFRC_8192F 0x0430 +#define REG_RARFRC_8192F 0x0438 +#define REG_RRSR_8192F 0x0440 +#define REG_ARFR0_8192F 0x0444 +#define REG_ARFR1_8192F 0x044C +#define REG_CCK_CHECK_8192F 0x0454 +#define REG_AMPDU_MAX_TIME_8192F 0x0456 +#define REG_TXPKTBUF_BCNQ_BDNY1_8192F 0x0457 + +#define REG_AMPDU_MAX_LENGTH_8192F 0x0458 +#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8192F 0x045D +#define REG_NDPA_OPT_CTRL_8192F 0x045F +#define REG_FAST_EDCA_CTRL_8192F 0x0460 +#define REG_RD_RESP_PKT_TH_8192F 0x0463 +#define REG_DATA_SC_8192F 0x0483 +#define REG_TXRPT_START_OFFSET 0x04AC +#define REG_POWER_STAGE1_8192F 0x04B4 +#define REG_POWER_STAGE2_8192F 0x04B8 +#define REG_AMPDU_BURST_MODE_8192F 0x04BC +#define REG_PKT_VO_VI_LIFE_TIME_8192F 0x04C0 +#define REG_PKT_BE_BK_LIFE_TIME_8192F 0x04C2 +#define REG_STBC_SETTING_8192F 0x04C4 +#define REG_HT_SINGLE_AMPDU_8192F 0x04C7 +#define REG_PROT_MODE_CTRL_8192F 0x04C8 +#define REG_MAX_AGGR_NUM_8192F 0x04CA +#define REG_RTS_MAX_AGGR_NUM_8192F 0x04CB +#define REG_BAR_MODE_CTRL_8192F 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8192F 0x04CF +#define REG_MACID_PKT_DROP0_8192F 0x04D0 +#define REG_MACID_PKT_SLEEP_8192F 0x04D4 +#define REG_PRECNT_CTRL_8192F 0x04E5 +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ +#define REG_EDCA_VO_PARAM_8192F 0x0500 +#define REG_EDCA_VI_PARAM_8192F 0x0504 +#define REG_EDCA_BE_PARAM_8192F 0x0508 +#define REG_EDCA_BK_PARAM_8192F 0x050C +#define REG_BCNTCFG_8192F 0x0510 +#define REG_PIFS_8192F 0x0512 +#define REG_RDG_PIFS_8192F 0x0513 +#define REG_SIFS_CTX_8192F 0x0514 +#define REG_SIFS_TRX_8192F 0x0516 +#define REG_AGGR_BREAK_TIME_8192F 0x051A +#define REG_SLOT_8192F 0x051B +#define REG_TX_PTCL_CTRL_8192F 0x0520 +#define REG_TXPAUSE_8192F 0x0522 +#define REG_DIS_TXREQ_CLR_8192F 0x0523 +#define REG_RD_CTRL_8192F 0x0524 +/* + * Format for offset 540h-542h: + * [3:0]: TBTT prohibit setup in unit of 32us. The time for HW getting beacon content before TBTT. + * [7:4]: Reserved. + * [19:8]: TBTT prohibit hold in unit of 32us. The time for HW holding to send the beacon packet. + * [23:20]: Reserved + * Description: + * | + * |<--Setup--|--Hold------------>| + * --------------|---------------------- + * | + * TBTT + * Note: We cannot update beacon content to HW or send any AC packets during the time between Setup and Hold. + * Described by Designer Tim and Bruce, 2011-01-14. + * */ +#define REG_TBTT_PROHIBIT_8192F 0x0540 +#define REG_RD_NAV_NXT_8192F 0x0544 +#define REG_NAV_PROT_LEN_8192F 0x0546 +#define REG_BCN_CTRL_8192F 0x0550 +#define REG_BCN_CTRL_1_8192F 0x0551 +#define REG_MBID_NUM_8192F 0x0552 +#define REG_DUAL_TSF_RST_8192F 0x0553 +#define REG_BCN_INTERVAL_8192F 0x0554 +#define REG_DRVERLYINT_8192F 0x0558 +#define REG_BCNDMATIM_8192F 0x0559 +#define REG_ATIMWND_8192F 0x055A +#define REG_USTIME_TSF_8192F 0x055C +#define REG_BCN_MAX_ERR_8192F 0x055D +#define REG_RXTSF_OFFSET_CCK_8192F 0x055E +#define REG_RXTSF_OFFSET_OFDM_8192F 0x055F +#define REG_TSFTR_8192F 0x0560 +#define REG_CTWND_8192F 0x0572 +#define REG_SECONDARY_CCA_CTRL_8192F 0x0577 +#define REG_PSTIMER_8192F 0x0580 +#define REG_TIMER0_8192F 0x0584 +#define REG_TIMER1_8192F 0x0588 +#define REG_ACMHWCTRL_8192F 0x05C0 +#define REG_SCH_TXCMD_8192F 0x05F8 + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ +#define REG_MAC_CR_8192F 0x0600 +#define REG_TCR_8192F 0x0604 +#define REG_RCR_8192F 0x0608 +#define REG_RX_PKT_LIMIT_8192F 0x060C +#define REG_RX_DLK_TIME_8192F 0x060D +#define REG_RX_DRVINFO_SZ_8192F 0x060F + +#define REG_MACID_8192F 0x0610 +#define REG_BSSID_8192F 0x0618 +#define REG_MAR_8192F 0x0620 +#define REG_MBIDCAMCFG_8192F 0x0628 + + +#define REG_USTIME_EDCA_8192F 0x0638 +#define REG_MAC_SPEC_SIFS_8192F 0x063A +#define REG_RESP_SIFP_CCK_8192F 0x063C +#define REG_RESP_SIFS_OFDM_8192F 0x063E +#define REG_ACKTO_8192F 0x0640 +#define REG_CTS2TO_8192F 0x0641 +#define REG_EIFS_8192F 0x0642 + +#define REG_NAV_UPPER_8192F 0x0652 /* unit of 128*/ +#define REG_TRXPTCL_CTL_8192F 0x0668 + +/* Security*/ +#define REG_CAMCMD_8192F 0x0670 +#define REG_CAMWRITE_8192F 0x0674 +#define REG_CAMREAD_8192F 0x0678 +#define REG_CAMDBG_8192F 0x067C +#define REG_SECCFG_8192F 0x0680 + +/* Power */ +#define REG_WOW_CTRL_8192F 0x0690 +#define REG_PS_RX_INFO_8192F 0x0692 +#define REG_UAPSD_TID_8192F 0x0693 +#define REG_WKFMCAM_CMD_8192F 0x0698 +#define REG_WKFMCAM_NUM_8192F 0x0698 +#define REG_WKFMCAM_RWD_8192F 0x069C +#define REG_RXFLTMAP0_8192F 0x06A0 +#define REG_RXFLTMAP1_8192F 0x06A2 +#define REG_RXFLTMAP2_8192F 0x06A4 +#define REG_BCN_PSR_RPT_8192F 0x06A8 +#define REG_BT_COEX_TABLE_8192F 0x06C0 +#define REG_BFMER0_INFO_8192F 0x06E4 +#define REG_BFMER1_INFO_8192F 0x06EC +#define REG_CSI_RPT_PARAM_BW20_8192F 0x06F4 +#define REG_CSI_RPT_PARAM_BW40_8192F 0x06F8 +#define REG_CSI_RPT_PARAM_BW80_8192F 0x06FC + +/* Hardware Port 2 */ +#define REG_MACID1_8192F 0x0700 +#define REG_BSSID1_8192F 0x0708 +#define REG_BFMEE_SEL_8192F 0x0714 +#define REG_SND_PTCL_CTRL_8192F 0x0718 + +/* LTR */ +#define REG_LTR_CTRL_BASIC_8192F 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8192F 0x0798 +#define REG_LTR_ACTIVE_LATENCY_V1_8192F 0x079C + +/* GPIO Control */ +#define REG_SW_GPIO_SHARE_CTRL_8192F_0 0x1038 +#define REG_SW_GPIO_SHARE_CTRL_8192F_1 0x103c +#define REG_SW_GPIO_A_OUT_8192F 0x1040 +#define REG_SW_GPIO_A_OEN_8192F 0x1044 + +/* ************************************************************ + * SDIO Bus Specification + * ************************************************************ */ + +/* ----------------------------------------------------- + * SDIO CMD Address Mapping + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * I/O bus domain (Host) + * ----------------------------------------------------- */ +/*SDIO Host Interrupt Mask Register */ +#define SDIO_HIMR_CRCERR_MSK BIT(31) +/* SDIO Host Interrupt Service Routine */ +#define SDIO_HISR_HEISR_IND_INT BIT(28) +#define SDIO_HISR_HSISR2_IND_INT BIT(29) +#define SDIO_HISR_HSISR3_IND_INT BIT(30) +#define SDIO_HISR_SDIO_CRCERR BIT(31) +/* ----------------------------------------------------- + * SDIO register + * ----------------------------------------------------- */ +#define SDIO_REG_HCPWM1_8192F 0x038/* HCI Current Power Mode 1 */ +#define SDIO_REG_FREE_TXPG1_8192F 0x0020 /* Free Tx Buffer Page1*/ +#define SDIO_REG_FREE_TXPG2_8192F 0x0024 /* Free Tx Buffer Page1*/ +#define SDIO_REG_FREE_TXPG3_8192F 0x0028 +#define SDIO_REG_AC_OQT_FREEPG_8192F 0x002A +#define SDIO_REG_NOAC_OQT_FREEPG_8192F 0x002B +/* **************************************************************************** + * 8192F Regsiter Bit and Content definition + * **************************************************************************** */ + +#define BIT_USB_RXDMA_AGG_EN BIT(31) +#define RXDMA_AGG_MODE_EN BIT(1) + +#ifdef CONFIG_WOWLAN + #define RXPKT_RELEASE_POLL BIT(16) + #define RXDMA_IDLE BIT(17) + #define RW_RELEASE_EN BIT(18) +#endif + +#ifdef CONFIG_AMPDU_PRETX_CD +/*#define BIT_ERRORHDL_INT BIT(2)*/ +/*#define BIT_MACTX_ERR_3 BIT(4)*/ +#define BIT_PRE_TX_CMD_8192F BIT(6) +#define BIT_EN_PRECNT_8192F BIT(11) +#endif +/* SDIO Host Interrupt Service Routine */ +#define SDIO_HISR_HEISR_IND_INT BIT(28) +#define SDIO_HISR_HSISR2_IND_INT BIT(29) +#define SDIO_HISR_HSISR3_IND_INT BIT(30) +#define SDIO_HISR_SDIO_CRCERR BIT(31) + +/* PCIE Host Interrupt Mask Register (HIMR) */ +#ifdef CONFIG_PCI_HCI +/* ---------------------------------------------------------------------------- + * * 8192F IMR/ISR bits (offset 0xB0, 8bits) + * * ---------------------------------------------------------------------------- */ + +#define IMR_DISABLED_8192F 0 +/* IMR DW0(0x00B0-00B3) Bit 0-31 */ +#define IMR_TIMER2_8192F BIT(31) /* Timeout interrupt 2 */ +#define IMR_TIMER1_8192F BIT(30) /* Timeout interrupt 1 */ +#define IMR_PSTIMEOUT_8192F BIT(29) /* Power Save Time Out Interrupt */ +#define IMR_GTINT4_8192F BIT(28) /* When GTIMER4 expires, this bit is set to 1 */ +#define IMR_GTINT3_8192F BIT(27) /* When GTIMER3 expires, this bit is set to 1 */ +#define IMR_TXBCN0ERR_8192F BIT(26) /* Transmit Beacon0 Error */ +#define IMR_TXBCN0OK_8192F BIT(25) /* Transmit Beacon0 OK */ +#define IMR_TSF_BIT32_TOGGLE_8192F BIT(24) /* TSF Timer BIT32 toggle indication interrupt */ +#define IMR_BCNDMAINT0_8192F BIT(20) /* Beacon DMA Interrupt 0 */ +#define IMR_BCNDERR0_8192F BIT(16) /* Beacon Queue DMA OK0 */ +#define IMR_HSISR_IND_ON_INT_8192F BIT(15) /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */ +#define IMR_BCNDMAINT_E_8192F BIT(14) /* Beacon DMA Interrupt Extension for Win7 */ +#define IMR_ATIMEND_8192F BIT(12) /* CTWidnow End or ATIM Window End */ +#define IMR_C2HCMD_8192F BIT(10) /* CPU to Host Command INT status, Write 1 clear */ +#define IMR_CPWM2_8192F BIT(9) /* CPU power mode exchange INT status, Write 1 clear */ +#define IMR_CPWM_8192F BIT(8) /* CPU power mode exchange INT status, Write 1 clear */ +#define IMR_HIGHDOK_8192F BIT(7) /* High Queue DMA OK */ +#define IMR_MGNTDOK_8192F BIT(6) /* Management Queue DMA OK */ +#define IMR_BKDOK_8192F BIT(5) /* AC_BK DMA OK */ +#define IMR_BEDOK_8192F BIT(4) /* AC_BE DMA OK */ +#define IMR_VIDOK_8192F BIT(3) /* AC_VI DMA OK */ +#define IMR_VODOK_8192F BIT(2) /* AC_VO DMA OK */ +#define IMR_RDU_8192F BIT(1) /* Rx Descriptor Unavailable */ +#define IMR_ROK_8192F BIT(0) /* Receive DMA OK */ + +/* IMR DW1(0x00B4-00B7) Bit 0-31 */ +#define IMR_MCUERR_8192F BIT(28) +#define IMR_BCNDMAINT7_8192F BIT(27) /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT6_8192F BIT(26) /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5_8192F BIT(25) /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4_8192F BIT(24) /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3_8192F BIT(23) /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2_8192F BIT(22) /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1_8192F BIT(21) /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK7_8192F BIT(20) /* Beacon Queue DMA OK Interrup 7 */ +#define IMR_BCNDOK6_8192F BIT(19) /* Beacon Queue DMA OK Interrup 6 */ +#define IMR_BCNDOK5_8192F BIT(18) /* Beacon Queue DMA OK Interrup 5 */ +#define IMR_BCNDOK4_8192F BIT(17) /* Beacon Queue DMA OK Interrup 4 */ +#define IMR_BCNDOK3_8192F BIT(16) /* Beacon Queue DMA OK Interrup 3 */ +#define IMR_BCNDOK2_8192F BIT(15) /* Beacon Queue DMA OK Interrup 2 */ +#define IMR_BCNDOK1_8192F BIT(14) /* Beacon Queue DMA OK Interrup 1 */ +#define IMR_ATIMEND_E_8192F BIT(13) /* ATIM Window End Extension for Win7 */ +#define IMR_TXERR_8192F BIT(11) /* Tx Error Flag Interrupt status, write 1 clear. */ +#define IMR_RXERR_8192F BIT(10) /* Rx Error Flag INT status, Write 1 clear */ +#define IMR_TXFOVW_8192F BIT(9) /* Transmit FIFO Overflow */ +#define IMR_RXFOVW_8192F BIT(8) /* Receive FIFO Overflow */ + +/* #define IMR_RX_MASK (IMR_ROK_8192F|IMR_RDU_8192F|IMR_RXFOVW_8192F) */ +#define IMR_TX_MASK (IMR_VODOK_8192F | IMR_VIDOK_8192F | IMR_BEDOK_8192F | IMR_BKDOK_8192F | IMR_MGNTDOK_8192F | IMR_HIGHDOK_8192F) +#define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_8192F | IMR_TXBCN0OK_8192F | IMR_TXBCN0ERR_8192F | IMR_BCNDERR0_8192F) +#define RT_AC_INT_MASKS (IMR_VIDOK_8192F | IMR_VODOK_8192F | IMR_BEDOK_8192F | IMR_BKDOK_8192F) +#endif /* CONFIG_PCI_HCI */ + +/* 2 HSISR + * interrupt mask which needs to clear */ +#define MASK_HSISR_CLEAR (HSISR_GPIO12_0_INT |\ + HSISR_SPS_OCP_INT |\ + HSISR_RON_INT |\ + HSISR_PDNINT |\ + HSISR_GPIO9_INT) + +#define _TXDMA_HIQ_MAP_8192F(x) (((x) & 0x7) << 19) +#define _TXDMA_MGQ_MAP_8192F(x) (((x) & 0x7) << 16) +#define _TXDMA_BKQ_MAP_8192F(x) (((x) & 0x7) << 13) +#define _TXDMA_BEQ_MAP_8192F(x) (((x) & 0x7) << 10) +#define _TXDMA_VIQ_MAP_8192F(x) (((x) & 0x7) << 7) +#define _TXDMA_VOQ_MAP_8192F(x) (((x) & 0x7) << 4) + +/*mac queue info*/ +#define QUEUE_TOTAL_NUM 20/*reg414h : 0~f ac queue 0x10~0x13MGQ HIQ BCNQ CMDQ*/ +#define QUEUE_ACQ_NUM 16 +#define QUEUE_INDEX_MGQ 0x10 +#define QUEUE_INDEX_HIQ 0x11 +#define QUEUE_INDEX_BCNQ 0x12 +#define QUEUE_INDEX_CMDQ 0x13 +#endif /* __RTL8192F_SPEC_H__ */ diff --git a/include/rtl8192f_sreset.h b/include/rtl8192f_sreset.h new file mode 100644 index 0000000..cf881c4 --- /dev/null +++ b/include/rtl8192f_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8192F_SRESET_H_ +#define _RTL8192F_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT + extern void rtl8192f_sreset_xmit_status_check(_adapter *padapter); + extern void rtl8192f_sreset_linked_status_check(_adapter *padapter); +#endif /* DBG_CONFIG_ERROR_DETECT */ +#endif /* _RTL8192F_SRESET_H_ */ \ No newline at end of file diff --git a/include/rtl8192f_xmit.h b/include/rtl8192f_xmit.h new file mode 100644 index 0000000..1763f57 --- /dev/null +++ b/include/rtl8192f_xmit.h @@ -0,0 +1,538 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8192F_XMIT_H__ +#define __RTL8192F_XMIT_H__ + + +#define MAX_TID (15) + + +#ifndef __INC_HAL8192FDESC_H +#define __INC_HAL8192FDESC_H + +#define RX_STATUS_DESC_SIZE_8192F 24 +#define RX_DRV_INFO_SIZE_UNIT_8192F 8 + + +/* DWORD 0 */ +#define SET_RX_STATUS_DESC_PKT_LEN_8192F(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_STATUS_DESC_EOR_8192F(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) +#define SET_RX_STATUS_DESC_OWN_8192F(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + +#define GET_RX_STATUS_DESC_PKT_LEN_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) +#define GET_RX_STATUS_DESC_CRC32_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) +#define GET_RX_STATUS_DESC_ICV_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_STATUS_DESC_DRVINFO_SIZE_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) +#define GET_RX_STATUS_DESC_SECURITY_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) +#define GET_RX_STATUS_DESC_QOS_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) +#define GET_RX_STATUS_DESC_SHIFT_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) +#define GET_RX_STATUS_DESC_PHY_STATUS_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) +#define GET_RX_STATUS_DESC_SWDEC_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) +#define GET_RX_STATUS_DESC_EOR_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) +#define GET_RX_STATUS_DESC_OWN_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) + +/* DWORD 1 */ +#define GET_RX_STATUS_DESC_MACID_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7) +#define GET_RX_STATUS_DESC_TID_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4) +#define GET_RX_STATUS_DESC_AMSDU_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1) +#define GET_RX_STATUS_DESC_RXID_MATCH_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1) +#define GET_RX_STATUS_DESC_PAGGR_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 15, 1) +#define GET_RX_STATUS_DESC_A1_FIT_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 16, 4) +#define GET_RX_STATUS_DESC_CHKERR_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 20, 1) +#define GET_RX_STATUS_DESC_IPVER_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 21, 1) +#define GET_RX_STATUS_DESC_IS_TCPUDP__8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 22, 1) +#define GET_RX_STATUS_DESC_CHK_VLD_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 23, 1) +#define GET_RX_STATUS_DESC_PAM_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 24, 1) +#define GET_RX_STATUS_DESC_PWR_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 25, 1) +#define GET_RX_STATUS_DESC_MORE_DATA_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 26, 1) +#define GET_RX_STATUS_DESC_MORE_FRAG_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 27, 1) +#define GET_RX_STATUS_DESC_TYPE_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 28, 2) +#define GET_RX_STATUS_DESC_MC_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 30, 1) +#define GET_RX_STATUS_DESC_BC_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 31, 1) + +/* DWORD 2 */ +#define GET_RX_STATUS_DESC_SEQ_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) +#define GET_RX_STATUS_DESC_FRAG_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) +#define GET_RX_STATUS_DESC_RX_IS_QOS_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) +#define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) +#define GET_RX_STATUS_DESC_RPT_SEL_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) +#define GET_RX_STATUS_DESC_FCS_OK_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 31, 1) + +/* DWORD 3 */ +#define GET_RX_STATUS_DESC_RX_RATE_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) +#define GET_RX_STATUS_DESC_HTC_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) +#define GET_RX_STATUS_DESC_EOSP_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) +#define GET_RX_STATUS_DESC_BSSID_FIT_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) +#ifdef CONFIG_USB_RX_AGGREGATION +#define GET_RX_STATUS_DESC_USB_AGG_PKTNUM_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8) +#endif +#define GET_RX_STATUS_DESC_PATTERN_MATCH_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1) +#define GET_RX_STATUS_DESC_UNICAST_MATCH_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1) +#define GET_RX_STATUS_DESC_MAGIC_MATCH_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1) + +/* DWORD 6 */ +#define GET_RX_STATUS_DESC_MATCH_ID_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+16, 0, 7) + +/* DWORD 5 */ +#define GET_RX_STATUS_DESC_TSFL_8192F(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + +#define GET_RX_STATUS_DESC_BUFF_ADDR64_8192F(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32) + + + +/* Dword 0, rsvd: bit26, bit28 */ +#define GET_TX_DESC_OWN_8192F(__pTxDesc)\ + LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) + +#define SET_TX_DESC_PKT_SIZE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) +#define SET_TX_DESC_OFFSET_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) +#define SET_TX_DESC_BMC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) +#define SET_TX_DESC_HTC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) +#define SET_TX_DESC_AMSDU_PAD_EN_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) +#define SET_TX_DESC_NO_ACM_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) +#define SET_TX_DESC_GF_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) + +/* Dword 1 */ +#define SET_TX_DESC_MACID_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) +#define SET_TX_DESC_QUEUE_SEL_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) +#define SET_TX_DESC_RDG_NAV_EXT_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) +#define SET_TX_DESC_LSIG_TXOP_EN_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) +#define SET_TX_DESC_PIFS_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) +#define SET_TX_DESC_RATE_ID_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) +#define SET_TX_DESC_EN_DESC_ID_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) +#define SET_TX_DESC_SEC_TYPE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) +#define SET_TX_DESC_PKT_OFFSET_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) +#define SET_TX_DESC_MORE_DATA_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 29, 1, __Value) + +/* Dword 2 ADD HW_DIG*/ +#define SET_TX_DESC_PAID_92F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 9, __Value) +#define SET_TX_DESC_CCA_RTS_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) +#define SET_TX_DESC_AGG_ENABLE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) +#define SET_TX_DESC_RDG_ENABLE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) +#define SET_TX_DESC_NULL0_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 14, 1, __Value) +#define SET_TX_DESC_NULL1_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 15, 1, __Value) +#define SET_TX_DESC_BK_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) +#define SET_TX_DESC_MORE_FRAG_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) +#define SET_TX_DESC_RAW_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) +#define SET_TX_DESC_CCX_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) +#define SET_TX_DESC_AMPDU_DENSITY_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) +#define SET_TX_DESC_BT_INT_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) +#define SET_TX_DESC_HW_DIG_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 7, __Value) + +/* Dword 3 */ +#define SET_TX_DESC_HWSEQ_SEL_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) +#define SET_TX_DESC_USE_RATE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) +#define SET_TX_DESC_DISABLE_RTS_FB_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) +#define SET_TX_DESC_DISABLE_FB_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) +#define SET_TX_DESC_CTS2SELF_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) +#define SET_TX_DESC_RTS_ENABLE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) +#define SET_TX_DESC_HW_RTS_ENABLE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) +#define SET_TX_DESC_CHK_EN_92F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 14, 1, __Value) +#define SET_TX_DESC_NAV_USE_HDR_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value) +#define SET_TX_DESC_USE_MAX_LEN_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) +#define SET_TX_DESC_MAX_AGG_NUM_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) +#define SET_TX_DESC_NDPA_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value) +#define SET_TX_DESC_AMPDU_MAX_TIME_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + +/* Dword 4 */ +#define SET_TX_DESC_TX_RATE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) +#define SET_TX_DESC_TX_TRY_RATE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 7, 1, __Value) +#define SET_TX_DESC_DATA_RATE_FB_LIMIT_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) +#define SET_TX_DESC_RTS_RATE_FB_LIMIT_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) +#define SET_TX_DESC_RETRY_LIMIT_ENABLE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) +#define SET_TX_DESC_DATA_RETRY_LIMIT_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) +#define SET_TX_DESC_RTS_RATE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) +#define SET_TX_DESC_PCTS_EN_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 29, 1, __Value) +#define SET_TX_DESC_PCTS_MASK_IDX_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 30, 2, __Value) + +/* Dword 5 */ +#define SET_TX_DESC_DATA_SC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) +#define SET_TX_DESC_DATA_SHORT_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) +#define SET_TX_DESC_DATA_BW_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) +#define SET_TX_DESC_DATA_LDPC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value) +#define SET_TX_DESC_DATA_STBC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) +#define SET_TX_DESC_RTS_STBC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) +#define SET_TX_DESC_RTS_SHORT_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) +#define SET_TX_DESC_RTS_SC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) +#define SET_TX_DESC_PORT_ID_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 21, 1, __Value) +#define SET_TX_DESC_DROP_ID_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 22, 2, __Value) +#define SET_TX_DESC_PATH_A_EN_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 24, 1, __Value) +#define SET_TX_DESC_PATH_B_EN_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 25, 1, __Value) +#define SET_TX_DESC_TXPWR_OF_SET_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 28, 3, __Value) + +/* Dword 6 */ +#define SET_TX_DESC_SW_DEFINE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) +#define SET_TX_DESC_MBSSID_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) +#define SET_TX_DESC_RF_SEL_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) + +/* Dword 7 */ +#ifdef CONFIG_PCI_HCI +#define SET_TX_DESC_TX_BUFFER_SIZE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif + +#ifdef CONFIG_USB_HCI +#define SET_TX_DESC_TX_DESC_CHECKSUM_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif + +#ifdef CONFIG_SDIO_HCI +#define SET_TX_DESC_TX_TIMESTAMP_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 6, 18, __Value) +#endif + +#define SET_TX_DESC_USB_TXAGG_NUM_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) + +/* Dword 8 */ +#define SET_TX_DESC_RTS_RC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 0, 6, __Value) +#define SET_TX_DESC_BAR_RC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 6, 2, __Value) +#define SET_TX_DESC_DATA_RC_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 8, 6, __Value) +#define SET_TX_DESC_HWSEQ_EN_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) +#define SET_TX_DESC_NEXTHEADPAGE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 16, 8, __Value) +#define SET_TX_DESC_TAILPAGE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 24, 8, __Value) + +/* Dword 9 */ +#define SET_TX_DESC_PADDING_LEN_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 0, 11, __Value) +#define SET_TX_DESC_SEQ_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) +#define SET_TX_DESC_FINAL_DATA_RATE_8192F(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 24, 8, __Value) + + +#define SET_EARLYMODE_PKTNUM_8192F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) +#define SET_EARLYMODE_LEN0_8192F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) +#define SET_EARLYMODE_LEN1_1_8192F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) +#define SET_EARLYMODE_LEN1_2_8192F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) +#define SET_EARLYMODE_LEN2_8192F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) +#define SET_EARLYMODE_LEN3_8192F(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + + +/*-----------------------------------------------------------------*/ +/* RTL8192F TX BUFFER DESC */ +/*-----------------------------------------------------------------*/ +#ifdef CONFIG_64BIT_DMA + #define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16), 0, 16, __Valeu) + #define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16), 31, 1, __Valeu) + #define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16)+4, 0, 32, __Valeu) + #define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16)+8, 0, 32, __Valeu) +#else + #define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8), 0, 16, __Valeu) + #define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8), 31, 1, __Valeu) + #define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8)+4, 0, 32, __Valeu) + #define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) /* 64 BIT mode only */ +#endif +/* ********************************************************* */ + +/* 64 bits -- 32 bits */ +/* ======= ======= */ +/* Dword 0 0 */ +#define SET_TX_BUFF_DESC_LEN_0_8192F(__pTxDesc, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 14, __Valeu) +#define SET_TX_BUFF_DESC_PSB_8192F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 15, __Value) +#define SET_TX_BUFF_DESC_OWN_8192F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) + +/* Dword 1 1 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_0_8192F(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 32, __Value) +#define GET_TX_BUFF_DESC_ADDR_LOW_0_8192F(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+4, 0, 32) +/* Dword 2 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_0_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 0, __Value) +#ifdef CONFIG_64BIT_DMA + #define GET_TX_BUFF_DESC_ADDR_HIGH_0_8192F(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+8, 0, 32) +#else + #define GET_TX_BUFF_DESC_ADDR_HIGH_0_8192F(__pTxDesc) 0 +#endif +/* Dword 3 NA */ +/* RESERVED 0 */ +/* Dword 4 2 */ +#define SET_TX_BUFF_DESC_LEN_1_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 1, __Value) +#define SET_TX_BUFF_DESC_AMSDU_1_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 5 3 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_1_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 6 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_1_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 7 NA */ +/*RESERVED 0 */ +/* Dword 8 4 */ +#define SET_TX_BUFF_DESC_LEN_2_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 2, __Value) +#define SET_TX_BUFF_DESC_AMSDU_2_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 9 5 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_2_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 10 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_2_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 11 NA */ +/*RESERVED 0 */ +/* Dword 12 6 */ +#define SET_TX_BUFF_DESC_LEN_3_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 3, __Value) +#define SET_TX_BUFF_DESC_AMSDU_3_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 13 7 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_3_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 14 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_3_8192F(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 15 NA */ +/*RESERVED 0 */ + + +#endif +/* ----------------------------------------------------------- + * + * Rate + * + * ----------------------------------------------------------- + * CCK Rates, TxHT = 0 */ +#define DESC8192F_RATE1M 0x00 +#define DESC8192F_RATE2M 0x01 +#define DESC8192F_RATE5_5M 0x02 +#define DESC8192F_RATE11M 0x03 + +/* OFDM Rates, TxHT = 0 */ +#define DESC8192F_RATE6M 0x04 +#define DESC8192F_RATE9M 0x05 +#define DESC8192F_RATE12M 0x06 +#define DESC8192F_RATE18M 0x07 +#define DESC8192F_RATE24M 0x08 +#define DESC8192F_RATE36M 0x09 +#define DESC8192F_RATE48M 0x0a +#define DESC8192F_RATE54M 0x0b + +/* MCS Rates, TxHT = 1 */ +#define DESC8192F_RATEMCS0 0x0c +#define DESC8192F_RATEMCS1 0x0d +#define DESC8192F_RATEMCS2 0x0e +#define DESC8192F_RATEMCS3 0x0f +#define DESC8192F_RATEMCS4 0x10 +#define DESC8192F_RATEMCS5 0x11 +#define DESC8192F_RATEMCS6 0x12 +#define DESC8192F_RATEMCS7 0x13 +#define DESC8192F_RATEMCS8 0x14 +#define DESC8192F_RATEMCS9 0x15 +#define DESC8192F_RATEMCS10 0x16 +#define DESC8192F_RATEMCS11 0x17 +#define DESC8192F_RATEMCS12 0x18 +#define DESC8192F_RATEMCS13 0x19 +#define DESC8192F_RATEMCS14 0x1a +#define DESC8192F_RATEMCS15 0x1b +#define DESC8192F_RATEVHTSS1MCS0 0x2c +#define DESC8192F_RATEVHTSS1MCS1 0x2d +#define DESC8192F_RATEVHTSS1MCS2 0x2e +#define DESC8192F_RATEVHTSS1MCS3 0x2f +#define DESC8192F_RATEVHTSS1MCS4 0x30 +#define DESC8192F_RATEVHTSS1MCS5 0x31 +#define DESC8192F_RATEVHTSS1MCS6 0x32 +#define DESC8192F_RATEVHTSS1MCS7 0x33 +#define DESC8192F_RATEVHTSS1MCS8 0x34 +#define DESC8192F_RATEVHTSS1MCS9 0x35 +#define DESC8192F_RATEVHTSS2MCS0 0x36 +#define DESC8192F_RATEVHTSS2MCS1 0x37 +#define DESC8192F_RATEVHTSS2MCS2 0x38 +#define DESC8192F_RATEVHTSS2MCS3 0x39 +#define DESC8192F_RATEVHTSS2MCS4 0x3a +#define DESC8192F_RATEVHTSS2MCS5 0x3b +#define DESC8192F_RATEVHTSS2MCS6 0x3c +#define DESC8192F_RATEVHTSS2MCS7 0x3d +#define DESC8192F_RATEVHTSS2MCS8 0x3e +#define DESC8192F_RATEVHTSS2MCS9 0x3f + + +#define RX_HAL_IS_CCK_RATE_8192F(pDesc)\ + (GET_RX_STATUS_DESC_RX_RATE_8192F(pDesc) == DESC8192F_RATE1M || \ + GET_RX_STATUS_DESC_RX_RATE_8192F(pDesc) == DESC8192F_RATE2M || \ + GET_RX_STATUS_DESC_RX_RATE_8192F(pDesc) == DESC8192F_RATE5_5M || \ + GET_RX_STATUS_DESC_RX_RATE_8192F(pDesc) == DESC8192F_RATE11M) + +#ifdef CONFIG_TRX_BD_ARCH + struct tx_desc; +#endif + +void rtl8192f_cal_txdesc_chksum(struct tx_desc *ptxdesc); +void rtl8192f_update_txdesc(struct xmit_frame *pxmitframe, u8 *pmem); +void rtl8192f_fill_txdesc_sectype(struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8192f_fill_txdesc_vcs(PADAPTER padapter, struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8192f_fill_txdesc_phy(PADAPTER padapter, struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8192f_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); + +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8192fs_init_xmit_priv(PADAPTER padapter); + void rtl8192fs_free_xmit_priv(PADAPTER padapter); + s32 rtl8192fs_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8192fs_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8192fs_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8192fs_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8192fs_xmit_buf_handler(PADAPTER padapter); + thread_return rtl8192fs_xmit_thread(thread_context context); + #define hal_xmit_handler rtl8192fs_xmit_buf_handler +#endif + +#ifdef CONFIG_USB_HCI + s32 rtl8192fu_init_xmit_priv(PADAPTER padapter); + void rtl8192fu_free_xmit_priv(PADAPTER padapter); + s32 rtl8192fu_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8192fu_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8192fu_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8192fu_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8192fu_xmit_buf_handler(PADAPTER padapter); + #define hal_xmit_handler rtl8192fu_xmit_buf_handler + void rtl8192fu_xmit_tasklet(void *priv); + s32 rtl8192fu_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); + void _dbg_dump_tx_info(_adapter *padapter,int frame_tag,struct tx_desc *ptxdesc); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8192fe_init_xmit_priv(PADAPTER padapter); + void rtl8192fe_free_xmit_priv(PADAPTER padapter); + struct xmit_buf *rtl8192fe_dequeue_xmitbuf(struct rtw_tx_ring *ring); + void rtl8192fe_xmitframe_resume(_adapter *padapter); + s32 rtl8192fe_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8192fe_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8192fe_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8192fe_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8192fe_xmit_tasklet(void *priv); +#endif + +u8 BWMapping_8192F(PADAPTER Adapter, struct pkt_attrib *pattrib); +u8 SCMapping_8192F(PADAPTER Adapter, struct pkt_attrib *pattrib); + +#endif diff --git a/include/rtl8703b_cmd.h b/include/rtl8703b_cmd.h new file mode 100644 index 0000000..522a3bc --- /dev/null +++ b/include/rtl8703b_cmd.h @@ -0,0 +1,199 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8703B_CMD_H__ +#define __RTL8703B_CMD_H__ + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD DEFINITION ------------------------------------------------ + * --------------------------------------------------------------------------------------------------------- */ + +enum h2c_cmd_8703B { + /* Common Class: 000 */ + H2C_8703B_RSVD_PAGE = 0x00, + H2C_8703B_MEDIA_STATUS_RPT = 0x01, + H2C_8703B_SCAN_ENABLE = 0x02, + H2C_8703B_KEEP_ALIVE = 0x03, + H2C_8703B_DISCON_DECISION = 0x04, + H2C_8703B_PSD_OFFLOAD = 0x05, + H2C_8703B_AP_OFFLOAD = 0x08, + H2C_8703B_BCN_RSVDPAGE = 0x09, + H2C_8703B_PROBERSP_RSVDPAGE = 0x0A, + H2C_8703B_FCS_RSVDPAGE = 0x10, + H2C_8703B_FCS_INFO = 0x11, + H2C_8703B_AP_WOW_GPIO_CTRL = 0x13, + + /* PoweSave Class: 001 */ + H2C_8703B_SET_PWR_MODE = 0x20, + H2C_8703B_PS_TUNING_PARA = 0x21, + H2C_8703B_PS_TUNING_PARA2 = 0x22, + H2C_8703B_P2P_LPS_PARAM = 0x23, + H2C_8703B_P2P_PS_OFFLOAD = 0x24, + H2C_8703B_PS_SCAN_ENABLE = 0x25, + H2C_8703B_SAP_PS_ = 0x26, + H2C_8703B_INACTIVE_PS_ = 0x27, /* Inactive_PS */ + H2C_8703B_FWLPS_IN_IPS_ = 0x28, + + /* Dynamic Mechanism Class: 010 */ + H2C_8703B_MACID_CFG = 0x40, + H2C_8703B_TXBF = 0x41, + H2C_8703B_RSSI_SETTING = 0x42, + H2C_8703B_AP_REQ_TXRPT = 0x43, + H2C_8703B_INIT_RATE_COLLECT = 0x44, + H2C_8703B_RA_PARA_ADJUST = 0x46, + + /* BT Class: 011 */ + H2C_8703B_B_TYPE_TDMA = 0x60, + H2C_8703B_BT_INFO = 0x61, + H2C_8703B_FORCE_BT_TXPWR = 0x62, + H2C_8703B_BT_IGNORE_WLANACT = 0x63, + H2C_8703B_DAC_SWING_VALUE = 0x64, + H2C_8703B_ANT_SEL_RSV = 0x65, + H2C_8703B_WL_OPMODE = 0x66, + H2C_8703B_BT_MP_OPER = 0x67, + H2C_8703B_BT_CONTROL = 0x68, + H2C_8703B_BT_WIFI_CTRL = 0x69, + H2C_8703B_BT_FW_PATCH = 0x6A, + H2C_8703B_BT_WLAN_CALIBRATION = 0x6D, + + /* WOWLAN Class: 100 */ + H2C_8703B_WOWLAN = 0x80, + H2C_8703B_REMOTE_WAKE_CTRL = 0x81, + H2C_8703B_AOAC_GLOBAL_INFO = 0x82, + H2C_8703B_AOAC_RSVD_PAGE = 0x83, + H2C_8703B_AOAC_RSVD_PAGE2 = 0x84, + H2C_8703B_D0_SCAN_OFFLOAD_CTRL = 0x85, + H2C_8703B_D0_SCAN_OFFLOAD_INFO = 0x86, + H2C_8703B_CHNL_SWITCH_OFFLOAD = 0x87, + H2C_8703B_P2P_OFFLOAD_RSVD_PAGE = 0x8A, + H2C_8703B_P2P_OFFLOAD = 0x8B, + + H2C_8703B_RESET_TSF = 0xC0, + H2C_8703B_MAXID, +}; + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD CONTENT -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- + * _RSVDPAGE_LOC_CMD_0x00 */ +#define SET_8703B_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8703B_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8703B_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8703B_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8703B_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* _KEEP_ALIVE_CMD_0x03 */ +#define SET_8703B_H2CCMD_KEEPALIVE_PARM_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8703B_H2CCMD_KEEPALIVE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8703B_H2CCMD_KEEPALIVE_PARM_PKT_TYPE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_8703B_H2CCMD_KEEPALIVE_PARM_CHECK_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _DISCONNECT_DECISION_CMD_0x04 */ +#define SET_8703B_H2CCMD_DISCONDECISION_PARM_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8703B_H2CCMD_DISCONDECISION_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8703B_H2CCMD_DISCONDECISION_PARM_CHECK_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8703B_H2CCMD_DISCONDECISION_PARM_TRY_PKT_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) + +/* _PWR_MOD_CMD_0x20 */ +#define SET_8703B_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8703B_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8703B_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8703B_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8703B_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8703B_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8703B_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_8703B_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + +/* _PS_TUNE_PARAM_CMD_0x21 */ +#define SET_8703B_H2CCMD_PSTUNE_PARM_BCN_TO_LIMIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8703B_H2CCMD_PSTUNE_PARM_DTIM_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8703B_H2CCMD_PSTUNE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 1, __Value) +#define SET_8703B_H2CCMD_PSTUNE_PARM_PS_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 1, 7, __Value) +#define SET_8703B_H2CCMD_PSTUNE_PARM_DTIM_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _MACID_CFG_CMD_0x40 */ +#define SET_8703B_H2CCMD_MACID_CFG_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_RAID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 5, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_SGI_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 7, 1, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 2, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_NO_UPDATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 3, 1, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_VHT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 4, 2, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_DISPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 6, 1, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_DISRA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 7, 1, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_RATE_MASK0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_RATE_MASK1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_RATE_MASK2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+5, 0, 8, __Value) +#define SET_8703B_H2CCMD_MACID_CFG_RATE_MASK3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+6, 0, 8, __Value) + +/* _RSSI_SETTING_CMD_0x42 */ +#define SET_8703B_H2CCMD_RSSI_SETTING_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8703B_H2CCMD_RSSI_SETTING_RSSI(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 7, __Value) +#define SET_8703B_H2CCMD_RSSI_SETTING_ULDL_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _AP_REQ_TXRPT_CMD_0x43 */ +#define SET_8703B_H2CCMD_APREQRPT_PARM_MACID1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8703B_H2CCMD_APREQRPT_PARM_MACID2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _FORCE_BT_TXPWR_CMD_0x62 */ +#define SET_8703B_H2CCMD_BT_PWR_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) + +/* _FORCE_BT_MP_OPER_CMD_0x67 */ +#define SET_8703B_H2CCMD_BT_MPOPER_VER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_8703B_H2CCMD_BT_MPOPER_REQNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_8703B_H2CCMD_BT_MPOPER_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8703B_H2CCMD_BT_MPOPER_PARAM1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +#define SET_8703B_H2CCMD_BT_MPOPER_PARAM2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8703B_H2CCMD_BT_MPOPER_PARAM3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) + +/* _BT_FW_PATCH_0x6A */ +#define SET_8703B_H2CCMD_BT_FW_PATCH_SIZE(__pH2CCmd, __Value) SET_BITS_TO_LE_2BYTE((u8 *)(__pH2CCmd), 0, 16, __Value) +#define SET_8703B_H2CCMD_BT_FW_PATCH_ADDR0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8703B_H2CCMD_BT_FW_PATCH_ADDR1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8703B_H2CCMD_BT_FW_PATCH_ADDR2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#define SET_8703B_H2CCMD_BT_FW_PATCH_ADDR3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) + +/* --------------------------------------------------------------------------------------------------------- + * ------------------------------------------- Structure -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- Function Statement -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + +/* host message to firmware cmd */ +void rtl8703b_set_FwPwrMode_cmd(PADAPTER padapter, u8 Mode); +void rtl8703b_set_FwJoinBssRpt_cmd(PADAPTER padapter, u8 mstatus); +void rtl8703b_fw_try_ap_cmd(PADAPTER padapter, u32 need_ack); +/* s32 rtl8703b_set_lowpwr_lps_cmd(PADAPTER padapter, u8 enable); */ +void rtl8703b_set_FwPsTuneParam_cmd(PADAPTER padapter); +void rtl8703b_set_FwBtMpOper_cmd(PADAPTER padapter, u8 idx, u8 ver, u8 reqnum, u8 *param); +void rtl8703b_download_rsvd_page(PADAPTER padapter, u8 mstatus); +#ifdef CONFIG_BT_COEXIST + void rtl8703b_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P + void rtl8703b_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_P2P_WOWLAN + void rtl8703b_set_p2p_wowlan_offload_cmd(PADAPTER padapter); +#endif + +void rtl8703b_set_FwPwrModeInIPS_cmd(PADAPTER padapter, u8 cmd_param); + +s32 FillH2CCmd8703B(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +u8 GetTxBufferRsvdPageNum8703B(_adapter *padapter, bool wowlan); +#endif diff --git a/include/rtl8703b_dm.h b/include/rtl8703b_dm.h new file mode 100644 index 0000000..912c7da --- /dev/null +++ b/include/rtl8703b_dm.h @@ -0,0 +1,39 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8703B_DM_H__ +#define __RTL8703B_DM_H__ +/* ************************************************************ + * Description: + * + * This file is for 8703B dynamic mechanism only + * + * + * ************************************************************ */ + +/* ************************************************************ + * structure and define + * ************************************************************ */ + +/* ************************************************************ + * function prototype + * ************************************************************ */ + +void rtl8703b_init_dm_priv(PADAPTER padapter); +void rtl8703b_deinit_dm_priv(PADAPTER padapter); + +void rtl8703b_InitHalDm(PADAPTER padapter); +void rtl8703b_HalDmWatchDog(PADAPTER padapter); + +#endif diff --git a/include/rtl8703b_hal.h b/include/rtl8703b_hal.h new file mode 100644 index 0000000..4a83abf --- /dev/null +++ b/include/rtl8703b_hal.h @@ -0,0 +1,266 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8703B_HAL_H__ +#define __RTL8703B_HAL_H__ + +#include "hal_data.h" + +#include "rtl8703b_spec.h" +#include "rtl8703b_rf.h" +#include "rtl8703b_dm.h" +#include "rtl8703b_recv.h" +#include "rtl8703b_xmit.h" +#include "rtl8703b_cmd.h" +#include "rtl8703b_led.h" +#include "Hal8703BPwrSeq.h" +#include "Hal8703BPhyReg.h" +#include "Hal8703BPhyCfg.h" +#ifdef DBG_CONFIG_ERROR_DETECT + #include "rtl8703b_sreset.h" +#endif + +#define FW_8703B_SIZE 0x8000 +#define FW_8703B_START_ADDRESS 0x1000 +#define FW_8703B_END_ADDRESS 0x1FFF /* 0x5FFF */ + +#define IS_FW_HEADER_EXIST_8703B(_pFwHdr) ((le16_to_cpu(_pFwHdr->Signature) & 0xFFF0) == 0x03B0) + +typedef struct _RT_FIRMWARE { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_8703B_SIZE]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8703B, *PRT_FIRMWARE_8703B; + +/* + * This structure must be cared byte-ordering + * + * Added by tynli. 2009.12.04. */ +typedef struct _RT_8703B_FIRMWARE_HDR { + /* 8-byte alinment required */ + + /* --- LONG WORD 0 ---- */ + u16 Signature; /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ + u8 Category; /* AP/NIC and USB/PCI */ + u8 Function; /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ + u16 Version; /* FW Version */ + u16 Subversion; /* FW Subversion, default 0x00 */ + + /* --- LONG WORD 1 ---- */ + u8 Month; /* Release time Month field */ + u8 Date; /* Release time Date field */ + u8 Hour; /* Release time Hour field */ + u8 Minute; /* Release time Minute field */ + u16 RamCodeSize; /* The size of RAM code */ + u16 Rsvd2; + + /* --- LONG WORD 2 ---- */ + u32 SvnIdx; /* The SVN entry index */ + u32 Rsvd3; + + /* --- LONG WORD 3 ---- */ + u32 Rsvd4; + u32 Rsvd5; +} RT_8703B_FIRMWARE_HDR, *PRT_8703B_FIRMWARE_HDR; + +#define DRIVER_EARLY_INT_TIME_8703B 0x05 +#define BCN_DMA_ATIME_INT_TIME_8703B 0x02 + +/* for 8703B + * TX 32K, RX 16K, Page size 128B for TX, 8B for RX */ +#define PAGE_SIZE_TX_8703B 128 +#define PAGE_SIZE_RX_8703B 8 + +#define TX_DMA_SIZE_8703B 0x8000 /* 32K(TX) */ +#define RX_DMA_SIZE_8703B 0x4000 /* 16K(RX) */ + +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8703B 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8703B 0x80 /* 128B, reserved for tx report */ +#endif +#define RX_DMA_BOUNDARY_8703B (RX_DMA_SIZE_8703B - RX_DMA_RESERVED_SIZE_8703B - 1) + + +/* Note: We will divide number of page equally for each queue other than public queue! */ + +/* For General Reserved Page Number(Beacon Queue is reserved page) + * Beacon:MAX_BEACON_LEN/PAGE_SIZE_TX_8703B + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1,CTS-2-SELF,LTE QoS Null*/ + +#define BCNQ_PAGE_NUM_8703B (MAX_BEACON_LEN/PAGE_SIZE_TX_8703B + 6) /*0x08*/ + +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:2,GTK EXT MEM:2, AOAC rpt: 1 PNO: 6 + * NS offload: 2NDP info: 1 + */ +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8703B 0x0b +#else + #define WOWLAN_PAGE_NUM_8703B 0x00 +#endif + +#ifdef CONFIG_PNO_SUPPORT + #undef WOWLAN_PAGE_NUM_8703B + #define WOWLAN_PAGE_NUM_8703B 0x15 +#endif + +#ifdef CONFIG_AP_WOWLAN + #define AP_WOWLAN_PAGE_NUM_8703B 0x02 +#endif + +#define TX_TOTAL_PAGE_NUMBER_8703B (0xFF - BCNQ_PAGE_NUM_8703B - WOWLAN_PAGE_NUM_8703B) +#define TX_PAGE_BOUNDARY_8703B (TX_TOTAL_PAGE_NUMBER_8703B + 1) + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8703B TX_TOTAL_PAGE_NUMBER_8703B +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8703B (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8703B + 1) + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_8703B */ +#define NORMAL_PAGE_NUM_HPQ_8703B 0x0C +#define NORMAL_PAGE_NUM_LPQ_8703B 0x02 +#define NORMAL_PAGE_NUM_NPQ_8703B 0x02 + +/* Note: For Normal Chip Setting, modify later */ +#define WMM_NORMAL_PAGE_NUM_HPQ_8703B 0x30 +#define WMM_NORMAL_PAGE_NUM_LPQ_8703B 0x20 +#define WMM_NORMAL_PAGE_NUM_NPQ_8703B 0x20 + + +#include "HalVerDef.h" +#include "hal_com.h" + +#define EFUSE_OOB_PROTECT_BYTES 15 + +#define HAL_EFUSE_MEMORY + +#define HWSET_MAX_SIZE_8703B 256 +#define EFUSE_REAL_CONTENT_LEN_8703B 256 +#define EFUSE_MAP_LEN_8703B 512 +#define EFUSE_MAX_SECTION_8703B 64 + +#define EFUSE_IC_ID_OFFSET 506 /* For some inferiority IC purpose. added by Roger, 2009.09.02. */ +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_REAL_CONTENT_LEN_8703B) + +#define EFUSE_ACCESS_ON 0x69 +#define EFUSE_ACCESS_OFF 0x00 + +/* ******************************************************** + * EFUSE for BT definition + * ******************************************************** */ +#define BANK_NUM 1 +#define EFUSE_BT_REAL_BANK_CONTENT_LEN 128 +#define EFUSE_BT_REAL_CONTENT_LEN (EFUSE_BT_REAL_BANK_CONTENT_LEN * BANK_NUM) +#define EFUSE_BT_MAP_LEN 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION (EFUSE_BT_MAP_LEN / 8) +#define EFUSE_PROTECT_BYTES_BANK 16 + +typedef enum tag_Package_Definition { + PACKAGE_DEFAULT, + PACKAGE_QFN68, + PACKAGE_TFBGA90, + PACKAGE_TFBGA80, + PACKAGE_TFBGA79 +} PACKAGE_TYPE_E; + +#define INCLUDE_MULTI_FUNC_BT(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT) +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +/* rtl8703b_hal_init.c */ +s32 rtl8703b_FirmwareDownload(PADAPTER padapter, BOOLEAN bUsedWoWLANFw); +void rtl8703b_FirmwareSelfReset(PADAPTER padapter); +void rtl8703b_InitializeFirmwareVars(PADAPTER padapter); + +void rtl8703b_InitAntenna_Selection(PADAPTER padapter); +void rtl8703b_DeinitAntenna_Selection(PADAPTER padapter); +void rtl8703b_CheckAntenna_Selection(PADAPTER padapter); +void rtl8703b_init_default_value(PADAPTER padapter); + +s32 rtl8703b_InitLLTTable(PADAPTER padapter); + +s32 CardDisableHWSM(PADAPTER padapter, u8 resetMCU); +s32 CardDisableWithoutHWSM(PADAPTER padapter); + +/* EFuse */ +u8 GetEEPROMSize8703B(PADAPTER padapter); +void Hal_InitPGData(PADAPTER padapter, u8 *PROMContent); +void Hal_EfuseParseIDCode(PADAPTER padapter, u8 *hwinfo); +void Hal_EfuseParseTxPowerInfo_8703B(PADAPTER padapter, u8 *PROMContent, BOOLEAN AutoLoadFail); +void Hal_EfuseParseBTCoexistInfo_8703B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseEEPROMVer_8703B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseChnlPlan_8703B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseCustomerID_8703B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseAntennaDiversity_8703B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseXtal_8703B(PADAPTER pAdapter, u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseThermalMeter_8703B(PADAPTER padapter, u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseVoltage_8703B(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseBoardType_8703B(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); + +void rtl8703b_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8703b(_adapter *adapter); +u8 SetHwReg8703B(PADAPTER padapter, u8 variable, u8 *val); +void GetHwReg8703B(PADAPTER padapter, u8 variable, u8 *val); +u8 SetHalDefVar8703B(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +u8 GetHalDefVar8703B(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); + +/* register */ +void rtl8703b_InitBeaconParameters(PADAPTER padapter); +void rtl8703b_InitBeaconMaxError(PADAPTER padapter, u8 InfraMode); +void _InitBurstPktLen_8703BS(PADAPTER Adapter); +void _InitLTECoex_8703BS(PADAPTER Adapter); +void _InitMacAPLLSetting_8703B(PADAPTER Adapter); +void _8051Reset8703(PADAPTER padapter); +#ifdef CONFIG_WOWLAN + void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + +void rtl8703b_start_thread(_adapter *padapter); +void rtl8703b_stop_thread(_adapter *padapter); + +#if defined(CONFIG_CHECK_BT_HANG) && defined(CONFIG_BT_COEXIST) + void rtl8703bs_init_checkbthang_workqueue(_adapter *adapter); + void rtl8703bs_free_checkbthang_workqueue(_adapter *adapter); + void rtl8703bs_cancle_checkbthang_workqueue(_adapter *adapter); + void rtl8703bs_hal_check_bt_hang(_adapter *adapter); +#endif + +#ifdef CONFIG_GPIO_WAKEUP + void HalSetOutPutGPIO(PADAPTER padapter, u8 index, u8 OutPutValue); +#endif +#ifdef CONFIG_MP_INCLUDED +int FirmwareDownloadBT(PADAPTER Adapter, PRT_MP_FIRMWARE pFirmware); +#endif +void CCX_FwC2HTxRpt_8703b(PADAPTER padapter, u8 *pdata, u8 len); + +u8 MRateToHwRate8703B(u8 rate); +u8 HwRateToMRate8703B(u8 rate); + +void Hal_ReadRFGainOffset(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); + +#ifdef CONFIG_PCI_HCI + BOOLEAN InterruptRecognized8703BE(PADAPTER Adapter); + void UpdateInterruptMask8703BE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); +#endif + +#endif diff --git a/include/rtl8703b_led.h b/include/rtl8703b_led.h new file mode 100644 index 0000000..99e590d --- /dev/null +++ b/include/rtl8703b_led.h @@ -0,0 +1,44 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8703B_LED_H__ +#define __RTL8703B_LED_H__ + +#include +#include +#include + +#ifdef CONFIG_RTW_SW_LED +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI + void rtl8703bu_InitSwLeds(PADAPTER padapter); + void rtl8703bu_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_SDIO_HCI + void rtl8703bs_InitSwLeds(PADAPTER padapter); + void rtl8703bs_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_GSPI_HCI + void rtl8703bs_InitSwLeds(PADAPTER padapter); + void rtl8703bs_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_PCI_HCI + void rtl8703be_InitSwLeds(PADAPTER padapter); + void rtl8703be_DeInitSwLeds(PADAPTER padapter); +#endif + +#endif/*CONFIG_RTW_SW_LED*/ +#endif /*__RTL8703B_LED_H__*/ diff --git a/include/rtl8703b_recv.h b/include/rtl8703b_recv.h new file mode 100644 index 0000000..09672d2 --- /dev/null +++ b/include/rtl8703b_recv.h @@ -0,0 +1,82 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8703B_RECV_H__ +#define __RTL8703B_RECV_H__ + +#define RECV_BLK_SZ 512 +#define RECV_BLK_CNT 16 +#define RECV_BLK_TH RECV_BLK_CNT + +#if defined(CONFIG_USB_HCI) + + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + /* #define MAX_RECVBUF_SZ (32768) */ /* 32k */ + /* #define MAX_RECVBUF_SZ (16384) */ /* 16K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + #ifdef CONFIG_PLATFORM_MSTAR + #define MAX_RECVBUF_SZ (8192) /* 8K */ + #else + #define MAX_RECVBUF_SZ (15360) /* 15k < 16k */ + #endif + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #else + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #endif + #endif /* !MAX_RECVBUF_SZ */ + +#elif defined(CONFIG_PCI_HCI) + /* #ifndef CONFIG_MINIMAL_MEMORY_USAGE */ + /* #define MAX_RECVBUF_SZ (9100) */ + /* #else */ + #define MAX_RECVBUF_SZ (4000) /* about 4K + * #endif */ + + +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + + #define MAX_RECVBUF_SZ (RX_DMA_SIZE_8703B - RX_DMA_RESERVED_SIZE_8703B) + +#endif + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +#ifdef CONFIG_SDIO_HCI + #ifndef CONFIG_SDIO_RX_COPY + #undef MAX_RECVBUF_SZ + #define MAX_RECVBUF_SZ (RX_DMA_SIZE_8703B - RX_DMA_RESERVED_SIZE_8703B) + #endif /* !CONFIG_SDIO_RX_COPY */ +#endif /* CONFIG_SDIO_HCI */ + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8703bs_init_recv_priv(PADAPTER padapter); + void rtl8703bs_free_recv_priv(PADAPTER padapter); +#endif + +#ifdef CONFIG_USB_HCI + int rtl8703bu_init_recv_priv(_adapter *padapter); + void rtl8703bu_free_recv_priv(_adapter *padapter); + void rtl8703bu_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8703be_init_recv_priv(PADAPTER padapter); + void rtl8703be_free_recv_priv(PADAPTER padapter); +#endif + +void rtl8703b_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8703B_RECV_H__ */ diff --git a/include/rtl8703b_rf.h b/include/rtl8703b_rf.h new file mode 100644 index 0000000..4148276 --- /dev/null +++ b/include/rtl8703b_rf.h @@ -0,0 +1,25 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8703B_RF_H__ +#define __RTL8703B_RF_H__ + +int PHY_RF6052_Config8703B(PADAPTER Adapter); + +void +PHY_RF6052SetBandwidth8703B( + PADAPTER Adapter, + enum channel_width Bandwidth); + +#endif diff --git a/include/rtl8703b_spec.h b/include/rtl8703b_spec.h new file mode 100644 index 0000000..633b23b --- /dev/null +++ b/include/rtl8703b_spec.h @@ -0,0 +1,464 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8703B_SPEC_H__ +#define __RTL8703B_SPEC_H__ + +#include + + +#define HAL_NAV_UPPER_UNIT_8703B 128 /* micro-second */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_SYS_ISO_CTRL_8703B 0x0000 /* 2 Byte */ +#define REG_SYS_FUNC_EN_8703B 0x0002 /* 2 Byte */ +#define REG_APS_FSMCO_8703B 0x0004 /* 4 Byte */ +#define REG_SYS_CLKR_8703B 0x0008 /* 2 Byte */ +#define REG_9346CR_8703B 0x000A /* 2 Byte */ +#define REG_EE_VPD_8703B 0x000C /* 2 Byte */ +#define REG_AFE_MISC_8703B 0x0010 /* 1 Byte */ +#define REG_SPS0_CTRL_8703B 0x0011 /* 7 Byte */ +#define REG_SPS_OCP_CFG_8703B 0x0018 /* 4 Byte */ +#define REG_RSV_CTRL_8703B 0x001C /* 3 Byte */ +#define REG_RF_CTRL_8703B 0x001F /* 1 Byte */ +#define REG_LPLDO_CTRL_8703B 0x0023 /* 1 Byte */ +#define REG_AFE_XTAL_CTRL_8703B 0x0024 /* 4 Byte */ +#define REG_AFE_PLL_CTRL_8703B 0x0028 /* 4 Byte */ +#define REG_MAC_PLL_CTRL_EXT_8703B 0x002c /* 4 Byte */ +#define REG_EFUSE_CTRL_8703B 0x0030 +#define REG_EFUSE_TEST_8703B 0x0034 +#define REG_PWR_DATA_8703B 0x0038 +#define REG_CAL_TIMER_8703B 0x003C +#define REG_ACLK_MON_8703B 0x003E +#define REG_GPIO_MUXCFG_8703B 0x0040 +#define REG_GPIO_IO_SEL_8703B 0x0042 +#define REG_MAC_PINMUX_CFG_8703B 0x0043 +#define REG_GPIO_PIN_CTRL_8703B 0x0044 +#define REG_GPIO_INTM_8703B 0x0048 +#define REG_LEDCFG0_8703B 0x004C +#define REG_LEDCFG1_8703B 0x004D +#define REG_LEDCFG2_8703B 0x004E +#define REG_LEDCFG3_8703B 0x004F +#define REG_FSIMR_8703B 0x0050 +#define REG_FSISR_8703B 0x0054 +#define REG_HSIMR_8703B 0x0058 +#define REG_HSISR_8703B 0x005c +#define REG_GPIO_EXT_CTRL 0x0060 +#define REG_PAD_CTRL1_8703B 0x0064 +#define REG_MULTI_FUNC_CTRL_8703B 0x0068 +#define REG_GPIO_STATUS_8703B 0x006C +#define REG_SDIO_CTRL_8703B 0x0070 +#define REG_OPT_CTRL_8703B 0x0074 +#define REG_AFE_CTRL_4_8703B 0x0078 +#define REG_MCUFWDL_8703B 0x0080 +#define REG_HMEBOX_DBG_0_8703B 0x0088 +#define REG_HMEBOX_DBG_1_8703B 0x008A +#define REG_HMEBOX_DBG_2_8703B 0x008C +#define REG_HMEBOX_DBG_3_8703B 0x008E +#define REG_HIMR0_8703B 0x00B0 +#define REG_HISR0_8703B 0x00B4 +#define REG_HIMR1_8703B 0x00B8 +#define REG_HISR1_8703B 0x00BC +#define REG_PMC_DBG_CTRL2_8703B 0x00CC +#define REG_EFUSE_BURN_GNT_8703B 0x00CF +#define REG_HPON_FSM_8703B 0x00EC +#define REG_SYS_CFG_8703B 0x00F0 +#define REG_SYS_CFG1_8703B 0x00FC +#define REG_ROM_VERSION 0x00FD + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_C2HEVT_CMD_ID_8703B 0x01A0 +#define REG_C2HEVT_CMD_SEQ_88XX 0x01A1 +#define REG_C2hEVT_CMD_CONTENT_88XX 0x01A2 +#define REG_C2HEVT_CMD_LEN_8703B 0x01AE +#define REG_C2HEVT_CMD_LEN_88XX REG_C2HEVT_CMD_LEN_8703B +#define REG_C2HEVT_CLEAR_8703B 0x01AF +#define REG_MCUTST_1_8703B 0x01C0 +#define REG_WOWLAN_WAKE_REASON 0x01C7 +#define REG_FMETHR_8703B 0x01C8 +#define REG_HMETFR_8703B 0x01CC +#define REG_HMEBOX_0_8703B 0x01D0 +#define REG_HMEBOX_1_8703B 0x01D4 +#define REG_HMEBOX_2_8703B 0x01D8 +#define REG_HMEBOX_3_8703B 0x01DC +#define REG_LLT_INIT_8703B 0x01E0 +#define REG_HMEBOX_EXT0_8703B 0x01F0 +#define REG_HMEBOX_EXT1_8703B 0x01F4 +#define REG_HMEBOX_EXT2_8703B 0x01F8 +#define REG_HMEBOX_EXT3_8703B 0x01FC + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RQPN_8703B 0x0200 +#define REG_FIFOPAGE_8703B 0x0204 +#define REG_DWBCN0_CTRL_8703B REG_TDECTRL +#define REG_TXDMA_OFFSET_CHK_8703B 0x020C +#define REG_TXDMA_STATUS_8703B 0x0210 +#define REG_RQPN_NPQ_8703B 0x0214 +#define REG_DWBCN1_CTRL_8703B 0x0228 + + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RXDMA_AGG_PG_TH_8703B 0x0280 +#define REG_FW_UPD_RDPTR_8703B 0x0284 /* FW shall update this register before FW write RXPKT_RELEASE_POLL to 1 */ +#define REG_RXDMA_CONTROL_8703B 0x0286 /* Control the RX DMA. */ +#define REG_RXPKT_NUM_8703B 0x0287 /* The number of packets in RXPKTBUF. */ +#define REG_RXDMA_STATUS_8703B 0x0288 +#define REG_RXDMA_MODE_CTRL_8703B 0x0290 +#define REG_EARLY_MODE_CONTROL_8703B 0x02BC +#define REG_RSVD5_8703B 0x02F0 +#define REG_RSVD6_8703B 0x02F4 + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8703B 0x0300 +#define REG_INT_MIG_8703B 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_DESA_8703B 0x0308 /* TX Beacon Descriptor Address */ +#define REG_HQ_DESA_8703B 0x0310 /* TX High Queue Descriptor Address */ +#define REG_MGQ_DESA_8703B 0x0318 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_DESA_8703B 0x0320 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_DESA_8703B 0x0328 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_DESA_8703B 0x0330 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_DESA_8703B 0x0338 /* TX BK Queue Descriptor Address */ +#define REG_RX_DESA_8703B 0x0340 /* RX Queue Descriptor Address */ +#define REG_DBI_WDATA_8703B 0x0348 /* DBI Write Data */ +#define REG_DBI_RDATA_8703B 0x034C /* DBI Read Data */ +#define REG_DBI_ADDR_8703B 0x0350 /* DBI Address */ +#define REG_DBI_FLAG_8703B 0x0352 /* DBI Read/Write Flag */ +#define REG_MDIO_WDATA_8703B 0x0354 /* MDIO for Write PCIE PHY */ +#define REG_MDIO_RDATA_8703B 0x0356 /* MDIO for Reads PCIE PHY */ +#define REG_MDIO_CTL_8703B 0x0358 /* MDIO for Control */ +#define REG_DBG_SEL_8703B 0x0360 /* Debug Selection Register */ +#define REG_PCIE_HRPWM_8703B 0x0361 /* PCIe RPWM */ +#define REG_PCIE_HCPWM_8703B 0x0363 /* PCIe CPWM */ +#define REG_PCIE_MULTIFET_CTRL_8703B 0x036A /* PCIE Multi-Fethc Control */ + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#define REG_VOQ_INFORMATION_8703B 0x0400 +#define REG_VIQ_INFORMATION_8703B 0x0404 +#define REG_BEQ_INFORMATION_8703B 0x0408 +#define REG_BKQ_INFORMATION_8703B 0x040C +#define REG_MGQ_INFORMATION_8703B 0x0410 +#define REG_HGQ_INFORMATION_8703B 0x0414 +#define REG_BCNQ_INFORMATION_8703B 0x0418 +#define REG_TXPKT_EMPTY_8703B 0x041A + +#define REG_FWHW_TXQ_CTRL_8703B 0x0420 +#define REG_HWSEQ_CTRL_8703B 0x0423 +#define REG_TXPKTBUF_BCNQ_BDNY_8703B 0x0424 +#define REG_TXPKTBUF_MGQ_BDNY_8703B 0x0425 +#define REG_LIFECTRL_CTRL_8703B 0x0426 +#define REG_MULTI_BCNQ_OFFSET_8703B 0x0427 +#define REG_SPEC_SIFS_8703B 0x0428 +#define REG_RL_8703B 0x042A +#define REG_TXBF_CTRL_8703B 0x042C +#define REG_DARFRC_8703B 0x0430 +#define REG_RARFRC_8703B 0x0438 +#define REG_RRSR_8703B 0x0440 +#define REG_ARFR0_8703B 0x0444 +#define REG_ARFR1_8703B 0x044C +#define REG_CCK_CHECK_8703B 0x0454 +#define REG_AMPDU_MAX_TIME_8703B 0x0456 +#define REG_TXPKTBUF_BCNQ_BDNY1_8703B 0x0457 + +#define REG_AMPDU_MAX_LENGTH_8703B 0x0458 +#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8703B 0x045D +#define REG_NDPA_OPT_CTRL_8703B 0x045F +#define REG_FAST_EDCA_CTRL_8703B 0x0460 +#define REG_RD_RESP_PKT_TH_8703B 0x0463 +#define REG_DATA_SC_8703B 0x0483 +#ifdef CONFIG_WOWLAN + #define REG_TXPKTBUF_IV_LOW 0x0484 + #define REG_TXPKTBUF_IV_HIGH 0x0488 +#endif +#define REG_TXRPT_START_OFFSET 0x04AC +#define REG_POWER_STAGE1_8703B 0x04B4 +#define REG_POWER_STAGE2_8703B 0x04B8 +#define REG_AMPDU_BURST_MODE_8703B 0x04BC +#define REG_PKT_VO_VI_LIFE_TIME_8703B 0x04C0 +#define REG_PKT_BE_BK_LIFE_TIME_8703B 0x04C2 +#define REG_STBC_SETTING_8703B 0x04C4 +#define REG_HT_SINGLE_AMPDU_8703B 0x04C7 +#define REG_PROT_MODE_CTRL_8703B 0x04C8 +#define REG_MAX_AGGR_NUM_8703B 0x04CA +#define REG_RTS_MAX_AGGR_NUM_8703B 0x04CB +#define REG_BAR_MODE_CTRL_8703B 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8703B 0x04CF +#define REG_MACID_PKT_DROP0_8703B 0x04D0 +#define REG_MACID_PKT_SLEEP_8703B 0x04D4 + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ +#define REG_EDCA_VO_PARAM_8703B 0x0500 +#define REG_EDCA_VI_PARAM_8703B 0x0504 +#define REG_EDCA_BE_PARAM_8703B 0x0508 +#define REG_EDCA_BK_PARAM_8703B 0x050C +#define REG_BCNTCFG_8703B 0x0510 +#define REG_PIFS_8703B 0x0512 +#define REG_RDG_PIFS_8703B 0x0513 +#define REG_SIFS_CTX_8703B 0x0514 +#define REG_SIFS_TRX_8703B 0x0516 +#define REG_AGGR_BREAK_TIME_8703B 0x051A +#define REG_SLOT_8703B 0x051B +#define REG_TX_PTCL_CTRL_8703B 0x0520 +#define REG_TXPAUSE_8703B 0x0522 +#define REG_DIS_TXREQ_CLR_8703B 0x0523 +#define REG_RD_CTRL_8703B 0x0524 +/* + * Format for offset 540h-542h: + * [3:0]: TBTT prohibit setup in unit of 32us. The time for HW getting beacon content before TBTT. + * [7:4]: Reserved. + * [19:8]: TBTT prohibit hold in unit of 32us. The time for HW holding to send the beacon packet. + * [23:20]: Reserved + * Description: + * | + * |<--Setup--|--Hold------------>| + * --------------|---------------------- + * | + * TBTT + * Note: We cannot update beacon content to HW or send any AC packets during the time between Setup and Hold. + * Described by Designer Tim and Bruce, 2011-01-14. + * */ +#define REG_TBTT_PROHIBIT_8703B 0x0540 +#define REG_RD_NAV_NXT_8703B 0x0544 +#define REG_NAV_PROT_LEN_8703B 0x0546 +#define REG_BCN_CTRL_8703B 0x0550 +#define REG_BCN_CTRL_1_8703B 0x0551 +#define REG_MBID_NUM_8703B 0x0552 +#define REG_DUAL_TSF_RST_8703B 0x0553 +#define REG_BCN_INTERVAL_8703B 0x0554 +#define REG_DRVERLYINT_8703B 0x0558 +#define REG_BCNDMATIM_8703B 0x0559 +#define REG_ATIMWND_8703B 0x055A +#define REG_USTIME_TSF_8703B 0x055C +#define REG_BCN_MAX_ERR_8703B 0x055D +#define REG_RXTSF_OFFSET_CCK_8703B 0x055E +#define REG_RXTSF_OFFSET_OFDM_8703B 0x055F +#define REG_TSFTR_8703B 0x0560 +#define REG_CTWND_8703B 0x0572 +#define REG_SECONDARY_CCA_CTRL_8703B 0x0577 +#define REG_PSTIMER_8703B 0x0580 +#define REG_TIMER0_8703B 0x0584 +#define REG_TIMER1_8703B 0x0588 +#define REG_ACMHWCTRL_8703B 0x05C0 +#define REG_SCH_TXCMD_8703B 0x05F8 + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ +#define REG_MAC_CR_8703B 0x0600 +#define REG_TCR_8703B 0x0604 +#define REG_RCR_8703B 0x0608 +#define REG_RX_PKT_LIMIT_8703B 0x060C +#define REG_RX_DLK_TIME_8703B 0x060D +#define REG_RX_DRVINFO_SZ_8703B 0x060F + +#define REG_MACID_8703B 0x0610 +#define REG_BSSID_8703B 0x0618 +#define REG_MAR_8703B 0x0620 +#define REG_MBIDCAMCFG_8703B 0x0628 +#define REG_WOWLAN_GTK_DBG1 0x630 +#define REG_WOWLAN_GTK_DBG2 0x634 + +#define REG_USTIME_EDCA_8703B 0x0638 +#define REG_MAC_SPEC_SIFS_8703B 0x063A +#define REG_RESP_SIFP_CCK_8703B 0x063C +#define REG_RESP_SIFS_OFDM_8703B 0x063E +#define REG_ACKTO_8703B 0x0640 +#define REG_CTS2TO_8703B 0x0641 +#define REG_EIFS_8703B 0x0642 + +#define REG_NAV_UPPER_8703B 0x0652 /* unit of 128 */ +#define REG_TRXPTCL_CTL_8703B 0x0668 + +/* Security */ +#define REG_CAMCMD_8703B 0x0670 +#define REG_CAMWRITE_8703B 0x0674 +#define REG_CAMREAD_8703B 0x0678 +#define REG_CAMDBG_8703B 0x067C +#define REG_SECCFG_8703B 0x0680 + +/* Power */ +#define REG_WOW_CTRL_8703B 0x0690 +#define REG_PS_RX_INFO_8703B 0x0692 +#define REG_UAPSD_TID_8703B 0x0693 +#define REG_WKFMCAM_CMD_8703B 0x0698 +#define REG_WKFMCAM_NUM_8703B 0x0698 +#define REG_WKFMCAM_RWD_8703B 0x069C +#define REG_RXFLTMAP0_8703B 0x06A0 +#define REG_RXFLTMAP1_8703B 0x06A2 +#define REG_RXFLTMAP2_8703B 0x06A4 +#define REG_BCN_PSR_RPT_8703B 0x06A8 +#define REG_BT_COEX_TABLE_8703B 0x06C0 +#define REG_BFMER0_INFO_8703B 0x06E4 +#define REG_BFMER1_INFO_8703B 0x06EC +#define REG_CSI_RPT_PARAM_BW20_8703B 0x06F4 +#define REG_CSI_RPT_PARAM_BW40_8703B 0x06F8 +#define REG_CSI_RPT_PARAM_BW80_8703B 0x06FC + +/* Hardware Port 2 */ +#define REG_MACID1_8703B 0x0700 +#define REG_BSSID1_8703B 0x0708 +#define REG_BFMEE_SEL_8703B 0x0714 +#define REG_SND_PTCL_CTRL_8703B 0x0718 + +/* LTE_COEX */ +#define REG_LTECOEX_CTRL 0x07C0 +#define REG_LTECOEX_WRITE_DATA 0x07C4 +#define REG_LTECOEX_READ_DATA 0x07C8 +#define REG_LTECOEX_PATH_CONTROL 0x70 + +/* ************************************************************ + * SDIO Bus Specification + * ************************************************************ */ + +/* ----------------------------------------------------- + * SDIO CMD Address Mapping + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * I/O bus domain (Host) + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * SDIO register + * ----------------------------------------------------- */ +#define SDIO_REG_HCPWM1_8703B 0x025 /* HCI Current Power Mode 1 */ + + +/* **************************************************************************** + * 8703 Regsiter Bit and Content definition + * **************************************************************************** */ + +#define BIT_USB_RXDMA_AGG_EN BIT(31) +#define RXDMA_AGG_MODE_EN BIT(1) + +#ifdef CONFIG_WOWLAN + #define RXPKT_RELEASE_POLL BIT(16) + #define RXDMA_IDLE BIT(17) + #define RW_RELEASE_EN BIT(18) +#endif + +/* 2 HSISR + * interrupt mask which needs to clear */ +#define MASK_HSISR_CLEAR (HSISR_GPIO12_0_INT |\ + HSISR_SPS_OCP_INT |\ + HSISR_RON_INT |\ + HSISR_PDNINT |\ + HSISR_GPIO9_INT) + + +/* ---------------------------------------------------------------------------- + * 8703B REG_CCK_CHECK (offset 0x454) + * ---------------------------------------------------------------------------- */ +#define BIT_BCN_PORT_SEL BIT(5) + +#ifdef CONFIG_RF_POWER_TRIM + + #ifdef CONFIG_RTL8703B + #define EEPROM_RF_GAIN_OFFSET 0xC1 + #endif + + #define EEPROM_RF_GAIN_VAL 0x1F6 +#endif /*CONFIG_RF_POWER_TRIM*/ + + +/* ---------------------------------------------------------------------------- + * 8195 IMR/ISR bits (offset 0xB0, 8bits) + * ---------------------------------------------------------------------------- */ +#define IMR_DISABLED_8703B 0 +/* IMR DW0(0x00B0-00B3) Bit 0-31 */ +#define IMR_TIMER2_8703B BIT(31) /* Timeout interrupt 2 */ +#define IMR_TIMER1_8703B BIT(30) /* Timeout interrupt 1 */ +#define IMR_PSTIMEOUT_8703B BIT(29) /* Power Save Time Out Interrupt */ +#define IMR_GTINT4_8703B BIT(28) /* When GTIMER4 expires, this bit is set to 1 */ +#define IMR_GTINT3_8703B BIT(27) /* When GTIMER3 expires, this bit is set to 1 */ +#define IMR_TXBCN0ERR_8703B BIT(26) /* Transmit Beacon0 Error */ +#define IMR_TXBCN0OK_8703B BIT(25) /* Transmit Beacon0 OK */ +#define IMR_TSF_BIT32_TOGGLE_8703B BIT(24) /* TSF Timer BIT32 toggle indication interrupt */ +#define IMR_BCNDMAINT0_8703B BIT(20) /* Beacon DMA Interrupt 0 */ +#define IMR_BCNDERR0_8703B BIT(16) /* Beacon Queue DMA OK0 */ +#define IMR_HSISR_IND_ON_INT_8703B BIT(15) /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */ +#define IMR_BCNDMAINT_E_8703B BIT(14) /* Beacon DMA Interrupt Extension for Win7 */ +#define IMR_ATIMEND_8703B BIT(12) /* CTWidnow End or ATIM Window End */ +#define IMR_C2HCMD_8703B BIT(10) /* CPU to Host Command INT Status, Write 1 clear */ +#define IMR_CPWM2_8703B BIT(9) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_CPWM_8703B BIT(8) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_HIGHDOK_8703B BIT(7) /* High Queue DMA OK */ +#define IMR_MGNTDOK_8703B BIT(6) /* Management Queue DMA OK */ +#define IMR_BKDOK_8703B BIT(5) /* AC_BK DMA OK */ +#define IMR_BEDOK_8703B BIT(4) /* AC_BE DMA OK */ +#define IMR_VIDOK_8703B BIT(3) /* AC_VI DMA OK */ +#define IMR_VODOK_8703B BIT(2) /* AC_VO DMA OK */ +#define IMR_RDU_8703B BIT(1) /* Rx Descriptor Unavailable */ +#define IMR_ROK_8703B BIT(0) /* Receive DMA OK */ + +/* IMR DW1(0x00B4-00B7) Bit 0-31 */ +#define IMR_BCNDMAINT7_8703B BIT(27) /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT6_8703B BIT(26) /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5_8703B BIT(25) /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4_8703B BIT(24) /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3_8703B BIT(23) /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2_8703B BIT(22) /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1_8703B BIT(21) /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK7_8703B BIT(20) /* Beacon Queue DMA OK Interrupt 7 */ +#define IMR_BCNDOK6_8703B BIT(19) /* Beacon Queue DMA OK Interrupt 6 */ +#define IMR_BCNDOK5_8703B BIT(18) /* Beacon Queue DMA OK Interrupt 5 */ +#define IMR_BCNDOK4_8703B BIT(17) /* Beacon Queue DMA OK Interrupt 4 */ +#define IMR_BCNDOK3_8703B BIT(16) /* Beacon Queue DMA OK Interrupt 3 */ +#define IMR_BCNDOK2_8703B BIT(15) /* Beacon Queue DMA OK Interrupt 2 */ +#define IMR_BCNDOK1_8703B BIT(14) /* Beacon Queue DMA OK Interrupt 1 */ +#define IMR_ATIMEND_E_8703B BIT(13) /* ATIM Window End Extension for Win7 */ +#define IMR_TXERR_8703B BIT(11) /* Tx Error Flag Interrupt Status, write 1 clear. */ +#define IMR_RXERR_8703B BIT(10) /* Rx Error Flag INT Status, Write 1 clear */ +#define IMR_TXFOVW_8703B BIT(9) /* Transmit FIFO Overflow */ +#define IMR_RXFOVW_8703B BIT(8) /* Receive FIFO Overflow */ + +#ifdef CONFIG_PCI_HCI + /* #define IMR_RX_MASK (IMR_ROK_8703B|IMR_RDU_8703B|IMR_RXFOVW_8703B) */ + #define IMR_TX_MASK (IMR_VODOK_8703B | IMR_VIDOK_8703B | IMR_BEDOK_8703B | IMR_BKDOK_8703B | IMR_MGNTDOK_8703B | IMR_HIGHDOK_8703B) + + #define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_8703B | IMR_TXBCN0OK_8703B | IMR_TXBCN0ERR_8703B | IMR_BCNDERR0_8703B) + + #define RT_AC_INT_MASKS (IMR_VIDOK_8703B | IMR_VODOK_8703B | IMR_BEDOK_8703B | IMR_BKDOK_8703B) +#endif + +#endif /* __RTL8703B_SPEC_H__ */ diff --git a/include/rtl8703b_sreset.h b/include/rtl8703b_sreset.h new file mode 100644 index 0000000..5fe53cf --- /dev/null +++ b/include/rtl8703b_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8703B_SRESET_H_ +#define _RTL8703B_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT + extern void rtl8703b_sreset_xmit_status_check(_adapter *padapter); + extern void rtl8703b_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8703b_xmit.h b/include/rtl8703b_xmit.h new file mode 100644 index 0000000..9ec00a6 --- /dev/null +++ b/include/rtl8703b_xmit.h @@ -0,0 +1,342 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8703B_XMIT_H__ +#define __RTL8703B_XMIT_H__ + + +#define MAX_TID (15) + + +#ifndef __INC_HAL8703BDESC_H + #define __INC_HAL8703BDESC_H + + #define RX_STATUS_DESC_SIZE_8703B 24 + #define RX_DRV_INFO_SIZE_UNIT_8703B 8 + + + /* DWORD 0 */ + #define SET_RX_STATUS_DESC_PKT_LEN_8703B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) + #define SET_RX_STATUS_DESC_EOR_8703B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) + #define SET_RX_STATUS_DESC_OWN_8703B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + + #define GET_RX_STATUS_DESC_PKT_LEN_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) + #define GET_RX_STATUS_DESC_CRC32_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) + #define GET_RX_STATUS_DESC_ICV_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) + #define GET_RX_STATUS_DESC_DRVINFO_SIZE_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) + #define GET_RX_STATUS_DESC_SECURITY_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) + #define GET_RX_STATUS_DESC_QOS_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) + #define GET_RX_STATUS_DESC_SHIFT_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) + #define GET_RX_STATUS_DESC_PHY_STATUS_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) + #define GET_RX_STATUS_DESC_SWDEC_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) + #define GET_RX_STATUS_DESC_LAST_SEG_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 28, 1) + #define GET_RX_STATUS_DESC_FIRST_SEG_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 29, 1) + #define GET_RX_STATUS_DESC_EOR_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) + #define GET_RX_STATUS_DESC_OWN_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) + + /* DWORD 1 */ + #define GET_RX_STATUS_DESC_MACID_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7) + #define GET_RX_STATUS_DESC_TID_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4) + #define GET_RX_STATUS_DESC_AMSDU_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1) + #define GET_RX_STATUS_DESC_RXID_MATCH_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1) + #define GET_RX_STATUS_DESC_PAGGR_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 15, 1) + #define GET_RX_STATUS_DESC_A1_FIT_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 16, 4) + #define GET_RX_STATUS_DESC_CHKERR_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 20, 1) + #define GET_RX_STATUS_DESC_IPVER_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 21, 1) + #define GET_RX_STATUS_DESC_IS_TCPUDP__8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 22, 1) + #define GET_RX_STATUS_DESC_CHK_VLD_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 23, 1) + #define GET_RX_STATUS_DESC_PAM_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 24, 1) + #define GET_RX_STATUS_DESC_PWR_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 25, 1) + #define GET_RX_STATUS_DESC_MORE_DATA_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 26, 1) + #define GET_RX_STATUS_DESC_MORE_FRAG_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 27, 1) + #define GET_RX_STATUS_DESC_TYPE_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 28, 2) + #define GET_RX_STATUS_DESC_MC_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 30, 1) + #define GET_RX_STATUS_DESC_BC_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 31, 1) + + /* DWORD 2 */ + #define GET_RX_STATUS_DESC_SEQ_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) + #define GET_RX_STATUS_DESC_FRAG_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) + #define GET_RX_STATUS_DESC_RX_IS_QOS_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) + #define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) + #define GET_RX_STATUS_DESC_RPT_SEL_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) + + /* DWORD 3 */ + #define GET_RX_STATUS_DESC_RX_RATE_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) + #define GET_RX_STATUS_DESC_HTC_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) + #define GET_RX_STATUS_DESC_EOSP_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) + #define GET_RX_STATUS_DESC_BSSID_FIT_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) + #ifdef CONFIG_USB_RX_AGGREGATION + #define GET_RX_STATUS_DESC_USB_AGG_PKTNUM_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8) + #endif + #define GET_RX_STATUS_DESC_PATTERN_MATCH_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1) + #define GET_RX_STATUS_DESC_UNICAST_MATCH_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1) + #define GET_RX_STATUS_DESC_MAGIC_MATCH_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1) + + /* DWORD 6 */ + #define GET_RX_STATUS_DESC_SPLCP_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 0, 1) + #define GET_RX_STATUS_DESC_LDPC_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 1, 1) + #define GET_RX_STATUS_DESC_STBC_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 2, 1) + #define GET_RX_STATUS_DESC_BW_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 4, 2) + + /* DWORD 5 */ + #define GET_RX_STATUS_DESC_TSFL_8703B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + + #define GET_RX_STATUS_DESC_BUFF_ADDR_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+24, 0, 32) + #define GET_RX_STATUS_DESC_BUFF_ADDR64_8703B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32) + + #define SET_RX_STATUS_DESC_BUFF_ADDR_8703B(__pRxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxDesc+24, 0, 32, __Value) + + + /* Dword 0 */ + #define GET_TX_DESC_OWN_8703B(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) + + #define SET_TX_DESC_PKT_SIZE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) + #define SET_TX_DESC_OFFSET_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) + #define SET_TX_DESC_BMC_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) + #define SET_TX_DESC_HTC_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) + #define SET_TX_DESC_LAST_SEG_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 26, 1, __Value) + #define SET_TX_DESC_FIRST_SEG_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) + #define SET_TX_DESC_LINIP_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 28, 1, __Value) + #define SET_TX_DESC_NO_ACM_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) + #define SET_TX_DESC_GF_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) + #define SET_TX_DESC_OWN_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) + + /* Dword 1 */ + #define SET_TX_DESC_MACID_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) + #define SET_TX_DESC_QUEUE_SEL_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) + #define SET_TX_DESC_RDG_NAV_EXT_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) + #define SET_TX_DESC_LSIG_TXOP_EN_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) + #define SET_TX_DESC_PIFS_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) + #define SET_TX_DESC_RATE_ID_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) + #define SET_TX_DESC_EN_DESC_ID_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) + #define SET_TX_DESC_SEC_TYPE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) + #define SET_TX_DESC_PKT_OFFSET_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) + + + /* Dword 2 */ + #define SET_TX_DESC_PAID_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 9, __Value) + #define SET_TX_DESC_CCA_RTS_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) + #define SET_TX_DESC_AGG_ENABLE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) + #define SET_TX_DESC_RDG_ENABLE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) + #define SET_TX_DESC_AGG_BREAK_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) + #define SET_TX_DESC_MORE_FRAG_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) + #define SET_TX_DESC_RAW_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) + #define SET_TX_DESC_SPE_RPT_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) + #define SET_TX_DESC_AMPDU_DENSITY_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) + #define SET_TX_DESC_BT_INT_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) + #define SET_TX_DESC_GID_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 6, __Value) + + + /* Dword 3 */ + #define SET_TX_DESC_WHEADER_LEN_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 0, 4, __Value) + #define SET_TX_DESC_CHK_EN_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 4, 1, __Value) + #define SET_TX_DESC_EARLY_MODE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value) + #define SET_TX_DESC_HWSEQ_SEL_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) + #define SET_TX_DESC_USE_RATE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) + #define SET_TX_DESC_DISABLE_RTS_FB_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) + #define SET_TX_DESC_DISABLE_FB_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) + #define SET_TX_DESC_CTS2SELF_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) + #define SET_TX_DESC_RTS_ENABLE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) + #define SET_TX_DESC_HW_RTS_ENABLE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) + #define SET_TX_DESC_NAV_USE_HDR_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value) + #define SET_TX_DESC_USE_MAX_LEN_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) + #define SET_TX_DESC_MAX_AGG_NUM_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) + #define SET_TX_DESC_NDPA_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value) + #define SET_TX_DESC_AMPDU_MAX_TIME_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + + /* Dword 4 */ + #define SET_TX_DESC_TX_RATE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) + #define SET_TX_DESC_DATA_RATE_FB_LIMIT_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) + #define SET_TX_DESC_RTS_RATE_FB_LIMIT_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) + #define SET_TX_DESC_RETRY_LIMIT_ENABLE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) + #define SET_TX_DESC_DATA_RETRY_LIMIT_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) + #define SET_TX_DESC_RTS_RATE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) + + + /* Dword 5 */ + #define SET_TX_DESC_DATA_SC_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) + #define SET_TX_DESC_DATA_SHORT_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) + #define SET_TX_DESC_DATA_BW_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) + #define SET_TX_DESC_DATA_LDPC_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value) + #define SET_TX_DESC_DATA_STBC_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) + #define SET_TX_DESC_CTROL_STBC_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) + #define SET_TX_DESC_RTS_SHORT_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) + #define SET_TX_DESC_RTS_SC_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) + + + /* Dword 6 */ + #define SET_TX_DESC_SW_DEFINE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) + #define SET_TX_DESC_MBSSID_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) + #define SET_TX_DESC_ANTSEL_A_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) + #define SET_TX_DESC_ANTSEL_B_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 19, 3, __Value) + #define SET_TX_DESC_ANTSEL_C_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 22, 3, __Value) + #define SET_TX_DESC_ANTSEL_D_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 25, 3, __Value) + + /* Dword 7 */ + #ifdef CONFIG_PCI_HCI + #define SET_TX_DESC_TX_BUFFER_SIZE_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) + #endif /*CONFIG_PCI_HCI*/ + #if defined(CONFIG_SDIO_HCI) || defined(CONFIG_USB_HCI) + #define SET_TX_DESC_TX_DESC_CHECKSUM_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) + #endif + #define SET_TX_DESC_USB_TXAGG_NUM_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) + #ifdef CONFIG_SDIO_HCI + #define SET_TX_DESC_SDIO_TXSEQ_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 16, 8, __Value) + #endif + + /* Dword 8 */ + #define SET_TX_DESC_HWSEQ_EN_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) + + /* Dword 9 */ + #define SET_TX_DESC_SEQ_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) + + /* Dword 10 */ + #define SET_TX_DESC_TX_BUFFER_ADDRESS_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+40, 0, 32, __Value) + #define GET_TX_DESC_TX_BUFFER_ADDRESS_8703B(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+40, 0, 32) + + /* Dword 11 */ + #define SET_TX_DESC_NEXT_DESC_ADDRESS_8703B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+48, 0, 32, __Value) + + + #define SET_EARLYMODE_PKTNUM_8703B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) + #define SET_EARLYMODE_LEN0_8703B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) + #define SET_EARLYMODE_LEN1_1_8703B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) + #define SET_EARLYMODE_LEN1_2_8703B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) + #define SET_EARLYMODE_LEN2_8703B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) + #define SET_EARLYMODE_LEN3_8703B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + +#endif +/* ----------------------------------------------------------- + * + * Rate + * + * ----------------------------------------------------------- + * CCK Rates, TxHT = 0 */ +#define DESC8703B_RATE1M 0x00 +#define DESC8703B_RATE2M 0x01 +#define DESC8703B_RATE5_5M 0x02 +#define DESC8703B_RATE11M 0x03 + +/* OFDM Rates, TxHT = 0 */ +#define DESC8703B_RATE6M 0x04 +#define DESC8703B_RATE9M 0x05 +#define DESC8703B_RATE12M 0x06 +#define DESC8703B_RATE18M 0x07 +#define DESC8703B_RATE24M 0x08 +#define DESC8703B_RATE36M 0x09 +#define DESC8703B_RATE48M 0x0a +#define DESC8703B_RATE54M 0x0b + +/* MCS Rates, TxHT = 1 */ +#define DESC8703B_RATEMCS0 0x0c +#define DESC8703B_RATEMCS1 0x0d +#define DESC8703B_RATEMCS2 0x0e +#define DESC8703B_RATEMCS3 0x0f +#define DESC8703B_RATEMCS4 0x10 +#define DESC8703B_RATEMCS5 0x11 +#define DESC8703B_RATEMCS6 0x12 +#define DESC8703B_RATEMCS7 0x13 +#define DESC8703B_RATEMCS8 0x14 +#define DESC8703B_RATEMCS9 0x15 +#define DESC8703B_RATEMCS10 0x16 +#define DESC8703B_RATEMCS11 0x17 +#define DESC8703B_RATEMCS12 0x18 +#define DESC8703B_RATEMCS13 0x19 +#define DESC8703B_RATEMCS14 0x1a +#define DESC8703B_RATEMCS15 0x1b +#define DESC8703B_RATEVHTSS1MCS0 0x2c +#define DESC8703B_RATEVHTSS1MCS1 0x2d +#define DESC8703B_RATEVHTSS1MCS2 0x2e +#define DESC8703B_RATEVHTSS1MCS3 0x2f +#define DESC8703B_RATEVHTSS1MCS4 0x30 +#define DESC8703B_RATEVHTSS1MCS5 0x31 +#define DESC8703B_RATEVHTSS1MCS6 0x32 +#define DESC8703B_RATEVHTSS1MCS7 0x33 +#define DESC8703B_RATEVHTSS1MCS8 0x34 +#define DESC8703B_RATEVHTSS1MCS9 0x35 +#define DESC8703B_RATEVHTSS2MCS0 0x36 +#define DESC8703B_RATEVHTSS2MCS1 0x37 +#define DESC8703B_RATEVHTSS2MCS2 0x38 +#define DESC8703B_RATEVHTSS2MCS3 0x39 +#define DESC8703B_RATEVHTSS2MCS4 0x3a +#define DESC8703B_RATEVHTSS2MCS5 0x3b +#define DESC8703B_RATEVHTSS2MCS6 0x3c +#define DESC8703B_RATEVHTSS2MCS7 0x3d +#define DESC8703B_RATEVHTSS2MCS8 0x3e +#define DESC8703B_RATEVHTSS2MCS9 0x3f + + +#define RX_HAL_IS_CCK_RATE_8703B(pDesc)\ + (GET_RX_STATUS_DESC_RX_RATE_8703B(pDesc) == DESC8703B_RATE1M || \ + GET_RX_STATUS_DESC_RX_RATE_8703B(pDesc) == DESC8703B_RATE2M || \ + GET_RX_STATUS_DESC_RX_RATE_8703B(pDesc) == DESC8703B_RATE5_5M || \ + GET_RX_STATUS_DESC_RX_RATE_8703B(pDesc) == DESC8703B_RATE11M) + + +void rtl8703b_update_txdesc(struct xmit_frame *pxmitframe, u8 *pmem); +void rtl8703b_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8703bs_init_xmit_priv(PADAPTER padapter); + void rtl8703bs_free_xmit_priv(PADAPTER padapter); + s32 rtl8703bs_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8703bs_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8703bs_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8703bs_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8703bs_xmit_buf_handler(PADAPTER padapter); + thread_return rtl8703bs_xmit_thread(thread_context context); + #define hal_xmit_handler rtl8703bs_xmit_buf_handler +#endif + +#ifdef CONFIG_USB_HCI + s32 rtl8703bu_xmit_buf_handler(PADAPTER padapter); + #define hal_xmit_handler rtl8703bu_xmit_buf_handler + + + s32 rtl8703bu_init_xmit_priv(PADAPTER padapter); + void rtl8703bu_free_xmit_priv(PADAPTER padapter); + s32 rtl8703bu_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8703bu_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8703bu_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8703bu_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + /* s32 rtl8812au_xmit_buf_handler(PADAPTER padapter); */ + void rtl8703bu_xmit_tasklet(void *priv); + s32 rtl8703bu_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); + void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, struct tx_desc *ptxdesc); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8703be_init_xmit_priv(PADAPTER padapter); + void rtl8703be_free_xmit_priv(PADAPTER padapter); + struct xmit_buf *rtl8703be_dequeue_xmitbuf(struct rtw_tx_ring *ring); + void rtl8703be_xmitframe_resume(_adapter *padapter); + s32 rtl8703be_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8703be_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8703be_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8703be_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8703be_xmit_tasklet(void *priv); +#endif + +u8 BWMapping_8703B(PADAPTER Adapter, struct pkt_attrib *pattrib); +u8 SCMapping_8703B(PADAPTER Adapter, struct pkt_attrib *pattrib); + +#endif diff --git a/include/rtl8710b_cmd.h b/include/rtl8710b_cmd.h new file mode 100644 index 0000000..0237d18 --- /dev/null +++ b/include/rtl8710b_cmd.h @@ -0,0 +1,169 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8710B_CMD_H__ +#define __RTL8710B_CMD_H__ + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD DEFINITION ------------------------------------------------ + * --------------------------------------------------------------------------------------------------------- */ + +enum h2c_cmd_8710B { + /* Common Class: 000 */ + H2C_8710B_RSVD_PAGE = 0x00, + H2C_8710B_MEDIA_STATUS_RPT = 0x01, + H2C_8710B_SCAN_ENABLE = 0x02, + H2C_8710B_KEEP_ALIVE = 0x03, + H2C_8710B_DISCON_DECISION = 0x04, + H2C_8710B_PSD_OFFLOAD = 0x05, + H2C_8710B_AP_OFFLOAD = 0x08, + H2C_8710B_BCN_RSVDPAGE = 0x09, + H2C_8710B_PROBERSP_RSVDPAGE = 0x0A, + H2C_8710B_FCS_RSVDPAGE = 0x10, + H2C_8710B_FCS_INFO = 0x11, + H2C_8710B_AP_WOW_GPIO_CTRL = 0x13, + + /* PoweSave Class: 001 */ + H2C_8710B_SET_PWR_MODE = 0x20, + H2C_8710B_PS_TUNING_PARA = 0x21, + H2C_8710B_PS_TUNING_PARA2 = 0x22, + H2C_8710B_P2P_LPS_PARAM = 0x23, + H2C_8710B_P2P_PS_OFFLOAD = 0x24, + H2C_8710B_PS_SCAN_ENABLE = 0x25, + H2C_8710B_SAP_PS_ = 0x26, + H2C_8710B_INACTIVE_PS_ = 0x27, /* Inactive_PS */ + H2C_8710B_FWLPS_IN_IPS_ = 0x28, + + /* Dynamic Mechanism Class: 010 */ + H2C_8710B_MACID_CFG = 0x40, + H2C_8710B_TXBF = 0x41, + H2C_8710B_RSSI_SETTING = 0x42, + H2C_8710B_AP_REQ_TXRPT = 0x43, + H2C_8710B_INIT_RATE_COLLECT = 0x44, + H2C_8710B_RA_PARA_ADJUST = 0x46, + + /* WOWLAN Class: 100 */ + H2C_8710B_WOWLAN = 0x80, + H2C_8710B_REMOTE_WAKE_CTRL = 0x81, + H2C_8710B_AOAC_GLOBAL_INFO = 0x82, + H2C_8710B_AOAC_RSVD_PAGE = 0x83, + H2C_8710B_AOAC_RSVD_PAGE2 = 0x84, + H2C_8710B_D0_SCAN_OFFLOAD_CTRL = 0x85, + H2C_8710B_D0_SCAN_OFFLOAD_INFO = 0x86, + H2C_8710B_CHNL_SWITCH_OFFLOAD = 0x87, + H2C_8710B_P2P_OFFLOAD_RSVD_PAGE = 0x8A, + H2C_8710B_P2P_OFFLOAD = 0x8B, + + H2C_8710B_RESET_TSF = 0xC0, + H2C_8710B_MAXID, +}; + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD CONTENT -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- + * _RSVDPAGE_LOC_CMD_0x00 */ +#define SET_8710B_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8710B_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8710B_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8710B_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8710B_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* _PWR_MOD_CMD_0x20 */ +#define SET_8710B_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8710B_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8710B_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8710B_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8710B_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8710B_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8710B_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_8710B_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + +/* _PS_TUNE_PARAM_CMD_0x21 */ +#define SET_8710B_H2CCMD_PSTUNE_PARM_BCN_TO_LIMIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8710B_H2CCMD_PSTUNE_PARM_DTIM_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8710B_H2CCMD_PSTUNE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 1, __Value) +#define SET_8710B_H2CCMD_PSTUNE_PARM_PS_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 1, 7, __Value) +#define SET_8710B_H2CCMD_PSTUNE_PARM_DTIM_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _MACID_CFG_CMD_0x40 */ +#define SET_8710B_H2CCMD_MACID_CFG_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_RAID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 5, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_SGI_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 7, 1, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 2, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_NO_UPDATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 3, 1, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_VHT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 4, 2, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_DISPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 6, 1, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_DISRA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 7, 1, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_RATE_MASK0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_RATE_MASK1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_RATE_MASK2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+5, 0, 8, __Value) +#define SET_8710B_H2CCMD_MACID_CFG_RATE_MASK3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+6, 0, 8, __Value) + +/* _RSSI_SETTING_CMD_0x42 */ +#define SET_8710B_H2CCMD_RSSI_SETTING_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8710B_H2CCMD_RSSI_SETTING_RSSI(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 7, __Value) +#define SET_8710B_H2CCMD_RSSI_SETTING_ULDL_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _AP_REQ_TXRPT_CMD_0x43 */ +#define SET_8710B_H2CCMD_APREQRPT_PARM_MACID1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8710B_H2CCMD_APREQRPT_PARM_MACID2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _FORCE_BT_TXPWR_CMD_0x62 */ +#define SET_8710B_H2CCMD_BT_PWR_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) + +/* _FORCE_BT_MP_OPER_CMD_0x67 */ +#define SET_8710B_H2CCMD_BT_MPOPER_VER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_8710B_H2CCMD_BT_MPOPER_REQNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_8710B_H2CCMD_BT_MPOPER_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8710B_H2CCMD_BT_MPOPER_PARAM1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +#define SET_8710B_H2CCMD_BT_MPOPER_PARAM2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8710B_H2CCMD_BT_MPOPER_PARAM3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) + +/* _BT_FW_PATCH_0x6A */ +#define SET_8710B_H2CCMD_BT_FW_PATCH_SIZE(__pH2CCmd, __Value) SET_BITS_TO_LE_2BYTE((u8 *)(__pH2CCmd), 0, 16, __Value) +#define SET_8710B_H2CCMD_BT_FW_PATCH_ADDR0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8710B_H2CCMD_BT_FW_PATCH_ADDR1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8710B_H2CCMD_BT_FW_PATCH_ADDR2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#define SET_8710B_H2CCMD_BT_FW_PATCH_ADDR3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) + +/* --------------------------------------------------------------------------------------------------------- + * ------------------------------------------- Structure -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- Function Statement -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + +/* host message to firmware cmd */ +void rtl8710b_set_FwPwrMode_cmd(PADAPTER padapter, u8 Mode); +void rtl8710b_set_FwJoinBssRpt_cmd(PADAPTER padapter, u8 mstatus); +/* s32 rtl8710b_set_lowpwr_lps_cmd(PADAPTER padapter, u8 enable); */ +void rtl8710b_set_FwPsTuneParam_cmd(PADAPTER padapter); +void rtl8710b_download_rsvd_page(PADAPTER padapter, u8 mstatus); +#ifdef CONFIG_BT_COEXIST + void rtl8710b_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P + void rtl8710b_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_P2P_WOWLAN + void rtl8710b_set_p2p_wowlan_offload_cmd(PADAPTER padapter); +#endif + +s32 FillH2CCmd8710B(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +u8 GetTxBufferRsvdPageNum8710B(_adapter *padapter, bool wowlan); +#endif diff --git a/include/rtl8710b_dm.h b/include/rtl8710b_dm.h new file mode 100644 index 0000000..9a131ba --- /dev/null +++ b/include/rtl8710b_dm.h @@ -0,0 +1,39 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8710B_DM_H__ +#define __RTL8710B_DM_H__ +/* ************************************************************ + * Description: + * + * This file is for 8710B dynamic mechanism only + * + * + * ************************************************************ */ + +/* ************************************************************ + * structure and define + * ************************************************************ */ + +/* ************************************************************ + * function prototype + * ************************************************************ */ + +void rtl8710b_init_dm_priv(PADAPTER padapter); +void rtl8710b_deinit_dm_priv(PADAPTER padapter); + +void rtl8710b_InitHalDm(PADAPTER padapter); +void rtl8710b_HalDmWatchDog(PADAPTER padapter); + +#endif diff --git a/include/rtl8710b_hal.h b/include/rtl8710b_hal.h new file mode 100644 index 0000000..332112b --- /dev/null +++ b/include/rtl8710b_hal.h @@ -0,0 +1,277 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8710B_HAL_H__ +#define __RTL8710B_HAL_H__ + +#include "hal_data.h" + +#include "rtl8710b_spec.h" +#include "rtl8710b_rf.h" +#include "rtl8710b_dm.h" +#include "rtl8710b_recv.h" +#include "rtl8710b_xmit.h" +#include "rtl8710b_cmd.h" +#include "rtl8710b_led.h" +#include "Hal8710BPwrSeq.h" +#include "Hal8710BPhyReg.h" +#include "Hal8710BPhyCfg.h" +#ifdef DBG_CONFIG_ERROR_DETECT + #include "rtl8710b_sreset.h" +#endif +#ifdef CONFIG_LPS_POFF + #include "rtl8710b_lps_poff.h" +#endif + +#define FW_8710B_SIZE 0x8000 +#define FW_8710B_START_ADDRESS 0x1000 +#define FW_8710B_END_ADDRESS 0x1FFF /* 0x5FFF */ + +typedef struct _RT_FIRMWARE { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_8710B_SIZE]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8710B, *PRT_FIRMWARE_8710B; + +/* + * This structure must be cared byte-ordering + * + * Added by tynli. 2009.12.04. */ +typedef struct _RT_8710B_FIRMWARE_HDR { + /* 8-byte alinment required */ + + /* --- LONG WORD 0 ---- */ + u16 Signature; /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ + u8 Category; /* AP/NIC and USB/PCI */ + u8 Function; /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ + u16 Version; /* FW Version */ + u16 Subversion; /* FW Subversion, default 0x00 */ + + /* --- LONG WORD 1 ---- */ + u8 Month; /* Release time Month field */ + u8 Date; /* Release time Date field */ + u8 Hour; /* Release time Hour field */ + u8 Minute; /* Release time Minute field */ + u16 RamCodeSize; /* The size of RAM code */ + u16 Rsvd2; + + /* --- LONG WORD 2 ---- */ + u32 SvnIdx; /* The SVN entry index */ + u32 Rsvd3; + + /* --- LONG WORD 3 ---- */ + u32 Rsvd4; + u32 Rsvd5; +} RT_8710B_FIRMWARE_HDR, *PRT_8710B_FIRMWARE_HDR; + +#define DRIVER_EARLY_INT_TIME_8710B 0x05 +#define BCN_DMA_ATIME_INT_TIME_8710B 0x02 + +/* for 8710B + * TX 32K, RX 16K, Page size 128B for TX, 8B for RX */ +#define PAGE_SIZE_TX_8710B 128 +#define PAGE_SIZE_RX_8710B 8 + +#define TX_DMA_SIZE_8710B 0x8000 /* 32K(TX) */ +#define RX_DMA_SIZE_8710B 0x4000 /* 16K(RX) */ + +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8710B 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8710B 0x80 /* 128B, reserved for tx report */ +#endif +#define RX_DMA_BOUNDARY_8710B\ + (RX_DMA_SIZE_8710B - RX_DMA_RESERVED_SIZE_8710B - 1) + + +/* Note: We will divide number of page equally for each queue other than public queue! */ + +/* For General Reserved Page Number(Beacon Queue is reserved page) + * Beacon:MAX_BEACON_LEN/PAGE_SIZE_TX_8710B + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1,CTS-2-SELF,LTE QoS Null*/ +#define BCNQ_PAGE_NUM_8710B (MAX_BEACON_LEN/PAGE_SIZE_TX_8710B + 6) /*0x08*/ + + +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:2,GTK EXT MEM:2, AOAC rpt 1, PNO: 6 + * NS offload: 2 NDP info: 1 + */ +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8710B 0x0b +#else + #define WOWLAN_PAGE_NUM_8710B 0x00 +#endif + +#ifdef CONFIG_PNO_SUPPORT + #undef WOWLAN_PAGE_NUM_8710B + #define WOWLAN_PAGE_NUM_8710B 0x15 +#endif + +#ifdef CONFIG_AP_WOWLAN + #define AP_WOWLAN_PAGE_NUM_8710B 0x02 +#endif + +#define TX_TOTAL_PAGE_NUMBER_8710B\ + (0xFF - BCNQ_PAGE_NUM_8710B -WOWLAN_PAGE_NUM_8710B) +#define TX_PAGE_BOUNDARY_8710B (TX_TOTAL_PAGE_NUMBER_8710B + 1) + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8710B TX_TOTAL_PAGE_NUMBER_8710B +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8710B\ + (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8710B + 1) + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_8710B */ +#define NORMAL_PAGE_NUM_HPQ_8710B 0x0C +#define NORMAL_PAGE_NUM_LPQ_8710B 0x02 +#define NORMAL_PAGE_NUM_NPQ_8710B 0x02 +#define NORMAL_PAGE_NUM_EPQ_8710B 0x04 + +/* Note: For Normal Chip Setting, modify later */ +#define WMM_NORMAL_PAGE_NUM_HPQ_8710B 0x30 +#define WMM_NORMAL_PAGE_NUM_LPQ_8710B 0x20 +#define WMM_NORMAL_PAGE_NUM_NPQ_8710B 0x20 +#define WMM_NORMAL_PAGE_NUM_EPQ_8710B 0x00 + + +#include "HalVerDef.h" +#include "hal_com.h" + +#define EFUSE_OOB_PROTECT_BYTES (96 + 1) + +#define HAL_EFUSE_MEMORY +#define HWSET_MAX_SIZE_8710B 512 +#define EFUSE_REAL_CONTENT_LEN_8710B 512 +#define EFUSE_MAP_LEN_8710B 512 +#define EFUSE_MAX_SECTION_8710B 64 + +/* For some inferiority IC purpose. added by Roger, 2009.09.02.*/ +#define EFUSE_IC_ID_OFFSET 506 +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_REAL_CONTENT_LEN_8710B) + +#define EFUSE_ACCESS_ON 0x69 +#define EFUSE_ACCESS_OFF 0x00 + +#define PACKAGE_QFN32_S 0 +#define PACKAGE_QFN48M_S 1 //definiton 8188GU Dongle Package, Efuse Physical Address 0xF8 = 0xFE +#define PACKAGE_QFN48_S 2 +#define PACKAGE_QFN64_S 3 +#define PACKAGE_QFN32_U 4 +#define PACKAGE_QFN48M_U 5 //definiton 8188GU Dongle Package, Efuse Physical Address 0xF8 = 0xEE +#define PACKAGE_QFN48_U 6 +#define PACKAGE_QFN68_U 7 + +typedef enum _PACKAGE_TYPE_E +{ + PACKAGE_DEFAULT, + PACKAGE_QFN68, + PACKAGE_TFBGA90, + PACKAGE_TFBGA80, + PACKAGE_TFBGA79 +}PACKAGE_TYPE_E; + +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) \ + (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +#ifdef CONFIG_FILE_FWIMG + extern char *rtw_fw_file_path; + extern char *rtw_fw_wow_file_path; + #ifdef CONFIG_MP_INCLUDED + extern char *rtw_fw_mp_bt_file_path; + #endif /* CONFIG_MP_INCLUDED */ +#endif /* CONFIG_FILE_FWIMG */ + +/* rtl8710b_hal_init.c */ +s32 rtl8710b_FirmwareDownload(PADAPTER padapter, BOOLEAN bUsedWoWLANFw); +void rtl8710b_FirmwareSelfReset(PADAPTER padapter); +void rtl8710b_InitializeFirmwareVars(PADAPTER padapter); + +void rtl8710b_InitAntenna_Selection(PADAPTER padapter); +void rtl8710b_DeinitAntenna_Selection(PADAPTER padapter); +void rtl8710b_CheckAntenna_Selection(PADAPTER padapter); +void rtl8710b_init_default_value(PADAPTER padapter); + + +u32 indirect_read32_8710b(PADAPTER padapter, u32 regaddr); +void indirect_write32_8710b(PADAPTER padapter, u32 regaddr, u32 data); +u32 hal_query_syson_reg_8710b(PADAPTER padapter, u32 regaddr, u32 bitmask); +void hal_set_syson_reg_8710b(PADAPTER padapter, u32 regaddr, u32 bitmask, u32 data); +#define HAL_SetSYSOnReg hal_set_syson_reg_8710b + + +/* EFuse */ +u8 GetEEPROMSize8710B(PADAPTER padapter); + +#if 0 +void Hal_InitPGData(PADAPTER padapter, u8 *PROMContent); +void Hal_EfuseParseIDCode(PADAPTER padapter, u8 *hwinfo); +void Hal_EfuseParseTxPowerInfo_8710B(PADAPTER padapter, + u8 *PROMContent, BOOLEAN AutoLoadFail); +void Hal_EfuseParseEEPROMVer_8710B(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParsePackageType_8710B(PADAPTER pAdapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseChnlPlan_8710B(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseCustomerID_8710B(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseAntennaDiversity_8710B(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseXtal_8710B(PADAPTER pAdapter, + u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseThermalMeter_8710B(PADAPTER padapter, + u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseBoardType_8710B(PADAPTER Adapter, + u8 *PROMContent, BOOLEAN AutoloadFail); +#endif + +void rtl8710b_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8710b(_adapter *adapter); +u8 SetHwReg8710B(PADAPTER padapter, u8 variable, u8 *val); +void GetHwReg8710B(PADAPTER padapter, u8 variable, u8 *val); +u8 SetHalDefVar8710B(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +u8 GetHalDefVar8710B(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); + +/* register */ +void rtl8710b_InitBeaconParameters(PADAPTER padapter); +void rtl8710b_InitBeaconMaxError(PADAPTER padapter, u8 InfraMode); +void _8051Reset8710(PADAPTER padapter); + +void rtl8710b_start_thread(_adapter *padapter); +void rtl8710b_stop_thread(_adapter *padapter); + +#ifdef CONFIG_GPIO_WAKEUP + void HalSetOutPutGPIO(PADAPTER padapter, u8 index, u8 OutPutValue); +#endif + +void CCX_FwC2HTxRpt_8710b(PADAPTER padapter, u8 *pdata, u8 len); + +u8 MRateToHwRate8710B(u8 rate); +u8 HwRateToMRate8710B(u8 rate); + +#ifdef CONFIG_USB_HCI + void rtl8710b_cal_txdesc_chksum(struct tx_desc *ptxdesc); +#endif + + +#endif diff --git a/include/rtl8710b_led.h b/include/rtl8710b_led.h new file mode 100644 index 0000000..8ca346d --- /dev/null +++ b/include/rtl8710b_led.h @@ -0,0 +1,44 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8710B_LED_H__ +#define __RTL8710B_LED_H__ + +#include +#include +#include + +#ifdef CONFIG_RTW_SW_LED +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI + void rtl8710bu_InitSwLeds(PADAPTER padapter); + void rtl8710bu_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_SDIO_HCI + void rtl8710bs_InitSwLeds(PADAPTER padapter); + void rtl8710bs_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_GSPI_HCI + void rtl8710bs_InitSwLeds(PADAPTER padapter); + void rtl8710bs_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_PCI_HCI + void rtl8710be_InitSwLeds(PADAPTER padapter); + void rtl8710be_DeInitSwLeds(PADAPTER padapter); +#endif + +#endif /*#ifdef CONFIG_RTW_SW_LED*/ +#endif diff --git a/include/rtl8710b_lps_poff.h b/include/rtl8710b_lps_poff.h new file mode 100644 index 0000000..ea9c60e --- /dev/null +++ b/include/rtl8710b_lps_poff.h @@ -0,0 +1,56 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +/******************************************** CONST ************************/ +#define NUM_OF_REGISTER_BANK 13 +#define NUM_OF_TOTAL_DWORD (NUM_OF_REGISTER_BANK * 64) +#define TOTAL_LEN_FOR_HIOE ((NUM_OF_TOTAL_DWORD + 1) * 8) +#define LPS_POFF_STATIC_FILE_LEN (TOTAL_LEN_FOR_HIOE + TXDESC_SIZE) +#define LPS_POFF_DYNAMIC_FILE_LEN (512 + TXDESC_SIZE) +/******************************************** CONST ************************/ + +/******************************************** MACRO ************************/ +/* HOIE Entry Definition */ +#define SET_HOIE_ENTRY_LOW_DATA(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE), 0, 16, __Value) +#define SET_HOIE_ENTRY_HIGH_DATA(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE), 16, 16, __Value) +#define SET_HOIE_ENTRY_MODE_SELECT(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 0, 1, __Value) +#define SET_HOIE_ENTRY_ADDRESS(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 1, 14, __Value) +#define SET_HOIE_ENTRY_BYTE_MASK(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 15, 4, __Value) +#define SET_HOIE_ENTRY_IO_LOCK(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 19, 1, __Value) +#define SET_HOIE_ENTRY_RD_EN(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 20, 1, __Value) +#define SET_HOIE_ENTRY_WR_EN(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 21, 1, __Value) +#define SET_HOIE_ENTRY_RAW_RW(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 22, 1, __Value) +#define SET_HOIE_ENTRY_RAW(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 23, 1, __Value) +#define SET_HOIE_ENTRY_IO_DELAY(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 24, 8, __Value) + +/*********************Function Definition*******************************************/ +void rtl8710b_lps_poff_init(PADAPTER padapter); +void rtl8710b_lps_poff_deinit(PADAPTER padapter); +bool rtl8710b_lps_poff_get_txbndy_status(PADAPTER padapter); +void rtl8710b_lps_poff_h2c_ctrl(PADAPTER padapter, u8 enable); +void rtl8710b_lps_poff_set_ps_mode(PADAPTER padapter, bool bEnterLPS); +bool rtl8710b_lps_poff_get_status(PADAPTER padapter); +void rtl8710b_lps_poff_wow(PADAPTER padapter); diff --git a/include/rtl8710b_recv.h b/include/rtl8710b_recv.h new file mode 100644 index 0000000..ca0b8f8 --- /dev/null +++ b/include/rtl8710b_recv.h @@ -0,0 +1,81 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8710B_RECV_H__ +#define __RTL8710B_RECV_H__ + +#define RECV_BLK_SZ 512 +#define RECV_BLK_CNT 16 +#define RECV_BLK_TH RECV_BLK_CNT + +#if defined(CONFIG_USB_HCI) + #ifndef MAX_RECVBUF_SZ + #ifdef CONFIG_MINIMAL_MEMORY_USAGE + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #else + #ifdef CONFIG_PLATFORM_MSTAR + #define MAX_RECVBUF_SZ (8192) /* 8K */ + #elif defined(CONFIG_PLATFORM_HISILICON) + #define MAX_RECVBUF_SZ (16384) /* 16k */ + #else + #define MAX_RECVBUF_SZ (15360) /* 15k < 16k */ + /* #define MAX_RECVBUF_SZ (32768) */ /* 32k */ + /* #define MAX_RECVBUF_SZ (20480) */ /* 20K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + /* #define MAX_RECVBUF_SZ (16384) */ /* 16k - 92E RX BUF :16K */ + #endif + #endif + #endif /* !MAX_RECVBUF_SZ */ +#endif + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +/*-----------------------------------------------------------------*/ +/* RTL8710B RX BUFFER DESC */ +/*-----------------------------------------------------------------*/ +/*DWORD 0*/ +#define SET_RX_BUFFER_DESC_DATA_LENGTH_8710B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_BUFFER_DESC_LS_8710B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 15, 1, __Value) +#define SET_RX_BUFFER_DESC_FS_8710B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 1, __Value) +#define SET_RX_BUFFER_DESC_TOTAL_LENGTH_8710B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 15, __Value) + +#define GET_RX_BUFFER_DESC_OWN_8710B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) +#define GET_RX_BUFFER_DESC_LS_8710B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_BUFFER_DESC_FS_8710B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 1) +#ifdef USING_RX_TAG + #define GET_RX_BUFFER_DESC_RX_TAG_8710B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 13) +#else + #define GET_RX_BUFFER_DESC_TOTAL_LENGTH_8710B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 15) +#endif + +/*DWORD 1*/ +#define SET_RX_BUFFER_PHYSICAL_LOW_8710B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+4, 0, 32, __Value) + +/*DWORD 2*/ +#ifdef CONFIG_64BIT_DMA + #define SET_RX_BUFFER_PHYSICAL_HIGH_8710B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+8, 0, 32, __Value) +#else + #define SET_RX_BUFFER_PHYSICAL_HIGH_8710B(__pRxStatusDesc, __Value) +#endif + +#ifdef CONFIG_USB_HCI + int rtl8710bu_init_recv_priv(_adapter *padapter); + void rtl8710bu_free_recv_priv(_adapter *padapter); + void rtl8710bu_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); +#endif + +void rtl8710b_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8710B_RECV_H__ */ diff --git a/include/rtl8710b_rf.h b/include/rtl8710b_rf.h new file mode 100644 index 0000000..0b5cee6 --- /dev/null +++ b/include/rtl8710b_rf.h @@ -0,0 +1,20 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8710B_RF_H__ +#define __RTL8710B_RF_H__ + +int PHY_RF6052_Config8710B(PADAPTER pdapter); + +#endif diff --git a/include/rtl8710b_spec.h b/include/rtl8710b_spec.h new file mode 100644 index 0000000..309c3ee --- /dev/null +++ b/include/rtl8710b_spec.h @@ -0,0 +1,481 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8710B_SPEC_H__ +#define __RTL8710B_SPEC_H__ + +#include + + +#define HAL_NAV_UPPER_UNIT_8710B 128 /* micro-second */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_SYS_ISO_CTRL_8710B 0x0000 /* 2 Byte */ +#define REG_APS_FSMCO_8710B 0x0004 /* 4 Byte */ +#define REG_SYS_CLKR_8710B 0x0008 /* 2 Byte */ +#define REG_9346CR_8710B 0x000A /* 2 Byte */ +#define REG_EE_VPD_8710B 0x000C /* 2 Byte */ +#define REG_AFE_MISC_8710B 0x0010 /* 1 Byte */ +#define REG_SPS0_CTRL_8710B 0x0011 /* 7 Byte */ +#define REG_SPS_OCP_CFG_8710B 0x0018 /* 4 Byte */ +#define REG_RSV_CTRL_8710B 0x001C /* 3 Byte */ +#define REG_RF_CTRL_8710B 0x001F /* 1 Byte */ +#define REG_LPLDO_CTRL_8710B 0x0023 /* 1 Byte */ +#define REG_AFE_XTAL_CTRL_8710B 0x0024 /* 4 Byte */ +#define REG_AFE_PLL_CTRL_8710B 0x0028 /* 4 Byte */ +#define REG_MAC_PLL_CTRL_EXT_8710B 0x002c /* 4 Byte */ +#define REG_EFUSE_CTRL_8710B 0x0030 +#define REG_EFUSE_TEST_8710B 0x0034 +#define REG_PWR_DATA_8710B 0x0038 +#define REG_CAL_TIMER_8710B 0x003C +#define REG_ACLK_MON_8710B 0x003E +#define REG_GPIO_MUXCFG_8710B 0x0040 +#define REG_GPIO_IO_SEL_8710B 0x0042 +#define REG_MAC_PINMUX_CFG_8710B 0x0043 +#define REG_GPIO_PIN_CTRL_8710B 0x0044 +#define REG_GPIO_INTM_8710B 0x0048 +#define REG_LEDCFG0_8710B 0x004C +#define REG_LEDCFG1_8710B 0x004D +#define REG_LEDCFG2_8710B 0x004E +#define REG_LEDCFG3_8710B 0x004F +#define REG_FSIMR_8710B 0x0050 +#define REG_FSISR_8710B 0x0054 +#define REG_HSIMR_8710B 0x0058 +#define REG_HSISR_8710B 0x005c +#define REG_GPIO_EXT_CTRL 0x0060 +#define REG_PAD_CTRL1_8710B 0x0064 +#define REG_MULTI_FUNC_CTRL_8710B 0x0068 +#define REG_GPIO_STATUS_8710B 0x006C +#define REG_SDIO_CTRL_8710B 0x0070 +#define REG_OPT_CTRL_8710B 0x0074 +#define REG_AFE_CTRL_4_8710B 0x0078 +#define REG_MCUFWDL_8710B 0x0080 +#define REG_8051FW_CTRL_8710B 0x0080 +#define REG_HMEBOX_DBG_0_8710B 0x0088 +#define REG_HMEBOX_DBG_1_8710B 0x008A +#define REG_HMEBOX_DBG_2_8710B 0x008C +#define REG_HMEBOX_DBG_3_8710B 0x008E +#define REG_WLLPS_CTRL 0x0090 + +#define REG_PMC_DBG_CTRL2_8710B 0x00CC +#define REG_EFUSE_BURN_GNT_8710B 0x00CF +#define REG_HPON_FSM_8710B 0x00EC +#define REG_SYS_CFG1_8710B 0x00F0 +#define REG_SYS_CFG_8710B 0x00FC +#define REG_ROM_VERSION 0x00FD + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_C2HEVT_CMD_ID_8710B 0x01A0 +#define REG_C2HEVT_CMD_SEQ_88XX 0x01A1 +#define REG_C2hEVT_CMD_CONTENT_88XX 0x01A2 +#define REG_C2HEVT_CMD_LEN_8710B 0x01AE +#define REG_C2HEVT_CLEAR_8710B 0x01AF +#define REG_MCUTST_1_8710B 0x01C0 +#define REG_WOWLAN_WAKE_REASON 0x01C7 +#define REG_FMETHR_8710B 0x01C8 +#define REG_HMETFR_8710B 0x01CC +#define REG_HMEBOX_0_8710B 0x01D0 +#define REG_HMEBOX_1_8710B 0x01D4 +#define REG_HMEBOX_2_8710B 0x01D8 +#define REG_HMEBOX_3_8710B 0x01DC +#define REG_LLT_INIT_8710B 0x01E0 +#define REG_HMEBOX_EXT0_8710B 0x01F0 +#define REG_HMEBOX_EXT1_8710B 0x01F4 +#define REG_HMEBOX_EXT2_8710B 0x01F8 +#define REG_HMEBOX_EXT3_8710B 0x01FC + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RQPN_8710B 0x0200 +#define REG_FIFOPAGE_8710B 0x0204 +#define REG_DWBCN0_CTRL_8710B REG_TDECTRL +#define REG_TXDMA_OFFSET_CHK_8710B 0x020C +#define REG_TXDMA_STATUS_8710B 0x0210 +#define REG_RQPN_NPQ_8710B 0x0214 +#define REG_DWBCN1_CTRL_8710B 0x0228 + + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RXDMA_AGG_PG_TH_8710B 0x0280 +#define REG_FW_UPD_RDPTR_8710B 0x0284 /* FW shall update this register before FW write RXPKT_RELEASE_POLL to 1 */ +#define REG_RXDMA_CONTROL_8710B 0x0286 /* Control the RX DMA. */ +#define REG_RXDMA_STATUS_8710B 0x0288 +#define REG_RXDMA_MODE_CTRL_8710B 0x0290 +#define REG_EARLY_MODE_CONTROL_8710B 0x02BC +#define REG_RSVD5_8710B 0x02F0 +#define REG_RSVD6_8710B 0x02F4 + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8710B 0x0300 +#define REG_INT_MIG_8710B 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_TXBD_DESA_8710B 0x0308 /* TX Beacon Descriptor Address */ +#define REG_MGQ_TXBD_DESA_8710B 0x0310 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_TXBD_DESA_8710B 0x0318 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_TXBD_DESA_8710B 0x0320 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_TXBD_DESA_8710B 0x0328 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_TXBD_DESA_8710B 0x0330 /* TX BK Queue Descriptor Address */ +#define REG_RXQ_RXBD_DESA_8710B 0x0338 /* RX Queue Descriptor Address */ +#define REG_HI0Q_TXBD_DESA_8710B 0x0340 +#define REG_HI1Q_TXBD_DESA_8710B 0x0348 +#define REG_HI2Q_TXBD_DESA_8710B 0x0350 +#define REG_HI3Q_TXBD_DESA_8710B 0x0358 +#define REG_HI4Q_TXBD_DESA_8710B 0x0360 +#define REG_HI5Q_TXBD_DESA_8710B 0x0368 +#define REG_HI6Q_TXBD_DESA_8710B 0x0370 +#define REG_HI7Q_TXBD_DESA_8710B 0x0378 +#define REG_MGQ_TXBD_NUM_8710B 0x0380 +#define REG_RX_RXBD_NUM_8710B 0x0382 +#define REG_VOQ_TXBD_NUM_8710B 0x0384 +#define REG_VIQ_TXBD_NUM_8710B 0x0386 +#define REG_BEQ_TXBD_NUM_8710B 0x0388 +#define REG_BKQ_TXBD_NUM_8710B 0x038A +#define REG_HI0Q_TXBD_NUM_8710B 0x038C +#define REG_HI1Q_TXBD_NUM_8710B 0x038E +#define REG_HI2Q_TXBD_NUM_8710B 0x0390 +#define REG_HI3Q_TXBD_NUM_8710B 0x0392 +#define REG_HI4Q_TXBD_NUM_8710B 0x0394 +#define REG_HI5Q_TXBD_NUM_8710B 0x0396 +#define REG_HI6Q_TXBD_NUM_8710B 0x0398 +#define REG_HI7Q_TXBD_NUM_8710B 0x039A +#define REG_TSFTIMER_HCI_8710B 0x039C +#define REG_BD_RW_PTR_CLR_8710B 0x039C + +/* Read Write Point */ +#define REG_VOQ_TXBD_IDX_8710B 0x03A0 +#define REG_VIQ_TXBD_IDX_8710B 0x03A4 +#define REG_BEQ_TXBD_IDX_8710B 0x03A8 +#define REG_BKQ_TXBD_IDX_8710B 0x03AC +#define REG_MGQ_TXBD_IDX_8710B 0x03B0 +#define REG_RXQ_TXBD_IDX_8710B 0x03B4 +#define REG_HI0Q_TXBD_IDX_8710B 0x03B8 +#define REG_HI1Q_TXBD_IDX_8710B 0x03BC +#define REG_HI2Q_TXBD_IDX_8710B 0x03C0 +#define REG_HI3Q_TXBD_IDX_8710B 0x03C4 +#define REG_HI4Q_TXBD_IDX_8710B 0x03C8 +#define REG_HI5Q_TXBD_IDX_8710B 0x03CC +#define REG_HI6Q_TXBD_IDX_8710B 0x03D0 +#define REG_HI7Q_TXBD_IDX_8710B 0x03D4 + +#define REG_PCIE_HCPWM_8710BE 0x03D8 /* ?????? */ +#define REG_PCIE_HRPWM_8710BE 0x03DC /* PCIe RPWM ?????? */ +#define REG_DBI_WDATA_V1_8710B 0x03E8 +#define REG_DBI_RDATA_V1_8710B 0x03EC +#define REG_DBI_FLAG_V1_8710B 0x03F0 +#define REG_MDIO_V1_8710B 0x03F4 +#define REG_PCIE_MIX_CFG_8710B 0x03F8 +#define REG_HCI_MIX_CFG_8710B 0x03FC + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#define REG_VOQ_INFORMATION_8710B 0x0400 +#define REG_VIQ_INFORMATION_8710B 0x0404 +#define REG_BEQ_INFORMATION_8710B 0x0408 +#define REG_BKQ_INFORMATION_8710B 0x040C +#define REG_MGQ_INFORMATION_8710B 0x0410 +#define REG_HGQ_INFORMATION_8710B 0x0414 +#define REG_BCNQ_INFORMATION_8710B 0x0418 +#define REG_TXPKT_EMPTY_8710B 0x041A + +#define REG_FWHW_TXQ_CTRL_8710B 0x0420 +#define REG_HWSEQ_CTRL_8710B 0x0423 +#define REG_TXPKTBUF_BCNQ_BDNY_8710B 0x0424 +#define REG_TXPKTBUF_MGQ_BDNY_8710B 0x0425 +#define REG_LIFECTRL_CTRL_8710B 0x0426 +#define REG_MULTI_BCNQ_OFFSET_8710B 0x0427 +#define REG_SPEC_SIFS_8710B 0x0428 +#define REG_RL_8710B 0x042A +#define REG_TXBF_CTRL_8710B 0x042C +#define REG_DARFRC_8710B 0x0430 +#define REG_RARFRC_8710B 0x0438 +#define REG_RRSR_8710B 0x0440 +#define REG_ARFR0_8710B 0x0444 +#define REG_ARFR1_8710B 0x044C +#define REG_CCK_CHECK_8710B 0x0454 +#define REG_AMPDU_MAX_TIME_8710B 0x0456 +#define REG_TXPKTBUF_BCNQ_BDNY1_8710B 0x0457 + +#define REG_AMPDU_MAX_LENGTH_8710B 0x0458 +#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8710B 0x045D +#define REG_NDPA_OPT_CTRL_8710B 0x045F +#define REG_FAST_EDCA_CTRL_8710B 0x0460 +#define REG_RD_RESP_PKT_TH_8710B 0x0463 +#define REG_DATA_SC_8710B 0x0483 +#ifdef CONFIG_WOWLAN + #define REG_TXPKTBUF_IV_LOW 0x0484 + #define REG_TXPKTBUF_IV_HIGH 0x0488 +#endif +#define REG_TXRPT_START_OFFSET 0x04AC +#define REG_POWER_STAGE1_8710B 0x04B4 +#define REG_POWER_STAGE2_8710B 0x04B8 +#define REG_AMPDU_BURST_MODE_8710B 0x04BC +#define REG_PKT_VO_VI_LIFE_TIME_8710B 0x04C0 +#define REG_PKT_BE_BK_LIFE_TIME_8710B 0x04C2 +#define REG_STBC_SETTING_8710B 0x04C4 +#define REG_HT_SINGLE_AMPDU_8710B 0x04C7 +#define REG_PROT_MODE_CTRL_8710B 0x04C8 +#define REG_MAX_AGGR_NUM_8710B 0x04CA +#define REG_RTS_MAX_AGGR_NUM_8710B 0x04CB +#define REG_BAR_MODE_CTRL_8710B 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8710B 0x04CF +#define REG_MACID_PKT_DROP0_8710B 0x04D0 +#define REG_MACID_PKT_SLEEP_8710B 0x04D4 + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ +#define REG_EDCA_VO_PARAM_8710B 0x0500 +#define REG_EDCA_VI_PARAM_8710B 0x0504 +#define REG_EDCA_BE_PARAM_8710B 0x0508 +#define REG_EDCA_BK_PARAM_8710B 0x050C +#define REG_BCNTCFG_8710B 0x0510 +#define REG_PIFS_8710B 0x0512 +#define REG_RDG_PIFS_8710B 0x0513 +#define REG_SIFS_CTX_8710B 0x0514 +#define REG_SIFS_TRX_8710B 0x0516 +#define REG_AGGR_BREAK_TIME_8710B 0x051A +#define REG_SLOT_8710B 0x051B +#define REG_TX_PTCL_CTRL_8710B 0x0520 +#define REG_TXPAUSE_8710B 0x0522 +#define REG_DIS_TXREQ_CLR_8710B 0x0523 +#define REG_RD_CTRL_8710B 0x0524 +/* + * Format for offset 540h-542h: + * [3:0]: TBTT prohibit setup in unit of 32us. The time for HW getting beacon content before TBTT. + * [7:4]: Reserved. + * [19:8]: TBTT prohibit hold in unit of 32us. The time for HW holding to send the beacon packet. + * [23:20]: Reserved + * Description: + * | + * |<--Setup--|--Hold------------>| + * --------------|---------------------- + * | + * TBTT + * Note: We cannot update beacon content to HW or send any AC packets during the time between Setup and Hold. + * Described by Designer Tim and Bruce, 2011-01-14. + * */ +#define REG_TBTT_PROHIBIT_8710B 0x0540 +#define REG_RD_NAV_NXT_8710B 0x0544 +#define REG_NAV_PROT_LEN_8710B 0x0546 +#define REG_BCN_CTRL_8710B 0x0550 +#define REG_BCN_CTRL_1_8710B 0x0551 +#define REG_MBID_NUM_8710B 0x0552 +#define REG_DUAL_TSF_RST_8710B 0x0553 +#define REG_BCN_INTERVAL_8710B 0x0554 +#define REG_DRVERLYINT_8710B 0x0558 +#define REG_BCNDMATIM_8710B 0x0559 +#define REG_ATIMWND_8710B 0x055A +#define REG_USTIME_TSF_8710B 0x055C +#define REG_BCN_MAX_ERR_8710B 0x055D +#define REG_RXTSF_OFFSET_CCK_8710B 0x055E +#define REG_RXTSF_OFFSET_OFDM_8710B 0x055F +#define REG_TSFTR_8710B 0x0560 +#define REG_CTWND_8710B 0x0572 +#define REG_SECONDARY_CCA_CTRL_8710B 0x0577 +#define REG_PSTIMER_8710B 0x0580 +#define REG_TIMER0_8710B 0x0584 +#define REG_TIMER1_8710B 0x0588 +#define REG_ACMHWCTRL_8710B 0x05C0 +#define REG_SCH_TXCMD_8710B 0x05F8 + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ +#define REG_MAC_CR_8710B 0x0600 +#define REG_TCR_8710B 0x0604 +#define REG_RCR_8710B 0x0608 +#define REG_RX_PKT_LIMIT_8710B 0x060C +#define REG_RX_DLK_TIME_8710B 0x060D +#define REG_RX_DRVINFO_SZ_8710B 0x060F + +#define REG_MACID_8710B 0x0610 +#define REG_BSSID_8710B 0x0618 +#define REG_MAR_8710B 0x0620 +#define REG_MBIDCAMCFG_8710B 0x0628 +#define REG_WOWLAN_GTK_DBG1 0x630 +#define REG_WOWLAN_GTK_DBG2 0x634 + +#define REG_USTIME_EDCA_8710B 0x0638 +#define REG_MAC_SPEC_SIFS_8710B 0x063A +#define REG_RESP_SIFP_CCK_8710B 0x063C +#define REG_RESP_SIFS_OFDM_8710B 0x063E +#define REG_ACKTO_8710B 0x0640 +#define REG_CTS2TO_8710B 0x0641 +#define REG_EIFS_8710B 0x0642 + +#define REG_NAV_UPPER_8710B 0x0652 /* unit of 128 */ +#define REG_TRXPTCL_CTL_8710B 0x0668 + +/* Security */ +#define REG_CAMCMD_8710B 0x0670 +#define REG_CAMWRITE_8710B 0x0674 +#define REG_CAMREAD_8710B 0x0678 +#define REG_CAMDBG_8710B 0x067C +#define REG_SECCFG_8710B 0x0680 + +/* Power */ +#define REG_WOW_CTRL_8710B 0x0690 +#define REG_PS_RX_INFO_8710B 0x0692 +#define REG_UAPSD_TID_8710B 0x0693 +#define REG_WKFMCAM_CMD_8710B 0x0698 +#define REG_WKFMCAM_NUM_8710B 0x0698 +#define REG_WKFMCAM_RWD_8710B 0x069C +#define REG_RXFLTMAP0_8710B 0x06A0 +#define REG_RXFLTMAP1_8710B 0x06A2 +#define REG_RXFLTMAP2_8710B 0x06A4 +#define REG_BCN_PSR_RPT_8710B 0x06A8 +#define REG_BT_COEX_TABLE_8710B 0x06C0 +#define REG_BFMER0_INFO_8710B 0x06E4 +#define REG_BFMER1_INFO_8710B 0x06EC +#define REG_CSI_RPT_PARAM_BW20_8710B 0x06F4 +#define REG_CSI_RPT_PARAM_BW40_8710B 0x06F8 +#define REG_CSI_RPT_PARAM_BW80_8710B 0x06FC + +/* Hardware Port 2 */ +#define REG_MACID1_8710B 0x0700 +#define REG_BSSID1_8710B 0x0708 +#define REG_BFMEE_SEL_8710B 0x0714 +#define REG_SND_PTCL_CTRL_8710B 0x0718 + +/* LTR */ +#define REG_LTR_CTRL_BASIC_8710B 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8710B 0x0798 +#define REG_LTR_ACTIVE_LATENCY_V1_8710B 0x079C + +/* LTE_COEX */ +#define REG_LTECOEX_CTRL 0x07C0 +#define REG_LTECOEX_WRITE_DATA 0x07C4 +#define REG_LTECOEX_READ_DATA 0x07C8 +#define REG_LTECOEX_PATH_CONTROL 0x70 + +/* Other */ +#define REG_USB_ACCESS_TIMEOUT 0xFE4C + +/* ----------------------------------------------------- + * SYSON_REG_SPEC + * ----------------------------------------------------- */ +#define SYSON_REG_BASE_ADDR_8710B 0x40000000 +#define REG_SYS_XTAL_CTRL0 0x0060 +#define REG_SYS_SYSTEM_CFG0 0x1F0 +#define REG_SYS_SYSTEM_CFG1 0x1F4 +#define REG_SYS_SYSTEM_CFG2 0x1F8 +#define REG_SYS_EEPROM_CTRL0 0x0E0 + + +/* ----------------------------------------------------- + * Indirect_R/W_SPEC + * ----------------------------------------------------- */ +#define NORMAL_REG_READ_OFFSET 0x83000000 +#define NORMAL_REG_WRITE_OFFSET 0x84000000 +#define EFUSE_READ_OFFSET 0x85000000 +#define EFUSE_WRITE_OFFSET 0x86000000 + + +/* ----------------------------------------------------- + * PAGE0_WLANON_REG_SPEC + * ----------------------------------------------------- */ +#define PAGE0_OFFSET 0x0 // WLANON_PAGE0_REG needs to add an offset. + + + +/* **************************************************************************** + * 8723 Regsiter Bit and Content definition + * **************************************************************************** */ + + /* ----------------------------------------------------- + * REG_SYS_SYSTEM_CFG0 + * ----------------------------------------------------- */ +#define BIT_RTL_ID_8710B BIT(16) + +#define BIT_MASK_CHIP_VER_8710B 0xf +#define BIT_GET_CHIP_VER_8710B(x) ((x) & BIT_MASK_CHIP_VER_8710B) + +#define BIT_SHIFT_VENDOR_ID_8710B 4 +#define BIT_MASK_VENDOR_ID_8710B 0xf +#define BIT_GET_VENDOR_ID_8710B(x) (((x) >> BIT_SHIFT_VENDOR_ID_8710B) & BIT_MASK_VENDOR_ID_8710B) + + /* ----------------------------------------------------- + * REG_SYS_SYSTEM_CFG1 + * ----------------------------------------------------- */ +#define BIT_SPSLDO_SEL_8710B BIT(25) + + /* ----------------------------------------------------- + * REG_SYS_SYSTEM_CFG2 + * ----------------------------------------------------- */ +#define BIT_MASK_RF_RL_ID_8710B 0xf +#define BIT_GET_RF_RL_ID_8710B(x) ((x) & BIT_MASK_RF_RL_ID_8710B) + + /* ----------------------------------------------------- + * REG_SYS_SYSTEM_CFG2 + * ----------------------------------------------------- */ +#define BIT_EERPOMSEL_8710B BIT(4) +#define BIT_AUTOLOAD_SUS_8710B BIT(5) + + + /* ----------------------------------------------------- + * Other + * ----------------------------------------------------- */ + + +#define BIT_USB_RXDMA_AGG_EN BIT(31) +#define RXDMA_AGG_MODE_EN BIT(1) + +#ifdef CONFIG_WOWLAN + #define RXPKT_RELEASE_POLL BIT(16) + #define RXDMA_IDLE BIT(17) + #define RW_RELEASE_EN BIT(18) +#endif + +/* 2 HSISR + * interrupt mask which needs to clear */ +#define MASK_HSISR_CLEAR (HSISR_GPIO12_0_INT |\ + HSISR_SPS_OCP_INT |\ + HSISR_RON_INT |\ + HSISR_PDNINT |\ + HSISR_GPIO9_INT) + +#ifdef CONFIG_RF_POWER_TRIM + #ifdef CONFIG_RTL8710B + #define EEPROM_RF_GAIN_OFFSET 0xC1 + #endif + + #define EEPROM_RF_GAIN_VAL 0x1F6 +#endif /*CONFIG_RF_POWER_TRIM*/ + +#endif /* __RTL8710B_SPEC_H__ */ diff --git a/include/rtl8710b_sreset.h b/include/rtl8710b_sreset.h new file mode 100644 index 0000000..ac5c64e --- /dev/null +++ b/include/rtl8710b_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8710B_SRESET_H_ +#define _RTL8710B_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT + extern void rtl8710b_sreset_xmit_status_check(_adapter *padapter); + extern void rtl8710b_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8710b_xmit.h b/include/rtl8710b_xmit.h new file mode 100644 index 0000000..b3ec6f5 --- /dev/null +++ b/include/rtl8710b_xmit.h @@ -0,0 +1,523 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8710B_XMIT_H__ +#define __RTL8710B_XMIT_H__ + + +#define MAX_TID (15) + + +#ifndef __INC_HAL8710BDESC_H +#define __INC_HAL8710BDESC_H + +#define RX_STATUS_DESC_SIZE_8710B 24 +#define RX_DRV_INFO_SIZE_UNIT_8710B 8 + + +/* DWORD 0 */ +#define SET_RX_STATUS_DESC_PKT_LEN_8710B(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_STATUS_DESC_EOR_8710B(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) +#define SET_RX_STATUS_DESC_OWN_8710B(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + +#define GET_RX_STATUS_DESC_PKT_LEN_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) +#define GET_RX_STATUS_DESC_CRC32_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) +#define GET_RX_STATUS_DESC_ICV_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_STATUS_DESC_DRVINFO_SIZE_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) +#define GET_RX_STATUS_DESC_SECURITY_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) +#define GET_RX_STATUS_DESC_QOS_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) +#define GET_RX_STATUS_DESC_SHIFT_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) +#define GET_RX_STATUS_DESC_PHY_STATUS_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) +#define GET_RX_STATUS_DESC_SWDEC_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) +#define GET_RX_STATUS_DESC_EOR_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) +#define GET_RX_STATUS_DESC_OWN_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) + +/* DWORD 1 */ +#define GET_RX_STATUS_DESC_MACID_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7) +#define GET_RX_STATUS_DESC_TID_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4) +#define GET_RX_STATUS_DESC_AMSDU_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1) +#define GET_RX_STATUS_DESC_RXID_MATCH_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1) +#define GET_RX_STATUS_DESC_PAGGR_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 15, 1) +#define GET_RX_STATUS_DESC_A1_FIT_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 16, 4) +#define GET_RX_STATUS_DESC_CHKERR_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 20, 1) +#define GET_RX_STATUS_DESC_IPVER_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 21, 1) +#define GET_RX_STATUS_DESC_IS_TCPUDP__8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 22, 1) +#define GET_RX_STATUS_DESC_CHK_VLD_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 23, 1) +#define GET_RX_STATUS_DESC_PAM_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 24, 1) +#define GET_RX_STATUS_DESC_PWR_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 25, 1) +#define GET_RX_STATUS_DESC_MORE_DATA_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 26, 1) +#define GET_RX_STATUS_DESC_MORE_FRAG_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 27, 1) +#define GET_RX_STATUS_DESC_TYPE_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 28, 2) +#define GET_RX_STATUS_DESC_MC_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 30, 1) +#define GET_RX_STATUS_DESC_BC_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 31, 1) + +/* DWORD 2 */ +#define GET_RX_STATUS_DESC_SEQ_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) +#define GET_RX_STATUS_DESC_FRAG_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) +#define GET_RX_STATUS_DESC_RX_IS_QOS_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) +#define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) +#define GET_RX_STATUS_DESC_RPT_SEL_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) +#define GET_RX_STATUS_DESC_FCS_OK_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 31, 1) + +/* DWORD 3 */ +#define GET_RX_STATUS_DESC_RX_RATE_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) +#define GET_RX_STATUS_DESC_HTC_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) +#define GET_RX_STATUS_DESC_EOSP_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) +#define GET_RX_STATUS_DESC_BSSID_FIT_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) +#ifdef CONFIG_USB_RX_AGGREGATION +#define GET_RX_STATUS_DESC_USB_AGG_PKTNUM_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8) +#endif +#define GET_RX_STATUS_DESC_PATTERN_MATCH_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1) +#define GET_RX_STATUS_DESC_UNICAST_MATCH_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1) +#define GET_RX_STATUS_DESC_MAGIC_MATCH_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1) + +/* DWORD 6 */ +#define GET_RX_STATUS_DESC_MATCH_ID_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+16, 0, 7) + +/* DWORD 5 */ +#define GET_RX_STATUS_DESC_TSFL_8710B(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + +#define GET_RX_STATUS_DESC_BUFF_ADDR_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+24, 0, 32) +#define GET_RX_STATUS_DESC_BUFF_ADDR64_8710B(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32) + +#define SET_RX_STATUS_DESC_BUFF_ADDR_8710B(__pRxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxDesc+24, 0, 32, __Value) + + +/* Dword 0, rsvd: bit26, bit28 */ +#define GET_TX_DESC_OWN_8710B(__pTxDesc)\ + LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) + +#define SET_TX_DESC_PKT_SIZE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) +#define SET_TX_DESC_OFFSET_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) +#define SET_TX_DESC_BMC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) +#define SET_TX_DESC_HTC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) +#define SET_TX_DESC_AMSDU_PAD_EN_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) +#define SET_TX_DESC_NO_ACM_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) +#define SET_TX_DESC_GF_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) + +/* Dword 1 */ +#define SET_TX_DESC_MACID_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) +#define SET_TX_DESC_QUEUE_SEL_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) +#define SET_TX_DESC_RDG_NAV_EXT_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) +#define SET_TX_DESC_LSIG_TXOP_EN_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) +#define SET_TX_DESC_PIFS_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) +#define SET_TX_DESC_RATE_ID_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) +#define SET_TX_DESC_EN_DESC_ID_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) +#define SET_TX_DESC_SEC_TYPE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) +#define SET_TX_DESC_PKT_OFFSET_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) +#define SET_TX_DESC_MORE_DATA_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 29, 1, __Value) + +/* Dword 2 remove P_AID, G_ID field*/ +#define SET_TX_DESC_CCA_RTS_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) +#define SET_TX_DESC_AGG_ENABLE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) +#define SET_TX_DESC_RDG_ENABLE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) +#define SET_TX_DESC_NULL0_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 14, 1, __Value) +#define SET_TX_DESC_NULL1_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 15, 1, __Value) +#define SET_TX_DESC_BK_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) +#define SET_TX_DESC_MORE_FRAG_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) +#define SET_TX_DESC_RAW_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) +#define SET_TX_DESC_CCX_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) +#define SET_TX_DESC_AMPDU_DENSITY_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) +#define SET_TX_DESC_BT_INT_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) +#define SET_TX_DESC_FTM_EN_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 30, 1, __Value) + +/* Dword 3 */ +#define SET_TX_DESC_NAV_USE_HDR_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value) +#define SET_TX_DESC_HWSEQ_SEL_8710B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) +#define SET_TX_DESC_USE_RATE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) +#define SET_TX_DESC_DISABLE_RTS_FB_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) +#define SET_TX_DESC_DISABLE_FB_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) +#define SET_TX_DESC_CTS2SELF_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) +#define SET_TX_DESC_RTS_ENABLE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) +#define SET_TX_DESC_HW_RTS_ENABLE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) +#define SET_TX_DESC_PORT_ID_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 14, 2, __Value) +#define SET_TX_DESC_USE_MAX_LEN_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) +#define SET_TX_DESC_MAX_AGG_NUM_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) +#define SET_TX_DESC_AMPDU_MAX_TIME_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + +/* Dword 4 */ +#define SET_TX_DESC_TX_RATE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) +#define SET_TX_DESC_TX_TRY_RATE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 7, 1, __Value) +#define SET_TX_DESC_DATA_RATE_FB_LIMIT_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) +#define SET_TX_DESC_RTS_RATE_FB_LIMIT_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) +#define SET_TX_DESC_RETRY_LIMIT_ENABLE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) +#define SET_TX_DESC_DATA_RETRY_LIMIT_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) +#define SET_TX_DESC_RTS_RATE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) +#define SET_TX_DESC_PCTS_EN_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 29, 1, __Value) +#define SET_TX_DESC_PCTS_MASK_IDX_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 30, 2, __Value) + +/* Dword 5 */ +#define SET_TX_DESC_DATA_SC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) +#define SET_TX_DESC_DATA_SHORT_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) +#define SET_TX_DESC_DATA_BW_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) +#define SET_TX_DESC_DATA_STBC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) +#define SET_TX_DESC_RTS_STBC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) +#define SET_TX_DESC_RTS_SHORT_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) +#define SET_TX_DESC_RTS_SC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) +#define SET_TX_DESC_PATH_A_EN_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 24, 1, __Value) +#define SET_TX_DESC_TXPWR_OF_SET_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 28, 3, __Value) + +/* Dword 6 */ +#define SET_TX_DESC_SW_DEFINE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) +#define SET_TX_DESC_MBSSID_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) +#define SET_TX_DESC_RF_SEL_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) + +/* Dword 7 */ +#ifdef CONFIG_PCI_HCI +#define SET_TX_DESC_TX_BUFFER_SIZE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif + +#ifdef CONFIG_USB_HCI +#define SET_TX_DESC_TX_DESC_CHECKSUM_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif + +#ifdef CONFIG_SDIO_HCI +#define SET_TX_DESC_TX_TIMESTAMP_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 6, 18, __Value) +#endif + +#define SET_TX_DESC_USB_TXAGG_NUM_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) + +/* Dword 8 */ +#define SET_TX_DESC_RTS_RC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 0, 6, __Value) +#define SET_TX_DESC_BAR_RC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 6, 2, __Value) +#define SET_TX_DESC_DATA_RC_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 8, 6, __Value) +#define SET_TX_DESC_HWSEQ_EN_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) +#define SET_TX_DESC_NEXTHEADPAGE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 16, 8, __Value) +#define SET_TX_DESC_TAILPAGE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 24, 8, __Value) + +/* Dword 9 */ +#define SET_TX_DESC_PADDING_LEN_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 0, 11, __Value) +#define SET_TX_DESC_SEQ_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) +#define SET_TX_DESC_FINAL_DATA_RATE_8710B(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 24, 8, __Value) + + +#define SET_EARLYMODE_PKTNUM_8710B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) +#define SET_EARLYMODE_LEN0_8710B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) +#define SET_EARLYMODE_LEN1_1_8710B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) +#define SET_EARLYMODE_LEN1_2_8710B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) +#define SET_EARLYMODE_LEN2_8710B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) +#define SET_EARLYMODE_LEN3_8710B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + + +/*-----------------------------------------------------------------*/ +/* RTL8710B TX BUFFER DESC */ +/*-----------------------------------------------------------------*/ +#ifdef CONFIG_64BIT_DMA + #define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16), 0, 16, __Valeu) + #define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16), 31, 1, __Valeu) + #define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16)+4, 0, 32, __Valeu) + #define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16)+8, 0, 32, __Valeu) +#else + #define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8), 0, 16, __Valeu) + #define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8), 31, 1, __Valeu) + #define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8)+4, 0, 32, __Valeu) + #define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) /* 64 BIT mode only */ +#endif +/* ********************************************************* */ + +/* 64 bits -- 32 bits */ +/* ======= ======= */ +/* Dword 0 0 */ +#define SET_TX_BUFF_DESC_LEN_0_8710B(__pTxDesc, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 14, __Valeu) +#define SET_TX_BUFF_DESC_PSB_8710B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 15, __Value) +#define SET_TX_BUFF_DESC_OWN_8710B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) + +/* Dword 1 1 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_0_8710B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 32, __Value) +#define GET_TX_BUFF_DESC_ADDR_LOW_0_8710B(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+4, 0, 32) +/* Dword 2 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_0_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 0, __Value) +#ifdef CONFIG_64BIT_DMA + #define GET_TX_BUFF_DESC_ADDR_HIGH_0_8710B(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+8, 0, 32) +#else + #define GET_TX_BUFF_DESC_ADDR_HIGH_0_8710B(__pTxDesc) 0 +#endif +/* Dword 3 NA */ +/* RESERVED 0 */ +/* Dword 4 2 */ +#define SET_TX_BUFF_DESC_LEN_1_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 1, __Value) +#define SET_TX_BUFF_DESC_AMSDU_1_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 5 3 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_1_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 6 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_1_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 7 NA */ +/*RESERVED 0 */ +/* Dword 8 4 */ +#define SET_TX_BUFF_DESC_LEN_2_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 2, __Value) +#define SET_TX_BUFF_DESC_AMSDU_2_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 9 5 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_2_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 10 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_2_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 11 NA */ +/*RESERVED 0 */ +/* Dword 12 6 */ +#define SET_TX_BUFF_DESC_LEN_3_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 3, __Value) +#define SET_TX_BUFF_DESC_AMSDU_3_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 13 7 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_3_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 14 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_3_8710B(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 15 NA */ +/*RESERVED 0 */ + + +#endif +/* ----------------------------------------------------------- + * + * Rate + * + * ----------------------------------------------------------- + * CCK Rates, TxHT = 0 */ +#define DESC8710B_RATE1M 0x00 +#define DESC8710B_RATE2M 0x01 +#define DESC8710B_RATE5_5M 0x02 +#define DESC8710B_RATE11M 0x03 + +/* OFDM Rates, TxHT = 0 */ +#define DESC8710B_RATE6M 0x04 +#define DESC8710B_RATE9M 0x05 +#define DESC8710B_RATE12M 0x06 +#define DESC8710B_RATE18M 0x07 +#define DESC8710B_RATE24M 0x08 +#define DESC8710B_RATE36M 0x09 +#define DESC8710B_RATE48M 0x0a +#define DESC8710B_RATE54M 0x0b + +/* MCS Rates, TxHT = 1 */ +#define DESC8710B_RATEMCS0 0x0c +#define DESC8710B_RATEMCS1 0x0d +#define DESC8710B_RATEMCS2 0x0e +#define DESC8710B_RATEMCS3 0x0f +#define DESC8710B_RATEMCS4 0x10 +#define DESC8710B_RATEMCS5 0x11 +#define DESC8710B_RATEMCS6 0x12 +#define DESC8710B_RATEMCS7 0x13 +#define DESC8710B_RATEMCS8 0x14 +#define DESC8710B_RATEMCS9 0x15 +#define DESC8710B_RATEMCS10 0x16 +#define DESC8710B_RATEMCS11 0x17 +#define DESC8710B_RATEMCS12 0x18 +#define DESC8710B_RATEMCS13 0x19 +#define DESC8710B_RATEMCS14 0x1a +#define DESC8710B_RATEMCS15 0x1b +#define DESC8710B_RATEVHTSS1MCS0 0x2c +#define DESC8710B_RATEVHTSS1MCS1 0x2d +#define DESC8710B_RATEVHTSS1MCS2 0x2e +#define DESC8710B_RATEVHTSS1MCS3 0x2f +#define DESC8710B_RATEVHTSS1MCS4 0x30 +#define DESC8710B_RATEVHTSS1MCS5 0x31 +#define DESC8710B_RATEVHTSS1MCS6 0x32 +#define DESC8710B_RATEVHTSS1MCS7 0x33 +#define DESC8710B_RATEVHTSS1MCS8 0x34 +#define DESC8710B_RATEVHTSS1MCS9 0x35 +#define DESC8710B_RATEVHTSS2MCS0 0x36 +#define DESC8710B_RATEVHTSS2MCS1 0x37 +#define DESC8710B_RATEVHTSS2MCS2 0x38 +#define DESC8710B_RATEVHTSS2MCS3 0x39 +#define DESC8710B_RATEVHTSS2MCS4 0x3a +#define DESC8710B_RATEVHTSS2MCS5 0x3b +#define DESC8710B_RATEVHTSS2MCS6 0x3c +#define DESC8710B_RATEVHTSS2MCS7 0x3d +#define DESC8710B_RATEVHTSS2MCS8 0x3e +#define DESC8710B_RATEVHTSS2MCS9 0x3f + + +#define RX_HAL_IS_CCK_RATE_8710B(pDesc)\ + (GET_RX_STATUS_DESC_RX_RATE_8710B(pDesc) == DESC8710B_RATE1M || \ + GET_RX_STATUS_DESC_RX_RATE_8710B(pDesc) == DESC8710B_RATE2M || \ + GET_RX_STATUS_DESC_RX_RATE_8710B(pDesc) == DESC8710B_RATE5_5M || \ + GET_RX_STATUS_DESC_RX_RATE_8710B(pDesc) == DESC8710B_RATE11M) + +#ifdef CONFIG_TRX_BD_ARCH + struct tx_desc; +#endif + +void rtl8710b_cal_txdesc_chksum(struct tx_desc *ptxdesc); +void rtl8710b_update_txdesc(struct xmit_frame *pxmitframe, u8 *pmem); +void rtl8710b_fill_txdesc_sectype(struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8710b_fill_txdesc_vcs(PADAPTER padapter, struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8710b_fill_txdesc_phy(PADAPTER padapter, struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8710b_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); + +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8710bs_init_xmit_priv(PADAPTER padapter); + void rtl8710bs_free_xmit_priv(PADAPTER padapter); + s32 rtl8710bs_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8710bs_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); + s32 rtl8710bs_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8710bs_xmit_buf_handler(PADAPTER padapter); + thread_return rtl8710bs_xmit_thread(thread_context context); + #define hal_xmit_handler rtl8710bs_xmit_buf_handler +#endif + +#ifdef CONFIG_USB_HCI + s32 rtl8710bu_xmit_buf_handler(PADAPTER padapter); + #define hal_xmit_handler rtl8710bu_xmit_buf_handler + s32 rtl8710bu_init_xmit_priv(PADAPTER padapter); + void rtl8710bu_free_xmit_priv(PADAPTER padapter); + s32 rtl8710bu_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8710bu_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8710bu_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8710bu_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8710bu_xmit_tasklet(void *priv); + s32 rtl8710bu_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); + void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, struct tx_desc *ptxdesc); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8710be_init_xmit_priv(PADAPTER padapter); + void rtl8710be_free_xmit_priv(PADAPTER padapter); + struct xmit_buf *rtl8710be_dequeue_xmitbuf(struct rtw_tx_ring *ring); + void rtl8710be_xmitframe_resume(_adapter *padapter); + s32 rtl8710be_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8710be_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); + s32 rtl8710be_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8710be_xmit_tasklet(void *priv); +#endif + +u8 BWMapping_8710B(PADAPTER Adapter, struct pkt_attrib *pattrib); +u8 SCMapping_8710B(PADAPTER Adapter, struct pkt_attrib *pattrib); + +#endif diff --git a/include/rtl8723b_cmd.h b/include/rtl8723b_cmd.h new file mode 100644 index 0000000..d4da956 --- /dev/null +++ b/include/rtl8723b_cmd.h @@ -0,0 +1,199 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723B_CMD_H__ +#define __RTL8723B_CMD_H__ + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD DEFINITION ------------------------------------------------ + * --------------------------------------------------------------------------------------------------------- */ + +enum h2c_cmd_8723B { + /* Common Class: 000 */ + H2C_8723B_RSVD_PAGE = 0x00, + H2C_8723B_MEDIA_STATUS_RPT = 0x01, + H2C_8723B_SCAN_ENABLE = 0x02, + H2C_8723B_KEEP_ALIVE = 0x03, + H2C_8723B_DISCON_DECISION = 0x04, + H2C_8723B_PSD_OFFLOAD = 0x05, + H2C_8723B_AP_OFFLOAD = 0x08, + H2C_8723B_BCN_RSVDPAGE = 0x09, + H2C_8723B_PROBERSP_RSVDPAGE = 0x0A, + H2C_8723B_FCS_RSVDPAGE = 0x10, + H2C_8723B_FCS_INFO = 0x11, + H2C_8723B_AP_WOW_GPIO_CTRL = 0x13, + + /* PoweSave Class: 001 */ + H2C_8723B_SET_PWR_MODE = 0x20, + H2C_8723B_PS_TUNING_PARA = 0x21, + H2C_8723B_PS_TUNING_PARA2 = 0x22, + H2C_8723B_P2P_LPS_PARAM = 0x23, + H2C_8723B_P2P_PS_OFFLOAD = 0x24, + H2C_8723B_PS_SCAN_ENABLE = 0x25, + H2C_8723B_SAP_PS_ = 0x26, + H2C_8723B_INACTIVE_PS_ = 0x27, /* Inactive_PS */ + H2C_8723B_FWLPS_IN_IPS_ = 0x28, + + /* Dynamic Mechanism Class: 010 */ + H2C_8723B_MACID_CFG = 0x40, + H2C_8723B_TXBF = 0x41, + H2C_8723B_RSSI_SETTING = 0x42, + H2C_8723B_AP_REQ_TXRPT = 0x43, + H2C_8723B_INIT_RATE_COLLECT = 0x44, + H2C_8723B_RA_PARA_ADJUST = 0x46, + + /* BT Class: 011 */ + H2C_8723B_B_TYPE_TDMA = 0x60, + H2C_8723B_BT_INFO = 0x61, + H2C_8723B_FORCE_BT_TXPWR = 0x62, + H2C_8723B_BT_IGNORE_WLANACT = 0x63, + H2C_8723B_DAC_SWING_VALUE = 0x64, + H2C_8723B_ANT_SEL_RSV = 0x65, + H2C_8723B_WL_OPMODE = 0x66, + H2C_8723B_BT_MP_OPER = 0x67, + H2C_8723B_BT_CONTROL = 0x68, + H2C_8723B_BT_WIFI_CTRL = 0x69, + H2C_8723B_BT_FW_PATCH = 0x6A, + H2C_8723B_BT_WLAN_CALIBRATION = 0x6D, + + /* WOWLAN Class: 100 */ + H2C_8723B_WOWLAN = 0x80, + H2C_8723B_REMOTE_WAKE_CTRL = 0x81, + H2C_8723B_AOAC_GLOBAL_INFO = 0x82, + H2C_8723B_AOAC_RSVD_PAGE = 0x83, + H2C_8723B_AOAC_RSVD_PAGE2 = 0x84, + H2C_8723B_D0_SCAN_OFFLOAD_CTRL = 0x85, + H2C_8723B_D0_SCAN_OFFLOAD_INFO = 0x86, + H2C_8723B_CHNL_SWITCH_OFFLOAD = 0x87, + H2C_8723B_P2P_OFFLOAD_RSVD_PAGE = 0x8A, + H2C_8723B_P2P_OFFLOAD = 0x8B, + + H2C_8723B_RESET_TSF = 0xC0, + H2C_8723B_MAXID, +}; + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD CONTENT -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- + * _RSVDPAGE_LOC_CMD_0x00 */ +#define SET_8723B_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723B_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8723B_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8723B_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8723B_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* _KEEP_ALIVE_CMD_0x03 */ +#define SET_8723B_H2CCMD_KEEPALIVE_PARM_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8723B_H2CCMD_KEEPALIVE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8723B_H2CCMD_KEEPALIVE_PARM_PKT_TYPE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_8723B_H2CCMD_KEEPALIVE_PARM_CHECK_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _DISCONNECT_DECISION_CMD_0x04 */ +#define SET_8723B_H2CCMD_DISCONDECISION_PARM_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8723B_H2CCMD_DISCONDECISION_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8723B_H2CCMD_DISCONDECISION_PARM_CHECK_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8723B_H2CCMD_DISCONDECISION_PARM_TRY_PKT_NUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) + +/* _PWR_MOD_CMD_0x20 */ +#define SET_8723B_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723B_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8723B_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8723B_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8723B_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8723B_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8723B_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_8723B_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + +/* _PS_TUNE_PARAM_CMD_0x21 */ +#define SET_8723B_H2CCMD_PSTUNE_PARM_BCN_TO_LIMIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723B_H2CCMD_PSTUNE_PARM_DTIM_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8723B_H2CCMD_PSTUNE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 1, __Value) +#define SET_8723B_H2CCMD_PSTUNE_PARM_PS_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 1, 7, __Value) +#define SET_8723B_H2CCMD_PSTUNE_PARM_DTIM_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _MACID_CFG_CMD_0x40 */ +#define SET_8723B_H2CCMD_MACID_CFG_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_RAID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 5, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_SGI_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 7, 1, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 2, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_NO_UPDATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 3, 1, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_VHT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 4, 2, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_DISPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 6, 1, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_DISRA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 7, 1, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_RATE_MASK0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_RATE_MASK1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_RATE_MASK2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+5, 0, 8, __Value) +#define SET_8723B_H2CCMD_MACID_CFG_RATE_MASK3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+6, 0, 8, __Value) + +/* _RSSI_SETTING_CMD_0x42 */ +#define SET_8723B_H2CCMD_RSSI_SETTING_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723B_H2CCMD_RSSI_SETTING_RSSI(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 7, __Value) +#define SET_8723B_H2CCMD_RSSI_SETTING_ULDL_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _AP_REQ_TXRPT_CMD_0x43 */ +#define SET_8723B_H2CCMD_APREQRPT_PARM_MACID1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723B_H2CCMD_APREQRPT_PARM_MACID2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _FORCE_BT_TXPWR_CMD_0x62 */ +#define SET_8723B_H2CCMD_BT_PWR_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) + +/* _FORCE_BT_MP_OPER_CMD_0x67 */ +#define SET_8723B_H2CCMD_BT_MPOPER_VER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_8723B_H2CCMD_BT_MPOPER_REQNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_8723B_H2CCMD_BT_MPOPER_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8723B_H2CCMD_BT_MPOPER_PARAM1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +#define SET_8723B_H2CCMD_BT_MPOPER_PARAM2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8723B_H2CCMD_BT_MPOPER_PARAM3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) + +/* _BT_FW_PATCH_0x6A */ +#define SET_8723B_H2CCMD_BT_FW_PATCH_SIZE(__pH2CCmd, __Value) SET_BITS_TO_LE_2BYTE((u8 *)(__pH2CCmd), 0, 16, __Value) +#define SET_8723B_H2CCMD_BT_FW_PATCH_ADDR0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8723B_H2CCMD_BT_FW_PATCH_ADDR1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8723B_H2CCMD_BT_FW_PATCH_ADDR2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#define SET_8723B_H2CCMD_BT_FW_PATCH_ADDR3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) + +/* --------------------------------------------------------------------------------------------------------- + * ------------------------------------------- Structure -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- Function Statement -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + +/* host message to firmware cmd */ +void rtl8723b_set_FwPwrMode_cmd(PADAPTER padapter, u8 Mode); +void rtl8723b_set_FwJoinBssRpt_cmd(PADAPTER padapter, u8 mstatus); +void rtl8723b_fw_try_ap_cmd(PADAPTER padapter, u32 need_ack); +/* s32 rtl8723b_set_lowpwr_lps_cmd(PADAPTER padapter, u8 enable); */ +void rtl8723b_set_FwPsTuneParam_cmd(PADAPTER padapter); +void rtl8723b_set_FwBtMpOper_cmd(PADAPTER padapter, u8 idx, u8 ver, u8 reqnum, u8 *param); +void rtl8723b_download_rsvd_page(PADAPTER padapter, u8 mstatus); +#ifdef CONFIG_BT_COEXIST + void rtl8723b_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P + void rtl8723b_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_P2P_WOWLAN + void rtl8723b_set_p2p_wowlan_offload_cmd(PADAPTER padapter); +#endif + +void rtl8723b_set_FwPwrModeInIPS_cmd(PADAPTER padapter, u8 cmd_param); + +s32 FillH2CCmd8723B(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +u8 GetTxBufferRsvdPageNum8723B(_adapter *padapter, bool wowlan); +#endif diff --git a/include/rtl8723b_dm.h b/include/rtl8723b_dm.h new file mode 100644 index 0000000..ea51717 --- /dev/null +++ b/include/rtl8723b_dm.h @@ -0,0 +1,38 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723B_DM_H__ +#define __RTL8723B_DM_H__ +/* ************************************************************ + * Description: + * + * This file is for 8723B dynamic mechanism only + * + * + * ************************************************************ */ + +/* ************************************************************ + * structure and define + * ************************************************************ */ + +/* ************************************************************ + * function prototype + * ************************************************************ */ + +void rtl8723b_init_dm_priv(PADAPTER padapter); +void rtl8723b_deinit_dm_priv(PADAPTER padapter); + +void rtl8723b_InitHalDm(PADAPTER padapter); +void rtl8723b_HalDmWatchDog(PADAPTER padapter); +#endif diff --git a/include/rtl8723b_hal.h b/include/rtl8723b_hal.h new file mode 100755 index 0000000..8483502 --- /dev/null +++ b/include/rtl8723b_hal.h @@ -0,0 +1,274 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723B_HAL_H__ +#define __RTL8723B_HAL_H__ + +#include "hal_data.h" + +#include "rtl8723b_spec.h" +#include "rtl8723b_rf.h" +#include "rtl8723b_dm.h" +#include "rtl8723b_recv.h" +#include "rtl8723b_xmit.h" +#include "rtl8723b_cmd.h" +#include "rtl8723b_led.h" +#include "Hal8723BPwrSeq.h" +#include "Hal8723BPhyReg.h" +#include "Hal8723BPhyCfg.h" +#ifdef DBG_CONFIG_ERROR_DETECT + #include "rtl8723b_sreset.h" +#endif + +#define FW_8723B_SIZE 0x8000 +#define FW_8723B_START_ADDRESS 0x1000 +#define FW_8723B_END_ADDRESS 0x1FFF /* 0x5FFF */ + +#define IS_FW_HEADER_EXIST_8723B(_pFwHdr) ((le16_to_cpu(_pFwHdr->Signature) & 0xFFF0) == 0x5300) + +typedef struct _RT_FIRMWARE { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_8723B_SIZE]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8723B, *PRT_FIRMWARE_8723B; + +/* + * This structure must be cared byte-ordering + * + * Added by tynli. 2009.12.04. */ +typedef struct _RT_8723B_FIRMWARE_HDR { + /* 8-byte alinment required */ + + /* --- LONG WORD 0 ---- */ + u16 Signature; /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ + u8 Category; /* AP/NIC and USB/PCI */ + u8 Function; /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ + u16 Version; /* FW Version */ + u16 Subversion; /* FW Subversion, default 0x00 */ + + /* --- LONG WORD 1 ---- */ + u8 Month; /* Release time Month field */ + u8 Date; /* Release time Date field */ + u8 Hour; /* Release time Hour field */ + u8 Minute; /* Release time Minute field */ + u16 RamCodeSize; /* The size of RAM code */ + u16 Rsvd2; + + /* --- LONG WORD 2 ---- */ + u32 SvnIdx; /* The SVN entry index */ + u32 Rsvd3; + + /* --- LONG WORD 3 ---- */ + u32 Rsvd4; + u32 Rsvd5; +} RT_8723B_FIRMWARE_HDR, *PRT_8723B_FIRMWARE_HDR; + +#define DRIVER_EARLY_INT_TIME_8723B 0x05 +#define BCN_DMA_ATIME_INT_TIME_8723B 0x02 + +/* for 8723B + * TX 32K, RX 16K, Page size 128B for TX, 8B for RX */ +#define PAGE_SIZE_TX_8723B 128 +#define PAGE_SIZE_RX_8723B 8 + +#define TX_DMA_SIZE_8723B 0x8000 /* 32K(TX) */ +#define RX_DMA_SIZE_8723B 0x4000 /* 16K(RX) */ + +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8723B 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8723B 0x80 /* 128B, reserved for tx report */ +#endif +#define RX_DMA_BOUNDARY_8723B (RX_DMA_SIZE_8723B - RX_DMA_RESERVED_SIZE_8723B - 1) + + +/* Note: We will divide number of page equally for each queue other than public queue! */ + +/* For General Reserved Page Number(Beacon Queue is reserved page) + * Beacon:MAX_BEACON_LEN/PAGE_SIZE_TX_8723B + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1,CTS-2-SELF,LTE QoS Null*/ +#define BCNQ_PAGE_NUM_8723B (MAX_BEACON_LEN / PAGE_SIZE_TX_8723B + 6) /*0x08*/ + + +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:2,GTK EXT MEM:2, AOAC rpt: 1,PNO: 6 + * NS offload: 2 NDP info: 1 + */ +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8723B 0x0b +#else + #define WOWLAN_PAGE_NUM_8723B 0x00 +#endif + +#ifdef CONFIG_PNO_SUPPORT + #undef WOWLAN_PAGE_NUM_8723B + #define WOWLAN_PAGE_NUM_8723B 0x15 +#endif + +#ifdef CONFIG_AP_WOWLAN + #define AP_WOWLAN_PAGE_NUM_8723B 0x02 +#endif + +#define TX_TOTAL_PAGE_NUMBER_8723B (0xFF - BCNQ_PAGE_NUM_8723B - WOWLAN_PAGE_NUM_8723B) +#define TX_PAGE_BOUNDARY_8723B (TX_TOTAL_PAGE_NUMBER_8723B + 1) + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8723B TX_TOTAL_PAGE_NUMBER_8723B +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8723B (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8723B + 1) + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_8723B */ +#define NORMAL_PAGE_NUM_HPQ_8723B 0x0C +#define NORMAL_PAGE_NUM_LPQ_8723B 0x02 +#define NORMAL_PAGE_NUM_NPQ_8723B 0x02 +#define NORMAL_PAGE_NUM_EPQ_8723B 0x04 + +/* Note: For Normal Chip Setting, modify later */ +#define WMM_NORMAL_PAGE_NUM_HPQ_8723B 0x30 +#define WMM_NORMAL_PAGE_NUM_LPQ_8723B 0x20 +#define WMM_NORMAL_PAGE_NUM_NPQ_8723B 0x20 +#define WMM_NORMAL_PAGE_NUM_EPQ_8723B 0x00 + + +#include "HalVerDef.h" +#include "hal_com.h" + +#define EFUSE_OOB_PROTECT_BYTES 15 + +#define HAL_EFUSE_MEMORY + +#define HWSET_MAX_SIZE_8723B 512 +#define EFUSE_REAL_CONTENT_LEN_8723B 512 +#define EFUSE_MAP_LEN_8723B 512 +#define EFUSE_MAX_SECTION_8723B 64 + +#define EFUSE_IC_ID_OFFSET 506 /* For some inferiority IC purpose. added by Roger, 2009.09.02. */ +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_REAL_CONTENT_LEN_8723B) + +#define EFUSE_ACCESS_ON 0x69 /* For RTL8723 only. */ +#define EFUSE_ACCESS_OFF 0x00 /* For RTL8723 only. */ + +/* ******************************************************** + * EFUSE for BT definition + * ******************************************************** */ +#define EFUSE_BT_REAL_BANK_CONTENT_LEN 512 +#define EFUSE_BT_REAL_CONTENT_LEN 1536 /* 512*3 */ +#define EFUSE_BT_MAP_LEN 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION 128 /* 1024/8 */ + +#define EFUSE_PROTECT_BYTES_BANK 16 + +typedef enum tag_Package_Definition { + PACKAGE_DEFAULT, + PACKAGE_QFN68, + PACKAGE_TFBGA90, + PACKAGE_TFBGA80, + PACKAGE_TFBGA79 +} PACKAGE_TYPE_E; + +#define INCLUDE_MULTI_FUNC_BT(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT) +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +/* rtl8723a_hal_init.c */ +s32 rtl8723b_FirmwareDownload(PADAPTER padapter, BOOLEAN bUsedWoWLANFw); +void rtl8723b_FirmwareSelfReset(PADAPTER padapter); +void rtl8723b_InitializeFirmwareVars(PADAPTER padapter); + +void rtl8723b_InitAntenna_Selection(PADAPTER padapter); +void rtl8723b_DeinitAntenna_Selection(PADAPTER padapter); +void rtl8723b_CheckAntenna_Selection(PADAPTER padapter); +void rtl8723b_init_default_value(PADAPTER padapter); + +s32 rtl8723b_InitLLTTable(PADAPTER padapter); + +s32 CardDisableHWSM(PADAPTER padapter, u8 resetMCU); +s32 CardDisableWithoutHWSM(PADAPTER padapter); + +/* EFuse */ +u8 GetEEPROMSize8723B(PADAPTER padapter); +void Hal_InitPGData(PADAPTER padapter, u8 *PROMContent); +void Hal_EfuseParseIDCode(PADAPTER padapter, u8 *hwinfo); +void Hal_EfuseParseTxPowerInfo_8723B(PADAPTER padapter, u8 *PROMContent, BOOLEAN AutoLoadFail); +void Hal_EfuseParseBTCoexistInfo_8723B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseEEPROMVer_8723B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseChnlPlan_8723B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseCustomerID_8723B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseAntennaDiversity_8723B(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseXtal_8723B(PADAPTER pAdapter, u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseThermalMeter_8723B(PADAPTER padapter, u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParsePackageType_8723B(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseVoltage_8723B(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseBoardType_8723B(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); + +void rtl8723b_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8723b(_adapter *adapter); +u8 SetHwReg8723B(PADAPTER padapter, u8 variable, u8 *val); +void GetHwReg8723B(PADAPTER padapter, u8 variable, u8 *val); +u8 SetHalDefVar8723B(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +u8 GetHalDefVar8723B(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); + +/* register */ +void rtl8723b_InitBeaconParameters(PADAPTER padapter); +void rtl8723b_InitBeaconMaxError(PADAPTER padapter, u8 InfraMode); +void _InitBurstPktLen_8723BS(PADAPTER Adapter); +void _8051Reset8723(PADAPTER padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) + void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + +void rtl8723b_start_thread(_adapter *padapter); +void rtl8723b_stop_thread(_adapter *padapter); + +#if defined(CONFIG_CHECK_BT_HANG) && defined(CONFIG_BT_COEXIST) + void rtl8723bs_init_checkbthang_workqueue(_adapter *adapter); + void rtl8723bs_free_checkbthang_workqueue(_adapter *adapter); + void rtl8723bs_cancle_checkbthang_workqueue(_adapter *adapter); + void rtl8723bs_hal_check_bt_hang(_adapter *adapter); +#endif + +#ifdef CONFIG_GPIO_WAKEUP + void HalSetOutPutGPIO(PADAPTER padapter, u8 index, u8 OutPutValue); +#endif +#ifdef CONFIG_MP_INCLUDED +int FirmwareDownloadBT(PADAPTER Adapter, PRT_MP_FIRMWARE pFirmware); +#endif +void CCX_FwC2HTxRpt_8723b(PADAPTER padapter, u8 *pdata, u8 len); + +u8 MRateToHwRate8723B(u8 rate); +u8 HwRateToMRate8723B(u8 rate); + +#ifdef CONFIG_RF_POWER_TRIM + void Hal_ReadRFGainOffset(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +#endif /*CONFIG_RF_POWER_TRIM*/ + +#ifdef CONFIG_PCI_HCI + BOOLEAN InterruptRecognized8723BE(PADAPTER Adapter); + void UpdateInterruptMask8723BE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); +#endif + +#ifdef CONFIG_GPIO_API +int rtl8723b_GpioFuncCheck(PADAPTER adapter, u8 gpio_num); +void rtl8723b_GpioMultiFuncReset(PADAPTER adapter, u8 gpio_num); +#endif + +#endif diff --git a/include/rtl8723b_led.h b/include/rtl8723b_led.h new file mode 100755 index 0000000..6b772cc --- /dev/null +++ b/include/rtl8723b_led.h @@ -0,0 +1,44 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723B_LED_H__ +#define __RTL8723B_LED_H__ + +#include +#include +#include + +#ifdef CONFIG_RTW_SW_LED +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI + void rtl8723bu_InitSwLeds(PADAPTER padapter); + void rtl8723bu_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_SDIO_HCI + void rtl8723bs_InitSwLeds(PADAPTER padapter); + void rtl8723bs_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_GSPI_HCI + void rtl8723bs_InitSwLeds(PADAPTER padapter); + void rtl8723bs_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_PCI_HCI + void rtl8723be_InitSwLeds(PADAPTER padapter); + void rtl8723be_DeInitSwLeds(PADAPTER padapter); +#endif + +#endif +#endif/*CONFIG_RTW_SW_LED*/ diff --git a/include/rtl8723b_recv.h b/include/rtl8723b_recv.h new file mode 100755 index 0000000..5e92713 --- /dev/null +++ b/include/rtl8723b_recv.h @@ -0,0 +1,82 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723B_RECV_H__ +#define __RTL8723B_RECV_H__ + +#define RECV_BLK_SZ 512 +#define RECV_BLK_CNT 16 +#define RECV_BLK_TH RECV_BLK_CNT + +#if defined(CONFIG_USB_HCI) + + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + /* #define MAX_RECVBUF_SZ (32768) */ /* 32k */ + /* #define MAX_RECVBUF_SZ (16384) */ /* 16K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + #ifdef CONFIG_PLATFORM_MSTAR + #define MAX_RECVBUF_SZ (8192) /* 8K */ + #else + #define MAX_RECVBUF_SZ (15360) /* 15k < 16k */ + #endif + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #else + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #endif + #endif /* !MAX_RECVBUF_SZ */ + +#elif defined(CONFIG_PCI_HCI) + /* #ifndef CONFIG_MINIMAL_MEMORY_USAGE */ + /* #define MAX_RECVBUF_SZ (9100) */ + /* #else */ + #define MAX_RECVBUF_SZ (4000) /* about 4K + * #endif */ + + +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + + #define MAX_RECVBUF_SZ (RX_DMA_SIZE_8723B - RX_DMA_RESERVED_SIZE_8723B) + +#endif + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +#ifdef CONFIG_SDIO_HCI + #ifndef CONFIG_SDIO_RX_COPY + #undef MAX_RECVBUF_SZ + #define MAX_RECVBUF_SZ (RX_DMA_SIZE_8723B - RX_DMA_RESERVED_SIZE_8723B) + #endif /* !CONFIG_SDIO_RX_COPY */ +#endif /* CONFIG_SDIO_HCI */ + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8723bs_init_recv_priv(PADAPTER padapter); + void rtl8723bs_free_recv_priv(PADAPTER padapter); +#endif + +#ifdef CONFIG_USB_HCI + int rtl8723bu_init_recv_priv(_adapter *padapter); + void rtl8723bu_free_recv_priv(_adapter *padapter); + void rtl8723bu_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8723be_init_recv_priv(PADAPTER padapter); + void rtl8723be_free_recv_priv(PADAPTER padapter); +#endif + +void rtl8723b_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8723B_RECV_H__ */ diff --git a/include/rtl8723b_rf.h b/include/rtl8723b_rf.h new file mode 100644 index 0000000..040c166 --- /dev/null +++ b/include/rtl8723b_rf.h @@ -0,0 +1,25 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723B_RF_H__ +#define __RTL8723B_RF_H__ + +int PHY_RF6052_Config8723B(PADAPTER Adapter); + +void +PHY_RF6052SetBandwidth8723B( + PADAPTER Adapter, + enum channel_width Bandwidth); + +#endif diff --git a/include/rtl8723b_spec.h b/include/rtl8723b_spec.h new file mode 100755 index 0000000..b0fb4aa --- /dev/null +++ b/include/rtl8723b_spec.h @@ -0,0 +1,280 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723B_SPEC_H__ +#define __RTL8723B_SPEC_H__ + +#include + + +#define HAL_NAV_UPPER_UNIT_8723B 128 /* micro-second */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_RSV_CTRL_8723B 0x001C /* 3 Byte */ +#define REG_BT_WIFI_ANTENNA_SWITCH_8723B 0x0038 +#define REG_HSISR_8723B 0x005c +#define REG_PAD_CTRL1_8723B 0x0064 +#define REG_AFE_CTRL_4_8723B 0x0078 +#define REG_HMEBOX_DBG_0_8723B 0x0088 +#define REG_HMEBOX_DBG_1_8723B 0x008A +#define REG_HMEBOX_DBG_2_8723B 0x008C +#define REG_HMEBOX_DBG_3_8723B 0x008E +#define REG_HIMR0_8723B 0x00B0 +#define REG_HISR0_8723B 0x00B4 +#define REG_HIMR1_8723B 0x00B8 +#define REG_HISR1_8723B 0x00BC +#define REG_PMC_DBG_CTRL2_8723B 0x00CC + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_C2HEVT_CMD_ID_8723B 0x01A0 +#define REG_C2HEVT_CMD_LEN_8723B 0x01AE +#define REG_WOWLAN_WAKE_REASON 0x01C7 +#define REG_WOWLAN_GTK_DBG1 0x630 +#define REG_WOWLAN_GTK_DBG2 0x634 + +#define REG_HMEBOX_EXT0_8723B 0x01F0 +#define REG_HMEBOX_EXT1_8723B 0x01F4 +#define REG_HMEBOX_EXT2_8723B 0x01F8 +#define REG_HMEBOX_EXT3_8723B 0x01FC + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RXDMA_CONTROL_8723B 0x0286 /* Control the RX DMA. */ +#define REG_RXDMA_MODE_CTRL_8723B 0x0290 + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8723B 0x0300 +#define REG_INT_MIG_8723B 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_DESA_8723B 0x0308 /* TX Beacon Descriptor Address */ +#define REG_HQ_DESA_8723B 0x0310 /* TX High Queue Descriptor Address */ +#define REG_MGQ_DESA_8723B 0x0318 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_DESA_8723B 0x0320 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_DESA_8723B 0x0328 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_DESA_8723B 0x0330 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_DESA_8723B 0x0338 /* TX BK Queue Descriptor Address */ +#define REG_RX_DESA_8723B 0x0340 /* RX Queue Descriptor Address */ +#define REG_DBI_WDATA_8723B 0x0348 /* DBI Write Data */ +#define REG_DBI_RDATA_8723B 0x034C /* DBI Read Data */ +#define REG_DBI_ADDR_8723B 0x0350 /* DBI Address */ +#define REG_DBI_FLAG_8723B 0x0352 /* DBI Read/Write Flag */ +#define REG_MDIO_WDATA_8723B 0x0354 /* MDIO for Write PCIE PHY */ +#define REG_MDIO_RDATA_8723B 0x0356 /* MDIO for Reads PCIE PHY */ +#define REG_MDIO_CTL_8723B 0x0358 /* MDIO for Control */ +#define REG_DBG_SEL_8723B 0x0360 /* Debug Selection Register */ +#define REG_PCIE_HRPWM_8723B 0x0361 /* PCIe RPWM */ +#define REG_PCIE_HCPWM_8723B 0x0363 /* PCIe CPWM */ +#define REG_PCIE_MULTIFET_CTRL_8723B 0x036A /* PCIE Multi-Fethc Control */ + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#define REG_TXPKTBUF_BCNQ_BDNY_8723B 0x0424 +#define REG_TXPKTBUF_MGQ_BDNY_8723B 0x0425 +#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8723B 0x045D +#ifdef CONFIG_WOWLAN + #define REG_TXPKTBUF_IV_LOW 0x0484 + #define REG_TXPKTBUF_IV_HIGH 0x0488 +#endif +#define REG_AMPDU_BURST_MODE_8723B 0x04BC + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ +#define REG_SECONDARY_CCA_CTRL_8723B 0x0577 + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ + + +/* ************************************************************ + * SDIO Bus Specification + * ************************************************************ */ + +/* ----------------------------------------------------- + * SDIO CMD Address Mapping + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * I/O bus domain (Host) + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * SDIO register + * ----------------------------------------------------- */ +#define SDIO_REG_HCPWM1_8723B 0x025 /* HCI Current Power Mode 1 */ + + +/* **************************************************************************** + * 8723 Regsiter Bit and Content definition + * **************************************************************************** */ + +/* 2 HSISR + * interrupt mask which needs to clear */ +#define MASK_HSISR_CLEAR (HSISR_GPIO12_0_INT |\ + HSISR_SPS_OCP_INT |\ + HSISR_RON_INT |\ + HSISR_PDNINT |\ + HSISR_GPIO9_INT) + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#undef IS_E_CUT +#define IS_E_CUT(version) FALSE +#undef IS_F_CUT +#define IS_F_CUT(version) ((GET_CVID_CUT_VERSION(version) == E_CUT_VERSION) ? TRUE : FALSE) + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define BIT_USB_RXDMA_AGG_EN BIT(31) +#define RXDMA_AGG_MODE_EN BIT(1) + +#ifdef CONFIG_WOWLAN + #define RXPKT_RELEASE_POLL BIT(16) + #define RXDMA_IDLE BIT(17) + #define RW_RELEASE_EN BIT(18) +#endif + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ + +/* ---------------------------------------------------------------------------- + * 8723B REG_CCK_CHECK (offset 0x454) + * ---------------------------------------------------------------------------- */ +#define BIT_BCN_PORT_SEL BIT(5) + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ +#ifdef CONFIG_RF_POWER_TRIM + + #ifdef CONFIG_RTL8723B + #define EEPROM_RF_GAIN_OFFSET 0xC1 + #endif + + #define EEPROM_RF_GAIN_VAL 0x1F6 +#endif /*CONFIG_RF_POWER_TRIM*/ + + +/* ---------------------------------------------------------------------------- + * 8195 IMR/ISR bits (offset 0xB0, 8bits) + * ---------------------------------------------------------------------------- */ +#define IMR_DISABLED_8723B 0 +/* IMR DW0(0x00B0-00B3) Bit 0-31 */ +#define IMR_TIMER2_8723B BIT(31) /* Timeout interrupt 2 */ +#define IMR_TIMER1_8723B BIT(30) /* Timeout interrupt 1 */ +#define IMR_PSTIMEOUT_8723B BIT(29) /* Power Save Time Out Interrupt */ +#define IMR_GTINT4_8723B BIT(28) /* When GTIMER4 expires, this bit is set to 1 */ +#define IMR_GTINT3_8723B BIT(27) /* When GTIMER3 expires, this bit is set to 1 */ +#define IMR_TXBCN0ERR_8723B BIT(26) /* Transmit Beacon0 Error */ +#define IMR_TXBCN0OK_8723B BIT(25) /* Transmit Beacon0 OK */ +#define IMR_TSF_BIT32_TOGGLE_8723B BIT(24) /* TSF Timer BIT(32) toggle indication interrupt */ +#define IMR_BCNDMAINT0_8723B BIT(20) /* Beacon DMA Interrupt 0 */ +#define IMR_BCNDERR0_8723B BIT(16) /* Beacon Queue DMA OK0 */ +#define IMR_HSISR_IND_ON_INT_8723B BIT(15) /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */ +#define IMR_BCNDMAINT_E_8723B BIT(14) /* Beacon DMA Interrupt Extension for Win7 */ +#define IMR_ATIMEND_8723B BIT(12) /* CTWidnow End or ATIM Window End */ +#define IMR_C2HCMD_8723B BIT(10) /* CPU to Host Command INT Status, Write 1 clear */ +#define IMR_CPWM2_8723B BIT(9) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_CPWM_8723B BIT(8) /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_HIGHDOK_8723B BIT(7) /* High Queue DMA OK */ +#define IMR_MGNTDOK_8723B BIT(6) /* Management Queue DMA OK */ +#define IMR_BKDOK_8723B BIT(5) /* AC_BK DMA OK */ +#define IMR_BEDOK_8723B BIT(4) /* AC_BE DMA OK */ +#define IMR_VIDOK_8723B BIT(3) /* AC_VI DMA OK */ +#define IMR_VODOK_8723B BIT(2) /* AC_VO DMA OK */ +#define IMR_RDU_8723B BIT(1) /* Rx Descriptor Unavailable */ +#define IMR_ROK_8723B BIT(0) /* Receive DMA OK */ + +/* IMR DW1(0x00B4-00B7) Bit 0-31 */ +#define IMR_BCNDMAINT7_8723B BIT(27) /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT6_8723B BIT(26) /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5_8723B BIT(25) /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4_8723B BIT(24) /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3_8723B BIT(23) /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2_8723B BIT(22) /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1_8723B BIT(21) /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK7_8723B BIT(20) /* Beacon Queue DMA OK Interrupt 7 */ +#define IMR_BCNDOK6_8723B BIT(19) /* Beacon Queue DMA OK Interrupt 6 */ +#define IMR_BCNDOK5_8723B BIT(18) /* Beacon Queue DMA OK Interrupt 5 */ +#define IMR_BCNDOK4_8723B BIT(17) /* Beacon Queue DMA OK Interrupt 4 */ +#define IMR_BCNDOK3_8723B BIT(16) /* Beacon Queue DMA OK Interrupt 3 */ +#define IMR_BCNDOK2_8723B BIT(15) /* Beacon Queue DMA OK Interrupt 2 */ +#define IMR_BCNDOK1_8723B BIT(14) /* Beacon Queue DMA OK Interrupt 1 */ +#define IMR_ATIMEND_E_8723B BIT(13) /* ATIM Window End Extension for Win7 */ +#define IMR_TXERR_8723B BIT(11) /* Tx Error Flag Interrupt Status, write 1 clear. */ +#define IMR_RXERR_8723B BIT(10) /* Rx Error Flag INT Status, Write 1 clear */ +#define IMR_TXFOVW_8723B BIT(9) /* Transmit FIFO Overflow */ +#define IMR_RXFOVW_8723B BIT(8) /* Receive FIFO Overflow */ + +#ifdef CONFIG_PCI_HCI + /* #define IMR_RX_MASK (IMR_ROK_8723B|IMR_RDU_8723B|IMR_RXFOVW_8723B) */ + #define IMR_TX_MASK (IMR_VODOK_8723B | IMR_VIDOK_8723B | IMR_BEDOK_8723B | IMR_BKDOK_8723B | IMR_MGNTDOK_8723B | IMR_HIGHDOK_8723B) + + #define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_8723B | IMR_TXBCN0OK_8723B | IMR_TXBCN0ERR_8723B | IMR_BCNDERR0_8723B) + + #define RT_AC_INT_MASKS (IMR_VIDOK_8723B | IMR_VODOK_8723B | IMR_BEDOK_8723B | IMR_BKDOK_8723B) +#endif + +#endif /* __RTL8723B_SPEC_H__ */ diff --git a/include/rtl8723b_sreset.h b/include/rtl8723b_sreset.h new file mode 100644 index 0000000..c97f264 --- /dev/null +++ b/include/rtl8723b_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8723B_SRESET_H_ +#define _RTL8723B_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT + extern void rtl8723b_sreset_xmit_status_check(_adapter *padapter); + extern void rtl8723b_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8723b_xmit.h b/include/rtl8723b_xmit.h new file mode 100755 index 0000000..51691e9 --- /dev/null +++ b/include/rtl8723b_xmit.h @@ -0,0 +1,342 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723B_XMIT_H__ +#define __RTL8723B_XMIT_H__ + + +#define MAX_TID (15) + + +#ifndef __INC_HAL8723BDESC_H + #define __INC_HAL8723BDESC_H + + #define RX_STATUS_DESC_SIZE_8723B 24 + #define RX_DRV_INFO_SIZE_UNIT_8723B 8 + + + /* DWORD 0 */ + #define SET_RX_STATUS_DESC_PKT_LEN_8723B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) + #define SET_RX_STATUS_DESC_EOR_8723B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) + #define SET_RX_STATUS_DESC_OWN_8723B(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + + #define GET_RX_STATUS_DESC_PKT_LEN_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) + #define GET_RX_STATUS_DESC_CRC32_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) + #define GET_RX_STATUS_DESC_ICV_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) + #define GET_RX_STATUS_DESC_DRVINFO_SIZE_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) + #define GET_RX_STATUS_DESC_SECURITY_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) + #define GET_RX_STATUS_DESC_QOS_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) + #define GET_RX_STATUS_DESC_SHIFT_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) + #define GET_RX_STATUS_DESC_PHY_STATUS_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) + #define GET_RX_STATUS_DESC_SWDEC_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) + #define GET_RX_STATUS_DESC_LAST_SEG_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 28, 1) + #define GET_RX_STATUS_DESC_FIRST_SEG_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 29, 1) + #define GET_RX_STATUS_DESC_EOR_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) + #define GET_RX_STATUS_DESC_OWN_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) + + /* DWORD 1 */ + #define GET_RX_STATUS_DESC_MACID_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7) + #define GET_RX_STATUS_DESC_TID_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4) + #define GET_RX_STATUS_DESC_AMSDU_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1) + #define GET_RX_STATUS_DESC_RXID_MATCH_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1) + #define GET_RX_STATUS_DESC_PAGGR_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 15, 1) + #define GET_RX_STATUS_DESC_A1_FIT_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 16, 4) + #define GET_RX_STATUS_DESC_CHKERR_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 20, 1) + #define GET_RX_STATUS_DESC_IPVER_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 21, 1) + #define GET_RX_STATUS_DESC_IS_TCPUDP__8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 22, 1) + #define GET_RX_STATUS_DESC_CHK_VLD_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 23, 1) + #define GET_RX_STATUS_DESC_PAM_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 24, 1) + #define GET_RX_STATUS_DESC_PWR_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 25, 1) + #define GET_RX_STATUS_DESC_MORE_DATA_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 26, 1) + #define GET_RX_STATUS_DESC_MORE_FRAG_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 27, 1) + #define GET_RX_STATUS_DESC_TYPE_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 28, 2) + #define GET_RX_STATUS_DESC_MC_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 30, 1) + #define GET_RX_STATUS_DESC_BC_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 31, 1) + + /* DWORD 2 */ + #define GET_RX_STATUS_DESC_SEQ_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) + #define GET_RX_STATUS_DESC_FRAG_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) + #define GET_RX_STATUS_DESC_RX_IS_QOS_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) + #define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) + #define GET_RX_STATUS_DESC_RPT_SEL_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) + + /* DWORD 3 */ + #define GET_RX_STATUS_DESC_RX_RATE_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) + #define GET_RX_STATUS_DESC_HTC_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) + #define GET_RX_STATUS_DESC_EOSP_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) + #define GET_RX_STATUS_DESC_BSSID_FIT_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) + #ifdef CONFIG_USB_RX_AGGREGATION + #define GET_RX_STATUS_DESC_USB_AGG_PKTNUM_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8) + #endif + #define GET_RX_STATUS_DESC_PATTERN_MATCH_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1) + #define GET_RX_STATUS_DESC_UNICAST_MATCH_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1) + #define GET_RX_STATUS_DESC_MAGIC_MATCH_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1) + + /* DWORD 6 */ + #define GET_RX_STATUS_DESC_SPLCP_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 0, 1) + #define GET_RX_STATUS_DESC_LDPC_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 1, 1) + #define GET_RX_STATUS_DESC_STBC_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 2, 1) + #define GET_RX_STATUS_DESC_BW_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 4, 2) + + /* DWORD 5 */ + #define GET_RX_STATUS_DESC_TSFL_8723B(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + + #define GET_RX_STATUS_DESC_BUFF_ADDR_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+24, 0, 32) + #define GET_RX_STATUS_DESC_BUFF_ADDR64_8723B(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32) + + #define SET_RX_STATUS_DESC_BUFF_ADDR_8723B(__pRxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxDesc+24, 0, 32, __Value) + + + /* Dword 0 */ + #define GET_TX_DESC_OWN_8723B(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) + + #define SET_TX_DESC_PKT_SIZE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) + #define SET_TX_DESC_OFFSET_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) + #define SET_TX_DESC_BMC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) + #define SET_TX_DESC_HTC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) + #define SET_TX_DESC_LAST_SEG_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 26, 1, __Value) + #define SET_TX_DESC_FIRST_SEG_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) + #define SET_TX_DESC_LINIP_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 28, 1, __Value) + #define SET_TX_DESC_NO_ACM_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) + #define SET_TX_DESC_GF_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) + #define SET_TX_DESC_OWN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) + + /* Dword 1 */ + #define SET_TX_DESC_MACID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) + #define SET_TX_DESC_QUEUE_SEL_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) + #define SET_TX_DESC_RDG_NAV_EXT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) + #define SET_TX_DESC_LSIG_TXOP_EN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) + #define SET_TX_DESC_PIFS_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) + #define SET_TX_DESC_RATE_ID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) + #define SET_TX_DESC_EN_DESC_ID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) + #define SET_TX_DESC_SEC_TYPE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) + #define SET_TX_DESC_PKT_OFFSET_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) + + + /* Dword 2 */ + #define SET_TX_DESC_PAID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 9, __Value) + #define SET_TX_DESC_CCA_RTS_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) + #define SET_TX_DESC_AGG_ENABLE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) + #define SET_TX_DESC_RDG_ENABLE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) + #define SET_TX_DESC_AGG_BREAK_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) + #define SET_TX_DESC_MORE_FRAG_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) + #define SET_TX_DESC_RAW_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) + #define SET_TX_DESC_SPE_RPT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) + #define SET_TX_DESC_AMPDU_DENSITY_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) + #define SET_TX_DESC_BT_INT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) + #define SET_TX_DESC_GID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 6, __Value) + + + /* Dword 3 */ + #define SET_TX_DESC_WHEADER_LEN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 0, 4, __Value) + #define SET_TX_DESC_CHK_EN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 4, 1, __Value) + #define SET_TX_DESC_EARLY_MODE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value) + #define SET_TX_DESC_HWSEQ_SEL_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) + #define SET_TX_DESC_USE_RATE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) + #define SET_TX_DESC_DISABLE_RTS_FB_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) + #define SET_TX_DESC_DISABLE_FB_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) + #define SET_TX_DESC_CTS2SELF_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) + #define SET_TX_DESC_RTS_ENABLE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) + #define SET_TX_DESC_HW_RTS_ENABLE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) + #define SET_TX_DESC_NAV_USE_HDR_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value) + #define SET_TX_DESC_USE_MAX_LEN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) + #define SET_TX_DESC_MAX_AGG_NUM_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) + #define SET_TX_DESC_NDPA_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value) + #define SET_TX_DESC_AMPDU_MAX_TIME_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + + /* Dword 4 */ + #define SET_TX_DESC_TX_RATE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) + #define SET_TX_DESC_DATA_RATE_FB_LIMIT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) + #define SET_TX_DESC_RTS_RATE_FB_LIMIT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) + #define SET_TX_DESC_RETRY_LIMIT_ENABLE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) + #define SET_TX_DESC_DATA_RETRY_LIMIT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) + #define SET_TX_DESC_RTS_RATE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) + + + /* Dword 5 */ + #define SET_TX_DESC_DATA_SC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) + #define SET_TX_DESC_DATA_SHORT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) + #define SET_TX_DESC_DATA_BW_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) + #define SET_TX_DESC_DATA_LDPC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value) + #define SET_TX_DESC_DATA_STBC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) + #define SET_TX_DESC_CTROL_STBC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) + #define SET_TX_DESC_RTS_SHORT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) + #define SET_TX_DESC_RTS_SC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) + + + /* Dword 6 */ + #define SET_TX_DESC_SW_DEFINE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) + #define SET_TX_DESC_MBSSID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) + #define SET_TX_DESC_ANTSEL_A_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) + #define SET_TX_DESC_ANTSEL_B_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 19, 3, __Value) + #define SET_TX_DESC_ANTSEL_C_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 22, 3, __Value) + #define SET_TX_DESC_ANTSEL_D_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 25, 3, __Value) + + /* Dword 7 */ + #ifdef CONFIG_PCI_HCI + #define SET_TX_DESC_TX_BUFFER_SIZE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) + #endif + #if defined(CONFIG_SDIO_HCI) || defined(CONFIG_USB_HCI) + #define SET_TX_DESC_TX_DESC_CHECKSUM_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) + #endif + #define SET_TX_DESC_USB_TXAGG_NUM_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) + #ifdef CONFIG_SDIO_HCI + #define SET_TX_DESC_SDIO_TXSEQ_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 16, 8, __Value) + #endif + + /* Dword 8 */ + #define SET_TX_DESC_HWSEQ_EN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) + + /* Dword 9 */ + #define SET_TX_DESC_SEQ_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) + + /* Dword 10 */ + #define SET_TX_DESC_TX_BUFFER_ADDRESS_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+40, 0, 32, __Value) + #define GET_TX_DESC_TX_BUFFER_ADDRESS_8723B(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+40, 0, 32) + + /* Dword 11 */ + #define SET_TX_DESC_NEXT_DESC_ADDRESS_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+48, 0, 32, __Value) + + + #define SET_EARLYMODE_PKTNUM_8723B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) + #define SET_EARLYMODE_LEN0_8723B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) + #define SET_EARLYMODE_LEN1_1_8723B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) + #define SET_EARLYMODE_LEN1_2_8723B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) + #define SET_EARLYMODE_LEN2_8723B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) + #define SET_EARLYMODE_LEN3_8723B(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + +#endif +/* ----------------------------------------------------------- + * + * Rate + * + * ----------------------------------------------------------- + * CCK Rates, TxHT = 0 */ +#define DESC8723B_RATE1M 0x00 +#define DESC8723B_RATE2M 0x01 +#define DESC8723B_RATE5_5M 0x02 +#define DESC8723B_RATE11M 0x03 + +/* OFDM Rates, TxHT = 0 */ +#define DESC8723B_RATE6M 0x04 +#define DESC8723B_RATE9M 0x05 +#define DESC8723B_RATE12M 0x06 +#define DESC8723B_RATE18M 0x07 +#define DESC8723B_RATE24M 0x08 +#define DESC8723B_RATE36M 0x09 +#define DESC8723B_RATE48M 0x0a +#define DESC8723B_RATE54M 0x0b + +/* MCS Rates, TxHT = 1 */ +#define DESC8723B_RATEMCS0 0x0c +#define DESC8723B_RATEMCS1 0x0d +#define DESC8723B_RATEMCS2 0x0e +#define DESC8723B_RATEMCS3 0x0f +#define DESC8723B_RATEMCS4 0x10 +#define DESC8723B_RATEMCS5 0x11 +#define DESC8723B_RATEMCS6 0x12 +#define DESC8723B_RATEMCS7 0x13 +#define DESC8723B_RATEMCS8 0x14 +#define DESC8723B_RATEMCS9 0x15 +#define DESC8723B_RATEMCS10 0x16 +#define DESC8723B_RATEMCS11 0x17 +#define DESC8723B_RATEMCS12 0x18 +#define DESC8723B_RATEMCS13 0x19 +#define DESC8723B_RATEMCS14 0x1a +#define DESC8723B_RATEMCS15 0x1b +#define DESC8723B_RATEVHTSS1MCS0 0x2c +#define DESC8723B_RATEVHTSS1MCS1 0x2d +#define DESC8723B_RATEVHTSS1MCS2 0x2e +#define DESC8723B_RATEVHTSS1MCS3 0x2f +#define DESC8723B_RATEVHTSS1MCS4 0x30 +#define DESC8723B_RATEVHTSS1MCS5 0x31 +#define DESC8723B_RATEVHTSS1MCS6 0x32 +#define DESC8723B_RATEVHTSS1MCS7 0x33 +#define DESC8723B_RATEVHTSS1MCS8 0x34 +#define DESC8723B_RATEVHTSS1MCS9 0x35 +#define DESC8723B_RATEVHTSS2MCS0 0x36 +#define DESC8723B_RATEVHTSS2MCS1 0x37 +#define DESC8723B_RATEVHTSS2MCS2 0x38 +#define DESC8723B_RATEVHTSS2MCS3 0x39 +#define DESC8723B_RATEVHTSS2MCS4 0x3a +#define DESC8723B_RATEVHTSS2MCS5 0x3b +#define DESC8723B_RATEVHTSS2MCS6 0x3c +#define DESC8723B_RATEVHTSS2MCS7 0x3d +#define DESC8723B_RATEVHTSS2MCS8 0x3e +#define DESC8723B_RATEVHTSS2MCS9 0x3f + + +#define RX_HAL_IS_CCK_RATE_8723B(pDesc)\ + (GET_RX_STATUS_DESC_RX_RATE_8723B(pDesc) == DESC8723B_RATE1M || \ + GET_RX_STATUS_DESC_RX_RATE_8723B(pDesc) == DESC8723B_RATE2M || \ + GET_RX_STATUS_DESC_RX_RATE_8723B(pDesc) == DESC8723B_RATE5_5M || \ + GET_RX_STATUS_DESC_RX_RATE_8723B(pDesc) == DESC8723B_RATE11M) + + +void rtl8723b_update_txdesc(struct xmit_frame *pxmitframe, u8 *pmem); +void rtl8723b_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8723bs_init_xmit_priv(PADAPTER padapter); + void rtl8723bs_free_xmit_priv(PADAPTER padapter); + s32 rtl8723bs_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8723bs_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8723bs_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8723bs_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8723bs_xmit_buf_handler(PADAPTER padapter); + thread_return rtl8723bs_xmit_thread(thread_context context); + #define hal_xmit_handler rtl8723bs_xmit_buf_handler +#endif + +#ifdef CONFIG_USB_HCI + s32 rtl8723bu_xmit_buf_handler(PADAPTER padapter); + #define hal_xmit_handler rtl8723bu_xmit_buf_handler + + + s32 rtl8723bu_init_xmit_priv(PADAPTER padapter); + void rtl8723bu_free_xmit_priv(PADAPTER padapter); + s32 rtl8723bu_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8723bu_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8723bu_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8723bu_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + /* s32 rtl8812au_xmit_buf_handler(PADAPTER padapter); */ + void rtl8723bu_xmit_tasklet(void *priv); + s32 rtl8723bu_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); + void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, struct tx_desc *ptxdesc); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8723be_init_xmit_priv(PADAPTER padapter); + void rtl8723be_free_xmit_priv(PADAPTER padapter); + struct xmit_buf *rtl8723be_dequeue_xmitbuf(struct rtw_tx_ring *ring); + void rtl8723be_xmitframe_resume(_adapter *padapter); + s32 rtl8723be_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8723be_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8723be_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8723be_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8723be_xmit_tasklet(void *priv); +#endif + +u8 BWMapping_8723B(PADAPTER Adapter, struct pkt_attrib *pattrib); +u8 SCMapping_8723B(PADAPTER Adapter, struct pkt_attrib *pattrib); + +#endif diff --git a/include/rtl8723d_cmd.h b/include/rtl8723d_cmd.h new file mode 100644 index 0000000..9c65b4b --- /dev/null +++ b/include/rtl8723d_cmd.h @@ -0,0 +1,183 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723D_CMD_H__ +#define __RTL8723D_CMD_H__ + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD DEFINITION ------------------------------------------------ + * --------------------------------------------------------------------------------------------------------- */ + +enum h2c_cmd_8723D { + /* Common Class: 000 */ + H2C_8723D_RSVD_PAGE = 0x00, + H2C_8723D_MEDIA_STATUS_RPT = 0x01, + H2C_8723D_SCAN_ENABLE = 0x02, + H2C_8723D_KEEP_ALIVE = 0x03, + H2C_8723D_DISCON_DECISION = 0x04, + H2C_8723D_PSD_OFFLOAD = 0x05, + H2C_8723D_AP_OFFLOAD = 0x08, + H2C_8723D_BCN_RSVDPAGE = 0x09, + H2C_8723D_PROBERSP_RSVDPAGE = 0x0A, + H2C_8723D_FCS_RSVDPAGE = 0x10, + H2C_8723D_FCS_INFO = 0x11, + H2C_8723D_AP_WOW_GPIO_CTRL = 0x13, + + /* PoweSave Class: 001 */ + H2C_8723D_SET_PWR_MODE = 0x20, + H2C_8723D_PS_TUNING_PARA = 0x21, + H2C_8723D_PS_TUNING_PARA2 = 0x22, + H2C_8723D_P2P_LPS_PARAM = 0x23, + H2C_8723D_P2P_PS_OFFLOAD = 0x24, + H2C_8723D_PS_SCAN_ENABLE = 0x25, + H2C_8723D_SAP_PS_ = 0x26, + H2C_8723D_INACTIVE_PS_ = 0x27, /* Inactive_PS */ + H2C_8723D_FWLPS_IN_IPS_ = 0x28, + + /* Dynamic Mechanism Class: 010 */ + H2C_8723D_MACID_CFG = 0x40, + H2C_8723D_TXBF = 0x41, + H2C_8723D_RSSI_SETTING = 0x42, + H2C_8723D_AP_REQ_TXRPT = 0x43, + H2C_8723D_INIT_RATE_COLLECT = 0x44, + H2C_8723D_RA_PARA_ADJUST = 0x46, + + /* BT Class: 011 */ + H2C_8723D_B_TYPE_TDMA = 0x60, + H2C_8723D_BT_INFO = 0x61, + H2C_8723D_FORCE_BT_TXPWR = 0x62, + H2C_8723D_BT_IGNORE_WLANACT = 0x63, + H2C_8723D_DAC_SWING_VALUE = 0x64, + H2C_8723D_ANT_SEL_RSV = 0x65, + H2C_8723D_WL_OPMODE = 0x66, + H2C_8723D_BT_MP_OPER = 0x67, + H2C_8723D_BT_CONTROL = 0x68, + H2C_8723D_BT_WIFI_CTRL = 0x69, + H2C_8723D_BT_FW_PATCH = 0x6A, + H2C_8723D_BT_WLAN_CALIBRATION = 0x6D, + + /* WOWLAN Class: 100 */ + H2C_8723D_WOWLAN = 0x80, + H2C_8723D_REMOTE_WAKE_CTRL = 0x81, + H2C_8723D_AOAC_GLOBAL_INFO = 0x82, + H2C_8723D_AOAC_RSVD_PAGE = 0x83, + H2C_8723D_AOAC_RSVD_PAGE2 = 0x84, + H2C_8723D_D0_SCAN_OFFLOAD_CTRL = 0x85, + H2C_8723D_D0_SCAN_OFFLOAD_INFO = 0x86, + H2C_8723D_CHNL_SWITCH_OFFLOAD = 0x87, + H2C_8723D_P2P_OFFLOAD_RSVD_PAGE = 0x8A, + H2C_8723D_P2P_OFFLOAD = 0x8B, + + H2C_8723D_RESET_TSF = 0xC0, + H2C_8723D_MAXID, +}; + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- H2C CMD CONTENT -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- + * _RSVDPAGE_LOC_CMD_0x00 */ +#define SET_8723D_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723D_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8723D_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8723D_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8723D_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* _PWR_MOD_CMD_0x20 */ +#define SET_8723D_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723D_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8723D_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8723D_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8723D_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8723D_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8723D_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_8723D_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + +/* _PS_TUNE_PARAM_CMD_0x21 */ +#define SET_8723D_H2CCMD_PSTUNE_PARM_BCN_TO_LIMIT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723D_H2CCMD_PSTUNE_PARM_DTIM_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8723D_H2CCMD_PSTUNE_PARM_ADOPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 1, __Value) +#define SET_8723D_H2CCMD_PSTUNE_PARM_PS_TIMEOUT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 1, 7, __Value) +#define SET_8723D_H2CCMD_PSTUNE_PARM_DTIM_PERIOD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _MACID_CFG_CMD_0x40 */ +#define SET_8723D_H2CCMD_MACID_CFG_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_RAID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 5, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_SGI_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 7, 1, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_BW(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 2, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_NO_UPDATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 3, 1, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_VHT_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 4, 2, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_DISPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 6, 1, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_DISRA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 7, 1, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_RATE_MASK0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_RATE_MASK1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_RATE_MASK2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+5, 0, 8, __Value) +#define SET_8723D_H2CCMD_MACID_CFG_RATE_MASK3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+6, 0, 8, __Value) + +/* _RSSI_SETTING_CMD_0x42 */ +#define SET_8723D_H2CCMD_RSSI_SETTING_MACID(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723D_H2CCMD_RSSI_SETTING_RSSI(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 7, __Value) +#define SET_8723D_H2CCMD_RSSI_SETTING_ULDL_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) + +/* _AP_REQ_TXRPT_CMD_0x43 */ +#define SET_8723D_H2CCMD_APREQRPT_PARM_MACID1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8723D_H2CCMD_APREQRPT_PARM_MACID2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) + +/* _FORCE_BT_TXPWR_CMD_0x62 */ +#define SET_8723D_H2CCMD_BT_PWR_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) + +/* _FORCE_BT_MP_OPER_CMD_0x67 */ +#define SET_8723D_H2CCMD_BT_MPOPER_VER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 4, __Value) +#define SET_8723D_H2CCMD_BT_MPOPER_REQNUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 4, __Value) +#define SET_8723D_H2CCMD_BT_MPOPER_IDX(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+1, 0, 8, __Value) +#define SET_8723D_H2CCMD_BT_MPOPER_PARAM1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+2, 0, 8, __Value) +#define SET_8723D_H2CCMD_BT_MPOPER_PARAM2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+3, 0, 8, __Value) +#define SET_8723D_H2CCMD_BT_MPOPER_PARAM3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd+4, 0, 8, __Value) + +/* _BT_FW_PATCH_0x6A */ +#define SET_8723D_H2CCMD_BT_FW_PATCH_SIZE(__pH2CCmd, __Value) SET_BITS_TO_LE_2BYTE((u8 *)(__pH2CCmd), 0, 16, __Value) +#define SET_8723D_H2CCMD_BT_FW_PATCH_ADDR0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8723D_H2CCMD_BT_FW_PATCH_ADDR1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8723D_H2CCMD_BT_FW_PATCH_ADDR2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) +#define SET_8723D_H2CCMD_BT_FW_PATCH_ADDR3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+5, 0, 8, __Value) + +/* --------------------------------------------------------------------------------------------------------- + * ------------------------------------------- Structure -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + + +/* --------------------------------------------------------------------------------------------------------- + * ---------------------------------- Function Statement -------------------------------------------------- + * --------------------------------------------------------------------------------------------------------- */ + +/* host message to firmware cmd */ +void rtl8723d_set_FwPwrMode_cmd(PADAPTER padapter, u8 Mode); +void rtl8723d_set_FwJoinBssRpt_cmd(PADAPTER padapter, u8 mstatus); +/* s32 rtl8723d_set_lowpwr_lps_cmd(PADAPTER padapter, u8 enable); */ +void rtl8723d_set_FwPsTuneParam_cmd(PADAPTER padapter); +void rtl8723d_download_rsvd_page(PADAPTER padapter, u8 mstatus); +#ifdef CONFIG_BT_COEXIST + void rtl8723d_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P + void rtl8723d_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_P2P_WOWLAN + void rtl8723d_set_p2p_wowlan_offload_cmd(PADAPTER padapter); +#endif + +s32 FillH2CCmd8723D(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +u8 GetTxBufferRsvdPageNum8723D(_adapter *padapter, bool wowlan); +#endif diff --git a/include/rtl8723d_dm.h b/include/rtl8723d_dm.h new file mode 100644 index 0000000..0612f06 --- /dev/null +++ b/include/rtl8723d_dm.h @@ -0,0 +1,39 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723D_DM_H__ +#define __RTL8723D_DM_H__ +/* ************************************************************ + * Description: + * + * This file is for 8723D dynamic mechanism only + * + * + * ************************************************************ */ + +/* ************************************************************ + * structure and define + * ************************************************************ */ + +/* ************************************************************ + * function prototype + * ************************************************************ */ + +void rtl8723d_init_dm_priv(PADAPTER padapter); +void rtl8723d_deinit_dm_priv(PADAPTER padapter); + +void rtl8723d_InitHalDm(PADAPTER padapter); +void rtl8723d_HalDmWatchDog(PADAPTER padapter); + +#endif diff --git a/include/rtl8723d_hal.h b/include/rtl8723d_hal.h new file mode 100644 index 0000000..d18e9ab --- /dev/null +++ b/include/rtl8723d_hal.h @@ -0,0 +1,303 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723D_HAL_H__ +#define __RTL8723D_HAL_H__ + +#include "hal_data.h" + +#include "rtl8723d_spec.h" +#include "rtl8723d_rf.h" +#include "rtl8723d_dm.h" +#include "rtl8723d_recv.h" +#include "rtl8723d_xmit.h" +#include "rtl8723d_cmd.h" +#include "rtl8723d_led.h" +#include "Hal8723DPwrSeq.h" +#include "Hal8723DPhyReg.h" +#include "Hal8723DPhyCfg.h" +#ifdef DBG_CONFIG_ERROR_DETECT + #include "rtl8723d_sreset.h" +#endif +#ifdef CONFIG_LPS_POFF + #include "rtl8723d_lps_poff.h" +#endif + +#define FW_8723D_SIZE 0x8000 +#define FW_8723D_START_ADDRESS 0x1000 +#define FW_8723D_END_ADDRESS 0x1FFF /* 0x5FFF */ + +#define IS_FW_HEADER_EXIST_8723D(_pFwHdr)\ + ((le16_to_cpu(_pFwHdr->Signature) & 0xFFF0) == 0x23D0) + +typedef struct _RT_FIRMWARE { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_8723D_SIZE]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8723D, *PRT_FIRMWARE_8723D; + +/* + * This structure must be cared byte-ordering + * + * Added by tynli. 2009.12.04. */ +typedef struct _RT_8723D_FIRMWARE_HDR { + /* 8-byte alinment required */ + + /* --- LONG WORD 0 ---- */ + u16 Signature; /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ + u8 Category; /* AP/NIC and USB/PCI */ + u8 Function; /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ + u16 Version; /* FW Version */ + u16 Subversion; /* FW Subversion, default 0x00 */ + + /* --- LONG WORD 1 ---- */ + u8 Month; /* Release time Month field */ + u8 Date; /* Release time Date field */ + u8 Hour; /* Release time Hour field */ + u8 Minute; /* Release time Minute field */ + u16 RamCodeSize; /* The size of RAM code */ + u16 Rsvd2; + + /* --- LONG WORD 2 ---- */ + u32 SvnIdx; /* The SVN entry index */ + u32 Rsvd3; + + /* --- LONG WORD 3 ---- */ + u32 Rsvd4; + u32 Rsvd5; +} RT_8723D_FIRMWARE_HDR, *PRT_8723D_FIRMWARE_HDR; + +#define DRIVER_EARLY_INT_TIME_8723D 0x05 +#define BCN_DMA_ATIME_INT_TIME_8723D 0x02 + +/* for 8723D + * TX 32K, RX 16K, Page size 128B for TX, 8B for RX */ +#define PAGE_SIZE_TX_8723D 128 +#define PAGE_SIZE_RX_8723D 8 + +#define TX_DMA_SIZE_8723D 0x8000 /* 32K(TX) */ +#define RX_DMA_SIZE_8723D 0x4000 /* 16K(RX) */ + +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8723D 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8723D 0x80 /* 128B, reserved for tx report */ +#endif +#define RX_DMA_BOUNDARY_8723D\ + (RX_DMA_SIZE_8723D - RX_DMA_RESERVED_SIZE_8723D - 1) + + +/* Note: We will divide number of page equally for each queue other than public queue! */ + +/* For General Reserved Page Number(Beacon Queue is reserved page) + * Beacon:MAX_BEACON_LEN/PAGE_SIZE_TX_8723D + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1,CTS-2-SELF,LTE QoS Null*/ + +#define BCNQ_PAGE_NUM_8723D (MAX_BEACON_LEN/PAGE_SIZE_TX_8723D + 6) /*0x08*/ + +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:2,GTK EXT MEM:2, AOAC rpt 1, PNO: 6 + * NS offload: 2 NDP info: 1 + */ +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8723D 0x0b +#else + #define WOWLAN_PAGE_NUM_8723D 0x00 +#endif + +#ifdef CONFIG_PNO_SUPPORT + #undef WOWLAN_PAGE_NUM_8723D + #define WOWLAN_PAGE_NUM_8723D 0x15 +#endif + +#ifdef CONFIG_AP_WOWLAN + #define AP_WOWLAN_PAGE_NUM_8723D 0x02 +#endif + +#define TX_TOTAL_PAGE_NUMBER_8723D\ + (0xFF - BCNQ_PAGE_NUM_8723D - WOWLAN_PAGE_NUM_8723D) +#define TX_PAGE_BOUNDARY_8723D (TX_TOTAL_PAGE_NUMBER_8723D + 1) + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8723D TX_TOTAL_PAGE_NUMBER_8723D +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8723D\ + (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8723D + 1) + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_8723D */ +#define NORMAL_PAGE_NUM_HPQ_8723D 0x0C +#define NORMAL_PAGE_NUM_LPQ_8723D 0x02 +#define NORMAL_PAGE_NUM_NPQ_8723D 0x02 +#define NORMAL_PAGE_NUM_EPQ_8723D 0x04 + +/* Note: For Normal Chip Setting, modify later */ +#define WMM_NORMAL_PAGE_NUM_HPQ_8723D 0x30 +#define WMM_NORMAL_PAGE_NUM_LPQ_8723D 0x20 +#define WMM_NORMAL_PAGE_NUM_NPQ_8723D 0x20 +#define WMM_NORMAL_PAGE_NUM_EPQ_8723D 0x00 + + +#include "HalVerDef.h" +#include "hal_com.h" + +#define EFUSE_OOB_PROTECT_BYTES (96 + 1) + +#define HAL_EFUSE_MEMORY +#define HWSET_MAX_SIZE_8723D 512 +#define EFUSE_REAL_CONTENT_LEN_8723D 512 +#define EFUSE_MAP_LEN_8723D 512 +#define EFUSE_MAX_SECTION_8723D 64 + +/* For some inferiority IC purpose. added by Roger, 2009.09.02.*/ +#define EFUSE_IC_ID_OFFSET 506 +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_REAL_CONTENT_LEN_8723D) + +#define EFUSE_ACCESS_ON 0x69 +#define EFUSE_ACCESS_OFF 0x00 + +/* ******************************************************** + * EFUSE for BT definition + * ******************************************************** */ +#define BANK_NUM 1 +#define EFUSE_BT_REAL_BANK_CONTENT_LEN 128 +#define EFUSE_BT_REAL_CONTENT_LEN \ + (EFUSE_BT_REAL_BANK_CONTENT_LEN * BANK_NUM) +#define EFUSE_BT_MAP_LEN 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION (EFUSE_BT_MAP_LEN / 8) +#define EFUSE_PROTECT_BYTES_BANK 16 + +typedef enum tag_Package_Definition { + PACKAGE_DEFAULT, + PACKAGE_QFN68, + PACKAGE_TFBGA90, + PACKAGE_TFBGA80, + PACKAGE_TFBGA79 +} PACKAGE_TYPE_E; + +#define INCLUDE_MULTI_FUNC_BT(_Adapter) \ + (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT) +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) \ + (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +#ifdef CONFIG_FILE_FWIMG + extern char *rtw_fw_file_path; + extern char *rtw_fw_wow_file_path; + #ifdef CONFIG_MP_INCLUDED + extern char *rtw_fw_mp_bt_file_path; + #endif /* CONFIG_MP_INCLUDED */ +#endif /* CONFIG_FILE_FWIMG */ + +/* rtl8723d_hal_init.c */ +s32 rtl8723d_FirmwareDownload(PADAPTER padapter, BOOLEAN bUsedWoWLANFw); +void rtl8723d_FirmwareSelfReset(PADAPTER padapter); +void rtl8723d_InitializeFirmwareVars(PADAPTER padapter); + +void rtl8723d_InitAntenna_Selection(PADAPTER padapter); +void rtl8723d_DeinitAntenna_Selection(PADAPTER padapter); +void rtl8723d_CheckAntenna_Selection(PADAPTER padapter); +void rtl8723d_init_default_value(PADAPTER padapter); + +s32 rtl8723d_InitLLTTable(PADAPTER padapter); + +s32 CardDisableHWSM(PADAPTER padapter, u8 resetMCU); +s32 CardDisableWithoutHWSM(PADAPTER padapter); + +/* EFuse */ +u8 GetEEPROMSize8723D(PADAPTER padapter); +void Hal_InitPGData(PADAPTER padapter, u8 *PROMContent); +void Hal_EfuseParseIDCode(PADAPTER padapter, u8 *hwinfo); +void Hal_EfuseParseTxPowerInfo_8723D(PADAPTER padapter, + u8 *PROMContent, BOOLEAN AutoLoadFail); +void Hal_EfuseParseBTCoexistInfo_8723D(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseEEPROMVer_8723D(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseChnlPlan_8723D(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseCustomerID_8723D(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseAntennaDiversity_8723D(PADAPTER padapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseXtal_8723D(PADAPTER pAdapter, + u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseThermalMeter_8723D(PADAPTER padapter, + u8 *hwinfo, u8 AutoLoadFail); +void Hal_EfuseParseVoltage_8723D(PADAPTER pAdapter, + u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseBoardType_8723D(PADAPTER Adapter, + u8 *PROMContent, BOOLEAN AutoloadFail); + +void rtl8723d_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8723d(_adapter *adapter); +u8 SetHwReg8723D(PADAPTER padapter, u8 variable, u8 *val); +void GetHwReg8723D(PADAPTER padapter, u8 variable, u8 *val); +u8 SetHalDefVar8723D(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +u8 GetHalDefVar8723D(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); + +/* register */ +void rtl8723d_InitBeaconParameters(PADAPTER padapter); +void rtl8723d_InitBeaconMaxError(PADAPTER padapter, u8 InfraMode); +void _InitMacAPLLSetting_8723D(PADAPTER Adapter); +void _8051Reset8723(PADAPTER padapter); +#ifdef CONFIG_WOWLAN + void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + +void rtl8723d_start_thread(_adapter *padapter); +void rtl8723d_stop_thread(_adapter *padapter); + +#if defined(CONFIG_CHECK_BT_HANG) && defined(CONFIG_BT_COEXIST) + void rtl8723ds_init_checkbthang_workqueue(_adapter *adapter); + void rtl8723ds_free_checkbthang_workqueue(_adapter *adapter); + void rtl8723ds_cancle_checkbthang_workqueue(_adapter *adapter); + void rtl8723ds_hal_check_bt_hang(_adapter *adapter); +#endif + +#ifdef CONFIG_GPIO_WAKEUP + void HalSetOutPutGPIO(PADAPTER padapter, u8 index, u8 OutPutValue); +#endif +#ifdef CONFIG_MP_INCLUDED +int FirmwareDownloadBT(PADAPTER Adapter, PRT_MP_FIRMWARE pFirmware); +#endif +void CCX_FwC2HTxRpt_8723d(PADAPTER padapter, u8 *pdata, u8 len); + +u8 MRateToHwRate8723D(u8 rate); +u8 HwRateToMRate8723D(u8 rate); + +void Hal_ReadRFGainOffset(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); + +#if defined(CONFIG_CHECK_BT_HANG) && defined(CONFIG_BT_COEXIST) + void check_bt_status_work(void *data); +#endif + +#ifdef CONFIG_USB_HCI + void rtl8723d_cal_txdesc_chksum(struct tx_desc *ptxdesc); +#endif + +#ifdef CONFIG_PCI_HCI + BOOLEAN InterruptRecognized8723DE(PADAPTER Adapter); + void UpdateInterruptMask8723DE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); + u16 get_txbd_rw_reg(u16 ff_hwaddr); +#endif + +#endif diff --git a/include/rtl8723d_led.h b/include/rtl8723d_led.h new file mode 100644 index 0000000..1905e8b --- /dev/null +++ b/include/rtl8723d_led.h @@ -0,0 +1,44 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723D_LED_H__ +#define __RTL8723D_LED_H__ + +#include +#include +#include + +#ifdef CONFIG_RTW_SW_LED +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI + void rtl8723du_InitSwLeds(PADAPTER padapter); + void rtl8723du_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_SDIO_HCI + void rtl8723ds_InitSwLeds(PADAPTER padapter); + void rtl8723ds_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_GSPI_HCI + void rtl8723ds_InitSwLeds(PADAPTER padapter); + void rtl8723ds_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_PCI_HCI + void rtl8723de_InitSwLeds(PADAPTER padapter); + void rtl8723de_DeInitSwLeds(PADAPTER padapter); +#endif + +#endif /*#ifdef CONFIG_RTW_SW_LED*/ +#endif diff --git a/include/rtl8723d_lps_poff.h b/include/rtl8723d_lps_poff.h new file mode 100644 index 0000000..138a0ca --- /dev/null +++ b/include/rtl8723d_lps_poff.h @@ -0,0 +1,56 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +/******************************************** CONST ************************/ +#define NUM_OF_REGISTER_BANK 13 +#define NUM_OF_TOTAL_DWORD (NUM_OF_REGISTER_BANK * 64) +#define TOTAL_LEN_FOR_HIOE ((NUM_OF_TOTAL_DWORD + 1) * 8) +#define LPS_POFF_STATIC_FILE_LEN (TOTAL_LEN_FOR_HIOE + TXDESC_SIZE) +#define LPS_POFF_DYNAMIC_FILE_LEN (512 + TXDESC_SIZE) +/******************************************** CONST ************************/ + +/******************************************** MACRO ************************/ +/* HOIE Entry Definition */ +#define SET_HOIE_ENTRY_LOW_DATA(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE), 0, 16, __Value) +#define SET_HOIE_ENTRY_HIGH_DATA(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE), 16, 16, __Value) +#define SET_HOIE_ENTRY_MODE_SELECT(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 0, 1, __Value) +#define SET_HOIE_ENTRY_ADDRESS(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 1, 14, __Value) +#define SET_HOIE_ENTRY_BYTE_MASK(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 15, 4, __Value) +#define SET_HOIE_ENTRY_IO_LOCK(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 19, 1, __Value) +#define SET_HOIE_ENTRY_RD_EN(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 20, 1, __Value) +#define SET_HOIE_ENTRY_WR_EN(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 21, 1, __Value) +#define SET_HOIE_ENTRY_RAW_RW(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 22, 1, __Value) +#define SET_HOIE_ENTRY_RAW(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 23, 1, __Value) +#define SET_HOIE_ENTRY_IO_DELAY(__pHOIE, __Value) \ + SET_BITS_TO_LE_4BYTE((__pHOIE)+4, 24, 8, __Value) + +/*********************Function Definition*******************************************/ +void rtl8723d_lps_poff_init(PADAPTER padapter); +void rtl8723d_lps_poff_deinit(PADAPTER padapter); +bool rtl8723d_lps_poff_get_txbndy_status(PADAPTER padapter); +void rtl8723d_lps_poff_h2c_ctrl(PADAPTER padapter, u8 enable); +void rtl8723d_lps_poff_set_ps_mode(PADAPTER padapter, bool bEnterLPS); +bool rtl8723d_lps_poff_get_status(PADAPTER padapter); +void rtl8723d_lps_poff_wow(PADAPTER padapter); diff --git a/include/rtl8723d_recv.h b/include/rtl8723d_recv.h new file mode 100644 index 0000000..f19ad69 --- /dev/null +++ b/include/rtl8723d_recv.h @@ -0,0 +1,112 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723D_RECV_H__ +#define __RTL8723D_RECV_H__ + +#define RECV_BLK_SZ 512 +#define RECV_BLK_CNT 16 +#define RECV_BLK_TH RECV_BLK_CNT + +#if defined(CONFIG_USB_HCI) + + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + /* #define MAX_RECVBUF_SZ (32768) */ /* 32k */ + /* #define MAX_RECVBUF_SZ (16384) */ /* 16K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + #ifdef CONFIG_PLATFORM_MSTAR + #define MAX_RECVBUF_SZ (8192) /* 8K */ + #else + #define MAX_RECVBUF_SZ (15360) /* 15k < 16k */ + #endif + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #else + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #endif + #endif /* !MAX_RECVBUF_SZ */ + +#elif defined(CONFIG_PCI_HCI) + /* #ifndef CONFIG_MINIMAL_MEMORY_USAGE */ + /* #define MAX_RECVBUF_SZ (9100) */ + /* #else */ + #define MAX_RECVBUF_SZ (4000) /* about 4K + * #endif */ + + +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + + #define MAX_RECVBUF_SZ (RX_DMA_BOUNDARY_8723D + 1) + +#endif + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +#ifdef CONFIG_SDIO_HCI + #ifndef CONFIG_SDIO_RX_COPY + #undef MAX_RECVBUF_SZ + #define MAX_RECVBUF_SZ (RX_DMA_SIZE_8723D - RX_DMA_RESERVED_SIZE_8723D) + #endif /* !CONFIG_SDIO_RX_COPY */ +#endif /* CONFIG_SDIO_HCI */ + +/*-----------------------------------------------------------------*/ +/* RTL8723D RX BUFFER DESC */ +/*-----------------------------------------------------------------*/ +/*DWORD 0*/ +#define SET_RX_BUFFER_DESC_DATA_LENGTH_8723D(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_BUFFER_DESC_LS_8723D(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 15, 1, __Value) +#define SET_RX_BUFFER_DESC_FS_8723D(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 1, __Value) +#define SET_RX_BUFFER_DESC_TOTAL_LENGTH_8723D(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 15, __Value) + +#define GET_RX_BUFFER_DESC_OWN_8723D(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) +#define GET_RX_BUFFER_DESC_LS_8723D(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_BUFFER_DESC_FS_8723D(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 1) +#ifdef USING_RX_TAG + #define GET_RX_BUFFER_DESC_RX_TAG_8723D(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 13) +#else + #define GET_RX_BUFFER_DESC_TOTAL_LENGTH_8723D(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 15) +#endif + +/*DWORD 1*/ +#define SET_RX_BUFFER_PHYSICAL_LOW_8723D(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+4, 0, 32, __Value) + +/*DWORD 2*/ +#ifdef CONFIG_64BIT_DMA + #define SET_RX_BUFFER_PHYSICAL_HIGH_8723D(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+8, 0, 32, __Value) +#else + #define SET_RX_BUFFER_PHYSICAL_HIGH_8723D(__pRxStatusDesc, __Value) +#endif + + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8723ds_init_recv_priv(PADAPTER padapter); + void rtl8723ds_free_recv_priv(PADAPTER padapter); + s32 rtl8723ds_recv_hdl(_adapter *padapter); +#endif + +#ifdef CONFIG_USB_HCI + int rtl8723du_init_recv_priv(_adapter *padapter); + void rtl8723du_free_recv_priv(_adapter *padapter); + void rtl8723du_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8723de_init_recv_priv(PADAPTER padapter); + void rtl8723de_free_recv_priv(PADAPTER padapter); +#endif + +void rtl8723d_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8723D_RECV_H__ */ diff --git a/include/rtl8723d_rf.h b/include/rtl8723d_rf.h new file mode 100644 index 0000000..4a0a7cf --- /dev/null +++ b/include/rtl8723d_rf.h @@ -0,0 +1,21 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723D_RF_H__ +#define __RTL8723D_RF_H__ + +int PHY_RF6052_Config8723D(PADAPTER pdapter); + +void PHY_RF6052SetBandwidth8723D(PADAPTER Adapter, enum channel_width Bandwidth); +#endif diff --git a/include/rtl8723d_spec.h b/include/rtl8723d_spec.h new file mode 100644 index 0000000..5106b23 --- /dev/null +++ b/include/rtl8723d_spec.h @@ -0,0 +1,447 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723D_SPEC_H__ +#define __RTL8723D_SPEC_H__ + +#include + + +#define HAL_NAV_UPPER_UNIT_8723D 128 /* micro-second */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_SYS_ISO_CTRL_8723D 0x0000 /* 2 Byte */ +#define REG_SYS_FUNC_EN_8723D 0x0002 /* 2 Byte */ +#define REG_APS_FSMCO_8723D 0x0004 /* 4 Byte */ +#define REG_SYS_CLKR_8723D 0x0008 /* 2 Byte */ +#define REG_9346CR_8723D 0x000A /* 2 Byte */ +#define REG_EE_VPD_8723D 0x000C /* 2 Byte */ +#define REG_AFE_MISC_8723D 0x0010 /* 1 Byte */ +#define REG_SPS0_CTRL_8723D 0x0011 /* 7 Byte */ +#define REG_SPS_OCP_CFG_8723D 0x0018 /* 4 Byte */ +#define REG_RSV_CTRL_8723D 0x001C /* 3 Byte */ +#define REG_RF_CTRL_8723D 0x001F /* 1 Byte */ +#define REG_LPLDO_CTRL_8723D 0x0023 /* 1 Byte */ +#define REG_AFE_XTAL_CTRL_8723D 0x0024 /* 4 Byte */ +#define REG_AFE_PLL_CTRL_8723D 0x0028 /* 4 Byte */ +#define REG_MAC_PLL_CTRL_EXT_8723D 0x002c /* 4 Byte */ +#define REG_EFUSE_CTRL_8723D 0x0030 +#define REG_EFUSE_TEST_8723D 0x0034 +#define REG_PWR_DATA_8723D 0x0038 +#define REG_CAL_TIMER_8723D 0x003C +#define REG_ACLK_MON_8723D 0x003E +#define REG_GPIO_MUXCFG_8723D 0x0040 +#define REG_GPIO_IO_SEL_8723D 0x0042 +#define REG_MAC_PINMUX_CFG_8723D 0x0043 +#define REG_GPIO_PIN_CTRL_8723D 0x0044 +#define REG_GPIO_INTM_8723D 0x0048 +#define REG_LEDCFG0_8723D 0x004C +#define REG_LEDCFG1_8723D 0x004D +#define REG_LEDCFG2_8723D 0x004E +#define REG_LEDCFG3_8723D 0x004F +#define REG_FSIMR_8723D 0x0050 +#define REG_FSISR_8723D 0x0054 +#define REG_HSIMR_8723D 0x0058 +#define REG_HSISR_8723D 0x005c +#define REG_GPIO_EXT_CTRL 0x0060 +#define REG_PAD_CTRL1_8723D 0x0064 +#define REG_MULTI_FUNC_CTRL_8723D 0x0068 +#define REG_GPIO_STATUS_8723D 0x006C +#define REG_SDIO_CTRL_8723D 0x0070 +#define REG_OPT_CTRL_8723D 0x0074 +#define REG_AFE_CTRL_4_8723D 0x0078 +#define REG_MCUFWDL_8723D 0x0080 +#define REG_8051FW_CTRL_8723D 0x0080 +#define REG_HMEBOX_DBG_0_8723D 0x0088 +#define REG_HMEBOX_DBG_1_8723D 0x008A +#define REG_HMEBOX_DBG_2_8723D 0x008C +#define REG_HMEBOX_DBG_3_8723D 0x008E +#define REG_WLLPS_CTRL 0x0090 +#define REG_HIMR0_8723D 0x00B0 +#define REG_HISR0_8723D 0x00B4 +#define REG_HIMR1_8723D 0x00B8 +#define REG_HISR1_8723D 0x00BC +#define REG_PMC_DBG_CTRL2_8723D 0x00CC +#define REG_EFUSE_BURN_GNT_8723D 0x00CF +#define REG_HPON_FSM_8723D 0x00EC +#define REG_SYS_CFG1_8723D 0x00F0 +#define REG_SYS_CFG_8723D 0x00FC +#define REG_ROM_VERSION 0x00FD + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_C2HEVT_CMD_ID_8723D 0x01A0 +#define REG_C2HEVT_CMD_SEQ_88XX 0x01A1 +#define REG_C2hEVT_CMD_CONTENT_88XX 0x01A2 +#define REG_C2HEVT_CMD_LEN_8723D 0x01AE +#define REG_C2HEVT_CLEAR_8723D 0x01AF +#define REG_MCUTST_1_8723D 0x01C0 +#define REG_WOWLAN_WAKE_REASON 0x01C7 +#define REG_FMETHR_8723D 0x01C8 +#define REG_HMETFR_8723D 0x01CC +#define REG_HMEBOX_0_8723D 0x01D0 +#define REG_HMEBOX_1_8723D 0x01D4 +#define REG_HMEBOX_2_8723D 0x01D8 +#define REG_HMEBOX_3_8723D 0x01DC +#define REG_LLT_INIT_8723D 0x01E0 +#define REG_HMEBOX_EXT0_8723D 0x01F0 +#define REG_HMEBOX_EXT1_8723D 0x01F4 +#define REG_HMEBOX_EXT2_8723D 0x01F8 +#define REG_HMEBOX_EXT3_8723D 0x01FC + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RQPN_8723D 0x0200 +#define REG_FIFOPAGE_8723D 0x0204 +#define REG_DWBCN0_CTRL_8723D REG_TDECTRL +#define REG_TXDMA_OFFSET_CHK_8723D 0x020C +#define REG_TXDMA_STATUS_8723D 0x0210 +#define REG_RQPN_NPQ_8723D 0x0214 +#define REG_DWBCN1_CTRL_8723D 0x0228 + + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RXDMA_AGG_PG_TH_8723D 0x0280 +#define REG_FW_UPD_RDPTR_8723D 0x0284 /* FW shall update this register before FW write RXPKT_RELEASE_POLL to 1 */ +#define REG_RXDMA_CONTROL_8723D 0x0286 /* Control the RX DMA. */ +#define REG_RXDMA_STATUS_8723D 0x0288 +#define REG_RXDMA_MODE_CTRL_8723D 0x0290 +#define REG_EARLY_MODE_CONTROL_8723D 0x02BC +#define REG_RSVD5_8723D 0x02F0 +#define REG_RSVD6_8723D 0x02F4 + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8723D 0x0300 +#define REG_INT_MIG_8723D 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_TXBD_DESA_8723D 0x0308 /* TX Beacon Descriptor Address */ +#define REG_MGQ_TXBD_DESA_8723D 0x0310 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_TXBD_DESA_8723D 0x0318 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_TXBD_DESA_8723D 0x0320 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_TXBD_DESA_8723D 0x0328 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_TXBD_DESA_8723D 0x0330 /* TX BK Queue Descriptor Address */ +#define REG_RXQ_RXBD_DESA_8723D 0x0338 /* RX Queue Descriptor Address */ +#define REG_HI0Q_TXBD_DESA_8723D 0x0340 +#define REG_HI1Q_TXBD_DESA_8723D 0x0348 +#define REG_HI2Q_TXBD_DESA_8723D 0x0350 +#define REG_HI3Q_TXBD_DESA_8723D 0x0358 +#define REG_HI4Q_TXBD_DESA_8723D 0x0360 +#define REG_HI5Q_TXBD_DESA_8723D 0x0368 +#define REG_HI6Q_TXBD_DESA_8723D 0x0370 +#define REG_HI7Q_TXBD_DESA_8723D 0x0378 +#define REG_MGQ_TXBD_NUM_8723D 0x0380 +#define REG_RX_RXBD_NUM_8723D 0x0382 +#define REG_VOQ_TXBD_NUM_8723D 0x0384 +#define REG_VIQ_TXBD_NUM_8723D 0x0386 +#define REG_BEQ_TXBD_NUM_8723D 0x0388 +#define REG_BKQ_TXBD_NUM_8723D 0x038A +#define REG_HI0Q_TXBD_NUM_8723D 0x038C +#define REG_HI1Q_TXBD_NUM_8723D 0x038E +#define REG_HI2Q_TXBD_NUM_8723D 0x0390 +#define REG_HI3Q_TXBD_NUM_8723D 0x0392 +#define REG_HI4Q_TXBD_NUM_8723D 0x0394 +#define REG_HI5Q_TXBD_NUM_8723D 0x0396 +#define REG_HI6Q_TXBD_NUM_8723D 0x0398 +#define REG_HI7Q_TXBD_NUM_8723D 0x039A +#define REG_TSFTIMER_HCI_8723D 0x039C +#define REG_BD_RW_PTR_CLR_8723D 0x039C + +/* Read Write Point */ +#define REG_VOQ_TXBD_IDX_8723D 0x03A0 +#define REG_VIQ_TXBD_IDX_8723D 0x03A4 +#define REG_BEQ_TXBD_IDX_8723D 0x03A8 +#define REG_BKQ_TXBD_IDX_8723D 0x03AC +#define REG_MGQ_TXBD_IDX_8723D 0x03B0 +#define REG_RXQ_TXBD_IDX_8723D 0x03B4 +#define REG_HI0Q_TXBD_IDX_8723D 0x03B8 +#define REG_HI1Q_TXBD_IDX_8723D 0x03BC +#define REG_HI2Q_TXBD_IDX_8723D 0x03C0 +#define REG_HI3Q_TXBD_IDX_8723D 0x03C4 +#define REG_HI4Q_TXBD_IDX_8723D 0x03C8 +#define REG_HI5Q_TXBD_IDX_8723D 0x03CC +#define REG_HI6Q_TXBD_IDX_8723D 0x03D0 +#define REG_HI7Q_TXBD_IDX_8723D 0x03D4 + +#define REG_PCIE_HCPWM_8723DE 0x03D8 /* ?????? */ +#define REG_PCIE_HRPWM_8723DE 0x03DC /* PCIe RPWM ?????? */ +#define REG_DBI_WDATA_V1_8723D 0x03E8 +#define REG_DBI_RDATA_V1_8723D 0x03EC +#define REG_DBI_FLAG_V1_8723D 0x03F0 +#define REG_MDIO_V1_8723D 0x03F4 +#define REG_PCIE_MIX_CFG_8723D 0x03F8 +#define REG_HCI_MIX_CFG_8723D 0x03FC + +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#define REG_VOQ_INFORMATION_8723D 0x0400 +#define REG_VIQ_INFORMATION_8723D 0x0404 +#define REG_BEQ_INFORMATION_8723D 0x0408 +#define REG_BKQ_INFORMATION_8723D 0x040C +#define REG_MGQ_INFORMATION_8723D 0x0410 +#define REG_HGQ_INFORMATION_8723D 0x0414 +#define REG_BCNQ_INFORMATION_8723D 0x0418 +#define REG_TXPKT_EMPTY_8723D 0x041A + +#define REG_FWHW_TXQ_CTRL_8723D 0x0420 +#define REG_HWSEQ_CTRL_8723D 0x0423 +#define REG_TXPKTBUF_BCNQ_BDNY_8723D 0x0424 +#define REG_TXPKTBUF_MGQ_BDNY_8723D 0x0425 +#define REG_LIFECTRL_CTRL_8723D 0x0426 +#define REG_MULTI_BCNQ_OFFSET_8723D 0x0427 +#define REG_SPEC_SIFS_8723D 0x0428 +#define REG_RL_8723D 0x042A +#define REG_TXBF_CTRL_8723D 0x042C +#define REG_DARFRC_8723D 0x0430 +#define REG_RARFRC_8723D 0x0438 +#define REG_RRSR_8723D 0x0440 +#define REG_ARFR0_8723D 0x0444 +#define REG_ARFR1_8723D 0x044C +#define REG_CCK_CHECK_8723D 0x0454 +#define REG_AMPDU_MAX_TIME_8723D 0x0456 +#define REG_TXPKTBUF_BCNQ_BDNY1_8723D 0x0457 + +#define REG_AMPDU_MAX_LENGTH_8723D 0x0458 +#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8723D 0x045D +#define REG_NDPA_OPT_CTRL_8723D 0x045F +#define REG_FAST_EDCA_CTRL_8723D 0x0460 +#define REG_RD_RESP_PKT_TH_8723D 0x0463 +#define REG_DATA_SC_8723D 0x0483 +#ifdef CONFIG_WOWLAN + #define REG_TXPKTBUF_IV_LOW 0x0484 + #define REG_TXPKTBUF_IV_HIGH 0x0488 +#endif +#define REG_TXRPT_START_OFFSET 0x04AC +#define REG_POWER_STAGE1_8723D 0x04B4 +#define REG_POWER_STAGE2_8723D 0x04B8 +#define REG_AMPDU_BURST_MODE_8723D 0x04BC +#define REG_PKT_VO_VI_LIFE_TIME_8723D 0x04C0 +#define REG_PKT_BE_BK_LIFE_TIME_8723D 0x04C2 +#define REG_STBC_SETTING_8723D 0x04C4 +#define REG_HT_SINGLE_AMPDU_8723D 0x04C7 +#define REG_PROT_MODE_CTRL_8723D 0x04C8 +#define REG_MAX_AGGR_NUM_8723D 0x04CA +#define REG_RTS_MAX_AGGR_NUM_8723D 0x04CB +#define REG_BAR_MODE_CTRL_8723D 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8723D 0x04CF +#define REG_MACID_PKT_DROP0_8723D 0x04D0 +#define REG_MACID_PKT_SLEEP_8723D 0x04D4 + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ +#define REG_EDCA_VO_PARAM_8723D 0x0500 +#define REG_EDCA_VI_PARAM_8723D 0x0504 +#define REG_EDCA_BE_PARAM_8723D 0x0508 +#define REG_EDCA_BK_PARAM_8723D 0x050C +#define REG_BCNTCFG_8723D 0x0510 +#define REG_PIFS_8723D 0x0512 +#define REG_RDG_PIFS_8723D 0x0513 +#define REG_SIFS_CTX_8723D 0x0514 +#define REG_SIFS_TRX_8723D 0x0516 +#define REG_AGGR_BREAK_TIME_8723D 0x051A +#define REG_SLOT_8723D 0x051B +#define REG_TX_PTCL_CTRL_8723D 0x0520 +#define REG_TXPAUSE_8723D 0x0522 +#define REG_DIS_TXREQ_CLR_8723D 0x0523 +#define REG_RD_CTRL_8723D 0x0524 +/* + * Format for offset 540h-542h: + * [3:0]: TBTT prohibit setup in unit of 32us. The time for HW getting beacon content before TBTT. + * [7:4]: Reserved. + * [19:8]: TBTT prohibit hold in unit of 32us. The time for HW holding to send the beacon packet. + * [23:20]: Reserved + * Description: + * | + * |<--Setup--|--Hold------------>| + * --------------|---------------------- + * | + * TBTT + * Note: We cannot update beacon content to HW or send any AC packets during the time between Setup and Hold. + * Described by Designer Tim and Bruce, 2011-01-14. + * */ +#define REG_TBTT_PROHIBIT_8723D 0x0540 +#define REG_RD_NAV_NXT_8723D 0x0544 +#define REG_NAV_PROT_LEN_8723D 0x0546 +#define REG_BCN_CTRL_8723D 0x0550 +#define REG_BCN_CTRL_1_8723D 0x0551 +#define REG_MBID_NUM_8723D 0x0552 +#define REG_DUAL_TSF_RST_8723D 0x0553 +#define REG_BCN_INTERVAL_8723D 0x0554 +#define REG_DRVERLYINT_8723D 0x0558 +#define REG_BCNDMATIM_8723D 0x0559 +#define REG_ATIMWND_8723D 0x055A +#define REG_USTIME_TSF_8723D 0x055C +#define REG_BCN_MAX_ERR_8723D 0x055D +#define REG_RXTSF_OFFSET_CCK_8723D 0x055E +#define REG_RXTSF_OFFSET_OFDM_8723D 0x055F +#define REG_TSFTR_8723D 0x0560 +#define REG_CTWND_8723D 0x0572 +#define REG_SECONDARY_CCA_CTRL_8723D 0x0577 +#define REG_PSTIMER_8723D 0x0580 +#define REG_TIMER0_8723D 0x0584 +#define REG_TIMER1_8723D 0x0588 +#define REG_ACMHWCTRL_8723D 0x05C0 +#define REG_SCH_TXCMD_8723D 0x05F8 + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ +#define REG_MAC_CR_8723D 0x0600 +#define REG_TCR_8723D 0x0604 +#define REG_RCR_8723D 0x0608 +#define REG_RX_PKT_LIMIT_8723D 0x060C +#define REG_RX_DLK_TIME_8723D 0x060D +#define REG_RX_DRVINFO_SZ_8723D 0x060F + +#define REG_MACID_8723D 0x0610 +#define REG_BSSID_8723D 0x0618 +#define REG_MAR_8723D 0x0620 +#define REG_MBIDCAMCFG_8723D 0x0628 +#define REG_WOWLAN_GTK_DBG1 0x630 +#define REG_WOWLAN_GTK_DBG2 0x634 + +#define REG_USTIME_EDCA_8723D 0x0638 +#define REG_MAC_SPEC_SIFS_8723D 0x063A +#define REG_RESP_SIFP_CCK_8723D 0x063C +#define REG_RESP_SIFS_OFDM_8723D 0x063E +#define REG_ACKTO_8723D 0x0640 +#define REG_CTS2TO_8723D 0x0641 +#define REG_EIFS_8723D 0x0642 + +#define REG_NAV_UPPER_8723D 0x0652 /* unit of 128 */ +#define REG_TRXPTCL_CTL_8723D 0x0668 + +/* Security */ +#define REG_CAMCMD_8723D 0x0670 +#define REG_CAMWRITE_8723D 0x0674 +#define REG_CAMREAD_8723D 0x0678 +#define REG_CAMDBG_8723D 0x067C +#define REG_SECCFG_8723D 0x0680 + +/* Power */ +#define REG_WOW_CTRL_8723D 0x0690 +#define REG_PS_RX_INFO_8723D 0x0692 +#define REG_UAPSD_TID_8723D 0x0693 +#define REG_WKFMCAM_CMD_8723D 0x0698 +#define REG_WKFMCAM_NUM_8723D 0x0698 +#define REG_WKFMCAM_RWD_8723D 0x069C +#define REG_RXFLTMAP0_8723D 0x06A0 +#define REG_RXFLTMAP1_8723D 0x06A2 +#define REG_RXFLTMAP2_8723D 0x06A4 +#define REG_BCN_PSR_RPT_8723D 0x06A8 +#define REG_BT_COEX_TABLE_8723D 0x06C0 +#define REG_BFMER0_INFO_8723D 0x06E4 +#define REG_BFMER1_INFO_8723D 0x06EC +#define REG_CSI_RPT_PARAM_BW20_8723D 0x06F4 +#define REG_CSI_RPT_PARAM_BW40_8723D 0x06F8 +#define REG_CSI_RPT_PARAM_BW80_8723D 0x06FC + +/* Hardware Port 2 */ +#define REG_MACID1_8723D 0x0700 +#define REG_BSSID1_8723D 0x0708 +#define REG_BFMEE_SEL_8723D 0x0714 +#define REG_SND_PTCL_CTRL_8723D 0x0718 + +/* LTR */ +#define REG_LTR_CTRL_BASIC_8723D 0x07A4 +#define REG_LTR_IDLE_LATENCY_V1_8723D 0x0798 +#define REG_LTR_ACTIVE_LATENCY_V1_8723D 0x079C + +/* LTE_COEX */ +#define REG_LTECOEX_CTRL 0x07C0 +#define REG_LTECOEX_WRITE_DATA 0x07C4 +#define REG_LTECOEX_READ_DATA 0x07C8 +#define REG_LTECOEX_PATH_CONTROL 0x70 + +/* ************************************************************ + * SDIO Bus Specification + * ************************************************************ */ + +/* ----------------------------------------------------- + * SDIO CMD Address Mapping + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * I/O bus domain (Host) + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * SDIO register + * ----------------------------------------------------- */ +#define SDIO_REG_HCPWM1_8723D 0x025 /* HCI Current Power Mode 1 */ + + +/* **************************************************************************** + * 8723 Regsiter Bit and Content definition + * **************************************************************************** */ + +#define BIT_USB_RXDMA_AGG_EN BIT(31) +#define RXDMA_AGG_MODE_EN BIT(1) + +#ifdef CONFIG_WOWLAN + #define RXPKT_RELEASE_POLL BIT(16) + #define RXDMA_IDLE BIT(17) + #define RW_RELEASE_EN BIT(18) +#endif + +/* 2 HSISR + * interrupt mask which needs to clear */ +#define MASK_HSISR_CLEAR (HSISR_GPIO12_0_INT |\ + HSISR_SPS_OCP_INT |\ + HSISR_RON_INT |\ + HSISR_PDNINT |\ + HSISR_GPIO9_INT) + +#ifdef CONFIG_RF_POWER_TRIM + #ifdef CONFIG_RTL8723D + #define EEPROM_RF_GAIN_OFFSET 0xC1 + #endif + + #define EEPROM_RF_GAIN_VAL 0x1F6 +#endif /*CONFIG_RF_POWER_TRIM*/ + +#ifdef CONFIG_PCI_HCI + /* #define IMR_RX_MASK (IMR_ROK_8723D|IMR_RDU_8723D|IMR_RXFOVW_8723D) */ + #define IMR_TX_MASK (IMR_VODOK_8723D | IMR_VIDOK_8723D | IMR_BEDOK_8723D | IMR_BKDOK_8723D | IMR_MGNTDOK_8723D | IMR_HIGHDOK_8723D) + + #define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_8723D | IMR_TXBCN0OK_8723D | IMR_TXBCN0ERR_8723D | IMR_BCNDERR0_8723D) + + #define RT_AC_INT_MASKS (IMR_VIDOK_8723D | IMR_VODOK_8723D | IMR_BEDOK_8723D | IMR_BKDOK_8723D) +#endif + +#endif /* __RTL8723D_SPEC_H__ */ diff --git a/include/rtl8723d_sreset.h b/include/rtl8723d_sreset.h new file mode 100644 index 0000000..db75dba --- /dev/null +++ b/include/rtl8723d_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8723D_SRESET_H_ +#define _RTL8723D_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT + extern void rtl8723d_sreset_xmit_status_check(_adapter *padapter); + extern void rtl8723d_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8723d_xmit.h b/include/rtl8723d_xmit.h new file mode 100644 index 0000000..91fb52c --- /dev/null +++ b/include/rtl8723d_xmit.h @@ -0,0 +1,530 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8723D_XMIT_H__ +#define __RTL8723D_XMIT_H__ + + +#define MAX_TID (15) + + +#ifndef __INC_HAL8723DDESC_H +#define __INC_HAL8723DDESC_H + +#define RX_STATUS_DESC_SIZE_8723D 24 +#define RX_DRV_INFO_SIZE_UNIT_8723D 8 + + +/* DWORD 0 */ +#define SET_RX_STATUS_DESC_PKT_LEN_8723D(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_STATUS_DESC_EOR_8723D(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) +#define SET_RX_STATUS_DESC_OWN_8723D(__pRxStatusDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + +#define GET_RX_STATUS_DESC_PKT_LEN_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) +#define GET_RX_STATUS_DESC_CRC32_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) +#define GET_RX_STATUS_DESC_ICV_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_STATUS_DESC_DRVINFO_SIZE_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) +#define GET_RX_STATUS_DESC_SECURITY_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) +#define GET_RX_STATUS_DESC_QOS_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) +#define GET_RX_STATUS_DESC_SHIFT_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) +#define GET_RX_STATUS_DESC_PHY_STATUS_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) +#define GET_RX_STATUS_DESC_SWDEC_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) +#define GET_RX_STATUS_DESC_EOR_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) +#define GET_RX_STATUS_DESC_OWN_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) + +/* DWORD 1 */ +#define GET_RX_STATUS_DESC_MACID_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7) +#define GET_RX_STATUS_DESC_TID_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4) +#define GET_RX_STATUS_DESC_AMSDU_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1) +#define GET_RX_STATUS_DESC_RXID_MATCH_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1) +#define GET_RX_STATUS_DESC_PAGGR_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 15, 1) +#define GET_RX_STATUS_DESC_A1_FIT_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 16, 4) +#define GET_RX_STATUS_DESC_CHKERR_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 20, 1) +#define GET_RX_STATUS_DESC_IPVER_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 21, 1) +#define GET_RX_STATUS_DESC_IS_TCPUDP__8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 22, 1) +#define GET_RX_STATUS_DESC_CHK_VLD_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 23, 1) +#define GET_RX_STATUS_DESC_PAM_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 24, 1) +#define GET_RX_STATUS_DESC_PWR_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 25, 1) +#define GET_RX_STATUS_DESC_MORE_DATA_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 26, 1) +#define GET_RX_STATUS_DESC_MORE_FRAG_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 27, 1) +#define GET_RX_STATUS_DESC_TYPE_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 28, 2) +#define GET_RX_STATUS_DESC_MC_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 30, 1) +#define GET_RX_STATUS_DESC_BC_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+4, 31, 1) + +/* DWORD 2 */ +#define GET_RX_STATUS_DESC_SEQ_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) +#define GET_RX_STATUS_DESC_FRAG_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) +#define GET_RX_STATUS_DESC_RX_IS_QOS_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) +#define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) +#define GET_RX_STATUS_DESC_RPT_SEL_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) +#define GET_RX_STATUS_DESC_FCS_OK_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 31, 1) + +/* DWORD 3 */ +#define GET_RX_STATUS_DESC_RX_RATE_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) +#define GET_RX_STATUS_DESC_HTC_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) +#define GET_RX_STATUS_DESC_EOSP_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) +#define GET_RX_STATUS_DESC_BSSID_FIT_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) +#ifdef CONFIG_USB_RX_AGGREGATION +#define GET_RX_STATUS_DESC_USB_AGG_PKTNUM_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8) +#endif +#define GET_RX_STATUS_DESC_PATTERN_MATCH_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1) +#define GET_RX_STATUS_DESC_UNICAST_MATCH_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1) +#define GET_RX_STATUS_DESC_MAGIC_MATCH_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1) + +/* DWORD 6 */ +#define GET_RX_STATUS_DESC_MATCH_ID_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+16, 0, 7) + +/* DWORD 5 */ +#define GET_RX_STATUS_DESC_TSFL_8723D(__pRxStatusDesc) \ + LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + +#define GET_RX_STATUS_DESC_BUFF_ADDR_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+24, 0, 32) +#define GET_RX_STATUS_DESC_BUFF_ADDR64_8723D(__pRxDesc) \ + LE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32) + +#define SET_RX_STATUS_DESC_BUFF_ADDR_8723D(__pRxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pRxDesc+24, 0, 32, __Value) + + +/* Dword 0, rsvd: bit26, bit28 */ +#define GET_TX_DESC_OWN_8723D(__pTxDesc)\ + LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) + +#define SET_TX_DESC_PKT_SIZE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) +#define SET_TX_DESC_OFFSET_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) +#define SET_TX_DESC_BMC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) +#define SET_TX_DESC_HTC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) +#define SET_TX_DESC_AMSDU_PAD_EN_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) +#define SET_TX_DESC_NO_ACM_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) +#define SET_TX_DESC_GF_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) + +/* Dword 1 */ +#define SET_TX_DESC_MACID_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) +#define SET_TX_DESC_QUEUE_SEL_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) +#define SET_TX_DESC_RDG_NAV_EXT_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) +#define SET_TX_DESC_LSIG_TXOP_EN_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) +#define SET_TX_DESC_PIFS_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) +#define SET_TX_DESC_RATE_ID_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) +#define SET_TX_DESC_EN_DESC_ID_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) +#define SET_TX_DESC_SEC_TYPE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) +#define SET_TX_DESC_PKT_OFFSET_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) +#define SET_TX_DESC_MORE_DATA_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 29, 1, __Value) + +/* Dword 2 remove P_AID, G_ID field*/ +#define SET_TX_DESC_CCA_RTS_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) +#define SET_TX_DESC_AGG_ENABLE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) +#define SET_TX_DESC_RDG_ENABLE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) +#define SET_TX_DESC_NULL0_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 14, 1, __Value) +#define SET_TX_DESC_NULL1_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 15, 1, __Value) +#define SET_TX_DESC_BK_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) +#define SET_TX_DESC_MORE_FRAG_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) +#define SET_TX_DESC_RAW_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) +#define SET_TX_DESC_CCX_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) +#define SET_TX_DESC_AMPDU_DENSITY_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) +#define SET_TX_DESC_BT_INT_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) +#define SET_TX_DESC_FTM_EN_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 30, 1, __Value) + +/* Dword 3 */ +#define SET_TX_DESC_HWSEQ_SEL_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) +#define SET_TX_DESC_USE_RATE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) +#define SET_TX_DESC_DISABLE_RTS_FB_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) +#define SET_TX_DESC_DISABLE_FB_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) +#define SET_TX_DESC_CTS2SELF_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) +#define SET_TX_DESC_RTS_ENABLE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) +#define SET_TX_DESC_HW_RTS_ENABLE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) +#define SET_TX_DESC_PORT_ID_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 14, 2, __Value) +#define SET_TX_DESC_NAV_USE_HDR_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value) +#define SET_TX_DESC_USE_MAX_LEN_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) +#define SET_TX_DESC_MAX_AGG_NUM_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) +#define SET_TX_DESC_AMPDU_MAX_TIME_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + +/* Dword 4 */ +#define SET_TX_DESC_TX_RATE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) +#define SET_TX_DESC_TX_TRY_RATE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 7, 1, __Value) +#define SET_TX_DESC_DATA_RATE_FB_LIMIT_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) +#define SET_TX_DESC_RTS_RATE_FB_LIMIT_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) +#define SET_TX_DESC_RETRY_LIMIT_ENABLE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) +#define SET_TX_DESC_DATA_RETRY_LIMIT_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) +#define SET_TX_DESC_RTS_RATE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) +#define SET_TX_DESC_PCTS_EN_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 29, 1, __Value) +#define SET_TX_DESC_PCTS_MASK_IDX_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 30, 2, __Value) + +/* Dword 5 */ +#define SET_TX_DESC_DATA_SC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) +#define SET_TX_DESC_DATA_SHORT_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) +#define SET_TX_DESC_DATA_BW_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) +#define SET_TX_DESC_DATA_STBC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) +#define SET_TX_DESC_RTS_STBC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) +#define SET_TX_DESC_RTS_SHORT_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) +#define SET_TX_DESC_RTS_SC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) +#define SET_TX_DESC_PATH_A_EN_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 24, 1, __Value) +#define SET_TX_DESC_TXPWR_OF_SET_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 28, 3, __Value) + +/* Dword 6 */ +#define SET_TX_DESC_SW_DEFINE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) +#define SET_TX_DESC_MBSSID_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) +#define SET_TX_DESC_RF_SEL_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) + +/* Dword 7 */ +#ifdef CONFIG_PCI_HCI +#define SET_TX_DESC_TX_BUFFER_SIZE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif + +#ifdef CONFIG_USB_HCI +#define SET_TX_DESC_TX_DESC_CHECKSUM_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif + +#ifdef CONFIG_SDIO_HCI +#define SET_TX_DESC_TX_TIMESTAMP_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 6, 18, __Value) +#endif + +#define SET_TX_DESC_USB_TXAGG_NUM_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) + +/* Dword 8 */ +#define SET_TX_DESC_RTS_RC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 0, 6, __Value) +#define SET_TX_DESC_BAR_RC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 6, 2, __Value) +#define SET_TX_DESC_DATA_RC_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 8, 6, __Value) +#define SET_TX_DESC_HWSEQ_EN_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) +#define SET_TX_DESC_NEXTHEADPAGE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 16, 8, __Value) +#define SET_TX_DESC_TAILPAGE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 24, 8, __Value) + +/* Dword 9 */ +#define SET_TX_DESC_PADDING_LEN_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 0, 11, __Value) +#define SET_TX_DESC_SEQ_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) +#define SET_TX_DESC_FINAL_DATA_RATE_8723D(__pTxDesc, __Value) \ + SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 24, 8, __Value) + + +#define SET_EARLYMODE_PKTNUM_8723D(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) +#define SET_EARLYMODE_LEN0_8723D(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) +#define SET_EARLYMODE_LEN1_1_8723D(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) +#define SET_EARLYMODE_LEN1_2_8723D(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) +#define SET_EARLYMODE_LEN2_8723D(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) +#define SET_EARLYMODE_LEN3_8723D(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + + +/*-----------------------------------------------------------------*/ +/* RTL8723D TX BUFFER DESC */ +/*-----------------------------------------------------------------*/ +#ifdef CONFIG_64BIT_DMA + #define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16), 0, 16, __Valeu) + #define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16), 31, 1, __Valeu) + #define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16)+4, 0, 32, __Valeu) + #define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16)+8, 0, 32, __Valeu) +#else + #define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8), 0, 16, __Valeu) + #define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8), 31, 1, __Valeu) + #define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Offset*8)+4, 0, 32, __Valeu) + #define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) /* 64 BIT mode only */ +#endif +/* ********************************************************* */ + +/* 64 bits -- 32 bits */ +/* ======= ======= */ +/* Dword 0 0 */ +#define SET_TX_BUFF_DESC_LEN_0_8723D(__pTxDesc, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 14, __Valeu) +#define SET_TX_BUFF_DESC_PSB_8723D(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 15, __Value) +#define SET_TX_BUFF_DESC_OWN_8723D(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) + +/* Dword 1 1 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_0_8723D(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 32, __Value) +#define GET_TX_BUFF_DESC_ADDR_LOW_0_8723D(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+4, 0, 32) +/* Dword 2 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_0_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 0, __Value) +#ifdef CONFIG_64BIT_DMA + #define GET_TX_BUFF_DESC_ADDR_HIGH_0_8723D(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+8, 0, 32) +#else + #define GET_TX_BUFF_DESC_ADDR_HIGH_0_8723D(__pTxDesc) 0 +#endif +/* Dword 3 NA */ +/* RESERVED 0 */ +/* Dword 4 2 */ +#define SET_TX_BUFF_DESC_LEN_1_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 1, __Value) +#define SET_TX_BUFF_DESC_AMSDU_1_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 5 3 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_1_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 6 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_1_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 1, __Value) +/* Dword 7 NA */ +/*RESERVED 0 */ +/* Dword 8 4 */ +#define SET_TX_BUFF_DESC_LEN_2_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 2, __Value) +#define SET_TX_BUFF_DESC_AMSDU_2_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 9 5 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_2_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 10 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_2_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 2, __Value) +/* Dword 11 NA */ +/*RESERVED 0 */ +/* Dword 12 6 */ +#define SET_TX_BUFF_DESC_LEN_3_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, 3, __Value) +#define SET_TX_BUFF_DESC_AMSDU_3_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 13 7 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_3_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 14 NA */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_3_8723D(__pTxDesc, __Value) SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, 3, __Value) +/* Dword 15 NA */ +/*RESERVED 0 */ + + +#endif +/* ----------------------------------------------------------- + * + * Rate + * + * ----------------------------------------------------------- + * CCK Rates, TxHT = 0 */ +#define DESC8723D_RATE1M 0x00 +#define DESC8723D_RATE2M 0x01 +#define DESC8723D_RATE5_5M 0x02 +#define DESC8723D_RATE11M 0x03 + +/* OFDM Rates, TxHT = 0 */ +#define DESC8723D_RATE6M 0x04 +#define DESC8723D_RATE9M 0x05 +#define DESC8723D_RATE12M 0x06 +#define DESC8723D_RATE18M 0x07 +#define DESC8723D_RATE24M 0x08 +#define DESC8723D_RATE36M 0x09 +#define DESC8723D_RATE48M 0x0a +#define DESC8723D_RATE54M 0x0b + +/* MCS Rates, TxHT = 1 */ +#define DESC8723D_RATEMCS0 0x0c +#define DESC8723D_RATEMCS1 0x0d +#define DESC8723D_RATEMCS2 0x0e +#define DESC8723D_RATEMCS3 0x0f +#define DESC8723D_RATEMCS4 0x10 +#define DESC8723D_RATEMCS5 0x11 +#define DESC8723D_RATEMCS6 0x12 +#define DESC8723D_RATEMCS7 0x13 +#define DESC8723D_RATEMCS8 0x14 +#define DESC8723D_RATEMCS9 0x15 +#define DESC8723D_RATEMCS10 0x16 +#define DESC8723D_RATEMCS11 0x17 +#define DESC8723D_RATEMCS12 0x18 +#define DESC8723D_RATEMCS13 0x19 +#define DESC8723D_RATEMCS14 0x1a +#define DESC8723D_RATEMCS15 0x1b +#define DESC8723D_RATEVHTSS1MCS0 0x2c +#define DESC8723D_RATEVHTSS1MCS1 0x2d +#define DESC8723D_RATEVHTSS1MCS2 0x2e +#define DESC8723D_RATEVHTSS1MCS3 0x2f +#define DESC8723D_RATEVHTSS1MCS4 0x30 +#define DESC8723D_RATEVHTSS1MCS5 0x31 +#define DESC8723D_RATEVHTSS1MCS6 0x32 +#define DESC8723D_RATEVHTSS1MCS7 0x33 +#define DESC8723D_RATEVHTSS1MCS8 0x34 +#define DESC8723D_RATEVHTSS1MCS9 0x35 +#define DESC8723D_RATEVHTSS2MCS0 0x36 +#define DESC8723D_RATEVHTSS2MCS1 0x37 +#define DESC8723D_RATEVHTSS2MCS2 0x38 +#define DESC8723D_RATEVHTSS2MCS3 0x39 +#define DESC8723D_RATEVHTSS2MCS4 0x3a +#define DESC8723D_RATEVHTSS2MCS5 0x3b +#define DESC8723D_RATEVHTSS2MCS6 0x3c +#define DESC8723D_RATEVHTSS2MCS7 0x3d +#define DESC8723D_RATEVHTSS2MCS8 0x3e +#define DESC8723D_RATEVHTSS2MCS9 0x3f + + +#define RX_HAL_IS_CCK_RATE_8723D(pDesc)\ + (GET_RX_STATUS_DESC_RX_RATE_8723D(pDesc) == DESC8723D_RATE1M || \ + GET_RX_STATUS_DESC_RX_RATE_8723D(pDesc) == DESC8723D_RATE2M || \ + GET_RX_STATUS_DESC_RX_RATE_8723D(pDesc) == DESC8723D_RATE5_5M || \ + GET_RX_STATUS_DESC_RX_RATE_8723D(pDesc) == DESC8723D_RATE11M) + +#ifdef CONFIG_TRX_BD_ARCH + struct tx_desc; +#endif + +void rtl8723d_cal_txdesc_chksum(struct tx_desc *ptxdesc); +void rtl8723d_update_txdesc(struct xmit_frame *pxmitframe, u8 *pmem); +void rtl8723d_fill_txdesc_sectype(struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8723d_fill_txdesc_vcs(PADAPTER padapter, struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8723d_fill_txdesc_phy(PADAPTER padapter, struct pkt_attrib *pattrib, struct tx_desc *ptxdesc); +void rtl8723d_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); + +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + s32 rtl8723ds_init_xmit_priv(PADAPTER padapter); + void rtl8723ds_free_xmit_priv(PADAPTER padapter); + s32 rtl8723ds_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8723ds_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8723ds_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8723ds_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8723ds_xmit_buf_handler(PADAPTER padapter); + thread_return rtl8723ds_xmit_thread(thread_context context); + #define hal_xmit_handler rtl8723ds_xmit_buf_handler +#endif + +#ifdef CONFIG_USB_HCI + s32 rtl8723du_xmit_buf_handler(PADAPTER padapter); + #define hal_xmit_handler rtl8723du_xmit_buf_handler + s32 rtl8723du_init_xmit_priv(PADAPTER padapter); + void rtl8723du_free_xmit_priv(PADAPTER padapter); + s32 rtl8723du_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8723du_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8723du_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8723du_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8723du_xmit_tasklet(void *priv); + s32 rtl8723du_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); + void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, struct tx_desc *ptxdesc); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8723de_init_xmit_priv(PADAPTER padapter); + void rtl8723de_free_xmit_priv(PADAPTER padapter); + struct xmit_buf *rtl8723de_dequeue_xmitbuf(struct rtw_tx_ring *ring); + void rtl8723de_xmitframe_resume(_adapter *padapter); + s32 rtl8723de_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8723de_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8723de_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8723de_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8723de_xmit_tasklet(void *priv); +#endif + +u8 BWMapping_8723D(PADAPTER Adapter, struct pkt_attrib *pattrib); +u8 SCMapping_8723D(PADAPTER Adapter, struct pkt_attrib *pattrib); + +#endif diff --git a/include/rtl8723f_hal.h b/include/rtl8723f_hal.h new file mode 100644 index 0000000..ff95cbe --- /dev/null +++ b/include/rtl8723f_hal.h @@ -0,0 +1,262 @@ +/****************************************************************************** + * + * Copyright(c) 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8723F_HAL_H_ +#define _RTL8723F_HAL_H_ + +#include /* BIT(x) */ +#include /* PADAPTER */ +#include "../hal/halmac/halmac_api.h" /* MAC REG definition */ + +#define MAX_RECVBUF_SZ 16384 /* 16KB (RX_FIFO_SIZE_8723F), TX: 32KB */ + +/* + * MAC Register definition + */ +#define REG_LEDCFG0 REG_LED_CFG_8723F /* rtw_mp.c */ +#define MSR (REG_CR_8723F + 2) /* rtw_mp.c & hal_com.c */ +#define MSR1 REG_CR_EXT_8723F /* rtw_mp.c & hal_com.c */ +#define REG_C2HEVT_MSG_NORMAL 0x1A0 /* hal_com.c */ +#define REG_C2HEVT_CLEAR 0x1AF /* hal_com.c */ +#define REG_BCN_CTRL_1 REG_BCN_CTRL_CLINT0_8723F /* hal_com.c */ + +#define REG_WOWLAN_WAKE_REASON 0x01C7 /* hal_com.c */ +#define REG_GPIO_PIN_CTRL_2 REG_GPIO_EXT_CTRL_8723F /* hal_com.c */ +#define REG_FIFOPAGE REG_FIFOPAGE_INFO_8723F /* hal_com.c */ +#define REG_RXPKTBUF_CTRL REG_PKTBUF_DBG_CTRL_8723F /* hal_com.c */ +#define REG_WKFMCAM_NUM REG_WKFMCAM_CMD_8723F /* hal_com.c */ +#define REG_RSV_CTRL REG_REG_ACCESS_CTRL_8723F /* hal_com.c */ +#define REG_CAMCMD REG_KEYCAMCMD_8723F /* hal_com.c */ +#define REG_CAMWRITE REG_KEYCAM_WD_8723F /* hal_com.c */ + +#define BIT_AUTO_SYNC_BY_TBTT BIT_EN_TSFAUTO_SYNC_8723F /* hal_com.c */ +#define BIT_DIS_ATIM_ROOT_8723F 23 /* REG_HIQ_NO_LMT_EN_V2[23], disable ATIM ROOT */ +#define BIT_SECCAM_POLLING_8723F BIT_KEYCAM_POLLING_8723F /* rtl8723f_ops.c */ +#define BIT_GET_NETYPE2 BIT_GET_P2_NETSTATE_8723F /* hal_halmac.c */ +#define BIT_GET_NETYPE3 BIT_GET_P3_NETSTATE_8723F /* hal_halmac.c */ +#define BIT_GET_NETYPE4 BIT_GET_P4_NETSTATE_8723F /* hal_halmac.c */ + +#ifdef CONFIG_WOW_PATTERN_IN_TXFIFO +/* todo: 8723F , need to check in the future */ +#define REG_TXBUF_WKCAM_OFFSET 0x1B4 //BIT_TXBUF_WKCAM_OFFSET [24:12] +#define REG_PKT_BUFF_ACCESS_CTRL 0x106 /* hal_com.c */ +#endif + +/* RXERR_RPT, for rtw_mp.c */ +#define RXERR_TYPE_OFDM_PPDU 0 +#define RXERR_TYPE_OFDM_FALSE_ALARM 2 +#define RXERR_TYPE_OFDM_MPDU_OK 0 +#define RXERR_TYPE_OFDM_MPDU_FAIL 1 +#define RXERR_TYPE_CCK_PPDU 3 +#define RXERR_TYPE_CCK_FALSE_ALARM 5 +#define RXERR_TYPE_CCK_MPDU_OK 3 +#define RXERR_TYPE_CCK_MPDU_FAIL 4 +#define RXERR_TYPE_HT_PPDU 8 +#define RXERR_TYPE_HT_FALSE_ALARM 9 +#define RXERR_TYPE_HT_MPDU_TOTAL 6 +#define RXERR_TYPE_HT_MPDU_OK 6 +#define RXERR_TYPE_HT_MPDU_FAIL 7 +#define RXERR_TYPE_RX_FULL_DROP 10 + +#define RXERR_COUNTER_MASK BIT_MASK_RPT_COUNTER_8723F +#define RXERR_RPT_RST BIT_RXERR_RPT_RST_8723F +#define _RXERR_RPT_SEL(type) (BIT_RXERR_RPT_SEL_V1_3_0_8723F(type) \ + | ((type & 0x10) ? BIT_RXERR_RPT_SEL_V1_4_8723F : 0)) + +/* + * BB Register definition + */ +#define rPMAC_Reset 0x100 /* hal_mp.c */ + +#define rFPGA0_RFMOD 0x800 +#define rFPGA0_TxInfo 0x804 +#define rOFDMCCKEN_Jaguar 0x808 /* hal_mp.c */ +#define rFPGA0_TxGainStage 0x80C /* phydm only */ +#define rFPGA0_XA_HSSIParameter1 0x820 /* hal_mp.c */ +#define rFPGA0_XA_HSSIParameter2 0x824 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter1 0x828 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter2 0x82C /* hal_mp.c */ +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rCCAonSec_Jaguar 0x838 /* hal_mp.c */ +#define rTxAGC_B_Mcs03_Mcs00 0x83C +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84C +#define rFPGA0_XA_RFInterfaceOE 0x860 +#define rFPGA0_XB_RFInterfaceOE 0x864 +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86C +#define rFPGA0_XAB_RFInterfaceSW 0x870 +#define rFPGA0_XAB_RFParameter 0x878 +#define rFPGA0_AnalogParameter4 0x88C /* hal_mp.c & phydm */ +#define rFPGA0_XB_LSSIReadBack 0x8A4 /* phydm */ +#define rHSSIRead_Jaguar 0x8B0 /* RF read addr (rtl8723f_phy.c) */ + +#define rC_TxScale_Jaguar2 0x181C /* Pah_C TX scaling factor (hal_mp.c) */ +#define rC_IGI_Jaguar2 0x1850 /* Initial Gain for path-C (hal_mp.c) */ + +#define rFPGA1_TxInfo 0x90C /* hal_mp.c */ +#define rSingleTone_ContTx_Jaguar 0x914 /* hal_mp.c */ +/* TX BeamForming */ +#define REG_BB_TX_PATH_SEL_1_8723F 0x93C /* rtl8723f_phy.c */ +#define REG_BB_TX_PATH_SEL_2_8723F 0x940 /* rtl8723f_phy.c */ + +/* TX BeamForming */ +#define REG_BB_TXBF_ANT_SET_BF1_8723F 0x19AC /* rtl8723f_phy.c */ +#define REG_BB_TXBF_ANT_SET_BF0_8723F 0x19B4 /* rtl8723f_phy.c */ + +#define rCCK0_System 0xA00 +#define rCCK0_AFESetting 0xA04 + +#define rCCK0_DSPParameter2 0xA1C +#define rCCK0_TxFilter1 0xA20 +#define rCCK0_TxFilter2 0xA24 +#define rCCK0_DebugPort 0xA28 +#define rCCK0_FalseAlarmReport 0xA2C + +#define rD_TxScale_Jaguar2 0x1A1C /* Path_D TX scaling factor (hal_mp.c) */ +#define rD_IGI_Jaguar2 0x1A50 /* Initial Gain for path-D (hal_mp.c) */ + +#define rOFDM0_TRxPathEnable 0xC04 +#define rOFDM0_TRMuxPar 0xC08 +#define rA_TxScale_Jaguar 0xC1C /* Pah_A TX scaling factor (hal_mp.c) */ +#define rOFDM0_RxDetector1 0xC30 /* rtw_mp.c */ +#define rOFDM0_ECCAThreshold 0xC4C /* phydm only */ +#define rOFDM0_XAAGCCore1 0xC50 /* phydm only */ +#define rA_IGI_Jaguar 0xC50 /* Initial Gain for path-A (hal_mp.c) */ +#define rOFDM0_XBAGCCore1 0xC58 /* phydm only */ +#define rOFDM0_XATxIQImbalance 0xC80 /* phydm only */ +#define rA_LSSIWrite_Jaguar 0xC90 /* RF write addr, LSSI Parameter (rtl8822b_phy.c) */ + +#define rOFDM1_LSTF 0xD00 +#define rOFDM1_TRxPathEnable 0xD04 /* hal_mp.c */ +#define rA_PIRead_Jaguar 0xD04 /* RF readback with PI (rtl8723f_phy.c) */ +#define rA_SIRead_Jaguar 0xD08 /* RF readback with SI (rtl8723f_phy.c) */ +#define rB_PIRead_Jaguar 0xD44 /* RF readback with PI (rtl8723f_phy.c) */ +#define rB_SIRead_Jaguar 0xD48 /* RF readback with SI (rtl8723f_phy.c) */ + +#define rTxAGC_A_Rate18_06 0xE00 +#define rTxAGC_A_Rate54_24 0xE04 +#define rTxAGC_A_CCK1_Mcs32 0xE08 +#define rTxAGC_A_Mcs03_Mcs00 0xE10 +#define rTxAGC_A_Mcs07_Mcs04 0xE14 +#define rTxAGC_A_Mcs11_Mcs08 0xE18 +#define rTxAGC_A_Mcs15_Mcs12 0xE1C +#define rB_TxScale_Jaguar 0xE1C /* Path_B TX scaling factor (hal_mp.c) */ +#define rB_IGI_Jaguar 0xE50 /* Initial Gain for path-B (hal_mp.c) */ +#define rB_LSSIWrite_Jaguar 0xE90 /* RF write addr, LSSI Parameter (rtl8822b_phy.c) */ +/* RFE */ +#define rA_RFE_Pinmux_Jaguar 0xCB0 /* hal_mp.c */ +#define rB_RFE_Pinmux_Jaguar 0xEB0 /* Path_B RFE control pinmux */ +#define rA_RFE_Inv_Jaguar 0xCB4 /* Path_A RFE cotrol */ +#define rB_RFE_Inv_Jaguar 0xEB4 /* Path_B RFE control */ +#define rA_RFE_Jaguar 0xCB8 /* Path_A RFE cotrol */ +#define rB_RFE_Jaguar 0xEB8 /* Path_B RFE control */ +#define rA_RFE_Inverse_Jaguar 0xCBC /* Path_A RFE control inverse */ +#define rB_RFE_Inverse_Jaguar 0xEBC /* Path_B RFE control inverse */ +#define r_ANTSEL_SW_Jaguar 0x900 /* ANTSEL SW Control */ +#define bMask_RFEInv_Jaguar 0x3FF00000 +#define bMask_AntselPathFollow_Jaguar 0x00030000 + +#define rC_RFE_Pinmux_Jaguar 0x18B4 /* Path_C RFE cotrol pinmux*/ +#define rD_RFE_Pinmux_Jaguar 0x1AB4 /* Path_D RFE cotrol pinmux*/ +#define rA_RFE_Sel_Jaguar2 0x1990 + +/* Page1(0x100) */ +#define bBBResetB 0x100 + +/* Page8(0x800) */ +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 +/* Reg 0x80C rFPGA0_TxGainStage */ +#define bXBTxAGC 0xF00 +#define bXCTxAGC 0xF000 +#define bXDTxAGC 0xF0000 + +/* PageA(0xA00) */ +#define bCCKBBMode 0x3 + +#define bCCKScramble 0x8 +#define bCCKTxRate 0x3000 + +/* General */ +#define bMaskByte0 0xFF /* mp, rtw_odm.c & phydm */ +#define bMaskByte1 0xFF00 /* hal_mp.c & phydm */ +#define bMaskByte2 0xFF0000 /* hal_mp.c & phydm */ +#define bMaskByte3 0xFF000000 /* hal_mp.c & phydm */ +#define bMaskHWord 0xFFFF0000 /* hal_com.c, rtw_mp.c */ +#define bMaskLWord 0x0000FFFF /* mp, hal_com.c & phydm */ +#define bMaskDWord 0xFFFFFFFF /* mp, hal, rtw_odm.c & phydm */ + +#define bEnable 0x1 /* hal_mp.c, rtw_mp.c */ +#define bDisable 0x0 /* rtw_mp.c */ + +#define MAX_STALL_TIME 50 /* unit: us, hal_com_phycfg.c */ + +#define Rx_Smooth_Factor 20 /* phydm only */ + +/* + * RF Register definition + */ +#define RF_AC 0x00 +#define RF_AC_Jaguar 0x00 /* hal_mp.c */ +#define RF_CHNLBW 0x18 /* rtl8723f_phy.c */ +#define RF_ModeTableAddr 0x30 /* rtl8723f_phy.c */ +#define RF_ModeTableData0 0x31 /* rtl8723f_phy.c */ +#define RF_ModeTableData1 0x32 /* rtl8723f_phy.c */ +#define RF_0x52 0x52 +#define RF_WeLut_Jaguar 0xEF /* rtl8723f_phy.c */ + +/* rtw_lps_state_chk() @hal_com.c */ +#define BIT_PWRBIT_OW_EN BIT_WMAC_TCR_PWRMGT_CTL_8723F + + +/* +* Structure +*/ +struct qinfo_8723f { + u32 head:8; + u32 pkt_num:7; + u32 tail:8; + u32 ac:2; + u32 macid:7; +}; + +struct bcn_qinfo_8723f { + u16 head:8; + u16 pkt_num:8; +}; + + +/* +* General Functions +*/ +void rtl8723f_init_hal_spec(PADAPTER); /* hal/hal_com.c */ + +#ifdef CONFIG_MP_INCLUDED +/* MP Functions */ +#include /* struct mp_priv */ +void rtl8723f_prepare_mp_txdesc(PADAPTER, struct mp_priv *); /* rtw_mp.c */ +void rtl8723f_mp_config_rfpath(PADAPTER); /* hal_mp.c */ +#endif +void hw_var_set_dl_rsvd_page(PADAPTER adapter, u8 mstatus); + +#ifdef CONFIG_USB_HCI +#include +#elif defined(CONFIG_SDIO_HCI) +#include +#endif + +#endif /* _RTL8723F_HAL_H_ */ diff --git a/include/rtl8723fs_hal.h b/include/rtl8723fs_hal.h new file mode 100644 index 0000000..f1b938a --- /dev/null +++ b/include/rtl8723fs_hal.h @@ -0,0 +1,31 @@ +/****************************************************************************** + * + * Copyright(c) 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8723FS_HAL_H_ +#define _RTL8723FS_HAL_H_ + +#include /* PADAPTER */ + +/* rtl8723fs_ops.c */ +void rtl8723fs_set_hal_ops(PADAPTER); + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +void rtl8723fs_disable_interrupt_but_cpwm2(PADAPTER adapter); +#endif + +/* rtl8723fs_xmit.c */ +s32 rtl8723fs_dequeue_writeport(PADAPTER); +#define _dequeue_writeport(a) rtl8723fs_dequeue_writeport(a) + +#endif /* _RTL8723FS_HAL_H_ */ diff --git a/include/rtl8723fu_hal.h b/include/rtl8723fu_hal.h new file mode 100644 index 0000000..69de776 --- /dev/null +++ b/include/rtl8723fu_hal.h @@ -0,0 +1,61 @@ +/****************************************************************************** + * + * Copyright(c) 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8723FU_HAL_H_ +#define _RTL8723FU_HAL_H_ + +#ifdef CONFIG_USB_HCI + #include /* PADAPTER */ + + #ifdef CONFIG_USB_HCI + #ifdef USB_PACKET_OFFSET_SZ + #define PACKET_OFFSET_SZ (USB_PACKET_OFFSET_SZ) + #else + #define PACKET_OFFSET_SZ (8) + #endif + #define TXDESC_OFFSET (TXDESC_SIZE + PACKET_OFFSET_SZ) + #endif + + /* undefine MAX_RECVBUF_SZ from rtl8723f_hal.h */ + #ifdef MAX_RECVBUF_SZ + #undef MAX_RECVBUF_SZ + #endif + + /* recv_buffer must be large than usb agg size */ + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + #ifdef CONFIG_PLATFORM_NOVATEK_NT72668 + #define MAX_RECVBUF_SZ (15360) /* 15k */ + #elif defined(CONFIG_PLATFORM_HISILICON) + /* use 16k to workaround for HISILICON platform */ + #define MAX_RECVBUF_SZ (16384) + #else + #define MAX_RECVBUF_SZ (32768) + #endif + #else + #define MAX_RECVBUF_SZ (4000) + #endif + #endif /* !MAX_RECVBUF_SZ */ + + /* rtl8723fu_ops.c */ + void rtl8723fu_set_hal_ops(PADAPTER padapter); + void rtl8723fu_set_hw_type(struct dvobj_priv *pdvobj); + + /* rtl8723fu_io.c */ + void rtl8723fu_set_intf_ops(struct _io_ops *pops); + +#endif /* CONFIG_USB_HCI */ + + +#endif /* _RTL8723FU_HAL_H_ */ diff --git a/include/rtl8812a_cmd.h b/include/rtl8812a_cmd.h new file mode 100644 index 0000000..4a34736 --- /dev/null +++ b/include/rtl8812a_cmd.h @@ -0,0 +1,152 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812A_CMD_H__ +#define __RTL8812A_CMD_H__ + +typedef enum _RTL8812_H2C_CMD { + H2C_8812_RSVDPAGE = 0, + H2C_8812_MSRRPT = 1, + H2C_8812_SCAN = 2, + H2C_8812_KEEP_ALIVE_CTRL = 3, + H2C_8812_DISCONNECT_DECISION = 4, + + H2C_8812_INIT_OFFLOAD = 6, + H2C_8812_AP_OFFLOAD = 8, + H2C_8812_BCN_RSVDPAGE = 9, + H2C_8812_PROBERSP_RSVDPAGE = 10, + + H2C_8812_SETPWRMODE = 0x20, + H2C_8812_PS_TUNING_PARA = 0x21, + H2C_8812_PS_TUNING_PARA2 = 0x22, + H2C_8812_PS_LPS_PARA = 0x23, + H2C_8812_P2P_PS_OFFLOAD = 0x24, + H2C_8812_INACTIVE_PS = 0x27, + H2C_8812_RA_MASK = 0x40, + H2C_8812_TxBF = 0x41, + H2C_8812_RSSI_REPORT = 0x42, + H2C_8812_IQ_CALIBRATION = 0x45, + H2C_8812_RA_PARA_ADJUST = 0x46, + + H2C_8812_BT_FW_PATCH = 0x6a, + + H2C_8812_WO_WLAN = 0x80, + H2C_8812_REMOTE_WAKE_CTRL = 0x81, + H2C_8812_AOAC_GLOBAL_INFO = 0x82, + H2C_8812_AOAC_RSVDPAGE = 0x83, + H2C_8812_FW_SWCHANNL = 0x87, + + H2C_8812_TSF_RESET = 0xC0, + + MAX_8812_H2CCMD +} RTL8812_H2C_CMD; + +struct cmd_msg_parm { + u8 eid; /* element id */ + u8 sz; /* sz */ + u8 buf[6]; +}; + +enum { + PWRS +}; + +struct H2C_SS_RFOFF_PARAM { + u8 ROFOn; /* 1: on, 0:off */ + u16 gpio_period; /* unit: 1024 us */ +} __attribute__((packed)); + + + +/* _RSVDPAGE_LOC_CMD0 */ +#define SET_8812_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8812_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8812_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8812_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8812_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* _SETPWRMODE_PARM */ +#define SET_8812_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8812_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8812_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8812_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8812_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8812_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8812_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_8812_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + +/* _P2P_PS_OFFLOAD */ +#define SET_8812_H2CCMD_P2P_PS_OFFLOAD_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8812_H2CCMD_P2P_PS_OFFLOAD_ROLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8812_H2CCMD_P2P_PS_OFFLOAD_CTWINDOW_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_8812_H2CCMD_P2P_PS_OFFLOAD_NOA0_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_8812_H2CCMD_P2P_PS_OFFLOAD_NOA1_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value) +#define SET_8812_H2CCMD_P2P_PS_OFFLOAD_ALLSTASLEEP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 1, __Value) +#define SET_8812_H2CCMD_P2P_PS_OFFLOAD_DISCOVERY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 6, 1, __Value) + + +void set_ra_ldpc_8812(struct cmn_sta_info *cmn_sta_info, BOOLEAN bLDPC); + +/* host message to firmware cmd */ +s32 fill_h2c_cmd_8812(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +void rtl8812_set_FwPwrMode_cmd(PADAPTER padapter, u8 PSMode); +void rtl8812_set_FwJoinBssReport_cmd(PADAPTER padapter, u8 mstatus); +u8 rtl8812_set_rssi_cmd(PADAPTER padapter, u8 *param); +void rtl8812_set_wowlan_cmd(_adapter *padapter, u8 enable); +u8 GetTxBufferRsvdPageNum8812(_adapter *padapter, bool wowlan); + +#ifdef CONFIG_BT_COEXIST +void rtl8812a_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P_PS +void rtl8812_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_FWLPS_IN_IPS +void rtl8812_set_FwPwrModeInIPS_cmd(PADAPTER padapter, u8 cmd_param); +#endif + +/* ------------------------------------ + * C2H format + * ------------------------------------ */ + +/* TX Beamforming */ +#define GET_8812_C2H_TXBF_ORIGINATE(_Header) LE_BITS_TO_1BYTE(_Header, 0, 8) +#define GET_8812_C2H_TXBF_MACID(_Header) LE_BITS_TO_1BYTE((_Header + 1), 0, 8) + + + +/* / TX Feedback Content */ +#define USEC_UNIT_FOR_8812_C2H_TX_RPT_QUEUE_TIME 256 + +#define GET_8812_C2H_TX_RPT_QUEUE_SELECT(_Header) LE_BITS_TO_1BYTE((_Header + 0), 0, 5) +#define GET_8812_C2H_TX_RPT_PKT_BROCAST(_Header) LE_BITS_TO_1BYTE((_Header + 0), 5, 1) +#define GET_8812_C2H_TX_RPT_LIFE_TIME_OVER(_Header) LE_BITS_TO_1BYTE((_Header + 0), 6, 1) +#define GET_8812_C2H_TX_RPT_RETRY_OVER(_Header) LE_BITS_TO_1BYTE((_Header + 0), 7, 1) +#define GET_8812_C2H_TX_RPT_MAC_ID(_Header) LE_BITS_TO_1BYTE((_Header + 1), 0, 8) +#define GET_8812_C2H_TX_RPT_DATA_RETRY_CNT(_Header) LE_BITS_TO_1BYTE((_Header + 2), 0, 6) +#define GET_8812_C2H_TX_RPT_QUEUE_TIME(_Header) LE_BITS_TO_2BYTE((_Header + 3), 0, 16) /* In unit of 256 microseconds. */ +#define GET_8812_C2H_TX_RPT_FINAL_DATA_RATE(_Header) LE_BITS_TO_1BYTE((_Header + 5), 0, 8) + +/* BT_FW_PATCH */ +#define SET_8812_H2CCMD_BT_FW_PATCH_SIZE(__pH2CCmd, __Value) SET_BITS_TO_LE_2BYTE((u8 *)(__pH2CCmd), 0, 16, __Value) +#define SET_8812_H2CCMD_BT_FW_PATCH_ADDR0(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((u8 *)(__pH2CCmd)+2, 0, 8, __Value) +#define SET_8812_H2CCMD_BT_FW_PATCH_ADDR1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((u8 *)(__pH2CCmd)+3, 0, 8, __Value) +#define SET_8812_H2CCMD_BT_FW_PATCH_ADDR2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((u8 *)(__pH2CCmd)+4, 0, 8, __Value) +#define SET_8812_H2CCMD_BT_FW_PATCH_ADDR3(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((u8 *)(__pH2CCmd)+5, 0, 8, __Value) + +s32 c2h_handler_8812a(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload); + +#endif/* __RTL8812A_CMD_H__ */ diff --git a/include/rtl8812a_dm.h b/include/rtl8812a_dm.h new file mode 100644 index 0000000..21a9aba --- /dev/null +++ b/include/rtl8812a_dm.h @@ -0,0 +1,27 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812A_DM_H__ +#define __RTL8812A_DM_H__ + +void rtl8812_init_dm_priv(PADAPTER Adapter); +void rtl8812_deinit_dm_priv(PADAPTER Adapter); +void rtl8812_InitHalDm(PADAPTER Adapter); +void rtl8812_HalDmWatchDog(PADAPTER Adapter); + +/* void rtl8192c_dm_CheckTXPowerTracking(PADAPTER Adapter); */ + +/* void rtl8192c_dm_RF_Saving(PADAPTER pAdapter, u8 bForceInNormal); */ + +#endif diff --git a/include/rtl8812a_hal.h b/include/rtl8812a_hal.h new file mode 100644 index 0000000..3082c67 --- /dev/null +++ b/include/rtl8812a_hal.h @@ -0,0 +1,369 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812A_HAL_H__ +#define __RTL8812A_HAL_H__ + +/* #include "hal_com.h" */ +#include "hal_data.h" + +/* include HAL Related header after HAL Related compiling flags */ +#include "rtl8812a_spec.h" +#include "rtl8812a_rf.h" +#include "rtl8812a_dm.h" +#include "rtl8812a_recv.h" +#include "rtl8812a_xmit.h" +#include "rtl8812a_cmd.h" +#include "rtl8812a_led.h" +#include "Hal8812PwrSeq.h" +#include "Hal8821APwrSeq.h" /* for 8821A/8811A */ +#include "Hal8812PhyReg.h" +#include "Hal8812PhyCfg.h" +#ifdef DBG_CONFIG_ERROR_DETECT +#include "rtl8812a_sreset.h" +#endif + +/* --------------------------------------------------------------------- + * RTL8812 Power Configuration CMDs for PCIe interface + * --------------------------------------------------------------------- */ +#define Rtl8812_NIC_PWR_ON_FLOW rtl8812_power_on_flow +#define Rtl8812_NIC_RF_OFF_FLOW rtl8812_radio_off_flow +#define Rtl8812_NIC_DISABLE_FLOW rtl8812_card_disable_flow +#define Rtl8812_NIC_ENABLE_FLOW rtl8812_card_enable_flow +#define Rtl8812_NIC_SUSPEND_FLOW rtl8812_suspend_flow +#define Rtl8812_NIC_RESUME_FLOW rtl8812_resume_flow +#define Rtl8812_NIC_PDN_FLOW rtl8812_hwpdn_flow +#define Rtl8812_NIC_LPS_ENTER_FLOW rtl8812_enter_lps_flow +#define Rtl8812_NIC_LPS_LEAVE_FLOW rtl8812_leave_lps_flow + +/* --------------------------------------------------------------------- + * RTL8821 Power Configuration CMDs for PCIe interface + * --------------------------------------------------------------------- */ +#define Rtl8821A_NIC_PWR_ON_FLOW rtl8821A_power_on_flow +#define Rtl8821A_NIC_RF_OFF_FLOW rtl8821A_radio_off_flow +#define Rtl8821A_NIC_DISABLE_FLOW rtl8821A_card_disable_flow +#define Rtl8821A_NIC_ENABLE_FLOW rtl8821A_card_enable_flow +#define Rtl8821A_NIC_SUSPEND_FLOW rtl8821A_suspend_flow +#define Rtl8821A_NIC_RESUME_FLOW rtl8821A_resume_flow +#define Rtl8821A_NIC_PDN_FLOW rtl8821A_hwpdn_flow +#define Rtl8821A_NIC_LPS_ENTER_FLOW rtl8821A_enter_lps_flow +#define Rtl8821A_NIC_LPS_LEAVE_FLOW rtl8821A_leave_lps_flow + + +#if 1 /* download firmware related data structure */ +#define FW_SIZE_8812 0x8000 /* Compatible with RTL8723 Maximal RAM code size 24K. modified to 32k, TO compatible with 92d maximal fw size 32k */ +#define FW_START_ADDRESS 0x1000 +#define FW_END_ADDRESS 0x5FFF + + + +typedef struct _RT_FIRMWARE_8812 { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_SIZE_8812]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8812, *PRT_FIRMWARE_8812; + +/* + * This structure must be cared byte-ordering + * + * Added by tynli. 2009.12.04. */ +#define IS_FW_HEADER_EXIST_8812(_pFwHdr) ((GET_FIRMWARE_HDR_SIGNATURE_8812(_pFwHdr) & 0xFFF0) == 0x9500) + +#define IS_FW_HEADER_EXIST_8821(_pFwHdr) ((GET_FIRMWARE_HDR_SIGNATURE_8812(_pFwHdr) & 0xFFF0) == 0x2100) +/* ***************************************************** + * Firmware Header(8-byte alinment required) + * ***************************************************** + * --- LONG WORD 0 ---- */ +#define GET_FIRMWARE_HDR_SIGNATURE_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 0, 16) /* 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut */ +#define GET_FIRMWARE_HDR_CATEGORY_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 16, 8) /* AP/NIC and USB/PCI */ +#define GET_FIRMWARE_HDR_FUNCTION_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 24, 8) /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ +#define GET_FIRMWARE_HDR_VERSION_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 0, 16)/* FW Version */ +#define GET_FIRMWARE_HDR_SUB_VER_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 16, 8) /* FW Subversion, default 0x00 */ +#define GET_FIRMWARE_HDR_RSVD1_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 24, 8) + +/* --- LONG WORD 1 ---- */ +#define GET_FIRMWARE_HDR_MONTH_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 0, 8) /* Release time Month field */ +#define GET_FIRMWARE_HDR_DATE_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 8, 8) /* Release time Date field */ +#define GET_FIRMWARE_HDR_HOUR_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 16, 8)/* Release time Hour field */ +#define GET_FIRMWARE_HDR_MINUTE_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 24, 8)/* Release time Minute field */ +#define GET_FIRMWARE_HDR_ROMCODE_SIZE_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+12, 0, 16)/* The size of RAM code */ +#define GET_FIRMWARE_HDR_RSVD2_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+12, 16, 16) + +/* --- LONG WORD 2 ---- */ +#define GET_FIRMWARE_HDR_SVN_IDX_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+16, 0, 32)/* The SVN entry index */ +#define GET_FIRMWARE_HDR_RSVD3_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+20, 0, 32) + +/* --- LONG WORD 3 ---- */ +#define GET_FIRMWARE_HDR_RSVD4_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 0, 32) +#define GET_FIRMWARE_HDR_RSVD5_8812(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+28, 0, 32) + +#endif /* download firmware related data structure */ + + +#define DRIVER_EARLY_INT_TIME_8812 0x05 +#define BCN_DMA_ATIME_INT_TIME_8812 0x02 + +/* for 8812 + * TX 128K, RX 16K, Page size 512B for TX, 128B for RX */ +#define MAX_RX_DMA_BUFFER_SIZE_8812 0x3E80 /* RX 16K */ + +#ifdef CONFIG_WOWLAN + #define RESV_FMWF (WKFMCAM_SIZE * MAX_WKFM_CAM_NUM) /* 16 entries, for each is 24 bytes*/ +#else + #define RESV_FMWF 0 +#endif + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8812 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8812 0x0 /* 0B */ +#endif +#define RX_DMA_BOUNDARY_8812 (MAX_RX_DMA_BUFFER_SIZE_8812 - RX_DMA_RESERVED_SIZE_8812 - 1) + +#define PAGE_SIZE_TX_8812A PAGE_SIZE_512 + +/* Beacon:MAX_BEACON_LEN/PAGE_SIZE_TX_8812A + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1,CTS-2-SELF,LTE QoS Null*/ +#define BCNQ_PAGE_NUM_8812 (MAX_BEACON_LEN / PAGE_SIZE_TX_8812A + 6) /*0x07*/ + +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:1,GTK EXT MEM:1, AOAC rpt: 1,PNO: 6 + * NS offload: 1 NDP info: 1 + */ +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8812 0x08 +#else + #define WOWLAN_PAGE_NUM_8812 0x00 +#endif + + +#ifdef CONFIG_BEAMFORMER_FW_NDPA + #define FW_NDPA_PAGE_NUM 0x02 +#else + #define FW_NDPA_PAGE_NUM 0x00 +#endif + +#ifdef DBG_FW_DEBUG_MSG_PKT + #define FW_DBG_MSG_PKT_PAGE_NUM_8812 0x01 +#else + #define FW_DBG_MSG_PKT_PAGE_NUM_8812 0x00 +#endif /*DBG_FW_DEBUG_MSG_PKT*/ + +#define TX_TOTAL_PAGE_NUMBER_8812 (0xFF - BCNQ_PAGE_NUM_8812 - WOWLAN_PAGE_NUM_8812 - FW_NDPA_PAGE_NUM - FW_DBG_MSG_PKT_PAGE_NUM_8812) +#define TX_PAGE_BOUNDARY_8812 (TX_TOTAL_PAGE_NUMBER_8812 + 1) + +#define TX_PAGE_BOUNDARY_WOWLAN_8812 (0xFF - BCNQ_PAGE_NUM_8812 - WOWLAN_PAGE_NUM_8812 + 1) + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8812 TX_TOTAL_PAGE_NUMBER_8812 +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8812 (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8812 + 1) + +/* For Normal Chip Setting + * (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER_8812 */ +#define NORMAL_PAGE_NUM_LPQ_8812 0x10 +#define NORMAL_PAGE_NUM_HPQ_8812 0x10 +#define NORMAL_PAGE_NUM_NPQ_8812 0x00 + +#define WMM_NORMAL_PAGE_NUM_HPQ_8812 0x30 +#define WMM_NORMAL_PAGE_NUM_LPQ_8812 0x20 +#define WMM_NORMAL_PAGE_NUM_NPQ_8812 0x20 + + +/* for 8821A + * TX 64K, RX 16K, Page size 256B for TX, 128B for RX */ +#define PAGE_SIZE_TX_8821A 256 +#define PAGE_SIZE_RX_8821A 128 + +#define MAX_RX_DMA_BUFFER_SIZE_8821 0x3E80 /* RX 16K */ + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8821 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8821 0x0 /* 0B */ +#endif +#define RX_DMA_BOUNDARY_8821 (MAX_RX_DMA_BUFFER_SIZE_8821 - RX_DMA_RESERVED_SIZE_8821 - 1) + +/* Beacon:MAX_BEACON_LEN/PAGE_SIZE_TX_8821A + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1,CTS-2-SELF,LTE QoS Null*/ + +#define BCNQ_PAGE_NUM_8821 (MAX_BEACON_LEN / PAGE_SIZE_TX_8821A + 6) /*0x08*/ + + +/* For WoWLan , more reserved page + * ARP Rsp:1, RWC:1, GTK Info:1,GTK RSP:1,GTK EXT MEM:1, PNO: 6 */ +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8821 0x06 +#else + #define WOWLAN_PAGE_NUM_8821 0x00 +#endif + +#define TX_TOTAL_PAGE_NUMBER_8821 (0xFF - BCNQ_PAGE_NUM_8821 - WOWLAN_PAGE_NUM_8821) +#define TX_PAGE_BOUNDARY_8821 (TX_TOTAL_PAGE_NUMBER_8821 + 1) +/* #define TX_PAGE_BOUNDARY_WOWLAN_8821 0xE0 */ + +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8821 TX_TOTAL_PAGE_NUMBER_8821 +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8821 (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8821 + 1) + + +/* (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER */ +#define NORMAL_PAGE_NUM_LPQ_8821 0x08/* 0x10 */ +#define NORMAL_PAGE_NUM_HPQ_8821 0x08/* 0x10 */ +#define NORMAL_PAGE_NUM_NPQ_8821 0x00 +#define NORMAL_PAGE_NUM_EPQ_8821 0x04 + +#define WMM_NORMAL_PAGE_NUM_HPQ_8821 0x30 +#define WMM_NORMAL_PAGE_NUM_LPQ_8821 0x20 +#define WMM_NORMAL_PAGE_NUM_NPQ_8821 0x20 +#define WMM_NORMAL_PAGE_NUM_EPQ_8821 0x00 + +#define MCC_NORMAL_PAGE_NUM_HPQ_8821 0x10 +#define MCC_NORMAL_PAGE_NUM_LPQ_8821 0x10 +#define MCC_NORMAL_PAGE_NUM_NPQ_8821 0x10 + +#define EFUSE_HIDDEN_812AU 0 +#define EFUSE_HIDDEN_812AU_VS 1 +#define EFUSE_HIDDEN_812AU_VL 2 +#define EFUSE_HIDDEN_812AU_VN 3 + +#if 0 +#define EFUSE_REAL_CONTENT_LEN_JAGUAR 1024 +#define HWSET_MAX_SIZE_JAGUAR 1024 +#else +#define EFUSE_REAL_CONTENT_LEN_JAGUAR 512 +#define HWSET_MAX_SIZE_JAGUAR 512 +#endif + +#define EFUSE_MAX_BANK_8812A 2 +#define EFUSE_MAP_LEN_JAGUAR 512 +#define EFUSE_MAX_SECTION_JAGUAR 64 +#define EFUSE_MAX_WORD_UNIT_JAGUAR 4 +#define EFUSE_IC_ID_OFFSET_JAGUAR 506 /* For some inferiority IC purpose. added by Roger, 2009.09.02. */ +#define AVAILABLE_EFUSE_ADDR_8812(addr) (addr < EFUSE_REAL_CONTENT_LEN_JAGUAR) +/* To prevent out of boundary programming case, leave 1byte and program full section + * 9bytes + 1byt + 5bytes and pre 1byte. + * For worst case: + * | 2byte|----8bytes----|1byte|--7bytes--| */ /* 92D */ +#define EFUSE_OOB_PROTECT_BYTES_JAGUAR 18 /* PG data exclude header, dummy 7 bytes frome CP test and reserved 1byte. */ +#define EFUSE_PROTECT_BYTES_BANK_JAGUAR 16 + +#define INCLUDE_MULTI_FUNC_BT(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT) +#define INCLUDE_MULTI_FUNC_GPS(_Adapter) (GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS) + +/* #define IS_MULTI_FUNC_CHIP(_Adapter) (((((PHAL_DATA_TYPE)(_Adapter->HalData))->MultiFunc) & (RT_MULTI_FUNC_BT|RT_MULTI_FUNC_GPS)) ? _TRUE : _FALSE) */ + +/* #define RT_IS_FUNC_DISABLED(__pAdapter, __FuncBits) ( (__pAdapter)->DisabledFunctions & (__FuncBits) ) */ +#define HAL_EFUSE_MEMORY + +/* ******************************************************** + * EFUSE for BT definition + * ******************************************************** */ +#define BANK_NUM 2 +#define EFUSE_BT_REAL_BANK_CONTENT_LEN 512 +#define EFUSE_BT_REAL_CONTENT_LEN \ + (EFUSE_BT_REAL_BANK_CONTENT_LEN * BANK_NUM) +#define EFUSE_BT_MAP_LEN 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION (EFUSE_BT_MAP_LEN / 8) +#define EFUSE_PROTECT_BYTES_BANK 16 + +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_BT_REAL_CONTENT_LEN) + +#ifdef CONFIG_FILE_FWIMG +extern char *rtw_fw_file_path; +#ifdef CONFIG_WOWLAN +extern char *rtw_fw_wow_file_path; +#endif +#ifdef CONFIG_MP_INCLUDED +extern char *rtw_fw_mp_bt_file_path; +#endif +#endif + + +/* rtl8812_hal_init.c */ +void _8051Reset8812(PADAPTER padapter); +s32 FirmwareDownload8812(PADAPTER Adapter, BOOLEAN bUsedWoWLANFw); +void InitializeFirmwareVars8812(PADAPTER padapter); + +s32 _LLTWrite_8812A(PADAPTER Adapter, u32 address, u32 data); +s32 InitLLTTable8812A(PADAPTER padapter, u8 txpktbuf_bndy); +void InitRDGSetting8812A(PADAPTER padapter); + +void CheckAutoloadState8812A(PADAPTER padapter); + +/* EFuse */ +u8 GetEEPROMSize8812A(PADAPTER padapter); +void InitPGData8812A(PADAPTER padapter); +void Hal_EfuseParseIDCode8812A(PADAPTER padapter, u8 *hwinfo); +void Hal_ReadPROMVersion8812A(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadTxPowerInfo8812A(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadBoardType8812A(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadThermalMeter_8812A(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_ReadChannelPlan8812A(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_EfuseParseXtal_8812A(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void Hal_ReadAntennaDiversity8812A(PADAPTER pAdapter, u8 *PROMContent, BOOLEAN AutoLoadFail); +void Hal_ReadAmplifierType_8812A(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_ReadPAType_8821A(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_ReadRFEType_8812A(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void Hal_EfuseParseBTCoexistInfo8812A(PADAPTER Adapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void hal_ReadUsbType_8812AU(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +#ifdef CONFIG_MP_INCLUDED +int FirmwareDownloadBT(PADAPTER Adapter, PRT_MP_FIRMWARE pFirmware); +#endif +void Hal_ReadRemoteWakeup_8812A(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); + +BOOLEAN HalDetectPwrDownMode8812(PADAPTER Adapter); +void Hal_EfuseParseKFreeData_8821A(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); + +#ifdef CONFIG_WOWLAN +void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + +void _InitBeaconParameters_8812A(PADAPTER padapter); +void SetBeaconRelatedRegisters8812A(PADAPTER padapter); + +void ReadRFType8812A(PADAPTER padapter); +void InitDefaultValue8821A(PADAPTER padapter); + +u8 SetHwReg8812A(PADAPTER padapter, u8 variable, u8 *pval); +void GetHwReg8812A(PADAPTER padapter, u8 variable, u8 *pval); +u8 SetHalDefVar8812A(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +u8 GetHalDefVar8812A(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +void rtl8812_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8812a(_adapter *adapter); +void init_hal_spec_8821a(_adapter *adapter); + +u32 upload_txpktbuf_8812au(_adapter *adapter, u8 *buf, u32 buflen); + +void rtl8812_start_thread(PADAPTER padapter); +void rtl8812_stop_thread(PADAPTER padapter); + +#ifdef CONFIG_PCI_HCI +BOOLEAN InterruptRecognized8812AE(PADAPTER Adapter); +void UpdateInterruptMask8812AE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); +void InitTRXDescHwAddress8812AE(PADAPTER Adapter); +#endif + +#ifdef CONFIG_BT_COEXIST +void rtl8812a_combo_card_WifiOnlyHwInit(PADAPTER Adapter); +#endif + +void +Hal_PatchwithJaguar_8812( + PADAPTER Adapter, + RT_MEDIA_STATUS MediaStatus +); + +#endif /* __RTL8188E_HAL_H__ */ diff --git a/include/rtl8812a_led.h b/include/rtl8812a_led.h new file mode 100644 index 0000000..30c676e --- /dev/null +++ b/include/rtl8812a_led.h @@ -0,0 +1,41 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812A_LED_H__ +#define __RTL8812A_LED_H__ +#ifdef CONFIG_RTW_LED +#ifdef CONFIG_RTW_SW_LED +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI +void rtl8812au_InitSwLeds(PADAPTER padapter); +void rtl8812au_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_PCI_HCI +void rtl8812ae_InitSwLeds(PADAPTER padapter); +void rtl8812ae_DeInitSwLeds(PADAPTER padapter); +#endif +#ifdef CONFIG_SDIO_HCI +void rtl8821as_InitSwLeds(PADAPTER padapter); +void rtl8821as_DeInitSwLeds(PADAPTER padapter); +#endif +#endif/*CONFIG_RTW_SW_LED*/ +#endif/*#ifdef CONFIG_RTW_LED*/ + +#ifdef CONFIG_SDIO_HCI +void rtl8821as_init_led_circuit(PADAPTER adapter); +#endif + +#endif /*__RTL8812A_LED_H__*/ diff --git a/include/rtl8812a_recv.h b/include/rtl8812a_recv.h new file mode 100644 index 0000000..5fa06e5 --- /dev/null +++ b/include/rtl8812a_recv.h @@ -0,0 +1,149 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812A_RECV_H__ +#define __RTL8812A_RECV_H__ + +#if defined(CONFIG_USB_HCI) + + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + #ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + #define MAX_RECVBUF_SZ (rtw_rtkm_get_buff_size()) /*depend rtkm*/ + #else + #define MAX_RECVBUF_SZ (32768) /*32k*/ + #endif + /* #define MAX_RECVBUF_SZ (24576) */ /* 24k */ + /* #define MAX_RECVBUF_SZ (20480) */ /* 20K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + /* #define MAX_RECVBUF_SZ (15360) */ /* 15k < 16k */ + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #ifdef CONFIG_PLATFORM_NOVATEK_NT72668 + #undef MAX_RECVBUF_SZ + #define MAX_RECVBUF_SZ (15360) /* 15k < 16k */ + #endif /* CONFIG_PLATFORM_NOVATEK_NT72668 */ + #else + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #endif + #endif /* !MAX_RECVBUF_SZ */ + +#elif defined(CONFIG_PCI_HCI) + /* #ifndef CONFIG_MINIMAL_MEMORY_USAGE */ + /* #define MAX_RECVBUF_SZ (9100) */ + /* #else */ + #define MAX_RECVBUF_SZ (4000) /* about 4K + * #endif */ + + +#elif defined(CONFIG_SDIO_HCI) + + #define MAX_RECVBUF_SZ (RX_DMA_BOUNDARY_8821 + 1) + +#endif + + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +/* DWORD 0 */ +#define SET_RX_STATUS_DESC_PKT_LEN_8812(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_STATUS_DESC_EOR_8812(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) +#define SET_RX_STATUS_DESC_OWN_8812(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + +#define GET_RX_STATUS_DESC_PKT_LEN_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) +#define GET_RX_STATUS_DESC_CRC32_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) +#define GET_RX_STATUS_DESC_ICV_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_STATUS_DESC_DRVINFO_SIZE_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) +#define GET_RX_STATUS_DESC_SECURITY_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) +#define GET_RX_STATUS_DESC_QOS_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) +#define GET_RX_STATUS_DESC_SHIFT_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) +#define GET_RX_STATUS_DESC_PHY_STATUS_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) +#define GET_RX_STATUS_DESC_SWDEC_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) +#define GET_RX_STATUS_DESC_LAST_SEG_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 28, 1) +#define GET_RX_STATUS_DESC_FIRST_SEG_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 29, 1) +#define GET_RX_STATUS_DESC_EOR_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) +#define GET_RX_STATUS_DESC_OWN_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) + +/* DWORD 1 */ +#define GET_RX_STATUS_DESC_MACID_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7) +#define GET_RX_STATUS_DESC_TID_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4) +#define GET_RX_STATUS_DESC_AMSDU_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1) +#define GET_RX_STATUS_DESC_RXID_MATCH_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1) +#define GET_RX_STATUS_DESC_PAGGR_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 15, 1) +#define GET_RX_STATUS_DESC_A1_FIT_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 16, 4) +#define GET_RX_STATUS_DESC_CHKERR_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 20, 1) +#define GET_RX_STATUS_DESC_IPVER_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 21, 1) +#define GET_RX_STATUS_DESC_IS_TCPUDP__8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 22, 1) +#define GET_RX_STATUS_DESC_CHK_VLD_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 23, 1) +#define GET_RX_STATUS_DESC_PAM_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 24, 1) +#define GET_RX_STATUS_DESC_PWR_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 25, 1) +#define GET_RX_STATUS_DESC_MORE_DATA_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 26, 1) +#define GET_RX_STATUS_DESC_MORE_FRAG_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 27, 1) +#define GET_RX_STATUS_DESC_TYPE_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 28, 2) +#define GET_RX_STATUS_DESC_MC_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 30, 1) +#define GET_RX_STATUS_DESC_BC_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+4, 31, 1) + +/* DWORD 2 */ +#define GET_RX_STATUS_DESC_SEQ_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) +#define GET_RX_STATUS_DESC_FRAG_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) +#define GET_RX_STATUS_DESC_RX_IS_QOS_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) +#define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) +#define GET_RX_STATUS_DESC_RPT_SEL_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) + +/* DWORD 3 */ +#define GET_RX_STATUS_DESC_RX_RATE_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) +#define GET_RX_STATUS_DESC_HTC_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) +#define GET_RX_STATUS_DESC_EOSP_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) +#define GET_RX_STATUS_DESC_BSSID_FIT_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) +#ifdef CONFIG_USB_RX_AGGREGATION +#define GET_RX_STATUS_DESC_USB_AGG_PKTNUM_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8) +#endif +#define GET_RX_STATUS_DESC_PATTERN_MATCH_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1) +#define GET_RX_STATUS_DESC_UNICAST_MATCH_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1) +#define GET_RX_STATUS_DESC_MAGIC_MATCH_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1) + +/* DWORD 6 */ +#define GET_RX_STATUS_DESC_SPLCP_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 0, 1) +#define GET_RX_STATUS_DESC_LDPC_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 1, 1) +#define GET_RX_STATUS_DESC_STBC_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 2, 1) +#define GET_RX_STATUS_DESC_BW_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+16, 4, 2) + +/* DWORD 5 */ +#define GET_RX_STATUS_DESC_TSFL_8812(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + +#define GET_RX_STATUS_DESC_BUFF_ADDR_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+24, 0, 32) +#define GET_RX_STATUS_DESC_BUFF_ADDR64_8812(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32) + +#define SET_RX_STATUS_DESC_BUFF_ADDR_8812(__pRxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxDesc+24, 0, 32, __Value) + + +#ifdef CONFIG_SDIO_HCI +s32 InitRecvPriv8821AS(PADAPTER padapter); +void FreeRecvPriv8821AS(PADAPTER padapter); +#endif /* CONFIG_SDIO_HCI */ + +#ifdef CONFIG_USB_HCI +void rtl8812au_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf); +s32 rtl8812au_init_recv_priv(PADAPTER padapter); +void rtl8812au_free_recv_priv(PADAPTER padapter); +#endif + +#ifdef CONFIG_PCI_HCI +s32 rtl8812ae_init_recv_priv(PADAPTER padapter); +void rtl8812ae_free_recv_priv(PADAPTER padapter); +#endif + +void rtl8812_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8812A_RECV_H__ */ diff --git a/include/rtl8812a_rf.h b/include/rtl8812a_rf.h new file mode 100644 index 0000000..c5d9aae --- /dev/null +++ b/include/rtl8812a_rf.h @@ -0,0 +1,28 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812A_RF_H__ +#define __RTL8812A_RF_H__ + +void +PHY_RF6052SetBandwidth8812( + PADAPTER Adapter, + enum channel_width Bandwidth); + + +int +PHY_RF6052_Config_8812( + PADAPTER Adapter); + +#endif/* __RTL8188E_RF_H__ */ diff --git a/include/rtl8812a_spec.h b/include/rtl8812a_spec.h new file mode 100644 index 0000000..37ba247 --- /dev/null +++ b/include/rtl8812a_spec.h @@ -0,0 +1,263 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812A_SPEC_H__ +#define __RTL8812A_SPEC_H__ + +#include + + +/* ************************************************************ +* 8812 Regsiter offset definition +* ************************************************************ */ + +/* ************************************************************ +* +* ************************************************************ */ + +/* ----------------------------------------------------- +* +* 0x0000h ~ 0x00FFh System Configuration +* +* ----------------------------------------------------- */ +#define REG_SYS_CLKR_8812A 0x0008 +#define REG_AFE_PLL_CTRL_8812A 0x0028 +#define REG_HSIMR_8812 0x0058 +#define REG_HSISR_8812 0x005c +#define REG_GPIO_EXT_CTRL 0x0060 +#define REG_GPIO_STATUS_8812 0x006C +#define REG_SDIO_CTRL_8812 0x0070 +#define REG_OPT_CTRL_8812 0x0074 +#define REG_RF_B_CTRL_8812 0x0076 +#define REG_FW_DRV_MSG_8812 0x0088 +#define REG_HMEBOX_E2_E3_8812 0x008C +#define REG_HIMR0_8812 0x00B0 +#define REG_HISR0_8812 0x00B4 +#define REG_HIMR1_8812 0x00B8 +#define REG_HISR1_8812 0x00BC +#define REG_EFUSE_BURN_GNT_8812 0x00CF +#define REG_SYS_CFG1_8812 0x00FC + +/* ----------------------------------------------------- +* +* 0x0100h ~ 0x01FFh MACTOP General Configuration +* +* ----------------------------------------------------- */ +#define REG_CR_8812A 0x100 +#define REG_PKTBUF_DBG_ADDR (REG_PKTBUF_DBG_CTRL) +#define REG_RXPKTBUF_DBG (REG_PKTBUF_DBG_CTRL+2) +#define REG_TXPKTBUF_DBG (REG_PKTBUF_DBG_CTRL+3) +#define REG_WOWLAN_WAKE_REASON REG_MCUTST_WOWLAN + +#define REG_RSVD3_8812 0x0168 +#define REG_C2HEVT_CMD_SEQ_88XX 0x01A1 +#define REG_C2hEVT_CMD_CONTENT_88XX 0x01A2 +#define REG_C2HEVT_CMD_LEN_88XX 0x01AE + +#define REG_HMEBOX_EXT0_8812 0x01F0 +#define REG_HMEBOX_EXT1_8812 0x01F4 +#define REG_HMEBOX_EXT2_8812 0x01F8 +#define REG_HMEBOX_EXT3_8812 0x01FC + +/* ----------------------------------------------------- +* +* 0x0200h ~ 0x027Fh TXDMA Configuration +* +* ----------------------------------------------------- */ +#define REG_DWBCN0_CTRL_8812 REG_TDECTRL +#define REG_DWBCN1_CTRL_8812 0x0228 + +/* ----------------------------------------------------- +* +* 0x0280h ~ 0x02FFh RXDMA Configuration +* +* ----------------------------------------------------- */ +#define REG_TDECTRL_8812A 0x0208 +#define REG_RXDMA_CONTROL_8812A 0x0286 /*Control the RX DMA.*/ +#define REG_RXDMA_PRO_8812 0x0290 +#define REG_EARLY_MODE_CONTROL_8812 0x02BC +#define REG_RSVD5_8812 0x02F0 +#define REG_RSVD6_8812 0x02F4 +#define REG_RSVD7_8812 0x02F8 +#define REG_RSVD8_8812 0x02FC + + +/* ----------------------------------------------------- +* +* 0x0300h ~ 0x03FFh PCIe +* +* ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8812A 0x0300 +#define REG_DBI_WDATA_8812 0x0348 /* DBI Write Data */ +#define REG_DBI_RDATA_8812 0x034C /* DBI Read Data */ +#define REG_DBI_ADDR_8812 0x0350 /* DBI Address */ +#define REG_DBI_FLAG_8812 0x0352 /* DBI Read/Write Flag */ +#define REG_MDIO_WDATA_8812 0x0354 /* MDIO for Write PCIE PHY */ +#define REG_MDIO_RDATA_8812 0x0356 /* MDIO for Reads PCIE PHY */ +#define REG_MDIO_CTL_8812 0x0358 /* MDIO for Control */ +#define REG_PCIE_HRPWM_8812A 0x0361 /* PCIe RPWM */ +#define REG_PCIE_HCPWM_8812A 0x0363 /* PCIe CPWM */ + +#define REG_PCIE_MULTIFET_CTRL_8812 0x036A /* PCIE Multi-Fethc Control */ + +/* ----------------------------------------------------- +* +* 0x0400h ~ 0x047Fh Protocol Configuration +* +* ----------------------------------------------------- */ +#define REG_TXPKT_EMPTY_8812A 0x041A +#define REG_FWHW_TXQ_CTRL_8812A 0x0420 +#define REG_TXBF_CTRL_8812A 0x042C +#define REG_ARFR0_8812 0x0444 +#define REG_ARFR1_8812 0x044C +#define REG_CCK_CHECK_8812 0x0454 +#define REG_AMPDU_MAX_TIME_8812 0x0456 +#define REG_TXPKTBUF_BCNQ_BDNY1_8812 0x0457 + +#define REG_AMPDU_MAX_LENGTH_8812 0x0458 +#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8812 0x045D +#define REG_NDPA_OPT_CTRL_8812A 0x045F +#define REG_DATA_SC_8812 0x0483 +#ifdef CONFIG_WOWLAN +#define REG_TXPKTBUF_IV_LOW 0x0484 +#define REG_TXPKTBUF_IV_HIGH 0x0488 +#endif +#define REG_ARFR2_8812 0x048C +#define REG_ARFR3_8812 0x0494 +#define REG_TXRPT_START_OFFSET 0x04AC +#define REG_AMPDU_BURST_MODE_8812 0x04BC +#define REG_HT_SINGLE_AMPDU_8812 0x04C7 +#define REG_MACID_PKT_DROP0_8812 0x04D0 + +/* ----------------------------------------------------- +* +* 0x0500h ~ 0x05FFh EDCA Configuration +* +* ----------------------------------------------------- */ +#define REG_TXPAUSE_8812A 0x0522 +#define REG_CTWND_8812 0x0572 +#define REG_SECONDARY_CCA_CTRL_8812 0x0577 +#define REG_SCH_TXCMD_8812A 0x05F8 + +/* ----------------------------------------------------- +* +* 0x0600h ~ 0x07FFh WMAC Configuration +* +* ----------------------------------------------------- */ +#define REG_MAC_CR_8812 0x0600 + +#define REG_MAC_TX_SM_STATE_8812 0x06B4 + +/* Power */ +#define REG_BFMER0_INFO_8812A 0x06E4 +#define REG_BFMER1_INFO_8812A 0x06EC +#define REG_CSI_RPT_PARAM_BW20_8812A 0x06F4 +#define REG_CSI_RPT_PARAM_BW40_8812A 0x06F8 +#define REG_CSI_RPT_PARAM_BW80_8812A 0x06FC + +/* Hardware Port 2 */ +#define REG_BFMEE_SEL_8812A 0x0714 +#define REG_SND_PTCL_CTRL_8812A 0x0718 + + +/* ----------------------------------------------------- +* +* Redifine register definition for compatibility +* +* ----------------------------------------------------- */ + +/* TODO: use these definition when using REG_xxx naming rule. +* NOTE: DO NOT Remove these definition. Use later. */ +#define ISR_8812 REG_HISR0_8812 + +/* ---------------------------------------------------------------------------- +* 8195 IMR/ISR bits (offset 0xB0, 8bits) +* ---------------------------------------------------------------------------- */ +#define IMR_DISABLED_8812 0 +/* IMR DW0(0x00B0-00B3) Bit 0-31 */ +#define IMR_TIMER2_8812 BIT31 /* Timeout interrupt 2 */ +#define IMR_TIMER1_8812 BIT30 /* Timeout interrupt 1 */ +#define IMR_PSTIMEOUT_8812 BIT29 /* Power Save Time Out Interrupt */ +#define IMR_GTINT4_8812 BIT28 /* When GTIMER4 expires, this bit is set to 1 */ +#define IMR_GTINT3_8812 BIT27 /* When GTIMER3 expires, this bit is set to 1 */ +#define IMR_TXBCN0ERR_8812 BIT26 /* Transmit Beacon0 Error */ +#define IMR_TXBCN0OK_8812 BIT25 /* Transmit Beacon0 OK */ +#define IMR_TSF_BIT32_TOGGLE_8812 BIT24 /* TSF Timer BIT32 toggle indication interrupt */ +#define IMR_BCNDMAINT0_8812 BIT20 /* Beacon DMA Interrupt 0 */ +#define IMR_BCNDERR0_8812 BIT16 /* Beacon Queue DMA OK0 */ +#define IMR_HSISR_IND_ON_INT_8812 BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */ +#define IMR_BCNDMAINT_E_8812 BIT14 /* Beacon DMA Interrupt Extension for Win7 */ +#define IMR_ATIMEND_8812 BIT12 /* CTWidnow End or ATIM Window End */ +#define IMR_C2HCMD_8812 BIT10 /* CPU to Host Command INT Status, Write 1 clear */ +#define IMR_CPWM2_8812 BIT9 /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_CPWM_8812 BIT8 /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_HIGHDOK_8812 BIT7 /* High Queue DMA OK */ +#define IMR_MGNTDOK_8812 BIT6 /* Management Queue DMA OK */ +#define IMR_BKDOK_8812 BIT5 /* AC_BK DMA OK */ +#define IMR_BEDOK_8812 BIT4 /* AC_BE DMA OK */ +#define IMR_VIDOK_8812 BIT3 /* AC_VI DMA OK */ +#define IMR_VODOK_8812 BIT2 /* AC_VO DMA OK */ +#define IMR_RDU_8812 BIT1 /* Rx Descriptor Unavailable */ +#define IMR_ROK_8812 BIT0 /* Receive DMA OK */ + +/* IMR DW1(0x00B4-00B7) Bit 0-31 */ +#define IMR_BCNDMAINT7_8812 BIT27 /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT6_8812 BIT26 /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5_8812 BIT25 /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4_8812 BIT24 /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3_8812 BIT23 /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2_8812 BIT22 /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1_8812 BIT21 /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK7_8812 BIT20 /* Beacon Queue DMA OK Interrup 7 */ +#define IMR_BCNDOK6_8812 BIT19 /* Beacon Queue DMA OK Interrup 6 */ +#define IMR_BCNDOK5_8812 BIT18 /* Beacon Queue DMA OK Interrup 5 */ +#define IMR_BCNDOK4_8812 BIT17 /* Beacon Queue DMA OK Interrup 4 */ +#define IMR_BCNDOK3_8812 BIT16 /* Beacon Queue DMA OK Interrup 3 */ +#define IMR_BCNDOK2_8812 BIT15 /* Beacon Queue DMA OK Interrup 2 */ +#define IMR_BCNDOK1_8812 BIT14 /* Beacon Queue DMA OK Interrup 1 */ +#define IMR_ATIMEND_E_8812 BIT13 /* ATIM Window End Extension for Win7 */ +#define IMR_TXERR_8812 BIT11 /* Tx Error Flag Interrupt Status, write 1 clear. */ +#define IMR_RXERR_8812 BIT10 /* Rx Error Flag INT Status, Write 1 clear */ +#define IMR_TXFOVW_8812 BIT9 /* Transmit FIFO Overflow */ +#define IMR_RXFOVW_8812 BIT8 /* Receive FIFO Overflow */ + + +#ifdef CONFIG_PCI_HCI +/* #define IMR_RX_MASK (IMR_ROK_8812|IMR_RDU_8812|IMR_RXFOVW_8812) */ +#define IMR_TX_MASK (IMR_VODOK_8812 | IMR_VIDOK_8812 | IMR_BEDOK_8812 | IMR_BKDOK_8812 | IMR_MGNTDOK_8812 | IMR_HIGHDOK_8812) + +#define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_8812 | IMR_TXBCN0OK_8812 | IMR_TXBCN0ERR_8812 | IMR_BCNDERR0_8812) + +#define RT_AC_INT_MASKS (IMR_VIDOK_8812 | IMR_VODOK_8812 | IMR_BEDOK_8812 | IMR_BKDOK_8812) +#endif + + +/* **************************************************************************** +* Regsiter Bit and Content definition +* **************************************************************************** */ + +/* 2 ACMHWCTRL 0x05C0 */ +#define AcmHw_HwEn_8812 BIT(0) +#define AcmHw_VoqEn_8812 BIT(1) +#define AcmHw_ViqEn_8812 BIT(2) +#define AcmHw_BeqEn_8812 BIT(3) +#define AcmHw_VoqStatus_8812 BIT(5) +#define AcmHw_ViqStatus_8812 BIT(6) +#define AcmHw_BeqStatus_8812 BIT(7) + +#endif /* __RTL8812A_SPEC_H__ */ + +#ifdef CONFIG_RTL8821A +#include "rtl8821a_spec.h" +#endif /* CONFIG_RTL8821A */ diff --git a/include/rtl8812a_sreset.h b/include/rtl8812a_sreset.h new file mode 100644 index 0000000..d4bbd58 --- /dev/null +++ b/include/rtl8812a_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL88812A_SRESET_H_ +#define _RTL8812A_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT +extern void rtl8812_sreset_xmit_status_check(_adapter *padapter); +extern void rtl8812_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8812a_xmit.h b/include/rtl8812a_xmit.h new file mode 100644 index 0000000..32bf20f --- /dev/null +++ b/include/rtl8812a_xmit.h @@ -0,0 +1,371 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812A_XMIT_H__ +#define __RTL8812A_XMIT_H__ + + +/* For 88e early mode */ +#define SET_EARLYMODE_PKTNUM(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 3, __Value) +#define SET_EARLYMODE_LEN0(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 12, __Value) +#define SET_EARLYMODE_LEN1(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 16, 12, __Value) +#define SET_EARLYMODE_LEN2_1(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 28, 4, __Value) +#define SET_EARLYMODE_LEN2_2(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 8, __Value) +#define SET_EARLYMODE_LEN3(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 8, 12, __Value) +#define SET_EARLYMODE_LEN4(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 20, 12, __Value) + +/* + * defined for TX DESC Operation + * */ + +#define MAX_TID (15) + +/* OFFSET 0 */ +#define OFFSET_SZ 0 +#define OFFSET_SHT 16 +#define BMC BIT(24) +#define LSG BIT(26) +#define FSG BIT(27) +#define OWN BIT(31) + + +/* OFFSET 4 */ +#define PKT_OFFSET_SZ 0 +#define QSEL_SHT 8 +#define RATE_ID_SHT 16 +#define NAVUSEHDR BIT(20) +#define SEC_TYPE_SHT 22 +#define PKT_OFFSET_SHT 26 + +/* OFFSET 8 */ +#define AGG_EN BIT(12) +#define AGG_BK BIT(16) +#define AMPDU_DENSITY_SHT 20 +#define ANTSEL_A BIT(24) +#define ANTSEL_B BIT(25) +#define TX_ANT_CCK_SHT 26 +#define TX_ANTL_SHT 28 +#define TX_ANT_HT_SHT 30 + +/* OFFSET 12 */ +#define SEQ_SHT 16 +#define EN_HWSEQ BIT(31) + +/* OFFSET 16 */ +#define QOS BIT(6) +#define HW_SSN BIT(7) +#define USERATE BIT(8) +#define DISDATAFB BIT(10) +#define CTS_2_SELF BIT(11) +#define RTS_EN BIT(12) +#define HW_RTS_EN BIT(13) +#define DATA_SHORT BIT(24) +#define PWR_STATUS_SHT 15 +#define DATA_SC_SHT 20 +#define DATA_BW BIT(25) + +/* OFFSET 20 */ +#define RTY_LMT_EN BIT(17) + +/* OFFSET 20 */ +#define SGI BIT(6) +#define USB_TXAGG_NUM_SHT 24 + +typedef struct txdescriptor_8812 { + /* Offset 0 */ + u32 pktlen:16; + u32 offset:8; + u32 bmc:1; + u32 htc:1; + u32 ls:1; + u32 fs:1; + u32 linip:1; + u32 noacm:1; + u32 gf:1; + u32 own:1; + + /* Offset 4 */ + u32 macid:6; + u32 rsvd0406:2; + u32 qsel:5; + u32 rd_nav_ext:1; + u32 lsig_txop_en:1; + u32 pifs:1; + u32 rate_id:4; + u32 navusehdr:1; + u32 en_desc_id:1; + u32 sectype:2; + u32 rsvd0424:2; + u32 pkt_offset:5; /* unit: 8 bytes */ + u32 rsvd0431:1; + + /* Offset 8 */ + u32 rts_rc:6; + u32 data_rc:6; + u32 agg_en:1; + u32 rd_en:1; + u32 bar_rty_th:2; + u32 bk:1; + u32 morefrag:1; + u32 raw:1; + u32 ccx:1; + u32 ampdu_density:3; + u32 bt_null:1; + u32 ant_sel_a:1; + u32 ant_sel_b:1; + u32 tx_ant_cck:2; + u32 tx_antl:2; + u32 tx_ant_ht:2; + + /* Offset 12 */ + u32 nextheadpage:8; + u32 tailpage:8; + u32 seq:12; + u32 cpu_handle:1; + u32 tag1:1; + u32 trigger_int:1; + u32 hwseq_en:1; + + /* Offset 16 */ + u32 rtsrate:5; + u32 ap_dcfe:1; + u32 hwseq_sel:2; + u32 userate:1; + u32 disrtsfb:1; + u32 disdatafb:1; + u32 cts2self:1; + u32 rtsen:1; + u32 hw_rts_en:1; + u32 port_id:1; + u32 pwr_status:3; + u32 wait_dcts:1; + u32 cts2ap_en:1; + u32 data_sc:2; + u32 data_stbc:2; + u32 data_short:1; + u32 data_bw:1; + u32 rts_short:1; + u32 rts_bw:1; + u32 rts_sc:2; + u32 vcs_stbc:2; + + /* Offset 20 */ + u32 datarate:6; + u32 sgi:1; + u32 try_rate:1; + u32 data_ratefb_lmt:5; + u32 rts_ratefb_lmt:4; + u32 rty_lmt_en:1; + u32 data_rt_lmt:6; + u32 usb_txagg_num:8; + + /* Offset 24 */ + u32 txagg_a:5; + u32 txagg_b:5; + u32 use_max_len:1; + u32 max_agg_num:5; + u32 mcsg1_max_len:4; + u32 mcsg2_max_len:4; + u32 mcsg3_max_len:4; + u32 mcs7_sgi_max_len:4; + + /* Offset 28 */ + u32 checksum:16; /* TxBuffSize(PCIe)/CheckSum(USB) */ + u32 mcsg4_max_len:4; + u32 mcsg5_max_len:4; + u32 mcsg6_max_len:4; + u32 mcs15_sgi_max_len:4; + + /* Offset 32 */ + u32 rsvd32; + + /* Offset 36 */ + u32 rsvd36; +} TXDESC_8812, *PTXDESC_8812; + + +/* Dword 0 */ +#define GET_TX_DESC_OWN_8812(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) +#define SET_TX_DESC_PKT_SIZE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) +#define SET_TX_DESC_OFFSET_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) +#define SET_TX_DESC_BMC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) +#define SET_TX_DESC_HTC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) +#define SET_TX_DESC_LAST_SEG_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 26, 1, __Value) +#define SET_TX_DESC_FIRST_SEG_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) +#define SET_TX_DESC_LINIP_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 28, 1, __Value) +#define SET_TX_DESC_NO_ACM_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) +#define SET_TX_DESC_GF_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) +#define SET_TX_DESC_OWN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) + +/* Dword 1 */ +#define SET_TX_DESC_MACID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) +#define SET_TX_DESC_QUEUE_SEL_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) +#define SET_TX_DESC_RDG_NAV_EXT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) +#define SET_TX_DESC_LSIG_TXOP_EN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) +#define SET_TX_DESC_PIFS_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) +#define SET_TX_DESC_RATE_ID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) +#define SET_TX_DESC_EN_DESC_ID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) +#define SET_TX_DESC_SEC_TYPE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) +#define SET_TX_DESC_PKT_OFFSET_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) + +/* Dword 2 */ +#define SET_TX_DESC_PAID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 9, __Value) +#define SET_TX_DESC_CCA_RTS_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) +#define SET_TX_DESC_AGG_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) +#define SET_TX_DESC_RDG_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) +#define SET_TX_DESC_AGG_BREAK_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) +#define SET_TX_DESC_MORE_FRAG_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) +#define SET_TX_DESC_RAW_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) +#define SET_TX_DESC_SPE_RPT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) +#define SET_TX_DESC_AMPDU_DENSITY_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) +#define SET_TX_DESC_BT_INT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) +#define SET_TX_DESC_GID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 6, __Value) + +/* Dword 3 */ +#define SET_TX_DESC_WHEADER_LEN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 0, 4, __Value) +#define SET_TX_DESC_CHK_EN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 4, 1, __Value) +#define SET_TX_DESC_EARLY_MODE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value) +#define SET_TX_DESC_HWSEQ_SEL_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) +#define SET_TX_DESC_USE_RATE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) +#define SET_TX_DESC_DISABLE_RTS_FB_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) +#define SET_TX_DESC_DISABLE_FB_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) +#define SET_TX_DESC_CTS2SELF_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) +#define SET_TX_DESC_RTS_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) +#define SET_TX_DESC_HW_RTS_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) +#define SET_TX_DESC_NAV_USE_HDR_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value) +#define SET_TX_DESC_USE_MAX_LEN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) +#define SET_TX_DESC_MAX_AGG_NUM_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) +#define SET_TX_DESC_NDPA_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value) +#define SET_TX_DESC_AMPDU_MAX_TIME_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + +/* Dword 4 */ +#define SET_TX_DESC_TX_RATE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) +#define SET_TX_DESC_DATA_RATE_FB_LIMIT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) +#define SET_TX_DESC_RTS_RATE_FB_LIMIT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) +#define SET_TX_DESC_RETRY_LIMIT_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) +#define SET_TX_DESC_DATA_RETRY_LIMIT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) +#define SET_TX_DESC_RTS_RATE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) + +/* Dword 5 */ +#define SET_TX_DESC_DATA_SC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) +#define SET_TX_DESC_DATA_SHORT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) +#define SET_TX_DESC_DATA_BW_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) +#define SET_TX_DESC_DATA_LDPC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value) +#define SET_TX_DESC_DATA_STBC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) +#define SET_TX_DESC_CTROL_STBC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) +#define SET_TX_DESC_RTS_SHORT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) +#define SET_TX_DESC_RTS_SC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) +#define SET_TX_DESC_TX_ANT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 24, 4, __Value) + +/* Dword 6 */ +#define SET_TX_DESC_SW_DEFINE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) +#define SET_TX_DESC_ANTSEL_A_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) +#define SET_TX_DESC_ANTSEL_B_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 19, 3, __Value) +#define SET_TX_DESC_ANTSEL_C_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 22, 3, __Value) +#define SET_TX_DESC_ANTSEL_D_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 25, 3, __Value) +#define SET_TX_DESC_MBSSID_8821(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) + +/* Dword 7 */ +#define SET_TX_DESC_TX_BUFFER_SIZE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#define SET_TX_DESC_TX_DESC_CHECKSUM_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#define SET_TX_DESC_USB_TXAGG_NUM_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) +#ifdef CONFIG_SDIO_HCI +#define SET_TX_DESC_SDIO_TXSEQ_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 16, 8, __Value) +#endif + +/* Dword 8 */ +#define SET_TX_DESC_HWSEQ_EN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) + +/* Dword 9 */ +#define SET_TX_DESC_SEQ_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) + +/* Dword 10 */ +#define SET_TX_DESC_TX_BUFFER_ADDRESS_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+40, 0, 32, __Value) +#define GET_TX_DESC_TX_BUFFER_ADDRESS_8812(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+40, 0, 32) + +/* Dword 11 */ +#define SET_TX_DESC_NEXT_DESC_ADDRESS_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+48, 0, 32, __Value) + + +#define SET_EARLYMODE_PKTNUM_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) +#define SET_EARLYMODE_LEN0_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) +#define SET_EARLYMODE_LEN1_1_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) +#define SET_EARLYMODE_LEN1_2_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) +#define SET_EARLYMODE_LEN2_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) +#define SET_EARLYMODE_LEN3_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + +#ifdef CONFIG_TX_EARLY_MODE + #define USB_DUMMY_OFFSET 2 +#else + #define USB_DUMMY_OFFSET 1 +#endif +#define USB_DUMMY_LENGTH (USB_DUMMY_OFFSET * PACKET_OFFSET_SZ) + + +void rtl8812a_cal_txdesc_chksum(u8 *ptxdesc); +void rtl8812a_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); +void rtl8812a_fill_txdesc_sectype(struct pkt_attrib *pattrib, u8 *ptxdesc); +void rtl8812a_fill_txdesc_vcs(PADAPTER padapter, struct pkt_attrib *pattrib, u8 *ptxdesc); +void rtl8812a_fill_txdesc_phy(PADAPTER padapter, struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +#ifdef CONFIG_USB_HCI +s32 rtl8812au_init_xmit_priv(PADAPTER padapter); +void rtl8812au_free_xmit_priv(PADAPTER padapter); +s32 rtl8812au_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 rtl8812au_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtl8812au_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif +s32 rtl8812au_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +s32 rtl8812au_xmit_buf_handler(PADAPTER padapter); +void rtl8812au_xmit_tasklet(void *priv); +s32 rtl8812au_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +#endif + +#ifdef CONFIG_PCI_HCI +s32 rtl8812ae_init_xmit_priv(PADAPTER padapter); +void rtl8812ae_free_xmit_priv(PADAPTER padapter); +struct xmit_buf *rtl8812ae_dequeue_xmitbuf(struct rtw_tx_ring *ring); +void rtl8812ae_xmitframe_resume(_adapter *padapter); +s32 rtl8812ae_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 rtl8812ae_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtl8812ae_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif +s32 rtl8812ae_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +void rtl8812ae_xmit_tasklet(void *priv); + +#ifdef CONFIG_XMIT_THREAD_MODE +s32 rtl8812ae_xmit_buf_handler(_adapter *padapter); +#endif + +#endif + +#ifdef CONFIG_TX_EARLY_MODE +void UpdateEarlyModeInfo8812(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +#endif + +void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, u8 *ptxdesc); + +u8 BWMapping_8812(PADAPTER Adapter, struct pkt_attrib *pattrib); + +u8 SCMapping_8812(PADAPTER Adapter, struct pkt_attrib *pattrib); + +#endif /* __RTL8812_XMIT_H__ */ + +#ifdef CONFIG_RTL8821A +#include "rtl8821a_xmit.h" +#endif /* CONFIG_RTL8821A */ diff --git a/include/rtl8814a_cmd.h b/include/rtl8814a_cmd.h new file mode 100755 index 0000000..02ed211 --- /dev/null +++ b/include/rtl8814a_cmd.h @@ -0,0 +1,161 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8814A_CMD_H__ +#define __RTL8814A_CMD_H__ +#include "hal_com_h2c.h" + +/* _RSVDPAGE_LOC_CMD0 */ +#define SET_8814A_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8814A_H2CCMD_RSVDPAGE_LOC_PSPOLL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8814A_H2CCMD_RSVDPAGE_LOC_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8814A_H2CCMD_RSVDPAGE_LOC_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8814A_H2CCMD_RSVDPAGE_LOC_BT_QOS_NULL_DATA(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* _SETPWRMODE_PARM */ +#define SET_8814A_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8814A_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_8814A_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_8814A_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8814A_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_8814A_H2CCMD_PWRMODE_PARM_BCN_EARLY_C2H_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 2, 1, __Value) +#define SET_8814A_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +#define GET_8814A_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd) LE_BITS_TO_1BYTE(__pH2CCmd, 0, 8) + + +/* _WoWLAN PARAM_CMD5 */ +#define SET_8814A_H2CCMD_WOWLAN_FUNC_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8814A_H2CCMD_WOWLAN_PATTERN_MATCH_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8814A_H2CCMD_WOWLAN_MAGIC_PKT_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_8814A_H2CCMD_WOWLAN_UNICAST_PKT_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_8814A_H2CCMD_WOWLAN_ALL_PKT_DROP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value) +#define SET_8814A_H2CCMD_WOWLAN_GPIO_ACTIVE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 1, __Value) +#define SET_8814A_H2CCMD_WOWLAN_REKEY_WAKE_UP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 6, 1, __Value) +#define SET_8814A_H2CCMD_WOWLAN_DISCONNECT_WAKE_UP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 7, 1, __Value) +#define SET_8814A_H2CCMD_WOWLAN_GPIONUM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8814A_H2CCMD_WOWLAN_GPIO_DURATION(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) + + +/* WLANINFO_PARM */ +#define SET_8814A_H2CCMD_WLANINFO_PARM_OPMODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8814A_H2CCMD_WLANINFO_PARM_CHANNEL(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8814A_H2CCMD_WLANINFO_PARM_BW40MHZ(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) + +/* _REMOTE_WAKEUP_CMD7 */ +#define SET_8814A_H2CCMD_REMOTE_WAKECTRL_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8814A_H2CCMD_REMOTE_WAKE_CTRL_ARP_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8814A_H2CCMD_REMOTE_WAKE_CTRL_NDP_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_8814A_H2CCMD_REMOTE_WAKE_CTRL_GTK_OFFLOAD_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) + + +/* _AP_OFFLOAD_CMD8 */ +#define SET_8814A_H2CCMD_AP_OFFLOAD_ON(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8814A_H2CCMD_AP_OFFLOAD_HIDDEN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8814A_H2CCMD_AP_OFFLOAD_DENYANY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_8814A_H2CCMD_AP_OFFLOAD_WAKEUP_EVT_RPT(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) + +/* _PWR_MOD_CMD20 */ +#define SET_88E_H2CCMD_PWRMODE_PARM_MODE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_88E_H2CCMD_PWRMODE_PARM_RLBM(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 4, __Value) +#define SET_88E_H2CCMD_PWRMODE_PARM_SMART_PS(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 4, 4, __Value) +#define SET_88E_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 8, __Value) +#define SET_88E_H2CCMD_PWRMODE_PARM_ALL_QUEUE_UAPSD(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+3, 0, 8, __Value) +#define SET_88E_H2CCMD_PWRMODE_PARM_PWR_STATE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+4, 0, 8, __Value) + +/* AP_REQ_TXREP_CMD 0x43 */ +#define SET_8814A_H2CCMD_TXREP_PARM_STA1(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 8, __Value) +#define SET_8814A_H2CCMD_TXREP_PARM_STA2(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +#define SET_8814A_H2CCMD_TXREP_PARM_RTY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+2, 0, 2, __Value) + +/* C2H_AP_REQ_TXRPT */ +#define GET_8814A_C2H_TC2H_APREQ_TXRPT_MACID1(_Header) LE_BITS_TO_1BYTE((_Header + 0), 0, 8) +#define GET_8814A_C2H_TC2H_APREQ_TXRPT_TXOK1(_Header) LE_BITS_TO_2BYTE((_Header + 1), 0, 16) +#define GET_8814A_C2H_TC2H_APREQ_TXRPT_TXFAIL1(_Header) LE_BITS_TO_2BYTE((_Header + 3), 0, 16) +#define GET_8814A_C2H_TC2H_APREQ_TXRPT_INIRATE1(_Header) LE_BITS_TO_1BYTE((_Header + 5), 0, 8) +#define GET_8814A_C2H_TC2H_APREQ_TXRPT_MACID2(_Header) LE_BITS_TO_1BYTE((_Header + 6), 0, 8) +#define GET_8814A_C2H_TC2H_APREQ_TXRPT_TXOK2(_Header) LE_BITS_TO_2BYTE((_Header + 7), 0, 16) +#define GET_8814A_C2H_TC2H_APREQ_TXRPT_TXFAIL2(_Header) LE_BITS_TO_2BYTE((_Header + 9), 0, 16) +#define GET_8814A_C2H_TC2H_APREQ_TXRPT_INIRATE2(_Header) LE_BITS_TO_1BYTE((_Header + 11), 0, 8) + +/* C2H_SPC_STAT */ +#define GET_8814A_C2H_SPC_STAT_IDX(_Header) LE_BITS_TO_1BYTE((_Header + 0), 0, 8) + /* Tip :TYPE_A data3 is msb and data0 is lsb */ +#define GET_8814A_C2H_SPC_STAT_TYPEA_RETRY(_Header) LE_BITS_TO_4BYTE((_Header + 1), 0, 32) +#define GET_8814A_C2H_SPC_STAT_TYPEB_PKT1(_Header) LE_BITS_TO_2BYTE((_Header + 1), 0, 16) +#define GET_8814A_C2H_SPC_STAT_TYPEB_RETRY1(_Header) LE_BITS_TO_2BYTE((_Header + 3), 0, 16) +#define GET_8814A_C2H_SPC_STAT_TYPEB_PKT2(_Header) LE_BITS_TO_2BYTE((_Header + 5), 0, 16) +#define GET_8814A_C2H_SPC_STAT_TYPEB_RETRY2(_Header) LE_BITS_TO_2BYTE((_Header + 7), 0, 16) + +/*BCNHWSEQ*/ +#define SET_8814A_H2CCMD_BCNHWSEQ_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 0, 1, __Value) +#define SET_8814A_H2CCMD_BCNHWSEQ_BCN_NUMBER(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 1, 3, __Value) +#define SET_8814A_H2CCMD_BCNHWSEQ_HWSEQ(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 6, 1, __Value) +#define SET_8814A_H2CCMD_BCNHWSEQ_EXHWSEQ(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd), 7, 1, __Value) +#define SET_8814A_H2CCMD_BCNHWSEQ_PAGE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE((__pH2CCmd)+1, 0, 8, __Value) +void rtl8814_fw_update_beacon_cmd(_adapter *padapter); + +/* TX Beamforming */ +#define GET_8814A_C2H_TXBF_ORIGINATE(_Header) LE_BITS_TO_1BYTE(_Header, 0, 8) +#define GET_8814A_C2H_TXBF_MACID(_Header) LE_BITS_TO_1BYTE((_Header + 1), 0, 8) + + + +/* / TX Feedback Content */ +#define USEC_UNIT_FOR_8814A_C2H_TX_RPT_QUEUE_TIME 256 + +#define GET_8814A_C2H_TX_RPT_QUEUE_SELECT(_Header) LE_BITS_TO_1BYTE((_Header + 0), 0, 5) +#define GET_8814A_C2H_TX_RPT_PKT_BROCAST(_Header) LE_BITS_TO_1BYTE((_Header + 0), 5, 1) +#define GET_8814A_C2H_TX_RPT_LIFE_TIME_OVER(_Header) LE_BITS_TO_1BYTE((_Header + 0), 6, 1) +#define GET_8814A_C2H_TX_RPT_RETRY_OVER(_Header) LE_BITS_TO_1BYTE((_Header + 0), 7, 1) +#define GET_8814A_C2H_TX_RPT_MAC_ID(_Header) LE_BITS_TO_1BYTE((_Header + 1), 0, 8) +#define GET_8814A_C2H_TX_RPT_DATA_RETRY_CNT(_Header) LE_BITS_TO_1BYTE((_Header + 2), 0, 6) +#define GET_8814A_C2H_TX_RPT_QUEUE_TIME(_Header) LE_BITS_TO_2BYTE((_Header + 3), 0, 16) /* In unit of 256 microseconds. */ +#define GET_8814A_C2H_TX_RPT_FINAL_DATA_RATE(_Header) LE_BITS_TO_1BYTE((_Header + 5), 0, 8) + + +/* _P2P_PS_OFFLOAD */ +#define SET_8814A_H2CCMD_P2P_PS_OFFLOAD_ENABLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 0, 1, __Value) +#define SET_8814A_H2CCMD_P2P_PS_OFFLOAD_ROLE(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 1, 1, __Value) +#define SET_8814A_H2CCMD_P2P_PS_OFFLOAD_CTWINDOW_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 2, 1, __Value) +#define SET_8814A_H2CCMD_P2P_PS_OFFLOAD_NOA0_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 3, 1, __Value) +#define SET_8814A_H2CCMD_P2P_PS_OFFLOAD_NOA1_EN(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 4, 1, __Value) +#define SET_8814A_H2CCMD_P2P_PS_OFFLOAD_ALLSTASLEEP(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 5, 1, __Value) +#define SET_8814A_H2CCMD_P2P_PS_OFFLOAD_DISCOVERY(__pH2CCmd, __Value) SET_BITS_TO_LE_1BYTE(__pH2CCmd, 6, 1, __Value) + +s32 FillH2CCmd_8814(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer); +void rtl8814_set_wowlan_cmd(_adapter *padapter, u8 enable); +void rtl8814_set_FwJoinBssReport_cmd(PADAPTER padapter, u8 mstatus); +void rtl8814_set_FwPwrMode_cmd(PADAPTER padapter, u8 PSMode); +u8 GetTxBufferRsvdPageNum8814(_adapter *padapter, bool wowlan); +void rtl8814_req_txrpt_cmd(PADAPTER padapter, u8 macid); + +void rtl8814a_set_FwPwrModeInIPS_cmd(PADAPTER padapter, u8 cmd_param); + +void +Set_RA_LDPC_8814( + struct sta_info *psta, + BOOLEAN bLDPC +); + +s32 c2h_handler_8814a(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload); + +#ifdef CONFIG_BT_COEXIST +void rtl8814a_download_BTCoex_AP_mode_rsvd_page(PADAPTER padapter); +#endif /* CONFIG_BT_COEXIST */ +#ifdef CONFIG_P2P_PS + void rtl8814_set_p2p_ps_offload_cmd(PADAPTER padapter, u8 p2p_ps_state); +#endif /* CONFIG_P2P */ + +#endif/* __RTL8814A_CMD_H__ */ diff --git a/include/rtl8814a_dm.h b/include/rtl8814a_dm.h new file mode 100644 index 0000000..9762c1b --- /dev/null +++ b/include/rtl8814a_dm.h @@ -0,0 +1,23 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8814A_DM_H__ +#define __RTL8814A_DM_H__ + +void rtl8814_init_dm_priv(PADAPTER Adapter); +void rtl8814_deinit_dm_priv(PADAPTER Adapter); +void rtl8814_InitHalDm(PADAPTER Adapter); +void rtl8814_HalDmWatchDog(PADAPTER Adapter); + +#endif diff --git a/include/rtl8814a_hal.h b/include/rtl8814a_hal.h new file mode 100755 index 0000000..fb11eb7 --- /dev/null +++ b/include/rtl8814a_hal.h @@ -0,0 +1,329 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8814A_HAL_H__ +#define __RTL8814A_HAL_H__ + +/* #include "hal_com.h" */ +#include "hal_data.h" + +/* include HAL Related header after HAL Related compiling flags */ +#include "rtl8814a_spec.h" +#include "rtl8814a_rf.h" +#include "rtl8814a_dm.h" +#include "rtl8814a_recv.h" +#include "rtl8814a_xmit.h" +#include "rtl8814a_cmd.h" +#include "rtl8814a_led.h" +#include "Hal8814PwrSeq.h" +#include "Hal8814PhyReg.h" +#include "Hal8814PhyCfg.h" +#ifdef DBG_CONFIG_ERROR_DETECT + #include "rtl8814a_sreset.h" +#endif /* DBG_CONFIG_ERROR_DETECT */ + +enum { + VOLTAGE_V25 = 0x03, + LDOE25_SHIFT = 28 , +}; +/* max. iram is 64k , max dmen is 32k. Total = 96k = 0x18000*/ +#define FW_SIZE 0x18000 +#define FW_START_ADDRESS 0x1000 +typedef struct _RT_FIRMWARE_8814 { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[FW_SIZE]; +#endif + u32 ulFwLength; +} RT_FIRMWARE_8814, *PRT_FIRMWARE_8814; + +#define PAGE_SIZE_TX_8814 PAGE_SIZE_128 +/* BCN rsvd_page_num = MAX_BEACON_LEN / PAGE_SIZE_TX_8814 + * PS-Poll:1, Null Data:1,Qos Null Data:1,BT Qos Null Data:1,CTS-2-SELF,LTE QoS Null*/ + +#define BCNQ_PAGE_NUM_8814 (MAX_BEACON_LEN / PAGE_SIZE_TX_8814 + 6) /*0x08*/ + +#define Rtl8814A_NIC_PWR_ON_FLOW rtl8814A_power_on_flow +#define Rtl8814A_NIC_RF_OFF_FLOW rtl8814A_radio_off_flow +#define Rtl8814A_NIC_DISABLE_FLOW rtl8814A_card_disable_flow +#define Rtl8814A_NIC_ENABLE_FLOW rtl8814A_card_enable_flow +#define Rtl8814A_NIC_SUSPEND_FLOW rtl8814A_suspend_flow +#define Rtl8814A_NIC_RESUME_FLOW rtl8814A_resume_flow +#define Rtl8814A_NIC_PDN_FLOW rtl8814A_hwpdn_flow +#define Rtl8814A_NIC_LPS_ENTER_FLOW rtl8814A_enter_lps_flow +#define Rtl8814A_NIC_LPS_LEAVE_FLOW rtl8814A_leave_lps_flow + +/* ***************************************************** + * New Firmware Header(8-byte alinment required) + * ***************************************************** + * --- LONG WORD 0 ---- */ +#define GET_FIRMWARE_HDR_SIGNATURE_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 0, 16) +#define GET_FIRMWARE_HDR_CATEGORY_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 16, 8) /* AP/NIC and USB/PCI */ +#define GET_FIRMWARE_HDR_FUNCTION_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr, 24, 8) /* Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions */ +#define GET_FIRMWARE_HDR_VERSION_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 0, 16)/* FW Version */ +#define GET_FIRMWARE_HDR_SUB_VER_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 16, 8) /* FW Subversion, default 0x00 */ +#define GET_FIRMWARE_HDR_SUB_IDX_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+4, 24, 8) /* FW Subversion Index */ + +/* --- LONG WORD 1 ---- */ +#define GET_FIRMWARE_HDR_SVN_IDX_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+8, 0, 32)/* The SVN entry index */ +#define GET_FIRMWARE_HDR_RSVD1_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+12, 0, 32) + +/* --- LONG WORD 2 ---- */ +#define GET_FIRMWARE_HDR_MONTH_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+16, 0, 8) /* Release time Month field */ +#define GET_FIRMWARE_HDR_DATE_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+16, 8, 8) /* Release time Date field */ +#define GET_FIRMWARE_HDR_HOUR_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+16, 16, 8)/* Release time Hour field */ +#define GET_FIRMWARE_HDR_MINUTE_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+16, 24, 8)/* Release time Minute field */ +#define GET_FIRMWARE_HDR_YEAR_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+20, 0, 16)/* Release time Year field */ +#define GET_FIRMWARE_HDR_FOUNDRY_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+20, 16, 8)/* Release time Foundry field */ +#define GET_FIRMWARE_HDR_RSVD2_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+20, 24, 8) + +/* --- LONG WORD 3 ---- */ +#define GET_FIRMWARE_HDR_MEM_UASGE_DL_FROM_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 0, 1) +#define GET_FIRMWARE_HDR_MEM_UASGE_BOOT_FROM_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 1, 1) +#define GET_FIRMWARE_HDR_MEM_UASGE_BOOT_LOADER_3081(__FwHdr)LE_BITS_TO_4BYTE(__FwHdr+24, 2, 1) +#define GET_FIRMWARE_HDR_MEM_UASGE_IRAM_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 3, 1) +#define GET_FIRMWARE_HDR_MEM_UASGE_ERAM_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 4, 1) +#define GET_FIRMWARE_HDR_MEM_UASGE_RSVD4_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 5, 3) +#define GET_FIRMWARE_HDR_RSVD3_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 8, 8) +#define GET_FIRMWARE_HDR_BOOT_LOADER_SZ_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+24, 16, 16) +#define GET_FIRMWARE_HDR_RSVD5_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+28, 0, 32) + +/* --- LONG WORD 4 ---- */ +#define GET_FIRMWARE_HDR_TOTAL_DMEM_SZ_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+36, 0, 32) +#define GET_FIRMWARE_HDR_FW_CFG_SZ_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+36, 0, 16) +#define GET_FIRMWARE_HDR_FW_ATTR_SZ_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+36, 16, 16) + +/* --- LONG WORD 5 ---- */ +#define GET_FIRMWARE_HDR_IROM_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+40, 0, 32) +#define GET_FIRMWARE_HDR_EROM_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+44, 0, 32) + +/* --- LONG WORD 6 ---- */ +#define GET_FIRMWARE_HDR_IRAM_SZ_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+48, 0, 32) +#define GET_FIRMWARE_HDR_ERAM_SZ_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+52, 0, 32) + +/* --- LONG WORD 7 ---- */ +#define GET_FIRMWARE_HDR_RSVD6_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+56, 0, 32) +#define GET_FIRMWARE_HDR_RSVD7_3081(__FwHdr) LE_BITS_TO_4BYTE(__FwHdr+60, 0, 32) + + + +/* + * 2013/08/16 MH MOve from SDIO.h for common use. + * */ +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_USB_HCI) + #define TRX_SHARE_MODE_8814A 0 /* TRX Buffer Share Index */ + #define BASIC_RXFF_SIZE_8814A 24576/* Basic RXFF Size is 24K = 24*1024 Unit: Byte */ + #define TRX_SHARE_BUFF_UNIT_8814A 65536/* TRX Share Buffer unit Size 64K = 64*1024 Unit: Byte */ + #define TRX_SHARE_BUFF_UNIT_PAGE_8814A (TRX_SHARE_BUFF_UNIT_8814A/PAGE_SIZE_8814A)/* 512 Pages */ + + /* Origin: */ + #define HPQ_PGNUM_8814A 0x20 /* High Queue */ + #define LPQ_PGNUM_8814A 0x20 /* Low Queue */ + #define NPQ_PGNUM_8814A 0x20 /* Normal Queue */ + #define EPQ_PGNUM_8814A 0x20 /* Extra Queue */ + +#else /* #if defined(CONFIG_SDIO_HCI) || defined(CONFIG_USB_HCI) */ + + #define HPQ_PGNUM_8814A 20 + #define NPQ_PGNUM_8814A 20 + #define LPQ_PGNUM_8814A 20 /* 1972 */ + #define EPQ_PGNUM_8814A 20 + #define BCQ_PGNUM_8814A 32 + +#endif /* #if defined(CONFIG_SDIO_HCI) || defined(CONFIG_USB_HCI) */ + +#ifdef CONFIG_WOWLAN + #define WOWLAN_PAGE_NUM_8814 0x06 +#else + #define WOWLAN_PAGE_NUM_8814 0x00 +#endif + +#define PAGE_SIZE_8814A 128/* TXFF Page Size, Unit: Byte */ +#define MAX_RX_DMA_BUFFER_SIZE_8814A 0x5C00 /* BASIC_RXFF_SIZE_8814A + TRX_SHARE_MODE_8814A * TRX_SHARE_BUFF_UNIT_8814A */ /* Basic RXFF Size + ShareBuffer Size */ +#define TX_PAGE_BOUNDARY_8814A TXPKT_PGNUM_8814A /* Need to enlarge boundary, by KaiYuan */ +#define TX_PAGE_BOUNDARY_WOWLAN_8814A TXPKT_PGNUM_8814A /* TODO: 20130415 KaiYuan Check this value later */ + +#ifdef CONFIG_FW_C2H_DEBUG + #define RX_DMA_RESERVED_SIZE_8814A 0x100 /* 256B, reserved for c2h debug message */ +#else + #define RX_DMA_RESERVED_SIZE_8814A 0x0 /* 0B */ +#endif +#define RX_DMA_BOUNDARY_8814A (MAX_RX_DMA_BUFFER_SIZE_8814A - RX_DMA_RESERVED_SIZE_8814A - 1) + +#define TOTAL_PGNUM_8814A 2048 +#define TXPKT_PGNUM_8814A (2048 - BCNQ_PAGE_NUM_8814-WOWLAN_PAGE_NUM_8814) +#define PUB_PGNUM_8814A (TXPKT_PGNUM_8814A-HPQ_PGNUM_8814A-NPQ_PGNUM_8814A-LPQ_PGNUM_8814A-EPQ_PGNUM_8814A) + +/* Note: For WMM Normal Chip Setting ,modify later */ +#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8814A TX_PAGE_BOUNDARY_8814A +#define WMM_NORMAL_TX_PAGE_BOUNDARY_8814A (WMM_NORMAL_TX_TOTAL_PAGE_NUMBER_8814A + 1) + +#define DRIVER_EARLY_INT_TIME_8814 0x05 +#define BCN_DMA_ATIME_INT_TIME_8814 0x02 + + +#define MAX_PAGE_SIZE 4096 /* @ page : 4k bytes */ + +#define EFUSE_MAX_SECTION_JAGUAR 64 + +#define HWSET_MAX_SIZE_8814A 512 + +#define EFUSE_REAL_CONTENT_LEN_8814A 1024 +#define EFUSE_MAX_BANK_8814A 2 + +#define EFUSE_MAP_LEN_8814A 512 +#define EFUSE_MAX_SECTION_8814A 64 +#define EFUSE_MAX_WORD_UNIT_8814A 4 +#define EFUSE_PROTECT_BYTES_BANK_8814A 16 + +#define EFUSE_IC_ID_OFFSET_8814A 506 /* For some inferiority IC purpose. added by Roger, 2009.09.02. */ +#define AVAILABLE_EFUSE_ADDR_8814A(addr) (addr < EFUSE_REAL_CONTENT_LEN_8814A) + +/*------------------------------------------------------------------------- +Chip specific +-------------------------------------------------------------------------*/ + +/* pic buffer descriptor */ +#if 1 /* according to the define in the rtw_xmit.h, rtw_recv.h */ + #define RTL8814AE_SEG_NUM TX_BUFFER_SEG_NUM /* 0:2 seg, 1: 4 seg, 2: 8 seg */ + #define TX_DESC_NUM_8814A TX_BD_NUM /* 128 */ + #define RX_DESC_NUM_8814A PCI_MAX_RX_COUNT /* 128 */ + #ifdef CONFIG_CONCURRENT_MODE + #define BE_QUEUE_TX_DESC_NUM_8814A (TX_BD_NUM<<1) /* 256 */ + #else + #define BE_QUEUE_TX_DESC_NUM_8814A (TX_BD_NUM+(TX_BD_NUM>>1)) /* 192 */ + #endif +#else + #define RTL8814AE_SEG_NUM TX_BUFFER_SEG_NUM /* 0:2 seg, 1: 4 seg, 2: 8 seg */ + #define TX_DESC_NUM_8814A 128 /* 1024//2048 change by ylb 20130624 */ + #define RX_DESC_NUM_8814A 128 /* 1024 //512 change by ylb 20130624 */ +#endif + +/* To prevent out of boundary programming case, leave 1byte and program full section + * 9bytes + 1byt + 5bytes and pre 1byte. + * For worst case: + * | 1byte|----8bytes----|1byte|--5bytes--| + * | | Reserved(14bytes) | + * */ +#define EFUSE_OOB_PROTECT_BYTES 15 /* PG data exclude header, dummy 6 bytes frome CP test and reserved 1byte. */ + +#ifdef CONFIG_FILE_FWIMG +extern char *rtw_fw_file_path; +#ifdef CONFIG_WOWLAN +extern char *rtw_fw_wow_file_path; +#endif +#ifdef CONFIG_MP_INCLUDED +extern char *rtw_fw_mp_bt_file_path; +#endif /* CONFIG_MP_INCLUDED */ +#endif /* CONFIG_FILE_FWIMG */ + +/* rtl8814_hal_init.c */ +s32 FirmwareDownload8814A(PADAPTER Adapter, BOOLEAN bUsedWoWLANFw); +void InitializeFirmwareVars8814(PADAPTER padapter); + +void +Hal_InitEfuseVars_8814A( + PADAPTER Adapter +); + +s32 InitLLTTable8814A( + PADAPTER Adapter +); + + +void InitRDGSetting8814A(PADAPTER padapter); + +/* void CheckAutoloadState8812A(PADAPTER padapter); */ + +/* EFuse */ +u8 GetEEPROMSize8814A(PADAPTER padapter); +void hal_InitPGData_8814A( + PADAPTER padapter, + u8 *PROMContent +); + +void hal_ReadPROMVersion8814A(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void hal_ReadTxPowerInfo8814A(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void hal_ReadBoardType8814A(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void hal_ReadThermalMeter_8814A(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void hal_ReadChannelPlan8814A(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void hal_EfuseParseXtal_8814A(PADAPTER pAdapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +void hal_ReadAntennaDiversity8814A(PADAPTER pAdapter, u8 *PROMContent, BOOLEAN AutoLoadFail); +void hal_Read_TRX_antenna_8814A(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void hal_ReadAmplifierType_8814A( + PADAPTER Adapter +); +void hal_ReadPAType_8814A( + PADAPTER Adapter, + u8 *PROMContent, + BOOLEAN AutoloadFail, + u8 *pPAType, + u8 *pLNAType +); + +void hal_GetRxGainOffset_8814A( + PADAPTER Adapter, + u8 *PROMContent, + BOOLEAN AutoloadFail +); +void Hal_EfuseParseKFreeData_8814A( + PADAPTER Adapter, + u8 *PROMContent, + BOOLEAN AutoloadFail); +void hal_ReadRFEType_8814A(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); +void hal_EfuseParseBTCoexistInfo8814A(PADAPTER Adapter, u8 *hwinfo, BOOLEAN AutoLoadFail); + +/* void hal_ReadUsbType_8812AU(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail); + * int FirmwareDownloadBT(PADAPTER Adapter, PRT_MP_FIRMWARE pFirmware); */ +void hal_ReadRemoteWakeup_8814A(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail); +u8 MgntQuery_NssTxRate(u16 Rate); + +/* BOOLEAN HalDetectPwrDownMode8812(PADAPTER Adapter); */ + +#ifdef CONFIG_WOWLAN + void Hal_DetectWoWMode(PADAPTER pAdapter); +#endif /* CONFIG_WOWLAN */ + +void _InitBeaconParameters_8814A(PADAPTER padapter); +void SetBeaconRelatedRegisters8814A(PADAPTER padapter); + +void ReadRFType8814A(PADAPTER padapter); +void InitDefaultValue8814A(PADAPTER padapter); + +u8 SetHwReg8814A(PADAPTER padapter, u8 variable, u8 *pval); +void GetHwReg8814A(PADAPTER padapter, u8 variable, u8 *pval); +u8 SetHalDefVar8814A(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +u8 GetHalDefVar8814A(PADAPTER padapter, HAL_DEF_VARIABLE variable, void *pval); +void rtl8814_set_hal_ops(struct hal_ops *pHalFunc); +void init_hal_spec_8814a(_adapter *adapter); + +void rtl8814_start_thread(PADAPTER padapter); +void rtl8814_stop_thread(PADAPTER padapter); + + +#ifdef CONFIG_PCI_HCI + BOOLEAN InterruptRecognized8814AE(PADAPTER Adapter); + void UpdateInterruptMask8814AE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); + void InitMAC_TRXBD_8814AE(PADAPTER Adapter); + void rtl8814ae_reset_desc_ring(_adapter *padapter); + u16 get_txbd_rw_reg(u16 ff_hwaddr); +#endif + +#ifdef CONFIG_BT_COEXIST + void rtl8814a_combo_card_WifiOnlyHwInit(PADAPTER Adapter); +#endif + +#endif /* __RTL8188E_HAL_H__ */ diff --git a/include/rtl8814a_led.h b/include/rtl8814a_led.h new file mode 100644 index 0000000..cc45792 --- /dev/null +++ b/include/rtl8814a_led.h @@ -0,0 +1,36 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8814A_LED_H__ +#define __RTL8814A_LED_H__ + +#ifdef CONFIG_RTW_SW_LED +/* ******************************************************************************** + * Interface to manipulate LED objects. + * ******************************************************************************** */ +#ifdef CONFIG_USB_HCI + void rtl8814au_InitSwLeds(PADAPTER padapter); + void rtl8814au_DeInitSwLeds(PADAPTER padapter); +#endif /* CONFIG_USB_HCI */ +#ifdef CONFIG_PCI_HCI + void rtl8814ae_InitSwLeds(PADAPTER padapter); + void rtl8814ae_DeInitSwLeds(PADAPTER padapter); +#endif /* CONFIG_PCI_HCI */ +#ifdef CONFIG_SDIO_HCI + void rtl8814s_InitSwLeds(PADAPTER padapter); + void rtl8814s_DeInitSwLeds(PADAPTER padapter); +#endif /* CONFIG_SDIO_HCI */ + +#endif /* __RTL8814A_LED_H__ */ +#endif /*CONFIG_RTW_SW_LED*/ diff --git a/include/rtl8814a_recv.h b/include/rtl8814a_recv.h new file mode 100755 index 0000000..68da633 --- /dev/null +++ b/include/rtl8814a_recv.h @@ -0,0 +1,182 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8814A_RECV_H__ +#define __RTL8814A_RECV_H__ + +#if defined(CONFIG_USB_HCI) + + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + #ifdef CONFIG_PLATFORM_MSTAR + #define MAX_RECVBUF_SZ (8192) /* 8K */ + #else + #define MAX_RECVBUF_SZ (32768) /* 32k */ + #endif + /* #define MAX_RECVBUF_SZ (24576) */ /* 24k */ + /* #define MAX_RECVBUF_SZ (20480) */ /* 20K */ + /* #define MAX_RECVBUF_SZ (10240) */ /* 10K */ + /* #define MAX_RECVBUF_SZ (15360) */ /* 15k < 16k */ + /* #define MAX_RECVBUF_SZ (8192+1024) */ /* 8K+1k */ + #else + #define MAX_RECVBUF_SZ (4000) /* about 4K */ + #endif + #endif /* !MAX_RECVBUF_SZ */ + +#elif defined(CONFIG_PCI_HCI) + /* #ifndef CONFIG_MINIMAL_MEMORY_USAGE */ + /* #define MAX_RECVBUF_SZ (9100) */ + /* #else */ + #define MAX_RECVBUF_SZ (4000) /* about 4K + * #endif */ + + +#elif defined(CONFIG_SDIO_HCI) + #if 0 + /* temp solution */ + #ifdef CONFIG_SDIO_RX_COPY + #define MAX_RECVBUF_SZ (10240) + #else /* !CONFIG_SDIO_RX_COPY */ + #define MAX_RECVBUF_SZ MAX_RX_DMA_BUFFER_SIZE_8821 + #endif /* !CONFIG_SDIO_RX_COPY */ + #endif +#endif + + +/* RX buffer descriptor */ +/* DWORD 0 */ +#define SET_RX_BUFFER_DESC_DATA_LENGTH_8814A(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_BUFFER_DESC_LS_8814A(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 14, 1, __Value) +#define SET_RX_BUFFER_DESC_FS_8814A(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 15, 1, __Value) +#define SET_RX_BUFFER_DESC_TOTAL_LENGTH_8814A(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 16, 16, __Value) + +#define GET_RX_BUFFER_DESC_OWN_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1) +#define GET_RX_BUFFER_DESC_LS_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) +#define GET_RX_BUFFER_DESC_FS_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_BUFFER_DESC_TOTAL_LENGTH_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 15) + +/* DWORD 1 */ +#define SET_RX_BUFFER_PHYSICAL_LOW_8814A(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+4, 0, 32, __Value) +#define GET_RX_BUFFER_PHYSICAL_LOW_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 0, 32) + +/* DWORD 2 */ +#define SET_RX_BUFFER_PHYSICAL_HIGH_8814A(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc+8, 0, 32, __Value) + +/* DWORD 3*/ /* RESERVED */ + + +#if 0 + /* ============= + * RX Info + * ============== */ +#endif +/* DWORD 0 */ +#define SET_RX_STATUS_DESC_PKT_LEN_8814A(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value) +#define SET_RX_STATUS_DESC_EOR_8814A(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value) +#define SET_RX_STATUS_DESC_OWN_8814AE(__pRxStatusDesc, __Value) SET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value) + +#define GET_RX_STATUS_DESC_PKT_LEN_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14) +#define GET_RX_STATUS_DESC_CRC32_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1) +#define GET_RX_STATUS_DESC_ICV_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1) +#define GET_RX_STATUS_DESC_DRVINFO_SIZE_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4) +#define GET_RX_STATUS_DESC_SECURITY_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3) +#define GET_RX_STATUS_DESC_QOS_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1) +#define GET_RX_STATUS_DESC_SHIFT_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2) +#define GET_RX_STATUS_DESC_PHY_STATUS_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1) +#define GET_RX_STATUS_DESC_SWDEC_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1) +#define GET_RX_STATUS_DESC_LAST_SEG_8814AE(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 28, 1) +#define GET_RX_STATUS_DESC_EOR_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) + +/* DWORD 1 */ +#define GET_RX_STATUS_DESC_MACID_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 0, 7) +#define GET_RX_STATUS_DESC_EXT_SECTYPE_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 7, 1)/* 20130415 KaiYuan add for 8814 */ +#define GET_RX_STATUS_DESC_TID_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 8, 4) +#define GET_RX_STATUS_DESC_MACID_VLD_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 12, 1) +#define GET_RX_STATUS_DESC_AMSDU_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 13, 1) +#define GET_RX_STATUS_DESC_RXID_MATCH_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 14, 1) +#define GET_RX_STATUS_DESC_PAGGR_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 15, 1) +#define GET_RX_STATUS_DESC_TCPOFFLOAD_CHKERR_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 20, 1) +#define GET_RX_STATUS_DESC_TCPOFFLOAD_IPVER_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 21, 1) +#define GET_RX_STATUS_DESC_TCPOFFLOAD_IS_TCPUDP_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 22, 1) +#define GET_RX_STATUS_DESC_TCPOFFLOAD_CHK_VLD_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 23, 1) +#define GET_RX_STATUS_DESC_PAM_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 24, 1) +#define GET_RX_STATUS_DESC_PWR_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 25, 1) +#define GET_RX_STATUS_DESC_MORE_DATA_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 26, 1) +#define GET_RX_STATUS_DESC_MORE_FRAG_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 27, 1) +#define GET_RX_STATUS_DESC_TYPE_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 28, 2) +#define GET_RX_STATUS_DESC_FIRST_SEG_8814AE(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 29, 1) +#define GET_RX_STATUS_DESC_EOR_8814AE(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1) +#define GET_RX_STATUS_DESC_MC_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 30, 1) +#define GET_RX_STATUS_DESC_BC_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+4, 31, 1) + +/* DWORD 2 */ +#define GET_RX_STATUS_DESC_SEQ_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12) +#define GET_RX_STATUS_DESC_FRAG_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4) +#ifdef CONFIG_USB_RX_AGGREGATION + #define GET_RX_STATUS_DESC_USB_AGG_PKTNUM_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 8) +#else + #define GET_RX_STATUS_DESC_RX_IS_QOS_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1) +#endif +#define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6) +#define GET_RX_STATUS_DESC_HWRSVD_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 24, 4) +#define GET_RX_STATUS_C2H_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1) +#define GET_RX_STATUS_DESC_FCS_OK_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+8, 31, 1) + +/* DWORD 3 */ +#define GET_RX_STATUS_DESC_RX_RATE_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7) +#define GET_RX_STATUS_DESC_BSSID_FIT_H_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 7, 3)/* 20130415 KaiYuan add for 8814 */ +#define GET_RX_STATUS_DESC_HTC_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1) +#define GET_RX_STATUS_DESC_EOSP_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1) +#define GET_RX_STATUS_DESC_BSSID_FIT_L_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2) +#define GET_RX_STATUS_DESC_DMA_AGG_NUM_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 16, 8)/* 20130415 KaiYuan Check if it exist anymore */ +#define GET_RX_STATUS_DESC_PATTERN_MATCH_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 29, 1) +#define GET_RX_STATUS_DESC_UNICAST_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 30, 1) +#define GET_RX_STATUS_DESC_MAGIC_WAKE_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+12, 31, 1) + +/* DWORD 4 */ +#define GET_RX_STATUS_DESC_PATTERN_IDX_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+16, 0, 8) +#define GET_RX_STATUS_DESC_RX_EOF_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+16, 8, 1) +#define GET_RX_STATUS_DESC_RX_SCRAMBLER_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+16, 9, 7) +#define GET_RX_STATUS_DESC_RX_PRE_NDP_VLD_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+16, 16, 1) +#define GET_RX_STATUS_DESC_A1_FIT_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+16, 24, 5) + + +/* DWORD 5 */ +#define GET_RX_STATUS_DESC_TSFL_8814A(__pRxStatusDesc) LE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32) + + +/* Rx smooth factor */ +#define Rx_Smooth_Factor (20) + +#ifdef CONFIG_USB_HCI + s32 rtl8814au_init_recv_priv(PADAPTER padapter); + void rtl8814au_free_recv_priv(PADAPTER padapter); +#endif + +#ifdef CONFIG_PCI_HCI + s32 rtl8814ae_init_recv_priv(PADAPTER padapter); + void rtl8814ae_free_recv_priv(PADAPTER padapter); +#endif + +#if 0 + /* temp solution */ + #ifdef CONFIG_SDIO_HCI + s32 InitRecvPriv8821AS(PADAPTER padapter); + void FreeRecvPriv8821AS(PADAPTER padapter); + #endif /* CONFIG_SDIO_HCI */ +#endif + +void rtl8814_query_rx_desc_status(union recv_frame *precvframe, u8 *pdesc); + +#endif /* __RTL8814A_RECV_H__ */ diff --git a/include/rtl8814a_rf.h b/include/rtl8814a_rf.h new file mode 100644 index 0000000..9bb099c --- /dev/null +++ b/include/rtl8814a_rf.h @@ -0,0 +1,28 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8814A_RF_H__ +#define __RTL8814A_RF_H__ + +void +PHY_RF6052SetBandwidth8814A( + PADAPTER Adapter, + enum channel_width Bandwidth); + + +int +PHY_RF6052_Config_8814A( + PADAPTER Adapter); + +#endif/* __RTL8188E_RF_H__ */ diff --git a/include/rtl8814a_spec.h b/include/rtl8814a_spec.h new file mode 100755 index 0000000..a27ab88 --- /dev/null +++ b/include/rtl8814a_spec.h @@ -0,0 +1,653 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8814A_SPEC_H__ +#define __RTL8814A_SPEC_H__ + +#include + + +/* ************************************************************ + * + * ************************************************************ */ + +/* ----------------------------------------------------- + * + * 0x0000h ~ 0x00FFh System Configuration + * + * ----------------------------------------------------- */ +#define REG_SYS_ISO_CTRL_8814A 0x0000 /* 2 Byte */ +#define REG_SYS_FUNC_EN_8814A 0x0002 /* 2 Byte */ +#define REG_SYS_PW_CTRL_8814A 0x0004 /* 4 Byte */ +#define REG_SYS_CLKR_8814A 0x0008 /* 2 Byte */ +#define REG_SYS_EEPROM_CTRL_8814A 0x000A /* 2 Byte */ +#define REG_EE_VPD_8814A 0x000C /* 2 Byte */ +#define REG_SYS_SWR_CTRL1_8814A 0x0010 /* 1 Byte */ +#define REG_SPS0_CTRL_8814A 0x0011 /* 7 Byte */ +#define REG_SYS_SWR_CTRL3_8814A 0x0018 /* 4 Byte */ +#define REG_RSV_CTRL_8814A 0x001C /* 3 Byte */ +#define REG_RF_CTRL0_8814A 0x001F /* 1 Byte */ +#define REG_RF_CTRL1_8814A 0x0020 /* 1 Byte */ +#define REG_RF_CTRL2_8814A 0x0021 /* 1 Byte */ +#define REG_LPLDO_CTRL_8814A 0x0023 /* 1 Byte */ +#define REG_AFE_CTRL1_8814A 0x0024 /* 4 Byte */ +#define REG_AFE_CTRL2_8814A 0x0028 /* 4 Byte */ +#define REG_AFE_CTRL3_8814A 0x002c /* 4 Byte */ +#define REG_EFUSE_CTRL_8814A 0x0030 +#define REG_LDO_EFUSE_CTRL_8814A 0x0034 +#define REG_PWR_DATA_8814A 0x0038 +#define REG_CAL_TIMER_8814A 0x003C +#define REG_ACLK_MON_8814A 0x003E +#define REG_GPIO_MUXCFG_8814A 0x0040 +#define REG_GPIO_IO_SEL_8814A 0x0042 +#define REG_MAC_PINMUX_CFG_8814A 0x0043 +#define REG_GPIO_PIN_CTRL_8814A 0x0044 +#define REG_GPIO_INTM_8814A 0x0048 +#define REG_LEDCFG0_8814A 0x004C +#define REG_LEDCFG1_8814A 0x004D +#define REG_LEDCFG2_8814A 0x004E +#define REG_LEDCFG3_8814A 0x004F +#define REG_FSIMR_8814A 0x0050 +#define REG_FSISR_8814A 0x0054 +#define REG_HSIMR_8814A 0x0058 +#define REG_HSISR_8814A 0x005c +#define REG_GPIO_EXT_CTRL_8814A 0x0060 +#define REG_GPIO_STATUS_8814A 0x006C +#define REG_SDIO_CTRL_8814A 0x0070 +#define REG_HCI_OPT_CTRL_8814A 0x0074 +#define REG_RF_CTRL3_8814A 0x0076 /* 1 Byte */ +#define REG_AFE_CTRL4_8814A 0x0078 +#define REG_8051FW_CTRL_8814A 0x0080 +#define REG_HIMR0_8814A 0x00B0 +#define REG_HISR0_8814A 0x00B4 +#define REG_HIMR1_8814A 0x00B8 +#define REG_HISR1_8814A 0x00BC +#define REG_SYS_CFG1_8814A 0x00F0 +#define REG_SYS_CFG2_8814A 0x00FC +#define REG_SYS_CFG3_8814A 0x1000 + +/* ----------------------------------------------------- + * + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * + * ----------------------------------------------------- */ +#define REG_CR_8814A 0x0100 +#define REG_PBP_8814A 0x0104 +#define REG_PKT_BUFF_ACCESS_CTRL_8814A 0x0106 +#define REG_TRXDMA_CTRL_8814A 0x010C +#define REG_TRXFF_BNDY_8814A 0x0114 +#define REG_TRXFF_STATUS_8814A 0x0118 +#define REG_RXFF_PTR_8814A 0x011C +#define REG_CPWM_8814A 0x012F +#define REG_FWIMR_8814A 0x0130 +#define REG_FWISR_8814A 0x0134 +#define REG_FTIMR_8814A 0x0138 +#define REG_PKTBUF_DBG_CTRL_8814A 0x0140 +#define REG_RXPKTBUF_CTRL_8814A 0x0142 +#define REG_PKTBUF_DBG_DATA_L_8814A 0x0144 +#define REG_PKTBUF_DBG_DATA_H_8814A 0x0148 + +#define REG_WOWLAN_WAKE_REASON REG_MCUTST_WOWLAN + +#define REG_TC0_CTRL_8814A 0x0150 +#define REG_TC1_CTRL_8814A 0x0154 +#define REG_TC2_CTRL_8814A 0x0158 +#define REG_TC3_CTRL_8814A 0x015C +#define REG_TC4_CTRL_8814A 0x0160 +#define REG_TCUNIT_BASE_8814A 0x0164 +#define REG_RSVD3_8814A 0x0168 +#define REG_C2HEVT_MSG_NORMAL_8814A 0x01A0 +#define REG_C2HEVT_CLEAR_8814A 0x01AF +#define REG_MCUTST_1_8814A 0x01C0 +#define REG_MCUTST_WOWLAN_8814A 0x01C7 +#define REG_FMETHR_8814A 0x01C8 +#define REG_HMETFR_8814A 0x01CC +#define REG_HMEBOX_0_8814A 0x01D0 +#define REG_HMEBOX_1_8814A 0x01D4 +#define REG_HMEBOX_2_8814A 0x01D8 +#define REG_HMEBOX_3_8814A 0x01DC +#define REG_LLT_INIT_8814A 0x01E0 +#define REG_LLT_ADDR_8814A 0x01E4 /* 20130415 KaiYuan add for 8814 */ +#define REG_HMEBOX_EXT0_8814A 0x01F0 +#define REG_HMEBOX_EXT1_8814A 0x01F4 +#define REG_HMEBOX_EXT2_8814A 0x01F8 +#define REG_HMEBOX_EXT3_8814A 0x01FC + +/* ----------------------------------------------------- + * + * 0x0200h ~ 0x027Fh TXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_FIFOPAGE_CTRL_1_8814A 0x0200 +#define REG_FIFOPAGE_CTRL_2_8814A 0x0204 +#define REG_AUTO_LLT_8814A 0x0208 +#define REG_TXDMA_OFFSET_CHK_8814A 0x020C +#define REG_TXDMA_STATUS_8814A 0x0210 +#define REG_RQPN_NPQ_8814A 0x0214 +#define REG_TQPNT1_8814A 0x0218 +#define REG_TQPNT2_8814A 0x021C +#define REG_TQPNT3_8814A 0x0220 +#define REG_TQPNT4_8814A 0x0224 +#define REG_RQPN_CTRL_1_8814A 0x0228 +#define REG_RQPN_CTRL_2_8814A 0x022C +#define REG_FIFOPAGE_INFO_1_8814A 0x0230 +#define REG_FIFOPAGE_INFO_2_8814A 0x0234 +#define REG_FIFOPAGE_INFO_3_8814A 0x0238 +#define REG_FIFOPAGE_INFO_4_8814A 0x023C +#define REG_FIFOPAGE_INFO_5_8814A 0x0240 + + +/* ----------------------------------------------------- + * + * 0x0280h ~ 0x02FFh RXDMA Configuration + * + * ----------------------------------------------------- */ +#define REG_RXDMA_AGG_PG_TH_8814A 0x0280 +#define REG_RXPKT_NUM_8814A 0x0284 /* The number of packets in RXPKTBUF. */ +#define REG_RXDMA_CONTROL_8814A 0x0286 /* ?????? Control the RX DMA. */ +#define REG_RXDMA_STATUS_8814A 0x0288 +#define REG_RXDMA_MODE_8814A 0x0290 /* ?????? */ +#define REG_EARLY_MODE_CONTROL_8814A 0x02BC /* ?????? */ +#define REG_RSVD5_8814A 0x02F0 /* ?????? */ + + +/* ----------------------------------------------------- + * + * 0x0300h ~ 0x03FFh PCIe + * + * ----------------------------------------------------- */ +#define REG_PCIE_CTRL_REG_8814A 0x0300 +#define REG_INT_MIG_8814A 0x0304 /* Interrupt Migration */ +#define REG_BCNQ_TXBD_DESA_8814A 0x0308 /* TX Beacon Descriptor Address */ +#define REG_MGQ_TXBD_DESA_8814A 0x0310 /* TX Manage Queue Descriptor Address */ +#define REG_VOQ_TXBD_DESA_8814A 0x0318 /* TX VO Queue Descriptor Address */ +#define REG_VIQ_TXBD_DESA_8814A 0x0320 /* TX VI Queue Descriptor Address */ +#define REG_BEQ_TXBD_DESA_8814A 0x0328 /* TX BE Queue Descriptor Address */ +#define REG_BKQ_TXBD_DESA_8814A 0x0330 /* TX BK Queue Descriptor Address */ +#define REG_RXQ_RXBD_DESA_8814A 0x0338 /* RX Queue Descriptor Address */ +#define REG_HI0Q_TXBD_DESA_8814A 0x0340 +#define REG_HI1Q_TXBD_DESA_8814A 0x0348 +#define REG_HI2Q_TXBD_DESA_8814A 0x0350 +#define REG_HI3Q_TXBD_DESA_8814A 0x0358 +#define REG_HI4Q_TXBD_DESA_8814A 0x0360 +#define REG_HI5Q_TXBD_DESA_8814A 0x0368 +#define REG_HI6Q_TXBD_DESA_8814A 0x0370 +#define REG_HI7Q_TXBD_DESA_8814A 0x0378 +#define REG_MGQ_TXBD_NUM_8814A 0x0380 +#define REG_RX_RXBD_NUM_8814A 0x0382 +#define REG_VOQ_TXBD_NUM_8814A 0x0384 +#define REG_VIQ_TXBD_NUM_8814A 0x0386 +#define REG_BEQ_TXBD_NUM_8814A 0x0388 +#define REG_BKQ_TXBD_NUM_8814A 0x038A +#define REG_HI0Q_TXBD_NUM_8814A 0x038C +#define REG_HI1Q_TXBD_NUM_8814A 0x038E +#define REG_HI2Q_TXBD_NUM_8814A 0x0390 +#define REG_HI3Q_TXBD_NUM_8814A 0x0392 +#define REG_HI4Q_TXBD_NUM_8814A 0x0394 +#define REG_HI5Q_TXBD_NUM_8814A 0x0396 +#define REG_HI6Q_TXBD_NUM_8814A 0x0398 +#define REG_HI7Q_TXBD_NUM_8814A 0x039A +#define REG_TSFTIMER_HCI_8814A 0x039C + +/* Read Write Point */ +#define REG_VOQ_TXBD_IDX_8814A 0x03A0 +#define REG_VIQ_TXBD_IDX_8814A 0x03A4 +#define REG_BEQ_TXBD_IDX_8814A 0x03A8 +#define REG_BKQ_TXBD_IDX_8814A 0x03AC +#define REG_MGQ_TXBD_IDX_8814A 0x03B0 +#define REG_RXQ_TXBD_IDX_8814A 0x03B4 +#define REG_HI0Q_TXBD_IDX_8814A 0x03B8 +#define REG_HI1Q_TXBD_IDX_8814A 0x03BC +#define REG_HI2Q_TXBD_IDX_8814A 0x03C0 +#define REG_HI3Q_TXBD_IDX_8814A 0x03C4 +#define REG_HI4Q_TXBD_IDX_8814A 0x03C8 +#define REG_HI5Q_TXBD_IDX_8814A 0x03CC +#define REG_HI6Q_TXBD_IDX_8814A 0x03D0 +#define REG_HI7Q_TXBD_IDX_8814A 0x03D4 +#define REG_DBG_SEL_V1_8814A 0x03D8 +#define REG_PCIE_HRPWM1_V1_8814A 0x03D9 +#define REG_PCIE_HCPWM1_V1_8814A 0x03DA +#define REG_PCIE_CTRL2_8814A 0x03DB +#define REG_PCIE_HRPWM2_V1_8814A 0x03DC +#define REG_PCIE_HCPWM2_V1_8814A 0x03DE +#define REG_PCIE_H2C_MSG_V1_8814A 0x03E0 +#define REG_PCIE_C2H_MSG_V1_8814A 0x03E4 +#define REG_DBI_WDATA_V1_8814A 0x03E8 +#define REG_DBI_RDATA_V1_8814A 0x03EC +#define REG_DBI_FLAG_V1_8814A 0x03F0 +#define REG_MDIO_V1_8814A 0x03F4 +#define REG_PCIE_MIX_CFG_8814A 0x03F8 +#define REG_DBG_8814A 0x03FC +/* ----------------------------------------------------- + * + * 0x0400h ~ 0x047Fh Protocol Configuration + * + * ----------------------------------------------------- */ +#define REG_VOQ_INFORMATION_8814A 0x0400 +#define REG_VIQ_INFORMATION_8814A 0x0404 +#define REG_BEQ_INFORMATION_8814A 0x0408 +#define REG_BKQ_INFORMATION_8814A 0x040C +#define REG_MGQ_INFORMATION_8814A 0x0410 +#define REG_HGQ_INFORMATION_8814A 0x0414 +#define REG_BCNQ_INFORMATION_8814A 0x0418 +#define REG_TXPKT_EMPTY_8814A 0x041A +#define REG_CPU_MGQ_INFORMATION_8814A 0x041C +#define REG_FWHW_TXQ_CTRL_8814A 0x0420 +#define REG_HWSEQ_CTRL_8814A 0x0423 +#define REG_TXPKTBUF_BCNQ_BDNY_8814A 0x0424 +/* #define REG_MGQ_BDNY_8814A 0x0425 */ +#define REG_LIFETIME_EN_8814A 0x0426 +/* #define REG_FW_FREE_TAIL_8814A 0x0427 */ +#define REG_SPEC_SIFS_8814A 0x0428 +#define REG_RETRY_LIMIT_8814A 0x042A +#define REG_TXBF_CTRL_8814A 0x042C +#define REG_DARFRC_8814A 0x0430 +#define REG_RARFRC_8814A 0x0438 +#define REG_RRSR_8814A 0x0440 +#define REG_ARFR0_8814A 0x0444 +#define REG_ARFR1_8814A 0x044C +#define REG_CCK_CHECK_8814A 0x0454 +#define REG_AMPDU_MAX_TIME_8814A 0x0455 +#define REG_TXPKTBUF_BCNQ1_BDNY_8814A 0x0456 +#define REG_AMPDU_MAX_LENGTH_8814A 0x0458 +#define REG_ACQ_STOP_8814A 0x045C +#define REG_NDPA_RATE_8814A 0x045D +#define REG_TX_HANG_CTRL_8814A 0x045E +#define REG_NDPA_OPT_CTRL_8814A 0x045F +#define REG_FAST_EDCA_CTRL_8814A 0x0460 +#define REG_RD_RESP_PKT_TH_8814A 0x0463 +#define REG_CMDQ_INFO_8814A 0x0464 +#define REG_Q4_INFO_8814A 0x0468 +#define REG_Q5_INFO_8814A 0x046C +#define REG_Q6_INFO_8814A 0x0470 +#define REG_Q7_INFO_8814A 0x0474 +#define REG_WMAC_LBK_BUF_HD_8814A 0x0478 +#define REG_MGQ_PGBNDY_8814A 0x047A +#define REG_INIRTS_RATE_SEL_8814A 0x0480 +#define REG_BASIC_CFEND_RATE_8814A 0x0481 +#define REG_STBC_CFEND_RATE_8814A 0x0482 +#define REG_DATA_SC_8814A 0x0483 +#define REG_MACID_SLEEP3_8814A 0x0484 +#define REG_MACID_SLEEP1_8814A 0x0488 +#ifdef CONFIG_WOWLAN + #define REG_TXPKTBUF_IV_LOW 0x0484 + #define REG_TXPKTBUF_IV_HIGH 0x0488 +#endif /* CONFIG_WOWLAN */ +#define REG_ARFR2_8814A 0x048C +#define REG_ARFR3_8814A 0x0494 +#define REG_ARFR4_8814A 0x049C +#define REG_ARFR5_8814A 0x04A4 +#define REG_TXRPT_START_OFFSET_8814A 0x04AC +#define REG_TRYING_CNT_TH_8814A 0x04B0 +#define REG_POWER_STAGE1_8814A 0x04B4 +#define REG_POWER_STAGE2_8814A 0x04B8 +#define REG_SW_AMPDU_BURST_MODE_CTRL_8814A 0x04BC +#define REG_PKT_LIFE_TIME_8814A 0x04C0 +#define REG_PKT_BE_BK_LIFE_TIME_8814A 0x04C2 /* ?????? */ +#define REG_STBC_SETTING_8814A 0x04C4 +#define REG_STBC_8814A 0x04C5 +#define REG_QUEUE_CTRL_8814A 0x04C6 +#define REG_SINGLE_AMPDU_CTRL_8814A 0x04C7 +#define REG_PROT_MODE_CTRL_8814A 0x04C8 +#define REG_MAX_AGGR_NUM_8814A 0x04CA +#define REG_RTS_MAX_AGGR_NUM_8814A 0x04CB +#define REG_BAR_MODE_CTRL_8814A 0x04CC +#define REG_RA_TRY_RATE_AGG_LMT_8814A 0x04CF +#define REG_MACID_SLEEP2_8814A 0x04D0 +#define REG_MACID_SLEEP0_8814A 0x04D4 +#define REG_HW_SEQ0_8814A 0x04D8 +#define REG_HW_SEQ1_8814A 0x04DA +#define REG_HW_SEQ2_8814A 0x04DC +#define REG_HW_SEQ3_8814A 0x04DE +#define REG_NULL_PKT_STATUS_8814A 0x04E0 +#define REG_PTCL_ERR_STATUS_8814A 0x04E2 +#define REG_DROP_PKT_NUM_8814A 0x04EC +#define REG_PTCL_TX_RPT_8814A 0x04F0 +#define REG_Dummy_8814A 0x04FC + + +/* ----------------------------------------------------- + * + * 0x0500h ~ 0x05FFh EDCA Configuration + * + * ----------------------------------------------------- */ +#define REG_EDCA_VO_PARAM_8814A 0x0500 +#define REG_EDCA_VI_PARAM_8814A 0x0504 +#define REG_EDCA_BE_PARAM_8814A 0x0508 +#define REG_EDCA_BK_PARAM_8814A 0x050C +#define REG_BCNTCFG_8814A 0x0510 +#define REG_PIFS_8814A 0x0512 +#define REG_RDG_PIFS_8814A 0x0513 +#define REG_SIFS_CTX_8814A 0x0514 +#define REG_SIFS_TRX_8814A 0x0516 +#define REG_AGGR_BREAK_TIME_8814A 0x051A +#define REG_SLOT_8814A 0x051B +#define REG_TX_PTCL_CTRL_8814A 0x0520 +#define REG_TXPAUSE_8814A 0x0522 +#define REG_DIS_TXREQ_CLR_8814A 0x0523 +#define REG_RD_CTRL_8814A 0x0524 +/* + * Format for offset 540h-542h: + * [3:0]: TBTT prohibit setup in unit of 32us. The time for HW getting beacon content before TBTT. + * [7:4]: Reserved. + * [19:8]: TBTT prohibit hold in unit of 32us. The time for HW holding to send the beacon packet. + * [23:20]: Reserved + * Description: + * | + * |<--Setup--|--Hold------------>| + * --------------|---------------------- + * | + * TBTT + * Note: We cannot update beacon content to HW or send any AC packets during the time between Setup and Hold. + * Described by Designer Tim and Bruce, 2011-01-14. + * */ +#define REG_TBTT_PROHIBIT_8814A 0x0540 +#define REG_RD_NAV_NXT_8814A 0x0544 +#define REG_NAV_PROT_LEN_8814A 0x0546 +#define REG_BCN_CTRL_8814A 0x0550 +#define REG_BCN_CTRL_1_8814A 0x0551 +#define REG_MBID_NUM_8814A 0x0552 +#define REG_DUAL_TSF_RST_8814A 0x0553 +#define REG_MBSSID_BCN_SPACE_8814A 0x0554 +#define REG_DRVERLYINT_8814A 0x0558 +#define REG_BCNDMATIM_8814A 0x0559 +#define REG_ATIMWND_8814A 0x055A +#define REG_USTIME_TSF_8814A 0x055C +#define REG_BCN_MAX_ERR_8814A 0x055D +#define REG_RXTSF_OFFSET_CCK_8814A 0x055E +#define REG_RXTSF_OFFSET_OFDM_8814A 0x055F +#define REG_TSFTR_8814A 0x0560 +#define REG_CTWND_8814A 0x0572 +#define REG_SECONDARY_CCA_CTRL_8814A 0x0577 /* ?????? */ +#define REG_PSTIMER_8814A 0x0580 +#define REG_TIMER0_8814A 0x0584 +#define REG_TIMER1_8814A 0x0588 +#define REG_BCN_PREDL_ITV_8814A 0x058F /* Pre download beacon interval */ +#define REG_ACMHWCTRL_8814A 0x05C0 +#define REG_P2P_RST_8814A 0x05F0 + +/* ----------------------------------------------------- + * + * 0x0600h ~ 0x07FFh WMAC Configuration + * + * ----------------------------------------------------- */ +#define REG_MAC_CR_8814A 0x0600 +#define REG_TCR_8814A 0x0604 +#define REG_RCR_8814A 0x0608 +#define REG_RX_PKT_LIMIT_8814A 0x060C +#define REG_RX_DLK_TIME_8814A 0x060D +#define REG_RX_DRVINFO_SZ_8814A 0x060F + +#define REG_MACID_8814A 0x0610 +#define REG_BSSID_8814A 0x0618 +#define REG_MAR_8814A 0x0620 +#define REG_MBIDCAMCFG_8814A 0x0628 + +#define REG_USTIME_EDCA_8814A 0x0638 +#define REG_MAC_SPEC_SIFS_8814A 0x063A +#define REG_RESP_SIFP_CCK_8814A 0x063C +#define REG_RESP_SIFS_OFDM_8814A 0x063E +#define REG_ACKTO_8814A 0x0640 +#define REG_CTS2TO_8814A 0x0641 +#define REG_EIFS_8814A 0x0642 + +#define REG_NAV_UPPER_8814A 0x0652 /* unit of 128 */ +#define REG_TRXPTCL_CTL_8814A 0x0668 + +/* Security */ +#define REG_CAMCMD_8814A 0x0670 +#define REG_CAMWRITE_8814A 0x0674 +#define REG_CAMREAD_8814A 0x0678 +#define REG_CAMDBG_8814A 0x067C +#define REG_SECCFG_8814A 0x0680 + +/* Power */ +#define REG_WOW_CTRL_8814A 0x0690 +#define REG_PS_RX_INFO_8814A 0x0692 +#define REG_UAPSD_TID_8814A 0x0693 +#define REG_WKFMCAM_NUM_8814A 0x0698 +#define REG_RXFLTMAP0_8814A 0x06A0 +#define REG_RXFLTMAP1_8814A 0x06A2 +#define REG_RXFLTMAP2_8814A 0x06A4 +#define REG_BCN_PSR_RPT_8814A 0x06A8 +#define REG_BT_COEX_TABLE_8814A 0x06C0 +#define REG_TX_DATA_RSP_RATE_8814A 0x06DE +#define REG_ASSOCIATED_BFMER0_INFO_8814A 0x06E4 +#define REG_ASSOCIATED_BFMER1_INFO_8814A 0x06EC +#define REG_CSI_RPT_PARAM_BW20_8814A 0x06F4 +#define REG_CSI_RPT_PARAM_BW40_8814A 0x06F8 +#define REG_CSI_RPT_PARAM_BW80_8814A 0x06FC + +/* Hardware Port 2 */ +#define REG_MACID1_8814A 0x0700 +#define REG_BSSID1_8814A 0x0708 +/* Hardware Port 3 */ +#define REG_MACID2_8814A 0x1620 +#define REG_BSSID2_8814A 0x1628 +/* Hardware Port 4 */ +#define REG_MACID3_8814A 0x1630 +#define REG_BSSID3_8814A 0x1638 +/* Hardware Port 5 */ +#define REG_MACID4_8814A 0x1640 +#define REG_BSSID4_8814A 0x1648 + +#define REG_ASSOCIATED_BFMEE_SEL_8814A 0x0714 +#define REG_SND_PTCL_CTRL_8814A 0x0718 +#define REG_IQ_DUMP_8814A 0x07C0 + +#define REG_CPU_DMEM_CON_8814A 0x1080 + +/**** page 19 ****/ +/* TX BeamForming */ +#define REG_BB_TXBF_ANT_SET_BF1 0x19ac +#define REG_BB_TXBF_ANT_SET_BF0 0x19b4 + +/* 0x1200h ~ 0x12FFh DDMA CTRL + * + * ----------------------------------------------------- */ +#define REG_DDMA_CH0SA 0x1200 +#define REG_DDMA_CH0DA 0x1204 +#define REG_DDMA_CH0CTRL 0x1208 +#define REG_DDMA_CH1SA 0x1210 +#define REG_DDMA_CH1DA 0x1214 +#define REG_DDMA_CH1CTRL 0x1218 +#define REG_DDMA_CH2SA 0x1220 +#define REG_DDMA_CH2DA 0x1224 +#define REG_DDMA_CH2CTRL 0x1228 +#define REG_DDMA_CH3SA 0x1230 +#define REG_DDMA_CH3DA 0x1234 +#define REG_DDMA_CH3CTRL 0x1238 +#define REG_DDMA_CH4SA 0x1240 +#define REG_DDMA_CH4DA 0x1244 +#define REG_DDMA_CH4CTRL 0x1248 +#define REG_DDMA_CH5SA 0x1250 +#define REG_DDMA_CH5DA 0x1254 +#define REG_DDMA_CH5CTRL 0x1258 +#define REG_DDMA_INT_MSK 0x12E0 +#define REG_DDMA_CHSTATUS 0x12E8 +#define REG_DDMA_CHKSUM 0x12F0 +#define REG_DDMA_MONITER 0x12FC + +#define REG_Q0_Q1_INFO_8814A 0x1400 +#define REG_Q2_Q3_INFO_8814A 0x1404 +#define REG_Q4_Q5_INFO_8814A 0x1408 +#define REG_Q6_Q7_INFO_8814A 0x140C +#define REG_MGQ_HIQ_INFO_8814A 0x1410 +#define REG_CMDQ_BCNQ_INFO_8814A 0x1414 + +#define REG_MACID_DROP0_8814A 0x1450 +#define REG_MACID_DROP1_8814A 0x1454 +#define REG_MACID_DROP2_8814A 0x1458 +#define REG_MACID_DROP3_8814A 0x145C + +#define DDMA_LEN_MASK 0x0001FFFF +#define FW_CHKSUM_DUMMY_SZ 8 +#define DDMA_CH_CHKSUM_CNT BIT(24) +#define DDMA_RST_CHKSUM_STS BIT(25) +#define DDMA_MODE_BLOCK_CPU BIT(26) +#define DDMA_CHKSUM_FAIL BIT(27) +#define DDMA_DA_W_DISABLE BIT(28) +#define DDMA_CHKSUM_EN BIT(29) +#define DDMA_CH_OWN BIT(31) + + +/* 3081 FWDL */ +#define FWDL_EN BIT0 +#define IMEM_BOOT_DL_RDY BIT1 +#define IMEM_BOOT_CHKSUM_FAIL BIT2 +#define IMEM_DL_RDY BIT3 +#define IMEM_CHKSUM_OK BIT4 +#define DMEM_DL_RDY BIT5 +#define DMEM_CHKSUM_OK BIT6 +#define EMEM_DL_RDY BIT7 +#define EMEM_CHKSUM_FAIL BIT8 +#define EMEM_TXBUF_DL_RDY BIT9 +#define EMEM_TXBUF_CHKSUM_FAIL BIT10 +#define CPU_CLK_SWITCH_BUSY BIT11 +#define CPU_CLK_SEL (BIT12 | BIT13) +#define FWDL_OK BIT14 +#define FW_INIT_RDY BIT15 +#define R_EN_BOOT_FLASH BIT20 + +#define OCPBASE_IMEM_3081 0x00000000 +#define OCPBASE_DMEM_3081 0x00200000 +#define OCPBASE_RPTBUF_3081 0x18660000 +#define OCPBASE_RXBUF2_3081 0x18680000 +#define OCPBASE_RXBUF_3081 0x18700000 +#define OCPBASE_TXBUF_3081 0x18780000 + + +#define REG_FAST_EDCA_VOVI_SETTING_8814A 0x1448 +#define REG_FAST_EDCA_BEBK_SETTING_8814A 0x144C + + +/* ----------------------------------------------------- + * */ + + +/* ----------------------------------------------------- + * + * Redifine 8192C register definition for compatibility + * + * ----------------------------------------------------- */ + +/* TODO: use these definition when using REG_xxx naming rule. + * NOTE: DO NOT Remove these definition. Use later. */ +#define EFUSE_CTRL_8814A REG_EFUSE_CTRL_8814A /* E-Fuse Control. */ +#define EFUSE_TEST_8814A REG_LDO_EFUSE_CTRL_8814A /* E-Fuse Test. */ +#define MSR_8814A (REG_CR_8814A + 2) /* Media Status register */ +#define ISR_8814A REG_HISR0_8814A +#define TSFR_8814A REG_TSFTR_8814A /* Timing Sync Function Timer Register. */ + +#define PBP_8814A REG_PBP_8814A + +/* Redifine MACID register, to compatible prior ICs. */ +#define IDR0_8814A REG_MACID_8814A /* MAC ID Register, Offset 0x0050-0x0053 */ +#define IDR4_8814A (REG_MACID_8814A + 4) /* MAC ID Register, Offset 0x0054-0x0055 */ + + +/* + * 9. Security Control Registers (Offset: ) + * */ +#define RWCAM_8814A REG_CAMCMD_8814A /* 8190 Data Sheet is called CAMcmd */ +#define WCAMI_8814A REG_CAMWRITE_8814A /* Software write CAM input content */ +#define RCAMO_8814A REG_CAMREAD_8814A /* Software read/write CAM config */ +#define CAMDBG_8814A REG_CAMDBG_8814A +#define SECR_8814A REG_SECCFG_8814A /* Security Configuration Register */ + + +/* ---------------------------------------------------------------------------- + * 8195 IMR/ISR bits (offset 0xB0, 8bits) + * ---------------------------------------------------------------------------- */ +#define IMR_DISABLED_8814A 0 +/* IMR DW0(0x00B0-00B3) Bit 0-31 */ +#define IMR_TIMER2_8814A BIT31 /* Timeout interrupt 2 */ +#define IMR_TIMER1_8814A BIT30 /* Timeout interrupt 1 */ +#define IMR_PSTIMEOUT_8814A BIT29 /* Power Save Time Out Interrupt */ +#define IMR_GTINT4_8814A BIT28 /* When GTIMER4 expires, this bit is set to 1 */ +#define IMR_GTINT3_8814A BIT27 /* When GTIMER3 expires, this bit is set to 1 */ +#define IMR_TXBCN0ERR_8814A BIT26 /* Transmit Beacon0 Error */ +#define IMR_TXBCN0OK_8814A BIT25 /* Transmit Beacon0 OK */ +#define IMR_TSF_BIT32_TOGGLE_8814A BIT24 /* TSF Timer BIT32 toggle indication interrupt */ +#define IMR_BCNDMAINT0_8814A BIT20 /* Beacon DMA Interrupt 0 */ +#define IMR_BCNDERR0_8814A BIT16 /* Beacon Queue DMA OK0 */ +#define IMR_HSISR_IND_ON_INT_8814A BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */ +#define IMR_BCNDMAINT_E_8814A BIT14 /* Beacon DMA Interrupt Extension for Win7 */ +#define IMR_ATIMEND_8814A BIT12 /* CTWidnow End or ATIM Window End */ +#define IMR_C2HCMD_8814A BIT10 /* CPU to Host Command INT Status, Write 1 clear */ +#define IMR_CPWM2_8814A BIT9 /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_CPWM_8814A BIT8 /* CPU power Mode exchange INT Status, Write 1 clear */ +#define IMR_HIGHDOK_8814A BIT7 /* High Queue DMA OK */ +#define IMR_MGNTDOK_8814A BIT6 /* Management Queue DMA OK */ +#define IMR_BKDOK_8814A BIT5 /* AC_BK DMA OK */ +#define IMR_BEDOK_8814A BIT4 /* AC_BE DMA OK */ +#define IMR_VIDOK_8814A BIT3 /* AC_VI DMA OK */ +#define IMR_VODOK_8814A BIT2 /* AC_VO DMA OK */ +#define IMR_RDU_8814A BIT1 /* Rx Descriptor Unavailable */ +#define IMR_ROK_8814A BIT0 /* Receive DMA OK */ + +/* IMR DW1(0x00B4-00B7) Bit 0-31 */ +#define IMR_MCUERR_8814A BIT28 /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT7_8814A BIT27 /* Beacon DMA Interrupt 7 */ +#define IMR_BCNDMAINT6_8814A BIT26 /* Beacon DMA Interrupt 6 */ +#define IMR_BCNDMAINT5_8814A BIT25 /* Beacon DMA Interrupt 5 */ +#define IMR_BCNDMAINT4_8814A BIT24 /* Beacon DMA Interrupt 4 */ +#define IMR_BCNDMAINT3_8814A BIT23 /* Beacon DMA Interrupt 3 */ +#define IMR_BCNDMAINT2_8814A BIT22 /* Beacon DMA Interrupt 2 */ +#define IMR_BCNDMAINT1_8814A BIT21 /* Beacon DMA Interrupt 1 */ +#define IMR_BCNDOK7_8814A BIT20 /* Beacon Queue DMA OK Interrup 7 */ +#define IMR_BCNDOK6_8814A BIT19 /* Beacon Queue DMA OK Interrup 6 */ +#define IMR_BCNDOK5_8814A BIT18 /* Beacon Queue DMA OK Interrup 5 */ +#define IMR_BCNDOK4_8814A BIT17 /* Beacon Queue DMA OK Interrup 4 */ +#define IMR_BCNDOK3_8814A BIT16 /* Beacon Queue DMA OK Interrup 3 */ +#define IMR_BCNDOK2_8814A BIT15 /* Beacon Queue DMA OK Interrup 2 */ +#define IMR_BCNDOK1_8814A BIT14 /* Beacon Queue DMA OK Interrup 1 */ +#define IMR_ATIMEND_E_8814A BIT13 /* ATIM Window End Extension for Win7 */ +#define IMR_TXERR_8814A BIT11 /* Tx Error Flag Interrupt Status, write 1 clear. */ +#define IMR_RXERR_8814A BIT10 /* Rx Error Flag INT Status, Write 1 clear */ +#define IMR_TXFOVW_8814A BIT9 /* Transmit FIFO Overflow */ +#define IMR_RXFOVW_8814A BIT8 /* Receive FIFO Overflow */ + + +#ifdef CONFIG_PCI_HCI + #define IMR_TX_MASK (IMR_VODOK_8814A | IMR_VIDOK_8814A | IMR_BEDOK_8814A | IMR_BKDOK_8814A | IMR_MGNTDOK_8814A | IMR_HIGHDOK_8814A) + + #define RT_BCN_INT_MASKS (IMR_BCNDMAINT0_8814A | IMR_TXBCN0OK_8814A | IMR_TXBCN0ERR_8814A | IMR_BCNDERR0_8814A) + + #define RT_AC_INT_MASKS (IMR_VIDOK_8814A | IMR_VODOK_8814A | IMR_BEDOK_8814A | IMR_BKDOK_8814A) +#endif + + +/*=================================================================== +===================================================================== +Here the register defines are for 92C. When the define is as same with 92C, +we will use the 92C's define for the consistency +So the following defines for 92C is not entire!!!!!! +===================================================================== +=====================================================================*/ + + +/* ----------------------------------------------------- + * + * 0xFE00h ~ 0xFE55h USB Configuration + * + * ----------------------------------------------------- */ + +/* 2 Special Option */ +#define USB_AGG_EN_8814A BIT(7) +#define REG_USB_HRPWM_U3 0xF052 + +#define LAST_ENTRY_OF_TX_PKT_BUFFER_8814A (2048-1) /* 20130415 KaiYuan add for 8814 */ + +#endif /* __RTL8814A_SPEC_H__ */ diff --git a/include/rtl8814a_sreset.h b/include/rtl8814a_sreset.h new file mode 100644 index 0000000..d65cb98 --- /dev/null +++ b/include/rtl8814a_sreset.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL88814A_SRESET_H_ +#define _RTL8814A_SRESET_H_ + +#include + +#ifdef DBG_CONFIG_ERROR_DETECT + extern void rtl8814_sreset_xmit_status_check(_adapter *padapter); + extern void rtl8814_sreset_linked_status_check(_adapter *padapter); +#endif +#endif diff --git a/include/rtl8814a_xmit.h b/include/rtl8814a_xmit.h new file mode 100755 index 0000000..8901fde --- /dev/null +++ b/include/rtl8814a_xmit.h @@ -0,0 +1,315 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8814A_XMIT_H__ +#define __RTL8814A_XMIT_H__ + +typedef struct txdescriptor_8814 { + /* Offset 0 */ + u32 pktlen:16; + u32 offset:8; + u32 bmc:1; + u32 htc:1; + u32 ls:1; +} TXDESC_8814, *PTXDESC_8814; + + +#define OFFSET_SZ 0 +#define OFFSET_SHT 16 + + + +#ifdef CONFIG_SDIO_HCI + #define SET_TX_DESC_SDIO_TXSEQ_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 16, 8, __Value) +#endif /* CONFIG_SDIO_HCI */ + +/* ----------------------------------------------------------------- + * RTL8814A TX BUFFER DESC + * ----------------------------------------------------------------- + * +- Each TXBD has 4 segment. + -- For 32 bit, each segment is 8 bytes. + -- For 64 bit, each segment is 16 bytes. +*/ +#if 0 + #if 1 /* 32 bit */ + #define SET_TX_EXTBUFF_DESC_LEN_8814A(__pTxDesc, __Value, __Set) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Set*8), 0, 16, __Value) + #define SET_TX_EXTBUFF_DESC_ADDR_LOW_8814A(__pTxDesc, __Value, __Set) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Set*8)+4, 0, 32, __Value) + #else /* 64 bit */ + #define SET_TX_EXTBUFF_DESC_LEN_8814A(__pTxDesc, __Value, __Set) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Set*16), 0, 16, __Value) + #define SET_TX_EXTBUFF_DESC_ADDR_LOW_8814A(__pTxDesc, __Value, __Set) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Set*16)+4, 0, 32, __Value) + #endif + #define SET_TX_EXTBUFF_DESC_ADDR_HIGH_8814A(__pTxDesc, __Value, __Set) SET_BITS_TO_LE_4BYTE(__pTxDesc+(__Set*16)+8, 0, 32, __Value) +#endif +/*c2h-DWORD 2*/ +#define GET_RX_STATUS_DESC_RPT_SEL_8814A(__pRxDesc) LE_BITS_TO_4BYTE(__pRxDesc+8, 28, 1) + +/* ********************************************************* + * for Txfilldescroptor8814Ae, fill the desc content. */ +#if 1 /* 32 bit */ + #define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*8), 0, 16, __Valeu) + #define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*8), 31, 1, __Valeu) + #define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*8)+4, 0, 32, __Valeu) +#else /* 64 bit */ + #define SET_TXBUFFER_DESC_LEN_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16), 0, 16, __Valeu) + #define SET_TXBUFFER_DESC_AMSDU_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16), 31, 1, __Valeu) + #define SET_TXBUFFER_DESC_ADD_LOW_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16)+4, 0, 32, __Valeu) +#endif +#define SET_TXBUFFER_DESC_ADD_HIGT_WITH_OFFSET(__pTxDesc, __Offset, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc+((__Offset)*16)+8, 0, 32, __Valeu) + +/* ********************************************************* */ + +/* TX buffer + * ************* + * Dword 0 */ +#define SET_TX_BUFF_DESC_LEN_0_8814A(__pTxDesc, __Valeu) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Valeu) +#define SET_TX_BUFF_DESC_PSB_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 15, __Value) +#define SET_TX_BUFF_DESC_OWN_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) +#define GET_TX_BUFF_DESC_OWN_8814A(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 31, 1) + +/* Dword 1 */ +#define SET_TX_BUFF_DESC_ADDR_LOW_0_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 32, __Value) +#define GET_TX_BUFF_DESC_ADDR_LOW_0_8814A(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+4, 0, 32) +/* Dword 2 */ +#define SET_TX_BUFF_DESC_ADDR_HIGH_0_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 32, __Value) +#define GET_TX_BUFF_DESC_ADDR_HIGH_0_8814A(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+8, 0, 32) +/* Dword 3 */ /* RESERVED 0 */ + +#if 0 /* 64 bit */ + /* Dword 4 */ + #define SET_TX_BUFF_DESC_LEN_1_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 16, __Value) + #define SET_TX_BUFF_DESC_AMSDU_1_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 31, 1, __Value) + /* Dword 5 */ + #define SET_TX_BUFF_DESC_ADDR_LOW_1_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 32, __Value) + /* Dword 6 */ + #define SET_TX_BUFF_DESC_ADDR_HIGH_1_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 32, __Value) + /* Dword 7 */ /* RESERVED 0 */ + /* Dword 8 */ + #define SET_TX_BUFF_DESC_LEN_2_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 0, 16, __Value) + #define SET_TX_BUFF_DESC_AMSDU_2_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 31, 1, __Value) + /* Dword 9 */ + #define SET_TX_BUFF_DESC_ADDR_LOW_2_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 0, 32, __Value) + /* Dword 10 */ + #define SET_TX_BUFF_DESC_ADDR_HIGH_2_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+40, 0, 32, __Value) + /* Dword 11 */ /* RESERVED 0 */ + /* Dword 12 */ + #define SET_TX_BUFF_DESC_LEN_3_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+48, 0, 16, __Value) + #define SET_TX_BUFF_DESC_AMSDU_3_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+48, 31, 1, __Value) + /* Dword 13 */ + #define SET_TX_BUFF_DESC_ADDR_LOW_3_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+52, 0, 32, __Value) + /* Dword 14 */ + #define SET_TX_BUFF_DESC_ADDR_HIGH_3_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+56, 0, 32, __Value) + /* Dword 15 */ /* RESERVED 0 */ +#endif + +/* *****Desc content + * TX Info + * ************* + * Dword 0 */ +#define SET_TX_DESC_PKT_SIZE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value) +#define GET_TX_DESC_PKT_SIZE_8814A(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 0, 16) +#define SET_TX_DESC_OFFSET_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value) +#define GET_TX_DESC_OFFSET_8814A(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 16, 8) +#define SET_TX_DESC_BMC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value) +#define SET_TX_DESC_HTC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value) +#define SET_TX_DESC_LAST_SEG_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 26, 1, __Value) +#define SET_TX_DESC_LINIP_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 28, 1, __Value) +#define SET_TX_DESC_AMSDU_PAD_EN_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value) +#define SET_TX_DESC_NO_ACM_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value) +#define SET_TX_DESC_GF_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value) +#define SET_TX_DESC_DISQSELSEQ_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value) + +/* Dword 1 */ +#define SET_TX_DESC_MACID_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value) +#define SET_TX_DESC_QUEUE_SEL_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value) +#define SET_TX_DESC_RDG_NAV_EXT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value) +#define SET_TX_DESC_LSIG_TXOP_EN_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value) +#define SET_TX_DESC_PIFS_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value) +#define SET_TX_DESC_RATE_ID_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value) +#define SET_TX_DESC_EN_DESC_ID_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value) +#define SET_TX_DESC_SEC_TYPE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value) +#define SET_TX_DESC_PKT_OFFSET_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value) +#define SET_TX_DESC_MORE_DATA_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 29, 1, __Value) +#define SET_TX_DESC_TXOP_PS_CAP_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 30, 1, __Value) +#define SET_TX_DESC_TXOP_PS_MODE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 31, 1, __Value) + + +/* Dword 2 */ +#define SET_TX_DESC_PAID_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 9, __Value) +#define SET_TX_DESC_CCA_RTS_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value) +#define SET_TX_DESC_AGG_ENABLE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value) +#define SET_TX_DESC_RDG_ENABLE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value) +#define SET_TX_DESC_NULL_0_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 14, 1, __Value) +#define SET_TX_DESC_NULL_1_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 15, 1, __Value) +#define SET_TX_DESC_BK_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value) +#define SET_TX_DESC_MORE_FRAG_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value) +#define GET_TX_DESC_MORE_FRAG_8814A(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc+8, 17, 1) +#define SET_TX_DESC_RAW_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value) +#define SET_TX_DESC_SPE_RPT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value) +#define SET_TX_DESC_AMPDU_DENSITY_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value) +#define SET_TX_DESC_BT_NULL_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value) +#define SET_TX_DESC_GID_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 6, __Value) +#define SET_TX_DESC_HW_AES_IV_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 31, 1, __Value) + + +/* Dword 3 */ +#define SET_TX_DESC_WHEADER_LEN_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 0, 5, __Value) +#define SET_TX_DESC_EARLY_RATE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value) +#define SET_TX_DESC_HW_SSN_SEL_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value) +#define SET_TX_DESC_USE_RATE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value) +#define SET_TX_DESC_DISABLE_RTS_FB_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value) +#define SET_TX_DESC_DISABLE_FB_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value) +#define SET_TX_DESC_CTS2SELF_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value) +#define SET_TX_DESC_RTS_ENABLE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value) +#define SET_TX_DESC_HW_RTS_ENABLE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value) +#define SET_TX_DESC_CHECK_EN_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 14, 1, __Value) +#define SET_TX_DESC_NAV_USE_HDR_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value) +#define SET_TX_DESC_USE_MAX_LEN_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value) +#define SET_TX_DESC_MAX_AGG_NUM_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value) +#define SET_TX_DESC_NDPA_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value) +#define SET_TX_DESC_AMPDU_MAX_TIME_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value) + +/* Dword 4 */ +#define SET_TX_DESC_TX_RATE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value) +#define SET_TX_DESC_TRY_RATE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 7, 1, __Value) +#define SET_TX_DESC_DATA_RATE_FB_LIMIT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value) +#define SET_TX_DESC_RTS_RATE_FB_LIMIT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value) +#define SET_TX_DESC_RETRY_LIMIT_ENABLE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value) +#define SET_TX_DESC_DATA_RETRY_LIMIT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value) +#define SET_TX_DESC_RTS_RATE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value) +#define SET_TX_DESC_PCTS_ENABLE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 29, 1, __Value) +#define SET_TX_DESC_PCTS_MASK_IDX_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 30, 2, __Value) + + +/* Dword 5 */ +#define SET_TX_DESC_DATA_SC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value) +#define SET_TX_DESC_DATA_SHORT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value) +#define SET_TX_DESC_DATA_BW_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value) +#define SET_TX_DESC_DATA_LDPC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value) +#define SET_TX_DESC_DATA_STBC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value) +#define SET_TX_DESC_CTROL_STBC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value) +#define SET_TX_DESC_RTS_SHORT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value) +#define SET_TX_DESC_RTS_SC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value) +#define SET_TX_DESC_SIGNALING_TA_PKT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 17, 1, __Value) +#define SET_TX_DESC_PORT_ID_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 21, 3, __Value)/* 20130415 KaiYuan add for 8814 */ +#define SET_TX_DESC_TX_ANT_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 24, 4, __Value) +#define SET_TX_DESC_TX_POWER_OFFSET_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 28, 3, __Value) + +/* Dword 6 */ +#define SET_TX_DESC_SW_DEFINE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value) +#define SET_TX_DESC_MBSSID_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value) +#define SET_TX_DESC_ANTSEL_A_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value) +#define SET_TX_DESC_ANTSEL_B_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 19, 3, __Value) +#define SET_TX_DESC_ANT_MAPA_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 22, 2, __Value) +#define SET_TX_DESC_ANT_MAPB_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 24, 2, __Value) +#define SET_TX_DESC_ANT_MAPC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 26, 2, __Value) +#define SET_TX_DESC_ANT_MAPD_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 28, 2, __Value) + + +/* Dword 7 */ +#ifdef CONFIG_PCI_HCI + #define SET_TX_DESC_TX_BUFFER_SIZE_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif +#if defined(CONFIG_SDIO_HCI)|| defined(CONFIG_USB_HCI) + #define SET_TX_DESC_TX_DESC_CHECKSUM_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value) +#endif +#define SET_TX_DESC_NTX_MAP_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 20, 4, __Value) +#define SET_TX_DESC_USB_TXAGG_NUM_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value) + + +/* Dword 8 */ +#define SET_TX_DESC_RTS_RC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 0, 6, __Value) +#define SET_TX_DESC_BAR_RTY_TH_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 6, 2, __Value) +#define SET_TX_DESC_DATA_RC_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 8, 6, __Value) +#define SET_TX_DESC_EN_HWEXSEQ_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 14, 1, __Value) +#define SET_TX_DESC_HWSEQ_EN_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value) +#if defined(CONFIG_PCI_HCI)|| defined(CONFIG_USB_HCI) + #define SET_TX_DESC_NEXT_HEAD_PAGE_L_8814A(__pTxDesc, __Value)(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 16, 8, __Value) +#endif +#ifdef CONFIG_SDIO_HCI + #define SET_TX_DESC_SDIO_SEQ_8814A(__pTxDesc, __Value)(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 16, 8, __Value) /* 20130415 KaiYuan add for 8814AS */ +#endif +#define SET_TX_DESC_TAIL_PAGE_L_8814A(__pTxDesc, __Value)(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 24, 8, __Value) + +/* Dword 9 */ +#define SET_TX_DESC_PADDING_LENGTH_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 0, 11, __Value) +#define SET_TX_DESC_TXBF_PATH_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 11, 1, __Value) +#define SET_TX_DESC_SEQ_8814A(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value) +#define SET_TX_DESC_NEXT_HEAD_PAGE_H_8814A(__pTxDesc, __Value)(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 24, 4, __Value) +#define SET_TX_DESC_TAIL_PAGE_H_8814A(__pTxDesc, __Value)(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 28, 4, __Value) + + + +#define SET_EARLYMODE_PKTNUM_8814A(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value) +#define SET_EARLYMODE_LEN0_8814A(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value) +#define SET_EARLYMODE_LEN1_1_8814A(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value) +#define SET_EARLYMODE_LEN1_2_8814A(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value) +#define SET_EARLYMODE_LEN2_8814A(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value) +#define SET_EARLYMODE_LEN3_8814A(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value) + + +void rtl8814a_cal_txdesc_chksum(u8 *ptxdesc); +void rtl8814a_fill_fake_txdesc(PADAPTER padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame); +void rtl8814a_fill_txdesc_sectype(struct pkt_attrib *pattrib, u8 *ptxdesc); +void rtl8814a_fill_txdesc_vcs(PADAPTER padapter, struct pkt_attrib *pattrib, u8 *ptxdesc); +void rtl8814a_fill_txdesc_phy(PADAPTER padapter, struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_force_bmc_camid(struct pkt_attrib *pattrib, u8 *ptxdesc); +void fill_txdesc_bmc_tx_rate(struct pkt_attrib *pattrib, u8 *ptxdesc); + +#ifdef CONFIG_USB_HCI + s32 rtl8814au_init_xmit_priv(PADAPTER padapter); + void rtl8814au_free_xmit_priv(PADAPTER padapter); + s32 rtl8814au_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8814au_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8814au_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8814au_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + s32 rtl8814au_xmit_buf_handler(PADAPTER padapter); + void rtl8814au_xmit_tasklet(void *priv); + s32 rtl8814au_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +#endif /* CONFIG_USB_HCI */ + +#ifdef CONFIG_PCI_HCI + s32 rtl8814ae_init_xmit_priv(PADAPTER padapter); + void rtl8814ae_free_xmit_priv(PADAPTER padapter); + struct xmit_buf *rtl8814ae_dequeue_xmitbuf(struct rtw_tx_ring *ring); + void rtl8814ae_xmitframe_resume(_adapter *padapter); + s32 rtl8814ae_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); + s32 rtl8814ae_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE + s32 rtl8814ae_hal_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif + s32 rtl8814ae_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + void rtl8814ae_xmit_tasklet(void *priv); +#ifdef CONFIG_XMIT_THREAD_MODE + s32 rtl8814ae_xmit_buf_handler(_adapter *padapter); +#endif +#endif + +void _dbg_dump_tx_info(_adapter *padapter, int frame_tag, u8 *ptxdesc); +u8 +SCMapping_8814( + PADAPTER Adapter, + struct pkt_attrib *pattrib +); + +u8 +BWMapping_8814( + PADAPTER Adapter, + struct pkt_attrib *pattrib +); + + +#endif /* __RTL8814_XMIT_H__ */ diff --git a/include/rtl8814b_hal.h b/include/rtl8814b_hal.h new file mode 100755 index 0000000..301d1a0 --- /dev/null +++ b/include/rtl8814b_hal.h @@ -0,0 +1,239 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8814B_HAL_H_ +#define _RTL8814B_HAL_H_ + +#include /* BIT(x) */ +#include /* PADAPTER */ +#include "../hal/halmac/halmac_api.h" /* MAC REG definition */ + + +#ifdef CONFIG_SUPPORT_TRX_SHARED +#define MAX_RECVBUF_SZ 46080 /* 45KB, TX: (256-64)KB */ +#else /* !CONFIG_SUPPORT_TRX_SHARED */ +#define MAX_RECVBUF_SZ 24576 /* 24KB, TX: 256KB */ +#endif /* !CONFIG_SUPPORT_TRX_SHARED */ + +#if 0 +/* + * MAC Register definition + */ +#define REG_AFE_XTAL_CTRL REG_AFE_CTRL1_8814B /* hal_com.c & phydm */ +#define REG_AFE_PLL_CTRL REG_AFE_CTRL2_8814B /* hal_com.c & phydm */ +#define REG_MAC_PHY_CTRL REG_AFE_CTRL3_8814B /* phydm only */ +#endif +#define REG_LEDCFG0 REG_LED_CFG_8814B /* rtw_mp.c */ +#if 0 +#define MSR (REG_CR_8814B + 2) /* rtw_mp.c & hal_com.c */ +#define MSR1 REG_CR_EXT_8814B /* rtw_mp.c & hal_com.c */ +#endif +#define REG_C2HEVT_MSG_NORMAL 0x1A0 /* hal_com.c */ +#if 0 +#define REG_C2HEVT_CLEAR 0x1AF /* hal_com.c */ + +#define REG_GPIO_PIN_CTRL_2 REG_GPIO_EXT_CTRL_8814B /* hal_com.c */ +#endif +#define REG_WKFMCAM_NUM REG_WKFMCAM_CMD_8814B /* hal_com.c: WOWLAN */ +#define REG_WOWLAN_WAKE_REASON 0x01C7 /* hal_com.c: WOWLAN */ +#define REG_RXPKTBUF_CTRL (REG_PKTBUF_DBG_CTRL_8814B + 2) /* hal_com.c: WOWLAN */ +#define REG_RXPKT_NUM REG_RXDMA_CTRL_8814B /* hal_com.c: WOWLAN */ + +/* RXERR_RPT, for rtw_mp.c */ +#define RXERR_TYPE_OFDM_PPDU 0 +#define RXERR_TYPE_OFDM_FALSE_ALARM 2 +#define RXERR_TYPE_OFDM_MPDU_OK 0 +#define RXERR_TYPE_OFDM_MPDU_FAIL 1 +#define RXERR_TYPE_CCK_PPDU 3 +#define RXERR_TYPE_CCK_FALSE_ALARM 5 +#define RXERR_TYPE_CCK_MPDU_OK 3 +#define RXERR_TYPE_CCK_MPDU_FAIL 4 +#define RXERR_TYPE_HT_PPDU 8 +#define RXERR_TYPE_HT_FALSE_ALARM 9 +#define RXERR_TYPE_HT_MPDU_TOTAL 6 +#define RXERR_TYPE_HT_MPDU_OK 6 +#define RXERR_TYPE_HT_MPDU_FAIL 7 +#define RXERR_TYPE_RX_FULL_DROP 10 + +#define RXERR_COUNTER_MASK BIT_MASK_RPT_COUNTER_8814B +#define RXERR_RPT_RST BIT_RXERR_RPT_RST_8814B +#define _RXERR_RPT_SEL(type) (BIT_RXERR_RPT_SEL_V1_3_0_8814B(type) \ + | ((type & 0x10) ? BIT_RXERR_RPT_SEL_V1_4_8814B : 0)) + +/* hal_com.c:rtw_lps_state_chk() */ +#define BIT_PWRBIT_OW_EN BIT_WMAC_TCRPWRMGT_HWDATA_EN_8814B + +/* + * BB Register definition + */ +#define rPMAC_Reset 0x100 /* hal_mp.c */ + +#define rFPGA0_RFMOD 0x800 +#define rFPGA0_TxInfo 0x804 +#define rOFDMCCKEN_Jaguar 0x808 /* hal_mp.c */ +#define rFPGA0_TxGainStage 0x80C /* phydm only */ +#define rFPGA0_XA_HSSIParameter1 0x820 /* hal_mp.c */ +#define rFPGA0_XA_HSSIParameter2 0x824 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter1 0x828 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter2 0x82C /* hal_mp.c */ +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rCCAonSec_Jaguar 0x838 /* hal_mp.c */ +#define rTxAGC_B_Mcs03_Mcs00 0x83C +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84C +#define rFPGA0_XA_RFInterfaceOE 0x860 +#define rFPGA0_XB_RFInterfaceOE 0x864 +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86C +#define rFPGA0_XAB_RFInterfaceSW 0x870 +#define rFPGA0_XAB_RFParameter 0x878 +#define rFPGA0_AnalogParameter4 0x88C /* hal_mp.c & phydm */ +#define rFPGA0_XB_LSSIReadBack 0x8A4 /* phydm */ +#define rHSSIRead_Jaguar 0x8B0 /* RF read addr (rtl8814b_phy.c) */ + +#define rC_TxScale_Jaguar2 0x181C /* Pah_C TX scaling factor (hal_mp.c) */ +#define rC_IGI_Jaguar2 0x1850 /* Initial Gain for path-C (hal_mp.c) */ + +#define rFPGA1_TxInfo 0x90C /* hal_mp.c */ +#define rSingleTone_ContTx_Jaguar 0x914 /* hal_mp.c */ +/* TX BeamForming */ +#define REG_BB_TX_PATH_SEL_1_8814B 0x93C /* rtl8814b_phy.c */ +#define REG_BB_TX_PATH_SEL_2_8814B 0x940 /* rtl8814b_phy.c */ + +/* TX BeamForming */ +#define REG_BB_TXBF_ANT_SET_BF1_8814B 0x19AC /* rtl8814b_phy.c */ +#define REG_BB_TXBF_ANT_SET_BF0_8814B 0x19B4 /* rtl8814b_phy.c */ + +#define rCCK0_System 0xA00 +#define rCCK0_AFESetting 0xA04 + +#define rCCK0_DSPParameter2 0xA1C +#define rCCK0_TxFilter1 0xA20 +#define rCCK0_TxFilter2 0xA24 +#define rCCK0_DebugPort 0xA28 +#define rCCK0_FalseAlarmReport 0xA2C + +#define rD_TxScale_Jaguar2 0x1A1C /* Path_D TX scaling factor (hal_mp.c) */ +#define rD_IGI_Jaguar2 0x1A50 /* Initial Gain for path-D (hal_mp.c) */ + +#define rOFDM0_TRxPathEnable 0xC04 +#define rOFDM0_TRMuxPar 0xC08 +#define rA_TxScale_Jaguar 0xC1C /* Pah_A TX scaling factor (hal_mp.c) */ +#define rOFDM0_RxDetector1 0xC30 /* rtw_mp.c */ +#define rOFDM0_ECCAThreshold 0xC4C /* phydm only */ +#define rOFDM0_XAAGCCore1 0xC50 /* phydm only */ +#define rA_IGI_Jaguar 0xC50 /* Initial Gain for path-A (hal_mp.c) */ +#define rOFDM0_XBAGCCore1 0xC58 /* phydm only */ +#define rOFDM0_XATxIQImbalance 0xC80 /* phydm only */ +#define rA_LSSIWrite_Jaguar 0xC90 /* RF write addr, LSSI Parameter (rtl8814b_phy.c) */ + +#define rOFDM1_LSTF 0xD00 +#define rOFDM1_TRxPathEnable 0xD04 /* hal_mp.c */ +#define rA_PIRead_Jaguar 0xD04 /* RF readback with PI (rtl8814b_phy.c) */ +#define rA_SIRead_Jaguar 0xD08 /* RF readback with SI (rtl8814b_phy.c) */ +#define rB_PIRead_Jaguar 0xD44 /* RF readback with PI (rtl8814b_phy.c) */ +#define rB_SIRead_Jaguar 0xD48 /* RF readback with SI (rtl8814b_phy.c) */ + +#define rTxAGC_A_Rate18_06 0xE00 +#define rTxAGC_A_Rate54_24 0xE04 +#define rTxAGC_A_CCK1_Mcs32 0xE08 +#define rTxAGC_A_Mcs03_Mcs00 0xE10 +#define rTxAGC_A_Mcs07_Mcs04 0xE14 +#define rTxAGC_A_Mcs11_Mcs08 0xE18 +#define rTxAGC_A_Mcs15_Mcs12 0xE1C +#define rB_TxScale_Jaguar 0xE1C /* Path_B TX scaling factor (hal_mp.c) */ +#define rB_IGI_Jaguar 0xE50 /* Initial Gain for path-B (hal_mp.c) */ +#define rB_LSSIWrite_Jaguar 0xE90 /* RF write addr, LSSI Parameter (rtl8814b_phy.c) */ +/* RFE */ +#define rA_RFE_Pinmux_Jaguar 0xCB0 /* hal_mp.c */ +#define rB_RFE_Pinmux_Jaguar 0xEB0 /* Path_B RFE control pinmux */ +#define rA_RFE_Inv_Jaguar 0xCB4 /* Path_A RFE cotrol */ +#define rB_RFE_Inv_Jaguar 0xEB4 /* Path_B RFE control */ +#define rA_RFE_Jaguar 0xCB8 /* Path_A RFE cotrol */ +#define rB_RFE_Jaguar 0xEB8 /* Path_B RFE control */ +#define rA_RFE_Inverse_Jaguar 0xCBC /* Path_A RFE control inverse */ +#define rB_RFE_Inverse_Jaguar 0xEBC /* Path_B RFE control inverse */ +#define r_ANTSEL_SW_Jaguar 0x900 /* ANTSEL SW Control */ +#define bMask_RFEInv_Jaguar 0x3FF00000 +#define bMask_AntselPathFollow_Jaguar 0x00030000 + +#define rC_RFE_Pinmux_Jaguar 0x18B4 /* Path_C RFE cotrol pinmux*/ +#define rD_RFE_Pinmux_Jaguar 0x1AB4 /* Path_D RFE cotrol pinmux*/ +#define rA_RFE_Sel_Jaguar2 0x1990 + +/* Page1(0x100) */ +#define bBBResetB 0x100 + +/* Page8(0x800) */ +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 +/* Reg 0x80C rFPGA0_TxGainStage */ +#define bXBTxAGC 0xF00 +#define bXCTxAGC 0xF000 +#define bXDTxAGC 0xF0000 + +/* PageA(0xA00) */ +#define bCCKBBMode 0x3 + +#define bCCKScramble 0x8 +#define bCCKTxRate 0x3000 + +/* General */ +#define bMaskByte0 0xFF /* mp, rtw_odm.c & phydm */ +#define bMaskByte1 0xFF00 /* hal_mp.c & phydm */ +#define bMaskByte2 0xFF0000 /* hal_mp.c & phydm */ +#define bMaskByte3 0xFF000000 /* hal_mp.c & phydm */ +#define bMaskHWord 0xFFFF0000 /* hal_com.c, rtw_mp.c */ +#define bMaskLWord 0x0000FFFF /* mp, hal_com.c & phydm */ +#define bMaskDWord 0xFFFFFFFF /* mp, hal, rtw_odm.c & phydm */ + +#define bEnable 0x1 /* hal_mp.c, rtw_mp.c */ +#define bDisable 0x0 /* rtw_mp.c */ + +#define MAX_STALL_TIME 50 /* unit: us, hal_com_phycfg.c */ + +#define Rx_Smooth_Factor 20 /* phydm only */ + +/* + * RF Register definition + */ +#define RF_AC 0x00 +#define RF_AC_Jaguar 0x00 /* hal_mp.c */ +#define RF_CHNLBW 0x18 /* rtl8814b_phy.c */ +#define RF_ModeTableAddr 0x30 /* rtl8814b_phy.c */ +#define RF_ModeTableData0 0x31 /* rtl8814b_phy.c */ +#define RF_ModeTableData1 0x32 /* rtl8814b_phy.c */ +#define RF_0x52 0x52 +#define RF_WeLut_Jaguar 0xEF /* rtl8814b_phy.c */ + +/* General Functions */ +void rtl8814b_init_hal_spec(PADAPTER); /* hal/hal_com.c */ + +#ifdef CONFIG_MP_INCLUDED +/* MP Functions */ +#include /* struct mp_priv */ +void rtl8814b_prepare_mp_txdesc(PADAPTER, struct mp_priv *); /* rtw_mp.c */ +void rtl8814b_mp_config_rfpath(PADAPTER); /* hal_mp.c */ +#endif +void hw_var_set_dl_rsvd_page(PADAPTER adapter, u8 mstatus); + +#ifdef CONFIG_USB_HCI +#include +#elif defined(CONFIG_PCI_HCI) +#include +#endif + +#endif /* _RTL8814B_HAL_H_ */ diff --git a/include/rtl8814be_hal.h b/include/rtl8814be_hal.h new file mode 100644 index 0000000..3e124ca --- /dev/null +++ b/include/rtl8814be_hal.h @@ -0,0 +1,30 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8814BE_HAL_H_ +#define _RTL8814BE_HAL_H_ + +#include /* PADAPTER */ + +#define RT_BCN_INT_MASKS (BIT_BCNDMAINT0_MSK_8814B | \ + BIT_TXBCN0OK_MSK_8814B | \ + BIT_TXBCN0ERR_MSK_8814B | \ + BIT_BCNDERR0_MSK_8814B) + +/* rtl8814be_ops.c */ +void UpdateInterruptMask8814BE(PADAPTER, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); +u16 get_txbd_rw_reg(u16 q_idx); + + +#endif /* _RTL8814BE_HAL_H_ */ diff --git a/include/rtl8814bu_hal.h b/include/rtl8814bu_hal.h new file mode 100755 index 0000000..aa5cef9 --- /dev/null +++ b/include/rtl8814bu_hal.h @@ -0,0 +1,61 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8814BU_HAL_H_ +#define _RTL8814BU_HAL_H_ + +#ifdef CONFIG_USB_HCI + #include /* PADAPTER */ + + #ifdef CONFIG_USB_HCI + #ifdef USB_PACKET_OFFSET_SZ + #define PACKET_OFFSET_SZ (USB_PACKET_OFFSET_SZ) + #else + #define PACKET_OFFSET_SZ (8) + #endif + #define TXDESC_OFFSET (TXDESC_SIZE + PACKET_OFFSET_SZ) + #endif + + /* undefine MAX_RECVBUF_SZ from rtl8822c_hal.h */ + #ifdef MAX_RECVBUF_SZ + #undef MAX_RECVBUF_SZ + #endif + + /* recv_buffer must be large than usb agg size */ + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + #ifdef CONFIG_PLATFORM_NOVATEK_NT72668 + #define MAX_RECVBUF_SZ (15360) /* 15k */ + #elif defined(CONFIG_PLATFORM_HISILICON) + /* use 16k to workaround for HISILICON platform */ + #define MAX_RECVBUF_SZ (16384) + #else + #define MAX_RECVBUF_SZ (32768) + #endif + #else + #define MAX_RECVBUF_SZ (4000) + #endif + #endif /* !MAX_RECVBUF_SZ */ + + /* rtl8814bu_ops.c */ + void rtl8814bu_set_hal_ops(PADAPTER padapter); + void rtl8814bu_set_hw_type(struct dvobj_priv *pdvobj); + + /* rtl8814bu_io.c */ + void rtl8814bu_set_intf_ops(struct _io_ops *pops); + +#endif /* CONFIG_USB_HCI */ + + +#endif /* _RTL8814BU_HAL_H_ */ diff --git a/include/rtl8821a_spec.h b/include/rtl8821a_spec.h new file mode 100644 index 0000000..1379ffc --- /dev/null +++ b/include/rtl8821a_spec.h @@ -0,0 +1,90 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8821A_SPEC_H__ +#define __RTL8821A_SPEC_H__ + +#include +/* This file should based on "hal_com_reg.h" */ +#include +/* Because 8812a and 8821a is the same serial, + * most of 8821a register definitions are the same as 8812a. */ +#include + + +/* ************************************************************ + * 8821A Regsiter offset definition + * ************************************************************ */ + +/* ************************************************************ + * MAC register + * ************************************************************ */ + +/* ----------------------------------------------------- + * 0x0000h ~ 0x00FFh System Configuration + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * 0x0100h ~ 0x01FFh MACTOP General Configuration + * ----------------------------------------------------- */ +#define REG_WOWLAN_WAKE_REASON REG_MCUTST_WOWLAN + +/* ----------------------------------------------------- + * 0x0200h ~ 0x027Fh TXDMA Configuration + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * 0x0280h ~ 0x02FFh RXDMA Configuration + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * 0x0300h ~ 0x03FFh PCIe + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * 0x0400h ~ 0x047Fh Protocol Configuration + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * 0x0500h ~ 0x05FFh EDCA Configuration + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * 0x0600h ~ 0x07FFh WMAC Configuration + * ----------------------------------------------------- */ + + +/* ************************************************************ + * SDIO Bus Specification + * ************************************************************ */ + +/* ----------------------------------------------------- + * SDIO CMD Address Mapping + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * I/O bus domain (Host) + * ----------------------------------------------------- */ + +/* ----------------------------------------------------- + * SDIO register + * ----------------------------------------------------- */ +#define SDIO_REG_FREE_TXPG2 0x024 +#define SDIO_REG_HCPWM1_8821A 0x025 + +/* ************************************************************ + * Regsiter Bit and Content definition + * ************************************************************ */ + +#endif /* __RTL8821A_SPEC_H__ */ diff --git a/include/rtl8821a_xmit.h b/include/rtl8821a_xmit.h new file mode 100644 index 0000000..28323b7 --- /dev/null +++ b/include/rtl8821a_xmit.h @@ -0,0 +1,176 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8821A_XMIT_H__ +#define __RTL8821A_XMIT_H__ + +#include + +typedef struct txdescriptor_8821a { + /* Offset 0 */ + u32 pktlen:16; + u32 offset:8; + u32 bmc:1; + u32 htc:1; + u32 rsvd0026:1; + u32 rsvd0027:1; + u32 linip:1; + u32 noacm:1; + u32 gf:1; + u32 rsvd0031:1; + + /* Offset 4 */ + u32 macid:7; + u32 rsvd0407:1; + u32 qsel:5; + u32 rdg_nav_ext:1; + u32 lsig_txop_en:1; + u32 pifs:1; + u32 rate_id:5; + u32 en_desc_id:1; + u32 sectype:2; + u32 pkt_offset:5; /* unit: 8 bytes */ + u32 moredata:1; + u32 txop_ps_cap:1; + u32 txop_ps_mode:1; + + /* Offset 8 */ + u32 p_aid:9; + u32 rsvd0809:1; + u32 cca_rts:2; + u32 agg_en:1; + u32 rdg_en:1; + u32 null_0:1; + u32 null_1:1; + u32 bk:1; + u32 morefrag:1; + u32 raw:1; + u32 spe_rpt:1; + u32 ampdu_density:3; + u32 bt_null:1; + u32 g_id:6; + u32 rsvd0830:2; + + /* Offset 12 */ + u32 wheader_len:4; + u32 chk_en:1; + u32 early_rate:1; + u32 hw_ssn_sel:2; + u32 userate:1; + u32 disrtsfb:1; + u32 disdatafb:1; + u32 cts2self:1; + u32 rtsen:1; + u32 hw_rts_en:1; + u32 port_id:1; + u32 navusehdr:1; + u32 use_max_len:1; + u32 max_agg_num:5; + u32 ndpa:2; + u32 ampdu_max_time:8; + + /* Offset 16 */ + u32 datarate:7; + u32 try_rate:1; + u32 data_ratefb_lmt:5; + u32 rts_ratefb_lmt:4; + u32 rty_lmt_en:1; + u32 data_rt_lmt:6; + u32 rtsrate:5; + u32 pcts_en:1; + u32 pcts_mask_idx:2; + + /* Offset 20 */ + u32 data_sc:4; + u32 data_short:1; + u32 data_bw:2; + u32 data_ldpc:1; + u32 data_stbc:2; + u32 vcs_stbc:2; + u32 rts_short:1; + u32 rts_sc:4; + u32 rsvd2016:7; + u32 tx_ant:4; + u32 txpwr_offset:3; + u32 rsvd2031:1; + + /* Offset 24 */ + u32 sw_define:12; + u32 mbssid:4; + u32 antsel_A:3; + u32 antsel_B:3; + u32 antsel_C:3; + u32 antsel_D:3; + u32 rsvd2428:4; + + /* Offset 28 */ + u32 checksum:16; + u32 rsvd2816:8; + u32 usb_txagg_num:8; + + /* Offset 32 */ + u32 rts_rc:6; + u32 bar_rty_th:2; + u32 data_rc:6; + u32 rsvd3214:1; + u32 en_hwseq:1; + u32 nextneadpage:8; + u32 tailpage:8; + + /* Offset 36 */ + u32 padding_len:11; + u32 txbf_path:1; + u32 seq:12; + u32 final_data_rate:8; +} TXDESC_8821A, *PTXDESC_8821A; + +#ifdef CONFIG_SDIO_HCI +s32 InitXmitPriv8821AS(PADAPTER padapter); +void FreeXmitPriv8821AS(PADAPTER padapter); +s32 XmitBufHandler8821AS(PADAPTER padapter); +s32 MgntXmit8821AS(PADAPTER padapter, struct xmit_frame *pmgntframe); +#ifdef CONFIG_RTW_MGMT_QUEUE +s32 rtl8821as_hal_mgmt_xmit_enqueue(PADAPTER adapter, struct xmit_frame *pxmitframe); +#endif +s32 HalXmitNoLock8821AS(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 HalXmit8821AS(PADAPTER padapter, struct xmit_frame *pxmitframe); +#ifndef CONFIG_SDIO_TX_TASKLET +thread_return XmitThread8821AS(thread_context context); +#endif /* !CONFIG_SDIO_TX_TASKLET */ +#endif /* CONFIG_SDIO_HCI */ + +#if 0 +#ifdef CONFIG_USB_HCI +s32 rtl8821au_init_xmit_priv(PADAPTER padapter); +void rtl8821au_free_xmit_priv(PADAPTER padapter); +s32 rtl8821au_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 rtl8821au_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +s32 rtl8821au_hal_xmitframe_enqueue(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 rtl8821au_xmit_buf_handler(PADAPTER padapter); +void rtl8821au_xmit_tasklet(void *priv); +s32 rtl8821au_xmitframe_complete(PADAPTER padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +#endif /* CONFIG_USB_HCI */ + +#ifdef CONFIG_PCI_HCI +s32 rtl8821e_init_xmit_priv(PADAPTER padapter); +void rtl8821e_free_xmit_priv(PADAPTER padapter); +struct xmit_buf *rtl8821e_dequeue_xmitbuf(struct rtw_tx_ring *ring); +void rtl8821e_xmitframe_resume(PADAPTER padapter); +s32 rtl8821e_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe); +s32 rtl8821e_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe); +void rtl8821e_xmit_tasklet(void *priv); +#endif /* CONFIG_PCI_HCI */ +#endif + +#endif /* __RTL8821_XMIT_H__ */ diff --git a/include/rtl8821c_dm.h b/include/rtl8821c_dm.h new file mode 100644 index 0000000..b1e4fe6 --- /dev/null +++ b/include/rtl8821c_dm.h @@ -0,0 +1,23 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8812C_DM_H__ +#define __RTL8812C_DM_H__ + +void rtl8821c_phy_init_dm_priv(PADAPTER); +void rtl8821c_phy_deinit_dm_priv(PADAPTER); +void rtl8821c_phy_init_haldm(PADAPTER); +void rtl8821c_phy_haldm_watchdog(PADAPTER); + +#endif diff --git a/include/rtl8821c_hal.h b/include/rtl8821c_hal.h new file mode 100644 index 0000000..41d222e --- /dev/null +++ b/include/rtl8821c_hal.h @@ -0,0 +1,84 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8821C_HAL_H_ +#define _RTL8821C_HAL_H_ + +#include /* BIT(x) */ +#include "../hal/halmac/halmac_api.h" /* MAC REG definition */ +#include "hal_data.h" +#include "rtl8821c_spec.h" +#include "../hal/rtl8821c/hal8821c_fw.h" + +#ifdef CONFIG_USB_HCI +#include +#endif +#ifdef CONFIG_SDIO_HCI +#include +#endif +#ifdef CONFIG_PCI_HCI +#include +#endif + +#ifdef CONFIG_SUPPORT_TRX_SHARED +#define FIFO_BLOCK_SIZE 32768 /*@Block size = 32K*/ +#define RX_FIFO_EXPANDING (1 * FIFO_BLOCK_SIZE) +#else +#define RX_FIFO_EXPANDING 0 +#endif + + +#if defined(CONFIG_USB_HCI) + + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + /* 8821C - RX FIFO :16K ,for RX agg DMA mode = 16K, Rx agg USB mode could large than 16k*/ + /* #define MAX_RECVBUF_SZ (16384 + RX_FIFO_EXPANDING)*/ + /* For Max throughput issue , need to use USB AGG mode to replace DMA AGG mode*/ + #define MAX_RECVBUF_SZ (32768) + + /*#define MAX_RECVBUF_SZ_8821C (24576)*/ /* 24k*/ + /*#define MAX_RECVBUF_SZ_8821C (20480)*/ /*20K*/ + /*#define MAX_RECVBUF_SZ_8821C (10240) */ /*10K*/ + /*#define MAX_RECVBUF_SZ_8821C (15360)*/ /*15k < 16k*/ + /*#define MAX_RECVBUF_SZ_8821C (8192+1024)*/ /* 8K+1k*/ + #else + #define MAX_RECVBUF_SZ (4096 + RX_FIFO_EXPANDING) /* about 4K */ + #endif + #endif/* !MAX_RECVBUF_SZ*/ + +#elif defined(CONFIG_PCI_HCI) + /*#ifndef CONFIG_MINIMAL_MEMORY_USAGE + #define MAX_RECVBUF_SZ (9100) + #else*/ + #define MAX_RECVBUF_SZ (4096 + RX_FIFO_EXPANDING) /* about 4K */ + /*#endif*/ + +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + #define MAX_RECVBUF_SZ (16384 + RX_FIFO_EXPANDING) +#endif + +void init_hal_spec_rtl8821c(PADAPTER); +/* MP Functions */ +#ifdef CONFIG_MP_INCLUDED +void rtl8821c_prepare_mp_txdesc(PADAPTER, struct mp_priv *); /* rtw_mp.c */ +void rtl8821c_mp_config_rfpath(PADAPTER); /* hal_mp.c */ +#endif +void rtl8821c_dl_rsvd_page(PADAPTER adapter, u8 mstatus); + +#ifdef CONFIG_PCI_HCI +u16 get_txbd_rw_reg(u16 q_idx); +#endif + +#endif /* _RTL8821C_HAL_H_ */ diff --git a/include/rtl8821c_spec.h b/include/rtl8821c_spec.h new file mode 100644 index 0000000..949f349 --- /dev/null +++ b/include/rtl8821c_spec.h @@ -0,0 +1,202 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTL8821C_SPEC_H__ +#define __RTL8821C_SPEC_H__ + +#define EFUSE_MAP_SIZE HALMAC_EFUSE_SIZE_8821C + +/* + * MAC Register definition + */ +#define REG_AFE_XTAL_CTRL REG_AFE_CTRL1_8821C /* hal_com.c & phydm */ +#define REG_AFE_PLL_CTRL REG_AFE_CTRL2_8821C /* hal_com.c & phydm */ +#define REG_MAC_PHY_CTRL REG_AFE_CTRL3_8821C /* phydm only */ +#define REG_LEDCFG0 REG_LED_CFG_8821C /* rtw_mp.c */ +#define MSR (REG_CR_8821C + 2) /* rtw_mp.c */ +#define MSR1 REG_CR_EXT_8821C /* rtw_mp.c & hal_com.c */ +#define REG_C2HEVT_MSG_NORMAL 0x1A0 /* hal_com.c */ +#define REG_C2HEVT_CLEAR 0x1AF /* hal_com.c */ +#define REG_BCN_CTRL_1 REG_BCN_CTRL_CLINT0_8821C/* hal_com.c */ + +#define REG_WOWLAN_WAKE_REASON 0x01C7 +#define REG_GPIO_PIN_CTRL_2 REG_GPIO_EXT_CTRL_8821C + +/* RXERR_RPT, for rtw_mp.c */ +#define RXERR_TYPE_OFDM_PPDU 0 +#define RXERR_TYPE_OFDM_FALSE_ALARM 2 +#define RXERR_TYPE_OFDM_MPDU_OK 0 +#define RXERR_TYPE_OFDM_MPDU_FAIL 1 +#define RXERR_TYPE_CCK_PPDU 3 +#define RXERR_TYPE_CCK_FALSE_ALARM 5 +#define RXERR_TYPE_CCK_MPDU_OK 3 +#define RXERR_TYPE_CCK_MPDU_FAIL 4 +#define RXERR_TYPE_HT_PPDU 8 +#define RXERR_TYPE_HT_FALSE_ALARM 9 +#define RXERR_TYPE_HT_MPDU_TOTAL 6 +#define RXERR_TYPE_HT_MPDU_OK 6 +#define RXERR_TYPE_HT_MPDU_FAIL 7 +#define RXERR_TYPE_RX_FULL_DROP 10 + +#define RXERR_COUNTER_MASK BIT_MASK_RPT_COUNTER_8821C +#define RXERR_RPT_RST BIT_RXERR_RPT_RST_8821C +#define _RXERR_RPT_SEL(type) (BIT_RXERR_RPT_SEL_V1_3_0_8821C(type) \ + | ((type & 0x10) ? BIT_RXERR_RPT_SEL_V1_4_8821C : 0)) + +/* + * BB Register definition + */ +#define rPMAC_Reset 0x100 /* hal_mp.c */ + +#define rFPGA0_RFMOD 0x800 +#define rFPGA0_TxInfo 0x804 +#define rOFDMCCKEN_Jaguar 0x808 /* hal_mp.c */ +#define rFPGA0_TxGainStage 0x80C /* phydm only */ +#define rFPGA0_XA_HSSIParameter1 0x820 /* hal_mp.c */ +#define rFPGA0_XA_HSSIParameter2 0x824 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter1 0x828 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter2 0x82C /* hal_mp.c */ +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rCCAonSec_Jaguar 0x838 /* hal_mp.c */ +#define rTxAGC_B_Mcs03_Mcs00 0x83C +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84C +#define rFPGA0_XA_RFInterfaceOE 0x860 +#define rFPGA0_XB_RFInterfaceOE 0x864 +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86C +#define rFPGA0_XAB_RFInterfaceSW 0x870 +#define rFPGA0_XAB_RFParameter 0x878 +#define rFPGA0_AnalogParameter4 0x88C /* hal_mp.c & phydm */ +#define rFPGA0_XB_LSSIReadBack 0x8A4 /* phydm */ +#define rHSSIRead_Jaguar 0x8B0 /* RF read addr (rtl8821c_phy.c) */ + +#define rC_TxScale_Jaguar2 0x181C /* Pah_C TX scaling factor (hal_mp.c) */ +#define rC_IGI_Jaguar2 0x1850 /* Initial Gain for path-C (hal_mp.c) */ + +#define rFPGA1_TxInfo 0x90C /* hal_mp.c */ +#define rSingleTone_ContTx_Jaguar 0x914 /* hal_mp.c */ + +#define rCCK0_System 0xA00 +#define rCCK0_AFESetting 0xA04 + +#define rCCK0_DSPParameter2 0xA1C +#define rCCK0_TxFilter1 0xA20 +#define rCCK0_TxFilter2 0xA24 +#define rCCK0_DebugPort 0xA28 +#define rCCK0_FalseAlarmReport 0xA2C + +#define rD_TxScale_Jaguar2 0x1A1C /* Path_D TX scaling factor (hal_mp.c) */ +#define rD_IGI_Jaguar2 0x1A50 /* Initial Gain for path-D (hal_mp.c) */ + +#define rOFDM0_TRxPathEnable 0xC04 +#define rOFDM0_TRMuxPar 0xC08 +#define rA_TxScale_Jaguar 0xC1C /* Pah_A TX scaling factor (hal_mp.c) */ +#define rOFDM0_RxDetector1 0xC30 /* rtw_mp.c */ +#define rOFDM0_ECCAThreshold 0xC4C /* phydm only */ +#define rOFDM0_XAAGCCore1 0xC50 /* phydm only */ +#define rA_IGI_Jaguar 0xC50 /* Initial Gain for path-A (hal_mp.c) */ +#define rOFDM0_XBAGCCore1 0xC58 /* phydm only */ +#define rOFDM0_XATxIQImbalance 0xC80 /* phydm only */ +#define rA_LSSIWrite_Jaguar 0xC90 /* RF write addr, LSSI Parameter (rtl8821c_phy.c) */ +/* RFE */ +#define rA_RFE_Pinmux_Jaguar 0xCB0 /* hal_mp.c */ +#define rB_RFE_Pinmux_Jaguar 0xEB0 /* Path_B RFE control pinmux */ +#define rA_RFE_Inv_Jaguar 0xCB4 /* Path_A RFE cotrol */ +#define rB_RFE_Inv_Jaguar 0xEB4 /* Path_B RFE control */ +#define rA_RFE_Jaguar 0xCB8 /* Path_A RFE cotrol */ +#define rB_RFE_Jaguar 0xEB8 /* Path_B RFE control */ +#define rA_RFE_Inverse_Jaguar 0xCBC /* Path_A RFE control inverse */ +#define rB_RFE_Inverse_Jaguar 0xEBC /* Path_B RFE control inverse */ +#define r_ANTSEL_SW_Jaguar 0x900 /* ANTSEL SW Control */ +#define bMask_RFEInv_Jaguar 0x3FF00000 +#define bMask_AntselPathFollow_Jaguar 0x00030000 + +#define rOFDM1_LSTF 0xD00 +#define rOFDM1_TRxPathEnable 0xD04 /* hal_mp.c */ +#define rA_PIRead_Jaguar 0xD04 /* RF readback with PI (rtl8821c_phy.c) */ +#define rA_SIRead_Jaguar 0xD08 /* RF readback with SI (rtl8821c_phy.c) */ +#define rB_PIRead_Jaguar 0xD44 /* RF readback with PI (rtl8821c_phy.c) */ +#define rB_SIRead_Jaguar 0xD48 /* RF readback with SI (rtl8821c_phy.c) */ + +#define rTxAGC_A_Rate18_06 0xE00 +#define rTxAGC_A_Rate54_24 0xE04 +#define rTxAGC_A_CCK1_Mcs32 0xE08 +#define rTxAGC_A_Mcs03_Mcs00 0xE10 +#define rTxAGC_A_Mcs07_Mcs04 0xE14 +#define rTxAGC_A_Mcs11_Mcs08 0xE18 +#define rTxAGC_A_Mcs15_Mcs12 0xE1C +#define rB_TxScale_Jaguar 0xE1C /* Path_B TX scaling factor (hal_mp.c) */ +#define rB_IGI_Jaguar 0xE50 /* Initial Gain for path-B (hal_mp.c) */ +#define rB_LSSIWrite_Jaguar 0xE90 /* RF write addr, LSSI Parameter (rtl8821c_phy.c) */ + +/* Page1(0x100) */ +#define bBBResetB 0x100 + +/* Page8(0x800) */ +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 +/* Reg 0x80C rFPGA0_TxGainStage */ +#define bXBTxAGC 0xF00 +#define bXCTxAGC 0xF000 +#define bXDTxAGC 0xF0000 + +/* PageA(0xA00) */ +#define bCCKBBMode 0x3 + +#define bCCKScramble 0x8 +#define bCCKTxRate 0x3000 + +/* General */ +#define bMaskByte0 0xFF /* mp, rtw_odm.c & phydm */ +#define bMaskByte1 0xFF00 /* hal_mp.c & phydm */ +#define bMaskByte2 0xFF0000 /* hal_mp.c & phydm */ +#define bMaskByte3 0xFF000000 /* hal_mp.c & phydm */ +#define bMaskHWord 0xFFFF0000 /* hal_com.c, rtw_mp.c */ +#define bMaskLWord 0x0000FFFF /* mp, hal_com.c & phydm */ +#define bMaskDWord 0xFFFFFFFF /* mp, hal, rtw_odm.c & phydm */ + +#define bEnable 0x1 /* hal_mp.c, rtw_mp.c */ +#define bDisable 0x0 /* rtw_mp.c */ + +#define MAX_STALL_TIME 50 /* unit: us, hal_com_phycfg.c */ + +#define Rx_Smooth_Factor 20 /* phydm only */ + +/* + * RF Register definition + */ +#define RF_AC 0x00 +#define RF_AC_Jaguar 0x00 /* hal_mp.c */ +#define RF_CHNLBW 0x18 /* rtl8821c_phy.c */ +#define RF_0x52 0x52 + +struct hw_port_reg { + u32 net_type; /*reg_offset*/ + u8 net_type_shift; + u32 macaddr; /*reg_offset*/ + u32 bssid; /*reg_offset*/ + u32 bcn_ctl; /*reg_offset*/ + u32 tsf_rst; /*reg_offset*/ + u8 tsf_rst_bit; + u32 bcn_space; /*reg_offset*/ + u8 bcn_space_shift; + u16 bcn_space_mask; + u32 ps_aid; /*reg_offset*/ + u32 ta; /*reg_offset*/ +}; + +#endif /* __RTL8192E_SPEC_H__ */ diff --git a/include/rtl8821ce_hal.h b/include/rtl8821ce_hal.h new file mode 100755 index 0000000..426002a --- /dev/null +++ b/include/rtl8821ce_hal.h @@ -0,0 +1,23 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8821CE_HAL_H_ +#define _RTL8821CE_HAL_H_ + +#include /* PADAPTER */ + +/* rtl8821ce_ops.c */ +void rtl8821ce_set_hal_ops(PADAPTER); + +#endif /* _RTL8821CE_HAL_H_ */ diff --git a/include/rtl8821cs_hal.h b/include/rtl8821cs_hal.h new file mode 100644 index 0000000..ceecc15 --- /dev/null +++ b/include/rtl8821cs_hal.h @@ -0,0 +1,23 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8821CS_HAL_H_ +#define _RTL8821CS_HAL_H_ + +#include /* PADAPTER */ + +/* rtl8821cs_ops.c */ +u8 rtl8821cs_set_hal_ops(PADAPTER); + +#endif /* _RTL8821CS_HAL_H_ */ diff --git a/include/rtl8821cu_hal.h b/include/rtl8821cu_hal.h new file mode 100644 index 0000000..aec4372 --- /dev/null +++ b/include/rtl8821cu_hal.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8821CU_HAL_H_ +#define _RTL8821CU_HAL_H_ + +#include /* PADAPTER */ + +/* rtl8821cu_ops.c */ +u8 rtl8821cu_set_hal_ops(PADAPTER); +void rtl8821cu_set_hw_type(struct dvobj_priv *pdvobj); + +#endif /* _RTL8821CU_HAL_H_ */ diff --git a/include/rtl8822b_hal.h b/include/rtl8822b_hal.h new file mode 100644 index 0000000..68ad970 --- /dev/null +++ b/include/rtl8822b_hal.h @@ -0,0 +1,234 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8822B_HAL_H_ +#define _RTL8822B_HAL_H_ + +#include /* BIT(x) */ +#include /* PADAPTER */ +#include "../hal/halmac/halmac_api.h" /* MAC REG definition */ + + +#ifdef CONFIG_SUPPORT_TRX_SHARED +#define MAX_RECVBUF_SZ 46080 /* 45KB, TX: (256-64)KB */ +#else /* !CONFIG_SUPPORT_TRX_SHARED */ +#ifdef CONFIG_PCI_HCI +#define MAX_RECVBUF_SZ 12288 /* 12KB */ +#else +#define MAX_RECVBUF_SZ 24576 /* 24KB, TX: 256KB */ +#endif /* !CONFIG_PCI_HCI */ +#endif /* !CONFIG_SUPPORT_TRX_SHARED */ + +/* + * MAC Register definition + */ +#define REG_AFE_XTAL_CTRL REG_AFE_CTRL1_8822B /* hal_com.c & phydm */ +#define REG_AFE_PLL_CTRL REG_AFE_CTRL2_8822B /* hal_com.c & phydm */ +#define REG_MAC_PHY_CTRL REG_AFE_CTRL3_8822B /* phydm only */ +#define REG_LEDCFG0 REG_LED_CFG_8822B /* rtw_mp.c */ +#define MSR (REG_CR_8822B + 2) /* rtw_mp.c & hal_com.c */ +#define MSR1 REG_CR_EXT_8822B /* rtw_mp.c & hal_com.c */ +#define REG_C2HEVT_MSG_NORMAL 0x1A0 /* hal_com.c */ +#define REG_C2HEVT_CLEAR 0x1AF /* hal_com.c */ +#define REG_BCN_CTRL_1 REG_BCN_CTRL_CLINT0_8822B /* hal_com.c */ + +#define REG_WOWLAN_WAKE_REASON 0x01C7 /* hal_com.c */ +#define REG_GPIO_PIN_CTRL_2 REG_GPIO_EXT_CTRL_8822B /* hal_com.c */ + +/* RXERR_RPT, for rtw_mp.c */ +#define RXERR_TYPE_OFDM_PPDU 0 +#define RXERR_TYPE_OFDM_FALSE_ALARM 2 +#define RXERR_TYPE_OFDM_MPDU_OK 0 +#define RXERR_TYPE_OFDM_MPDU_FAIL 1 +#define RXERR_TYPE_CCK_PPDU 3 +#define RXERR_TYPE_CCK_FALSE_ALARM 5 +#define RXERR_TYPE_CCK_MPDU_OK 3 +#define RXERR_TYPE_CCK_MPDU_FAIL 4 +#define RXERR_TYPE_HT_PPDU 8 +#define RXERR_TYPE_HT_FALSE_ALARM 9 +#define RXERR_TYPE_HT_MPDU_TOTAL 6 +#define RXERR_TYPE_HT_MPDU_OK 6 +#define RXERR_TYPE_HT_MPDU_FAIL 7 +#define RXERR_TYPE_RX_FULL_DROP 10 + +#define RXERR_COUNTER_MASK BIT_MASK_RPT_COUNTER_8822B +#define RXERR_RPT_RST BIT_RXERR_RPT_RST_8822B +#define _RXERR_RPT_SEL(type) (BIT_RXERR_RPT_SEL_V1_3_0_8822B(type) \ + | ((type & 0x10) ? BIT_RXERR_RPT_SEL_V1_4_8822B : 0)) + +/* + * BB Register definition + */ +#define rPMAC_Reset 0x100 /* hal_mp.c */ + +#define rFPGA0_RFMOD 0x800 +#define rFPGA0_TxInfo 0x804 +#define rOFDMCCKEN_Jaguar 0x808 /* hal_mp.c */ +#define rFPGA0_TxGainStage 0x80C /* phydm only */ +#define rFPGA0_XA_HSSIParameter1 0x820 /* hal_mp.c */ +#define rFPGA0_XA_HSSIParameter2 0x824 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter1 0x828 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter2 0x82C /* hal_mp.c */ +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rCCAonSec_Jaguar 0x838 /* hal_mp.c */ +#define rTxAGC_B_Mcs03_Mcs00 0x83C +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84C +#define rFPGA0_XA_RFInterfaceOE 0x860 +#define rFPGA0_XB_RFInterfaceOE 0x864 +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86C +#define rFPGA0_XAB_RFInterfaceSW 0x870 +#define rFPGA0_XAB_RFParameter 0x878 +#define rFPGA0_AnalogParameter4 0x88C /* hal_mp.c & phydm */ +#define rFPGA0_XB_LSSIReadBack 0x8A4 /* phydm */ +#define rHSSIRead_Jaguar 0x8B0 /* RF read addr (rtl8822b_phy.c) */ + +#define rC_TxScale_Jaguar2 0x181C /* Pah_C TX scaling factor (hal_mp.c) */ +#define rC_IGI_Jaguar2 0x1850 /* Initial Gain for path-C (hal_mp.c) */ + +#define rFPGA1_TxInfo 0x90C /* hal_mp.c */ +#define rSingleTone_ContTx_Jaguar 0x914 /* hal_mp.c */ +/* TX BeamForming */ +#define REG_BB_TX_PATH_SEL_1_8822B 0x93C /* rtl8822b_phy.c */ +#define REG_BB_TX_PATH_SEL_2_8822B 0x940 /* rtl8822b_phy.c */ + +/* TX BeamForming */ +#define REG_BB_TXBF_ANT_SET_BF1_8822B 0x19AC /* rtl8822b_phy.c */ +#define REG_BB_TXBF_ANT_SET_BF0_8822B 0x19B4 /* rtl8822b_phy.c */ + +#define rCCK0_System 0xA00 +#define rCCK0_AFESetting 0xA04 + +#define rCCK0_DSPParameter2 0xA1C +#define rCCK0_TxFilter1 0xA20 +#define rCCK0_TxFilter2 0xA24 +#define rCCK0_DebugPort 0xA28 +#define rCCK0_FalseAlarmReport 0xA2C + +#define rD_TxScale_Jaguar2 0x1A1C /* Path_D TX scaling factor (hal_mp.c) */ +#define rD_IGI_Jaguar2 0x1A50 /* Initial Gain for path-D (hal_mp.c) */ + +#define rOFDM0_TRxPathEnable 0xC04 +#define rOFDM0_TRMuxPar 0xC08 +#define rA_TxScale_Jaguar 0xC1C /* Pah_A TX scaling factor (hal_mp.c) */ +#define rOFDM0_RxDetector1 0xC30 /* rtw_mp.c */ +#define rOFDM0_ECCAThreshold 0xC4C /* phydm only */ +#define rOFDM0_XAAGCCore1 0xC50 /* phydm only */ +#define rA_IGI_Jaguar 0xC50 /* Initial Gain for path-A (hal_mp.c) */ +#define rOFDM0_XBAGCCore1 0xC58 /* phydm only */ +#define rOFDM0_XATxIQImbalance 0xC80 /* phydm only */ +#define rA_LSSIWrite_Jaguar 0xC90 /* RF write addr, LSSI Parameter (rtl8822b_phy.c) */ + +#define rOFDM1_LSTF 0xD00 +#define rOFDM1_TRxPathEnable 0xD04 /* hal_mp.c */ +#define rA_PIRead_Jaguar 0xD04 /* RF readback with PI (rtl8822b_phy.c) */ +#define rA_SIRead_Jaguar 0xD08 /* RF readback with SI (rtl8822b_phy.c) */ +#define rB_PIRead_Jaguar 0xD44 /* RF readback with PI (rtl8822b_phy.c) */ +#define rB_SIRead_Jaguar 0xD48 /* RF readback with SI (rtl8822b_phy.c) */ + +#define rTxAGC_A_Rate18_06 0xE00 +#define rTxAGC_A_Rate54_24 0xE04 +#define rTxAGC_A_CCK1_Mcs32 0xE08 +#define rTxAGC_A_Mcs03_Mcs00 0xE10 +#define rTxAGC_A_Mcs07_Mcs04 0xE14 +#define rTxAGC_A_Mcs11_Mcs08 0xE18 +#define rTxAGC_A_Mcs15_Mcs12 0xE1C +#define rB_TxScale_Jaguar 0xE1C /* Path_B TX scaling factor (hal_mp.c) */ +#define rB_IGI_Jaguar 0xE50 /* Initial Gain for path-B (hal_mp.c) */ +#define rB_LSSIWrite_Jaguar 0xE90 /* RF write addr, LSSI Parameter (rtl8822b_phy.c) */ +/* RFE */ +#define rA_RFE_Pinmux_Jaguar 0xCB0 /* hal_mp.c */ +#define rB_RFE_Pinmux_Jaguar 0xEB0 /* Path_B RFE control pinmux */ +#define rA_RFE_Inv_Jaguar 0xCB4 /* Path_A RFE cotrol */ +#define rB_RFE_Inv_Jaguar 0xEB4 /* Path_B RFE control */ +#define rA_RFE_Jaguar 0xCB8 /* Path_A RFE cotrol */ +#define rB_RFE_Jaguar 0xEB8 /* Path_B RFE control */ +#define rA_RFE_Inverse_Jaguar 0xCBC /* Path_A RFE control inverse */ +#define rB_RFE_Inverse_Jaguar 0xEBC /* Path_B RFE control inverse */ +#define r_ANTSEL_SW_Jaguar 0x900 /* ANTSEL SW Control */ +#define bMask_RFEInv_Jaguar 0x3FF00000 +#define bMask_AntselPathFollow_Jaguar 0x00030000 + +#define rC_RFE_Pinmux_Jaguar 0x18B4 /* Path_C RFE cotrol pinmux*/ +#define rD_RFE_Pinmux_Jaguar 0x1AB4 /* Path_D RFE cotrol pinmux*/ +#define rA_RFE_Sel_Jaguar2 0x1990 + +/* Page1(0x100) */ +#define bBBResetB 0x100 + +/* Page8(0x800) */ +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 +/* Reg 0x80C rFPGA0_TxGainStage */ +#define bXBTxAGC 0xF00 +#define bXCTxAGC 0xF000 +#define bXDTxAGC 0xF0000 + +/* PageA(0xA00) */ +#define bCCKBBMode 0x3 + +#define bCCKScramble 0x8 +#define bCCKTxRate 0x3000 + +/* General */ +#define bMaskByte0 0xFF /* mp, rtw_odm.c & phydm */ +#define bMaskByte1 0xFF00 /* hal_mp.c & phydm */ +#define bMaskByte2 0xFF0000 /* hal_mp.c & phydm */ +#define bMaskByte3 0xFF000000 /* hal_mp.c & phydm */ +#define bMaskHWord 0xFFFF0000 /* hal_com.c, rtw_mp.c */ +#define bMaskLWord 0x0000FFFF /* mp, hal_com.c & phydm */ +#define bMaskDWord 0xFFFFFFFF /* mp, hal, rtw_odm.c & phydm */ + +#define bEnable 0x1 /* hal_mp.c, rtw_mp.c */ +#define bDisable 0x0 /* rtw_mp.c */ + +#define MAX_STALL_TIME 50 /* unit: us, hal_com_phycfg.c */ + +#define Rx_Smooth_Factor 20 /* phydm only */ + +/* + * RF Register definition + */ +#define RF_AC 0x00 +#define RF_AC_Jaguar 0x00 /* hal_mp.c */ +#define RF_CHNLBW 0x18 /* rtl8822b_phy.c */ +#define RF_ModeTableAddr 0x30 /* rtl8822b_phy.c */ +#define RF_ModeTableData0 0x31 /* rtl8822b_phy.c */ +#define RF_ModeTableData1 0x32 /* rtl8822b_phy.c */ +#define RF_0x52 0x52 +#define RF_WeLut_Jaguar 0xEF /* rtl8822b_phy.c */ + +/* General Functions */ +void rtl8822b_init_hal_spec(PADAPTER); /* hal/hal_com.c */ + +#ifdef CONFIG_MP_INCLUDED +/* MP Functions */ +#include /* struct mp_priv */ +void rtl8822b_prepare_mp_txdesc(PADAPTER, struct mp_priv *); /* rtw_mp.c */ +void rtl8822b_mp_config_rfpath(PADAPTER); /* hal_mp.c */ +#endif +void hw_var_set_dl_rsvd_page(PADAPTER adapter, u8 mstatus); + +#ifdef CONFIG_USB_HCI +#include +#elif defined(CONFIG_SDIO_HCI) +#include +#elif defined(CONFIG_PCI_HCI) +#include +#endif + +#endif /* _RTL8822B_HAL_H_ */ diff --git a/include/rtl8822be_hal.h b/include/rtl8822be_hal.h new file mode 100755 index 0000000..a81445f --- /dev/null +++ b/include/rtl8822be_hal.h @@ -0,0 +1,27 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8822BE_HAL_H_ +#define _RTL8822BE_HAL_H_ + +#include /* PADAPTER */ + +#define RT_BCN_INT_MASKS (BIT20 | BIT25 | BIT26 | BIT16) + +/* rtl8822be_ops.c */ +void UpdateInterruptMask8822BE(PADAPTER, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); +u16 get_txbd_rw_reg(u16 q_idx); + + +#endif /* _RTL8822BE_HAL_H_ */ diff --git a/include/rtl8822bs_hal.h b/include/rtl8822bs_hal.h new file mode 100644 index 0000000..ffaddee --- /dev/null +++ b/include/rtl8822bs_hal.h @@ -0,0 +1,31 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8822BS_HAL_H_ +#define _RTL8822BS_HAL_H_ + +#include /* PADAPTER */ + +/* rtl8822bs_ops.c */ +void rtl8822bs_set_hal_ops(PADAPTER); + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +void rtl8822bs_disable_interrupt_but_cpwm2(PADAPTER adapter); +#endif + +/* rtl8822bs_xmit.c */ +s32 rtl8822bs_dequeue_writeport(PADAPTER); +#define _dequeue_writeport(a) rtl8822bs_dequeue_writeport(a) + +#endif /* _RTL8822BS_HAL_H_ */ diff --git a/include/rtl8822bu_hal.h b/include/rtl8822bu_hal.h new file mode 100644 index 0000000..a35773f --- /dev/null +++ b/include/rtl8822bu_hal.h @@ -0,0 +1,61 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8822BU_HAL_H_ +#define _RTL8822BU_HAL_H_ + +#ifdef CONFIG_USB_HCI + #include /* PADAPTER */ + + #ifdef CONFIG_USB_HCI + #ifdef USB_PACKET_OFFSET_SZ + #define PACKET_OFFSET_SZ (USB_PACKET_OFFSET_SZ) + #else + #define PACKET_OFFSET_SZ (8) + #endif + #define TXDESC_OFFSET (TXDESC_SIZE + PACKET_OFFSET_SZ) + #endif + + /* undefine MAX_RECVBUF_SZ from rtl8822b_hal.h */ + #ifdef MAX_RECVBUF_SZ + #undef MAX_RECVBUF_SZ + #endif + + /* recv_buffer must be large than usb agg size */ + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + #ifdef CONFIG_PLATFORM_NOVATEK_NT72668 + #define MAX_RECVBUF_SZ (15360) /* 15k */ + #elif defined(CONFIG_PLATFORM_HISILICON) + /* use 16k to workaround for HISILICON platform */ + #define MAX_RECVBUF_SZ (16384) + #else + #define MAX_RECVBUF_SZ (32768) + #endif + #else + #define MAX_RECVBUF_SZ (4000) + #endif + #endif /* !MAX_RECVBUF_SZ */ + + /* rtl8822bu_ops.c */ + void rtl8822bu_set_hal_ops(PADAPTER padapter); + void rtl8822bu_set_hw_type(struct dvobj_priv *pdvobj); + + /* rtl8822bu_io.c */ + void rtl8822bu_set_intf_ops(struct _io_ops *pops); + +#endif /* CONFIG_USB_HCI */ + + +#endif /* _RTL8822BU_HAL_H_ */ diff --git a/include/rtl8822c_hal.h b/include/rtl8822c_hal.h new file mode 100755 index 0000000..0230d93 --- /dev/null +++ b/include/rtl8822c_hal.h @@ -0,0 +1,246 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8822C_HAL_H_ +#define _RTL8822C_HAL_H_ + +#include /* BIT(x) */ +#include /* PADAPTER */ +#include "../hal/halmac/halmac_api.h" /* MAC REG definition */ + +#ifdef CONFIG_SUPPORT_TRX_SHARED +#define DEF_RECVBUF_SZ 24576 /* RX 24K */ +#if (DFT_TRX_SHARE_MODE == 1) +#define RX_FIFO_EXPANDING 40960 /* RX= 24K+40K=64K , TX=256K-40K=216K */ +#elif (DFT_TRX_SHARE_MODE == 2) +#define RX_FIFO_EXPANDING 65536 /* RX= 24K+40K+24=88K , TX=256K-40K-24K=192K */ +#elif (DFT_TRX_SHARE_MODE ==3) +#define RX_FIFO_EXPANDING 106496 /* RX= 24K+40K+24+40K=128K , TX=256K-40K-24K-40K=152K */ +#elif (DFT_TRX_SHARE_MODE ==4) +#define RX_FIFO_EXPANDING 131072 /* RX= 24K+40K+24+40K+24K=128K , TX=256K-40K-24K-40K-24K=128K */ +#else +#define RX_FIFO_EXPANDING 0 +#endif +#define MAX_RECVBUF_SZ (DEF_RECVBUF_SZ + RX_FIFO_EXPANDING) +#else /* !CONFIG_SUPPORT_TRX_SHARED */ +#ifdef CONFIG_PCI_HCI +#define MAX_RECVBUF_SZ 12288 /* 12KB */ +#else +#define MAX_RECVBUF_SZ 24576 /* 24KB, TX: 256KB */ +#endif /* !CONFIG_PCI_HCI */ +#endif /* !CONFIG_SUPPORT_TRX_SHARED */ + +/* + * MAC Register definition + */ +#define REG_AFE_XTAL_CTRL REG_AFE_CTRL1_8822C /* hal_com.c & phydm */ +#define REG_LEDCFG0 REG_LED_CFG_8822C /* rtw_mp.c */ +#define MSR (REG_CR_8822C + 2) /* rtw_mp.c & hal_com.c */ +#define MSR1 REG_CR_EXT_8822C /* rtw_mp.c & hal_com.c */ +#define REG_C2HEVT_MSG_NORMAL 0x1A0 /* hal_com.c */ +#define REG_C2HEVT_CLEAR 0x1AF /* hal_com.c */ +#define REG_BCN_CTRL_1 REG_BCN_CTRL_CLINT0_8822C /* hal_com.c */ + +#define REG_WOWLAN_WAKE_REASON 0x01C7 /* hal_com.c */ +#define REG_GPIO_PIN_CTRL_2 REG_GPIO_EXT_CTRL_8822C /* hal_com.c */ + +/* RXERR_RPT, for rtw_mp.c */ +#define RXERR_TYPE_OFDM_PPDU 0 +#define RXERR_TYPE_OFDM_FALSE_ALARM 2 +#define RXERR_TYPE_OFDM_MPDU_OK 0 +#define RXERR_TYPE_OFDM_MPDU_FAIL 1 +#define RXERR_TYPE_CCK_PPDU 3 +#define RXERR_TYPE_CCK_FALSE_ALARM 5 +#define RXERR_TYPE_CCK_MPDU_OK 3 +#define RXERR_TYPE_CCK_MPDU_FAIL 4 +#define RXERR_TYPE_HT_PPDU 8 +#define RXERR_TYPE_HT_FALSE_ALARM 9 +#define RXERR_TYPE_HT_MPDU_TOTAL 6 +#define RXERR_TYPE_HT_MPDU_OK 6 +#define RXERR_TYPE_HT_MPDU_FAIL 7 +#define RXERR_TYPE_RX_FULL_DROP 10 + +#define RXERR_COUNTER_MASK BIT_MASK_RPT_COUNTER_8822C +#define RXERR_RPT_RST BIT_RXERR_RPT_RST_8822C +#define _RXERR_RPT_SEL(type) (BIT_RXERR_RPT_SEL_V1_3_0_8822C(type) \ + | ((type & 0x10) ? BIT_RXERR_RPT_SEL_V1_4_8822C : 0)) + +/* + * BB Register definition + */ +#define rPMAC_Reset 0x100 /* hal_mp.c */ + +#define rFPGA0_RFMOD 0x800 +#define rFPGA0_TxInfo 0x804 +#define rOFDMCCKEN_Jaguar 0x808 /* hal_mp.c */ +#define rFPGA0_TxGainStage 0x80C /* phydm only */ +#define rFPGA0_XA_HSSIParameter1 0x820 /* hal_mp.c */ +#define rFPGA0_XA_HSSIParameter2 0x824 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter1 0x828 /* hal_mp.c */ +#define rFPGA0_XB_HSSIParameter2 0x82C /* hal_mp.c */ +#define rTxAGC_B_Rate18_06 0x830 +#define rTxAGC_B_Rate54_24 0x834 +#define rTxAGC_B_CCK1_55_Mcs32 0x838 +#define rCCAonSec_Jaguar 0x838 /* hal_mp.c */ +#define rTxAGC_B_Mcs03_Mcs00 0x83C +#define rTxAGC_B_Mcs07_Mcs04 0x848 +#define rTxAGC_B_Mcs11_Mcs08 0x84C +#define rFPGA0_XA_RFInterfaceOE 0x860 +#define rFPGA0_XB_RFInterfaceOE 0x864 +#define rTxAGC_B_Mcs15_Mcs12 0x868 +#define rTxAGC_B_CCK11_A_CCK2_11 0x86C +#define rFPGA0_XAB_RFInterfaceSW 0x870 +#define rFPGA0_XAB_RFParameter 0x878 +#define rFPGA0_AnalogParameter4 0x88C /* hal_mp.c & phydm */ +#define rFPGA0_XB_LSSIReadBack 0x8A4 /* phydm */ +#define rHSSIRead_Jaguar 0x8B0 /* RF read addr (rtl8822c_phy.c) */ + +#define rC_TxScale_Jaguar2 0x181C /* Pah_C TX scaling factor (hal_mp.c) */ +#define rC_IGI_Jaguar2 0x1850 /* Initial Gain for path-C (hal_mp.c) */ + +#define rFPGA1_TxInfo 0x90C /* hal_mp.c */ +#define rSingleTone_ContTx_Jaguar 0x914 /* hal_mp.c */ +/* TX BeamForming */ +#define REG_BB_TX_PATH_SEL_1_8822C 0x93C /* rtl8822c_phy.c */ +#define REG_BB_TX_PATH_SEL_2_8822C 0x940 /* rtl8822c_phy.c */ + +/* TX BeamForming */ +#define REG_BB_TXBF_ANT_SET_BF1_8822C 0x19AC /* rtl8822c_phy.c */ +#define REG_BB_TXBF_ANT_SET_BF0_8822C 0x19B4 /* rtl8822c_phy.c */ + +#define rCCK0_System 0xA00 +#define rCCK0_AFESetting 0xA04 + +#define rCCK0_DSPParameter2 0xA1C +#define rCCK0_TxFilter1 0xA20 +#define rCCK0_TxFilter2 0xA24 +#define rCCK0_DebugPort 0xA28 +#define rCCK0_FalseAlarmReport 0xA2C + +#define rD_TxScale_Jaguar2 0x1A1C /* Path_D TX scaling factor (hal_mp.c) */ +#define rD_IGI_Jaguar2 0x1A50 /* Initial Gain for path-D (hal_mp.c) */ + +#define rOFDM0_TRxPathEnable 0xC04 +#define rOFDM0_TRMuxPar 0xC08 +#define rA_TxScale_Jaguar 0xC1C /* Pah_A TX scaling factor (hal_mp.c) */ +#define rOFDM0_RxDetector1 0xC30 /* rtw_mp.c */ +#define rOFDM0_ECCAThreshold 0xC4C /* phydm only */ +#define rOFDM0_XAAGCCore1 0xC50 /* phydm only */ +#define rA_IGI_Jaguar 0xC50 /* Initial Gain for path-A (hal_mp.c) */ +#define rOFDM0_XBAGCCore1 0xC58 /* phydm only */ +#define rOFDM0_XATxIQImbalance 0xC80 /* phydm only */ +#define rA_LSSIWrite_Jaguar 0xC90 /* RF write addr, LSSI Parameter (rtl8822b_phy.c) */ + +#define rOFDM1_LSTF 0xD00 +#define rOFDM1_TRxPathEnable 0xD04 /* hal_mp.c */ +#define rA_PIRead_Jaguar 0xD04 /* RF readback with PI (rtl8822c_phy.c) */ +#define rA_SIRead_Jaguar 0xD08 /* RF readback with SI (rtl8822c_phy.c) */ +#define rB_PIRead_Jaguar 0xD44 /* RF readback with PI (rtl8822c_phy.c) */ +#define rB_SIRead_Jaguar 0xD48 /* RF readback with SI (rtl8822c_phy.c) */ + +#define rTxAGC_A_Rate18_06 0xE00 +#define rTxAGC_A_Rate54_24 0xE04 +#define rTxAGC_A_CCK1_Mcs32 0xE08 +#define rTxAGC_A_Mcs03_Mcs00 0xE10 +#define rTxAGC_A_Mcs07_Mcs04 0xE14 +#define rTxAGC_A_Mcs11_Mcs08 0xE18 +#define rTxAGC_A_Mcs15_Mcs12 0xE1C +#define rB_TxScale_Jaguar 0xE1C /* Path_B TX scaling factor (hal_mp.c) */ +#define rB_IGI_Jaguar 0xE50 /* Initial Gain for path-B (hal_mp.c) */ +#define rB_LSSIWrite_Jaguar 0xE90 /* RF write addr, LSSI Parameter (rtl8822b_phy.c) */ +/* RFE */ +#define rA_RFE_Pinmux_Jaguar 0xCB0 /* hal_mp.c */ +#define rB_RFE_Pinmux_Jaguar 0xEB0 /* Path_B RFE control pinmux */ +#define rA_RFE_Inv_Jaguar 0xCB4 /* Path_A RFE cotrol */ +#define rB_RFE_Inv_Jaguar 0xEB4 /* Path_B RFE control */ +#define rA_RFE_Jaguar 0xCB8 /* Path_A RFE cotrol */ +#define rB_RFE_Jaguar 0xEB8 /* Path_B RFE control */ +#define rA_RFE_Inverse_Jaguar 0xCBC /* Path_A RFE control inverse */ +#define rB_RFE_Inverse_Jaguar 0xEBC /* Path_B RFE control inverse */ +#define r_ANTSEL_SW_Jaguar 0x900 /* ANTSEL SW Control */ +#define bMask_RFEInv_Jaguar 0x3FF00000 +#define bMask_AntselPathFollow_Jaguar 0x00030000 + +#define rC_RFE_Pinmux_Jaguar 0x18B4 /* Path_C RFE cotrol pinmux*/ +#define rD_RFE_Pinmux_Jaguar 0x1AB4 /* Path_D RFE cotrol pinmux*/ +#define rA_RFE_Sel_Jaguar2 0x1990 + +/* Page1(0x100) */ +#define bBBResetB 0x100 + +/* Page8(0x800) */ +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 +/* Reg 0x80C rFPGA0_TxGainStage */ +#define bXBTxAGC 0xF00 +#define bXCTxAGC 0xF000 +#define bXDTxAGC 0xF0000 + +/* PageA(0xA00) */ +#define bCCKBBMode 0x3 + +#define bCCKScramble 0x8 +#define bCCKTxRate 0x3000 + +/* General */ +#define bMaskByte0 0xFF /* mp, rtw_odm.c & phydm */ +#define bMaskByte1 0xFF00 /* hal_mp.c & phydm */ +#define bMaskByte2 0xFF0000 /* hal_mp.c & phydm */ +#define bMaskByte3 0xFF000000 /* hal_mp.c & phydm */ +#define bMaskHWord 0xFFFF0000 /* hal_com.c, rtw_mp.c */ +#define bMaskLWord 0x0000FFFF /* mp, hal_com.c & phydm */ +#define bMaskDWord 0xFFFFFFFF /* mp, hal, rtw_odm.c & phydm */ + +#define bEnable 0x1 /* hal_mp.c, rtw_mp.c */ +#define bDisable 0x0 /* rtw_mp.c */ + +#define MAX_STALL_TIME 50 /* unit: us, hal_com_phycfg.c */ + +#define Rx_Smooth_Factor 20 /* phydm only */ + +/* + * RF Register definition + */ +#define RF_AC 0x00 +#define RF_AC_Jaguar 0x00 /* hal_mp.c */ +#define RF_CHNLBW 0x18 /* rtl8822c_phy.c */ +#define RF_ModeTableAddr 0x30 /* rtl8822c_phy.c */ +#define RF_ModeTableData0 0x31 /* rtl8822c_phy.c */ +#define RF_ModeTableData1 0x32 /* rtl8822c_phy.c */ +#define RF_0x52 0x52 +#define RF_WeLut_Jaguar 0xEF /* rtl8822c_phy.c */ + +/* rtw_lps_state_chk()@hal_com.c */ +#define BIT_PWRBIT_OW_EN BIT_WMAC_TCRPWRMGT_HWDATA_EN_8822C + +/* General Functions */ +void rtl8822c_init_hal_spec(PADAPTER); /* hal/hal_com.c */ + +#ifdef CONFIG_MP_INCLUDED +/* MP Functions */ +#include /* struct mp_priv */ +void rtl8822c_prepare_mp_txdesc(PADAPTER, struct mp_priv *); /* rtw_mp.c */ +void rtl8822c_mp_config_rfpath(PADAPTER); /* hal_mp.c */ +#endif +void hw_var_set_dl_rsvd_page(PADAPTER adapter, u8 mstatus); + +#ifdef CONFIG_USB_HCI +#include +#elif defined(CONFIG_SDIO_HCI) +#include +#elif defined(CONFIG_PCI_HCI) +#include +#endif + +#endif /* _RTL8822C_HAL_H_ */ diff --git a/include/rtl8822ce_hal.h b/include/rtl8822ce_hal.h new file mode 100755 index 0000000..f56566e --- /dev/null +++ b/include/rtl8822ce_hal.h @@ -0,0 +1,27 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8822CE_HAL_H_ +#define _RTL8822CE_HAL_H_ + +#include /* PADAPTER */ + +#define RT_BCN_INT_MASKS (BIT20 | BIT25 | BIT26 | BIT16) + +/* rtl8822ce_ops.c */ +void UpdateInterruptMask8822CE(PADAPTER, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1); +u16 get_txbd_rw_reg(u16 q_idx); + + +#endif /* _RTL8822CE_HAL_H_ */ diff --git a/include/rtl8822cs_hal.h b/include/rtl8822cs_hal.h new file mode 100755 index 0000000..3e54b2a --- /dev/null +++ b/include/rtl8822cs_hal.h @@ -0,0 +1,31 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8822CS_HAL_H_ +#define _RTL8822CS_HAL_H_ + +#include /* PADAPTER */ + +/* rtl8822cs_ops.c */ +void rtl8822cs_set_hal_ops(PADAPTER); + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +void rtl8822cs_disable_interrupt_but_cpwm2(PADAPTER adapter); +#endif + +/* rtl8822cs_xmit.c */ +s32 rtl8822cs_dequeue_writeport(PADAPTER); +#define _dequeue_writeport(a) rtl8822cs_dequeue_writeport(a) + +#endif /* _RTL8822CS_HAL_H_ */ diff --git a/include/rtl8822cu_hal.h b/include/rtl8822cu_hal.h new file mode 100755 index 0000000..ba2e36e --- /dev/null +++ b/include/rtl8822cu_hal.h @@ -0,0 +1,61 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL8822CU_HAL_H_ +#define _RTL8822CU_HAL_H_ + +#ifdef CONFIG_USB_HCI + #include /* PADAPTER */ + + #ifdef CONFIG_USB_HCI + #ifdef USB_PACKET_OFFSET_SZ + #define PACKET_OFFSET_SZ (USB_PACKET_OFFSET_SZ) + #else + #define PACKET_OFFSET_SZ (8) + #endif + #define TXDESC_OFFSET (TXDESC_SIZE + PACKET_OFFSET_SZ) + #endif + + /* undefine MAX_RECVBUF_SZ from rtl8822c_hal.h */ + #ifdef MAX_RECVBUF_SZ + #undef MAX_RECVBUF_SZ + #endif + + /* recv_buffer must be large than usb agg size */ + #ifndef MAX_RECVBUF_SZ + #ifndef CONFIG_MINIMAL_MEMORY_USAGE + #ifdef CONFIG_PLATFORM_NOVATEK_NT72668 + #define MAX_RECVBUF_SZ (15360) /* 15k */ + #elif defined(CONFIG_PLATFORM_HISILICON) + /* use 16k to workaround for HISILICON platform */ + #define MAX_RECVBUF_SZ (16384) + #else + #define MAX_RECVBUF_SZ (32768) + #endif + #else + #define MAX_RECVBUF_SZ (4000) + #endif + #endif /* !MAX_RECVBUF_SZ */ + + /* rtl8822cu_ops.c */ + void rtl8822cu_set_hal_ops(PADAPTER padapter); + void rtl8822cu_set_hw_type(struct dvobj_priv *pdvobj); + + /* rtl8822cu_io.c */ + void rtl8822cu_set_intf_ops(struct _io_ops *pops); + +#endif /* CONFIG_USB_HCI */ + + +#endif /* _RTL8822CU_HAL_H_ */ diff --git a/include/rtw_android.h b/include/rtw_android.h new file mode 100644 index 0000000..9bb8e32 --- /dev/null +++ b/include/rtw_android.h @@ -0,0 +1,117 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __RTW_ANDROID_H__ +#define __RTW_ANDROID_H__ + +enum ANDROID_WIFI_CMD { + ANDROID_WIFI_CMD_START, + ANDROID_WIFI_CMD_STOP, + ANDROID_WIFI_CMD_SCAN_ACTIVE, + ANDROID_WIFI_CMD_SCAN_PASSIVE, + ANDROID_WIFI_CMD_RSSI, + ANDROID_WIFI_CMD_LINKSPEED, + ANDROID_WIFI_CMD_RXFILTER_START, + ANDROID_WIFI_CMD_RXFILTER_STOP, + ANDROID_WIFI_CMD_RXFILTER_ADD, + ANDROID_WIFI_CMD_RXFILTER_REMOVE, + ANDROID_WIFI_CMD_BTCOEXSCAN_START, + ANDROID_WIFI_CMD_BTCOEXSCAN_STOP, + ANDROID_WIFI_CMD_BTCOEXMODE, + ANDROID_WIFI_CMD_SETSUSPENDMODE, + ANDROID_WIFI_CMD_SETSUSPENDOPT, + ANDROID_WIFI_CMD_P2P_DEV_ADDR, + ANDROID_WIFI_CMD_SETFWPATH, + ANDROID_WIFI_CMD_SETBAND, + ANDROID_WIFI_CMD_GETBAND, + ANDROID_WIFI_CMD_COUNTRY, + ANDROID_WIFI_CMD_P2P_SET_NOA, + ANDROID_WIFI_CMD_P2P_GET_NOA, + ANDROID_WIFI_CMD_P2P_SET_PS, + ANDROID_WIFI_CMD_SET_AP_WPS_P2P_IE, + + ANDROID_WIFI_CMD_MIRACAST, + +#ifdef CONFIG_PNO_SUPPORT + ANDROID_WIFI_CMD_PNOSSIDCLR_SET, + ANDROID_WIFI_CMD_PNOSETUP_SET, + ANDROID_WIFI_CMD_PNOENABLE_SET, + ANDROID_WIFI_CMD_PNODEBUG_SET, +#endif + + ANDROID_WIFI_CMD_MACADDR, + + ANDROID_WIFI_CMD_BLOCK_SCAN, + ANDROID_WIFI_CMD_BLOCK, + + ANDROID_WIFI_CMD_WFD_ENABLE, + ANDROID_WIFI_CMD_WFD_DISABLE, + + ANDROID_WIFI_CMD_WFD_SET_TCPPORT, + ANDROID_WIFI_CMD_WFD_SET_MAX_TPUT, + ANDROID_WIFI_CMD_WFD_SET_DEVTYPE, + ANDROID_WIFI_CMD_CHANGE_DTIM, + ANDROID_WIFI_CMD_HOSTAPD_SET_MACADDR_ACL, + ANDROID_WIFI_CMD_HOSTAPD_ACL_ADD_STA, + ANDROID_WIFI_CMD_HOSTAPD_ACL_REMOVE_STA, +#if defined(CONFIG_GTK_OL) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 1, 0)) + ANDROID_WIFI_CMD_GTK_REKEY_OFFLOAD, +#endif /* CONFIG_GTK_OL */ + ANDROID_WIFI_CMD_P2P_DISABLE, + ANDROID_WIFI_CMD_SET_AEK, + ANDROID_WIFI_CMD_EXT_AUTH_STATUS, + ANDROID_WIFI_CMD_DRIVERVERSION, + ANDROID_WIFI_CMD_MAX +}; + +int rtw_android_cmdstr_to_num(char *cmdstr); +int rtw_android_priv_cmd(struct net_device *net, struct ifreq *ifr, int cmd); + +#if defined(CONFIG_PNO_SUPPORT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +int rtw_android_pno_enable(struct net_device *net, int pno_enable); +int rtw_android_cfg80211_pno_setup(struct net_device *net, + struct cfg80211_ssid *ssid, int n_ssids, int interval); +#endif + +#if defined(RTW_ENABLE_WIFI_CONTROL_FUNC) +int rtw_android_wifictrl_func_add(void); +void rtw_android_wifictrl_func_del(void); +void *wl_android_prealloc(int section, unsigned long size); + +int wifi_get_irq_number(unsigned long *irq_flags_ptr); +int wifi_set_power(int on, unsigned long msec); +int wifi_get_mac_addr(unsigned char *buf); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 18, 0)) +void *wifi_get_country_code(char *ccode, u32 flags); +#else /* Linux kernel < 3.18 */ +void *wifi_get_country_code(char *ccode); +#endif /* Linux kernel < 3.18 */ +#else +static inline int rtw_android_wifictrl_func_add(void) +{ + return 0; +} +static inline void rtw_android_wifictrl_func_del(void) {} +#endif /* defined(RTW_ENABLE_WIFI_CONTROL_FUNC) */ + +#ifdef CONFIG_GPIO_WAKEUP +#ifdef CONFIG_PLATFORM_INTEL_BYT +int wifi_configure_gpio(void); +#endif /* CONFIG_PLATFORM_INTEL_BYT */ +void wifi_free_gpio(unsigned int gpio); +#endif /* CONFIG_GPIO_WAKEUP */ + + +#endif /* __RTW_ANDROID_H__ */ diff --git a/include/rtw_ap.h b/include/rtw_ap.h new file mode 100644 index 0000000..f9459c0 --- /dev/null +++ b/include/rtw_ap.h @@ -0,0 +1,143 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_AP_H_ +#define __RTW_AP_H_ + + +#ifdef CONFIG_AP_MODE + +/* external function */ +extern void rtw_indicate_sta_assoc_event(_adapter *padapter, struct sta_info *psta); +extern void rtw_indicate_sta_disassoc_event(_adapter *padapter, struct sta_info *psta); + + +void init_mlme_ap_info(_adapter *padapter); +void free_mlme_ap_info(_adapter *padapter); +u8 rtw_set_tim_ie(u8 dtim_cnt, u8 dtim_period + , const u8 *tim_bmp, u8 tim_bmp_len, u8 *tim_ie); +/* void update_BCNTIM(_adapter *padapter); */ +void rtw_add_bcn_ie(_adapter *padapter, WLAN_BSSID_EX *pnetwork, u8 index, u8 *data, u8 len); +void rtw_remove_bcn_ie(_adapter *padapter, WLAN_BSSID_EX *pnetwork, u8 index); +void _update_beacon(_adapter *padapter, u8 ie_id, u8 *oui, u8 tx, u8 flags, const char *tag); +#define update_beacon(adapter, ie_id, oui, tx, flags) _update_beacon((adapter), (ie_id), (oui), (tx), (flags), __func__) +/*update_beacon - (flags) can set to normal enqueue (0) and RTW_CMDF_WAIT_ACK enqueue. + (flags) = RTW_CMDF_DIRECTLY is not currently implemented, it will do normal enqueue.*/ + +void rtw_ap_update_sta_ra_info(_adapter *padapter, struct sta_info *psta); + +void expire_timeout_chk(_adapter *padapter); +void update_sta_info_apmode(_adapter *padapter, struct sta_info *psta); +void rtw_start_bss_hdl_after_chbw_decided(_adapter *adapter); +void start_bss_network(_adapter *padapter, struct createbss_parm *parm); +int rtw_check_beacon_data(_adapter *padapter, u8 *pbuf, int len); +void rtw_ap_restore_network(_adapter *padapter); + +#if CONFIG_RTW_MACADDR_ACL +void rtw_macaddr_acl_init(_adapter *adapter, u8 period); +void rtw_macaddr_acl_deinit(_adapter *adapter, u8 period); +void rtw_macaddr_acl_clear(_adapter *adapter, u8 period); +void rtw_set_macaddr_acl(_adapter *adapter, u8 period, int mode); +int rtw_acl_add_sta(_adapter *adapter, u8 period, const u8 *addr); +int rtw_acl_remove_sta(_adapter *adapter, u8 period, const u8 *addr); +#endif /* CONFIG_RTW_MACADDR_ACL */ + +u8 rtw_ap_set_sta_key(_adapter *adapter, const u8 *addr, u8 alg, const u8 *key, u8 keyid, u8 gk); +u8 rtw_ap_set_pairwise_key(_adapter *padapter, struct sta_info *psta); +int rtw_ap_set_group_key(_adapter *padapter, u8 *key, u8 alg, int keyid); +int rtw_ap_set_wep_key(_adapter *padapter, u8 *key, u8 keylen, int keyid, u8 set_tx); + +#ifdef CONFIG_NATIVEAP_MLME +void associated_clients_update(_adapter *padapter, u8 updated, u32 sta_info_type); +void bss_cap_update_on_sta_join(_adapter *padapter, struct sta_info *psta); +u8 bss_cap_update_on_sta_leave(_adapter *padapter, struct sta_info *psta); +void sta_info_update(_adapter *padapter, struct sta_info *psta); +void ap_sta_info_defer_update(_adapter *padapter, struct sta_info *psta); +u8 ap_free_sta(_adapter *padapter, struct sta_info *psta, bool active, u16 reason, bool enqueue); +int rtw_sta_flush(_adapter *padapter, bool enqueue); +int rtw_ap_inform_ch_switch(_adapter *padapter, u8 new_ch, u8 ch_offset); +void start_ap_mode(_adapter *padapter); +void stop_ap_mode(_adapter *padapter); +#endif + +void rtw_ap_update_bss_chbw(_adapter *adapter, WLAN_BSSID_EX *bss, u8 ch, u8 bw, u8 offset); +u8 rtw_ap_chbw_decision(_adapter *adapter, u8 ifbmp, u8 excl_ifbmp + , s16 req_ch, s8 req_bw, s8 req_offset, u8 *ch, u8 *bw, u8 *offset, u8 *chbw_allow, bool *set_u_ch); + +#ifdef CONFIG_AUTO_AP_MODE +void rtw_auto_ap_rx_msg_dump(_adapter *padapter, union recv_frame *precv_frame, u8 *ehdr_pos); +extern void rtw_start_auto_ap(_adapter *adapter); +#endif /* CONFIG_AUTO_AP_MODE */ + +void rtw_ap_parse_sta_capability(_adapter *adapter, struct sta_info *sta, u8 *cap); +u16 rtw_ap_parse_sta_supported_rates(_adapter *adapter, struct sta_info *sta, u8 *tlv_ies, u16 tlv_ies_len); +u16 rtw_ap_parse_sta_security_ie(_adapter *adapter, struct sta_info *sta, struct rtw_ieee802_11_elems *elems); +void rtw_ap_parse_sta_wmm_ie(_adapter *adapter, struct sta_info *sta, u8 *tlv_ies, u16 tlv_ies_len); +void rtw_ap_parse_sta_ht_ie(_adapter *adapter, struct sta_info *sta, struct rtw_ieee802_11_elems *elems); +void rtw_ap_parse_sta_vht_ie(_adapter *adapter, struct sta_info *sta, struct rtw_ieee802_11_elems *elems); +void rtw_ap_parse_sta_multi_ap_ie(_adapter *adapter, struct sta_info *sta, u8 *ies, int ies_len); + +/* b2u flags */ +#define RTW_AP_B2U_ALL BIT0 +#define RTW_AP_B2U_GA_UCAST BIT1 /* WDS group addressed unicast frame, forward only */ +#define RTW_AP_B2U_BCAST BIT2 +#define RTW_AP_B2U_IP_MCAST BIT3 + +#define rtw_ap_src_b2u_policy_chk(flags, da) ( \ + (flags & RTW_AP_B2U_ALL) \ + || ((flags & RTW_AP_B2U_BCAST) && is_broadcast_mac_addr(da)) \ + || ((flags & RTW_AP_B2U_IP_MCAST) && (IP_MCAST_MAC(da) || ICMPV6_MCAST_MAC(da))) \ + ) + +#define rtw_ap_fwd_b2u_policy_chk(flags, da, gaucst) ( \ + (flags & RTW_AP_B2U_ALL) \ + || ((flags & RTW_AP_B2U_GA_UCAST) && gaucst) \ + || ((flags & RTW_AP_B2U_BCAST) && is_broadcast_mac_addr(da)) \ + || ((flags & RTW_AP_B2U_IP_MCAST) && (IP_MCAST_MAC(da) || ICMPV6_MCAST_MAC(da))) \ + ) + +void dump_ap_b2u_flags(void *sel, _adapter *adapter); + +int rtw_ap_addr_resolve(_adapter *adapter, u16 os_qid, struct xmit_frame *xframe, _pkt *pkt, _list *f_list); +int rtw_ap_rx_data_validate_hdr(_adapter *adapter, union recv_frame *rframe, struct sta_info **sta); +int rtw_ap_rx_msdu_act_check(union recv_frame *rframe + , const u8 *da, const u8 *sa + , u8 *msdu, enum rtw_rx_llc_hdl llc_hdl + , struct xmit_frame **fwd_frame, _list *f_list); + +void update_bmc_sta(_adapter *padapter); + +#ifdef CONFIG_BMC_TX_RATE_SELECT +void rtw_update_bmc_sta_tx_rate(_adapter *adapter); +#endif + +void rtw_process_ht_action_smps(_adapter *padapter, u8 *ta, u8 ctrl_field); +void rtw_process_public_act_bsscoex(_adapter *padapter, u8 *pframe, uint frame_len); +#ifdef CONFIG_80211N_HT +int rtw_ht_operation_update(_adapter *padapter); +#endif /* CONFIG_80211N_HT */ +u8 rtw_ap_sta_states_check(_adapter *adapter); + +#ifdef CONFIG_FW_HANDLE_TXBCN +#define rtw_ap_get_nums(adapter) (adapter_to_dvobj(adapter)->nr_ap_if) +bool rtw_ap_nums_check(_adapter *adapter); +#endif + +#ifdef CONFIG_SWTIMER_BASED_TXBCN +void tx_beacon_handlder(struct dvobj_priv *pdvobj); +void tx_beacon_timer_handlder(void *ctx); +#endif /*CONFIG_SWTIMER_BASED_TXBCN*/ + +#endif /* end of CONFIG_AP_MODE */ +#endif /*__RTW_AP_H_*/ diff --git a/include/rtw_beamforming.h b/include/rtw_beamforming.h new file mode 100644 index 0000000..4c7f006 --- /dev/null +++ b/include/rtw_beamforming.h @@ -0,0 +1,297 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_BEAMFORMING_H_ +#define __RTW_BEAMFORMING_H_ + +#ifdef CONFIG_BEAMFORMING + +#ifdef RTW_BEAMFORMING_VERSION_2 +#define MAX_NUM_BEAMFORMEE_SU 2 +#define MAX_NUM_BEAMFORMER_SU 2 +#define MAX_NUM_BEAMFORMEE_MU 6 +#define MAX_NUM_BEAMFORMER_MU 1 + +#define MAX_BEAMFORMEE_ENTRY_NUM (MAX_NUM_BEAMFORMEE_SU + MAX_NUM_BEAMFORMEE_MU) +#define MAX_BEAMFORMER_ENTRY_NUM (MAX_NUM_BEAMFORMER_SU + MAX_NUM_BEAMFORMER_MU) + +/* Need to be defined by IC */ +#define SU_SOUNDING_TIMEOUT 5 /* unit: ms */ +#define MU_SOUNDING_TIMEOUT 8 /* unit: ms */ + +#define GET_BEAMFORM_INFO(adapter) (&GET_HAL_DATA(adapter)->beamforming_info) +#define GetInitSoundCnt(_SoundPeriod, _MinSoundPeriod) ((_SoundPeriod)/(_MinSoundPeriod)) + +enum BEAMFORMING_CTRL_TYPE { + BEAMFORMING_CTRL_ENTER = 0, + BEAMFORMING_CTRL_LEAVE = 1, + BEAMFORMING_CTRL_START_PERIOD = 2, + BEAMFORMING_CTRL_END_PERIOD = 3, + BEAMFORMING_CTRL_SOUNDING_FAIL = 4, + BEAMFORMING_CTRL_SOUNDING_CLK = 5, + BEAMFORMING_CTRL_SET_GID_TABLE = 6, + BEAMFORMING_CTRL_SET_CSI_REPORT = 7, +}; + +enum _BEAMFORMING_STATE { + BEAMFORMING_STATE_IDLE, + BEAMFORMING_STATE_START, + BEAMFORMING_STATE_END, +}; + +/* + * typedef BEAMFORMING_CAP for phydm + */ +typedef enum beamforming_cap { + BEAMFORMING_CAP_NONE = 0x0, + BEAMFORMER_CAP_HT_EXPLICIT = 0x1, + BEAMFORMEE_CAP_HT_EXPLICIT = 0x2, + BEAMFORMER_CAP_VHT_SU = 0x4, /* Self has er Cap, because Reg er & peer ee */ + BEAMFORMEE_CAP_VHT_SU = 0x8, /* Self has ee Cap, because Reg ee & peer er */ + BEAMFORMER_CAP_VHT_MU = 0x10, /* Self has er Cap, because Reg er & peer ee */ + BEAMFORMEE_CAP_VHT_MU = 0x20, /* Self has ee Cap, because Reg ee & peer er */ + BEAMFORMER_CAP = 0x40, + BEAMFORMEE_CAP = 0x80, +} BEAMFORMING_CAP; + +enum _BEAMFORM_ENTRY_HW_STATE { + BEAMFORM_ENTRY_HW_STATE_NONE, + BEAMFORM_ENTRY_HW_STATE_ADD_INIT, + BEAMFORM_ENTRY_HW_STATE_ADDING, + BEAMFORM_ENTRY_HW_STATE_ADDED, + BEAMFORM_ENTRY_HW_STATE_DELETE_INIT, + BEAMFORM_ENTRY_HW_STATE_DELETING, + BEAMFORM_ENTRY_HW_STATE_MAX +}; + +/* The sounding state is recorded by BFer. */ +enum _SOUNDING_STATE { + SOUNDING_STATE_NONE = 0, + SOUNDING_STATE_INIT = 1, + SOUNDING_STATE_SU_START = 2, + SOUNDING_STATE_SU_SOUNDDOWN = 3, + SOUNDING_STATE_MU_START = 4, + SOUNDING_STATE_MU_SOUNDDOWN = 5, + SOUNDING_STATE_SOUNDING_TIMEOUT = 6, + SOUNDING_STATE_MAX +}; + +struct beamformee_entry { + u8 used; /* _TRUE/_FALSE */ + u8 txbf; + u8 sounding; + /* Used to construct AID field of NDPA packet */ + u16 aid; + /* Used to Set Reg42C in IBSS mode */ + u16 mac_id; + /* Used to fill Reg42C & Reg714 to compare with P_AID of Tx DESC */ + u16 p_aid; + u8 g_id; + /* Used to fill Reg6E4 to fill Mac address of CSI report frame */ + u8 mac_addr[ETH_ALEN]; + /* Sounding BandWidth */ + enum channel_width sound_bw; + u16 sound_period; + + enum beamforming_cap cap; + enum _BEAMFORM_ENTRY_HW_STATE state; + + /* The BFee need to be sounded when count to zero */ + u8 SoundCnt; + u8 bCandidateSoundingPeer; + u8 bSoundingTimeout; + u8 bDeleteSounding; + /* Get the result through throughput and Tx rate from BB API */ + u8 bApplySounding; + + /* information for sounding judgement */ + systime tx_timestamp; + u64 tx_bytes; + + u16 LogStatusFailCnt:5; /* 0~21 */ + u16 DefaultCSICnt:5; /* 0~21 */ + u8 CSIMatrix[327]; + u16 CSIMatrixLen; + + u8 NumofSoundingDim; + + u8 comp_steering_num_of_bfer; + + + /* SU-MIMO */ + u8 su_reg_index; + + /* MU-MIMO */ + u8 mu_reg_index; + u8 gid_valid[8]; + u8 user_position[16]; + + /* For 8822B C-cut workaround */ + /* If the flag set to _TRUE, do not sound this STA */ + u8 bSuspendSUCap; +}; + +struct beamformer_entry { + u8 used; + /* p_aid of BFer entry is probably not used */ + /* Used to fill Reg42C & Reg714 to compare with p_aid of Tx DESC */ + u16 p_aid; + u8 g_id; + u8 mac_addr[ETH_ALEN]; + + enum beamforming_cap cap; + enum _BEAMFORM_ENTRY_HW_STATE state; + + u8 NumofSoundingDim; + + /* SU-MIMO */ + u8 su_reg_index; + + /* MU-MIMO */ + u8 gid_valid[8]; + u8 user_position[16]; + u16 aid; +}; + +struct sounding_info { + u8 su_sounding_list[MAX_NUM_BEAMFORMEE_SU]; + u8 mu_sounding_list[MAX_NUM_BEAMFORMEE_MU]; + + enum _SOUNDING_STATE state; + /* + * su_bfee_curidx is index for beamforming_info.bfee_entry[] + * range: 0~MAX_BEAMFORMEE_ENTRY_NUM + */ + u8 su_bfee_curidx; + u8 candidate_mu_bfee_cnt; + + /* For sounding schedule maintenance */ + u16 min_sounding_period; + /* Get from sounding list */ + /* Ex: SU STA1, SU STA2, MU STA(1~n) => the value will be 2+1=3 */ + u8 sound_remain_cnt_per_period; +}; + +struct _RT_CSI_INFO{ + u8 Nc; + u8 Nr; + u8 Ng; + u8 CodeBook; + u8 ChnlWidth; + u8 bVHT; +}; + +struct beamforming_info { + enum beamforming_cap beamforming_cap; + enum _BEAMFORMING_STATE beamforming_state; + struct beamformee_entry bfee_entry[MAX_BEAMFORMEE_ENTRY_NUM]; + struct beamformer_entry bfer_entry[MAX_BEAMFORMER_ENTRY_NUM]; + u8 sounding_sequence; + u8 beamformee_su_cnt; + u8 beamformer_su_cnt; + u32 beamformee_su_reg_maping; + u32 beamformer_su_reg_maping; + /* For MU-MINO */ + u8 beamformee_mu_cnt; + u8 beamformer_mu_cnt; + u32 beamformee_mu_reg_maping; + u8 first_mu_bfee_index; + u8 mu_bfer_curidx; + u8 cur_csi_rpt_rate; + + struct sounding_info sounding_info; + /* schedule regular timer for sounding */ + _timer sounding_timer; + /* moniter if soudning too long */ + _timer sounding_timeout_timer; + + /* For HW configuration */ + u8 SetHalBFEnterOnDemandCnt; + u8 SetHalBFLeaveOnDemandCnt; + u8 SetHalSoundownOnDemandCnt; + u8 bSetBFHwConfigInProgess; + + /* + * Target CSI report info. + * Keep the first SU CSI report info for 8822B HW bug workaround. + */ + u8 bEnableSUTxBFWorkAround; + struct _RT_CSI_INFO TargetCSIInfo; + /* Only peform sounding to the first SU BFee */ + struct beamformee_entry *TargetSUBFee; + + /* For debug */ + s8 sounding_running; +}; + +enum beamforming_cap rtw_bf_bfee_get_entry_cap_by_macid(void *mlmepriv, u8 mac_id); +struct beamformer_entry *rtw_bf_bfer_get_entry_by_addr(PADAPTER, u8 *ra); +struct beamformee_entry *rtw_bf_bfee_get_entry_by_addr(PADAPTER, u8 *ra); +void rtw_bf_get_ndpa_packet(PADAPTER, union recv_frame *); +u32 rtw_bf_get_report_packet(PADAPTER, union recv_frame *); +u8 rtw_bf_send_vht_gid_mgnt_packet(PADAPTER, u8 *ra, u8 *gid, u8 *position); +void rtw_bf_get_vht_gid_mgnt_packet(PADAPTER, union recv_frame *); +void rtw_bf_init(PADAPTER); +void rtw_bf_cmd_hdl(PADAPTER, u8 type, u8 *pbuf); +u8 rtw_bf_cmd(PADAPTER, s32 type, u8 *pbuf, s32 size, u8 enqueue); +void rtw_bf_update_attrib(PADAPTER, struct pkt_attrib *, struct sta_info *); +void rtw_bf_c2h_handler(PADAPTER, u8 id, u8 *buf, u8 buf_len); +void rtw_bf_update_traffic(PADAPTER); + +/* Compatible with old function name, only for using outside rtw_beamforming.c */ +#define beamforming_get_entry_beam_cap_by_mac_id rtw_bf_bfee_get_entry_cap_by_macid +#define rtw_beamforming_get_ndpa_frame rtw_bf_get_ndpa_packet +#define rtw_beamforming_get_report_frame rtw_bf_get_report_packet +#define rtw_beamforming_get_vht_gid_mgnt_frame rtw_bf_get_vht_gid_mgnt_packet +#define beamforming_wk_hdl rtw_bf_cmd_hdl +#define beamforming_wk_cmd rtw_bf_cmd +#define update_attrib_txbf_info rtw_bf_update_attrib + +#define HT_BF_CAP(adapter) ((adapter)->mlmepriv.htpriv.beamform_cap) +#define VHT_BF_CAP(adapter) ((adapter)->mlmepriv.vhtpriv.beamform_cap) + +#define IS_HT_BEAMFORMEE(adapter) \ + (HT_BF_CAP(adapter) & \ + (BEAMFORMING_HT_BEAMFORMEE_ENABLE)) + +#define IS_VHT_BEAMFORMEE(adapter) \ + (VHT_BF_CAP(adapter) & \ + (BEAMFORMING_VHT_BEAMFORMEE_ENABLE | \ + BEAMFORMING_VHT_MU_MIMO_STA_ENABLE)) + +#define IS_BEAMFORMEE(adapter) (IS_HT_BEAMFORMEE(adapter) | \ + IS_VHT_BEAMFORMEE(adapter)) + +#else /* !RTW_BEAMFORMING_VERSION_2 */ +/*PHYDM_BF - (BEAMFORMING_SUPPORT == 1)*/ +enum BEAMFORMING_CTRL_TYPE { + BEAMFORMING_CTRL_ENTER = 0, + BEAMFORMING_CTRL_LEAVE = 1, + BEAMFORMING_CTRL_START_PERIOD = 2, + BEAMFORMING_CTRL_END_PERIOD = 3, + BEAMFORMING_CTRL_SOUNDING_FAIL = 4, + BEAMFORMING_CTRL_SOUNDING_CLK = 5, +}; +u32 rtw_beamforming_get_report_frame(PADAPTER Adapter, union recv_frame *precv_frame); +void rtw_beamforming_get_ndpa_frame(PADAPTER Adapter, union recv_frame *precv_frame); + +void beamforming_wk_hdl(_adapter *padapter, u8 type, u8 *pbuf); +u8 beamforming_wk_cmd(_adapter *padapter, s32 type, u8 *pbuf, s32 size, u8 enqueue); +void update_attrib_txbf_info(_adapter *padapter, struct pkt_attrib *pattrib, struct sta_info *psta); + +#endif /* !RTW_BEAMFORMING_VERSION_2 */ + +#endif /*#ifdef CONFIG_BEAMFORMING */ + +#endif /*__RTW_BEAMFORMING_H_*/ diff --git a/include/rtw_br_ext.h b/include/rtw_br_ext.h new file mode 100644 index 0000000..54ba75e --- /dev/null +++ b/include/rtw_br_ext.h @@ -0,0 +1,69 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_BR_EXT_H_ +#define _RTW_BR_EXT_H_ + +#if 1 /* rtw_wifi_driver */ +#define CL_IPV6_PASS 1 +#define MACADDRLEN 6 +#define _DEBUG_ERR RTW_INFO +#define _DEBUG_INFO /* RTW_INFO */ +#define DEBUG_WARN RTW_INFO +#define DEBUG_INFO /* RTW_INFO */ +#define DEBUG_ERR RTW_INFO +/* #define GET_MY_HWADDR ((GET_MIB(priv))->dot11OperationEntry.hwaddr) */ +#define GET_MY_HWADDR(padapter) (adapter_mac_addr(padapter)) +#endif /* rtw_wifi_driver */ + +#define NAT25_HASH_BITS 4 +#define NAT25_HASH_SIZE (1 << NAT25_HASH_BITS) +#define NAT25_AGEING_TIME 300 + +#ifdef CL_IPV6_PASS + #define MAX_NETWORK_ADDR_LEN 17 +#else + #define MAX_NETWORK_ADDR_LEN 11 +#endif + +struct nat25_network_db_entry { + struct nat25_network_db_entry *next_hash; + struct nat25_network_db_entry **pprev_hash; + atomic_t use_count; + unsigned char macAddr[6]; + unsigned long ageing_timer; + unsigned char networkAddr[MAX_NETWORK_ADDR_LEN]; +}; + +enum NAT25_METHOD { + NAT25_MIN, + NAT25_CHECK, + NAT25_INSERT, + NAT25_LOOKUP, + NAT25_PARSE, + NAT25_MAX +}; + +struct br_ext_info { + unsigned int nat25_disable; + unsigned int macclone_enable; + unsigned int dhcp_bcst_disable; + int addPPPoETag; /* 1: Add PPPoE relay-SID, 0: disable */ + unsigned char nat25_dmzMac[MACADDRLEN]; + unsigned int nat25sc_disable; +}; + +void nat25_db_cleanup(_adapter *priv); + +#endif /* _RTW_BR_EXT_H_ */ diff --git a/include/rtw_bt_mp.h b/include/rtw_bt_mp.h new file mode 100644 index 0000000..93af3c8 --- /dev/null +++ b/include/rtw_bt_mp.h @@ -0,0 +1,288 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __RTW_BT_MP_H +#define __RTW_BT_MP_H + + +#if (MP_DRIVER == 1) + +#pragma pack(1) + +/* definition for BT_UP_OP_BT_READY */ +#define MP_BT_NOT_READY 0 +#define MP_BT_READY 1 + +/* definition for BT_UP_OP_BT_SET_MODE */ +typedef enum _MP_BT_MODE { + MP_BT_MODE_RF_TXRX_TEST_MODE = 0, + MP_BT_MODE_BT20_DUT_TEST_MODE = 1, + MP_BT_MODE_BT40_DIRECT_TEST_MODE = 2, + MP_BT_MODE_CONNECT_TEST_MODE = 3, + MP_BT_MODE_MAX +} MP_BT_MODE, *PMP_BT_MODE; + + +/* definition for BT_UP_OP_BT_SET_TX_RX_PARAMETER */ +typedef struct _BT_TXRX_PARAMETERS { + u8 txrxChannel; + u32 txrxTxPktCnt; + u8 txrxTxPktInterval; + u8 txrxPayloadType; + u8 txrxPktType; + u16 txrxPayloadLen; + u32 txrxPktHeader; + u8 txrxWhitenCoeff; + u8 txrxBdaddr[6]; + u8 txrxTxGainIndex; +} BT_TXRX_PARAMETERS, *PBT_TXRX_PARAMETERS; + +/* txrxPktType */ +typedef enum _MP_BT_PKT_TYPE { + MP_BT_PKT_DH1 = 0, + MP_BT_PKT_DH3 = 1, + MP_BT_PKT_DH5 = 2, + MP_BT_PKT_2DH1 = 3, + MP_BT_PKT_2DH3 = 4, + MP_BT_PKT_2DH5 = 5, + MP_BT_PKT_3DH1 = 6, + MP_BT_PKT_3DH3 = 7, + MP_BT_PKT_3DH5 = 8, + MP_BT_PKT_LE = 9, + MP_BT_PKT_MAX +} MP_BT_PKT_TYPE, *PMP_BT_PKT_TYPE; +/* txrxPayloadType */ +typedef enum _MP_BT_PAYLOAD_TYPE { + MP_BT_PAYLOAD_01010101 = 0, + MP_BT_PAYLOAD_ALL_1 = 1, + MP_BT_PAYLOAD_ALL_0 = 2, + MP_BT_PAYLOAD_11110000 = 3, + MP_BT_PAYLOAD_PRBS9 = 4, + MP_BT_PAYLOAD_MAX = 8, +} MP_BT_PAYLOAD_TYPE, *PMP_BT_PAYLOAD_TYPE; + + +/* definition for BT_UP_OP_BT_TEST_CTRL */ +typedef enum _MP_BT_TEST_CTRL { + MP_BT_TEST_STOP_ALL_TESTS = 0, + MP_BT_TEST_START_RX_TEST = 1, + MP_BT_TEST_START_PACKET_TX_TEST = 2, + MP_BT_TEST_START_CONTINUOUS_TX_TEST = 3, + MP_BT_TEST_START_INQUIRY_SCAN_TEST = 4, + MP_BT_TEST_START_PAGE_SCAN_TEST = 5, + MP_BT_TEST_START_INQUIRY_PAGE_SCAN_TEST = 6, + MP_BT_TEST_START_LEGACY_CONNECT_TEST = 7, + MP_BT_TEST_START_LE_CONNECT_TEST_INITIATOR = 8, + MP_BT_TEST_START_LE_CONNECT_TEST_ADVERTISER = 9, + MP_BT_TEST_MAX +} MP_BT_TEST_CTRL, *PMP_BT_TEST_CTRL; + + +typedef enum _RTL_EXT_C2H_EVT { + EXT_C2H_WIFI_FW_ACTIVE_RSP = 0, + EXT_C2H_TRIG_BY_BT_FW = 1, + MAX_EXT_C2HEVENT +} RTL_EXT_C2H_EVT; + +/* OP codes definition between the user layer and driver */ +typedef enum _BT_CTRL_OPCODE_UPPER { + BT_UP_OP_BT_READY = 0x00, + BT_UP_OP_BT_SET_MODE = 0x01, + BT_UP_OP_BT_SET_TX_RX_PARAMETER = 0x02, + BT_UP_OP_BT_SET_GENERAL = 0x03, + BT_UP_OP_BT_GET_GENERAL = 0x04, + BT_UP_OP_BT_TEST_CTRL = 0x05, + BT_UP_OP_TEST_BT = 0x06, + BT_UP_OP_MAX +} BT_CTRL_OPCODE_UPPER, *PBT_CTRL_OPCODE_UPPER; + + +typedef enum _BT_SET_GENERAL { + BT_GSET_REG = 0x00, + BT_GSET_RESET = 0x01, + BT_GSET_TARGET_BD_ADDR = 0x02, + BT_GSET_TX_PWR_FINETUNE = 0x03, + BT_SET_TRACKING_INTERVAL = 0x04, + BT_SET_THERMAL_METER = 0x05, + BT_ENABLE_CFO_TRACKING = 0x06, + BT_GSET_UPDATE_BT_PATCH = 0x07, + BT_GSET_MAX +} BT_SET_GENERAL, *PBT_SET_GENERAL; + +typedef enum _BT_GET_GENERAL { + BT_GGET_REG = 0x00, + BT_GGET_STATUS = 0x01, + BT_GGET_REPORT = 0x02, + BT_GGET_AFH_MAP = 0x03, + BT_GGET_AFH_STATUS = 0x04, + BT_GGET_MAX +} BT_GET_GENERAL, *PBT_GET_GENERAL; + +/* definition for BT_UP_OP_BT_SET_GENERAL */ +typedef enum _BT_REG_TYPE { + BT_REG_RF = 0, + BT_REG_MODEM = 1, + BT_REG_BLUEWIZE = 2, + BT_REG_VENDOR = 3, + BT_REG_LE = 4, + BT_REG_MAX +} BT_REG_TYPE, *PBT_REG_TYPE; + +/* definition for BT_LO_OP_GET_AFH_MAP */ +typedef enum _BT_AFH_MAP_TYPE { + BT_AFH_MAP_RESULT = 0, + BT_AFH_MAP_WIFI_PSD_ONLY = 1, + BT_AFH_MAP_WIFI_CH_BW_ONLY = 2, + BT_AFH_MAP_BT_PSD_ONLY = 3, + BT_AFH_MAP_HOST_CLASSIFICATION_ONLY = 4, + BT_AFH_MAP_MAX +} BT_AFH_MAP_TYPE, *PBT_AFH_MAP_TYPE; + +/* definition for BT_UP_OP_BT_GET_GENERAL */ +typedef enum _BT_REPORT_TYPE { + BT_REPORT_RX_PACKET_CNT = 0, + BT_REPORT_RX_ERROR_BITS = 1, + BT_REPORT_RSSI = 2, + BT_REPORT_CFO_HDR_QUALITY = 3, + BT_REPORT_CONNECT_TARGET_BD_ADDR = 4, + BT_REPORT_MAX +} BT_REPORT_TYPE, *PBT_REPORT_TYPE; + +void +MPTBT_Test( + PADAPTER Adapter, + u8 opCode, + u8 byte1, + u8 byte2, + u8 byte3 +); + +uint +MPTBT_SendOidBT( + PADAPTER pAdapter, + void *InformationBuffer, + u32 InformationBufferLength, + u32 *BytesRead, + u32 *BytesNeeded +); + +void +MPTBT_FwC2hBtMpCtrl( + PADAPTER Adapter, + u8 *tmpBuf, + u8 length +); + +void MPh2c_timeout_handle(void *FunctionContext); + +void mptbt_BtControlProcess( + PADAPTER Adapter, + void *pInBuf +); + +#define BT_H2C_MAX_RETRY 1 +#define BT_MAX_C2H_LEN 20 + +typedef struct _BT_REQ_CMD { + u8 opCodeVer; + u8 OpCode; + u16 paraLength; + u8 pParamStart[100]; +} BT_REQ_CMD, *PBT_REQ_CMD; + +typedef struct _BT_RSP_CMD { + u16 status; + u16 paraLength; + u8 pParamStart[100]; +} BT_RSP_CMD, *PBT_RSP_CMD; + + +typedef struct _BT_H2C { + u8 opCodeVer:4; + u8 reqNum:4; + u8 opCode; + u8 buf[100]; +} BT_H2C, *PBT_H2C; + + + +typedef struct _BT_EXT_C2H { + u8 extendId; + u8 statusCode:4; + u8 retLen:4; + u8 opCodeVer:4; + u8 reqNum:4; + u8 buf[100]; +} BT_EXT_C2H, *PBT_EXT_C2H; + + +typedef enum _BT_OPCODE_STATUS { + BT_OP_STATUS_SUCCESS = 0x00, /* Success */ + BT_OP_STATUS_VERSION_MISMATCH = 0x01, + BT_OP_STATUS_UNKNOWN_OPCODE = 0x02, + BT_OP_STATUS_ERROR_PARAMETER = 0x03, + BT_OP_STATUS_MAX +} BT_OPCODE_STATUS, *PBT_OPCODE_STATUS; + + + +/* OP codes definition between driver and bt fw */ +typedef enum _BT_CTRL_OPCODE_LOWER { + BT_LO_OP_GET_BT_VERSION = 0x00, + BT_LO_OP_RESET = 0x01, + BT_LO_OP_TEST_CTRL = 0x02, + BT_LO_OP_SET_BT_MODE = 0x03, + BT_LO_OP_SET_CHNL_TX_GAIN = 0x04, + BT_LO_OP_SET_PKT_TYPE_LEN = 0x05, + BT_LO_OP_SET_PKT_CNT_L_PL_TYPE = 0x06, + BT_LO_OP_SET_PKT_CNT_H_PKT_INTV = 0x07, + BT_LO_OP_SET_PKT_HEADER = 0x08, + BT_LO_OP_SET_WHITENCOEFF = 0x09, + BT_LO_OP_SET_BD_ADDR_L = 0x0a, + BT_LO_OP_SET_BD_ADDR_H = 0x0b, + BT_LO_OP_WRITE_REG_ADDR = 0x0c, + BT_LO_OP_WRITE_REG_VALUE = 0x0d, + BT_LO_OP_GET_BT_STATUS = 0x0e, + BT_LO_OP_GET_BD_ADDR_L = 0x0f, + BT_LO_OP_GET_BD_ADDR_H = 0x10, + BT_LO_OP_READ_REG = 0x11, + BT_LO_OP_SET_TARGET_BD_ADDR_L = 0x12, + BT_LO_OP_SET_TARGET_BD_ADDR_H = 0x13, + BT_LO_OP_SET_TX_POWER_CALIBRATION = 0x14, + BT_LO_OP_GET_RX_PKT_CNT_L = 0x15, + BT_LO_OP_GET_RX_PKT_CNT_H = 0x16, + BT_LO_OP_GET_RX_ERROR_BITS_L = 0x17, + BT_LO_OP_GET_RX_ERROR_BITS_H = 0x18, + BT_LO_OP_GET_RSSI = 0x19, + BT_LO_OP_GET_CFO_HDR_QUALITY_L = 0x1a, + BT_LO_OP_GET_CFO_HDR_QUALITY_H = 0x1b, + BT_LO_OP_GET_TARGET_BD_ADDR_L = 0x1c, + BT_LO_OP_GET_TARGET_BD_ADDR_H = 0x1d, + BT_LO_OP_GET_AFH_MAP_L = 0x1e, + BT_LO_OP_GET_AFH_MAP_M = 0x1f, + BT_LO_OP_GET_AFH_MAP_H = 0x20, + BT_LO_OP_GET_AFH_STATUS = 0x21, + BT_LO_OP_SET_TRACKING_INTERVAL = 0x22, + BT_LO_OP_SET_THERMAL_METER = 0x23, + BT_LO_OP_ENABLE_CFO_TRACKING = 0x24, + BT_LO_OP_MAX +} BT_CTRL_OPCODE_LOWER, *PBT_CTRL_OPCODE_LOWER; + + + + +#endif /* #if(MP_DRIVER == 1) */ + +#endif /* #ifndef __INC_MPT_BT_H */ diff --git a/include/rtw_btcoex.h b/include/rtw_btcoex.h new file mode 100644 index 0000000..3361dbe --- /dev/null +++ b/include/rtw_btcoex.h @@ -0,0 +1,468 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifdef CONFIG_BT_COEXIST + +#ifndef __RTW_BTCOEX_H__ +#define __RTW_BTCOEX_H__ + +#include + +/* For H2C: H2C_BT_MP_OPER. Return status definition to the user layer */ +typedef enum _BT_CTRL_STATUS { + BT_STATUS_SUCCESS = 0x00, /* Success */ + BT_STATUS_BT_OP_SUCCESS = 0x01, /* bt fw op execution success */ + BT_STATUS_H2C_SUCCESS = 0x02, /* H2c success */ + BT_STATUS_H2C_FAIL = 0x03, /* H2c fail */ + BT_STATUS_H2C_LENGTH_EXCEEDED = 0x04, /* H2c command length exceeded */ + BT_STATUS_H2C_TIMTOUT = 0x05, /* H2c timeout */ + BT_STATUS_H2C_BT_NO_RSP = 0x06, /* H2c sent, bt no rsp */ + BT_STATUS_C2H_SUCCESS = 0x07, /* C2h success */ + BT_STATUS_C2H_REQNUM_MISMATCH = 0x08, /* bt fw wrong rsp */ + BT_STATUS_OPCODE_U_VERSION_MISMATCH = 0x08, /* Upper layer OP code version mismatch. */ + BT_STATUS_OPCODE_L_VERSION_MISMATCH = 0x0a, /* Lower layer OP code version mismatch. */ + BT_STATUS_UNKNOWN_OPCODE_U = 0x0b, /* Unknown Upper layer OP code */ + BT_STATUS_UNKNOWN_OPCODE_L = 0x0c, /* Unknown Lower layer OP code */ + BT_STATUS_PARAMETER_FORMAT_ERROR_U = 0x0d, /* Wrong parameters sent by upper layer. */ + BT_STATUS_PARAMETER_FORMAT_ERROR_L = 0x0e, /* bt fw parameter format is not consistency */ + BT_STATUS_PARAMETER_OUT_OF_RANGE_U = 0x0f, /* uppery layer parameter value is out of range */ + BT_STATUS_PARAMETER_OUT_OF_RANGE_L = 0x10, /* bt fw parameter value is out of range */ + BT_STATUS_UNKNOWN_STATUS_L = 0x11, /* bt returned an defined status code */ + BT_STATUS_UNKNOWN_STATUS_H = 0x12, /* driver need to do error handle or not handle-well. */ + BT_STATUS_WRONG_LEVEL = 0x13, /* should be under passive level */ + BT_STATUS_NOT_IMPLEMENT = 0x14, /* op code not implemented yet */ + BT_STATUS_BT_STACK_OP_SUCCESS = 0x15, /* bt stack op execution success */ + BT_STATUS_BT_STACK_NOT_SUPPORT = 0x16, /* stack version not support this. */ + BT_STATUS_BT_STACK_SEND_HCI_EVENT_FAIL = 0x17, /* send hci event fail */ + BT_STATUS_BT_STACK_NOT_BIND = 0x18, /* stack not bind wifi driver */ + BT_STATUS_BT_STACK_NO_RSP = 0x19, /* stack doesn't have any rsp. */ + BT_STATUS_MAX +} BT_CTRL_STATUS, *PBT_CTRL_STATUS; + +typedef enum _BTCOEX_SUSPEND_STATE { + BTCOEX_SUSPEND_STATE_RESUME = 0x0, + BTCOEX_SUSPEND_STATE_SUSPEND = 0x1, + BTCOEX_SUSPEND_STATE_SUSPEND_KEEP_ANT = 0x2, + BTCOEX_SUSPEND_STATE_MAX +} BTCOEX_SUSPEND_STATE, *PBTCOEX_SUSPEND_STATE; + +typedef enum _BTCOEX_POLICY_CONTROL { + BTCOEX_POLICY_CONTROL_AUTO, + BTCOEX_POLICY_CONTROL_FORCE_FREERUN, + BTCOEX_POLICY_CONTROL_FORCE_TDMA +} BTCOEX_POLICY_CONTROL, *PBTCOEX_POLICY_CONTROL; + +#define SET_BT_MP_OPER_RET(OpCode, StatusCode) ((OpCode << 8) | StatusCode) +#define GET_OP_CODE_FROM_BT_MP_OPER_RET(RetCode) ((RetCode & 0xF0) >> 8) +#define GET_STATUS_CODE_FROM_BT_MP_OPER_RET(RetCode) (RetCode & 0x0F) +#define CHECK_STATUS_CODE_FROM_BT_MP_OPER_RET(RetCode, StatusCode) (GET_STATUS_CODE_FROM_BT_MP_OPER_RET(RetCode) == StatusCode) + +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + +#define NETLINK_USER 31 +#define CONNECT_PORT 30000 +#define CONNECT_PORT_BT 30001 +#define KERNEL_SOCKET_OK 0x01 +#define NETLINK_SOCKET_OK 0x02 + +#define OTHER 0 +#define RX_ATTEND_ACK 1 +#define RX_LEAVE_ACK 2 +#define RX_BT_LEAVE 3 +#define RX_INVITE_REQ 4 +#define RX_ATTEND_REQ 5 +#define RX_INVITE_RSP 6 + +#define invite_req "INVITE_REQ" +#define invite_rsp "INVITE_RSP" +#define attend_req "ATTEND_REQ" +#define attend_ack "ATTEND_ACK" +#define wifi_leave "WIFI_LEAVE" +#define leave_ack "LEAVE_ACK" +#define bt_leave "BT_LEAVE" + +#define BT_INFO_NOTIFY_CMD 0x0106 +#define BT_INFO_LEN 8 + +typedef struct _HCI_LINK_INFO { + u16 ConnectHandle; + u8 IncomingTrafficMode; + u8 OutgoingTrafficMode; + u8 BTProfile; + u8 BTCoreSpec; + s8 BT_RSSI; + u8 TrafficProfile; + u8 linkRole; +} HCI_LINK_INFO, *PHCI_LINK_INFO; + +#define MAX_BT_ACL_LINK_NUM 8 + +typedef struct _HCI_EXT_CONFIG { + HCI_LINK_INFO aclLink[MAX_BT_ACL_LINK_NUM]; + u8 btOperationCode; + u16 CurrentConnectHandle; + u8 CurrentIncomingTrafficMode; + u8 CurrentOutgoingTrafficMode; + + u8 NumberOfACL; + u8 NumberOfSCO; + u8 CurrentBTStatus; + u16 HCIExtensionVer; + + BOOLEAN bEnableWifiScanNotify; +} HCI_EXT_CONFIG, *PHCI_EXT_CONFIG; + +typedef struct _HCI_PHY_LINK_BSS_INFO { + u16 bdCap; /* capability information */ + + /* Qos related. Added by Annie, 2005-11-01. */ + /* BSS_QOS BssQos; */ + +} HCI_PHY_LINK_BSS_INFO, *PHCI_PHY_LINK_BSS_INFO; + +typedef enum _BT_CONNECT_TYPE { + BT_CONNECT_AUTH_REQ = 0x00, + BT_CONNECT_AUTH_RSP = 0x01, + BT_CONNECT_ASOC_REQ = 0x02, + BT_CONNECT_ASOC_RSP = 0x03, + BT_DISCONNECT = 0x04 +} BT_CONNECT_TYPE, *PBT_CONNECT_TYPE; + + +typedef struct _PACKET_IRP_HCIEVENT_DATA { + u8 EventCode; + u8 Length; /* total cmd length = extension event length+1(extension event code length) */ + u8 Data[1]; /* byte1 is extension event code */ +} rtw_HCI_event; + + +struct btinfo_8761ATV { + u8 cid; + u8 len; + + u8 bConnection:1; + u8 bSCOeSCO:1; + u8 bInQPage:1; + u8 bACLBusy:1; + u8 bSCOBusy:1; + u8 bHID:1; + u8 bA2DP:1; + u8 bFTP:1; + + u8 retry_cnt:4; + u8 rsvd_34:1; + u8 bPage:1; + u8 TRxMask:1; + u8 Sniff_attempt:1; + + u8 rssi; + + u8 A2dp_rate:1; + u8 ReInit:1; + u8 MaxPower:1; + u8 bEnIgnoreWlanAct:1; + u8 TxPowerLow:1; + u8 TxPowerHigh:1; + u8 eSCO_SCO:1; + u8 Master_Slave:1; + + u8 ACL_TRx_TP_low; + u8 ACL_TRx_TP_high; +}; + +#define HCIOPCODE(_OCF, _OGF) ((_OGF)<<10|(_OCF)) +#define HCIOPCODELOW(_OCF, _OGF) (u8)(HCIOPCODE(_OCF, _OGF) & 0x00ff) +#define HCIOPCODEHIGHT(_OCF, _OGF) (u8)(HCIOPCODE(_OCF, _OGF)>>8) +#define HCI_OGF(opCode) (unsigned char)((0xFC00 & (opCode)) >> 10) +#define HCI_OCF(opCode) (0x3FF & (opCode)) + + +typedef enum _HCI_STATUS { + HCI_STATUS_SUCCESS = 0x00, /* Success */ + HCI_STATUS_UNKNOW_HCI_CMD = 0x01, /* Unknown HCI Command */ + HCI_STATUS_UNKNOW_CONNECT_ID = 0X02, /* Unknown Connection Identifier */ + HCI_STATUS_HW_FAIL = 0X03, /* Hardware Failure */ + HCI_STATUS_PAGE_TIMEOUT = 0X04, /* Page Timeout */ + HCI_STATUS_AUTH_FAIL = 0X05, /* Authentication Failure */ + HCI_STATUS_PIN_OR_KEY_MISSING = 0X06, /* PIN or Key Missing */ + HCI_STATUS_MEM_CAP_EXCEED = 0X07, /* Memory Capacity Exceeded */ + HCI_STATUS_CONNECT_TIMEOUT = 0X08, /* Connection Timeout */ + HCI_STATUS_CONNECT_LIMIT = 0X09, /* Connection Limit Exceeded */ + HCI_STATUS_SYN_CONNECT_LIMIT = 0X0a, /* Synchronous Connection Limit To A Device Exceeded */ + HCI_STATUS_ACL_CONNECT_EXISTS = 0X0b, /* ACL Connection Already Exists */ + HCI_STATUS_CMD_DISALLOW = 0X0c, /* Command Disallowed */ + HCI_STATUS_CONNECT_RJT_LIMIT_RESOURCE = 0X0d, /* Connection Rejected due to Limited Resources */ + HCI_STATUS_CONNECT_RJT_SEC_REASON = 0X0e, /* Connection Rejected Due To Security Reasons */ + HCI_STATUS_CONNECT_RJT_UNACCEPT_BD_ADDR = 0X0f, /* Connection Rejected due to Unacceptable BD_ADDR */ + HCI_STATUS_CONNECT_ACCEPT_TIMEOUT = 0X10, /* Connection Accept Timeout Exceeded */ + HCI_STATUS_UNSUPPORT_FEATURE_PARA_VALUE = 0X11, /* Unsupported Feature or Parameter Value */ + HCI_STATUS_INVALID_HCI_CMD_PARA_VALUE = 0X12, /* Invalid HCI Command Parameters */ + HCI_STATUS_REMOTE_USER_TERMINATE_CONNECT = 0X13, /* Remote User Terminated Connection */ + HCI_STATUS_REMOTE_DEV_TERMINATE_LOW_RESOURCE = 0X14, /* Remote Device Terminated Connection due to Low Resources */ + HCI_STATUS_REMOTE_DEV_TERMINATE_CONNECT_POWER_OFF = 0X15, /* Remote Device Terminated Connection due to Power Off */ + HCI_STATUS_CONNECT_TERMINATE_LOCAL_HOST = 0X16, /* Connection Terminated By Local Host */ + HCI_STATUS_REPEATE_ATTEMPT = 0X17, /* Repeated Attempts */ + HCI_STATUS_PAIR_NOT_ALLOW = 0X18, /* Pairing Not Allowed */ + HCI_STATUS_UNKNOW_LMP_PDU = 0X19, /* Unknown LMP PDU */ + HCI_STATUS_UNSUPPORT_REMOTE_LMP_FEATURE = 0X1a, /* Unsupported Remote Feature / Unsupported LMP Feature */ + HCI_STATUS_SOC_OFFSET_REJECT = 0X1b, /* SCO Offset Rejected */ + HCI_STATUS_SOC_INTERVAL_REJECT = 0X1c, /* SCO Interval Rejected */ + HCI_STATUS_SOC_AIR_MODE_REJECT = 0X1d, /* SCO Air Mode Rejected */ + HCI_STATUS_INVALID_LMP_PARA = 0X1e, /* Invalid LMP Parameters */ + HCI_STATUS_UNSPECIFIC_ERROR = 0X1f, /* Unspecified Error */ + HCI_STATUS_UNSUPPORT_LMP_PARA_VALUE = 0X20, /* Unsupported LMP Parameter Value */ + HCI_STATUS_ROLE_CHANGE_NOT_ALLOW = 0X21, /* Role Change Not Allowed */ + HCI_STATUS_LMP_RESPONSE_TIMEOUT = 0X22, /* LMP Response Timeout */ + HCI_STATUS_LMP_ERROR_TRANSACTION_COLLISION = 0X23, /* LMP Error Transaction Collision */ + HCI_STATUS_LMP_PDU_NOT_ALLOW = 0X24, /* LMP PDU Not Allowed */ + HCI_STATUS_ENCRYPTION_MODE_NOT_ALLOW = 0X25, /* Encryption Mode Not Acceptable */ + HCI_STATUS_LINK_KEY_CAN_NOT_CHANGE = 0X26, /* Link Key Can Not be Changed */ + HCI_STATUS_REQUEST_QOS_NOT_SUPPORT = 0X27, /* Requested QoS Not Supported */ + HCI_STATUS_INSTANT_PASSED = 0X28, /* Instant Passed */ + HCI_STATUS_PAIRING_UNIT_KEY_NOT_SUPPORT = 0X29, /* Pairing With Unit Key Not Supported */ + HCI_STATUS_DIFFERENT_TRANSACTION_COLLISION = 0X2a, /* Different Transaction Collision */ + HCI_STATUS_RESERVE_1 = 0X2b, /* Reserved */ + HCI_STATUS_QOS_UNACCEPT_PARA = 0X2c, /* QoS Unacceptable Parameter */ + HCI_STATUS_QOS_REJECT = 0X2d, /* QoS Rejected */ + HCI_STATUS_CHNL_CLASSIFICATION_NOT_SUPPORT = 0X2e, /* Channel Classification Not Supported */ + HCI_STATUS_INSUFFICIENT_SECURITY = 0X2f, /* Insufficient Security */ + HCI_STATUS_PARA_OUT_OF_RANGE = 0x30, /* Parameter Out Of Mandatory Range */ + HCI_STATUS_RESERVE_2 = 0X31, /* Reserved */ + HCI_STATUS_ROLE_SWITCH_PENDING = 0X32, /* Role Switch Pending */ + HCI_STATUS_RESERVE_3 = 0X33, /* Reserved */ + HCI_STATUS_RESERVE_SOLT_VIOLATION = 0X34, /* Reserved Slot Violation */ + HCI_STATUS_ROLE_SWITCH_FAIL = 0X35, /* Role Switch Failed */ + HCI_STATUS_EXTEND_INQUIRY_RSP_TOO_LARGE = 0X36, /* Extended Inquiry Response Too Large */ + HCI_STATUS_SEC_SIMPLE_PAIRING_NOT_SUPPORT = 0X37, /* Secure Simple Pairing Not Supported By Host. */ + HCI_STATUS_HOST_BUSY_PAIRING = 0X38, /* Host Busy - Pairing */ + HCI_STATUS_CONNECT_REJ_NOT_SUIT_CHNL_FOUND = 0X39, /* Connection Rejected due to No Suitable Channel Found */ + HCI_STATUS_CONTROLLER_BUSY = 0X3a /* CONTROLLER BUSY */ +} RTW_HCI_STATUS; + +#define HCI_EVENT_COMMAND_COMPLETE 0x0e + +#define OGF_EXTENSION 0X3f +typedef enum HCI_EXTENSION_COMMANDS { + HCI_SET_ACL_LINK_DATA_FLOW_MODE = 0x0010, + HCI_SET_ACL_LINK_STATUS = 0x0020, + HCI_SET_SCO_LINK_STATUS = 0x0030, + HCI_SET_RSSI_VALUE = 0x0040, + HCI_SET_CURRENT_BLUETOOTH_STATUS = 0x0041, + + /* The following is for RTK8723 */ + HCI_EXTENSION_VERSION_NOTIFY = 0x0100, + HCI_LINK_STATUS_NOTIFY = 0x0101, + HCI_BT_OPERATION_NOTIFY = 0x0102, + HCI_ENABLE_WIFI_SCAN_NOTIFY = 0x0103, + HCI_QUERY_RF_STATUS = 0x0104, + HCI_BT_ABNORMAL_NOTIFY = 0x0105, + HCI_BT_INFO_NOTIFY = 0x0106, + HCI_BT_COEX_NOTIFY = 0x0107, + HCI_BT_PATCH_VERSION_NOTIFY = 0x0108, + HCI_BT_AFH_MAP_NOTIFY = 0x0109, + HCI_BT_REGISTER_VALUE_NOTIFY = 0x010a, + + /* The following is for IVT */ + HCI_WIFI_CURRENT_CHANNEL = 0x0300, + HCI_WIFI_CURRENT_BANDWIDTH = 0x0301, + HCI_WIFI_CONNECTION_STATUS = 0x0302 +} RTW_HCI_EXT_CMD; + +#define HCI_EVENT_EXTENSION_RTK 0xfe +typedef enum HCI_EXTENSION_EVENT_RTK { + HCI_EVENT_EXT_WIFI_SCAN_NOTIFY = 0x01, + HCI_EVENT_EXT_WIFI_RF_STATUS_NOTIFY = 0x02, + HCI_EVENT_EXT_BT_INFO_CONTROL = 0x03, + HCI_EVENT_EXT_BT_COEX_CONTROL = 0x04 +} RTW_HCI_EXT_EVENT; + +typedef enum _BT_TRAFFIC_MODE { + BT_MOTOR_EXT_BE = 0x00, /* Best Effort. Default. for HCRP, PAN, SDP, RFCOMM-based profiles like FTP,OPP, SPP, DUN, etc. */ + BT_MOTOR_EXT_GUL = 0x01, /* Guaranteed Latency. This type of traffic is used e.g. for HID and AVRCP. */ + BT_MOTOR_EXT_GUB = 0X02, /* Guaranteed Bandwidth. */ + BT_MOTOR_EXT_GULB = 0X03 /* Guaranteed Latency and Bandwidth. for A2DP and VDP. */ +} BT_TRAFFIC_MODE; + +typedef enum _BT_TRAFFIC_MODE_PROFILE { + BT_PROFILE_NONE, + BT_PROFILE_A2DP, + BT_PROFILE_PAN , + BT_PROFILE_HID, + BT_PROFILE_SCO +} BT_TRAFFIC_MODE_PROFILE; + +typedef enum _HCI_EXT_BT_OPERATION { + HCI_BT_OP_NONE = 0x0, + HCI_BT_OP_INQUIRY_START = 0x1, + HCI_BT_OP_INQUIRY_FINISH = 0x2, + HCI_BT_OP_PAGING_START = 0x3, + HCI_BT_OP_PAGING_SUCCESS = 0x4, + HCI_BT_OP_PAGING_UNSUCCESS = 0x5, + HCI_BT_OP_PAIRING_START = 0x6, + HCI_BT_OP_PAIRING_FINISH = 0x7, + HCI_BT_OP_BT_DEV_ENABLE = 0x8, + HCI_BT_OP_BT_DEV_DISABLE = 0x9, + HCI_BT_OP_MAX +} HCI_EXT_BT_OPERATION, *PHCI_EXT_BT_OPERATION; + +typedef struct _BT_MGNT { + BOOLEAN bBTConnectInProgress; + BOOLEAN bLogLinkInProgress; + BOOLEAN bPhyLinkInProgress; + BOOLEAN bPhyLinkInProgressStartLL; + u8 BtCurrentPhyLinkhandle; + u16 BtCurrentLogLinkhandle; + u8 CurrentConnectEntryNum; + u8 DisconnectEntryNum; + u8 CurrentBTConnectionCnt; + BT_CONNECT_TYPE BTCurrentConnectType; + BT_CONNECT_TYPE BTReceiveConnectPkt; + u8 BTAuthCount; + u8 BTAsocCount; + BOOLEAN bStartSendSupervisionPkt; + BOOLEAN BtOperationOn; + BOOLEAN BTNeedAMPStatusChg; + BOOLEAN JoinerNeedSendAuth; + HCI_PHY_LINK_BSS_INFO bssDesc; + HCI_EXT_CONFIG ExtConfig; + BOOLEAN bNeedNotifyAMPNoCap; + BOOLEAN bCreateSpportQos; + BOOLEAN bSupportProfile; + u8 BTChannel; + BOOLEAN CheckChnlIsSuit; + BOOLEAN bBtScan; + BOOLEAN btLogoTest; + BOOLEAN bRfStatusNotified; + BOOLEAN bBtRsvedPageDownload; +} BT_MGNT, *PBT_MGNT; + +struct bt_coex_info { + /* For Kernel Socket */ + struct socket *udpsock; + struct sockaddr_in wifi_sockaddr; /*wifi socket*/ + struct sockaddr_in bt_sockaddr;/* BT socket */ + struct sock *sk_store;/*back up socket for UDP RX int*/ + + /* store which socket is OK */ + u8 sock_open; + + u8 BT_attend; + u8 is_exist; /* socket exist */ + BT_MGNT BtMgnt; + struct workqueue_struct *btcoex_wq; + struct delayed_work recvmsg_work; +}; +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + +#define PACKET_NORMAL 0 +#define PACKET_DHCP 1 +#define PACKET_ARP 2 +#define PACKET_EAPOL 3 + +void rtw_btcoex_Initialize(PADAPTER); +void rtw_btcoex_PowerOnSetting(PADAPTER padapter); +void rtw_btcoex_AntInfoSetting(PADAPTER padapter); +void rtw_btcoex_PowerOffSetting(PADAPTER padapter); +void rtw_btcoex_PreLoadFirmware(PADAPTER padapter); +void rtw_btcoex_HAL_Initialize(PADAPTER padapter, u8 bWifiOnly); +void rtw_btcoex_IpsNotify(PADAPTER, u8 type); +void rtw_btcoex_LpsNotify(PADAPTER, u8 type); +void rtw_btcoex_ScanNotify(PADAPTER, u8 type); +void rtw_btcoex_MediaStatusNotify(PADAPTER, u8 mediaStatus); +void rtw_btcoex_SpecialPacketNotify(PADAPTER, u8 pktType); +void rtw_btcoex_IQKNotify(PADAPTER padapter, u8 state); +void rtw_btcoex_WLRFKNotify(PADAPTER padapter, u8 path, u8 type, u8 state); +void rtw_btcoex_BtInfoNotify(PADAPTER, u8 length, u8 *tmpBuf); +void rtw_btcoex_BtMpRptNotify(PADAPTER, u8 length, u8 *tmpBuf); +void rtw_btcoex_SuspendNotify(PADAPTER, u8 state); +void rtw_btcoex_HaltNotify(PADAPTER); +void rtw_btcoex_switchband_notify(u8 under_scan, u8 band_type); +void rtw_btcoex_WlFwDbgInfoNotify(PADAPTER padapter, u8* tmpBuf, u8 length); +void rtw_btcoex_rx_rate_change_notify(PADAPTER padapter, u8 is_data_frame, u8 rate_id); +void rtw_btcoex_SwitchBtTRxMask(PADAPTER); +void rtw_btcoex_Switch(PADAPTER, u8 enable); +u8 rtw_btcoex_IsBtDisabled(PADAPTER); +void rtw_btcoex_Handler(PADAPTER); +s32 rtw_btcoex_IsBTCoexRejectAMPDU(PADAPTER padapter); +s32 rtw_btcoex_IsBTCoexCtrlAMPDUSize(PADAPTER); +u32 rtw_btcoex_GetAMPDUSize(PADAPTER); +void rtw_btcoex_SetManualControl(PADAPTER, u8 bmanual); +void rtw_btcoex_set_policy_control(PADAPTER, u8 btc_policy); +u8 rtw_btcoex_1Ant(PADAPTER); +u8 rtw_btcoex_IsBtControlLps(PADAPTER); +u8 rtw_btcoex_IsLpsOn(PADAPTER); +u8 rtw_btcoex_RpwmVal(PADAPTER); +u8 rtw_btcoex_LpsVal(PADAPTER); +u32 rtw_btcoex_GetRaMask(PADAPTER); +u8 rtw_btcoex_query_reduced_wl_pwr_lvl(PADAPTER padapter); +void rtw_btcoex_set_reduced_wl_pwr_lvl(PADAPTER padapter, u8 val); +void rtw_btcoex_do_reduce_wl_pwr_lvl(PADAPTER padapter); +void rtw_btcoex_RecordPwrMode(PADAPTER, u8 *pCmdBuf, u8 cmdLen); +void rtw_btcoex_DisplayBtCoexInfo(PADAPTER, u8 *pbuf, u32 bufsize); +void rtw_btcoex_SetDBG(PADAPTER, u32 *pDbgModule); +u32 rtw_btcoex_GetDBG(PADAPTER, u8 *pStrBuf, u32 bufSize); +u8 rtw_btcoex_IncreaseScanDeviceNum(PADAPTER); +u8 rtw_btcoex_IsBtLinkExist(PADAPTER); +void rtw_btcoex_pta_off_on_notify(PADAPTER padapter, u8 bBTON); + +#ifdef CONFIG_RF4CE_COEXIST +void rtw_btcoex_SetRf4ceLinkState(PADAPTER padapter, u8 state); +u8 rtw_btcoex_GetRf4ceLinkState(PADAPTER padapter); +#endif + +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX +void rtw_btcoex_SetBtPatchVersion(PADAPTER padapter, u16 btHciVer, u16 btPatchVer); +void rtw_btcoex_SetHciVersion(PADAPTER padapter, u16 hciVersion); +void rtw_btcoex_StackUpdateProfileInfo(void); +void rtw_btcoex_init_socket(_adapter *padapter); +void rtw_btcoex_close_socket(_adapter *padapter); +void rtw_btcoex_dump_tx_msg(u8 *tx_msg, u8 len, u8 *msg_name); +u8 rtw_btcoex_sendmsgbysocket(_adapter *padapter, u8 *msg, u8 msg_size, bool force); +u8 rtw_btcoex_create_kernel_socket(_adapter *padapter); +void rtw_btcoex_close_kernel_socket(_adapter *padapter); +void rtw_btcoex_recvmsgbysocket(void *data); +u16 rtw_btcoex_parse_recv_data(u8 *msg, u8 msg_size); +u8 rtw_btcoex_btinfo_cmd(PADAPTER padapter, u8 *pbuf, u16 length); +void rtw_btcoex_parse_hci_cmd(_adapter *padapter, u8 *cmd, u16 len); +void rtw_btcoex_SendEventExtBtCoexControl(PADAPTER Adapter, u8 bNeedDbgRsp, u8 dataLen, void *pData); +void rtw_btcoex_SendEventExtBtInfoControl(PADAPTER Adapter, u8 dataLen, void *pData); +void rtw_btcoex_SendScanNotify(PADAPTER padapter, u8 scanType); +#define BT_SendEventExtBtCoexControl(Adapter, bNeedDbgRsp, dataLen, pData) rtw_btcoex_SendEventExtBtCoexControl(Adapter, bNeedDbgRsp, dataLen, pData) +#define BT_SendEventExtBtInfoControl(Adapter, dataLen, pData) rtw_btcoex_SendEventExtBtInfoControl(Adapter, dataLen, pData) +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ +u16 rtw_btcoex_btreg_read(PADAPTER padapter, u8 type, u16 addr, u32 *data); +u16 rtw_btcoex_btreg_write(PADAPTER padapter, u8 type, u16 addr, u16 val); +u8 rtw_btcoex_get_reduce_wl_txpwr(PADAPTER padapter); +u8 rtw_btcoex_get_bt_coexist(PADAPTER padapter); +u8 rtw_btcoex_get_chip_type(PADAPTER padapter); +u8 rtw_btcoex_get_pg_ant_num(PADAPTER padapter); +u8 rtw_btcoex_get_pg_single_ant_path(PADAPTER padapter); +u8 rtw_btcoex_get_pg_rfe_type(PADAPTER padapter); +u8 rtw_btcoex_is_tfbga_package_type(PADAPTER padapter); +u8 rtw_btcoex_get_ant_div_cfg(PADAPTER padapter); +u16 rtw_btcoex_btset_testmode(PADAPTER padapter, u8 type); + +/* ================================================== + * Below Functions are called by BT-Coex + * ================================================== */ +void rtw_btcoex_rx_ampdu_apply(PADAPTER padapter); +void rtw_btcoex_LPS_Enter(PADAPTER padapter); +u8 rtw_btcoex_LPS_Leave(PADAPTER padapter); + +#endif /* __RTW_BTCOEX_H__ */ +#endif /* CONFIG_BT_COEXIST */ + +void rtw_btcoex_set_ant_info(PADAPTER padapter); +void rtw_btcoex_connect_notify(PADAPTER, u8 join_type); + diff --git a/include/rtw_btcoex_wifionly.h b/include/rtw_btcoex_wifionly.h new file mode 100644 index 0000000..93087eb --- /dev/null +++ b/include/rtw_btcoex_wifionly.h @@ -0,0 +1,24 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_BTCOEX_WIFIONLY_H__ +#define __RTW_BTCOEX_WIFIONLY_H__ + +void rtw_btcoex_wifionly_switchband_notify(PADAPTER padapter); +void rtw_btcoex_wifionly_scan_notify(PADAPTER padapter); +void rtw_btcoex_wifionly_connect_notify(PADAPTER padapter); +void rtw_btcoex_wifionly_hw_config(PADAPTER padapter); +void rtw_btcoex_wifionly_initialize(PADAPTER padapter); +void rtw_btcoex_wifionly_AntInfoSetting(PADAPTER padapter); +#endif diff --git a/include/rtw_byteorder.h b/include/rtw_byteorder.h new file mode 100644 index 0000000..8e6bb7a --- /dev/null +++ b/include/rtw_byteorder.h @@ -0,0 +1,33 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTL871X_BYTEORDER_H_ +#define _RTL871X_BYTEORDER_H_ + + +#if defined(CONFIG_LITTLE_ENDIAN) && defined (CONFIG_BIG_ENDIAN) + #error "Shall be CONFIG_LITTLE_ENDIAN or CONFIG_BIG_ENDIAN, but not both!\n" +#endif + +#if defined(CONFIG_LITTLE_ENDIAN) + #ifndef CONFIG_PLATFORM_MSTAR389 + #include + #endif +#elif defined (CONFIG_BIG_ENDIAN) + #include +#else + # error "Must be LITTLE/BIG Endian Host" +#endif + +#endif /* _RTL871X_BYTEORDER_H_ */ diff --git a/include/rtw_cmd.h b/include/rtw_cmd.h new file mode 100644 index 0000000..a64245c --- /dev/null +++ b/include/rtw_cmd.h @@ -0,0 +1,790 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_CMD_H_ +#define __RTW_CMD_H_ + + +#define C2H_MEM_SZ (16*1024) + +#define FREE_CMDOBJ_SZ 128 + +#define MAX_CMDSZ 1536 +#define MAX_RSPSZ 512 +#define MAX_EVTSZ 1024 + +#define CMDBUFF_ALIGN_SZ 512 + +struct cmd_obj { + _adapter *padapter; + u16 cmdcode; + u8 res; + u8 *parmbuf; + u32 cmdsz; + u8 *rsp; + u32 rspsz; + struct submit_ctx *sctx; + u8 no_io; + /* _sema cmd_sem; */ + _list list; +}; + +/* cmd flags */ +enum { + RTW_CMDF_DIRECTLY = BIT0, + RTW_CMDF_WAIT_ACK = BIT1, +}; + +struct cmd_priv { + _sema cmd_queue_sema; + /* _sema cmd_done_sema; */ + _sema start_cmdthread_sema; + + _queue cmd_queue; + u8 cmd_seq; + u8 *cmd_buf; /* shall be non-paged, and 4 bytes aligned */ + u8 *cmd_allocated_buf; + u8 *rsp_buf; /* shall be non-paged, and 4 bytes aligned */ + u8 *rsp_allocated_buf; + u32 cmd_issued_cnt; + u32 cmd_done_cnt; + u32 rsp_cnt; + ATOMIC_T cmdthd_running; + /* u8 cmdthd_running; */ + + _adapter *padapter; + _mutex sctx_mutex; +}; + +#ifdef CONFIG_EVENT_THREAD_MODE +struct evt_obj { + u16 evtcode; + u8 res; + u8 *parmbuf; + u32 evtsz; + _list list; +}; +#endif + +struct evt_priv { +#ifdef CONFIG_EVENT_THREAD_MODE + _sema evt_notify; + + _queue evt_queue; +#endif + +#ifdef CONFIG_FW_C2H_REG + #define CONFIG_C2H_WK +#endif + +#ifdef CONFIG_C2H_WK + _workitem c2h_wk; + bool c2h_wk_alive; + struct rtw_cbuf *c2h_queue; + #define C2H_QUEUE_MAX_LEN 10 +#endif + +#ifdef CONFIG_H2CLBK + _sema lbkevt_done; + u8 lbkevt_limit; + u8 lbkevt_num; + u8 *cmdevt_parm; +#endif + ATOMIC_T event_seq; + u8 *evt_buf; /* shall be non-paged, and 4 bytes aligned */ + u8 *evt_allocated_buf; + u32 evt_done_cnt; +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + u8 *c2h_mem; + u8 *allocated_c2h_mem; +#endif + +}; + +#define init_h2fwcmd_w_parm_no_rsp(pcmd, pparm, code) \ + do {\ + _rtw_init_listhead(&pcmd->list);\ + pcmd->cmdcode = code;\ + pcmd->parmbuf = (u8 *)(pparm);\ + pcmd->cmdsz = sizeof (*pparm);\ + pcmd->rsp = NULL;\ + pcmd->rspsz = 0;\ + } while (0) + +#define init_h2fwcmd_w_parm_no_parm_rsp(pcmd, code) \ + do {\ + _rtw_init_listhead(&pcmd->list);\ + pcmd->cmdcode = code;\ + pcmd->parmbuf = NULL;\ + pcmd->cmdsz = 0;\ + pcmd->rsp = NULL;\ + pcmd->rspsz = 0;\ + } while (0) + +struct P2P_PS_Offload_t { + u8 Offload_En:1; + u8 role:1; /* 1: Owner, 0: Client */ + u8 CTWindow_En:1; + u8 NoA0_En:1; + u8 NoA1_En:1; + u8 AllStaSleep:1; /* Only valid in Owner */ + u8 discovery:1; + u8 rsvd:1; +#ifdef CONFIG_P2P_PS_NOA_USE_MACID_SLEEP + u8 p2p_macid:7; + u8 disable_close_rf:1; /*1: not close RF but just pause p2p_macid when NoA duration*/ +#endif /* CONFIG_P2P_PS_NOA_USE_MACID_SLEEP */ +}; + +struct P2P_PS_CTWPeriod_t { + u8 CTWPeriod; /* TU */ +}; + +#ifdef CONFIG_P2P_WOWLAN + +struct P2P_WoWlan_Offload_t { + u8 Disconnect_Wkup_Drv:1; + u8 role:2; + u8 Wps_Config[2]; +}; + +#endif /* CONFIG_P2P_WOWLAN */ + +extern u32 rtw_enqueue_cmd(struct cmd_priv *pcmdpriv, struct cmd_obj *obj); +extern struct cmd_obj *rtw_dequeue_cmd(struct cmd_priv *pcmdpriv); +extern void rtw_free_cmd_obj(struct cmd_obj *pcmd); + +#ifdef CONFIG_EVENT_THREAD_MODE +extern u32 rtw_enqueue_evt(struct evt_priv *pevtpriv, struct evt_obj *obj); +extern struct evt_obj *rtw_dequeue_evt(_queue *queue); +extern void rtw_free_evt_obj(struct evt_obj *pcmd); +#endif + +void rtw_stop_cmd_thread(_adapter *adapter); +thread_return rtw_cmd_thread(thread_context context); + +extern u32 rtw_init_cmd_priv(struct cmd_priv *pcmdpriv); +extern void rtw_free_cmd_priv(struct cmd_priv *pcmdpriv); + +extern u32 rtw_init_evt_priv(struct evt_priv *pevtpriv); +extern void rtw_free_evt_priv(struct evt_priv *pevtpriv); +extern void rtw_cmd_clr_isr(struct cmd_priv *pcmdpriv); +extern void rtw_evt_notify_isr(struct evt_priv *pevtpriv); +#ifdef CONFIG_P2P +u8 p2p_protocol_wk_cmd(_adapter *padapter, int intCmdType); +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_IOCTL_CFG80211 +struct rtw_roch_parm { + u64 cookie; + struct wireless_dev *wdev; + struct ieee80211_channel ch; + enum nl80211_channel_type ch_type; + unsigned int duration; +}; + +u8 rtw_roch_cmd(_adapter *adapter + , u64 cookie, struct wireless_dev *wdev + , struct ieee80211_channel *ch, enum nl80211_channel_type ch_type + , unsigned int duration + , u8 flags +); + +u8 rtw_cancel_roch_cmd(_adapter *adapter, u64 cookie, struct wireless_dev *wdev, u8 flags); + +u8 rtw_mgnt_tx_cmd(_adapter *adapter, u8 tx_ch, u8 no_cck, const u8 *buf, size_t len, int wait_ack, u8 flags); +struct mgnt_tx_parm { + u8 tx_ch; + u8 no_cck; + const u8 *buf; + size_t len; + int wait_ack; +}; +#endif + +enum rtw_drvextra_cmd_id { + NONE_WK_CID, + STA_MSTATUS_RPT_WK_CID, + DYNAMIC_CHK_WK_CID, + DM_CTRL_WK_CID, + PBC_POLLING_WK_CID, + POWER_SAVING_CTRL_WK_CID,/* IPS,AUTOSuspend */ + LPS_CTRL_WK_CID, + ANT_SELECT_WK_CID, + P2P_PS_WK_CID, + P2P_PROTO_WK_CID, + CHECK_HIQ_WK_CID,/* for softap mode, check hi queue if empty */ + C2H_WK_CID, + RTP_TIMER_CFG_WK_CID, + RESET_SECURITYPRIV, /* add for CONFIG_IEEE80211W, none 11w also can use */ + FREE_ASSOC_RESOURCES, /* add for CONFIG_IEEE80211W, none 11w also can use */ + DM_IN_LPS_WK_CID, + DM_RA_MSK_WK_CID, /* add for STA update RAMask when bandwith change. */ + BEAMFORMING_WK_CID, + LPS_CHANGE_DTIM_CID, + BTINFO_WK_CID, + BTC_REDUCE_WL_TXPWR_CID, + DFS_RADAR_DETECT_WK_CID, + DFS_RADAR_DETECT_EN_DEC_WK_CID, + SESSION_TRACKER_WK_CID, + EN_HW_UPDATE_TSF_WK_CID, + PERIOD_TSF_UPDATE_END_WK_CID, + TEST_H2C_CID, + MP_CMD_WK_CID, + CUSTOMER_STR_WK_CID, +#ifdef CONFIG_RTW_REPEATER_SON + RSON_SCAN_WK_CID, +#endif + ROCH_WK_CID, + MGNT_TX_WK_CID, + REQ_PER_CMD_WK_CID, + SSMPS_WK_CID, +#ifdef CONFIG_CTRL_TXSS_BY_TP + TXSS_WK_CID, +#endif + AC_PARM_CMD_WK_CID, +#ifdef CONFIG_AP_MODE + STOP_AP_WK_CID, +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + TBTX_CONTROL_TX_WK_CID, +#endif + MAX_WK_CID +}; + +enum LPS_CTRL_TYPE { + LPS_CTRL_SCAN = 0, + LPS_CTRL_JOINBSS = 1, + LPS_CTRL_CONNECT = 2, + LPS_CTRL_DISCONNECT = 3, + LPS_CTRL_SPECIAL_PACKET = 4, + LPS_CTRL_LEAVE = 5, + LPS_CTRL_TRAFFIC_BUSY = 6, + LPS_CTRL_TX_TRAFFIC_LEAVE = 7, + LPS_CTRL_RX_TRAFFIC_LEAVE = 8, + LPS_CTRL_ENTER = 9, + LPS_CTRL_LEAVE_CFG80211_PWRMGMT = 10, + LPS_CTRL_LEAVE_SET_OPTION = 11, +}; + +enum STAKEY_TYPE { + GROUP_KEY = 0, + UNICAST_KEY = 1, + TDLS_KEY = 2, +}; + +enum RFINTFS { + SWSI, + HWSI, + HWPI, +}; + + +/* +Caller Mode: Infra, Ad-Hoc + +Notes: To join the specified bss + +Command Event Mode + +*/ +struct joinbss_parm { + WLAN_BSSID_EX network; +}; + +/* +Caller Mode: Infra, Ad-HoC(C) + +Notes: To disconnect the current associated BSS + +Command Mode + +*/ +struct disconnect_parm { + u32 deauth_timeout_ms; +}; + +/* +Caller Mode: AP, Ad-HoC(M) + +Notes: To create a BSS + +Command Mode +*/ +struct createbss_parm { + bool adhoc; + + /* used by AP/Mesh mode now */ + u8 ifbmp; + u8 excl_ifbmp; + s16 req_ch; + s8 req_bw; + s8 req_offset; +}; + + +struct setopmode_parm { + u8 mode; + u8 rsvd[3]; +}; + +/* +Caller Mode: AP, Ad-HoC, Infra + +Notes: To ask RTL8711 performing site-survey + +Command-Event Mode + +*/ + +#define RTW_SSID_SCAN_AMOUNT 9 /* for WEXT_CSCAN_AMOUNT 9 */ +#define RTW_CHANNEL_SCAN_AMOUNT (14+37) +struct sitesurvey_parm { + sint scan_mode; /* active: 1, passive: 0 */ + /* sint bsslimit; // 1 ~ 48 */ + u8 ssid_num; + u8 ch_num; + NDIS_802_11_SSID ssid[RTW_SSID_SCAN_AMOUNT]; + struct rtw_ieee80211_channel ch[RTW_CHANNEL_SCAN_AMOUNT]; + + u32 token; /* 80211k use it to identify caller */ + u16 duration; /* 0: use default, otherwise: channel scan time */ + u8 igi; /* 0: use defalut */ + u8 bw; /* 0: use default */ + + bool acs; /* aim to trigger channel selection when scan done */ +}; + +/* +Caller Mode: Any + +Notes: To set the auth type of RTL8711. open/shared/802.1x + +Command Mode + +*/ +struct setauth_parm { + u8 mode; /* 0: legacy open, 1: legacy shared 2: 802.1x */ + u8 _1x; /* 0: PSK, 1: TLS */ + u8 rsvd[2]; +}; + +/* +Caller Mode: Infra + +a. algorithm: wep40, wep104, tkip & aes +b. keytype: grp key/unicast key +c. key contents + +when shared key ==> keyid is the camid +when 802.1x ==> keyid [0:1] ==> grp key +when 802.1x ==> keyid > 2 ==> unicast key + +*/ +struct setkey_parm { + u8 algorithm; /* encryption algorithm, could be none, wep40, TKIP, CCMP, wep104 */ + u8 keyid; + u8 set_tx; /* 1: main tx key for wep. 0: other key. */ + u8 key[32]; /* this could be 40 or 104 */ +}; + +/* +When in AP or Ad-Hoc mode, this is used to +allocate an sw/hw entry for a newly associated sta. + +Command + +when shared key ==> algorithm/keyid + +*/ +struct set_stakey_parm { + u8 addr[ETH_ALEN]; + u8 algorithm; + u8 keyid; + u8 key[32]; + u8 gk; +}; + +struct set_stakey_rsp { + u8 addr[ETH_ALEN]; + u8 keyid; + u8 rsvd; +}; + +struct Tx_Beacon_param { + WLAN_BSSID_EX network; +}; + +/* + Notes: This command is used for H2C/C2H loopback testing + + mac[0] == 0 + ==> CMD mode, return H2C_SUCCESS. + The following condition must be ture under CMD mode + mac[1] == mac[4], mac[2] == mac[3], mac[0]=mac[5]= 0; + s0 == 0x1234, s1 == 0xabcd, w0 == 0x78563412, w1 == 0x5aa5def7; + s2 == (b1 << 8 | b0); + + mac[0] == 1 + ==> CMD_RSP mode, return H2C_SUCCESS_RSP + + The rsp layout shall be: + rsp: parm: + mac[0] = mac[5]; + mac[1] = mac[4]; + mac[2] = mac[3]; + mac[3] = mac[2]; + mac[4] = mac[1]; + mac[5] = mac[0]; + s0 = s1; + s1 = swap16(s0); + w0 = swap32(w1); + b0 = b1 + s2 = s0 + s1 + b1 = b0 + w1 = w0 + + mac[0] == 2 + ==> CMD_EVENT mode, return H2C_SUCCESS + The event layout shall be: + event: parm: + mac[0] = mac[5]; + mac[1] = mac[4]; + mac[2] = event's sequence number, starting from 1 to parm's marc[3] + mac[3] = mac[2]; + mac[4] = mac[1]; + mac[5] = mac[0]; + s0 = swap16(s0) - event.mac[2]; + s1 = s1 + event.mac[2]; + w0 = swap32(w0); + b0 = b1 + s2 = s0 + event.mac[2] + b1 = b0 + w1 = swap32(w1) - event.mac[2]; + + parm->mac[3] is the total event counts that host requested. + + + event will be the same with the cmd's param. + +*/ + +#ifdef CONFIG_H2CLBK + +struct seth2clbk_parm { + u8 mac[6]; + u16 s0; + u16 s1; + u32 w0; + u8 b0; + u16 s2; + u8 b1; + u32 w1; +}; + +struct geth2clbk_parm { + u32 rsv; +}; + +struct geth2clbk_rsp { + u8 mac[6]; + u16 s0; + u16 s1; + u32 w0; + u8 b0; + u16 s2; + u8 b1; + u32 w1; +}; + +#endif /* CONFIG_H2CLBK */ + +/* CMD param Formart for driver extra cmd handler */ +struct drvextra_cmd_parm { + int ec_id; /* extra cmd id */ + int type; /* Can use this field as the type id or command size */ + int size; /* buffer size */ + unsigned char *pbuf; +}; + +/*------------------- Below are used for RF/BB tunning ---------------------*/ +struct addBaReq_parm { + unsigned int tid; + u8 addr[ETH_ALEN]; +}; + +struct addBaRsp_parm { + unsigned int tid; + unsigned int start_seq; + u8 addr[ETH_ALEN]; + u8 status; + u8 size; +}; + +struct set_ch_parm { + u8 ch; + u8 bw; + u8 ch_offset; +}; + +struct SetChannelPlan_param { + enum regd_src_t regd_src; + const struct country_chplan *country_ent; + u8 channel_plan; +}; + +struct get_channel_plan_param { + struct get_chplan_resp **resp; +}; + +struct LedBlink_param { + void *pLed; +}; + +struct TDLSoption_param { + u8 addr[ETH_ALEN]; + u8 option; +}; + +struct RunInThread_param { + void (*func)(void *); + void *context; +}; + + +#define GEN_CMD_CODE(cmd) cmd ## _CMD_ + + +/* + +Result: +0x00: success +0x01: sucess, and check Response. +0x02: cmd ignored due to duplicated sequcne number +0x03: cmd dropped due to invalid cmd code +0x04: reserved. + +*/ + +#define H2C_RSP_OFFSET 512 + +#define H2C_SUCCESS 0x00 +#define H2C_SUCCESS_RSP 0x01 +#define H2C_DUPLICATED 0x02 +#define H2C_DROPPED 0x03 +#define H2C_PARAMETERS_ERROR 0x04 +#define H2C_REJECTED 0x05 +#define H2C_CMD_OVERFLOW 0x06 +#define H2C_RESERVED 0x07 +#define H2C_ENQ_HEAD 0x08 +#define H2C_ENQ_HEAD_FAIL 0x09 +#define H2C_CMD_FAIL 0x0A + +void rtw_init_sitesurvey_parm(_adapter *padapter, struct sitesurvey_parm *pparm); +u8 rtw_sitesurvey_cmd(_adapter *padapter, struct sitesurvey_parm *pparm); +#ifdef CONFIG_AP_MODE +u8 rtw_create_ibss_cmd(_adapter *adapter, int flags); +u8 rtw_startbss_cmd(_adapter *adapter, int flags); +#endif + +#define REQ_CH_NONE -1 +#define REQ_CH_INT_INFO -2 +#define REQ_BW_NONE -1 +#define REQ_BW_ORI -2 +#define REQ_OFFSET_NONE -1 + +struct sta_info; +extern u8 rtw_setstakey_cmd(_adapter *padapter, struct sta_info *sta, u8 key_type, bool enqueue); +extern u8 rtw_clearstakey_cmd(_adapter *padapter, struct sta_info *sta, u8 enqueue); + +extern u8 rtw_joinbss_cmd(_adapter *padapter, struct wlan_network *pnetwork); +u8 rtw_disassoc_cmd(_adapter *padapter, u32 deauth_timeout_ms, int flags); +#ifdef CONFIG_AP_MODE +u8 rtw_change_bss_chbw_cmd(_adapter *adapter, int flags + , u8 ifbmp, u8 excl_ifbmp, s16 req_ch, s8 req_bw, s8 req_offset); +u8 rtw_stop_ap_cmd(_adapter *adapter, u8 flags); +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 rtw_tx_control_cmd(_adapter *adapter); +#endif +extern u8 rtw_setopmode_cmd(_adapter *padapter, NDIS_802_11_NETWORK_INFRASTRUCTURE networktype, u8 flags); + +extern u8 rtw_addbareq_cmd(_adapter *padapter, u8 tid, u8 *addr); +extern u8 rtw_addbarsp_cmd(_adapter *padapter, u8 *addr, u16 tid, u8 status, u8 size, u16 start_seq); +/* add for CONFIG_IEEE80211W, none 11w also can use */ +extern u8 rtw_reset_securitypriv_cmd(_adapter *padapter); +extern u8 rtw_free_assoc_resources_cmd(_adapter *padapter, u8 lock_scanned_queue, int flags); +extern u8 rtw_dynamic_chk_wk_cmd(_adapter *adapter); + +u8 rtw_lps_ctrl_wk_cmd(_adapter *padapter, u8 lps_ctrl_type, u8 flags); +u8 rtw_lps_ctrl_leave_set_level_cmd(_adapter *adapter, u8 lps_level, u8 flags); +#ifdef CONFIG_LPS_1T1R +u8 rtw_lps_ctrl_leave_set_1t1r_cmd(_adapter *adapter, u8 lps_1t1r, u8 flags); +#endif +u8 rtw_dm_in_lps_wk_cmd(_adapter *padapter); +u8 rtw_lps_change_dtim_cmd(_adapter *padapter, u8 dtim); + +#if (RATE_ADAPTIVE_SUPPORT == 1) +u8 rtw_rpt_timer_cfg_cmd(_adapter *padapter, u16 minRptTime); +#endif + +#ifdef CONFIG_ANTENNA_DIVERSITY +extern u8 rtw_antenna_select_cmd(_adapter *padapter, u8 antenna, u8 enqueue); +#endif + +u8 rtw_dm_ra_mask_wk_cmd(_adapter *padapter, u8 *psta); + +extern u8 rtw_ps_cmd(_adapter *padapter); + +#if CONFIG_DFS +void rtw_dfs_ch_switch_hdl(struct dvobj_priv *dvobj); +#endif + +#ifdef CONFIG_AP_MODE +u8 rtw_chk_hi_queue_cmd(_adapter *padapter); +#ifdef CONFIG_DFS_MASTER +u8 rtw_dfs_rd_cmd(_adapter *adapter, bool enqueue); +void rtw_dfs_rd_timer_hdl(void *ctx); +void rtw_dfs_rd_en_decision(_adapter *adapter, u8 mlme_act, u8 excl_ifbmp); +u8 rtw_dfs_rd_en_decision_cmd(_adapter *adapter); +#endif /* CONFIG_DFS_MASTER */ +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_BT_COEXIST +u8 rtw_btinfo_cmd(PADAPTER padapter, u8 *pbuf, u16 length); +u8 rtw_btc_reduce_wl_txpwr_cmd(_adapter *adapter, u32 val); +#endif + +u8 rtw_test_h2c_cmd(_adapter *adapter, u8 *buf, u8 len); + +u8 rtw_enable_hw_update_tsf_cmd(_adapter *padapter); +u8 rtw_periodic_tsf_update_end_cmd(_adapter *adapter); + +u8 rtw_set_chbw_cmd(_adapter *padapter, u8 ch, u8 bw, u8 ch_offset, u8 flags); +u8 rtw_iqk_cmd(_adapter *padapter, u8 flags); + +u8 rtw_set_chplan_cmd(_adapter *adapter, int flags, u8 chplan, u8 swconfig); +u8 rtw_set_country_cmd(_adapter *adapter, int flags, const char *country_code, u8 swconfig); +#ifdef CONFIG_REGD_SRC_FROM_OS +u8 rtw_sync_os_regd_cmd(_adapter *adapter, int flags, const char *country_code, u8 dfs_region); +#endif +u8 rtw_get_chplan_cmd(_adapter *adapter, int flags, struct get_chplan_resp **resp); + +extern u8 rtw_led_blink_cmd(_adapter *padapter, void *pLed); +extern u8 rtw_set_csa_cmd(_adapter *adapter); +extern u8 rtw_tdls_cmd(_adapter *padapter, u8 *addr, u8 option); + +u8 rtw_mp_cmd(_adapter *adapter, u8 mp_cmd_id, u8 flags); + +#ifdef CONFIG_RTW_CUSTOMER_STR +u8 rtw_customer_str_req_cmd(_adapter *adapter); +u8 rtw_customer_str_write_cmd(_adapter *adapter, const u8 *cstr); +#endif + +#ifdef CONFIG_FW_C2H_REG +u8 rtw_c2h_reg_wk_cmd(_adapter *adapter, u8 *c2h_evt); +#endif +#ifdef CONFIG_FW_C2H_PKT +u8 rtw_c2h_packet_wk_cmd(_adapter *adapter, u8 *c2h_evt, u16 length); +#endif + +#ifdef CONFIG_RTW_REPEATER_SON +#define RSON_SCAN_PROCESS 10 +#define RSON_SCAN_DISABLE 11 +u8 rtw_rson_scan_wk_cmd(_adapter *adapter, int op); +#endif + +u8 rtw_run_in_thread_cmd(_adapter *adapter, void (*func)(void *), void *context); +u8 rtw_run_in_thread_cmd_wait(_adapter *adapter, void (*func)(void *), void *context, s32 timeout_ms); + +struct ssmps_cmd_parm { + struct sta_info *sta; + u8 smps; +}; +u8 rtw_ssmps_wk_cmd(_adapter *adapter, struct sta_info *sta, u8 smps, u8 enqueue); + +u8 session_tracker_chk_cmd(_adapter *adapter, struct sta_info *sta); +u8 session_tracker_add_cmd(_adapter *adapter, struct sta_info *sta, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port); +u8 session_tracker_del_cmd(_adapter *adapter, struct sta_info *sta, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port); + +u8 set_txq_params_cmd(_adapter *adapter, u32 ac_parm, u8 ac_type); + +#if defined(CONFIG_RTW_MESH) && defined(RTW_PER_CMD_SUPPORT_FW) +u8 rtw_req_per_cmd(_adapter * adapter); +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 rtw_tbtx_chk_cmd(_adapter *adapter); +u8 rtw_tbtx_token_dispatch_cmd(_adapter *adapter); +#endif +#ifdef CONFIG_CTRL_TXSS_BY_TP +struct txss_cmd_parm { + struct sta_info *sta; + bool tx_1ss; +}; + +void rtw_ctrl_txss_update_mimo_type(_adapter *adapter, struct sta_info *sta); +u8 rtw_ctrl_txss(_adapter *adapter, struct sta_info *sta, bool tx_1ss); +void rtw_ctrl_tx_ss_by_tp(_adapter *adapter, u8 from_timer); + +#ifdef DBG_CTRL_TXSS +void dbg_ctrl_txss(_adapter *adapter, bool tx_1ss); +#endif +#endif + +u8 rtw_drvextra_cmd_hdl(_adapter *padapter, unsigned char *pbuf); + +extern void rtw_survey_cmd_callback(_adapter *padapter, struct cmd_obj *pcmd); +extern void rtw_disassoc_cmd_callback(_adapter *padapter, struct cmd_obj *pcmd); +extern void rtw_joinbss_cmd_callback(_adapter *padapter, struct cmd_obj *pcmd); +void rtw_create_ibss_post_hdl(_adapter *padapter, int status); +extern void rtw_readtssi_cmdrsp_callback(_adapter *padapter, struct cmd_obj *pcmd); + +extern void rtw_setstaKey_cmdrsp_callback(_adapter *padapter, struct cmd_obj *pcmd); +extern void rtw_getrttbl_cmdrsp_callback(_adapter *padapter, struct cmd_obj *pcmd); + +enum rtw_cmd_id { + CMD_JOINBSS, /*0*/ + CMD_DISCONNECT, /*1*/ + CMD_CREATE_BSS,/*2*/ + CMD_SET_OPMODE, /*3*/ + CMD_SITE_SURVEY, /*4*/ + CMD_SET_AUTH, /*5*/ + CMD_SET_KEY, /*6*/ + CMD_SET_STAKEY, /*7*/ + CMD_ADD_BAREQ, /*8*/ + CMD_SET_CHANNEL, /*9*/ + CMD_TX_BEACON, /*10*/ + CMD_SET_MLME_EVT, /*11*/ + CMD_SET_DRV_EXTRA, /*12*/ + CMD_SET_CHANPLAN, /*13*/ + CMD_LEDBLINK, /*14*/ + CMD_SET_CHANSWITCH, /*15*/ + CMD_TDLS, /*16*/ + CMD_CHK_BMCSLEEPQ, /*17*/ + CMD_RUN_INTHREAD, /*18*/ + CMD_ADD_BARSP, /*19*/ + CMD_RM_POST_EVENT, /*20*/ + CMD_SET_MESH_PLINK_STATE, /* 21 */ + CMD_DO_IQK, /* 22 */ + CMD_GET_CHANPLAN, /*23*/ + CMD_ID_MAX +}; + +#define CMD_FMT "cmd=%d,%d,%d" +#define CMD_ARG(cmd) \ + (cmd)->cmdcode, \ + (cmd)->cmdcode == CMD_SET_DRV_EXTRA ? ((struct drvextra_cmd_parm *)(cmd)->parmbuf)->ec_id : ((cmd)->cmdcode == CMD_SET_MLME_EVT ? ((struct rtw_evt_header *)(cmd)->parmbuf)->id : 0), \ + (cmd)->cmdcode == CMD_SET_DRV_EXTRA ? ((struct drvextra_cmd_parm *)(cmd)->parmbuf)->type : 0 + +#endif /* _CMD_H_ */ diff --git a/include/rtw_debug.h b/include/rtw_debug.h new file mode 100755 index 0000000..1ce9af3 --- /dev/null +++ b/include/rtw_debug.h @@ -0,0 +1,727 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_DEBUG_H__ +#define __RTW_DEBUG_H__ + +/* driver log level*/ +enum { + _DRV_NONE_ = 0, + _DRV_ALWAYS_ = 1, + _DRV_ERR_ = 2, + _DRV_WARNING_ = 3, + _DRV_INFO_ = 4, + _DRV_DEBUG_ = 5, + _DRV_MAX_ = 6 +}; + +#define DRIVER_PREFIX "RTW: " + +#ifdef PLATFORM_OS_CE +extern void rtl871x_cedbg(const char *fmt, ...); +#endif + +#ifdef PLATFORM_WINDOWS + #define RTW_PRINT do {} while (0) + #define RTW_ERR do {} while (0) + #define RTW_WARN do {} while (0) + #define RTW_INFO do {} while (0) + #define RTW_DBG do {} while (0) + #define RTW_PRINT_SEL do {} while (0) + #define _RTW_PRINT do {} while (0) + #define _RTW_ERR do {} while (0) + #define _RTW_WARN do {} while (0) + #define _RTW_INFO do {} while (0) + #define _RTW_DBG do {} while (0) + #define _RTW_PRINT_SEL do {} while (0) +#else + #define RTW_PRINT(x, ...) do {} while (0) + #define RTW_ERR(x, ...) do {} while (0) + #define RTW_WARN(x,...) do {} while (0) + #define RTW_INFO(x,...) do {} while (0) + #define RTW_DBG(x,...) do {} while (0) + #define RTW_PRINT_SEL(x,...) do {} while (0) + #define _RTW_PRINT(x, ...) do {} while (0) + #define _RTW_ERR(x, ...) do {} while (0) + #define _RTW_WARN(x,...) do {} while (0) + #define _RTW_INFO(x,...) do {} while (0) + #define _RTW_DBG(x,...) do {} while (0) + #define _RTW_PRINT_SEL(x,...) do {} while (0) +#endif + +#define RTW_INFO_DUMP(_TitleString, _HexData, _HexDataLen) do {} while (0) +#define RTW_DBG_DUMP(_TitleString, _HexData, _HexDataLen) do {} while (0) +#define RTW_PRINT_DUMP(_TitleString, _HexData, _HexDataLen) do {} while (0) + +#define RTW_DBG_EXPR(EXPR) do {} while (0) + +#define RTW_DBGDUMP 0 /* 'stream' for _dbgdump */ + + + +#undef _dbgdump +#undef _seqdump + +#if defined(PLATFORM_WINDOWS) && defined(PLATFORM_OS_XP) + #define _dbgdump DbgPrint + #define KERN_CONT + #define _seqdump(sel, fmt, arg...) _dbgdump(fmt, ##arg) +#elif defined(PLATFORM_WINDOWS) && defined(PLATFORM_OS_CE) + #define _dbgdump rtl871x_cedbg + #define KERN_CONT + #define _seqdump(sel, fmt, arg...) _dbgdump(fmt, ##arg) +#elif defined PLATFORM_LINUX + #define _dbgdump printk + #if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 24)) + #define KERN_CONT + #endif + #define _seqdump seq_printf +#elif defined PLATFORM_FREEBSD + #define _dbgdump printf + #if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 24)) + #define KERN_CONT + #endif + #define _seqdump(sel, fmt, arg...) _dbgdump(fmt, ##arg) +#endif + +void RTW_BUF_DUMP_SEL(uint _loglevel, void *sel, u8 *_titlestring, + bool _idx_show, const u8 *_hexdata, int _hexdatalen); + +#ifdef CONFIG_RTW_DEBUG + +#ifndef _OS_INTFS_C_ +extern uint rtw_drv_log_level; +#endif + +#if defined(_dbgdump) + +#ifdef PLATFORM_LINUX +#ifdef DBG_THREAD_PID +#define T_PID_FMT "(%5u) " +#define T_PID_ARG current->pid +#else /* !DBG_THREAD_PID */ +#define T_PID_FMT "%s" +#define T_PID_ARG "" +#endif /* !DBG_THREAD_PID */ + +#ifdef DBG_CPU_INFO +#define CPU_INFO_FMT "[%u] " +#define CPU_INFO_ARG get_cpu() +#else /* !DBG_CPU_INFO */ +#define CPU_INFO_FMT "%s" +#define CPU_INFO_ARG "" +#endif /* !DBG_CPU_INFO */ + +/* Extra information in prefix */ +#define EX_INFO_FMT T_PID_FMT CPU_INFO_FMT +#define EX_INFO_ARG T_PID_ARG, CPU_INFO_ARG +#else /* !PLATFORM_LINUX */ +#define EX_INFO_FMT "%s" +#define EX_INFO_ARG "" +#endif /* !PLATFORM_LINUX */ + +#define DBG_PREFIX EX_INFO_FMT DRIVER_PREFIX +#define DBG_PREFIX_ARG EX_INFO_ARG + +/* with driver-defined prefix */ +#undef RTW_PRINT +#define RTW_PRINT(fmt, arg...) \ + do {\ + if (_DRV_ALWAYS_ <= rtw_drv_log_level) {\ + _dbgdump(DBG_PREFIX fmt, DBG_PREFIX_ARG, ##arg);\ + } \ + } while (0) + +#undef RTW_ERR +#define RTW_ERR(fmt, arg...) \ + do {\ + if (_DRV_ERR_ <= rtw_drv_log_level) {\ + _dbgdump(DBG_PREFIX "ERROR " fmt, \ + DBG_PREFIX_ARG, ##arg);\ + } \ + } while (0) + + +#undef RTW_WARN +#define RTW_WARN(fmt, arg...) \ + do {\ + if (_DRV_WARNING_ <= rtw_drv_log_level) {\ + _dbgdump(DBG_PREFIX "WARN " fmt, \ + DBG_PREFIX_ARG, ##arg);\ + } \ + } while (0) + +#undef RTW_INFO +#define RTW_INFO(fmt, arg...) \ + do {\ + if (_DRV_INFO_ <= rtw_drv_log_level) {\ + _dbgdump(DBG_PREFIX fmt, DBG_PREFIX_ARG, ##arg);\ + } \ + } while (0) + + +#undef RTW_DBG +#define RTW_DBG(fmt, arg...) \ + do {\ + if (_DRV_DEBUG_ <= rtw_drv_log_level) {\ + _dbgdump(DBG_PREFIX fmt, DBG_PREFIX_ARG, ##arg);\ + } \ + } while (0) + +#undef RTW_INFO_DUMP +#define RTW_INFO_DUMP(_TitleString, _HexData, _HexDataLen) \ + RTW_BUF_DUMP_SEL(_DRV_INFO_, RTW_DBGDUMP, _TitleString, _FALSE, _HexData, _HexDataLen) + +#undef RTW_DBG_DUMP +#define RTW_DBG_DUMP(_TitleString, _HexData, _HexDataLen) \ + RTW_BUF_DUMP_SEL(_DRV_DEBUG_, RTW_DBGDUMP, _TitleString, _FALSE, _HexData, _HexDataLen) + + +#undef RTW_PRINT_DUMP +#define RTW_PRINT_DUMP(_TitleString, _HexData, _HexDataLen) \ + RTW_BUF_DUMP_SEL(_DRV_ALWAYS_, RTW_DBGDUMP, _TitleString, _FALSE, _HexData, _HexDataLen) + +/* without driver-defined prefix */ +#undef _RTW_PRINT +#define _RTW_PRINT(fmt, arg...) \ + do {\ + if (_DRV_ALWAYS_ <= rtw_drv_log_level) {\ + _dbgdump(KERN_CONT fmt, ##arg);\ + } \ + } while (0) + +#undef _RTW_ERR +#define _RTW_ERR(fmt, arg...) \ + do {\ + if (_DRV_ERR_ <= rtw_drv_log_level) {\ + _dbgdump(KERN_CONT fmt, ##arg);\ + } \ + } while (0) + + +#undef _RTW_WARN +#define _RTW_WARN(fmt, arg...) \ + do {\ + if (_DRV_WARNING_ <= rtw_drv_log_level) {\ + _dbgdump(KERN_CONT fmt, ##arg);\ + } \ + } while (0) + +#undef _RTW_INFO +#define _RTW_INFO(fmt, arg...) \ + do {\ + if (_DRV_INFO_ <= rtw_drv_log_level) {\ + _dbgdump(KERN_CONT fmt, ##arg);\ + } \ + } while (0) + +#undef _RTW_DBG +#define _RTW_DBG(fmt, arg...) \ + do {\ + if (_DRV_DEBUG_ <= rtw_drv_log_level) {\ + _dbgdump(KERN_CONT fmt, ##arg);\ + } \ + } while (0) + + +/* other debug APIs */ +#undef RTW_DBG_EXPR +#define RTW_DBG_EXPR(EXPR) do { if (_DRV_DEBUG_ <= rtw_drv_log_level) EXPR; } while (0) + +#endif /* defined(_dbgdump) */ +#endif /* CONFIG_RTW_DEBUG */ + + +#if defined(_seqdump) +/* dump message to selected 'stream' with driver-defined prefix */ +#undef RTW_PRINT_SEL +#define RTW_PRINT_SEL(sel, fmt, arg...) \ + do {\ + if (sel == RTW_DBGDUMP)\ + RTW_PRINT(fmt, ##arg); \ + else {\ + _seqdump(sel, fmt, ##arg) /*rtw_warn_on(1)*/; \ + } \ + } while (0) + +/* dump message to selected 'stream' */ +#undef _RTW_PRINT_SEL +#define _RTW_PRINT_SEL(sel, fmt, arg...) \ + do {\ + if (sel == RTW_DBGDUMP)\ + _RTW_PRINT(fmt, ##arg); \ + else {\ + _seqdump(sel, fmt, ##arg) /*rtw_warn_on(1)*/; \ + } \ + } while (0) + +/* dump message to selected 'stream' */ +#undef RTW_DUMP_SEL +#define RTW_DUMP_SEL(sel, _HexData, _HexDataLen) \ + RTW_BUF_DUMP_SEL(_DRV_ALWAYS_, sel, NULL, _FALSE, _HexData, _HexDataLen) + +#define RTW_MAP_DUMP_SEL(sel, _TitleString, _HexData, _HexDataLen) \ + RTW_BUF_DUMP_SEL(_DRV_ALWAYS_, sel, _TitleString, _TRUE, _HexData, _HexDataLen) +#endif /* defined(_seqdump) */ + + +#ifdef CONFIG_DBG_COUNTER + #define DBG_COUNTER(counter) counter++ +#else + #define DBG_COUNTER(counter) +#endif + +void dump_drv_version(void *sel); +void dump_log_level(void *sel); + +#ifdef CONFIG_SDIO_HCI +void sd_f0_reg_dump(void *sel, _adapter *adapter); +void sdio_local_reg_dump(void *sel, _adapter *adapter); +#endif /* CONFIG_SDIO_HCI */ + +void mac_reg_dump(void *sel, _adapter *adapter); +void bb_reg_dump(void *sel, _adapter *adapter); +void bb_reg_dump_ex(void *sel, _adapter *adapter); +void rf_reg_dump(void *sel, _adapter *adapter); + +void rtw_sink_rtp_seq_dbg(_adapter *adapter, u8 *ehdr_pos); + +struct sta_info; +void sta_rx_reorder_ctl_dump(void *sel, struct sta_info *sta); + +struct dvobj_priv; +void dump_tx_rate_bmp(void *sel, struct dvobj_priv *dvobj); +void dump_adapters_status(void *sel, struct dvobj_priv *dvobj); + +struct sec_cam_ent; +#if defined(CONFIG_RTW_DEBUG) || defined(CONFIG_PROC_DEBUG) +void dump_sec_cam_ent(void *sel, struct sec_cam_ent *ent, int id); +void dump_sec_cam_ent_title(void *sel, u8 has_id); +#endif +void dump_sec_cam(void *sel, _adapter *adapter); +void dump_sec_cam_cache(void *sel, _adapter *adapter); + +bool rtw_fwdl_test_trigger_chksum_fail(void); +bool rtw_fwdl_test_trigger_wintint_rdy_fail(void); +bool rtw_del_rx_ampdu_test_trigger_no_tx_fail(void); +u32 rtw_get_wait_hiq_empty_ms(void); +void rtw_sta_linking_test_set_start(void); +bool rtw_sta_linking_test_wait_done(void); +bool rtw_sta_linking_test_force_fail(void); +#ifdef CONFIG_AP_MODE +u16 rtw_ap_linking_test_force_auth_fail(void); +u16 rtw_ap_linking_test_force_asoc_fail(void); +#endif + +#ifdef CONFIG_PROC_DEBUG +ssize_t proc_set_write_reg(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_read_reg(struct seq_file *m, void *v); +ssize_t proc_set_read_reg(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +void dump_drv_cfg(void *sel); +int proc_get_fwstate(struct seq_file *m, void *v); +int proc_get_sec_info(struct seq_file *m, void *v); +int proc_get_mlmext_state(struct seq_file *m, void *v); +#ifdef CONFIG_LAYER2_ROAMING +int proc_get_roam_flags(struct seq_file *m, void *v); +ssize_t proc_set_roam_flags(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_roam_param(struct seq_file *m, void *v); +ssize_t proc_set_roam_param(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_roam_tgt_addr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif /* CONFIG_LAYER2_ROAMING */ +int proc_get_qos_option(struct seq_file *m, void *v); +int proc_get_ht_option(struct seq_file *m, void *v); +int proc_get_rf_info(struct seq_file *m, void *v); +int proc_get_scan_param(struct seq_file *m, void *v); +ssize_t proc_set_scan_param(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_scan_abort(struct seq_file *m, void *v); +#ifdef CONFIG_RTW_REPEATER_SON +int proc_get_rson_data(struct seq_file *m, void *v); +ssize_t proc_set_rson_data(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif +int proc_get_survey_info(struct seq_file *m, void *v); +ssize_t proc_set_survey_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_ap_info(struct seq_file *m, void *v); +#ifdef ROKU_PRIVATE +int proc_get_infra_ap(struct seq_file *m, void *v); +#endif /* ROKU_PRIVATE */ +ssize_t proc_reset_trx_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_trx_info(struct seq_file *m, void *v); +ssize_t proc_set_tx_power_offset(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_tx_power_offset(struct seq_file *m, void *v); +int proc_get_rate_ctl(struct seq_file *m, void *v); +int proc_get_wifi_spec(struct seq_file *m, void *v); +ssize_t proc_set_rate_ctl(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_bw_ctl(struct seq_file *m, void *v); +ssize_t proc_set_bw_ctl(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#ifdef DBG_RX_COUNTER_DUMP +int proc_get_rx_cnt_dump(struct seq_file *m, void *v); +ssize_t proc_set_rx_cnt_dump(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif + +#ifdef CONFIG_AP_MODE +int proc_get_bmc_tx_rate(struct seq_file *m, void *v); +ssize_t proc_set_bmc_tx_rate(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif /*CONFIG_AP_MODE*/ + +int proc_get_ps_dbg_info(struct seq_file *m, void *v); +ssize_t proc_set_ps_dbg_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +ssize_t proc_set_fwdl_test_case(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_del_rx_ampdu_test_case(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_wait_hiq_empty(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_sta_linking_test(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#ifdef CONFIG_AP_MODE +ssize_t proc_set_ap_linking_test(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif + +int proc_get_rx_stat(struct seq_file *m, void *v); +int proc_get_tx_stat(struct seq_file *m, void *v); +#ifdef CONFIG_AP_MODE +int proc_get_all_sta_info(struct seq_file *m, void *v); +#endif /* CONFIG_AP_MODE */ + +#ifdef DBG_MEMORY_LEAK +int proc_get_malloc_cnt(struct seq_file *m, void *v); +#endif /* DBG_MEMORY_LEAK */ + +#ifdef CONFIG_FIND_BEST_CHANNEL +int proc_get_best_channel(struct seq_file *m, void *v); +ssize_t proc_set_best_channel(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif /* CONFIG_FIND_BEST_CHANNEL */ + +int proc_get_trx_info_debug(struct seq_file *m, void *v); + +#ifdef CONFIG_HUAWEI_PROC +int proc_get_huawei_trx_info(struct seq_file *m, void *v); +#endif + +int proc_get_rx_signal(struct seq_file *m, void *v); +ssize_t proc_set_rx_signal(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_hw_status(struct seq_file *m, void *v); +ssize_t proc_set_hw_status(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_mac_rptbuf(struct seq_file *m, void *v); + +#ifdef CONFIG_80211N_HT +int proc_get_ht_enable(struct seq_file *m, void *v); +ssize_t proc_set_ht_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +int proc_get_bw_mode(struct seq_file *m, void *v); +ssize_t proc_set_bw_mode(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +int proc_get_ampdu_enable(struct seq_file *m, void *v); +ssize_t proc_set_ampdu_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +void dump_regsty_rx_ampdu_size_limit(void *sel, _adapter *adapter); +int proc_get_rx_ampdu(struct seq_file *m, void *v); +ssize_t proc_set_rx_ampdu(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +void rtw_dump_dft_phy_cap(void *sel, _adapter *adapter); +void rtw_get_dft_phy_cap(void *sel, _adapter *adapter); +void rtw_dump_drv_phy_cap(void *sel, _adapter *adapter); + +int proc_get_rx_stbc(struct seq_file *m, void *v); +ssize_t proc_set_rx_stbc(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_stbc_cap(struct seq_file *m, void *v); +ssize_t proc_set_stbc_cap(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_ldpc_cap(struct seq_file *m, void *v); +ssize_t proc_set_ldpc_cap(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#ifdef CONFIG_BEAMFORMING +int proc_get_txbf_cap(struct seq_file *m, void *v); +ssize_t proc_set_txbf_cap(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif +#ifdef CONFIG_SDIO_TX_ENABLE_AVAL_INT +int proc_get_tx_aval_th(struct seq_file *m, void *v); +ssize_t proc_set_tx_aval_th(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif /*CONFIG_SDIO_TX_ENABLE_AVAL_INT*/ +int proc_get_rx_ampdu_factor(struct seq_file *m, void *v); +ssize_t proc_set_rx_ampdu_factor(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +int proc_get_tx_max_agg_num(struct seq_file *m, void *v); +ssize_t proc_set_tx_max_agg_num(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +int proc_get_rx_ampdu_density(struct seq_file *m, void *v); +ssize_t proc_set_rx_ampdu_density(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +int proc_get_tx_ampdu_density(struct seq_file *m, void *v); +ssize_t proc_set_tx_ampdu_density(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +int proc_get_tx_quick_addba_req(struct seq_file *m, void *v); +ssize_t proc_set_tx_quick_addba_req(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#ifdef CONFIG_TX_AMSDU +int proc_get_tx_amsdu(struct seq_file *m, void *v); +ssize_t proc_set_tx_amsdu(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_tx_amsdu_rate(struct seq_file *m, void *v); +ssize_t proc_set_tx_amsdu_rate(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_80211AC_VHT +int proc_get_vht_24g_enable(struct seq_file *m, void *v); +ssize_t proc_set_vht_24g_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif + +ssize_t proc_set_dyn_rrsr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_dyn_rrsr(struct seq_file *m, void *v); + +int proc_get_en_fwps(struct seq_file *m, void *v); +ssize_t proc_set_en_fwps(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +#if 0 +int proc_get_two_path_rssi(struct seq_file *m, void *v); +int proc_get_rssi_disp(struct seq_file *m, void *v); +ssize_t proc_set_rssi_disp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif + +#ifdef CONFIG_BT_COEXIST +int proc_get_btcoex_dbg(struct seq_file *m, void *v); +ssize_t proc_set_btcoex_dbg(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_btcoex_info(struct seq_file *m, void *v); +#ifdef CONFIG_RF4CE_COEXIST +int proc_get_rf4ce_state(struct seq_file *m, void *v); +ssize_t proc_set_rf4ce_state(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif +#endif /* CONFIG_BT_COEXIST */ + +#if defined(DBG_CONFIG_ERROR_DETECT) +int proc_get_sreset(struct seq_file *m, void *v); +ssize_t proc_set_sreset(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif /* DBG_CONFIG_ERROR_DETECT */ + +int proc_get_odm_adaptivity(struct seq_file *m, void *v); +ssize_t proc_set_odm_adaptivity(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +#ifdef CONFIG_DBG_COUNTER +int proc_get_rx_logs(struct seq_file *m, void *v); +int proc_get_tx_logs(struct seq_file *m, void *v); +int proc_get_int_logs(struct seq_file *m, void *v); +#endif + +#ifdef CONFIG_PCI_HCI +int proc_get_rx_ring(struct seq_file *m, void *v); +int proc_get_tx_ring(struct seq_file *m, void *v); +int proc_get_pci_aspm(struct seq_file *m, void *v); +int proc_get_pci_conf_space(struct seq_file *m, void *v); +ssize_t proc_set_pci_conf_space(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +int proc_get_pci_bridge_conf_space(struct seq_file *m, void *v); +ssize_t proc_set_pci_bridge_conf_space(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + + +#ifdef DBG_TXBD_DESC_DUMP +int proc_get_tx_ring_ext(struct seq_file *m, void *v); +ssize_t proc_set_tx_ring_ext(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif +#endif + +#ifdef CONFIG_WOWLAN +int proc_get_wow_enable(struct seq_file *m, void *v); +ssize_t proc_set_wow_enable(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data); +int proc_get_pattern_info(struct seq_file *m, void *v); +ssize_t proc_set_pattern_info(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data); +int proc_get_wakeup_event(struct seq_file *m, void *v); +ssize_t proc_set_wakeup_event(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data); +int proc_get_wakeup_reason(struct seq_file *m, void *v); +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +int proc_dump_wow_keep_alive_info(struct seq_file *m, void *v); +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ +#endif + +#ifdef CONFIG_WAR_OFFLOAD +int proc_get_war_offload_enable(struct seq_file *m, void *v); +ssize_t proc_set_war_offload_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_war_offload_ipv4_addr(struct seq_file *m, void *v); +ssize_t proc_set_war_offload_ipv4_addr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_war_offload_ipv6_addr(struct seq_file *m, void *v); +ssize_t proc_set_war_offload_ipv6_addr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_war_offload_mdns_domain_name(struct seq_file *m, void *v); +ssize_t proc_set_war_offload_mdns_domain_name(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_war_offload_mdns_machine_name(struct seq_file *m, void *v); +ssize_t proc_set_war_offload_mdns_machine_name(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_war_offload_mdns_txt_rsp(struct seq_file *m, void *v); +ssize_t proc_set_war_offload_mdns_txt_rsp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_war_offload_mdns_service_info(struct seq_file *m, void *v); +ssize_t proc_set_war_offload_mdns_service_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif /* CONFIG_WAR_OFFLOAD */ + + +#ifdef CONFIG_GPIO_WAKEUP +int proc_get_wowlan_gpio_info(struct seq_file *m, void *v); +ssize_t proc_set_wowlan_gpio_info(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data); +#endif /*CONFIG_GPIO_WAKEUP*/ + +#ifdef CONFIG_P2P_WOWLAN +int proc_get_p2p_wowlan_info(struct seq_file *m, void *v); +#endif /* CONFIG_P2P_WOWLAN */ + +int proc_get_new_bcn_max(struct seq_file *m, void *v); +ssize_t proc_set_new_bcn_max(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +#ifdef CONFIG_POWER_SAVING +int proc_get_ps_info(struct seq_file *m, void *v); +ssize_t proc_set_ps_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#ifdef CONFIG_WMMPS_STA +int proc_get_wmmps_info(struct seq_file *m, void *v); +ssize_t proc_set_wmmps_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif /* CONFIG_WMMPS_STA */ +#endif /* CONFIG_POWER_SAVING */ + +#ifdef CONFIG_TDLS +int proc_get_tdls_enable(struct seq_file *m, void *v); +ssize_t proc_set_tdls_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_tdls_info(struct seq_file *m, void *v); +#endif + +int proc_get_monitor(struct seq_file *m, void *v); +ssize_t proc_set_monitor(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +#ifdef RTW_SIMPLE_CONFIG +int proc_get_simple_config(struct seq_file *m, void *v); +ssize_t proc_set_simple_config(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif + +#ifdef DBG_XMIT_BLOCK +int proc_get_xmit_block(struct seq_file *m, void *v); +ssize_t proc_set_xmit_block(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif + +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER +int proc_get_rtkm_info(struct seq_file *m, void *v); +#endif /* CONFIG_PREALLOC_RX_SKB_BUFFER */ + +#ifdef CONFIG_IEEE80211W +ssize_t proc_set_tx_sa_query(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_tx_sa_query(struct seq_file *m, void *v); +ssize_t proc_set_tx_deauth(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_tx_deauth(struct seq_file *m, void *v); +ssize_t proc_set_tx_auth(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_tx_auth(struct seq_file *m, void *v); +#endif /* CONFIG_IEEE80211W */ + +#endif /* CONFIG_PROC_DEBUG */ + +int proc_get_efuse_map(struct seq_file *m, void *v); +ssize_t proc_set_efuse_map(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +#ifdef CONFIG_CUSTOMER01_SMART_ANTENNA +int proc_get_pathb_phase(struct seq_file *m, void *v); +ssize_t proc_set_pathb_phase(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif + +#ifdef CONFIG_MCC_MODE +int proc_get_mcc_info(struct seq_file *m, void *v); +ssize_t proc_set_mcc_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_mcc_duration(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#ifdef CONFIG_MCC_PHYDM_OFFLOAD +ssize_t proc_set_mcc_phydm_offload_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif +ssize_t proc_set_mcc_single_tx_criteria(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_mcc_ap_bw20_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_mcc_ap_bw40_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_mcc_ap_bw80_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_mcc_sta_bw20_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_mcc_sta_bw40_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +ssize_t proc_set_mcc_sta_bw80_target_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_mcc_policy_table(struct seq_file *m, void *v); +#endif /* CONFIG_MCC_MODE */ + +int proc_get_ack_timeout(struct seq_file *m, void *v); +ssize_t proc_set_ack_timeout(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +int proc_get_fw_offload(struct seq_file *m, void *v); +ssize_t proc_set_fw_offload(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +#ifdef CONFIG_FW_HANDLE_TXBCN +ssize_t proc_set_fw_tbtt_rpt(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_fw_tbtt_rpt(struct seq_file *m, void *v); +#endif + +#ifdef CONFIG_DBG_RF_CAL +int proc_get_iqk_info(struct seq_file *m, void *v); +ssize_t proc_set_iqk(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_lck_info(struct seq_file *m, void *v); +ssize_t proc_set_lck(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +#endif /*CONFIG_DBG_RF_CAL*/ + +#ifdef CONFIG_CTRL_TXSS_BY_TP +ssize_t proc_set_txss_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_txss_tp(struct seq_file *m, void *v); +#ifdef DBG_CTRL_TXSS +ssize_t proc_set_txss_ctrl(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_txss_ctrl(struct seq_file *m, void *v); +#endif +#endif + +#ifdef CONFIG_LPS_CHK_BY_TP +ssize_t proc_set_lps_chk_tp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_lps_chk_tp(struct seq_file *m, void *v); +#endif + +#ifdef CONFIG_SUPPORT_STATIC_SMPS +ssize_t proc_set_smps(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +int proc_get_smps(struct seq_file *m, void *v); +#endif + +int proc_get_defs_param(struct seq_file *m, void *v); +ssize_t proc_set_defs_param(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); + +#define _drv_always_ 1 +#define _drv_emerg_ 2 +#define _drv_alert_ 3 +#define _drv_crit_ 4 +#define _drv_err_ 5 +#define _drv_warning_ 6 +#define _drv_notice_ 7 +#define _drv_info_ 8 +#define _drv_dump_ 9 +#define _drv_debug_ 10 + +#define _module_rtl871x_xmit_c_ BIT(0) +#define _module_xmit_osdep_c_ BIT(1) +#define _module_rtl871x_recv_c_ BIT(2) +#define _module_recv_osdep_c_ BIT(3) +#define _module_rtl871x_mlme_c_ BIT(4) +#define _module_mlme_osdep_c_ BIT(5) +#define _module_rtl871x_sta_mgt_c_ BIT(6) +#define _module_rtl871x_cmd_c_ BIT(7) +#define _module_cmd_osdep_c_ BIT(8) +#define _module_rtl871x_io_c_ BIT(9) +#define _module_io_osdep_c_ BIT(10) +#define _module_os_intfs_c_ BIT(11) +#define _module_rtl871x_security_c_ BIT(12) +#define _module_rtl871x_eeprom_c_ BIT(13) +#define _module_hal_init_c_ BIT(14) +#define _module_hci_hal_init_c_ BIT(15) +#define _module_rtl871x_ioctl_c_ BIT(16) +#define _module_rtl871x_ioctl_set_c_ BIT(17) +#define _module_rtl871x_ioctl_query_c_ BIT(18) +#define _module_rtl871x_pwrctrl_c_ BIT(19) +#define _module_hci_intfs_c_ BIT(20) +#define _module_hci_ops_c_ BIT(21) +#define _module_osdep_service_c_ BIT(22) +#define _module_mp_ BIT(23) +#define _module_hci_ops_os_c_ BIT(24) +#define _module_rtl871x_ioctl_os_c BIT(25) +#define _module_rtl8712_cmd_c_ BIT(26) +/* #define _module_efuse_ BIT(27) */ +#define _module_rtl8192c_xmit_c_ BIT(28) +#define _module_hal_xmit_c_ BIT(28) +#define _module_efuse_ BIT(29) +#define _module_rtl8712_recv_c_ BIT(30) +#define _module_rtl8712_led_c_ BIT(31) + +#endif /* __RTW_DEBUG_H__ */ diff --git a/include/rtw_eeprom.h b/include/rtw_eeprom.h new file mode 100644 index 0000000..62304d5 --- /dev/null +++ b/include/rtw_eeprom.h @@ -0,0 +1,116 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_EEPROM_H__ +#define __RTW_EEPROM_H__ + + +#define RTL8712_EEPROM_ID 0x8712 +/* #define EEPROM_MAX_SIZE 256 */ + +#define HWSET_MAX_SIZE_128 128 +#define HWSET_MAX_SIZE_256 256 +#define HWSET_MAX_SIZE_512 512 +#define HWSET_MAX_SIZE_1024 1024 + +#define EEPROM_MAX_SIZE HWSET_MAX_SIZE_1024 + +#define CLOCK_RATE 50 /* 100us */ + +/* - EEPROM opcodes */ +#define EEPROM_READ_OPCODE 06 +#define EEPROM_WRITE_OPCODE 05 +#define EEPROM_ERASE_OPCODE 07 +#define EEPROM_EWEN_OPCODE 19 /* Erase/write enable */ +#define EEPROM_EWDS_OPCODE 16 /* Erase/write disable */ + +/* Country codes */ +#define USA 0x555320 +#define EUROPE 0x1 /* temp, should be provided later */ +#define JAPAN 0x2 /* temp, should be provided later */ + +/* + * Customer ID, note that: + * This variable is initiailzed through EEPROM or registry, + * however, its definition may be different with that in EEPROM for + * EEPROM size consideration. So, we have to perform proper translation between them. + * Besides, CustomerID of registry has precedence of that of EEPROM. + * defined below. 060703, by rcnjko. + * */ +typedef enum _RT_CUSTOMER_ID { + RT_CID_DEFAULT = 0, + RT_CID_8187_ALPHA0 = 1, + RT_CID_8187_SERCOMM_PS = 2, + RT_CID_8187_HW_LED = 3, + RT_CID_8187_NETGEAR = 4, + RT_CID_WHQL = 5, + RT_CID_819x_CAMEO = 6, + RT_CID_819x_RUNTOP = 7, + RT_CID_819x_Senao = 8, + RT_CID_TOSHIBA = 9, /* Merge by Jacken, 2008/01/31. */ + RT_CID_819x_Netcore = 10, + RT_CID_Nettronix = 11, + RT_CID_DLINK = 12, + RT_CID_PRONET = 13, + RT_CID_COREGA = 14, + RT_CID_CHINA_MOBILE = 15, + RT_CID_819x_ALPHA = 16, + RT_CID_819x_Sitecom = 17, + RT_CID_CCX = 18, /* It's set under CCX logo test and isn't demanded for CCX functions, but for test behavior like retry limit and tx report. By Bruce, 2009-02-17. */ + RT_CID_819X_LENOVO = 19, + RT_CID_819x_QMI = 20, + RT_CID_819x_Edimax_Belkin = 21, + RT_CID_819x_Sercomm_Belkin = 22, + RT_CID_819x_CAMEO1 = 23, + RT_CID_819x_MSI = 24, + RT_CID_819X_ACER = 25, + RT_CID_819x_AzWave_ASUS = 26, + RT_CID_819x_AzWave = 27, /* For AzWave in PCIe, The ID is AzWave use and not only Asus */ + RT_CID_819x_HP = 28, + RT_CID_819x_WNC_COREGA = 29, + RT_CID_819x_Arcadyan_Belkin = 30, + RT_CID_819x_SAMSUNG = 31, + RT_CID_819x_CLEVO = 32, + RT_CID_819x_DELL = 33, + RT_CID_819x_PRONETS = 34, + RT_CID_819x_Edimax_ASUS = 35, + RT_CID_NETGEAR = 36, + RT_CID_PLANEX = 37, + RT_CID_CC_C = 38, + RT_CID_819x_Xavi = 39, + RT_CID_LENOVO_CHINA = 40, + RT_CID_INTEL_CHINA = 41, + RT_CID_TPLINK_HPWR = 42, + RT_CID_819x_Sercomm_Netgear = 43, + RT_CID_819x_ALPHA_Dlink = 44,/* add by ylb 20121012 for customer led for alpha */ + RT_CID_WNC_NEC = 45,/* add by page for NEC */ + RT_CID_DNI_BUFFALO = 46,/* add by page for NEC */ +} RT_CUSTOMER_ID, *PRT_CUSTOMER_ID; + +extern void eeprom_write16(_adapter *padapter, u16 reg, u16 data); +extern u16 eeprom_read16(_adapter *padapter, u16 reg); +extern void read_eeprom_content(_adapter *padapter); +extern void eeprom_read_sz(_adapter *padapter, u16 reg, u8 *data, u32 sz); + +extern void read_eeprom_content_by_attrib(_adapter *padapter); + +#ifdef PLATFORM_LINUX +#ifdef CONFIG_ADAPTOR_INFO_CACHING_FILE +extern int isAdaptorInfoFileValid(void); +extern int storeAdaptorInfoFile(char *path, u8 *efuse_data); +extern int retriveAdaptorInfoFile(char *path, u8 *efuse_data); +#endif /* CONFIG_ADAPTOR_INFO_CACHING_FILE */ +#endif /* PLATFORM_LINUX */ + +#endif /* __RTL871X_EEPROM_H__ */ diff --git a/include/rtw_efuse.h b/include/rtw_efuse.h new file mode 100644 index 0000000..b2972d6 --- /dev/null +++ b/include/rtw_efuse.h @@ -0,0 +1,287 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_EFUSE_H__ +#define __RTW_EFUSE_H__ + + +#define EFUSE_ERROE_HANDLE 1 + +#define PG_STATE_HEADER 0x01 +#define PG_STATE_WORD_0 0x02 +#define PG_STATE_WORD_1 0x04 +#define PG_STATE_WORD_2 0x08 +#define PG_STATE_WORD_3 0x10 +#define PG_STATE_DATA 0x20 + +#define PG_SWBYTE_H 0x01 +#define PG_SWBYTE_L 0x02 + +#define PGPKT_DATA_SIZE 8 + +#define EFUSE_WIFI 0 +#define EFUSE_BT 1 + +enum _EFUSE_DEF_TYPE { + TYPE_EFUSE_MAX_SECTION = 0, + TYPE_EFUSE_REAL_CONTENT_LEN = 1, + TYPE_AVAILABLE_EFUSE_BYTES_BANK = 2, + TYPE_AVAILABLE_EFUSE_BYTES_TOTAL = 3, + TYPE_EFUSE_MAP_LEN = 4, + TYPE_EFUSE_PROTECT_BYTES_BANK = 5, + TYPE_EFUSE_CONTENT_LEN_BANK = 6, +}; + +#define EFUSE_MAX_MAP_LEN 1024 + +#define EFUSE_MAX_HW_SIZE 1024 +#define EFUSE_MAX_SECTION_BASE 16 +#define EFUSE_MAX_SECTION_NUM 128 +#define EFUSE_MAX_BANK_SIZE 512 + +/*RTL8822B 8821C BT EFUSE Define 1 BANK 128 size logical map 1024*/ +#ifdef RTW_HALMAC +#define BANK_NUM 1 +#if defined(CONFIG_RTL8723F) +#define EFUSE_BT_REAL_BANK_CONTENT_LEN 512 +#else +#define EFUSE_BT_REAL_BANK_CONTENT_LEN 128 +#endif + +#define EFUSE_BT_REAL_CONTENT_LEN (EFUSE_BT_REAL_BANK_CONTENT_LEN * BANK_NUM) +#define EFUSE_BT_MAP_LEN 1024 /* 1k bytes */ +#define EFUSE_BT_MAX_SECTION (EFUSE_BT_MAP_LEN / 8) + +#if defined(CONFIG_RTL8822C) +#define EFUSE_PROTECT_BYTES_BANK 54 +#elif defined(CONFIG_RTL8723F) +#define EFUSE_PROTECT_BYTES_BANK 40 +#else +#define EFUSE_PROTECT_BYTES_BANK 16 +#endif +#define AVAILABLE_EFUSE_ADDR(addr) (addr < EFUSE_BT_REAL_CONTENT_LEN - EFUSE_PROTECT_BYTES_BANK) +#endif /* #ifdef RTW_HALMAC */ + +#define EXT_HEADER(header) ((header & 0x1F) == 0x0F) +#define ALL_WORDS_DISABLED(wde) ((wde & 0x0F) == 0x0F) +#define GET_HDR_OFFSET_2_0(header) ((header & 0xE0) >> 5) + +#define EFUSE_REPEAT_THRESHOLD_ 3 + +#define IS_MASKED_MP(ic, txt, offset) (EFUSE_IsAddressMasked_MP_##ic##txt(offset)) +#define IS_MASKED_TC(ic, txt, offset) (EFUSE_IsAddressMasked_TC_##ic##txt(offset)) +#define GET_MASK_ARRAY_LEN_MP(ic, txt) (EFUSE_GetArrayLen_MP_##ic##txt()) +#define GET_MASK_ARRAY_LEN_TC(ic, txt) (EFUSE_GetArrayLen_TC_##ic##txt()) +#define GET_MASK_ARRAY_MP(ic, txt, offset) (EFUSE_GetMaskArray_MP_##ic##txt(offset)) +#define GET_MASK_ARRAY_TC(ic, txt, offset) (EFUSE_GetMaskArray_TC_##ic##txt(offset)) + + +#define IS_MASKED(ic, txt, offset) (IS_MASKED_MP(ic, txt, offset)) +#define GET_MASK_ARRAY_LEN(ic, txt) (GET_MASK_ARRAY_LEN_MP(ic, txt)) +#define GET_MASK_ARRAY(ic, txt, out) do { GET_MASK_ARRAY_MP(ic, txt, out); } while (0) + +#ifdef CONFIG_BT_EFUSE_MASK +#define IS_BT_MASKED_MP(ic, txt, offset) (EFUSE_IsBTAddressMasked_MP_##ic##txt(offset)) +#define GET_BT_MASK_ARRAY_LEN_MP(ic, txt) (EFUSE_GetBTArrayLen_MP_##ic##txt()) +#define GET_BT_MASK_ARRAY_LEN_TC(ic, txt) (EFUSE_GetBTArrayLen_TC_##ic##txt()) +#define GET_BT_MASK_ARRAY_MP(ic, txt, offset) (EFUSE_GetBTMaskArray_MP_##ic##txt(offset)) + +#define IS_BT_MASKED(ic, txt, offset) (IS_BT_MASKED_MP(ic,txt, offset)) +#define GET_BT_MASK_ARRAY(ic, txt, out) do { GET_BT_MASK_ARRAY_MP(ic,txt, out); } while(0) +#define GET_BT_MASK_ARRAY_LEN(ic, txt) (GET_BT_MASK_ARRAY_LEN_MP(ic,txt)) +#endif + +/* ********************************************* + * The following is for BT Efuse definition + * ********************************************* */ +#define EFUSE_BT_MAX_MAP_LEN 1024 +#define EFUSE_MAX_BANK 4 +#define EFUSE_MAX_BT_BANK (EFUSE_MAX_BANK-1) +/* ********************************************* + *--------------------------Define Parameters-------------------------------*/ +#define EFUSE_MAX_WORD_UNIT 4 + +/*------------------------------Define structure----------------------------*/ +typedef struct PG_PKT_STRUCT_A { + u8 offset; + u8 word_en; + u8 data[8]; + u8 word_cnts; +} PGPKT_STRUCT, *PPGPKT_STRUCT; + +typedef enum { + ERR_SUCCESS = 0, + ERR_DRIVER_FAILURE, + ERR_IO_FAILURE, + ERR_WI_TIMEOUT, + ERR_WI_BUSY, + ERR_BAD_FORMAT, + ERR_INVALID_DATA, + ERR_NOT_ENOUGH_SPACE, + ERR_WRITE_PROTECT, + ERR_READ_BACK_FAIL, + ERR_OUT_OF_RANGE +} ERROR_CODE; + +/*------------------------------Define structure----------------------------*/ +typedef struct _EFUSE_HAL { + u8 fakeEfuseBank; + u32 fakeEfuseUsedBytes; + u8 fakeEfuseContent[EFUSE_MAX_HW_SIZE]; + u8 fakeEfuseInitMap[EFUSE_MAX_MAP_LEN]; + u8 fakeEfuseModifiedMap[EFUSE_MAX_MAP_LEN]; + u32 EfuseUsedBytes; + u8 EfuseUsedPercentage; + + u16 BTEfuseUsedBytes; + u8 BTEfuseUsedPercentage; + u8 BTEfuseContent[EFUSE_MAX_BT_BANK][EFUSE_MAX_HW_SIZE]; + u8 BTEfuseInitMap[EFUSE_BT_MAX_MAP_LEN]; + u8 BTEfuseModifiedMap[EFUSE_BT_MAX_MAP_LEN]; + + u16 fakeBTEfuseUsedBytes; + u8 fakeBTEfuseContent[EFUSE_MAX_BT_BANK][EFUSE_MAX_HW_SIZE]; + u8 fakeBTEfuseInitMap[EFUSE_BT_MAX_MAP_LEN]; + u8 fakeBTEfuseModifiedMap[EFUSE_BT_MAX_MAP_LEN]; + + /* EFUSE Configuration, initialized in HAL_CmnInitPGData(). */ + const u16 MaxSecNum_WiFi; + const u16 MaxSecNum_BT; + const u16 WordUnit; + const u16 PhysicalLen_WiFi; + const u16 PhysicalLen_BT; + const u16 LogicalLen_WiFi; + const u16 LogicalLen_BT; + const u16 BankSize; + const u16 TotalBankNum; + const u16 BankNum_WiFi; + const u16 BankNum_BT; + const u16 OOBProtectBytes; + const u16 ProtectBytes; + const u16 BankAvailBytes; + const u16 TotalAvailBytes_WiFi; + const u16 TotalAvailBytes_BT; + const u16 HeaderRetry; + const u16 DataRetry; + + ERROR_CODE Status; + +} EFUSE_HAL, *PEFUSE_HAL; + +extern u8 maskfileBuffer[64]; +extern u8 btmaskfileBuffer[64]; + +/*------------------------Export global variable----------------------------*/ +extern u8 fakeEfuseBank; +extern u32 fakeEfuseUsedBytes; +extern u8 fakeEfuseContent[]; +extern u8 fakeEfuseInitMap[]; +extern u8 fakeEfuseModifiedMap[]; + +extern u32 BTEfuseUsedBytes; +extern u8 BTEfuseContent[EFUSE_MAX_BT_BANK][EFUSE_MAX_HW_SIZE]; +extern u8 BTEfuseInitMap[]; +extern u8 BTEfuseModifiedMap[]; + +extern u32 fakeBTEfuseUsedBytes; +extern u8 fakeBTEfuseContent[EFUSE_MAX_BT_BANK][EFUSE_MAX_HW_SIZE]; +extern u8 fakeBTEfuseInitMap[]; +extern u8 fakeBTEfuseModifiedMap[]; +/*------------------------Export global variable----------------------------*/ +#define MAX_SEGMENT_SIZE 200 +#define MAX_SEGMENT_NUM 200 +#define MAX_BUF_SIZE (MAX_SEGMENT_SIZE*MAX_SEGMENT_NUM) +#define TMP_BUF_SIZE 100 +#define rtprintf dcmd_Store_Return_Buf + +u8 efuse_bt_GetCurrentSize(PADAPTER padapter, u16 *size); +u16 efuse_bt_GetMaxSize(PADAPTER padapter); +u16 efuse_GetavailableSize(PADAPTER adapter); + +u8 efuse_GetCurrentSize(PADAPTER padapter, u16 *size); +u16 efuse_GetMaxSize(PADAPTER padapter); +u8 rtw_efuse_access(PADAPTER padapter, u8 bRead, u16 start_addr, u16 cnts, u8 *data); +u8 rtw_efuse_bt_access(PADAPTER adapter, u8 write, u16 addr, u16 cnts, u8 *data); + +u8 rtw_efuse_mask_map_read(PADAPTER padapter, u16 addr, u16 cnts, u8 *data); +u8 rtw_efuse_map_read(PADAPTER padapter, u16 addr, u16 cnts, u8 *data); +u8 rtw_efuse_map_write(PADAPTER padapter, u16 addr, u16 cnts, u8 *data); +u8 rtw_BT_efuse_map_read(PADAPTER padapter, u16 addr, u16 cnts, u8 *data); +u8 rtw_BT_efuse_map_write(PADAPTER padapter, u16 addr, u16 cnts, u8 *data); +#ifdef CONFIG_RTL8822C +void rtw_pre_bt_efuse(PADAPTER padapter); +#endif +u16 Efuse_GetCurrentSize(PADAPTER pAdapter, u8 efuseType, BOOLEAN bPseudoTest); +u8 Efuse_CalculateWordCnts(u8 word_en); +void ReadEFuseByte(PADAPTER Adapter, u16 _offset, u8 *pbuf, BOOLEAN bPseudoTest) ; +void EFUSE_GetEfuseDefinition(PADAPTER pAdapter, u8 efuseType, u8 type, void *pOut, BOOLEAN bPseudoTest); +u8 efuse_OneByteRead(PADAPTER pAdapter, u16 addr, u8 *data, BOOLEAN bPseudoTest); +#define efuse_onebyte_read(adapter, addr, data, pseudo_test) efuse_OneByteRead((adapter), (addr), (data), (pseudo_test)) + +u8 efuse_OneByteWrite(PADAPTER pAdapter, u16 addr, u8 data, BOOLEAN bPseudoTest); + +void BTEfuse_PowerSwitch(PADAPTER pAdapter, u8 bWrite, u8 PwrState); +void Efuse_PowerSwitch(PADAPTER pAdapter, u8 bWrite, u8 PwrState); +int Efuse_PgPacketRead(PADAPTER pAdapter, u8 offset, u8 *data, BOOLEAN bPseudoTest); +int Efuse_PgPacketWrite(PADAPTER pAdapter, u8 offset, u8 word_en, u8 *data, BOOLEAN bPseudoTest); +void efuse_WordEnableDataRead(u8 word_en, u8 *sourdata, u8 *targetdata); +u8 Efuse_WordEnableDataWrite(PADAPTER pAdapter, u16 efuse_addr, u8 word_en, u8 *data, BOOLEAN bPseudoTest); +void EFUSE_ShadowMapUpdate(PADAPTER pAdapter, u8 efuseType, BOOLEAN bPseudoTest); +void EFUSE_ShadowRead(PADAPTER pAdapter, u8 Type, u16 Offset, u32 *Value); +#define efuse_logical_map_read(adapter, type, offset, value) EFUSE_ShadowRead((adapter), (type), (offset), (value)) + +BOOLEAN rtw_file_efuse_IsMasked(PADAPTER pAdapter, u16 Offset, u8 *maskbuf); +BOOLEAN efuse_IsMasked(PADAPTER pAdapter, u16 Offset); + +void hal_ReadEFuse_BT_logic_map( + PADAPTER padapter, + u16 _offset, + u16 _size_byte, + u8 *pbuf +); +u8 EfusePgPacketWrite_BT( + PADAPTER pAdapter, + u8 offset, + u8 word_en, + u8 *pData, + u8 bPseudoTest); + +u16 rtw_get_bt_efuse_mask_arraylen(PADAPTER pAdapter); +void rtw_bt_efuse_mask_array(PADAPTER pAdapter, u8 *pArray); +u16 rtw_get_efuse_mask_arraylen(PADAPTER pAdapter); +void rtw_efuse_mask_array(PADAPTER pAdapter, u8 *pArray); +void rtw_efuse_analyze(PADAPTER padapter, u8 Type, u8 Fake); + +#define MAC_HIDDEN_MAX_BW_NUM 8 +extern const u8 _mac_hidden_max_bw_to_hal_bw_cap[]; +#define mac_hidden_max_bw_to_hal_bw_cap(max_bw) (((max_bw) >= MAC_HIDDEN_MAX_BW_NUM) ? 0 : _mac_hidden_max_bw_to_hal_bw_cap[(max_bw)]) + +#define MAC_HIDDEN_PROTOCOL_NUM 4 +extern const u8 _mac_hidden_proto_to_hal_proto_cap[]; +#define mac_hidden_proto_to_hal_proto_cap(proto) (((proto) >= MAC_HIDDEN_PROTOCOL_NUM) ? 0 : _mac_hidden_proto_to_hal_proto_cap[(proto)]) + +u8 mac_hidden_wl_func_to_hal_wl_func(u8 func); + +#ifdef PLATFORM_LINUX +u8 rtw_efuse_file_read(PADAPTER padapter, u8 *filepath, u8 *buf, u32 len); +#if !defined(CONFIG_RTW_ANDROID_GKI) +u8 rtw_efuse_file_store(PADAPTER padapter, u8 *filepath, u8 *buf, u32 len); +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ +#ifdef CONFIG_EFUSE_CONFIG_FILE +u32 rtw_read_efuse_from_file(const char *path, u8 *buf, int map_size); +u32 rtw_read_macaddr_from_file(const char *path, u8 *buf); +#endif /* CONFIG_EFUSE_CONFIG_FILE */ +#endif /* PLATFORM_LINUX */ + +#endif diff --git a/include/rtw_event.h b/include/rtw_event.h new file mode 100644 index 0000000..13e3f52 --- /dev/null +++ b/include/rtw_event.h @@ -0,0 +1,95 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_EVENT_H_ +#define _RTW_EVENT_H_ + +#ifdef CONFIG_H2CLBK + #include +#endif + +/* +Used to report a bss has been scanned + +*/ +struct survey_event { + WLAN_BSSID_EX bss; +}; + +/* +Used to report that the requested site survey has been done. + +bss_cnt indicates the number of bss that has been reported. + + +*/ +struct surveydone_event { + unsigned int bss_cnt; + u8 activate_ch_cnt; + bool acs; /* aim to trigger channel selection */ +}; + +/* +Used to report the link result of joinning the given bss + + +join_res: +-1: authentication fail +-2: association fail +> 0: TID + +*/ +struct joinbss_event { + struct wlan_network network; +}; + +/* +Used to report a given STA has joinned the created BSS. +It is used in AP/Ad-HoC(M) mode. + + +*/ +struct stassoc_event { + unsigned char macaddr[6]; +}; + +struct stadel_event { + unsigned char macaddr[6]; + unsigned char rsvd[2]; /* for reason */ + unsigned char locally_generated; + int mac_id; +}; + +struct wmm_event { + unsigned char wmm; +}; + +#ifdef CONFIG_H2CLBK +struct c2hlbk_event { + unsigned char mac[6]; + unsigned short s0; + unsigned short s1; + unsigned int w0; + unsigned char b0; + unsigned short s2; + unsigned char b1; + unsigned int w1; +}; +#endif/* CONFIG_H2CLBK */ + +struct rtw_event { + u32 parmsize; + void (*event_callback)(_adapter *dev, u8 *pbuf); +}; +#endif /* _WLANEVENT_H_ */ diff --git a/include/rtw_ft.h b/include/rtw_ft.h new file mode 100755 index 0000000..025f19e --- /dev/null +++ b/include/rtw_ft.h @@ -0,0 +1,183 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __RTW_FT_H_ +#define __RTW_FT_H_ + +enum rtw_ieee80211_ft_actioncode { + RTW_WLAN_ACTION_FT_RESV, + RTW_WLAN_ACTION_FT_REQ, + RTW_WLAN_ACTION_FT_RSP, + RTW_WLAN_ACTION_FT_CONF, + RTW_WLAN_ACTION_FT_ACK, + RTW_WLAN_ACTION_FT_MAX, +}; + +enum _rtw_ft_sta_status { + RTW_FT_UNASSOCIATED_STA = 0, + RTW_FT_AUTHENTICATING_STA, + RTW_FT_AUTHENTICATED_STA, + RTW_FT_ASSOCIATING_STA, + RTW_FT_ASSOCIATED_STA, + RTW_FT_REQUESTING_STA, + RTW_FT_REQUESTED_STA, + RTW_FT_CONFIRMED_STA, + RTW_FT_UNSPECIFIED_STA +}; + +#define RTW_FT_ACTION_REQ_LMT 4 + +#define RTW_FT_MAX_IE_SZ 256 + +#define rtw_ft_chk_status(a, s) \ + ((a)->mlmepriv.ft_roam.ft_status == (s)) + +#define rtw_ft_roam_status(a, s) \ + ((rtw_to_roam(a) > 0) && rtw_ft_chk_status(a, s)) + +#define rtw_ft_authed_sta(a) \ + ((rtw_ft_chk_status(a, RTW_FT_AUTHENTICATED_STA)) || \ + (rtw_ft_chk_status(a, RTW_FT_ASSOCIATING_STA)) || \ + (rtw_ft_chk_status(a, RTW_FT_ASSOCIATED_STA))) + +#define rtw_ft_set_status(a, s) \ + do { \ + ((a)->mlmepriv.ft_roam.ft_status = (s)); \ + } while (0) + +#define rtw_ft_lock_set_status(a, s, irq) \ + do { \ + _enter_critical_bh(&(a)->mlmepriv.lock, ((_irqL *)(irq))); \ + ((a)->mlmepriv.ft_roam.ft_status = (s)); \ + _exit_critical_bh(&(a)->mlmepriv.lock, ((_irqL *)(irq))); \ + } while (0) + +#define rtw_ft_reset_status(a) \ + do { \ + ((a)->mlmepriv.ft_roam.ft_status = RTW_FT_UNASSOCIATED_STA); \ + } while (0) + +enum rtw_ft_capability { + RTW_FT_EN = BIT0, + RTW_FT_OTD_EN = BIT1, + RTW_FT_PEER_EN = BIT2, + RTW_FT_PEER_OTD_EN = BIT3, + RTW_FT_BTM_ROAM = BIT4, + RTW_FT_TEST_RSSI_ROAM = BIT7, +}; + +#define rtw_ft_chk_flags(a, f) \ + ((a)->mlmepriv.ft_roam.ft_flags & (f)) + +#define rtw_ft_set_flags(a, f) \ + do { \ + ((a)->mlmepriv.ft_roam.ft_flags |= (f)); \ + } while (0) + +#define rtw_ft_clr_flags(a, f) \ + do { \ + ((a)->mlmepriv.ft_roam.ft_flags &= ~(f)); \ + } while (0) + +#define rtw_ft_roam(a) \ + ((rtw_to_roam(a) > 0) && rtw_ft_chk_flags(a, RTW_FT_PEER_EN)) + +#define rtw_ft_valid_akm(a, t) \ + ((rtw_ft_chk_flags(a, RTW_FT_EN)) && \ + (((t) == 3) || ((t) == 4))) + +#define rtw_ft_roam_expired(a, r) \ + ((rtw_chk_roam_flags(a, RTW_ROAM_ON_EXPIRED)) \ + && (r == WLAN_REASON_ACTIVE_ROAM)) + +#define rtw_ft_otd_roam_en(a) \ + ((rtw_ft_chk_flags(a, RTW_FT_OTD_EN)) \ + && ((a)->mlmepriv.ft_roam.ft_roam_on_expired == _FALSE) \ + && ((a)->mlmepriv.ft_roam.ft_cap & 0x01)) + +#define rtw_ft_otd_roam(a) \ + rtw_ft_chk_flags(a, RTW_FT_PEER_OTD_EN) + +#define rtw_ft_valid_otd_candidate(a, p) \ + ((rtw_ft_chk_flags(a, RTW_FT_OTD_EN)) \ + && ((rtw_ft_chk_flags(a, RTW_FT_PEER_OTD_EN) \ + && ((*((p)+4) & 0x01) == 0)) \ + || ((rtw_ft_chk_flags(a, RTW_FT_PEER_OTD_EN) == 0) \ + && (*((p)+4) & 0x01)))) + +struct ft_roam_info { + u16 mdid; + u8 ft_cap; + /*b0: FT over DS, b1: Resource Req Protocol Cap, b2~b7: Reserved*/ + u8 updated_ft_ies[RTW_FT_MAX_IE_SZ]; + u16 updated_ft_ies_len; + u8 ft_action[RTW_FT_MAX_IE_SZ]; + u16 ft_action_len; + struct cfg80211_ft_event_params ft_event; + u8 ft_roam_on_expired; + u8 ft_flags; + u32 ft_status; + u32 ft_req_retry_cnt; + bool ft_updated_bcn; +}; + +void rtw_ft_info_init(struct ft_roam_info *pft); + +int rtw_ft_proc_flags_get(struct seq_file *m, void *v); + +ssize_t rtw_ft_proc_flags_set(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data); + +u8 rtw_ft_chk_roaming_candidate( + _adapter *padapter, struct wlan_network *competitor); + +void rtw_ft_update_stainfo(_adapter *padapter, WLAN_BSSID_EX *pnetwork); + +void rtw_ft_reassoc_event_callback(_adapter *padapter, u8 *pbuf); + +void rtw_ft_validate_akm_type(_adapter *padapter, + struct wlan_network *pnetwork); + +void rtw_ft_update_bcn(_adapter *padapter, union recv_frame *precv_frame); + +void rtw_ft_start_clnt_join(_adapter *padapter); + +u8 rtw_ft_update_rsnie( + _adapter *padapter, u8 bwrite, + struct pkt_attrib *pattrib, u8 **pframe); + +void rtw_ft_build_auth_req_ies(_adapter *padapter, + struct pkt_attrib *pattrib, u8 **pframe); + +void rtw_ft_build_assoc_req_ies(_adapter *padapter, + u8 is_reassoc, struct pkt_attrib *pattrib, u8 **pframe); + +u8 rtw_ft_update_auth_rsp_ies(_adapter *padapter, u8 *pframe, u32 len); + +void rtw_ft_start_roam(_adapter *padapter, u8 *pTargetAddr); + +void rtw_ft_issue_action_req(_adapter *padapter, u8 *pTargetAddr); + +void rtw_ft_report_evt(_adapter *padapter); + +void rtw_ft_report_reassoc_evt(_adapter *padapter, u8 *pMacAddr); + +void rtw_ft_link_timer_hdl(void *ctx); + +void rtw_ft_roam_timer_hdl(void *ctx); + +void rtw_ft_roam_status_reset(_adapter *padapter); + +#endif /* __RTW_FT_H_ */ diff --git a/include/rtw_ht.h b/include/rtw_ht.h new file mode 100644 index 0000000..8237bbe --- /dev/null +++ b/include/rtw_ht.h @@ -0,0 +1,217 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_HT_H_ +#define _RTW_HT_H_ + +#define HT_CAP_IE_LEN 26 +#define HT_OP_IE_LEN 22 + +struct ht_priv { + u8 ht_option; + u8 ampdu_enable;/* for enable Tx A-MPDU */ + u8 tx_amsdu_enable;/* for enable Tx A-MSDU */ + u8 bss_coexist;/* for 20/40 Bss coexist */ + + /* u8 baddbareq_issued[16]; */ + u32 tx_amsdu_maxlen; /* 1: 8k, 0:4k ; default:8k, for tx */ + u32 rx_ampdu_maxlen; /* for rx reordering ctrl win_sz, updated when join_callback. */ + + u8 rx_ampdu_min_spacing; + + u8 ch_offset;/* PRIME_CHNL_OFFSET */ + u8 sgi_20m; + u8 sgi_40m; + + /* for processing Tx A-MPDU */ + u8 agg_enable_bitmap; + /* u8 ADDBA_retry_count; */ + u8 candidate_tid_bitmap; + + u8 ldpc_cap; + u8 stbc_cap; + u8 beamform_cap; + u8 smps_cap; /*spatial multiplexing power save mode. 0:static SMPS, 1:dynamic SMPS, 3:SMPS disabled, 2:reserved*/ + + u8 op_present:1; /* ht_op is present */ + + struct rtw_ieee80211_ht_cap ht_cap; + u8 ht_op[HT_OP_IE_LEN]; + +}; + +#ifdef ROKU_PRIVATE +struct ht_priv_infra_ap { + + /*Infra mode, only store AP's info , not intersection of STA and AP*/ + u8 channel_width_infra_ap; + u8 sgi_20m_infra_ap; + u8 sgi_40m_infra_ap; + u8 ldpc_cap_infra_ap; + u8 stbc_cap_infra_ap; + u8 MCS_set_infra_ap[16]; + u8 Rx_ss_infra_ap; + u16 rx_highest_data_rate_infra_ap; +}; +#endif /* ROKU_PRIVATE */ + +typedef enum AGGRE_SIZE { + HT_AGG_SIZE_8K = 0, + HT_AGG_SIZE_16K = 1, + HT_AGG_SIZE_32K = 2, + HT_AGG_SIZE_64K = 3, + VHT_AGG_SIZE_128K = 4, + VHT_AGG_SIZE_256K = 5, + VHT_AGG_SIZE_512K = 6, + VHT_AGG_SIZE_1024K = 7, +} AGGRE_SIZE_E, *PAGGRE_SIZE_E; + +#define LDPC_HT_ENABLE_RX BIT0 +#define LDPC_HT_ENABLE_TX BIT1 +#define LDPC_HT_TEST_TX_ENABLE BIT2 +#define LDPC_HT_CAP_TX BIT3 + +#define STBC_HT_ENABLE_RX BIT0 +#define STBC_HT_ENABLE_TX BIT1 +#define STBC_HT_TEST_TX_ENABLE BIT2 +#define STBC_HT_CAP_TX BIT3 + +/* ------------------------------------------------------------ + * The HT Control field + * ------------------------------------------------------------ */ +#define SET_HT_CTRL_CSI_STEERING(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart))+2, 6, 2, _val) +#define SET_HT_CTRL_NDP_ANNOUNCEMENT(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart))+3, 0, 1, _val) +#define GET_HT_CTRL_NDP_ANNOUNCEMENT(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+3, 0, 1) + +/* 20/40 BSS Coexist */ +#define SET_EXT_CAPABILITY_ELE_BSS_COEXIST(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 0, 1, _val) +#define GET_EXT_CAPABILITY_ELE_BSS_COEXIST(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 0, 1) + +/* HT Capabilities Info field */ +#define HT_CAP_ELE_CAP_INFO(_pEleStart) ((u8 *)(_pEleStart)) +#define GET_HT_CAP_ELE_LDPC_CAP(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 0, 1) +#define GET_HT_CAP_ELE_CHL_WIDTH(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 1, 1) +#define GET_HT_CAP_ELE_SM_PS(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 2, 2) +#define GET_HT_CAP_ELE_GREENFIELD(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 4, 1) +#define GET_HT_CAP_ELE_SHORT_GI20M(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 5, 1) +#define GET_HT_CAP_ELE_SHORT_GI40M(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 6, 1) +#define GET_HT_CAP_ELE_TX_STBC(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 7, 1) +#define GET_HT_CAP_ELE_RX_STBC(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+1, 0, 2) +#define GET_HT_CAP_ELE_DELAYED_BA(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+1, 2, 1) +#define GET_HT_CAP_ELE_MAX_AMSDU_LENGTH(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+1, 3, 1) +#define GET_HT_CAP_ELE_DSSS_CCK_40M(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+1, 4, 1) +#define GET_HT_CAP_ELE_FORTY_INTOLERANT(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+1, 6, 1) +#define GET_HT_CAP_ELE_LSIG_TXOP_PROTECT(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+1, 7, 1) + +#define SET_HT_CAP_ELE_LDPC_CAP(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 0, 1, _val) +#define SET_HT_CAP_ELE_CHL_WIDTH(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 1, 1, _val) +#define SET_HT_CAP_ELE_SM_PS(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 2, 2, _val) +#define SET_HT_CAP_ELE_GREENFIELD(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 4, 1, _val) +#define SET_HT_CAP_ELE_SHORT_GI20M(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 5, 1, _val) +#define SET_HT_CAP_ELE_SHORT_GI40M(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 6, 1, _val) +#define SET_HT_CAP_ELE_TX_STBC(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 7, 1, _val) +#define SET_HT_CAP_ELE_RX_STBC(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 0, 2, _val) +#define SET_HT_CAP_ELE_DELAYED_BA(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 2, 1, _val) +#define SET_HT_CAP_ELE_MAX_AMSDU_LENGTH(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 3, 1, _val) +#define SET_HT_CAP_ELE_DSSS_CCK_40M(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 4, 1, _val) +#define SET_HT_CAP_ELE_FORTY_INTOLERANT(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 6, 1, _val) +#define SET_HT_CAP_ELE_LSIG_TXOP_PROTECT(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 7, 1, _val) + +/* A-MPDU Parameters field */ +#define HT_CAP_ELE_AMPDU_PARA(_pEleStart) (((u8 *)(_pEleStart))+2) +#define GET_HT_CAP_ELE_MAX_AMPDU_LEN_EXP(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+2, 0, 2) +#define GET_HT_CAP_ELE_MIN_MPDU_S_SPACE(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+2, 2, 3) + +#define HT_AMPDU_PARA_FMT "%02x " \ + "MAX AMPDU len:%u bytes, MIN MPDU Start Spacing:%u" + +#define HT_AMPDU_PARA_ARG(x) \ + *((u8 *)(x)) \ + , (1 << (13+GET_HT_CAP_ELE_MAX_AMPDU_LEN_EXP(((u8 *)x)-2)))-1 \ + , GET_HT_CAP_ELE_MIN_MPDU_S_SPACE(((u8 *)x)-2) + +#define SET_HT_CAP_ELE_MAX_AMPDU_LEN_EXP(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 2, 0, 2, _val) +#define SET_HT_CAP_ELE_MIN_MPDU_S_SPACE(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 2, 2, 3, _val) + +/* Supported MCS Set field */ +#define HT_CAP_ELE_SUP_MCS_SET(_pEleStart) (((u8 *)(_pEleStart))+3) +#define HT_CAP_ELE_RX_MCS_MAP(_pEleStart) HT_CAP_ELE_SUP_MCS_SET(_pEleStart) +#define GET_HT_CAP_ELE_RX_HIGHEST_DATA_RATE(_pEleStart) LE_BITS_TO_2BYTE(((u8 *)(_pEleStart))+13, 0, 10) +#define GET_HT_CAP_ELE_TX_MCS_DEF(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+15, 0, 1) +#define GET_HT_CAP_ELE_TRX_MCS_NEQ(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+15, 1, 1) +#define GET_HT_CAP_ELE_TX_MAX_SS(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+15, 2, 2) +#define GET_HT_CAP_ELE_TX_UEQM(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart))+15, 4, 1) + +#define HT_RX_MCS_BMP_FMT "%02x %02x %02x %02x %02x%02x%02x%02x%02x%02x" +#define HT_RX_MCS_BMP_ARG(x) ((u8 *)(x))[0], ((u8 *)(x))[1], ((u8 *)(x))[2], ((u8 *)(x))[3], ((u8 *)(x))[4], ((u8 *)(x))[5], \ + ((u8 *)(x))[6], ((u8 *)(x))[7], ((u8 *)(x))[8], ((u8 *)(x))[9] + +#define HT_SUP_MCS_SET_FMT HT_RX_MCS_BMP_FMT \ + /* "\n%02x%02x%02x%02x%02x%02x" */\ + " %uMbps %s%s%s" +#define HT_SUP_MCS_SET_ARG(x) HT_RX_MCS_BMP_ARG(x) \ + /*,((u8 *)(x))[10], ((u8 *)(x))[11], ((u8 *)(x))[12], ((u8 *)(x))[13], ((u8 *)(x))[14], ((u8 *)(x))[15] */\ + , GET_HT_CAP_ELE_RX_HIGHEST_DATA_RATE(((u8 *)x)-3) \ + , GET_HT_CAP_ELE_TX_MCS_DEF(((u8 *)x)-3) ? "TX_MCS_DEF " : "" \ + , GET_HT_CAP_ELE_TRX_MCS_NEQ(((u8 *)x)-3) ? "TRX_MCS_NEQ " : "" \ + , GET_HT_CAP_ELE_TX_UEQM(((u8 *)x)-3) ? "TX_UEQM " : "" + +/* TXBF Capabilities */ +#define SET_HT_CAP_TXBF_RECEIVE_NDP_CAP(_pEleStart, _val) SET_BITS_TO_LE_4BYTE(((u8 *)(_pEleStart))+21, 3, 1, ((u8)_val)) +#define SET_HT_CAP_TXBF_TRANSMIT_NDP_CAP(_pEleStart, _val) SET_BITS_TO_LE_4BYTE(((u8 *)(_pEleStart))+21, 4, 1, ((u8)_val)) +#define SET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP(_pEleStart, _val) SET_BITS_TO_LE_4BYTE(((u8 *)(_pEleStart))+21, 10, 1, ((u8)_val)) +#define SET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP(_pEleStart, _val) SET_BITS_TO_LE_4BYTE(((u8 *)(_pEleStart))+21, 15, 2, ((u8)_val)) +#define SET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(_pEleStart, _val) SET_BITS_TO_LE_4BYTE(((u8 *)(_pEleStart))+21, 23, 2, ((u8)_val)) +#define SET_HT_CAP_TXBF_CHNL_ESTIMATION_NUM_ANTENNAS(_pEleStart, _val) SET_BITS_TO_LE_4BYTE(((u8 *)(_pEleStart))+21, 27, 2, ((u8)_val)) + + +#define GET_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP(_pEleStart) LE_BITS_TO_4BYTE(((u8 *)(_pEleStart))+21, 10, 1) +#define GET_HT_CAP_TXBF_EXPLICIT_COMP_FEEDBACK_CAP(_pEleStart) LE_BITS_TO_4BYTE(((u8 *)(_pEleStart))+21, 15, 2) +#define GET_HT_CAP_TXBF_COMP_STEERING_NUM_ANTENNAS(_pEleStart) LE_BITS_TO_4BYTE(((u8 *)(_pEleStart))+21, 23, 2) +#define GET_HT_CAP_TXBF_CHNL_ESTIMATION_NUM_ANTENNAS(_pEleStart) LE_BITS_TO_4BYTE(((u8 *)(_pEleStart))+21, 27, 2) + +/* HT Operation element */ + +#define GET_HT_OP_ELE_PRI_CHL(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)), 0, 8) +#define SET_HT_OP_ELE_PRI_CHL(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)), 0, 8, _val) + +/* HT Operation Info field */ +#define HT_OP_ELE_OP_INFO(_pEleStart) (((u8 *)(_pEleStart)) + 1) +#define GET_HT_OP_ELE_2ND_CHL_OFFSET(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 1, 0, 2) +#define GET_HT_OP_ELE_STA_CHL_WIDTH(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 1, 2, 1) +#define GET_HT_OP_ELE_RIFS_MODE(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 1, 3, 1) +#define GET_HT_OP_ELE_HT_PROTECT(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 2, 0, 2) +#define GET_HT_OP_ELE_NON_GREEN_PRESENT(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 2, 2, 1) +#define GET_HT_OP_ELE_OBSS_NON_HT_PRESENT(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 2, 4, 1) +#define GET_HT_OP_ELE_DUAL_BEACON(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 4, 6, 1) +#define GET_HT_OP_ELE_DUAL_CTS(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 4, 7, 1) +#define GET_HT_OP_ELE_STBC_BEACON(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 5, 0, 1) +#define GET_HT_OP_ELE_LSIG_TXOP_PROTECT(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 5, 1, 1) +#define GET_HT_OP_ELE_PCO_ACTIVE(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 5, 2, 1) +#define GET_HT_OP_ELE_PCO_PHASE(_pEleStart) LE_BITS_TO_1BYTE(((u8 *)(_pEleStart)) + 5, 3, 1) + +#define SET_HT_OP_ELE_2ND_CHL_OFFSET(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 0, 2, _val) +#define SET_HT_OP_ELE_STA_CHL_WIDTH(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 2, 1, _val) +#define SET_HT_OP_ELE_RIFS_MODE(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 1, 3, 1, _val) +#define SET_HT_OP_ELE_HT_PROTECT(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 2, 0, 2, _val) +#define SET_HT_OP_ELE_NON_GREEN_PRESENT(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 2, 2, 1, _val) +#define SET_HT_OP_ELE_OBSS_NON_HT_PRESENT(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 2, 4, 1, _val) +#define SET_HT_OP_ELE_DUAL_BEACON(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 4, 6, 1, _val) +#define SET_HT_OP_ELE_DUAL_CTS(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 4, 7, 1, _val) +#define SET_HT_OP_ELE_STBC_BEACON(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 5, 0, 1, _val) +#define SET_HT_OP_ELE_LSIG_TXOP_PROTECT(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 5, 1, 1, _val) +#define SET_HT_OP_ELE_PCO_ACTIVE(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 5, 2, 1, _val) +#define SET_HT_OP_ELE_PCO_PHASE(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart)) + 5, 3, 1, _val) + +#endif /* _RTL871X_HT_H_ */ diff --git a/include/rtw_io.h b/include/rtw_io.h new file mode 100644 index 0000000..50291e1 --- /dev/null +++ b/include/rtw_io.h @@ -0,0 +1,526 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef _RTW_IO_H_ +#define _RTW_IO_H_ + +#define NUM_IOREQ 8 + +#ifdef PLATFORM_LINUX + #define MAX_PROT_SZ (64-16) +#endif + +#define _IOREADY 0 +#define _IO_WAIT_COMPLETE 1 +#define _IO_WAIT_RSP 2 + +/* IO COMMAND TYPE */ +#define _IOSZ_MASK_ (0x7F) +#define _IO_WRITE_ BIT(7) +#define _IO_FIXED_ BIT(8) +#define _IO_BURST_ BIT(9) +#define _IO_BYTE_ BIT(10) +#define _IO_HW_ BIT(11) +#define _IO_WORD_ BIT(12) +#define _IO_SYNC_ BIT(13) +#define _IO_CMDMASK_ (0x1F80) + + +/* + For prompt mode accessing, caller shall free io_req + Otherwise, io_handler will free io_req +*/ + + + +/* IO STATUS TYPE */ +#define _IO_ERR_ BIT(2) +#define _IO_SUCCESS_ BIT(1) +#define _IO_DONE_ BIT(0) + + +#define IO_RD32 (_IO_SYNC_ | _IO_WORD_) +#define IO_RD16 (_IO_SYNC_ | _IO_HW_) +#define IO_RD8 (_IO_SYNC_ | _IO_BYTE_) + +#define IO_RD32_ASYNC (_IO_WORD_) +#define IO_RD16_ASYNC (_IO_HW_) +#define IO_RD8_ASYNC (_IO_BYTE_) + +#define IO_WR32 (_IO_WRITE_ | _IO_SYNC_ | _IO_WORD_) +#define IO_WR16 (_IO_WRITE_ | _IO_SYNC_ | _IO_HW_) +#define IO_WR8 (_IO_WRITE_ | _IO_SYNC_ | _IO_BYTE_) + +#define IO_WR32_ASYNC (_IO_WRITE_ | _IO_WORD_) +#define IO_WR16_ASYNC (_IO_WRITE_ | _IO_HW_) +#define IO_WR8_ASYNC (_IO_WRITE_ | _IO_BYTE_) + +/* + + Only Sync. burst accessing is provided. + +*/ + +#define IO_WR_BURST(x) (_IO_WRITE_ | _IO_SYNC_ | _IO_BURST_ | ((x) & _IOSZ_MASK_)) +#define IO_RD_BURST(x) (_IO_SYNC_ | _IO_BURST_ | ((x) & _IOSZ_MASK_)) + + + +/* below is for the intf_option bit defition... */ + +#define _INTF_ASYNC_ BIT(0) /* support async io */ + +struct intf_priv; +struct intf_hdl; +struct io_queue; + +struct _io_ops { + u8(*_read8)(struct intf_hdl *pintfhdl, u32 addr); + u16(*_read16)(struct intf_hdl *pintfhdl, u32 addr); + u32(*_read32)(struct intf_hdl *pintfhdl, u32 addr); + + int (*_write8)(struct intf_hdl *pintfhdl, u32 addr, u8 val); + int (*_write16)(struct intf_hdl *pintfhdl, u32 addr, u16 val); + int (*_write32)(struct intf_hdl *pintfhdl, u32 addr, u32 val); + int (*_writeN)(struct intf_hdl *pintfhdl, u32 addr, u32 length, u8 *pdata); + + int (*_write8_async)(struct intf_hdl *pintfhdl, u32 addr, u8 val); + int (*_write16_async)(struct intf_hdl *pintfhdl, u32 addr, u16 val); + int (*_write32_async)(struct intf_hdl *pintfhdl, u32 addr, u32 val); + + void (*_read_mem)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); + void (*_write_mem)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); + + void (*_sync_irp_protocol_rw)(struct io_queue *pio_q); + + u32(*_read_interrupt)(struct intf_hdl *pintfhdl, u32 addr); + + u32(*_read_port)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); + u32(*_write_port)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pmem); + + u32(*_write_scsi)(struct intf_hdl *pintfhdl, u32 cnt, u8 *pmem); + + void (*_read_port_cancel)(struct intf_hdl *pintfhdl); + void (*_write_port_cancel)(struct intf_hdl *pintfhdl); + +#ifdef CONFIG_SDIO_HCI + u8(*_sd_f0_read8)(struct intf_hdl *pintfhdl, u32 addr); +#ifdef CONFIG_SDIO_INDIRECT_ACCESS + u8(*_sd_iread8)(struct intf_hdl *pintfhdl, u32 addr); + u16(*_sd_iread16)(struct intf_hdl *pintfhdl, u32 addr); + u32(*_sd_iread32)(struct intf_hdl *pintfhdl, u32 addr); + int (*_sd_iwrite8)(struct intf_hdl *pintfhdl, u32 addr, u8 val); + int (*_sd_iwrite16)(struct intf_hdl *pintfhdl, u32 addr, u16 val); + int (*_sd_iwrite32)(struct intf_hdl *pintfhdl, u32 addr, u32 val); +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ +#endif + +}; + +struct io_req { + _list list; + u32 addr; + volatile u32 val; + u32 command; + u32 status; + u8 *pbuf; + _sema sema; + void (*_async_io_callback)(_adapter *padater, struct io_req *pio_req, u8 *cnxt); + u8 *cnxt; +}; + +struct intf_hdl { + _adapter *padapter; + struct dvobj_priv *pintf_dev;/* pointer to &(padapter->dvobjpriv); */ + struct _io_ops io_ops; +}; + +struct reg_protocol_rd { + +#ifdef CONFIG_LITTLE_ENDIAN + + /* DW1 */ + u32 NumOfTrans:4; + u32 Reserved1:4; + u32 Reserved2:24; + /* DW2 */ + u32 ByteCount:7; + u32 WriteEnable:1; /* 0:read, 1:write */ + u32 FixOrContinuous:1; /* 0:continuous, 1: Fix */ + u32 BurstMode:1; + u32 Byte1Access:1; + u32 Byte2Access:1; + u32 Byte4Access:1; + u32 Reserved3:3; + u32 Reserved4:16; + /* DW3 */ + u32 BusAddress; + /* DW4 */ + /* u32 Value; */ +#else + + + /* DW1 */ + u32 Reserved1:4; + u32 NumOfTrans:4; + + u32 Reserved2:24; + + /* DW2 */ + u32 WriteEnable:1; + u32 ByteCount:7; + + + u32 Reserved3:3; + u32 Byte4Access:1; + + u32 Byte2Access:1; + u32 Byte1Access:1; + u32 BurstMode:1; + u32 FixOrContinuous:1; + + u32 Reserved4:16; + + /* DW3 */ + u32 BusAddress; + + /* DW4 */ + /* u32 Value; */ + +#endif + +}; + + +struct reg_protocol_wt { + + +#ifdef CONFIG_LITTLE_ENDIAN + + /* DW1 */ + u32 NumOfTrans:4; + u32 Reserved1:4; + u32 Reserved2:24; + /* DW2 */ + u32 ByteCount:7; + u32 WriteEnable:1; /* 0:read, 1:write */ + u32 FixOrContinuous:1; /* 0:continuous, 1: Fix */ + u32 BurstMode:1; + u32 Byte1Access:1; + u32 Byte2Access:1; + u32 Byte4Access:1; + u32 Reserved3:3; + u32 Reserved4:16; + /* DW3 */ + u32 BusAddress; + /* DW4 */ + u32 Value; + +#else + /* DW1 */ + u32 Reserved1:4; + u32 NumOfTrans:4; + + u32 Reserved2:24; + + /* DW2 */ + u32 WriteEnable:1; + u32 ByteCount:7; + + u32 Reserved3:3; + u32 Byte4Access:1; + + u32 Byte2Access:1; + u32 Byte1Access:1; + u32 BurstMode:1; + u32 FixOrContinuous:1; + + u32 Reserved4:16; + + /* DW3 */ + u32 BusAddress; + + /* DW4 */ + u32 Value; + +#endif + +}; +#ifdef CONFIG_PCI_HCI +#define MAX_CONTINUAL_IO_ERR 4 +#endif + +#ifdef CONFIG_USB_HCI +#define MAX_CONTINUAL_IO_ERR 4 +#endif + +#ifdef CONFIG_SDIO_HCI +#define SD_IO_TRY_CNT (8) +#define MAX_CONTINUAL_IO_ERR SD_IO_TRY_CNT +#endif + +#ifdef CONFIG_GSPI_HCI +#define SD_IO_TRY_CNT (8) +#define MAX_CONTINUAL_IO_ERR SD_IO_TRY_CNT +#endif + + +int rtw_inc_and_chk_continual_io_error(struct dvobj_priv *dvobj); +void rtw_reset_continual_io_error(struct dvobj_priv *dvobj); + +/* +Below is the data structure used by _io_handler + +*/ + +struct io_queue { + _lock lock; + _list free_ioreqs; + _list pending; /* The io_req list that will be served in the single protocol read/write. */ + _list processing; + u8 *free_ioreqs_buf; /* 4-byte aligned */ + u8 *pallocated_free_ioreqs_buf; + struct intf_hdl intf; +}; + +struct io_priv { + + _adapter *padapter; + + struct intf_hdl intf; + +}; + +extern uint ioreq_flush(_adapter *adapter, struct io_queue *ioqueue); +extern void sync_ioreq_enqueue(struct io_req *preq, struct io_queue *ioqueue); +extern uint sync_ioreq_flush(_adapter *adapter, struct io_queue *ioqueue); + + +extern uint free_ioreq(struct io_req *preq, struct io_queue *pio_queue); +extern struct io_req *alloc_ioreq(struct io_queue *pio_q); + +extern uint register_intf_hdl(u8 *dev, struct intf_hdl *pintfhdl); +extern void unregister_intf_hdl(struct intf_hdl *pintfhdl); + +extern void _rtw_attrib_read(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); +extern void _rtw_attrib_write(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); + +extern u8 _rtw_read8(_adapter *adapter, u32 addr); +extern u16 _rtw_read16(_adapter *adapter, u32 addr); +extern u32 _rtw_read32(_adapter *adapter, u32 addr); +extern void _rtw_read_mem(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); +extern void _rtw_read_port(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); +extern void _rtw_read_port_cancel(_adapter *adapter); + + +extern int _rtw_write8(_adapter *adapter, u32 addr, u8 val); +extern int _rtw_write16(_adapter *adapter, u32 addr, u16 val); +extern int _rtw_write32(_adapter *adapter, u32 addr, u32 val); +extern int _rtw_writeN(_adapter *adapter, u32 addr, u32 length, u8 *pdata); + +#ifdef CONFIG_SDIO_HCI +u8 _rtw_sd_f0_read8(_adapter *adapter, u32 addr); +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +u8 _rtw_sd_iread8(_adapter *adapter, u32 addr); +u16 _rtw_sd_iread16(_adapter *adapter, u32 addr); +u32 _rtw_sd_iread32(_adapter *adapter, u32 addr); +int _rtw_sd_iwrite8(_adapter *adapter, u32 addr, u8 val); +int _rtw_sd_iwrite16(_adapter *adapter, u32 addr, u16 val); +int _rtw_sd_iwrite32(_adapter *adapter, u32 addr, u32 val); +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ +#endif /* CONFIG_SDIO_HCI */ + +extern int _rtw_write8_async(_adapter *adapter, u32 addr, u8 val); +extern int _rtw_write16_async(_adapter *adapter, u32 addr, u16 val); +extern int _rtw_write32_async(_adapter *adapter, u32 addr, u32 val); + +extern void _rtw_write_mem(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); +extern u32 _rtw_write_port(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); +u32 _rtw_write_port_and_wait(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem, int timeout_ms); +extern void _rtw_write_port_cancel(_adapter *adapter); + +#ifdef DBG_IO +u32 match_read_sniff(_adapter *adapter, u32 addr, u16 len, u32 val); +u32 match_write_sniff(_adapter *adapter, u32 addr, u16 len, u32 val); +bool match_rf_read_sniff_ranges(_adapter *adapter, u8 path, u32 addr, u32 mask); +bool match_rf_write_sniff_ranges(_adapter *adapter, u8 path, u32 addr, u32 mask); + +void dbg_rtw_reg_read_monitor(_adapter *adapter, u32 addr, u32 len, u32 val, const char *caller, const int line); +void dbg_rtw_reg_write_monitor(_adapter *adapter, u32 addr, u32 len, u32 val, const char *caller, const int line); + +extern u8 dbg_rtw_read8(_adapter *adapter, u32 addr, const char *caller, const int line); +extern u16 dbg_rtw_read16(_adapter *adapter, u32 addr, const char *caller, const int line); +extern u32 dbg_rtw_read32(_adapter *adapter, u32 addr, const char *caller, const int line); + +extern int dbg_rtw_write8(_adapter *adapter, u32 addr, u8 val, const char *caller, const int line); +extern int dbg_rtw_write16(_adapter *adapter, u32 addr, u16 val, const char *caller, const int line); +extern int dbg_rtw_write32(_adapter *adapter, u32 addr, u32 val, const char *caller, const int line); +extern int dbg_rtw_writeN(_adapter *adapter, u32 addr , u32 length , u8 *data, const char *caller, const int line); + +#ifdef CONFIG_SDIO_HCI +u8 dbg_rtw_sd_f0_read8(_adapter *adapter, u32 addr, const char *caller, const int line); +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +u8 dbg_rtw_sd_iread8(_adapter *adapter, u32 addr, const char *caller, const int line); +u16 dbg_rtw_sd_iread16(_adapter *adapter, u32 addr, const char *caller, const int line); +u32 dbg_rtw_sd_iread32(_adapter *adapter, u32 addr, const char *caller, const int line); +int dbg_rtw_sd_iwrite8(_adapter *adapter, u32 addr, u8 val, const char *caller, const int line); +int dbg_rtw_sd_iwrite16(_adapter *adapter, u32 addr, u16 val, const char *caller, const int line); +int dbg_rtw_sd_iwrite32(_adapter *adapter, u32 addr, u32 val, const char *caller, const int line); +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ +#endif /* CONFIG_SDIO_HCI */ + +#define rtw_read8(adapter, addr) dbg_rtw_read8((adapter), (addr), __FUNCTION__, __LINE__) +#define rtw_read16(adapter, addr) dbg_rtw_read16((adapter), (addr), __FUNCTION__, __LINE__) +#define rtw_read32(adapter, addr) dbg_rtw_read32((adapter), (addr), __FUNCTION__, __LINE__) +#define rtw_read_mem(adapter, addr, cnt, mem) _rtw_read_mem((adapter), (addr), (cnt), (mem)) +#define rtw_read_port(adapter, addr, cnt, mem) _rtw_read_port((adapter), (addr), (cnt), (mem)) +#define rtw_read_port_cancel(adapter) _rtw_read_port_cancel((adapter)) + +#define rtw_write8(adapter, addr, val) dbg_rtw_write8((adapter), (addr), (val), __FUNCTION__, __LINE__) +#define rtw_write16(adapter, addr, val) dbg_rtw_write16((adapter), (addr), (val), __FUNCTION__, __LINE__) +#define rtw_write32(adapter, addr, val) dbg_rtw_write32((adapter), (addr), (val), __FUNCTION__, __LINE__) +#define rtw_writeN(adapter, addr, length, data) dbg_rtw_writeN((adapter), (addr), (length), (data), __FUNCTION__, __LINE__) + +#define rtw_write8_async(adapter, addr, val) _rtw_write8_async((adapter), (addr), (val)) +#define rtw_write16_async(adapter, addr, val) _rtw_write16_async((adapter), (addr), (val)) +#define rtw_write32_async(adapter, addr, val) _rtw_write32_async((adapter), (addr), (val)) + +#define rtw_write_mem(adapter, addr, cnt, mem) _rtw_write_mem((adapter), addr, cnt, mem) +#define rtw_write_port(adapter, addr, cnt, mem) _rtw_write_port(adapter, addr, cnt, mem) +#define rtw_write_port_and_wait(adapter, addr, cnt, mem, timeout_ms) _rtw_write_port_and_wait((adapter), (addr), (cnt), (mem), (timeout_ms)) +#define rtw_write_port_cancel(adapter) _rtw_write_port_cancel(adapter) + +#ifdef CONFIG_SDIO_HCI +#define rtw_sd_f0_read8(adapter, addr) dbg_rtw_sd_f0_read8((adapter), (addr), __func__, __LINE__) +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +#define rtw_sd_iread8(adapter, addr) dbg_rtw_sd_iread8((adapter), (addr), __func__, __LINE__) +#define rtw_sd_iread16(adapter, addr) dbg_rtw_sd_iread16((adapter), (addr), __func__, __LINE__) +#define rtw_sd_iread32(adapter, addr) dbg_rtw_sd_iread32((adapter), (addr), __func__, __LINE__) +#define rtw_sd_iwrite8(adapter, addr, val) dbg_rtw_sd_iwrite8((adapter), (addr), (val), __func__, __LINE__) +#define rtw_sd_iwrite16(adapter, addr, val) dbg_rtw_sd_iwrite16((adapter), (addr), (val), __func__, __LINE__) +#define rtw_sd_iwrite32(adapter, addr, val) dbg_rtw_sd_iwrite32((adapter), (addr), (val), __func__, __LINE__) +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ +#endif /* CONFIG_SDIO_HCI */ + +#else /* DBG_IO */ +#define rtw_read8(adapter, addr) _rtw_read8((adapter), (addr)) +#define rtw_read16(adapter, addr) _rtw_read16((adapter), (addr)) +#define rtw_read32(adapter, addr) _rtw_read32((adapter), (addr)) +#define rtw_read_mem(adapter, addr, cnt, mem) _rtw_read_mem((adapter), (addr), (cnt), (mem)) +#define rtw_read_port(adapter, addr, cnt, mem) _rtw_read_port((adapter), (addr), (cnt), (mem)) +#define rtw_read_port_cancel(adapter) _rtw_read_port_cancel((adapter)) + +#define rtw_write8(adapter, addr, val) _rtw_write8((adapter), (addr), (val)) +#define rtw_write16(adapter, addr, val) _rtw_write16((adapter), (addr), (val)) +#define rtw_write32(adapter, addr, val) _rtw_write32((adapter), (addr), (val)) +#define rtw_writeN(adapter, addr, length, data) _rtw_writeN((adapter), (addr), (length), (data)) + +#define rtw_write8_async(adapter, addr, val) _rtw_write8_async((adapter), (addr), (val)) +#define rtw_write16_async(adapter, addr, val) _rtw_write16_async((adapter), (addr), (val)) +#define rtw_write32_async(adapter, addr, val) _rtw_write32_async((adapter), (addr), (val)) + +#define rtw_write_mem(adapter, addr, cnt, mem) _rtw_write_mem((adapter), (addr), (cnt), (mem)) +#define rtw_write_port(adapter, addr, cnt, mem) _rtw_write_port((adapter), (addr), (cnt), (mem)) +#define rtw_write_port_and_wait(adapter, addr, cnt, mem, timeout_ms) _rtw_write_port_and_wait((adapter), (addr), (cnt), (mem), (timeout_ms)) +#define rtw_write_port_cancel(adapter) _rtw_write_port_cancel((adapter)) + +#ifdef CONFIG_SDIO_HCI +#define rtw_sd_f0_read8(adapter, addr) _rtw_sd_f0_read8((adapter), (addr)) +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +#define rtw_sd_iread8(adapter, addr) _rtw_sd_iread8((adapter), (addr)) +#define rtw_sd_iread16(adapter, addr) _rtw_sd_iread16((adapter), (addr)) +#define rtw_sd_iread32(adapter, addr) _rtw_sd_iread32((adapter), (addr)) +#define rtw_sd_iwrite8(adapter, addr, val) _rtw_sd_iwrite8((adapter), (addr), (val)) +#define rtw_sd_iwrite16(adapter, addr, val) _rtw_sd_iwrite16((adapter), (addr), (val)) +#define rtw_sd_iwrite32(adapter, addr, val) _rtw_sd_iwrite32((adapter), (addr), (val)) +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ +#endif /* CONFIG_SDIO_HCI */ + +#endif /* DBG_IO */ + +extern void rtw_write_scsi(_adapter *adapter, u32 cnt, u8 *pmem); + +/* ioreq */ +extern void ioreq_read8(_adapter *adapter, u32 addr, u8 *pval); +extern void ioreq_read16(_adapter *adapter, u32 addr, u16 *pval); +extern void ioreq_read32(_adapter *adapter, u32 addr, u32 *pval); +extern void ioreq_write8(_adapter *adapter, u32 addr, u8 val); +extern void ioreq_write16(_adapter *adapter, u32 addr, u16 val); +extern void ioreq_write32(_adapter *adapter, u32 addr, u32 val); + + +extern uint async_read8(_adapter *adapter, u32 addr, u8 *pbuff, + void (*_async_io_callback)(_adapter *padater, struct io_req *pio_req, u8 *cnxt), u8 *cnxt); +extern uint async_read16(_adapter *adapter, u32 addr, u8 *pbuff, + void (*_async_io_callback)(_adapter *padater, struct io_req *pio_req, u8 *cnxt), u8 *cnxt); +extern uint async_read32(_adapter *adapter, u32 addr, u8 *pbuff, + void (*_async_io_callback)(_adapter *padater, struct io_req *pio_req, u8 *cnxt), u8 *cnxt); + +extern void async_read_mem(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); +extern void async_read_port(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); + +extern void async_write8(_adapter *adapter, u32 addr, u8 val, + void (*_async_io_callback)(_adapter *padater, struct io_req *pio_req, u8 *cnxt), u8 *cnxt); +extern void async_write16(_adapter *adapter, u32 addr, u16 val, + void (*_async_io_callback)(_adapter *padater, struct io_req *pio_req, u8 *cnxt), u8 *cnxt); +extern void async_write32(_adapter *adapter, u32 addr, u32 val, + void (*_async_io_callback)(_adapter *padater, struct io_req *pio_req, u8 *cnxt), u8 *cnxt); + +extern void async_write_mem(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); +extern void async_write_port(_adapter *adapter, u32 addr, u32 cnt, u8 *pmem); + + +int rtw_init_io_priv(_adapter *padapter, void (*set_intf_ops)(_adapter *padapter, struct _io_ops *pops)); + + +extern uint alloc_io_queue(_adapter *adapter); +extern void free_io_queue(_adapter *adapter); +extern void async_bus_io(struct io_queue *pio_q); +extern void bus_sync_io(struct io_queue *pio_q); +extern u32 _ioreq2rwmem(struct io_queue *pio_q); + +/* +#define RTL_R8(reg) rtw_read8(padapter, reg) +#define RTL_R16(reg) rtw_read16(padapter, reg) +#define RTL_R32(reg) rtw_read32(padapter, reg) +#define RTL_W8(reg, val8) rtw_write8(padapter, reg, val8) +#define RTL_W16(reg, val16) rtw_write16(padapter, reg, val16) +#define RTL_W32(reg, val32) rtw_write32(padapter, reg, val32) +*/ + +/* +#define RTL_W8_ASYNC(reg, val8) rtw_write32_async(padapter, reg, val8) +#define RTL_W16_ASYNC(reg, val16) rtw_write32_async(padapter, reg, val16) +#define RTL_W32_ASYNC(reg, val32) rtw_write32_async(padapter, reg, val32) + +#define RTL_WRITE_BB(reg, val32) phy_SetUsbBBReg(padapter, reg, val32) +#define RTL_READ_BB(reg) phy_QueryUsbBBReg(padapter, reg) +*/ + +#define PlatformEFIOWrite1Byte(_a, _b, _c) \ + rtw_write8(_a, _b, _c) +#define PlatformEFIOWrite2Byte(_a, _b, _c) \ + rtw_write16(_a, _b, _c) +#define PlatformEFIOWrite4Byte(_a, _b, _c) \ + rtw_write32(_a, _b, _c) + +#define PlatformEFIORead1Byte(_a, _b) \ + rtw_read8(_a, _b) +#define PlatformEFIORead2Byte(_a, _b) \ + rtw_read16(_a, _b) +#define PlatformEFIORead4Byte(_a, _b) \ + rtw_read32(_a, _b) + +#endif /* _RTL8711_IO_H_ */ diff --git a/include/rtw_ioctl.h b/include/rtw_ioctl.h new file mode 100644 index 0000000..1143d97 --- /dev/null +++ b/include/rtw_ioctl.h @@ -0,0 +1,47 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_IOCTL_H_ +#define _RTW_IOCTL_H_ + +enum oid_type { + QUERY_OID, + SET_OID +}; + +struct oid_par_priv { + void *adapter_context; + NDIS_OID oid; + void *information_buf; + u32 information_buf_len; + u32 *bytes_rw; + u32 *bytes_needed; + enum oid_type type_of_oid; + u32 dbg; +}; + +#if defined(PLATFORM_LINUX) && defined(CONFIG_WIRELESS_EXT) +extern struct iw_handler_def rtw_handlers_def; +#endif + +extern void rtw_request_wps_pbc_event(_adapter *padapter); + +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE +extern int rtw_vendor_ie_get_raw_data(struct net_device *, u32, char *, u32); +extern int rtw_vendor_ie_get_data(struct net_device*, int , char*); +extern int rtw_vendor_ie_get(struct net_device *, struct iw_request_info *, union iwreq_data *, char *); +extern int rtw_vendor_ie_set(struct net_device*, struct iw_request_info*, union iwreq_data*, char*); +#endif + +#endif /* #ifndef __INC_CEINFO_ */ diff --git a/include/rtw_ioctl_query.h b/include/rtw_ioctl_query.h new file mode 100644 index 0000000..7badcdd --- /dev/null +++ b/include/rtw_ioctl_query.h @@ -0,0 +1,19 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_IOCTL_QUERY_H_ +#define _RTW_IOCTL_QUERY_H_ + + +#endif diff --git a/include/rtw_ioctl_set.h b/include/rtw_ioctl_set.h new file mode 100644 index 0000000..82b4c18 --- /dev/null +++ b/include/rtw_ioctl_set.h @@ -0,0 +1,40 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_IOCTL_SET_H_ +#define __RTW_IOCTL_SET_H_ + +u8 rtw_set_802_11_authentication_mode(_adapter *pdapter, NDIS_802_11_AUTHENTICATION_MODE authmode); +u8 rtw_set_802_11_bssid(_adapter *padapter, u8 *bssid); +u8 rtw_set_802_11_add_wep(_adapter *padapter, NDIS_802_11_WEP *wep); +u8 rtw_set_802_11_disassociate(_adapter *padapter); +u8 rtw_set_802_11_bssid_list_scan(_adapter *padapter, struct sitesurvey_parm *pparm); +#ifdef CONFIG_RTW_ACS +u8 rtw_set_acs_sitesurvey(_adapter *adapter); +#endif +u8 rtw_set_802_11_infrastructure_mode(_adapter *padapter, NDIS_802_11_NETWORK_INFRASTRUCTURE networktype, u8 flags); +u8 rtw_set_802_11_ssid(_adapter *padapter, NDIS_802_11_SSID *ssid); +u8 rtw_set_802_11_connect(_adapter *padapter, + u8 *bssid, NDIS_802_11_SSID *ssid, u16 ch); + +u8 rtw_validate_bssid(u8 *bssid); +u8 rtw_validate_ssid(NDIS_802_11_SSID *ssid); + +u16 rtw_get_cur_max_rate(_adapter *adapter); +int rtw_set_scan_mode(_adapter *adapter, RT_SCAN_TYPE scan_mode); +int rtw_set_channel_plan(_adapter *adapter, u8 channel_plan); +int rtw_set_country(_adapter *adapter, const char *country_code); +int rtw_set_band(_adapter *adapter, u8 band); + +#endif diff --git a/include/rtw_iol.h b/include/rtw_iol.h new file mode 100644 index 0000000..fa35a59 --- /dev/null +++ b/include/rtw_iol.h @@ -0,0 +1,131 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_IOL_H_ +#define __RTW_IOL_H_ + + +struct xmit_frame *rtw_IOL_accquire_xmit_frame(ADAPTER *adapter); +int rtw_IOL_append_cmds(struct xmit_frame *xmit_frame, u8 *IOL_cmds, u32 cmd_len); +int rtw_IOL_append_LLT_cmd(struct xmit_frame *xmit_frame, u8 page_boundary); +int rtw_IOL_exec_cmds_sync(ADAPTER *adapter, struct xmit_frame *xmit_frame, u32 max_wating_ms, u32 bndy_cnt); +bool rtw_IOL_applied(ADAPTER *adapter); +int rtw_IOL_append_DELAY_US_cmd(struct xmit_frame *xmit_frame, u16 us); +int rtw_IOL_append_DELAY_MS_cmd(struct xmit_frame *xmit_frame, u16 ms); +int rtw_IOL_append_END_cmd(struct xmit_frame *xmit_frame); + + +#ifdef CONFIG_IOL_NEW_GENERATION +#define IOREG_CMD_END_LEN 4 + +struct ioreg_cfg { + u8 length; + u8 cmd_id; + u16 address; + u32 data; + u32 mask; +}; +enum ioreg_cmd { + IOREG_CMD_LLT = 0x01, + IOREG_CMD_REFUSE = 0x02, + IOREG_CMD_EFUSE_PATH = 0x03, + IOREG_CMD_WB_REG = 0x04, + IOREG_CMD_WW_REG = 0x05, + IOREG_CMD_WD_REG = 0x06, + IOREG_CMD_W_RF = 0x07, + IOREG_CMD_DELAY_US = 0x10, + IOREG_CMD_DELAY_MS = 0x11, + IOREG_CMD_END = 0xFF, +}; +void read_efuse_from_txpktbuf(ADAPTER *adapter, int bcnhead, u8 *content, u16 *size); + +int _rtw_IOL_append_WB_cmd(struct xmit_frame *xmit_frame, u16 addr, u8 value, u8 mask); +int _rtw_IOL_append_WW_cmd(struct xmit_frame *xmit_frame, u16 addr, u16 value, u16 mask); +int _rtw_IOL_append_WD_cmd(struct xmit_frame *xmit_frame, u16 addr, u32 value, u32 mask); +int _rtw_IOL_append_WRF_cmd(struct xmit_frame *xmit_frame, u8 rf_path, u16 addr, u32 value, u32 mask); +#define rtw_IOL_append_WB_cmd(xmit_frame, addr, value, mask) _rtw_IOL_append_WB_cmd((xmit_frame), (addr), (value), (mask)) +#define rtw_IOL_append_WW_cmd(xmit_frame, addr, value, mask) _rtw_IOL_append_WW_cmd((xmit_frame), (addr), (value), (mask)) +#define rtw_IOL_append_WD_cmd(xmit_frame, addr, value, mask) _rtw_IOL_append_WD_cmd((xmit_frame), (addr), (value), (mask)) +#define rtw_IOL_append_WRF_cmd(xmit_frame, rf_path, addr, value, mask) _rtw_IOL_append_WRF_cmd((xmit_frame), (rf_path), (addr), (value), (mask)) + +u8 rtw_IOL_cmd_boundary_handle(struct xmit_frame *pxmit_frame); +void rtw_IOL_cmd_buf_dump(ADAPTER *Adapter, int buf_len, u8 *pbuf); + +#ifdef CONFIG_IOL_IOREG_CFG_DBG +struct cmd_cmp { + u16 addr; + u32 value; +}; +#endif + +#else /* CONFIG_IOL_NEW_GENERATION */ + +typedef struct _io_offload_cmd { + u8 rsvd0; + u8 cmd; + u16 address; + u32 value; +} IO_OFFLOAD_CMD, IOL_CMD; + +#define IOL_CMD_LLT 0x00 +/* #define IOL_CMD_R_EFUSE 0x01 */ +#define IOL_CMD_WB_REG 0x02 +#define IOL_CMD_WW_REG 0x03 +#define IOL_CMD_WD_REG 0x04 +/* #define IOL_CMD_W_RF 0x05 */ +#define IOL_CMD_DELAY_US 0x80 +#define IOL_CMD_DELAY_MS 0x81 +/* #define IOL_CMD_DELAY_S 0x82 */ +#define IOL_CMD_END 0x83 + +/***************************************************** +CMD Address Value +(B1) (B2/B3:H/L addr) (B4:B7 : MSB:LSB) +****************************************************** +IOL_CMD_LLT - B7: PGBNDY +IOL_CMD_R_EFUSE - - +IOL_CMD_WB_REG 0x0~0xFFFF B7 +IOL_CMD_WW_REG 0x0~0xFFFF B6~B7 +IOL_CMD_WD_REG 0x0~0xFFFF B4~B7 +IOL_CMD_W_RF RF Reg B5~B7 +IOL_CMD_DELAY_US - B6~B7 +IOL_CMD_DELAY_MS - B6~B7 +IOL_CMD_DELAY_S - B6~B7 +IOL_CMD_END - - +******************************************************/ +int _rtw_IOL_append_WB_cmd(struct xmit_frame *xmit_frame, u16 addr, u8 value); +int _rtw_IOL_append_WW_cmd(struct xmit_frame *xmit_frame, u16 addr, u16 value); +int _rtw_IOL_append_WD_cmd(struct xmit_frame *xmit_frame, u16 addr, u32 value); + + +int rtw_IOL_exec_cmd_array_sync(PADAPTER adapter, u8 *IOL_cmds, u32 cmd_num, u32 max_wating_ms); +int rtw_IOL_exec_empty_cmds_sync(ADAPTER *adapter, u32 max_wating_ms); + +#ifdef DBG_IO +int dbg_rtw_IOL_append_WB_cmd(struct xmit_frame *xmit_frame, u16 addr, u8 value, const char *caller, const int line); +int dbg_rtw_IOL_append_WW_cmd(struct xmit_frame *xmit_frame, u16 addr, u16 value, const char *caller, const int line); +int dbg_rtw_IOL_append_WD_cmd(struct xmit_frame *xmit_frame, u16 addr, u32 value, const char *caller, const int line); +#define rtw_IOL_append_WB_cmd(xmit_frame, addr, value) dbg_rtw_IOL_append_WB_cmd((xmit_frame), (addr), (value), __FUNCTION__, __LINE__) +#define rtw_IOL_append_WW_cmd(xmit_frame, addr, value) dbg_rtw_IOL_append_WW_cmd((xmit_frame), (addr), (value), __FUNCTION__, __LINE__) +#define rtw_IOL_append_WD_cmd(xmit_frame, addr, value) dbg_rtw_IOL_append_WD_cmd((xmit_frame), (addr), (value), __FUNCTION__, __LINE__) +#else +#define rtw_IOL_append_WB_cmd(xmit_frame, addr, value) _rtw_IOL_append_WB_cmd((xmit_frame), (addr), (value)) +#define rtw_IOL_append_WW_cmd(xmit_frame, addr, value) _rtw_IOL_append_WW_cmd((xmit_frame), (addr), (value)) +#define rtw_IOL_append_WD_cmd(xmit_frame, addr, value) _rtw_IOL_append_WD_cmd((xmit_frame), (addr), (value)) +#endif /* DBG_IO */ +#endif /* CONFIG_IOL_NEW_GENERATION */ + + + +#endif /* __RTW_IOL_H_ */ diff --git a/include/rtw_mbo.h b/include/rtw_mbo.h new file mode 100755 index 0000000..9524cb6 --- /dev/null +++ b/include/rtw_mbo.h @@ -0,0 +1,114 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __RTW_MBO_H_ +#define __RTW_MBO_H_ + +#define rtw_mbo_wifi_logo_test(a) ((a->registrypriv.wifi_spec) == 1) + +#define rtw_mbo_set_ext_cap_internw(_pEleStart, _val) \ + SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart))+3, 7, 1, _val) + +#define rtw_mbo_wnm_notification_req(c, a) \ + (((c) == RTW_WLAN_CATEGORY_WNM) && \ + (((a) == RTW_WLAN_ACTION_WNM_NOTIF_REQ))) + +/* IEEE Std 802.11-2016 Table 9-46 - Status codes */ +#define RTW_ASSOC_DENIED_NO_MORE_STAS 17 +#define RTW_ASSOC_REFUSED_TEMPORARILY 30 + +/* MBO-OCE Information Element */ +#define RTW_MBO_EID WLAN_EID_VENDOR_SPECIFIC +#define RTW_MBO_OUI 0x506F9A +#define RTW_MBO_OUI_TYPE 0x16 + +/* Non-preferred Channel Report */ +#define RTW_MBO_ATTR_NPREF_CH_RPT_ID 0x2 +/* Cellular Data Capabilities */ +#define RTW_MBO_ATTR_CELL_DATA_CAP_ID 0x3 +/* Association Disallowed */ +#define RTW_MBO_ATTR_ASSOC_DISABLED_ID 0x4 +/* Transition Reason Code */ +#define RTW_MBO_ATTR_TRANS_RES_ID 0x6 +/* Transition Rejection Reason Code */ +#define RTW_MBO_ATTR_TRANS_REJ_ID 0x7 +/* Association Retry Delay */ +#define RTW_MBO_ATTR_TASSOC_RETRY_ID 0x8 + +#define RTW_MBO_MAX_CH_LIST_NUM MAX_CHANNEL_NUM + +#define RTW_MBO_MAX_CH_RPT_NUM 32 + +struct npref_ch { + u8 op_class; + u8 chs[RTW_MBO_MAX_CH_LIST_NUM]; + size_t nm_of_ch; + u8 preference; + u8 reason; +}; + +struct npref_ch_rtp { + struct npref_ch ch_rpt[RTW_MBO_MAX_CH_RPT_NUM]; + size_t nm_of_rpt; +}; + +void rtw_mbo_build_cell_data_cap_attr( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib); + +void rtw_mbo_update_ie_data( + _adapter *padapter, u8 *pie, u32 ie_len); + +void rtw_mbo_build_supp_op_class_elem( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib); + +void rtw_mbo_build_npref_ch_rpt_attr( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib); + +void rtw_mbo_build_trans_reject_reason_attr( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib, u8 *pres); + +u8 rtw_mbo_disallowed_network(struct wlan_network *pnetwork); + +void rtw_mbo_build_exented_cap( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib); + +ssize_t rtw_mbo_proc_non_pref_chans_set( + struct file *pfile, const char __user *buffer, + size_t count, loff_t *pos, void *pdata); + +int rtw_mbo_proc_non_pref_chans_get( + struct seq_file *m, void *v); + +ssize_t rtw_mbo_proc_cell_data_set( + struct file *pfile, const char __user *buffer, + size_t count, loff_t *pos, void *pdata); + +int rtw_mbo_proc_cell_data_get( + struct seq_file *m, void *v); + +void rtw_mbo_wnm_notification_parsing( + _adapter *padapter, const u8 *pdata, size_t data_len); + +void rtw_mbo_build_wnm_notification( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib); + +void rtw_mbo_build_probe_req_ies( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib); + +void rtw_mbo_build_assoc_req_ies( + _adapter *padapter, u8 **pframe, struct pkt_attrib *pattrib); + +#endif /* __RTW_MBO_H_ */ + diff --git a/include/rtw_mcc.h b/include/rtw_mcc.h new file mode 100644 index 0000000..5d2198b --- /dev/null +++ b/include/rtw_mcc.h @@ -0,0 +1,315 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifdef CONFIG_MCC_MODE + +#ifndef _RTW_MCC_H_ +#define _RTW_MCC_H_ + +#include /* PADAPTER */ + +#define MCC_STATUS_PROCESS_MCC_START_SETTING BIT0 +#define MCC_STATUS_PROCESS_MCC_STOP_SETTING BIT1 +#define MCC_STATUS_NEED_MCC BIT2 +#define MCC_STATUS_DOING_MCC BIT3 + + +#define MCC_SWCH_FW_EARLY_TIME 10 /* ms */ +#define MCC_EXPIRE_TIME 50 /* ms */ +#define MCC_TOLERANCE_TIME 2 /* 2*2 = 4s */ +#define MCC_UPDATE_PARAMETER_THRESHOLD 5 /* ms */ + +#define MCC_ROLE_STA_GC_MGMT_QUEUE_MACID 0 +#define MCC_ROLE_SOFTAP_GO_MGMT_QUEUE_MACID 1 + +/* Lower for stop, Higher for start */ +#define MCC_SETCMD_STATUS_STOP_DISCONNECT 0x0 +#define MCC_SETCMD_STATUS_STOP_SCAN_START 0x1 +#define MCC_SETCMD_STATUS_START_CONNECT 0x80 +#define MCC_SETCMD_STATUS_START_SCAN_DONE 0x81 + +/* +* depenad platform or customer requirement(TP unit:Mbps), +* must be provided by PM or sales or product document +* too large value means not to limit tx bytes (current for ap mode) +* NOTE: following values ref from test results +*/ +#define MCC_AP_BW20_TARGET_TX_TP (300) +#define MCC_AP_BW40_TARGET_TX_TP (300) +#define MCC_AP_BW80_TARGET_TX_TP (300) +#define MCC_STA_BW20_TARGET_TX_TP (35) +#define MCC_STA_BW40_TARGET_TX_TP (70) +#define MCC_STA_BW80_TARGET_TX_TP (140) +#define MCC_SINGLE_TX_CRITERIA 5 /* Mbps */ + +#define MAX_MCC_NUM 2 +#ifdef CONFIG_RTL8822C +#define DBG_MCC_REG_NUM 3 +#else +#define DBG_MCC_REG_NUM 4 +#endif +#define DBG_MCC_RF_REG_NUM 1 + +#define MCC_STOP(adapter) (adapter->mcc_adapterpriv.mcc_tx_stop) +#define MCC_EN(adapter) (adapter_to_dvobj(adapter)->mcc_objpriv.en_mcc) +#define adapter_to_mccobjpriv(adapter) (&(adapter_to_dvobj(adapter)->mcc_objpriv)) +#define SET_MCC_EN_FLAG(adapter, flag)\ + do { \ + adapter_to_dvobj(adapter)->mcc_objpriv.en_mcc = (flag); \ + } while (0) +#define SET_MCC_DURATION(adapter, val)\ + do { \ + adapter_to_dvobj(adapter)->mcc_objpriv.duration = (val); \ + } while (0) +#define SET_MCC_RUNTIME_DURATION(adapter, flag)\ + do { \ + adapter_to_dvobj(adapter)->mcc_objpriv.enable_runtime_duration = (flag); \ + } while (0) + +#define SET_MCC_PHYDM_OFFLOAD(adapter, flag)\ + do { \ + adapter_to_dvobj(adapter)->mcc_objpriv.mcc_phydm_offload = (flag); \ + } while (0) + +#ifdef CONFIG_MCC_PHYDM_OFFLOAD +enum mcc_cfg_phydm_ops { + MCC_CFG_PHYDM_OFFLOAD = 0, + MCC_CFG_PHYDM_RF_CH, + MCC_CFG_PHYDM_ADD_CLIENT, + MCC_CFG_PHYDM_REMOVE_CLIENT, + MCC_CFG_PHYDM_START, + MCC_CFG_PHYDM_STOP, + MCC_CFG_PHYDM_DUMP, + MCC_CFG_PHYDM_MAX, +}; +#endif + +enum rtw_mcc_cmd_id { + MCC_CMD_WK_CID = 0, + MCC_SET_DURATION_WK_CID, + MCC_GET_DBG_REG_WK_CID, + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + MCC_SET_PHYDM_OFFLOAD_WK_CID, + #endif +}; + +/* Represent Channel Tx Null setting */ +enum mcc_channel_tx_null { + MCC_ENABLE_TX_NULL = 0, + MCC_DISABLE_TX_NULL = 1, +}; + +/* Represent C2H Report setting */ +enum mcc_c2h_report { + MCC_C2H_REPORT_DISABLE = 0, + MCC_C2H_REPORT_FAIL_STATUS = 1, + MCC_C2H_REPORT_ALL_STATUS = 2, +}; + +/* Represent Channel Scan */ +enum mcc_channel_scan { + MCC_CHIDX = 0, + MCC_SCANCH_RSVD_LOC = 1, +}; + +/* Represent FW status report of channel switch */ +enum mcc_status_rpt { + MCC_RPT_SUCCESS = 0, + MCC_RPT_TXNULL_FAIL = 1, + MCC_RPT_STOPMCC = 2, + MCC_RPT_READY = 3, + MCC_RPT_SWICH_CHANNEL_NOTIFY = 7, + MCC_RPT_UPDATE_NOA_START_TIME = 8, + MCC_RPT_TSF = 9, + MCC_RPT_MAX, +}; + +enum mcc_role { + MCC_ROLE_STA = 0, + MCC_ROLE_AP = 1, + MCC_ROLE_GC = 2, + MCC_ROLE_GO = 3, + MCC_ROLE_MAX, +}; + +struct mcc_iqk_backup { + u16 TX_X; + u16 TX_Y; + u16 RX_X; + u16 RX_Y; +}; + +enum mcc_duration_setting { + MCC_DURATION_MAPPING = 0, + MCC_DURATION_DIRECET = 1, +}; + +enum mcc_sched_mode { + MCC_FAIR_SCHEDULE = 0, + MCC_FAVOR_STA = 1, + MCC_FAVOR_P2P = 2, +}; + +/* mcc data for adapter */ +struct mcc_adapter_priv { + u8 order; /* FW document, softap/AP must be 0 */ + enum mcc_role role; /* MCC role(AP,STA,GO,GC) */ + u8 mcc_duration; /* channel stay period, UNIT:1TU */ + + /* flow control */ + u8 mcc_tx_stop; /* check if tp stop or not */ + u8 mcc_tp_limit; /* check if tp limit or not */ + u32 mcc_target_tx_bytes_to_port; /* customer require */ + u32 mcc_tx_bytes_to_port; /* already tx to tx fifo (write port) */ + + /* data from kernel to check if enqueue data or netif stop queue */ + u32 mcc_tp; + u64 mcc_tx_bytes_from_kernel; + u64 mcc_last_tx_bytes_from_kernel; + + /* Backup IQK value for MCC */ + struct mcc_iqk_backup mcc_iqk_arr[MAX_RF_PATH]; + + /* mgmt queue macid to avoid RA issue */ + u8 mgmt_queue_macid; + + /* set macid bitmap to let fw know which macid should be tx pause */ + /* all interface share total 16 macid */ + u16 mcc_macid_bitmap; + + /* use for NoA start time (unit: mircoseconds) */ + u32 noa_start_time; + + u8 p2p_go_noa_ie[MAX_P2P_IE_LEN]; + u32 p2p_go_noa_ie_len; + u64 tsf; +#ifdef CONFIG_TDLS + u8 backup_tdls_en; +#endif /* CONFIG_TDLS */ + + u8 null_early; + u8 null_rty_num; +}; + +struct mcc_obj_priv { + u8 en_mcc; /* enable MCC or not */ + u8 duration; /* store duration(%) from registry, for primary adapter */ + u8 interval; + u8 start_time; + u8 mcc_c2h_status; + u8 cur_mcc_success_cnt; /* used for check mcc switch channel success */ + u8 prev_mcc_success_cnt; /* used for check mcc switch channel success */ + u8 mcc_tolerance_time; /* used for detect mcc switch channel success */ + u8 mcc_loc_rsvd_paga[MAX_MCC_NUM]; /* mcc rsvd page */ + u8 mcc_status; /* mcc status stop or start .... */ + u8 policy_index; + u8 mcc_stop_threshold; + u8 current_order; + u8 last_tsfdiff; + systime mcc_launch_time; /* mcc launch time, used for starting detect mcc switch channel success */ + _mutex mcc_mutex; + _lock mcc_lock; + PADAPTER iface[MAX_MCC_NUM]; /* by order, use for mcc parameter cmd */ + struct submit_ctx mcc_sctx; + struct submit_ctx mcc_tsf_req_sctx; + _mutex mcc_tsf_req_mutex; + u8 mcc_tsf_req_sctx_order; /* record current order for mcc_tsf_req_sctx */ +#ifdef CONFIG_MCC_MODE_V2 + u8 mcc_iqk_value_rsvd_page[3]; +#endif /* CONFIG_MCC_MODE_V2 */ + u8 mcc_pwr_idx_rsvd_page[MAX_MCC_NUM]; + u8 enable_runtime_duration; + /* for LG */ + u8 mchan_sched_mode; + + _mutex mcc_dbg_reg_mutex; + u32 dbg_reg[DBG_MCC_REG_NUM]; + u32 dbg_reg_val[DBG_MCC_REG_NUM]; + u32 dbg_rf_reg[DBG_MCC_RF_REG_NUM]; + u32 dbg_rf_reg_val[DBG_MCC_RF_REG_NUM][MAX_RF_PATH]; + u8 mcc_phydm_offload; +}; + +/* backup IQK val */ +void rtw_hal_mcc_restore_iqk_val(PADAPTER padapter); + +/* check mcc status */ +u8 rtw_hal_check_mcc_status(PADAPTER padapter, u8 mcc_status); + +/* set mcc status */ +void rtw_hal_set_mcc_status(PADAPTER padapter, u8 mcc_status); + +/* clear mcc status */ +void rtw_hal_clear_mcc_status(PADAPTER padapter, u8 mcc_status); + +/* dl mcc rsvd page */ +u8 rtw_hal_dl_mcc_fw_rsvd_page(_adapter *adapter, u8 *pframe, u16 *index + , u8 tx_desc, u32 page_size, u8 *total_page_num, RSVDPAGE_LOC *rsvd_page_loc, u8 *page_num); + +/* handle C2H */ +void rtw_hal_mcc_c2h_handler(PADAPTER padapter, u8 buflen, u8 *tmpBuf); + +/* switch channel successfully or not */ +void rtw_hal_mcc_sw_status_check(PADAPTER padapter); + +/* change some scan flags under site survey */ +u8 rtw_hal_mcc_change_scan_flag(PADAPTER padapter, u8 *ch, u8 *bw, u8 *offset); + +/* record data kernel TX to driver to check MCC concurrent TX */ +void rtw_hal_mcc_calc_tx_bytes_from_kernel(PADAPTER padapter, u32 len); + +/* record data to port to let driver do flow ctrl */ +void rtw_hal_mcc_calc_tx_bytes_to_port(PADAPTER padapter, u32 len); + +/* check stop write port or not */ +u8 rtw_hal_mcc_stop_tx_bytes_to_port(PADAPTER padapter); + +u8 rtw_hal_set_mcc_setting_scan_start(PADAPTER padapter); + +u8 rtw_hal_set_mcc_setting_scan_complete(PADAPTER padapter); + +u8 rtw_hal_set_mcc_setting_start_bss_network(PADAPTER padapter, u8 chbw_grouped); + +u8 rtw_hal_set_mcc_setting_disconnect(PADAPTER padapter); + +u8 rtw_hal_set_mcc_setting_join_done_chk_ch(PADAPTER padapter); + +u8 rtw_hal_set_mcc_setting_chk_start_clnt_join(PADAPTER padapter, u8 *ch, u8 *bw, u8 *offset, u8 chbw_allow); + +void rtw_hal_dump_mcc_info(void *sel, struct dvobj_priv *dvobj); + +void update_mcc_mgntframe_attrib(_adapter *padapter, struct pkt_attrib *pattrib); + +u8 rtw_hal_mcc_link_status_chk(_adapter *padapter, const char *msg); + +void rtw_hal_mcc_issue_null_data(_adapter *padapter, u8 chbw_allow, u8 ps_mode); + +u8 *rtw_hal_mcc_append_go_p2p_ie(PADAPTER padapter, u8 *pframe, u32 *len); + +void rtw_hal_dump_mcc_policy_table(void *sel); + +void rtw_hal_mcc_update_macid_bitmap(PADAPTER padapter, int mac_id, u8 add); + +void rtw_hal_mcc_process_noa(PADAPTER padapter); + +void rtw_hal_mcc_parameter_init(PADAPTER padapter); + +u8 rtw_mcc_cmd_hdl(PADAPTER adapter, u8 type, const u8 *val); + +u8 rtw_set_mcc_duration_cmd(_adapter *adapter, u8 type, u8 val); +#ifdef CONFIG_MCC_PHYDM_OFFLOAD +u8 rtw_set_mcc_phydm_offload_enable_cmd(PADAPTER adapter, u8 enable, u8 enqueue); +#endif /* CONFIG_MCC_PHYDM_OFFLOAD */ +#endif /* _RTW_MCC_H_ */ +#endif /* CONFIG_MCC_MODE */ diff --git a/include/rtw_mem.h b/include/rtw_mem.h new file mode 100644 index 0000000..9e33ed5 --- /dev/null +++ b/include/rtw_mem.h @@ -0,0 +1,29 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_MEM_H__ +#define __RTW_MEM_H__ + +#include +#include +#include + +u16 rtw_rtkm_get_buff_size(void); +u8 rtw_rtkm_get_nr_recv_skb(void); +struct u8 *rtw_alloc_revcbuf_premem(void); +struct sk_buff *rtw_alloc_skb_premem(u16 in_size); +int rtw_free_skb_premem(struct sk_buff *pskb); + + +#endif /* __RTW_MEM_H__ */ diff --git a/include/rtw_mi.h b/include/rtw_mi.h new file mode 100644 index 0000000..0eb8b53 --- /dev/null +++ b/include/rtw_mi.h @@ -0,0 +1,305 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_MI_H_ +#define __RTW_MI_H_ + +void rtw_mi_update_union_chan_inf(_adapter *adapter, u8 ch, u8 offset , u8 bw); +u8 rtw_mi_stayin_union_ch_chk(_adapter *adapter); +u8 rtw_mi_stayin_union_band_chk(_adapter *adapter); + +int rtw_mi_get_ch_setting_union_by_ifbmp(struct dvobj_priv *dvobj, u8 ifbmp, u8 *ch, u8 *bw, u8 *offset); +int rtw_mi_get_ch_setting_union(_adapter *adapter, u8 *ch, u8 *bw, u8 *offset); +int rtw_mi_get_ch_setting_union_no_self(_adapter *adapter, u8 *ch, u8 *bw, u8 *offset); + +struct mi_state { + u8 sta_num; /* WIFI_STATION_STATE */ + u8 ld_sta_num; /* WIFI_STATION_STATE && WIFI_ASOC_STATE */ + u8 lg_sta_num; /* WIFI_STATION_STATE && WIFI_UNDER_LINKING */ +#ifdef CONFIG_TDLS + u8 ld_tdls_num; /* adapter.tdlsinfo.link_established */ +#endif +#ifdef CONFIG_AP_MODE + u8 ap_num; /* WIFI_AP_STATE && WIFI_ASOC_STATE */ + u8 starting_ap_num; /*WIFI_FW_AP_STATE*/ + u8 ld_ap_num; /* WIFI_AP_STATE && WIFI_ASOC_STATE && asoc_sta_count > 2 */ +#endif + u8 adhoc_num; /* (WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE) && WIFI_ASOC_STATE */ + u8 ld_adhoc_num; /* (WIFI_ADHOC_STATE | WIFI_ADHOC_MASTER_STATE) && WIFI_ASOC_STATE && asoc_sta_count > 2 */ +#ifdef CONFIG_RTW_MESH + u8 mesh_num; /* WIFI_MESH_STATE && WIFI_ASOC_STATE */ + u8 ld_mesh_num; /* WIFI_MESH_STATE && WIFI_ASOC_STATE && asoc_sta_count > 2 */ +#endif + u8 scan_num; /* WIFI_UNDER_SURVEY */ + u8 scan_enter_num; /* WIFI_UNDER_SURVEY && !SCAN_DISABLE && !SCAN_BACK_OP */ + u8 uwps_num; /* WIFI_UNDER_WPS */ +#ifdef CONFIG_IOCTL_CFG80211 + u8 roch_num; + u8 mgmt_tx_num; +#endif +#ifdef CONFIG_P2P + u8 p2p_device_num; + u8 p2p_gc; + u8 p2p_go; +#endif +}; + +#define MSTATE_STA_NUM(_mstate) ((_mstate)->sta_num) +#define MSTATE_STA_LD_NUM(_mstate) ((_mstate)->ld_sta_num) +#define MSTATE_STA_LG_NUM(_mstate) ((_mstate)->lg_sta_num) + +#ifdef CONFIG_TDLS +#define MSTATE_TDLS_LD_NUM(_mstate) ((_mstate)->ld_tdls_num) +#else +#define MSTATE_TDLS_LD_NUM(_mstate) 0 +#endif + +#ifdef CONFIG_AP_MODE +#define MSTATE_AP_NUM(_mstate) ((_mstate)->ap_num) +#define MSTATE_AP_STARTING_NUM(_mstate) ((_mstate)->starting_ap_num) +#define MSTATE_AP_LD_NUM(_mstate) ((_mstate)->ld_ap_num) +#else +#define MSTATE_AP_NUM(_mstate) 0 +#define MSTATE_AP_STARTING_NUM(_mstate) 0 +#define MSTATE_AP_LD_NUM(_mstate) 0 +#endif + +#define MSTATE_ADHOC_NUM(_mstate) ((_mstate)->adhoc_num) +#define MSTATE_ADHOC_LD_NUM(_mstate) ((_mstate)->ld_adhoc_num) + +#ifdef CONFIG_RTW_MESH +#define MSTATE_MESH_NUM(_mstate) ((_mstate)->mesh_num) +#define MSTATE_MESH_LD_NUM(_mstate) ((_mstate)->ld_mesh_num) +#else +#define MSTATE_MESH_NUM(_mstate) 0 +#define MSTATE_MESH_LD_NUM(_mstate) 0 +#endif + +#define MSTATE_SCAN_NUM(_mstate) ((_mstate)->scan_num) +#define MSTATE_SCAN_ENTER_NUM(_mstate) ((_mstate)->scan_enter_num) +#define MSTATE_WPS_NUM(_mstate) ((_mstate)->uwps_num) + +#if defined(CONFIG_IOCTL_CFG80211) +#define MSTATE_ROCH_NUM(_mstate) ((_mstate)->roch_num) +#else +#define MSTATE_ROCH_NUM(_mstate) 0 +#endif + +#ifdef CONFIG_P2P +#define MSTATE_P2P_DV_NUM(_mstate) ((_mstate)->p2p_device_num) +#define MSTATE_P2P_GC_NUM(_mstate) ((_mstate)->p2p_gc) +#define MSTATE_P2P_GO_NUM(_mstate) ((_mstate)->p2p_go) +#else +#define MSTATE_P2P_DV_NUM(_mstate) 0 +#define MSTATE_P2P_GC_NUM(_mstate) 0 +#define MSTATE_P2P_GO_NUM(_mstate) 0 +#endif + +#if defined(CONFIG_IOCTL_CFG80211) +#define MSTATE_MGMT_TX_NUM(_mstate) ((_mstate)->mgmt_tx_num) +#else +#define MSTATE_MGMT_TX_NUM(_mstate) 0 +#endif + +#define rtw_mi_get_union_chan(adapter) ((adapter_to_dvobj(adapter)->union_ch) ? (adapter_to_dvobj(adapter)->union_ch) : (adapter_to_dvobj(adapter)->union_ch_bak)) +#define rtw_mi_get_union_bw(adapter) ((adapter_to_dvobj(adapter)->union_ch) ? (adapter_to_dvobj(adapter)->union_bw) : (adapter_to_dvobj(adapter)->union_bw_bak)) +#define rtw_mi_get_union_offset(adapter) ((adapter_to_dvobj(adapter)->union_ch) ? (adapter_to_dvobj(adapter)->union_offset) : (adapter_to_dvobj(adapter)->union_offset_bak)) + +#define rtw_mi_get_assoced_sta_num(adapter) DEV_STA_LD_NUM(adapter_to_dvobj(adapter)) +#define rtw_mi_get_ap_num(adapter) DEV_AP_NUM(adapter_to_dvobj(adapter)) +#define rtw_mi_get_mesh_num(adapter) DEV_MESH_NUM(adapter_to_dvobj(adapter)) +u8 rtw_mi_get_assoc_if_num(_adapter *adapter); + +/* For now, not return union_ch/bw/offset */ +void rtw_mi_status_by_ifbmp(struct dvobj_priv *dvobj, u8 ifbmp, struct mi_state *mstate); +void rtw_mi_status(_adapter *adapter, struct mi_state *mstate); +void rtw_mi_status_no_self(_adapter *adapter, struct mi_state *mstate); +void rtw_mi_status_no_others(_adapter *adapter, struct mi_state *mstate); + +/* For now, not handle union_ch/bw/offset */ +void rtw_mi_status_merge(struct mi_state *d, struct mi_state *a); + +void rtw_mi_update_iface_status(struct mlme_priv *pmlmepriv, sint state); + +u8 rtw_mi_netif_stop_queue(_adapter *padapter); +u8 rtw_mi_buddy_netif_stop_queue(_adapter *padapter); + +u8 rtw_mi_netif_wake_queue(_adapter *padapter); +u8 rtw_mi_buddy_netif_wake_queue(_adapter *padapter); + +u8 rtw_mi_netif_carrier_on(_adapter *padapter); +u8 rtw_mi_buddy_netif_carrier_on(_adapter *padapter); +u8 rtw_mi_netif_carrier_off(_adapter *padapter); +u8 rtw_mi_buddy_netif_carrier_off(_adapter *padapter); + +u8 rtw_mi_netif_caroff_qstop(_adapter *padapter); +u8 rtw_mi_buddy_netif_caroff_qstop(_adapter *padapter); +u8 rtw_mi_netif_caron_qstart(_adapter *padapter); +u8 rtw_mi_buddy_netif_caron_qstart(_adapter *padapter); + +void rtw_mi_scan_abort(_adapter *adapter, bool bwait); +void rtw_mi_buddy_scan_abort(_adapter *adapter, bool bwait); +u32 rtw_mi_start_drv_threads(_adapter *adapter); +u32 rtw_mi_buddy_start_drv_threads(_adapter *adapter); +void rtw_mi_stop_drv_threads(_adapter *adapter); +void rtw_mi_buddy_stop_drv_threads(_adapter *adapter); +void rtw_mi_cancel_all_timer(_adapter *adapter); +void rtw_mi_buddy_cancel_all_timer(_adapter *adapter); +void rtw_mi_reset_drv_sw(_adapter *adapter); +void rtw_mi_buddy_reset_drv_sw(_adapter *adapter); + +extern void rtw_intf_start(_adapter *adapter); +extern void rtw_intf_stop(_adapter *adapter); +void rtw_mi_intf_start(_adapter *adapter); +void rtw_mi_buddy_intf_start(_adapter *adapter); +void rtw_mi_intf_stop(_adapter *adapter); +void rtw_mi_buddy_intf_stop(_adapter *adapter); + +#ifdef CONFIG_NEW_NETDEV_HDL +u8 rtw_mi_hal_iface_init(_adapter *padapter); +#endif +void rtw_mi_suspend_free_assoc_resource(_adapter *adapter); +void rtw_mi_buddy_suspend_free_assoc_resource(_adapter *adapter); + +#ifdef CONFIG_SET_SCAN_DENY_TIMER +void rtw_mi_set_scan_deny(_adapter *adapter, u32 ms); +void rtw_mi_buddy_set_scan_deny(_adapter *adapter, u32 ms); +#else +#define rtw_mi_set_scan_deny(adapter, ms) do {} while (0) +#define rtw_mi_buddy_set_scan_deny(adapter, ms) do {} while (0) +#endif + +u8 rtw_mi_is_scan_deny(_adapter *adapter); +u8 rtw_mi_buddy_is_scan_deny(_adapter *adapter); + +void rtw_mi_beacon_update(_adapter *padapter); +void rtw_mi_buddy_beacon_update(_adapter *padapter); + +#ifndef CONFIG_MI_WITH_MBSSID_CAM +void rtw_mi_hal_dump_macaddr(void *sel, _adapter *padapter); +void rtw_mi_buddy_hal_dump_macaddr(void *sel, _adapter *padapter); +#endif + +#ifdef CONFIG_PCI_HCI +void rtw_mi_xmit_tasklet_schedule(_adapter *padapter); +void rtw_mi_buddy_xmit_tasklet_schedule(_adapter *padapter); +#endif + +u8 rtw_mi_busy_traffic_check(_adapter *padapter); +u8 rtw_mi_buddy_busy_traffic_check(_adapter *padapter); + +u8 rtw_mi_check_mlmeinfo_state(_adapter *padapter, u32 state); +u8 rtw_mi_buddy_check_mlmeinfo_state(_adapter *padapter, u32 state); + +u8 rtw_mi_check_fwstate(_adapter *padapter, sint state); +u8 rtw_mi_buddy_check_fwstate(_adapter *padapter, sint state); +enum { + MI_LINKED, + MI_ASSOC, + MI_UNDER_WPS, + MI_AP_MODE, + MI_AP_ASSOC, + MI_ADHOC, + MI_ADHOC_ASSOC, + MI_MESH, + MI_MESH_ASSOC, + MI_STA_NOLINK, /* this is misleading, but not used now */ + MI_STA_LINKED, + MI_STA_LINKING, +}; +u8 rtw_mi_check_status(_adapter *adapter, u8 type); + +void dump_dvobj_mi_status(void *sel, const char *fun_name, _adapter *adapter); +#ifdef DBG_IFACE_STATUS +#define DBG_IFACE_STATUS_DUMP(adapter) dump_dvobj_mi_status(RTW_DBGDUMP, __func__, adapter) +#endif +void dump_mi_status(void *sel, struct dvobj_priv *dvobj); + +u8 rtw_mi_traffic_statistics(_adapter *padapter); +u8 rtw_mi_check_miracast_enabled(_adapter *padapter); + +#ifdef CONFIG_XMIT_THREAD_MODE +u8 rtw_mi_check_pending_xmitbuf(_adapter *padapter); +u8 rtw_mi_buddy_check_pending_xmitbuf(_adapter *padapter); +#endif + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#ifdef CONFIG_RTL8822B + #include +#elif defined(CONFIG_RTL8822C) + #include +#elif defined(CONFIG_RTL8723F) + #include +#else + extern s32 _dequeue_writeport(PADAPTER padapter); +#endif +u8 rtw_mi_dequeue_writeport(_adapter *padapter); +u8 rtw_mi_buddy_dequeue_writeport(_adapter *padapter); +#endif + +void rtw_mi_adapter_reset(_adapter *padapter); +void rtw_mi_buddy_adapter_reset(_adapter *padapter); + +u8 rtw_mi_dynamic_check_timer_handlder(_adapter *padapter); +u8 rtw_mi_buddy_dynamic_check_timer_handlder(_adapter *padapter); + +extern void rtw_iface_dynamic_chk_wk_hdl(_adapter *padapter); +u8 rtw_mi_dynamic_chk_wk_hdl(_adapter *padapter); +u8 rtw_mi_buddy_dynamic_chk_wk_hdl(_adapter *padapter); + +u8 rtw_mi_os_xmit_schedule(_adapter *padapter); +u8 rtw_mi_buddy_os_xmit_schedule(_adapter *padapter); + +u8 rtw_mi_report_survey_event(_adapter *padapter, union recv_frame *precv_frame); +u8 rtw_mi_buddy_report_survey_event(_adapter *padapter, union recv_frame *precv_frame); + +extern void sreset_start_adapter(_adapter *padapter); +extern void sreset_stop_adapter(_adapter *padapter); +u8 rtw_mi_sreset_adapter_hdl(_adapter *padapter, u8 bstart); +u8 rtw_mi_buddy_sreset_adapter_hdl(_adapter *padapter, u8 bstart); + +#ifdef CONFIG_AP_MODE +#if defined(DBG_CONFIG_ERROR_RESET) && defined(CONFIG_CONCURRENT_MODE) +void rtw_mi_ap_info_restore(_adapter *adapter); +#endif +u8 rtw_mi_tx_beacon_hdl(_adapter *padapter); +u8 rtw_mi_buddy_tx_beacon_hdl(_adapter *padapter); + +u8 rtw_mi_set_tx_beacon_cmd(_adapter *padapter); +u8 rtw_mi_buddy_set_tx_beacon_cmd(_adapter *padapter); +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_P2P +u8 rtw_mi_p2p_chk_state(_adapter *padapter, enum P2P_STATE p2p_state); +u8 rtw_mi_buddy_p2p_chk_state(_adapter *padapter, enum P2P_STATE p2p_state); +u8 rtw_mi_stay_in_p2p_mode(_adapter *padapter); +u8 rtw_mi_buddy_stay_in_p2p_mode(_adapter *padapter); +#endif + +_adapter *rtw_get_iface_by_id(_adapter *padapter, u8 iface_id); +_adapter *rtw_get_iface_by_macddr(_adapter *padapter, const u8 *mac_addr); +_adapter *rtw_get_iface_by_hwport(_adapter *padapter, u8 hw_port); + +void rtw_mi_buddy_clone_bcmc_packet(_adapter *padapter, union recv_frame *precvframe, u8 *pphy_status); + +#ifdef CONFIG_PCI_HCI +/*API be create temporary for MI, caller is interrupt-handler, PCIE's interrupt handler cannot apply to multi-AP*/ +_adapter *rtw_mi_get_ap_adapter(_adapter *padapter); +#endif + +u8 rtw_mi_get_ld_sta_ifbmp(_adapter *adapter); +u8 rtw_mi_get_ap_mesh_ifbmp(_adapter *adapter); +void rtw_mi_update_ap_bmc_camid(_adapter *padapter, u8 camid_a, u8 camid_b); + +#endif /*__RTW_MI_H_*/ diff --git a/include/rtw_mlme.h b/include/rtw_mlme.h new file mode 100755 index 0000000..e3095a5 --- /dev/null +++ b/include/rtw_mlme.h @@ -0,0 +1,1238 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_MLME_H_ +#define __RTW_MLME_H_ + + +#define MAX_BSS_CNT 128 +/* #define MAX_JOIN_TIMEOUT 2000 */ +/* #define MAX_JOIN_TIMEOUT 2500 */ +#define MAX_JOIN_TIMEOUT 6500 + +/* Commented by Albert 20101105 + * Increase the scanning timeout because of increasing the SURVEY_TO value. */ +#define SCANQUEUE_LIFETIME 20000 /* 20sec, unit:msec */ + +#define MAX_UNASSOC_STA_CNT 128 +#define UNASSOC_STA_LIFETIME_MS 60000 + +/*pmlmepriv->fw_state*/ +#define WIFI_NULL_STATE 0x00000000 +#define WIFI_ASOC_STATE 0x00000001 /* Linked */ +#define WIFI_REASOC_STATE 0x00000002 +#define WIFI_SLEEP_STATE 0x00000004 +#define WIFI_STATION_STATE 0x00000008 +#define WIFI_AP_STATE 0x00000010 +#define WIFI_ADHOC_STATE 0x00000020 +#define WIFI_ADHOC_MASTER_STATE 0x00000040 +#define WIFI_UNDER_LINKING 0x00000080 +#define WIFI_UNDER_WPS 0x00000100 +#define WIFI_MESH_STATE 0x00000200 +#define WIFI_STA_ALIVE_CHK_STATE 0x00000400 +#define WIFI_UNDER_SURVEY 0x00000800 /* under site surveying */ +/*#define WIFI_UNDEFINED_STATE 0x00001000*/ +/*#define WIFI_UNDEFINED_STATE 0x00002000*/ +/*#define WIFI_UNDEFINED_STATE 0x00004000*/ +/*#define WIFI_UNDEFINED_STATE 0x00008000*/ +#define WIFI_MP_STATE 0x00010000 +/*#define WIFI_UNDEFINED_STATE 0x00020000*/ +/*#define WIFI_UNDEFINED_STATE 0x00040000*/ +/*#define WIFI_UNDEFINED_STATE 0x00080000*/ +/*#define WIFI_UNDEFINED_STATE 0x00100000*/ +/*#define WIFI_UNDEFINED_STATE 0x00200000*/ +/*#define WIFI_UNDEFINED_STATE 0x00400000*/ +#define WIFI_OP_CH_SWITCHING 0x00800000 +#define WIFI_UNDER_KEY_HANDSHAKE 0x01000000 +/*#define WIFI_UNDEFINED_STATE 0x02000000*/ +/*#define WIFI_UNDEFINED_STATE 0x04000000*/ +/*#define WIFI_UNDEFINED_STATE 0x08000000*/ +/*#define WIFI_UNDEFINED_STATE 0x10000000*/ +/*#define WIFI_UNDEFINED_STATE 0x20000000*/ +#define WIFI_CSA_UPDATE_BEACON 0x40000000 +#define WIFI_MONITOR_STATE 0x80000000 + + +#define MIRACAST_DISABLED 0 +#define MIRACAST_SOURCE BIT0 +#define MIRACAST_SINK BIT1 + +#define MIRACAST_MODE_REVERSE(mode) \ + ((((mode) & MIRACAST_SOURCE) ? MIRACAST_SINK : 0) | (((mode) & MIRACAST_SINK) ? MIRACAST_SOURCE : 0)) + +bool is_miracast_enabled(_adapter *adapter); +bool rtw_chk_miracast_mode(_adapter *adapter, u8 mode); +const char *get_miracast_mode_str(int mode); +void rtw_wfd_st_switch(struct sta_info *sta, bool on); + +#define MLME_STATE(adapter) get_fwstate(&((adapter)->mlmepriv)) +#define CHK_MLME_STATE(adapter, state) check_fwstate(&((adapter)->mlmepriv), (state)) + +#define MLME_IS_NULL(adapter) CHK_MLME_STATE(adapter, WIFI_NULL_STATE) +#define MLME_IS_STA(adapter) CHK_MLME_STATE(adapter, WIFI_STATION_STATE) +#define MLME_IS_AP(adapter) CHK_MLME_STATE(adapter, WIFI_AP_STATE) +#define MLME_IS_ADHOC(adapter) CHK_MLME_STATE(adapter, WIFI_ADHOC_STATE) +#define MLME_IS_ADHOC_MASTER(adapter) CHK_MLME_STATE(adapter, WIFI_ADHOC_MASTER_STATE) +#define MLME_IS_MESH(adapter) CHK_MLME_STATE(adapter, WIFI_MESH_STATE) +#define MLME_IS_MONITOR(adapter) CHK_MLME_STATE(adapter, WIFI_MONITOR_STATE) +#define MLME_IS_MP(adapter) CHK_MLME_STATE(adapter, WIFI_MP_STATE) +#ifdef CONFIG_P2P + #define MLME_IS_PD(adapter) rtw_p2p_chk_role(&(adapter)->wdinfo, P2P_ROLE_DEVICE) + #define MLME_IS_GC(adapter) rtw_p2p_chk_role(&(adapter)->wdinfo, P2P_ROLE_CLIENT) + #define MLME_IS_GO(adapter) rtw_p2p_chk_role(&(adapter)->wdinfo, P2P_ROLE_GO) +#else /* !CONFIG_P2P */ + #define MLME_IS_PD(adapter) 0 + #define MLME_IS_GC(adapter) 0 + #define MLME_IS_GO(adapter) 0 +#endif /* !CONFIG_P2P */ + +#define MLME_IS_MSRC(adapter) rtw_chk_miracast_mode((adapter), MIRACAST_SOURCE) +#define MLME_IS_MSINK(adapter) rtw_chk_miracast_mode((adapter), MIRACAST_SINK) + +#define MLME_IS_SCAN(adapter) CHK_MLME_STATE(adapter, WIFI_UNDER_SURVEY) +#define MLME_IS_LINKING(adapter) CHK_MLME_STATE(adapter, WIFI_UNDER_LINKING) +#define MLME_IS_ASOC(adapter) CHK_MLME_STATE(adapter, WIFI_ASOC_STATE) +#define MLME_IS_OPCH_SW(adapter) CHK_MLME_STATE(adapter, WIFI_OP_CH_SWITCHING) +#define MLME_IS_WPS(adapter) CHK_MLME_STATE(adapter, WIFI_UNDER_WPS) + +#ifdef CONFIG_IOCTL_CFG80211 +#define MLME_IS_ROCH(adapter) (rtw_cfg80211_get_is_roch(adapter) == _TRUE) +#else +#define MLME_IS_ROCH(adapter) 0 +#endif + +#ifdef CONFIG_IOCTL_CFG80211 +#define MLME_IS_MGMT_TX(adapter) rtw_cfg80211_get_is_mgmt_tx(adapter) +#else +#define MLME_IS_MGMT_TX(adapter) 0 +#endif + +#define MLME_STATE_FMT "%s%s%s%s%s%s%s%s%s%s%s%s" +#define MLME_STATE_ARG(adapter) \ + MLME_IS_STA((adapter)) ? (MLME_IS_GC((adapter)) ? " GC" : " STA") : \ + MLME_IS_AP((adapter)) ? (MLME_IS_GO((adapter)) ? " GO" : " AP") : \ + MLME_IS_ADHOC((adapter)) ? " ADHOC" : \ + MLME_IS_ADHOC_MASTER((adapter)) ? " ADHOC_M" : \ + MLME_IS_MESH((adapter)) ? " MESH" : \ + MLME_IS_MONITOR((adapter)) ? " MONITOR" : \ + MLME_IS_MP((adapter)) ? " MP" : "", \ + MLME_IS_PD((adapter)) ? " PD" : "", \ + MLME_IS_MSRC((adapter)) ? " MSRC" : "", \ + MLME_IS_MSINK((adapter)) ? " MSINK" : "", \ + MLME_IS_SCAN((adapter)) ? " SCAN" : "", \ + MLME_IS_LINKING((adapter)) ? " LINKING" : "", \ + MLME_IS_ASOC((adapter)) ? " ASOC" : "", \ + MLME_IS_OPCH_SW((adapter)) ? " OPCH_SW" : "", \ + MLME_IS_WPS((adapter)) ? " WPS" : "", \ + MLME_IS_ROCH((adapter)) ? " ROCH" : "", \ + MLME_IS_MGMT_TX((adapter)) ? " MGMT_TX" : "", \ + (MLME_STATE((adapter)) & WIFI_SLEEP_STATE) ? " SLEEP" : "" + +enum { + MLME_ACTION_UNKNOWN, + MLME_ACTION_NONE, + MLME_SCAN_ENABLE, /* WIFI_UNDER_SURVEY */ + MLME_SCAN_ENTER, /* WIFI_UNDER_SURVEY && !SCAN_DISABLE && !SCAN_BACK_OP */ + MLME_SCAN_DONE, /* WIFI_UNDER_SURVEY && (SCAN_DISABLE || SCAN_BACK_OP) */ + MLME_SCAN_DISABLE, /* WIFI_UNDER_SURVEY is going to be cleared */ + MLME_STA_CONNECTING, + MLME_STA_CONNECTED, + MLME_STA_DISCONNECTED, + MLME_TDLS_LINKED, + MLME_TDLS_NOLINK, + MLME_AP_STARTED, + MLME_AP_STOPPED, + MLME_ADHOC_STARTED, + MLME_ADHOC_STOPPED, + MLME_MESH_STARTED, + MLME_MESH_STOPPED, + MLME_OPCH_SWITCH, +}; +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +enum MODE_WOW_KEEP_ALIVE_PATTERN { + wow_keep_alive_pattern_disable = 0, + wow_keep_alive_pattern_tx, + wow_keep_alive_pattern_trx, + wow_keep_alive_pattern_trx_with_ack +}; +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ +enum dot11AuthAlgrthmNum { + dot11AuthAlgrthm_Open = 0, + dot11AuthAlgrthm_Shared, + dot11AuthAlgrthm_8021X, + dot11AuthAlgrthm_Auto, + dot11AuthAlgrthm_WAPI, + dot11AuthAlgrthm_MaxNum +}; + +/** + * enum mlme_auth_type - AuthenticationType + * + * @MLME_AUTHTYPE_OPEN_SYSTEM: Open System authentication + * @MLME_AUTHTYPE_SHARED_KEY: Shared Key authentication (WEP only) + * @MLME_AUTHTYPE_FT: Fast BSS Transition (IEEE 802.11r) + * @MLME_AUTHTYPE_NETWORK_EAP: Network EAP (some Cisco APs and mainly LEAP) + * @MLME_AUTHTYPE_SAE: Simultaneous authentication of equals + * @MLME_AUTHTYPE_FILS_SK: Fast Initial Link Setup shared key + * @MLME_AUTHTYPE_FILS_SK_PFS: Fast Initial Link Setup shared key with PFS + * @MLME_AUTHTYPE_FILS_PK: Fast Initial Link Setup public key + * @__MLME_AUTHTYPE_NUM: internal + * @MLME_AUTHTYPE_MAX: maximum valid auth algorithm + * @MLME_AUTHTYPE_AUTOMATIC: determine automatically (if necessary by trying + * multiple times); this is invalid in netlink -- leave out the attribute + * for this on CONNECT commands. + */ +enum mlme_auth_type { + MLME_AUTHTYPE_OPEN_SYSTEM, + MLME_AUTHTYPE_SHARED_KEY, + MLME_AUTHTYPE_FT, + MLME_AUTHTYPE_NETWORK_EAP, + MLME_AUTHTYPE_SAE, + MLME_AUTHTYPE_FILS_SK, + MLME_AUTHTYPE_FILS_SK_PFS, + MLME_AUTHTYPE_FILS_PK, + + /* keep last */ + __MLME_AUTHTYPE_NUM, + MLME_AUTHTYPE_MAX = __MLME_AUTHTYPE_NUM - 1, + MLME_AUTHTYPE_AUTOMATIC +}; + +/* Scan type including active and passive scan. */ +typedef enum _RT_SCAN_TYPE { + SCAN_PASSIVE, + SCAN_ACTIVE, + SCAN_MIX, +} RT_SCAN_TYPE, *PRT_SCAN_TYPE; + +#define WIFI_FREQUENCY_BAND_AUTO 0 +#define WIFI_FREQUENCY_BAND_5GHZ 1 +#define WIFI_FREQUENCY_BAND_2GHZ 2 + +#define rtw_band_valid(band) ((band) <= WIFI_FREQUENCY_BAND_2GHZ) + +enum DriverInterface { + DRIVER_WEXT = 1, + DRIVER_CFG80211 = 2 +}; + +enum SCAN_RESULT_TYPE { + SCAN_RESULT_P2P_ONLY = 0, /* Will return all the P2P devices. */ + SCAN_RESULT_ALL = 1, /* Will return all the scanned device, include AP. */ + SCAN_RESULT_WFD_TYPE = 2 /* Will just return the correct WFD device. */ + /* If this device is Miracast sink device, it will just return all the Miracast source devices. */ +}; + +/* + +there are several "locks" in mlme_priv, +since mlme_priv is a shared resource between many threads, +like ISR/Call-Back functions, the OID handlers, and even timer functions. + + +Each _queue has its own locks, already. +Other items are protected by mlme_priv.lock. + +To avoid possible dead lock, any thread trying to modifiying mlme_priv +SHALL not lock up more than one locks at a time! + +*/ + + +#define traffic_threshold 10 +#define traffic_scan_period 500 + +typedef struct _RT_LINK_DETECT_T { + u32 NumTxOkInPeriod; + u32 NumRxOkInPeriod; + u32 NumRxUnicastOkInPeriod; + BOOLEAN bBusyTraffic; + BOOLEAN bTxBusyTraffic; + BOOLEAN bRxBusyTraffic; + BOOLEAN bHigherBusyTraffic; /* For interrupt migration purpose. */ + BOOLEAN bHigherBusyRxTraffic; /* We may disable Tx interrupt according as Rx traffic. */ + BOOLEAN bHigherBusyTxTraffic; /* We may disable Tx interrupt according as Tx traffic. */ + /* u8 TrafficBusyState; */ + u8 TrafficTransitionCount; + u32 LowPowerTransitionCount; +} RT_LINK_DETECT_T, *PRT_LINK_DETECT_T; + +struct profile_info { + u8 ssidlen; + u8 ssid[WLAN_SSID_MAXLEN]; + u8 peermac[ETH_ALEN]; +}; + +struct tx_invite_req_info { + u8 token; + u8 benable; + u8 go_ssid[WLAN_SSID_MAXLEN]; + u8 ssidlen; + u8 go_bssid[ETH_ALEN]; + u8 peer_macaddr[ETH_ALEN]; + u8 operating_ch; /* This information will be set by using the p2p_set op_ch=x */ + u8 peer_ch; /* The listen channel for peer P2P device */ + +}; + +struct tx_invite_resp_info { + u8 token; /* Used to record the dialog token of p2p invitation request frame. */ +}; + +#ifdef CONFIG_WFD + +struct wifi_display_info { + u16 wfd_enable; /* Eanble/Disable the WFD function. */ + u16 init_rtsp_ctrlport; /* init value of rtsp_ctrlport when WFD enable */ + u16 rtsp_ctrlport; /* TCP port number at which the this WFD device listens for RTSP messages, 0 when WFD disable */ + u16 tdls_rtsp_ctrlport; /* rtsp_ctrlport used by tdls, will sync when rtsp_ctrlport is changed by user */ + u16 peer_rtsp_ctrlport; /* TCP port number at which the peer WFD device listens for RTSP messages */ + /* This filed should be filled when receiving the gropu negotiation request */ + + u8 peer_session_avail; /* WFD session is available or not for the peer wfd device. */ + /* This variable will be set when sending the provisioning discovery request to peer WFD device. */ + /* And this variable will be reset when it is read by using the iwpriv p2p_get wfd_sa command. */ + u8 ip_address[4]; + u8 peer_ip_address[4]; + u8 wfd_pc; /* WFD preferred connection */ + /* 0 -> Prefer to use the P2P for WFD connection on peer side. */ + /* 1 -> Prefer to use the TDLS for WFD connection on peer side. */ + + u8 wfd_device_type; /* WFD Device Type */ + /* 0 -> WFD Source Device */ + /* 1 -> WFD Primary Sink Device */ + enum SCAN_RESULT_TYPE scan_result_type; /* Used when P2P is enable. This parameter will impact the scan result. */ + u8 op_wfd_mode; + u8 stack_wfd_mode; +}; +#endif /* CONFIG_WFD */ + +struct tx_provdisc_req_info { + u16 wps_config_method_request; /* Used when sending the provisioning request frame */ + u16 peer_channel_num[2]; /* The channel number which the receiver stands. */ + NDIS_802_11_SSID ssid; + u8 peerDevAddr[ETH_ALEN]; /* Peer device address */ + u8 peerIFAddr[ETH_ALEN]; /* Peer interface address */ + u8 benable; /* This provision discovery request frame is trigger to send or not */ +}; + +struct rx_provdisc_req_info { /* When peer device issue prov_disc_req first, we should store the following informations */ + u8 peerDevAddr[ETH_ALEN]; /* Peer device address */ + u8 strconfig_method_desc_of_prov_disc_req[4]; /* description for the config method located in the provisioning discovery request frame. */ + /* The UI must know this information to know which config method the remote p2p device is requiring. */ +}; + +struct tx_nego_req_info { + u16 peer_channel_num[2]; /* The channel number which the receiver stands. */ + u8 peerDevAddr[ETH_ALEN]; /* Peer device address */ + u8 benable; /* This negoitation request frame is trigger to send or not */ + u8 peer_ch; /* The listen channel for peer P2P device */ +}; + +struct group_id_info { + u8 go_device_addr[ETH_ALEN]; /* The GO's device address of this P2P group */ + u8 ssid[WLAN_SSID_MAXLEN]; /* The SSID of this P2P group */ +}; + +struct scan_limit_info { + u8 scan_op_ch_only; /* When this flag is set, the driver should just scan the operation channel */ +#ifndef CONFIG_P2P_OP_CHK_SOCIAL_CH + u8 operation_ch[2]; /* Store the operation channel of invitation request frame */ +#else + u8 operation_ch[5]; /* Store additional channel 1,6,11 for Android 4.2 IOT & Nexus 4 */ +#endif /* CONFIG_P2P_OP_CHK_SOCIAL_CH */ +}; + +#ifdef CONFIG_P2P_WOWLAN + +enum P2P_WOWLAN_RECV_FRAME_TYPE { + P2P_WOWLAN_RECV_NEGO_REQ = 0, + P2P_WOWLAN_RECV_INVITE_REQ = 1, + P2P_WOWLAN_RECV_PROVISION_REQ = 2, +}; + +struct p2p_wowlan_info { + + u8 is_trigger; + enum P2P_WOWLAN_RECV_FRAME_TYPE wowlan_recv_frame_type; + u8 wowlan_peer_addr[ETH_ALEN]; + u16 wowlan_peer_wpsconfig; + u8 wowlan_peer_is_persistent; + u8 wowlan_peer_invitation_type; +}; + +#endif /* CONFIG_P2P_WOWLAN */ + +struct wifidirect_info { + _adapter *padapter; + _timer find_phase_timer; + _timer restore_p2p_state_timer; + + /* Used to do the scanning. After confirming the peer is availalble, the driver transmits the P2P frame to peer. */ + _timer pre_tx_scan_timer; + _timer reset_ch_sitesurvey; + _timer reset_ch_sitesurvey2; /* Just for resetting the scan limit function by using p2p nego */ + + struct tx_provdisc_req_info tx_prov_disc_info; + struct rx_provdisc_req_info rx_prov_disc_info; + struct tx_invite_req_info invitereq_info; + struct profile_info profileinfo[P2P_MAX_PERSISTENT_GROUP_NUM]; /* Store the profile information of persistent group */ + struct tx_invite_resp_info inviteresp_info; + struct tx_nego_req_info nego_req_info; + struct group_id_info groupid_info; /* Store the group id information when doing the group negotiation handshake. */ + struct scan_limit_info rx_invitereq_info; /* Used for get the limit scan channel from the Invitation procedure */ + struct scan_limit_info p2p_info; /* Used for get the limit scan channel from the P2P negotiation handshake */ +#ifdef CONFIG_WFD + struct wifi_display_info *wfd_info; +#endif + +#ifdef CONFIG_P2P_WOWLAN + struct p2p_wowlan_info p2p_wow_info; +#endif /* CONFIG_P2P_WOWLAN */ + + enum P2P_ROLE role; + enum P2P_STATE pre_p2p_state; + enum P2P_STATE p2p_state; + u8 device_addr[ETH_ALEN]; /* The device address should be the mac address of this device. */ + u8 interface_addr[ETH_ALEN]; + u8 social_chan[4]; + u8 listen_channel; + u8 operating_channel; + u8 listen_dwell; /* This value should be between 1 and 3 */ + u8 support_rate[8]; + u8 p2p_wildcard_ssid[P2P_WILDCARD_SSID_LEN]; + u8 intent; /* should only include the intent value. */ + u8 p2p_peer_interface_addr[ETH_ALEN]; + u8 p2p_peer_device_addr[ETH_ALEN]; + u8 peer_intent; /* Included the intent value and tie breaker value. */ + u8 device_name[WPS_MAX_DEVICE_NAME_LEN]; /* Device name for displaying on searching device screen */ + u16 device_name_len; + u8 profileindex; /* Used to point to the index of profileinfo array */ + u8 peer_operating_ch; + u8 find_phase_state_exchange_cnt; + u16 device_password_id_for_nego; /* The device password ID for group negotation */ + u8 negotiation_dialog_token; + u8 nego_ssid[WLAN_SSID_MAXLEN]; /* SSID information for group negotitation */ + u8 nego_ssidlen; + u8 p2p_group_ssid[WLAN_SSID_MAXLEN]; + u8 p2p_group_ssid_len; + u8 persistent_supported; /* Flag to know the persistent function should be supported or not. */ + /* In the Sigma test, the Sigma will provide this enable from the sta_set_p2p CAPI. */ + /* 0: disable */ + /* 1: enable */ + u8 session_available; /* Flag to set the WFD session available to enable or disable "by Sigma" */ + /* In the Sigma test, the Sigma will disable the session available by using the sta_preset CAPI. */ + /* 0: disable */ + /* 1: enable */ + + u8 wfd_tdls_enable; /* Flag to enable or disable the TDLS by WFD Sigma */ + /* 0: disable */ + /* 1: enable */ + u8 wfd_tdls_weaksec; /* Flag to enable or disable the weak security function for TDLS by WFD Sigma */ + /* 0: disable */ + /* In this case, the driver can't issue the tdsl setup request frame. */ + /* 1: enable */ + /* In this case, the driver can issue the tdls setup request frame */ + /* even the current security is weak security. */ + + enum P2P_WPSINFO ui_got_wps_info; /* This field will store the WPS value (PIN value or PBC) that UI had got from the user. */ + u16 supported_wps_cm; /* This field describes the WPS config method which this driver supported. */ + /* The value should be the combination of config method defined in page104 of WPS v2.0 spec. */ + u8 external_uuid; /* UUID flag */ + u8 uuid[16]; /* UUID */ + uint channel_list_attr_len; /* This field will contain the length of body of P2P Channel List attribute of group negotitation response frame. */ + u8 channel_list_attr[100]; /* This field will contain the body of P2P Channel List attribute of group negotitation response frame. */ + /* We will use the channel_cnt and channel_list fields when constructing the group negotitation confirm frame. */ + u8 driver_interface; /* Indicate DRIVER_WEXT or DRIVER_CFG80211 */ + +#ifdef CONFIG_CONCURRENT_MODE + u16 ext_listen_interval; /* The interval to be available with legacy AP (ms) */ + u16 ext_listen_period; /* The time period to be available for P2P listen state (ms) */ +#endif +#ifdef CONFIG_P2P_PS + enum P2P_PS_MODE p2p_ps_mode; /* indicate p2p ps mode */ + enum P2P_PS_STATE p2p_ps_state; /* indicate p2p ps state */ + u8 noa_index; /* Identifies and instance of Notice of Absence timing. */ + u8 ctwindow; /* Client traffic window. A period of time in TU after TBTT. */ + u8 opp_ps; /* opportunistic power save. */ + u8 noa_num; /* number of NoA descriptor in P2P IE. */ + u8 noa_count[P2P_MAX_NOA_NUM]; /* Count for owner, Type of client. */ + u32 noa_duration[P2P_MAX_NOA_NUM]; /* Max duration for owner, preferred or min acceptable duration for client. */ + u32 noa_interval[P2P_MAX_NOA_NUM]; /* Length of interval for owner, preferred or max acceptable interval of client. */ + u32 noa_start_time[P2P_MAX_NOA_NUM]; /* schedule expressed in terms of the lower 4 bytes of the TSF timer. */ +#endif /* CONFIG_P2P_PS */ +}; + +struct tdls_ss_record { /* signal strength record */ + u8 macaddr[ETH_ALEN]; + u8 RxPWDBAll; + u8 is_tdls_sta; /* _TRUE: direct link sta, _FALSE: else */ +}; + +struct tdls_temp_mgmt { + u8 initiator; /* 0: None, 1: we initiate, 2: peer initiate */ + u8 peer_addr[ETH_ALEN]; +}; + +#ifdef CONFIG_TDLS_CH_SW +struct tdls_ch_switch { + u32 ch_sw_state; + ATOMIC_T chsw_on; + u8 addr[ETH_ALEN]; + u8 off_ch_num; + u8 ch_offset; + u8 bcn_early_reg_bkp; + u32 cur_time; + u8 delay_switch_back; + u8 dump_stack; + struct submit_ctx chsw_sctx; +}; +#endif + +struct tdls_info { + u8 ap_prohibited; + u8 ch_switch_prohibited; + u8 link_established; + u8 sta_cnt; + u8 sta_maximum; /* 1:tdls sta is equal (NUM_STA-1), reach max direct link number; 0: else; */ + struct tdls_ss_record ss_record; +#ifdef CONFIG_TDLS_CH_SW + struct tdls_ch_switch chsw_info; +#endif + + u8 ch_sensing; + u8 cur_channel; + u8 collect_pkt_num[MAX_CHANNEL_NUM]; + _lock cmd_lock; + _lock hdl_lock; + u8 watchdog_count; + u8 dev_discovered; /* WFD_TDLS: for sigma test */ + + /* Let wpa_supplicant to setup*/ + u8 driver_setup; +#ifdef CONFIG_WFD + struct wifi_display_info *wfd_info; +#endif + + struct submit_ctx *tdls_sctx; +}; + +struct tdls_txmgmt { + u8 peer[ETH_ALEN]; + u8 action_code; + u8 dialog_token; + u16 status_code; + u8 *buf; + size_t len; +}; + +/* used for mlme_priv.roam_flags */ +enum { + RTW_ROAM_ON_EXPIRED = BIT0, + RTW_ROAM_ON_RESUME = BIT1, + RTW_ROAM_ACTIVE = BIT2, +}; + +#define UNASOC_STA_SRC_RX_BMC 0 +#define UNASOC_STA_SRC_RX_NMY_UC 1 +#define UNASOC_STA_SRC_NUM 2 + +#define UNASOC_STA_MODE_DISABLED 0 +#define UNASOC_STA_MODE_INTERESTED 1 +#define UNASOC_STA_MODE_ALL 2 +#define UNASOC_STA_MODE_NUM 3 + +#define UNASOC_STA_DEL_CHK_SKIP 0 +#define UNASOC_STA_DEL_CHK_ALIVE 1 +#define UNASOC_STA_DEL_CHK_DELETED 2 + +#ifdef CONFIG_RTW_MULTI_AP +struct unassoc_sta_info { + _list list; + u8 addr[ETH_ALEN]; + u8 interested; + s8 recv_signal_power; + systime time; +}; +#endif + +struct mlme_priv { + + _lock lock; + sint fw_state; /* shall we protect this variable? maybe not necessarily... */ + u8 to_join; /* flag */ + u16 join_status; +#ifdef CONFIG_LAYER2_ROAMING + u8 to_roam; /* roaming trying times */ + struct wlan_network *roam_network; /* the target of active roam */ + u8 roam_flags; + u8 roam_rssi_diff_th; /* rssi difference threshold for active scan candidate selection */ + u32 roam_scan_int; /* scan interval for active roam (Unit:2 second)*/ + u32 roam_scanr_exp_ms; /* scan result expire time in ms for roam */ + u8 roam_tgt_addr[ETH_ALEN]; /* request to roam to speicific target without other consideration */ + u8 roam_rssi_threshold; + systime last_roaming; + bool need_to_roam; +#endif + + u32 defs_lmt_sta; + u32 defs_lmt_time; + + u8 *nic_hdl; + u32 max_bss_cnt; /* The size of scan queue */ + _list *pscanned; + _queue free_bss_pool; + _queue scanned_queue; + u8 *free_bss_buf; + u32 num_of_scanned; + + NDIS_802_11_SSID assoc_ssid; + u8 assoc_bssid[6]; + u16 assoc_ch; /* 0 reserved for no specific channel */ + + struct wlan_network cur_network; + struct wlan_network *cur_network_scanned; + + /* bcn check info */ + struct beacon_keys cur_beacon_keys; /* save current beacon keys */ +#ifdef CONFIG_BCN_CNT_CONFIRM_HDL + struct beacon_keys new_beacon_keys; /* save new beacon keys */ + u8 new_beacon_cnts; /* if new_beacon_cnts >= threshold, ap beacon is changed */ +#endif + +#ifdef CONFIG_ARP_KEEP_ALIVE + /* for arp offload keep alive */ + u8 bGetGateway; + u8 GetGatewayTryCnt; + u8 gw_mac_addr[ETH_ALEN]; + u8 gw_ip[4]; +#endif + + /* uint wireless_mode; no used, remove it */ + + u32 auto_scan_int_ms; + + _timer assoc_timer; + + uint assoc_by_bssid; + uint assoc_by_rssi; + + _timer scan_to_timer; /* driver itself handles scan_timeout status. */ + systime scan_start_time; /* used to evaluate the time spent in scanning */ + +#ifdef CONFIG_SET_SCAN_DENY_TIMER + _timer set_scan_deny_timer; + ATOMIC_T set_scan_deny; /* 0: allowed, 1: deny */ +#endif + u8 wpa_phase;/*wpa_phase after wps finished*/ + + struct qos_priv qospriv; + +#ifdef CONFIG_80211N_HT + + /* Number of non-HT AP/stations */ + int num_sta_no_ht; + + /* Number of HT AP/stations 20 MHz */ + /* int num_sta_ht_20mhz; */ + + + int num_FortyMHzIntolerant; + + struct ht_priv htpriv; + +#endif + +#ifdef CONFIG_80211AC_VHT + struct vht_priv vhtpriv; +#ifdef ROKU_PRIVATE + /*infra mode, used to store AP's info*/ + struct vht_priv_infra_ap vhtpriv_infra_ap; +#endif /* ROKU_PRIVATE */ +#endif + +#ifdef ROKU_PRIVATE + struct ht_priv_infra_ap htpriv_infra_ap; +#endif /* ROKU_PRIVATE */ + +#ifdef CONFIG_RTW_80211R + struct ft_roam_info ft_roam; +#endif +#if defined(CONFIG_RTW_WNM) || defined(CONFIG_RTW_80211K) + struct roam_nb_info nb_info; + u8 ch_cnt; +#endif + + RT_LINK_DETECT_T LinkDetectInfo; + + u8 acm_mask; /* for wmm acm mask */ + RT_SCAN_TYPE scan_mode; /* active: 1, passive: 0 */ + + u8 *wps_probe_req_ie; + u32 wps_probe_req_ie_len; + + u8 ext_capab_ie_data[8];/*currently for ap mode only*/ + u8 ext_capab_ie_len; + +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + /* Number of associated Non-ERP stations (i.e., stations using 802.11b + * in 802.11g BSS) */ + int num_sta_non_erp; + + /* Number of associated stations that do not support Short Slot Time */ + int num_sta_no_short_slot_time; + + /* Number of associated stations that do not support Short Preamble */ + int num_sta_no_short_preamble; + + ATOMIC_T olbc; /* Overlapping Legacy BSS Condition (Legacy b/g)*/ + + /* Number of HT associated stations that do not support greenfield */ + int num_sta_ht_no_gf; + + /* Number of associated non-HT stations */ + /* int num_sta_no_ht; */ + + /* Number of HT associated stations 20 MHz */ + int num_sta_ht_20mhz; + + /* number of associated stations 40MHz intolerant */ + int num_sta_40mhz_intolerant; + + /* Overlapping BSS information */ + ATOMIC_T olbc_ht; + +#ifdef CONFIG_80211N_HT + int ht_20mhz_width_req; + int ht_intolerant_ch_reported; + u16 ht_op_mode; + u8 sw_to_20mhz; /*switch to 20Mhz BW*/ +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_RTW_80211R + u8 *auth_rsp; + u32 auth_rsp_len; +#endif +#endif /* CONFIG_AP_MODE and CONFIG_NATIVEAP_MLME */ + + u8 *assoc_req; + u32 assoc_req_len; + u8 *assoc_rsp; + u32 assoc_rsp_len; + +#if defined(CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) + /* u8 *wps_probe_req_ie; */ + /* u32 wps_probe_req_ie_len; */ + + u8 *wps_beacon_ie; + u32 wps_beacon_ie_len; + + u8 *wps_probe_resp_ie; + u32 wps_probe_resp_ie_len; + + u8 *wps_assoc_resp_ie; + u32 wps_assoc_resp_ie_len; + + u8 *p2p_beacon_ie; + u32 p2p_beacon_ie_len; + + u8 *p2p_probe_req_ie; + u32 p2p_probe_req_ie_len; + + u8 *p2p_probe_resp_ie; + u32 p2p_probe_resp_ie_len; + + u8 *p2p_go_probe_resp_ie; /* for GO */ + u32 p2p_go_probe_resp_ie_len; /* for GO */ + + u8 *p2p_assoc_req_ie; + u32 p2p_assoc_req_ie_len; + + u8 *p2p_assoc_resp_ie; + u32 p2p_assoc_resp_ie_len; + + _lock bcn_update_lock; + u8 update_bcn; + + u8 ori_ch; + u8 ori_bw; + u8 ori_offset; + #ifdef CONFIG_80211AC_VHT + u8 ori_vht_en; + #endif + + u8 ap_isolate; +#endif /* #if defined (CONFIG_AP_MODE) && defined (CONFIG_NATIVEAP_MLME) */ + +#if defined(CONFIG_WFD) && defined(CONFIG_IOCTL_CFG80211) + u8 *wfd_beacon_ie; + u32 wfd_beacon_ie_len; + + u8 *wfd_probe_req_ie; + u32 wfd_probe_req_ie_len; + + u8 *wfd_probe_resp_ie; + u32 wfd_probe_resp_ie_len; + + u8 *wfd_go_probe_resp_ie; /* for GO */ + u32 wfd_go_probe_resp_ie_len; /* for GO */ + + u8 *wfd_assoc_req_ie; + u32 wfd_assoc_req_ie_len; + + u8 *wfd_assoc_resp_ie; + u32 wfd_assoc_resp_ie_len; +#endif + +#ifdef CONFIG_RTW_MBO + u8 *pcell_data_cap_ie; + u32 cell_data_cap_len; +#endif + +#ifdef RTK_DMP_PLATFORM + /* DMP kobject_hotplug function signal need in passive level */ + _workitem Linkup_workitem; + _workitem Linkdown_workitem; +#endif + +#ifdef RTW_BUSY_DENY_SCAN + systime lastscantime; +#endif + +#ifdef CONFIG_CONCURRENT_MODE + u8 scanning_via_buddy_intf; +#endif + +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + u32 vendor_ie_mask[WLAN_MAX_VENDOR_IE_NUM]; + u8 vendor_ie[WLAN_MAX_VENDOR_IE_NUM][WLAN_MAX_VENDOR_IE_LEN]; + u32 vendor_ielen[WLAN_MAX_VENDOR_IE_NUM]; +#endif +#ifdef CONFIG_RTW_MULTI_AP + u8 unassoc_sta_mode_of_stype[UNASOC_STA_SRC_NUM]; + _queue unassoc_sta_queue; + _queue free_unassoc_sta_queue; + u8 *free_unassoc_sta_buf; + u32 interested_unassoc_sta_cnt; + u32 max_unassoc_sta_cnt; +#ifdef CONFIG_PLATFORM_CMAP_INTFS + struct unassoc_sta_info cmap_unassoc_sta[CMAP_UNASSOC_METRICS_STA_MAX]; + u8 cmap_unassoc_sta_cnt; + _timer cmap_unassoc_sta_timer; +#endif +#endif +}; + +#define mlme_set_scan_to_timer(mlme, ms) \ + do { \ + /* RTW_INFO("%s set_scan_to_timer(%p, %d)\n", __FUNCTION__, (mlme), (ms)); */ \ + _set_timer(&(mlme)->scan_to_timer, (ms)); \ + } while (0) + +#define rtw_mlme_set_auto_scan_int(adapter, ms) \ + do { \ + adapter->mlmepriv.auto_scan_int_ms = ms; \ + } while (0) + +#define RTW_AUTO_SCAN_REASON_UNSPECIFIED 0 +#define RTW_AUTO_SCAN_REASON_2040_BSS BIT0 +#define RTW_AUTO_SCAN_REASON_ACS BIT1 +#define RTW_AUTO_SCAN_REASON_ROAM BIT2 +#define RTW_AUTO_SCAN_REASON_MESH_OFFCH_CAND BIT3 + +void rtw_mlme_reset_auto_scan_int(_adapter *adapter, u8 *reason); + +#ifdef CONFIG_AP_MODE + +struct hostapd_priv { + _adapter *padapter; + +#ifdef CONFIG_HOSTAPD_MLME + struct net_device *pmgnt_netdev; + struct usb_anchor anchored; +#endif + +}; + +extern int hostapd_mode_init(_adapter *padapter); +extern void hostapd_mode_unload(_adapter *padapter); +#endif + + +extern void rtw_joinbss_event_prehandle(_adapter *adapter, u8 *pbuf, u16 status); +extern void rtw_survey_event_callback(_adapter *adapter, u8 *pbuf); +extern void rtw_surveydone_event_callback(_adapter *adapter, u8 *pbuf); +extern void rtw_joinbss_event_callback(_adapter *adapter, u8 *pbuf); +extern void rtw_stassoc_event_callback(_adapter *adapter, u8 *pbuf); +extern void rtw_stadel_event_callback(_adapter *adapter, u8 *pbuf); +void rtw_sta_mstatus_disc_rpt(_adapter *adapter, u8 mac_id); +void rtw_sta_mstatus_report(_adapter *adapter); +extern void rtw_wmm_event_callback(PADAPTER padapter, u8 *pbuf); +#ifdef CONFIG_IEEE80211W +void rtw_sta_timeout_event_callback(_adapter *adapter, u8 *pbuf); +#endif /* CONFIG_IEEE80211W */ +thread_return event_thread(thread_context context); + +extern void rtw_free_network_queue(_adapter *adapter, u8 isfreeall); +extern int rtw_init_mlme_priv(_adapter *adapter);/* (struct mlme_priv *pmlmepriv); */ + +extern void rtw_free_mlme_priv(struct mlme_priv *pmlmepriv); + + +extern sint rtw_select_and_join_from_scanned_queue(struct mlme_priv *pmlmepriv); +extern sint rtw_set_key(_adapter *adapter, struct security_priv *psecuritypriv, sint keyid, u8 set_tx, bool enqueue); +extern sint rtw_set_auth(_adapter *adapter, struct security_priv *psecuritypriv); + +__inline static u8 *get_bssid(struct mlme_priv *pmlmepriv) +{ + /* if sta_mode:pmlmepriv->cur_network.network.MacAddress=> bssid */ + /* if adhoc_mode:pmlmepriv->cur_network.network.MacAddress=> ibss mac address */ + return pmlmepriv->cur_network.network.MacAddress; +} + +__inline static sint check_fwstate(struct mlme_priv *pmlmepriv, sint state) +{ + if ((state == WIFI_NULL_STATE) && + (pmlmepriv->fw_state == WIFI_NULL_STATE)) + return _TRUE; + + if (pmlmepriv->fw_state & state) + return _TRUE; + + return _FALSE; +} + +__inline static sint get_fwstate(struct mlme_priv *pmlmepriv) +{ + return pmlmepriv->fw_state; +} + +/* + * No Limit on the calling context, + * therefore set it to be the critical section... + * + * ### NOTE:#### (!!!!) + * MUST TAKE CARE THAT BEFORE CALLING THIS FUNC, YOU SHOULD HAVE LOCKED pmlmepriv->lock + */ +extern void rtw_mi_update_iface_status(struct mlme_priv *pmlmepriv, sint state); + +static inline void set_fwstate(struct mlme_priv *pmlmepriv, sint state) +{ + pmlmepriv->fw_state |= state; + rtw_mi_update_iface_status(pmlmepriv, state); +} +static inline void init_fwstate(struct mlme_priv *pmlmepriv, sint state) +{ + pmlmepriv->fw_state = state; + rtw_mi_update_iface_status(pmlmepriv, state); +} + +static inline void _clr_fwstate_(struct mlme_priv *pmlmepriv, sint state) +{ + pmlmepriv->fw_state &= ~state; + rtw_mi_update_iface_status(pmlmepriv, state); +} + +/* + * No Limit on the calling context, + * therefore set it to be the critical section... + */ +static inline void clr_fwstate(struct mlme_priv *pmlmepriv, sint state) +{ + _irqL irqL; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + _clr_fwstate_(pmlmepriv, state); + _exit_critical_bh(&pmlmepriv->lock, &irqL); +} + +static inline void up_scanned_network(struct mlme_priv *pmlmepriv) +{ + _irqL irqL; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + pmlmepriv->num_of_scanned++; + _exit_critical_bh(&pmlmepriv->lock, &irqL); +} +u8 rtw_is_adapter_up(_adapter *padapter); + +__inline static void down_scanned_network(struct mlme_priv *pmlmepriv) +{ + _irqL irqL; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + pmlmepriv->num_of_scanned--; + _exit_critical_bh(&pmlmepriv->lock, &irqL); +} + +__inline static void set_scanned_network_val(struct mlme_priv *pmlmepriv, sint val) +{ + _irqL irqL; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + pmlmepriv->num_of_scanned = val; + _exit_critical_bh(&pmlmepriv->lock, &irqL); +} + +extern u16 rtw_get_capability(WLAN_BSSID_EX *bss); +extern bool rtw_update_scanned_network(_adapter *adapter, WLAN_BSSID_EX *target); +extern void rtw_disconnect_hdl_under_linked(_adapter *adapter, struct sta_info *psta, u8 free_assoc); +extern void rtw_generate_random_ibss(u8 *pibss); +struct wlan_network *_rtw_find_network(_queue *scanned_queue, const u8 *addr); +struct wlan_network *rtw_find_network(_queue *scanned_queue, const u8 *addr); +extern struct wlan_network *rtw_get_oldest_wlan_network(_queue *scanned_queue); +struct wlan_network *_rtw_find_same_network(_queue *scanned_queue, struct wlan_network *network); +struct wlan_network *rtw_find_same_network(_queue *scanned_queue, struct wlan_network *network); + +extern void rtw_free_assoc_resources(_adapter *adapter, u8 lock_scanned_queue); +extern void rtw_indicate_disconnect(_adapter *adapter, u16 reason, u8 locally_generated); +extern void rtw_indicate_connect(_adapter *adapter); +void rtw_indicate_scan_done(_adapter *padapter, bool aborted); + +void rtw_drv_scan_by_self(_adapter *padapter, u8 reason); +void rtw_scan_wait_completed(_adapter *adapter); +u32 rtw_scan_abort_timeout(_adapter *adapter, u32 timeout_ms); +void rtw_scan_abort_no_wait(_adapter *adapter); +void rtw_scan_abort(_adapter *adapter); +u32 rtw_join_abort_timeout(_adapter *adapter, u32 timeout_ms); + +int rtw_cached_pmkid(_adapter *Adapter, u8 *bssid); +int rtw_rsn_sync_pmkid(_adapter *adapter, u8 *ie, uint ie_len, int i_ent); + +extern int rtw_restruct_sec_ie(_adapter *adapter, u8 *out_ie); +#ifdef CONFIG_WMMPS_STA +void rtw_uapsd_use_default_setting(_adapter *padapter); +bool rtw_is_wmmps_mode(_adapter *padapter); +#endif /* CONFIG_WMMPS_STA */ +extern int rtw_restruct_wmm_ie(_adapter *adapter, u8 *in_ie, u8 *out_ie, uint in_len, uint initial_out_len); +extern void rtw_init_registrypriv_dev_network(_adapter *adapter); + +extern void rtw_update_registrypriv_dev_network(_adapter *adapter); + +extern void rtw_get_encrypt_decrypt_from_registrypriv(_adapter *adapter); + +extern void rtw_join_timeout_handler(void *ctx); +extern void rtw_scan_timeout_handler(void *ctx); + +extern void rtw_dynamic_check_timer_handlder(void *ctx); +extern void rtw_iface_dynamic_check_timer_handlder(_adapter *adapter); + +enum { + SS_DENY_MP_MODE, + SS_DENY_RSON_SCANING, + SS_DENY_BLOCK_SCAN, + SS_DENY_BY_DRV, + SS_DENY_SELF_AP_UNDER_WPS, + SS_DENY_SELF_AP_UNDER_LINKING, + SS_DENY_SELF_AP_UNDER_SURVEY, + /*SS_DENY_SELF_STA_UNDER_WPS,*/ + SS_DENY_SELF_STA_UNDER_LINKING, + SS_DENY_SELF_STA_UNDER_SURVEY, + SS_DENY_BUDDY_UNDER_LINK_WPS, + SS_DENY_BUDDY_UNDER_SURVEY, + SS_DENY_BUSY_TRAFFIC, + SS_ALLOW, +#ifdef DBG_LA_MODE + SS_DENY_LA_MODE, +#endif + SS_DENY_ADAPTIVITY, +}; + +u8 _rtw_sitesurvey_condition_check(const char *caller, _adapter *adapter, bool check_sc_interval); +#define rtw_sitesurvey_condition_check(adapter, check_sc_interval) _rtw_sitesurvey_condition_check(__func__, adapter, check_sc_interval) + +#ifdef CONFIG_SET_SCAN_DENY_TIMER +bool rtw_is_scan_deny(_adapter *adapter); +void rtw_clear_scan_deny(_adapter *adapter); +void rtw_set_scan_deny_timer_hdl(void *ctx); +void rtw_set_scan_deny(_adapter *adapter, u32 ms); +#else +#define rtw_is_scan_deny(adapter) _FALSE +#define rtw_clear_scan_deny(adapter) do {} while (0) +#define rtw_set_scan_deny(adapter, ms) do {} while (0) +#endif + +void rtw_free_mlme_priv_ie_data(struct mlme_priv *pmlmepriv); + +#define MLME_BEACON_IE 0 +#define MLME_PROBE_REQ_IE 1 +#define MLME_PROBE_RESP_IE 2 +#define MLME_GO_PROBE_RESP_IE 3 +#define MLME_ASSOC_REQ_IE 4 +#define MLME_ASSOC_RESP_IE 5 + +#if defined(CONFIG_WFD) && defined(CONFIG_IOCTL_CFG80211) +int rtw_mlme_update_wfd_ie_data(struct mlme_priv *mlme, u8 type, u8 *ie, u32 ie_len); +#endif + + +/* extern struct wlan_network* _rtw_dequeue_network(_queue *queue); */ + +extern struct wlan_network *_rtw_alloc_network(struct mlme_priv *pmlmepriv); + + +extern void _rtw_free_network(struct mlme_priv *pmlmepriv, struct wlan_network *pnetwork, u8 isfreeall); +extern void _rtw_free_network_nolock(struct mlme_priv *pmlmepriv, struct wlan_network *pnetwork); + +extern void _rtw_free_network_queue(_adapter *padapter, u8 isfreeall); + +extern sint rtw_if_up(_adapter *padapter); + +sint rtw_linked_check(_adapter *padapter); + +u8 *rtw_get_capability_from_ie(u8 *ie); +u8 *rtw_get_timestampe_from_ie(u8 *ie); +u8 *rtw_get_beacon_interval_from_ie(u8 *ie); + + +void rtw_joinbss_reset(_adapter *padapter); + +#ifdef CONFIG_80211N_HT +void rtw_ht_use_default_setting(_adapter *padapter); +void rtw_build_wmm_ie_ht(_adapter *padapter, u8 *out_ie, uint *pout_len); +unsigned int rtw_restructure_ht_ie(_adapter *padapter, u8 *in_ie, u8 *out_ie, uint in_len, uint *pout_len, u8 channel); +void rtw_update_ht_cap(_adapter *padapter, u8 *pie, uint ie_len, u8 channel); +void rtw_issue_addbareq_cmd(_adapter *padapter, struct xmit_frame *pxmitframe, u8 issue_when_busy); +void rtw_append_exented_cap(_adapter *padapter, u8 *out_ie, uint *pout_len); +#endif + +int rtw_is_same_ibss(_adapter *adapter, struct wlan_network *pnetwork); +int is_same_network(WLAN_BSSID_EX *src, WLAN_BSSID_EX *dst, u8 feature); + +#ifdef CONFIG_LAYER2_ROAMING +#define rtw_roam_flags(adapter) ((adapter)->mlmepriv.roam_flags) +#define rtw_chk_roam_flags(adapter, flags) ((adapter)->mlmepriv.roam_flags & flags) +#define rtw_clr_roam_flags(adapter, flags) \ + do { \ + ((adapter)->mlmepriv.roam_flags &= ~flags); \ + } while (0) + +#define rtw_set_roam_flags(adapter, flags) \ + do { \ + ((adapter)->mlmepriv.roam_flags |= flags); \ + } while (0) + +#define rtw_assign_roam_flags(adapter, flags) \ + do { \ + ((adapter)->mlmepriv.roam_flags = flags); \ + } while (0) + +void _rtw_roaming(_adapter *adapter, struct wlan_network *tgt_network); +void rtw_roaming(_adapter *adapter, struct wlan_network *tgt_network); +void rtw_set_to_roam(_adapter *adapter, u8 to_roam); +u8 rtw_dec_to_roam(_adapter *adapter); +u8 rtw_to_roam(_adapter *adapter); +int rtw_select_roaming_candidate(struct mlme_priv *pmlmepriv); +#else +#define rtw_roam_flags(adapter) 0 +#define rtw_chk_roam_flags(adapter, flags) 0 +#define rtw_clr_roam_flags(adapter, flags) do {} while (0) +#define rtw_set_roam_flags(adapter, flags) do {} while (0) +#define rtw_assign_roam_flags(adapter, flags) do {} while (0) +#define _rtw_roaming(adapter, tgt_network) do {} while (0) +#define rtw_roaming(adapter, tgt_network) do {} while (0) +#define rtw_set_to_roam(adapter, to_roam) do {} while (0) +#define rtw_dec_to_roam(adapter) 0 +#define rtw_to_roam(adapter) 0 +#define rtw_select_roaming_candidate(mlme) _FAIL +#endif /* CONFIG_LAYER2_ROAMING */ + +bool rtw_adjust_chbw(_adapter *adapter, u8 req_ch, u8 *req_bw, u8 *req_offset); + +struct sta_media_status_rpt_cmd_parm { + struct sta_info *sta; + bool connected; +}; + +#ifdef CONFIG_RTW_MULTI_AP +void rtw_unassoc_sta_set_mode(_adapter *adapter, u8 stype, u8 mode); +bool rtw_unassoc_sta_src_chk(_adapter *adapter, u8 stype); +void dump_unassoc_sta(void *sel, _adapter *adapter); +void rtw_del_unassoc_sta_queue(_adapter *adapter); +void rtw_del_unassoc_sta(_adapter *adapter, u8 *addr); +void rtw_rx_add_unassoc_sta(_adapter *adapter, u8 stype, u8 *addr, s8 recv_signal_power); +void rtw_add_interested_unassoc_sta(_adapter *adapter, u8 *addr); +void rtw_undo_interested_unassoc_sta(_adapter *adapter, u8 *addr); +void rtw_undo_all_interested_unassoc_sta(_adapter *adapter); +u8 rtw_search_unassoc_sta(_adapter *adapter, u8 *addr, struct unassoc_sta_info *ret_sta); +#endif + +void rtw_sta_media_status_rpt(_adapter *adapter, struct sta_info *sta, bool connected); +u8 rtw_sta_media_status_rpt_cmd(_adapter *adapter, struct sta_info *sta, bool connected); +void rtw_sta_media_status_rpt_cmd_hdl(_adapter *adapter, struct sta_media_status_rpt_cmd_parm *parm); +void rtw_sta_traffic_info(void *sel, _adapter *adapter); + +#define GET_ARP_HTYPE(_arp) BE_BITS_TO_2BYTE(((u8 *)(_arp)) + 0, 0, 16) +#define GET_ARP_PTYPE(_arp) BE_BITS_TO_2BYTE(((u8 *)(_arp)) + 2, 0, 16) +#define GET_ARP_HLEN(_arp) BE_BITS_TO_1BYTE(((u8 *)(_arp)) + 4, 0, 8) +#define GET_ARP_PLEN(_arp) BE_BITS_TO_1BYTE(((u8 *)(_arp)) + 5, 0, 8) +#define GET_ARP_OPER(_arp) BE_BITS_TO_2BYTE(((u8 *)(_arp)) + 6, 0, 16) + +#define SET_ARP_HTYPE(_arp, _val) SET_BITS_TO_BE_2BYTE(((u8 *)(_arp)) + 0, 0, 16, _val) +#define SET_ARP_PTYPE(_arp, _val) SET_BITS_TO_BE_2BYTE(((u8 *)(_arp)) + 2, 0, 16, _val) +#define SET_ARP_HLEN(_arp, _val) SET_BITS_TO_BE_1BYTE(((u8 *)(_arp)) + 4, 0, 8, _val) +#define SET_ARP_PLEN(_arp, _val) SET_BITS_TO_BE_1BYTE(((u8 *)(_arp)) + 5, 0, 8, _val) +#define SET_ARP_OPER(_arp, _val) SET_BITS_TO_BE_2BYTE(((u8 *)(_arp)) + 6, 0, 16, _val) + +#define ARP_SHA(_arp, _hlen, _plen) (((u8 *)(_arp)) + 8) +#define ARP_SPA(_arp, _hlen, _plen) (((u8 *)(_arp)) + 8 + (_hlen)) +#define ARP_THA(_arp, _hlen, _plen) (((u8 *)(_arp)) + 8 + (_hlen) + (_plen)) +#define ARP_TPA(_arp, _hlen, _plen) (((u8 *)(_arp)) + 8 + 2 * (_hlen) + (_plen)) + +#define ARP_SENDER_MAC_ADDR(_arp) ARP_SHA(_arp, ETH_ALEN, RTW_IP_ADDR_LEN) +#define ARP_SENDER_IP_ADDR(_arp) ARP_SPA(_arp, ETH_ALEN, RTW_IP_ADDR_LEN) +#define ARP_TARGET_MAC_ADDR(_arp) ARP_THA(_arp, ETH_ALEN, RTW_IP_ADDR_LEN) +#define ARP_TARGET_IP_ADDR(_arp) ARP_TPA(_arp, ETH_ALEN, RTW_IP_ADDR_LEN) + +#define GET_ARP_SENDER_MAC_ADDR(_arp, _val) _rtw_memcpy(_val, ARP_SENDER_MAC_ADDR(_arp), ETH_ALEN) +#define GET_ARP_SENDER_IP_ADDR(_arp, _val) _rtw_memcpy(_val, ARP_SENDER_IP_ADDR(_arp), RTW_IP_ADDR_LEN) +#define GET_ARP_TARGET_MAC_ADDR(_arp, _val) _rtw_memcpy(_val, ARP_TARGET_MAC_ADDR(_arp), ETH_ALEN) +#define GET_ARP_TARGET_IP_ADDR(_arp, _val) _rtw_memcpy(_val, ARP_TARGET_IP_ADDR(_arp), RTW_IP_ADDR_LEN) + +#define SET_ARP_SENDER_MAC_ADDR(_arp, _val) _rtw_memcpy(ARP_SENDER_MAC_ADDR(_arp), _val, ETH_ALEN) +#define SET_ARP_SENDER_IP_ADDR(_arp, _val) _rtw_memcpy(ARP_SENDER_IP_ADDR(_arp), _val, RTW_IP_ADDR_LEN) +#define SET_ARP_TARGET_MAC_ADDR(_arp, _val) _rtw_memcpy(ARP_TARGET_MAC_ADDR(_arp), _val, ETH_ALEN) +#define SET_ARP_TARGET_IP_ADDR(_arp, _val) _rtw_memcpy(ARP_TARGET_IP_ADDR(_arp), _val, RTW_IP_ADDR_LEN) + +void dump_arp_pkt(void *sel, u8 *da, u8 *sa, u8 *arp, bool tx); + +#define IPV4_SRC(_iphdr) (((u8 *)(_iphdr)) + 12) +#define IPV4_DST(_iphdr) (((u8 *)(_iphdr)) + 16) +#define GET_IPV4_IHL(_iphdr) BE_BITS_TO_1BYTE(((u8 *)(_iphdr)) + 0, 0, 4) +#define GET_IPV4_PROTOCOL(_iphdr) BE_BITS_TO_1BYTE(((u8 *)(_iphdr)) + 9, 0, 8) +#define GET_IPV4_SRC(_iphdr) BE_BITS_TO_4BYTE(((u8 *)(_iphdr)) + 12, 0, 32) +#define GET_IPV4_DST(_iphdr) BE_BITS_TO_4BYTE(((u8 *)(_iphdr)) + 16, 0, 32) + +#define GET_UDP_SRC(_udphdr) BE_BITS_TO_2BYTE(((u8 *)(_udphdr)) + 0, 0, 16) +#define GET_UDP_DST(_udphdr) BE_BITS_TO_2BYTE(((u8 *)(_udphdr)) + 2, 0, 16) +#define GET_UDP_SIG1(_udphdr) BE_BITS_TO_1BYTE(((u8 *)(_udphdr)) + 8, 0, 8) +#define GET_UDP_SIG2(_udphdr) BE_BITS_TO_1BYTE(((u8 *)(_udphdr)) + 23, 0, 8) + +#define TCP_SRC(_tcphdr) (((u8 *)(_tcphdr)) + 0) +#define TCP_DST(_tcphdr) (((u8 *)(_tcphdr)) + 2) +#define GET_TCP_SRC(_tcphdr) BE_BITS_TO_2BYTE(((u8 *)(_tcphdr)) + 0, 0, 16) +#define GET_TCP_DST(_tcphdr) BE_BITS_TO_2BYTE(((u8 *)(_tcphdr)) + 2, 0, 16) +#define GET_TCP_SEQ(_tcphdr) BE_BITS_TO_4BYTE(((u8 *)(_tcphdr)) + 4, 0, 32) +#define GET_TCP_ACK_SEQ(_tcphdr) BE_BITS_TO_4BYTE(((u8 *)(_tcphdr)) + 8, 0, 32) +#define GET_TCP_DOFF(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 12, 4, 4) +#define GET_TCP_FIN(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 13, 0, 1) +#define GET_TCP_SYN(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 13, 1, 1) +#define GET_TCP_RST(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 13, 2, 1) +#define GET_TCP_PSH(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 13, 3, 1) +#define GET_TCP_ACK(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 13, 4, 1) +#define GET_TCP_URG(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 13, 5, 1) +#define GET_TCP_ECE(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 13, 6, 1) +#define GET_TCP_CWR(_tcphdr) BE_BITS_TO_1BYTE(((u8 *)(_tcphdr)) + 13, 7, 1) + +#endif /* __RTL871X_MLME_H_ */ diff --git a/include/rtw_mlme_ext.h b/include/rtw_mlme_ext.h new file mode 100755 index 0000000..af05277 --- /dev/null +++ b/include/rtw_mlme_ext.h @@ -0,0 +1,1239 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_MLME_EXT_H_ +#define __RTW_MLME_EXT_H_ + + +/* Commented by Albert 20101105 + * Increase the SURVEY_TO value from 100 to 150 ( 100ms to 150ms ) + * The Realtek 8188CE SoftAP will spend around 100ms to send the probe response after receiving the probe request. + * So, this driver tried to extend the dwell time for each scanning channel. + * This will increase the chance to receive the probe response from SoftAP. */ +#define SURVEY_TO (100) + +#define REAUTH_TO (300) /* (50) */ +#define REASSOC_TO (300) /* (50) */ +/* #define DISCONNECT_TO (3000) */ +#define ADDBA_TO (2000) + +#define LINKED_TO (1) /* unit:2 sec, 1x2 = 2 sec */ + +#define REAUTH_LIMIT (4) +#define REASSOC_LIMIT (4) +#define READDBA_LIMIT (2) + +#ifdef CONFIG_GSPI_HCI + #define ROAMING_LIMIT 5 +#else + #define ROAMING_LIMIT 8 +#endif + +/*net_type, pmlmeinfo->state*/ +#define _HW_STATE_NOLINK_ 0x00 +#define _HW_STATE_ADHOC_ 0x01 +#define _HW_STATE_STATION_ 0x02 +#define _HW_STATE_AP_ 0x03 +#define _HW_STATE_MONITOR_ 0x04 + +#define WIFI_FW_NULL_STATE _HW_STATE_NOLINK_ +#define WIFI_FW_STATION_STATE _HW_STATE_STATION_ +#define WIFI_FW_AP_STATE _HW_STATE_AP_ +#define WIFI_FW_ADHOC_STATE _HW_STATE_ADHOC_ + +#define WIFI_FW_PRE_LINK 0x00000800 +#define WIFI_FW_AUTH_NULL 0x00000100 +#define WIFI_FW_AUTH_STATE 0x00000200 +#define WIFI_FW_AUTH_SUCCESS 0x00000400 + +#define WIFI_FW_ASSOC_STATE 0x00002000 +#define WIFI_FW_ASSOC_SUCCESS 0x00004000 + +#define WIFI_FW_LINKING_STATE (WIFI_FW_AUTH_NULL | WIFI_FW_AUTH_STATE | WIFI_FW_AUTH_SUCCESS | WIFI_FW_ASSOC_STATE) + + +#define _1M_RATE_ 0 +#define _2M_RATE_ 1 +#define _5M_RATE_ 2 +#define _11M_RATE_ 3 +#define _6M_RATE_ 4 +#define _9M_RATE_ 5 +#define _12M_RATE_ 6 +#define _18M_RATE_ 7 +#define _24M_RATE_ 8 +#define _36M_RATE_ 9 +#define _48M_RATE_ 10 +#define _54M_RATE_ 11 + +/******************************************************** +MCS rate definitions +*********************************************************/ +#define MCS_RATE_1R (0x000000ff) +#define MCS_RATE_2R (0x0000ffff) +#define MCS_RATE_3R (0x00ffffff) +#define MCS_RATE_4R (0xffffffff) +#define MCS_RATE_2R_13TO15_OFF (0x00001fff) + + +extern unsigned char RTW_WPA_OUI[]; +extern unsigned char WMM_OUI[]; +extern unsigned char WPS_OUI[]; +extern unsigned char WFD_OUI[]; +extern unsigned char P2P_OUI[]; +extern unsigned char MULTI_AP_OUI[]; + +extern unsigned char WMM_INFO_OUI[]; +extern unsigned char WMM_PARA_OUI[]; + +typedef struct _RT_CHANNEL_PLAN { + unsigned char Channel[MAX_CHANNEL_NUM]; + unsigned char Len; +} RT_CHANNEL_PLAN, *PRT_CHANNEL_PLAN; + +typedef enum _HT_IOT_PEER { + HT_IOT_PEER_UNKNOWN = 0, + HT_IOT_PEER_REALTEK = 1, + HT_IOT_PEER_REALTEK_92SE = 2, + HT_IOT_PEER_BROADCOM = 3, + HT_IOT_PEER_RALINK = 4, + HT_IOT_PEER_ATHEROS = 5, + HT_IOT_PEER_CISCO = 6, + HT_IOT_PEER_MERU = 7, + HT_IOT_PEER_MARVELL = 8, + HT_IOT_PEER_REALTEK_SOFTAP = 9,/* peer is RealTek SOFT_AP, by Bohn, 2009.12.17 */ + HT_IOT_PEER_SELF_SOFTAP = 10, /* Self is SoftAP */ + HT_IOT_PEER_AIRGO = 11, + HT_IOT_PEER_INTEL = 12, + HT_IOT_PEER_RTK_APCLIENT = 13, + HT_IOT_PEER_REALTEK_81XX = 14, + HT_IOT_PEER_REALTEK_WOW = 15, + HT_IOT_PEER_REALTEK_JAGUAR_BCUTAP = 16, + HT_IOT_PEER_REALTEK_JAGUAR_CCUTAP = 17, + HT_IOT_PEER_MAX = 18 +} HT_IOT_PEER_E, *PHTIOT_PEER_E; + + +typedef enum _RT_HT_INF0_CAP { + RT_HT_CAP_USE_TURBO_AGGR = 0x01, + RT_HT_CAP_USE_LONG_PREAMBLE = 0x02, + RT_HT_CAP_USE_AMPDU = 0x04, + RT_HT_CAP_USE_WOW = 0x8, + RT_HT_CAP_USE_SOFTAP = 0x10, + RT_HT_CAP_USE_92SE = 0x20, + RT_HT_CAP_USE_88C_92C = 0x40, + RT_HT_CAP_USE_AP_CLIENT_MODE = 0x80, /* AP team request to reserve this bit, by Emily */ +} RT_HT_INF0_CAPBILITY, *PRT_HT_INF0_CAPBILITY; + +typedef enum _RT_HT_INF1_CAP { + RT_HT_CAP_USE_VIDEO_CLIENT = 0x01, + RT_HT_CAP_USE_JAGUAR_BCUT = 0x02, + RT_HT_CAP_USE_JAGUAR_CCUT = 0x04, +} RT_HT_INF1_CAPBILITY, *PRT_HT_INF1_CAPBILITY; + +struct mlme_handler { + unsigned int num; + char *str; + unsigned int (*func)(_adapter *padapter, union recv_frame *precv_frame); +}; + +struct action_handler { + unsigned int num; + char *str; + unsigned int (*func)(_adapter *padapter, union recv_frame *precv_frame); +}; + +enum SCAN_STATE { + SCAN_DISABLE = 0, + SCAN_START = 1, + SCAN_PS_ANNC_WAIT = 2, + SCAN_ENTER = 3, + SCAN_PROCESS = 4, + + /* backop */ + SCAN_BACKING_OP = 5, + SCAN_BACK_OP = 6, + SCAN_LEAVING_OP = 7, + SCAN_LEAVE_OP = 8, + + /* SW antenna diversity (before linked) */ + SCAN_SW_ANTDIV_BL = 9, + + /* legacy p2p */ + SCAN_TO_P2P_LISTEN = 10, + SCAN_P2P_LISTEN = 11, + + SCAN_COMPLETE = 12, + SCAN_STATE_MAX, +}; + +const char *scan_state_str(u8 state); + +enum ss_backop_flag { + SS_BACKOP_EN = BIT0, /* backop when linked */ + SS_BACKOP_EN_NL = BIT1, /* backop even when no linked */ + + SS_BACKOP_PS_ANNC = BIT4, + SS_BACKOP_TX_RESUME = BIT5, +}; + +struct ss_res { + u8 state; + u8 next_state; /* will set to state on next cmd hdl */ + int bss_cnt; + u8 activate_ch_cnt; + int channel_idx; + u8 force_ssid_scan; + int scan_mode; + u16 scan_ch_ms; + u32 scan_timeout_ms; + u8 rx_ampdu_accept; + u8 rx_ampdu_size; + u8 igi_scan; + u8 igi_before_scan; /* used for restoring IGI value without enable DIG & FA_CNT */ +#ifdef CONFIG_SCAN_BACKOP + u8 backop_flags_sta; /* policy for station mode*/ + #ifdef CONFIG_AP_MODE + u8 backop_flags_ap; /* policy for ap mode */ + #endif + #ifdef CONFIG_RTW_MESH + u8 backop_flags_mesh; /* policy for mesh mode */ + #endif + u8 backop_flags; /* per backop runtime decision */ + u8 scan_cnt; + u8 scan_cnt_max; + systime backop_time; /* the start time of backop */ + u16 backop_ms; +#endif +#if defined(CONFIG_ANTENNA_DIVERSITY) || defined(DBG_SCAN_SW_ANTDIV_BL) + u8 is_sw_antdiv_bl_scan; +#endif + u8 ssid_num; + u8 ch_num; + NDIS_802_11_SSID ssid[RTW_SSID_SCAN_AMOUNT]; + struct rtw_ieee80211_channel ch[RTW_CHANNEL_SCAN_AMOUNT]; + + u32 token; /* 0: use to identify caller */ + u16 duration; /* 0: use default */ + u8 igi; /* 0: use defalut */ + u8 bw; /* 0: use default */ + + bool acs; /* aim to trigger channel selection when scan done */ +}; + +#ifdef CONFIG_TDLS +enum TDLS_option { + TDLS_ESTABLISHED = 1, + TDLS_ISSUE_PTI, + TDLS_CH_SW_RESP, + TDLS_CH_SW_PREPARE, + TDLS_CH_SW_START, + TDLS_CH_SW_TO_OFF_CHNL, + TDLS_CH_SW_TO_BASE_CHNL_UNSOLICITED, + TDLS_CH_SW_TO_BASE_CHNL, + TDLS_CH_SW_END_TO_BASE_CHNL, + TDLS_CH_SW_END, + TDLS_RS_RCR, + TDLS_TEARDOWN_STA, + TDLS_TEARDOWN_STA_NO_WAIT, + TDLS_TEARDOWN_STA_LOCALLY, + TDLS_TEARDOWN_STA_LOCALLY_POST, + maxTDLS, +}; + +#endif /* CONFIG_TDLS */ + +/* + * Usage: + * When one iface acted as AP mode and the other iface is STA mode and scanning, + * it should switch back to AP's operating channel periodically. + * Parameters info: + * When the driver scanned RTW_SCAN_NUM_OF_CH channels, it would switch back to AP's operating channel for + * RTW_BACK_OP_CH_MS milliseconds. + * Example: + * For chip supports 2.4G + 5GHz and AP mode is operating in channel 1, + * RTW_SCAN_NUM_OF_CH is 8, RTW_BACK_OP_CH_MS is 300 + * When it's STA mode gets set_scan command, + * it would + * 1. Doing the scan on channel 1.2.3.4.5.6.7.8 + * 2. Back to channel 1 for 300 milliseconds + * 3. Go through doing site survey on channel 9.10.11.36.40.44.48.52 + * 4. Back to channel 1 for 300 milliseconds + * 5. ... and so on, till survey done. + */ +#if defined(CONFIG_ATMEL_RC_PATCH) + #define RTW_SCAN_NUM_OF_CH 2 + #define RTW_BACK_OP_CH_MS 200 +#elseif defined(CONFIG_CUSTOMER_EZVIZ_CHIME2) + #define RTW_SCAN_NUM_OF_CH 1 + #define RTW_BACK_OP_CH_MS 200 +#else + #define RTW_SCAN_NUM_OF_CH 3 + #define RTW_BACK_OP_CH_MS 400 +#endif + +#define RTW_IP_ADDR_LEN 4 +#define RTW_IPv6_ADDR_LEN 16 + +struct mlme_ext_info { + u32 state; +#ifdef CONFIG_MI_WITH_MBSSID_CAM + u8 hw_media_state; +#endif + u32 reauth_count; + u32 reassoc_count; + u32 link_count; + u32 auth_seq; + u32 auth_algo; /* 802.11 auth, could be open, shared, auto */ + u16 auth_status; + u32 authModeToggle; + u32 enc_algo;/* encrypt algorithm; */ + u32 key_index; /* this is only valid for legendary wep, 0~3 for key id. */ + u32 iv; + u8 chg_txt[128]; + u16 aid; + u16 bcn_interval; + u16 capability; + u8 assoc_AP_vendor; + u8 slotTime; + u8 preamble_mode; + u8 WMM_enable; + u8 ERP_enable; + u8 ERP_IE; + u8 HT_enable; + u8 HT_caps_enable; + u8 HT_info_enable; + u8 HT_protection; + u8 turboMode_cts2self; + u8 turboMode_rtsen; + u8 SM_PS; + u8 agg_enable_bitmap; + u8 ADDBA_retry_count; + u8 candidate_tid_bitmap; + u8 dialogToken; + /* Accept ADDBA Request */ + BOOLEAN bAcceptAddbaReq; + u8 bwmode_updated; + u8 hidden_ssid_mode; + u8 VHT_enable; + + u8 ip_addr[RTW_IP_ADDR_LEN]; + u8 ip6_addr[RTW_IPv6_ADDR_LEN]; + + struct ADDBA_request ADDBA_req; + struct WMM_para_element WMM_param; + struct HT_caps_element HT_caps; + struct HT_info_element HT_info; + WLAN_BSSID_EX network;/* join network or bss_network, if in ap mode, it is the same to cur_network.network */ +#ifdef ROKU_PRIVATE + /*infra mode, store supported rates from AssocRsp*/ + NDIS_802_11_RATES_EX SupportedRates_infra_ap; + u8 ht_vht_received;/*ht_vht_received used to show debug msg BIT(0):HT BIT(1):VHT */ +#endif /* ROKU_PRIVATE */ +}; + +enum { + RTW_CHF_NO_IR = BIT0, + RTW_CHF_DFS = BIT1, + RTW_CHF_LONG_CAC = BIT2, + RTW_CHF_NON_OCP = BIT3, + RTW_CHF_NO_HT40U = BIT4, + RTW_CHF_NO_HT40L = BIT5, + RTW_CHF_NO_80MHZ = BIT6, + RTW_CHF_NO_160MHZ = BIT7, +}; + +/* The channel information about this channel including joining, scanning, and power constraints. */ +typedef struct _RT_CHANNEL_INFO { + u8 ChannelNum; /* The channel number. */ + + /* + * Bitmap and its usage: + * RTW_CHF_NO_IR, RTW_CHF_DFS: is used to check for status + * RTW_CHF_NO_HT40U, RTW_CHF_NO_HT40L, RTW_CHF_NO_80MHZ, RTW_CHF_NO_160MHZ: extra bandwidth limitation (ex: from regulatory) + * RTW_CHF_NON_OCP: is only used to record if event is reported, status check is still done using non_ocp_end_time + */ + u8 flags; + /* u16 ScanPeriod; */ /* Listen time in millisecond in this channel. */ + /* s32 MaxTxPwrDbm; */ /* Max allowed tx power. */ + /* u32 ExInfo; */ /* Extended Information for this channel. */ +#ifdef CONFIG_FIND_BEST_CHANNEL + u32 rx_count; +#endif +#if CONFIG_IEEE80211_BAND_5GHZ && CONFIG_DFS + #ifdef CONFIG_DFS_MASTER + systime non_ocp_end_time; + #endif +#endif + u8 hidden_bss_cnt; /* per scan count */ + +#ifdef CONFIG_IOCTL_CFG80211 + void *os_chan; +#endif +} RT_CHANNEL_INFO, *PRT_CHANNEL_INFO; + +#define CAC_TIME_MS (60*1000) +#define CAC_TIME_CE_MS (10*60*1000) +#define NON_OCP_TIME_MS (30*60*1000) + +#if CONFIG_TXPWR_LIMIT +void rtw_txpwr_init_regd(struct rf_ctl_t *rfctl); +#endif +int rtw_rfctl_init(_adapter *adapter); +void rtw_rfctl_deinit(_adapter *adapter); +void rtw_rfctl_chplan_init(_adapter *adapter); +void rtw_rfctl_update_op_mode(struct rf_ctl_t *rfctl, u8 ifbmp_mod, u8 if_op); + +u8 rtw_rfctl_get_dfs_domain(struct rf_ctl_t *rfctl); +u8 rtw_rfctl_dfs_domain_unknown(struct rf_ctl_t *rfctl); + +#ifdef CONFIG_DFS_MASTER +struct rf_ctl_t; +#define CH_IS_NON_OCP(rt_ch_info) (rtw_time_after((rt_ch_info)->non_ocp_end_time, rtw_get_current_time())) +bool rtw_is_cac_reset_needed(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset); +bool _rtw_rfctl_overlap_radar_detect_ch(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset); +bool rtw_rfctl_overlap_radar_detect_ch(struct rf_ctl_t *rfctl); +bool rtw_rfctl_is_tx_blocked_by_ch_waiting(struct rf_ctl_t *rfctl); +bool rtw_chset_is_chbw_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset); +bool rtw_chset_is_ch_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch); +bool rtw_chset_update_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset); +bool rtw_chset_update_non_ocp_ms(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset, int ms); +void rtw_chset_chk_non_ocp_finish(struct rf_ctl_t *rfctl); +u32 rtw_get_ch_waiting_ms(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, u32 *r_non_ocp_ms, u32 *r_cac_ms); +void rtw_reset_cac(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset); +u32 rtw_force_stop_cac(struct rf_ctl_t *rfctl, u32 timeout_ms); +#else +#define CH_IS_NON_OCP(rt_ch_info) 0 +#define rtw_chset_is_chbw_non_ocp(ch_set, ch, bw, offset) _FALSE +#define rtw_chset_is_ch_non_ocp(ch_set, ch) _FALSE +#define rtw_rfctl_is_tx_blocked_by_ch_waiting(rfctl) _FALSE +#endif + +bool rtw_choose_shortest_waiting_ch(struct rf_ctl_t *rfctl, u8 sel_ch, u8 max_bw + , u8 *dec_ch, u8 *dec_bw, u8 *dec_offset + , u8 e_flags, u8 d_flags, u8 cur_ch, bool by_int_info, u8 mesh_only); + +struct get_chplan_resp { + enum regd_src_t regd_src; + bool has_country; + struct country_chplan country_ent; + u8 channel_plan; +#if CONFIG_TXPWR_LIMIT + const char *regd_name; +#endif +#ifdef CONFIG_DFS_MASTER + u8 dfs_domain; +#endif + u8 chset_num; + RT_CHANNEL_INFO chset[0]; +}; + +#ifdef CONFIG_PROC_DEBUG +void dump_chset(void *sel, RT_CHANNEL_INFO *ch_set, u8 chset_num); +void dump_cur_chset(void *sel, struct rf_ctl_t *rfctl); +#endif + +int rtw_chset_search_ch(RT_CHANNEL_INFO *ch_set, const u32 ch); +u8 rtw_chset_is_chbw_valid(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset + , bool allow_primary_passive, bool allow_passive); +void rtw_chset_sync_chbw(RT_CHANNEL_INFO *ch_set, u8 *req_ch, u8 *req_bw, u8 *req_offset + , u8 *g_ch, u8 *g_bw, u8 *g_offset, bool allow_primary_passive, bool allow_passive); + +bool rtw_mlme_band_check(_adapter *adapter, const u32 ch); + + +enum { + BAND_24G = BIT0, + BAND_5G = BIT1, +}; +void RTW_SET_SCAN_BAND_SKIP(_adapter *padapter, int skip_band); +void RTW_CLR_SCAN_BAND_SKIP(_adapter *padapter, int skip_band); +int RTW_GET_SCAN_BAND_SKIP(_adapter *padapter); + +bool rtw_mlme_ignore_chan(_adapter *adapter, const u32 ch); + +/* P2P_MAX_REG_CLASSES - Maximum number of regulatory classes */ +#define P2P_MAX_REG_CLASSES 10 + +/* P2P_MAX_REG_CLASS_CHANNELS - Maximum number of channels per regulatory class */ +#define P2P_MAX_REG_CLASS_CHANNELS 20 + +/* struct p2p_channels - List of supported channels */ +struct p2p_channels { + /* struct p2p_reg_class - Supported regulatory class */ + struct p2p_reg_class { + /* reg_class - Regulatory class (IEEE 802.11-2007, Annex J) */ + u8 reg_class; + + /* channel - Supported channels */ + u8 channel[P2P_MAX_REG_CLASS_CHANNELS]; + + /* channels - Number of channel entries in use */ + size_t channels; + } reg_class[P2P_MAX_REG_CLASSES]; + + /* reg_classes - Number of reg_class entries in use */ + size_t reg_classes; +}; + +struct p2p_oper_class_map { + enum hw_mode {IEEE80211G, IEEE80211A} mode; + u8 op_class; + u8 min_chan; + u8 max_chan; + u8 inc; + enum { BW20, BW40PLUS, BW40MINUS } bw; +}; + +struct mlme_ext_priv { + _adapter *padapter; + u8 mlmeext_init; + ATOMIC_T event_seq; + u16 mgnt_seq; +#ifdef CONFIG_IEEE80211W + u16 sa_query_seq; +#endif + /* struct fw_priv fwpriv; */ + + unsigned char cur_channel; + unsigned char cur_bwmode; + unsigned char cur_ch_offset;/* PRIME_CHNL_OFFSET */ + unsigned char cur_wireless_mode; /* NETWORK_TYPE */ + + unsigned char basicrate[NumRates]; + unsigned char datarate[NumRates]; +#ifdef CONFIG_80211N_HT + unsigned char default_supported_mcs_set[16]; +#endif + + struct ss_res sitesurvey_res; + struct mlme_ext_info mlmext_info;/* for sta/adhoc mode, including current scanning/connecting/connected related info. + * for ap mode, network includes ap's cap_info */ + _timer survey_timer; + _timer link_timer; + +#ifdef CONFIG_RTW_REPEATER_SON + _timer rson_scan_timer; +#endif +#ifdef CONFIG_RTW_80211R + _timer ft_link_timer; + _timer ft_roam_timer; +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + _timer tbtx_xmit_timer; + _timer tbtx_token_dispatch_timer; +#endif + + systime last_scan_time; + u8 scan_abort; + u8 join_abort; + u8 tx_rate; /* TXRATE when USERATE is set. */ + + u32 retry; /* retry for issue probereq */ + + u64 TSFValue; + u32 bcn_cnt; + u32 last_bcn_cnt; + u8 cur_bcn_cnt;/*2s*/ + u8 dtim;/*DTIM Period*/ +#ifdef DBG_RX_BCN + u8 tim[4]; +#endif +#ifdef CONFIG_BCN_RECV_TIME + u16 bcn_rx_time; +#endif +#ifdef CONFIG_AP_MODE + unsigned char bstart_bss; +#endif + +#ifdef CONFIG_80211D + u8 update_channel_plan_by_ap_done; +#endif + /* recv_decache check for Action_public frame */ + u8 action_public_dialog_token; + u16 action_public_rxseq; + + /* #ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK */ + u8 active_keep_alive_check; + /* #endif */ +#ifdef DBG_FIXED_CHAN + u8 fixed_chan; +#endif + + u8 tsf_update_required:1; + u8 en_hw_update_tsf:1; /* set hw sync bcn tsf register or not */ + systime tsf_update_pause_stime; + u8 tsf_update_pause_factor; /* num of bcn intervals to stay TSF update pause status */ + u8 tsf_update_restore_factor; /* num of bcn interval to stay TSF update restore status */ +#ifdef CONFIG_SUPPORT_STATIC_SMPS + u8 ssmps_en; + u16 ssmps_tx_tp_th;/*Mbps*/ + u16 ssmps_rx_tp_th;/*Mbps*/ + #ifdef DBG_STATIC_SMPS + u8 ssmps_test; + u8 ssmps_test_en; + #endif +#endif +#ifdef CONFIG_CTRL_TXSS_BY_TP + u8 txss_ctrl_en; + u16 txss_tp_th;/*Mbps*/ + u8 txss_tp_chk_cnt;/*unit 2s*/ + bool txss_1ss; + u8 txss_momi_type_bk; +#endif +#ifdef CONFIG_DFS + _timer csa_timer; +#endif /* CONFIG_DFS */ +}; + +struct support_rate_handler { + u8 rate; + bool basic; + bool existence; +}; + +static inline u8 check_mlmeinfo_state(struct mlme_ext_priv *plmeext, sint state) +{ + if ((plmeext->mlmext_info.state & 0x03) == state) + return _TRUE; + + return _FALSE; +} + +void sitesurvey_set_offch_state(_adapter *adapter, u8 scan_state); + +#define mlmeext_msr(mlmeext) ((mlmeext)->mlmext_info.state & 0x03) +#define mlmeext_scan_state(mlmeext) ((mlmeext)->sitesurvey_res.state) +#define mlmeext_scan_state_str(mlmeext) scan_state_str((mlmeext)->sitesurvey_res.state) +#define mlmeext_chk_scan_state(mlmeext, _state) ((mlmeext)->sitesurvey_res.state == (_state)) +#define mlmeext_set_scan_state(mlmeext, _state) \ + do { \ + ((mlmeext)->sitesurvey_res.state = (_state)); \ + ((mlmeext)->sitesurvey_res.next_state = (_state)); \ + rtw_mi_update_iface_status(&((container_of(mlmeext, _adapter, mlmeextpriv)->mlmepriv)), 0); \ + /* RTW_INFO("set_scan_state:%s\n", scan_state_str(_state)); */ \ + sitesurvey_set_offch_state(container_of(mlmeext, _adapter, mlmeextpriv), _state); \ + } while (0) + +#define mlmeext_scan_next_state(mlmeext) ((mlmeext)->sitesurvey_res.next_state) +#define mlmeext_set_scan_next_state(mlmeext, _state) \ + do { \ + ((mlmeext)->sitesurvey_res.next_state = (_state)); \ + /* RTW_INFO("set_scan_next_state:%s\n", scan_state_str(_state)); */ \ + } while (0) + +#ifdef CONFIG_SCAN_BACKOP +#define mlmeext_scan_backop_flags(mlmeext) ((mlmeext)->sitesurvey_res.backop_flags) +#define mlmeext_chk_scan_backop_flags(mlmeext, flags) ((mlmeext)->sitesurvey_res.backop_flags & (flags)) +#define mlmeext_assign_scan_backop_flags(mlmeext, flags) \ + do { \ + ((mlmeext)->sitesurvey_res.backop_flags = (flags)); \ + RTW_INFO("assign_scan_backop_flags:0x%02x\n", (mlmeext)->sitesurvey_res.backop_flags); \ + } while (0) + +#define mlmeext_scan_backop_flags_sta(mlmeext) ((mlmeext)->sitesurvey_res.backop_flags_sta) +#define mlmeext_chk_scan_backop_flags_sta(mlmeext, flags) ((mlmeext)->sitesurvey_res.backop_flags_sta & (flags)) +#define mlmeext_assign_scan_backop_flags_sta(mlmeext, flags) \ + do { \ + ((mlmeext)->sitesurvey_res.backop_flags_sta = (flags)); \ + } while (0) +#else +#define mlmeext_scan_backop_flags(mlmeext) (0) +#define mlmeext_chk_scan_backop_flags(mlmeext, flags) (0) +#define mlmeext_assign_scan_backop_flags(mlmeext, flags) do {} while (0) + +#define mlmeext_scan_backop_flags_sta(mlmeext) (0) +#define mlmeext_chk_scan_backop_flags_sta(mlmeext, flags) (0) +#define mlmeext_assign_scan_backop_flags_sta(mlmeext, flags) do {} while (0) +#endif /* CONFIG_SCAN_BACKOP */ + +#if defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_AP_MODE) +#define mlmeext_scan_backop_flags_ap(mlmeext) ((mlmeext)->sitesurvey_res.backop_flags_ap) +#define mlmeext_chk_scan_backop_flags_ap(mlmeext, flags) ((mlmeext)->sitesurvey_res.backop_flags_ap & (flags)) +#define mlmeext_assign_scan_backop_flags_ap(mlmeext, flags) \ + do { \ + ((mlmeext)->sitesurvey_res.backop_flags_ap = (flags)); \ + } while (0) +#else +#define mlmeext_scan_backop_flags_ap(mlmeext) (0) +#define mlmeext_chk_scan_backop_flags_ap(mlmeext, flags) (0) +#define mlmeext_assign_scan_backop_flags_ap(mlmeext, flags) do {} while (0) +#endif /* defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_AP_MODE) */ + +#if defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_RTW_MESH) +#define mlmeext_scan_backop_flags_mesh(mlmeext) ((mlmeext)->sitesurvey_res.backop_flags_mesh) +#define mlmeext_chk_scan_backop_flags_mesh(mlmeext, flags) ((mlmeext)->sitesurvey_res.backop_flags_mesh & (flags)) +#define mlmeext_assign_scan_backop_flags_mesh(mlmeext, flags) \ + do { \ + ((mlmeext)->sitesurvey_res.backop_flags_mesh = (flags)); \ + } while (0) +#else +#define mlmeext_scan_backop_flags_mesh(mlmeext) (0) +#define mlmeext_chk_scan_backop_flags_mesh(mlmeext, flags) (0) +#define mlmeext_assign_scan_backop_flags_mesh(mlmeext, flags) do {} while (0) +#endif /* defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_RTW_MESH) */ + +u32 rtw_scan_timeout_decision(_adapter *padapter); + +void init_mlme_default_rate_set(_adapter *padapter); +int init_mlme_ext_priv(_adapter *padapter); +int init_hw_mlme_ext(_adapter *padapter); +void free_mlme_ext_priv(struct mlme_ext_priv *pmlmeext); +extern struct xmit_frame *alloc_mgtxmitframe(struct xmit_priv *pxmitpriv); +struct xmit_frame *alloc_mgtxmitframe_once(struct xmit_priv *pxmitpriv); + +/* void fill_fwpriv(_adapter * padapter, struct fw_priv *pfwpriv); */ +u8 judge_network_type(_adapter *padapter, unsigned char *rate, int ratelen); +void get_rate_set(_adapter *padapter, unsigned char *pbssrate, int *bssrate_len); +void set_mcs_rate_by_mask(u8 *mcs_set, u32 mask); +void UpdateBrateTbl(_adapter *padapter, u8 *mBratesOS); +void UpdateBrateTblForSoftAP(u8 *bssrateset, u32 bssratelen); +void change_band_update_ie(_adapter *padapter, WLAN_BSSID_EX *pnetwork, u8 ch); + +void Set_MSR(_adapter *padapter, u8 type); + + +void rtw_set_external_auth_status(_adapter *padapter, const void *data, int len); + +u8 rtw_get_oper_ch(_adapter *adapter); +void rtw_set_oper_ch(_adapter *adapter, u8 ch); +u8 rtw_get_oper_bw(_adapter *adapter); +void rtw_set_oper_bw(_adapter *adapter, u8 bw); +u8 rtw_get_oper_choffset(_adapter *adapter); +void rtw_set_oper_choffset(_adapter *adapter, u8 offset); +systime rtw_get_on_oper_ch_time(_adapter *adapter); +systime rtw_get_on_cur_ch_time(_adapter *adapter); + +void set_channel_bwmode(_adapter *padapter, unsigned char channel, unsigned char channel_offset, unsigned short bwmode); + +void csa_timer_hdl(void *FunctionContext); + +unsigned int decide_wait_for_beacon_timeout(unsigned int bcn_interval); + +void _clear_cam_entry(_adapter *padapter, u8 entry); +void write_cam_from_cache(_adapter *adapter, u8 id); +void rtw_sec_cam_swap(_adapter *adapter, u8 cam_id_a, u8 cam_id_b); +void rtw_clean_dk_section(_adapter *adapter); +void rtw_clean_hw_dk_cam(_adapter *adapter); + +/* modify both HW and cache */ +void write_cam(_adapter *padapter, u8 id, u16 ctrl, u8 *mac, u8 *key); +void clear_cam_entry(_adapter *padapter, u8 id); + +/* modify cache only */ +void write_cam_cache(_adapter *adapter, u8 id, u16 ctrl, u8 *mac, u8 *key); +void clear_cam_cache(_adapter *adapter, u8 id); + +void invalidate_cam_all(_adapter *padapter); + +void flush_all_cam_entry(_adapter *padapter); + +BOOLEAN IsLegal5GChannel(PADAPTER Adapter, u8 channel); + +void site_survey(_adapter *padapter, u8 survey_channel, RT_SCAN_TYPE ScanType); +u8 collect_bss_info(_adapter *padapter, union recv_frame *precv_frame, WLAN_BSSID_EX *bssid); +void update_network(WLAN_BSSID_EX *dst, WLAN_BSSID_EX *src, _adapter *padapter, bool update_ie); + +u8 *get_my_bssid(WLAN_BSSID_EX *pnetwork); +u16 get_beacon_interval(WLAN_BSSID_EX *bss); + +int is_client_associated_to_ap(_adapter *padapter); +int is_client_associated_to_ibss(_adapter *padapter); +int is_IBSS_empty(_adapter *padapter); + +unsigned char check_assoc_AP(u8 *pframe, uint len); +void get_assoc_AP_Vendor(char *vendor, u8 assoc_AP_vendor); +#ifdef CONFIG_RTS_FULL_BW +void rtw_parse_sta_vendor_ie_8812(_adapter *adapter, struct sta_info *sta, u8 *tlv_ies, u16 tlv_ies_len); +#endif/*CONFIG_RTS_FULL_BW*/ +#ifdef CONFIG_80211AC_VHT +void get_vht_bf_cap(u8 *pframe, uint len, struct vht_bf_cap *bf_cap); +#endif + +int WMM_param_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#ifdef CONFIG_WFD +void rtw_process_wfd_ie(_adapter *adapter, u8 *ie, u8 ie_len, const char *tag); +void rtw_process_wfd_ies(_adapter *adapter, u8 *ies, u8 ies_len, const char *tag); +#endif +void WMMOnAssocRsp(_adapter *padapter); +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 rtw_is_tbtx_capabilty(u8 *p, u8 len); +#endif + +void HT_caps_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#ifdef ROKU_PRIVATE +void HT_caps_handler_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#endif +void HT_info_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +void HTOnAssocRsp(_adapter *padapter); + +#ifdef ROKU_PRIVATE +void Supported_rate_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +void Extended_Supported_rate_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#endif + +void ERP_IE_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +void VCS_update(_adapter *padapter, struct sta_info *psta); +void update_ldpc_stbc_cap(struct sta_info *psta); + +#ifdef CONFIG_CHECK_SPECIFIC_IE_CONTENT +bool rtw_validate_value(u16 EID, u8 *p, u16 len); +#endif /* CONFIG_CHECK_SPECIFIC_IE_CONTENT */ + +bool is_hidden_ssid(char *ssid, int len); +bool hidden_ssid_ap(WLAN_BSSID_EX *snetwork); +void rtw_absorb_ssid_ifneed(_adapter *padapter, WLAN_BSSID_EX *bssid, u8 *pframe); + +int rtw_get_bcn_keys(_adapter *adapter, u8 *whdr, u32 flen, struct beacon_keys *bcn_keys); +int rtw_get_bcn_keys_from_bss(WLAN_BSSID_EX *bss, struct beacon_keys *bcn_keys); +int rtw_update_bcn_keys_of_network(struct wlan_network *network); + +int validate_beacon_len(u8 *pframe, uint len); +void rtw_dump_bcn_keys(void *sel, struct beacon_keys *recv_beacon); +void rtw_bcn_key_err_fix(struct beacon_keys *cur, struct beacon_keys *recv); +bool rtw_bcn_key_compare(struct beacon_keys *cur, struct beacon_keys *recv); +int rtw_check_bcn_info(ADAPTER *Adapter, u8 *pframe, u32 packet_len); +void update_beacon_info(_adapter *padapter, u8 *pframe, uint len, struct sta_info *psta); +#if CONFIG_DFS +void process_csa_ie(_adapter *padapter, u8 *ies, uint ies_len); +#endif +void update_capinfo(PADAPTER Adapter, u16 updateCap); +void update_wireless_mode(_adapter *padapter); +void update_tx_basic_rate(_adapter *padapter, u8 modulation); +void update_sta_basic_rate(struct sta_info *psta, u8 wireless_mode); +int rtw_ies_get_supported_rate(u8 *ies, uint ies_len, u8 *rate_set, u8 *rate_num); + +/* for sta/adhoc mode */ +void update_sta_info(_adapter *padapter, struct sta_info *psta); +unsigned int update_basic_rate(unsigned char *ptn, unsigned int ptn_sz); +unsigned int update_supported_rate(unsigned char *ptn, unsigned int ptn_sz); +void Update_RA_Entry(_adapter *padapter, struct sta_info *psta); +void set_sta_rate(_adapter *padapter, struct sta_info *psta); + +unsigned int receive_disconnect(_adapter *padapter, unsigned char *MacAddr, unsigned short reason, u8 locally_generated); + +unsigned char get_highest_rate_idx(u64 mask); +unsigned char get_lowest_rate_idx_ex(u64 mask, int start_bit); +#define get_lowest_rate_idx(mask) get_lowest_rate_idx_ex(mask, 0) + +int support_short_GI(_adapter *padapter, struct HT_caps_element *pHT_caps, u8 bwmode); +unsigned int is_ap_in_tkip(_adapter *padapter); +unsigned int is_ap_in_wep(_adapter *padapter); +unsigned int should_forbid_n_rate(_adapter *padapter); + +enum eap_type parsing_eapol_packet(_adapter *padapter, u8 *key_payload, struct sta_info *psta, u8 trx_type); + +bool _rtw_camctl_chk_cap(_adapter *adapter, u8 cap); +void _rtw_camctl_set_flags(_adapter *adapter, u32 flags); +void rtw_camctl_set_flags(_adapter *adapter, u32 flags); +void _rtw_camctl_clr_flags(_adapter *adapter, u32 flags); +void rtw_camctl_clr_flags(_adapter *adapter, u32 flags); +bool _rtw_camctl_chk_flags(_adapter *adapter, u32 flags); + +struct sec_cam_bmp; +void dump_sec_cam_map(void *sel, struct sec_cam_bmp *map, u8 max_num); +void rtw_sec_cam_map_set(struct sec_cam_bmp *map, u8 id); +void rtw_sec_cam_map_clr_all(struct sec_cam_bmp *map); + +bool _rtw_camid_is_gk(_adapter *adapter, u8 cam_id); +bool rtw_camid_is_gk(_adapter *adapter, u8 cam_id); +s16 rtw_camid_search(_adapter *adapter, u8 *addr, s16 kid, s8 gk); +s16 rtw_camid_alloc(_adapter *adapter, struct sta_info *sta, u8 kid, u8 gk, bool ext_sec, bool *used); +void rtw_camid_free(_adapter *adapter, u8 cam_id); +u8 rtw_get_sec_camid(_adapter *adapter, u8 max_bk_key_num, u8 *sec_key_id); + +struct macid_bmp; +struct macid_ctl_t; +bool _rtw_macid_ctl_chk_cap(_adapter *adapter, u8 cap); +void dump_macid_map(void *sel, struct macid_bmp *map, u8 max_num); +bool rtw_macid_is_set(struct macid_bmp *map, u8 id); +void rtw_macid_map_clr(struct macid_bmp *map, u8 id); +bool rtw_macid_is_used(struct macid_ctl_t *macid_ctl, u8 id); +bool rtw_macid_is_bmc(struct macid_ctl_t *macid_ctl, u8 id); +u8 rtw_macid_get_iface_bmp(struct macid_ctl_t *macid_ctl, u8 id); +bool rtw_macid_is_iface_shared(struct macid_ctl_t *macid_ctl, u8 id); +bool rtw_macid_is_iface_specific(struct macid_ctl_t *macid_ctl, u8 id, _adapter *adapter); +s8 rtw_macid_get_ch_g(struct macid_ctl_t *macid_ctl, u8 id); +void rtw_alloc_macid(_adapter *padapter, struct sta_info *psta); +void rtw_release_macid(_adapter *padapter, struct sta_info *psta); +u8 rtw_search_max_mac_id(_adapter *padapter); +u8 rtw_macid_ctl_set_h2c_msr(struct macid_ctl_t *macid_ctl, u8 id, u8 h2c_msr); +void rtw_macid_ctl_set_bw(struct macid_ctl_t *macid_ctl, u8 id, u8 bw); +void rtw_macid_ctl_set_vht_en(struct macid_ctl_t *macid_ctl, u8 id, u8 en); +void rtw_macid_ctl_set_rate_bmp0(struct macid_ctl_t *macid_ctl, u8 id, u32 bmp); +void rtw_macid_ctl_set_rate_bmp1(struct macid_ctl_t *macid_ctl, u8 id, u32 bmp); +#ifdef CONFIG_PROTSEL_MACSLEEP +void rtw_macid_ctl_init_sleep_reg(struct macid_ctl_t *macid_ctl, u16 reg_ctrl, u16 reg_info); +void rtw_macid_ctl_init_drop_reg(struct macid_ctl_t *macid_ctl, u16 reg_ctrl, u16 reg_info); +#else +void rtw_macid_ctl_init_sleep_reg(struct macid_ctl_t *macid_ctl, u16 m0, u16 m1, u16 m2, u16 m3); +void rtw_macid_ctl_init_drop_reg(struct macid_ctl_t *macid_ctl, u16 m0, u16 m1, u16 m2, u16 m3); +#endif +void rtw_macid_ctl_init(struct macid_ctl_t *macid_ctl); +void rtw_macid_ctl_deinit(struct macid_ctl_t *macid_ctl); +u8 rtw_iface_bcmc_id_get(_adapter *padapter); +void rtw_iface_bcmc_id_set(_adapter *padapter, u8 mac_id); +#if defined(DBG_CONFIG_ERROR_RESET) && defined(CONFIG_CONCURRENT_MODE) +void rtw_iface_bcmc_sec_cam_map_restore(_adapter *adapter); +#endif +bool rtw_bmp_is_set(const u8 *bmp, u8 bmp_len, u8 id); +void rtw_bmp_set(u8 *bmp, u8 bmp_len, u8 id); +void rtw_bmp_clear(u8 *bmp, u8 bmp_len, u8 id); +bool rtw_bmp_not_empty(const u8 *bmp, u8 bmp_len); +bool rtw_bmp_not_empty_exclude_bit0(const u8 *bmp, u8 bmp_len); + +#ifdef CONFIG_AP_MODE +bool rtw_tim_map_is_set(_adapter *padapter, const u8 *map, u8 id); +void rtw_tim_map_set(_adapter *padapter, u8 *map, u8 id); +void rtw_tim_map_clear(_adapter *padapter, u8 *map, u8 id); +bool rtw_tim_map_anyone_be_set(_adapter *padapter, const u8 *map); +bool rtw_tim_map_anyone_be_set_exclude_aid0(_adapter *padapter, const u8 *map); +#endif /* CONFIG_AP_MODE */ + +u32 report_join_res(_adapter *padapter, int aid_res, u16 status); +void report_survey_event(_adapter *padapter, union recv_frame *precv_frame); +void report_surveydone_event(_adapter *padapter, bool acs); +u32 report_del_sta_event(_adapter *padapter, unsigned char *MacAddr, unsigned short reason, bool enqueue, u8 locally_generated); +void report_add_sta_event(_adapter *padapter, unsigned char *MacAddr); +bool rtw_port_switch_chk(_adapter *adapter); +void report_wmm_edca_update(_adapter *padapter); + +void beacon_timing_control(_adapter *padapter); +u8 chk_bmc_sleepq_cmd(_adapter *padapter); +extern u8 set_tx_beacon_cmd(_adapter *padapter, u8 flags); +unsigned int setup_beacon_frame(_adapter *padapter, unsigned char *beacon_frame); +void update_mgnt_tx_rate(_adapter *padapter, u8 rate); +void update_monitor_frame_attrib(_adapter *padapter, struct pkt_attrib *pattrib); +#ifdef CONFIG_RTW_MGMT_QUEUE +void update_mgntframe_subtype(_adapter *padapter, struct xmit_frame *pmgntframe); +#endif +void update_mgntframe_attrib(_adapter *padapter, struct pkt_attrib *pattrib); +void update_mgntframe_attrib_addr(_adapter *padapter, struct xmit_frame *pmgntframe); +void dump_mgntframe(_adapter *padapter, struct xmit_frame *pmgntframe); +s32 dump_mgntframe_and_wait(_adapter *padapter, struct xmit_frame *pmgntframe, int timeout_ms); +s32 dump_mgntframe_and_wait_ack(_adapter *padapter, struct xmit_frame *pmgntframe); +s32 dump_mgntframe_and_wait_ack_timeout(_adapter *padapter, struct xmit_frame *pmgntframe, int timeout_ms); + +#ifdef CONFIG_P2P +int get_reg_classes_full_count(struct p2p_channels *channel_list); +void issue_probersp_p2p(_adapter *padapter, unsigned char *da); +void issue_p2p_provision_request(_adapter *padapter, u8 *pssid, u8 ussidlen, u8 *pdev_raddr); +void issue_p2p_GO_request(_adapter *padapter, u8 *raddr); +void issue_probereq_p2p(_adapter *padapter, u8 *da); +int issue_probereq_p2p_ex(_adapter *adapter, u8 *da, int try_cnt, int wait_ms); +void issue_p2p_invitation_response(_adapter *padapter, u8 *raddr, u8 dialogToken, u8 success); +void issue_p2p_invitation_request(_adapter *padapter, u8 *raddr); +#endif /* CONFIG_P2P */ +void issue_beacon(_adapter *padapter, int timeout_ms); +void issue_probersp(_adapter *padapter, unsigned char *da, u8 is_valid_p2p_probereq); +void _issue_assocreq(_adapter *padapter, u8 is_assoc); +void issue_assocreq(_adapter *padapter); +void issue_reassocreq(_adapter *padapter); +void issue_asocrsp(_adapter *padapter, unsigned short status, struct sta_info *pstat, int pkt_type); +void issue_auth(_adapter *padapter, struct sta_info *psta, unsigned short status); +void issue_probereq(_adapter *padapter, const NDIS_802_11_SSID *pssid, const u8 *da); +s32 issue_probereq_ex(_adapter *padapter, const NDIS_802_11_SSID *pssid, const u8 *da, u8 ch, bool append_wps, int try_cnt, int wait_ms); +int issue_nulldata(_adapter *padapter, unsigned char *da, unsigned int power_mode, int try_cnt, int wait_ms); +int issue_qos_nulldata(_adapter *padapter, unsigned char *da, u16 tid, u8 ps, int try_cnt, int wait_ms); +int issue_deauth(_adapter *padapter, unsigned char *da, unsigned short reason); +int issue_deauth_ex(_adapter *padapter, u8 *da, unsigned short reason, int try_cnt, int wait_ms); +void issue_action_spct_ch_switch(_adapter *padapter, u8 *ra, u8 new_ch, u8 ch_offset); +void issue_addba_req(_adapter *adapter, unsigned char *ra, u8 tid); +void issue_addba_rsp(_adapter *adapter, unsigned char *ra, u8 tid, u16 status, u8 size); +u8 issue_addba_rsp_wait_ack(_adapter *adapter, unsigned char *ra, u8 tid, u16 status, u8 size, int try_cnt, int wait_ms); +void issue_del_ba(_adapter *adapter, unsigned char *ra, u8 tid, u16 reason, u8 initiator); +int issue_del_ba_ex(_adapter *adapter, unsigned char *ra, u8 tid, u16 reason, u8 initiator, int try_cnt, int wait_ms); +void issue_action_BSSCoexistPacket(_adapter *padapter); + +#ifdef CONFIG_IEEE80211W +void issue_action_SA_Query(_adapter *padapter, unsigned char *raddr, unsigned char action, unsigned short tid, u8 key_type); +int issue_deauth_11w(_adapter *padapter, unsigned char *da, unsigned short reason, u8 key_type); +#endif /* CONFIG_IEEE80211W */ +int issue_action_SM_PS(_adapter *padapter , unsigned char *raddr , u8 NewMimoPsMode); +int issue_action_SM_PS_wait_ack(_adapter *padapter, unsigned char *raddr, u8 NewMimoPsMode, int try_cnt, int wait_ms); + +unsigned int send_delba_sta_tid(_adapter *adapter, u8 initiator, struct sta_info *sta, u8 tid, u8 force); +unsigned int send_delba_sta_tid_wait_ack(_adapter *adapter, u8 initiator, struct sta_info *sta, u8 tid, u8 force); + +unsigned int send_delba(_adapter *padapter, u8 initiator, u8 *addr); +#ifdef CONFIG_AP_MODE +unsigned int send_beacon(_adapter *padapter); +#endif +void start_clnt_assoc(_adapter *padapter); +void start_clnt_auth(_adapter *padapter); +void start_clnt_join(_adapter *padapter); +void start_create_ibss(_adapter *padapter); + +unsigned int OnAssocReq(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAssocRsp(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnProbeReq(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnProbeRsp(_adapter *padapter, union recv_frame *precv_frame); +unsigned int DoReserved(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnBeacon(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAtim(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnDisassoc(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAuth(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAuthClient(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnDeAuth(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction(_adapter *padapter, union recv_frame *precv_frame); + +unsigned int on_action_spct(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_qos(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_dls(_adapter *padapter, union recv_frame *precv_frame); +#ifdef CONFIG_RTW_WNM +unsigned int on_action_wnm(_adapter *adapter, union recv_frame *rframe); +#endif + +#define RX_AMPDU_ACCEPT_INVALID 0xFF +#define RX_AMPDU_SIZE_INVALID 0xFF + +enum rx_ampdu_reason { + RX_AMPDU_DRV_FIXED = 1, + RX_AMPDU_BTCOEX = 2, /* not used, because BTCOEX has its own variable management */ + RX_AMPDU_DRV_SCAN = 3, +}; +u8 rtw_rx_ampdu_size(_adapter *adapter); +bool rtw_rx_ampdu_is_accept(_adapter *adapter); +bool rtw_rx_ampdu_set_size(_adapter *adapter, u8 size, u8 reason); +bool rtw_rx_ampdu_set_accept(_adapter *adapter, u8 accept, u8 reason); +u8 rx_ampdu_apply_sta_tid(_adapter *adapter, struct sta_info *sta, u8 tid, u8 accept, u8 size); +u8 rx_ampdu_size_sta_limit(_adapter *adapter, struct sta_info *sta); +u8 rx_ampdu_apply_sta(_adapter *adapter, struct sta_info *sta, u8 accept, u8 size); +u16 rtw_rx_ampdu_apply(_adapter *adapter); + +unsigned int OnAction_back(_adapter *padapter, union recv_frame *precv_frame); +unsigned int on_action_public(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_ft(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_ht(_adapter *padapter, union recv_frame *precv_frame); +#ifdef CONFIG_IEEE80211W +unsigned int OnAction_sa_query(_adapter *padapter, union recv_frame *precv_frame); +#endif /* CONFIG_IEEE80211W */ +unsigned int on_action_rm(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_wmm(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_vht(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_p2p(_adapter *padapter, union recv_frame *precv_frame); +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +unsigned int OnAction_tbtx_token(_adapter *padapter, union recv_frame *precv_frame); +#endif + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +void rtw_issue_action_token_req(_adapter *padapter, struct sta_info *pstat); +void rtw_issue_action_token_rel(_adapter *padapter); +#endif + +void mlmeext_joinbss_event_callback(_adapter *padapter, int join_res); +void mlmeext_sta_del_event_callback(_adapter *padapter); +void mlmeext_sta_add_event_callback(_adapter *padapter, struct sta_info *psta); + +int rtw_get_rx_chk_limit(_adapter *adapter); +void rtw_set_rx_chk_limit(_adapter *adapter, int limit); +void linked_status_chk(_adapter *padapter, u8 from_timer); + +#define rtw_get_bcn_cnt(adapter) (adapter->mlmeextpriv.cur_bcn_cnt) +#define rtw_get_bcn_dtim_period(adapter) (adapter->mlmeextpriv.dtim) +void rtw_collect_bcn_info(_adapter *adapter); + +void _linked_info_dump(_adapter *padapter); + +void survey_timer_hdl(void *ctx); +#ifdef CONFIG_RTW_REPEATER_SON +void rson_timer_hdl(void *ctx); +#endif +void link_timer_hdl(void *ctx); +void addba_timer_hdl(void *ctx); +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +void rtw_tbtx_xmit_timer_hdl(void *ctx); +void rtw_tbtx_token_dispatch_timer_hdl(void *ctx); +#endif +#ifdef CONFIG_IEEE80211W +void sa_query_timer_hdl(void *ctx); +#endif /* CONFIG_IEEE80211W */ +#if 0 +void reauth_timer_hdl(_adapter *padapter); +void reassoc_timer_hdl(_adapter *padapter); +#endif + +#define set_survey_timer(mlmeext, ms) \ + do { \ + /*RTW_INFO("%s set_survey_timer(%p, %d)\n", __FUNCTION__, (mlmeext), (ms));*/ \ + _set_timer(&(mlmeext)->survey_timer, (ms)); \ + } while (0) + +#define set_link_timer(mlmeext, ms) \ + do { \ + /*RTW_INFO("%s set_link_timer(%p, %d)\n", __FUNCTION__, (mlmeext), (ms));*/ \ + _set_timer(&(mlmeext)->link_timer, (ms)); \ + } while (0) + +bool rtw_is_cck_rate(u8 rate); +bool rtw_is_ofdm_rate(u8 rate); +bool rtw_is_basic_rate_cck(u8 rate); +bool rtw_is_basic_rate_ofdm(u8 rate); +bool rtw_is_basic_rate_mix(u8 rate); + +extern int cckrates_included(unsigned char *rate, int ratelen); +extern int cckratesonly_included(unsigned char *rate, int ratelen); + +extern void process_addba_req(_adapter *padapter, u8 *paddba_req, u8 *addr); + +extern void update_TSF(struct mlme_ext_priv *pmlmeext, u8 *pframe, uint len); +extern void correct_TSF(_adapter *padapter, u8 mlme_state); +#ifdef CONFIG_BCN_RECV_TIME +void rtw_rx_bcn_time_update(_adapter *adapter, uint bcn_len, u8 data_rate); +#endif +extern u8 traffic_status_watchdog(_adapter *padapter, u8 from_timer); + +void rtw_process_bar_frame(_adapter *padapter, union recv_frame *precv_frame); +void rtw_join_done_chk_ch(_adapter *padapter, int join_res); + +int rtw_chk_start_clnt_join(_adapter *padapter, u8 *ch, u8 *bw, u8 *offset); + +#ifdef RTW_BUSY_DENY_SCAN +#ifndef BUSY_TRAFFIC_SCAN_DENY_PERIOD +#ifdef CONFIG_RTW_ANDROID +#ifdef CONFIG_PLATFORM_ARM_SUN8I + #define BUSY_TRAFFIC_SCAN_DENY_PERIOD 8000 +#else + #define BUSY_TRAFFIC_SCAN_DENY_PERIOD 12000 +#endif +#else /* !CONFIG_ANDROID */ +#define BUSY_TRAFFIC_SCAN_DENY_PERIOD 16000 +#endif /* !CONFIG_ANDROID */ +#endif /* !BUSY_TRAFFIC_SCAN_DENY_PERIOD */ +#endif /* RTW_BUSY_DENY_SCAN */ + +void rtw_leave_opch(_adapter *adapter); +void rtw_back_opch(_adapter *adapter); + +u8 join_cmd_hdl(_adapter *padapter, u8 *pbuf); +u8 disconnect_hdl(_adapter *padapter, u8 *pbuf); +u8 createbss_hdl(_adapter *padapter, u8 *pbuf); +#ifdef CONFIG_AP_MODE +u8 stop_ap_hdl(_adapter *adapter); +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 tx_control_hdl(_adapter *adapter); +#endif +u8 setopmode_hdl(_adapter *padapter, u8 *pbuf); +u8 sitesurvey_cmd_hdl(_adapter *padapter, u8 *pbuf); +u8 setauth_hdl(_adapter *padapter, u8 *pbuf); +u8 setkey_hdl(_adapter *padapter, u8 *pbuf); +u8 set_stakey_hdl(_adapter *padapter, u8 *pbuf); +u8 set_assocsta_hdl(_adapter *padapter, u8 *pbuf); +u8 del_assocsta_hdl(_adapter *padapter, u8 *pbuf); +u8 add_ba_hdl(_adapter *padapter, unsigned char *pbuf); +u8 add_ba_rsp_hdl(_adapter *padapter, unsigned char *pbuf); + +void rtw_ap_wep_pk_setting(_adapter *adapter, struct sta_info *psta); + +u8 mlme_evt_hdl(_adapter *padapter, unsigned char *pbuf); +u8 chk_bmc_sleepq_hdl(_adapter *padapter, unsigned char *pbuf); +u8 tx_beacon_hdl(_adapter *padapter, unsigned char *pbuf); +u8 rtw_set_chbw_hdl(_adapter *padapter, u8 *pbuf); +u8 rtw_iqk_hdl(_adapter *padapter, unsigned char *pbuf); +u8 rtw_set_chplan_hdl(_adapter *padapter, unsigned char *pbuf); +u8 rtw_get_chplan_hdl(_adapter *padapter, unsigned char *pbuf); +u8 led_blink_hdl(_adapter *padapter, unsigned char *pbuf); +u8 set_csa_hdl(_adapter *padapter, unsigned char *pbuf); /* Kurt: Handling DFS channel switch announcement ie. */ +u8 tdls_hdl(_adapter *padapter, unsigned char *pbuf); +u8 run_in_thread_hdl(_adapter *padapter, u8 *pbuf); + +int rtw_sae_preprocess(_adapter *adapter, const u8 *buf, u32 len, u8 tx); + +u32 rtw_desc_rate_to_bitrate(u8 bw, u8 rate_idx, u8 sgi); + +#ifdef CONFIG_RTW_MULTI_AP +u8 rtw_get_ch_utilization(_adapter *adapter); +void rtw_ch_util_rpt(_adapter *adapter); +#endif + +#define GEN_MLME_EXT_HANDLER(cmd, callback_func) {.cmd_hdl = cmd, .callback = callback_func}, + +struct rtw_cmd { + u8(*cmd_hdl)(_adapter *padapter, u8 *pbuf); + void (*callback)(_adapter *padapter, struct cmd_obj *cmd); +}; + +#ifdef _RTW_CMD_C_ +#ifdef CONFIG_RTW_MESH +extern u8 rtw_mesh_set_plink_state_cmd_hdl(_adapter *adapter, u8 *parmbuf); +#else +u8 rtw_mesh_set_plink_state_cmd_hdl(_adapter *adapter, u8 *parmbuf) { return H2C_CMD_FAIL; }; +#endif + +struct rtw_cmd wlancmds[] = { + GEN_MLME_EXT_HANDLER(join_cmd_hdl, rtw_joinbss_cmd_callback) /*CMD_JOINBSS*/ + GEN_MLME_EXT_HANDLER(disconnect_hdl, rtw_disassoc_cmd_callback) /*CMD_DISCONNECT*/ + GEN_MLME_EXT_HANDLER(createbss_hdl, NULL) /*CMD_CREATE_BSS*/ + GEN_MLME_EXT_HANDLER(setopmode_hdl, NULL) /*CMD_SET_OPMODE*/ + GEN_MLME_EXT_HANDLER(sitesurvey_cmd_hdl, rtw_survey_cmd_callback) /*CMD_SITE_SURVEY*/ + GEN_MLME_EXT_HANDLER(setauth_hdl, NULL) /*CMD_SET_AUTH*/ + GEN_MLME_EXT_HANDLER(setkey_hdl, NULL) /*CMD_SET_KEY*/ + GEN_MLME_EXT_HANDLER(set_stakey_hdl, rtw_setstaKey_cmdrsp_callback) /*CMD_SET_STAKEY*/ + GEN_MLME_EXT_HANDLER(add_ba_hdl, NULL) /*CMD_ADD_BAREQ*/ + GEN_MLME_EXT_HANDLER(rtw_set_chbw_hdl, NULL) /*CMD_SET_CHANNEL*/ + GEN_MLME_EXT_HANDLER(tx_beacon_hdl, NULL) /*CMD_TX_BEACON*/ + GEN_MLME_EXT_HANDLER(mlme_evt_hdl, NULL) /*CMD_SET_MLME_EVT*/ + GEN_MLME_EXT_HANDLER(rtw_drvextra_cmd_hdl, NULL) /*CMD_SET_DRV_EXTRA*/ + GEN_MLME_EXT_HANDLER(rtw_set_chplan_hdl, NULL) /*CMD_SET_CHANPLAN*/ + GEN_MLME_EXT_HANDLER(led_blink_hdl, NULL) /*CMD_LEDBLINK*/ + GEN_MLME_EXT_HANDLER(set_csa_hdl, NULL) /*CMD_SET_CHANSWITCH*/ + GEN_MLME_EXT_HANDLER(tdls_hdl, NULL) /*CMD_TDLS*/ + GEN_MLME_EXT_HANDLER(chk_bmc_sleepq_hdl, NULL) /*CMD_CHK_BMCSLEEPQ*/ + GEN_MLME_EXT_HANDLER(run_in_thread_hdl, NULL) /*CMD_RUN_INTHREAD*/ + GEN_MLME_EXT_HANDLER(add_ba_rsp_hdl, NULL) /*CMD_ADD_BARSP*/ + GEN_MLME_EXT_HANDLER(rm_post_event_hdl, NULL) /*CMD_RM_POST_EVENT*/ + GEN_MLME_EXT_HANDLER(rtw_mesh_set_plink_state_cmd_hdl, NULL) /*CMD_SET_MESH_PLINK_STATE*/ + GEN_MLME_EXT_HANDLER(rtw_iqk_hdl, NULL) /*CMD_DO_IQK*/ + GEN_MLME_EXT_HANDLER(rtw_get_chplan_hdl, NULL) /* CMD_GET_CHANPLAN */ +}; +#endif + +struct rtw_evt_header { + u8 id; + u8 seq; + u16 len; +}; + +enum rtw_event_id { + EVT_SURVEY, /*0*/ + EVT_SURVEY_DONE, /*1*/ + EVT_JOINBSS, /*2*/ + EVT_ADD_STA, /*3*/ + EVT_DEL_STA, /*4*/ + EVT_WMM_UPDATE, /*5*/ +#ifdef CONFIG_IEEE80211W + EVT_TIMEOUT_STA, /*6*/ +#endif /* CONFIG_IEEE80211W */ +#ifdef CONFIG_RTW_80211R + EVT_FT_REASSOC, /*7*/ +#endif + EVT_ID_MAX +}; +#ifdef _RTW_MLME_EXT_C_ +static struct rtw_event wlanevents[] = { + {sizeof(struct survey_event), &rtw_survey_event_callback}, /*EVT_SURVEY*/ + {sizeof(struct surveydone_event), &rtw_surveydone_event_callback}, /*EVT_SURVEY_DONE*/ + {sizeof(struct joinbss_event), &rtw_joinbss_event_callback}, /*EVT_JOINBSS*/ + {sizeof(struct stassoc_event), &rtw_stassoc_event_callback}, /*EVT_ADD_STA*/ + {sizeof(struct stadel_event), &rtw_stadel_event_callback}, /*EVT_DEL_STA*/ + {sizeof(struct wmm_event), &rtw_wmm_event_callback}, /*EVT_WMM_UPDATE*/ + #ifdef CONFIG_IEEE80211W + {sizeof(struct stadel_event), &rtw_sta_timeout_event_callback}, /*EVT_TIMEOUT_STA*/ + #endif /* CONFIG_IEEE80211W */ + #ifdef CONFIG_RTW_80211R + {sizeof(struct stassoc_event), &rtw_ft_reassoc_event_callback}, /*EVT_FT_REASSOC*/ + #endif +}; +#endif/* _RTW_MLME_EXT_C_ */ +#endif diff --git a/include/rtw_mlme_ext.h.orig b/include/rtw_mlme_ext.h.orig new file mode 100755 index 0000000..dff0f11 --- /dev/null +++ b/include/rtw_mlme_ext.h.orig @@ -0,0 +1,1225 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_MLME_EXT_H_ +#define __RTW_MLME_EXT_H_ + + +/* Commented by Albert 20101105 + * Increase the SURVEY_TO value from 100 to 150 ( 100ms to 150ms ) + * The Realtek 8188CE SoftAP will spend around 100ms to send the probe response after receiving the probe request. + * So, this driver tried to extend the dwell time for each scanning channel. + * This will increase the chance to receive the probe response from SoftAP. */ +#define SURVEY_TO (100) + +#define REAUTH_TO (300) /* (50) */ +#define REASSOC_TO (300) /* (50) */ +/* #define DISCONNECT_TO (3000) */ +#define ADDBA_TO (2000) + +#define LINKED_TO (1) /* unit:2 sec, 1x2 = 2 sec */ + +#define REAUTH_LIMIT (4) +#define REASSOC_LIMIT (4) +#define READDBA_LIMIT (2) + +#ifdef CONFIG_GSPI_HCI + #define ROAMING_LIMIT 5 +#else + #define ROAMING_LIMIT 8 +#endif + +/*net_type, pmlmeinfo->state*/ +#define _HW_STATE_NOLINK_ 0x00 +#define _HW_STATE_ADHOC_ 0x01 +#define _HW_STATE_STATION_ 0x02 +#define _HW_STATE_AP_ 0x03 +#define _HW_STATE_MONITOR_ 0x04 + +#define WIFI_FW_NULL_STATE _HW_STATE_NOLINK_ +#define WIFI_FW_STATION_STATE _HW_STATE_STATION_ +#define WIFI_FW_AP_STATE _HW_STATE_AP_ +#define WIFI_FW_ADHOC_STATE _HW_STATE_ADHOC_ + +#define WIFI_FW_PRE_LINK 0x00000800 +#define WIFI_FW_AUTH_NULL 0x00000100 +#define WIFI_FW_AUTH_STATE 0x00000200 +#define WIFI_FW_AUTH_SUCCESS 0x00000400 + +#define WIFI_FW_ASSOC_STATE 0x00002000 +#define WIFI_FW_ASSOC_SUCCESS 0x00004000 + +#define WIFI_FW_LINKING_STATE (WIFI_FW_AUTH_NULL | WIFI_FW_AUTH_STATE | WIFI_FW_AUTH_SUCCESS | WIFI_FW_ASSOC_STATE) + + +#define _1M_RATE_ 0 +#define _2M_RATE_ 1 +#define _5M_RATE_ 2 +#define _11M_RATE_ 3 +#define _6M_RATE_ 4 +#define _9M_RATE_ 5 +#define _12M_RATE_ 6 +#define _18M_RATE_ 7 +#define _24M_RATE_ 8 +#define _36M_RATE_ 9 +#define _48M_RATE_ 10 +#define _54M_RATE_ 11 + +/******************************************************** +MCS rate definitions +*********************************************************/ +#define MCS_RATE_1R (0x000000ff) +#define MCS_RATE_2R (0x0000ffff) +#define MCS_RATE_3R (0x00ffffff) +#define MCS_RATE_4R (0xffffffff) +#define MCS_RATE_2R_13TO15_OFF (0x00001fff) + + +extern unsigned char RTW_WPA_OUI[]; +extern unsigned char WMM_OUI[]; +extern unsigned char WPS_OUI[]; +extern unsigned char WFD_OUI[]; +extern unsigned char P2P_OUI[]; +extern unsigned char MULTI_AP_OUI[]; + +extern unsigned char WMM_INFO_OUI[]; +extern unsigned char WMM_PARA_OUI[]; + +typedef struct _RT_CHANNEL_PLAN { + unsigned char Channel[MAX_CHANNEL_NUM]; + unsigned char Len; +} RT_CHANNEL_PLAN, *PRT_CHANNEL_PLAN; + +typedef enum _HT_IOT_PEER { + HT_IOT_PEER_UNKNOWN = 0, + HT_IOT_PEER_REALTEK = 1, + HT_IOT_PEER_REALTEK_92SE = 2, + HT_IOT_PEER_BROADCOM = 3, + HT_IOT_PEER_RALINK = 4, + HT_IOT_PEER_ATHEROS = 5, + HT_IOT_PEER_CISCO = 6, + HT_IOT_PEER_MERU = 7, + HT_IOT_PEER_MARVELL = 8, + HT_IOT_PEER_REALTEK_SOFTAP = 9,/* peer is RealTek SOFT_AP, by Bohn, 2009.12.17 */ + HT_IOT_PEER_SELF_SOFTAP = 10, /* Self is SoftAP */ + HT_IOT_PEER_AIRGO = 11, + HT_IOT_PEER_INTEL = 12, + HT_IOT_PEER_RTK_APCLIENT = 13, + HT_IOT_PEER_REALTEK_81XX = 14, + HT_IOT_PEER_REALTEK_WOW = 15, + HT_IOT_PEER_REALTEK_JAGUAR_BCUTAP = 16, + HT_IOT_PEER_REALTEK_JAGUAR_CCUTAP = 17, + HT_IOT_PEER_MAX = 18 +} HT_IOT_PEER_E, *PHTIOT_PEER_E; + + +typedef enum _RT_HT_INF0_CAP { + RT_HT_CAP_USE_TURBO_AGGR = 0x01, + RT_HT_CAP_USE_LONG_PREAMBLE = 0x02, + RT_HT_CAP_USE_AMPDU = 0x04, + RT_HT_CAP_USE_WOW = 0x8, + RT_HT_CAP_USE_SOFTAP = 0x10, + RT_HT_CAP_USE_92SE = 0x20, + RT_HT_CAP_USE_88C_92C = 0x40, + RT_HT_CAP_USE_AP_CLIENT_MODE = 0x80, /* AP team request to reserve this bit, by Emily */ +} RT_HT_INF0_CAPBILITY, *PRT_HT_INF0_CAPBILITY; + +typedef enum _RT_HT_INF1_CAP { + RT_HT_CAP_USE_VIDEO_CLIENT = 0x01, + RT_HT_CAP_USE_JAGUAR_BCUT = 0x02, + RT_HT_CAP_USE_JAGUAR_CCUT = 0x04, +} RT_HT_INF1_CAPBILITY, *PRT_HT_INF1_CAPBILITY; + +struct mlme_handler { + unsigned int num; + char *str; + unsigned int (*func)(_adapter *padapter, union recv_frame *precv_frame); +}; + +struct action_handler { + unsigned int num; + char *str; + unsigned int (*func)(_adapter *padapter, union recv_frame *precv_frame); +}; + +enum SCAN_STATE { + SCAN_DISABLE = 0, + SCAN_START = 1, + SCAN_PS_ANNC_WAIT = 2, + SCAN_ENTER = 3, + SCAN_PROCESS = 4, + + /* backop */ + SCAN_BACKING_OP = 5, + SCAN_BACK_OP = 6, + SCAN_LEAVING_OP = 7, + SCAN_LEAVE_OP = 8, + + /* SW antenna diversity (before linked) */ + SCAN_SW_ANTDIV_BL = 9, + + /* legacy p2p */ + SCAN_TO_P2P_LISTEN = 10, + SCAN_P2P_LISTEN = 11, + + SCAN_COMPLETE = 12, + SCAN_STATE_MAX, +}; + +const char *scan_state_str(u8 state); + +enum ss_backop_flag { + SS_BACKOP_EN = BIT0, /* backop when linked */ + SS_BACKOP_EN_NL = BIT1, /* backop even when no linked */ + + SS_BACKOP_PS_ANNC = BIT4, + SS_BACKOP_TX_RESUME = BIT5, +}; + +struct ss_res { + u8 state; + u8 next_state; /* will set to state on next cmd hdl */ + int bss_cnt; + u8 activate_ch_cnt; + int channel_idx; + u8 force_ssid_scan; + int scan_mode; + u16 scan_ch_ms; + u32 scan_timeout_ms; + u8 rx_ampdu_accept; + u8 rx_ampdu_size; + u8 igi_scan; + u8 igi_before_scan; /* used for restoring IGI value without enable DIG & FA_CNT */ +#ifdef CONFIG_SCAN_BACKOP + u8 backop_flags_sta; /* policy for station mode*/ + #ifdef CONFIG_AP_MODE + u8 backop_flags_ap; /* policy for ap mode */ + #endif + #ifdef CONFIG_RTW_MESH + u8 backop_flags_mesh; /* policy for mesh mode */ + #endif + u8 backop_flags; /* per backop runtime decision */ + u8 scan_cnt; + u8 scan_cnt_max; + systime backop_time; /* the start time of backop */ + u16 backop_ms; +#endif +#if defined(CONFIG_ANTENNA_DIVERSITY) || defined(DBG_SCAN_SW_ANTDIV_BL) + u8 is_sw_antdiv_bl_scan; +#endif + u8 ssid_num; + u8 ch_num; + NDIS_802_11_SSID ssid[RTW_SSID_SCAN_AMOUNT]; + struct rtw_ieee80211_channel ch[RTW_CHANNEL_SCAN_AMOUNT]; + + u32 token; /* 0: use to identify caller */ + u16 duration; /* 0: use default */ + u8 igi; /* 0: use defalut */ + u8 bw; /* 0: use default */ + + bool acs; /* aim to trigger channel selection when scan done */ +}; + +#ifdef CONFIG_TDLS +enum TDLS_option { + TDLS_ESTABLISHED = 1, + TDLS_ISSUE_PTI, + TDLS_CH_SW_RESP, + TDLS_CH_SW_PREPARE, + TDLS_CH_SW_START, + TDLS_CH_SW_TO_OFF_CHNL, + TDLS_CH_SW_TO_BASE_CHNL_UNSOLICITED, + TDLS_CH_SW_TO_BASE_CHNL, + TDLS_CH_SW_END_TO_BASE_CHNL, + TDLS_CH_SW_END, + TDLS_RS_RCR, + TDLS_TEARDOWN_STA, + TDLS_TEARDOWN_STA_NO_WAIT, + TDLS_TEARDOWN_STA_LOCALLY, + TDLS_TEARDOWN_STA_LOCALLY_POST, + maxTDLS, +}; + +#endif /* CONFIG_TDLS */ + +/* + * Usage: + * When one iface acted as AP mode and the other iface is STA mode and scanning, + * it should switch back to AP's operating channel periodically. + * Parameters info: + * When the driver scanned RTW_SCAN_NUM_OF_CH channels, it would switch back to AP's operating channel for + * RTW_BACK_OP_CH_MS milliseconds. + * Example: + * For chip supports 2.4G + 5GHz and AP mode is operating in channel 1, + * RTW_SCAN_NUM_OF_CH is 8, RTW_BACK_OP_CH_MS is 300 + * When it's STA mode gets set_scan command, + * it would + * 1. Doing the scan on channel 1.2.3.4.5.6.7.8 + * 2. Back to channel 1 for 300 milliseconds + * 3. Go through doing site survey on channel 9.10.11.36.40.44.48.52 + * 4. Back to channel 1 for 300 milliseconds + * 5. ... and so on, till survey done. + */ +#if defined(CONFIG_ATMEL_RC_PATCH) + #define RTW_SCAN_NUM_OF_CH 2 + #define RTW_BACK_OP_CH_MS 200 +#elseif defined(CONFIG_CUSTOMER_EZVIZ_CHIME2) + #define RTW_SCAN_NUM_OF_CH 1 + #define RTW_BACK_OP_CH_MS 200 +#else + #define RTW_SCAN_NUM_OF_CH 3 + #define RTW_BACK_OP_CH_MS 400 +#endif + +#define RTW_IP_ADDR_LEN 4 +#define RTW_IPv6_ADDR_LEN 16 + +struct mlme_ext_info { + u32 state; +#ifdef CONFIG_MI_WITH_MBSSID_CAM + u8 hw_media_state; +#endif + u32 reauth_count; + u32 reassoc_count; + u32 link_count; + u32 auth_seq; + u32 auth_algo; /* 802.11 auth, could be open, shared, auto */ + u16 auth_status; + u32 authModeToggle; + u32 enc_algo;/* encrypt algorithm; */ + u32 key_index; /* this is only valid for legendary wep, 0~3 for key id. */ + u32 iv; + u8 chg_txt[128]; + u16 aid; + u16 bcn_interval; + u16 capability; + u8 assoc_AP_vendor; + u8 slotTime; + u8 preamble_mode; + u8 WMM_enable; + u8 ERP_enable; + u8 ERP_IE; + u8 HT_enable; + u8 HT_caps_enable; + u8 HT_info_enable; + u8 HT_protection; + u8 turboMode_cts2self; + u8 turboMode_rtsen; + u8 SM_PS; + u8 agg_enable_bitmap; + u8 ADDBA_retry_count; + u8 candidate_tid_bitmap; + u8 dialogToken; + /* Accept ADDBA Request */ + BOOLEAN bAcceptAddbaReq; + u8 bwmode_updated; + u8 hidden_ssid_mode; + u8 VHT_enable; + + u8 ip_addr[RTW_IP_ADDR_LEN]; + u8 ip6_addr[RTW_IPv6_ADDR_LEN]; + + struct ADDBA_request ADDBA_req; + struct WMM_para_element WMM_param; + struct HT_caps_element HT_caps; + struct HT_info_element HT_info; + WLAN_BSSID_EX network;/* join network or bss_network, if in ap mode, it is the same to cur_network.network */ +#ifdef ROKU_PRIVATE + /*infra mode, store supported rates from AssocRsp*/ + NDIS_802_11_RATES_EX SupportedRates_infra_ap; + u8 ht_vht_received;/*ht_vht_received used to show debug msg BIT(0):HT BIT(1):VHT */ +#endif /* ROKU_PRIVATE */ +}; + +enum { + RTW_CHF_NO_IR = BIT0, + RTW_CHF_DFS = BIT1, + RTW_CHF_LONG_CAC = BIT2, + RTW_CHF_NON_OCP = BIT3, +}; + +/* The channel information about this channel including joining, scanning, and power constraints. */ +typedef struct _RT_CHANNEL_INFO { + u8 ChannelNum; /* The channel number. */ + + /* + * Bitmap and its usage: + * RTW_CHF_NO_IR, RTW_CHF_DFS: is used to check for status + * RTW_CHF_NON_OCP: is only used to record if event is reported, status check is still done using non_ocp_end_time + */ + u8 flags; + /* u16 ScanPeriod; */ /* Listen time in millisecond in this channel. */ + /* s32 MaxTxPwrDbm; */ /* Max allowed tx power. */ + /* u32 ExInfo; */ /* Extended Information for this channel. */ +#ifdef CONFIG_FIND_BEST_CHANNEL + u32 rx_count; +#endif +#if CONFIG_IEEE80211_BAND_5GHZ && CONFIG_DFS + #ifdef CONFIG_DFS_MASTER + systime non_ocp_end_time; + #endif +#endif + u8 hidden_bss_cnt; /* per scan count */ +} RT_CHANNEL_INFO, *PRT_CHANNEL_INFO; + +#define CAC_TIME_MS (60*1000) +#define CAC_TIME_CE_MS (10*60*1000) +#define NON_OCP_TIME_MS (30*60*1000) + +#if CONFIG_TXPWR_LIMIT +void rtw_txpwr_init_regd(struct rf_ctl_t *rfctl); +#endif +int rtw_rfctl_init(_adapter *adapter); +void rtw_rfctl_deinit(_adapter *adapter); +void rtw_rfctl_chplan_init(_adapter *adapter); +void rtw_rfctl_update_op_mode(struct rf_ctl_t *rfctl, u8 ifbmp_mod, u8 if_op); + +u8 rtw_rfctl_get_dfs_domain(struct rf_ctl_t *rfctl); +u8 rtw_rfctl_dfs_domain_unknown(struct rf_ctl_t *rfctl); + +#ifdef CONFIG_DFS_MASTER +struct rf_ctl_t; +#define CH_IS_NON_OCP(rt_ch_info) (rtw_time_after((rt_ch_info)->non_ocp_end_time, rtw_get_current_time())) +bool rtw_is_cac_reset_needed(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset); +bool _rtw_rfctl_overlap_radar_detect_ch(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset); +bool rtw_rfctl_overlap_radar_detect_ch(struct rf_ctl_t *rfctl); +bool rtw_rfctl_is_tx_blocked_by_ch_waiting(struct rf_ctl_t *rfctl); +bool rtw_chset_is_chbw_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset); +bool rtw_chset_is_ch_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch); +bool rtw_chset_update_non_ocp(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset); +bool rtw_chset_update_non_ocp_ms(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset, int ms); +void rtw_chset_chk_non_ocp_finish(struct rf_ctl_t *rfctl); +u32 rtw_get_ch_waiting_ms(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, u32 *r_non_ocp_ms, u32 *r_cac_ms); +void rtw_reset_cac(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset); +u32 rtw_force_stop_cac(struct rf_ctl_t *rfctl, u32 timeout_ms); +#else +#define CH_IS_NON_OCP(rt_ch_info) 0 +#define rtw_chset_is_chbw_non_ocp(ch_set, ch, bw, offset) _FALSE +#define rtw_chset_is_ch_non_ocp(ch_set, ch) _FALSE +#define rtw_rfctl_is_tx_blocked_by_ch_waiting(rfctl) _FALSE +#endif + +bool rtw_choose_shortest_waiting_ch(struct rf_ctl_t *rfctl, u8 sel_ch, u8 max_bw + , u8 *dec_ch, u8 *dec_bw, u8 *dec_offset + , u8 e_flags, u8 d_flags, u8 cur_ch, bool by_int_info, u8 mesh_only); + +struct get_chplan_resp { + const struct country_chplan *country_ent; + u8 channel_plan; +#if CONFIG_TXPWR_LIMIT + const char *regd_name; +#endif +#ifdef CONFIG_DFS_MASTER + u8 dfs_domain; +#endif + u8 chset_num; + RT_CHANNEL_INFO chset[0]; +}; + +#ifdef CONFIG_PROC_DEBUG +void dump_chset(void *sel, RT_CHANNEL_INFO *ch_set, u8 chset_num); +void dump_cur_chset(void *sel, struct rf_ctl_t *rfctl); +#endif + +int rtw_chset_search_ch(RT_CHANNEL_INFO *ch_set, const u32 ch); +u8 rtw_chset_is_chbw_valid(RT_CHANNEL_INFO *ch_set, u8 ch, u8 bw, u8 offset + , bool allow_primary_passive, bool allow_passive); +void rtw_chset_sync_chbw(RT_CHANNEL_INFO *ch_set, u8 *req_ch, u8 *req_bw, u8 *req_offset + , u8 *g_ch, u8 *g_bw, u8 *g_offset, bool allow_primary_passive, bool allow_passive); + +bool rtw_mlme_band_check(_adapter *adapter, const u32 ch); + + +enum { + BAND_24G = BIT0, + BAND_5G = BIT1, +}; +void RTW_SET_SCAN_BAND_SKIP(_adapter *padapter, int skip_band); +void RTW_CLR_SCAN_BAND_SKIP(_adapter *padapter, int skip_band); +int RTW_GET_SCAN_BAND_SKIP(_adapter *padapter); + +bool rtw_mlme_ignore_chan(_adapter *adapter, const u32 ch); + +/* P2P_MAX_REG_CLASSES - Maximum number of regulatory classes */ +#define P2P_MAX_REG_CLASSES 10 + +/* P2P_MAX_REG_CLASS_CHANNELS - Maximum number of channels per regulatory class */ +#define P2P_MAX_REG_CLASS_CHANNELS 20 + +/* struct p2p_channels - List of supported channels */ +struct p2p_channels { + /* struct p2p_reg_class - Supported regulatory class */ + struct p2p_reg_class { + /* reg_class - Regulatory class (IEEE 802.11-2007, Annex J) */ + u8 reg_class; + + /* channel - Supported channels */ + u8 channel[P2P_MAX_REG_CLASS_CHANNELS]; + + /* channels - Number of channel entries in use */ + size_t channels; + } reg_class[P2P_MAX_REG_CLASSES]; + + /* reg_classes - Number of reg_class entries in use */ + size_t reg_classes; +}; + +struct p2p_oper_class_map { + enum hw_mode {IEEE80211G, IEEE80211A} mode; + u8 op_class; + u8 min_chan; + u8 max_chan; + u8 inc; + enum { BW20, BW40PLUS, BW40MINUS } bw; +}; + +struct mlme_ext_priv { + _adapter *padapter; + u8 mlmeext_init; + ATOMIC_T event_seq; + u16 mgnt_seq; +#ifdef CONFIG_IEEE80211W + u16 sa_query_seq; +#endif + /* struct fw_priv fwpriv; */ + + unsigned char cur_channel; + unsigned char cur_bwmode; + unsigned char cur_ch_offset;/* PRIME_CHNL_OFFSET */ + unsigned char cur_wireless_mode; /* NETWORK_TYPE */ + + unsigned char basicrate[NumRates]; + unsigned char datarate[NumRates]; +#ifdef CONFIG_80211N_HT + unsigned char default_supported_mcs_set[16]; +#endif + + struct ss_res sitesurvey_res; + struct mlme_ext_info mlmext_info;/* for sta/adhoc mode, including current scanning/connecting/connected related info. + * for ap mode, network includes ap's cap_info */ + _timer survey_timer; + _timer link_timer; + +#ifdef CONFIG_RTW_REPEATER_SON + _timer rson_scan_timer; +#endif +#ifdef CONFIG_RTW_80211R + _timer ft_link_timer; + _timer ft_roam_timer; +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + _timer tbtx_xmit_timer; + _timer tbtx_token_dispatch_timer; +#endif + + systime last_scan_time; + u8 scan_abort; + u8 join_abort; + u8 tx_rate; /* TXRATE when USERATE is set. */ + + u32 retry; /* retry for issue probereq */ + + u64 TSFValue; + u32 bcn_cnt; + u32 last_bcn_cnt; + u8 cur_bcn_cnt;/*2s*/ + u8 dtim;/*DTIM Period*/ +#ifdef DBG_RX_BCN + u8 tim[4]; +#endif +#ifdef CONFIG_BCN_RECV_TIME + u16 bcn_rx_time; +#endif +#ifdef CONFIG_AP_MODE + unsigned char bstart_bss; +#endif + +#ifdef CONFIG_80211D + u8 update_channel_plan_by_ap_done; +#endif + /* recv_decache check for Action_public frame */ + u8 action_public_dialog_token; + u16 action_public_rxseq; + + /* #ifdef CONFIG_ACTIVE_KEEP_ALIVE_CHECK */ + u8 active_keep_alive_check; + /* #endif */ +#ifdef DBG_FIXED_CHAN + u8 fixed_chan; +#endif + + u8 tsf_update_required:1; + u8 en_hw_update_tsf:1; /* set hw sync bcn tsf register or not */ + systime tsf_update_pause_stime; + u8 tsf_update_pause_factor; /* num of bcn intervals to stay TSF update pause status */ + u8 tsf_update_restore_factor; /* num of bcn interval to stay TSF update restore status */ +#ifdef CONFIG_SUPPORT_STATIC_SMPS + u8 ssmps_en; + u16 ssmps_tx_tp_th;/*Mbps*/ + u16 ssmps_rx_tp_th;/*Mbps*/ + #ifdef DBG_STATIC_SMPS + u8 ssmps_test; + u8 ssmps_test_en; + #endif +#endif +#ifdef CONFIG_CTRL_TXSS_BY_TP + u8 txss_ctrl_en; + u16 txss_tp_th;/*Mbps*/ + u8 txss_tp_chk_cnt;/*unit 2s*/ + bool txss_1ss; + u8 txss_momi_type_bk; +#endif +#ifdef CONFIG_DFS + _timer csa_timer; +#endif /* CONFIG_DFS */ +}; + +struct support_rate_handler { + u8 rate; + bool basic; + bool existence; +}; + +static inline u8 check_mlmeinfo_state(struct mlme_ext_priv *plmeext, sint state) +{ + if ((plmeext->mlmext_info.state & 0x03) == state) + return _TRUE; + + return _FALSE; +} + +void sitesurvey_set_offch_state(_adapter *adapter, u8 scan_state); + +#define mlmeext_msr(mlmeext) ((mlmeext)->mlmext_info.state & 0x03) +#define mlmeext_scan_state(mlmeext) ((mlmeext)->sitesurvey_res.state) +#define mlmeext_scan_state_str(mlmeext) scan_state_str((mlmeext)->sitesurvey_res.state) +#define mlmeext_chk_scan_state(mlmeext, _state) ((mlmeext)->sitesurvey_res.state == (_state)) +#define mlmeext_set_scan_state(mlmeext, _state) \ + do { \ + ((mlmeext)->sitesurvey_res.state = (_state)); \ + ((mlmeext)->sitesurvey_res.next_state = (_state)); \ + rtw_mi_update_iface_status(&((container_of(mlmeext, _adapter, mlmeextpriv)->mlmepriv)), 0); \ + /* RTW_INFO("set_scan_state:%s\n", scan_state_str(_state)); */ \ + sitesurvey_set_offch_state(container_of(mlmeext, _adapter, mlmeextpriv), _state); \ + } while (0) + +#define mlmeext_scan_next_state(mlmeext) ((mlmeext)->sitesurvey_res.next_state) +#define mlmeext_set_scan_next_state(mlmeext, _state) \ + do { \ + ((mlmeext)->sitesurvey_res.next_state = (_state)); \ + /* RTW_INFO("set_scan_next_state:%s\n", scan_state_str(_state)); */ \ + } while (0) + +#ifdef CONFIG_SCAN_BACKOP +#define mlmeext_scan_backop_flags(mlmeext) ((mlmeext)->sitesurvey_res.backop_flags) +#define mlmeext_chk_scan_backop_flags(mlmeext, flags) ((mlmeext)->sitesurvey_res.backop_flags & (flags)) +#define mlmeext_assign_scan_backop_flags(mlmeext, flags) \ + do { \ + ((mlmeext)->sitesurvey_res.backop_flags = (flags)); \ + RTW_INFO("assign_scan_backop_flags:0x%02x\n", (mlmeext)->sitesurvey_res.backop_flags); \ + } while (0) + +#define mlmeext_scan_backop_flags_sta(mlmeext) ((mlmeext)->sitesurvey_res.backop_flags_sta) +#define mlmeext_chk_scan_backop_flags_sta(mlmeext, flags) ((mlmeext)->sitesurvey_res.backop_flags_sta & (flags)) +#define mlmeext_assign_scan_backop_flags_sta(mlmeext, flags) \ + do { \ + ((mlmeext)->sitesurvey_res.backop_flags_sta = (flags)); \ + } while (0) +#else +#define mlmeext_scan_backop_flags(mlmeext) (0) +#define mlmeext_chk_scan_backop_flags(mlmeext, flags) (0) +#define mlmeext_assign_scan_backop_flags(mlmeext, flags) do {} while (0) + +#define mlmeext_scan_backop_flags_sta(mlmeext) (0) +#define mlmeext_chk_scan_backop_flags_sta(mlmeext, flags) (0) +#define mlmeext_assign_scan_backop_flags_sta(mlmeext, flags) do {} while (0) +#endif /* CONFIG_SCAN_BACKOP */ + +#if defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_AP_MODE) +#define mlmeext_scan_backop_flags_ap(mlmeext) ((mlmeext)->sitesurvey_res.backop_flags_ap) +#define mlmeext_chk_scan_backop_flags_ap(mlmeext, flags) ((mlmeext)->sitesurvey_res.backop_flags_ap & (flags)) +#define mlmeext_assign_scan_backop_flags_ap(mlmeext, flags) \ + do { \ + ((mlmeext)->sitesurvey_res.backop_flags_ap = (flags)); \ + } while (0) +#else +#define mlmeext_scan_backop_flags_ap(mlmeext) (0) +#define mlmeext_chk_scan_backop_flags_ap(mlmeext, flags) (0) +#define mlmeext_assign_scan_backop_flags_ap(mlmeext, flags) do {} while (0) +#endif /* defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_AP_MODE) */ + +#if defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_RTW_MESH) +#define mlmeext_scan_backop_flags_mesh(mlmeext) ((mlmeext)->sitesurvey_res.backop_flags_mesh) +#define mlmeext_chk_scan_backop_flags_mesh(mlmeext, flags) ((mlmeext)->sitesurvey_res.backop_flags_mesh & (flags)) +#define mlmeext_assign_scan_backop_flags_mesh(mlmeext, flags) \ + do { \ + ((mlmeext)->sitesurvey_res.backop_flags_mesh = (flags)); \ + } while (0) +#else +#define mlmeext_scan_backop_flags_mesh(mlmeext) (0) +#define mlmeext_chk_scan_backop_flags_mesh(mlmeext, flags) (0) +#define mlmeext_assign_scan_backop_flags_mesh(mlmeext, flags) do {} while (0) +#endif /* defined(CONFIG_SCAN_BACKOP) && defined(CONFIG_RTW_MESH) */ + +u32 rtw_scan_timeout_decision(_adapter *padapter); + +void init_mlme_default_rate_set(_adapter *padapter); +int init_mlme_ext_priv(_adapter *padapter); +int init_hw_mlme_ext(_adapter *padapter); +void free_mlme_ext_priv(struct mlme_ext_priv *pmlmeext); +extern struct xmit_frame *alloc_mgtxmitframe(struct xmit_priv *pxmitpriv); +struct xmit_frame *alloc_mgtxmitframe_once(struct xmit_priv *pxmitpriv); + +/* void fill_fwpriv(_adapter * padapter, struct fw_priv *pfwpriv); */ +u8 judge_network_type(_adapter *padapter, unsigned char *rate, int ratelen); +void get_rate_set(_adapter *padapter, unsigned char *pbssrate, int *bssrate_len); +void set_mcs_rate_by_mask(u8 *mcs_set, u32 mask); +void UpdateBrateTbl(_adapter *padapter, u8 *mBratesOS); +void UpdateBrateTblForSoftAP(u8 *bssrateset, u32 bssratelen); +void change_band_update_ie(_adapter *padapter, WLAN_BSSID_EX *pnetwork, u8 ch); + +void Set_MSR(_adapter *padapter, u8 type); + + +void rtw_set_external_auth_status(_adapter *padapter, const void *data, int len); + +u8 rtw_get_oper_ch(_adapter *adapter); +void rtw_set_oper_ch(_adapter *adapter, u8 ch); +u8 rtw_get_oper_bw(_adapter *adapter); +void rtw_set_oper_bw(_adapter *adapter, u8 bw); +u8 rtw_get_oper_choffset(_adapter *adapter); +void rtw_set_oper_choffset(_adapter *adapter, u8 offset); +systime rtw_get_on_oper_ch_time(_adapter *adapter); +systime rtw_get_on_cur_ch_time(_adapter *adapter); + +void set_channel_bwmode(_adapter *padapter, unsigned char channel, unsigned char channel_offset, unsigned short bwmode); + +void csa_timer_hdl(void *FunctionContext); + +unsigned int decide_wait_for_beacon_timeout(unsigned int bcn_interval); + +void _clear_cam_entry(_adapter *padapter, u8 entry); +void write_cam_from_cache(_adapter *adapter, u8 id); +void rtw_sec_cam_swap(_adapter *adapter, u8 cam_id_a, u8 cam_id_b); +void rtw_clean_dk_section(_adapter *adapter); +void rtw_clean_hw_dk_cam(_adapter *adapter); + +/* modify both HW and cache */ +void write_cam(_adapter *padapter, u8 id, u16 ctrl, u8 *mac, u8 *key); +void clear_cam_entry(_adapter *padapter, u8 id); + +/* modify cache only */ +void write_cam_cache(_adapter *adapter, u8 id, u16 ctrl, u8 *mac, u8 *key); +void clear_cam_cache(_adapter *adapter, u8 id); + +void invalidate_cam_all(_adapter *padapter); + +void flush_all_cam_entry(_adapter *padapter); + +BOOLEAN IsLegal5GChannel(PADAPTER Adapter, u8 channel); + +void site_survey(_adapter *padapter, u8 survey_channel, RT_SCAN_TYPE ScanType); +u8 collect_bss_info(_adapter *padapter, union recv_frame *precv_frame, WLAN_BSSID_EX *bssid); +void update_network(WLAN_BSSID_EX *dst, WLAN_BSSID_EX *src, _adapter *padapter, bool update_ie); + +u8 *get_my_bssid(WLAN_BSSID_EX *pnetwork); +u16 get_beacon_interval(WLAN_BSSID_EX *bss); + +int is_client_associated_to_ap(_adapter *padapter); +int is_client_associated_to_ibss(_adapter *padapter); +int is_IBSS_empty(_adapter *padapter); + +unsigned char check_assoc_AP(u8 *pframe, uint len); +void get_assoc_AP_Vendor(char *vendor, u8 assoc_AP_vendor); +#ifdef CONFIG_RTS_FULL_BW +void rtw_parse_sta_vendor_ie_8812(_adapter *adapter, struct sta_info *sta, u8 *tlv_ies, u16 tlv_ies_len); +#endif/*CONFIG_RTS_FULL_BW*/ +#ifdef CONFIG_80211AC_VHT +void get_vht_bf_cap(u8 *pframe, uint len, struct vht_bf_cap *bf_cap); +#endif + +int WMM_param_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#ifdef CONFIG_WFD +void rtw_process_wfd_ie(_adapter *adapter, u8 *ie, u8 ie_len, const char *tag); +void rtw_process_wfd_ies(_adapter *adapter, u8 *ies, u8 ies_len, const char *tag); +#endif +void WMMOnAssocRsp(_adapter *padapter); +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 rtw_is_tbtx_capabilty(u8 *p, u8 len); +#endif + +void HT_caps_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#ifdef ROKU_PRIVATE +void HT_caps_handler_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#endif +void HT_info_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +void HTOnAssocRsp(_adapter *padapter); + +#ifdef ROKU_PRIVATE +void Supported_rate_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +void Extended_Supported_rate_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#endif + +void ERP_IE_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +void VCS_update(_adapter *padapter, struct sta_info *psta); +void update_ldpc_stbc_cap(struct sta_info *psta); + +bool rtw_validate_value(u16 EID, u8 *p, u16 len); +bool is_hidden_ssid(char *ssid, int len); +bool hidden_ssid_ap(WLAN_BSSID_EX *snetwork); +void rtw_absorb_ssid_ifneed(_adapter *padapter, WLAN_BSSID_EX *bssid, u8 *pframe); + +int rtw_get_bcn_keys(_adapter *adapter, u8 *whdr, u32 flen, struct beacon_keys *bcn_keys); +int rtw_get_bcn_keys_from_bss(WLAN_BSSID_EX *bss, struct beacon_keys *bcn_keys); +int rtw_update_bcn_keys_of_network(struct wlan_network *network); + +int validate_beacon_len(u8 *pframe, uint len); +void rtw_dump_bcn_keys(void *sel, struct beacon_keys *recv_beacon); +void rtw_bcn_key_err_fix(struct beacon_keys *cur, struct beacon_keys *recv); +bool rtw_bcn_key_compare(struct beacon_keys *cur, struct beacon_keys *recv); +int rtw_check_bcn_info(ADAPTER *Adapter, u8 *pframe, u32 packet_len); +void update_beacon_info(_adapter *padapter, u8 *pframe, uint len, struct sta_info *psta); +#if CONFIG_DFS +void process_csa_ie(_adapter *padapter, u8 *ies, uint ies_len); +#endif +void update_capinfo(PADAPTER Adapter, u16 updateCap); +void update_wireless_mode(_adapter *padapter); +void update_tx_basic_rate(_adapter *padapter, u8 modulation); +void update_sta_basic_rate(struct sta_info *psta, u8 wireless_mode); +int rtw_ies_get_supported_rate(u8 *ies, uint ies_len, u8 *rate_set, u8 *rate_num); + +/* for sta/adhoc mode */ +void update_sta_info(_adapter *padapter, struct sta_info *psta); +unsigned int update_basic_rate(unsigned char *ptn, unsigned int ptn_sz); +unsigned int update_supported_rate(unsigned char *ptn, unsigned int ptn_sz); +void Update_RA_Entry(_adapter *padapter, struct sta_info *psta); +void set_sta_rate(_adapter *padapter, struct sta_info *psta); + +unsigned int receive_disconnect(_adapter *padapter, unsigned char *MacAddr, unsigned short reason, u8 locally_generated); + +unsigned char get_highest_rate_idx(u64 mask); +unsigned char get_lowest_rate_idx_ex(u64 mask, int start_bit); +#define get_lowest_rate_idx(mask) get_lowest_rate_idx_ex(mask, 0) + +int support_short_GI(_adapter *padapter, struct HT_caps_element *pHT_caps, u8 bwmode); +unsigned int is_ap_in_tkip(_adapter *padapter); +unsigned int is_ap_in_wep(_adapter *padapter); +unsigned int should_forbid_n_rate(_adapter *padapter); + +void parsing_eapol_packet(_adapter *padapter, u8 *key_payload, struct sta_info *psta, u8 trx_type); + +bool _rtw_camctl_chk_cap(_adapter *adapter, u8 cap); +void _rtw_camctl_set_flags(_adapter *adapter, u32 flags); +void rtw_camctl_set_flags(_adapter *adapter, u32 flags); +void _rtw_camctl_clr_flags(_adapter *adapter, u32 flags); +void rtw_camctl_clr_flags(_adapter *adapter, u32 flags); +bool _rtw_camctl_chk_flags(_adapter *adapter, u32 flags); + +struct sec_cam_bmp; +void dump_sec_cam_map(void *sel, struct sec_cam_bmp *map, u8 max_num); +void rtw_sec_cam_map_set(struct sec_cam_bmp *map, u8 id); +void rtw_sec_cam_map_clr_all(struct sec_cam_bmp *map); + +bool _rtw_camid_is_gk(_adapter *adapter, u8 cam_id); +bool rtw_camid_is_gk(_adapter *adapter, u8 cam_id); +s16 rtw_camid_search(_adapter *adapter, u8 *addr, s16 kid, s8 gk); +s16 rtw_camid_alloc(_adapter *adapter, struct sta_info *sta, u8 kid, u8 gk, bool ext_sec, bool *used); +void rtw_camid_free(_adapter *adapter, u8 cam_id); +u8 rtw_get_sec_camid(_adapter *adapter, u8 max_bk_key_num, u8 *sec_key_id); + +struct macid_bmp; +struct macid_ctl_t; +bool _rtw_macid_ctl_chk_cap(_adapter *adapter, u8 cap); +void dump_macid_map(void *sel, struct macid_bmp *map, u8 max_num); +bool rtw_macid_is_set(struct macid_bmp *map, u8 id); +void rtw_macid_map_clr(struct macid_bmp *map, u8 id); +bool rtw_macid_is_used(struct macid_ctl_t *macid_ctl, u8 id); +bool rtw_macid_is_bmc(struct macid_ctl_t *macid_ctl, u8 id); +u8 rtw_macid_get_iface_bmp(struct macid_ctl_t *macid_ctl, u8 id); +bool rtw_macid_is_iface_shared(struct macid_ctl_t *macid_ctl, u8 id); +bool rtw_macid_is_iface_specific(struct macid_ctl_t *macid_ctl, u8 id, _adapter *adapter); +s8 rtw_macid_get_ch_g(struct macid_ctl_t *macid_ctl, u8 id); +void rtw_alloc_macid(_adapter *padapter, struct sta_info *psta); +void rtw_release_macid(_adapter *padapter, struct sta_info *psta); +u8 rtw_search_max_mac_id(_adapter *padapter); +u8 rtw_macid_ctl_set_h2c_msr(struct macid_ctl_t *macid_ctl, u8 id, u8 h2c_msr); +void rtw_macid_ctl_set_bw(struct macid_ctl_t *macid_ctl, u8 id, u8 bw); +void rtw_macid_ctl_set_vht_en(struct macid_ctl_t *macid_ctl, u8 id, u8 en); +void rtw_macid_ctl_set_rate_bmp0(struct macid_ctl_t *macid_ctl, u8 id, u32 bmp); +void rtw_macid_ctl_set_rate_bmp1(struct macid_ctl_t *macid_ctl, u8 id, u32 bmp); +#ifdef CONFIG_PROTSEL_MACSLEEP +void rtw_macid_ctl_init_sleep_reg(struct macid_ctl_t *macid_ctl, u16 reg_ctrl, u16 reg_info); +void rtw_macid_ctl_init_drop_reg(struct macid_ctl_t *macid_ctl, u16 reg_ctrl, u16 reg_info); +#else +void rtw_macid_ctl_init_sleep_reg(struct macid_ctl_t *macid_ctl, u16 m0, u16 m1, u16 m2, u16 m3); +void rtw_macid_ctl_init_drop_reg(struct macid_ctl_t *macid_ctl, u16 m0, u16 m1, u16 m2, u16 m3); +#endif +void rtw_macid_ctl_init(struct macid_ctl_t *macid_ctl); +void rtw_macid_ctl_deinit(struct macid_ctl_t *macid_ctl); +u8 rtw_iface_bcmc_id_get(_adapter *padapter); +void rtw_iface_bcmc_id_set(_adapter *padapter, u8 mac_id); +#if defined(DBG_CONFIG_ERROR_RESET) && defined(CONFIG_CONCURRENT_MODE) +void rtw_iface_bcmc_sec_cam_map_restore(_adapter *adapter); +#endif +bool rtw_bmp_is_set(const u8 *bmp, u8 bmp_len, u8 id); +void rtw_bmp_set(u8 *bmp, u8 bmp_len, u8 id); +void rtw_bmp_clear(u8 *bmp, u8 bmp_len, u8 id); +bool rtw_bmp_not_empty(const u8 *bmp, u8 bmp_len); +bool rtw_bmp_not_empty_exclude_bit0(const u8 *bmp, u8 bmp_len); + +#ifdef CONFIG_AP_MODE +bool rtw_tim_map_is_set(_adapter *padapter, const u8 *map, u8 id); +void rtw_tim_map_set(_adapter *padapter, u8 *map, u8 id); +void rtw_tim_map_clear(_adapter *padapter, u8 *map, u8 id); +bool rtw_tim_map_anyone_be_set(_adapter *padapter, const u8 *map); +bool rtw_tim_map_anyone_be_set_exclude_aid0(_adapter *padapter, const u8 *map); +#endif /* CONFIG_AP_MODE */ + +u32 report_join_res(_adapter *padapter, int aid_res, u16 status); +void report_survey_event(_adapter *padapter, union recv_frame *precv_frame); +void report_surveydone_event(_adapter *padapter, bool acs); +u32 report_del_sta_event(_adapter *padapter, unsigned char *MacAddr, unsigned short reason, bool enqueue, u8 locally_generated); +void report_add_sta_event(_adapter *padapter, unsigned char *MacAddr); +bool rtw_port_switch_chk(_adapter *adapter); +void report_wmm_edca_update(_adapter *padapter); + +void beacon_timing_control(_adapter *padapter); +u8 chk_bmc_sleepq_cmd(_adapter *padapter); +extern u8 set_tx_beacon_cmd(_adapter *padapter, u8 flags); +unsigned int setup_beacon_frame(_adapter *padapter, unsigned char *beacon_frame); +void update_mgnt_tx_rate(_adapter *padapter, u8 rate); +void update_monitor_frame_attrib(_adapter *padapter, struct pkt_attrib *pattrib); +#ifdef CONFIG_RTW_MGMT_QUEUE +void update_mgntframe_subtype(_adapter *padapter, struct xmit_frame *pmgntframe); +#endif +void update_mgntframe_attrib(_adapter *padapter, struct pkt_attrib *pattrib); +void update_mgntframe_attrib_addr(_adapter *padapter, struct xmit_frame *pmgntframe); +void dump_mgntframe(_adapter *padapter, struct xmit_frame *pmgntframe); +s32 dump_mgntframe_and_wait(_adapter *padapter, struct xmit_frame *pmgntframe, int timeout_ms); +s32 dump_mgntframe_and_wait_ack(_adapter *padapter, struct xmit_frame *pmgntframe); +s32 dump_mgntframe_and_wait_ack_timeout(_adapter *padapter, struct xmit_frame *pmgntframe, int timeout_ms); + +#ifdef CONFIG_P2P +int get_reg_classes_full_count(struct p2p_channels *channel_list); +void issue_probersp_p2p(_adapter *padapter, unsigned char *da); +void issue_p2p_provision_request(_adapter *padapter, u8 *pssid, u8 ussidlen, u8 *pdev_raddr); +void issue_p2p_GO_request(_adapter *padapter, u8 *raddr); +void issue_probereq_p2p(_adapter *padapter, u8 *da); +int issue_probereq_p2p_ex(_adapter *adapter, u8 *da, int try_cnt, int wait_ms); +void issue_p2p_invitation_response(_adapter *padapter, u8 *raddr, u8 dialogToken, u8 success); +void issue_p2p_invitation_request(_adapter *padapter, u8 *raddr); +#endif /* CONFIG_P2P */ +void issue_beacon(_adapter *padapter, int timeout_ms); +void issue_probersp(_adapter *padapter, unsigned char *da, u8 is_valid_p2p_probereq); +void _issue_assocreq(_adapter *padapter, u8 is_assoc); +void issue_assocreq(_adapter *padapter); +void issue_reassocreq(_adapter *padapter); +void issue_asocrsp(_adapter *padapter, unsigned short status, struct sta_info *pstat, int pkt_type); +void issue_auth(_adapter *padapter, struct sta_info *psta, unsigned short status); +void issue_probereq(_adapter *padapter, const NDIS_802_11_SSID *pssid, const u8 *da); +s32 issue_probereq_ex(_adapter *padapter, const NDIS_802_11_SSID *pssid, const u8 *da, u8 ch, bool append_wps, int try_cnt, int wait_ms); +int issue_nulldata(_adapter *padapter, unsigned char *da, unsigned int power_mode, int try_cnt, int wait_ms); +int issue_qos_nulldata(_adapter *padapter, unsigned char *da, u16 tid, u8 ps, int try_cnt, int wait_ms); +int issue_deauth(_adapter *padapter, unsigned char *da, unsigned short reason); +int issue_deauth_ex(_adapter *padapter, u8 *da, unsigned short reason, int try_cnt, int wait_ms); +void issue_action_spct_ch_switch(_adapter *padapter, u8 *ra, u8 new_ch, u8 ch_offset); +void issue_addba_req(_adapter *adapter, unsigned char *ra, u8 tid); +void issue_addba_rsp(_adapter *adapter, unsigned char *ra, u8 tid, u16 status, u8 size); +u8 issue_addba_rsp_wait_ack(_adapter *adapter, unsigned char *ra, u8 tid, u16 status, u8 size, int try_cnt, int wait_ms); +void issue_del_ba(_adapter *adapter, unsigned char *ra, u8 tid, u16 reason, u8 initiator); +int issue_del_ba_ex(_adapter *adapter, unsigned char *ra, u8 tid, u16 reason, u8 initiator, int try_cnt, int wait_ms); +void issue_action_BSSCoexistPacket(_adapter *padapter); + +#ifdef CONFIG_IEEE80211W +void issue_action_SA_Query(_adapter *padapter, unsigned char *raddr, unsigned char action, unsigned short tid, u8 key_type); +int issue_deauth_11w(_adapter *padapter, unsigned char *da, unsigned short reason, u8 key_type); +#endif /* CONFIG_IEEE80211W */ +int issue_action_SM_PS(_adapter *padapter , unsigned char *raddr , u8 NewMimoPsMode); +int issue_action_SM_PS_wait_ack(_adapter *padapter, unsigned char *raddr, u8 NewMimoPsMode, int try_cnt, int wait_ms); + +unsigned int send_delba_sta_tid(_adapter *adapter, u8 initiator, struct sta_info *sta, u8 tid, u8 force); +unsigned int send_delba_sta_tid_wait_ack(_adapter *adapter, u8 initiator, struct sta_info *sta, u8 tid, u8 force); + +unsigned int send_delba(_adapter *padapter, u8 initiator, u8 *addr); +#ifdef CONFIG_AP_MODE +unsigned int send_beacon(_adapter *padapter); +#endif +void start_clnt_assoc(_adapter *padapter); +void start_clnt_auth(_adapter *padapter); +void start_clnt_join(_adapter *padapter); +void start_create_ibss(_adapter *padapter); + +unsigned int OnAssocReq(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAssocRsp(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnProbeReq(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnProbeRsp(_adapter *padapter, union recv_frame *precv_frame); +unsigned int DoReserved(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnBeacon(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAtim(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnDisassoc(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAuth(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAuthClient(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnDeAuth(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction(_adapter *padapter, union recv_frame *precv_frame); + +unsigned int on_action_spct(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_qos(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_dls(_adapter *padapter, union recv_frame *precv_frame); +#ifdef CONFIG_RTW_WNM +unsigned int on_action_wnm(_adapter *adapter, union recv_frame *rframe); +#endif + +#define RX_AMPDU_ACCEPT_INVALID 0xFF +#define RX_AMPDU_SIZE_INVALID 0xFF + +enum rx_ampdu_reason { + RX_AMPDU_DRV_FIXED = 1, + RX_AMPDU_BTCOEX = 2, /* not used, because BTCOEX has its own variable management */ + RX_AMPDU_DRV_SCAN = 3, +}; +u8 rtw_rx_ampdu_size(_adapter *adapter); +bool rtw_rx_ampdu_is_accept(_adapter *adapter); +bool rtw_rx_ampdu_set_size(_adapter *adapter, u8 size, u8 reason); +bool rtw_rx_ampdu_set_accept(_adapter *adapter, u8 accept, u8 reason); +u8 rx_ampdu_apply_sta_tid(_adapter *adapter, struct sta_info *sta, u8 tid, u8 accept, u8 size); +u8 rx_ampdu_size_sta_limit(_adapter *adapter, struct sta_info *sta); +u8 rx_ampdu_apply_sta(_adapter *adapter, struct sta_info *sta, u8 accept, u8 size); +u16 rtw_rx_ampdu_apply(_adapter *adapter); + +unsigned int OnAction_back(_adapter *padapter, union recv_frame *precv_frame); +unsigned int on_action_public(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_ft(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_ht(_adapter *padapter, union recv_frame *precv_frame); +#ifdef CONFIG_IEEE80211W +unsigned int OnAction_sa_query(_adapter *padapter, union recv_frame *precv_frame); +#endif /* CONFIG_IEEE80211W */ +unsigned int on_action_rm(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_wmm(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_vht(_adapter *padapter, union recv_frame *precv_frame); +unsigned int OnAction_p2p(_adapter *padapter, union recv_frame *precv_frame); +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +unsigned int OnAction_tbtx_token(_adapter *padapter, union recv_frame *precv_frame); +#endif + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +void rtw_issue_action_token_req(_adapter *padapter, struct sta_info *pstat); +void rtw_issue_action_token_rel(_adapter *padapter); +#endif + +void mlmeext_joinbss_event_callback(_adapter *padapter, int join_res); +void mlmeext_sta_del_event_callback(_adapter *padapter); +void mlmeext_sta_add_event_callback(_adapter *padapter, struct sta_info *psta); + +int rtw_get_rx_chk_limit(_adapter *adapter); +void rtw_set_rx_chk_limit(_adapter *adapter, int limit); +void linked_status_chk(_adapter *padapter, u8 from_timer); + +#define rtw_get_bcn_cnt(adapter) (adapter->mlmeextpriv.cur_bcn_cnt) +#define rtw_get_bcn_dtim_period(adapter) (adapter->mlmeextpriv.dtim) +void rtw_collect_bcn_info(_adapter *adapter); + +void _linked_info_dump(_adapter *padapter); + +void survey_timer_hdl(void *ctx); +#ifdef CONFIG_RTW_REPEATER_SON +void rson_timer_hdl(void *ctx); +#endif +void link_timer_hdl(void *ctx); +void addba_timer_hdl(void *ctx); +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +void rtw_tbtx_xmit_timer_hdl(void *ctx); +void rtw_tbtx_token_dispatch_timer_hdl(void *ctx); +#endif +#ifdef CONFIG_IEEE80211W +void sa_query_timer_hdl(void *ctx); +#endif /* CONFIG_IEEE80211W */ +#if 0 +void reauth_timer_hdl(_adapter *padapter); +void reassoc_timer_hdl(_adapter *padapter); +#endif + +#define set_survey_timer(mlmeext, ms) \ + do { \ + /*RTW_INFO("%s set_survey_timer(%p, %d)\n", __FUNCTION__, (mlmeext), (ms));*/ \ + _set_timer(&(mlmeext)->survey_timer, (ms)); \ + } while (0) + +#define set_link_timer(mlmeext, ms) \ + do { \ + /*RTW_INFO("%s set_link_timer(%p, %d)\n", __FUNCTION__, (mlmeext), (ms));*/ \ + _set_timer(&(mlmeext)->link_timer, (ms)); \ + } while (0) + +bool rtw_is_cck_rate(u8 rate); +bool rtw_is_ofdm_rate(u8 rate); +bool rtw_is_basic_rate_cck(u8 rate); +bool rtw_is_basic_rate_ofdm(u8 rate); +bool rtw_is_basic_rate_mix(u8 rate); + +extern int cckrates_included(unsigned char *rate, int ratelen); +extern int cckratesonly_included(unsigned char *rate, int ratelen); + +extern void process_addba_req(_adapter *padapter, u8 *paddba_req, u8 *addr); + +extern void update_TSF(struct mlme_ext_priv *pmlmeext, u8 *pframe, uint len); +extern void correct_TSF(_adapter *padapter, u8 mlme_state); +#ifdef CONFIG_BCN_RECV_TIME +void rtw_rx_bcn_time_update(_adapter *adapter, uint bcn_len, u8 data_rate); +#endif +extern u8 traffic_status_watchdog(_adapter *padapter, u8 from_timer); + +void rtw_process_bar_frame(_adapter *padapter, union recv_frame *precv_frame); +void rtw_join_done_chk_ch(_adapter *padapter, int join_res); + +int rtw_chk_start_clnt_join(_adapter *padapter, u8 *ch, u8 *bw, u8 *offset); + +#ifdef RTW_BUSY_DENY_SCAN +#ifndef BUSY_TRAFFIC_SCAN_DENY_PERIOD +#ifdef CONFIG_RTW_ANDROID +#ifdef CONFIG_PLATFORM_ARM_SUN8I + #define BUSY_TRAFFIC_SCAN_DENY_PERIOD 8000 +#else + #define BUSY_TRAFFIC_SCAN_DENY_PERIOD 12000 +#endif +#else /* !CONFIG_ANDROID */ +#define BUSY_TRAFFIC_SCAN_DENY_PERIOD 16000 +#endif /* !CONFIG_ANDROID */ +#endif /* !BUSY_TRAFFIC_SCAN_DENY_PERIOD */ +#endif /* RTW_BUSY_DENY_SCAN */ + +void rtw_leave_opch(_adapter *adapter); +void rtw_back_opch(_adapter *adapter); + +u8 join_cmd_hdl(_adapter *padapter, u8 *pbuf); +u8 disconnect_hdl(_adapter *padapter, u8 *pbuf); +u8 createbss_hdl(_adapter *padapter, u8 *pbuf); +#ifdef CONFIG_AP_MODE +u8 stop_ap_hdl(_adapter *adapter); +#endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT +u8 tx_control_hdl(_adapter *adapter); +#endif +u8 setopmode_hdl(_adapter *padapter, u8 *pbuf); +u8 sitesurvey_cmd_hdl(_adapter *padapter, u8 *pbuf); +u8 setauth_hdl(_adapter *padapter, u8 *pbuf); +u8 setkey_hdl(_adapter *padapter, u8 *pbuf); +u8 set_stakey_hdl(_adapter *padapter, u8 *pbuf); +u8 set_assocsta_hdl(_adapter *padapter, u8 *pbuf); +u8 del_assocsta_hdl(_adapter *padapter, u8 *pbuf); +u8 add_ba_hdl(_adapter *padapter, unsigned char *pbuf); +u8 add_ba_rsp_hdl(_adapter *padapter, unsigned char *pbuf); + +void rtw_ap_wep_pk_setting(_adapter *adapter, struct sta_info *psta); + +u8 mlme_evt_hdl(_adapter *padapter, unsigned char *pbuf); +u8 chk_bmc_sleepq_hdl(_adapter *padapter, unsigned char *pbuf); +u8 tx_beacon_hdl(_adapter *padapter, unsigned char *pbuf); +u8 rtw_set_chbw_hdl(_adapter *padapter, u8 *pbuf); +u8 rtw_iqk_hdl(_adapter *padapter, unsigned char *pbuf); +u8 rtw_set_chplan_hdl(_adapter *padapter, unsigned char *pbuf); +u8 rtw_get_chplan_hdl(_adapter *padapter, unsigned char *pbuf); +u8 led_blink_hdl(_adapter *padapter, unsigned char *pbuf); +u8 set_csa_hdl(_adapter *padapter, unsigned char *pbuf); /* Kurt: Handling DFS channel switch announcement ie. */ +u8 tdls_hdl(_adapter *padapter, unsigned char *pbuf); +u8 run_in_thread_hdl(_adapter *padapter, u8 *pbuf); + +int rtw_sae_preprocess(_adapter *adapter, const u8 *buf, u32 len, u8 tx); + +u32 rtw_desc_rate_to_bitrate(u8 bw, u8 rate_idx, u8 sgi); + +#ifdef CONFIG_RTW_MULTI_AP +u8 rtw_get_ch_utilization(_adapter *adapter); +void rtw_ch_util_rpt(_adapter *adapter); +#endif + +#define GEN_MLME_EXT_HANDLER(cmd, callback) {cmd, callback}, + +struct rtw_cmd { + u8(*cmd_hdl)(_adapter *padapter, u8 *pbuf); + void (*callback)(_adapter *padapter, struct cmd_obj *cmd); +}; + +#ifdef _RTW_CMD_C_ +#ifdef CONFIG_RTW_MESH +extern u8 rtw_mesh_set_plink_state_cmd_hdl(_adapter *adapter, u8 *parmbuf); +#else +u8 rtw_mesh_set_plink_state_cmd_hdl(_adapter *adapter, u8 *parmbuf) { return H2C_CMD_FAIL; }; +#endif + +struct rtw_cmd wlancmds[] = { + GEN_MLME_EXT_HANDLER(join_cmd_hdl, rtw_joinbss_cmd_callback) /*CMD_JOINBSS*/ + GEN_MLME_EXT_HANDLER(disconnect_hdl, rtw_disassoc_cmd_callback) /*CMD_DISCONNECT*/ + GEN_MLME_EXT_HANDLER(createbss_hdl, NULL) /*CMD_CREATE_BSS*/ + GEN_MLME_EXT_HANDLER(setopmode_hdl, NULL) /*CMD_SET_OPMODE*/ + GEN_MLME_EXT_HANDLER(sitesurvey_cmd_hdl, rtw_survey_cmd_callback) /*CMD_SITE_SURVEY*/ + GEN_MLME_EXT_HANDLER(setauth_hdl, NULL) /*CMD_SET_AUTH*/ + GEN_MLME_EXT_HANDLER(setkey_hdl, NULL) /*CMD_SET_KEY*/ + GEN_MLME_EXT_HANDLER(set_stakey_hdl, rtw_setstaKey_cmdrsp_callback) /*CMD_SET_STAKEY*/ + GEN_MLME_EXT_HANDLER(add_ba_hdl, NULL) /*CMD_ADD_BAREQ*/ + GEN_MLME_EXT_HANDLER(rtw_set_chbw_hdl, NULL) /*CMD_SET_CHANNEL*/ + GEN_MLME_EXT_HANDLER(tx_beacon_hdl, NULL) /*CMD_TX_BEACON*/ + GEN_MLME_EXT_HANDLER(mlme_evt_hdl, NULL) /*CMD_SET_MLME_EVT*/ + GEN_MLME_EXT_HANDLER(rtw_drvextra_cmd_hdl, NULL) /*CMD_SET_DRV_EXTRA*/ + GEN_MLME_EXT_HANDLER(rtw_set_chplan_hdl, NULL) /*CMD_SET_CHANPLAN*/ + GEN_MLME_EXT_HANDLER(led_blink_hdl, NULL) /*CMD_LEDBLINK*/ + GEN_MLME_EXT_HANDLER(set_csa_hdl, NULL) /*CMD_SET_CHANSWITCH*/ + GEN_MLME_EXT_HANDLER(tdls_hdl, NULL) /*CMD_TDLS*/ + GEN_MLME_EXT_HANDLER(chk_bmc_sleepq_hdl, NULL) /*CMD_CHK_BMCSLEEPQ*/ + GEN_MLME_EXT_HANDLER(run_in_thread_hdl, NULL) /*CMD_RUN_INTHREAD*/ + GEN_MLME_EXT_HANDLER(add_ba_rsp_hdl, NULL) /*CMD_ADD_BARSP*/ + GEN_MLME_EXT_HANDLER(rm_post_event_hdl, NULL) /*CMD_RM_POST_EVENT*/ + GEN_MLME_EXT_HANDLER(rtw_mesh_set_plink_state_cmd_hdl, NULL) /*CMD_SET_MESH_PLINK_STATE*/ + GEN_MLME_EXT_HANDLER(rtw_iqk_hdl, NULL) /*CMD_DO_IQK*/ + GEN_MLME_EXT_HANDLER(rtw_get_chplan_hdl, NULL) /* CMD_GET_CHANPLAN */ +}; +#endif + +struct rtw_evt_header { + u8 id; + u8 seq; + u16 len; +}; + +enum rtw_event_id { + EVT_SURVEY, /*0*/ + EVT_SURVEY_DONE, /*1*/ + EVT_JOINBSS, /*2*/ + EVT_ADD_STA, /*3*/ + EVT_DEL_STA, /*4*/ + EVT_WMM_UPDATE, /*5*/ +#ifdef CONFIG_IEEE80211W + EVT_TIMEOUT_STA, /*6*/ +#endif /* CONFIG_IEEE80211W */ +#ifdef CONFIG_RTW_80211R + EVT_FT_REASSOC, /*7*/ +#endif + EVT_ID_MAX +}; +#ifdef _RTW_MLME_EXT_C_ +static struct rtw_event wlanevents[] = { + {sizeof(struct survey_event), &rtw_survey_event_callback}, /*EVT_SURVEY*/ + {sizeof(struct surveydone_event), &rtw_surveydone_event_callback}, /*EVT_SURVEY_DONE*/ + {sizeof(struct joinbss_event), &rtw_joinbss_event_callback}, /*EVT_JOINBSS*/ + {sizeof(struct stassoc_event), &rtw_stassoc_event_callback}, /*EVT_ADD_STA*/ + {sizeof(struct stadel_event), &rtw_stadel_event_callback}, /*EVT_DEL_STA*/ + {sizeof(struct wmm_event), &rtw_wmm_event_callback}, /*EVT_WMM_UPDATE*/ + #ifdef CONFIG_IEEE80211W + {sizeof(struct stadel_event), &rtw_sta_timeout_event_callback}, /*EVT_TIMEOUT_STA*/ + #endif /* CONFIG_IEEE80211W */ + #ifdef CONFIG_RTW_80211R + {sizeof(struct stassoc_event), &rtw_ft_reassoc_event_callback}, /*EVT_FT_REASSOC*/ + #endif +}; +#endif/* _RTW_MLME_EXT_C_ */ +#endif diff --git a/include/rtw_mp.h b/include/rtw_mp.h new file mode 100644 index 0000000..da33e75 --- /dev/null +++ b/include/rtw_mp.h @@ -0,0 +1,945 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_MP_H_ +#define _RTW_MP_H_ + +#define RTWPRIV_VER_INFO 1 + +#define MAX_MP_XMITBUF_SZ 2048 +#define NR_MP_XMITFRAME 8 +#define MP_READ_REG_MAX_OFFSET 0x4FFF + +struct mp_xmit_frame { + _list list; + + struct pkt_attrib attrib; + + _pkt *pkt; + + int frame_tag; + + _adapter *padapter; + +#ifdef CONFIG_USB_HCI + + /* insert urb, irp, and irpcnt info below... */ + /* max frag_cnt = 8 */ + u8 *mem_addr; + u32 sz[8]; + u8 bpending[8]; + sint ac_tag[8]; + sint last[8]; + uint irpcnt; + uint fragcnt; +#endif /* CONFIG_USB_HCI */ + + uint mem[(MAX_MP_XMITBUF_SZ >> 2)]; +}; + +struct mp_wiparam { + u32 bcompleted; + u32 act_type; + u32 io_offset; + u32 io_value; +}; + +typedef void(*wi_act_func)(void *padapter); + +struct mp_tx { + u8 stop; + u32 count, sended; + u8 payload; + struct pkt_attrib attrib; + /* struct tx_desc desc; */ + /* u8 resvdtx[7]; */ + u8 desc[TXDESC_SIZE]; + u8 *pallocated_buf; + u8 *buf; + u32 buf_size, write_size; + _thread_hdl_ PktTxThread; +}; + +#define MP_MAX_LINES 1000 +#define MP_MAX_LINES_BYTES 256 + + +typedef struct _RT_PMAC_PKT_INFO { + u8 MCS; + u8 Nss; + u8 Nsts; + u32 N_sym; + u8 SIGA2B3; +} RT_PMAC_PKT_INFO, *PRT_PMAC_PKT_INFO; + +typedef struct _RT_PMAC_TX_INFO { + u8 bEnPMacTx:1; /* 0: Disable PMac 1: Enable PMac */ + u8 Mode:3; /* 0: Packet TX 3:Continuous TX */ + u8 Ntx:4; /* 0-7 */ + u8 TX_RATE; /* MPT_RATE_E */ + u8 TX_RATE_HEX; + u8 TX_SC; + u8 bSGI:1; + u8 bSPreamble:1; + u8 bSTBC:1; + u8 bLDPC:1; + u8 NDP_sound:1; + u8 BandWidth:3; /* 0: 20 1:40 2:80Mhz */ + u8 m_STBC; /* bSTBC + 1 */ + u16 PacketPeriod; + u32 PacketCount; + u32 PacketLength; + u8 PacketPattern; + u16 SFD; + u8 SignalField; + u8 ServiceField; + u16 LENGTH; + u8 CRC16[2]; + u8 LSIG[3]; + u8 HT_SIG[6]; + u8 VHT_SIG_A[6]; + u8 VHT_SIG_B[4]; + u8 VHT_SIG_B_CRC; + u8 VHT_Delimiter[4]; + u8 MacAddress[6]; +} RT_PMAC_TX_INFO, *PRT_PMAC_TX_INFO; + + +typedef void (*MPT_WORK_ITEM_HANDLER)(void *Adapter); +typedef struct _MPT_CONTEXT { + /* Indicate if we have started Mass Production Test. */ + BOOLEAN bMassProdTest; + + /* Indicate if the driver is unloading or unloaded. */ + BOOLEAN bMptDrvUnload; + + _sema MPh2c_Sema; + _timer MPh2c_timeout_timer; + /* Event used to sync H2c for BT control */ + + BOOLEAN MptH2cRspEvent; + BOOLEAN MptBtC2hEvent; + BOOLEAN bMPh2c_timeout; + + /* 8190 PCI does not support NDIS_WORK_ITEM. */ + /* Work Item for Mass Production Test. */ + /* NDIS_WORK_ITEM MptWorkItem; + * RT_WORK_ITEM MptWorkItem; */ + /* Event used to sync the case unloading driver and MptWorkItem is still in progress. + * NDIS_EVENT MptWorkItemEvent; */ + /* To protect the following variables. + * NDIS_SPIN_LOCK MptWorkItemSpinLock; */ + /* Indicate a MptWorkItem is scheduled and not yet finished. */ + BOOLEAN bMptWorkItemInProgress; + /* An instance which implements function and context of MptWorkItem. */ + MPT_WORK_ITEM_HANDLER CurrMptAct; + + /* 1=Start, 0=Stop from UI. */ + u32 MptTestStart; + /* _TEST_MODE, defined in MPT_Req2.h */ + u32 MptTestItem; + /* Variable needed in each implementation of CurrMptAct. */ + u32 MptActType; /* Type of action performed in CurrMptAct. */ + /* The Offset of IO operation is depend of MptActType. */ + u32 MptIoOffset; + /* The Value of IO operation is depend of MptActType. */ + u32 MptIoValue; + /* The RfPath of IO operation is depend of MptActType. */ + + u32 mpt_rf_path; + + + WIRELESS_MODE MptWirelessModeToSw; /* Wireless mode to switch. */ + u8 MptChannelToSw; /* Channel to switch. */ + u8 MptInitGainToSet; /* Initial gain to set. */ + /* u32 bMptAntennaA; */ /* TRUE if we want to use antenna A. */ + u32 MptBandWidth; /* bandwidth to switch. */ + + u32 mpt_rate_index;/* rate index. */ + + /* Register value kept for Single Carrier Tx test. */ + u8 btMpCckTxPower; + /* Register value kept for Single Carrier Tx test. */ + u8 btMpOfdmTxPower; + /* For MP Tx Power index */ + u8 TxPwrLevel[4]; /* rf-A, rf-B*/ + u32 RegTxPwrLimit; + /* Content of RCR Regsiter for Mass Production Test. */ + u32 MptRCR; + /* TRUE if we only receive packets with specific pattern. */ + BOOLEAN bMptFilterPattern; + /* Rx OK count, statistics used in Mass Production Test. */ + u32 MptRxOkCnt; + /* Rx CRC32 error count, statistics used in Mass Production Test. */ + u32 MptRxCrcErrCnt; + + BOOLEAN bCckContTx; /* TRUE if we are in CCK Continuous Tx test. */ + BOOLEAN bOfdmContTx; /* TRUE if we are in OFDM Continuous Tx test. */ + /* TRUE if we have start Continuous Tx test. */ + BOOLEAN is_start_cont_tx; + + /* TRUE if we are in Single Carrier Tx test. */ + BOOLEAN bSingleCarrier; + /* TRUE if we are in Carrier Suppression Tx Test. */ + + BOOLEAN is_carrier_suppression; + + /* TRUE if we are in Single Tone Tx test. */ + + BOOLEAN is_single_tone; + + + /* ACK counter asked by K.Y.. */ + BOOLEAN bMptEnableAckCounter; + u32 MptAckCounter; + + /* SD3 Willis For 8192S to save 1T/2T RF table for ACUT Only fro ACUT delete later ~~~! */ + /* s8 BufOfLines[2][MAX_LINES_HWCONFIG_TXT][MAX_BYTES_LINE_HWCONFIG_TXT]; */ + /* s8 BufOfLines[2][MP_MAX_LINES][MP_MAX_LINES_BYTES]; */ + /* s32 RfReadLine[2]; */ + + u8 APK_bound[2]; /* for APK path A/path B */ + BOOLEAN bMptIndexEven; + + u8 backup0xc50; + u8 backup0xc58; + u8 backup0xc30; + u8 backup0x52_RF_A; + u8 backup0x52_RF_B; + + u32 backup0x58_RF_A; + u32 backup0x58_RF_B; + + u8 h2cReqNum; + u8 c2hBuf[32]; + + u8 btInBuf[100]; + u32 mptOutLen; + u8 mptOutBuf[100]; + RT_PMAC_TX_INFO PMacTxInfo; + RT_PMAC_PKT_INFO PMacPktInfo; + u8 HWTxmode; + + BOOLEAN bldpc; + BOOLEAN bstbc; +} MPT_CONTEXT, *PMPT_CONTEXT; +/* #endif */ + + +/* #define RTPRIV_IOCTL_MP ( SIOCIWFIRSTPRIV + 0x17) */ +enum { + WRITE_REG = 1, + READ_REG, + WRITE_RF, + READ_RF, + MP_START, + MP_STOP, + MP_RATE, + MP_CHANNEL, + MP_CHL_OFFSET, + MP_BANDWIDTH, + MP_TXPOWER, + MP_ANT_TX, + MP_ANT_RX, + MP_CTX, + MP_QUERY, + MP_ARX, + MP_PSD, + MP_PWRTRK, + MP_THER, + MP_IOCTL, + EFUSE_GET, + EFUSE_SET, + MP_RESET_STATS, + MP_DUMP, + MP_PHYPARA, + MP_SetRFPathSwh, + MP_QueryDrvStats, + CTA_TEST, + MP_DISABLE_BT_COEXIST, + MP_PwrCtlDM, + MP_GETVER, + MP_MON, + EFUSE_BT_MASK, + EFUSE_MASK, + EFUSE_FILE, + EFUSE_FILE_STORE, + MP_TX, + MP_RX, + MP_IQK, + MP_LCK, + MP_HW_TX_MODE, + MP_GET_TXPOWER_INX, + MP_CUSTOMER_STR, + MP_PWRLMT, + MP_PWRBYRATE, + BT_EFUSE_FILE, + MP_SetBT, + MP_SWRFPath, + MP_LINK, + MP_DPK_TRK, + MP_DPK, + MP_GET_TSSIDE, + MP_SET_TSSIDE, + MP_NULL, +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + VENDOR_IE_SET , + VENDOR_IE_GET , +#endif +#ifdef CONFIG_WOWLAN + MP_WOW_ENABLE, + MP_WOW_SET_PATTERN, +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + MP_WOW_SET_KEEP_ALIVE_PATTERN, +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#endif +#ifdef CONFIG_AP_WOWLAN + MP_AP_WOW_ENABLE, +#endif + MP_SD_IREAD, + MP_SD_IWRITE, +}; + +struct mp_priv { + _adapter *papdater; + + /* Testing Flag */ + u32 mode;/* 0 for normal type packet, 1 for loopback packet (16bytes TXCMD) */ + + u32 prev_fw_state; + + /* OID cmd handler */ + struct mp_wiparam workparam; + /* u8 act_in_progress; */ + + /* Tx Section */ + u8 TID; + u32 tx_pktcount; + u32 pktInterval; + u32 pktLength; + struct mp_tx tx; + + /* Rx Section */ + u32 rx_bssidpktcount; + u32 rx_pktcount; + u32 rx_pktcount_filter_out; + u32 rx_crcerrpktcount; + u32 rx_pktloss; + BOOLEAN rx_bindicatePkt; + struct recv_stat rxstat; + BOOLEAN brx_filter_beacon; + + /* RF/BB relative */ + u8 channel; + u8 bandwidth; + u8 prime_channel_offset; + u8 txpoweridx; + u8 rateidx; + u32 preamble; + /* u8 modem; */ + u32 CrystalCap; + /* u32 curr_crystalcap; */ + + u16 antenna_tx; + u16 antenna_rx; + /* u8 curr_rfpath; */ + + u8 check_mp_pkt; + + u8 bSetTxPower; + /* uint ForcedDataRate; */ + u8 mp_dm; + u8 mac_filter[ETH_ALEN]; + u8 bmac_filter; + + /* RF PATH Setting for WLG WLA BTG BT */ + u8 rf_path_cfg; + + struct wlan_network mp_network; + NDIS_802_11_MAC_ADDRESS network_macaddr; + + u8 *pallocated_mp_xmitframe_buf; + u8 *pmp_xmtframe_buf; + _queue free_mp_xmitqueue; + u32 free_mp_xmitframe_cnt; + BOOLEAN bSetRxBssid; + BOOLEAN bTxBufCkFail; + BOOLEAN bRTWSmbCfg; + BOOLEAN bloopback; + BOOLEAN bloadefusemap; + BOOLEAN bloadBTefusemap; + BOOLEAN bprocess_mp_mode; + + MPT_CONTEXT mpt_ctx; + + u8 *TXradomBuffer; + u8 CureFuseBTCoex; + u8 mplink_buf[2048]; + u32 mplink_rx_len; + BOOLEAN mplink_brx; + BOOLEAN mplink_btx; + + bool tssitrk_on; + bool efuse_update_file; + char efuse_file_path[128]; +}; + +typedef struct _IOCMD_STRUCT_ { + u8 cmdclass; + u16 value; + u8 index; +} IOCMD_STRUCT; + +struct rf_reg_param { + u32 path; + u32 offset; + u32 value; +}; + +struct bb_reg_param { + u32 offset; + u32 value; +}; + +typedef struct _MP_FIRMWARE { + FIRMWARE_SOURCE eFWSource; +#ifdef CONFIG_EMBEDDED_FWIMG + u8 *szFwBuffer; +#else + u8 szFwBuffer[0x8000]; +#endif + u32 ulFwLength; +} RT_MP_FIRMWARE, *PRT_MP_FIRMWARE; + + + + +/* *********************************************************************** */ + +#define LOWER _TRUE +#define RAISE _FALSE + +/* Hardware Registers */ +#if 0 +#if 0 +#define IOCMD_CTRL_REG 0x102502C0 +#define IOCMD_DATA_REG 0x102502C4 +#else +#define IOCMD_CTRL_REG 0x10250370 +#define IOCMD_DATA_REG 0x10250374 +#endif + +#define IOCMD_GET_THERMAL_METER 0xFD000028 + +#define IOCMD_CLASS_BB_RF 0xF0 +#define IOCMD_BB_READ_IDX 0x00 +#define IOCMD_BB_WRITE_IDX 0x01 +#define IOCMD_RF_READ_IDX 0x02 +#define IOCMD_RF_WRIT_IDX 0x03 +#endif +#define BB_REG_BASE_ADDR 0x800 + +/* MP variables */ +#if 0 +#define _2MAC_MODE_ 0 +#define _LOOPBOOK_MODE_ 1 +#endif +typedef enum _MP_MODE_ { + MP_OFF, + MP_ON, + MP_ERR, + MP_CONTINUOUS_TX, + MP_SINGLE_CARRIER_TX, + MP_CARRIER_SUPPRISSION_TX, + MP_SINGLE_TONE_TX, + MP_PACKET_TX, + MP_PACKET_RX +} MP_MODE; + +typedef enum _TEST_MODE { + TEST_NONE , + PACKETS_TX , + PACKETS_RX , + CONTINUOUS_TX , + OFDM_Single_Tone_TX , + CCK_Carrier_Suppression_TX +} TEST_MODE; + + +typedef enum _MPT_BANDWIDTH { + MPT_BW_20MHZ = 0, + MPT_BW_40MHZ_DUPLICATE = 1, + MPT_BW_40MHZ_ABOVE = 2, + MPT_BW_40MHZ_BELOW = 3, + MPT_BW_40MHZ = 4, + MPT_BW_80MHZ = 5, + MPT_BW_80MHZ_20_ABOVE = 6, + MPT_BW_80MHZ_20_BELOW = 7, + MPT_BW_80MHZ_20_BOTTOM = 8, + MPT_BW_80MHZ_20_TOP = 9, + MPT_BW_80MHZ_40_ABOVE = 10, + MPT_BW_80MHZ_40_BELOW = 11, +} MPT_BANDWIDTHE, *PMPT_BANDWIDTH; + +#define MAX_RF_PATH_NUMS RF_PATH_MAX + + +extern u8 mpdatarate[NumRates]; + +/* MP set force data rate base on the definition. */ +typedef enum _MPT_RATE_INDEX { + /* CCK rate. */ + MPT_RATE_1M = 1 , /* 0 */ + MPT_RATE_2M, + MPT_RATE_55M, + MPT_RATE_11M, /* 3 */ + + /* OFDM rate. */ + MPT_RATE_6M, /* 4 */ + MPT_RATE_9M, + MPT_RATE_12M, + MPT_RATE_18M, + MPT_RATE_24M, + MPT_RATE_36M, + MPT_RATE_48M, + MPT_RATE_54M, /* 11 */ + + /* HT rate. */ + MPT_RATE_MCS0, /* 12 */ + MPT_RATE_MCS1, + MPT_RATE_MCS2, + MPT_RATE_MCS3, + MPT_RATE_MCS4, + MPT_RATE_MCS5, + MPT_RATE_MCS6, + MPT_RATE_MCS7, /* 19 */ + MPT_RATE_MCS8, + MPT_RATE_MCS9, + MPT_RATE_MCS10, + MPT_RATE_MCS11, + MPT_RATE_MCS12, + MPT_RATE_MCS13, + MPT_RATE_MCS14, + MPT_RATE_MCS15, /* 27 */ + MPT_RATE_MCS16, + MPT_RATE_MCS17, /* #29 */ + MPT_RATE_MCS18, + MPT_RATE_MCS19, + MPT_RATE_MCS20, + MPT_RATE_MCS21, + MPT_RATE_MCS22, /* #34 */ + MPT_RATE_MCS23, + MPT_RATE_MCS24, + MPT_RATE_MCS25, + MPT_RATE_MCS26, + MPT_RATE_MCS27, /* #39 */ + MPT_RATE_MCS28, /* #40 */ + MPT_RATE_MCS29, /* #41 */ + MPT_RATE_MCS30, /* #42 */ + MPT_RATE_MCS31, /* #43 */ + /* VHT rate. Total: 20*/ + MPT_RATE_VHT1SS_MCS0 = 100,/* #44*/ + MPT_RATE_VHT1SS_MCS1, /* # */ + MPT_RATE_VHT1SS_MCS2, + MPT_RATE_VHT1SS_MCS3, + MPT_RATE_VHT1SS_MCS4, + MPT_RATE_VHT1SS_MCS5, + MPT_RATE_VHT1SS_MCS6, /* # */ + MPT_RATE_VHT1SS_MCS7, + MPT_RATE_VHT1SS_MCS8, + MPT_RATE_VHT1SS_MCS9, /* #53 */ + MPT_RATE_VHT2SS_MCS0, /* #54 */ + MPT_RATE_VHT2SS_MCS1, + MPT_RATE_VHT2SS_MCS2, + MPT_RATE_VHT2SS_MCS3, + MPT_RATE_VHT2SS_MCS4, + MPT_RATE_VHT2SS_MCS5, + MPT_RATE_VHT2SS_MCS6, + MPT_RATE_VHT2SS_MCS7, + MPT_RATE_VHT2SS_MCS8, + MPT_RATE_VHT2SS_MCS9, /* #63 */ + MPT_RATE_VHT3SS_MCS0, + MPT_RATE_VHT3SS_MCS1, + MPT_RATE_VHT3SS_MCS2, + MPT_RATE_VHT3SS_MCS3, + MPT_RATE_VHT3SS_MCS4, + MPT_RATE_VHT3SS_MCS5, + MPT_RATE_VHT3SS_MCS6, /* #126 */ + MPT_RATE_VHT3SS_MCS7, + MPT_RATE_VHT3SS_MCS8, + MPT_RATE_VHT3SS_MCS9, + MPT_RATE_VHT4SS_MCS0, + MPT_RATE_VHT4SS_MCS1, /* #131 */ + MPT_RATE_VHT4SS_MCS2, + MPT_RATE_VHT4SS_MCS3, + MPT_RATE_VHT4SS_MCS4, + MPT_RATE_VHT4SS_MCS5, + MPT_RATE_VHT4SS_MCS6, /* #136 */ + MPT_RATE_VHT4SS_MCS7, + MPT_RATE_VHT4SS_MCS8, + MPT_RATE_VHT4SS_MCS9, + MPT_RATE_LAST +} MPT_RATE_E, *PMPT_RATE_E; + +#define MAX_TX_PWR_INDEX_N_MODE 64 /* 0x3F */ + +#define MPT_IS_CCK_RATE(_value) (MPT_RATE_1M <= _value && _value <= MPT_RATE_11M) +#define MPT_IS_OFDM_RATE(_value) (MPT_RATE_6M <= _value && _value <= MPT_RATE_54M) +#define MPT_IS_HT_RATE(_value) (MPT_RATE_MCS0 <= _value && _value <= MPT_RATE_MCS31) +#define MPT_IS_HT_1S_RATE(_value) (MPT_RATE_MCS0 <= _value && _value <= MPT_RATE_MCS7) +#define MPT_IS_HT_2S_RATE(_value) (MPT_RATE_MCS8 <= _value && _value <= MPT_RATE_MCS15) +#define MPT_IS_HT_3S_RATE(_value) (MPT_RATE_MCS16 <= _value && _value <= MPT_RATE_MCS23) +#define MPT_IS_HT_4S_RATE(_value) (MPT_RATE_MCS24 <= _value && _value <= MPT_RATE_MCS31) + +#define MPT_IS_VHT_RATE(_value) (MPT_RATE_VHT1SS_MCS0 <= _value && _value <= MPT_RATE_VHT4SS_MCS9) +#define MPT_IS_VHT_1S_RATE(_value) (MPT_RATE_VHT1SS_MCS0 <= _value && _value <= MPT_RATE_VHT1SS_MCS9) +#define MPT_IS_VHT_2S_RATE(_value) (MPT_RATE_VHT2SS_MCS0 <= _value && _value <= MPT_RATE_VHT2SS_MCS9) +#define MPT_IS_VHT_3S_RATE(_value) (MPT_RATE_VHT3SS_MCS0 <= _value && _value <= MPT_RATE_VHT3SS_MCS9) +#define MPT_IS_VHT_4S_RATE(_value) (MPT_RATE_VHT4SS_MCS0 <= _value && _value <= MPT_RATE_VHT4SS_MCS9) + +#define MPT_IS_2SS_RATE(_rate) ((MPT_RATE_MCS8 <= _rate && _rate <= MPT_RATE_MCS15) || \ + (MPT_RATE_VHT2SS_MCS0 <= _rate && _rate <= MPT_RATE_VHT2SS_MCS9)) +#define MPT_IS_3SS_RATE(_rate) ((MPT_RATE_MCS16 <= _rate && _rate <= MPT_RATE_MCS23) || \ + (MPT_RATE_VHT3SS_MCS0 <= _rate && _rate <= MPT_RATE_VHT3SS_MCS9)) +#define MPT_IS_4SS_RATE(_rate) ((MPT_RATE_MCS24 <= _rate && _rate <= MPT_RATE_MCS31) || \ + (MPT_RATE_VHT4SS_MCS0 <= _rate && _rate <= MPT_RATE_VHT4SS_MCS9)) + +typedef enum _POWER_MODE_ { + POWER_LOW = 0, + POWER_NORMAL +} POWER_MODE; + +/* The following enumeration is used to define the value of Reg0xD00[30:28] or JaguarReg0x914[18:16]. */ +typedef enum _OFDM_TX_MODE { + OFDM_ALL_OFF = 0, + OFDM_ContinuousTx = 1, + OFDM_SingleCarrier = 2, + OFDM_SingleTone = 4, +} OFDM_TX_MODE; + + +#define RX_PKT_BROADCAST 1 +#define RX_PKT_DEST_ADDR 2 +#define RX_PKT_PHY_MATCH 3 + +typedef enum _ENCRY_CTRL_STATE_ { + HW_CONTROL, /* hw encryption& decryption */ + SW_CONTROL, /* sw encryption& decryption */ + HW_ENCRY_SW_DECRY, /* hw encryption & sw decryption */ + SW_ENCRY_HW_DECRY /* sw encryption & hw decryption */ +} ENCRY_CTRL_STATE; + +typedef enum _MPT_TXPWR_DEF { + MPT_CCK, + MPT_OFDM, /* L and HT OFDM */ + MPT_OFDM_AND_HT, + MPT_HT, + MPT_VHT +} MPT_TXPWR_DEF; + + +#define IS_MPT_HT_RATE(_rate) (_rate >= MPT_RATE_MCS0 && _rate <= MPT_RATE_MCS31) +#define IS_MPT_VHT_RATE(_rate) (_rate >= MPT_RATE_VHT1SS_MCS0 && _rate <= MPT_RATE_VHT4SS_MCS9) +#define IS_MPT_CCK_RATE(_rate) (_rate >= MPT_RATE_1M && _rate <= MPT_RATE_11M) +#define IS_MPT_OFDM_RATE(_rate) (_rate >= MPT_RATE_6M && _rate <= MPT_RATE_54M) + +typedef enum _mp_tx_pkt_payload{ + MP_TX_Payload_00 = 0, + MP_TX_Payload_a5, + MP_TX_Payload_5a, + MP_TX_Payload_ff, + MP_TX_Payload_prbs9, + MP_TX_Payload_default_random +} mp_tx_pkt_payload; + +/*************************************************************************/ +#if 0 +extern struct mp_xmit_frame *alloc_mp_xmitframe(struct mp_priv *pmp_priv); +extern int free_mp_xmitframe(struct xmit_priv *pxmitpriv, struct mp_xmit_frame *pmp_xmitframe); +#endif + +extern s32 init_mp_priv(PADAPTER padapter); +extern void free_mp_priv(struct mp_priv *pmp_priv); +extern s32 MPT_InitializeAdapter(PADAPTER padapter, u8 Channel); +extern void MPT_DeInitAdapter(PADAPTER padapter); +extern s32 mp_start_test(PADAPTER padapter); +extern void mp_stop_test(PADAPTER padapter); + +extern u32 _read_rfreg(PADAPTER padapter, u8 rfpath, u32 addr, u32 bitmask); +extern void _write_rfreg(PADAPTER padapter, u8 rfpath, u32 addr, u32 bitmask, u32 val); + +extern u32 read_macreg(_adapter *padapter, u32 addr, u32 sz); +extern void write_macreg(_adapter *padapter, u32 addr, u32 val, u32 sz); +extern u32 read_bbreg(_adapter *padapter, u32 addr, u32 bitmask); +extern void write_bbreg(_adapter *padapter, u32 addr, u32 bitmask, u32 val); +extern u32 read_rfreg(PADAPTER padapter, u8 rfpath, u32 addr); +extern void write_rfreg(PADAPTER padapter, u8 rfpath, u32 addr, u32 val); +#ifdef CONFIG_ANTENNA_DIVERSITY +u8 rtw_mp_set_antdiv(PADAPTER padapter, BOOLEAN bMain); +#endif +void SetChannel(PADAPTER pAdapter); +void SetBandwidth(PADAPTER pAdapter); +int SetTxPower(PADAPTER pAdapter); +void SetAntenna(PADAPTER pAdapter); +void SetDataRate(PADAPTER pAdapter); +void SetAntenna(PADAPTER pAdapter); +s32 SetThermalMeter(PADAPTER pAdapter, u8 target_ther); +void GetThermalMeter(PADAPTER pAdapter, u8 rfpath ,u8 *value); +void SetContinuousTx(PADAPTER pAdapter, u8 bStart); +void SetSingleCarrierTx(PADAPTER pAdapter, u8 bStart); +void SetSingleToneTx(PADAPTER pAdapter, u8 bStart); +void SetCarrierSuppressionTx(PADAPTER pAdapter, u8 bStart); +void PhySetTxPowerLevel(PADAPTER pAdapter); +void fill_txdesc_for_mp(PADAPTER padapter, u8 *ptxdesc); +void SetPacketTx(PADAPTER padapter); +void SetPacketRx(PADAPTER pAdapter, u8 bStartRx, u8 bAB); +void ResetPhyRxPktCount(PADAPTER pAdapter); +u32 GetPhyRxPktReceived(PADAPTER pAdapter); +u32 GetPhyRxPktCRC32Error(PADAPTER pAdapter); +s32 SetPowerTracking(PADAPTER padapter, u8 enable); +void GetPowerTracking(PADAPTER padapter, u8 *enable); +u32 mp_query_psd(PADAPTER pAdapter, u8 *data); +void rtw_mp_trigger_iqk(PADAPTER padapter); +void rtw_mp_trigger_lck(PADAPTER padapter); +void rtw_mp_trigger_dpk(PADAPTER padapter); +u8 rtw_mp_mode_check(PADAPTER padapter); +bool rtw_is_mp_tssitrk_on(_adapter *adapter); + +void hal_mpt_SwitchRfSetting(PADAPTER pAdapter); +s32 hal_mpt_SetPowerTracking(PADAPTER padapter, u8 enable); +void hal_mpt_GetPowerTracking(PADAPTER padapter, u8 *enable); +void hal_mpt_CCKTxPowerAdjust(PADAPTER Adapter, BOOLEAN bInCH14); +void hal_mpt_SetChannel(PADAPTER pAdapter); +void hal_mpt_SetBandwidth(PADAPTER pAdapter); +void hal_mpt_SetTxPower(PADAPTER pAdapter); +void hal_mpt_SetDataRate(PADAPTER pAdapter); +void hal_mpt_SetAntenna(PADAPTER pAdapter); +s32 hal_mpt_SetThermalMeter(PADAPTER pAdapter, u8 target_ther); +void hal_mpt_TriggerRFThermalMeter(PADAPTER pAdapter); +u8 hal_mpt_ReadRFThermalMeter(PADAPTER pAdapter, u8 rf_path); +void hal_mpt_GetThermalMeter(PADAPTER pAdapter, u8 rfpath, u8 *value); +void hal_mpt_SetContinuousTx(PADAPTER pAdapter, u8 bStart); +void hal_mpt_SetSingleCarrierTx(PADAPTER pAdapter, u8 bStart); +void hal_mpt_SetSingleToneTx(PADAPTER pAdapter, u8 bStart); +void hal_mpt_SetCarrierSuppressionTx(PADAPTER pAdapter, u8 bStart); +u8 mpt_ProSetPMacTx(PADAPTER Adapter); +void MP_PHY_SetRFPathSwitch(PADAPTER pAdapter , BOOLEAN bMain); +void mp_phy_switch_rf_path_set(PADAPTER pAdapter , u8 *pstate); +u8 MP_PHY_QueryRFPathSwitch(PADAPTER pAdapter); +u32 mpt_ProQueryCalTxPower(PADAPTER pAdapter, u8 RfPath); +void MPT_PwrCtlDM(PADAPTER padapter, u32 trk_type); +u8 mpt_to_mgnt_rate(u32 MptRateIdx); +u8 rtw_mpRateParseFunc(PADAPTER pAdapter, u8 *targetStr); +u32 mp_join(PADAPTER padapter, u8 mode); +u32 hal_mpt_query_phytxok(PADAPTER pAdapter); +u32 mpt_get_tx_power_finalabs_val(PADAPTER padapter, u8 rf_path); +void mpt_trigger_tssi_tracking(PADAPTER pAdapter, u8 rf_path); + + +void +PMAC_Get_Pkt_Param( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo +); +void +CCK_generator( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo +); +void +PMAC_Nsym_generator( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo +); +void +L_SIG_generator( + u32 N_SYM, /* Max: 750*/ + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo +); + +void HT_SIG_generator( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo); + +void VHT_SIG_A_generator( + PRT_PMAC_TX_INFO pPMacTxInfo, + PRT_PMAC_PKT_INFO pPMacPktInfo); + +void VHT_SIG_B_generator( + PRT_PMAC_TX_INFO pPMacTxInfo); + +void VHT_Delimiter_generator( + PRT_PMAC_TX_INFO pPMacTxInfo); + + +int rtw_mp_write_reg(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_read_reg(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_write_rf(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_read_rf(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_start(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_stop(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_rate(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_channel(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_ch_offset(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_bandwidth(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_txpower_index(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_txpower(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_txpower(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_ant_tx(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_ant_rx(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_set_ctx_destAddr(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_ctx(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_disable_bt_coexist(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_disable_bt_coexist(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_arx(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_trx_query(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_pwrtrk(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_psd(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_thermal(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_reset_stats(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_dump(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_phypara(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_SetRFPath(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_switch_rf_path(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_link(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_QueryDrv(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_PwrCtlDM(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_getver(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_mon(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_pwrlmt(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_pwrbyrate(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_dpk_track(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_dpk(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_efuse_mask_file(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_bt_efuse_mask_file(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_efuse_file_map(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +#if !defined(CONFIG_RTW_ANDROID_GKI) +int rtw_efuse_file_map_store(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ +int rtw_bt_efuse_file_map(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_SetBT(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_pretx_proc(PADAPTER padapter, u8 bStartTest, char *extra); +int rtw_mp_tx(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_rx(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +int rtw_mp_hwtx(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra); +u8 HwRateToMPTRate(u8 rate); +int rtw_mp_iqk(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_lck(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_get_tsside(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +int rtw_mp_set_tsside(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra); +#endif /* _RTW_MP_H_ */ diff --git a/include/rtw_mp_phy_regdef.h b/include/rtw_mp_phy_regdef.h new file mode 100644 index 0000000..be62780 --- /dev/null +++ b/include/rtw_mp_phy_regdef.h @@ -0,0 +1,1094 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/***************************************************************************** + * + * Module: __RTW_MP_PHY_REGDEF_H_ + * + * + * Note: 1. Define PMAC/BB register map + * 2. Define RF register map + * 3. PMAC/BB register bit mask. + * 4. RF reg bit mask. + * 5. Other BB/RF relative definition. + * + * + * Export: Constants, macro, functions(API), global variables(None). + * + * Abbrev: + * + * History: + * Data Who Remark + * 08/07/2007 MHC 1. Porting from 9x series PHYCFG.h. + * 2. Reorganize code architecture. + * 09/25/2008 MH 1. Add RL6052 register definition + * + *****************************************************************************/ +#ifndef __RTW_MP_PHY_REGDEF_H_ +#define __RTW_MP_PHY_REGDEF_H_ + + +/*--------------------------Define Parameters-------------------------------*/ + +/* ************************************************************ + * 8192S Regsiter offset definition + * ************************************************************ */ + +/* + * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 + * 3. RF register 0x00-2E + * 4. Bit Mask for BB/RF register + * 5. Other defintion for BB/RF R/W + * */ + + +/* + * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF + * 1. Page1(0x100) + * */ +#define rPMAC_Reset 0x100 +#define rPMAC_TxStart 0x104 +#define rPMAC_TxLegacySIG 0x108 +#define rPMAC_TxHTSIG1 0x10c +#define rPMAC_TxHTSIG2 0x110 +#define rPMAC_PHYDebug 0x114 +#define rPMAC_TxPacketNum 0x118 +#define rPMAC_TxIdle 0x11c +#define rPMAC_TxMACHeader0 0x120 +#define rPMAC_TxMACHeader1 0x124 +#define rPMAC_TxMACHeader2 0x128 +#define rPMAC_TxMACHeader3 0x12c +#define rPMAC_TxMACHeader4 0x130 +#define rPMAC_TxMACHeader5 0x134 +#define rPMAC_TxDataType 0x138 +#define rPMAC_TxRandomSeed 0x13c +#define rPMAC_CCKPLCPPreamble 0x140 +#define rPMAC_CCKPLCPHeader 0x144 +#define rPMAC_CCKCRC16 0x148 +#define rPMAC_OFDMRxCRC32OK 0x170 +#define rPMAC_OFDMRxCRC32Er 0x174 +#define rPMAC_OFDMRxParityEr 0x178 +#define rPMAC_OFDMRxCRC8Er 0x17c +#define rPMAC_CCKCRxRC16Er 0x180 +#define rPMAC_CCKCRxRC32Er 0x184 +#define rPMAC_CCKCRxRC32OK 0x188 +#define rPMAC_TxStatus 0x18c + +/* + * 2. Page2(0x200) + * + * The following two definition are only used for USB interface. + * #define RF_BB_CMD_ADDR 0x02c0 */ /* RF/BB read/write command address. + * #define RF_BB_CMD_DATA 0x02c4 */ /* RF/BB read/write command data. */ + +/* + * 3. Page8(0x800) + * */ +#define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC */ /* RF BW Setting?? */ + +#define rFPGA0_TxInfo 0x804 /* Status report?? */ +#define rFPGA0_PSDFunction 0x808 + +#define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ + +#define rFPGA0_RFTiming1 0x810 /* Useless now */ +#define rFPGA0_RFTiming2 0x814 +/* #define rFPGA0_XC_RFTiming 0x818 */ +/* #define rFPGA0_XD_RFTiming 0x81c */ + +#define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ +#define rFPGA0_XA_HSSIParameter2 0x824 +#define rFPGA0_XB_HSSIParameter1 0x828 +#define rFPGA0_XB_HSSIParameter2 0x82c +#define rFPGA0_XC_HSSIParameter1 0x830 +#define rFPGA0_XC_HSSIParameter2 0x834 +#define rFPGA0_XD_HSSIParameter1 0x838 +#define rFPGA0_XD_HSSIParameter2 0x83c +#define rFPGA0_XA_LSSIParameter 0x840 +#define rFPGA0_XB_LSSIParameter 0x844 +#define rFPGA0_XC_LSSIParameter 0x848 +#define rFPGA0_XD_LSSIParameter 0x84c + +#define rFPGA0_RFWakeUpParameter 0x850 /* Useless now */ +#define rFPGA0_RFSleepUpParameter 0x854 + +#define rFPGA0_XAB_SwitchControl 0x858 /* RF Channel switch */ +#define rFPGA0_XCD_SwitchControl 0x85c + +#define rFPGA0_XA_RFInterfaceOE 0x860 /* RF Channel switch */ +#define rFPGA0_XB_RFInterfaceOE 0x864 +#define rFPGA0_XC_RFInterfaceOE 0x868 +#define rFPGA0_XD_RFInterfaceOE 0x86c + +#define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ +#define rFPGA0_XCD_RFInterfaceSW 0x874 + +#define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ +#define rFPGA0_XCD_RFParameter 0x87c + +#define rFPGA0_AnalogParameter1 0x880 /* Crystal cap setting RF-R/W protection for parameter4?? */ +#define rFPGA0_AnalogParameter2 0x884 +#define rFPGA0_AnalogParameter3 0x888 /* Useless now */ +#define rFPGA0_AnalogParameter4 0x88c + +#define rFPGA0_XA_LSSIReadBack 0x8a0 /* Tranceiver LSSI Readback */ +#define rFPGA0_XB_LSSIReadBack 0x8a4 +#define rFPGA0_XC_LSSIReadBack 0x8a8 +#define rFPGA0_XD_LSSIReadBack 0x8ac + +#define rFPGA0_PSDReport 0x8b4 /* Useless now */ +#define rFPGA0_XAB_RFInterfaceRB 0x8e0 /* Useless now */ /* RF Interface Readback Value */ +#define rFPGA0_XCD_RFInterfaceRB 0x8e4 /* Useless now */ + +/* + * 4. Page9(0x900) + * */ +#define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ /* RF BW Setting?? */ + +#define rFPGA1_TxBlock 0x904 /* Useless now */ +#define rFPGA1_DebugSelect 0x908 /* Useless now */ +#define rFPGA1_TxInfo 0x90c /* Useless now */ /* Status report?? */ +#define rS0S1_PathSwitch 0x948 + +/* + * 5. PageA(0xA00) + * + * Set Control channel to upper or lower. These settings are required only for 40MHz */ +#define rCCK0_System 0xa00 + +#define rCCK0_AFESetting 0xa04 /* Disable init gain now */ /* Select RX path by RSSI */ +#define rCCK0_CCA 0xa08 /* Disable init gain now */ /* Init gain */ + +#define rCCK0_RxAGC1 0xa0c /* AGC default value, saturation level */ /* Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series */ +#define rCCK0_RxAGC2 0xa10 /* AGC & DAGC */ + +#define rCCK0_RxHP 0xa14 + +#define rCCK0_DSPParameter1 0xa18 /* Timing recovery & Channel estimation threshold */ +#define rCCK0_DSPParameter2 0xa1c /* SQ threshold */ + +#define rCCK0_TxFilter1 0xa20 +#define rCCK0_TxFilter2 0xa24 +#define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ +#define rCCK0_FalseAlarmReport 0xa2c /* 0xa2d useless now 0xa30-a4f channel report */ +#define rCCK0_TRSSIReport 0xa50 +#define rCCK0_RxReport 0xa54 /* 0xa57 */ +#define rCCK0_FACounterLower 0xa5c /* 0xa5b */ +#define rCCK0_FACounterUpper 0xa58 /* 0xa5c */ + +/* + * 6. PageC(0xC00) + * */ +#define rOFDM0_LSTF 0xc00 + +#define rOFDM0_TRxPathEnable 0xc04 +#define rOFDM0_TRMuxPar 0xc08 +#define rOFDM0_TRSWIsolation 0xc0c + +#define rOFDM0_XARxAFE 0xc10 /* RxIQ DC offset, Rx digital filter, DC notch filter */ +#define rOFDM0_XARxIQImbalance 0xc14 /* RxIQ imblance matrix */ +#define rOFDM0_XBRxAFE 0xc18 +#define rOFDM0_XBRxIQImbalance 0xc1c +#define rOFDM0_XCRxAFE 0xc20 +#define rOFDM0_XCRxIQImbalance 0xc24 +#define rOFDM0_XDRxAFE 0xc28 +#define rOFDM0_XDRxIQImbalance 0xc2c + +#define rOFDM0_RxDetector1 0xc30 /* PD, BW & SBD */ /* DM tune init gain */ +#define rOFDM0_RxDetector2 0xc34 /* SBD & Fame Sync. */ +#define rOFDM0_RxDetector3 0xc38 /* Frame Sync. */ +#define rOFDM0_RxDetector4 0xc3c /* PD, SBD, Frame Sync & Short-GI */ + +#define rOFDM0_RxDSP 0xc40 /* Rx Sync Path */ +#define rOFDM0_CFOandDAGC 0xc44 /* CFO & DAGC */ +#define rOFDM0_CCADropThreshold 0xc48 /* CCA Drop threshold */ +#define rOFDM0_ECCAThreshold 0xc4c /* energy CCA */ + +#define rOFDM0_XAAGCCore1 0xc50 /* DIG */ +#define rOFDM0_XAAGCCore2 0xc54 +#define rOFDM0_XBAGCCore1 0xc58 +#define rOFDM0_XBAGCCore2 0xc5c +#define rOFDM0_XCAGCCore1 0xc60 +#define rOFDM0_XCAGCCore2 0xc64 +#define rOFDM0_XDAGCCore1 0xc68 +#define rOFDM0_XDAGCCore2 0xc6c + +#define rOFDM0_AGCParameter1 0xc70 +#define rOFDM0_AGCParameter2 0xc74 +#define rOFDM0_AGCRSSITable 0xc78 +#define rOFDM0_HTSTFAGC 0xc7c + +#define rOFDM0_XATxIQImbalance 0xc80 /* TX PWR TRACK and DIG */ +#define rOFDM0_XATxAFE 0xc84 +#define rOFDM0_XBTxIQImbalance 0xc88 +#define rOFDM0_XBTxAFE 0xc8c +#define rOFDM0_XCTxIQImbalance 0xc90 +#define rOFDM0_XCTxAFE 0xc94 +#define rOFDM0_XDTxIQImbalance 0xc98 +#define rOFDM0_XDTxAFE 0xc9c +#define rOFDM0_RxIQExtAnta 0xca0 + +#define rOFDM0_RxHPParameter 0xce0 +#define rOFDM0_TxPseudoNoiseWgt 0xce4 +#define rOFDM0_FrameSync 0xcf0 +#define rOFDM0_DFSReport 0xcf4 +#define rOFDM0_TxCoeff1 0xca4 +#define rOFDM0_TxCoeff2 0xca8 +#define rOFDM0_TxCoeff3 0xcac +#define rOFDM0_TxCoeff4 0xcb0 +#define rOFDM0_TxCoeff5 0xcb4 +#define rOFDM0_TxCoeff6 0xcb8 + + +/* + * 7. PageD(0xD00) + * */ +#define rOFDM1_LSTF 0xd00 +#define rOFDM1_TRxPathEnable 0xd04 + +#define rOFDM1_CFO 0xd08 /* No setting now */ +#define rOFDM1_CSI1 0xd10 +#define rOFDM1_SBD 0xd14 +#define rOFDM1_CSI2 0xd18 +#define rOFDM1_CFOTracking 0xd2c +#define rOFDM1_TRxMesaure1 0xd34 +#define rOFDM1_IntfDet 0xd3c +#define rOFDM1_PseudoNoiseStateAB 0xd50 +#define rOFDM1_PseudoNoiseStateCD 0xd54 +#define rOFDM1_RxPseudoNoiseWgt 0xd58 + +#define rOFDM_PHYCounter1 0xda0 /* cca, parity fail */ +#define rOFDM_PHYCounter2 0xda4 /* rate illegal, crc8 fail */ +#define rOFDM_PHYCounter3 0xda8 /* MCS not support */ + +#define rOFDM_ShortCFOAB 0xdac /* No setting now */ +#define rOFDM_ShortCFOCD 0xdb0 +#define rOFDM_LongCFOAB 0xdb4 +#define rOFDM_LongCFOCD 0xdb8 +#define rOFDM_TailCFOAB 0xdbc +#define rOFDM_TailCFOCD 0xdc0 +#define rOFDM_PWMeasure1 0xdc4 +#define rOFDM_PWMeasure2 0xdc8 +#define rOFDM_BWReport 0xdcc +#define rOFDM_AGCReport 0xdd0 +#define rOFDM_RxSNR 0xdd4 +#define rOFDM_RxEVMCSI 0xdd8 +#define rOFDM_SIGReport 0xddc + + +/* + * 8. PageE(0xE00) + * */ +#define rTxAGC_Rate18_06 0xe00 +#define rTxAGC_Rate54_24 0xe04 +#define rTxAGC_CCK_Mcs32 0xe08 +#define rTxAGC_Mcs03_Mcs00 0xe10 +#define rTxAGC_Mcs07_Mcs04 0xe14 +#define rTxAGC_Mcs11_Mcs08 0xe18 +#define rTxAGC_Mcs15_Mcs12 0xe1c + +/* Analog- control in RX_WAIT_CCA : REG: EE0 [Analog- Power & Control Register] */ +#define rRx_Wait_CCCA 0xe70 +#define rAnapar_Ctrl_BB 0xee0 + +/* + * 7. RF Register 0x00-0x2E (RF 8256) + * RF-0222D 0x00-3F + * + * Zebra1 */ +#define RTL92SE_FPGA_VERIFY 0 +#define rZebra1_HSSIEnable 0x0 /* Useless now */ +#define rZebra1_TRxEnable1 0x1 +#define rZebra1_TRxEnable2 0x2 +#define rZebra1_AGC 0x4 +#define rZebra1_ChargePump 0x5 +/* #if (RTL92SE_FPGA_VERIFY == 1) */ +#define rZebra1_Channel 0x7 /* RF channel switch + * #else */ + +/* #endif */ +#define rZebra1_TxGain 0x8 /* Useless now */ +#define rZebra1_TxLPF 0x9 +#define rZebra1_RxLPF 0xb +#define rZebra1_RxHPFCorner 0xc + +/* Zebra4 */ +#define rGlobalCtrl 0 /* Useless now */ +#define rRTL8256_TxLPF 19 +#define rRTL8256_RxLPF 11 + +/* RTL8258 */ +#define rRTL8258_TxLPF 0x11 /* Useless now */ +#define rRTL8258_RxLPF 0x13 +#define rRTL8258_RSSILPF 0xa + +/* + * RL6052 Register definition + * */ +#define RF_AC 0x00 /* */ + +#define RF_IQADJ_G1 0x01 /* */ +#define RF_IQADJ_G2 0x02 /* */ +#define RF_POW_TRSW 0x05 /* */ + +#define RF_GAIN_RX 0x06 /* */ +#define RF_GAIN_TX 0x07 /* */ + +#define RF_TXM_IDAC 0x08 /* */ +#define RF_BS_IQGEN 0x0F /* */ + +#define RF_MODE1 0x10 /* */ +#define RF_MODE2 0x11 /* */ + +#define RF_RX_AGC_HP 0x12 /* */ +#define RF_TX_AGC 0x13 /* */ +#define RF_BIAS 0x14 /* */ +#define RF_IPA 0x15 /* */ +#define RF_TXBIAS 0x16 +#define RF_POW_ABILITY 0x17 /* */ +#define RF_MODE_AG 0x18 /* */ +#define rRfChannel 0x18 /* RF channel and BW switch */ +#define RF_CHNLBW 0x18 /* RF channel and BW switch */ +#define RF_TOP 0x19 /* */ + +#define RF_RX_G1 0x1A /* */ +#define RF_RX_G2 0x1B /* */ + +#define RF_RX_BB2 0x1C /* */ +#define RF_RX_BB1 0x1D /* */ + +#define RF_RCK1 0x1E /* */ +#define RF_RCK2 0x1F /* */ + +#define RF_TX_G1 0x20 /* */ +#define RF_TX_G2 0x21 /* */ +#define RF_TX_G3 0x22 /* */ + +#define RF_TX_BB1 0x23 /* */ + +#define RF_T_METER 0x24 /* */ + +#define RF_SYN_G1 0x25 /* RF TX Power control */ +#define RF_SYN_G2 0x26 /* RF TX Power control */ +#define RF_SYN_G3 0x27 /* RF TX Power control */ +#define RF_SYN_G4 0x28 /* RF TX Power control */ +#define RF_SYN_G5 0x29 /* RF TX Power control */ +#define RF_SYN_G6 0x2A /* RF TX Power control */ +#define RF_SYN_G7 0x2B /* RF TX Power control */ +#define RF_SYN_G8 0x2C /* RF TX Power control */ + +#define RF_RCK_OS 0x30 /* RF TX PA control */ + +#define RF_TXPA_G1 0x31 /* RF TX PA control */ +#define RF_TXPA_G2 0x32 /* RF TX PA control */ +#define RF_TXPA_G3 0x33 /* RF TX PA control */ + +/* + * Bit Mask + * + * 1. Page1(0x100) */ +#define bBBResetB 0x100 /* Useless now? */ +#define bGlobalResetB 0x200 +#define bOFDMTxStart 0x4 +#define bCCKTxStart 0x8 +#define bCRC32Debug 0x100 +#define bPMACLoopback 0x10 +#define bTxLSIG 0xffffff +#define bOFDMTxRate 0xf +#define bOFDMTxReserved 0x10 +#define bOFDMTxLength 0x1ffe0 +#define bOFDMTxParity 0x20000 +#define bTxHTSIG1 0xffffff +#define bTxHTMCSRate 0x7f +#define bTxHTBW 0x80 +#define bTxHTLength 0xffff00 +#define bTxHTSIG2 0xffffff +#define bTxHTSmoothing 0x1 +#define bTxHTSounding 0x2 +#define bTxHTReserved 0x4 +#define bTxHTAggreation 0x8 +#define bTxHTSTBC 0x30 +#define bTxHTAdvanceCoding 0x40 +#define bTxHTShortGI 0x80 +#define bTxHTNumberHT_LTF 0x300 +#define bTxHTCRC8 0x3fc00 +#define bCounterReset 0x10000 +#define bNumOfOFDMTx 0xffff +#define bNumOfCCKTx 0xffff0000 +#define bTxIdleInterval 0xffff +#define bOFDMService 0xffff0000 +#define bTxMACHeader 0xffffffff +#define bTxDataInit 0xff +#define bTxHTMode 0x100 +#define bTxDataType 0x30000 +#define bTxRandomSeed 0xffffffff +#define bCCKTxPreamble 0x1 +#define bCCKTxSFD 0xffff0000 +#define bCCKTxSIG 0xff +#define bCCKTxService 0xff00 +#define bCCKLengthExt 0x8000 +#define bCCKTxLength 0xffff0000 +#define bCCKTxCRC16 0xffff +#define bCCKTxStatus 0x1 +#define bOFDMTxStatus 0x2 + +#define IS_BB_REG_OFFSET_92S(_Offset) ((_Offset >= 0x800) && (_Offset <= 0xfff)) + +/* 2. Page8(0x800) */ +#define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ +#define bJapanMode 0x2 +#define bCCKTxSC 0x30 +#define bCCKEn 0x1000000 +#define bOFDMEn 0x2000000 + +#define bOFDMRxADCPhase 0x10000 /* Useless now */ +#define bOFDMTxDACPhase 0x40000 +#define bXATxAGC 0x3f + +#define bXBTxAGC 0xf00 /* Reg 80c rFPGA0_TxGainStage */ +#define bXCTxAGC 0xf000 +#define bXDTxAGC 0xf0000 + +#define bPAStart 0xf0000000 /* Useless now */ +#define bTRStart 0x00f00000 +#define bRFStart 0x0000f000 +#define bBBStart 0x000000f0 +#define bBBCCKStart 0x0000000f +#define bPAEnd 0xf /* Reg0x814 */ +#define bTREnd 0x0f000000 +#define bRFEnd 0x000f0000 +#define bCCAMask 0x000000f0 /* T2R */ +#define bR2RCCAMask 0x00000f00 +#define bHSSI_R2TDelay 0xf8000000 +#define bHSSI_T2RDelay 0xf80000 +#define bContTxHSSI 0x400 /* chane gain at continue Tx */ +#define bIGFromCCK 0x200 +#define bAGCAddress 0x3f +#define bRxHPTx 0x7000 +#define bRxHPT2R 0x38000 +#define bRxHPCCKIni 0xc0000 +#define bAGCTxCode 0xc00000 +#define bAGCRxCode 0x300000 + +#define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ +#define b3WireAddressLength 0x400 + +#define b3WireRFPowerDown 0x1 /* Useless now + * #define bHWSISelect 0x8 */ +#define b5GPAPEPolarity 0x40000000 +#define b2GPAPEPolarity 0x80000000 +#define bRFSW_TxDefaultAnt 0x3 +#define bRFSW_TxOptionAnt 0x30 +#define bRFSW_RxDefaultAnt 0x300 +#define bRFSW_RxOptionAnt 0x3000 +#define bRFSI_3WireData 0x1 +#define bRFSI_3WireClock 0x2 +#define bRFSI_3WireLoad 0x4 +#define bRFSI_3WireRW 0x8 +#define bRFSI_3Wire 0xf + +#define bRFSI_RFENV 0x10 /* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */ + +#define bRFSI_TRSW 0x20 /* Useless now */ +#define bRFSI_TRSWB 0x40 +#define bRFSI_ANTSW 0x100 +#define bRFSI_ANTSWB 0x200 +#define bRFSI_PAPE 0x400 +#define bRFSI_PAPE5G 0x800 +#define bBandSelect 0x1 +#define bHTSIG2_GI 0x80 +#define bHTSIG2_Smoothing 0x01 +#define bHTSIG2_Sounding 0x02 +#define bHTSIG2_Aggreaton 0x08 +#define bHTSIG2_STBC 0x30 +#define bHTSIG2_AdvCoding 0x40 +#define bHTSIG2_NumOfHTLTF 0x300 +#define bHTSIG2_CRC8 0x3fc +#define bHTSIG1_MCS 0x7f +#define bHTSIG1_BandWidth 0x80 +#define bHTSIG1_HTLength 0xffff +#define bLSIG_Rate 0xf +#define bLSIG_Reserved 0x10 +#define bLSIG_Length 0x1fffe +#define bLSIG_Parity 0x20 +#define bCCKRxPhase 0x4 +#if (RTL92SE_FPGA_VERIFY == 1) + #define bLSSIReadAddress 0x3f000000 /* LSSI "Read" Address */ /* Reg 0x824 rFPGA0_XA_HSSIParameter2 */ +#else + #define bLSSIReadAddress 0x7f800000 /* T65 RF */ +#endif +#define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ +#if (RTL92SE_FPGA_VERIFY == 1) + #define bLSSIReadBackData 0xfff /* Reg 0x8a0 rFPGA0_XA_LSSIReadBack */ +#else + #define bLSSIReadBackData 0xfffff /* T65 RF */ +#endif +#define bLSSIReadOKFlag 0x1000 /* Useless now */ +#define bCCKSampleRate 0x8 /* 0: 44MHz, 1:88MHz */ +#define bRegulator0Standby 0x1 +#define bRegulatorPLLStandby 0x2 +#define bRegulator1Standby 0x4 +#define bPLLPowerUp 0x8 +#define bDPLLPowerUp 0x10 +#define bDA10PowerUp 0x20 +#define bAD7PowerUp 0x200 +#define bDA6PowerUp 0x2000 +#define bXtalPowerUp 0x4000 +#define b40MDClkPowerUP 0x8000 +#define bDA6DebugMode 0x20000 +#define bDA6Swing 0x380000 + +#define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ + +#define b80MClkDelay 0x18000000 /* Useless */ +#define bAFEWatchDogEnable 0x20000000 + +#define bXtalCap01 0xc0000000 /* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */ +#define bXtalCap23 0x3 +#define bXtalCap92x 0x0f000000 +#define bXtalCap 0x0f000000 + +#define bIntDifClkEnable 0x400 /* Useless */ +#define bExtSigClkEnable 0x800 +#define bBandgapMbiasPowerUp 0x10000 +#define bAD11SHGain 0xc0000 +#define bAD11InputRange 0x700000 +#define bAD11OPCurrent 0x3800000 +#define bIPathLoopback 0x4000000 +#define bQPathLoopback 0x8000000 +#define bAFELoopback 0x10000000 +#define bDA10Swing 0x7e0 +#define bDA10Reverse 0x800 +#define bDAClkSource 0x1000 +#define bAD7InputRange 0x6000 +#define bAD7Gain 0x38000 +#define bAD7OutputCMMode 0x40000 +#define bAD7InputCMMode 0x380000 +#define bAD7Current 0xc00000 +#define bRegulatorAdjust 0x7000000 +#define bAD11PowerUpAtTx 0x1 +#define bDA10PSAtTx 0x10 +#define bAD11PowerUpAtRx 0x100 +#define bDA10PSAtRx 0x1000 +#define bCCKRxAGCFormat 0x200 +#define bPSDFFTSamplepPoint 0xc000 +#define bPSDAverageNum 0x3000 +#define bIQPathControl 0xc00 +#define bPSDFreq 0x3ff +#define bPSDAntennaPath 0x30 +#define bPSDIQSwitch 0x40 +#define bPSDRxTrigger 0x400000 +#define bPSDTxTrigger 0x80000000 +#define bPSDSineToneScale 0x7f000000 +#define bPSDReport 0xffff + +/* 3. Page9(0x900) */ +#define bOFDMTxSC 0x30000000 /* Useless */ +#define bCCKTxOn 0x1 +#define bOFDMTxOn 0x2 +#define bDebugPage 0xfff /* reset debug page and also HWord, LWord */ +#define bDebugItem 0xff /* reset debug page and LWord */ +#define bAntL 0x10 +#define bAntNonHT 0x100 +#define bAntHT1 0x1000 +#define bAntHT2 0x10000 +#define bAntHT1S1 0x100000 +#define bAntNonHTS1 0x1000000 + +/* 4. PageA(0xA00) */ +#define bCCKBBMode 0x3 /* Useless */ +#define bCCKTxPowerSaving 0x80 +#define bCCKRxPowerSaving 0x40 + +#define bCCKSideBand 0x10 /* Reg 0xa00 rCCK0_System 20/40 switch */ + +#define bCCKScramble 0x8 /* Useless */ +#define bCCKAntDiversity 0x8000 +#define bCCKCarrierRecovery 0x4000 +#define bCCKTxRate 0x3000 +#define bCCKDCCancel 0x0800 +#define bCCKISICancel 0x0400 +#define bCCKMatchFilter 0x0200 +#define bCCKEqualizer 0x0100 +#define bCCKPreambleDetect 0x800000 +#define bCCKFastFalseCCA 0x400000 +#define bCCKChEstStart 0x300000 +#define bCCKCCACount 0x080000 +#define bCCKcs_lim 0x070000 +#define bCCKBistMode 0x80000000 +#define bCCKCCAMask 0x40000000 +#define bCCKTxDACPhase 0x4 +#define bCCKRxADCPhase 0x20000000 /* r_rx_clk */ +#define bCCKr_cp_mode0 0x0100 +#define bCCKTxDCOffset 0xf0 +#define bCCKRxDCOffset 0xf +#define bCCKCCAMode 0xc000 +#define bCCKFalseCS_lim 0x3f00 +#define bCCKCS_ratio 0xc00000 +#define bCCKCorgBit_sel 0x300000 +#define bCCKPD_lim 0x0f0000 +#define bCCKNewCCA 0x80000000 +#define bCCKRxHPofIG 0x8000 +#define bCCKRxIG 0x7f00 +#define bCCKLNAPolarity 0x800000 +#define bCCKRx1stGain 0x7f0000 +#define bCCKRFExtend 0x20000000 /* CCK Rx Iinital gain polarity */ +#define bCCKRxAGCSatLevel 0x1f000000 +#define bCCKRxAGCSatCount 0xe0 +#define bCCKRxRFSettle 0x1f /* AGCsamp_dly */ +#define bCCKFixedRxAGC 0x8000 +/* #define bCCKRxAGCFormat 0x4000 */ /* remove to HSSI register 0x824 */ +#define bCCKAntennaPolarity 0x2000 +#define bCCKTxFilterType 0x0c00 +#define bCCKRxAGCReportType 0x0300 +#define bCCKRxDAGCEn 0x80000000 +#define bCCKRxDAGCPeriod 0x20000000 +#define bCCKRxDAGCSatLevel 0x1f000000 +#define bCCKTimingRecovery 0x800000 +#define bCCKTxC0 0x3f0000 +#define bCCKTxC1 0x3f000000 +#define bCCKTxC2 0x3f +#define bCCKTxC3 0x3f00 +#define bCCKTxC4 0x3f0000 +#define bCCKTxC5 0x3f000000 +#define bCCKTxC6 0x3f +#define bCCKTxC7 0x3f00 +#define bCCKDebugPort 0xff0000 +#define bCCKDACDebug 0x0f000000 +#define bCCKFalseAlarmEnable 0x8000 +#define bCCKFalseAlarmRead 0x4000 +#define bCCKTRSSI 0x7f +#define bCCKRxAGCReport 0xfe +#define bCCKRxReport_AntSel 0x80000000 +#define bCCKRxReport_MFOff 0x40000000 +#define bCCKRxRxReport_SQLoss 0x20000000 +#define bCCKRxReport_Pktloss 0x10000000 +#define bCCKRxReport_Lockedbit 0x08000000 +#define bCCKRxReport_RateError 0x04000000 +#define bCCKRxReport_RxRate 0x03000000 +#define bCCKRxFACounterLower 0xff +#define bCCKRxFACounterUpper 0xff000000 +#define bCCKRxHPAGCStart 0xe000 +#define bCCKRxHPAGCFinal 0x1c00 +#define bCCKRxFalseAlarmEnable 0x8000 +#define bCCKFACounterFreeze 0x4000 +#define bCCKTxPathSel 0x10000000 +#define bCCKDefaultRxPath 0xc000000 +#define bCCKOptionRxPath 0x3000000 + +/* 5. PageC(0xC00) */ +#define bNumOfSTF 0x3 /* Useless */ +#define bShift_L 0xc0 +#define bGI_TH 0xc +#define bRxPathA 0x1 +#define bRxPathB 0x2 +#define bRxPathC 0x4 +#define bRxPathD 0x8 +#define bTxPathA 0x1 +#define bTxPathB 0x2 +#define bTxPathC 0x4 +#define bTxPathD 0x8 +#define bTRSSIFreq 0x200 +#define bADCBackoff 0x3000 +#define bDFIRBackoff 0xc000 +#define bTRSSILatchPhase 0x10000 +#define bRxIDCOffset 0xff +#define bRxQDCOffset 0xff00 +#define bRxDFIRMode 0x1800000 +#define bRxDCNFType 0xe000000 +#define bRXIQImb_A 0x3ff +#define bRXIQImb_B 0xfc00 +#define bRXIQImb_C 0x3f0000 +#define bRXIQImb_D 0xffc00000 +#define bDC_dc_Notch 0x60000 +#define bRxNBINotch 0x1f000000 +#define bPD_TH 0xf +#define bPD_TH_Opt2 0xc000 +#define bPWED_TH 0x700 +#define bIfMF_Win_L 0x800 +#define bPD_Option 0x1000 +#define bMF_Win_L 0xe000 +#define bBW_Search_L 0x30000 +#define bwin_enh_L 0xc0000 +#define bBW_TH 0x700000 +#define bED_TH2 0x3800000 +#define bBW_option 0x4000000 +#define bRatio_TH 0x18000000 +#define bWindow_L 0xe0000000 +#define bSBD_Option 0x1 +#define bFrame_TH 0x1c +#define bFS_Option 0x60 +#define bDC_Slope_check 0x80 +#define bFGuard_Counter_DC_L 0xe00 +#define bFrame_Weight_Short 0x7000 +#define bSub_Tune 0xe00000 +#define bFrame_DC_Length 0xe000000 +#define bSBD_start_offset 0x30000000 +#define bFrame_TH_2 0x7 +#define bFrame_GI2_TH 0x38 +#define bGI2_Sync_en 0x40 +#define bSarch_Short_Early 0x300 +#define bSarch_Short_Late 0xc00 +#define bSarch_GI2_Late 0x70000 +#define bCFOAntSum 0x1 +#define bCFOAcc 0x2 +#define bCFOStartOffset 0xc +#define bCFOLookBack 0x70 +#define bCFOSumWeight 0x80 +#define bDAGCEnable 0x10000 +#define bTXIQImb_A 0x3ff +#define bTXIQImb_B 0xfc00 +#define bTXIQImb_C 0x3f0000 +#define bTXIQImb_D 0xffc00000 +#define bTxIDCOffset 0xff +#define bTxQDCOffset 0xff00 +#define bTxDFIRMode 0x10000 +#define bTxPesudoNoiseOn 0x4000000 +#define bTxPesudoNoise_A 0xff +#define bTxPesudoNoise_B 0xff00 +#define bTxPesudoNoise_C 0xff0000 +#define bTxPesudoNoise_D 0xff000000 +#define bCCADropOption 0x20000 +#define bCCADropThres 0xfff00000 +#define bEDCCA_H 0xf +#define bEDCCA_L 0xf0 +#define bLambda_ED 0x300 +#define bRxInitialGain 0x7f +#define bRxAntDivEn 0x80 +#define bRxAGCAddressForLNA 0x7f00 +#define bRxHighPowerFlow 0x8000 +#define bRxAGCFreezeThres 0xc0000 +#define bRxFreezeStep_AGC1 0x300000 +#define bRxFreezeStep_AGC2 0xc00000 +#define bRxFreezeStep_AGC3 0x3000000 +#define bRxFreezeStep_AGC0 0xc000000 +#define bRxRssi_Cmp_En 0x10000000 +#define bRxQuickAGCEn 0x20000000 +#define bRxAGCFreezeThresMode 0x40000000 +#define bRxOverFlowCheckType 0x80000000 +#define bRxAGCShift 0x7f +#define bTRSW_Tri_Only 0x80 +#define bPowerThres 0x300 +#define bRxAGCEn 0x1 +#define bRxAGCTogetherEn 0x2 +#define bRxAGCMin 0x4 +#define bRxHP_Ini 0x7 +#define bRxHP_TRLNA 0x70 +#define bRxHP_RSSI 0x700 +#define bRxHP_BBP1 0x7000 +#define bRxHP_BBP2 0x70000 +#define bRxHP_BBP3 0x700000 +#define bRSSI_H 0x7f0000 /* the threshold for high power */ +#define bRSSI_Gen 0x7f000000 /* the threshold for ant diversity */ +#define bRxSettle_TRSW 0x7 +#define bRxSettle_LNA 0x38 +#define bRxSettle_RSSI 0x1c0 +#define bRxSettle_BBP 0xe00 +#define bRxSettle_RxHP 0x7000 +#define bRxSettle_AntSW_RSSI 0x38000 +#define bRxSettle_AntSW 0xc0000 +#define bRxProcessTime_DAGC 0x300000 +#define bRxSettle_HSSI 0x400000 +#define bRxProcessTime_BBPPW 0x800000 +#define bRxAntennaPowerShift 0x3000000 +#define bRSSITableSelect 0xc000000 +#define bRxHP_Final 0x7000000 +#define bRxHTSettle_BBP 0x7 +#define bRxHTSettle_HSSI 0x8 +#define bRxHTSettle_RxHP 0x70 +#define bRxHTSettle_BBPPW 0x80 +#define bRxHTSettle_Idle 0x300 +#define bRxHTSettle_Reserved 0x1c00 +#define bRxHTRxHPEn 0x8000 +#define bRxHTAGCFreezeThres 0x30000 +#define bRxHTAGCTogetherEn 0x40000 +#define bRxHTAGCMin 0x80000 +#define bRxHTAGCEn 0x100000 +#define bRxHTDAGCEn 0x200000 +#define bRxHTRxHP_BBP 0x1c00000 +#define bRxHTRxHP_Final 0xe0000000 +#define bRxPWRatioTH 0x3 +#define bRxPWRatioEn 0x4 +#define bRxMFHold 0x3800 +#define bRxPD_Delay_TH1 0x38 +#define bRxPD_Delay_TH2 0x1c0 +#define bRxPD_DC_COUNT_MAX 0x600 +/* #define bRxMF_Hold 0x3800 */ +#define bRxPD_Delay_TH 0x8000 +#define bRxProcess_Delay 0xf0000 +#define bRxSearchrange_GI2_Early 0x700000 +#define bRxFrame_Guard_Counter_L 0x3800000 +#define bRxSGI_Guard_L 0xc000000 +#define bRxSGI_Search_L 0x30000000 +#define bRxSGI_TH 0xc0000000 +#define bDFSCnt0 0xff +#define bDFSCnt1 0xff00 +#define bDFSFlag 0xf0000 +#define bMFWeightSum 0x300000 +#define bMinIdxTH 0x7f000000 +#define bDAFormat 0x40000 +#define bTxChEmuEnable 0x01000000 +#define bTRSWIsolation_A 0x7f +#define bTRSWIsolation_B 0x7f00 +#define bTRSWIsolation_C 0x7f0000 +#define bTRSWIsolation_D 0x7f000000 +#define bExtLNAGain 0x7c00 + +/* 6. PageE(0xE00) */ +#define bSTBCEn 0x4 /* Useless */ +#define bAntennaMapping 0x10 +#define bNss 0x20 +#define bCFOAntSumD 0x200 +#define bPHYCounterReset 0x8000000 +#define bCFOReportGet 0x4000000 +#define bOFDMContinueTx 0x10000000 +#define bOFDMSingleCarrier 0x20000000 +#define bOFDMSingleTone 0x40000000 +/* #define bRxPath1 0x01 */ +/* #define bRxPath2 0x02 */ +/* #define bRxPath3 0x04 */ +/* #define bRxPath4 0x08 */ +/* #define bTxPath1 0x10 */ +/* #define bTxPath2 0x20 */ +#define bHTDetect 0x100 +#define bCFOEn 0x10000 +#define bCFOValue 0xfff00000 +#define bSigTone_Re 0x3f +#define bSigTone_Im 0x7f00 +#define bCounter_CCA 0xffff +#define bCounter_ParityFail 0xffff0000 +#define bCounter_RateIllegal 0xffff +#define bCounter_CRC8Fail 0xffff0000 +#define bCounter_MCSNoSupport 0xffff +#define bCounter_FastSync 0xffff +#define bShortCFO 0xfff +#define bShortCFOTLength 12 /* total */ +#define bShortCFOFLength 11 /* fraction */ +#define bLongCFO 0x7ff +#define bLongCFOTLength 11 +#define bLongCFOFLength 11 +#define bTailCFO 0x1fff +#define bTailCFOTLength 13 +#define bTailCFOFLength 12 +#define bmax_en_pwdB 0xffff +#define bCC_power_dB 0xffff0000 +#define bnoise_pwdB 0xffff +#define bPowerMeasTLength 10 +#define bPowerMeasFLength 3 +#define bRx_HT_BW 0x1 +#define bRxSC 0x6 +#define bRx_HT 0x8 +#define bNB_intf_det_on 0x1 +#define bIntf_win_len_cfg 0x30 +#define bNB_Intf_TH_cfg 0x1c0 +#define bRFGain 0x3f +#define bTableSel 0x40 +#define bTRSW 0x80 +#define bRxSNR_A 0xff +#define bRxSNR_B 0xff00 +#define bRxSNR_C 0xff0000 +#define bRxSNR_D 0xff000000 +#define bSNREVMTLength 8 +#define bSNREVMFLength 1 +#define bCSI1st 0xff +#define bCSI2nd 0xff00 +#define bRxEVM1st 0xff0000 +#define bRxEVM2nd 0xff000000 +#define bSIGEVM 0xff +#define bPWDB 0xff00 +#define bSGIEN 0x10000 + +#define bSFactorQAM1 0xf /* Useless */ +#define bSFactorQAM2 0xf0 +#define bSFactorQAM3 0xf00 +#define bSFactorQAM4 0xf000 +#define bSFactorQAM5 0xf0000 +#define bSFactorQAM6 0xf0000 +#define bSFactorQAM7 0xf00000 +#define bSFactorQAM8 0xf000000 +#define bSFactorQAM9 0xf0000000 +#define bCSIScheme 0x100000 + +#define bNoiseLvlTopSet 0x3 /* Useless */ +#define bChSmooth 0x4 +#define bChSmoothCfg1 0x38 +#define bChSmoothCfg2 0x1c0 +#define bChSmoothCfg3 0xe00 +#define bChSmoothCfg4 0x7000 +#define bMRCMode 0x800000 +#define bTHEVMCfg 0x7000000 + +#define bLoopFitType 0x1 /* Useless */ +#define bUpdCFO 0x40 +#define bUpdCFOOffData 0x80 +#define bAdvUpdCFO 0x100 +#define bAdvTimeCtrl 0x800 +#define bUpdClko 0x1000 +#define bFC 0x6000 +#define bTrackingMode 0x8000 +#define bPhCmpEnable 0x10000 +#define bUpdClkoLTF 0x20000 +#define bComChCFO 0x40000 +#define bCSIEstiMode 0x80000 +#define bAdvUpdEqz 0x100000 +#define bUChCfg 0x7000000 +#define bUpdEqz 0x8000000 + +#define bTxAGCRate18_06 0x7f7f7f7f /* Useless */ +#define bTxAGCRate54_24 0x7f7f7f7f +#define bTxAGCRateMCS32 0x7f +#define bTxAGCRateCCK 0x7f00 +#define bTxAGCRateMCS3_MCS0 0x7f7f7f7f +#define bTxAGCRateMCS7_MCS4 0x7f7f7f7f +#define bTxAGCRateMCS11_MCS8 0x7f7f7f7f +#define bTxAGCRateMCS15_MCS12 0x7f7f7f7f + +/* Rx Pseduo noise */ +#define bRxPesudoNoiseOn 0x20000000 /* Useless */ +#define bRxPesudoNoise_A 0xff +#define bRxPesudoNoise_B 0xff00 +#define bRxPesudoNoise_C 0xff0000 +#define bRxPesudoNoise_D 0xff000000 +#define bPesudoNoiseState_A 0xffff +#define bPesudoNoiseState_B 0xffff0000 +#define bPesudoNoiseState_C 0xffff +#define bPesudoNoiseState_D 0xffff0000 + +/* 7. RF Register + * Zebra1 */ +#define bZebra1_HSSIEnable 0x8 /* Useless */ +#define bZebra1_TRxControl 0xc00 +#define bZebra1_TRxGainSetting 0x07f +#define bZebra1_RxCorner 0xc00 +#define bZebra1_TxChargePump 0x38 +#define bZebra1_RxChargePump 0x7 +#define bZebra1_ChannelNum 0xf80 +#define bZebra1_TxLPFBW 0x400 +#define bZebra1_RxLPFBW 0x600 + +/* Zebra4 */ +#define bRTL8256RegModeCtrl1 0x100 /* Useless */ +#define bRTL8256RegModeCtrl0 0x40 +#define bRTL8256_TxLPFBW 0x18 +#define bRTL8256_RxLPFBW 0x600 + +/* RTL8258 */ +#define bRTL8258_TxLPFBW 0xc /* Useless */ +#define bRTL8258_RxLPFBW 0xc00 +#define bRTL8258_RSSILPFBW 0xc0 + + +/* + * Other Definition + * */ + +/* byte endable for sb_write */ +#define bByte0 0x1 /* Useless */ +#define bByte1 0x2 +#define bByte2 0x4 +#define bByte3 0x8 +#define bWord0 0x3 +#define bWord1 0xc +#define bDWord 0xf + +/* for PutRegsetting & GetRegSetting BitMask */ +#define bMaskByte0 0xff /* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */ +#define bMaskByte1 0xff00 +#define bMaskByte2 0xff0000 +#define bMaskByte3 0xff000000 +#define bMaskHWord 0xffff0000 +#define bMaskLWord 0x0000ffff +#define bMaskDWord 0xffffffff +#define bMaskH4Bits 0xf0000000 +#define bMaskH3Bytes 0xffffff00 +#define bMaskOFDM_D 0xffc00000 +#define bMaskCCK 0x3f3f3f3f +#define bMask12Bits 0xfff + +/* for PutRFRegsetting & GetRFRegSetting BitMask */ +#if (RTL92SE_FPGA_VERIFY == 1) +/* #define bMask12Bits 0xfff */ /* RF Reg mask bits */ +/* #define bMask20Bits 0xfff */ /* RF Reg mask bits T65 RF */ +#define bRFRegOffsetMask 0xfff +#else +/* #define bMask12Bits 0xfffff */ /* RF Reg mask bits */ +/* #define bMask20Bits 0xfffff */ /* RF Reg mask bits T65 RF */ +#define bRFRegOffsetMask 0xfffff +#endif +#define bEnable 0x1 /* Useless */ +#define bDisable 0x0 + +#define LeftAntenna 0x0 /* Useless */ +#define RightAntenna 0x1 + +#define tCheckTxStatus 500 /* 500ms */ /* Useless */ +#define tUpdateRxCounter 100 /* 100ms */ + +#define rateCCK 0 /* Useless */ +#define rateOFDM 1 +#define rateHT 2 + +/* define Register-End */ +#define bPMAC_End 0x1ff /* Useless */ +#define bFPGAPHY0_End 0x8ff +#define bFPGAPHY1_End 0x9ff +#define bCCKPHY0_End 0xaff +#define bOFDMPHY0_End 0xcff +#define bOFDMPHY1_End 0xdff + +/* define max debug item in each debug page + * #define bMaxItem_FPGA_PHY0 0x9 + * #define bMaxItem_FPGA_PHY1 0x3 + * #define bMaxItem_PHY_11B 0x16 + * #define bMaxItem_OFDM_PHY0 0x29 + * #define bMaxItem_OFDM_PHY1 0x0 */ + +#define bPMACControl 0x0 /* Useless */ +#define bWMACControl 0x1 +#define bWNICControl 0x2 + +#if 0 +#define ANTENNA_A 0x1 /* Useless */ +#define ANTENNA_B 0x2 +#define ANTENNA_AB 0x3 /* ANTENNA_A | ANTENNA_B */ + +#define ANTENNA_C 0x4 +#define ANTENNA_D 0x8 +#endif + +#define RCR_AAP BIT(0) /* accept all physical address */ +#define RCR_APM BIT(1) /* accept physical match */ +#define RCR_AM BIT(2) /* accept multicast */ +#define RCR_AB BIT(3) /* accept broadcast */ +#define RCR_ACRC32 BIT(5) /* accept error packet */ +#define RCR_9356SEL BIT(6) +#define RCR_AICV BIT(9) /* Accept ICV error packet */ +#define RCR_RXFTH0 (BIT(13) | BIT(14) | BIT(15)) /* Rx FIFO threshold */ +#define RCR_ADF BIT(18) /* Accept Data(frame type) frame */ +#define RCR_ACF BIT(19) /* Accept control frame */ +#define RCR_AMF BIT(20) /* Accept management frame */ +#define RCR_ADD3 BIT(21) +#define RCR_APWRMGT BIT(22) /* Accept power management packet */ +#define RCR_CBSSID BIT(23) /* Accept BSSID match packet */ +#define RCR_ENMARP BIT(28) /* enable mac auto reset phy */ +#define RCR_EnCS1 BIT(29) /* enable carrier sense method 1 */ +#define RCR_EnCS2 BIT(30) /* enable carrier sense method 2 */ +#define RCR_OnlyErlPkt BIT(31) /* Rx Early mode is performed for packet size greater than 1536 */ + +/*--------------------------Define Parameters-------------------------------*/ + + +#endif /* __INC_HAL8192SPHYREG_H */ diff --git a/include/rtw_odm.h b/include/rtw_odm.h new file mode 100644 index 0000000..515b958 --- /dev/null +++ b/include/rtw_odm.h @@ -0,0 +1,103 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_ODM_H__ +#define __RTW_ODM_H__ + +#include +#include "../hal/phydm/phydm_types.h" +/* +* This file provides utilities/wrappers for rtw driver to use ODM +*/ +typedef enum _HAL_PHYDM_OPS { + HAL_PHYDM_DIS_ALL_FUNC, + HAL_PHYDM_FUNC_SET, + HAL_PHYDM_FUNC_CLR, + HAL_PHYDM_ABILITY_BK, + HAL_PHYDM_ABILITY_RESTORE, + HAL_PHYDM_ABILITY_SET, + HAL_PHYDM_ABILITY_GET, +} HAL_PHYDM_OPS; + + +#define DYNAMIC_FUNC_DISABLE (0x0) + u32 rtw_phydm_ability_ops(_adapter *adapter, HAL_PHYDM_OPS ops, u32 ability); + +#define rtw_phydm_func_disable_all(adapter) \ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_DIS_ALL_FUNC, 0) + +#ifdef CONFIG_RTW_ACS +#define rtw_phydm_func_for_offchannel(adapter) \ + do { \ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_DIS_ALL_FUNC, 0); \ + if (rtw_odm_adaptivity_needed(adapter)) \ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_FUNC_SET, ODM_BB_ADAPTIVITY); \ + if (IS_ACS_ENABLE(adapter))\ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_FUNC_SET, ODM_BB_ENV_MONITOR); \ + } while (0) +#else +#define rtw_phydm_func_for_offchannel(adapter) \ + do { \ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_DIS_ALL_FUNC, 0); \ + if (rtw_odm_adaptivity_needed(adapter)) \ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_FUNC_SET, ODM_BB_ADAPTIVITY); \ + } while (0) +#endif + +#define rtw_phydm_func_clr(adapter, ability) \ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_FUNC_CLR, ability) + +#define rtw_phydm_ability_backup(adapter) \ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_ABILITY_BK, 0) + +#define rtw_phydm_ability_restore(adapter) \ + rtw_phydm_ability_ops(adapter, HAL_PHYDM_ABILITY_RESTORE, 0) + + +static inline u32 rtw_phydm_ability_get(_adapter *adapter) +{ + return rtw_phydm_ability_ops(adapter, HAL_PHYDM_ABILITY_GET, 0); +} + + +void rtw_odm_init_ic_type(_adapter *adapter); + +void rtw_odm_adaptivity_config_msg(void *sel, _adapter *adapter); + +bool rtw_odm_adaptivity_needed(_adapter *adapter); +void rtw_odm_adaptivity_parm_msg(void *sel, _adapter *adapter); +void rtw_odm_adaptivity_parm_set(_adapter *adapter, s8 th_l2h_ini, s8 th_edcca_hl_diff); +void rtw_odm_get_perpkt_rssi(void *sel, _adapter *adapter); +void rtw_odm_acquirespinlock(_adapter *adapter, enum rt_spinlock_type type); +void rtw_odm_releasespinlock(_adapter *adapter, enum rt_spinlock_type type); + +struct dm_struct; +s16 rtw_odm_get_tx_power_mbm(struct dm_struct *dm, u8 rfpath, u8 rate, u8 bw, u8 cch); + +#ifdef CONFIG_DFS_MASTER +void rtw_odm_radar_detect_reset(_adapter *adapter); +void rtw_odm_radar_detect_disable(_adapter *adapter); +void rtw_odm_radar_detect_enable(_adapter *adapter); +BOOLEAN rtw_odm_radar_detect(_adapter *adapter); +void rtw_odm_update_dfs_region(struct dvobj_priv *dvobj); +u8 rtw_odm_radar_detect_polling_int_ms(struct dvobj_priv *dvobj); +#endif /* CONFIG_DFS_MASTER */ + +void rtw_odm_parse_rx_phy_status_chinfo(union recv_frame *rframe, u8 *phys); + +#if defined(CONFIG_RTL8822C) && defined(CONFIG_LPS_PG) +void odm_lps_pg_debug_8822c(void *dm_void); +#endif + +#endif /* __RTW_ODM_H__ */ diff --git a/include/rtw_p2p.h b/include/rtw_p2p.h new file mode 100644 index 0000000..8d929ad --- /dev/null +++ b/include/rtw_p2p.h @@ -0,0 +1,167 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_P2P_H_ +#define __RTW_P2P_H_ + + +u32 build_beacon_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_probe_resp_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_prov_disc_request_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf, u8 *pssid, u8 ussidlen, u8 *pdev_raddr); +u32 build_assoc_resp_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf, u8 status_code); +u32 build_deauth_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +#ifdef CONFIG_WFD +int rtw_init_wifi_display_info(_adapter *padapter); +void rtw_wfd_enable(_adapter *adapter, bool on); +void rtw_wfd_set_ctrl_port(_adapter *adapter, u16 port); +void rtw_tdls_wfd_enable(_adapter *adapter, bool on); + +u32 build_probe_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_probe_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf, u8 tunneled); +u32 build_beacon_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_nego_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_nego_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_nego_confirm_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_invitation_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_invitation_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_assoc_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_assoc_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_provdisc_req_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); +u32 build_provdisc_resp_wfd_ie(struct wifidirect_info *pwdinfo, u8 *pbuf); + +u32 rtw_append_beacon_wfd_ie(_adapter *adapter, u8 *pbuf); +u32 rtw_append_probe_req_wfd_ie(_adapter *adapter, u8 *pbuf); +u32 rtw_append_probe_resp_wfd_ie(_adapter *adapter, u8 *pbuf); +u32 rtw_append_assoc_req_wfd_ie(_adapter *adapter, u8 *pbuf); +u32 rtw_append_assoc_resp_wfd_ie(_adapter *adapter, u8 *pbuf); +#endif /*CONFIG_WFD */ + +void rtw_xframe_chk_wfd_ie(struct xmit_frame *xframe); + +u32 process_probe_req_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pframe, uint len); +u32 process_assoc_req_p2p_ie(struct wifidirect_info *pwdinfo, u8 *pframe, uint len, struct sta_info *psta); +u32 process_p2p_devdisc_req(struct wifidirect_info *pwdinfo, u8 *pframe, uint len); +u32 process_p2p_devdisc_resp(struct wifidirect_info *pwdinfo, u8 *pframe, uint len); +u8 process_p2p_provdisc_req(struct wifidirect_info *pwdinfo, u8 *pframe, uint len); +u8 process_p2p_provdisc_resp(struct wifidirect_info *pwdinfo, u8 *pframe); +u8 process_p2p_group_negotation_req(struct wifidirect_info *pwdinfo, u8 *pframe, uint len); +u8 process_p2p_group_negotation_resp(struct wifidirect_info *pwdinfo, u8 *pframe, uint len); +u8 process_p2p_group_negotation_confirm(struct wifidirect_info *pwdinfo, u8 *pframe, uint len); +u8 process_p2p_presence_req(struct wifidirect_info *pwdinfo, u8 *pframe, uint len); +int process_p2p_cross_connect_ie(PADAPTER padapter, u8 *IEs, u32 IELength); + +s32 p2p_protocol_wk_hdl(_adapter *padapter, int intCmdType, u8 *buf); + +#ifdef CONFIG_P2P_PS +void process_p2p_ps_ie(PADAPTER padapter, u8 *IEs, u32 IELength); +void p2p_ps_wk_hdl(_adapter *padapter, u8 p2p_ps_state); +u8 p2p_ps_wk_cmd(_adapter *padapter, u8 p2p_ps_state, u8 enqueue); +#endif /* CONFIG_P2P_PS */ + +#ifdef CONFIG_IOCTL_CFG80211 +int rtw_p2p_check_frames(_adapter *padapter, const u8 *buf, u32 len, u8 tx); +#endif /* CONFIG_IOCTL_CFG80211 */ + +void reset_global_wifidirect_info(_adapter *padapter); +void rtw_init_wifidirect_timers(_adapter *padapter); +void rtw_init_wifidirect_addrs(_adapter *padapter, u8 *dev_addr, u8 *iface_addr); +void init_wifidirect_info(_adapter *padapter, enum P2P_ROLE role); +int rtw_p2p_enable(_adapter *padapter, enum P2P_ROLE role); + +static inline void _rtw_p2p_set_state(struct wifidirect_info *wdinfo, enum P2P_STATE state) +{ + if (wdinfo->p2p_state != state) { + /* wdinfo->pre_p2p_state = wdinfo->p2p_state; */ + wdinfo->p2p_state = state; + } +} +static inline void _rtw_p2p_set_pre_state(struct wifidirect_info *wdinfo, enum P2P_STATE state) +{ + if (wdinfo->pre_p2p_state != state) + wdinfo->pre_p2p_state = state; +} +#if 0 +static inline void _rtw_p2p_restore_state(struct wifidirect_info *wdinfo) +{ + if (wdinfo->pre_p2p_state != -1) { + wdinfo->p2p_state = wdinfo->pre_p2p_state; + wdinfo->pre_p2p_state = -1; + } +} +#endif +void _rtw_p2p_set_role(struct wifidirect_info *wdinfo, enum P2P_ROLE role); + +static inline int _rtw_p2p_state(struct wifidirect_info *wdinfo) +{ + return wdinfo->p2p_state; +} +static inline int _rtw_p2p_pre_state(struct wifidirect_info *wdinfo) +{ + return wdinfo->pre_p2p_state; +} +static inline int _rtw_p2p_role(struct wifidirect_info *wdinfo) +{ + return wdinfo->role; +} +static inline bool _rtw_p2p_chk_state(struct wifidirect_info *wdinfo, enum P2P_STATE state) +{ + return wdinfo->p2p_state == state; +} +static inline bool _rtw_p2p_chk_role(struct wifidirect_info *wdinfo, enum P2P_ROLE role) +{ + return wdinfo->role == role; +} + +#ifdef CONFIG_DBG_P2P +void dbg_rtw_p2p_set_state(struct wifidirect_info *wdinfo, enum P2P_STATE state, const char *caller, int line); +void dbg_rtw_p2p_set_pre_state(struct wifidirect_info *wdinfo, enum P2P_STATE state, const char *caller, int line); +/* void dbg_rtw_p2p_restore_state(struct wifidirect_info *wdinfo, const char *caller, int line); */ +void dbg_rtw_p2p_set_role(struct wifidirect_info *wdinfo, enum P2P_ROLE role, const char *caller, int line); +#define rtw_p2p_set_state(wdinfo, state) dbg_rtw_p2p_set_state(wdinfo, state, __FUNCTION__, __LINE__) +#define rtw_p2p_set_pre_state(wdinfo, state) dbg_rtw_p2p_set_pre_state(wdinfo, state, __FUNCTION__, __LINE__) +#define rtw_p2p_set_role(wdinfo, role) dbg_rtw_p2p_set_role(wdinfo, role, __FUNCTION__, __LINE__) +/* #define rtw_p2p_restore_state(wdinfo) dbg_rtw_p2p_restore_state(wdinfo, __FUNCTION__, __LINE__) */ +#else /* CONFIG_DBG_P2P */ +#define rtw_p2p_set_state(wdinfo, state) _rtw_p2p_set_state(wdinfo, state) +#define rtw_p2p_set_pre_state(wdinfo, state) _rtw_p2p_set_pre_state(wdinfo, state) +#define rtw_p2p_set_role(wdinfo, role) _rtw_p2p_set_role(wdinfo, role) +/* #define rtw_p2p_restore_state(wdinfo) _rtw_p2p_restore_state(wdinfo) */ +#endif /* CONFIG_DBG_P2P */ + +#define rtw_p2p_state(wdinfo) _rtw_p2p_state(wdinfo) +#define rtw_p2p_pre_state(wdinfo) _rtw_p2p_pre_state(wdinfo) +#define rtw_p2p_role(wdinfo) _rtw_p2p_role(wdinfo) +#define rtw_p2p_chk_state(wdinfo, state) _rtw_p2p_chk_state(wdinfo, state) +#define rtw_p2p_chk_role(wdinfo, role) _rtw_p2p_chk_role(wdinfo, role) + +#define rtw_p2p_findphase_ex_set(wdinfo, value) \ + (wdinfo)->find_phase_state_exchange_cnt = (value) + +#ifdef CONFIG_P2P +/* is this find phase exchange for social channel scan? */ +#define rtw_p2p_findphase_ex_is_social(wdinfo) \ + (wdinfo)->find_phase_state_exchange_cnt >= P2P_FINDPHASE_EX_SOCIAL_FIRST + +/* should we need find phase exchange anymore? */ +#define rtw_p2p_findphase_ex_is_needed(wdinfo) \ + ((wdinfo)->find_phase_state_exchange_cnt < P2P_FINDPHASE_EX_MAX && \ + (wdinfo)->find_phase_state_exchange_cnt != P2P_FINDPHASE_EX_NONE && \ + !(wdinfo)->rx_invitereq_info.scan_op_ch_only && \ + !(wdinfo)->p2p_info.scan_op_ch_only) +#else +#define rtw_p2p_findphase_ex_is_social(wdinfo) 0 +#define rtw_p2p_findphase_ex_is_needed(wdinfo) 0 +#endif /* CONFIG_P2P */ + +#endif diff --git a/include/rtw_pwrctrl.h b/include/rtw_pwrctrl.h new file mode 100644 index 0000000..38bad0a --- /dev/null +++ b/include/rtw_pwrctrl.h @@ -0,0 +1,772 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_PWRCTRL_H_ +#define __RTW_PWRCTRL_H_ + + +#define FW_PWR0 0 +#define FW_PWR1 1 +#define FW_PWR2 2 +#define FW_PWR3 3 + + +#define HW_PWR0 7 +#define HW_PWR1 6 +#define HW_PWR2 2 +#define HW_PWR3 0 +#define HW_PWR4 8 + +#define FW_PWRMSK 0x7 + + +#define XMIT_ALIVE BIT(0) +#define RECV_ALIVE BIT(1) +#define CMD_ALIVE BIT(2) +#define EVT_ALIVE BIT(3) +#ifdef CONFIG_BT_COEXIST +#define BTCOEX_ALIVE BIT(4) +#endif /* CONFIG_BT_COEXIST */ +#define LPS_ALIVE BIT(5) + +#ifdef CONFIG_WOWLAN + #ifdef CONFIG_PLATFORM_ANDROID_INTEL_X86 + /* TCP/ICMP/UDP multicast with specific IP addr */ + #define DEFAULT_PATTERN_NUM 4 + #else + /* TCP/ICMP */ + #define DEFAULT_PATTERN_NUM 3 + #endif + +#ifdef CONFIG_WOW_PATTERN_HW_CAM /* Frame Mask Cam number for pattern match */ +#define MAX_WKFM_CAM_NUM 12 +#else +#define MAX_WKFM_CAM_NUM 16 +#endif + +#define MAX_WKFM_SIZE 16 /* (16 bytes for WKFM bit mask, 16*8 = 128 bits) */ +#define MAX_WKFM_PATTERN_SIZE 128 +#define MAX_IN_PATTERN_SIZE 512 + +/* + * MAX_WKFM_PATTERN_STR_LEN : the max. length of wow pattern string + * e.g. echo 00:01:02:...:7f > /proc/net/rtl88x2bu/wlan0/wow_pattern_info + * - each byte of pattern is represented as 2-bytes ascii : MAX_WKFM_PATTERN_SIZE * 2 + * - the number of common ':' in pattern string : MAX_WKFM_PATTERN_SIZE - 1 + * - 1 byte '\n'(0x0a) is generated at the end when we use echo command + * so total max. length is (MAX_WKFM_PATTERN_SIZE * 3) + */ +#define MAX_WKFM_PATTERN_STR_LEN (MAX_WKFM_PATTERN_SIZE * 3) + +#define WKFMCAM_ADDR_NUM 6 +#define WKFMCAM_SIZE 24 /* each entry need 6*4 bytes */ +enum pattern_type { + PATTERN_BROADCAST = 0, + PATTERN_MULTICAST, + PATTERN_UNICAST, + PATTERN_VALID, + PATTERN_INVALID, +}; + +typedef struct rtl_priv_pattern { + int len; + char content[MAX_WKFM_PATTERN_SIZE]; + char mask[MAX_WKFM_SIZE]; +} rtl_priv_pattern_t; + +#endif /* CONFIG_WOWLAN */ + +enum Power_Mgnt { + PS_MODE_ACTIVE = 0 , + PS_MODE_MIN , + PS_MODE_MAX , + PS_MODE_DTIM , /* PS_MODE_SELF_DEFINED */ + PS_MODE_VOIP , + PS_MODE_UAPSD_WMM , + PS_MODE_UAPSD , + PS_MODE_IBSS , + PS_MODE_WWLAN , + PM_Radio_Off , + PM_Card_Disable , + PS_MODE_NUM, +}; + +enum lps_level { + LPS_NORMAL = 0, + LPS_LCLK, + LPS_PG, + LPS_LEVEL_MAX, +}; + +#ifdef CONFIG_PNO_SUPPORT +#define MAX_PNO_LIST_COUNT 16 +#define MAX_SCAN_LIST_COUNT 14 /* 2.4G only */ +#define MAX_HIDDEN_AP 8 /* 8 hidden AP */ +#endif + +/* + BIT[2:0] = HW state + BIT[3] = Protocol PS state, 0: register active state , 1: register sleep state + BIT[4] = sub-state +*/ + +#define PS_DPS BIT(0) +#define PS_LCLK (PS_DPS) +#define PS_RF_OFF BIT(1) +#define PS_ALL_ON BIT(2) +#define PS_ST_ACTIVE BIT(3) + +#define PS_ISR_ENABLE BIT(4) +#define PS_IMR_ENABLE BIT(5) +#define PS_ACK BIT(6) +#define PS_TOGGLE BIT(7) + +#define PS_STATE_MASK (0x0F) +#define PS_STATE_HW_MASK (0x07) +#define PS_SEQ_MASK (0xc0) + +#define PS_STATE(x) (PS_STATE_MASK & (x)) +#define PS_STATE_HW(x) (PS_STATE_HW_MASK & (x)) +#define PS_SEQ(x) (PS_SEQ_MASK & (x)) + +#define PS_STATE_S0 (PS_DPS) +#define PS_STATE_S1 (PS_LCLK) +#define PS_STATE_S2 (PS_RF_OFF) +#define PS_STATE_S3 (PS_ALL_ON) +#define PS_STATE_S4 ((PS_ST_ACTIVE) | (PS_ALL_ON)) + + +#define PS_IS_RF_ON(x) ((x) & (PS_ALL_ON)) +#define PS_IS_ACTIVE(x) ((x) & (PS_ST_ACTIVE)) +#define CLR_PS_STATE(x) ((x) = ((x) & (0xF0))) + + +struct reportpwrstate_parm { + unsigned char mode; + unsigned char state; /* the CPWM value */ + unsigned short rsvd; +}; + + +typedef _sema _pwrlock; + + +__inline static void _init_pwrlock(_pwrlock *plock) +{ + _rtw_init_sema(plock, 1); +} + +__inline static void _free_pwrlock(_pwrlock *plock) +{ + _rtw_free_sema(plock); +} + + +__inline static void _enter_pwrlock(_pwrlock *plock) +{ + _rtw_down_sema(plock); +} + + +__inline static void _exit_pwrlock(_pwrlock *plock) +{ + _rtw_up_sema(plock); +} + +#define LPS_DELAY_MS 1000 /* 1 sec */ + +#define EXE_PWR_NONE 0x01 +#define EXE_PWR_IPS 0x02 +#define EXE_PWR_LPS 0x04 + +/* RF state. */ +typedef enum _rt_rf_power_state { + rf_on, /* RF is on after RFSleep or RFOff */ + rf_sleep, /* 802.11 Power Save mode */ + rf_off, /* HW/SW Radio OFF or Inactive Power Save */ + /* =====Add the new RF state above this line===== */ + rf_max +} rt_rf_power_state; + +/* ASPM OSC Control bit, added by Roger, 2013.03.29. */ +#define RT_PCI_ASPM_OSC_IGNORE 0 /* PCI ASPM ignore OSC control in default */ +#define RT_PCI_ASPM_OSC_ENABLE BIT0 /* PCI ASPM controlled by OS according to ACPI Spec 5.0 */ +#define RT_PCI_ASPM_OSC_DISABLE BIT1 /* PCI ASPM controlled by driver or BIOS, i.e., force enable ASPM */ + + +enum _PS_BBRegBackup_ { + PSBBREG_RF0 = 0, + PSBBREG_RF1, + PSBBREG_RF2, + PSBBREG_AFE0, + PSBBREG_TOTALCNT +}; + +enum { /* for ips_mode */ + IPS_NONE = 0, + IPS_NORMAL, + IPS_LEVEL_2, + IPS_NUM +}; + +/* Design for pwrctrl_priv.ips_deny, 32 bits for 32 reasons at most */ +typedef enum _PS_DENY_REASON { + PS_DENY_DRV_INITIAL = 0, + PS_DENY_SCAN, + PS_DENY_JOIN, + PS_DENY_DISCONNECT, + PS_DENY_SUSPEND, + PS_DENY_IOCTL, + PS_DENY_MGNT_TX, + PS_DENY_MONITOR_MODE, + PS_DENY_BEAMFORMING, /* Beamforming */ + PS_DENY_DRV_REMOVE = 30, + PS_DENY_OTHERS = 31 +} PS_DENY_REASON; + +#ifdef CONFIG_WAR_OFFLOAD +/* only support mDNS V4/V6 rsp now */ +enum { + WAR_ARP_RSP_EN = 0x0000001, + WAR_ICMPV6_NS_RSP_EN = 0x00000002, + WAR_ICMPV4_ECHO_RSP_EN = 0x00000004, + WAR_ICMPV6_ECHO_RSP_EN = 0x00000008, + WAR_NETBIOS_RSP_EN = 0x00000010, + WAR_LLMNR_V4_RSP_EN = 0x00000020, + WAR_LLMNR_V6_RSP_EN = 0x00000040, + WAR_SNMP_V4_RSP_EN = 0x00000080, + WAR_SNMP_V6_RSP_EN = 0x00000100, + WAR_SNMP_V4_WAKEUP_EN = 0x00000200, + WAR_SNMP_V6_WAKEUP_EN = 0x00000400, + WAR_SSDP_V4_WAKEUP_EN = 0x00000800, + WAR_SSDP_V6_WAKEUP_EN = 0x00001000, + WAR_WSD_V4_WAKEUP_EN = 0x00002000, + WAR_WSD_V6_WAKEUP_EN = 0x00004000, + WAR_SLP_V4_WAKEUP_EN = 0x00008000, + WAR_SLP_V6_WAKEUP_EN = 0x00010000, + WAR_MDNS_V4_RSP_EN = 0x00020000, + WAR_MDNS_V6_RSP_EN = 0x00040000, + WAR_DESIGNATED_MAC_EN = 0x00080000, + WAR_LLTD_WAKEUP_EN = 0x00100000, + WAR_ARP_WAKEUP_EN = 0x00200000, + WAR_MAGIC_WAKEUP_EN = 0x00400000, + WAR_MDNS_V4_WAKEUP_EN = 0x000800000, + WAR_MDNS_V6_WAKEUP_EN = 0x001000000 +}; + +#endif /* CONFIG_WAR_OFFLOAD */ + +#ifdef CONFIG_PNO_SUPPORT +typedef struct pno_nlo_info { + u32 fast_scan_period; /* Fast scan period */ + u8 ssid_num; /* number of entry */ + u8 hidden_ssid_num; + u32 slow_scan_period; /* slow scan period */ + u32 fast_scan_iterations; /* Fast scan iterations */ + u8 ssid_length[MAX_PNO_LIST_COUNT]; /* SSID Length Array */ + u8 ssid_cipher_info[MAX_PNO_LIST_COUNT]; /* Cipher information for security */ + u8 ssid_channel_info[MAX_PNO_LIST_COUNT]; /* channel information */ + u8 loc_probe_req[MAX_HIDDEN_AP]; /* loc_probeReq */ +} pno_nlo_info_t; + +typedef struct pno_ssid { + u32 SSID_len; + u8 SSID[32]; +} pno_ssid_t; + +typedef struct pno_ssid_list { + pno_ssid_t node[MAX_PNO_LIST_COUNT]; +} pno_ssid_list_t; + +typedef struct pno_scan_channel_info { + u8 channel; + u8 tx_power; + u8 timeout; + u8 active; /* set 1 means active scan, or pasivite scan. */ +} pno_scan_channel_info_t; + +typedef struct pno_scan_info { + u8 enableRFE; /* Enable RFE */ + u8 period_scan_time; /* exclusive with fast_scan_period and slow_scan_period */ + u8 periodScan; /* exclusive with fast_scan_period and slow_scan_period */ + u8 orig_80_offset; /* original channel 80 offset */ + u8 orig_40_offset; /* original channel 40 offset */ + u8 orig_bw; /* original bandwidth */ + u8 orig_ch; /* original channel */ + u8 channel_num; /* number of channel */ + u64 rfe_type; /* rfe_type && 0x00000000000000ff */ + pno_scan_channel_info_t ssid_channel_info[MAX_SCAN_LIST_COUNT]; +} pno_scan_info_t; +#endif /* CONFIG_PNO_SUPPORT */ + +#ifdef CONFIG_LPS_POFF +/* Driver context for LPS 32K Close IO Power */ +typedef struct lps_poff_info { + bool bEn; + u8 *pStaticFile; + u8 *pDynamicFile; + u32 ConfFileOffset; + u32 tx_bndy_static; + u32 tx_bndy_dynamic; + u16 ConfLenForPTK; + u16 ConfLenForGTK; + ATOMIC_T bEnterPOFF; + ATOMIC_T bTxBoundInProgress; + ATOMIC_T bSetPOFFParm; +} lps_poff_info_t; +#endif /*CONFIG_LPS_POFF*/ + +struct aoac_report { + u8 iv[8]; + u8 replay_counter_eapol_key[8]; + u8 group_key[32]; + u8 key_index; + u8 security_type; + u8 wow_pattern_idx; + u8 version_info; + u8 rekey_ok:1; + u8 dummy:7; + u8 reserved[3]; + u8 rxptk_iv[8]; + u8 rxgtk_iv[4][8]; +}; + +#ifdef CONFIG_WAR_OFFLOAD + +struct war_ipv4_fmt { + u32 ip_addr[4]; + u32 ip_subnet[4]; + u32 ip_gateway[4]; +}; + +struct war_ipv6_fmt { + u8 ipv6_addr[8][16]; +}; + +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) +/* limitation of mDNS parameter : length and number */ +#define MAX_MDNS_SERVICE_NAME_LEN 15 +#define MAX_MDNS_TRANS_LEN 4 /* _tcp or _udp */ +#define MAX_MDNS_DOMAIN_LEN 5 /* local only for mdns */ +#define MAX_MDNS_MACHINE_NAME_LEN (63+1) /* +1 for the length byte used by the DNS format */ +#define MAX_MDNS_TARGET_LEN 63 +#define MAX_MDNS_DOMAIN_NAME_LEN 63 +#define MAX_MDNS_TXT_LEN 1536 +#define MAX_MDNS_TXT_SINGLE_LEN 255 + + +#define MAX_MDNS_SERVICE_NUM 10 +#define MAX_MDNS_TXT_NUM 8 +#define MAX_MDNS_MACHINE_NAME_NUM 3 + +/* for monitor rsvd page using */ +#define MAX_MDNS_PARA_SIZE 1700 // 14*128 = 1792 +#define MAX_MDNS_TXT_TOTAL_SIZE 10*MAX_MDNS_TXT_LEN +#define MAX_MDNS_RSP_PKT_SIZE 760 // 6*128 = 768 + +#define RTW_MDNS_SRV_INFO(sname, sname_len, tname, tname_len, dname, dname_len, port0, port1, ttlv, tar, tar_len, idx) \ + { .service=sname, .service_len=sname_len, .transport=tname, .transport_len=tname_len, \ + .domain=dname , .domain_len=dname_len , .port[0]=port0, .port[1]=port1, .ttl=ttlv, \ + .target=tar, .target_len=tar_len, .txt_rsp_idx=idx } + + +struct war_mdns_service_info { + u8 service[MAX_MDNS_SERVICE_NAME_LEN+1]; + u8 service_len; + u8 transport[MAX_MDNS_TRANS_LEN+1]; + u8 transport_len; + u8 domain[MAX_MDNS_DOMAIN_LEN+1]; + u8 domain_len; + u8 port[2]; + u32 ttl; + u8 target[MAX_MDNS_TARGET_LEN+1]; + u8 target_len; + s8 txt_rsp_idx; +}; + +struct war_mdns_machine_name { + u8 name[MAX_MDNS_MACHINE_NAME_LEN]; + u8 name_len; +}; + +struct war_mdns_txt_rsp { + u8 txt[MAX_MDNS_TXT_LEN]; + u16 txt_len; +}; +#endif +#endif /* CONFIG_WAR_OFFLOAD */ + + +struct rsvd_page_cache_t; + +struct pwrctrl_priv { + _pwrlock lock; + _pwrlock check_32k_lock; + volatile u8 rpwm; /* requested power state for fw */ + volatile u8 cpwm; /* fw current power state. updated when 1. read from HCPWM 2. driver lowers power level */ + volatile u8 tog; /* toggling */ + volatile u8 cpwm_tog; /* toggling */ + u8 rpwm_retry; + + u8 pwr_mode; + u8 smart_ps; + u8 bcn_ant_mode; + u8 dtim; +#ifdef CONFIG_LPS_CHK_BY_TP + u8 lps_chk_by_tp; + u16 lps_tx_tp_th;/*Mbps*/ + u16 lps_rx_tp_th;/*Mbps*/ + u16 lps_bi_tp_th;/*Mbps*//*TRX TP*/ + int lps_chk_cnt_th; + int lps_chk_cnt; + u32 lps_tx_pkts; + u32 lps_rx_pkts; + +#endif + +#ifdef CONFIG_WMMPS_STA + u8 wmm_smart_ps; +#endif /* CONFIG_WMMPS_STA */ + + u32 alives; + _workitem cpwm_event; + _workitem dma_event; /*for handle un-synchronized tx dma*/ +#ifdef CONFIG_LPS_RPWM_TIMER + u8 brpwmtimeout; + _workitem rpwmtimeoutwi; + _timer pwr_rpwm_timer; +#endif /* CONFIG_LPS_RPWM_TIMER */ + u8 bpower_saving; /* for LPS/IPS */ + + u8 b_hw_radio_off; + u8 reg_rfoff; + u8 reg_pdnmode; /* powerdown mode */ + u32 rfoff_reason; + + uint ips_enter_cnts; + uint ips_leave_cnts; + uint lps_enter_cnts; + uint lps_leave_cnts; + + u8 ips_mode; + u8 ips_org_mode; + u8 ips_mode_req; /* used to accept the mode setting request, will update to ipsmode later */ + uint bips_processing; + systime ips_deny_time; /* will deny IPS when system time is smaller than this */ + u8 pre_ips_type;/* 0: default flow, 1: carddisbale flow */ + + /* ps_deny: if 0, power save is free to go; otherwise deny all kinds of power save. */ + /* Use PS_DENY_REASON to decide reason. */ + /* Don't access this variable directly without control function, */ + /* and this variable should be protected by lock. */ + u32 ps_deny; + + u8 ps_processing; /* temporarily used to mark whether in rtw_ps_processor */ + + u8 fw_psmode_iface_id; + u8 bLeisurePs; + u8 LpsIdleCount; + u8 power_mgnt; + u8 org_power_mgnt; + u8 bFwCurrentInPSMode; + systime lps_deny_time; /* will deny LPS when system time is smaller than this */ + s32 pnp_current_pwr_state; + u8 pnp_bstop_trx; + u8 bInSuspend; +#ifdef CONFIG_BT_COEXIST + u8 bAutoResume; + u8 autopm_cnt; +#endif + u8 bSupportRemoteWakeup; + u8 wowlan_wake_reason; + u8 wowlan_last_wake_reason; + u8 wowlan_ap_mode; + u8 wowlan_mode; + u8 wowlan_p2p_mode; + u8 wowlan_pno_enable; + u8 wowlan_in_resume; + +#ifdef CONFIG_GPIO_WAKEUP + u8 is_high_active; + u8 wowlan_gpio_index; + u8 wowlan_gpio_output_state; +#endif /* CONFIG_GPIO_WAKEUP */ + u8 hst2dev_high_active; +#ifdef CONFIG_WOWLAN + bool default_patterns_en; +#ifdef CONFIG_IPV6 + u8 wowlan_ns_offload_en; +#endif /*CONFIG_IPV6*/ + u8 wowlan_txpause_status; + u8 wowlan_pattern_idx; + u64 wowlan_fw_iv; + struct rtl_priv_pattern patterns[MAX_WKFM_CAM_NUM]; +#ifdef CONFIG_PNO_SUPPORT + u8 pno_inited; + pno_nlo_info_t *pnlo_info; + pno_scan_info_t *pscan_info; + pno_ssid_list_t *pno_ssid_list; +#endif /* CONFIG_PNO_SUPPORT */ +#ifdef CONFIG_WOW_PATTERN_HW_CAM + _mutex wowlan_pattern_cam_mutex; +#endif + u8 wowlan_aoac_rpt_loc; + struct aoac_report wowlan_aoac_rpt; + u8 wowlan_power_mgmt; + u8 wowlan_lps_level; + #ifdef CONFIG_LPS_1T1R + u8 wowlan_lps_1t1r; + #endif + + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + /*data 0,rsv page location*/ + u8 wowlan_keep_alive_mode; + u8 keep_alive_pattern_loc; + /*data 1 ,cam id, rx udp packet*/ + u8 wowlan_keep_alive_ack_index; + /*data 2 ,cam id, pattern match packet*/ + u8 wowlan_wake_pattern_index; + /*data3,unit: TBTT*/ + u16 wowlan_keep_alive_period; + /*data4,unit: TBTT*/ + u8 wowlan_keep_alive_retry_interval; + /*data5*/ + u8 wowlan_keep_alive_retry_counter; + /*from echo*/ + u8 keep_alive_pattern[WLAN_MAX_KEEP_ALIVE_IE_LEN]; + u32 keep_alive_pattern_len; + #endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#ifdef CONFIG_WAR_OFFLOAD + u8 wowlan_war_offload_mode; + u32 wowlan_war_offload_ctrl; + struct war_ipv4_fmt wowlan_war_offload_ipv4; + struct war_ipv6_fmt wowlan_war_offload_ipv6; + u8 wowlan_war_offload_mac[6]; +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) + struct war_mdns_machine_name wowlan_war_offload_mdns_mnane[MAX_MDNS_MACHINE_NAME_NUM]; + struct war_mdns_service_info wowlan_war_offload_mdns_service[MAX_MDNS_SERVICE_NUM]; + struct war_mdns_txt_rsp wowlan_war_offload_mdns_txt_rsp[MAX_MDNS_TXT_NUM]; + u8 wowlan_war_offload_mdns_mnane_num; + u8 wowlan_war_offload_mdns_service_info_num; + u8 wowlan_war_offload_mdns_txt_rsp_num; + u8 wowlan_war_offload_mdns_domain_name[MAX_MDNS_DOMAIN_NAME_LEN+1]; + u8 wowlan_war_offload_mdns_domain_name_len; + u32 wowlan_war_offload_mdns_para_cur_size; + u32 wowlan_war_offload_mdns_rsp_cur_size; +#endif /* CONFIG_OFFLOAD_MDNS_V4 || CONFIG_OFFLOAD_MDNS_V6 */ +#endif /* CONFIG_WAR_OFFLOAD */ +#endif /* CONFIG_WOWLAN */ + _timer pwr_state_check_timer; + int pwr_state_check_interval; + u8 pwr_state_check_cnts; + + + rt_rf_power_state rf_pwrstate;/* cur power state, only for IPS */ + /* rt_rf_power_state current_rfpwrstate; */ + rt_rf_power_state change_rfpwrstate; + + u8 bHWPowerdown; /* power down mode selection. 0:radio off, 1:power down */ + u8 bHWPwrPindetect; /* come from registrypriv.hwpwrp_detect. enable power down function. 0:disable, 1:enable */ + u8 bkeepfwalive; + u8 brfoffbyhw; + unsigned long PS_BBRegBackup[PSBBREG_TOTALCNT]; + +#ifdef CONFIG_RESUME_IN_WORKQUEUE + struct workqueue_struct *rtw_workqueue; + _workitem resume_work; +#endif + +#ifdef CONFIG_HAS_EARLYSUSPEND + struct early_suspend early_suspend; + u8 do_late_resume; +#endif /* CONFIG_HAS_EARLYSUSPEND */ + +#ifdef CONFIG_ANDROID_POWER + android_early_suspend_t early_suspend; + u8 do_late_resume; +#endif + +#ifdef CONFIG_LPS_POFF + lps_poff_info_t *plps_poff_info; +#endif + u8 lps_level_bk; + u8 lps_level; /*LPS_NORMAL,LPA_CG,LPS_PG*/ +#ifdef CONFIG_LPS_1T1R + u8 lps_1t1r_bk; + u8 lps_1t1r; +#endif +#ifdef CONFIG_LPS_PG + struct rsvd_page_cache_t lpspg_info; +#ifdef CONFIG_RTL8822C + struct rsvd_page_cache_t lpspg_dpk_info; + struct rsvd_page_cache_t lpspg_iqk_info; +#endif +#endif + u8 current_lps_hw_port_id; + +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS + systime radio_on_start_time; + systime pwr_saving_start_time; + u32 pwr_saving_time; + u32 on_time; + u32 tx_time; + u32 rx_time; +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ + +#ifdef CONFIG_LPS_ACK + struct submit_ctx lps_ack_sctx; + s8 lps_ack_status; + _mutex lps_ack_mutex; +#endif /* CONFIG_LPS_ACK */ +}; + +#define rtw_get_ips_mode_req(pwrctl) \ + (pwrctl)->ips_mode_req + +#define rtw_ips_mode_req(pwrctl, ips_mode) \ + (pwrctl)->ips_mode_req = (ips_mode) + +#define RTW_PWR_STATE_CHK_INTERVAL 2000 + +#define _rtw_set_pwr_state_check_timer(pwrctl, ms) \ + do { \ + /*RTW_INFO("%s _rtw_set_pwr_state_check_timer(%p, %d)\n", __FUNCTION__, (pwrctl), (ms));*/ \ + _set_timer(&(pwrctl)->pwr_state_check_timer, (ms)); \ + } while (0) + +#define rtw_set_pwr_state_check_timer(pwrctl) \ + _rtw_set_pwr_state_check_timer((pwrctl), (pwrctl)->pwr_state_check_interval) + +extern void rtw_init_pwrctrl_priv(_adapter *adapter); +extern void rtw_free_pwrctrl_priv(_adapter *adapter); + +#ifdef CONFIG_LPS_LCLK +s32 rtw_register_task_alive(PADAPTER, u32 task); +void rtw_unregister_task_alive(PADAPTER, u32 task); +extern s32 rtw_register_tx_alive(PADAPTER padapter); +extern void rtw_unregister_tx_alive(PADAPTER padapter); +extern s32 rtw_register_rx_alive(PADAPTER padapter); +extern void rtw_unregister_rx_alive(PADAPTER padapter); +extern s32 rtw_register_cmd_alive(PADAPTER padapter); +extern void rtw_unregister_cmd_alive(PADAPTER padapter); +extern s32 rtw_register_evt_alive(PADAPTER padapter); +extern void rtw_unregister_evt_alive(PADAPTER padapter); +extern void cpwm_int_hdl(PADAPTER padapter, struct reportpwrstate_parm *preportpwrstate); +extern void LPS_Leave_check(PADAPTER padapter); +#endif + +extern void LeaveAllPowerSaveMode(PADAPTER Adapter); +extern void LeaveAllPowerSaveModeDirect(PADAPTER Adapter); +#ifdef CONFIG_IPS +void _ips_enter(_adapter *padapter); +void ips_enter(_adapter *padapter); +int _ips_leave(_adapter *padapter); +int ips_leave(_adapter *padapter); +#endif + +void rtw_ps_processor(_adapter *padapter); + +#ifdef SUPPORT_HW_RFOFF_DETECTED +rt_rf_power_state RfOnOffDetect(PADAPTER pAdapter); +#endif + + +#ifdef DBG_CHECK_FW_PS_STATE +int rtw_fw_ps_state(PADAPTER padapter); +#endif + +#ifdef CONFIG_LPS +extern const char * const LPS_CTRL_PHYDM; +void LPS_Enter(PADAPTER padapter, const char *msg); +void LPS_Leave(PADAPTER padapter, const char *msg); +void rtw_exec_lps(_adapter *padapter, u8 ps_mode); +void rtw_lps_rfon_ctrl(_adapter *padapter, u8 rfon_ctrl); +#ifdef CONFIG_CHECK_LEAVE_LPS +#ifdef CONFIG_LPS_CHK_BY_TP +void traffic_check_for_leave_lps_by_tp(PADAPTER padapter, u8 tx, struct sta_info *sta); +#endif +void traffic_check_for_leave_lps(PADAPTER padapter, u8 tx, u32 tx_packets); +#endif /*CONFIG_CHECK_LEAVE_LPS*/ +void rtw_set_ps_mode(PADAPTER padapter, u8 ps_mode, u8 smart_ps, u8 bcn_ant_mode, const char *msg); +void rtw_set_fw_in_ips_mode(PADAPTER padapter, u8 enable); +u8 rtw_set_rpwm(_adapter *padapter, u8 val8); +#ifdef CONFIG_WOWLAN +void rtw_wow_lps_level_decide(_adapter *adapter, u8 wow_en); +#endif /* CONFIG_WOWLAN */ +#endif /* CONFIG_LPS */ + +#ifdef CONFIG_RESUME_IN_WORKQUEUE +void rtw_resume_in_workqueue(struct pwrctrl_priv *pwrpriv); +#endif /* CONFIG_RESUME_IN_WORKQUEUE */ + +#if defined(CONFIG_HAS_EARLYSUSPEND) || defined(CONFIG_ANDROID_POWER) +bool rtw_is_earlysuspend_registered(struct pwrctrl_priv *pwrpriv); +bool rtw_is_do_late_resume(struct pwrctrl_priv *pwrpriv); +void rtw_set_do_late_resume(struct pwrctrl_priv *pwrpriv, bool enable); +void rtw_register_early_suspend(struct pwrctrl_priv *pwrpriv); +void rtw_unregister_early_suspend(struct pwrctrl_priv *pwrpriv); +#else +#define rtw_is_earlysuspend_registered(pwrpriv) _FALSE +#define rtw_is_do_late_resume(pwrpriv) _FALSE +#define rtw_set_do_late_resume(pwrpriv, enable) do {} while (0) +#define rtw_register_early_suspend(pwrpriv) do {} while (0) +#define rtw_unregister_early_suspend(pwrpriv) do {} while (0) +#endif /* CONFIG_HAS_EARLYSUSPEND || CONFIG_ANDROID_POWER */ + +u8 rtw_interface_ps_func(_adapter *padapter, HAL_INTF_PS_FUNC efunc_id, u8 *val); +void rtw_set_ips_deny(_adapter *padapter, u32 ms); +int _rtw_pwr_wakeup(_adapter *padapter, u32 ips_deffer_ms, const char *caller); +#define rtw_pwr_wakeup(adapter) _rtw_pwr_wakeup(adapter, RTW_PWR_STATE_CHK_INTERVAL, __FUNCTION__) +#define rtw_pwr_wakeup_ex(adapter, ips_deffer_ms) _rtw_pwr_wakeup(adapter, ips_deffer_ms, __FUNCTION__) +int rtw_pm_set_ips(_adapter *padapter, u8 mode); +int rtw_pm_set_lps(_adapter *padapter, u8 mode); +int rtw_pm_set_lps_level(_adapter *padapter, u8 level); +#ifdef CONFIG_LPS_1T1R +int rtw_pm_set_lps_1t1r(_adapter *padapter, u8 en); +#endif +void rtw_set_lps_deny(_adapter *adapter, u32 ms); +#ifdef CONFIG_WOWLAN +int rtw_pm_set_wow_lps(_adapter *padapter, u8 mode); +int rtw_pm_set_wow_lps_level(_adapter *padapter, u8 level); +#ifdef CONFIG_LPS_1T1R +int rtw_pm_set_wow_lps_1t1r(_adapter *padapter, u8 en); +#endif +#endif /* CONFIG_WOWLAN */ + +void rtw_ps_deny(PADAPTER padapter, PS_DENY_REASON reason); +void rtw_ps_deny_cancel(PADAPTER padapter, PS_DENY_REASON reason); +u32 rtw_ps_deny_get(PADAPTER padapter); + +#if defined(CONFIG_WOWLAN) +void rtw_get_current_ip_address(PADAPTER padapter, u8 *pcurrentip); +void rtw_get_sec_iv(PADAPTER padapter, u8 *pcur_dot11txpn, u8 *StaAddr); +bool rtw_wowlan_parser_pattern_cmd(u8 *input, char *pattern, + int *pattern_len, char *bit_mask); +void rtw_wow_pattern_sw_reset(_adapter *adapter); +u8 rtw_set_default_pattern(_adapter *adapter); +void rtw_wow_pattern_sw_dump(_adapter *adapter); +#ifdef CONFIG_WAR_OFFLOAD +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) +void rtw_wow_war_mdns_dump_buf(struct seq_file *m, u8 *title, u8 *buf, u32 len); +void rtw_wow_war_mdns_dump_txt(struct seq_file *m, u8 *title, u8 *buf, u32 len); +bool rtw_wow_war_mdns_parser_pattern(u8 *input, char *target, u32 *target_len, u32 max_len); +void rtw_wow_war_mdns_parms_reset(_adapter *adapter, u8 is_set_default); +#endif /* defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) */ +#endif /* CONFIG_WAR_OFFLOAD */ + +#endif /* CONFIG_WOWLAN */ +void rtw_ssmps_enter(_adapter *adapter, struct sta_info *sta); +void rtw_ssmps_leave(_adapter *adapter, struct sta_info *sta); +#endif /* __RTL871X_PWRCTRL_H_ */ diff --git a/include/rtw_qos.h b/include/rtw_qos.h new file mode 100644 index 0000000..8e1d013 --- /dev/null +++ b/include/rtw_qos.h @@ -0,0 +1,66 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#ifndef _RTW_QOS_H_ +#define _RTW_QOS_H_ + +#define DRV_CFG_UAPSD_VO BIT0 +#define DRV_CFG_UAPSD_VI BIT1 +#define DRV_CFG_UAPSD_BK BIT2 +#define DRV_CFG_UAPSD_BE BIT3 + +#define WMM_IE_UAPSD_VO BIT0 +#define WMM_IE_UAPSD_VI BIT1 +#define WMM_IE_UAPSD_BK BIT2 +#define WMM_IE_UAPSD_BE BIT3 + +#define WMM_TID0 BIT0 +#define WMM_TID1 BIT1 +#define WMM_TID2 BIT2 +#define WMM_TID3 BIT3 +#define WMM_TID4 BIT4 +#define WMM_TID5 BIT5 +#define WMM_TID6 BIT6 +#define WMM_TID7 BIT7 + +#define AP_SUPPORTED_UAPSD BIT7 +/* TC = Traffic Category, TID0~7 represents TC */ +#define BIT_MASK_TID_TC 0xff +/* TS = Traffic Stream, TID8~15 represents TS */ +#define BIT_MASK_TID_TS 0xff00 +#define ALL_TID_TC_SUPPORTED_UAPSD 0xff + +struct qos_priv { + + unsigned int qos_option; /* bit mask option: u-apsd, s-apsd, ts, block ack... */ + +#ifdef CONFIG_WMMPS_STA + /* uapsd (unscheduled automatic power-save delivery) = a kind of wmmps */ + u8 uapsd_max_sp_len; + /* declare uapsd_tid as a bitmap for the uapsd setting of TID 0~15 */ + u16 uapsd_tid; + /* declare uapsd_tid_delivery_enabled as a bitmap for the delivery-enabled setting of TID 0~7 */ + u8 uapsd_tid_delivery_enabled; + /* declare uapsd_tid_trigger_enabled as a bitmap for the trigger-enabled setting of TID 0~7 */ + u8 uapsd_tid_trigger_enabled; + /* declare uapsd_ap_supported to record whether the connected ap supports uapsd or not */ + u8 uapsd_ap_supported; +#endif /* CONFIG_WMMPS_STA */ + +}; + + +#endif /* _RTL871X_QOS_H_ */ \ No newline at end of file diff --git a/include/rtw_recv.h b/include/rtw_recv.h new file mode 100644 index 0000000..513cf24 --- /dev/null +++ b/include/rtw_recv.h @@ -0,0 +1,871 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_RECV_H_ +#define _RTW_RECV_H_ + +#define RTW_RX_MSDU_ACT_NONE 0 +#define RTW_RX_MSDU_ACT_INDICATE BIT0 +#define RTW_RX_MSDU_ACT_FORWARD BIT1 + +#ifdef CONFIG_SINGLE_RECV_BUF + #define NR_RECVBUFF (1) +#else + #if defined(CONFIG_GSPI_HCI) + #define NR_RECVBUFF (32) + #elif defined(CONFIG_SDIO_HCI) + #define NR_RECVBUFF (8) + #else + #define NR_RECVBUFF (8) + #endif +#endif /* CONFIG_SINGLE_RECV_BUF */ +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + #define NR_PREALLOC_RECV_SKB (rtw_rtkm_get_nr_recv_skb()>>1) +#else /*!CONFIG_PREALLOC_RX_SKB_BUFFER */ + #define NR_PREALLOC_RECV_SKB 8 +#endif /* CONFIG_PREALLOC_RX_SKB_BUFFER */ + +#ifdef CONFIG_RTW_NAPI + #define RTL_NAPI_WEIGHT (32) +#endif + + +#if defined(CONFIG_RTL8821C) && defined(CONFIG_SDIO_HCI) && defined(CONFIG_RECV_THREAD_MODE) + #ifdef NR_RECVBUFF + #undef NR_RECVBUFF + #define NR_RECVBUFF (32) + #endif +#endif + +#define NR_RECVFRAME 256 + +#define RXFRAME_ALIGN 8 +#define RXFRAME_ALIGN_SZ (1<mesh_ctrl_len) +#else +#define RATTRIB_GET_MCTRL_LEN(rattrib) 0 +#endif + +/* These definition is used for Rx packet reordering. */ +#define SN_LESS(a, b) (((a-b) & 0x800) != 0) +#define SN_EQUAL(a, b) (a == b) +/* #define REORDER_WIN_SIZE 128 */ +/* #define REORDER_ENTRY_NUM 128 */ +#define REORDER_WAIT_TIME (50) /* (ms) */ + +#if defined(CONFIG_PLATFORM_RTK390X) && defined(CONFIG_USB_HCI) + #define RECVBUFF_ALIGN_SZ 32 +#else + #define RECVBUFF_ALIGN_SZ 8 +#endif + +#ifdef CONFIG_TRX_BD_ARCH + #define RX_WIFI_INFO_SIZE 24 +#elif (defined(CONFIG_RTL8192E) || defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B)) && defined(CONFIG_PCI_HCI) + #define RXBD_SIZE sizeof(struct recv_stat) +#endif + +#define RXDESC_SIZE 24 +#define RXDESC_OFFSET RXDESC_SIZE + +#ifdef CONFIG_TRX_BD_ARCH +struct rx_buf_desc { + /* RX has exactly one segment */ +#ifdef CONFIG_64BIT_DMA + unsigned int dword[4]; +#else + unsigned int dword[2]; +#endif +}; + +struct recv_stat { + unsigned int rxdw[8]; +}; +#else +struct recv_stat { + unsigned int rxdw0; + + unsigned int rxdw1; + +#if !((defined(CONFIG_RTL8192E) || defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C)) && defined(CONFIG_PCI_HCI)) /* exclude 8192ee, 8814ae, 8822be, 8821ce */ + unsigned int rxdw2; + + unsigned int rxdw3; +#endif + +#ifndef BUF_DESC_ARCH + unsigned int rxdw4; + + unsigned int rxdw5; + +#ifdef CONFIG_PCI_HCI + unsigned int rxdw6; + + unsigned int rxdw7; +#endif +#endif /* if BUF_DESC_ARCH is defined, rx_buf_desc occupy 4 double words */ +}; +#endif + +#define EOR BIT(30) + +#ifdef CONFIG_PCI_HCI +#define PCI_MAX_RX_QUEUE 1/* MSDU packet queue, Rx Command Queue */ +#define PCI_MAX_RX_COUNT 128 +#ifdef CONFIG_TRX_BD_ARCH +#define RX_BD_NUM PCI_MAX_RX_COUNT /* alias */ +#endif + +struct rtw_rx_ring { +#ifdef CONFIG_TRX_BD_ARCH + struct rx_buf_desc *buf_desc; +#else + struct recv_stat *desc; +#endif + dma_addr_t dma; + unsigned int idx; + struct sk_buff *rx_buf[PCI_MAX_RX_COUNT]; +}; +#endif + + + +/* +accesser of recv_priv: rtw_recv_entry(dispatch / passive level); recv_thread(passive) ; returnpkt(dispatch) +; halt(passive) ; + +using enter_critical section to protect +*/ + +#ifndef DBG_RX_BH_TRACKING +#define DBG_RX_BH_TRACKING 0 +#endif + +struct recv_priv { + _lock lock; + +#ifdef CONFIG_RECV_THREAD_MODE + _sema recv_sema; + +#endif + + /* _queue blk_strms[MAX_RX_NUMBLKS]; */ /* keeping the block ack frame until return ack */ + _queue free_recv_queue; + _queue recv_pending_queue; + _queue uc_swdec_pending_queue; + + + u8 *pallocated_frame_buf; + u8 *precv_frame_buf; + + uint free_recvframe_cnt; + + #if DBG_RX_BH_TRACKING + u32 rx_bh_stage; + u32 rx_bh_buf_dq_cnt; + void *rx_bh_lbuf; + void *rx_bh_cbuf; + void *rx_bh_cbuf_data; + u32 rx_bh_cbuf_dlen; + u32 rx_bh_cbuf_pos; + void *rx_bh_cframe; + #endif + + _adapter *adapter; + + u32 is_any_non_be_pkts; + + u64 rx_bytes; + u64 rx_pkts; + u64 rx_drop; + + u64 dbg_rx_drop_count; + u64 dbg_rx_ampdu_drop_count; + u64 dbg_rx_ampdu_forced_indicate_count; + u64 dbg_rx_ampdu_loss_count; + u64 dbg_rx_dup_mgt_frame_drop_count; + u64 dbg_rx_ampdu_window_shift_cnt; + u64 dbg_rx_conflic_mac_addr_cnt; + + uint rx_icv_err; + uint rx_largepacket_crcerr; + uint rx_smallpacket_crcerr; + uint rx_middlepacket_crcerr; + +#ifdef CONFIG_USB_HCI + /* u8 *pallocated_urb_buf; */ + _sema allrxreturnevt; + uint ff_hwaddr; + ATOMIC_T rx_pending_cnt; +#ifdef CONFIG_USB_PROTECT_RX_CLONED_SKB + struct sk_buff_head rx_cloned_skb_queue; +#endif + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE +#ifdef PLATFORM_LINUX + PURB int_in_urb; +#endif + + u8 *int_in_buf; +#endif /* CONFIG_USB_INTERRUPT_IN_PIPE */ + +#endif +#if defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) + _tasklet irq_prepare_beacon_tasklet; + _tasklet recv_tasklet; + + struct sk_buff_head free_recv_skb_queue; + struct sk_buff_head rx_skb_queue; +#ifdef CONFIG_RTW_NAPI + struct sk_buff_head rx_napi_skb_queue; +#endif +#ifdef CONFIG_RX_INDICATE_QUEUE + _tasklet rx_indicate_tasklet; + struct ifqueue rx_indicate_queue; +#endif /* CONFIG_RX_INDICATE_QUEUE */ + +#endif /* defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) */ + + u8 *pallocated_recv_buf; + u8 *precv_buf; /* 4 alignment */ + _queue free_recv_buf_queue; + u32 free_recv_buf_queue_cnt; + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) || defined(CONFIG_USB_HCI) + _queue recv_buf_pending_queue; +#endif + +#if defined(CONFIG_SDIO_HCI) +#ifdef CONFIG_SDIO_RECVBUF_PWAIT + struct rtw_pwait_ctx recvbuf_pwait; +#endif +#ifdef CONFIG_SDIO_RECVBUF_AGGREGATION + bool recvbuf_agg; +#endif +#endif /* CONFIG_SDIO_HCI */ + +#ifdef CONFIG_PCI_HCI + /* Rx */ + struct rtw_rx_ring rx_ring[PCI_MAX_RX_QUEUE]; + int rxringcount; /* size should be PCI_MAX_RX_QUEUE */ + u32 rxbuffersize; +#endif + + /* For display the phy informatiom */ + u8 is_signal_dbg; /* for debug */ + u8 signal_strength_dbg; /* for debug */ + + u8 signal_strength; + u8 signal_qual; + s8 rssi; /* translate_percentage_to_dbm(ptarget_wlan->network.PhyInfo.SignalStrength); */ + struct rx_raw_rssi raw_rssi_info; + /* s8 rxpwdb; */ + /* int RxSNRdB[2]; */ + /* s8 RxRssi[2]; */ + /* int FalseAlmCnt_all; */ + + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + _timer signal_stat_timer; + u32 signal_stat_sampling_interval; + /* u32 signal_stat_converging_constant; */ + struct signal_stat signal_qual_data; + struct signal_stat signal_strength_data; +#else /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + struct smooth_rssi_data signal_qual_data; + struct smooth_rssi_data signal_strength_data; +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + u16 sink_udpport, pre_rtp_rxseq, cur_rtp_rxseq; + + BOOLEAN store_law_data_flag; +}; + +#ifdef CONFIG_SDIO_RECVBUF_AGGREGATION +#define recv_buf_agg(recvpriv) recvpriv->recvbuf_agg +#ifndef CONFIG_SDIO_RECVBUF_AGGREGATION_EN +#define CONFIG_SDIO_RECVBUF_AGGREGATION_EN 1 +#endif +#else +#define recv_buf_agg(recvpriv) 0 +#endif + +#define RX_BH_STG_UNKNOWN 0 +#define RX_BH_STG_HDL_ENTER 1 +#define RX_BH_STG_HDL_EXIT 2 +#define RX_BH_STG_NEW_BUF 3 +#define RX_BH_STG_NEW_FRAME 4 +#define RX_BH_STG_NORMAL_RX 5 +#define RX_BH_STG_NORMAL_RX_END 6 +#define RX_BH_STG_C2H 7 +#define RX_BH_STG_C2H_END 8 + +#if DBG_RX_BH_TRACKING +void rx_bh_tk_set_stage(struct recv_priv *recv, u32 s); +void rx_bh_tk_set_buf(struct recv_priv *recv, void *buf, void *data, u32 dlen); +void rx_bh_tk_set_buf_pos(struct recv_priv *recv, void *pos); +void rx_bh_tk_set_frame(struct recv_priv *recv, void *frame); +void dump_rx_bh_tk(void *sel, struct recv_priv *recv); +#else +#define rx_bh_tk_set_stage(recv, s) do {} while (0) +#define rx_bh_tk_set_buf(recv, buf, data, dlen) do {} while (0) +#define rx_bh_tk_set_buf_pos(recv, pos) do {} while (0) +#define rx_bh_tk_set_frame(recv, frame) do {} while (0) +#define dump_rx_bh_tk(sel, recv) do {} while (0) +#endif + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS +#define rtw_set_signal_stat_timer(recvpriv) _set_timer(&(recvpriv)->signal_stat_timer, (recvpriv)->signal_stat_sampling_interval) +#endif /* CONFIG_NEW_SIGNAL_STAT_PROCESS */ + +struct sta_recv_priv { + + _lock lock; + sint option; + + /* _queue blk_strms[MAX_RX_NUMBLKS]; */ + _queue defrag_q; /* keeping the fragment frame until defrag */ + + struct stainfo_rxcache rxcache; + u16 bmc_tid_rxseq[16]; + u16 nonqos_rxseq; + u16 nonqos_bmc_rxseq; + + /* uint sta_rx_bytes; */ + /* uint sta_rx_pkts; */ + /* uint sta_rx_fail; */ + +}; + + +#define RBUF_TYPE_PREALLOC 0 +#define RBUF_TYPE_TMP 1 +#define RBUF_TYPE_PWAIT_ADJ 2 + +struct recv_buf { + _list list; + +#ifdef PLATFORM_WINDOWS + _lock recvbuf_lock; +#endif + +#ifdef CONFIG_SDIO_RECVBUF_PWAIT_RUNTIME_ADJUST + u8 type; +#endif + + u32 ref_cnt; + + PADAPTER adapter; + + u8 *pbuf; + u8 *pallocated_buf; + + u32 len; + u8 *phead; + u8 *pdata; + u8 *ptail; + u8 *pend; + +#ifdef CONFIG_USB_HCI + PURB purb; + dma_addr_t dma_transfer_addr; /* (in) dma addr for transfer_buffer */ + u32 alloc_sz; + + u8 irp_pending; + int transfer_len; +#endif + +#if defined(PLATFORM_LINUX) + _pkt *pskb; +#elif defined(PLATFORM_FREEBSD) /* skb solution */ + struct sk_buff *pskb; +#endif +}; + +#ifdef CONFIG_SDIO_RECVBUF_PWAIT_RUNTIME_ADJUST +#define RBUF_IS_PREALLOC(rbuf) ((rbuf)->type == RBUF_TYPE_PREALLOC) +#else +#define RBUF_IS_PREALLOC(rbuf) 1 +#endif + +/* + head -----> + + data -----> + + payload + + tail -----> + + + end -----> + + len = (unsigned int )(tail - data); + +*/ +struct recv_frame_hdr { + _list list; + _pkt *pkt; + + _adapter *adapter; + + u8 fragcnt; + + int frame_tag; + int keytrack; + struct rx_pkt_attrib attrib; + + uint len; + u8 *rx_head; + u8 *rx_data; + u8 *rx_tail; + u8 *rx_end; + + void *precvbuf; + + + /* */ + struct sta_info *psta; + + /* for A-MPDU Rx reordering buffer control */ + struct recv_reorder_ctrl *preorder_ctrl; + +#ifdef CONFIG_WAPI_SUPPORT + u8 UserPriority; + u8 WapiTempPN[16]; + u8 WapiSrcAddr[6]; + u8 bWapiCheckPNInDecrypt; + u8 bIsWaiPacket; +#endif + +}; + + +union recv_frame { + + union { + _list list; + struct recv_frame_hdr hdr; + uint mem[RECVFRAME_HDR_ALIGN >> 2]; + } u; + + /* uint mem[MAX_RXSZ>>2]; */ + +}; + +enum rtw_rx_llc_hdl { + RTW_RX_LLC_KEEP = 0, + RTW_RX_LLC_REMOVE = 1, + RTW_RX_LLC_VLAN = 2, +}; + +bool rtw_rframe_del_wfd_ie(union recv_frame *rframe, u8 ies_offset); + +typedef enum _RX_PACKET_TYPE { + NORMAL_RX,/* Normal rx packet */ + TX_REPORT1,/* CCX */ + TX_REPORT2,/* TX RPT */ + HIS_REPORT,/* USB HISR RPT */ + C2H_PACKET +} RX_PACKET_TYPE, *PRX_PACKET_TYPE; + +extern union recv_frame *_rtw_alloc_recvframe(_queue *pfree_recv_queue); /* get a free recv_frame from pfree_recv_queue */ +extern union recv_frame *rtw_alloc_recvframe(_queue *pfree_recv_queue); /* get a free recv_frame from pfree_recv_queue */ +extern void rtw_init_recvframe(union recv_frame *precvframe , struct recv_priv *precvpriv); +extern int rtw_free_recvframe(union recv_frame *precvframe, _queue *pfree_recv_queue); + +#define rtw_dequeue_recvframe(queue) rtw_alloc_recvframe(queue) +extern int _rtw_enqueue_recvframe(union recv_frame *precvframe, _queue *queue); +extern int rtw_enqueue_recvframe(union recv_frame *precvframe, _queue *queue); + +extern void rtw_free_recvframe_queue(_queue *pframequeue, _queue *pfree_recv_queue); +u32 rtw_free_uc_swdec_pending_queue(_adapter *adapter); + +sint rtw_enqueue_recvbuf_to_head(struct recv_buf *precvbuf, _queue *queue); +sint rtw_enqueue_recvbuf(struct recv_buf *precvbuf, _queue *queue); +struct recv_buf *rtw_dequeue_recvbuf(_queue *queue); + +void process_pwrbit_data(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *psta); +void process_wmmps_data(_adapter *padapter, union recv_frame *precv_frame, struct sta_info *psta); + +#if defined(CONFIG_80211N_HT) && defined(CONFIG_RECV_REORDERING_CTRL) +void rtw_reordering_ctrl_timeout_handler(void *pcontext); +#endif + +void rx_query_phy_status(union recv_frame *rframe, u8 *phy_stat); +int rtw_inc_and_chk_continual_no_rx_packet(struct sta_info *sta, int tid_index); +void rtw_reset_continual_no_rx_packet(struct sta_info *sta, int tid_index); + +#ifdef CONFIG_RECV_THREAD_MODE +thread_return rtw_recv_thread(thread_context context); +#endif + +__inline static u8 *get_rxmem(union recv_frame *precvframe) +{ + /* always return rx_head... */ + if (precvframe == NULL) + return NULL; + + return precvframe->u.hdr.rx_head; +} + +__inline static u8 *get_rx_status(union recv_frame *precvframe) +{ + + return get_rxmem(precvframe); + +} + +__inline static u8 *get_recvframe_data(union recv_frame *precvframe) +{ + + /* alwasy return rx_data */ + if (precvframe == NULL) + return NULL; + + return precvframe->u.hdr.rx_data; + +} + +__inline static u8 *recvframe_push(union recv_frame *precvframe, sint sz) +{ + /* append data before rx_data */ + + /* add data to the start of recv_frame + * + * This function extends the used data area of the recv_frame at the buffer + * start. rx_data must be still larger than rx_head, after pushing. + */ + + if (precvframe == NULL) + return NULL; + + + precvframe->u.hdr.rx_data -= sz ; + if (precvframe->u.hdr.rx_data < precvframe->u.hdr.rx_head) { + precvframe->u.hdr.rx_data += sz ; + return NULL; + } + + precvframe->u.hdr.len += sz; + + return precvframe->u.hdr.rx_data; + +} + + +__inline static u8 *recvframe_pull(union recv_frame *precvframe, sint sz) +{ + /* rx_data += sz; move rx_data sz bytes hereafter */ + + /* used for extract sz bytes from rx_data, update rx_data and return the updated rx_data to the caller */ + + + if (precvframe == NULL) + return NULL; + + + precvframe->u.hdr.rx_data += sz; + + if (precvframe->u.hdr.rx_data > precvframe->u.hdr.rx_tail) { + precvframe->u.hdr.rx_data -= sz; + return NULL; + } + + precvframe->u.hdr.len -= sz; + + return precvframe->u.hdr.rx_data; + +} + +__inline static u8 *recvframe_put(union recv_frame *precvframe, sint sz) +{ + /* rx_tai += sz; move rx_tail sz bytes hereafter */ + + /* used for append sz bytes from ptr to rx_tail, update rx_tail and return the updated rx_tail to the caller */ + /* after putting, rx_tail must be still larger than rx_end. */ + unsigned char *prev_rx_tail; + + /* RTW_INFO("recvframe_put: len=%d\n", sz); */ + + if (precvframe == NULL) + return NULL; + + prev_rx_tail = precvframe->u.hdr.rx_tail; + + precvframe->u.hdr.rx_tail += sz; + + if (precvframe->u.hdr.rx_tail > precvframe->u.hdr.rx_end) { + precvframe->u.hdr.rx_tail -= sz; + return NULL; + } + + precvframe->u.hdr.len += sz; + + return precvframe->u.hdr.rx_tail; + +} + + + +__inline static u8 *recvframe_pull_tail(union recv_frame *precvframe, sint sz) +{ + /* rmv data from rx_tail (by yitsen) */ + + /* used for extract sz bytes from rx_end, update rx_end and return the updated rx_end to the caller */ + /* after pulling, rx_end must be still larger than rx_data. */ + + if (precvframe == NULL) + return NULL; + + precvframe->u.hdr.rx_tail -= sz; + + if (precvframe->u.hdr.rx_tail < precvframe->u.hdr.rx_data) { + precvframe->u.hdr.rx_tail += sz; + return NULL; + } + + precvframe->u.hdr.len -= sz; + + return precvframe->u.hdr.rx_tail; + +} + +__inline static union recv_frame *rxmem_to_recvframe(u8 *rxmem) +{ + /* due to the design of 2048 bytes alignment of recv_frame, we can reference the union recv_frame */ + /* from any given member of recv_frame. */ + /* rxmem indicates the any member/address in recv_frame */ + + return (union recv_frame *)(((SIZE_PTR)rxmem >> RXFRAME_ALIGN) << RXFRAME_ALIGN); + +} + +__inline static union recv_frame *pkt_to_recvframe(_pkt *pkt) +{ + + u8 *buf_star; + union recv_frame *precv_frame; + precv_frame = rxmem_to_recvframe((unsigned char *)buf_star); + + return precv_frame; +} + +__inline static u8 *pkt_to_recvmem(_pkt *pkt) +{ + /* return the rx_head */ + + union recv_frame *precv_frame = pkt_to_recvframe(pkt); + + return precv_frame->u.hdr.rx_head; + +} + +__inline static u8 *pkt_to_recvdata(_pkt *pkt) +{ + /* return the rx_data */ + + union recv_frame *precv_frame = pkt_to_recvframe(pkt); + + return precv_frame->u.hdr.rx_data; + +} + + +__inline static sint get_recvframe_len(union recv_frame *precvframe) +{ + return precvframe->u.hdr.len; +} + + +__inline static s32 translate_percentage_to_dbm(u32 SignalStrengthIndex) +{ + s32 SignalPower; /* in dBm. */ + + /* Translate to dBm (x=y-100) */ + SignalPower = SignalStrengthIndex - 100; + return SignalPower; +} + +struct sta_info; + +extern void _rtw_init_sta_recv_priv(struct sta_recv_priv *psta_recvpriv); + +extern void mgt_dispatcher(_adapter *padapter, union recv_frame *precv_frame); + +u8 adapter_allow_bmc_data_rx(_adapter *adapter); +s32 pre_recv_entry(union recv_frame *precvframe, u8 *pphy_status); +void count_rx_stats(_adapter *padapter, union recv_frame *prframe, struct sta_info *sta); + +#endif diff --git a/include/rtw_rf.h b/include/rtw_rf.h new file mode 100644 index 0000000..3a24929 --- /dev/null +++ b/include/rtw_rf.h @@ -0,0 +1,326 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_RF_H_ +#define __RTW_RF_H_ + +#define NumRates (13) +#define B_MODE_RATE_NUM (4) +#define G_MODE_RATE_NUM (8) +#define G_MODE_BASIC_RATE_NUM (3) +/* slot time for 11g */ +#define SHORT_SLOT_TIME 9 +#define NON_SHORT_SLOT_TIME 20 + +#define CENTER_CH_2G_40M_NUM 9 +#define CENTER_CH_2G_NUM 14 +#define CENTER_CH_5G_20M_NUM 28 /* 20M center channels */ +#define CENTER_CH_5G_40M_NUM 14 /* 40M center channels */ +#define CENTER_CH_5G_80M_NUM 7 /* 80M center channels */ +#define CENTER_CH_5G_160M_NUM 3 /* 160M center channels */ +#define CENTER_CH_5G_ALL_NUM (CENTER_CH_5G_20M_NUM + CENTER_CH_5G_40M_NUM + CENTER_CH_5G_80M_NUM) + +#define MAX_CHANNEL_NUM_2G CENTER_CH_2G_NUM +#define MAX_CHANNEL_NUM_5G CENTER_CH_5G_20M_NUM +#define MAX_CHANNEL_NUM (MAX_CHANNEL_NUM_2G + MAX_CHANNEL_NUM_5G) +#define MAX_CHANNEL_NUM_OF_BAND rtw_max(MAX_CHANNEL_NUM_2G, MAX_CHANNEL_NUM_5G) + +extern u8 center_ch_2g[CENTER_CH_2G_NUM]; +extern u8 center_ch_2g_40m[CENTER_CH_2G_40M_NUM]; + +u8 center_chs_2g_num(u8 bw); +u8 center_chs_2g(u8 bw, u8 id); + +extern u8 center_ch_5g_20m[CENTER_CH_5G_20M_NUM]; +extern u8 center_ch_5g_40m[CENTER_CH_5G_40M_NUM]; +extern u8 center_ch_5g_20m_40m[CENTER_CH_5G_20M_NUM + CENTER_CH_5G_40M_NUM]; +extern u8 center_ch_5g_80m[CENTER_CH_5G_80M_NUM]; +extern u8 center_ch_5g_all[CENTER_CH_5G_ALL_NUM]; + +u8 center_chs_5g_num(u8 bw); +u8 center_chs_5g(u8 bw, u8 id); + +u8 rtw_get_scch_by_cch_offset(u8 cch, u8 bw, u8 offset); +u8 rtw_get_scch_by_cch_opch(u8 cch, u8 bw, u8 opch); + +u8 rtw_get_op_chs_by_cch_bw(u8 cch, u8 bw, u8 **op_chs, u8 *op_ch_num); + +u8 rtw_get_offset_by_chbw(u8 ch, u8 bw, u8 *r_offset); +u8 rtw_get_center_ch(u8 ch, u8 bw, u8 offset); + +u8 rtw_get_ch_group(u8 ch, u8 *group, u8 *cck_group); + +typedef enum _CAPABILITY { + cESS = 0x0001, + cIBSS = 0x0002, + cPollable = 0x0004, + cPollReq = 0x0008, + cPrivacy = 0x0010, + cShortPreamble = 0x0020, + cPBCC = 0x0040, + cChannelAgility = 0x0080, + cSpectrumMgnt = 0x0100, + cQos = 0x0200, /* For HCCA, use with CF-Pollable and CF-PollReq */ + cShortSlotTime = 0x0400, + cAPSD = 0x0800, + cRM = 0x1000, /* RRM (Radio Request Measurement) */ + cDSSS_OFDM = 0x2000, + cDelayedBA = 0x4000, + cImmediateBA = 0x8000, +} CAPABILITY, *PCAPABILITY; + +enum _REG_PREAMBLE_MODE { + PREAMBLE_LONG = 1, + PREAMBLE_AUTO = 2, + PREAMBLE_SHORT = 3, +}; + +#define rf_path_char(path) (((path) >= RF_PATH_MAX) ? 'X' : 'A' + (path)) + +/* Bandwidth Offset */ +#define HAL_PRIME_CHNL_OFFSET_DONT_CARE 0 +#define HAL_PRIME_CHNL_OFFSET_LOWER 1 +#define HAL_PRIME_CHNL_OFFSET_UPPER 2 + +typedef enum _BAND_TYPE { + BAND_ON_2_4G = 0, + BAND_ON_5G = 1, + BAND_MAX, +} BAND_TYPE, *PBAND_TYPE; + +#ifdef CONFIG_NARROWBAND_SUPPORTING +enum nb_config { + RTW_NB_CONFIG_NONE = 0, + RTW_NB_CONFIG_WIDTH_5 = 5, + RTW_NB_CONFIG_WIDTH_10 = 6, +}; +#endif + +extern const char *const _band_str[]; +#define band_str(band) (((band) >= BAND_MAX) ? _band_str[BAND_MAX] : _band_str[(band)]) + +extern const u8 _band_to_band_cap[]; +#define band_to_band_cap(band) (((band) >= BAND_MAX) ? _band_to_band_cap[BAND_MAX] : _band_to_band_cap[(band)]) + + +extern const char *const _ch_width_str[]; +#define ch_width_str(bw) (((bw) < CHANNEL_WIDTH_MAX) ? _ch_width_str[(bw)] : "CHANNEL_WIDTH_MAX") + +extern const u8 _ch_width_to_bw_cap[]; +#define ch_width_to_bw_cap(bw) (((bw) < CHANNEL_WIDTH_MAX) ? _ch_width_to_bw_cap[(bw)] : 0) + +enum opc_bw { + OPC_BW20 = 0, + OPC_BW40PLUS = 1, + OPC_BW40MINUS = 2, + OPC_BW80 = 3, + OPC_BW160 = 4, + OPC_BW80P80 = 5, + OPC_BW_NUM, +}; + +extern const char *const _opc_bw_str[OPC_BW_NUM]; +#define opc_bw_str(bw) (((bw) < OPC_BW_NUM) ? _opc_bw_str[(bw)] : "N/A") + +extern const u8 _opc_bw_to_ch_width[OPC_BW_NUM]; +#define opc_bw_to_ch_width(bw) (((bw) < OPC_BW_NUM) ? _opc_bw_to_ch_width[(bw)] : CHANNEL_WIDTH_MAX) + +/* global op class APIs */ +bool is_valid_global_op_class_id(u8 gid); +s16 get_sub_op_class(u8 gid, u8 ch); +void dump_global_op_class(void *sel); +u8 rtw_get_op_class_by_chbw(u8 ch, u8 bw, u8 offset); +u8 rtw_get_bw_offset_by_op_class_ch(u8 gid, u8 ch, u8 *bw, u8 *offset); + +struct op_ch_t { + u8 ch; + u8 static_non_op:1; /* not in channel list */ + u8 no_ir:1; + s16 max_txpwr; /* mBm */ +}; + +struct op_class_pref_t { + u8 class_id; + BAND_TYPE band; + enum opc_bw bw; + u8 ch_num; /* number of chs */ + u8 op_ch_num; /* channel number which is not static non operable */ + u8 ir_ch_num; /* channel number which can init radiation */ + struct op_ch_t chs[MAX_CHANNEL_NUM_OF_BAND]; /* zero(ch) terminated array */ +}; + +int op_class_pref_init(_adapter *adapter); +void op_class_pref_deinit(_adapter *adapter); + +#define REG_BEACON_HINT 0 +#define REG_TXPWR_CHANGE 1 +#define REG_CHANGE 2 + +void op_class_pref_apply_regulatory(_adapter *adapter, u8 reason); + +struct rf_ctl_t; +void dump_cap_spt_op_class_ch(void *sel, struct rf_ctl_t *rfctl, bool detail); +void dump_reg_spt_op_class_ch(void *sel, struct rf_ctl_t *rfctl, bool detail); +void dump_cur_spt_op_class_ch(void *sel, struct rf_ctl_t *rfctl, bool detail); + +/* + * Represent Extention Channel Offset in HT Capabilities + * This is available only in 40Mhz mode. + * */ +typedef enum _EXTCHNL_OFFSET { + EXTCHNL_OFFSET_NO_EXT = 0, + EXTCHNL_OFFSET_UPPER = 1, + EXTCHNL_OFFSET_NO_DEF = 2, + EXTCHNL_OFFSET_LOWER = 3, +} EXTCHNL_OFFSET, *PEXTCHNL_OFFSET; + +typedef enum _VHT_DATA_SC { + VHT_DATA_SC_DONOT_CARE = 0, + VHT_DATA_SC_20_UPPER_OF_80MHZ = 1, + VHT_DATA_SC_20_LOWER_OF_80MHZ = 2, + VHT_DATA_SC_20_UPPERST_OF_80MHZ = 3, + VHT_DATA_SC_20_LOWEST_OF_80MHZ = 4, + VHT_DATA_SC_20_RECV1 = 5, + VHT_DATA_SC_20_RECV2 = 6, + VHT_DATA_SC_20_RECV3 = 7, + VHT_DATA_SC_20_RECV4 = 8, + VHT_DATA_SC_40_UPPER_OF_80MHZ = 9, + VHT_DATA_SC_40_LOWER_OF_80MHZ = 10, +} VHT_DATA_SC, *PVHT_DATA_SC_E; + +typedef enum _PROTECTION_MODE { + PROTECTION_MODE_AUTO = 0, + PROTECTION_MODE_FORCE_ENABLE = 1, + PROTECTION_MODE_FORCE_DISABLE = 2, +} PROTECTION_MODE, *PPROTECTION_MODE; + +#define RF_TYPE_VALID(rf_type) (rf_type < RF_TYPE_MAX) + +extern const u8 _rf_type_to_rf_tx_cnt[]; +#define rf_type_to_rf_tx_cnt(rf_type) (RF_TYPE_VALID(rf_type) ? _rf_type_to_rf_tx_cnt[rf_type] : 0) + +extern const u8 _rf_type_to_rf_rx_cnt[]; +#define rf_type_to_rf_rx_cnt(rf_type) (RF_TYPE_VALID(rf_type) ? _rf_type_to_rf_rx_cnt[rf_type] : 0) + +extern const char *const _rf_type_to_rfpath_str[]; +#define rf_type_to_rfpath_str(rf_type) (RF_TYPE_VALID(rf_type) ? _rf_type_to_rfpath_str[rf_type] : "UNKNOWN") + +void rf_type_to_default_trx_bmp(enum rf_type rf, enum bb_path *tx, enum bb_path *rx); + +enum rf_type trx_num_to_rf_type(u8 tx_num, u8 rx_num); +enum rf_type trx_bmp_to_rf_type(u8 tx_bmp, u8 rx_bmp); +bool rf_type_is_a_in_b(enum rf_type a, enum rf_type b); +u8 rtw_restrict_trx_path_bmp_by_trx_num_lmt(u8 trx_path_bmp, u8 tx_num_lmt, u8 rx_num_lmt, u8 *tx_num, u8 *rx_num); +u8 rtw_restrict_trx_path_bmp_by_rftype(u8 trx_path_bmp, enum rf_type type, u8 *tx_num, u8 *rx_num); +void tx_path_nss_set_default(enum bb_path txpath_nss[], u8 txpath_num_nss[], u8 txpath); +void tx_path_nss_set_full_tx(enum bb_path txpath_nss[], u8 txpath_num_nss[], u8 txpath); + +int rtw_ch2freq(int chan); +int rtw_freq2ch(int freq); +bool rtw_chbw_to_freq_range(u8 ch, u8 bw, u8 offset, u32 *hi, u32 *lo); + +struct rf_ctl_t; + +typedef enum _REGULATION_TXPWR_LMT { + TXPWR_LMT_NONE = 0, /* no limit */ + TXPWR_LMT_FCC = 1, + TXPWR_LMT_MKK = 2, + TXPWR_LMT_ETSI = 3, + TXPWR_LMT_IC = 4, + TXPWR_LMT_KCC = 5, + TXPWR_LMT_NCC = 6, + TXPWR_LMT_ACMA = 7, + TXPWR_LMT_CHILE = 8, + TXPWR_LMT_UKRAINE = 9, + TXPWR_LMT_MEXICO = 10, + TXPWR_LMT_CN = 11, + TXPWR_LMT_WW, /* smallest of all available limit, keep last */ +} REGULATION_TXPWR_LMT; + +extern const char *const _regd_str[]; +#define regd_str(regd) (((regd) > TXPWR_LMT_WW) ? _regd_str[TXPWR_LMT_WW] : _regd_str[(regd)]) + +void txpwr_idx_get_dbm_str(s8 idx, u8 txgi_max, u8 txgi_pdbm, SIZE_T cwidth, char dbm_str[], u8 dbm_str_len); + +#define MBM_PDBM 100 +#define UNSPECIFIED_MBM 32767 /* maximum of s16 */ + +void txpwr_mbm_get_dbm_str(s16 mbm, SIZE_T cwidth, char dbm_str[], u8 dbm_str_len); +s16 mb_of_ntx(u8 ntx); + +#if CONFIG_TXPWR_LIMIT +struct regd_exc_ent { + _list list; + char country[2]; + u8 domain; + char regd_name[0]; +}; + +void dump_regd_exc_list(void *sel, struct rf_ctl_t *rfctl); +void rtw_regd_exc_add_with_nlen(struct rf_ctl_t *rfctl, const char *country, u8 domain, const char *regd_name, u32 nlen); +void rtw_regd_exc_add(struct rf_ctl_t *rfctl, const char *country, u8 domain, const char *regd_name); +struct regd_exc_ent *_rtw_regd_exc_search(struct rf_ctl_t *rfctl, const char *country, u8 domain); +struct regd_exc_ent *rtw_regd_exc_search(struct rf_ctl_t *rfctl, const char *country, u8 domain); +void rtw_regd_exc_list_free(struct rf_ctl_t *rfctl); + +void dump_txpwr_lmt(void *sel, _adapter *adapter); +void rtw_txpwr_lmt_add_with_nlen(struct rf_ctl_t *rfctl, const char *regd_name, u32 nlen + , u8 band, u8 bw, u8 tlrs, u8 ntx_idx, u8 ch_idx, s8 lmt); +void rtw_txpwr_lmt_add(struct rf_ctl_t *rfctl, const char *regd_name + , u8 band, u8 bw, u8 tlrs, u8 ntx_idx, u8 ch_idx, s8 lmt); +struct txpwr_lmt_ent *_rtw_txpwr_lmt_get_by_name(struct rf_ctl_t *rfctl, const char *regd_name); +struct txpwr_lmt_ent *rtw_txpwr_lmt_get_by_name(struct rf_ctl_t *rfctl, const char *regd_name); +void rtw_txpwr_lmt_list_free(struct rf_ctl_t *rfctl); +#endif /* CONFIG_TXPWR_LIMIT */ + +#define BB_GAIN_2G 0 +#if CONFIG_IEEE80211_BAND_5GHZ +#define BB_GAIN_5GLB1 1 +#define BB_GAIN_5GLB2 2 +#define BB_GAIN_5GMB1 3 +#define BB_GAIN_5GMB2 4 +#define BB_GAIN_5GHB 5 +#endif + +#if CONFIG_IEEE80211_BAND_5GHZ +#define BB_GAIN_NUM 6 +#else +#define BB_GAIN_NUM 1 +#endif + +int rtw_ch_to_bb_gain_sel(int ch); +void rtw_rf_set_tx_gain_offset(_adapter *adapter, u8 path, s8 offset); +void rtw_rf_apply_tx_gain_offset(_adapter *adapter, u8 ch); + +/* only check channel ranges */ +#define rtw_is_2g_ch(ch) (ch >= 1 && ch <= 14) +#define rtw_is_5g_ch(ch) ((ch) >= 36 && (ch) <= 177) +#define rtw_is_same_band(a, b) \ + ((rtw_is_2g_ch(a) && rtw_is_2g_ch(b)) \ + || (rtw_is_5g_ch(a) && rtw_is_5g_ch(b))) + +#define rtw_is_5g_band1(ch) ((ch) >= 36 && (ch) <= 48) +#define rtw_is_5g_band2(ch) ((ch) >= 52 && (ch) <= 64) +#define rtw_is_5g_band3(ch) ((ch) >= 100 && (ch) <= 144) +#define rtw_is_5g_band4(ch) ((ch) >= 149 && (ch) <= 177) +#define rtw_is_same_5g_band(a, b) \ + ((rtw_is_5g_band1(a) && rtw_is_5g_band1(b)) \ + || (rtw_is_5g_band2(a) && rtw_is_5g_band2(b)) \ + || (rtw_is_5g_band3(a) && rtw_is_5g_band3(b)) \ + || (rtw_is_5g_band4(a) && rtw_is_5g_band4(b))) + +bool rtw_is_long_cac_range(u32 hi, u32 lo, u8 dfs_region); +bool rtw_is_long_cac_ch(u8 ch, u8 bw, u8 offset, u8 dfs_region); + +#endif /* _RTL8711_RF_H_ */ diff --git a/include/rtw_rm.h b/include/rtw_rm.h new file mode 100644 index 0000000..5699f0b --- /dev/null +++ b/include/rtw_rm.h @@ -0,0 +1,111 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __RTW_RM_H_ +#define __RTW_RM_H_ + +u8 rm_post_event_hdl(_adapter *padapter, u8 *pbuf); + +#define RM_TIMER_NUM 32 +#define RM_ALL_MEAS BIT(1) +#define RM_ID_FOR_ALL(aid) ((aid<<16)|RM_ALL_MEAS) + +#define RM_CAP_ARG(x) ((u8 *)(x))[4], ((u8 *)(x))[3], ((u8 *)(x))[2], ((u8 *)(x))[1], ((u8 *)(x))[0] +#define RM_CAP_FMT "%02x %02x%02x %02x%02x" + +#ifndef MIN +#define MIN(x, y) (((x) < (y)) ? (x) : (y)) +#endif + +/* remember to modify rm_event_name() when adding new event */ +enum RM_EV_ID { + RM_EV_state_in, + RM_EV_busy_timer_expire, + RM_EV_delay_timer_expire, + RM_EV_meas_timer_expire, + RM_EV_retry_timer_expire, + RM_EV_repeat_delay_expire, + RM_EV_request_timer_expire, + RM_EV_wait_report, + RM_EV_start_meas, + RM_EV_survey_done, + RM_EV_recv_rep, + RM_EV_cancel, + RM_EV_state_out, + RM_EV_max +}; + +struct rm_event { + u32 rmid; + enum RM_EV_ID evid; + _list list; +}; + +#ifdef CONFIG_RTW_80211K + +struct rm_clock { + struct rm_obj *prm; + ATOMIC_T counter; + enum RM_EV_ID evid; +}; + +struct rm_priv { + u8 enable; + _queue ev_queue; + _queue rm_queue; + _timer rm_timer; + + struct rm_clock clock[RM_TIMER_NUM]; + u8 rm_en_cap_def[5]; + u8 rm_en_cap_assoc[5]; + + u8 meas_token; + /* rm debug */ + void *prm_sel; +}; + +#define MAX_CH_NUM_IN_OP_CLASS 11 +typedef struct _RT_OPERATING_CLASS { + int global_op_class; + int Len; + u8 Channel[MAX_CH_NUM_IN_OP_CLASS]; +} RT_OPERATING_CLASS, *PRT_OPERATING_CLASS; + +int rtw_init_rm(_adapter *padapter); +int rtw_free_rm_priv(_adapter *padapter); + +unsigned int rm_on_action(_adapter *padapter, union recv_frame *precv_frame); +void RM_IE_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +void rtw_ap_parse_sta_rm_en_cap(_adapter *padapter, + struct sta_info *psta, struct rtw_ieee802_11_elems *elems); + +int rm_post_event(_adapter *padapter, u32 rmid, enum RM_EV_ID evid); +void rm_handler(_adapter *padapter, struct rm_event *pev); + +u8 rm_add_nb_req(_adapter *padapter, struct sta_info *psta); + +/* from ioctl */ +int rm_send_bcn_reqs(_adapter *padapter, u8 *sta_addr, u8 op_class, u8 ch, + u16 measure_duration, u8 measure_mode, u8 *bssid, u8 *ssid, + u8 reporting_detail, + u8 n_ap_ch_rpt, struct _RT_OPERATING_CLASS *rpt, + u8 n_elem_id, u8 *elem_id_list); +void indicate_beacon_report(u8 *sta_addr, + u8 n_measure_rpt, u32 elem_len, u8 *elem); + +#endif /*CONFIG_RTW_80211K */ +void rm_update_cap(u8 *frame_head, _adapter *pa, u32 pktlen, int offset); + +#endif /* __RTW_RM_H_ */ diff --git a/include/rtw_rm_fsm.h b/include/rtw_rm_fsm.h new file mode 100644 index 0000000..bbbb3d9 --- /dev/null +++ b/include/rtw_rm_fsm.h @@ -0,0 +1,397 @@ + +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __RTW_RM_FSM_H_ +#define __RTW_RM_FSM_H_ + +#ifdef CONFIG_RTW_80211K + +#define RM_SUPPORT_IWPRIV_DBG 1 +#define RM_MORE_DBG_MSG 0 + +#define DBG_BCN_REQ_DETAIL 0 +#define DBG_BCN_REQ_WILDCARD 0 +#define DBG_BCN_REQ_SSID 0 +#define DBG_BCN_REQ_SSID_NAME "RealKungFu" + +#define RM_REQ_TIMEOUT 10000 /* 10 seconds */ +#define RM_MEAS_TIMEOUT 10000 /* 10 seconds */ +#define RM_REPT_SCAN_INTVL 5000 /* 5 seconds */ +#define RM_REPT_POLL_INTVL 2000 /* 2 seconds */ +#define RM_COND_INTVL 2000 /* 2 seconds */ +#define RM_SCAN_DENY_TIMES 10 +#define RM_BUSY_TRAFFIC_TIMES 10 +#define RM_WAIT_BUSY_TIMEOUT 1000 /* 1 seconds */ + +#define MEAS_REQ_MOD_PARALLEL BIT(0) +#define MEAS_REQ_MOD_ENABLE BIT(1) +#define MEAS_REQ_MOD_REQUEST BIT(2) +#define MEAS_REQ_MOD_REPORT BIT(3) +#define MEAS_REQ_MOD_DUR_MAND BIT(4) + +#define MEAS_REP_MOD_LATE BIT(0) +#define MEAS_REP_MOD_INCAP BIT(1) +#define MEAS_REP_MOD_REFUSE BIT(2) + +#define RM_MASTER BIT(0) /* STA who issue meas_req */ +#define RM_SLAVE 0 /* STA who do measurement */ + +#define CLOCK_UNIT 10 /* ms */ +#define RTW_MAX_NB_RPT_IE_NUM 16 + +#define RM_GET_AID(rmid) ((rmid&0xffff0000)>>16) +#define RM_IS_ID_FOR_ALL(rmid) (rmid&RM_ALL_MEAS) + +/* IEEE 802.11-2012 Table 8-59 Measurement Type definitions +* for measurement request +* modify rm_meas_type_req_name() when adding new type +*/ +enum meas_type_of_req { + basic_req, /* spectrum measurement */ + cca_req, + rpi_histo_req, + ch_load_req, + noise_histo_req, + bcn_req, + frame_req, + sta_statis_req, + lci_req, + meas_type_req_max, +}; + +/* IEEE 802.11-2012 Table 8-81 Measurement Type definitions +* for measurement report +* modify rm_type_rep_name() when adding new type +*/ +enum meas_type_of_rep { + basic_rep, /* spectrum measurement */ + cca_rep, + rpi_histo_rep, + ch_load_rep, /* radio measurement */ + noise_histo_rep, + bcn_rep, + frame_rep, + sta_statis_rep, /* Radio measurement and WNM */ + lci_rep, + meas_type_rep_max +}; + +/* +* Beacon request +*/ +/* IEEE 802.11-2012 Table 8-64 Measurement mode for Beacon Request element */ +enum bcn_req_meas_mode { + bcn_req_passive, + bcn_req_active, + bcn_req_bcn_table +}; + +/* IEEE 802.11-2012 Table 8-65 optional subelement IDs for Beacon Request */ +enum bcn_req_opt_sub_id{ + bcn_req_ssid = 0, /* len 0-32 */ + bcn_req_rep_info = 1, /* len 2 */ + bcn_req_rep_detail = 2, /* len 1 */ + bcn_req_req = 10, /* len 0-237 */ + bcn_req_ap_ch_rep = 51 /* len 1-237 */ +}; + +/* IEEE 802.11-2012 Table 8-66 Reporting condition of Beacon Report */ +enum bcn_rep_cound_id{ + bcn_rep_cond_immediately, /* default */ + bcn_req_cond_rcpi_greater, + bcn_req_cond_rcpi_less, + bcn_req_cond_rsni_greater, + bcn_req_cond_rsni_less, + bcn_req_cond_max +}; + +struct opt_rep_info { + u8 cond; + u8 threshold; +}; + +#define BCN_REQ_OPT_MAX_NUM 16 +#define BCN_REQ_REQ_OPT_MAX_NUM 16 +#define BCN_REQ_OPT_AP_CH_RPT_MAX_NUM 12 +struct bcn_req_opt { + /* all req cmd id */ + u8 opt_id[BCN_REQ_OPT_MAX_NUM]; + u8 opt_id_num; + u8 req_id_num; + u8 req_id[BCN_REQ_REQ_OPT_MAX_NUM]; + u8 rep_detail; + NDIS_802_11_SSID ssid; + + /* bcn report condition */ + struct opt_rep_info rep_cond; + + u8 ap_ch_rpt_num; + struct _RT_OPERATING_CLASS *ap_ch_rpt[BCN_REQ_OPT_AP_CH_RPT_MAX_NUM]; + + /* 0:default(Report to be issued after each measurement) */ + u8 *req_start; /*id : 10 request;start */ + u8 req_len; /*id : 10 request;length */ +}; + +/* +* channel load +*/ +/* IEEE 802.11-2012 Table 8-60 optional subelement IDs for channel load request */ +enum ch_load_opt_sub_id{ + ch_load_rsvd, + ch_load_rep_info +}; + +/* IEEE 802.11-2012 Table 8-61 Reporting condition for channel load Report */ +enum ch_load_cound_id{ + ch_load_cond_immediately, /* default */ + ch_load_cond_anpi_equal_greater, + ch_load_cond_anpi_equal_less, + ch_load_cond_max +}; + +/* +* Noise histogram +*/ +/* IEEE 802.11-2012 Table 8-62 optional subelement IDs for noise histogram */ +enum noise_histo_opt_sub_id{ + noise_histo_rsvd, + noise_histo_rep_info +}; + +/* IEEE 802.11-2012 Table 8-63 Reporting condition for noise historgarm Report */ +enum noise_histo_cound_id{ + noise_histo_cond_immediately, /* default */ + noise_histo_cond_anpi_equal_greater, + noise_histo_cond_anpi_equal_less, + noise_histo_cond_max +}; + +struct meas_req_opt { + /* report condition */ + struct opt_rep_info rep_cond; +}; + +/* +* State machine +*/ + +enum RM_STATE { + RM_ST_IDLE, + RM_ST_DO_MEAS, + RM_ST_WAIT_MEAS, + RM_ST_SEND_REPORT, + RM_ST_RECV_REPORT, + RM_ST_END, + RM_ST_MAX +}; + +struct rm_meas_req { + u8 category; + u8 action_code; /* T8-206 */ + u8 diag_token; + u16 rpt; + + u8 e_id; + u8 len; + u8 m_token; + u8 m_mode; /* req:F8-105, rep:F8-141 */ + u8 m_type; /* T8-59 */ + u8 op_class; + u8 ch_num; + u16 rand_intvl; /* units of TU */ + u16 meas_dur; /* units of TU */ + + u8 bssid[6]; /* for bcn_req */ + + u8 *pssid; + u8 *opt_s_elem_start; + int opt_s_elem_len; + + s8 tx_pwr_used; /* for link measurement */ + s8 tx_pwr_max; /* for link measurement */ + + union { + struct bcn_req_opt bcn; + struct meas_req_opt clm; + struct meas_req_opt nhm; + }opt; + + struct rtw_ieee80211_channel ch_set[RTW_CHANNEL_SCAN_AMOUNT]; + u8 ch_set_ch_amount; + s8 rx_pwr; /* in dBm */ + u8 rx_bw; + u8 rx_rate; + u8 rx_rsni; +}; + +struct rm_meas_rep { + u8 category; + u8 action_code; /* T8-206 */ + u8 diag_token; + + u8 e_id; /* T8-54, 38 request; 39 report */ + u8 len; + u8 m_token; + u8 m_mode; /* req:F8-105, rep:F8-141 */ + u8 m_type; /* T8-59 */ + u8 op_class; + u8 ch_num; + + u8 ch_load; + u8 anpi; + u8 ipi[11]; + + u16 rpt; + u8 bssid[6]; /* for bcn_req */ +}; + +#define MAX_BUF_NUM 128 +struct data_buf { + u8 *pbuf; + u16 len; +}; + +struct rm_obj { + + /* aid << 16 + |diag_token << 8 + |B(1) 1/0:All_AID/UNIC + |B(0) 1/0:RM_MASTER/RM_SLAVE */ + u32 rmid; + + enum RM_STATE state; + struct rm_meas_req q; + struct rm_meas_rep p; + struct sta_info *psta; + struct rm_clock *pclock; + + /* meas report */ + u64 meas_start_time; + u64 meas_end_time; + int wait_busy; + u8 poll_mode; + u8 free_run_counter_valid; /* valid:_SUCCESS/invalid:_FAIL */ + + struct data_buf buf[MAX_BUF_NUM]; + bool from_ioctl; + + _list list; +}; + +/* +* Measurement +*/ +struct opt_subelement { + u8 id; + u8 length; + u8 *data; +}; + +/* 802.11-2012 Table 8-206 Radio Measurment Action field */ +enum rm_action_code { + RM_ACT_RADIO_MEAS_REQ, + RM_ACT_RADIO_MEAS_REP, + RM_ACT_LINK_MEAS_REQ, + RM_ACT_LINK_MEAS_REP, + RM_ACT_NB_REP_REQ, /* 4 */ + RM_ACT_NB_REP_RESP, + RM_ACT_RESV, + RM_ACT_MAX +}; + +/* 802.11-2012 Table 8-119 RM Enabled Capabilities definition */ +enum rm_cap_en { + RM_LINK_MEAS_CAP_EN, + RM_NB_REP_CAP_EN, /* neighbor report */ + RM_PARAL_MEAS_CAP_EN, /* parallel report */ + RM_REPEAT_MEAS_CAP_EN, + RM_BCN_PASSIVE_MEAS_CAP_EN, + RM_BCN_ACTIVE_MEAS_CAP_EN, + RM_BCN_TABLE_MEAS_CAP_EN, + RM_BCN_MEAS_REP_COND_CAP_EN, /* conditions */ + + RM_FRAME_MEAS_CAP_EN, + RM_CH_LOAD_CAP_EN, + RM_NOISE_HISTO_CAP_EN, /* noise historgram */ + RM_STATIS_MEAS_CAP_EN, /* statistics */ + RM_LCI_MEAS_CAP_EN, /* 12 */ + RM_LCI_AMIMUTH_CAP_EN, + RM_TRANS_STREAM_CAT_MEAS_CAP_EN, + RM_TRIG_TRANS_STREAM_CAT_MEAS_CAP_EN, + + RM_AP_CH_REP_CAP_EN, + RM_RM_MIB_CAP_EN, + RM_OP_CH_MAX_MEAS_DUR0, /* 18-20 */ + RM_OP_CH_MAX_MEAS_DUR1, + RM_OP_CH_MAX_MEAS_DUR2, + RM_NONOP_CH_MAX_MEAS_DUR0, /* 21-23 */ + RM_NONOP_CH_MAX_MEAS_DUR1, + RM_NONOP_CH_MAX_MEAS_DUR2, + + RM_MEAS_PILOT_CAP0, /* 24-26 */ + RM_MEAS_PILOT_CAP1, + RM_MEAS_PILOT_CAP2, + RM_MEAS_PILOT_TRANS_INFO_CAP_EN, + RM_NB_REP_TSF_OFFSET_CAP_EN, + RM_RCPI_MEAS_CAP_EN, /* 29 */ + RM_RSNI_MEAS_CAP_EN, + RM_BSS_AVG_ACCESS_DELAY_CAP_EN, + + RM_AVALB_ADMIS_CAPACITY_CAP_EN, + RM_ANT_CAP_EN, + RM_RSVD, /* 34-39 */ + RM_MAX +}; + +char *rm_state_name(enum RM_STATE state); +char *rm_event_name(enum RM_EV_ID evid); +char *rm_type_req_name(u8 meas_type); +int _rm_post_event(_adapter *padapter, u32 rmid, enum RM_EV_ID evid); +int rm_enqueue_rmobj(_adapter *padapter, struct rm_obj *obj, bool to_head); + +void rm_free_rmobj(struct rm_obj *prm); +struct rm_obj *rm_alloc_rmobj(_adapter *padapter); +struct rm_obj *rm_get_rmobj(_adapter *padapter, u32 rmid); +struct sta_info *rm_get_psta(_adapter *padapter, u32 rmid); + +int retrieve_radio_meas_result(struct rm_obj *prm); +int rm_radio_meas_report_cond(struct rm_obj *prm); +int rm_recv_radio_mens_req(_adapter *padapter, + union recv_frame *precv_frame,struct sta_info *psta); +int rm_recv_radio_mens_rep(_adapter *padapter, + union recv_frame *precv_frame, struct sta_info *psta); +int rm_recv_link_mens_req(_adapter *padapter, + union recv_frame *precv_frame,struct sta_info *psta); +int rm_recv_link_mens_rep(_adapter *padapter, + union recv_frame *precv_frame, struct sta_info *psta); +int rm_radio_mens_nb_rep(_adapter *padapter, + union recv_frame *precv_frame, struct sta_info *psta); +int issue_null_reply(struct rm_obj *prm); +int issue_beacon_rep(struct rm_obj *prm); +int issue_nb_req(struct rm_obj *prm); +int issue_radio_meas_req(struct rm_obj *prm); +int issue_radio_meas_rep(struct rm_obj *prm); +int issue_link_meas_req(struct rm_obj *prm); +int issue_link_meas_rep(struct rm_obj *prm); + +void rm_set_rep_mode(struct rm_obj *prm, u8 mode); + +int ready_for_scan(struct rm_obj *prm); +int rm_sitesurvey(struct rm_obj *prm); + +#endif /*CONFIG_RTW_80211K*/ +#endif /*__RTW_RM_FSM_H_*/ diff --git a/include/rtw_rm_util.h b/include/rtw_rm_util.h new file mode 100644 index 0000000..932cfb9 --- /dev/null +++ b/include/rtw_rm_util.h @@ -0,0 +1,47 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef _RTW_RM_UTIL_H_ +#define _RTW_RM_UTIL_H_ +/* + * define the following channels as the max channels in each channel plan. + * 2G, total 14 chnls + * {1,2,3,4,5,6,7,8,9,10,11,12,13,14} + * 5G, total 25 chnls + * {36,40,44,48,52,56,60,64,100,104,108,112,116,120,124,128,132,136,140,144,149,153,157,161,165} + */ +#ifndef MAX +#define MAX(x, y) (((x) > (y)) ? (x) : (y)) +#endif + +u8 rm_get_oper_class_via_ch(u8 ch); +u8 rm_get_ch_set( struct rtw_ieee80211_channel *pch_set, u8 op_class, u8 ch_num); +u8 rm_get_ch_set_from_bcn_req_opt( + struct rtw_ieee80211_channel *pch_set, struct bcn_req_opt *opt); +u8 rm_get_bcn_rsni(struct rm_obj *prm, struct wlan_network *pnetwork); +u8 rm_get_bcn_rcpi(struct rm_obj *prm, struct wlan_network *pnetwork); +u8 rm_get_frame_rsni(struct rm_obj *prm, union recv_frame *pframe); +u8 translate_percentage_to_rcpi(u32 SignalStrengthIndex); +u8 translate_dbm_to_rcpi(s8 SignalPower); +u8 rm_gen_dialog_token(_adapter *padapter); +u8 rm_gen_meas_token(_adapter *padapter); +u32 rm_gen_rmid(_adapter *padapter, struct rm_obj *prm, u8 role); +int is_wildcard_bssid(u8 *bssid); + +int rm_get_path_a_max_tx_power(_adapter *adapter, s8 *path_a); +int rm_get_tx_power(PADAPTER adapter, enum rf_path path, enum MGN_RATE rate, s8 *pwr); +int rm_get_rx_sensitivity(PADAPTER adapter, enum channel_width bw, enum MGN_RATE rate, s8 *pwr); + +#endif /* _RTW_RM_UTIL_H_ */ diff --git a/include/rtw_roch.h b/include/rtw_roch.h new file mode 100644 index 0000000..2744f48 --- /dev/null +++ b/include/rtw_roch.h @@ -0,0 +1,61 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2020 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_ROCH_H__ +#define __RTW_ROCH_H__ + +#include + +struct rtw_roch_parm; + +#if (defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE)) || defined(CONFIG_IOCTL_CFG80211) +struct roch_info { +#ifdef CONFIG_CONCURRENT_MODE + _timer ap_roch_ch_switch_timer; /* Used to switch the channel between legacy AP and listen state. */ +#ifdef CONFIG_IOCTL_CFG80211 + u32 min_home_dur; /* min duration for traffic, home_time */ + u32 max_away_dur; /* max acceptable away duration, home_away_time */ +#endif +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + _timer remain_on_ch_timer; + u8 restore_channel; + struct ieee80211_channel remain_on_ch_channel; + enum nl80211_channel_type remain_on_ch_type; + ATOMIC_T ro_ch_cookie_gen; + u64 remain_on_ch_cookie; + bool is_ro_ch; + struct wireless_dev *ro_ch_wdev; + systime last_ro_ch_time; /* this will be updated at the beginning and end of ro_ch */ +#endif +}; +#endif + +#ifdef CONFIG_IOCTL_CFG80211 +u8 rtw_roch_stay_in_cur_chan(_adapter *padapter); +#endif + +#if (defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE)) || defined(CONFIG_IOCTL_CFG80211) +s32 rtw_roch_wk_hdl(_adapter *padapter, int intCmdType, u8 *buf); +u8 rtw_roch_wk_cmd(_adapter *padapter, int intCmdType, struct rtw_roch_parm *roch_parm, u8 flags); + +#ifdef CONFIG_CONCURRENT_MODE +void rtw_concurrent_handler(_adapter *padapter); +#endif + +void rtw_init_roch_info(_adapter *padapter); +#endif /* (defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE)) || defined(CONFIG_IOCTL_CFG80211) */ + +#endif diff --git a/include/rtw_rson.h b/include/rtw_rson.h new file mode 100644 index 0000000..6996738 --- /dev/null +++ b/include/rtw_rson.h @@ -0,0 +1,61 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program; if not, write to the Free Software Foundation, Inc., + * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA + * + * + ******************************************************************************/ +#ifndef __RTW_RSON_H_ +#define __RTW_RSON_H_ + + +#define RTW_RSON_VER 1 + +#define RTW_RSON_SCORE_NOTSUP 0x0 +#define RTW_RSON_SCORE_NOTCNNT 0x1 +#define RTW_RSON_SCORE_MAX 0xFF +#define RTW_RSON_HC_NOTREADY 0xFF +#define RTW_RSON_HC_ROOT 0x0 +#define RTW_RSON_ALLOWCONNECT 0x1 +#define RTW_RSON_DENYCONNECT 0x0 + + + +/* for rtw self-origanization spec 1 */ +struct rtw_rson_struct { + u8 ver; + u32 id; + u8 hopcnt; + u8 connectible; + u8 loading; + u8 res[16]; +} __attribute__((__packed__)); + +void init_rtw_rson_data(struct dvobj_priv *dvobj); +void rtw_rson_get_property_str(_adapter *padapter, char *rson_data_str); +int rtw_rson_set_property(_adapter *padapter, char *field, char *value); +int rtw_rson_choose(struct wlan_network **candidate, struct wlan_network *competitor); +int rtw_get_rson_struct(WLAN_BSSID_EX *bssid, struct rtw_rson_struct *rson_data); +u8 rtw_cal_rson_score(struct rtw_rson_struct *cand_rson_data, NDIS_802_11_RSSI Rssi); +void rtw_rson_handle_ie(WLAN_BSSID_EX *bssid, u8 ie_offset); +u32 rtw_rson_append_ie(_adapter *padapter, unsigned char *pframe, u32 *len); +void rtw_rson_do_disconnect(_adapter *padapter); +void rtw_rson_join_done(_adapter *padapter); +int rtw_rson_isupdate_roamcan(struct mlme_priv *mlme, struct wlan_network **candidate, struct wlan_network *competitor); +void rtw_rson_show_survey_info(struct seq_file *m, _list *plist, _list *phead); +u8 rtw_rson_ap_check_sta(_adapter *padapter, u8 *pframe, uint pkt_len, unsigned short ie_offset); +u8 rtw_rson_scan_wk_cmd(_adapter *padapter, int op); +void rtw_rson_scan_cmd_hdl(_adapter *padapter, int op); +#endif /* __RTW_RSON_H_ */ diff --git a/include/rtw_sdio.h b/include/rtw_sdio.h new file mode 100644 index 0000000..7490b54 --- /dev/null +++ b/include/rtw_sdio.h @@ -0,0 +1,26 @@ +/****************************************************************************** + * + * Copyright(c) 2015 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_SDIO_H_ +#define _RTW_SDIO_H_ + +#include /* struct dvobj_priv and etc. */ + +u8 rtw_sdio_read_cmd52(struct dvobj_priv *, u32 addr, void *buf, size_t len); +u8 rtw_sdio_read_cmd53(struct dvobj_priv *, u32 addr, void *buf, size_t len); +u8 rtw_sdio_write_cmd52(struct dvobj_priv *, u32 addr, void *buf, size_t len); +u8 rtw_sdio_write_cmd53(struct dvobj_priv *, u32 addr, void *buf, size_t len); +u8 rtw_sdio_f0_read(struct dvobj_priv *, u32 addr, void *buf, size_t len); + +#endif /* _RTW_SDIO_H_ */ diff --git a/include/rtw_security.h b/include/rtw_security.h new file mode 100644 index 0000000..9cceed6 --- /dev/null +++ b/include/rtw_security.h @@ -0,0 +1,421 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_SECURITY_H_ +#define __RTW_SECURITY_H_ + +enum security_type { + /* TYPE */ + _NO_PRIVACY_ = 0x00, + _WEP40_ = 0x01, + _TKIP_ = 0x02, + _TKIP_WTMIC_ = 0x03, + _AES_ = 0x04, + _WEP104_ = 0x05, + _SMS4_ = 0x06, + _GCMP_ = 0x07, + _SEC_TYPE_MAX_, + + /* EXT_SECTYPE=1 */ + _SEC_TYPE_256_ = 0x10, + _CCMP_256_ = (_AES_ | _SEC_TYPE_256_), + _GCMP_256_ = (_GCMP_ | _SEC_TYPE_256_), + +#ifdef CONFIG_IEEE80211W + /* EXT_SECTYPE=0, MGNT=1, GK=0/1, KEYID=00/01 */ + _SEC_TYPE_BIT_ = 0x20, + _BIP_CMAC_128_ = (_SEC_TYPE_BIT_), + _BIP_GMAC_128_ = (_SEC_TYPE_BIT_ + 1), + _BIP_GMAC_256_ = (_SEC_TYPE_BIT_ + 2), + /* EXT_SECTYPE=1, MGNT=1, GK=1, KEYID=00/01 */ + _BIP_CMAC_256_ = (_SEC_TYPE_BIT_ + 3), + _BIP_MAX_, +#endif +}; + +/* 802.11W use wrong key */ +#define IEEE80211W_RIGHT_KEY 0x0 +#define IEEE80211W_WRONG_KEY 0x1 +#define IEEE80211W_NO_KEY 0x2 + +#define CCMPH_2_PN(ch) ((ch) & 0x000000000000ffff) \ + | (((ch) & 0xffffffff00000000) >> 16) + +#define is_wep_enc(alg) (((alg) == _WEP40_) || ((alg) == _WEP104_)) + +const char *security_type_str(u8 value); +#ifdef CONFIG_IEEE80211W +u32 security_type_bip_to_gmcs(enum security_type type); +#endif + +#define _WPA_IE_ID_ 0xdd +#define _WPA2_IE_ID_ 0x30 + +#define RTW_KEK_LEN 16 +#define RTW_KCK_LEN 16 +#define RTW_TKIP_MIC_LEN 8 +#define RTW_REPLAY_CTR_LEN 8 + +#define INVALID_SEC_MAC_CAM_ID 0xFF + +typedef enum { + ENCRYP_PROTOCOL_OPENSYS, /* open system */ + ENCRYP_PROTOCOL_WEP, /* WEP */ + ENCRYP_PROTOCOL_WPA, /* WPA */ + ENCRYP_PROTOCOL_WPA2, /* WPA2 */ + ENCRYP_PROTOCOL_WAPI, /* WAPI: Not support in this version */ + ENCRYP_PROTOCOL_MAX +} ENCRYP_PROTOCOL_E; + + +#ifndef Ndis802_11AuthModeWPA2 +#define Ndis802_11AuthModeWPA2 (Ndis802_11AuthModeWPANone + 1) +#endif + +#ifndef Ndis802_11AuthModeWPA2PSK +#define Ndis802_11AuthModeWPA2PSK (Ndis802_11AuthModeWPANone + 2) +#endif + +union pn48 { + + u64 val; + +#ifdef CONFIG_LITTLE_ENDIAN + +struct { + u8 TSC0; + u8 TSC1; + u8 TSC2; + u8 TSC3; + u8 TSC4; + u8 TSC5; + u8 TSC6; + u8 TSC7; +} _byte_; + +#elif defined(CONFIG_BIG_ENDIAN) + +struct { + u8 TSC7; + u8 TSC6; + u8 TSC5; + u8 TSC4; + u8 TSC3; + u8 TSC2; + u8 TSC1; + u8 TSC0; +} _byte_; + +#endif + +}; + +union Keytype { + u8 skey[32]; +}; + +typedef struct _RT_PMKID_LIST { + u8 bUsed; + u8 Bssid[6]; + u8 PMKID[16]; + u8 SsidBuf[33]; + u8 *ssid_octet; + u16 ssid_length; +} RT_PMKID_LIST, *PRT_PMKID_LIST; + + +struct security_priv { + u32 dot11AuthAlgrthm; /* 802.11 auth, could be open, shared, 8021x and authswitch */ + u32 dot11PrivacyAlgrthm; /* This specify the privacy for shared auth. algorithm. */ + + /* WEP */ + u32 dot11PrivacyKeyIndex; /* this is only valid for legendary wep, 0~3 for key id. (tx key index) */ + union Keytype dot11DefKey[6]; /* this is only valid for def. key */ + u32 dot11DefKeylen[6]; + u8 dot11Def_camid[6]; + u8 key_mask; /* use to restore wep key after hal_init */ + + u32 dot118021XGrpPrivacy; /* This specify the privacy algthm. used for Grp key */ + u32 dot118021XGrpKeyid; /* key id used for Grp Key ( tx key index) */ + union Keytype dot118021XGrpKey[6]; /* 802.1x Group Key, for inx0 and inx1 */ + union Keytype dot118021XGrptxmickey[6]; + union Keytype dot118021XGrprxmickey[6]; + union pn48 dot11Grptxpn; /* PN48 used for Grp Key xmit. */ + union pn48 dot11Grprxpn; /* PN48 used for Grp Key recv. */ + u8 iv_seq[4][8]; +#ifdef CONFIG_IEEE80211W + enum security_type dot11wCipher; + u32 dot11wBIPKeyid; /* key id used for BIP Key ( tx key index) */ + union Keytype dot11wBIPKey[6]; /* BIP Key, for index4 and index5 */ + union pn48 dot11wBIPtxpn; /* PN48 used for BIP xmit. */ + union pn48 dot11wBIPrxpn; /* PN48 used for BIP recv. */ +#endif /* CONFIG_IEEE80211W */ +#ifdef CONFIG_AP_MODE + /* extend security capabilities for AP_MODE */ + unsigned int dot8021xalg;/* 0:disable, 1:psk, 2:802.1x */ + unsigned int wpa_psk;/* 0:disable, bit(0): WPA, bit(1):WPA2 */ + unsigned int wpa_group_cipher; + unsigned int wpa2_group_cipher; + unsigned int wpa_pairwise_cipher; + unsigned int wpa2_pairwise_cipher; + unsigned int akmp; /* An authentication and key management protocol */ +#endif + u8 mfp_opt; + u8 dot118021x_bmc_cam_id; + /*IEEE802.11-2012 Std. Table 8-101 AKM Suite Selectors*/ + u32 rsn_akm_suite_type; + + u8 wps_ie[MAX_WPS_IE_LEN];/* added in assoc req */ + int wps_ie_len; + + u8 owe_ie[MAX_OWE_IE_LEN];/* added in assoc req */ + int owe_ie_len; + + u8 binstallGrpkey; +#ifdef CONFIG_GTK_OL + u8 binstallKCK_KEK; +#endif /* CONFIG_GTK_OL */ +#ifdef CONFIG_IEEE80211W + u8 binstallBIPkey; +#endif /* CONFIG_IEEE80211W */ + u8 busetkipkey; + u8 bcheck_grpkey; + u8 bgrpkey_handshake; + + u8 auth_alg; + u8 auth_type; + u8 extauth_status; + /* u8 packet_cnt; */ /* unused, removed */ + + s32 sw_encrypt;/* from registry_priv */ + s32 sw_decrypt;/* from registry_priv */ + + s32 hw_decrypted;/* if the rx packets is hw_decrypted==_FALSE, it means the hw has not been ready. */ + + + /* keeps the auth_type & enc_status from upper layer ioctl(wpa_supplicant or wzc) */ + u32 ndisauthtype; /* NDIS_802_11_AUTHENTICATION_MODE */ + u32 ndisencryptstatus; /* NDIS_802_11_ENCRYPTION_STATUS */ + + NDIS_802_11_WEP ndiswep; + + u8 assoc_info[600]; + u8 szofcapability[256]; /* for wpa2 usage */ + u8 oidassociation[512]; /* for wpa/wpa2 usage */ + u8 authenticator_ie[256]; /* store ap security information element */ + u8 supplicant_ie[256]; /* store sta security information element */ + + + /* for tkip countermeasure */ + systime last_mic_err_time; + u8 btkip_countermeasure; + u8 btkip_wait_report; + systime btkip_countermeasure_time; + + /* --------------------------------------------------------------------------- */ + /* For WPA2 Pre-Authentication. */ + /* --------------------------------------------------------------------------- */ + /* u8 RegEnablePreAuth; */ /* Default value: Pre-Authentication enabled or not, from registry "EnablePreAuth". Added by Annie, 2005-11-01. */ + /* u8 EnablePreAuthentication; */ /* Current Value: Pre-Authentication enabled or not. */ + RT_PMKID_LIST PMKIDList[NUM_PMKID_CACHE]; /* Renamed from PreAuthKey[NUM_PRE_AUTH_KEY]. Annie, 2006-10-13. */ + u8 PMKIDIndex; + /* u32 PMKIDCount; */ /* Added by Annie, 2006-10-13. */ + /* u8 szCapability[256]; */ /* For WPA2-PSK using zero-config, by Annie, 2005-09-20. */ + + u8 bWepDefaultKeyIdxSet; + +#define DBG_SW_SEC_CNT +#ifdef DBG_SW_SEC_CNT + u64 wep_sw_enc_cnt_bc; + u64 wep_sw_enc_cnt_mc; + u64 wep_sw_enc_cnt_uc; + u64 wep_sw_dec_cnt_bc; + u64 wep_sw_dec_cnt_mc; + u64 wep_sw_dec_cnt_uc; + + u64 tkip_sw_enc_cnt_bc; + u64 tkip_sw_enc_cnt_mc; + u64 tkip_sw_enc_cnt_uc; + u64 tkip_sw_dec_cnt_bc; + u64 tkip_sw_dec_cnt_mc; + u64 tkip_sw_dec_cnt_uc; + + u64 aes_sw_enc_cnt_bc; + u64 aes_sw_enc_cnt_mc; + u64 aes_sw_enc_cnt_uc; + u64 aes_sw_dec_cnt_bc; + u64 aes_sw_dec_cnt_mc; + u64 aes_sw_dec_cnt_uc; + + u64 gcmp_sw_enc_cnt_bc; + u64 gcmp_sw_enc_cnt_mc; + u64 gcmp_sw_enc_cnt_uc; + u64 gcmp_sw_dec_cnt_bc; + u64 gcmp_sw_dec_cnt_mc; + u64 gcmp_sw_dec_cnt_uc; +#endif /* DBG_SW_SEC_CNT */ +}; + +#ifdef CONFIG_IEEE80211W +#define SEC_IS_BIP_KEY_INSTALLED(sec) ((sec)->binstallBIPkey) +#else +#define SEC_IS_BIP_KEY_INSTALLED(sec) _FALSE +#endif + +#define GET_ENCRY_ALGO(psecuritypriv, psta, encry_algo, bmcst)\ + do {\ + switch (psecuritypriv->dot11AuthAlgrthm) {\ + case dot11AuthAlgrthm_Open:\ + case dot11AuthAlgrthm_Shared:\ + case dot11AuthAlgrthm_Auto:\ + encry_algo = (u8)psecuritypriv->dot11PrivacyAlgrthm;\ + break;\ + case dot11AuthAlgrthm_8021X:\ + if (bmcst)\ + encry_algo = (u8)psecuritypriv->dot118021XGrpPrivacy;\ + else\ + encry_algo = (u8) psta->dot118021XPrivacy;\ + break;\ + case dot11AuthAlgrthm_WAPI:\ + encry_algo = (u8)psecuritypriv->dot11PrivacyAlgrthm;\ + break;\ + } \ + } while (0) + +#define _AES_IV_LEN_ 8 + +#define SET_ICE_IV_LEN(iv_len, icv_len, encrypt)\ + do {\ + switch (encrypt) {\ + case _WEP40_:\ + case _WEP104_:\ + iv_len = 4;\ + icv_len = 4;\ + break;\ + case _TKIP_:\ + iv_len = 8;\ + icv_len = 4;\ + break;\ + case _AES_:\ + iv_len = 8;\ + icv_len = 8;\ + break;\ + case _GCMP_:\ + case _GCMP_256_:\ + iv_len = 8;\ + icv_len = 16;\ + break;\ + case _CCMP_256_:\ + iv_len = 8;\ + icv_len = 16;\ + break;\ + case _SMS4_:\ + iv_len = 18;\ + icv_len = 16;\ + break;\ + default:\ + iv_len = 0;\ + icv_len = 0;\ + break;\ + } \ + } while (0) + + +#define GET_TKIP_PN(iv, dot11txpn)\ + do {\ + dot11txpn._byte_.TSC0 = iv[2];\ + dot11txpn._byte_.TSC1 = iv[0];\ + dot11txpn._byte_.TSC2 = iv[4];\ + dot11txpn._byte_.TSC3 = iv[5];\ + dot11txpn._byte_.TSC4 = iv[6];\ + dot11txpn._byte_.TSC5 = iv[7];\ + } while (0) + + +#define ROL32(A, n) (((A) << (n)) | (((A)>>(32-(n))) & ((1UL << (n)) - 1))) +#define ROR32(A, n) ROL32((A), 32-(n)) + +struct mic_data { + u32 K0, K1; /* Key */ + u32 L, R; /* Current state */ + u32 M; /* Message accumulator (single word) */ + u32 nBytesInM; /* # bytes in M */ +}; + +void rtw_secmicsetkey(struct mic_data *pmicdata, u8 *key); +void rtw_secmicappendbyte(struct mic_data *pmicdata, u8 b); +void rtw_secmicappend(struct mic_data *pmicdata, u8 *src, u32 nBytes); +void rtw_secgetmic(struct mic_data *pmicdata, u8 *dst); + +void rtw_seccalctkipmic( + u8 *key, + u8 *header, + u8 *data, + u32 data_len, + u8 *Miccode, + u8 priority); + +u32 rtw_aes_encrypt(_adapter *padapter, u8 *pxmitframe); +u32 rtw_tkip_encrypt(_adapter *padapter, u8 *pxmitframe); +void rtw_wep_encrypt(_adapter *padapter, u8 *pxmitframe); + +u32 rtw_aes_decrypt(_adapter *padapter, u8 *precvframe); +u32 rtw_tkip_decrypt(_adapter *padapter, u8 *precvframe); +void rtw_wep_decrypt(_adapter *padapter, u8 *precvframe); + +u32 rtw_gcmp_encrypt(_adapter *padapter, u8 *pxmitframe); +u32 rtw_gcmp_decrypt(_adapter *padapter, u8 *precvframe); + +#ifdef CONFIG_RTW_MESH_AEK +int rtw_aes_siv_encrypt(const u8 *key, size_t key_len, + const u8 *pw, size_t pwlen, size_t num_elem, + const u8 *addr[], const size_t *len, u8 *out); +int rtw_aes_siv_decrypt(const u8 *key, size_t key_len, + const u8 *iv_crypt, size_t iv_c_len, size_t num_elem, + const u8 *addr[], const size_t *len, u8 *out); +#endif /* CONFIG_RTW_MESH_AEK */ + +#ifdef CONFIG_IEEE80211W +u8 rtw_calculate_bip_mic(enum security_type gmcs, u8 *whdr_pos, s32 len, + const u8 *key, const u8 *data, size_t data_len, u8 *mic); +u32 rtw_bip_verify(enum security_type gmcs, u16 pkt_len, + u8 *whdr_pos, sint flen, const u8 *key, u16 keyid, u64 *ipn); +#endif +#ifdef CONFIG_TDLS +void wpa_tdls_generate_tpk(_adapter *padapter, void *sta); +int wpa_tdls_ftie_mic(u8 *kck, u8 trans_seq, + u8 *lnkid, u8 *rsnie, u8 *timeoutie, u8 *ftie, + u8 *mic); +int wpa_tdls_teardown_ftie_mic(u8 *kck, u8 *lnkid, u16 reason, + u8 dialog_token, u8 trans_seq, u8 *ftie, u8 *mic); +int tdls_verify_mic(u8 *kck, u8 trans_seq, + u8 *lnkid, u8 *rsnie, u8 *timeoutie, u8 *ftie); +#endif /* CONFIG_TDLS */ + +void rtw_sec_restore_wep_key(_adapter *adapter); +u8 rtw_handle_tkip_countermeasure(_adapter *adapter, const char *caller); + +#ifdef CONFIG_WOWLAN +u16 rtw_calc_crc(u8 *pdata, int length); +#endif /*CONFIG_WOWLAN*/ + +#define rtw_sec_chk_auth_alg(a, s) \ + ((a)->securitypriv.auth_alg == (s)) + +#define rtw_sec_chk_auth_type(a, s) \ + ((a)->securitypriv.auth_type == (s)) + +#endif /* __RTL871X_SECURITY_H_ */ + +u32 rtw_calc_crc32(u8 *data, size_t len); diff --git a/include/rtw_sreset.h b/include/rtw_sreset.h new file mode 100644 index 0000000..1fd999a --- /dev/null +++ b/include/rtw_sreset.h @@ -0,0 +1,66 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_SRESET_H_ +#define _RTW_SRESET_H_ + +/* #include */ + +enum { + SRESET_TGP_NULL = 0, + SRESET_TGP_XMIT_STATUS = 1, + SRESET_TGP_LINK_STATUS = 2, + SRESET_TGP_INFO = 99, +}; + +struct sreset_priv { + _mutex silentreset_mutex; + u8 silent_reset_inprogress; + u8 Wifi_Error_Status; + systime last_tx_time; + systime last_tx_complete_time; + + s32 dbg_trigger_point; + u64 self_dect_tx_cnt; + u64 self_dect_rx_cnt; + u64 self_dect_fw_cnt; + u64 tx_dma_status_cnt; + u64 rx_dma_status_cnt; + u8 rx_cnt; + u8 self_dect_fw; + u8 self_dect_case; + u16 last_mac_rxff_ptr; + u8 dbg_sreset_ctrl; +}; + + + +#define WIFI_STATUS_SUCCESS 0 +#define USB_VEN_REQ_CMD_FAIL BIT0 +#define USB_READ_PORT_FAIL BIT1 +#define USB_WRITE_PORT_FAIL BIT2 +#define WIFI_MAC_TXDMA_ERROR BIT3 +#define WIFI_TX_HANG BIT4 +#define WIFI_RX_HANG BIT5 +#define WIFI_IF_NOT_EXIST BIT6 + +void sreset_init_value(_adapter *padapter); +void sreset_reset_value(_adapter *padapter); +u8 sreset_get_wifi_status(_adapter *padapter); +void sreset_set_wifi_error_status(_adapter *padapter, u32 status); +void sreset_set_trigger_point(_adapter *padapter, s32 tgp); +bool sreset_inprogress(_adapter *padapter); +void sreset_reset(_adapter *padapter); + +#endif diff --git a/include/rtw_swcrypto.h b/include/rtw_swcrypto.h new file mode 100644 index 0000000..d35ad7d --- /dev/null +++ b/include/rtw_swcrypto.h @@ -0,0 +1,49 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __RTW_SWCRYPTO_H_ +#define __RTW_SWCRYPTO_H_ + +#define NEW_CRYPTO 1 + +int _rtw_ccmp_encrypt(_adapter *padapter, u8 *key, u32 key_len, uint hdrlen, u8 *frame, uint plen); +int _rtw_ccmp_decrypt(_adapter *padapter, u8 *key, u32 key_len, uint hdrlen, u8 *frame, uint plen); + +int _rtw_gcmp_encrypt(_adapter *padapter, u8 *key, u32 key_len, uint hdrlen, u8 *frame, uint plen); +int _rtw_gcmp_decrypt(_adapter *padapter, u8 *key, u32 key_len, uint hdrlen, u8 *frame, uint plen); + +#ifdef CONFIG_RTW_MESH_AEK +int _aes_siv_encrypt(const u8 *key, size_t key_len, + const u8 *pw, size_t pwlen, + size_t num_elem, const u8 *addr[], const size_t *len, u8 *out); +int _aes_siv_decrypt(const u8 *key, size_t key_len, + const u8 *iv_crypt, size_t iv_c_len, + size_t num_elem, const u8 *addr[], const size_t *len, u8 *out); +#endif + +#if defined(CONFIG_IEEE80211W) | defined(CONFIG_TDLS) +u8 _bip_ccmp_protect(const u8 *key, size_t key_len, + const u8 *data, size_t data_len, u8 *mic); +u8 _bip_gcmp_protect(u8 *whdr_pos, size_t len, + const u8 *key, size_t key_len, + const u8 *data, size_t data_len, u8 *mic); +#endif /* CONFIG_IEEE80211W */ + +#ifdef CONFIG_TDLS +void _tdls_generate_tpk(void *sta, const u8 *own_addr, const u8 *bssid); +#endif /* CONFIG_TDLS */ + +#endif /* __RTW_SWCRYPTO_H_ */ + diff --git a/include/rtw_tdls.h b/include/rtw_tdls.h new file mode 100644 index 0000000..5c23e4e --- /dev/null +++ b/include/rtw_tdls.h @@ -0,0 +1,185 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_TDLS_H_ +#define __RTW_TDLS_H_ + + +#ifdef CONFIG_TDLS +/* TDLS STA state */ + + +/* TDLS Diect Link Establishment */ +#define TDLS_STATE_NONE 0x00000000 /* Default state */ +#define TDLS_INITIATOR_STATE BIT(28) /* 0x10000000 */ +#define TDLS_RESPONDER_STATE BIT(29) /* 0x20000000 */ +#define TDLS_LINKED_STATE BIT(30) /* 0x40000000 */ +/* TDLS PU Buffer STA */ +#define TDLS_WAIT_PTR_STATE BIT(24) /* 0x01000000 */ /* Waiting peer's TDLS_PEER_TRAFFIC_RESPONSE frame */ +/* TDLS Check ALive */ +#define TDLS_ALIVE_STATE BIT(20) /* 0x00100000 */ /* Check if peer sta is alived. */ +/* TDLS Channel Switch */ +#define TDLS_CH_SWITCH_PREPARE_STATE BIT(15) /* 0x00008000 */ +#define TDLS_CH_SWITCH_ON_STATE BIT(16) /* 0x00010000 */ +#define TDLS_PEER_AT_OFF_STATE BIT(17) /* 0x00020000 */ /* Could send pkt on target ch */ +#define TDLS_CH_SW_INITIATOR_STATE BIT(18) /* 0x00040000 */ /* Avoid duplicated or unconditional ch. switch rsp. */ +#define TDLS_WAIT_CH_RSP_STATE BIT(19) /* 0x00080000 */ /* Wait Ch. response as we are TDLS channel switch initiator */ + + +#define TDLS_TPK_RESEND_COUNT 86400 /*Unit: seconds */ +#define TDLS_CH_SWITCH_TIME 15 +#define TDLS_CH_SWITCH_TIMEOUT 30 +#define TDLS_CH_SWITCH_OPER_OFFLOAD_TIMEOUT 10 +#define TDLS_SIGNAL_THRESH 0x20 +#define TDLS_WATCHDOG_PERIOD 10 /* Periodically sending tdls discovery request in TDLS_WATCHDOG_PERIOD * 2 sec */ +#define TDLS_HANDSHAKE_TIME 3000 +#define TDLS_PTI_TIME 7000 + +#define TDLS_CH_SW_STAY_ON_BASE_CHNL_TIMEOUT 20 /* ms */ +#define TDLS_CH_SW_MONITOR_TIMEOUT 2000 /*ms */ + +#define TDLS_MIC_LEN 16 +#define WPA_NONCE_LEN 32 +#define TDLS_TIMEOUT_LEN 4 + +enum TDLS_CH_SW_CHNL { + TDLS_CH_SW_BASE_CHNL = 0, + TDLS_CH_SW_OFF_CHNL +}; + +#define TDLS_MIC_CTRL_LEN 2 +#define TDLS_FTIE_DATA_LEN (TDLS_MIC_CTRL_LEN + TDLS_MIC_LEN + \ + WPA_NONCE_LEN + WPA_NONCE_LEN) +struct wpa_tdls_ftie { + u8 ie_type; /* FTIE */ + u8 ie_len; + union { + struct { + u8 mic_ctrl[TDLS_MIC_CTRL_LEN]; + u8 mic[TDLS_MIC_LEN]; + u8 Anonce[WPA_NONCE_LEN]; /* Responder Nonce in TDLS */ + u8 Snonce[WPA_NONCE_LEN]; /* Initiator Nonce in TDLS */ + }; + struct { + u8 data[TDLS_FTIE_DATA_LEN]; + }; + }; + /* followed by optional elements */ +} ; + +struct wpa_tdls_lnkid { + u8 ie_type; /* Link Identifier IE */ + u8 ie_len; + u8 bssid[ETH_ALEN]; + u8 init_sta[ETH_ALEN]; + u8 resp_sta[ETH_ALEN]; +} ; + +static u8 TDLS_RSNIE[20] = { 0x01, 0x00, /* Version shall be set to 1 */ + 0x00, 0x0f, 0xac, 0x07, /* Group sipher suite */ + 0x01, 0x00, /* Pairwise cipher suite count */ + 0x00, 0x0f, 0xac, 0x04, /* Pairwise cipher suite list; CCMP only */ + 0x01, 0x00, /* AKM suite count */ + 0x00, 0x0f, 0xac, 0x07, /* TPK Handshake */ + 0x0c, 0x02, + /* PMKID shall not be present */ + }; + +static u8 TDLS_WMMIE[] = {0x00, 0x50, 0xf2, 0x02, 0x00, 0x01, 0x00}; /* Qos info all set zero */ + +static u8 TDLS_WMM_PARAM_IE[] = {0x00, 0x00, 0x03, 0xa4, 0x00, 0x00, 0x27, 0xa4, 0x00, 0x00, 0x42, 0x43, 0x5e, 0x00, 0x62, 0x32, 0x2f, 0x00}; + +static u8 TDLS_EXT_CAPIE[] = {0x00, 0x00, 0x00, 0x50, 0x20, 0x00, 0x00, 0x00}; /* bit(28), bit(30), bit(37) */ + +/* SRC: Supported Regulatory Classes */ +static u8 TDLS_SRC[] = { 0x01, 0x01, 0x02, 0x03, 0x04, 0x0c, 0x16, 0x17, 0x18, 0x19, 0x1b, 0x1c, 0x1d, 0x1e, 0x20, 0x21 }; + +int check_ap_tdls_prohibited(u8 *pframe, u8 pkt_len); +int check_ap_tdls_ch_switching_prohibited(u8 *pframe, u8 pkt_len); + +void rtw_set_tdls_enable(_adapter *padapter, u8 enable); +u8 rtw_is_tdls_enabled(_adapter *padapter); +u8 rtw_is_tdls_sta_existed(_adapter *padapter); +u8 rtw_tdls_is_setup_allowed(_adapter *padapter); +#ifdef CONFIG_TDLS_CH_SW +u8 rtw_tdls_is_chsw_allowed(_adapter *padapter); +#endif + +void rtw_tdls_set_link_established(_adapter *adapter, bool en); +void rtw_reset_tdls_info(_adapter *padapter); +int rtw_init_tdls_info(_adapter *padapter); +void rtw_free_tdls_info(struct tdls_info *ptdlsinfo); +void rtw_free_all_tdls_sta(_adapter *padapter, u8 enqueue_cmd); +void rtw_enable_tdls_func(_adapter *padapter); +void rtw_disable_tdls_func(_adapter *padapter, u8 enqueue_cmd); +int issue_nulldata_to_TDLS_peer_STA(_adapter *padapter, unsigned char *da, unsigned int power_mode, int try_cnt, int wait_ms); +void rtw_init_tdls_timer(_adapter *padapter, struct sta_info *psta); +void rtw_cancel_tdls_timer(struct sta_info *psta); +void rtw_tdls_teardown_pre_hdl(_adapter *padapter, struct sta_info *psta); +void rtw_tdls_teardown_post_hdl(_adapter *padapter, struct sta_info *psta, u8 enqueue_cmd); + +#ifdef CONFIG_TDLS_CH_SW +void rtw_tdls_set_ch_sw_oper_control(_adapter *padapter, u8 enable); +void rtw_tdls_ch_sw_back_to_base_chnl(_adapter *padapter); +s32 rtw_tdls_do_ch_sw(_adapter *padapter, struct sta_info *ptdls_sta, u8 chnl_type, u8 channel, u8 channel_offset, u16 bwmode, u16 ch_switch_time); +void rtw_tdls_chsw_oper_done(_adapter *padapter); +#endif + +#ifdef CONFIG_WFD +int issue_tunneled_probe_req(_adapter *padapter); +int issue_tunneled_probe_rsp(_adapter *padapter, union recv_frame *precv_frame); +#endif /* CONFIG_WFD */ +int issue_tdls_dis_req(_adapter *padapter, struct tdls_txmgmt *ptxmgmt); +int issue_tdls_setup_req(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, int wait_ack); +int issue_tdls_setup_rsp(_adapter *padapter, struct tdls_txmgmt *ptxmgmt); +int issue_tdls_setup_cfm(_adapter *padapter, struct tdls_txmgmt *ptxmgmt); +int issue_tdls_dis_rsp(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, u8 privacy); +int issue_tdls_teardown(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, u8 wait_ack); +int issue_tdls_peer_traffic_rsp(_adapter *padapter, struct sta_info *psta, struct tdls_txmgmt *ptxmgmt); +int issue_tdls_peer_traffic_indication(_adapter *padapter, struct sta_info *psta); +#ifdef CONFIG_TDLS_CH_SW +int issue_tdls_ch_switch_req(_adapter *padapter, struct sta_info *ptdls_sta); +int issue_tdls_ch_switch_rsp(_adapter *padapter, struct tdls_txmgmt *ptxmgmt, int wait_ack); +#endif +sint On_TDLS_Dis_Rsp(_adapter *adapter, union recv_frame *precv_frame); +sint On_TDLS_Setup_Req(_adapter *adapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta); +int On_TDLS_Setup_Rsp(_adapter *adapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta); +int On_TDLS_Setup_Cfm(_adapter *adapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta); +int On_TDLS_Dis_Req(_adapter *adapter, union recv_frame *precv_frame); +int On_TDLS_Teardown(_adapter *adapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta); +int On_TDLS_Peer_Traffic_Indication(_adapter *adapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta); +int On_TDLS_Peer_Traffic_Rsp(_adapter *adapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta); +#ifdef CONFIG_TDLS_CH_SW +sint On_TDLS_Ch_Switch_Req(_adapter *adapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta); +sint On_TDLS_Ch_Switch_Rsp(_adapter *adapter, union recv_frame *precv_frame, struct sta_info *ptdls_sta); +void rtw_build_tdls_ch_switch_req_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta); +void rtw_build_tdls_ch_switch_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta); +#endif +void rtw_build_tdls_setup_req_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta); +void rtw_build_tdls_setup_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta); +void rtw_build_tdls_setup_cfm_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta); +void rtw_build_tdls_teardown_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta); +void rtw_build_tdls_dis_req_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt); +void rtw_build_tdls_dis_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, u8 privacy); +void rtw_build_tdls_peer_traffic_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta); +void rtw_build_tdls_peer_traffic_indication_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe, struct tdls_txmgmt *ptxmgmt, struct sta_info *ptdls_sta); +void rtw_build_tunneled_probe_req_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe); +void rtw_build_tunneled_probe_rsp_ies(_adapter *padapter, struct xmit_frame *pxmitframe, u8 *pframe); + +int rtw_tdls_is_driver_setup(_adapter *padapter); +void rtw_tdls_set_key(_adapter *padapter, struct sta_info *ptdls_sta); +const char *rtw_tdls_action_txt(enum TDLS_ACTION_FIELD action); +#endif /* CONFIG_TDLS */ + +#endif diff --git a/include/rtw_version.h b/include/rtw_version.h new file mode 100644 index 0000000..b6be945 --- /dev/null +++ b/include/rtw_version.h @@ -0,0 +1,2 @@ +#define DRIVERVERSION "v5.12.0.4-1-g9241a6516.20210916_COEX20200730-5151" +#define BTCOEXVERSION "COEX20200730-5151" diff --git a/include/rtw_vht.h b/include/rtw_vht.h new file mode 100755 index 0000000..f08ac4f --- /dev/null +++ b/include/rtw_vht.h @@ -0,0 +1,184 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_VHT_H_ +#define _RTW_VHT_H_ + +#define VHT_CAP_IE_LEN 12 +#define VHT_OP_IE_LEN 5 + +#define LDPC_VHT_ENABLE_RX BIT0 +#define LDPC_VHT_ENABLE_TX BIT1 +#define LDPC_VHT_TEST_TX_ENABLE BIT2 +#define LDPC_VHT_CAP_TX BIT3 + +#define STBC_VHT_ENABLE_RX BIT0 +#define STBC_VHT_ENABLE_TX BIT1 +#define STBC_VHT_TEST_TX_ENABLE BIT2 +#define STBC_VHT_CAP_TX BIT3 + +/* VHT capability info */ +#define SET_VHT_CAPABILITY_ELE_MAX_MPDU_LENGTH(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 0, 2, _val) +#define SET_VHT_CAPABILITY_ELE_CHL_WIDTH(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 2, 2, _val) +#define SET_VHT_CAPABILITY_ELE_RX_LDPC(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 4, 1, _val) +#define SET_VHT_CAPABILITY_ELE_SHORT_GI80M(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 5, 1, _val) +#define SET_VHT_CAPABILITY_ELE_SHORT_GI160M(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 6, 1, _val) +#define SET_VHT_CAPABILITY_ELE_TX_STBC(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 7, 1, _val) +#define SET_VHT_CAPABILITY_ELE_RX_STBC(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+1, 0, 3, _val) +#define SET_VHT_CAPABILITY_ELE_SU_BFER(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+1, 3, 1, _val) +#define SET_VHT_CAPABILITY_ELE_SU_BFEE(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+1, 4, 1, _val) +#define SET_VHT_CAPABILITY_ELE_BFER_ANT_SUPP(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+1, 5, 3, _val) +#define SET_VHT_CAPABILITY_ELE_SOUNDING_DIMENSIONS(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+2, 0, 3, _val) + +#define SET_VHT_CAPABILITY_ELE_MU_BFER(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+2, 3, 1, _val) +#define SET_VHT_CAPABILITY_ELE_MU_BFEE(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+2, 4, 1, _val) +#define SET_VHT_CAPABILITY_ELE_TXOP_PS(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+2, 5, 1, _val) +#define SET_VHT_CAPABILITY_ELE_HTC_VHT(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+2, 6, 1, _val) +#define SET_VHT_CAPABILITY_ELE_MAX_RXAMPDU_FACTOR(_pEleStart, _val) SET_BITS_TO_LE_2BYTE((_pEleStart)+2, 7, 3, _val) /* B23~B25 */ +#define SET_VHT_CAPABILITY_ELE_LINK_ADAPTION(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+3, 2, 2, _val) +#define SET_VHT_CAPABILITY_ELE_MCS_RX_MAP(_pEleStart, _val) SET_BITS_TO_LE_2BYTE((_pEleStart)+4, 0, 16, _val) /* B0~B15 indicate Rx MCS MAP, we write 0 to indicate MCS0~7. by page */ +#define SET_VHT_CAPABILITY_ELE_MCS_RX_HIGHEST_RATE(_pEleStart, _val) SET_BITS_TO_LE_2BYTE((_pEleStart)+6, 0, 13, _val) +#define SET_VHT_CAPABILITY_ELE_MCS_TX_MAP(_pEleStart, _val) SET_BITS_TO_LE_2BYTE((_pEleStart)+8, 0, 16, _val) /* B0~B15 indicate Tx MCS MAP, we write 0 to indicate MCS0~7. by page */ +#define SET_VHT_CAPABILITY_ELE_MCS_TX_HIGHEST_RATE(_pEleStart, _val) SET_BITS_TO_LE_2BYTE((_pEleStart)+10, 0, 13, _val) + + +#define GET_VHT_CAPABILITY_ELE_MAX_MPDU_LENGTH(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 0, 2) +#define GET_VHT_CAPABILITY_ELE_CHL_WIDTH(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 2, 2) +#define GET_VHT_CAPABILITY_ELE_RX_LDPC(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 4, 1) +#define GET_VHT_CAPABILITY_ELE_SHORT_GI80M(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 5, 1) +#define GET_VHT_CAPABILITY_ELE_SHORT_GI160M(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 6, 1) +#define GET_VHT_CAPABILITY_ELE_TX_STBC(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 7, 1) +#define GET_VHT_CAPABILITY_ELE_RX_STBC(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+1, 0, 3) +#define GET_VHT_CAPABILITY_ELE_SU_BFER(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+1, 3, 1) +#define GET_VHT_CAPABILITY_ELE_SU_BFEE(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+1, 4, 1) +/*phydm-beamforming*/ +#define GET_VHT_CAPABILITY_ELE_SU_BFEE_STS_CAP(_pEleStart) LE_BITS_TO_2BYTE((_pEleStart)+1, 5, 3) +#define GET_VHT_CAPABILITY_ELE_SU_BFER_SOUND_DIM_NUM(_pEleStart) LE_BITS_TO_2BYTE((_pEleStart)+2, 0, 3) +#define GET_VHT_CAPABILITY_ELE_MU_BFER(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+2, 3, 1) +#define GET_VHT_CAPABILITY_ELE_MU_BFEE(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+2, 4, 1) +#define GET_VHT_CAPABILITY_ELE_TXOP_PS(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+2, 5, 1) +#define GET_VHT_CAPABILITY_ELE_MAX_RXAMPDU_FACTOR(_pEleStart) LE_BITS_TO_2BYTE((_pEleStart)+2, 7, 3) +#define GET_VHT_CAPABILITY_ELE_RX_MCS(_pEleStart) ((_pEleStart)+4) +#define GET_VHT_CAPABILITY_ELE_MCS_RX_HIGHEST_RATE(_pEleStart) LE_BITS_TO_2BYTE((_pEleStart)+6, 0, 13) +#define GET_VHT_CAPABILITY_ELE_TX_MCS(_pEleStart) ((_pEleStart)+8) +#define GET_VHT_CAPABILITY_ELE_MCS_TX_HIGHEST_RATE(_pEleStart) LE_BITS_TO_2BYTE((_pEleStart)+10, 0, 13) + + +/* VHT Operation Information Element */ +#define SET_VHT_OPERATION_ELE_CHL_WIDTH(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 0, 8, _val) +#define SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart+1, 0, 8, _val) +#define SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart+2, 0, 8, _val) +#define SET_VHT_OPERATION_ELE_BASIC_MCS_SET(_pEleStart, _val) SET_BITS_TO_LE_2BYTE((_pEleStart)+3, 0, 16, _val) + +#define GET_VHT_OPERATION_ELE_CHL_WIDTH(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 0, 8) +#define GET_VHT_OPERATION_ELE_CENTER_FREQ1(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+1, 0, 8) +#define GET_VHT_OPERATION_ELE_CENTER_FREQ2(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+2, 0, 8) + +/* VHT Operating Mode */ +#define SET_VHT_OPERATING_MODE_FIELD_CHNL_WIDTH(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 0, 2, _val) +#define SET_VHT_OPERATING_MODE_FIELD_RX_NSS(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 4, 3, _val) +#define SET_VHT_OPERATING_MODE_FIELD_RX_NSS_TYPE(_pEleStart, _val) SET_BITS_TO_LE_1BYTE(_pEleStart, 7, 1, _val) +#define GET_VHT_OPERATING_MODE_FIELD_CHNL_WIDTH(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 0, 2) +#define GET_VHT_OPERATING_MODE_FIELD_RX_NSS(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 4, 3) +#define GET_VHT_OPERATING_MODE_FIELD_RX_NSS_TYPE(_pEleStart) LE_BITS_TO_1BYTE(_pEleStart, 7, 1) + +#define SET_EXT_CAPABILITY_ELE_OP_MODE_NOTIF(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart)+7, 6, 1, _val) +#define GET_EXT_CAPABILITY_ELE_OP_MODE_NOTIF(_pEleStart) LE_BITS_TO_1BYTE((_pEleStart)+7, 6, 1) + +#define VHT_MAX_MPDU_LEN_MAX 3 +extern const u16 _vht_max_mpdu_len[]; +#define vht_max_mpdu_len(val) (((val) >= VHT_MAX_MPDU_LEN_MAX) ? _vht_max_mpdu_len[VHT_MAX_MPDU_LEN_MAX] : _vht_max_mpdu_len[(val)]) + +#define VHT_SUP_CH_WIDTH_SET_MAX 3 +extern const u8 _vht_sup_ch_width_set_to_bw_cap[]; +#define vht_sup_ch_width_set_to_bw_cap(set) (((set) >= VHT_SUP_CH_WIDTH_SET_MAX) ? _vht_sup_ch_width_set_to_bw_cap[VHT_SUP_CH_WIDTH_SET_MAX] : _vht_sup_ch_width_set_to_bw_cap[(set)]) +#define VHT_MAX_AMPDU_LEN(f) ((1 << (13 + f)) - 1) + +#ifdef CONFIG_RTW_DEBUG +extern const char *const _vht_sup_ch_width_set_str[]; +#define vht_sup_ch_width_set_str(set) (((set) >= VHT_SUP_CH_WIDTH_SET_MAX) ? _vht_sup_ch_width_set_str[VHT_SUP_CH_WIDTH_SET_MAX] : _vht_sup_ch_width_set_str[(set)]) + +void dump_vht_cap_ie(void *sel, const u8 *ie, u32 ie_len); + +#define VHT_OP_CH_WIDTH_MAX 4 +extern const char *const _vht_op_ch_width_str[]; +#define vht_op_ch_width_str(ch_width) (((ch_width) >= VHT_OP_CH_WIDTH_MAX) ? _vht_op_ch_width_str[VHT_OP_CH_WIDTH_MAX] : _vht_op_ch_width_str[(ch_width)]) + +void dump_vht_op_ie(void *sel, const u8 *ie, u32 ie_len); +#endif + +struct vht_bf_cap { + u8 is_mu_bfer; + u8 su_sound_dim; +}; + +struct vht_priv { + u8 vht_option; + + u8 ldpc_cap; + u8 stbc_cap; + u16 beamform_cap; + struct vht_bf_cap ap_bf_cap; + + u8 sgi_80m;/* short GI */ + u8 ampdu_len; + + u8 vht_highest_rate; + u8 vht_mcs_map[2]; + + u8 op_present:1; /* vht_op is present */ + u8 notify_present:1; /* vht_op_mode_notify is present */ + + u8 vht_cap[32]; + u8 vht_op[VHT_OP_IE_LEN]; + u8 vht_op_mode_notify; +}; + +#ifdef ROKU_PRIVATE +struct vht_priv_infra_ap { + + /* Infra mode, only store for AP's info, not intersection of STA and AP*/ + u8 ldpc_cap_infra_ap; + u8 stbc_cap_infra_ap; + u16 beamform_cap_infra_ap; + u8 vht_mcs_map_infra_ap[2]; + u8 vht_mcs_map_tx_infra_ap[2]; + u8 channel_width_infra_ap; + u8 number_of_streams_infra_ap; +}; +#endif /* ROKU_PRIVATE */ + +u8 rtw_get_vht_highest_rate(u8 *pvht_mcs_map); +u16 rtw_vht_mcs_to_data_rate(u8 bw, u8 short_GI, u8 vht_mcs_rate); +u64 rtw_vht_mcs_map_to_bitmap(u8 *mcs_map, u8 nss); +void rtw_vht_use_default_setting(_adapter *padapter); +u32 rtw_build_vht_operation_ie(_adapter *padapter, u8 *pbuf, u8 channel); +u32 rtw_build_vht_op_mode_notify_ie(_adapter *padapter, u8 *pbuf, u8 bw); +u32 rtw_build_vht_cap_ie(_adapter *padapter, u8 *pbuf); +void update_sta_vht_info_apmode(_adapter *padapter, void *psta); +void update_hw_vht_param(_adapter *padapter); +void VHT_caps_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#ifdef ROKU_PRIVATE +void VHT_caps_handler_infra_ap(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +#endif /* ROKU_PRIVATE */ +void VHT_operation_handler(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); +void rtw_process_vht_op_mode_notify(_adapter *padapter, u8 *pframe, void *sta); +u32 rtw_restructure_vht_ie(_adapter *padapter, u8 *in_ie, u8 *out_ie, uint in_len, uint *pout_len); +void VHTOnAssocRsp(_adapter *padapter); +u8 rtw_vht_mcsmap_to_nss(u8 *pvht_mcs_map); +void rtw_vht_nss_to_mcsmap(u8 nss, u8 *target_mcs_map, u8 *cur_mcs_map); +void rtw_vht_ies_attach(_adapter *padapter, WLAN_BSSID_EX *pcur_network); +void rtw_vht_ies_detach(_adapter *padapter, WLAN_BSSID_EX *pcur_network); +void rtw_check_for_vht20(_adapter *adapter, u8 *ies, int ies_len); +#endif /* _RTW_VHT_H_ */ diff --git a/include/rtw_wapi.h b/include/rtw_wapi.h new file mode 100644 index 0000000..fb109f8 --- /dev/null +++ b/include/rtw_wapi.h @@ -0,0 +1,230 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __INC_WAPI_H +#define __INC_WAPI_H + + +#define CONFIG_WAPI_SW_SMS4 +#define WAPI_DEBUG + +#define SMS4_MIC_LEN 16 +#define WAPI_EXT_LEN 18 +#define MAX_WAPI_IE_LEN 256 +#define sMacHdrLng 24 /* octets in data header, no WEP */ + +#ifdef WAPI_DEBUG + +/* WAPI trace debug */ +extern u32 wapi_debug_component; + +static inline void dump_wapi_buf(u8 *buf, u32 len) +{ + u32 i; + printk("-----------------Len %d----------------\n", len); + for (i = 0; i < len; i++) + printk(KERN_CONT "%2.2x-", *(buf + i)); + printk("\n"); +} + +#define WAPI_TRACE(component, x, args...) \ + do { if (wapi_debug_component & (component)) \ + printk(KERN_DEBUG "WAPI" ":" x "" , \ + ##args);\ + } while (0); + +#define WAPI_DATA(component, x, buf, len) \ + do { if (wapi_debug_component & (component)) { \ + printk("%s:\n", x);\ + dump_wapi_buf((buf), (len)); } \ + } while (0); + +#define RT_WAPI_ASSERT_RET(_Exp) \ + if (!(_Exp)) { \ + printk("RTWLAN: "); \ + printk("Assertion failed! %s,%s, line=%d\n", \ + #_Exp, __FUNCTION__, __LINE__); \ + return; \ + } +#define RT_WAPI_ASSERT_RET_VALUE(_Exp, Ret) \ + if (!(_Exp)) { \ + printk("RTWLAN: "); \ + printk("Assertion failed! %s,%s, line=%d\n", \ + #_Exp, __FUNCTION__, __LINE__); \ + return Ret; \ + } + +#else +#define RT_WAPI_ASSERT_RET(_Exp) do {} while (0) +#define RT_WAPI_ASSERT_RET_VALUE(_Exp, Ret) do {} while (0) +#define WAPI_TRACE(component, x, args...) do {} while (0) +#define WAPI_DATA(component, x, buf, len) do {} while (0) +#endif + + +enum WAPI_DEBUG { + WAPI_INIT = 1, + WAPI_API = 1 << 1, + WAPI_TX = 1 << 2, + WAPI_RX = 1 << 3, + WAPI_MLME = 1 << 4, + WAPI_IOCTL = 1 << 5, + WAPI_ERR = 1 << 31 +}; + +#define WAPI_MAX_BKID_NUM 4 +#define WAPI_MAX_STAINFO_NUM 4 +#define WAPI_CAM_ENTRY_NUM 14 /* 28/2 = 14 */ + +typedef struct _RT_WAPI_BKID { + struct list_head list; + u8 bkid[16]; +} RT_WAPI_BKID, *PRT_WAPI_BKID; + +typedef struct _RT_WAPI_KEY { + u8 dataKey[16]; + u8 micKey[16]; + u8 keyId; + bool bSet; + bool bTxEnable; +} RT_WAPI_KEY, *PRT_WAPI_KEY; + +typedef enum _RT_WAPI_PACKET_TYPE { + WAPI_NONE = 0, + WAPI_PREAUTHENTICATE = 1, + WAPI_STAKEY_REQUEST = 2, + WAPI_AUTHENTICATE_ACTIVE = 3, + WAPI_ACCESS_AUTHENTICATE_REQUEST = 4, + WAPI_ACCESS_AUTHENTICATE_RESPONSE = 5, + WAPI_CERTIFICATE_AUTHENTICATE_REQUEST = 6, + WAPI_CERTIFICATE_AUTHENTICATE_RESPONSE = 7, + WAPI_USK_REQUEST = 8, + WAPI_USK_RESPONSE = 9, + WAPI_USK_CONFIRM = 10, + WAPI_MSK_NOTIFICATION = 11, + WAPI_MSK_RESPONSE = 12 +} RT_WAPI_PACKET_TYPE; + +typedef struct _RT_WAPI_STA_INFO { + struct list_head list; + u8 PeerMacAddr[6]; + RT_WAPI_KEY wapiUsk; + RT_WAPI_KEY wapiUskUpdate; + RT_WAPI_KEY wapiMsk; + RT_WAPI_KEY wapiMskUpdate; + u8 lastRxUnicastPN[16]; + u8 lastTxUnicastPN[16]; + u8 lastRxMulticastPN[16]; + u8 lastRxUnicastPNBEQueue[16]; + u8 lastRxUnicastPNBKQueue[16]; + u8 lastRxUnicastPNVIQueue[16]; + u8 lastRxUnicastPNVOQueue[16]; + bool bSetkeyOk; + bool bAuthenticateInProgress; + bool bAuthenticatorInUpdata; +} RT_WAPI_STA_INFO, *PRT_WAPI_STA_INFO; + +/* Added for HW wapi en/decryption */ +typedef struct _RT_WAPI_CAM_ENTRY { + /* RT_LIST_ENTRY list; */ + u8 IsUsed; + u8 entry_idx;/* for cam entry */ + u8 keyidx; /* 0 or 1,new or old key */ + u8 PeerMacAddr[6]; + u8 type; /* should be 110,wapi */ +} RT_WAPI_CAM_ENTRY, *PRT_WAPI_CAM_ENTRY; + +typedef struct _RT_WAPI_T { + /* BKID */ + RT_WAPI_BKID wapiBKID[WAPI_MAX_BKID_NUM]; + struct list_head wapiBKIDIdleList; + struct list_head wapiBKIDStoreList; + /* Key for Tx Multicast/Broadcast */ + RT_WAPI_KEY wapiTxMsk; + + /* sec related */ + u8 lastTxMulticastPN[16]; + /* STA list */ + RT_WAPI_STA_INFO wapiSta[WAPI_MAX_STAINFO_NUM]; + struct list_head wapiSTAIdleList; + struct list_head wapiSTAUsedList; + /* */ + bool bWapiEnable; + + /* store WAPI IE */ + u8 wapiIE[256]; + u8 wapiIELength; + bool bWapiPSK; + /* last sequece number for wai packet */ + u16 wapiSeqnumAndFragNum; + int extra_prefix_len; + int extra_postfix_len; + + RT_WAPI_CAM_ENTRY wapiCamEntry[WAPI_CAM_ENTRY_NUM]; +} RT_WAPI_T, *PRT_WAPI_T; + +typedef struct _WLAN_HEADER_WAPI_EXTENSION { + u8 KeyIdx; + u8 Reserved; + u8 PN[16]; +} WLAN_HEADER_WAPI_EXTENSION, *PWLAN_HEADER_WAPI_EXTENSION; + +u32 WapiComparePN(u8 *PN1, u8 *PN2); + + +void rtw_wapi_init(_adapter *padapter); + +void rtw_wapi_free(_adapter *padapter); + +void rtw_wapi_disable_tx(_adapter *padapter); + +u8 rtw_wapi_is_wai_packet(_adapter *padapter, u8 *pkt_data); + +void rtw_wapi_update_info(_adapter *padapter, union recv_frame *precv_frame); + +u8 rtw_wapi_check_for_drop(_adapter *padapter, union recv_frame *precv_frame, u8 *ehdr_ops); + +void rtw_build_probe_resp_wapi_ie(_adapter *padapter, unsigned char *pframe, struct pkt_attrib *pattrib); + +void rtw_build_beacon_wapi_ie(_adapter *padapter, unsigned char *pframe, struct pkt_attrib *pattrib); + +void rtw_build_assoc_req_wapi_ie(_adapter *padapter, unsigned char *pframe, struct pkt_attrib *pattrib); + +void rtw_wapi_on_assoc_ok(_adapter *padapter, PNDIS_802_11_VARIABLE_IEs pIE); + +void rtw_wapi_return_one_sta_info(_adapter *padapter, u8 *MacAddr); + +void rtw_wapi_return_all_sta_info(_adapter *padapter); + +void rtw_wapi_clear_cam_entry(_adapter *padapter, u8 *pMacAddr); + +void rtw_wapi_clear_all_cam_entry(_adapter *padapter); + +void rtw_wapi_set_key(_adapter *padapter, RT_WAPI_KEY *pWapiKey, RT_WAPI_STA_INFO *pWapiSta, u8 bGroupKey, u8 bUseDefaultKey); + +int rtw_wapi_create_event_send(_adapter *padapter, u8 EventId, u8 *MacAddr, u8 *Buff, u16 BufLen); + +u32 rtw_sms4_encrypt(_adapter *padapter, u8 *pxmitframe); + +u32 rtw_sms4_decrypt(_adapter *padapter, u8 *precvframe); + +void rtw_wapi_get_iv(_adapter *padapter, u8 *pRA, u8 *IV); + +u8 WapiIncreasePN(u8 *PN, u8 AddCount); + +bool rtw_wapi_drop_for_key_absent(_adapter *padapter, u8 *pRA); + +void rtw_wapi_set_set_encryption(_adapter *padapter, struct ieee_param *param); + +#endif diff --git a/include/rtw_wnm.h b/include/rtw_wnm.h new file mode 100755 index 0000000..8d6bcb5 --- /dev/null +++ b/include/rtw_wnm.h @@ -0,0 +1,209 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __RTW_WNM_H_ +#define __RTW_WNM_H_ + +#define RTW_RRM_NB_RPT_EN BIT(1) +#define RTW_MAX_NB_RPT_NUM 8 + +#define RTW_WNM_FEATURE_BTM_REQ_EN BIT(0) + +#define rtw_roam_busy_scan(a, nb) \ + (((a)->mlmepriv.LinkDetectInfo.bBusyTraffic == _TRUE) && \ + (((a)->mlmepriv.ch_cnt) < ((nb)->nb_rpt_ch_list_num))) + +#define rtw_wnm_btm_preference_cap(a) \ + ((a)->mlmepriv.nb_info.preference_en == _TRUE) + +#define rtw_wnm_btm_roam_triggered(a) \ + (((a)->mlmepriv.nb_info.preference_en == _TRUE) \ + && (rtw_ft_chk_flags((a), RTW_FT_BTM_ROAM)) \ + ) + +#define rtw_wnm_btm_diff_bss(a) \ + ((rtw_wnm_btm_preference_cap(a)) && \ + (is_zero_mac_addr((a)->mlmepriv.nb_info.roam_target_addr) == _FALSE) && \ + (_rtw_memcmp((a)->mlmepriv.nb_info.roam_target_addr,\ + (a)->mlmepriv.cur_network.network.MacAddress, ETH_ALEN) == _FALSE)) + +#define rtw_wnm_btm_roam_candidate(a, c) \ + ((rtw_wnm_btm_preference_cap(a)) && \ + (is_zero_mac_addr((a)->mlmepriv.nb_info.roam_target_addr) == _FALSE) && \ + (_rtw_memcmp((a)->mlmepriv.nb_info.roam_target_addr,\ + (c)->network.MacAddress, ETH_ALEN))) + +#define rtw_wnm_set_ext_cap_btm(_pEleStart, _val) \ + SET_BITS_TO_LE_1BYTE(((u8 *)(_pEleStart))+2, 3, 1, _val) + +#define wnm_btm_bss_term_inc(p) (*((u8 *)((p)+3)) & BSS_TERMINATION_INCLUDED) + +#define wnm_btm_ess_disassoc_im(p) (*((u8 *)((p)+3)) & ESS_DISASSOC_IMMINENT) + +#define wnm_btm_dialog_token(p) (*((u8 *)((p)+2))) + +#define wnm_btm_req_mode(p) (*((u8 *)((p)+3))) + +#define wnm_btm_disassoc_timer(p) (*((u16 *)((p)+4))) + +#define wnm_btm_valid_interval(p) (*((u8 *)((p)+6))) + +#define wnm_btm_term_duration_offset(p) ((p)+7) + +#define wnm_btm_rsp_status(p) (*((u8 *)((p)+3))) + +#define wnm_btm_rsp_term_delay(p) (*((u8 *)((p)+4))) + +#define RTW_WLAN_ACTION_WNM_NB_RPT_ELEM 0x34 + +enum rtw_ieee80211_wnm_actioncode { + RTW_WLAN_ACTION_WNM_BTM_QUERY = 6, + RTW_WLAN_ACTION_WNM_BTM_REQ = 7, + RTW_WLAN_ACTION_WNM_BTM_RSP = 8, + RTW_WLAN_ACTION_WNM_NOTIF_REQ = 26, + RTW_WLAN_ACTION_WNM_NOTIF_RSP = 27, +}; + +/*IEEE Std 80211k Figure 7-95b Neighbor Report element format*/ +struct nb_rpt_hdr { + u8 id; /*0x34: Neighbor Report Element ID*/ + u8 len; + u8 bssid[ETH_ALEN]; + u32 bss_info; + u8 reg_class; + u8 ch_num; + u8 phy_type; +}; + +/*IEEE Std 80211v, Figure 7-9 BSS Termination Duration subelement field format */ +struct btm_term_duration { + u8 id; + u8 len; + u64 tsf; /* value of the TSF counter when BSS termination will occur in the future */ + u16 duration; /* number of minutes for which the BSS is not present*/ +}; + +/*IEEE Std 80211v, Figure 7-10 BSS Transition Management Request frame body format */ +struct btm_req_hdr { + u8 dialog_token; + u8 req_mode; + /* number of TBTTs until the AP sends a Disassociation frame to this STA */ + u16 disassoc_timer; + /* number of TBTTs until the BSS transition candidate list is no longer valid */ + u8 validity_interval; + struct btm_term_duration term_duration; +}; + +struct btm_rsp_hdr { + u8 dialog_token; + u8 status; + /* the number of minutes that + the responding STA requests the BSS to delay termination */ + u8 termination_delay; + u8 bssid[ETH_ALEN]; + u8 *pcandidates; + u32 candidates_num; +}; + +struct btm_rpt_cache { + u8 dialog_token; + u8 req_mode; + u16 disassoc_timer; + u8 validity_interval; + struct btm_term_duration term_duration; + + /* from BTM req */ + u32 validity_time; + u32 disassoc_time; + + systime req_stime; +}; + +/*IEEE Std 80211v, Table 7-43b Optional Subelement IDs for Neighbor Report*/ +/* BSS Transition Candidate Preference */ +#define WNM_BTM_CAND_PREF_SUBEID 0x03 + +/* BSS Termination Duration */ +#define WNM_BTM_TERM_DUR_SUBEID 0x04 + +struct wnm_btm_cant { + struct nb_rpt_hdr nb_rpt; + u8 preference; /* BSS Transition Candidate Preference */ +}; + +enum rtw_btm_req_mod { + PREFERRED_CANDIDATE_LIST_INCLUDED = BIT0, + ABRIDGED = BIT1, + DISASSOC_IMMINENT = BIT2, + BSS_TERMINATION_INCLUDED = BIT3, + ESS_DISASSOC_IMMINENT = BIT4, +}; + +struct roam_nb_info { + struct nb_rpt_hdr nb_rpt[RTW_MAX_NB_RPT_NUM]; + struct rtw_ieee80211_channel nb_rpt_ch_list[RTW_MAX_NB_RPT_NUM]; + struct btm_rpt_cache btm_cache; + bool nb_rpt_valid; + u8 nb_rpt_ch_list_num; + u8 preference_en; + u8 roam_target_addr[ETH_ALEN]; + u32 last_nb_rpt_entries; + u8 nb_rpt_is_same; + s8 disassoc_waiting; + _timer roam_scan_timer; + _timer disassoc_chk_timer; + + u32 features; +}; + +u8 rtw_wnm_btm_reassoc_req(_adapter *padapter); + +void rtw_wnm_roam_scan_hdl(void *ctx); + +void rtw_wnm_disassoc_chk_hdl(void *ctx); + +u8 rtw_wnm_try_btm_roam_imnt(_adapter *padapter); + +void rtw_wnm_process_btm_req(_adapter *padapter, u8* pframe, u32 frame_len); + +void rtw_wnm_reset_btm_candidate(struct roam_nb_info *pnb); + +void rtw_wnm_reset_btm_state(_adapter *padapter); + +u32 rtw_wnm_btm_rsp_candidates_sz_get( + _adapter *padapter, u8* pframe, u32 frame_len); + +void rtw_wnm_process_btm_rsp(_adapter *padapter, + u8* pframe, u32 frame_len, struct btm_rsp_hdr *prsp); + +void rtw_wnm_issue_btm_req(_adapter *padapter, + u8 *pmac, struct btm_req_hdr *phdr, u8 *purl, u32 url_len, + u8 *pcandidates, u8 candidate_cnt); + +void rtw_wnm_reset_btm_cache(_adapter *padapter); + +void rtw_wnm_issue_action(_adapter *padapter, u8 action, u8 reason, u8 dialog); + +void rtw_wnm_update_reassoc_req_ie(_adapter *padapter); + +void rtw_roam_nb_info_init(_adapter *padapter); + +u8 rtw_roam_nb_scan_list_set(_adapter *padapter, + struct sitesurvey_parm *pparm); + +u32 rtw_wnm_btm_candidates_survey(_adapter *padapter, + u8* pframe, u32 elem_len, u8 is_preference); +#endif /* __RTW_WNM_H_ */ + diff --git a/include/rtw_xmit.h b/include/rtw_xmit.h new file mode 100644 index 0000000..b8b0243 --- /dev/null +++ b/include/rtw_xmit.h @@ -0,0 +1,1071 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _RTW_XMIT_H_ +#define _RTW_XMIT_H_ + + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + #ifdef CONFIG_TX_AGGREGATION + #ifdef CONFIG_RTL8822C + #ifdef CONFIG_SDIO_TX_FORMAT_DUMMY_AUTO + #define MAX_XMITBUF_SZ (51200) + #else + #define MAX_XMITBUF_SZ (32764) + #endif + #else + #define MAX_XMITBUF_SZ (20480) /* 20k */ + #endif + /* #define SDIO_TX_AGG_MAX 5 */ + #else + #define MAX_XMITBUF_SZ (1664) + #define SDIO_TX_AGG_MAX 1 + #endif + + #if defined CONFIG_SDIO_HCI + #define NR_XMITBUFF (16) + #define SDIO_TX_DIV_NUM (2) + #endif + #if defined(CONFIG_GSPI_HCI) + #define NR_XMITBUFF (128) + #endif + +#elif defined (CONFIG_USB_HCI) + + #ifdef CONFIG_USB_TX_AGGREGATION + #if defined(CONFIG_PLATFORM_ARM_SUNxI) || defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) || defined(CONFIG_PLATFORM_ARM_SUN8I) || defined(CONFIG_PLATFORM_ARM_SUN50IW1P1) + #define MAX_XMITBUF_SZ (12288) /* 12k 1536*8 */ + #elif defined (CONFIG_PLATFORM_MSTAR) + #define MAX_XMITBUF_SZ 7680 /* 7.5k */ + #else + #define MAX_XMITBUF_SZ (20480) /* 20k */ + #endif + #else + #define MAX_XMITBUF_SZ (2048) + #endif + + #ifdef CONFIG_SINGLE_XMIT_BUF + #define NR_XMITBUFF (1) + #else + #define NR_XMITBUFF (4) + #endif /* CONFIG_SINGLE_XMIT_BUF */ +#elif defined (CONFIG_PCI_HCI) +#ifdef CONFIG_TX_AMSDU + #define MAX_XMITBUF_SZ (3500) +#else + #define MAX_XMITBUF_SZ (1664) +#endif +#ifdef CONFIG_PCI_TX_POLLING + #define NR_XMITBUFF (256) +#else + #define NR_XMITBUFF (128) +#endif +#endif + + +#ifdef CONFIG_PCI_HCI + #define XMITBUF_ALIGN_SZ 4 +#else + #ifdef USB_XMITBUF_ALIGN_SZ + #define XMITBUF_ALIGN_SZ (USB_XMITBUF_ALIGN_SZ) + #else + #define XMITBUF_ALIGN_SZ 512 + #endif +#endif + + +/* xmit extension buff defination */ +#define MAX_XMIT_EXTBUF_SZ (1536) + +#ifdef CONFIG_SINGLE_XMIT_BUF + #define NR_XMIT_EXTBUFF (1) +#else + #define NR_XMIT_EXTBUFF (32) +#endif + +#ifdef CONFIG_RTL8812A + #define MAX_CMDBUF_SZ (512 * 18) +#elif defined(CONFIG_RTL8723D) && defined(CONFIG_LPS_POFF) + #define MAX_CMDBUF_SZ (128*70) /*(8960)*/ +#elif defined(CONFIG_RTL8822C) && defined(CONFIG_WAR_OFFLOAD) + #define MAX_CMDBUF_SZ (128*128) /*(16k) */ +#else + #define MAX_CMDBUF_SZ (5120) /* (4096) */ +#endif + +#define MAX_BEACON_LEN 512 + +#define MAX_NUMBLKS (1) + +#define XMIT_VO_QUEUE (0) +#define XMIT_VI_QUEUE (1) +#define XMIT_BE_QUEUE (2) +#define XMIT_BK_QUEUE (3) + +#define VO_QUEUE_INX 0 +#define VI_QUEUE_INX 1 +#define BE_QUEUE_INX 2 +#define BK_QUEUE_INX 3 +#define BCN_QUEUE_INX 4 +#define MGT_QUEUE_INX 5 +#define TXCMD_QUEUE_INX 6 +#define HIGH_QUEUE_INX 7 +/* keep high queue to be the last one, so we can extend HIQ to port 1, 2, ... */ + +#ifndef CONFIG_PORT_BASED_HIQ +#define HW_QUEUE_ENTRY 8 +#else +#define HI_QUEUE_INX(n) (HIGH_QUEUE_INX + (n)) +#define HW_QUEUE_ENTRY (8 + CONFIG_IFACE_NUMBER - 1) +#endif + +#ifdef CONFIG_PCI_HCI + #ifdef CONFIG_TRX_BD_ARCH + #define TX_BD_NUM (128+1) /* +1 result from ring buffer */ + #else + #define TXDESC_NUM 128 + #endif +#endif + +#define WEP_IV(pattrib_iv, dot11txpn, keyidx)\ + do {\ + dot11txpn.val = (dot11txpn.val == 0xffffff) ? 0 : (dot11txpn.val + 1);\ + pattrib_iv[0] = dot11txpn._byte_.TSC0;\ + pattrib_iv[1] = dot11txpn._byte_.TSC1;\ + pattrib_iv[2] = dot11txpn._byte_.TSC2;\ + pattrib_iv[3] = ((keyidx & 0x3)<<6);\ + } while (0) + + +#define TKIP_IV(pattrib_iv, dot11txpn, keyidx)\ + do {\ + dot11txpn.val = dot11txpn.val == 0xffffffffffffULL ? 0 : (dot11txpn.val + 1);\ + pattrib_iv[0] = dot11txpn._byte_.TSC1;\ + pattrib_iv[1] = (dot11txpn._byte_.TSC1 | 0x20) & 0x7f;\ + pattrib_iv[2] = dot11txpn._byte_.TSC0;\ + pattrib_iv[3] = BIT(5) | ((keyidx & 0x3)<<6);\ + pattrib_iv[4] = dot11txpn._byte_.TSC2;\ + pattrib_iv[5] = dot11txpn._byte_.TSC3;\ + pattrib_iv[6] = dot11txpn._byte_.TSC4;\ + pattrib_iv[7] = dot11txpn._byte_.TSC5;\ + } while (0) + +#define AES_IV(pattrib_iv, dot11txpn, keyidx)\ + do {\ + dot11txpn.val = dot11txpn.val == 0xffffffffffffULL ? 0 : (dot11txpn.val + 1);\ + pattrib_iv[0] = dot11txpn._byte_.TSC0;\ + pattrib_iv[1] = dot11txpn._byte_.TSC1;\ + pattrib_iv[2] = 0;\ + pattrib_iv[3] = BIT(5) | ((keyidx & 0x3)<<6);\ + pattrib_iv[4] = dot11txpn._byte_.TSC2;\ + pattrib_iv[5] = dot11txpn._byte_.TSC3;\ + pattrib_iv[6] = dot11txpn._byte_.TSC4;\ + pattrib_iv[7] = dot11txpn._byte_.TSC5;\ + } while (0) + +#define GCMP_IV(a, b, c) AES_IV(a, b, c) + +/* Check if AMPDU Tx is supported or not. If it is supported, +* it need to check "amsdu in ampdu" is supported or not. +* (ampdu_en, amsdu_ampdu_en) = +* (0, x) : AMPDU is not enable, but AMSDU is valid to send. +* (1, 0) : AMPDU is enable, AMSDU in AMPDU is not enable. So, AMSDU is not valid to send. +* (1, 1) : AMPDU and AMSDU in AMPDU are enable. So, AMSDU is valid to send. +*/ +#define IS_AMSDU_AMPDU_NOT_VALID(pattrib)\ + ((pattrib->ampdu_en == _TRUE) && (pattrib->amsdu_ampdu_en == _FALSE)) + +#define IS_AMSDU_AMPDU_VALID(pattrib)\ + !((pattrib->ampdu_en == _TRUE) && (pattrib->amsdu_ampdu_en == _FALSE)) + +#ifdef CONFIG_RTW_MGMT_QUEUE +#define HWXMIT_ENTRY 5 +#else +#define HWXMIT_ENTRY 4 +#endif + +/* For Buffer Descriptor ring architecture */ +#if defined(BUF_DESC_ARCH) || defined(CONFIG_TRX_BD_ARCH) + #if defined(CONFIG_RTL8192E) + #define TX_BUFFER_SEG_NUM 1 /* 0:2 seg, 1: 4 seg, 2: 8 seg. */ + #elif defined(CONFIG_RTL8814A) + #define TX_BUFFER_SEG_NUM 1 /* 0:2 seg, 1: 4 seg, 2: 8 seg. */ + #else + #define TX_BUFFER_SEG_NUM 1 /* 0:2 seg, 1: 4 seg, 2: 8 seg. */ + #endif +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) ||\ + defined(CONFIG_RTL8723B) || defined(CONFIG_RTL8192E) ||\ + defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8703B) ||\ + defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) || defined(CONFIG_RTL8723D) ||\ + defined(CONFIG_RTL8710B) || defined(CONFIG_RTL8192F) ||\ + defined(CONFIG_RTL8723F) + #define TXDESC_SIZE 40 +#elif defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8822C) + #define TXDESC_SIZE 48 /* HALMAC_TX_DESC_SIZE_8822B */ +#elif defined(CONFIG_RTL8821C) + #define TXDESC_SIZE 48 /* HALMAC_TX_DESC_SIZE_8821C */ +#elif defined(CONFIG_RTL8814B) + #define TXDESC_SIZE (16 + 32) +#else + #define TXDESC_SIZE 32 /* old IC (ex: 8188E) */ +#endif + +#ifdef CONFIG_TX_EARLY_MODE + #define EARLY_MODE_INFO_SIZE 8 +#endif + + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + #define TXDESC_OFFSET TXDESC_SIZE +#endif + +#ifdef CONFIG_USB_HCI + #ifdef USB_PACKET_OFFSET_SZ + #define PACKET_OFFSET_SZ (USB_PACKET_OFFSET_SZ) + #else + #define PACKET_OFFSET_SZ (8) + #endif + #define TXDESC_OFFSET (TXDESC_SIZE + PACKET_OFFSET_SZ) +#endif + +#ifdef CONFIG_PCI_HCI + #if defined(CONFIG_RTL8192E) || defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || defined(CONFIG_TRX_BD_ARCH) + /* this section is defined for buffer descriptor ring architecture */ + #define TX_WIFI_INFO_SIZE (TXDESC_SIZE) /* it may add 802.11 hdr or others... */ + /* tx desc and payload are in the same buf */ + #define TXDESC_OFFSET (TX_WIFI_INFO_SIZE) + #else + /* tx desc and payload are NOT in the same buf */ + #define TXDESC_OFFSET (0) + /* 8188ee/8723be/8812ae/8821ae has extra PCI DMA info in tx desc */ + #define TX_DESC_NEXT_DESC_OFFSET (TXDESC_SIZE + 8) + #endif +#endif /* CONFIG_PCI_HCI */ + +enum TXDESC_SC { + SC_DONT_CARE = 0x00, + SC_UPPER = 0x01, + SC_LOWER = 0x02, + SC_DUPLICATE = 0x03 +}; + +#ifdef CONFIG_PCI_HCI + #ifndef CONFIG_TRX_BD_ARCH /* CONFIG_TRX_BD_ARCH doesn't need this */ + #define TXDESC_64_BYTES + #endif +#elif defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8723B) \ + || defined(CONFIG_RTL8188F) || defined(CONFIG_RTL8188GTV) || defined(CONFIG_RTL8723D) \ + || defined(CONFIG_RTL8192F) || defined(CONFIG_RTL8723F) + #define TXDESC_40_BYTES +#endif + +#ifdef CONFIG_TRX_BD_ARCH +struct tx_buf_desc { +#ifdef CONFIG_64BIT_DMA +#define TX_BUFFER_SEG_SIZE 4 /* in unit of DWORD */ +#else +#define TX_BUFFER_SEG_SIZE 2 /* in unit of DWORD */ +#endif + unsigned int dword[TX_BUFFER_SEG_SIZE * (2 << TX_BUFFER_SEG_NUM)]; +} __packed; +#elif (defined(CONFIG_RTL8192E) || defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8822C)) && defined(CONFIG_PCI_HCI) /* 8192ee or 8814ae */ +/* 8192EE_TODO */ +struct tx_desc { + unsigned int txdw0; + unsigned int txdw1; + unsigned int txdw2; + unsigned int txdw3; + unsigned int txdw4; + unsigned int txdw5; + unsigned int txdw6; + unsigned int txdw7; +}; +#else +struct tx_desc { + unsigned int txdw0; + unsigned int txdw1; + unsigned int txdw2; + unsigned int txdw3; + unsigned int txdw4; + unsigned int txdw5; + unsigned int txdw6; + unsigned int txdw7; + +#if defined(TXDESC_40_BYTES) || defined(TXDESC_64_BYTES) + unsigned int txdw8; + unsigned int txdw9; +#endif /* TXDESC_40_BYTES */ + +#ifdef TXDESC_64_BYTES + unsigned int txdw10; + unsigned int txdw11; + + /* 2008/05/15 MH Because PCIE HW memory R/W 4K limit. And now, our descriptor */ + /* size is 40 bytes. If you use more than 102 descriptor( 103*40>4096), HW will execute */ + /* memoryR/W CRC error. And then all DMA fetch will fail. We must decrease descriptor */ + /* number or enlarge descriptor size as 64 bytes. */ + unsigned int txdw12; + unsigned int txdw13; + unsigned int txdw14; + unsigned int txdw15; +#endif +}; +#endif + +#ifndef CONFIG_TRX_BD_ARCH +union txdesc { + struct tx_desc txdesc; + unsigned int value[TXDESC_SIZE >> 2]; +}; +#endif + +#ifdef CONFIG_PCI_HCI +#define PCI_MAX_TX_QUEUE_COUNT HW_QUEUE_ENTRY + +struct rtw_tx_ring { + unsigned char qid; +#ifdef CONFIG_TRX_BD_ARCH + struct tx_buf_desc *buf_desc; +#else + struct tx_desc *desc; +#endif + dma_addr_t dma; + unsigned int idx; + unsigned int entries; + _queue queue; + u32 qlen; +#ifdef CONFIG_TRX_BD_ARCH + u16 hw_rp_cache; +#endif +}; + +#ifdef DBG_TXBD_DESC_DUMP + +#define TX_BAK_FRMAE_CNT 10 +#define TX_BAK_DESC_LEN 48 /* byte */ +#define TX_BAK_DATA_LEN 30 /* byte */ + +struct rtw_tx_desc_backup { + int tx_bak_rp; + int tx_bak_wp; + u8 tx_bak_desc[TX_BAK_DESC_LEN]; + u8 tx_bak_data_hdr[TX_BAK_DATA_LEN]; + u8 tx_desc_size; +}; +#endif +#endif + +struct hw_xmit { + /* _lock xmit_lock; */ + /* _list pending; */ + _queue *sta_queue; + /* struct hw_txqueue *phwtxqueue; */ + /* sint txcmdcnt; */ + int accnt; +}; + +struct pkt_attrib { + u8 type; + u8 subtype; + u8 bswenc; + u8 dhcp_pkt; + u16 ether_type; + u16 seqnum; + u8 hw_ssn_sel; /* for HW_SEQ0,1,2,3 */ + u16 pkt_hdrlen; /* the original 802.3 pkt header len */ + u16 hdrlen; /* the WLAN Header Len */ + u32 pktlen; /* the original 802.3 pkt raw_data len (not include ether_hdr data) */ + u32 last_txcmdsz; + u8 nr_frags; + u8 encrypt; /* when 0 indicate no encrypt. when non-zero, indicate the encrypt algorith */ + u8 bmc_camid; + u8 iv_len; + u8 icv_len; + u8 iv[18]; + u8 icv[16]; + u8 priority; + u8 ack_policy; + u8 mac_id; + u8 vcs_mode; /* virtual carrier sense method */ + u8 dst[ETH_ALEN]; + u8 src[ETH_ALEN]; + u8 ta[ETH_ALEN]; + u8 ra[ETH_ALEN]; +#ifdef CONFIG_RTW_WDS + u8 wds; +#endif +#ifdef CONFIG_RTW_MESH + u8 mda[ETH_ALEN]; /* mesh da */ + u8 msa[ETH_ALEN]; /* mesh sa */ + u8 meshctrl_len; /* Length of Mesh Control field */ + u8 mesh_frame_mode; + #if CONFIG_RTW_MESH_DATA_BMC_TO_UC + u8 mb2u; + #endif + u8 mfwd_ttl; + u32 mseq; +#endif +#ifdef CONFIG_TCP_CSUM_OFFLOAD_TX + u8 hw_csum; +#endif + u8 key_idx; + u8 qos_en; + u8 ht_en; + u8 raid;/* rate adpative id */ + u8 bwmode; + u8 ch_offset;/* PRIME_CHNL_OFFSET */ + u8 sgi;/* short GI */ + u8 ampdu_en;/* tx ampdu enable */ + u8 ampdu_spacing; /* ampdu_min_spacing for peer sta's rx */ + u8 amsdu; + u8 amsdu_ampdu_en;/* tx amsdu in ampdu enable */ + u8 mdata;/* more data bit */ + u8 pctrl;/* per packet txdesc control enable */ + u8 triggered;/* for ap mode handling Power Saving sta */ + u8 qsel; + u8 order;/* order bit */ + u8 eosp; + u8 rate; + u8 intel_proxim; + u8 retry_ctrl; + u8 mbssid; + u8 ldpc; + u8 stbc; +#ifdef CONFIG_WMMPS_STA + u8 trigger_frame; +#endif /* CONFIG_WMMPS_STA */ + + struct sta_info *psta; + + u8 rtsen; + u8 cts2self; + union Keytype dot11tkiptxmickey; + /* union Keytype dot11tkiprxmickey; */ + union Keytype dot118021x_UncstKey; + +#ifdef CONFIG_TDLS + u8 direct_link; + struct sta_info *ptdls_sta; +#endif /* CONFIG_TDLS */ + u8 key_type; + + u8 icmp_pkt; + u8 hipriority_pkt; /* high priority packet */ + +#ifdef CONFIG_BEAMFORMING + u16 txbf_p_aid;/*beamforming Partial_AID*/ + u16 txbf_g_id;/*beamforming Group ID*/ + + /* + * 2'b00: Unicast NDPA + * 2'b01: Broadcast NDPA + * 2'b10: Beamforming Report Poll + * 2'b11: Final Beamforming Report Poll + */ + u8 bf_pkt_type; +#endif + +#ifdef CONFIG_RTW_MGMT_QUEUE + u8 ps_dontq; /* 1: this frame can't be queued at PS state */ +#endif +}; + +#ifdef CONFIG_RTW_WDS +#define XATTRIB_GET_WDS(xattrib) ((xattrib)->wds) +#else +#define XATTRIB_GET_WDS(xattrib) 0 +#endif + +#ifdef CONFIG_RTW_MESH +#define XATTRIB_GET_MCTRL_LEN(xattrib) ((xattrib)->meshctrl_len) +#else +#define XATTRIB_GET_MCTRL_LEN(xattrib) 0 +#endif + +#ifdef CONFIG_TX_AMSDU +enum { + RTW_AMSDU_TIMER_UNSET = 0, + RTW_AMSDU_TIMER_SETTING, + RTW_AMSDU_TIMER_TIMEOUT, +}; +#endif + +#define WLANHDR_OFFSET 64 + +#define NULL_FRAMETAG (0x0) +#define DATA_FRAMETAG 0x01 +#define L2_FRAMETAG 0x02 +#define MGNT_FRAMETAG 0x03 +#define AMSDU_FRAMETAG 0x04 + +#define EII_FRAMETAG 0x05 +#define IEEE8023_FRAMETAG 0x06 + +#define MP_FRAMETAG 0x07 + +#define TXAGG_FRAMETAG 0x08 + +enum { + XMITBUF_DATA = 0, + XMITBUF_MGNT = 1, + XMITBUF_CMD = 2, +}; + +bool rtw_xmit_ac_blocked(_adapter *adapter); + +struct submit_ctx { + systime submit_time; /* */ + u32 timeout_ms; /* <0: not synchronous, 0: wait forever, >0: up to ms waiting */ + int status; /* status for operation */ +#ifdef PLATFORM_LINUX + struct completion done; +#endif +}; + +enum { + RTW_SCTX_SUBMITTED = -1, + RTW_SCTX_DONE_SUCCESS = 0, + RTW_SCTX_DONE_UNKNOWN, + RTW_SCTX_DONE_TIMEOUT, + RTW_SCTX_DONE_BUF_ALLOC, + RTW_SCTX_DONE_BUF_FREE, + RTW_SCTX_DONE_WRITE_PORT_ERR, + RTW_SCTX_DONE_TX_DESC_NA, + RTW_SCTX_DONE_TX_DENY, + RTW_SCTX_DONE_CCX_PKT_FAIL, + RTW_SCTX_DONE_DRV_STOP, + RTW_SCTX_DONE_DEV_REMOVE, + RTW_SCTX_DONE_CMD_ERROR, + RTW_SCTX_DONE_CMD_DROP, + RTX_SCTX_CSTR_WAIT_RPT2, +}; + + +void rtw_sctx_init(struct submit_ctx *sctx, int timeout_ms); +int rtw_sctx_wait(struct submit_ctx *sctx, const char *msg); +void rtw_sctx_done_err(struct submit_ctx **sctx, int status); +void rtw_sctx_done(struct submit_ctx **sctx); + +struct xmit_buf { + _list list; + + _adapter *padapter; + + u8 *pallocated_buf; + + u8 *pbuf; + + void *priv_data; + + u16 buf_tag; /* 0: Normal xmitbuf, 1: extension xmitbuf, 2:cmd xmitbuf */ + u16 flags; + u32 alloc_sz; + + u32 len; + + struct submit_ctx *sctx; + +#ifdef CONFIG_USB_HCI + + /* u32 sz[8]; */ + u32 ff_hwaddr; +#ifdef RTW_HALMAC + u8 bulkout_id; /* for halmac */ +#endif /* RTW_HALMAC */ + + PURB pxmit_urb[8]; + dma_addr_t dma_transfer_addr; /* (in) dma addr for transfer_buffer */ + + u8 bpending[8]; + + sint last[8]; + +#endif + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + u8 *phead; + u8 *pdata; + u8 *ptail; + u8 *pend; + u32 ff_hwaddr; + u8 pg_num; + u8 agg_num; +#endif + +#ifdef CONFIG_PCI_HCI +#ifdef CONFIG_TRX_BD_ARCH + /*struct tx_buf_desc *buf_desc;*/ +#else + struct tx_desc *desc; +#endif +#endif + +#if defined(DBG_XMIT_BUF) || defined(DBG_XMIT_BUF_EXT) + u8 no; +#endif + +}; + + +struct xmit_frame { + _list list; + + struct pkt_attrib attrib; + + u16 os_qid; + _pkt *pkt; + + int frame_tag; + + _adapter *padapter; + + u8 *buf_addr; + + struct xmit_buf *pxmitbuf; + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + u8 pg_num; + u8 agg_num; +#endif + +#ifdef CONFIG_USB_HCI +#ifdef CONFIG_USB_TX_AGGREGATION + u8 agg_num; +#endif + s8 pkt_offset; +#endif + +#ifdef CONFIG_XMIT_ACK + u8 ack_report; +#endif + + u8 *alloc_addr; /* the actual address this xmitframe allocated */ + u8 ext_tag; /* 0:data, 1:mgmt */ + +}; + +struct tx_servq { + _list tx_pending; + _queue sta_pending; + int qcnt; +}; + + +struct sta_xmit_priv { + _lock lock; + sint option; + sint apsd_setting; /* When bit mask is on, the associated edca queue supports APSD. */ + + + /* struct tx_servq blk_q[MAX_NUMBLKS]; */ + struct tx_servq be_q; /* priority == 0,3 */ + struct tx_servq bk_q; /* priority == 1,2 */ + struct tx_servq vi_q; /* priority == 4,5 */ + struct tx_servq vo_q; /* priority == 6,7 */ +#ifdef CONFIG_RTW_MGMT_QUEUE + struct tx_servq mgmt_q; +#endif + + _list legacy_dz; + _list apsd; + + u16 txseq_tid[16]; + + /* uint sta_tx_bytes; */ + /* u64 sta_tx_pkts; */ + /* uint sta_tx_fail; */ + + +}; + + +struct hw_txqueue { + volatile sint head; + volatile sint tail; + volatile sint free_sz; /* in units of 64 bytes */ + volatile sint free_cmdsz; + volatile sint txsz[8]; + uint ff_hwaddr; + uint cmd_hwaddr; + sint ac_tag; +}; + +struct agg_pkt_info { + u16 offset; + u16 pkt_len; +}; + +enum cmdbuf_type { + CMDBUF_BEACON = 0x00, + CMDBUF_RSVD, + CMDBUF_MAX +}; + +u8 rtw_get_hwseq_no(_adapter *padapter); + +struct xmit_priv { + + _lock lock; + + _sema xmit_sema; + + /* _queue blk_strms[MAX_NUMBLKS]; */ + _queue be_pending; + _queue bk_pending; + _queue vi_pending; + _queue vo_pending; + _queue mgmt_pending; + + /* _queue legacy_dz_queue; */ + /* _queue apsd_queue; */ + + u8 *pallocated_frame_buf; + u8 *pxmit_frame_buf; + uint free_xmitframe_cnt; + _queue free_xmit_queue; + + /* uint mapping_addr; */ + /* uint pkt_sz; */ + + u8 *xframe_ext_alloc_addr; + u8 *xframe_ext; + uint free_xframe_ext_cnt; + _queue free_xframe_ext_queue; + + /* struct hw_txqueue be_txqueue; */ + /* struct hw_txqueue bk_txqueue; */ + /* struct hw_txqueue vi_txqueue; */ + /* struct hw_txqueue vo_txqueue; */ + /* struct hw_txqueue bmc_txqueue; */ + + uint frag_len; + + _adapter *adapter; + + u8 vcs_setting; + u8 vcs; + u8 vcs_type; + /* u16 rts_thresh; */ + + u64 tx_bytes; + u64 tx_pkts; + u64 tx_drop; + u64 last_tx_pkts; + + struct hw_xmit *hwxmits; + u8 hwxmit_entry; + + u8 wmm_para_seq[4];/* sequence for wmm ac parameter strength from large to small. it's value is 0->vo, 1->vi, 2->be, 3->bk. */ + +#ifdef CONFIG_USB_HCI + _sema tx_retevt;/* all tx return event; */ + u8 txirp_cnt; + + _tasklet xmit_tasklet; + + /* per AC pending irp */ + int beq_cnt; + int bkq_cnt; + int viq_cnt; + int voq_cnt; + +#endif + +#ifdef CONFIG_PCI_HCI + /* Tx */ + struct rtw_tx_ring tx_ring[PCI_MAX_TX_QUEUE_COUNT]; + int txringcount[PCI_MAX_TX_QUEUE_COUNT]; + u8 beaconDMAing; /* flag of indicating beacon is transmiting to HW by DMA */ + _tasklet xmit_tasklet; +#endif + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#ifdef CONFIG_SDIO_TX_TASKLET + _tasklet xmit_tasklet; +#else + _thread_hdl_ SdioXmitThread; + _sema SdioXmitSema; + #ifdef SDIO_FREE_XMIT_BUF_SEMA + _sema sdio_free_xmitbuf_sema; + #endif +#endif /* CONFIG_SDIO_TX_TASKLET */ +#endif /* CONFIG_SDIO_HCI */ + + _queue free_xmitbuf_queue; + _queue pending_xmitbuf_queue; + u8 *pallocated_xmitbuf; + u8 *pxmitbuf; + uint free_xmitbuf_cnt; + + _queue free_xmit_extbuf_queue; + u8 *pallocated_xmit_extbuf; + u8 *pxmit_extbuf; + uint free_xmit_extbuf_cnt; + + struct xmit_buf pcmd_xmitbuf[CMDBUF_MAX]; + u8 hw_ssn_seq_no;/* mapping to REG_HW_SEQ 0,1,2,3 */ + u16 nqos_ssn; +#ifdef CONFIG_TX_EARLY_MODE + +#ifdef CONFIG_SDIO_HCI +#define MAX_AGG_PKT_NUM 20 +#else +#define MAX_AGG_PKT_NUM 256 /* Max tx ampdu coounts */ +#endif + + struct agg_pkt_info agg_pkt[MAX_AGG_PKT_NUM]; +#endif + +#ifdef CONFIG_XMIT_ACK + int ack_tx; + _mutex ack_tx_mutex; + struct submit_ctx ack_tx_ops; + u8 seq_no; +#ifdef CONFIG_REMOVE_DUP_TX_STATE + u8 retry_count; +#endif +#endif + +#ifdef CONFIG_TX_AMSDU + _timer amsdu_vo_timer; + u8 amsdu_vo_timeout; + + _timer amsdu_vi_timer; + u8 amsdu_vi_timeout; + + _timer amsdu_be_timer; + u8 amsdu_be_timeout; + + _timer amsdu_bk_timer; + u8 amsdu_bk_timeout; + + u32 amsdu_debug_set_timer; + u32 amsdu_debug_timeout; + u32 amsdu_debug_coalesce_one; + u32 amsdu_debug_coalesce_two; + +#endif +#ifdef DBG_TXBD_DESC_DUMP + BOOLEAN dump_txbd_desc; +#endif +#ifdef CONFIG_PCI_TX_POLLING + _timer tx_poll_timer; +#endif + _lock lock_sctx; + +}; + +extern struct xmit_frame *__rtw_alloc_cmdxmitframe(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_cmdxmitframe(p) __rtw_alloc_cmdxmitframe(p, CMDBUF_RSVD) +#if defined(CONFIG_RTL8192E) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8192ee(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8192ee(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8822B) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8822be(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8822be(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8822C) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8822ce(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8822ce(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8821C) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8821ce(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8821ce(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8192F) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8192fe(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8192fe(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8812A) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8812ae(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8812ae(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8723D) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8723de(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8723de(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8723B) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8723be(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8723be(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8814A) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8814ae(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8814ae(p, CMDBUF_BEACON) +#elif defined(CONFIG_RTL8814B) && defined(CONFIG_PCI_HCI) +extern struct xmit_frame *__rtw_alloc_cmdxmitframe_8814be(struct xmit_priv *pxmitpriv, + enum cmdbuf_type buf_type); +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe_8814be(p, CMDBUF_BEACON) +#else +#define rtw_alloc_bcnxmitframe(p) __rtw_alloc_cmdxmitframe(p, CMDBUF_BEACON) +#endif + +extern struct xmit_buf *rtw_alloc_xmitbuf_ext(struct xmit_priv *pxmitpriv); +extern s32 rtw_free_xmitbuf_ext(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); + +extern struct xmit_buf *rtw_alloc_xmitbuf(struct xmit_priv *pxmitpriv); +extern s32 rtw_free_xmitbuf(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); + +void rtw_count_tx_stats(_adapter *padapter, struct xmit_frame *pxmitframe, int sz); +extern void rtw_update_protection(_adapter *padapter, u8 *ie, uint ie_len); + +extern s32 rtw_make_wlanhdr(_adapter *padapter, u8 *hdr, struct pkt_attrib *pattrib); +extern s32 rtw_put_snap(u8 *data, u16 h_proto); + +extern struct xmit_frame *rtw_alloc_xmitframe(struct xmit_priv *pxmitpriv, u16 os_qid); +struct xmit_frame *rtw_alloc_xmitframe_ext(struct xmit_priv *pxmitpriv); +struct xmit_frame *rtw_alloc_xmitframe_once(struct xmit_priv *pxmitpriv); +extern s32 rtw_free_xmitframe(struct xmit_priv *pxmitpriv, struct xmit_frame *pxmitframe); +extern void rtw_free_xmitframe_queue(struct xmit_priv *pxmitpriv, _queue *pframequeue); +struct tx_servq *rtw_get_sta_pending(_adapter *padapter, struct sta_info *psta, sint up, u8 *ac); +extern s32 rtw_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); + +#ifdef CONFIG_RTW_MGMT_QUEUE +void rtw_free_mgmt_xmitframe_queue(struct xmit_priv *pxmitpriv, _queue *mgmt_queue); +u8 rtw_mgmt_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe); +struct xmit_frame *rtw_dequeue_mgmt_xframe(struct xmit_priv *pxmitpriv); +#endif /* CONFIG_RTW_MGMT_QUEUE */ + +extern struct xmit_frame *rtw_dequeue_xframe(struct xmit_priv *pxmitpriv, struct hw_xmit *phwxmit_i, sint entry); + +extern s32 rtw_xmit_classifier(_adapter *padapter, struct xmit_frame *pxmitframe); +extern u32 rtw_calculate_wlan_pkt_size_by_attribue(struct pkt_attrib *pattrib); +#define rtw_wlan_pkt_size(f) rtw_calculate_wlan_pkt_size_by_attribue(&f->attrib) +extern s32 rtw_xmitframe_coalesce(_adapter *padapter, _pkt *pkt, struct xmit_frame *pxmitframe); +#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH) +extern s32 rtw_mgmt_xmitframe_coalesce(_adapter *padapter, _pkt *pkt, struct xmit_frame *pxmitframe); +#endif +#ifdef CONFIG_TDLS +extern struct tdls_txmgmt *ptxmgmt; +s32 rtw_xmit_tdls_coalesce(_adapter *padapter, struct xmit_frame *pxmitframe, struct tdls_txmgmt *ptxmgmt); +s32 update_tdls_attrib(_adapter *padapter, struct pkt_attrib *pattrib); +#endif +s32 _rtw_init_hw_txqueue(struct hw_txqueue *phw_txqueue, u8 ac_tag); +void _rtw_init_sta_xmit_priv(struct sta_xmit_priv *psta_xmitpriv); + + +s32 rtw_txframes_pending(_adapter *padapter); +s32 rtw_txframes_sta_ac_pending(_adapter *padapter, struct pkt_attrib *pattrib); +void rtw_init_hwxmits(struct hw_xmit *phwxmit, sint entry); + + +s32 _rtw_init_xmit_priv(struct xmit_priv *pxmitpriv, _adapter *padapter); +void _rtw_free_xmit_priv(struct xmit_priv *pxmitpriv); + + +void rtw_alloc_hwxmits(_adapter *padapter); +void rtw_free_hwxmits(_adapter *padapter); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) +s32 rtw_monitor_xmit_entry(struct sk_buff *skb, struct net_device *ndev); +#endif +void rtw_xmit_dequeue_callback(_workitem *work); +void rtw_xmit_queue_set(struct sta_info *sta); +void rtw_xmit_queue_clear(struct sta_info *sta); +s32 rtw_xmit_posthandle(_adapter *padapter, struct xmit_frame *pxmitframe, _pkt *pkt); +s32 rtw_xmit(_adapter *padapter, _pkt **pkt, u16 os_qid); +bool xmitframe_hiq_filter(struct xmit_frame *xmitframe); +#if defined(CONFIG_AP_MODE) || defined(CONFIG_TDLS) +#ifdef CONFIG_RTW_MGMT_QUEUE +u8 mgmt_xmitframe_enqueue_for_sleeping_sta(_adapter *padapter, struct xmit_frame *pxmitframe); +#endif +sint xmitframe_enqueue_for_sleeping_sta(_adapter *padapter, struct xmit_frame *pxmitframe); +void stop_sta_xmit(_adapter *padapter, struct sta_info *psta); +void wakeup_sta_to_xmit(_adapter *padapter, struct sta_info *psta); +void xmit_delivery_enabled_frames(_adapter *padapter, struct sta_info *psta); +#endif + +u8 rtw_get_tx_bw_mode(_adapter *adapter, struct sta_info *sta); + +void rtw_update_tx_rate_bmp(struct dvobj_priv *dvobj); +u8 rtw_get_tx_bw_bmp_of_ht_rate(struct dvobj_priv *dvobj, u8 rate, u8 max_bw); +u8 rtw_get_tx_bw_bmp_of_vht_rate(struct dvobj_priv *dvobj, u8 rate, u8 max_bw); +s16 rtw_adapter_get_oper_txpwr_max_mbm(_adapter *adapter, bool eirp); +s16 rtw_rfctl_get_oper_txpwr_max_mbm(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, u8 ifbmp_mod, u8 if_op, bool eirp); +s16 rtw_get_oper_txpwr_max_mbm(struct dvobj_priv *dvobj, bool erip); +s16 rtw_rfctl_get_reg_max_txpwr_mbm(struct rf_ctl_t *rfctl, u8 ch, u8 bw, u8 offset, bool eirp); + +u8 query_ra_short_GI(struct sta_info *psta, u8 bw); + +u8 qos_acm(u8 acm_mask, u8 priority); + +#ifdef CONFIG_XMIT_THREAD_MODE +void enqueue_pending_xmitbuf(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +void enqueue_pending_xmitbuf_to_head(struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf); +struct xmit_buf *dequeue_pending_xmitbuf(struct xmit_priv *pxmitpriv); +struct xmit_buf *select_and_dequeue_pending_xmitbuf(_adapter *padapter); +sint check_pending_xmitbuf(struct xmit_priv *pxmitpriv); +thread_return rtw_xmit_thread(thread_context context); +#endif + +#ifdef CONFIG_TX_AMSDU +extern void rtw_amsdu_vo_timeout_handler(void *FunctionContext); +extern void rtw_amsdu_vi_timeout_handler(void *FunctionContext); +extern void rtw_amsdu_be_timeout_handler(void *FunctionContext); +extern void rtw_amsdu_bk_timeout_handler(void *FunctionContext); + +extern u8 rtw_amsdu_get_timer_status(_adapter *padapter, u8 priority); +extern void rtw_amsdu_set_timer_status(_adapter *padapter, u8 priority, u8 status); +extern void rtw_amsdu_set_timer(_adapter *padapter, u8 priority); +extern void rtw_amsdu_cancel_timer(_adapter *padapter, u8 priority); + +extern s32 rtw_xmitframe_coalesce_amsdu(_adapter *padapter, struct xmit_frame *pxmitframe, struct xmit_frame *pxmitframe_queue); +extern s32 check_amsdu(struct xmit_frame *pxmitframe); +extern s32 check_amsdu_tx_support(_adapter *padapter); +extern struct xmit_frame *rtw_get_xframe(struct xmit_priv *pxmitpriv, int *num_frame); +#endif + +#ifdef DBG_TXBD_DESC_DUMP +void rtw_tx_desc_backup(_adapter *padapter, struct xmit_frame *pxmitframe, u8 desc_size, u8 hwq); +void rtw_tx_desc_backup_reset(void); +u8 rtw_get_tx_desc_backup(_adapter *padapter, u8 hwq, struct rtw_tx_desc_backup **pbak); +#endif + +#ifdef CONFIG_PCI_TX_POLLING +void rtw_tx_poll_init(_adapter *padapter); +void rtw_tx_poll_timeout_handler(void *FunctionContext); +void rtw_tx_poll_timer_set(_adapter *padapter, u32 delay); +void rtw_tx_poll_timer_cancel(_adapter *padapter); +#endif + +u32 rtw_get_ff_hwaddr(struct xmit_frame *pxmitframe); + +#ifdef CONFIG_XMIT_ACK +int rtw_ack_tx_wait(struct xmit_priv *pxmitpriv, u32 timeout_ms); +void rtw_ack_tx_done(struct xmit_priv *pxmitpriv, int status); +#endif /* CONFIG_XMIT_ACK */ + +enum XMIT_BLOCK_REASON { + XMIT_BLOCK_NONE = 0, + XMIT_BLOCK_REDLMEM = BIT0, /*LPS-PG*/ + XMIT_BLOCK_SUSPEND = BIT1, /*WOW*/ + XMIT_BLOCK_MAX = 0xFF, +}; +void rtw_init_xmit_block(_adapter *padapter); +void rtw_deinit_xmit_block(_adapter *padapter); + +#ifdef DBG_XMIT_BLOCK +void dump_xmit_block(void *sel, _adapter *padapter); +#endif +void rtw_set_xmit_block(_adapter *padapter, enum XMIT_BLOCK_REASON reason); +void rtw_clr_xmit_block(_adapter *padapter, enum XMIT_BLOCK_REASON reason); +bool rtw_is_xmit_blocked(_adapter *padapter); + +/* include after declaring struct xmit_buf, in order to avoid warning */ +#include + +#endif /* _RTL871X_XMIT_H_ */ diff --git a/include/sdio_hal.h b/include/sdio_hal.h new file mode 100644 index 0000000..6e49835 --- /dev/null +++ b/include/sdio_hal.h @@ -0,0 +1,57 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __SDIO_HAL_H__ +#define __SDIO_HAL_H__ + +void sd_int_dpc(PADAPTER padapter); +u8 rtw_set_hal_ops(_adapter *padapter); + +#ifdef CONFIG_RTL8188E +void rtl8188es_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8723B +void rtl8723bs_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8821A +void rtl8821as_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8192E +void rtl8192es_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8703B +void rtl8703bs_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8723D +void rtl8723ds_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8188F +void rtl8188fs_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8188GTV +void rtl8188gtvs_set_hal_ops(PADAPTER padapter); +#endif + +#ifdef CONFIG_RTL8192F +void rtl8192fs_set_hal_ops(PADAPTER padapter); +#endif + +#endif /* __SDIO_HAL_H__ */ diff --git a/include/sdio_ops.h b/include/sdio_ops.h new file mode 100644 index 0000000..74ddeca --- /dev/null +++ b/include/sdio_ops.h @@ -0,0 +1,207 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __SDIO_OPS_H__ +#define __SDIO_OPS_H__ + + +/* Follow mac team suggestion, default I/O fail return value is 0xFF */ +#define SDIO_ERR_VAL8 0xFF +#define SDIO_ERR_VAL16 0xFFFF +#define SDIO_ERR_VAL32 0xFFFFFFFF + +#ifdef PLATFORM_LINUX +#include +#endif + +extern void sdio_set_intf_ops(_adapter *padapter, struct _io_ops *pops); +void dump_sdio_card_info(void *sel, struct dvobj_priv *dvobj); + +u32 sdio_init(struct dvobj_priv *dvobj); +void sdio_deinit(struct dvobj_priv *dvobj); +int sdio_alloc_irq(struct dvobj_priv *dvobj); +void sdio_free_irq(struct dvobj_priv *dvobj); +u8 sdio_get_num_of_func(struct dvobj_priv *dvobj); + +#if 0 +extern void sdio_func1cmd52_read(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *rmem); +extern void sdio_func1cmd52_write(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *wmem); +#endif +extern u8 SdioLocalCmd52Read1Byte(PADAPTER padapter, u32 addr); +extern void SdioLocalCmd52Write1Byte(PADAPTER padapter, u32 addr, u8 v); +extern s32 _sdio_local_read(PADAPTER padapter, u32 addr, u32 cnt, u8 *pbuf); +extern s32 sdio_local_read(PADAPTER padapter, u32 addr, u32 cnt, u8 *pbuf); +extern s32 _sdio_local_write(PADAPTER padapter, u32 addr, u32 cnt, u8 *pbuf); +extern s32 sdio_local_write(PADAPTER padapter, u32 addr, u32 cnt, u8 *pbuf); + +u32 _sdio_read32(PADAPTER padapter, u32 addr); +s32 _sdio_write32(PADAPTER padapter, u32 addr, u32 val); + +extern void sd_int_hdl(PADAPTER padapter); +extern u8 CheckIPSStatus(PADAPTER padapter); + +#ifdef CONFIG_RTL8188E +extern void InitInterrupt8188ESdio(PADAPTER padapter); +extern void EnableInterrupt8188ESdio(PADAPTER padapter); +extern void DisableInterrupt8188ESdio(PADAPTER padapter); +extern void UpdateInterruptMask8188ESdio(PADAPTER padapter, u32 AddMSR, u32 RemoveMSR); +extern u8 HalQueryTxBufferStatus8189ESdio(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8189ESdio(PADAPTER padapter); +extern void ClearInterrupt8188ESdio(PADAPTER padapter); +#endif /* CONFIG_RTL8188E */ + +#ifdef CONFIG_RTL8821A +extern void InitInterrupt8821AS(PADAPTER padapter); +extern void EnableInterrupt8821AS(PADAPTER padapter); +extern void DisableInterrupt8821AS(PADAPTER padapter); +extern u8 HalQueryTxBufferStatus8821AS(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8821ASdio(PADAPTER padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +void ClearInterrupt8821AS(PADAPTER padapter); +#endif /* defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) */ +#endif /* CONFIG_RTL8821A */ + +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +#if defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8822C) \ + || defined(CONFIG_RTL8723F) +u8 rtw_hal_enable_cpwm2(_adapter *adapter); +#endif +extern u8 RecvOnePkt(PADAPTER padapter); +#endif /* CONFIG_WOWLAN */ +#ifdef CONFIG_RTL8723B +extern void InitInterrupt8723BSdio(PADAPTER padapter); +extern void InitSysInterrupt8723BSdio(PADAPTER padapter); +extern void EnableInterrupt8723BSdio(PADAPTER padapter); +extern void DisableInterrupt8723BSdio(PADAPTER padapter); +extern u8 HalQueryTxBufferStatus8723BSdio(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8723BSdio(PADAPTER padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +extern void DisableInterruptButCpwm28723BSdio(PADAPTER padapter); +extern void ClearInterrupt8723BSdio(PADAPTER padapter); +#endif /* CONFIG_WOWLAN */ +#endif + + +#ifdef CONFIG_RTL8192E +extern void InitInterrupt8192ESdio(PADAPTER padapter); +extern void EnableInterrupt8192ESdio(PADAPTER padapter); +extern void DisableInterrupt8192ESdio(PADAPTER padapter); +extern void UpdateInterruptMask8192ESdio(PADAPTER padapter, u32 AddMSR, u32 RemoveMSR); +extern u8 HalQueryTxBufferStatus8192ESdio(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8192ESdio(PADAPTER padapter); +extern void ClearInterrupt8192ESdio(PADAPTER padapter); +#endif /* CONFIG_RTL8192E */ + +#ifdef CONFIG_RTL8703B +extern void InitInterrupt8703BSdio(PADAPTER padapter); +extern void InitSysInterrupt8703BSdio(PADAPTER padapter); +extern void EnableInterrupt8703BSdio(PADAPTER padapter); +extern void DisableInterrupt8703BSdio(PADAPTER padapter); +extern u8 HalQueryTxBufferStatus8703BSdio(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8703BSdio(PADAPTER padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +extern void DisableInterruptButCpwm28703BSdio(PADAPTER padapter); +extern void ClearInterrupt8703BSdio(PADAPTER padapter); +#endif /* CONFIG_WOWLAN */ +#endif + +#ifdef CONFIG_RTL8723D +extern void InitInterrupt8723DSdio(PADAPTER padapter); +extern void InitSysInterrupt8723DSdio(PADAPTER padapter); +extern void EnableInterrupt8723DSdio(PADAPTER padapter); +extern void DisableInterrupt8723DSdio(PADAPTER padapter); +extern u8 HalQueryTxBufferStatus8723DSdio(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8723DSdio(PADAPTER padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +extern void DisableInterruptButCpwm28723dSdio(PADAPTER padapter); +extern void ClearInterrupt8723DSdio(PADAPTER padapter); +#endif /* CONFIG_WOWLAN */ +#endif + +#ifdef CONFIG_RTL8192F +extern void InitInterrupt8192FSdio(PADAPTER padapter); +extern void InitSysInterrupt8192FSdio(PADAPTER padapter); +extern void EnableInterrupt8192FSdio(PADAPTER padapter); +extern void DisableInterrupt8192FSdio(PADAPTER padapter); +extern void UpdateInterruptMask8192FSdio(PADAPTER padapter, u32 AddMSR, u32 RemoveMSR); +extern u8 HalQueryTxBufferStatus8192FSdio(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8192FSdio(PADAPTER padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +extern void DisableInterruptButCpwm2192fSdio(PADAPTER padapter); +extern void ClearInterrupt8192FSdio(PADAPTER padapter); +#endif /* CONFIG_WOWLAN */ +#endif + +#ifdef CONFIG_RTL8188F +extern void InitInterrupt8188FSdio(PADAPTER padapter); +extern void InitSysInterrupt8188FSdio(PADAPTER padapter); +extern void EnableInterrupt8188FSdio(PADAPTER padapter); +extern void DisableInterrupt8188FSdio(PADAPTER padapter); +extern u8 HalQueryTxBufferStatus8188FSdio(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8188FSdio(PADAPTER padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +extern void DisableInterruptButCpwm28188FSdio(PADAPTER padapter); +extern void ClearInterrupt8188FSdio(PADAPTER padapter); +#endif /* defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) */ +#endif + +#ifdef CONFIG_RTL8188GTV +extern void InitInterrupt8188GTVSdio(PADAPTER padapter); +extern void InitSysInterrupt8188GTVSdio(PADAPTER padapter); +extern void EnableInterrupt8188GTVSdio(PADAPTER padapter); +extern void DisableInterrupt8188GTVSdio(PADAPTER padapter); +extern u8 HalQueryTxBufferStatus8188GTVSdio(PADAPTER padapter); +extern u8 HalQueryTxOQTBufferStatus8188GTVSdio(PADAPTER padapter); +#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) +extern void DisableInterruptButCpwm28188GTVSdio(PADAPTER padapter); +extern void ClearInterrupt8188GTVSdio(PADAPTER padapter); +#endif /* defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN) */ +#endif + +/** + * rtw_sdio_get_block_size() - Get block size of SDIO transfer + * @d struct dvobj_priv* + * + * The unit of return value is byte. + */ +static inline u32 rtw_sdio_get_block_size(struct dvobj_priv *d) +{ + return d->intf_data.block_transfer_len; +} + +/** + * rtw_sdio_cmd53_align_size() - Align size to one CMD53 could complete + * @d struct dvobj_priv* + * @len length to align + * + * Adjust len to align block size, and the new size could be transfered by one + * CMD53. + * If len < block size, it would keep original value, otherwise the value + * would be rounded up by block size. + * + * Return adjusted length. + */ +static inline size_t rtw_sdio_cmd53_align_size(struct dvobj_priv *d, size_t len) +{ + u32 blk_sz; + + + blk_sz = rtw_sdio_get_block_size(d); + if (len <= blk_sz) + return len; + + return _RND(len, blk_sz); +} + +#endif /* !__SDIO_OPS_H__ */ diff --git a/include/sdio_ops_ce.h b/include/sdio_ops_ce.h new file mode 100644 index 0000000..d542cb7 --- /dev/null +++ b/include/sdio_ops_ce.h @@ -0,0 +1,49 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _SDIO_OPS_WINCE_H_ +#define _SDIO_OPS_WINCE_H_ + +#include +#include +#include +#include + + +#ifdef PLATFORM_OS_CE + + +extern u8 sdbus_cmd52r_ce(struct intf_priv *pintfpriv, u32 addr); + + +extern void sdbus_cmd52w_ce(struct intf_priv *pintfpriv, u32 addr, u8 val8); + + +uint sdbus_read_blocks_to_membuf_ce(struct intf_priv *pintfpriv, u32 addr, u32 cnt, u8 *pbuf); + +extern uint sdbus_read_bytes_to_membuf_ce(struct intf_priv *pintfpriv, u32 addr, u32 cnt, u8 *pbuf); + + +extern uint sdbus_write_blocks_from_membuf_ce(struct intf_priv *pintfpriv, u32 addr, u32 cnt, u8 *pbuf, u8 async); + +extern uint sdbus_write_bytes_from_membuf_ce(struct intf_priv *pintfpriv, u32 addr, u32 cnt, u8 *pbuf); +extern u8 sdbus_func1cmd52r_ce(struct intf_priv *pintfpriv, u32 addr); +extern void sdbus_func1cmd52w_ce(struct intf_priv *pintfpriv, u32 addr, u8 val8); +extern uint sdbus_read_reg(struct intf_priv *pintfpriv, u32 addr, u32 cnt, void *pdata); +extern uint sdbus_write_reg(struct intf_priv *pintfpriv, u32 addr, u32 cnt, void *pdata); +extern void sdio_read_int(_adapter *padapter, u32 addr, u8 sz, void *pdata); + +#endif + +#endif diff --git a/include/sdio_ops_linux.h b/include/sdio_ops_linux.h new file mode 100644 index 0000000..4bbd8fe --- /dev/null +++ b/include/sdio_ops_linux.h @@ -0,0 +1,58 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __SDIO_OPS_LINUX_H__ +#define __SDIO_OPS_LINUX_H__ + +#ifndef RTW_HALMAC +u8 sd_f0_read8(struct intf_hdl *pintfhdl, u32 addr, s32 *err); +void sd_f0_write8(struct intf_hdl *pintfhdl, u32 addr, u8 v, s32 *err); + +s32 _sd_cmd52_read(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pdata); +s32 _sd_cmd52_write(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pdata); +s32 sd_cmd52_read(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pdata); +s32 sd_cmd52_write(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *pdata); + +u8 _sd_read8(struct intf_hdl *pintfhdl, u32 addr, s32 *err); +u8 sd_read8(struct intf_hdl *pintfhdl, u32 addr, s32 *err); +u16 sd_read16(struct intf_hdl *pintfhdl, u32 addr, s32 *err); +u32 _sd_read32(struct intf_hdl *pintfhdl, u32 addr, s32 *err); +u32 sd_read32(struct intf_hdl *pintfhdl, u32 addr, s32 *err); +void sd_write8(struct intf_hdl *pintfhdl, u32 addr, u8 v, s32 *err); +void sd_write16(struct intf_hdl *pintfhdl, u32 addr, u16 v, s32 *err); +void _sd_write32(struct intf_hdl *pintfhdl, u32 addr, u32 v, s32 *err); +void sd_write32(struct intf_hdl *pintfhdl, u32 addr, u32 v, s32 *err); +#endif /* RTW_HALMAC */ + +bool rtw_is_sdio30(_adapter *adapter); + +/* The unit of return value is Hz */ +static inline u32 rtw_sdio_get_clock(struct dvobj_priv *d) +{ + return d->intf_data.clock; +} + +s32 _sd_read(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, void *pdata); +s32 sd_read(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, void *pdata); +s32 _sd_write(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, void *pdata); +s32 sd_write(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, void *pdata); + +void rtw_sdio_set_irq_thd(struct dvobj_priv *dvobj, _thread_hdl_ thd_hdl); +int __must_check rtw_sdio_raw_read(struct dvobj_priv *d, unsigned int addr, + void *buf, size_t len, bool fixed); +int __must_check rtw_sdio_raw_write(struct dvobj_priv *d, unsigned int addr, + void *buf, size_t len, bool fixed); + +#endif /* __SDIO_OPS_LINUX_H__ */ + diff --git a/include/sdio_ops_xp.h b/include/sdio_ops_xp.h new file mode 100644 index 0000000..d3d8764 --- /dev/null +++ b/include/sdio_ops_xp.h @@ -0,0 +1,49 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _SDIO_OPS_XP_H_ +#define _SDIO_OPS_XP_H_ + +#include +#include +#include +#include + + +#ifdef PLATFORM_OS_XP + + +extern u8 sdbus_cmd52r_xp(struct intf_priv *pintfpriv, u32 addr); + + +extern void sdbus_cmd52w_xp(struct intf_priv *pintfpriv, u32 addr, u8 val8); + + +uint sdbus_read_blocks_to_membuf_xp(struct intf_priv *pintfpriv, u32 addr, u32 cnt, u8 *pbuf); + +extern uint sdbus_read_bytes_to_membuf_xp(struct intf_priv *pintfpriv, u32 addr, u32 cnt, u8 *pbuf); + + +extern uint sdbus_write_blocks_from_membuf_xp(struct intf_priv *pintfpriv, u32 addr, u32 cnt, u8 *pbuf, u8 async); + +extern uint sdbus_write_bytes_from_membuf_xp(struct intf_priv *pintfpriv, u32 addr, u32 cnt, u8 *pbuf); +extern u8 sdbus_func1cmd52r_xp(struct intf_priv *pintfpriv, u32 addr); +extern void sdbus_func1cmd52w_xp(struct intf_priv *pintfpriv, u32 addr, u8 val8); +extern uint sdbus_read_reg(struct intf_priv *pintfpriv, u32 addr, u32 cnt, void *pdata); +extern uint sdbus_write_reg(struct intf_priv *pintfpriv, u32 addr, u32 cnt, void *pdata); +extern void sdio_read_int(_adapter *padapter, u32 addr, u8 sz, void *pdata); + +#endif + +#endif diff --git a/include/sdio_osintf.h b/include/sdio_osintf.h new file mode 100644 index 0000000..a94e656 --- /dev/null +++ b/include/sdio_osintf.h @@ -0,0 +1,19 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __SDIO_OSINTF_H__ +#define __SDIO_OSINTF_H__ + + +#endif diff --git a/include/sta_info.h b/include/sta_info.h new file mode 100755 index 0000000..f3c8f36 --- /dev/null +++ b/include/sta_info.h @@ -0,0 +1,783 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __STA_INFO_H_ +#define __STA_INFO_H_ + +#include + +#define IBSS_START_MAC_ID 2 +#define NUM_STA MACID_NUM_SW_LIMIT + +#ifndef CONFIG_RTW_MACADDR_ACL + #ifdef CONFIG_AP_MODE + #define CONFIG_RTW_MACADDR_ACL 1 + #else + #define CONFIG_RTW_MACADDR_ACL 0 + #endif +#endif + +#ifndef CONFIG_RTW_PRE_LINK_STA + #define CONFIG_RTW_PRE_LINK_STA 0 +#endif + +#define NUM_ACL 16 + +#define RTW_ACL_PERIOD_DEV 0 +#define RTW_ACL_PERIOD_BSS 1 +#define RTW_ACL_PERIOD_NUM 2 + +#define RTW_ACL_MODE_DISABLED 0 +#define RTW_ACL_MODE_ACCEPT_UNLESS_LISTED 1 +#define RTW_ACL_MODE_DENY_UNLESS_LISTED 2 +#define RTW_ACL_MODE_MAX 3 + +#if CONFIG_RTW_MACADDR_ACL +extern const char *const _acl_period_str[RTW_ACL_PERIOD_NUM]; +#define acl_period_str(mode) (((mode) >= RTW_ACL_PERIOD_NUM) ? "INVALID" : _acl_period_str[(mode)]) +extern const char *const _acl_mode_str[RTW_ACL_MODE_MAX]; +#define acl_mode_str(mode) (((mode) >= RTW_ACL_MODE_MAX) ? "INVALID" : _acl_mode_str[(mode)]) +#endif + +#ifndef RTW_PRE_LINK_STA_NUM + #define RTW_PRE_LINK_STA_NUM 8 +#endif + +struct pre_link_sta_node_t { + u8 valid; + u8 addr[ETH_ALEN]; +}; + +struct pre_link_sta_ctl_t { + _lock lock; + u8 num; + struct pre_link_sta_node_t node[RTW_PRE_LINK_STA_NUM]; +}; + +#ifdef CONFIG_TDLS +#define MAX_ALLOWED_TDLS_STA_NUM 4 +#endif + +enum sta_info_update_type { + STA_INFO_UPDATE_NONE = 0, + STA_INFO_UPDATE_BW = BIT(0), + STA_INFO_UPDATE_RATE = BIT(1), + STA_INFO_UPDATE_PROTECTION_MODE = BIT(2), + STA_INFO_UPDATE_CAP = BIT(3), + STA_INFO_UPDATE_HT_CAP = BIT(4), + STA_INFO_UPDATE_VHT_CAP = BIT(5), + STA_INFO_UPDATE_ALL = STA_INFO_UPDATE_BW + | STA_INFO_UPDATE_RATE + | STA_INFO_UPDATE_PROTECTION_MODE + | STA_INFO_UPDATE_CAP + | STA_INFO_UPDATE_HT_CAP + | STA_INFO_UPDATE_VHT_CAP, + STA_INFO_UPDATE_MAX +}; + +struct rtw_wlan_acl_node { + _list list; + u8 addr[ETH_ALEN]; + u8 valid; +}; + +struct wlan_acl_pool { + int mode; + int num; + struct rtw_wlan_acl_node aclnode[NUM_ACL]; + _queue acl_node_q; +}; + +struct stainfo_stats { + systime last_rx_time; + + u64 rx_mgnt_pkts; + u64 rx_beacon_pkts; + u64 rx_probereq_pkts; + u64 rx_probersp_pkts; /* unicast to self */ + u64 rx_probersp_bm_pkts; + u64 rx_probersp_uo_pkts; /* unicast to others */ + u64 rx_ctrl_pkts; + u64 rx_data_pkts; + u64 rx_data_bc_pkts; + u64 rx_data_mc_pkts; + u64 rx_data_qos_pkts[TID_NUM]; /* unicast only */ + + u64 last_rx_mgnt_pkts; + u64 last_rx_beacon_pkts; + u64 last_rx_probereq_pkts; + u64 last_rx_probersp_pkts; /* unicast to self */ + u64 last_rx_probersp_bm_pkts; + u64 last_rx_probersp_uo_pkts; /* unicast to others */ + u64 last_rx_ctrl_pkts; + u64 last_rx_data_pkts; + u64 last_rx_data_bc_pkts; + u64 last_rx_data_mc_pkts; + u64 last_rx_data_qos_pkts[TID_NUM]; /* unicast only */ + +#ifdef CONFIG_TDLS + u64 rx_tdls_disc_rsp_pkts; + u64 last_rx_tdls_disc_rsp_pkts; +#endif + + u64 rx_bytes; + u64 rx_bc_bytes; + u64 rx_mc_bytes; + u64 last_rx_bytes; + u64 last_rx_bc_bytes; + u64 last_rx_mc_bytes; + u64 rx_drops; /* TBD */ + u32 rx_tp_kbits; + u32 smooth_rx_tp_kbits; + + u64 tx_pkts; + u64 last_tx_pkts; + + u64 tx_bytes; + u64 last_tx_bytes; + u64 tx_drops; /* TBD */ + u32 tx_tp_kbits; + u32 smooth_tx_tp_kbits; + +#ifdef CONFIG_LPS_CHK_BY_TP + u64 acc_tx_bytes; + u64 acc_rx_bytes; +#endif + + /* unicast only */ + u64 last_rx_data_uc_pkts; /* For Read & Clear requirement in proc_get_rx_stat() */ + u32 duplicate_cnt; /* Read & Clear, in proc_get_rx_stat() */ + u32 rxratecnt[128]; /* Read & Clear, in proc_get_rx_stat() */ + u32 tx_ok_cnt; /* Read & Clear, in proc_get_tx_stat() */ + u32 tx_fail_cnt; /* Read & Clear, in proc_get_tx_stat() */ + u32 tx_retry_cnt; /* Read & Clear, in proc_get_tx_stat() */ +#ifdef CONFIG_RTW_MESH + u32 rx_hwmp_pkts; + u32 last_rx_hwmp_pkts; +#endif +}; + +#ifndef DBG_SESSION_TRACKER +#define DBG_SESSION_TRACKER 0 +#endif + +/* session tracker status */ +#define ST_STATUS_NONE 0 +#define ST_STATUS_CHECK BIT0 +#define ST_STATUS_ESTABLISH BIT1 +#define ST_STATUS_EXPIRE BIT2 + +#define ST_EXPIRE_MS (10 * 1000) + +struct session_tracker { + _list list; /* session_tracker_queue */ + u32 local_naddr; + u16 local_port; + u32 remote_naddr; + u16 remote_port; + systime set_time; + u8 status; +}; + +/* session tracker cmd */ +#define ST_CMD_ADD 0 +#define ST_CMD_DEL 1 +#define ST_CMD_CHK 2 + +struct st_cmd_parm { + u8 cmd; + struct sta_info *sta; + u32 local_naddr; /* TODO: IPV6 */ + u16 local_port; + u32 remote_naddr; /* TODO: IPV6 */ + u16 remote_port; +}; + +typedef bool (*st_match_rule)(_adapter *adapter, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port); + +struct st_register { + u8 s_proto; + st_match_rule rule; +}; + +#define SESSION_TRACKER_REG_ID_WFD 0 +#define SESSION_TRACKER_REG_ID_NUM 1 + +struct st_ctl_t { + struct st_register reg[SESSION_TRACKER_REG_ID_NUM]; + _queue tracker_q; +}; + +void rtw_st_ctl_init(struct st_ctl_t *st_ctl); +void rtw_st_ctl_deinit(struct st_ctl_t *st_ctl); +void rtw_st_ctl_register(struct st_ctl_t *st_ctl, u8 st_reg_id, struct st_register *reg); +void rtw_st_ctl_unregister(struct st_ctl_t *st_ctl, u8 st_reg_id); +bool rtw_st_ctl_chk_reg_s_proto(struct st_ctl_t *st_ctl, u8 s_proto); +bool rtw_st_ctl_chk_reg_rule(struct st_ctl_t *st_ctl, _adapter *adapter, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port); +void rtw_st_ctl_rx(struct sta_info *sta, u8 *ehdr_pos); +void dump_st_ctl(void *sel, struct st_ctl_t *st_ctl); + +#ifdef CONFIG_TDLS +struct TDLS_PeerKey { + u8 kck[16]; /* TPK-KCK */ + u8 tk[16]; /* TPK-TK; only CCMP will be used */ +} ; +#endif /* CONFIG_TDLS */ + +#ifdef DBG_RX_DFRAME_RAW_DATA +struct sta_recv_dframe_info { + + u8 sta_data_rate; + u8 sta_sgi; + u8 sta_bw_mode; + s8 sta_mimo_signal_strength[4]; + s8 sta_RxPwr[4]; + u8 sta_ofdm_snr[4]; +}; +#endif + +#ifdef CONFIG_RTW_MESH +struct mesh_plink_ent; +struct rtw_ewma_err_rate { + unsigned long internal; +}; + +/* Mesh airtime link metrics parameters */ +struct rtw_atlm_param { + struct rtw_ewma_err_rate err_rate; /* Now is PACKET error rate */ + u16 data_rate; /* The unit is 100Kbps */ + u16 total_pkt; + u16 overhead; /* Channel access overhead */ +}; +#endif + +struct sta_info { + + _lock lock; + _list list; /* free_sta_queue */ + _list hash_list; /* sta_hash */ + /* _list asoc_list; */ /* 20061114 */ + /* _list sleep_list; */ /* sleep_q */ + /* _list wakeup_list; */ /* wakeup_q */ + _adapter *padapter; + struct cmn_sta_info cmn; + + struct sta_xmit_priv sta_xmitpriv; + struct sta_recv_priv sta_recvpriv; + +#ifdef DBG_RX_DFRAME_RAW_DATA + struct sta_recv_dframe_info sta_dframe_info; + struct sta_recv_dframe_info sta_dframe_info_bmc; +#endif + _queue sleep_q; + unsigned int sleepq_len; +#ifdef CONFIG_RTW_MGMT_QUEUE + _queue mgmt_sleep_q; + unsigned int mgmt_sleepq_len; +#endif + + uint state; + uint qos_option; + u16 hwseq; + +#ifdef CONFIG_RTW_80211K + u8 rm_en_cap[5]; + u8 rm_diag_token; +#endif /* CONFIG_RTW_80211K */ + + systime resp_nonenc_eapol_key_starttime; + uint ieee8021x_blocked; /* 0: allowed, 1:blocked */ + uint dot118021XPrivacy; /* aes, tkip... */ + union Keytype dot11tkiptxmickey; + union Keytype dot11tkiprxmickey; + union Keytype dot118021x_UncstKey; + union pn48 dot11txpn; /* PN48 used for Unicast xmit */ + union pn48 dot11rxpn; /* PN48 used for Unicast recv. */ + ATOMIC_T keytrack; +#ifdef CONFIG_RTW_MESH + /* peer's GTK, RX only */ + u8 group_privacy; + u8 gtk_bmp; + union Keytype gtk; + union pn48 gtk_pn; + #ifdef CONFIG_IEEE80211W + /* peer's IGTK, RX only */ + enum security_type dot11wCipher; + u8 igtk_bmp; + u8 igtk_id; + union Keytype igtk; + union pn48 igtk_pn; + #endif /* CONFIG_IEEE80211W */ +#endif /* CONFIG_RTW_MESH */ +#ifdef CONFIG_GTK_OL + u8 kek[RTW_KEK_LEN]; + u8 kck[RTW_KCK_LEN]; + u8 replay_ctr[RTW_REPLAY_CTR_LEN]; +#endif /* CONFIG_GTK_OL */ +#ifdef CONFIG_IEEE80211W + _timer dot11w_expire_timer; +#endif /* CONFIG_IEEE80211W */ + + u8 bssrateset[16]; + u32 bssratelen; + + u8 cts2self; + u8 rtsen; + + u8 init_rate; + u8 wireless_mode; /* NETWORK_TYPE */ + + struct stainfo_stats sta_stats; + +#ifdef CONFIG_TDLS + u32 tdls_sta_state; + u8 SNonce[32]; + u8 ANonce[32]; + u32 TDLS_PeerKey_Lifetime; + u32 TPK_count; + _timer TPK_timer; + struct TDLS_PeerKey tpk; +#ifdef CONFIG_TDLS_CH_SW + u16 ch_switch_time; + u16 ch_switch_timeout; + /* u8 option; */ + _timer ch_sw_timer; + _timer delay_timer; + _timer stay_on_base_chnl_timer; + _timer ch_sw_monitor_timer; +#endif + _timer handshake_timer; + u8 alive_count; + _timer pti_timer; + u8 TDLS_RSNIE[20]; /* Save peer's RSNIE, used for sending TDLS_SETUP_RSP */ +#endif /* CONFIG_TDLS */ + + /* for A-MPDU TX, ADDBA timeout check */ + _timer addba_retry_timer; + + /* for A-MPDU Rx reordering buffer control */ + struct recv_reorder_ctrl recvreorder_ctrl[TID_NUM]; + ATOMIC_T continual_no_rx_packet[TID_NUM]; + /* for A-MPDU Tx */ + /* unsigned char ampdu_txen_bitmap; */ + u16 BA_starting_seqctrl[16]; + + +#ifdef CONFIG_80211N_HT + struct ht_priv htpriv; +#endif + +#ifdef CONFIG_80211AC_VHT + struct vht_priv vhtpriv; +#endif + + /* Notes: */ + /* STA_Mode: */ + /* curr_network(mlme_priv/security_priv/qos/ht) + sta_info: (STA & AP) CAP/INFO */ + /* scan_q: AP CAP/INFO */ + + /* AP_Mode: */ + /* curr_network(mlme_priv/security_priv/qos/ht) : AP CAP/INFO */ + /* sta_info: (AP & STA) CAP/INFO */ + + unsigned int expire_to; + + int flags; + + u8 bpairwise_key_installed; + +#ifdef CONFIG_AP_MODE + + _list asoc_list; + _list auth_list; + + unsigned int auth_seq; + unsigned int authalg; + unsigned char chg_txt[128]; + + u16 capability; + + int dot8021xalg;/* 0:disable, 1:psk, 2:802.1x */ + int wpa_psk;/* 0:disable, bit(0): WPA, bit(1):WPA2 */ + int wpa_group_cipher; + int wpa2_group_cipher; + int wpa_pairwise_cipher; + int wpa2_pairwise_cipher; + + u32 akm_suite_type; + +#ifdef CONFIG_RTW_80211R + u8 ft_pairwise_key_installed; +#endif + +#ifdef CONFIG_NATIVEAP_MLME + u8 wpa_ie[32]; + + u8 nonerp_set; + u8 no_short_slot_time_set; + u8 no_short_preamble_set; + u8 no_ht_gf_set; + u8 no_ht_set; + u8 ht_20mhz_set; + u8 ht_40mhz_intolerant; +#endif /* CONFIG_NATIVEAP_MLME */ + +#ifdef CONFIG_ATMEL_RC_PATCH + u8 flag_atmel_rc; +#endif + + u8 qos_info; + + u8 max_sp_len; + u8 uapsd_bk;/* BIT(0): Delivery enabled, BIT(1): Trigger enabled */ + u8 uapsd_be; + u8 uapsd_vi; + u8 uapsd_vo; + + u8 has_legacy_ac; + unsigned int sleepq_ac_len; + +#ifdef CONFIG_P2P + /* p2p priv data */ + u8 is_p2p_device; + u8 p2p_status_code; + + /* p2p client info */ + u8 dev_addr[ETH_ALEN]; + /* u8 iface_addr[ETH_ALEN]; */ /* = hwaddr[ETH_ALEN] */ + u8 dev_cap; + u16 config_methods; + u8 primary_dev_type[8]; + u8 num_of_secdev_type; + u8 secdev_types_list[32];/* 32/8 == 4; */ + u16 dev_name_len; + u8 dev_name[32]; +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_WFD + u8 op_wfd_mode; +#endif + +#if !defined(CONFIG_ACTIVE_KEEP_ALIVE_CHECK) && defined(CONFIG_80211N_HT) + u8 under_exist_checking; +#endif + + u8 keep_alive_trycnt; + +#ifdef CONFIG_AUTO_AP_MODE + u8 isrc; /* this device is rc */ + u16 pid; /* pairing id */ +#endif + +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_RTW_MESH + struct mesh_plink_ent *plink; + + u8 local_mps; + u8 peer_mps; + u8 nonpeer_mps; + + struct rtw_atlm_param metrics; + /* The reference for nexthop_lookup */ + BOOLEAN alive; +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + u8 *pauth_frame; + u32 auth_len; + u8 *passoc_req; + u32 assoc_req_len; +#endif + + u8 IOTPeer; /* Enum value. HT_IOT_PEER_E */ +#ifdef CONFIG_LPS_PG + u8 lps_pg_rssi_lv; +#endif + + /* To store the sequence number of received management frame */ + u16 RxMgmtFrameSeqNum; + + struct st_ctl_t st_ctl; + u8 max_agg_num_minimal_record; /*keep minimal tx desc max_agg_num setting*/ + u8 curr_rx_rate; + u8 curr_rx_rate_bmc; +#ifdef CONFIG_RTS_FULL_BW + bool vendor_8812; +#endif + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + u8 tbtx_enable; /* Does this sta_info support & enable TBTX function? */ +// u8 tbtx_timeslot; /* This sta_info belong to which time slot. */ +#endif + + /* + * Vaiables for queuing TX pkt a short period of time + * to wait something ready. + */ + u8 tx_q_enable; + struct __queue tx_queue; + _workitem tx_q_work; +}; + +#ifdef CONFIG_RTW_MESH +#define STA_SET_MESH_PLINK(sta, link) (sta)->plink = link +#else +#define STA_SET_MESH_PLINK(sta, link) do {} while (0) +#endif + +#define sta_tx_pkts(sta) \ + (sta->sta_stats.tx_pkts) + +#define sta_last_tx_pkts(sta) \ + (sta->sta_stats.last_tx_pkts) + +#define sta_rx_pkts(sta) \ + (sta->sta_stats.rx_mgnt_pkts \ + + sta->sta_stats.rx_ctrl_pkts \ + + sta->sta_stats.rx_data_pkts) + +#define sta_last_rx_pkts(sta) \ + (sta->sta_stats.last_rx_mgnt_pkts \ + + sta->sta_stats.last_rx_ctrl_pkts \ + + sta->sta_stats.last_rx_data_pkts) + +#define sta_rx_data_pkts(sta) (sta->sta_stats.rx_data_pkts) +#define sta_last_rx_data_pkts(sta) (sta->sta_stats.last_rx_data_pkts) + +#define sta_rx_data_uc_pkts(sta) (sta->sta_stats.rx_data_pkts - sta->sta_stats.rx_data_bc_pkts - sta->sta_stats.rx_data_mc_pkts) +#define sta_last_rx_data_uc_pkts(sta) (sta->sta_stats.last_rx_data_pkts - sta->sta_stats.last_rx_data_bc_pkts - sta->sta_stats.last_rx_data_mc_pkts) + +#define sta_rx_data_qos_pkts(sta, i) \ + (sta->sta_stats.rx_data_qos_pkts[i]) + +#define sta_last_rx_data_qos_pkts(sta, i) \ + (sta->sta_stats.last_rx_data_qos_pkts[i]) + +#define sta_rx_mgnt_pkts(sta) \ + (sta->sta_stats.rx_mgnt_pkts) + +#define sta_last_rx_mgnt_pkts(sta) \ + (sta->sta_stats.last_rx_mgnt_pkts) + +#define sta_rx_beacon_pkts(sta) \ + (sta->sta_stats.rx_beacon_pkts) + +#define sta_last_rx_beacon_pkts(sta) \ + (sta->sta_stats.last_rx_beacon_pkts) + +#define sta_rx_probereq_pkts(sta) \ + (sta->sta_stats.rx_probereq_pkts) + +#define sta_last_rx_probereq_pkts(sta) \ + (sta->sta_stats.last_rx_probereq_pkts) + +#define sta_rx_probersp_pkts(sta) \ + (sta->sta_stats.rx_probersp_pkts) + +#define sta_last_rx_probersp_pkts(sta) \ + (sta->sta_stats.last_rx_probersp_pkts) + +#define sta_rx_probersp_bm_pkts(sta) \ + (sta->sta_stats.rx_probersp_bm_pkts) + +#define sta_last_rx_probersp_bm_pkts(sta) \ + (sta->sta_stats.last_rx_probersp_bm_pkts) + +#define sta_rx_probersp_uo_pkts(sta) \ + (sta->sta_stats.rx_probersp_uo_pkts) + +#define sta_last_rx_probersp_uo_pkts(sta) \ + (sta->sta_stats.last_rx_probersp_uo_pkts) + +#ifdef CONFIG_RTW_MESH +#define update_last_rx_hwmp_pkts(sta) \ + do { \ + sta->sta_stats.last_rx_hwmp_pkts = sta->sta_stats.rx_hwmp_pkts; \ + } while(0) +#else +#define update_last_rx_hwmp_pkts(sta) do {} while(0) +#endif + +#define sta_update_last_rx_pkts(sta) \ + do { \ + int __i; \ + \ + sta->sta_stats.last_rx_mgnt_pkts = sta->sta_stats.rx_mgnt_pkts; \ + sta->sta_stats.last_rx_beacon_pkts = sta->sta_stats.rx_beacon_pkts; \ + sta->sta_stats.last_rx_probereq_pkts = sta->sta_stats.rx_probereq_pkts; \ + sta->sta_stats.last_rx_probersp_pkts = sta->sta_stats.rx_probersp_pkts; \ + sta->sta_stats.last_rx_probersp_bm_pkts = sta->sta_stats.rx_probersp_bm_pkts; \ + sta->sta_stats.last_rx_probersp_uo_pkts = sta->sta_stats.rx_probersp_uo_pkts; \ + sta->sta_stats.last_rx_ctrl_pkts = sta->sta_stats.rx_ctrl_pkts; \ + update_last_rx_hwmp_pkts(sta); \ + \ + sta->sta_stats.last_rx_data_pkts = sta->sta_stats.rx_data_pkts; \ + sta->sta_stats.last_rx_data_bc_pkts = sta->sta_stats.rx_data_bc_pkts; \ + sta->sta_stats.last_rx_data_mc_pkts = sta->sta_stats.rx_data_mc_pkts; \ + for (__i = 0; __i < TID_NUM; __i++) \ + sta->sta_stats.last_rx_data_qos_pkts[__i] = sta->sta_stats.rx_data_qos_pkts[__i]; \ + } while (0) + +#define STA_RX_PKTS_ARG(sta) \ + sta->sta_stats.rx_mgnt_pkts \ + , sta->sta_stats.rx_ctrl_pkts \ + , sta->sta_stats.rx_data_pkts + +#define STA_LAST_RX_PKTS_ARG(sta) \ + sta->sta_stats.last_rx_mgnt_pkts \ + , sta->sta_stats.last_rx_ctrl_pkts \ + , sta->sta_stats.last_rx_data_pkts + +#define STA_RX_PKTS_DIFF_ARG(sta) \ + sta->sta_stats.rx_mgnt_pkts - sta->sta_stats.last_rx_mgnt_pkts \ + , sta->sta_stats.rx_ctrl_pkts - sta->sta_stats.last_rx_ctrl_pkts \ + , sta->sta_stats.rx_data_pkts - sta->sta_stats.last_rx_data_pkts + +#define STA_PKTS_FMT "(m:%llu, c:%llu, d:%llu)" + +#define sta_rx_uc_bytes(sta) (sta->sta_stats.rx_bytes - sta->sta_stats.rx_bc_bytes - sta->sta_stats.rx_mc_bytes) +#define sta_last_rx_uc_bytes(sta) (sta->sta_stats.last_rx_bytes - sta->sta_stats.last_rx_bc_bytes - sta->sta_stats.last_rx_mc_bytes) + +#ifdef CONFIG_WFD +#define STA_OP_WFD_MODE(sta) (sta)->op_wfd_mode +#define STA_SET_OP_WFD_MODE(sta, mode) (sta)->op_wfd_mode = (mode) +#else +#define STA_OP_WFD_MODE(sta) 0 +#define STA_SET_OP_WFD_MODE(sta, mode) do {} while (0) +#endif + +#define AID_BMP_LEN(max_aid) ((max_aid + 1) / 8 + (((max_aid + 1) % 8) ? 1 : 0)) + +struct sta_priv { + + u8 *pallocated_stainfo_buf; + u8 *pstainfo_buf; + _queue free_sta_queue; + + _lock sta_hash_lock; + _list sta_hash[NUM_STA]; + int asoc_sta_count; + _queue sleep_q; + _queue wakeup_q; + + _adapter *padapter; + + u32 adhoc_expire_to; + + int rx_chk_limit; + +#ifdef CONFIG_AP_MODE + _list asoc_list; + _list auth_list; + _lock asoc_list_lock; + _lock auth_list_lock; + u8 asoc_list_cnt; + u8 auth_list_cnt; + + unsigned int auth_to; /* sec, time to expire in authenticating. */ + unsigned int assoc_to; /* sec, time to expire before associating. */ + unsigned int expire_to; /* sec , time to expire after associated. */ + + /* + * pointers to STA info; based on allocated AID or NULL if AID free + * AID is in the range 1-2007, so sta_aid[0] corresponders to AID 1 + */ + struct sta_info **sta_aid; + u16 max_aid; + u16 started_aid; /* started AID for allocation search */ + bool rr_aid; /* round robin AID allocation, will modify started_aid */ + u8 aid_bmp_len; /* in byte */ + u8 *sta_dz_bitmap; + u8 *tim_bitmap; + + u16 max_num_sta; + +#if CONFIG_RTW_MACADDR_ACL + struct wlan_acl_pool acl_list[RTW_ACL_PERIOD_NUM]; +#endif + + #if CONFIG_RTW_PRE_LINK_STA + struct pre_link_sta_ctl_t pre_link_sta_ctl; + #endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + u8 tbtx_asoc_list_cnt; + struct sta_info *token_holder[NR_MAXSTA_INSLOT]; + struct sta_info *last_token_holder; + ATOMIC_T nr_token_keeper; +#endif +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_ATMEL_RC_PATCH + u8 atmel_rc_pattern[6]; +#endif + u8 c2h_sta_mac[ETH_ALEN]; + u8 c2h_adapter_id; + struct submit_ctx *gotc2h; +}; + + +__inline static u32 wifi_mac_hash(const u8 *mac) +{ + u32 x; + + x = mac[0]; + x = (x << 2) ^ mac[1]; + x = (x << 2) ^ mac[2]; + x = (x << 2) ^ mac[3]; + x = (x << 2) ^ mac[4]; + x = (x << 2) ^ mac[5]; + + x ^= x >> 8; + x = x & (NUM_STA - 1); + + return x; +} + + +extern u32 _rtw_init_sta_priv(struct sta_priv *pstapriv); +extern u32 _rtw_free_sta_priv(struct sta_priv *pstapriv); + +#define stainfo_offset_valid(offset) (offset < NUM_STA && offset >= 0) +int rtw_stainfo_offset(struct sta_priv *stapriv, struct sta_info *sta); +struct sta_info *rtw_get_stainfo_by_offset(struct sta_priv *stapriv, int offset); + +extern struct sta_info *rtw_alloc_stainfo(struct sta_priv *pstapriv, const u8 *hwaddr); +extern u32 rtw_free_stainfo(_adapter *padapter , struct sta_info *psta); +extern void rtw_free_all_stainfo(_adapter *padapter); +extern struct sta_info *rtw_get_stainfo(struct sta_priv *pstapriv, const u8 *hwaddr); +extern u32 rtw_init_bcmc_stainfo(_adapter *padapter); +extern struct sta_info *rtw_get_bcmc_stainfo(_adapter *padapter); + +#ifdef CONFIG_AP_MODE +u16 rtw_aid_alloc(_adapter *adapter, struct sta_info *sta); +void dump_aid_status(void *sel, _adapter *adapter); +#endif + +#if CONFIG_RTW_MACADDR_ACL +extern u8 rtw_access_ctrl(_adapter *adapter, const u8 *mac_addr); +void dump_macaddr_acl(void *sel, _adapter *adapter); +#endif + +bool rtw_is_pre_link_sta(struct sta_priv *stapriv, u8 *addr); +#if CONFIG_RTW_PRE_LINK_STA +struct sta_info *rtw_pre_link_sta_add(struct sta_priv *stapriv, u8 *hwaddr); +void rtw_pre_link_sta_del(struct sta_priv *stapriv, u8 *hwaddr); +void rtw_pre_link_sta_ctl_reset(struct sta_priv *stapriv); +void rtw_pre_link_sta_ctl_init(struct sta_priv *stapriv); +void rtw_pre_link_sta_ctl_deinit(struct sta_priv *stapriv); +void dump_pre_link_sta_ctl(void *sel, struct sta_priv *stapriv); +#endif /* CONFIG_RTW_PRE_LINK_STA */ + +#endif /* _STA_INFO_H_ */ diff --git a/include/sta_info.h.orig b/include/sta_info.h.orig new file mode 100644 index 0000000..61d6d61 --- /dev/null +++ b/include/sta_info.h.orig @@ -0,0 +1,781 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __STA_INFO_H_ +#define __STA_INFO_H_ + +#include + +#define IBSS_START_MAC_ID 2 +#define NUM_STA MACID_NUM_SW_LIMIT + +#ifndef CONFIG_RTW_MACADDR_ACL + #ifdef CONFIG_AP_MODE + #define CONFIG_RTW_MACADDR_ACL 1 + #else + #define CONFIG_RTW_MACADDR_ACL 0 + #endif +#endif + +#ifndef CONFIG_RTW_PRE_LINK_STA + #define CONFIG_RTW_PRE_LINK_STA 0 +#endif + +#define NUM_ACL 16 + +#define RTW_ACL_PERIOD_DEV 0 +#define RTW_ACL_PERIOD_BSS 1 +#define RTW_ACL_PERIOD_NUM 2 + +#define RTW_ACL_MODE_DISABLED 0 +#define RTW_ACL_MODE_ACCEPT_UNLESS_LISTED 1 +#define RTW_ACL_MODE_DENY_UNLESS_LISTED 2 +#define RTW_ACL_MODE_MAX 3 + +#if CONFIG_RTW_MACADDR_ACL +extern const char *const _acl_period_str[RTW_ACL_PERIOD_NUM]; +#define acl_period_str(mode) (((mode) >= RTW_ACL_PERIOD_NUM) ? "INVALID" : _acl_period_str[(mode)]) +extern const char *const _acl_mode_str[RTW_ACL_MODE_MAX]; +#define acl_mode_str(mode) (((mode) >= RTW_ACL_MODE_MAX) ? "INVALID" : _acl_mode_str[(mode)]) +#endif + +#ifndef RTW_PRE_LINK_STA_NUM + #define RTW_PRE_LINK_STA_NUM 8 +#endif + +struct pre_link_sta_node_t { + u8 valid; + u8 addr[ETH_ALEN]; +}; + +struct pre_link_sta_ctl_t { + _lock lock; + u8 num; + struct pre_link_sta_node_t node[RTW_PRE_LINK_STA_NUM]; +}; + +#ifdef CONFIG_TDLS +#define MAX_ALLOWED_TDLS_STA_NUM 4 +#endif + +enum sta_info_update_type { + STA_INFO_UPDATE_NONE = 0, + STA_INFO_UPDATE_BW = BIT(0), + STA_INFO_UPDATE_RATE = BIT(1), + STA_INFO_UPDATE_PROTECTION_MODE = BIT(2), + STA_INFO_UPDATE_CAP = BIT(3), + STA_INFO_UPDATE_HT_CAP = BIT(4), + STA_INFO_UPDATE_VHT_CAP = BIT(5), + STA_INFO_UPDATE_ALL = STA_INFO_UPDATE_BW + | STA_INFO_UPDATE_RATE + | STA_INFO_UPDATE_PROTECTION_MODE + | STA_INFO_UPDATE_CAP + | STA_INFO_UPDATE_HT_CAP + | STA_INFO_UPDATE_VHT_CAP, + STA_INFO_UPDATE_MAX +}; + +struct rtw_wlan_acl_node { + _list list; + u8 addr[ETH_ALEN]; + u8 valid; +}; + +struct wlan_acl_pool { + int mode; + int num; + struct rtw_wlan_acl_node aclnode[NUM_ACL]; + _queue acl_node_q; +}; + +struct stainfo_stats { + systime last_rx_time; + + u64 rx_mgnt_pkts; + u64 rx_beacon_pkts; + u64 rx_probereq_pkts; + u64 rx_probersp_pkts; /* unicast to self */ + u64 rx_probersp_bm_pkts; + u64 rx_probersp_uo_pkts; /* unicast to others */ + u64 rx_ctrl_pkts; + u64 rx_data_pkts; + u64 rx_data_bc_pkts; + u64 rx_data_mc_pkts; + u64 rx_data_qos_pkts[TID_NUM]; /* unicast only */ + + u64 last_rx_mgnt_pkts; + u64 last_rx_beacon_pkts; + u64 last_rx_probereq_pkts; + u64 last_rx_probersp_pkts; /* unicast to self */ + u64 last_rx_probersp_bm_pkts; + u64 last_rx_probersp_uo_pkts; /* unicast to others */ + u64 last_rx_ctrl_pkts; + u64 last_rx_data_pkts; + u64 last_rx_data_bc_pkts; + u64 last_rx_data_mc_pkts; + u64 last_rx_data_qos_pkts[TID_NUM]; /* unicast only */ + +#ifdef CONFIG_TDLS + u64 rx_tdls_disc_rsp_pkts; + u64 last_rx_tdls_disc_rsp_pkts; +#endif + + u64 rx_bytes; + u64 rx_bc_bytes; + u64 rx_mc_bytes; + u64 last_rx_bytes; + u64 last_rx_bc_bytes; + u64 last_rx_mc_bytes; + u64 rx_drops; /* TBD */ + u32 rx_tp_kbits; + u32 smooth_rx_tp_kbits; + + u64 tx_pkts; + u64 last_tx_pkts; + + u64 tx_bytes; + u64 last_tx_bytes; + u64 tx_drops; /* TBD */ + u32 tx_tp_kbits; + u32 smooth_tx_tp_kbits; + +#ifdef CONFIG_LPS_CHK_BY_TP + u64 acc_tx_bytes; + u64 acc_rx_bytes; +#endif + + /* unicast only */ + u64 last_rx_data_uc_pkts; /* For Read & Clear requirement in proc_get_rx_stat() */ + u32 duplicate_cnt; /* Read & Clear, in proc_get_rx_stat() */ + u32 rxratecnt[128]; /* Read & Clear, in proc_get_rx_stat() */ + u32 tx_ok_cnt; /* Read & Clear, in proc_get_tx_stat() */ + u32 tx_fail_cnt; /* Read & Clear, in proc_get_tx_stat() */ + u32 tx_retry_cnt; /* Read & Clear, in proc_get_tx_stat() */ +#ifdef CONFIG_RTW_MESH + u32 rx_hwmp_pkts; + u32 last_rx_hwmp_pkts; +#endif +}; + +#ifndef DBG_SESSION_TRACKER +#define DBG_SESSION_TRACKER 0 +#endif + +/* session tracker status */ +#define ST_STATUS_NONE 0 +#define ST_STATUS_CHECK BIT0 +#define ST_STATUS_ESTABLISH BIT1 +#define ST_STATUS_EXPIRE BIT2 + +#define ST_EXPIRE_MS (10 * 1000) + +struct session_tracker { + _list list; /* session_tracker_queue */ + u32 local_naddr; + u16 local_port; + u32 remote_naddr; + u16 remote_port; + systime set_time; + u8 status; +}; + +/* session tracker cmd */ +#define ST_CMD_ADD 0 +#define ST_CMD_DEL 1 +#define ST_CMD_CHK 2 + +struct st_cmd_parm { + u8 cmd; + struct sta_info *sta; + u32 local_naddr; /* TODO: IPV6 */ + u16 local_port; + u32 remote_naddr; /* TODO: IPV6 */ + u16 remote_port; +}; + +typedef bool (*st_match_rule)(_adapter *adapter, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port); + +struct st_register { + u8 s_proto; + st_match_rule rule; +}; + +#define SESSION_TRACKER_REG_ID_WFD 0 +#define SESSION_TRACKER_REG_ID_NUM 1 + +struct st_ctl_t { + struct st_register reg[SESSION_TRACKER_REG_ID_NUM]; + _queue tracker_q; +}; + +void rtw_st_ctl_init(struct st_ctl_t *st_ctl); +void rtw_st_ctl_deinit(struct st_ctl_t *st_ctl); +void rtw_st_ctl_register(struct st_ctl_t *st_ctl, u8 st_reg_id, struct st_register *reg); +void rtw_st_ctl_unregister(struct st_ctl_t *st_ctl, u8 st_reg_id); +bool rtw_st_ctl_chk_reg_s_proto(struct st_ctl_t *st_ctl, u8 s_proto); +bool rtw_st_ctl_chk_reg_rule(struct st_ctl_t *st_ctl, _adapter *adapter, u8 *local_naddr, u8 *local_port, u8 *remote_naddr, u8 *remote_port); +void rtw_st_ctl_rx(struct sta_info *sta, u8 *ehdr_pos); +void dump_st_ctl(void *sel, struct st_ctl_t *st_ctl); + +#ifdef CONFIG_TDLS +struct TDLS_PeerKey { + u8 kck[16]; /* TPK-KCK */ + u8 tk[16]; /* TPK-TK; only CCMP will be used */ +} ; +#endif /* CONFIG_TDLS */ + +#ifdef DBG_RX_DFRAME_RAW_DATA +struct sta_recv_dframe_info { + + u8 sta_data_rate; + u8 sta_sgi; + u8 sta_bw_mode; + s8 sta_mimo_signal_strength[4]; + s8 sta_RxPwr[4]; + u8 sta_ofdm_snr[4]; +}; +#endif + +#ifdef CONFIG_RTW_MESH +struct mesh_plink_ent; +struct rtw_ewma_err_rate { + unsigned long internal; +}; + +/* Mesh airtime link metrics parameters */ +struct rtw_atlm_param { + struct rtw_ewma_err_rate err_rate; /* Now is PACKET error rate */ + u16 data_rate; /* The unit is 100Kbps */ + u16 total_pkt; + u16 overhead; /* Channel access overhead */ +}; +#endif + +struct sta_info { + + _lock lock; + _list list; /* free_sta_queue */ + _list hash_list; /* sta_hash */ + /* _list asoc_list; */ /* 20061114 */ + /* _list sleep_list; */ /* sleep_q */ + /* _list wakeup_list; */ /* wakeup_q */ + _adapter *padapter; + struct cmn_sta_info cmn; + + struct sta_xmit_priv sta_xmitpriv; + struct sta_recv_priv sta_recvpriv; + +#ifdef DBG_RX_DFRAME_RAW_DATA + struct sta_recv_dframe_info sta_dframe_info; + struct sta_recv_dframe_info sta_dframe_info_bmc; +#endif + _queue sleep_q; + unsigned int sleepq_len; +#ifdef CONFIG_RTW_MGMT_QUEUE + _queue mgmt_sleep_q; + unsigned int mgmt_sleepq_len; +#endif + + uint state; + uint qos_option; + u16 hwseq; + +#ifdef CONFIG_RTW_80211K + u8 rm_en_cap[5]; + u8 rm_diag_token; +#endif /* CONFIG_RTW_80211K */ + + uint ieee8021x_blocked; /* 0: allowed, 1:blocked */ + uint dot118021XPrivacy; /* aes, tkip... */ + union Keytype dot11tkiptxmickey; + union Keytype dot11tkiprxmickey; + union Keytype dot118021x_UncstKey; + union pn48 dot11txpn; /* PN48 used for Unicast xmit */ + union pn48 dot11rxpn; /* PN48 used for Unicast recv. */ +#ifdef CONFIG_RTW_MESH + /* peer's GTK, RX only */ + u8 group_privacy; + u8 gtk_bmp; + union Keytype gtk; + union pn48 gtk_pn; + #ifdef CONFIG_IEEE80211W + /* peer's IGTK, RX only */ + enum security_type dot11wCipher; + u8 igtk_bmp; + u8 igtk_id; + union Keytype igtk; + union pn48 igtk_pn; + #endif /* CONFIG_IEEE80211W */ +#endif /* CONFIG_RTW_MESH */ +#ifdef CONFIG_GTK_OL + u8 kek[RTW_KEK_LEN]; + u8 kck[RTW_KCK_LEN]; + u8 replay_ctr[RTW_REPLAY_CTR_LEN]; +#endif /* CONFIG_GTK_OL */ +#ifdef CONFIG_IEEE80211W + _timer dot11w_expire_timer; +#endif /* CONFIG_IEEE80211W */ + + u8 bssrateset[16]; + u32 bssratelen; + + u8 cts2self; + u8 rtsen; + + u8 init_rate; + u8 wireless_mode; /* NETWORK_TYPE */ + + struct stainfo_stats sta_stats; + +#ifdef CONFIG_TDLS + u32 tdls_sta_state; + u8 SNonce[32]; + u8 ANonce[32]; + u32 TDLS_PeerKey_Lifetime; + u32 TPK_count; + _timer TPK_timer; + struct TDLS_PeerKey tpk; +#ifdef CONFIG_TDLS_CH_SW + u16 ch_switch_time; + u16 ch_switch_timeout; + /* u8 option; */ + _timer ch_sw_timer; + _timer delay_timer; + _timer stay_on_base_chnl_timer; + _timer ch_sw_monitor_timer; +#endif + _timer handshake_timer; + u8 alive_count; + _timer pti_timer; + u8 TDLS_RSNIE[20]; /* Save peer's RSNIE, used for sending TDLS_SETUP_RSP */ +#endif /* CONFIG_TDLS */ + + /* for A-MPDU TX, ADDBA timeout check */ + _timer addba_retry_timer; + + /* for A-MPDU Rx reordering buffer control */ + struct recv_reorder_ctrl recvreorder_ctrl[TID_NUM]; + ATOMIC_T continual_no_rx_packet[TID_NUM]; + /* for A-MPDU Tx */ + /* unsigned char ampdu_txen_bitmap; */ + u16 BA_starting_seqctrl[16]; + + +#ifdef CONFIG_80211N_HT + struct ht_priv htpriv; +#endif + +#ifdef CONFIG_80211AC_VHT + struct vht_priv vhtpriv; +#endif + + /* Notes: */ + /* STA_Mode: */ + /* curr_network(mlme_priv/security_priv/qos/ht) + sta_info: (STA & AP) CAP/INFO */ + /* scan_q: AP CAP/INFO */ + + /* AP_Mode: */ + /* curr_network(mlme_priv/security_priv/qos/ht) : AP CAP/INFO */ + /* sta_info: (AP & STA) CAP/INFO */ + + unsigned int expire_to; + + int flags; + + u8 bpairwise_key_installed; + +#ifdef CONFIG_AP_MODE + + _list asoc_list; + _list auth_list; + + unsigned int auth_seq; + unsigned int authalg; + unsigned char chg_txt[128]; + + u16 capability; + + int dot8021xalg;/* 0:disable, 1:psk, 2:802.1x */ + int wpa_psk;/* 0:disable, bit(0): WPA, bit(1):WPA2 */ + int wpa_group_cipher; + int wpa2_group_cipher; + int wpa_pairwise_cipher; + int wpa2_pairwise_cipher; + + u32 akm_suite_type; + +#ifdef CONFIG_RTW_80211R + u8 ft_pairwise_key_installed; +#endif + +#ifdef CONFIG_NATIVEAP_MLME + u8 wpa_ie[32]; + + u8 nonerp_set; + u8 no_short_slot_time_set; + u8 no_short_preamble_set; + u8 no_ht_gf_set; + u8 no_ht_set; + u8 ht_20mhz_set; + u8 ht_40mhz_intolerant; +#endif /* CONFIG_NATIVEAP_MLME */ + +#ifdef CONFIG_ATMEL_RC_PATCH + u8 flag_atmel_rc; +#endif + + u8 qos_info; + + u8 max_sp_len; + u8 uapsd_bk;/* BIT(0): Delivery enabled, BIT(1): Trigger enabled */ + u8 uapsd_be; + u8 uapsd_vi; + u8 uapsd_vo; + + u8 has_legacy_ac; + unsigned int sleepq_ac_len; + +#ifdef CONFIG_P2P + /* p2p priv data */ + u8 is_p2p_device; + u8 p2p_status_code; + + /* p2p client info */ + u8 dev_addr[ETH_ALEN]; + /* u8 iface_addr[ETH_ALEN]; */ /* = hwaddr[ETH_ALEN] */ + u8 dev_cap; + u16 config_methods; + u8 primary_dev_type[8]; + u8 num_of_secdev_type; + u8 secdev_types_list[32];/* 32/8 == 4; */ + u16 dev_name_len; + u8 dev_name[32]; +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_WFD + u8 op_wfd_mode; +#endif + +#if !defined(CONFIG_ACTIVE_KEEP_ALIVE_CHECK) && defined(CONFIG_80211N_HT) + u8 under_exist_checking; +#endif + + u8 keep_alive_trycnt; + +#ifdef CONFIG_AUTO_AP_MODE + u8 isrc; /* this device is rc */ + u16 pid; /* pairing id */ +#endif + +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_RTW_MESH + struct mesh_plink_ent *plink; + + u8 local_mps; + u8 peer_mps; + u8 nonpeer_mps; + + struct rtw_atlm_param metrics; + /* The reference for nexthop_lookup */ + BOOLEAN alive; +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + u8 *pauth_frame; + u32 auth_len; + u8 *passoc_req; + u32 assoc_req_len; +#endif + + u8 IOTPeer; /* Enum value. HT_IOT_PEER_E */ +#ifdef CONFIG_LPS_PG + u8 lps_pg_rssi_lv; +#endif + + /* To store the sequence number of received management frame */ + u16 RxMgmtFrameSeqNum; + + struct st_ctl_t st_ctl; + u8 max_agg_num_minimal_record; /*keep minimal tx desc max_agg_num setting*/ + u8 curr_rx_rate; + u8 curr_rx_rate_bmc; +#ifdef CONFIG_RTS_FULL_BW + bool vendor_8812; +#endif + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + u8 tbtx_enable; /* Does this sta_info support & enable TBTX function? */ +// u8 tbtx_timeslot; /* This sta_info belong to which time slot. */ +#endif + + /* + * Vaiables for queuing TX pkt a short period of time + * to wait something ready. + */ + u8 tx_q_enable; + struct __queue tx_queue; + _workitem tx_q_work; +}; + +#ifdef CONFIG_RTW_MESH +#define STA_SET_MESH_PLINK(sta, link) (sta)->plink = link +#else +#define STA_SET_MESH_PLINK(sta, link) do {} while (0) +#endif + +#define sta_tx_pkts(sta) \ + (sta->sta_stats.tx_pkts) + +#define sta_last_tx_pkts(sta) \ + (sta->sta_stats.last_tx_pkts) + +#define sta_rx_pkts(sta) \ + (sta->sta_stats.rx_mgnt_pkts \ + + sta->sta_stats.rx_ctrl_pkts \ + + sta->sta_stats.rx_data_pkts) + +#define sta_last_rx_pkts(sta) \ + (sta->sta_stats.last_rx_mgnt_pkts \ + + sta->sta_stats.last_rx_ctrl_pkts \ + + sta->sta_stats.last_rx_data_pkts) + +#define sta_rx_data_pkts(sta) (sta->sta_stats.rx_data_pkts) +#define sta_last_rx_data_pkts(sta) (sta->sta_stats.last_rx_data_pkts) + +#define sta_rx_data_uc_pkts(sta) (sta->sta_stats.rx_data_pkts - sta->sta_stats.rx_data_bc_pkts - sta->sta_stats.rx_data_mc_pkts) +#define sta_last_rx_data_uc_pkts(sta) (sta->sta_stats.last_rx_data_pkts - sta->sta_stats.last_rx_data_bc_pkts - sta->sta_stats.last_rx_data_mc_pkts) + +#define sta_rx_data_qos_pkts(sta, i) \ + (sta->sta_stats.rx_data_qos_pkts[i]) + +#define sta_last_rx_data_qos_pkts(sta, i) \ + (sta->sta_stats.last_rx_data_qos_pkts[i]) + +#define sta_rx_mgnt_pkts(sta) \ + (sta->sta_stats.rx_mgnt_pkts) + +#define sta_last_rx_mgnt_pkts(sta) \ + (sta->sta_stats.last_rx_mgnt_pkts) + +#define sta_rx_beacon_pkts(sta) \ + (sta->sta_stats.rx_beacon_pkts) + +#define sta_last_rx_beacon_pkts(sta) \ + (sta->sta_stats.last_rx_beacon_pkts) + +#define sta_rx_probereq_pkts(sta) \ + (sta->sta_stats.rx_probereq_pkts) + +#define sta_last_rx_probereq_pkts(sta) \ + (sta->sta_stats.last_rx_probereq_pkts) + +#define sta_rx_probersp_pkts(sta) \ + (sta->sta_stats.rx_probersp_pkts) + +#define sta_last_rx_probersp_pkts(sta) \ + (sta->sta_stats.last_rx_probersp_pkts) + +#define sta_rx_probersp_bm_pkts(sta) \ + (sta->sta_stats.rx_probersp_bm_pkts) + +#define sta_last_rx_probersp_bm_pkts(sta) \ + (sta->sta_stats.last_rx_probersp_bm_pkts) + +#define sta_rx_probersp_uo_pkts(sta) \ + (sta->sta_stats.rx_probersp_uo_pkts) + +#define sta_last_rx_probersp_uo_pkts(sta) \ + (sta->sta_stats.last_rx_probersp_uo_pkts) + +#ifdef CONFIG_RTW_MESH +#define update_last_rx_hwmp_pkts(sta) \ + do { \ + sta->sta_stats.last_rx_hwmp_pkts = sta->sta_stats.rx_hwmp_pkts; \ + } while(0) +#else +#define update_last_rx_hwmp_pkts(sta) do {} while(0) +#endif + +#define sta_update_last_rx_pkts(sta) \ + do { \ + int __i; \ + \ + sta->sta_stats.last_rx_mgnt_pkts = sta->sta_stats.rx_mgnt_pkts; \ + sta->sta_stats.last_rx_beacon_pkts = sta->sta_stats.rx_beacon_pkts; \ + sta->sta_stats.last_rx_probereq_pkts = sta->sta_stats.rx_probereq_pkts; \ + sta->sta_stats.last_rx_probersp_pkts = sta->sta_stats.rx_probersp_pkts; \ + sta->sta_stats.last_rx_probersp_bm_pkts = sta->sta_stats.rx_probersp_bm_pkts; \ + sta->sta_stats.last_rx_probersp_uo_pkts = sta->sta_stats.rx_probersp_uo_pkts; \ + sta->sta_stats.last_rx_ctrl_pkts = sta->sta_stats.rx_ctrl_pkts; \ + update_last_rx_hwmp_pkts(sta); \ + \ + sta->sta_stats.last_rx_data_pkts = sta->sta_stats.rx_data_pkts; \ + sta->sta_stats.last_rx_data_bc_pkts = sta->sta_stats.rx_data_bc_pkts; \ + sta->sta_stats.last_rx_data_mc_pkts = sta->sta_stats.rx_data_mc_pkts; \ + for (__i = 0; __i < TID_NUM; __i++) \ + sta->sta_stats.last_rx_data_qos_pkts[__i] = sta->sta_stats.rx_data_qos_pkts[__i]; \ + } while (0) + +#define STA_RX_PKTS_ARG(sta) \ + sta->sta_stats.rx_mgnt_pkts \ + , sta->sta_stats.rx_ctrl_pkts \ + , sta->sta_stats.rx_data_pkts + +#define STA_LAST_RX_PKTS_ARG(sta) \ + sta->sta_stats.last_rx_mgnt_pkts \ + , sta->sta_stats.last_rx_ctrl_pkts \ + , sta->sta_stats.last_rx_data_pkts + +#define STA_RX_PKTS_DIFF_ARG(sta) \ + sta->sta_stats.rx_mgnt_pkts - sta->sta_stats.last_rx_mgnt_pkts \ + , sta->sta_stats.rx_ctrl_pkts - sta->sta_stats.last_rx_ctrl_pkts \ + , sta->sta_stats.rx_data_pkts - sta->sta_stats.last_rx_data_pkts + +#define STA_PKTS_FMT "(m:%llu, c:%llu, d:%llu)" + +#define sta_rx_uc_bytes(sta) (sta->sta_stats.rx_bytes - sta->sta_stats.rx_bc_bytes - sta->sta_stats.rx_mc_bytes) +#define sta_last_rx_uc_bytes(sta) (sta->sta_stats.last_rx_bytes - sta->sta_stats.last_rx_bc_bytes - sta->sta_stats.last_rx_mc_bytes) + +#ifdef CONFIG_WFD +#define STA_OP_WFD_MODE(sta) (sta)->op_wfd_mode +#define STA_SET_OP_WFD_MODE(sta, mode) (sta)->op_wfd_mode = (mode) +#else +#define STA_OP_WFD_MODE(sta) 0 +#define STA_SET_OP_WFD_MODE(sta, mode) do {} while (0) +#endif + +#define AID_BMP_LEN(max_aid) ((max_aid + 1) / 8 + (((max_aid + 1) % 8) ? 1 : 0)) + +struct sta_priv { + + u8 *pallocated_stainfo_buf; + u8 *pstainfo_buf; + _queue free_sta_queue; + + _lock sta_hash_lock; + _list sta_hash[NUM_STA]; + int asoc_sta_count; + _queue sleep_q; + _queue wakeup_q; + + _adapter *padapter; + + u32 adhoc_expire_to; + + int rx_chk_limit; + +#ifdef CONFIG_AP_MODE + _list asoc_list; + _list auth_list; + _lock asoc_list_lock; + _lock auth_list_lock; + u8 asoc_list_cnt; + u8 auth_list_cnt; + + unsigned int auth_to; /* sec, time to expire in authenticating. */ + unsigned int assoc_to; /* sec, time to expire before associating. */ + unsigned int expire_to; /* sec , time to expire after associated. */ + + /* + * pointers to STA info; based on allocated AID or NULL if AID free + * AID is in the range 1-2007, so sta_aid[0] corresponders to AID 1 + */ + struct sta_info **sta_aid; + u16 max_aid; + u16 started_aid; /* started AID for allocation search */ + bool rr_aid; /* round robin AID allocation, will modify started_aid */ + u8 aid_bmp_len; /* in byte */ + u8 *sta_dz_bitmap; + u8 *tim_bitmap; + + u16 max_num_sta; + +#if CONFIG_RTW_MACADDR_ACL + struct wlan_acl_pool acl_list[RTW_ACL_PERIOD_NUM]; +#endif + + #if CONFIG_RTW_PRE_LINK_STA + struct pre_link_sta_ctl_t pre_link_sta_ctl; + #endif +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + u8 tbtx_asoc_list_cnt; + struct sta_info *token_holder[NR_MAXSTA_INSLOT]; + struct sta_info *last_token_holder; + ATOMIC_T nr_token_keeper; +#endif +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_ATMEL_RC_PATCH + u8 atmel_rc_pattern[6]; +#endif + u8 c2h_sta_mac[ETH_ALEN]; + u8 c2h_adapter_id; + struct submit_ctx *gotc2h; +}; + + +__inline static u32 wifi_mac_hash(const u8 *mac) +{ + u32 x; + + x = mac[0]; + x = (x << 2) ^ mac[1]; + x = (x << 2) ^ mac[2]; + x = (x << 2) ^ mac[3]; + x = (x << 2) ^ mac[4]; + x = (x << 2) ^ mac[5]; + + x ^= x >> 8; + x = x & (NUM_STA - 1); + + return x; +} + + +extern u32 _rtw_init_sta_priv(struct sta_priv *pstapriv); +extern u32 _rtw_free_sta_priv(struct sta_priv *pstapriv); + +#define stainfo_offset_valid(offset) (offset < NUM_STA && offset >= 0) +int rtw_stainfo_offset(struct sta_priv *stapriv, struct sta_info *sta); +struct sta_info *rtw_get_stainfo_by_offset(struct sta_priv *stapriv, int offset); + +extern struct sta_info *rtw_alloc_stainfo(struct sta_priv *pstapriv, const u8 *hwaddr); +extern u32 rtw_free_stainfo(_adapter *padapter , struct sta_info *psta); +extern void rtw_free_all_stainfo(_adapter *padapter); +extern struct sta_info *rtw_get_stainfo(struct sta_priv *pstapriv, const u8 *hwaddr); +extern u32 rtw_init_bcmc_stainfo(_adapter *padapter); +extern struct sta_info *rtw_get_bcmc_stainfo(_adapter *padapter); + +#ifdef CONFIG_AP_MODE +u16 rtw_aid_alloc(_adapter *adapter, struct sta_info *sta); +void dump_aid_status(void *sel, _adapter *adapter); +#endif + +#if CONFIG_RTW_MACADDR_ACL +extern u8 rtw_access_ctrl(_adapter *adapter, const u8 *mac_addr); +void dump_macaddr_acl(void *sel, _adapter *adapter); +#endif + +bool rtw_is_pre_link_sta(struct sta_priv *stapriv, u8 *addr); +#if CONFIG_RTW_PRE_LINK_STA +struct sta_info *rtw_pre_link_sta_add(struct sta_priv *stapriv, u8 *hwaddr); +void rtw_pre_link_sta_del(struct sta_priv *stapriv, u8 *hwaddr); +void rtw_pre_link_sta_ctl_reset(struct sta_priv *stapriv); +void rtw_pre_link_sta_ctl_init(struct sta_priv *stapriv); +void rtw_pre_link_sta_ctl_deinit(struct sta_priv *stapriv); +void dump_pre_link_sta_ctl(void *sel, struct sta_priv *stapriv); +#endif /* CONFIG_RTW_PRE_LINK_STA */ + +#endif /* _STA_INFO_H_ */ diff --git a/include/usb_hal.h b/include/usb_hal.h new file mode 100644 index 0000000..2d7776f --- /dev/null +++ b/include/usb_hal.h @@ -0,0 +1,71 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __USB_HAL_H__ +#define __USB_HAL_H__ + +int usb_init_recv_priv(_adapter *padapter, u16 ini_in_buf_sz); +void usb_free_recv_priv(_adapter *padapter, u16 ini_in_buf_sz); +#ifdef CONFIG_FW_C2H_REG +void usb_c2h_hisr_hdl(_adapter *adapter, u8 *buf); +#endif + +u8 rtw_set_hal_ops(_adapter *padapter); + +#ifdef CONFIG_RTL8188E +void rtl8188eu_set_hal_ops(_adapter *padapter); +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) +void rtl8812au_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8192E +void rtl8192eu_set_hal_ops(_adapter *padapter); +#endif + + +#ifdef CONFIG_RTL8723B +void rtl8723bu_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8814A +void rtl8814au_set_hal_ops(_adapter *padapter); +#endif /* CONFIG_RTL8814A */ + +#ifdef CONFIG_RTL8188F +void rtl8188fu_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8188GTV +void rtl8188gtvu_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8703B +void rtl8703bu_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8723D +void rtl8723du_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8710B +void rtl8710bu_set_hal_ops(_adapter *padapter); +#endif + +#ifdef CONFIG_RTL8192F +void rtl8192fu_set_hal_ops(_adapter *padapter); +#endif /* CONFIG_RTL8192F */ + +#endif /* __USB_HAL_H__ */ diff --git a/include/usb_ops.h b/include/usb_ops.h new file mode 100644 index 0000000..6d5435d --- /dev/null +++ b/include/usb_ops.h @@ -0,0 +1,153 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __USB_OPS_H_ +#define __USB_OPS_H_ + + +#define REALTEK_USB_VENQT_READ 0xC0 +#define REALTEK_USB_VENQT_WRITE 0x40 +#define REALTEK_USB_VENQT_CMD_REQ 0x05 +#define REALTEK_USB_VENQT_CMD_IDX 0x00 +#define REALTEK_USB_IN_INT_EP_IDX 1 + +enum { + VENDOR_WRITE = 0x00, + VENDOR_READ = 0x01, +}; +#define ALIGNMENT_UNIT 16 +#define MAX_VENDOR_REQ_CMD_SIZE 254 /* 8188cu SIE Support */ +#define MAX_USB_IO_CTL_SIZE (MAX_VENDOR_REQ_CMD_SIZE + ALIGNMENT_UNIT) + +#ifdef PLATFORM_LINUX +#include +#endif /* PLATFORM_LINUX */ + +#ifdef CONFIG_RTL8188E +void rtl8188eu_set_hw_type(struct dvobj_priv *pdvobj); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8188eu(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) +void rtl8812au_set_hw_type(struct dvobj_priv *pdvobj); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8812au(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif +#endif + +#ifdef CONFIG_RTL8814A +void rtl8814au_set_hw_type(struct dvobj_priv *pdvobj); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8814au(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif +#endif /* CONFIG_RTL8814 */ + +#ifdef CONFIG_RTL8192E +void rtl8192eu_set_hw_type(struct dvobj_priv *pdvobj); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8192eu(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif + +#endif + +#ifdef CONFIG_RTL8188F +void rtl8188fu_set_hw_type(struct dvobj_priv *pdvobj); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8188fu(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif +#endif + +#ifdef CONFIG_RTL8188GTV +void rtl8188gtvu_set_hw_type(struct dvobj_priv *pdvobj); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8188gtvu(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif +#endif + +#ifdef CONFIG_RTL8723B +void rtl8723bu_set_hw_type(struct dvobj_priv *pdvobj); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8723bu(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif +#endif + +#ifdef CONFIG_RTL8703B +void rtl8703bu_set_hw_type(struct dvobj_priv *pdvobj); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8703bu(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif /* CONFIG_SUPPORT_USB_INT */ +#endif /* CONFIG_RTL8703B */ + +void usb_set_intf_ops(_adapter *padapter, struct _io_ops *pops); + +#ifdef CONFIG_RTL8723D +void rtl8723du_set_hw_type(struct dvobj_priv *pdvobj); +void rtl8723du_set_intf_ops(struct _io_ops *pops); +void rtl8723du_recv_tasklet(void *priv); +void rtl8723du_xmit_tasklet(void *priv); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8723du(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif /* CONFIG_SUPPORT_USB_INT */ +#endif /* CONFIG_RTL8723D */ + +#ifdef CONFIG_RTL8710B +void rtl8710bu_set_hw_type(struct dvobj_priv *pdvobj); +void rtl8710bu_set_intf_ops(struct _io_ops *pops); +void rtl8710bu_recv_tasklet(void *priv); +void rtl8710bu_xmit_tasklet(void *priv); +#ifdef CONFIG_SUPPORT_USB_INT +void interrupt_handler_8710bu(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif /* CONFIG_SUPPORT_USB_INT */ +#endif /* CONFIG_RTL8710B */ + +#ifdef CONFIG_RTL8192F +void rtl8192fu_set_hw_type(struct dvobj_priv *pdvobj); +void rtl8192fu_xmit_tasklet(void *priv); +#ifdef CONFIG_SUPPORT_USB_INT +void rtl8192fu_interrupt_handler(_adapter *padapter, u16 pkt_len, u8 *pbuf); +#endif /* CONFIG_SUPPORT_USB_INT */ +#endif /* CONFIG_RTL8192F */ + +enum RTW_USB_SPEED { + RTW_USB_SPEED_UNKNOWN = 0, + RTW_USB_SPEED_1_1 = 1, + RTW_USB_SPEED_2 = 2, + RTW_USB_SPEED_3 = 3, +}; + +#define IS_FULL_SPEED_USB(Adapter) (adapter_to_dvobj(Adapter)->usb_speed == RTW_USB_SPEED_1_1) +#define IS_HIGH_SPEED_USB(Adapter) (adapter_to_dvobj(Adapter)->usb_speed == RTW_USB_SPEED_2) +#define IS_SUPER_SPEED_USB(Adapter) (adapter_to_dvobj(Adapter)->usb_speed == RTW_USB_SPEED_3) + +#define USB_SUPER_SPEED_BULK_SIZE 1024 /* usb 3.0 */ +#define USB_HIGH_SPEED_BULK_SIZE 512 /* usb 2.0 */ +#define USB_FULL_SPEED_BULK_SIZE 64 /* usb 1.1 */ + +static inline u8 rtw_usb_bulk_size_boundary(_adapter *padapter, int buf_len) +{ + u8 rst = _TRUE; + + if (IS_SUPER_SPEED_USB(padapter)) + rst = (0 == (buf_len) % USB_SUPER_SPEED_BULK_SIZE) ? _TRUE : _FALSE; + else if (IS_HIGH_SPEED_USB(padapter)) + rst = (0 == (buf_len) % USB_HIGH_SPEED_BULK_SIZE) ? _TRUE : _FALSE; + else + rst = (0 == (buf_len) % USB_FULL_SPEED_BULK_SIZE) ? _TRUE : _FALSE; + return rst; +} + + +#endif /* __USB_OPS_H_ */ diff --git a/include/usb_ops_linux.h b/include/usb_ops_linux.h new file mode 100644 index 0000000..bf59ca0 --- /dev/null +++ b/include/usb_ops_linux.h @@ -0,0 +1,98 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __USB_OPS_LINUX_H__ +#define __USB_OPS_LINUX_H__ + +#define VENDOR_CMD_MAX_DATA_LEN 254 +#define FW_START_ADDRESS 0x1000 + +#define RTW_USB_CONTROL_MSG_TIMEOUT_TEST 10/* ms */ +#define RTW_USB_CONTROL_MSG_TIMEOUT 500/* ms */ + +#define RECV_BULK_IN_ADDR 0x80/* assign by drv, not real address */ +#define RECV_INT_IN_ADDR 0x81/* assign by drv, not real address */ + +#define INTERRUPT_MSG_FORMAT_LEN 60 + +#if defined(CONFIG_VENDOR_REQ_RETRY) && defined(CONFIG_USB_VENDOR_REQ_MUTEX) + /* vendor req retry should be in the situation when each vendor req is atomically submitted from others */ + #define MAX_USBCTRL_VENDORREQ_TIMES 10 +#else + #define MAX_USBCTRL_VENDORREQ_TIMES 1 +#endif + +#define RTW_USB_BULKOUT_TIMEOUT 5000/* ms */ + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 5, 0)) || (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 18)) +#define _usbctrl_vendorreq_async_callback(urb, regs) _usbctrl_vendorreq_async_callback(urb) +#define usb_bulkout_zero_complete(purb, regs) usb_bulkout_zero_complete(purb) +#define usb_write_mem_complete(purb, regs) usb_write_mem_complete(purb) +#define usb_write_port_complete(purb, regs) usb_write_port_complete(purb) +#define usb_read_port_complete(purb, regs) usb_read_port_complete(purb) +#define usb_read_interrupt_complete(purb, regs) usb_read_interrupt_complete(purb) +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 12)) +#define rtw_usb_control_msg(dev, pipe, request, requesttype, value, index, data, size, timeout_ms) \ + usb_control_msg((dev), (pipe), (request), (requesttype), (value), (index), (data), (size), (timeout_ms)) +#define rtw_usb_bulk_msg(usb_dev, pipe, data, len, actual_length, timeout_ms) \ + usb_bulk_msg((usb_dev), (pipe), (data), (len), (actual_length), (timeout_ms)) +#else +#define rtw_usb_control_msg(dev, pipe, request, requesttype, value, index, data, size, timeout_ms) \ + usb_control_msg((dev), (pipe), (request), (requesttype), (value), (index), (data), (size), \ + ((timeout_ms) == 0) || ((timeout_ms) * HZ / 1000 > 0) ? ((timeout_ms) * HZ / 1000) : 1) +#define rtw_usb_bulk_msg(usb_dev, pipe, data, len, actual_length, timeout_ms) \ + usb_bulk_msg((usb_dev), (pipe), (data), (len), (actual_length), \ + ((timeout_ms) == 0) || ((timeout_ms) * HZ / 1000 > 0) ? ((timeout_ms) * HZ / 1000) : 1) +#endif + + +#ifdef CONFIG_USB_SUPPORT_ASYNC_VDN_REQ +int usb_async_write8(struct intf_hdl *pintfhdl, u32 addr, u8 val); +int usb_async_write16(struct intf_hdl *pintfhdl, u32 addr, u16 val); +int usb_async_write32(struct intf_hdl *pintfhdl, u32 addr, u32 val); +#endif /* CONFIG_USB_SUPPORT_ASYNC_VDN_REQ */ + +unsigned int ffaddr2pipehdl(struct dvobj_priv *pdvobj, u32 addr); + +void usb_read_mem(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *rmem); +void usb_write_mem(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *wmem); + +void usb_read_port_cancel(struct intf_hdl *pintfhdl); + +u32 usb_write_port(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *wmem); +void usb_write_port_cancel(struct intf_hdl *pintfhdl); + +int usbctrl_vendorreq(struct intf_hdl *pintfhdl, u8 request, u16 value, u16 index, void *pdata, u16 len, u8 requesttype); +#ifdef CONFIG_USB_SUPPORT_ASYNC_VDN_REQ +int _usbctrl_vendorreq_async_write(struct usb_device *udev, u8 request, + u16 value, u16 index, void *pdata, u16 len, u8 requesttype); +#endif /* CONFIG_USB_SUPPORT_ASYNC_VDN_REQ */ + +u8 usb_read8(struct intf_hdl *pintfhdl, u32 addr); +u16 usb_read16(struct intf_hdl *pintfhdl, u32 addr); +u32 usb_read32(struct intf_hdl *pintfhdl, u32 addr); +int usb_write8(struct intf_hdl *pintfhdl, u32 addr, u8 val); +int usb_write16(struct intf_hdl *pintfhdl, u32 addr, u16 val); +int usb_write32(struct intf_hdl *pintfhdl, u32 addr, u32 val); +int usb_writeN(struct intf_hdl *pintfhdl, u32 addr, u32 length, u8 *pdata); +u32 usb_read_port(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *rmem); +void usb_recv_tasklet(void *priv); + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE +void usb_read_interrupt_complete(struct urb *purb, struct pt_regs *regs); +u32 usb_read_interrupt(struct intf_hdl *pintfhdl, u32 addr); +#endif +#endif diff --git a/include/usb_osintf.h b/include/usb_osintf.h new file mode 100644 index 0000000..48495b4 --- /dev/null +++ b/include/usb_osintf.h @@ -0,0 +1,26 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __USB_OSINTF_H +#define __USB_OSINTF_H + +#include + +#define USBD_HALTED(Status) ((u32)(Status) >> 30 == 3) + + +u8 usbvendorrequest(struct dvobj_priv *pdvobjpriv, RT_USB_BREQUEST brequest, RT_USB_WVALUE wvalue, u8 windex, void *data, u8 datalen, u8 isdirectionin); + + +#endif diff --git a/include/usb_vendor_req.h b/include/usb_vendor_req.h new file mode 100644 index 0000000..3e25878 --- /dev/null +++ b/include/usb_vendor_req.h @@ -0,0 +1,56 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _USB_VENDOR_REQUEST_H_ +#define _USB_VENDOR_REQUEST_H_ + +/* 4 Set/Get Register related wIndex/Data */ +#define RT_USB_RESET_MASK_OFF 0 +#define RT_USB_RESET_MASK_ON 1 +#define RT_USB_SLEEP_MASK_OFF 0 +#define RT_USB_SLEEP_MASK_ON 1 +#define RT_USB_LDO_ON 1 +#define RT_USB_LDO_OFF 0 + +/* 4 Set/Get SYSCLK related wValue or Data */ +#define RT_USB_SYSCLK_32KHZ 0 +#define RT_USB_SYSCLK_40MHZ 1 +#define RT_USB_SYSCLK_60MHZ 2 + + +typedef enum _RT_USB_BREQUEST { + RT_USB_SET_REGISTER = 1, + RT_USB_SET_SYSCLK = 2, + RT_USB_GET_SYSCLK = 3, + RT_USB_GET_REGISTER = 4 +} RT_USB_BREQUEST; + + +typedef enum _RT_USB_WVALUE { + RT_USB_RESET_MASK = 1, + RT_USB_SLEEP_MASK = 2, + RT_USB_USB_HRCPWM = 3, + RT_USB_LDO = 4, + RT_USB_BOOT_TYPE = 5 +} RT_USB_WVALUE; + + +#if 0 +BOOLEAN usbvendorrequest(PCE_USB_DEVICE CEdevice, RT_USB_BREQUEST bRequest, RT_USB_WVALUE wValue, u8 wIndex, void *Data, u8 DataLength, BOOLEAN isDirectionIn); +BOOLEAN CEusbGetStatusRequest(PCE_USB_DEVICE CEdevice, u16 Op, u16 Index, void *Data); +BOOLEAN CEusbFeatureRequest(PCE_USB_DEVICE CEdevice, u16 Op, u16 FeatureSelector, u16 Index); +BOOLEAN CEusbGetDescriptorRequest(PCE_USB_DEVICE CEdevice, short urbLength, u8 DescriptorType, u8 Index, u16 LanguageId, void *TransferBuffer, u32 TransferBufferLength); +#endif + +#endif diff --git a/include/wifi.h b/include/wifi.h new file mode 100755 index 0000000..d07b349 --- /dev/null +++ b/include/wifi.h @@ -0,0 +1,1369 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef _WIFI_H_ +#define _WIFI_H_ + + +#ifndef BIT +#define BIT(x) (1 << (x)) +#endif +#ifndef BIT_ULL +#define BIT_ULL(x) (1ULL << (x)) +#endif + + +#define WLAN_ETHHDR_LEN 14 +#define WLAN_ETHADDR_LEN 6 +#define WLAN_IEEE_OUI_LEN 3 +#define WLAN_ADDR_LEN 6 +#define WLAN_CRC_LEN 4 +#define WLAN_BSSID_LEN 6 +#define WLAN_BSS_TS_LEN 8 +#define WLAN_HDR_A3_LEN 24 +#define WLAN_HDR_A4_LEN 30 +#define WLAN_HDR_A3_QOS_LEN 26 +#define WLAN_HDR_A4_QOS_LEN 32 +#define WLAN_SSID_MAXLEN 32 +#define WLAN_DATA_MAXLEN 2312 + +#define WLAN_A3_PN_OFFSET 24 +#define WLAN_A4_PN_OFFSET 30 + +#define WLAN_MIN_ETHFRM_LEN 60 +#define WLAN_MAX_ETHFRM_LEN 1514 +#define WLAN_ETHHDR_LEN 14 +#define WLAN_WMM_LEN 24 +#define VENDOR_NAME_LEN 20 + +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE +#define WLAN_MAX_VENDOR_IE_LEN 255 +#define WLAN_MAX_VENDOR_IE_NUM 5 +#define WIFI_BEACON_VENDOR_IE_BIT BIT(0) +#define WIFI_PROBEREQ_VENDOR_IE_BIT BIT(1) +#define WIFI_PROBERESP_VENDOR_IE_BIT BIT(2) +#define WIFI_ASSOCREQ_VENDOR_IE_BIT BIT(3) +#define WIFI_ASSOCRESP_VENDOR_IE_BIT BIT(4) +#ifdef CONFIG_P2P +#define WIFI_P2P_PROBEREQ_VENDOR_IE_BIT BIT(5) +#define WIFI_P2P_PROBERESP_VENDOR_IE_BIT BIT(6) +#define WLAN_MAX_VENDOR_IE_MASK_MAX 7 +#else +#define WLAN_MAX_VENDOR_IE_MASK_MAX 5 +#endif +#endif + +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +#define WLAN_MAX_KEEP_ALIVE_IE_LEN 256 +#endif/*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#define P80211CAPTURE_VERSION 0x80211001 + +/* This value is tested by WiFi 11n Test Plan 5.2.3. + * This test verifies the WLAN NIC can update the NAV through sending the CTS with large duration. */ +#define WiFiNavUpperUs 30000 /* 30 ms */ + +#ifdef GREEN_HILL +#pragma pack(1) +#endif + +enum WIFI_FRAME_TYPE { + WIFI_MGT_TYPE = (0), + WIFI_CTRL_TYPE = (BIT(2)), + WIFI_DATA_TYPE = (BIT(3)), + WIFI_QOS_DATA_TYPE = (BIT(7) | BIT(3)), /* !< QoS Data */ +}; + +enum WIFI_FRAME_SUBTYPE { + + /* below is for mgt frame */ + WIFI_ASSOCREQ = (0 | WIFI_MGT_TYPE), + WIFI_ASSOCRSP = (BIT(4) | WIFI_MGT_TYPE), + WIFI_REASSOCREQ = (BIT(5) | WIFI_MGT_TYPE), + WIFI_REASSOCRSP = (BIT(5) | BIT(4) | WIFI_MGT_TYPE), + WIFI_PROBEREQ = (BIT(6) | WIFI_MGT_TYPE), + WIFI_PROBERSP = (BIT(6) | BIT(4) | WIFI_MGT_TYPE), + WIFI_BEACON = (BIT(7) | WIFI_MGT_TYPE), + WIFI_ATIM = (BIT(7) | BIT(4) | WIFI_MGT_TYPE), + WIFI_DISASSOC = (BIT(7) | BIT(5) | WIFI_MGT_TYPE), + WIFI_AUTH = (BIT(7) | BIT(5) | BIT(4) | WIFI_MGT_TYPE), + WIFI_DEAUTH = (BIT(7) | BIT(6) | WIFI_MGT_TYPE), + WIFI_ACTION = (BIT(7) | BIT(6) | BIT(4) | WIFI_MGT_TYPE), + WIFI_ACTION_NOACK = (BIT(7) | BIT(6) | BIT(5) | WIFI_MGT_TYPE), + + /* below is for control frame */ + WIFI_BF_REPORT_POLL = (BIT(6) | WIFI_CTRL_TYPE), + WIFI_NDPA = (BIT(6) | BIT(4) | WIFI_CTRL_TYPE), + WIFI_BAR = (BIT(7) | WIFI_CTRL_TYPE), + WIFI_PSPOLL = (BIT(7) | BIT(5) | WIFI_CTRL_TYPE), + WIFI_RTS = (BIT(7) | BIT(5) | BIT(4) | WIFI_CTRL_TYPE), + WIFI_CTS = (BIT(7) | BIT(6) | WIFI_CTRL_TYPE), + WIFI_ACK = (BIT(7) | BIT(6) | BIT(4) | WIFI_CTRL_TYPE), + WIFI_CFEND = (BIT(7) | BIT(6) | BIT(5) | WIFI_CTRL_TYPE), + WIFI_CFEND_CFACK = (BIT(7) | BIT(6) | BIT(5) | BIT(4) | WIFI_CTRL_TYPE), + + /* below is for data frame */ + WIFI_DATA = (0 | WIFI_DATA_TYPE), + WIFI_DATA_CFACK = (BIT(4) | WIFI_DATA_TYPE), + WIFI_DATA_CFPOLL = (BIT(5) | WIFI_DATA_TYPE), + WIFI_DATA_CFACKPOLL = (BIT(5) | BIT(4) | WIFI_DATA_TYPE), + WIFI_DATA_NULL = (BIT(6) | WIFI_DATA_TYPE), + WIFI_CF_ACK = (BIT(6) | BIT(4) | WIFI_DATA_TYPE), + WIFI_CF_POLL = (BIT(6) | BIT(5) | WIFI_DATA_TYPE), + WIFI_CF_ACKPOLL = (BIT(6) | BIT(5) | BIT(4) | WIFI_DATA_TYPE), + WIFI_QOS_DATA_NULL = (BIT(6) | WIFI_QOS_DATA_TYPE), +}; + +enum WIFI_REASON_CODE { + _RSON_RESERVED_ = 0, + _RSON_UNSPECIFIED_ = 1, + _RSON_AUTH_NO_LONGER_VALID_ = 2, + _RSON_DEAUTH_STA_LEAVING_ = 3, + _RSON_INACTIVITY_ = 4, + _RSON_UNABLE_HANDLE_ = 5, + _RSON_CLS2_ = 6, + _RSON_CLS3_ = 7, + _RSON_DISAOC_STA_LEAVING_ = 8, + _RSON_ASOC_NOT_AUTH_ = 9, + + /* WPA reason */ + _RSON_INVALID_IE_ = 13, + _RSON_MIC_FAILURE_ = 14, + _RSON_4WAY_HNDSHK_TIMEOUT_ = 15, + _RSON_GROUP_KEY_UPDATE_TIMEOUT_ = 16, + _RSON_DIFF_IE_ = 17, + _RSON_MLTCST_CIPHER_NOT_VALID_ = 18, + _RSON_UNICST_CIPHER_NOT_VALID_ = 19, + _RSON_AKMP_NOT_VALID_ = 20, + _RSON_UNSUPPORT_RSNE_VER_ = 21, + _RSON_INVALID_RSNE_CAP_ = 22, + _RSON_IEEE_802DOT1X_AUTH_FAIL_ = 23, + + /* belowing are Realtek definition */ + _RSON_PMK_NOT_AVAILABLE_ = 24, + _RSON_TDLS_TEAR_TOOFAR_ = 25, + _RSON_TDLS_TEAR_UN_RSN_ = 26, +}; + +/* Reason codes (IEEE 802.11-2007, 7.3.1.7, Table 7-22) */ +#if 0 +#define WLAN_REASON_UNSPECIFIED 1 +#define WLAN_REASON_PREV_AUTH_NOT_VALID 2 +#define WLAN_REASON_DEAUTH_LEAVING 3 +#define WLAN_REASON_DISASSOC_DUE_TO_INACTIVITY 4 +#define WLAN_REASON_DISASSOC_AP_BUSY 5 +#define WLAN_REASON_CLASS2_FRAME_FROM_NONAUTH_STA 6 +#define WLAN_REASON_CLASS3_FRAME_FROM_NONASSOC_STA 7 +#define WLAN_REASON_DISASSOC_STA_HAS_LEFT 8 +#define WLAN_REASON_STA_REQ_ASSOC_WITHOUT_AUTH 9 +#endif +/* IEEE 802.11h */ +#define WLAN_REASON_PWR_CAPABILITY_NOT_VALID 10 +#define WLAN_REASON_SUPPORTED_CHANNEL_NOT_VALID 11 +#if 0 +/* IEEE 802.11i */ +#define WLAN_REASON_INVALID_IE 13 +#define WLAN_REASON_MICHAEL_MIC_FAILURE 14 +#define WLAN_REASON_4WAY_HANDSHAKE_TIMEOUT 15 +#define WLAN_REASON_GROUP_KEY_UPDATE_TIMEOUT 16 +#define WLAN_REASON_IE_IN_4WAY_DIFFERS 17 +#define WLAN_REASON_GROUP_CIPHER_NOT_VALID 18 +#define WLAN_REASON_PAIRWISE_CIPHER_NOT_VALID 19 +#define WLAN_REASON_AKMP_NOT_VALID 20 +#define WLAN_REASON_UNSUPPORTED_RSN_IE_VERSION 21 +#define WLAN_REASON_INVALID_RSN_IE_CAPAB 22 +#define WLAN_REASON_IEEE_802_1X_AUTH_FAILED 23 +#define WLAN_REASON_CIPHER_SUITE_REJECTED 24 +#endif + +enum WIFI_STATUS_CODE { + _STATS_SUCCESSFUL_ = 0, + _STATS_FAILURE_ = 1, + _STATS_SEC_DISABLED_ = 5, + _STATS_NOT_IN_SAME_BSS_ = 7, + _STATS_CAP_FAIL_ = 10, + _STATS_NO_ASOC_ = 11, + _STATS_OTHER_ = 12, + _STATS_NO_SUPP_ALG_ = 13, + _STATS_OUT_OF_AUTH_SEQ_ = 14, + _STATS_CHALLENGE_FAIL_ = 15, + _STATS_AUTH_TIMEOUT_ = 16, + _STATS_UNABLE_HANDLE_STA_ = 17, + _STATS_RATE_FAIL_ = 18, + _STATS_REFUSED_TEMPORARILY_ = 30, + _STATS_DECLINE_REQ_ = 37, + _STATS_INVALID_PARAMETERS_ = 38, + _STATS_INVALID_RSNIE_ = 72, +}; + +/* Status codes (IEEE 802.11-2007, 7.3.1.9, Table 7-23) */ +#if 0 +#define WLAN_STATUS_SUCCESS 0 +#define WLAN_STATUS_UNSPECIFIED_FAILURE 1 +#define WLAN_STATUS_CAPS_UNSUPPORTED 10 +#define WLAN_STATUS_REASSOC_NO_ASSOC 11 +#define WLAN_STATUS_ASSOC_DENIED_UNSPEC 12 +#define WLAN_STATUS_NOT_SUPPORTED_AUTH_ALG 13 +#define WLAN_STATUS_UNKNOWN_AUTH_TRANSACTION 14 +#define WLAN_STATUS_CHALLENGE_FAIL 15 +#define WLAN_STATUS_AUTH_TIMEOUT 16 +#define WLAN_STATUS_AP_UNABLE_TO_HANDLE_NEW_STA 17 +#define WLAN_STATUS_ASSOC_DENIED_RATES 18 +#endif +/* entended */ +/* IEEE 802.11b */ +#define WLAN_STATUS_ASSOC_DENIED_NOSHORT 19 +#define WLAN_STATUS_ASSOC_DENIED_NOPBCC 20 +#define WLAN_STATUS_ASSOC_DENIED_NOAGILITY 21 +/* IEEE 802.11h */ +#define WLAN_STATUS_SPEC_MGMT_REQUIRED 22 +#define WLAN_STATUS_PWR_CAPABILITY_NOT_VALID 23 +#define WLAN_STATUS_SUPPORTED_CHANNEL_NOT_VALID 24 +/* IEEE 802.11g */ +#define WLAN_STATUS_ASSOC_DENIED_NO_SHORT_SLOT_TIME 25 +#define WLAN_STATUS_ASSOC_DENIED_NO_ER_PBCC 26 +#define WLAN_STATUS_ASSOC_DENIED_NO_DSSS_OFDM 27 +/* IEEE 802.11w */ +#define WLAN_STATUS_ASSOC_REJECTED_TEMPORARILY 30 +#define WLAN_STATUS_ROBUST_MGMT_FRAME_POLICY_VIOLATION 31 +/* IEEE 802.11i */ +#define WLAN_STATUS_INVALID_IE 40 +#define WLAN_STATUS_GROUP_CIPHER_NOT_VALID 41 +#define WLAN_STATUS_PAIRWISE_CIPHER_NOT_VALID 42 +#define WLAN_STATUS_AKMP_NOT_VALID 43 +#define WLAN_STATUS_UNSUPPORTED_RSN_IE_VERSION 44 +#define WLAN_STATUS_INVALID_RSN_IE_CAPAB 45 +#define WLAN_STATUS_CIPHER_REJECTED_PER_POLICY 46 +#define WLAN_STATUS_TS_NOT_CREATED 47 +#define WLAN_STATUS_DIRECT_LINK_NOT_ALLOWED 48 +#define WLAN_STATUS_DEST_STA_NOT_PRESENT 49 +#define WLAN_STATUS_DEST_STA_NOT_QOS_STA 50 +#define WLAN_STATUS_ASSOC_DENIED_LISTEN_INT_TOO_LARGE 51 +/* IEEE 802.11r */ +#define WLAN_STATUS_INVALID_FT_ACTION_FRAME_COUNT 52 +#define WLAN_STATUS_INVALID_PMKID 53 +#define WLAN_STATUS_INVALID_MDIE 54 +#define WLAN_STATUS_INVALID_FTIE 55 + + +enum WIFI_REG_DOMAIN { + DOMAIN_FCC = 1, + DOMAIN_IC = 2, + DOMAIN_ETSI = 3, + DOMAIN_SPAIN = 4, + DOMAIN_FRANCE = 5, + DOMAIN_MKK = 6, + DOMAIN_ISRAEL = 7, + DOMAIN_MKK1 = 8, + DOMAIN_MKK2 = 9, + DOMAIN_MKK3 = 10, + DOMAIN_MAX +}; + +#define _TO_DS_ BIT(8) +#define _FROM_DS_ BIT(9) +#define _MORE_FRAG_ BIT(10) +#define _RETRY_ BIT(11) +#define _PWRMGT_ BIT(12) +#define _MORE_DATA_ BIT(13) +#define _PRIVACY_ BIT(14) +#define _ORDER_ BIT(15) + +#define SetToDs(pbuf) \ + do { \ + *(unsigned short *)(pbuf) |= cpu_to_le16(_TO_DS_); \ + } while (0) + +#define GetToDs(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_TO_DS_)) != 0) + +#define ClearToDs(pbuf) \ + do { \ + *(unsigned short *)(pbuf) &= (~cpu_to_le16(_TO_DS_)); \ + } while (0) + +#define SetFrDs(pbuf) \ + do { \ + *(unsigned short *)(pbuf) |= cpu_to_le16(_FROM_DS_); \ + } while (0) + +#define GetFrDs(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_FROM_DS_)) != 0) + +#define ClearFrDs(pbuf) \ + do { \ + *(unsigned short *)(pbuf) &= (~cpu_to_le16(_FROM_DS_)); \ + } while (0) + +#define get_tofr_ds(pframe) ((GetFrDs(pframe) << 1) | GetToDs(pframe)) + + +#define SetMFrag(pbuf) \ + do { \ + *(unsigned short *)(pbuf) |= cpu_to_le16(_MORE_FRAG_); \ + } while (0) + +#define GetMFrag(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_MORE_FRAG_)) != 0) + +#define ClearMFrag(pbuf) \ + do { \ + *(unsigned short *)(pbuf) &= (~cpu_to_le16(_MORE_FRAG_)); \ + } while (0) + +#define SetRetry(pbuf) \ + do { \ + *(unsigned short *)(pbuf) |= cpu_to_le16(_RETRY_); \ + } while (0) + +#define GetRetry(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_RETRY_)) != 0) + +#define ClearRetry(pbuf) \ + do { \ + *(unsigned short *)(pbuf) &= (~cpu_to_le16(_RETRY_)); \ + } while (0) + +#define SetPwrMgt(pbuf) \ + do { \ + *(unsigned short *)(pbuf) |= cpu_to_le16(_PWRMGT_); \ + } while (0) + +#define GetPwrMgt(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_PWRMGT_)) != 0) + +#define ClearPwrMgt(pbuf) \ + do { \ + *(unsigned short *)(pbuf) &= (~cpu_to_le16(_PWRMGT_)); \ + } while (0) + +#define SetMData(pbuf) \ + do { \ + *(unsigned short *)(pbuf) |= cpu_to_le16(_MORE_DATA_); \ + } while (0) + +#define GetMData(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_MORE_DATA_)) != 0) + +#define ClearMData(pbuf) \ + do { \ + *(unsigned short *)(pbuf) &= (~cpu_to_le16(_MORE_DATA_)); \ + } while (0) + +#define SetPrivacy(pbuf) \ + do { \ + *(unsigned short *)(pbuf) |= cpu_to_le16(_PRIVACY_); \ + } while (0) + +#define GetPrivacy(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_PRIVACY_)) != 0) + +#define ClearPrivacy(pbuf) \ + do { \ + *(unsigned short *)(pbuf) &= (~cpu_to_le16(_PRIVACY_)); \ + } while (0) + + +#define GetOrder(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_ORDER_)) != 0) + +#define GetFrameType(pbuf) (le16_to_cpu(*(unsigned short *)(pbuf)) & (BIT(3) | BIT(2))) + +#define SetFrameType(pbuf, type) \ + do { \ + *(unsigned short *)(pbuf) &= __constant_cpu_to_le16(~(BIT(3) | BIT(2))); \ + *(unsigned short *)(pbuf) |= __constant_cpu_to_le16(type); \ + } while (0) + +#define get_frame_sub_type(pbuf) (cpu_to_le16(*(unsigned short *)(pbuf)) & (BIT(7) | BIT(6) | BIT(5) | BIT(4) | BIT(3) | BIT(2))) + + +#define set_frame_sub_type(pbuf, type) \ + do { \ + *(unsigned short *)(pbuf) &= cpu_to_le16(~(BIT(7) | BIT(6) | BIT(5) | BIT(4) | BIT(3) | BIT(2))); \ + *(unsigned short *)(pbuf) |= cpu_to_le16(type); \ + } while (0) + + +#define GetSequence(pbuf) (cpu_to_le16(*(unsigned short *)((SIZE_PTR)(pbuf) + 22)) >> 4) + +#define GetFragNum(pbuf) (cpu_to_le16(*(unsigned short *)((SIZE_PTR)(pbuf) + 22)) & 0x0f) + +#define GetTupleCache(pbuf) (cpu_to_le16(*(unsigned short *)((SIZE_PTR)(pbuf) + 22))) + +#define SetFragNum(pbuf, num) \ + do { \ + *(unsigned short *)((SIZE_PTR)(pbuf) + 22) = \ + ((*(unsigned short *)((SIZE_PTR)(pbuf) + 22)) & le16_to_cpu(~(0x000f))) | \ + cpu_to_le16(0x0f & (num)); \ + } while (0) + +#define SetSeqNum(pbuf, num) \ + do { \ + *(unsigned short *)((SIZE_PTR)(pbuf) + 22) = \ + ((*(unsigned short *)((SIZE_PTR)(pbuf) + 22)) & le16_to_cpu((unsigned short)~0xfff0)) | \ + le16_to_cpu((unsigned short)(0xfff0 & (num << 4))); \ + } while (0) + +#define set_duration(pbuf, dur) \ + do { \ + *(unsigned short *)((SIZE_PTR)(pbuf) + 2) = cpu_to_le16(0xffff & (dur)); \ + } while (0) + + +/* QoS control field */ +#define SetPriority(qc, tid) SET_BITS_TO_LE_2BYTE(((u8 *)(qc)), 0, 4, tid) +#define SetEOSP(qc, eosp) SET_BITS_TO_LE_2BYTE(((u8 *)(qc)), 4, 1, eosp) +#define SetAckpolicy(qc, ack) SET_BITS_TO_LE_2BYTE(((u8 *)(qc)), 5, 2, ack) +#define SetAMsdu(qc, amsdu) SET_BITS_TO_LE_2BYTE(((u8 *)(qc)), 7, 1, amsdu) + +#define GetPriority(qc) LE_BITS_TO_2BYTE(((u8 *)(qc)), 0, 4) +#define GetEOSP(qc) LE_BITS_TO_2BYTE(((u8 *)(qc)), 4, 1) +#define GetAckpolicy(qc) LE_BITS_TO_2BYTE(((u8 *)(qc)), 5, 2) +#define GetAMsdu(qc) LE_BITS_TO_2BYTE(((u8 *)(qc)), 7, 1) + +/* QoS control field (MSTA only) */ +#define set_mctrl_present(qc, p) SET_BITS_TO_LE_2BYTE(((u8 *)(qc)), 8, 1, p) +#define set_mps_lv(qc, lv) SET_BITS_TO_LE_2BYTE(((u8 *)(qc)), 9, 1, lv) +#define set_rspi(qc, rspi) SET_BITS_TO_LE_2BYTE(((u8 *)(qc)), 10, 1, rspi) + +#define get_mctrl_present(qc) LE_BITS_TO_2BYTE(((u8 *)(qc)), 8, 1) +#define get_mps_lv(qc) LE_BITS_TO_2BYTE(((u8 *)(qc)), 9, 1) +#define get_rspi(qc) LE_BITS_TO_2BYTE(((u8 *)(qc)), 10, 1) + + +#define GetAid(pbuf) (cpu_to_le16(*(unsigned short *)((SIZE_PTR)(pbuf) + 2)) & 0x3fff) + +#define GetTid(pbuf) (cpu_to_le16(*(unsigned short *)((SIZE_PTR)(pbuf) + (((GetToDs(pbuf)<<1) | GetFrDs(pbuf)) == 3 ? 30 : 24))) & 0x000f) + +#define GetAddr1Ptr(pbuf) ((unsigned char *)((SIZE_PTR)(pbuf) + 4)) + +#define get_addr2_ptr(pbuf) ((unsigned char *)((SIZE_PTR)(pbuf) + 10)) + +#define GetAddr3Ptr(pbuf) ((unsigned char *)((SIZE_PTR)(pbuf) + 16)) + +#define GetAddr4Ptr(pbuf) ((unsigned char *)((SIZE_PTR)(pbuf) + 24)) + + +#define MacAddr_isBcst(addr) \ + (\ + ((addr[0] == 0xff) && (addr[1] == 0xff) && \ + (addr[2] == 0xff) && (addr[3] == 0xff) && \ + (addr[4] == 0xff) && (addr[5] == 0xff)) ? _TRUE : _FALSE \ + ) + +__inline static int IS_MCAST(const u8 *da) +{ + if ((*da) & 0x01) + return _TRUE; + else + return _FALSE; +} + +__inline static unsigned char *get_ra(unsigned char *pframe) +{ + unsigned char *ra; + ra = GetAddr1Ptr(pframe); + return ra; +} +__inline static unsigned char *get_ta(unsigned char *pframe) +{ + unsigned char *ta; + ta = get_addr2_ptr(pframe); + return ta; +} + +/* can't apply to mesh mode */ +__inline static unsigned char *get_da(unsigned char *pframe) +{ + unsigned char *da; + unsigned int to_fr_ds = (GetFrDs(pframe) << 1) | GetToDs(pframe); + + switch (to_fr_ds) { + case 0x00: /* ToDs=0, FromDs=0 */ + da = GetAddr1Ptr(pframe); + break; + case 0x01: /* ToDs=1, FromDs=0 */ + da = GetAddr3Ptr(pframe); + break; + case 0x02: /* ToDs=0, FromDs=1 */ + da = GetAddr1Ptr(pframe); + break; + default: /* ToDs=1, FromDs=1 */ + da = GetAddr3Ptr(pframe); + break; + } + + return da; +} + +/* can't apply to mesh mode */ +__inline static unsigned char *get_sa(unsigned char *pframe) +{ + unsigned char *sa; + unsigned int to_fr_ds = (GetFrDs(pframe) << 1) | GetToDs(pframe); + + switch (to_fr_ds) { + case 0x00: /* ToDs=0, FromDs=0 */ + sa = get_addr2_ptr(pframe); + break; + case 0x01: /* ToDs=1, FromDs=0 */ + sa = get_addr2_ptr(pframe); + break; + case 0x02: /* ToDs=0, FromDs=1 */ + sa = GetAddr3Ptr(pframe); + break; + default: /* ToDs=1, FromDs=1 */ + sa = GetAddr4Ptr(pframe); + break; + } + + return sa; +} + +/* can't apply to mesh mode */ +__inline static unsigned char *get_hdr_bssid(unsigned char *pframe) +{ + unsigned char *bssid= NULL; + unsigned int to_fr_ds = (GetFrDs(pframe) << 1) | GetToDs(pframe); + + switch (to_fr_ds) { + case 0x00: /* ToDs=0, FromDs=0 */ + bssid = GetAddr3Ptr(pframe); + break; + case 0x01: /* ToDs=1, FromDs=0 */ + bssid = GetAddr1Ptr(pframe); + break; + case 0x02: /* ToDs=0, FromDs=1 */ + bssid = get_addr2_ptr(pframe); + break; + case 0x03: /* ToDs=1, FromDs=1 */ + bssid = GetAddr1Ptr(pframe); + break; + } + + return bssid; +} + + +__inline static int IsFrameTypeCtrl(unsigned char *pframe) +{ + if (WIFI_CTRL_TYPE == GetFrameType(pframe)) + return _TRUE; + else + return _FALSE; +} +static inline int IsFrameTypeMgnt(unsigned char *pframe) +{ + if (GetFrameType(pframe) == WIFI_MGT_TYPE) + return _TRUE; + else + return _FALSE; +} +static inline int IsFrameTypeData(unsigned char *pframe) +{ + if (GetFrameType(pframe) == WIFI_DATA_TYPE) + return _TRUE; + else + return _FALSE; +} + + +/*----------------------------------------------------------------------------- + Below is for the security related definition +------------------------------------------------------------------------------*/ +#define _RESERVED_FRAME_TYPE_ 0 +#define _SKB_FRAME_TYPE_ 2 +#define _PRE_ALLOCMEM_ 1 +#define _PRE_ALLOCHDR_ 3 +#define _PRE_ALLOCLLCHDR_ 4 +#define _PRE_ALLOCICVHDR_ 5 +#define _PRE_ALLOCMICHDR_ 6 + +#define _SIFSTIME_ ((priv->pmib->dot11BssType.net_work_type&WIRELESS_11A) ? 16 : 10) +#define _ACKCTSLNG_ 14 /* 14 bytes long, including crclng */ +#define _CRCLNG_ 4 + +#define _ASOCREQ_IE_OFFSET_ 4 /* excluding wlan_hdr */ +#define _ASOCRSP_IE_OFFSET_ 6 +#define _REASOCREQ_IE_OFFSET_ 10 +#define _REASOCRSP_IE_OFFSET_ 6 +#define _PROBEREQ_IE_OFFSET_ 0 +#define _PROBERSP_IE_OFFSET_ 12 +#define _AUTH_IE_OFFSET_ 6 +#define _DEAUTH_IE_OFFSET_ 0 +#define _BEACON_IE_OFFSET_ 12 +#define _PUBLIC_ACTION_IE_OFFSET_ 8 + +#define _FIXED_IE_LENGTH_ _BEACON_IE_OFFSET_ + +#define _SSID_IE_ 0 +#define _SUPPORTEDRATES_IE_ 1 +#define _DSSET_IE_ 3 +#define _TIM_IE_ 5 +#define _IBSS_PARA_IE_ 6 +#define _COUNTRY_IE_ 7 +#define _CHLGETXT_IE_ 16 +#define _SUPPORTED_CH_IE_ 36 +#define _CH_SWTICH_ANNOUNCE_ 37 /* Secondary Channel Offset */ +#define _MEAS_REQ_IE_ 38 +#define _MEAS_RSP_IE_ 39 +#define _RSN_IE_2_ 48 +#define _SSN_IE_1_ 221 +#define _ERPINFO_IE_ 42 +#define _EXT_SUPPORTEDRATES_IE_ 50 + +#define _HT_CAPABILITY_IE_ 45 +#define _MDIE_ 54 +#define _FTIE_ 55 +#define _TIMEOUT_ITVL_IE_ 56 +#define _SRC_IE_ 59 +#define _HT_EXTRA_INFO_IE_ 61 +#define _HT_ADD_INFO_IE_ 61 /* _HT_EXTRA_INFO_IE_ */ +#define _WAPI_IE_ 68 +#define _EID_RRM_EN_CAP_IE_ 70 + + +/* #define EID_BSSCoexistence 72 */ /* 20/40 BSS Coexistence + * #define EID_BSSIntolerantChlReport 73 */ +#define _RIC_Descriptor_IE_ 75 +#ifdef CONFIG_IEEE80211W +#define _MME_IE_ 76 /* 802.11w Management MIC element */ +#endif /* CONFIG_IEEE80211W */ +#define _LINK_ID_IE_ 101 +#define _CH_SWITCH_TIMING_ 104 +#define _PTI_BUFFER_STATUS_ 106 +#define _EXT_CAP_IE_ 127 +#define _VENDOR_SPECIFIC_IE_ 221 + +#define _RESERVED47_ 47 + +typedef enum _ELEMENT_ID { + EID_SsId = 0, /* service set identifier (0:32) */ + EID_SupRates = 1, /* supported rates (1:8) */ + EID_FHParms = 2, /* FH parameter set (5) */ + EID_DSParms = 3, /* DS parameter set (1) */ + EID_CFParms = 4, /* CF parameter set (6) */ + EID_Tim = 5, /* Traffic Information Map (4:254) */ + EID_IbssParms = 6, /* IBSS parameter set (2) */ + EID_Country = 7, /* */ + + /* Form 7.3.2: Information elements in 802.11E/D13.0, page 46. */ + EID_QBSSLoad = 11, + EID_EDCAParms = 12, + EID_TSpec = 13, + EID_TClass = 14, + EID_Schedule = 15, + /* */ + + EID_Ctext = 16, /* challenge text*/ + EID_POWER_CONSTRAINT = 32, /* Power Constraint*/ + + /* vivi for WIFITest, 802.11h AP, 20100427 */ + /* 2010/12/26 MH The definition we can declare always!! */ + EID_PowerCap = 33, + EID_TPC = 35, + EID_SupportedChannels = 36, + EID_ChlSwitchAnnounce = 37, + + EID_MeasureRequest = 38, /* Measurement Request */ + EID_MeasureReport = 39, /* Measurement Report */ + + EID_ERPInfo = 42, + + /* Form 7.3.2: Information elements in 802.11E/D13.0, page 46. */ + EID_TSDelay = 43, + EID_TCLASProc = 44, + EID_HTCapability = 45, + EID_QoSCap = 46, + /* */ + + EID_WPA2 = 48, + EID_ExtSupRates = 50, + + EID_FTIE = 55, /* Defined in 802.11r */ + EID_Timeout = 56, /* Defined in 802.11r */ + + EID_SupRegulatory = 59, /* Supported Requlatory Classes 802.11y */ + EID_HTInfo = 61, + EID_SecondaryChnlOffset = 62, + + EID_BSSCoexistence = 72, /* 20/40 BSS Coexistence */ + EID_BSSIntolerantChlReport = 73, + EID_OBSS = 74, /* Overlapping BSS Scan Parameters */ + + EID_LinkIdentifier = 101, /* Defined in 802.11z */ + EID_WakeupSchedule = 102, /* Defined in 802.11z */ + EID_ChnlSwitchTimeing = 104, /* Defined in 802.11z */ + EID_PTIControl = 105, /* Defined in 802.11z */ + EID_PUBufferStatus = 106, /* Defined in 802.11z */ + + EID_EXTCapability = 127, /* Extended Capabilities */ + /* From S19:Aironet IE and S21:AP IP address IE in CCX v1.13, p16 and p18. */ + EID_Aironet = 133, /* 0x85: Aironet Element for Cisco CCX */ + EID_CiscoIP = 149, /* 0x95: IP Address IE for Cisco CCX */ + + EID_CellPwr = 150, /* 0x96: Cell Power Limit IE. Ref. 0x96. */ + + EID_CCKM = 156, + + EID_Vendor = 221, /* 0xDD: Vendor Specific */ + + EID_WAPI = 68, + EID_VHTCapability = 191, /* Based on 802.11ac D2.0 */ + EID_VHTOperation = 192, /* Based on 802.11ac D2.0 */ + EID_AID = 197, /* Based on 802.11ac D4.0 */ + EID_OpModeNotification = 199, /* Based on 802.11ac D3.0 */ +} ELEMENT_ID, *PELEMENT_ID; + +/* --------------------------------------------------------------------------- + Below is the fixed elements... +-----------------------------------------------------------------------------*/ +#define _AUTH_ALGM_NUM_ 2 +#define _AUTH_SEQ_NUM_ 2 +#define _BEACON_ITERVAL_ 2 +#define _CAPABILITY_ 2 +#define _CURRENT_APADDR_ 6 +#define _LISTEN_INTERVAL_ 2 +#define _RSON_CODE_ 2 +#define _ASOC_ID_ 2 +#define _STATUS_CODE_ 2 +#define _TIMESTAMP_ 8 + +#define AUTH_ODD_TO 0 +#define AUTH_EVEN_TO 1 + +#define WLAN_ETHCONV_ENCAP 1 +#define WLAN_ETHCONV_RFC1042 2 +#define WLAN_ETHCONV_8021h 3 + +#define cap_ESS BIT(0) +#define cap_IBSS BIT(1) +#define cap_CFPollable BIT(2) +#define cap_CFRequest BIT(3) +#define cap_Privacy BIT(4) +#define cap_ShortPremble BIT(5) +#define cap_PBCC BIT(6) +#define cap_ChAgility BIT(7) +#define cap_SpecMgmt BIT(8) +#define cap_QoS BIT(9) +#define cap_ShortSlot BIT(10) +#define cap_APSD BIT(11) +#define cap_RM BIT(12) +#define cap_DSSSOFDM BIT(13) +#define cap_DelayedBACK BIT(14) +#define cap_ImmediateBACK BIT(15) + +/*----------------------------------------------------------------------------- + Below is the definition for 802.11i / 802.1x +------------------------------------------------------------------------------*/ +#define _IEEE8021X_MGT_ 1 /* WPA */ +#define _IEEE8021X_PSK_ 2 /* WPA with pre-shared key */ + +#if 0 +#define _NO_PRIVACY_ 0 +#define _WEP_40_PRIVACY_ 1 +#define _TKIP_PRIVACY_ 2 +#define _WRAP_PRIVACY_ 3 +#define _CCMP_PRIVACY_ 4 +#define _WEP_104_PRIVACY_ 5 +#define _WEP_WPA_MIXED_PRIVACY_ 6 /* WEP + WPA */ +#endif + +#define _MME_IE_LENGTH_ 26 + +/*----------------------------------------------------------------------------- + Below is the definition for WMM +------------------------------------------------------------------------------*/ +#define _WMM_IE_Length_ 7 /* for WMM STA */ + + +/*----------------------------------------------------------------------------- + Below is the definition for 802.11n +------------------------------------------------------------------------------*/ + +/* #ifdef CONFIG_80211N_HT */ + +#define set_order_bit(pbuf) \ + do { \ + *(unsigned short *)(pbuf) |= cpu_to_le16(_ORDER_); \ + } while (0) + + + +#define GetOrderBit(pbuf) (((*(unsigned short *)(pbuf)) & le16_to_cpu(_ORDER_)) != 0) + +#define ACT_CAT_VENDOR 0x7F/* 127 */ + +/** + * struct rtw_ieee80211_bar - HT Block Ack Request + * + * This structure refers to "HT BlockAckReq" as + * described in 802.11n draft section 7.2.1.7.1 + */ +#if defined(PLATFORM_LINUX) +struct rtw_ieee80211_bar { + unsigned short frame_control; + unsigned short duration; + unsigned char ra[6]; + unsigned char ta[6]; + unsigned short control; + unsigned short start_seq_num; +} __attribute__((packed)); +#endif + +/* 802.11 BAR control masks */ +#define IEEE80211_BAR_CTRL_ACK_POLICY_NORMAL 0x0000 +#define IEEE80211_BAR_CTRL_CBMTID_COMPRESSED_BA 0x0004 + + +#if defined(PLATFORM_LINUX) || defined(PLATFORM_FREEBSD) + + + +/** +* struct rtw_ieee80211_ht_cap - HT capabilities +* +* This structure refers to "HT capabilities element" as +* described in 802.11n draft section 7.3.2.52 +*/ + +struct rtw_ieee80211_ht_cap { + unsigned short cap_info; + unsigned char ampdu_params_info; + unsigned char supp_mcs_set[16]; + unsigned short extended_ht_cap_info; + unsigned int tx_BF_cap_info; + unsigned char antenna_selection_info; +} __attribute__((packed)); + +/** + * struct rtw_ieee80211_ht_cap - HT additional information + * + * This structure refers to "HT information element" as + * described in 802.11n draft section 7.3.2.53 + */ +#ifndef CONFIG_IEEE80211_HT_ADDT_INFO +struct ieee80211_ht_addt_info { + unsigned char control_chan; + unsigned char ht_param; + unsigned short operation_mode; + unsigned short stbc_param; + unsigned char basic_set[16]; +} __attribute__((packed)); +#endif + +struct HT_caps_element { + union { + struct { + unsigned short HT_caps_info; + unsigned char AMPDU_para; + unsigned char MCS_rate[16]; + unsigned short HT_ext_caps; + unsigned int Beamforming_caps; + unsigned char ASEL_caps; + } HT_cap_element; + unsigned char HT_cap[26]; + } u; +} __attribute__((packed)); + +struct HT_info_element { + unsigned char primary_channel; + unsigned char infos[5]; + unsigned char MCS_rate[16]; +} __attribute__((packed)); + +struct AC_param { + unsigned char ACI_AIFSN; + unsigned char CW; + unsigned short TXOP_limit; +} __attribute__((packed)); + +struct WMM_para_element { + unsigned char QoS_info; + unsigned char reserved; + struct AC_param ac_param[4]; +} __attribute__((packed)); + +struct ADDBA_request { + unsigned char dialog_token; + unsigned short BA_para_set; + unsigned short BA_timeout_value; + unsigned short BA_starting_seqctrl; +} __attribute__((packed)); + + + +#endif + + +typedef enum _HT_CAP_AMPDU_FACTOR { + MAX_AMPDU_FACTOR_8K = 0, + MAX_AMPDU_FACTOR_16K = 1, + MAX_AMPDU_FACTOR_32K = 2, + MAX_AMPDU_FACTOR_64K = 3, +} HT_CAP_AMPDU_FACTOR; + +typedef enum _VHT_CAP_AMPDU_FACTOR { + MAX_AMPDU_FACTOR_128K = 4, + MAX_AMPDU_FACTOR_256K = 5, + MAX_AMPDU_FACTOR_512K = 6, + MAX_AMPDU_FACTOR_1M = 7, +} VHT_CAP_AMPDU_FACTOR; + + +typedef enum _HT_CAP_AMPDU_DENSITY { + AMPDU_DENSITY_VALUE_0 = 0 , /* For no restriction */ + AMPDU_DENSITY_VALUE_1 = 1 , /* For 1/4 us */ + AMPDU_DENSITY_VALUE_2 = 2 , /* For 1/2 us */ + AMPDU_DENSITY_VALUE_3 = 3 , /* For 1 us */ + AMPDU_DENSITY_VALUE_4 = 4 , /* For 2 us */ + AMPDU_DENSITY_VALUE_5 = 5 , /* For 4 us */ + AMPDU_DENSITY_VALUE_6 = 6 , /* For 8 us */ + AMPDU_DENSITY_VALUE_7 = 7 , /* For 16 us */ +} HT_CAP_AMPDU_DENSITY; + +/* 802.11n HT capabilities masks */ +#define IEEE80211_HT_CAP_LDPC_CODING 0x0001 +#define IEEE80211_HT_CAP_SUP_WIDTH 0x0002 +#define IEEE80211_HT_CAP_SM_PS 0x000C +#define IEEE80211_HT_CAP_GRN_FLD 0x0010 +#define IEEE80211_HT_CAP_SGI_20 0x0020 +#define IEEE80211_HT_CAP_SGI_40 0x0040 +#define IEEE80211_HT_CAP_TX_STBC 0x0080 +#define IEEE80211_HT_CAP_RX_STBC_1R 0x0100 +#define IEEE80211_HT_CAP_RX_STBC_2R 0x0200 +#define IEEE80211_HT_CAP_RX_STBC_3R 0x0300 +#define IEEE80211_HT_CAP_DELAY_BA 0x0400 +#define IEEE80211_HT_CAP_MAX_AMSDU 0x0800 +#define IEEE80211_HT_CAP_DSSSCCK40 0x1000 +#define RTW_IEEE80211_HT_CAP_40MHZ_INTOLERANT ((u16) BIT(14)) +/* 802.11n HT capability AMPDU settings */ +#define IEEE80211_HT_CAP_AMPDU_FACTOR 0x03 +#define IEEE80211_HT_CAP_AMPDU_DENSITY 0x1C +/* 802.11n HT capability MSC set */ +#define IEEE80211_SUPP_MCS_SET_UEQM 4 +#define IEEE80211_HT_CAP_MAX_STREAMS 4 +#define IEEE80211_SUPP_MCS_SET_LEN 10 +/* maximum streams the spec allows */ +#define IEEE80211_HT_CAP_MCS_TX_DEFINED 0x01 +#define IEEE80211_HT_CAP_MCS_TX_RX_DIFF 0x02 +#define IEEE80211_HT_CAP_MCS_TX_STREAMS 0x0C +#define IEEE80211_HT_CAP_MCS_TX_UEQM 0x10 +/* 802.11n HT capability TXBF capability */ +#define IEEE80211_HT_CAP_TXBF_RX_NDP 0x00000008 +#define IEEE80211_HT_CAP_TXBF_TX_NDP 0x00000010 +#define IEEE80211_HT_CAP_TXBF_EXPLICIT_COMP_STEERING_CAP 0x00000400 + +/* 802.11n HT IE masks */ +#define IEEE80211_HT_IE_CHA_SEC_OFFSET 0x03 +#define IEEE80211_HT_IE_CHA_SEC_NONE 0x00 +#define IEEE80211_HT_IE_CHA_SEC_ABOVE 0x01 +#define IEEE80211_HT_IE_CHA_SEC_BELOW 0x03 +#define IEEE80211_HT_IE_CHA_WIDTH 0x04 +#define IEEE80211_HT_IE_HT_PROTECTION 0x0003 +#define IEEE80211_HT_IE_NON_GF_STA_PRSNT 0x0004 +#define IEEE80211_HT_IE_NON_HT_STA_PRSNT 0x0010 + +/* block-ack parameters */ +#define IEEE80211_ADDBA_PARAM_POLICY_MASK 0x0002 +#define IEEE80211_ADDBA_PARAM_TID_MASK 0x003C +#define RTW_IEEE80211_ADDBA_PARAM_BUF_SIZE_MASK 0xFFC0 +#define IEEE80211_DELBA_PARAM_TID_MASK 0xF000 +#define IEEE80211_DELBA_PARAM_INITIATOR_MASK 0x0800 + +/* + * A-PMDU buffer sizes + * According to IEEE802.11n spec size varies from 8K to 64K (in powers of 2) + */ +#define IEEE80211_MIN_AMPDU_BUF 0x8 +#define IEEE80211_MAX_AMPDU_BUF_HT 0x40 + + +/* Spatial Multiplexing Power Save Modes */ +#define WLAN_HT_CAP_SM_PS_STATIC 0 +#define WLAN_HT_CAP_SM_PS_DYNAMIC 1 +#define WLAN_HT_CAP_SM_PS_INVALID 2 +#define WLAN_HT_CAP_SM_PS_DISABLED 3 + + +#define OP_MODE_PURE 0 +#define OP_MODE_MAY_BE_LEGACY_STAS 1 +#define OP_MODE_20MHZ_HT_STA_ASSOCED 2 +#define OP_MODE_MIXED 3 + +#define HT_INFO_HT_PARAM_SECONDARY_CHNL_OFF_MASK ((u8) BIT(0) | BIT(1)) +#define HT_INFO_HT_PARAM_SECONDARY_CHNL_ABOVE ((u8) BIT(0)) +#define HT_INFO_HT_PARAM_SECONDARY_CHNL_BELOW ((u8) BIT(0) | BIT(1)) +#define HT_INFO_HT_PARAM_REC_TRANS_CHNL_WIDTH ((u8) BIT(2)) +#define HT_INFO_HT_PARAM_RIFS_MODE ((u8) BIT(3)) +#define HT_INFO_HT_PARAM_CTRL_ACCESS_ONLY ((u8) BIT(4)) +#define HT_INFO_HT_PARAM_SRV_INTERVAL_GRANULARITY ((u8) BIT(5)) + +#define HT_INFO_OPERATION_MODE_OP_MODE_MASK \ + ((u16) (0x0001 | 0x0002)) +#define HT_INFO_OPERATION_MODE_OP_MODE_OFFSET 0 +#define HT_INFO_OPERATION_MODE_NON_GF_DEVS_PRESENT ((u8) BIT(2)) +#define HT_INFO_OPERATION_MODE_TRANSMIT_BURST_LIMIT ((u8) BIT(3)) +#define HT_INFO_OPERATION_MODE_NON_HT_STA_PRESENT ((u8) BIT(4)) + +#define HT_INFO_STBC_PARAM_DUAL_BEACON ((u16) BIT(6)) +#define HT_INFO_STBC_PARAM_DUAL_STBC_PROTECT ((u16) BIT(7)) +#define HT_INFO_STBC_PARAM_SECONDARY_BCN ((u16) BIT(8)) +#define HT_INFO_STBC_PARAM_LSIG_TXOP_PROTECT_ALLOWED ((u16) BIT(9)) +#define HT_INFO_STBC_PARAM_PCO_ACTIVE ((u16) BIT(10)) +#define HT_INFO_STBC_PARAM_PCO_PHASE ((u16) BIT(11)) + + + +/* #endif */ + +/* ===============WPS Section=============== */ +/* For WPSv1.0 */ +#define WPSOUI 0x0050f204 +/* WPS attribute ID */ +#define WPS_ATTR_VER1 0x104A +#define WPS_ATTR_SIMPLE_CONF_STATE 0x1044 +#define WPS_ATTR_RESP_TYPE 0x103B +#define WPS_ATTR_UUID_E 0x1047 +#define WPS_ATTR_MANUFACTURER 0x1021 +#define WPS_ATTR_MODEL_NAME 0x1023 +#define WPS_ATTR_MODEL_NUMBER 0x1024 +#define WPS_ATTR_SERIAL_NUMBER 0x1042 +#define WPS_ATTR_PRIMARY_DEV_TYPE 0x1054 +#define WPS_ATTR_SEC_DEV_TYPE_LIST 0x1055 +#define WPS_ATTR_DEVICE_NAME 0x1011 +#define WPS_ATTR_CONF_METHOD 0x1008 +#define WPS_ATTR_RF_BANDS 0x103C +#define WPS_ATTR_DEVICE_PWID 0x1012 +#define WPS_ATTR_REQUEST_TYPE 0x103A +#define WPS_ATTR_ASSOCIATION_STATE 0x1002 +#define WPS_ATTR_CONFIG_ERROR 0x1009 +#define WPS_ATTR_VENDOR_EXT 0x1049 +#define WPS_ATTR_SELECTED_REGISTRAR 0x1041 + +/* Value of WPS attribute "WPS_ATTR_DEVICE_NAME */ +#define WPS_MAX_DEVICE_NAME_LEN 32 + +/* Value of WPS Request Type Attribute */ +#define WPS_REQ_TYPE_ENROLLEE_INFO_ONLY 0x00 +#define WPS_REQ_TYPE_ENROLLEE_OPEN_8021X 0x01 +#define WPS_REQ_TYPE_REGISTRAR 0x02 +#define WPS_REQ_TYPE_WLAN_MANAGER_REGISTRAR 0x03 + +/* Value of WPS Response Type Attribute */ +#define WPS_RESPONSE_TYPE_INFO_ONLY 0x00 +#define WPS_RESPONSE_TYPE_8021X 0x01 +#define WPS_RESPONSE_TYPE_REGISTRAR 0x02 +#define WPS_RESPONSE_TYPE_AP 0x03 + +/* Value of WPS WiFi Simple Configuration State Attribute */ +#define WPS_WSC_STATE_NOT_CONFIG 0x01 +#define WPS_WSC_STATE_CONFIG 0x02 + +/* Value of WPS Version Attribute */ +#define WPS_VERSION_1 0x10 + +/* Value of WPS Configuration Method Attribute */ +#define WPS_CONFIG_METHOD_FLASH 0x0001 +#define WPS_CONFIG_METHOD_ETHERNET 0x0002 +#define WPS_CONFIG_METHOD_LABEL 0x0004 +#define WPS_CONFIG_METHOD_DISPLAY 0x0008 +#define WPS_CONFIG_METHOD_E_NFC 0x0010 +#define WPS_CONFIG_METHOD_I_NFC 0x0020 +#define WPS_CONFIG_METHOD_NFC 0x0040 +#define WPS_CONFIG_METHOD_PBC 0x0080 +#define WPS_CONFIG_METHOD_KEYPAD 0x0100 +#define WPS_CONFIG_METHOD_VPBC 0x0280 +#define WPS_CONFIG_METHOD_PPBC 0x0480 +#define WPS_CONFIG_METHOD_VDISPLAY 0x2008 +#define WPS_CONFIG_METHOD_PDISPLAY 0x4008 + +/* Value of Category ID of WPS Primary Device Type Attribute */ +#define WPS_PDT_CID_DISPLAYS 0x0007 +#define WPS_PDT_CID_MULIT_MEDIA 0x0008 +#define WPS_PDT_CID_RTK_WIDI WPS_PDT_CID_MULIT_MEDIA + +/* Value of Sub Category ID of WPS Primary Device Type Attribute */ +#define WPS_PDT_SCID_MEDIA_SERVER 0x0005 +#define WPS_PDT_SCID_RTK_DMP WPS_PDT_SCID_MEDIA_SERVER + +/* Value of Device Password ID */ +#define WPS_DPID_PIN 0x0000 +#define WPS_DPID_USER_SPEC 0x0001 +#define WPS_DPID_MACHINE_SPEC 0x0002 +#define WPS_DPID_REKEY 0x0003 +#define WPS_DPID_PBC 0x0004 +#define WPS_DPID_REGISTRAR_SPEC 0x0005 + +/* Value of WPS RF Bands Attribute */ +#define WPS_RF_BANDS_2_4_GHZ 0x01 +#define WPS_RF_BANDS_5_GHZ 0x02 + +/* Value of WPS Association State Attribute */ +#define WPS_ASSOC_STATE_NOT_ASSOCIATED 0x00 +#define WPS_ASSOC_STATE_CONNECTION_SUCCESS 0x01 +#define WPS_ASSOC_STATE_CONFIGURATION_FAILURE 0x02 +#define WPS_ASSOC_STATE_ASSOCIATION_FAILURE 0x03 +#define WPS_ASSOC_STATE_IP_FAILURE 0x04 + +/* =====================P2P Section===================== */ +/* For P2P */ +#define P2POUI 0x506F9A09 + +/* P2P Attribute ID */ +#define P2P_ATTR_STATUS 0x00 +#define P2P_ATTR_MINOR_REASON_CODE 0x01 +#define P2P_ATTR_CAPABILITY 0x02 +#define P2P_ATTR_DEVICE_ID 0x03 +#define P2P_ATTR_GO_INTENT 0x04 +#define P2P_ATTR_CONF_TIMEOUT 0x05 +#define P2P_ATTR_LISTEN_CH 0x06 +#define P2P_ATTR_GROUP_BSSID 0x07 +#define P2P_ATTR_EX_LISTEN_TIMING 0x08 +#define P2P_ATTR_INTENDED_IF_ADDR 0x09 +#define P2P_ATTR_MANAGEABILITY 0x0A +#define P2P_ATTR_CH_LIST 0x0B +#define P2P_ATTR_NOA 0x0C +#define P2P_ATTR_DEVICE_INFO 0x0D +#define P2P_ATTR_GROUP_INFO 0x0E +#define P2P_ATTR_GROUP_ID 0x0F +#define P2P_ATTR_INTERFACE 0x10 +#define P2P_ATTR_OPERATING_CH 0x11 +#define P2P_ATTR_INVITATION_FLAGS 0x12 + +/* Value of Status Attribute */ +#define P2P_STATUS_SUCCESS 0x00 +#define P2P_STATUS_FAIL_INFO_UNAVAILABLE 0x01 +#define P2P_STATUS_FAIL_INCOMPATIBLE_PARAM 0x02 +#define P2P_STATUS_FAIL_LIMIT_REACHED 0x03 +#define P2P_STATUS_FAIL_INVALID_PARAM 0x04 +#define P2P_STATUS_FAIL_REQUEST_UNABLE 0x05 +#define P2P_STATUS_FAIL_PREVOUS_PROTO_ERR 0x06 +#define P2P_STATUS_FAIL_NO_COMMON_CH 0x07 +#define P2P_STATUS_FAIL_UNKNOWN_P2PGROUP 0x08 +#define P2P_STATUS_FAIL_BOTH_GOINTENT_15 0x09 +#define P2P_STATUS_FAIL_INCOMPATIBLE_PROVSION 0x0A +#define P2P_STATUS_FAIL_USER_REJECT 0x0B + +/* Value of Inviation Flags Attribute */ +#define P2P_INVITATION_FLAGS_PERSISTENT BIT(0) + +#define DMP_P2P_DEVCAP_SUPPORT (P2P_DEVCAP_SERVICE_DISCOVERY | \ + P2P_DEVCAP_CLIENT_DISCOVERABILITY | \ + P2P_DEVCAP_CONCURRENT_OPERATION | \ + P2P_DEVCAP_INVITATION_PROC) + +#define DMP_P2P_GRPCAP_SUPPORT (P2P_GRPCAP_INTRABSS) + +/* Value of Device Capability Bitmap */ +#define P2P_DEVCAP_SERVICE_DISCOVERY BIT(0) +#define P2P_DEVCAP_CLIENT_DISCOVERABILITY BIT(1) +#define P2P_DEVCAP_CONCURRENT_OPERATION BIT(2) +#define P2P_DEVCAP_INFRA_MANAGED BIT(3) +#define P2P_DEVCAP_DEVICE_LIMIT BIT(4) +#define P2P_DEVCAP_INVITATION_PROC BIT(5) + +/* Value of Group Capability Bitmap */ +#define P2P_GRPCAP_GO BIT(0) +#define P2P_GRPCAP_PERSISTENT_GROUP BIT(1) +#define P2P_GRPCAP_GROUP_LIMIT BIT(2) +#define P2P_GRPCAP_INTRABSS BIT(3) +#define P2P_GRPCAP_CROSS_CONN BIT(4) +#define P2P_GRPCAP_PERSISTENT_RECONN BIT(5) +#define P2P_GRPCAP_GROUP_FORMATION BIT(6) + +/* P2P Public Action Frame ( Management Frame ) */ +#define P2P_PUB_ACTION_ACTION 0x09 + +/* P2P Public Action Frame Type */ +#define P2P_GO_NEGO_REQ 0 +#define P2P_GO_NEGO_RESP 1 +#define P2P_GO_NEGO_CONF 2 +#define P2P_INVIT_REQ 3 +#define P2P_INVIT_RESP 4 +#define P2P_DEVDISC_REQ 5 +#define P2P_DEVDISC_RESP 6 +#define P2P_PROVISION_DISC_REQ 7 +#define P2P_PROVISION_DISC_RESP 8 + +/* P2P Action Frame Type */ +#define P2P_NOTICE_OF_ABSENCE 0 +#define P2P_PRESENCE_REQUEST 1 +#define P2P_PRESENCE_RESPONSE 2 +#define P2P_GO_DISC_REQUEST 3 + + +#define P2P_MAX_PERSISTENT_GROUP_NUM 10 + +#define P2P_PROVISIONING_SCAN_CNT 3 + +#define P2P_WILDCARD_SSID_LEN 7 + +#define P2P_FINDPHASE_EX_NONE 0 /* default value, used when: (1)p2p disabed or (2)p2p enabled but only do 1 scan phase */ +#define P2P_FINDPHASE_EX_FULL 1 /* used when p2p enabled and want to do 1 scan phase and P2P_FINDPHASE_EX_MAX-1 find phase */ +#define P2P_FINDPHASE_EX_SOCIAL_FIRST (P2P_FINDPHASE_EX_FULL+1) +#define P2P_FINDPHASE_EX_MAX 4 +#define P2P_FINDPHASE_EX_SOCIAL_LAST P2P_FINDPHASE_EX_MAX + +#define P2P_PROVISION_TIMEOUT 5000 /* 5 seconds timeout for sending the provision discovery request */ +#define P2P_CONCURRENT_PROVISION_TIMEOUT 3000 /* 3 seconds timeout for sending the provision discovery request under concurrent mode */ +#define P2P_GO_NEGO_TIMEOUT 5000 /* 5 seconds timeout for receiving the group negotation response */ +#define P2P_CONCURRENT_GO_NEGO_TIMEOUT 3000 /* 3 seconds timeout for sending the negotiation request under concurrent mode */ +#define P2P_TX_PRESCAN_TIMEOUT 100 /* 100ms */ +#define P2P_INVITE_TIMEOUT 5000 /* 5 seconds timeout for sending the invitation request */ +#define P2P_CONCURRENT_INVITE_TIMEOUT 3000 /* 3 seconds timeout for sending the invitation request under concurrent mode */ +#define P2P_RESET_SCAN_CH 25000 /* 25 seconds timeout to reset the scan channel (based on channel plan) */ +#define P2P_MAX_INTENT 15 + +#define P2P_MAX_NOA_NUM 2 + +/* WPS Configuration Method */ +#define WPS_CM_NONE 0x0000 +#define WPS_CM_LABEL 0x0004 +#define WPS_CM_DISPLYA 0x0008 +#define WPS_CM_EXTERNAL_NFC_TOKEN 0x0010 +#define WPS_CM_INTEGRATED_NFC_TOKEN 0x0020 +#define WPS_CM_NFC_INTERFACE 0x0040 +#define WPS_CM_PUSH_BUTTON 0x0080 +#define WPS_CM_KEYPAD 0x0100 +#define WPS_CM_SW_PUHS_BUTTON 0x0280 +#define WPS_CM_HW_PUHS_BUTTON 0x0480 +#define WPS_CM_SW_DISPLAY_PIN 0x2008 +#define WPS_CM_LCD_DISPLAY_PIN 0x4008 + +enum P2P_ROLE { + P2P_ROLE_DISABLE = 0, + P2P_ROLE_DEVICE = 1, + P2P_ROLE_CLIENT = 2, + P2P_ROLE_GO = 3 +}; + +enum P2P_STATE { + P2P_STATE_NONE = 0, /* P2P disable */ + P2P_STATE_IDLE = 1, /* P2P had enabled and do nothing , buddy adapters is linked */ + P2P_STATE_LISTEN = 2, /* In pure listen state */ + P2P_STATE_SCAN = 3, /* In scan phase */ + P2P_STATE_FIND_PHASE_LISTEN = 4, /* In the listen state of find phase */ + P2P_STATE_FIND_PHASE_SEARCH = 5, /* In the search state of find phase */ + P2P_STATE_TX_PROVISION_DIS_REQ = 6, /* In P2P provisioning discovery */ + P2P_STATE_RX_PROVISION_DIS_RSP = 7, + P2P_STATE_RX_PROVISION_DIS_REQ = 8, + P2P_STATE_GONEGO_ING = 9, /* Doing the group owner negoitation handshake */ + P2P_STATE_GONEGO_OK = 10, /* finish the group negoitation handshake with success */ + P2P_STATE_GONEGO_FAIL = 11, /* finish the group negoitation handshake with failure */ + P2P_STATE_RECV_INVITE_REQ_MATCH = 12, /* receiving the P2P Inviation request and match with the profile. */ + P2P_STATE_PROVISIONING_ING = 13, /* Doing the P2P WPS */ + P2P_STATE_PROVISIONING_DONE = 14, /* Finish the P2P WPS */ + P2P_STATE_TX_INVITE_REQ = 15, /* Transmit the P2P Invitation request */ + P2P_STATE_RX_INVITE_RESP_OK = 16, /* Receiving the P2P Invitation response */ + P2P_STATE_RECV_INVITE_REQ_DISMATCH = 17, /* receiving the P2P Inviation request and dismatch with the profile. */ + P2P_STATE_RECV_INVITE_REQ_GO = 18, /* receiving the P2P Inviation request and this wifi is GO. */ + P2P_STATE_RECV_INVITE_REQ_JOIN = 19, /* receiving the P2P Inviation request to join an existing P2P Group. */ + P2P_STATE_RX_INVITE_RESP_FAIL = 20, /* recveing the P2P Inviation response with failure */ + P2P_STATE_RX_INFOR_NOREADY = 21, /* receiving p2p negoitation response with information is not available */ + P2P_STATE_TX_INFOR_NOREADY = 22, /* sending p2p negoitation response with information is not available */ +}; + +enum P2P_WPSINFO { + P2P_NO_WPSINFO = 0, + P2P_GOT_WPSINFO_PEER_DISPLAY_PIN = 1, + P2P_GOT_WPSINFO_SELF_DISPLAY_PIN = 2, + P2P_GOT_WPSINFO_PBC = 3, +}; + +#define P2P_PRIVATE_IOCTL_SET_LEN 64 + +enum P2P_PROTO_WK_ID { + P2P_FIND_PHASE_WK = 0, + P2P_RESTORE_STATE_WK = 1, + P2P_PRE_TX_PROVDISC_PROCESS_WK = 2, + P2P_PRE_TX_NEGOREQ_PROCESS_WK = 3, + P2P_PRE_TX_INVITEREQ_PROCESS_WK = 4, +}; + +#ifdef CONFIG_P2P_PS +enum P2P_PS_STATE { + P2P_PS_DISABLE = 0, + P2P_PS_ENABLE = 1, + P2P_PS_SCAN = 2, + P2P_PS_SCAN_DONE = 3, + P2P_PS_ALLSTASLEEP = 4, /* for P2P GO */ +}; + +enum P2P_PS_MODE { + P2P_PS_NONE = 0, + P2P_PS_CTWINDOW = 1, + P2P_PS_NOA = 2, + P2P_PS_MIX = 3, /* CTWindow and NoA */ +}; +#endif /* CONFIG_P2P_PS */ + +/* =====================WFD Section===================== + * For Wi-Fi Display */ +#define WFD_ATTR_DEVICE_INFO 0x00 +#define WFD_ATTR_ASSOC_BSSID 0x01 +#define WFD_ATTR_COUPLED_SINK_INFO 0x06 +#define WFD_ATTR_LOCAL_IP_ADDR 0x08 +#define WFD_ATTR_SESSION_INFO 0x09 +#define WFD_ATTR_ALTER_MAC 0x0a + +/* For WFD Device Information Attribute */ +#define WFD_DEVINFO_SOURCE 0x0000 +#define WFD_DEVINFO_PSINK 0x0001 +#define WFD_DEVINFO_SSINK 0x0002 +#define WFD_DEVINFO_DUAL 0x0003 + +#define WFD_DEVINFO_SESSION_AVAIL 0x0010 +#define WFD_DEVINFO_WSD 0x0040 +#define WFD_DEVINFO_PC_TDLS 0x0080 +#define WFD_DEVINFO_HDCP_SUPPORT 0x0100 + +#define IP_MCAST_MAC(mac) ((mac[0] == 0x01) && (mac[1] == 0x00) && (mac[2] == 0x5e)) +#define ICMPV6_MCAST_MAC(mac) ((mac[0] == 0x33) && (mac[1] == 0x33) && (mac[2] != 0xff)) + +enum RTW_ROCH_WK_ID{ + ROCH_RO_CH_WK, + ROCH_CANCEL_RO_CH_WK, + ROCH_AP_ROCH_CH_SWITCH_PROCESS_WK, +}; + +#ifdef CONFIG_IOCTL_CFG80211 +/* Regulatroy Domain */ +struct regd_pair_mapping { + u16 reg_dmnenum; + u16 reg_5ghz_ctl; + u16 reg_2ghz_ctl; +}; + +struct rtw_regulatory { + char alpha2[2]; + u16 country_code; + u16 max_power_level; + u32 tp_scale; + u16 current_rd; + u16 current_rd_ext; + int16_t power_limit; + struct regd_pair_mapping *regpair; +}; +#endif + +#ifdef CONFIG_WAPI_SUPPORT +#ifndef IW_AUTH_WAPI_VERSION_1 +#define IW_AUTH_WAPI_VERSION_1 0x00000008 +#endif +#ifndef IW_AUTH_KEY_MGMT_WAPI_PSK +#define IW_AUTH_KEY_MGMT_WAPI_PSK 0x04 +#endif +#ifndef IW_AUTH_WAPI_ENABLED +#define IW_AUTH_WAPI_ENABLED 0x20 +#endif +#ifndef IW_ENCODE_ALG_SM4 +#define IW_ENCODE_ALG_SM4 0x20 +#endif +#endif + +#endif /* _WIFI_H_ */ diff --git a/include/wlan_bssdef.h b/include/wlan_bssdef.h new file mode 100644 index 0000000..c8f3229 --- /dev/null +++ b/include/wlan_bssdef.h @@ -0,0 +1,327 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __WLAN_BSSDEF_H__ +#define __WLAN_BSSDEF_H__ + + +#define MAX_IE_SZ 768 + + +#ifdef PLATFORM_LINUX + +#define NDIS_802_11_LENGTH_SSID 32 +#define NDIS_802_11_LENGTH_RATES 8 +#define NDIS_802_11_LENGTH_RATES_EX 16 + +typedef unsigned char NDIS_802_11_MAC_ADDRESS[ETH_ALEN]; +typedef long NDIS_802_11_RSSI; /* in dBm */ +typedef unsigned char NDIS_802_11_RATES[NDIS_802_11_LENGTH_RATES]; /* Set of 8 data rates */ +typedef unsigned char NDIS_802_11_RATES_EX[NDIS_802_11_LENGTH_RATES_EX]; /* Set of 16 data rates */ + +typedef struct _NDIS_802_11_SSID { + u32 SsidLength; + u8 Ssid[32]; +} NDIS_802_11_SSID, *PNDIS_802_11_SSID; + +/* + FW will only save the channel number in DSConfig. + ODI Handler will convert the channel number to freq. number. +*/ +typedef struct _NDIS_802_11_CONFIGURATION { + u32 Length; /* Length of structure */ + u32 BeaconPeriod; /* units are Kusec */ + u32 ATIMWindow; /* units are Kusec */ + u32 DSConfig; /* channel number */ +} NDIS_802_11_CONFIGURATION, *PNDIS_802_11_CONFIGURATION; + +typedef enum _NDIS_802_11_NETWORK_INFRASTRUCTURE { + Ndis802_11IBSS, + Ndis802_11Infrastructure, + Ndis802_11AutoUnknown, + Ndis802_11InfrastructureMax, /* Not a real value, defined as upper bound */ + Ndis802_11APMode, + Ndis802_11Monitor, + Ndis802_11_mesh, +} NDIS_802_11_NETWORK_INFRASTRUCTURE, *PNDIS_802_11_NETWORK_INFRASTRUCTURE; + +typedef struct _NDIS_802_11_FIXED_IEs { + u8 Timestamp[8]; + u16 BeaconInterval; + u16 Capabilities; +} NDIS_802_11_FIXED_IEs, *PNDIS_802_11_FIXED_IEs; + +typedef struct _NDIS_802_11_VARIABLE_IEs { + u8 ElementID; + u8 Length; + u8 data[1]; +} NDIS_802_11_VARIABLE_IEs, *PNDIS_802_11_VARIABLE_IEs; + +typedef enum _NDIS_802_11_AUTHENTICATION_MODE { + Ndis802_11AuthModeOpen, + Ndis802_11AuthModeShared, + Ndis802_11AuthModeAutoSwitch, + Ndis802_11AuthModeWPA, + Ndis802_11AuthModeWPAPSK, + Ndis802_11AuthModeWPANone, + Ndis802_11AuthModeWAPI, + Ndis802_11AuthModeMax /* Not a real mode, defined as upper bound */ +} NDIS_802_11_AUTHENTICATION_MODE, *PNDIS_802_11_AUTHENTICATION_MODE; + +typedef enum _NDIS_802_11_WEP_STATUS { + Ndis802_11WEPEnabled, + Ndis802_11Encryption1Enabled = Ndis802_11WEPEnabled, + Ndis802_11WEPDisabled, + Ndis802_11EncryptionDisabled = Ndis802_11WEPDisabled, + Ndis802_11WEPKeyAbsent, + Ndis802_11Encryption1KeyAbsent = Ndis802_11WEPKeyAbsent, + Ndis802_11WEPNotSupported, + Ndis802_11EncryptionNotSupported = Ndis802_11WEPNotSupported, + Ndis802_11Encryption2Enabled, + Ndis802_11Encryption2KeyAbsent, + Ndis802_11Encryption3Enabled, + Ndis802_11Encryption3KeyAbsent, + Ndis802_11_EncrypteionWAPI +} NDIS_802_11_WEP_STATUS, *PNDIS_802_11_WEP_STATUS, +NDIS_802_11_ENCRYPTION_STATUS, *PNDIS_802_11_ENCRYPTION_STATUS; + +typedef struct _NDIS_802_11_WEP { + u32 Length; /* Length of this structure */ + u32 KeyIndex; /* 0 is the per-client key, 1-N are the global keys */ + u32 KeyLength; /* length of key in bytes */ + u8 KeyMaterial[16];/* variable length depending on above field */ +} NDIS_802_11_WEP, *PNDIS_802_11_WEP; + +#endif /* end of #ifdef PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + +#define NDIS_802_11_LENGTH_SSID 32 +#define NDIS_802_11_LENGTH_RATES 8 +#define NDIS_802_11_LENGTH_RATES_EX 16 + +typedef unsigned char NDIS_802_11_MAC_ADDRESS[ETH_ALEN]; +typedef long NDIS_802_11_RSSI; /* in dBm */ +typedef unsigned char NDIS_802_11_RATES[NDIS_802_11_LENGTH_RATES]; /* Set of 8 data rates */ +typedef unsigned char NDIS_802_11_RATES_EX[NDIS_802_11_LENGTH_RATES_EX]; /* Set of 16 data rates */ + + +typedef struct _NDIS_802_11_SSID { + u32 SsidLength; + u8 Ssid[32]; +} NDIS_802_11_SSID, *PNDIS_802_11_SSID; + +/* + FW will only save the channel number in DSConfig. + ODI Handler will convert the channel number to freq. number. +*/ +typedef struct _NDIS_802_11_CONFIGURATION { + u32 Length; /* Length of structure */ + u32 BeaconPeriod; /* units are Kusec */ + u32 ATIMWindow; /* units are Kusec */ + u32 DSConfig; /* channel number */ +} NDIS_802_11_CONFIGURATION, *PNDIS_802_11_CONFIGURATION; + +typedef enum _NDIS_802_11_NETWORK_INFRASTRUCTURE { + Ndis802_11IBSS, + Ndis802_11Infrastructure, + Ndis802_11AutoUnknown, + Ndis802_11InfrastructureMax, /* Not a real value, defined as upper bound */ + Ndis802_11APMode +} NDIS_802_11_NETWORK_INFRASTRUCTURE, *PNDIS_802_11_NETWORK_INFRASTRUCTURE; + +typedef struct _NDIS_802_11_FIXED_IEs { + u8 Timestamp[8]; + u16 BeaconInterval; + u16 Capabilities; +} NDIS_802_11_FIXED_IEs, *PNDIS_802_11_FIXED_IEs; + +typedef struct _NDIS_802_11_VARIABLE_IEs { + u8 ElementID; + u8 Length; + u8 data[1]; +} NDIS_802_11_VARIABLE_IEs, *PNDIS_802_11_VARIABLE_IEs; + +typedef enum _NDIS_802_11_AUTHENTICATION_MODE { + Ndis802_11AuthModeOpen, + Ndis802_11AuthModeShared, + Ndis802_11AuthModeAutoSwitch, + Ndis802_11AuthModeWPA, + Ndis802_11AuthModeWPAPSK, + Ndis802_11AuthModeWPANone, + Ndis802_11AuthModeMax /* Not a real mode, defined as upper bound */ +} NDIS_802_11_AUTHENTICATION_MODE, *PNDIS_802_11_AUTHENTICATION_MODE; + +typedef enum _NDIS_802_11_WEP_STATUS { + Ndis802_11WEPEnabled, + Ndis802_11Encryption1Enabled = Ndis802_11WEPEnabled, + Ndis802_11WEPDisabled, + Ndis802_11EncryptionDisabled = Ndis802_11WEPDisabled, + Ndis802_11WEPKeyAbsent, + Ndis802_11Encryption1KeyAbsent = Ndis802_11WEPKeyAbsent, + Ndis802_11WEPNotSupported, + Ndis802_11EncryptionNotSupported = Ndis802_11WEPNotSupported, + Ndis802_11Encryption2Enabled, + Ndis802_11Encryption2KeyAbsent, + Ndis802_11Encryption3Enabled, + Ndis802_11Encryption3KeyAbsent +} NDIS_802_11_WEP_STATUS, *PNDIS_802_11_WEP_STATUS, +NDIS_802_11_ENCRYPTION_STATUS, *PNDIS_802_11_ENCRYPTION_STATUS; + + +typedef struct _NDIS_802_11_WEP { + u32 Length; /* Length of this structure */ + u32 KeyIndex; /* 0 is the per-client key, 1-N are the global keys */ + u32 KeyLength; /* length of key in bytes */ + u8 KeyMaterial[16];/* variable length depending on above field */ +} NDIS_802_11_WEP, *PNDIS_802_11_WEP; + +#endif /* PLATFORM_FREEBSD */ + +#ifndef Ndis802_11APMode +#define Ndis802_11APMode (Ndis802_11InfrastructureMax+1) +#endif + +typedef struct _WLAN_PHY_INFO { + u8 SignalStrength;/* (in percentage) */ + u8 SignalQuality;/* (in percentage) */ + u8 Optimum_antenna; /* for Antenna diversity */ + u8 is_cck_rate; /* 1:cck_rate */ + s8 rx_snr[4]; +#ifdef CONFIG_RTW_80211K + u32 free_cnt; /* freerun counter */ + u8 rm_en_cap[5]; +#endif +} WLAN_PHY_INFO, *PWLAN_PHY_INFO; + +typedef struct _WLAN_BCN_INFO { + /* these infor get from rtw_get_encrypt_info when + * * translate scan to UI */ + u8 encryp_protocol;/* ENCRYP_PROTOCOL_E: OPEN/WEP/WPA/WPA2/WAPI */ + int group_cipher; /* WPA/WPA2 group cipher */ + int pairwise_cipher;/* //WPA/WPA2/WEP pairwise cipher */ + int is_8021x; + + /* bwmode 20/40 and ch_offset UP/LOW */ + unsigned short ht_cap_info; + unsigned char ht_info_infos_0; +} WLAN_BCN_INFO, *PWLAN_BCN_INFO; + +enum bss_type { + BSS_TYPE_UNDEF, + BSS_TYPE_PROB_REQ = 1, + BSS_TYPE_BCN = 2, + BSS_TYPE_PROB_RSP = 3, +}; + +/* temporally add #pragma pack for structure alignment issue of +* WLAN_BSSID_EX and get_WLAN_BSSID_EX_sz() +*/ +typedef struct _WLAN_BSSID_EX { + u32 Length; + NDIS_802_11_MAC_ADDRESS MacAddress; + u8 Reserved[2];/* [0]: IS beacon frame , bss_type*/ + NDIS_802_11_SSID Ssid; + NDIS_802_11_SSID mesh_id; + u32 Privacy; + NDIS_802_11_RSSI Rssi;/* (in dBM,raw data ,get from PHY) */ + NDIS_802_11_CONFIGURATION Configuration; + NDIS_802_11_NETWORK_INFRASTRUCTURE InfrastructureMode; + NDIS_802_11_RATES_EX SupportedRates; + WLAN_PHY_INFO PhyInfo; + u32 IELength; + u8 IEs[MAX_IE_SZ]; /* (timestamp, beacon interval, and capability information) */ +} +__attribute__((packed)) WLAN_BSSID_EX, *PWLAN_BSSID_EX; + +#define BSS_EX_IES(bss_ex) ((bss_ex)->IEs) +#define BSS_EX_IES_LEN(bss_ex) ((bss_ex)->IELength) +#define BSS_EX_FIXED_IE_OFFSET(bss_ex) ((bss_ex)->Reserved[0] == BSS_TYPE_PROB_REQ ? 0 : 12) +#define BSS_EX_TLV_IES(bss_ex) (BSS_EX_IES((bss_ex)) + BSS_EX_FIXED_IE_OFFSET((bss_ex))) +#define BSS_EX_TLV_IES_LEN(bss_ex) (BSS_EX_IES_LEN((bss_ex)) - BSS_EX_FIXED_IE_OFFSET((bss_ex))) + +__inline static uint get_WLAN_BSSID_EX_sz(WLAN_BSSID_EX *bss) +{ + return sizeof(WLAN_BSSID_EX) - MAX_IE_SZ + bss->IELength; +} + +struct beacon_keys { + u8 ssid[IW_ESSID_MAX_SIZE]; + u32 ssid_len; + u8 ch; + u8 bw; + u8 offset; + u8 proto_cap; /* PROTO_CAP_XXX */ + u8 rate_set[12]; + u8 rate_num; + int encryp_protocol; + int pairwise_cipher; + int group_cipher; + u32 akm; +}; + +struct wlan_network { + _list list; + int network_type; /* refer to ieee80211.h for WIRELESS_11A/B/G */ + int fixed; /* set to fixed when not to be removed as site-surveying */ + systime last_scanned; /* timestamp for the network */ + systime last_non_hidden_ssid_ap; +#ifdef CONFIG_RTW_MESH +#if CONFIG_RTW_MESH_ACNODE_PREVENT + systime acnode_stime; + systime acnode_notify_etime; +#endif +#endif + int aid; /* will only be valid when a BSS is joinned. */ + int join_res; + struct beacon_keys bcn_keys; + bool bcn_keys_valid; + WLAN_BSSID_EX network; /* must be the last item */ +}; + +enum VRTL_CARRIER_SENSE { + DISABLE_VCS, + ENABLE_VCS, + AUTO_VCS +}; + +enum VCS_TYPE { + NONE_VCS, + RTS_CTS, + CTS_TO_SELF +}; + + + + +#define PWR_CAM 0 +#define PWR_MINPS 1 +#define PWR_MAXPS 2 +#define PWR_UAPSD 3 +#define PWR_VOIP 4 + + +enum UAPSD_MAX_SP { + NO_LIMIT, + TWO_MSDU, + FOUR_MSDU, + SIX_MSDU +}; + + +/* john */ +#define NUM_PRE_AUTH_KEY 16 +#define NUM_PMKID_CACHE NUM_PRE_AUTH_KEY + +#endif /* #ifndef WLAN_BSSDEF_H_ */ diff --git a/include/xmit_osdep.h b/include/xmit_osdep.h new file mode 100644 index 0000000..9bf9c93 --- /dev/null +++ b/include/xmit_osdep.h @@ -0,0 +1,96 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __XMIT_OSDEP_H_ +#define __XMIT_OSDEP_H_ + + +struct pkt_file { + _pkt *pkt; + SIZE_T pkt_len; /* the remainder length of the open_file */ + _buffer *cur_buffer; + u8 *buf_start; + u8 *cur_addr; + SIZE_T buf_len; +}; + +#ifdef PLATFORM_WINDOWS + +#ifdef PLATFORM_OS_XP +#ifdef CONFIG_USB_HCI +#include +#include +#include +#endif +#endif + +#ifdef CONFIG_GSPI_HCI + #define NR_XMITFRAME 64 +#else + #define NR_XMITFRAME 128 +#endif + +#define ETH_ALEN 6 + +extern NDIS_STATUS rtw_xmit_entry( + _nic_hdl cnxt, + NDIS_PACKET *pkt, + u32 flags +); + +#endif /* PLATFORM_WINDOWS */ + +#ifdef PLATFORM_FREEBSD +#define NR_XMITFRAME 256 +extern int rtw_xmit_entry(_pkt *pkt, _nic_hdl pnetdev); +extern void rtw_xmit_entry_wrap(struct ifnet *pifp); +#endif /* PLATFORM_FREEBSD */ + +#ifdef PLATFORM_LINUX + +#define NR_XMITFRAME 256 + +struct xmit_priv; +struct pkt_attrib; +struct sta_xmit_priv; +struct xmit_frame; +struct xmit_buf; + +extern int _rtw_xmit_entry(_pkt *pkt, _nic_hdl pnetdev); +extern int rtw_xmit_entry(_pkt *pkt, _nic_hdl pnetdev); + +#endif /* PLATFORM_LINUX */ + +void rtw_os_xmit_schedule(_adapter *padapter); + +int rtw_os_xmit_resource_alloc(_adapter *padapter, struct xmit_buf *pxmitbuf, u32 alloc_sz, u8 flag); +void rtw_os_xmit_resource_free(_adapter *padapter, struct xmit_buf *pxmitbuf, u32 free_sz, u8 flag); + +extern void rtw_set_tx_chksum_offload(_pkt *pkt, struct pkt_attrib *pattrib); + +extern uint rtw_remainder_len(struct pkt_file *pfile); +extern void _rtw_open_pktfile(_pkt *pkt, struct pkt_file *pfile); +extern uint _rtw_pktfile_read(struct pkt_file *pfile, u8 *rmem, uint rlen); +extern sint rtw_endofpktfile(struct pkt_file *pfile); + +extern void rtw_os_pkt_complete(_adapter *padapter, _pkt *pkt); +extern void rtw_os_xmit_complete(_adapter *padapter, struct xmit_frame *pxframe); + +void rtw_os_check_wakup_queue(_adapter *adapter, u16 os_qid); +bool rtw_os_check_stop_queue(_adapter *adapter, u16 os_qid); +void rtw_os_wake_queue_at_free_stainfo(_adapter *padapter, int *qcnt_freed); + +void dump_os_queue(void *sel, _adapter *padapter); + +#endif /* __XMIT_OSDEP_H_ */ diff --git a/install-driver.sh b/install-driver.sh new file mode 100755 index 0000000..64f4534 --- /dev/null +++ b/install-driver.sh @@ -0,0 +1,199 @@ +#!/bin/bash + +# Purpose: Install Realtek out-of-kernel USB WiFi adapter drivers. +# +# Supports dkms and non-dkms installations. + +SCRIPT_NAME="install-driver.sh" +SCRIPT_VERSION="20221101" +MODULE_NAME="8821cu" +DRV_VERSION="5.12.0.4" +OPTIONS_FILE="${MODULE_NAME}.conf" + +KVER="$(uname -r)" +KARCH="$(uname -m)" +KSRC="/lib/modules/${KVER}/build" +MODDESTDIR="/lib/modules/${KVER}/kernel/drivers/net/wireless/" + +DRV_NAME="rtl${MODULE_NAME}" +DRV_DIR="$(pwd)" + +# Some distros have a non-mainlined, patched-in kernel driver +# that has to be deactivated. +BLACKLIST_FILE="rtw88_8821cu.conf" + +# check to ensure sudo was used +if [[ $EUID -ne 0 ]] +then + echo "You must run this script with superuser (root) privileges." + echo "Try: \"sudo ./${SCRIPT_NAME}\"" + exit 1 +fi + +# support for the NoPrompt option allows non-interactive use of this script +NO_PROMPT=0 + +# get the script options +while [ $# -gt 0 ] +do + case $1 in + NoPrompt) + NO_PROMPT=1 ;; + *h|*help|*) + echo "Syntax $0 " + echo " NoPrompt - noninteractive mode" + echo " -h|--help - Show help" + exit 1 + ;; + esac + shift +done + +# displays script name and version +echo "Running ${SCRIPT_NAME} version ${SCRIPT_VERSION}" + +# check for and remove non-dkms installation +if [[ -f "${MODDESTDIR}${MODULE_NAME}.ko" ]] +then + echo "Removing a non-dkms installation." + rm -f ${MODDESTDIR}${MODULE_NAME}.ko + /sbin/depmod -a ${KVER} +fi + +# information that helps with bug reports +# kernel +echo "Kernel=${KVER}" +# architecture - for ARM: aarch64 = 64 bit, armv7l = 32 bit +echo "Architecture=${KARCH}" +#getconf LONG_BIT (may be handy in the future) + +# blacklist the in-kernel module (driver) so that there is no conflict +echo "Installing ${BLACKLIST_FILE} to: /etc/modprobe.d" +cp -f ${BLACKLIST_FILE} /etc/modprobe.d + +# sets module parameters (driver options) +echo "Installing ${OPTIONS_FILE} to: /etc/modprobe.d" +cp -f ${OPTIONS_FILE} /etc/modprobe.d + +# determine if dkms is installed and run the appropriate routines +if ! command -v dkms >/dev/null 2>&1 +then + echo "The non-dkms installation routines are in use." + + make clean + + make + RESULT=$? + + if [[ "$RESULT" != "0" ]] + then + echo "An error occurred. Error = ${RESULT}" + echo "Please report this error." + echo "Please copy all screen output and paste it into the report." + echo "You will need to run the following before reattempting installation." + echo "$ sudo ./remove-driver-no-dkms.sh" + exit $RESULT + fi + +# As shown in Makefile +# install: +# install -p -m 644 $(MODULE_NAME).ko $(MODDESTDIR) +# /sbin/depmod -a ${KVER} + make install + RESULT=$? + + if [[ "$RESULT" = "0" ]] + then + echo "The driver was installed successfully." + else + echo "An error occurred. Error = ${RESULT}" + echo "Please report this error." + echo "Please copy all screen output and paste it into the report." + echo "You will need to run the following before reattempting installation." + echo "$ sudo ./remove-driver-no-dkms.sh" + exit $RESULT + fi +else + echo "The dkms installation routines are in use." + +# the dkms add command requires source in /usr/src/${DRV_NAME}-${DRV_VERSION} + echo "Copying source files to: /usr/src/${DRV_NAME}-${DRV_VERSION}" + cp -rf "${DRV_DIR}" /usr/src/${DRV_NAME}-${DRV_VERSION} + + dkms add -m ${DRV_NAME} -v ${DRV_VERSION} + RESULT=$? + +# RESULT will be 3 if the DKMS tree already contains the same module/version +# combo. You cannot add the same module/version combo more than once. + if [[ "$RESULT" != "0" ]] + then + if [[ "$RESULT" = "3" ]] + then + echo "Run the following and then reattempt installation." + echo "$ sudo ./remove-driver.sh" + exit $RESULT + else + echo "An error occurred. dkms add error = ${RESULT}" + echo "Please report this error." + echo "Please copy all screen output and paste it into the report." + echo "Run the following before reattempting installation." + echo "$ sudo ./remove-driver.sh" + exit $RESULT + fi + else + echo "The driver was added successfully." + fi + + dkms build -m ${DRV_NAME} -v ${DRV_VERSION} + RESULT=$? + + if [[ "$RESULT" != "0" ]] + then + echo "An error occurred. dkms build error = ${RESULT}" + echo "Please report this error." + echo "Please copy all screen output and paste it into the report." + echo "Run the following before reattempting installation." + echo "$ sudo ./remove-driver.sh" + exit $RESULT + else + echo "The driver was built successfully." + fi + + dkms install -m ${DRV_NAME} -v ${DRV_VERSION} + RESULT=$? + + if [[ "$RESULT" != "0" ]] + then + echo "An error occurred. dkms install error = ${RESULT}" + echo "Please report this error." + echo "Please copy all screen output and paste it into the report." + echo "Run the following before reattempting installation." + echo "$ sudo ./remove-driver.sh" + exit $RESULT + else + echo "The driver was installed successfully." + fi +fi + +# unblock wifi +rfkill unblock wlan + +# if NoPrompt is not used, ask user some questions to complete installation +if [ $NO_PROMPT -ne 1 ] +then + read -p "Do you want to edit the driver options file now? [y/N] " -n 1 -r + echo + if [[ $REPLY =~ ^[Yy]$ ]] + then + nano /etc/modprobe.d/${OPTIONS_FILE} + fi + + read -p "Do you want to reboot now? (recommended) [y/N] " -n 1 -r + echo + if [[ $REPLY =~ ^[Yy]$ ]] + then + reboot + fi +fi + +exit 0 diff --git a/os_dep/linux/custom_gpio_linux.c b/os_dep/linux/custom_gpio_linux.c new file mode 100644 index 0000000..23401b7 --- /dev/null +++ b/os_dep/linux/custom_gpio_linux.c @@ -0,0 +1,340 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include "drv_types.h" + +#ifdef CONFIG_PLATFORM_SPRD + +/* gspi func & GPIO define */ +#include /* 0915 */ +#include + +#if !(defined ANDROID_2X) + +#ifdef CONFIG_RTL8188E +#include +#include +#endif /* CONFIG_RTL8188E */ + +#ifndef GPIO_WIFI_POWER +#define GPIO_WIFI_POWER -1 +#endif /* !GPIO_WIFI_POWER */ + +#ifndef GPIO_WIFI_RESET +#define GPIO_WIFI_RESET -1 +#endif /* !GPIO_WIFI_RESET */ + +#ifndef GPIO_WIFI_PWDN +#define GPIO_WIFI_PWDN -1 +#endif /* !GPIO_WIFI_RESET */ +#ifdef CONFIG_GSPI_HCI +extern unsigned int oob_irq; +#endif /* CONFIG_GSPI_HCI */ + +#ifdef CONFIG_SDIO_HCI +extern int rtw_mp_mode; +#else /* !CONFIG_SDIO_HCI */ +#endif /* !CONFIG_SDIO_HCI */ + +int rtw_wifi_gpio_init(void) +{ +#ifdef CONFIG_GSPI_HCI + if (GPIO_WIFI_IRQ > 0) { + gpio_request(GPIO_WIFI_IRQ, "oob_irq"); + gpio_direction_input(GPIO_WIFI_IRQ); + + oob_irq = gpio_to_irq(GPIO_WIFI_IRQ); + + RTW_INFO("%s oob_irq:%d\n", __func__, oob_irq); + } +#endif + if (GPIO_WIFI_RESET > 0) + gpio_request(GPIO_WIFI_RESET , "wifi_rst"); + if (GPIO_WIFI_POWER > 0) + gpio_request(GPIO_WIFI_POWER, "wifi_power"); + +#ifdef CONFIG_SDIO_HCI +#if (defined(CONFIG_RTL8723B)) && (MP_DRIVER == 1) + if (rtw_mp_mode == 1) { + RTW_INFO("%s GPIO_BT_RESET pin special for mp_test\n", __func__); + if (GPIO_BT_RESET > 0) + gpio_request(GPIO_BT_RESET , "bt_rst"); + } +#endif +#endif + return 0; +} + +int rtw_wifi_gpio_deinit(void) +{ +#ifdef CONFIG_GSPI_HCI + if (GPIO_WIFI_IRQ > 0) + gpio_free(GPIO_WIFI_IRQ); +#endif + if (GPIO_WIFI_RESET > 0) + gpio_free(GPIO_WIFI_RESET); + if (GPIO_WIFI_POWER > 0) + gpio_free(GPIO_WIFI_POWER); + +#ifdef CONFIG_SDIO_HCI +#if (defined(CONFIG_RTL8723B)) && (MP_DRIVER == 1) + if (rtw_mp_mode == 1) { + RTW_INFO("%s GPIO_BT_RESET pin special for mp_test\n", __func__); + if (GPIO_BT_RESET > 0) + gpio_free(GPIO_BT_RESET); + } +#endif +#endif + return 0; +} + +/* Customer function to control hw specific wlan gpios */ +void rtw_wifi_gpio_wlan_ctrl(int onoff) +{ + switch (onoff) { + case WLAN_PWDN_OFF: + RTW_INFO("%s: call customer specific GPIO(%d) to set wifi power down pin to 0\n", + __FUNCTION__, GPIO_WIFI_RESET); + +#ifndef CONFIG_DONT_BUS_SCAN + if (GPIO_WIFI_RESET > 0) + gpio_direction_output(GPIO_WIFI_RESET , 0); +#endif + break; + + case WLAN_PWDN_ON: + RTW_INFO("%s: callc customer specific GPIO(%d) to set wifi power down pin to 1\n", + __FUNCTION__, GPIO_WIFI_RESET); + + if (GPIO_WIFI_RESET > 0) + gpio_direction_output(GPIO_WIFI_RESET , 1); + break; + + case WLAN_POWER_OFF: + break; + + case WLAN_POWER_ON: + break; +#ifdef CONFIG_SDIO_HCI +#if (defined(CONFIG_RTL8723B)) && (MP_DRIVER == 1) + case WLAN_BT_PWDN_OFF: + if (rtw_mp_mode == 1) { + RTW_INFO("%s: call customer specific GPIO to set wifi power down pin to 0\n", + __FUNCTION__); + if (GPIO_BT_RESET > 0) + gpio_direction_output(GPIO_BT_RESET , 0); + } + break; + + case WLAN_BT_PWDN_ON: + if (rtw_mp_mode == 1) { + RTW_INFO("%s: callc customer specific GPIO to set wifi power down pin to 1 %x\n", + __FUNCTION__, GPIO_BT_RESET); + + if (GPIO_BT_RESET > 0) + gpio_direction_output(GPIO_BT_RESET , 1); + } + break; +#endif +#endif + } +} + +#else /* ANDROID_2X */ + +#include + +#ifdef CONFIG_RTL8188E +extern int sprd_3rdparty_gpio_wifi_power; +#endif +extern int sprd_3rdparty_gpio_wifi_pwd; +#if defined(CONFIG_RTL8723B) +extern int sprd_3rdparty_gpio_bt_reset; +#endif + +int rtw_wifi_gpio_init(void) +{ +#if defined(CONFIG_RTL8723B) + if (sprd_3rdparty_gpio_bt_reset > 0) + gpio_direction_output(sprd_3rdparty_gpio_bt_reset, 1); +#endif + + return 0; +} + +int rtw_wifi_gpio_deinit(void) +{ + return 0; +} + +/* Customer function to control hw specific wlan gpios */ +void rtw_wifi_gpio_wlan_ctrl(int onoff) +{ + switch (onoff) { + case WLAN_PWDN_OFF: + RTW_INFO("%s: call customer specific GPIO to set wifi power down pin to 0\n", + __FUNCTION__); + if (sprd_3rdparty_gpio_wifi_pwd > 0) + gpio_set_value(sprd_3rdparty_gpio_wifi_pwd, 0); + + if (sprd_3rdparty_gpio_wifi_pwd == 60) { + RTW_INFO("%s: turn off VSIM2 2.8V\n", __func__); + LDO_TurnOffLDO(LDO_LDO_SIM2); + } + break; + + case WLAN_PWDN_ON: + RTW_INFO("%s: callc customer specific GPIO to set wifi power down pin to 1\n", + __FUNCTION__); + if (sprd_3rdparty_gpio_wifi_pwd == 60) { + RTW_INFO("%s: turn on VSIM2 2.8V\n", __func__); + LDO_SetVoltLevel(LDO_LDO_SIM2, LDO_VOLT_LEVEL0); + LDO_TurnOnLDO(LDO_LDO_SIM2); + } + if (sprd_3rdparty_gpio_wifi_pwd > 0) + gpio_set_value(sprd_3rdparty_gpio_wifi_pwd, 1); + break; + + case WLAN_POWER_OFF: +#ifdef CONFIG_RTL8188E +#ifdef CONFIG_WIF1_LDO + RTW_INFO("%s: turn off VDD-WIFI0 1.2V\n", __FUNCTION__); + LDO_TurnOffLDO(LDO_LDO_WIF1); +#endif /* CONFIG_WIF1_LDO */ + + RTW_INFO("%s: turn off VDD-WIFI0 3.3V\n", __FUNCTION__); + LDO_TurnOffLDO(LDO_LDO_WIF0); + + RTW_INFO("%s: call customer specific GPIO(%d) to turn off wifi power\n", + __FUNCTION__, sprd_3rdparty_gpio_wifi_power); + if (sprd_3rdparty_gpio_wifi_power != 65535) + gpio_set_value(sprd_3rdparty_gpio_wifi_power, 0); +#endif + break; + + case WLAN_POWER_ON: +#ifdef CONFIG_RTL8188E + RTW_INFO("%s: call customer specific GPIO(%d) to turn on wifi power\n", + __FUNCTION__, sprd_3rdparty_gpio_wifi_power); + if (sprd_3rdparty_gpio_wifi_power != 65535) + gpio_set_value(sprd_3rdparty_gpio_wifi_power, 1); + + RTW_INFO("%s: turn on VDD-WIFI0 3.3V\n", __FUNCTION__); + LDO_TurnOnLDO(LDO_LDO_WIF0); + LDO_SetVoltLevel(LDO_LDO_WIF0, LDO_VOLT_LEVEL1); + +#ifdef CONFIG_WIF1_LDO + RTW_INFO("%s: turn on VDD-WIFI1 1.2V\n", __func__); + LDO_TurnOnLDO(LDO_LDO_WIF1); + LDO_SetVoltLevel(LDO_LDO_WIF1, LDO_VOLT_LEVEL3); +#endif /* CONFIG_WIF1_LDO */ +#endif + break; + + case WLAN_BT_PWDN_OFF: + RTW_INFO("%s: call customer specific GPIO to set bt power down pin to 0\n", + __FUNCTION__); +#if defined(CONFIG_RTL8723B) + if (sprd_3rdparty_gpio_bt_reset > 0) + gpio_set_value(sprd_3rdparty_gpio_bt_reset, 0); +#endif + break; + + case WLAN_BT_PWDN_ON: + RTW_INFO("%s: callc customer specific GPIO to set bt power down pin to 1\n", + __FUNCTION__); +#if defined(CONFIG_RTL8723B) + if (sprd_3rdparty_gpio_bt_reset > 0) + gpio_set_value(sprd_3rdparty_gpio_bt_reset, 1); +#endif + break; + } +} +#endif /* ANDROID_2X */ + +#elif defined(CONFIG_PLATFORM_ARM_RK3066) +#include + +#define GPIO_WIFI_IRQ RK30_PIN2_PC2 +extern unsigned int oob_irq; +int rtw_wifi_gpio_init(void) +{ +#ifdef CONFIG_GSPI_HCI + if (GPIO_WIFI_IRQ > 0) { + rk30_mux_api_set(GPIO2C2_LCDC1DATA18_SMCBLSN1_HSADCDATA5_NAME, GPIO2C_GPIO2C2);/* jacky_test */ + gpio_request(GPIO_WIFI_IRQ, "oob_irq"); + gpio_direction_input(GPIO_WIFI_IRQ); + + oob_irq = gpio_to_irq(GPIO_WIFI_IRQ); + + RTW_INFO("%s oob_irq:%d\n", __func__, oob_irq); + } +#endif + return 0; +} + + +int rtw_wifi_gpio_deinit(void) +{ +#ifdef CONFIG_GSPI_HCI + if (GPIO_WIFI_IRQ > 0) + gpio_free(GPIO_WIFI_IRQ); +#endif + return 0; +} + +void rtw_wifi_gpio_wlan_ctrl(int onoff) +{ +} + +#ifdef CONFIG_GPIO_API +/* this is a demo for extending GPIO pin[7] as interrupt mode */ +struct net_device *rtl_net; +extern int rtw_register_gpio_interrupt(struct net_device *netdev, int gpio_num, void(*callback)(u8 level)); +extern int rtw_disable_gpio_interrupt(struct net_device *netdev, int gpio_num); +void gpio_int(u8 is_high) +{ + RTW_INFO("%s level=%d\n", __func__, is_high); +} +int register_net_gpio_init(void) +{ + rtl_net = dev_get_by_name(&init_net, "wlan0"); + if (!rtl_net) { + RTW_PRINT("rtl_net init fail!\n"); + return -1; + } + return rtw_register_gpio_interrupt(rtl_net, 7, gpio_int); +} +int unregister_net_gpio_init(void) +{ + rtl_net = dev_get_by_name(&init_net, "wlan0"); + if (!rtl_net) { + RTW_PRINT("rtl_net init fail!\n"); + return -1; + } + return rtw_disable_gpio_interrupt(rtl_net, 7); +} +#endif + +#else + +int rtw_wifi_gpio_init(void) +{ + return 0; +} + +void rtw_wifi_gpio_wlan_ctrl(int onoff) +{ +} +#endif /* CONFIG_PLATFORM_SPRD */ diff --git a/os_dep/linux/ioctl_cfg80211.c b/os_dep/linux/ioctl_cfg80211.c new file mode 100755 index 0000000..81b60f2 --- /dev/null +++ b/os_dep/linux/ioctl_cfg80211.c @@ -0,0 +1,10996 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _IOCTL_CFG80211_C_ + +#include +#include + +#ifdef CONFIG_IOCTL_CFG80211 + +#ifndef DBG_RTW_CFG80211_STA_PARAM +#define DBG_RTW_CFG80211_STA_PARAM 0 +#endif + +#ifndef DBG_RTW_CFG80211_MESH_CONF +#define DBG_RTW_CFG80211_MESH_CONF 0 +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 0, 0)) +#define STATION_INFO_INACTIVE_TIME BIT(NL80211_STA_INFO_INACTIVE_TIME) +#define STATION_INFO_LLID BIT(NL80211_STA_INFO_LLID) +#define STATION_INFO_PLID BIT(NL80211_STA_INFO_PLID) +#define STATION_INFO_PLINK_STATE BIT(NL80211_STA_INFO_PLINK_STATE) +#define STATION_INFO_SIGNAL BIT(NL80211_STA_INFO_SIGNAL) +#define STATION_INFO_TX_BITRATE BIT(NL80211_STA_INFO_TX_BITRATE) +#define STATION_INFO_RX_PACKETS BIT(NL80211_STA_INFO_RX_PACKETS) +#define STATION_INFO_TX_PACKETS BIT(NL80211_STA_INFO_TX_PACKETS) +#define STATION_INFO_TX_FAILED BIT(NL80211_STA_INFO_TX_FAILED) +#define STATION_INFO_LOCAL_PM BIT(NL80211_STA_INFO_LOCAL_PM) +#define STATION_INFO_PEER_PM BIT(NL80211_STA_INFO_PEER_PM) +#define STATION_INFO_NONPEER_PM BIT(NL80211_STA_INFO_NONPEER_PM) +#define STATION_INFO_ASSOC_REQ_IES 0 +#endif /* Linux kernel >= 4.0.0 */ + +#define RTW_MAX_MGMT_TX_CNT (8) +#define RTW_MAX_MGMT_TX_MS_GAS (500) + +#define RTW_SCAN_IE_LEN_MAX 2304 +#define RTW_MAX_REMAIN_ON_CHANNEL_DURATION 5000 /* ms */ +#define RTW_MAX_NUM_PMKIDS 4 + +#define RTW_CH_MAX_2G_CHANNEL 14 /* Max channel in 2G band */ + +#ifdef CONFIG_WAPI_SUPPORT + +#ifndef WLAN_CIPHER_SUITE_SMS4 +#define WLAN_CIPHER_SUITE_SMS4 0x00147201 +#endif + +#ifndef WLAN_AKM_SUITE_WAPI_PSK +#define WLAN_AKM_SUITE_WAPI_PSK 0x000FAC04 +#endif + +#ifndef WLAN_AKM_SUITE_WAPI_CERT +#define WLAN_AKM_SUITE_WAPI_CERT 0x000FAC12 +#endif + +#ifndef NL80211_WAPI_VERSION_1 +#define NL80211_WAPI_VERSION_1 (1 << 2) +#endif + +#endif /* CONFIG_WAPI_SUPPORT */ + +#if (LINUX_VERSION_CODE <= KERNEL_VERSION(4, 11, 12)) +#ifdef CONFIG_RTW_80211R +#define WLAN_AKM_SUITE_FT_8021X 0x000FAC03 +#define WLAN_AKM_SUITE_FT_PSK 0x000FAC04 +#endif +#endif + +#define WIFI_CIPHER_SUITE_GCMP 0x000FAC08 +#define WIFI_CIPHER_SUITE_GCMP_256 0x000FAC09 +#define WIFI_CIPHER_SUITE_CCMP_256 0x000FAC0A +#define WIFI_CIPHER_SUITE_BIP_GMAC_128 0x000FAC0B +#define WIFI_CIPHER_SUITE_BIP_GMAC_256 0x000FAC0C +#define WIFI_CIPHER_SUITE_BIP_CMAC_256 0x000FAC0D + +/* + * If customer need, defining this flag will make driver + * always return -EBUSY at the condition of scan deny. + */ +/* #define CONFIG_NOTIFY_SCAN_ABORT_WITH_BUSY */ + +static const u32 rtw_cipher_suites[] = { + WLAN_CIPHER_SUITE_WEP40, + WLAN_CIPHER_SUITE_WEP104, + WLAN_CIPHER_SUITE_TKIP, + WLAN_CIPHER_SUITE_CCMP, +#ifdef CONFIG_WAPI_SUPPORT + WLAN_CIPHER_SUITE_SMS4, +#endif /* CONFIG_WAPI_SUPPORT */ +#ifdef CONFIG_IEEE80211W + WLAN_CIPHER_SUITE_AES_CMAC, + WIFI_CIPHER_SUITE_GCMP, + WIFI_CIPHER_SUITE_GCMP_256, + WIFI_CIPHER_SUITE_CCMP_256, + WIFI_CIPHER_SUITE_BIP_GMAC_128, + WIFI_CIPHER_SUITE_BIP_GMAC_256, + WIFI_CIPHER_SUITE_BIP_CMAC_256, +#endif /* CONFIG_IEEE80211W */ +}; + +#define RATETAB_ENT(_rate, _rateid, _flags) \ + { \ + .bitrate = (_rate), \ + .hw_value = (_rateid), \ + .flags = (_flags), \ + } + +#define CHAN2G(_channel, _freq, _flags) { \ + .band = NL80211_BAND_2GHZ, \ + .center_freq = (_freq), \ + .hw_value = (_channel), \ + .flags = (_flags), \ + .max_antenna_gain = 0, \ + .max_power = 0, \ + } + +#define CHAN5G(_channel, _flags) { \ + .band = NL80211_BAND_5GHZ, \ + .center_freq = 5000 + (5 * (_channel)), \ + .hw_value = (_channel), \ + .flags = (_flags), \ + .max_antenna_gain = 0, \ + .max_power = 0, \ + } + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +/* if wowlan is not supported, kernel generate a disconnect at each suspend + * cf: /net/wireless/sysfs.c, so register a stub wowlan. + * Moreover wowlan has to be enabled via a the nl80211_set_wowlan callback. + * (from user space, e.g. iw phy0 wowlan enable) + */ +static const struct wiphy_wowlan_support wowlan_stub = { + .flags = WIPHY_WOWLAN_ANY, + .n_patterns = 0, + .pattern_max_len = 0, + .pattern_min_len = 0, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 10, 0)) + .max_pkt_offset = 0, +#endif +}; +#endif + +static struct ieee80211_rate rtw_rates[] = { + RATETAB_ENT(10, 0x1, 0), + RATETAB_ENT(20, 0x2, 0), + RATETAB_ENT(55, 0x4, 0), + RATETAB_ENT(110, 0x8, 0), + RATETAB_ENT(60, 0x10, 0), + RATETAB_ENT(90, 0x20, 0), + RATETAB_ENT(120, 0x40, 0), + RATETAB_ENT(180, 0x80, 0), + RATETAB_ENT(240, 0x100, 0), + RATETAB_ENT(360, 0x200, 0), + RATETAB_ENT(480, 0x400, 0), + RATETAB_ENT(540, 0x800, 0), +}; + +#define rtw_a_rates (rtw_rates + 4) +#define RTW_A_RATES_NUM 8 +#define rtw_g_rates (rtw_rates + 0) +#define RTW_G_RATES_NUM 12 + +/* from center_ch_2g */ +static struct ieee80211_channel rtw_2ghz_channels[MAX_CHANNEL_NUM_2G] = { + CHAN2G(1, 2412, 0), + CHAN2G(2, 2417, 0), + CHAN2G(3, 2422, 0), + CHAN2G(4, 2427, 0), + CHAN2G(5, 2432, 0), + CHAN2G(6, 2437, 0), + CHAN2G(7, 2442, 0), + CHAN2G(8, 2447, 0), + CHAN2G(9, 2452, 0), + CHAN2G(10, 2457, 0), + CHAN2G(11, 2462, 0), + CHAN2G(12, 2467, 0), + CHAN2G(13, 2472, 0), + CHAN2G(14, 2484, 0), +}; + +/* from center_ch_5g_20m */ +static struct ieee80211_channel rtw_5ghz_a_channels[MAX_CHANNEL_NUM_5G] = { + CHAN5G(36, 0), CHAN5G(40, 0), CHAN5G(44, 0), CHAN5G(48, 0), + + CHAN5G(52, 0), CHAN5G(56, 0), CHAN5G(60, 0), CHAN5G(64, 0), + + CHAN5G(100, 0), CHAN5G(104, 0), CHAN5G(108, 0), CHAN5G(112, 0), + CHAN5G(116, 0), CHAN5G(120, 0), CHAN5G(124, 0), CHAN5G(128, 0), + CHAN5G(132, 0), CHAN5G(136, 0), CHAN5G(140, 0), CHAN5G(144, 0), + + CHAN5G(149, 0), CHAN5G(153, 0), CHAN5G(157, 0), CHAN5G(161, 0), + CHAN5G(165, 0), CHAN5G(169, 0), CHAN5G(173, 0), CHAN5G(177, 0), +}; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) +static u8 rtw_chbw_to_cfg80211_chan_def(struct wiphy *wiphy, struct cfg80211_chan_def *chdef, u8 ch, u8 bw, u8 offset, u8 ht) +{ + int freq, cfreq; + struct ieee80211_channel *chan; + u8 ret = _FAIL; + + _rtw_memset(chdef, 0, sizeof(*chdef)); + + freq = rtw_ch2freq(ch); + if (!freq) + goto exit; + + cfreq = rtw_get_center_ch(ch, bw, offset); + if (!cfreq) + goto exit; + cfreq = rtw_ch2freq(cfreq); + if (!cfreq) + goto exit; + + chan = ieee80211_get_channel(wiphy, freq); + if (!chan) + goto exit; + + if (bw == CHANNEL_WIDTH_20) + chdef->width = ht ? NL80211_CHAN_WIDTH_20 : NL80211_CHAN_WIDTH_20_NOHT; + else if (bw == CHANNEL_WIDTH_40) + chdef->width = NL80211_CHAN_WIDTH_40; + else if (bw == CHANNEL_WIDTH_80) + chdef->width = NL80211_CHAN_WIDTH_80; + else if (bw == CHANNEL_WIDTH_160) + chdef->width = NL80211_CHAN_WIDTH_160; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + else if (bw == CHANNEL_WIDTH_5) + chdef->width = NL80211_CHAN_WIDTH_5; + else if (bw == CHANNEL_WIDTH_10) + chdef->width = NL80211_CHAN_WIDTH_10; +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) */ + else { + rtw_warn_on(1); + goto exit; + } + + chdef->chan = chan; + chdef->center_freq1 = cfreq; + + ret = _SUCCESS; + +exit: + return ret; +} + +#ifdef CONFIG_RTW_MESH +static const char *nl80211_chan_width_str(enum nl80211_chan_width cwidth) +{ + switch (cwidth) { + case NL80211_CHAN_WIDTH_20_NOHT: + return "20_NOHT"; + case NL80211_CHAN_WIDTH_20: + return "20"; + case NL80211_CHAN_WIDTH_40: + return "40"; + case NL80211_CHAN_WIDTH_80: + return "80"; + case NL80211_CHAN_WIDTH_80P80: + return "80+80"; + case NL80211_CHAN_WIDTH_160: + return "160"; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + case NL80211_CHAN_WIDTH_5: + return "5"; + case NL80211_CHAN_WIDTH_10: + return "10"; +#endif + default: + return "INVALID"; + }; +} + +static void rtw_get_chbw_from_cfg80211_chan_def(struct cfg80211_chan_def *chdef, u8 *ht, u8 *ch, u8 *bw, u8 *offset) +{ + int pri_freq; + struct ieee80211_channel *chan = chdef->chan; + + pri_freq = rtw_ch2freq(chan->hw_value); + if (!pri_freq) { + RTW_INFO("invalid channel:%d\n", chan->hw_value); + rtw_warn_on(1); + *ch = 0; + return; + } + + switch (chdef->width) { + case NL80211_CHAN_WIDTH_20_NOHT: + *ht = 0; + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + *ch = chan->hw_value; + break; + case NL80211_CHAN_WIDTH_20: + *ht = 1; + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + *ch = chan->hw_value; + break; + case NL80211_CHAN_WIDTH_40: + *ht = 1; + *bw = CHANNEL_WIDTH_40; + *offset = pri_freq > chdef->center_freq1 ? HAL_PRIME_CHNL_OFFSET_UPPER : HAL_PRIME_CHNL_OFFSET_LOWER; + if (rtw_get_offset_by_chbw(chan->hw_value, *bw, offset)) + *ch = chan->hw_value; + break; + case NL80211_CHAN_WIDTH_80: + *ht = 1; + *bw = CHANNEL_WIDTH_80; + if (rtw_get_offset_by_chbw(chan->hw_value, *bw, offset)) + *ch = chan->hw_value; + break; + case NL80211_CHAN_WIDTH_160: + *ht = 1; + *bw = CHANNEL_WIDTH_160; + if (rtw_get_offset_by_chbw(chan->hw_value, *bw, offset)) + *ch = chan->hw_value; + break; + case NL80211_CHAN_WIDTH_80P80: + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + case NL80211_CHAN_WIDTH_5: + case NL80211_CHAN_WIDTH_10: + #endif + default: + *ht = 0; + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + RTW_INFO("unsupported cwidth:%s\n", nl80211_chan_width_str(chdef->width)); + rtw_warn_on(1); + }; +} +#endif /* CONFIG_RTW_MESH */ +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) +static const char *nl80211_channel_type_str(enum nl80211_channel_type ctype) +{ + switch (ctype) { + case NL80211_CHAN_NO_HT: + return "NO_HT"; + case NL80211_CHAN_HT20: + return "HT20"; + case NL80211_CHAN_HT40MINUS: + return "HT40-"; + case NL80211_CHAN_HT40PLUS: + return "HT40+"; + default: + return "INVALID"; + }; +} + +static enum nl80211_channel_type rtw_chbw_to_nl80211_channel_type(u8 ch, u8 bw, u8 offset, u8 ht) +{ + rtw_warn_on(!ht && (bw >= CHANNEL_WIDTH_40 || offset != HAL_PRIME_CHNL_OFFSET_DONT_CARE)); + + if (!ht) + return NL80211_CHAN_NO_HT; + if (bw >= CHANNEL_WIDTH_40) { + if (offset == HAL_PRIME_CHNL_OFFSET_UPPER) + return NL80211_CHAN_HT40MINUS; + else if (offset == HAL_PRIME_CHNL_OFFSET_LOWER) + return NL80211_CHAN_HT40PLUS; + else + rtw_warn_on(1); + } + return NL80211_CHAN_HT20; +} + +static void rtw_get_chbw_from_nl80211_channel_type(struct ieee80211_channel *chan, enum nl80211_channel_type ctype, u8 *ht, u8 *ch, u8 *bw, u8 *offset) +{ + int pri_freq; + + pri_freq = rtw_ch2freq(chan->hw_value); + if (!pri_freq) { + RTW_INFO("invalid channel:%d\n", chan->hw_value); + rtw_warn_on(1); + *ch = 0; + return; + } + *ch = chan->hw_value; + + switch (ctype) { + case NL80211_CHAN_NO_HT: + *ht = 0; + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case NL80211_CHAN_HT20: + *ht = 1; + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case NL80211_CHAN_HT40MINUS: + *ht = 1; + *bw = CHANNEL_WIDTH_40; + *offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + case NL80211_CHAN_HT40PLUS: + *ht = 1; + *bw = CHANNEL_WIDTH_40; + *offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + default: + *ht = 0; + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + RTW_INFO("unsupported ctype:%s\n", nl80211_channel_type_str(ctype)); + rtw_warn_on(1); + }; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) +bool rtw_cfg80211_allow_ch_switch_notify(_adapter *adapter) +{ +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 19, 0)) + if ((!MLME_IS_AP(adapter)) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 13, 0)) + && (!MLME_IS_ADHOC(adapter)) + && (!MLME_IS_ADHOC_MASTER(adapter)) + && (!MLME_IS_MESH(adapter)) +#elif defined(CONFIG_RTW_MESH) + && (!MLME_IS_MESH(adapter)) +#endif + ) + return 0; +#endif + return 1; +} + +u8 rtw_cfg80211_ch_switch_notify(_adapter *adapter, u8 ch, u8 bw, u8 offset, + u8 ht, bool started) +{ + struct wiphy *wiphy = adapter_to_wiphy(adapter); + u8 ret = _SUCCESS; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + struct cfg80211_chan_def chdef = {}; + + ret = rtw_chbw_to_cfg80211_chan_def(wiphy, &chdef, ch, bw, offset, ht); + if (ret != _SUCCESS) + goto exit; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) + if (started) { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 11, 0)) + + /* --- cfg80211_ch_switch_started_notfiy() --- + * A new parameter, bool quiet, is added from Linux kernel v5.11, + * to see if block-tx was requested by the AP. since currently, + * the API is used for station before connected in rtw_chk_start_clnt_join() + * the quiet is set to false here first. May need to refine it if + * called by others with block-tx. + */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 1, 0)) + cfg80211_ch_switch_started_notify(adapter->pnetdev, &chdef, 0, 0, false); +#else + cfg80211_ch_switch_started_notify(adapter->pnetdev, &chdef, 0, false); +#endif +#else + cfg80211_ch_switch_started_notify(adapter->pnetdev, &chdef, 0); +#endif + goto exit; + } +#endif + + if (!rtw_cfg80211_allow_ch_switch_notify(adapter)) + goto exit; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 19, 2)) + cfg80211_ch_switch_notify(adapter->pnetdev, &chdef, 0); +#else + cfg80211_ch_switch_notify(adapter->pnetdev, &chdef); +#endif + +#else + int freq = rtw_ch2freq(ch); + enum nl80211_channel_type ctype; + + if (!rtw_cfg80211_allow_ch_switch_notify(adapter)) + goto exit; + + if (!freq) { + ret = _FAIL; + goto exit; + } + + ctype = rtw_chbw_to_nl80211_channel_type(ch, bw, offset, ht); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 19, 2)) + cfg80211_ch_switch_notify(adapter->pnetdev, freq, ctype, 0); +#else + cfg80211_ch_switch_notify(adapter->pnetdev, freq, ctype); +#endif +#endif + +exit: + return ret; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) */ + +void rtw_2g_channels_init(struct ieee80211_channel *channels) +{ + _rtw_memcpy((void *)channels, (void *)rtw_2ghz_channels, sizeof(rtw_2ghz_channels)); +} + +void rtw_5g_channels_init(struct ieee80211_channel *channels) +{ + _rtw_memcpy((void *)channels, (void *)rtw_5ghz_a_channels, sizeof(rtw_5ghz_a_channels)); +} + +void rtw_2g_rates_init(struct ieee80211_rate *rates) +{ + _rtw_memcpy(rates, rtw_g_rates, + sizeof(struct ieee80211_rate) * RTW_G_RATES_NUM + ); +} + +void rtw_5g_rates_init(struct ieee80211_rate *rates) +{ + _rtw_memcpy(rates, rtw_a_rates, + sizeof(struct ieee80211_rate) * RTW_A_RATES_NUM + ); +} + +struct ieee80211_supported_band *rtw_spt_band_alloc(BAND_TYPE band) +{ + struct ieee80211_supported_band *spt_band = NULL; + int n_channels, n_bitrates; + + if (band == BAND_ON_2_4G) { + n_channels = MAX_CHANNEL_NUM_2G; + n_bitrates = RTW_G_RATES_NUM; + } else if (band == BAND_ON_5G) { + n_channels = MAX_CHANNEL_NUM_5G; + n_bitrates = RTW_A_RATES_NUM; + } else + goto exit; + + spt_band = (struct ieee80211_supported_band *)rtw_zmalloc( + sizeof(struct ieee80211_supported_band) + + sizeof(struct ieee80211_channel) * n_channels + + sizeof(struct ieee80211_rate) * n_bitrates + ); + if (!spt_band) + goto exit; + + spt_band->channels = (struct ieee80211_channel *)(((u8 *)spt_band) + sizeof(struct ieee80211_supported_band)); + spt_band->bitrates = (struct ieee80211_rate *)(((u8 *)spt_band->channels) + sizeof(struct ieee80211_channel) * n_channels); + spt_band->band = rtw_band_to_nl80211_band(band); + spt_band->n_channels = n_channels; + spt_band->n_bitrates = n_bitrates; + +exit: + return spt_band; +} + +void rtw_spt_band_free(struct ieee80211_supported_band *spt_band) +{ + u32 size = 0; + + if (!spt_band) + return; + + if (spt_band->band == NL80211_BAND_2GHZ) { + size = sizeof(struct ieee80211_supported_band) + + sizeof(struct ieee80211_channel) * MAX_CHANNEL_NUM_2G + + sizeof(struct ieee80211_rate) * RTW_G_RATES_NUM; + } else if (spt_band->band == NL80211_BAND_5GHZ) { + size = sizeof(struct ieee80211_supported_band) + + sizeof(struct ieee80211_channel) * MAX_CHANNEL_NUM_5G + + sizeof(struct ieee80211_rate) * RTW_A_RATES_NUM; + } else { + + } + rtw_mfree((u8 *)spt_band, size); +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) +static const struct ieee80211_txrx_stypes + rtw_cfg80211_default_mgmt_stypes[NUM_NL80211_IFTYPES] = { + [NL80211_IFTYPE_ADHOC] = { + .tx = 0xffff, + .rx = BIT(IEEE80211_STYPE_ACTION >> 4) + }, + [NL80211_IFTYPE_STATION] = { + .tx = 0xffff, + .rx = BIT(IEEE80211_STYPE_ACTION >> 4) | + BIT(IEEE80211_STYPE_AUTH >> 4) | + BIT(IEEE80211_STYPE_PROBE_REQ >> 4) + }, + [NL80211_IFTYPE_AP] = { + .tx = 0xffff, + .rx = BIT(IEEE80211_STYPE_ASSOC_REQ >> 4) | + BIT(IEEE80211_STYPE_REASSOC_REQ >> 4) | + BIT(IEEE80211_STYPE_PROBE_REQ >> 4) | + BIT(IEEE80211_STYPE_DISASSOC >> 4) | + BIT(IEEE80211_STYPE_AUTH >> 4) | + BIT(IEEE80211_STYPE_DEAUTH >> 4) | + BIT(IEEE80211_STYPE_ACTION >> 4) + }, + [NL80211_IFTYPE_AP_VLAN] = { + /* copy AP */ + .tx = 0xffff, + .rx = BIT(IEEE80211_STYPE_ASSOC_REQ >> 4) | + BIT(IEEE80211_STYPE_REASSOC_REQ >> 4) | + BIT(IEEE80211_STYPE_PROBE_REQ >> 4) | + BIT(IEEE80211_STYPE_DISASSOC >> 4) | + BIT(IEEE80211_STYPE_AUTH >> 4) | + BIT(IEEE80211_STYPE_DEAUTH >> 4) | + BIT(IEEE80211_STYPE_ACTION >> 4) + }, + [NL80211_IFTYPE_P2P_CLIENT] = { + .tx = 0xffff, + .rx = BIT(IEEE80211_STYPE_ACTION >> 4) | + BIT(IEEE80211_STYPE_PROBE_REQ >> 4) + }, + [NL80211_IFTYPE_P2P_GO] = { + .tx = 0xffff, + .rx = BIT(IEEE80211_STYPE_ASSOC_REQ >> 4) | + BIT(IEEE80211_STYPE_REASSOC_REQ >> 4) | + BIT(IEEE80211_STYPE_PROBE_REQ >> 4) | + BIT(IEEE80211_STYPE_DISASSOC >> 4) | + BIT(IEEE80211_STYPE_AUTH >> 4) | + BIT(IEEE80211_STYPE_DEAUTH >> 4) | + BIT(IEEE80211_STYPE_ACTION >> 4) + }, +#if defined(RTW_DEDICATED_P2P_DEVICE) + [NL80211_IFTYPE_P2P_DEVICE] = { + .tx = 0xffff, + .rx = BIT(IEEE80211_STYPE_ACTION >> 4) | + BIT(IEEE80211_STYPE_PROBE_REQ >> 4) + }, +#endif +#if defined(CONFIG_RTW_MESH) + [NL80211_IFTYPE_MESH_POINT] = { + .tx = 0xffff, + .rx = BIT(IEEE80211_STYPE_ACTION >> 4) + | BIT(IEEE80211_STYPE_AUTH >> 4) + }, +#endif + +}; +#endif + +NDIS_802_11_NETWORK_INFRASTRUCTURE nl80211_iftype_to_rtw_network_type(enum nl80211_iftype type) +{ + switch (type) { + case NL80211_IFTYPE_ADHOC: + return Ndis802_11IBSS; + + #if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + case NL80211_IFTYPE_P2P_CLIENT: + #endif + case NL80211_IFTYPE_STATION: + return Ndis802_11Infrastructure; + +#ifdef CONFIG_AP_MODE + #if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + case NL80211_IFTYPE_P2P_GO: + #endif + case NL80211_IFTYPE_AP: + return Ndis802_11APMode; +#endif + +#ifdef CONFIG_RTW_MESH + case NL80211_IFTYPE_MESH_POINT: + return Ndis802_11_mesh; +#endif + +#ifdef CONFIG_WIFI_MONITOR + case NL80211_IFTYPE_MONITOR: + return Ndis802_11Monitor; +#endif /* CONFIG_WIFI_MONITOR */ + + default: + return Ndis802_11InfrastructureMax; + } +} + +u32 nl80211_iftype_to_rtw_mlme_state(enum nl80211_iftype type) +{ + switch (type) { + case NL80211_IFTYPE_ADHOC: + return WIFI_ADHOC_STATE; + + #if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + case NL80211_IFTYPE_P2P_CLIENT: + #endif + case NL80211_IFTYPE_STATION: + return WIFI_STATION_STATE; + +#ifdef CONFIG_AP_MODE + #if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + case NL80211_IFTYPE_P2P_GO: + #endif + case NL80211_IFTYPE_AP: + return WIFI_AP_STATE; +#endif + +#ifdef CONFIG_RTW_MESH + case NL80211_IFTYPE_MESH_POINT: + return WIFI_MESH_STATE; +#endif + + case NL80211_IFTYPE_MONITOR: + return WIFI_MONITOR_STATE; + + default: + return WIFI_NULL_STATE; + } +} + +static int rtw_cfg80211_sync_iftype(_adapter *adapter) +{ + struct wireless_dev *rtw_wdev = adapter->rtw_wdev; + + if (!(nl80211_iftype_to_rtw_mlme_state(rtw_wdev->iftype) & MLME_STATE(adapter))) { + /* iftype and mlme state is not syc */ + NDIS_802_11_NETWORK_INFRASTRUCTURE network_type; + + network_type = nl80211_iftype_to_rtw_network_type(rtw_wdev->iftype); + if (network_type != Ndis802_11InfrastructureMax) { + if (rtw_pwr_wakeup(adapter) == _FAIL) { + RTW_WARN(FUNC_ADPT_FMT" call rtw_pwr_wakeup fail\n", FUNC_ADPT_ARG(adapter)); + return _FAIL; + } + + rtw_set_802_11_infrastructure_mode(adapter, network_type, 0); + rtw_setopmode_cmd(adapter, network_type, RTW_CMDF_WAIT_ACK); + } else { + rtw_warn_on(1); + RTW_WARN(FUNC_ADPT_FMT" iftype:%u is not support\n", FUNC_ADPT_ARG(adapter), rtw_wdev->iftype); + return _FAIL; + } + } + + return _SUCCESS; +} + +static u64 rtw_get_systime_us(void) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 20, 0)) + return ktime_to_us(ktime_get_boottime()); +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39)) + struct timespec ts; + get_monotonic_boottime(&ts); + return ((u64)ts.tv_sec * 1000000) + ts.tv_nsec / 1000; +#else + struct timeval tv; + do_gettimeofday(&tv); + return ((u64)tv.tv_sec * 1000000) + tv.tv_usec; +#endif +} + +/* Try to remove non target BSS's SR to reduce PBC overlap rate */ +static int rtw_cfg80211_clear_wps_sr_of_non_target_bss(_adapter *padapter, struct wlan_network *pnetwork, struct cfg80211_ssid *req_ssid) +{ + int ret = 0; + u8 *psr = NULL, sr = 0; + NDIS_802_11_SSID *pssid = &pnetwork->network.Ssid; + u32 wpsielen = 0; + u8 *wpsie = NULL; + + if (pssid->SsidLength == req_ssid->ssid_len + && _rtw_memcmp(pssid->Ssid, req_ssid->ssid, req_ssid->ssid_len) == _TRUE) + goto exit; + + wpsie = rtw_get_wps_ie(pnetwork->network.IEs + _FIXED_IE_LENGTH_ + , pnetwork->network.IELength - _FIXED_IE_LENGTH_, NULL, &wpsielen); + if (wpsie && wpsielen > 0) + psr = rtw_get_wps_attr_content(wpsie, wpsielen, WPS_ATTR_SELECTED_REGISTRAR, &sr, NULL); + + if (psr && sr) { + if (0) + RTW_INFO("clear sr of non target bss:%s("MAC_FMT")\n" + , pssid->Ssid, MAC_ARG(pnetwork->network.MacAddress)); + *psr = 0; /* clear sr */ + ret = 1; + } + +exit: + return ret; +} + +#define MAX_BSSINFO_LEN 1000 +struct cfg80211_bss *rtw_cfg80211_inform_bss(_adapter *padapter, struct wlan_network *pnetwork) +{ + struct ieee80211_channel *notify_channel; + struct cfg80211_bss *bss = NULL; + /* struct ieee80211_supported_band *band; */ + u16 channel; + u32 freq; + u64 notify_timestamp; + u16 notify_capability; + u16 notify_interval; + u8 *notify_ie; + size_t notify_ielen; + s32 notify_signal; + /* u8 buf[MAX_BSSINFO_LEN]; */ + + u8 *pbuf; + size_t buf_size = MAX_BSSINFO_LEN; + size_t len, bssinf_len = 0; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + u8 bc_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + + struct wireless_dev *wdev = padapter->rtw_wdev; + struct wiphy *wiphy = wdev->wiphy; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + pbuf = rtw_zmalloc(buf_size); + if (pbuf == NULL) { + RTW_INFO("%s pbuf allocate failed !!\n", __FUNCTION__); + return bss; + } + + /* RTW_INFO("%s\n", __func__); */ + + bssinf_len = pnetwork->network.IELength + sizeof(struct rtw_ieee80211_hdr_3addr); + if (bssinf_len > buf_size) { + RTW_INFO("%s IE Length too long > %zu byte\n", __FUNCTION__, buf_size); + goto exit; + } + +#ifndef CONFIG_WAPI_SUPPORT + { + u16 wapi_len = 0; + + if (rtw_get_wapi_ie(pnetwork->network.IEs, pnetwork->network.IELength, NULL, &wapi_len) > 0) { + if (wapi_len > 0) { + RTW_INFO("%s, no support wapi!\n", __FUNCTION__); + goto exit; + } + } + } +#endif /* !CONFIG_WAPI_SUPPORT */ + + channel = pnetwork->network.Configuration.DSConfig; + freq = rtw_ch2freq(channel); + notify_channel = ieee80211_get_channel(wiphy, freq); + + if (0) + notify_timestamp = le64_to_cpu(*(u64 *)rtw_get_timestampe_from_ie(pnetwork->network.IEs)); + else + notify_timestamp = rtw_get_systime_us(); + + notify_interval = le16_to_cpu(*(u16 *)rtw_get_beacon_interval_from_ie(pnetwork->network.IEs)); + notify_capability = le16_to_cpu(*(u16 *)rtw_get_capability_from_ie(pnetwork->network.IEs)); + + notify_ie = pnetwork->network.IEs + _FIXED_IE_LENGTH_; + notify_ielen = pnetwork->network.IELength - _FIXED_IE_LENGTH_; + + /* We've set wiphy's signal_type as CFG80211_SIGNAL_TYPE_MBM: signal strength in mBm (100*dBm) */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE && + is_same_network(&pmlmepriv->cur_network.network, &pnetwork->network, 0)) { + notify_signal = 100 * translate_percentage_to_dbm(padapter->recvpriv.signal_strength); /* dbm */ + } else { + notify_signal = 100 * translate_percentage_to_dbm(pnetwork->network.PhyInfo.SignalStrength); /* dbm */ + } + +#if 0 + RTW_INFO("bssid: "MAC_FMT"\n", MAC_ARG(pnetwork->network.MacAddress)); + RTW_INFO("Channel: %d(%d)\n", channel, freq); + RTW_INFO("Capability: %X\n", notify_capability); + RTW_INFO("Beacon interval: %d\n", notify_interval); + RTW_INFO("Signal: %d\n", notify_signal); + RTW_INFO("notify_timestamp: %llu\n", notify_timestamp); +#endif + + /* pbuf = buf; */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pbuf; + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + SetSeqNum(pwlanhdr, 0/*pmlmeext->mgnt_seq*/); + /* pmlmeext->mgnt_seq++; */ + + if (pnetwork->network.Reserved[0] == BSS_TYPE_BCN) { /* WIFI_BEACON */ + _rtw_memcpy(pwlanhdr->addr1, bc_addr, ETH_ALEN); + set_frame_sub_type(pbuf, WIFI_BEACON); + } else { + _rtw_memcpy(pwlanhdr->addr1, adapter_mac_addr(padapter), ETH_ALEN); + set_frame_sub_type(pbuf, WIFI_PROBERSP); + } + + _rtw_memcpy(pwlanhdr->addr2, pnetwork->network.MacAddress, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pnetwork->network.MacAddress, ETH_ALEN); + + + /* pbuf += sizeof(struct rtw_ieee80211_hdr_3addr); */ + len = sizeof(struct rtw_ieee80211_hdr_3addr); + _rtw_memcpy((pbuf + len), pnetwork->network.IEs, pnetwork->network.IELength); + *((u64 *)(pbuf + len)) = cpu_to_le64(notify_timestamp); + + len += pnetwork->network.IELength; + + #if defined(CONFIG_P2P) && 0 + if(rtw_get_p2p_ie(pnetwork->network.IEs+12, pnetwork->network.IELength-12, NULL, NULL)) + RTW_INFO("%s, got p2p_ie\n", __func__); + #endif + +#if 1 + bss = cfg80211_inform_bss_frame(wiphy, notify_channel, (struct ieee80211_mgmt *)pbuf, + len, notify_signal, GFP_ATOMIC); +#else + + bss = cfg80211_inform_bss(wiphy, notify_channel, (const u8 *)pnetwork->network.MacAddress, + notify_timestamp, notify_capability, notify_interval, notify_ie, + notify_ielen, notify_signal, GFP_ATOMIC/*GFP_KERNEL*/); +#endif + + if (unlikely(!bss)) { + RTW_INFO(FUNC_ADPT_FMT" bss NULL\n", FUNC_ADPT_ARG(padapter)); + goto exit; + } + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 38)) +#ifndef COMPAT_KERNEL_RELEASE + /* patch for cfg80211, update beacon ies to information_elements */ + if (pnetwork->network.Reserved[0] == BSS_TYPE_BCN) { /* WIFI_BEACON */ + + if (bss->len_information_elements != bss->len_beacon_ies) { + bss->information_elements = bss->beacon_ies; + bss->len_information_elements = bss->len_beacon_ies; + } + } +#endif /* COMPAT_KERNEL_RELEASE */ +#endif /* LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 38) */ + +#if 0 + { + if (bss->information_elements == bss->proberesp_ies) { + if (bss->len_information_elements != bss->len_proberesp_ies) + RTW_INFO("error!, len_information_elements != bss->len_proberesp_ies\n"); + } else if (bss->len_information_elements < bss->len_beacon_ies) { + bss->information_elements = bss->beacon_ies; + bss->len_information_elements = bss->len_beacon_ies; + } + } +#endif +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0) + cfg80211_put_bss(wiphy, bss); +#else + cfg80211_put_bss(bss); +#endif + +exit: + if (pbuf) + rtw_mfree(pbuf, buf_size); + return bss; + +} + +/* + Check the given bss is valid by kernel API cfg80211_get_bss() + @padapter : the given adapter + + return _TRUE if bss is valid, _FALSE for not found. +*/ +int rtw_cfg80211_check_bss(_adapter *padapter) +{ + WLAN_BSSID_EX *pnetwork = &(padapter->mlmeextpriv.mlmext_info.network); + struct cfg80211_bss *bss = NULL; + struct ieee80211_channel *notify_channel = NULL; + u32 freq; + + if (!(pnetwork) || !(padapter->rtw_wdev)) + return _FALSE; + + freq = rtw_ch2freq(pnetwork->Configuration.DSConfig); + notify_channel = ieee80211_get_channel(padapter->rtw_wdev->wiphy, freq); + bss = cfg80211_get_bss(padapter->rtw_wdev->wiphy, notify_channel, + pnetwork->MacAddress, pnetwork->Ssid.Ssid, + pnetwork->Ssid.SsidLength, +#if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0) + pnetwork->InfrastructureMode == Ndis802_11Infrastructure?IEEE80211_BSS_TYPE_ESS:IEEE80211_BSS_TYPE_IBSS, + IEEE80211_PRIVACY(pnetwork->Privacy)); +#else + pnetwork->InfrastructureMode == Ndis802_11Infrastructure?WLAN_CAPABILITY_ESS:WLAN_CAPABILITY_IBSS, pnetwork->InfrastructureMode == Ndis802_11Infrastructure?WLAN_CAPABILITY_ESS:WLAN_CAPABILITY_IBSS); +#endif + +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0) + cfg80211_put_bss(padapter->rtw_wdev->wiphy, bss); +#else + cfg80211_put_bss(bss); +#endif + + return bss != NULL; +} + +void rtw_cfg80211_ibss_indicate_connect(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct wireless_dev *pwdev = padapter->rtw_wdev; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 15, 0)) + struct wiphy *wiphy = pwdev->wiphy; + int freq = 2412; + struct ieee80211_channel *notify_channel; +#endif + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + if (pwdev->iftype != NL80211_IFTYPE_ADHOC) + return; + + if (!rtw_cfg80211_check_bss(padapter)) { + WLAN_BSSID_EX *pnetwork = &(padapter->mlmeextpriv.mlmext_info.network); + struct wlan_network *scanned = pmlmepriv->cur_network_scanned; + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) { + + _rtw_memcpy(&cur_network->network, pnetwork, sizeof(WLAN_BSSID_EX)); + if (cur_network) { + if (!rtw_cfg80211_inform_bss(padapter, cur_network)) + RTW_INFO(FUNC_ADPT_FMT" inform fail !!\n", FUNC_ADPT_ARG(padapter)); + else + RTW_INFO(FUNC_ADPT_FMT" inform success !!\n", FUNC_ADPT_ARG(padapter)); + } else { + RTW_INFO("cur_network is not exist!!!\n"); + return ; + } + } else { + if (scanned == NULL) + rtw_warn_on(1); + + if (_rtw_memcmp(&(scanned->network.Ssid), &(pnetwork->Ssid), sizeof(NDIS_802_11_SSID)) == _TRUE + && _rtw_memcmp(scanned->network.MacAddress, pnetwork->MacAddress, sizeof(NDIS_802_11_MAC_ADDRESS)) == _TRUE + ) { + if (!rtw_cfg80211_inform_bss(padapter, scanned)) + RTW_INFO(FUNC_ADPT_FMT" inform fail !!\n", FUNC_ADPT_ARG(padapter)); + else { + /* RTW_INFO(FUNC_ADPT_FMT" inform success !!\n", FUNC_ADPT_ARG(padapter)); */ + } + } else { + RTW_INFO("scanned & pnetwork compare fail\n"); + rtw_warn_on(1); + } + } + + if (!rtw_cfg80211_check_bss(padapter)) + RTW_PRINT(FUNC_ADPT_FMT" BSS not found !!\n", FUNC_ADPT_ARG(padapter)); + } + /* notify cfg80211 that device joined an IBSS */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 15, 0)) + freq = rtw_ch2freq(cur_network->network.Configuration.DSConfig); + if (1) + RTW_INFO("chan: %d, freq: %d\n", cur_network->network.Configuration.DSConfig, freq); + notify_channel = ieee80211_get_channel(wiphy, freq); + cfg80211_ibss_joined(padapter->pnetdev, cur_network->network.MacAddress, notify_channel, GFP_ATOMIC); +#else + cfg80211_ibss_joined(padapter->pnetdev, cur_network->network.MacAddress, GFP_ATOMIC); +#endif +} + +void rtw_cfg80211_indicate_connect(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct wireless_dev *pwdev = padapter->rtw_wdev; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + _irqL irqL; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif +#if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 12, 0) + struct cfg80211_roam_info roam_info ={}; +#endif + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + if (pwdev->iftype != NL80211_IFTYPE_STATION + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + && pwdev->iftype != NL80211_IFTYPE_P2P_CLIENT + #endif + ) + return; + + if (!MLME_IS_STA(padapter)) + return; + +#ifdef CONFIG_P2P + if (pwdinfo->driver_interface == DRIVER_CFG80211) { + #if !RTW_P2P_GROUP_INTERFACE + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + rtw_p2p_set_role(pwdinfo, P2P_ROLE_CLIENT); + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_OK); + RTW_INFO("%s, role=%d, p2p_state=%d, pre_p2p_state=%d\n", __func__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo), rtw_p2p_pre_state(pwdinfo)); + } + #endif + } +#endif /* CONFIG_P2P */ + + if (check_fwstate(pmlmepriv, WIFI_MONITOR_STATE) != _TRUE) { + WLAN_BSSID_EX *pnetwork = &(padapter->mlmeextpriv.mlmext_info.network); + struct wlan_network *scanned = pmlmepriv->cur_network_scanned; + + /* RTW_INFO(FUNC_ADPT_FMT" BSS not found\n", FUNC_ADPT_ARG(padapter)); */ + + if (scanned == NULL) { + rtw_warn_on(1); + goto check_bss; + } + + if (_rtw_memcmp(scanned->network.MacAddress, pnetwork->MacAddress, sizeof(NDIS_802_11_MAC_ADDRESS)) == _TRUE + && _rtw_memcmp(&(scanned->network.Ssid), &(pnetwork->Ssid), sizeof(NDIS_802_11_SSID)) == _TRUE + ) { + if (!rtw_cfg80211_inform_bss(padapter, scanned)) + RTW_INFO(FUNC_ADPT_FMT" inform fail !!\n", FUNC_ADPT_ARG(padapter)); + else { + /* RTW_INFO(FUNC_ADPT_FMT" inform success !!\n", FUNC_ADPT_ARG(padapter)); */ + } + } else { + RTW_INFO("scanned: %s("MAC_FMT"), cur: %s("MAC_FMT")\n", + scanned->network.Ssid.Ssid, MAC_ARG(scanned->network.MacAddress), + pnetwork->Ssid.Ssid, MAC_ARG(pnetwork->MacAddress) + ); + rtw_warn_on(1); + } + } + +check_bss: + if (!rtw_cfg80211_check_bss(padapter)) + RTW_PRINT(FUNC_ADPT_FMT" BSS not found !!\n", FUNC_ADPT_ARG(padapter)); + + _enter_critical_bh(&pwdev_priv->connect_req_lock, &irqL); + + if (rtw_to_roam(padapter) > 0) { + #if LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 39) || defined(COMPAT_KERNEL_RELEASE) + struct wiphy *wiphy = pwdev->wiphy; + struct ieee80211_channel *notify_channel; + u32 freq; + u16 channel = cur_network->network.Configuration.DSConfig; + + freq = rtw_ch2freq(channel); + notify_channel = ieee80211_get_channel(wiphy, freq); + #endif + + #if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 12, 0) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 0, 0)) + roam_info.links[0].bssid = cur_network->network.MacAddress; +#else + roam_info.bssid = cur_network->network.MacAddress; +#endif + roam_info.req_ie = pmlmepriv->assoc_req + sizeof(struct rtw_ieee80211_hdr_3addr) + 2; + roam_info.req_ie_len = pmlmepriv->assoc_req_len - sizeof(struct rtw_ieee80211_hdr_3addr) - 2; + roam_info.resp_ie = pmlmepriv->assoc_rsp + sizeof(struct rtw_ieee80211_hdr_3addr) + 6; + roam_info.resp_ie_len = pmlmepriv->assoc_rsp_len - sizeof(struct rtw_ieee80211_hdr_3addr) - 6; + + cfg80211_roamed(padapter->pnetdev, &roam_info, GFP_ATOMIC); + #else + cfg80211_roamed(padapter->pnetdev + #if LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 39) || defined(COMPAT_KERNEL_RELEASE) + , notify_channel + #endif + , cur_network->network.MacAddress + , pmlmepriv->assoc_req + sizeof(struct rtw_ieee80211_hdr_3addr) + 2 + , pmlmepriv->assoc_req_len - sizeof(struct rtw_ieee80211_hdr_3addr) - 2 + , pmlmepriv->assoc_rsp + sizeof(struct rtw_ieee80211_hdr_3addr) + 6 + , pmlmepriv->assoc_rsp_len - sizeof(struct rtw_ieee80211_hdr_3addr) - 6 + , GFP_ATOMIC); + #endif /*LINUX_VERSION_CODE >= KERNEL_VERSION(4, 12, 0)*/ + + RTW_INFO(FUNC_ADPT_FMT" call cfg80211_roamed\n", FUNC_ADPT_ARG(padapter)); + +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam(padapter)) + rtw_ft_set_status(padapter, RTW_FT_ASSOCIATED_STA); +#endif + } else { + #if LINUX_VERSION_CODE < KERNEL_VERSION(3, 11, 0) || defined(COMPAT_KERNEL_RELEASE) + RTW_INFO("pwdev->sme_state(b)=%d\n", pwdev->sme_state); + #endif + + if (check_fwstate(pmlmepriv, WIFI_MONITOR_STATE) != _TRUE) + rtw_cfg80211_connect_result(pwdev, cur_network->network.MacAddress + , pmlmepriv->assoc_req + sizeof(struct rtw_ieee80211_hdr_3addr) + 2 + , pmlmepriv->assoc_req_len - sizeof(struct rtw_ieee80211_hdr_3addr) - 2 + , pmlmepriv->assoc_rsp + sizeof(struct rtw_ieee80211_hdr_3addr) + 6 + , pmlmepriv->assoc_rsp_len - sizeof(struct rtw_ieee80211_hdr_3addr) - 6 + , WLAN_STATUS_SUCCESS, GFP_ATOMIC); + #if LINUX_VERSION_CODE < KERNEL_VERSION(3, 11, 0) || defined(COMPAT_KERNEL_RELEASE) + RTW_INFO("pwdev->sme_state(a)=%d\n", pwdev->sme_state); + #endif + } + + rtw_wdev_free_connect_req(pwdev_priv); + + _exit_critical_bh(&pwdev_priv->connect_req_lock, &irqL); +} + +void rtw_cfg80211_indicate_disconnect(_adapter *padapter, u16 reason, u8 locally_generated) +{ + struct wireless_dev *pwdev = padapter->rtw_wdev; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + _irqL irqL; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif + + RTW_INFO(FUNC_ADPT_FMT" ,reason = %d\n", FUNC_ADPT_ARG(padapter), reason); + + /*always replace privated definitions with wifi reserved value 0*/ + if (WLAN_REASON_IS_PRIVATE(reason)) + reason = 0; + + if (pwdev->iftype != NL80211_IFTYPE_STATION + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + && pwdev->iftype != NL80211_IFTYPE_P2P_CLIENT + #endif + ) + return; + + if (!MLME_IS_STA(padapter)) + return; + +#ifdef CONFIG_P2P + if (pwdinfo->driver_interface == DRIVER_CFG80211) { + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + rtw_p2p_set_state(pwdinfo, rtw_p2p_pre_state(pwdinfo)); + + #if RTW_P2P_GROUP_INTERFACE + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + if (pwdev->iftype != NL80211_IFTYPE_P2P_CLIENT) + #endif + #endif + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + + RTW_INFO("%s, role=%d, p2p_state=%d, pre_p2p_state=%d\n", __func__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo), rtw_p2p_pre_state(pwdinfo)); + } + } +#endif /* CONFIG_P2P */ + + _enter_critical_bh(&pwdev_priv->connect_req_lock, &irqL); + + if (padapter->ndev_unregistering || !rtw_wdev_not_indic_disco(pwdev_priv)) { + #if LINUX_VERSION_CODE < KERNEL_VERSION(3, 11, 0) || defined(COMPAT_KERNEL_RELEASE) + RTW_INFO("pwdev->sme_state(b)=%d\n", pwdev->sme_state); + + if (pwdev->sme_state == CFG80211_SME_CONNECTING) { + RTW_INFO(FUNC_ADPT_FMT" call cfg80211_connect_result, reason:%d\n", FUNC_ADPT_ARG(padapter), reason); + rtw_cfg80211_connect_result(pwdev, NULL, NULL, 0, NULL, 0, + reason?reason:WLAN_STATUS_UNSPECIFIED_FAILURE, + GFP_ATOMIC); + } else if (pwdev->sme_state == CFG80211_SME_CONNECTED) { + RTW_INFO(FUNC_ADPT_FMT" call cfg80211_disconnected, reason:%d\n", FUNC_ADPT_ARG(padapter), reason); + rtw_cfg80211_disconnected(pwdev, reason, NULL, 0, locally_generated, GFP_ATOMIC); + } + + RTW_INFO("pwdev->sme_state(a)=%d\n", pwdev->sme_state); + #else + if (pwdev_priv->connect_req) { + RTW_INFO(FUNC_ADPT_FMT" call cfg80211_connect_result, reason:%d\n", FUNC_ADPT_ARG(padapter), reason); + rtw_cfg80211_connect_result(pwdev, NULL, NULL, 0, NULL, 0, + reason?reason:WLAN_STATUS_UNSPECIFIED_FAILURE, + GFP_ATOMIC); + } else { + RTW_INFO(FUNC_ADPT_FMT" call cfg80211_disconnected, reason:%d\n", FUNC_ADPT_ARG(padapter), reason); + rtw_cfg80211_disconnected(pwdev, reason, NULL, 0, locally_generated, GFP_ATOMIC); + } + #endif + } + + rtw_wdev_free_connect_req(pwdev_priv); + + _exit_critical_bh(&pwdev_priv->connect_req_lock, &irqL); +} + + +#ifdef CONFIG_AP_MODE +static int rtw_cfg80211_ap_set_encryption(struct net_device *dev, struct ieee_param *param) +{ + int ret = 0; + u32 wep_key_idx, wep_key_len; + struct sta_info *psta = NULL, *pbcmc_sta = NULL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct security_priv *psecuritypriv = &(padapter->securitypriv); + struct sta_priv *pstapriv = &padapter->stapriv; + + RTW_INFO("%s\n", __FUNCTION__); + + param->u.crypt.err = 0; + param->u.crypt.alg[IEEE_CRYPT_ALG_NAME_LEN - 1] = '\0'; + + if (is_broadcast_mac_addr(param->sta_addr)) { + if (param->u.crypt.idx >= WEP_KEYS + #ifdef CONFIG_IEEE80211W + && param->u.crypt.idx > BIP_MAX_KEYID + #endif + ) { + ret = -EINVAL; + goto exit; + } + } else { + psta = rtw_get_stainfo(pstapriv, param->sta_addr); + if (!psta) { + ret = -EINVAL; + RTW_INFO(FUNC_ADPT_FMT", sta "MAC_FMT" not found\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(param->sta_addr)); + goto exit; + } + } + + if (strcmp(param->u.crypt.alg, "none") == 0 && (psta == NULL)) { + /* todo:clear default encryption keys */ + + RTW_INFO("clear default encryption keys, keyid=%d\n", param->u.crypt.idx); + + goto exit; + } + + + if (strcmp(param->u.crypt.alg, "WEP") == 0 && (psta == NULL)) { + RTW_INFO("r871x_set_encryption, crypt.alg = WEP\n"); + + wep_key_idx = param->u.crypt.idx; + wep_key_len = param->u.crypt.key_len; + + RTW_INFO("r871x_set_encryption, wep_key_idx=%d, len=%d\n", wep_key_idx, wep_key_len); + + if ((wep_key_idx >= WEP_KEYS) || (wep_key_len <= 0)) { + ret = -EINVAL; + goto exit; + } + + if (wep_key_len > 0) + wep_key_len = wep_key_len <= 5 ? 5 : 13; + + if (psecuritypriv->bWepDefaultKeyIdxSet == 0) { + /* wep default key has not been set, so use this key index as default key. */ + + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Auto; + psecuritypriv->ndisencryptstatus = Ndis802_11Encryption1Enabled; + psecuritypriv->dot11PrivacyAlgrthm = _WEP40_; + psecuritypriv->dot118021XGrpPrivacy = _WEP40_; + + if (wep_key_len == 13) { + psecuritypriv->dot11PrivacyAlgrthm = _WEP104_; + psecuritypriv->dot118021XGrpPrivacy = _WEP104_; + } + + psecuritypriv->dot11PrivacyKeyIndex = wep_key_idx; + } + + _rtw_memcpy(&(psecuritypriv->dot11DefKey[wep_key_idx].skey[0]), param->u.crypt.key, wep_key_len); + + psecuritypriv->dot11DefKeylen[wep_key_idx] = wep_key_len; + + rtw_ap_set_wep_key(padapter, param->u.crypt.key, wep_key_len, wep_key_idx, 1); + + goto exit; + + } + + if (!psta) { /* group key */ + if (param->u.crypt.set_tx == 0) { /* group key, TX only */ + if (strcmp(param->u.crypt.alg, "WEP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set WEP TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psecuritypriv->dot118021XGrpPrivacy = _WEP40_; + if (param->u.crypt.key_len == 13) + psecuritypriv->dot118021XGrpPrivacy = _WEP104_; + + } else if (strcmp(param->u.crypt.alg, "TKIP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set TKIP TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot118021XGrpPrivacy = _TKIP_; + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + /* set mic key */ + _rtw_memcpy(psecuritypriv->dot118021XGrptxmickey[param->u.crypt.idx].skey, &(param->u.crypt.key[16]), 8); + _rtw_memcpy(psecuritypriv->dot118021XGrprxmickey[param->u.crypt.idx].skey, &(param->u.crypt.key[24]), 8); + psecuritypriv->busetkipkey = _TRUE; + + } else if (strcmp(param->u.crypt.alg, "CCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CCMP TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot118021XGrpPrivacy = _AES_; + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + + } else if (strcmp(param->u.crypt.alg, "GCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set GCMP TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot118021XGrpPrivacy = _GCMP_; + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, + param->u.crypt.key, + (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + + } else if (strcmp(param->u.crypt.alg, "GCMP_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set GCMP_256 TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot118021XGrpPrivacy = _GCMP_256_; + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, + param->u.crypt.key, + (param->u.crypt.key_len > 32 ? 32 : param->u.crypt.key_len)); + + } else if (strcmp(param->u.crypt.alg, "CCMP_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CCMP_256 TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot118021XGrpPrivacy = _CCMP_256_; + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, + param->u.crypt.key, + (param->u.crypt.key_len > 32 ? 32: param->u.crypt.key_len)); + + #ifdef CONFIG_IEEE80211W + } else if (strcmp(param->u.crypt.alg, "BIP") == 0) { + psecuritypriv->dot11wCipher = _BIP_CMAC_128_; + RTW_INFO(FUNC_ADPT_FMT" set TX CMAC-128 IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(padapter->securitypriv.dot11wBIPKey[param->u.crypt.idx].skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + padapter->securitypriv.dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPtxpn.val = RTW_GET_LE64(param->u.crypt.seq); + padapter->securitypriv.binstallBIPkey = _TRUE; + goto exit; + } else if (strcmp(param->u.crypt.alg, "BIP_GMAC_128") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set TX GMAC-128 IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot11wCipher = _BIP_GMAC_128_; + _rtw_memcpy(psecuritypriv->dot11wBIPKey[param->u.crypt.idx].skey, + param->u.crypt.key, param->u.crypt.key_len); + psecuritypriv->dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPtxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psecuritypriv->binstallBIPkey = _TRUE; + goto exit; + } else if (strcmp(param->u.crypt.alg, "BIP_GMAC_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set TX GMAC-256 IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot11wCipher = _BIP_GMAC_256_; + _rtw_memcpy(psecuritypriv->dot11wBIPKey[param->u.crypt.idx].skey, + param->u.crypt.key, param->u.crypt.key_len); + padapter->securitypriv.dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPtxpn.val = RTW_GET_LE64(param->u.crypt.seq); + padapter->securitypriv.binstallBIPkey = _TRUE; + goto exit; + } else if (strcmp(param->u.crypt.alg, "BIP_CMAC_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set TX CMAC-256 IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot11wCipher = _BIP_CMAC_256_; + _rtw_memcpy(psecuritypriv->dot11wBIPKey[param->u.crypt.idx].skey, + param->u.crypt.key, param->u.crypt.key_len); + psecuritypriv->dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPtxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psecuritypriv->binstallBIPkey = _TRUE; + goto exit; + #endif /* CONFIG_IEEE80211W */ + + } else if (strcmp(param->u.crypt.alg, "none") == 0) { + RTW_INFO(FUNC_ADPT_FMT" clear group key, idx:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx); + psecuritypriv->dot118021XGrpPrivacy = _NO_PRIVACY_; + } else { + RTW_WARN(FUNC_ADPT_FMT" set group key, not support\n" + , FUNC_ADPT_ARG(padapter)); + goto exit; + } + + psecuritypriv->dot118021XGrpKeyid = param->u.crypt.idx; + pbcmc_sta = rtw_get_bcmc_stainfo(padapter); + if (pbcmc_sta) { + pbcmc_sta->dot11txpn.val = RTW_GET_LE64(param->u.crypt.seq); + pbcmc_sta->ieee8021x_blocked = _FALSE; + pbcmc_sta->dot118021XPrivacy = psecuritypriv->dot118021XGrpPrivacy; /* rx will use bmc_sta's dot118021XPrivacy */ + } + psecuritypriv->binstallGrpkey = _TRUE; + psecuritypriv->dot11PrivacyAlgrthm = psecuritypriv->dot118021XGrpPrivacy;/* !!! */ + + rtw_ap_set_group_key(padapter, param->u.crypt.key, psecuritypriv->dot118021XGrpPrivacy, param->u.crypt.idx); + } + + goto exit; + + } + + if (psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_8021X && psta) { /* psk/802_1x */ + if (param->u.crypt.set_tx == 1) { + /* pairwise key */ + if (param->u.crypt.key_len == 32) + _rtw_memcpy(psta->dot118021x_UncstKey.skey, + param->u.crypt.key, + (param->u.crypt.key_len > 32 ? 32 : param->u.crypt.key_len)); + else + _rtw_memcpy(psta->dot118021x_UncstKey.skey, + param->u.crypt.key, + (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + + if (strcmp(param->u.crypt.alg, "WEP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set WEP PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _WEP40_; + if (param->u.crypt.key_len == 13) + psta->dot118021XPrivacy = _WEP104_; + + } else if (strcmp(param->u.crypt.alg, "TKIP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set TKIP PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _TKIP_; + /* set mic key */ + _rtw_memcpy(psta->dot11tkiptxmickey.skey, &(param->u.crypt.key[16]), 8); + _rtw_memcpy(psta->dot11tkiprxmickey.skey, &(param->u.crypt.key[24]), 8); + psecuritypriv->busetkipkey = _TRUE; + + } else if (strcmp(param->u.crypt.alg, "CCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CCMP PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _AES_; + + } else if (strcmp(param->u.crypt.alg, "GCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set GCMP PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _GCMP_; + + } else if (strcmp(param->u.crypt.alg, "GCMP_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set GCMP_256 PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _GCMP_256_; + + } else if (strcmp(param->u.crypt.alg, "CCMP_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CCMP_256 PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _CCMP_256_; + + } else if (strcmp(param->u.crypt.alg, "none") == 0) { + RTW_INFO(FUNC_ADPT_FMT" clear pairwise key of "MAC_FMT" idx:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx); + psta->dot118021XPrivacy = _NO_PRIVACY_; + } else { + RTW_WARN(FUNC_ADPT_FMT" set pairwise key of "MAC_FMT", not support\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr)); + goto exit; + } + + psta->dot11txpn.val = RTW_GET_LE64(param->u.crypt.seq); + psta->dot11rxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psta->ieee8021x_blocked = _FALSE; + + if (psta->dot118021XPrivacy != _NO_PRIVACY_) { + psta->bpairwise_key_installed = _TRUE; + + /* WPA2 key-handshake has completed */ + if (psecuritypriv->ndisauthtype == Ndis802_11AuthModeWPA2PSK) + psta->state &= (~WIFI_UNDER_KEY_HANDSHAKE); + } + + rtw_ap_set_pairwise_key(padapter, psta); + } else { + /* peer's group key, RX only */ + #ifdef CONFIG_RTW_MESH + if (strcmp(param->u.crypt.alg, "CCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CCMP GTK of "MAC_FMT", idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->group_privacy = _AES_; + _rtw_memcpy(psta->gtk.skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psta->gtk_bmp |= BIT(param->u.crypt.idx); + psta->gtk_pn.val = RTW_GET_LE64(param->u.crypt.seq); + + } else if (strcmp(param->u.crypt.alg, "GCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set GCMP GTK of "MAC_FMT", idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->group_privacy = _GCMP_; + _rtw_memcpy(psta->gtk.skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psta->gtk_bmp |= BIT(param->u.crypt.idx); + psta->gtk_pn.val = RTW_GET_LE64(param->u.crypt.seq); + + } else if (strcmp(param->u.crypt.alg, "CCMP_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CCMP_256 GTK of "MAC_FMT", idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->group_privacy = _CCMP_256_; + _rtw_memcpy(psta->gtk.skey, param->u.crypt.key, (param->u.crypt.key_len > 32 ? 32 : param->u.crypt.key_len)); + psta->gtk_bmp |= BIT(param->u.crypt.idx); + psta->gtk_pn.val = RTW_GET_LE64(param->u.crypt.seq); + + } else if (strcmp(param->u.crypt.alg, "GCMP_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set GCMP_256 GTK of "MAC_FMT", idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->group_privacy = _GCMP_256_; + _rtw_memcpy(psta->gtk.skey, param->u.crypt.key, (param->u.crypt.key_len > 32 ? 32 : param->u.crypt.key_len)); + psta->gtk_bmp |= BIT(param->u.crypt.idx); + psta->gtk_pn.val = RTW_GET_LE64(param->u.crypt.seq); + + #ifdef CONFIG_IEEE80211W + } else if (strcmp(param->u.crypt.alg, "BIP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CMAC-128 IGTK of "MAC_FMT", idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot11wCipher = _BIP_CMAC_128_; + _rtw_memcpy(psta->igtk.skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psta->igtk_bmp |= BIT(param->u.crypt.idx); + psta->igtk_id = param->u.crypt.idx; + psta->igtk_pn.val = RTW_GET_LE64(param->u.crypt.seq); + goto exit; + + } else if (strcmp(param->u.crypt.alg, "BIP_GMAC_128") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set GMAC-128 IGTK of "MAC_FMT", idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot11wCipher = _BIP_GMAC_128_; + _rtw_memcpy(psta->igtk.skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psta->igtk_bmp |= BIT(param->u.crypt.idx); + psta->igtk_id = param->u.crypt.idx; + psta->igtk_pn.val = RTW_GET_LE64(param->u.crypt.seq); + goto exit; + + } else if (strcmp(param->u.crypt.alg, "BIP_CMAC_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CMAC-256 IGTK of "MAC_FMT", idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot11wCipher = _BIP_CMAC_256_; + _rtw_memcpy(psta->igtk.skey, param->u.crypt.key, (param->u.crypt.key_len > 32 ? 32 : param->u.crypt.key_len)); + psta->igtk_bmp |= BIT(param->u.crypt.idx); + psta->igtk_id = param->u.crypt.idx; + psta->igtk_pn.val = RTW_GET_LE64(param->u.crypt.seq); + goto exit; + + } else if (strcmp(param->u.crypt.alg, "BIP_GMAC_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set GMAC-256 IGTK of "MAC_FMT", idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot11wCipher = _BIP_GMAC_256_; + _rtw_memcpy(psta->igtk.skey, param->u.crypt.key, (param->u.crypt.key_len > 32 ? 32 : param->u.crypt.key_len)); + psta->igtk_bmp |= BIT(param->u.crypt.idx); + psta->igtk_id = param->u.crypt.idx; + psta->igtk_pn.val = RTW_GET_LE64(param->u.crypt.seq); + goto exit; + #endif /* CONFIG_IEEE80211W */ + + } else if (strcmp(param->u.crypt.alg, "none") == 0) { + RTW_INFO(FUNC_ADPT_FMT" clear group key of "MAC_FMT", idx:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx); + psta->group_privacy = _NO_PRIVACY_; + psta->gtk_bmp &= ~BIT(param->u.crypt.idx); + } else + #endif /* CONFIG_RTW_MESH */ + { + RTW_WARN(FUNC_ADPT_FMT" set group key of "MAC_FMT", not support\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr)); + goto exit; + } + + #ifdef CONFIG_RTW_MESH + rtw_ap_set_sta_key(padapter, psta->cmn.mac_addr, psta->group_privacy + , param->u.crypt.key, param->u.crypt.idx, 1); + #endif + } + + } + +exit: + return ret; +} +#endif /* CONFIG_AP_MODE */ + +static int rtw_cfg80211_set_encryption(struct net_device *dev, struct ieee_param *param) +{ + int ret = 0; + u32 wep_key_idx, wep_key_len; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif /* CONFIG_P2P */ + + RTW_INFO("%s\n", __func__); + + param->u.crypt.err = 0; + param->u.crypt.alg[IEEE_CRYPT_ALG_NAME_LEN - 1] = '\0'; + + if (is_broadcast_mac_addr(param->sta_addr)) { + if (param->u.crypt.idx >= WEP_KEYS + #ifdef CONFIG_IEEE80211W + && param->u.crypt.idx > BIP_MAX_KEYID + #endif + ) { + ret = -EINVAL; + goto exit; + } + } else { +#ifdef CONFIG_WAPI_SUPPORT + if (strcmp(param->u.crypt.alg, "SMS4")) +#endif + { + ret = -EINVAL; + goto exit; + } + } + + if (strcmp(param->u.crypt.alg, "WEP") == 0) { + RTW_INFO("wpa_set_encryption, crypt.alg = WEP\n"); + + wep_key_idx = param->u.crypt.idx; + wep_key_len = param->u.crypt.key_len; + + if ((wep_key_idx >= WEP_KEYS) || (wep_key_len <= 0)) { + ret = -EINVAL; + goto exit; + } + + if (psecuritypriv->bWepDefaultKeyIdxSet == 0) { + /* wep default key has not been set, so use this key index as default key. */ + + wep_key_len = wep_key_len <= 5 ? 5 : 13; + + psecuritypriv->ndisencryptstatus = Ndis802_11Encryption1Enabled; + psecuritypriv->dot11PrivacyAlgrthm = _WEP40_; + psecuritypriv->dot118021XGrpPrivacy = _WEP40_; + + if (wep_key_len == 13) { + psecuritypriv->dot11PrivacyAlgrthm = _WEP104_; + psecuritypriv->dot118021XGrpPrivacy = _WEP104_; + } + + psecuritypriv->dot11PrivacyKeyIndex = wep_key_idx; + } + + _rtw_memcpy(&(psecuritypriv->dot11DefKey[wep_key_idx].skey[0]), param->u.crypt.key, wep_key_len); + + psecuritypriv->dot11DefKeylen[wep_key_idx] = wep_key_len; + + rtw_set_key(padapter, psecuritypriv, wep_key_idx, 0, _TRUE); + + goto exit; + } + + if (padapter->securitypriv.dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) { /* 802_1x */ + struct sta_info *psta, *pbcmc_sta; + struct sta_priv *pstapriv = &padapter->stapriv; + + /* RTW_INFO("%s, : dot11AuthAlgrthm == dot11AuthAlgrthm_8021X\n", __func__); */ + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE | WIFI_MP_STATE) == _TRUE) { /* sta mode */ +#ifdef CONFIG_RTW_80211R + if (rtw_ft_roam(padapter)) + psta = rtw_get_stainfo(pstapriv, pmlmepriv->assoc_bssid); + else +#endif + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) { + /* DEBUG_ERR( ("Set wpa_set_encryption: Obtain Sta_info fail\n")); */ + RTW_INFO("%s, : Obtain Sta_info fail\n", __func__); + } else { + /* Jeff: don't disable ieee8021x_blocked while clearing key */ + if (strcmp(param->u.crypt.alg, "none") != 0) + psta->ieee8021x_blocked = _FALSE; + + if ((padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption2Enabled) || + (padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption3Enabled)) + psta->dot118021XPrivacy = padapter->securitypriv.dot11PrivacyAlgrthm; + + if (param->u.crypt.set_tx == 1) { /* pairwise key */ + RTW_INFO(FUNC_ADPT_FMT" set %s PTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.alg, param->u.crypt.idx, param->u.crypt.key_len); + + if (strcmp(param->u.crypt.alg, "GCMP_256") == 0 + || strcmp(param->u.crypt.alg, "CCMP_256") == 0) { + _rtw_memcpy(psta->dot118021x_UncstKey.skey, + param->u.crypt.key, + ((param->u.crypt.key_len > 32) ? + 32 : param->u.crypt.key_len)); + } else + _rtw_memcpy(psta->dot118021x_UncstKey.skey, + param->u.crypt.key, + (param->u.crypt.key_len > 16 ? + 16 : param->u.crypt.key_len)); + + if (strcmp(param->u.crypt.alg, "TKIP") == 0) { /* set mic key */ + _rtw_memcpy(psta->dot11tkiptxmickey.skey, &(param->u.crypt.key[16]), 8); + _rtw_memcpy(psta->dot11tkiprxmickey.skey, &(param->u.crypt.key[24]), 8); + padapter->securitypriv.busetkipkey = _FALSE; + } + psta->dot11txpn.val = RTW_GET_LE64(param->u.crypt.seq); + psta->dot11rxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psta->bpairwise_key_installed = _TRUE; + #ifdef CONFIG_RTW_80211R + psta->ft_pairwise_key_installed = _TRUE; + #endif + rtw_setstakey_cmd(padapter, psta, UNICAST_KEY, _TRUE); + + } else { /* group key */ + if (strcmp(param->u.crypt.alg, "TKIP") == 0 + || strcmp(param->u.crypt.alg, "CCMP") == 0 + || strcmp(param->u.crypt.alg, "GCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set %s GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.alg, param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(padapter->securitypriv.dot118021XGrpKey[param->u.crypt.idx].skey, + param->u.crypt.key, + (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + _rtw_memcpy(padapter->securitypriv.dot118021XGrptxmickey[param->u.crypt.idx].skey, &(param->u.crypt.key[16]), 8); + _rtw_memcpy(padapter->securitypriv.dot118021XGrprxmickey[param->u.crypt.idx].skey, &(param->u.crypt.key[24]), 8); + padapter->securitypriv.binstallGrpkey = _TRUE; + if (param->u.crypt.idx < 4) + _rtw_memcpy(padapter->securitypriv.iv_seq[param->u.crypt.idx], param->u.crypt.seq, 8); + padapter->securitypriv.dot118021XGrpKeyid = param->u.crypt.idx; + rtw_set_key(padapter, &padapter->securitypriv, param->u.crypt.idx, 1, _TRUE); + } else if (strcmp(param->u.crypt.alg, "GCMP_256") == 0 + || strcmp(param->u.crypt.alg, "CCMP_256") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set %s GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.alg, param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy( + padapter->securitypriv.dot118021XGrpKey[param->u.crypt.idx].skey, + param->u.crypt.key, + (param->u.crypt.key_len > 32 ? 32 : param->u.crypt.key_len)); + padapter->securitypriv.binstallGrpkey = _TRUE; + padapter->securitypriv.dot118021XGrpKeyid = param->u.crypt.idx; + rtw_set_key(padapter, &padapter->securitypriv, param->u.crypt.idx, 1, _TRUE); + #ifdef CONFIG_IEEE80211W + } else if (strcmp(param->u.crypt.alg, "BIP") == 0) { + psecuritypriv->dot11wCipher = _BIP_CMAC_128_; + RTW_INFO(FUNC_ADPT_FMT" set CMAC-128 IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(padapter->securitypriv.dot11wBIPKey[param->u.crypt.idx].skey, + param->u.crypt.key, + (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psecuritypriv->dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPrxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psecuritypriv->binstallBIPkey = _TRUE; + } else if (strcmp(param->u.crypt.alg, "BIP_GMAC_128") == 0) { + psecuritypriv->dot11wCipher = _BIP_GMAC_128_; + RTW_INFO(FUNC_ADPT_FMT" set GMAC-128 IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(padapter->securitypriv.dot11wBIPKey[param->u.crypt.idx].skey, + param->u.crypt.key, + (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psecuritypriv->dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPrxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psecuritypriv->binstallBIPkey = _TRUE; + } else if (strcmp(param->u.crypt.alg, "BIP_GMAC_256") == 0) { + psecuritypriv->dot11wCipher = _BIP_GMAC_256_; + RTW_INFO(FUNC_ADPT_FMT" set GMAC-256 IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(padapter->securitypriv.dot11wBIPKey[param->u.crypt.idx].skey, + param->u.crypt.key, + (param->u.crypt.key_len > 32 ? 32 : param->u.crypt.key_len)); + psecuritypriv->dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPrxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psecuritypriv->binstallBIPkey = _TRUE; + } else if (strcmp(param->u.crypt.alg, "BIP_CMAC_256") == 0) { + psecuritypriv->dot11wCipher = _BIP_CMAC_256_; + RTW_INFO(FUNC_ADPT_FMT" set CMAC-256 IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(psecuritypriv->dot11wBIPKey[param->u.crypt.idx].skey, + param->u.crypt.key, param->u.crypt.key_len); + psecuritypriv->dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPrxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psecuritypriv->binstallBIPkey = _TRUE; + #endif /* CONFIG_IEEE80211W */ + + } + +#ifdef CONFIG_P2P + if (pwdinfo->driver_interface == DRIVER_CFG80211) { + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_PROVISIONING_ING)) + rtw_p2p_set_state(pwdinfo, P2P_STATE_PROVISIONING_DONE); + } +#endif /* CONFIG_P2P */ + + /* WPA/WPA2 key-handshake has completed */ + clr_fwstate(pmlmepriv, WIFI_UNDER_KEY_HANDSHAKE); + + } + } + + pbcmc_sta = rtw_get_bcmc_stainfo(padapter); + if (pbcmc_sta == NULL) { + /* DEBUG_ERR( ("Set OID_802_11_ADD_KEY: bcmc stainfo is null\n")); */ + } else { + /* Jeff: don't disable ieee8021x_blocked while clearing key */ + if (strcmp(param->u.crypt.alg, "none") != 0) + pbcmc_sta->ieee8021x_blocked = _FALSE; + + if ((padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption2Enabled) || + (padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption3Enabled)) + pbcmc_sta->dot118021XPrivacy = padapter->securitypriv.dot11PrivacyAlgrthm; + } + } else if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE)) { /* adhoc mode */ + } + } + + #ifdef CONFIG_WAPI_SUPPORT + if (strcmp(param->u.crypt.alg, "SMS4") == 0) + rtw_wapi_set_set_encryption(padapter, param); + #endif + +exit: + + RTW_INFO("%s, ret=%d\n", __func__, ret); + + + return ret; +} + +static int cfg80211_rtw_add_key(struct wiphy *wiphy, struct net_device *ndev +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 1, 0)) + , int link_id +#endif + , u8 key_index +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + , bool pairwise +#endif + , const u8 *mac_addr, struct key_params *params) +{ + char *alg_name; + u32 param_len; + struct ieee_param *param = NULL; + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct wireless_dev *rtw_wdev = padapter->rtw_wdev; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; +#ifdef CONFIG_TDLS + struct sta_info *ptdls_sta; +#endif /* CONFIG_TDLS */ + + if (mac_addr) + RTW_INFO(FUNC_NDEV_FMT" adding key for %pM\n", FUNC_NDEV_ARG(ndev), mac_addr); + RTW_INFO(FUNC_NDEV_FMT" cipher=0x%x\n", FUNC_NDEV_ARG(ndev), params->cipher); + RTW_INFO(FUNC_NDEV_FMT" key_len=%d, key_index=%d\n", FUNC_NDEV_ARG(ndev), params->key_len, key_index); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + RTW_INFO(FUNC_NDEV_FMT" pairwise=%d\n", FUNC_NDEV_ARG(ndev), pairwise); +#endif + + if (rtw_cfg80211_sync_iftype(padapter) != _SUCCESS) { + ret = -ENOTSUPP; + goto addkey_end; + } + + param_len = sizeof(struct ieee_param) + params->key_len; + param = rtw_malloc(param_len); + if (param == NULL) + return -1; + + _rtw_memset(param, 0, param_len); + + param->cmd = IEEE_CMD_SET_ENCRYPTION; + _rtw_memset(param->sta_addr, 0xff, ETH_ALEN); + + switch (params->cipher) { + case IW_AUTH_CIPHER_NONE: + /* todo: remove key */ + /* remove = 1; */ + alg_name = "none"; + break; + case WLAN_CIPHER_SUITE_WEP40: + case WLAN_CIPHER_SUITE_WEP104: + alg_name = "WEP"; + break; + case WLAN_CIPHER_SUITE_TKIP: + alg_name = "TKIP"; + break; + case WLAN_CIPHER_SUITE_CCMP: + alg_name = "CCMP"; + break; + case WIFI_CIPHER_SUITE_GCMP: + alg_name = "GCMP"; + break; + case WIFI_CIPHER_SUITE_GCMP_256: + alg_name = "GCMP_256"; + break; + case WIFI_CIPHER_SUITE_CCMP_256: + alg_name = "CCMP_256"; + break; +#ifdef CONFIG_IEEE80211W + case WLAN_CIPHER_SUITE_AES_CMAC: + alg_name = "BIP"; + break; + case WIFI_CIPHER_SUITE_BIP_GMAC_128: + alg_name = "BIP_GMAC_128"; + break; + case WIFI_CIPHER_SUITE_BIP_GMAC_256: + alg_name = "BIP_GMAC_256"; + break; + case WIFI_CIPHER_SUITE_BIP_CMAC_256: + alg_name = "BIP_CMAC_256"; + break; +#endif /* CONFIG_IEEE80211W */ +#ifdef CONFIG_WAPI_SUPPORT + case WLAN_CIPHER_SUITE_SMS4: + alg_name = "SMS4"; + if (pairwise == NL80211_KEYTYPE_PAIRWISE) { + if (key_index != 0 && key_index != 1) { + ret = -ENOTSUPP; + goto addkey_end; + } + _rtw_memcpy((void *)param->sta_addr, (void *)mac_addr, ETH_ALEN); + } else + RTW_INFO("mac_addr is null\n"); + RTW_INFO("rtw_wx_set_enc_ext: SMS4 case\n"); + break; +#endif + + default: + ret = -ENOTSUPP; + goto addkey_end; + } + + strncpy((char *)param->u.crypt.alg, alg_name, IEEE_CRYPT_ALG_NAME_LEN); + + + if (!mac_addr || is_broadcast_ether_addr(mac_addr) + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + || !pairwise + #endif + ) { + param->u.crypt.set_tx = 0; /* for wpa/wpa2 group key */ + } else { + param->u.crypt.set_tx = 1; /* for wpa/wpa2 pairwise key */ + } + + param->u.crypt.idx = key_index; + + if (params->seq_len && params->seq) { + _rtw_memcpy(param->u.crypt.seq, (u8 *)params->seq, params->seq_len); + RTW_INFO(FUNC_NDEV_FMT" seq_len:%u, seq:0x%llx\n", FUNC_NDEV_ARG(ndev) + , params->seq_len, RTW_GET_LE64(param->u.crypt.seq)); + } + + if (params->key_len && params->key) { + param->u.crypt.key_len = params->key_len; + _rtw_memcpy(param->u.crypt.key, (u8 *)params->key, params->key_len); + } + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) { +#ifdef CONFIG_TDLS + if (rtw_tdls_is_driver_setup(padapter) == _FALSE && mac_addr) { + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, (void *)mac_addr); + if (ptdls_sta != NULL && ptdls_sta->tdls_sta_state) { + _rtw_memcpy(ptdls_sta->tpk.tk, params->key, params->key_len); + rtw_tdls_set_key(padapter, ptdls_sta); + goto addkey_end; + } + } +#endif /* CONFIG_TDLS */ + ret = rtw_cfg80211_set_encryption(ndev, param); + } else if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { +#ifdef CONFIG_AP_MODE + if (mac_addr) + _rtw_memcpy(param->sta_addr, (void *)mac_addr, ETH_ALEN); + + ret = rtw_cfg80211_ap_set_encryption(ndev, param); +#endif + } else if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE + || check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE + ) { + /* RTW_INFO("@@@@@@@@@@ fw_state=0x%x, iftype=%d\n", pmlmepriv->fw_state, rtw_wdev->iftype); */ + ret = rtw_cfg80211_set_encryption(ndev, param); + } else + RTW_INFO("error! fw_state=0x%x, iftype=%d\n", pmlmepriv->fw_state, rtw_wdev->iftype); + + +addkey_end: + if (param) + rtw_mfree(param, param_len); + + return ret; + +} + +static int cfg80211_rtw_get_key(struct wiphy *wiphy, struct net_device *ndev +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 1, 0)) + , int link_id +#endif + , u8 keyid +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + , bool pairwise +#endif + , const u8 *mac_addr, void *cookie + , void (*callback)(void *cookie, struct key_params *)) +{ +#define GET_KEY_PARAM_FMT_S " keyid=%d" +#define GET_KEY_PARAM_ARG_S , keyid +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + #define GET_KEY_PARAM_FMT_2_6_37 ", pairwise=%d" + #define GET_KEY_PARAM_ARG_2_6_37 , pairwise +#else + #define GET_KEY_PARAM_FMT_2_6_37 "" + #define GET_KEY_PARAM_ARG_2_6_37 +#endif +#define GET_KEY_PARAM_FMT_E ", addr=%pM" +#define GET_KEY_PARAM_ARG_E , mac_addr + + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + struct security_priv *sec = &adapter->securitypriv; + struct sta_priv *stapriv = &adapter->stapriv; + struct sta_info *sta = NULL; + u32 cipher = _NO_PRIVACY_; + union Keytype *key = NULL; + u8 key_len = 0; + u64 *pn = NULL; + u8 pn_len = 0; + u8 pn_val[8] = {0}; + + struct key_params params; + int ret = -ENOENT; + + if (keyid >= WEP_KEYS + #ifdef CONFIG_IEEE80211W + && keyid > BIP_MAX_KEYID + #endif + ) + goto exit; + + if (!mac_addr || is_broadcast_ether_addr(mac_addr) + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + || (MLME_IS_STA(adapter) && !pairwise) + #endif + ) { + /* WEP key, TX GTK/IGTK, RX GTK/IGTK(for STA mode) */ + if (is_wep_enc(sec->dot118021XGrpPrivacy)) { + if (keyid >= WEP_KEYS) + goto exit; + if (!(sec->key_mask & BIT(keyid))) + goto exit; + cipher = sec->dot118021XGrpPrivacy; + key = &sec->dot11DefKey[keyid]; + } else { + if (keyid < WEP_KEYS) { + if (sec->binstallGrpkey != _TRUE) + goto exit; + cipher = sec->dot118021XGrpPrivacy; + key = &sec->dot118021XGrpKey[keyid]; + sta = rtw_get_bcmc_stainfo(adapter); + if (sta) + pn = &sta->dot11txpn.val; + #ifdef CONFIG_IEEE80211W + } else if (keyid <= BIP_MAX_KEYID) { + if (SEC_IS_BIP_KEY_INSTALLED(sec) != _TRUE) + goto exit; + cipher = sec->dot11wCipher; + key = &sec->dot11wBIPKey[keyid]; + pn = &sec->dot11wBIPtxpn.val; + #endif + } + } + } else { + /* Pairwise key, RX GTK/IGTK for specific peer */ + sta = rtw_get_stainfo(stapriv, mac_addr); + if (!sta) + goto exit; + + if (keyid < WEP_KEYS && pairwise) { + if (sta->bpairwise_key_installed != _TRUE) + goto exit; + cipher = sta->dot118021XPrivacy; + key = &sta->dot118021x_UncstKey; + #ifdef CONFIG_RTW_MESH + } else if (keyid < WEP_KEYS && !pairwise) { + if (!(sta->gtk_bmp & BIT(keyid))) + goto exit; + cipher = sta->group_privacy; + key = &sta->gtk; + #ifdef CONFIG_IEEE80211W + } else if (keyid <= BIP_MAX_KEYID && !pairwise) { + if (!(sta->igtk_bmp & BIT(keyid))) + goto exit; + cipher = sta->dot11wCipher; + key = &sta->igtk; + pn = &sta->igtk_pn.val; + #endif + #endif /* CONFIG_RTW_MESH */ + } + } + + if (!key) + goto exit; + + if (cipher == _WEP40_) { + cipher = WLAN_CIPHER_SUITE_WEP40; + key_len = sec->dot11DefKeylen[keyid]; + } else if (cipher == _WEP104_) { + cipher = WLAN_CIPHER_SUITE_WEP104; + key_len = sec->dot11DefKeylen[keyid]; + } else if (cipher == _TKIP_ || cipher == _TKIP_WTMIC_) { + cipher = WLAN_CIPHER_SUITE_TKIP; + key_len = 16; + } else if (cipher == _AES_) { + cipher = WLAN_CIPHER_SUITE_CCMP; + key_len = 16; +#ifdef CONFIG_WAPI_SUPPORT + } else if (cipher == _SMS4_) { + cipher = WLAN_CIPHER_SUITE_SMS4; + key_len = 16; +#endif + } else if (cipher == _GCMP_) { + cipher = WIFI_CIPHER_SUITE_GCMP; + key_len = 16; + } else if (cipher == _CCMP_256_) { + cipher = WIFI_CIPHER_SUITE_CCMP_256; + key_len = 32; + } else if (cipher == _GCMP_256_) { + cipher = WIFI_CIPHER_SUITE_GCMP_256; + key_len = 32; + #ifdef CONFIG_IEEE80211W + } else if (cipher == _BIP_CMAC_128_) { + cipher = WLAN_CIPHER_SUITE_AES_CMAC; + key_len = 16; + } else if (cipher == _BIP_GMAC_128_) { + cipher = WIFI_CIPHER_SUITE_BIP_GMAC_128; + key_len = 16; + } else if (cipher == _BIP_GMAC_256_) { + cipher = WIFI_CIPHER_SUITE_BIP_GMAC_256; + key_len = 32; + } else if (cipher == _BIP_CMAC_256_) { + cipher = WIFI_CIPHER_SUITE_BIP_CMAC_256; + key_len = 32; + #endif + } else { + RTW_WARN(FUNC_NDEV_FMT" unknown cipher:%u\n", FUNC_NDEV_ARG(ndev), cipher); + rtw_warn_on(1); + goto exit; + } + + if (pn) { + *((u64 *)pn_val) = cpu_to_le64(*pn); + pn_len = 6; + } + + ret = 0; + +exit: + RTW_INFO(FUNC_NDEV_FMT + GET_KEY_PARAM_FMT_S + GET_KEY_PARAM_FMT_2_6_37 + GET_KEY_PARAM_FMT_E + " ret %d\n", FUNC_NDEV_ARG(ndev) + GET_KEY_PARAM_ARG_S + GET_KEY_PARAM_ARG_2_6_37 + GET_KEY_PARAM_ARG_E + , ret); + if (pn) + RTW_INFO(FUNC_NDEV_FMT " seq:0x%llx\n", FUNC_NDEV_ARG(ndev), *pn); + + if (ret == 0) { + _rtw_memset(¶ms, 0, sizeof(params)); + + params.cipher = cipher; + params.key = key->skey; + params.key_len = key_len; + if (pn) { + params.seq = pn_val; + params.seq_len = pn_len; + } + + callback(cookie, ¶ms); + } + + return ret; +} + +static int cfg80211_rtw_del_key(struct wiphy *wiphy, struct net_device *ndev, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 1, 0)) + int link_id, +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + u8 key_index, bool pairwise, const u8 *mac_addr) +#else /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) */ + u8 key_index, const u8 *mac_addr) +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) */ +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct security_priv *psecuritypriv = &padapter->securitypriv; + + RTW_INFO(FUNC_NDEV_FMT" key_index=%d, addr=%pM\n", FUNC_NDEV_ARG(ndev), key_index, mac_addr); + + if (key_index == psecuritypriv->dot11PrivacyKeyIndex) { + /* clear the flag of wep default key set. */ + psecuritypriv->bWepDefaultKeyIdxSet = 0; + } + + return 0; +} + +static int cfg80211_rtw_set_default_key(struct wiphy *wiphy, + struct net_device *ndev, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 1, 0)) + int link_id, +#endif + u8 key_index + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) || defined(COMPAT_KERNEL_RELEASE) + , bool unicast, bool multicast + #endif +) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct security_priv *psecuritypriv = &padapter->securitypriv; + +#define SET_DEF_KEY_PARAM_FMT " key_index=%d" +#define SET_DEF_KEY_PARAM_ARG , key_index +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) || defined(COMPAT_KERNEL_RELEASE) + #define SET_DEF_KEY_PARAM_FMT_2_6_38 ", unicast=%d, multicast=%d" + #define SET_DEF_KEY_PARAM_ARG_2_6_38 , unicast, multicast +#else + #define SET_DEF_KEY_PARAM_FMT_2_6_38 "" + #define SET_DEF_KEY_PARAM_ARG_2_6_38 +#endif + + RTW_INFO(FUNC_NDEV_FMT + SET_DEF_KEY_PARAM_FMT + SET_DEF_KEY_PARAM_FMT_2_6_38 + "\n", FUNC_NDEV_ARG(ndev) + SET_DEF_KEY_PARAM_ARG + SET_DEF_KEY_PARAM_ARG_2_6_38 + ); + + if ((key_index < WEP_KEYS) && ((psecuritypriv->dot11PrivacyAlgrthm == _WEP40_) || (psecuritypriv->dot11PrivacyAlgrthm == _WEP104_))) { /* set wep default key */ + psecuritypriv->ndisencryptstatus = Ndis802_11Encryption1Enabled; + + psecuritypriv->dot11PrivacyKeyIndex = key_index; + + psecuritypriv->dot11PrivacyAlgrthm = _WEP40_; + psecuritypriv->dot118021XGrpPrivacy = _WEP40_; + if (psecuritypriv->dot11DefKeylen[key_index] == 13) { + psecuritypriv->dot11PrivacyAlgrthm = _WEP104_; + psecuritypriv->dot118021XGrpPrivacy = _WEP104_; + } + + psecuritypriv->bWepDefaultKeyIdxSet = 1; /* set the flag to represent that wep default key has been set */ + } + + return 0; + +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 30)) +int cfg80211_rtw_set_default_mgmt_key(struct wiphy *wiphy, + struct net_device *ndev, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 1, 0)) + int link_id, +#endif + u8 key_index) +{ +#define SET_DEF_KEY_PARAM_FMT " key_index=%d" +#define SET_DEF_KEY_PARAM_ARG , key_index + + RTW_INFO(FUNC_NDEV_FMT + SET_DEF_KEY_PARAM_FMT + "\n", FUNC_NDEV_ARG(ndev) + SET_DEF_KEY_PARAM_ARG + ); + + return 0; +} +#endif + +#if defined(CONFIG_GTK_OL) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 1, 0)) +static int cfg80211_rtw_set_rekey_data(struct wiphy *wiphy, + struct net_device *ndev, + struct cfg80211_gtk_rekey_data *data) +{ + /*int i;*/ + struct sta_info *psta; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct security_priv *psecuritypriv = &(padapter->securitypriv); + + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) { + RTW_INFO("%s, : Obtain Sta_info fail\n", __func__); + return -1; + } + + _rtw_memcpy(psta->kek, data->kek, NL80211_KEK_LEN); + /*printk("\ncfg80211_rtw_set_rekey_data KEK:"); + for(i=0;ikek[i]);*/ + _rtw_memcpy(psta->kck, data->kck, NL80211_KCK_LEN); + /*printk("\ncfg80211_rtw_set_rekey_data KCK:"); + for(i=0;ikck[i]);*/ + _rtw_memcpy(psta->replay_ctr, data->replay_ctr, NL80211_REPLAY_CTR_LEN); + psecuritypriv->binstallKCK_KEK = _TRUE; + /*printk("\nREPLAY_CTR: "); + for(i=0;ireplay_ctr[i]);*/ + + return 0; +} +#endif /*CONFIG_GTK_OL*/ + +#ifdef CONFIG_RTW_MESH +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) +static enum nl80211_mesh_power_mode rtw_mesh_ps_to_nl80211_mesh_power_mode(u8 ps) +{ + if (ps == RTW_MESH_PS_UNKNOWN) + return NL80211_MESH_POWER_UNKNOWN; + if (ps == RTW_MESH_PS_ACTIVE) + return NL80211_MESH_POWER_ACTIVE; + if (ps == RTW_MESH_PS_LSLEEP) + return NL80211_MESH_POWER_LIGHT_SLEEP; + if (ps == RTW_MESH_PS_DSLEEP) + return NL80211_MESH_POWER_DEEP_SLEEP; + + rtw_warn_on(1); + return NL80211_MESH_POWER_UNKNOWN; +} +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +enum nl80211_plink_state rtw_plink_state_to_nl80211_plink_state(u8 plink_state) +{ + if (plink_state == RTW_MESH_PLINK_UNKNOWN) + return NUM_NL80211_PLINK_STATES; + if (plink_state == RTW_MESH_PLINK_LISTEN) + return NL80211_PLINK_LISTEN; + if (plink_state == RTW_MESH_PLINK_OPN_SNT) + return NL80211_PLINK_OPN_SNT; + if (plink_state == RTW_MESH_PLINK_OPN_RCVD) + return NL80211_PLINK_OPN_RCVD; + if (plink_state == RTW_MESH_PLINK_CNF_RCVD) + return NL80211_PLINK_CNF_RCVD; + if (plink_state == RTW_MESH_PLINK_ESTAB) + return NL80211_PLINK_ESTAB; + if (plink_state == RTW_MESH_PLINK_HOLDING) + return NL80211_PLINK_HOLDING; + if (plink_state == RTW_MESH_PLINK_BLOCKED) + return NL80211_PLINK_BLOCKED; + + rtw_warn_on(1); + return NUM_NL80211_PLINK_STATES; +} + +u8 nl80211_plink_state_to_rtw_plink_state(enum nl80211_plink_state plink_state) +{ + if (plink_state == NL80211_PLINK_LISTEN) + return RTW_MESH_PLINK_LISTEN; + if (plink_state == NL80211_PLINK_OPN_SNT) + return RTW_MESH_PLINK_OPN_SNT; + if (plink_state == NL80211_PLINK_OPN_RCVD) + return RTW_MESH_PLINK_OPN_RCVD; + if (plink_state == NL80211_PLINK_CNF_RCVD) + return RTW_MESH_PLINK_CNF_RCVD; + if (plink_state == NL80211_PLINK_ESTAB) + return RTW_MESH_PLINK_ESTAB; + if (plink_state == NL80211_PLINK_HOLDING) + return RTW_MESH_PLINK_HOLDING; + if (plink_state == NL80211_PLINK_BLOCKED) + return RTW_MESH_PLINK_BLOCKED; + + rtw_warn_on(1); + return RTW_MESH_PLINK_UNKNOWN; +} +#endif + +static void rtw_cfg80211_fill_mesh_only_sta_info(struct mesh_plink_ent *plink, struct sta_info *sta, struct station_info *sinfo) +{ + sinfo->filled |= STATION_INFO_LLID; + sinfo->llid = plink->llid; + sinfo->filled |= STATION_INFO_PLID; + sinfo->plid = plink->plid; + sinfo->filled |= STATION_INFO_PLINK_STATE; + sinfo->plink_state = rtw_plink_state_to_nl80211_plink_state(plink->plink_state); + if (!sta && plink->scanned) { + sinfo->filled |= STATION_INFO_SIGNAL; + sinfo->signal = translate_percentage_to_dbm(plink->scanned->network.PhyInfo.SignalStrength); + sinfo->filled |= STATION_INFO_INACTIVE_TIME; + if (plink->plink_state == RTW_MESH_PLINK_UNKNOWN) + sinfo->inactive_time = 0 - 1; + else + sinfo->inactive_time = rtw_get_passing_time_ms(plink->scanned->last_scanned); + } +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + if (sta) { + sinfo->filled |= STATION_INFO_LOCAL_PM; + sinfo->local_pm = rtw_mesh_ps_to_nl80211_mesh_power_mode(sta->local_mps); + sinfo->filled |= STATION_INFO_PEER_PM; + sinfo->peer_pm = rtw_mesh_ps_to_nl80211_mesh_power_mode(sta->peer_mps); + sinfo->filled |= STATION_INFO_NONPEER_PM; + sinfo->nonpeer_pm = rtw_mesh_ps_to_nl80211_mesh_power_mode(sta->nonpeer_mps); + } +#endif +} +#endif /* CONFIG_RTW_MESH */ + +static int cfg80211_rtw_get_station(struct wiphy *wiphy, + struct net_device *ndev, +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 16, 0)) + u8 *mac, +#else + const u8 *mac, +#endif + struct station_info *sinfo) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct sta_info *psta = NULL; + struct sta_priv *pstapriv = &padapter->stapriv; +#ifdef CONFIG_RTW_MESH + struct mesh_plink_ent *plink = NULL; +#endif + + sinfo->filled = 0; + + if (!mac) { + RTW_INFO(FUNC_NDEV_FMT" mac==%p\n", FUNC_NDEV_ARG(ndev), mac); + ret = -ENOENT; + goto exit; + } + + psta = rtw_get_stainfo(pstapriv, mac); +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + if (psta) + plink = psta->plink; + if (!plink) + plink = rtw_mesh_plink_get(padapter, mac); + } +#endif /* CONFIG_RTW_MESH */ + + if ((!MLME_IS_MESH(padapter) && !psta) + #ifdef CONFIG_RTW_MESH + || (MLME_IS_MESH(padapter) && !plink) + #endif + ) { + RTW_INFO(FUNC_NDEV_FMT" no sta info for mac="MAC_FMT"\n" + , FUNC_NDEV_ARG(ndev), MAC_ARG(mac)); + ret = -ENOENT; + goto exit; + } + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO(FUNC_NDEV_FMT" mac="MAC_FMT"\n", FUNC_NDEV_ARG(ndev), MAC_ARG(mac)); +#endif + + /* for infra./P2PClient mode */ + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) + && check_fwstate(pmlmepriv, WIFI_ASOC_STATE) + ) { + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + + if (_rtw_memcmp((u8 *)mac, cur_network->network.MacAddress, ETH_ALEN) == _FALSE) { + RTW_INFO("%s, mismatch bssid="MAC_FMT"\n", __func__, MAC_ARG(cur_network->network.MacAddress)); + ret = -ENOENT; + goto exit; + } + + sinfo->filled |= STATION_INFO_SIGNAL; + sinfo->signal = translate_percentage_to_dbm(padapter->recvpriv.signal_strength); + + sinfo->filled |= STATION_INFO_TX_BITRATE; + sinfo->txrate.legacy = rtw_get_cur_max_rate(padapter); + } + + if (psta) { + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _FALSE + || check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _FALSE + ) { + sinfo->filled |= STATION_INFO_SIGNAL; + sinfo->signal = translate_percentage_to_dbm(psta->cmn.rssi_stat.rssi); + } + sinfo->filled |= STATION_INFO_INACTIVE_TIME; + sinfo->inactive_time = rtw_get_passing_time_ms(psta->sta_stats.last_rx_time); + sinfo->filled |= STATION_INFO_RX_PACKETS; + sinfo->rx_packets = sta_rx_data_pkts(psta); + sinfo->filled |= STATION_INFO_TX_PACKETS; + sinfo->tx_packets = psta->sta_stats.tx_pkts; + sinfo->filled |= STATION_INFO_TX_FAILED; + sinfo->tx_failed = psta->sta_stats.tx_fail_cnt; + } + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + rtw_cfg80211_fill_mesh_only_sta_info(plink, psta, sinfo); +#endif + +exit: + return ret; +} + +extern int netdev_open(struct net_device *pnetdev); + +#if 0 +enum nl80211_iftype { + NL80211_IFTYPE_UNSPECIFIED, + NL80211_IFTYPE_ADHOC, /* 1 */ + NL80211_IFTYPE_STATION, /* 2 */ + NL80211_IFTYPE_AP, /* 3 */ + NL80211_IFTYPE_AP_VLAN, + NL80211_IFTYPE_WDS, + NL80211_IFTYPE_MONITOR, /* 6 */ + NL80211_IFTYPE_MESH_POINT, + NL80211_IFTYPE_P2P_CLIENT, /* 8 */ + NL80211_IFTYPE_P2P_GO, /* 9 */ + /* keep last */ + NUM_NL80211_IFTYPES, + NL80211_IFTYPE_MAX = NUM_NL80211_IFTYPES - 1 +}; +#endif +static int cfg80211_rtw_change_iface(struct wiphy *wiphy, + struct net_device *ndev, + enum nl80211_iftype type, +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 12, 0)) + u32 *flags, +#endif + struct vif_params *params) +{ + enum nl80211_iftype old_type; + NDIS_802_11_NETWORK_INFRASTRUCTURE networkType; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct wireless_dev *rtw_wdev = padapter->rtw_wdev; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif +#ifdef CONFIG_MONITOR_MODE_XMIT + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); +#endif + int ret = 0; + u8 change = _FALSE; + + RTW_INFO(FUNC_NDEV_FMT" type=%d, hw_port:%d\n", FUNC_NDEV_ARG(ndev), type, padapter->hw_port); + + if (adapter_to_dvobj(padapter)->processing_dev_remove == _TRUE) { + ret = -EPERM; + goto exit; + } + + + RTW_INFO(FUNC_NDEV_FMT" call netdev_open\n", FUNC_NDEV_ARG(ndev)); + if (netdev_open(ndev) != 0) { + RTW_INFO(FUNC_NDEV_FMT" call netdev_open fail\n", FUNC_NDEV_ARG(ndev)); + ret = -EPERM; + goto exit; + } + + + if (_FAIL == rtw_pwr_wakeup(padapter)) { + RTW_INFO(FUNC_NDEV_FMT" call rtw_pwr_wakeup fail\n", FUNC_NDEV_ARG(ndev)); + ret = -EPERM; + goto exit; + } + + old_type = rtw_wdev->iftype; + RTW_INFO(FUNC_NDEV_FMT" old_iftype=%d, new_iftype=%d\n", + FUNC_NDEV_ARG(ndev), old_type, type); + + if (old_type != type) { + change = _TRUE; + pmlmeext->action_public_rxseq = 0xffff; + pmlmeext->action_public_dialog_token = 0xff; + } + + /* initial default type */ + ndev->type = ARPHRD_ETHER; + + /* + * Disable Power Save in moniter mode, + * and enable it after leaving moniter mode. + */ + if (type == NL80211_IFTYPE_MONITOR) { + rtw_ps_deny(padapter, PS_DENY_MONITOR_MODE); + LeaveAllPowerSaveMode(padapter); + } else if (old_type == NL80211_IFTYPE_MONITOR) { + /* driver in moniter mode in last time */ + rtw_ps_deny_cancel(padapter, PS_DENY_MONITOR_MODE); + } + + switch (type) { + case NL80211_IFTYPE_ADHOC: + networkType = Ndis802_11IBSS; + break; + + case NL80211_IFTYPE_STATION: + networkType = Ndis802_11Infrastructure; + #ifdef CONFIG_P2P + if (change && pwdinfo->driver_interface == DRIVER_CFG80211) { + #if !RTW_P2P_GROUP_INTERFACE + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT) + || rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO) + ) { + /* it means remove GC/GO and change mode from GC/GO to station(P2P DEVICE) */ + rtw_p2p_set_role(pwdinfo, P2P_ROLE_DEVICE); + } + #endif + } + #endif /* CONFIG_P2P */ + break; + + case NL80211_IFTYPE_AP: + networkType = Ndis802_11APMode; + #ifdef CONFIG_P2P + if (change && pwdinfo->driver_interface == DRIVER_CFG80211) { + #if !RTW_P2P_GROUP_INTERFACE + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + /* it means P2P Group created, we will be GO and change mode from P2P DEVICE to AP(GO) */ + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + } + #endif + } + #endif /* CONFIG_P2P */ + break; + +#if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + case NL80211_IFTYPE_P2P_CLIENT: + networkType = Ndis802_11Infrastructure; + if (change && pwdinfo->driver_interface == DRIVER_CFG80211) { + if (!rtw_p2p_enable(padapter, P2P_ROLE_CLIENT)) { + ret = -EOPNOTSUPP; + goto exit; + } + } + break; + + case NL80211_IFTYPE_P2P_GO: + networkType = Ndis802_11APMode; + if (change && pwdinfo->driver_interface == DRIVER_CFG80211) { + if (!rtw_p2p_enable(padapter, P2P_ROLE_GO)) { + ret = -EOPNOTSUPP; + goto exit; + } + } + break; +#endif /* defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) */ + +#ifdef CONFIG_RTW_MESH + case NL80211_IFTYPE_MESH_POINT: + networkType = Ndis802_11_mesh; + break; +#endif + +#ifdef CONFIG_WIFI_MONITOR + case NL80211_IFTYPE_MONITOR: + networkType = Ndis802_11Monitor; + +#ifdef CONFIG_CUSTOMER_ALIBABA_GENERAL + ndev->type = ARPHRD_IEEE80211; /* IEEE 802.11 : 801 */ +#else + ndev->type = ARPHRD_IEEE80211_RADIOTAP; /* IEEE 802.11 + radiotap header : 803 */ +#endif + break; +#endif /* CONFIG_WIFI_MONITOR */ + default: + ret = -EOPNOTSUPP; + goto exit; + } + + rtw_wdev->iftype = type; + + if (rtw_set_802_11_infrastructure_mode(padapter, networkType, 0) == _FALSE) { + rtw_wdev->iftype = old_type; + ret = -EPERM; + goto exit; + } + + rtw_setopmode_cmd(padapter, networkType, RTW_CMDF_WAIT_ACK); +#ifdef CONFIG_MONITOR_MODE_XMIT + if (check_fwstate(pmlmepriv, WIFI_MONITOR_STATE) == _TRUE) + rtw_indicate_connect(padapter); +#endif + + #if defined(CONFIG_RTW_WDS) && (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 33)) + if (params->use_4addr != -1) { + RTW_INFO(FUNC_NDEV_FMT" use_4addr=%d\n" + , FUNC_NDEV_ARG(ndev), params->use_4addr); + adapter_set_use_wds(padapter, params->use_4addr); + } + #endif + +exit: + + RTW_INFO(FUNC_NDEV_FMT" ret:%d\n", FUNC_NDEV_ARG(ndev), ret); + return ret; +} + +void rtw_cfg80211_indicate_scan_done(_adapter *adapter, bool aborted) +{ + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(adapter); + _irqL irqL; + +#if (KERNEL_VERSION(4, 8, 0) <= LINUX_VERSION_CODE) + struct cfg80211_scan_info info; + + memset(&info, 0, sizeof(info)); + info.aborted = aborted; +#endif + + _enter_critical_bh(&pwdev_priv->scan_req_lock, &irqL); + if (pwdev_priv->scan_request != NULL) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s with scan req\n", __FUNCTION__); + #endif + + /* avoid WARN_ON(request != wiphy_to_dev(request->wiphy)->scan_req); */ + if (pwdev_priv->scan_request->wiphy != pwdev_priv->rtw_wdev->wiphy) + RTW_INFO("error wiphy compare\n"); + else +#if (KERNEL_VERSION(4, 8, 0) <= LINUX_VERSION_CODE) + cfg80211_scan_done(pwdev_priv->scan_request, &info); +#else + cfg80211_scan_done(pwdev_priv->scan_request, aborted); +#endif + + pwdev_priv->scan_request = NULL; + } else { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s without scan req\n", __FUNCTION__); + #endif + } + _exit_critical_bh(&pwdev_priv->scan_req_lock, &irqL); +} + +u32 rtw_cfg80211_wait_scan_req_empty(_adapter *adapter, u32 timeout_ms) +{ + struct rtw_wdev_priv *wdev_priv = adapter_wdev_data(adapter); + u8 empty = _FALSE; + systime start; + u32 pass_ms; + + start = rtw_get_current_time(); + + while (rtw_get_passing_time_ms(start) <= timeout_ms) { + + if (RTW_CANNOT_RUN(adapter)) + break; + + if (!wdev_priv->scan_request) { + empty = _TRUE; + break; + } + + rtw_msleep_os(10); + } + + pass_ms = rtw_get_passing_time_ms(start); + + if (empty == _FALSE && pass_ms > timeout_ms) { + RTW_PRINT(FUNC_ADPT_FMT" pass_ms:%u, timeout\n" + , FUNC_ADPT_ARG(adapter), pass_ms); + rtw_cfg80211_indicate_scan_done(adapter, _TRUE); + } + + return pass_ms; +} + +void rtw_cfg80211_unlink_bss(_adapter *padapter, struct wlan_network *pnetwork) +{ + struct wireless_dev *pwdev = padapter->rtw_wdev; + struct wiphy *wiphy = pwdev->wiphy; + struct cfg80211_bss *bss = NULL; + WLAN_BSSID_EX select_network = pnetwork->network; + + bss = cfg80211_get_bss(wiphy, NULL/*notify_channel*/, + select_network.MacAddress, select_network.Ssid.Ssid, + select_network.Ssid.SsidLength, +#if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0) + select_network.InfrastructureMode == Ndis802_11Infrastructure?IEEE80211_BSS_TYPE_ESS:IEEE80211_BSS_TYPE_IBSS, + IEEE80211_PRIVACY(select_network.Privacy)); +#else + select_network.InfrastructureMode == Ndis802_11Infrastructure?WLAN_CAPABILITY_ESS:WLAN_CAPABILITY_IBSS, + select_network.InfrastructureMode == Ndis802_11Infrastructure?WLAN_CAPABILITY_ESS:WLAN_CAPABILITY_IBSS); +#endif + + if (bss) { + cfg80211_unlink_bss(wiphy, bss); + RTW_INFO("%s(): cfg80211_unlink %s!!\n", __func__, select_network.Ssid.Ssid); +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0) + cfg80211_put_bss(padapter->rtw_wdev->wiphy, bss); +#else + cfg80211_put_bss(bss); +#endif + } + return; +} + +/* if target wps scan ongoing, target_ssid is filled */ +int rtw_cfg80211_is_target_wps_scan(struct cfg80211_scan_request *scan_req, struct cfg80211_ssid *target_ssid) +{ + int ret = 0; + + if (scan_req->n_ssids != 1 + || scan_req->ssids[0].ssid_len == 0 + || scan_req->n_channels != 1 + ) + goto exit; + + /* under target WPS scan */ + _rtw_memcpy(target_ssid, scan_req->ssids, sizeof(struct cfg80211_ssid)); + ret = 1; + +exit: + return ret; +} + +static void _rtw_cfg80211_surveydone_event_callback(_adapter *padapter, struct cfg80211_scan_request *scan_req) +{ + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + _irqL irqL; + _list *plist, *phead; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + struct cfg80211_ssid target_ssid; + u8 target_wps_scan = 0; + u8 ch; + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s\n", __func__); +#endif + + if (scan_req) + target_wps_scan = rtw_cfg80211_is_target_wps_scan(scan_req, &target_ssid); + else { + _enter_critical_bh(&pwdev_priv->scan_req_lock, &irqL); + if (pwdev_priv->scan_request != NULL) + target_wps_scan = rtw_cfg80211_is_target_wps_scan(pwdev_priv->scan_request, &target_ssid); + _exit_critical_bh(&pwdev_priv->scan_req_lock, &irqL); + } + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + ch = pnetwork->network.Configuration.DSConfig; + + /* report network only if the current channel set contains the channel to which this network belongs */ + if (rtw_chset_search_ch(chset, ch) >= 0 + && rtw_mlme_band_check(padapter, ch) == _TRUE + && _TRUE == rtw_validate_ssid(&(pnetwork->network.Ssid)) + && (!IS_DFS_SLAVE_WITH_RD(rfctl) + || rtw_rfctl_dfs_domain_unknown(rfctl) + || !rtw_chset_is_ch_non_ocp(chset, ch)) + ) { + if (target_wps_scan) + rtw_cfg80211_clear_wps_sr_of_non_target_bss(padapter, pnetwork, &target_ssid); + rtw_cfg80211_inform_bss(padapter, pnetwork); + } +#if 0 + /* check ralink testbed RSN IE length */ + { + if (_rtw_memcmp(pnetwork->network.Ssid.Ssid, "Ralink_11n_AP", 13)) { + uint ie_len = 0; + u8 *p = NULL; + p = rtw_get_ie(pnetwork->network.IEs + _BEACON_IE_OFFSET_, _RSN_IE_2_, &ie_len, (pnetwork->network.IELength - _BEACON_IE_OFFSET_)); + RTW_INFO("ie_len=%d\n", ie_len); + } + } +#endif + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); +} + +inline void rtw_cfg80211_surveydone_event_callback(_adapter *padapter) +{ + _rtw_cfg80211_surveydone_event_callback(padapter, NULL); +} + +static int rtw_cfg80211_set_probe_req_wpsp2pie(_adapter *padapter, char *buf, int len) +{ + int ret = 0; + uint wps_ielen = 0; + u8 *wps_ie; + u32 p2p_ielen = 0; + u8 *p2p_ie; + u32 wfd_ielen = 0; + u8 *wfd_ie; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, ielen=%d\n", __func__, len); +#endif + + if (len > 0) { + wps_ie = rtw_get_wps_ie(buf, len, NULL, &wps_ielen); + if (wps_ie) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("probe_req_wps_ielen=%d\n", wps_ielen); + #endif + + if (pmlmepriv->wps_probe_req_ie) { + u32 free_len = pmlmepriv->wps_probe_req_ie_len; + pmlmepriv->wps_probe_req_ie_len = 0; + rtw_mfree(pmlmepriv->wps_probe_req_ie, free_len); + pmlmepriv->wps_probe_req_ie = NULL; + } + + pmlmepriv->wps_probe_req_ie = rtw_malloc(wps_ielen); + if (pmlmepriv->wps_probe_req_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + + } + _rtw_memcpy(pmlmepriv->wps_probe_req_ie, wps_ie, wps_ielen); + pmlmepriv->wps_probe_req_ie_len = wps_ielen; + } + + /* buf += wps_ielen; */ + /* len -= wps_ielen; */ + + #ifdef CONFIG_P2P + p2p_ie = rtw_get_p2p_ie(buf, len, NULL, &p2p_ielen); + if (p2p_ie) { + struct wifidirect_info *wdinfo = &padapter->wdinfo; + u32 attr_contentlen = 0; + u8 listen_ch_attr[5]; + + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("probe_req_p2p_ielen=%d\n", p2p_ielen); + #endif + + if (pmlmepriv->p2p_probe_req_ie) { + u32 free_len = pmlmepriv->p2p_probe_req_ie_len; + pmlmepriv->p2p_probe_req_ie_len = 0; + rtw_mfree(pmlmepriv->p2p_probe_req_ie, free_len); + pmlmepriv->p2p_probe_req_ie = NULL; + } + + pmlmepriv->p2p_probe_req_ie = rtw_malloc(p2p_ielen); + if (pmlmepriv->p2p_probe_req_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + + } + _rtw_memcpy(pmlmepriv->p2p_probe_req_ie, p2p_ie, p2p_ielen); + pmlmepriv->p2p_probe_req_ie_len = p2p_ielen; + + attr_contentlen = sizeof(listen_ch_attr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_LISTEN_CH, (u8 *)listen_ch_attr, (uint *) &attr_contentlen)) { + if (wdinfo->listen_channel != listen_ch_attr[4]) { + RTW_INFO(FUNC_ADPT_FMT" listen channel - country:%c%c%c, class:%u, ch:%u\n", + FUNC_ADPT_ARG(padapter), listen_ch_attr[0], listen_ch_attr[1], listen_ch_attr[2], + listen_ch_attr[3], listen_ch_attr[4]); + wdinfo->listen_channel = listen_ch_attr[4]; + } + } + } + #endif /* CONFIG_P2P */ + + #ifdef CONFIG_WFD + wfd_ie = rtw_get_wfd_ie(buf, len, NULL, &wfd_ielen); + if (wfd_ie) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("probe_req_wfd_ielen=%d\n", wfd_ielen); + #endif + + if (rtw_mlme_update_wfd_ie_data(pmlmepriv, MLME_PROBE_REQ_IE, wfd_ie, wfd_ielen) != _SUCCESS) + return -EINVAL; + } + #endif /* CONFIG_WFD */ + + #ifdef CONFIG_RTW_MBO + rtw_mbo_update_ie_data(padapter, buf, len); + #endif + } + + return ret; + +} + +#ifdef CONFIG_CONCURRENT_MODE +u8 rtw_cfg80211_scan_via_buddy(_adapter *padapter, struct cfg80211_scan_request *request) +{ + int i; + u8 ret = _FALSE; + _adapter *iface = NULL; + _irqL irqL; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + for (i = 0; i < dvobj->iface_nums; i++) { + struct mlme_priv *buddy_mlmepriv; + struct rtw_wdev_priv *buddy_wdev_priv; + + iface = dvobj->padapters[i]; + if (iface == NULL) + continue; + + if (iface == padapter) + continue; + + if (rtw_is_adapter_up(iface) == _FALSE) + continue; + + buddy_mlmepriv = &iface->mlmepriv; + if (!check_fwstate(buddy_mlmepriv, WIFI_UNDER_SURVEY)) + continue; + + buddy_wdev_priv = adapter_wdev_data(iface); + _enter_critical_bh(&pwdev_priv->scan_req_lock, &irqL); + _enter_critical_bh(&buddy_wdev_priv->scan_req_lock, &irqL); + if (buddy_wdev_priv->scan_request) { + pmlmepriv->scanning_via_buddy_intf = _TRUE; + _enter_critical_bh(&pmlmepriv->lock, &irqL); + set_fwstate(pmlmepriv, WIFI_UNDER_SURVEY); + _exit_critical_bh(&pmlmepriv->lock, &irqL); + pwdev_priv->scan_request = request; + ret = _TRUE; + } + _exit_critical_bh(&buddy_wdev_priv->scan_req_lock, &irqL); + _exit_critical_bh(&pwdev_priv->scan_req_lock, &irqL); + + if (ret == _TRUE) + goto exit; + } + +exit: + return ret; +} + +void rtw_cfg80211_indicate_scan_done_for_buddy(_adapter *padapter, bool bscan_aborted) +{ + int i; + _adapter *iface = NULL; + _irqL irqL; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct mlme_priv *mlmepriv; + struct rtw_wdev_priv *wdev_priv; + bool indicate_buddy_scan; + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + + if (iface == padapter) + continue; + + mlmepriv = &(iface->mlmepriv); + wdev_priv = adapter_wdev_data(iface); + + indicate_buddy_scan = _FALSE; + _enter_critical_bh(&wdev_priv->scan_req_lock, &irqL); + if (mlmepriv->scanning_via_buddy_intf == _TRUE) { + mlmepriv->scanning_via_buddy_intf = _FALSE; + clr_fwstate(mlmepriv, WIFI_UNDER_SURVEY); + if (wdev_priv->scan_request) + indicate_buddy_scan = _TRUE; + } + _exit_critical_bh(&wdev_priv->scan_req_lock, &irqL); + + if (indicate_buddy_scan == _TRUE) { + rtw_cfg80211_surveydone_event_callback(iface); + rtw_indicate_scan_done(iface, bscan_aborted); + } + + } + } +} +#endif /* CONFIG_CONCURRENT_MODE */ + +static int cfg80211_rtw_scan(struct wiphy *wiphy + #if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0)) + , struct net_device *ndev + #endif + , struct cfg80211_scan_request *request) +{ + int i; + u8 _status = _FALSE; + int ret = 0; + struct sitesurvey_parm parm; + _irqL irqL; + u8 survey_times = 3; + u8 survey_times_for_one_ch = 6; + struct cfg80211_ssid *ssids = request->ssids; + int social_channel = 0, j = 0; + bool need_indicate_scan_done = _FALSE; + bool ps_denied = _FALSE; + u8 ssc_chk; + _adapter *padapter; + struct wireless_dev *wdev; + struct rtw_wdev_priv *pwdev_priv; + struct mlme_priv *pmlmepriv = NULL; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo; +#endif /* CONFIG_P2P */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + wdev = request->wdev; + #if defined(RTW_DEDICATED_P2P_DEVICE) + if (wdev == wiphy_to_pd_wdev(wiphy)) + padapter = wiphy_to_adapter(wiphy); + else + #endif + if (wdev_to_ndev(wdev)) + padapter = (_adapter *)rtw_netdev_priv(wdev_to_ndev(wdev)); + else { + ret = -EINVAL; + goto exit; + } +#else + if (ndev == NULL) { + ret = -EINVAL; + goto exit; + } + padapter = (_adapter *)rtw_netdev_priv(ndev); + wdev = ndev_to_wdev(ndev); +#endif + + pwdev_priv = adapter_wdev_data(padapter); + pmlmepriv = &padapter->mlmepriv; +#ifdef CONFIG_P2P + pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + + RTW_INFO(FUNC_ADPT_FMT"%s\n", FUNC_ADPT_ARG(padapter) + , wdev == wiphy_to_pd_wdev(wiphy) ? " PD" : ""); + +#ifdef CONFIG_RTW_SCAN_RAND +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) + if (request->flags & NL80211_SCAN_FLAG_RANDOM_ADDR) { + get_random_mask_addr(pwdev_priv->pno_mac_addr, request->mac_addr, + request->mac_addr_mask); + print_hex_dump(KERN_DEBUG, "random mac_addr: ", + DUMP_PREFIX_OFFSET, 16, 1, pwdev_priv->pno_mac_addr, ETH_ALEN, 1); + } + else + memset(pwdev_priv->pno_mac_addr, 0xFF, ETH_ALEN); + +#endif +#endif + + +#if 1 + ssc_chk = rtw_sitesurvey_condition_check(padapter, _TRUE); + + if (ssc_chk == SS_DENY_MP_MODE) + goto bypass_p2p_chk; +#ifdef DBG_LA_MODE + if (ssc_chk == SS_DENY_LA_MODE) + goto bypass_p2p_chk; +#endif +#ifdef CONFIG_P2P + if (pwdinfo->driver_interface == DRIVER_CFG80211) { + if (request->n_ssids && ssids + && _rtw_memcmp(ssids[0].ssid, "DIRECT-", 7) + && rtw_get_p2p_ie((u8 *)request->ie, request->ie_len, NULL, NULL) + ) { + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + if (!rtw_p2p_enable(padapter, P2P_ROLE_DEVICE)) { + ret = -EOPNOTSUPP; + goto exit; + } + } else { + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, role=%d, p2p_state=%d\n", __func__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo)); + #endif + } + rtw_p2p_set_state(pwdinfo, P2P_STATE_LISTEN); + + if (request->n_channels == 3 && + request->channels[0]->hw_value == 1 && + request->channels[1]->hw_value == 6 && + request->channels[2]->hw_value == 11 + ) + social_channel = 1; + } + } +#endif /*CONFIG_P2P*/ + + if (request->ie && request->ie_len > 0) + rtw_cfg80211_set_probe_req_wpsp2pie(padapter, (u8 *)request->ie, request->ie_len); + +bypass_p2p_chk: + + switch (ssc_chk) { + case SS_ALLOW : + break; + + case SS_DENY_MP_MODE: + ret = -EPERM; + goto exit; + #ifdef DBG_LA_MODE + case SS_DENY_LA_MODE: + ret = -EPERM; + goto exit; + #endif + #ifdef CONFIG_RTW_REPEATER_SON + case SS_DENY_RSON_SCANING : + #endif + case SS_DENY_BLOCK_SCAN : + case SS_DENY_SELF_AP_UNDER_WPS : + case SS_DENY_SELF_AP_UNDER_LINKING : + case SS_DENY_SELF_AP_UNDER_SURVEY : + case SS_DENY_SELF_STA_UNDER_SURVEY : + #ifdef CONFIG_CONCURRENT_MODE + case SS_DENY_BUDDY_UNDER_LINK_WPS : + #endif + case SS_DENY_BUSY_TRAFFIC : + case SS_DENY_ADAPTIVITY: + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + + case SS_DENY_BY_DRV : + #ifdef CONFIG_NOTIFY_SCAN_ABORT_WITH_BUSY + ret = -EBUSY; + goto exit; + #else + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + #endif + break; + + case SS_DENY_SELF_STA_UNDER_LINKING : + ret = -EBUSY; + goto check_need_indicate_scan_done; + + #ifdef CONFIG_CONCURRENT_MODE + case SS_DENY_BUDDY_UNDER_SURVEY : + { + bool scan_via_buddy = rtw_cfg80211_scan_via_buddy(padapter, request); + + if (scan_via_buddy == _FALSE) + need_indicate_scan_done = _TRUE; + + goto check_need_indicate_scan_done; + } + #endif + + default : + RTW_ERR("site survey check code (%d) unknown\n", ssc_chk); + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + } + + rtw_ps_deny(padapter, PS_DENY_SCAN); + ps_denied = _TRUE; + if (_FAIL == rtw_pwr_wakeup(padapter)) { + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + } + +#else + + +#ifdef CONFIG_MP_INCLUDED + if (rtw_mp_mode_check(padapter)) { + RTW_INFO("MP mode block Scan request\n"); + ret = -EPERM; + goto exit; + } +#endif + +#ifdef CONFIG_P2P + if (pwdinfo->driver_interface == DRIVER_CFG80211) { + if (request->n_ssids && ssids + && _rtw_memcmp(ssids[0].ssid, "DIRECT-", 7) + && rtw_get_p2p_ie((u8 *)request->ie, request->ie_len, NULL, NULL) + ) { + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + rtw_p2p_enable(padapter, P2P_ROLE_DEVICE); + else { + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, role=%d, p2p_state=%d\n", __func__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo)); + #endif + } + rtw_p2p_set_state(pwdinfo, P2P_STATE_LISTEN); + + if (request->n_channels == 3 && + request->channels[0]->hw_value == 1 && + request->channels[1]->hw_value == 6 && + request->channels[2]->hw_value == 11 + ) + social_channel = 1; + } + } +#endif /*CONFIG_P2P*/ + + if (request->ie && request->ie_len > 0) + rtw_cfg80211_set_probe_req_wpsp2pie(padapter, (u8 *)request->ie, request->ie_len); + +#ifdef CONFIG_RTW_REPEATER_SON + if (padapter->rtw_rson_scanstage == RSON_SCAN_PROCESS) { + RTW_INFO(FUNC_ADPT_FMT" blocking scan for under rson scanning process\n", FUNC_ADPT_ARG(padapter)); + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + } +#endif + + if (adapter_wdev_data(padapter)->block_scan == _TRUE) { + RTW_INFO(FUNC_ADPT_FMT" wdev_priv.block_scan is set\n", FUNC_ADPT_ARG(padapter)); + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + } + + rtw_ps_deny(padapter, PS_DENY_SCAN); + ps_denied = _TRUE; + if (_FAIL == rtw_pwr_wakeup(padapter)) { + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + } + + if (rtw_is_scan_deny(padapter)) { + RTW_INFO(FUNC_ADPT_FMT ": scan deny\n", FUNC_ADPT_ARG(padapter)); +#ifdef CONFIG_NOTIFY_SCAN_ABORT_WITH_BUSY + ret = -EBUSY; + goto exit; +#else + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; +#endif + } + + /* check fw state*/ + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE) { + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO(FUNC_ADPT_FMT" under WIFI_AP_STATE\n", FUNC_ADPT_ARG(padapter)); +#endif + + if (check_fwstate(pmlmepriv, WIFI_UNDER_WPS | WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING) == _TRUE) { + RTW_INFO("%s, fwstate=0x%x\n", __func__, pmlmepriv->fw_state); + + if (check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) + RTW_INFO("AP mode process WPS\n"); + + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + } + } + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) { + RTW_INFO("%s, fwstate=0x%x\n", __func__, pmlmepriv->fw_state); + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + } else if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) == _TRUE) { + RTW_INFO("%s, fwstate=0x%x\n", __func__, pmlmepriv->fw_state); + ret = -EBUSY; + goto check_need_indicate_scan_done; + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_LINKING | WIFI_UNDER_WPS)) { + RTW_INFO("%s exit due to buddy_intf's mlme state under linking or wps\n", __func__); + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + + } else if (rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_SURVEY)) { + bool scan_via_buddy = rtw_cfg80211_scan_via_buddy(padapter, request); + + if (scan_via_buddy == _FALSE) + need_indicate_scan_done = _TRUE; + + goto check_need_indicate_scan_done; + } +#endif /* CONFIG_CONCURRENT_MODE */ + +#ifdef RTW_BUSY_DENY_SCAN + /* + * busy traffic check + * Rules: + * 1. If (scan interval <= BUSY_TRAFFIC_SCAN_DENY_PERIOD) always allow + * scan, otherwise goto rule 2. + * 2. Deny scan if any interface is busy, otherwise allow scan. + */ + if (pmlmepriv->lastscantime + && (rtw_get_passing_time_ms(pmlmepriv->lastscantime) > + registry_par->scan_interval_thr) + && rtw_mi_busy_traffic_check(padapter)) { + RTW_WARN(FUNC_ADPT_FMT ": scan abort!! BusyTraffic\n", + FUNC_ADPT_ARG(padapter)); + need_indicate_scan_done = _TRUE; + goto check_need_indicate_scan_done; + } +#endif /* RTW_BUSY_DENY_SCAN */ +#endif + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) && !rtw_p2p_chk_state(pwdinfo, P2P_STATE_IDLE)) { + rtw_p2p_set_state(pwdinfo, P2P_STATE_FIND_PHASE_SEARCH); + + if (social_channel == 0) + rtw_p2p_findphase_ex_set(pwdinfo, P2P_FINDPHASE_EX_NONE); + else + rtw_p2p_findphase_ex_set(pwdinfo, P2P_FINDPHASE_EX_SOCIAL_LAST); + } +#endif /* CONFIG_P2P */ + + rtw_init_sitesurvey_parm(padapter, &parm); + + /* parsing request ssids, n_ssids */ + for (i = 0; i < request->n_ssids && ssids && i < RTW_SSID_SCAN_AMOUNT; i++) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("ssid=%s, len=%d\n", ssids[i].ssid, ssids[i].ssid_len); + #endif + _rtw_memcpy(&parm.ssid[i].Ssid, ssids[i].ssid, ssids[i].ssid_len); + parm.ssid[i].SsidLength = ssids[i].ssid_len; + } + parm.ssid_num = i; + + /* no ssid entry, set the scan type as passvie */ + if (request->n_ssids == 0) + parm.scan_mode = SCAN_PASSIVE; + + /* parsing channels, n_channels */ + for (i = 0; i < request->n_channels && i < RTW_CHANNEL_SCAN_AMOUNT; i++) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO(FUNC_ADPT_FMT CHAN_FMT"\n", FUNC_ADPT_ARG(padapter), CHAN_ARG(request->channels[i])); + #endif + parm.ch[i].hw_value = request->channels[i]->hw_value; + parm.ch[i].flags = request->channels[i]->flags; + } + parm.ch_num = i; + + if (request->n_channels == 1) { + for (i = 1; i < survey_times_for_one_ch; i++) + _rtw_memcpy(&parm.ch[i], &parm.ch[0], sizeof(struct rtw_ieee80211_channel)); + parm.ch_num = survey_times_for_one_ch; + } else if (request->n_channels <= 4) { + for (j = request->n_channels - 1; j >= 0; j--) + for (i = 0; i < survey_times; i++) + _rtw_memcpy(&parm.ch[j * survey_times + i], &parm.ch[j], sizeof(struct rtw_ieee80211_channel)); + parm.ch_num = survey_times * request->n_channels; + } + + _enter_critical_bh(&pwdev_priv->scan_req_lock, &irqL); + _enter_critical_bh(&pmlmepriv->lock, &irqL); + _status = rtw_sitesurvey_cmd(padapter, &parm); + if (_status == _SUCCESS) + pwdev_priv->scan_request = request; + else + ret = -1; + _exit_critical_bh(&pmlmepriv->lock, &irqL); + _exit_critical_bh(&pwdev_priv->scan_req_lock, &irqL); + +check_need_indicate_scan_done: + if (_TRUE == need_indicate_scan_done) { +#if (KERNEL_VERSION(4, 8, 0) <= LINUX_VERSION_CODE) + struct cfg80211_scan_info info; + + memset(&info, 0, sizeof(info)); + info.aborted = 0; +#endif + /* the process time of scan results must be over at least 1ms in the newly Android */ + rtw_msleep_os(1); + + _rtw_cfg80211_surveydone_event_callback(padapter, request); +#if (KERNEL_VERSION(4, 8, 0) <= LINUX_VERSION_CODE) + cfg80211_scan_done(request, &info); +#else + cfg80211_scan_done(request, 0); +#endif + } + + if (ps_denied == _TRUE) + rtw_ps_deny_cancel(padapter, PS_DENY_SCAN); + +exit: +#ifdef RTW_BUSY_DENY_SCAN + if (pmlmepriv) + pmlmepriv->lastscantime = rtw_get_current_time(); +#endif + + return ret; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 5, 0)) && \ + defined(CONFIG_RTW_ABORT_SCAN) +static void cfg80211_rtw_abort_scan(struct wiphy *wiphy, + struct wireless_dev *wdev) +{ + _adapter *padapter = wiphy_to_adapter(wiphy); + + RTW_INFO("=>"FUNC_ADPT_FMT" - Abort Scan\n", FUNC_ADPT_ARG(padapter)); + if (wdev->iftype != NL80211_IFTYPE_STATION) { + RTW_ERR("abort scan ignored, iftype(%d)\n", wdev->iftype); + return; + } + rtw_scan_abort(padapter); +} +#endif + +static int cfg80211_rtw_set_wiphy_params(struct wiphy *wiphy, u32 changed) +{ +#if 0 + struct iwm_priv *iwm = wiphy_to_iwm(wiphy); + + if (changed & WIPHY_PARAM_RTS_THRESHOLD && + (iwm->conf.rts_threshold != wiphy->rts_threshold)) { + int ret; + + iwm->conf.rts_threshold = wiphy->rts_threshold; + + ret = iwm_umac_set_config_fix(iwm, UMAC_PARAM_TBL_CFG_FIX, + CFG_RTS_THRESHOLD, + iwm->conf.rts_threshold); + if (ret < 0) + return ret; + } + + if (changed & WIPHY_PARAM_FRAG_THRESHOLD && + (iwm->conf.frag_threshold != wiphy->frag_threshold)) { + int ret; + + iwm->conf.frag_threshold = wiphy->frag_threshold; + + ret = iwm_umac_set_config_fix(iwm, UMAC_PARAM_TBL_FA_CFG_FIX, + CFG_FRAG_THRESHOLD, + iwm->conf.frag_threshold); + if (ret < 0) + return ret; + } +#endif + RTW_INFO("%s\n", __func__); + return 0; +} + + + +static int rtw_cfg80211_set_wpa_version(struct security_priv *psecuritypriv, u32 wpa_version) +{ + RTW_INFO("%s, wpa_version=%d\n", __func__, wpa_version); + + if (!wpa_version) { + psecuritypriv->ndisauthtype = Ndis802_11AuthModeOpen; + return 0; + } + + + if (wpa_version & (NL80211_WPA_VERSION_1 | NL80211_WPA_VERSION_2)) + psecuritypriv->ndisauthtype = Ndis802_11AuthModeWPAPSK; + +#if 0 + if (wpa_version & NL80211_WPA_VERSION_2) + psecuritypriv->ndisauthtype = Ndis802_11AuthModeWPA2PSK; +#endif + + #ifdef CONFIG_WAPI_SUPPORT + if (wpa_version & NL80211_WAPI_VERSION_1) + psecuritypriv->ndisauthtype = Ndis802_11AuthModeWAPI; + #endif + + return 0; + +} + +static int rtw_cfg80211_set_auth_type(struct security_priv *psecuritypriv, + enum nl80211_auth_type sme_auth_type) +{ + RTW_INFO("%s, nl80211_auth_type=%d\n", __func__, sme_auth_type); + + if (NL80211_AUTHTYPE_MAX <= (int)MLME_AUTHTYPE_SAE) { + if (MLME_AUTHTYPE_SAE == psecuritypriv->auth_type) { + /* This case pre handle in + * rtw_check_connect_sae_compat() + */ + psecuritypriv->auth_alg = WLAN_AUTH_SAE; + return 0; + } + } else if (sme_auth_type == (int)MLME_AUTHTYPE_SAE) { + psecuritypriv->auth_type = MLME_AUTHTYPE_SAE; + psecuritypriv->auth_alg = WLAN_AUTH_SAE; + return 0; + } + + psecuritypriv->auth_type = sme_auth_type; + + switch (sme_auth_type) { + case NL80211_AUTHTYPE_AUTOMATIC: + + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Auto; + + break; + case NL80211_AUTHTYPE_OPEN_SYSTEM: + + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Open; + + if (psecuritypriv->ndisauthtype > Ndis802_11AuthModeWPA) + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + +#ifdef CONFIG_WAPI_SUPPORT + if (psecuritypriv->ndisauthtype == Ndis802_11AuthModeWAPI) + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_WAPI; +#endif + + break; + case NL80211_AUTHTYPE_SHARED_KEY: + + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Shared; + + psecuritypriv->ndisencryptstatus = Ndis802_11Encryption1Enabled; + + + break; + default: + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Open; + /* return -ENOTSUPP; */ + } + + return 0; + +} + +static int rtw_cfg80211_set_cipher(struct security_priv *psecuritypriv, u32 cipher, bool ucast) +{ + u32 ndisencryptstatus = Ndis802_11EncryptionDisabled; + + u32 *profile_cipher = ucast ? &psecuritypriv->dot11PrivacyAlgrthm : + &psecuritypriv->dot118021XGrpPrivacy; + + RTW_INFO("%s, ucast=%d, cipher=0x%x\n", __func__, ucast, cipher); + + + if (!cipher) { + *profile_cipher = _NO_PRIVACY_; + psecuritypriv->ndisencryptstatus = ndisencryptstatus; + return 0; + } + + switch (cipher) { + case IW_AUTH_CIPHER_NONE: + *profile_cipher = _NO_PRIVACY_; + ndisencryptstatus = Ndis802_11EncryptionDisabled; +#ifdef CONFIG_WAPI_SUPPORT + if (psecuritypriv->dot11PrivacyAlgrthm == _SMS4_) + *profile_cipher = _SMS4_; +#endif + break; + case WLAN_CIPHER_SUITE_WEP40: + *profile_cipher = _WEP40_; + ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + case WLAN_CIPHER_SUITE_WEP104: + *profile_cipher = _WEP104_; + ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + case WLAN_CIPHER_SUITE_TKIP: + *profile_cipher = _TKIP_; + ndisencryptstatus = Ndis802_11Encryption2Enabled; + break; + case WLAN_CIPHER_SUITE_CCMP: + *profile_cipher = _AES_; + ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WIFI_CIPHER_SUITE_GCMP: + *profile_cipher = _GCMP_; + ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WIFI_CIPHER_SUITE_GCMP_256: + *profile_cipher = _GCMP_256_; + ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WIFI_CIPHER_SUITE_CCMP_256: + *profile_cipher = _CCMP_256_; + ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; +#ifdef CONFIG_WAPI_SUPPORT + case WLAN_CIPHER_SUITE_SMS4: + *profile_cipher = _SMS4_; + ndisencryptstatus = Ndis802_11_EncrypteionWAPI; + break; +#endif + default: + RTW_INFO("Unsupported cipher: 0x%x\n", cipher); + return -ENOTSUPP; + } + + if (ucast) { + psecuritypriv->ndisencryptstatus = ndisencryptstatus; + + /* if(psecuritypriv->dot11PrivacyAlgrthm >= _AES_) */ + /* psecuritypriv->ndisauthtype = Ndis802_11AuthModeWPA2PSK; */ + } + + return 0; +} + +static int rtw_cfg80211_set_key_mgt(struct security_priv *psecuritypriv, u32 key_mgt) +{ + RTW_INFO("%s, key_mgt=0x%x\n", __func__, key_mgt); + + if (key_mgt == WLAN_AKM_SUITE_8021X) { + /* *auth_type = UMAC_AUTH_TYPE_8021X; */ + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + psecuritypriv->rsn_akm_suite_type = 1; + } else if (key_mgt == WLAN_AKM_SUITE_PSK) { + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + psecuritypriv->rsn_akm_suite_type = 2; + } +#ifdef CONFIG_WAPI_SUPPORT + else if (key_mgt == WLAN_AKM_SUITE_WAPI_PSK) + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_WAPI; + else if (key_mgt == WLAN_AKM_SUITE_WAPI_CERT) + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_WAPI; +#endif +#ifdef CONFIG_RTW_80211R + else if (key_mgt == WLAN_AKM_SUITE_FT_8021X) { + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + psecuritypriv->rsn_akm_suite_type = 3; + } else if (key_mgt == WLAN_AKM_SUITE_FT_PSK) { + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + psecuritypriv->rsn_akm_suite_type = 4; + } +#endif + else if (key_mgt == WLAN_AKM_SUITE_SAE) { + psecuritypriv->rsn_akm_suite_type = 8; + } else { + RTW_INFO("Invalid key mgt: 0x%x\n", key_mgt); + /* return -EINVAL; */ + } + + return 0; +} + +static int rtw_cfg80211_set_wpa_ie(_adapter *padapter, u8 *pie, size_t ielen) +{ + u8 *buf = NULL, *pos = NULL; + int group_cipher = 0, pairwise_cipher = 0; + u8 mfp_opt = MFP_NO; + int ret = 0; + int wpa_ielen = 0; + int wpa2_ielen = 0; + u8 *pwpa, *pwpa2; + u8 null_addr[] = {0, 0, 0, 0, 0, 0}; + + if (pie == NULL || !ielen) { + /* Treat this as normal case, but need to clear WIFI_UNDER_WPS */ + _clr_fwstate_(&padapter->mlmepriv, WIFI_UNDER_WPS); + goto exit; + } + + if (ielen > MAX_WPA_IE_LEN + MAX_WPS_IE_LEN + MAX_P2P_IE_LEN) { + ret = -EINVAL; + goto exit; + } + + buf = rtw_zmalloc(ielen); + if (buf == NULL) { + ret = -ENOMEM; + goto exit; + } + + _rtw_memcpy(buf, pie , ielen); + + RTW_INFO("set wpa_ie(length:%zu):\n", ielen); + RTW_INFO_DUMP(NULL, buf, ielen); + + pos = buf; + if (ielen < RSN_HEADER_LEN) { + ret = -1; + goto exit; + } + + pwpa = rtw_get_wpa_ie(buf, &wpa_ielen, ielen); + if (pwpa && wpa_ielen > 0) { + if (rtw_parse_wpa_ie(pwpa, wpa_ielen + 2, &group_cipher, &pairwise_cipher, NULL) == _SUCCESS) { + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeWPAPSK; + _rtw_memcpy(padapter->securitypriv.supplicant_ie, &pwpa[0], wpa_ielen + 2); + + RTW_INFO("got wpa_ie, wpa_ielen:%u\n", wpa_ielen); + } + } + + pwpa2 = rtw_get_wpa2_ie(buf, &wpa2_ielen, ielen); + if (pwpa2 && wpa2_ielen > 0) { + if (rtw_parse_wpa2_ie(pwpa2, wpa2_ielen + 2, &group_cipher, &pairwise_cipher, NULL, NULL, &mfp_opt, NULL) == _SUCCESS) { + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeWPA2PSK; + _rtw_memcpy(padapter->securitypriv.supplicant_ie, &pwpa2[0], wpa2_ielen + 2); + + RTW_INFO("got wpa2_ie, wpa2_ielen:%u\n", wpa2_ielen); + } + } + + if (group_cipher == 0) + group_cipher = WPA_CIPHER_NONE; + if (pairwise_cipher == 0) + pairwise_cipher = WPA_CIPHER_NONE; + + switch (group_cipher) { + case WPA_CIPHER_NONE: + padapter->securitypriv.dot118021XGrpPrivacy = _NO_PRIVACY_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11EncryptionDisabled; + break; + case WPA_CIPHER_WEP40: + padapter->securitypriv.dot118021XGrpPrivacy = _WEP40_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + case WPA_CIPHER_TKIP: + padapter->securitypriv.dot118021XGrpPrivacy = _TKIP_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption2Enabled; + break; + case WPA_CIPHER_CCMP: + padapter->securitypriv.dot118021XGrpPrivacy = _AES_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_GCMP: + padapter->securitypriv.dot118021XGrpPrivacy = _GCMP_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_GCMP_256: + padapter->securitypriv.dot118021XGrpPrivacy = _GCMP_256_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_CCMP_256: + padapter->securitypriv.dot118021XGrpPrivacy = _CCMP_256_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_WEP104: + padapter->securitypriv.dot118021XGrpPrivacy = _WEP104_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + } + + switch (pairwise_cipher) { + case WPA_CIPHER_NONE: + padapter->securitypriv.dot11PrivacyAlgrthm = _NO_PRIVACY_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11EncryptionDisabled; + break; + case WPA_CIPHER_WEP40: + padapter->securitypriv.dot11PrivacyAlgrthm = _WEP40_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + case WPA_CIPHER_TKIP: + padapter->securitypriv.dot11PrivacyAlgrthm = _TKIP_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption2Enabled; + break; + case WPA_CIPHER_CCMP: + padapter->securitypriv.dot11PrivacyAlgrthm = _AES_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_GCMP: + padapter->securitypriv.dot11PrivacyAlgrthm = _GCMP_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_GCMP_256: + padapter->securitypriv.dot11PrivacyAlgrthm = _GCMP_256_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_CCMP_256: + padapter->securitypriv.dot11PrivacyAlgrthm = _CCMP_256_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_WEP104: + padapter->securitypriv.dot11PrivacyAlgrthm = _WEP104_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + } + + if (mfp_opt == MFP_INVALID) { + RTW_INFO(FUNC_ADPT_FMT" invalid MFP setting\n", FUNC_ADPT_ARG(padapter)); + ret = -EINVAL; + goto exit; + } + padapter->securitypriv.mfp_opt = mfp_opt; + + {/* handle wps_ie */ + uint wps_ielen; + u8 *wps_ie; + + wps_ie = rtw_get_wps_ie(buf, ielen, NULL, &wps_ielen); + if (wps_ie && wps_ielen > 0) { + RTW_INFO("got wps_ie, wps_ielen:%u\n", wps_ielen); + padapter->securitypriv.wps_ie_len = wps_ielen < MAX_WPS_IE_LEN ? wps_ielen : MAX_WPS_IE_LEN; + _rtw_memcpy(padapter->securitypriv.wps_ie, wps_ie, padapter->securitypriv.wps_ie_len); + set_fwstate(&padapter->mlmepriv, WIFI_UNDER_WPS); + } else + _clr_fwstate_(&padapter->mlmepriv, WIFI_UNDER_WPS); + } + + {/* handle owe_ie */ + uint owe_ielen; + u8 *owe_ie; + + owe_ie = rtw_get_owe_ie(buf, ielen, NULL, &owe_ielen); + if (owe_ie && owe_ielen > 0) { + RTW_INFO("got owe_ie, owe_ielen:%u\n", owe_ielen); + padapter->securitypriv.owe_ie_len = owe_ielen < MAX_OWE_IE_LEN ? owe_ielen : MAX_OWE_IE_LEN; + _rtw_memcpy(padapter->securitypriv.owe_ie, owe_ie, padapter->securitypriv.owe_ie_len); + } + } + + #ifdef CONFIG_P2P + {/* check p2p_ie for assoc req; */ + uint p2p_ielen = 0; + u8 *p2p_ie; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + p2p_ie = rtw_get_p2p_ie(buf, ielen, NULL, &p2p_ielen); + if (p2p_ie) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s p2p_assoc_req_ielen=%d\n", __FUNCTION__, p2p_ielen); + #endif + + if (pmlmepriv->p2p_assoc_req_ie) { + u32 free_len = pmlmepriv->p2p_assoc_req_ie_len; + pmlmepriv->p2p_assoc_req_ie_len = 0; + rtw_mfree(pmlmepriv->p2p_assoc_req_ie, free_len); + pmlmepriv->p2p_assoc_req_ie = NULL; + } + + pmlmepriv->p2p_assoc_req_ie = rtw_malloc(p2p_ielen); + if (pmlmepriv->p2p_assoc_req_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + goto exit; + } + _rtw_memcpy(pmlmepriv->p2p_assoc_req_ie, p2p_ie, p2p_ielen); + pmlmepriv->p2p_assoc_req_ie_len = p2p_ielen; + } + } + #endif /* CONFIG_P2P */ + + #ifdef CONFIG_WFD + { + uint wfd_ielen = 0; + u8 *wfd_ie; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + wfd_ie = rtw_get_wfd_ie(buf, ielen, NULL, &wfd_ielen); + if (wfd_ie) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s wfd_assoc_req_ielen=%d\n", __FUNCTION__, wfd_ielen); + #endif + + if (rtw_mlme_update_wfd_ie_data(pmlmepriv, MLME_ASSOC_REQ_IE, wfd_ie, wfd_ielen) != _SUCCESS) + goto exit; + } + } + #endif /* CONFIG_WFD */ + + #ifdef CONFIG_RTW_MULTI_AP + padapter->multi_ap = rtw_get_multi_ap_ie_ext(buf, ielen) & MULTI_AP_BACKHAUL_STA; + if (padapter->multi_ap) + adapter_set_use_wds(padapter, 1); + #endif + + /* TKIP and AES disallow multicast packets until installing group key */ + if (padapter->securitypriv.dot11PrivacyAlgrthm == _TKIP_ + || padapter->securitypriv.dot11PrivacyAlgrthm == _TKIP_WTMIC_ + || padapter->securitypriv.dot11PrivacyAlgrthm == _AES_ + || padapter->securitypriv.dot11PrivacyAlgrthm == _GCMP_ + || padapter->securitypriv.dot11PrivacyAlgrthm == _GCMP_256_ + || padapter->securitypriv.dot11PrivacyAlgrthm == _CCMP_256_) + /* WPS open need to enable multicast */ + /* || check_fwstate(&padapter->mlmepriv, WIFI_UNDER_WPS) == _TRUE) */ + rtw_hal_set_hwreg(padapter, HW_VAR_OFF_RCR_AM, null_addr); + + +exit: + if (buf) + rtw_mfree(buf, ielen); + if (ret) + _clr_fwstate_(&padapter->mlmepriv, WIFI_UNDER_WPS); + + return ret; +} + +static int cfg80211_rtw_join_ibss(struct wiphy *wiphy, struct net_device *ndev, + struct cfg80211_ibss_params *params) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + NDIS_802_11_SSID ndis_ssid; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + struct cfg80211_chan_def *pch_def; +#endif + struct ieee80211_channel *pch; + int ret = 0; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + pch_def = (struct cfg80211_chan_def *)(¶ms->chandef); + pch = (struct ieee80211_channel *) pch_def->chan; +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 31)) + pch = (struct ieee80211_channel *)(params->channel); +#endif + + if (!params->ssid || !params->ssid_len) { + ret = -EINVAL; + goto exit; + } + + if (params->ssid_len > IW_ESSID_MAX_SIZE) { + ret = -E2BIG; + goto exit; + } + + rtw_ps_deny(padapter, PS_DENY_JOIN); + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = -EPERM; + goto cancel_ps_deny; + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_LINKING)) { + RTW_INFO("%s, but buddy_intf is under linking\n", __FUNCTION__); + ret = -EINVAL; + goto cancel_ps_deny; + } + rtw_mi_buddy_scan_abort(padapter, _TRUE); /* OR rtw_mi_scan_abort(padapter, _TRUE);*/ +#endif /*CONFIG_CONCURRENT_MODE*/ + + + _rtw_memset(&ndis_ssid, 0, sizeof(NDIS_802_11_SSID)); + ndis_ssid.SsidLength = params->ssid_len; + _rtw_memcpy(ndis_ssid.Ssid, (u8 *)params->ssid, params->ssid_len); + + /* RTW_INFO("ssid=%s, len=%zu\n", ndis_ssid.Ssid, params->ssid_len); */ + + psecuritypriv->ndisencryptstatus = Ndis802_11EncryptionDisabled; + psecuritypriv->dot11PrivacyAlgrthm = _NO_PRIVACY_; + psecuritypriv->dot118021XGrpPrivacy = _NO_PRIVACY_; + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Open; /* open system */ + psecuritypriv->ndisauthtype = Ndis802_11AuthModeOpen; + + ret = rtw_cfg80211_set_auth_type(psecuritypriv, NL80211_AUTHTYPE_OPEN_SYSTEM); + rtw_set_802_11_authentication_mode(padapter, psecuritypriv->ndisauthtype); + + RTW_INFO("%s: center_freq = %d\n", __func__, pch->center_freq); + pmlmeext->cur_channel = rtw_freq2ch(pch->center_freq); + + if (rtw_set_802_11_ssid(padapter, &ndis_ssid) == _FALSE) { + ret = -1; + goto cancel_ps_deny; + } + +cancel_ps_deny: + rtw_ps_deny_cancel(padapter, PS_DENY_JOIN); +exit: + return ret; +} + +static int cfg80211_rtw_leave_ibss(struct wiphy *wiphy, struct net_device *ndev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct wireless_dev *rtw_wdev = padapter->rtw_wdev; + enum nl80211_iftype old_type; + int ret = 0; + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + +#if (RTW_CFG80211_BLOCK_STA_DISCON_EVENT & RTW_CFG80211_BLOCK_DISCON_WHEN_DISCONNECT) + rtw_wdev_set_not_indic_disco(adapter_wdev_data(padapter), 1); +#endif + + old_type = rtw_wdev->iftype; + + rtw_set_to_roam(padapter, 0); + + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE)) { + rtw_scan_abort(padapter); + LeaveAllPowerSaveMode(padapter); + + rtw_wdev->iftype = NL80211_IFTYPE_STATION; + + if (rtw_set_802_11_infrastructure_mode(padapter, Ndis802_11Infrastructure, 0) == _FALSE) { + rtw_wdev->iftype = old_type; + ret = -EPERM; + goto leave_ibss; + } + rtw_setopmode_cmd(padapter, Ndis802_11Infrastructure, RTW_CMDF_WAIT_ACK); + } + +leave_ibss: +#if (RTW_CFG80211_BLOCK_STA_DISCON_EVENT & RTW_CFG80211_BLOCK_DISCON_WHEN_DISCONNECT) + rtw_wdev_set_not_indic_disco(adapter_wdev_data(padapter), 0); +#endif + + return 0; +} + +bool rtw_cfg80211_is_connect_requested(_adapter *adapter) +{ + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(adapter); + _irqL irqL; + bool requested; + + _enter_critical_bh(&pwdev_priv->connect_req_lock, &irqL); + requested = pwdev_priv->connect_req ? 1 : 0; + _exit_critical_bh(&pwdev_priv->connect_req_lock, &irqL); + + return requested; +} + +static int _rtw_disconnect(struct wiphy *wiphy, struct net_device *ndev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + + + /* if(check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE)) */ + { + rtw_scan_abort(padapter); + rtw_join_abort_timeout(padapter, 300); + LeaveAllPowerSaveMode(padapter); + rtw_disassoc_cmd(padapter, 500, RTW_CMDF_WAIT_ACK); +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_do_disconnect(padapter); +#endif + RTW_INFO("%s...call rtw_indicate_disconnect\n", __func__); + + rtw_free_assoc_resources_cmd(padapter, _TRUE, RTW_CMDF_WAIT_ACK); + + /* indicate locally_generated = 0 when suspend */ + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 2, 0)) + rtw_indicate_disconnect(padapter, 0, wiphy->dev.power.is_prepared ? _FALSE : _TRUE); + #else + /* + * for kernel < 4.2, DISCONNECT event is hardcoded with + * NL80211_ATTR_DISCONNECTED_BY_AP=1 in NL80211 layer + * no need to judge if under suspend + */ + rtw_indicate_disconnect(padapter, 0, _TRUE); + #endif + + rtw_pwr_wakeup(padapter); + } + return 0; +} + +#if (KERNEL_VERSION(4, 17, 0) > LINUX_VERSION_CODE) \ + && !defined(CONFIG_KERNEL_PATCH_EXTERNAL_AUTH) +static bool rtw_check_connect_sae_compat(struct cfg80211_connect_params *sme) +{ + struct rtw_ieee802_11_elems elems; + struct rsne_info info; + u8 AKM_SUITE_SAE[] = { 0x00, 0x0f, 0xac, 8 }; + int i; + + if (sme->auth_type != (int)MLME_AUTHTYPE_SHARED_KEY) + return false; + + if (rtw_ieee802_11_parse_elems((u8 *)sme->ie, sme->ie_len, &elems, 0) + == ParseFailed) + return false; + + if (!elems.rsn_ie) + return false; + + if (rtw_rsne_info_parse(elems.rsn_ie - 2, elems.rsn_ie_len + 2, &info) == _FAIL) + return false; + + for (i = 0; i < info.akm_cnt; i++) + if (memcmp(info.akm_list + i * RSN_SELECTOR_LEN, + AKM_SUITE_SAE, RSN_SELECTOR_LEN) == 0) + return true; + + return false; +} +#else +#define rtw_check_connect_sae_compat(sme) false +#endif + +static int cfg80211_rtw_connect(struct wiphy *wiphy, struct net_device *ndev, + struct cfg80211_connect_params *sme) +{ + int ret = 0; + NDIS_802_11_AUTHENTICATION_MODE authmode; + NDIS_802_11_SSID ndis_ssid; + /* u8 matched_by_bssid=_FALSE; */ + /* u8 matched_by_ssid=_FALSE; */ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + _irqL irqL; + +#if (RTW_CFG80211_BLOCK_STA_DISCON_EVENT & RTW_CFG80211_BLOCK_DISCON_WHEN_CONNECT) + rtw_wdev_set_not_indic_disco(pwdev_priv, 1); +#endif + + RTW_INFO("=>"FUNC_NDEV_FMT" - Start to Connection\n", FUNC_NDEV_ARG(ndev)); + RTW_INFO("privacy=%d, key=%p, key_len=%d, key_idx=%d, auth_type=%d\n", + sme->privacy, sme->key, sme->key_len, sme->key_idx, sme->auth_type); + + if (rtw_check_connect_sae_compat(sme)) { + sme->auth_type = (int)MLME_AUTHTYPE_SAE; + psecuritypriv->auth_type = MLME_AUTHTYPE_SAE; + psecuritypriv->auth_alg = WLAN_AUTH_SAE; + RTW_INFO("%s set sme->auth_type for SAE compat\n", __FUNCTION__); + } + + if (pwdev_priv->block == _TRUE) { + ret = -EBUSY; + RTW_INFO("%s wdev_priv.block is set\n", __FUNCTION__); + goto exit; + } + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE | WIFI_UNDER_LINKING) == _TRUE) { + + _rtw_disconnect(wiphy, ndev); + RTW_INFO("%s disconnect before connecting! fw_state=0x%x\n", + __FUNCTION__, pmlmepriv->fw_state); + } + +#ifdef CONFIG_PLATFORM_MSTAR_SCAN_BEFORE_CONNECT + printk("MStar Android!\n"); + if (pwdev_priv->bandroid_scan == _FALSE) { +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) +#endif /* CONFIG_P2P */ + { + ret = -EBUSY; + printk("Android hasn't attached yet!\n"); + goto exit; + } + } +#endif + + if (!sme->ssid || !sme->ssid_len) { + ret = -EINVAL; + goto exit; + } + + if (sme->ssid_len > IW_ESSID_MAX_SIZE) { + ret = -E2BIG; + goto exit; + } + + rtw_ps_deny(padapter, PS_DENY_JOIN); + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = -EPERM; + goto cancel_ps_deny; + } + + rtw_mi_scan_abort(padapter, _TRUE); + + rtw_join_abort_timeout(padapter, 300); +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_LINKING)) { + ret = -EINVAL; + goto cancel_ps_deny; + } +#endif + + _rtw_memset(&ndis_ssid, 0, sizeof(NDIS_802_11_SSID)); + ndis_ssid.SsidLength = sme->ssid_len; + _rtw_memcpy(ndis_ssid.Ssid, (u8 *)sme->ssid, sme->ssid_len); + + RTW_INFO("ssid=%s, len=%zu\n", ndis_ssid.Ssid, sme->ssid_len); + + + if (sme->bssid) + RTW_INFO("bssid="MAC_FMT"\n", MAC_ARG(sme->bssid)); + + + psecuritypriv->ndisencryptstatus = Ndis802_11EncryptionDisabled; + psecuritypriv->dot11PrivacyAlgrthm = _NO_PRIVACY_; + psecuritypriv->dot118021XGrpPrivacy = _NO_PRIVACY_; + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Open; /* open system */ + psecuritypriv->ndisauthtype = Ndis802_11AuthModeOpen; + psecuritypriv->auth_alg = WLAN_AUTH_OPEN; + psecuritypriv->extauth_status = WLAN_STATUS_UNSPECIFIED_FAILURE; + +#ifdef CONFIG_WAPI_SUPPORT + padapter->wapiInfo.bWapiEnable = false; +#endif + + ret = rtw_cfg80211_set_wpa_version(psecuritypriv, sme->crypto.wpa_versions); + if (ret < 0) + goto cancel_ps_deny; + +#ifdef CONFIG_WAPI_SUPPORT + if (sme->crypto.wpa_versions & NL80211_WAPI_VERSION_1) { + padapter->wapiInfo.bWapiEnable = true; + padapter->wapiInfo.extra_prefix_len = WAPI_EXT_LEN; + padapter->wapiInfo.extra_postfix_len = SMS4_MIC_LEN; + } +#endif + + ret = rtw_cfg80211_set_auth_type(psecuritypriv, sme->auth_type); + +#ifdef CONFIG_WAPI_SUPPORT + if (psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_WAPI) + padapter->mlmeextpriv.mlmext_info.auth_algo = psecuritypriv->dot11AuthAlgrthm; +#endif + + + if (ret < 0) + goto cancel_ps_deny; + + RTW_INFO("%s, ie_len=%zu\n", __func__, sme->ie_len); + + ret = rtw_cfg80211_set_wpa_ie(padapter, (u8 *)sme->ie, sme->ie_len); + if (ret < 0) + goto cancel_ps_deny; + + if (sme->crypto.n_ciphers_pairwise) { + ret = rtw_cfg80211_set_cipher(psecuritypriv, sme->crypto.ciphers_pairwise[0], _TRUE); + if (ret < 0) + goto cancel_ps_deny; + } + + /* For WEP Shared auth */ + if (sme->key_len > 0 && sme->key) { + u32 wep_key_idx, wep_key_len, wep_total_len; + NDIS_802_11_WEP *pwep = NULL; + RTW_INFO("%s(): Shared/Auto WEP\n", __FUNCTION__); + + wep_key_idx = sme->key_idx; + wep_key_len = sme->key_len; + + if (sme->key_idx > WEP_KEYS) { + ret = -EINVAL; + goto cancel_ps_deny; + } + + if (wep_key_len > 0) { + wep_key_len = wep_key_len <= 5 ? 5 : 13; + wep_total_len = wep_key_len + FIELD_OFFSET(NDIS_802_11_WEP, KeyMaterial); + pwep = (NDIS_802_11_WEP *) rtw_malloc(wep_total_len); + if (pwep == NULL) { + RTW_INFO(" wpa_set_encryption: pwep allocate fail !!!\n"); + ret = -ENOMEM; + goto cancel_ps_deny; + } + + _rtw_memset(pwep, 0, wep_total_len); + + pwep->KeyLength = wep_key_len; + pwep->Length = wep_total_len; + + if (wep_key_len == 13) { + padapter->securitypriv.dot11PrivacyAlgrthm = _WEP104_; + padapter->securitypriv.dot118021XGrpPrivacy = _WEP104_; + } + } else { + ret = -EINVAL; + goto cancel_ps_deny; + } + + pwep->KeyIndex = wep_key_idx; + pwep->KeyIndex |= 0x80000000; + + _rtw_memcpy(pwep->KeyMaterial, (void *)sme->key, pwep->KeyLength); + + if (rtw_set_802_11_add_wep(padapter, pwep) == (u8)_FAIL) + ret = -EOPNOTSUPP ; + + if (pwep) + rtw_mfree((u8 *)pwep, wep_total_len); + + if (ret < 0) + goto cancel_ps_deny; + } + + ret = rtw_cfg80211_set_cipher(psecuritypriv, sme->crypto.cipher_group, _FALSE); + if (ret < 0) + return ret; + + if (sme->crypto.n_akm_suites) { + ret = rtw_cfg80211_set_key_mgt(psecuritypriv, sme->crypto.akm_suites[0]); + if (ret < 0) + goto cancel_ps_deny; + } +#ifdef CONFIG_8011R + else { + /*It could be a connection without RSN IEs*/ + psecuritypriv->rsn_akm_suite_type = 0; + } +#endif + +#ifdef CONFIG_WAPI_SUPPORT + if (sme->crypto.akm_suites[0] == WLAN_AKM_SUITE_WAPI_PSK) + padapter->wapiInfo.bWapiPSK = true; + else if (sme->crypto.akm_suites[0] == WLAN_AKM_SUITE_WAPI_CERT) + padapter->wapiInfo.bWapiPSK = false; +#endif + + authmode = psecuritypriv->ndisauthtype; + rtw_set_802_11_authentication_mode(padapter, authmode); + + /* rtw_set_802_11_encryption_mode(padapter, padapter->securitypriv.ndisencryptstatus); */ + +#ifdef CONFIG_RTW_MBO + rtw_mbo_update_ie_data(padapter, (u8 *)sme->ie, sme->ie_len); +#endif + + if (rtw_set_802_11_connect(padapter, (u8 *)sme->bssid, &ndis_ssid, \ + sme->channel ? sme->channel->hw_value : 0) == _FALSE) { + ret = -1; + goto cancel_ps_deny; + } + + + _enter_critical_bh(&pwdev_priv->connect_req_lock, &irqL); + + if (pwdev_priv->connect_req) { + rtw_wdev_free_connect_req(pwdev_priv); + RTW_INFO(FUNC_NDEV_FMT" free existing connect_req\n", FUNC_NDEV_ARG(ndev)); + } + + pwdev_priv->connect_req = (struct cfg80211_connect_params *)rtw_malloc(sizeof(*pwdev_priv->connect_req)); + if (pwdev_priv->connect_req) + _rtw_memcpy(pwdev_priv->connect_req, sme, sizeof(*pwdev_priv->connect_req)); + else + RTW_WARN(FUNC_NDEV_FMT" alloc connect_req fail\n", FUNC_NDEV_ARG(ndev)); + + _exit_critical_bh(&pwdev_priv->connect_req_lock, &irqL); + + RTW_INFO("set ssid:dot11AuthAlgrthm=%d, dot11PrivacyAlgrthm=%d, dot118021XGrpPrivacy=%d\n", psecuritypriv->dot11AuthAlgrthm, psecuritypriv->dot11PrivacyAlgrthm, + psecuritypriv->dot118021XGrpPrivacy); + +cancel_ps_deny: + rtw_ps_deny_cancel(padapter, PS_DENY_JOIN); + +exit: + RTW_INFO("<=%s, ret %d\n", __FUNCTION__, ret); + +#if (RTW_CFG80211_BLOCK_STA_DISCON_EVENT & RTW_CFG80211_BLOCK_DISCON_WHEN_CONNECT) + rtw_wdev_set_not_indic_disco(pwdev_priv, 0); +#endif + + return ret; +} + +static int cfg80211_rtw_disconnect(struct wiphy *wiphy, struct net_device *ndev, + u16 reason_code) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + + RTW_INFO(FUNC_NDEV_FMT" - Start to Disconnect\n", FUNC_NDEV_ARG(ndev)); + +#if (RTW_CFG80211_BLOCK_STA_DISCON_EVENT & RTW_CFG80211_BLOCK_DISCON_WHEN_DISCONNECT) + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + if (!wiphy->dev.power.is_prepared) + #endif + rtw_wdev_set_not_indic_disco(adapter_wdev_data(padapter), 1); +#endif + + rtw_set_to_roam(padapter, 0); + + /* if(check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE)) */ + { + _rtw_disconnect(wiphy, ndev); + } + +#if (RTW_CFG80211_BLOCK_STA_DISCON_EVENT & RTW_CFG80211_BLOCK_DISCON_WHEN_DISCONNECT) + rtw_wdev_set_not_indic_disco(adapter_wdev_data(padapter), 0); +#endif + + RTW_INFO(FUNC_NDEV_FMT" return 0\n", FUNC_NDEV_ARG(ndev)); + return 0; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 31)) +#ifdef CONFIG_RTW_DEBUG +static const char *nl80211_tx_power_setting_str(int type) +{ + switch (type) { + case NL80211_TX_POWER_AUTOMATIC: + return "AUTO"; + case NL80211_TX_POWER_LIMITED: + return "LIMIT"; + case NL80211_TX_POWER_FIXED: + return "FIX"; + default: + return "UNKNOWN"; + }; +} +#endif /* CONFIG_RTW_DEBUG */ + +static int cfg80211_rtw_set_txpower(struct wiphy *wiphy, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + struct wireless_dev *wdev, +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 36)) || defined(COMPAT_KERNEL_RELEASE) + enum nl80211_tx_power_setting type, int mbm) +#else + enum tx_power_setting type, int dbm) +#endif +{ +#if !((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 36)) || defined(COMPAT_KERNEL_RELEASE)) + int mbm = dbm * 100; +#endif + struct rtw_wiphy_data *wiphy_data = rtw_wiphy_priv(wiphy); + _adapter *adapter = wiphy_to_adapter(wiphy); + int ret = -EOPNOTSUPP; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + if (wdev) { + RTW_WARN(FUNC_WIPHY_FMT" wdev specific control is not supported\n", FUNC_WIPHY_ARG(wiphy)); + goto exit; + } +#endif + + RTW_INFO(FUNC_WIPHY_FMT" type:%s(%u) mbm:%d\n", FUNC_WIPHY_ARG(wiphy) + , nl80211_tx_power_setting_str(type), type, mbm); + + switch (type) { + case NL80211_TX_POWER_AUTOMATIC: + wiphy_data->txpwr_total_lmt_mbm = UNSPECIFIED_MBM; + wiphy_data->txpwr_total_target_mbm = UNSPECIFIED_MBM; + ret = 0; + break; + case NL80211_TX_POWER_LIMITED: + if (!phy_is_txpwr_user_mbm_valid(adapter, mbm)) { + RTW_WARN(FUNC_WIPHY_FMT" mbm:%d not support\n", FUNC_WIPHY_ARG(wiphy), mbm); + goto exit; + } + wiphy_data->txpwr_total_lmt_mbm = mbm; + wiphy_data->txpwr_total_target_mbm = UNSPECIFIED_MBM; + ret = 0; + break; + case NL80211_TX_POWER_FIXED: + if (!phy_is_txpwr_user_mbm_valid(adapter, mbm)) { + RTW_WARN(FUNC_WIPHY_FMT" mbm:%d not support\n", FUNC_WIPHY_ARG(wiphy), mbm); + goto exit; + } + wiphy_data->txpwr_total_lmt_mbm = UNSPECIFIED_MBM; + wiphy_data->txpwr_total_target_mbm = mbm; + ret = 0; + break; + default: + RTW_WARN(FUNC_WIPHY_FMT" unknown type:%d\n", FUNC_WIPHY_ARG(wiphy), type); + } + + if (ret == 0) + rtw_run_in_thread_cmd_wait(adapter, ((void *)(rtw_hal_update_txpwr_level)), adapter, 2000); + +exit: + return ret; +} + +static int cfg80211_rtw_get_txpower(struct wiphy *wiphy, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + struct wireless_dev *wdev, +#endif + int *dbm) +{ + struct dvobj_priv *dvobj = wiphy_to_dvobj(wiphy); + s16 mbm; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + if (wdev && wdev_to_ndev(wdev)) { + _adapter *adapter = (_adapter *)rtw_netdev_priv(wdev_to_ndev(wdev)); + mbm = rtw_adapter_get_oper_txpwr_max_mbm(adapter, 1); + RTW_INFO(FUNC_ADPT_FMT" total max: %d mbm\n", FUNC_ADPT_ARG(adapter), mbm); + } else +#endif + { + mbm = rtw_get_oper_txpwr_max_mbm(dvobj, 1); + RTW_INFO(FUNC_WIPHY_FMT" total max: %d mbm\n", FUNC_WIPHY_ARG(wiphy), mbm); + } + + *dbm = mbm / MBM_PDBM; + + return 0; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 31)) */ + +inline bool rtw_cfg80211_pwr_mgmt(_adapter *adapter) +{ + struct rtw_wdev_priv *rtw_wdev_priv = adapter_wdev_data(adapter); + struct wireless_dev *wdev = rtw_wdev_priv->rtw_wdev; + + return wdev->ps; +} + +static int cfg80211_rtw_set_power_mgmt(struct wiphy *wiphy, + struct net_device *ndev, + bool enabled, int timeout) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + + RTW_INFO(FUNC_NDEV_FMT" enabled:%u, timeout:%d\n", FUNC_NDEV_ARG(ndev), + enabled, timeout); + +#ifdef CONFIG_LPS + if (!enabled) + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_LEAVE_CFG80211_PWRMGMT, 0); +#endif + + return 0; +} + +static void _rtw_set_pmksa(struct net_device *ndev, + u8 *bssid, u8 *pmkid) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct security_priv *psecuritypriv = &padapter->securitypriv; + u8 index, blInserted = _FALSE; + + /* overwrite PMKID */ + for (index = 0 ; index < NUM_PMKID_CACHE; index++) { + if (_rtw_memcmp(psecuritypriv->PMKIDList[index].Bssid, bssid, ETH_ALEN) == _TRUE) { + /* BSSID is matched, the same AP => rewrite with new PMKID. */ + RTW_INFO("BSSID("MAC_FMT") exists in the PMKList.\n", MAC_ARG(bssid)); + + _rtw_memcpy(psecuritypriv->PMKIDList[index].PMKID, pmkid, WLAN_PMKID_LEN); + psecuritypriv->PMKIDList[index].bUsed = _TRUE; + psecuritypriv->PMKIDIndex = index + 1; + blInserted = _TRUE; + break; + } + } + + if (!blInserted) { + /* Find a new entry */ + RTW_INFO("Use the new entry index = %d for this PMKID.\n", + psecuritypriv->PMKIDIndex); + + _rtw_memcpy(psecuritypriv->PMKIDList[psecuritypriv->PMKIDIndex].Bssid, bssid, ETH_ALEN); + _rtw_memcpy(psecuritypriv->PMKIDList[psecuritypriv->PMKIDIndex].PMKID, pmkid, WLAN_PMKID_LEN); + + psecuritypriv->PMKIDList[psecuritypriv->PMKIDIndex].bUsed = _TRUE; + psecuritypriv->PMKIDIndex++ ; + if (psecuritypriv->PMKIDIndex == 16) + psecuritypriv->PMKIDIndex = 0; + } +} + +static int cfg80211_rtw_set_pmksa(struct wiphy *wiphy, + struct net_device *ndev, + struct cfg80211_pmksa *pmksa) +{ + u8 index, blInserted = _FALSE; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct mlme_priv *mlme = &padapter->mlmepriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + u8 strZeroMacAddress[ETH_ALEN] = { 0x00 }; + bool sae_auth = rtw_sec_chk_auth_type(padapter, MLME_AUTHTYPE_SAE); + + RTW_INFO(FUNC_NDEV_FMT" "MAC_FMT" "KEY_FMT"\n", FUNC_NDEV_ARG(ndev) + , MAC_ARG(pmksa->bssid), KEY_ARG(pmksa->pmkid)); + + if (_rtw_memcmp((u8 *)pmksa->bssid, strZeroMacAddress, ETH_ALEN) == _TRUE) + return -EINVAL; + + _rtw_set_pmksa(ndev, (u8 *)pmksa->bssid, (u8 *)pmksa->pmkid); + + if (sae_auth && + (psecuritypriv->extauth_status == WLAN_STATUS_SUCCESS)) { + RTW_PRINT("SAE: auth success, start assoc\n"); + start_clnt_assoc(padapter); + } + + return 0; +} + +static int cfg80211_rtw_del_pmksa(struct wiphy *wiphy, + struct net_device *ndev, + struct cfg80211_pmksa *pmksa) +{ + u8 index, bMatched = _FALSE; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct security_priv *psecuritypriv = &padapter->securitypriv; + + RTW_INFO(FUNC_NDEV_FMT" "MAC_FMT" "KEY_FMT"\n", FUNC_NDEV_ARG(ndev) + , MAC_ARG(pmksa->bssid), KEY_ARG(pmksa->pmkid)); + + for (index = 0 ; index < NUM_PMKID_CACHE; index++) { + if (_rtw_memcmp(psecuritypriv->PMKIDList[index].Bssid, (u8 *)pmksa->bssid, ETH_ALEN) == _TRUE) { + /* BSSID is matched, the same AP => Remove this PMKID information and reset it. */ + _rtw_memset(psecuritypriv->PMKIDList[index].Bssid, 0x00, ETH_ALEN); + _rtw_memset(psecuritypriv->PMKIDList[index].PMKID, 0x00, WLAN_PMKID_LEN); + psecuritypriv->PMKIDList[index].bUsed = _FALSE; + bMatched = _TRUE; + RTW_INFO(FUNC_NDEV_FMT" clear id:%hhu\n", FUNC_NDEV_ARG(ndev), index); + break; + } + } + + if (_FALSE == bMatched) { + RTW_INFO(FUNC_NDEV_FMT" do not have matched BSSID\n" + , FUNC_NDEV_ARG(ndev)); + return -EINVAL; + } + + return 0; +} + +static int cfg80211_rtw_flush_pmksa(struct wiphy *wiphy, + struct net_device *ndev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct security_priv *psecuritypriv = &padapter->securitypriv; + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + _rtw_memset(&psecuritypriv->PMKIDList[0], 0x00, sizeof(RT_PMKID_LIST) * NUM_PMKID_CACHE); + psecuritypriv->PMKIDIndex = 0; + + return 0; +} + +static int rtw_cfg80211_monitor_if_open(struct net_device *ndev) +{ + int ret = 0; + + RTW_INFO("%s\n", __func__); + + return ret; +} + +static int rtw_cfg80211_monitor_if_close(struct net_device *ndev) +{ + int ret = 0; + + RTW_INFO("%s\n", __func__); + + return ret; +} + +static int rtw_cfg80211_monitor_if_xmit_entry(struct sk_buff *skb, struct net_device *ndev) +{ + int ret = 0; + int rtap_len; + int qos_len = 0; + int dot11_hdr_len = 24; + int snap_len = 6; + unsigned char *pdata; + u16 frame_ctl; + unsigned char src_mac_addr[ETH_ALEN]; + unsigned char dst_mac_addr[ETH_ALEN]; + struct rtw_ieee80211_hdr *dot11_hdr; + struct ieee80211_radiotap_header *rtap_hdr; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); +#ifdef CONFIG_DFS_MASTER + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); +#endif + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + rtw_mstat_update(MSTAT_TYPE_SKB, MSTAT_ALLOC_SUCCESS, skb->truesize); + + if (IS_CH_WAITING(rfctl)) { + #ifdef CONFIG_DFS_MASTER + if (rtw_rfctl_overlap_radar_detect_ch(rfctl)) + goto fail; + #endif + } + + if (unlikely(skb->len < sizeof(struct ieee80211_radiotap_header))) + goto fail; + + rtap_hdr = (struct ieee80211_radiotap_header *)skb->data; + if (unlikely(rtap_hdr->it_version)) + goto fail; + + rtap_len = ieee80211_get_radiotap_len(skb->data); + if (unlikely(skb->len < rtap_len)) + goto fail; + + if (rtap_len != 14) { + RTW_INFO("radiotap len (should be 14): %d\n", rtap_len); + goto fail; + } + + /* Skip the ratio tap header */ + skb_pull(skb, rtap_len); + + dot11_hdr = (struct rtw_ieee80211_hdr *)skb->data; + frame_ctl = le16_to_cpu(dot11_hdr->frame_ctl); + /* Check if the QoS bit is set */ + if ((frame_ctl & RTW_IEEE80211_FCTL_FTYPE) == RTW_IEEE80211_FTYPE_DATA) { + /* Check if this ia a Wireless Distribution System (WDS) frame + * which has 4 MAC addresses + */ + if (dot11_hdr->frame_ctl & 0x0080) + qos_len = 2; + if ((dot11_hdr->frame_ctl & 0x0300) == 0x0300) + dot11_hdr_len += 6; + + memcpy(dst_mac_addr, dot11_hdr->addr1, sizeof(dst_mac_addr)); + memcpy(src_mac_addr, dot11_hdr->addr2, sizeof(src_mac_addr)); + + /* Skip the 802.11 header, QoS (if any) and SNAP, but leave spaces for + * for two MAC addresses + */ + skb_pull(skb, dot11_hdr_len + qos_len + snap_len - sizeof(src_mac_addr) * 2); + pdata = (unsigned char *)skb->data; + memcpy(pdata, dst_mac_addr, sizeof(dst_mac_addr)); + memcpy(pdata + sizeof(dst_mac_addr), src_mac_addr, sizeof(src_mac_addr)); + + RTW_INFO("should be eapol packet\n"); + + /* Use the real net device to transmit the packet */ + ret = _rtw_xmit_entry(skb, padapter->pnetdev); + + return ret; + + } else if ((frame_ctl & (RTW_IEEE80211_FCTL_FTYPE | RTW_IEEE80211_FCTL_STYPE)) + == (RTW_IEEE80211_FTYPE_MGMT | RTW_IEEE80211_STYPE_ACTION) + ) { + /* only for action frames */ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + /* u8 category, action, OUI_Subtype, dialogToken=0; */ + /* unsigned char *frame_body; */ + struct rtw_ieee80211_hdr *pwlanhdr; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + u8 *buf = skb->data; + u32 len = skb->len; + u8 category, action; + int type = -1; + + if (rtw_action_frame_parse(buf, len, &category, &action) == _FALSE) { + RTW_INFO(FUNC_NDEV_FMT" frame_control:0x%x\n", FUNC_NDEV_ARG(ndev), + le16_to_cpu(((struct rtw_ieee80211_hdr_3addr *)buf)->frame_ctl)); + goto fail; + } + + RTW_INFO("RTW_Tx:da="MAC_FMT" via "FUNC_NDEV_FMT"\n", + MAC_ARG(GetAddr1Ptr(buf)), FUNC_NDEV_ARG(ndev)); + #ifdef CONFIG_P2P + type = rtw_p2p_check_frames(padapter, buf, len, _TRUE); + if (type >= 0) + goto dump; + #endif + if (category == RTW_WLAN_CATEGORY_PUBLIC) + RTW_INFO("RTW_Tx:%s\n", action_public_str(action)); + else + RTW_INFO("RTW_Tx:category(%u), action(%u)\n", category, action); +#ifdef CONFIG_P2P +dump: +#endif + /* starting alloc mgmt frame to dump it */ + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + goto fail; + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + pattrib->retry_ctrl = _FALSE; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + + _rtw_memcpy(pframe, (void *)buf, len); + pattrib->pktlen = len; + +#ifdef CONFIG_P2P + if (type >= 0) + rtw_xframe_chk_wfd_ie(pmgntframe); +#endif /* CONFIG_P2P */ + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + /* update seq number */ + pmlmeext->mgnt_seq = GetSequence(pwlanhdr); + pattrib->seqnum = pmlmeext->mgnt_seq; + pmlmeext->mgnt_seq++; + + pattrib->last_txcmdsz = pattrib->pktlen; + + dump_mgntframe(padapter, pmgntframe); + + } else + RTW_INFO("frame_ctl=0x%x\n", frame_ctl & (RTW_IEEE80211_FCTL_FTYPE | RTW_IEEE80211_FCTL_STYPE)); + + +fail: + + rtw_skb_free(skb); + + return 0; + +} + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 2, 0)) +static void rtw_cfg80211_monitor_if_set_multicast_list(struct net_device *ndev) +{ + RTW_INFO("%s\n", __func__); +} +#endif +static int rtw_cfg80211_monitor_if_set_mac_address(struct net_device *ndev, void *addr) +{ + int ret = 0; + + RTW_INFO("%s\n", __func__); + + return ret; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) +static const struct net_device_ops rtw_cfg80211_monitor_if_ops = { + .ndo_open = rtw_cfg80211_monitor_if_open, + .ndo_stop = rtw_cfg80211_monitor_if_close, + .ndo_start_xmit = rtw_cfg80211_monitor_if_xmit_entry, + #if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 2, 0)) + .ndo_set_multicast_list = rtw_cfg80211_monitor_if_set_multicast_list, + #endif + .ndo_set_mac_address = rtw_cfg80211_monitor_if_set_mac_address, +}; +#endif + +static int rtw_cfg80211_add_monitor_if(_adapter *padapter, char *name, struct net_device **ndev) +{ + int ret = 0; + struct net_device *mon_ndev = NULL; + struct wireless_dev *mon_wdev = NULL; + struct rtw_netdev_priv_indicator *pnpi; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + + if (!name) { + RTW_INFO(FUNC_ADPT_FMT" without specific name\n", FUNC_ADPT_ARG(padapter)); + ret = -EINVAL; + goto out; + } + + if (pwdev_priv->pmon_ndev) { + RTW_INFO(FUNC_ADPT_FMT" monitor interface exist: "NDEV_FMT"\n", + FUNC_ADPT_ARG(padapter), NDEV_ARG(pwdev_priv->pmon_ndev)); + ret = -EBUSY; + goto out; + } + + mon_ndev = alloc_etherdev(sizeof(struct rtw_netdev_priv_indicator)); + if (!mon_ndev) { + RTW_INFO(FUNC_ADPT_FMT" allocate ndev fail\n", FUNC_ADPT_ARG(padapter)); + ret = -ENOMEM; + goto out; + } + + mon_ndev->type = ARPHRD_IEEE80211_RADIOTAP; + strncpy(mon_ndev->name, name, IFNAMSIZ); + mon_ndev->name[IFNAMSIZ - 1] = 0; +#if (LINUX_VERSION_CODE > KERNEL_VERSION(4, 11, 8)) + mon_ndev->priv_destructor = rtw_ndev_destructor; +#else + mon_ndev->destructor = rtw_ndev_destructor; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) + mon_ndev->netdev_ops = &rtw_cfg80211_monitor_if_ops; +#else + mon_ndev->open = rtw_cfg80211_monitor_if_open; + mon_ndev->stop = rtw_cfg80211_monitor_if_close; + mon_ndev->hard_start_xmit = rtw_cfg80211_monitor_if_xmit_entry; + mon_ndev->set_mac_address = rtw_cfg80211_monitor_if_set_mac_address; +#endif + + pnpi = netdev_priv(mon_ndev); + pnpi->priv = padapter; + pnpi->sizeof_priv = sizeof(_adapter); + + /* wdev */ + mon_wdev = (struct wireless_dev *)rtw_zmalloc(sizeof(struct wireless_dev)); + if (!mon_wdev) { + RTW_INFO(FUNC_ADPT_FMT" allocate mon_wdev fail\n", FUNC_ADPT_ARG(padapter)); + ret = -ENOMEM; + goto out; + } + + mon_wdev->wiphy = padapter->rtw_wdev->wiphy; + mon_wdev->netdev = mon_ndev; + mon_wdev->iftype = NL80211_IFTYPE_MONITOR; + mon_ndev->ieee80211_ptr = mon_wdev; + + ret = register_netdevice(mon_ndev); + if (ret) + goto out; + + *ndev = pwdev_priv->pmon_ndev = mon_ndev; + _rtw_memcpy(pwdev_priv->ifname_mon, name, IFNAMSIZ + 1); + +out: + if (ret && mon_wdev) { + rtw_mfree((u8 *)mon_wdev, sizeof(struct wireless_dev)); + mon_wdev = NULL; + } + + if (ret && mon_ndev) { + free_netdev(mon_ndev); + *ndev = mon_ndev = NULL; + } + + return ret; +} + +#ifdef CONFIG_AP_MODE +void rtw_cfg80211_indicate_sta_assoc(_adapter *padapter, u8 *pmgmt_frame, uint frame_len) +{ +#if !defined(RTW_USE_CFG80211_STA_EVENT) && !defined(COMPAT_KERNEL_RELEASE) + s32 freq; + int channel; + struct wireless_dev *pwdev = padapter->rtw_wdev; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); +#endif + struct net_device *ndev = padapter->pnetdev; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + +#if defined(RTW_USE_CFG80211_STA_EVENT) || defined(COMPAT_KERNEL_RELEASE) + { + struct station_info sinfo; + u8 ie_offset; + if (get_frame_sub_type(pmgmt_frame) == WIFI_ASSOCREQ) + ie_offset = _ASOCREQ_IE_OFFSET_; + else /* WIFI_REASSOCREQ */ + ie_offset = _REASOCREQ_IE_OFFSET_; + + memset(&sinfo, 0, sizeof(sinfo)); + sinfo.filled = STATION_INFO_ASSOC_REQ_IES; + sinfo.assoc_req_ies = pmgmt_frame + WLAN_HDR_A3_LEN + ie_offset; + sinfo.assoc_req_ies_len = frame_len - WLAN_HDR_A3_LEN - ie_offset; + cfg80211_new_sta(ndev, get_addr2_ptr(pmgmt_frame), &sinfo, GFP_ATOMIC); + } +#else /* defined(RTW_USE_CFG80211_STA_EVENT) */ + channel = pmlmeext->cur_channel; + freq = rtw_ch2freq(channel); + + #ifdef COMPAT_KERNEL_RELEASE + rtw_cfg80211_rx_mgmt(pwdev, freq, 0, pmgmt_frame, frame_len, GFP_ATOMIC); + #elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) && !defined(CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER) + rtw_cfg80211_rx_mgmt(pwdev, freq, 0, pmgmt_frame, frame_len, GFP_ATOMIC); + #else /* COMPAT_KERNEL_RELEASE */ + { + /* to avoid WARN_ON(wdev->iftype != NL80211_IFTYPE_STATION) when calling cfg80211_send_rx_assoc() */ + #ifndef CONFIG_PLATFORM_MSTAR + pwdev->iftype = NL80211_IFTYPE_STATION; + #endif /* CONFIG_PLATFORM_MSTAR */ + RTW_INFO("iftype=%d before call cfg80211_send_rx_assoc()\n", pwdev->iftype); + rtw_cfg80211_send_rx_assoc(padapter, NULL, pmgmt_frame, frame_len); + RTW_INFO("iftype=%d after call cfg80211_send_rx_assoc()\n", pwdev->iftype); + pwdev->iftype = NL80211_IFTYPE_AP; + /* cfg80211_rx_action(padapter->pnetdev, freq, pmgmt_frame, frame_len, GFP_ATOMIC); */ + } + #endif /* COMPAT_KERNEL_RELEASE */ +#endif /* defined(RTW_USE_CFG80211_STA_EVENT) */ + +} + +void rtw_cfg80211_indicate_sta_disassoc(_adapter *padapter, const u8 *da, unsigned short reason) +{ +#if !defined(RTW_USE_CFG80211_STA_EVENT) && !defined(COMPAT_KERNEL_RELEASE) + s32 freq; + int channel; + u8 *pmgmt_frame; + uint frame_len; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + u8 mgmt_buf[128] = {0}; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct wireless_dev *wdev = padapter->rtw_wdev; +#endif + struct net_device *ndev = padapter->pnetdev; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + +#if defined(RTW_USE_CFG80211_STA_EVENT) || defined(COMPAT_KERNEL_RELEASE) + cfg80211_del_sta(ndev, da, GFP_ATOMIC); +#else /* defined(RTW_USE_CFG80211_STA_EVENT) */ + channel = pmlmeext->cur_channel; + freq = rtw_ch2freq(channel); + + pmgmt_frame = mgmt_buf; + pwlanhdr = (struct rtw_ieee80211_hdr *)pmgmt_frame; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, da, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, get_my_bssid(&(pmlmeinfo->network)), ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pmgmt_frame, WIFI_DEAUTH); + + pmgmt_frame += sizeof(struct rtw_ieee80211_hdr_3addr); + frame_len = sizeof(struct rtw_ieee80211_hdr_3addr); + + reason = cpu_to_le16(reason); + pmgmt_frame = rtw_set_fixed_ie(pmgmt_frame, _RSON_CODE_ , (unsigned char *)&reason, &frame_len); + + #ifdef COMPAT_KERNEL_RELEASE + rtw_cfg80211_rx_mgmt(wdev, freq, 0, mgmt_buf, frame_len, GFP_ATOMIC); + #elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) && !defined(CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER) + rtw_cfg80211_rx_mgmt(wdev, freq, 0, mgmt_buf, frame_len, GFP_ATOMIC); + #else /* COMPAT_KERNEL_RELEASE */ + cfg80211_send_disassoc(padapter->pnetdev, mgmt_buf, frame_len); + /* cfg80211_rx_action(padapter->pnetdev, freq, mgmt_buf, frame_len, GFP_ATOMIC); */ + #endif /* COMPAT_KERNEL_RELEASE */ +#endif /* defined(RTW_USE_CFG80211_STA_EVENT) */ +} + +static int rtw_add_beacon(_adapter *adapter, const u8 *head, size_t head_len, const u8 *tail, size_t tail_len) +{ + int ret = 0; + u8 *pbuf = NULL; + uint len, wps_ielen = 0; + uint p2p_ielen = 0; + u8 got_p2p_ie = _FALSE; + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + /* struct sta_priv *pstapriv = &padapter->stapriv; */ + + + RTW_INFO("%s beacon_head_len=%zu, beacon_tail_len=%zu\n", __FUNCTION__, head_len, tail_len); + + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + if (head_len < 24) + return -EINVAL; + + #ifdef CONFIG_FW_HANDLE_TXBCN + if (!rtw_ap_nums_check(adapter)) { + RTW_ERR(FUNC_ADPT_FMT"failed, con't support over %d BCN\n", FUNC_ADPT_ARG(adapter), CONFIG_LIMITED_AP_NUM); + return -EINVAL; + } + #endif /*CONFIG_FW_HANDLE_TXBCN*/ + + pbuf = rtw_zmalloc(head_len + tail_len); + if (!pbuf) { + ret = -ENOMEM; + goto exit; + } + + + /* _rtw_memcpy(&pstapriv->max_num_sta, param->u.bcn_ie.reserved, 2); */ + + /* if((pstapriv->max_num_sta>NUM_STA) || (pstapriv->max_num_sta<=0)) */ + /* pstapriv->max_num_sta = NUM_STA; */ + + + _rtw_memcpy(pbuf, (void *)head + 24, head_len - 24); /* 24=beacon header len. */ + _rtw_memcpy(pbuf + head_len - 24, (void *)tail, tail_len); + + len = head_len + tail_len - 24; + + /* check wps ie if inclued */ + if (rtw_get_wps_ie(pbuf + _FIXED_IE_LENGTH_, len - _FIXED_IE_LENGTH_, NULL, &wps_ielen)) + RTW_INFO("add bcn, wps_ielen=%d\n", wps_ielen); + +#ifdef CONFIG_P2P + if (adapter->wdinfo.driver_interface == DRIVER_CFG80211) { + /* check p2p if enable */ + if (rtw_get_p2p_ie(pbuf + _FIXED_IE_LENGTH_, len - _FIXED_IE_LENGTH_, NULL, &p2p_ielen)) { + struct wifidirect_info *pwdinfo = &(adapter->wdinfo); + + RTW_INFO("got p2p_ie, len=%d\n", p2p_ielen); + + got_p2p_ie = _TRUE; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + + if (rtw_p2p_enable(adapter, P2P_ROLE_GO)) { + RTW_INFO("Enable P2P function for the first time\n"); + adapter->stapriv.expire_to = 3; /* 3x2 = 6 sec in p2p mode */ + } else { + ret = -EOPNOTSUPP; + goto exit; + } + } else { + RTW_INFO("enter GO Mode, p2p_ielen=%d\n", p2p_ielen); + + rtw_p2p_set_role(pwdinfo, P2P_ROLE_GO); + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_OK); + pwdinfo->intent = 15; + } + } + } +#endif /* CONFIG_P2P */ + + if (adapter_to_dvobj(adapter)->wpas_type == RTW_WPAS_ANDROID) { + /* pbss_network->IEs will not include p2p_ie, wfd ie */ + rtw_ies_remove_ie(pbuf, &len, _BEACON_IE_OFFSET_, _VENDOR_SPECIFIC_IE_, P2P_OUI, 4); + rtw_ies_remove_ie(pbuf, &len, _BEACON_IE_OFFSET_, _VENDOR_SPECIFIC_IE_, WFD_OUI, 4); + } + + if (rtw_check_beacon_data(adapter, pbuf, len) == _SUCCESS) { +#ifdef CONFIG_P2P + /* check p2p if enable */ + if (got_p2p_ie == _TRUE) { + struct mlme_ext_priv *pmlmeext = &adapter->mlmeextpriv; + struct wifidirect_info *pwdinfo = &(adapter->wdinfo); + pwdinfo->operating_channel = pmlmeext->cur_channel; + } +#endif /* CONFIG_P2P */ + ret = 0; + } else + ret = -EINVAL; + +exit: + if (pbuf) + rtw_mfree(pbuf, head_len + tail_len); + + return ret; +} + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 4, 0)) && !defined(COMPAT_KERNEL_RELEASE) +static int cfg80211_rtw_add_beacon(struct wiphy *wiphy, struct net_device *ndev, + struct beacon_parameters *info) +{ + int ret = 0; + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + if (rtw_cfg80211_sync_iftype(adapter) != _SUCCESS) { + ret = -ENOTSUPP; + goto exit; + } + rtw_mi_scan_abort(adapter, _TRUE); + rtw_mi_buddy_set_scan_deny(adapter, 300); + ret = rtw_add_beacon(adapter, info->head, info->head_len, info->tail, info->tail_len); + +exit: + return ret; +} + +static int cfg80211_rtw_set_beacon(struct wiphy *wiphy, struct net_device *ndev, + struct beacon_parameters *info) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + pmlmeext->bstart_bss = _TRUE; + + cfg80211_rtw_add_beacon(wiphy, ndev, info); + + return 0; +} + +static int cfg80211_rtw_del_beacon(struct wiphy *wiphy, struct net_device *ndev) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + rtw_stop_ap_cmd(adapter, RTW_CMDF_WAIT_ACK); + return 0; +} +#else +static int cfg80211_rtw_start_ap(struct wiphy *wiphy, struct net_device *ndev, + struct cfg80211_ap_settings *settings) +{ + int ret = 0; + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + + RTW_INFO(FUNC_NDEV_FMT" hidden_ssid:%d, auth_type:%d\n", FUNC_NDEV_ARG(ndev), + settings->hidden_ssid, settings->auth_type); + + if (rtw_cfg80211_sync_iftype(adapter) != _SUCCESS) { + ret = -ENOTSUPP; + goto exit; + } + + if (adapter_to_dvobj(adapter)->wpas_type == RTW_WPAS_W1FI) { + struct mlme_ext_priv *pmlmeext = &(adapter->mlmeextpriv); + + /* turn on the beacon send */ + pmlmeext->bstart_bss = _TRUE; + } + + /* Kernel < v5.x, the auth_type set as NL80211_AUTHTYPE_AUTOMATIC. if + * the AKM SAE in the RSN IE, we have to update the auth_type for SAE in + * rtw_check_beacon_data(). + * + * we only update auth_type when rtw_check_beacon_data() + */ + /* rtw_cfg80211_set_auth_type(&adapter->securitypriv, settings->auth_type); */ + + rtw_mi_scan_abort(adapter, _TRUE); + rtw_mi_buddy_set_scan_deny(adapter, 300); + + adapter->mlmeextpriv.mlmext_info.hidden_ssid_mode = settings->hidden_ssid; + ret = rtw_add_beacon(adapter, settings->beacon.head, settings->beacon.head_len, + settings->beacon.tail, settings->beacon.tail_len); + + if (settings->ssid && settings->ssid_len) { + WLAN_BSSID_EX *pbss_network = &adapter->mlmepriv.cur_network.network; + WLAN_BSSID_EX *pbss_network_ext = &adapter->mlmeextpriv.mlmext_info.network; + + if (0) + RTW_INFO(FUNC_ADPT_FMT" ssid:(%s,%zu), from ie:(%s,%d)\n", FUNC_ADPT_ARG(adapter), + settings->ssid, settings->ssid_len, + pbss_network->Ssid.Ssid, pbss_network->Ssid.SsidLength); + + _rtw_memcpy(pbss_network->Ssid.Ssid, (void *)settings->ssid, settings->ssid_len); + pbss_network->Ssid.SsidLength = settings->ssid_len; + _rtw_memcpy(pbss_network_ext->Ssid.Ssid, (void *)settings->ssid, settings->ssid_len); + pbss_network_ext->Ssid.SsidLength = settings->ssid_len; + + if (0) + RTW_INFO(FUNC_ADPT_FMT" after ssid:(%s,%d), (%s,%d)\n", FUNC_ADPT_ARG(adapter), + pbss_network->Ssid.Ssid, pbss_network->Ssid.SsidLength, + pbss_network_ext->Ssid.Ssid, pbss_network_ext->Ssid.SsidLength); + } + +exit: + return ret; +} + +static int rtw_cfg80211_set_assocresp_ies(struct net_device *net, const u8 *buf, int len) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + RTW_INFO("%s, ielen=%d\n", __func__, len); + + if (len <= 0) + goto exit; + + if (pmlmepriv->assoc_rsp) { + u32 free_len = pmlmepriv->assoc_rsp_len; + + pmlmepriv->assoc_rsp_len = 0; + rtw_mfree(pmlmepriv->assoc_rsp, free_len); + pmlmepriv->assoc_rsp = NULL; + } + + pmlmepriv->assoc_rsp = rtw_malloc(len); + if (pmlmepriv->assoc_rsp == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + } + _rtw_memcpy(pmlmepriv->assoc_rsp, buf, len); + pmlmepriv->assoc_rsp_len = len; + +exit: + return ret; +} + +static int cfg80211_rtw_change_beacon(struct wiphy *wiphy, struct net_device *ndev, + struct cfg80211_beacon_data *info) +{ + int ret = 0; + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + +#ifdef not_yet + /* + * @proberesp_ies: extra information element(s) to add into Probe Response + * frames or %NULL + * @proberesp_ies_len: length of proberesp_ies in octets + */ + if (info->proberesp_ies_len > 0) + rtw_cfg80211_set_proberesp_ies(ndev, info->proberesp_ies, info->proberesp_ies_len); +#endif /* not_yet */ + + if (info->assocresp_ies_len > 0) + rtw_cfg80211_set_assocresp_ies(ndev, info->assocresp_ies, info->assocresp_ies_len); + + ret = rtw_add_beacon(adapter, info->head, info->head_len, info->tail, info->tail_len); + + return ret; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 19, 2)) +static int cfg80211_rtw_stop_ap(struct wiphy *wiphy, struct net_device *ndev, + unsigned int link_id) +#else +static int cfg80211_rtw_stop_ap(struct wiphy *wiphy, struct net_device *ndev) +#endif +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + rtw_stop_ap_cmd(adapter, RTW_CMDF_WAIT_ACK); + return 0; +} +#endif /* (LINUX_VERSION_CODE < KERNEL_VERSION(3, 4, 0)) */ + +#if CONFIG_RTW_MACADDR_ACL && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) +static int cfg80211_rtw_set_mac_acl(struct wiphy *wiphy, struct net_device *ndev, + const struct cfg80211_acl_data *params) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + u8 acl_mode = RTW_ACL_MODE_DISABLED; + int ret = -1; + int i; + + if (!params) { + RTW_WARN(FUNC_ADPT_FMT" params NULL\n", FUNC_ADPT_ARG(adapter)); + rtw_macaddr_acl_clear(adapter, RTW_ACL_PERIOD_BSS); + goto exit; + } + + RTW_INFO(FUNC_ADPT_FMT" acl_policy:%d, entry_num:%d\n" + , FUNC_ADPT_ARG(adapter), params->acl_policy, params->n_acl_entries); + + if (params->acl_policy == NL80211_ACL_POLICY_ACCEPT_UNLESS_LISTED) + acl_mode = RTW_ACL_MODE_ACCEPT_UNLESS_LISTED; + else if (params->acl_policy == NL80211_ACL_POLICY_DENY_UNLESS_LISTED) + acl_mode = RTW_ACL_MODE_DENY_UNLESS_LISTED; + + rtw_macaddr_acl_clear(adapter, RTW_ACL_PERIOD_BSS); + + rtw_set_macaddr_acl(adapter, RTW_ACL_PERIOD_BSS, acl_mode); + + for (i = 0; i < params->n_acl_entries; i++) + rtw_acl_add_sta(adapter, RTW_ACL_PERIOD_BSS, params->mac_addrs[i].addr); + + ret = 0; + +exit: + return ret; +} +#endif /* CONFIG_RTW_MACADDR_ACL && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) */ + +const char *_nl80211_sta_flags_str[] = { + "INVALID", + "AUTHORIZED", + "SHORT_PREAMBLE", + "WME", + "MFP", + "AUTHENTICATED", + "TDLS_PEER", + "ASSOCIATED", +}; + +#define nl80211_sta_flags_str(_f) ((_f <= NL80211_STA_FLAG_MAX) ? _nl80211_sta_flags_str[_f] : _nl80211_sta_flags_str[0]) + +const char *_nl80211_plink_state_str[] = { + "LISTEN", + "OPN_SNT", + "OPN_RCVD", + "CNF_RCVD", + "ESTAB", + "HOLDING", + "BLOCKED", + "UNKNOWN", +}; + +#define nl80211_plink_state_str(_s) ((_s < NUM_NL80211_PLINK_STATES) ? _nl80211_plink_state_str[_s] : _nl80211_plink_state_str[NUM_NL80211_PLINK_STATES]) + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 10, 0)) +#define NL80211_PLINK_ACTION_NO_ACTION PLINK_ACTION_INVALID +#define NL80211_PLINK_ACTION_OPEN PLINK_ACTION_OPEN +#define NL80211_PLINK_ACTION_BLOCK PLINK_ACTION_BLOCK +#define NUM_NL80211_PLINK_ACTIONS 3 +#endif + +const char *_nl80211_plink_actions_str[] = { + "NO_ACTION", + "OPEN", + "BLOCK", + "UNKNOWN", +}; + +#define nl80211_plink_actions_str(_a) ((_a < NUM_NL80211_PLINK_ACTIONS) ? _nl80211_plink_actions_str[_a] : _nl80211_plink_actions_str[NUM_NL80211_PLINK_ACTIONS]) + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) +const char *_nl80211_mesh_power_mode_str[] = { + "UNKNOWN", + "ACTIVE", + "LIGHT_SLEEP", + "DEEP_SLEEP", +}; + +#define nl80211_mesh_power_mode_str(_p) ((_p <= NL80211_MESH_POWER_MAX) ? _nl80211_mesh_power_mode_str[_p] : _nl80211_mesh_power_mode_str[0]) +#endif + +void dump_station_parameters(void *sel, struct wiphy *wiphy, const struct station_parameters *params) +{ +#if DBG_RTW_CFG80211_STA_PARAM + if (params->supported_rates_len) { + #define SUPP_RATES_BUF_LEN (3 * RTW_G_RATES_NUM + 1) + int i; + char supp_rates_buf[SUPP_RATES_BUF_LEN] = {0}; + u8 cnt = 0; + + rtw_warn_on(params->supported_rates_len > RTW_G_RATES_NUM); + + for (i = 0; i < params->supported_rates_len; i++) { + if (i >= RTW_G_RATES_NUM) + break; + cnt += snprintf(supp_rates_buf + cnt, SUPP_RATES_BUF_LEN - cnt -1 + , "%02X ", params->supported_rates[i]); + if (cnt >= SUPP_RATES_BUF_LEN - 1) + break; + } + + RTW_PRINT_SEL(sel, "supported_rates:%s\n", supp_rates_buf); + } + + if (params->vlan) + RTW_PRINT_SEL(sel, "vlan:"NDEV_FMT"\n", NDEV_ARG(params->vlan)); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 31)) + if (params->sta_flags_mask) { + #define STA_FLAGS_BUF_LEN 128 + int i = 0; + char sta_flags_buf[STA_FLAGS_BUF_LEN] = {0}; + u8 cnt = 0; + + for (i = 1; i <= NL80211_STA_FLAG_MAX; i++) { + if (params->sta_flags_mask & BIT(i)) { + cnt += snprintf(sta_flags_buf + cnt, STA_FLAGS_BUF_LEN - cnt -1, "%s=%u " + , nl80211_sta_flags_str(i), (params->sta_flags_set & BIT(i)) ? 1 : 0); + if (cnt >= STA_FLAGS_BUF_LEN - 1) + break; + } + } + + RTW_PRINT_SEL(sel, "sta_flags:%s\n", sta_flags_buf); + } +#else + u32 station_flags; + #error "TBD\n" +#endif + + if (params->listen_interval != -1) + RTW_PRINT_SEL(sel, "listen_interval:%d\n", params->listen_interval); + + if (params->aid) + RTW_PRINT_SEL(sel, "aid:%u\n", params->aid); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 8, 0)) + if (params->peer_aid) + RTW_PRINT_SEL(sel, "peer_aid:%u\n", params->peer_aid); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 26)) + if (params->plink_action != NL80211_PLINK_ACTION_NO_ACTION) + RTW_PRINT_SEL(sel, "plink_action:%s\n", nl80211_plink_actions_str(params->plink_action)); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 10, 0)) + if (params->sta_modify_mask & STATION_PARAM_APPLY_PLINK_STATE) + #endif + RTW_PRINT_SEL(sel, "plink_state:%s\n" + , nl80211_plink_state_str(params->plink_state)); +#endif + +#if 0 /* TODO */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 28)) + const struct ieee80211_ht_cap *ht_capa; +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + const struct ieee80211_vht_cap *vht_capa; +#endif +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + if (params->sta_modify_mask & STATION_PARAM_APPLY_UAPSD) + RTW_PRINT_SEL(sel, "uapsd_queues:0x%02x\n", params->uapsd_queues); + if (params->max_sp) + RTW_PRINT_SEL(sel, "max_sp:%u\n", params->max_sp); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + if (params->local_pm != NL80211_MESH_POWER_UNKNOWN) { + RTW_PRINT_SEL(sel, "local_pm:%s\n" + , nl80211_mesh_power_mode_str(params->local_pm)); + } + + if (params->sta_modify_mask & STATION_PARAM_APPLY_CAPABILITY) + RTW_PRINT_SEL(sel, "capability:0x%04x\n", params->capability); + +#if 0 /* TODO */ + const u8 *ext_capab; + u8 ext_capab_len; +#endif +#endif + +#if 0 /* TODO */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 13, 0)) + const u8 *supported_channels; + u8 supported_channels_len; + const u8 *supported_oper_classes; + u8 supported_oper_classes_len; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) + u8 opmode_notif; + bool opmode_notif_used; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 7, 0)) + int support_p2p_ps; +#endif +#endif +#endif /* DBG_RTW_CFG80211_STA_PARAM */ +} + +static int cfg80211_rtw_add_station(struct wiphy *wiphy, struct net_device *ndev, +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 16, 0)) + u8 *mac, +#else + const u8 *mac, +#endif + struct station_parameters *params) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); +#if defined(CONFIG_TDLS) || defined(CONFIG_RTW_MESH) + struct sta_priv *pstapriv = &padapter->stapriv; +#endif +#ifdef CONFIG_TDLS + struct sta_info *psta; +#endif /* CONFIG_TDLS */ + + RTW_INFO(FUNC_NDEV_FMT" mac:"MAC_FMT"\n", FUNC_NDEV_ARG(ndev), MAC_ARG(mac)); + +#if CONFIG_RTW_MACADDR_ACL + if (rtw_access_ctrl(padapter, mac) == _FALSE) { + RTW_INFO(FUNC_NDEV_FMT" deny by macaddr ACL\n", FUNC_NDEV_ARG(ndev)); + ret = -EINVAL; + goto exit; + } +#endif + + dump_station_parameters(RTW_DBGDUMP, wiphy, params); + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + struct rtw_mesh_cfg *mcfg = &padapter->mesh_cfg; + struct rtw_mesh_info *minfo = &padapter->mesh_info; + struct mesh_plink_pool *plink_ctl = &minfo->plink_ctl; + struct mesh_plink_ent *plink = NULL; + struct wlan_network *scanned = NULL; + bool acnode = 0; + u8 add_new_sta = 0, probe_req = 0; + _irqL irqL; + + if (params->plink_state != NL80211_PLINK_LISTEN) { + RTW_WARN(FUNC_NDEV_FMT" %s\n", FUNC_NDEV_ARG(ndev), nl80211_plink_state_str(params->plink_state)); + rtw_warn_on(1); + } + if (!params->aid || params->aid > pstapriv->max_aid) { + RTW_WARN(FUNC_NDEV_FMT" invalid aid:%u\n", FUNC_NDEV_ARG(ndev), params->aid); + rtw_warn_on(1); + ret = -EINVAL; + goto exit; + } + + _enter_critical_bh(&(plink_ctl->lock), &irqL); + + plink = _rtw_mesh_plink_get(padapter, mac); + if (plink) + goto release_plink_ctl; + + #if CONFIG_RTW_MESH_PEER_BLACKLIST + if (rtw_mesh_peer_blacklist_search(padapter, mac)) { + RTW_INFO(FUNC_NDEV_FMT" deny by peer blacklist\n" + , FUNC_NDEV_ARG(ndev)); + ret = -EINVAL; + goto release_plink_ctl; + } + #endif + + scanned = rtw_find_network(&padapter->mlmepriv.scanned_queue, mac); + if (!scanned + || rtw_get_passing_time_ms(scanned->last_scanned) >= mcfg->peer_sel_policy.scanr_exp_ms + ) { + if (!scanned) + RTW_INFO(FUNC_NDEV_FMT" corresponding network not found\n", FUNC_NDEV_ARG(ndev)); + else + RTW_INFO(FUNC_NDEV_FMT" corresponding network too old\n", FUNC_NDEV_ARG(ndev)); + + if (adapter_to_rfctl(padapter)->offch_state == OFFCHS_NONE) + probe_req = 1; + + ret = -EINVAL; + goto release_plink_ctl; + } + + #if CONFIG_RTW_MESH_ACNODE_PREVENT + if (plink_ctl->acnode_rsvd) + acnode = rtw_mesh_scanned_is_acnode_confirmed(padapter, scanned); + #endif + + /* wpa_supplicant's auto peer will initiate peering when candidate peer is reported without max_peer_links consideration */ + if (plink_ctl->num >= mcfg->max_peer_links + acnode ? 1 : 0) { + RTW_INFO(FUNC_NDEV_FMT" exceed max_peer_links:%u%s\n" + , FUNC_NDEV_ARG(ndev), mcfg->max_peer_links, acnode ? " acn" : ""); + ret = -EINVAL; + goto release_plink_ctl; + } + + if (!rtw_bss_is_candidate_mesh_peer(padapter, &scanned->network, 1, 1)) { + RTW_WARN(FUNC_NDEV_FMT" corresponding network is not candidate with same ch\n" + , FUNC_NDEV_ARG(ndev)); + ret = -EINVAL; + goto release_plink_ctl; + } + + #if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + if (!rtw_mesh_cto_mgate_network_filter(padapter, scanned)) { + RTW_INFO(FUNC_NDEV_FMT" peer filtered out by cto_mgate check\n" + , FUNC_NDEV_ARG(ndev)); + ret = -EINVAL; + goto release_plink_ctl; + } + #endif + + if (_rtw_mesh_plink_add(padapter, mac) == _SUCCESS) { + /* hook corresponding network in scan queue */ + plink = _rtw_mesh_plink_get(padapter, mac); + plink->aid = params->aid; + plink->scanned = scanned; + + #if CONFIG_RTW_MESH_ACNODE_PREVENT + if (acnode) { + RTW_INFO(FUNC_ADPT_FMT" acnode "MAC_FMT"\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(scanned->network.MacAddress)); + } + #endif + + add_new_sta = 1; + } else { + RTW_WARN(FUNC_NDEV_FMT" rtw_mesh_plink_add not success\n" + , FUNC_NDEV_ARG(ndev)); + ret = -EINVAL; + } +release_plink_ctl: + _exit_critical_bh(&(plink_ctl->lock), &irqL); + + if (probe_req) + issue_probereq(padapter, &padapter->mlmepriv.cur_network.network.mesh_id, mac); + + if (add_new_sta) { + struct station_info sinfo; + + #ifdef CONFIG_DFS_MASTER + if (IS_UNDER_CAC(adapter_to_rfctl(padapter))) + rtw_force_stop_cac(adapter_to_rfctl(padapter), 300); + #endif + + /* indicate new sta */ + _rtw_memset(&sinfo, 0, sizeof(sinfo)); + cfg80211_new_sta(ndev, mac, &sinfo, GFP_ATOMIC); + } + goto exit; + } +#endif /* CONFIG_RTW_MESH */ + +#ifdef CONFIG_TDLS + psta = rtw_get_stainfo(pstapriv, (u8 *)mac); + if (psta == NULL) { + psta = rtw_alloc_stainfo(pstapriv, (u8 *)mac); + if (psta == NULL) { + RTW_INFO("[%s] Alloc station for "MAC_FMT" fail\n", __FUNCTION__, MAC_ARG(mac)); + ret = -EOPNOTSUPP; + goto exit; + } + } +#endif /* CONFIG_TDLS */ + +exit: + return ret; +} + +static int cfg80211_rtw_del_station(struct wiphy *wiphy, struct net_device *ndev, +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 16, 0)) + u8 *mac +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(3, 19, 0)) + const u8 *mac +#else + struct station_del_parameters *params +#endif +) +{ + int ret = 0; + _irqL irqL; + _list *phead, *plist; + u8 updated = _FALSE; + const u8 *target_mac; + struct sta_info *psta = NULL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 19, 0)) + target_mac = mac; +#else + target_mac = params->mac; +#endif + + RTW_INFO("+"FUNC_NDEV_FMT" mac=%pM\n", FUNC_NDEV_ARG(ndev), target_mac); + + if (check_fwstate(pmlmepriv, (WIFI_ASOC_STATE | WIFI_AP_STATE | WIFI_MESH_STATE)) != _TRUE) { + RTW_INFO("%s, fw_state != FW_LINKED|WIFI_AP_STATE|WIFI_MESH_STATE\n", __func__); + return -EINVAL; + } + + + if (!target_mac) { + RTW_INFO("flush all sta, and cam_entry\n"); + + flush_all_cam_entry(padapter); /* clear CAM */ + +#ifdef CONFIG_AP_MODE + ret = rtw_sta_flush(padapter, _TRUE); +#endif + return ret; + } + + + RTW_INFO("free sta macaddr =" MAC_FMT "\n", MAC_ARG(target_mac)); + + if (target_mac[0] == 0xff && target_mac[1] == 0xff && + target_mac[2] == 0xff && target_mac[3] == 0xff && + target_mac[4] == 0xff && target_mac[5] == 0xff) + return -EINVAL; + + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + /* check asoc_queue */ + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + + plist = get_next(plist); + + if (_rtw_memcmp((u8 *)target_mac, psta->cmn.mac_addr, ETH_ALEN)) { + if (psta->dot8021xalg == 1 && psta->bpairwise_key_installed == _FALSE) { + RTW_INFO("%s, sta's dot8021xalg = 1 and key_installed = _FALSE\n", __func__); + + #ifdef CONFIG_AP_MODE + if (MLME_IS_AP(padapter)) { + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + STA_SET_MESH_PLINK(psta, NULL); + + ap_free_sta(padapter, psta, _TRUE, WLAN_REASON_IEEE_802_1X_AUTH_FAILED, _TRUE); + psta = NULL; + break; + } + #endif + } else { + RTW_INFO("free psta=%p, aid=%d\n", psta, psta->cmn.aid); + + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + STA_SET_MESH_PLINK(psta, NULL); + + /* _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); */ + if (MLME_IS_AP(padapter)) + updated = ap_free_sta(padapter, psta, _TRUE, WLAN_REASON_PREV_AUTH_NOT_VALID, _TRUE); + else + updated = ap_free_sta(padapter, psta, _TRUE, WLAN_REASON_DEAUTH_LEAVING, _TRUE); + /* _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); */ + + psta = NULL; + + break; + } + + } + + } + + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + associated_clients_update(padapter, updated, STA_INFO_UPDATE_ALL); + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + rtw_mesh_plink_del(padapter, target_mac); +#endif + + RTW_INFO("-"FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + return ret; + +} + +static int cfg80211_rtw_change_station(struct wiphy *wiphy, struct net_device *ndev, +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 16, 0)) + u8 *mac, +#else + const u8 *mac, +#endif + struct station_parameters *params) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + int ret = 0; + + RTW_INFO(FUNC_ADPT_FMT" mac:"MAC_FMT"\n", FUNC_ADPT_ARG(adapter), MAC_ARG(mac)); + + dump_station_parameters(RTW_DBGDUMP, wiphy, params); + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + enum cfg80211_station_type sta_type = CFG80211_STA_MESH_PEER_USER; + u8 plink_state = nl80211_plink_state_to_rtw_plink_state(params->plink_state); + + ret = cfg80211_check_station_change(wiphy, params, sta_type); + if (ret) { + RTW_INFO("cfg80211_check_station_change return %d\n", ret); + goto exit; + } + + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 10, 0)) + if (!(params->sta_modify_mask & STATION_PARAM_APPLY_PLINK_STATE)) + goto exit; + #endif + + if (rtw_mesh_set_plink_state_cmd(adapter, mac, plink_state) != _SUCCESS) + ret = -ENOENT; + } + +exit: +#endif /* CONFIG_RTW_MESH */ + + if (ret) + RTW_INFO(FUNC_ADPT_FMT" mac:"MAC_FMT" ret:%d\n", FUNC_ADPT_ARG(adapter), MAC_ARG(mac), ret); + return ret; +} + +struct sta_info *rtw_sta_info_get_by_idx(struct sta_priv *pstapriv, const int idx, u8 *asoc_list_num) +{ + _list *phead, *plist; + struct sta_info *psta = NULL; + int i = 0; + + phead = &pstapriv->asoc_list; + plist = get_next(phead); + + /* check asoc_queue */ + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + if (idx == i) + psta = LIST_CONTAINOR(plist, struct sta_info, asoc_list); + plist = get_next(plist); + i++; + } + + if (asoc_list_num) + *asoc_list_num = i; + + return psta; +} + +static int cfg80211_rtw_dump_station(struct wiphy *wiphy, struct net_device *ndev, + int idx, u8 *mac, struct station_info *sinfo) +{ +#define DBG_DUMP_STATION 0 + + int ret = 0; + _irqL irqL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta = NULL; +#ifdef CONFIG_RTW_MESH + struct mesh_plink_ent *plink = NULL; +#endif + u8 asoc_list_num; + + if (DBG_DUMP_STATION) + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + psta = rtw_sta_info_get_by_idx(pstapriv, idx, &asoc_list_num); + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + if (psta) + plink = psta->plink; + if (!plink) + plink = rtw_mesh_plink_get_no_estab_by_idx(padapter, idx - asoc_list_num); + } +#endif /* CONFIG_RTW_MESH */ + + if ((!MLME_IS_MESH(padapter) && !psta) + #ifdef CONFIG_RTW_MESH + || (MLME_IS_MESH(padapter) && !plink) + #endif + ) { + if (DBG_DUMP_STATION) + RTW_INFO(FUNC_NDEV_FMT" end with idx:%d\n", FUNC_NDEV_ARG(ndev), idx); + ret = -ENOENT; + goto exit; + } + + if (psta) + _rtw_memcpy(mac, psta->cmn.mac_addr, ETH_ALEN); + #ifdef CONFIG_RTW_MESH + else + _rtw_memcpy(mac, plink->addr, ETH_ALEN); + #endif + + sinfo->filled = 0; + + if (psta) { + sinfo->filled |= STATION_INFO_SIGNAL; + sinfo->signal = translate_percentage_to_dbm(psta->cmn.rssi_stat.rssi); + sinfo->filled |= STATION_INFO_INACTIVE_TIME; + sinfo->inactive_time = rtw_get_passing_time_ms(psta->sta_stats.last_rx_time); + } + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) + rtw_cfg80211_fill_mesh_only_sta_info(plink, psta, sinfo); +#endif + +exit: + return ret; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 28)) +static int cfg80211_rtw_change_bss(struct wiphy *wiphy, struct net_device *ndev, + struct bss_parameters *params) +{ + _adapter *adapter = rtw_netdev_priv(ndev); + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); + +if (0) { + if (params->use_cts_prot != -1) + RTW_INFO("use_cts_prot=%d\n", params->use_cts_prot); + if (params->use_short_preamble != -1) + RTW_INFO("use_short_preamble=%d\n", params->use_short_preamble); + if (params->use_short_slot_time != -1) + RTW_INFO("use_short_slot_time=%d\n", params->use_short_slot_time); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) + if (params->basic_rates && params->basic_rates_len) { + RTW_INFO("basic_rates_len=%d\n", params->basic_rates_len); + RTW_INFO_DUMP("basic_rates=", params->basic_rates, params->basic_rates_len); + } +#endif +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + if (params->ap_isolate != -1) { + RTW_INFO("ap_isolate=%d\n", params->ap_isolate); + adapter->mlmepriv.ap_isolate = params->ap_isolate ? 1 : 0; + } +#endif + +if (0) { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) + if (params->ht_opmode != -1) + RTW_INFO("ht_opmode=0x%04x\n", params->ht_opmode); +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + if (params->p2p_ctwindow != -1) + RTW_INFO("p2p_ctwindow=%d\n", params->p2p_ctwindow); + if (params->p2p_opp_ps != -1) + RTW_INFO("p2p_opp_ps=%d\n", params->p2p_opp_ps); +#endif +} + return 0; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 28)) */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) +static int cfg80211_rtw_set_txq_params(struct wiphy *wiphy +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + , struct net_device *ndev +#endif + , struct ieee80211_txq_params *params) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + _adapter *padapter = rtw_netdev_priv(ndev); +#else + _adapter *padapter = wiphy_to_adapter(wiphy); +#endif + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + u8 ac, AIFS, ECWMin, ECWMax, aSifsTime; + u16 TXOP; + u8 shift_count = 0; + u32 acParm; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + ac = params->ac; +#else + ac = params->queue; +#endif + + switch (ac) { + case NL80211_TXQ_Q_VO: + ac = XMIT_VO_QUEUE; + break; + + case NL80211_TXQ_Q_VI: + ac = XMIT_VI_QUEUE; + break; + + case NL80211_TXQ_Q_BE: + ac = XMIT_BE_QUEUE; + break; + + case NL80211_TXQ_Q_BK: + ac = XMIT_BK_QUEUE; + break; + + default: + break; + } + +#if 0 + RTW_INFO("ac=%d\n", ac); + RTW_INFO("txop=%u\n", params->txop); + RTW_INFO("cwmin=%u\n", params->cwmin); + RTW_INFO("cwmax=%u\n", params->cwmax); + RTW_INFO("aifs=%u\n", params->aifs); +#endif + + if (is_supported_5g(pmlmeext->cur_wireless_mode) || + (pmlmeext->cur_wireless_mode & WIRELESS_11_24N)) + aSifsTime = 16; + else + aSifsTime = 10; + + AIFS = params->aifs * pmlmeinfo->slotTime + aSifsTime; + + while ((params->cwmin + 1) >> shift_count != 1) { + shift_count++; + if (shift_count == 15) + break; + } + + ECWMin = shift_count; + + shift_count = 0; + while ((params->cwmax + 1) >> shift_count != 1) { + shift_count++; + if (shift_count == 15) + break; + } + + ECWMax = shift_count; + + TXOP = le16_to_cpu(params->txop); + + acParm = AIFS | (ECWMin << 8) | (ECWMax << 12) | (TXOP << 16); + + set_txq_params_cmd(padapter, acParm, ac); + + return 0; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) */ + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0)) +static int cfg80211_rtw_set_channel(struct wiphy *wiphy + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + , struct net_device *ndev + #endif + , struct ieee80211_channel *chan, enum nl80211_channel_type channel_type) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); +#else + _adapter *padapter = wiphy_to_adapter(wiphy); +#endif + int chan_target = (u8) ieee80211_frequency_to_channel(chan->center_freq); + int chan_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + int chan_width = CHANNEL_WIDTH_20; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); +#endif + + switch (channel_type) { + case NL80211_CHAN_NO_HT: + case NL80211_CHAN_HT20: + chan_width = CHANNEL_WIDTH_20; + chan_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case NL80211_CHAN_HT40MINUS: + chan_width = CHANNEL_WIDTH_40; + chan_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + case NL80211_CHAN_HT40PLUS: + chan_width = CHANNEL_WIDTH_40; + chan_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + default: + chan_width = CHANNEL_WIDTH_20; + chan_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + } + + RTW_INFO(FUNC_ADPT_FMT" ch:%d bw:%d, offset:%d\n" + , FUNC_ADPT_ARG(padapter), chan_target, chan_width, chan_offset); + + rtw_set_chbw_cmd(padapter, chan_target, chan_width, chan_offset, RTW_CMDF_WAIT_ACK); + + return 0; +} +#endif /*#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0))*/ + +/* +static int cfg80211_rtw_auth(struct wiphy *wiphy, struct net_device *ndev, + struct cfg80211_auth_request *req) +{ + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + return 0; +} + +static int cfg80211_rtw_assoc(struct wiphy *wiphy, struct net_device *ndev, + struct cfg80211_assoc_request *req) +{ + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + + return 0; +} +*/ + +static int rtw_cfg80211_set_beacon_wpsp2pie(struct net_device *ndev, char *buf, int len) +{ + int ret = 0; + uint wps_ielen = 0; + u8 *wps_ie; + u32 p2p_ielen = 0; + u8 wps_oui[8] = {0x0, 0x50, 0xf2, 0x04}; + u8 *p2p_ie; + u32 wfd_ielen = 0; + u8 *wfd_ie; + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + + RTW_INFO(FUNC_NDEV_FMT" ielen=%d\n", FUNC_NDEV_ARG(ndev), len); + + if (len > 0) { + wps_ie = rtw_get_wps_ie(buf, len, NULL, &wps_ielen); + if (wps_ie) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("bcn_wps_ielen=%d\n", wps_ielen); + #endif + + if (pmlmepriv->wps_beacon_ie) { + u32 free_len = pmlmepriv->wps_beacon_ie_len; + pmlmepriv->wps_beacon_ie_len = 0; + rtw_mfree(pmlmepriv->wps_beacon_ie, free_len); + pmlmepriv->wps_beacon_ie = NULL; + } + + pmlmepriv->wps_beacon_ie = rtw_malloc(wps_ielen); + if (pmlmepriv->wps_beacon_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + + } + + _rtw_memcpy(pmlmepriv->wps_beacon_ie, wps_ie, wps_ielen); + pmlmepriv->wps_beacon_ie_len = wps_ielen; + + update_beacon(padapter, _VENDOR_SPECIFIC_IE_, wps_oui, _TRUE, RTW_CMDF_WAIT_ACK); + + } + + /* buf += wps_ielen; */ + /* len -= wps_ielen; */ + + #ifdef CONFIG_P2P + p2p_ie = rtw_get_p2p_ie(buf, len, NULL, &p2p_ielen); + if (p2p_ie) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("bcn_p2p_ielen=%d\n", p2p_ielen); + #endif + + if (pmlmepriv->p2p_beacon_ie) { + u32 free_len = pmlmepriv->p2p_beacon_ie_len; + pmlmepriv->p2p_beacon_ie_len = 0; + rtw_mfree(pmlmepriv->p2p_beacon_ie, free_len); + pmlmepriv->p2p_beacon_ie = NULL; + } + + pmlmepriv->p2p_beacon_ie = rtw_malloc(p2p_ielen); + if (pmlmepriv->p2p_beacon_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + + } + + _rtw_memcpy(pmlmepriv->p2p_beacon_ie, p2p_ie, p2p_ielen); + pmlmepriv->p2p_beacon_ie_len = p2p_ielen; + + } + #endif /* CONFIG_P2P */ + + + #ifdef CONFIG_WFD + wfd_ie = rtw_get_wfd_ie(buf, len, NULL, &wfd_ielen); + if (wfd_ie) { + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("bcn_wfd_ielen=%d\n", wfd_ielen); + #endif + + if (rtw_mlme_update_wfd_ie_data(pmlmepriv, MLME_BEACON_IE, wfd_ie, wfd_ielen) != _SUCCESS) + return -EINVAL; + } + #endif /* CONFIG_WFD */ + + pmlmeext->bstart_bss = _TRUE; + + } + + return ret; + +} + +static int rtw_cfg80211_set_probe_resp_wpsp2pie(struct net_device *net, char *buf, int len) +{ + int ret = 0; + uint wps_ielen = 0; + u8 *wps_ie; + u32 p2p_ielen = 0; + u8 *p2p_ie; + u32 wfd_ielen = 0; + u8 *wfd_ie; + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, ielen=%d\n", __func__, len); +#endif + + if (len > 0) { + wps_ie = rtw_get_wps_ie(buf, len, NULL, &wps_ielen); + if (wps_ie) { + uint attr_contentlen = 0; + u16 uconfig_method, *puconfig_method = NULL; + + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("probe_resp_wps_ielen=%d\n", wps_ielen); + #endif + + if (check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) { + u8 sr = 0; + rtw_get_wps_attr_content(wps_ie, wps_ielen, WPS_ATTR_SELECTED_REGISTRAR, (u8 *)(&sr), NULL); + + if (sr != 0) + RTW_INFO("%s, got sr\n", __func__); + else { + RTW_INFO("GO mode process WPS under site-survey, sr no set\n"); + return ret; + } + } + + if (pmlmepriv->wps_probe_resp_ie) { + u32 free_len = pmlmepriv->wps_probe_resp_ie_len; + pmlmepriv->wps_probe_resp_ie_len = 0; + rtw_mfree(pmlmepriv->wps_probe_resp_ie, free_len); + pmlmepriv->wps_probe_resp_ie = NULL; + } + + pmlmepriv->wps_probe_resp_ie = rtw_malloc(wps_ielen); + if (pmlmepriv->wps_probe_resp_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + + } + + /* add PUSH_BUTTON config_method by driver self in wpsie of probe_resp at GO Mode */ + puconfig_method = (u16 *)rtw_get_wps_attr_content(wps_ie, wps_ielen, WPS_ATTR_CONF_METHOD , NULL, &attr_contentlen); + if (puconfig_method != NULL) { + /* struct registry_priv *pregistrypriv = &padapter->registrypriv; */ + struct wireless_dev *wdev = padapter->rtw_wdev; + + #ifdef CONFIG_DEBUG_CFG80211 + /* printk("config_method in wpsie of probe_resp = 0x%x\n", be16_to_cpu(*puconfig_method)); */ + #endif + + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + /* for WIFI-DIRECT LOGO 4.2.2, AUTO GO can't set PUSH_BUTTON flags */ + if (wdev->iftype == NL80211_IFTYPE_P2P_GO) { + uconfig_method = WPS_CM_PUSH_BUTTON; + uconfig_method = cpu_to_be16(uconfig_method); + + *puconfig_method &= ~uconfig_method; + } + #endif + } + + _rtw_memcpy(pmlmepriv->wps_probe_resp_ie, wps_ie, wps_ielen); + pmlmepriv->wps_probe_resp_ie_len = wps_ielen; + + } + + /* buf += wps_ielen; */ + /* len -= wps_ielen; */ + + #ifdef CONFIG_P2P + p2p_ie = rtw_get_p2p_ie(buf, len, NULL, &p2p_ielen); + if (p2p_ie) { + u8 is_GO = _FALSE; + u32 attr_contentlen = 0; + u16 cap_attr = 0; + + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("probe_resp_p2p_ielen=%d\n", p2p_ielen); + #endif + + /* Check P2P Capability ATTR */ + attr_contentlen = sizeof(cap_attr); + if (rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CAPABILITY, (u8 *)&cap_attr, (uint *) &attr_contentlen)) { + u8 grp_cap = 0; + /* RTW_INFO( "[%s] Got P2P Capability Attr!!\n", __FUNCTION__ ); */ + cap_attr = le16_to_cpu(cap_attr); + grp_cap = (u8)((cap_attr >> 8) & 0xff); + + is_GO = (grp_cap & BIT(0)) ? _TRUE : _FALSE; + + if (is_GO) + RTW_INFO("Got P2P Capability Attr, grp_cap=0x%x, is_GO\n", grp_cap); + } + + + if (is_GO == _FALSE) { + if (pmlmepriv->p2p_probe_resp_ie) { + u32 free_len = pmlmepriv->p2p_probe_resp_ie_len; + pmlmepriv->p2p_probe_resp_ie_len = 0; + rtw_mfree(pmlmepriv->p2p_probe_resp_ie, free_len); + pmlmepriv->p2p_probe_resp_ie = NULL; + } + + pmlmepriv->p2p_probe_resp_ie = rtw_malloc(p2p_ielen); + if (pmlmepriv->p2p_probe_resp_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + + } + _rtw_memcpy(pmlmepriv->p2p_probe_resp_ie, p2p_ie, p2p_ielen); + pmlmepriv->p2p_probe_resp_ie_len = p2p_ielen; + } else { + if (pmlmepriv->p2p_go_probe_resp_ie) { + u32 free_len = pmlmepriv->p2p_go_probe_resp_ie_len; + pmlmepriv->p2p_go_probe_resp_ie_len = 0; + rtw_mfree(pmlmepriv->p2p_go_probe_resp_ie, free_len); + pmlmepriv->p2p_go_probe_resp_ie = NULL; + } + + pmlmepriv->p2p_go_probe_resp_ie = rtw_malloc(p2p_ielen); + if (pmlmepriv->p2p_go_probe_resp_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + + } + _rtw_memcpy(pmlmepriv->p2p_go_probe_resp_ie, p2p_ie, p2p_ielen); + pmlmepriv->p2p_go_probe_resp_ie_len = p2p_ielen; + } + + } + #endif /* CONFIG_P2P */ + + + #ifdef CONFIG_WFD + wfd_ie = rtw_get_wfd_ie(buf, len, NULL, &wfd_ielen); + #ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("probe_resp_wfd_ielen=%d\n", wfd_ielen); + #endif + + if (rtw_mlme_update_wfd_ie_data(pmlmepriv, MLME_PROBE_RESP_IE, wfd_ie, wfd_ielen) != _SUCCESS) + return -EINVAL; + #endif /* CONFIG_WFD */ + + } + + return ret; + +} + +static int rtw_cfg80211_set_assoc_resp_wpsp2pie(struct net_device *net, char *buf, int len) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 *ie; + u32 ie_len; + + RTW_INFO("%s, ielen=%d\n", __func__, len); + + if (len <= 0) + goto exit; + + ie = rtw_get_wps_ie(buf, len, NULL, &ie_len); + if (ie && ie_len) { + if (pmlmepriv->wps_assoc_resp_ie) { + u32 free_len = pmlmepriv->wps_assoc_resp_ie_len; + + pmlmepriv->wps_assoc_resp_ie_len = 0; + rtw_mfree(pmlmepriv->wps_assoc_resp_ie, free_len); + pmlmepriv->wps_assoc_resp_ie = NULL; + } + + pmlmepriv->wps_assoc_resp_ie = rtw_malloc(ie_len); + if (pmlmepriv->wps_assoc_resp_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + } + _rtw_memcpy(pmlmepriv->wps_assoc_resp_ie, ie, ie_len); + pmlmepriv->wps_assoc_resp_ie_len = ie_len; + } +#ifdef CONFIG_P2P + ie = rtw_get_p2p_ie(buf, len, NULL, &ie_len); + if (ie && ie_len) { + if (pmlmepriv->p2p_assoc_resp_ie) { + u32 free_len = pmlmepriv->p2p_assoc_resp_ie_len; + + pmlmepriv->p2p_assoc_resp_ie_len = 0; + rtw_mfree(pmlmepriv->p2p_assoc_resp_ie, free_len); + pmlmepriv->p2p_assoc_resp_ie = NULL; + } + + pmlmepriv->p2p_assoc_resp_ie = rtw_malloc(ie_len); + if (pmlmepriv->p2p_assoc_resp_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + } + _rtw_memcpy(pmlmepriv->p2p_assoc_resp_ie, ie, ie_len); + pmlmepriv->p2p_assoc_resp_ie_len = ie_len; + } +#endif +#ifdef CONFIG_WFD + ie = rtw_get_wfd_ie(buf, len, NULL, &ie_len); + if (rtw_mlme_update_wfd_ie_data(pmlmepriv, MLME_ASSOC_RESP_IE, ie, ie_len) != _SUCCESS) + return -EINVAL; +#endif + +exit: + return ret; +} + +int rtw_cfg80211_set_mgnt_wpsp2pie(struct net_device *net, char *buf, int len, + int type) +{ + int ret = 0; + uint wps_ielen = 0; + u32 p2p_ielen = 0; + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, ielen=%d\n", __func__, len); +#endif + + if ((rtw_get_wps_ie(buf, len, NULL, &wps_ielen) && (wps_ielen > 0)) + #ifdef CONFIG_P2P + || (rtw_get_p2p_ie(buf, len, NULL, &p2p_ielen) && (p2p_ielen > 0)) + #endif + ) { + if (net != NULL) { + switch (type) { + case 0x1: /* BEACON */ + ret = rtw_cfg80211_set_beacon_wpsp2pie(net, buf, len); + break; + case 0x2: /* PROBE_RESP */ + ret = rtw_cfg80211_set_probe_resp_wpsp2pie(net, buf, len); + #ifdef CONFIG_P2P + if (ret == 0) + adapter_wdev_data((_adapter *)rtw_netdev_priv(net))->probe_resp_ie_update_time = rtw_get_current_time(); + #endif + break; + case 0x4: /* ASSOC_RESP */ + ret = rtw_cfg80211_set_assoc_resp_wpsp2pie(net, buf, len); + break; + } + } + } + + return ret; + +} +#endif /* CONFIG_AP_MODE */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) +static struct wireless_dev * +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) || defined(COMPAT_KERNEL_RELEASE) +static struct net_device * +#else +static int +#endif + cfg80211_rtw_add_virtual_intf( + struct wiphy *wiphy, + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 7, 0)) + const char *name, + #else + char *name, + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0)) + unsigned char name_assign_type, + #endif + enum nl80211_iftype type, + #if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 12, 0)) + u32 *flags, + #endif + struct vif_params *params) +{ + int ret = 0; + struct wireless_dev *wdev = NULL; + struct net_device *ndev = NULL; + _adapter *padapter; + struct dvobj_priv *dvobj = wiphy_to_dvobj(wiphy); + + rtw_set_rtnl_lock_holder(dvobj, current); + + RTW_INFO(FUNC_WIPHY_FMT" name:%s, type:%d\n", FUNC_WIPHY_ARG(wiphy), name, type); + + switch (type) { + case NL80211_IFTYPE_MONITOR: + padapter = wiphy_to_adapter(wiphy); /* TODO: get ap iface ? */ + ret = rtw_cfg80211_add_monitor_if(padapter, (char *)name, &ndev); + if (ret == 0) + wdev = ndev->ieee80211_ptr; + break; + +#if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + case NL80211_IFTYPE_P2P_CLIENT: + case NL80211_IFTYPE_P2P_GO: +#endif + case NL80211_IFTYPE_STATION: + case NL80211_IFTYPE_AP: +#ifdef CONFIG_RTW_MESH + case NL80211_IFTYPE_MESH_POINT: +#endif + padapter = dvobj_get_unregisterd_adapter(dvobj); + if (!padapter) { + RTW_WARN("adapter pool empty!\n"); + ret = -ENODEV; + break; + } + + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_P2P) + #if defined(CONFIG_P2P) && ((KERNEL_VERSION(2, 6, 37) <= LINUX_VERSION_CODE) || defined(COMPAT_KERNEL_RELEASE)) + if ((type == NL80211_IFTYPE_P2P_CLIENT || type == NL80211_IFTYPE_P2P_GO) && (padapter->iface_id != padapter->registrypriv.sel_p2p_iface)) { + RTW_ERR("%s, iface_id:%d is not P2P interface!\n", __func__, padapter->iface_id); + ret = -EOPNOTSUPP; + break; + } + #endif + #endif + + if (rtw_os_ndev_init(padapter, name) != _SUCCESS) { + RTW_WARN("ndev init fail!\n"); + ret = -ENODEV; + break; + } + #if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + if (type == NL80211_IFTYPE_P2P_CLIENT || type == NL80211_IFTYPE_P2P_GO) + rtw_p2p_enable(padapter, P2P_ROLE_DEVICE); + #endif + ndev = padapter->pnetdev; + wdev = ndev->ieee80211_ptr; + break; + +#if defined(CONFIG_P2P) && defined(RTW_DEDICATED_P2P_DEVICE) + case NL80211_IFTYPE_P2P_DEVICE: + ret = rtw_pd_iface_alloc(wiphy, name, &wdev); + break; +#endif + + case NL80211_IFTYPE_ADHOC: + case NL80211_IFTYPE_AP_VLAN: + case NL80211_IFTYPE_WDS: + default: + ret = -ENODEV; + RTW_INFO("Unsupported interface type\n"); + break; + } + + if (ndev) + RTW_INFO(FUNC_WIPHY_FMT" ndev:%p, ret:%d\n", FUNC_WIPHY_ARG(wiphy), ndev, ret); + else + RTW_INFO(FUNC_WIPHY_FMT" wdev:%p, ret:%d\n", FUNC_WIPHY_ARG(wiphy), wdev, ret); + + rtw_set_rtnl_lock_holder(dvobj, NULL); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + return wdev ? wdev : ERR_PTR(ret); +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) || defined(COMPAT_KERNEL_RELEASE) + return ndev ? ndev : ERR_PTR(ret); +#else + return ret; +#endif +} + +static int cfg80211_rtw_del_virtual_intf(struct wiphy *wiphy, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + struct wireless_dev *wdev +#else + struct net_device *ndev +#endif +) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + struct net_device *ndev = wdev_to_ndev(wdev); +#endif + int ret = 0; + struct dvobj_priv *dvobj = wiphy_to_dvobj(wiphy); + _adapter *adapter; + struct rtw_wdev_priv *pwdev_priv; + + rtw_set_rtnl_lock_holder(dvobj, current); + + if (ndev) { + adapter = (_adapter *)rtw_netdev_priv(ndev); + pwdev_priv = adapter_wdev_data(adapter); + + if (ndev == pwdev_priv->pmon_ndev) { + unregister_netdevice(ndev); + pwdev_priv->pmon_ndev = NULL; + pwdev_priv->ifname_mon[0] = '\0'; + RTW_INFO(FUNC_NDEV_FMT" remove monitor ndev\n", FUNC_NDEV_ARG(ndev)); + } else { + RTW_INFO(FUNC_NDEV_FMT" unregister ndev\n", FUNC_NDEV_ARG(ndev)); + rtw_os_ndev_unregister(adapter); + } + } else +#if defined(CONFIG_P2P) && defined(RTW_DEDICATED_P2P_DEVICE) + if (wdev->iftype == NL80211_IFTYPE_P2P_DEVICE) { + if (wdev == wiphy_to_pd_wdev(wiphy)) + rtw_pd_iface_free(wiphy); + else { + RTW_ERR(FUNC_WIPHY_FMT" unknown P2P Device wdev:%p\n", FUNC_WIPHY_ARG(wiphy), wdev); + rtw_warn_on(1); + } + } else +#endif + { + ret = -EINVAL; + goto exit; + } + +exit: + rtw_set_rtnl_lock_holder(dvobj, NULL); + return ret; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) +static int cfg80211_rtw_get_channel(struct wiphy *wiphy, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 19, 2)) + struct wireless_dev *wdev, unsigned int link_id, +#else + struct wireless_dev *wdev, +#endif + struct cfg80211_chan_def *chandef) +{ + _adapter *padapter = wiphy_to_adapter(wiphy); + struct mlme_ext_priv *mlmeext = &(padapter->mlmeextpriv); + u8 ht_option = 0; + u8 report = 0; + int retval = 1; + + if (MLME_IS_ASOC(padapter)) { +#ifdef CONFIG_80211N_HT + ht_option = padapter->mlmepriv.htpriv.ht_option; +#endif /* CONFIG_80211N_HT */ + report = 1; + } else if (MLME_IS_MONITOR(padapter)) { + /* monitor mode always set to HT + we don't support sniffer No HT */ + ht_option = 1; + report = 1; + } + + if (report) { + rtw_chbw_to_cfg80211_chan_def(wiphy, chandef, + mlmeext->cur_channel, mlmeext->cur_bwmode, + mlmeext->cur_ch_offset, ht_option); + retval = 0; + } + + return retval; +} + +static void rtw_get_chbwoff_from_cfg80211_chan_def( + struct cfg80211_chan_def *chandef, + u8 *ht, u8 *ch, u8 *bw, u8 *offset) +{ + struct ieee80211_channel *chan = chandef->chan; + + *ch = chan->hw_value; + *ht = 1; + + switch (chandef->width) { + case NL80211_CHAN_WIDTH_20_NOHT: + *ht = 0; + /* fall through */ + case NL80211_CHAN_WIDTH_20: + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case NL80211_CHAN_WIDTH_40: + *bw = CHANNEL_WIDTH_40; + *offset = (chandef->center_freq1 > chan->center_freq) ? + HAL_PRIME_CHNL_OFFSET_LOWER : HAL_PRIME_CHNL_OFFSET_UPPER; + break; + case NL80211_CHAN_WIDTH_80: + *bw = CHANNEL_WIDTH_80; + *offset = (chandef->center_freq1 > chan->center_freq) ? + HAL_PRIME_CHNL_OFFSET_LOWER : HAL_PRIME_CHNL_OFFSET_UPPER; + break; + case NL80211_CHAN_WIDTH_160: + *bw = CHANNEL_WIDTH_160; + *offset = (chandef->center_freq1 > chan->center_freq) ? + HAL_PRIME_CHNL_OFFSET_LOWER : HAL_PRIME_CHNL_OFFSET_UPPER; + break; + case NL80211_CHAN_WIDTH_80P80: + *bw = CHANNEL_WIDTH_80_80; + *offset = (chandef->center_freq1 > chan->center_freq) ? + HAL_PRIME_CHNL_OFFSET_LOWER : HAL_PRIME_CHNL_OFFSET_UPPER; + break; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + case NL80211_CHAN_WIDTH_5: + *bw = CHANNEL_WIDTH_5; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + case NL80211_CHAN_WIDTH_10: + *bw = CHANNEL_WIDTH_10; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; +#endif + default: + *ht = 0; + *bw = CHANNEL_WIDTH_20; + *offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + RTW_INFO("unsupported cwidth:%u\n", chandef->width); + rtw_warn_on(1); + }; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) */ + +static int cfg80211_rtw_set_monitor_channel(struct wiphy *wiphy +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + , struct cfg80211_chan_def *chandef +#else + , struct ieee80211_channel *chan + , enum nl80211_channel_type channel_type +#endif + ) +{ + _adapter *padapter = wiphy_to_adapter(wiphy); + u8 target_channal, target_offset, target_width, ht_option; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("center_freq %u Mhz ch %u width %u freq1 %u freq2 %u\n" + , chandef->chan->center_freq + , chandef->chan->hw_value + , chandef->width + , chandef->center_freq1 + , chandef->center_freq2); +#endif /* CONFIG_DEBUG_CFG80211 */ + + rtw_get_chbwoff_from_cfg80211_chan_def(chandef, + &ht_option, &target_channal, &target_width, &target_offset); +#else +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("center_freq %u Mhz ch %u channel_type %u\n" + , chan->center_freq + , chan->hw_value + , channel_type); +#endif /* CONFIG_DEBUG_CFG80211 */ + + rtw_get_chbw_from_nl80211_channel_type(chan, channel_type, + &ht_option, &target_channal, &target_width, &target_offset); +#endif + RTW_INFO(FUNC_ADPT_FMT" ch:%d bw:%d, offset:%d\n", + FUNC_ADPT_ARG(padapter), target_channal, + target_width, target_offset); + + rtw_set_chbw_cmd(padapter, target_channal, target_width, + target_offset, RTW_CMDF_WAIT_ACK); + + return 0; +} + +void rtw_cfg80211_external_auth_request(_adapter *padapter, union recv_frame *rframe) +{ + struct rtw_external_auth_params params; + struct wireless_dev *wdev = padapter->rtw_wdev; + struct net_device *netdev = wdev_to_ndev(wdev); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + + u8 frame[256] = { 0 }; + uint frame_len = 24; + s32 freq = 0; + + /* rframe, in this case is null point */ + + freq = rtw_ch2freq(pmlmeext->cur_channel); + +#if (KERNEL_VERSION(4, 17, 0) <= LINUX_VERSION_CODE) \ + || defined(CONFIG_KERNEL_PATCH_EXTERNAL_AUTH) + params.action = EXTERNAL_AUTH_START; + _rtw_memcpy(params.bssid, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + params.ssid.ssid_len = pmlmeinfo->network.Ssid.SsidLength; + _rtw_memcpy(params.ssid.ssid, pmlmeinfo->network.Ssid.Ssid, + pmlmeinfo->network.Ssid.SsidLength); + params.key_mgmt_suite = 0x8ac0f00; + + cfg80211_external_auth_request(netdev, + (struct cfg80211_external_auth_params *)¶ms, GFP_ATOMIC); +#elif (KERNEL_VERSION(2, 6, 37) <= LINUX_VERSION_CODE) + set_frame_sub_type(frame, WIFI_AUTH); + + _rtw_memcpy(frame + 4, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + _rtw_memcpy(frame + 10, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(frame + 16, get_my_bssid(&pmlmeinfo->network), ETH_ALEN); + RTW_PUT_LE32((frame + 18), 0x8ac0f00); + RTW_PUT_LE32((frame + 24), 0x0003); + + if (pmlmeinfo->network.Ssid.SsidLength) { + *(frame + 26) = pmlmeinfo->network.Ssid.SsidLength; + _rtw_memcpy(frame + 27, pmlmeinfo->network.Ssid.Ssid, + pmlmeinfo->network.Ssid.SsidLength); + frame_len = 27 + pmlmeinfo->network.Ssid.SsidLength; + } + rtw_cfg80211_rx_mgmt(wdev, freq, 0, frame, frame_len, GFP_ATOMIC); +#endif +} + +void rtw_cfg80211_rx_probe_request(_adapter *adapter, union recv_frame *rframe) +{ + struct wireless_dev *wdev = adapter->rtw_wdev; + u8 *frame = get_recvframe_data(rframe); + uint frame_len = rframe->u.hdr.len; + s32 freq; + u8 ch, sch = rtw_get_oper_ch(adapter); + + ch = rframe->u.hdr.attrib.ch ? rframe->u.hdr.attrib.ch : sch; + freq = rtw_ch2freq(ch); + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("RTW_Rx: probe request, ch=%d(%d), ta="MAC_FMT"\n" + , ch, sch, MAC_ARG(get_addr2_ptr(frame))); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,37)) || defined(COMPAT_KERNEL_RELEASE) + rtw_cfg80211_rx_mgmt(wdev, freq, 0, frame, frame_len, GFP_ATOMIC); +#else + cfg80211_rx_action(adapter->pnetdev, freq, frame, frame_len, GFP_ATOMIC); +#endif +} + +void rtw_cfg80211_rx_action_p2p(_adapter *adapter, union recv_frame *rframe) +{ + struct wireless_dev *wdev = adapter->rtw_wdev; + u8 *frame = get_recvframe_data(rframe); + uint frame_len = rframe->u.hdr.len; + s32 freq; + u8 ch, sch = rtw_get_oper_ch(adapter); + u8 category, action; + int type; + + ch = rframe->u.hdr.attrib.ch ? rframe->u.hdr.attrib.ch : sch; + freq = rtw_ch2freq(ch); + + RTW_INFO("RTW_Rx:ch=%d(%d), ta="MAC_FMT"\n" + , ch, sch, MAC_ARG(get_addr2_ptr(frame))); +#ifdef CONFIG_P2P + type = rtw_p2p_check_frames(adapter, frame, frame_len, _FALSE); + if (type >= 0) + goto indicate; +#endif + rtw_action_frame_parse(frame, frame_len, &category, &action); + RTW_INFO("RTW_Rx:category(%u), action(%u)\n", category, action); +#ifdef CONFIG_P2P +indicate: +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + rtw_cfg80211_rx_mgmt(wdev, freq, 0, frame, frame_len, GFP_ATOMIC); +#else + cfg80211_rx_action(adapter->pnetdev, freq, frame, frame_len, GFP_ATOMIC); +#endif +} + +void rtw_cfg80211_rx_p2p_action_public(_adapter *adapter, union recv_frame *rframe) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct wireless_dev *wdev = adapter->rtw_wdev; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(adapter); + u8 *frame = get_recvframe_data(rframe); + uint frame_len = rframe->u.hdr.len; + s32 freq; + u8 ch, sch = rtw_get_oper_ch(adapter); + u8 category, action; + int type; + + ch = rframe->u.hdr.attrib.ch ? rframe->u.hdr.attrib.ch : sch; + freq = rtw_ch2freq(ch); + + RTW_INFO("RTW_Rx:ch=%d(%d), ta="MAC_FMT"\n" + , ch, sch, MAC_ARG(get_addr2_ptr(frame))); + #ifdef CONFIG_P2P + type = rtw_p2p_check_frames(adapter, frame, frame_len, _FALSE); + if (type >= 0) { + switch (type) { + case P2P_GO_NEGO_CONF: + if (0) { + RTW_INFO(FUNC_ADPT_FMT" Nego confirm. state=%u, status=%u, iaddr="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), pwdev_priv->nego_info.state, pwdev_priv->nego_info.status + , MAC_ARG(pwdev_priv->nego_info.iface_addr)); + } + if (pwdev_priv->nego_info.state == 2 + && pwdev_priv->nego_info.status == 0 + && rtw_check_invalid_mac_address(pwdev_priv->nego_info.iface_addr, _FALSE) == _FALSE + ) { + _adapter *intended_iface = dvobj_get_adapter_by_addr(dvobj, pwdev_priv->nego_info.iface_addr); + + if (intended_iface) { + RTW_INFO(FUNC_ADPT_FMT" Nego confirm. Allow only "ADPT_FMT" to scan for 2000 ms\n" + , FUNC_ADPT_ARG(adapter), ADPT_ARG(intended_iface)); + /* allow only intended_iface to do scan for 2000 ms */ + rtw_mi_set_scan_deny(adapter, 2000); + rtw_clear_scan_deny(intended_iface); + } + } + break; + case P2P_PROVISION_DISC_RESP: + case P2P_INVIT_RESP: + rtw_clear_scan_deny(adapter); + #if !RTW_P2P_GROUP_INTERFACE + rtw_mi_buddy_set_scan_deny(adapter, 2000); + #endif + break; + } + goto indicate; + } + #endif + rtw_action_frame_parse(frame, frame_len, &category, &action); + RTW_INFO("RTW_Rx:category(%u), action(%u)\n", category, action); +#ifdef CONFIG_P2P +indicate: +#endif + #if defined(RTW_DEDICATED_P2P_DEVICE) + if (rtw_cfg80211_redirect_pd_wdev(dvobj_to_wiphy(dvobj), get_ra(frame), &wdev)) + if (0) + RTW_INFO("redirect to pd_wdev:%p\n", wdev); + #endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + rtw_cfg80211_rx_mgmt(wdev, freq, 0, frame, frame_len, GFP_ATOMIC); +#else + cfg80211_rx_action(adapter->pnetdev, freq, frame, frame_len, GFP_ATOMIC); +#endif +} + +void rtw_cfg80211_rx_action(_adapter *adapter, union recv_frame *rframe, const char *msg) +{ + struct wireless_dev *wdev = adapter->rtw_wdev; + u8 *frame = get_recvframe_data(rframe); + uint frame_len = rframe->u.hdr.len; + s32 freq; + u8 ch, sch = rtw_get_oper_ch(adapter); + u8 category, action; + int type = -1; + + ch = rframe->u.hdr.attrib.ch ? rframe->u.hdr.attrib.ch : sch; + freq = rtw_ch2freq(ch); + + RTW_INFO("RTW_Rx:ch=%d(%d), ta="MAC_FMT"\n" + , ch, sch, MAC_ARG(get_addr2_ptr(frame))); + +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(adapter)) { + type = rtw_mesh_check_frames_rx(adapter, frame, frame_len); + if (type >= 0) + goto indicate; + } +#endif + rtw_action_frame_parse(frame, frame_len, &category, &action); + if (category == RTW_WLAN_CATEGORY_PUBLIC) { + if (action == ACT_PUBLIC_GAS_INITIAL_REQ) { + rtw_mi_set_scan_deny(adapter, 200); + rtw_mi_scan_abort(adapter, _FALSE); /*rtw_scan_abort_no_wait*/ + } + } +#ifdef CONFIG_RTW_MESH +indicate: +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + rtw_cfg80211_rx_mgmt(wdev, freq, 0, frame, frame_len, GFP_ATOMIC); +#else + cfg80211_rx_action(adapter->pnetdev, freq, frame, frame_len, GFP_ATOMIC); +#endif + + if (type == -1) { + if (msg) + RTW_INFO("RTW_Rx:%s\n", msg); + else + RTW_INFO("RTW_Rx:category(%u), action(%u)\n", category, action); + } +} + +#ifdef CONFIG_RTW_80211K +void rtw_cfg80211_rx_rrm_action(_adapter *adapter, union recv_frame *rframe) +{ + struct wireless_dev *wdev = adapter->rtw_wdev; + u8 *frame = get_recvframe_data(rframe); + uint frame_len = rframe->u.hdr.len; + s32 freq; + u8 ch, sch = rtw_get_oper_ch(adapter); + + ch = rframe->u.hdr.attrib.ch ? rframe->u.hdr.attrib.ch : sch; + freq = rtw_ch2freq(ch); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + rtw_cfg80211_rx_mgmt(wdev, freq, 0, frame, frame_len, GFP_ATOMIC); +#else + cfg80211_rx_action(adapter->pnetdev, freq, frame, frame_len, GFP_ATOMIC); +#endif + RTW_INFO("RTW_Rx:ch=%d(%d), ta="MAC_FMT"\n" + , ch, sch, MAC_ARG(get_addr2_ptr(frame))); +} +#endif /* CONFIG_RTW_80211K */ + +void rtw_cfg80211_rx_mframe(_adapter *adapter, union recv_frame *rframe, const char *msg) +{ + struct wireless_dev *wdev = adapter->rtw_wdev; + u8 *frame = get_recvframe_data(rframe); + uint frame_len = rframe->u.hdr.len; + s32 freq; + u8 ch, sch = rtw_get_oper_ch(adapter); + + ch = rframe->u.hdr.attrib.ch ? rframe->u.hdr.attrib.ch : sch; + freq = rtw_ch2freq(ch); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + rtw_cfg80211_rx_mgmt(wdev, freq, 0, frame, frame_len, GFP_ATOMIC); +#else + cfg80211_rx_action(adapter->pnetdev, freq, frame, frame_len, GFP_ATOMIC); +#endif + + RTW_INFO("RTW_Rx:ch=%d(%d), ta="MAC_FMT"\n", ch, sch, MAC_ARG(get_addr2_ptr(frame))); + if (!rtw_sae_preprocess(adapter, frame, frame_len, _FALSE)) { + if (msg) + RTW_INFO("RTW_Rx:%s\n", msg); + else + RTW_INFO("RTW_Rx:frame_control:0x%02x\n", le16_to_cpu(((struct rtw_ieee80211_hdr_3addr *)rframe)->frame_ctl)); + } +} + +#ifdef CONFIG_P2P +void rtw_cfg80211_issue_p2p_provision_request(_adapter *padapter, const u8 *buf, size_t len) +{ + u16 wps_devicepassword_id = 0x0000; + uint wps_devicepassword_id_len = 0; + u8 wpsie[255] = { 0x00 }, p2p_ie[255] = { 0x00 }; + uint p2p_ielen = 0; + uint wpsielen = 0; + u32 devinfo_contentlen = 0; + u8 devinfo_content[64] = { 0x00 }; + u16 capability = 0; + uint capability_len = 0; + + unsigned char category = RTW_WLAN_CATEGORY_PUBLIC; + u8 action = P2P_PUB_ACTION_ACTION; + u8 dialogToken = 1; + u32 p2poui = cpu_to_be32(P2POUI); + u8 oui_subtype = P2P_PROVISION_DISC_REQ; + u32 p2pielen = 0; +#ifdef CONFIG_WFD + u32 wfdielen = 0; +#endif + + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + struct rtw_ieee80211_hdr *pwlanhdr; + unsigned short *fctrl; + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 *frame_body = (unsigned char *)(buf + sizeof(struct rtw_ieee80211_hdr_3addr)); + size_t frame_body_len = len - sizeof(struct rtw_ieee80211_hdr_3addr); + + + RTW_INFO("[%s] In\n", __FUNCTION__); + + /* prepare for building provision_request frame */ + _rtw_memcpy(pwdinfo->tx_prov_disc_info.peerIFAddr, GetAddr1Ptr(buf), ETH_ALEN); + _rtw_memcpy(pwdinfo->tx_prov_disc_info.peerDevAddr, GetAddr1Ptr(buf), ETH_ALEN); + + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_PUSH_BUTTON; + + rtw_get_wps_ie(frame_body + _PUBLIC_ACTION_IE_OFFSET_, frame_body_len - _PUBLIC_ACTION_IE_OFFSET_, wpsie, &wpsielen); + wps_devicepassword_id_len = sizeof(wps_devicepassword_id); + rtw_get_wps_attr_content(wpsie, wpsielen, WPS_ATTR_DEVICE_PWID, (u8 *) &wps_devicepassword_id, &wps_devicepassword_id_len); + wps_devicepassword_id = be16_to_cpu(wps_devicepassword_id); + + switch (wps_devicepassword_id) { + case WPS_DPID_PIN: + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_LABEL; + break; + case WPS_DPID_USER_SPEC: + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_DISPLYA; + break; + case WPS_DPID_MACHINE_SPEC: + break; + case WPS_DPID_REKEY: + break; + case WPS_DPID_PBC: + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_PUSH_BUTTON; + break; + case WPS_DPID_REGISTRAR_SPEC: + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_KEYPAD; + break; + default: + break; + } + + + if (rtw_get_p2p_ie(frame_body + _PUBLIC_ACTION_IE_OFFSET_, frame_body_len - _PUBLIC_ACTION_IE_OFFSET_, p2p_ie, &p2p_ielen)) { + + devinfo_contentlen = sizeof(devinfo_content); + rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_DEVICE_INFO, devinfo_content, &devinfo_contentlen); + capability_len = sizeof(capability); + rtw_get_p2p_attr_content(p2p_ie, p2p_ielen, P2P_ATTR_CAPABILITY, (u8 *)&capability, &capability_len); + + } + + + /* start to build provision_request frame */ + _rtw_memset(wpsie, 0, sizeof(wpsie)); + _rtw_memset(p2p_ie, 0, sizeof(p2p_ie)); + p2p_ielen = 0; + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) + return; + + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + fctrl = &(pwlanhdr->frame_ctl); + *(fctrl) = 0; + + _rtw_memcpy(pwlanhdr->addr1, pwdinfo->tx_prov_disc_info.peerDevAddr, ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr2, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pwlanhdr->addr3, pwdinfo->tx_prov_disc_info.peerDevAddr, ETH_ALEN); + + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + set_frame_sub_type(pframe, WIFI_ACTION); + + pframe += sizeof(struct rtw_ieee80211_hdr_3addr); + pattrib->pktlen = sizeof(struct rtw_ieee80211_hdr_3addr); + + pframe = rtw_set_fixed_ie(pframe, 1, &(category), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(action), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 4, (unsigned char *) &(p2poui), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(oui_subtype), &(pattrib->pktlen)); + pframe = rtw_set_fixed_ie(pframe, 1, &(dialogToken), &(pattrib->pktlen)); + + + /* build_prov_disc_request_p2p_ie */ + /* P2P OUI */ + p2pielen = 0; + p2p_ie[p2pielen++] = 0x50; + p2p_ie[p2pielen++] = 0x6F; + p2p_ie[p2pielen++] = 0x9A; + p2p_ie[p2pielen++] = 0x09; /* WFA P2P v1.0 */ + + /* Commented by Albert 20110301 */ + /* According to the P2P Specification, the provision discovery request frame should contain 3 P2P attributes */ + /* 1. P2P Capability */ + /* 2. Device Info */ + /* 3. Group ID ( When joining an operating P2P Group ) */ + + /* P2P Capability ATTR */ + /* Type: */ + p2p_ie[p2pielen++] = P2P_ATTR_CAPABILITY; + + /* Length: */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 0x0002 ); */ + RTW_PUT_LE16(p2p_ie + p2pielen, 0x0002); + p2pielen += 2; + + /* Value: */ + /* Device Capability Bitmap, 1 byte */ + /* Group Capability Bitmap, 1 byte */ + _rtw_memcpy(p2p_ie + p2pielen, &capability, 2); + p2pielen += 2; + + + /* Device Info ATTR */ + /* Type: */ + p2p_ie[p2pielen++] = P2P_ATTR_DEVICE_INFO; + + /* Length: */ + /* 21->P2P Device Address (6bytes) + Config Methods (2bytes) + Primary Device Type (8bytes) */ + /* + NumofSecondDevType (1byte) + WPS Device Name ID field (2bytes) + WPS Device Name Len field (2bytes) */ + /* *(u16*) ( p2pie + p2pielen ) = cpu_to_le16( 21 + pwdinfo->device_name_len ); */ + RTW_PUT_LE16(p2p_ie + p2pielen, devinfo_contentlen); + p2pielen += 2; + + /* Value: */ + _rtw_memcpy(p2p_ie + p2pielen, devinfo_content, devinfo_contentlen); + p2pielen += devinfo_contentlen; + + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, p2pielen, (unsigned char *) p2p_ie, &p2p_ielen); + /* p2pielen = build_prov_disc_request_p2p_ie( pwdinfo, pframe, NULL, 0, pwdinfo->tx_prov_disc_info.peerDevAddr); */ + /* pframe += p2pielen; */ + pattrib->pktlen += p2p_ielen; + + wpsielen = 0; + /* WPS OUI */ + *(u32 *)(wpsie) = cpu_to_be32(WPSOUI); + wpsielen += 4; + + /* WPS version */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_VER1); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0001); + wpsielen += 2; + + /* Value: */ + wpsie[wpsielen++] = WPS_VERSION_1; /* Version 1.0 */ + + /* Config Method */ + /* Type: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(WPS_ATTR_CONF_METHOD); + wpsielen += 2; + + /* Length: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(0x0002); + wpsielen += 2; + + /* Value: */ + *(u16 *)(wpsie + wpsielen) = cpu_to_be16(pwdinfo->tx_prov_disc_info.wps_config_method_request); + wpsielen += 2; + + pframe = rtw_set_ie(pframe, _VENDOR_SPECIFIC_IE_, wpsielen, (unsigned char *) wpsie, &pattrib->pktlen); + + +#ifdef CONFIG_WFD + wfdielen = build_provdisc_req_wfd_ie(pwdinfo, pframe); + pframe += wfdielen; + pattrib->pktlen += wfdielen; +#endif + + pattrib->last_txcmdsz = pattrib->pktlen; + + /* dump_mgntframe(padapter, pmgntframe); */ + if (dump_mgntframe_and_wait_ack(padapter, pmgntframe) != _SUCCESS) + RTW_INFO("%s, ack to\n", __func__); + + #if 0 + if(wps_devicepassword_id == WPS_DPID_REGISTRAR_SPEC) { + RTW_INFO("waiting for p2p peer key-in PIN CODE\n"); + rtw_msleep_os(15000); /* 15 sec for key in PIN CODE, workaround for GS2 before issuing Nego Req. */ + } + #endif + +} + +#ifdef CONFIG_RTW_80211R +static s32 cfg80211_rtw_update_ft_ies(struct wiphy *wiphy, + struct net_device *ndev, + struct cfg80211_update_ft_ies_params *ftie) +{ + _adapter *padapter = NULL; + struct mlme_priv *pmlmepriv = NULL; + struct ft_roam_info *pft_roam = NULL; + _irqL irqL; + u8 *p; + u8 *pie = NULL; + u32 ie_len = 0; + + if (ndev == NULL) + return -EINVAL; + + padapter = (_adapter *)rtw_netdev_priv(ndev); + pmlmepriv = &(padapter->mlmepriv); + pft_roam = &(pmlmepriv->ft_roam); + + p = (u8 *)ftie->ie; + if (ftie->ie_len <= sizeof(pft_roam->updated_ft_ies)) { + _enter_critical_bh(&pmlmepriv->lock, &irqL); + _rtw_memcpy(pft_roam->updated_ft_ies, ftie->ie, ftie->ie_len); + pft_roam->updated_ft_ies_len = ftie->ie_len; + _exit_critical_bh(&pmlmepriv->lock, &irqL); + } else { + RTW_ERR("FTIEs parsing fail!\n"); + return -EINVAL; + } + + if (rtw_ft_roam_status(padapter, RTW_FT_AUTHENTICATED_STA)) { + RTW_PRINT("auth success, start reassoc\n"); + rtw_ft_lock_set_status(padapter, RTW_FT_ASSOCIATING_STA, &irqL); + start_clnt_assoc(padapter); + } + + return 0; +} +#endif +#endif /* CONFIG_P2P */ + +inline void rtw_cfg80211_set_is_roch(_adapter *adapter, bool val) +{ + adapter->rochinfo.is_ro_ch = val; + rtw_mi_update_iface_status(&(adapter->mlmepriv), 0); +} + +inline bool rtw_cfg80211_get_is_roch(_adapter *adapter) +{ + return adapter->rochinfo.is_ro_ch; +} + +inline bool rtw_cfg80211_is_ro_ch_once(_adapter *adapter) +{ + return adapter->rochinfo.last_ro_ch_time ? 1 : 0; +} + +inline void rtw_cfg80211_set_last_ro_ch_time(_adapter *adapter) +{ + adapter->rochinfo.last_ro_ch_time = rtw_get_current_time(); + + if (!adapter->rochinfo.last_ro_ch_time) + adapter->rochinfo.last_ro_ch_time++; +} + +inline s32 rtw_cfg80211_get_last_ro_ch_passing_ms(_adapter *adapter) +{ + return rtw_get_passing_time_ms(adapter->rochinfo.last_ro_ch_time); +} + +static s32 cfg80211_rtw_remain_on_channel(struct wiphy *wiphy, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + struct wireless_dev *wdev, +#else + struct net_device *ndev, +#endif + struct ieee80211_channel *channel, +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) + enum nl80211_channel_type channel_type, +#endif + unsigned int duration, u64 *cookie) +{ + s32 err = 0; + u8 remain_ch = (u8) ieee80211_frequency_to_channel(channel->center_freq); + _adapter *padapter = NULL; + struct rtw_wdev_priv *pwdev_priv; + struct roch_info *prochinfo; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo; +#ifdef CONFIG_CONCURRENT_MODE + u8 is_p2p_find = _FALSE; +#endif +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + #if defined(RTW_DEDICATED_P2P_DEVICE) + if (wdev == wiphy_to_pd_wdev(wiphy)) + padapter = wiphy_to_adapter(wiphy); + else + #endif + if (wdev_to_ndev(wdev)) + padapter = (_adapter *)rtw_netdev_priv(wdev_to_ndev(wdev)); + else { + err = -EINVAL; + goto exit; + } +#else + struct wireless_dev *wdev; + + if (ndev == NULL) { + err = -EINVAL; + goto exit; + } + padapter = (_adapter *)rtw_netdev_priv(ndev); + wdev = ndev_to_wdev(ndev); +#endif + + pwdev_priv = adapter_wdev_data(padapter); + prochinfo = &padapter->rochinfo; +#ifdef CONFIG_P2P + pwdinfo = &padapter->wdinfo; +#ifdef CONFIG_CONCURRENT_MODE + is_p2p_find = (duration < (pwdinfo->ext_listen_interval)) ? _TRUE : _FALSE; +#endif +#endif + + *cookie = ATOMIC_INC_RETURN(&prochinfo->ro_ch_cookie_gen); + + RTW_INFO(FUNC_ADPT_FMT"%s ch:%u duration:%d, cookie:0x%llx\n" + , FUNC_ADPT_ARG(padapter), wdev == wiphy_to_pd_wdev(wiphy) ? " PD" : "" + , remain_ch, duration, *cookie); + + if (rtw_chset_search_ch(adapter_to_chset(padapter), remain_ch) < 0) { + RTW_WARN(FUNC_ADPT_FMT" invalid ch:%u\n", FUNC_ADPT_ARG(padapter), remain_ch); + err = -EFAULT; + goto exit; + } + +#ifdef CONFIG_MP_INCLUDED + if (rtw_mp_mode_check(padapter)) { + RTW_INFO("MP mode block remain_on_channel request\n"); + err = -EFAULT; + goto exit; + } +#endif + + if (_FAIL == rtw_pwr_wakeup(padapter)) { + err = -EFAULT; + goto exit; + } + + rtw_scan_abort(padapter); +#if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_P2P) + /*don't scan_abort during p2p_listen.*/ + if (is_p2p_find) + rtw_mi_buddy_scan_abort(padapter, _TRUE); +#endif /* defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_P2P) */ + + if (rtw_cfg80211_get_is_roch(padapter) == _TRUE) { + _cancel_timer_ex(&padapter->rochinfo.remain_on_ch_timer); + rtw_cancel_roch_cmd(padapter, 0, NULL, RTW_CMDF_WAIT_ACK); + } + +#ifdef CONFIG_P2P + /* if(!rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT) && !rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) */ + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) + #if defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_P2P) + && ((padapter->iface_id == padapter->registrypriv.sel_p2p_iface)) + #endif + ) { + rtw_p2p_enable(padapter, P2P_ROLE_DEVICE); + padapter->wdinfo.listen_channel = remain_ch; + RTW_INFO(FUNC_ADPT_FMT" init listen_channel %u\n" + , FUNC_ADPT_ARG(padapter), padapter->wdinfo.listen_channel); + } else if (rtw_p2p_chk_state(pwdinfo , P2P_STATE_LISTEN) + && (time_after_eq(rtw_get_current_time(), pwdev_priv->probe_resp_ie_update_time) + && rtw_get_passing_time_ms(pwdev_priv->probe_resp_ie_update_time) < 50) + ) { + if (padapter->wdinfo.listen_channel != remain_ch) { + padapter->wdinfo.listen_channel = remain_ch; + RTW_INFO(FUNC_ADPT_FMT" update listen_channel %u\n" + , FUNC_ADPT_ARG(padapter), padapter->wdinfo.listen_channel); + } + } else { + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, role=%d, p2p_state=%d\n", __func__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo)); +#endif + } + + rtw_p2p_set_state(pwdinfo, P2P_STATE_LISTEN); +#endif /* CONFIG_P2P */ + + #ifdef RTW_ROCH_DURATION_ENLARGE + if (duration < 400) + duration = duration * 3; /* extend from exper */ + #endif + +#if defined(RTW_ROCH_BACK_OP) && defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_P2P) + if (rtw_mi_check_status(padapter, MI_LINKED)) { + if (is_p2p_find) /* p2p_find , duration<1000 */ + duration = duration + pwdinfo->ext_listen_interval; + } +#endif /* defined (RTW_ROCH_BACK_OP) && defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_P2P) */ + + rtw_cfg80211_set_is_roch(padapter, _TRUE); + prochinfo->ro_ch_wdev = wdev; + prochinfo->remain_on_ch_cookie = *cookie; + rtw_cfg80211_set_last_ro_ch_time(padapter); + _rtw_memcpy(&prochinfo->remain_on_ch_channel, channel, sizeof(struct ieee80211_channel)); + #if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) + prochinfo->remain_on_ch_type = channel_type; + #endif + prochinfo->restore_channel = rtw_get_oper_ch(padapter); + + rtw_roch_cmd(padapter, *cookie, wdev, channel, prochinfo->remain_on_ch_type, + duration, RTW_CMDF_WAIT_ACK); + + rtw_cfg80211_ready_on_channel(wdev, *cookie, channel, channel_type, duration, GFP_KERNEL); +exit: + return err; +} + +static s32 cfg80211_rtw_cancel_remain_on_channel(struct wiphy *wiphy, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + struct wireless_dev *wdev, +#else + struct net_device *ndev, +#endif + u64 cookie) +{ + s32 err = 0; + _adapter *padapter; + struct rtw_wdev_priv *pwdev_priv; + struct roch_info *prochinfo; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + #if defined(RTW_DEDICATED_P2P_DEVICE) + if (wdev == wiphy_to_pd_wdev(wiphy)) + padapter = wiphy_to_adapter(wiphy); + else + #endif + if (wdev_to_ndev(wdev)) + padapter = (_adapter *)rtw_netdev_priv(wdev_to_ndev(wdev)); + else { + err = -EINVAL; + goto exit; + } +#else + struct wireless_dev *wdev; + + if (ndev == NULL) { + err = -EINVAL; + goto exit; + } + padapter = (_adapter *)rtw_netdev_priv(ndev); + wdev = ndev_to_wdev(ndev); +#endif + + pwdev_priv = adapter_wdev_data(padapter); + prochinfo = &padapter->rochinfo; +#ifdef CONFIG_P2P + pwdinfo = &padapter->wdinfo; +#endif + + RTW_INFO(FUNC_ADPT_FMT"%s cookie:0x%llx\n" + , FUNC_ADPT_ARG(padapter), wdev == wiphy_to_pd_wdev(wiphy) ? " PD" : "" + , cookie); + + if (rtw_cfg80211_get_is_roch(padapter) == _TRUE) { + _cancel_timer_ex(&padapter->rochinfo.remain_on_ch_timer); + rtw_cancel_roch_cmd(padapter, cookie, wdev, RTW_CMDF_WAIT_ACK); + } + +exit: + return err; +} + +#ifdef CONFIG_P2P +inline int rtw_cfg80211_iface_has_p2p_group_cap(_adapter *adapter) +{ +#if RTW_P2P_GROUP_INTERFACE + if (is_primary_adapter(adapter)) + return 0; +#endif + return 1; +} + +inline int rtw_cfg80211_is_p2p_scan(_adapter *adapter) +{ +#if RTW_P2P_GROUP_INTERFACE + if (rtw_cfg80211_iface_has_p2p_group_cap(adapter)) +#endif + { + struct wifidirect_info *wdinfo = &adapter->wdinfo; + + return rtw_p2p_chk_state(wdinfo, P2P_STATE_SCAN) + || rtw_p2p_chk_state(wdinfo, P2P_STATE_FIND_PHASE_SEARCH); + } + +#if RTW_P2P_GROUP_INTERFACE + #if defined(RTW_DEDICATED_P2P_DEVICE) + if (wiphy_to_pd_wdev(adapter_to_wiphy(adapter))) /* pd_wdev exist */ + return rtw_cfg80211_is_scan_by_pd_wdev(adapter); + #endif + { + /* + * For 2 RTW_P2P_GROUP_INTERFACE cases: + * 1. RTW_DEDICATED_P2P_DEVICE defined but upper layer don't use pd_wdev or + * 2. RTW_DEDICATED_P2P_DEVICE not defined + */ + struct rtw_wdev_priv *wdev_data = adapter_wdev_data(adapter); + _irqL irqL; + int is_p2p_scan = 0; + + _enter_critical_bh(&wdev_data->scan_req_lock, &irqL); + if (wdev_data->scan_request + && wdev_data->scan_request->n_ssids + && wdev_data->scan_request->ssids + && wdev_data->scan_request->ie + ) { + if (_rtw_memcmp(wdev_data->scan_request->ssids[0].ssid, "DIRECT-", 7) + && rtw_get_p2p_ie((u8 *)wdev_data->scan_request->ie, wdev_data->scan_request->ie_len, NULL, NULL)) + is_p2p_scan = 1; + } + _exit_critical_bh(&wdev_data->scan_req_lock, &irqL); + + return is_p2p_scan; + } +#endif +} + +#if defined(RTW_DEDICATED_P2P_DEVICE) +int rtw_pd_iface_alloc(struct wiphy *wiphy, const char *name, struct wireless_dev **pd_wdev) +{ + struct rtw_wiphy_data *wiphy_data = rtw_wiphy_priv(wiphy); + struct wireless_dev *wdev = NULL; + struct rtw_netdev_priv_indicator *npi; + _adapter *primary_adpt = wiphy_to_adapter(wiphy); + int ret = 0; + + if (wiphy_data->pd_wdev) { + RTW_WARN(FUNC_WIPHY_FMT" pd_wdev already exists\n", FUNC_WIPHY_ARG(wiphy)); + ret = -EBUSY; + goto exit; + } + + wdev = (struct wireless_dev *)rtw_zmalloc(sizeof(struct wireless_dev)); + if (!wdev) { + RTW_WARN(FUNC_WIPHY_FMT" allocate wdev fail\n", FUNC_WIPHY_ARG(wiphy)); + ret = -ENOMEM; + goto exit; + } + + wdev->wiphy = wiphy; + wdev->iftype = NL80211_IFTYPE_P2P_DEVICE; + _rtw_memcpy(wdev->address, adapter_mac_addr(primary_adpt), ETH_ALEN); + + wiphy_data->pd_wdev = wdev; + *pd_wdev = wdev; + + RTW_INFO(FUNC_WIPHY_FMT" pd_wdev:%p, addr="MAC_FMT" added\n" + , FUNC_WIPHY_ARG(wiphy), wdev, MAC_ARG(wdev_address(wdev))); + +exit: + if (ret && wdev) { + rtw_mfree((u8 *)wdev, sizeof(struct wireless_dev)); + wdev = NULL; + } + + return ret; +} + +void rtw_pd_iface_free(struct wiphy *wiphy) +{ + struct dvobj_priv *dvobj = wiphy_to_dvobj(wiphy); + struct rtw_wiphy_data *wiphy_data = rtw_wiphy_priv(wiphy); + u8 rtnl_lock_needed; + + if (!wiphy_data->pd_wdev) + goto exit; + + RTW_INFO(FUNC_WIPHY_FMT" pd_wdev:%p, addr="MAC_FMT"\n" + , FUNC_WIPHY_ARG(wiphy), wiphy_data->pd_wdev + , MAC_ARG(wdev_address(wiphy_data->pd_wdev))); + + rtnl_lock_needed = rtw_rtnl_lock_needed(dvobj); + if (rtnl_lock_needed) + rtnl_lock(); + cfg80211_unregister_wdev(wiphy_data->pd_wdev); + if (rtnl_lock_needed) + rtnl_unlock(); + + rtw_mfree((u8 *)wiphy_data->pd_wdev, sizeof(struct wireless_dev)); + wiphy_data->pd_wdev = NULL; + +exit: + return; +} + +static int cfg80211_rtw_start_p2p_device(struct wiphy *wiphy, struct wireless_dev *wdev) +{ + _adapter *adapter = wiphy_to_adapter(wiphy); + + RTW_INFO(FUNC_WIPHY_FMT" wdev=%p\n", FUNC_WIPHY_ARG(wiphy), wdev); + + rtw_p2p_enable(adapter, P2P_ROLE_DEVICE); + return 0; +} + +static void cfg80211_rtw_stop_p2p_device(struct wiphy *wiphy, struct wireless_dev *wdev) +{ + _adapter *adapter = wiphy_to_adapter(wiphy); + + RTW_INFO(FUNC_WIPHY_FMT" wdev=%p\n", FUNC_WIPHY_ARG(wiphy), wdev); + + if (rtw_cfg80211_is_p2p_scan(adapter)) + rtw_scan_abort(adapter); + + rtw_p2p_enable(adapter, P2P_ROLE_DISABLE); +} + +inline int rtw_cfg80211_redirect_pd_wdev(struct wiphy *wiphy, u8 *ra, struct wireless_dev **wdev) +{ + struct wireless_dev *pd_wdev = wiphy_to_pd_wdev(wiphy); + + if (pd_wdev && pd_wdev != *wdev + && _rtw_memcmp(wdev_address(pd_wdev), ra, ETH_ALEN) == _TRUE + ) { + *wdev = pd_wdev; + return 1; + } + return 0; +} + +inline int rtw_cfg80211_is_scan_by_pd_wdev(_adapter *adapter) +{ + struct wiphy *wiphy = adapter_to_wiphy(adapter); + struct rtw_wdev_priv *wdev_data = adapter_wdev_data(adapter); + struct wireless_dev *wdev = NULL; + _irqL irqL; + + _enter_critical_bh(&wdev_data->scan_req_lock, &irqL); + if (wdev_data->scan_request) + wdev = wdev_data->scan_request->wdev; + _exit_critical_bh(&wdev_data->scan_req_lock, &irqL); + + if (wdev && wdev == wiphy_to_pd_wdev(wiphy)) + return 1; + + return 0; +} +#endif /* RTW_DEDICATED_P2P_DEVICE */ +#endif /* CONFIG_P2P */ + +inline void rtw_cfg80211_set_is_mgmt_tx(_adapter *adapter, u8 val) +{ + struct rtw_wdev_priv *wdev_priv = adapter_wdev_data(adapter); + + wdev_priv->is_mgmt_tx = val; + rtw_mi_update_iface_status(&(adapter->mlmepriv), 0); +} + +inline u8 rtw_cfg80211_get_is_mgmt_tx(_adapter *adapter) +{ + struct rtw_wdev_priv *wdev_priv = adapter_wdev_data(adapter); + + return wdev_priv->is_mgmt_tx; +} + +static int _cfg80211_rtw_mgmt_tx(_adapter *padapter, u8 tx_ch, u8 no_cck, const u8 *buf, size_t len, int wait_ack) +{ + struct xmit_frame *pmgntframe; + struct pkt_attrib *pattrib; + unsigned char *pframe; + int ret = _FAIL; + bool ack = _TRUE; + struct rtw_ieee80211_hdr *pwlanhdr; +#if defined(RTW_ROCH_BACK_OP) && defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE) + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); +#endif + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + u8 u_ch = rtw_mi_get_union_chan(padapter); + u8 leave_op = 0; + struct roch_info *prochinfo = &padapter->rochinfo; +#if defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE) + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif + + rtw_cfg80211_set_is_mgmt_tx(padapter, 1); + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_ScanNotify(padapter, _TRUE); +#endif + +#ifdef CONFIG_P2P + if (rtw_cfg80211_get_is_roch(padapter) == _TRUE) { + #ifdef CONFIG_CONCURRENT_MODE + if (!check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE)) { + RTW_INFO("%s, extend ro ch time\n", __func__); + _set_timer(&padapter->rochinfo.remain_on_ch_timer, pwdinfo->ext_listen_period); + } + #endif /* CONFIG_CONCURRENT_MODE */ + } +#endif /* CONFIG_P2P */ + +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC)) + /* don't set channel, issue frame directly */ + goto issue_mgmt_frame; + } +#endif /* CONFIG_MCC_MODE */ + + if (rtw_mi_check_status(padapter, MI_LINKED) + && tx_ch != u_ch + ) { + rtw_leave_opch(padapter); + leave_op = 1; + } + + if (tx_ch != rtw_get_oper_ch(padapter)) + set_channel_bwmode(padapter, tx_ch, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); +#ifdef CONFIG_MCC_MODE +issue_mgmt_frame: +#endif + /* starting alloc mgmt frame to dump it */ + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + /* ret = -ENOMEM; */ + ret = _FAIL; + goto exit; + } + + /* update attribute */ + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + + if (no_cck && IS_CCK_RATE(pattrib->rate)) { + /* force OFDM 6M rate*/ + pattrib->rate = MGN_6M; + pattrib->raid = rtw_get_mgntframe_raid(padapter, WIRELESS_11G); + } + + pattrib->retry_ctrl = _FALSE; + + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + + _rtw_memcpy(pframe, (void *)buf, len); + pattrib->pktlen = len; + + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + /* update seq number */ + pmlmeext->mgnt_seq = GetSequence(pwlanhdr); + pattrib->seqnum = pmlmeext->mgnt_seq; + pmlmeext->mgnt_seq++; + +#ifdef CONFIG_P2P + rtw_xframe_chk_wfd_ie(pmgntframe); +#endif /* CONFIG_P2P */ + + pattrib->last_txcmdsz = pattrib->pktlen; + + if (wait_ack) { + if (dump_mgntframe_and_wait_ack(padapter, pmgntframe) != _SUCCESS) { + ack = _FALSE; + ret = _FAIL; + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, ack == _FAIL\n", __func__); +#endif + } else { + +#ifdef CONFIG_XMIT_ACK + if (!MLME_IS_MESH(padapter)) /* TODO: remove this sleep for all mode */ + rtw_msleep_os(50); +#endif +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, ack=%d, ok!\n", __func__, ack); +#endif + ret = _SUCCESS; + } + } else { + dump_mgntframe(padapter, pmgntframe); + ret = _SUCCESS; + } + +exit: + if (rtw_cfg80211_get_is_roch(padapter) + && !rtw_roch_stay_in_cur_chan(padapter) + && prochinfo->remain_on_ch_channel.hw_value != u_ch + ) { + /* roch is ongoing, switch back to rch */ + if (prochinfo->remain_on_ch_channel.hw_value != tx_ch) + set_channel_bwmode(padapter, prochinfo->remain_on_ch_channel.hw_value + , HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + } else if (leave_op) { + if (rtw_mi_check_status(padapter, MI_LINKED)) { + u8 u_bw = rtw_mi_get_union_bw(padapter); + u8 u_offset = rtw_mi_get_union_offset(padapter); + + set_channel_bwmode(padapter, u_ch, u_offset, u_bw); + } + rtw_back_opch(padapter); + } + + rtw_cfg80211_set_is_mgmt_tx(padapter, 0); + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_ScanNotify(padapter, _FALSE); +#endif + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("%s, ret=%d\n", __func__, ret); +#endif + + return ret; + +} + +u8 rtw_mgnt_tx_handler(_adapter *adapter, u8 *buf) +{ + u8 rst = H2C_CMD_FAIL; + struct mgnt_tx_parm *mgnt_parm = (struct mgnt_tx_parm *)buf; + + if (_cfg80211_rtw_mgmt_tx(adapter, mgnt_parm->tx_ch, mgnt_parm->no_cck, + mgnt_parm->buf, mgnt_parm->len, mgnt_parm->wait_ack) == _SUCCESS) + rst = H2C_SUCCESS; + + return rst; +} + +static int cfg80211_rtw_mgmt_tx(struct wiphy *wiphy, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + struct wireless_dev *wdev, +#else + struct net_device *ndev, +#endif +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0)) || defined(COMPAT_KERNEL_RELEASE) + struct ieee80211_channel *chan, + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) || defined(COMPAT_KERNEL_RELEASE) + bool offchan, + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 34)) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) + enum nl80211_channel_type channel_type, + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 36)) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) + bool channel_type_valid, + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) || defined(COMPAT_KERNEL_RELEASE) + unsigned int wait, + #endif + const u8 *buf, size_t len, + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + bool no_cck, + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + bool dont_wait_for_ack, + #endif +#else + struct cfg80211_mgmt_tx_params *params, +#endif + u64 *cookie) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) || defined(COMPAT_KERNEL_RELEASE) + struct ieee80211_channel *chan = params->chan; + const u8 *buf = params->buf; + size_t len = params->len; + bool no_cck = params->no_cck; +#endif +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 2, 0)) + bool no_cck = 0; +#endif + int ret = 0; + u8 tx_ret; + int wait_ack = 1; + const u8 *dump_buf = buf; + size_t dump_len = len; + u32 dump_limit = RTW_MAX_MGMT_TX_CNT; + u32 dump_cnt = 0; + u32 sleep_ms = 0; + u32 retry_guarantee_ms = 0; + bool ack = _TRUE; + u8 tx_ch; + u8 category, action; + u8 frame_styp; +#ifdef CONFIG_P2P + u8 is_p2p = 0; +#endif + int type = (-1); + systime start = rtw_get_current_time(); + _adapter *padapter; + struct dvobj_priv *dvobj; + struct rtw_wdev_priv *pwdev_priv; + struct rf_ctl_t *rfctl; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + #if defined(RTW_DEDICATED_P2P_DEVICE) + if (wdev == wiphy_to_pd_wdev(wiphy)) + padapter = wiphy_to_adapter(wiphy); + else + #endif + if (wdev_to_ndev(wdev)) + padapter = (_adapter *)rtw_netdev_priv(wdev_to_ndev(wdev)); + else { + ret = -EINVAL; + goto exit; + } +#else + struct wireless_dev *wdev; + + if (ndev == NULL) { + ret = -EINVAL; + goto exit; + } + padapter = (_adapter *)rtw_netdev_priv(ndev); + wdev = ndev_to_wdev(ndev); +#endif + + if (chan == NULL) { + ret = -EINVAL; + goto exit; + } + + rfctl = adapter_to_rfctl(padapter); + tx_ch = (u8)ieee80211_frequency_to_channel(chan->center_freq); + if (IS_CH_WAITING(rfctl)) { + #ifdef CONFIG_DFS_MASTER + if (_rtw_rfctl_overlap_radar_detect_ch(rfctl, tx_ch, CHANNEL_WIDTH_20, HAL_PRIME_CHNL_OFFSET_DONT_CARE)) { + ret = -EINVAL; + goto exit; + } + #endif + } + + dvobj = adapter_to_dvobj(padapter); + pwdev_priv = adapter_wdev_data(padapter); + + /* cookie generation */ + *cookie = pwdev_priv->mgmt_tx_cookie++; + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO(FUNC_ADPT_FMT"%s len=%zu, ch=%d" + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 34)) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) + ", ch_type=%d" + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 36)) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) + ", channel_type_valid=%d" + #endif + "\n", FUNC_ADPT_ARG(padapter), wdev == wiphy_to_pd_wdev(wiphy) ? " PD" : "" + , len, tx_ch + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 34)) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) + , channel_type + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 34)) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) + , channel_type_valid + #endif + ); +#endif /* CONFIG_DEBUG_CFG80211 */ + + /* indicate ack before issue frame to avoid racing with rsp frame */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + rtw_cfg80211_mgmt_tx_status(wdev, *cookie, buf, len, ack, GFP_KERNEL); +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 34) && LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 36)) + cfg80211_action_tx_status(ndev, *cookie, buf, len, ack, GFP_KERNEL); +#endif + + frame_styp = le16_to_cpu(((struct rtw_ieee80211_hdr_3addr *)buf)->frame_ctl) & IEEE80211_FCTL_STYPE; + if (IEEE80211_STYPE_PROBE_RESP == frame_styp) { +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO("RTW_Tx: probe_resp tx_ch=%d, no_cck=%u, da="MAC_FMT"\n", tx_ch, no_cck, MAC_ARG(GetAddr1Ptr(buf))); +#endif /* CONFIG_DEBUG_CFG80211 */ + wait_ack = 0; + goto dump; + } + else if (frame_styp == RTW_IEEE80211_STYPE_AUTH) { + int retval = 0; + + RTW_INFO("RTW_Tx:tx_ch=%d, no_cck=%u, da="MAC_FMT"\n", tx_ch, no_cck, MAC_ARG(GetAddr1Ptr(buf))); + + retval = rtw_sae_preprocess(padapter, buf, len, _TRUE); + if (retval == 2) + goto exit; + if (retval == 0) + RTW_INFO("RTW_Tx:AUTH\n"); + dump_limit = 1; + goto dump; + } + + if (rtw_action_frame_parse(buf, len, &category, &action) == _FALSE) { + RTW_INFO(FUNC_ADPT_FMT" frame_control:0x%02x\n", FUNC_ADPT_ARG(padapter), + le16_to_cpu(((struct rtw_ieee80211_hdr_3addr *)buf)->frame_ctl)); + goto exit; + } + + RTW_INFO("RTW_Tx:tx_ch=%d, no_cck=%u, da="MAC_FMT"\n", tx_ch, no_cck, MAC_ARG(GetAddr1Ptr(buf))); +#ifdef CONFIG_P2P + type = rtw_p2p_check_frames(padapter, buf, len, _TRUE); + if (type >= 0) { + is_p2p = 1; + no_cck = 1; /* force no CCK for P2P frames */ + goto dump; + } +#endif +#ifdef CONFIG_RTW_MESH + if (MLME_IS_MESH(padapter)) { + type = rtw_mesh_check_frames_tx(padapter, &dump_buf, &dump_len); + if (type >= 0) { + dump_limit = 1; + goto dump; + } + } +#endif + if (category == RTW_WLAN_CATEGORY_PUBLIC) { + RTW_INFO("RTW_Tx:%s\n", action_public_str(action)); + switch (action) { + case ACT_PUBLIC_GAS_INITIAL_REQ: + case ACT_PUBLIC_GAS_INITIAL_RSP: + sleep_ms = 50; + retry_guarantee_ms = RTW_MAX_MGMT_TX_MS_GAS; + break; + } + } +#ifdef CONFIG_RTW_80211K + else if (category == RTW_WLAN_CATEGORY_RADIO_MEAS) + RTW_INFO("RTW_Tx: RRM Action\n"); +#endif + else + RTW_INFO("RTW_Tx:category(%u), action(%u)\n", category, action); + +dump: + + rtw_ps_deny(padapter, PS_DENY_MGNT_TX); + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = -EFAULT; + goto cancel_ps_deny; + } + + while (1) { + dump_cnt++; + + rtw_mi_set_scan_deny(padapter, 1000); + rtw_mi_scan_abort(padapter, _TRUE); + tx_ret = rtw_mgnt_tx_cmd(padapter, tx_ch, no_cck, dump_buf, dump_len, wait_ack, RTW_CMDF_WAIT_ACK); + if (tx_ret == _SUCCESS + || (dump_cnt >= dump_limit && rtw_get_passing_time_ms(start) >= retry_guarantee_ms)) + break; + + if (sleep_ms > 0) + rtw_msleep_os(sleep_ms); + } + + if (tx_ret != _SUCCESS || dump_cnt > 1) { + RTW_INFO(FUNC_ADPT_FMT" %s (%d/%d) in %d ms\n", FUNC_ADPT_ARG(padapter), + tx_ret == _SUCCESS ? "OK" : "FAIL", dump_cnt, dump_limit, rtw_get_passing_time_ms(start)); + } + +#ifdef CONFIG_P2P + if (is_p2p) { + switch (type) { + case P2P_GO_NEGO_CONF: + if (0) { + RTW_INFO(FUNC_ADPT_FMT" Nego confirm. state=%u, status=%u, iaddr="MAC_FMT"\n" + , FUNC_ADPT_ARG(padapter), pwdev_priv->nego_info.state, pwdev_priv->nego_info.status + , MAC_ARG(pwdev_priv->nego_info.iface_addr)); + } + if (pwdev_priv->nego_info.state == 2 + && pwdev_priv->nego_info.status == 0 + && rtw_check_invalid_mac_address(pwdev_priv->nego_info.iface_addr, _FALSE) == _FALSE + ) { + _adapter *intended_iface = dvobj_get_adapter_by_addr(dvobj, pwdev_priv->nego_info.iface_addr); + + if (intended_iface) { + RTW_INFO(FUNC_ADPT_FMT" Nego confirm. Allow only "ADPT_FMT" to scan for 2000 ms\n" + , FUNC_ADPT_ARG(padapter), ADPT_ARG(intended_iface)); + /* allow only intended_iface to do scan for 2000 ms */ + rtw_mi_set_scan_deny(padapter, 2000); + rtw_clear_scan_deny(intended_iface); + } + } + break; + case P2P_INVIT_RESP: + if (pwdev_priv->invit_info.flags & BIT(0) + && pwdev_priv->invit_info.status == 0 + ) { + rtw_clear_scan_deny(padapter); + RTW_INFO(FUNC_ADPT_FMT" agree with invitation of persistent group\n", + FUNC_ADPT_ARG(padapter)); + #if !RTW_P2P_GROUP_INTERFACE + rtw_mi_buddy_set_scan_deny(padapter, 5000); + #endif + rtw_pwr_wakeup_ex(padapter, 5000); + } + break; + } + } +#endif /* CONFIG_P2P */ + +cancel_ps_deny: + rtw_ps_deny_cancel(padapter, PS_DENY_MGNT_TX); + + if (dump_buf != buf) + rtw_mfree((u8 *)dump_buf, dump_len); +exit: + return ret; +} + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 8, 0)) +static void cfg80211_rtw_mgmt_frame_register(struct wiphy *wiphy, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + struct wireless_dev *wdev, +#else + struct net_device *ndev, +#endif + u16 frame_type, bool reg) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + struct net_device *ndev = wdev_to_ndev(wdev); +#endif + _adapter *adapter; + struct rtw_wdev_priv *pwdev_priv; + + if (ndev == NULL) + goto exit; + + adapter = (_adapter *)rtw_netdev_priv(ndev); + pwdev_priv = adapter_wdev_data(adapter); + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO(FUNC_ADPT_FMT" frame_type:%x, reg:%d\n", FUNC_ADPT_ARG(adapter), + frame_type, reg); +#endif + + switch (frame_type) { + case IEEE80211_STYPE_AUTH: /* 0x00B0 */ + if (reg > 0) + SET_CFG80211_REPORT_MGMT(pwdev_priv, IEEE80211_STYPE_AUTH); + else + CLR_CFG80211_REPORT_MGMT(pwdev_priv, IEEE80211_STYPE_AUTH); + break; + case IEEE80211_STYPE_PROBE_REQ: /* 0x0040 */ + if (reg > 0) + SET_CFG80211_REPORT_MGMT(pwdev_priv, IEEE80211_STYPE_PROBE_REQ); + else + CLR_CFG80211_REPORT_MGMT(pwdev_priv, IEEE80211_STYPE_PROBE_REQ); + break; +#ifdef not_yet + case IEEE80211_STYPE_ACTION: /* 0x00D0 */ + if (reg > 0) + SET_CFG80211_REPORT_MGMT(pwdev_priv, IEEE80211_STYPE_ACTION); + else + CLR_CFG80211_REPORT_MGMT(pwdev_priv, IEEE80211_STYPE_ACTION); + break; +#endif + default: + break; + } + +exit: + return; +} +#else +static void cfg80211_rtw_update_mgmt_frame_register( + struct wiphy *wiphy, + struct wireless_dev *wdev, + struct mgmt_frame_regs *upd) +{ + struct net_device *ndev; + _adapter *padapter; + struct rtw_wdev_priv *pwdev_priv; + u32 rtw_stypes_mask = 0; + u32 rtw_mstypes_mask = 0; + + ndev = wdev_to_ndev(wdev); + + if (ndev == NULL) + goto exit; + + padapter = (_adapter *)rtw_netdev_priv(ndev); + pwdev_priv = adapter_wdev_data(padapter); + + rtw_stypes_mask = BIT(IEEE80211_STYPE_AUTH >> 4); + +#ifdef CONFIG_DEBUG_CFG80211 + RTW_INFO(FUNC_ADPT_FMT " global_stypes:0x%08x interface_stypes:0x%08x\n", + FUNC_ADPT_ARG(padapter), upd->global_stypes, upd->interface_stypes); + RTW_INFO(FUNC_ADPT_FMT " global_mcast_stypes:0x%08x interface_mcast_stypes:0x%08x\n", + FUNC_ADPT_ARG(padapter), upd->global_mcast_stypes, upd->interface_mcast_stypes); + RTW_INFO(FUNC_ADPT_FMT " old_regs:0x%08x new_regs:0x%08x\n", + FUNC_ADPT_ARG(padapter), pwdev_priv->mgmt_regs, + (upd->interface_stypes & rtw_stypes_mask)); +#endif + if (pwdev_priv->mgmt_regs != + (upd->interface_stypes & rtw_stypes_mask)) { + pwdev_priv->mgmt_regs = (upd->interface_stypes & rtw_stypes_mask); + } + +exit: + return; +} +#endif + +#if defined(CONFIG_TDLS) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) +static int cfg80211_rtw_tdls_mgmt(struct wiphy *wiphy, + struct net_device *ndev, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0)) + const u8 *peer, +#else + u8 *peer, +#endif + u8 action_code, + u8 dialog_token, + u16 status_code, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 15, 0)) + u32 peer_capability, +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 17, 0)) + bool initiator, +#endif + const u8 *buf, + size_t len) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; + int ret = 0; + struct tdls_txmgmt txmgmt; + + if (hal_chk_wl_func(padapter, WL_FUNC_TDLS) == _FALSE) { + RTW_INFO("Discard tdls action:%d, since hal doesn't support tdls\n", action_code); + goto discard; + } + + if (rtw_is_tdls_enabled(padapter) == _FALSE) { + RTW_INFO("TDLS is not enabled\n"); + goto discard; + } + + if (rtw_tdls_is_driver_setup(padapter)) { + RTW_INFO("Discard tdls action:%d, let driver to set up direct link\n", action_code); + goto discard; + } + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + _rtw_memcpy(txmgmt.peer, peer, ETH_ALEN); + txmgmt.action_code = action_code; + txmgmt.dialog_token = dialog_token; + txmgmt.status_code = status_code; + txmgmt.len = len; + txmgmt.buf = (u8 *)rtw_malloc(txmgmt.len); + if (txmgmt.buf == NULL) { + ret = -ENOMEM; + goto bad; + } + _rtw_memcpy(txmgmt.buf, (void *)buf, txmgmt.len); + + /* Debug purpose */ +#if 1 + RTW_INFO("%s %d\n", __FUNCTION__, __LINE__); + RTW_INFO("peer:"MAC_FMT", action code:%d, dialog:%d, status code:%d\n", + MAC_ARG(txmgmt.peer), txmgmt.action_code, + txmgmt.dialog_token, txmgmt.status_code); + if (txmgmt.len > 0) { + int i = 0; + for (; i < len; i++) + printk("%02x ", *(txmgmt.buf + i)); + RTW_INFO("len:%d\n", (u32)txmgmt.len); + } +#endif + + switch (txmgmt.action_code) { + case TDLS_SETUP_REQUEST: + issue_tdls_setup_req(padapter, &txmgmt, _TRUE); + break; + case TDLS_SETUP_RESPONSE: + issue_tdls_setup_rsp(padapter, &txmgmt); + break; + case TDLS_SETUP_CONFIRM: + issue_tdls_setup_cfm(padapter, &txmgmt); + break; + case TDLS_TEARDOWN: + issue_tdls_teardown(padapter, &txmgmt, _TRUE); + break; + case TDLS_DISCOVERY_REQUEST: + issue_tdls_dis_req(padapter, &txmgmt); + break; + case TDLS_DISCOVERY_RESPONSE: + issue_tdls_dis_rsp(padapter, &txmgmt, pmlmeinfo->enc_algo ? _TRUE : _FALSE); + break; + } + +bad: + if (txmgmt.buf) + rtw_mfree(txmgmt.buf, txmgmt.len); + +discard: + return ret; +} + +static int cfg80211_rtw_tdls_oper(struct wiphy *wiphy, + struct net_device *ndev, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0)) + const u8 *peer, +#else + u8 *peer, +#endif + enum nl80211_tdls_operation oper) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct tdls_txmgmt txmgmt; + struct sta_info *ptdls_sta = NULL; + + RTW_INFO(FUNC_NDEV_FMT", nl80211_tdls_operation:%d\n", FUNC_NDEV_ARG(ndev), oper); + + if (hal_chk_wl_func(padapter, WL_FUNC_TDLS) == _FALSE) { + RTW_INFO("Discard tdls oper:%d, since hal doesn't support tdls\n", oper); + return 0; + } + + if (rtw_is_tdls_enabled(padapter) == _FALSE) { + RTW_INFO("TDLS is not enabled\n"); + return 0; + } + +#ifdef CONFIG_LPS + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_LEAVE, 0); +#endif /* CONFIG_LPS */ + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + if (peer) + _rtw_memcpy(txmgmt.peer, peer, ETH_ALEN); + + if (rtw_tdls_is_driver_setup(padapter)) { + /* these two cases are done by driver itself */ + if (oper == NL80211_TDLS_ENABLE_LINK || oper == NL80211_TDLS_DISABLE_LINK) + return 0; + } + + switch (oper) { + case NL80211_TDLS_DISCOVERY_REQ: + issue_tdls_dis_req(padapter, &txmgmt); + break; + case NL80211_TDLS_SETUP: +#ifdef CONFIG_WFD + if (_AES_ != padapter->securitypriv.dot11PrivacyAlgrthm) { + if (padapter->wdinfo.wfd_tdls_weaksec == _TRUE) + issue_tdls_setup_req(padapter, &txmgmt, _TRUE); + else + RTW_INFO("[%s] Current link is not AES, SKIP sending the tdls setup request!!\n", __FUNCTION__); + } else +#endif /* CONFIG_WFD */ + { + issue_tdls_setup_req(padapter, &txmgmt, _TRUE); + } + break; + case NL80211_TDLS_TEARDOWN: + ptdls_sta = rtw_get_stainfo(&(padapter->stapriv), txmgmt.peer); + if (ptdls_sta != NULL) { + txmgmt.status_code = _RSON_TDLS_TEAR_UN_RSN_; + issue_tdls_teardown(padapter, &txmgmt, _TRUE); + } else + RTW_INFO("TDLS peer not found\n"); + break; + case NL80211_TDLS_ENABLE_LINK: + RTW_INFO(FUNC_NDEV_FMT", NL80211_TDLS_ENABLE_LINK;mac:"MAC_FMT"\n", FUNC_NDEV_ARG(ndev), MAC_ARG(peer)); + ptdls_sta = rtw_get_stainfo(&(padapter->stapriv), (u8 *)peer); + if (ptdls_sta != NULL) { + rtw_tdls_set_link_established(padapter, _TRUE); + ptdls_sta->tdls_sta_state |= TDLS_LINKED_STATE; + ptdls_sta->state |= WIFI_ASOC_STATE; + rtw_tdls_cmd(padapter, txmgmt.peer, TDLS_ESTABLISHED); + } + break; + case NL80211_TDLS_DISABLE_LINK: + RTW_INFO(FUNC_NDEV_FMT", NL80211_TDLS_DISABLE_LINK;mac:"MAC_FMT"\n", FUNC_NDEV_ARG(ndev), MAC_ARG(peer)); + ptdls_sta = rtw_get_stainfo(&(padapter->stapriv), (u8 *)peer); + if (ptdls_sta != NULL) { + rtw_tdls_teardown_pre_hdl(padapter, ptdls_sta); + rtw_tdls_cmd(padapter, (u8 *)peer, TDLS_TEARDOWN_STA_LOCALLY_POST); + } + break; + } + return 0; +} +#endif /* CONFIG_TDLS */ + +#if defined(CONFIG_RTW_MESH) && (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) + +#if DBG_RTW_CFG80211_MESH_CONF +#define LEGACY_RATES_STR_LEN (RTW_G_RATES_NUM * 5 + 1) +int get_legacy_rates_str(struct wiphy *wiphy, enum nl80211_band band, u32 mask, char *buf) +{ + int i; + int cnt = 0; + + for (i = 0; i < wiphy->bands[band]->n_bitrates; i++) { + if (mask & BIT(i)) { + cnt += snprintf(buf + cnt, LEGACY_RATES_STR_LEN - cnt -1, "%d.%d " + , wiphy->bands[band]->bitrates[i].bitrate / 10 + , wiphy->bands[band]->bitrates[i].bitrate % 10); + if (cnt >= LEGACY_RATES_STR_LEN - 1) + break; + } + } + + return cnt; +} + +void dump_mesh_setup(void *sel, struct wiphy *wiphy, const struct mesh_setup *setup) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + struct cfg80211_chan_def *chdef = (struct cfg80211_chan_def *)(&setup->chandef); +#endif + struct ieee80211_channel *chan; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + chan = (struct ieee80211_channel *)chdef->chan; +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + chan = (struct ieee80211_channel *)setup->channel; +#endif + + RTW_PRINT_SEL(sel, "mesh_id:\"%s\", len:%u\n", setup->mesh_id, setup->mesh_id_len); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + RTW_PRINT_SEL(sel, "sync_method:%u\n", setup->sync_method); +#endif + RTW_PRINT_SEL(sel, "path_sel_proto:%u, path_metric:%u\n", setup->path_sel_proto, setup->path_metric); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + RTW_PRINT_SEL(sel, "auth_id:%u\n", setup->auth_id); +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) + if (setup->ie && setup->ie_len) { + RTW_PRINT_SEL(sel, "ie:%p, len:%u\n", setup->ie, setup->ie_len); + dump_ies(RTW_DBGDUMP, setup->ie, setup->ie_len); + } +#else + if (setup->vendor_ie && setup->vendor_ie_len) { + RTW_PRINT_SEL(sel, "ie:%p, len:%u\n", setup->vendor_ie, setup->vendor_ie_len); + dump_ies(RTW_DBGDUMP, setup->vendor_ie, setup->vendor_ie_len); + } +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) + RTW_PRINT_SEL(sel, "is_authenticated:%d, is_secure:%d\n", setup->is_authenticated, setup->is_secure); +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 10, 0)) + RTW_PRINT_SEL(sel, "user_mpm:%d\n", setup->user_mpm); +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + RTW_PRINT_SEL(sel, "dtim_period:%u, beacon_interval:%u\n", setup->dtim_period, setup->beacon_interval); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + RTW_PRINT_SEL(sel, "center_freq:%u, ch:%u, width:%s, cfreq1:%u, cfreq2:%u\n" + , chan->center_freq, chan->hw_value, nl80211_chan_width_str(chdef->width), chdef->center_freq1, chdef->center_freq2); +#else + RTW_PRINT_SEL(sel, "center_freq:%u, ch:%u, channel_type:%s\n" + , chan->center_freq, chan->hw_value, nl80211_channel_type_str(setup->channel_type)); +#endif +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + if (setup->mcast_rate[chan->band]) { + RTW_PRINT_SEL(sel, "mcast_rate:%d.%d\n" + , wiphy->bands[chan->band]->bitrates[setup->mcast_rate[chan->band] - 1].bitrate / 10 + , wiphy->bands[chan->band]->bitrates[setup->mcast_rate[chan->band] - 1].bitrate % 10 + ); + } +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + if (setup->basic_rates) { + char buf[LEGACY_RATES_STR_LEN] = {0}; + + get_legacy_rates_str(wiphy, chan->band, setup->basic_rates, buf); + RTW_PRINT_SEL(sel, "basic_rates:%s\n", buf); + } +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 9, 0)) + if (setup->beacon_rate.control[chan->band].legacy) { + char buf[LEGACY_RATES_STR_LEN] = {0}; + + get_legacy_rates_str(wiphy, chan->band, setup->beacon_rate.control[chan->band].legacy, buf); + RTW_PRINT_SEL(sel, "beacon_rate.legacy:%s\n", buf); + } + if (*((u32 *)&(setup->beacon_rate.control[chan->band].ht_mcs[0])) + || *((u32 *)&(setup->beacon_rate.control[chan->band].ht_mcs[4])) + || *((u16 *)&(setup->beacon_rate.control[chan->band].ht_mcs[8])) + ) { + RTW_PRINT_SEL(sel, "beacon_rate.ht_mcs:"HT_RX_MCS_BMP_FMT"\n" + , HT_RX_MCS_BMP_ARG(setup->beacon_rate.control[chan->band].ht_mcs)); + } + + if (setup->beacon_rate.control[chan->band].vht_mcs[0] + || setup->beacon_rate.control[chan->band].vht_mcs[1] + || setup->beacon_rate.control[chan->band].vht_mcs[2] + || setup->beacon_rate.control[chan->band].vht_mcs[3] + ) { + int i; + + for (i = 0; i < 4; i++) {/* parsing up to 4SS */ + u16 mcs_mask = setup->beacon_rate.control[chan->band].vht_mcs[i]; + + RTW_PRINT_SEL(sel, "beacon_rate.vht_mcs[%d]:%s\n", i + , mcs_mask == 0x00FF ? "0~7" : mcs_mask == 0x01FF ? "0~8" : mcs_mask == 0x03FF ? "0~9" : "invalid"); + } + } + + if (setup->beacon_rate.control[chan->band].gi) { + RTW_PRINT_SEL(sel, "beacon_rate.gi:%s\n" + , setup->beacon_rate.control[chan->band].gi == NL80211_TXRATE_FORCE_SGI ? "SGI" : + setup->beacon_rate.control[chan->band].gi == NL80211_TXRATE_FORCE_LGI ? "LGI" : "invalid" + ); + } +#endif +} + +void dump_mesh_config(void *sel, const struct mesh_config *conf) +{ + RTW_PRINT_SEL(sel, "dot11MeshRetryTimeout:%u\n", conf->dot11MeshRetryTimeout); + RTW_PRINT_SEL(sel, "dot11MeshConfirmTimeout:%u\n", conf->dot11MeshConfirmTimeout); + RTW_PRINT_SEL(sel, "dot11MeshHoldingTimeout:%u\n", conf->dot11MeshHoldingTimeout); + RTW_PRINT_SEL(sel, "dot11MeshMaxPeerLinks:%u\n", conf->dot11MeshMaxPeerLinks); + RTW_PRINT_SEL(sel, "dot11MeshMaxRetries:%u\n", conf->dot11MeshMaxRetries); + RTW_PRINT_SEL(sel, "dot11MeshTTL:%u\n", conf->dot11MeshTTL); + RTW_PRINT_SEL(sel, "element_ttl:%u\n", conf->element_ttl); + RTW_PRINT_SEL(sel, "auto_open_plinks:%d\n", conf->auto_open_plinks); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + RTW_PRINT_SEL(sel, "dot11MeshNbrOffsetMaxNeighbor:%u\n", conf->dot11MeshNbrOffsetMaxNeighbor); +#endif + + RTW_PRINT_SEL(sel, "dot11MeshHWMPmaxPREQretries:%u\n", conf->dot11MeshHWMPmaxPREQretries); + RTW_PRINT_SEL(sel, "path_refresh_time:%u\n", conf->path_refresh_time); + RTW_PRINT_SEL(sel, "min_discovery_timeout:%u\n", conf->min_discovery_timeout); + RTW_PRINT_SEL(sel, "dot11MeshHWMPactivePathTimeout:%u\n", conf->dot11MeshHWMPactivePathTimeout); + RTW_PRINT_SEL(sel, "dot11MeshHWMPpreqMinInterval:%u\n", conf->dot11MeshHWMPpreqMinInterval); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + RTW_PRINT_SEL(sel, "dot11MeshHWMPperrMinInterval:%u\n", conf->dot11MeshHWMPperrMinInterval); +#endif + RTW_PRINT_SEL(sel, "dot11MeshHWMPnetDiameterTraversalTime:%u\n", conf->dot11MeshHWMPnetDiameterTraversalTime); + RTW_PRINT_SEL(sel, "dot11MeshHWMPRootMode:%u\n", conf->dot11MeshHWMPRootMode); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + RTW_PRINT_SEL(sel, "dot11MeshHWMPRannInterval:%u\n", conf->dot11MeshHWMPRannInterval); + RTW_PRINT_SEL(sel, "dot11MeshGateAnnouncementProtocol:%d\n", conf->dot11MeshGateAnnouncementProtocol); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0)) + RTW_PRINT_SEL(sel, "dot11MeshForwarding:%d\n", conf->dot11MeshForwarding); + RTW_PRINT_SEL(sel, "rssi_threshold:%d\n", conf->rssi_threshold); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + RTW_PRINT_SEL(sel, "ht_opmode:0x%04x\n", conf->ht_opmode); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + RTW_PRINT_SEL(sel, "dot11MeshHWMPactivePathToRootTimeout:%u\n", conf->dot11MeshHWMPactivePathToRootTimeout); + RTW_PRINT_SEL(sel, "dot11MeshHWMProotInterval:%u\n", conf->dot11MeshHWMProotInterval); + RTW_PRINT_SEL(sel, "dot11MeshHWMPconfirmationInterval:%u\n", conf->dot11MeshHWMPconfirmationInterval); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + RTW_PRINT_SEL(sel, "power_mode:%s\n", nl80211_mesh_power_mode_str(conf->power_mode)); + RTW_PRINT_SEL(sel, "dot11MeshAwakeWindowDuration:%u\n", conf->dot11MeshAwakeWindowDuration); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + RTW_PRINT_SEL(sel, "plink_timeout:%u\n", conf->plink_timeout); +#endif +} +#endif /* DBG_RTW_CFG80211_MESH_CONF */ + +static void rtw_cfg80211_mesh_info_set_profile(struct rtw_mesh_info *minfo, const struct mesh_setup *setup) +{ + _rtw_memcpy(minfo->mesh_id, setup->mesh_id, setup->mesh_id_len); + minfo->mesh_id_len = setup->mesh_id_len; + minfo->mesh_pp_id = setup->path_sel_proto; + minfo->mesh_pm_id = setup->path_metric; + minfo->mesh_cc_id = 0; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + minfo->mesh_sp_id = setup->sync_method; +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + minfo->mesh_auth_id = setup->auth_id; +#else + if (setup->is_authenticated) { + u8 *rsn_ie; + sint rsn_ie_len; + struct rsne_info info; + u8 *akm; + u8 AKM_SUITE_SAE[4] = {0x00, 0x0F, 0xAC, 0x08}; + + rsn_ie = rtw_get_ie(setup->ie, WLAN_EID_RSN, &rsn_ie_len, setup->ie_len); + if (!rsn_ie || !rsn_ie_len) { + rtw_warn_on(1); + return; + } + + if (rtw_rsne_info_parse(rsn_ie, rsn_ie_len + 2, &info) != _SUCCESS) { + rtw_warn_on(1); + return; + } + + if (!info.akm_list || !info.akm_cnt) { + rtw_warn_on(1); + return; + } + + akm = info.akm_list; + while (akm < info.akm_list + info.akm_cnt * 4) { + if (_rtw_memcmp(akm, AKM_SUITE_SAE, 4) == _TRUE) { + minfo->mesh_auth_id = 0x01; + break; + } + } + + if (!minfo->mesh_auth_id) { + rtw_warn_on(1); + return; + } + } +#endif +} + +static inline bool chk_mesh_attr(enum nl80211_meshconf_params parm, u32 mask) +{ + return (mask >> (parm - 1)) & 0x1; +} + +static void rtw_cfg80211_mesh_cfg_set(_adapter *adapter, const struct mesh_config *conf, u32 mask) +{ + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + +#if 0 /* driver MPM */ + if (chk_mesh_attr(NL80211_MESHCONF_RETRY_TIMEOUT, mask)); + if (chk_mesh_attr(NL80211_MESHCONF_CONFIRM_TIMEOUT, mask)); + if (chk_mesh_attr(NL80211_MESHCONF_HOLDING_TIMEOUT, mask)); + if (chk_mesh_attr(NL80211_MESHCONF_MAX_PEER_LINKS, mask)); + if (chk_mesh_attr(NL80211_MESHCONF_MAX_RETRIES, mask)); +#endif + + if (chk_mesh_attr(NL80211_MESHCONF_TTL, mask)) + mcfg->dot11MeshTTL = conf->dot11MeshTTL; + if (chk_mesh_attr(NL80211_MESHCONF_ELEMENT_TTL, mask)) + mcfg->element_ttl = conf->element_ttl; + +#if 0 /* driver MPM */ + if (chk_mesh_attr(NL80211_MESHCONF_AUTO_OPEN_PLINKS, mask)); +#endif + +#if 0 /* TBD: synchronization */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + if (chk_mesh_attr(NL80211_MESHCONF_SYNC_OFFSET_MAX_NEIGHBOR, mask)); +#endif +#endif + + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_MAX_PREQ_RETRIES, mask)) + mcfg->dot11MeshHWMPmaxPREQretries = conf->dot11MeshHWMPmaxPREQretries; + if (chk_mesh_attr(NL80211_MESHCONF_PATH_REFRESH_TIME, mask)) + mcfg->path_refresh_time = conf->path_refresh_time; + if (chk_mesh_attr(NL80211_MESHCONF_MIN_DISCOVERY_TIMEOUT, mask)) + mcfg->min_discovery_timeout = conf->min_discovery_timeout; + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_ACTIVE_PATH_TIMEOUT, mask)) + mcfg->dot11MeshHWMPactivePathTimeout = conf->dot11MeshHWMPactivePathTimeout; + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_PREQ_MIN_INTERVAL, mask)) + mcfg->dot11MeshHWMPpreqMinInterval = conf->dot11MeshHWMPpreqMinInterval; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_PERR_MIN_INTERVAL, mask)) + mcfg->dot11MeshHWMPperrMinInterval = conf->dot11MeshHWMPperrMinInterval; +#endif + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_NET_DIAM_TRVS_TIME, mask)) + mcfg->dot11MeshHWMPnetDiameterTraversalTime = conf->dot11MeshHWMPnetDiameterTraversalTime; + + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_ROOTMODE, mask)) + mcfg->dot11MeshHWMPRootMode = conf->dot11MeshHWMPRootMode; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + if (chk_mesh_attr(NL80211_MESHCONF_GATE_ANNOUNCEMENTS, mask)) + mcfg->dot11MeshGateAnnouncementProtocol = conf->dot11MeshGateAnnouncementProtocol; + /* our current gate annc implementation rides on root annc with gate annc bit in PREQ flags */ + if (mcfg->dot11MeshGateAnnouncementProtocol + && mcfg->dot11MeshHWMPRootMode <= RTW_IEEE80211_ROOTMODE_ROOT + ) { + mcfg->dot11MeshHWMPRootMode = RTW_IEEE80211_PROACTIVE_RANN; + RTW_INFO(ADPT_FMT" enable PROACTIVE_RANN becaue gate annc is needed\n", ADPT_ARG(adapter)); + } + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_RANN_INTERVAL, mask)) + mcfg->dot11MeshHWMPRannInterval = conf->dot11MeshHWMPRannInterval; +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0)) + if (chk_mesh_attr(NL80211_MESHCONF_FORWARDING, mask)) + mcfg->dot11MeshForwarding = conf->dot11MeshForwarding; + + if (chk_mesh_attr(NL80211_MESHCONF_RSSI_THRESHOLD, mask)) + mcfg->rssi_threshold = conf->rssi_threshold; +#endif + +#if 0 /* controlled by driver */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + if (chk_mesh_attr(NL80211_MESHCONF_HT_OPMODE, mask)); +#endif +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_PATH_TO_ROOT_TIMEOUT, mask)) + mcfg->dot11MeshHWMPactivePathToRootTimeout = conf->dot11MeshHWMPactivePathToRootTimeout; + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_ROOT_INTERVAL, mask)) + mcfg->dot11MeshHWMProotInterval = conf->dot11MeshHWMProotInterval; + if (chk_mesh_attr(NL80211_MESHCONF_HWMP_CONFIRMATION_INTERVAL, mask)) + mcfg->dot11MeshHWMPconfirmationInterval = conf->dot11MeshHWMPconfirmationInterval; +#endif + +#if 0 /* TBD */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + if (chk_mesh_attr(NL80211_MESHCONF_POWER_MODE, mask)); + if (chk_mesh_attr(NL80211_MESHCONF_AWAKE_WINDOW, mask)); +#endif +#endif + +#if 0 /* driver MPM */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + if (chk_mesh_attr(NL80211_MESHCONF_PLINK_TIMEOUT, mask)); +#endif +#endif +} + +u8 *rtw_cfg80211_construct_mesh_beacon_ies(struct wiphy *wiphy, _adapter *adapter + , const struct mesh_config *conf, const struct mesh_setup *setup + , uint *ies_len) +{ + struct rtw_mesh_info *minfo = &adapter->mesh_info; + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + struct cfg80211_chan_def *chdef = (struct cfg80211_chan_def *)(&setup->chandef); +#endif + struct ieee80211_channel *chan; + u8 ch, bw, offset; +#endif + uint len; + u8 n_bitrates; + u8 ht = 0; + u8 vht = 0; + u8 *rsn_ie = NULL; + sint rsn_ie_len = 0; + u8 *ies = NULL, *c; + u8 supported_rates[RTW_G_RATES_NUM] = {0}; + int i; + + *ies_len = 0; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + chan = (struct ieee80211_channel *)chdef->chan; +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + chan = (struct ieee80211_channel *)setup->channel; +#endif + + n_bitrates = wiphy->bands[chan->band]->n_bitrates; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + rtw_get_chbw_from_cfg80211_chan_def(chdef, &ht, &ch, &bw, &offset); +#else + rtw_get_chbw_from_nl80211_channel_type(chan, setup->channel_type, &ht, &ch, &bw, &offset); +#endif + if (!ch) + goto exit; + +#if defined(CONFIG_80211AC_VHT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + vht = ht && ch > 14 && bw >= CHANNEL_WIDTH_80; /* VHT40/VHT20? */ +#endif + + RTW_INFO(FUNC_ADPT_FMT" => ch:%u,%u,%u, ht:%u, vht:%u\n" + , FUNC_ADPT_ARG(adapter), ch, bw, offset, ht, vht); +#endif + + rsn_ie = rtw_get_ie(setup->ie, WLAN_EID_RSN, &rsn_ie_len, setup->ie_len); + if (rsn_ie && !rsn_ie_len) { + rtw_warn_on(1); + rsn_ie = NULL; + } + + len = _BEACON_IE_OFFSET_ + + 2 /* 0-length SSID */ + + (n_bitrates >= 8 ? 8 : n_bitrates) + 2 /* Supported Rates */ + + 3 /* DS parameter set */ + + 6 /* TIM */ + + (n_bitrates > 8 ? n_bitrates - 8 + 2 : 0) /* Extended Supported Rates */ + + (rsn_ie ? rsn_ie_len + 2 : 0) /* RSN */ + #if defined(CONFIG_80211N_HT) + + (ht ? HT_CAP_IE_LEN + 2 + HT_OP_IE_LEN + 2 : 0) /* HT */ + #endif + #if defined(CONFIG_80211AC_VHT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + + (vht ? VHT_CAP_IE_LEN + 2 + VHT_OP_IE_LEN + 2 : 0) /* VHT */ + #endif + + minfo->mesh_id_len + 2 /* Mesh ID */ + + 9 /* Mesh configuration */ + ; + + ies = rtw_zmalloc(len); + if (!ies) + goto exit; + + /* timestamp */ + c = ies + 8; + + /* beacon interval */ + RTW_PUT_LE16(c , setup->beacon_interval); + c += 2; + + /* capability */ + if (rsn_ie) + *((u16 *)c) |= cpu_to_le16(cap_Privacy); + c += 2; + + /* SSID */ + c = rtw_set_ie(c, WLAN_EID_SSID, 0, NULL, NULL); + + /* Supported Rates */ + for (i = 0; i < n_bitrates; i++) { + supported_rates[i] = wiphy->bands[chan->band]->bitrates[i].bitrate / 5; + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + if (setup->basic_rates & BIT(i)) + #else + if (rtw_is_basic_rate_mix(supported_rates[i])) + #endif + supported_rates[i] |= IEEE80211_BASIC_RATE_MASK; + } + c = rtw_set_ie(c, WLAN_EID_SUPP_RATES, (n_bitrates >= 8 ? 8 : n_bitrates), supported_rates, NULL); + + /* DS parameter set */ + c = rtw_set_ie(c, WLAN_EID_DS_PARAMS, 1, &ch, NULL); + + /* TIM */ + *c = WLAN_EID_TIM; + *(c + 1) = 4; + c += 6; + //c = rtw_set_ie(c, _TIM_IE_, 4, NULL, NULL); + + /* Extended Supported Rates */ + if (n_bitrates > 8) + c = rtw_set_ie(c, WLAN_EID_EXT_SUPP_RATES, n_bitrates - 8, supported_rates + 8, NULL); + + /* RSN */ + if (rsn_ie) + c = rtw_set_ie(c, WLAN_EID_RSN, rsn_ie_len, rsn_ie + 2, NULL); + +#if defined(CONFIG_80211N_HT) + if (ht) { + struct ieee80211_sta_ht_cap *sta_ht_cap = &wiphy->bands[chan->band]->ht_cap; + u8 ht_cap[HT_CAP_IE_LEN]; + u8 ht_op[HT_OP_IE_LEN]; + + _rtw_memset(ht_cap, 0, HT_CAP_IE_LEN); + _rtw_memset(ht_op, 0, HT_OP_IE_LEN); + + /* WLAN_EID_HT_CAP */ + RTW_PUT_LE16(HT_CAP_ELE_CAP_INFO(ht_cap), sta_ht_cap->cap); + SET_HT_CAP_ELE_MAX_AMPDU_LEN_EXP(ht_cap, sta_ht_cap->ampdu_factor); + SET_HT_CAP_ELE_MIN_MPDU_S_SPACE(ht_cap, sta_ht_cap->ampdu_density); + _rtw_memcpy(HT_CAP_ELE_SUP_MCS_SET(ht_cap), &sta_ht_cap->mcs, 16); + c = rtw_set_ie(c, WLAN_EID_HT_CAP, HT_CAP_IE_LEN, ht_cap, NULL); + + /* WLAN_EID_HT_OPERATION */ + SET_HT_OP_ELE_PRI_CHL(ht_op, ch); + switch (offset) { + case HAL_PRIME_CHNL_OFFSET_LOWER: + SET_HT_OP_ELE_2ND_CHL_OFFSET(ht_op, SCA); + break; + case HAL_PRIME_CHNL_OFFSET_UPPER: + SET_HT_OP_ELE_2ND_CHL_OFFSET(ht_op, SCB); + break; + case HAL_PRIME_CHNL_OFFSET_DONT_CARE: + default: + SET_HT_OP_ELE_2ND_CHL_OFFSET(ht_op, SCN); + break; + } + if (bw >= CHANNEL_WIDTH_40) + SET_HT_OP_ELE_STA_CHL_WIDTH(ht_op, 1); + else + SET_HT_OP_ELE_STA_CHL_WIDTH(ht_op, 0); + c = rtw_set_ie(c, WLAN_EID_HT_OPERATION, HT_OP_IE_LEN, ht_op, NULL); + } +#endif /* defined(CONFIG_80211N_HT) */ + +#if defined(CONFIG_80211AC_VHT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + if (vht) { + struct ieee80211_sta_vht_cap *sta_vht_cap = &wiphy->bands[chan->band]->vht_cap; + u8 vht_cap[VHT_CAP_IE_LEN]; + u8 vht_op[VHT_OP_IE_LEN]; + u8 cch = rtw_get_center_ch(ch, bw, offset); + + _rtw_memset(vht_op, 0, VHT_OP_IE_LEN); + + /* WLAN_EID_VHT_CAPABILITY */ + _rtw_memcpy(vht_cap, &sta_vht_cap->cap, 4); + _rtw_memcpy(vht_cap + 4, &sta_vht_cap->vht_mcs, 8); + c = rtw_set_ie(c, WLAN_EID_VHT_CAPABILITY, VHT_CAP_IE_LEN, vht_cap, NULL); + + /* WLAN_EID_VHT_OPERATION */ + if (bw < CHANNEL_WIDTH_80) { + SET_VHT_OPERATION_ELE_CHL_WIDTH(vht_op, 0); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(vht_op, 0); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(vht_op, 0); + } else if (bw == CHANNEL_WIDTH_80) { + SET_VHT_OPERATION_ELE_CHL_WIDTH(vht_op, 1); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ1(vht_op, cch); + SET_VHT_OPERATION_ELE_CHL_CENTER_FREQ2(vht_op, 0); + } else { + RTW_ERR(FUNC_ADPT_FMT" unsupported BW:%u\n", FUNC_ADPT_ARG(adapter), bw); + rtw_warn_on(1); + rtw_mfree(ies, len); + goto exit; + } + + /* Hard code 1 stream, MCS0-7 is a min Basic VHT MCS rates */ + vht_op[3] = 0xfc; + vht_op[4] = 0xff; + c = rtw_set_ie(c, WLAN_EID_VHT_OPERATION, VHT_OP_IE_LEN, vht_op, NULL); + } +#endif /* defined(CONFIG_80211AC_VHT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) */ + + /* Mesh ID */ + c = rtw_set_ie_mesh_id(c, NULL, minfo->mesh_id, minfo->mesh_id_len); + + /* Mesh configuration */ + c = rtw_set_ie_mesh_config(c, NULL + , minfo->mesh_pp_id + , minfo->mesh_pm_id + , minfo->mesh_cc_id + , minfo->mesh_sp_id + , minfo->mesh_auth_id + , 0, 0, 0 + , 1 + , 0, 0 + , mcfg->dot11MeshForwarding + , 0, 0, 0 + ); + +#if DBG_RTW_CFG80211_MESH_CONF + RTW_INFO(FUNC_ADPT_FMT" ies_len:%u\n", FUNC_ADPT_ARG(adapter), len); + dump_ies(RTW_DBGDUMP, ies + _BEACON_IE_OFFSET_, len - _BEACON_IE_OFFSET_); +#endif + +exit: + if (ies) + *ies_len = len; + return ies; +} + +static int cfg80211_rtw_get_mesh_config(struct wiphy *wiphy, struct net_device *dev + , struct mesh_config *conf) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rtw_mesh_cfg *mesh_cfg = &adapter->mesh_cfg; + int ret = 0; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); + + /* driver MPM */ + conf->dot11MeshRetryTimeout = 0; + conf->dot11MeshConfirmTimeout = 0; + conf->dot11MeshHoldingTimeout = 0; + conf->dot11MeshMaxPeerLinks = mesh_cfg->max_peer_links; + conf->dot11MeshMaxRetries = 0; + + conf->dot11MeshTTL = mesh_cfg->dot11MeshTTL; + conf->element_ttl = mesh_cfg->element_ttl; + + /* driver MPM */ + conf->auto_open_plinks = 0; + + /* TBD: synchronization */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + conf->dot11MeshNbrOffsetMaxNeighbor = 0; +#endif + + conf->dot11MeshHWMPmaxPREQretries = mesh_cfg->dot11MeshHWMPmaxPREQretries; + conf->path_refresh_time = mesh_cfg->path_refresh_time; + conf->min_discovery_timeout = mesh_cfg->min_discovery_timeout; + conf->dot11MeshHWMPactivePathTimeout = mesh_cfg->dot11MeshHWMPactivePathTimeout; + conf->dot11MeshHWMPpreqMinInterval = mesh_cfg->dot11MeshHWMPpreqMinInterval; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + conf->dot11MeshHWMPperrMinInterval = mesh_cfg->dot11MeshHWMPperrMinInterval; +#endif + conf->dot11MeshHWMPnetDiameterTraversalTime = mesh_cfg->dot11MeshHWMPnetDiameterTraversalTime; + conf->dot11MeshHWMPRootMode = mesh_cfg->dot11MeshHWMPRootMode; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + conf->dot11MeshHWMPRannInterval = mesh_cfg->dot11MeshHWMPRannInterval; +#endif + conf->dot11MeshGateAnnouncementProtocol = mesh_cfg->dot11MeshGateAnnouncementProtocol; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0)) + conf->dot11MeshForwarding = mesh_cfg->dot11MeshForwarding; + conf->rssi_threshold = mesh_cfg->rssi_threshold; +#endif + + /* TBD */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) + conf->ht_opmode = 0xffff; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + conf->dot11MeshHWMPactivePathToRootTimeout = mesh_cfg->dot11MeshHWMPactivePathToRootTimeout; + conf->dot11MeshHWMProotInterval = mesh_cfg->dot11MeshHWMProotInterval; + conf->dot11MeshHWMPconfirmationInterval = mesh_cfg->dot11MeshHWMPconfirmationInterval; +#endif + + /* TBD: power save */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + conf->power_mode = NL80211_MESH_POWER_ACTIVE; + conf->dot11MeshAwakeWindowDuration = 0; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + conf->plink_timeout = mesh_cfg->plink_timeout; +#endif + + return ret; +} + +static void rtw_mbss_info_change_notify(_adapter *adapter, bool minfo_changed, bool need_work) +{ + if (need_work) + rtw_mesh_work(&adapter->mesh_work); +} + +static int cfg80211_rtw_update_mesh_config(struct wiphy *wiphy, struct net_device *dev + , u32 mask, const struct mesh_config *nconf) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + int ret = 0; + bool minfo_changed = _FALSE, need_work = _FALSE; + + RTW_INFO(FUNC_ADPT_FMT" mask:0x%08x\n", FUNC_ADPT_ARG(adapter), mask); + + rtw_cfg80211_mesh_cfg_set(adapter, nconf, mask); + update_beacon(adapter, WLAN_EID_MESH_CONFIG, NULL, _TRUE, 0); +#if CONFIG_RTW_MESH_CTO_MGATE_CARRIER + if (rtw_mesh_cto_mgate_required(adapter)) + rtw_netif_carrier_off(adapter->pnetdev); + else + rtw_netif_carrier_on(adapter->pnetdev); +#endif + need_work = rtw_ieee80211_mesh_root_setup(adapter); + + rtw_mbss_info_change_notify(adapter, minfo_changed, need_work); + + return ret; +} + +static int cfg80211_rtw_join_mesh(struct wiphy *wiphy, struct net_device *dev, + const struct mesh_config *conf, const struct mesh_setup *setup) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + u8 *ies = NULL; + uint ies_len; + int ret = 0; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); + +#if DBG_RTW_CFG80211_MESH_CONF + RTW_INFO(FUNC_ADPT_FMT" mesh_setup:\n", FUNC_ADPT_ARG(adapter)); + dump_mesh_setup(RTW_DBGDUMP, wiphy, setup); + RTW_INFO(FUNC_ADPT_FMT" mesh_config:\n", FUNC_ADPT_ARG(adapter)); + dump_mesh_config(RTW_DBGDUMP, conf); +#endif + + if (rtw_cfg80211_sync_iftype(adapter) != _SUCCESS) { + ret = -ENOTSUPP; + goto exit; + } + + /* initialization */ + rtw_mesh_init_mesh_info(adapter); + + /* apply cfg80211 settings*/ + rtw_cfg80211_mesh_info_set_profile(&adapter->mesh_info, setup); + rtw_cfg80211_mesh_cfg_set(adapter, conf, 0xFFFFFFFF); + + /* apply cfg80211 settings (join only) */ + rtw_mesh_cfg_init_max_peer_links(adapter, conf->dot11MeshMaxPeerLinks); + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + rtw_mesh_cfg_init_plink_timeout(adapter, conf->plink_timeout); + #endif + + rtw_ieee80211_mesh_root_setup(adapter); + + ies = rtw_cfg80211_construct_mesh_beacon_ies(wiphy, adapter, conf, setup, &ies_len); + if (!ies) { + ret = -EINVAL; + goto exit; + } + + /* start mbss */ + if (rtw_check_beacon_data(adapter, ies, ies_len) != _SUCCESS) { + ret = -EINVAL; + goto exit; + } + + rtw_mesh_work(&adapter->mesh_work); + +exit: + if (ies) + rtw_mfree(ies, ies_len); + if (ret) + rtw_mesh_deinit_mesh_info(adapter); + + return ret; +} + +static int cfg80211_rtw_leave_mesh(struct wiphy *wiphy, struct net_device *dev) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + int ret = 0; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); + + rtw_mesh_deinit_mesh_info(adapter); + + rtw_stop_ap_cmd(adapter, RTW_CMDF_WAIT_ACK); + + return ret; +} + +static int cfg80211_rtw_add_mpath(struct wiphy *wiphy, struct net_device *dev + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0)) + , const u8 *dst, const u8 *next_hop + #else + , u8 *dst, u8 *next_hop + #endif +) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_priv *stapriv = &adapter->stapriv; + struct sta_info *sta; + struct rtw_mesh_path *mpath; + int ret = 0; + + rtw_rcu_read_lock(); + + sta = rtw_get_stainfo(stapriv, next_hop); + if (!sta) { + ret = -ENOENT; + goto exit; + } + + mpath = rtw_mesh_path_add(adapter, dst); + if (!mpath) { + ret = -ENOENT; + goto exit; + } + + rtw_mesh_path_fix_nexthop(mpath, sta); + +exit: + rtw_rcu_read_unlock(); + + return ret; +} + +static int cfg80211_rtw_del_mpath(struct wiphy *wiphy, struct net_device *dev + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0)) + , const u8 *dst + #else + , u8 *dst + #endif +) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + int ret = 0; + + if (dst) { + if (rtw_mesh_path_del(adapter, dst)) { + ret = -ENOENT; + goto exit; + } + } else { + rtw_mesh_path_flush_by_iface(adapter); + } + +exit: + return ret; +} + +static int cfg80211_rtw_change_mpath(struct wiphy *wiphy, struct net_device *dev + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0)) + , const u8 *dst, const u8 *next_hop + #else + , u8 *dst, u8 *next_hop + #endif +) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_priv *stapriv = &adapter->stapriv; + struct sta_info *sta; + struct rtw_mesh_path *mpath; + int ret = 0; + + rtw_rcu_read_lock(); + + sta = rtw_get_stainfo(stapriv, next_hop); + if (!sta) { + ret = -ENOENT; + goto exit; + } + + mpath = rtw_mesh_path_lookup(adapter, dst); + if (!mpath) { + ret = -ENOENT; + goto exit; + } + + rtw_mesh_path_fix_nexthop(mpath, sta); + +exit: + rtw_rcu_read_unlock(); + + return ret; +} + +static void rtw_cfg80211_mpath_set_pinfo(struct rtw_mesh_path *mpath, u8 *next_hop, struct mpath_info *pinfo) +{ + struct sta_info *next_hop_sta = rtw_rcu_dereference(mpath->next_hop); + + if (next_hop_sta) + _rtw_memcpy(next_hop, next_hop_sta->cmn.mac_addr, ETH_ALEN); + else + _rtw_memset(next_hop, 0, ETH_ALEN); + + _rtw_memset(pinfo, 0, sizeof(*pinfo)); + + pinfo->generation = mpath->adapter->mesh_info.mesh_paths_generation; + + pinfo->filled = 0 + | MPATH_INFO_FRAME_QLEN + | MPATH_INFO_SN + | MPATH_INFO_METRIC + | MPATH_INFO_EXPTIME + | MPATH_INFO_DISCOVERY_TIMEOUT + | MPATH_INFO_DISCOVERY_RETRIES + | MPATH_INFO_FLAGS + ; + + pinfo->frame_qlen = mpath->frame_queue_len; + pinfo->sn = mpath->sn; + pinfo->metric = mpath->metric; + if (rtw_time_after(mpath->exp_time, rtw_get_current_time())) + pinfo->exptime = rtw_get_remaining_time_ms(mpath->exp_time); + pinfo->discovery_timeout = rtw_systime_to_ms(mpath->discovery_timeout); + pinfo->discovery_retries = mpath->discovery_retries; + if (mpath->flags & RTW_MESH_PATH_ACTIVE) + pinfo->flags |= NL80211_MPATH_FLAG_ACTIVE; + if (mpath->flags & RTW_MESH_PATH_RESOLVING) + pinfo->flags |= NL80211_MPATH_FLAG_RESOLVING; + if (mpath->flags & RTW_MESH_PATH_SN_VALID) + pinfo->flags |= NL80211_MPATH_FLAG_SN_VALID; + if (mpath->flags & RTW_MESH_PATH_FIXED) + pinfo->flags |= NL80211_MPATH_FLAG_FIXED; + if (mpath->flags & RTW_MESH_PATH_RESOLVED) + pinfo->flags |= NL80211_MPATH_FLAG_RESOLVED; +} + +static int cfg80211_rtw_get_mpath(struct wiphy *wiphy, struct net_device *dev, u8 *dst, u8 *next_hop, struct mpath_info *pinfo) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rtw_mesh_path *mpath; + int ret = 0; + + rtw_rcu_read_lock(); + + mpath = rtw_mesh_path_lookup(adapter, dst); + if (!mpath) { + ret = -ENOENT; + goto exit; + } + + rtw_cfg80211_mpath_set_pinfo(mpath, next_hop, pinfo); + +exit: + rtw_rcu_read_unlock(); + + return ret; +} + +static int cfg80211_rtw_dump_mpath(struct wiphy *wiphy, struct net_device *dev, int idx, u8 *dst, u8 *next_hop, struct mpath_info *pinfo) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rtw_mesh_path *mpath; + int ret = 0; + + rtw_rcu_read_lock(); + + mpath = rtw_mesh_path_lookup_by_idx(adapter, idx); + if (!mpath) { + ret = -ENOENT; + goto exit; + } + + _rtw_memcpy(dst, mpath->dst, ETH_ALEN); + rtw_cfg80211_mpath_set_pinfo(mpath, next_hop, pinfo); + +exit: + rtw_rcu_read_unlock(); + + return ret; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) +static void rtw_cfg80211_mpp_set_pinfo(struct rtw_mesh_path *mpath, u8 *mpp, struct mpath_info *pinfo) +{ + _rtw_memcpy(mpp, mpath->mpp, ETH_ALEN); + + _rtw_memset(pinfo, 0, sizeof(*pinfo)); + pinfo->generation = mpath->adapter->mesh_info.mpp_paths_generation; +} + +static int cfg80211_rtw_get_mpp(struct wiphy *wiphy, struct net_device *dev, u8 *dst, u8 *mpp, struct mpath_info *pinfo) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rtw_mesh_path *mpath; + int ret = 0; + + rtw_rcu_read_lock(); + + mpath = rtw_mpp_path_lookup(adapter, dst); + if (!mpath) { + ret = -ENOENT; + goto exit; + } + + rtw_cfg80211_mpp_set_pinfo(mpath, mpp, pinfo); + +exit: + rtw_rcu_read_unlock(); + + return ret; +} + +static int cfg80211_rtw_dump_mpp(struct wiphy *wiphy, struct net_device *dev, int idx, u8 *dst, u8 *mpp, struct mpath_info *pinfo) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rtw_mesh_path *mpath; + int ret = 0; + + rtw_rcu_read_lock(); + + mpath = rtw_mpp_path_lookup_by_idx(adapter, idx); + if (!mpath) { + ret = -ENOENT; + goto exit; + } + + _rtw_memcpy(dst, mpath->dst, ETH_ALEN); + rtw_cfg80211_mpp_set_pinfo(mpath, mpp, pinfo); + +exit: + rtw_rcu_read_unlock(); + + return ret; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) */ + +#endif /* defined(CONFIG_RTW_MESH) */ + +#if defined(CONFIG_PNO_SUPPORT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +static int cfg80211_rtw_sched_scan_start(struct wiphy *wiphy, + struct net_device *dev, + struct cfg80211_sched_scan_request *request) +{ + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct cfg80211_ssid *ssids; + int n_ssids = 0; + int interval = 0; + int i = 0; + u8 ret; + + if (padapter->bup == _FALSE) { + RTW_INFO("%s: net device is down.\n", __func__); + return -EIO; + } + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE || + check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE || + check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) == _TRUE) { + RTW_INFO("%s: device is busy.\n", __func__); + rtw_scan_abort(padapter); + } + + if (request == NULL) { + RTW_INFO("%s: invalid cfg80211_requests parameters.\n", __func__); + return -EINVAL; + } +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0) + +#if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 4, 0) + interval = request->scan_plans->interval; +#else + interval = request->interval; +#endif + n_ssids = request->n_match_sets; + ssids = (struct cfg80211_ssid *)rtw_zmalloc(n_ssids * sizeof(struct cfg80211_ssid)); + if(ssids == NULL) { + RTW_ERR("Fail to allocate ssids for PNO\n"); + return -ENOMEM; + } + for (i=0;in_match_sets;i++) { + ssids[i].ssid_len = request->match_sets[i].ssid.ssid_len; + memcpy(ssids[i].ssid, request->match_sets[i].ssid.ssid, + request->match_sets[i].ssid.ssid_len); + } +#else + interval = request->interval; + n_ssids = request->n_ssids; + ssids = request->ssids; +#endif +ret = rtw_android_cfg80211_pno_setup(dev, ssids, + n_ssids, interval); + if (ret < 0) { + RTW_INFO("%s ret: %d\n", __func__, ret); + goto exit; + } + + ret = rtw_android_pno_enable(dev, _TRUE); + if (ret < 0) { + RTW_INFO("%s ret: %d\n", __func__, ret); + goto exit; + } +exit: + return ret; +} + +static int cfg80211_rtw_sched_scan_stop(struct wiphy *wiphy, + struct net_device *dev) +{ + return rtw_android_pno_enable(dev, _FALSE); +} + +int cfg80211_rtw_suspend(struct wiphy *wiphy, struct cfg80211_wowlan *wow) { + RTW_DBG("==> %s\n",__func__); + RTW_DBG("<== %s\n",__func__); + return 0; +} + +int cfg80211_rtw_resume(struct wiphy *wiphy) { + + _adapter *padapter; + struct pwrctrl_priv *pwrpriv; + struct mlme_priv *pmlmepriv; + padapter = wiphy_to_adapter(wiphy); + pwrpriv = adapter_to_pwrctl(padapter); + pmlmepriv = &padapter->mlmepriv; + struct sitesurvey_parm parm; + int i, len; + + + RTW_DBG("==> %s\n",__func__); + if (pwrpriv->wowlan_last_wake_reason == RX_PNO) { + + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + _irqL irqL; + int PNOWakeupScanWaitCnt = 0; + + rtw_cfg80211_disconnected(padapter->rtw_wdev, 0, NULL, 0, 1, GFP_ATOMIC); + + rtw_init_sitesurvey_parm(padapter, &parm); + for (i=0;ipnlo_info->ssid_num && i < RTW_SSID_SCAN_AMOUNT; i++) { + len = pwrpriv->pno_ssid_list->node[i].SSID_len; + _rtw_memcpy(&parm.ssid[i].Ssid, pwrpriv->pno_ssid_list->node[i].SSID, len); + parm.ssid[i].SsidLength = len; + } + parm.ssid_num = pwrpriv->pnlo_info->ssid_num; + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + //This modification fix PNO wakeup reconnect issue with hidden SSID AP. + //rtw_sitesurvey_cmd(padapter, NULL); + rtw_sitesurvey_cmd(padapter, &parm); + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + for (PNOWakeupScanWaitCnt = 0; PNOWakeupScanWaitCnt < 10; PNOWakeupScanWaitCnt++) { + if(check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _FALSE) + break; + rtw_msleep_os(1000); + } + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + cfg80211_sched_scan_results(padapter->rtw_wdev->wiphy); + _exit_critical_bh(&pmlmepriv->lock, &irqL); + + } + RTW_DBG("<== %s\n",__func__); + return 0; + +} +#endif /* CONFIG_PNO_SUPPORT */ + +#ifdef CONFIG_80211N_HT +static void rtw_cfg80211_init_ht_capab_ex(_adapter *padapter + , struct ieee80211_sta_ht_cap *ht_cap, BAND_TYPE band, u8 rf_type) +{ + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct ht_priv *phtpriv = &pmlmepriv->htpriv; + u8 stbc_rx_enable = _FALSE; + + rtw_ht_use_default_setting(padapter); + + /* RX LDPC */ + if (TEST_FLAG(phtpriv->ldpc_cap, LDPC_HT_ENABLE_RX)) + ht_cap->cap |= IEEE80211_HT_CAP_LDPC_CODING; + + /* TX STBC */ + if (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_TX)) + ht_cap->cap |= IEEE80211_HT_CAP_TX_STBC; + + /* RX STBC */ + if (TEST_FLAG(phtpriv->stbc_cap, STBC_HT_ENABLE_RX)) { + /*rtw_rx_stbc 0: disable, bit(0):enable 2.4g, bit(1):enable 5g*/ + if (band == BAND_ON_2_4G) + stbc_rx_enable = (pregistrypriv->rx_stbc & BIT(0)) ? _TRUE : _FALSE; + if (band == BAND_ON_5G) + stbc_rx_enable = (pregistrypriv->rx_stbc & BIT(1)) ? _TRUE : _FALSE; + + if (stbc_rx_enable) { + switch (rf_type) { + case RF_1T1R: + ht_cap->cap |= IEEE80211_HT_CAP_RX_STBC_1R;/*RX STBC One spatial stream*/ + break; + + case RF_2T2R: + case RF_1T2R: + ht_cap->cap |= IEEE80211_HT_CAP_RX_STBC_1R;/* Only one spatial-stream STBC RX is supported */ + break; + case RF_3T3R: + case RF_3T4R: + case RF_4T4R: + ht_cap->cap |= IEEE80211_HT_CAP_RX_STBC_1R;/* Only one spatial-stream STBC RX is supported */ + break; + default: + RTW_INFO("[warning] rf_type %d is not expected\n", rf_type); + break; + } + } + } +} + +static void rtw_cfg80211_init_ht_capab(_adapter *padapter + , struct ieee80211_sta_ht_cap *ht_cap, BAND_TYPE band, u8 rf_type) +{ + struct registry_priv *regsty = &padapter->registrypriv; + u8 rx_nss = 0; + + if (!regsty->ht_enable || !is_supported_ht(regsty->wireless_mode)) + return; + + ht_cap->ht_supported = 1; + + ht_cap->cap = IEEE80211_HT_CAP_MAX_AMSDU; + + if (TEST_FLAG(regsty->short_gi, BIT0)) + ht_cap->cap |= IEEE80211_HT_CAP_SGI_20; + if (hal_is_bw_support(padapter, CHANNEL_WIDTH_40) + && ((band == BAND_ON_2_4G && REGSTY_IS_BW_2G_SUPPORT(regsty, CHANNEL_WIDTH_40)) + || (band == BAND_ON_5G && REGSTY_IS_BW_5G_SUPPORT(regsty, CHANNEL_WIDTH_40))) + ) { + ht_cap->cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40; + if (band == BAND_ON_2_4G) + ht_cap->cap |= IEEE80211_HT_CAP_DSSSCCK40; + if (TEST_FLAG(regsty->short_gi, BIT1)) + ht_cap->cap |= IEEE80211_HT_CAP_SGI_40; + } + + rtw_cfg80211_init_ht_capab_ex(padapter, ht_cap, band, rf_type); + + /* + *Maximum length of AMPDU that the STA can receive. + *Length = 2 ^ (13 + max_ampdu_length_exp) - 1 (octets) + */ + ht_cap->ampdu_factor = IEEE80211_HT_MAX_AMPDU_64K; + + /*Minimum MPDU start spacing , */ + ht_cap->ampdu_density = IEEE80211_HT_MPDU_DENSITY_16; + + ht_cap->mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED; + + rx_nss = GET_HAL_RX_NSS(padapter); + switch (rx_nss) { + case 1: + ht_cap->mcs.rx_mask[0] = 0xFF; + break; + case 2: + ht_cap->mcs.rx_mask[0] = 0xFF; + ht_cap->mcs.rx_mask[1] = 0xFF; + break; + case 3: + ht_cap->mcs.rx_mask[0] = 0xFF; + ht_cap->mcs.rx_mask[1] = 0xFF; + ht_cap->mcs.rx_mask[2] = 0xFF; + break; + case 4: + ht_cap->mcs.rx_mask[0] = 0xFF; + ht_cap->mcs.rx_mask[1] = 0xFF; + ht_cap->mcs.rx_mask[2] = 0xFF; + ht_cap->mcs.rx_mask[3] = 0xFF; + break; + default: + rtw_warn_on(1); + RTW_INFO("%s, error rf_type=%d, rx_nss=%d\n", __func__, rf_type, rx_nss); + }; + + ht_cap->mcs.rx_highest = cpu_to_le16( + rtw_ht_mcs_rate(hal_is_bw_support(padapter, CHANNEL_WIDTH_40) + , hal_is_bw_support(padapter, CHANNEL_WIDTH_40) ? ht_cap->cap & IEEE80211_HT_CAP_SGI_40 : ht_cap->cap & IEEE80211_HT_CAP_SGI_20 + , ht_cap->mcs.rx_mask) / 10); +} +#endif /* CONFIG_80211N_HT */ + +#if defined(CONFIG_80211AC_VHT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) +static void rtw_cfg80211_init_vht_capab(_adapter *padapter + , struct ieee80211_sta_vht_cap *sta_vht_cap, BAND_TYPE band, u8 rf_type) +{ + struct registry_priv *regsty = &padapter->registrypriv; + u8 vht_cap_ie[2 + 12] = {0}; + + if (!REGSTY_IS_11AC_ENABLE(regsty) || !is_supported_vht(regsty->wireless_mode)) + return; + + rtw_vht_use_default_setting(padapter); + rtw_build_vht_cap_ie(padapter, vht_cap_ie); + + sta_vht_cap->vht_supported = 1; + + _rtw_memcpy(&sta_vht_cap->cap, vht_cap_ie + 2, 4); + _rtw_memcpy(&sta_vht_cap->vht_mcs, vht_cap_ie + 2 + 4, 8); +} +#endif /* defined(CONFIG_80211AC_VHT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) */ + +void rtw_cfg80211_init_wdev_data(_adapter *padapter) +{ +#ifdef CONFIG_CONCURRENT_MODE + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + + ATOMIC_SET(&pwdev_priv->switch_ch_to, 1); +#endif +} + +static int rtw_cfg80211_init_wiphy_band(_adapter *padapter, struct wiphy *wiphy) +{ + u8 rf_type; + struct ieee80211_supported_band *band; + int ret = _FAIL; + + rf_type = GET_HAL_RFPATH(padapter); + RTW_INFO("%s:rf_type=%d\n", __func__, rf_type); + + if (IsSupported24G(padapter->registrypriv.wireless_mode)) { + band = wiphy->bands[NL80211_BAND_2GHZ] = rtw_spt_band_alloc(BAND_ON_2_4G); + if (!band) + goto exit; + rtw_2g_channels_init(band->channels); + rtw_2g_rates_init(band->bitrates); + #if defined(CONFIG_80211N_HT) + rtw_cfg80211_init_ht_capab(padapter, &band->ht_cap, BAND_ON_2_4G, rf_type); + #endif + } +#if CONFIG_IEEE80211_BAND_5GHZ + if (is_supported_5g(padapter->registrypriv.wireless_mode)) { + band = wiphy->bands[NL80211_BAND_5GHZ] = rtw_spt_band_alloc(BAND_ON_5G); + if (!band) { + if (wiphy->bands[NL80211_BAND_2GHZ]) { + rtw_spt_band_free(wiphy->bands[NL80211_BAND_2GHZ]); + wiphy->bands[NL80211_BAND_2GHZ] = NULL; + } + goto exit; + } + rtw_5g_channels_init(band->channels); + rtw_5g_rates_init(band->bitrates); + #if defined(CONFIG_80211N_HT) + rtw_cfg80211_init_ht_capab(padapter, &band->ht_cap, BAND_ON_5G, rf_type); + #endif + #if defined(CONFIG_80211AC_VHT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + rtw_cfg80211_init_vht_capab(padapter, &band->vht_cap, BAND_ON_5G, rf_type); + #endif + } +#endif + + ret = _SUCCESS; + +exit: + return ret; +} + +#if !defined(CONFIG_REGD_SRC_FROM_OS) || (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0)) +void rtw_cfg80211_update_wiphy_max_txpower(_adapter *adapter, struct wiphy *wiphy) +{ + struct ieee80211_supported_band *band; + struct ieee80211_channel *channel; + s16 max_txpwr; + int i; + + if (IsSupported24G(adapter->registrypriv.wireless_mode)) { + band = wiphy->bands[NL80211_BAND_2GHZ]; + if (band) { + max_txpwr = phy_get_txpwr_by_rate_total_max_mbm(adapter, BAND_ON_2_4G, 1, 1); + if (max_txpwr != UNSPECIFIED_MBM) { + for (i = 0; i < band->n_channels; i++) { + channel = &band->channels[i]; + channel->max_power = max_txpwr / MBM_PDBM; + } + } + } + } +#if CONFIG_IEEE80211_BAND_5GHZ + if (is_supported_5g(adapter->registrypriv.wireless_mode)) { + band = wiphy->bands[NL80211_BAND_5GHZ]; + if (band) { + max_txpwr = phy_get_txpwr_by_rate_total_max_mbm(adapter, BAND_ON_5G, 1, 1); + if (max_txpwr != UNSPECIFIED_MBM) { + for (i = 0; i < band->n_channels; i++) { + channel = &band->channels[i]; + channel->max_power = max_txpwr / MBM_PDBM; + } + } + } + } +#endif +} +#endif /* defined(CONFIG_REGD_SRC_FROM_OS) || (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0)) */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) && defined(RTW_SINGLE_WIPHY) && (CONFIG_IFACE_NUMBER >= 2) +struct ieee80211_iface_limit rtw_limits[] = { + { + .max = CONFIG_IFACE_NUMBER, + .types = BIT(NL80211_IFTYPE_STATION) + #if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + | BIT(NL80211_IFTYPE_P2P_CLIENT) + #endif + }, + #ifdef CONFIG_AP_MODE + { + .max = rtw_min(CONFIG_IFACE_NUMBER, CONFIG_LIMITED_AP_NUM), + .types = BIT(NL80211_IFTYPE_AP) + #if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + | BIT(NL80211_IFTYPE_P2P_GO) + #endif + }, + #endif + #if defined(RTW_DEDICATED_P2P_DEVICE) + { + .max = 1, + .types = BIT(NL80211_IFTYPE_P2P_DEVICE) + }, + #endif + #if defined(CONFIG_RTW_MESH) + { + .max = 1, + .types = BIT(NL80211_IFTYPE_MESH_POINT) + }, + #endif +}; + +struct ieee80211_iface_combination rtw_combinations[] = { + { + .limits = rtw_limits, + .n_limits = ARRAY_SIZE(rtw_limits), + #if defined(RTW_DEDICATED_P2P_DEVICE) + .max_interfaces = CONFIG_IFACE_NUMBER + 1, + #else + .max_interfaces = CONFIG_IFACE_NUMBER, + #endif + .num_different_channels = 1, + }, +}; +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) */ + +static int rtw_cfg80211_init_wiphy(_adapter *adapter, struct wiphy *wiphy) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct registry_priv *regsty = dvobj_to_regsty(dvobj); + int ret = _FAIL; + + /* copy mac_addr to wiphy */ + _rtw_memcpy(wiphy->perm_addr, adapter_mac_addr(adapter), ETH_ALEN); + + wiphy->signal_type = CFG80211_SIGNAL_TYPE_MBM; + + wiphy->max_scan_ssids = RTW_SSID_SCAN_AMOUNT; + wiphy->max_scan_ie_len = RTW_SCAN_IE_LEN_MAX; + wiphy->max_num_pmkids = RTW_MAX_NUM_PMKIDS; + +#if CONFIG_RTW_MACADDR_ACL && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + wiphy->max_acl_mac_addrs = NUM_ACL; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) || defined(COMPAT_KERNEL_RELEASE) + wiphy->max_remain_on_channel_duration = RTW_MAX_REMAIN_ON_CHANNEL_DURATION; +#endif + + wiphy->interface_modes = BIT(NL80211_IFTYPE_STATION) + #ifdef CONFIG_AP_MODE + | BIT(NL80211_IFTYPE_ADHOC) /* todo : AD-HOC task group will refine it */ + | BIT(NL80211_IFTYPE_AP) + #endif + #ifdef CONFIG_WIFI_MONITOR + | BIT(NL80211_IFTYPE_MONITOR) + #endif +#if defined(CONFIG_P2P) && ((LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE)) + | BIT(NL80211_IFTYPE_P2P_CLIENT) + | BIT(NL80211_IFTYPE_P2P_GO) + #if defined(RTW_DEDICATED_P2P_DEVICE) + | BIT(NL80211_IFTYPE_P2P_DEVICE) + #endif +#endif +#ifdef CONFIG_RTW_MESH + | BIT(NL80211_IFTYPE_MESH_POINT) /* 2.6.26 */ +#endif + ; + +#if !defined(RTW_SINGLE_WIPHY) && defined(CONFIG_CONCURRENT_MODE) && defined(CONFIG_P2P) + if (adapter->iface_id != adapter->registrypriv.sel_p2p_iface) { + wiphy->interface_modes &= ~(BIT(NL80211_IFTYPE_P2P_GO) | BIT(NL80211_IFTYPE_P2P_CLIENT)); + RTW_INFO("%s iface_id:%d- don't set p2p capability\n", __func__, adapter->iface_id); + } +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + wiphy->mgmt_stypes = rtw_cfg80211_default_mgmt_stypes; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) + #ifdef CONFIG_WIFI_MONITOR + wiphy->software_iftypes |= BIT(NL80211_IFTYPE_MONITOR); + #endif +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) && defined(RTW_SINGLE_WIPHY) && (CONFIG_IFACE_NUMBER >= 2) + wiphy->iface_combinations = rtw_combinations; + wiphy->n_iface_combinations = ARRAY_SIZE(rtw_combinations); +#endif + + wiphy->cipher_suites = rtw_cipher_suites; + + /* Todo refine */ + if (_rtw_camctl_chk_cap(adapter, SEC_CAP_CHK_EXTRA_SEC)) + wiphy->n_cipher_suites = ARRAY_SIZE(rtw_cipher_suites); + else { +#ifdef CONFIG_IEEE80211W + /* remove hardware not support cipher */ + wiphy->n_cipher_suites = ARRAY_SIZE(rtw_cipher_suites) - 6; +#else + wiphy->n_cipher_suites = ARRAY_SIZE(rtw_cipher_suites); +#endif + } + + if (rtw_cfg80211_init_wiphy_band(adapter, wiphy) != _SUCCESS) { + RTW_ERR("rtw_cfg80211_init_wiphy_band fail\n"); + goto exit; + } + #if !defined(CONFIG_REGD_SRC_FROM_OS) || (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0)) + rtw_cfg80211_update_wiphy_max_txpower(adapter, wiphy); + #endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38) && LINUX_VERSION_CODE < KERNEL_VERSION(3, 0, 0)) + wiphy->flags |= WIPHY_FLAG_SUPPORTS_SEPARATE_DEFAULT_KEYS; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + wiphy->flags |= WIPHY_FLAG_HAS_REMAIN_ON_CHANNEL; + wiphy->flags |= WIPHY_FLAG_HAVE_AP_SME; + /* remove WIPHY_FLAG_OFFCHAN_TX, because we not support this feature */ + /* wiphy->flags |= WIPHY_FLAG_OFFCHAN_TX | WIPHY_FLAG_HAVE_AP_SME; */ +#endif + +#if (KERNEL_VERSION(3, 2, 0) <= LINUX_VERSION_CODE) + wiphy->flags |= WIPHY_FLAG_AP_UAPSD; +#endif + +#if defined(CONFIG_PM) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0) && \ + LINUX_VERSION_CODE < KERNEL_VERSION(4, 12, 0)) + wiphy->flags |= WIPHY_FLAG_SUPPORTS_SCHED_SCAN; +#ifdef CONFIG_PNO_SUPPORT + wiphy->max_sched_scan_ssids = MAX_PNO_LIST_COUNT; +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0) + wiphy->max_match_sets = MAX_PNO_LIST_COUNT; +#endif +#endif +#endif + +#if defined(CONFIG_PM) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 11, 0)) + wiphy->wowlan = wowlan_stub; +#else + wiphy->wowlan = &wowlan_stub; +#endif +#endif + +#if defined(CONFIG_TDLS) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + wiphy->flags |= WIPHY_FLAG_SUPPORTS_TDLS; +#ifndef CONFIG_TDLS_DRIVER_SETUP + wiphy->flags |= WIPHY_FLAG_TDLS_EXTERNAL_SETUP; /* Driver handles key exchange */ + wiphy->flags |= NL80211_ATTR_HT_CAPABILITY; +#endif /* CONFIG_TDLS_DRIVER_SETUP */ +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_LPS + wiphy->flags |= WIPHY_FLAG_PS_ON_BY_DEFAULT; +#else + wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT; +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + /* wiphy->flags |= WIPHY_FLAG_SUPPORTS_FW_ROAM; */ +#endif + +#ifdef CONFIG_RTW_WDS + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 33)) + wiphy->flags |= WIPHY_FLAG_4ADDR_AP; + wiphy->flags |= WIPHY_FLAG_4ADDR_STATION; + #endif +#endif + +#ifdef CONFIG_RTW_MESH + wiphy->flags |= 0 + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + | WIPHY_FLAG_IBSS_RSN + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) + | WIPHY_FLAG_MESH_AUTH + #endif + ; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + wiphy->features |= 0 + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 10, 0)) + | NL80211_FEATURE_USERSPACE_MPM + #endif + ; +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) */ +#endif /* CONFIG_RTW_MESH */ + +#if defined(CONFIG_RTW_80211K) && (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 6, 0)) + wiphy_ext_feature_set(wiphy, NL80211_EXT_FEATURE_RRM); +#endif + +#if (KERNEL_VERSION(3, 8, 0) <= LINUX_VERSION_CODE) + wiphy->features |= NL80211_FEATURE_SAE; +#endif + +#ifdef CONFIG_RTW_SCAN_RAND + #if (KERNEL_VERSION(3, 19, 0) <= LINUX_VERSION_CODE) + wiphy->features |= NL80211_FEATURE_SCAN_RANDOM_MAC_ADDR; + #endif +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) +#ifdef CONFIG_WIFI_MONITOR + /* Currently only for Monitor debugging */ + wiphy->flags |= WIPHY_FLAG_SUPPORTS_5_10_MHZ; +#endif +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) */ + + ret = _SUCCESS; + +exit: + return ret; +} + +#ifdef CONFIG_RFKILL_POLL +void rtw_cfg80211_init_rfkill(struct wiphy *wiphy) +{ + wiphy_rfkill_set_hw_state(wiphy, 0); + wiphy_rfkill_start_polling(wiphy); +} + +void rtw_cfg80211_deinit_rfkill(struct wiphy *wiphy) +{ + wiphy_rfkill_stop_polling(wiphy); +} + +static void cfg80211_rtw_rfkill_poll(struct wiphy *wiphy) +{ + _adapter *padapter = NULL; + bool blocked = _FALSE; + u8 valid = 0; + + padapter = wiphy_to_adapter(wiphy); + + if (adapter_to_dvobj(padapter)->processing_dev_remove == _TRUE) { + /*RTW_INFO("cfg80211_rtw_rfkill_poll: device is removed!\n");*/ + return; + } + + blocked = rtw_hal_rfkill_poll(padapter, &valid); + /*RTW_INFO("cfg80211_rtw_rfkill_poll: valid=%d, blocked=%d\n", + valid, blocked);*/ + + if (valid) + wiphy_rfkill_set_hw_state(wiphy, blocked); +} +#endif + +#if defined(CONFIG_RTW_HOSTAPD_ACS) && (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 33)) + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) && (LINUX_VERSION_CODE < KERNEL_VERSION(4, 0, 0)) +#define SURVEY_INFO_TIME SURVEY_INFO_CHANNEL_TIME +#define SURVEY_INFO_TIME_BUSY SURVEY_INFO_CHANNEL_TIME_BUSY +#define SURVEY_INFO_TIME_EXT_BUSY SURVEY_INFO_CHANNEL_TIME_EXT_BUSY +#define SURVEY_INFO_TIME_RX SURVEY_INFO_CHANNEL_TIME_RX +#define SURVEY_INFO_TIME_TX SURVEY_INFO_CHANNEL_TIME_TX +#endif + +#ifdef CONFIG_RTW_ACS +static void rtw_cfg80211_set_survey_info_with_clm(PADAPTER padapter, int idx, struct survey_info *pinfo) +{ + s8 noise = -50; /*channel noise in dBm. This and all following fields are optional */ + u64 time = SURVEY_TO; /*amount of time in ms the radio was turn on (on the channel)*/ + u64 time_busy = 0; /*amount of time the primary channel was sensed busy*/ + u8 chan = (u8)idx; + + if ((idx < 0) || (pinfo == NULL)) + return; + + pinfo->filled = SURVEY_INFO_NOISE_DBM + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + | SURVEY_INFO_TIME | SURVEY_INFO_TIME_BUSY + #endif + ; + + time_busy = rtw_acs_get_clm_ratio_by_ch_idx(padapter, chan); + noise = rtw_acs_get_nhm_noise_pwr_by_ch_idx(padapter, chan); + /* RTW_INFO("%s: ch-idx:%d time=%llu(ms), time_busy=%llu(ms), noise=%d(dbm)\n", __func__, idx, time, time_busy, noise); */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + #if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 0, 0)) + pinfo->channel_time = time; + pinfo->channel_time_busy = time_busy; + #else + pinfo->time = time; + pinfo->time_busy = time_busy; + #endif +#endif + pinfo->noise = noise; +} +#endif /* CONFIG_RTW_ACS */ + +static int rtw_hostapd_acs_dump_survey(struct wiphy *wiphy, struct net_device *netdev, int idx, struct survey_info *info) +{ + PADAPTER padapter = (_adapter *)rtw_netdev_priv(netdev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + RT_CHANNEL_INFO *pch_set = rfctl->channel_set; + u8 max_chan_nums = rfctl->max_chan_nums; + u32 freq = 0; + u8 ret = 0; + u16 channel = 0; + + if (!netdev || !info) { + RTW_INFO("%s: invial parameters.\n", __func__); + return -EINVAL; + } + + _rtw_memset(info, 0, sizeof(struct survey_info)); + if (padapter->bup == _FALSE) { + RTW_INFO("%s: net device is down.\n", __func__); + return -EIO; + } + + if (idx >= max_chan_nums) + return -ENOENT; + + channel = pch_set[idx].ChannelNum; + freq = rtw_ch2freq(channel); + info->channel = ieee80211_get_channel(wiphy, freq); + /* RTW_INFO("%s: channel %d, freq %d\n", __func__, channel, freq); */ + + if (!info->channel) + return -EINVAL; + + if (info->channel->flags == IEEE80211_CHAN_DISABLED) + return ret; + +#ifdef CONFIG_RTW_ACS + rtw_cfg80211_set_survey_info_with_clm(padapter, idx, info); +#else + RTW_ERR("%s: unknown acs operation!\n", __func__); +#endif + + return ret; +} +#endif /* defined(CONFIG_RTW_HOSTAPD_ACS) && (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 33)) */ + +#if (KERNEL_VERSION(4, 17, 0) <= LINUX_VERSION_CODE) \ + || defined(CONFIG_KERNEL_PATCH_EXTERNAL_AUTH) +int cfg80211_rtw_external_auth(struct wiphy *wiphy, struct net_device *dev, + struct cfg80211_external_auth_params *params) +{ + PADAPTER padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(dev)); + + rtw_cfg80211_external_auth_status(wiphy, dev, + (struct rtw_external_auth_params *)params); + + return 0; +} +#endif + +void rtw_cfg80211_external_auth_status(struct wiphy *wiphy, struct net_device *dev, + struct rtw_external_auth_params *params) +{ + PADAPTER padapter = (_adapter *)rtw_netdev_priv(dev); + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct sta_info *psta = NULL; + u8 *buf = NULL; + u32 len = 0; + _irqL irqL; + + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(dev)); + + RTW_INFO("SAE: action: %u, status: %u\n", params->action, params->status); + if (params->status == WLAN_STATUS_SUCCESS) { + RTW_INFO("bssid: "MAC_FMT"\n", MAC_ARG(params->bssid)); + RTW_INFO("SSID: [%s]\n", + ((params->ssid.ssid_len == 0) ? "" : (char *)params->ssid.ssid)); + RTW_INFO("suite: 0x%08x\n", params->key_mgmt_suite); + } + + psta = rtw_get_stainfo(pstapriv, params->bssid); + if (psta && (params->status == WLAN_STATUS_SUCCESS)) { +#ifdef CONFIG_AP_MODE + /* AP mode */ + RTW_INFO("station match\n"); + + psta->state &= ~WIFI_FW_AUTH_NULL; + psta->state |= WIFI_FW_AUTH_SUCCESS; + psta->expire_to = padapter->stapriv.assoc_to; + + /* ToDo: Kernel v5.1 pmkid is pointer */ + /* RTW_INFO_DUMP("PMKID:", params->pmkid, PMKID_LEN); */ + _rtw_set_pmksa(dev, params->bssid, params->pmkid); + + _enter_critical_bh(&psta->lock, &irqL); + if ((psta->auth_len != 0) && (psta->pauth_frame != NULL)) { + buf = rtw_zmalloc(psta->auth_len); + if (buf) { + _rtw_memcpy(buf, psta->pauth_frame, psta->auth_len); + len = psta->auth_len; + } + + rtw_mfree(psta->pauth_frame, psta->auth_len); + psta->pauth_frame = NULL; + psta->auth_len = 0; + } + _exit_critical_bh(&psta->lock, &irqL); + + if (buf) { + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + /* send the SAE auth Confirm */ + + rtw_ps_deny(padapter, PS_DENY_MGNT_TX); + if (_SUCCESS == rtw_pwr_wakeup(padapter)) { + rtw_mi_set_scan_deny(padapter, 1000); + rtw_mi_scan_abort(padapter, _TRUE); + + RTW_INFO("SAE: Tx auth Confirm\n"); + rtw_mgnt_tx_cmd(padapter, pmlmeext->cur_channel, 1, buf, len, 0, RTW_CMDF_DIRECTLY); + + } + rtw_ps_deny_cancel(padapter, PS_DENY_MGNT_TX); + + rtw_mfree(buf, len); + buf = NULL; + len = 0; + } +#endif + } else { + /* STA mode */ + psecuritypriv->extauth_status = params->status; + } +} + +static struct cfg80211_ops rtw_cfg80211_ops = { + .change_virtual_intf = cfg80211_rtw_change_iface, + .add_key = cfg80211_rtw_add_key, + .get_key = cfg80211_rtw_get_key, + .del_key = cfg80211_rtw_del_key, + .set_default_key = cfg80211_rtw_set_default_key, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 30)) + .set_default_mgmt_key = cfg80211_rtw_set_default_mgmt_key, +#endif +#if defined(CONFIG_GTK_OL) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 1, 0)) + .set_rekey_data = cfg80211_rtw_set_rekey_data, +#endif /*CONFIG_GTK_OL*/ + .get_station = cfg80211_rtw_get_station, + .scan = cfg80211_rtw_scan, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 5, 0)) && \ + defined(CONFIG_RTW_ABORT_SCAN) + .abort_scan = cfg80211_rtw_abort_scan, +#endif + .set_wiphy_params = cfg80211_rtw_set_wiphy_params, + .connect = cfg80211_rtw_connect, + .disconnect = cfg80211_rtw_disconnect, + .join_ibss = cfg80211_rtw_join_ibss, + .leave_ibss = cfg80211_rtw_leave_ibss, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 31)) + .set_tx_power = cfg80211_rtw_set_txpower, + .get_tx_power = cfg80211_rtw_get_txpower, +#endif + .set_power_mgmt = cfg80211_rtw_set_power_mgmt, + .set_pmksa = cfg80211_rtw_set_pmksa, + .del_pmksa = cfg80211_rtw_del_pmksa, + .flush_pmksa = cfg80211_rtw_flush_pmksa, + + .add_virtual_intf = cfg80211_rtw_add_virtual_intf, + .del_virtual_intf = cfg80211_rtw_del_virtual_intf, + +#ifdef CONFIG_AP_MODE +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 4, 0)) && !defined(COMPAT_KERNEL_RELEASE) + .add_beacon = cfg80211_rtw_add_beacon, + .set_beacon = cfg80211_rtw_set_beacon, + .del_beacon = cfg80211_rtw_del_beacon, +#else + .start_ap = cfg80211_rtw_start_ap, + .change_beacon = cfg80211_rtw_change_beacon, + .stop_ap = cfg80211_rtw_stop_ap, +#endif + +#if CONFIG_RTW_MACADDR_ACL && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + .set_mac_acl = cfg80211_rtw_set_mac_acl, +#endif + + .add_station = cfg80211_rtw_add_station, + .del_station = cfg80211_rtw_del_station, + .change_station = cfg80211_rtw_change_station, + .dump_station = cfg80211_rtw_dump_station, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 28)) + .change_bss = cfg80211_rtw_change_bss, +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) + .set_txq_params = cfg80211_rtw_set_txq_params, +#endif +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0)) + .set_channel = cfg80211_rtw_set_channel, +#endif + /* .auth = cfg80211_rtw_auth, */ + /* .assoc = cfg80211_rtw_assoc, */ +#endif /* CONFIG_AP_MODE */ + +#if defined(CONFIG_RTW_MESH) && (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) + .get_mesh_config = cfg80211_rtw_get_mesh_config, + .update_mesh_config = cfg80211_rtw_update_mesh_config, + .join_mesh = cfg80211_rtw_join_mesh, + .leave_mesh = cfg80211_rtw_leave_mesh, + .add_mpath = cfg80211_rtw_add_mpath, + .del_mpath = cfg80211_rtw_del_mpath, + .change_mpath = cfg80211_rtw_change_mpath, + .get_mpath = cfg80211_rtw_get_mpath, + .dump_mpath = cfg80211_rtw_dump_mpath, + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) + .get_mpp = cfg80211_rtw_get_mpp, + .dump_mpp = cfg80211_rtw_dump_mpp, + #endif +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + .set_monitor_channel = cfg80211_rtw_set_monitor_channel, +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + .get_channel = cfg80211_rtw_get_channel, +#endif + + .remain_on_channel = cfg80211_rtw_remain_on_channel, + .cancel_remain_on_channel = cfg80211_rtw_cancel_remain_on_channel, + +#if defined(CONFIG_P2P) && defined(RTW_DEDICATED_P2P_DEVICE) + .start_p2p_device = cfg80211_rtw_start_p2p_device, + .stop_p2p_device = cfg80211_rtw_stop_p2p_device, +#endif + +#ifdef CONFIG_RTW_80211R + .update_ft_ies = cfg80211_rtw_update_ft_ies, +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) || defined(COMPAT_KERNEL_RELEASE) + .mgmt_tx = cfg80211_rtw_mgmt_tx, +#if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 8, 0)) + .mgmt_frame_register = cfg80211_rtw_mgmt_frame_register, +#else + .update_mgmt_frame_registrations = cfg80211_rtw_update_mgmt_frame_register, +#endif +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 34) && LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) + .action = cfg80211_rtw_mgmt_tx, +#endif + +#if defined(CONFIG_TDLS) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0)) + .tdls_mgmt = cfg80211_rtw_tdls_mgmt, + .tdls_oper = cfg80211_rtw_tdls_oper, +#endif /* CONFIG_TDLS */ + +#if defined(CONFIG_PNO_SUPPORT) && (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) + .sched_scan_start = cfg80211_rtw_sched_scan_start, + .sched_scan_stop = cfg80211_rtw_sched_scan_stop, + .suspend = cfg80211_rtw_suspend, + .resume = cfg80211_rtw_resume, +#endif /* CONFIG_PNO_SUPPORT */ +#ifdef CONFIG_RFKILL_POLL + .rfkill_poll = cfg80211_rtw_rfkill_poll, +#endif +#if defined(CONFIG_RTW_HOSTAPD_ACS) && (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 33)) + .dump_survey = rtw_hostapd_acs_dump_survey, +#endif +#if (KERNEL_VERSION(4, 17, 0) <= LINUX_VERSION_CODE) \ + || defined(CONFIG_KERNEL_PATCH_EXTERNAL_AUTH) + .external_auth = cfg80211_rtw_external_auth, +#endif +}; + +struct wiphy *rtw_wiphy_alloc(_adapter *padapter, struct device *dev) +{ + struct wiphy *wiphy; + struct rtw_wiphy_data *wiphy_data; + + /* wiphy */ + wiphy = wiphy_new(&rtw_cfg80211_ops, sizeof(struct rtw_wiphy_data)); + if (!wiphy) { + RTW_ERR("Couldn't allocate wiphy device\n"); + goto exit; + } + set_wiphy_dev(wiphy, dev); + + /* wiphy_data */ + wiphy_data = rtw_wiphy_priv(wiphy); + wiphy_data->dvobj = adapter_to_dvobj(padapter); +#ifndef RTW_SINGLE_WIPHY + wiphy_data->adapter = padapter; +#endif + wiphy_data->txpwr_total_lmt_mbm = UNSPECIFIED_MBM; + wiphy_data->txpwr_total_target_mbm = UNSPECIFIED_MBM; + + if (rtw_cfg80211_init_wiphy(padapter, wiphy) != _SUCCESS) { + rtw_wiphy_free(wiphy); + wiphy = NULL; + goto exit; + } + + RTW_INFO(FUNC_WIPHY_FMT"\n", FUNC_WIPHY_ARG(wiphy)); + +exit: + return wiphy; +} + +void rtw_wiphy_free(struct wiphy *wiphy) +{ + if (!wiphy) + return; + + RTW_INFO(FUNC_WIPHY_FMT"\n", FUNC_WIPHY_ARG(wiphy)); + + if (wiphy->bands[NL80211_BAND_2GHZ]) { + rtw_spt_band_free(wiphy->bands[NL80211_BAND_2GHZ]); + wiphy->bands[NL80211_BAND_2GHZ] = NULL; + } + if (wiphy->bands[NL80211_BAND_5GHZ]) { + rtw_spt_band_free(wiphy->bands[NL80211_BAND_5GHZ]); + wiphy->bands[NL80211_BAND_5GHZ] = NULL; + } + + wiphy_free(wiphy); +} + +int rtw_wiphy_register(struct wiphy *wiphy) +{ + RTW_INFO(FUNC_WIPHY_FMT"\n", FUNC_WIPHY_ARG(wiphy)); + +#if ( (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) \ + || defined(RTW_VENDOR_EXT_SUPPORT) ) + rtw_cfgvendor_attach(wiphy); +#endif + + rtw_regd_init(wiphy); + + return wiphy_register(wiphy); +} + +void rtw_wiphy_unregister(struct wiphy *wiphy) +{ + RTW_INFO(FUNC_WIPHY_FMT"\n", FUNC_WIPHY_ARG(wiphy)); + +#if ( (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) \ + || defined(RTW_VENDOR_EXT_SUPPORT) ) + rtw_cfgvendor_detach(wiphy); +#endif + + #if defined(RTW_DEDICATED_P2P_DEVICE) + rtw_pd_iface_free(wiphy); + #endif + + return wiphy_unregister(wiphy); +} + +int rtw_wdev_alloc(_adapter *padapter, struct wiphy *wiphy) +{ + int ret = 0; + struct net_device *pnetdev = padapter->pnetdev; + struct wireless_dev *wdev; + struct rtw_wdev_priv *pwdev_priv; + + RTW_INFO("%s(padapter=%p)\n", __func__, padapter); + + /* wdev */ + wdev = (struct wireless_dev *)rtw_zmalloc(sizeof(struct wireless_dev)); + if (!wdev) { + RTW_INFO("Couldn't allocate wireless device\n"); + ret = -ENOMEM; + goto exit; + } + wdev->wiphy = wiphy; + wdev->netdev = pnetdev; + wdev->iftype = NL80211_IFTYPE_STATION; + padapter->rtw_wdev = wdev; + pnetdev->ieee80211_ptr = wdev; + + /* init pwdev_priv */ + pwdev_priv = adapter_wdev_data(padapter); + pwdev_priv->rtw_wdev = wdev; + pwdev_priv->pmon_ndev = NULL; + pwdev_priv->ifname_mon[0] = '\0'; + pwdev_priv->padapter = padapter; + pwdev_priv->scan_request = NULL; + _rtw_spinlock_init(&pwdev_priv->scan_req_lock); + pwdev_priv->connect_req = NULL; + _rtw_spinlock_init(&pwdev_priv->connect_req_lock); + + pwdev_priv->p2p_enabled = _FALSE; + pwdev_priv->probe_resp_ie_update_time = rtw_get_current_time(); + pwdev_priv->provdisc_req_issued = _FALSE; + rtw_wdev_invit_info_init(&pwdev_priv->invit_info); + rtw_wdev_nego_info_init(&pwdev_priv->nego_info); + + pwdev_priv->bandroid_scan = _FALSE; + + _rtw_mutex_init(&pwdev_priv->roch_mutex); + +#ifdef CONFIG_CONCURRENT_MODE + ATOMIC_SET(&pwdev_priv->switch_ch_to, 1); +#endif + +#ifdef CONFIG_RTW_CFGVENDOR_RSSIMONITOR + pwdev_priv->rssi_monitor_enable = 0; + pwdev_priv->rssi_monitor_max = 0; + pwdev_priv->rssi_monitor_min = 0; +#endif + + +exit: + return ret; +} + +void rtw_wdev_free(struct wireless_dev *wdev) +{ + if (!wdev) + return; + + RTW_INFO("%s(wdev=%p)\n", __func__, wdev); + + if (wdev_to_ndev(wdev)) { + _adapter *adapter = (_adapter *)rtw_netdev_priv(wdev_to_ndev(wdev)); + struct rtw_wdev_priv *wdev_priv = adapter_wdev_data(adapter); + _irqL irqL; + + _rtw_spinlock_free(&wdev_priv->scan_req_lock); + + _enter_critical_bh(&wdev_priv->connect_req_lock, &irqL); + rtw_wdev_free_connect_req(wdev_priv); + _exit_critical_bh(&wdev_priv->connect_req_lock, &irqL); + _rtw_spinlock_free(&wdev_priv->connect_req_lock); + + _rtw_mutex_free(&wdev_priv->roch_mutex); + } + + rtw_mfree((u8 *)wdev, sizeof(struct wireless_dev)); +} + +void rtw_wdev_unregister(struct wireless_dev *wdev) +{ + struct net_device *ndev; + _adapter *adapter; + struct rtw_wdev_priv *pwdev_priv; + + if (!wdev) + return; + + RTW_INFO("%s(wdev=%p)\n", __func__, wdev); + + ndev = wdev_to_ndev(wdev); + if (!ndev) + return; + + adapter = (_adapter *)rtw_netdev_priv(ndev); + pwdev_priv = adapter_wdev_data(adapter); + + rtw_cfg80211_indicate_scan_done(adapter, _TRUE); + + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) || defined(COMPAT_KERNEL_RELEASE) + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 19, 2)) + if (wdev->links[0].client.current_bss) { + #else + if (wdev->current_bss) { + #endif + RTW_INFO(FUNC_ADPT_FMT" clear current_bss by cfg80211_disconnected\n", FUNC_ADPT_ARG(adapter)); + rtw_cfg80211_indicate_disconnect(adapter, 0, 1); + } + #endif + + if (pwdev_priv->pmon_ndev) { + RTW_INFO("%s, unregister monitor interface\n", __func__); + unregister_netdev(pwdev_priv->pmon_ndev); + } +} + +int rtw_cfg80211_ndev_res_alloc(_adapter *adapter) +{ + int ret = _FAIL; + +#if !defined(RTW_SINGLE_WIPHY) + struct wiphy *wiphy; + struct device *dev = dvobj_to_dev(adapter_to_dvobj(adapter)); + + wiphy = rtw_wiphy_alloc(adapter, dev); + if (wiphy == NULL) + goto exit; + + adapter->wiphy = wiphy; +#endif + + if (rtw_wdev_alloc(adapter, adapter_to_wiphy(adapter)) == 0) + ret = _SUCCESS; + +#if !defined(RTW_SINGLE_WIPHY) + if (ret != _SUCCESS) { + rtw_wiphy_free(wiphy); + adapter->wiphy = NULL; + } + +exit: +#endif + + return ret; +} + +void rtw_cfg80211_ndev_res_free(_adapter *adapter) +{ + rtw_wdev_free(adapter->rtw_wdev); + adapter->rtw_wdev = NULL; +#if !defined(RTW_SINGLE_WIPHY) + rtw_wiphy_free(adapter_to_wiphy(adapter)); + adapter->wiphy = NULL; +#endif +} + + +int rtw_cfg80211_ndev_res_register(_adapter *adapter) +{ +#if !defined(RTW_SINGLE_WIPHY) + int ret = _FAIL; + + if (rtw_wiphy_register(adapter_to_wiphy(adapter)) < 0) { + RTW_INFO("%s rtw_wiphy_register fail for if%d\n", __func__, (adapter->iface_id + 1)); + goto exit; + } + + #ifdef CONFIG_RFKILL_POLL + rtw_cfg80211_init_rfkill(adapter_to_wiphy(adapter)); + #endif + + ret = _SUCCESS; + +exit: + return ret; +#else + return _SUCCESS; +#endif +} + +void rtw_cfg80211_ndev_res_unregister(_adapter *adapter) +{ + rtw_wdev_unregister(adapter->rtw_wdev); +} + +int rtw_cfg80211_dev_res_alloc(struct dvobj_priv *dvobj) +{ + int ret = _FAIL; + +#if defined(RTW_SINGLE_WIPHY) + struct wiphy *wiphy; + struct device *dev = dvobj_to_dev(dvobj); + + wiphy = rtw_wiphy_alloc(dvobj_get_primary_adapter(dvobj), dev); + if (wiphy == NULL) + return ret; + + dvobj->wiphy = wiphy; +#endif + + ret = _SUCCESS; + return ret; +} + +void rtw_cfg80211_dev_res_free(struct dvobj_priv *dvobj) +{ +#if defined(RTW_SINGLE_WIPHY) + rtw_wiphy_free(dvobj_to_wiphy(dvobj)); + dvobj->wiphy = NULL; +#endif +} + +int rtw_cfg80211_dev_res_register(struct dvobj_priv *dvobj) +{ + int ret = _FAIL; + +#if defined(RTW_SINGLE_WIPHY) + if (rtw_wiphy_register(dvobj_to_wiphy(dvobj)) != 0) + return ret; + +#ifdef CONFIG_RFKILL_POLL + rtw_cfg80211_init_rfkill(dvobj_to_wiphy(dvobj)); +#endif +#endif + + ret = _SUCCESS; + + return ret; +} + +void rtw_cfg80211_dev_res_unregister(struct dvobj_priv *dvobj) +{ +#if defined(RTW_SINGLE_WIPHY) +#ifdef CONFIG_RFKILL_POLL + rtw_cfg80211_deinit_rfkill(dvobj_to_wiphy(dvobj)); +#endif + rtw_wiphy_unregister(dvobj_to_wiphy(dvobj)); +#endif +} + +s16 rtw_cfg80211_dev_get_total_txpwr_lmt_mbm(struct dvobj_priv *dvobj) +{ + struct rtw_wiphy_data *wiphy_data; + s16 mbm = UNSPECIFIED_MBM; + + /* TODO: input radio index to choose corresponding wiphy(s) */ + +#if defined(RTW_SINGLE_WIPHY) + wiphy_data = rtw_wiphy_priv(dvobj_to_wiphy(dvobj)); + mbm = wiphy_data->txpwr_total_lmt_mbm; +#else + struct wiphy *wiphy; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!dvobj->padapters[i]) + continue; + wiphy = dvobj->padapters[i]->wiphy; + if (!wiphy) + continue; + wiphy_data = rtw_wiphy_priv(wiphy); + if (wiphy_data->txpwr_total_lmt_mbm == UNSPECIFIED_MBM) + continue; + if (mbm > wiphy_data->txpwr_total_lmt_mbm) + mbm = wiphy_data->txpwr_total_lmt_mbm; + } +#endif + + return mbm; +} + +s16 rtw_cfg80211_dev_get_total_txpwr_target_mbm(struct dvobj_priv *dvobj) +{ + struct rtw_wiphy_data *wiphy_data; + s16 mbm = UNSPECIFIED_MBM; + + /* TODO: input radio index to choose corresponding wiphy(s) */ + +#if defined(RTW_SINGLE_WIPHY) + wiphy_data = rtw_wiphy_priv(dvobj_to_wiphy(dvobj)); + mbm = wiphy_data->txpwr_total_target_mbm; +#else + struct wiphy *wiphy; + int i; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!dvobj->padapters[i]) + continue; + wiphy = dvobj->padapters[i]->wiphy; + if (!wiphy) + continue; + wiphy_data = rtw_wiphy_priv(wiphy); + if (wiphy_data->txpwr_total_target_mbm == UNSPECIFIED_MBM) + continue; + if (mbm > wiphy_data->txpwr_total_target_mbm) + mbm = wiphy_data->txpwr_total_target_mbm; + } +#endif + + return mbm; +} +#endif /* CONFIG_IOCTL_CFG80211 */ diff --git a/os_dep/linux/ioctl_cfg80211.h b/os_dep/linux/ioctl_cfg80211.h new file mode 100644 index 0000000..7c50e32 --- /dev/null +++ b/os_dep/linux/ioctl_cfg80211.h @@ -0,0 +1,454 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __IOCTL_CFG80211_H__ +#define __IOCTL_CFG80211_H__ + +#define RTW_CFG80211_BLOCK_DISCON_WHEN_CONNECT BIT0 +#define RTW_CFG80211_BLOCK_DISCON_WHEN_DISCONNECT BIT1 + +#ifndef RTW_CFG80211_BLOCK_STA_DISCON_EVENT +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 2, 0)) +#define RTW_CFG80211_BLOCK_STA_DISCON_EVENT (RTW_CFG80211_BLOCK_DISCON_WHEN_CONNECT) +#else +#define RTW_CFG80211_BLOCK_STA_DISCON_EVENT (RTW_CFG80211_BLOCK_DISCON_WHEN_CONNECT | RTW_CFG80211_BLOCK_DISCON_WHEN_DISCONNECT) +#endif +#endif + +#if defined(RTW_USE_CFG80211_STA_EVENT) + #undef CONFIG_CFG80211_FORCE_COMPATIBLE_2_6_37_UNDER +#endif + +#ifndef RTW_P2P_GROUP_INTERFACE + #define RTW_P2P_GROUP_INTERFACE 0 +#endif + +/* +* (RTW_P2P_GROUP_INTERFACE, RTW_DEDICATED_P2P_DEVICE) +* (0, 0): wlan0 + p2p0(PD+PG) +* (1, 0): wlan0(with PD) + dynamic PGs +* (1, 1): wlan0 (with dynamic PD wdev) + dynamic PGs +*/ + +#if RTW_P2P_GROUP_INTERFACE + #ifndef CONFIG_RTW_DYNAMIC_NDEV + #define CONFIG_RTW_DYNAMIC_NDEV + #endif + #ifndef RTW_SINGLE_WIPHY + #define RTW_SINGLE_WIPHY + #endif + #ifndef CONFIG_RADIO_WORK + #define CONFIG_RADIO_WORK + #endif + #ifndef RTW_DEDICATED_P2P_DEVICE + #define RTW_DEDICATED_P2P_DEVICE + #endif +#endif + +#ifndef CONFIG_RADIO_WORK +#define RTW_ROCH_DURATION_ENLARGE +#define RTW_ROCH_BACK_OP +#endif + +#if !defined(CONFIG_P2P) && RTW_P2P_GROUP_INTERFACE + #error "RTW_P2P_GROUP_INTERFACE can't be enabled when CONFIG_P2P is disabled\n" +#endif + +#if !RTW_P2P_GROUP_INTERFACE && defined(RTW_DEDICATED_P2P_DEVICE) + #error "RTW_DEDICATED_P2P_DEVICE can't be enabled when RTW_P2P_GROUP_INTERFACE is disabled\n" +#endif + +#if defined(RTW_DEDICATED_P2P_DEVICE) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 7, 0)) + #error "RTW_DEDICATED_P2P_DEVICE can't be enabled when kernel < 3.7.0\n" +#endif + +#ifdef CONFIG_RTW_MESH + #if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 10, 0)) + #error "CONFIG_RTW_MESH can't be enabled when kernel < 3.10.0\n" + #endif +#endif + +struct rtw_wdev_invit_info { + u8 state; /* 0: req, 1:rep */ + u8 peer_mac[ETH_ALEN]; + u8 group_bssid[ETH_ALEN]; + u8 active; + u8 token; + u8 flags; + u8 status; + u8 req_op_ch; + u8 rsp_op_ch; +}; + +#define rtw_wdev_invit_info_init(invit_info) \ + do { \ + (invit_info)->state = 0xff; \ + _rtw_memset((invit_info)->peer_mac, 0, ETH_ALEN); \ + _rtw_memset((invit_info)->group_bssid, 0, ETH_ALEN); \ + (invit_info)->active = 0xff; \ + (invit_info)->token = 0; \ + (invit_info)->flags = 0x00; \ + (invit_info)->status = 0xff; \ + (invit_info)->req_op_ch = 0; \ + (invit_info)->rsp_op_ch = 0; \ + } while (0) + +struct rtw_wdev_nego_info { + u8 state; /* 0: req, 1:rep, 2:conf */ + u8 iface_addr[ETH_ALEN]; + u8 peer_mac[ETH_ALEN]; + u8 peer_iface_addr[ETH_ALEN]; + u8 active; + u8 token; + u8 status; + u8 req_intent; + u8 req_op_ch; + u8 req_listen_ch; + u8 rsp_intent; + u8 rsp_op_ch; + u8 conf_op_ch; +}; + +#define rtw_wdev_nego_info_init(nego_info) \ + do { \ + (nego_info)->state = 0xff; \ + _rtw_memset((nego_info)->iface_addr, 0, ETH_ALEN); \ + _rtw_memset((nego_info)->peer_mac, 0, ETH_ALEN); \ + _rtw_memset((nego_info)->peer_iface_addr, 0, ETH_ALEN); \ + (nego_info)->active = 0xff; \ + (nego_info)->token = 0; \ + (nego_info)->status = 0xff; \ + (nego_info)->req_intent = 0xff; \ + (nego_info)->req_op_ch = 0; \ + (nego_info)->req_listen_ch = 0; \ + (nego_info)->rsp_intent = 0xff; \ + (nego_info)->rsp_op_ch = 0; \ + (nego_info)->conf_op_ch = 0; \ + } while (0) + +struct rtw_wdev_priv { + struct wireless_dev *rtw_wdev; + + _adapter *padapter; + + #if RTW_CFG80211_BLOCK_STA_DISCON_EVENT + u8 not_indic_disco; + #endif + + struct cfg80211_scan_request *scan_request; + _lock scan_req_lock; + + struct cfg80211_connect_params *connect_req; + _lock connect_req_lock; + + struct net_device *pmon_ndev;/* for monitor interface */ + char ifname_mon[IFNAMSIZ + 1]; /* interface name for monitor interface */ + + u8 p2p_enabled; + systime probe_resp_ie_update_time; + + u8 provdisc_req_issued; + + struct rtw_wdev_invit_info invit_info; + struct rtw_wdev_nego_info nego_info; + + u8 bandroid_scan; + bool block; + bool block_scan; + + /** + * mgmt_regs: bitmap of management frame subtypes registered for the + * given interface + * mcast_mgmt_regs: mcast RX is needed on this interface for these + * subtypes + */ + u32 mgmt_regs; + /* u32 mcast_mgmt_regs; */ + + u8 is_mgmt_tx; + u16 mgmt_tx_cookie; + + _mutex roch_mutex; + +#ifdef CONFIG_CONCURRENT_MODE + ATOMIC_T switch_ch_to; +#endif + +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + u8 pno_mac_addr[ETH_ALEN]; + u16 pno_scan_seq_num; +#endif + +#ifdef CONFIG_RTW_CFGVENDOR_RSSIMONITOR + s8 rssi_monitor_max; + s8 rssi_monitor_min; + u8 rssi_monitor_enable; +#endif + +}; + +enum external_auth_action { + EXTERNAL_AUTH_START, + EXTERNAL_AUTH_ABORT, +}; + +struct rtw_external_auth_params { + enum external_auth_action action; + u8 bssid[ETH_ALEN]__aligned(2); + struct cfg80211_ssid ssid; + unsigned int key_mgmt_suite; + u16 status; + u8 pmkid[PMKID_LEN]; +}; + +bool rtw_cfg80211_is_connect_requested(_adapter *adapter); + +#if RTW_CFG80211_BLOCK_STA_DISCON_EVENT +#define rtw_wdev_not_indic_disco(rtw_wdev_data) ((rtw_wdev_data)->not_indic_disco) +#define rtw_wdev_set_not_indic_disco(rtw_wdev_data, val) do { (rtw_wdev_data)->not_indic_disco = (val); } while (0) +#else +#define rtw_wdev_not_indic_disco(rtw_wdev_data) 0 +#define rtw_wdev_set_not_indic_disco(rtw_wdev_data, val) do {} while (0) +#endif + +#define rtw_wdev_free_connect_req(rtw_wdev_data) \ + do { \ + if ((rtw_wdev_data)->connect_req) { \ + rtw_mfree((u8 *)(rtw_wdev_data)->connect_req, sizeof(*(rtw_wdev_data)->connect_req)); \ + (rtw_wdev_data)->connect_req = NULL; \ + } \ + } while (0) + +#define wdev_to_ndev(w) ((w)->netdev) +#define wdev_to_wiphy(w) ((w)->wiphy) +#define ndev_to_wdev(n) ((n)->ieee80211_ptr) + +struct rtw_wiphy_data { + struct dvobj_priv *dvobj; + +#ifndef RTW_SINGLE_WIPHY + _adapter *adapter; +#endif + +#if defined(RTW_DEDICATED_P2P_DEVICE) + struct wireless_dev *pd_wdev; /* P2P device wdev */ +#endif + + s16 txpwr_total_lmt_mbm; /* EIRP */ + s16 txpwr_total_target_mbm; /* EIRP */ +}; + +#define rtw_wiphy_priv(wiphy) ((struct rtw_wiphy_data *)wiphy_priv(wiphy)) +#define wiphy_to_dvobj(wiphy) (((struct rtw_wiphy_data *)wiphy_priv(wiphy))->dvobj) +#ifdef RTW_SINGLE_WIPHY +#define wiphy_to_adapter(wiphy) (dvobj_get_primary_adapter(wiphy_to_dvobj(wiphy))) +#else +#define wiphy_to_adapter(wiphy) (((struct rtw_wiphy_data *)wiphy_priv(wiphy))->adapter) +#endif + +#if defined(RTW_DEDICATED_P2P_DEVICE) +#define wiphy_to_pd_wdev(wiphy) (rtw_wiphy_priv(wiphy)->pd_wdev) +#else +#define wiphy_to_pd_wdev(wiphy) NULL +#endif + +#define WIPHY_FMT "%s" +#define WIPHY_ARG(wiphy) wiphy_name(wiphy) +#define FUNC_WIPHY_FMT "%s("WIPHY_FMT")" +#define FUNC_WIPHY_ARG(wiphy) __func__, WIPHY_ARG(wiphy) + +#define SET_CFG80211_MGMT_REGS(w, t) (w |= BIT(t >> 4)) +#define CLR_CFG80211_MGMT_REGS(w, t) (w &= (~BIT(t >> 4))) +#define GET_CFG80211_MGMT_REGS(w, t) ((w & BIT(t >> 4)) > 0) + +#define SET_CFG80211_REPORT_MGMT(w, t) (SET_CFG80211_MGMT_REGS(w->mgmt_regs, t)) +#define CLR_CFG80211_REPORT_MGMT(w, t) (CLR_CFG80211_MGMT_REGS(w->mgmt_regs, t)) +#define GET_CFG80211_REPORT_MGMT(w, t) (GET_CFG80211_MGMT_REGS(w->mgmt_regs, t)) + +struct wiphy *rtw_wiphy_alloc(_adapter *padapter, struct device *dev); +void rtw_wiphy_free(struct wiphy *wiphy); +int rtw_wiphy_register(struct wiphy *wiphy); +void rtw_wiphy_unregister(struct wiphy *wiphy); + +int rtw_wdev_alloc(_adapter *padapter, struct wiphy *wiphy); +void rtw_wdev_free(struct wireless_dev *wdev); +void rtw_wdev_unregister(struct wireless_dev *wdev); + +int rtw_cfg80211_ndev_res_alloc(_adapter *adapter); +void rtw_cfg80211_ndev_res_free(_adapter *adapter); +int rtw_cfg80211_ndev_res_register(_adapter *adapter); +void rtw_cfg80211_ndev_res_unregister(_adapter *adapter); + +int rtw_cfg80211_dev_res_alloc(struct dvobj_priv *dvobj); +void rtw_cfg80211_dev_res_free(struct dvobj_priv *dvobj); +int rtw_cfg80211_dev_res_register(struct dvobj_priv *dvobj); +void rtw_cfg80211_dev_res_unregister(struct dvobj_priv *dvobj); +s16 rtw_cfg80211_dev_get_total_txpwr_lmt_mbm(struct dvobj_priv *dvobj); +s16 rtw_cfg80211_dev_get_total_txpwr_target_mbm(struct dvobj_priv *dvobj); + +void rtw_cfg80211_init_wdev_data(_adapter *padapter); + +void rtw_cfg80211_unlink_bss(_adapter *padapter, struct wlan_network *pnetwork); +void rtw_cfg80211_surveydone_event_callback(_adapter *padapter); +struct cfg80211_bss *rtw_cfg80211_inform_bss(_adapter *padapter, struct wlan_network *pnetwork); +int rtw_cfg80211_check_bss(_adapter *padapter); +void rtw_cfg80211_ibss_indicate_connect(_adapter *padapter); +void rtw_cfg80211_indicate_connect(_adapter *padapter); +void rtw_cfg80211_indicate_disconnect(_adapter *padapter, u16 reason, u8 locally_generated); +void rtw_cfg80211_indicate_scan_done(_adapter *adapter, bool aborted); +u32 rtw_cfg80211_wait_scan_req_empty(_adapter *adapter, u32 timeout_ms); + +#ifdef CONFIG_CONCURRENT_MODE +u8 rtw_cfg80211_scan_via_buddy(_adapter *padapter, struct cfg80211_scan_request *request); +void rtw_cfg80211_indicate_scan_done_for_buddy(_adapter *padapter, bool bscan_aborted); +#endif + +#ifdef CONFIG_AP_MODE +void rtw_cfg80211_indicate_sta_assoc(_adapter *padapter, u8 *pmgmt_frame, uint frame_len); +void rtw_cfg80211_indicate_sta_disassoc(_adapter *padapter, const u8 *da, unsigned short reason); +int rtw_cfg80211_set_mgnt_wpsp2pie(struct net_device *net, char *buf, int len, int type); +#endif /* CONFIG_AP_MODE */ + +void rtw_cfg80211_set_is_roch(_adapter *adapter, bool val); +bool rtw_cfg80211_get_is_roch(_adapter *adapter); +bool rtw_cfg80211_is_ro_ch_once(_adapter *adapter); +void rtw_cfg80211_set_last_ro_ch_time(_adapter *adapter); +s32 rtw_cfg80211_get_last_ro_ch_passing_ms(_adapter *adapter); + +#ifdef CONFIG_P2P +int rtw_cfg80211_iface_has_p2p_group_cap(_adapter *adapter); +int rtw_cfg80211_is_p2p_scan(_adapter *adapter); +#if defined(RTW_DEDICATED_P2P_DEVICE) +int rtw_cfg80211_redirect_pd_wdev(struct wiphy *wiphy, u8 *ra, struct wireless_dev **wdev); +int rtw_cfg80211_is_scan_by_pd_wdev(_adapter *adapter); +int rtw_pd_iface_alloc(struct wiphy *wiphy, const char *name, struct wireless_dev **pd_wdev); +void rtw_pd_iface_free(struct wiphy *wiphy); +#endif +#endif /* CONFIG_P2P */ + +void rtw_cfg80211_set_is_mgmt_tx(_adapter *adapter, u8 val); +u8 rtw_cfg80211_get_is_mgmt_tx(_adapter *adapter); +u8 rtw_mgnt_tx_handler(_adapter *adapter, u8 *buf); + +void rtw_cfg80211_issue_p2p_provision_request(_adapter *padapter, const u8 *buf, size_t len); + +void rtw_cfg80211_rx_p2p_action_public(_adapter *padapter, union recv_frame *rframe); +void rtw_cfg80211_rx_action_p2p(_adapter *padapter, union recv_frame *rframe); +void rtw_cfg80211_rx_action(_adapter *adapter, union recv_frame *rframe, const char *msg); +void rtw_cfg80211_rx_mframe(_adapter *adapter, union recv_frame *rframe, const char *msg); +void rtw_cfg80211_rx_probe_request(_adapter *padapter, union recv_frame *rframe); + +void rtw_cfg80211_external_auth_request(_adapter *padapter, union recv_frame *rframe); +void rtw_cfg80211_external_auth_status(struct wiphy *wiphy, struct net_device *dev, + struct rtw_external_auth_params *params); + +bool rtw_cfg80211_pwr_mgmt(_adapter *adapter); +#ifdef CONFIG_RTW_80211K +void rtw_cfg80211_rx_rrm_action(_adapter *adapter, union recv_frame *rframe); +#endif + +#ifdef CONFIG_RFKILL_POLL +void rtw_cfg80211_init_rfkill(struct wiphy *wiphy); +void rtw_cfg80211_deinit_rfkill(struct wiphy *wiphy); +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 4, 0)) && !defined(COMPAT_KERNEL_RELEASE) +#define rtw_cfg80211_rx_mgmt(wdev, freq, sig_dbm, buf, len, gfp) cfg80211_rx_mgmt(wdev_to_ndev(wdev), freq, buf, len, gfp) +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0)) +#define rtw_cfg80211_rx_mgmt(wdev, freq, sig_dbm, buf, len, gfp) cfg80211_rx_mgmt(wdev_to_ndev(wdev), freq, sig_dbm, buf, len, gfp) +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(3, 12, 0)) +#define rtw_cfg80211_rx_mgmt(wdev, freq, sig_dbm, buf, len, gfp) cfg80211_rx_mgmt(wdev, freq, sig_dbm, buf, len, gfp) +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(3 , 18 , 0)) +#define rtw_cfg80211_rx_mgmt(wdev , freq , sig_dbm , buf , len , gfp) cfg80211_rx_mgmt(wdev , freq , sig_dbm , buf , len , 0 , gfp) +#else +#define rtw_cfg80211_rx_mgmt(wdev , freq , sig_dbm , buf , len , gfp) cfg80211_rx_mgmt(wdev , freq , sig_dbm , buf , len , 0) +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 4, 0)) && !defined(COMPAT_KERNEL_RELEASE) +#define rtw_cfg80211_send_rx_assoc(adapter, bss, buf, len) cfg80211_send_rx_assoc((adapter)->pnetdev, buf, len) +#else +#define rtw_cfg80211_send_rx_assoc(adapter, bss, buf, len) cfg80211_send_rx_assoc((adapter)->pnetdev, bss, buf, len) +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0)) +#define rtw_cfg80211_mgmt_tx_status(wdev, cookie, buf, len, ack, gfp) cfg80211_mgmt_tx_status(wdev_to_ndev(wdev), cookie, buf, len, ack, gfp) +#else +#define rtw_cfg80211_mgmt_tx_status(wdev, cookie, buf, len, ack, gfp) cfg80211_mgmt_tx_status(wdev, cookie, buf, len, ack, gfp) +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0)) +#define rtw_cfg80211_ready_on_channel(wdev, cookie, chan, channel_type, duration, gfp) cfg80211_ready_on_channel(wdev_to_ndev(wdev), cookie, chan, channel_type, duration, gfp) +#define rtw_cfg80211_remain_on_channel_expired(wdev, cookie, chan, chan_type, gfp) cfg80211_remain_on_channel_expired(wdev_to_ndev(wdev), cookie, chan, chan_type, gfp) +#elif (LINUX_VERSION_CODE < KERNEL_VERSION(3, 8, 0)) +#define rtw_cfg80211_ready_on_channel(wdev, cookie, chan, channel_type, duration, gfp) cfg80211_ready_on_channel(wdev, cookie, chan, channel_type, duration, gfp) +#define rtw_cfg80211_remain_on_channel_expired(wdev, cookie, chan, chan_type, gfp) cfg80211_remain_on_channel_expired(wdev, cookie, chan, chan_type, gfp) +#else +#define rtw_cfg80211_ready_on_channel(wdev, cookie, chan, channel_type, duration, gfp) cfg80211_ready_on_channel(wdev, cookie, chan, duration, gfp) +#define rtw_cfg80211_remain_on_channel_expired(wdev, cookie, chan, chan_type, gfp) cfg80211_remain_on_channel_expired(wdev, cookie, chan, gfp) +#endif + +#define rtw_cfg80211_connect_result(wdev, bssid, req_ie, req_ie_len, resp_ie, resp_ie_len, status, gfp) cfg80211_connect_result(wdev_to_ndev(wdev), bssid, req_ie, req_ie_len, resp_ie, resp_ie_len, status, gfp) + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 2, 0)) +#define rtw_cfg80211_disconnected(wdev, reason, ie, ie_len, locally_generated, gfp) cfg80211_disconnected(wdev_to_ndev(wdev), reason, ie, ie_len, gfp) +#else +#define rtw_cfg80211_disconnected(wdev, reason, ie, ie_len, locally_generated, gfp) cfg80211_disconnected(wdev_to_ndev(wdev), reason, ie, ie_len, locally_generated, gfp) +#endif + +#ifdef CONFIG_RTW_80211R +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 10, 0)) +#define rtw_cfg80211_ft_event(adapter, parm) cfg80211_ft_event((adapter)->pnetdev, parm) +#else + #error "Cannot support FT for KERNEL_VERSION < 3.10\n" +#endif +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 0, 0)) +#define rtw_cfg80211_notify_new_peer_candidate(wdev, addr, ie, ie_len, sig_dbm, gfp) cfg80211_notify_new_peer_candidate(wdev_to_ndev(wdev), addr, ie, ie_len, sig_dbm, gfp) +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 0, 0)) +#define rtw_cfg80211_notify_new_peer_candidate(wdev, addr, ie, ie_len, sig_dbm, gfp) cfg80211_notify_new_peer_candidate(wdev_to_ndev(wdev), addr, ie, ie_len, gfp) +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0)) +u8 rtw_cfg80211_ch_switch_notify(_adapter *adapter, u8 ch, u8 bw, u8 offset, u8 ht, bool started); +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 27)) && (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 31)) +#define IEEE80211_CHAN_NO_HT40PLUS IEEE80211_CHAN_NO_FAT_ABOVE +#define IEEE80211_CHAN_NO_HT40MINUS IEEE80211_CHAN_NO_FAT_BELOW +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 26)) && (LINUX_VERSION_CODE < KERNEL_VERSION(4, 7, 0)) +#define NL80211_BAND_2GHZ IEEE80211_BAND_2GHZ +#define NL80211_BAND_5GHZ IEEE80211_BAND_5GHZ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) +#define NL80211_BAND_60GHZ IEEE80211_BAND_60GHZ +#endif +#define NUM_NL80211_BANDS IEEE80211_NUM_BANDS +#endif + +#define rtw_band_to_nl80211_band(band) \ + (band == BAND_ON_2_4G) ? NL80211_BAND_2GHZ : \ + (band == BAND_ON_5G) ? NL80211_BAND_5GHZ : NUM_NL80211_BANDS + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 36)) +#define NL80211_TX_POWER_AUTOMATIC TX_POWER_AUTOMATIC +#define NL80211_TX_POWER_LIMITED TX_POWER_LIMITED +#define NL80211_TX_POWER_FIXED TX_POWER_FIXED +#endif + +#include "wifi_regd.h" +#include "rtw_cfgvendor.h" + +#endif /* __IOCTL_CFG80211_H__ */ diff --git a/os_dep/linux/ioctl_linux.c b/os_dep/linux/ioctl_linux.c new file mode 100644 index 0000000..1c52acc --- /dev/null +++ b/os_dep/linux/ioctl_linux.c @@ -0,0 +1,13060 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _IOCTL_LINUX_C_ + +#include +#include +#include "../../hal/phydm/phydm_precomp.h" +#ifdef RTW_HALMAC +#include "../../hal/hal_halmac.h" +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 27)) +#define iwe_stream_add_event(a, b, c, d, e) iwe_stream_add_event(b, c, d, e) +#define iwe_stream_add_point(a, b, c, d, e) iwe_stream_add_point(b, c, d, e) +#endif + +#ifdef CONFIG_80211N_HT +extern int rtw_ht_enable; +#endif + + + +#define RTL_IOCTL_WPA_SUPPLICANT (SIOCIWFIRSTPRIV+30) + +#define SCAN_ITEM_SIZE 768 +#define MAX_CUSTOM_LEN 64 +#define RATE_COUNT 4 +#define MAX_SCAN_BUFFER_LEN 65535 + +#ifdef CONFIG_GLOBAL_UI_PID +extern int ui_pid[3]; +#endif + +/* combo scan */ +#define WEXT_CSCAN_AMOUNT 9 +#define WEXT_CSCAN_BUF_LEN 360 +#define WEXT_CSCAN_HEADER "CSCAN S\x01\x00\x00S\x00" +#define WEXT_CSCAN_HEADER_SIZE 12 +#define WEXT_CSCAN_SSID_SECTION 'S' +#define WEXT_CSCAN_CHANNEL_SECTION 'C' +#define WEXT_CSCAN_NPROBE_SECTION 'N' +#define WEXT_CSCAN_ACTV_DWELL_SECTION 'A' +#define WEXT_CSCAN_PASV_DWELL_SECTION 'P' +#define WEXT_CSCAN_HOME_DWELL_SECTION 'H' +#define WEXT_CSCAN_TYPE_SECTION 'T' + + +extern u8 key_2char2num(u8 hch, u8 lch); +extern u8 str_2char2num(u8 hch, u8 lch); +extern void macstr2num(u8 *dst, u8 *src); +extern u8 convert_ip_addr(u8 hch, u8 mch, u8 lch); + +u32 rtw_rates[] = {1000000, 2000000, 5500000, 11000000, + 6000000, 9000000, 12000000, 18000000, 24000000, 36000000, 48000000, 54000000}; + +#ifdef CONFIG_RTW_ANDROID +static void indicate_wx_custom_event(_adapter *padapter, char *msg) +{ + u8 *buff; + union iwreq_data wrqu; + + if (strlen(msg) > IW_CUSTOM_MAX) { + RTW_INFO("%s strlen(msg):%zu > IW_CUSTOM_MAX:%u\n", __FUNCTION__ , strlen(msg), IW_CUSTOM_MAX); + return; + } + + buff = rtw_zmalloc(IW_CUSTOM_MAX + 1); + if (!buff) + return; + + _rtw_memcpy(buff, msg, strlen(msg)); + + _rtw_memset(&wrqu, 0, sizeof(wrqu)); + wrqu.data.length = strlen(msg); + + RTW_INFO("%s %s\n", __FUNCTION__, buff); +#ifndef CONFIG_IOCTL_CFG80211 + wireless_send_event(padapter->pnetdev, IWEVCUSTOM, &wrqu, buff); +#endif + + rtw_mfree(buff, IW_CUSTOM_MAX + 1); + +} +#endif + +#if 0 +static void request_wps_pbc_event(_adapter *padapter) +{ + u8 *buff, *p; + union iwreq_data wrqu; + + + buff = rtw_malloc(IW_CUSTOM_MAX); + if (!buff) + return; + + _rtw_memset(buff, 0, IW_CUSTOM_MAX); + + p = buff; + + p += sprintf(p, "WPS_PBC_START.request=TRUE"); + + _rtw_memset(&wrqu, 0, sizeof(wrqu)); + + wrqu.data.length = p - buff; + + wrqu.data.length = (wrqu.data.length < IW_CUSTOM_MAX) ? wrqu.data.length : IW_CUSTOM_MAX; + + RTW_INFO("%s\n", __FUNCTION__); + +#ifndef CONFIG_IOCTL_CFG80211 + wireless_send_event(padapter->pnetdev, IWEVCUSTOM, &wrqu, buff); +#endif + + if (buff) + rtw_mfree(buff, IW_CUSTOM_MAX); + +} +#endif + +#ifdef CONFIG_SUPPORT_HW_WPS_PBC +void rtw_request_wps_pbc_event(_adapter *padapter) +{ +#ifdef RTK_DMP_PLATFORM +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 12)) + kobject_uevent(&padapter->pnetdev->dev.kobj, KOBJ_NET_PBC); +#else + kobject_hotplug(&padapter->pnetdev->class_dev.kobj, KOBJ_NET_PBC); +#endif +#else + + if (padapter->pid[0] == 0) { + /* 0 is the default value and it means the application monitors the HW PBC doesn't privde its pid to driver. */ + return; + } + + rtw_signal_process(padapter->pid[0], SIGUSR1); + +#endif + + rtw_led_control(padapter, LED_CTL_START_WPS_BOTTON); +} +#endif/* #ifdef CONFIG_SUPPORT_HW_WPS_PBC */ + +void indicate_wx_scan_complete_event(_adapter *padapter) +{ + union iwreq_data wrqu; + + _rtw_memset(&wrqu, 0, sizeof(union iwreq_data)); + + /* RTW_INFO("+rtw_indicate_wx_scan_complete_event\n"); */ +#ifndef CONFIG_IOCTL_CFG80211 + wireless_send_event(padapter->pnetdev, SIOCGIWSCAN, &wrqu, NULL); +#endif +} + + +void rtw_indicate_wx_assoc_event(_adapter *padapter) +{ + union iwreq_data wrqu; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + WLAN_BSSID_EX *pnetwork = (WLAN_BSSID_EX *)(&(pmlmeinfo->network)); + + _rtw_memset(&wrqu, 0, sizeof(union iwreq_data)); + + wrqu.ap_addr.sa_family = ARPHRD_ETHER; + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) + _rtw_memcpy(wrqu.ap_addr.sa_data, pnetwork->MacAddress, ETH_ALEN); + else + _rtw_memcpy(wrqu.ap_addr.sa_data, pmlmepriv->cur_network.network.MacAddress, ETH_ALEN); + + RTW_PRINT("assoc success\n"); +#ifndef CONFIG_IOCTL_CFG80211 + wireless_send_event(padapter->pnetdev, SIOCGIWAP, &wrqu, NULL); +#endif +} + +void rtw_indicate_wx_disassoc_event(_adapter *padapter) +{ + union iwreq_data wrqu; + + _rtw_memset(&wrqu, 0, sizeof(union iwreq_data)); + + wrqu.ap_addr.sa_family = ARPHRD_ETHER; + _rtw_memset(wrqu.ap_addr.sa_data, 0, ETH_ALEN); + +#ifndef CONFIG_IOCTL_CFG80211 + RTW_PRINT("indicate disassoc\n"); + wireless_send_event(padapter->pnetdev, SIOCGIWAP, &wrqu, NULL); +#endif +} + +/* +uint rtw_is_cckrates_included(u8 *rate) +{ + u32 i = 0; + + while(rate[i]!=0) + { + if ( (((rate[i]) & 0x7f) == 2) || (((rate[i]) & 0x7f) == 4) || + (((rate[i]) & 0x7f) == 11) || (((rate[i]) & 0x7f) == 22) ) + return _TRUE; + i++; + } + + return _FALSE; +} + +uint rtw_is_cckratesonly_included(u8 *rate) +{ + u32 i = 0; + + while(rate[i]!=0) + { + if ( (((rate[i]) & 0x7f) != 2) && (((rate[i]) & 0x7f) != 4) && + (((rate[i]) & 0x7f) != 11) && (((rate[i]) & 0x7f) != 22) ) + return _FALSE; + i++; + } + + return _TRUE; +} +*/ + +#ifdef CONFIG_IOCTL_WEXT +static int search_p2p_wfd_ie(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop) +{ +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#ifdef CONFIG_WFD + if (SCAN_RESULT_ALL == pwdinfo->wfd_info->scan_result_type) { + + } else if ((SCAN_RESULT_P2P_ONLY == pwdinfo->wfd_info->scan_result_type) || + (SCAN_RESULT_WFD_TYPE == pwdinfo->wfd_info->scan_result_type)) +#endif /* CONFIG_WFD */ + { + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + u32 blnGotP2PIE = _FALSE; + + /* User is doing the P2P device discovery */ + /* The prefix of SSID should be "DIRECT-" and the IE should contains the P2P IE. */ + /* If not, the driver should ignore this AP and go to the next AP. */ + + /* Verifying the SSID */ + if (_rtw_memcmp(pnetwork->network.Ssid.Ssid, pwdinfo->p2p_wildcard_ssid, P2P_WILDCARD_SSID_LEN)) { + u32 p2pielen = 0; + + /* Verifying the P2P IE */ + if (rtw_bss_ex_get_p2p_ie(&pnetwork->network, NULL, &p2pielen)) + blnGotP2PIE = _TRUE; + } + + if (blnGotP2PIE == _FALSE) + return _FALSE; + + } + } + +#ifdef CONFIG_WFD + if (SCAN_RESULT_WFD_TYPE == pwdinfo->wfd_info->scan_result_type) { + u32 blnGotWFD = _FALSE; + u8 *wfd_ie; + uint wfd_ielen = 0; + + wfd_ie = rtw_bss_ex_get_wfd_ie(&pnetwork->network, NULL, &wfd_ielen); + if (wfd_ie) { + u8 *wfd_devinfo; + uint wfd_devlen; + + wfd_devinfo = rtw_get_wfd_attr_content(wfd_ie, wfd_ielen, WFD_ATTR_DEVICE_INFO, NULL, &wfd_devlen); + if (wfd_devinfo) { + if (pwdinfo->wfd_info->wfd_device_type == WFD_DEVINFO_PSINK) { + /* the first two bits will indicate the WFD device type */ + if ((wfd_devinfo[1] & 0x03) == WFD_DEVINFO_SOURCE) { + /* If this device is Miracast PSink device, the scan reuslt should just provide the Miracast source. */ + blnGotWFD = _TRUE; + } + } else if (pwdinfo->wfd_info->wfd_device_type == WFD_DEVINFO_SOURCE) { + /* the first two bits will indicate the WFD device type */ + if ((wfd_devinfo[1] & 0x03) == WFD_DEVINFO_PSINK) { + /* If this device is Miracast source device, the scan reuslt should just provide the Miracast PSink. */ + /* Todo: How about the SSink?! */ + blnGotWFD = _TRUE; + } + } + } + } + + if (blnGotWFD == _FALSE) + return _FALSE; + } +#endif /* CONFIG_WFD */ + +#endif /* CONFIG_P2P */ + return _TRUE; +} +static inline char *iwe_stream_mac_addr_proess(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + /* AP MAC address */ + iwe->cmd = SIOCGIWAP; + iwe->u.ap_addr.sa_family = ARPHRD_ETHER; + + _rtw_memcpy(iwe->u.ap_addr.sa_data, pnetwork->network.MacAddress, ETH_ALEN); + start = iwe_stream_add_event(info, start, stop, iwe, IW_EV_ADDR_LEN); + return start; +} +static inline char *iwe_stream_essid_proess(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + + /* Add the ESSID */ + iwe->cmd = SIOCGIWESSID; + iwe->u.data.flags = 1; + iwe->u.data.length = min((u16)pnetwork->network.Ssid.SsidLength, (u16)32); + start = iwe_stream_add_point(info, start, stop, iwe, pnetwork->network.Ssid.Ssid); + return start; +} + +static inline char *iwe_stream_chan_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + if (pnetwork->network.Configuration.DSConfig < 1 /*|| pnetwork->network.Configuration.DSConfig>14*/) + pnetwork->network.Configuration.DSConfig = 1; + + /* Add frequency/channel */ + iwe->cmd = SIOCGIWFREQ; + iwe->u.freq.m = rtw_ch2freq(pnetwork->network.Configuration.DSConfig) * 100000; + iwe->u.freq.e = 1; + iwe->u.freq.i = pnetwork->network.Configuration.DSConfig; + start = iwe_stream_add_event(info, start, stop, iwe, IW_EV_FREQ_LEN); + return start; +} +static inline char *iwe_stream_mode_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe, u16 cap) +{ + /* Add mode */ + if (cap & (WLAN_CAPABILITY_IBSS | WLAN_CAPABILITY_BSS)) { + iwe->cmd = SIOCGIWMODE; + if (cap & WLAN_CAPABILITY_BSS) + iwe->u.mode = IW_MODE_MASTER; + else + iwe->u.mode = IW_MODE_ADHOC; + + start = iwe_stream_add_event(info, start, stop, iwe, IW_EV_UINT_LEN); + } + return start; +} +static inline char *iwe_stream_encryption_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe, u16 cap) +{ + + /* Add encryption capability */ + iwe->cmd = SIOCGIWENCODE; + if (cap & WLAN_CAPABILITY_PRIVACY) + iwe->u.data.flags = IW_ENCODE_ENABLED | IW_ENCODE_NOKEY; + else + iwe->u.data.flags = IW_ENCODE_DISABLED; + iwe->u.data.length = 0; + start = iwe_stream_add_point(info, start, stop, iwe, pnetwork->network.Ssid.Ssid); + return start; + +} + +static inline char *iwe_stream_protocol_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + u16 ht_cap = _FALSE, vht_cap = _FALSE; + u32 ht_ielen = 0, vht_ielen = 0; + char *p; + u8 ie_offset = (pnetwork->network.Reserved[0] == BSS_TYPE_PROB_REQ ? 0 : 12); /* Probe Request */ + +#ifdef CONFIG_80211N_HT + /* parsing HT_CAP_IE */ + if(padapter->registrypriv.ht_enable && is_supported_ht(padapter->registrypriv.wireless_mode)) { + p = rtw_get_ie(&pnetwork->network.IEs[ie_offset], _HT_CAPABILITY_IE_, &ht_ielen, pnetwork->network.IELength - ie_offset); + if (p && ht_ielen > 0) + ht_cap = _TRUE; + } +#endif + +#ifdef CONFIG_80211AC_VHT + /* parsing VHT_CAP_IE */ + if(padapter->registrypriv.wireless_mode & WIRELESS_11AC) { + p = rtw_get_ie(&pnetwork->network.IEs[ie_offset], EID_VHTCapability, &vht_ielen, pnetwork->network.IELength - ie_offset); + if (p && vht_ielen > 0) + vht_cap = _TRUE; + } +#endif + /* Add the protocol name */ + iwe->cmd = SIOCGIWNAME; + if ((rtw_is_cckratesonly_included((u8 *)&pnetwork->network.SupportedRates)) == _TRUE) { + if (ht_cap == _TRUE) + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11bn"); + else + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11b"); + } else if ((rtw_is_cckrates_included((u8 *)&pnetwork->network.SupportedRates)) == _TRUE) { + if (ht_cap == _TRUE) + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11bgn"); + else + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11bg"); + } else { + if (pnetwork->network.Configuration.DSConfig > 14) { + #ifdef CONFIG_80211AC_VHT + if (vht_cap == _TRUE) + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11AC"); + else + #endif + { + if (ht_cap == _TRUE) + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11an"); + else + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11a"); + } + } else { + if (ht_cap == _TRUE) + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11gn"); + else + snprintf(iwe->u.name, IFNAMSIZ, "IEEE 802.11g"); + } + } + start = iwe_stream_add_event(info, start, stop, iwe, IW_EV_CHAR_LEN); + return start; +} + +static inline char *iwe_stream_rate_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + u32 ht_ielen = 0, vht_ielen = 0; + char *p; + u16 max_rate = 0, rate, ht_cap = _FALSE, vht_cap = _FALSE; + u32 i = 0; + u8 bw_40MHz = 0, short_GI = 0, bw_160MHz = 0, vht_highest_rate = 0; + u16 mcs_rate = 0, vht_data_rate = 0; + char custom[MAX_CUSTOM_LEN] = {0}; + u8 ie_offset = (pnetwork->network.Reserved[0] == BSS_TYPE_PROB_REQ ? 0 : 12); /* Probe Request */ + + /* parsing HT_CAP_IE */ + if(is_supported_ht(padapter->registrypriv.wireless_mode)) { + p = rtw_get_ie(&pnetwork->network.IEs[ie_offset], _HT_CAPABILITY_IE_, &ht_ielen, pnetwork->network.IELength - ie_offset); + if (p && ht_ielen > 0) { + struct rtw_ieee80211_ht_cap *pht_capie; + ht_cap = _TRUE; + pht_capie = (struct rtw_ieee80211_ht_cap *)(p + 2); + _rtw_memcpy(&mcs_rate , pht_capie->supp_mcs_set, 2); + bw_40MHz = (pht_capie->cap_info & IEEE80211_HT_CAP_SUP_WIDTH) ? 1 : 0; + short_GI = (pht_capie->cap_info & (IEEE80211_HT_CAP_SGI_20 | IEEE80211_HT_CAP_SGI_40)) ? 1 : 0; + } + } +#ifdef CONFIG_80211AC_VHT + /* parsing VHT_CAP_IE */ + if(padapter->registrypriv.wireless_mode & WIRELESS_11AC){ + p = rtw_get_ie(&pnetwork->network.IEs[ie_offset], EID_VHTCapability, &vht_ielen, pnetwork->network.IELength - ie_offset); + if (p && vht_ielen > 0) { + u8 mcs_map[2]; + + vht_cap = _TRUE; + bw_160MHz = GET_VHT_CAPABILITY_ELE_CHL_WIDTH(p + 2); + if (bw_160MHz) + short_GI = GET_VHT_CAPABILITY_ELE_SHORT_GI160M(p + 2); + else + short_GI = GET_VHT_CAPABILITY_ELE_SHORT_GI80M(p + 2); + + _rtw_memcpy(mcs_map, GET_VHT_CAPABILITY_ELE_TX_MCS(p + 2), 2); + + vht_highest_rate = rtw_get_vht_highest_rate(mcs_map); + vht_data_rate = rtw_vht_mcs_to_data_rate(CHANNEL_WIDTH_80, short_GI, vht_highest_rate); + } + } +#endif + + /*Add basic and extended rates */ + p = custom; + p += snprintf(p, MAX_CUSTOM_LEN - (p - custom), " Rates (Mb/s): "); + while (pnetwork->network.SupportedRates[i] != 0) { + rate = pnetwork->network.SupportedRates[i] & 0x7F; + if (rate > max_rate) + max_rate = rate; + p += snprintf(p, MAX_CUSTOM_LEN - (p - custom), + "%d%s ", rate >> 1, (rate & 1) ? ".5" : ""); + i++; + } +#ifdef CONFIG_80211AC_VHT + if (vht_cap == _TRUE) + max_rate = vht_data_rate; + else +#endif + if (ht_cap == _TRUE) { + if (mcs_rate & 0x8000) /* MCS15 */ + max_rate = (bw_40MHz) ? ((short_GI) ? 300 : 270) : ((short_GI) ? 144 : 130); + + else if (mcs_rate & 0x0080) /* MCS7 */ + max_rate = (bw_40MHz) ? ((short_GI) ? 150 : 135) : ((short_GI) ? 72 : 65); + else { /* default MCS7 */ + /* RTW_INFO("wx_get_scan, mcs_rate_bitmap=0x%x\n", mcs_rate); */ + max_rate = (bw_40MHz) ? ((short_GI) ? 150 : 135) : ((short_GI) ? 72 : 65); + } + + max_rate = max_rate * 2; /* Mbps/2; */ + } + + iwe->cmd = SIOCGIWRATE; + iwe->u.bitrate.fixed = iwe->u.bitrate.disabled = 0; + iwe->u.bitrate.value = max_rate * 500000; + start = iwe_stream_add_event(info, start, stop, iwe, IW_EV_PARAM_LEN); + return start ; +} + +static inline char *iwe_stream_wpa_wpa2_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + int buf_size = MAX_WPA_IE_LEN * 2; + /* u8 pbuf[buf_size]={0}; */ + u8 *pbuf = rtw_zmalloc(buf_size); + + u8 wpa_ie[255] = {0}, rsn_ie[255] = {0}; + u16 i, wpa_len = 0, rsn_len = 0; + u8 *p; + sint out_len = 0; + + + if (pbuf) { + p = pbuf; + + /* parsing WPA/WPA2 IE */ + if (pnetwork->network.Reserved[0] != BSS_TYPE_PROB_REQ) { /* Probe Request */ + out_len = rtw_get_sec_ie(pnetwork->network.IEs , pnetwork->network.IELength, rsn_ie, &rsn_len, wpa_ie, &wpa_len); + + if (wpa_len > 0) { + + _rtw_memset(pbuf, 0, buf_size); + p += sprintf(p, "wpa_ie="); + for (i = 0; i < wpa_len; i++) + p += sprintf(p, "%02x", wpa_ie[i]); + + if (wpa_len > 100) { + printk("-----------------Len %d----------------\n", wpa_len); + for (i = 0; i < wpa_len; i++) + printk("%02x ", wpa_ie[i]); + printk("\n"); + printk("-----------------Len %d----------------\n", wpa_len); + } + + _rtw_memset(iwe, 0, sizeof(*iwe)); + iwe->cmd = IWEVCUSTOM; + iwe->u.data.length = strlen(pbuf); + start = iwe_stream_add_point(info, start, stop, iwe, pbuf); + + _rtw_memset(iwe, 0, sizeof(*iwe)); + iwe->cmd = IWEVGENIE; + iwe->u.data.length = wpa_len; + start = iwe_stream_add_point(info, start, stop, iwe, wpa_ie); + } + if (rsn_len > 0) { + + _rtw_memset(pbuf, 0, buf_size); + p += sprintf(p, "rsn_ie="); + for (i = 0; i < rsn_len; i++) + p += sprintf(p, "%02x", rsn_ie[i]); + _rtw_memset(iwe, 0, sizeof(*iwe)); + iwe->cmd = IWEVCUSTOM; + iwe->u.data.length = strlen(pbuf); + start = iwe_stream_add_point(info, start, stop, iwe, pbuf); + + _rtw_memset(iwe, 0, sizeof(*iwe)); + iwe->cmd = IWEVGENIE; + iwe->u.data.length = rsn_len; + start = iwe_stream_add_point(info, start, stop, iwe, rsn_ie); + } + } + + rtw_mfree(pbuf, buf_size); + } + return start; +} + +static inline char *iwe_stream_wps_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + /* parsing WPS IE */ + uint cnt = 0, total_ielen; + u8 *wpsie_ptr = NULL; + uint wps_ielen = 0; + u8 ie_offset = (pnetwork->network.Reserved[0] == BSS_TYPE_PROB_REQ ? 0 : 12); + + u8 *ie_ptr = pnetwork->network.IEs + ie_offset; + total_ielen = pnetwork->network.IELength - ie_offset; + + if (pnetwork->network.Reserved[0] == BSS_TYPE_PROB_REQ) { /* Probe Request */ + ie_ptr = pnetwork->network.IEs; + total_ielen = pnetwork->network.IELength; + } else { /* Beacon or Probe Respones */ + ie_ptr = pnetwork->network.IEs + _FIXED_IE_LENGTH_; + total_ielen = pnetwork->network.IELength - _FIXED_IE_LENGTH_; + } + while (cnt < total_ielen) { + if (rtw_is_wps_ie(&ie_ptr[cnt], &wps_ielen) && (wps_ielen > 2)) { + wpsie_ptr = &ie_ptr[cnt]; + iwe->cmd = IWEVGENIE; + iwe->u.data.length = (u16)wps_ielen; + start = iwe_stream_add_point(info, start, stop, iwe, wpsie_ptr); + } + cnt += ie_ptr[cnt + 1] + 2; /* goto next */ + } + return start; +} + +static inline char *iwe_stream_wapi_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ +#ifdef CONFIG_WAPI_SUPPORT + char *p; + + if (pnetwork->network.Reserved[0] != BSS_TYPE_PROB_REQ) { /* Probe Request */ + sint out_len_wapi = 0; + /* here use static for stack size */ + static u8 buf_wapi[MAX_WAPI_IE_LEN * 2] = {0}; + static u8 wapi_ie[MAX_WAPI_IE_LEN] = {0}; + u16 wapi_len = 0; + u16 i; + + out_len_wapi = rtw_get_wapi_ie(pnetwork->network.IEs , pnetwork->network.IELength, wapi_ie, &wapi_len); + + RTW_INFO("rtw_wx_get_scan: %s ", pnetwork->network.Ssid.Ssid); + RTW_INFO("rtw_wx_get_scan: ssid = %d ", wapi_len); + + + if (wapi_len > 0) { + p = buf_wapi; + /* _rtw_memset(buf_wapi, 0, MAX_WAPI_IE_LEN*2); */ + p += sprintf(p, "wapi_ie="); + for (i = 0; i < wapi_len; i++) + p += sprintf(p, "%02x", wapi_ie[i]); + + _rtw_memset(iwe, 0, sizeof(*iwe)); + iwe->cmd = IWEVCUSTOM; + iwe->u.data.length = strlen(buf_wapi); + start = iwe_stream_add_point(info, start, stop, iwe, buf_wapi); + + _rtw_memset(iwe, 0, sizeof(*iwe)); + iwe->cmd = IWEVGENIE; + iwe->u.data.length = wapi_len; + start = iwe_stream_add_point(info, start, stop, iwe, wapi_ie); + } + } +#endif/* #ifdef CONFIG_WAPI_SUPPORT */ + return start; +} + +static inline char *iwe_stream_rssi_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + u8 ss, sq; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + s16 noise = 0; +#endif + + /* Add quality statistics */ + iwe->cmd = IWEVQUAL; + iwe->u.qual.updated = IW_QUAL_QUAL_UPDATED | IW_QUAL_LEVEL_UPDATED +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + | IW_QUAL_NOISE_UPDATED +#else + | IW_QUAL_NOISE_INVALID +#endif +#ifdef CONFIG_SIGNAL_DISPLAY_DBM + | IW_QUAL_DBM +#endif + ; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE && + is_same_network(&pmlmepriv->cur_network.network, &pnetwork->network, 0)) { + ss = padapter->recvpriv.signal_strength; + sq = padapter->recvpriv.signal_qual; + } else { + ss = pnetwork->network.PhyInfo.SignalStrength; + sq = pnetwork->network.PhyInfo.SignalQuality; + } + + +#ifdef CONFIG_SIGNAL_DISPLAY_DBM + iwe->u.qual.level = (u8) translate_percentage_to_dbm(ss); /* dbm */ +#else + iwe->u.qual.level = (u8)ss; /* % */ +#endif + + iwe->u.qual.qual = (u8)sq; /* signal quality */ + +#ifdef CONFIG_PLATFORM_ROCKCHIPS + iwe->u.qual.noise = -100; /* noise level suggest by zhf@rockchips */ +#else +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + if (IS_NM_ENABLE(padapter)) { + noise = rtw_noise_query_by_chan_num(padapter, pnetwork->network.Configuration.DSConfig); + #ifndef CONFIG_SIGNAL_DISPLAY_DBM + noise = translate_dbm_to_percentage(noise);/*percentage*/ + #endif + iwe->u.qual.noise = noise; + } +#else + iwe->u.qual.noise = 0; /* noise level */ +#endif +#endif /* CONFIG_PLATFORM_ROCKCHIPS */ + + /* RTW_INFO("iqual=%d, ilevel=%d, inoise=%d, iupdated=%d\n", iwe.u.qual.qual, iwe.u.qual.level , iwe.u.qual.noise, iwe.u.qual.updated); */ + + start = iwe_stream_add_event(info, start, stop, iwe, IW_EV_QUAL_LEN); + return start; +} + +static inline char *iwe_stream_net_rsv_process(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop, struct iw_event *iwe) +{ + u8 buf[32] = {0}; + u8 *p, *pos; + p = buf; + pos = pnetwork->network.Reserved; + + p += sprintf(p, "fm=%02X%02X", pos[1], pos[0]); + _rtw_memset(iwe, 0, sizeof(*iwe)); + iwe->cmd = IWEVCUSTOM; + iwe->u.data.length = strlen(buf); + start = iwe_stream_add_point(info, start, stop, iwe, buf); + return start; +} + +static char *translate_scan(_adapter *padapter, + struct iw_request_info *info, struct wlan_network *pnetwork, + char *start, char *stop) +{ + struct iw_event iwe; + u16 cap = 0; + _rtw_memset(&iwe, 0, sizeof(iwe)); + + if (_FALSE == search_p2p_wfd_ie(padapter, info, pnetwork, start, stop)) + return start; + + start = iwe_stream_mac_addr_proess(padapter, info, pnetwork, start, stop, &iwe); + start = iwe_stream_essid_proess(padapter, info, pnetwork, start, stop, &iwe); + start = iwe_stream_protocol_process(padapter, info, pnetwork, start, stop, &iwe); + if (pnetwork->network.Reserved[0] == BSS_TYPE_PROB_REQ) /* Probe Request */ + cap = 0; + else { + _rtw_memcpy((u8 *)&cap, rtw_get_capability_from_ie(pnetwork->network.IEs), 2); + cap = le16_to_cpu(cap); + } + + start = iwe_stream_mode_process(padapter, info, pnetwork, start, stop, &iwe, cap); + start = iwe_stream_chan_process(padapter, info, pnetwork, start, stop, &iwe); + start = iwe_stream_encryption_process(padapter, info, pnetwork, start, stop, &iwe, cap); + start = iwe_stream_rate_process(padapter, info, pnetwork, start, stop, &iwe); + start = iwe_stream_wpa_wpa2_process(padapter, info, pnetwork, start, stop, &iwe); + start = iwe_stream_wps_process(padapter, info, pnetwork, start, stop, &iwe); + start = iwe_stream_wapi_process(padapter, info, pnetwork, start, stop, &iwe); + start = iwe_stream_rssi_process(padapter, info, pnetwork, start, stop, &iwe); + start = iwe_stream_net_rsv_process(padapter, info, pnetwork, start, stop, &iwe); + + return start; +} + +static int wpa_set_auth_algs(struct net_device *dev, u32 value) +{ + _adapter *padapter = (_adapter *) rtw_netdev_priv(dev); + int ret = 0; + + if ((value & AUTH_ALG_SHARED_KEY) && (value & AUTH_ALG_OPEN_SYSTEM)) { + RTW_INFO("wpa_set_auth_algs, AUTH_ALG_SHARED_KEY and AUTH_ALG_OPEN_SYSTEM [value:0x%x]\n", value); + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeAutoSwitch; + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Auto; + } else if (value & AUTH_ALG_SHARED_KEY) { + RTW_INFO("wpa_set_auth_algs, AUTH_ALG_SHARED_KEY [value:0x%x]\n", value); + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + +#ifdef CONFIG_PLATFORM_MT53XX + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeAutoSwitch; + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Auto; +#else + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeShared; + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Shared; +#endif + } else if (value & AUTH_ALG_OPEN_SYSTEM) { + RTW_INFO("wpa_set_auth_algs, AUTH_ALG_OPEN_SYSTEM\n"); + /* padapter->securitypriv.ndisencryptstatus = Ndis802_11EncryptionDisabled; */ + if (padapter->securitypriv.ndisauthtype < Ndis802_11AuthModeWPAPSK) { +#ifdef CONFIG_PLATFORM_MT53XX + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeAutoSwitch; + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Auto; +#else + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeOpen; + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Open; +#endif + } + + } else if (value & AUTH_ALG_LEAP) + RTW_INFO("wpa_set_auth_algs, AUTH_ALG_LEAP\n"); + else { + RTW_INFO("wpa_set_auth_algs, error!\n"); + ret = -EINVAL; + } + + return ret; + +} + +static int wpa_set_encryption(struct net_device *dev, struct ieee_param *param, u32 param_len) +{ + int ret = 0; + u32 wep_key_idx, wep_key_len; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif /* CONFIG_P2P */ + + + param->u.crypt.err = 0; + param->u.crypt.alg[IEEE_CRYPT_ALG_NAME_LEN - 1] = '\0'; + + if (param_len < (u32)((u8 *) param->u.crypt.key - (u8 *) param) + param->u.crypt.key_len) { + ret = -EINVAL; + goto exit; + } + + if (param->sta_addr[0] == 0xff && param->sta_addr[1] == 0xff && + param->sta_addr[2] == 0xff && param->sta_addr[3] == 0xff && + param->sta_addr[4] == 0xff && param->sta_addr[5] == 0xff) { + + if (param->u.crypt.idx >= WEP_KEYS +#ifdef CONFIG_IEEE80211W + && param->u.crypt.idx > BIP_MAX_KEYID +#endif /* CONFIG_IEEE80211W */ + ) { + ret = -EINVAL; + goto exit; + } + } else { +#ifdef CONFIG_WAPI_SUPPORT + if (strcmp(param->u.crypt.alg, "SMS4")) +#endif + { + ret = -EINVAL; + goto exit; + } + } + + if (strcmp(param->u.crypt.alg, "WEP") == 0) { + RTW_INFO("wpa_set_encryption, crypt.alg = WEP\n"); + + wep_key_idx = param->u.crypt.idx; + wep_key_len = param->u.crypt.key_len; + + if ((wep_key_idx >= WEP_KEYS) || (wep_key_len <= 0)) { + ret = -EINVAL; + goto exit; + } + + if (psecuritypriv->bWepDefaultKeyIdxSet == 0) { + /* wep default key has not been set, so use this key index as default key.*/ + + wep_key_len = wep_key_len <= 5 ? 5 : 13; + + psecuritypriv->ndisencryptstatus = Ndis802_11Encryption1Enabled; + psecuritypriv->dot11PrivacyAlgrthm = _WEP40_; + psecuritypriv->dot118021XGrpPrivacy = _WEP40_; + + if (wep_key_len == 13) { + psecuritypriv->dot11PrivacyAlgrthm = _WEP104_; + psecuritypriv->dot118021XGrpPrivacy = _WEP104_; + } + + psecuritypriv->dot11PrivacyKeyIndex = wep_key_idx; + } + + _rtw_memcpy(&(psecuritypriv->dot11DefKey[wep_key_idx].skey[0]), param->u.crypt.key, wep_key_len); + + psecuritypriv->dot11DefKeylen[wep_key_idx] = wep_key_len; + + psecuritypriv->key_mask |= BIT(wep_key_idx); + + padapter->mlmeextpriv.mlmext_info.key_index = wep_key_idx; + goto exit; + } + + if (padapter->securitypriv.dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) { /* 802_1x */ + struct sta_info *psta, *pbcmc_sta; + struct sta_priv *pstapriv = &padapter->stapriv; + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE | WIFI_MP_STATE) == _TRUE) { /* sta mode */ + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + if (psta == NULL) { + /* DEBUG_ERR( ("Set wpa_set_encryption: Obtain Sta_info fail\n")); */ + } else { + /* Jeff: don't disable ieee8021x_blocked while clearing key */ + if (strcmp(param->u.crypt.alg, "none") != 0) + psta->ieee8021x_blocked = _FALSE; + + if ((padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption2Enabled) || + (padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption3Enabled)) + psta->dot118021XPrivacy = padapter->securitypriv.dot11PrivacyAlgrthm; + + if (param->u.crypt.set_tx == 1) { /* pairwise key */ + RTW_INFO(FUNC_ADPT_FMT" set %s PTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.alg, param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(psta->dot118021x_UncstKey.skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + if (strcmp(param->u.crypt.alg, "TKIP") == 0) { /* set mic key */ + _rtw_memcpy(psta->dot11tkiptxmickey.skey, &(param->u.crypt.key[16]), 8); + _rtw_memcpy(psta->dot11tkiprxmickey.skey, &(param->u.crypt.key[24]), 8); + padapter->securitypriv.busetkipkey = _FALSE; + } + psta->dot11txpn.val = RTW_GET_LE64(param->u.crypt.seq); + psta->dot11rxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psta->bpairwise_key_installed = _TRUE; + rtw_setstakey_cmd(padapter, psta, UNICAST_KEY, _TRUE); + + } else { /* group key */ + if (strcmp(param->u.crypt.alg, "TKIP") == 0 || strcmp(param->u.crypt.alg, "CCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set %s GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.alg, param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(padapter->securitypriv.dot118021XGrpKey[param->u.crypt.idx].skey, param->u.crypt.key, + (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + /* only TKIP group key need to install this */ + if (param->u.crypt.key_len > 16) { + _rtw_memcpy(padapter->securitypriv.dot118021XGrptxmickey[param->u.crypt.idx].skey, &(param->u.crypt.key[16]), 8); + _rtw_memcpy(padapter->securitypriv.dot118021XGrprxmickey[param->u.crypt.idx].skey, &(param->u.crypt.key[24]), 8); + } + padapter->securitypriv.binstallGrpkey = _TRUE; + if (param->u.crypt.idx < 4) + _rtw_memcpy(padapter->securitypriv.iv_seq[param->u.crypt.idx], param->u.crypt.seq, 8); + padapter->securitypriv.dot118021XGrpKeyid = param->u.crypt.idx; + rtw_set_key(padapter, &padapter->securitypriv, param->u.crypt.idx, 1, _TRUE); + + #ifdef CONFIG_IEEE80211W + } else if (strcmp(param->u.crypt.alg, "BIP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(padapter->securitypriv.dot11wBIPKey[param->u.crypt.idx].skey, param->u.crypt.key, + (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psecuritypriv->dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPrxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psecuritypriv->binstallBIPkey = _TRUE; + #endif /* CONFIG_IEEE80211W */ + + } + +#ifdef CONFIG_P2P + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_PROVISIONING_ING)) + rtw_p2p_set_state(pwdinfo, P2P_STATE_PROVISIONING_DONE); +#endif /* CONFIG_P2P */ + + /* WPA/WPA2 key-handshake has completed */ + clr_fwstate(pmlmepriv, WIFI_UNDER_KEY_HANDSHAKE); + } + } + + pbcmc_sta = rtw_get_bcmc_stainfo(padapter); + if (pbcmc_sta == NULL) { + /* DEBUG_ERR( ("Set OID_802_11_ADD_KEY: bcmc stainfo is null\n")); */ + } else { + /* Jeff: don't disable ieee8021x_blocked while clearing key */ + if (strcmp(param->u.crypt.alg, "none") != 0) + pbcmc_sta->ieee8021x_blocked = _FALSE; + + if ((padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption2Enabled) || + (padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption3Enabled)) + pbcmc_sta->dot118021XPrivacy = padapter->securitypriv.dot11PrivacyAlgrthm; + } + } else if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE)) { /* adhoc mode */ + } + } + +#ifdef CONFIG_WAPI_SUPPORT + if (strcmp(param->u.crypt.alg, "SMS4") == 0) + rtw_wapi_set_set_encryption(padapter, param); +#endif + +exit: + + + return ret; +} + +static int rtw_set_wpa_ie(_adapter *padapter, char *pie, unsigned short ielen) +{ + u8 *buf = NULL, *pos = NULL; + int group_cipher = 0, pairwise_cipher = 0; + u8 mfp_opt = MFP_NO; + int ret = 0; + u8 null_addr[] = {0, 0, 0, 0, 0, 0}; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif /* CONFIG_P2P */ + + if ((ielen > MAX_WPA_IE_LEN) || (pie == NULL)) { + _clr_fwstate_(&padapter->mlmepriv, WIFI_UNDER_WPS); + if (pie == NULL) + return ret; + else + return -EINVAL; + } + + if (ielen) { + buf = rtw_zmalloc(ielen); + if (buf == NULL) { + ret = -ENOMEM; + goto exit; + } + + _rtw_memcpy(buf, pie , ielen); + + /* dump */ + { + int i; + RTW_INFO("\n wpa_ie(length:%d):\n", ielen); + for (i = 0; i < ielen; i = i + 8) + RTW_INFO("0x%.2x 0x%.2x 0x%.2x 0x%.2x 0x%.2x 0x%.2x 0x%.2x 0x%.2x\n", buf[i], buf[i + 1], buf[i + 2], buf[i + 3], buf[i + 4], buf[i + 5], buf[i + 6], buf[i + 7]); + } + + pos = buf; + if (ielen < RSN_HEADER_LEN) { + ret = -1; + goto exit; + } + + if (rtw_parse_wpa_ie(buf, ielen, &group_cipher, &pairwise_cipher, NULL) == _SUCCESS) { + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeWPAPSK; + _rtw_memcpy(padapter->securitypriv.supplicant_ie, &buf[0], ielen); + } + + if (rtw_parse_wpa2_ie(buf, ielen, &group_cipher, &pairwise_cipher, NULL, NULL, &mfp_opt, NULL) == _SUCCESS) { + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeWPA2PSK; + _rtw_memcpy(padapter->securitypriv.supplicant_ie, &buf[0], ielen); + } + + if (group_cipher == 0) + group_cipher = WPA_CIPHER_NONE; + if (pairwise_cipher == 0) + pairwise_cipher = WPA_CIPHER_NONE; + + switch (group_cipher) { + case WPA_CIPHER_NONE: + padapter->securitypriv.dot118021XGrpPrivacy = _NO_PRIVACY_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11EncryptionDisabled; + break; + case WPA_CIPHER_WEP40: + padapter->securitypriv.dot118021XGrpPrivacy = _WEP40_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + case WPA_CIPHER_TKIP: + padapter->securitypriv.dot118021XGrpPrivacy = _TKIP_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption2Enabled; + break; + case WPA_CIPHER_CCMP: + padapter->securitypriv.dot118021XGrpPrivacy = _AES_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_WEP104: + padapter->securitypriv.dot118021XGrpPrivacy = _WEP104_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + } + + switch (pairwise_cipher) { + case WPA_CIPHER_NONE: + padapter->securitypriv.dot11PrivacyAlgrthm = _NO_PRIVACY_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11EncryptionDisabled; + break; + case WPA_CIPHER_WEP40: + padapter->securitypriv.dot11PrivacyAlgrthm = _WEP40_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + case WPA_CIPHER_TKIP: + padapter->securitypriv.dot11PrivacyAlgrthm = _TKIP_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption2Enabled; + break; + case WPA_CIPHER_CCMP: + padapter->securitypriv.dot11PrivacyAlgrthm = _AES_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + case WPA_CIPHER_WEP104: + padapter->securitypriv.dot11PrivacyAlgrthm = _WEP104_; + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + break; + } + + if (mfp_opt == MFP_INVALID) { + RTW_INFO(FUNC_ADPT_FMT" invalid MFP setting\n", FUNC_ADPT_ARG(padapter)); + ret = -EINVAL; + goto exit; + } + padapter->securitypriv.mfp_opt = mfp_opt; + + _clr_fwstate_(&padapter->mlmepriv, WIFI_UNDER_WPS); + {/* set wps_ie */ + u16 cnt = 0; + u8 eid, wps_oui[4] = {0x0, 0x50, 0xf2, 0x04}; + + while (cnt < ielen) { + eid = buf[cnt]; + + if ((eid == _VENDOR_SPECIFIC_IE_) && (_rtw_memcmp(&buf[cnt + 2], wps_oui, 4) == _TRUE)) { + RTW_INFO("SET WPS_IE\n"); + + padapter->securitypriv.wps_ie_len = ((buf[cnt + 1] + 2) < MAX_WPS_IE_LEN) ? (buf[cnt + 1] + 2) : MAX_WPS_IE_LEN; + + _rtw_memcpy(padapter->securitypriv.wps_ie, &buf[cnt], padapter->securitypriv.wps_ie_len); + + set_fwstate(&padapter->mlmepriv, WIFI_UNDER_WPS); + +#ifdef CONFIG_P2P + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_GONEGO_OK)) + rtw_p2p_set_state(pwdinfo, P2P_STATE_PROVISIONING_ING); +#endif /* CONFIG_P2P */ + cnt += buf[cnt + 1] + 2; + + break; + } else { + cnt += buf[cnt + 1] + 2; /* goto next */ + } + } + } + + #ifdef CONFIG_RTW_MULTI_AP + padapter->multi_ap = rtw_get_multi_ap_ie_ext(buf, ielen) & MULTI_AP_BACKHAUL_STA; + if (padapter->multi_ap) + adapter_set_use_wds(padapter, 1); + #endif + } + + /* TKIP and AES disallow multicast packets until installing group key */ + if (padapter->securitypriv.dot11PrivacyAlgrthm == _TKIP_ + || padapter->securitypriv.dot11PrivacyAlgrthm == _TKIP_WTMIC_ + || padapter->securitypriv.dot11PrivacyAlgrthm == _AES_) + /* WPS open need to enable multicast + * || check_fwstate(&padapter->mlmepriv, WIFI_UNDER_WPS) == _TRUE) */ + rtw_hal_set_hwreg(padapter, HW_VAR_OFF_RCR_AM, null_addr); + + +exit: + + if (buf) + rtw_mfree(buf, ielen); + + return ret; +} + +static int rtw_wx_get_name(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u32 ht_ielen = 0; + char *p; + u8 ht_cap = _FALSE, vht_cap = _FALSE; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + WLAN_BSSID_EX *pcur_bss = &pmlmepriv->cur_network.network; + NDIS_802_11_RATES_EX *prates = NULL; + + + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE | WIFI_ADHOC_MASTER_STATE) == _TRUE) { + /* parsing HT_CAP_IE */ + if( is_supported_ht(padapter->registrypriv.wireless_mode)&&(padapter->registrypriv.ht_enable)) { + p = rtw_get_ie(&pcur_bss->IEs[12], _HT_CAPABILITY_IE_, &ht_ielen, pcur_bss->IELength - 12); + if (p && ht_ielen > 0 ) + ht_cap = _TRUE; + } +#ifdef CONFIG_80211AC_VHT + if ((padapter->registrypriv.wireless_mode & WIRELESS_11AC) && + (pmlmepriv->vhtpriv.vht_option == _TRUE)) + vht_cap = _TRUE; +#endif + + prates = &pcur_bss->SupportedRates; + if (rtw_is_cckratesonly_included((u8 *)prates) == _TRUE) { + if (ht_cap == _TRUE) + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11bn"); + else + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11b"); + } else if ((rtw_is_cckrates_included((u8 *)prates)) == _TRUE) { + if (ht_cap == _TRUE) + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11bgn"); + else { + if(padapter->registrypriv.wireless_mode & WIRELESS_11G) + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11bg"); + else + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11b"); + } + } else { + if (pcur_bss->Configuration.DSConfig > 14) { +#ifdef CONFIG_80211AC_VHT + if (vht_cap == _TRUE) + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11AC"); + else +#endif + { + if (ht_cap == _TRUE) + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11an"); + else + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11a"); + } + } else { + if (ht_cap == _TRUE) + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11gn"); + else + snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11g"); + } + } + } else { + /* prates = &padapter->registrypriv.dev_network.SupportedRates; */ + /* snprintf(wrqu->name, IFNAMSIZ, "IEEE 802.11g"); */ + snprintf(wrqu->name, IFNAMSIZ, "unassociated"); + } + + + return 0; +} + +static int rtw_wx_set_freq(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + int exp = 1, freq = 0, div = 0; + + rtw_ps_deny(padapter, PS_DENY_IOCTL); + if (rtw_pwr_wakeup(padapter) == _FALSE) + goto exit; + if (wrqu->freq.m <= 1000) { + if (wrqu->freq.flags == IW_FREQ_AUTO) { + if (rtw_chset_search_ch(adapter_to_chset(padapter), wrqu->freq.m) > 0) { + padapter->mlmeextpriv.cur_channel = wrqu->freq.m; + RTW_INFO("%s: channel is auto, set to channel %d\n", __func__, wrqu->freq.m); + } else { + padapter->mlmeextpriv.cur_channel = 1; + RTW_INFO("%s: channel is auto, Channel Plan don't match just set to channel 1\n", __func__); + } + } else { + padapter->mlmeextpriv.cur_channel = wrqu->freq.m; + RTW_INFO("%s: set to channel %d\n", __func__, padapter->mlmeextpriv.cur_channel); + } + } else { + while (wrqu->freq.e) { + exp *= 10; + wrqu->freq.e--; + } + + freq = wrqu->freq.m; + + while (!(freq % 10)) { + freq /= 10; + exp *= 10; + } + + /* freq unit is MHz here */ + div = 1000000 / exp; + + if (div) + freq /= div; + else { + div = exp / 1000000; + freq *= div; + } + + /* If freq is invalid, rtw_freq2ch() will return channel 1 */ + padapter->mlmeextpriv.cur_channel = rtw_freq2ch(freq); + RTW_INFO("%s: set to channel %d\n", __func__, padapter->mlmeextpriv.cur_channel); + } + set_channel_bwmode(padapter, padapter->mlmeextpriv.cur_channel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); +exit: + rtw_ps_deny_cancel(padapter, PS_DENY_IOCTL); + + return 0; +} + +static int rtw_wx_get_freq(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + WLAN_BSSID_EX *pcur_bss = &pmlmepriv->cur_network.network; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE && check_fwstate(pmlmepriv, WIFI_MONITOR_STATE) != _TRUE) { + + wrqu->freq.m = rtw_ch2freq(pcur_bss->Configuration.DSConfig) * 100000; + wrqu->freq.e = 1; + wrqu->freq.i = pcur_bss->Configuration.DSConfig; + + } else { + wrqu->freq.m = rtw_ch2freq(padapter->mlmeextpriv.cur_channel) * 100000; + wrqu->freq.e = 1; + wrqu->freq.i = padapter->mlmeextpriv.cur_channel; + } + + return 0; +} + +static int rtw_wx_set_mode(struct net_device *dev, struct iw_request_info *a, + union iwreq_data *wrqu, char *b) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + NDIS_802_11_NETWORK_INFRASTRUCTURE networkType ; + int ret = 0; + + + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = -EPERM; + goto exit; + } + + if (!rtw_is_hw_init_completed(padapter)) { + ret = -EPERM; + goto exit; + } + + /* initial default type */ + dev->type = ARPHRD_ETHER; + + if (wrqu->mode != IW_MODE_MONITOR) { + rtw_ps_deny_cancel(padapter, PS_DENY_MONITOR_MODE); + } + + switch (wrqu->mode) { +#ifdef CONFIG_WIFI_MONITOR + case IW_MODE_MONITOR: + networkType = Ndis802_11Monitor; + + rtw_ps_deny(padapter, PS_DENY_MONITOR_MODE); + LeaveAllPowerSaveMode(padapter); + +#if 0 + dev->type = ARPHRD_IEEE80211; /* IEEE 802.11 : 801 */ +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) + dev->type = ARPHRD_IEEE80211_RADIOTAP; /* IEEE 802.11 + radiotap header : 803 */ + RTW_INFO("set_mode = IW_MODE_MONITOR\n"); +#else + RTW_INFO("kernel version < 2.6.24 not support IW_MODE_MONITOR\n"); +#endif + break; +#endif /* CONFIG_WIFI_MONITOR */ + case IW_MODE_AUTO: + networkType = Ndis802_11AutoUnknown; + RTW_INFO("set_mode = IW_MODE_AUTO\n"); + break; + case IW_MODE_ADHOC: + networkType = Ndis802_11IBSS; + RTW_INFO("set_mode = IW_MODE_ADHOC\n"); + break; + case IW_MODE_MASTER: + networkType = Ndis802_11APMode; + RTW_INFO("set_mode = IW_MODE_MASTER\n"); + break; + case IW_MODE_INFRA: + networkType = Ndis802_11Infrastructure; + RTW_INFO("set_mode = IW_MODE_INFRA\n"); + break; + + default: + ret = -EINVAL;; + goto exit; + } + + if (rtw_set_802_11_infrastructure_mode(padapter, networkType, 0) == _FALSE) { + + ret = -EPERM; + goto exit; + + } + + rtw_setopmode_cmd(padapter, networkType, RTW_CMDF_WAIT_ACK); + + if (check_fwstate(pmlmepriv, WIFI_MONITOR_STATE) == _TRUE) + rtw_indicate_connect(padapter); + +exit: + + + return ret; + +} + +static int rtw_wx_get_mode(struct net_device *dev, struct iw_request_info *a, + union iwreq_data *wrqu, char *b) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) == _TRUE) + wrqu->mode = IW_MODE_INFRA; + else if ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) || + (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE)) + + wrqu->mode = IW_MODE_ADHOC; + else if (check_fwstate(pmlmepriv, WIFI_AP_STATE) == _TRUE) + wrqu->mode = IW_MODE_MASTER; + else if (check_fwstate(pmlmepriv, WIFI_MONITOR_STATE) == _TRUE) + wrqu->mode = IW_MODE_MONITOR; + else + wrqu->mode = IW_MODE_AUTO; + + + return 0; + +} + + +static int rtw_wx_set_pmkid(struct net_device *dev, + struct iw_request_info *a, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 j, blInserted = _FALSE; + int intReturn = _FALSE; + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct iw_pmksa *pPMK = (struct iw_pmksa *) extra; + u8 strZeroMacAddress[ETH_ALEN] = { 0x00 }; + u8 strIssueBssid[ETH_ALEN] = { 0x00 }; + +#if 0 + struct iw_pmksa { + __u32 cmd; + struct sockaddr bssid; + __u8 pmkid[IW_PMKID_LEN]; /* IW_PMKID_LEN=16 */ + } + There are the BSSID information in the bssid.sa_data array. + If cmd is IW_PMKSA_FLUSH, it means the wpa_suppplicant wants to clear all the PMKID information. + If cmd is IW_PMKSA_ADD, it means the wpa_supplicant wants to add a PMKID / BSSID to driver. + If cmd is IW_PMKSA_REMOVE, it means the wpa_supplicant wants to remove a PMKID / BSSID from driver. +#endif + + _rtw_memcpy(strIssueBssid, pPMK->bssid.sa_data, ETH_ALEN); + if (pPMK->cmd == IW_PMKSA_ADD) { + RTW_INFO("[rtw_wx_set_pmkid] IW_PMKSA_ADD!\n"); + if (_rtw_memcmp(strIssueBssid, strZeroMacAddress, ETH_ALEN) == _TRUE) + return intReturn ; + else + intReturn = _TRUE; + blInserted = _FALSE; + + /* overwrite PMKID */ + for (j = 0 ; j < NUM_PMKID_CACHE; j++) { + if (_rtw_memcmp(psecuritypriv->PMKIDList[j].Bssid, strIssueBssid, ETH_ALEN) == _TRUE) { + /* BSSID is matched, the same AP => rewrite with new PMKID. */ + + RTW_INFO("[rtw_wx_set_pmkid] BSSID exists in the PMKList.\n"); + + _rtw_memcpy(psecuritypriv->PMKIDList[j].PMKID, pPMK->pmkid, IW_PMKID_LEN); + psecuritypriv->PMKIDList[j].bUsed = _TRUE; + psecuritypriv->PMKIDIndex = j + 1; + blInserted = _TRUE; + break; + } + } + + if (!blInserted) { + /* Find a new entry */ + RTW_INFO("[rtw_wx_set_pmkid] Use the new entry index = %d for this PMKID.\n", + psecuritypriv->PMKIDIndex); + + _rtw_memcpy(psecuritypriv->PMKIDList[psecuritypriv->PMKIDIndex].Bssid, strIssueBssid, ETH_ALEN); + _rtw_memcpy(psecuritypriv->PMKIDList[psecuritypriv->PMKIDIndex].PMKID, pPMK->pmkid, IW_PMKID_LEN); + + psecuritypriv->PMKIDList[psecuritypriv->PMKIDIndex].bUsed = _TRUE; + psecuritypriv->PMKIDIndex++ ; + if (psecuritypriv->PMKIDIndex == 16) + psecuritypriv->PMKIDIndex = 0; + } + } else if (pPMK->cmd == IW_PMKSA_REMOVE) { + RTW_INFO("[rtw_wx_set_pmkid] IW_PMKSA_REMOVE!\n"); + intReturn = _TRUE; + for (j = 0 ; j < NUM_PMKID_CACHE; j++) { + if (_rtw_memcmp(psecuritypriv->PMKIDList[j].Bssid, strIssueBssid, ETH_ALEN) == _TRUE) { + /* BSSID is matched, the same AP => Remove this PMKID information and reset it. */ + _rtw_memset(psecuritypriv->PMKIDList[j].Bssid, 0x00, ETH_ALEN); + psecuritypriv->PMKIDList[j].bUsed = _FALSE; + break; + } + } + } else if (pPMK->cmd == IW_PMKSA_FLUSH) { + RTW_INFO("[rtw_wx_set_pmkid] IW_PMKSA_FLUSH!\n"); + _rtw_memset(&psecuritypriv->PMKIDList[0], 0x00, sizeof(RT_PMKID_LIST) * NUM_PMKID_CACHE); + psecuritypriv->PMKIDIndex = 0; + intReturn = _TRUE; + } + return intReturn ; +} + +static int rtw_wx_get_sens(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ +#ifdef CONFIG_PLATFORM_ROCKCHIPS + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + /* + * 20110311 Commented by Jeff + * For rockchip platform's wpa_driver_wext_get_rssi + */ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + /* wrqu->sens.value=-padapter->recvpriv.signal_strength; */ + wrqu->sens.value = -padapter->recvpriv.rssi; + /* RTW_INFO("%s: %d\n", __FUNCTION__, wrqu->sens.value); */ + wrqu->sens.fixed = 0; /* no auto select */ + } else +#endif + { + wrqu->sens.value = 0; + wrqu->sens.fixed = 0; /* no auto select */ + wrqu->sens.disabled = 1; + } + return 0; +} + +static int rtw_wx_get_range(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + struct iw_range *range = (struct iw_range *)extra; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + u16 val; + int i; + + + + wrqu->data.length = sizeof(*range); + _rtw_memset(range, 0, sizeof(*range)); + + /* Let's try to keep this struct in the same order as in + * linux/include/wireless.h + */ + + /* TODO: See what values we can set, and remove the ones we can't + * set, or fill them with some default data. + */ + + /* ~5 Mb/s real (802.11b) */ + range->throughput = 5 * 1000 * 1000; + + /* TODO: Not used in 802.11b? + * range->min_nwid; Minimal NWID we are able to set */ + /* TODO: Not used in 802.11b? + * range->max_nwid; Maximal NWID we are able to set */ + + /* Old Frequency (backward compat - moved lower ) */ + /* range->old_num_channels; + * range->old_num_frequency; + * range->old_freq[6]; Filler to keep "version" at the same offset */ + + /* signal level threshold range */ + + /* Quality of link & SNR stuff */ + /* Quality range (link, level, noise) + * If the quality is absolute, it will be in the range [0 ; max_qual], + * if the quality is dBm, it will be in the range [max_qual ; 0]. + * Don't forget that we use 8 bit arithmetics... + * + * If percentage range is 0~100 + * Signal strength dbm range logical is -100 ~ 0 + * but usually value is -90 ~ -20 + */ + range->max_qual.qual = 100; +#ifdef CONFIG_SIGNAL_DISPLAY_DBM + range->max_qual.level = (u8)-100; + range->max_qual.noise = (u8)-100; + range->max_qual.updated = IW_QUAL_ALL_UPDATED; /* Updated all three */ + range->max_qual.updated |= IW_QUAL_DBM; +#else /* !CONFIG_SIGNAL_DISPLAY_DBM */ + /* percent values between 0 and 100. */ + range->max_qual.level = 100; + range->max_qual.noise = 100; + range->max_qual.updated = IW_QUAL_ALL_UPDATED; /* Updated all three */ +#endif /* !CONFIG_SIGNAL_DISPLAY_DBM */ + + /* This should contain the average/typical values of the quality + * indicator. This should be the threshold between a "good" and + * a "bad" link (example : monitor going from green to orange). + * Currently, user space apps like quality monitors don't have any + * way to calibrate the measurement. With this, they can split + * the range between 0 and max_qual in different quality level + * (using a geometric subdivision centered on the average). + * I expect that people doing the user space apps will feedback + * us on which value we need to put in each driver... */ + range->avg_qual.qual = 92; /* > 8% missed beacons is 'bad' */ +#ifdef CONFIG_SIGNAL_DISPLAY_DBM + /* TODO: Find real 'good' to 'bad' threshold value for RSSI */ + range->avg_qual.level = (u8)-70; + range->avg_qual.noise = 0; + range->avg_qual.updated = IW_QUAL_ALL_UPDATED; /* Updated all three */ + range->avg_qual.updated |= IW_QUAL_DBM; +#else /* !CONFIG_SIGNAL_DISPLAY_DBM */ + /* TODO: Find real 'good' to 'bad' threshol value for RSSI */ + range->avg_qual.level = 30; + range->avg_qual.noise = 100; + range->avg_qual.updated = IW_QUAL_ALL_UPDATED; /* Updated all three */ +#endif /* !CONFIG_SIGNAL_DISPLAY_DBM */ + + range->num_bitrates = RATE_COUNT; + + for (i = 0; i < RATE_COUNT && i < IW_MAX_BITRATES; i++) + range->bitrate[i] = rtw_rates[i]; + + range->min_frag = MIN_FRAG_THRESHOLD; + range->max_frag = MAX_FRAG_THRESHOLD; + + range->pm_capa = 0; + + range->we_version_compiled = WIRELESS_EXT; + range->we_version_source = 16; + + /* range->retry_capa; What retry options are supported + * range->retry_flags; How to decode max/min retry limit + * range->r_time_flags; How to decode max/min retry life + * range->min_retry; Minimal number of retries + * range->max_retry; Maximal number of retries + * range->min_r_time; Minimal retry lifetime + * range->max_r_time; Maximal retry lifetime */ + + for (i = 0, val = 0; i < rfctl->max_chan_nums; i++) { + + /* Include only legal frequencies for some countries */ + if (rfctl->channel_set[i].ChannelNum != 0) { + range->freq[val].i = rfctl->channel_set[i].ChannelNum; + range->freq[val].m = rtw_ch2freq(rfctl->channel_set[i].ChannelNum) * 100000; + range->freq[val].e = 1; + val++; + } + + if (val == IW_MAX_FREQUENCIES) + break; + } + + range->num_channels = val; + range->num_frequency = val; + + /* Commented by Albert 2009/10/13 + * The following code will proivde the security capability to network manager. + * If the driver doesn't provide this capability to network manager, + * the WPA/WPA2 routers can't be choosen in the network manager. */ + + /* + #define IW_SCAN_CAPA_NONE 0x00 + #define IW_SCAN_CAPA_ESSID 0x01 + #define IW_SCAN_CAPA_BSSID 0x02 + #define IW_SCAN_CAPA_CHANNEL 0x04 + #define IW_SCAN_CAPA_MODE 0x08 + #define IW_SCAN_CAPA_RATE 0x10 + #define IW_SCAN_CAPA_TYPE 0x20 + #define IW_SCAN_CAPA_TIME 0x40 + */ + +#if WIRELESS_EXT > 17 + range->enc_capa = IW_ENC_CAPA_WPA | IW_ENC_CAPA_WPA2 | + IW_ENC_CAPA_CIPHER_TKIP | IW_ENC_CAPA_CIPHER_CCMP; +#endif + +#ifdef IW_SCAN_CAPA_ESSID /* WIRELESS_EXT > 21 */ + range->scan_capa = IW_SCAN_CAPA_ESSID | IW_SCAN_CAPA_TYPE | IW_SCAN_CAPA_BSSID | + IW_SCAN_CAPA_CHANNEL | IW_SCAN_CAPA_MODE | IW_SCAN_CAPA_RATE; +#endif + + + + return 0; + +} + +/* set bssid flow + * s1. rtw_set_802_11_infrastructure_mode() + * s2. rtw_set_802_11_authentication_mode() + * s3. set_802_11_encryption_mode() + * s4. rtw_set_802_11_bssid() */ +static int rtw_wx_set_wap(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *awrq, + char *extra) +{ + _irqL irqL; + uint ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct sockaddr *temp = (struct sockaddr *)awrq; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + _list *phead; + u8 *dst_bssid, *src_bssid; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + NDIS_802_11_AUTHENTICATION_MODE authmode; + + /* + #ifdef CONFIG_CONCURRENT_MODE + if(padapter->adapter_type > PRIMARY_IFACE) + { + ret = -EINVAL; + goto exit; + } + #endif + */ + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING) == _TRUE) { + RTW_INFO("set bssid, but buddy_intf is under scanning or linking\n"); + + ret = -EINVAL; + + goto exit; + } +#endif + + rtw_ps_deny(padapter, PS_DENY_JOIN); + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = -1; + goto cancel_ps_deny; + } + + if (!padapter->bup) { + ret = -1; + goto cancel_ps_deny; + } + + + if (temp->sa_family != ARPHRD_ETHER) { + ret = -EINVAL; + goto cancel_ps_deny; + } + + authmode = padapter->securitypriv.ndisauthtype; + _enter_critical_bh(&queue->lock, &irqL); + phead = get_list_head(queue); + pmlmepriv->pscanned = get_next(phead); + + while (1) { + + if ((rtw_end_of_queue_search(phead, pmlmepriv->pscanned)) == _TRUE) { +#if 0 + ret = -EINVAL; + goto cancel_ps_deny; + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE) { + rtw_set_802_11_bssid(padapter, temp->sa_data); + goto cancel_ps_deny; + } else { + ret = -EINVAL; + goto cancel_ps_deny; + } +#endif + + break; + } + + pnetwork = LIST_CONTAINOR(pmlmepriv->pscanned, struct wlan_network, list); + + pmlmepriv->pscanned = get_next(pmlmepriv->pscanned); + + dst_bssid = pnetwork->network.MacAddress; + + src_bssid = temp->sa_data; + + if ((_rtw_memcmp(dst_bssid, src_bssid, ETH_ALEN)) == _TRUE) { + if (!rtw_set_802_11_infrastructure_mode(padapter, pnetwork->network.InfrastructureMode, 0)) { + ret = -1; + _exit_critical_bh(&queue->lock, &irqL); + goto cancel_ps_deny; + } + + break; + } + + } + _exit_critical_bh(&queue->lock, &irqL); + + rtw_set_802_11_authentication_mode(padapter, authmode); + /* set_802_11_encryption_mode(padapter, padapter->securitypriv.ndisencryptstatus); */ + if (rtw_set_802_11_bssid(padapter, temp->sa_data) == _FALSE) { + ret = -1; + goto cancel_ps_deny; + } + +cancel_ps_deny: + rtw_ps_deny_cancel(padapter, PS_DENY_JOIN); + +#ifdef CONFIG_CONCURRENT_MODE +exit: +#endif + return ret; +} + +static int rtw_wx_get_wap(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + WLAN_BSSID_EX *pcur_bss = &pmlmepriv->cur_network.network; + + wrqu->ap_addr.sa_family = ARPHRD_ETHER; + + _rtw_memset(wrqu->ap_addr.sa_data, 0, ETH_ALEN); + + + + if (((check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) == _TRUE) || + ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE)) == _TRUE) || + ((check_fwstate(pmlmepriv, WIFI_AP_STATE)) == _TRUE)) + + _rtw_memcpy(wrqu->ap_addr.sa_data, pcur_bss->MacAddress, ETH_ALEN); + else + _rtw_memset(wrqu->ap_addr.sa_data, 0, ETH_ALEN); + + + return 0; + +} + +static int rtw_wx_set_mlme(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ +#if 0 + /* SIOCSIWMLME data */ + struct iw_mlme { + __u16 cmd; /* IW_MLME_* */ + __u16 reason_code; + struct sockaddr addr; + }; +#endif + + int ret = 0; + u16 reason; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct iw_mlme *mlme = (struct iw_mlme *) extra; + + + if (mlme == NULL) + return -1; + + RTW_INFO("%s\n", __FUNCTION__); + + reason = cpu_to_le16(mlme->reason_code); + + + RTW_INFO("%s, cmd=%d, reason=%d\n", __FUNCTION__, mlme->cmd, reason); + + + switch (mlme->cmd) { + case IW_MLME_DEAUTH: + if (!rtw_set_802_11_disassociate(padapter)) + ret = -1; + break; + + case IW_MLME_DISASSOC: + if (!rtw_set_802_11_disassociate(padapter)) + ret = -1; + + break; + + default: + return -EOPNOTSUPP; + } +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_do_disconnect(padapter); +#endif + return ret; +} + +static int rtw_wx_set_scan(struct net_device *dev, struct iw_request_info *a, + union iwreq_data *wrqu, char *extra) +{ + u8 _status = _FALSE; + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + /*struct mlme_priv *pmlmepriv = &padapter->mlmepriv;*/ + struct sitesurvey_parm parm; + u8 ssc_chk; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_P2P */ + +#ifdef DBG_IOCTL + RTW_INFO("DBG_IOCTL %s:%d\n", __FUNCTION__, __LINE__); +#endif + +#if 1 + ssc_chk = rtw_sitesurvey_condition_check(padapter, _FALSE); + + #ifdef CONFIG_DOSCAN_IN_BUSYTRAFFIC + if ((ssc_chk != SS_ALLOW) && (ssc_chk != SS_DENY_BUSY_TRAFFIC)) + #else + /* When Busy Traffic, driver do not site survey. So driver return success. */ + /* wpa_supplicant will not issue SIOCSIWSCAN cmd again after scan timeout. */ + /* modify by thomas 2011-02-22. */ + if (ssc_chk != SS_ALLOW) + #endif + { + if (ssc_chk == SS_DENY_MP_MODE) + ret = -EPERM; + #ifdef DBG_LA_MODE + else if (ssc_chk == SS_DENY_LA_MODE) + ret = -EPERM; + #endif + else + indicate_wx_scan_complete_event(padapter); + + goto exit; + } else + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + rtw_ps_deny(padapter, PS_DENY_SCAN); + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = -1; + goto cancel_ps_deny; + } + if (!rtw_is_adapter_up(padapter)) { + ret = -1; + goto cancel_ps_deny; + } +#else + +#ifdef CONFIG_MP_INCLUDED + if (rtw_mp_mode_check(padapter)) { + RTW_INFO("MP mode block Scan request\n"); + ret = -EPERM; + goto exit; + } +#endif + if (rtw_is_scan_deny(padapter)) { + indicate_wx_scan_complete_event(padapter); + goto exit; + } + + rtw_ps_deny(padapter, PS_DENY_SCAN); + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = -1; + goto cancel_ps_deny; + } + + if (!rtw_is_adapter_up(padapter)) { + ret = -1; + goto cancel_ps_deny; + } + +#ifndef CONFIG_DOSCAN_IN_BUSYTRAFFIC + /* When Busy Traffic, driver do not site survey. So driver return success. */ + /* wpa_supplicant will not issue SIOCSIWSCAN cmd again after scan timeout. */ + /* modify by thomas 2011-02-22. */ + if (rtw_mi_busy_traffic_check(padapter)) { + indicate_wx_scan_complete_event(padapter); + goto cancel_ps_deny; + } +#endif +#ifdef CONFIG_RTW_REPEATER_SON + if (padapter->rtw_rson_scanstage == RSON_SCAN_PROCESS) { + RTW_INFO(FUNC_ADPT_FMT" blocking scan for under rson scanning process\n", FUNC_ADPT_ARG(padapter)); + indicate_wx_scan_complete_event(padapter); + goto cancel_ps_deny; + } +#endif + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) && check_fwstate(pmlmepriv, WIFI_UNDER_WPS)) { + RTW_INFO("AP mode process WPS\n"); + indicate_wx_scan_complete_event(padapter); + goto cancel_ps_deny; + } + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING) == _TRUE) { + indicate_wx_scan_complete_event(padapter); + goto cancel_ps_deny; + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, + WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING | WIFI_UNDER_WPS)) { + + indicate_wx_scan_complete_event(padapter); + goto cancel_ps_deny; + } +#endif +#endif + +#ifdef CONFIG_P2P + if (pwdinfo->p2p_state != P2P_STATE_NONE) { + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + rtw_p2p_set_state(pwdinfo, P2P_STATE_FIND_PHASE_SEARCH); + rtw_p2p_findphase_ex_set(pwdinfo, P2P_FINDPHASE_EX_FULL); + rtw_free_network_queue(padapter, _TRUE); + } +#endif /* CONFIG_P2P */ + +#if WIRELESS_EXT >= 17 + if (wrqu->data.length == sizeof(struct iw_scan_req)) { + struct iw_scan_req *req = (struct iw_scan_req *)extra; + + if (wrqu->data.flags & IW_SCAN_THIS_ESSID) { + int len = min((int)req->essid_len, IW_ESSID_MAX_SIZE); + + rtw_init_sitesurvey_parm(padapter, &parm); + _rtw_memcpy(&parm.ssid[0].Ssid, &req->essid, len); + parm.ssid[0].SsidLength = len; + parm.ssid_num = 1; + + RTW_INFO("IW_SCAN_THIS_ESSID, ssid=%s, len=%d\n", req->essid, req->essid_len); + + _status = rtw_set_802_11_bssid_list_scan(padapter, &parm); + + } else if (req->scan_type == IW_SCAN_TYPE_PASSIVE) + RTW_INFO("rtw_wx_set_scan, req->scan_type == IW_SCAN_TYPE_PASSIVE\n"); + + } else +#endif + + if (wrqu->data.length >= WEXT_CSCAN_HEADER_SIZE + && _rtw_memcmp(extra, WEXT_CSCAN_HEADER, WEXT_CSCAN_HEADER_SIZE) == _TRUE + ) { + int len = wrqu->data.length - WEXT_CSCAN_HEADER_SIZE; + char *pos = extra + WEXT_CSCAN_HEADER_SIZE; + char section; + char sec_len; + int ssid_index = 0; + + /* RTW_INFO("%s COMBO_SCAN header is recognized\n", __FUNCTION__); */ + rtw_init_sitesurvey_parm(padapter, &parm); + + while (len >= 1) { + section = *(pos++); + len -= 1; + + switch (section) { + case WEXT_CSCAN_SSID_SECTION: + /* RTW_INFO("WEXT_CSCAN_SSID_SECTION\n"); */ + if (len < 1) { + len = 0; + break; + } + + sec_len = *(pos++); + len -= 1; + + if (sec_len > 0 && sec_len <= len) { + + parm.ssid[ssid_index].SsidLength = sec_len; + _rtw_memcpy(&parm.ssid[ssid_index].Ssid, pos, sec_len); + + /* RTW_INFO("%s COMBO_SCAN with specific parm.ssid:%s, %d\n", __FUNCTION__ */ + /* , parm.ssid[ssid_index].Ssid, parm.ssid[ssid_index].SsidLength); */ + ssid_index++; + } + + pos += sec_len; + len -= sec_len; + break; + + + case WEXT_CSCAN_CHANNEL_SECTION: + /* RTW_INFO("WEXT_CSCAN_CHANNEL_SECTION\n"); */ + pos += 1; + len -= 1; + break; + case WEXT_CSCAN_ACTV_DWELL_SECTION: + /* RTW_INFO("WEXT_CSCAN_ACTV_DWELL_SECTION\n"); */ + pos += 2; + len -= 2; + break; + case WEXT_CSCAN_PASV_DWELL_SECTION: + /* RTW_INFO("WEXT_CSCAN_PASV_DWELL_SECTION\n"); */ + pos += 2; + len -= 2; + break; + case WEXT_CSCAN_HOME_DWELL_SECTION: + /* RTW_INFO("WEXT_CSCAN_HOME_DWELL_SECTION\n"); */ + pos += 2; + len -= 2; + break; + case WEXT_CSCAN_TYPE_SECTION: + /* RTW_INFO("WEXT_CSCAN_TYPE_SECTION\n"); */ + pos += 1; + len -= 1; + break; +#if 0 + case WEXT_CSCAN_NPROBE_SECTION: + RTW_INFO("WEXT_CSCAN_NPROBE_SECTION\n"); + break; +#endif + + default: + /* RTW_INFO("Unknown CSCAN section %c\n", section); */ + len = 0; /* stop parsing */ + } + /* RTW_INFO("len:%d\n", len); */ + + } + parm.ssid_num = ssid_index; + + /* jeff: it has still some scan paramater to parse, we only do this now... */ + _status = rtw_set_802_11_bssid_list_scan(padapter, &parm); + + } else + + _status = rtw_set_802_11_bssid_list_scan(padapter, NULL); + + if (_status == _FALSE) + ret = -1; + +cancel_ps_deny: + rtw_ps_deny_cancel(padapter, PS_DENY_SCAN); + +exit: +#ifdef DBG_IOCTL + RTW_INFO("DBG_IOCTL %s:%d return %d\n", __FUNCTION__, __LINE__, ret); +#endif + + return ret; +} + +static int rtw_wx_get_scan(struct net_device *dev, struct iw_request_info *a, + union iwreq_data *wrqu, char *extra) +{ + _irqL irqL; + _list *plist, *phead; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + RT_CHANNEL_INFO *chset = rfctl->channel_set; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + char *ev = extra; + char *stop = ev + wrqu->data.length; + u32 ret = 0; + u32 wait_for_surveydone; + sint wait_status; + u8 ch; + +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif /* CONFIG_P2P */ + + +#ifdef DBG_IOCTL + RTW_INFO("DBG_IOCTL %s:%d\n", __FUNCTION__, __LINE__); +#endif + + if (adapter_to_pwrctl(padapter)->brfoffbyhw && rtw_is_drv_stopped(padapter)) { + ret = -EINVAL; + goto exit; + } + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) + wait_for_surveydone = 200; + else { + /* P2P is disabled */ + wait_for_surveydone = 100; + } +#else + { + wait_for_surveydone = 100; + } +#endif /* CONFIG_P2P */ + +#if 1 /* Wireless Extension use EAGAIN to try */ + wait_status = WIFI_UNDER_SURVEY +#ifndef CONFIG_RTW_ANDROID + | WIFI_UNDER_LINKING +#endif + ; + + while (check_fwstate(pmlmepriv, wait_status) == _TRUE) + return -EAGAIN; +#else + wait_status = WIFI_UNDER_SURVEY +#ifndef CONFIG_RTW_ANDROID + | WIFI_UNDER_LINKING +#endif + ; + + while (check_fwstate(pmlmepriv, wait_status) == _TRUE) { + rtw_msleep_os(30); + cnt++; + if (cnt > wait_for_surveydone) + break; + } +#endif + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + if ((stop - ev) < SCAN_ITEM_SIZE) { + if(wrqu->data.length == MAX_SCAN_BUFFER_LEN){ /*max buffer len defined by iwlist*/ + ret = 0; + RTW_INFO("%s: Scan results incomplete\n", __FUNCTION__); + break; + } + ret = -E2BIG; + break; + } + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + ch = pnetwork->network.Configuration.DSConfig; + + /* report network only if the current channel set contains the channel to which this network belongs */ + if (rtw_chset_search_ch(chset, ch) >= 0 + && rtw_mlme_band_check(padapter, ch) == _TRUE + && _TRUE == rtw_validate_ssid(&(pnetwork->network.Ssid)) + && (!IS_DFS_SLAVE_WITH_RD(rfctl) + || rtw_rfctl_dfs_domain_unknown(rfctl) + || !rtw_chset_is_ch_non_ocp(chset, ch)) + ) + ev = translate_scan(padapter, a, pnetwork, ev, stop); + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + wrqu->data.length = ev - extra; + wrqu->data.flags = 0; + +exit: + + +#ifdef DBG_IOCTL + RTW_INFO("DBG_IOCTL %s:%d return %d\n", __FUNCTION__, __LINE__, ret); +#endif + + return ret ; + +} + +/* set ssid flow + * s1. rtw_set_802_11_infrastructure_mode() + * s2. set_802_11_authenticaion_mode() + * s3. set_802_11_encryption_mode() + * s4. rtw_set_802_11_ssid() */ +static int rtw_wx_set_essid(struct net_device *dev, + struct iw_request_info *a, + union iwreq_data *wrqu, char *extra) +{ + _irqL irqL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _queue *queue = &pmlmepriv->scanned_queue; + _list *phead; + struct wlan_network *pnetwork = NULL; + NDIS_802_11_AUTHENTICATION_MODE authmode; + NDIS_802_11_SSID ndis_ssid; + u8 *dst_ssid, *src_ssid; + + uint ret = 0, len; + + +#ifdef DBG_IOCTL + RTW_INFO("DBG_IOCTL %s:%d\n", __FUNCTION__, __LINE__); +#endif +#ifdef CONFIG_WEXT_DONT_JOIN_BYSSID + RTW_INFO("%s: CONFIG_WEXT_DONT_JOIN_BYSSID be defined!! only allow bssid joining\n", __func__); + return -EPERM; +#endif + +#if WIRELESS_EXT <= 20 + if ((wrqu->essid.length - 1) > IW_ESSID_MAX_SIZE) { +#else + if (wrqu->essid.length > IW_ESSID_MAX_SIZE) { +#endif + ret = -E2BIG; + goto exit; + } + + + + rtw_ps_deny(padapter, PS_DENY_JOIN); + if (_FAIL == rtw_pwr_wakeup(padapter)) { + ret = -1; + goto cancel_ps_deny; + } + + if (!padapter->bup) { + ret = -1; + goto cancel_ps_deny; + } + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE)) { + ret = -1; + goto cancel_ps_deny; + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_buddy_check_fwstate(padapter, WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING)) { + RTW_INFO("set ssid, but buddy_intf is under scanning or linking\n"); + ret = -EINVAL; + goto cancel_ps_deny; + } +#endif + authmode = padapter->securitypriv.ndisauthtype; + RTW_INFO("=>%s\n", __FUNCTION__); + if (wrqu->essid.flags && wrqu->essid.length) { + /* Commented by Albert 20100519 */ + /* We got the codes in "set_info" function of iwconfig source code. */ + /* ========================================= */ + /* wrq.u.essid.length = strlen(essid) + 1; */ + /* if(we_kernel_version > 20) */ + /* wrq.u.essid.length--; */ + /* ========================================= */ + /* That means, if the WIRELESS_EXT less than or equal to 20, the correct ssid len should subtract 1. */ +#if WIRELESS_EXT <= 20 + len = ((wrqu->essid.length - 1) < IW_ESSID_MAX_SIZE) ? (wrqu->essid.length - 1) : IW_ESSID_MAX_SIZE; +#else + len = (wrqu->essid.length < IW_ESSID_MAX_SIZE) ? wrqu->essid.length : IW_ESSID_MAX_SIZE; +#endif + + if (wrqu->essid.length != 33) + RTW_INFO("ssid=%s, len=%d\n", extra, wrqu->essid.length); + + _rtw_memset(&ndis_ssid, 0, sizeof(NDIS_802_11_SSID)); + ndis_ssid.SsidLength = len; + _rtw_memcpy(ndis_ssid.Ssid, extra, len); + src_ssid = ndis_ssid.Ssid; + + _enter_critical_bh(&queue->lock, &irqL); + phead = get_list_head(queue); + pmlmepriv->pscanned = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, pmlmepriv->pscanned) == _TRUE) { +#if 0 + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE) { + rtw_set_802_11_ssid(padapter, &ndis_ssid); + + goto cancel_ps_deny; + } else { + ret = -EINVAL; + goto cancel_ps_deny; + } +#endif + + break; + } + + pnetwork = LIST_CONTAINOR(pmlmepriv->pscanned, struct wlan_network, list); + + pmlmepriv->pscanned = get_next(pmlmepriv->pscanned); + + dst_ssid = pnetwork->network.Ssid.Ssid; + + + if ((_rtw_memcmp(dst_ssid, src_ssid, ndis_ssid.SsidLength) == _TRUE) && + (pnetwork->network.Ssid.SsidLength == ndis_ssid.SsidLength)) { + + if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE) { + if (pnetwork->network.InfrastructureMode != pmlmepriv->cur_network.network.InfrastructureMode) + continue; + } + + if (rtw_set_802_11_infrastructure_mode(padapter, pnetwork->network.InfrastructureMode, 0) == _FALSE) { + ret = -1; + _exit_critical_bh(&queue->lock, &irqL); + goto cancel_ps_deny; + } + + break; + } + } + _exit_critical_bh(&queue->lock, &irqL); + rtw_set_802_11_authentication_mode(padapter, authmode); + /* set_802_11_encryption_mode(padapter, padapter->securitypriv.ndisencryptstatus); */ + if (rtw_set_802_11_ssid(padapter, &ndis_ssid) == _FALSE) { + ret = -1; + goto cancel_ps_deny; + } + } + +cancel_ps_deny: + rtw_ps_deny_cancel(padapter, PS_DENY_JOIN); + +exit: + RTW_INFO("<=%s, ret %d\n", __FUNCTION__, ret); + +#ifdef DBG_IOCTL + RTW_INFO("DBG_IOCTL %s:%d return %d\n", __FUNCTION__, __LINE__, ret); +#endif + + + return ret; +} + +static int rtw_wx_get_essid(struct net_device *dev, + struct iw_request_info *a, + union iwreq_data *wrqu, char *extra) +{ + u32 len, ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + WLAN_BSSID_EX *pcur_bss = &pmlmepriv->cur_network.network; + + + + if ((check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) || + (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE)) { + len = pcur_bss->Ssid.SsidLength; + + wrqu->essid.length = len; + + _rtw_memcpy(extra, pcur_bss->Ssid.Ssid, len); + + wrqu->essid.flags = 1; + } else { + ret = -1; + goto exit; + } + +exit: + + + return ret; + +} + +static int rtw_wx_set_rate(struct net_device *dev, + struct iw_request_info *a, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; +#if 0 + int i; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 datarates[NumRates]; + u32 target_rate = wrqu->bitrate.value; + u32 fixed = wrqu->bitrate.fixed; + u32 ratevalue = 0; + u8 mpdatarate[NumRates] = {11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, 0xff}; + + + + if (target_rate == -1) { + ratevalue = 11; + goto set_rate; + } + target_rate = target_rate / 100000; + + switch (target_rate) { + case 10: + ratevalue = 0; + break; + case 20: + ratevalue = 1; + break; + case 55: + ratevalue = 2; + break; + case 60: + ratevalue = 3; + break; + case 90: + ratevalue = 4; + break; + case 110: + ratevalue = 5; + break; + case 120: + ratevalue = 6; + break; + case 180: + ratevalue = 7; + break; + case 240: + ratevalue = 8; + break; + case 360: + ratevalue = 9; + break; + case 480: + ratevalue = 10; + break; + case 540: + ratevalue = 11; + break; + default: + ratevalue = 11; + break; + } + +set_rate: + + for (i = 0; i < NumRates; i++) { + if (ratevalue == mpdatarate[i]) { + datarates[i] = mpdatarate[i]; + if (fixed == 0) + break; + } else + datarates[i] = 0xff; + + } + + if (rtw_setdatarate_cmd(padapter, datarates) != _SUCCESS) { + ret = -1; + } + +#endif + return ret; +} + +static int rtw_wx_get_rate(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + u16 max_rate = 0; + + max_rate = rtw_get_cur_max_rate((_adapter *)rtw_netdev_priv(dev)); + + if (max_rate == 0) + return -EPERM; + + wrqu->bitrate.fixed = 0; /* no auto select */ + wrqu->bitrate.value = max_rate * 100000; + + return 0; +} + +static int rtw_wx_set_rts(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + + if (wrqu->rts.disabled) + padapter->registrypriv.rts_thresh = 2347; + else { + if (wrqu->rts.value < 0 || + wrqu->rts.value > 2347) + return -EINVAL; + + padapter->registrypriv.rts_thresh = wrqu->rts.value; + } + + RTW_INFO("%s, rts_thresh=%d\n", __func__, padapter->registrypriv.rts_thresh); + + + return 0; + +} + +static int rtw_wx_get_rts(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + + RTW_INFO("%s, rts_thresh=%d\n", __func__, padapter->registrypriv.rts_thresh); + + wrqu->rts.value = padapter->registrypriv.rts_thresh; + wrqu->rts.fixed = 0; /* no auto select */ + /* wrqu->rts.disabled = (wrqu->rts.value == DEFAULT_RTS_THRESHOLD); */ + + + return 0; +} + +static int rtw_wx_set_frag(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + + if (wrqu->frag.disabled) + padapter->xmitpriv.frag_len = MAX_FRAG_THRESHOLD; + else { + if (wrqu->frag.value < MIN_FRAG_THRESHOLD || + wrqu->frag.value > MAX_FRAG_THRESHOLD) + return -EINVAL; + + padapter->xmitpriv.frag_len = wrqu->frag.value & ~0x1; + } + + RTW_INFO("%s, frag_len=%d\n", __func__, padapter->xmitpriv.frag_len); + + + return 0; + +} + +static int rtw_wx_get_frag(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + + RTW_INFO("%s, frag_len=%d\n", __func__, padapter->xmitpriv.frag_len); + + wrqu->frag.value = padapter->xmitpriv.frag_len; + wrqu->frag.fixed = 0; /* no auto select */ + /* wrqu->frag.disabled = (wrqu->frag.value == DEFAULT_FRAG_THRESHOLD); */ + + + return 0; +} + +static int rtw_wx_get_retry(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + /* _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); */ + + + wrqu->retry.value = 7; + wrqu->retry.fixed = 0; /* no auto select */ + wrqu->retry.disabled = 1; + + return 0; + +} + +#if 0 + #define IW_ENCODE_INDEX 0x00FF /* Token index (if needed) */ + #define IW_ENCODE_FLAGS 0xFF00 /* Flags defined below */ + #define IW_ENCODE_MODE 0xF000 /* Modes defined below */ + #define IW_ENCODE_DISABLED 0x8000 /* Encoding disabled */ + #define IW_ENCODE_ENABLED 0x0000 /* Encoding enabled */ + #define IW_ENCODE_RESTRICTED 0x4000 /* Refuse non-encoded packets */ + #define IW_ENCODE_OPEN 0x2000 /* Accept non-encoded packets */ + #define IW_ENCODE_NOKEY 0x0800 /* Key is write only, so not present */ + #define IW_ENCODE_TEMP 0x0400 /* Temporary key */ + /* + iwconfig wlan0 key on->flags = 0x6001->maybe it means auto + iwconfig wlan0 key off->flags = 0x8800 + iwconfig wlan0 key open->flags = 0x2800 + iwconfig wlan0 key open 1234567890->flags = 0x2000 + iwconfig wlan0 key restricted->flags = 0x4800 + iwconfig wlan0 key open [3] 1234567890->flags = 0x2003 + iwconfig wlan0 key restricted [2] 1234567890->flags = 0x4002 + iwconfig wlan0 key open [3] -> flags = 0x2803 + iwconfig wlan0 key restricted [2] -> flags = 0x4802 + */ +#endif + +static int rtw_wx_set_enc(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *keybuf) +{ + u32 key, ret = 0; + u32 keyindex_provided; + NDIS_802_11_WEP wep; + NDIS_802_11_AUTHENTICATION_MODE authmode; + + struct iw_point *erq = &(wrqu->encoding); + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + RTW_INFO("+rtw_wx_set_enc, flags=0x%x\n", erq->flags); + + _rtw_memset(&wep, 0, sizeof(NDIS_802_11_WEP)); + + key = erq->flags & IW_ENCODE_INDEX; + + + if (erq->flags & IW_ENCODE_DISABLED) { + RTW_INFO("EncryptionDisabled\n"); + padapter->securitypriv.ndisencryptstatus = Ndis802_11EncryptionDisabled; + padapter->securitypriv.dot11PrivacyAlgrthm = _NO_PRIVACY_; + padapter->securitypriv.dot118021XGrpPrivacy = _NO_PRIVACY_; + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Open; /* open system */ + authmode = Ndis802_11AuthModeOpen; + padapter->securitypriv.ndisauthtype = authmode; + + goto exit; + } + + if (key) { + if (key > WEP_KEYS) + return -EINVAL; + key--; + keyindex_provided = 1; + } else { + keyindex_provided = 0; + key = padapter->securitypriv.dot11PrivacyKeyIndex; + RTW_INFO("rtw_wx_set_enc, key=%d\n", key); + } + + /* set authentication mode */ + if (erq->flags & IW_ENCODE_OPEN) { + RTW_INFO("rtw_wx_set_enc():IW_ENCODE_OPEN\n"); + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled;/* Ndis802_11EncryptionDisabled; */ + +#ifdef CONFIG_PLATFORM_MT53XX + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Auto; +#else + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Open; +#endif + + padapter->securitypriv.dot11PrivacyAlgrthm = _NO_PRIVACY_; + padapter->securitypriv.dot118021XGrpPrivacy = _NO_PRIVACY_; + authmode = Ndis802_11AuthModeOpen; + padapter->securitypriv.ndisauthtype = authmode; + } else if (erq->flags & IW_ENCODE_RESTRICTED) { + RTW_INFO("rtw_wx_set_enc():IW_ENCODE_RESTRICTED\n"); + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled; + +#ifdef CONFIG_PLATFORM_MT53XX + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Auto; +#else + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Shared; +#endif + + padapter->securitypriv.dot11PrivacyAlgrthm = _WEP40_; + padapter->securitypriv.dot118021XGrpPrivacy = _WEP40_; + authmode = Ndis802_11AuthModeShared; + padapter->securitypriv.ndisauthtype = authmode; + } else { + RTW_INFO("rtw_wx_set_enc():erq->flags=0x%x\n", erq->flags); + + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption1Enabled;/* Ndis802_11EncryptionDisabled; */ + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Open; /* open system */ + padapter->securitypriv.dot11PrivacyAlgrthm = _NO_PRIVACY_; + padapter->securitypriv.dot118021XGrpPrivacy = _NO_PRIVACY_; + authmode = Ndis802_11AuthModeOpen; + padapter->securitypriv.ndisauthtype = authmode; + } + + wep.KeyIndex = key; + if (erq->length > 0) { + wep.KeyLength = erq->length <= 5 ? 5 : 13; + + wep.Length = wep.KeyLength + FIELD_OFFSET(NDIS_802_11_WEP, KeyMaterial); + } else { + wep.KeyLength = 0 ; + + if (keyindex_provided == 1) { /* set key_id only, no given KeyMaterial(erq->length==0). */ + padapter->securitypriv.dot11PrivacyKeyIndex = key; + + RTW_INFO("(keyindex_provided == 1), keyid=%d, key_len=%d\n", key, padapter->securitypriv.dot11DefKeylen[key]); + + switch (padapter->securitypriv.dot11DefKeylen[key]) { + case 5: + padapter->securitypriv.dot11PrivacyAlgrthm = _WEP40_; + break; + case 13: + padapter->securitypriv.dot11PrivacyAlgrthm = _WEP104_; + break; + default: + padapter->securitypriv.dot11PrivacyAlgrthm = _NO_PRIVACY_; + break; + } + + goto exit; + + } + + } + + wep.KeyIndex |= 0x80000000; + + _rtw_memcpy(wep.KeyMaterial, keybuf, wep.KeyLength); + + if (rtw_set_802_11_add_wep(padapter, &wep) == _FALSE) { + if (rf_on == pwrpriv->rf_pwrstate) + ret = -EOPNOTSUPP; + goto exit; + } + +exit: + + + return ret; + +} + +static int rtw_wx_get_enc(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *keybuf) +{ + uint key, ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct iw_point *erq = &(wrqu->encoding); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) != _TRUE) { + if (check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) != _TRUE) { + erq->length = 0; + erq->flags |= IW_ENCODE_DISABLED; + return 0; + } + } + + + key = erq->flags & IW_ENCODE_INDEX; + + if (key) { + if (key > WEP_KEYS) + return -EINVAL; + key--; + } else + key = padapter->securitypriv.dot11PrivacyKeyIndex; + + erq->flags = key + 1; + + /* if(padapter->securitypriv.ndisauthtype == Ndis802_11AuthModeOpen) */ + /* { */ + /* erq->flags |= IW_ENCODE_OPEN; */ + /* } */ + + switch (padapter->securitypriv.ndisencryptstatus) { + case Ndis802_11EncryptionNotSupported: + case Ndis802_11EncryptionDisabled: + + erq->length = 0; + erq->flags |= IW_ENCODE_DISABLED; + + break; + + case Ndis802_11Encryption1Enabled: + + erq->length = padapter->securitypriv.dot11DefKeylen[key]; + + if (erq->length) { + _rtw_memcpy(keybuf, padapter->securitypriv.dot11DefKey[key].skey, padapter->securitypriv.dot11DefKeylen[key]); + + erq->flags |= IW_ENCODE_ENABLED; + + if (padapter->securitypriv.ndisauthtype == Ndis802_11AuthModeOpen) + erq->flags |= IW_ENCODE_OPEN; + else if (padapter->securitypriv.ndisauthtype == Ndis802_11AuthModeShared) + erq->flags |= IW_ENCODE_RESTRICTED; + } else { + erq->length = 0; + erq->flags |= IW_ENCODE_DISABLED; + } + + break; + + case Ndis802_11Encryption2Enabled: + case Ndis802_11Encryption3Enabled: + + erq->length = 16; + erq->flags |= (IW_ENCODE_ENABLED | IW_ENCODE_OPEN | IW_ENCODE_NOKEY); + + break; + + default: + erq->length = 0; + erq->flags |= IW_ENCODE_DISABLED; + + break; + + } + + + return ret; + +} + +static int rtw_wx_get_power(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + /* _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); */ + + wrqu->power.value = 0; + wrqu->power.fixed = 0; /* no auto select */ + wrqu->power.disabled = 1; + + return 0; + +} + +static int rtw_wx_set_gen_ie(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + ret = rtw_set_wpa_ie(padapter, extra, wrqu->data.length); + + return ret; +} + +static int rtw_wx_set_auth(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct iw_param *param = (struct iw_param *)&(wrqu->param); +#ifdef CONFIG_WAPI_SUPPORT +#ifndef CONFIG_IOCTL_CFG80211 + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecuritypriv = &padapter->securitypriv; + u32 value = param->value; +#endif +#endif + int ret = 0; + + switch (param->flags & IW_AUTH_INDEX) { + + case IW_AUTH_WPA_VERSION: +#ifdef CONFIG_WAPI_SUPPORT +#ifndef CONFIG_IOCTL_CFG80211 + padapter->wapiInfo.bWapiEnable = false; + if (value == IW_AUTH_WAPI_VERSION_1) { + padapter->wapiInfo.bWapiEnable = true; + psecuritypriv->dot11PrivacyAlgrthm = _SMS4_; + psecuritypriv->dot118021XGrpPrivacy = _SMS4_; + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_WAPI; + pmlmeinfo->auth_algo = psecuritypriv->dot11AuthAlgrthm; + padapter->wapiInfo.extra_prefix_len = WAPI_EXT_LEN; + padapter->wapiInfo.extra_postfix_len = SMS4_MIC_LEN; + } +#endif +#endif + break; + case IW_AUTH_CIPHER_PAIRWISE: + + break; + case IW_AUTH_CIPHER_GROUP: + + break; + case IW_AUTH_KEY_MGMT: +#ifdef CONFIG_WAPI_SUPPORT +#ifndef CONFIG_IOCTL_CFG80211 + RTW_INFO("rtw_wx_set_auth: IW_AUTH_KEY_MGMT case\n"); + if (value == IW_AUTH_KEY_MGMT_WAPI_PSK) + padapter->wapiInfo.bWapiPSK = true; + else + padapter->wapiInfo.bWapiPSK = false; + RTW_INFO("rtw_wx_set_auth: IW_AUTH_KEY_MGMT bwapipsk %d\n", padapter->wapiInfo.bWapiPSK); +#endif +#endif + /* + * ??? does not use these parameters + */ + break; + + case IW_AUTH_TKIP_COUNTERMEASURES: { + if (param->value) { + /* wpa_supplicant is enabling the tkip countermeasure. */ + padapter->securitypriv.btkip_countermeasure = _TRUE; + } else { + /* wpa_supplicant is disabling the tkip countermeasure. */ + padapter->securitypriv.btkip_countermeasure = _FALSE; + } + break; + } + case IW_AUTH_DROP_UNENCRYPTED: { + /* HACK: + * + * wpa_supplicant calls set_wpa_enabled when the driver + * is loaded and unloaded, regardless of if WPA is being + * used. No other calls are made which can be used to + * determine if encryption will be used or not prior to + * association being expected. If encryption is not being + * used, drop_unencrypted is set to false, else true -- we + * can use this to determine if the CAP_PRIVACY_ON bit should + * be set. + */ + + if (padapter->securitypriv.ndisencryptstatus == Ndis802_11Encryption1Enabled) { + break;/* it means init value, or using wep, ndisencryptstatus = Ndis802_11Encryption1Enabled, */ + /* then it needn't reset it; */ + } + + if (param->value) { + padapter->securitypriv.ndisencryptstatus = Ndis802_11EncryptionDisabled; + padapter->securitypriv.dot11PrivacyAlgrthm = _NO_PRIVACY_; + padapter->securitypriv.dot118021XGrpPrivacy = _NO_PRIVACY_; + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Open; /* open system */ + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeOpen; + } + + break; + } + + case IW_AUTH_80211_AUTH_ALG: + +#if defined(CONFIG_RTW_ANDROID) || 1 + /* + * It's the starting point of a link layer connection using wpa_supplicant + */ + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE)) { + LeaveAllPowerSaveMode(padapter); + rtw_disassoc_cmd(padapter, 500, RTW_CMDF_WAIT_ACK); + RTW_INFO("%s...call rtw_indicate_disconnect\n ", __FUNCTION__); + rtw_indicate_disconnect(padapter, 0, _FALSE); + rtw_free_assoc_resources_cmd(padapter, _TRUE, RTW_CMDF_WAIT_ACK); + } +#endif + + + ret = wpa_set_auth_algs(dev, (u32)param->value); + + break; + + case IW_AUTH_WPA_ENABLED: + + /* if(param->value) */ + /* padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; */ /* 802.1x */ + /* else */ + /* padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_Open; */ /* open system */ + + /* _disassociate(priv); */ + + break; + + case IW_AUTH_RX_UNENCRYPTED_EAPOL: + /* ieee->ieee802_1x = param->value; */ + break; + + case IW_AUTH_PRIVACY_INVOKED: + /* ieee->privacy_invoked = param->value; */ + break; + +#ifdef CONFIG_WAPI_SUPPORT +#ifndef CONFIG_IOCTL_CFG80211 + case IW_AUTH_WAPI_ENABLED: + break; +#endif +#endif + + default: + return -EOPNOTSUPP; + + } + + return ret; + +} + +static int rtw_wx_set_enc_ext(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + char *alg_name; + u32 param_len; + struct ieee_param *param = NULL; + struct iw_point *pencoding = &wrqu->encoding; + struct iw_encode_ext *pext = (struct iw_encode_ext *)extra; + int ret = 0; + + param_len = sizeof(struct ieee_param) + pext->key_len; + param = (struct ieee_param *)rtw_malloc(param_len); + if (param == NULL) + return -1; + + _rtw_memset(param, 0, param_len); + + param->cmd = IEEE_CMD_SET_ENCRYPTION; + _rtw_memset(param->sta_addr, 0xff, ETH_ALEN); + + + switch (pext->alg) { + case IW_ENCODE_ALG_NONE: + /* todo: remove key */ + /* remove = 1; */ + alg_name = "none"; + break; + case IW_ENCODE_ALG_WEP: + alg_name = "WEP"; + break; + case IW_ENCODE_ALG_TKIP: + alg_name = "TKIP"; + break; + case IW_ENCODE_ALG_CCMP: + alg_name = "CCMP"; + break; +#ifdef CONFIG_IEEE80211W + case IW_ENCODE_ALG_AES_CMAC: + alg_name = "BIP"; + break; +#endif /* CONFIG_IEEE80211W */ +#ifdef CONFIG_WAPI_SUPPORT +#ifndef CONFIG_IOCTL_CFG80211 + case IW_ENCODE_ALG_SM4: + alg_name = "SMS4"; + _rtw_memcpy(param->sta_addr, pext->addr.sa_data, ETH_ALEN); + RTW_INFO("rtw_wx_set_enc_ext: SMS4 case\n"); + break; +#endif +#endif + default: + ret = -1; + goto exit; + } + + strncpy((char *)param->u.crypt.alg, alg_name, IEEE_CRYPT_ALG_NAME_LEN); + + if (pext->ext_flags & IW_ENCODE_EXT_SET_TX_KEY) + param->u.crypt.set_tx = 1; + + /* cliW: WEP does not have group key + * just not checking GROUP key setting + */ + if ((pext->alg != IW_ENCODE_ALG_WEP) && + ((pext->ext_flags & IW_ENCODE_EXT_GROUP_KEY) +#ifdef CONFIG_IEEE80211W + || (pext->ext_flags & IW_ENCODE_ALG_AES_CMAC) +#endif /* CONFIG_IEEE80211W */ + )) + param->u.crypt.set_tx = 0; + + param->u.crypt.idx = (pencoding->flags & 0x00FF) - 1 ; + + if (pext->ext_flags & IW_ENCODE_EXT_RX_SEQ_VALID) { +#ifdef CONFIG_WAPI_SUPPORT +#ifndef CONFIG_IOCTL_CFG80211 + if (pext->alg == IW_ENCODE_ALG_SM4) + _rtw_memcpy(param->u.crypt.seq, pext->rx_seq, 16); + else +#endif /* CONFIG_IOCTL_CFG80211 */ +#endif /* CONFIG_WAPI_SUPPORT */ + _rtw_memcpy(param->u.crypt.seq, pext->rx_seq, 8); + } + + if (pext->key_len) { + param->u.crypt.key_len = pext->key_len; + /* _rtw_memcpy(param + 1, pext + 1, pext->key_len); */ + _rtw_memcpy(param->u.crypt.key, pext + 1, pext->key_len); + } + + if (pencoding->flags & IW_ENCODE_DISABLED) { + /* todo: remove key */ + /* remove = 1; */ + } + + ret = wpa_set_encryption(dev, param, param_len); + +exit: + if (param) + rtw_mfree((u8 *)param, param_len); + + return ret; +} + + +static int rtw_wx_get_nick(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + /* _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); */ + /* struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); */ + /* struct security_priv *psecuritypriv = &padapter->securitypriv; */ + + if (extra) { + wrqu->data.length = 14; + wrqu->data.flags = 1; + _rtw_memcpy(extra, "", 14); + } + + /* rtw_signal_process(pid, SIGUSR1); */ /* for test */ + + /* dump debug info here */ +#if 0 + u32 dot11AuthAlgrthm; /* 802.11 auth, could be open, shared, and 8021x */ + u32 dot11PrivacyAlgrthm; /* This specify the privacy for shared auth. algorithm. */ + u32 dot118021XGrpPrivacy; /* This specify the privacy algthm. used for Grp key */ + u32 ndisauthtype; + u32 ndisencryptstatus; +#endif + + /* RTW_INFO("auth_alg=0x%x, enc_alg=0x%x, auth_type=0x%x, enc_type=0x%x\n", */ + /* psecuritypriv->dot11AuthAlgrthm, psecuritypriv->dot11PrivacyAlgrthm, */ + /* psecuritypriv->ndisauthtype, psecuritypriv->ndisencryptstatus); */ + + /* RTW_INFO("enc_alg=0x%x\n", psecuritypriv->dot11PrivacyAlgrthm); */ + /* RTW_INFO("auth_type=0x%x\n", psecuritypriv->ndisauthtype); */ + /* RTW_INFO("enc_type=0x%x\n", psecuritypriv->ndisencryptstatus); */ + +#if 0 + RTW_INFO("dbg(0x210)=0x%x\n", rtw_read32(padapter, 0x210)); + RTW_INFO("dbg(0x608)=0x%x\n", rtw_read32(padapter, 0x608)); + RTW_INFO("dbg(0x280)=0x%x\n", rtw_read32(padapter, 0x280)); + RTW_INFO("dbg(0x284)=0x%x\n", rtw_read32(padapter, 0x284)); + RTW_INFO("dbg(0x288)=0x%x\n", rtw_read32(padapter, 0x288)); + + RTW_INFO("dbg(0x664)=0x%x\n", rtw_read32(padapter, 0x664)); + + + RTW_INFO("\n"); + + RTW_INFO("dbg(0x430)=0x%x\n", rtw_read32(padapter, 0x430)); + RTW_INFO("dbg(0x438)=0x%x\n", rtw_read32(padapter, 0x438)); + + RTW_INFO("dbg(0x440)=0x%x\n", rtw_read32(padapter, 0x440)); + + RTW_INFO("dbg(0x458)=0x%x\n", rtw_read32(padapter, 0x458)); + + RTW_INFO("dbg(0x484)=0x%x\n", rtw_read32(padapter, 0x484)); + RTW_INFO("dbg(0x488)=0x%x\n", rtw_read32(padapter, 0x488)); + + RTW_INFO("dbg(0x444)=0x%x\n", rtw_read32(padapter, 0x444)); + RTW_INFO("dbg(0x448)=0x%x\n", rtw_read32(padapter, 0x448)); + RTW_INFO("dbg(0x44c)=0x%x\n", rtw_read32(padapter, 0x44c)); + RTW_INFO("dbg(0x450)=0x%x\n", rtw_read32(padapter, 0x450)); +#endif + + return 0; + +} +#endif + +static int rtw_wx_read32(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter; + struct iw_point *p; + u16 len; + u32 addr; + u32 data32; + u32 bytes; + u8 *ptmp; + int ret; + + + ret = 0; + padapter = (PADAPTER)rtw_netdev_priv(dev); + p = &wrqu->data; + len = p->length; + if (0 == len) + return -EINVAL; + + ptmp = (u8 *)rtw_malloc(len); + if (NULL == ptmp) + return -ENOMEM; + + if (copy_from_user(ptmp, p->pointer, len)) { + ret = -EFAULT; + goto exit; + } + + bytes = 0; + addr = 0; + sscanf(ptmp, "%d,%x", &bytes, &addr); + + switch (bytes) { + case 1: + data32 = rtw_read8(padapter, addr); + sprintf(extra, "0x%02X", data32); + break; + case 2: + data32 = rtw_read16(padapter, addr); + sprintf(extra, "0x%04X", data32); + break; + case 4: + data32 = rtw_read32(padapter, addr); + sprintf(extra, "0x%08X", data32); + break; + + #if defined(CONFIG_SDIO_HCI) && defined(CONFIG_SDIO_INDIRECT_ACCESS) && defined(DBG_SDIO_INDIRECT_ACCESS) + case 11: + data32 = rtw_sd_iread8(padapter, addr); + sprintf(extra, "0x%02X", data32); + break; + case 12: + data32 = rtw_sd_iread16(padapter, addr); + sprintf(extra, "0x%04X", data32); + break; + case 14: + data32 = rtw_sd_iread32(padapter, addr); + sprintf(extra, "0x%08X", data32); + break; + #endif + default: + RTW_INFO("%s: usage> read [bytes],[address(hex)]\n", __func__); + ret = -EINVAL; + goto exit; + } + RTW_INFO("%s: addr=0x%08X data=%s\n", __func__, addr, extra); + +exit: + rtw_mfree(ptmp, len); + + return 0; +} + +static int rtw_wx_write32(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = (PADAPTER)rtw_netdev_priv(dev); + + u32 addr; + u32 data32; + u32 bytes; + + + bytes = 0; + addr = 0; + data32 = 0; + sscanf(extra, "%d,%x,%x", &bytes, &addr, &data32); + + switch (bytes) { + case 1: + rtw_write8(padapter, addr, (u8)data32); + RTW_INFO("%s: addr=0x%08X data=0x%02X\n", __func__, addr, (u8)data32); + break; + case 2: + rtw_write16(padapter, addr, (u16)data32); + RTW_INFO("%s: addr=0x%08X data=0x%04X\n", __func__, addr, (u16)data32); + break; + case 4: + rtw_write32(padapter, addr, data32); + RTW_INFO("%s: addr=0x%08X data=0x%08X\n", __func__, addr, data32); + break; + default: + RTW_INFO("%s: usage> write [bytes],[address(hex)],[data(hex)]\n", __func__); + return -EINVAL; + } + + return 0; +} + +static int rtw_wx_read_rf(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u32 path, addr, data32; + + + path = *(u32 *)extra; + addr = *((u32 *)extra + 1); + data32 = rtw_hal_read_rfreg(padapter, path, addr, 0xFFFFF); + /* RTW_INFO("%s: path=%d addr=0x%02x data=0x%05x\n", __func__, path, addr, data32); */ + /* + * IMPORTANT!! + * Only when wireless private ioctl is at odd order, + * "extra" would be copied to user space. + */ + sprintf(extra, "0x%05x", data32); + + return 0; +} + +static int rtw_wx_write_rf(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u32 path, addr, data32; + + + path = *(u32 *)extra; + addr = *((u32 *)extra + 1); + data32 = *((u32 *)extra + 2); + /* RTW_INFO("%s: path=%d addr=0x%02x data=0x%05x\n", __func__, path, addr, data32); */ + rtw_hal_write_rfreg(padapter, path, addr, 0xFFFFF, data32); + + return 0; +} + +static int rtw_wx_priv_null(struct net_device *dev, struct iw_request_info *a, + union iwreq_data *wrqu, char *b) +{ + return -1; +} + +#ifdef CONFIG_RTW_80211K +extern void rm_dbg_cmd(_adapter *padapter, char *s); +static int rtw_wx_priv_rrm(struct net_device *dev, struct iw_request_info *a, + union iwreq_data *wrqu, char *b) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u32 path, addr, data32; + + + rm_dbg_cmd(padapter, b); + wrqu->data.length = strlen(b); + + return 0; +} +#endif + +#ifdef CONFIG_IOCTL_WEXT +static int dummy(struct net_device *dev, struct iw_request_info *a, + union iwreq_data *wrqu, char *b) +{ + /* _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); */ + /* struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); */ + + /* RTW_INFO("cmd_code=%x, fwstate=0x%x\n", a->cmd, get_fwstate(pmlmepriv)); */ + + return -1; + +} +#endif + +static int rtw_wx_set_channel_plan(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 channel_plan_req = (u8)(*((int *)wrqu)); + + if (_SUCCESS != rtw_set_channel_plan(padapter, channel_plan_req)) + return -EPERM; + + return 0; +} + +static int rtw_wx_set_mtk_wps_probe_ie(struct net_device *dev, + struct iw_request_info *a, + union iwreq_data *wrqu, char *b) +{ +#ifdef CONFIG_PLATFORM_MT53XX + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + +#endif + return 0; +} + +static int rtw_wx_get_sensitivity(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *buf) +{ +#ifdef CONFIG_PLATFORM_MT53XX + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + /* Modified by Albert 20110914 */ + /* This is in dbm format for MTK platform. */ + wrqu->qual.level = padapter->recvpriv.rssi; + RTW_INFO(" level = %u\n", wrqu->qual.level); +#endif + return 0; +} + +static int rtw_wx_set_mtk_wps_ie(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ +#ifdef CONFIG_PLATFORM_MT53XX + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + return rtw_set_wpa_ie(padapter, wrqu->data.pointer, wrqu->data.length); +#else + return 0; +#endif +} + +#ifdef MP_IOCTL_HDL +static void rtw_dbg_mode_hdl(_adapter *padapter, u32 id, u8 *pdata, u32 len) +{ + pRW_Reg RegRWStruct; + struct rf_reg_param *prfreg; + u8 path; + u8 offset; + u32 value; + + RTW_INFO("%s\n", __FUNCTION__); + + switch (id) { + case GEN_MP_IOCTL_SUBCODE(MP_START): + RTW_INFO("871x_driver is only for normal mode, can't enter mp mode\n"); + break; + case GEN_MP_IOCTL_SUBCODE(READ_REG): + RegRWStruct = (pRW_Reg)pdata; + switch (RegRWStruct->width) { + case 1: + RegRWStruct->value = rtw_read8(padapter, RegRWStruct->offset); + break; + case 2: + RegRWStruct->value = rtw_read16(padapter, RegRWStruct->offset); + break; + case 4: + RegRWStruct->value = rtw_read32(padapter, RegRWStruct->offset); + break; + default: + break; + } + + break; + case GEN_MP_IOCTL_SUBCODE(WRITE_REG): + RegRWStruct = (pRW_Reg)pdata; + switch (RegRWStruct->width) { + case 1: + rtw_write8(padapter, RegRWStruct->offset, (u8)RegRWStruct->value); + break; + case 2: + rtw_write16(padapter, RegRWStruct->offset, (u16)RegRWStruct->value); + break; + case 4: + rtw_write32(padapter, RegRWStruct->offset, (u32)RegRWStruct->value); + break; + default: + break; + } + + break; + case GEN_MP_IOCTL_SUBCODE(READ_RF_REG): + + prfreg = (struct rf_reg_param *)pdata; + + path = (u8)prfreg->path; + offset = (u8)prfreg->offset; + + value = rtw_hal_read_rfreg(padapter, path, offset, 0xffffffff); + + prfreg->value = value; + + break; + case GEN_MP_IOCTL_SUBCODE(WRITE_RF_REG): + + prfreg = (struct rf_reg_param *)pdata; + + path = (u8)prfreg->path; + offset = (u8)prfreg->offset; + value = prfreg->value; + + rtw_hal_write_rfreg(padapter, path, offset, 0xffffffff, value); + + break; + case GEN_MP_IOCTL_SUBCODE(TRIGGER_GPIO): + RTW_INFO("==> trigger gpio 0\n"); + rtw_hal_set_hwreg(padapter, HW_VAR_TRIGGER_GPIO_0, 0); + break; +#ifdef CONFIG_BT_COEXIST + case GEN_MP_IOCTL_SUBCODE(SET_DM_BT): + RTW_INFO("==> set dm_bt_coexist:%x\n", *(u8 *)pdata); + rtw_hal_set_hwreg(padapter, HW_VAR_BT_SET_COEXIST, pdata); + break; + case GEN_MP_IOCTL_SUBCODE(DEL_BA): + RTW_INFO("==> delete ba:%x\n", *(u8 *)pdata); + rtw_hal_set_hwreg(padapter, HW_VAR_BT_ISSUE_DELBA, pdata); + break; +#endif +#ifdef DBG_CONFIG_ERROR_DETECT + case GEN_MP_IOCTL_SUBCODE(GET_WIFI_STATUS): + *pdata = rtw_hal_sreset_get_wifi_status(padapter); + break; +#endif + + default: + break; + } + +} +static int rtw_mp_ioctl_hdl(struct net_device *dev, struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + u32 BytesRead, BytesWritten, BytesNeeded; + struct oid_par_priv oid_par; + struct mp_ioctl_handler *phandler; + struct mp_ioctl_param *poidparam; + uint status = 0; + u16 len; + u8 *pparmbuf = NULL, bset; + PADAPTER padapter = (PADAPTER)rtw_netdev_priv(dev); + struct iw_point *p = &wrqu->data; + + /* RTW_INFO("+rtw_mp_ioctl_hdl\n"); */ + + /* mutex_lock(&ioctl_mutex); */ + + if ((!p->length) || (!p->pointer)) { + ret = -EINVAL; + goto _rtw_mp_ioctl_hdl_exit; + } + + pparmbuf = NULL; + bset = (u8)(p->flags & 0xFFFF); + len = p->length; + pparmbuf = (u8 *)rtw_malloc(len); + if (pparmbuf == NULL) { + ret = -ENOMEM; + goto _rtw_mp_ioctl_hdl_exit; + } + + if (copy_from_user(pparmbuf, p->pointer, len)) { + ret = -EFAULT; + goto _rtw_mp_ioctl_hdl_exit; + } + + poidparam = (struct mp_ioctl_param *)pparmbuf; + + if (poidparam->subcode >= MAX_MP_IOCTL_SUBCODE) { + ret = -EINVAL; + goto _rtw_mp_ioctl_hdl_exit; + } + + /* RTW_INFO("%s: %d\n", __func__, poidparam->subcode); */ +#ifdef CONFIG_MP_INCLUDED + if (padapter->registrypriv.mp_mode == 1) { + phandler = mp_ioctl_hdl + poidparam->subcode; + + if ((phandler->paramsize != 0) && (poidparam->len < phandler->paramsize)) { + ret = -EINVAL; + goto _rtw_mp_ioctl_hdl_exit; + } + + if (phandler->handler) { + oid_par.adapter_context = padapter; + oid_par.oid = phandler->oid; + oid_par.information_buf = poidparam->data; + oid_par.information_buf_len = poidparam->len; + oid_par.dbg = 0; + + BytesWritten = 0; + BytesNeeded = 0; + + if (bset) { + oid_par.bytes_rw = &BytesRead; + oid_par.bytes_needed = &BytesNeeded; + oid_par.type_of_oid = SET_OID; + } else { + oid_par.bytes_rw = &BytesWritten; + oid_par.bytes_needed = &BytesNeeded; + oid_par.type_of_oid = QUERY_OID; + } + + status = phandler->handler(&oid_par); + + /* todo:check status, BytesNeeded, etc. */ + } else { + RTW_INFO("rtw_mp_ioctl_hdl(): err!, subcode=%d, oid=%d, handler=%p\n", + poidparam->subcode, phandler->oid, phandler->handler); + ret = -EFAULT; + goto _rtw_mp_ioctl_hdl_exit; + } + } else +#endif + { + rtw_dbg_mode_hdl(padapter, poidparam->subcode, poidparam->data, poidparam->len); + } + + if (bset == 0x00) {/* query info */ + if (copy_to_user(p->pointer, pparmbuf, len)) + ret = -EFAULT; + } + + if (status) { + ret = -EFAULT; + goto _rtw_mp_ioctl_hdl_exit; + } + +_rtw_mp_ioctl_hdl_exit: + + if (pparmbuf) + rtw_mfree(pparmbuf, len); + + /* mutex_unlock(&ioctl_mutex); */ + + return ret; +} +#endif /*MP_IOCTL_HDL*/ +static int rtw_get_ap_info(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + u32 cnt = 0, wpa_ielen; + _irqL irqL; + _list *plist, *phead; + unsigned char *pbuf; + u8 bssid[ETH_ALEN]; + char data[32]; + struct wlan_network *pnetwork = NULL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + _queue *queue = &(pmlmepriv->scanned_queue); + struct iw_point *pdata = &wrqu->data; + + RTW_INFO("+rtw_get_aplist_info\n"); + + if (rtw_is_drv_stopped(padapter) || (pdata == NULL)) { + ret = -EINVAL; + goto exit; + } + + while ((check_fwstate(pmlmepriv, (WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING))) == _TRUE) { + rtw_msleep_os(30); + cnt++; + if (cnt > 100) + break; + } + + + /* pdata->length = 0; */ /* ? */ + pdata->flags = 0; + if (pdata->length >= 32) { + if (copy_from_user(data, pdata->pointer, 32)) { + ret = -EINVAL; + goto exit; + } + } else { + ret = -EINVAL; + goto exit; + } + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + + if (hwaddr_aton_i(data, bssid)) { + RTW_INFO("Invalid BSSID '%s'.\n", (u8 *)data); + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + return -EINVAL; + } + + + if (_rtw_memcmp(bssid, pnetwork->network.MacAddress, ETH_ALEN) == _TRUE) { /* BSSID match, then check if supporting wpa/wpa2 */ + RTW_INFO("BSSID:" MAC_FMT "\n", MAC_ARG(bssid)); + + pbuf = rtw_get_wpa_ie(&pnetwork->network.IEs[12], &wpa_ielen, pnetwork->network.IELength - 12); + if (pbuf && (wpa_ielen > 0)) { + pdata->flags = 1; + break; + } + + pbuf = rtw_get_wpa2_ie(&pnetwork->network.IEs[12], &wpa_ielen, pnetwork->network.IELength - 12); + if (pbuf && (wpa_ielen > 0)) { + pdata->flags = 2; + break; + } + + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (pdata->length >= 34) { + if (copy_to_user((u8 *)pdata->pointer + 32, (u8 *)&pdata->flags, 1)) { + ret = -EINVAL; + goto exit; + } + } + +exit: + + return ret; + +} + +static int rtw_set_pid(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = rtw_netdev_priv(dev); + int *pdata = (int *)wrqu; + int selector; + + if (rtw_is_drv_stopped(padapter) || (pdata == NULL)) { + ret = -EINVAL; + goto exit; + } + + selector = *pdata; + if (selector < 3 && selector >= 0) { + padapter->pid[selector] = *(pdata + 1); +#ifdef CONFIG_GLOBAL_UI_PID + ui_pid[selector] = *(pdata + 1); +#endif + RTW_INFO("%s set pid[%d]=%d\n", __FUNCTION__, selector , padapter->pid[selector]); + } else + RTW_INFO("%s selector %d error\n", __FUNCTION__, selector); + +exit: + + return ret; + +} + +static int rtw_wps_start(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct iw_point *pdata = &wrqu->data; + u32 u32wps_start = 0; + unsigned int uintRet = 0; + + if (RTW_CANNOT_RUN(padapter) || (NULL == pdata)) { + ret = -EINVAL; + goto exit; + } + + uintRet = copy_from_user((void *) &u32wps_start, pdata->pointer, 4); + if (u32wps_start == 0) + u32wps_start = *extra; + + RTW_INFO("[%s] wps_start = %d\n", __FUNCTION__, u32wps_start); + + if (u32wps_start == 1) /* WPS Start */ + rtw_led_control(padapter, LED_CTL_START_WPS); + else if (u32wps_start == 2) /* WPS Stop because of wps success */ + rtw_led_control(padapter, LED_CTL_STOP_WPS); + else if (u32wps_start == 3) /* WPS Stop because of wps fail */ + rtw_led_control(padapter, LED_CTL_STOP_WPS_FAIL); + +exit: + + return ret; + +} + +#ifdef CONFIG_P2P +static int rtw_wext_p2p_enable(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + enum P2P_ROLE init_role = P2P_ROLE_DISABLE; +#ifdef CONFIG_CONCURRENT_MODE + struct roch_info *prochinfo = &padapter->rochinfo; +#endif + + if (*extra == '0') + init_role = P2P_ROLE_DISABLE; + else if (*extra == '1') + init_role = P2P_ROLE_DEVICE; + else if (*extra == '2') + init_role = P2P_ROLE_CLIENT; + else if (*extra == '3') + init_role = P2P_ROLE_GO; + + if (_FAIL == rtw_p2p_enable(padapter, init_role)) { + ret = -EFAULT; + goto exit; + } + + /* set channel/bandwidth */ + if (init_role != P2P_ROLE_DISABLE) { + u8 channel, ch_offset; + u16 bwmode; + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_LISTEN)) { + /* Stay at the listen state and wait for discovery. */ + channel = pwdinfo->listen_channel; + pwdinfo->operating_channel = pwdinfo->listen_channel; + ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + bwmode = CHANNEL_WIDTH_20; + } +#ifdef CONFIG_CONCURRENT_MODE + else if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_IDLE)) { + + _set_timer(&prochinfo->ap_roch_ch_switch_timer, pwdinfo->ext_listen_interval); + + channel = rtw_mi_get_union_chan(padapter); + ch_offset = rtw_mi_get_union_offset(padapter); + bwmode = rtw_mi_get_union_bw(padapter); + + pwdinfo->operating_channel = channel; + } +#endif + else { + pwdinfo->operating_channel = pmlmeext->cur_channel; + + channel = pwdinfo->operating_channel; + ch_offset = pmlmeext->cur_ch_offset; + bwmode = pmlmeext->cur_bwmode; + } + + set_channel_bwmode(padapter, channel, ch_offset, bwmode); + } + +exit: + return ret; + +} + +static int rtw_p2p_set_go_nego_ssid(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + RTW_INFO("[%s] ssid = %s, len = %zu\n", __FUNCTION__, extra, strlen(extra)); + _rtw_memcpy(pwdinfo->nego_ssid, extra, strlen(extra)); + pwdinfo->nego_ssidlen = strlen(extra); + + return ret; + +} + + +static int rtw_p2p_set_intent(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 intent = pwdinfo->intent; + + extra[wrqu->data.length] = 0x00; + + intent = rtw_atoi(extra); + + if (intent <= 15) + pwdinfo->intent = intent; + else + ret = -1; + + RTW_INFO("[%s] intent = %d\n", __FUNCTION__, intent); + + return ret; + +} + +static int rtw_p2p_set_listen_ch(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 listen_ch = pwdinfo->listen_channel; /* Listen channel number */ + + extra[wrqu->data.length] = 0x00; + listen_ch = rtw_atoi(extra); + + if ((listen_ch == 1) || (listen_ch == 6) || (listen_ch == 11)) { + pwdinfo->listen_channel = listen_ch; + set_channel_bwmode(padapter, pwdinfo->listen_channel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); + } else + ret = -1; + + RTW_INFO("[%s] listen_ch = %d\n", __FUNCTION__, pwdinfo->listen_channel); + + return ret; + +} + +static int rtw_p2p_set_op_ch(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + /* Commented by Albert 20110524 + * This function is used to set the operating channel if the driver will become the group owner */ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 op_ch = pwdinfo->operating_channel; /* Operating channel number */ + + extra[wrqu->data.length] = 0x00; + + op_ch = (u8) rtw_atoi(extra); + if (op_ch > 0) + pwdinfo->operating_channel = op_ch; + else + ret = -1; + + RTW_INFO("[%s] op_ch = %d\n", __FUNCTION__, pwdinfo->operating_channel); + + return ret; + +} + + +static int rtw_p2p_profilefound(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + /* Comment by Albert 2010/10/13 */ + /* Input data format: */ + /* Ex: 0 */ + /* Ex: 1XX:XX:XX:XX:XX:XXYYSSID */ + /* 0 => Reflush the profile record list. */ + /* 1 => Add the profile list */ + /* XX:XX:XX:XX:XX:XX => peer's MAC Address ( ex: 00:E0:4C:00:00:01 ) */ + /* YY => SSID Length */ + /* SSID => SSID for persistence group */ + + RTW_INFO("[%s] In value = %s, len = %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + + /* The upper application should pass the SSID to driver by using this rtw_p2p_profilefound function. */ + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + if (extra[0] == '0') { + /* Remove all the profile information of wifidirect_info structure. */ + _rtw_memset(&pwdinfo->profileinfo[0], 0x00, sizeof(struct profile_info) * P2P_MAX_PERSISTENT_GROUP_NUM); + pwdinfo->profileindex = 0; + } else { + if (pwdinfo->profileindex >= P2P_MAX_PERSISTENT_GROUP_NUM) + ret = -1; + else { + int jj, kk; + + /* Add this profile information into pwdinfo->profileinfo */ + /* Ex: 1XX:XX:XX:XX:XX:XXYYSSID */ + for (jj = 0, kk = 1; jj < ETH_ALEN; jj++, kk += 3) + pwdinfo->profileinfo[pwdinfo->profileindex].peermac[jj] = key_2char2num(extra[kk], extra[kk + 1]); + + /* pwdinfo->profileinfo[pwdinfo->profileindex].ssidlen = ( extra[18] - '0' ) * 10 + ( extra[19] - '0' ); */ + /* _rtw_memcpy( pwdinfo->profileinfo[pwdinfo->profileindex].ssid, &extra[20], pwdinfo->profileinfo[pwdinfo->profileindex].ssidlen ); */ + pwdinfo->profileindex++; + } + } + } + + return ret; + +} + +static int rtw_p2p_setDN(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + _rtw_memset(pwdinfo->device_name, 0x00, WPS_MAX_DEVICE_NAME_LEN); + _rtw_memcpy(pwdinfo->device_name, extra, wrqu->data.length - 1); + pwdinfo->device_name_len = wrqu->data.length - 1; + + return ret; + +} + + +static int rtw_p2p_get_status(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + if (padapter->bShowGetP2PState) { + RTW_INFO("[%s] Role = %d, Status = %d, peer addr = %.2X:%.2X:%.2X:%.2X:%.2X:%.2X\n", __FUNCTION__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo), + pwdinfo->p2p_peer_interface_addr[0], pwdinfo->p2p_peer_interface_addr[1], pwdinfo->p2p_peer_interface_addr[2], + pwdinfo->p2p_peer_interface_addr[3], pwdinfo->p2p_peer_interface_addr[4], pwdinfo->p2p_peer_interface_addr[5]); + } + + /* Commented by Albert 2010/10/12 */ + /* Because of the output size limitation, I had removed the "Role" information. */ + /* About the "Role" information, we will use the new private IOCTL to get the "Role" information. */ + sprintf(extra, "\n\nStatus=%.2d\n", rtw_p2p_state(pwdinfo)); + wrqu->data.length = strlen(extra); + + return ret; + +} + +/* Commented by Albert 20110520 + * This function will return the config method description + * This config method description will show us which config method the remote P2P device is intented to use + * by sending the provisioning discovery request frame. */ + +static int rtw_p2p_get_req_cm(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + sprintf(extra, "\n\nCM=%s\n", pwdinfo->rx_prov_disc_info.strconfig_method_desc_of_prov_disc_req); + wrqu->data.length = strlen(extra); + return ret; + +} + + +static int rtw_p2p_get_role(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + RTW_INFO("[%s] Role = %d, Status = %d, peer addr = %.2X:%.2X:%.2X:%.2X:%.2X:%.2X\n", __FUNCTION__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo), + pwdinfo->p2p_peer_interface_addr[0], pwdinfo->p2p_peer_interface_addr[1], pwdinfo->p2p_peer_interface_addr[2], + pwdinfo->p2p_peer_interface_addr[3], pwdinfo->p2p_peer_interface_addr[4], pwdinfo->p2p_peer_interface_addr[5]); + + sprintf(extra, "\n\nRole=%.2d\n", rtw_p2p_role(pwdinfo)); + wrqu->data.length = strlen(extra); + return ret; + +} + + +static int rtw_p2p_get_peer_ifaddr(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + + RTW_INFO("[%s] Role = %d, Status = %d, peer addr = %.2X:%.2X:%.2X:%.2X:%.2X:%.2X\n", __FUNCTION__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo), + pwdinfo->p2p_peer_interface_addr[0], pwdinfo->p2p_peer_interface_addr[1], pwdinfo->p2p_peer_interface_addr[2], + pwdinfo->p2p_peer_interface_addr[3], pwdinfo->p2p_peer_interface_addr[4], pwdinfo->p2p_peer_interface_addr[5]); + + sprintf(extra, "\nMAC %.2X:%.2X:%.2X:%.2X:%.2X:%.2X", + pwdinfo->p2p_peer_interface_addr[0], pwdinfo->p2p_peer_interface_addr[1], pwdinfo->p2p_peer_interface_addr[2], + pwdinfo->p2p_peer_interface_addr[3], pwdinfo->p2p_peer_interface_addr[4], pwdinfo->p2p_peer_interface_addr[5]); + wrqu->data.length = strlen(extra); + return ret; + +} + +static int rtw_p2p_get_peer_devaddr(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) + +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + RTW_INFO("[%s] Role = %d, Status = %d, peer addr = %.2X:%.2X:%.2X:%.2X:%.2X:%.2X\n", __FUNCTION__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo), + pwdinfo->rx_prov_disc_info.peerDevAddr[0], pwdinfo->rx_prov_disc_info.peerDevAddr[1], + pwdinfo->rx_prov_disc_info.peerDevAddr[2], pwdinfo->rx_prov_disc_info.peerDevAddr[3], + pwdinfo->rx_prov_disc_info.peerDevAddr[4], pwdinfo->rx_prov_disc_info.peerDevAddr[5]); + sprintf(extra, "\n%.2X%.2X%.2X%.2X%.2X%.2X", + pwdinfo->rx_prov_disc_info.peerDevAddr[0], pwdinfo->rx_prov_disc_info.peerDevAddr[1], + pwdinfo->rx_prov_disc_info.peerDevAddr[2], pwdinfo->rx_prov_disc_info.peerDevAddr[3], + pwdinfo->rx_prov_disc_info.peerDevAddr[4], pwdinfo->rx_prov_disc_info.peerDevAddr[5]); + wrqu->data.length = strlen(extra); + return ret; + +} + +static int rtw_p2p_get_peer_devaddr_by_invitation(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) + +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + RTW_INFO("[%s] Role = %d, Status = %d, peer addr = %.2X:%.2X:%.2X:%.2X:%.2X:%.2X\n", __FUNCTION__, rtw_p2p_role(pwdinfo), rtw_p2p_state(pwdinfo), + pwdinfo->p2p_peer_device_addr[0], pwdinfo->p2p_peer_device_addr[1], + pwdinfo->p2p_peer_device_addr[2], pwdinfo->p2p_peer_device_addr[3], + pwdinfo->p2p_peer_device_addr[4], pwdinfo->p2p_peer_device_addr[5]); + sprintf(extra, "\nMAC %.2X:%.2X:%.2X:%.2X:%.2X:%.2X", + pwdinfo->p2p_peer_device_addr[0], pwdinfo->p2p_peer_device_addr[1], + pwdinfo->p2p_peer_device_addr[2], pwdinfo->p2p_peer_device_addr[3], + pwdinfo->p2p_peer_device_addr[4], pwdinfo->p2p_peer_device_addr[5]); + wrqu->data.length = strlen(extra); + return ret; + +} + +static int rtw_p2p_get_groupid(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) + +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + sprintf(extra, "\n%.2X:%.2X:%.2X:%.2X:%.2X:%.2X %s", + pwdinfo->groupid_info.go_device_addr[0], pwdinfo->groupid_info.go_device_addr[1], + pwdinfo->groupid_info.go_device_addr[2], pwdinfo->groupid_info.go_device_addr[3], + pwdinfo->groupid_info.go_device_addr[4], pwdinfo->groupid_info.go_device_addr[5], + pwdinfo->groupid_info.ssid); + wrqu->data.length = strlen(extra); + return ret; + +} + +static int rtw_p2p_get_op_ch(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) + +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + + RTW_INFO("[%s] Op_ch = %02x\n", __FUNCTION__, pwdinfo->operating_channel); + + sprintf(extra, "\n\nOp_ch=%.2d\n", pwdinfo->operating_channel); + wrqu->data.length = strlen(extra); + return ret; + +} + +static int rtw_p2p_get_wps_configmethod(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra, char *subcmd) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 peerMAC[ETH_ALEN] = { 0x00 }; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _irqL irqL; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + u8 blnMatch = 0; + u16 attr_content = 0; + uint attr_contentlen = 0; + u8 attr_content_str[P2P_PRIVATE_IOCTL_SET_LEN] = { 0x00 }; + + /* Commented by Albert 20110727 */ + /* The input data is the MAC address which the application wants to know its WPS config method. */ + /* After knowing its WPS config method, the application can decide the config method for provisioning discovery. */ + /* Format: iwpriv wlanx p2p_get_wpsCM 00:E0:4C:00:00:05 */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, subcmd); + + macstr2num(peerMAC, subcmd); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (_rtw_memcmp(pnetwork->network.MacAddress, peerMAC, ETH_ALEN)) { + u8 *wpsie; + uint wpsie_len = 0; + + /* The mac address is matched. */ + + wpsie = rtw_get_wps_ie_from_scan_queue(&pnetwork->network.IEs[0], pnetwork->network.IELength, NULL, &wpsie_len, pnetwork->network.Reserved[0]); + if (wpsie) { + attr_contentlen = sizeof(attr_content); + rtw_get_wps_attr_content(wpsie, wpsie_len, WPS_ATTR_CONF_METHOD, (u8 *)&attr_content, &attr_contentlen); + if (attr_contentlen) { + attr_content = be16_to_cpu(attr_content); + sprintf(attr_content_str, "\n\nM=%.4d", attr_content); + blnMatch = 1; + } + } + + break; + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (!blnMatch) + sprintf(attr_content_str, "\n\nM=0000"); + + wrqu->data.length = strlen(attr_content_str); + _rtw_memcpy(extra, attr_content_str, wrqu->data.length); + + return ret; + +} + +#ifdef CONFIG_WFD +static int rtw_p2p_get_peer_wfd_port(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + RTW_INFO("[%s] p2p_state = %d\n", __FUNCTION__, rtw_p2p_state(pwdinfo)); + + sprintf(extra, "\n\nPort=%d\n", pwdinfo->wfd_info->peer_rtsp_ctrlport); + RTW_INFO("[%s] remote port = %d\n", __FUNCTION__, pwdinfo->wfd_info->peer_rtsp_ctrlport); + + wrqu->data.length = strlen(extra); + return ret; + +} + +static int rtw_p2p_get_peer_wfd_preferred_connection(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + sprintf(extra, "\n\nwfd_pc=%d\n", pwdinfo->wfd_info->wfd_pc); + RTW_INFO("[%s] wfd_pc = %d\n", __FUNCTION__, pwdinfo->wfd_info->wfd_pc); + + wrqu->data.length = strlen(extra); + pwdinfo->wfd_info->wfd_pc = _FALSE; /* Reset the WFD preferred connection to P2P */ + return ret; + +} + +static int rtw_p2p_get_peer_wfd_session_available(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + sprintf(extra, "\n\nwfd_sa=%d\n", pwdinfo->wfd_info->peer_session_avail); + RTW_INFO("[%s] wfd_sa = %d\n", __FUNCTION__, pwdinfo->wfd_info->peer_session_avail); + + wrqu->data.length = strlen(extra); + pwdinfo->wfd_info->peer_session_avail = _TRUE; /* Reset the WFD session available */ + return ret; + +} +#endif /* CONFIG_WFD */ + +static int rtw_p2p_get_go_device_address(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra, char *subcmd) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 peerMAC[ETH_ALEN] = { 0x00 }; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _irqL irqL; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + u8 blnMatch = 0; + u8 *p2pie; + uint p2pielen = 0, attr_contentlen = 0; + u8 attr_content[100] = { 0x00 }; + u8 go_devadd_str[P2P_PRIVATE_IOCTL_SET_LEN] = { 0x00 }; + + /* Commented by Albert 20121209 */ + /* The input data is the GO's interface address which the application wants to know its device address. */ + /* Format: iwpriv wlanx p2p_get2 go_devadd=00:E0:4C:00:00:05 */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, subcmd); + + macstr2num(peerMAC, subcmd); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (_rtw_memcmp(pnetwork->network.MacAddress, peerMAC, ETH_ALEN)) { + /* Commented by Albert 2011/05/18 */ + /* Match the device address located in the P2P IE */ + /* This is for the case that the P2P device address is not the same as the P2P interface address. */ + + p2pie = rtw_bss_ex_get_p2p_ie(&pnetwork->network, NULL, &p2pielen); + if (p2pie) { + while (p2pie) { + /* The P2P Device ID attribute is included in the Beacon frame. */ + /* The P2P Device Info attribute is included in the probe response frame. */ + + _rtw_memset(attr_content, 0x00, 100); + attr_contentlen = sizeof(attr_content); + if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_DEVICE_ID, attr_content, &attr_contentlen)) { + /* Handle the P2P Device ID attribute of Beacon first */ + blnMatch = 1; + break; + + } else if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_DEVICE_INFO, attr_content, &attr_contentlen)) { + /* Handle the P2P Device Info attribute of probe response */ + blnMatch = 1; + break; + } + + /* Get the next P2P IE */ + p2pie = rtw_get_p2p_ie(p2pie + p2pielen, BSS_EX_TLV_IES_LEN(&pnetwork->network) - (p2pie + p2pielen - BSS_EX_TLV_IES(&pnetwork->network)), NULL, &p2pielen); + } + } + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (!blnMatch) + sprintf(go_devadd_str, "\n\ndev_add=NULL"); + else { + sprintf(go_devadd_str, "\n\ndev_add=%.2X:%.2X:%.2X:%.2X:%.2X:%.2X", + attr_content[0], attr_content[1], attr_content[2], attr_content[3], attr_content[4], attr_content[5]); + } + + wrqu->data.length = strlen(go_devadd_str); + _rtw_memcpy(extra, go_devadd_str, wrqu->data.length); + + return ret; + +} + +static int rtw_p2p_get_device_type(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra, char *subcmd) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 peerMAC[ETH_ALEN] = { 0x00 }; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _irqL irqL; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + u8 blnMatch = 0; + u8 dev_type[8] = { 0x00 }; + uint dev_type_len = 0; + u8 dev_type_str[P2P_PRIVATE_IOCTL_SET_LEN] = { 0x00 }; /* +9 is for the str "dev_type=", we have to clear it at wrqu->data.pointer */ + + /* Commented by Albert 20121209 */ + /* The input data is the MAC address which the application wants to know its device type. */ + /* Such user interface could know the device type. */ + /* Format: iwpriv wlanx p2p_get2 dev_type=00:E0:4C:00:00:05 */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, subcmd); + + macstr2num(peerMAC, subcmd); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (_rtw_memcmp(pnetwork->network.MacAddress, peerMAC, ETH_ALEN)) { + u8 *wpsie; + uint wpsie_len = 0; + + /* The mac address is matched. */ + + wpsie = rtw_get_wps_ie_from_scan_queue(&pnetwork->network.IEs[0], pnetwork->network.IELength, NULL, &wpsie_len, pnetwork->network.Reserved[0]); + if (wpsie) { + dev_type_len = sizeof(dev_type); + rtw_get_wps_attr_content(wpsie, wpsie_len, WPS_ATTR_PRIMARY_DEV_TYPE, dev_type, &dev_type_len); + if (dev_type_len) { + u16 type = 0; + + _rtw_memcpy(&type, dev_type, 2); + type = be16_to_cpu(type); + sprintf(dev_type_str, "\n\nN=%.2d", type); + blnMatch = 1; + } + } + break; + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (!blnMatch) + sprintf(dev_type_str, "\n\nN=00"); + + wrqu->data.length = strlen(dev_type_str); + _rtw_memcpy(extra, dev_type_str, wrqu->data.length); + + return ret; + +} + +static int rtw_p2p_get_device_name(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra, char *subcmd) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 peerMAC[ETH_ALEN] = { 0x00 }; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _irqL irqL; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + u8 blnMatch = 0; + u8 dev_name[WPS_MAX_DEVICE_NAME_LEN] = { 0x00 }; + uint dev_len = 0; + u8 dev_name_str[P2P_PRIVATE_IOCTL_SET_LEN] = { 0x00 }; + + /* Commented by Albert 20121225 */ + /* The input data is the MAC address which the application wants to know its device name. */ + /* Such user interface could show peer device's device name instead of ssid. */ + /* Format: iwpriv wlanx p2p_get2 devN=00:E0:4C:00:00:05 */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, subcmd); + + macstr2num(peerMAC, subcmd); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (_rtw_memcmp(pnetwork->network.MacAddress, peerMAC, ETH_ALEN)) { + u8 *wpsie; + uint wpsie_len = 0; + + /* The mac address is matched. */ + + wpsie = rtw_get_wps_ie_from_scan_queue(&pnetwork->network.IEs[0], pnetwork->network.IELength, NULL, &wpsie_len, pnetwork->network.Reserved[0]); + if (wpsie) { + dev_len = sizeof(dev_name); + rtw_get_wps_attr_content(wpsie, wpsie_len, WPS_ATTR_DEVICE_NAME, dev_name, &dev_len); + if (dev_len) { + sprintf(dev_name_str, "\n\nN=%s", dev_name); + blnMatch = 1; + } + } + break; + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (!blnMatch) + sprintf(dev_name_str, "\n\nN=0000"); + + wrqu->data.length = strlen(dev_name_str); + _rtw_memcpy(extra, dev_name_str, wrqu->data.length); + + return ret; + +} + +static int rtw_p2p_get_invitation_procedure(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra, char *subcmd) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 peerMAC[ETH_ALEN] = { 0x00 }; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _irqL irqL; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + u8 blnMatch = 0; + u8 *p2pie; + uint p2pielen = 0, attr_contentlen = 2; + u8 attr_content[2] = { 0x00 }; + u8 inv_proc_str[P2P_PRIVATE_IOCTL_SET_LEN] = { 0x00 }; + + /* Commented by Ouden 20121226 */ + /* The application wants to know P2P initation procedure is support or not. */ + /* Format: iwpriv wlanx p2p_get2 InvProc=00:E0:4C:00:00:05 */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, subcmd); + + macstr2num(peerMAC, subcmd); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (_rtw_memcmp(pnetwork->network.MacAddress, peerMAC, ETH_ALEN)) { + /* Commented by Albert 20121226 */ + /* Match the device address located in the P2P IE */ + /* This is for the case that the P2P device address is not the same as the P2P interface address. */ + + p2pie = rtw_bss_ex_get_p2p_ie(&pnetwork->network, NULL, &p2pielen); + if (p2pie) { + while (p2pie) { + /* _rtw_memset( attr_content, 0x00, 2); */ + attr_contentlen = sizeof(attr_content); + if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_CAPABILITY, attr_content, &attr_contentlen)) { + /* Handle the P2P capability attribute */ + blnMatch = 1; + break; + + } + + /* Get the next P2P IE */ + p2pie = rtw_get_p2p_ie(p2pie + p2pielen, BSS_EX_TLV_IES_LEN(&pnetwork->network) - (p2pie + p2pielen - BSS_EX_TLV_IES(&pnetwork->network)), NULL, &p2pielen); + } + } + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (!blnMatch) + sprintf(inv_proc_str, "\nIP=-1"); + else { + if ((attr_content[0] & 0x20) == 0x20) + sprintf(inv_proc_str, "\nIP=1"); + else + sprintf(inv_proc_str, "\nIP=0"); + } + + wrqu->data.length = strlen(inv_proc_str); + _rtw_memcpy(extra, inv_proc_str, wrqu->data.length); + + return ret; + +} + +static int rtw_p2p_connect(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 peerMAC[ETH_ALEN] = { 0x00 }; + int jj, kk; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _irqL irqL; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + uint uintPeerChannel = 0; +#ifdef CONFIG_CONCURRENT_MODE + struct roch_info *prochinfo = &padapter->rochinfo; +#endif + + /* Commented by Albert 20110304 */ + /* The input data contains two informations. */ + /* 1. First information is the MAC address which wants to formate with */ + /* 2. Second information is the WPS PINCode or "pbc" string for push button method */ + /* Format: 00:E0:4C:00:00:05 */ + /* Format: 00:E0:4C:00:00:05 */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + + if (pwdinfo->p2p_state == P2P_STATE_NONE) { + RTW_INFO("[%s] WiFi Direct is disable!\n", __FUNCTION__); + return ret; + } + + if (pwdinfo->ui_got_wps_info == P2P_NO_WPSINFO) + return -1; + + for (jj = 0, kk = 0; jj < ETH_ALEN; jj++, kk += 3) + peerMAC[jj] = key_2char2num(extra[kk], extra[kk + 1]); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + if (_rtw_memcmp(pnetwork->network.MacAddress, peerMAC, ETH_ALEN)) { + if (pnetwork->network.Configuration.DSConfig != 0) + uintPeerChannel = pnetwork->network.Configuration.DSConfig; + else if (pwdinfo->nego_req_info.peer_ch != 0) + uintPeerChannel = pnetwork->network.Configuration.DSConfig = pwdinfo->nego_req_info.peer_ch; + else { + /* Unexpected case */ + uintPeerChannel = 0; + RTW_INFO("%s uintPeerChannel = 0\n", __func__); + } + break; + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (uintPeerChannel) { +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + _cancel_timer_ex(&prochinfo->ap_roch_ch_switch_timer); +#endif /* CONFIG_CONCURRENT_MODE */ + + _rtw_memset(&pwdinfo->nego_req_info, 0x00, sizeof(struct tx_nego_req_info)); + _rtw_memset(&pwdinfo->groupid_info, 0x00, sizeof(struct group_id_info)); + + pwdinfo->nego_req_info.peer_channel_num[0] = uintPeerChannel; + _rtw_memcpy(pwdinfo->nego_req_info.peerDevAddr, pnetwork->network.MacAddress, ETH_ALEN); + pwdinfo->nego_req_info.benable = _TRUE; + + _cancel_timer_ex(&pwdinfo->restore_p2p_state_timer); + if (rtw_p2p_state(pwdinfo) != P2P_STATE_GONEGO_OK) { + /* Restore to the listen state if the current p2p state is not nego OK */ + rtw_p2p_set_state(pwdinfo, P2P_STATE_LISTEN); + } + + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + rtw_p2p_set_state(pwdinfo, P2P_STATE_GONEGO_ING); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + u8 union_bw = rtw_mi_get_union_bw(padapter); + u8 union_offset = rtw_mi_get_union_offset(padapter); + + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + rtw_leave_opch(padapter); + } +#endif /* CONFIG_CONCURRENT_MODE */ + + RTW_INFO("[%s] Start PreTx Procedure!\n", __FUNCTION__); + _set_timer(&pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT); +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_CONCURRENT_GO_NEGO_TIMEOUT); + else + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_GO_NEGO_TIMEOUT); +#else + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_GO_NEGO_TIMEOUT); +#endif /* CONFIG_CONCURRENT_MODE */ + + } else { + RTW_INFO("[%s] Not Found in Scanning Queue~\n", __FUNCTION__); + ret = -1; + } + + return ret; +} + +static int rtw_p2p_invite_req(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + int jj, kk; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + uint uintPeerChannel = 0; + u8 attr_content[50] = { 0x00 }; + u8 *p2pie; + uint p2pielen = 0, attr_contentlen = 50; + _irqL irqL; + struct tx_invite_req_info *pinvite_req_info = &pwdinfo->invitereq_info; +#ifdef CONFIG_CONCURRENT_MODE + struct roch_info *prochinfo = &padapter->rochinfo; +#endif + + /* Commented by Albert 20120321 */ + /* The input data contains two informations. */ + /* 1. First information is the P2P device address which you want to send to. */ + /* 2. Second information is the group id which combines with GO's mac address, space and GO's ssid. */ + /* Command line sample: iwpriv wlan0 p2p_set invite="00:11:22:33:44:55 00:E0:4C:00:00:05 DIRECT-xy" */ + /* Format: 00:11:22:33:44:55 00:E0:4C:00:00:05 DIRECT-xy */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + + if (wrqu->data.length <= 37) { + RTW_INFO("[%s] Wrong format!\n", __FUNCTION__); + return ret; + } + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + RTW_INFO("[%s] WiFi Direct is disable!\n", __FUNCTION__); + return ret; + } else { + /* Reset the content of struct tx_invite_req_info */ + pinvite_req_info->benable = _FALSE; + _rtw_memset(pinvite_req_info->go_bssid, 0x00, ETH_ALEN); + _rtw_memset(pinvite_req_info->go_ssid, 0x00, WLAN_SSID_MAXLEN); + pinvite_req_info->ssidlen = 0x00; + pinvite_req_info->operating_ch = pwdinfo->operating_channel; + _rtw_memset(pinvite_req_info->peer_macaddr, 0x00, ETH_ALEN); + pinvite_req_info->token = 3; + } + + for (jj = 0, kk = 0; jj < ETH_ALEN; jj++, kk += 3) + pinvite_req_info->peer_macaddr[jj] = key_2char2num(extra[kk], extra[kk + 1]); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + + /* Commented by Albert 2011/05/18 */ + /* Match the device address located in the P2P IE */ + /* This is for the case that the P2P device address is not the same as the P2P interface address. */ + + p2pie = rtw_bss_ex_get_p2p_ie(&pnetwork->network, NULL, &p2pielen); + if (p2pie) { + /* The P2P Device ID attribute is included in the Beacon frame. */ + /* The P2P Device Info attribute is included in the probe response frame. */ + + attr_contentlen = sizeof(attr_content); + if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_DEVICE_ID, attr_content, &attr_contentlen)) { + /* Handle the P2P Device ID attribute of Beacon first */ + if (_rtw_memcmp(attr_content, pinvite_req_info->peer_macaddr, ETH_ALEN)) { + uintPeerChannel = pnetwork->network.Configuration.DSConfig; + break; + } + } else if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_DEVICE_INFO, attr_content, &attr_contentlen)) { + /* Handle the P2P Device Info attribute of probe response */ + if (_rtw_memcmp(attr_content, pinvite_req_info->peer_macaddr, ETH_ALEN)) { + uintPeerChannel = pnetwork->network.Configuration.DSConfig; + break; + } + } + + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + +#ifdef CONFIG_WFD + if (hal_chk_wl_func(padapter, WL_FUNC_MIRACAST) && uintPeerChannel) { + struct wifi_display_info *pwfd_info = pwdinfo->wfd_info; + u8 *wfd_ie; + uint wfd_ielen = 0; + + wfd_ie = rtw_bss_ex_get_wfd_ie(&pnetwork->network, NULL, &wfd_ielen); + if (wfd_ie) { + u8 *wfd_devinfo; + uint wfd_devlen; + + RTW_INFO("[%s] Found WFD IE!\n", __FUNCTION__); + wfd_devinfo = rtw_get_wfd_attr_content(wfd_ie, wfd_ielen, WFD_ATTR_DEVICE_INFO, NULL, &wfd_devlen); + if (wfd_devinfo) { + u16 wfd_devinfo_field = 0; + + /* Commented by Albert 20120319 */ + /* The first two bytes are the WFD device information field of WFD device information subelement. */ + /* In big endian format. */ + wfd_devinfo_field = RTW_GET_BE16(wfd_devinfo); + if (wfd_devinfo_field & WFD_DEVINFO_SESSION_AVAIL) + pwfd_info->peer_session_avail = _TRUE; + else + pwfd_info->peer_session_avail = _FALSE; + } + } + + if (_FALSE == pwfd_info->peer_session_avail) { + RTW_INFO("[%s] WFD Session not avaiable!\n", __FUNCTION__); + goto exit; + } + } +#endif /* CONFIG_WFD */ + + if (uintPeerChannel) { +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + _cancel_timer_ex(&prochinfo->ap_roch_ch_switch_timer); +#endif /* CONFIG_CONCURRENT_MODE */ + + /* Store the GO's bssid */ + for (jj = 0, kk = 18; jj < ETH_ALEN; jj++, kk += 3) + pinvite_req_info->go_bssid[jj] = key_2char2num(extra[kk], extra[kk + 1]); + + /* Store the GO's ssid */ + pinvite_req_info->ssidlen = wrqu->data.length - 36; + _rtw_memcpy(pinvite_req_info->go_ssid, &extra[36], (u32) pinvite_req_info->ssidlen); + pinvite_req_info->benable = _TRUE; + pinvite_req_info->peer_ch = uintPeerChannel; + + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + rtw_p2p_set_state(pwdinfo, P2P_STATE_TX_INVITE_REQ); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + u8 union_bw = rtw_mi_get_union_bw(padapter); + u8 union_offset = rtw_mi_get_union_offset(padapter); + + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + rtw_leave_opch(padapter); + + } else + set_channel_bwmode(padapter, uintPeerChannel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); +#else + set_channel_bwmode(padapter, uintPeerChannel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); +#endif/*CONFIG_CONCURRENT_MODE*/ + + _set_timer(&pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_CONCURRENT_INVITE_TIMEOUT); + else + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_INVITE_TIMEOUT); +#else + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_INVITE_TIMEOUT); +#endif /* CONFIG_CONCURRENT_MODE */ + + + } else + RTW_INFO("[%s] NOT Found in the Scanning Queue!\n", __FUNCTION__); +exit: + + return ret; + +} + +static int rtw_p2p_set_persistent(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + /* Commented by Albert 20120328 */ + /* The input data is 0 or 1 */ + /* 0: disable persistent group functionality */ + /* 1: enable persistent group founctionality */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + RTW_INFO("[%s] WiFi Direct is disable!\n", __FUNCTION__); + return ret; + } else { + if (extra[0] == '0') /* Disable the persistent group function. */ + pwdinfo->persistent_supported = _FALSE; + else if (extra[0] == '1') /* Enable the persistent group function. */ + pwdinfo->persistent_supported = _TRUE; + else + pwdinfo->persistent_supported = _FALSE; + } + printk("[%s] persistent_supported = %d\n", __FUNCTION__, pwdinfo->persistent_supported); + + return ret; + +} + +static int uuid_str2bin(const char *str, u8 *bin) +{ + const char *pos; + u8 *opos; + + pos = str; + opos = bin; + + if (hexstr2bin(pos, opos, 4)) + return -1; + pos += 8; + opos += 4; + + if (*pos++ != '-' || hexstr2bin(pos, opos, 2)) + return -1; + pos += 4; + opos += 2; + + if (*pos++ != '-' || hexstr2bin(pos, opos, 2)) + return -1; + pos += 4; + opos += 2; + + if (*pos++ != '-' || hexstr2bin(pos, opos, 2)) + return -1; + pos += 4; + opos += 2; + + if (*pos++ != '-' || hexstr2bin(pos, opos, 6)) + return -1; + + return 0; +} + +static int rtw_p2p_set_wps_uuid(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + + if ((36 == strlen(extra)) && (uuid_str2bin(extra, pwdinfo->uuid) == 0)) + pwdinfo->external_uuid = 1; + else { + pwdinfo->external_uuid = 0; + ret = -EINVAL; + } + + return ret; + +} +#ifdef CONFIG_WFD +static int rtw_p2p_set_pc(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 peerMAC[ETH_ALEN] = { 0x00 }; + int jj, kk; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + u8 attr_content[50] = { 0x00 }; + u8 *p2pie; + uint p2pielen = 0, attr_contentlen = 50; + _irqL irqL; + uint uintPeerChannel = 0; + + struct wifi_display_info *pwfd_info = pwdinfo->wfd_info; + + /* Commented by Albert 20120512 */ + /* 1. Input information is the MAC address which wants to know the Preferred Connection bit (PC bit) */ + /* Format: 00:E0:4C:00:00:05 */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + + if (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + RTW_INFO("[%s] WiFi Direct is disable!\n", __FUNCTION__); + return ret; + } + + for (jj = 0, kk = 0; jj < ETH_ALEN; jj++, kk += 3) + peerMAC[jj] = key_2char2num(extra[kk], extra[kk + 1]); + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + + /* Commented by Albert 2011/05/18 */ + /* Match the device address located in the P2P IE */ + /* This is for the case that the P2P device address is not the same as the P2P interface address. */ + + p2pie = rtw_bss_ex_get_p2p_ie(&pnetwork->network, NULL, &p2pielen); + if (p2pie) { + /* The P2P Device ID attribute is included in the Beacon frame. */ + /* The P2P Device Info attribute is included in the probe response frame. */ + printk("[%s] Got P2P IE\n", __FUNCTION__); + attr_contentlen = sizeof(attr_content); + if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_DEVICE_ID, attr_content, &attr_contentlen)) { + /* Handle the P2P Device ID attribute of Beacon first */ + printk("[%s] P2P_ATTR_DEVICE_ID\n", __FUNCTION__); + if (_rtw_memcmp(attr_content, peerMAC, ETH_ALEN)) { + uintPeerChannel = pnetwork->network.Configuration.DSConfig; + break; + } + } else if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_DEVICE_INFO, attr_content, &attr_contentlen)) { + /* Handle the P2P Device Info attribute of probe response */ + printk("[%s] P2P_ATTR_DEVICE_INFO\n", __FUNCTION__); + if (_rtw_memcmp(attr_content, peerMAC, ETH_ALEN)) { + uintPeerChannel = pnetwork->network.Configuration.DSConfig; + break; + } + } + + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + printk("[%s] channel = %d\n", __FUNCTION__, uintPeerChannel); + + if (uintPeerChannel) { + u8 *wfd_ie; + uint wfd_ielen = 0; + + wfd_ie = rtw_bss_ex_get_wfd_ie(&pnetwork->network, NULL, &wfd_ielen); + if (wfd_ie) { + u8 *wfd_devinfo; + uint wfd_devlen; + + RTW_INFO("[%s] Found WFD IE!\n", __FUNCTION__); + wfd_devinfo = rtw_get_wfd_attr_content(wfd_ie, wfd_ielen, WFD_ATTR_DEVICE_INFO, NULL, &wfd_devlen); + if (wfd_devinfo) { + u16 wfd_devinfo_field = 0; + + /* Commented by Albert 20120319 */ + /* The first two bytes are the WFD device information field of WFD device information subelement. */ + /* In big endian format. */ + wfd_devinfo_field = RTW_GET_BE16(wfd_devinfo); + if (wfd_devinfo_field & WFD_DEVINFO_PC_TDLS) + pwfd_info->wfd_pc = _TRUE; + else + pwfd_info->wfd_pc = _FALSE; + } + } + } else + RTW_INFO("[%s] NOT Found in the Scanning Queue!\n", __FUNCTION__); + + return ret; + +} + +static int rtw_p2p_set_wfd_device_type(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + struct wifi_display_info *pwfd_info = pwdinfo->wfd_info; + + /* Commented by Albert 20120328 */ + /* The input data is 0 or 1 */ + /* 0: specify to Miracast source device */ + /* 1 or others: specify to Miracast sink device (display device) */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + + if (extra[0] == '0') /* Set to Miracast source device. */ + pwfd_info->wfd_device_type = WFD_DEVINFO_SOURCE; + else /* Set to Miracast sink device. */ + pwfd_info->wfd_device_type = WFD_DEVINFO_PSINK; + + return ret; + +} + +static int rtw_p2p_set_wfd_enable(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + /* Commented by Kurt 20121206 + * This function is used to set wfd enabled */ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + if (*extra == '0') + rtw_wfd_enable(padapter, 0); + else if (*extra == '1') + rtw_wfd_enable(padapter, 1); + + RTW_INFO("[%s] wfd_enable = %d\n", __FUNCTION__, pwdinfo->wfd_info->wfd_enable); + + return ret; + +} + +static int rtw_p2p_set_driver_iface(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + /* Commented by Kurt 20121206 + * This function is used to set driver iface is WEXT or CFG80211 */ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + if (*extra == '1') { + pwdinfo->driver_interface = DRIVER_WEXT; + RTW_INFO("[%s] driver_interface = WEXT\n", __FUNCTION__); + } else if (*extra == '2') { + pwdinfo->driver_interface = DRIVER_CFG80211; + RTW_INFO("[%s] driver_interface = CFG80211\n", __FUNCTION__); + } + + return ret; + +} + +/* To set the WFD session available to enable or disable */ +static int rtw_p2p_set_sa(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + + if (0) { + RTW_INFO("[%s] WiFi Direct is disable!\n", __FUNCTION__); + return ret; + } else { + if (extra[0] == '0') /* Disable the session available. */ + pwdinfo->session_available = _FALSE; + else if (extra[0] == '1') /* Enable the session available. */ + pwdinfo->session_available = _TRUE; + else + pwdinfo->session_available = _FALSE; + } + printk("[%s] session available = %d\n", __FUNCTION__, pwdinfo->session_available); + + return ret; + +} +#endif /* CONFIG_WFD */ + +static int rtw_p2p_prov_disc(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + u8 peerMAC[ETH_ALEN] = { 0x00 }; + int jj, kk; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + _list *plist, *phead; + _queue *queue = &(pmlmepriv->scanned_queue); + struct wlan_network *pnetwork = NULL; + uint uintPeerChannel = 0; + u8 attr_content[100] = { 0x00 }; + u8 *p2pie; + uint p2pielen = 0, attr_contentlen = 100; + _irqL irqL; +#ifdef CONFIG_CONCURRENT_MODE + struct roch_info *prochinfo = &padapter->rochinfo; +#endif + + /* Commented by Albert 20110301 */ + /* The input data contains two informations. */ + /* 1. First information is the MAC address which wants to issue the provisioning discovery request frame. */ + /* 2. Second information is the WPS configuration method which wants to discovery */ + /* Format: 00:E0:4C:00:00:05_display */ + /* Format: 00:E0:4C:00:00:05_keypad */ + /* Format: 00:E0:4C:00:00:05_pbc */ + /* Format: 00:E0:4C:00:00:05_label */ + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + + if (pwdinfo->p2p_state == P2P_STATE_NONE) { + RTW_INFO("[%s] WiFi Direct is disable!\n", __FUNCTION__); + return ret; + } else { + /* Reset the content of struct tx_provdisc_req_info excluded the wps_config_method_request. */ + _rtw_memset(pwdinfo->tx_prov_disc_info.peerDevAddr, 0x00, ETH_ALEN); + _rtw_memset(pwdinfo->tx_prov_disc_info.peerIFAddr, 0x00, ETH_ALEN); + _rtw_memset(&pwdinfo->tx_prov_disc_info.ssid, 0x00, sizeof(NDIS_802_11_SSID)); + pwdinfo->tx_prov_disc_info.peer_channel_num[0] = 0; + pwdinfo->tx_prov_disc_info.peer_channel_num[1] = 0; + pwdinfo->tx_prov_disc_info.benable = _FALSE; + } + + for (jj = 0, kk = 0; jj < ETH_ALEN; jj++, kk += 3) + peerMAC[jj] = key_2char2num(extra[kk], extra[kk + 1]); + + if (_rtw_memcmp(&extra[18], "display", 7)) + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_DISPLYA; + else if (_rtw_memcmp(&extra[18], "keypad", 7)) + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_KEYPAD; + else if (_rtw_memcmp(&extra[18], "pbc", 3)) + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_PUSH_BUTTON; + else if (_rtw_memcmp(&extra[18], "label", 5)) + pwdinfo->tx_prov_disc_info.wps_config_method_request = WPS_CM_LABEL; + else { + RTW_INFO("[%s] Unknown WPS config methodn", __FUNCTION__); + return ret ; + } + + _enter_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + phead = get_list_head(queue); + plist = get_next(phead); + + while (1) { + if (rtw_end_of_queue_search(phead, plist) == _TRUE) + break; + + if (uintPeerChannel != 0) + break; + + pnetwork = LIST_CONTAINOR(plist, struct wlan_network, list); + + /* Commented by Albert 2011/05/18 */ + /* Match the device address located in the P2P IE */ + /* This is for the case that the P2P device address is not the same as the P2P interface address. */ + + p2pie = rtw_bss_ex_get_p2p_ie(&pnetwork->network, NULL, &p2pielen); + if (p2pie) { + while (p2pie) { + /* The P2P Device ID attribute is included in the Beacon frame. */ + /* The P2P Device Info attribute is included in the probe response frame. */ + attr_contentlen = sizeof(attr_content); + if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_DEVICE_ID, attr_content, &attr_contentlen)) { + /* Handle the P2P Device ID attribute of Beacon first */ + if (_rtw_memcmp(attr_content, peerMAC, ETH_ALEN)) { + uintPeerChannel = pnetwork->network.Configuration.DSConfig; + break; + } + } else if (rtw_get_p2p_attr_content(p2pie, p2pielen, P2P_ATTR_DEVICE_INFO, attr_content, &attr_contentlen)) { + /* Handle the P2P Device Info attribute of probe response */ + if (_rtw_memcmp(attr_content, peerMAC, ETH_ALEN)) { + uintPeerChannel = pnetwork->network.Configuration.DSConfig; + break; + } + } + + /* Get the next P2P IE */ + p2pie = rtw_get_p2p_ie(p2pie + p2pielen, BSS_EX_TLV_IES_LEN(&pnetwork->network) - (p2pie + p2pielen - BSS_EX_TLV_IES(&pnetwork->network)), NULL, &p2pielen); + } + + } + + plist = get_next(plist); + + } + + _exit_critical_bh(&(pmlmepriv->scanned_queue.lock), &irqL); + + if (uintPeerChannel) { +#ifdef CONFIG_WFD + if (hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) { + struct wifi_display_info *pwfd_info = pwdinfo->wfd_info; + u8 *wfd_ie; + uint wfd_ielen = 0; + + wfd_ie = rtw_bss_ex_get_wfd_ie(&pnetwork->network, NULL, &wfd_ielen); + if (wfd_ie) { + u8 *wfd_devinfo; + uint wfd_devlen; + + RTW_INFO("[%s] Found WFD IE!\n", __FUNCTION__); + wfd_devinfo = rtw_get_wfd_attr_content(wfd_ie, wfd_ielen, WFD_ATTR_DEVICE_INFO, NULL, &wfd_devlen); + if (wfd_devinfo) { + u16 wfd_devinfo_field = 0; + + /* Commented by Albert 20120319 */ + /* The first two bytes are the WFD device information field of WFD device information subelement. */ + /* In big endian format. */ + wfd_devinfo_field = RTW_GET_BE16(wfd_devinfo); + if (wfd_devinfo_field & WFD_DEVINFO_SESSION_AVAIL) + pwfd_info->peer_session_avail = _TRUE; + else + pwfd_info->peer_session_avail = _FALSE; + } + } + + if (_FALSE == pwfd_info->peer_session_avail) { + RTW_INFO("[%s] WFD Session not avaiable!\n", __FUNCTION__); + goto exit; + } + } +#endif /* CONFIG_WFD */ + + RTW_INFO("[%s] peer channel: %d!\n", __FUNCTION__, uintPeerChannel); +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + _cancel_timer_ex(&prochinfo->ap_roch_ch_switch_timer); +#endif /* CONFIG_CONCURRENT_MODE */ + _rtw_memcpy(pwdinfo->tx_prov_disc_info.peerIFAddr, pnetwork->network.MacAddress, ETH_ALEN); + _rtw_memcpy(pwdinfo->tx_prov_disc_info.peerDevAddr, peerMAC, ETH_ALEN); + pwdinfo->tx_prov_disc_info.peer_channel_num[0] = (u16) uintPeerChannel; + pwdinfo->tx_prov_disc_info.benable = _TRUE; + rtw_p2p_set_pre_state(pwdinfo, rtw_p2p_state(pwdinfo)); + rtw_p2p_set_state(pwdinfo, P2P_STATE_TX_PROVISION_DIS_REQ); + + if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_CLIENT)) + _rtw_memcpy(&pwdinfo->tx_prov_disc_info.ssid, &pnetwork->network.Ssid, sizeof(NDIS_802_11_SSID)); + else if (rtw_p2p_chk_role(pwdinfo, P2P_ROLE_DEVICE) || rtw_p2p_chk_role(pwdinfo, P2P_ROLE_GO)) { + _rtw_memcpy(pwdinfo->tx_prov_disc_info.ssid.Ssid, pwdinfo->p2p_wildcard_ssid, P2P_WILDCARD_SSID_LEN); + pwdinfo->tx_prov_disc_info.ssid.SsidLength = P2P_WILDCARD_SSID_LEN; + } + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) { + u8 union_ch = rtw_mi_get_union_chan(padapter); + u8 union_bw = rtw_mi_get_union_bw(padapter); + u8 union_offset = rtw_mi_get_union_offset(padapter); + + set_channel_bwmode(padapter, union_ch, union_offset, union_bw); + rtw_leave_opch(padapter); + + } else + set_channel_bwmode(padapter, uintPeerChannel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); +#else + set_channel_bwmode(padapter, uintPeerChannel, HAL_PRIME_CHNL_OFFSET_DONT_CARE, CHANNEL_WIDTH_20); +#endif + + _set_timer(&pwdinfo->pre_tx_scan_timer, P2P_TX_PRESCAN_TIMEOUT); + +#ifdef CONFIG_CONCURRENT_MODE + if (rtw_mi_check_status(padapter, MI_LINKED)) + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_CONCURRENT_PROVISION_TIMEOUT); + else + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_PROVISION_TIMEOUT); +#else + _set_timer(&pwdinfo->restore_p2p_state_timer, P2P_PROVISION_TIMEOUT); +#endif /* CONFIG_CONCURRENT_MODE */ + + } else { + RTW_INFO("[%s] NOT Found in the Scanning Queue!\n", __FUNCTION__); + } +exit: + + return ret; + +} + +/* Added by Albert 20110328 + * This function is used to inform the driver the user had specified the pin code value or pbc + * to application. */ + +static int rtw_p2p_got_wpsinfo(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); + + + RTW_INFO("[%s] data = %s\n", __FUNCTION__, extra); + /* Added by Albert 20110328 */ + /* if the input data is P2P_NO_WPSINFO -> reset the wpsinfo */ + /* if the input data is P2P_GOT_WPSINFO_PEER_DISPLAY_PIN -> the utility just input the PIN code got from the peer P2P device. */ + /* if the input data is P2P_GOT_WPSINFO_SELF_DISPLAY_PIN -> the utility just got the PIN code from itself. */ + /* if the input data is P2P_GOT_WPSINFO_PBC -> the utility just determine to use the PBC */ + + if (*extra == '0') + pwdinfo->ui_got_wps_info = P2P_NO_WPSINFO; + else if (*extra == '1') + pwdinfo->ui_got_wps_info = P2P_GOT_WPSINFO_PEER_DISPLAY_PIN; + else if (*extra == '2') + pwdinfo->ui_got_wps_info = P2P_GOT_WPSINFO_SELF_DISPLAY_PIN; + else if (*extra == '3') + pwdinfo->ui_got_wps_info = P2P_GOT_WPSINFO_PBC; + else + pwdinfo->ui_got_wps_info = P2P_NO_WPSINFO; + + return ret; + +} + +#endif /* CONFIG_P2P */ + +static int rtw_p2p_set(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; +#ifdef CONFIG_P2P + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_INFO("[%s] extra = %s\n", __FUNCTION__, extra); + + if (_rtw_memcmp(extra, "enable=", 7)) + rtw_wext_p2p_enable(dev, info, wrqu, &extra[7]); + else if (_rtw_memcmp(extra, "setDN=", 6)) { + wrqu->data.length -= 6; + rtw_p2p_setDN(dev, info, wrqu, &extra[6]); + } else if (_rtw_memcmp(extra, "profilefound=", 13)) { + wrqu->data.length -= 13; + rtw_p2p_profilefound(dev, info, wrqu, &extra[13]); + } else if (_rtw_memcmp(extra, "prov_disc=", 10)) { + wrqu->data.length -= 10; + rtw_p2p_prov_disc(dev, info, wrqu, &extra[10]); + } else if (_rtw_memcmp(extra, "nego=", 5)) { + wrqu->data.length -= 5; + rtw_p2p_connect(dev, info, wrqu, &extra[5]); + } else if (_rtw_memcmp(extra, "intent=", 7)) { + /* Commented by Albert 2011/03/23 */ + /* The wrqu->data.length will include the null character */ + /* So, we will decrease 7 + 1 */ + wrqu->data.length -= 8; + rtw_p2p_set_intent(dev, info, wrqu, &extra[7]); + } else if (_rtw_memcmp(extra, "ssid=", 5)) { + wrqu->data.length -= 5; + rtw_p2p_set_go_nego_ssid(dev, info, wrqu, &extra[5]); + } else if (_rtw_memcmp(extra, "got_wpsinfo=", 12)) { + wrqu->data.length -= 12; + rtw_p2p_got_wpsinfo(dev, info, wrqu, &extra[12]); + } else if (_rtw_memcmp(extra, "listen_ch=", 10)) { + /* Commented by Albert 2011/05/24 */ + /* The wrqu->data.length will include the null character */ + /* So, we will decrease (10 + 1) */ + wrqu->data.length -= 11; + rtw_p2p_set_listen_ch(dev, info, wrqu, &extra[10]); + } else if (_rtw_memcmp(extra, "op_ch=", 6)) { + /* Commented by Albert 2011/05/24 */ + /* The wrqu->data.length will include the null character */ + /* So, we will decrease (6 + 1) */ + wrqu->data.length -= 7; + rtw_p2p_set_op_ch(dev, info, wrqu, &extra[6]); + } else if (_rtw_memcmp(extra, "invite=", 7)) { + wrqu->data.length -= 8; + rtw_p2p_invite_req(dev, info, wrqu, &extra[7]); + } else if (_rtw_memcmp(extra, "persistent=", 11)) { + wrqu->data.length -= 11; + rtw_p2p_set_persistent(dev, info, wrqu, &extra[11]); + } else if (_rtw_memcmp(extra, "uuid=", 5)) { + wrqu->data.length -= 5; + ret = rtw_p2p_set_wps_uuid(dev, info, wrqu, &extra[5]); + } + +#ifdef CONFIG_WFD + if (hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) { + if (_rtw_memcmp(extra, "sa=", 3)) { + /* sa: WFD Session Available information */ + wrqu->data.length -= 3; + rtw_p2p_set_sa(dev, info, wrqu, &extra[3]); + } else if (_rtw_memcmp(extra, "pc=", 3)) { + /* pc: WFD Preferred Connection */ + wrqu->data.length -= 3; + rtw_p2p_set_pc(dev, info, wrqu, &extra[3]); + } else if (_rtw_memcmp(extra, "wfd_type=", 9)) { + wrqu->data.length -= 9; + rtw_p2p_set_wfd_device_type(dev, info, wrqu, &extra[9]); + } else if (_rtw_memcmp(extra, "wfd_enable=", 11)) { + wrqu->data.length -= 11; + rtw_p2p_set_wfd_enable(dev, info, wrqu, &extra[11]); + } else if (_rtw_memcmp(extra, "driver_iface=", 13)) { + wrqu->data.length -= 13; + rtw_p2p_set_driver_iface(dev, info, wrqu, &extra[13]); + } + } +#endif /* CONFIG_WFD */ + +#endif /* CONFIG_P2P */ + + return ret; + +} + +static int rtw_p2p_get(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; +#ifdef CONFIG_P2P + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + if (padapter->bShowGetP2PState) + RTW_INFO("[%s] extra = %s\n", __FUNCTION__, (char *) wrqu->data.pointer); + + if (_rtw_memcmp(wrqu->data.pointer, "status", 6)) + rtw_p2p_get_status(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "role", 4)) + rtw_p2p_get_role(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "peer_ifa", 8)) + rtw_p2p_get_peer_ifaddr(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "req_cm", 6)) + rtw_p2p_get_req_cm(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "peer_deva", 9)) { + /* Get the P2P device address when receiving the provision discovery request frame. */ + rtw_p2p_get_peer_devaddr(dev, info, wrqu, extra); + } else if (_rtw_memcmp(wrqu->data.pointer, "group_id", 8)) + rtw_p2p_get_groupid(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "inv_peer_deva", 13)) { + /* Get the P2P device address when receiving the P2P Invitation request frame. */ + rtw_p2p_get_peer_devaddr_by_invitation(dev, info, wrqu, extra); + } else if (_rtw_memcmp(wrqu->data.pointer, "op_ch", 5)) + rtw_p2p_get_op_ch(dev, info, wrqu, extra); + +#ifdef CONFIG_WFD + if (hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) { + if (_rtw_memcmp(wrqu->data.pointer, "peer_port", 9)) + rtw_p2p_get_peer_wfd_port(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "wfd_sa", 6)) + rtw_p2p_get_peer_wfd_session_available(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "wfd_pc", 6)) + rtw_p2p_get_peer_wfd_preferred_connection(dev, info, wrqu, extra); + } +#endif /* CONFIG_WFD */ + +#endif /* CONFIG_P2P */ + + return ret; + +} + +static int rtw_p2p_get2(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + +#ifdef CONFIG_P2P + + int length = wrqu->data.length; + char *buffer = (u8 *)rtw_malloc(length); + + if (buffer == NULL) { + ret = -ENOMEM; + goto bad; + } + + if (copy_from_user(buffer, wrqu->data.pointer, wrqu->data.length)) { + ret = -EFAULT; + goto bad; + } + + RTW_INFO("[%s] buffer = %s\n", __FUNCTION__, buffer); + + if (_rtw_memcmp(buffer, "wpsCM=", 6)) + ret = rtw_p2p_get_wps_configmethod(dev, info, wrqu, extra, &buffer[6]); + else if (_rtw_memcmp(buffer, "devN=", 5)) + ret = rtw_p2p_get_device_name(dev, info, wrqu, extra, &buffer[5]); + else if (_rtw_memcmp(buffer, "dev_type=", 9)) + ret = rtw_p2p_get_device_type(dev, info, wrqu, extra, &buffer[9]); + else if (_rtw_memcmp(buffer, "go_devadd=", 10)) + ret = rtw_p2p_get_go_device_address(dev, info, wrqu, extra, &buffer[10]); + else if (_rtw_memcmp(buffer, "InvProc=", 8)) + ret = rtw_p2p_get_invitation_procedure(dev, info, wrqu, extra, &buffer[8]); + else { + snprintf(extra, sizeof("Command not found."), "Command not found."); + wrqu->data.length = strlen(extra); + } + +bad: + if (buffer) + rtw_mfree(buffer, length); + +#endif /* CONFIG_P2P */ + + return ret; + +} + +#ifdef CONFIG_MP_INCLUDED +static int rtw_cta_test_start(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + + RTW_INFO("%s %s\n", __func__, extra); + if (!strcmp(extra, "1")) + hal_data->in_cta_test = 1; + else + hal_data->in_cta_test = 0; + + rtw_hal_rcr_set_chk_bssid(padapter, MLME_ACTION_NONE); + + return ret; +} +#endif + +#ifdef CONFIG_IOL +#include +#endif +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR +#include "../../hal/hal_dm_acs.h" +#endif +#ifdef DBG_CMD_QUEUE +u8 dump_cmd_id = 0; +#endif + +static int rtw_dbg_port(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; +#ifdef CONFIG_RTW_DEBUG + _irqL irqL; + u8 major_cmd, minor_cmd; + u16 arg; + u32 extra_arg, *pdata, val32; + struct sta_info *psta; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct security_priv *psecuritypriv = &padapter->securitypriv; + struct wlan_network *cur_network = &(pmlmepriv->cur_network); + struct sta_priv *pstapriv = &padapter->stapriv; + + + pdata = (u32 *)&wrqu->data; + + val32 = *pdata; + arg = (u16)(val32 & 0x0000ffff); + major_cmd = (u8)(val32 >> 24); + minor_cmd = (u8)((val32 >> 16) & 0x00ff); + + extra_arg = *(pdata + 1); + + switch (major_cmd) { + case 0x70: /* read_reg */ + switch (minor_cmd) { + case 1: + RTW_INFO("rtw_read8(0x%x)=0x%02x\n", arg, rtw_read8(padapter, arg)); + break; + case 2: + RTW_INFO("rtw_read16(0x%x)=0x%04x\n", arg, rtw_read16(padapter, arg)); + break; + case 4: + RTW_INFO("rtw_read32(0x%x)=0x%08x\n", arg, rtw_read32(padapter, arg)); + break; + } + break; + case 0x71: /* write_reg */ + switch (minor_cmd) { + case 1: + rtw_write8(padapter, arg, extra_arg); + RTW_INFO("rtw_write8(0x%x)=0x%02x\n", arg, rtw_read8(padapter, arg)); + break; + case 2: + rtw_write16(padapter, arg, extra_arg); + RTW_INFO("rtw_write16(0x%x)=0x%04x\n", arg, rtw_read16(padapter, arg)); + break; + case 4: + rtw_write32(padapter, arg, extra_arg); + RTW_INFO("rtw_write32(0x%x)=0x%08x\n", arg, rtw_read32(padapter, arg)); + break; + } + break; + case 0x72: /* read_bb */ + RTW_INFO("read_bbreg(0x%x)=0x%x\n", arg, rtw_hal_read_bbreg(padapter, arg, 0xffffffff)); + break; + case 0x73: /* write_bb */ + rtw_hal_write_bbreg(padapter, arg, 0xffffffff, extra_arg); + RTW_INFO("write_bbreg(0x%x)=0x%x\n", arg, rtw_hal_read_bbreg(padapter, arg, 0xffffffff)); + break; + case 0x74: /* read_rf */ + RTW_INFO("read RF_reg path(0x%02x),offset(0x%x),value(0x%08x)\n", minor_cmd, arg, rtw_hal_read_rfreg(padapter, minor_cmd, arg, 0xffffffff)); + break; + case 0x75: /* write_rf */ + rtw_hal_write_rfreg(padapter, minor_cmd, arg, 0xffffffff, extra_arg); + RTW_INFO("write RF_reg path(0x%02x),offset(0x%x),value(0x%08x)\n", minor_cmd, arg, rtw_hal_read_rfreg(padapter, minor_cmd, arg, 0xffffffff)); + break; + + case 0x76: + switch (minor_cmd) { + case 0x00: /* normal mode, */ + padapter->recvpriv.is_signal_dbg = 0; + break; + case 0x01: /* dbg mode */ + padapter->recvpriv.is_signal_dbg = 1; + extra_arg = extra_arg > 100 ? 100 : extra_arg; + padapter->recvpriv.signal_strength_dbg = extra_arg; + break; + } + break; + case 0x78: /* IOL test */ + switch (minor_cmd) { + #ifdef CONFIG_IOL + case 0x04: { /* LLT table initialization test */ + u8 page_boundary = 0xf9; + { + struct xmit_frame *xmit_frame; + + xmit_frame = rtw_IOL_accquire_xmit_frame(padapter); + if (xmit_frame == NULL) { + ret = -ENOMEM; + break; + } + + rtw_IOL_append_LLT_cmd(xmit_frame, page_boundary); + + + if (_SUCCESS != rtw_IOL_exec_cmds_sync(padapter, xmit_frame, 500, 0)) + ret = -EPERM; + } + } + break; + case 0x05: { /* blink LED test */ + u16 reg = 0x4c; + u32 blink_num = 50; + u32 blink_delay_ms = 200; + int i; + + { + struct xmit_frame *xmit_frame; + + xmit_frame = rtw_IOL_accquire_xmit_frame(padapter); + if (xmit_frame == NULL) { + ret = -ENOMEM; + break; + } + + for (i = 0; i < blink_num; i++) { + #ifdef CONFIG_IOL_NEW_GENERATION + rtw_IOL_append_WB_cmd(xmit_frame, reg, 0x00, 0xff); + rtw_IOL_append_DELAY_MS_cmd(xmit_frame, blink_delay_ms); + rtw_IOL_append_WB_cmd(xmit_frame, reg, 0x08, 0xff); + rtw_IOL_append_DELAY_MS_cmd(xmit_frame, blink_delay_ms); + #else + rtw_IOL_append_WB_cmd(xmit_frame, reg, 0x00); + rtw_IOL_append_DELAY_MS_cmd(xmit_frame, blink_delay_ms); + rtw_IOL_append_WB_cmd(xmit_frame, reg, 0x08); + rtw_IOL_append_DELAY_MS_cmd(xmit_frame, blink_delay_ms); + #endif + } + if (_SUCCESS != rtw_IOL_exec_cmds_sync(padapter, xmit_frame, (blink_delay_ms * blink_num * 2) + 200, 0)) + ret = -EPERM; + } + } + break; + + case 0x06: { /* continuous wirte byte test */ + u16 reg = arg; + u16 start_value = 0; + u32 write_num = extra_arg; + int i; + u8 final; + + { + struct xmit_frame *xmit_frame; + + xmit_frame = rtw_IOL_accquire_xmit_frame(padapter); + if (xmit_frame == NULL) { + ret = -ENOMEM; + break; + } + + for (i = 0; i < write_num; i++) { + #ifdef CONFIG_IOL_NEW_GENERATION + rtw_IOL_append_WB_cmd(xmit_frame, reg, i + start_value, 0xFF); + #else + rtw_IOL_append_WB_cmd(xmit_frame, reg, i + start_value); + #endif + } + if (_SUCCESS != rtw_IOL_exec_cmds_sync(padapter, xmit_frame, 5000, 0)) + ret = -EPERM; + } + + final = rtw_read8(padapter, reg); + if (start_value + write_num - 1 == final) + RTW_INFO("continuous IOL_CMD_WB_REG to 0x%x %u times Success, start:%u, final:%u\n", reg, write_num, start_value, final); + else + RTW_INFO("continuous IOL_CMD_WB_REG to 0x%x %u times Fail, start:%u, final:%u\n", reg, write_num, start_value, final); + } + break; + + case 0x07: { /* continuous wirte word test */ + u16 reg = arg; + u16 start_value = 200; + u32 write_num = extra_arg; + + int i; + u16 final; + + { + struct xmit_frame *xmit_frame; + + xmit_frame = rtw_IOL_accquire_xmit_frame(padapter); + if (xmit_frame == NULL) { + ret = -ENOMEM; + break; + } + + for (i = 0; i < write_num; i++) { + #ifdef CONFIG_IOL_NEW_GENERATION + rtw_IOL_append_WW_cmd(xmit_frame, reg, i + start_value, 0xFFFF); + #else + rtw_IOL_append_WW_cmd(xmit_frame, reg, i + start_value); + #endif + } + if (_SUCCESS != rtw_IOL_exec_cmds_sync(padapter, xmit_frame, 5000, 0)) + ret = -EPERM; + } + + final = rtw_read16(padapter, reg); + if (start_value + write_num - 1 == final) + RTW_INFO("continuous IOL_CMD_WW_REG to 0x%x %u times Success, start:%u, final:%u\n", reg, write_num, start_value, final); + else + RTW_INFO("continuous IOL_CMD_WW_REG to 0x%x %u times Fail, start:%u, final:%u\n", reg, write_num, start_value, final); + } + break; + + case 0x08: { /* continuous wirte dword test */ + u16 reg = arg; + u32 start_value = 0x110000c7; + u32 write_num = extra_arg; + + int i; + u32 final; + + { + struct xmit_frame *xmit_frame; + + xmit_frame = rtw_IOL_accquire_xmit_frame(padapter); + if (xmit_frame == NULL) { + ret = -ENOMEM; + break; + } + + for (i = 0; i < write_num; i++) { + #ifdef CONFIG_IOL_NEW_GENERATION + rtw_IOL_append_WD_cmd(xmit_frame, reg, i + start_value, 0xFFFFFFFF); + #else + rtw_IOL_append_WD_cmd(xmit_frame, reg, i + start_value); + #endif + } + if (_SUCCESS != rtw_IOL_exec_cmds_sync(padapter, xmit_frame, 5000, 0)) + ret = -EPERM; + + } + + final = rtw_read32(padapter, reg); + if (start_value + write_num - 1 == final) + RTW_INFO("continuous IOL_CMD_WD_REG to 0x%x %u times Success, start:%u, final:%u\n", reg, write_num, start_value, final); + else + RTW_INFO("continuous IOL_CMD_WD_REG to 0x%x %u times Fail, start:%u, final:%u\n", reg, write_num, start_value, final); + } + break; + #endif /* CONFIG_IOL */ + } + break; + case 0x79: { + /* + * dbg 0x79000000 [value], set RESP_TXAGC to + value, value:0~15 + * dbg 0x79010000 [value], set RESP_TXAGC to - value, value:0~15 + */ + u8 value = extra_arg & 0x0f; + u8 sign = minor_cmd; + u16 write_value = 0; + + RTW_INFO("%s set RESP_TXAGC to %s %u\n", __func__, sign ? "minus" : "plus", value); + + if (sign) + value = value | 0x10; + + write_value = value | (value << 5); + rtw_write16(padapter, 0x6d9, write_value); + } + break; + case 0x7a: + receive_disconnect(padapter, pmlmeinfo->network.MacAddress + , WLAN_REASON_EXPIRATION_CHK, _FALSE); + break; + case 0x7F: + switch (minor_cmd) { + case 0x0: + RTW_INFO("fwstate=0x%x\n", get_fwstate(pmlmepriv)); + break; + case 0x01: + RTW_INFO("auth_alg=0x%x, enc_alg=0x%x, auth_type=0x%x, enc_type=0x%x\n", + psecuritypriv->dot11AuthAlgrthm, psecuritypriv->dot11PrivacyAlgrthm, + psecuritypriv->ndisauthtype, psecuritypriv->ndisencryptstatus); + break; + case 0x03: + RTW_INFO("qos_option=%d\n", pmlmepriv->qospriv.qos_option); +#ifdef CONFIG_80211N_HT + RTW_INFO("ht_option=%d\n", pmlmepriv->htpriv.ht_option); +#endif /* CONFIG_80211N_HT */ + break; + case 0x04: + RTW_INFO("cur_ch=%d\n", pmlmeext->cur_channel); + RTW_INFO("cur_bw=%d\n", pmlmeext->cur_bwmode); + RTW_INFO("cur_ch_off=%d\n", pmlmeext->cur_ch_offset); + + RTW_INFO("oper_ch=%d\n", rtw_get_oper_ch(padapter)); + RTW_INFO("oper_bw=%d\n", rtw_get_oper_bw(padapter)); + RTW_INFO("oper_ch_offet=%d\n", rtw_get_oper_choffset(padapter)); + + break; + case 0x05: + psta = rtw_get_stainfo(pstapriv, cur_network->network.MacAddress); + if (psta) { + RTW_INFO("SSID=%s\n", cur_network->network.Ssid.Ssid); + RTW_INFO("sta's macaddr:" MAC_FMT "\n", MAC_ARG(psta->cmn.mac_addr)); + RTW_INFO("cur_channel=%d, cur_bwmode=%d, cur_ch_offset=%d\n", pmlmeext->cur_channel, pmlmeext->cur_bwmode, pmlmeext->cur_ch_offset); + RTW_INFO("rtsen=%d, cts2slef=%d\n", psta->rtsen, psta->cts2self); + RTW_INFO("state=0x%x, aid=%d, macid=%d, raid=%d\n", + psta->state, psta->cmn.aid, psta->cmn.mac_id, psta->cmn.ra_info.rate_id); +#ifdef CONFIG_80211N_HT + RTW_INFO("qos_en=%d, ht_en=%d, init_rate=%d\n", psta->qos_option, psta->htpriv.ht_option, psta->init_rate); + RTW_INFO("bwmode=%d, ch_offset=%d, sgi_20m=%d,sgi_40m=%d\n" + , psta->cmn.bw_mode, psta->htpriv.ch_offset, psta->htpriv.sgi_20m, psta->htpriv.sgi_40m); + RTW_INFO("ampdu_enable = %d\n", psta->htpriv.ampdu_enable); + RTW_INFO("agg_enable_bitmap=%x, candidate_tid_bitmap=%x\n", psta->htpriv.agg_enable_bitmap, psta->htpriv.candidate_tid_bitmap); +#endif /* CONFIG_80211N_HT */ + + sta_rx_reorder_ctl_dump(RTW_DBGDUMP, psta); + } else + RTW_INFO("can't get sta's macaddr, cur_network's macaddr:" MAC_FMT "\n", MAC_ARG(cur_network->network.MacAddress)); + break; + case 0x06: { + u64 tsf = 0; + + tsf = rtw_hal_get_tsftr_by_port(padapter, extra_arg); + RTW_INFO(" PORT-%d TSF :%21lld\n", extra_arg, tsf); + } + break; + case 0x07: + RTW_INFO("bSurpriseRemoved=%s, bDriverStopped=%s\n" + , rtw_is_surprise_removed(padapter) ? "True" : "False" + , rtw_is_drv_stopped(padapter) ? "True" : "False"); + break; + case 0x08: { + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct recv_priv *precvpriv = &padapter->recvpriv; + + RTW_INFO("free_xmitbuf_cnt=%d, free_xmitframe_cnt=%d" + ", free_xmit_extbuf_cnt=%d, free_xframe_ext_cnt=%d" + ", free_recvframe_cnt=%d\n", + pxmitpriv->free_xmitbuf_cnt, pxmitpriv->free_xmitframe_cnt, + pxmitpriv->free_xmit_extbuf_cnt, pxmitpriv->free_xframe_ext_cnt, + precvpriv->free_recvframe_cnt); +#ifdef CONFIG_USB_HCI + RTW_INFO("rx_urb_pending_cn=%d\n", ATOMIC_READ(&(precvpriv->rx_pending_cnt))); +#endif + } + break; + case 0x09: { + int i; + _list *plist, *phead; + +#ifdef CONFIG_AP_MODE + RTW_INFO_DUMP("sta_dz_bitmap:", pstapriv->sta_dz_bitmap, pstapriv->aid_bmp_len); + RTW_INFO_DUMP("tim_bitmap:", pstapriv->tim_bitmap, pstapriv->aid_bmp_len); +#endif + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + + plist = get_next(plist); + + if (extra_arg == psta->cmn.aid) { + RTW_INFO("sta's macaddr:" MAC_FMT "\n", MAC_ARG(psta->cmn.mac_addr)); + RTW_INFO("rtsen=%d, cts2slef=%d\n", psta->rtsen, psta->cts2self); + RTW_INFO("state=0x%x, aid=%d, macid=%d, raid=%d\n", + psta->state, psta->cmn.aid, psta->cmn.mac_id, psta->cmn.ra_info.rate_id); +#ifdef CONFIG_80211N_HT + RTW_INFO("qos_en=%d, ht_en=%d, init_rate=%d\n", psta->qos_option, psta->htpriv.ht_option, psta->init_rate); + RTW_INFO("bwmode=%d, ch_offset=%d, sgi_20m=%d,sgi_40m=%d\n", + psta->cmn.bw_mode, psta->htpriv.ch_offset, psta->htpriv.sgi_20m, + psta->htpriv.sgi_40m); + RTW_INFO("ampdu_enable = %d\n", psta->htpriv.ampdu_enable); + RTW_INFO("agg_enable_bitmap=%x, candidate_tid_bitmap=%x\n", psta->htpriv.agg_enable_bitmap, psta->htpriv.candidate_tid_bitmap); +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_AP_MODE + RTW_INFO("capability=0x%x\n", psta->capability); + RTW_INFO("flags=0x%x\n", psta->flags); + RTW_INFO("wpa_psk=0x%x\n", psta->wpa_psk); + RTW_INFO("wpa2_group_cipher=0x%x\n", psta->wpa2_group_cipher); + RTW_INFO("wpa2_pairwise_cipher=0x%x\n", psta->wpa2_pairwise_cipher); + RTW_INFO("qos_info=0x%x\n", psta->qos_info); +#endif + RTW_INFO("dot118021XPrivacy=0x%x\n", psta->dot118021XPrivacy); + + sta_rx_reorder_ctl_dump(RTW_DBGDUMP, psta); + } + + } + } + + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + } + break; + + case 0x0b: { /* Enable=1, Disable=0 driver control vrtl_carrier_sense. */ + /* u8 driver_vcs_en; */ /* Enable=1, Disable=0 driver control vrtl_carrier_sense. */ + /* u8 driver_vcs_type; */ /* force 0:disable VCS, 1:RTS-CTS, 2:CTS-to-self when vcs_en=1. */ + + if (arg == 0) { + RTW_INFO("disable driver ctrl vcs\n"); + padapter->driver_vcs_en = 0; + } else if (arg == 1) { + RTW_INFO("enable driver ctrl vcs = %d\n", extra_arg); + padapter->driver_vcs_en = 1; + + if (extra_arg > 2) + padapter->driver_vcs_type = 1; + else + padapter->driver_vcs_type = extra_arg; + } + } + break; + case 0x0c: { /* dump rx/tx packet */ + if (arg == 0) { + RTW_INFO("dump rx packet (%d)\n", extra_arg); + /* pHalData->bDumpRxPkt =extra_arg; */ + rtw_hal_set_def_var(padapter, HAL_DEF_DBG_DUMP_RXPKT, &(extra_arg)); + } else if (arg == 1) { + RTW_INFO("dump tx packet (%d)\n", extra_arg); + rtw_hal_set_def_var(padapter, HAL_DEF_DBG_DUMP_TXPKT, &(extra_arg)); + } + } + break; + case 0x0e: { + if (arg == 0) { + RTW_INFO("disable driver ctrl rx_ampdu_factor\n"); + padapter->driver_rx_ampdu_factor = 0xFF; + } else if (arg == 1) { + + RTW_INFO("enable driver ctrl rx_ampdu_factor = %d\n", extra_arg); + + if (extra_arg > 0x03) + padapter->driver_rx_ampdu_factor = 0xFF; + else + padapter->driver_rx_ampdu_factor = extra_arg; + } + } + break; + #ifdef DBG_CONFIG_ERROR_DETECT + case 0x0f: { + if (extra_arg == 0) { + RTW_INFO("###### silent reset test.......#####\n"); + rtw_hal_sreset_reset(padapter); + } else { + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; + psrtpriv->dbg_trigger_point = extra_arg; + } + + } + break; + case 0x15: { + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + RTW_INFO("==>silent resete cnts:%d\n", pwrpriv->ips_enter_cnts); + } + break; + + #endif + + case 0x10: /* driver version display */ + dump_drv_version(RTW_DBGDUMP); + break; + case 0x11: { /* dump linked status */ + int pre_mode; + pre_mode = padapter->bLinkInfoDump; + /* linked_info_dump(padapter,extra_arg); */ + if (extra_arg == 1 || (extra_arg == 0 && pre_mode == 1)) /* not consider pwr_saving 0: */ + padapter->bLinkInfoDump = extra_arg; + + else if ((extra_arg == 2) || (extra_arg == 0 && pre_mode == 2)) { /* consider power_saving */ + /* RTW_INFO("linked_info_dump =%s\n", (padapter->bLinkInfoDump)?"enable":"disable") */ + linked_info_dump(padapter, extra_arg); + } + + + + } + break; +#ifdef CONFIG_80211N_HT + case 0x12: { /* set rx_stbc */ + struct registry_priv *pregpriv = &padapter->registrypriv; + /* 0: disable, bit(0):enable 2.4g, bit(1):enable 5g, 0x3: enable both 2.4g and 5g */ + /* default is set to enable 2.4GHZ for IOT issue with bufflao's AP at 5GHZ */ + if (pregpriv && (extra_arg == 0 || extra_arg == 1 || extra_arg == 2 || extra_arg == 3)) { + pregpriv->rx_stbc = extra_arg; + RTW_INFO("set rx_stbc=%d\n", pregpriv->rx_stbc); + } else + RTW_INFO("get rx_stbc=%d\n", pregpriv->rx_stbc); + + } + break; + case 0x13: { /* set ampdu_enable */ + struct registry_priv *pregpriv = &padapter->registrypriv; + /* 0: disable, 0x1:enable */ + if (pregpriv && extra_arg < 2) { + pregpriv->ampdu_enable = extra_arg; + RTW_INFO("set ampdu_enable=%d\n", pregpriv->ampdu_enable); + } else + RTW_INFO("get ampdu_enable=%d\n", pregpriv->ampdu_enable); + + } + break; +#endif + case 0x14: { /* get wifi_spec */ + struct registry_priv *pregpriv = &padapter->registrypriv; + RTW_INFO("get wifi_spec=%d\n", pregpriv->wifi_spec); + + } + break; + +#ifdef DBG_FIXED_CHAN + case 0x17: { + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + printk("===> Fixed channel to %d\n", extra_arg); + pmlmeext->fixed_chan = extra_arg; + + } + break; +#endif +#ifdef CONFIG_80211N_HT + case 0x19: { + struct registry_priv *pregistrypriv = &padapter->registrypriv; + /* extra_arg : */ + /* BIT0: Enable VHT LDPC Rx, BIT1: Enable VHT LDPC Tx, */ + /* BIT4: Enable HT LDPC Rx, BIT5: Enable HT LDPC Tx */ + if (arg == 0) { + RTW_INFO("driver disable LDPC\n"); + pregistrypriv->ldpc_cap = 0x00; + } else if (arg == 1) { + RTW_INFO("driver set LDPC cap = 0x%x\n", extra_arg); + pregistrypriv->ldpc_cap = (u8)(extra_arg & 0x33); + } + } + break; + case 0x1a: { + struct registry_priv *pregistrypriv = &padapter->registrypriv; + /* extra_arg : */ + /* BIT0: Enable VHT STBC Rx, BIT1: Enable VHT STBC Tx, */ + /* BIT4: Enable HT STBC Rx, BIT5: Enable HT STBC Tx */ + if (arg == 0) { + RTW_INFO("driver disable STBC\n"); + pregistrypriv->stbc_cap = 0x00; + } else if (arg == 1) { + RTW_INFO("driver set STBC cap = 0x%x\n", extra_arg); + pregistrypriv->stbc_cap = (u8)(extra_arg & 0x33); + } + } + break; +#endif /* CONFIG_80211N_HT */ + case 0x1b: { + struct registry_priv *pregistrypriv = &padapter->registrypriv; + + if (arg == 0) { + RTW_INFO("disable driver ctrl max_rx_rate, reset to default_rate_set\n"); + init_mlme_default_rate_set(padapter); +#ifdef CONFIG_80211N_HT + pregistrypriv->ht_enable = (u8)rtw_ht_enable; +#endif /* CONFIG_80211N_HT */ + } else if (arg == 1) { + + int i; + u8 max_rx_rate; + + RTW_INFO("enable driver ctrl max_rx_rate = 0x%x\n", extra_arg); + + max_rx_rate = (u8)extra_arg; + + if (max_rx_rate < 0xc) { /* max_rx_rate < MSC0->B or G -> disable HT */ +#ifdef CONFIG_80211N_HT + pregistrypriv->ht_enable = 0; +#endif /* CONFIG_80211N_HT */ + for (i = 0; i < NumRates; i++) { + if (pmlmeext->datarate[i] > max_rx_rate) + pmlmeext->datarate[i] = 0xff; + } + + } +#ifdef CONFIG_80211N_HT + else if (max_rx_rate < 0x1c) { /* mcs0~mcs15 */ + u32 mcs_bitmap = 0x0; + + for (i = 0; i < ((max_rx_rate + 1) - 0xc); i++) + mcs_bitmap |= BIT(i); + + set_mcs_rate_by_mask(pmlmeext->default_supported_mcs_set, mcs_bitmap); + } +#endif /* CONFIG_80211N_HT */ + } + } + break; + case 0x1c: { /* enable/disable driver control AMPDU Density for peer sta's rx */ + if (arg == 0) { + RTW_INFO("disable driver ctrl ampdu density\n"); + padapter->driver_ampdu_spacing = 0xFF; + } else if (arg == 1) { + + RTW_INFO("enable driver ctrl ampdu density = %d\n", extra_arg); + + if (extra_arg > 0x07) + padapter->driver_ampdu_spacing = 0xFF; + else + padapter->driver_ampdu_spacing = extra_arg; + } + } + break; +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + case 0x1e: { + RTW_INFO("===========================================\n"); + rtw_noise_measure_curchan(padapter); + RTW_INFO("===========================================\n"); + } + break; +#endif + + +#if defined(CONFIG_SDIO_HCI) && defined(CONFIG_SDIO_INDIRECT_ACCESS) && defined(DBG_SDIO_INDIRECT_ACCESS) + case 0x1f: + { + int i, j = 0, test_cnts = 0; + static u8 test_code = 0x5A; + static u32 data_misatch_cnt = 0, d_acc_err_cnt = 0; + + u32 d_data, i_data; + u32 imr; + + test_cnts = extra_arg; + for (i = 0; i < test_cnts; i++) { + if (RTW_CANNOT_IO(padapter)) + break; + + rtw_write8(padapter, 0x07, test_code); + + d_data = rtw_read32(padapter, 0x04); + imr = rtw_read32(padapter, 0x10250014); + rtw_write32(padapter, 0x10250014, 0); + rtw_msleep_os(50); + + i_data = rtw_sd_iread32(padapter, 0x04); + + rtw_write32(padapter, 0x10250014, imr); + + if (d_data != i_data) { + data_misatch_cnt++; + RTW_ERR("d_data :0x%08x, i_data : 0x%08x\n", d_data, i_data); + } + + if (test_code != (i_data >> 24)) { + d_acc_err_cnt++; + rtw_write8(padapter, 0x07, 0xAA); + RTW_ERR("test_code :0x%02x, i_data : 0x%08x\n", test_code, i_data); + } + if ((j++) == 100) { + rtw_msleep_os(2000); + RTW_INFO(" Indirect access testing..........%d/%d\n", i, test_cnts); + j = 0; + } + + test_code = ~test_code; + rtw_msleep_os(50); + } + RTW_INFO("========Indirect access test=========\n"); + RTW_INFO(" test_cnts = %d\n", test_cnts); + RTW_INFO(" direct & indirect read32 data missatch cnts = %d\n", data_misatch_cnt); + RTW_INFO(" indirect rdata is not equal to wdata cnts = %d\n", d_acc_err_cnt); + RTW_INFO("========Indirect access test=========\n\n"); + data_misatch_cnt = d_acc_err_cnt = 0; + + } + break; +#endif + case 0x20: + { + if (arg == 0xAA) { + u8 page_offset, page_num; + + page_offset = (u8)(extra_arg >> 16); + page_num = (u8)(extra_arg & 0xFF); + rtw_dump_rsvd_page(RTW_DBGDUMP, padapter, page_offset, page_num); + } +#ifdef CONFIG_SUPPORT_FIFO_DUMP + else { + u8 fifo_sel; + u32 addr, size; + + fifo_sel = (u8)(arg & 0x0F); + addr = (extra_arg >> 16) & 0xFFFF; + size = extra_arg & 0xFFFF; + rtw_dump_fifo(RTW_DBGDUMP, padapter, fifo_sel, addr, size); + } +#endif + } + break; + + case 0x23: { + RTW_INFO("turn %s the bNotifyChannelChange Variable\n", (extra_arg == 1) ? "on" : "off"); + padapter->bNotifyChannelChange = extra_arg; + break; + } + case 0x24: { +#ifdef CONFIG_P2P + RTW_INFO("turn %s the bShowGetP2PState Variable\n", (extra_arg == 1) ? "on" : "off"); + padapter->bShowGetP2PState = extra_arg; +#endif /* CONFIG_P2P */ + break; + } +#ifdef CONFIG_GPIO_API + case 0x25: { /* Get GPIO register */ + /* + * dbg 0x7f250000 [gpio_num], Get gpio value, gpio_num:0~7 + */ + + u8 value; + RTW_INFO("Read GPIO Value extra_arg = %d\n", extra_arg); + value = rtw_hal_get_gpio(padapter, extra_arg); + RTW_INFO("Read GPIO Value = %d\n", value); + break; + } + case 0x26: { /* Set GPIO direction */ + + /* dbg 0x7f26000x [y], Set gpio direction, + * x: gpio_num,4~7 y: indicate direction, 0~1 + */ + + int value; + RTW_INFO("Set GPIO Direction! arg = %d ,extra_arg=%d\n", arg , extra_arg); + value = rtw_hal_config_gpio(padapter, arg, extra_arg); + RTW_INFO("Set GPIO Direction %s\n", (value == -1) ? "Fail!!!" : "Success"); + break; + } + case 0x27: { /* Set GPIO output direction value */ + /* + * dbg 0x7f27000x [y], Set gpio output direction value, + * x: gpio_num,4~7 y: indicate direction, 0~1 + */ + + int value; + RTW_INFO("Set GPIO Value! arg = %d ,extra_arg=%d\n", arg , extra_arg); + value = rtw_hal_set_gpio_output_value(padapter, arg, extra_arg); + RTW_INFO("Set GPIO Value %s\n", (value == -1) ? "Fail!!!" : "Success"); + break; + } +#endif +#ifdef DBG_CMD_QUEUE + case 0x28: { + dump_cmd_id = extra_arg; + RTW_INFO("dump_cmd_id:%d\n", dump_cmd_id); + } + break; +#endif /* DBG_CMD_QUEUE */ + case 0xaa: { + if ((extra_arg & 0x7F) > 0x3F) + extra_arg = 0xFF; + RTW_INFO("chang data rate to :0x%02x\n", extra_arg); + padapter->fix_rate = extra_arg; + } + break; + case 0xdd: { /* registers dump , 0 for mac reg,1 for bb reg, 2 for rf reg */ + if (extra_arg == 0) + mac_reg_dump(RTW_DBGDUMP, padapter); + else if (extra_arg == 1) + bb_reg_dump(RTW_DBGDUMP, padapter); + else if (extra_arg == 2) + rf_reg_dump(RTW_DBGDUMP, padapter); + else if (extra_arg == 11) + bb_reg_dump_ex(RTW_DBGDUMP, padapter); + } + break; + + case 0xee: { + RTW_INFO(" === please control /proc to trun on/off PHYDM func ===\n"); + } + break; + + case 0xfd: + rtw_write8(padapter, 0xc50, arg); + RTW_INFO("wr(0xc50)=0x%x\n", rtw_read8(padapter, 0xc50)); + rtw_write8(padapter, 0xc58, arg); + RTW_INFO("wr(0xc58)=0x%x\n", rtw_read8(padapter, 0xc58)); + break; + case 0xfe: + RTW_INFO("rd(0xc50)=0x%x\n", rtw_read8(padapter, 0xc50)); + RTW_INFO("rd(0xc58)=0x%x\n", rtw_read8(padapter, 0xc58)); + break; + case 0xff: { + RTW_INFO("dbg(0x210)=0x%x\n", rtw_read32(padapter, 0x210)); + RTW_INFO("dbg(0x608)=0x%x\n", rtw_read32(padapter, 0x608)); + RTW_INFO("dbg(0x280)=0x%x\n", rtw_read32(padapter, 0x280)); + RTW_INFO("dbg(0x284)=0x%x\n", rtw_read32(padapter, 0x284)); + RTW_INFO("dbg(0x288)=0x%x\n", rtw_read32(padapter, 0x288)); + + RTW_INFO("dbg(0x664)=0x%x\n", rtw_read32(padapter, 0x664)); + + + RTW_INFO("\n"); + + RTW_INFO("dbg(0x430)=0x%x\n", rtw_read32(padapter, 0x430)); + RTW_INFO("dbg(0x438)=0x%x\n", rtw_read32(padapter, 0x438)); + + RTW_INFO("dbg(0x440)=0x%x\n", rtw_read32(padapter, 0x440)); + + RTW_INFO("dbg(0x458)=0x%x\n", rtw_read32(padapter, 0x458)); + + RTW_INFO("dbg(0x484)=0x%x\n", rtw_read32(padapter, 0x484)); + RTW_INFO("dbg(0x488)=0x%x\n", rtw_read32(padapter, 0x488)); + + RTW_INFO("dbg(0x444)=0x%x\n", rtw_read32(padapter, 0x444)); + RTW_INFO("dbg(0x448)=0x%x\n", rtw_read32(padapter, 0x448)); + RTW_INFO("dbg(0x44c)=0x%x\n", rtw_read32(padapter, 0x44c)); + RTW_INFO("dbg(0x450)=0x%x\n", rtw_read32(padapter, 0x450)); + } + break; + } + break; + default: + RTW_INFO("error dbg cmd!\n"); + break; + } + +#endif + return ret; + +} + +#ifdef CONFIG_IOCTL_WEXT +static int wpa_set_param(struct net_device *dev, u8 name, u32 value) +{ + uint ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + switch (name) { + case IEEE_PARAM_WPA_ENABLED: + + padapter->securitypriv.dot11AuthAlgrthm = dot11AuthAlgrthm_8021X; /* 802.1x */ + + /* ret = ieee80211_wpa_enable(ieee, value); */ + + switch ((value) & 0xff) { + case 1: /* WPA */ + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeWPAPSK; /* WPA_PSK */ + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption2Enabled; + break; + case 2: /* WPA2 */ + padapter->securitypriv.ndisauthtype = Ndis802_11AuthModeWPA2PSK; /* WPA2_PSK */ + padapter->securitypriv.ndisencryptstatus = Ndis802_11Encryption3Enabled; + break; + } + + + break; + + case IEEE_PARAM_TKIP_COUNTERMEASURES: + /* ieee->tkip_countermeasures=value; */ + break; + + case IEEE_PARAM_DROP_UNENCRYPTED: { + /* HACK: + * + * wpa_supplicant calls set_wpa_enabled when the driver + * is loaded and unloaded, regardless of if WPA is being + * used. No other calls are made which can be used to + * determine if encryption will be used or not prior to + * association being expected. If encryption is not being + * used, drop_unencrypted is set to false, else true -- we + * can use this to determine if the CAP_PRIVACY_ON bit should + * be set. + */ + +#if 0 + struct ieee80211_security sec = { + .flags = SEC_ENABLED, + .enabled = value, + }; + ieee->drop_unencrypted = value; + /* We only change SEC_LEVEL for open mode. Others + * are set by ipw_wpa_set_encryption. + */ + if (!value) { + sec.flags |= SEC_LEVEL; + sec.level = SEC_LEVEL_0; + } else { + sec.flags |= SEC_LEVEL; + sec.level = SEC_LEVEL_1; + } + if (ieee->set_security) + ieee->set_security(ieee->dev, &sec); +#endif + break; + + } + case IEEE_PARAM_PRIVACY_INVOKED: + + /* ieee->privacy_invoked=value; */ + + break; + + case IEEE_PARAM_AUTH_ALGS: + + ret = wpa_set_auth_algs(dev, value); + + break; + + case IEEE_PARAM_IEEE_802_1X: + + /* ieee->ieee802_1x=value; */ + + break; + + case IEEE_PARAM_WPAX_SELECT: + + /* added for WPA2 mixed mode */ + /*RTW_WARN("------------------------>wpax value = %x\n", value);*/ + /* + spin_lock_irqsave(&ieee->wpax_suitlist_lock,flags); + ieee->wpax_type_set = 1; + ieee->wpax_type_notify = value; + spin_unlock_irqrestore(&ieee->wpax_suitlist_lock,flags); + */ + + break; + + default: + + + + ret = -EOPNOTSUPP; + + + break; + + } + + return ret; + +} + +static int wpa_mlme(struct net_device *dev, u32 command, u32 reason) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + switch (command) { + case IEEE_MLME_STA_DEAUTH: + + if (!rtw_set_802_11_disassociate(padapter)) + ret = -1; + + break; + + case IEEE_MLME_STA_DISASSOC: + + if (!rtw_set_802_11_disassociate(padapter)) + ret = -1; + + break; + + default: + ret = -EOPNOTSUPP; + break; + } +#ifdef CONFIG_RTW_REPEATER_SON + rtw_rson_do_disconnect(padapter); +#endif + return ret; + +} + +static int wpa_supplicant_ioctl(struct net_device *dev, struct iw_point *p) +{ + struct ieee_param *param; + uint ret = 0; + + /* down(&ieee->wx_sem); */ + + if (p->length < sizeof(struct ieee_param) || !p->pointer) { + ret = -EINVAL; + goto out; + } + + param = (struct ieee_param *)rtw_malloc(p->length); + if (param == NULL) { + ret = -ENOMEM; + goto out; + } + + if (copy_from_user(param, p->pointer, p->length)) { + rtw_mfree((u8 *)param, p->length); + ret = -EFAULT; + goto out; + } + + switch (param->cmd) { + + case IEEE_CMD_SET_WPA_PARAM: + ret = wpa_set_param(dev, param->u.wpa_param.name, param->u.wpa_param.value); + break; + + case IEEE_CMD_SET_WPA_IE: + /* ret = wpa_set_wpa_ie(dev, param, p->length); */ + ret = rtw_set_wpa_ie((_adapter *)rtw_netdev_priv(dev), (char *)param->u.wpa_ie.data, (u16)param->u.wpa_ie.len); + break; + + case IEEE_CMD_SET_ENCRYPTION: + ret = wpa_set_encryption(dev, param, p->length); + break; + + case IEEE_CMD_MLME: + ret = wpa_mlme(dev, param->u.mlme.command, param->u.mlme.reason_code); + break; + + default: + RTW_INFO("Unknown WPA supplicant request: %d\n", param->cmd); + ret = -EOPNOTSUPP; + break; + + } + + if (ret == 0 && copy_to_user(p->pointer, param, p->length)) + ret = -EFAULT; + + rtw_mfree((u8 *)param, p->length); + +out: + + /* up(&ieee->wx_sem); */ + + return ret; + +} + +#ifdef CONFIG_AP_MODE +static int rtw_set_encryption(struct net_device *dev, struct ieee_param *param, u32 param_len) +{ + int ret = 0; + u32 wep_key_idx, wep_key_len, wep_total_len; + NDIS_802_11_WEP *pwep = NULL; + struct sta_info *psta = NULL, *pbcmc_sta = NULL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct security_priv *psecuritypriv = &(padapter->securitypriv); + struct sta_priv *pstapriv = &padapter->stapriv; + + RTW_INFO("%s\n", __FUNCTION__); + + param->u.crypt.err = 0; + param->u.crypt.alg[IEEE_CRYPT_ALG_NAME_LEN - 1] = '\0'; + + /* sizeof(struct ieee_param) = 64 bytes; */ + /* if (param_len != (u32) ((u8 *) param->u.crypt.key - (u8 *) param) + param->u.crypt.key_len) */ + if (param_len != sizeof(struct ieee_param) + param->u.crypt.key_len) { + ret = -EINVAL; + goto exit; + } + + if (param->sta_addr[0] == 0xff && param->sta_addr[1] == 0xff && + param->sta_addr[2] == 0xff && param->sta_addr[3] == 0xff && + param->sta_addr[4] == 0xff && param->sta_addr[5] == 0xff) { + if (param->u.crypt.idx >= WEP_KEYS +#ifdef CONFIG_IEEE80211W + && param->u.crypt.idx > BIP_MAX_KEYID +#endif /* CONFIG_IEEE80211W */ + ) { + ret = -EINVAL; + goto exit; + } + } else { + psta = rtw_get_stainfo(pstapriv, param->sta_addr); + if (!psta) { + /* ret = -EINVAL; */ + RTW_INFO("rtw_set_encryption(), sta has already been removed or never been added\n"); + goto exit; + } + } + + if (strcmp(param->u.crypt.alg, "none") == 0 && (psta == NULL)) { + /* todo:clear default encryption keys */ + + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Open; + psecuritypriv->ndisencryptstatus = Ndis802_11EncryptionDisabled; + psecuritypriv->dot11PrivacyAlgrthm = _NO_PRIVACY_; + psecuritypriv->dot118021XGrpPrivacy = _NO_PRIVACY_; + + RTW_INFO("clear default encryption keys, keyid=%d\n", param->u.crypt.idx); + + goto exit; + } + + + if (strcmp(param->u.crypt.alg, "WEP") == 0 && (psta == NULL)) { + RTW_INFO("r871x_set_encryption, crypt.alg = WEP\n"); + + wep_key_idx = param->u.crypt.idx; + wep_key_len = param->u.crypt.key_len; + + RTW_INFO("r871x_set_encryption, wep_key_idx=%d, len=%d\n", wep_key_idx, wep_key_len); + + if ((wep_key_idx >= WEP_KEYS) || (wep_key_len <= 0)) { + ret = -EINVAL; + goto exit; + } + + + if (wep_key_len > 0) { + wep_key_len = wep_key_len <= 5 ? 5 : 13; + wep_total_len = wep_key_len + FIELD_OFFSET(NDIS_802_11_WEP, KeyMaterial); + pwep = (NDIS_802_11_WEP *)rtw_malloc(wep_total_len); + if (pwep == NULL) { + RTW_INFO(" r871x_set_encryption: pwep allocate fail !!!\n"); + goto exit; + } + + _rtw_memset(pwep, 0, wep_total_len); + + pwep->KeyLength = wep_key_len; + pwep->Length = wep_total_len; + + } + + pwep->KeyIndex = wep_key_idx; + + _rtw_memcpy(pwep->KeyMaterial, param->u.crypt.key, pwep->KeyLength); + + if (param->u.crypt.set_tx) { + RTW_INFO("wep, set_tx=1\n"); + + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Auto; + psecuritypriv->ndisencryptstatus = Ndis802_11Encryption1Enabled; + psecuritypriv->dot11PrivacyAlgrthm = _WEP40_; + psecuritypriv->dot118021XGrpPrivacy = _WEP40_; + + if (pwep->KeyLength == 13) { + psecuritypriv->dot11PrivacyAlgrthm = _WEP104_; + psecuritypriv->dot118021XGrpPrivacy = _WEP104_; + } + + + psecuritypriv->dot11PrivacyKeyIndex = wep_key_idx; + + _rtw_memcpy(&(psecuritypriv->dot11DefKey[wep_key_idx].skey[0]), pwep->KeyMaterial, pwep->KeyLength); + + psecuritypriv->dot11DefKeylen[wep_key_idx] = pwep->KeyLength; + + rtw_ap_set_wep_key(padapter, pwep->KeyMaterial, pwep->KeyLength, wep_key_idx, 1); + } else { + RTW_INFO("wep, set_tx=0\n"); + + /* don't update "psecuritypriv->dot11PrivacyAlgrthm" and */ + /* "psecuritypriv->dot11PrivacyKeyIndex=keyid", but can rtw_set_key to cam */ + + _rtw_memcpy(&(psecuritypriv->dot11DefKey[wep_key_idx].skey[0]), pwep->KeyMaterial, pwep->KeyLength); + + psecuritypriv->dot11DefKeylen[wep_key_idx] = pwep->KeyLength; + + rtw_ap_set_wep_key(padapter, pwep->KeyMaterial, pwep->KeyLength, wep_key_idx, 0); + } + + goto exit; + + } + + + if (!psta && check_fwstate(pmlmepriv, WIFI_AP_STATE)) /* */ { /* group key */ + if (param->u.crypt.set_tx == 1) { + if (strcmp(param->u.crypt.alg, "WEP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set WEP TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psecuritypriv->dot118021XGrpPrivacy = _WEP40_; + if (param->u.crypt.key_len == 13) + psecuritypriv->dot118021XGrpPrivacy = _WEP104_; + + } else if (strcmp(param->u.crypt.alg, "TKIP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set TKIP TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot118021XGrpPrivacy = _TKIP_; + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + /* set mic key */ + _rtw_memcpy(psecuritypriv->dot118021XGrptxmickey[param->u.crypt.idx].skey, &(param->u.crypt.key[16]), 8); + _rtw_memcpy(psecuritypriv->dot118021XGrprxmickey[param->u.crypt.idx].skey, &(param->u.crypt.key[24]), 8); + psecuritypriv->busetkipkey = _TRUE; + + } else if (strcmp(param->u.crypt.alg, "CCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CCMP TX GTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + psecuritypriv->dot118021XGrpPrivacy = _AES_; + _rtw_memcpy(psecuritypriv->dot118021XGrpKey[param->u.crypt.idx].skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + + #ifdef CONFIG_IEEE80211W + } else if (strcmp(param->u.crypt.alg, "BIP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set TX IGTK idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx, param->u.crypt.key_len); + _rtw_memcpy(padapter->securitypriv.dot11wBIPKey[param->u.crypt.idx].skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + psecuritypriv->dot11wBIPKeyid = param->u.crypt.idx; + psecuritypriv->dot11wBIPtxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psecuritypriv->binstallBIPkey = _TRUE; + goto exit; + #endif /* CONFIG_IEEE80211W */ + + } else if (strcmp(param->u.crypt.alg, "none") == 0) { + RTW_INFO(FUNC_ADPT_FMT" clear group key, idx:%u\n" + , FUNC_ADPT_ARG(padapter), param->u.crypt.idx); + psecuritypriv->dot118021XGrpPrivacy = _NO_PRIVACY_; + } else { + RTW_WARN(FUNC_ADPT_FMT" set group key, not support\n" + , FUNC_ADPT_ARG(padapter)); + goto exit; + } + + psecuritypriv->dot118021XGrpKeyid = param->u.crypt.idx; + pbcmc_sta = rtw_get_bcmc_stainfo(padapter); + if (pbcmc_sta) { + pbcmc_sta->dot11txpn.val = RTW_GET_LE64(param->u.crypt.seq); + pbcmc_sta->ieee8021x_blocked = _FALSE; + pbcmc_sta->dot118021XPrivacy = psecuritypriv->dot118021XGrpPrivacy; /* rx will use bmc_sta's dot118021XPrivacy */ + } + psecuritypriv->binstallGrpkey = _TRUE; + psecuritypriv->dot11PrivacyAlgrthm = psecuritypriv->dot118021XGrpPrivacy;/* !!! */ + + rtw_ap_set_group_key(padapter, param->u.crypt.key, psecuritypriv->dot118021XGrpPrivacy, param->u.crypt.idx); + } + + goto exit; + + } + + if (psecuritypriv->dot11AuthAlgrthm == dot11AuthAlgrthm_8021X && psta) { /* psk/802_1x */ + if (check_fwstate(pmlmepriv, WIFI_AP_STATE)) { + if (param->u.crypt.set_tx == 1) { + _rtw_memcpy(psta->dot118021x_UncstKey.skey, param->u.crypt.key, (param->u.crypt.key_len > 16 ? 16 : param->u.crypt.key_len)); + + if (strcmp(param->u.crypt.alg, "WEP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set WEP PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _WEP40_; + if (param->u.crypt.key_len == 13) + psta->dot118021XPrivacy = _WEP104_; + + } else if (strcmp(param->u.crypt.alg, "TKIP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set TKIP PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _TKIP_; + /* set mic key */ + _rtw_memcpy(psta->dot11tkiptxmickey.skey, &(param->u.crypt.key[16]), 8); + _rtw_memcpy(psta->dot11tkiprxmickey.skey, &(param->u.crypt.key[24]), 8); + psecuritypriv->busetkipkey = _TRUE; + + } else if (strcmp(param->u.crypt.alg, "CCMP") == 0) { + RTW_INFO(FUNC_ADPT_FMT" set CCMP PTK of "MAC_FMT" idx:%u, len:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx, param->u.crypt.key_len); + psta->dot118021XPrivacy = _AES_; + + } else if (strcmp(param->u.crypt.alg, "none") == 0) { + RTW_INFO(FUNC_ADPT_FMT" clear pairwise key of "MAC_FMT" idx:%u\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr) + , param->u.crypt.idx); + psta->dot118021XPrivacy = _NO_PRIVACY_; + + } else { + RTW_WARN(FUNC_ADPT_FMT" set pairwise key of "MAC_FMT", not support\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr)); + goto exit; + } + + psta->dot11txpn.val = RTW_GET_LE64(param->u.crypt.seq); + psta->dot11rxpn.val = RTW_GET_LE64(param->u.crypt.seq); + psta->ieee8021x_blocked = _FALSE; + + if (psta->dot118021XPrivacy != _NO_PRIVACY_) { + psta->bpairwise_key_installed = _TRUE; + + /* WPA2 key-handshake has completed */ + if (psecuritypriv->ndisauthtype == Ndis802_11AuthModeWPA2PSK) + psta->state &= (~WIFI_UNDER_KEY_HANDSHAKE); + } + + rtw_ap_set_pairwise_key(padapter, psta); + } else { + RTW_WARN(FUNC_ADPT_FMT" set group key of "MAC_FMT", not support\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(psta->cmn.mac_addr)); + goto exit; + } + + } + + } + +exit: + + if (pwep) + rtw_mfree((u8 *)pwep, wep_total_len); + + return ret; + +} + +static int rtw_set_beacon(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + unsigned char *pbuf = param->u.bcn_ie.buf; + + + RTW_INFO("%s, len=%d\n", __FUNCTION__, len); + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + _rtw_memcpy(&pstapriv->max_num_sta, param->u.bcn_ie.reserved, 2); + + if ((pstapriv->max_num_sta > NUM_STA) || (pstapriv->max_num_sta <= 0)) + pstapriv->max_num_sta = NUM_STA; + + + if (rtw_check_beacon_data(padapter, pbuf, (len - 12 - 2)) == _SUCCESS) /* 12 = param header, 2:no packed */ + ret = 0; + else + ret = -EINVAL; + + + return ret; + +} + +static int rtw_hostapd_sta_flush(struct net_device *dev) +{ + /* _irqL irqL; */ + /* _list *phead, *plist; */ + int ret = 0; + /* struct sta_info *psta = NULL; */ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + /* struct sta_priv *pstapriv = &padapter->stapriv; */ + + RTW_INFO("%s\n", __FUNCTION__); + + flush_all_cam_entry(padapter); /* clear CAM */ +#ifdef CONFIG_AP_MODE + ret = rtw_sta_flush(padapter, _TRUE); +#endif + return ret; + +} + +static int rtw_add_sta(struct net_device *dev, struct ieee_param *param) +{ + int ret = 0; + struct sta_info *psta = NULL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + + RTW_INFO("rtw_add_sta(aid=%d)=" MAC_FMT "\n", param->u.add_sta.aid, MAC_ARG(param->sta_addr)); + + if (check_fwstate(pmlmepriv, (WIFI_ASOC_STATE | WIFI_AP_STATE)) != _TRUE) + return -EINVAL; + + if (param->sta_addr[0] == 0xff && param->sta_addr[1] == 0xff && + param->sta_addr[2] == 0xff && param->sta_addr[3] == 0xff && + param->sta_addr[4] == 0xff && param->sta_addr[5] == 0xff) + return -EINVAL; + +#if 0 + psta = rtw_get_stainfo(pstapriv, param->sta_addr); + if (psta) { + RTW_INFO("rtw_add_sta(), free has been added psta=%p\n", psta); + /* _enter_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + rtw_free_stainfo(padapter, psta); + /* _exit_critical_bh(&(pstapriv->sta_hash_lock), &irqL); */ + + psta = NULL; + } +#endif + /* psta = rtw_alloc_stainfo(pstapriv, param->sta_addr); */ + psta = rtw_get_stainfo(pstapriv, param->sta_addr); + if (psta) { + int flags = param->u.add_sta.flags; + + /* RTW_INFO("rtw_add_sta(), init sta's variables, psta=%p\n", psta); */ + + psta->cmn.aid = param->u.add_sta.aid;/* aid=1~2007 */ + + _rtw_memcpy(psta->bssrateset, param->u.add_sta.tx_supp_rates, 16); + + + /* check wmm cap. */ + if (WLAN_STA_WME & flags) + psta->qos_option = 1; + else + psta->qos_option = 0; + + if (pmlmepriv->qospriv.qos_option == 0) + psta->qos_option = 0; + + +#ifdef CONFIG_80211N_HT + /* chec 802.11n ht cap. */ + if (padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode) && + (WLAN_STA_HT & flags)) { + psta->htpriv.ht_option = _TRUE; + psta->qos_option = 1; + _rtw_memcpy((void *)&psta->htpriv.ht_cap, (void *)¶m->u.add_sta.ht_cap, sizeof(struct rtw_ieee80211_ht_cap)); + } else + psta->htpriv.ht_option = _FALSE; + + if (pmlmepriv->htpriv.ht_option == _FALSE) + psta->htpriv.ht_option = _FALSE; + +#endif + + + update_sta_info_apmode(padapter, psta); + + + } else + ret = -ENOMEM; + + return ret; + +} + +static int rtw_del_sta(struct net_device *dev, struct ieee_param *param) +{ + _irqL irqL; + int ret = 0; + struct sta_info *psta = NULL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + + RTW_INFO("rtw_del_sta=" MAC_FMT "\n", MAC_ARG(param->sta_addr)); + + if (check_fwstate(pmlmepriv, (WIFI_ASOC_STATE | WIFI_AP_STATE)) != _TRUE) + return -EINVAL; + + if (param->sta_addr[0] == 0xff && param->sta_addr[1] == 0xff && + param->sta_addr[2] == 0xff && param->sta_addr[3] == 0xff && + param->sta_addr[4] == 0xff && param->sta_addr[5] == 0xff) + return -EINVAL; + + psta = rtw_get_stainfo(pstapriv, param->sta_addr); + if (psta) { + u8 updated = _FALSE; + + /* RTW_INFO("free psta=%p, aid=%d\n", psta, psta->cmn.aid); */ + + _enter_critical_bh(&pstapriv->asoc_list_lock, &irqL); + if (rtw_is_list_empty(&psta->asoc_list) == _FALSE) { + rtw_list_delete(&psta->asoc_list); + pstapriv->asoc_list_cnt--; + #ifdef CONFIG_RTW_TOKEN_BASED_XMIT + if (psta->tbtx_enable) + pstapriv->tbtx_asoc_list_cnt--; + #endif + updated = ap_free_sta(padapter, psta, _TRUE, WLAN_REASON_DEAUTH_LEAVING, _TRUE); + + } + _exit_critical_bh(&pstapriv->asoc_list_lock, &irqL); + + associated_clients_update(padapter, updated, STA_INFO_UPDATE_ALL); + + psta = NULL; + + } else { + RTW_INFO("rtw_del_sta(), sta has already been removed or never been added\n"); + + /* ret = -1; */ + } + + + return ret; + +} + +static int rtw_ioctl_get_sta_data(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + struct sta_info *psta = NULL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + struct ieee_param_ex *param_ex = (struct ieee_param_ex *)param; + struct sta_data *psta_data = (struct sta_data *)param_ex->data; + + RTW_INFO("rtw_ioctl_get_sta_info, sta_addr: " MAC_FMT "\n", MAC_ARG(param_ex->sta_addr)); + + if (check_fwstate(pmlmepriv, (WIFI_ASOC_STATE | WIFI_AP_STATE)) != _TRUE) + return -EINVAL; + + if (param_ex->sta_addr[0] == 0xff && param_ex->sta_addr[1] == 0xff && + param_ex->sta_addr[2] == 0xff && param_ex->sta_addr[3] == 0xff && + param_ex->sta_addr[4] == 0xff && param_ex->sta_addr[5] == 0xff) + return -EINVAL; + + psta = rtw_get_stainfo(pstapriv, param_ex->sta_addr); + if (psta) { +#if 0 + struct { + u16 aid; + u16 capability; + int flags; + u32 sta_set; + u8 tx_supp_rates[16]; + u32 tx_supp_rates_len; + struct rtw_ieee80211_ht_cap ht_cap; + u64 rx_pkts; + u64 rx_bytes; + u64 rx_drops; + u64 tx_pkts; + u64 tx_bytes; + u64 tx_drops; + } get_sta; +#endif + psta_data->aid = (u16)psta->cmn.aid; + psta_data->capability = psta->capability; + psta_data->flags = psta->flags; + + /* + nonerp_set : BIT(0) + no_short_slot_time_set : BIT(1) + no_short_preamble_set : BIT(2) + no_ht_gf_set : BIT(3) + no_ht_set : BIT(4) + ht_20mhz_set : BIT(5) + */ + + psta_data->sta_set = ((psta->nonerp_set) | + (psta->no_short_slot_time_set << 1) | + (psta->no_short_preamble_set << 2) | + (psta->no_ht_gf_set << 3) | + (psta->no_ht_set << 4) | + (psta->ht_20mhz_set << 5)); + + psta_data->tx_supp_rates_len = psta->bssratelen; + _rtw_memcpy(psta_data->tx_supp_rates, psta->bssrateset, psta->bssratelen); +#ifdef CONFIG_80211N_HT + if(padapter->registrypriv.ht_enable && is_supported_ht(padapter->registrypriv.wireless_mode)) + _rtw_memcpy(&psta_data->ht_cap, &psta->htpriv.ht_cap, sizeof(struct rtw_ieee80211_ht_cap)); +#endif /* CONFIG_80211N_HT */ + psta_data->rx_pkts = psta->sta_stats.rx_data_pkts; + psta_data->rx_bytes = psta->sta_stats.rx_bytes; + psta_data->rx_drops = psta->sta_stats.rx_drops; + + psta_data->tx_pkts = psta->sta_stats.tx_pkts; + psta_data->tx_bytes = psta->sta_stats.tx_bytes; + psta_data->tx_drops = psta->sta_stats.tx_drops; + + + } else + ret = -1; + + return ret; + +} + +static int rtw_get_sta_wpaie(struct net_device *dev, struct ieee_param *param) +{ + int ret = 0; + struct sta_info *psta = NULL; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct sta_priv *pstapriv = &padapter->stapriv; + + RTW_INFO("rtw_get_sta_wpaie, sta_addr: " MAC_FMT "\n", MAC_ARG(param->sta_addr)); + + if (check_fwstate(pmlmepriv, (WIFI_ASOC_STATE | WIFI_AP_STATE)) != _TRUE) + return -EINVAL; + + if (param->sta_addr[0] == 0xff && param->sta_addr[1] == 0xff && + param->sta_addr[2] == 0xff && param->sta_addr[3] == 0xff && + param->sta_addr[4] == 0xff && param->sta_addr[5] == 0xff) + return -EINVAL; + + psta = rtw_get_stainfo(pstapriv, param->sta_addr); + if (psta) { + if ((psta->wpa_ie[0] == WLAN_EID_RSN) || (psta->wpa_ie[0] == WLAN_EID_GENERIC)) { + int wpa_ie_len; + int copy_len; + + wpa_ie_len = psta->wpa_ie[1]; + + copy_len = ((wpa_ie_len + 2) > sizeof(psta->wpa_ie)) ? (sizeof(psta->wpa_ie)) : (wpa_ie_len + 2); + + param->u.wpa_ie.len = copy_len; + + _rtw_memcpy(param->u.wpa_ie.reserved, psta->wpa_ie, copy_len); + } else { + /* ret = -1; */ + RTW_INFO("sta's wpa_ie is NONE\n"); + } + } else + ret = -1; + + return ret; + +} + +static int rtw_set_wps_beacon(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + unsigned char wps_oui[4] = {0x0, 0x50, 0xf2, 0x04}; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + int ie_len; + + RTW_INFO("%s, len=%d\n", __FUNCTION__, len); + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + ie_len = len - 12 - 2; /* 12 = param header, 2:no packed */ + + + if (pmlmepriv->wps_beacon_ie) { + rtw_mfree(pmlmepriv->wps_beacon_ie, pmlmepriv->wps_beacon_ie_len); + pmlmepriv->wps_beacon_ie = NULL; + } + + if (ie_len > 0) { + pmlmepriv->wps_beacon_ie = rtw_malloc(ie_len); + pmlmepriv->wps_beacon_ie_len = ie_len; + if (pmlmepriv->wps_beacon_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + } + + _rtw_memcpy(pmlmepriv->wps_beacon_ie, param->u.bcn_ie.buf, ie_len); + + update_beacon(padapter, _VENDOR_SPECIFIC_IE_, wps_oui, _TRUE, 0); + + pmlmeext->bstart_bss = _TRUE; + + } + + + return ret; + +} + +static int rtw_set_wps_probe_resp(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + int ie_len; + + RTW_INFO("%s, len=%d\n", __FUNCTION__, len); + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + ie_len = len - 12 - 2; /* 12 = param header, 2:no packed */ + + + if (pmlmepriv->wps_probe_resp_ie) { + rtw_mfree(pmlmepriv->wps_probe_resp_ie, pmlmepriv->wps_probe_resp_ie_len); + pmlmepriv->wps_probe_resp_ie = NULL; + } + + if (ie_len > 0) { + pmlmepriv->wps_probe_resp_ie = rtw_malloc(ie_len); + pmlmepriv->wps_probe_resp_ie_len = ie_len; + if (pmlmepriv->wps_probe_resp_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + } + _rtw_memcpy(pmlmepriv->wps_probe_resp_ie, param->u.bcn_ie.buf, ie_len); + } + + + return ret; + +} + +static int rtw_set_wps_assoc_resp(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + int ie_len; + + RTW_INFO("%s, len=%d\n", __FUNCTION__, len); + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + ie_len = len - 12 - 2; /* 12 = param header, 2:no packed */ + + + if (pmlmepriv->wps_assoc_resp_ie) { + rtw_mfree(pmlmepriv->wps_assoc_resp_ie, pmlmepriv->wps_assoc_resp_ie_len); + pmlmepriv->wps_assoc_resp_ie = NULL; + } + + if (ie_len > 0) { + pmlmepriv->wps_assoc_resp_ie = rtw_malloc(ie_len); + pmlmepriv->wps_assoc_resp_ie_len = ie_len; + if (pmlmepriv->wps_assoc_resp_ie == NULL) { + RTW_INFO("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + return -EINVAL; + } + + _rtw_memcpy(pmlmepriv->wps_assoc_resp_ie, param->u.bcn_ie.buf, ie_len); + } + + + return ret; + +} + +static int rtw_set_hidden_ssid(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *mlmepriv = &(adapter->mlmepriv); + struct mlme_ext_priv *mlmeext = &(adapter->mlmeextpriv); + struct mlme_ext_info *mlmeinfo = &(mlmeext->mlmext_info); + int ie_len; + u8 *ssid_ie; + char ssid[NDIS_802_11_LENGTH_SSID + 1]; + sint ssid_len = 0; + u8 ignore_broadcast_ssid; + + if (check_fwstate(mlmepriv, WIFI_AP_STATE) != _TRUE) + return -EPERM; + + if (param->u.bcn_ie.reserved[0] != 0xea) + return -EINVAL; + + mlmeinfo->hidden_ssid_mode = ignore_broadcast_ssid = param->u.bcn_ie.reserved[1]; + + ie_len = len - 12 - 2; /* 12 = param header, 2:no packed */ + ssid_ie = rtw_get_ie(param->u.bcn_ie.buf, WLAN_EID_SSID, &ssid_len, ie_len); + + if (ssid_ie && ssid_len > 0 && ssid_len <= NDIS_802_11_LENGTH_SSID) { + WLAN_BSSID_EX *pbss_network = &mlmepriv->cur_network.network; + WLAN_BSSID_EX *pbss_network_ext = &mlmeinfo->network; + + _rtw_memcpy(ssid, ssid_ie + 2, ssid_len); + ssid[ssid_len] = 0x0; + + if (0) + RTW_INFO(FUNC_ADPT_FMT" ssid:(%s,%d), from ie:(%s,%d), (%s,%d)\n", FUNC_ADPT_ARG(adapter), + ssid, ssid_len, + pbss_network->Ssid.Ssid, pbss_network->Ssid.SsidLength, + pbss_network_ext->Ssid.Ssid, pbss_network_ext->Ssid.SsidLength); + + _rtw_memcpy(pbss_network->Ssid.Ssid, (void *)ssid, ssid_len); + pbss_network->Ssid.SsidLength = ssid_len; + _rtw_memcpy(pbss_network_ext->Ssid.Ssid, (void *)ssid, ssid_len); + pbss_network_ext->Ssid.SsidLength = ssid_len; + + if (0) + RTW_INFO(FUNC_ADPT_FMT" after ssid:(%s,%d), (%s,%d)\n", FUNC_ADPT_ARG(adapter), + pbss_network->Ssid.Ssid, pbss_network->Ssid.SsidLength, + pbss_network_ext->Ssid.Ssid, pbss_network_ext->Ssid.SsidLength); + } + + RTW_INFO(FUNC_ADPT_FMT" ignore_broadcast_ssid:%d, %s,%d\n", FUNC_ADPT_ARG(adapter), + ignore_broadcast_ssid, ssid, ssid_len); + + return ret; +} + +#if CONFIG_RTW_MACADDR_ACL +static int rtw_ioctl_acl_remove_sta(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + if (param->sta_addr[0] == 0xff && param->sta_addr[1] == 0xff && + param->sta_addr[2] == 0xff && param->sta_addr[3] == 0xff && + param->sta_addr[4] == 0xff && param->sta_addr[5] == 0xff) + return -EINVAL; + + ret = rtw_acl_remove_sta(padapter, RTW_ACL_PERIOD_BSS, param->sta_addr); + + return ret; + +} + +static int rtw_ioctl_acl_add_sta(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + if (param->sta_addr[0] == 0xff && param->sta_addr[1] == 0xff && + param->sta_addr[2] == 0xff && param->sta_addr[3] == 0xff && + param->sta_addr[4] == 0xff && param->sta_addr[5] == 0xff) + return -EINVAL; + + ret = rtw_acl_add_sta(padapter, RTW_ACL_PERIOD_BSS, param->sta_addr); + + return ret; + +} + +static int rtw_ioctl_set_macaddr_acl(struct net_device *dev, struct ieee_param *param, int len) +{ + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + + if (check_fwstate(pmlmepriv, WIFI_AP_STATE) != _TRUE) + return -EINVAL; + + rtw_set_macaddr_acl(padapter, RTW_ACL_PERIOD_BSS, param->u.mlme.command); + + return ret; +} +#endif /* CONFIG_RTW_MACADDR_ACL */ + +static int rtw_hostapd_ioctl(struct net_device *dev, struct iw_point *p) +{ + struct ieee_param *param; + int ret = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + /* + * this function is expect to call in master mode, which allows no power saving + * so, we just check hw_init_completed + */ + + if (!rtw_is_hw_init_completed(padapter)) { + ret = -EPERM; + goto out; + } + + + /* if (p->length < sizeof(struct ieee_param) || !p->pointer){ */ + if (!p->pointer) { + ret = -EINVAL; + goto out; + } + + param = (struct ieee_param *)rtw_malloc(p->length); + if (param == NULL) { + ret = -ENOMEM; + goto out; + } + + if (copy_from_user(param, p->pointer, p->length)) { + rtw_mfree((u8 *)param, p->length); + ret = -EFAULT; + goto out; + } + + /* RTW_INFO("%s, cmd=%d\n", __FUNCTION__, param->cmd); */ + + switch (param->cmd) { + case RTL871X_HOSTAPD_FLUSH: + + ret = rtw_hostapd_sta_flush(dev); + + break; + + case RTL871X_HOSTAPD_ADD_STA: + + ret = rtw_add_sta(dev, param); + + break; + + case RTL871X_HOSTAPD_REMOVE_STA: + + ret = rtw_del_sta(dev, param); + + break; + + case RTL871X_HOSTAPD_SET_BEACON: + + ret = rtw_set_beacon(dev, param, p->length); + + break; + + case RTL871X_SET_ENCRYPTION: + + ret = rtw_set_encryption(dev, param, p->length); + + break; + + case RTL871X_HOSTAPD_GET_WPAIE_STA: + + ret = rtw_get_sta_wpaie(dev, param); + + break; + + case RTL871X_HOSTAPD_SET_WPS_BEACON: + + ret = rtw_set_wps_beacon(dev, param, p->length); + + break; + + case RTL871X_HOSTAPD_SET_WPS_PROBE_RESP: + + ret = rtw_set_wps_probe_resp(dev, param, p->length); + + break; + + case RTL871X_HOSTAPD_SET_WPS_ASSOC_RESP: + + ret = rtw_set_wps_assoc_resp(dev, param, p->length); + + break; + + case RTL871X_HOSTAPD_SET_HIDDEN_SSID: + + ret = rtw_set_hidden_ssid(dev, param, p->length); + + break; + + case RTL871X_HOSTAPD_GET_INFO_STA: + + ret = rtw_ioctl_get_sta_data(dev, param, p->length); + + break; + +#if CONFIG_RTW_MACADDR_ACL + case RTL871X_HOSTAPD_SET_MACADDR_ACL: + ret = rtw_ioctl_set_macaddr_acl(dev, param, p->length); + break; + case RTL871X_HOSTAPD_ACL_ADD_STA: + ret = rtw_ioctl_acl_add_sta(dev, param, p->length); + break; + case RTL871X_HOSTAPD_ACL_REMOVE_STA: + ret = rtw_ioctl_acl_remove_sta(dev, param, p->length); + break; +#endif /* CONFIG_RTW_MACADDR_ACL */ + + default: + RTW_INFO("Unknown hostapd request: %d\n", param->cmd); + ret = -EOPNOTSUPP; + break; + + } + + if (ret == 0 && copy_to_user(p->pointer, param, p->length)) + ret = -EFAULT; + + + rtw_mfree((u8 *)param, p->length); + +out: + + return ret; + +} +#endif /* CONFIG_AP_MODE */ + +static int rtw_wx_set_priv(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *awrq, + char *extra) +{ + +#ifdef CONFIG_DEBUG_RTW_WX_SET_PRIV + char *ext_dbg; +#endif + + int ret = 0; + int len = 0; + char *ext; +#ifdef CONFIG_RTW_ANDROID + int i; +#endif + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct iw_point *dwrq = (struct iw_point *)awrq; + + if (dwrq->length == 0) + return -EFAULT; + + len = dwrq->length; + ext = rtw_vmalloc(len); + if (!ext) + return -ENOMEM; + + if (copy_from_user(ext, dwrq->pointer, len)) { + rtw_vmfree(ext, len); + return -EFAULT; + } + + + +#ifdef CONFIG_DEBUG_RTW_WX_SET_PRIV + ext_dbg = rtw_vmalloc(len); + if (!ext_dbg) { + rtw_vmfree(ext, len); + return -ENOMEM; + } + + _rtw_memcpy(ext_dbg, ext, len); +#endif + + /* added for wps2.0 @20110524 */ + if (dwrq->flags == 0x8766 && len > 8) { + u32 cp_sz; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u8 *probereq_wpsie = ext; + int probereq_wpsie_len = len; + u8 wps_oui[4] = {0x0, 0x50, 0xf2, 0x04}; + + if ((_VENDOR_SPECIFIC_IE_ == probereq_wpsie[0]) && + (_rtw_memcmp(&probereq_wpsie[2], wps_oui, 4) == _TRUE)) { + cp_sz = probereq_wpsie_len > MAX_WPS_IE_LEN ? MAX_WPS_IE_LEN : probereq_wpsie_len; + + if (pmlmepriv->wps_probe_req_ie) { + u32 free_len = pmlmepriv->wps_probe_req_ie_len; + pmlmepriv->wps_probe_req_ie_len = 0; + rtw_mfree(pmlmepriv->wps_probe_req_ie, free_len); + pmlmepriv->wps_probe_req_ie = NULL; + } + + pmlmepriv->wps_probe_req_ie = rtw_malloc(cp_sz); + if (pmlmepriv->wps_probe_req_ie == NULL) { + printk("%s()-%d: rtw_malloc() ERROR!\n", __FUNCTION__, __LINE__); + ret = -EINVAL; + goto FREE_EXT; + + } + + _rtw_memcpy(pmlmepriv->wps_probe_req_ie, probereq_wpsie, cp_sz); + pmlmepriv->wps_probe_req_ie_len = cp_sz; + + } + + goto FREE_EXT; + + } + + if (len >= WEXT_CSCAN_HEADER_SIZE + && _rtw_memcmp(ext, WEXT_CSCAN_HEADER, WEXT_CSCAN_HEADER_SIZE) == _TRUE + ) { + ret = rtw_wx_set_scan(dev, info, awrq, ext); + goto FREE_EXT; + } + +#ifdef CONFIG_RTW_ANDROID + /* RTW_INFO("rtw_wx_set_priv: %s req=%s\n", dev->name, ext); */ + + i = rtw_android_cmdstr_to_num(ext); + + switch (i) { + case ANDROID_WIFI_CMD_START: + indicate_wx_custom_event(padapter, "START"); + break; + case ANDROID_WIFI_CMD_STOP: + indicate_wx_custom_event(padapter, "STOP"); + break; + case ANDROID_WIFI_CMD_RSSI: { + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct wlan_network *pcur_network = &pmlmepriv->cur_network; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) + sprintf(ext, "%s rssi %d", pcur_network->network.Ssid.Ssid, padapter->recvpriv.rssi); + else + sprintf(ext, "OK"); + } + break; + case ANDROID_WIFI_CMD_LINKSPEED: { + u16 mbps = rtw_get_cur_max_rate(padapter) / 10; + sprintf(ext, "LINKSPEED %d", mbps); + } + break; + case ANDROID_WIFI_CMD_MACADDR: + sprintf(ext, "MACADDR = " MAC_FMT, MAC_ARG(dev->dev_addr)); + break; + case ANDROID_WIFI_CMD_SCAN_ACTIVE: { + /* rtw_set_scan_mode(padapter, SCAN_ACTIVE); */ + sprintf(ext, "OK"); + } + break; + case ANDROID_WIFI_CMD_SCAN_PASSIVE: { + /* rtw_set_scan_mode(padapter, SCAN_PASSIVE); */ + sprintf(ext, "OK"); + } + break; + + case ANDROID_WIFI_CMD_COUNTRY: { + char country_code[10]; + sscanf(ext, "%*s %s", country_code); + rtw_set_country(padapter, country_code); + sprintf(ext, "OK"); + } + break; + default: + #ifdef CONFIG_DEBUG_RTW_WX_SET_PRIV + RTW_INFO("%s: %s unknowned req=%s\n", __FUNCTION__, + dev->name, ext_dbg); + #endif + + sprintf(ext, "OK"); + + } + + if (copy_to_user(dwrq->pointer, ext, min(dwrq->length, (u16)(strlen(ext) + 1)))) + ret = -EFAULT; + +#ifdef CONFIG_DEBUG_RTW_WX_SET_PRIV + RTW_INFO("%s: %s req=%s rep=%s dwrq->length=%d, strlen(ext)+1=%d\n", __FUNCTION__, + dev->name, ext_dbg , ext, dwrq->length, (u16)(strlen(ext) + 1)); +#endif +#endif /* end of CONFIG_ANDROID */ + + +FREE_EXT: + + rtw_vmfree(ext, len); + #ifdef CONFIG_DEBUG_RTW_WX_SET_PRIV + rtw_vmfree(ext_dbg, len); + #endif + + /* RTW_INFO("rtw_wx_set_priv: (SIOCSIWPRIV) %s ret=%d\n", */ + /* dev->name, ret); */ + + return ret; + +} +#endif /*CONFIG_IOCTL_WEXT*/ + +#ifdef CONFIG_WOWLAN +static int rtw_wowlan_ctrl(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wowlan_ioctl_param poidparam; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + int ret = 0; + systime start_time = rtw_get_current_time(); + poidparam.subcode = 0; + + RTW_INFO("+rtw_wowlan_ctrl: %s\n", extra); + + if (!check_fwstate(pmlmepriv, WIFI_ASOC_STATE) && + check_fwstate(pmlmepriv, WIFI_STATION_STATE) && + !WOWLAN_IS_STA_MIX_MODE(padapter)) { +#ifdef CONFIG_PNO_SUPPORT + pwrctrlpriv->wowlan_pno_enable = _TRUE; +#else + RTW_INFO("[%s] WARNING: Please Connect With AP First!!\n", __func__); + goto _rtw_wowlan_ctrl_exit_free; +#endif /* CONFIG_PNO_SUPPORT */ + } + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY)) + rtw_scan_abort(padapter); + + if (_rtw_memcmp(extra, "enable", 6)) + + + rtw_suspend_common(padapter); + + else if (_rtw_memcmp(extra, "disable", 7)) { +#ifdef CONFIG_USB_HCI + RTW_ENABLE_FUNC(padapter, DF_RX_BIT); + RTW_ENABLE_FUNC(padapter, DF_TX_BIT); +#endif + rtw_resume_common(padapter); + +#ifdef CONFIG_PNO_SUPPORT + pwrctrlpriv->wowlan_pno_enable = _FALSE; +#endif /* CONFIG_PNO_SUPPORT */ + + } else { + RTW_INFO("[%s] Invalid Parameter.\n", __func__); + goto _rtw_wowlan_ctrl_exit_free; + } + /* mutex_lock(&ioctl_mutex); */ +_rtw_wowlan_ctrl_exit_free: + RTW_INFO("-rtw_wowlan_ctrl( subcode = %d)\n", poidparam.subcode); + RTW_PRINT("%s in %d ms\n", __func__, + rtw_get_passing_time_ms(start_time)); + return ret; +} + +/* + * IP filter This pattern if for a frame containing a ip packet: + * AA:AA:AA:AA:AA:AA:BB:BB:BB:BB:BB:BB:CC:CC:DD:-:-:-:-:-:-:-:-:EE:-:-:FF:FF:FF:FF:GG:GG:GG:GG:HH:HH:II:II + * + * A: Ethernet destination address + * B: Ethernet source address + * C: Ethernet protocol type + * D: IP header VER+Hlen, use: 0x45 (4 is for ver 4, 5 is for len 20) + * E: IP protocol + * F: IP source address ( 192.168.0.4: C0:A8:00:2C ) + * G: IP destination address ( 192.168.0.4: C0:A8:00:2C ) + * H: Source port (1024: 04:00) + * I: Destination port (1024: 04:00) + */ + +static int rtw_wowlan_set_pattern(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct wowlan_ioctl_param poidparam; + int ret = 0; + u8 input[MAX_IN_PATTERN_SIZE]; + u8 index = 0; + + poidparam.subcode = 0; + + if (!check_fwstate(pmlmepriv, WIFI_ASOC_STATE) && + check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + ret = -EFAULT; + RTW_INFO("Please Connect With AP First!!\n"); + goto _rtw_wowlan_set_pattern_exit; + } + + if ((wrqu->data.length <= 0) || (wrqu->data.length > MAX_IN_PATTERN_SIZE)) { + ret = -EFAULT; + RTW_INFO("ERROR: parameter length error, len=%d\n", wrqu->data.length); + goto _rtw_wowlan_set_pattern_exit; + } else { + /* set pattern */ + if (copy_from_user(input, + wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + /* leave PS first */ + rtw_ps_deny(padapter, PS_DENY_IOCTL); + LeaveAllPowerSaveModeDirect(padapter); + if ((strncmp(input, "pattern=", 8) == 0) ||(strncmp(input, "ack_pattern=", 12) == 0)) { + if (pwrpriv->wowlan_pattern_idx >= MAX_WKFM_CAM_NUM) { + RTW_INFO("WARNING: priv-pattern is full(idx: %d)\n", + pwrpriv->wowlan_pattern_idx); + RTW_INFO("WARNING: please clean priv-pattern first\n"); + ret = -EINVAL; + goto _rtw_wowlan_set_pattern_exit; + } else { + index = pwrpriv->wowlan_pattern_idx; + ret = rtw_wowlan_parser_pattern_cmd(input, + pwrpriv->patterns[index].content, + &pwrpriv->patterns[index].len, + pwrpriv->patterns[index].mask); + + if (ret == _TRUE) { + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + if(strncmp(input, "ack_pattern=", 12) == 0) + pwrpriv->wowlan_keep_alive_ack_index = index; + else + pwrpriv->wowlan_wake_pattern_index = index; + RTW_INFO("pwrpriv->wowlan_keep_alive_ack_index =%d\n",pwrpriv->wowlan_keep_alive_ack_index); + RTW_INFO("pwrpriv->wowlan_wake_pattern_index =%d\n",pwrpriv->wowlan_wake_pattern_index); + #endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + pwrpriv->wowlan_pattern_idx++; + } + } + } else if (strncmp(input, "clean", 5) == 0) { + poidparam.subcode = WOWLAN_PATTERN_CLEAN; + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + pwrpriv->wowlan_wake_pattern_index = 0xFF; + pwrpriv->wowlan_keep_alive_ack_index = 0xFF; + #endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + + rtw_hal_set_hwreg(padapter, + HW_VAR_WOWLAN, (u8 *)&poidparam); + } else if (strncmp(input, "show", 4) == 0) { + rtw_wow_pattern_cam_dump(padapter); + rtw_wow_pattern_sw_dump(padapter); + } else { + RTW_INFO("ERROR: incorrect parameter!\n"); + ret = -EINVAL; + } + rtw_ps_deny_cancel(padapter, PS_DENY_IOCTL); + } +_rtw_wowlan_set_pattern_exit: + return ret; +} + +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN +static int rtw_wowlan_set_keep_alive_pattern(struct net_device *dev, struct iw_request_info *info, union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + + int ret = 0,totoal_len=0,i=0,len=0; + char *cp = NULL; + u32 mode = 0xFF; /*para1*/ + u16 period = 15*10; /* para2;units:100ms,default 15s*/ + char tx_pattern[512]; /*para3*/ + u32 retry_intervel = 2*10; /* para4;units:100ms,default 2s*/ + u32 retry_limit_count = 5; /*para5*/ + + ret = sscanf(extra, "%d %hu %s %d %d", &mode , &period, tx_pattern, &retry_intervel, &retry_limit_count); + pwrpriv->wowlan_keep_alive_mode = mode; + + RTW_INFO("[%s] ret =%d \n", __func__ ,ret); + totoal_len = strlen(tx_pattern); + RTW_INFO("[%s] totoal_len=%d \n", __func__ ,totoal_len); + + if (mode && (ret < 3)) + return -EINVAL; + + if (((mode ==2) ||(mode ==3)) && ((retry_intervel*retry_limit_count) > period)) { + RTW_INFO("[%s] retry_intervel*retry_limit_count need smaller than period\n", __func__ ); + return -EINVAL; + } + + switch(mode){ + case wow_keep_alive_pattern_disable: + /*disable this feature*/ + pwrpriv->keep_alive_pattern_loc = 0; + pwrpriv->keep_alive_pattern_len = 0; + pwrpriv->wowlan_keep_alive_period = 0; + pwrpriv->wowlan_keep_alive_ack_index = 0xFF; + pwrpriv->wowlan_wake_pattern_index = 0xFF; + pwrpriv->wowlan_keep_alive_retry_interval = 0; + pwrpriv->wowlan_keep_alive_retry_counter = 0; + _rtw_memset(pwrpriv->keep_alive_pattern,0,WLAN_MAX_KEEP_ALIVE_IE_LEN); + RTW_INFO("[%s] clear pattern \n", __func__ ); + ret = _SUCCESS; + break; + case wow_keep_alive_pattern_tx: + /*only tx udp packet*/ + pwrpriv->wowlan_keep_alive_period = period; + pwrpriv->wowlan_keep_alive_retry_interval = 0; + pwrpriv->wowlan_keep_alive_retry_counter = 0; + RTW_INFO("[%s] wow_keep_alive_pattern_tx \n", __func__ ); + break; + case wow_keep_alive_pattern_trx: + /*trx+no need wakeup*/ + pwrpriv->wowlan_keep_alive_period = period; + pwrpriv->wowlan_keep_alive_retry_interval = retry_intervel; + pwrpriv->wowlan_keep_alive_retry_counter = retry_limit_count; + RTW_INFO("[%s] wow_keep_alive_pattern_trx \n", __func__ ); + break; + case wow_keep_alive_pattern_trx_with_ack: + /*trx+need wakeup*/ + pwrpriv->wowlan_keep_alive_period = period; + pwrpriv->wowlan_keep_alive_retry_interval = retry_intervel; + pwrpriv->wowlan_keep_alive_retry_counter = retry_limit_count; + RTW_INFO("[%s] wow_keep_alive_pattern_trx_with_ack \n", __func__ ); + break; + default: + RTW_INFO("[%s] please setting valid mode \n", __func__ ); + ret = -EINVAL; + break; + + } + + if((mode == 0) || (mode > 4)) + return ret; + + totoal_len = strlen(tx_pattern); + RTW_INFO("[%s] totoal_len=%d \n", __func__ ,totoal_len); + if (totoal_len > WLAN_MAX_KEEP_ALIVE_IE_LEN*2) { + RTW_INFO("[%s] Fail , not support ie length extend %d\n", __func__ , WLAN_MAX_KEEP_ALIVE_IE_LEN); + return -EFAULT; + } + RTW_INFO("[%s] period = %hu ,ie = %s , len = %d\n", __func__ , period , tx_pattern , totoal_len); + + + if (totoal_len > 0) { + RTW_INFO("[%s] pwrpriv->keep_alive_pattern==========> \n", __func__ ); + for (i = 0 ; i keep_alive_pattern[len] = key_2char2num(tx_pattern[i], tx_pattern[i + 1]); + RTW_INFO("[0x%x] ",pwrpriv->keep_alive_pattern[len]); + len++; + } + RTW_INFO(" \n" ); + pwrpriv->keep_alive_pattern_len = len; + } + + return ret; +} +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#endif /* CONFIG_WOWLAN */ + +#ifdef CONFIG_AP_WOWLAN +static int rtw_ap_wowlan_ctrl(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct wowlan_ioctl_param poidparam; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct sta_info *psta = NULL; + int ret = 0; + systime start_time = rtw_get_current_time(); + poidparam.subcode = 0; + + RTW_INFO("+rtw_ap_wowlan_ctrl: %s\n", extra); + + if (!check_fwstate(pmlmepriv, WIFI_AP_STATE)) { + RTW_INFO("[%s] It is not AP mode!!\n", __func__); + goto _rtw_ap_wowlan_ctrl_exit_free; + } + + if (_rtw_memcmp(extra, "enable", 6)) { + + pwrctrlpriv->wowlan_ap_mode = _TRUE; + + rtw_suspend_common(padapter); + } else if (_rtw_memcmp(extra, "disable", 7)) { +#ifdef CONFIG_USB_HCI + RTW_ENABLE_FUNC(padapter, DF_RX_BIT); + RTW_ENABLE_FUNC(padapter, DF_TX_BIT); +#endif + rtw_resume_common(padapter); + } else { + RTW_INFO("[%s] Invalid Parameter.\n", __func__); + goto _rtw_ap_wowlan_ctrl_exit_free; + } + /* mutex_lock(&ioctl_mutex); */ +_rtw_ap_wowlan_ctrl_exit_free: + RTW_INFO("-rtw_ap_wowlan_ctrl( subcode = %d)\n", poidparam.subcode); + RTW_PRINT("%s in %d ms\n", __func__, + rtw_get_passing_time_ms(start_time)); +_rtw_ap_wowlan_ctrl_exit: + return ret; +} +#endif /* CONFIG_AP_WOWLAN */ + +static int rtw_pm_set(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + unsigned mode = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_INFO("[%s] extra = %s\n", __FUNCTION__, extra); + + if (_rtw_memcmp(extra, "lps=", 4)) { + sscanf(extra + 4, "%u", &mode); + ret = rtw_pm_set_lps(padapter, mode); + } else if (_rtw_memcmp(extra, "ips=", 4)) { + sscanf(extra + 4, "%u", &mode); + ret = rtw_pm_set_ips(padapter, mode); + } else if (_rtw_memcmp(extra, "lps_level=", 10)) { + if (sscanf(extra + 10, "%u", &mode) > 0) + ret = rtw_pm_set_lps_level(padapter, mode); +#ifdef CONFIG_LPS_1T1R + } else if (_rtw_memcmp(extra, "lps_1t1r=", 9)) { + if (sscanf(extra + 9, "%u", &mode) > 0) + ret = rtw_pm_set_lps_1t1r(padapter, mode); +#endif + } +#ifdef CONFIG_WOWLAN + else if (_rtw_memcmp(extra, "wow_lps=", 8)) { + sscanf(extra + 8, "%u", &mode); + ret = rtw_pm_set_wow_lps(padapter, mode); + } else if (_rtw_memcmp(extra, "wow_lps_level=", 14)) { + if (sscanf(extra + 14, "%u", &mode) > 0) + ret = rtw_pm_set_wow_lps_level(padapter, mode); + #ifdef CONFIG_LPS_1T1R + } else if (_rtw_memcmp(extra, "wow_lps_1t1r=", 13)) { + if (sscanf(extra + 13, "%u", &mode) > 0) + ret = rtw_pm_set_wow_lps_1t1r(padapter, mode); + #endif + } +#endif /* CONFIG_WOWLAN */ + else + ret = -EINVAL; + + return ret; +} +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + +int rtw_vendor_ie_get_raw_data(struct net_device *dev, u32 vendor_ie_num, + char *extra, u32 length) +{ + int j; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u32 vendor_ie_mask = 0; + char *pstring; + + if (vendor_ie_num >= WLAN_MAX_VENDOR_IE_NUM) { + RTW_INFO("[%s] only support %d vendor ie\n", __func__ , + WLAN_MAX_VENDOR_IE_NUM); + return -EFAULT; + } + + if (pmlmepriv->vendor_ielen[vendor_ie_num] == 0) { + RTW_INFO("[%s] Fail, vendor_ie_num: %d is not set\n", __func__, + vendor_ie_num); + return -EFAULT; + } + + if (length < 2 * pmlmepriv->vendor_ielen[vendor_ie_num] + 5) { + RTW_INFO("[%s] Fail, buffer size is too small\n", __func__); + return -EFAULT; + } + + vendor_ie_mask = pmlmepriv->vendor_ie_mask[vendor_ie_num]; + _rtw_memset(extra, 0, length); + + pstring = extra; + pstring += sprintf(pstring, "%d,%x,", vendor_ie_num, vendor_ie_mask); + + for (j = 0; j < pmlmepriv->vendor_ielen[vendor_ie_num]; j++) + pstring += sprintf(pstring, "%02x", pmlmepriv->vendor_ie[vendor_ie_num][j]); + + length = pstring - extra; + return length; +} + +int rtw_vendor_ie_get_data(struct net_device *dev, int vendor_ie_num, char *extra) +{ + int j; + char *pstring; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u32 vendor_ie_mask = 0; + __u16 length = 0; + + vendor_ie_mask = pmlmepriv->vendor_ie_mask[vendor_ie_num]; + pstring = extra; + pstring += sprintf(pstring , "\nVendor IE num %d , Mask:%x " , vendor_ie_num , vendor_ie_mask); + + if (vendor_ie_mask & WIFI_BEACON_VENDOR_IE_BIT) + pstring += sprintf(pstring , "[Beacon]"); + if (vendor_ie_mask & WIFI_PROBEREQ_VENDOR_IE_BIT) + pstring += sprintf(pstring , "[Probe Req]"); + if (vendor_ie_mask & WIFI_PROBERESP_VENDOR_IE_BIT) + pstring += sprintf(pstring , "[Probe Resp]"); + if (vendor_ie_mask & WIFI_ASSOCREQ_VENDOR_IE_BIT) + pstring += sprintf(pstring , "[Assoc Req]"); + if (vendor_ie_mask & WIFI_ASSOCRESP_VENDOR_IE_BIT) + pstring += sprintf(pstring , "[Assoc Resp]"); +#ifdef CONFIG_P2P + if (vendor_ie_mask & WIFI_P2P_PROBEREQ_VENDOR_IE_BIT) + pstring += sprintf(pstring , "[P2P_Probe Req]"); + if (vendor_ie_mask & WIFI_P2P_PROBERESP_VENDOR_IE_BIT) + pstring += sprintf(pstring , "[P2P_Probe Resp]"); +#endif + + pstring += sprintf(pstring , "\nVendor IE:\n"); + for (j = 0 ; j < pmlmepriv->vendor_ielen[vendor_ie_num] ; j++) + pstring += sprintf(pstring , "%02x" , pmlmepriv->vendor_ie[vendor_ie_num][j]); + + length = pstring - extra; + return length; + +} + +int rtw_vendor_ie_get(struct net_device *dev, struct iw_request_info *info, union iwreq_data *wrqu, char *extra) +{ + int ret = 0, vendor_ie_num = 0, cmdlen; + struct iw_point *p; + u8 *ptmp; + + p = &wrqu->data; + cmdlen = p->length; + if (0 == cmdlen) + return -EINVAL; + + ptmp = (u8 *)rtw_malloc(cmdlen); + if (NULL == ptmp) + return -ENOMEM; + + if (copy_from_user(ptmp, p->pointer, cmdlen)) { + ret = -EFAULT; + goto exit; + } + ret = sscanf(ptmp , "%d", &vendor_ie_num); + if (vendor_ie_num > WLAN_MAX_VENDOR_IE_NUM - 1) { + ret = -EFAULT; + goto exit; + } + + wrqu->data.length = rtw_vendor_ie_get_data(dev, vendor_ie_num, extra); + +exit: + rtw_mfree(ptmp, cmdlen); + + return 0; +} + +int rtw_vendor_ie_set(struct net_device *dev, struct iw_request_info *info, union iwreq_data *wrqu, char *extra) +{ + int ret = 0, i , len = 0 , totoal_ie_len = 0 , total_ie_len_byte = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + u32 vendor_ie_mask = 0; + u32 vendor_ie_num = 0; + u32 vendor_ie_mask_max = BIT(WLAN_MAX_VENDOR_IE_MASK_MAX) - 1; + u32 id, elen; + + ret = sscanf(extra, "%d,%x,%*s", &vendor_ie_num , &vendor_ie_mask); + if (strrchr(extra , ',')) + extra = strrchr(extra , ',') + 1; + else + return -EINVAL; + totoal_ie_len = strlen(extra); + RTW_INFO("[%s] vendor_ie_num = %d , vendor_ie_mask = 0x%x , vendor_ie = %s , len = %d\n", __func__ , vendor_ie_num , vendor_ie_mask , extra , totoal_ie_len); + + if (vendor_ie_num > WLAN_MAX_VENDOR_IE_NUM - 1) { + RTW_INFO("[%s] Fail, only support %d vendor ie\n", __func__ , WLAN_MAX_VENDOR_IE_NUM); + return -EFAULT; + } + + if (totoal_ie_len > WLAN_MAX_VENDOR_IE_LEN) { + RTW_INFO("[%s] Fail , not support ie length extend %d\n", __func__ , WLAN_MAX_VENDOR_IE_LEN); + return -EFAULT; + } + + if (vendor_ie_mask > vendor_ie_mask_max) { + RTW_INFO("[%s] Fail, not support vendor_ie_mask more than 0x%x\n", __func__ , vendor_ie_mask_max); + return -EFAULT; + } + + if (vendor_ie_mask == 0) { + RTW_INFO("[%s] Clear vendor_ie_num %d group\n", __func__ , vendor_ie_num); + goto _clear_path; + } + + if (totoal_ie_len % 2 != 0) { + RTW_INFO("[%s] Fail , IE length = %zu is odd\n" , __func__ , strlen(extra)); + return -EFAULT; + } + + if (totoal_ie_len > 0) { + for (i = 0 ; i < strlen(extra) ; i += 2) { + pmlmepriv->vendor_ie[vendor_ie_num][len] = key_2char2num(extra[i] , extra[i + 1]); + if (len == 0) { + id = pmlmepriv->vendor_ie[vendor_ie_num][len]; + if (id != WLAN_EID_VENDOR_SPECIFIC) { + RTW_INFO("[%s] Fail , VENDOR SPECIFIC IE ID \"%x\" was not correct\n", __func__ , id); + goto _clear_path; + } + } else if (len == 1) { + total_ie_len_byte = (totoal_ie_len / 2) - 2; + elen = pmlmepriv->vendor_ie[vendor_ie_num][len]; + if (elen != total_ie_len_byte) { + RTW_INFO("[%s] Fail , Input IE length = \"%d\"(hex:%x) bytes , not match input total IE context length \"%d\" bytes\n", __func__ , elen , elen , + total_ie_len_byte); + goto _clear_path; + } + } + len++; + } + pmlmepriv->vendor_ielen[vendor_ie_num] = len; + } else + pmlmepriv->vendor_ielen[vendor_ie_num] = 0; + + + + if (vendor_ie_mask & WIFI_BEACON_VENDOR_IE_BIT) + RTW_INFO("[%s] Beacon append vendor ie\n", __func__); + if (vendor_ie_mask & WIFI_PROBEREQ_VENDOR_IE_BIT) + RTW_INFO("[%s] Probe Req append vendor ie\n", __func__); + if (vendor_ie_mask & WIFI_PROBERESP_VENDOR_IE_BIT) + RTW_INFO("[%s] Probe Resp append vendor ie\n", __func__); + if (vendor_ie_mask & WIFI_ASSOCREQ_VENDOR_IE_BIT) + RTW_INFO("[%s] Assoc Req append vendor ie\n", __func__); + if (vendor_ie_mask & WIFI_ASSOCRESP_VENDOR_IE_BIT) + RTW_INFO("[%s] Assoc Resp append vendor ie\n", __func__); +#ifdef CONFIG_P2P + if (vendor_ie_mask & WIFI_P2P_PROBEREQ_VENDOR_IE_BIT) + RTW_INFO("[%s] P2P Probe Req append vendor ie\n", __func__); + if (vendor_ie_mask & WIFI_P2P_PROBERESP_VENDOR_IE_BIT) + RTW_INFO("[%s] P2P Probe Resp append vendor ie\n", __func__); +#endif + + pmlmepriv->vendor_ie_mask[vendor_ie_num] = vendor_ie_mask; + + return ret; + +_clear_path: + _rtw_memset(pmlmepriv->vendor_ie[vendor_ie_num] , 0 , sizeof(u32) * WLAN_MAX_VENDOR_IE_LEN); + pmlmepriv->vendor_ielen[vendor_ie_num] = 0; + pmlmepriv->vendor_ie_mask[vendor_ie_num] = 0; + return -EFAULT; +} +#endif + +static int rtw_mp_efuse_get(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wdata, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + PEFUSE_HAL pEfuseHal; + struct iw_point *wrqu; + + u8 ips_mode = IPS_NUM; /* init invalid value */ + u8 lps_mode = PS_MODE_NUM; /* init invalid value */ + struct pwrctrl_priv *pwrctrlpriv ; + u8 *data = NULL; + u8 *rawdata = NULL; + char *pch, *ptmp, *token, *tmp[3] = {0x00, 0x00, 0x00}; + u16 i = 0, j = 0, mapLen = 0, addr = 0, cnts = 0; + u16 max_available_len = 0, raw_cursize = 0, raw_maxsize = 0; + u16 mask_len; + u8 mask_buf[64] = ""; + int err; + char *pextra = NULL; +#ifdef CONFIG_IOL + u8 org_fw_iol = padapter->registrypriv.fw_iol;/* 0:Disable, 1:enable, 2:by usb speed */ +#endif + + wrqu = (struct iw_point *)wdata; + pwrctrlpriv = adapter_to_pwrctl(padapter); + pEfuseHal = &pHalData->EfuseHal; + + err = 0; + data = rtw_zmalloc(EFUSE_BT_MAX_MAP_LEN); + if (data == NULL) { + err = -ENOMEM; + goto exit; + } + rawdata = rtw_zmalloc(EFUSE_BT_MAX_MAP_LEN); + if (rawdata == NULL) { + err = -ENOMEM; + goto exit; + } + + if (copy_from_user(extra, wrqu->pointer, wrqu->length)) { + err = -EFAULT; + goto exit; + } + + *(extra + wrqu->length) = '\0'; + +#ifdef CONFIG_LPS + lps_mode = pwrctrlpriv->power_mgnt;/* keep org value */ + rtw_pm_set_lps(padapter, PS_MODE_ACTIVE); +#endif + +#ifdef CONFIG_IPS + ips_mode = pwrctrlpriv->ips_mode;/* keep org value */ + rtw_pm_set_ips(padapter, IPS_NONE); +#endif + + pch = extra; + RTW_INFO("%s: in=%s\n", __FUNCTION__, extra); + + i = 0; + /* mac 16 "00e04c871200" rmap,00,2 */ + while ((token = strsep(&pch, ",")) != NULL) { + if (i > 2) + break; + tmp[i] = token; + i++; + } +#ifdef CONFIG_IOL + padapter->registrypriv.fw_iol = 0;/* 0:Disable, 1:enable, 2:by usb speed */ +#endif + + if (strcmp(tmp[0], "status") == 0) { + sprintf(extra, "Load File efuse=%s,Load File MAC=%s" + , pHalData->efuse_file_status == EFUSE_FILE_FAILED ? "FAIL" : "OK" + , pHalData->macaddr_file_status == MACADDR_FILE_FAILED ? "FAIL" : "OK" + ); + goto exit; + } else if (strcmp(tmp[0], "drvmap") == 0) { + static u8 drvmaporder = 0; + u8 *efuse; + u32 shift, cnt; + u32 blksz = 0x200; /* The size of one time show, default 512 */ + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&mapLen, _FALSE); + + efuse = pHalData->efuse_eeprom_data; + + shift = blksz * drvmaporder; + efuse += shift; + cnt = mapLen - shift; + + if (cnt > blksz) { + cnt = blksz; + drvmaporder++; + } else + drvmaporder = 0; + + sprintf(extra, "\n"); + for (i = 0; i < cnt; i += 16) { + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%02x\t", shift + i); + for (j = 0; j < 8; j++) + pextra += sprintf(pextra, "%02X ", efuse[i + j]); + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) + pextra += sprintf(pextra, "%02X ", efuse[i + j]); + pextra += sprintf(pextra, "\n"); + } + if ((shift + cnt) < mapLen) + pextra += sprintf(pextra, "\t...more (left:%d/%d)\n", mapLen-(shift + cnt), mapLen); + + } else if (strcmp(tmp[0], "realmap") == 0) { + static u8 order = 0; + u8 *efuse; + u32 shift, cnt; + u32 blksz = 0x200; /* The size of one time show, default 512 */ + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN , (void *)&mapLen, _FALSE); + efuse = pEfuseHal->fakeEfuseInitMap; + if (rtw_efuse_mask_map_read(padapter, 0, mapLen, efuse) == _FAIL) { + RTW_INFO("%s: read realmap Fail!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + +#if 0 + RTW_INFO("OFFSET\tVALUE(hex)\n"); + for (i = 0; i < mapLen; i += 16) { + RTW_INFO("0x%02x\t", i); + for (j = 0; j < 8; j++) + RTW_INFO("%02X ", efuse[i + j]); + RTW_INFO("\t"); + for (; j < 16; j++) + RTW_INFO("%02X ", efuse[i + j]); + RTW_INFO("\n"); + } + RTW_INFO("\n"); +#endif + + shift = blksz * order; + efuse += shift; + cnt = mapLen - shift; + if (cnt > blksz) { + cnt = blksz; + order++; + } else + order = 0; + + sprintf(extra, "\n"); + for (i = 0; i < cnt; i += 16) { + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%02x\t", shift + i); + for (j = 0; j < 8; j++) + pextra += sprintf(pextra, "%02X ", efuse[i + j]); + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) + pextra += sprintf(pextra, "%02X ", efuse[i + j]); + pextra += sprintf(pextra, "\n"); + } + if ((shift + cnt) < mapLen) + pextra += sprintf(pextra, "\t...more (left:%d/%d)\n", mapLen-(shift + cnt), mapLen); + } else if (strcmp(tmp[0], "rmap") == 0) { + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + RTW_INFO("%s: rmap Fail!! Parameters error!\n", __FUNCTION__); + err = -EINVAL; + goto exit; + } + + /* rmap addr cnts */ + addr = simple_strtoul(tmp[1], &ptmp, 16); + RTW_INFO("%s: addr=%x\n", __FUNCTION__, addr); + + cnts = simple_strtoul(tmp[2], &ptmp, 10); + if (cnts == 0) { + RTW_INFO("%s: rmap Fail!! cnts error!\n", __FUNCTION__); + err = -EINVAL; + goto exit; + } + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN , (void *)&max_available_len, _FALSE); + if ((addr + cnts) > max_available_len) { + RTW_INFO("%s: addr(0x%X)+cnts(%d) parameter error!\n", __FUNCTION__, addr, cnts); + err = -EINVAL; + goto exit; + } + + if (rtw_efuse_mask_map_read(padapter, addr, cnts, data) == _FAIL) { + RTW_INFO("%s: rtw_efuse_mask_map_read error!\n", __func__); + err = -EFAULT; + goto exit; + } + + /* RTW_INFO("%s: data={", __FUNCTION__); */ + *extra = 0; + pextra = extra; + for (i = 0; i < cnts; i++) { + /* RTW_INFO("0x%02x ", data[i]); */ + pextra += sprintf(pextra, "0x%02X ", data[i]); + } + /* RTW_INFO("}\n"); */ + } else if (strcmp(tmp[0], "realraw") == 0) { + static u8 raw_order = 0; + u32 shift, cnt; + u32 blksz = 0x200; /* The size of one time show, default 512 */ + + addr = 0; + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_REAL_CONTENT_LEN , (void *)&mapLen, _FALSE); + RTW_INFO("Real content len = %d\n",mapLen ); + + if (rtw_efuse_access(padapter, _FALSE, addr, mapLen, rawdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_access Fail!!\n", __func__); + err = -EFAULT; + goto exit; + } + + _rtw_memset(extra, '\0', strlen(extra)); + + shift = blksz * raw_order; + rawdata += shift; + cnt = mapLen - shift; + if (cnt > blksz) { + cnt = blksz; + raw_order++; + } else + raw_order = 0; + + sprintf(extra, "\n"); + for (i = 0; i < cnt; i += 16) { + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%02x\t", shift + i); + for (j = 0; j < 8; j++) + pextra += sprintf(pextra, "%02X ", rawdata[i + j]); + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) + pextra += sprintf(pextra, "%02X ", rawdata[i + j]); + pextra += sprintf(pextra, "\n"); + } + if ((shift + cnt) < mapLen) + pextra += sprintf(pextra, "\t...more (left:%d/%d)\n", mapLen-(shift + cnt), mapLen); + + } else if (strcmp(tmp[0], "btrealraw") == 0) { + static u8 bt_raw_order = 0; + u32 shift, cnt; + u32 blksz = 0x200; /* The size of one time show, default 512 */ + + addr = 0; + EFUSE_GetEfuseDefinition(padapter, EFUSE_BT, TYPE_EFUSE_REAL_CONTENT_LEN, (void *)&mapLen, _FALSE); + RTW_INFO("Real content len = %d\n", mapLen); +#ifdef RTW_HALMAC + if (rtw_efuse_bt_access(padapter, _FALSE, 0, mapLen, rawdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_access Fail!!\n", __func__); + err = -EFAULT; + goto exit; + } +#else + rtw_write8(padapter, 0x35, 0x1); + + if (rtw_efuse_access(padapter, _FALSE, addr, mapLen, rawdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_access Fail!!\n", __func__); + err = -EFAULT; + goto exit; + } +#endif + _rtw_memset(extra, '\0', strlen(extra)); + + shift = blksz * bt_raw_order; + rawdata += shift; + cnt = mapLen - shift; + if (cnt > blksz) { + cnt = blksz; + bt_raw_order++; + } else + bt_raw_order = 0; + + sprintf(extra, "\n"); + for (i = 0; i < cnt; i += 16) { + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%02x\t", shift + i); + for (j = 0; j < 8; j++) + pextra += sprintf(pextra, "%02X ", rawdata[i + j]); + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) + pextra += sprintf(pextra, "%02X ", rawdata[i + j]); + pextra += sprintf(pextra, "\n"); + } + if ((shift + cnt) < mapLen) + pextra += sprintf(pextra, "\t...more (left:%d/%d)\n", mapLen-(shift + cnt), mapLen); + + } else if (strcmp(tmp[0], "mac") == 0) { + if (hal_efuse_macaddr_offset(padapter) == -1) { + err = -EFAULT; + goto exit; + } + + addr = hal_efuse_macaddr_offset(padapter); + cnts = 6; + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&max_available_len, _FALSE); + if ((addr + cnts) > max_available_len) { + RTW_INFO("%s: addr(0x%02x)+cnts(%d) parameter error!\n", __FUNCTION__, addr, cnts); + err = -EFAULT; + goto exit; + } + + if (rtw_efuse_mask_map_read(padapter, addr, cnts, data) == _FAIL) { + RTW_INFO("%s: rtw_efuse_mask_map_read error!\n", __func__); + err = -EFAULT; + goto exit; + } + + /* RTW_INFO("%s: MAC address={", __FUNCTION__); */ + *extra = 0; + pextra = extra; + for (i = 0; i < cnts; i++) { + /* RTW_INFO("%02X", data[i]); */ + pextra += sprintf(pextra, "%02X", data[i]); + if (i != (cnts - 1)) { + /* RTW_INFO(":"); */ + pextra += sprintf(pextra, ":"); + } + } + /* RTW_INFO("}\n"); */ + } else if (strcmp(tmp[0], "vidpid") == 0) { +#ifdef CONFIG_RTL8188E +#ifdef CONFIG_USB_HCI + addr = EEPROM_VID_88EU; +#endif +#ifdef CONFIG_PCI_HCI + addr = EEPROM_VID_88EE; +#endif +#endif /* CONFIG_RTL8188E */ + +#ifdef CONFIG_RTL8192E +#ifdef CONFIG_USB_HCI + addr = EEPROM_VID_8192EU; +#endif +#ifdef CONFIG_PCI_HCI + addr = EEPROM_VID_8192EE; +#endif +#endif /* CONFIG_RTL8192E */ +#ifdef CONFIG_RTL8723B + addr = EEPROM_VID_8723BU; +#endif /* CONFIG_RTL8192E */ + +#ifdef CONFIG_RTL8188F + addr = EEPROM_VID_8188FU; +#endif /* CONFIG_RTL8188F */ + +#ifdef CONFIG_RTL8188GTV + addr = EEPROM_VID_8188GTVU; +#endif + +#ifdef CONFIG_RTL8703B +#ifdef CONFIG_USB_HCI + addr = EEPROM_VID_8703BU; +#endif +#endif /* CONFIG_RTL8703B */ + +#ifdef CONFIG_RTL8723D +#ifdef CONFIG_USB_HCI + addr = EEPROM_VID_8723DU; +#endif /* CONFIG_USB_HCI */ +#endif /* CONFIG_RTL8723D */ + + cnts = 4; + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&max_available_len, _FALSE); + if ((addr + cnts) > max_available_len) { + RTW_INFO("%s: addr(0x%02x)+cnts(%d) parameter error!\n", __FUNCTION__, addr, cnts); + err = -EFAULT; + goto exit; + } + if (rtw_efuse_mask_map_read(padapter, addr, cnts, data) == _FAIL) { + RTW_INFO("%s: rtw_efuse_access error!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + + /* RTW_INFO("%s: {VID,PID}={", __FUNCTION__); */ + *extra = 0; + pextra = extra; + for (i = 0; i < cnts; i++) { + /* RTW_INFO("0x%02x", data[i]); */ + pextra += sprintf(pextra, "0x%02X", data[i]); + if (i != (cnts - 1)) { + /* RTW_INFO(","); */ + pextra += sprintf(pextra, ","); + } + } + /* RTW_INFO("}\n"); */ + } else if (strcmp(tmp[0], "ableraw") == 0) { +#ifdef RTW_HALMAC + raw_maxsize = efuse_GetavailableSize(padapter); +#else + efuse_GetCurrentSize(padapter, &raw_cursize); + raw_maxsize = efuse_GetMaxSize(padapter); +#endif + sprintf(extra, "[available raw size]= %d bytes\n", raw_maxsize - raw_cursize); + } else if (strcmp(tmp[0], "btableraw") == 0) { + efuse_bt_GetCurrentSize(padapter, &raw_cursize); + raw_maxsize = efuse_bt_GetMaxSize(padapter); + sprintf(extra, "[available raw size]= %d bytes\n", raw_maxsize - raw_cursize); + } else if (strcmp(tmp[0], "btfmap") == 0) { + + BTEfuse_PowerSwitch(padapter, 1, _TRUE); + + mapLen = EFUSE_BT_MAX_MAP_LEN; + if (rtw_BT_efuse_map_read(padapter, 0, mapLen, pEfuseHal->BTEfuseInitMap) == _FAIL) { + RTW_INFO("%s: rtw_BT_efuse_map_read Fail!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + + /* RTW_INFO("OFFSET\tVALUE(hex)\n"); */ + sprintf(extra, "\n"); + for (i = 0; i < 512; i += 16) { /* set 512 because the iwpriv's extra size have limit 0x7FF */ + /* RTW_INFO("0x%03x\t", i); */ + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%03x\t", i); + for (j = 0; j < 8; j++) { + /* RTW_INFO("%02X ", pEfuseHal->BTEfuseInitMap[i+j]); */ + pextra += sprintf(pextra, "%02X ", pEfuseHal->BTEfuseInitMap[i+j]); + } + /* RTW_INFO("\t"); */ + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) { + /* RTW_INFO("%02X ", pEfuseHal->BTEfuseInitMap[i+j]); */ + pextra += sprintf(pextra, "%02X ", pEfuseHal->BTEfuseInitMap[i+j]); + } + /* RTW_INFO("\n"); */ + pextra += sprintf(pextra, "\n"); + } + /* RTW_INFO("\n"); */ + } else if (strcmp(tmp[0], "btbmap") == 0) { + BTEfuse_PowerSwitch(padapter, 1, _TRUE); + + mapLen = EFUSE_BT_MAX_MAP_LEN; + if (rtw_BT_efuse_map_read(padapter, 0, mapLen, pEfuseHal->BTEfuseInitMap) == _FAIL) { + RTW_INFO("%s: rtw_BT_efuse_map_read Fail!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + + /* RTW_INFO("OFFSET\tVALUE(hex)\n"); */ + sprintf(extra, "\n"); + for (i = 512; i < 1024 ; i += 16) { + /* RTW_INFO("0x%03x\t", i); */ + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%03x\t", i); + for (j = 0; j < 8; j++) { + /* RTW_INFO("%02X ", data[i+j]); */ + pextra += sprintf(pextra, "%02X ", pEfuseHal->BTEfuseInitMap[i+j]); + } + /* RTW_INFO("\t"); */ + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) { + /* RTW_INFO("%02X ", data[i+j]); */ + pextra += sprintf(pextra, "%02X ", pEfuseHal->BTEfuseInitMap[i+j]); + } + /* RTW_INFO("\n"); */ + pextra += sprintf(pextra, "\n"); + } + /* RTW_INFO("\n"); */ + } else if (strcmp(tmp[0], "btrmap") == 0) { + u8 BTStatus; + + rtw_write8(padapter, 0xa3, 0x05); /* For 8723AB ,8821S ? */ + BTStatus = rtw_read8(padapter, 0xa0); + + RTW_INFO("%s: Check 0xa0 BT Status =0x%x\n", __FUNCTION__, BTStatus); + if (BTStatus != 0x04) { + sprintf(extra, "BT Status not Active ,can't to read BT eFuse\n"); + goto exit; + } + + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + err = -EINVAL; + goto exit; + } + + BTEfuse_PowerSwitch(padapter, 1, _TRUE); + + /* rmap addr cnts */ + addr = simple_strtoul(tmp[1], &ptmp, 16); + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + + cnts = simple_strtoul(tmp[2], &ptmp, 10); + if (cnts == 0) { + RTW_INFO("%s: btrmap Fail!! cnts error!\n", __FUNCTION__); + err = -EINVAL; + goto exit; + } + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); +#ifndef RTW_HALMAC + EFUSE_GetEfuseDefinition(padapter, EFUSE_BT, TYPE_EFUSE_MAP_LEN, (void *)&max_available_len, _FALSE); + if ((addr + cnts) > max_available_len) { + RTW_INFO("%s: addr(0x%X)+cnts(%d) parameter error!\n", __FUNCTION__, addr, cnts); + err = -EFAULT; + goto exit; + } +#endif + if (rtw_BT_efuse_map_read(padapter, addr, cnts, data) == _FAIL) { + RTW_INFO("%s: rtw_BT_efuse_map_read error!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + + *extra = 0; + pextra = extra; + /* RTW_INFO("%s: bt efuse data={", __FUNCTION__); */ + for (i = 0; i < cnts; i++) { + /* RTW_INFO("0x%02x ", data[i]); */ + pextra += sprintf(pextra, " 0x%02X ", data[i]); + } + /* RTW_INFO("}\n"); */ + RTW_INFO(FUNC_ADPT_FMT ": BT MAC=[%s]\n", FUNC_ADPT_ARG(padapter), extra); + } else if (strcmp(tmp[0], "btffake") == 0) { + /* RTW_INFO("OFFSET\tVALUE(hex)\n"); */ + sprintf(extra, "\n"); + for (i = 0; i < 512; i += 16) { + /* RTW_INFO("0x%03x\t", i); */ + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%03x\t", i); + for (j = 0; j < 8; j++) { + /* RTW_INFO("%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i+j]); */ + pextra += sprintf(pextra, "%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i+j]); + } + /* RTW_INFO("\t"); */ + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) { + /* RTW_INFO("%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i+j]); */ + pextra += sprintf(pextra, "%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i+j]); + } + /* RTW_INFO("\n"); */ + pextra += sprintf(pextra, "\n"); + } + /* RTW_INFO("\n"); */ + } else if (strcmp(tmp[0], "btbfake") == 0) { + /* RTW_INFO("OFFSET\tVALUE(hex)\n"); */ + sprintf(extra, "\n"); + for (i = 512; i < 1024; i += 16) { + /* RTW_INFO("0x%03x\t", i); */ + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%03x\t", i); + for (j = 0; j < 8; j++) { + /* RTW_INFO("%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i+j]); */ + pextra += sprintf(pextra, "%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i+j]); + } + /* RTW_INFO("\t"); */ + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) { + /* RTW_INFO("%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i+j]); */ + pextra += sprintf(pextra, "%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i+j]); + } + /* RTW_INFO("\n"); */ + pextra += sprintf(pextra, "\n"); + } + /* RTW_INFO("\n"); */ + } else if (strcmp(tmp[0], "wlrfkmap") == 0) { + static u8 fk_order = 0; + u8 *efuse; + u32 shift, cnt; + u32 blksz = 0x200; /* The size of one time show, default 512 */ + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN , (void *)&mapLen, _FALSE); + efuse = pEfuseHal->fakeEfuseModifiedMap; + + shift = blksz * fk_order; + efuse += shift; + cnt = mapLen - shift; + if (cnt > blksz) { + cnt = blksz; + fk_order++; + } else + fk_order = 0; + + sprintf(extra, "\n"); + for (i = 0; i < cnt; i += 16) { + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "0x%02x\t", shift + i); + for (j = 0; j < 8; j++) + pextra += sprintf(pextra, "%02X ", efuse[i + j]); + pextra += sprintf(pextra, "\t"); + for (; j < 16; j++) + pextra += sprintf(pextra, "%02X ", efuse[i + j]); + pextra += sprintf(pextra, "\n"); + } + if ((shift + cnt) < mapLen) + pextra += sprintf(pextra, "\t...more\n"); + + } else if (strcmp(tmp[0], "wlrfkrmap") == 0) { + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + RTW_INFO("%s: rmap Fail!! Parameters error!\n", __FUNCTION__); + err = -EINVAL; + goto exit; + } + /* rmap addr cnts */ + addr = simple_strtoul(tmp[1], &ptmp, 16); + RTW_INFO("%s: addr=%x\n", __FUNCTION__, addr); + + cnts = simple_strtoul(tmp[2], &ptmp, 10); + if (cnts == 0) { + RTW_INFO("%s: rmap Fail!! cnts error!\n", __FUNCTION__); + err = -EINVAL; + goto exit; + } + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + + /* RTW_INFO("%s: data={", __FUNCTION__); */ + *extra = 0; + pextra = extra; + for (i = 0; i < cnts; i++) { + RTW_INFO("wlrfkrmap = 0x%02x\n", pEfuseHal->fakeEfuseModifiedMap[addr + i]); + pextra += sprintf(pextra, "0x%02X ", pEfuseHal->fakeEfuseModifiedMap[addr+i]); + } + } else if (strcmp(tmp[0], "btrfkrmap") == 0) { + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + RTW_INFO("%s: rmap Fail!! Parameters error!\n", __FUNCTION__); + err = -EINVAL; + goto exit; + } + /* rmap addr cnts */ + addr = simple_strtoul(tmp[1], &ptmp, 16); + RTW_INFO("%s: addr=%x\n", __FUNCTION__, addr); + + cnts = simple_strtoul(tmp[2], &ptmp, 10); + if (cnts == 0) { + RTW_INFO("%s: rmap Fail!! cnts error!\n", __FUNCTION__); + err = -EINVAL; + goto exit; + } + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + + /* RTW_INFO("%s: data={", __FUNCTION__); */ + *extra = 0; + pextra = extra; + for (i = 0; i < cnts; i++) { + RTW_INFO("wlrfkrmap = 0x%02x\n", pEfuseHal->fakeBTEfuseModifiedMap[addr + i]); + pextra += sprintf(pextra, "0x%02X ", pEfuseHal->fakeBTEfuseModifiedMap[addr+i]); + } + } else if (strcmp(tmp[0], "mask") == 0) { + *extra = 0; + mask_len = sizeof(u8) * rtw_get_efuse_mask_arraylen(padapter); + rtw_efuse_mask_array(padapter, mask_buf); + + if (padapter->registrypriv.bFileMaskEfuse == _TRUE) + _rtw_memcpy(mask_buf, maskfileBuffer, mask_len); + + sprintf(extra, "\n"); + pextra = extra + strlen(extra); + for (i = 0; i < mask_len; i++) + pextra += sprintf(pextra, "0x%02X\n", mask_buf[i]); + + } else if (strcmp(tmp[0], "btmask") == 0) { + *extra = 0; + mask_len = sizeof(u8) * rtw_get_bt_efuse_mask_arraylen(padapter); + rtw_bt_efuse_mask_array(padapter, mask_buf); + + if (padapter->registrypriv.bBTFileMaskEfuse == _TRUE) + _rtw_memcpy(mask_buf, btmaskfileBuffer, mask_len); + + sprintf(extra, "\n"); + pextra = extra + strlen(extra); + for (i = 0; i < mask_len; i++) + pextra += sprintf(pextra, "0x%02X\n", mask_buf[i]); + + } else + sprintf(extra, "Command not found!"); + +exit: + if (data) + rtw_mfree(data, EFUSE_BT_MAX_MAP_LEN); + if (rawdata) + rtw_mfree(rawdata, EFUSE_BT_MAX_MAP_LEN); + if (!err) + wrqu->length = strlen(extra); + + if (padapter->registrypriv.mp_mode == 0) { +#ifdef CONFIG_IPS + rtw_pm_set_ips(padapter, ips_mode); +#endif /* CONFIG_IPS */ + +#ifdef CONFIG_LPS + rtw_pm_set_lps(padapter, lps_mode); +#endif /* CONFIG_LPS */ + } + +#ifdef CONFIG_IOL + padapter->registrypriv.fw_iol = org_fw_iol;/* 0:Disable, 1:enable, 2:by usb speed */ +#endif + return err; +} + + +#ifdef CONFIG_MP_INCLUDED +static int rtw_mp_efuse_set(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wdata, char *extra) +{ + struct iw_point *wrqu; + PADAPTER padapter; + struct pwrctrl_priv *pwrctrlpriv ; + PHAL_DATA_TYPE pHalData; + PEFUSE_HAL pEfuseHal; + struct hal_ops *pHalFunc; + struct mp_priv *pmp_priv; + + u8 ips_mode = IPS_NUM; /* init invalid value */ + u8 lps_mode = PS_MODE_NUM; /* init invalid value */ + u32 i = 0, j = 0, jj, kk; + u8 *setdata = NULL; + u8 *ShadowMapBT = NULL; + u8 *ShadowMapWiFi = NULL; + u8 *setrawdata = NULL; + char *pch, *ptmp, *token, *tmp[3] = {0x00, 0x00, 0x00}; + u16 addr = 0xFF, cnts = 0, BTStatus = 0 , max_available_len = 0; + u16 wifimaplen; + int err; + boolean bcmpchk = _TRUE; + + + wrqu = (struct iw_point *)wdata; + padapter = rtw_netdev_priv(dev); + pwrctrlpriv = adapter_to_pwrctl(padapter); + pHalData = GET_HAL_DATA(padapter); + pEfuseHal = &pHalData->EfuseHal; + pHalFunc = &padapter->hal_func; + pmp_priv = &padapter->mppriv; + + err = 0; + + if (copy_from_user(extra, wrqu->pointer, wrqu->length)) + return -EFAULT; +#ifdef CONFIG_RTL8822C + rtw_pre_bt_efuse(padapter); +#endif + *(extra + wrqu->length) = '\0'; + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN , (void *)&wifimaplen, _FALSE); + + setdata = rtw_zmalloc(1024); + if (setdata == NULL) { + err = -ENOMEM; + goto exit; + } + ShadowMapBT = rtw_malloc(EFUSE_BT_MAX_MAP_LEN); + if (ShadowMapBT == NULL) { + err = -ENOMEM; + goto exit; + } + ShadowMapWiFi = rtw_malloc(wifimaplen); + if (ShadowMapWiFi == NULL) { + err = -ENOMEM; + goto exit; + } + setrawdata = rtw_malloc(EFUSE_MAX_SIZE); + if (setrawdata == NULL) { + err = -ENOMEM; + goto exit; + } + +#ifdef CONFIG_LPS + lps_mode = pwrctrlpriv->power_mgnt;/* keep org value */ + rtw_pm_set_lps(padapter, PS_MODE_ACTIVE); +#endif + +#ifdef CONFIG_IPS + ips_mode = pwrctrlpriv->ips_mode;/* keep org value */ + rtw_pm_set_ips(padapter, IPS_NONE); +#endif + + pch = extra; + RTW_INFO("%s: in=%s\n", __FUNCTION__, extra); + + i = 0; + while ((token = strsep(&pch, ",")) != NULL) { + if (i > 2) + break; + tmp[i] = token; + i++; + } + + /* tmp[0],[1],[2] */ + /* wmap,addr,00e04c871200 */ + if (strcmp(tmp[0], "wmap") == 0) { + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + err = -EINVAL; + goto exit; + } + +#ifndef RTW_HALMAC + /* unknown bug workaround, need to fix later */ + addr = 0x1ff; + rtw_write8(padapter, EFUSE_CTRL + 1, (addr & 0xff)); + rtw_msleep_os(10); + rtw_write8(padapter, EFUSE_CTRL + 2, ((addr >> 8) & 0x03)); + rtw_msleep_os(10); + rtw_write8(padapter, EFUSE_CTRL + 3, 0x72); + rtw_msleep_os(10); + rtw_read8(padapter, EFUSE_CTRL); +#endif /* RTW_HALMAC */ + + addr = simple_strtoul(tmp[1], &ptmp, 16); + addr &= 0xFFF; + + cnts = strlen(tmp[2]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: map data=%s\n", __FUNCTION__, tmp[2]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + setdata[jj] = key_2char2num(tmp[2][kk], tmp[2][kk + 1]); + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&max_available_len, _FALSE); + + if ((addr + cnts) > max_available_len) { + RTW_INFO("%s: addr(0x%X)+cnts(%d) parameter error!\n", __FUNCTION__, addr, cnts); + err = -EFAULT; + goto exit; + } + + if (rtw_efuse_map_write(padapter, addr, cnts, setdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_map_write error!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + *extra = 0; + RTW_INFO("%s: after rtw_efuse_map_write to _rtw_memcmp\n", __func__); + if (rtw_efuse_mask_map_read(padapter, addr, cnts, ShadowMapWiFi) == _SUCCESS) { + if (_rtw_memcmp((void *)ShadowMapWiFi , (void *)setdata, cnts)) { + RTW_INFO("%s: WiFi write map afterf compare success\n", __FUNCTION__); + sprintf(extra, "WiFi write map compare OK\n"); + err = 0; + goto exit; + } else { + sprintf(extra, "WiFi write map compare FAIL\n"); + RTW_INFO("%s: WiFi write map compare Fail\n", __FUNCTION__); + err = 0; + goto exit; + } + } + } else if (strcmp(tmp[0], "wraw") == 0) { + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + err = -EINVAL; + goto exit; + } + + addr = simple_strtoul(tmp[1], &ptmp, 16); + addr &= 0xFFF; + + cnts = strlen(tmp[2]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: raw data=%s\n", __FUNCTION__, tmp[2]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + setrawdata[jj] = key_2char2num(tmp[2][kk], tmp[2][kk + 1]); + + if (rtw_efuse_access(padapter, _TRUE, addr, cnts, setrawdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_access error!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + } else if (strcmp(tmp[0], "btwraw") == 0) { + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + err = -EINVAL; + goto exit; + } + + addr = simple_strtoul(tmp[1], &ptmp, 16); + addr &= 0xFFF; + + cnts = strlen(tmp[2]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: raw data=%s\n", __FUNCTION__, tmp[2]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + setrawdata[jj] = key_2char2num(tmp[2][kk], tmp[2][kk + 1]); +#ifdef RTW_HALMAC + if (rtw_efuse_bt_access(padapter, _TRUE, addr, cnts, setrawdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_access error!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } +#else + rtw_write8(padapter, 0x35, 1); /* switch bank 1 (BT)*/ + if (rtw_efuse_access(padapter, _TRUE, addr, cnts, setrawdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_access error!!\n", __FUNCTION__); + rtw_write8(padapter, 0x35, 0); /* switch bank 0 (WiFi)*/ + err = -EFAULT; + goto exit; + } + rtw_write8(padapter, 0x35, 0); /* switch bank 0 (WiFi)*/ +#endif + } else if (strcmp(tmp[0], "mac") == 0) { + if (tmp[1] == NULL) { + err = -EINVAL; + goto exit; + } + + /* mac,00e04c871200 */ + + if (hal_efuse_macaddr_offset(padapter) == -1) { + err = -EFAULT; + goto exit; + } + + addr = hal_efuse_macaddr_offset(padapter); + cnts = strlen(tmp[1]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + if (cnts > 6) { + RTW_INFO("%s: error data for mac addr=\"%s\"\n", __FUNCTION__, tmp[1]); + err = -EFAULT; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: MAC address=%s\n", __FUNCTION__, tmp[1]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + setdata[jj] = key_2char2num(tmp[1][kk], tmp[1][kk + 1]); + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&max_available_len, _FALSE); + + if ((addr + cnts) > max_available_len) { + RTW_INFO("%s: addr(0x%X)+cnts(%d) parameter error!\n", __FUNCTION__, addr, cnts); + err = -EFAULT; + goto exit; + } + + if (rtw_efuse_map_write(padapter, addr, cnts, setdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_map_write error!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + } else if (strcmp(tmp[0], "vidpid") == 0) { + if (tmp[1] == NULL) { + err = -EINVAL; + goto exit; + } + + /* pidvid,da0b7881 */ +#ifdef CONFIG_RTL8188E +#ifdef CONFIG_USB_HCI + addr = EEPROM_VID_88EU; +#endif +#ifdef CONFIG_PCI_HCI + addr = EEPROM_VID_88EE; +#endif +#endif /* CONFIG_RTL8188E */ + +#ifdef CONFIG_RTL8192E +#ifdef CONFIG_USB_HCI + addr = EEPROM_VID_8192EU; +#endif +#ifdef CONFIG_PCI_HCI + addr = EEPROM_VID_8192EE; +#endif +#endif /* CONFIG_RTL8188E */ + +#ifdef CONFIG_RTL8723B + addr = EEPROM_VID_8723BU; +#endif + +#ifdef CONFIG_RTL8188F + addr = EEPROM_VID_8188FU; +#endif + +#ifdef CONFIG_RTL8188GTV + addr = EEPROM_VID_8188GTVU; +#endif + +#ifdef CONFIG_RTL8703B +#ifdef CONFIG_USB_HCI + addr = EEPROM_VID_8703BU; +#endif /* CONFIG_USB_HCI */ +#endif /* CONFIG_RTL8703B */ + +#ifdef CONFIG_RTL8723D +#ifdef CONFIG_USB_HCI + addr = EEPROM_VID_8723DU; +#endif /* CONFIG_USB_HCI */ +#endif /* CONFIG_RTL8723D */ + + cnts = strlen(tmp[1]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: VID/PID=%s\n", __FUNCTION__, tmp[1]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + setdata[jj] = key_2char2num(tmp[1][kk], tmp[1][kk + 1]); + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&max_available_len, _FALSE); + if ((addr + cnts) > max_available_len) { + RTW_INFO("%s: addr(0x%X)+cnts(%d) parameter error!\n", __FUNCTION__, addr, cnts); + err = -EFAULT; + goto exit; + } + + if (rtw_efuse_map_write(padapter, addr, cnts, setdata) == _FAIL) { + RTW_INFO("%s: rtw_efuse_map_write error!!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + } else if (strcmp(tmp[0], "wldumpfake") == 0) { + if (wifimaplen > EFUSE_MAX_MAP_LEN) + cnts = EFUSE_MAX_MAP_LEN; + else + cnts = wifimaplen; + if (rtw_efuse_mask_map_read(padapter, 0, cnts, pEfuseHal->fakeEfuseModifiedMap) == _SUCCESS) + RTW_INFO("%s: WiFi hw efuse dump to Fake map success\n", __func__); + else { + RTW_INFO("%s: WiFi hw efuse dump to Fake map Fail\n", __func__); + err = -EFAULT; + } + } else if (strcmp(tmp[0], "btwmap") == 0) { + rtw_write8(padapter, 0xa3, 0x05); /* For 8723AB ,8821S ? */ + BTStatus = rtw_read8(padapter, 0xa0); + RTW_INFO("%s: btwmap before read 0xa0 BT Status =0x%x\n", __FUNCTION__, BTStatus); + if (BTStatus != 0x04) { + sprintf(extra, "BT Status not Active ,can't do Write\n"); + goto exit; + } + + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + err = -EINVAL; + goto exit; + } + +#ifndef RTW_HALMAC + BTEfuse_PowerSwitch(padapter, 1, _TRUE); + addr = 0x1ff; + rtw_write8(padapter, EFUSE_CTRL + 1, (addr & 0xff)); + rtw_msleep_os(10); + rtw_write8(padapter, EFUSE_CTRL + 2, ((addr >> 8) & 0x03)); + rtw_msleep_os(10); + rtw_write8(padapter, EFUSE_CTRL + 3, 0x72); + rtw_msleep_os(10); + rtw_read8(padapter, EFUSE_CTRL); + BTEfuse_PowerSwitch(padapter, 1, _FALSE); +#endif /* RTW_HALMAC */ + + addr = simple_strtoul(tmp[1], &ptmp, 16); + addr &= 0xFFF; + + cnts = strlen(tmp[2]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: BT data=%s\n", __FUNCTION__, tmp[2]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + setdata[jj] = key_2char2num(tmp[2][kk], tmp[2][kk + 1]); +#ifndef RTW_HALMAC + EFUSE_GetEfuseDefinition(padapter, EFUSE_BT, TYPE_EFUSE_MAP_LEN, (void *)&max_available_len, _FALSE); + if ((addr + cnts) > max_available_len) { + RTW_INFO("%s: addr(0x%X)+cnts(%d) parameter error!\n", __FUNCTION__, addr, cnts); + err = -EFAULT; + goto exit; + } +#endif + if (rtw_BT_efuse_map_write(padapter, addr, cnts, setdata) == _FAIL) { + RTW_INFO("%s: rtw_BT_efuse_map_write error!!\n", __FUNCTION__); + sprintf(extra, "BT write FAIL !!!\n"); + err = -EFAULT; + goto exit; + } + *extra = 0; + RTW_INFO("%s: after rtw_BT_efuse_map_write to _rtw_memcmp\n", __FUNCTION__); + if ((rtw_BT_efuse_map_read(padapter, addr, cnts, ShadowMapBT) == _SUCCESS)) { + if (_rtw_memcmp((void *)ShadowMapBT , (void *)setdata, cnts)) { + RTW_INFO("%s: BT write map compare OK BTStatus=0x%x\n", __FUNCTION__, BTStatus); + sprintf(extra, "BT write map compare OK"); + err = 0; + goto exit; + } else { + sprintf(extra, "BT write map compare FAIL"); + RTW_INFO("%s: BT write map compare FAIL BTStatus=0x%x\n", __FUNCTION__, BTStatus); + err = 0; + goto exit; + } + } + } else if (strcmp(tmp[0], "btwfake") == 0) { + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + err = -EINVAL; + goto exit; + } + if (pmp_priv->bprocess_mp_mode != _TRUE) { + RTW_INFO("%s: btwfake not to be exec, please first to mp_start\n", __FUNCTION__); + sprintf(extra, "Error, btwfake cant to be exec, please first to mp_start !!!!\n"); + err = 0; + goto exit; + } + addr = simple_strtoul(tmp[1], &ptmp, 16); + addr &= 0xFFF; + + cnts = strlen(tmp[2]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: BT tmp data=%s\n", __FUNCTION__, tmp[2]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + pEfuseHal->fakeBTEfuseModifiedMap[addr + jj] = key_2char2num(tmp[2][kk], tmp[2][kk + 1]); + } else if (strcmp(tmp[0], "btdumpfake") == 0) { + if (rtw_BT_efuse_map_read(padapter, 0, EFUSE_BT_MAX_MAP_LEN, pEfuseHal->fakeBTEfuseModifiedMap) == _SUCCESS) + RTW_INFO("%s: BT read all map success\n", __FUNCTION__); + else { + RTW_INFO("%s: BT read all map Fail!\n", __FUNCTION__); + err = -EFAULT; + } + } else if (strcmp(tmp[0], "btfk2map") == 0) { +#ifdef CONFIG_BT_EFUSE_MASK + if (padapter->registrypriv.bBTFileMaskEfuse != _TRUE && pmp_priv->bloadBTefusemap == _TRUE) { + RTW_INFO("%s: File BT eFuse mask file not to be loaded\n", __FUNCTION__); + sprintf(extra, "Not load BT eFuse mask file yet, Please advance to use [ efuse_bt_mask ], now remove the Adapter.!!!!\n"); + rtw_set_surprise_removed(padapter); + err = 0; + goto exit; + } +#endif + rtw_write8(padapter, 0xa3, 0x05); + BTStatus = rtw_read8(padapter, 0xa0); + RTW_INFO("%s: btwmap before read 0xa0 BT Status =0x%x\n", __FUNCTION__, BTStatus); + if (BTStatus != 0x04) { + sprintf(extra, "BT Status not Active Write FAIL\n"); + goto exit; + } + if (pmp_priv->bprocess_mp_mode != _TRUE) { + RTW_INFO("%s: btfk2map not to be exec, please first to mp_start\n", __FUNCTION__); + sprintf(extra, "Error, btfk2map cant to be exec, please first to mp_start !!!!\n"); + err = 0; + goto exit; + } +#ifndef RTW_HALMAC + BTEfuse_PowerSwitch(padapter, 1, _TRUE); + addr = 0x1ff; + rtw_write8(padapter, EFUSE_CTRL + 1, (addr & 0xff)); + rtw_msleep_os(10); + rtw_write8(padapter, EFUSE_CTRL + 2, ((addr >> 8) & 0x03)); + rtw_msleep_os(10); + rtw_write8(padapter, EFUSE_CTRL + 3, 0x72); + rtw_msleep_os(10); + rtw_read8(padapter, EFUSE_CTRL); + BTEfuse_PowerSwitch(padapter, 1, _FALSE); +#endif /* RTW_HALMAC */ + + if (rtw_BT_efuse_map_write(padapter, 0x00, EFUSE_BT_MAX_MAP_LEN, pEfuseHal->fakeBTEfuseModifiedMap) == _FAIL) { + RTW_INFO("%s: rtw_BT_efuse_map_write error!\n", __FUNCTION__); + sprintf(extra, "BT write FAIL !!!\n"); + err = -EFAULT; + goto exit; + } + + RTW_INFO("pEfuseHal->fakeBTEfuseModifiedMap OFFSET\tVALUE(hex)\n"); + for (i = 0; i < EFUSE_BT_MAX_MAP_LEN; i += 16) { + printk("0x%02x\t", i); + for (j = 0; j < 8; j++) + printk("%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i + j]); + printk("\t"); + + for (; j < 16; j++) + printk("%02X ", pEfuseHal->fakeBTEfuseModifiedMap[i + j]); + printk("\n"); + } + printk("\n"); +#if 1 + err = -EFAULT; + RTW_INFO("%s: rtw_BT_efuse_map_read _rtw_memcmp\n", __FUNCTION__); + if ((rtw_BT_efuse_map_read(padapter, 0x00, EFUSE_BT_MAX_MAP_LEN, pEfuseHal->fakeBTEfuseInitMap) == _SUCCESS)) { + if (_rtw_memcmp((void *)pEfuseHal->fakeBTEfuseModifiedMap, (void *)pEfuseHal->fakeBTEfuseInitMap, EFUSE_BT_MAX_MAP_LEN)) { + sprintf(extra, "BT write map compare OK"); + RTW_INFO("%s: BT write map afterf compare success BTStatus=0x%x\n", __FUNCTION__, BTStatus); + err = 0; + goto exit; + } else { + sprintf(extra, "BT write map compare FAIL"); + if (rtw_BT_efuse_map_write(padapter, 0x00, EFUSE_BT_MAX_MAP_LEN, pEfuseHal->fakeBTEfuseModifiedMap) == _FAIL) + RTW_INFO("%s: rtw_BT_efuse_map_write compare error,retry = %d!\n", __FUNCTION__, i); + + if (rtw_BT_efuse_map_read(padapter, EFUSE_BT, EFUSE_BT_MAX_MAP_LEN, pEfuseHal->fakeBTEfuseInitMap) == _SUCCESS) { + RTW_INFO("pEfuseHal->fakeBTEfuseInitMap OFFSET\tVALUE(hex)\n"); + + for (i = 0; i < EFUSE_BT_MAX_MAP_LEN; i += 16) { + printk("0x%02x\t", i); + for (j = 0; j < 8; j++) + printk("%02X ", pEfuseHal->fakeBTEfuseInitMap[i + j]); + printk("\t"); + for (; j < 16; j++) + printk("%02X ", pEfuseHal->fakeBTEfuseInitMap[i + j]); + printk("\n"); + } + printk("\n"); + } + RTW_INFO("%s: BT write map afterf compare not match to write efuse try write Map again , BTStatus=0x%x\n", __FUNCTION__, BTStatus); + goto exit; + } + } +#endif + + } else if (strcmp(tmp[0], "wlfk2map") == 0) { + *extra = 0; + + if (padapter->registrypriv.bFileMaskEfuse != _TRUE && pmp_priv->bloadefusemap == _TRUE) { + RTW_INFO("%s: File eFuse mask file not to be loaded\n", __FUNCTION__); + sprintf(extra, "Not load eFuse mask file yet, Please use the efuse_mask CMD, now remove the interface !!!!\n"); + rtw_set_surprise_removed(padapter); + err = 0; + goto exit; + } + + if (pmp_priv->bprocess_mp_mode != _TRUE) { + RTW_INFO("%s: wlfk2map not to be exec, please first to mp_start\n", __FUNCTION__); + sprintf(extra, "Error, wlfk2map cant to be exec, please first to mp_start !!!!\n"); + err = 0; + goto exit; + } + if (wifimaplen > EFUSE_MAX_MAP_LEN) + cnts = EFUSE_MAX_MAP_LEN; + else + cnts = wifimaplen; + if (rtw_efuse_map_write(padapter, 0x00, cnts, pEfuseHal->fakeEfuseModifiedMap) == _FAIL) { + RTW_INFO("%s: rtw_efuse_map_write fakeEfuseModifiedMap error!\n", __FUNCTION__); + err = -EFAULT; + goto exit; + } + + if (rtw_efuse_mask_map_read(padapter, 0x00, wifimaplen, ShadowMapWiFi) == _SUCCESS) { + addr = 0x00; + err = _TRUE; + + for (i = 0; i < cnts; i++) { + if (padapter->registrypriv.boffefusemask == 0) { + if (padapter->registrypriv.bFileMaskEfuse == _TRUE) { + if (rtw_file_efuse_IsMasked(padapter, addr + i, maskfileBuffer) == _TRUE) /*use file efuse mask. */ + bcmpchk = _FALSE; + } else { + if (efuse_IsMasked(padapter, addr + i) == _TRUE) + bcmpchk = _FALSE; + } + } + + if (bcmpchk == _TRUE) { + RTW_INFO("compare readMapWiFi[0x%02x] = %x, ModifiedMap = %x\n", addr + i, ShadowMapWiFi[ addr + i], pEfuseHal->fakeEfuseModifiedMap[addr + i]); + if (_rtw_memcmp((void *) &ShadowMapWiFi[addr + i], (void *)&pEfuseHal->fakeEfuseModifiedMap[addr + i], 1) == _FALSE){ + err = _FALSE; + break; + } + } + bcmpchk = _TRUE; + } + } + + if (err) { + RTW_INFO("%s: WiFi write map afterf compare OK\n", __FUNCTION__); + sprintf(extra, "WiFi write map compare OK\n"); + err = 0; + goto exit; + } else { + sprintf(extra, "WiFi write map compare FAIL\n"); + RTW_INFO("%s: WiFi write map compare Fail\n", __FUNCTION__); + err = 0; + goto exit; + } + } else if (strcmp(tmp[0], "wlwfake") == 0) { + if ((tmp[1] == NULL) || (tmp[2] == NULL)) { + err = -EINVAL; + goto exit; + } + if (pmp_priv->bprocess_mp_mode != _TRUE) { + RTW_INFO("%s: wlwfake not to be exec, please first to mp_start\n", __FUNCTION__); + sprintf(extra, "Error, wlwfake cant to be exec, please first to mp_start !!!!\n"); + err = 0; + goto exit; + } + addr = simple_strtoul(tmp[1], &ptmp, 16); + addr &= 0xFFF; + + cnts = strlen(tmp[2]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: map tmp data=%s\n", __FUNCTION__, tmp[2]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + pEfuseHal->fakeEfuseModifiedMap[addr + jj] = key_2char2num(tmp[2][kk], tmp[2][kk + 1]); + _rtw_memset(extra, '\0', strlen(extra)); + sprintf(extra, "wlwfake OK\n"); + + } + else if (strcmp(tmp[0], "wfakemac") == 0) { + if (tmp[1] == NULL) { + err = -EINVAL; + goto exit; + } + if (pmp_priv->bprocess_mp_mode != _TRUE) { + RTW_INFO("%s: wfakemac not to be exec, please first to mp_start\n", __FUNCTION__); + sprintf(extra, "Error, wfakemac cant to be exec, please first to mp_start !!!!\n"); + err = 0; + goto exit; + } + /* wfakemac,00e04c871200 */ + if (hal_efuse_macaddr_offset(padapter) == -1) { + err = -EFAULT; + goto exit; + } + + addr = hal_efuse_macaddr_offset(padapter); + cnts = strlen(tmp[1]); + if (cnts % 2) { + err = -EINVAL; + goto exit; + } + cnts /= 2; + if (cnts == 0) { + err = -EINVAL; + goto exit; + } + if (cnts > 6) { + RTW_INFO("%s: error data for mac addr=\"%s\"\n", __FUNCTION__, tmp[1]); + err = -EFAULT; + goto exit; + } + + RTW_INFO("%s: addr=0x%X\n", __FUNCTION__, addr); + RTW_INFO("%s: cnts=%d\n", __FUNCTION__, cnts); + RTW_INFO("%s: MAC address=%s\n", __FUNCTION__, tmp[1]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) + if ((addr + jj) < EFUSE_MAX_MAP_LEN) + pEfuseHal->fakeEfuseModifiedMap[addr + jj] = key_2char2num(tmp[1][kk], tmp[1][kk + 1]); + + _rtw_memset(extra, '\0', strlen(extra)); + sprintf(extra, "write mac addr to fake map OK\n"); + } else if(strcmp(tmp[0], "update") == 0) { + RTW_INFO("To Use new eFuse map ver3\n"); + if (tmp[1] != 0x00) { + pmp_priv->efuse_update_file = _TRUE; + strcpy(pmp_priv->efuse_file_path , tmp[1]); + RTW_INFO("Got file path %s\n", pmp_priv->efuse_file_path); + } + /*step read efuse/eeprom data and get mac_addr*/ + if (padapter->hal_func.read_adapter_info(padapter)) { + _rtw_memset(extra, '\0', strlen(extra)); + sprintf(extra, "eFuse Update OK\n"); + RTW_INFO("eFuse Update OK\n"); + } else { + _rtw_memset(extra, '\0', strlen(extra)); + sprintf(extra, "eFuse Update FAIL\n"); + RTW_INFO("eFuse Update FAIL\n"); + } + pmp_priv->efuse_update_file = _FALSE; + RTW_INFO("To Use new eFuse map done ver3\n"); + } else if (strcmp(tmp[0], "analyze") == 0) { + + rtw_efuse_analyze(padapter, EFUSE_WIFI, 0); + _rtw_memset(extra, '\0', strlen(extra)); + sprintf(extra, "eFuse Analyze OK,please to check kernel log\n"); + } +exit: + if (setdata) + rtw_mfree(setdata, 1024); + if (ShadowMapBT) + rtw_mfree(ShadowMapBT, EFUSE_BT_MAX_MAP_LEN); + if (ShadowMapWiFi) + rtw_mfree(ShadowMapWiFi, wifimaplen); + if (setrawdata) + rtw_mfree(setrawdata, EFUSE_MAX_SIZE); + + wrqu->length = strlen(extra); + + if (padapter->registrypriv.mp_mode == 0) { +#ifdef CONFIG_IPS + rtw_pm_set_ips(padapter, ips_mode); +#endif /* CONFIG_IPS */ + +#ifdef CONFIG_LPS + rtw_pm_set_lps(padapter, lps_mode); +#endif /* CONFIG_LPS */ + } + + return err; +} + +#ifdef CONFIG_RTW_CUSTOMER_STR +static int rtw_mp_customer_str( + struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + _adapter *adapter = rtw_netdev_priv(dev); + u32 len; + u8 *pbuf = NULL, *pch; + char *ptmp; + u8 param[RTW_CUSTOMER_STR_LEN]; + u8 count = 0; + u8 tmp; + u8 i; + u32 pos; + u8 ret; + u8 read = 0; + + if (adapter->registrypriv.mp_mode != 1 + || !adapter->registrypriv.mp_customer_str) + return -EFAULT; + + len = wrqu->data.length + 1; + + pbuf = (u8 *)rtw_zmalloc(len); + if (pbuf == NULL) { + RTW_WARN("%s: no memory!\n", __func__); + return -ENOMEM; + } + + if (copy_from_user(pbuf, wrqu->data.pointer, wrqu->data.length)) { + rtw_mfree(pbuf, len); + RTW_WARN("%s: copy from user fail!\n", __func__); + return -EFAULT; + } + RTW_INFO("%s: string=\"%s\"\n", __func__, pbuf); + + ptmp = (char *)pbuf; + pch = strsep(&ptmp, ","); + if ((pch == NULL) || (strlen(pch) == 0)) { + rtw_mfree(pbuf, len); + RTW_INFO("%s: parameter error(no cmd)!\n", __func__); + return -EFAULT; + } + + _rtw_memset(param, 0xFF, RTW_CUSTOMER_STR_LEN); + + if (strcmp(pch, "read") == 0) { + read = 1; + ret = rtw_hal_customer_str_read(adapter, param); + + } else if (strcmp(pch, "write") == 0) { + do { + pch = strsep(&ptmp, ":"); + if ((pch == NULL) || (strlen(pch) == 0)) + break; + if (strlen(pch) != 2 + || IsHexDigit(*pch) == _FALSE + || IsHexDigit(*(pch + 1)) == _FALSE + || sscanf(pch, "%hhx", &tmp) != 1 + ) { + RTW_WARN("%s: invalid 8-bit hex!\n", __func__); + rtw_mfree(pbuf, len); + return -EFAULT; + } + + param[count++] = tmp; + + } while (count < RTW_CUSTOMER_STR_LEN); + + if (count == 0) { + rtw_mfree(pbuf, len); + RTW_WARN("%s: no input!\n", __func__); + return -EFAULT; + } + ret = rtw_hal_customer_str_write(adapter, param); + } else { + rtw_mfree(pbuf, len); + RTW_INFO("%s: parameter error(unknown cmd)!\n", __func__); + return -EFAULT; + } + + pos = sprintf(extra, "%s: ", read ? "read" : "write"); + if (read == 0 || ret == _SUCCESS) { + for (i = 0; i < RTW_CUSTOMER_STR_LEN; i++) + pos += sprintf(extra + pos, "%02x:", param[i]); + extra[pos] = 0; + pos--; + } + pos += sprintf(extra + pos, " %s", ret == _SUCCESS ? "OK" : "FAIL"); + + wrqu->data.length = strlen(extra) + 1; + + rtw_mfree(pbuf, len); + return 0; +} +#endif /* CONFIG_RTW_CUSTOMER_STR */ + +static int rtw_priv_mp_set(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wdata, char *extra) +{ + + struct iw_point *wrqu = (struct iw_point *)wdata; + u32 subcmd = wrqu->flags; + PADAPTER padapter = rtw_netdev_priv(dev); + int status = 0; + +#ifdef CONFIG_CONCURRENT_MODE + if (!is_primary_adapter(padapter)) { + RTW_INFO("MP mode only primary Adapter support\n"); + return -EIO; + } +#endif + + RTW_INFO("%s mutx in %d\n", __func__, subcmd); + _enter_critical_mutex(&(adapter_to_dvobj(padapter)->ioctrl_mutex), NULL); + switch (subcmd) { + case CTA_TEST: + RTW_INFO("set CTA_TEST\n"); + status = rtw_cta_test_start(dev, info, wdata, extra); + break; + case MP_DISABLE_BT_COEXIST: + RTW_INFO("set case MP_DISABLE_BT_COEXIST\n"); + status = rtw_mp_disable_bt_coexist(dev, info, wdata, extra); + break; + case MP_IQK: + RTW_INFO("set MP_IQK\n"); + status = rtw_mp_iqk(dev, info, wrqu, extra); + break; + case MP_LCK: + RTW_INFO("set MP_LCK\n"); + status = rtw_mp_lck(dev, info, wrqu, extra); + break; + + default: + status = -EIO; + } + _exit_critical_mutex(&(adapter_to_dvobj(padapter)->ioctrl_mutex), NULL); + RTW_INFO("%s mutx done %d\n", __func__, subcmd); + + return status; +} + +static int rtw_priv_mp_get(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wdata, char *extra) +{ + + struct iw_point *wrqu = (struct iw_point *)wdata; + u32 subcmd = wrqu->flags; + PADAPTER padapter = rtw_netdev_priv(dev); + int status = 0; + +#ifdef CONFIG_CONCURRENT_MODE + if (!is_primary_adapter(padapter)) { + RTW_INFO("MP mode only primary Adapter support\n"); + return -EIO; + } +#endif + + RTW_INFO("%s mutx in %d\n", __func__, subcmd); + _enter_critical_mutex(&(adapter_to_dvobj(padapter)->ioctrl_mutex), NULL); + + switch (subcmd) { + case MP_START: + RTW_INFO("set case mp_start\n"); + status = rtw_mp_start(dev, info, wrqu, extra); + break; + case MP_STOP: + RTW_INFO("set case mp_stop\n"); + status = rtw_mp_stop(dev, info, wrqu, extra); + break; + case MP_BANDWIDTH: + RTW_INFO("set case mp_bandwidth\n"); + status = rtw_mp_bandwidth(dev, info, wrqu, extra); + break; + case MP_RESET_STATS: + RTW_INFO("set case MP_RESET_STATS\n"); + status = rtw_mp_reset_stats(dev, info, wrqu, extra); + break; + case MP_SetRFPathSwh: + RTW_INFO("set MP_SetRFPathSwitch\n"); + status = rtw_mp_SetRFPath(dev, info, wrqu, extra); + break; + case WRITE_REG: + status = rtw_mp_write_reg(dev, info, wrqu, extra); + break; + case WRITE_RF: + status = rtw_mp_write_rf(dev, info, wrqu, extra); + break; + case MP_PHYPARA: + RTW_INFO("mp_get MP_PHYPARA\n"); + status = rtw_mp_phypara(dev, info, wrqu, extra); + break; + case MP_CHANNEL: + RTW_INFO("set case mp_channel\n"); + status = rtw_mp_channel(dev , info, wrqu, extra); + break; + case MP_CHL_OFFSET: + RTW_INFO("set case mp_ch_offset\n"); + status = rtw_mp_ch_offset(dev , info, wrqu, extra); + break; + case READ_REG: + RTW_INFO("mp_get READ_REG\n"); + status = rtw_mp_read_reg(dev, info, wrqu, extra); + break; + case READ_RF: + RTW_INFO("mp_get READ_RF\n"); + status = rtw_mp_read_rf(dev, info, wrqu, extra); + break; + case MP_RATE: + RTW_INFO("set case mp_rate\n"); + status = rtw_mp_rate(dev, info, wrqu, extra); + break; + case MP_TXPOWER: + RTW_INFO("set case MP_TXPOWER\n"); + status = rtw_mp_txpower(dev, info, wrqu, extra); + break; + case MP_ANT_TX: + RTW_INFO("set case MP_ANT_TX\n"); + status = rtw_mp_ant_tx(dev, info, wrqu, extra); + break; + case MP_ANT_RX: + RTW_INFO("set case MP_ANT_RX\n"); + status = rtw_mp_ant_rx(dev, info, wrqu, extra); + break; + case MP_QUERY: + status = rtw_mp_trx_query(dev, info, wrqu, extra); + break; + case MP_CTX: + RTW_INFO("set case MP_CTX\n"); + status = rtw_mp_ctx(dev, info, wrqu, extra); + break; + case MP_ARX: + RTW_INFO("set case MP_ARX\n"); + status = rtw_mp_arx(dev, info, wrqu, extra); + break; + case MP_DUMP: + RTW_INFO("set case MP_DUMP\n"); + status = rtw_mp_dump(dev, info, wrqu, extra); + break; + case MP_PSD: + RTW_INFO("set case MP_PSD\n"); + status = rtw_mp_psd(dev, info, wrqu, extra); + break; + case MP_THER: + RTW_INFO("set case MP_THER\n"); + status = rtw_mp_thermal(dev, info, wrqu, extra); + break; + case MP_PwrCtlDM: + RTW_INFO("set MP_PwrCtlDM\n"); + status = rtw_mp_PwrCtlDM(dev, info, wrqu, extra); + break; + case MP_QueryDrvStats: + RTW_INFO("mp_get MP_QueryDrvStats\n"); + status = rtw_mp_QueryDrv(dev, info, wdata, extra); + break; + case MP_PWRTRK: + RTW_INFO("set case MP_PWRTRK\n"); + status = rtw_mp_pwrtrk(dev, info, wrqu, extra); + break; + case MP_SET_TSSIDE: + RTW_INFO("set case MP_TSSI_DE\n"); + status = rtw_mp_set_tsside(dev, info, wrqu, extra); + break; +#ifdef CONFIG_MP_INCLUDED + case EFUSE_SET: + RTW_INFO("set case efuse set\n"); + status = rtw_mp_efuse_set(dev, info, wdata, extra); + break; +#endif + case EFUSE_GET: + RTW_INFO("efuse get EFUSE_GET\n"); + status = rtw_mp_efuse_get(dev, info, wdata, extra); + break; + case MP_GET_TXPOWER_INX: + RTW_INFO("mp_get MP_GET_TXPOWER_INX\n"); + status = rtw_mp_txpower_index(dev, info, wrqu, extra); + break; + case MP_GETVER: + RTW_INFO("mp_get MP_GETVER\n"); + status = rtw_mp_getver(dev, info, wdata, extra); + break; + case MP_MON: + RTW_INFO("mp_get MP_MON\n"); + status = rtw_mp_mon(dev, info, wdata, extra); + break; + case EFUSE_BT_MASK: + RTW_INFO("mp_get EFUSE_BT_MASK\n"); + status = rtw_bt_efuse_mask_file(dev, info, wdata, extra); + break; + case EFUSE_MASK: + RTW_INFO("mp_get EFUSE_MASK\n"); + status = rtw_efuse_mask_file(dev, info, wdata, extra); + break; + case EFUSE_FILE: + RTW_INFO("mp_get EFUSE_FILE\n"); + status = rtw_efuse_file_map(dev, info, wdata, extra); + break; + case EFUSE_FILE_STORE: +#if !defined(CONFIG_RTW_ANDROID_GKI) + RTW_INFO("mp_get EFUSE_FILE_STORE\n"); + status = rtw_efuse_file_map_store(dev, info, wdata, extra); +#else + RTW_ERR("Android GKI doesn't support: mp_get EFUSE_FILE_STORE\n"); +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ + break; + case MP_TX: + RTW_INFO("mp_get MP_TX\n"); + status = rtw_mp_tx(dev, info, wdata, extra); + break; + case MP_RX: + RTW_INFO("mp_get MP_RX\n"); + status = rtw_mp_rx(dev, info, wdata, extra); + break; + case MP_HW_TX_MODE: + RTW_INFO("mp_get MP_HW_TX_MODE\n"); + status = rtw_mp_hwtx(dev, info, wdata, extra); + break; + case MP_GET_TSSIDE: + RTW_INFO("mp_get TSSI_DE\n"); + status = rtw_mp_get_tsside(dev, info, wrqu, extra); + break; +#ifdef CONFIG_RTW_CUSTOMER_STR + case MP_CUSTOMER_STR: + RTW_INFO("customer str\n"); + status = rtw_mp_customer_str(dev, info, wdata, extra); + break; +#endif + case MP_PWRLMT: + RTW_INFO("mp_get MP_SETPWRLMT\n"); + status = rtw_mp_pwrlmt(dev, info, wdata, extra); + break; + case MP_PWRBYRATE: + RTW_INFO("mp_get MP_SETPWRBYRATE\n"); + status = rtw_mp_pwrbyrate(dev, info, wdata, extra); + break; + case BT_EFUSE_FILE: + RTW_INFO("mp_get BT EFUSE_FILE\n"); + status = rtw_bt_efuse_file_map(dev, info, wdata, extra); + break; + case MP_SWRFPath: + RTW_INFO("mp_get MP_SWRFPath\n"); + status = rtw_mp_switch_rf_path(dev, info, wrqu, extra); + break; + case MP_LINK: + RTW_INFO("mp_get MP_LINK\n"); + status = rtw_mp_link(dev, info, wrqu, extra); + break; + case MP_DPK_TRK: + RTW_INFO("mp_get MP_DPK_TRK\n"); + status = rtw_mp_dpk_track(dev, info, wdata, extra); + break; + case MP_DPK: + RTW_INFO("set MP_DPK\n"); + status = rtw_mp_dpk(dev, info, wdata, extra); + break; + default: + status = -EIO; + } + + _exit_critical_mutex(&(adapter_to_dvobj(padapter)->ioctrl_mutex), NULL); + RTW_INFO("%s mutx done_%d\n", __func__, subcmd); + + return status; +} +#endif /*#if defined(CONFIG_MP_INCLUDED)*/ + + +#ifdef CONFIG_SDIO_INDIRECT_ACCESS +#define DBG_MP_SDIO_INDIRECT_ACCESS 1 +static int rtw_mp_sd_iread(struct net_device *dev + , struct iw_request_info *info + , struct iw_point *wrqu + , char *extra) +{ + char input[16]; + u8 width; + unsigned long addr; + u32 ret = 0; + PADAPTER padapter = rtw_netdev_priv(dev); + + if (wrqu->length > 16) { + RTW_INFO(FUNC_ADPT_FMT" wrqu->length:%d\n", FUNC_ADPT_ARG(padapter), wrqu->length); + ret = -EINVAL; + goto exit; + } + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) { + RTW_INFO(FUNC_ADPT_FMT" copy_from_user fail\n", FUNC_ADPT_ARG(padapter)); + ret = -EFAULT; + goto exit; + } + + _rtw_memset(extra, 0, wrqu->length); + + if (sscanf(input, "%hhu,%lx", &width, &addr) != 2) { + RTW_INFO(FUNC_ADPT_FMT" sscanf fail\n", FUNC_ADPT_ARG(padapter)); + ret = -EINVAL; + goto exit; + } + + if (addr > 0x3FFF) { + RTW_INFO(FUNC_ADPT_FMT" addr:0x%lx\n", FUNC_ADPT_ARG(padapter), addr); + ret = -EINVAL; + goto exit; + } + + if (DBG_MP_SDIO_INDIRECT_ACCESS) + RTW_INFO(FUNC_ADPT_FMT" width:%u, addr:0x%lx\n", FUNC_ADPT_ARG(padapter), width, addr); + + switch (width) { + case 1: + sprintf(extra, "0x%02x", rtw_sd_iread8(padapter, addr)); + wrqu->length = strlen(extra); + break; + case 2: + sprintf(extra, "0x%04x", rtw_sd_iread16(padapter, addr)); + wrqu->length = strlen(extra); + break; + case 4: + sprintf(extra, "0x%08x", rtw_sd_iread32(padapter, addr)); + wrqu->length = strlen(extra); + break; + default: + wrqu->length = 0; + ret = -EINVAL; + break; + } + +exit: + return ret; +} + +static int rtw_mp_sd_iwrite(struct net_device *dev + , struct iw_request_info *info + , struct iw_point *wrqu + , char *extra) +{ + char width; + unsigned long addr, data; + int ret = 0; + PADAPTER padapter = rtw_netdev_priv(dev); + char input[32]; + + if (wrqu->length > 32) { + RTW_INFO(FUNC_ADPT_FMT" wrqu->length:%d\n", FUNC_ADPT_ARG(padapter), wrqu->length); + ret = -EINVAL; + goto exit; + } + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) { + RTW_INFO(FUNC_ADPT_FMT" copy_from_user fail\n", FUNC_ADPT_ARG(padapter)); + ret = -EFAULT; + goto exit; + } + + _rtw_memset(extra, 0, wrqu->length); + + if (sscanf(input, "%hhu,%lx,%lx", &width, &addr, &data) != 3) { + RTW_INFO(FUNC_ADPT_FMT" sscanf fail\n", FUNC_ADPT_ARG(padapter)); + ret = -EINVAL; + goto exit; + } + + if (addr > 0x3FFF) { + RTW_INFO(FUNC_ADPT_FMT" addr:0x%lx\n", FUNC_ADPT_ARG(padapter), addr); + ret = -EINVAL; + goto exit; + } + + if (DBG_MP_SDIO_INDIRECT_ACCESS) + RTW_INFO(FUNC_ADPT_FMT" width:%u, addr:0x%lx, data:0x%lx\n", FUNC_ADPT_ARG(padapter), width, addr, data); + + switch (width) { + case 1: + if (data > 0xFF) { + ret = -EINVAL; + break; + } + rtw_sd_iwrite8(padapter, addr, data); + break; + case 2: + if (data > 0xFFFF) { + ret = -EINVAL; + break; + } + rtw_sd_iwrite16(padapter, addr, data); + break; + case 4: + rtw_sd_iwrite32(padapter, addr, data); + break; + default: + wrqu->length = 0; + ret = -EINVAL; + break; + } + +exit: + return ret; +} +#endif /* CONFIG_SDIO_INDIRECT_ACCESS */ + +static int rtw_priv_set(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wdata, char *extra) +{ + struct iw_point *wrqu = (struct iw_point *)wdata; + u32 subcmd = wrqu->flags; + PADAPTER padapter = rtw_netdev_priv(dev); + + if (padapter == NULL) + return -ENETDOWN; + + if (padapter->bup == _FALSE) { + RTW_INFO(" %s fail =>(padapter->bup == _FALSE )\n", __FUNCTION__); + return -ENETDOWN; + } + + if (RTW_CANNOT_RUN(padapter)) { + RTW_INFO("%s fail =>(bSurpriseRemoved == _TRUE) || ( bDriverStopped == _TRUE)\n", __func__); + return -ENETDOWN; + } + + if (extra == NULL) { + wrqu->length = 0; + return -EIO; + } + + if (subcmd < MP_NULL) { +#ifdef CONFIG_MP_INCLUDED + rtw_priv_mp_set(dev, info, wdata, extra); +#endif + return 0; + } + + switch (subcmd) { +#ifdef CONFIG_WOWLAN + case MP_WOW_ENABLE: + RTW_INFO("set case MP_WOW_ENABLE: %s\n", extra); + + rtw_wowlan_ctrl(dev, info, wdata, extra); + break; + case MP_WOW_SET_PATTERN: + RTW_INFO("set case MP_WOW_SET_PATTERN: %s\n", extra); + rtw_wowlan_set_pattern(dev, info, wdata, extra); + break; + #ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + case MP_WOW_SET_KEEP_ALIVE_PATTERN: + RTW_INFO("set case MP_WOW_SET_KEEP_ALIVE_PATTERN: %s\n", extra); + rtw_wowlan_set_keep_alive_pattern(dev, info, wdata, extra); + break; + #endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#endif +#ifdef CONFIG_AP_WOWLAN + case MP_AP_WOW_ENABLE: + RTW_INFO("set case MP_AP_WOW_ENABLE: %s\n", extra); + rtw_ap_wowlan_ctrl(dev, info, wdata, extra); + break; +#endif +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + case VENDOR_IE_SET: + RTW_INFO("set case VENDOR_IE_SET\n"); + rtw_vendor_ie_set(dev , info , wdata , extra); + break; +#endif + default: + return -EIO; + } + + return 0; +} + + +static int rtw_priv_get(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wdata, char *extra) +{ + struct iw_point *wrqu = (struct iw_point *)wdata; + u32 subcmd = wrqu->flags; + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *p_dm = &pHalData->odmpriv; + struct dm_rf_calibration_struct *p_rf_calibrate_info = &(p_dm->rf_calibrate_info); + struct dm_iqk_info *p_iqk_info = &p_dm->IQK_info; + u32 i = 100; + + + if (padapter->bup == _FALSE) { + RTW_INFO(" %s fail =>(padapter->bup == _FALSE )\n", __FUNCTION__); + return -ENETDOWN; + } + + if (RTW_CANNOT_RUN(padapter)) { + RTW_INFO("%s fail =>(padapter->bSurpriseRemoved == _TRUE) || ( padapter->bDriverStopped == _TRUE)\n", __func__); + return -ENETDOWN; + } + + if (extra == NULL) { + wrqu->length = 0; + return -EIO; + } + + if (subcmd < MP_NULL) { +#ifdef CONFIG_MP_INCLUDED + while (i > 1) { + if (p_rf_calibrate_info->is_iqk_in_progress) { + rtw_msleep_os(10); + } else { + p_iqk_info->rfk_forbidden = _TRUE; + break; + } + i--; + } + if (subcmd == MP_CHANNEL || subcmd == MP_BANDWIDTH || subcmd == MP_START || subcmd == MP_DPK) + p_iqk_info->rfk_forbidden = _FALSE; + rtw_priv_mp_get(dev, info, wdata, extra); + rtw_msleep_os(10); /* delay 5ms for sending pkt before exit adb shell operation */ + p_iqk_info->rfk_forbidden = _FALSE; +#endif + } else { + switch (subcmd) { +#if defined(CONFIG_RTL8723B) + case MP_SetBT: + RTW_INFO("set MP_SetBT\n"); + rtw_mp_SetBT(dev, info, wdata, extra); + break; +#endif +#ifdef CONFIG_SDIO_INDIRECT_ACCESS + case MP_SD_IREAD: + rtw_mp_sd_iread(dev, info, wrqu, extra); + break; + case MP_SD_IWRITE: + rtw_mp_sd_iwrite(dev, info, wrqu, extra); + break; +#endif +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + case VENDOR_IE_GET: + RTW_INFO("get case VENDOR_IE_GET\n"); + rtw_vendor_ie_get(dev , info , wdata , extra); + break; +#endif + default: + return -EIO; + } + } + + return 0; +} + + +#ifdef CONFIG_TDLS +static int rtw_wx_tdls_wfd_enable(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_WFD + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + if (extra[0] == '0') + rtw_tdls_wfd_enable(padapter, 0); + else + rtw_tdls_wfd_enable(padapter, 1); + +#endif /* CONFIG_WFD */ + + return ret; +} + +static int rtw_tdls_weaksec(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS + + u8 i, j; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + if (extra[0] == '0') + padapter->wdinfo.wfd_tdls_weaksec = 0; + else + padapter->wdinfo.wfd_tdls_weaksec = 1; + +#endif /* CONFIG_TDLS */ + + return ret; +} + + +static int rtw_tdls_enable(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + if (extra[0] == '0') + rtw_disable_tdls_func(padapter, _TRUE); + else if (extra[0] == '1') + rtw_enable_tdls_func(padapter); +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_setup(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; +#ifdef CONFIG_TDLS + u8 i, j; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_txmgmt txmgmt; +#ifdef CONFIG_WFD + struct wifidirect_info *pwdinfo = &(padapter->wdinfo); +#endif /* CONFIG_WFD */ + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + if (wrqu->data.length - 1 != 17) { + RTW_INFO("[%s] length:%d != 17\n", __FUNCTION__, (wrqu->data.length - 1)); + return ret; + } + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + for (i = 0, j = 0 ; i < ETH_ALEN; i++, j += 3) + txmgmt.peer[i] = key_2char2num(*(extra + j), *(extra + j + 1)); + +#ifdef CONFIG_WFD + if (_AES_ != padapter->securitypriv.dot11PrivacyAlgrthm) { + /* Weak Security situation with AP. */ + if (0 == pwdinfo->wfd_tdls_weaksec) { + /* Can't send the tdls setup request out!! */ + RTW_INFO("[%s] Current link is not AES, " + "SKIP sending the tdls setup request!!\n", __FUNCTION__); + } else + issue_tdls_setup_req(padapter, &txmgmt, _TRUE); + } else +#endif /* CONFIG_WFD */ + { + issue_tdls_setup_req(padapter, &txmgmt, _TRUE); + } +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_teardown(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS + + u8 i, j; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_info *ptdls_sta = NULL; + struct tdls_txmgmt txmgmt; + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + if (wrqu->data.length - 1 != 17 && wrqu->data.length - 1 != 19) { + RTW_INFO("[%s] length:%d != 17 or 19\n", + __FUNCTION__, (wrqu->data.length - 1)); + return ret; + } + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + for (i = 0, j = 0; i < ETH_ALEN; i++, j += 3) + txmgmt.peer[i] = key_2char2num(*(extra + j), *(extra + j + 1)); + + ptdls_sta = rtw_get_stainfo(&(padapter->stapriv), txmgmt.peer); + + if (ptdls_sta != NULL) { + txmgmt.status_code = _RSON_TDLS_TEAR_UN_RSN_; + if (wrqu->data.length - 1 == 19) + issue_tdls_teardown(padapter, &txmgmt, _FALSE); + else + issue_tdls_teardown(padapter, &txmgmt, _TRUE); + } else + RTW_INFO("TDLS peer not found\n"); +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_discovery(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_txmgmt txmgmt; + int i = 0, j = 0; + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + for (i = 0, j = 0 ; i < ETH_ALEN; i++, j += 3) + txmgmt.peer[i] = key_2char2num(*(extra + j), *(extra + j + 1)); + + issue_tdls_dis_req(padapter, &txmgmt); + +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_ch_switch(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + u8 i, j; + struct sta_info *ptdls_sta = NULL; + u8 take_care_iqk; + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + if (rtw_tdls_is_chsw_allowed(padapter) == _FALSE) { + RTW_INFO("TDLS channel switch is not allowed\n"); + return ret; + } + + for (i = 0, j = 0 ; i < ETH_ALEN; i++, j += 3) + pchsw_info->addr[i] = key_2char2num(*(extra + j), *(extra + j + 1)); + + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, pchsw_info->addr); + if (ptdls_sta == NULL) + return ret; + + pchsw_info->ch_sw_state |= TDLS_CH_SW_INITIATOR_STATE; + + if (ptdls_sta != NULL) { + if (pchsw_info->off_ch_num == 0) + pchsw_info->off_ch_num = 11; + } else + RTW_INFO("TDLS peer not found\n"); + + rtw_pm_set_lps(padapter, PS_MODE_ACTIVE); + + rtw_hal_get_hwreg(padapter, HW_VAR_CH_SW_NEED_TO_TAKE_CARE_IQK_INFO, &take_care_iqk); + if (take_care_iqk == _TRUE) { +#ifdef CONFIG_TDLS_CH_SW_V2 + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_PREPARE); +#else + u8 central_chnl; + u8 bw_mode; + + bw_mode = (pchsw_info->ch_offset) ? CHANNEL_WIDTH_40 : CHANNEL_WIDTH_20; + central_chnl = rtw_get_center_ch(pchsw_info->off_ch_num, bw_mode, pchsw_info->ch_offset); + if (rtw_hal_ch_sw_iqk_info_search(padapter, central_chnl, bw_mode) >= 0) + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_START); + else + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_PREPARE); +#endif + } else + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_START); + + /* issue_tdls_ch_switch_req(padapter, ptdls_sta); */ + /* RTW_INFO("issue tdls ch switch req\n"); */ + +#endif /* CONFIG_TDLS_CH_SW */ +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_ch_switch_off(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_ch_switch *pchsw_info = &padapter->tdlsinfo.chsw_info; + u8 i, j, mac_addr[ETH_ALEN]; + struct sta_info *ptdls_sta = NULL; + struct tdls_txmgmt txmgmt; + + _rtw_memset(&txmgmt, 0x00, sizeof(struct tdls_txmgmt)); + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + if (rtw_tdls_is_chsw_allowed(padapter) == _FALSE) { + RTW_INFO("TDLS channel switch is not allowed\n"); + return ret; + } + + if (wrqu->data.length >= 17) { + for (i = 0, j = 0 ; i < ETH_ALEN; i++, j += 3) + mac_addr[i] = key_2char2num(*(extra + j), *(extra + j + 1)); + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, mac_addr); + } + + if (ptdls_sta == NULL) + return ret; + + rtw_tdls_cmd(padapter, ptdls_sta->cmn.mac_addr, TDLS_CH_SW_END_TO_BASE_CHNL); + + pchsw_info->ch_sw_state &= ~(TDLS_CH_SW_INITIATOR_STATE | + TDLS_CH_SWITCH_ON_STATE | + TDLS_PEER_AT_OFF_STATE); + _rtw_memset(pchsw_info->addr, 0x00, ETH_ALEN); + + ptdls_sta->ch_switch_time = 0; + ptdls_sta->ch_switch_timeout = 0; + _cancel_timer_ex(&ptdls_sta->ch_sw_timer); + _cancel_timer_ex(&ptdls_sta->delay_timer); + _cancel_timer_ex(&ptdls_sta->stay_on_base_chnl_timer); + _cancel_timer_ex(&ptdls_sta->ch_sw_monitor_timer); + + rtw_pm_set_lps(padapter, PS_MODE_MAX); +#endif /* CONFIG_TDLS_CH_SW */ +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_dump_ch(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + RTW_INFO("[%s] dump_stack:%s\n", __FUNCTION__, extra); + + extra[wrqu->data.length] = 0x00; + ptdlsinfo->chsw_info.dump_stack = rtw_atoi(extra); + + return ret; + +#endif +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_off_ch_num(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + RTW_INFO("[%s] off_ch_num:%s\n", __FUNCTION__, extra); + + extra[wrqu->data.length] = 0x00; + ptdlsinfo->chsw_info.off_ch_num = rtw_atoi(extra); + + return ret; + +#endif +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_ch_offset(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_TDLS_CH_SW + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + RTW_INFO("[%s] ch_offset:%s\n", __FUNCTION__, extra); + + extra[wrqu->data.length] = 0x00; + switch (rtw_atoi(extra)) { + case SCA: + ptdlsinfo->chsw_info.ch_offset = HAL_PRIME_CHNL_OFFSET_LOWER; + break; + + case SCB: + ptdlsinfo->chsw_info.ch_offset = HAL_PRIME_CHNL_OFFSET_UPPER; + break; + + default: + ptdlsinfo->chsw_info.ch_offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + break; + } + + return ret; + +#endif +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_pson(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 i, j, mac_addr[ETH_ALEN]; + struct sta_info *ptdls_sta = NULL; + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + for (i = 0, j = 0; i < ETH_ALEN; i++, j += 3) + mac_addr[i] = key_2char2num(*(extra + j), *(extra + j + 1)); + + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, mac_addr); + + issue_nulldata_to_TDLS_peer_STA(padapter, ptdls_sta->cmn.mac_addr, 1, 3, 500); + +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_psoff(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 i, j, mac_addr[ETH_ALEN]; + struct sta_info *ptdls_sta = NULL; + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + for (i = 0, j = 0; i < ETH_ALEN; i++, j += 3) + mac_addr[i] = key_2char2num(*(extra + j), *(extra + j + 1)); + + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, mac_addr); + + if (ptdls_sta) + issue_nulldata_to_TDLS_peer_STA(padapter, ptdls_sta->cmn.mac_addr, 0, 3, 500); + +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_setip(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_WFD + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct wifi_display_info *pwfd_info = ptdlsinfo->wfd_info; + u8 i = 0, j = 0, k = 0, tag = 0; + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, extra, wrqu->data.length - 1); + + while (i < 4) { + for (j = 0; j < 4; j++) { + if (*(extra + j + tag) == '.' || *(extra + j + tag) == '\0') { + if (j == 1) + pwfd_info->ip_address[i] = convert_ip_addr('0', '0', *(extra + (j - 1) + tag)); + if (j == 2) + pwfd_info->ip_address[i] = convert_ip_addr('0', *(extra + (j - 2) + tag), *(extra + (j - 1) + tag)); + if (j == 3) + pwfd_info->ip_address[i] = convert_ip_addr(*(extra + (j - 3) + tag), *(extra + (j - 2) + tag), *(extra + (j - 1) + tag)); + + tag += j + 1; + break; + } + } + i++; + } + + RTW_INFO("[%s] Set IP = %u.%u.%u.%u\n", __FUNCTION__, + ptdlsinfo->wfd_info->ip_address[0], + ptdlsinfo->wfd_info->ip_address[1], + ptdlsinfo->wfd_info->ip_address[2], + ptdlsinfo->wfd_info->ip_address[3]); + +#endif /* CONFIG_WFD */ +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_getip(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_WFD + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct wifi_display_info *pwfd_info = ptdlsinfo->wfd_info; + + RTW_INFO("[%s]\n", __FUNCTION__); + + sprintf(extra, "\n\n%u.%u.%u.%u\n", + pwfd_info->peer_ip_address[0], pwfd_info->peer_ip_address[1], + pwfd_info->peer_ip_address[2], pwfd_info->peer_ip_address[3]); + + RTW_INFO("[%s] IP=%u.%u.%u.%u\n", __FUNCTION__, + pwfd_info->peer_ip_address[0], pwfd_info->peer_ip_address[1], + pwfd_info->peer_ip_address[2], pwfd_info->peer_ip_address[3]); + + wrqu->data.length = strlen(extra); + +#endif /* CONFIG_WFD */ +#endif /* CONFIG_TDLS */ + + return ret; +} + +static int rtw_tdls_getport(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_WFD + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + struct wifi_display_info *pwfd_info = ptdlsinfo->wfd_info; + + RTW_INFO("[%s]\n", __FUNCTION__); + + sprintf(extra, "\n\n%d\n", pwfd_info->peer_rtsp_ctrlport); + RTW_INFO("[%s] remote port = %d\n", + __FUNCTION__, pwfd_info->peer_rtsp_ctrlport); + + wrqu->data.length = strlen(extra); + +#endif /* CONFIG_WFD */ +#endif /* CONFIG_TDLS */ + + return ret; + +} + +/* WFDTDLS, for sigma test */ +static int rtw_tdls_dis_result(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + +#ifdef CONFIG_TDLS +#ifdef CONFIG_WFD + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + RTW_INFO("[%s]\n", __FUNCTION__); + + if (ptdlsinfo->dev_discovered == _TRUE) { + sprintf(extra, "\n\nDis=1\n"); + ptdlsinfo->dev_discovered = _FALSE; + } + + wrqu->data.length = strlen(extra); + +#endif /* CONFIG_WFD */ +#endif /* CONFIG_TDLS */ + + return ret; + +} + +/* WFDTDLS, for sigma test */ +static int rtw_wfd_tdls_status(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; + +#ifdef CONFIG_TDLS + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct tdls_info *ptdlsinfo = &padapter->tdlsinfo; + + RTW_INFO("[%s]\n", __FUNCTION__); + + sprintf(extra, "\nlink_established:%d\n" + "sta_cnt:%d\n" + "sta_maximum:%d\n" + "cur_channel:%d\n" + "tdls_enable:%d" +#ifdef CONFIG_TDLS_CH_SW + "ch_sw_state:%08x\n" + "chsw_on:%d\n" + "off_ch_num:%d\n" + "cur_time:%d\n" + "ch_offset:%d\n" + "delay_swtich_back:%d" +#endif + , + ptdlsinfo->link_established, ptdlsinfo->sta_cnt, + ptdlsinfo->sta_maximum, ptdlsinfo->cur_channel, + rtw_is_tdls_enabled(padapter) +#ifdef CONFIG_TDLS_CH_SW + , + ptdlsinfo->chsw_info.ch_sw_state, + ATOMIC_READ(&padapter->tdlsinfo.chsw_info.chsw_on), + ptdlsinfo->chsw_info.off_ch_num, + ptdlsinfo->chsw_info.cur_time, + ptdlsinfo->chsw_info.ch_offset, + ptdlsinfo->chsw_info.delay_switch_back +#endif + ); + + wrqu->data.length = strlen(extra); + +#endif /* CONFIG_TDLS */ + + return ret; + +} + +static int rtw_tdls_getsta(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + + int ret = 0; +#ifdef CONFIG_TDLS + u8 i, j; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + u8 addr[ETH_ALEN] = {0}; + char charmac[17]; + struct sta_info *ptdls_sta = NULL; + + RTW_INFO("[%s] %s %d\n", __FUNCTION__, + (char *)wrqu->data.pointer, wrqu->data.length - 1); + + if (copy_from_user(charmac, wrqu->data.pointer + 9, 17)) { + ret = -EFAULT; + goto exit; + } + + RTW_INFO("[%s] %d, charmac:%s\n", __FUNCTION__, __LINE__, charmac); + for (i = 0, j = 0 ; i < ETH_ALEN; i++, j += 3) + addr[i] = key_2char2num(*(charmac + j), *(charmac + j + 1)); + + RTW_INFO("[%s] %d, charmac:%s, addr:"MAC_FMT"\n", + __FUNCTION__, __LINE__, charmac, MAC_ARG(addr)); + ptdls_sta = rtw_get_stainfo(&padapter->stapriv, addr); + if (ptdls_sta) { + sprintf(extra, "\n\ntdls_sta_state=0x%08x\n", ptdls_sta->tdls_sta_state); + RTW_INFO("\n\ntdls_sta_state=%d\n", ptdls_sta->tdls_sta_state); + } else { + sprintf(extra, "\n\nNot found this sta\n"); + RTW_INFO("\n\nNot found this sta\n"); + } + wrqu->data.length = strlen(extra); + +exit: +#endif /* CONFIG_TDLS */ + return ret; + +} + +static int rtw_tdls_get_best_ch(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ +#ifdef CONFIG_FIND_BEST_CHANNEL + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + u32 i, best_channel_24G = 1, best_channel_5G = 36, index_24G = 0, index_5G = 0; + + for (i = 0; i < rfctl->max_chan_nums && rfctl->channel_set[i].ChannelNum != 0; i++) { + if (rfctl->channel_set[i].ChannelNum == 1) + index_24G = i; + if (rfctl->channel_set[i].ChannelNum == 36) + index_5G = i; + } + + for (i = 0; i < rfctl->max_chan_nums && rfctl->channel_set[i].ChannelNum != 0; i++) { + /* 2.4G */ + if (rfctl->channel_set[i].ChannelNum == 6 || rfctl->channel_set[i].ChannelNum == 11) { + if (rfctl->channel_set[i].rx_count < rfctl->channel_set[index_24G].rx_count) { + index_24G = i; + best_channel_24G = rfctl->channel_set[i].ChannelNum; + } + } + + /* 5G */ + if (rfctl->channel_set[i].ChannelNum >= 36 + && rfctl->channel_set[i].ChannelNum < 140) { + /* Find primary channel */ + if (((rfctl->channel_set[i].ChannelNum - 36) % 8 == 0) + && (rfctl->channel_set[i].rx_count < rfctl->channel_set[index_5G].rx_count)) { + index_5G = i; + best_channel_5G = rfctl->channel_set[i].ChannelNum; + } + } + + if (rfctl->channel_set[i].ChannelNum >= 149 + && rfctl->channel_set[i].ChannelNum < 165) { + /* Find primary channel */ + if (((rfctl->channel_set[i].ChannelNum - 149) % 8 == 0) + && (rfctl->channel_set[i].rx_count < rfctl->channel_set[index_5G].rx_count)) { + index_5G = i; + best_channel_5G = rfctl->channel_set[i].ChannelNum; + } + } +#if 1 /* debug */ + RTW_INFO("The rx cnt of channel %3d = %d\n", + rfctl->channel_set[i].ChannelNum, + rfctl->channel_set[i].rx_count); +#endif + } + + sprintf(extra, "\nbest_channel_24G = %d\n", best_channel_24G); + RTW_INFO("best_channel_24G = %d\n", best_channel_24G); + + if (index_5G != 0) { + sprintf(extra, "best_channel_5G = %d\n", best_channel_5G); + RTW_INFO("best_channel_5G = %d\n", best_channel_5G); + } + + wrqu->data.length = strlen(extra); + +#endif + + return 0; + +} +#endif /*#ifdef CONFIG_TDLS*/ +static int rtw_tdls(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_INFO("[%s] extra = %s\n", __FUNCTION__, extra); + + if (hal_chk_wl_func(padapter, WL_FUNC_TDLS) == _FALSE) { + RTW_INFO("Discard tdls oper since hal doesn't support tdls\n"); + return 0; + } + + if (rtw_is_tdls_enabled(padapter) == _FALSE) { + RTW_INFO("TDLS is not enabled\n"); + return 0; + } + + /* WFD Sigma will use the tdls enable command to let the driver know we want to test the tdls now! */ + + if (hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) { + if (_rtw_memcmp(extra, "wfdenable=", 10)) { + wrqu->data.length -= 10; + rtw_wx_tdls_wfd_enable(dev, info, wrqu, &extra[10]); + return ret; + } + } + + if (_rtw_memcmp(extra, "weaksec=", 8)) { + wrqu->data.length -= 8; + rtw_tdls_weaksec(dev, info, wrqu, &extra[8]); + return ret; + } else if (_rtw_memcmp(extra, "tdlsenable=", 11)) { + wrqu->data.length -= 11; + rtw_tdls_enable(dev, info, wrqu, &extra[11]); + return ret; + } + + if (_rtw_memcmp(extra, "setup=", 6)) { + wrqu->data.length -= 6; + rtw_tdls_setup(dev, info, wrqu, &extra[6]); + } else if (_rtw_memcmp(extra, "tear=", 5)) { + wrqu->data.length -= 5; + rtw_tdls_teardown(dev, info, wrqu, &extra[5]); + } else if (_rtw_memcmp(extra, "dis=", 4)) { + wrqu->data.length -= 4; + rtw_tdls_discovery(dev, info, wrqu, &extra[4]); + } else if (_rtw_memcmp(extra, "swoff=", 6)) { + wrqu->data.length -= 6; + rtw_tdls_ch_switch_off(dev, info, wrqu, &extra[6]); + } else if (_rtw_memcmp(extra, "sw=", 3)) { + wrqu->data.length -= 3; + rtw_tdls_ch_switch(dev, info, wrqu, &extra[3]); + } else if (_rtw_memcmp(extra, "dumpstack=", 10)) { + wrqu->data.length -= 10; + rtw_tdls_dump_ch(dev, info, wrqu, &extra[10]); + } else if (_rtw_memcmp(extra, "offchnum=", 9)) { + wrqu->data.length -= 9; + rtw_tdls_off_ch_num(dev, info, wrqu, &extra[9]); + } else if (_rtw_memcmp(extra, "choffset=", 9)) { + wrqu->data.length -= 9; + rtw_tdls_ch_offset(dev, info, wrqu, &extra[9]); + } else if (_rtw_memcmp(extra, "pson=", 5)) { + wrqu->data.length -= 5; + rtw_tdls_pson(dev, info, wrqu, &extra[5]); + } else if (_rtw_memcmp(extra, "psoff=", 6)) { + wrqu->data.length -= 6; + rtw_tdls_psoff(dev, info, wrqu, &extra[6]); + } + +#ifdef CONFIG_WFD + if (hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) { + if (_rtw_memcmp(extra, "setip=", 6)) { + wrqu->data.length -= 6; + rtw_tdls_setip(dev, info, wrqu, &extra[6]); + } else if (_rtw_memcmp(extra, "tprobe=", 6)) + issue_tunneled_probe_req((_adapter *)rtw_netdev_priv(dev)); + } +#endif /* CONFIG_WFD */ + +#endif /* CONFIG_TDLS */ + + return ret; +} + + +static int rtw_tdls_get(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + int ret = 0; + +#ifdef CONFIG_TDLS + + RTW_INFO("[%s] extra = %s\n", __FUNCTION__, (char *) wrqu->data.pointer); + + if (_rtw_memcmp(wrqu->data.pointer, "ip", 2)) + rtw_tdls_getip(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "port", 4)) + rtw_tdls_getport(dev, info, wrqu, extra); + /* WFDTDLS, for sigma test */ + else if (_rtw_memcmp(wrqu->data.pointer, "dis", 3)) + rtw_tdls_dis_result(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "status", 6)) + rtw_wfd_tdls_status(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "tdls_sta=", 9)) + rtw_tdls_getsta(dev, info, wrqu, extra); + else if (_rtw_memcmp(wrqu->data.pointer, "best_ch", 7)) + rtw_tdls_get_best_ch(dev, info, wrqu, extra); +#endif /* CONFIG_TDLS */ + + return ret; +} + +#ifdef CONFIG_MAC_LOOPBACK_DRIVER + +#if defined(CONFIG_RTL8188E) +#include +extern void rtl8188e_cal_txdesc_chksum(struct tx_desc *ptxdesc); +#define cal_txdesc_chksum(padapter, desc) rtl8188e_cal_txdesc_chksum(desc) +#ifdef CONFIG_SDIO_HCI || defined(CONFIG_GSPI_HCI) +extern void rtl8188es_fill_default_txdesc(struct xmit_frame *pxmitframe, u8 *pbuf); +#define fill_default_txdesc rtl8188es_fill_default_txdesc +#endif /* CONFIG_SDIO_HCI */ +#endif /* CONFIG_RTL8188E */ +#if defined(CONFIG_RTL8723B) +extern void rtl8723b_cal_txdesc_chksum(struct tx_desc *ptxdesc); +#define cal_txdesc_chksum(padapter, desc) rtl8723b_cal_txdesc_chksum(desc) +extern void rtl8723b_fill_default_txdesc(struct xmit_frame *pxmitframe, u8 *pbuf); +#define fill_default_txdesc rtl8723b_fill_default_txdesc +#endif /* CONFIG_RTL8723B */ + +#if defined(CONFIG_RTL8703B) +/* extern void rtl8703b_cal_txdesc_chksum(struct tx_desc *ptxdesc); */ +#define cal_txdesc_chksum(padapter, desc) rtl8703b_cal_txdesc_chksum(desc) +/* extern void rtl8703b_fill_default_txdesc(struct xmit_frame *pxmitframe, u8 *pbuf); */ +#define fill_default_txdesc rtl8703b_fill_default_txdesc +#endif /* CONFIG_RTL8703B */ + +#if defined(CONFIG_RTL8723D) +/* extern void rtl8723d_cal_txdesc_chksum(struct tx_desc *ptxdesc); */ +#define cal_txdesc_chksum(padapter, desc) rtl8723d_cal_txdesc_chksum(desc) +/* extern void rtl8723d_fill_default_txdesc(struct xmit_frame *pxmitframe, u8 *pbuf); */ +#define fill_default_txdesc rtl8723d_fill_default_txdesc +#endif /* CONFIG_RTL8723D */ + +#if defined(CONFIG_RTL8710B) +#define cal_txdesc_chksum(padapter, desc) rtl8710b_cal_txdesc_chksum(desc) +#define fill_default_txdesc rtl8710b_fill_default_txdesc +#endif /* CONFIG_RTL8710B */ + +#if defined(CONFIG_RTL8192E) +extern void rtl8192e_cal_txdesc_chksum(struct tx_desc *ptxdesc); +#define cal_txdesc_chksum(padapter, desc) rtl8192e_cal_txdesc_chksum(desc) +#ifdef CONFIG_SDIO_HCI || defined(CONFIG_GSPI_HCI) +extern void rtl8192es_fill_default_txdesc(struct xmit_frame *pxmitframe, u8 *pbuf); +#define fill_default_txdesc rtl8192es_fill_default_txdesc +#endif /* CONFIG_SDIO_HCI */ +#endif /* CONFIG_RTL8192E */ + +#if defined(CONFIG_RTL8192F) +/* extern void rtl8192f_cal_txdesc_chksum(struct tx_desc *ptxdesc); */ +#define cal_txdesc_chksum(padapter, desc) rtl8192f_cal_txdesc_chksum(desc) +/* extern void rtl8192f_fill_default_txdesc(struct xmit_frame *pxmitframe, u8 *pbuf); */ +#define fill_default_txdesc rtl8192f_fill_default_txdesc +#endif /* CONFIG_RTL8192F */ + +#ifdef CONFIG_RTL8723F +#include <../../hal/rtl8723f/rtl8723f.h> + +#define REG_LOOPBACK_ENABLE 0x0103 +#define LOOKBACK_ENABLE_VALUE 0x0b +#define cal_txdesc_chksum(padapter, desc) rtl8723f_cal_txdesc_chksum(padapter, desc) +#define dump_txdesc_data(padapter, desc) rtl8723f_dbg_dump_tx_desc(padapter, DATA_FRAMETAG, desc); +#define get_rx_desc(rx_desc, rxbuf) rtl8723f_rxdesc2attribute(rx_desc, rxbuf) +#define hal_init rtl8723f_hal_init +#endif /* CONFIG_RTL8723F */ + +void dbg_dump_pkt(char *s, u8 *buf, u8 len) +{ + u8 i, j = 1; + + RTW_INFO("%s size = %u\n", s, len); + + for (i = 0; (i + 4) < len; i += 4) { + if (j % 4 == 1) + RTW_PRINT("idx:%u:", i); + _RTW_PRINT(" 0x%02x 0x%02x 0x%02x 0x%02x", buf[i], buf[i+1], buf[i+2], buf[i+3]); + if ((j++) % 4 == 0) + _RTW_PRINT("\n"); + } + + for (; i < len ; i++) { + _RTW_PRINT(" 0x%02x", buf[i]); + } + _RTW_PRINT("\n ================================\n"); +} + +static s32 initLoopback(PADAPTER padapter) +{ + PLOOPBACKDATA ploopback; + + if (padapter->ploopback == NULL) { + ploopback = (PLOOPBACKDATA)rtw_zmalloc(sizeof(LOOPBACKDATA)); + if (ploopback == NULL) + return -ENOMEM; + + _rtw_init_sema(&ploopback->sema, 0); + ploopback->bstop = _TRUE; + ploopback->cnt = 0; + ploopback->size = 300; + _rtw_memset(ploopback->msg, 0, sizeof(ploopback->msg)); + + padapter->ploopback = ploopback; + } + + return 0; +} + +static void freeLoopback(PADAPTER padapter) +{ + PLOOPBACKDATA ploopback; + + ploopback = padapter->ploopback; + if (ploopback) { + rtw_mfree((u8 *)ploopback, sizeof(LOOPBACKDATA)); + padapter->ploopback = NULL; + } +} + +static s32 initpseudoadhoc(PADAPTER padapter) +{ + NDIS_802_11_NETWORK_INFRASTRUCTURE networkType; + s32 err; + + networkType = Ndis802_11IBSS; + err = rtw_set_802_11_infrastructure_mode(padapter, networkType, 0); + if (err == _FALSE) + return _FAIL; + + err = rtw_setopmode_cmd(padapter, networkType, RTW_CMDF_WAIT_ACK); + if (err == _FAIL) + return _FAIL; + + return _SUCCESS; +} + +static s32 createpseudoadhoc(PADAPTER padapter) +{ + NDIS_802_11_AUTHENTICATION_MODE authmode; + struct mlme_priv *pmlmepriv; + NDIS_802_11_SSID *passoc_ssid; + WLAN_BSSID_EX *pdev_network; + u8 *pibss; + u8 ssid[] = "pseduo_ad-hoc"; + s32 err; + _irqL irqL; + + pmlmepriv = &padapter->mlmepriv; + + authmode = Ndis802_11AuthModeOpen; + err = rtw_set_802_11_authentication_mode(padapter, authmode); + if (err == _FALSE) + return _FAIL; + + passoc_ssid = &pmlmepriv->assoc_ssid; + _rtw_memset(passoc_ssid, 0, sizeof(NDIS_802_11_SSID)); + passoc_ssid->SsidLength = sizeof(ssid) - 1; + _rtw_memcpy(passoc_ssid->Ssid, ssid, passoc_ssid->SsidLength); + + pdev_network = &padapter->registrypriv.dev_network; + pibss = padapter->registrypriv.dev_network.MacAddress; + _rtw_memcpy(&pdev_network->Ssid, passoc_ssid, sizeof(NDIS_802_11_SSID)); + + rtw_update_registrypriv_dev_network(padapter); + rtw_generate_random_ibss(pibss); + + _enter_critical_bh(&pmlmepriv->lock, &irqL); + /*pmlmepriv->fw_state = WIFI_ADHOC_MASTER_STATE;*/ + init_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE); + + _exit_critical_bh(&pmlmepriv->lock, &irqL); + +#if 0 + err = rtw_create_ibss_cmd(padapter, 0); + if (err == _FAIL) + return _FAIL; +#else + { + struct wlan_network *pcur_network; + struct sta_info *psta; + + /* 3 create a new psta */ + pcur_network = &pmlmepriv->cur_network; + + /* clear psta in the cur_network, if any */ + psta = rtw_get_stainfo(&padapter->stapriv, pcur_network->network.MacAddress); + if (psta) + rtw_free_stainfo(padapter, psta); + + psta = rtw_alloc_stainfo(&padapter->stapriv, pibss); + if (psta == NULL) + return _FAIL; + + /* 3 join psudo AdHoc */ + pcur_network->join_res = 1; + pcur_network->aid = psta->cmn.aid = 1; + _rtw_memcpy(&pcur_network->network, pdev_network, get_WLAN_BSSID_EX_sz(pdev_network)); + + /* set msr to WIFI_FW_ADHOC_STATE */ + padapter->hw_port = HW_PORT0; + Set_MSR(padapter, WIFI_FW_ADHOC_STATE); + + } +#endif + + return _SUCCESS; +} + +static struct xmit_frame *createloopbackpkt(PADAPTER padapter, u32 size) +{ + struct xmit_priv *pxmitpriv; + struct xmit_frame *pframe; + struct xmit_buf *pxmitbuf; + struct pkt_attrib *pattrib; + struct tx_desc *desc; + u8 *pkt_start, *pkt_end, *ptr; + struct rtw_ieee80211_hdr *hdr; + s32 bmcast; + _irqL irqL; + + + if ((TXDESC_SIZE + WLANHDR_OFFSET + size) > MAX_XMITBUF_SZ) + return NULL; + + pxmitpriv = &padapter->xmitpriv; + pframe = NULL; + + /* 2 1. allocate xmit frame */ + pframe = rtw_alloc_xmitframe(pxmitpriv, 0); + if (pframe == NULL) + return NULL; + pframe->padapter = padapter; + + /* 2 2. allocate xmit buffer */ + _enter_critical_bh(&pxmitpriv->lock, &irqL); + pxmitbuf = rtw_alloc_xmitbuf(pxmitpriv); + _exit_critical_bh(&pxmitpriv->lock, &irqL); + if (pxmitbuf == NULL) { + rtw_free_xmitframe(pxmitpriv, pframe); + return NULL; + } + + pframe->pxmitbuf = pxmitbuf; + pframe->buf_addr = pxmitbuf->pbuf; + pxmitbuf->priv_data = pframe; + + /* 2 3. update_attrib() */ + pattrib = &pframe->attrib; + + /* init xmitframe attribute */ + _rtw_memset(pattrib, 0, sizeof(struct pkt_attrib)); + + pattrib->ether_type = 0x8723; + _rtw_memcpy(pattrib->src, adapter_mac_addr(padapter), ETH_ALEN); + _rtw_memcpy(pattrib->ta, pattrib->src, ETH_ALEN); + _rtw_memset(pattrib->dst, 0xFF, ETH_ALEN); + _rtw_memcpy(pattrib->ra, pattrib->dst, ETH_ALEN); + + /* pattrib->dhcp_pkt = 0; + * pattrib->pktlen = 0; */ + pattrib->ack_policy = 0; + /* pattrib->pkt_hdrlen = ETH_HLEN; */ + pattrib->hdrlen = WLAN_HDR_A3_LEN; + pattrib->subtype = WIFI_DATA; + pattrib->priority = 0; + pattrib->qsel = pattrib->priority; + /* do_queue_select(padapter, pattrib); */ + pattrib->nr_frags = 1; + pattrib->encrypt = 0; + pattrib->bswenc = _FALSE; + pattrib->qos_en = _FALSE; + + bmcast = IS_MCAST(pattrib->ra); + if (bmcast) + pattrib->psta = rtw_get_bcmc_stainfo(padapter); + else + pattrib->psta = rtw_get_stainfo(&padapter->stapriv, get_bssid(&padapter->mlmepriv)); + + pattrib->mac_id = pattrib->psta->cmn.mac_id; + pattrib->pktlen = size; + pattrib->last_txcmdsz = pattrib->hdrlen + pattrib->pktlen; + + /* 2 4. fill TX descriptor */ + desc = (struct tx_desc *)pframe->buf_addr; + _rtw_memset(desc, 0, TXDESC_SIZE); + + fill_default_txdesc(pframe, (u8 *)desc); + +#if 0 + /* Hw set sequence number */ + ((PTXDESC)desc)->hwseq_en = 0; /* HWSEQ_EN, 0:disable, 1:enable + * ((PTXDESC)desc)->hwseq_sel = 0; */ /* HWSEQ_SEL */ + + ((PTXDESC)desc)->disdatafb = 1; + + /* convert to little endian */ + desc->txdw0 = cpu_to_le32(desc->txdw0); + desc->txdw1 = cpu_to_le32(desc->txdw1); + desc->txdw2 = cpu_to_le32(desc->txdw2); + desc->txdw3 = cpu_to_le32(desc->txdw3); + desc->txdw4 = cpu_to_le32(desc->txdw4); + desc->txdw5 = cpu_to_le32(desc->txdw5); + desc->txdw6 = cpu_to_le32(desc->txdw6); + desc->txdw7 = cpu_to_le32(desc->txdw7); +#ifdef CONFIG_PCI_HCI + desc->txdw8 = cpu_to_le32(desc->txdw8); + desc->txdw9 = cpu_to_le32(desc->txdw9); + desc->txdw10 = cpu_to_le32(desc->txdw10); + desc->txdw11 = cpu_to_le32(desc->txdw11); + desc->txdw12 = cpu_to_le32(desc->txdw12); + desc->txdw13 = cpu_to_le32(desc->txdw13); + desc->txdw14 = cpu_to_le32(desc->txdw14); + desc->txdw15 = cpu_to_le32(desc->txdw15); +#endif +#endif + + cal_txdesc_chksum(padapter, (u8*)desc); + /* dump_txdesc_data(padapter, (u8*)desc); */ + + /* 2 5. coalesce */ + pkt_start = pframe->buf_addr + TXDESC_SIZE; + pkt_end = pkt_start + pattrib->last_txcmdsz; + + /* 3 5.1. make wlan header, make_wlanhdr() */ + hdr = (struct rtw_ieee80211_hdr *)pkt_start; + set_frame_sub_type(&hdr->frame_ctl, pattrib->subtype); + _rtw_memcpy(hdr->addr1, pattrib->dst, ETH_ALEN); /* DA */ + _rtw_memcpy(hdr->addr2, pattrib->src, ETH_ALEN); /* SA */ + _rtw_memcpy(hdr->addr3, get_bssid(&padapter->mlmepriv), ETH_ALEN); /* RA, BSSID */ + + /* 3 5.2. make payload */ + ptr = pkt_start + pattrib->hdrlen; + get_random_bytes(ptr, pkt_end - ptr); + + pxmitbuf->len = TXDESC_SIZE + pattrib->last_txcmdsz; +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitbuf->ptail += pxmitbuf->len; +#endif + + dbg_dump_pkt("TX packet", pxmitbuf->pbuf, pxmitbuf->len); + + return pframe; +} + +static void freeloopbackpkt(PADAPTER padapter, struct xmit_frame *pframe) +{ + struct xmit_priv *pxmitpriv; + struct xmit_buf *pxmitbuf; + + pxmitpriv = &padapter->xmitpriv; + pxmitbuf = pframe->pxmitbuf; + + rtw_free_xmitframe(pxmitpriv, pframe); + rtw_free_xmitbuf(pxmitpriv, pxmitbuf); +} + +static void printdata(u8 *pbuf, u32 len) +{ + u32 i, val; + + for (i = 0; (i + 4) <= len; i += 4) { + printk("%08X", *(u32 *)(pbuf + i)); + if ((i + 4) & 0x1F) + printk(" "); + else + printk("\n"); + } + + if (i < len) { +#ifdef CONFIG_BIG_ENDIAN + for (; i < len, i++) + printk("%02X", pbuf + i); +#else /* CONFIG_LITTLE_ENDIAN */ +#if 0 + val = 0; + _rtw_memcpy(&val, pbuf + i, len - i); + printk("%8X", val); +#else + u8 str[9]; + u8 n; + val = 0; + n = len - i; + _rtw_memcpy(&val, pbuf + i, n); + sprintf(str, "%08X", val); + n = (4 - n) * 2; + printk("%8s", str + n); +#endif +#endif /* CONFIG_LITTLE_ENDIAN */ + } + printk("\n"); +} + +static u8 pktcmp(PADAPTER padapter, u8 *txbuf, u32 txsz, u8 *rxbuf, u32 rxsz) +{ + struct rx_pkt_attrib rx_desc; +#if 0 + struct recv_stat *prxstat; + struct recv_stat report; + PRXREPORT prxreport; +#endif + u32 rxpktsize; + u8 drvinfosize; + u8 shiftsize; + u8 ret = _FALSE; + u8 skip_len = 4; /* Don't compare the frame control and duration field */ + get_rx_desc(&rx_desc, rxbuf); + rxpktsize = rx_desc.pkt_len; + drvinfosize = rx_desc.drvinfo_sz; + shiftsize = rx_desc.shift_sz; + +#if 0 + prxstat = (struct recv_stat *)rxbuf; + report.rxdw0 = le32_to_cpu(prxstat->rxdw0); + report.rxdw1 = le32_to_cpu(prxstat->rxdw1); + report.rxdw2 = le32_to_cpu(prxstat->rxdw2); + report.rxdw3 = le32_to_cpu(prxstat->rxdw3); + report.rxdw4 = le32_to_cpu(prxstat->rxdw4); + report.rxdw5 = le32_to_cpu(prxstat->rxdw5); + + prxreport = (PRXREPORT)&report; + drvinfosize = prxreport->drvinfosize << 3; + rxpktsize = prxreport->pktlen; +#endif + + if (rtw_hal_rcr_check(padapter, RCR_APPFCS)) + rxpktsize -= IEEE80211_FCS_LEN; + + if ((txsz - TXDESC_SIZE) != rxpktsize) { + RTW_INFO("%s: ERROR! size not match tx/rx=%d/%d !\n", + __func__, txsz - TXDESC_SIZE, rxpktsize); + ret = _FALSE; + } else { + ret = _rtw_memcmp(txbuf + TXDESC_SIZE + skip_len, \ + rxbuf + RXDESC_SIZE + skip_len + drvinfosize, \ + txsz - TXDESC_SIZE - skip_len); + if (ret == _FALSE) + RTW_INFO("%s: ERROR! pkt content mismatch!\n", __func__); + } + + if (ret == _FALSE) { + RTW_INFO("\n%s: TX PKT total=%d, desc=%d, content=%d\n", + __func__, txsz, TXDESC_SIZE, txsz - TXDESC_SIZE); + dbg_dump_pkt("TX DESC", txbuf, TXDESC_SIZE); + dbg_dump_pkt("TX content", txbuf + TXDESC_SIZE, txsz - TXDESC_SIZE); + + RTW_INFO("\n%s: RX PKT read=%d offset=%d(%d,%d) content=%d\n", + __func__, rxsz, RXDESC_SIZE + drvinfosize, RXDESC_SIZE, drvinfosize, rxpktsize); + if (rxpktsize != 0) { + dbg_dump_pkt("RX DESC", rxbuf, RXDESC_SIZE); + dbg_dump_pkt("RX drvinfo", rxbuf + RXDESC_SIZE, drvinfosize); + dbg_dump_pkt("RX packet content", rxbuf + RXDESC_SIZE + drvinfosize, rxpktsize); + } else { + RTW_INFO("%s: RX data size=%d\n", __func__, rxsz); + } + } + + return ret; +} + +thread_return lbk_thread(thread_context context) +{ + s32 err; + PADAPTER padapter; + PLOOPBACKDATA ploopback; + struct xmit_frame *pxmitframe; + u32 cnt, ok, fail, headerlen; + u32 pktsize; + u32 ff_hwaddr; + + padapter = (PADAPTER)context; + ploopback = padapter->ploopback; + if (ploopback == NULL) + return -1; + cnt = 0; + ok = 0; + fail = 0; + + thread_enter("RTW_LBK_THREAD"); + /* daemonize("%s", "RTW_LBK_THREAD"); */ + allow_signal(SIGTERM); + + do { + if (ploopback->size == 0) { + get_random_bytes(&pktsize, 4); + pktsize = (pktsize % 1535) + 1; /* 1~1535 */ + } else + pktsize = ploopback->size; + + pxmitframe = createloopbackpkt(padapter, pktsize); + if (pxmitframe == NULL) { + sprintf(ploopback->msg, "loopback FAIL! 3. create Packet FAIL!"); + break; + } + + ploopback->txsize = TXDESC_SIZE + pxmitframe->attrib.last_txcmdsz; + _rtw_memcpy(ploopback->txbuf, pxmitframe->buf_addr, ploopback->txsize); + ff_hwaddr = rtw_get_ff_hwaddr(pxmitframe); + cnt++; + RTW_INFO("%s: wirte port cnt=%d size=%d\n", __func__, cnt, ploopback->txsize); +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + pxmitframe->pxmitbuf->pdata = ploopback->txbuf; +#endif + rtw_write_port(padapter, ff_hwaddr, ploopback->txsize, (u8 *)pxmitframe->pxmitbuf); + + /* wait for rx pkt */ + RTW_INFO("%s: wait for rx packet\n", __func__); + _rtw_down_sema(&ploopback->sema); + + err = pktcmp(padapter, ploopback->txbuf, ploopback->txsize, ploopback->rxbuf, ploopback->rxsize); + if (err == _TRUE) + ok++; + else + fail++; + + ploopback->txsize = 0; + _rtw_memset(ploopback->txbuf, 0, 0x8000); + ploopback->rxsize = 0; + _rtw_memset(ploopback->rxbuf, 0, 0x8000); + + freeloopbackpkt(padapter, pxmitframe); + pxmitframe = NULL; + + flush_signals_thread(); + + if ((ploopback->bstop == _TRUE) || + ((ploopback->cnt != 0) && (ploopback->cnt == cnt))) { + u32 ok_rate, fail_rate, all; + all = cnt; + ok_rate = (ok * 100) / all; + fail_rate = (fail * 100) / all; + sprintf(ploopback->msg, \ + "loopback result: ok=%d%%(%d/%d),error=%d%%(%d/%d)", \ + ok_rate, ok, all, fail_rate, fail, all); + break; + } + } while (1); + + ploopback->bstop = _TRUE; + + thread_exit(NULL); + return 0; +} + +static void loopbackTest(PADAPTER padapter, u32 cnt, u32 size, u8 *pmsg) +{ + PLOOPBACKDATA ploopback; + u32 len; + s32 err; + + ploopback = padapter->ploopback; + + if (ploopback) { + if (ploopback->bstop == _FALSE) { + ploopback->bstop = _TRUE; + _rtw_up_sema(&ploopback->sema); + } + len = 0; + do { + len = strlen(ploopback->msg); + if (len) + break; + rtw_msleep_os(1); + } while (1); + RTW_INFO("Free loopback, end the test.\n"); + _rtw_memcpy(pmsg, ploopback->msg, len + 1); + freeLoopback(padapter); + + return; + } + + /* disable dynamic algorithm */ +#ifndef CONFIG_NO_PHYDM + rtw_phydm_ability_backup(padapter); + rtw_phydm_func_disable_all(padapter); +#endif + + /* create pseudo ad-hoc connection */ + err = initpseudoadhoc(padapter); + if (err == _FAIL) { + sprintf(pmsg, "loopback FAIL! 1.1 init ad-hoc FAIL!"); + return; + } + + err = createpseudoadhoc(padapter); + if (err == _FAIL) { + sprintf(pmsg, "loopback FAIL! 1.2 create ad-hoc master FAIL!"); + return; + } + + err = initLoopback(padapter); + if (err) { + sprintf(pmsg, "loopback FAIL! 2. init FAIL! error code=%d", err); + return; + } + + ploopback = padapter->ploopback; + + ploopback->bstop = _FALSE; + ploopback->cnt = cnt; + ploopback->size = size; + ploopback->lbkthread = kthread_run(lbk_thread, padapter, "RTW_LBK_THREAD"); + if (IS_ERR(ploopback->lbkthread)) { + freeLoopback(padapter); + ploopback->lbkthread = NULL; + sprintf(pmsg, "loopback start FAIL! cnt=%d", cnt); + return; + } + + sprintf(pmsg, "loopback start! cnt=%d", cnt); +} +#endif /* CONFIG_MAC_LOOPBACK_DRIVER */ + +static int rtw_test( + struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + u32 len; + u8 *pbuf, *pch; + char *ptmp; + u8 *delim = ","; + PADAPTER padapter = rtw_netdev_priv(dev); + + + RTW_INFO("+%s\n", __func__); + len = wrqu->data.length; + + pbuf = (u8 *)rtw_zmalloc(len + 1); + if (pbuf == NULL) { + RTW_INFO("%s: no memory!\n", __func__); + return -ENOMEM; + } + + if (copy_from_user(pbuf, wrqu->data.pointer, len)) { + rtw_mfree(pbuf, len + 1); + RTW_INFO("%s: copy from user fail!\n", __func__); + return -EFAULT; + } + + pbuf[len] = '\0'; + + RTW_INFO("%s: string=\"%s\"\n", __func__, pbuf); + + ptmp = (char *)pbuf; + pch = strsep(&ptmp, delim); + if ((pch == NULL) || (strlen(pch) == 0)) { + rtw_mfree(pbuf, len); + RTW_INFO("%s: parameter error(level 1)!\n", __func__); + return -EFAULT; + } + +#ifdef CONFIG_MAC_LOOPBACK_DRIVER + if (strcmp(pch, "init") == 0) { + u8 status; + + rtw_clr_drv_stopped(padapter); /* should clear drv_stopped, otherwise driver can't trx */ + + status = hal_init(padapter); + RTW_INFO("HAL_INIT %s\n", status ? "SUCCESS" : "FAIL"); + + rtw_write8(padapter, REG_LOOPBACK_ENABLE, LOOKBACK_ENABLE_VALUE); + RTW_INFO("Write 0x%03x to 0x%02x, enable loopback\n", + REG_LOOPBACK_ENABLE, LOOKBACK_ENABLE_VALUE); + + } else if (strcmp(pch, "loopback") == 0) { + s32 cnt = 0; + u32 size = 64; + + pch = strsep(&ptmp, delim); + if ((pch == NULL) || (strlen(pch) == 0)) { + rtw_mfree(pbuf, len); + RTW_INFO("%s: parameter error(level 2)!\n", __func__); + return -EFAULT; + } + + sscanf(pch, "%d", &cnt); + RTW_INFO("%s: loopback cnt=%d\n", __func__, cnt); + + pch = strsep(&ptmp, delim); + if ((pch == NULL) || (strlen(pch) == 0)) { + rtw_mfree(pbuf, len); + RTW_INFO("%s: parameter error(level 2)!\n", __func__); + return -EFAULT; + } + + sscanf(pch, "%d", &size); + RTW_INFO("%s: loopback size=%d\n", __func__, size); + + loopbackTest(padapter, cnt, size, extra); + wrqu->data.length = strlen(extra) + 1; + + goto free_buf; + } +#endif + + +#ifdef CONFIG_BT_COEXIST + if (strcmp(pch, "bton") == 0) { + rtw_btcoex_SetManualControl(padapter, _FALSE); + goto free_buf; + } else if (strcmp(pch, "btoff") == 0) { + rtw_btcoex_SetManualControl(padapter, _TRUE); + goto free_buf; + } else if (strcmp(pch, "coex_auto") == 0) { + rtw_btcoex_set_policy_control(padapter, BTCOEX_POLICY_CONTROL_AUTO); + goto free_buf; + } else if (strcmp(pch, "coex_force_freerun") == 0) { + rtw_btcoex_set_policy_control(padapter, BTCOEX_POLICY_CONTROL_FORCE_FREERUN); + goto free_buf; + } else if (strcmp(pch, "coex_force_tdma") == 0) { + rtw_btcoex_set_policy_control(padapter, BTCOEX_POLICY_CONTROL_FORCE_TDMA); + goto free_buf; + } +#endif + + if (strcmp(pch, "h2c") == 0) { + u8 param[8]; + u8 count = 0; + u32 tmp; + u8 i; + u32 pos; + u8 ret; + + do { + pch = strsep(&ptmp, delim); + if ((pch == NULL) || (strlen(pch) == 0)) + break; + + sscanf(pch, "%x", &tmp); + param[count++] = (u8)tmp; + } while (count < 8); + + if (count == 0) { + rtw_mfree(pbuf, len); + RTW_INFO("%s: parameter error(level 2)!\n", __func__); + return -EFAULT; + } + + ret = rtw_test_h2c_cmd(padapter, param, count); + + pos = sprintf(extra, "H2C ID=0x%02x content=", param[0]); + for (i = 1; i < count; i++) + pos += sprintf(extra + pos, "%02x,", param[i]); + extra[pos] = 0; + pos--; + pos += sprintf(extra + pos, " %s", ret == _FAIL ? "FAIL" : "OK"); + + wrqu->data.length = strlen(extra) + 1; + + goto free_buf; + } + + if (strcmp(pch, "dump_mac_reg") == 0) { + mac_reg_dump(RTW_DBGDUMP, padapter); + goto free_buf; + } + +free_buf: + rtw_mfree(pbuf, len); + return 0; +} + +static iw_handler rtw_handlers[] = { +#ifdef CONFIG_IOCTL_WEXT + NULL, /* SIOCSIWCOMMIT */ + rtw_wx_get_name, /* SIOCGIWNAME */ + dummy, /* SIOCSIWNWID */ + dummy, /* SIOCGIWNWID */ + rtw_wx_set_freq, /* SIOCSIWFREQ */ + rtw_wx_get_freq, /* SIOCGIWFREQ */ + rtw_wx_set_mode, /* SIOCSIWMODE */ + rtw_wx_get_mode, /* SIOCGIWMODE */ + dummy, /* SIOCSIWSENS */ + rtw_wx_get_sens, /* SIOCGIWSENS */ + NULL, /* SIOCSIWRANGE */ + rtw_wx_get_range, /* SIOCGIWRANGE */ + rtw_wx_set_priv, /* SIOCSIWPRIV */ + NULL, /* SIOCGIWPRIV */ + NULL, /* SIOCSIWSTATS */ + NULL, /* SIOCGIWSTATS */ + dummy, /* SIOCSIWSPY */ + dummy, /* SIOCGIWSPY */ + NULL, /* SIOCGIWTHRSPY */ + NULL, /* SIOCWIWTHRSPY */ + rtw_wx_set_wap, /* SIOCSIWAP */ + rtw_wx_get_wap, /* SIOCGIWAP */ + rtw_wx_set_mlme, /* request MLME operation; uses struct iw_mlme */ + dummy, /* SIOCGIWAPLIST -- depricated */ + rtw_wx_set_scan, /* SIOCSIWSCAN */ + rtw_wx_get_scan, /* SIOCGIWSCAN */ + rtw_wx_set_essid, /* SIOCSIWESSID */ + rtw_wx_get_essid, /* SIOCGIWESSID */ + dummy, /* SIOCSIWNICKN */ + rtw_wx_get_nick, /* SIOCGIWNICKN */ + NULL, /* -- hole -- */ + NULL, /* -- hole -- */ + rtw_wx_set_rate, /* SIOCSIWRATE */ + rtw_wx_get_rate, /* SIOCGIWRATE */ + rtw_wx_set_rts, /* SIOCSIWRTS */ + rtw_wx_get_rts, /* SIOCGIWRTS */ + rtw_wx_set_frag, /* SIOCSIWFRAG */ + rtw_wx_get_frag, /* SIOCGIWFRAG */ + dummy, /* SIOCSIWTXPOW */ + dummy, /* SIOCGIWTXPOW */ + dummy, /* SIOCSIWRETRY */ + rtw_wx_get_retry, /* SIOCGIWRETRY */ + rtw_wx_set_enc, /* SIOCSIWENCODE */ + rtw_wx_get_enc, /* SIOCGIWENCODE */ + dummy, /* SIOCSIWPOWER */ + rtw_wx_get_power, /* SIOCGIWPOWER */ + NULL, /*---hole---*/ + NULL, /*---hole---*/ + rtw_wx_set_gen_ie, /* SIOCSIWGENIE */ + NULL, /* SIOCGWGENIE */ + rtw_wx_set_auth, /* SIOCSIWAUTH */ + NULL, /* SIOCGIWAUTH */ + rtw_wx_set_enc_ext, /* SIOCSIWENCODEEXT */ + NULL, /* SIOCGIWENCODEEXT */ + rtw_wx_set_pmkid, /* SIOCSIWPMKSA */ + NULL, /*---hole---*/ +#endif +}; + + +static const struct iw_priv_args rtw_private_args[] = { + { + SIOCIWFIRSTPRIV + 0x0, + IW_PRIV_TYPE_CHAR | 0x7FF, 0, "write" + }, + { + SIOCIWFIRSTPRIV + 0x1, + IW_PRIV_TYPE_CHAR | 0x7FF, + IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_FIXED | IFNAMSIZ, "read" + }, + { + SIOCIWFIRSTPRIV + 0x2, 0, 0, "driver_ext" + }, + { + SIOCIWFIRSTPRIV + 0x3, 0, 0, "mp_ioctl" + }, + { + SIOCIWFIRSTPRIV + 0x4, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 1, 0, "apinfo" + }, + { + SIOCIWFIRSTPRIV + 0x5, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 2, 0, "setpid" + }, + { + SIOCIWFIRSTPRIV + 0x6, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 1, 0, "wps_start" + }, + /* for PLATFORM_MT53XX */ + { + SIOCIWFIRSTPRIV + 0x7, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 1, 0, "get_sensitivity" + }, + { + SIOCIWFIRSTPRIV + 0x8, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 1, 0, "wps_prob_req_ie" + }, + { + SIOCIWFIRSTPRIV + 0x9, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 1, 0, "wps_assoc_req_ie" + }, + + /* for RTK_DMP_PLATFORM */ + { + SIOCIWFIRSTPRIV + 0xA, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 1, 0, "channel_plan" + }, + + { + SIOCIWFIRSTPRIV + 0xB, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 2, 0, "dbg" + }, + { + SIOCIWFIRSTPRIV + 0xC, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 3, 0, "rfw" + }, + { + SIOCIWFIRSTPRIV + 0xD, + IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 2, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_FIXED | IFNAMSIZ, "rfr" + }, +#if 0 + { + SIOCIWFIRSTPRIV + 0xE, 0, 0, "wowlan_ctrl" + }, +#endif + { + SIOCIWFIRSTPRIV + 0x10, + IW_PRIV_TYPE_CHAR | 1024, 0, "p2p_set" + }, + { + SIOCIWFIRSTPRIV + 0x11, + IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK , "p2p_get" + }, + { + SIOCIWFIRSTPRIV + 0x12, 0, 0, "NULL" + }, + { + SIOCIWFIRSTPRIV + 0x13, + IW_PRIV_TYPE_CHAR | 64, IW_PRIV_TYPE_CHAR | 64 , "p2p_get2" + }, + { + SIOCIWFIRSTPRIV + 0x14, + IW_PRIV_TYPE_CHAR | 64, 0, "tdls" + }, + { + SIOCIWFIRSTPRIV + 0x15, + IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | 1024 , "tdls_get" + }, + { + SIOCIWFIRSTPRIV + 0x16, + IW_PRIV_TYPE_CHAR | 64, 0, "pm_set" + }, +#ifdef CONFIG_RTW_80211K + { + SIOCIWFIRSTPRIV + 0x17, + IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | 1024 , "rrm" + }, +#else + {SIOCIWFIRSTPRIV + 0x17, IW_PRIV_TYPE_CHAR | 1024 , 0 , "NULL"}, +#endif + +#ifdef CONFIG_PLATFORM_CMAP_INTFS + {SIOCIWFIRSTPRIV + 0x18, IW_PRIV_TYPE_CHAR | 1024 , 0 , "cmap_intfs"}, +#else + {SIOCIWFIRSTPRIV + 0x18, 0, 0, "NULL"}, +#endif + +#ifdef CONFIG_MP_INCLUDED + {SIOCIWFIRSTPRIV + 0x1A, IW_PRIV_TYPE_CHAR | 1024, 0, "NULL"}, + {SIOCIWFIRSTPRIV + 0x1B, IW_PRIV_TYPE_CHAR | 128, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "NULL"}, +#else + {SIOCIWFIRSTPRIV + 0x1A, IW_PRIV_TYPE_CHAR | 1024, 0, "NULL"}, + {SIOCIWFIRSTPRIV + 0x1B, IW_PRIV_TYPE_CHAR | 128, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "efuse_get"}, +#endif + { + SIOCIWFIRSTPRIV + 0x1D, + IW_PRIV_TYPE_CHAR | 40, IW_PRIV_TYPE_CHAR | 0x7FF, "test" + }, + + { SIOCIWFIRSTPRIV + 0x0E, IW_PRIV_TYPE_CHAR | 1024, 0 , ""}, /* set */ + { SIOCIWFIRSTPRIV + 0x0F, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK , ""},/* get + * --- sub-ioctls definitions --- */ + +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + { VENDOR_IE_SET, IW_PRIV_TYPE_CHAR | 1024 , 0 , "vendor_ie_set" }, + { VENDOR_IE_GET, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "vendor_ie_get" }, +#endif +#if defined(CONFIG_RTL8723B) + { MP_SetBT, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_setbt" }, + { MP_DISABLE_BT_COEXIST, IW_PRIV_TYPE_CHAR | 1024, 0, "mp_disa_btcoex"}, +#endif +#ifdef CONFIG_WOWLAN + { MP_WOW_ENABLE , IW_PRIV_TYPE_CHAR | 1024, 0, "wow_mode" }, + { MP_WOW_SET_PATTERN , IW_PRIV_TYPE_CHAR | 1024, 0, "wow_set_pattern" }, +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + { MP_WOW_SET_KEEP_ALIVE_PATTERN ,IW_PRIV_TYPE_CHAR | 1024 , 0 , "wow_keep_alive"}, +#endif /* defined (CONFIG_KEEP_ALIVE_PATTERN)*/ +#endif + +#ifdef CONFIG_AP_WOWLAN + { MP_AP_WOW_ENABLE , IW_PRIV_TYPE_CHAR | 1024, 0, "ap_wow_mode" }, /* set */ +#endif +#ifdef CONFIG_SDIO_INDIRECT_ACCESS + { MP_SD_IREAD, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "sd_iread" }, + { MP_SD_IWRITE, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "sd_iwrite" }, +#endif +}; + + +static const struct iw_priv_args rtw_mp_private_args[] = { + /* --- sub-ioctls definitions --- */ +#ifdef CONFIG_MP_INCLUDED + { MP_START , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_start" }, + { MP_PHYPARA, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_phypara" }, + { MP_STOP , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_stop" }, + { MP_CHANNEL , IW_PRIV_TYPE_CHAR | 1024 , IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_channel" }, + { MP_CHL_OFFSET , IW_PRIV_TYPE_CHAR | 1024 , IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_ch_offset" }, + { MP_BANDWIDTH , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_bandwidth"}, + { MP_RATE , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_rate" }, + { MP_RESET_STATS , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_reset_stats"}, + { MP_QUERY , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK , "mp_query"}, + { READ_REG , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "read_reg" }, + { MP_RATE , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_rate" }, + { READ_RF , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "read_rf" }, + { MP_PSD , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_psd"}, + { MP_DUMP, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_dump" }, + { MP_TXPOWER , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_txpower"}, + { MP_ANT_TX , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_ant_tx"}, + { MP_ANT_RX , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_ant_rx"}, + { WRITE_REG , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "write_reg" }, + { WRITE_RF , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "write_rf" }, + { MP_CTX , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_ctx"}, + { MP_ARX , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_arx"}, + { MP_THER , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_ther"}, + { EFUSE_SET, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "efuse_set" }, + { EFUSE_GET, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "efuse_get" }, + { MP_PWRTRK , IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_pwrtrk"}, + { MP_QueryDrvStats, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_drvquery" }, + { MP_IOCTL, IW_PRIV_TYPE_CHAR | 1024, 0, "mp_ioctl"}, + { MP_SetRFPathSwh, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_setrfpath" }, + { MP_PwrCtlDM, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_pwrctldm" }, + { MP_GET_TXPOWER_INX, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_get_txpower" }, + { MP_GETVER, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_priv_ver" }, + { MP_MON, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_mon" }, + { EFUSE_BT_MASK, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "efuse_bt_mask" }, + { EFUSE_MASK, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "efuse_mask" }, + { EFUSE_FILE, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "efuse_file" }, + { EFUSE_FILE_STORE, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "efuse_store" }, + { MP_TX, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_tx" }, + { MP_RX, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_rx" }, + { MP_HW_TX_MODE, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_hxtx" }, + { MP_PWRLMT, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_pwrlmt" }, + { MP_PWRBYRATE, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_pwrbyrate" }, + { CTA_TEST, IW_PRIV_TYPE_CHAR | 1024, 0, "cta_test"}, + { MP_IQK, IW_PRIV_TYPE_CHAR | 1024, 0, "mp_iqk"}, + { MP_LCK, IW_PRIV_TYPE_CHAR | 1024, 0, "mp_lck"}, + { BT_EFUSE_FILE, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "bt_efuse_file" }, + { MP_SWRFPath, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_swrfpath" }, + { MP_LINK, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_link" }, + { MP_DPK, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_dpk"}, + { MP_DPK_TRK, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_dpk_trk" }, + { MP_GET_TSSIDE, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_get_tsside" }, + { MP_SET_TSSIDE, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "mp_set_tsside" }, +#ifdef CONFIG_RTW_CUSTOMER_STR + { MP_CUSTOMER_STR, IW_PRIV_TYPE_CHAR | 1024, IW_PRIV_TYPE_CHAR | IW_PRIV_SIZE_MASK, "customer_str" }, +#endif + +#endif /* CONFIG_MP_INCLUDED */ +}; + +static iw_handler rtw_private_handler[] = { + rtw_wx_write32, /* 0x00 */ + rtw_wx_read32, /* 0x01 */ + NULL, /* 0x02 */ +#ifdef MP_IOCTL_HDL + rtw_mp_ioctl_hdl, /* 0x03 */ +#else + rtw_wx_priv_null, +#endif + /* for MM DTV platform */ + rtw_get_ap_info, /* 0x04 */ + + rtw_set_pid, /* 0x05 */ + rtw_wps_start, /* 0x06 */ + + /* for PLATFORM_MT53XX */ + rtw_wx_get_sensitivity, /* 0x07 */ + rtw_wx_set_mtk_wps_probe_ie, /* 0x08 */ + rtw_wx_set_mtk_wps_ie, /* 0x09 */ + + /* for RTK_DMP_PLATFORM + * Set Channel depend on the country code */ + rtw_wx_set_channel_plan, /* 0x0A */ + + rtw_dbg_port, /* 0x0B */ + rtw_wx_write_rf, /* 0x0C */ + rtw_wx_read_rf, /* 0x0D */ + + rtw_priv_set, /*0x0E*/ + rtw_priv_get, /*0x0F*/ + + rtw_p2p_set, /* 0x10 */ + rtw_p2p_get, /* 0x11 */ + NULL, /* 0x12 */ + rtw_p2p_get2, /* 0x13 */ + + rtw_tdls, /* 0x14 */ + rtw_tdls_get, /* 0x15 */ + + rtw_pm_set, /* 0x16 */ +#ifdef CONFIG_RTW_80211K + rtw_wx_priv_rrm, /* 0x17 */ +#else + rtw_wx_priv_null, /* 0x17 */ +#endif +#ifdef CONFIG_PLATFORM_CMAP_INTFS + cmap_intfs_ioctl, /* 0x18 */ +#else + NULL, /* 0x18 */ +#endif + rtw_wx_priv_null, /* 0x19 */ +#ifdef CONFIG_MP_INCLUDED + rtw_wx_priv_null, /* 0x1A */ + rtw_wx_priv_null, /* 0x1B */ +#else + rtw_wx_priv_null, /* 0x1A */ + rtw_mp_efuse_get, /* 0x1B */ +#endif + NULL, /* 0x1C is reserved for hostapd */ + rtw_test, /* 0x1D */ +}; + +#ifdef CONFIG_WIRELESS_EXT +#if WIRELESS_EXT >= 17 +static struct iw_statistics *rtw_get_wireless_stats(struct net_device *dev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct iw_statistics *piwstats = &padapter->iwstats; + int tmp_level = 0; + int tmp_qual = 0; + int tmp_noise = 0; + + if (check_fwstate(&padapter->mlmepriv, WIFI_ASOC_STATE) != _TRUE) { + piwstats->qual.qual = 0; + piwstats->qual.level = 0; + piwstats->qual.noise = 0; + /* RTW_INFO("No link level:%d, qual:%d, noise:%d\n", tmp_level, tmp_qual, tmp_noise); */ + } else { +#ifdef CONFIG_SIGNAL_DISPLAY_DBM + tmp_level = translate_percentage_to_dbm(padapter->recvpriv.signal_strength); +#else + tmp_level = padapter->recvpriv.signal_strength; +#endif + + tmp_qual = padapter->recvpriv.signal_qual; + #ifdef CONFIG_BACKGROUND_NOISE_MONITOR + if (IS_NM_ENABLE(padapter)) { + tmp_noise = rtw_noise_measure_curchan(padapter); + #ifndef CONFIG_SIGNAL_DISPLAY_DBM + tmp_noise = translate_dbm_to_percentage(tmp_noise);/*percentage*/ + #endif + } + #endif + /* RTW_INFO("level:%d, qual:%d, noise:%d, rssi (%d)\n", tmp_level, tmp_qual, tmp_noise,padapter->recvpriv.rssi); */ + + piwstats->qual.level = tmp_level; + piwstats->qual.qual = tmp_qual; + piwstats->qual.noise = tmp_noise; + } +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 14)) + piwstats->qual.updated = IW_QUAL_ALL_UPDATED ;/* |IW_QUAL_DBM; */ +#else +#ifdef RTK_DMP_PLATFORM + /* IW_QUAL_DBM= 0x8, if driver use this flag, wireless extension will show value of dbm. */ + /* remove this flag for show percentage 0~100 */ + piwstats->qual.updated = 0x07; +#else + piwstats->qual.updated = 0x0f; +#endif +#endif + +#ifdef CONFIG_SIGNAL_DISPLAY_DBM + piwstats->qual.updated = piwstats->qual.updated | IW_QUAL_DBM; +#endif + + return &padapter->iwstats; +} +#endif + +struct iw_handler_def rtw_handlers_def = { + .standard = rtw_handlers, + .num_standard = sizeof(rtw_handlers) / sizeof(iw_handler), +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 33)) || defined(CONFIG_WEXT_PRIV) + .private = rtw_private_handler, + .private_args = (struct iw_priv_args *)rtw_private_args, + .num_private = sizeof(rtw_private_handler) / sizeof(iw_handler), + .num_private_args = sizeof(rtw_private_args) / sizeof(struct iw_priv_args), +#endif +#if WIRELESS_EXT >= 17 + .get_wireless_stats = rtw_get_wireless_stats, +#endif +}; +#endif + +/* copy from net/wireless/wext.c start + * ---------------------------------------------------------------- + * + * Calculate size of private arguments + */ +static const char iw_priv_type_size[] = { + 0, /* IW_PRIV_TYPE_NONE */ + 1, /* IW_PRIV_TYPE_BYTE */ + 1, /* IW_PRIV_TYPE_CHAR */ + 0, /* Not defined */ + sizeof(__u32), /* IW_PRIV_TYPE_INT */ + sizeof(struct iw_freq), /* IW_PRIV_TYPE_FLOAT */ + sizeof(struct sockaddr), /* IW_PRIV_TYPE_ADDR */ + 0, /* Not defined */ +}; + +static int get_priv_size(__u16 args) +{ + int num = args & IW_PRIV_SIZE_MASK; + int type = (args & IW_PRIV_TYPE_MASK) >> 12; + + return num * iw_priv_type_size[type]; +} +/* copy from net/wireless/wext.c end */ + + +static int _rtw_ioctl_wext_private(struct net_device *dev, union iwreq_data *wrq_data) +{ + int err = 0; + u8 *input = NULL; + u32 input_len = 0; + const char delim[] = " "; + u8 *output = NULL; + u32 output_len = 0; + u32 count = 0; + u8 *buffer = NULL; + u32 buffer_len = 0; + char *ptr = NULL; + u8 cmdname[17] = {0}; /* IFNAMSIZ+1 */ + u32 cmdlen; + s32 len; + u8 *extra = NULL; + u32 extra_size = 0; + + s32 k; + const iw_handler *priv; /* Private ioctl */ + const struct iw_priv_args *priv_args; /* Private ioctl description */ + const struct iw_priv_args *mp_priv_args; /*MP Private ioctl description */ + const struct iw_priv_args *sel_priv_args; /*Selected Private ioctl description */ + u32 num_priv; /* Number of ioctl */ + u32 num_priv_args; /* Number of descriptions */ + u32 num_mp_priv_args; /*Number of MP descriptions */ + u32 num_sel_priv_args; /*Number of Selected descriptions */ + iw_handler handler; + int temp; + int subcmd = 0; /* sub-ioctl index */ + int offset = 0; /* Space for sub-ioctl index */ + + union iwreq_data wdata; + + _rtw_memcpy(&wdata, wrq_data, sizeof(wdata)); + + input_len = wdata.data.length; + if (!input_len) + return -EINVAL; + input = rtw_zmalloc(input_len); + + if (input == NULL) { + err = -EOPNOTSUPP; + goto exit; + } + + if (copy_from_user(input, wdata.data.pointer, input_len)) { + err = -EFAULT; + goto exit; + } + input[input_len - 1] = '\0'; + ptr = input; + len = input_len; + + sscanf(ptr, "%16s", cmdname); + cmdlen = strlen(cmdname); + RTW_DBG("%s: cmd=%s\n", __func__, cmdname); + + /* skip command string */ + if (cmdlen > 0) + cmdlen += 1; /* skip one space */ + ptr += cmdlen; + len -= cmdlen; + RTW_DBG("%s: parameters=%s\n", __func__, ptr); + + priv = rtw_private_handler; + priv_args = rtw_private_args; + mp_priv_args = rtw_mp_private_args; + num_priv = sizeof(rtw_private_handler) / sizeof(iw_handler); + num_priv_args = sizeof(rtw_private_args) / sizeof(struct iw_priv_args); + num_mp_priv_args = sizeof(rtw_mp_private_args) / sizeof(struct iw_priv_args); + + if (num_priv_args == 0) { + err = -EOPNOTSUPP; + goto exit; + } + + /* Search the correct ioctl */ + k = -1; + sel_priv_args = priv_args; + num_sel_priv_args = num_priv_args; + while + ((++k < num_sel_priv_args) && strcmp(sel_priv_args[k].name, cmdname)) + ; + + /* If not found... */ + if (k == num_sel_priv_args) { + k = -1; + sel_priv_args = mp_priv_args; + num_sel_priv_args = num_mp_priv_args; + while + ((++k < num_sel_priv_args) && strcmp(sel_priv_args[k].name, cmdname)) + ; + + if (k == num_sel_priv_args) { + err = -EOPNOTSUPP; + goto exit; + } + } + + /* Watch out for sub-ioctls ! */ + if (sel_priv_args[k].cmd < SIOCDEVPRIVATE) { + int j = -1; + + /* Find the matching *real* ioctl */ + while ((++j < num_priv_args) && ((priv_args[j].name[0] != '\0') || + (priv_args[j].set_args != sel_priv_args[k].set_args) || + (priv_args[j].get_args != sel_priv_args[k].get_args))) + ; + + /* If not found... */ + if (j == num_priv_args) { + err = -EINVAL; + goto exit; + } + + /* Save sub-ioctl number */ + subcmd = sel_priv_args[k].cmd; + /* Reserve one int (simplify alignment issues) */ + offset = sizeof(__u32); + /* Use real ioctl definition from now on */ + k = j; + } + + buffer = rtw_zmalloc(4096); + if (NULL == buffer) { + err = -ENOMEM; + goto exit; + } + + if (k >= num_priv_args) { + err = -EINVAL; + goto exit; + } + + /* If we have to set some data */ + if ((priv_args[k].set_args & IW_PRIV_TYPE_MASK) && + (priv_args[k].set_args & IW_PRIV_SIZE_MASK)) { + u8 *str; + + switch (priv_args[k].set_args & IW_PRIV_TYPE_MASK) { + case IW_PRIV_TYPE_BYTE: + /* Fetch args */ + count = 0; + do { + str = strsep(&ptr, delim); + if (NULL == str) + break; + sscanf(str, "%i", &temp); + buffer[count++] = (u8)temp; + } while (1); + buffer_len = count; + + /* Number of args to fetch */ + wdata.data.length = count; + if (wdata.data.length > (priv_args[k].set_args & IW_PRIV_SIZE_MASK)) + wdata.data.length = priv_args[k].set_args & IW_PRIV_SIZE_MASK; + + break; + + case IW_PRIV_TYPE_INT: + /* Fetch args */ + count = 0; + do { + str = strsep(&ptr, delim); + if (NULL == str) + break; + sscanf(str, "%i", &temp); + ((s32 *)buffer)[count++] = (s32)temp; + } while (1); + buffer_len = count * sizeof(s32); + + /* Number of args to fetch */ + wdata.data.length = count; + if (wdata.data.length > (priv_args[k].set_args & IW_PRIV_SIZE_MASK)) + wdata.data.length = priv_args[k].set_args & IW_PRIV_SIZE_MASK; + + break; + + case IW_PRIV_TYPE_CHAR: + if (len > 0) { + /* Size of the string to fetch */ + wdata.data.length = len; + if (wdata.data.length > (priv_args[k].set_args & IW_PRIV_SIZE_MASK)) + wdata.data.length = priv_args[k].set_args & IW_PRIV_SIZE_MASK; + + /* Fetch string */ + _rtw_memcpy(buffer, ptr, wdata.data.length); + } else { + wdata.data.length = 1; + buffer[0] = '\0'; + } + buffer_len = wdata.data.length; + break; + + default: + RTW_INFO("%s: Not yet implemented...\n", __func__); + err = -1; + goto exit; + } + + if ((priv_args[k].set_args & IW_PRIV_SIZE_FIXED) && + (wdata.data.length != (priv_args[k].set_args & IW_PRIV_SIZE_MASK))) { + RTW_INFO("%s: The command %s needs exactly %d argument(s)...\n", + __func__, cmdname, priv_args[k].set_args & IW_PRIV_SIZE_MASK); + err = -EINVAL; + goto exit; + } + } /* if args to set */ + else + wdata.data.length = 0L; + + /* Those two tests are important. They define how the driver + * will have to handle the data */ + if ((priv_args[k].set_args & IW_PRIV_SIZE_FIXED) && + ((get_priv_size(priv_args[k].set_args) + offset) <= IFNAMSIZ)) { + /* First case : all SET args fit within wrq */ + if (offset) + wdata.mode = subcmd; + _rtw_memcpy(wdata.name + offset, buffer, IFNAMSIZ - offset); + } else { + if ((priv_args[k].set_args == 0) && + (priv_args[k].get_args & IW_PRIV_SIZE_FIXED) && + (get_priv_size(priv_args[k].get_args) <= IFNAMSIZ)) { + /* Second case : no SET args, GET args fit within wrq */ + if (offset) + wdata.mode = subcmd; + } else { + /* Third case : args won't fit in wrq, or variable number of args */ + if (copy_to_user(wdata.data.pointer, buffer, buffer_len)) { + err = -EFAULT; + goto exit; + } + wdata.data.flags = subcmd; + } + } + + rtw_mfree(input, input_len); + input = NULL; + + extra_size = 0; + if (IW_IS_SET(priv_args[k].cmd)) { + /* Size of set arguments */ + extra_size = get_priv_size(priv_args[k].set_args); + + /* Does it fits in iwr ? */ + if ((priv_args[k].set_args & IW_PRIV_SIZE_FIXED) && + ((extra_size + offset) <= IFNAMSIZ)) + extra_size = 0; + } else { + /* Size of get arguments */ + extra_size = get_priv_size(priv_args[k].get_args); + + /* Does it fits in iwr ? */ + if ((priv_args[k].get_args & IW_PRIV_SIZE_FIXED) && + (extra_size <= IFNAMSIZ)) + extra_size = 0; + } + + if (extra_size == 0) { + extra = (u8 *)&wdata; + rtw_mfree(buffer, 4096); + buffer = NULL; + } else + extra = buffer; + + handler = priv[priv_args[k].cmd - SIOCIWFIRSTPRIV]; + err = handler(dev, NULL, &wdata, extra); + + /* If we have to get some data */ + if ((priv_args[k].get_args & IW_PRIV_TYPE_MASK) && + (priv_args[k].get_args & IW_PRIV_SIZE_MASK)) { + int j; + int n = 0; /* number of args */ + u8 str[20] = {0}; + + /* Check where is the returned data */ + if ((priv_args[k].get_args & IW_PRIV_SIZE_FIXED) && + (get_priv_size(priv_args[k].get_args) <= IFNAMSIZ)) + n = priv_args[k].get_args & IW_PRIV_SIZE_MASK; + else + n = wdata.data.length; + + output = rtw_zmalloc(4096); + if (NULL == output) { + err = -ENOMEM; + goto exit; + } + + switch (priv_args[k].get_args & IW_PRIV_TYPE_MASK) { + case IW_PRIV_TYPE_BYTE: + /* Display args */ + for (j = 0; j < n; j++) { + sprintf(str, "%d ", extra[j]); + len = strlen(str); + output_len = strlen(output); + if ((output_len + len + 1) > 4096) { + err = -E2BIG; + goto exit; + } + _rtw_memcpy(output + output_len, str, len); + } + break; + + case IW_PRIV_TYPE_INT: + /* Display args */ + for (j = 0; j < n; j++) { + sprintf(str, "%d ", ((__s32 *)extra)[j]); + len = strlen(str); + output_len = strlen(output); + if ((output_len + len + 1) > 4096) { + err = -E2BIG; + goto exit; + } + _rtw_memcpy(output + output_len, str, len); + } + break; + + case IW_PRIV_TYPE_CHAR: + /* Display args */ + _rtw_memcpy(output, extra, n); + break; + + default: + RTW_INFO("%s: Not yet implemented...\n", __func__); + err = -1; + goto exit; + } + + output_len = strlen(output) + 1; + wrq_data->data.length = output_len; + if (copy_to_user(wrq_data->data.pointer, output, output_len)) { + err = -EFAULT; + goto exit; + } + } /* if args to set */ + else + wrq_data->data.length = 0; + +exit: + if (input) + rtw_mfree(input, input_len); + if (buffer) + rtw_mfree(buffer, 4096); + if (output) + rtw_mfree(output, 4096); + + return err; +} + +#ifdef CONFIG_COMPAT +static int rtw_ioctl_compat_wext_private(struct net_device *dev, struct ifreq *rq) +{ + struct compat_iw_point iwp_compat; + union iwreq_data wrq_data; + int err = 0; + RTW_DBG("%s:...\n", __func__); + if (copy_from_user(&iwp_compat, rq->ifr_ifru.ifru_data, sizeof(struct compat_iw_point))) + return -EFAULT; + + wrq_data.data.pointer = compat_ptr(iwp_compat.pointer); + wrq_data.data.length = iwp_compat.length; + wrq_data.data.flags = iwp_compat.flags; + + err = _rtw_ioctl_wext_private(dev, &wrq_data); + + iwp_compat.pointer = ptr_to_compat(wrq_data.data.pointer); + iwp_compat.length = wrq_data.data.length; + iwp_compat.flags = wrq_data.data.flags; + if (copy_to_user(rq->ifr_ifru.ifru_data, &iwp_compat, sizeof(struct compat_iw_point))) + return -EFAULT; + + return err; +} +#endif /* CONFIG_COMPAT */ + +static int rtw_ioctl_standard_wext_private(struct net_device *dev, struct ifreq *rq) +{ + struct iw_point *iwp; + union iwreq_data wrq_data; + int err = 0; + iwp = &wrq_data.data; + RTW_DBG("%s:...\n", __func__); + if (copy_from_user(iwp, rq->ifr_ifru.ifru_data, sizeof(struct iw_point))) + return -EFAULT; + + err = _rtw_ioctl_wext_private(dev, &wrq_data); + + if (copy_to_user(rq->ifr_ifru.ifru_data, iwp, sizeof(struct iw_point))) + return -EFAULT; + + return err; +} + +static int rtw_ioctl_wext_private(struct net_device *dev, struct ifreq *rq) +{ +#ifdef CONFIG_COMPAT +#if (KERNEL_VERSION(4, 6, 0) > LINUX_VERSION_CODE) + if (is_compat_task()) +#else + if (in_compat_syscall()) +#endif + return rtw_ioctl_compat_wext_private(dev, rq); + else +#endif /* CONFIG_COMPAT */ + return rtw_ioctl_standard_wext_private(dev, rq); +} + +int rtw_ioctl(struct net_device *dev, struct ifreq *rq, int cmd) +{ + struct iwreq *wrq = (struct iwreq *)rq; + int ret = 0; + + switch (cmd) { +#ifdef CONFIG_IOCTL_WEXT + case RTL_IOCTL_WPA_SUPPLICANT: + ret = wpa_supplicant_ioctl(dev, &wrq->u.data); + break; +#ifdef CONFIG_AP_MODE + case RTL_IOCTL_HOSTAPD: + ret = rtw_hostapd_ioctl(dev, &wrq->u.data); + break; +#ifdef CONFIG_WIRELESS_EXT + case SIOCSIWMODE: + ret = rtw_wx_set_mode(dev, NULL, &wrq->u, NULL); + break; +#endif +#endif /* CONFIG_AP_MODE */ +#endif /* CONFIG_IOCTL_WEXT */ + case SIOCDEVPRIVATE: + ret = rtw_ioctl_wext_private(dev, rq); + break; + case (SIOCDEVPRIVATE+1): + ret = rtw_android_priv_cmd(dev, rq, cmd); + break; + default: + ret = -EOPNOTSUPP; + break; + } + + return ret; +} diff --git a/os_dep/linux/ioctl_mp.c b/os_dep/linux/ioctl_mp.c new file mode 100644 index 0000000..5d57ea7 --- /dev/null +++ b/os_dep/linux/ioctl_mp.c @@ -0,0 +1,3537 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#if defined(CONFIG_MP_INCLUDED) + +#include +#include +#include "../../hal/phydm/phydm_precomp.h" +#include + + +#if defined(CONFIG_RTL8723B) + #include +#endif + +#define RTW_IWD_MAX_LEN 128 +inline u8 rtw_do_mp_iwdata_len_chk(const char *caller, u32 len) +{ + u8 is_illegal = _FALSE; + if (len >= RTW_IWD_MAX_LEN) { + RTW_ERR("%s : iw data len(%u) > RTW_IWD_MAX_LEN(%u)", + caller, len, RTW_IWD_MAX_LEN); + is_illegal = _TRUE; + } + return is_illegal; +} + +/* + * Input Format: %s,%d,%d + * %s is width, could be + * "b" for 1 byte + * "w" for WORD (2 bytes) + * "dw" for DWORD (4 bytes) + * 1st %d is address(offset) + * 2st %d is data to write + */ +int rtw_mp_write_reg(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + char *pch, *pnext; + char *width_str; + char width; + u32 addr, data; + int ret; + PADAPTER padapter = rtw_netdev_priv(dev); + char input[RTW_IWD_MAX_LEN]; + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + + _rtw_memset(extra, 0, wrqu->length); + + pch = input; + + pnext = strpbrk(pch, " ,.-"); + if (pnext == NULL) + return -EINVAL; + *pnext = 0; + width_str = pch; + + pch = pnext + 1; + pnext = strpbrk(pch, " ,.-"); + if (pnext == NULL) + return -EINVAL; + *pnext = 0; + /*addr = simple_strtoul(pch, &ptmp, 16); + _rtw_memset(buf, '\0', sizeof(buf)); + _rtw_memcpy(buf, pch, pnext-pch); + ret = kstrtoul(buf, 16, &addr);*/ + ret = sscanf(pch, "%x", &addr); + + pch = pnext + 1; + pnext = strpbrk(pch, " ,.-"); + if ((pch - input) >= wrqu->length) + return -EINVAL; + /*data = simple_strtoul(pch, &ptmp, 16);*/ + ret = sscanf(pch, "%x", &data); + RTW_INFO("data=%x,addr=%x\n", (u32)data, (u32)addr); + ret = 0; + width = width_str[0]; + switch (width) { + case 'b': + /* 1 byte*/ + if (data > 0xFF) { + ret = -EINVAL; + break; + } + rtw_write8(padapter, addr, data); + break; + case 'w': + /* 2 bytes*/ + if (data > 0xFFFF) { + ret = -EINVAL; + break; + } + rtw_write16(padapter, addr, data); + break; + case 'd': + /* 4 bytes*/ + rtw_write32(padapter, addr, data); + break; + default: + ret = -EINVAL; + break; + } + + return ret; +} + + +/* + * Input Format: %s,%d + * %s is width, could be + * "b" for 1 byte + * "w" for WORD (2 bytes) + * "dw" for DWORD (4 bytes) + * %d is address(offset) + * + * Return: + * %d for data readed + */ +int rtw_mp_read_reg(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + char input[RTW_IWD_MAX_LEN]; + char *pch, *pnext; + char *width_str; + char width; + char data[20], tmp[20]; + u32 addr = 0, strtout = 0; + u32 i = 0, j = 0, ret = 0, data32 = 0; + PADAPTER padapter = rtw_netdev_priv(dev); + char *pextra = extra; + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + if (wrqu->length > 128) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + _rtw_memset(extra, 0, wrqu->length); + _rtw_memset(data, '\0', sizeof(data)); + _rtw_memset(tmp, '\0', sizeof(tmp)); + pch = input; + pnext = strpbrk(pch, " ,.-"); + if (pnext == NULL) + return -EINVAL; + *pnext = 0; + width_str = pch; + + pch = pnext + 1; + + ret = sscanf(pch, "%x", &addr); + if (addr > MP_READ_REG_MAX_OFFSET) + return -EINVAL; + + ret = 0; + width = width_str[0]; + + switch (width) { + case 'b': + data32 = rtw_read8(padapter, addr); + RTW_INFO("%x\n", data32); + sprintf(extra, "%d", data32); + wrqu->length = strlen(extra); + break; + case 'w': + /* 2 bytes*/ + sprintf(data, "%04x\n", rtw_read16(padapter, addr)); + + for (i = 0 ; i <= strlen(data) ; i++) { + if (i % 2 == 0) { + tmp[j] = ' '; + j++; + } + if (data[i] != '\0') + tmp[j] = data[i]; + + j++; + } + pch = tmp; + RTW_INFO("pch=%s", pch); + + while (*pch != '\0') { + pnext = strpbrk(pch, " "); + if (!pnext || ((pnext - tmp) > 4)) + break; + + pnext++; + if (*pnext != '\0') { + /*strtout = simple_strtoul(pnext , &ptmp, 16);*/ + ret = sscanf(pnext, "%x", &strtout); + pextra += sprintf(pextra, " %d", strtout); + } else + break; + pch = pnext; + } + wrqu->length = strlen(extra); + break; + case 'd': + /* 4 bytes */ + sprintf(data, "%08x", rtw_read32(padapter, addr)); + /*add read data format blank*/ + for (i = 0 ; i <= strlen(data) ; i++) { + if (i % 2 == 0) { + tmp[j] = ' '; + j++; + } + if (data[i] != '\0') + tmp[j] = data[i]; + + j++; + } + pch = tmp; + RTW_INFO("pch=%s", pch); + + while (*pch != '\0') { + pnext = strpbrk(pch, " "); + if (!pnext) + break; + + pnext++; + if (*pnext != '\0') { + ret = sscanf(pnext, "%x", &strtout); + pextra += sprintf(pextra, " %d", strtout); + } else + break; + pch = pnext; + } + wrqu->length = strlen(extra); + break; + + default: + wrqu->length = 0; + ret = -EINVAL; + break; + } + + return ret; +} + + +/* + * Input Format: %d,%x,%x + * %d is RF path, should be smaller than MAX_RF_PATH_NUMS + * 1st %x is address(offset) + * 2st %x is data to write + */ +int rtw_mp_write_rf(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u32 path, addr, data; + int ret; + PADAPTER padapter = rtw_netdev_priv(dev); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + char input[RTW_IWD_MAX_LEN]; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + _rtw_memset(input, 0, wrqu->length); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + + ret = sscanf(input, "%d,%x,%x", &path, &addr, &data); + if (ret < 3) + return -EINVAL; + + if (path >= hal_spec->rf_reg_path_num) + return -EINVAL; + if (addr > 0xFF) + return -EINVAL; + if (data > 0xFFFFF) + return -EINVAL; + + _rtw_memset(extra, 0, wrqu->length); + + write_rfreg(padapter, path, addr, data); + + sprintf(extra, "write_rf completed\n"); + wrqu->length = strlen(extra); + + return 0; +} + + +/* + * Input Format: %d,%x + * %d is RF path, should be smaller than MAX_RF_PATH_NUMS + * %x is address(offset) + * + * Return: + * %d for data readed + */ +int rtw_mp_read_rf(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + char input[RTW_IWD_MAX_LEN]; + char *pch, *pnext; + char data[20], tmp[20]; + u32 path, addr, strtou; + u32 ret, i = 0 , j = 0; + PADAPTER padapter = rtw_netdev_priv(dev); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + char *pextra = extra; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (wrqu->length > 128) + return -EFAULT; + _rtw_memset(input, 0, wrqu->length); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + ret = sscanf(input, "%d,%x", &path, &addr); + if (ret < 2) + return -EINVAL; + + if (path >= hal_spec->rf_reg_path_num) + return -EINVAL; + + if (addr > MP_READ_REG_MAX_OFFSET) + return -EINVAL; + + _rtw_memset(extra, 0, wrqu->length); + + sprintf(data, "%08x", read_rfreg(padapter, path, addr)); + /*add read data format blank*/ + for (i = 0 ; i <= strlen(data) ; i++) { + if (i % 2 == 0) { + tmp[j] = ' '; + j++; + } + tmp[j] = data[i]; + j++; + } + pch = tmp; + RTW_INFO("pch=%s", pch); + + while (*pch != '\0') { + pnext = strpbrk(pch, " "); + if (!pnext) + break; + pnext++; + if (*pnext != '\0') { + /*strtou =simple_strtoul(pnext , &ptmp, 16);*/ + ret = sscanf(pnext, "%x", &strtou); + pextra += sprintf(pextra, " %d", strtou); + } else + break; + pch = pnext; + } + wrqu->length = strlen(extra); + + return 0; +} + + +int rtw_mp_start(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + int ret = 0; + PADAPTER padapter = rtw_netdev_priv(dev); + struct mp_priv *pmppriv = &padapter->mppriv; + + rtw_pm_set_ips(padapter, IPS_NONE); + LeaveAllPowerSaveMode(padapter); + + pmppriv->bprocess_mp_mode = _TRUE; + + if (rtw_mi_check_fwstate(padapter, WIFI_UNDER_SURVEY)) { + rtw_mi_buddy_set_scan_deny(padapter, 5000); + rtw_mi_scan_abort(padapter, _TRUE); + } + + rtw_hal_set_hwreg(padapter, HW_VAR_CHECK_TXBUF, 0); + + if (rtw_mp_cmd(padapter, MP_START, RTW_CMDF_WAIT_ACK) != _SUCCESS) + ret = -EPERM; + + _rtw_memset(extra, 0, wrqu->length); + sprintf(extra, "mp_start %s\n", ret == 0 ? "ok" : "fail"); + wrqu->length = strlen(extra); + + return ret; +} + + + +int rtw_mp_stop(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + int ret = 0; + PADAPTER padapter = rtw_netdev_priv(dev); + struct mp_priv *pmppriv = &padapter->mppriv; + + if (pmppriv->mode != MP_ON) + return -EPERM; + + if (rtw_mp_cmd(padapter, MP_STOP, RTW_CMDF_WAIT_ACK) != _SUCCESS) + ret = -EPERM; + + pmppriv->bprocess_mp_mode = _FALSE; + _rtw_memset(extra, 0, wrqu->length); + sprintf(extra, "mp_stop %s\n", ret == 0 ? "ok" : "fail"); + wrqu->length = strlen(extra); + + return ret; +} + + +int rtw_mp_rate(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u32 rate = MPT_RATE_1M; + u8 err = 0; + u8 input[RTW_IWD_MAX_LEN]; + PADAPTER padapter = rtw_netdev_priv(dev); + PMPT_CONTEXT pMptCtx = &(padapter->mppriv.mpt_ctx); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + struct mp_priv *pmppriv = &padapter->mppriv; + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + rate = rtw_mpRateParseFunc(padapter, input); + pmppriv->rateidx = rate; + + if (rate == 0 && strcmp(input, "1M") != 0) { + rate = rtw_atoi(input); + if (rate <= MGN_VHT4SS_MCS9) + pmppriv->rateidx = MRateToHwRate(rate); + /*if (rate <= 0x7f) + rate = wifirate2_ratetbl_inx((u8)rate); + else if (rate < 0xC8) + rate = (rate - 0x79 + MPT_RATE_MCS0); + HT rate 0x80(MCS0) ~ 0x8F(MCS15) ~ 0x9F(MCS31) 128~159 + VHT1SS~2SS rate 0xA0 (VHT1SS_MCS0 44) ~ 0xB3 (VHT2SS_MCS9 #63) 160~179 + VHT rate 0xB4 (VHT3SS_MCS0 64) ~ 0xC7 (VHT2SS_MCS9 #83) 180~199 + else + VHT rate 0x90(VHT1SS_MCS0) ~ 0x99(VHT1SS_MCS9) 144~153 + rate =(rate - MPT_RATE_VHT1SS_MCS0); + */ + } + + _rtw_memset(extra, 0, wrqu->length); + + if (pmppriv->rateidx > DESC_RATEVHTSS4MCS9) { + sprintf(extra, "Set %s Error" , input); + return -EINVAL; + } + + if (hal_spec->tx_nss_num < 2 && MPT_IS_2SS_RATE(HwRateToMPTRate(pmppriv->rateidx))) + err = 1; + if (hal_spec->tx_nss_num < 3 && MPT_IS_3SS_RATE(HwRateToMPTRate(pmppriv->rateidx))) + err = 1; + if (hal_spec->tx_nss_num < 4 && MPT_IS_4SS_RATE(HwRateToMPTRate(pmppriv->rateidx))) + err = 1; + if (!is_supported_vht(padapter->registrypriv.wireless_mode) && MPT_IS_VHT_RATE(HwRateToMPTRate(pmppriv->rateidx))) + err = 1; + if (!is_supported_ht(padapter->registrypriv.wireless_mode) && MPT_IS_HT_RATE(HwRateToMPTRate(pmppriv->rateidx))) + err = 1; + + if (err == 1) { + sprintf(extra, "Set data rate to %s Error" , input); + pmppriv->rateidx = 0; + } else { + sprintf(extra, "Set data rate to %s index %d" , input, pmppriv->rateidx); + RTW_INFO("%s: %s rate index=%d\n", __func__, input, pmppriv->rateidx); + pMptCtx->mpt_rate_index = HwRateToMPTRate(pmppriv->rateidx); + SetDataRate(padapter); + } + wrqu->length = strlen(extra); + return err; +} + +int rtw_mp_channel(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + u8 input[RTW_IWD_MAX_LEN]; + u8 channel = 1; + struct mp_priv *pmppriv = &padapter->mppriv; + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + channel = rtw_atoi(input); + /*RTW_INFO("%s: channel=%d\n", __func__, channel);*/ + _rtw_memset(extra, 0, wrqu->length); + sprintf(extra, "Change channel %d to channel %d", padapter->mppriv.channel , channel); + padapter->mppriv.channel = channel; + rtw_hal_set_hwreg(padapter, HW_VAR_CHECK_TXBUF, 0); + rtw_adjust_chbw(padapter, channel, &pmppriv->bandwidth, &pmppriv->prime_channel_offset); + SetChannel(padapter); + pHalData->current_channel = channel; + + wrqu->length = strlen(extra); + return 0; +} + + +int rtw_mp_ch_offset(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + + PADAPTER padapter = rtw_netdev_priv(dev); + u8 input[RTW_IWD_MAX_LEN]; + u32 ch_offset = 0; + char *pch; + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + ch_offset = rtw_atoi(input); + /*RTW_INFO("%s: channel=%d\n", __func__, channel);*/ + _rtw_memset(extra, 0, wrqu->length); + pch = extra; + pch += sprintf(pch, "Change prime channel offset %d to %d", padapter->mppriv.prime_channel_offset , ch_offset); + padapter->mppriv.prime_channel_offset = ch_offset; + SetChannel(padapter); + + wrqu->length = strlen(extra); + return 0; +} + + +int rtw_mp_bandwidth(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u8 bandwidth = 0, sg = 0; + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct mp_priv *pmppriv = &padapter->mppriv; + u8 input[RTW_IWD_MAX_LEN]; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + if (sscanf(input, "40M=%hhd,shortGI=%hhd", &bandwidth, &sg) > 0) + RTW_INFO("%s: bw=%hhd sg=%hhd\n", __func__, bandwidth , sg); + + rtw_adjust_chbw(padapter, pmppriv->channel, &bandwidth, &pmppriv->prime_channel_offset); + + padapter->mppriv.bandwidth = (u8)bandwidth; + padapter->mppriv.preamble = sg; + _rtw_memset(extra, 0, wrqu->length); + sprintf(extra, "Change BW %d to BW %d\n", pHalData->current_channel_bw , bandwidth); + rtw_hal_set_hwreg(padapter, HW_VAR_CHECK_TXBUF, 0); + SetBandwidth(padapter); + pHalData->current_channel_bw = bandwidth; + + wrqu->length = strlen(extra); + + return 0; +} + + +int rtw_mp_txpower_index(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *phal_data = GET_HAL_DATA(padapter); + char input[RTW_IWD_MAX_LEN]; + u32 rfpath = 0 ; + u32 txpower_inx = 0, tarpowerdbm = 0; + char *pextra = extra; + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + if (wrqu->length > 128) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + _rtw_memset(extra, 0, strlen(extra)); + + if (wrqu->length == 2) { + if (input[0] != '\0' ) { + rfpath = rtw_atoi(input); + txpower_inx = mpt_ProQueryCalTxPower(padapter, rfpath); + } + pextra += sprintf(pextra, " %d\n", txpower_inx); + tarpowerdbm = mpt_get_tx_power_finalabs_val(padapter, rfpath); + if (tarpowerdbm > 0) + pextra += sprintf(pextra, "\t\t dBm:%d", tarpowerdbm); + } else { + if (phal_data->ant_path == 1) + rfpath = 1; + else + rfpath = 0; + + txpower_inx = mpt_ProQueryCalTxPower(padapter, rfpath); + pextra += sprintf(pextra, "patha=%d", txpower_inx); + if (phal_data->rf_type > RF_1T2R) { + txpower_inx = mpt_ProQueryCalTxPower(padapter, 1); + pextra += sprintf(pextra, ",pathb=%d", txpower_inx); + } + if (phal_data->rf_type > RF_2T4R) { + txpower_inx = mpt_ProQueryCalTxPower(padapter, 2); + pextra += sprintf(pextra, ",pathc=%d", txpower_inx); + } + if (phal_data->rf_type > RF_3T4R) { + txpower_inx = mpt_ProQueryCalTxPower(padapter, 3); + pextra += sprintf(pextra, ",pathd=%d", txpower_inx); + } + + tarpowerdbm = mpt_get_tx_power_finalabs_val(padapter, rfpath); + pextra += sprintf(pextra, "\n\t\t\tpatha dBm=%d", tarpowerdbm); + if (phal_data->rf_type > RF_1T2R) { + tarpowerdbm = mpt_get_tx_power_finalabs_val(padapter, 1); + pextra += sprintf(pextra, ",pathb dBm=%d", tarpowerdbm); + } + if (phal_data->rf_type > RF_2T4R) { + tarpowerdbm = mpt_get_tx_power_finalabs_val(padapter, 2); + pextra += sprintf(pextra, ",pathc dBm=%d", tarpowerdbm); + } + if (phal_data->rf_type > RF_3T4R) { + tarpowerdbm = mpt_get_tx_power_finalabs_val(padapter, 3); + pextra += sprintf(pextra, ",pathd dBm=%d", tarpowerdbm); + } + } + wrqu->length = strlen(extra); + + return 0; +} + + +int rtw_mp_txpower(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u32 idx_a = 0, idx_b = 0, idx_c = 0, idx_d = 0; + int MsetPower = 1; + u8 input[RTW_IWD_MAX_LEN]; + u8 res = 0; + + PADAPTER padapter = rtw_netdev_priv(dev); + PMPT_CONTEXT pMptCtx = &(padapter->mppriv.mpt_ctx); + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + MsetPower = strncmp(input, "off", 3); + if (MsetPower == 0) { + padapter->mppriv.bSetTxPower = 0; + sprintf(extra, "MP Set power off"); + } else { + res = sscanf(input, "patha=%d,pathb=%d,pathc=%d,pathd=%d", &idx_a, &idx_b, &idx_c, &idx_d); + if (res < 1) { + if(isdigit(input[0])){ + idx_a = rtw_atoi(input); + RTW_INFO("direct set RF Path A Power =%d\n", idx_a); + } else + RTW_INFO("Invalid format on %s !, Get patha=%d,pathb=%d,pathc=%d,pathd=%d\n", input , idx_a , idx_b , idx_c , idx_d); + } + if (res > 0 || idx_a !=0) + sprintf(extra, "Set power level path_A:%d path_B:%d path_C:%d path_D:%d", idx_a , idx_b , idx_c , idx_d); + else + sprintf(extra, "Invalid format on string :%s ", input); + + padapter->mppriv.txpoweridx = (u8)idx_a; + + pMptCtx->TxPwrLevel[RF_PATH_A] = (u8)idx_a; + pMptCtx->TxPwrLevel[RF_PATH_B] = (u8)idx_b; + pMptCtx->TxPwrLevel[RF_PATH_C] = (u8)idx_c; + pMptCtx->TxPwrLevel[RF_PATH_D] = (u8)idx_d; + padapter->mppriv.bSetTxPower = 1; + + SetTxPower(padapter); + } + + wrqu->length = strlen(extra); + return 0; +} + + +int rtw_mp_ant_tx(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u8 i; + u8 input[RTW_IWD_MAX_LEN]; + u16 antenna = 0; + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + sprintf(extra, "switch Tx antenna to %s", input); + + for (i = 0; i < strlen(input); i++) { + switch (input[i]) { + case 'a': + antenna |= ANTENNA_A; + break; + case 'b': + antenna |= ANTENNA_B; + break; + case 'c': + antenna |= ANTENNA_C; + break; + case 'd': + antenna |= ANTENNA_D; + break; + } + } + /*antenna |= BIT(extra[i]-'a');*/ + RTW_INFO("%s: antenna=0x%x\n", __func__, antenna); + padapter->mppriv.antenna_tx = antenna; + + /*RTW_INFO("%s:mppriv.antenna_rx=%d\n", __func__, padapter->mppriv.antenna_tx);*/ + pHalData->antenna_tx_path = antenna; + if (IS_HARDWARE_TYPE_8822C(padapter) && padapter->mppriv.antenna_tx == ANTENNA_B) { + if (padapter->mppriv.antenna_rx == ANTENNA_A || padapter->mppriv.antenna_rx == ANTENNA_B) { + padapter->mppriv.antenna_rx = ANTENNA_AB; + pHalData->AntennaRxPath = ANTENNA_AB; + RTW_INFO("%s:8822C Tx-B Rx Ant to AB\n", __func__); + } + } + SetAntenna(padapter); + + wrqu->length = strlen(extra); + return 0; +} + + +int rtw_mp_ant_rx(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u8 i; + u16 antenna = 0; + u8 input[RTW_IWD_MAX_LEN]; + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + /*RTW_INFO("%s: input=%s\n", __func__, input);*/ + _rtw_memset(extra, 0, wrqu->length); + + sprintf(extra, "switch Rx antenna to %s", input); + + for (i = 0; i < strlen(input); i++) { + switch (input[i]) { + case 'a': + antenna |= ANTENNA_A; + break; + case 'b': + antenna |= ANTENNA_B; + break; + case 'c': + antenna |= ANTENNA_C; + break; + case 'd': + antenna |= ANTENNA_D; + break; + } + } + + RTW_INFO("%s: antenna=0x%x\n", __func__, antenna); + + padapter->mppriv.antenna_rx = antenna; + pHalData->AntennaRxPath = antenna; + /*RTW_INFO("%s:mppriv.antenna_rx=%d\n", __func__, padapter->mppriv.antenna_rx);*/ + SetAntenna(padapter); + wrqu->length = strlen(extra); + + return 0; +} + + +int rtw_set_ctx_destAddr(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + int jj, kk = 0; + + struct pkt_attrib *pattrib; + struct mp_priv *pmp_priv; + PADAPTER padapter = rtw_netdev_priv(dev); + + pmp_priv = &padapter->mppriv; + pattrib = &pmp_priv->tx.attrib; + + if (strlen(extra) < 5) + return _FAIL; + + RTW_INFO("%s: in=%s\n", __func__, extra); + for (jj = 0, kk = 0; jj < ETH_ALEN; jj++, kk += 3) + pattrib->dst[jj] = key_2char2num(extra[kk], extra[kk + 1]); + + RTW_INFO("pattrib->dst:%x %x %x %x %x %x\n", pattrib->dst[0], pattrib->dst[1], pattrib->dst[2], pattrib->dst[3], pattrib->dst[4], pattrib->dst[5]); + return 0; +} + + + +int rtw_mp_ctx(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u32 pkTx = 1; + int countPkTx = 1, cotuTx = 1, CarrSprTx = 1, scTx = 1, sgleTx = 1, stop = 1, payload = 1; + u32 bStartTest = 1; + u32 count = 0, pktinterval = 0, pktlen = 0; + u8 status; + struct mp_priv *pmp_priv; + struct pkt_attrib *pattrib; + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + pmp_priv = &padapter->mppriv; + pattrib = &pmp_priv->tx.attrib; + + if (padapter->registrypriv.mp_mode != 1 ) { + sprintf(extra, "Error: can't tx ,not in MP mode. \n"); + wrqu->length = strlen(extra); + return 0; + } + + if (copy_from_user(extra, wrqu->pointer, wrqu->length)) + return -EFAULT; + + *(extra + wrqu->length) = '\0'; + RTW_INFO("%s: in=%s\n", __func__, extra); +#ifdef CONFIG_CONCURRENT_MODE + if (!is_primary_adapter(padapter)) { + sprintf(extra, "Error: MP mode can't support Virtual Adapter, Please to use main Adapter.\n"); + wrqu->length = strlen(extra); + return 0; + } +#endif + countPkTx = strncmp(extra, "count=", 5); /* strncmp TRUE is 0*/ + cotuTx = strncmp(extra, "background", 20); + CarrSprTx = strncmp(extra, "background,cs", 20); + scTx = strncmp(extra, "background,sc", 20); + sgleTx = strncmp(extra, "background,stone", 20); + pkTx = strncmp(extra, "background,pkt", 20); + stop = strncmp(extra, "stop", 4); + payload = strncmp(extra, "payload=", 8); + + if (sscanf(extra, "count=%d,pkt", &count) > 0) + RTW_INFO("count= %d\n", count); + if (sscanf(extra, "pktinterval=%d", &pktinterval) > 0) + RTW_INFO("pktinterval= %d\n", pktinterval); + if (sscanf(extra, "pktlen=%d", &pktlen) > 0) + RTW_INFO("pktlen= %d\n", pktlen); + + if (payload == 0) { + payload = MP_TX_Payload_default_random; + if (strncmp(extra, "payload=prbs9", 14) == 0) { + payload = MP_TX_Payload_prbs9; + sprintf(extra, "config payload PRBS9\n"); + } else { + if (sscanf(extra, "payload=%x", &payload) > 0){ + RTW_INFO("payload= %x\n", payload); + sprintf(extra, "config payload setting = %x\n" + "1. input payload=[]:\n " + "[0]: 00, [1]: A5, [2]: 5A, [3]: FF, [4]: PRBS-9, [5]: Random\n" + "2. specified a hex payload: payload=0xee\n", payload); + } + } + pmp_priv->tx.payload = payload; + wrqu->length = strlen(extra); + return 0; + } + + if (_rtw_memcmp(extra, "destmac=", 8)) { + wrqu->length -= 8; + rtw_set_ctx_destAddr(dev, info, wrqu, &extra[8]); + sprintf(extra, "Set dest mac OK !\n"); + return 0; + } + /*RTW_INFO("%s: count=%d countPkTx=%d cotuTx=%d CarrSprTx=%d scTx=%d sgleTx=%d pkTx=%d stop=%d\n", __func__, count, countPkTx, cotuTx, CarrSprTx, pkTx, sgleTx, scTx, stop);*/ + _rtw_memset(extra, '\0', strlen(extra)); + + if (pktinterval != 0) { + sprintf(extra, "Pkt Interval = %d", pktinterval); + padapter->mppriv.pktInterval = pktinterval; + wrqu->length = strlen(extra); + return 0; + + } else if (pktlen != 0) { + sprintf(extra, "Pkt len = %d", pktlen); + pattrib->pktlen = pktlen; + wrqu->length = strlen(extra); + return 0; + + } else if (stop == 0) { + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + _queue *pfree_xmitbuf_queue = &pxmitpriv->free_xmitbuf_queue; + _queue *pfree_xmit_queue = &pxmitpriv->free_xmit_queue; + + u32 i = 0; + bStartTest = 0; /* To set Stop*/ + pmp_priv->tx.stop = 1; + sprintf(extra, "Stop continuous Tx"); + odm_write_dig(&pHalData->odmpriv, 0x20); + do { + if (pxmitpriv->free_xmitframe_cnt == NR_XMITFRAME && pxmitpriv->free_xmitbuf_cnt == NR_XMITBUFF) + break; + else { + i++; + RTW_INFO("%s:wait queue_empty %d!!\n", __func__, i); + rtw_msleep_os(10); + } + } while (i < 1000); + } else { + bStartTest = 1; + odm_write_dig(&pHalData->odmpriv, 0x3f); + if (IS_HARDWARE_TYPE_8822C(padapter) && pmp_priv->antenna_tx == ANTENNA_B) { + if (pmp_priv->antenna_rx == ANTENNA_A || pmp_priv->antenna_rx == ANTENNA_B) { + pmp_priv->antenna_rx = ANTENNA_AB; + pHalData->AntennaRxPath = ANTENNA_AB; + RTW_INFO("%s:8822C Tx-B Rx Ant to AB\n", __func__); + SetAntenna(padapter); + } + } + if (pmp_priv->mode != MP_ON) { + if (pmp_priv->tx.stop != 1) { + RTW_INFO("%s:Error MP_MODE %d != ON\n", __func__, pmp_priv->mode); + return -EFAULT; + } + } + } + + pmp_priv->tx.count = count; + + if (pkTx == 0 || countPkTx == 0) + pmp_priv->mode = MP_PACKET_TX; + if (sgleTx == 0) + pmp_priv->mode = MP_SINGLE_TONE_TX; + if (cotuTx == 0) + pmp_priv->mode = MP_CONTINUOUS_TX; + if (CarrSprTx == 0) + pmp_priv->mode = MP_CARRIER_SUPPRISSION_TX; + if (scTx == 0) + pmp_priv->mode = MP_SINGLE_CARRIER_TX; + + status = rtw_mp_pretx_proc(padapter, bStartTest, extra); + + if (stop == 0) + pmp_priv->mode = MP_ON; + + wrqu->length = strlen(extra); + return status; +} + + + +int rtw_mp_disable_bt_coexist(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ +#ifdef CONFIG_BT_COEXIST + PADAPTER padapter = (PADAPTER)rtw_netdev_priv(dev); + +#endif + u8 input[RTW_IWD_MAX_LEN]; + u32 bt_coexist; + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->data.length + 1))) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + + if (copy_from_user(input, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + input[wrqu->data.length] = '\0'; + + bt_coexist = rtw_atoi(input); + + if (bt_coexist == 0) { + RTW_INFO("Set OID_RT_SET_DISABLE_BT_COEXIST: disable BT_COEXIST\n"); +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_HaltNotify(padapter); + rtw_btcoex_SetManualControl(padapter, _TRUE); + /* Force to switch Antenna to WiFi*/ + rtw_write16(padapter, 0x870, 0x300); + rtw_write16(padapter, 0x860, 0x110); +#endif + /* CONFIG_BT_COEXIST */ + } else { +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SetManualControl(padapter, _FALSE); +#endif + } + + return 0; +} + + +int rtw_mp_arx(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + int bStartRx = 0, bStopRx = 0, bQueryPhy = 0, bQueryMac = 0, bSetBssid = 0, bSetRxframe = 0; + int bmac_filter = 0, bmon = 0, bSmpCfg = 0; + u8 input[RTW_IWD_MAX_LEN]; + char *pch, *token, *tmp[2] = {0x00, 0x00}; + u32 i = 0, jj = 0, kk = 0, cnts = 0, ret; + PADAPTER padapter = rtw_netdev_priv(dev); + struct mp_priv *pmppriv = &padapter->mppriv; + struct dbg_rx_counter rx_counter; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + RTW_INFO("%s: %s\n", __func__, input); +#ifdef CONFIG_CONCURRENT_MODE + if (!is_primary_adapter(padapter)) { + sprintf(extra, "Error: MP mode can't support Virtual Adapter, Please to use main Adapter.\n"); + wrqu->length = strlen(extra); + return 0; + } +#endif + bStartRx = (strncmp(input, "start", 5) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + bStopRx = (strncmp(input, "stop", 5) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + bQueryPhy = (strncmp(input, "phy", 3) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + bQueryMac = (strncmp(input, "mac", 3) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + bSetBssid = (strncmp(input, "setbssid=", 8) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + bSetRxframe = (strncmp(input, "frametype", 9) == 0) ? 1 : 0; + /*bfilter_init = (strncmp(input, "filter_init",11)==0)?1:0;*/ + bmac_filter = (strncmp(input, "accept_mac", 10) == 0) ? 1 : 0; + bmon = (strncmp(input, "mon=", 4) == 0) ? 1 : 0; + bSmpCfg = (strncmp(input , "smpcfg=" , 7) == 0) ? 1 : 0; + pmppriv->bloopback = (strncmp(input, "loopbk", 6) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + + if (bSetBssid == 1) { + pch = input; + while ((token = strsep(&pch, "=")) != NULL) { + if (i > 1) + break; + tmp[i] = token; + i++; + } + if ((tmp[0] != NULL) && (tmp[1] != NULL)) { + cnts = strlen(tmp[1]) / 2; + if (cnts < 1) + return -EFAULT; + RTW_INFO("%s: cnts=%d\n", __func__, cnts); + RTW_INFO("%s: data=%s\n", __func__, tmp[1]); + for (jj = 0, kk = 0; jj < cnts ; jj++, kk += 2) { + pmppriv->network_macaddr[jj] = key_2char2num(tmp[1][kk], tmp[1][kk + 1]); + RTW_INFO("network_macaddr[%d]=%x\n", jj, pmppriv->network_macaddr[jj]); + } + } else + return -EFAULT; + + pmppriv->bSetRxBssid = _TRUE; + } + if (bSetRxframe) { + if (strncmp(input, "frametype beacon", 16) == 0) + pmppriv->brx_filter_beacon = _TRUE; + else + pmppriv->brx_filter_beacon = _FALSE; + } + + if (bmac_filter) { + pmppriv->bmac_filter = bmac_filter; + pch = input; + while ((token = strsep(&pch, "=")) != NULL) { + if (i > 1) + break; + tmp[i] = token; + i++; + } + if ((tmp[0] != NULL) && (tmp[1] != NULL)) { + cnts = strlen(tmp[1]) / 2; + if (cnts < 1) + return -EFAULT; + RTW_INFO("%s: cnts=%d\n", __func__, cnts); + RTW_INFO("%s: data=%s\n", __func__, tmp[1]); + for (jj = 0, kk = 0; jj < cnts ; jj++, kk += 2) { + pmppriv->mac_filter[jj] = key_2char2num(tmp[1][kk], tmp[1][kk + 1]); + RTW_INFO("%s mac_filter[%d]=%x\n", __func__, jj, pmppriv->mac_filter[jj]); + } + } else + return -EFAULT; + + } + + if (bStartRx) { + sprintf(extra, "start"); + SetPacketRx(padapter, bStartRx, _FALSE); + } else if (bStopRx) { + SetPacketRx(padapter, bStartRx, _FALSE); + pmppriv->bmac_filter = _FALSE; + pmppriv->bSetRxBssid = _FALSE; + sprintf(extra, "Received packet OK:%d CRC error:%d ,Filter out:%d", padapter->mppriv.rx_pktcount, padapter->mppriv.rx_crcerrpktcount, padapter->mppriv.rx_pktcount_filter_out); + } else if (bQueryPhy) { + _rtw_memset(&rx_counter, 0, sizeof(struct dbg_rx_counter)); + rtw_dump_phy_rx_counters(padapter, &rx_counter); + + RTW_INFO("%s: OFDM_FA =%d\n", __func__, rx_counter.rx_ofdm_fa); + RTW_INFO("%s: CCK_FA =%d\n", __func__, rx_counter.rx_cck_fa); + sprintf(extra, "Phy Received packet OK:%d CRC error:%d FA Counter: %d", rx_counter.rx_pkt_ok, rx_counter.rx_pkt_crc_error, rx_counter.rx_cck_fa + rx_counter.rx_ofdm_fa); + + + } else if (bQueryMac) { + _rtw_memset(&rx_counter, 0, sizeof(struct dbg_rx_counter)); + rtw_dump_mac_rx_counters(padapter, &rx_counter); + sprintf(extra, "Mac Received packet OK: %d , CRC error: %d , Drop Packets: %d\n", + rx_counter.rx_pkt_ok, rx_counter.rx_pkt_crc_error, rx_counter.rx_pkt_drop); + + } + + if (bmon == 1) { + ret = sscanf(input, "mon=%d", &bmon); + + if (bmon == 1) { + pmppriv->rx_bindicatePkt = _TRUE; + sprintf(extra, "Indicating Receive Packet to network start\n"); + } else { + pmppriv->rx_bindicatePkt = _FALSE; + sprintf(extra, "Indicating Receive Packet to network Stop\n"); + } + } + if (bSmpCfg == 1) { + ret = sscanf(input, "smpcfg=%d", &bSmpCfg); + + if (bSmpCfg == 1) { + pmppriv->bRTWSmbCfg = _TRUE; + sprintf(extra , "Indicate By Simple Config Format\n"); + SetPacketRx(padapter, _TRUE, _TRUE); + } else { + pmppriv->bRTWSmbCfg = _FALSE; + sprintf(extra , "Indicate By Normal Format\n"); + SetPacketRx(padapter, _TRUE, _FALSE); + } + } + + if (pmppriv->bloopback == _TRUE) { + sprintf(extra , "Enter MAC LoopBack mode\n"); +#if defined(CONFIG_RTL8814B) + /* 1. No adhoc, 2. Enable short cut */ + rtw_write32(padapter, 0x100, 0x0B000EFF); +#else + rtw_write32(padapter, 0x100, 0x0B0106FF); +#endif + RTW_INFO("0x100 :0x%x", rtw_read32(padapter, 0x100)); + rtw_write16(padapter, 0x608, 0x30c); + RTW_INFO("0x608 :0x%x", rtw_read32(padapter, 0x608)); + } + + wrqu->length = strlen(extra) + 1; + + return 0; +} + + +int rtw_mp_trx_query(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u32 txok, txfail, rxok, rxfail, rxfilterout; + PADAPTER padapter = rtw_netdev_priv(dev); + PMPT_CONTEXT pMptCtx = &(padapter->mppriv.mpt_ctx); + RT_PMAC_TX_INFO PMacTxInfo = pMptCtx->PMacTxInfo; + + if (PMacTxInfo.bEnPMacTx == TRUE) + txok = hal_mpt_query_phytxok(padapter); + else + txok = padapter->mppriv.tx.sended; + + txfail = 0; + rxok = padapter->mppriv.rx_pktcount; + rxfail = padapter->mppriv.rx_crcerrpktcount; + rxfilterout = padapter->mppriv.rx_pktcount_filter_out; + + _rtw_memset(extra, '\0', 128); + + sprintf(extra, "Tx OK:%d, Tx Fail:%d, Rx OK:%d, CRC error:%d ,Rx Filter out:%d\n", txok, txfail, rxok, rxfail, rxfilterout); + + wrqu->length = strlen(extra) + 1; + + return 0; +} + + +int rtw_mp_pwrtrk(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u8 enable; + u32 thermal; + s32 ret; + PADAPTER padapter = rtw_netdev_priv(dev); + u8 input[RTW_IWD_MAX_LEN]; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + _rtw_memset(extra, 0, wrqu->length); + + enable = 1; + if (wrqu->length > 1) { + /* not empty string*/ + if (strncmp(input, "stop", 4) == 0) { + enable = 0; + sprintf(extra, "mp tx power tracking stop"); + } else if (sscanf(input, "ther=%d", &thermal) == 1) { + ret = SetThermalMeter(padapter, (u8)thermal); + if (ret == _FAIL) + return -EPERM; + sprintf(extra, "mp tx power tracking start,target value=%d ok", thermal); + } else + return -EINVAL; + } + + ret = SetPowerTracking(padapter, enable); + if (ret == _FAIL) + return -EPERM; + + wrqu->length = strlen(extra); + + return 0; +} + + + +int rtw_mp_psd(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + u8 input[RTW_IWD_MAX_LEN]; + + if (rtw_do_mp_iwdata_len_chk(__func__, (wrqu->length + 1))) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length] = '\0'; + strcpy(extra, input); + + wrqu->length = mp_query_psd(padapter, extra); + + return 0; +} + + +int rtw_mp_thermal(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u8 val[4] = {0}; + u8 ret = 0; + u16 ther_path_addr[4] = {0}; + u16 cnt = 1; + PADAPTER padapter = rtw_netdev_priv(dev); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + int rfpath = RF_PATH_A; + +#ifdef CONFIG_RTL8188E + ther_path_addr[0] = EEPROM_THERMAL_METER_88E; +#endif +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) || defined(CONFIG_RTL8814A) + ther_path_addr[0] = EEPROM_THERMAL_METER_8812; +#endif +#ifdef CONFIG_RTL8192E + ther_path_addr[0] = EEPROM_THERMAL_METER_8192E; +#endif +#ifdef CONFIG_RTL8192F + ther_path_addr[0] = EEPROM_THERMAL_METER_8192F; +#endif +#ifdef CONFIG_RTL8723B + ther_path_addr[0] = EEPROM_THERMAL_METER_8723B; +#endif +#ifdef CONFIG_RTL8703B + ther_path_addr[0] = EEPROM_THERMAL_METER_8703B; +#endif +#ifdef CONFIG_RTL8723D + ther_path_addr[0] = EEPROM_THERMAL_METER_8723D; +#endif +#ifdef CONFIG_RTL8188F + ther_path_addr[0] = EEPROM_THERMAL_METER_8188F; +#endif +#ifdef CONFIG_RTL8188GTV + ther_path_addr[0] = EEPROM_THERMAL_METER_8188GTV; +#endif +#ifdef CONFIG_RTL8822B + ther_path_addr[0] = EEPROM_THERMAL_METER_8822B; +#endif +#ifdef CONFIG_RTL8821C + ther_path_addr[0] = EEPROM_THERMAL_METER_8821C; +#endif +#ifdef CONFIG_RTL8710B + ther_path_addr[0] = EEPROM_THERMAL_METER_8710B; +#endif +#ifdef CONFIG_RTL8822C + ther_path_addr[0] = EEPROM_THERMAL_METER_A_8822C; + ther_path_addr[1] = EEPROM_THERMAL_METER_B_8822C; +#endif +#ifdef CONFIG_RTL8814B + ther_path_addr[0] = EEPROM_THERMAL_METER_A_8814B; + ther_path_addr[1] = EEPROM_THERMAL_METER_B_8814B; + ther_path_addr[2] = EEPROM_THERMAL_METER_C_8814B; + ther_path_addr[3] = EEPROM_THERMAL_METER_D_8814B; +#endif +#ifdef CONFIG_RTL8723F + ther_path_addr[0] = EEPROM_THERMAL_METER_8723F; +#endif + + if (copy_from_user(extra, wrqu->pointer, wrqu->length)) + return -EFAULT; + + if ((strncmp(extra, "write", 6) == 0)) { + int i; + u16 raw_cursize = 0, raw_maxsize = 0; +#ifdef RTW_HALMAC + raw_maxsize = efuse_GetavailableSize(padapter); +#else + efuse_GetCurrentSize(padapter, &raw_cursize); + raw_maxsize = efuse_GetMaxSize(padapter); +#endif + RTW_INFO("[eFuse available raw size]= %d bytes\n", raw_maxsize - raw_cursize); + if (2 > raw_maxsize - raw_cursize) { + RTW_INFO("no available efuse!\n"); + return -EFAULT; + } + + for (i = 0; i < hal_spec->rf_reg_path_num; i++) { + GetThermalMeter(padapter, i , &val[i]); + if (ther_path_addr[i] != 0 && val[i] != 0) { + if (rtw_efuse_map_write(padapter, ther_path_addr[i], cnt, &val[i]) == _FAIL) { + RTW_INFO("Error efuse write thermal addr 0x%x ,val = 0x%x\n", ther_path_addr[i], val[i]); + return -EFAULT; + } + } else { + RTW_INFO("Error efuse write thermal Null addr,val \n"); + return -EFAULT; + } + } + _rtw_memset(extra, 0, wrqu->length); + sprintf(extra, " efuse write ok :%d", val[0]); + } else { + ret = sscanf(extra, "%d", &rfpath); + if (ret < 1) { + rfpath = RF_PATH_A; + RTW_INFO("default thermal of path(%d)\n", rfpath); + } + if (rfpath >= hal_spec->rf_reg_path_num) + return -EINVAL; + + RTW_INFO("read thermal of path(%d)\n", rfpath); + GetThermalMeter(padapter, rfpath, &val[0]); + + _rtw_memset(extra, 0, wrqu->length); + sprintf(extra, "%d", val[0]); + } + wrqu->length = strlen(extra); + + return 0; +} + + + +int rtw_mp_reset_stats(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + struct mp_priv *pmp_priv; + PADAPTER padapter = rtw_netdev_priv(dev); + + pmp_priv = &padapter->mppriv; + + pmp_priv->tx.sended = 0; + pmp_priv->tx_pktcount = 0; + pmp_priv->rx_pktcount = 0; + pmp_priv->rx_pktcount_filter_out = 0; + pmp_priv->rx_crcerrpktcount = 0; + + rtw_reset_phy_rx_counters(padapter); + rtw_reset_mac_rx_counters(padapter); + + _rtw_memset(extra, 0, wrqu->length); + sprintf(extra, "mp_reset_stats ok\n"); + wrqu->length = strlen(extra); + + return 0; +} + + +int rtw_mp_dump(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + struct mp_priv *pmp_priv; + u8 input[RTW_IWD_MAX_LEN]; + PADAPTER padapter = rtw_netdev_priv(dev); + + pmp_priv = &padapter->mppriv; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + if (strncmp(input, "all", 4) == 0) { + mac_reg_dump(RTW_DBGDUMP, padapter); + bb_reg_dump(RTW_DBGDUMP, padapter); + rf_reg_dump(RTW_DBGDUMP, padapter); + } + return 0; +} + + +int rtw_mp_phypara(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + char input[RTW_IWD_MAX_LEN]; + u32 invalxcap = 0, ret = 0, bwrite_xcap = 0, hwxtaladdr = 0; + u16 pgval; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + RTW_INFO("%s:priv in=%s\n", __func__, input); + bwrite_xcap = (strncmp(input, "write_xcap=", 11) == 0) ? 1 : 0; + + if (bwrite_xcap == 1) { + ret = sscanf(input, "write_xcap=%d", &invalxcap); + invalxcap = invalxcap & 0x7f; /* xtal bit 0 ~6 */ + RTW_INFO("get crystal_cap %d\n", invalxcap); + + if (IS_HARDWARE_TYPE_8822C(padapter) && ret == 1) { + hwxtaladdr = 0x110; + pgval = invalxcap | 0x80; /* reserved default bit7 on */ + pgval = pgval | pgval << 8; /* xtal xi/xo efuse 0x110 0x111 */ + + RTW_INFO("Get crystal_cap 0x%x\n", pgval); + if (rtw_efuse_map_write(padapter, hwxtaladdr, 2, (u8*)&pgval) == _FAIL) { + RTW_INFO("%s: rtw_efuse_map_write xcap error!!\n", __func__); + sprintf(extra, "write xcap pgdata fail"); + ret = -EFAULT; + } else + sprintf(extra, "write xcap pgdata ok"); + + } + } else { + ret = sscanf(input, "xcap=%d", &invalxcap); + + if (ret == 1) { + pHalData->crystal_cap = (u8)invalxcap; + RTW_INFO("%s:crystal_cap=%d\n", __func__, pHalData->crystal_cap); + + if (rtw_phydm_set_crystal_cap(padapter, pHalData->crystal_cap) == _FALSE) { + RTW_ERR("set crystal_cap failed\n"); + rtw_warn_on(1); + } + sprintf(extra, "Set xcap=%d", invalxcap); + } + } + + wrqu->length = strlen(extra) + 1; + return ret; +} + + +int rtw_mp_SetRFPath(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + char input[RTW_IWD_MAX_LEN]; + int bMain = 1, bTurnoff = 1; +#ifdef CONFIG_ANTENNA_DIVERSITY + u8 ret = _TRUE; +#endif + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + RTW_INFO("%s:iwpriv in=%s\n", __func__, input); + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + bMain = strncmp(input, "1", 2); /* strncmp TRUE is 0*/ + bTurnoff = strncmp(input, "0", 3); /* strncmp TRUE is 0*/ + + _rtw_memset(extra, 0, wrqu->length); +#ifdef CONFIG_ANTENNA_DIVERSITY + if (bMain == 0) + ret = rtw_mp_set_antdiv(padapter, _TRUE); + else + ret = rtw_mp_set_antdiv(padapter, _FALSE); + if (ret == _FALSE) + RTW_INFO("%s:ANTENNA_DIVERSITY FAIL\n", __func__); +#endif + + if (bMain == 0) { + MP_PHY_SetRFPathSwitch(padapter, _TRUE); + RTW_INFO("%s:PHY_SetRFPathSwitch=TRUE\n", __func__); + sprintf(extra, "mp_setrfpath Main\n"); + + } else if (bTurnoff == 0) { + MP_PHY_SetRFPathSwitch(padapter, _FALSE); + RTW_INFO("%s:PHY_SetRFPathSwitch=FALSE\n", __func__); + sprintf(extra, "mp_setrfpath Aux\n"); + } else { + bMain = MP_PHY_QueryRFPathSwitch(padapter); + RTW_INFO("%s:Query RF Path = %s\n", __func__, (bMain ? "Main":"Aux")); + if (IS_HARDWARE_TYPE_8821C(padapter)) + sprintf(extra, "RF Path %s\n" , + (bMain ? "ANT1/S0/PathB Mode: 0":"ANT2/S1/PathA Mode: 1")); + else + sprintf(extra, "RF Path %s\n" , (bMain ? "1":"0")); + } + + wrqu->length = strlen(extra); + + return 0; +} + + +int rtw_mp_switch_rf_path(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + struct mp_priv *pmp_priv; + char input[RTW_IWD_MAX_LEN]; + char *pch; + int bwlg = 1, bwla = 1, btg = 1, bbt=1; + u8 ret = 0; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + pmp_priv = &padapter->mppriv; + + RTW_INFO("%s: in=%s\n", __func__, input); + + _rtw_memset(extra, '\0', wrqu->length); + pch = extra; +#ifdef CONFIG_RTL8821C /* only support for 8821c wlg/wla/btg/bt RF switch path */ + if ((strncmp(input, "WLG", 3) == 0) || (strncmp(input, "1", 1) == 0)) { + pmp_priv->rf_path_cfg = SWITCH_TO_WLG; + pch += sprintf(pch, "switch rf path WLG\n"); + + } else if ((strncmp(input, "WLA", 3) == 0) || (strncmp(input, "2", 1) == 0)) { + pmp_priv->rf_path_cfg = SWITCH_TO_WLA; + pch += sprintf(pch, "switch rf path WLA\n"); + + } else if ((strncmp(input, "BTG", 3) == 0) || (strncmp(input, "0", 1) == 0)) { + pmp_priv->rf_path_cfg = SWITCH_TO_BTG; + pch += sprintf(pch, "switch rf path BTG\n"); + + } else if ((strncmp(input, "BT", 3) == 0) || (strncmp(input, "3", 1) == 0)) { + pmp_priv->rf_path_cfg = SWITCH_TO_BT; + pch += sprintf(pch, "switch rf path BT\n"); + } else { + pmp_priv->rf_path_cfg = SWITCH_TO_WLG; + pch += sprintf(pch, "Error input, default set WLG\n"); + return -EFAULT; + } + + mp_phy_switch_rf_path_set(padapter, &pmp_priv->rf_path_cfg); +#endif + wrqu->length = strlen(extra); + + return ret; + +} +int rtw_mp_QueryDrv(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + char input[RTW_IWD_MAX_LEN]; + int qAutoLoad = 1; + + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->data.length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + RTW_INFO("%s:iwpriv in=%s\n", __func__, input); + + qAutoLoad = strncmp(input, "autoload", 8); /* strncmp TRUE is 0*/ + + if (qAutoLoad == 0) { + RTW_INFO("%s:qAutoLoad\n", __func__); + + if (pHalData->bautoload_fail_flag) + sprintf(extra, "fail"); + else + sprintf(extra, "ok"); + } + wrqu->data.length = strlen(extra) + 1; + return 0; +} + + +int rtw_mp_PwrCtlDM(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + u8 input[RTW_IWD_MAX_LEN]; + u8 pwrtrk_state = 0; + u8 pwtk_type[5][25] = {"Thermal tracking off","Thermal tracking on", + "TSSI tracking off","TSSI tracking on","TSSI calibration"}; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + input[wrqu->length - 1] = '\0'; + RTW_INFO("%s: in=%s\n", __func__, input); + + if (wrqu->length == 2) { + if(input[0] >= '0' && input[0] <= '4') { + pwrtrk_state = rtw_atoi(input); + MPT_PwrCtlDM(padapter, pwrtrk_state); + sprintf(extra, "PwrCtlDM start %s\n" , pwtk_type[pwrtrk_state]); + } else { + sprintf(extra, "Error unknown number ! Please check your input number\n" + " 0 : Thermal tracking off\n 1 : Thermal tracking on\n 2 : TSSI tracking off\n" + " 3 : TSSI tracking on\n 4 : TSSI calibration\n"); + } + wrqu->length = strlen(extra); + + return 0; + } + if (strncmp(input, "start", 5) == 0 || strncmp(input, "thertrk on", 10) == 0) {/* strncmp TRUE is 0*/ + pwrtrk_state = 1; + sprintf(extra, "PwrCtlDM start %s\n" , pwtk_type[pwrtrk_state]); + } else if (strncmp(input, "thertrk off", 11) == 0 || strncmp(input, "stop", 5) == 0) { + pwrtrk_state = 0; + sprintf(extra, "PwrCtlDM stop %s\n" , pwtk_type[pwrtrk_state]); + } else if (strncmp(input, "tssitrk off", 11) == 0){ + pwrtrk_state = 2; + sprintf(extra, "PwrCtlDM stop %s\n" , pwtk_type[pwrtrk_state]); + } else if (strncmp(input, "tssitrk on", 10) == 0){ + pwrtrk_state = 3; + sprintf(extra, "PwrCtlDM start %s\n" , pwtk_type[pwrtrk_state]); + } else if (strncmp(input, "tssik", 5) == 0){ + pwrtrk_state = 4; + sprintf(extra, "PwrCtlDM start %s\n" , pwtk_type[pwrtrk_state]); + } else { + sprintf(extra, "Error input !!!\n" + " thertrk off : Thermal tracking off\n thertrk on : Thermal tracking on\n" + " tssitrk off : TSSI tracking off\n tssitrk on : TSSI tracking on\n tssik : TSSI calibration\n\n" + " 0 : Thermal tracking off\n 1 : Thermal tracking on\n 2 : TSSI tracking off\n" + " 3 : TSSI tracking on\n 4 : TSSI calibration\n"); + wrqu->length = strlen(extra); + return 0; + } + + MPT_PwrCtlDM(padapter, pwrtrk_state); + wrqu->length = strlen(extra); + + return 0; +} + +int rtw_mp_iqk(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + + rtw_mp_trigger_iqk(padapter); + + return 0; +} + +int rtw_mp_lck(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + + rtw_mp_trigger_lck(padapter); + + return 0; +} + +int rtw_mp_dpk(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + char *pch; + + u8 ips_mode = IPS_NUM; /* init invalid value */ + u8 lps_mode = PS_MODE_NUM; /* init invalid value */ + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + *(extra + wrqu->data.length) = '\0'; + pch = extra; + + if (strncmp(extra, "off", 3) == 0 && strlen(extra) < 4) { + pDM_Odm->dpk_info.is_dpk_enable = 0; + halrf_dpk_enable_disable(pDM_Odm); + pch += sprintf(pch, "set dpk off\n"); + + } else if (strncmp(extra, "on", 2) == 0 && strlen(extra) < 3) { + pDM_Odm->dpk_info.is_dpk_enable = 1; + halrf_dpk_enable_disable(pDM_Odm); + pch += sprintf(pch, "set dpk on\n"); + } else { +#ifdef CONFIG_LPS + lps_mode = pwrctrlpriv->power_mgnt;/* keep org value */ + rtw_pm_set_lps(padapter, PS_MODE_ACTIVE); +#endif +#ifdef CONFIG_IPS + ips_mode = pwrctrlpriv->ips_mode;/* keep org value */ + rtw_pm_set_ips(padapter, IPS_NONE); +#endif + rtw_mp_trigger_dpk(padapter); + if (padapter->registrypriv.mp_mode == 0) { +#ifdef CONFIG_IPS + rtw_pm_set_ips(padapter, ips_mode); +#endif /* CONFIG_IPS */ + +#ifdef CONFIG_LPS + rtw_pm_set_lps(padapter, lps_mode); +#endif /* CONFIG_LPS */ + } + pch += sprintf(pch, "set dpk trigger\n"); + } + + wrqu->data.length = strlen(extra); + + return 0; +} + +int rtw_mp_get_tsside(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + char input[RTW_IWD_MAX_LEN]; + u8 rfpath; + u32 tssi_de; + + u8 legal_param_num = 1; + int param_num; + char pout_str_buf[7]; + u8 signed_flag = 0; + int integer_num; + u32 decimal_num; + s32 pout; + char *pextra; + int i; + + #ifdef CONFIG_RTL8723F + /* + * rtwpriv wlan0 mp_get_tsside rf_path pout + * rf_path : 0 ~ 1 + * pout : -15.000 ~ 25.000 + * ex : rtwpriv wlan0 mp_get_tsside 0 -12.123 + */ + legal_param_num = 2; + #endif + if (wrqu->length > 128) + return -EFAULT; + + _rtw_memset(input, 0, sizeof(input)); + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + param_num = sscanf(input, "%hhu %7s", &rfpath, pout_str_buf); + + /* Check parameter format*/ + if(param_num != legal_param_num) + goto invalid_param_format; + + if(rfpath <0 || 3 < rfpath) + goto invalid_param_format; + +#ifdef CONFIG_RTL8723F + /* Convert pout from floating-point to integer + * For Floating-Point Precision, pout*1000 + */ + if(pout_str_buf[0] == '-') + signed_flag = 1; + i = sscanf(pout_str_buf, "%d.%3u", &integer_num, &decimal_num); + pout = integer_num * 1000; + if(i == 2) { + /* Convert decimal number + * ex : 0.1 => 100, -0.1 => 100 + */ + decimal_num = (decimal_num < 10) ? decimal_num * 100 : decimal_num; + decimal_num = (decimal_num < 100) ? decimal_num * 10 : decimal_num; + pout += ((pout < 0 || signed_flag == 1) ? -decimal_num : decimal_num); + } + if(pout < -15000 || 25000 < pout) + goto invalid_param_format; +#endif + +#ifdef CONFIG_RTL8723F + /* For Floating-Point Precision, pout */ + tssi_de = halrf_get_online_tssi_de(pDM_Odm, rfpath, pout); +#else + tssi_de = halrf_tssi_get_de(pDM_Odm, rfpath); +#endif + + if (rfpath == 0) + sprintf(extra, "patha=%d", tssi_de); + else if (rfpath == 1) + sprintf(extra, "pathb=%d", tssi_de); + else if (rfpath == 2) + sprintf(extra, "pathc=%d", tssi_de); + else if (rfpath == 3) + sprintf(extra, "pathd=%d", tssi_de); + + wrqu->length = strlen(extra); + return 0; + +invalid_param_format: + sprintf(extra, "Invalid command format, please indicate RF path 0/1/2/3"); +#ifdef CONFIG_RTL8723F + pextra = extra + strlen(extra); + sprintf(pextra, " and pout value : -15.000 ~ 25.000\n"); +#endif + wrqu->length = strlen(extra); + + return 0; +} + +int rtw_mp_set_tsside(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + u32 tsside_a = 0, tsside_b = 0, tsside_c = 0, tsside_d = 0; + char input[RTW_IWD_MAX_LEN]; + + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + if (sscanf(input, "patha=%d", &tsside_a) == 1) { + sprintf(extra, "Set TSSI DE path_A: %d", tsside_a); + halrf_tssi_set_de_for_tx_verify(pDM_Odm, tsside_a, RF_PATH_A); + mpt_trigger_tssi_tracking(padapter, RF_PATH_A); + + } else if (sscanf(input, "pathb=%d", &tsside_b) == 1) { + sprintf(extra, "Set TSSI DE path_B: %d", tsside_b); + halrf_tssi_set_de_for_tx_verify(pDM_Odm, tsside_b, RF_PATH_B); + mpt_trigger_tssi_tracking(padapter, RF_PATH_B); + + } else if (sscanf(input, "pathc=%d", &tsside_c) == 1) { + sprintf(extra, "Set TSSI DE path_C: %d", tsside_c); + halrf_tssi_set_de_for_tx_verify(pDM_Odm, tsside_c, RF_PATH_C); + mpt_trigger_tssi_tracking(padapter, RF_PATH_C); + + } else if (sscanf(input, "pathd=%d", &tsside_d) == 1) { + sprintf(extra, "Set TSSI DE path_D: %d", tsside_d); + halrf_tssi_set_de_for_tx_verify(pDM_Odm, tsside_d, RF_PATH_D); + mpt_trigger_tssi_tracking(padapter, RF_PATH_D); + + } else + sprintf(extra, "Invalid command format, please input TSSI DE value within patha/b/c/d=xyz"); + + wrqu->length = strlen(extra); + + return 0; +} + +int rtw_mp_getver(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + struct mp_priv *pmp_priv; + + pmp_priv = &padapter->mppriv; + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + sprintf(extra, "rtwpriv=%d\n", RTWPRIV_VER_INFO); + wrqu->data.length = strlen(extra); + return 0; +} + + +int rtw_mp_mon(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + struct mp_priv *pmp_priv = &padapter->mppriv; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct hal_ops *pHalFunc = &padapter->hal_func; + NDIS_802_11_NETWORK_INFRASTRUCTURE networkType; + int bstart = 1, bstop = 1; + + networkType = Ndis802_11Infrastructure; + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + *(extra + wrqu->data.length) = '\0'; + rtw_pm_set_ips(padapter, IPS_NONE); + LeaveAllPowerSaveMode(padapter); + +#ifdef CONFIG_MP_INCLUDED + if (init_mp_priv(padapter) == _FAIL) + RTW_INFO("%s: initialize MP private data Fail!\n", __func__); + padapter->mppriv.channel = 6; + + bstart = strncmp(extra, "start", 5); /* strncmp TRUE is 0*/ + bstop = strncmp(extra, "stop", 4); /* strncmp TRUE is 0*/ + if (bstart == 0) { + mp_join(padapter, WIFI_FW_ADHOC_STATE); + SetPacketRx(padapter, _TRUE, _FALSE); + SetChannel(padapter); + pmp_priv->rx_bindicatePkt = _TRUE; + pmp_priv->bRTWSmbCfg = _TRUE; + sprintf(extra, "monitor mode start\n"); + } else if (bstop == 0) { + SetPacketRx(padapter, _FALSE, _FALSE); + pmp_priv->rx_bindicatePkt = _FALSE; + pmp_priv->bRTWSmbCfg = _FALSE; + padapter->registrypriv.mp_mode = 1; + pHalFunc->hal_deinit(padapter); + padapter->registrypriv.mp_mode = 0; + pHalFunc->hal_init(padapter); + /*rtw_disassoc_cmd(padapter, 0, 0);*/ + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + rtw_disassoc_cmd(padapter, 500, 0); + rtw_indicate_disconnect(padapter, 0, _FALSE); + /*rtw_free_assoc_resources_cmd(padapter, _TRUE, 0);*/ + } + rtw_pm_set_ips(padapter, IPS_NORMAL); + sprintf(extra, "monitor mode Stop\n"); + } +#endif + wrqu->data.length = strlen(extra); + return 0; +} + +int rtw_mp_pretx_proc(PADAPTER padapter, u8 bStartTest, char *extra) +{ + struct mp_priv *pmp_priv = &padapter->mppriv; + char *pextra = extra; + + switch (pmp_priv->mode) { + + case MP_PACKET_TX: + if (bStartTest == 0) { + pmp_priv->tx.stop = 1; + pmp_priv->mode = MP_ON; + #ifdef CONFIG_RTL8822B + rtw_write8(padapter, 0x838, 0x61); + #endif + sprintf(extra, "Stop continuous Tx"); + } else if (pmp_priv->tx.stop == 1) { + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "\nStart continuous DA=ffffffffffff len=1500 count=%u\n", pmp_priv->tx.count); + pmp_priv->tx.stop = 0; + #ifdef CONFIG_RTL8822B + rtw_write8(padapter, 0x838, 0x6d); + #endif + SetPacketTx(padapter); + } else + return -EFAULT; + return 0; + case MP_SINGLE_TONE_TX: + if (bStartTest != 0) + strcat(extra, "\nStart continuous DA=ffffffffffff len=1500\n infinite=yes."); + SetSingleToneTx(padapter, (u8)bStartTest); + break; + case MP_CONTINUOUS_TX: + if (bStartTest != 0) + strcat(extra, "\nStart continuous DA=ffffffffffff len=1500\n infinite=yes."); + SetContinuousTx(padapter, (u8)bStartTest); + break; + case MP_CARRIER_SUPPRISSION_TX: + if (bStartTest != 0) { + if (HwRateToMPTRate(pmp_priv->rateidx) <= MPT_RATE_11M) + strcat(extra, "\nStart continuous DA=ffffffffffff len=1500\n infinite=yes."); + else + strcat(extra, "\nSpecify carrier suppression but not CCK rate"); + } + SetCarrierSuppressionTx(padapter, (u8)bStartTest); + break; + case MP_SINGLE_CARRIER_TX: + if (bStartTest != 0) + strcat(extra, "\nStart continuous DA=ffffffffffff len=1500\n infinite=yes."); + SetSingleCarrierTx(padapter, (u8)bStartTest); + break; + + default: + sprintf(extra, "Error! Continuous-Tx is not on-going."); + return -EFAULT; + } + + if (bStartTest == 1 && pmp_priv->mode != MP_ON) { + struct mp_priv *pmp_priv = &padapter->mppriv; + + if (pmp_priv->tx.stop == 0) { + pmp_priv->tx.stop = 1; + rtw_msleep_os(5); + } +#ifdef CONFIG_80211N_HT + if(padapter->registrypriv.ht_enable && + is_supported_ht(padapter->registrypriv.wireless_mode)) + pmp_priv->tx.attrib.ht_en = 1; +#endif + pmp_priv->tx.stop = 0; + pmp_priv->tx.count = 1; + SetPacketTx(padapter); + } else + pmp_priv->mode = MP_ON; + +#if defined(CONFIG_RTL8812A) + if (IS_HARDWARE_TYPE_8812AU(padapter)) { + /* <20130425, Kordan> Turn off OFDM Rx to prevent from CCA causing Tx hang.*/ + if (pmp_priv->mode == MP_PACKET_TX) + phy_set_bb_reg(padapter, rCCAonSec_Jaguar, BIT3, 1); + else + phy_set_bb_reg(padapter, rCCAonSec_Jaguar, BIT3, 0); + } +#endif + + return 0; +} + + +int rtw_mp_tx(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct mp_priv *pmp_priv = &padapter->mppriv; + PMPT_CONTEXT pMptCtx = &(padapter->mppriv.mpt_ctx); + char *pextra = extra; + u32 bandwidth = 0, sg = 0, channel = 6, txpower = 40, rate = 108, ant = 0, txmode = 1, count = 0; + u8 bStartTest = 1, status = 0; +#ifdef CONFIG_MP_VHT_HW_TX_MODE + u8 Idx = 0, tmpU1B; +#endif + u16 antenna = 0; + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + RTW_INFO("extra = %s\n", extra); +#ifdef CONFIG_CONCURRENT_MODE + if (!is_primary_adapter(padapter)) { + sprintf(extra, "Error: MP mode can't support Virtual Adapter, Please to use main Adapter.\n"); + wrqu->data.length = strlen(extra); + return 0; + } +#endif + + if (strncmp(extra, "stop", 3) == 0) { + bStartTest = 0; /* To set Stop*/ + pmp_priv->tx.stop = 1; + sprintf(extra, "Stop continuous Tx"); + status = rtw_mp_pretx_proc(padapter, bStartTest, extra); + wrqu->data.length = strlen(extra); + return status; + } else if (strncmp(extra, "count", 5) == 0) { + if (sscanf(extra, "count=%d", &count) < 1) + RTW_INFO("Got Count=%d]\n", count); + pmp_priv->tx.count = count; + return 0; + } else if (strncmp(extra, "setting", 7) == 0) { + _rtw_memset(extra, 0, wrqu->data.length); + pextra += sprintf(pextra, "Current Setting :\n Channel:%d", pmp_priv->channel); + pextra += sprintf(pextra, "\n Bandwidth:%d", pmp_priv->bandwidth); + pextra += sprintf(pextra, "\n Rate index:%d", pmp_priv->rateidx); + pextra += sprintf(pextra, "\n TxPower index:%d", pmp_priv->txpoweridx); + pextra += sprintf(pextra, "\n Antenna TxPath:%d", pmp_priv->antenna_tx); + pextra += sprintf(pextra, "\n Antenna RxPath:%d", pmp_priv->antenna_rx); + pextra += sprintf(pextra, "\n MP Mode:%d", pmp_priv->mode); + wrqu->data.length = strlen(extra); + return 0; +#ifdef CONFIG_MP_VHT_HW_TX_MODE + } else if (strncmp(extra, "pmact", 5) == 0) { + if (strncmp(extra, "pmact=", 6) == 0) { + _rtw_memset(&pMptCtx->PMacTxInfo, 0, sizeof(pMptCtx->PMacTxInfo)); + if (strncmp(extra, "pmact=start", 11) == 0) { + pMptCtx->PMacTxInfo.bEnPMacTx = _TRUE; + sprintf(extra, "Set PMac Tx Mode start\n"); + } else { + pMptCtx->PMacTxInfo.bEnPMacTx = _FALSE; + sprintf(extra, "Set PMac Tx Mode Stop\n"); + } + if (pMptCtx->bldpc == TRUE) + pMptCtx->PMacTxInfo.bLDPC = _TRUE; + + if (pMptCtx->bstbc == TRUE) + pMptCtx->PMacTxInfo.bSTBC = _TRUE; + + pMptCtx->PMacTxInfo.bSPreamble = pmp_priv->preamble; + pMptCtx->PMacTxInfo.bSGI = pmp_priv->preamble; + pMptCtx->PMacTxInfo.BandWidth = pmp_priv->bandwidth; + pMptCtx->PMacTxInfo.TX_RATE = HwRateToMPTRate(pmp_priv->rateidx); + + pMptCtx->PMacTxInfo.Mode = pMptCtx->HWTxmode; + + pMptCtx->PMacTxInfo.NDP_sound = FALSE;/*(Adapter.PacketType == NDP_PKT)?TRUE:FALSE;*/ + + if (padapter->mppriv.pktInterval == 0) + pMptCtx->PMacTxInfo.PacketPeriod = 100; + else + pMptCtx->PMacTxInfo.PacketPeriod = padapter->mppriv.pktInterval; + + if (padapter->mppriv.pktLength < 1000) + pMptCtx->PMacTxInfo.PacketLength = 1000; + else + pMptCtx->PMacTxInfo.PacketLength = padapter->mppriv.pktLength; + + pMptCtx->PMacTxInfo.PacketPattern = rtw_random32() % 0xFF; + + if (padapter->mppriv.tx_pktcount != 0) + pMptCtx->PMacTxInfo.PacketCount = padapter->mppriv.tx_pktcount; + + pMptCtx->PMacTxInfo.Ntx = 0; + for (Idx = 16; Idx < 20; Idx++) { + tmpU1B = (padapter->mppriv.antenna_tx >> Idx) & 1; + if (tmpU1B) + pMptCtx->PMacTxInfo.Ntx++; + } + + _rtw_memset(pMptCtx->PMacTxInfo.MacAddress, 0xFF, ETH_ALEN); + + PMAC_Get_Pkt_Param(&pMptCtx->PMacTxInfo, &pMptCtx->PMacPktInfo); + + if (MPT_IS_CCK_RATE(pMptCtx->PMacTxInfo.TX_RATE)) + + CCK_generator(&pMptCtx->PMacTxInfo, &pMptCtx->PMacPktInfo); + else { + PMAC_Nsym_generator(&pMptCtx->PMacTxInfo, &pMptCtx->PMacPktInfo); + /* 24 BIT*/ + L_SIG_generator(pMptCtx->PMacPktInfo.N_sym, &pMptCtx->PMacTxInfo, &pMptCtx->PMacPktInfo); + } + /* 48BIT*/ + if (MPT_IS_HT_RATE(pMptCtx->PMacTxInfo.TX_RATE)) + HT_SIG_generator(&pMptCtx->PMacTxInfo, &pMptCtx->PMacPktInfo); + else if (MPT_IS_VHT_RATE(pMptCtx->PMacTxInfo.TX_RATE)) { + /* 48BIT*/ + VHT_SIG_A_generator(&pMptCtx->PMacTxInfo, &pMptCtx->PMacPktInfo); + + /* 26/27/29 BIT & CRC 8 BIT*/ + VHT_SIG_B_generator(&pMptCtx->PMacTxInfo); + + /* 32 BIT*/ + VHT_Delimiter_generator(&pMptCtx->PMacTxInfo); + } + + mpt_ProSetPMacTx(padapter); + + } else if (strncmp(extra, "pmact,mode=", 11) == 0) { + int txmode = 0; + + if (sscanf(extra, "pmact,mode=%d", &txmode) > 0) { + if (txmode == 1) { + pMptCtx->HWTxmode = CONTINUOUS_TX; + sprintf(extra, "\t Config HW Tx mode = CONTINUOUS_TX\n"); + } else if (txmode == 2) { + pMptCtx->HWTxmode = OFDM_Single_Tone_TX; + sprintf(extra, "\t Config HW Tx mode = OFDM_Single_Tone_TX\n"); + } else { + pMptCtx->HWTxmode = PACKETS_TX; + sprintf(extra, "\t Config HW Tx mode = PACKETS_TX\n"); + } + } else { + pMptCtx->HWTxmode = PACKETS_TX; + sprintf(extra, "\t Config HW Tx mode=\n 0 = PACKETS_TX\n 1 = CONTINUOUS_TX\n 2 = OFDM_Single_Tone_TX"); + } + } else if (strncmp(extra, "pmact,", 6) == 0) { + int PacketPeriod = 0, PacketLength = 0, PacketCout = 0; + int bldpc = 0, bstbc = 0; + + if (sscanf(extra, "pmact,period=%d", &PacketPeriod) > 0) { + padapter->mppriv.pktInterval = PacketPeriod; + RTW_INFO("PacketPeriod=%d\n", padapter->mppriv.pktInterval); + sprintf(extra, "PacketPeriod [1~255]= %d\n", padapter->mppriv.pktInterval); + + } else if (sscanf(extra, "pmact,length=%d", &PacketLength) > 0) { + padapter->mppriv.pktLength = PacketLength; + RTW_INFO("PacketPeriod=%d\n", padapter->mppriv.pktLength); + sprintf(extra, "PacketLength[~65535]=%d\n", padapter->mppriv.pktLength); + + } else if (sscanf(extra, "pmact,count=%d", &PacketCout) > 0) { + padapter->mppriv.tx_pktcount = PacketCout; + RTW_INFO("Packet Cout =%d\n", padapter->mppriv.tx_pktcount); + sprintf(extra, "Packet Cout =%d\n", padapter->mppriv.tx_pktcount); + + } else if (sscanf(extra, "pmact,ldpc=%d", &bldpc) > 0) { + pMptCtx->bldpc = bldpc; + RTW_INFO("Set LDPC =%d\n", pMptCtx->bldpc); + sprintf(extra, "Set LDPC =%d\n", pMptCtx->bldpc); + + } else if (sscanf(extra, "pmact,stbc=%d", &bstbc) > 0) { + pMptCtx->bstbc = bstbc; + RTW_INFO("Set STBC =%d\n", pMptCtx->bstbc); + sprintf(extra, "Set STBC =%d\n", pMptCtx->bstbc); + } else + sprintf(extra, "\n period={1~255}\n length={1000~65535}\n count={0~}\n ldpc={0/1}\n stbc={0/1}"); + + } + + wrqu->data.length = strlen(extra); + return 0; +#endif + } else { + + if (sscanf(extra, "ch=%d,bw=%d,rate=%d,pwr=%d,ant=%d,tx=%d", &channel, &bandwidth, &rate, &txpower, &ant, &txmode) < 6) { + RTW_INFO("Invalid format [ch=%d,bw=%d,rate=%d,pwr=%d,ant=%d,tx=%d]\n", channel, bandwidth, rate, txpower, ant, txmode); + _rtw_memset(extra, 0, wrqu->data.length); + pextra += sprintf(pextra, "\n Please input correct format as bleow:\n"); + pextra += sprintf(pextra, "\t ch=%d,bw=%d,rate=%d,pwr=%d,ant=%d,tx=%d\n", channel, bandwidth, rate, txpower, ant, txmode); + pextra += sprintf(pextra, "\n [ ch : BGN = <1~14> , A or AC = <36~165> ]"); + pextra += sprintf(pextra, "\n [ bw : Bandwidth: 0 = 20M, 1 = 40M, 2 = 80M ]"); + pextra += sprintf(pextra, "\n [ rate : CCK: 1 2 5.5 11M X 2 = < 2 4 11 22 >]"); + pextra += sprintf(pextra, "\n [ OFDM: 6 9 12 18 24 36 48 54M X 2 = < 12 18 24 36 48 72 96 108>"); + pextra += sprintf(pextra, "\n [ HT 1S2SS MCS0 ~ MCS15 : < [MCS0]=128 ~ [MCS7]=135 ~ [MCS15]=143 >"); + pextra += sprintf(pextra, "\n [ HT 3SS MCS16 ~ MCS32 : < [MCS16]=144 ~ [MCS23]=151 ~ [MCS32]=159 >"); + pextra += sprintf(pextra, "\n [ VHT 1SS MCS0 ~ MCS9 : < [MCS0]=160 ~ [MCS9]=169 >"); + pextra += sprintf(pextra, "\n [ txpower : 1~63 power index"); + pextra += sprintf(pextra, "\n [ ant : ,2T ex: AB=3 BC=6 CD=12"); + pextra += sprintf(pextra, "\n [ txmode : < 0 = CONTINUOUS_TX, 1 = PACKET_TX, 2 = SINGLE_TONE_TX, 3 = CARRIER_SUPPRISSION_TX, 4 = SINGLE_CARRIER_TX>\n"); + wrqu->data.length = strlen(extra); + return status; + + } else { + char *pextra = extra; + RTW_INFO("Got format [ch=%d,bw=%d,rate=%d,pwr=%d,ant=%d,tx=%d]\n", channel, bandwidth, rate, txpower, ant, txmode); + _rtw_memset(extra, 0, wrqu->data.length); + sprintf(extra, "Change Current channel %d to channel %d", padapter->mppriv.channel , channel); + padapter->mppriv.channel = channel; + SetChannel(padapter); + pHalData->current_channel = channel; + + if (bandwidth == 1) + bandwidth = CHANNEL_WIDTH_40; + else if (bandwidth == 2) + bandwidth = CHANNEL_WIDTH_80; + pextra = extra + strlen(pextra); + pextra += sprintf(pextra, "\nChange Current Bandwidth %d to Bandwidth %d", padapter->mppriv.bandwidth, bandwidth); + padapter->mppriv.bandwidth = (u8)bandwidth; + padapter->mppriv.preamble = sg; + SetBandwidth(padapter); + pHalData->current_channel_bw = bandwidth; + + pextra += sprintf(pextra, "\nSet power level :%d", txpower); + padapter->mppriv.txpoweridx = (u8)txpower; + pMptCtx->TxPwrLevel[RF_PATH_A] = (u8)txpower; + pMptCtx->TxPwrLevel[RF_PATH_B] = (u8)txpower; + pMptCtx->TxPwrLevel[RF_PATH_C] = (u8)txpower; + pMptCtx->TxPwrLevel[RF_PATH_D] = (u8)txpower; + SetTxPower(padapter); + + RTW_INFO("%s: bw=%d sg=%d\n", __func__, bandwidth, sg); + + if (rate <= 0x7f) + rate = wifirate2_ratetbl_inx((u8)rate); + else if (rate < 0xC8) + rate = (rate - 0x80 + MPT_RATE_MCS0); + /*HT rate 0x80(MCS0) ~ 0x8F(MCS15) ~ 0x9F(MCS31) 128~159 + VHT1SS~2SS rate 0xA0 (VHT1SS_MCS0 44) ~ 0xB3 (VHT2SS_MCS9 #63) 160~179 + VHT rate 0xB4 (VHT3SS_MCS0 64) ~ 0xC7 (VHT2SS_MCS9 #83) 180~199 + else + VHT rate 0x90(VHT1SS_MCS0) ~ 0x99(VHT1SS_MCS9) 144~153 + rate =(rate - MPT_RATE_VHT1SS_MCS0); + */ + RTW_INFO("%s: rate index=%d\n", __func__, rate); + if (rate >= MPT_RATE_LAST) + return -EINVAL; + pextra += sprintf(pextra, "\nSet data rate to %d index %d", padapter->mppriv.rateidx, rate); + + padapter->mppriv.rateidx = rate; + pMptCtx->mpt_rate_index = rate; + SetDataRate(padapter); + + pextra += sprintf(pextra, "\nSet Antenna Path :%d", ant); + switch (ant) { + case 1: + antenna = ANTENNA_A; + break; + case 2: + antenna = ANTENNA_B; + break; + case 4: + antenna = ANTENNA_C; + break; + case 8: + antenna = ANTENNA_D; + break; + case 3: + antenna = ANTENNA_AB; + break; + case 5: + antenna = ANTENNA_AC; + break; + case 9: + antenna = ANTENNA_AD; + break; + case 6: + antenna = ANTENNA_BC; + break; + case 10: + antenna = ANTENNA_BD; + break; + case 12: + antenna = ANTENNA_CD; + break; + case 7: + antenna = ANTENNA_ABC; + break; + case 14: + antenna = ANTENNA_BCD; + break; + case 11: + antenna = ANTENNA_ABD; + break; + case 15: + antenna = ANTENNA_ABCD; + break; + } + RTW_INFO("%s: antenna=0x%x\n", __func__, antenna); + padapter->mppriv.antenna_tx = antenna; + padapter->mppriv.antenna_rx = antenna; + pHalData->antenna_tx_path = antenna; + SetAntenna(padapter); + + if (txmode == 0) + pmp_priv->mode = MP_CONTINUOUS_TX; + else if (txmode == 1) { + pmp_priv->mode = MP_PACKET_TX; + pmp_priv->tx.count = count; + } else if (txmode == 2) + pmp_priv->mode = MP_SINGLE_TONE_TX; + else if (txmode == 3) + pmp_priv->mode = MP_CARRIER_SUPPRISSION_TX; + else if (txmode == 4) + pmp_priv->mode = MP_SINGLE_CARRIER_TX; + + status = rtw_mp_pretx_proc(padapter, bStartTest, extra); + } + + } + + wrqu->data.length = strlen(extra); + return status; +} + + +int rtw_mp_rx(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct mp_priv *pmp_priv = &padapter->mppriv; + char *pextra = extra; + u32 bandwidth = 0, sg = 0, channel = 6, ant = 0; + u16 antenna = 0; + u8 bStartRx = 0; + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + +#ifdef CONFIG_CONCURRENT_MODE + if (!is_primary_adapter(padapter)) { + sprintf(extra, "Error: MP mode can't support Virtual Adapter, Please to use main Adapter.\n"); + wrqu->data.length = strlen(extra); + return 0; + } +#endif + + if (strncmp(extra, "stop", 4) == 0) { + _rtw_memset(extra, 0, wrqu->data.length); + SetPacketRx(padapter, bStartRx, _FALSE); + pmp_priv->bmac_filter = _FALSE; + sprintf(extra, "Received packet OK:%d CRC error:%d ,Filter out:%d", padapter->mppriv.rx_pktcount, padapter->mppriv.rx_crcerrpktcount, padapter->mppriv.rx_pktcount_filter_out); + wrqu->data.length = strlen(extra); + return 0; + + } else if (sscanf(extra, "ch=%d,bw=%d,ant=%d", &channel, &bandwidth, &ant) < 3) { + RTW_INFO("Invalid format [ch=%d,bw=%d,ant=%d]\n", channel, bandwidth, ant); + _rtw_memset(extra, 0, wrqu->data.length); + pextra += sprintf(pextra, "\n Please input correct format as bleow:\n"); + pextra += sprintf(pextra, "\t ch=%d,bw=%d,ant=%d\n", channel, bandwidth, ant); + pextra += sprintf(pextra, "\n [ ch : BGN = <1~14> , A or AC = <36~165> ]"); + pextra += sprintf(pextra, "\n [ bw : Bandwidth: 0 = 20M, 1 = 40M, 2 = 80M ]"); + pextra += sprintf(pextra, "\n [ ant : ,2T ex: AB=3 BC=6 CD=12"); + wrqu->data.length = strlen(extra); + return 0; + + } else { + char *pextra = extra; + bStartRx = 1; + RTW_INFO("Got format [ch=%d,bw=%d,ant=%d]\n", channel, bandwidth, ant); + _rtw_memset(extra, 0, wrqu->data.length); + sprintf(extra, "Change Current channel %d to channel %d", padapter->mppriv.channel , channel); + padapter->mppriv.channel = channel; + SetChannel(padapter); + pHalData->current_channel = channel; + + if (bandwidth == 1) + bandwidth = CHANNEL_WIDTH_40; + else if (bandwidth == 2) + bandwidth = CHANNEL_WIDTH_80; + pextra = extra + strlen(extra); + pextra += sprintf(pextra, "\nChange Current Bandwidth %d to Bandwidth %d", padapter->mppriv.bandwidth, bandwidth); + padapter->mppriv.bandwidth = (u8)bandwidth; + padapter->mppriv.preamble = sg; + SetBandwidth(padapter); + pHalData->current_channel_bw = bandwidth; + + pextra += sprintf(pextra, "\nSet Antenna Path :%d", ant); + switch (ant) { + case 1: + antenna = ANTENNA_A; + break; + case 2: + antenna = ANTENNA_B; + break; + case 4: + antenna = ANTENNA_C; + break; + case 8: + antenna = ANTENNA_D; + break; + case 3: + antenna = ANTENNA_AB; + break; + case 5: + antenna = ANTENNA_AC; + break; + case 9: + antenna = ANTENNA_AD; + break; + case 6: + antenna = ANTENNA_BC; + break; + case 10: + antenna = ANTENNA_BD; + break; + case 12: + antenna = ANTENNA_CD; + break; + case 7: + antenna = ANTENNA_ABC; + break; + case 14: + antenna = ANTENNA_BCD; + break; + case 11: + antenna = ANTENNA_ABD; + break; + case 15: + antenna = ANTENNA_ABCD; + break; + } + RTW_INFO("%s: antenna=0x%x\n", __func__, antenna); + padapter->mppriv.antenna_tx = antenna; + padapter->mppriv.antenna_rx = antenna; + pHalData->antenna_tx_path = antenna; + SetAntenna(padapter); + + strcat(extra, "\nstart Rx"); + SetPacketRx(padapter, bStartRx, _FALSE); + } + wrqu->data.length = strlen(extra); + return 0; +} + + +int rtw_mp_hwtx(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + struct mp_priv *pmp_priv = &padapter->mppriv; + PMPT_CONTEXT pMptCtx = &(padapter->mppriv.mpt_ctx); + char *pch; + +#if defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8821B) || defined(CONFIG_RTL8822B) \ + || defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822C) || defined(CONFIG_RTL8723F) +/* todo: 8723F */ + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + *(extra + wrqu->data.length) = '\0'; + + _rtw_memset(&pMptCtx->PMacTxInfo, 0, sizeof(RT_PMAC_TX_INFO)); + _rtw_memcpy((void *)&pMptCtx->PMacTxInfo, (void *)extra, sizeof(RT_PMAC_TX_INFO)); + _rtw_memset(extra, 0, wrqu->data.length); + pch = extra; + + if (pMptCtx->PMacTxInfo.bEnPMacTx == 1 && pmp_priv->mode != MP_ON) { + pch += sprintf(pch, "MP Tx Running, Please Set PMac Tx Mode Stop\n"); + RTW_INFO("Error !!! MP Tx Running, Please Set PMac Tx Mode Stop\n"); + } else { + RTW_INFO("To set MAC Tx mode\n"); + if (mpt_ProSetPMacTx(padapter)) + pch += sprintf(pch, "Set PMac Tx Mode OK\n"); + else + pch += sprintf(pch, "Set PMac Tx Mode Error\n"); + } + wrqu->data.length = strlen(extra); +#endif + return 0; + +} + +int rtw_mp_pwrlmt(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + struct registry_priv *registry_par = &padapter->registrypriv; + char *pch; + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + *(extra + wrqu->data.length) = '\0'; + pch = extra; + +#if CONFIG_TXPWR_LIMIT + if (strncmp(extra, "off", 3) == 0 && strlen(extra) < 4) { + padapter->registrypriv.RegEnableTxPowerLimit = 0; + pch += sprintf(pch, "Turn off Power Limit\n"); + + } else if (strncmp(extra, "on", 2) == 0 && strlen(extra) < 3) { + padapter->registrypriv.RegEnableTxPowerLimit = 1; + pch += sprintf(pch, "Turn on Power Limit\n"); + + } else +#endif + pch += sprintf(pch, "Get Power Limit Status:%s\n", (registry_par->RegEnableTxPowerLimit == 1) ? "ON" : "OFF"); + + + wrqu->data.length = strlen(extra); + return 0; +} + +int rtw_mp_pwrbyrate(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + *(extra + wrqu->data.length) = '\0'; + if (strncmp(extra, "off", 3) == 0 && strlen(extra) < 4) { + padapter->registrypriv.RegEnableTxPowerByRate = 0; + sprintf(extra, "Turn off Tx Power by Rate\n"); + + } else if (strncmp(extra, "on", 2) == 0 && strlen(extra) < 3) { + padapter->registrypriv.RegEnableTxPowerByRate = 1; + sprintf(extra, "Turn On Tx Power by Rate\n"); + + } else { + sprintf(extra, "Get Power by Rate Status:%s\n", (padapter->registrypriv.RegEnableTxPowerByRate == 1) ? "ON" : "OFF"); + } + + wrqu->data.length = strlen(extra); + return 0; +} + + +int rtw_mp_dpk_track(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct dm_struct *pDM_Odm = &pHalData->odmpriv; + char *pch; + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + *(extra + wrqu->data.length) = '\0'; + pch = extra; + + if (strncmp(extra, "off", 3) == 0 && strlen(extra) < 4) { + halrf_set_dpk_track(pDM_Odm, FALSE); + pch += sprintf(pch, "set dpk track off\n"); + + } else if (strncmp(extra, "on", 2) == 0 && strlen(extra) < 3) { + halrf_set_dpk_track(pDM_Odm, TRUE); + pch += sprintf(pch, "set dpk track on\n"); + } + + wrqu->data.length = strlen(extra); + return 0; +} + + +int rtw_bt_efuse_mask_file(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + char *rtw_efuse_mask_file_path; + u8 *pch; + char *ptmp, tmp; + u8 Status; + PADAPTER padapter = rtw_netdev_priv(dev); + + _rtw_memset(btmaskfileBuffer, 0x00, sizeof(btmaskfileBuffer)); + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + *(extra + wrqu->data.length) = '\0'; + ptmp = extra; + + if (strncmp(extra, "data,", 5) == 0) { + u8 count = 0; + u8 i = 0; + + pch = strsep(&ptmp, ","); + + if ((pch == NULL) || (strlen(pch) == 0)) { + RTW_INFO("%s: parameter error(no cmd)!\n", __func__); + return -EFAULT; + } + + do { + pch = strsep(&ptmp, ":"); + if ((pch == NULL) || (strlen(pch) == 0)) + break; + if (strlen(pch) != 2 + || IsHexDigit(*pch) == _FALSE + || IsHexDigit(*(pch + 1)) == _FALSE + || sscanf(pch, "%hhx", &tmp) != 1 + ) { + RTW_INFO("%s: invalid 8-bit hex! input format: data,01:23:45:67:89:ab:cd:ef...\n", __func__); + return -EFAULT; + } + btmaskfileBuffer[count++] = tmp; + + } while (count < 64); + + _rtw_memset(extra, '\0' , strlen(extra)); + + for (i = 0; i < count; i++) + ptmp += sprintf(ptmp, "%02x:", btmaskfileBuffer[i]); + + padapter->registrypriv.bBTFileMaskEfuse = _TRUE; + + ptmp += sprintf(ptmp, "\nLoad BT Efuse Mask data %d hex ok\n", count); + wrqu->data.length = strlen(extra); + return 0; + } + rtw_efuse_mask_file_path = extra; + + if (rtw_is_file_readable(rtw_efuse_mask_file_path) == _TRUE) { + RTW_INFO("%s do rtw_is_file_readable = %s! ,sizeof BT maskfileBuffer %zu\n", __func__, rtw_efuse_mask_file_path, sizeof(btmaskfileBuffer)); + Status = rtw_efuse_file_read(padapter, rtw_efuse_mask_file_path, btmaskfileBuffer, sizeof(btmaskfileBuffer)); + _rtw_memset(extra, '\0' , strlen(extra)); + if (Status == _TRUE) { + padapter->registrypriv.bBTFileMaskEfuse = _TRUE; + ptmp += sprintf(ptmp, "BT efuse mask file read OK\n"); + } else { + padapter->registrypriv.bBTFileMaskEfuse = _FALSE; + ptmp += sprintf(ptmp, "read BT efuse mask file FAIL\n"); + RTW_INFO("%s rtw_efuse_file_read BT mask fail!\n", __func__); + } + } else { + padapter->registrypriv.bBTFileMaskEfuse = _FALSE; + ptmp += sprintf(ptmp, "BT efuse mask file readable FAIL\n"); + RTW_INFO("%s rtw_is_file_readable BT Mask file fail!\n", __func__); + } + wrqu->data.length = strlen(extra); + return 0; +} + + +int rtw_efuse_mask_file(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + char *rtw_efuse_mask_file_path; + u8 Status; + PADAPTER padapter = rtw_netdev_priv(dev); + + _rtw_memset(maskfileBuffer, 0x00, sizeof(maskfileBuffer)); + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + *(extra + wrqu->data.length) = '\0'; + if (strncmp(extra, "off", 3) == 0 && strlen(extra) < 4) { + padapter->registrypriv.boffefusemask = 1; + sprintf(extra, "Turn off Efuse Mask\n"); + wrqu->data.length = strlen(extra); + return 0; + } + if (strncmp(extra, "on", 2) == 0 && strlen(extra) < 3) { + padapter->registrypriv.boffefusemask = 0; + sprintf(extra, "Turn on Efuse Mask\n"); + wrqu->data.length = strlen(extra); + return 0; + } + if (strncmp(extra, "data,", 5) == 0) { + u8 *pch; + char *ptmp, tmp; + u8 count = 0; + u8 i = 0; + + ptmp = extra; + pch = strsep(&ptmp, ","); + + if ((pch == NULL) || (strlen(pch) == 0)) { + RTW_INFO("%s: parameter error(no cmd)!\n", __func__); + return -EFAULT; + } + + do { + pch = strsep(&ptmp, ":"); + if ((pch == NULL) || (strlen(pch) == 0)) + break; + if (strlen(pch) != 2 + || IsHexDigit(*pch) == _FALSE + || IsHexDigit(*(pch + 1)) == _FALSE + || sscanf(pch, "%hhx", &tmp) != 1 + ) { + RTW_INFO("%s: invalid 8-bit hex! input format: data,01:23:45:67:89:ab:cd:ef...\n", __func__); + return -EFAULT; + } + maskfileBuffer[count++] = tmp; + + } while (count < 64); + + _rtw_memset(extra, '\0' , strlen(extra)); + + for (i = 0; i < count; i++) + ptmp += sprintf(ptmp, "%02x:", maskfileBuffer[i]); + + padapter->registrypriv.bFileMaskEfuse = _TRUE; + + sprintf(ptmp, "\nLoad Efuse Mask data %d hex ok\n", count); + wrqu->data.length = strlen(extra); + return 0; + } + rtw_efuse_mask_file_path = extra; + + if (rtw_is_file_readable(rtw_efuse_mask_file_path) == _TRUE) { + RTW_INFO("%s do rtw_efuse_mask_file_read = %s! ,sizeof maskfileBuffer %zu\n", __func__, rtw_efuse_mask_file_path, sizeof(maskfileBuffer)); + Status = rtw_efuse_file_read(padapter, rtw_efuse_mask_file_path, maskfileBuffer, sizeof(maskfileBuffer)); + if (Status == _TRUE) { + padapter->registrypriv.bFileMaskEfuse = _TRUE; + sprintf(extra, "efuse mask file read OK\n"); + } else { + padapter->registrypriv.bFileMaskEfuse = _FALSE; + sprintf(extra, "read efuse mask file FAIL\n"); + RTW_INFO("%s rtw_efuse_file_read mask fail!\n", __func__); + } + } else { + padapter->registrypriv.bFileMaskEfuse = _FALSE; + sprintf(extra, "efuse mask file readable FAIL\n"); + RTW_INFO("%s rtw_is_file_readable fail!\n", __func__); + } + wrqu->data.length = strlen(extra); + return 0; +} + + +int rtw_efuse_file_map(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + char *rtw_efuse_file_map_path; + u8 Status; + PEFUSE_HAL pEfuseHal; + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct mp_priv *pmp_priv = &padapter->mppriv; + + pEfuseHal = &pHalData->EfuseHal; + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + rtw_efuse_file_map_path = extra; + + _rtw_memset(pEfuseHal->fakeEfuseModifiedMap, 0xFF, EFUSE_MAX_MAP_LEN); + + if (rtw_is_file_readable(rtw_efuse_file_map_path) == _TRUE) { + RTW_INFO("%s do rtw_efuse_mask_file_read = %s!\n", __func__, rtw_efuse_file_map_path); + Status = rtw_efuse_file_read(padapter, rtw_efuse_file_map_path, pEfuseHal->fakeEfuseModifiedMap, sizeof(pEfuseHal->fakeEfuseModifiedMap)); + if (Status == _TRUE) { + pmp_priv->bloadefusemap = _TRUE; + sprintf(extra, "efuse file file_read OK\n"); + } else { + pmp_priv->bloadefusemap = _FALSE; + sprintf(extra, "efuse file file_read FAIL\n"); + } + } else { + sprintf(extra, "efuse file readable FAIL\n"); + RTW_INFO("%s rtw_is_file_readable fail!\n", __func__); + } + wrqu->data.length = strlen(extra); + return 0; +} + + +#if !defined(CONFIG_RTW_ANDROID_GKI) +int rtw_efuse_file_map_store(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + char *rtw_efuse_file_map_path; + u8 Status; + u16 mapLen; + PEFUSE_HAL pEfuseHal; + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct mp_priv *pmp_priv = &padapter->mppriv; + + pEfuseHal = &pHalData->EfuseHal; + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + rtw_efuse_file_map_path = extra; + RTW_INFO("%s rtw_is_file_readable! %s\n", __func__, rtw_efuse_file_map_path); + + EFUSE_GetEfuseDefinition(padapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN , (void *)&mapLen, _FALSE); + + if (mapLen != 0) { + RTW_INFO("%s, efuse store path = %s! mapLen = %d\n", __func__, rtw_efuse_file_map_path, mapLen); + Status = rtw_efuse_file_store(padapter, rtw_efuse_file_map_path, pEfuseHal->fakeEfuseModifiedMap, mapLen); + if (Status) { + sprintf(extra, "efuse file restore OK\n"); + } else { + sprintf(extra, "efuse file restore FAIL\n"); + } + } else { + sprintf(extra, "efuse file readable FAIL\n"); + RTW_INFO("%s rtw_is_file_readable fail! map Len %d\n", __func__, mapLen); + } + + wrqu->data.length = strlen(extra); + return 0; +} +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ + +int rtw_bt_efuse_file_map(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + char *rtw_efuse_file_map_path; + u8 Status; + PEFUSE_HAL pEfuseHal; + PADAPTER padapter = rtw_netdev_priv(dev); + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + struct mp_priv *pmp_priv = &padapter->mppriv; + + pEfuseHal = &pHalData->EfuseHal; + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + rtw_efuse_file_map_path = extra; + + _rtw_memset(pEfuseHal->fakeBTEfuseModifiedMap, 0xFF, EFUSE_BT_MAX_MAP_LEN); + + if (rtw_is_file_readable(rtw_efuse_file_map_path) == _TRUE) { + RTW_INFO("%s do rtw_efuse_mask_file_read = %s!\n", __func__, rtw_efuse_file_map_path); + Status = rtw_efuse_file_read(padapter, rtw_efuse_file_map_path, pEfuseHal->fakeBTEfuseModifiedMap, sizeof(pEfuseHal->fakeBTEfuseModifiedMap)); + if (Status == _TRUE) { + pmp_priv->bloadBTefusemap = _TRUE; + sprintf(extra, "BT efuse file file_read OK\n"); + } else { + pmp_priv->bloadBTefusemap = _FALSE; + sprintf(extra, "BT efuse file file_read FAIL\n"); + } + } else { + sprintf(extra, "BT efuse file readable FAIL\n"); + RTW_INFO("%s rtw_is_file_readable fail!\n", __func__); + } + wrqu->data.length = strlen(extra); + return 0; +} + + +static inline void dump_buf(u8 *buf, u32 len) +{ + u32 i; + + RTW_INFO("-----------------Len %d----------------\n", len); + for (i = 0; i < len; i++) + RTW_INFO("%2.2x-", *(buf + i)); + RTW_INFO("\n"); +} + +int rtw_mp_link(struct net_device *dev, + struct iw_request_info *info, + struct iw_point *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + struct mp_priv *pmp_priv; + char input[RTW_IWD_MAX_LEN]; + int bgetrxdata = 0, btxdata = 0, bsetbt = 0; + u8 err = 0; + u32 i = 0, datalen = 0,jj, kk, waittime = 0; + u16 val = 0x00, ret = 0; + char *pextra = NULL; + u8 *setdata = NULL; + char *pch, *ptmp, *token, *tmp[4] = {0x00, 0x00, 0x00}; + + pmp_priv = &padapter->mppriv; + + if (rtw_do_mp_iwdata_len_chk(__func__, wrqu->length)) + return -EFAULT; + + if (copy_from_user(input, wrqu->pointer, wrqu->length)) + return -EFAULT; + + _rtw_memset(extra, 0, wrqu->length); + + RTW_INFO("%s: in=%s\n", __func__, input); + + bgetrxdata = (strncmp(input, "rxdata", 6) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + btxdata = (strncmp(input, "txdata", 6) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + bsetbt = (strncmp(input, "setbt", 5) == 0) ? 1 : 0; /* strncmp TRUE is 0*/ + + if (bgetrxdata) { + RTW_INFO("%s: in= 1 \n", __func__); + if (pmp_priv->mplink_brx == _TRUE) { + pch = extra; + while (waittime < 100 && pmp_priv->mplink_brx == _FALSE) { + if (pmp_priv->mplink_brx == _FALSE) + rtw_msleep_os(10); + else + break; + waittime++; + } + if (pmp_priv->mplink_brx == _TRUE) { + pch += sprintf(pch, "\n"); + + for (i = 0; i < pmp_priv->mplink_rx_len; i ++) { + pch += sprintf(pch, "%02x:", pmp_priv->mplink_buf[i]); + } + _rtw_memset(pmp_priv->mplink_buf, '\0' , sizeof(pmp_priv->mplink_buf)); + pmp_priv->mplink_brx = _FALSE; + } + } + } else if (btxdata) { + struct pkt_attrib *pattrib; + + pch = input; + setdata = rtw_zmalloc(1024); + if (setdata == NULL) { + err = -ENOMEM; + goto exit; + } + + i = 0; + while ((token = strsep(&pch, ",")) != NULL) { + if (i > 2) + break; + tmp[i] = token; + i++; + } + + /* tmp[0],[1],[2] */ + /* txdata,00e04c871200........... */ + if (strcmp(tmp[0], "txdata") == 0) { + if ((tmp[1] == NULL)) { + err = -EINVAL; + goto exit; + } + } + + datalen = strlen(tmp[1]); + if (datalen % 2) { + err = -EINVAL; + goto exit; + } + datalen /= 2; + if (datalen == 0) { + err = -EINVAL; + goto exit; + } + + RTW_INFO("%s: data len=%d\n", __FUNCTION__, datalen); + RTW_INFO("%s: tx data=%s\n", __FUNCTION__, tmp[1]); + + for (jj = 0, kk = 0; jj < datalen; jj++, kk += 2) + setdata[jj] = key_2char2num(tmp[1][kk], tmp[1][kk + 1]); + + dump_buf(setdata, datalen); + _rtw_memset(pmp_priv->mplink_buf, '\0' , sizeof(pmp_priv->mplink_buf)); + _rtw_memcpy(pmp_priv->mplink_buf, setdata, datalen); + + pattrib = &pmp_priv->tx.attrib; + pattrib->pktlen = datalen; + pmp_priv->tx.count = 1; + pmp_priv->tx.stop = 0; + pmp_priv->mplink_btx = _TRUE; + SetPacketTx(padapter); + pmp_priv->mode = MP_PACKET_TX; + + } else if (bsetbt) { + +#ifdef CONFIG_BT_COEXIST + pch = input; + i = 0; + + while ((token = strsep(&pch, ",")) != NULL) { + if (i > 3) + break; + tmp[i] = token; + i++; + } + + if (tmp[1] == NULL) { + err = -EINVAL; + goto exit; + } + + if (strcmp(tmp[1], "scbd") == 0) { + u16 org_val = 0x8002, pre_val, read_score_board_val; + u8 state; + + pre_val = (rtw_read16(padapter,(0xaa))) & 0x7fff; + + if (tmp[2] != NULL) { + state = simple_strtoul(tmp[2], &ptmp, 10); + + if (state) + org_val = org_val | BIT6; + else + org_val = org_val & (~BIT6); + + if (org_val != pre_val) { + pre_val = org_val; + rtw_write16(padapter, 0xaa, org_val); + RTW_INFO("%s,setbt scbd write org_val = 0x%x , pre_val = 0x%x\n", __func__, org_val, pre_val); + } else { + RTW_INFO("%s,setbt scbd org_val = 0x%x ,pre_val = 0x%x\n", __func__, org_val, pre_val); + } + } else { + read_score_board_val = (rtw_read16(padapter,(0xaa))) & 0x7fff; + RTW_INFO("%s,read_score_board_val = 0x%x\n", __func__, read_score_board_val); + } + goto exit; + + } else if (strcmp(tmp[1], "testmode") == 0) { + + if (tmp[2] == NULL) { + err = -EINVAL; + goto exit; + } + + val = simple_strtoul(tmp[2], &ptmp, 16); + RTW_INFO("get tmp, type %s, val =0x%x!\n", tmp[1], val); + + if (tmp[2] != NULL) { + _rtw_memset(extra, 0, wrqu->length); + pch = extra; + ret = rtw_btcoex_btset_testmode(padapter, val); + if (!CHECK_STATUS_CODE_FROM_BT_MP_OPER_RET(ret, BT_STATUS_BT_OP_SUCCESS)) { + RTW_INFO("%s: BT_OP fail = 0x%x!\n", __FUNCTION__, val); + pch += sprintf(pch, "BT_OP fail 0x%x!\n", val); + } else + pch += sprintf(pch, "Set BT_OP 0x%x done!\n", val); + } + + } +#endif /* CONFIG_BT_COEXIST */ + } + +exit: + if (setdata) + rtw_mfree(setdata, 1024); + + wrqu->length = strlen(extra); + return err; + +} + +#if defined(CONFIG_RTL8723B) +int rtw_mp_SetBT(struct net_device *dev, + struct iw_request_info *info, + union iwreq_data *wrqu, char *extra) +{ + PADAPTER padapter = rtw_netdev_priv(dev); + struct hal_ops *pHalFunc = &padapter->hal_func; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + + BT_REQ_CMD BtReq; + PMPT_CONTEXT pMptCtx = &(padapter->mppriv.mpt_ctx); + PBT_RSP_CMD pBtRsp = (PBT_RSP_CMD)&pMptCtx->mptOutBuf[0]; + char input[128]; + char *pch, *ptmp, *token, *tmp[2] = {0x00, 0x00}; + u8 setdata[100]; + u8 resetbt = 0x00; + u8 tempval, BTStatus; + u8 H2cSetbtmac[6]; + u8 u1H2CBtMpOperParm[4] = {0x01}; + int testmode = 1, ready = 1, trxparam = 1, setgen = 1, getgen = 1, testctrl = 1, testbt = 1, readtherm = 1, setbtmac = 1; + u32 i = 0, ii = 0, jj = 0, kk = 0, cnts = 0, status = 0; + PRT_MP_FIRMWARE pBTFirmware = NULL; + + if (copy_from_user(extra, wrqu->data.pointer, wrqu->data.length)) + return -EFAULT; + + *(extra + wrqu->data.length) = '\0'; + pch = extra; + + if (strlen(extra) < 1) + return -EFAULT; + + RTW_INFO("%s:iwpriv in=%s\n", __func__, extra); + ready = strncmp(extra, "ready", 5); + testmode = strncmp(extra, "testmode", 8); /* strncmp TRUE is 0*/ + trxparam = strncmp(extra, "trxparam", 8); + setgen = strncmp(extra, "setgen", 6); + getgen = strncmp(extra, "getgen", 6); + testctrl = strncmp(extra, "testctrl", 8); + testbt = strncmp(extra, "testbt", 6); + readtherm = strncmp(extra, "readtherm", 9); + setbtmac = strncmp(extra, "setbtmac", 8); + + if (strncmp(extra, "dlbt", 4) == 0) { + pHalData->LastHMEBoxNum = 0; + pHalData->bBTFWReady = _FALSE; + rtw_write8(padapter, 0xa3, 0x05); + BTStatus = rtw_read8(padapter, 0xa0); + RTW_INFO("%s: btwmap before read 0xa0 BT Status =0x%x\n", __func__, BTStatus); + if (BTStatus != 0x04) { + pch += sprintf(pch, "BT Status not Active DLFW FAIL\n"); + goto exit; + } + + tempval = rtw_read8(padapter, 0x6B); + tempval |= BIT7; + rtw_write8(padapter, 0x6B, tempval); + + /* Attention!! Between 0x6A[14] and 0x6A[15] setting need 100us delay*/ + /* So don't write 0x6A[14]=1 and 0x6A[15]=0 together!*/ + rtw_usleep_os(100); + /* disable BT power cut*/ + /* 0x6A[14] = 0*/ + tempval = rtw_read8(padapter, 0x6B); + tempval &= ~BIT6; + rtw_write8(padapter, 0x6B, tempval); + rtw_usleep_os(100); + MPT_PwrCtlDM(padapter, 0); + rtw_write32(padapter, 0xcc, (rtw_read32(padapter, 0xcc) | 0x00000004)); + rtw_write32(padapter, 0x6b, (rtw_read32(padapter, 0x6b) & 0xFFFFFFEF)); + rtw_msleep_os(600); + rtw_write32(padapter, 0x6b, (rtw_read32(padapter, 0x6b) | 0x00000010)); + rtw_write32(padapter, 0xcc, (rtw_read32(padapter, 0xcc) & 0xFFFFFFFB)); + rtw_msleep_os(1200); + pBTFirmware = (PRT_MP_FIRMWARE)rtw_zmalloc(sizeof(RT_MP_FIRMWARE)); + if (pBTFirmware == NULL) + goto exit; + pHalData->bBTFWReady = _FALSE; + FirmwareDownloadBT(padapter, pBTFirmware); + if (pBTFirmware) + rtw_mfree((u8 *)pBTFirmware, sizeof(RT_MP_FIRMWARE)); + + RTW_INFO("Wait for FirmwareDownloadBT fw boot!\n"); + rtw_msleep_os(2000); + _rtw_memset(extra, '\0', wrqu->data.length); + BtReq.opCodeVer = 1; + BtReq.OpCode = 0; + BtReq.paraLength = 0; + mptbt_BtControlProcess(padapter, &BtReq); + rtw_msleep_os(100); + + RTW_INFO("FirmwareDownloadBT ready = 0x%x 0x%x", pMptCtx->mptOutBuf[4], pMptCtx->mptOutBuf[5]); + if ((pMptCtx->mptOutBuf[4] == 0x00) && (pMptCtx->mptOutBuf[5] == 0x00)) { + + if (padapter->mppriv.bTxBufCkFail == _TRUE) + pch += sprintf(pch, "check TxBuf Fail.\n"); + else + pch += sprintf(pch, "download FW Fail.\n"); + } else { + pch += sprintf(pch, "download FW OK.\n"); + goto exit; + } + goto exit; + } + if (strncmp(extra, "dlfw", 4) == 0) { + pHalData->LastHMEBoxNum = 0; + pHalData->bBTFWReady = _FALSE; + rtw_write8(padapter, 0xa3, 0x05); + BTStatus = rtw_read8(padapter, 0xa0); + RTW_INFO("%s: btwmap before read 0xa0 BT Status =0x%x\n", __func__, BTStatus); + if (BTStatus != 0x04) { + pch += sprintf(pch, "BT Status not Active DLFW FAIL\n"); + goto exit; + } + + tempval = rtw_read8(padapter, 0x6B); + tempval |= BIT7; + rtw_write8(padapter, 0x6B, tempval); + + /* Attention!! Between 0x6A[14] and 0x6A[15] setting need 100us delay*/ + /* So don't write 0x6A[14]=1 and 0x6A[15]=0 together!*/ + rtw_usleep_os(100); + /* disable BT power cut*/ + /* 0x6A[14] = 0*/ + tempval = rtw_read8(padapter, 0x6B); + tempval &= ~BIT6; + rtw_write8(padapter, 0x6B, tempval); + rtw_usleep_os(100); + + MPT_PwrCtlDM(padapter, 0); + rtw_write32(padapter, 0xcc, (rtw_read32(padapter, 0xcc) | 0x00000004)); + rtw_write32(padapter, 0x6b, (rtw_read32(padapter, 0x6b) & 0xFFFFFFEF)); + rtw_msleep_os(600); + rtw_write32(padapter, 0x6b, (rtw_read32(padapter, 0x6b) | 0x00000010)); + rtw_write32(padapter, 0xcc, (rtw_read32(padapter, 0xcc) & 0xFFFFFFFB)); + rtw_msleep_os(1200); + +#if defined(CONFIG_PLATFORM_SPRD) && (MP_DRIVER == 1) + /* Pull up BT reset pin.*/ + RTW_INFO("%s: pull up BT reset pin when bt start mp test\n", __func__); + rtw_wifi_gpio_wlan_ctrl(WLAN_BT_PWDN_ON); +#endif + RTW_INFO(" FirmwareDownload!\n"); + +#if defined(CONFIG_RTL8723B) + status = rtl8723b_FirmwareDownload(padapter, _FALSE); +#endif + RTW_INFO("Wait for FirmwareDownloadBT fw boot!\n"); + rtw_msleep_os(1000); +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_HaltNotify(padapter); + RTW_INFO("SetBT btcoex HaltNotify !\n"); + /*hal_btcoex1ant_SetAntPath(padapter);*/ + rtw_btcoex_SetManualControl(padapter, _TRUE); +#endif + _rtw_memset(extra, '\0', wrqu->data.length); + BtReq.opCodeVer = 1; + BtReq.OpCode = 0; + BtReq.paraLength = 0; + mptbt_BtControlProcess(padapter, &BtReq); + rtw_msleep_os(200); + + RTW_INFO("FirmwareDownloadBT ready = 0x%x 0x%x", pMptCtx->mptOutBuf[4], pMptCtx->mptOutBuf[5]); + if ((pMptCtx->mptOutBuf[4] == 0x00) && (pMptCtx->mptOutBuf[5] == 0x00)) { + if (padapter->mppriv.bTxBufCkFail == _TRUE) + pch += sprintf(pch, "check TxBuf Fail.\n"); + else + pch += sprintf(pch, "download FW Fail.\n"); + } else { +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SwitchBtTRxMask(padapter); +#endif + rtw_msleep_os(200); + pch += sprintf(pch, "download FW OK.\n"); + goto exit; + } + goto exit; + } + + if (strncmp(extra, "down", 4) == 0) { + RTW_INFO("SetBT down for to hal_init !\n"); +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SetManualControl(padapter, _FALSE); + rtw_btcoex_Initialize(padapter); +#endif + pHalFunc->read_adapter_info(padapter); + pHalFunc->hal_deinit(padapter); + pHalFunc->hal_init(padapter); + rtw_pm_set_ips(padapter, IPS_NONE); + LeaveAllPowerSaveMode(padapter); + MPT_PwrCtlDM(padapter, 0); + rtw_write32(padapter, 0xcc, (rtw_read32(padapter, 0xcc) | 0x00000004)); + rtw_write32(padapter, 0x6b, (rtw_read32(padapter, 0x6b) & 0xFFFFFFEF)); + rtw_msleep_os(600); + /*rtw_write32(padapter, 0x6a, (rtw_read32(padapter, 0x6a)& 0xFFFFFFFE));*/ + rtw_write32(padapter, 0x6b, (rtw_read32(padapter, 0x6b) | 0x00000010)); + rtw_write32(padapter, 0xcc, (rtw_read32(padapter, 0xcc) & 0xFFFFFFFB)); + rtw_msleep_os(1200); + goto exit; + } + if (strncmp(extra, "disable", 7) == 0) { + RTW_INFO("SetBT disable !\n"); + rtw_write32(padapter, 0x6a, (rtw_read32(padapter, 0x6a) & 0xFFFFFFFB)); + rtw_msleep_os(500); + goto exit; + } + if (strncmp(extra, "enable", 6) == 0) { + RTW_INFO("SetBT enable !\n"); + rtw_write32(padapter, 0x6a, (rtw_read32(padapter, 0x6a) | 0x00000004)); + rtw_msleep_os(500); + goto exit; + } + if (strncmp(extra, "h2c", 3) == 0) { + RTW_INFO("SetBT h2c !\n"); + pHalData->bBTFWReady = _TRUE; + rtw_hal_fill_h2c_cmd(padapter, 0x63, 1, u1H2CBtMpOperParm); + goto exit; + } + if (strncmp(extra, "2ant", 4) == 0) { + RTW_INFO("Set BT 2ant use!\n"); + phy_set_mac_reg(padapter, 0x67, BIT5, 0x1); + rtw_write32(padapter, 0x948, 0000); + + goto exit; + } + + if (ready != 0 && testmode != 0 && trxparam != 0 && setgen != 0 && getgen != 0 && testctrl != 0 && testbt != 0 && readtherm != 0 && setbtmac != 0) + return -EFAULT; + + if (testbt == 0) { + BtReq.opCodeVer = 1; + BtReq.OpCode = 6; + BtReq.paraLength = cnts / 2; + goto todo; + } + if (ready == 0) { + BtReq.opCodeVer = 1; + BtReq.OpCode = 0; + BtReq.paraLength = 0; + goto todo; + } + + i = 0; + while ((token = strsep(&pch, ",")) != NULL) { + if (i > 1) + break; + tmp[i] = token; + i++; + } + + if ((tmp[0] != NULL) && (tmp[1] != NULL)) { + cnts = strlen(tmp[1]); + if (cnts < 1) + return -EFAULT; + + RTW_INFO("%s: cnts=%d\n", __func__, cnts); + RTW_INFO("%s: data=%s\n", __func__, tmp[1]); + + for (jj = 0, kk = 0; jj < cnts; jj++, kk += 2) { + BtReq.pParamStart[jj] = key_2char2num(tmp[1][kk], tmp[1][kk + 1]); + /* RTW_INFO("BtReq.pParamStart[%d]=0x%02x\n", jj, BtReq.pParamStart[jj]);*/ + } + } else + return -EFAULT; + + if (testmode == 0) { + BtReq.opCodeVer = 1; + BtReq.OpCode = 1; + BtReq.paraLength = 1; + } + if (trxparam == 0) { + BtReq.opCodeVer = 1; + BtReq.OpCode = 2; + BtReq.paraLength = cnts / 2; + } + if (setgen == 0) { + RTW_INFO("%s: BT_SET_GENERAL\n", __func__); + BtReq.opCodeVer = 1; + BtReq.OpCode = 3;/*BT_SET_GENERAL 3*/ + BtReq.paraLength = cnts / 2; + } + if (getgen == 0) { + RTW_INFO("%s: BT_GET_GENERAL\n", __func__); + BtReq.opCodeVer = 1; + BtReq.OpCode = 4;/*BT_GET_GENERAL 4*/ + BtReq.paraLength = cnts / 2; + } + if (readtherm == 0) { + RTW_INFO("%s: BT_GET_GENERAL\n", __func__); + BtReq.opCodeVer = 1; + BtReq.OpCode = 4;/*BT_GET_GENERAL 4*/ + BtReq.paraLength = cnts / 2; + } + + if (testctrl == 0) { + RTW_INFO("%s: BT_TEST_CTRL\n", __func__); + BtReq.opCodeVer = 1; + BtReq.OpCode = 5;/*BT_TEST_CTRL 5*/ + BtReq.paraLength = cnts / 2; + } + + RTW_INFO("%s: Req opCodeVer=%d OpCode=%d paraLength=%d\n", + __func__, BtReq.opCodeVer, BtReq.OpCode, BtReq.paraLength); + + if (BtReq.paraLength < 1) + goto todo; + for (i = 0; i < BtReq.paraLength; i++) { + RTW_INFO("%s: BtReq.pParamStart[%d] = 0x%02x\n", + __func__, i, BtReq.pParamStart[i]); + } + +todo: + _rtw_memset(extra, '\0', wrqu->data.length); + + if (pHalData->bBTFWReady == _FALSE) { + pch += sprintf(pch, "BTFWReady = FALSE.\n"); + goto exit; + } + + mptbt_BtControlProcess(padapter, &BtReq); + + if (readtherm == 0) { + pch += sprintf(pch, "BT thermal="); + for (i = 4; i < pMptCtx->mptOutLen; i++) { + if ((pMptCtx->mptOutBuf[i] == 0x00) && (pMptCtx->mptOutBuf[i + 1] == 0x00)) + goto exit; + + pch += sprintf(pch, " %d ", (pMptCtx->mptOutBuf[i] & 0x1f)); + } + } else { + for (i = 4; i < pMptCtx->mptOutLen; i++) + pch += sprintf(pch, " 0x%x ", pMptCtx->mptOutBuf[i]); + } + +exit: + wrqu->data.length = strlen(extra) + 1; + RTW_INFO("-%s: output len=%d data=%s\n", __func__, wrqu->data.length, extra); + + return status; +} + +#endif /*#ifdef CONFIG_RTL8723B*/ + +#endif diff --git a/os_dep/linux/mlme_linux.c b/os_dep/linux/mlme_linux.c new file mode 100644 index 0000000..6fd24e8 --- /dev/null +++ b/os_dep/linux/mlme_linux.c @@ -0,0 +1,444 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#define _MLME_OSDEP_C_ + +#include + + +#ifdef RTK_DMP_PLATFORM +void Linkup_workitem_callback(struct work_struct *work) +{ + struct mlme_priv *pmlmepriv = container_of(work, struct mlme_priv, Linkup_workitem); + _adapter *padapter = container_of(pmlmepriv, _adapter, mlmepriv); + + + +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 12)) + kobject_uevent(&padapter->pnetdev->dev.kobj, KOBJ_LINKUP); +#else + kobject_hotplug(&padapter->pnetdev->class_dev.kobj, KOBJ_LINKUP); +#endif + +} + +void Linkdown_workitem_callback(struct work_struct *work) +{ + struct mlme_priv *pmlmepriv = container_of(work, struct mlme_priv, Linkdown_workitem); + _adapter *padapter = container_of(pmlmepriv, _adapter, mlmepriv); + + + +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 12)) + kobject_uevent(&padapter->pnetdev->dev.kobj, KOBJ_LINKDOWN); +#else + kobject_hotplug(&padapter->pnetdev->class_dev.kobj, KOBJ_LINKDOWN); +#endif + +} +#endif + +extern void rtw_indicate_wx_assoc_event(_adapter *padapter); +extern void rtw_indicate_wx_disassoc_event(_adapter *padapter); + +void rtw_os_indicate_connect(_adapter *adapter) +{ + struct mlme_priv *pmlmepriv = &(adapter->mlmepriv); + +#ifdef CONFIG_IOCTL_CFG80211 + if ((check_fwstate(pmlmepriv, WIFI_ADHOC_MASTER_STATE) == _TRUE) || + (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE) == _TRUE)) + rtw_cfg80211_ibss_indicate_connect(adapter); + else + rtw_cfg80211_indicate_connect(adapter); +#endif /* CONFIG_IOCTL_CFG80211 */ + + rtw_indicate_wx_assoc_event(adapter); + +#ifdef CONFIG_RTW_MESH +#if CONFIG_RTW_MESH_CTO_MGATE_CARRIER + if (!rtw_mesh_cto_mgate_required(adapter)) +#endif +#endif + rtw_netif_carrier_on(adapter->pnetdev); + + if (adapter->pid[2] != 0) + rtw_signal_process(adapter->pid[2], SIGALRM); + +#ifdef RTK_DMP_PLATFORM + _set_workitem(&adapter->mlmepriv.Linkup_workitem); +#endif + + +} + +extern void indicate_wx_scan_complete_event(_adapter *padapter); +void rtw_os_indicate_scan_done(_adapter *padapter, bool aborted) +{ +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_indicate_scan_done(padapter, aborted); +#endif + indicate_wx_scan_complete_event(padapter); +} + +static RT_PMKID_LIST backupPMKIDList[NUM_PMKID_CACHE]; +void rtw_reset_securitypriv(_adapter *adapter) +{ + u8 backupPMKIDIndex = 0; + u8 backupTKIPCountermeasure = 0x00; + u32 backupTKIPcountermeasure_time = 0; + /* add for CONFIG_IEEE80211W, none 11w also can use */ + _irqL irqL; + + _enter_critical_bh(&adapter->security_key_mutex, &irqL); + + if (adapter->securitypriv.dot11AuthAlgrthm == dot11AuthAlgrthm_8021X) { /* 802.1x */ + u8 backup_sw_encrypt, backup_sw_decrypt; + + backup_sw_encrypt = adapter->securitypriv.sw_encrypt; + backup_sw_decrypt = adapter->securitypriv.sw_decrypt; + + /* Added by Albert 2009/02/18 */ + /* We have to backup the PMK information for WiFi PMK Caching test item. */ + /* */ + /* Backup the btkip_countermeasure information. */ + /* When the countermeasure is trigger, the driver have to disconnect with AP for 60 seconds. */ + + _rtw_memset(&backupPMKIDList[0], 0x00, sizeof(RT_PMKID_LIST) * NUM_PMKID_CACHE); + + _rtw_memcpy(&backupPMKIDList[0], &adapter->securitypriv.PMKIDList[0], sizeof(RT_PMKID_LIST) * NUM_PMKID_CACHE); + backupPMKIDIndex = adapter->securitypriv.PMKIDIndex; + backupTKIPCountermeasure = adapter->securitypriv.btkip_countermeasure; + backupTKIPcountermeasure_time = adapter->securitypriv.btkip_countermeasure_time; + _rtw_memset((unsigned char *)&adapter->securitypriv, 0, sizeof(struct security_priv)); + + /* Added by Albert 2009/02/18 */ + /* Restore the PMK information to securitypriv structure for the following connection. */ + _rtw_memcpy(&adapter->securitypriv.PMKIDList[0], &backupPMKIDList[0], sizeof(RT_PMKID_LIST) * NUM_PMKID_CACHE); + adapter->securitypriv.PMKIDIndex = backupPMKIDIndex; + adapter->securitypriv.btkip_countermeasure = backupTKIPCountermeasure; + adapter->securitypriv.btkip_countermeasure_time = backupTKIPcountermeasure_time; + + adapter->securitypriv.ndisauthtype = Ndis802_11AuthModeOpen; + adapter->securitypriv.ndisencryptstatus = Ndis802_11WEPDisabled; + + adapter->securitypriv.extauth_status = WLAN_STATUS_UNSPECIFIED_FAILURE; + + adapter->securitypriv.sw_encrypt = backup_sw_encrypt; + adapter->securitypriv.sw_decrypt = backup_sw_decrypt; + + } else { /* reset values in securitypriv */ + /* if(adapter->mlmepriv.fw_state & WIFI_STATION_STATE) */ + /* { */ + struct security_priv *psec_priv = &adapter->securitypriv; + + psec_priv->dot11AuthAlgrthm = dot11AuthAlgrthm_Open; /* open system */ + psec_priv->dot11PrivacyAlgrthm = _NO_PRIVACY_; + psec_priv->dot11PrivacyKeyIndex = 0; + + psec_priv->dot118021XGrpPrivacy = _NO_PRIVACY_; + psec_priv->dot118021XGrpKeyid = 1; + + psec_priv->ndisauthtype = Ndis802_11AuthModeOpen; + psec_priv->ndisencryptstatus = Ndis802_11WEPDisabled; + /* } */ + + psec_priv->extauth_status = WLAN_STATUS_UNSPECIFIED_FAILURE; + } + /* add for CONFIG_IEEE80211W, none 11w also can use */ + _exit_critical_bh(&adapter->security_key_mutex, &irqL); + + RTW_INFO(FUNC_ADPT_FMT" - End to Disconnect\n", FUNC_ADPT_ARG(adapter)); +} + +void rtw_os_indicate_disconnect(_adapter *adapter, u16 reason, u8 locally_generated) +{ + /* RT_PMKID_LIST backupPMKIDList[NUM_PMKID_CACHE]; */ + + + rtw_netif_carrier_off(adapter->pnetdev); /* Do it first for tx broadcast pkt after disconnection issue! */ + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_indicate_disconnect(adapter, reason, locally_generated); +#endif /* CONFIG_IOCTL_CFG80211 */ + + rtw_indicate_wx_disassoc_event(adapter); + +#ifdef RTK_DMP_PLATFORM + _set_workitem(&adapter->mlmepriv.Linkdown_workitem); +#endif + /* modify for CONFIG_IEEE80211W, none 11w also can use the same command */ + rtw_reset_securitypriv_cmd(adapter); + + +} + +void rtw_report_sec_ie(_adapter *adapter, u8 authmode, u8 *sec_ie) +{ + uint len; + u8 *buff, *p, i; + union iwreq_data wrqu; + + + + buff = NULL; + if (authmode == _WPA_IE_ID_) { + + buff = rtw_zmalloc(IW_CUSTOM_MAX); + if (NULL == buff) { + RTW_INFO(FUNC_ADPT_FMT ": alloc memory FAIL!!\n", + FUNC_ADPT_ARG(adapter)); + return; + } + p = buff; + + p += sprintf(p, "ASSOCINFO(ReqIEs="); + + len = sec_ie[1] + 2; + len = (len < IW_CUSTOM_MAX) ? len : IW_CUSTOM_MAX; + + for (i = 0; i < len; i++) + p += sprintf(p, "%02x", sec_ie[i]); + + p += sprintf(p, ")"); + + _rtw_memset(&wrqu, 0, sizeof(wrqu)); + + wrqu.data.length = p - buff; + + wrqu.data.length = (wrqu.data.length < IW_CUSTOM_MAX) ? wrqu.data.length : IW_CUSTOM_MAX; + +#ifndef CONFIG_IOCTL_CFG80211 + wireless_send_event(adapter->pnetdev, IWEVCUSTOM, &wrqu, buff); +#endif + + rtw_mfree(buff, IW_CUSTOM_MAX); + } + + +} + +#ifdef CONFIG_AP_MODE + +void rtw_indicate_sta_assoc_event(_adapter *padapter, struct sta_info *psta) +{ + union iwreq_data wrqu; + struct sta_priv *pstapriv = &padapter->stapriv; + + if (psta == NULL) + return; + + if (psta->cmn.aid > pstapriv->max_aid) + return; + + if (pstapriv->sta_aid[psta->cmn.aid - 1] != psta) + return; + + + wrqu.addr.sa_family = ARPHRD_ETHER; + + _rtw_memcpy(wrqu.addr.sa_data, psta->cmn.mac_addr, ETH_ALEN); + + RTW_INFO("+rtw_indicate_sta_assoc_event\n"); + +#ifndef CONFIG_IOCTL_CFG80211 + wireless_send_event(padapter->pnetdev, IWEVREGISTERED, &wrqu, NULL); +#endif + +} + +void rtw_indicate_sta_disassoc_event(_adapter *padapter, struct sta_info *psta) +{ + union iwreq_data wrqu; + struct sta_priv *pstapriv = &padapter->stapriv; + + if (psta == NULL) + return; + + if (psta->cmn.aid > pstapriv->max_aid) + return; + + if (pstapriv->sta_aid[psta->cmn.aid - 1] != psta) + return; + + + wrqu.addr.sa_family = ARPHRD_ETHER; + + _rtw_memcpy(wrqu.addr.sa_data, psta->cmn.mac_addr, ETH_ALEN); + + RTW_INFO("+rtw_indicate_sta_disassoc_event\n"); + +#ifndef CONFIG_IOCTL_CFG80211 + wireless_send_event(padapter->pnetdev, IWEVEXPIRED, &wrqu, NULL); +#endif + +} + + +#ifdef CONFIG_HOSTAPD_MLME + +static int mgnt_xmit_entry(struct sk_buff *skb, struct net_device *pnetdev) +{ + struct hostapd_priv *phostapdpriv = rtw_netdev_priv(pnetdev); + _adapter *padapter = (_adapter *)phostapdpriv->padapter; + + /* RTW_INFO("%s\n", __FUNCTION__); */ + + return rtw_hal_hostap_mgnt_xmit_entry(padapter, skb); +} + +static int mgnt_netdev_open(struct net_device *pnetdev) +{ + struct hostapd_priv *phostapdpriv = rtw_netdev_priv(pnetdev); + + RTW_INFO("mgnt_netdev_open: MAC Address:" MAC_FMT "\n", MAC_ARG(pnetdev->dev_addr)); + + + init_usb_anchor(&phostapdpriv->anchored); + + rtw_netif_wake_queue(pnetdev); + + rtw_netif_carrier_on(pnetdev); + + /* rtw_write16(phostapdpriv->padapter, 0x0116, 0x0100); */ /* only excluding beacon */ + + return 0; +} +static int mgnt_netdev_close(struct net_device *pnetdev) +{ + struct hostapd_priv *phostapdpriv = rtw_netdev_priv(pnetdev); + + RTW_INFO("%s\n", __FUNCTION__); + + usb_kill_anchored_urbs(&phostapdpriv->anchored); + + rtw_netif_carrier_off(pnetdev); + + rtw_netif_stop_queue(pnetdev); + + /* rtw_write16(phostapdpriv->padapter, 0x0116, 0x3f3f); */ + + return 0; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) +static const struct net_device_ops rtl871x_mgnt_netdev_ops = { + .ndo_open = mgnt_netdev_open, + .ndo_stop = mgnt_netdev_close, + .ndo_start_xmit = mgnt_xmit_entry, + #if 0 + .ndo_set_mac_address = r871x_net_set_mac_address, + .ndo_get_stats = r871x_net_get_stats, + .ndo_do_ioctl = r871x_mp_ioctl, + #endif +}; +#endif + +int hostapd_mode_init(_adapter *padapter) +{ + unsigned char mac[ETH_ALEN]; + struct hostapd_priv *phostapdpriv; + struct net_device *pnetdev; + + pnetdev = rtw_alloc_etherdev(sizeof(struct hostapd_priv)); + if (!pnetdev) + return -ENOMEM; + + /* SET_MODULE_OWNER(pnetdev); */ + ether_setup(pnetdev); + + /* pnetdev->type = ARPHRD_IEEE80211; */ + + phostapdpriv = rtw_netdev_priv(pnetdev); + phostapdpriv->pmgnt_netdev = pnetdev; + phostapdpriv->padapter = padapter; + padapter->phostapdpriv = phostapdpriv; + + /* pnetdev->init = NULL; */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) + + RTW_INFO("register rtl871x_mgnt_netdev_ops to netdev_ops\n"); + + pnetdev->netdev_ops = &rtl871x_mgnt_netdev_ops; + +#else + + pnetdev->open = mgnt_netdev_open; + + pnetdev->stop = mgnt_netdev_close; + + pnetdev->hard_start_xmit = mgnt_xmit_entry; + + /* pnetdev->set_mac_address = r871x_net_set_mac_address; */ + + /* pnetdev->get_stats = r871x_net_get_stats; */ + + /* pnetdev->do_ioctl = r871x_mp_ioctl; */ + +#endif + + pnetdev->watchdog_timeo = HZ; /* 1 second timeout */ + + /* pnetdev->wireless_handlers = NULL; */ + + + + + if (dev_alloc_name(pnetdev, "mgnt.wlan%d") < 0) + RTW_INFO("hostapd_mode_init(): dev_alloc_name, fail!\n"); + + + /* SET_NETDEV_DEV(pnetdev, pintfpriv->udev); */ + + + mac[0] = 0x00; + mac[1] = 0xe0; + mac[2] = 0x4c; + mac[3] = 0x87; + mac[4] = 0x11; + mac[5] = 0x12; + + _rtw_memcpy(pnetdev->dev_addr, mac, ETH_ALEN); + + + rtw_netif_carrier_off(pnetdev); + + + /* Tell the network stack we exist */ + if (register_netdev(pnetdev) != 0) { + RTW_INFO("hostapd_mode_init(): register_netdev fail!\n"); + + if (pnetdev) + rtw_free_netdev(pnetdev); + } + + return 0; + +} + +void hostapd_mode_unload(_adapter *padapter) +{ + struct hostapd_priv *phostapdpriv = padapter->phostapdpriv; + struct net_device *pnetdev = phostapdpriv->pmgnt_netdev; + + unregister_netdev(pnetdev); + rtw_free_netdev(pnetdev); + +} + +#endif +#endif diff --git a/os_dep/linux/nlrtw.c b/os_dep/linux/nlrtw.c new file mode 100644 index 0000000..14d164b --- /dev/null +++ b/os_dep/linux/nlrtw.c @@ -0,0 +1,583 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2020 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RTW_NLRTW_C_ + +#include +#include "nlrtw.h" + +#ifdef CONFIG_RTW_NLRTW + +#include +#include +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 7, 0)) +#include +#endif + + +enum nlrtw_cmds { + NLRTW_CMD_UNSPEC, + + NLRTW_CMD_CHANNEL_UTILIZATION, + NLRTW_CMD_REG_CHANGE, + NLRTW_CMD_REG_BEACON_HINT, + NLRTW_CMD_RADAR_EVENT, + NLRTW_CMD_RADIO_OPMODE, + + __NLRTW_CMD_AFTER_LAST, + NLRTW_CMD_MAX = __NLRTW_CMD_AFTER_LAST - 1 +}; + +enum nlrtw_attrs { + NLRTW_ATTR_UNSPEC, + + NLRTW_ATTR_WIPHY_NAME, + NLRTW_ATTR_CHANNEL_UTILIZATIONS, + NLRTW_ATTR_CHANNEL_UTILIZATION_THRESHOLD, + NLRTW_ATTR_CHANNEL_CENTER, + NLRTW_ATTR_CHANNEL_WIDTH, + NLRTW_ATTR_RADAR_EVENT, + NLRTW_ATTR_OP_CLASS, + NLRTW_ATTR_OP_CHANNEL, + NLRTW_ATTR_OP_TXPWR_MAX, + NLRTW_ATTR_IF_OPMODES, + + __NLRTW_ATTR_AFTER_LAST, + NUM_NLRTW_ATTR = __NLRTW_ATTR_AFTER_LAST, + NLRTW_ATTR_MAX = __NLRTW_ATTR_AFTER_LAST - 1 +}; + +enum nlrtw_ch_util_attrs { + __NLRTW_ATTR_CHANNEL_UTILIZATION_INVALID, + + NLRTW_ATTR_CHANNEL_UTILIZATION_VALUE, + NLRTW_ATTR_CHANNEL_UTILIZATION_BSSID, + + __NLRTW_ATTR_CHANNEL_UTILIZATION_AFTER_LAST, + NUM_NLRTW_ATTR_CHANNEL_UTILIZATION = __NLRTW_ATTR_CHANNEL_UTILIZATION_AFTER_LAST, + NLRTW_ATTR_CHANNEL_UTILIZATION_MAX = __NLRTW_ATTR_CHANNEL_UTILIZATION_AFTER_LAST - 1 +}; + +enum nlrtw_radar_event { + NLRTW_RADAR_DETECTED, + NLRTW_RADAR_CAC_FINISHED, + NLRTW_RADAR_CAC_ABORTED, + NLRTW_RADAR_NOP_FINISHED, + NLRTW_RADAR_NOP_STARTED, /* NON_OCP started not by local radar detection */ +}; + +enum nlrtw_if_opmode_attrs { + NLRTW_IF_OPMODE_UNSPEC, + + NLRTW_IF_OPMODE_MACADDR, + NLRTW_IF_OPMODE_OP_CLASS, + NLRTW_IF_OPMODE_OP_CHANNEL, + + __NLRTW_IF_OPMODE_ATTR_AFTER_LAST, + NUM_NLRTW_IF_OPMODE_ATTR = __NLRTW_IF_OPMODE_ATTR_AFTER_LAST, + NLRTW_IF_OPMODE_ATTR_MAX = __NLRTW_IF_OPMODE_ATTR_AFTER_LAST - 1 +}; + +static int nlrtw_ch_util_set(struct sk_buff *skb, struct genl_info *info) +{ + unsigned int msg; + + if (!info->attrs[NLRTW_ATTR_CHANNEL_UTILIZATION_THRESHOLD]) + return -EINVAL; + msg = nla_get_u8(info->attrs[NLRTW_ATTR_CHANNEL_UTILIZATION_THRESHOLD]); + + return 0; +} + +static struct nla_policy nlrtw_genl_policy[NUM_NLRTW_ATTR] = { + [NLRTW_ATTR_CHANNEL_UTILIZATION_THRESHOLD] = { .type = NLA_U8 }, +}; + +static struct genl_ops nlrtw_genl_ops[] = { + { + .cmd = NLRTW_CMD_CHANNEL_UTILIZATION, + .flags = 0, +#if LINUX_VERSION_CODE < KERNEL_VERSION(5, 2, 0) + .policy = nlrtw_genl_policy, +#endif + .doit = nlrtw_ch_util_set, + .dumpit = NULL, + }, +}; + +enum nlrtw_multicast_groups { + NLRTW_MCGRP_DEFAULT, +}; +static struct genl_multicast_group nlrtw_genl_mcgrp[] = { + [NLRTW_MCGRP_DEFAULT] = { .name = "nlrtw_default" }, +}; + +/* family definition */ +static struct genl_family nlrtw_genl_family = { + .hdrsize = 0, + .name = "nlrtw_"DRV_NAME, + .version = 1, + .maxattr = NLRTW_ATTR_MAX, +#if LINUX_VERSION_CODE >= KERNEL_VERSION(5, 2, 0) + .policy = nlrtw_genl_policy, +#endif + .netnsok = true, +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 10, 12) + .module = THIS_MODULE, +#endif +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 13, 0) + .ops = nlrtw_genl_ops, + .n_ops = ARRAY_SIZE(nlrtw_genl_ops), + .mcgrps = nlrtw_genl_mcgrp, + .n_mcgrps = ARRAY_SIZE(nlrtw_genl_mcgrp), +#endif +}; + +static inline int nlrtw_multicast(const struct genl_family *family, + struct sk_buff *skb, u32 portid, + unsigned int group, gfp_t flags) +{ + int ret; +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 13, 0) + ret = genlmsg_multicast(&nlrtw_genl_family, skb, portid, group, flags); +#else + ret = genlmsg_multicast(skb, portid, nlrtw_genl_mcgrp[group].id, flags); +#endif + return ret; +} + +int rtw_nlrtw_ch_util_rpt(_adapter *adapter, u8 n_rpts, u8 *val, u8 **mac_addr) +{ + struct sk_buff *skb = NULL; + void *msg_header = NULL; + struct nlattr *nl_ch_util, *nl_ch_utils; + struct wiphy *wiphy; + u8 i; + int ret; + + wiphy = adapter_to_wiphy(adapter); + if (!wiphy) + return -EINVAL; + + /* allocate memory */ + skb = nlmsg_new(NLMSG_DEFAULT_SIZE, GFP_KERNEL); + if (!skb) { + nlmsg_free(skb); + return -ENOMEM; + } + + /* create the message headers */ + msg_header = genlmsg_put(skb, 0, 0, &nlrtw_genl_family, 0, + NLRTW_CMD_CHANNEL_UTILIZATION); + if (!msg_header) { + ret = -ENOMEM; + goto err_out; + } + + /* add attributes */ + ret = nla_put_string(skb, NLRTW_ATTR_WIPHY_NAME, wiphy_name(wiphy)); + + nl_ch_utils = nla_nest_start(skb, NLRTW_ATTR_CHANNEL_UTILIZATIONS); + if (!nl_ch_utils) { + ret = -EMSGSIZE; + goto err_out; + } + + for (i = 0; i < n_rpts; i++) { + nl_ch_util = nla_nest_start(skb, i); + if (!nl_ch_util) { + ret = -EMSGSIZE; + goto err_out; + } + + ret = nla_put(skb, NLRTW_ATTR_CHANNEL_UTILIZATION_BSSID, ETH_ALEN, *(mac_addr + i)); + if (ret != 0) + goto err_out; + + ret = nla_put_u8(skb, NLRTW_ATTR_CHANNEL_UTILIZATION_VALUE, *(val + i)); + if (ret != 0) + goto err_out; + + nla_nest_end(skb, nl_ch_util); + } + + nla_nest_end(skb, nl_ch_utils); + + /* finalize the message */ + genlmsg_end(skb, msg_header); + + ret = nlrtw_multicast(&nlrtw_genl_family, skb, 0, NLRTW_MCGRP_DEFAULT, GFP_KERNEL); + if (ret == -ESRCH) { + RTW_INFO("[%s] return ESRCH(No such process)." + " Maybe no process waits for this msg\n", __func__); + return ret; + } else if (ret != 0) { + RTW_INFO("[%s] ret = %d\n", __func__, ret); + return ret; + } + + return 0; +err_out: + nlmsg_free(skb); + return ret; +} + +int rtw_nlrtw_reg_change_event(_adapter *adapter) +{ + struct sk_buff *skb = NULL; + void *msg_header = NULL; + struct wiphy *wiphy; + u8 i; + int ret; + + wiphy = adapter_to_wiphy(adapter); + if (!wiphy) { + ret = -EINVAL; + goto err_out; + } + + /* allocate memory */ + skb = nlmsg_new(NLMSG_DEFAULT_SIZE, GFP_KERNEL); + if (!skb) { + ret = -ENOMEM; + goto err_out; + } + + /* create the message headers */ + msg_header = genlmsg_put(skb, 0, 0, &nlrtw_genl_family, 0, NLRTW_CMD_REG_CHANGE); + if (!msg_header) { + ret = -ENOMEM; + goto err_out; + } + + /* add attributes */ + ret = nla_put_string(skb, NLRTW_ATTR_WIPHY_NAME, wiphy_name(wiphy)); + if (ret) + goto err_out; + + /* finalize the message */ + genlmsg_end(skb, msg_header); + + ret = nlrtw_multicast(&nlrtw_genl_family, skb, 0, NLRTW_MCGRP_DEFAULT, GFP_KERNEL); + if (ret == -ESRCH) { + RTW_DBG(FUNC_WIPHY_FMT" return -ESRCH(No such process)." + " Maybe no process waits for this msg\n", FUNC_WIPHY_ARG(wiphy)); + return ret; + } else if (ret != 0) { + RTW_WARN(FUNC_WIPHY_FMT" return %d\n", FUNC_WIPHY_ARG(wiphy), ret); + return ret; + } + + return 0; + +err_out: + if (skb) + nlmsg_free(skb); + return ret; +} + +int rtw_nlrtw_reg_beacon_hint_event(_adapter *adapter) +{ + struct sk_buff *skb = NULL; + void *msg_header = NULL; + struct wiphy *wiphy; + u8 i; + int ret; + + wiphy = adapter_to_wiphy(adapter); + if (!wiphy) { + ret = -EINVAL; + goto err_out; + } + + /* allocate memory */ + skb = nlmsg_new(NLMSG_DEFAULT_SIZE, GFP_KERNEL); + if (!skb) { + ret = -ENOMEM; + goto err_out; + } + + /* create the message headers */ + msg_header = genlmsg_put(skb, 0, 0, &nlrtw_genl_family, 0, NLRTW_CMD_REG_BEACON_HINT); + if (!msg_header) { + ret = -ENOMEM; + goto err_out; + } + + /* add attributes */ + ret = nla_put_string(skb, NLRTW_ATTR_WIPHY_NAME, wiphy_name(wiphy)); + if (ret) + goto err_out; + + /* finalize the message */ + genlmsg_end(skb, msg_header); + + ret = nlrtw_multicast(&nlrtw_genl_family, skb, 0, NLRTW_MCGRP_DEFAULT, GFP_KERNEL); + if (ret == -ESRCH) { + RTW_DBG(FUNC_WIPHY_FMT" return -ESRCH(No such process)." + " Maybe no process waits for this msg\n", FUNC_WIPHY_ARG(wiphy)); + return ret; + } else if (ret != 0) { + RTW_WARN(FUNC_WIPHY_FMT" return %d\n", FUNC_WIPHY_ARG(wiphy), ret); + return ret; + } + + return 0; + +err_out: + if (skb) + nlmsg_free(skb); + return ret; +} + +#ifdef CONFIG_DFS_MASTER +static int _rtw_nlrtw_radar_event(_adapter *adapter, enum nlrtw_radar_event evt_type, u8 cch, u8 bw) +{ + struct sk_buff *skb = NULL; + void *msg_header = NULL; + struct wiphy *wiphy; + u8 i; + int ret; + + wiphy = adapter_to_wiphy(adapter); + if (!wiphy) { + ret = -EINVAL; + goto err_out; + } + + /* allocate memory */ + skb = nlmsg_new(NLMSG_DEFAULT_SIZE, GFP_KERNEL); + if (!skb) { + ret = -ENOMEM; + goto err_out; + } + + /* create the message headers */ + msg_header = genlmsg_put(skb, 0, 0, &nlrtw_genl_family, 0, NLRTW_CMD_RADAR_EVENT); + if (!msg_header) { + ret = -ENOMEM; + goto err_out; + } + + /* add attributes */ + ret = nla_put_string(skb, NLRTW_ATTR_WIPHY_NAME, wiphy_name(wiphy)); + if (ret) + goto err_out; + + ret = nla_put_u8(skb, NLRTW_ATTR_RADAR_EVENT, (uint8_t)evt_type); + if (ret != 0) + goto err_out; + + ret = nla_put_u8(skb, NLRTW_ATTR_CHANNEL_CENTER, cch); + if (ret != 0) + goto err_out; + + ret = nla_put_u8(skb, NLRTW_ATTR_CHANNEL_WIDTH, bw); + if (ret != 0) + goto err_out; + + /* finalize the message */ + genlmsg_end(skb, msg_header); + + ret = nlrtw_multicast(&nlrtw_genl_family, skb, 0, NLRTW_MCGRP_DEFAULT, GFP_KERNEL); + if (ret == -ESRCH) { + RTW_DBG(FUNC_WIPHY_FMT" return -ESRCH(No such process)." + " Maybe no process waits for this msg\n", FUNC_WIPHY_ARG(wiphy)); + return ret; + } else if (ret != 0) { + RTW_WARN(FUNC_WIPHY_FMT" return %d\n", FUNC_WIPHY_ARG(wiphy), ret); + return ret; + } + + return 0; + +err_out: + if (skb) + nlmsg_free(skb); + return ret; +} + +int rtw_nlrtw_radar_detect_event(_adapter *adapter, u8 cch, u8 bw) +{ + return _rtw_nlrtw_radar_event(adapter, NLRTW_RADAR_DETECTED, cch, bw); +} + +int rtw_nlrtw_cac_finish_event(_adapter *adapter, u8 cch, u8 bw) +{ + return _rtw_nlrtw_radar_event(adapter, NLRTW_RADAR_CAC_FINISHED, cch, bw); +} + +int rtw_nlrtw_cac_abort_event(_adapter *adapter, u8 cch, u8 bw) +{ + return _rtw_nlrtw_radar_event(adapter, NLRTW_RADAR_CAC_ABORTED, cch, bw); +} + +int rtw_nlrtw_nop_finish_event(_adapter *adapter, u8 cch, u8 bw) +{ + return _rtw_nlrtw_radar_event(adapter, NLRTW_RADAR_NOP_FINISHED, cch, bw); +} + +int rtw_nlrtw_nop_start_event(_adapter *adapter, u8 cch, u8 bw) +{ + return _rtw_nlrtw_radar_event(adapter, NLRTW_RADAR_NOP_STARTED, cch, bw); +} +#endif /* CONFIG_DFS_MASTER */ + +int rtw_nlrtw_radio_opmode_notify(struct rf_ctl_t *rfctl) +{ + struct dvobj_priv *dvobj = rfctl_to_dvobj(rfctl); + _adapter *iface; + struct sk_buff *skb = NULL; + void *msg_header = NULL; + struct nlattr *nl_if_opmodes, *nl_if_opmode; + struct wiphy *wiphy; + u16 op_txpwr_max_u16; + u8 i; + int ret; + + wiphy = dvobj_to_wiphy(dvobj); + if (!wiphy) { + ret = -EINVAL; + goto err_out; + } + + /* allocate memory */ + skb = nlmsg_new(NLMSG_DEFAULT_SIZE, GFP_KERNEL); + if (!skb) { + ret = -ENOMEM; + goto err_out; + } + + /* create the message headers */ + msg_header = genlmsg_put(skb, 0, 0, &nlrtw_genl_family, 0, NLRTW_CMD_RADIO_OPMODE); + if (!msg_header) { + ret = -ENOBUFS; + goto err_out; + } + + /* add attributes */ + ret = nla_put_string(skb, NLRTW_ATTR_WIPHY_NAME, wiphy_name(wiphy)); + if (ret) + goto err_out; + + ret = nla_put_u8(skb, NLRTW_ATTR_OP_CLASS, rfctl->op_class); + if (ret != 0) + goto err_out; + + ret = nla_put_u8(skb, NLRTW_ATTR_OP_CHANNEL, rfctl->op_ch); + if (ret != 0) + goto err_out; + + *((s16 *)&op_txpwr_max_u16) = rfctl->op_txpwr_max; + ret = nla_put_u16(skb, NLRTW_ATTR_OP_TXPWR_MAX, op_txpwr_max_u16); + if (ret != 0) + goto err_out; + + if (0) + RTW_INFO("radio: %u,%u %d\n", rfctl->op_class, rfctl->op_ch, rfctl->op_txpwr_max); + + nl_if_opmodes = nla_nest_start(skb, NLRTW_ATTR_IF_OPMODES); + if (!nl_if_opmodes) { + ret = -ENOBUFS; + goto err_out; + } + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!dvobj->padapters[i]) + continue; + iface = dvobj->padapters[i]; + + if (!rfctl->if_op_class[i] || !rfctl->if_op_ch[i]) + continue; + + if (0) + RTW_INFO(ADPT_FMT": %u,%u\n", ADPT_ARG(iface), rfctl->if_op_class[i], rfctl->if_op_ch[i]); + + nl_if_opmode = nla_nest_start(skb, i + 1); + if (!nl_if_opmode) { + ret = -ENOBUFS; + goto err_out; + } + + ret = nla_put(skb, NLRTW_IF_OPMODE_MACADDR, ETH_ALEN, adapter_mac_addr(iface)); + if (ret != 0) + goto err_out; + + ret = nla_put_u8(skb, NLRTW_IF_OPMODE_OP_CLASS, rfctl->if_op_class[i]); + if (ret != 0) + goto err_out; + + ret = nla_put_u8(skb, NLRTW_IF_OPMODE_OP_CHANNEL, rfctl->if_op_ch[i]); + if (ret != 0) + goto err_out; + + nla_nest_end(skb, nl_if_opmode); + } + + nla_nest_end(skb, nl_if_opmodes); + + /* finalize the message */ + genlmsg_end(skb, msg_header); + + ret = nlrtw_multicast(&nlrtw_genl_family, skb, 0, NLRTW_MCGRP_DEFAULT, GFP_KERNEL); + if (ret == -ESRCH) { + RTW_DBG(FUNC_WIPHY_FMT" return -ESRCH(No such process)." + " Maybe no process waits for this msg\n", FUNC_WIPHY_ARG(wiphy)); + return ret; + } else if (ret != 0) { + RTW_WARN(FUNC_WIPHY_FMT" return %d\n", FUNC_WIPHY_ARG(wiphy), ret); + return ret; + } + + return 0; + +err_out: + if (skb) + nlmsg_free(skb); + return ret; +} + +int rtw_nlrtw_init(void) +{ + int err; + +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 13, 0) + err = genl_register_family(&nlrtw_genl_family); + if (err) + return err; +#else + err = genl_register_family_with_ops(&nlrtw_genl_family, nlrtw_genl_ops, ARRAY_SIZE(nlrtw_genl_ops)); + if (err) + return err; + + err = genl_register_mc_group(&nlrtw_genl_family, &nlrtw_genl_mcgrp[0]); + if (err) { + genl_unregister_family(&nlrtw_genl_family); + return err; + } +#endif + RTW_INFO("[%s] %s\n", __func__, nlrtw_genl_family.name); + return 0; +} + +int rtw_nlrtw_deinit(void) +{ + int err; + + err = genl_unregister_family(&nlrtw_genl_family); + RTW_INFO("[%s] err = %d\n", __func__, err); + + return err; +} +#endif /* CONFIG_RTW_NLRTW */ diff --git a/os_dep/linux/nlrtw.h b/os_dep/linux/nlrtw.h new file mode 100644 index 0000000..374002a --- /dev/null +++ b/os_dep/linux/nlrtw.h @@ -0,0 +1,48 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2020 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_NLRTW_H_ +#define __RTW_NLRTW_H_ + +#ifdef CONFIG_RTW_NLRTW +int rtw_nlrtw_init(void); +int rtw_nlrtw_deinit(void); +int rtw_nlrtw_ch_util_rpt(_adapter *adapter, u8 n_rpts, u8 *val, u8 **mac_addr); +int rtw_nlrtw_reg_change_event(_adapter *adapter); +int rtw_nlrtw_reg_beacon_hint_event(_adapter *adapter); +int rtw_nlrtw_radio_opmode_notify(struct rf_ctl_t *rfctl); +#else +static inline int rtw_nlrtw_init(void) {return _FAIL;} +static inline int rtw_nlrtw_deinit(void) {return _FAIL;} +static inline int rtw_nlrtw_ch_util_rpt(_adapter *adapter, u8 n_rpts, u8 *val, u8 **mac_addr) {return _FAIL;} +static inline int rtw_nlrtw_reg_change_event(_adapter *adapter) {return _FAIL;} +static inline int rtw_nlrtw_reg_beacon_hint_event(_adapter *adapter) {return _FAIL;} +static inline int rtw_nlrtw_radio_opmode_notify(struct rf_ctl_t *rfctl) {return _FAIL;} +#endif /* CONFIG_RTW_NLRTW */ + +#if defined(CONFIG_RTW_NLRTW) && defined(CONFIG_DFS_MASTER) +int rtw_nlrtw_radar_detect_event(_adapter *adapter, u8 cch, u8 bw); +int rtw_nlrtw_cac_finish_event(_adapter *adapter, u8 cch, u8 bw); +int rtw_nlrtw_cac_abort_event(_adapter *adapter, u8 cch, u8 bw); +int rtw_nlrtw_nop_finish_event(_adapter *adapter, u8 cch, u8 bw); +int rtw_nlrtw_nop_start_event(_adapter *adapter, u8 cch, u8 bw); +#else +static inline int rtw_nlrtw_radar_detect_event(_adapter *adapter, u8 cch, u8 bw) {return _FAIL;} +static inline int rtw_nlrtw_cac_finish_event(_adapter *adapter, u8 cch, u8 bw) {return _FAIL;} +static inline int rtw_nlrtw_cac_abort_event(_adapter *adapter, u8 cch, u8 bw) {return _FAIL;} +static inline int rtw_nlrtw_nop_finish_event(_adapter *adapter, u8 cch, u8 bw) {return _FAIL;} +static inline int rtw_nlrtw_nop_start_event(_adapter *adapter, u8 cch, u8 bw) {return _FAIL;} +#endif /* defined(CONFIG_RTW_NLRTW) && defined(CONFIG_DFS_MASTER) */ + +#endif /* __RTW_NLRTW_H_ */ diff --git a/os_dep/linux/os_intfs.c b/os_dep/linux/os_intfs.c new file mode 100644 index 0000000..65a5c91 --- /dev/null +++ b/os_dep/linux/os_intfs.c @@ -0,0 +1,5757 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _OS_INTFS_C_ + +#include +#include + +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("Realtek Wireless Lan Driver"); +MODULE_AUTHOR("Realtek Semiconductor Corp."); +MODULE_VERSION(DRIVERVERSION); + +/* module param defaults */ +int rtw_chip_version = 0x00; +int rtw_rfintfs = HWPI; +int rtw_lbkmode = 0;/* RTL8712_AIR_TRX; */ +#ifdef DBG_LA_MODE +int rtw_la_mode_en=0; +module_param(rtw_la_mode_en, int, 0644); +#endif +int rtw_network_mode = Ndis802_11IBSS;/* Ndis802_11Infrastructure; */ /* infra, ad-hoc, auto */ +/* NDIS_802_11_SSID ssid; */ +int rtw_channel = 1;/* ad-hoc support requirement */ +int rtw_wireless_mode = WIRELESS_MODE_MAX; +module_param(rtw_wireless_mode, int, 0644); +int rtw_vrtl_carrier_sense = AUTO_VCS; +int rtw_vcs_type = RTS_CTS; +int rtw_rts_thresh = 2347; +int rtw_frag_thresh = 2346; +int rtw_preamble = PREAMBLE_LONG;/* long, short, auto */ +int rtw_scan_mode = 1;/* active, passive */ +/* int smart_ps = 1; */ +#ifdef CONFIG_POWER_SAVING + /* IPS configuration */ + int rtw_ips_mode = RTW_IPS_MODE; + + /* LPS configuration */ +/* RTW_LPS_MODE=0:disable, 1:LPS , 2:LPS with clock gating, 3: power gating */ +#if (RTW_LPS_MODE > 0) + int rtw_power_mgnt = PS_MODE_MAX; + + #ifdef CONFIG_USB_HCI + int rtw_lps_level = LPS_NORMAL; /*USB default LPS level*/ + #else /*SDIO,PCIE*/ + int rtw_lps_level = (RTW_LPS_MODE - 1); + #endif/*CONFIG_USB_HCI*/ +#else + int rtw_power_mgnt = PS_MODE_ACTIVE; + int rtw_lps_level = LPS_NORMAL; +#endif + + int rtw_lps_chk_by_tp = 1; + + /* WOW LPS configuration */ +#ifdef CONFIG_WOWLAN +/* RTW_WOW_LPS_MODE=0:disable, 1:LPS , 2:LPS with clock gating, 3: power gating */ +#if (RTW_WOW_LPS_MODE > 0) + int rtw_wow_power_mgnt = PS_MODE_MAX; + int rtw_wow_lps_level = (RTW_WOW_LPS_MODE - 1); +#else + int rtw_wow_power_mgnt = PS_MODE_ACTIVE; + int rtw_wow_lps_level = LPS_NORMAL; +#endif +#endif /* CONFIG_WOWLAN */ + +#else /* !CONFIG_POWER_SAVING */ + int rtw_ips_mode = IPS_NONE; + int rtw_power_mgnt = PS_MODE_ACTIVE; + int rtw_lps_level = LPS_NORMAL; + int rtw_lps_chk_by_tp = 0; +#ifdef CONFIG_WOWLAN + int rtw_wow_power_mgnt = PS_MODE_ACTIVE; + int rtw_wow_lps_level = LPS_NORMAL; +#endif /* CONFIG_WOWLAN */ +#endif /* CONFIG_POWER_SAVING */ + +#ifdef CONFIG_NARROWBAND_SUPPORTING +int rtw_nb_config = CONFIG_NB_VALUE; +module_param(rtw_nb_config, int, 0644); +MODULE_PARM_DESC(rtw_nb_config, "5M/10M/Normal bandwidth configuration"); +#endif + +module_param(rtw_ips_mode, int, 0644); +MODULE_PARM_DESC(rtw_ips_mode, "The default IPS mode"); + +module_param(rtw_lps_level, int, 0644); +MODULE_PARM_DESC(rtw_lps_level, "The default LPS level"); + +#ifdef CONFIG_LPS_1T1R +int rtw_lps_1t1r = RTW_LPS_1T1R; +module_param(rtw_lps_1t1r, int, 0644); +MODULE_PARM_DESC(rtw_lps_1t1r, "The default LPS 1T1R setting"); +#endif + +module_param(rtw_lps_chk_by_tp, int, 0644); + +#ifdef CONFIG_WOWLAN +module_param(rtw_wow_power_mgnt, int, 0644); +MODULE_PARM_DESC(rtw_wow_power_mgnt, "The default WOW LPS mode"); +module_param(rtw_wow_lps_level, int, 0644); +MODULE_PARM_DESC(rtw_wow_lps_level, "The default WOW LPS level"); +#ifdef CONFIG_LPS_1T1R +int rtw_wow_lps_1t1r = RTW_WOW_LPS_1T1R; +module_param(rtw_wow_lps_1t1r, int, 0644); +MODULE_PARM_DESC(rtw_wow_lps_1t1r, "The default WOW LPS 1T1R setting"); +#endif +#endif /* CONFIG_WOWLAN */ + +/* LPS: + * rtw_smart_ps = 0 => TX: pwr bit = 1, RX: PS_Poll + * rtw_smart_ps = 1 => TX: pwr bit = 0, RX: PS_Poll + * rtw_smart_ps = 2 => TX: pwr bit = 0, RX: NullData with pwr bit = 0 +*/ +int rtw_smart_ps = 2; + +int rtw_max_bss_cnt = 0; +module_param(rtw_max_bss_cnt, int, 0644); +#ifdef CONFIG_WMMPS_STA +/* WMMPS: + * rtw_smart_ps = 0 => Only for fw test + * rtw_smart_ps = 1 => Refer to Beacon's TIM Bitmap + * rtw_smart_ps = 2 => Don't refer to Beacon's TIM Bitmap +*/ +int rtw_wmm_smart_ps = 2; +#endif /* CONFIG_WMMPS_STA */ + +int rtw_check_fw_ps = 1; + +#ifdef CONFIG_TX_EARLY_MODE +int rtw_early_mode = 1; +#endif + +int rtw_usb_rxagg_mode = 2;/* RX_AGG_DMA=1, RX_AGG_USB=2 */ +module_param(rtw_usb_rxagg_mode, int, 0644); + +int rtw_dynamic_agg_enable = 1; +module_param(rtw_dynamic_agg_enable, int, 0644); + +/* set log level when inserting driver module, default log level is _DRV_INFO_ = 4, +* please refer to "How_to_set_driver_debug_log_level.doc" to set the available level. +*/ +#ifdef CONFIG_RTW_DEBUG +#ifdef RTW_LOG_LEVEL + uint rtw_drv_log_level = (uint)RTW_LOG_LEVEL; /* from Makefile */ +#else + uint rtw_drv_log_level = _DRV_INFO_; +#endif +module_param(rtw_drv_log_level, uint, 0644); +MODULE_PARM_DESC(rtw_drv_log_level, "set log level when insert driver module, default log level is _DRV_INFO_ = 4"); +#endif +int rtw_radio_enable = 1; +int rtw_long_retry_lmt = 7; +int rtw_short_retry_lmt = 7; +int rtw_busy_thresh = 40; +/* int qos_enable = 0; */ /* * */ +int rtw_ack_policy = NORMAL_ACK; + +int rtw_mp_mode = 0; + +#if defined(CONFIG_MP_INCLUDED) && defined(CONFIG_RTW_CUSTOMER_STR) +uint rtw_mp_customer_str = 0; +module_param(rtw_mp_customer_str, uint, 0644); +MODULE_PARM_DESC(rtw_mp_customer_str, "Whether or not to enable customer str support on MP mode"); +#endif + +int rtw_software_encrypt = 0; +int rtw_software_decrypt = 0; + +int rtw_acm_method = 0;/* 0:By SW 1:By HW. */ + +int rtw_wmm_enable = 1;/* default is set to enable the wmm. */ + +#ifdef CONFIG_WMMPS_STA +/* uapsd (unscheduled automatic power-save delivery) = a kind of wmmps */ +/* 0: NO_LIMIT, 1: TWO_MSDU, 2: FOUR_MSDU, 3: SIX_MSDU */ +int rtw_uapsd_max_sp = NO_LIMIT; +/* BIT0: AC_VO UAPSD, BIT1: AC_VI UAPSD, BIT2: AC_BK UAPSD, BIT3: AC_BE UAPSD */ +int rtw_uapsd_ac_enable = 0x0; +#endif /* CONFIG_WMMPS_STA */ + +#if defined(CONFIG_RTL8814A) + int rtw_pwrtrim_enable = 2; /* disable kfree , rename to power trim disable */ +#elif defined(CONFIG_RTL8821C) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8822C) + /*PHYDM API, must enable by default*/ + int rtw_pwrtrim_enable = 1; +#else + int rtw_pwrtrim_enable = 0; /* Default Enalbe power trim by efuse config */ +#endif + +#if CONFIG_TX_AC_LIFETIME +uint rtw_tx_aclt_flags = CONFIG_TX_ACLT_FLAGS; +module_param(rtw_tx_aclt_flags, uint, 0644); +MODULE_PARM_DESC(rtw_tx_aclt_flags, "device TX AC queue packet lifetime control flags"); + +static uint rtw_tx_aclt_conf_default[3] = CONFIG_TX_ACLT_CONF_DEFAULT; +static uint rtw_tx_aclt_conf_default_num = 0; +module_param_array(rtw_tx_aclt_conf_default, uint, &rtw_tx_aclt_conf_default_num, 0644); +MODULE_PARM_DESC(rtw_tx_aclt_conf_default, "device TX AC queue lifetime config for default status"); + +#ifdef CONFIG_AP_MODE +#if CONFIG_RTW_AP_DATA_BMC_TO_UC +static uint rtw_tx_aclt_conf_ap_m2u[3] = CONFIG_TX_ACLT_CONF_AP_M2U; +static uint rtw_tx_aclt_conf_ap_m2u_num = 0; +module_param_array(rtw_tx_aclt_conf_ap_m2u, uint, &rtw_tx_aclt_conf_ap_m2u_num, 0644); +MODULE_PARM_DESC(rtw_tx_aclt_conf_ap_m2u, "device TX AC queue lifetime config for AP mode M2U status"); +#endif +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_RTW_MESH +static uint rtw_tx_aclt_conf_mesh[3] = CONFIG_TX_ACLT_CONF_MESH; +static uint rtw_tx_aclt_conf_mesh_num = 0; +module_param_array(rtw_tx_aclt_conf_mesh, uint, &rtw_tx_aclt_conf_mesh_num, 0644); +MODULE_PARM_DESC(rtw_tx_aclt_conf_mesh, "device TX AC queue lifetime config for MESH status"); +#endif +#endif /* CONFIG_TX_AC_LIFETIME */ + +uint rtw_tx_bw_mode = 0x21; +module_param(rtw_tx_bw_mode, uint, 0644); +MODULE_PARM_DESC(rtw_tx_bw_mode, "The max tx bw for 2.4G and 5G. format is the same as rtw_bw_mode"); + +#ifdef CONFIG_FW_HANDLE_TXBCN +uint rtw_tbtt_rpt = 0; /*ROOT AP - BIT0, VAP1 - BIT1, VAP2 - BIT2, VAP3 - VAP3, FW report TBTT INT by C2H*/ +module_param(rtw_tbtt_rpt, uint, 0644); +#endif + +#ifdef CONFIG_80211N_HT +int rtw_ht_enable = 1; +/* 0: 20 MHz, 1: 40 MHz, 2: 80 MHz, 3: 160MHz, 4: 80+80MHz +* 2.4G use bit 0 ~ 3, 5G use bit 4 ~ 7 +* 0x21 means enable 2.4G 40MHz & 5G 80MHz */ +#ifdef CONFIG_RTW_CUSTOMIZE_BWMODE +int rtw_bw_mode = CONFIG_RTW_CUSTOMIZE_BWMODE; +#else +int rtw_bw_mode = 0x21; +#endif +int rtw_ampdu_enable = 1;/* for enable tx_ampdu , */ /* 0: disable, 0x1:enable */ +int rtw_rx_stbc = 1;/* 0: disable, bit(0):enable 2.4g, bit(1):enable 5g, default is set to enable 2.4GHZ for IOT issue with bufflao's AP at 5GHZ */ +#if (defined(CONFIG_RTL8814A) || defined(CONFIG_RTL8814B) || defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8822C)) && defined(CONFIG_PCI_HCI) +int rtw_rx_ampdu_amsdu = 2;/* 0: disabled, 1:enabled, 2:auto . There is an IOT issu with DLINK DIR-629 when the flag turn on */ +#elif ((defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8822C)) && defined(CONFIG_SDIO_HCI)) +int rtw_rx_ampdu_amsdu = 1; +#else +int rtw_rx_ampdu_amsdu;/* 0: disabled, 1:enabled, 2:auto . There is an IOT issu with DLINK DIR-629 when the flag turn on */ +#endif +/* +* 2: Follow the AMSDU filed in ADDBA Resp. (Deault) +* 0: Force the AMSDU filed in ADDBA Resp. to be disabled. +* 1: Force the AMSDU filed in ADDBA Resp. to be enabled. +*/ +int rtw_tx_ampdu_amsdu = 2; + +int rtw_quick_addba_req = 0; + +static uint rtw_rx_ampdu_sz_limit_1ss[4] = CONFIG_RTW_RX_AMPDU_SZ_LIMIT_1SS; +static uint rtw_rx_ampdu_sz_limit_1ss_num = 0; +module_param_array(rtw_rx_ampdu_sz_limit_1ss, uint, &rtw_rx_ampdu_sz_limit_1ss_num, 0644); +MODULE_PARM_DESC(rtw_rx_ampdu_sz_limit_1ss, "RX AMPDU size limit for 1SS link of each BW, 0xFF: no limitation"); + +static uint rtw_rx_ampdu_sz_limit_2ss[4] = CONFIG_RTW_RX_AMPDU_SZ_LIMIT_2SS; +static uint rtw_rx_ampdu_sz_limit_2ss_num = 0; +module_param_array(rtw_rx_ampdu_sz_limit_2ss, uint, &rtw_rx_ampdu_sz_limit_2ss_num, 0644); +MODULE_PARM_DESC(rtw_rx_ampdu_sz_limit_2ss, "RX AMPDU size limit for 2SS link of each BW, 0xFF: no limitation"); + +static uint rtw_rx_ampdu_sz_limit_3ss[4] = CONFIG_RTW_RX_AMPDU_SZ_LIMIT_3SS; +static uint rtw_rx_ampdu_sz_limit_3ss_num = 0; +module_param_array(rtw_rx_ampdu_sz_limit_3ss, uint, &rtw_rx_ampdu_sz_limit_3ss_num, 0644); +MODULE_PARM_DESC(rtw_rx_ampdu_sz_limit_3ss, "RX AMPDU size limit for 3SS link of each BW, 0xFF: no limitation"); + +static uint rtw_rx_ampdu_sz_limit_4ss[4] = CONFIG_RTW_RX_AMPDU_SZ_LIMIT_4SS; +static uint rtw_rx_ampdu_sz_limit_4ss_num = 0; +module_param_array(rtw_rx_ampdu_sz_limit_4ss, uint, &rtw_rx_ampdu_sz_limit_4ss_num, 0644); +MODULE_PARM_DESC(rtw_rx_ampdu_sz_limit_4ss, "RX AMPDU size limit for 4SS link of each BW, 0xFF: no limitation"); + +/* Short GI support Bit Map +* BIT0 - 20MHz, 0: non-support, 1: support +* BIT1 - 40MHz, 0: non-support, 1: support +* BIT2 - 80MHz, 0: non-support, 1: support +* BIT3 - 160MHz, 0: non-support, 1: support */ +int rtw_short_gi = 0xf; +/* BIT0: Enable VHT LDPC Rx, BIT1: Enable VHT LDPC Tx, BIT4: Enable HT LDPC Rx, BIT5: Enable HT LDPC Tx */ +int rtw_ldpc_cap = 0x33; +/* BIT0: Enable VHT STBC Rx, BIT1: Enable VHT STBC Tx, BIT4: Enable HT STBC Rx, BIT5: Enable HT STBC Tx */ +#ifdef CONFIG_RTL8192F +int rtw_stbc_cap = 0x30; +#else +int rtw_stbc_cap = 0x13; +#endif +module_param(rtw_stbc_cap, int, 0644); +/* +* BIT0: Enable VHT SU Beamformer +* BIT1: Enable VHT SU Beamformee +* BIT2: Enable VHT MU Beamformer, depend on VHT SU Beamformer +* BIT3: Enable VHT MU Beamformee, depend on VHT SU Beamformee +* BIT4: Enable HT Beamformer +* BIT5: Enable HT Beamformee +*/ +int rtw_beamform_cap = BIT(1) | BIT(3); +int rtw_bfer_rf_number = 0; /*BeamformerCapRfNum Rf path number, 0 for auto, others for manual*/ +int rtw_bfee_rf_number = 0; /*BeamformeeCapRfNum Rf path number, 0 for auto, others for manual*/ + +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_80211AC_VHT +int rtw_vht_enable = 1; /* 0:disable, 1:enable, 2:force auto enable */ +module_param(rtw_vht_enable, int, 0644); + +int rtw_vht_24g_enable = 1; /* 0:disable, 1:enable */ +module_param(rtw_vht_24g_enable, int, 0644); + +int rtw_ampdu_factor = 7; + +uint rtw_vht_rx_mcs_map = 0xaaaa; +module_param(rtw_vht_rx_mcs_map, uint, 0644); +MODULE_PARM_DESC(rtw_vht_rx_mcs_map, "VHT RX MCS map"); +#endif /* CONFIG_80211AC_VHT */ + + +/* 0: not check in watch dog, 1: check in watch dog */ +int rtw_check_hw_status = 0; + +int rtw_low_power = 0; +int rtw_wifi_spec = 0; + + +int rtw_trx_path_bmp = 0x00; +module_param(rtw_trx_path_bmp, int, 0644); /* [7:4]TX path bmp, [0:3]RX path bmp, 0: not specified */ + +#ifdef CONFIG_SPECIAL_RF_PATH /* configure Nss/xTxR IC to 1ss/1T1R */ +int rtw_tx_path_lmt = 1; +int rtw_rx_path_lmt = 1; +int rtw_tx_nss = 1; +int rtw_rx_nss = 1; +#elif defined(CONFIG_CUSTOMER01_SMART_ANTENNA) +int rtw_tx_path_lmt = 2; +int rtw_rx_path_lmt = 2; +int rtw_tx_nss = 1; +int rtw_rx_nss = 1; +#else +int rtw_tx_path_lmt = 0; +int rtw_rx_path_lmt = 0; +int rtw_tx_nss = 0; +int rtw_rx_nss = 0; +#endif +module_param(rtw_tx_path_lmt, int, 0644); /* limit of TX path number, 0: not specified */ +module_param(rtw_rx_path_lmt, int, 0644); /* limit of RX path number, 0: not specified */ +module_param(rtw_tx_nss, int, 0644); +module_param(rtw_rx_nss, int, 0644); + +#ifdef CONFIG_REGD_SRC_FROM_OS +static uint rtw_regd_src = CONFIG_RTW_REGD_SRC; +module_param(rtw_regd_src, uint, 0644); +MODULE_PARM_DESC(rtw_regd_src, "The default regd source selection, 0:Realtek defined, 1: OS"); +#endif + +char rtw_country_unspecified[] = {0xFF, 0xFF, 0x00}; +char *rtw_country_code = rtw_country_unspecified; +module_param(rtw_country_code, charp, 0644); +MODULE_PARM_DESC(rtw_country_code, "The default country code (in alpha2)"); + +int rtw_channel_plan = CONFIG_RTW_CHPLAN; +module_param(rtw_channel_plan, int, 0644); +MODULE_PARM_DESC(rtw_channel_plan, "The default chplan ID when rtw_alpha2 is not specified or valid"); + +static uint rtw_excl_chs[MAX_CHANNEL_NUM] = CONFIG_RTW_EXCL_CHS; +static int rtw_excl_chs_num = 0; +module_param_array(rtw_excl_chs, uint, &rtw_excl_chs_num, 0644); +MODULE_PARM_DESC(rtw_excl_chs, "exclusive channel array"); + +/*if concurrent softap + p2p(GO) is needed, this param lets p2p response full channel list. +But Softap must be SHUT DOWN once P2P decide to set up connection and become a GO.*/ +#ifdef CONFIG_FULL_CH_IN_P2P_HANDSHAKE + int rtw_full_ch_in_p2p_handshake = 1; /* reply full channel list*/ +#else + int rtw_full_ch_in_p2p_handshake = 0; /* reply only softap channel*/ +#endif + +#ifdef CONFIG_BT_COEXIST +int rtw_btcoex_enable = 2; +module_param(rtw_btcoex_enable, int, 0644); +MODULE_PARM_DESC(rtw_btcoex_enable, "BT co-existence on/off, 0:off, 1:on, 2:by efuse"); + +int rtw_ant_num = 0; +module_param(rtw_ant_num, int, 0644); +MODULE_PARM_DESC(rtw_ant_num, "Antenna number setting, 0:by efuse"); + +int rtw_bt_iso = 2;/* 0:Low, 1:High, 2:From Efuse */ +int rtw_bt_sco = 3;/* 0:Idle, 1:None-SCO, 2:SCO, 3:From Counter, 4.Busy, 5.OtherBusy */ +int rtw_bt_ampdu = 1 ; /* 0:Disable BT control A-MPDU, 1:Enable BT control A-MPDU. */ +#endif /* CONFIG_BT_COEXIST */ + +int rtw_AcceptAddbaReq = _TRUE;/* 0:Reject AP's Add BA req, 1:Accept AP's Add BA req. */ + +int rtw_antdiv_cfg = 2; /* 0:OFF , 1:ON, 2:decide by Efuse config */ +int rtw_antdiv_type = 0 + ; /* 0:decide by efuse 1: for 88EE, 1Tx and 1RxCG are diversity.(2 Ant with SPDT), 2: for 88EE, 1Tx and 2Rx are diversity.( 2 Ant, Tx and RxCG are both on aux port, RxCS is on main port ), 3: for 88EE, 1Tx and 1RxCG are fixed.(1Ant, Tx and RxCG are both on aux port) */ + +int rtw_drv_ant_band_switch = 1; /* 0:OFF , 1:ON, Driver control antenna band switch*/ + +int rtw_single_ant_path; /*0:main ant , 1:aux ant , Fixed single antenna path, default main ant*/ + +/* 0: doesn't switch, 1: switch from usb2.0 to usb 3.0 2: switch from usb3.0 to usb 2.0 */ +int rtw_switch_usb_mode = 0; + +#ifdef CONFIG_USB_AUTOSUSPEND +int rtw_enusbss = 1;/* 0:disable,1:enable */ +#else +int rtw_enusbss = 0;/* 0:disable,1:enable */ +#endif + +int rtw_hwpdn_mode = 2; /* 0:disable,1:enable,2: by EFUSE config */ + +#ifdef CONFIG_HW_PWRP_DETECTION +int rtw_hwpwrp_detect = 1; +#else +int rtw_hwpwrp_detect = 0; /* HW power ping detect 0:disable , 1:enable */ +#endif + +#ifdef CONFIG_USB_HCI +int rtw_hw_wps_pbc = 1; +#else +int rtw_hw_wps_pbc = 0; +#endif + +#ifdef CONFIG_80211D +int rtw_80211d = 0; +#endif + +#ifdef CONFIG_PCI_ASPM +/* CLK_REQ:BIT0 L0s:BIT1 ASPM_L1:BIT2 L1Off:BIT3*/ +int rtw_pci_aspm_enable = 0x5; +#else +int rtw_pci_aspm_enable; +#endif + +/* + * BIT [15:12] mask of ps mode + * BIT [11:8] val of ps mode + * BIT [7:4] mask of perf mode + * BIT [3:0] val of perf mode + * + * L0s:BIT[+0] L1:BIT[+1] + * + * 0x0030: change value only if perf mode + * 0x3300: change value only if ps mode + * 0x3330: change value in both perf and ps mode + */ +#ifdef CONFIG_PCI_DYNAMIC_ASPM +#ifdef CONFIG_PCI_ASPM +int rtw_pci_dynamic_aspm_linkctrl = 0x3330; +#else +int rtw_pci_dynamic_aspm_linkctrl = 0x0030; +#endif +#else +int rtw_pci_dynamic_aspm_linkctrl = 0x0000; +#endif +module_param(rtw_pci_dynamic_aspm_linkctrl, int, 0644); + +#ifdef CONFIG_QOS_OPTIMIZATION +int rtw_qos_opt_enable = 1; /* 0: disable,1:enable */ +#else +int rtw_qos_opt_enable = 0; /* 0: disable,1:enable */ +#endif +module_param(rtw_qos_opt_enable, int, 0644); + +#ifdef CONFIG_RTW_ACS +int rtw_acs_auto_scan = 0; /*0:disable, 1:enable*/ +module_param(rtw_acs_auto_scan, int, 0644); + +int rtw_acs = 1; +module_param(rtw_acs, int, 0644); +#endif + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR +int rtw_nm = 1;/*noise monitor*/ +module_param(rtw_nm, int, 0644); +#endif + +char *ifname = "wlan%d"; +module_param(ifname, charp, 0644); +MODULE_PARM_DESC(ifname, "The default name to allocate for first interface"); + +#ifdef CONFIG_PLATFORM_ANDROID + char *if2name = "p2p%d"; +#else /* CONFIG_PLATFORM_ANDROID */ + char *if2name = "wlan%d"; +#endif /* CONFIG_PLATFORM_ANDROID */ +module_param(if2name, charp, 0644); +MODULE_PARM_DESC(if2name, "The default name to allocate for second interface"); + +char *rtw_initmac = 0; /* temp mac address if users want to use instead of the mac address in Efuse */ + +#ifdef CONFIG_CONCURRENT_MODE + + #if (CONFIG_IFACE_NUMBER > 2) + int rtw_virtual_iface_num = CONFIG_IFACE_NUMBER - 1; + module_param(rtw_virtual_iface_num, int, 0644); + #else + int rtw_virtual_iface_num = 1; + #endif + +#ifdef CONFIG_P2P + + #ifdef CONFIG_SEL_P2P_IFACE + int rtw_sel_p2p_iface = CONFIG_SEL_P2P_IFACE; + #else + int rtw_sel_p2p_iface = IFACE_ID1; + #endif + + module_param(rtw_sel_p2p_iface, int, 0644); + +#endif + +#endif + +#ifdef CONFIG_AP_MODE +u8 rtw_bmc_tx_rate = MGN_UNKNOWN; + +#if CONFIG_RTW_AP_DATA_BMC_TO_UC +int rtw_ap_src_b2u_flags = CONFIG_RTW_AP_SRC_B2U_FLAGS; +module_param(rtw_ap_src_b2u_flags, int, 0644); + +int rtw_ap_fwd_b2u_flags = CONFIG_RTW_AP_FWD_B2U_FLAGS; +module_param(rtw_ap_fwd_b2u_flags, int, 0644); +#endif /* CONFIG_RTW_AP_DATA_BMC_TO_UC */ +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_RTW_MESH +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC +int rtw_msrc_b2u_flags = CONFIG_RTW_MSRC_B2U_FLAGS; +module_param(rtw_msrc_b2u_flags, int, 0644); + +int rtw_mfwd_b2u_flags = CONFIG_RTW_MFWD_B2U_FLAGS; +module_param(rtw_mfwd_b2u_flags, int, 0644); +#endif /* CONFIG_RTW_MESH_DATA_BMC_TO_UC */ +#endif /* CONFIG_RTW_MESH */ + +#ifdef RTW_WOW_STA_MIX +int rtw_wowlan_sta_mix_mode = 1; +#else +int rtw_wowlan_sta_mix_mode = 0; +#endif +module_param(rtw_wowlan_sta_mix_mode, int, 0644); +module_param(rtw_pwrtrim_enable, int, 0644); +module_param(rtw_initmac, charp, 0644); +module_param(rtw_chip_version, int, 0644); +module_param(rtw_rfintfs, int, 0644); +module_param(rtw_lbkmode, int, 0644); +module_param(rtw_network_mode, int, 0644); +module_param(rtw_channel, int, 0644); +module_param(rtw_mp_mode, int, 0644); +module_param(rtw_wmm_enable, int, 0644); +#ifdef CONFIG_WMMPS_STA +module_param(rtw_uapsd_max_sp, int, 0644); +module_param(rtw_uapsd_ac_enable, int, 0644); +module_param(rtw_wmm_smart_ps, int, 0644); +#endif /* CONFIG_WMMPS_STA */ +module_param(rtw_vrtl_carrier_sense, int, 0644); +module_param(rtw_vcs_type, int, 0644); +module_param(rtw_busy_thresh, int, 0644); + +#ifdef CONFIG_80211N_HT +module_param(rtw_ht_enable, int, 0644); +module_param(rtw_bw_mode, int, 0644); +module_param(rtw_ampdu_enable, int, 0644); +module_param(rtw_rx_stbc, int, 0644); +module_param(rtw_rx_ampdu_amsdu, int, 0644); +module_param(rtw_tx_ampdu_amsdu, int, 0644); +module_param(rtw_quick_addba_req, int, 0644); +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_BEAMFORMING +module_param(rtw_beamform_cap, int, 0644); +#endif + +module_param(rtw_power_mgnt, int, 0644); +module_param(rtw_smart_ps, int, 0644); +module_param(rtw_low_power, int, 0644); +module_param(rtw_wifi_spec, int, 0644); + +module_param(rtw_full_ch_in_p2p_handshake, int, 0644); +module_param(rtw_antdiv_cfg, int, 0644); +module_param(rtw_antdiv_type, int, 0644); + +module_param(rtw_drv_ant_band_switch, int, 0644); +module_param(rtw_single_ant_path, int, 0644); + +module_param(rtw_switch_usb_mode, int, 0644); + +module_param(rtw_enusbss, int, 0644); +module_param(rtw_hwpdn_mode, int, 0644); +module_param(rtw_hwpwrp_detect, int, 0644); + +module_param(rtw_hw_wps_pbc, int, 0644); +module_param(rtw_check_hw_status, int, 0644); + +#ifdef CONFIG_PCI_HCI +module_param(rtw_pci_aspm_enable, int, 0644); +#endif + +#ifdef CONFIG_TX_EARLY_MODE +module_param(rtw_early_mode, int, 0644); +#endif +#ifdef CONFIG_ADAPTOR_INFO_CACHING_FILE +char *rtw_adaptor_info_caching_file_path = "/data/misc/wifi/rtw_cache"; +module_param(rtw_adaptor_info_caching_file_path, charp, 0644); +MODULE_PARM_DESC(rtw_adaptor_info_caching_file_path, "The path of adapter info cache file"); +#endif /* CONFIG_ADAPTOR_INFO_CACHING_FILE */ + +#ifdef CONFIG_LAYER2_ROAMING +uint rtw_max_roaming_times = 2; +module_param(rtw_max_roaming_times, uint, 0644); +MODULE_PARM_DESC(rtw_max_roaming_times, "The max roaming times to try"); +#endif /* CONFIG_LAYER2_ROAMING */ + +#ifdef CONFIG_IOL +int rtw_fw_iol = 1; +module_param(rtw_fw_iol, int, 0644); +MODULE_PARM_DESC(rtw_fw_iol, "FW IOL. 0:Disable, 1:enable, 2:by usb speed"); +#endif /* CONFIG_IOL */ + +#ifdef CONFIG_FILE_FWIMG +char *rtw_fw_file_path = "/system/etc/firmware/rtlwifi/FW_NIC.BIN"; +module_param(rtw_fw_file_path, charp, 0644); +MODULE_PARM_DESC(rtw_fw_file_path, "The path of fw image"); + +char *rtw_fw_wow_file_path = "/system/etc/firmware/rtlwifi/FW_WoWLAN.BIN"; +module_param(rtw_fw_wow_file_path, charp, 0644); +MODULE_PARM_DESC(rtw_fw_wow_file_path, "The path of fw for Wake on Wireless image"); + +#ifdef CONFIG_MP_INCLUDED +char *rtw_fw_mp_bt_file_path = ""; +module_param(rtw_fw_mp_bt_file_path, charp, 0644); +MODULE_PARM_DESC(rtw_fw_mp_bt_file_path, "The path of fw for MP-BT image"); +#endif /* CONFIG_MP_INCLUDED */ +#endif /* CONFIG_FILE_FWIMG */ + +#ifdef CONFIG_80211D +module_param(rtw_80211d, int, 0644); +MODULE_PARM_DESC(rtw_80211d, "Enable 802.11d mechanism"); +#endif + +#ifdef CONFIG_ADVANCE_OTA +/* BIT(0): OTA continuous rotated test within low RSSI,1R CCA in path B + BIT(1) & BIT(2): OTA continuous rotated test with low high RSSI */ +/* Experimental environment: shielding room with half of absorber and 2~3 rotation per minute */ +int rtw_advnace_ota; +module_param(rtw_advnace_ota, int, 0644); +#endif + +uint rtw_notch_filter = RTW_NOTCH_FILTER; +module_param(rtw_notch_filter, uint, 0644); +MODULE_PARM_DESC(rtw_notch_filter, "0:Disable, 1:Enable, 2:Enable only for P2P"); + +uint rtw_hiq_filter = CONFIG_RTW_HIQ_FILTER; +module_param(rtw_hiq_filter, uint, 0644); +MODULE_PARM_DESC(rtw_hiq_filter, "0:allow all, 1:allow special, 2:deny all"); + +uint rtw_adaptivity_en = CONFIG_RTW_ADAPTIVITY_EN; +module_param(rtw_adaptivity_en, uint, 0644); +MODULE_PARM_DESC(rtw_adaptivity_en, "0:disable, 1:enable"); + +uint rtw_adaptivity_mode = CONFIG_RTW_ADAPTIVITY_MODE; +module_param(rtw_adaptivity_mode, uint, 0644); +MODULE_PARM_DESC(rtw_adaptivity_mode, "0:normal, 1:carrier sense"); + +int rtw_adaptivity_th_l2h_ini = CONFIG_RTW_ADAPTIVITY_TH_L2H_INI; +module_param(rtw_adaptivity_th_l2h_ini, int, 0644); +MODULE_PARM_DESC(rtw_adaptivity_th_l2h_ini, "th_l2h_ini for Adaptivity"); + +int rtw_adaptivity_th_edcca_hl_diff = CONFIG_RTW_ADAPTIVITY_TH_EDCCA_HL_DIFF; +module_param(rtw_adaptivity_th_edcca_hl_diff, int, 0644); +MODULE_PARM_DESC(rtw_adaptivity_th_edcca_hl_diff, "th_edcca_hl_diff for Adaptivity"); + +#ifdef CONFIG_DFS_MASTER +uint rtw_dfs_region_domain = CONFIG_RTW_DFS_REGION_DOMAIN; +module_param(rtw_dfs_region_domain, uint, 0644); +MODULE_PARM_DESC(rtw_dfs_region_domain, "0:NONE, 1:FCC, 2:MKK, 3:ETSI"); +#endif + +uint rtw_amsdu_mode = RTW_AMSDU_MODE_NON_SPP; +module_param(rtw_amsdu_mode, uint, 0644); +MODULE_PARM_DESC(rtw_amsdu_mode, "0:non-spp, 1:spp, 2:all drop"); + +uint rtw_amplifier_type_2g = CONFIG_RTW_AMPLIFIER_TYPE_2G; +module_param(rtw_amplifier_type_2g, uint, 0644); +MODULE_PARM_DESC(rtw_amplifier_type_2g, "BIT3:2G ext-PA, BIT4:2G ext-LNA"); + +uint rtw_amplifier_type_5g = CONFIG_RTW_AMPLIFIER_TYPE_5G; +module_param(rtw_amplifier_type_5g, uint, 0644); +MODULE_PARM_DESC(rtw_amplifier_type_5g, "BIT6:5G ext-PA, BIT7:5G ext-LNA"); + +uint rtw_RFE_type = CONFIG_RTW_RFE_TYPE; +module_param(rtw_RFE_type, uint, 0644); +MODULE_PARM_DESC(rtw_RFE_type, "default init value:64"); + +uint rtw_powertracking_type = 64; +module_param(rtw_powertracking_type, uint, 0644); +MODULE_PARM_DESC(rtw_powertracking_type, "default init value:64"); + +uint rtw_GLNA_type = CONFIG_RTW_GLNA_TYPE; +module_param(rtw_GLNA_type, uint, 0644); +MODULE_PARM_DESC(rtw_GLNA_type, "default init value:0"); + +uint rtw_TxBBSwing_2G = 0xFF; +module_param(rtw_TxBBSwing_2G, uint, 0644); +MODULE_PARM_DESC(rtw_TxBBSwing_2G, "default init value:0xFF"); + +uint rtw_TxBBSwing_5G = 0xFF; +module_param(rtw_TxBBSwing_5G, uint, 0644); +MODULE_PARM_DESC(rtw_TxBBSwing_5G, "default init value:0xFF"); + +uint rtw_OffEfuseMask = 0; +module_param(rtw_OffEfuseMask, uint, 0644); +MODULE_PARM_DESC(rtw_OffEfuseMask, "default open Efuse Mask value:0"); + +uint rtw_FileMaskEfuse = 0; +module_param(rtw_FileMaskEfuse, uint, 0644); +MODULE_PARM_DESC(rtw_FileMaskEfuse, "default drv Mask Efuse value:0"); + +uint rtw_rxgain_offset_2g = 0; +module_param(rtw_rxgain_offset_2g, uint, 0644); +MODULE_PARM_DESC(rtw_rxgain_offset_2g, "default RF Gain 2G Offset value:0"); + +uint rtw_rxgain_offset_5gl = 0; +module_param(rtw_rxgain_offset_5gl, uint, 0644); +MODULE_PARM_DESC(rtw_rxgain_offset_5gl, "default RF Gain 5GL Offset value:0"); + +uint rtw_rxgain_offset_5gm = 0; +module_param(rtw_rxgain_offset_5gm, uint, 0644); +MODULE_PARM_DESC(rtw_rxgain_offset_5gm, "default RF Gain 5GM Offset value:0"); + +uint rtw_rxgain_offset_5gh = 0; +module_param(rtw_rxgain_offset_5gh, uint, 0644); +MODULE_PARM_DESC(rtw_rxgain_offset_5gm, "default RF Gain 5GL Offset value:0"); + +uint rtw_pll_ref_clk_sel = CONFIG_RTW_PLL_REF_CLK_SEL; +module_param(rtw_pll_ref_clk_sel, uint, 0644); +MODULE_PARM_DESC(rtw_pll_ref_clk_sel, "force pll_ref_clk_sel, 0xF:use autoload value"); + +int rtw_tx_pwr_by_rate = CONFIG_TXPWR_BY_RATE_EN; +module_param(rtw_tx_pwr_by_rate, int, 0644); +MODULE_PARM_DESC(rtw_tx_pwr_by_rate, "0:Disable, 1:Enable, 2: Depend on efuse"); + +#if CONFIG_TXPWR_LIMIT +int rtw_tx_pwr_lmt_enable = CONFIG_TXPWR_LIMIT_EN; +module_param(rtw_tx_pwr_lmt_enable, int, 0644); +MODULE_PARM_DESC(rtw_tx_pwr_lmt_enable, "0:Disable, 1:Enable, 2: Depend on efuse"); +#endif + +static int rtw_target_tx_pwr_2g_a[RATE_SECTION_NUM] = CONFIG_RTW_TARGET_TX_PWR_2G_A; +static int rtw_target_tx_pwr_2g_a_num = 0; +module_param_array(rtw_target_tx_pwr_2g_a, int, &rtw_target_tx_pwr_2g_a_num, 0644); +MODULE_PARM_DESC(rtw_target_tx_pwr_2g_a, "2.4G target tx power (unit:dBm) of RF path A for each rate section, should match the real calibrate power, -1: undefined"); + +static int rtw_target_tx_pwr_2g_b[RATE_SECTION_NUM] = CONFIG_RTW_TARGET_TX_PWR_2G_B; +static int rtw_target_tx_pwr_2g_b_num = 0; +module_param_array(rtw_target_tx_pwr_2g_b, int, &rtw_target_tx_pwr_2g_b_num, 0644); +MODULE_PARM_DESC(rtw_target_tx_pwr_2g_b, "2.4G target tx power (unit:dBm) of RF path B for each rate section, should match the real calibrate power, -1: undefined"); + +static int rtw_target_tx_pwr_2g_c[RATE_SECTION_NUM] = CONFIG_RTW_TARGET_TX_PWR_2G_C; +static int rtw_target_tx_pwr_2g_c_num = 0; +module_param_array(rtw_target_tx_pwr_2g_c, int, &rtw_target_tx_pwr_2g_c_num, 0644); +MODULE_PARM_DESC(rtw_target_tx_pwr_2g_c, "2.4G target tx power (unit:dBm) of RF path C for each rate section, should match the real calibrate power, -1: undefined"); + +static int rtw_target_tx_pwr_2g_d[RATE_SECTION_NUM] = CONFIG_RTW_TARGET_TX_PWR_2G_D; +static int rtw_target_tx_pwr_2g_d_num = 0; +module_param_array(rtw_target_tx_pwr_2g_d, int, &rtw_target_tx_pwr_2g_d_num, 0644); +MODULE_PARM_DESC(rtw_target_tx_pwr_2g_d, "2.4G target tx power (unit:dBm) of RF path D for each rate section, should match the real calibrate power, -1: undefined"); + +#if CONFIG_IEEE80211_BAND_5GHZ +static int rtw_target_tx_pwr_5g_a[RATE_SECTION_NUM - 1] = CONFIG_RTW_TARGET_TX_PWR_5G_A; +static int rtw_target_tx_pwr_5g_a_num = 0; +module_param_array(rtw_target_tx_pwr_5g_a, int, &rtw_target_tx_pwr_5g_a_num, 0644); +MODULE_PARM_DESC(rtw_target_tx_pwr_5g_a, "5G target tx power (unit:dBm) of RF path A for each rate section, should match the real calibrate power, -1: undefined"); + +static int rtw_target_tx_pwr_5g_b[RATE_SECTION_NUM - 1] = CONFIG_RTW_TARGET_TX_PWR_5G_B; +static int rtw_target_tx_pwr_5g_b_num = 0; +module_param_array(rtw_target_tx_pwr_5g_b, int, &rtw_target_tx_pwr_5g_b_num, 0644); +MODULE_PARM_DESC(rtw_target_tx_pwr_5g_b, "5G target tx power (unit:dBm) of RF path B for each rate section, should match the real calibrate power, -1: undefined"); + +static int rtw_target_tx_pwr_5g_c[RATE_SECTION_NUM - 1] = CONFIG_RTW_TARGET_TX_PWR_5G_C; +static int rtw_target_tx_pwr_5g_c_num = 0; +module_param_array(rtw_target_tx_pwr_5g_c, int, &rtw_target_tx_pwr_5g_c_num, 0644); +MODULE_PARM_DESC(rtw_target_tx_pwr_5g_c, "5G target tx power (unit:dBm) of RF path C for each rate section, should match the real calibrate power, -1: undefined"); + +static int rtw_target_tx_pwr_5g_d[RATE_SECTION_NUM - 1] = CONFIG_RTW_TARGET_TX_PWR_5G_D; +static int rtw_target_tx_pwr_5g_d_num = 0; +module_param_array(rtw_target_tx_pwr_5g_d, int, &rtw_target_tx_pwr_5g_d_num, 0644); +MODULE_PARM_DESC(rtw_target_tx_pwr_5g_d, "5G target tx power (unit:dBm) of RF path D for each rate section, should match the real calibrate power, -1: undefined"); +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + +int rtw_antenna_gain = CONFIG_RTW_ANTENNA_GAIN; +module_param(rtw_antenna_gain, int, 0644); +MODULE_PARM_DESC(rtw_antenna_gain, "Antenna gain in mBi. 0x7FFF: unspecifed"); + +#ifdef CONFIG_RTW_TX_NPATH_EN +/*0:disable ,1: 2path*/ +int rtw_tx_npath_enable = 1; +module_param(rtw_tx_npath_enable, int, 0644); +MODULE_PARM_DESC(rtw_tx_npath_enable, "0:Disable, 1:TX-2PATH"); +#endif + +#ifdef CONFIG_RTW_PATH_DIV +/*0:disable ,1: path diversity*/ +int rtw_path_div_enable = 1; +module_param(rtw_path_div_enable, int, 0644); +MODULE_PARM_DESC(rtw_path_div_enable, "0:Disable, 1:Enable path diversity"); +#endif + + +int rtw_tsf_update_pause_factor = CONFIG_TSF_UPDATE_PAUSE_FACTOR; +module_param(rtw_tsf_update_pause_factor, int, 0644); +MODULE_PARM_DESC(rtw_tsf_update_pause_factor, "num of bcn intervals to stay TSF update pause status"); + +int rtw_tsf_update_restore_factor = CONFIG_TSF_UPDATE_RESTORE_FACTOR; +module_param(rtw_tsf_update_restore_factor, int, 0644); +MODULE_PARM_DESC(rtw_tsf_update_restore_factor, "num of bcn intervals to stay TSF update restore status"); + +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE +char *rtw_phy_file_path = REALTEK_CONFIG_PATH; +module_param(rtw_phy_file_path, charp, 0644); +MODULE_PARM_DESC(rtw_phy_file_path, "The path of phy parameter"); +/* PHY FILE Bit Map +* BIT0 - MAC, 0: non-support, 1: support +* BIT1 - BB, 0: non-support, 1: support +* BIT2 - BB_PG, 0: non-support, 1: support +* BIT3 - BB_MP, 0: non-support, 1: support +* BIT4 - RF, 0: non-support, 1: support +* BIT5 - RF_TXPWR_TRACK, 0: non-support, 1: support +* BIT6 - RF_TXPWR_LMT, 0: non-support, 1: support */ +int rtw_load_phy_file = (BIT2 | BIT6); +module_param(rtw_load_phy_file, int, 0644); +MODULE_PARM_DESC(rtw_load_phy_file, "PHY File Bit Map"); +int rtw_decrypt_phy_file = 0; +module_param(rtw_decrypt_phy_file, int, 0644); +MODULE_PARM_DESC(rtw_decrypt_phy_file, "Enable Decrypt PHY File"); +#endif + +uint rtw_recvbuf_nr = NR_RECVBUFF; +module_param(rtw_recvbuf_nr, int, 0644); +MODULE_PARM_DESC(rtw_recvbuf_nr, "Preallocated number of struct recv_buf"); + +#ifdef CONFIG_SUPPORT_TRX_SHARED +#ifdef DFT_TRX_SHARE_MODE +int rtw_trx_share_mode = DFT_TRX_SHARE_MODE; +#else +int rtw_trx_share_mode = 0; +#endif +module_param(rtw_trx_share_mode, int, 0644); +MODULE_PARM_DESC(rtw_trx_share_mode, "TRx FIFO Shared"); +#endif + +#ifdef CONFIG_DYNAMIC_SOML +uint rtw_dynamic_soml_en = 1; +module_param(rtw_dynamic_soml_en, int, 0644); +MODULE_PARM_DESC(rtw_dynamic_soml_en, "0: disable, 1: enable with default param, 2: enable with specified param."); + +uint rtw_dynamic_soml_train_num = 0; +module_param(rtw_dynamic_soml_train_num, int, 0644); +MODULE_PARM_DESC(rtw_dynamic_soml_train_num, "SOML training number"); + +uint rtw_dynamic_soml_interval = 0; +module_param(rtw_dynamic_soml_interval, int, 0644); +MODULE_PARM_DESC(rtw_dynamic_soml_interval, "SOML training interval"); + +uint rtw_dynamic_soml_period = 0; +module_param(rtw_dynamic_soml_period, int, 0644); +MODULE_PARM_DESC(rtw_dynamic_soml_period, "SOML training period"); + +uint rtw_dynamic_soml_delay = 0; +module_param(rtw_dynamic_soml_delay, int, 0644); +MODULE_PARM_DESC(rtw_dynamic_soml_delay, "SOML training delay"); +#endif + +uint rtw_phydm_ability = 0xffffffff; +module_param(rtw_phydm_ability, uint, 0644); + +uint rtw_halrf_ability = 0xffffffff; +module_param(rtw_halrf_ability, uint, 0644); + +#ifdef CONFIG_RTW_MESH +uint rtw_peer_alive_based_preq = 1; +module_param(rtw_peer_alive_based_preq, uint, 0644); +MODULE_PARM_DESC(rtw_peer_alive_based_preq, + "On demand PREQ will reference peer alive status. 0: Off, 1: On"); +#endif + +int _netdev_open(struct net_device *pnetdev); +int netdev_open(struct net_device *pnetdev); +static int netdev_close(struct net_device *pnetdev); +#ifdef CONFIG_PLATFORM_INTEL_BYT +extern int rtw_sdio_set_power(int on); +#endif /* CONFIG_PLATFORM_INTEL_BYT */ + +#ifdef CONFIG_MCC_MODE +/* enable MCC mode or not */ +int rtw_en_mcc = 1; +/* can referece following value before insmod driver */ +int rtw_mcc_ap_bw20_target_tx_tp = MCC_AP_BW20_TARGET_TX_TP; +int rtw_mcc_ap_bw40_target_tx_tp = MCC_AP_BW40_TARGET_TX_TP; +int rtw_mcc_ap_bw80_target_tx_tp = MCC_AP_BW80_TARGET_TX_TP; +int rtw_mcc_sta_bw20_target_tx_tp = MCC_STA_BW20_TARGET_TX_TP; +int rtw_mcc_sta_bw40_target_tx_tp = MCC_STA_BW40_TARGET_TX_TP; +int rtw_mcc_sta_bw80_target_tx_tp = MCC_STA_BW80_TARGET_TX_TP; +int rtw_mcc_single_tx_cri = MCC_SINGLE_TX_CRITERIA; +int rtw_mcc_policy_table_idx = 0; +int rtw_mcc_duration = 0; +int rtw_mcc_enable_runtime_duration = 1; +#ifdef CONFIG_MCC_PHYDM_OFFLOAD +int rtw_mcc_phydm_offload = 1; +#else +int rtw_mcc_phydm_offload = 0; +#endif +module_param(rtw_en_mcc, int, 0644); +module_param(rtw_mcc_single_tx_cri, int, 0644); +module_param(rtw_mcc_ap_bw20_target_tx_tp, int, 0644); +module_param(rtw_mcc_ap_bw40_target_tx_tp, int, 0644); +module_param(rtw_mcc_ap_bw80_target_tx_tp, int, 0644); +module_param(rtw_mcc_sta_bw20_target_tx_tp, int, 0644); +module_param(rtw_mcc_sta_bw40_target_tx_tp, int, 0644); +module_param(rtw_mcc_sta_bw80_target_tx_tp, int, 0644); +module_param(rtw_mcc_policy_table_idx, int, 0644); +module_param(rtw_mcc_duration, int, 0644); +module_param(rtw_mcc_phydm_offload, int, 0644); +#endif /*CONFIG_MCC_MODE */ + +#ifdef CONFIG_RTW_NAPI +/*following setting should define NAPI in Makefile +enable napi only = 1, disable napi = 0*/ +int rtw_en_napi = 1; +module_param(rtw_en_napi, int, 0644); +#ifdef CONFIG_RTW_NAPI_DYNAMIC +int rtw_napi_threshold = 100; /* unit: Mbps */ +module_param(rtw_napi_threshold, int, 0644); +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ +#ifdef CONFIG_RTW_GRO +/*following setting should define GRO in Makefile +enable gro = 1, disable gro = 0*/ +int rtw_en_gro = 1; +module_param(rtw_en_gro, int, 0644); +#endif /* CONFIG_RTW_GRO */ +#endif /* CONFIG_RTW_NAPI */ + +#ifdef RTW_IQK_FW_OFFLOAD +int rtw_iqk_fw_offload = 1; +#else +int rtw_iqk_fw_offload; +#endif /* RTW_IQK_FW_OFFLOAD */ +module_param(rtw_iqk_fw_offload, int, 0644); + +#ifdef RTW_CHANNEL_SWITCH_OFFLOAD +int rtw_ch_switch_offload = 0; +#else +int rtw_ch_switch_offload; +#endif /* RTW_CHANNEL_SWITCH_OFFLOAD */ +module_param(rtw_ch_switch_offload, int, 0644); + +#ifdef CONFIG_TDLS +int rtw_en_tdls = 1; +module_param(rtw_en_tdls, int, 0644); +#endif + +#ifdef CONFIG_FW_OFFLOAD_PARAM_INIT +int rtw_fw_param_init = 1; +module_param(rtw_fw_param_init, int, 0644); +#endif + +#ifdef CONFIG_TDMADIG +int rtw_tdmadig_en = 1; +/* +1:MODE_PERFORMANCE +2:MODE_COVERAGE +*/ +int rtw_tdmadig_mode = 1; +int rtw_dynamic_tdmadig = 0; +module_param(rtw_tdmadig_en, int, 0644); +module_param(rtw_tdmadig_mode, int, 0644); +module_param(rtw_dynamic_tdmadig, int, 0644); +#endif/*CONFIG_TDMADIG*/ + +/*dynamic RRSR default enable*/ +int rtw_en_dyn_rrsr = 1; +int rtw_rrsr_value = 0xFFFFFFFF; +module_param(rtw_en_dyn_rrsr, int, 0644); +module_param(rtw_rrsr_value, int, 0644); + +#ifdef CONFIG_WOWLAN +/* + * 0: disable, 1: enable + */ +uint rtw_wow_enable = 1; +module_param(rtw_wow_enable, uint, 0644); +/* + * bit[0]: magic packet wake up + * bit[1]: unucast packet(HW/FW unuicast) + * bit[2]: deauth wake up + */ +uint rtw_wakeup_event = RTW_WAKEUP_EVENT; +module_param(rtw_wakeup_event, uint, 0644); +/* + * 0: common WOWLAN + * bit[0]: disable BB RF + * bit[1]: For wireless remote controller with or without connection + */ +uint rtw_suspend_type = RTW_SUSPEND_TYPE; +module_param(rtw_suspend_type, uint, 0644); +#endif + +#ifdef RTW_BUSY_DENY_SCAN +uint rtw_scan_interval_thr = BUSY_TRAFFIC_SCAN_DENY_PERIOD; +module_param(rtw_scan_interval_thr, uint, 0644); +MODULE_PARM_DESC(rtw_scan_interval_thr, "Threshold used to judge if scan " \ + "request comes from scan UI, unit is ms."); +#endif /* RTW_BUSY_DENY_SCAN */ + +#ifdef CONFIG_RTL8822C_XCAP_NEW_POLICY +uint rtw_8822c_xcap_overwrite = 1; +module_param(rtw_8822c_xcap_overwrite, uint, 0644); +#endif + +#ifdef CONFIG_RTW_MULTI_AP +static int rtw_unassoc_sta_mode_of_stype[UNASOC_STA_SRC_NUM] = CONFIG_RTW_UNASOC_STA_MODE_OF_STYPE; +static int rtw_unassoc_sta_mode_of_stype_num = 0; +module_param_array(rtw_unassoc_sta_mode_of_stype, int, &rtw_unassoc_sta_mode_of_stype_num, 0644); + +uint rtw_max_unassoc_sta_cnt = 0; +module_param(rtw_max_unassoc_sta_cnt, uint, 0644); +#endif + +#if CONFIG_TX_AC_LIFETIME +static void rtw_regsty_load_tx_ac_lifetime(struct registry_priv *regsty) +{ + int i, j; + struct tx_aclt_conf_t *conf; + uint *parm; + + regsty->tx_aclt_flags = (u8)rtw_tx_aclt_flags; + + for (i = 0; i < TX_ACLT_CONF_NUM; i++) { + conf = ®sty->tx_aclt_confs[i]; + if (i == TX_ACLT_CONF_DEFAULT) + parm = rtw_tx_aclt_conf_default; + #ifdef CONFIG_AP_MODE + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + else if (i == TX_ACLT_CONF_AP_M2U) + parm = rtw_tx_aclt_conf_ap_m2u; + #endif + #endif /* CONFIG_AP_MODE */ + #ifdef CONFIG_RTW_MESH + else if (i == TX_ACLT_CONF_MESH) + parm = rtw_tx_aclt_conf_mesh; + #endif + else + parm = NULL; + + if (parm) { + conf->en = parm[0] & 0xF; + conf->vo_vi = parm[1]; + conf->be_bk = parm[2]; + } + } +} +#endif + +void rtw_regsty_load_target_tx_power(struct registry_priv *regsty) +{ + int path, rs; + int *target_tx_pwr; + + for (path = RF_PATH_A; path < RF_PATH_MAX; path++) { + if (path == RF_PATH_A) + target_tx_pwr = rtw_target_tx_pwr_2g_a; + else if (path == RF_PATH_B) + target_tx_pwr = rtw_target_tx_pwr_2g_b; + else if (path == RF_PATH_C) + target_tx_pwr = rtw_target_tx_pwr_2g_c; + else if (path == RF_PATH_D) + target_tx_pwr = rtw_target_tx_pwr_2g_d; + + for (rs = CCK; rs < RATE_SECTION_NUM; rs++) + regsty->target_tx_pwr_2g[path][rs] = target_tx_pwr[rs]; + } + +#if CONFIG_IEEE80211_BAND_5GHZ + for (path = RF_PATH_A; path < RF_PATH_MAX; path++) { + if (path == RF_PATH_A) + target_tx_pwr = rtw_target_tx_pwr_5g_a; + else if (path == RF_PATH_B) + target_tx_pwr = rtw_target_tx_pwr_5g_b; + else if (path == RF_PATH_C) + target_tx_pwr = rtw_target_tx_pwr_5g_c; + else if (path == RF_PATH_D) + target_tx_pwr = rtw_target_tx_pwr_5g_d; + + for (rs = OFDM; rs < RATE_SECTION_NUM; rs++) + regsty->target_tx_pwr_5g[path][rs - 1] = target_tx_pwr[rs - 1]; + } +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ +} + +inline void rtw_regsty_load_excl_chs(struct registry_priv *regsty) +{ + int i; + int ch_num = 0; + + for (i = 0; i < MAX_CHANNEL_NUM; i++) + if (((u8)rtw_excl_chs[i]) != 0) + regsty->excl_chs[ch_num++] = (u8)rtw_excl_chs[i]; + + if (ch_num < MAX_CHANNEL_NUM) + regsty->excl_chs[ch_num] = 0; +} + +#ifdef CONFIG_80211N_HT +inline void rtw_regsty_init_rx_ampdu_sz_limit(struct registry_priv *regsty) +{ + int i, j; + uint *sz_limit; + + for (i = 0; i < 4; i++) { + if (i == 0) + sz_limit = rtw_rx_ampdu_sz_limit_1ss; + else if (i == 1) + sz_limit = rtw_rx_ampdu_sz_limit_2ss; + else if (i == 2) + sz_limit = rtw_rx_ampdu_sz_limit_3ss; + else if (i == 3) + sz_limit = rtw_rx_ampdu_sz_limit_4ss; + + for (j = 0; j < 4; j++) + regsty->rx_ampdu_sz_limit_by_nss_bw[i][j] = sz_limit[j]; + } +} +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_RTW_MULTI_AP +inline void rtw_regsty_init_unassoc_sta_param(struct registry_priv *regsty) +{ + int i; + + for (i = 0; i < UNASOC_STA_SRC_NUM; i++) + regsty->unassoc_sta_mode_of_stype[i] = rtw_unassoc_sta_mode_of_stype[i]; + + regsty->max_unassoc_sta_cnt = (u16) rtw_max_unassoc_sta_cnt; +} +#endif + +uint loadparam(_adapter *padapter) +{ + uint status = _SUCCESS; + struct registry_priv *registry_par = &padapter->registrypriv; + + +#ifdef CONFIG_RTW_DEBUG + if (rtw_drv_log_level >= _DRV_MAX_) + rtw_drv_log_level = _DRV_DEBUG_; +#endif + + registry_par->chip_version = (u8)rtw_chip_version; + registry_par->rfintfs = (u8)rtw_rfintfs; + registry_par->lbkmode = (u8)rtw_lbkmode; + /* registry_par->hci = (u8)hci; */ + registry_par->network_mode = (u8)rtw_network_mode; + + _rtw_memcpy(registry_par->ssid.Ssid, "ANY", 3); + registry_par->ssid.SsidLength = 3; + + registry_par->channel = (u8)rtw_channel; +#ifdef CONFIG_NARROWBAND_SUPPORTING + if (rtw_nb_config != RTW_NB_CONFIG_NONE) + rtw_wireless_mode &= ~WIRELESS_11B; +#endif + registry_par->wireless_mode = (u8)rtw_wireless_mode; + + if (IsSupported24G(registry_par->wireless_mode) && (!is_supported_5g(registry_par->wireless_mode)) + && (registry_par->channel > 14)) + registry_par->channel = 1; + else if (is_supported_5g(registry_par->wireless_mode) && (!IsSupported24G(registry_par->wireless_mode)) + && (registry_par->channel <= 14)) + registry_par->channel = 36; + + registry_par->vrtl_carrier_sense = (u8)rtw_vrtl_carrier_sense ; + registry_par->vcs_type = (u8)rtw_vcs_type; + registry_par->rts_thresh = (u16)rtw_rts_thresh; + registry_par->frag_thresh = (u16)rtw_frag_thresh; + registry_par->preamble = (u8)rtw_preamble; + registry_par->scan_mode = (u8)rtw_scan_mode; + registry_par->smart_ps = (u8)rtw_smart_ps; + registry_par->check_fw_ps = (u8)rtw_check_fw_ps; + #ifdef CONFIG_TDMADIG + registry_par->tdmadig_en = (u8)rtw_tdmadig_en; + registry_par->tdmadig_mode = (u8)rtw_tdmadig_mode; + registry_par->tdmadig_dynamic = (u8) rtw_dynamic_tdmadig; + registry_par->power_mgnt = PS_MODE_ACTIVE; + registry_par->ips_mode = IPS_NONE; + #else + registry_par->power_mgnt = (u8)rtw_power_mgnt; + registry_par->ips_mode = (u8)rtw_ips_mode; + #endif/*CONFIG_TDMADIG*/ + registry_par->lps_level = (u8)rtw_lps_level; + registry_par->en_dyn_rrsr = (u8)rtw_en_dyn_rrsr; + registry_par->set_rrsr_value = (u32)rtw_rrsr_value; +#ifdef CONFIG_LPS_1T1R + registry_par->lps_1t1r = (u8)(rtw_lps_1t1r ? 1 : 0); +#endif + registry_par->lps_chk_by_tp = (u8)rtw_lps_chk_by_tp; +#ifdef CONFIG_WOWLAN + registry_par->wow_power_mgnt = (u8)rtw_wow_power_mgnt; + registry_par->wow_lps_level = (u8)rtw_wow_lps_level; + #ifdef CONFIG_LPS_1T1R + registry_par->wow_lps_1t1r = (u8)(rtw_wow_lps_1t1r ? 1 : 0); + #endif +#endif /* CONFIG_WOWLAN */ + registry_par->radio_enable = (u8)rtw_radio_enable; + registry_par->long_retry_lmt = (u8)rtw_long_retry_lmt; + registry_par->short_retry_lmt = (u8)rtw_short_retry_lmt; + registry_par->busy_thresh = (u16)rtw_busy_thresh; + registry_par->max_bss_cnt = (u16)rtw_max_bss_cnt; + /* registry_par->qos_enable = (u8)rtw_qos_enable; */ + registry_par->ack_policy = (u8)rtw_ack_policy; + registry_par->mp_mode = (u8)rtw_mp_mode; +#if defined(CONFIG_MP_INCLUDED) && defined(CONFIG_RTW_CUSTOMER_STR) + registry_par->mp_customer_str = (u8)rtw_mp_customer_str; +#endif + registry_par->software_encrypt = (u8)rtw_software_encrypt; + registry_par->software_decrypt = (u8)rtw_software_decrypt; + + registry_par->acm_method = (u8)rtw_acm_method; + registry_par->usb_rxagg_mode = (u8)rtw_usb_rxagg_mode; + registry_par->dynamic_agg_enable = (u8)rtw_dynamic_agg_enable; + + /* WMM */ + registry_par->wmm_enable = (u8)rtw_wmm_enable; + +#ifdef CONFIG_WMMPS_STA + /* UAPSD */ + registry_par->uapsd_max_sp_len= (u8)rtw_uapsd_max_sp; + registry_par->uapsd_ac_enable = (u8)rtw_uapsd_ac_enable; + registry_par->wmm_smart_ps = (u8)rtw_wmm_smart_ps; +#endif /* CONFIG_WMMPS_STA */ + + registry_par->RegPwrTrimEnable = (u8)rtw_pwrtrim_enable; + +#if CONFIG_TX_AC_LIFETIME + rtw_regsty_load_tx_ac_lifetime(registry_par); +#endif + + registry_par->tx_bw_mode = (u8)rtw_tx_bw_mode; + +#ifdef CONFIG_80211N_HT + registry_par->ht_enable = (u8)rtw_ht_enable; + if (registry_par->ht_enable && is_supported_ht(registry_par->wireless_mode)) { +#ifdef CONFIG_NARROWBAND_SUPPORTING + if (rtw_nb_config != RTW_NB_CONFIG_NONE) + rtw_bw_mode = 0; +#endif + registry_par->bw_mode = (u8)rtw_bw_mode; + registry_par->ampdu_enable = (u8)rtw_ampdu_enable; + registry_par->rx_stbc = (u8)rtw_rx_stbc; + registry_par->rx_ampdu_amsdu = (u8)rtw_rx_ampdu_amsdu; + registry_par->tx_ampdu_amsdu = (u8)rtw_tx_ampdu_amsdu; + registry_par->tx_quick_addba_req = (u8)rtw_quick_addba_req; + registry_par->short_gi = (u8)rtw_short_gi; + registry_par->ldpc_cap = (u8)rtw_ldpc_cap; +#if defined(CONFIG_CUSTOMER01_SMART_ANTENNA) + rtw_stbc_cap = 0x0; +#endif +#ifdef CONFIG_RTW_TX_NPATH_EN + registry_par->tx_npath = (u8)rtw_tx_npath_enable; +#endif +#ifdef CONFIG_RTW_PATH_DIV + registry_par->path_div = (u8)rtw_path_div_enable; +#endif + registry_par->stbc_cap = (u8)rtw_stbc_cap; + registry_par->beamform_cap = (u8)rtw_beamform_cap; + registry_par->beamformer_rf_num = (u8)rtw_bfer_rf_number; + registry_par->beamformee_rf_num = (u8)rtw_bfee_rf_number; + rtw_regsty_init_rx_ampdu_sz_limit(registry_par); + } +#endif +#ifdef DBG_LA_MODE + registry_par->la_mode_en = (u8)rtw_la_mode_en; +#endif +#ifdef CONFIG_NARROWBAND_SUPPORTING + registry_par->rtw_nb_config = (u8)rtw_nb_config; +#endif + +#ifdef CONFIG_80211AC_VHT + registry_par->vht_enable = (u8)rtw_vht_enable; + registry_par->vht_24g_enable = (u8)rtw_vht_24g_enable; + registry_par->ampdu_factor = (u8)rtw_ampdu_factor; + registry_par->vht_rx_mcs_map[0] = (u8)(rtw_vht_rx_mcs_map & 0xFF); + registry_par->vht_rx_mcs_map[1] = (u8)((rtw_vht_rx_mcs_map & 0xFF00) >> 8); +#endif + +#ifdef CONFIG_TX_EARLY_MODE + registry_par->early_mode = (u8)rtw_early_mode; +#endif + registry_par->trx_path_bmp = (u8)rtw_trx_path_bmp; + registry_par->tx_path_lmt = (u8)rtw_tx_path_lmt; + registry_par->rx_path_lmt = (u8)rtw_rx_path_lmt; + registry_par->tx_nss = (u8)rtw_tx_nss; + registry_par->rx_nss = (u8)rtw_rx_nss; + registry_par->low_power = (u8)rtw_low_power; + + registry_par->check_hw_status = (u8)rtw_check_hw_status; + + registry_par->wifi_spec = (u8)rtw_wifi_spec; + +#ifdef CONFIG_REGD_SRC_FROM_OS + if (regd_src_is_valid(rtw_regd_src)) + registry_par->regd_src = (u8)rtw_regd_src; + else { + RTW_WARN("%s invalid rtw_regd_src(%u), use REGD_SRC_RTK_PRIV instead\n", __func__, rtw_regd_src); + registry_par->regd_src = REGD_SRC_RTK_PRIV; + } +#endif + + if (strlen(rtw_country_code) != 2 + || is_alpha(rtw_country_code[0]) == _FALSE + || is_alpha(rtw_country_code[1]) == _FALSE + ) { + if (rtw_country_code != rtw_country_unspecified) + RTW_ERR("%s discard rtw_country_code not in alpha2\n", __func__); + _rtw_memset(registry_par->alpha2, 0xFF, 2); + } else + _rtw_memcpy(registry_par->alpha2, rtw_country_code, 2); + + registry_par->channel_plan = (u8)rtw_channel_plan; + rtw_regsty_load_excl_chs(registry_par); + + registry_par->full_ch_in_p2p_handshake = (u8)rtw_full_ch_in_p2p_handshake; +#ifdef CONFIG_BT_COEXIST + registry_par->btcoex = (u8)rtw_btcoex_enable; + registry_par->bt_iso = (u8)rtw_bt_iso; + registry_par->bt_sco = (u8)rtw_bt_sco; + registry_par->bt_ampdu = (u8)rtw_bt_ampdu; + registry_par->ant_num = (u8)rtw_ant_num; + registry_par->single_ant_path = (u8) rtw_single_ant_path; +#endif + + registry_par->bAcceptAddbaReq = (u8)rtw_AcceptAddbaReq; + + registry_par->antdiv_cfg = (u8)rtw_antdiv_cfg; + registry_par->antdiv_type = (u8)rtw_antdiv_type; + + registry_par->drv_ant_band_switch = (u8) rtw_drv_ant_band_switch; + + registry_par->switch_usb_mode = (u8)rtw_switch_usb_mode; +#ifdef SUPPORT_HW_RFOFF_DETECTED + registry_par->hwpdn_mode = (u8)rtw_hwpdn_mode;/* 0:disable,1:enable,2:by EFUSE config */ + registry_par->hwpwrp_detect = (u8)rtw_hwpwrp_detect;/* 0:disable,1:enable */ +#endif + + registry_par->hw_wps_pbc = (u8)rtw_hw_wps_pbc; + +#ifdef CONFIG_ADAPTOR_INFO_CACHING_FILE + snprintf(registry_par->adaptor_info_caching_file_path, PATH_LENGTH_MAX, "%s", rtw_adaptor_info_caching_file_path); + registry_par->adaptor_info_caching_file_path[PATH_LENGTH_MAX - 1] = 0; +#endif + +#ifdef CONFIG_LAYER2_ROAMING + registry_par->max_roaming_times = (u8)rtw_max_roaming_times; +#endif + +#ifdef CONFIG_IOL + registry_par->fw_iol = rtw_fw_iol; +#endif + +#ifdef CONFIG_80211D + registry_par->enable80211d = (u8)rtw_80211d; +#endif + + snprintf(registry_par->ifname, 16, "%s", ifname); + snprintf(registry_par->if2name, 16, "%s", if2name); + + registry_par->notch_filter = (u8)rtw_notch_filter; + +#ifdef CONFIG_CONCURRENT_MODE + registry_par->virtual_iface_num = (u8)rtw_virtual_iface_num; +#ifdef CONFIG_P2P + registry_par->sel_p2p_iface = (u8)rtw_sel_p2p_iface; + RTW_INFO("%s, Select P2P interface: iface_id:%d\n", __func__, registry_par->sel_p2p_iface); +#endif +#endif + registry_par->pll_ref_clk_sel = (u8)rtw_pll_ref_clk_sel; + +#if CONFIG_TXPWR_LIMIT + registry_par->RegEnableTxPowerLimit = (u8)rtw_tx_pwr_lmt_enable; +#endif + registry_par->RegEnableTxPowerByRate = (u8)rtw_tx_pwr_by_rate; + + rtw_regsty_load_target_tx_power(registry_par); + + registry_par->antenna_gain = (s16)rtw_antenna_gain; + + registry_par->tsf_update_pause_factor = (u8)rtw_tsf_update_pause_factor; + registry_par->tsf_update_restore_factor = (u8)rtw_tsf_update_restore_factor; + + registry_par->TxBBSwing_2G = (s8)rtw_TxBBSwing_2G; + registry_par->TxBBSwing_5G = (s8)rtw_TxBBSwing_5G; + registry_par->bEn_RFE = 1; + registry_par->RFE_Type = (u8)rtw_RFE_type; + registry_par->PowerTracking_Type = (u8)rtw_powertracking_type; + registry_par->AmplifierType_2G = (u8)rtw_amplifier_type_2g; + registry_par->AmplifierType_5G = (u8)rtw_amplifier_type_5g; + registry_par->GLNA_Type = (u8)rtw_GLNA_type; +#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + registry_par->load_phy_file = (u8)rtw_load_phy_file; + registry_par->RegDecryptCustomFile = (u8)rtw_decrypt_phy_file; +#endif + registry_par->qos_opt_enable = (u8)rtw_qos_opt_enable; + + registry_par->hiq_filter = (u8)rtw_hiq_filter; + + registry_par->adaptivity_en = (u8)rtw_adaptivity_en; + registry_par->adaptivity_mode = (u8)rtw_adaptivity_mode; + registry_par->adaptivity_th_l2h_ini = (s8)rtw_adaptivity_th_l2h_ini; + registry_par->adaptivity_th_edcca_hl_diff = (s8)rtw_adaptivity_th_edcca_hl_diff; + +#ifdef CONFIG_DYNAMIC_SOML + registry_par->dyn_soml_en = (u8)rtw_dynamic_soml_en; + registry_par->dyn_soml_train_num = (u8)rtw_dynamic_soml_train_num; + registry_par->dyn_soml_interval = (u8)rtw_dynamic_soml_interval; + registry_par->dyn_soml_period = (u8)rtw_dynamic_soml_period; + registry_par->dyn_soml_delay = (u8)rtw_dynamic_soml_delay; +#endif + + registry_par->boffefusemask = (u8)rtw_OffEfuseMask; + registry_par->bFileMaskEfuse = (u8)rtw_FileMaskEfuse; + registry_par->bBTFileMaskEfuse = (u8)rtw_FileMaskEfuse; + +#ifdef CONFIG_RTW_ACS + registry_par->acs_mode = (u8)rtw_acs; + registry_par->acs_auto_scan = (u8)rtw_acs_auto_scan; +#endif +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + registry_par->nm_mode = (u8)rtw_nm; +#endif + registry_par->reg_rxgain_offset_2g = (u32) rtw_rxgain_offset_2g; + registry_par->reg_rxgain_offset_5gl = (u32) rtw_rxgain_offset_5gl; + registry_par->reg_rxgain_offset_5gm = (u32) rtw_rxgain_offset_5gm; + registry_par->reg_rxgain_offset_5gh = (u32) rtw_rxgain_offset_5gh; + +#ifdef CONFIG_DFS_MASTER + registry_par->dfs_region_domain = (u8)rtw_dfs_region_domain; + #ifdef CONFIG_REGD_SRC_FROM_OS + if (rtw_regd_src == REGD_SRC_OS && registry_par->dfs_region_domain != RTW_DFS_REGD_NONE) { + RTW_WARN("%s force disable radar detection capability when regd_src is OS\n", __func__); + registry_par->dfs_region_domain = RTW_DFS_REGD_NONE; + } + #endif +#endif + + registry_par->amsdu_mode = (u8)rtw_amsdu_mode; + +#ifdef CONFIG_MCC_MODE + registry_par->en_mcc = (u8)rtw_en_mcc; + registry_par->rtw_mcc_ap_bw20_target_tx_tp = (u32)rtw_mcc_ap_bw20_target_tx_tp; + registry_par->rtw_mcc_ap_bw40_target_tx_tp = (u32)rtw_mcc_ap_bw40_target_tx_tp; + registry_par->rtw_mcc_ap_bw80_target_tx_tp = (u32)rtw_mcc_ap_bw80_target_tx_tp; + registry_par->rtw_mcc_sta_bw20_target_tx_tp = (u32)rtw_mcc_sta_bw20_target_tx_tp; + registry_par->rtw_mcc_sta_bw40_target_tx_tp = (u32)rtw_mcc_sta_bw40_target_tx_tp; + registry_par->rtw_mcc_sta_bw80_target_tx_tp = (u32)rtw_mcc_sta_bw80_target_tx_tp; + registry_par->rtw_mcc_single_tx_cri = (u32)rtw_mcc_single_tx_cri; + registry_par->rtw_mcc_policy_table_idx = rtw_mcc_policy_table_idx; + registry_par->rtw_mcc_duration = (u8)rtw_mcc_duration; + registry_par->rtw_mcc_enable_runtime_duration = rtw_mcc_enable_runtime_duration; + registry_par->rtw_mcc_phydm_offload = rtw_mcc_phydm_offload; +#endif /*CONFIG_MCC_MODE */ + +#ifdef CONFIG_WOWLAN + registry_par->wowlan_enable = rtw_wow_enable; + registry_par->wakeup_event = rtw_wakeup_event; + registry_par->suspend_type = rtw_suspend_type; +#endif + +#if defined(CONFIG_SDIO_HCI) && defined(CONFIG_PREALLOC_RX_SKB_BUFFER) + if (rtw_recvbuf_nr != NR_RECVBUFF) { + RTW_WARN("CONFIG_PREALLOC_RX_SKB_BUFFER && CONFIG_SDIO_HCI, force recvbuf_nr to NR_RECVBUFF(%d)\n", NR_RECVBUFF); + rtw_recvbuf_nr = NR_RECVBUFF; + } +#endif + registry_par->recvbuf_nr = rtw_recvbuf_nr; + +#ifdef CONFIG_SUPPORT_TRX_SHARED + registry_par->trx_share_mode = rtw_trx_share_mode; +#endif + registry_par->wowlan_sta_mix_mode = rtw_wowlan_sta_mix_mode; + +#ifdef CONFIG_PCI_HCI + registry_par->pci_aspm_config = rtw_pci_aspm_enable; + registry_par->pci_dynamic_aspm_linkctrl = rtw_pci_dynamic_aspm_linkctrl; +#endif + +#ifdef CONFIG_RTW_NAPI + registry_par->en_napi = (u8)rtw_en_napi; +#ifdef CONFIG_RTW_NAPI_DYNAMIC + registry_par->napi_threshold = (u32)rtw_napi_threshold; +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ +#ifdef CONFIG_RTW_GRO + registry_par->en_gro = (u8)rtw_en_gro; + if (!registry_par->en_napi && registry_par->en_gro) { + registry_par->en_gro = 0; + RTW_WARN("Disable GRO because NAPI is not enabled\n"); + } +#endif /* CONFIG_RTW_GRO */ +#endif /* CONFIG_RTW_NAPI */ + + registry_par->iqk_fw_offload = (u8)rtw_iqk_fw_offload; + registry_par->ch_switch_offload = (u8)rtw_ch_switch_offload; + +#ifdef CONFIG_TDLS + registry_par->en_tdls = rtw_en_tdls; +#endif + +#ifdef CONFIG_ADVANCE_OTA + registry_par->adv_ota = rtw_advnace_ota; +#endif +#ifdef CONFIG_FW_OFFLOAD_PARAM_INIT + registry_par->fw_param_init = rtw_fw_param_init; +#endif +#ifdef CONFIG_AP_MODE + registry_par->bmc_tx_rate = rtw_bmc_tx_rate; + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + registry_par->ap_src_b2u_flags = rtw_ap_src_b2u_flags; + registry_par->ap_fwd_b2u_flags = rtw_ap_fwd_b2u_flags; + #endif +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_RTW_MESH + #if CONFIG_RTW_MESH_DATA_BMC_TO_UC + registry_par->msrc_b2u_flags = rtw_msrc_b2u_flags; + registry_par->mfwd_b2u_flags = rtw_mfwd_b2u_flags; + #endif +#endif /* CONFIG_RTW_MESH */ + +#ifdef CONFIG_FW_HANDLE_TXBCN + registry_par->fw_tbtt_rpt = rtw_tbtt_rpt; +#endif + registry_par->phydm_ability = rtw_phydm_ability; + registry_par->halrf_ability = rtw_halrf_ability; +#ifdef CONFIG_RTW_MESH + registry_par->peer_alive_based_preq = rtw_peer_alive_based_preq; +#endif + +#ifdef RTW_BUSY_DENY_SCAN + registry_par->scan_interval_thr = rtw_scan_interval_thr; +#endif + +#ifdef CONFIG_RTL8822C_XCAP_NEW_POLICY + registry_par->rtw_8822c_xcap_overwrite = (u8)rtw_8822c_xcap_overwrite; +#endif + +#ifdef CONFIG_RTW_MULTI_AP + rtw_regsty_init_unassoc_sta_param(registry_par); +#endif + + return status; +} + +/** + * rtw_net_set_mac_address + * This callback function is used for the Media Access Control address + * of each net_device needs to be changed. + * + * Arguments: + * @pnetdev: net_device pointer. + * @addr: new MAC address. + * + * Return: + * ret = 0: Permit to change net_device's MAC address. + * ret = -1 (Default): Operation not permitted. + * + * Auther: Arvin Liu + * Date: 2015/05/29 + */ +static int rtw_net_set_mac_address(struct net_device *pnetdev, void *addr) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct sockaddr *sa = (struct sockaddr *)addr; + int ret = -1; + + /* only the net_device is in down state to permit modifying mac addr */ + if ((pnetdev->flags & IFF_UP) == _TRUE) { + RTW_INFO(FUNC_ADPT_FMT": The net_device's is not in down state\n" + , FUNC_ADPT_ARG(padapter)); + + return ret; + } + + /* if the net_device is linked, it's not permit to modify mac addr */ + if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) || + check_fwstate(pmlmepriv, WIFI_ASOC_STATE) || + check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY)) { + RTW_INFO(FUNC_ADPT_FMT": The net_device's is not idle currently\n" + , FUNC_ADPT_ARG(padapter)); + + return ret; + } + + /* check whether the input mac address is valid to permit modifying mac addr */ + if (rtw_check_invalid_mac_address(sa->sa_data, _FALSE) == _TRUE) { + RTW_INFO(FUNC_ADPT_FMT": Invalid Mac Addr for "MAC_FMT"\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(sa->sa_data)); + + return ret; + } + + _rtw_memcpy(adapter_mac_addr(padapter), sa->sa_data, ETH_ALEN); /* set mac addr to adapter */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 17, 0)) + eth_hw_addr_set(pnetdev, sa->sa_data); +#else + _rtw_memcpy(pnetdev->dev_addr, sa->sa_data, ETH_ALEN); /* set mac addr to net_device */ +#endif + + rtw_hal_set_hw_macaddr(padapter, sa->sa_data); + + RTW_INFO(FUNC_ADPT_FMT": Set Mac Addr to "MAC_FMT" Successfully\n" + , FUNC_ADPT_ARG(padapter), MAC_ARG(sa->sa_data)); + + ret = 0; + + return ret; +} + +static struct net_device_stats *rtw_net_get_stats(struct net_device *pnetdev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct recv_priv *precvpriv = &(padapter->recvpriv); + + padapter->stats.tx_packets = pxmitpriv->tx_pkts;/* pxmitpriv->tx_pkts++; */ + padapter->stats.rx_packets = precvpriv->rx_pkts;/* precvpriv->rx_pkts++; */ + padapter->stats.tx_dropped = pxmitpriv->tx_drop; + padapter->stats.rx_dropped = precvpriv->rx_drop; + padapter->stats.tx_bytes = pxmitpriv->tx_bytes; + padapter->stats.rx_bytes = precvpriv->rx_bytes; + + return &padapter->stats; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) +/* + * AC to queue mapping + * + * AC_VO -> queue 0 + * AC_VI -> queue 1 + * AC_BE -> queue 2 + * AC_BK -> queue 3 + */ +static const u16 rtw_1d_to_queue[8] = { 2, 3, 3, 2, 1, 1, 0, 0 }; + +/* Given a data frame determine the 802.1p/1d tag to use. */ +unsigned int rtw_classify8021d(struct sk_buff *skb) +{ + unsigned int dscp; + + /* skb->priority values from 256->263 are magic values to + * directly indicate a specific 802.1d priority. This is used + * to allow 802.1d priority to be passed directly in from VLAN + * tags, etc. + */ + if (skb->priority >= 256 && skb->priority <= 263) + return skb->priority - 256; + + switch (skb->protocol) { + case htons(ETH_P_IP): + dscp = ip_hdr(skb)->tos & 0xfc; + break; + default: + return 0; + } + + return dscp >> 5; +} + + +static u16 rtw_select_queue(struct net_device *dev, struct sk_buff *skb +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 13, 0) + #if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 19, 0) + , struct net_device *sb_dev + #else + , void *accel_priv + #endif + #if ((LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) && (LINUX_VERSION_CODE < KERNEL_VERSION(5, 2, 0))) + , select_queue_fallback_t fallback + #endif +#endif +) +{ + _adapter *padapter = rtw_netdev_priv(dev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + skb->priority = rtw_classify8021d(skb); + + if (pmlmepriv->acm_mask != 0) + skb->priority = qos_acm(pmlmepriv->acm_mask, skb->priority); + + return rtw_1d_to_queue[skb->priority]; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) */ + +u16 rtw_os_recv_select_queue(u8 *msdu, enum rtw_rx_llc_hdl llc_hdl) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + u32 priority = 0; + + if (llc_hdl == RTW_RX_LLC_REMOVE) { + u16 eth_type = RTW_GET_BE16(msdu + SNAP_SIZE); + + if (eth_type == ETH_P_IP) { + struct iphdr *iphdr = (struct iphdr *)(msdu + SNAP_SIZE + 2); + unsigned int dscp = iphdr->tos & 0xfc; + + priority = dscp >> 5; + } + } + + return rtw_1d_to_queue[priority]; +#else + return 0; +#endif +} + +static u8 is_rtw_ndev(struct net_device *ndev) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) + return ndev->netdev_ops + && ndev->netdev_ops->ndo_do_ioctl + && ndev->netdev_ops->ndo_do_ioctl == rtw_ioctl; +#else + return ndev->do_ioctl + && ndev->do_ioctl == rtw_ioctl; +#endif +} + +static int rtw_ndev_notifier_call(struct notifier_block *nb, unsigned long state, void *ptr) +{ + struct net_device *ndev; + + if (ptr == NULL) + return NOTIFY_DONE; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 11, 0)) + ndev = netdev_notifier_info_to_dev(ptr); +#else + ndev = ptr; +#endif + + if (ndev == NULL) + return NOTIFY_DONE; + + if (!is_rtw_ndev(ndev)) + return NOTIFY_DONE; + + RTW_INFO(FUNC_NDEV_FMT" state:%lu\n", FUNC_NDEV_ARG(ndev), state); + + switch (state) { + case NETDEV_CHANGENAME: + rtw_adapter_proc_replace(ndev); + break; + #ifdef CONFIG_NEW_NETDEV_HDL + case NETDEV_PRE_UP : + { + _adapter *adapter = rtw_netdev_priv(ndev); + + rtw_pwr_wakeup(adapter); + } + break; + #endif + } + + return NOTIFY_DONE; +} + +static struct notifier_block rtw_ndev_notifier = { + .notifier_call = rtw_ndev_notifier_call, +}; + +int rtw_ndev_notifier_register(void) +{ + return register_netdevice_notifier(&rtw_ndev_notifier); +} + +void rtw_ndev_notifier_unregister(void) +{ + unregister_netdevice_notifier(&rtw_ndev_notifier); +} + +int rtw_ndev_init(struct net_device *dev) +{ + _adapter *adapter = rtw_netdev_priv(dev); + + RTW_PRINT(FUNC_ADPT_FMT" if%d mac_addr="MAC_FMT"\n" + , FUNC_ADPT_ARG(adapter), (adapter->iface_id + 1), MAC_ARG(dev->dev_addr)); + strncpy(adapter->old_ifname, dev->name, IFNAMSIZ); + adapter->old_ifname[IFNAMSIZ - 1] = '\0'; + rtw_adapter_proc_init(dev); + + return 0; +} + +void rtw_ndev_uninit(struct net_device *dev) +{ + _adapter *adapter = rtw_netdev_priv(dev); + + RTW_PRINT(FUNC_ADPT_FMT" if%d\n" + , FUNC_ADPT_ARG(adapter), (adapter->iface_id + 1)); + rtw_adapter_proc_deinit(dev); +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) +static const struct net_device_ops rtw_netdev_ops = { + .ndo_init = rtw_ndev_init, + .ndo_uninit = rtw_ndev_uninit, + .ndo_open = netdev_open, + .ndo_stop = netdev_close, + .ndo_start_xmit = rtw_xmit_entry, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + .ndo_select_queue = rtw_select_queue, +#endif + .ndo_set_mac_address = rtw_net_set_mac_address, + .ndo_get_stats = rtw_net_get_stats, + .ndo_do_ioctl = rtw_ioctl, +}; +#endif + +int rtw_init_netdev_name(struct net_device *pnetdev, const char *ifname) +{ +#ifdef CONFIG_EASY_REPLACEMENT + _adapter *padapter = rtw_netdev_priv(pnetdev); + struct net_device *TargetNetdev = NULL; + _adapter *TargetAdapter = NULL; + + if (padapter->bDongle == 1) { + TargetNetdev = rtw_get_same_net_ndev_by_name(pnetdev, "wlan0"); + if (TargetNetdev) { + RTW_INFO("Force onboard module driver disappear !!!\n"); + TargetAdapter = rtw_netdev_priv(TargetNetdev); + TargetAdapter->DriverState = DRIVER_DISAPPEAR; + + padapter->pid[0] = TargetAdapter->pid[0]; + padapter->pid[1] = TargetAdapter->pid[1]; + padapter->pid[2] = TargetAdapter->pid[2]; + + dev_put(TargetNetdev); + unregister_netdev(TargetNetdev); + + padapter->DriverState = DRIVER_REPLACE_DONGLE; + } + } +#endif /* CONFIG_EASY_REPLACEMENT */ + + if (dev_alloc_name(pnetdev, ifname) < 0) + RTW_ERR("dev_alloc_name, fail!\n"); + + rtw_netif_carrier_off(pnetdev); + /* rtw_netif_stop_queue(pnetdev); */ + + return 0; +} + +void rtw_hook_if_ops(struct net_device *ndev) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) + ndev->netdev_ops = &rtw_netdev_ops; +#else + ndev->init = rtw_ndev_init; + ndev->uninit = rtw_ndev_uninit; + ndev->open = netdev_open; + ndev->stop = netdev_close; + ndev->hard_start_xmit = rtw_xmit_entry; + ndev->set_mac_address = rtw_net_set_mac_address; + ndev->get_stats = rtw_net_get_stats; + ndev->do_ioctl = rtw_ioctl; +#endif +} + +#ifdef CONFIG_CONCURRENT_MODE +static void rtw_hook_vir_if_ops(struct net_device *ndev); +#endif +struct net_device *rtw_init_netdev(_adapter *old_padapter) +{ + _adapter *padapter; + struct net_device *pnetdev; + + if (old_padapter != NULL) { + rtw_os_ndev_free(old_padapter); + pnetdev = rtw_alloc_etherdev_with_old_priv(sizeof(_adapter), (void *)old_padapter); + } else + pnetdev = rtw_alloc_etherdev(sizeof(_adapter)); + + if (!pnetdev) + return NULL; + + padapter = rtw_netdev_priv(pnetdev); + padapter->pnetdev = pnetdev; + +#if LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 24) + SET_MODULE_OWNER(pnetdev); +#endif + + rtw_hook_if_ops(pnetdev); +#ifdef CONFIG_CONCURRENT_MODE + if (!is_primary_adapter(padapter)) + rtw_hook_vir_if_ops(pnetdev); +#endif /* CONFIG_CONCURRENT_MODE */ + + +#ifdef CONFIG_TCP_CSUM_OFFLOAD_TX + pnetdev->features |= (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM); +#if LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39) + pnetdev->hw_features |= (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM); +#endif +#endif + +#ifdef CONFIG_RTW_NETIF_SG + pnetdev->features |= NETIF_F_SG; +#if LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39) + pnetdev->hw_features |= NETIF_F_SG; +#endif +#endif + + if ((pnetdev->features & NETIF_F_SG) && (pnetdev->features & NETIF_F_IP_CSUM)) { + pnetdev->features |= (NETIF_F_TSO | NETIF_F_GSO); +#if LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39) + pnetdev->hw_features |= (NETIF_F_TSO | NETIF_F_GSO); +#endif + } + /* pnetdev->tx_timeout = NULL; */ + pnetdev->watchdog_timeo = HZ * 3; /* 3 second timeout */ + +#ifdef CONFIG_WIRELESS_EXT + pnetdev->wireless_handlers = (struct iw_handler_def *)&rtw_handlers_def; +#endif + +#ifdef WIRELESS_SPY + /* priv->wireless_data.spy_data = &priv->spy_data; */ + /* pnetdev->wireless_data = &priv->wireless_data; */ +#endif + + return pnetdev; +} + +int rtw_os_ndev_alloc(_adapter *adapter) +{ + int ret = _FAIL; + struct net_device *ndev = NULL; + + ndev = rtw_init_netdev(adapter); + if (ndev == NULL) { + rtw_warn_on(1); + goto exit; + } +#if LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0) + SET_NETDEV_DEV(ndev, dvobj_to_dev(adapter_to_dvobj(adapter))); +#endif + +#ifdef CONFIG_PCI_HCI + if (adapter_to_dvobj(adapter)->bdma64) + ndev->features |= NETIF_F_HIGHDMA; + ndev->irq = adapter_to_dvobj(adapter)->irq; +#endif + +#if defined(CONFIG_IOCTL_CFG80211) + if (rtw_cfg80211_ndev_res_alloc(adapter) != _SUCCESS) { + rtw_warn_on(1); + } else +#endif + ret = _SUCCESS; + + if (ret != _SUCCESS && ndev) + rtw_free_netdev(ndev); +exit: + return ret; +} + +void rtw_os_ndev_free(_adapter *adapter) +{ +#if defined(CONFIG_IOCTL_CFG80211) + rtw_cfg80211_ndev_res_free(adapter); +#endif + + if (adapter->pnetdev) { + rtw_free_netdev(adapter->pnetdev); + adapter->pnetdev = NULL; + } +} + +/* For ethtool +++ */ +#ifdef CONFIG_IOCTL_CFG80211 +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 7, 8)) +static void rtw_ethtool_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info) +{ + struct wireless_dev *wdev = NULL; + _adapter *padapter = NULL; + HAL_DATA_TYPE *hal_data = NULL; + + wdev = dev->ieee80211_ptr; + if (wdev) { + strlcpy(info->driver, wiphy_dev(wdev->wiphy)->driver->name, + sizeof(info->driver)); + } else { + strlcpy(info->driver, "N/A", sizeof(info->driver)); + } + + strlcpy(info->version, DRIVERVERSION, sizeof(info->version)); + + padapter = (_adapter *)rtw_netdev_priv(dev); + if (padapter) { + hal_data = GET_HAL_DATA(padapter); + } + + if (hal_data) { + scnprintf(info->fw_version, sizeof(info->fw_version), "%d.%d", + hal_data->firmware_version, hal_data->firmware_sub_version); + } else { + strlcpy(info->fw_version, "N/A", sizeof(info->fw_version)); + } + + strlcpy(info->bus_info, dev_name(wiphy_dev(wdev->wiphy)), + sizeof(info->bus_info)); +} + +static const char rtw_ethtool_gstrings_sta_stats[][ETH_GSTRING_LEN] = { + "rx_packets", "rx_bytes", "rx_dropped", + "tx_packets", "tx_bytes", "tx_dropped", +}; + +#define RTW_ETHTOOL_STATS_LEN ARRAY_SIZE(rtw_ethtool_gstrings_sta_stats) + +static int rtw_ethtool_get_sset_count(struct net_device *dev, int sset) +{ + int rv = 0; + + if (sset == ETH_SS_STATS) + rv += RTW_ETHTOOL_STATS_LEN; + + if (rv == 0) + return -EOPNOTSUPP; + + return rv; +} + +static void rtw_ethtool_get_strings(struct net_device *dev, u32 sset, u8 *data) +{ + int sz_sta_stats = 0; + + if (sset == ETH_SS_STATS) { + sz_sta_stats = sizeof(rtw_ethtool_gstrings_sta_stats); + memcpy(data, rtw_ethtool_gstrings_sta_stats, sz_sta_stats); + } +} + +static void rtw_ethtool_get_stats(struct net_device *dev, + struct ethtool_stats *stats, + u64 *data) +{ + int i = 0; + _adapter *padapter = NULL; + struct xmit_priv *pxmitpriv = NULL; + struct recv_priv *precvpriv = NULL; + + memset(data, 0, sizeof(u64) * RTW_ETHTOOL_STATS_LEN); + + padapter = (_adapter *)rtw_netdev_priv(dev); + if (padapter) { + pxmitpriv = &(padapter->xmitpriv); + precvpriv = &(padapter->recvpriv); + + data[i++] = precvpriv->rx_pkts; + data[i++] = precvpriv->rx_bytes; + data[i++] = precvpriv->rx_drop; + + data[i++] = pxmitpriv->tx_pkts; + data[i++] = pxmitpriv->tx_bytes; + data[i++] = pxmitpriv->tx_drop; + } else { + data[i++] = 0; + data[i++] = 0; + data[i++] = 0; + + data[i++] = 0; + data[i++] = 0; + data[i++] = 0; + } +} + +static const struct ethtool_ops rtw_ethtool_ops = { + .get_drvinfo = rtw_ethtool_get_drvinfo, + .get_link = ethtool_op_get_link, + .get_strings = rtw_ethtool_get_strings, + .get_ethtool_stats = rtw_ethtool_get_stats, + .get_sset_count = rtw_ethtool_get_sset_count, +}; +#endif // LINUX_VERSION_CODE >= 3.7.8 +#endif /* CONFIG_IOCTL_CFG80211 */ +/* For ethtool --- */ + +int rtw_os_ndev_register(_adapter *adapter, const char *name) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + int ret = _SUCCESS; + struct net_device *ndev = adapter->pnetdev; + u8 rtnl_lock_needed = rtw_rtnl_lock_needed(dvobj); + +#ifdef CONFIG_RTW_NAPI +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 1, 0)) + netif_napi_add_weight(ndev, &adapter->napi, rtw_recv_napi_poll, RTL_NAPI_WEIGHT); +#else + netif_napi_add(ndev, &adapter->napi, rtw_recv_napi_poll, RTL_NAPI_WEIGHT); +#endif +#endif /* CONFIG_RTW_NAPI */ + +#if defined(CONFIG_IOCTL_CFG80211) + if (rtw_cfg80211_ndev_res_register(adapter) != _SUCCESS) { + rtw_warn_on(1); + ret = _FAIL; + goto exit; + } + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 7, 8)) + netdev_set_default_ethtool_ops(ndev, &rtw_ethtool_ops); +#endif /* LINUX_VERSION_CODE >= 3.7.8 */ +#endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) && defined(CONFIG_PCI_HCI) + ndev->gro_flush_timeout = 100000; +#endif + /* alloc netdev name */ + rtw_init_netdev_name(ndev, name); + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 17, 0)) + eth_hw_addr_set(ndev, adapter_mac_addr(adapter)); +#else + _rtw_memcpy(ndev->dev_addr, adapter_mac_addr(adapter), ETH_ALEN); +#endif + + /* Tell the network stack we exist */ + + if (rtnl_lock_needed) + ret = (register_netdev(ndev) == 0) ? _SUCCESS : _FAIL; + else + ret = (register_netdevice(ndev) == 0) ? _SUCCESS : _FAIL; + + if (ret == _SUCCESS) + adapter->registered = 1; + else + RTW_INFO(FUNC_NDEV_FMT" if%d Failed!\n", FUNC_NDEV_ARG(ndev), (adapter->iface_id + 1)); + +#if defined(CONFIG_IOCTL_CFG80211) + if (ret != _SUCCESS) { + rtw_cfg80211_ndev_res_unregister(adapter); + #if !defined(RTW_SINGLE_WIPHY) + rtw_wiphy_unregister(adapter_to_wiphy(adapter)); + #endif + } +#endif + +#if defined(CONFIG_IOCTL_CFG80211) +exit: +#endif +#ifdef CONFIG_RTW_NAPI + if (ret != _SUCCESS) + netif_napi_del(&adapter->napi); +#endif /* CONFIG_RTW_NAPI */ + + return ret; +} + +void rtw_os_ndev_unregister(_adapter *adapter) +{ + struct net_device *netdev = NULL; + + if (adapter == NULL || adapter->registered == 0) + return; + + adapter->ndev_unregistering = 1; + + netdev = adapter->pnetdev; + +#if defined(CONFIG_IOCTL_CFG80211) + rtw_cfg80211_ndev_res_unregister(adapter); +#endif + + if ((adapter->DriverState != DRIVER_DISAPPEAR) && netdev) { + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 rtnl_lock_needed = rtw_rtnl_lock_needed(dvobj); + + if (rtnl_lock_needed) + unregister_netdev(netdev); + else + unregister_netdevice(netdev); + } + +#if defined(CONFIG_IOCTL_CFG80211) && !defined(RTW_SINGLE_WIPHY) +#ifdef CONFIG_RFKILL_POLL + rtw_cfg80211_deinit_rfkill(adapter_to_wiphy(adapter)); +#endif + rtw_wiphy_unregister(adapter_to_wiphy(adapter)); +#endif + +#ifdef CONFIG_RTW_NAPI + if (adapter->napi_state == NAPI_ENABLE) { + napi_disable(&adapter->napi); + adapter->napi_state = NAPI_DISABLE; + } + netif_napi_del(&adapter->napi); +#endif /* CONFIG_RTW_NAPI */ + + adapter->registered = 0; + adapter->ndev_unregistering = 0; +} + +/** + * rtw_os_ndev_init - Allocate and register OS layer net device and relating structures for @adapter + * @adapter: the adapter on which this function applies + * @name: the requesting net device name + * + * Returns: + * _SUCCESS or _FAIL + */ +int rtw_os_ndev_init(_adapter *adapter, const char *name) +{ + int ret = _FAIL; + + if (rtw_os_ndev_alloc(adapter) != _SUCCESS) + goto exit; + + if (rtw_os_ndev_register(adapter, name) != _SUCCESS) + goto os_ndev_free; + + ret = _SUCCESS; + +os_ndev_free: + if (ret != _SUCCESS) + rtw_os_ndev_free(adapter); +exit: + return ret; +} + +/** + * rtw_os_ndev_deinit - Unregister and free OS layer net device and relating structures for @adapter + * @adapter: the adapter on which this function applies + */ +void rtw_os_ndev_deinit(_adapter *adapter) +{ + rtw_os_ndev_unregister(adapter); + rtw_os_ndev_free(adapter); +} + +int rtw_os_ndevs_alloc(struct dvobj_priv *dvobj) +{ + int i, status = _SUCCESS; + _adapter *adapter; + +#if defined(CONFIG_IOCTL_CFG80211) + if (rtw_cfg80211_dev_res_alloc(dvobj) != _SUCCESS) { + rtw_warn_on(1); + return _FAIL; + } +#endif + + for (i = 0; i < dvobj->iface_nums; i++) { + + if (i >= CONFIG_IFACE_NUMBER) { + RTW_ERR("%s %d >= CONFIG_IFACE_NUMBER(%d)\n", __func__, i, CONFIG_IFACE_NUMBER); + rtw_warn_on(1); + continue; + } + + adapter = dvobj->padapters[i]; + if (adapter && !adapter->pnetdev) { + + #ifdef CONFIG_RTW_DYNAMIC_NDEV + if (!is_primary_adapter(adapter)) + continue; + #endif + + status = rtw_os_ndev_alloc(adapter); + if (status != _SUCCESS) { + rtw_warn_on(1); + break; + } + } + } + + if (status != _SUCCESS) { + for (; i >= 0; i--) { + adapter = dvobj->padapters[i]; + if (adapter && adapter->pnetdev) + rtw_os_ndev_free(adapter); + } + } + +#if defined(CONFIG_IOCTL_CFG80211) + if (status != _SUCCESS) + rtw_cfg80211_dev_res_free(dvobj); +#endif + + return status; +} + +void rtw_os_ndevs_free(struct dvobj_priv *dvobj) +{ + int i; + _adapter *adapter = NULL; + + for (i = 0; i < dvobj->iface_nums; i++) { + + if (i >= CONFIG_IFACE_NUMBER) { + RTW_ERR("%s %d >= CONFIG_IFACE_NUMBER(%d)\n", __func__, i, CONFIG_IFACE_NUMBER); + rtw_warn_on(1); + continue; + } + + adapter = dvobj->padapters[i]; + + if (adapter == NULL) + continue; + + rtw_os_ndev_free(adapter); + } + +#if defined(CONFIG_IOCTL_CFG80211) + rtw_cfg80211_dev_res_free(dvobj); +#endif +} + +u32 rtw_start_drv_threads(_adapter *padapter) +{ + u32 _status = _SUCCESS; + + RTW_INFO(FUNC_ADPT_FMT" enter\n", FUNC_ADPT_ARG(padapter)); + +#ifdef CONFIG_XMIT_THREAD_MODE +#if defined(CONFIG_SDIO_HCI) + if (is_primary_adapter(padapter)) +#endif + { + if (padapter->xmitThread == NULL) { + RTW_INFO(FUNC_ADPT_FMT " start RTW_XMIT_THREAD\n", FUNC_ADPT_ARG(padapter)); + padapter->xmitThread = kthread_run(rtw_xmit_thread, padapter, "RTW_XMIT_THREAD"); + if (IS_ERR(padapter->xmitThread)) { + padapter->xmitThread = NULL; + _status = _FAIL; + } + } + } +#endif /* #ifdef CONFIG_XMIT_THREAD_MODE */ + +#ifdef CONFIG_RECV_THREAD_MODE + if (is_primary_adapter(padapter)) { + if (padapter->recvThread == NULL) { + RTW_INFO(FUNC_ADPT_FMT " start RTW_RECV_THREAD\n", FUNC_ADPT_ARG(padapter)); + padapter->recvThread = kthread_run(rtw_recv_thread, padapter, "RTW_RECV_THREAD"); + if (IS_ERR(padapter->recvThread)) { + padapter->recvThread = NULL; + _status = _FAIL; + } + } + } +#endif + + if (is_primary_adapter(padapter)) { + if (padapter->cmdThread == NULL) { + RTW_INFO(FUNC_ADPT_FMT " start RTW_CMD_THREAD\n", FUNC_ADPT_ARG(padapter)); + padapter->cmdThread = kthread_run(rtw_cmd_thread, padapter, "RTW_CMD_THREAD"); + if (IS_ERR(padapter->cmdThread)) { + padapter->cmdThread = NULL; + _status = _FAIL; + } + else + _rtw_down_sema(&padapter->cmdpriv.start_cmdthread_sema); /* wait for cmd_thread to run */ + } + } + + +#ifdef CONFIG_EVENT_THREAD_MODE + if (padapter->evtThread == NULL) { + RTW_INFO(FUNC_ADPT_FMT " start RTW_EVENT_THREAD\n", FUNC_ADPT_ARG(padapter)); + padapter->evtThread = kthread_run(event_thread, padapter, "RTW_EVENT_THREAD"); + if (IS_ERR(padapter->evtThread)) { + padapter->evtThread = NULL; + _status = _FAIL; + } + } +#endif + + rtw_hal_start_thread(padapter); + return _status; + +} + +void rtw_stop_drv_threads(_adapter *padapter) +{ + RTW_INFO(FUNC_ADPT_FMT" enter\n", FUNC_ADPT_ARG(padapter)); + if (is_primary_adapter(padapter)) + rtw_stop_cmd_thread(padapter); + +#ifdef CONFIG_EVENT_THREAD_MODE + if (padapter->evtThread) { + _rtw_up_sema(&padapter->evtpriv.evt_notify); + rtw_thread_stop(padapter->evtThread); + padapter->evtThread = NULL; + } +#endif + +#ifdef CONFIG_XMIT_THREAD_MODE + /* Below is to termindate tx_thread... */ +#if defined(CONFIG_SDIO_HCI) + /* Only wake-up primary adapter */ + if (is_primary_adapter(padapter)) +#endif /*SDIO_HCI */ + { + if (padapter->xmitThread) { + _rtw_up_sema(&padapter->xmitpriv.xmit_sema); + rtw_thread_stop(padapter->xmitThread); + padapter->xmitThread = NULL; + } + } +#endif + +#ifdef CONFIG_RECV_THREAD_MODE + if (is_primary_adapter(padapter) && padapter->recvThread) { + /* Below is to termindate rx_thread... */ + _rtw_up_sema(&padapter->recvpriv.recv_sema); + rtw_thread_stop(padapter->recvThread); + padapter->recvThread = NULL; + } +#endif + + rtw_hal_stop_thread(padapter); +} + +u8 rtw_init_default_value(_adapter *padapter) +{ + u8 ret = _SUCCESS; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct security_priv *psecuritypriv = &padapter->securitypriv; + + /* xmit_priv */ + pxmitpriv->vcs_setting = pregistrypriv->vrtl_carrier_sense; + pxmitpriv->vcs = pregistrypriv->vcs_type; + pxmitpriv->vcs_type = pregistrypriv->vcs_type; + /* pxmitpriv->rts_thresh = pregistrypriv->rts_thresh; */ + pxmitpriv->frag_len = pregistrypriv->frag_thresh; + + /* security_priv */ + /* rtw_get_encrypt_decrypt_from_registrypriv(padapter); */ + psecuritypriv->binstallGrpkey = _FAIL; +#ifdef CONFIG_GTK_OL + psecuritypriv->binstallKCK_KEK = _FAIL; +#endif /* CONFIG_GTK_OL */ + psecuritypriv->sw_encrypt = pregistrypriv->software_encrypt; + psecuritypriv->sw_decrypt = pregistrypriv->software_decrypt; + + psecuritypriv->dot11AuthAlgrthm = dot11AuthAlgrthm_Open; /* open system */ + psecuritypriv->dot11PrivacyAlgrthm = _NO_PRIVACY_; + + psecuritypriv->dot11PrivacyKeyIndex = 0; + + psecuritypriv->dot118021XGrpPrivacy = _NO_PRIVACY_; + psecuritypriv->dot118021XGrpKeyid = 1; + + psecuritypriv->ndisauthtype = Ndis802_11AuthModeOpen; + psecuritypriv->ndisencryptstatus = Ndis802_11WEPDisabled; + psecuritypriv->dot118021x_bmc_cam_id = INVALID_SEC_MAC_CAM_ID; + + + /* pwrctrl_priv */ + + + /* registry_priv */ + rtw_init_registrypriv_dev_network(padapter); + rtw_update_registrypriv_dev_network(padapter); + + + /* hal_priv */ + rtw_hal_def_value_init(padapter); + +#ifdef CONFIG_MCC_MODE + /* MCC parameter */ + rtw_hal_mcc_parameter_init(padapter); +#endif /* CONFIG_MCC_MODE */ + + /* misc. */ + RTW_ENABLE_FUNC(padapter, DF_RX_BIT); + RTW_ENABLE_FUNC(padapter, DF_TX_BIT); + padapter->bLinkInfoDump = 0; + padapter->bNotifyChannelChange = _FALSE; +#ifdef CONFIG_P2P + padapter->bShowGetP2PState = 1; +#endif + + /* for debug purpose */ + padapter->fix_rate = 0xFF; + padapter->data_fb = 0; + padapter->fix_bw = 0xFF; + padapter->power_offset = 0; + padapter->rsvd_page_offset = 0; + padapter->rsvd_page_num = 0; +#ifdef CONFIG_AP_MODE + padapter->bmc_tx_rate = pregistrypriv->bmc_tx_rate; + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + padapter->b2u_flags_ap_src = pregistrypriv->ap_src_b2u_flags; + padapter->b2u_flags_ap_fwd = pregistrypriv->ap_fwd_b2u_flags; + #endif +#endif + padapter->driver_tx_bw_mode = pregistrypriv->tx_bw_mode; + + padapter->driver_ampdu_spacing = 0xFF; + padapter->driver_rx_ampdu_factor = 0xFF; + padapter->driver_rx_ampdu_spacing = 0xFF; + padapter->fix_rx_ampdu_accept = RX_AMPDU_ACCEPT_INVALID; + padapter->fix_rx_ampdu_size = RX_AMPDU_SIZE_INVALID; +#ifdef CONFIG_TX_AMSDU + padapter->tx_amsdu = 2; + padapter->tx_amsdu_rate = 400; +#endif + padapter->driver_tx_max_agg_num = 0xFF; +#ifdef DBG_RX_COUNTER_DUMP + padapter->dump_rx_cnt_mode = 0; + padapter->drv_rx_cnt_ok = 0; + padapter->drv_rx_cnt_crcerror = 0; + padapter->drv_rx_cnt_drop = 0; +#endif +#ifdef CONFIG_RTW_NAPI + padapter->napi_state = NAPI_DISABLE; +#endif + +#ifdef CONFIG_RTW_ACS + if (pregistrypriv->acs_mode) + rtw_acs_start(padapter); + else + rtw_acs_stop(padapter); +#endif +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + if (pregistrypriv->nm_mode) + rtw_nm_enable(padapter); + else + rtw_nm_disable(padapter); +#endif + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + ATOMIC_SET(&padapter->tbtx_tx_pause, _FALSE); + ATOMIC_SET(&padapter->tbtx_remove_tx_pause, _FALSE); + padapter->tbtx_capability = _TRUE; +#endif + + return ret; +} +#ifdef CONFIG_CLIENT_PORT_CFG +extern void rtw_clt_port_init(struct clt_port_t *cltp); +extern void rtw_clt_port_deinit(struct clt_port_t *cltp); +#endif + +struct dvobj_priv *devobj_init(void) +{ + struct dvobj_priv *pdvobj = NULL; + + pdvobj = (struct dvobj_priv *)rtw_zmalloc(sizeof(*pdvobj)); + if (pdvobj == NULL) + return NULL; + + _rtw_mutex_init(&pdvobj->hw_init_mutex); + _rtw_mutex_init(&pdvobj->h2c_fwcmd_mutex); + _rtw_mutex_init(&pdvobj->setch_mutex); + _rtw_mutex_init(&pdvobj->setbw_mutex); + _rtw_mutex_init(&pdvobj->rf_read_reg_mutex); + _rtw_mutex_init(&pdvobj->ioctrl_mutex); +#ifdef CONFIG_SDIO_INDIRECT_ACCESS + _rtw_mutex_init(&pdvobj->sd_indirect_access_mutex); +#endif +#ifdef CONFIG_SYSON_INDIRECT_ACCESS + _rtw_mutex_init(&pdvobj->syson_indirect_access_mutex); +#endif +#ifdef CONFIG_RTW_CUSTOMER_STR + _rtw_mutex_init(&pdvobj->customer_str_mutex); + _rtw_memset(pdvobj->customer_str, 0xFF, RTW_CUSTOMER_STR_LEN); +#endif +#ifdef CONFIG_PROTSEL_PORT + _rtw_mutex_init(&pdvobj->protsel_port.mutex); +#endif +#ifdef CONFIG_PROTSEL_ATIMDTIM + _rtw_mutex_init(&pdvobj->protsel_atimdtim.mutex); +#endif +#ifdef CONFIG_PROTSEL_MACSLEEP + _rtw_mutex_init(&pdvobj->protsel_macsleep.mutex); +#endif + + pdvobj->processing_dev_remove = _FALSE; + + ATOMIC_SET(&pdvobj->disable_func, 0); + + rtw_macid_ctl_init(&pdvobj->macid_ctl); +#ifdef CONFIG_CLIENT_PORT_CFG + rtw_clt_port_init(&pdvobj->clt_port); +#endif + _rtw_spinlock_init(&pdvobj->cam_ctl.lock); + _rtw_mutex_init(&pdvobj->cam_ctl.sec_cam_access_mutex); +#if defined(CONFIG_PLATFORM_RTK129X) && defined(CONFIG_PCI_HCI) + _rtw_spinlock_init(&pdvobj->io_reg_lock); +#endif +#ifdef CONFIG_MBSSID_CAM + rtw_mbid_cam_init(pdvobj); +#endif + +#ifdef CONFIG_AP_MODE + #ifdef CONFIG_SUPPORT_MULTI_BCN + pdvobj->nr_ap_if = 0; + pdvobj->inter_bcn_space = DEFAULT_BCN_INTERVAL; /* default value is equal to the default beacon_interval (100ms) */ + _rtw_init_queue(&pdvobj->ap_if_q); + pdvobj->vap_map = 0; + #endif /*CONFIG_SUPPORT_MULTI_BCN*/ + #ifdef CONFIG_SWTIMER_BASED_TXBCN + rtw_init_timer(&(pdvobj->txbcn_timer), NULL, tx_beacon_timer_handlder, pdvobj); + #endif +#endif + + rtw_init_timer(&(pdvobj->dynamic_chk_timer), NULL, rtw_dynamic_check_timer_handlder, pdvobj); + rtw_init_timer(&(pdvobj->periodic_tsf_update_end_timer), NULL, rtw_hal_periodic_tsf_update_end_timer_hdl, pdvobj); + +#ifdef CONFIG_MCC_MODE + _rtw_mutex_init(&(pdvobj->mcc_objpriv.mcc_mutex)); + _rtw_mutex_init(&(pdvobj->mcc_objpriv.mcc_tsf_req_mutex)); + _rtw_mutex_init(&(pdvobj->mcc_objpriv.mcc_dbg_reg_mutex)); + _rtw_spinlock_init(&pdvobj->mcc_objpriv.mcc_lock); +#endif /* CONFIG_MCC_MODE */ + +#ifdef CONFIG_RTW_NAPI_DYNAMIC + pdvobj->en_napi_dynamic = 0; +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ + + +#ifdef CONFIG_RTW_TPT_MODE + pdvobj->tpt_mode = 0; + pdvobj->edca_be_ul = 0x5ea42b; + pdvobj->edca_be_dl = 0x00a42b; +#endif + pdvobj->scan_deny = _FALSE; + + /* wpas type default from w1.fi */ + pdvobj->wpas_type = RTW_WPAS_W1FI; + + return pdvobj; + +} + +void devobj_deinit(struct dvobj_priv *pdvobj) +{ + if (!pdvobj) + return; + + /* TODO: use rtw_os_ndevs_deinit instead at the first stage of driver's dev deinit function */ +#if defined(CONFIG_IOCTL_CFG80211) + rtw_cfg80211_dev_res_free(pdvobj); +#endif + +#ifdef CONFIG_MCC_MODE + _rtw_mutex_free(&(pdvobj->mcc_objpriv.mcc_mutex)); + _rtw_mutex_free(&(pdvobj->mcc_objpriv.mcc_tsf_req_mutex)); + _rtw_mutex_free(&(pdvobj->mcc_objpriv.mcc_dbg_reg_mutex)); + _rtw_spinlock_free(&pdvobj->mcc_objpriv.mcc_lock); +#endif /* CONFIG_MCC_MODE */ + + _rtw_mutex_free(&pdvobj->hw_init_mutex); + _rtw_mutex_free(&pdvobj->h2c_fwcmd_mutex); + +#ifdef CONFIG_RTW_CUSTOMER_STR + _rtw_mutex_free(&pdvobj->customer_str_mutex); +#endif +#ifdef CONFIG_PROTSEL_PORT + _rtw_mutex_free(&pdvobj->protsel_port.mutex); +#endif +#ifdef CONFIG_PROTSEL_ATIMDTIM + _rtw_mutex_free(&pdvobj->protsel_atimdtim.mutex); +#endif +#ifdef CONFIG_PROTSEL_MACSLEEP + _rtw_mutex_free(&pdvobj->protsel_macsleep.mutex); +#endif + + _rtw_mutex_free(&pdvobj->setch_mutex); + _rtw_mutex_free(&pdvobj->setbw_mutex); + _rtw_mutex_free(&pdvobj->rf_read_reg_mutex); + _rtw_mutex_free(&pdvobj->ioctrl_mutex); +#ifdef CONFIG_SDIO_INDIRECT_ACCESS + _rtw_mutex_free(&pdvobj->sd_indirect_access_mutex); +#endif +#ifdef CONFIG_SYSON_INDIRECT_ACCESS + _rtw_mutex_free(&pdvobj->syson_indirect_access_mutex); +#endif + + rtw_macid_ctl_deinit(&pdvobj->macid_ctl); +#ifdef CONFIG_CLIENT_PORT_CFG + rtw_clt_port_deinit(&pdvobj->clt_port); +#endif + + _rtw_spinlock_free(&pdvobj->cam_ctl.lock); + _rtw_mutex_free(&pdvobj->cam_ctl.sec_cam_access_mutex); + +#if defined(CONFIG_PLATFORM_RTK129X) && defined(CONFIG_PCI_HCI) + _rtw_spinlock_free(&pdvobj->io_reg_lock); +#endif +#ifdef CONFIG_MBSSID_CAM + rtw_mbid_cam_deinit(pdvobj); +#endif +#ifdef CONFIG_SUPPORT_MULTI_BCN + _rtw_spinlock_free(&(pdvobj->ap_if_q.lock)); +#endif + rtw_mfree((u8 *)pdvobj, sizeof(*pdvobj)); +} + +inline u8 rtw_rtnl_lock_needed(struct dvobj_priv *dvobj) +{ + if (dvobj->rtnl_lock_holder && dvobj->rtnl_lock_holder == current) + return 0; + return 1; +} + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 26)) +static inline int rtnl_is_locked(void) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 17)) + if (unlikely(rtnl_trylock())) { + rtnl_unlock(); +#else + if (unlikely(down_trylock(&rtnl_sem) == 0)) { + up(&rtnl_sem); +#endif + return 0; + } + return 1; +} +#endif + +inline void rtw_set_rtnl_lock_holder(struct dvobj_priv *dvobj, _thread_hdl_ thd_hdl) +{ + rtw_warn_on(!rtnl_is_locked()); + + if (!thd_hdl || rtnl_is_locked()) + dvobj->rtnl_lock_holder = thd_hdl; + + if (dvobj->rtnl_lock_holder && 0) + RTW_INFO("rtnl_lock_holder: %s:%d\n", current->comm, current->pid); +} + +u8 rtw_reset_drv_sw(_adapter *padapter) +{ + u8 ret8 = _SUCCESS; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + /* hal_priv */ + rtw_hal_def_value_init(padapter); + + RTW_ENABLE_FUNC(padapter, DF_RX_BIT); + RTW_ENABLE_FUNC(padapter, DF_TX_BIT); + + padapter->bLinkInfoDump = 0; + + padapter->xmitpriv.tx_pkts = 0; + padapter->recvpriv.rx_pkts = 0; + + pmlmepriv->LinkDetectInfo.bBusyTraffic = _FALSE; + + /* pmlmepriv->LinkDetectInfo.TrafficBusyState = _FALSE; */ + pmlmepriv->LinkDetectInfo.TrafficTransitionCount = 0; + pmlmepriv->LinkDetectInfo.LowPowerTransitionCount = 0; + + _clr_fwstate_(pmlmepriv, WIFI_UNDER_SURVEY | WIFI_UNDER_LINKING); + +#ifdef DBG_CONFIG_ERROR_DETECT + if (is_primary_adapter(padapter)) + rtw_hal_sreset_reset_value(padapter); +#endif + pwrctrlpriv->pwr_state_check_cnts = 0; + + /* mlmeextpriv */ + mlmeext_set_scan_state(&padapter->mlmeextpriv, SCAN_DISABLE); + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + rtw_set_signal_stat_timer(&padapter->recvpriv); +#endif + + return ret8; +} + + +u8 rtw_init_drv_sw(_adapter *padapter) +{ + u8 ret8 = _SUCCESS; + +#ifdef CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); +#endif + + #if defined(CONFIG_AP_MODE) && defined(CONFIG_SUPPORT_MULTI_BCN) + _rtw_init_listhead(&padapter->list); + #ifdef CONFIG_FW_HANDLE_TXBCN + padapter->vap_id = CONFIG_LIMITED_AP_NUM; + if (is_primary_adapter(padapter)) + adapter_to_dvobj(padapter)->vap_tbtt_rpt_map = adapter_to_regsty(padapter)->fw_tbtt_rpt; + #endif + #endif + + #ifdef CONFIG_CLIENT_PORT_CFG + padapter->client_id = MAX_CLIENT_PORT_NUM; + padapter->client_port = CLT_PORT_INVALID; + #endif + + if (is_primary_adapter(padapter)) { + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + + dvobj->macid_ctl.num = rtw_min(hal_spec->macid_num, MACID_NUM_SW_LIMIT); + dvobj->macid_ctl.macid_cap = hal_spec->macid_cap; + dvobj->macid_ctl.macid_txrpt = hal_spec->macid_txrpt; + dvobj->macid_ctl.macid_txrpt_pgsz = hal_spec->macid_txrpt_pgsz; + dvobj->cam_ctl.sec_cap = hal_spec->sec_cap; + dvobj->cam_ctl.num = rtw_min(hal_spec->sec_cam_ent_num, SEC_CAM_ENT_NUM_SW_LIMIT); + + dvobj->wow_ctl.wow_cap = hal_spec->wow_cap; + + #ifdef CONFIG_SDIO_TX_ENABLE_AVAL_INT + dvobj->tx_aval_int_thr_mode = 2; /*setting by max tx length*/ + dvobj->tx_aval_int_thr_value = 0; + #endif /*CONFIG_SDIO_TX_ENABLE_AVAL_INT*/ + + #if CONFIG_TX_AC_LIFETIME + { + struct registry_priv *regsty = adapter_to_regsty(padapter); + int i; + + dvobj->tx_aclt_flags = regsty->tx_aclt_flags; + for (i = 0; i < TX_ACLT_CONF_NUM; i++) { + dvobj->tx_aclt_confs[i].en = regsty->tx_aclt_confs[i].en; + dvobj->tx_aclt_confs[i].vo_vi + = regsty->tx_aclt_confs[i].vo_vi / (hal_spec->tx_aclt_unit_factor * 32); + if (dvobj->tx_aclt_confs[i].vo_vi > 0xFFFF) + dvobj->tx_aclt_confs[i].vo_vi = 0xFFFF; + dvobj->tx_aclt_confs[i].be_bk + = regsty->tx_aclt_confs[i].be_bk / (hal_spec->tx_aclt_unit_factor * 32); + if (dvobj->tx_aclt_confs[i].be_bk > 0xFFFF) + dvobj->tx_aclt_confs[i].be_bk = 0xFFFF; + } + + dvobj->tx_aclt_force_val.en = 0xFF; + } + #endif + } + + ret8 = rtw_init_default_value(padapter); + + if ((rtw_init_cmd_priv(&padapter->cmdpriv)) == _FAIL) { + ret8 = _FAIL; + goto exit; + } + + padapter->cmdpriv.padapter = padapter; + + if ((rtw_init_evt_priv(&padapter->evtpriv)) == _FAIL) { + ret8 = _FAIL; + goto exit; + } + + if (is_primary_adapter(padapter)) { + if (rtw_hal_rfpath_init(padapter) == _FAIL) { + ret8 = _FAIL; + goto exit; + } + if (rtw_hal_trxnss_init(padapter) == _FAIL) { + ret8 = _FAIL; + goto exit; + } + if (rtw_hal_runtime_trx_path_decision(padapter) == _FAIL) { + ret8 = _FAIL; + goto exit; + } + if (rtw_rfctl_init(padapter) == _FAIL) { + ret8 = _FAIL; + goto exit; + } + } + + if (rtw_init_mlme_priv(padapter) == _FAIL) { + ret8 = _FAIL; + goto exit; + } + +#if (defined(CONFIG_P2P) && defined(CONFIG_CONCURRENT_MODE)) || defined(CONFIG_IOCTL_CFG80211) + rtw_init_roch_info(padapter); +#endif + +#ifdef CONFIG_P2P + rtw_init_wifidirect_timers(padapter); + init_wifidirect_info(padapter, P2P_ROLE_DISABLE); + reset_global_wifidirect_info(padapter); +#ifdef CONFIG_WFD + if (rtw_init_wifi_display_info(padapter) == _FAIL) + RTW_ERR("Can't init init_wifi_display_info\n"); +#endif +#endif /* CONFIG_P2P */ + + if (init_mlme_ext_priv(padapter) == _FAIL) { + ret8 = _FAIL; + goto exit; + } + +#ifdef CONFIG_TDLS + if (rtw_init_tdls_info(padapter) == _FAIL) { + RTW_INFO("Can't rtw_init_tdls_info\n"); + ret8 = _FAIL; + goto exit; + } +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_RTW_MESH + rtw_mesh_cfg_init(padapter); +#endif + + if (_rtw_init_xmit_priv(&padapter->xmitpriv, padapter) == _FAIL) { + RTW_INFO("Can't _rtw_init_xmit_priv\n"); + ret8 = _FAIL; + goto exit; + } + + if (_rtw_init_recv_priv(&padapter->recvpriv, padapter) == _FAIL) { + RTW_INFO("Can't _rtw_init_recv_priv\n"); + ret8 = _FAIL; + goto exit; + } + /* add for CONFIG_IEEE80211W, none 11w also can use */ + _rtw_spinlock_init(&padapter->security_key_mutex); + + /* We don't need to memset padapter->XXX to zero, because adapter is allocated by rtw_zvmalloc(). */ + /* _rtw_memset((unsigned char *)&padapter->securitypriv, 0, sizeof (struct security_priv)); */ + + if (_rtw_init_sta_priv(&padapter->stapriv) == _FAIL) { + RTW_INFO("Can't _rtw_init_sta_priv\n"); + ret8 = _FAIL; + goto exit; + } + + padapter->setband = WIFI_FREQUENCY_BAND_AUTO; + padapter->fix_rate = 0xFF; + padapter->power_offset = 0; + padapter->rsvd_page_offset = 0; + padapter->rsvd_page_num = 0; + + padapter->data_fb = 0; + padapter->fix_rx_ampdu_accept = RX_AMPDU_ACCEPT_INVALID; + padapter->fix_rx_ampdu_size = RX_AMPDU_SIZE_INVALID; +#ifdef DBG_RX_COUNTER_DUMP + padapter->dump_rx_cnt_mode = 0; + padapter->drv_rx_cnt_ok = 0; + padapter->drv_rx_cnt_crcerror = 0; + padapter->drv_rx_cnt_drop = 0; +#endif + rtw_init_bcmc_stainfo(padapter); + + rtw_init_pwrctrl_priv(padapter); + + /* _rtw_memset((u8 *)&padapter->qospriv, 0, sizeof (struct qos_priv)); */ /* move to mlme_priv */ + +#ifdef CONFIG_MP_INCLUDED + if (init_mp_priv(padapter) == _FAIL) + RTW_INFO("%s: initialize MP private data Fail!\n", __func__); +#endif + + rtw_hal_dm_init(padapter); + + if (is_primary_adapter(padapter)) + rtw_rfctl_chplan_init(padapter); + +#ifdef CONFIG_RTW_SW_LED + rtw_hal_sw_led_init(padapter); +#endif +#ifdef DBG_CONFIG_ERROR_DETECT + rtw_hal_sreset_init(padapter); +#endif + +#ifdef CONFIG_WAPI_SUPPORT + padapter->WapiSupport = true; /* set true temp, will revise according to Efuse or Registry value later. */ + rtw_wapi_init(padapter); +#endif + +#ifdef CONFIG_BR_EXT + _rtw_spinlock_init(&padapter->br_ext_lock); +#endif /* CONFIG_BR_EXT */ + +#ifdef CONFIG_BEAMFORMING +#ifdef RTW_BEAMFORMING_VERSION_2 + rtw_bf_init(padapter); +#endif /* RTW_BEAMFORMING_VERSION_2 */ +#endif /* CONFIG_BEAMFORMING */ + +#ifdef CONFIG_RTW_REPEATER_SON + init_rtw_rson_data(adapter_to_dvobj(padapter)); +#endif + +#ifdef CONFIG_RTW_80211K + rtw_init_rm(padapter); +#endif + +#ifdef CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI + memset(pwdev_priv->pno_mac_addr, 0xFF, ETH_ALEN); +#endif + +exit: + + + + return ret8; + +} + +#ifdef CONFIG_WOWLAN +void rtw_cancel_dynamic_chk_timer(_adapter *padapter) +{ + _cancel_timer_ex(&adapter_to_dvobj(padapter)->dynamic_chk_timer); +} +#endif + +void rtw_cancel_all_timer(_adapter *padapter) +{ + + _cancel_timer_ex(&padapter->mlmepriv.assoc_timer); + + _cancel_timer_ex(&padapter->mlmepriv.scan_to_timer); + +#ifdef CONFIG_DFS_MASTER + _cancel_timer_ex(&adapter_to_rfctl(padapter)->radar_detect_timer); +#endif + + _cancel_timer_ex(&adapter_to_dvobj(padapter)->dynamic_chk_timer); + _cancel_timer_ex(&adapter_to_dvobj(padapter)->periodic_tsf_update_end_timer); +#ifdef CONFIG_RTW_SW_LED + /* cancel sw led timer */ + rtw_hal_sw_led_deinit(padapter); +#endif + _cancel_timer_ex(&(adapter_to_pwrctl(padapter)->pwr_state_check_timer)); + +#ifdef CONFIG_TX_AMSDU + _cancel_timer_ex(&padapter->xmitpriv.amsdu_bk_timer); + _cancel_timer_ex(&padapter->xmitpriv.amsdu_be_timer); + _cancel_timer_ex(&padapter->xmitpriv.amsdu_vo_timer); + _cancel_timer_ex(&padapter->xmitpriv.amsdu_vi_timer); +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + _cancel_timer_ex(&padapter->rochinfo.remain_on_ch_timer); +#endif /* CONFIG_IOCTL_CFG80211 */ + +#ifdef CONFIG_SET_SCAN_DENY_TIMER + _cancel_timer_ex(&padapter->mlmepriv.set_scan_deny_timer); + rtw_clear_scan_deny(padapter); +#endif + +#ifdef CONFIG_NEW_SIGNAL_STAT_PROCESS + _cancel_timer_ex(&padapter->recvpriv.signal_stat_timer); +#endif + +#ifdef CONFIG_LPS_RPWM_TIMER + _cancel_timer_ex(&(adapter_to_pwrctl(padapter)->pwr_rpwm_timer)); +#endif /* CONFIG_LPS_RPWM_TIMER */ + +#ifdef CONFIG_RTW_TOKEN_BASED_XMIT + _cancel_timer_ex(&padapter->mlmeextpriv.tbtx_xmit_timer); + _cancel_timer_ex(&padapter->mlmeextpriv.tbtx_token_dispatch_timer); +#endif + + /* cancel dm timer */ + rtw_hal_dm_deinit(padapter); + +#ifdef CONFIG_PLATFORM_FS_MX61 + msleep(50); +#endif +} + +u8 rtw_free_drv_sw(_adapter *padapter) +{ + +#ifdef CONFIG_WAPI_SUPPORT + rtw_wapi_free(padapter); +#endif + + /* we can call rtw_p2p_enable here, but: */ + /* 1. rtw_p2p_enable may have IO operation */ + /* 2. rtw_p2p_enable is bundled with wext interface */ + #ifdef CONFIG_P2P + { + struct wifidirect_info *pwdinfo = &padapter->wdinfo; + #ifdef CONFIG_CONCURRENT_MODE + struct roch_info *prochinfo = &padapter->rochinfo; + #endif + if (!rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE)) { + _cancel_timer_ex(&pwdinfo->find_phase_timer); + _cancel_timer_ex(&pwdinfo->restore_p2p_state_timer); + _cancel_timer_ex(&pwdinfo->pre_tx_scan_timer); + #ifdef CONFIG_CONCURRENT_MODE + _cancel_timer_ex(&prochinfo->ap_roch_ch_switch_timer); + #endif /* CONFIG_CONCURRENT_MODE */ + rtw_p2p_set_state(pwdinfo, P2P_STATE_NONE); + } + } + #endif + /* add for CONFIG_IEEE80211W, none 11w also can use */ + _rtw_spinlock_free(&padapter->security_key_mutex); + +#ifdef CONFIG_BR_EXT + _rtw_spinlock_free(&padapter->br_ext_lock); +#endif /* CONFIG_BR_EXT */ + + free_mlme_ext_priv(&padapter->mlmeextpriv); + +#ifdef CONFIG_TDLS + /* rtw_free_tdls_info(&padapter->tdlsinfo); */ +#endif /* CONFIG_TDLS */ + +#ifdef CONFIG_RTW_80211K + rtw_free_rm_priv(padapter); +#endif + + rtw_free_cmd_priv(&padapter->cmdpriv); + + rtw_free_evt_priv(&padapter->evtpriv); + + rtw_free_mlme_priv(&padapter->mlmepriv); + + if (is_primary_adapter(padapter)) + rtw_rfctl_deinit(padapter); + + /* free_io_queue(padapter); */ + + _rtw_free_xmit_priv(&padapter->xmitpriv); + + _rtw_free_sta_priv(&padapter->stapriv); /* will free bcmc_stainfo here */ + + _rtw_free_recv_priv(&padapter->recvpriv); + + rtw_free_pwrctrl_priv(padapter); + +#ifdef CONFIG_PLATFORM_CMAP_INTFS + if (padapter->cmap_bss_status_evt) { + cmap_intfs_mfree(padapter->cmap_bss_status_evt, padapter->cmap_bss_status_evt_len); + padapter->cmap_bss_status_evt = NULL; + } +#endif + + /* rtw_mfree((void *)padapter, sizeof (padapter)); */ + + rtw_hal_free_data(padapter); + + return _SUCCESS; + +} +void rtw_intf_start(_adapter *adapter) +{ + if (adapter->intf_start) + adapter->intf_start(adapter); + GET_HAL_DATA(adapter)->intf_start = 1; +} +void rtw_intf_stop(_adapter *adapter) +{ + if (adapter->intf_stop) + adapter->intf_stop(adapter); + GET_HAL_DATA(adapter)->intf_start = 0; +} + +#ifdef CONFIG_CONCURRENT_MODE +#ifndef CONFIG_NEW_NETDEV_HDL +int _netdev_vir_if_open(struct net_device *pnetdev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + _adapter *primary_padapter = GET_PRIMARY_ADAPTER(padapter); + + RTW_INFO(FUNC_NDEV_FMT" , bup=%d\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); + + if (!primary_padapter) + goto _netdev_virtual_iface_open_error; + +#ifdef CONFIG_PLATFORM_INTEL_BYT + if (padapter->bup == _FALSE) { + u8 mac[ETH_ALEN]; + + /* get mac address from primary_padapter */ + if (primary_padapter->bup == _FALSE) + rtw_macaddr_cfg(adapter_mac_addr(primary_padapter), get_hal_mac_addr(primary_padapter)); + + _rtw_memcpy(mac, adapter_mac_addr(primary_padapter), ETH_ALEN); + + /* + * If the BIT1 is 0, the address is universally administered. + * If it is 1, the address is locally administered + */ + mac[0] |= BIT(1); + + _rtw_memcpy(adapter_mac_addr(padapter), mac, ETH_ALEN); + +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_mbid_camid_alloc(padapter, adapter_mac_addr(padapter)); +#endif + rtw_init_wifidirect_addrs(padapter, adapter_mac_addr(padapter), adapter_mac_addr(padapter)); + _rtw_memcpy(pnetdev->dev_addr, adapter_mac_addr(padapter), ETH_ALEN); + } +#endif /*CONFIG_PLATFORM_INTEL_BYT*/ + + if (primary_padapter->bup == _FALSE || !rtw_is_hw_init_completed(primary_padapter)) + _netdev_open(primary_padapter->pnetdev); + + if (padapter->bup == _FALSE && primary_padapter->bup == _TRUE && + rtw_is_hw_init_completed(primary_padapter)) { +#if 0 /*#ifdef CONFIG_MI_WITH_MBSSID_CAM*/ + rtw_hal_set_hwreg(padapter, HW_VAR_MAC_ADDR, adapter_mac_addr(padapter)); /* set mac addr to mac register */ +#endif + + } + + if (padapter->bup == _FALSE) { + if (rtw_start_drv_threads(padapter) == _FAIL) + goto _netdev_virtual_iface_open_error; + } + +#ifdef CONFIG_RTW_NAPI + if (padapter->napi_state == NAPI_DISABLE) { + napi_enable(&padapter->napi); + padapter->napi_state = NAPI_ENABLE; + } +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_init_wdev_data(padapter); +#endif + + padapter->bup = _TRUE; + + padapter->net_closed = _FALSE; + + rtw_netif_wake_queue(pnetdev); + + RTW_INFO(FUNC_NDEV_FMT" (bup=%d) exit\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); + + return 0; + +_netdev_virtual_iface_open_error: + + padapter->bup = _FALSE; + +#ifdef CONFIG_RTW_NAPI + if(padapter->napi_state == NAPI_ENABLE) { + napi_disable(&padapter->napi); + padapter->napi_state = NAPI_DISABLE; + } +#endif + + rtw_netif_carrier_off(pnetdev); + rtw_netif_stop_queue(pnetdev); + + return -1; + +} + +int netdev_vir_if_open(struct net_device *pnetdev) +{ + int ret; + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + + _enter_critical_mutex(&(adapter_to_dvobj(padapter)->hw_init_mutex), NULL); + ret = _netdev_vir_if_open(pnetdev); + _exit_critical_mutex(&(adapter_to_dvobj(padapter)->hw_init_mutex), NULL); + +#ifdef CONFIG_AUTO_AP_MODE + /* if(padapter->iface_id == 2) */ + /* rtw_start_auto_ap(padapter); */ +#endif + + return ret; +} + +static int netdev_vir_if_close(struct net_device *pnetdev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + RTW_INFO(FUNC_NDEV_FMT" , bup=%d\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); + padapter->net_closed = _TRUE; + pmlmepriv->LinkDetectInfo.bBusyTraffic = _FALSE; + + if (pnetdev) + rtw_netif_stop_queue(pnetdev); + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_role(&padapter->wdinfo, P2P_ROLE_DISABLE)) + rtw_p2p_enable(padapter, P2P_ROLE_DISABLE); +#endif + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_scan_abort(padapter); + rtw_cfg80211_wait_scan_req_empty(padapter, 200); + adapter_wdev_data(padapter)->bandroid_scan = _FALSE; +#endif + + return 0; +} +#endif /*#ifndef CONFIG_NEW_NETDEV_HDL*/ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) +static const struct net_device_ops rtw_netdev_vir_if_ops = { + .ndo_init = rtw_ndev_init, + .ndo_uninit = rtw_ndev_uninit, + #ifdef CONFIG_NEW_NETDEV_HDL + .ndo_open = netdev_open, + .ndo_stop = netdev_close, + #else + .ndo_open = netdev_vir_if_open, + .ndo_stop = netdev_vir_if_close, + #endif + .ndo_start_xmit = rtw_xmit_entry, + .ndo_set_mac_address = rtw_net_set_mac_address, + .ndo_get_stats = rtw_net_get_stats, + .ndo_do_ioctl = rtw_ioctl, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + .ndo_select_queue = rtw_select_queue, +#endif +}; +#endif + +static void rtw_hook_vir_if_ops(struct net_device *ndev) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 29)) + ndev->netdev_ops = &rtw_netdev_vir_if_ops; +#else + ndev->init = rtw_ndev_init; + ndev->uninit = rtw_ndev_uninit; + #ifdef CONFIG_NEW_NETDEV_HDL + ndev->open = netdev_open; + ndev->stop = netdev_close; + #else + ndev->open = netdev_vir_if_open; + ndev->stop = netdev_vir_if_close; + #endif + + ndev->set_mac_address = rtw_net_set_mac_address; +#endif +} +_adapter *rtw_drv_add_vir_if(_adapter *primary_padapter, + void (*set_intf_ops)(_adapter *primary_padapter, struct _io_ops *pops)) +{ + int res = _FAIL; + _adapter *padapter = NULL; + struct dvobj_priv *pdvobjpriv; + u8 mac[ETH_ALEN]; +#ifdef CONFIG_MI_UNIQUE_MACADDR_BIT + u32 mi_unique_macaddr_bit = 0; + u8 i; +#endif + + /****** init adapter ******/ + padapter = (_adapter *)rtw_zvmalloc(sizeof(*padapter)); + if (padapter == NULL) + goto exit; + + if (loadparam(padapter) != _SUCCESS) + goto free_adapter; + + _rtw_memcpy(padapter, primary_padapter, sizeof(_adapter)); + + /* */ + padapter->bup = _FALSE; + padapter->net_closed = _TRUE; + padapter->dir_dev = NULL; + padapter->dir_odm = NULL; + + /*set adapter_type/iface type*/ + padapter->isprimary = _FALSE; + padapter->adapter_type = VIRTUAL_ADAPTER; + +#ifdef CONFIG_MI_WITH_MBSSID_CAM + padapter->hw_port = HW_PORT0; +#elif defined(CONFIG_PORT_BASED_TXBCN) + padapter->hw_port = adapter_to_dvobj(padapter)->iface_nums; +#else + padapter->hw_port = HW_PORT1; +#endif + + + /****** hook vir if into dvobj ******/ + pdvobjpriv = adapter_to_dvobj(padapter); + padapter->iface_id = pdvobjpriv->iface_nums; + pdvobjpriv->padapters[pdvobjpriv->iface_nums++] = padapter; + + padapter->intf_start = primary_padapter->intf_start; + padapter->intf_stop = primary_padapter->intf_stop; + + /* step init_io_priv */ + if ((rtw_init_io_priv(padapter, set_intf_ops)) == _FAIL) { + goto free_adapter; + } + + /*init drv data*/ + if (rtw_init_drv_sw(padapter) != _SUCCESS) + goto free_drv_sw; + + + /*get mac address from primary_padapter*/ + _rtw_memcpy(mac, adapter_mac_addr(primary_padapter), ETH_ALEN); + +#ifdef CONFIG_MI_UNIQUE_MACADDR_BIT + mi_unique_macaddr_bit = BIT(CONFIG_MI_UNIQUE_MACADDR_BIT) >> 24; + /* Find out CONFIG_MI_UNIQUE_MACADDR_BIT in which nic specific byte */ + for(i=3;i<6;i++) { + if((mi_unique_macaddr_bit >> 8) == 0) + break; + + mi_unique_macaddr_bit >>= 8; + } + + if((mac[i] & (u8)mi_unique_macaddr_bit)== 0) { + RTW_INFO("%s() "MAC_FMT" : BIT%u is zero\n", __func__, MAC_ARG(mac), CONFIG_MI_UNIQUE_MACADDR_BIT); + /* IFACE_ID1/IFACE_ID3 : set locally administered bit */ + if(padapter->iface_id & BIT(0)) + mac[0] |= BIT(1); + /* IFACE_ID2/IFACE_ID3 : set bit(CONFIG_MI_UNIQUE_MACADDR_BIT) */ + if(padapter->iface_id >> 1) + mac[i] |= (u8)mi_unique_macaddr_bit; + } else +#endif + { + /* + * If the BIT1 is 0, the address is universally administered. + * If it is 1, the address is locally administered + */ + mac[0] |= BIT(1); + if (padapter->iface_id > IFACE_ID1) + mac[0] ^= ((padapter->iface_id)<<2); + } + + _rtw_memcpy(adapter_mac_addr(padapter), mac, ETH_ALEN); + /* update mac-address to mbsid-cam cache*/ +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_mbid_camid_alloc(padapter, adapter_mac_addr(padapter)); +#endif + RTW_INFO("%s if%d mac_addr : "MAC_FMT"\n", __func__, padapter->iface_id + 1, MAC_ARG(adapter_mac_addr(padapter))); +#ifdef CONFIG_P2P + rtw_init_wifidirect_addrs(padapter, adapter_mac_addr(padapter), adapter_mac_addr(padapter)); +#endif + + rtw_led_set_ctl_en_mask_virtual(padapter); + rtw_led_set_iface_en(padapter, 1); + + res = _SUCCESS; + +free_drv_sw: + if (res != _SUCCESS && padapter) + rtw_free_drv_sw(padapter); +free_adapter: + if (res != _SUCCESS && padapter) { + rtw_vmfree((u8 *)padapter, sizeof(*padapter)); + padapter = NULL; + } +exit: + return padapter; +} + +void rtw_drv_stop_vir_if(_adapter *padapter) +{ + struct net_device *pnetdev = NULL; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + if (padapter == NULL) + return; + RTW_INFO(FUNC_ADPT_FMT" enter\n", FUNC_ADPT_ARG(padapter)); + + pnetdev = padapter->pnetdev; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + rtw_disassoc_cmd(padapter, 0, RTW_CMDF_DIRECTLY); + +#ifdef CONFIG_AP_MODE + if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { + free_mlme_ap_info(padapter); + #ifdef CONFIG_HOSTAPD_MLME + hostapd_mode_unload(padapter); + #endif + } +#endif + + if (padapter->bup == _TRUE) { + #ifdef CONFIG_XMIT_ACK + if (padapter->xmitpriv.ack_tx) + rtw_ack_tx_done(&padapter->xmitpriv, RTW_SCTX_DONE_DRV_STOP); + #endif + + rtw_intf_stop(padapter); + #ifndef CONFIG_NEW_NETDEV_HDL + rtw_stop_drv_threads(padapter); + #endif + padapter->bup = _FALSE; + } + #ifdef CONFIG_NEW_NETDEV_HDL + rtw_stop_drv_threads(padapter); + #endif + /* cancel timer after thread stop */ + rtw_cancel_all_timer(padapter); +} + +void rtw_drv_free_vir_if(_adapter *padapter) +{ + if (padapter == NULL) + return; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + rtw_free_drv_sw(padapter); + + /* TODO: use rtw_os_ndevs_deinit instead at the first stage of driver's dev deinit function */ + rtw_os_ndev_free(padapter); + + rtw_vmfree((u8 *)padapter, sizeof(_adapter)); +} + + +void rtw_drv_stop_vir_ifaces(struct dvobj_priv *dvobj) +{ + int i; + + for (i = VIF_START_ID; i < dvobj->iface_nums; i++) + rtw_drv_stop_vir_if(dvobj->padapters[i]); +} + +void rtw_drv_free_vir_ifaces(struct dvobj_priv *dvobj) +{ + int i; + + for (i = VIF_START_ID; i < dvobj->iface_nums; i++) + rtw_drv_free_vir_if(dvobj->padapters[i]); +} + + +#endif /*end of CONFIG_CONCURRENT_MODE*/ + +/* IPv4, IPv6 IP addr notifier */ +static int rtw_inetaddr_notifier_call(struct notifier_block *nb, + unsigned long action, void *data) +{ + struct in_ifaddr *ifa = (struct in_ifaddr *)data; + struct net_device *ndev; + struct mlme_ext_priv *pmlmeext = NULL; + struct mlme_ext_info *pmlmeinfo = NULL; + _adapter *adapter = NULL; + + if (!ifa || !ifa->ifa_dev || !ifa->ifa_dev->dev) + return NOTIFY_DONE; + + ndev = ifa->ifa_dev->dev; + + if (!is_rtw_ndev(ndev)) + return NOTIFY_DONE; + + adapter = (_adapter *)rtw_netdev_priv(ifa->ifa_dev->dev); + + if (adapter == NULL) + return NOTIFY_DONE; + + pmlmeext = &adapter->mlmeextpriv; + pmlmeinfo = &pmlmeext->mlmext_info; + + switch (action) { + case NETDEV_UP: + _rtw_memcpy(pmlmeinfo->ip_addr, &ifa->ifa_address, + RTW_IP_ADDR_LEN); + RTW_DBG("%s[%s]: up IP: %pI4\n", __func__, + ifa->ifa_label, pmlmeinfo->ip_addr); + break; + case NETDEV_DOWN: + _rtw_memset(pmlmeinfo->ip_addr, 0, RTW_IP_ADDR_LEN); + RTW_DBG("%s[%s]: down IP: %pI4\n", __func__, + ifa->ifa_label, pmlmeinfo->ip_addr); + break; + default: + RTW_DBG("%s: default action\n", __func__); + break; + } + return NOTIFY_DONE; +} + +#ifdef CONFIG_IPV6 +static int rtw_inet6addr_notifier_call(struct notifier_block *nb, + unsigned long action, void *data) +{ + struct inet6_ifaddr *inet6_ifa = data; + struct net_device *ndev; + struct pwrctrl_priv *pwrctl = NULL; + struct mlme_ext_priv *pmlmeext = NULL; + struct mlme_ext_info *pmlmeinfo = NULL; + _adapter *adapter = NULL; + + if (!inet6_ifa || !inet6_ifa->idev || !inet6_ifa->idev->dev) + return NOTIFY_DONE; + + ndev = inet6_ifa->idev->dev; + + if (!is_rtw_ndev(ndev)) + return NOTIFY_DONE; + + adapter = (_adapter *)rtw_netdev_priv(inet6_ifa->idev->dev); + + if (adapter == NULL) + return NOTIFY_DONE; + + pmlmeext = &adapter->mlmeextpriv; + pmlmeinfo = &pmlmeext->mlmext_info; + pwrctl = adapter_to_pwrctl(adapter); + + pmlmeext = &adapter->mlmeextpriv; + pmlmeinfo = &pmlmeext->mlmext_info; + + switch (action) { + case NETDEV_UP: +#ifdef CONFIG_WOWLAN + pwrctl->wowlan_ns_offload_en = _TRUE; +#endif + _rtw_memcpy(pmlmeinfo->ip6_addr, &inet6_ifa->addr, + RTW_IPv6_ADDR_LEN); + RTW_DBG("%s: up IPv6 addrs: %pI6\n", __func__, + pmlmeinfo->ip6_addr); + break; + case NETDEV_DOWN: +#ifdef CONFIG_WOWLAN + pwrctl->wowlan_ns_offload_en = _FALSE; +#endif + _rtw_memset(pmlmeinfo->ip6_addr, 0, RTW_IPv6_ADDR_LEN); + RTW_DBG("%s: down IPv6 addrs: %pI6\n", __func__, + pmlmeinfo->ip6_addr); + break; + default: + RTW_DBG("%s: default action\n", __func__); + break; + } + return NOTIFY_DONE; +} +#endif + +static struct notifier_block rtw_inetaddr_notifier = { + .notifier_call = rtw_inetaddr_notifier_call +}; + +#ifdef CONFIG_IPV6 +static struct notifier_block rtw_inet6addr_notifier = { + .notifier_call = rtw_inet6addr_notifier_call +}; +#endif + +void rtw_inetaddr_notifier_register(void) +{ + RTW_INFO("%s\n", __func__); + register_inetaddr_notifier(&rtw_inetaddr_notifier); +#ifdef CONFIG_IPV6 + register_inet6addr_notifier(&rtw_inet6addr_notifier); +#endif +} + +void rtw_inetaddr_notifier_unregister(void) +{ + RTW_INFO("%s\n", __func__); + unregister_inetaddr_notifier(&rtw_inetaddr_notifier); +#ifdef CONFIG_IPV6 + unregister_inet6addr_notifier(&rtw_inet6addr_notifier); +#endif +} + +int rtw_os_ndevs_register(struct dvobj_priv *dvobj) +{ + int i, status = _SUCCESS; + struct registry_priv *regsty = dvobj_to_regsty(dvobj); + _adapter *adapter; + +#if defined(CONFIG_IOCTL_CFG80211) + if (rtw_cfg80211_dev_res_register(dvobj) != _SUCCESS) { + rtw_warn_on(1); + return _FAIL; + } +#endif + + for (i = 0; i < dvobj->iface_nums; i++) { + + if (i >= CONFIG_IFACE_NUMBER) { + RTW_ERR("%s %d >= CONFIG_IFACE_NUMBER(%d)\n", __func__, i, CONFIG_IFACE_NUMBER); + rtw_warn_on(1); + continue; + } + + adapter = dvobj->padapters[i]; + if (adapter) { + char *name; + + #ifdef CONFIG_RTW_DYNAMIC_NDEV + if (!is_primary_adapter(adapter)) + continue; + #endif + + if (adapter->iface_id == IFACE_ID0) + name = regsty->ifname; + else if (adapter->iface_id == IFACE_ID1) + name = regsty->if2name; + else + name = "wlan%d"; + + status = rtw_os_ndev_register(adapter, name); + + if (status != _SUCCESS) { + rtw_warn_on(1); + break; + } + } + } + + if (status != _SUCCESS) { + for (; i >= 0; i--) { + adapter = dvobj->padapters[i]; + if (adapter) + rtw_os_ndev_unregister(adapter); + } + } + +#if defined(CONFIG_IOCTL_CFG80211) + if (status != _SUCCESS) + rtw_cfg80211_dev_res_unregister(dvobj); +#endif + return status; +} + +void rtw_os_ndevs_unregister(struct dvobj_priv *dvobj) +{ + int i; + _adapter *adapter = NULL; + + for (i = 0; i < dvobj->iface_nums; i++) { + adapter = dvobj->padapters[i]; + + if (adapter == NULL) + continue; + + rtw_os_ndev_unregister(adapter); + } + +#if defined(CONFIG_IOCTL_CFG80211) + rtw_cfg80211_dev_res_unregister(dvobj); +#endif +} + +/** + * rtw_os_ndevs_init - Allocate and register OS layer net devices and relating structures for @dvobj + * @dvobj: the dvobj on which this function applies + * + * Returns: + * _SUCCESS or _FAIL + */ +int rtw_os_ndevs_init(struct dvobj_priv *dvobj) +{ + int ret = _FAIL; + + if (rtw_os_ndevs_alloc(dvobj) != _SUCCESS) + goto exit; + + if (rtw_os_ndevs_register(dvobj) != _SUCCESS) + goto os_ndevs_free; + + ret = _SUCCESS; + +os_ndevs_free: + if (ret != _SUCCESS) + rtw_os_ndevs_free(dvobj); +exit: + return ret; +} + +/** + * rtw_os_ndevs_deinit - Unregister and free OS layer net devices and relating structures for @dvobj + * @dvobj: the dvobj on which this function applies + */ +void rtw_os_ndevs_deinit(struct dvobj_priv *dvobj) +{ + rtw_os_ndevs_unregister(dvobj); + rtw_os_ndevs_free(dvobj); +} + +#ifdef CONFIG_BR_EXT +void netdev_br_init(struct net_device *netdev) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(netdev); + +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 35)) + rcu_read_lock(); +#endif + + /* if(check_fwstate(pmlmepriv, WIFI_STATION_STATE|WIFI_ADHOC_STATE) == _TRUE) */ + { + /* struct net_bridge *br = netdev->br_port->br; */ /* ->dev->dev_addr; */ + #if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) + if (netdev->br_port) + #else + if (rcu_dereference(adapter->pnetdev->rx_handler_data)) + #endif + { + struct net_device *br_netdev; + + br_netdev = rtw_get_bridge_ndev_by_name(CONFIG_BR_EXT_BRNAME); + if (br_netdev) { + memcpy(adapter->br_mac, br_netdev->dev_addr, ETH_ALEN); + dev_put(br_netdev); + RTW_INFO(FUNC_NDEV_FMT" bind bridge dev "NDEV_FMT"("MAC_FMT")\n" + , FUNC_NDEV_ARG(netdev), NDEV_ARG(br_netdev), MAC_ARG(br_netdev->dev_addr)); + } else { + RTW_INFO(FUNC_NDEV_FMT" can't get bridge dev by name \"%s\"\n" + , FUNC_NDEV_ARG(netdev), CONFIG_BR_EXT_BRNAME); + } + } + + adapter->ethBrExtInfo.addPPPoETag = 1; + } + +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 35)) + rcu_read_unlock(); +#endif +} +#endif /* CONFIG_BR_EXT */ + +#ifdef CONFIG_NEW_NETDEV_HDL +int _netdev_open(struct net_device *pnetdev) +{ + uint status; + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + RTW_INFO(FUNC_NDEV_FMT" start\n", FUNC_NDEV_ARG(pnetdev)); + + if (!rtw_is_hw_init_completed(padapter)) { // ips + rtw_clr_surprise_removed(padapter); + rtw_clr_drv_stopped(padapter); + RTW_ENABLE_FUNC(padapter, DF_RX_BIT); + RTW_ENABLE_FUNC(padapter, DF_TX_BIT); + status = rtw_hal_init(padapter); + if (status == _FAIL) + goto netdev_open_error; + rtw_led_control(padapter, LED_CTL_NO_LINK); + #ifndef RTW_HALMAC + status = rtw_mi_start_drv_threads(padapter); + if (status == _FAIL) { + RTW_ERR(FUNC_NDEV_FMT "Initialize driver thread failed!\n", FUNC_NDEV_ARG(pnetdev)); + goto netdev_open_error; + } + + rtw_intf_start(GET_PRIMARY_ADAPTER(padapter)); + #endif /* !RTW_HALMAC */ + + { + #ifdef CONFIG_BT_COEXIST_SOCKET_TRX + _adapter *prim_adpt = GET_PRIMARY_ADAPTER(padapter); + + if (prim_adpt && (_TRUE == prim_adpt->EEPROMBluetoothCoexist)) { + rtw_btcoex_init_socket(prim_adpt); + prim_adpt->coex_info.BtMgnt.ExtConfig.HCIExtensionVer = 0x04; + rtw_btcoex_SetHciVersion(prim_adpt, 0x04); + } + #endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + + _set_timer(&adapter_to_dvobj(padapter)->dynamic_chk_timer, 2000); + + #ifndef CONFIG_IPS_CHECK_IN_WD + rtw_set_pwr_state_check_timer(pwrctrlpriv); + #endif /*CONFIG_IPS_CHECK_IN_WD*/ + } + + } + + /*if (padapter->bup == _FALSE) */ + { + rtw_hal_iface_init(padapter); + + #ifdef CONFIG_RTW_NAPI + if(padapter->napi_state == NAPI_DISABLE) { + napi_enable(&padapter->napi); + padapter->napi_state = NAPI_ENABLE; + } + #endif + + #ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_init_wdev_data(padapter); + #endif + /* rtw_netif_carrier_on(pnetdev); */ /* call this func when rtw_joinbss_event_callback return success */ + rtw_netif_wake_queue(pnetdev); + + #ifdef CONFIG_BR_EXT + if (is_primary_adapter(padapter)) + netdev_br_init(pnetdev); + #endif /* CONFIG_BR_EXT */ + + + padapter->bup = _TRUE; + padapter->net_closed = _FALSE; + padapter->netif_up = _TRUE; + pwrctrlpriv->bips_processing = _FALSE; + } + + RTW_INFO(FUNC_NDEV_FMT" Success (bup=%d)\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); + return 0; + +netdev_open_error: + padapter->bup = _FALSE; + + #ifdef CONFIG_RTW_NAPI + if(padapter->napi_state == NAPI_ENABLE) { + napi_disable(&padapter->napi); + padapter->napi_state = NAPI_DISABLE; + } + #endif + + rtw_netif_carrier_off(pnetdev); + rtw_netif_stop_queue(pnetdev); + + RTW_ERR(FUNC_NDEV_FMT" Failed!! (bup=%d)\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); + + return -1; + +} + +#else +int _netdev_open(struct net_device *pnetdev) +{ + uint status; + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + + + RTW_INFO(FUNC_NDEV_FMT" , bup=%d\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); + + padapter->netif_up = _TRUE; + +#ifdef CONFIG_PLATFORM_INTEL_BYT + rtw_sdio_set_power(1); +#endif /* CONFIG_PLATFORM_INTEL_BYT */ + + if (padapter->bup == _FALSE) { +#ifdef CONFIG_PLATFORM_INTEL_BYT + rtw_macaddr_cfg(adapter_mac_addr(padapter), get_hal_mac_addr(padapter)); +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_mbid_camid_alloc(padapter, adapter_mac_addr(padapter)); +#endif + rtw_init_wifidirect_addrs(padapter, adapter_mac_addr(padapter), adapter_mac_addr(padapter)); + _rtw_memcpy(pnetdev->dev_addr, adapter_mac_addr(padapter), ETH_ALEN); +#endif /* CONFIG_PLATFORM_INTEL_BYT */ + + rtw_clr_surprise_removed(padapter); + rtw_clr_drv_stopped(padapter); + + status = rtw_hal_init(padapter); + if (status == _FAIL) { + goto netdev_open_error; + } +#if 0/*#ifdef CONFIG_MI_WITH_MBSSID_CAM*/ + rtw_hal_set_hwreg(padapter, HW_VAR_MAC_ADDR, adapter_mac_addr(padapter)); /* set mac addr to mac register */ +#endif + + RTW_INFO("MAC Address = "MAC_FMT"\n", MAC_ARG(pnetdev->dev_addr)); + +#ifndef RTW_HALMAC + status = rtw_start_drv_threads(padapter); + if (status == _FAIL) { + RTW_INFO("Initialize driver software resource Failed!\n"); + goto netdev_open_error; + } +#endif /* !RTW_HALMAC */ + +#ifdef CONFIG_RTW_NAPI + if(padapter->napi_state == NAPI_DISABLE) { + napi_enable(&padapter->napi); + padapter->napi_state = NAPI_ENABLE; + } +#endif + +#ifndef RTW_HALMAC + rtw_intf_start(padapter); +#endif /* !RTW_HALMAC */ + +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_init_wdev_data(padapter); +#endif + + rtw_led_control(padapter, LED_CTL_NO_LINK); + + padapter->bup = _TRUE; + pwrctrlpriv->bips_processing = _FALSE; + +#ifdef CONFIG_PLATFORM_INTEL_BYT +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_IpsNotify(padapter, IPS_NONE); +#endif /* CONFIG_BT_COEXIST */ +#endif /* CONFIG_PLATFORM_INTEL_BYT */ + } + padapter->net_closed = _FALSE; + + _set_timer(&adapter_to_dvobj(padapter)->dynamic_chk_timer, 2000); + +#ifndef CONFIG_IPS_CHECK_IN_WD + rtw_set_pwr_state_check_timer(pwrctrlpriv); +#endif + + /* rtw_netif_carrier_on(pnetdev); */ /* call this func when rtw_joinbss_event_callback return success */ + rtw_netif_wake_queue(pnetdev); + +#ifdef CONFIG_BR_EXT + netdev_br_init(pnetdev); +#endif /* CONFIG_BR_EXT */ + +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + if (is_primary_adapter(padapter) && (_TRUE == pHalData->EEPROMBluetoothCoexist)) { + rtw_btcoex_init_socket(padapter); + padapter->coex_info.BtMgnt.ExtConfig.HCIExtensionVer = 0x04; + rtw_btcoex_SetHciVersion(padapter, 0x04); + } else + RTW_INFO("CONFIG_BT_COEXIST: VIRTUAL_ADAPTER\n"); +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + +#ifdef CONFIG_CONCURRENT_MODE + { + _adapter *sec_adapter = adapter_to_dvobj(padapter)->padapters[IFACE_ID1]; + + #ifndef CONFIG_RTW_DYNAMIC_NDEV + if (sec_adapter && (sec_adapter->bup == _FALSE)) + _netdev_vir_if_open(sec_adapter->pnetdev); + #endif + } +#endif + +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS + pwrctrlpriv->radio_on_start_time = rtw_get_current_time(); + pwrctrlpriv->pwr_saving_start_time = rtw_get_current_time(); + pwrctrlpriv->pwr_saving_time = 0; + pwrctrlpriv->on_time = 0; + pwrctrlpriv->tx_time = 0; + pwrctrlpriv->rx_time = 0; +#endif /* CONFIG_RTW_CFGVEDNOR_LLSTATS */ + + RTW_INFO("-871x_drv - drv_open, bup=%d\n", padapter->bup); + + return 0; + +netdev_open_error: + + padapter->bup = _FALSE; + +#ifdef CONFIG_RTW_NAPI + if(padapter->napi_state == NAPI_ENABLE) { + napi_disable(&padapter->napi); + padapter->napi_state = NAPI_DISABLE; + } +#endif + + rtw_netif_carrier_off(pnetdev); + rtw_netif_stop_queue(pnetdev); + + RTW_INFO("-871x_drv - drv_open fail, bup=%d\n", padapter->bup); + + return -1; + +} +#endif +int netdev_open(struct net_device *pnetdev) +{ + int ret = _FALSE; + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + + if (pwrctrlpriv->bInSuspend == _TRUE) { + RTW_INFO(" [WARN] "ADPT_FMT" %s failed, bInSuspend=%d\n", ADPT_ARG(padapter), __func__, pwrctrlpriv->bInSuspend); + return 0; + } + + _enter_critical_mutex(&(adapter_to_dvobj(padapter)->hw_init_mutex), NULL); +#ifdef CONFIG_NEW_NETDEV_HDL + ret = _netdev_open(pnetdev); +#else + if (is_primary_adapter(padapter)) + ret = _netdev_open(pnetdev); +#ifdef CONFIG_CONCURRENT_MODE + else + ret = _netdev_vir_if_open(pnetdev); +#endif +#endif + _exit_critical_mutex(&(adapter_to_dvobj(padapter)->hw_init_mutex), NULL); + + +#ifdef CONFIG_AUTO_AP_MODE + if (padapter->iface_id == IFACE_ID2) + rtw_start_auto_ap(padapter); +#endif + + return ret; +} + +#ifdef CONFIG_IPS +int ips_netdrv_open(_adapter *padapter) +{ + int status = _SUCCESS; + /* struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); */ + + padapter->net_closed = _FALSE; + + RTW_INFO("===> %s.........\n", __FUNCTION__); + + + rtw_clr_drv_stopped(padapter); + /* padapter->bup = _TRUE; */ +#ifdef CONFIG_NEW_NETDEV_HDL + if (!rtw_is_hw_init_completed(padapter)) { + status = rtw_hal_init(padapter); + if (status == _FAIL) { + goto netdev_open_error; + } + rtw_mi_hal_iface_init(padapter); + } +#else + status = rtw_hal_init(padapter); + if (status == _FAIL) { + goto netdev_open_error; + } +#endif +#if 0 + rtw_mi_set_mac_addr(padapter); +#endif +#ifndef RTW_HALMAC + rtw_intf_start(padapter); +#endif /* !RTW_HALMAC */ + +#ifndef CONFIG_IPS_CHECK_IN_WD + rtw_set_pwr_state_check_timer(adapter_to_pwrctl(padapter)); +#endif + _set_timer(&adapter_to_dvobj(padapter)->dynamic_chk_timer, 2000); + + return _SUCCESS; + +netdev_open_error: + /* padapter->bup = _FALSE; */ + RTW_INFO("-ips_netdrv_open - drv_open failure, bup=%d\n", padapter->bup); + + return _FAIL; +} + +int rtw_ips_pwr_up(_adapter *padapter) +{ + int result; +#if defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_FWLPS_IN_IPS) +#ifdef DBG_CONFIG_ERROR_DETECT + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; +#endif/* #ifdef DBG_CONFIG_ERROR_DETECT */ +#endif /* defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_FWLPS_IN_IPS) */ + systime start_time = rtw_get_current_time(); + RTW_INFO("===> rtw_ips_pwr_up..............\n"); + +#if defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_FWLPS_IN_IPS) +#ifdef DBG_CONFIG_ERROR_DETECT + if (psrtpriv->silent_reset_inprogress == _TRUE) +#endif/* #ifdef DBG_CONFIG_ERROR_DETECT */ +#endif /* defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_FWLPS_IN_IPS) */ + rtw_reset_drv_sw(padapter); + + result = ips_netdrv_open(padapter); + + rtw_led_control(padapter, LED_CTL_NO_LINK); + + RTW_INFO("<=== rtw_ips_pwr_up.............. in %dms\n", rtw_get_passing_time_ms(start_time)); + return result; + +} + +void rtw_ips_pwr_down(_adapter *padapter) +{ + systime start_time = rtw_get_current_time(); + RTW_INFO("===> rtw_ips_pwr_down...................\n"); + + padapter->net_closed = _TRUE; + + rtw_ips_dev_unload(padapter); + RTW_INFO("<=== rtw_ips_pwr_down..................... in %dms\n", rtw_get_passing_time_ms(start_time)); +} +#endif +void rtw_ips_dev_unload(_adapter *padapter) +{ +#if defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_FWLPS_IN_IPS) +#ifdef DBG_CONFIG_ERROR_DETECT + PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter); + struct sreset_priv *psrtpriv = &pHalData->srestpriv; +#endif/* #ifdef DBG_CONFIG_ERROR_DETECT */ +#endif /* defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_FWLPS_IN_IPS) */ + RTW_INFO("====> %s...\n", __FUNCTION__); + + +#if defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_FWLPS_IN_IPS) +#ifdef DBG_CONFIG_ERROR_DETECT + if (psrtpriv->silent_reset_inprogress == _TRUE) +#endif /* #ifdef DBG_CONFIG_ERROR_DETECT */ +#endif /* defined(CONFIG_SWLPS_IN_IPS) || defined(CONFIG_FWLPS_IN_IPS) */ + { + rtw_hal_set_hwreg(padapter, HW_VAR_FIFO_CLEARN_UP, 0); + rtw_intf_stop(padapter); + } + + if (!rtw_is_surprise_removed(padapter)) + rtw_hal_deinit(padapter); + +} +#ifdef CONFIG_NEW_NETDEV_HDL +int _pm_netdev_open(_adapter *padapter) +{ + uint status; + struct pwrctrl_priv *pwrctrlpriv = adapter_to_pwrctl(padapter); + struct net_device *pnetdev = padapter->pnetdev; + + RTW_INFO(FUNC_NDEV_FMT" start\n", FUNC_NDEV_ARG(pnetdev)); + + if (!rtw_is_hw_init_completed(padapter)) { // ips + rtw_clr_surprise_removed(padapter); + rtw_clr_drv_stopped(padapter); + status = rtw_hal_init(padapter); + if (status == _FAIL) + goto netdev_open_error; + rtw_led_control(padapter, LED_CTL_NO_LINK); + #ifndef RTW_HALMAC + status = rtw_mi_start_drv_threads(padapter); + if (status == _FAIL) { + RTW_ERR(FUNC_NDEV_FMT "Initialize driver thread failed!\n", FUNC_NDEV_ARG(pnetdev)); + goto netdev_open_error; + } + + rtw_intf_start(GET_PRIMARY_ADAPTER(padapter)); + #endif /* !RTW_HALMAC */ + + { + _set_timer(&adapter_to_dvobj(padapter)->dynamic_chk_timer, 2000); + + #ifndef CONFIG_IPS_CHECK_IN_WD + rtw_set_pwr_state_check_timer(pwrctrlpriv); + #endif /*CONFIG_IPS_CHECK_IN_WD*/ + } + + } + + /*if (padapter->bup == _FALSE) */ + { + rtw_hal_iface_init(padapter); + + padapter->bup = _TRUE; + padapter->net_closed = _FALSE; + padapter->netif_up = _TRUE; + pwrctrlpriv->bips_processing = _FALSE; + } + + RTW_INFO(FUNC_NDEV_FMT" Success (bup=%d)\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); + return 0; + +netdev_open_error: + padapter->bup = _FALSE; + + rtw_netif_carrier_off(pnetdev); + rtw_netif_stop_queue(pnetdev); + + RTW_ERR(FUNC_NDEV_FMT" Failed!! (bup=%d)\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); + + return -1; + +} +int _mi_pm_netdev_open(struct net_device *pnetdev) +{ + int i; + int status = 0; + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface->netif_up) { + status = _pm_netdev_open(iface); + if (status == -1) { + RTW_ERR("%s failled\n", __func__); + break; + } + } + } + + return status; +} +#endif /*CONFIG_NEW_NETDEV_HDL*/ +int pm_netdev_open(struct net_device *pnetdev, u8 bnormal) +{ + int status = 0; + + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + + if (_TRUE == bnormal) { + _enter_critical_mutex(&(adapter_to_dvobj(padapter)->hw_init_mutex), NULL); + #ifdef CONFIG_NEW_NETDEV_HDL + status = _mi_pm_netdev_open(pnetdev); + #else + status = _netdev_open(pnetdev); + #endif + _exit_critical_mutex(&(adapter_to_dvobj(padapter)->hw_init_mutex), NULL); + } +#ifdef CONFIG_IPS + else + status = (_SUCCESS == ips_netdrv_open(padapter)) ? (0) : (-1); +#endif + + return status; +} +#ifdef CONFIG_CLIENT_PORT_CFG +extern void rtw_hw_client_port_release(_adapter *adapter); +#endif +static int netdev_close(struct net_device *pnetdev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ + + RTW_INFO(FUNC_NDEV_FMT" , bup=%d\n", FUNC_NDEV_ARG(pnetdev), padapter->bup); +#ifndef CONFIG_PLATFORM_INTEL_BYT + padapter->net_closed = _TRUE; + padapter->netif_up = _FALSE; + pmlmepriv->LinkDetectInfo.bBusyTraffic = _FALSE; + +#ifdef CONFIG_CLIENT_PORT_CFG + if (MLME_IS_STA(padapter)) + rtw_hw_client_port_release(padapter); +#endif + /* if (!rtw_is_hw_init_completed(padapter)) { + RTW_INFO("(1)871x_drv - drv_close, bup=%d, hw_init_completed=%s\n", padapter->bup, rtw_is_hw_init_completed(padapter)?"_TRUE":"_FALSE"); + + rtw_set_drv_stopped(padapter); + + rtw_dev_unload(padapter); + } + else*/ + if (pwrctl->rf_pwrstate == rf_on) { + RTW_INFO("(2)871x_drv - drv_close, bup=%d, hw_init_completed=%s\n", padapter->bup, rtw_is_hw_init_completed(padapter) ? "_TRUE" : "_FALSE"); + + /* s1. */ + if (pnetdev) + rtw_netif_stop_queue(pnetdev); + +#ifndef CONFIG_RTW_ANDROID + /* s2. */ + LeaveAllPowerSaveMode(padapter); + rtw_disassoc_cmd(padapter, 500, RTW_CMDF_WAIT_ACK); + /* s2-2. indicate disconnect to os */ + rtw_indicate_disconnect(padapter, 0, _FALSE); + /* s2-3. */ + rtw_free_assoc_resources_cmd(padapter, _TRUE, RTW_CMDF_WAIT_ACK); + /* s2-4. */ + rtw_free_network_queue(padapter, _TRUE); +#endif + } + +#ifdef CONFIG_BR_EXT + /* if (OPMODE & (WIFI_STATION_STATE | WIFI_ADHOC_STATE)) */ + { + /* void nat25_db_cleanup(_adapter *priv); */ + nat25_db_cleanup(padapter); + } +#endif /* CONFIG_BR_EXT */ + +#ifdef CONFIG_P2P + if (!rtw_p2p_chk_role(&padapter->wdinfo, P2P_ROLE_DISABLE)) + rtw_p2p_enable(padapter, P2P_ROLE_DISABLE); +#endif /* CONFIG_P2P */ + + rtw_scan_abort(padapter); /* stop scanning process before wifi is going to down */ +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_wait_scan_req_empty(padapter, 200); + adapter_wdev_data(padapter)->bandroid_scan = _FALSE; + /* padapter->rtw_wdev->iftype = NL80211_IFTYPE_MONITOR; */ /* set this at the end */ +#endif /* CONFIG_IOCTL_CFG80211 */ + +#ifdef CONFIG_WAPI_SUPPORT + rtw_wapi_disable_tx(padapter); +#endif +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + if (is_primary_adapter(padapter) && (_TRUE == pHalData->EEPROMBluetoothCoexist)) + rtw_btcoex_close_socket(padapter); + else + RTW_INFO("CONFIG_BT_COEXIST: VIRTUAL_ADAPTER\n"); +#endif /* CONFIG_BT_COEXIST_SOCKET_TRX */ +#else /* !CONFIG_PLATFORM_INTEL_BYT */ + + if (pwrctl->bInSuspend == _TRUE) { + RTW_INFO("+871x_drv - drv_close, bInSuspend=%d\n", pwrctl->bInSuspend); + return 0; + } + + rtw_scan_abort(padapter); /* stop scanning process before wifi is going to down */ +#ifdef CONFIG_IOCTL_CFG80211 + rtw_cfg80211_wait_scan_req_empty(padapter, 200); +#endif + + RTW_INFO("netdev_close, bips_processing=%d\n", pwrctl->bips_processing); + while (pwrctl->bips_processing == _TRUE) /* waiting for ips_processing done before call rtw_dev_unload() */ + rtw_msleep_os(1); + + rtw_dev_unload(padapter); + rtw_sdio_set_power(0); + +#endif /* !CONFIG_PLATFORM_INTEL_BYT */ + + RTW_INFO("-871x_drv - drv_close, bup=%d\n", padapter->bup); + + return 0; + +} + +int pm_netdev_close(struct net_device *pnetdev, u8 bnormal) +{ + int status = 0; + + status = netdev_close(pnetdev); + + return status; +} + +void rtw_ndev_destructor(struct net_device *ndev) +{ + RTW_INFO(FUNC_NDEV_FMT"\n", FUNC_NDEV_ARG(ndev)); + +#ifdef CONFIG_IOCTL_CFG80211 + if (ndev->ieee80211_ptr) + rtw_mfree((u8 *)ndev->ieee80211_ptr, sizeof(struct wireless_dev)); +#endif + free_netdev(ndev); +} + +#ifdef CONFIG_ARP_KEEP_ALIVE +struct route_info { + struct in_addr dst_addr; + struct in_addr src_addr; + struct in_addr gateway; + unsigned int dev_index; +}; + +static void parse_routes(struct nlmsghdr *nl_hdr, struct route_info *rt_info) +{ + struct rtmsg *rt_msg; + struct rtattr *rt_attr; + int rt_len; + + rt_msg = (struct rtmsg *) NLMSG_DATA(nl_hdr); + if ((rt_msg->rtm_family != AF_INET) || (rt_msg->rtm_table != RT_TABLE_MAIN)) + return; + + rt_attr = (struct rtattr *) RTM_RTA(rt_msg); + rt_len = RTM_PAYLOAD(nl_hdr); + + for (; RTA_OK(rt_attr, rt_len); rt_attr = RTA_NEXT(rt_attr, rt_len)) { + switch (rt_attr->rta_type) { + case RTA_OIF: + rt_info->dev_index = *(int *) RTA_DATA(rt_attr); + break; + case RTA_GATEWAY: + rt_info->gateway.s_addr = *(u_int *) RTA_DATA(rt_attr); + break; + case RTA_PREFSRC: + rt_info->src_addr.s_addr = *(u_int *) RTA_DATA(rt_attr); + break; + case RTA_DST: + rt_info->dst_addr.s_addr = *(u_int *) RTA_DATA(rt_attr); + break; + } + } +} + +static int route_dump(u32 *gw_addr , int *gw_index) +{ + int err = 0; + struct socket *sock; + struct { + struct nlmsghdr nlh; + struct rtgenmsg g; + } req; + struct msghdr msg; + struct iovec iov; + struct sockaddr_nl nladdr; + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + mm_segment_t oldfs; + #endif + char *pg; + int size = 0; + + err = sock_create(AF_NETLINK, SOCK_DGRAM, NETLINK_ROUTE, &sock); + if (err) { + printk(": Could not create a datagram socket, error = %d\n", -ENXIO); + return err; + } + + memset(&nladdr, 0, sizeof(nladdr)); + nladdr.nl_family = AF_NETLINK; + + req.nlh.nlmsg_len = sizeof(req); + req.nlh.nlmsg_type = RTM_GETROUTE; + req.nlh.nlmsg_flags = NLM_F_ROOT | NLM_F_MATCH | NLM_F_REQUEST; + req.nlh.nlmsg_pid = 0; + req.g.rtgen_family = AF_INET; + + iov.iov_base = &req; + iov.iov_len = sizeof(req); + + msg.msg_name = &nladdr; + msg.msg_namelen = sizeof(nladdr); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) + /* referece:sock_xmit in kernel code + * WRITE for sock_sendmsg, READ for sock_recvmsg + * third parameter for msg_iovlen + * last parameter for iov_len + */ + iov_iter_init(&msg.msg_iter, WRITE, &iov, 1, sizeof(req)); +#else + msg.msg_iov = &iov; + msg.msg_iovlen = 1; +#endif + msg.msg_control = NULL; + msg.msg_controllen = 0; + msg.msg_flags = MSG_DONTWAIT; + + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + oldfs = get_fs(); + set_fs(KERNEL_DS); + #endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0)) + err = sock_sendmsg(sock, &msg); +#else + err = sock_sendmsg(sock, &msg, sizeof(req)); +#endif + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + set_fs(oldfs); + #endif + + if (err < 0) + goto out_sock; + + pg = (char *) __get_free_page(GFP_KERNEL); + if (pg == NULL) { + err = -ENOMEM; + goto out_sock; + } + +#if defined(CONFIG_IPV6) || defined(CONFIG_IPV6_MODULE) +restart: +#endif + + for (;;) { + struct nlmsghdr *h; + + iov.iov_base = pg; + iov.iov_len = PAGE_SIZE; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) + iov_iter_init(&msg.msg_iter, READ, &iov, 1, PAGE_SIZE); +#endif + + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + oldfs = get_fs(); + set_fs(KERNEL_DS); + #endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 7, 0)) + err = sock_recvmsg(sock, &msg, MSG_DONTWAIT); +#else + err = sock_recvmsg(sock, &msg, PAGE_SIZE, MSG_DONTWAIT); +#endif + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + set_fs(oldfs); + #endif + + if (err < 0) + goto out_sock_pg; + + if (msg.msg_flags & MSG_TRUNC) { + err = -ENOBUFS; + goto out_sock_pg; + } + + h = (struct nlmsghdr *) pg; + + while (NLMSG_OK(h, err)) { + struct route_info rt_info; + if (h->nlmsg_type == NLMSG_DONE) { + err = 0; + goto done; + } + + if (h->nlmsg_type == NLMSG_ERROR) { + struct nlmsgerr *errm = (struct nlmsgerr *) NLMSG_DATA(h); + err = errm->error; + printk("NLMSG error: %d\n", errm->error); + goto done; + } + + if (h->nlmsg_type == RTM_GETROUTE) + printk("RTM_GETROUTE: NLMSG: %d\n", h->nlmsg_type); + if (h->nlmsg_type != RTM_NEWROUTE) { + printk("NLMSG: %d\n", h->nlmsg_type); + err = -EINVAL; + goto done; + } + + memset(&rt_info, 0, sizeof(struct route_info)); + parse_routes(h, &rt_info); + if (!rt_info.dst_addr.s_addr && rt_info.gateway.s_addr && rt_info.dev_index) { + *gw_addr = rt_info.gateway.s_addr; + *gw_index = rt_info.dev_index; + + } + h = NLMSG_NEXT(h, err); + } + + if (err) { + printk("!!!Remnant of size %d %d %d\n", err, h->nlmsg_len, h->nlmsg_type); + err = -EINVAL; + break; + } + } + +done: +#if defined(CONFIG_IPV6) || defined(CONFIG_IPV6_MODULE) + if (!err && req.g.rtgen_family == AF_INET) { + req.g.rtgen_family = AF_INET6; + + iov.iov_base = &req; + iov.iov_len = sizeof(req); + + msg.msg_name = &nladdr; + msg.msg_namelen = sizeof(nladdr); +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) + iov_iter_init(&msg.msg_iter, WRITE, &iov, 1, sizeof(req)); +#else + msg.msg_iov = &iov; + msg.msg_iovlen = 1; +#endif + msg.msg_control = NULL; + msg.msg_controllen = 0; + msg.msg_flags = MSG_DONTWAIT; + + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + oldfs = get_fs(); + set_fs(KERNEL_DS); + #endif +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0)) + err = sock_sendmsg(sock, &msg); +#else + err = sock_sendmsg(sock, &msg, sizeof(req)); +#endif + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + set_fs(oldfs); + #endif + + if (err > 0) + goto restart; + } +#endif + +out_sock_pg: + free_page((unsigned long) pg); + +out_sock: + sock_release(sock); + return err; +} + +static int arp_query(unsigned char *haddr, u32 paddr, + struct net_device *dev) +{ + struct neighbour *neighbor_entry; + int ret = 0; + + neighbor_entry = neigh_lookup(&arp_tbl, &paddr, dev); + + if (neighbor_entry != NULL) { + neighbor_entry->used = jiffies; + if (neighbor_entry->nud_state & NUD_VALID) { + _rtw_memcpy(haddr, neighbor_entry->ha, dev->addr_len); + ret = 1; + } + neigh_release(neighbor_entry); + } + return ret; +} + +static int get_defaultgw(u32 *ip_addr , char mac[]) +{ + int gw_index = 0; /* oif device index */ + struct net_device *gw_dev = NULL; /* oif device */ + + route_dump(ip_addr, &gw_index); + + if (!(*ip_addr) || !gw_index) { + /* RTW_INFO("No default GW\n"); */ + return -1; + } + + gw_dev = dev_get_by_index(&init_net, gw_index); + + if (gw_dev == NULL) { + /* RTW_INFO("get Oif Device Fail\n"); */ + return -1; + } + + if (!arp_query(mac, *ip_addr, gw_dev)) { + /* RTW_INFO( "arp query failed\n"); */ + dev_put(gw_dev); + return -1; + + } + dev_put(gw_dev); + + return 0; +} + +int rtw_gw_addr_query(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + u32 gw_addr = 0; /* default gw address */ + unsigned char gw_mac[32] = {0}; /* default gw mac */ + int i; + int res; + + res = get_defaultgw(&gw_addr, gw_mac); + if (!res) { + pmlmepriv->gw_ip[0] = gw_addr & 0xff; + pmlmepriv->gw_ip[1] = (gw_addr & 0xff00) >> 8; + pmlmepriv->gw_ip[2] = (gw_addr & 0xff0000) >> 16; + pmlmepriv->gw_ip[3] = (gw_addr & 0xff000000) >> 24; + _rtw_memcpy(pmlmepriv->gw_mac_addr, gw_mac, ETH_ALEN); + RTW_INFO("%s Gateway Mac:\t" MAC_FMT "\n", __FUNCTION__, MAC_ARG(pmlmepriv->gw_mac_addr)); + RTW_INFO("%s Gateway IP:\t" IP_FMT "\n", __FUNCTION__, IP_ARG(pmlmepriv->gw_ip)); + } else + RTW_INFO("Get Gateway IP/MAC fail!\n"); + + return res; +} +#endif + +void rtw_dev_unload(PADAPTER padapter) +{ + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + struct dvobj_priv *pobjpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &pobjpriv->drv_dbg; + struct cmd_priv *pcmdpriv = &padapter->cmdpriv; + + if (padapter->bup == _TRUE) { + RTW_INFO("==> "FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + +#ifdef CONFIG_WOWLAN +#ifdef CONFIG_GPIO_WAKEUP + /*default wake up pin change to BT*/ + RTW_INFO("%s:default wake up pin change to BT\n", __FUNCTION__); + rtw_hal_switch_gpio_wl_ctrl(padapter, pwrctl->wowlan_gpio_index, _FALSE); +#endif /* CONFIG_GPIO_WAKEUP */ +#endif /* CONFIG_WOWLAN */ + + rtw_set_drv_stopped(padapter); +#ifdef CONFIG_XMIT_ACK + if (padapter->xmitpriv.ack_tx) + rtw_ack_tx_done(&padapter->xmitpriv, RTW_SCTX_DONE_DRV_STOP); +#endif + + rtw_intf_stop(padapter); + + rtw_stop_drv_threads(padapter); + + if (ATOMIC_READ(&(pcmdpriv->cmdthd_running)) == _TRUE) { + RTW_ERR("cmd_thread not stop !!\n"); + rtw_warn_on(1); + } + + /* check the status of IPS */ + if (rtw_hal_check_ips_status(padapter) == _TRUE || pwrctl->rf_pwrstate == rf_off) { /* check HW status and SW state */ + RTW_PRINT("%s: driver in IPS-FWLPS\n", __func__); + pdbgpriv->dbg_dev_unload_inIPS_cnt++; + } else + RTW_PRINT("%s: driver not in IPS\n", __func__); + + if (!rtw_is_surprise_removed(padapter)) { +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_IpsNotify(padapter, pwrctl->ips_mode_req); +#endif +#ifdef CONFIG_WOWLAN + if (pwrctl->bSupportRemoteWakeup == _TRUE && + pwrctl->wowlan_mode == _TRUE) + RTW_PRINT("%s bSupportRemoteWakeup==_TRUE do not run rtw_hal_deinit()\n", __FUNCTION__); + else +#endif + { + /* amy modify 20120221 for power seq is different between driver open and ips */ + rtw_hal_deinit(padapter); + } + rtw_set_surprise_removed(padapter); + } + + padapter->bup = _FALSE; + + RTW_INFO("<== "FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + } else { + RTW_INFO("%s: bup==_FALSE\n", __FUNCTION__); + } + rtw_cancel_all_timer(padapter); +} + +int rtw_suspend_free_assoc_resource(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; +#ifdef CONFIG_P2P + struct wifidirect_info *pwdinfo = &padapter->wdinfo; +#endif /* CONFIG_P2P */ + + RTW_INFO("==> "FUNC_ADPT_FMT" entry....\n", FUNC_ADPT_ARG(padapter)); + + if (rtw_chk_roam_flags(padapter, RTW_ROAM_ON_RESUME)) { + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) + && check_fwstate(pmlmepriv, WIFI_ASOC_STATE) + #ifdef CONFIG_P2P + && (rtw_p2p_chk_state(pwdinfo, P2P_STATE_NONE) + #if defined(CONFIG_IOCTL_CFG80211) && RTW_P2P_GROUP_INTERFACE + || rtw_p2p_chk_role(pwdinfo, P2P_ROLE_DEVICE) + #endif + ) + #endif /* CONFIG_P2P */ + ) { + RTW_INFO("%s %s(" MAC_FMT "), length:%d assoc_ssid.length:%d\n", __FUNCTION__, + pmlmepriv->cur_network.network.Ssid.Ssid, + MAC_ARG(pmlmepriv->cur_network.network.MacAddress), + pmlmepriv->cur_network.network.Ssid.SsidLength, + pmlmepriv->assoc_ssid.SsidLength); + rtw_set_to_roam(padapter, 1); + } + } + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) && check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + rtw_disassoc_cmd(padapter, 0, RTW_CMDF_DIRECTLY); + /* s2-2. indicate disconnect to os */ + rtw_indicate_disconnect(padapter, 0, _FALSE); + } +#ifdef CONFIG_AP_MODE + else if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) + rtw_sta_flush(padapter, _TRUE); +#endif + + /* s2-3. */ + rtw_free_assoc_resources(padapter, _TRUE); + + /* s2-4. */ + rtw_free_network_queue(padapter, _TRUE); + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY)) { + RTW_PRINT("%s: fw_under_survey\n", __func__); + rtw_indicate_scan_done(padapter, 1); + clr_fwstate(pmlmepriv, WIFI_UNDER_SURVEY); + } + + if (check_fwstate(pmlmepriv, WIFI_UNDER_LINKING) == _TRUE) { + RTW_PRINT("%s: fw_under_linking\n", __FUNCTION__); + rtw_indicate_disconnect(padapter, 0, _FALSE); + } + + RTW_INFO("<== "FUNC_ADPT_FMT" exit....\n", FUNC_ADPT_ARG(padapter)); + return _SUCCESS; +} + +#ifdef CONFIG_WOWLAN +int rtw_suspend_wow(_adapter *padapter) +{ + u8 ch, bw, offset; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct wowlan_ioctl_param poidparam; + int ret = _SUCCESS; + u8 en = _TRUE, i; + struct registry_priv *registry_par = &padapter->registrypriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + _adapter *iface = NULL; + struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter); + + RTW_INFO("==> "FUNC_ADPT_FMT" entry....\n", FUNC_ADPT_ARG(padapter)); + + + RTW_INFO("wowlan_mode: %d\n", pwrpriv->wowlan_mode); + RTW_INFO("wowlan_pno_enable: %d\n", pwrpriv->wowlan_pno_enable); +#ifdef CONFIG_P2P_WOWLAN + RTW_INFO("wowlan_p2p_enable: %d\n", pwrpriv->wowlan_p2p_enable); +#endif + + if (pwrpriv->wowlan_mode == _TRUE) { + rtw_mi_netif_stop_queue(padapter); + #ifdef CONFIG_CONCURRENT_MODE + rtw_mi_buddy_netif_carrier_off(padapter); + #endif + + /* 0. Power off LED */ + rtw_led_control(padapter, LED_CTL_POWER_OFF); + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + /* 2.only for SDIO disable interrupt */ + rtw_intf_stop(padapter); + + /* 2.1 clean interrupt */ + rtw_hal_clear_interrupt(padapter); +#endif /* CONFIG_SDIO_HCI */ + + /* enable ac lifetime during scan to avoid txfifo not empty. */ + dvobj->lifetime_en = rtw_read8(padapter, 0x426); + dvobj->pkt_lifetime = rtw_read32(padapter, 0x4c0); + rtw_write8(padapter, 0x426, rtw_read8(padapter, 0x426) | 0x0f); + if(hal_spec->tx_aclt_unit_factor == 1) { + rtw_write16(padapter, 0x4c0, 0x1000); // unit: 32us. 131ms + rtw_write16(padapter, 0x4c0 + 2 , 0x1000); // unit: 32us. 131ms + } else { + rtw_write16(padapter, 0x4c0, 0x0200); // unit: 256us. 131ms + rtw_write16(padapter, 0x4c0 + 2 , 0x0200); // unit: 256us. 131ms + } + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + rtw_write_port_cancel(iface); + RTW_INFO(ADPT_FMT " write port cancel\n", ADPT_ARG(iface)); + } + } + RTW_INFO("lifetime_en=%x, pkt_lifetime=%x\n", rtw_read8(padapter, 0x426), rtw_read32(padapter, 0x4c0)); + rtw_msleep_os(200); + + /* 1. stop thread */ + rtw_set_drv_stopped(padapter); /*for stop thread*/ + rtw_mi_stop_drv_threads(padapter); + + rtw_clr_drv_stopped(padapter); /*for 32k command*/ + + /* #ifdef CONFIG_LPS */ + /* rtw_set_ps_mode(padapter, PS_MODE_ACTIVE, 0, 0, "WOWLAN"); */ + /* #endif */ + + #ifdef CONFIG_SDIO_HCI + /* 2.2 free irq */ + #if !(CONFIG_RTW_SDIO_KEEP_IRQ) + sdio_free_irq(adapter_to_dvobj(padapter)); + #endif + #endif/*CONFIG_SDIO_HCI*/ + +#ifdef CONFIG_RUNTIME_PORT_SWITCH + if (rtw_port_switch_chk(padapter)) { + RTW_INFO(" ### PORT SWITCH ###\n"); + rtw_hal_set_hwreg(padapter, HW_VAR_PORT_SWITCH, NULL); + } +#endif + if(registry_par->suspend_type == FW_IPS_WRC) + rtw_hal_set_hwreg(padapter, HW_VAR_VENDOR_WOW_MODE, &en); +#ifdef CONFIG_LPS + rtw_wow_lps_level_decide(padapter, _TRUE); +#endif + poidparam.subcode = WOWLAN_ENABLE; + rtw_hal_set_hwreg(padapter, HW_VAR_WOWLAN, (u8 *)&poidparam); + if (rtw_chk_roam_flags(padapter, RTW_ROAM_ON_RESUME)) { + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE) + && check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + RTW_INFO("%s %s(" MAC_FMT "), length:%d assoc_ssid.length:%d\n", __FUNCTION__, + pmlmepriv->cur_network.network.Ssid.Ssid, + MAC_ARG(pmlmepriv->cur_network.network.MacAddress), + pmlmepriv->cur_network.network.Ssid.SsidLength, + pmlmepriv->assoc_ssid.SsidLength); + + rtw_set_to_roam(padapter, 0); + } + } + + RTW_PRINT("%s: wowmode suspending\n", __func__); + + if (check_fwstate(pmlmepriv, WIFI_UNDER_SURVEY) == _TRUE) { + RTW_PRINT("%s: fw_under_survey\n", __func__); + rtw_indicate_scan_done(padapter, 1); + clr_fwstate(pmlmepriv, WIFI_UNDER_SURVEY); + } + + if (rtw_mi_check_status(padapter, MI_LINKED)) { + ch = rtw_mi_get_union_chan(padapter); + bw = rtw_mi_get_union_bw(padapter); + offset = rtw_mi_get_union_offset(padapter); + RTW_INFO(FUNC_ADPT_FMT" back to linked/linking union - ch:%u, bw:%u, offset:%u\n", + FUNC_ADPT_ARG(padapter), ch, bw, offset); + set_channel_bwmode(padapter, ch, offset, bw); + } + +#ifdef CONFIG_CONCURRENT_MODE + rtw_mi_buddy_suspend_free_assoc_resource(padapter); +#endif + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SuspendNotify(padapter, BTCOEX_SUSPEND_STATE_SUSPEND_KEEP_ANT); +#endif + + if (pwrpriv->wowlan_pno_enable) { + RTW_PRINT("%s: pno: %d\n", __func__, + pwrpriv->wowlan_pno_enable); +#ifdef CONFIG_FWLPS_IN_IPS + rtw_set_fw_in_ips_mode(padapter, _TRUE); +#endif + } +#ifdef CONFIG_LPS + else { + if(pwrpriv->wowlan_power_mgmt != PS_MODE_ACTIVE) { + rtw_set_ps_mode(padapter, pwrpriv->wowlan_power_mgmt, 0, 0, "WOWLAN"); + } + } +#endif /* #ifdef CONFIG_LPS */ + + } else + RTW_PRINT("%s: ### ERROR ### wowlan_mode=%d\n", __FUNCTION__, pwrpriv->wowlan_mode); + RTW_INFO("<== "FUNC_ADPT_FMT" exit....\n", FUNC_ADPT_ARG(padapter)); + return ret; +} +#endif /* #ifdef CONFIG_WOWLAN */ + +#ifdef CONFIG_AP_WOWLAN +int rtw_suspend_ap_wow(_adapter *padapter) +{ + u8 ch, bw, offset; + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct wowlan_ioctl_param poidparam; + int ret = _SUCCESS; + + RTW_INFO("==> "FUNC_ADPT_FMT" entry....\n", FUNC_ADPT_ARG(padapter)); + + pwrpriv->wowlan_ap_mode = _TRUE; + + RTW_INFO("wowlan_ap_mode: %d\n", pwrpriv->wowlan_ap_mode); + + rtw_mi_netif_stop_queue(padapter); + + /* 0. Power off LED */ + rtw_led_control(padapter, LED_CTL_POWER_OFF); +#ifdef CONFIG_SDIO_HCI + /* 2.only for SDIO disable interrupt*/ + rtw_intf_stop(padapter); + + /* 2.1 clean interrupt */ + rtw_hal_clear_interrupt(padapter); +#endif /* CONFIG_SDIO_HCI */ + + /* 1. stop thread */ + rtw_set_drv_stopped(padapter); /*for stop thread*/ + rtw_mi_stop_drv_threads(padapter); + rtw_clr_drv_stopped(padapter); /*for 32k command*/ + + #ifdef CONFIG_SDIO_HCI + /* 2.2 free irq */ + #if !(CONFIG_RTW_SDIO_KEEP_IRQ) + sdio_free_irq(adapter_to_dvobj(padapter)); + #endif + #endif/*CONFIG_SDIO_HCI*/ + +#ifdef CONFIG_RUNTIME_PORT_SWITCH + if (rtw_port_switch_chk(padapter)) { + RTW_INFO(" ### PORT SWITCH ###\n"); + rtw_hal_set_hwreg(padapter, HW_VAR_PORT_SWITCH, NULL); + } +#endif + + rtw_wow_lps_level_decide(padapter, _TRUE); + poidparam.subcode = WOWLAN_AP_ENABLE; + rtw_hal_set_hwreg(padapter, HW_VAR_WOWLAN, (u8 *)&poidparam); + + RTW_PRINT("%s: wowmode suspending\n", __func__); + + if (rtw_mi_check_status(padapter, MI_LINKED)) { + ch = rtw_mi_get_union_chan(padapter); + bw = rtw_mi_get_union_bw(padapter); + offset = rtw_mi_get_union_offset(padapter); + RTW_INFO("back to linked/linking union - ch:%u, bw:%u, offset:%u\n", ch, bw, offset); + set_channel_bwmode(padapter, ch, offset, bw); + } + + /*FOR ONE AP - TODO :Multi-AP*/ + { + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + if (check_fwstate(&iface->mlmepriv, WIFI_AP_STATE | WIFI_MESH_STATE) == _FALSE) + rtw_suspend_free_assoc_resource(iface); + } + } + + } + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SuspendNotify(padapter, BTCOEX_SUSPEND_STATE_SUSPEND_KEEP_ANT); +#endif + +#ifdef CONFIG_LPS + if(pwrpriv->wowlan_power_mgmt != PS_MODE_ACTIVE) { + rtw_set_ps_mode(padapter, pwrpriv->wowlan_power_mgmt, 0, 0, "AP-WOWLAN"); + } +#endif + + RTW_INFO("<== "FUNC_ADPT_FMT" exit....\n", FUNC_ADPT_ARG(padapter)); + return ret; +} +#endif /* CONFIG_AP_WOWLAN */ + + +int rtw_suspend_normal(_adapter *padapter) +{ + int ret = _SUCCESS; + + RTW_INFO("==> "FUNC_ADPT_FMT" entry....\n", FUNC_ADPT_ARG(padapter)); + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SuspendNotify(padapter, BTCOEX_SUSPEND_STATE_SUSPEND); +#endif + rtw_mi_netif_caroff_qstop(padapter); + + rtw_mi_suspend_free_assoc_resource(padapter); + + rtw_led_control(padapter, LED_CTL_POWER_OFF); + + if ((rtw_hal_check_ips_status(padapter) == _TRUE) + || (adapter_to_pwrctl(padapter)->rf_pwrstate == rf_off)) + RTW_PRINT("%s: ### ERROR #### driver in IPS ####ERROR###!!!\n", __FUNCTION__); + + +#ifdef CONFIG_CONCURRENT_MODE + rtw_set_drv_stopped(padapter); /*for stop thread*/ + rtw_stop_cmd_thread(padapter); + rtw_drv_stop_vir_ifaces(adapter_to_dvobj(padapter)); +#endif + rtw_dev_unload(padapter); + + #ifdef CONFIG_SDIO_HCI + sdio_deinit(adapter_to_dvobj(padapter)); + + #if !(CONFIG_RTW_SDIO_KEEP_IRQ) + sdio_free_irq(adapter_to_dvobj(padapter)); + #endif + #endif /*CONFIG_SDIO_HCI*/ + + RTW_INFO("<== "FUNC_ADPT_FMT" exit....\n", FUNC_ADPT_ARG(padapter)); + return ret; +} + +int rtw_suspend_common(_adapter *padapter) +{ + struct dvobj_priv *dvobj = padapter->dvobj; + struct debug_priv *pdbgpriv = &dvobj->drv_dbg; + struct pwrctrl_priv *pwrpriv = dvobj_to_pwrctl(dvobj); +#ifdef CONFIG_WOWLAN + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct registry_priv *registry_par = &padapter->registrypriv; +#endif + + int ret = 0; + systime start_time = rtw_get_current_time(); + + RTW_PRINT(" suspend start\n"); + RTW_INFO("==> %s (%s:%d)\n", __FUNCTION__, current->comm, current->pid); + + pdbgpriv->dbg_suspend_cnt++; + + pwrpriv->bInSuspend = _TRUE; + + while (pwrpriv->bips_processing == _TRUE) + rtw_msleep_os(1); + +#ifdef CONFIG_IOL_READ_EFUSE_MAP + if (!padapter->bup) { + u8 bMacPwrCtrlOn = _FALSE; + rtw_hal_get_hwreg(padapter, HW_VAR_APFM_ON_MAC, &bMacPwrCtrlOn); + if (bMacPwrCtrlOn) + rtw_hal_power_off(padapter); + } +#endif + + if ((!padapter->bup) || RTW_CANNOT_RUN(padapter)) { + RTW_INFO("%s bup=%d bDriverStopped=%s bSurpriseRemoved = %s\n", __func__ + , padapter->bup + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + pdbgpriv->dbg_suspend_error_cnt++; + goto exit; + } + rtw_mi_scan_abort(padapter, _TRUE); + rtw_ps_deny(padapter, PS_DENY_SUSPEND); + + rtw_mi_cancel_all_timer(padapter); + LeaveAllPowerSaveModeDirect(padapter); + + rtw_ps_deny_cancel(padapter, PS_DENY_SUSPEND); + + if (rtw_mi_check_status(padapter, MI_AP_MODE) == _FALSE) { +#ifdef CONFIG_WOWLAN + if (WOWLAN_IS_STA_MIX_MODE(padapter)) + pwrpriv->wowlan_mode = _TRUE; + else if ( registry_par->wowlan_enable && check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + pwrpriv->wowlan_mode = _TRUE; + else if (pwrpriv->wowlan_pno_enable == _TRUE) + pwrpriv->wowlan_mode |= pwrpriv->wowlan_pno_enable; + +#ifdef CONFIG_P2P_WOWLAN + if (!rtw_p2p_chk_state(&padapter->wdinfo, P2P_STATE_NONE) || P2P_ROLE_DISABLE != padapter->wdinfo.role) + pwrpriv->wowlan_p2p_mode = _TRUE; + if (_TRUE == pwrpriv->wowlan_p2p_mode) + pwrpriv->wowlan_mode |= pwrpriv->wowlan_p2p_mode; +#endif /* CONFIG_P2P_WOWLAN */ + + if (pwrpriv->wowlan_mode == _TRUE) + rtw_suspend_wow(padapter); + else +#endif /* CONFIG_WOWLAN */ + rtw_suspend_normal(padapter); + } else if (rtw_mi_check_status(padapter, MI_AP_MODE)) { +#ifdef CONFIG_AP_WOWLAN + rtw_suspend_ap_wow(padapter); +#else + rtw_suspend_normal(padapter); +#endif /*CONFIG_AP_WOWLAN*/ + } + + + RTW_PRINT("rtw suspend success in %d ms\n", + rtw_get_passing_time_ms(start_time)); + +exit: + RTW_INFO("<=== %s return %d.............. in %dms\n", __FUNCTION__ + , ret, rtw_get_passing_time_ms(start_time)); + + return ret; +} + +#ifdef CONFIG_WOWLAN +int rtw_resume_process_wow(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; + struct mlme_ext_info *pmlmeinfo = &(pmlmeext->mlmext_info); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; + struct wowlan_ioctl_param poidparam; + struct sta_info *psta = NULL; + struct registry_priv *registry_par = &padapter->registrypriv; + int ret = _SUCCESS; + u8 en = _FALSE; + + RTW_INFO("==> "FUNC_ADPT_FMT" entry....\n", FUNC_ADPT_ARG(padapter)); + + if (padapter) { + pwrpriv = adapter_to_pwrctl(padapter); + } else { + pdbgpriv->dbg_resume_error_cnt++; + ret = -1; + goto exit; + } + + if (RTW_CANNOT_RUN(padapter)) { + RTW_INFO("%s pdapter %p bDriverStopped %s bSurpriseRemoved %s\n" + , __func__, padapter + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + goto exit; + } + + pwrpriv->wowlan_in_resume = _TRUE; +#ifdef CONFIG_PNO_SUPPORT +#ifdef CONFIG_FWLPS_IN_IPS + if (pwrpriv->wowlan_pno_enable) + rtw_set_fw_in_ips_mode(padapter, _FALSE); +#endif /* CONFIG_FWLPS_IN_IPS */ +#endif/* CONFIG_PNO_SUPPORT */ + + if (pwrpriv->wowlan_mode == _TRUE) { +#ifdef CONFIG_LPS + if(pwrpriv->wowlan_power_mgmt != PS_MODE_ACTIVE) { + rtw_set_ps_mode(padapter, PS_MODE_ACTIVE, 0, 0, "WOWLAN"); + rtw_wow_lps_level_decide(padapter, _FALSE); + } +#endif /* CONFIG_LPS */ + + rtw_write8(padapter, 0x426, psdpriv->lifetime_en); + rtw_write32(padapter, 0x4c0, psdpriv->pkt_lifetime); + + pwrpriv->bFwCurrentInPSMode = _FALSE; + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_PCI_HCI) + rtw_mi_intf_stop(padapter); + rtw_hal_clear_interrupt(padapter); +#endif + + #ifdef CONFIG_SDIO_HCI + #if !(CONFIG_RTW_SDIO_KEEP_IRQ) + if (sdio_alloc_irq(adapter_to_dvobj(padapter)) != _SUCCESS) { + ret = -1; + goto exit; + } + #endif + #endif/*CONFIG_SDIO_HCI*/ + + /* Disable WOW, set H2C command */ + poidparam.subcode = WOWLAN_DISABLE; + rtw_hal_set_hwreg(padapter, HW_VAR_WOWLAN, (u8 *)&poidparam); + +#ifdef CONFIG_CONCURRENT_MODE + rtw_mi_buddy_reset_drv_sw(padapter); +#endif + + psta = rtw_get_stainfo(&padapter->stapriv, get_bssid(&padapter->mlmepriv)); + if (psta) + set_sta_rate(padapter, psta); + + + rtw_clr_drv_stopped(padapter); + RTW_INFO("%s: wowmode resuming, DriverStopped:%s\n", __func__, rtw_is_drv_stopped(padapter) ? "True" : "False"); + + if(registry_par->suspend_type == FW_IPS_WRC) + rtw_hal_set_hwreg(padapter, HW_VAR_VENDOR_WOW_MODE, &en); + + rtw_mi_start_drv_threads(padapter); + + rtw_mi_intf_start(padapter); + + if(registry_par->suspend_type == FW_IPS_DISABLE_BBRF && !check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + if (!rtw_is_surprise_removed(padapter)) { + rtw_hal_deinit(padapter); + rtw_hal_init(padapter); + } + RTW_INFO("FW_IPS_DISABLE_BBRF hal deinit, hal init \n"); + } + +#ifdef CONFIG_CONCURRENT_MODE + rtw_mi_buddy_netif_carrier_on(padapter); +#endif + + /* start netif queue */ + rtw_mi_netif_wake_queue(padapter); + + } else + + RTW_PRINT("%s: ### ERROR ### wowlan_mode=%d\n", __FUNCTION__, pwrpriv->wowlan_mode); + + if (padapter->pid[1] != 0) { + RTW_INFO("pid[1]:%d\n", padapter->pid[1]); + rtw_signal_process(padapter->pid[1], SIGUSR2); + } + + if (rtw_chk_roam_flags(padapter, RTW_ROAM_ON_RESUME)) { + if (pwrpriv->wowlan_wake_reason == FW_DECISION_DISCONNECT || + pwrpriv->wowlan_wake_reason == RX_DISASSOC|| + pwrpriv->wowlan_wake_reason == RX_DEAUTH) { + + RTW_INFO("%s: disconnect reason: %02x\n", __func__, + pwrpriv->wowlan_wake_reason); + rtw_indicate_disconnect(padapter, 0, _FALSE); + + rtw_sta_media_status_rpt(padapter, + rtw_get_stainfo(&padapter->stapriv, + get_bssid(&padapter->mlmepriv)), 0); + + rtw_free_assoc_resources(padapter, _TRUE); + pmlmeinfo->state = WIFI_FW_NULL_STATE; + + } else { + RTW_INFO("%s: do roaming\n", __func__); + rtw_roaming(padapter, NULL); + } + } + + if (pwrpriv->wowlan_mode == _TRUE) { + pwrpriv->bips_processing = _FALSE; + _set_timer(&adapter_to_dvobj(padapter)->dynamic_chk_timer, 2000); +#ifndef CONFIG_IPS_CHECK_IN_WD + rtw_set_pwr_state_check_timer(pwrpriv); +#endif + } else + RTW_PRINT("do not reset timer\n"); + + pwrpriv->wowlan_mode = _FALSE; + + /* Power On LED */ +#ifdef CONFIG_RTW_SW_LED + + if (pwrpriv->wowlan_wake_reason == RX_DISASSOC|| + pwrpriv->wowlan_wake_reason == RX_DEAUTH|| + pwrpriv->wowlan_wake_reason == FW_DECISION_DISCONNECT) + rtw_led_control(padapter, LED_CTL_NO_LINK); + else + rtw_led_control(padapter, LED_CTL_LINK); +#endif + /* clean driver side wake up reason. */ + pwrpriv->wowlan_last_wake_reason = pwrpriv->wowlan_wake_reason; + pwrpriv->wowlan_wake_reason = 0; + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SuspendNotify(padapter, BTCOEX_SUSPEND_STATE_RESUME); +#endif /* CONFIG_BT_COEXIST */ + +exit: + RTW_INFO("<== "FUNC_ADPT_FMT" exit....\n", FUNC_ADPT_ARG(padapter)); + return ret; +} +#endif /* #ifdef CONFIG_WOWLAN */ + +#ifdef CONFIG_AP_WOWLAN +int rtw_resume_process_ap_wow(_adapter *padapter) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct dvobj_priv *psdpriv = padapter->dvobj; + struct debug_priv *pdbgpriv = &psdpriv->drv_dbg; + struct wowlan_ioctl_param poidparam; + struct sta_info *psta = NULL; + int ret = _SUCCESS; + u8 ch, bw, offset; + + RTW_INFO("==> "FUNC_ADPT_FMT" entry....\n", FUNC_ADPT_ARG(padapter)); + + if (padapter) { + pwrpriv = adapter_to_pwrctl(padapter); + } else { + pdbgpriv->dbg_resume_error_cnt++; + ret = -1; + goto exit; + } + + +#ifdef CONFIG_LPS + if(pwrpriv->wowlan_power_mgmt != PS_MODE_ACTIVE) { + rtw_set_ps_mode(padapter, PS_MODE_ACTIVE, 0, 0, "AP-WOWLAN"); + rtw_wow_lps_level_decide(padapter, _FALSE); + } +#endif /* CONFIG_LPS */ + + pwrpriv->bFwCurrentInPSMode = _FALSE; + + rtw_hal_disable_interrupt(padapter); + + rtw_hal_clear_interrupt(padapter); + + #ifdef CONFIG_SDIO_HCI + #if !(CONFIG_RTW_SDIO_KEEP_IRQ) + if (sdio_alloc_irq(adapter_to_dvobj(padapter)) != _SUCCESS) { + ret = -1; + goto exit; + } + #endif + #endif/*CONFIG_SDIO_HCI*/ + /* Disable WOW, set H2C command */ + poidparam.subcode = WOWLAN_AP_DISABLE; + rtw_hal_set_hwreg(padapter, HW_VAR_WOWLAN, (u8 *)&poidparam); + pwrpriv->wowlan_ap_mode = _FALSE; + + rtw_clr_drv_stopped(padapter); + RTW_INFO("%s: wowmode resuming, DriverStopped:%s\n", __func__, rtw_is_drv_stopped(padapter) ? "True" : "False"); + + rtw_mi_start_drv_threads(padapter); + + if (rtw_mi_check_status(padapter, MI_LINKED)) { + ch = rtw_mi_get_union_chan(padapter); + bw = rtw_mi_get_union_bw(padapter); + offset = rtw_mi_get_union_offset(padapter); + RTW_INFO(FUNC_ADPT_FMT" back to linked/linking union - ch:%u, bw:%u, offset:%u\n", FUNC_ADPT_ARG(padapter), ch, bw, offset); + set_channel_bwmode(padapter, ch, offset, bw); + } + + /*FOR ONE AP - TODO :Multi-AP*/ + { + int i; + _adapter *iface; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + if (check_fwstate(&iface->mlmepriv, WIFI_AP_STATE | WIFI_MESH_STATE | WIFI_ASOC_STATE)) + rtw_reset_drv_sw(iface); + } + } + + } + rtw_mi_intf_start(padapter); + + /* start netif queue */ + rtw_mi_netif_wake_queue(padapter); + + if (padapter->pid[1] != 0) { + RTW_INFO("pid[1]:%d\n", padapter->pid[1]); + rtw_signal_process(padapter->pid[1], SIGUSR2); + } + +#ifdef CONFIG_RESUME_IN_WORKQUEUE + /* rtw_unlock_suspend(); */ +#endif /* CONFIG_RESUME_IN_WORKQUEUE */ + + pwrpriv->bips_processing = _FALSE; + _set_timer(&adapter_to_dvobj(padapter)->dynamic_chk_timer, 2000); +#ifndef CONFIG_IPS_CHECK_IN_WD + rtw_set_pwr_state_check_timer(pwrpriv); +#endif + /* clean driver side wake up reason. */ + pwrpriv->wowlan_wake_reason = 0; + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SuspendNotify(padapter, BTCOEX_SUSPEND_STATE_RESUME); +#endif /* CONFIG_BT_COEXIST */ + + /* Power On LED */ +#ifdef CONFIG_RTW_SW_LED + + rtw_led_control(padapter, LED_CTL_LINK); +#endif +exit: + RTW_INFO("<== "FUNC_ADPT_FMT" exit....\n", FUNC_ADPT_ARG(padapter)); + return ret; +} +#endif /* #ifdef CONFIG_APWOWLAN */ + +void rtw_mi_resume_process_normal(_adapter *padapter) +{ + int i; + _adapter *iface; + struct mlme_priv *pmlmepriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if ((iface) && rtw_is_adapter_up(iface)) { + pmlmepriv = &iface->mlmepriv; + + if (check_fwstate(pmlmepriv, WIFI_STATION_STATE)) { + RTW_INFO(FUNC_ADPT_FMT" fwstate:0x%08x - WIFI_STATION_STATE\n", FUNC_ADPT_ARG(iface), get_fwstate(pmlmepriv)); + + if (rtw_chk_roam_flags(iface, RTW_ROAM_ON_RESUME)) + rtw_roaming(iface, NULL); + + } +#ifdef CONFIG_AP_MODE + else if (MLME_IS_AP(iface) || MLME_IS_MESH(iface)) { + RTW_INFO(FUNC_ADPT_FMT" %s\n", FUNC_ADPT_ARG(iface), MLME_IS_AP(iface) ? "AP" : "MESH"); + rtw_ap_restore_network(iface); + } +#endif + else if (check_fwstate(pmlmepriv, WIFI_ADHOC_STATE)) + RTW_INFO(FUNC_ADPT_FMT" fwstate:0x%08x - WIFI_ADHOC_STATE\n", FUNC_ADPT_ARG(iface), get_fwstate(pmlmepriv)); + else + RTW_INFO(FUNC_ADPT_FMT" fwstate:0x%08x - ???\n", FUNC_ADPT_ARG(iface), get_fwstate(pmlmepriv)); + } + } +} + +int rtw_resume_process_normal(_adapter *padapter) +{ + struct net_device *pnetdev; + struct pwrctrl_priv *pwrpriv; + struct dvobj_priv *psdpriv; + struct debug_priv *pdbgpriv; + + int ret = _SUCCESS; + + if (!padapter) { + ret = -1; + goto exit; + } + + pnetdev = padapter->pnetdev; + pwrpriv = adapter_to_pwrctl(padapter); + psdpriv = padapter->dvobj; + pdbgpriv = &psdpriv->drv_dbg; + + RTW_INFO("==> "FUNC_ADPT_FMT" entry....\n", FUNC_ADPT_ARG(padapter)); + + #ifdef CONFIG_SDIO_HCI + /* interface init */ + if (sdio_init(adapter_to_dvobj(padapter)) != _SUCCESS) { + ret = -1; + goto exit; + } + #endif/*CONFIG_SDIO_HCI*/ + + rtw_clr_surprise_removed(padapter); + rtw_hal_disable_interrupt(padapter); + + #ifdef CONFIG_SDIO_HCI + #if !(CONFIG_RTW_SDIO_KEEP_IRQ) + if (sdio_alloc_irq(adapter_to_dvobj(padapter)) != _SUCCESS) { + ret = -1; + goto exit; + } + #endif + #endif/*CONFIG_SDIO_HCI*/ + + rtw_mi_reset_drv_sw(padapter); + + pwrpriv->bkeepfwalive = _FALSE; + + RTW_INFO("bkeepfwalive(%x)\n", pwrpriv->bkeepfwalive); + if (pm_netdev_open(pnetdev, _TRUE) != 0) { + ret = -1; + pdbgpriv->dbg_resume_error_cnt++; + goto exit; + } + + rtw_mi_netif_caron_qstart(padapter); + + if (padapter->pid[1] != 0) { + RTW_INFO("pid[1]:%d\n", padapter->pid[1]); + rtw_signal_process(padapter->pid[1], SIGUSR2); + } + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_SuspendNotify(padapter, BTCOEX_SUSPEND_STATE_RESUME); +#endif /* CONFIG_BT_COEXIST */ + + rtw_mi_resume_process_normal(padapter); + +#ifdef CONFIG_RESUME_IN_WORKQUEUE + /* rtw_unlock_suspend(); */ +#endif /* CONFIG_RESUME_IN_WORKQUEUE */ + RTW_INFO("<== "FUNC_ADPT_FMT" exit....\n", FUNC_ADPT_ARG(padapter)); + +exit: + return ret; +} + +int rtw_resume_common(_adapter *padapter) +{ + int ret = 0; + systime start_time = rtw_get_current_time(); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + + if (pwrpriv == NULL) + return 0; + + if (pwrpriv->bInSuspend == _FALSE) + return 0; + + RTW_PRINT("resume start\n"); + RTW_INFO("==> %s (%s:%d)\n", __FUNCTION__, current->comm, current->pid); + + if (rtw_mi_check_status(padapter, MI_AP_MODE) == _FALSE) { +#ifdef CONFIG_WOWLAN + if (pwrpriv->wowlan_mode == _TRUE) + rtw_resume_process_wow(padapter); + else +#endif + rtw_resume_process_normal(padapter); + + } else if (rtw_mi_check_status(padapter, MI_AP_MODE)) { +#ifdef CONFIG_AP_WOWLAN + rtw_resume_process_ap_wow(padapter); +#else + rtw_resume_process_normal(padapter); +#endif /* CONFIG_AP_WOWLAN */ + } + + pwrpriv->bInSuspend = _FALSE; + pwrpriv->wowlan_in_resume = _FALSE; + + RTW_PRINT("%s:%d in %d ms\n", __FUNCTION__ , ret, + rtw_get_passing_time_ms(start_time)); + + + return ret; +} + +#ifdef CONFIG_GPIO_API +u8 rtw_get_gpio(struct net_device *netdev, u8 gpio_num) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(netdev); + return rtw_hal_get_gpio(adapter, gpio_num); +} +EXPORT_SYMBOL(rtw_get_gpio); + +int rtw_set_gpio_output_value(struct net_device *netdev, u8 gpio_num, bool isHigh) +{ + u8 direction = 0; + u8 res = -1; + _adapter *adapter = (_adapter *)rtw_netdev_priv(netdev); + return rtw_hal_set_gpio_output_value(adapter, gpio_num, isHigh); +} +EXPORT_SYMBOL(rtw_set_gpio_output_value); + +int rtw_config_gpio(struct net_device *netdev, u8 gpio_num, bool isOutput) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(netdev); + return rtw_hal_config_gpio(adapter, gpio_num, isOutput); +} +EXPORT_SYMBOL(rtw_config_gpio); +int rtw_register_gpio_interrupt(struct net_device *netdev, int gpio_num, void(*callback)(u8 level)) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(netdev); + return rtw_hal_register_gpio_interrupt(adapter, gpio_num, callback); +} +EXPORT_SYMBOL(rtw_register_gpio_interrupt); + +int rtw_disable_gpio_interrupt(struct net_device *netdev, int gpio_num) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(netdev); + return rtw_hal_disable_gpio_interrupt(adapter, gpio_num); +} +EXPORT_SYMBOL(rtw_disable_gpio_interrupt); + +#endif /* #ifdef CONFIG_GPIO_API */ + +#ifdef CONFIG_APPEND_VENDOR_IE_ENABLE + +int rtw_vendor_ie_get_api(struct net_device *dev, int ie_num, char *extra, + u16 extra_len) +{ + int ret = 0; + + ret = rtw_vendor_ie_get_raw_data(dev, ie_num, extra, extra_len); + return ret; +} +EXPORT_SYMBOL(rtw_vendor_ie_get_api); + +int rtw_vendor_ie_set_api(struct net_device *dev, char *extra) +{ + return rtw_vendor_ie_set(dev, NULL, NULL, extra); +} +EXPORT_SYMBOL(rtw_vendor_ie_set_api); + +#endif diff --git a/os_dep/linux/recv_linux.c b/os_dep/linux/recv_linux.c new file mode 100644 index 0000000..45ad3fe --- /dev/null +++ b/os_dep/linux/recv_linux.c @@ -0,0 +1,740 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _RECV_OSDEP_C_ + +#include + +int rtw_os_recvframe_duplicate_skb(_adapter *padapter, union recv_frame *pcloneframe, _pkt *pskb) +{ + int res = _SUCCESS; + _pkt *pkt_copy = NULL; + + if (pskb == NULL) { + RTW_INFO("%s [WARN] skb == NULL, drop frag frame\n", __func__); + return _FAIL; + } +#if 1 + pkt_copy = rtw_skb_copy(pskb); + + if (pkt_copy == NULL) { + RTW_INFO("%s [WARN] rtw_skb_copy fail , drop frag frame\n", __func__); + return _FAIL; + } +#else + pkt_copy = rtw_skb_clone(pskb); + + if (pkt_copy == NULL) { + RTW_INFO("%s [WARN] rtw_skb_clone fail , drop frag frame\n", __func__); + return _FAIL; + } +#endif + pkt_copy->dev = padapter->pnetdev; + + pcloneframe->u.hdr.pkt = pkt_copy; + pcloneframe->u.hdr.rx_head = pkt_copy->head; + pcloneframe->u.hdr.rx_data = pkt_copy->data; + pcloneframe->u.hdr.rx_end = skb_end_pointer(pkt_copy); + pcloneframe->u.hdr.rx_tail = skb_tail_pointer(pkt_copy); + pcloneframe->u.hdr.len = pkt_copy->len; + + return res; +} + +int rtw_os_alloc_recvframe(_adapter *padapter, union recv_frame *precvframe, u8 *pdata, _pkt *pskb) +{ + int res = _SUCCESS; + u8 shift_sz = 0; + u32 skb_len, alloc_sz; + _pkt *pkt_copy = NULL; + struct rx_pkt_attrib *pattrib = &precvframe->u.hdr.attrib; + + + if (pdata == NULL) { + precvframe->u.hdr.pkt = NULL; + res = _FAIL; + return res; + } + + + /* Modified by Albert 20101213 */ + /* For 8 bytes IP header alignment. */ + shift_sz = pattrib->qos ? 6 : 0; /* Qos data, wireless lan header length is 26 */ + + skb_len = pattrib->pkt_len; + + /* for first fragment packet, driver need allocate 1536+drvinfo_sz+RXDESC_SIZE to defrag packet. */ + /* modify alloc_sz for recvive crc error packet by thomas 2011-06-02 */ + if ((pattrib->mfrag == 1) && (pattrib->frag_num == 0)) { + /* alloc_sz = 1664; */ /* 1664 is 128 alignment. */ + alloc_sz = (skb_len <= 1650) ? 1664 : (skb_len + 14); + } else { + alloc_sz = skb_len; + /* 6 is for IP header 8 bytes alignment in QoS packet case. */ + /* 8 is for skb->data 4 bytes alignment. */ + alloc_sz += 14; + } + + pkt_copy = rtw_skb_alloc(alloc_sz); + + if (pkt_copy) { + pkt_copy->dev = padapter->pnetdev; + pkt_copy->len = skb_len; + precvframe->u.hdr.pkt = pkt_copy; + precvframe->u.hdr.rx_head = pkt_copy->head; + precvframe->u.hdr.rx_end = pkt_copy->data + alloc_sz; + skb_reserve(pkt_copy, 8 - ((SIZE_PTR)(pkt_copy->data) & 7)); /* force pkt_copy->data at 8-byte alignment address */ + skb_reserve(pkt_copy, shift_sz);/* force ip_hdr at 8-byte alignment address according to shift_sz. */ + _rtw_memcpy(pkt_copy->data, pdata, skb_len); + precvframe->u.hdr.rx_data = precvframe->u.hdr.rx_tail = pkt_copy->data; + } else { +#if 0 + { + rtw_free_recvframe(precvframe_if2, &precvpriv->free_recv_queue); + rtw_enqueue_recvbuf_to_head(precvbuf, &precvpriv->recv_buf_pending_queue); + + /* The case of can't allocate skb is serious and may never be recovered, + once bDriverStopped is enable, this task should be stopped.*/ + if (!rtw_is_drv_stopped(secondary_padapter)) +#ifdef PLATFORM_LINUX + tasklet_schedule(&precvpriv->recv_tasklet); +#endif + return ret; + } + +#endif + +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + RTW_INFO("%s:can not allocate memory for skb copy\n", __func__); + + precvframe->u.hdr.pkt = NULL; + + /* rtw_free_recvframe(precvframe, pfree_recv_queue); */ + /*exit_rtw_os_recv_resource_alloc;*/ + + res = _FAIL; +#else + if ((pattrib->mfrag == 1) && (pattrib->frag_num == 0)) { + RTW_INFO("%s: alloc_skb fail , drop frag frame\n", __FUNCTION__); + /* rtw_free_recvframe(precvframe, pfree_recv_queue); */ + res = _FAIL; + goto exit_rtw_os_recv_resource_alloc; + } + + if (pskb == NULL) { + res = _FAIL; + goto exit_rtw_os_recv_resource_alloc; + } + + precvframe->u.hdr.pkt = rtw_skb_clone(pskb); + if (precvframe->u.hdr.pkt) { + RTW_INFO("%s: rtw_skb_clone success, RX throughput may be low!\n", __FUNCTION__); + precvframe->u.hdr.pkt->dev = padapter->pnetdev; + precvframe->u.hdr.rx_head = precvframe->u.hdr.rx_data = precvframe->u.hdr.rx_tail = pdata; + precvframe->u.hdr.rx_end = pdata + alloc_sz; + } else { + RTW_INFO("%s: rtw_skb_clone fail\n", __FUNCTION__); + /* rtw_free_recvframe(precvframe, pfree_recv_queue); */ + /*exit_rtw_os_recv_resource_alloc;*/ + res = _FAIL; + } +#endif + } + +exit_rtw_os_recv_resource_alloc: + + return res; + +} + +void rtw_os_free_recvframe(union recv_frame *precvframe) +{ + if (precvframe->u.hdr.pkt) { + rtw_os_pkt_free(precvframe->u.hdr.pkt); + precvframe->u.hdr.pkt = NULL; + } +} + +/* init os related resource in struct recv_priv */ +int rtw_os_recv_resource_init(struct recv_priv *precvpriv, _adapter *padapter) +{ + int res = _SUCCESS; + + +#ifdef CONFIG_RTW_NAPI + skb_queue_head_init(&precvpriv->rx_napi_skb_queue); +#endif /* CONFIG_RTW_NAPI */ + + return res; +} + +/* alloc os related resource in union recv_frame */ +int rtw_os_recv_resource_alloc(_adapter *padapter, union recv_frame *precvframe) +{ + int res = _SUCCESS; + + precvframe->u.hdr.pkt = NULL; + + return res; +} + +/* free os related resource in union recv_frame */ +void rtw_os_recv_resource_free(struct recv_priv *precvpriv) +{ + sint i; + union recv_frame *precvframe; + precvframe = (union recv_frame *) precvpriv->precv_frame_buf; + + +#ifdef CONFIG_RTW_NAPI + if (skb_queue_len(&precvpriv->rx_napi_skb_queue)) + RTW_WARN("rx_napi_skb_queue not empty\n"); + rtw_skb_queue_purge(&precvpriv->rx_napi_skb_queue); +#endif /* CONFIG_RTW_NAPI */ + + for (i = 0; i < NR_RECVFRAME; i++) { + rtw_os_free_recvframe(precvframe); + precvframe++; + } +} + +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) +#if !defined(CONFIG_RTL8822B) && !defined(CONFIG_RTL8822C) +#ifdef CONFIG_SDIO_RX_COPY +static int sdio_init_recvbuf_with_skb(struct recv_priv *recvpriv, struct recv_buf *rbuf, u32 size) +{ +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + if (RBUF_IS_PREALLOC(rbuf)) { + rbuf->pskb = rtw_alloc_skb_premem(size); + if (!rbuf->pskb) { + RTW_WARN("%s: Fail to get pre-alloc skb! size=%d\n", __func__, size); + return _FAIL; + } + skb_set_tail_pointer(rbuf->pskb, 0); /* TODO: do this in RTKM */ + } else +#else + { + SIZE_PTR tmpaddr = 0; + SIZE_PTR alignment = 0; + + rbuf->pskb = rtw_skb_alloc(size + RECVBUFF_ALIGN_SZ); + if (!rbuf->pskb) + return _FAIL; + + tmpaddr = (SIZE_PTR)rbuf->pskb->data; + alignment = tmpaddr & (RECVBUFF_ALIGN_SZ - 1); + skb_reserve(rbuf->pskb, (RECVBUFF_ALIGN_SZ - alignment)); + } +#endif + + rbuf->pskb->dev = recvpriv->adapter->pnetdev; + + /* init recvbuf */ + rbuf->phead = rbuf->pskb->head; + rbuf->pdata = rbuf->pskb->data; + rbuf->ptail = skb_tail_pointer(rbuf->pskb); + rbuf->pend = skb_end_pointer(rbuf->pskb); + rbuf->len = 0; + + return _SUCCESS; +} +#endif /* CONFIG_SDIO_RX_COPY */ +#endif /* !defined(CONFIG_RTL8822B) && !defined(CONFIG_RTL8822C) */ +#endif /* defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) */ + +/* alloc os related resource in struct recv_buf */ +int rtw_os_recvbuf_resource_alloc(_adapter *padapter, struct recv_buf *precvbuf, u32 size) +{ + int res = _SUCCESS; + +#ifdef CONFIG_USB_HCI +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct usb_device *pusbd = pdvobjpriv->pusbdev; +#endif + + precvbuf->irp_pending = _FALSE; + precvbuf->purb = usb_alloc_urb(0, GFP_KERNEL); + if (precvbuf->purb == NULL) + res = _FAIL; + + precvbuf->pskb = NULL; + + precvbuf->pallocated_buf = precvbuf->pbuf = NULL; + + precvbuf->pdata = precvbuf->phead = precvbuf->ptail = precvbuf->pend = NULL; + + precvbuf->transfer_len = 0; + + precvbuf->len = 0; + +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + precvbuf->pallocated_buf = rtw_usb_buffer_alloc(pusbd, (size_t)size, &precvbuf->dma_transfer_addr); + precvbuf->pbuf = precvbuf->pallocated_buf; + if (precvbuf->pallocated_buf == NULL) + return _FAIL; +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_RX */ + +#elif defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + #if !defined(CONFIG_RTL8822B) && !defined(CONFIG_RTL8822C) + #ifdef CONFIG_SDIO_RX_COPY + res = sdio_init_recvbuf_with_skb(&padapter->recvpriv, precvbuf, size); + #endif + #endif + +#endif /* CONFIG_XXX_HCI */ + + return res; +} + +/* free os related resource in struct recv_buf */ +int rtw_os_recvbuf_resource_free(_adapter *padapter, struct recv_buf *precvbuf) +{ + int ret = _SUCCESS; + +#ifdef CONFIG_USB_HCI + +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX + + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct usb_device *pusbd = pdvobjpriv->pusbdev; + + rtw_usb_buffer_free(pusbd, (size_t)precvbuf->alloc_sz, precvbuf->pallocated_buf, precvbuf->dma_transfer_addr); + precvbuf->pallocated_buf = NULL; + precvbuf->dma_transfer_addr = 0; + +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_RX */ + + if (precvbuf->purb) { + /* usb_kill_urb(precvbuf->purb); */ + usb_free_urb(precvbuf->purb); + } + +#endif /* CONFIG_USB_HCI */ + + + if (precvbuf->pskb) { +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + if (rtw_free_skb_premem(precvbuf->pskb) != 0) +#endif + rtw_skb_free(precvbuf->pskb); + } + return ret; + +} + +_pkt *rtw_os_alloc_msdu_pkt(union recv_frame *prframe, const u8 *da, const u8 *sa + , u8 *msdu ,u16 msdu_len, enum rtw_rx_llc_hdl llc_hdl) +{ + u8 *data_ptr; + _pkt *sub_skb; + struct rx_pkt_attrib *pattrib; + + pattrib = &prframe->u.hdr.attrib; + +#ifdef CONFIG_SKB_COPY + sub_skb = rtw_skb_alloc(msdu_len + 14); + if (sub_skb) { + skb_reserve(sub_skb, 14); + data_ptr = (u8 *)skb_put(sub_skb, msdu_len); + _rtw_memcpy(data_ptr, msdu, msdu_len); + } else +#endif /* CONFIG_SKB_COPY */ + { + sub_skb = rtw_skb_clone(prframe->u.hdr.pkt); + if (sub_skb) { + sub_skb->data = msdu; + sub_skb->len = msdu_len; + skb_set_tail_pointer(sub_skb, msdu_len); + } else { + RTW_INFO("%s(): rtw_skb_clone() Fail!!!\n", __FUNCTION__); + return NULL; + } + } + + if (llc_hdl) { + /* remove RFC1042 or Bridge-Tunnel encapsulation and replace EtherType */ + skb_pull(sub_skb, SNAP_SIZE); + _rtw_memcpy(skb_push(sub_skb, ETH_ALEN), sa, ETH_ALEN); + _rtw_memcpy(skb_push(sub_skb, ETH_ALEN), da, ETH_ALEN); + } else { + /* Leave Ethernet header part of hdr and full payload */ + u16 len; + + len = htons(sub_skb->len); + _rtw_memcpy(skb_push(sub_skb, 2), &len, 2); + _rtw_memcpy(skb_push(sub_skb, ETH_ALEN), sa, ETH_ALEN); + _rtw_memcpy(skb_push(sub_skb, ETH_ALEN), da, ETH_ALEN); + } + + return sub_skb; +} + +#ifdef CONFIG_RTW_NAPI +static int napi_recv(_adapter *padapter, int budget) +{ + _pkt *pskb; + struct recv_priv *precvpriv = &padapter->recvpriv; + int work_done = 0; + struct registry_priv *pregistrypriv = &padapter->registrypriv; + u8 rx_ok; + + + while ((work_done < budget) && + (!skb_queue_empty(&precvpriv->rx_napi_skb_queue))) { + pskb = skb_dequeue(&precvpriv->rx_napi_skb_queue); + if (!pskb) + break; + + rx_ok = _FALSE; + +#ifdef CONFIG_RTW_GRO + /* + cloned SKB use dataref to avoid kernel release it. + But dataref changed in napi_gro_receive. + So, we should prevent cloned SKB go into napi_gro_receive. + */ + if (pregistrypriv->en_gro && !skb_cloned(pskb)) { +#if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 12, 0)) + if (rtw_napi_gro_receive(&padapter->napi, pskb) != GRO_DROP) + rx_ok = _TRUE; +#else + rtw_napi_gro_receive(&padapter->napi, pskb); + rx_ok = _TRUE; +#endif + goto next; + } +#endif /* CONFIG_RTW_GRO */ + + if (rtw_netif_receive_skb(padapter->pnetdev, pskb) == NET_RX_SUCCESS) + rx_ok = _TRUE; + +next: + if (rx_ok == _TRUE) { + work_done++; + DBG_COUNTER(padapter->rx_logs.os_netif_ok); + } else { + DBG_COUNTER(padapter->rx_logs.os_netif_err); + } + } + + return work_done; +} + +int rtw_recv_napi_poll(struct napi_struct *napi, int budget) +{ + _adapter *padapter = container_of(napi, _adapter, napi); + int work_done = 0; + struct recv_priv *precvpriv = &padapter->recvpriv; + + + work_done = napi_recv(padapter, budget); + if (work_done < budget) { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) && defined(CONFIG_PCI_HCI) + napi_complete_done(napi, work_done); +#else + napi_complete(napi); +#endif + if (!skb_queue_empty(&precvpriv->rx_napi_skb_queue)) + napi_schedule(napi); + } + + return work_done; +} + +#ifdef CONFIG_RTW_NAPI_DYNAMIC +void dynamic_napi_th_chk (_adapter *adapter) +{ + + if (adapter->registrypriv.en_napi) { + struct dvobj_priv *dvobj; + struct registry_priv *registry; + + dvobj = adapter_to_dvobj(adapter); + registry = &adapter->registrypriv; + if (dvobj->traffic_stat.cur_rx_tp > registry->napi_threshold) + dvobj->en_napi_dynamic = 1; + else + dvobj->en_napi_dynamic = 0; + } + +} +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ +#endif /* CONFIG_RTW_NAPI */ + +void rtw_os_recv_indicate_pkt(_adapter *padapter, _pkt *pkt, union recv_frame *rframe) +{ + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct recv_priv *precvpriv = &(padapter->recvpriv); + struct registry_priv *pregistrypriv = &padapter->registrypriv; +#ifdef CONFIG_BR_EXT + void *br_port = NULL; +#endif + int ret; + + /* Indicat the packets to upper layer */ + if (pkt) { + struct ethhdr *ehdr = (struct ethhdr *)pkt->data; + + DBG_COUNTER(padapter->rx_logs.os_indicate); + +#ifdef CONFIG_BR_EXT + if (!adapter_use_wds(padapter) && check_fwstate(pmlmepriv, WIFI_STATION_STATE | WIFI_ADHOC_STATE) == _TRUE) { + /* Insert NAT2.5 RX here! */ + #if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 35)) + br_port = padapter->pnetdev->br_port; + #else + rcu_read_lock(); + br_port = rcu_dereference(padapter->pnetdev->rx_handler_data); + rcu_read_unlock(); + #endif + + if (br_port) { + int nat25_handle_frame(_adapter *priv, struct sk_buff *skb); + + if (nat25_handle_frame(padapter, pkt) == -1) { + /* priv->ext_stats.rx_data_drops++; */ + /* DEBUG_ERR("RX DROP: nat25_handle_frame fail!\n"); */ + /* return FAIL; */ + + #if 1 + /* bypass this frame to upper layer!! */ + #else + rtw_skb_free(sub_skb); + continue; + #endif + } + } + } +#endif /* CONFIG_BR_EXT */ + + /* After eth_type_trans process , pkt->data pointer will move from ethrnet header to ip header */ + pkt->protocol = eth_type_trans(pkt, padapter->pnetdev); + pkt->dev = padapter->pnetdev; + pkt->ip_summed = CHECKSUM_NONE; /* CONFIG_TCP_CSUM_OFFLOAD_RX */ +#ifdef CONFIG_TCP_CSUM_OFFLOAD_RX + if ((rframe->u.hdr.attrib.csum_valid == 1) + && (rframe->u.hdr.attrib.csum_err == 0)) + pkt->ip_summed = CHECKSUM_UNNECESSARY; +#endif /* CONFIG_TCP_CSUM_OFFLOAD_RX */ + +#ifdef CONFIG_RTW_NAPI +#ifdef CONFIG_RTW_NAPI_DYNAMIC + if (!skb_queue_empty(&precvpriv->rx_napi_skb_queue) + && !adapter_to_dvobj(padapter)->en_napi_dynamic + ) + napi_recv(padapter, RTL_NAPI_WEIGHT); +#endif + + if (pregistrypriv->en_napi + #ifdef CONFIG_RTW_NAPI_DYNAMIC + && adapter_to_dvobj(padapter)->en_napi_dynamic + #endif + ) { + skb_queue_tail(&precvpriv->rx_napi_skb_queue, pkt); + #ifndef CONFIG_RTW_NAPI_V2 + napi_schedule(&padapter->napi); + #endif + return; + } +#endif /* CONFIG_RTW_NAPI */ + + ret = rtw_netif_rx(padapter->pnetdev, pkt); + if (ret == NET_RX_SUCCESS) + DBG_COUNTER(padapter->rx_logs.os_netif_ok); + else + DBG_COUNTER(padapter->rx_logs.os_netif_err); + } +} + +void rtw_handle_tkip_mic_err(_adapter *padapter, struct sta_info *sta, u8 bgroup) +{ +#ifdef CONFIG_IOCTL_CFG80211 + enum nl80211_key_type key_type = 0; +#endif + union iwreq_data wrqu; + struct iw_michaelmicfailure ev; + struct security_priv *psecuritypriv = &padapter->securitypriv; + systime cur_time = 0; + + if (psecuritypriv->last_mic_err_time == 0) + psecuritypriv->last_mic_err_time = rtw_get_current_time(); + else { + cur_time = rtw_get_current_time(); + + if (cur_time - psecuritypriv->last_mic_err_time < 60 * HZ) { + psecuritypriv->btkip_countermeasure = _TRUE; + psecuritypriv->last_mic_err_time = 0; + psecuritypriv->btkip_countermeasure_time = cur_time; + } else + psecuritypriv->last_mic_err_time = rtw_get_current_time(); + } + +#ifdef CONFIG_IOCTL_CFG80211 + if (bgroup) + key_type |= NL80211_KEYTYPE_GROUP; + else + key_type |= NL80211_KEYTYPE_PAIRWISE; + + cfg80211_michael_mic_failure(padapter->pnetdev, sta->cmn.mac_addr, key_type, -1, NULL, GFP_ATOMIC); +#endif + + _rtw_memset(&ev, 0x00, sizeof(ev)); + if (bgroup) + ev.flags |= IW_MICFAILURE_GROUP; + else + ev.flags |= IW_MICFAILURE_PAIRWISE; + + ev.src_addr.sa_family = ARPHRD_ETHER; + _rtw_memcpy(ev.src_addr.sa_data, sta->cmn.mac_addr, ETH_ALEN); + + _rtw_memset(&wrqu, 0x00, sizeof(wrqu)); + wrqu.data.length = sizeof(ev); + +#ifndef CONFIG_IOCTL_CFG80211 + wireless_send_event(padapter->pnetdev, IWEVMICHAELMICFAILURE, &wrqu, (char *) &ev); +#endif +} + +#ifdef CONFIG_HOSTAPD_MLME +void rtw_hostapd_mlme_rx(_adapter *padapter, union recv_frame *precv_frame) +{ + _pkt *skb; + struct hostapd_priv *phostapdpriv = padapter->phostapdpriv; + struct net_device *pmgnt_netdev = phostapdpriv->pmgnt_netdev; + + + skb = precv_frame->u.hdr.pkt; + + if (skb == NULL) + return; + + skb->data = precv_frame->u.hdr.rx_data; + skb->tail = precv_frame->u.hdr.rx_tail; + skb->len = precv_frame->u.hdr.len; + + /* pskb_copy = rtw_skb_copy(skb); + * if(skb == NULL) goto _exit; */ + + skb->dev = pmgnt_netdev; + skb->ip_summed = CHECKSUM_NONE; + skb->pkt_type = PACKET_OTHERHOST; + /* skb->protocol = __constant_htons(0x0019); ETH_P_80211_RAW */ + skb->protocol = __constant_htons(0x0003); /*ETH_P_80211_RAW*/ + + /* RTW_INFO("(1)data=0x%x, head=0x%x, tail=0x%x, mac_header=0x%x, len=%d\n", skb->data, skb->head, skb->tail, skb->mac_header, skb->len); */ + + /* skb->mac.raw = skb->data; */ + skb_reset_mac_header(skb); + + /* skb_pull(skb, 24); */ + _rtw_memset(skb->cb, 0, sizeof(skb->cb)); + + rtw_netif_rx(pmgnt_netdev, skb); + + precv_frame->u.hdr.pkt = NULL; /* set pointer to NULL before rtw_free_recvframe() if call rtw_netif_rx() */ +} +#endif /* CONFIG_HOSTAPD_MLME */ + +#ifdef CONFIG_WIFI_MONITOR +/* + precv_frame: impossible to be NULL + precv_frame: free by caller + */ +int rtw_recv_monitor(_adapter *padapter, union recv_frame *precv_frame) +{ + int ret = _FAIL; + _pkt *skb; + + skb = precv_frame->u.hdr.pkt; + if (skb == NULL) { + RTW_INFO("%s :skb==NULL something wrong!!!!\n", __func__); + goto _recv_drop; + } + + skb->data = precv_frame->u.hdr.rx_data; + skb_set_tail_pointer(skb, precv_frame->u.hdr.len); + skb->len = precv_frame->u.hdr.len; + skb->ip_summed = CHECKSUM_NONE; + skb->pkt_type = PACKET_OTHERHOST; + skb->protocol = htons(0x0019); /* ETH_P_80211_RAW */ + + /* send to kernel */ + rtw_netif_rx(padapter->pnetdev, skb); + + /* pointers to NULL before rtw_free_recvframe() */ + precv_frame->u.hdr.pkt = NULL; + + ret = _SUCCESS; + +_recv_drop: + return ret; +} +#endif /* CONFIG_WIFI_MONITOR */ + +inline void rtw_rframe_set_os_pkt(union recv_frame *rframe) +{ + _pkt *skb = rframe->u.hdr.pkt; + + skb->data = rframe->u.hdr.rx_data; + skb_set_tail_pointer(skb, rframe->u.hdr.len); + skb->len = rframe->u.hdr.len; +} + +int rtw_recv_indicatepkt(_adapter *padapter, union recv_frame *precv_frame) +{ + struct recv_priv *precvpriv; + _queue *pfree_recv_queue; + + precvpriv = &(padapter->recvpriv); + pfree_recv_queue = &(precvpriv->free_recv_queue); + + if (precv_frame->u.hdr.pkt == NULL) + goto _recv_indicatepkt_drop; + + rtw_os_recv_indicate_pkt(padapter, precv_frame->u.hdr.pkt, precv_frame); + + precv_frame->u.hdr.pkt = NULL; + rtw_free_recvframe(precv_frame, pfree_recv_queue); + return _SUCCESS; + +_recv_indicatepkt_drop: + rtw_free_recvframe(precv_frame, pfree_recv_queue); + DBG_COUNTER(padapter->rx_logs.os_indicate_err); + return _FAIL; +} + +void rtw_os_read_port(_adapter *padapter, struct recv_buf *precvbuf) +{ +#ifdef CONFIG_USB_HCI + struct recv_priv *precvpriv = &padapter->recvpriv; + + precvbuf->ref_cnt--; + + /* free skb in recv_buf */ + rtw_skb_free(precvbuf->pskb); + + precvbuf->pskb = NULL; + + if (precvbuf->irp_pending == _FALSE) + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + + +#endif +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + precvbuf->pskb = NULL; +#endif + +} + diff --git a/os_dep/linux/rhashtable.c b/os_dep/linux/rhashtable.c new file mode 100644 index 0000000..af9c9ae --- /dev/null +++ b/os_dep/linux/rhashtable.c @@ -0,0 +1,844 @@ +/* + * Resizable, Scalable, Concurrent Hash Table + * + * Copyright (c) 2015 Herbert Xu + * Copyright (c) 2014-2015 Thomas Graf + * Copyright (c) 2008-2014 Patrick McHardy + * + * Code partially derived from nft_hash + * Rewritten with rehash code from br_multicast plus single list + * pointer as suggested by Josh Triplett + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define HASH_DEFAULT_SIZE 64UL +#define HASH_MIN_SIZE 4U +#define BUCKET_LOCKS_PER_CPU 128UL + +static u32 head_hashfn(struct rhashtable *ht, + const struct bucket_table *tbl, + const struct rhash_head *he) +{ + return rht_head_hashfn(ht, tbl, he, ht->p); +} + +#ifdef CONFIG_PROVE_LOCKING +#define ASSERT_RHT_MUTEX(HT) BUG_ON(!lockdep_rht_mutex_is_held(HT)) + +int lockdep_rht_mutex_is_held(struct rhashtable *ht) +{ + return (debug_locks) ? lockdep_is_held(&ht->mutex) : 1; +} + +int lockdep_rht_bucket_is_held(const struct bucket_table *tbl, u32 hash) +{ + spinlock_t *lock = rht_bucket_lock(tbl, hash); + + return (debug_locks) ? lockdep_is_held(lock) : 1; +} +#else +#define ASSERT_RHT_MUTEX(HT) +#endif + + +static int alloc_bucket_locks(struct rhashtable *ht, struct bucket_table *tbl, + gfp_t gfp) +{ + unsigned int i, size; +#if defined(CONFIG_PROVE_LOCKING) + unsigned int nr_pcpus = 2; +#else + unsigned int nr_pcpus = num_possible_cpus(); +#endif + + nr_pcpus = min_t(unsigned int, nr_pcpus, 32UL); + size = roundup_pow_of_two(nr_pcpus * ht->p.locks_mul); + + /* Never allocate more than 0.5 locks per bucket */ + size = min_t(unsigned int, size, tbl->size >> 1); + + if (sizeof(spinlock_t) != 0) { +#ifdef CONFIG_NUMA + if (size * sizeof(spinlock_t) > PAGE_SIZE && + gfp == GFP_KERNEL) + tbl->locks = vmalloc(size * sizeof(spinlock_t)); + else +#endif + tbl->locks = kmalloc_array(size, sizeof(spinlock_t), + gfp); + if (!tbl->locks) + return -ENOMEM; + for (i = 0; i < size; i++) + spin_lock_init(&tbl->locks[i]); + } + tbl->locks_mask = size - 1; + + return 0; +} + +static void bucket_table_free(const struct bucket_table *tbl) +{ + if (tbl) + kvfree(tbl->locks); + + kvfree(tbl); +} + +static void bucket_table_free_rcu(struct rcu_head *head) +{ + bucket_table_free(container_of(head, struct bucket_table, rcu)); +} + +static struct bucket_table *bucket_table_alloc(struct rhashtable *ht, + size_t nbuckets, + gfp_t gfp) +{ + struct bucket_table *tbl = NULL; + size_t size; + int i; + + size = sizeof(*tbl) + nbuckets * sizeof(tbl->buckets[0]); + if (size <= (PAGE_SIZE << PAGE_ALLOC_COSTLY_ORDER) || + gfp != GFP_KERNEL) + tbl = kzalloc(size, gfp | __GFP_NOWARN | __GFP_NORETRY); + if (tbl == NULL && gfp == GFP_KERNEL) + tbl = vzalloc(size); + if (tbl == NULL) + return NULL; + + tbl->size = nbuckets; + + if (alloc_bucket_locks(ht, tbl, gfp) < 0) { + bucket_table_free(tbl); + return NULL; + } + + INIT_LIST_HEAD(&tbl->walkers); + + get_random_bytes(&tbl->hash_rnd, sizeof(tbl->hash_rnd)); + + for (i = 0; i < nbuckets; i++) + INIT_RHT_NULLS_HEAD(tbl->buckets[i], ht, i); + + return tbl; +} + +static struct bucket_table *rhashtable_last_table(struct rhashtable *ht, + struct bucket_table *tbl) +{ + struct bucket_table *new_tbl; + + do { + new_tbl = tbl; + tbl = rht_dereference_rcu(tbl->future_tbl, ht); + } while (tbl); + + return new_tbl; +} + +static int rhashtable_rehash_one(struct rhashtable *ht, unsigned int old_hash) +{ + struct bucket_table *old_tbl = rht_dereference(ht->tbl, ht); + struct bucket_table *new_tbl = rhashtable_last_table(ht, + rht_dereference_rcu(old_tbl->future_tbl, ht)); + struct rhash_head __rcu **pprev = &old_tbl->buckets[old_hash]; + int err = -ENOENT; + struct rhash_head *head, *next, *entry; + spinlock_t *new_bucket_lock; + unsigned int new_hash; + + rht_for_each(entry, old_tbl, old_hash) { + err = 0; + next = rht_dereference_bucket(entry->next, old_tbl, old_hash); + + if (rht_is_a_nulls(next)) + break; + + pprev = &entry->next; + } + + if (err) + goto out; + + new_hash = head_hashfn(ht, new_tbl, entry); + + new_bucket_lock = rht_bucket_lock(new_tbl, new_hash); + + spin_lock_nested(new_bucket_lock, SINGLE_DEPTH_NESTING); + head = rht_dereference_bucket(new_tbl->buckets[new_hash], + new_tbl, new_hash); + + RCU_INIT_POINTER(entry->next, head); + + rcu_assign_pointer(new_tbl->buckets[new_hash], entry); + spin_unlock(new_bucket_lock); + + rcu_assign_pointer(*pprev, next); + +out: + return err; +} + +static void rhashtable_rehash_chain(struct rhashtable *ht, + unsigned int old_hash) +{ + struct bucket_table *old_tbl = rht_dereference(ht->tbl, ht); + spinlock_t *old_bucket_lock; + + old_bucket_lock = rht_bucket_lock(old_tbl, old_hash); + + spin_lock_bh(old_bucket_lock); + while (!rhashtable_rehash_one(ht, old_hash)) + ; + old_tbl->rehash++; + spin_unlock_bh(old_bucket_lock); +} + +static int rhashtable_rehash_attach(struct rhashtable *ht, + struct bucket_table *old_tbl, + struct bucket_table *new_tbl) +{ + /* Protect future_tbl using the first bucket lock. */ + spin_lock_bh(old_tbl->locks); + + /* Did somebody beat us to it? */ + if (rcu_access_pointer(old_tbl->future_tbl)) { + spin_unlock_bh(old_tbl->locks); + return -EEXIST; + } + + /* Make insertions go into the new, empty table right away. Deletions + * and lookups will be attempted in both tables until we synchronize. + */ + rcu_assign_pointer(old_tbl->future_tbl, new_tbl); + + /* Ensure the new table is visible to readers. */ + smp_wmb(); + + spin_unlock_bh(old_tbl->locks); + + return 0; +} + +static int rhashtable_rehash_table(struct rhashtable *ht) +{ + struct bucket_table *old_tbl = rht_dereference(ht->tbl, ht); + struct bucket_table *new_tbl; + struct rhashtable_walker *walker; + unsigned int old_hash; + + new_tbl = rht_dereference(old_tbl->future_tbl, ht); + if (!new_tbl) + return 0; + + for (old_hash = 0; old_hash < old_tbl->size; old_hash++) + rhashtable_rehash_chain(ht, old_hash); + + /* Publish the new table pointer. */ + rcu_assign_pointer(ht->tbl, new_tbl); + + spin_lock(&ht->lock); + list_for_each_entry(walker, &old_tbl->walkers, list) + walker->tbl = NULL; + spin_unlock(&ht->lock); + + /* Wait for readers. All new readers will see the new + * table, and thus no references to the old table will + * remain. + */ + call_rcu(&old_tbl->rcu, bucket_table_free_rcu); + + return rht_dereference(new_tbl->future_tbl, ht) ? -EAGAIN : 0; +} + +/** + * rhashtable_expand - Expand hash table while allowing concurrent lookups + * @ht: the hash table to expand + * + * A secondary bucket array is allocated and the hash entries are migrated. + * + * This function may only be called in a context where it is safe to call + * synchronize_rcu(), e.g. not within a rcu_read_lock() section. + * + * The caller must ensure that no concurrent resizing occurs by holding + * ht->mutex. + * + * It is valid to have concurrent insertions and deletions protected by per + * bucket locks or concurrent RCU protected lookups and traversals. + */ +static int rhashtable_expand(struct rhashtable *ht) +{ + struct bucket_table *new_tbl, *old_tbl = rht_dereference(ht->tbl, ht); + int err; + + ASSERT_RHT_MUTEX(ht); + + old_tbl = rhashtable_last_table(ht, old_tbl); + + new_tbl = bucket_table_alloc(ht, old_tbl->size * 2, GFP_KERNEL); + if (new_tbl == NULL) + return -ENOMEM; + + err = rhashtable_rehash_attach(ht, old_tbl, new_tbl); + if (err) + bucket_table_free(new_tbl); + + return err; +} + +/** + * rhashtable_shrink - Shrink hash table while allowing concurrent lookups + * @ht: the hash table to shrink + * + * This function shrinks the hash table to fit, i.e., the smallest + * size would not cause it to expand right away automatically. + * + * The caller must ensure that no concurrent resizing occurs by holding + * ht->mutex. + * + * The caller must ensure that no concurrent table mutations take place. + * It is however valid to have concurrent lookups if they are RCU protected. + * + * It is valid to have concurrent insertions and deletions protected by per + * bucket locks or concurrent RCU protected lookups and traversals. + */ +static int rhashtable_shrink(struct rhashtable *ht) +{ + struct bucket_table *new_tbl, *old_tbl = rht_dereference(ht->tbl, ht); + unsigned int size; + int err; + + ASSERT_RHT_MUTEX(ht); + + size = roundup_pow_of_two(atomic_read(&ht->nelems) * 3 / 2); + if (size < ht->p.min_size) + size = ht->p.min_size; + + if (old_tbl->size <= size) + return 0; + + if (rht_dereference(old_tbl->future_tbl, ht)) + return -EEXIST; + + new_tbl = bucket_table_alloc(ht, size, GFP_KERNEL); + if (new_tbl == NULL) + return -ENOMEM; + + err = rhashtable_rehash_attach(ht, old_tbl, new_tbl); + if (err) + bucket_table_free(new_tbl); + + return err; +} + +static void rht_deferred_worker(struct work_struct *work) +{ + struct rhashtable *ht; + struct bucket_table *tbl; + int err = 0; + + ht = container_of(work, struct rhashtable, run_work); + mutex_lock(&ht->mutex); + + tbl = rht_dereference(ht->tbl, ht); + tbl = rhashtable_last_table(ht, tbl); + + if (rht_grow_above_75(ht, tbl)) + rhashtable_expand(ht); + else if (ht->p.automatic_shrinking && rht_shrink_below_30(ht, tbl)) + rhashtable_shrink(ht); + + err = rhashtable_rehash_table(ht); + + mutex_unlock(&ht->mutex); + + if (err) + schedule_work(&ht->run_work); +} + +static bool rhashtable_check_elasticity(struct rhashtable *ht, + struct bucket_table *tbl, + unsigned int hash) +{ + unsigned int elasticity = ht->elasticity; + struct rhash_head *head; + + rht_for_each(head, tbl, hash) + if (!--elasticity) + return true; + + return false; +} + +int rhashtable_insert_rehash(struct rhashtable *ht, + struct bucket_table *tbl) +{ + struct bucket_table *old_tbl; + struct bucket_table *new_tbl; + unsigned int size; + int err; + + old_tbl = rht_dereference_rcu(ht->tbl, ht); + + size = tbl->size; + + err = -EBUSY; + + if (rht_grow_above_75(ht, tbl)) + size *= 2; + /* Do not schedule more than one rehash */ + else if (old_tbl != tbl) + goto fail; + + err = -ENOMEM; + + new_tbl = bucket_table_alloc(ht, size, GFP_ATOMIC); + if (new_tbl == NULL) + goto fail; + + err = rhashtable_rehash_attach(ht, tbl, new_tbl); + if (err) { + bucket_table_free(new_tbl); + if (err == -EEXIST) + err = 0; + } else + schedule_work(&ht->run_work); + + return err; + +fail: + /* Do not fail the insert if someone else did a rehash. */ + if (likely(rcu_dereference_raw(tbl->future_tbl))) + return 0; + + /* Schedule async rehash to retry allocation in process context. */ + if (err == -ENOMEM) + schedule_work(&ht->run_work); + + return err; +} + +struct bucket_table *rhashtable_insert_slow(struct rhashtable *ht, + const void *key, + struct rhash_head *obj, + struct bucket_table *tbl) +{ + struct rhash_head *head; + unsigned int hash; + int err; + + tbl = rhashtable_last_table(ht, tbl); + hash = head_hashfn(ht, tbl, obj); + spin_lock_nested(rht_bucket_lock(tbl, hash), SINGLE_DEPTH_NESTING); + + err = -EEXIST; + if (key && rhashtable_lookup_fast(ht, key, ht->p)) + goto exit; + + err = -E2BIG; + if (unlikely(rht_grow_above_max(ht, tbl))) + goto exit; + + err = -EAGAIN; + if (rhashtable_check_elasticity(ht, tbl, hash) || + rht_grow_above_100(ht, tbl)) + goto exit; + + err = 0; + + head = rht_dereference_bucket(tbl->buckets[hash], tbl, hash); + + RCU_INIT_POINTER(obj->next, head); + + rcu_assign_pointer(tbl->buckets[hash], obj); + + atomic_inc(&ht->nelems); + +exit: + spin_unlock(rht_bucket_lock(tbl, hash)); + + if (err == 0) + return NULL; + else if (err == -EAGAIN) + return tbl; + else + return ERR_PTR(err); +} + +/** + * rhashtable_walk_init - Initialise an iterator + * @ht: Table to walk over + * @iter: Hash table Iterator + * + * This function prepares a hash table walk. + * + * Note that if you restart a walk after rhashtable_walk_stop you + * may see the same object twice. Also, you may miss objects if + * there are removals in between rhashtable_walk_stop and the next + * call to rhashtable_walk_start. + * + * For a completely stable walk you should construct your own data + * structure outside the hash table. + * + * This function may sleep so you must not call it from interrupt + * context or with spin locks held. + * + * You must call rhashtable_walk_exit if this function returns + * successfully. + */ +int rhashtable_walk_init(struct rhashtable *ht, struct rhashtable_iter *iter) +{ + iter->ht = ht; + iter->p = NULL; + iter->slot = 0; + iter->skip = 0; + + iter->walker = kmalloc(sizeof(*iter->walker), GFP_KERNEL); + if (!iter->walker) + return -ENOMEM; + + spin_lock(&ht->lock); + iter->walker->tbl = + rcu_dereference_protected(ht->tbl, lockdep_is_held(&ht->lock)); + list_add(&iter->walker->list, &iter->walker->tbl->walkers); + spin_unlock(&ht->lock); + + return 0; +} + +/** + * rhashtable_walk_exit - Free an iterator + * @iter: Hash table Iterator + * + * This function frees resources allocated by rhashtable_walk_init. + */ +void rhashtable_walk_exit(struct rhashtable_iter *iter) +{ + spin_lock(&iter->ht->lock); + if (iter->walker->tbl) + list_del(&iter->walker->list); + spin_unlock(&iter->ht->lock); + kfree(iter->walker); +} + +/** + * rhashtable_walk_start - Start a hash table walk + * @iter: Hash table iterator + * + * Start a hash table walk. Note that we take the RCU lock in all + * cases including when we return an error. So you must always call + * rhashtable_walk_stop to clean up. + * + * Returns zero if successful. + * + * Returns -EAGAIN if resize event occured. Note that the iterator + * will rewind back to the beginning and you may use it immediately + * by calling rhashtable_walk_next. + */ +int rhashtable_walk_start(struct rhashtable_iter *iter) + __acquires(RCU) +{ + struct rhashtable *ht = iter->ht; + + rcu_read_lock(); + + spin_lock(&ht->lock); + if (iter->walker->tbl) + list_del(&iter->walker->list); + spin_unlock(&ht->lock); + + if (!iter->walker->tbl) { + iter->walker->tbl = rht_dereference_rcu(ht->tbl, ht); + return -EAGAIN; + } + + return 0; +} + +/** + * rhashtable_walk_next - Return the next object and advance the iterator + * @iter: Hash table iterator + * + * Note that you must call rhashtable_walk_stop when you are finished + * with the walk. + * + * Returns the next object or NULL when the end of the table is reached. + * + * Returns -EAGAIN if resize event occured. Note that the iterator + * will rewind back to the beginning and you may continue to use it. + */ +void *rhashtable_walk_next(struct rhashtable_iter *iter) +{ + struct bucket_table *tbl = iter->walker->tbl; + struct rhashtable *ht = iter->ht; + struct rhash_head *p = iter->p; + + if (p) { + p = rht_dereference_bucket_rcu(p->next, tbl, iter->slot); + goto next; + } + + for (; iter->slot < tbl->size; iter->slot++) { + int skip = iter->skip; + + rht_for_each_rcu(p, tbl, iter->slot) { + if (!skip) + break; + skip--; + } + +next: + if (!rht_is_a_nulls(p)) { + iter->skip++; + iter->p = p; + return rht_obj(ht, p); + } + + iter->skip = 0; + } + + iter->p = NULL; + + /* Ensure we see any new tables. */ + smp_rmb(); + + iter->walker->tbl = rht_dereference_rcu(tbl->future_tbl, ht); + if (iter->walker->tbl) { + iter->slot = 0; + iter->skip = 0; + return ERR_PTR(-EAGAIN); + } + + return NULL; +} + +/** + * rhashtable_walk_stop - Finish a hash table walk + * @iter: Hash table iterator + * + * Finish a hash table walk. + */ +void rhashtable_walk_stop(struct rhashtable_iter *iter) + __releases(RCU) +{ + struct rhashtable *ht; + struct bucket_table *tbl = iter->walker->tbl; + + if (!tbl) + goto out; + + ht = iter->ht; + + spin_lock(&ht->lock); + if (tbl->rehash < tbl->size) + list_add(&iter->walker->list, &tbl->walkers); + else + iter->walker->tbl = NULL; + spin_unlock(&ht->lock); + + iter->p = NULL; + +out: + rcu_read_unlock(); +} + +static size_t rounded_hashtable_size(const struct rhashtable_params *params) +{ + return max(roundup_pow_of_two(params->nelem_hint * 4 / 3), + (unsigned long)params->min_size); +} + +static u32 rhashtable_jhash2(const void *key, u32 length, u32 seed) +{ + return jhash2(key, length, seed); +} + +/** + * rhashtable_init - initialize a new hash table + * @ht: hash table to be initialized + * @params: configuration parameters + * + * Initializes a new hash table based on the provided configuration + * parameters. A table can be configured either with a variable or + * fixed length key: + * + * Configuration Example 1: Fixed length keys + * struct test_obj { + * int key; + * void * my_member; + * struct rhash_head node; + * }; + * + * struct rhashtable_params params = { + * .head_offset = offsetof(struct test_obj, node), + * .key_offset = offsetof(struct test_obj, key), + * .key_len = sizeof(int), + * .hashfn = jhash, + * .nulls_base = (1U << RHT_BASE_SHIFT), + * }; + * + * Configuration Example 2: Variable length keys + * struct test_obj { + * [...] + * struct rhash_head node; + * }; + * + * u32 my_hash_fn(const void *data, u32 len, u32 seed) + * { + * struct test_obj *obj = data; + * + * return [... hash ...]; + * } + * + * struct rhashtable_params params = { + * .head_offset = offsetof(struct test_obj, node), + * .hashfn = jhash, + * .obj_hashfn = my_hash_fn, + * }; + */ +int rhashtable_init(struct rhashtable *ht, + const struct rhashtable_params *params) +{ + struct bucket_table *tbl; + size_t size; + + size = HASH_DEFAULT_SIZE; + + if ((!params->key_len && !params->obj_hashfn) || + (params->obj_hashfn && !params->obj_cmpfn)) + return -EINVAL; + + if (params->nulls_base && params->nulls_base < (1U << RHT_BASE_SHIFT)) + return -EINVAL; + + memset(ht, 0, sizeof(*ht)); + mutex_init(&ht->mutex); + spin_lock_init(&ht->lock); + memcpy(&ht->p, params, sizeof(*params)); + + if (params->min_size) + ht->p.min_size = roundup_pow_of_two(params->min_size); + + if (params->max_size) + ht->p.max_size = rounddown_pow_of_two(params->max_size); + + if (params->insecure_max_entries) + ht->p.insecure_max_entries = + rounddown_pow_of_two(params->insecure_max_entries); + else + ht->p.insecure_max_entries = ht->p.max_size * 2; + + ht->p.min_size = max(ht->p.min_size, HASH_MIN_SIZE); + + if (params->nelem_hint) + size = rounded_hashtable_size(&ht->p); + + /* The maximum (not average) chain length grows with the + * size of the hash table, at a rate of (log N)/(log log N). + * The value of 16 is selected so that even if the hash + * table grew to 2^32 you would not expect the maximum + * chain length to exceed it unless we are under attack + * (or extremely unlucky). + * + * As this limit is only to detect attacks, we don't need + * to set it to a lower value as you'd need the chain + * length to vastly exceed 16 to have any real effect + * on the system. + */ + if (!params->insecure_elasticity) + ht->elasticity = 16; + + if (params->locks_mul) + ht->p.locks_mul = roundup_pow_of_two(params->locks_mul); + else + ht->p.locks_mul = BUCKET_LOCKS_PER_CPU; + + ht->key_len = ht->p.key_len; + if (!params->hashfn) { + ht->p.hashfn = jhash; + + if (!(ht->key_len & (sizeof(u32) - 1))) { + ht->key_len /= sizeof(u32); + ht->p.hashfn = rhashtable_jhash2; + } + } + + tbl = bucket_table_alloc(ht, size, GFP_KERNEL); + if (tbl == NULL) + return -ENOMEM; + + atomic_set(&ht->nelems, 0); + + RCU_INIT_POINTER(ht->tbl, tbl); + + INIT_WORK(&ht->run_work, rht_deferred_worker); + + return 0; +} + +/** + * rhashtable_free_and_destroy - free elements and destroy hash table + * @ht: the hash table to destroy + * @free_fn: callback to release resources of element + * @arg: pointer passed to free_fn + * + * Stops an eventual async resize. If defined, invokes free_fn for each + * element to releasal resources. Please note that RCU protected + * readers may still be accessing the elements. Releasing of resources + * must occur in a compatible manner. Then frees the bucket array. + * + * This function will eventually sleep to wait for an async resize + * to complete. The caller is responsible that no further write operations + * occurs in parallel. + */ +void rhashtable_free_and_destroy(struct rhashtable *ht, + void (*free_fn)(void *ptr, void *arg), + void *arg) +{ + const struct bucket_table *tbl; + unsigned int i; + + cancel_work_sync(&ht->run_work); + + mutex_lock(&ht->mutex); + tbl = rht_dereference(ht->tbl, ht); + if (free_fn) { + for (i = 0; i < tbl->size; i++) { + struct rhash_head *pos, *next; + + for (pos = rht_dereference(tbl->buckets[i], ht), + next = !rht_is_a_nulls(pos) ? + rht_dereference(pos->next, ht) : NULL; + !rht_is_a_nulls(pos); + pos = next, + next = !rht_is_a_nulls(pos) ? + rht_dereference(pos->next, ht) : NULL) + free_fn(rht_obj(ht, pos), arg); + } + } + + bucket_table_free(tbl); + mutex_unlock(&ht->mutex); +} + +void rhashtable_destroy(struct rhashtable *ht) +{ + return rhashtable_free_and_destroy(ht, NULL, NULL); +} + diff --git a/os_dep/linux/rhashtable.h b/os_dep/linux/rhashtable.h new file mode 100644 index 0000000..a6db325 --- /dev/null +++ b/os_dep/linux/rhashtable.h @@ -0,0 +1,827 @@ +/* + * Resizable, Scalable, Concurrent Hash Table + * + * Copyright (c) 2015 Herbert Xu + * Copyright (c) 2014-2015 Thomas Graf + * Copyright (c) 2008-2014 Patrick McHardy + * + * Code partially derived from nft_hash + * Rewritten with rehash code from br_multicast plus single list + * pointer as suggested by Josh Triplett + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#ifndef _LINUX_RHASHTABLE_H +#define _LINUX_RHASHTABLE_H + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* + * The end of the chain is marked with a special nulls marks which has + * the following format: + * + * +-------+-----------------------------------------------------+-+ + * | Base | Hash |1| + * +-------+-----------------------------------------------------+-+ + * + * Base (4 bits) : Reserved to distinguish between multiple tables. + * Specified via &struct rhashtable_params.nulls_base. + * Hash (27 bits): Full hash (unmasked) of first element added to bucket + * 1 (1 bit) : Nulls marker (always set) + * + * The remaining bits of the next pointer remain unused for now. + */ +#define RHT_BASE_BITS 4 +#define RHT_HASH_BITS 27 +#define RHT_BASE_SHIFT RHT_HASH_BITS + +/* Base bits plus 1 bit for nulls marker */ +#define RHT_HASH_RESERVED_SPACE (RHT_BASE_BITS + 1) + +struct rhash_head { + struct rhash_head __rcu *next; +}; + +/** + * struct bucket_table - Table of hash buckets + * @size: Number of hash buckets + * @rehash: Current bucket being rehashed + * @hash_rnd: Random seed to fold into hash + * @locks_mask: Mask to apply before accessing locks[] + * @locks: Array of spinlocks protecting individual buckets + * @walkers: List of active walkers + * @rcu: RCU structure for freeing the table + * @future_tbl: Table under construction during rehashing + * @buckets: size * hash buckets + */ +struct bucket_table { + unsigned int size; + unsigned int rehash; + u32 hash_rnd; + unsigned int locks_mask; + spinlock_t *locks; + struct list_head walkers; + struct rcu_head rcu; + + struct bucket_table __rcu *future_tbl; + + struct rhash_head __rcu *buckets[] ____cacheline_aligned_in_smp; +}; + +/** + * struct rhashtable_compare_arg - Key for the function rhashtable_compare + * @ht: Hash table + * @key: Key to compare against + */ +struct rhashtable_compare_arg { + struct rhashtable *ht; + const void *key; +}; + +typedef u32 (*rht_hashfn_t)(const void *data, u32 len, u32 seed); +typedef u32 (*rht_obj_hashfn_t)(const void *data, u32 len, u32 seed); +typedef int (*rht_obj_cmpfn_t)(struct rhashtable_compare_arg *arg, + const void *obj); + +struct rhashtable; + +/** + * struct rhashtable_params - Hash table construction parameters + * @nelem_hint: Hint on number of elements, should be 75% of desired size + * @key_len: Length of key + * @key_offset: Offset of key in struct to be hashed + * @head_offset: Offset of rhash_head in struct to be hashed + * @insecure_max_entries: Maximum number of entries (may be exceeded) + * @max_size: Maximum size while expanding + * @min_size: Minimum size while shrinking + * @nulls_base: Base value to generate nulls marker + * @insecure_elasticity: Set to true to disable chain length checks + * @automatic_shrinking: Enable automatic shrinking of tables + * @locks_mul: Number of bucket locks to allocate per cpu (default: 128) + * @hashfn: Hash function (default: jhash2 if !(key_len % 4), or jhash) + * @obj_hashfn: Function to hash object + * @obj_cmpfn: Function to compare key with object + */ +struct rhashtable_params { + size_t nelem_hint; + size_t key_len; + size_t key_offset; + size_t head_offset; + unsigned int insecure_max_entries; + unsigned int max_size; + unsigned int min_size; + u32 nulls_base; + bool insecure_elasticity; + bool automatic_shrinking; + size_t locks_mul; + rht_hashfn_t hashfn; + rht_obj_hashfn_t obj_hashfn; + rht_obj_cmpfn_t obj_cmpfn; +}; + +/** + * struct rhashtable - Hash table handle + * @tbl: Bucket table + * @nelems: Number of elements in table + * @key_len: Key length for hashfn + * @elasticity: Maximum chain length before rehash + * @p: Configuration parameters + * @run_work: Deferred worker to expand/shrink asynchronously + * @mutex: Mutex to protect current/future table swapping + * @lock: Spin lock to protect walker list + */ +struct rhashtable { + struct bucket_table __rcu *tbl; + atomic_t nelems; + unsigned int key_len; + unsigned int elasticity; + struct rhashtable_params p; + struct work_struct run_work; + struct mutex mutex; + spinlock_t lock; +}; + +/** + * struct rhashtable_walker - Hash table walker + * @list: List entry on list of walkers + * @tbl: The table that we were walking over + */ +struct rhashtable_walker { + struct list_head list; + struct bucket_table *tbl; +}; + +/** + * struct rhashtable_iter - Hash table iterator, fits into netlink cb + * @ht: Table to iterate through + * @p: Current pointer + * @walker: Associated rhashtable walker + * @slot: Current slot + * @skip: Number of entries to skip in slot + */ +struct rhashtable_iter { + struct rhashtable *ht; + struct rhash_head *p; + struct rhashtable_walker *walker; + unsigned int slot; + unsigned int skip; +}; + +static inline unsigned long rht_marker(const struct rhashtable *ht, u32 hash) +{ + return NULLS_MARKER(ht->p.nulls_base + hash); +} + +#define INIT_RHT_NULLS_HEAD(ptr, ht, hash) \ + ((ptr) = (typeof(ptr)) rht_marker(ht, hash)) + +static inline bool rht_is_a_nulls(const struct rhash_head *ptr) +{ + return ((unsigned long) ptr & 1); +} + +static inline unsigned long rht_get_nulls_value(const struct rhash_head *ptr) +{ + return ((unsigned long) ptr) >> 1; +} + +static inline void *rht_obj(const struct rhashtable *ht, + const struct rhash_head *he) +{ + return (char *)he - ht->p.head_offset; +} + +static inline unsigned int rht_bucket_index(const struct bucket_table *tbl, + unsigned int hash) +{ + return (hash >> RHT_HASH_RESERVED_SPACE) & (tbl->size - 1); +} + +static inline unsigned int rht_key_hashfn( + struct rhashtable *ht, const struct bucket_table *tbl, + const void *key, const struct rhashtable_params params) +{ + unsigned int hash; + + /* params must be equal to ht->p if it isn't constant. */ + if (!__builtin_constant_p(params.key_len)) + hash = ht->p.hashfn(key, ht->key_len, tbl->hash_rnd); + else if (params.key_len) { + unsigned int key_len = params.key_len; + + if (params.hashfn) + hash = params.hashfn(key, key_len, tbl->hash_rnd); + else if (key_len & (sizeof(u32) - 1)) + hash = jhash(key, key_len, tbl->hash_rnd); + else + hash = jhash2(key, key_len / sizeof(u32), + tbl->hash_rnd); + } else { + unsigned int key_len = ht->p.key_len; + + if (params.hashfn) + hash = params.hashfn(key, key_len, tbl->hash_rnd); + else + hash = jhash(key, key_len, tbl->hash_rnd); + } + + return rht_bucket_index(tbl, hash); +} + +static inline unsigned int rht_head_hashfn( + struct rhashtable *ht, const struct bucket_table *tbl, + const struct rhash_head *he, const struct rhashtable_params params) +{ + const char *ptr = rht_obj(ht, he); + + return likely(params.obj_hashfn) ? + rht_bucket_index(tbl, params.obj_hashfn(ptr, params.key_len ?: + ht->p.key_len, + tbl->hash_rnd)) : + rht_key_hashfn(ht, tbl, ptr + params.key_offset, params); +} + +/** + * rht_grow_above_75 - returns true if nelems > 0.75 * table-size + * @ht: hash table + * @tbl: current table + */ +static inline bool rht_grow_above_75(const struct rhashtable *ht, + const struct bucket_table *tbl) +{ + /* Expand table when exceeding 75% load */ + return atomic_read(&ht->nelems) > (tbl->size / 4 * 3) && + (!ht->p.max_size || tbl->size < ht->p.max_size); +} + +/** + * rht_shrink_below_30 - returns true if nelems < 0.3 * table-size + * @ht: hash table + * @tbl: current table + */ +static inline bool rht_shrink_below_30(const struct rhashtable *ht, + const struct bucket_table *tbl) +{ + /* Shrink table beneath 30% load */ + return atomic_read(&ht->nelems) < (tbl->size * 3 / 10) && + tbl->size > ht->p.min_size; +} + +/** + * rht_grow_above_100 - returns true if nelems > table-size + * @ht: hash table + * @tbl: current table + */ +static inline bool rht_grow_above_100(const struct rhashtable *ht, + const struct bucket_table *tbl) +{ + return atomic_read(&ht->nelems) > tbl->size && + (!ht->p.max_size || tbl->size < ht->p.max_size); +} + +/** + * rht_grow_above_max - returns true if table is above maximum + * @ht: hash table + * @tbl: current table + */ +static inline bool rht_grow_above_max(const struct rhashtable *ht, + const struct bucket_table *tbl) +{ + return ht->p.insecure_max_entries && + atomic_read(&ht->nelems) >= ht->p.insecure_max_entries; +} + +/* The bucket lock is selected based on the hash and protects mutations + * on a group of hash buckets. + * + * A maximum of tbl->size/2 bucket locks is allocated. This ensures that + * a single lock always covers both buckets which may both contains + * entries which link to the same bucket of the old table during resizing. + * This allows to simplify the locking as locking the bucket in both + * tables during resize always guarantee protection. + * + * IMPORTANT: When holding the bucket lock of both the old and new table + * during expansions and shrinking, the old bucket lock must always be + * acquired first. + */ +static inline spinlock_t *rht_bucket_lock(const struct bucket_table *tbl, + unsigned int hash) +{ + return &tbl->locks[hash & tbl->locks_mask]; +} + +#ifdef CONFIG_PROVE_LOCKING +int lockdep_rht_mutex_is_held(struct rhashtable *ht); +int lockdep_rht_bucket_is_held(const struct bucket_table *tbl, u32 hash); +#else +static inline int lockdep_rht_mutex_is_held(struct rhashtable *ht) +{ + return 1; +} + +static inline int lockdep_rht_bucket_is_held(const struct bucket_table *tbl, + u32 hash) +{ + return 1; +} +#endif /* CONFIG_PROVE_LOCKING */ + +int rhashtable_init(struct rhashtable *ht, + const struct rhashtable_params *params); + +struct bucket_table *rhashtable_insert_slow(struct rhashtable *ht, + const void *key, + struct rhash_head *obj, + struct bucket_table *old_tbl); +int rhashtable_insert_rehash(struct rhashtable *ht, struct bucket_table *tbl); + +int rhashtable_walk_init(struct rhashtable *ht, struct rhashtable_iter *iter); +void rhashtable_walk_exit(struct rhashtable_iter *iter); +int rhashtable_walk_start(struct rhashtable_iter *iter) __acquires(RCU); +void *rhashtable_walk_next(struct rhashtable_iter *iter); +void rhashtable_walk_stop(struct rhashtable_iter *iter) __releases(RCU); + +void rhashtable_free_and_destroy(struct rhashtable *ht, + void (*free_fn)(void *ptr, void *arg), + void *arg); +void rhashtable_destroy(struct rhashtable *ht); + +#define rht_dereference(p, ht) \ + rcu_dereference_protected(p, lockdep_rht_mutex_is_held(ht)) + +#define rht_dereference_rcu(p, ht) \ + rcu_dereference_check(p, lockdep_rht_mutex_is_held(ht)) + +#define rht_dereference_bucket(p, tbl, hash) \ + rcu_dereference_protected(p, lockdep_rht_bucket_is_held(tbl, hash)) + +#define rht_dereference_bucket_rcu(p, tbl, hash) \ + rcu_dereference_check(p, lockdep_rht_bucket_is_held(tbl, hash)) + +#define rht_entry(tpos, pos, member) \ + ({ tpos = container_of(pos, typeof(*tpos), member); 1; }) + +/** + * rht_for_each_continue - continue iterating over hash chain + * @pos: the &struct rhash_head to use as a loop cursor. + * @head: the previous &struct rhash_head to continue from + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + */ +#define rht_for_each_continue(pos, head, tbl, hash) \ + for (pos = rht_dereference_bucket(head, tbl, hash); \ + !rht_is_a_nulls(pos); \ + pos = rht_dereference_bucket((pos)->next, tbl, hash)) + +/** + * rht_for_each - iterate over hash chain + * @pos: the &struct rhash_head to use as a loop cursor. + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + */ +#define rht_for_each(pos, tbl, hash) \ + rht_for_each_continue(pos, (tbl)->buckets[hash], tbl, hash) + +/** + * rht_for_each_entry_continue - continue iterating over hash chain + * @tpos: the type * to use as a loop cursor. + * @pos: the &struct rhash_head to use as a loop cursor. + * @head: the previous &struct rhash_head to continue from + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + * @member: name of the &struct rhash_head within the hashable struct. + */ +#define rht_for_each_entry_continue(tpos, pos, head, tbl, hash, member) \ + for (pos = rht_dereference_bucket(head, tbl, hash); \ + (!rht_is_a_nulls(pos)) && rht_entry(tpos, pos, member); \ + pos = rht_dereference_bucket((pos)->next, tbl, hash)) + +/** + * rht_for_each_entry - iterate over hash chain of given type + * @tpos: the type * to use as a loop cursor. + * @pos: the &struct rhash_head to use as a loop cursor. + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + * @member: name of the &struct rhash_head within the hashable struct. + */ +#define rht_for_each_entry(tpos, pos, tbl, hash, member) \ + rht_for_each_entry_continue(tpos, pos, (tbl)->buckets[hash], \ + tbl, hash, member) + +/** + * rht_for_each_entry_safe - safely iterate over hash chain of given type + * @tpos: the type * to use as a loop cursor. + * @pos: the &struct rhash_head to use as a loop cursor. + * @next: the &struct rhash_head to use as next in loop cursor. + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + * @member: name of the &struct rhash_head within the hashable struct. + * + * This hash chain list-traversal primitive allows for the looped code to + * remove the loop cursor from the list. + */ +#define rht_for_each_entry_safe(tpos, pos, next, tbl, hash, member) \ + for (pos = rht_dereference_bucket((tbl)->buckets[hash], tbl, hash), \ + next = !rht_is_a_nulls(pos) ? \ + rht_dereference_bucket(pos->next, tbl, hash) : NULL; \ + (!rht_is_a_nulls(pos)) && rht_entry(tpos, pos, member); \ + pos = next, \ + next = !rht_is_a_nulls(pos) ? \ + rht_dereference_bucket(pos->next, tbl, hash) : NULL) + +/** + * rht_for_each_rcu_continue - continue iterating over rcu hash chain + * @pos: the &struct rhash_head to use as a loop cursor. + * @head: the previous &struct rhash_head to continue from + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + * + * This hash chain list-traversal primitive may safely run concurrently with + * the _rcu mutation primitives such as rhashtable_insert() as long as the + * traversal is guarded by rcu_read_lock(). + */ +#define rht_for_each_rcu_continue(pos, head, tbl, hash) \ + for (({barrier(); }), \ + pos = rht_dereference_bucket_rcu(head, tbl, hash); \ + !rht_is_a_nulls(pos); \ + pos = rcu_dereference_raw(pos->next)) + +/** + * rht_for_each_rcu - iterate over rcu hash chain + * @pos: the &struct rhash_head to use as a loop cursor. + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + * + * This hash chain list-traversal primitive may safely run concurrently with + * the _rcu mutation primitives such as rhashtable_insert() as long as the + * traversal is guarded by rcu_read_lock(). + */ +#define rht_for_each_rcu(pos, tbl, hash) \ + rht_for_each_rcu_continue(pos, (tbl)->buckets[hash], tbl, hash) + +/** + * rht_for_each_entry_rcu_continue - continue iterating over rcu hash chain + * @tpos: the type * to use as a loop cursor. + * @pos: the &struct rhash_head to use as a loop cursor. + * @head: the previous &struct rhash_head to continue from + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + * @member: name of the &struct rhash_head within the hashable struct. + * + * This hash chain list-traversal primitive may safely run concurrently with + * the _rcu mutation primitives such as rhashtable_insert() as long as the + * traversal is guarded by rcu_read_lock(). + */ +#define rht_for_each_entry_rcu_continue(tpos, pos, head, tbl, hash, member) \ + for (({barrier(); }), \ + pos = rht_dereference_bucket_rcu(head, tbl, hash); \ + (!rht_is_a_nulls(pos)) && rht_entry(tpos, pos, member); \ + pos = rht_dereference_bucket_rcu(pos->next, tbl, hash)) + +/** + * rht_for_each_entry_rcu - iterate over rcu hash chain of given type + * @tpos: the type * to use as a loop cursor. + * @pos: the &struct rhash_head to use as a loop cursor. + * @tbl: the &struct bucket_table + * @hash: the hash value / bucket index + * @member: name of the &struct rhash_head within the hashable struct. + * + * This hash chain list-traversal primitive may safely run concurrently with + * the _rcu mutation primitives such as rhashtable_insert() as long as the + * traversal is guarded by rcu_read_lock(). + */ +#define rht_for_each_entry_rcu(tpos, pos, tbl, hash, member) \ + rht_for_each_entry_rcu_continue(tpos, pos, (tbl)->buckets[hash],\ + tbl, hash, member) + +static inline int rhashtable_compare(struct rhashtable_compare_arg *arg, + const void *obj) +{ + struct rhashtable *ht = arg->ht; + const char *ptr = obj; + + return memcmp(ptr + ht->p.key_offset, arg->key, ht->p.key_len); +} + +/** + * rhashtable_lookup_fast - search hash table, inlined version + * @ht: hash table + * @key: the pointer to the key + * @params: hash table parameters + * + * Computes the hash value for the key and traverses the bucket chain looking + * for a entry with an identical key. The first matching entry is returned. + * + * Returns the first entry on which the compare function returned true. + */ +static inline void *rhashtable_lookup_fast( + struct rhashtable *ht, const void *key, + const struct rhashtable_params params) +{ + struct rhashtable_compare_arg arg = { + .ht = ht, + .key = key, + }; + const struct bucket_table *tbl; + struct rhash_head *he; + unsigned int hash; + + rcu_read_lock(); + + tbl = rht_dereference_rcu(ht->tbl, ht); +restart: + hash = rht_key_hashfn(ht, tbl, key, params); + rht_for_each_rcu(he, tbl, hash) { + if (params.obj_cmpfn ? + params.obj_cmpfn(&arg, rht_obj(ht, he)) : + rhashtable_compare(&arg, rht_obj(ht, he))) + continue; + rcu_read_unlock(); + return rht_obj(ht, he); + } + + /* Ensure we see any new tables. */ + smp_rmb(); + + tbl = rht_dereference_rcu(tbl->future_tbl, ht); + if (unlikely(tbl)) + goto restart; + rcu_read_unlock(); + + return NULL; +} + +/* Internal function, please use rhashtable_insert_fast() instead */ +static inline int __rhashtable_insert_fast( + struct rhashtable *ht, const void *key, struct rhash_head *obj, + const struct rhashtable_params params) +{ + struct rhashtable_compare_arg arg = { + .ht = ht, + .key = key, + }; + struct bucket_table *tbl, *new_tbl; + struct rhash_head *head; + spinlock_t *lock; + unsigned int elasticity; + unsigned int hash; + int err; + +restart: + rcu_read_lock(); + + tbl = rht_dereference_rcu(ht->tbl, ht); + + /* All insertions must grab the oldest table containing + * the hashed bucket that is yet to be rehashed. + */ + for (;;) { + hash = rht_head_hashfn(ht, tbl, obj, params); + lock = rht_bucket_lock(tbl, hash); + spin_lock_bh(lock); + + if (tbl->rehash <= hash) + break; + + spin_unlock_bh(lock); + tbl = rht_dereference_rcu(tbl->future_tbl, ht); + } + + new_tbl = rht_dereference_rcu(tbl->future_tbl, ht); + if (unlikely(new_tbl)) { + tbl = rhashtable_insert_slow(ht, key, obj, new_tbl); + if (!IS_ERR_OR_NULL(tbl)) + goto slow_path; + + err = PTR_ERR(tbl); + goto out; + } + + err = -E2BIG; + if (unlikely(rht_grow_above_max(ht, tbl))) + goto out; + + if (unlikely(rht_grow_above_100(ht, tbl))) { +slow_path: + spin_unlock_bh(lock); + err = rhashtable_insert_rehash(ht, tbl); + rcu_read_unlock(); + if (err) + return err; + + goto restart; + } + + err = -EEXIST; + elasticity = ht->elasticity; + rht_for_each(head, tbl, hash) { + if (key && + unlikely(!(params.obj_cmpfn ? + params.obj_cmpfn(&arg, rht_obj(ht, head)) : + rhashtable_compare(&arg, rht_obj(ht, head))))) + goto out; + if (!--elasticity) + goto slow_path; + } + + err = 0; + + head = rht_dereference_bucket(tbl->buckets[hash], tbl, hash); + + RCU_INIT_POINTER(obj->next, head); + + rcu_assign_pointer(tbl->buckets[hash], obj); + + atomic_inc(&ht->nelems); + if (rht_grow_above_75(ht, tbl)) + schedule_work(&ht->run_work); + +out: + spin_unlock_bh(lock); + rcu_read_unlock(); + + return err; +} + +/** + * rhashtable_insert_fast - insert object into hash table + * @ht: hash table + * @obj: pointer to hash head inside object + * @params: hash table parameters + * + * Will take a per bucket spinlock to protect against mutual mutations + * on the same bucket. Multiple insertions may occur in parallel unless + * they map to the same bucket lock. + * + * It is safe to call this function from atomic context. + * + * Will trigger an automatic deferred table resizing if the size grows + * beyond the watermark indicated by grow_decision() which can be passed + * to rhashtable_init(). + */ +static inline int rhashtable_insert_fast( + struct rhashtable *ht, struct rhash_head *obj, + const struct rhashtable_params params) +{ + return __rhashtable_insert_fast(ht, NULL, obj, params); +} + +/** + * rhashtable_lookup_insert_fast - lookup and insert object into hash table + * @ht: hash table + * @obj: pointer to hash head inside object + * @params: hash table parameters + * + * Locks down the bucket chain in both the old and new table if a resize + * is in progress to ensure that writers can't remove from the old table + * and can't insert to the new table during the atomic operation of search + * and insertion. Searches for duplicates in both the old and new table if + * a resize is in progress. + * + * This lookup function may only be used for fixed key hash table (key_len + * parameter set). It will BUG() if used inappropriately. + * + * It is safe to call this function from atomic context. + * + * Will trigger an automatic deferred table resizing if the size grows + * beyond the watermark indicated by grow_decision() which can be passed + * to rhashtable_init(). + */ +static inline int rhashtable_lookup_insert_fast( + struct rhashtable *ht, struct rhash_head *obj, + const struct rhashtable_params params) +{ + const char *key = rht_obj(ht, obj); + + BUG_ON(ht->p.obj_hashfn); + + return __rhashtable_insert_fast(ht, key + ht->p.key_offset, obj, + params); +} + +/** + * rhashtable_lookup_insert_key - search and insert object to hash table + * with explicit key + * @ht: hash table + * @key: key + * @obj: pointer to hash head inside object + * @params: hash table parameters + * + * Locks down the bucket chain in both the old and new table if a resize + * is in progress to ensure that writers can't remove from the old table + * and can't insert to the new table during the atomic operation of search + * and insertion. Searches for duplicates in both the old and new table if + * a resize is in progress. + * + * Lookups may occur in parallel with hashtable mutations and resizing. + * + * Will trigger an automatic deferred table resizing if the size grows + * beyond the watermark indicated by grow_decision() which can be passed + * to rhashtable_init(). + * + * Returns zero on success. + */ +static inline int rhashtable_lookup_insert_key( + struct rhashtable *ht, const void *key, struct rhash_head *obj, + const struct rhashtable_params params) +{ + BUG_ON(!ht->p.obj_hashfn || !key); + + return __rhashtable_insert_fast(ht, key, obj, params); +} + +/* Internal function, please use rhashtable_remove_fast() instead */ +static inline int __rhashtable_remove_fast( + struct rhashtable *ht, struct bucket_table *tbl, + struct rhash_head *obj, const struct rhashtable_params params) +{ + struct rhash_head __rcu **pprev; + struct rhash_head *he; + spinlock_t * lock; + unsigned int hash; + int err = -ENOENT; + + hash = rht_head_hashfn(ht, tbl, obj, params); + lock = rht_bucket_lock(tbl, hash); + + spin_lock_bh(lock); + + pprev = &tbl->buckets[hash]; + rht_for_each(he, tbl, hash) { + if (he != obj) { + pprev = &he->next; + continue; + } + + rcu_assign_pointer(*pprev, obj->next); + err = 0; + break; + } + + spin_unlock_bh(lock); + + return err; +} + +/** + * rhashtable_remove_fast - remove object from hash table + * @ht: hash table + * @obj: pointer to hash head inside object + * @params: hash table parameters + * + * Since the hash chain is single linked, the removal operation needs to + * walk the bucket chain upon removal. The removal operation is thus + * considerable slow if the hash table is not correctly sized. + * + * Will automatically shrink the table via rhashtable_expand() if the + * shrink_decision function specified at rhashtable_init() returns true. + * + * Returns zero on success, -ENOENT if the entry could not be found. + */ +static inline int rhashtable_remove_fast( + struct rhashtable *ht, struct rhash_head *obj, + const struct rhashtable_params params) +{ + struct bucket_table *tbl; + int err; + + rcu_read_lock(); + + tbl = rht_dereference_rcu(ht->tbl, ht); + + /* Because we have already taken (and released) the bucket + * lock in old_tbl, if we find that future_tbl is not yet + * visible then that guarantees the entry to still be in + * the old tbl if it exists. + */ + while ((err = __rhashtable_remove_fast(ht, tbl, obj, params)) && + (tbl = rht_dereference_rcu(tbl->future_tbl, ht))) + ; + + if (err) + goto out; + + atomic_dec(&ht->nelems); + if (unlikely(ht->p.automatic_shrinking && + rht_shrink_below_30(ht, tbl))) + schedule_work(&ht->run_work); + +out: + rcu_read_unlock(); + + return err; +} + +#endif /* _LINUX_RHASHTABLE_H */ + diff --git a/os_dep/linux/rtw_android.c b/os_dep/linux/rtw_android.c new file mode 100644 index 0000000..786622d --- /dev/null +++ b/os_dep/linux/rtw_android.c @@ -0,0 +1,1347 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifdef CONFIG_GPIO_WAKEUP +#include +#endif + +#include + +#if defined(RTW_ENABLE_WIFI_CONTROL_FUNC) +#include +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + #include +#else + #include +#endif +#endif /* defined(RTW_ENABLE_WIFI_CONTROL_FUNC) */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 0, 0)) +#define strnicmp strncasecmp +#endif /* Linux kernel >= 4.0.0 */ + +#ifdef CONFIG_GPIO_WAKEUP +#include +#include +#endif + +#include "rtw_version.h" + +extern void macstr2num(u8 *dst, u8 *src); + +const char *android_wifi_cmd_str[ANDROID_WIFI_CMD_MAX] = { + "START", + "STOP", + "SCAN-ACTIVE", + "SCAN-PASSIVE", + "RSSI", + "LINKSPEED", + "RXFILTER-START", + "RXFILTER-STOP", + "RXFILTER-ADD", + "RXFILTER-REMOVE", + "BTCOEXSCAN-START", + "BTCOEXSCAN-STOP", + "BTCOEXMODE", + "SETSUSPENDMODE", + "SETSUSPENDOPT", + "P2P_DEV_ADDR", + "SETFWPATH", + "SETBAND", + "GETBAND", + "COUNTRY", + "P2P_SET_NOA", + "P2P_GET_NOA", + "P2P_SET_PS", + "SET_AP_WPS_P2P_IE", + + "MIRACAST", + +#ifdef CONFIG_PNO_SUPPORT + "PNOSSIDCLR", + "PNOSETUP", + "PNOFORCE", + "PNODEBUG", +#endif + + "MACADDR", + + "BLOCK_SCAN", + "BLOCK", + "WFD-ENABLE", + "WFD-DISABLE", + "WFD-SET-TCPPORT", + "WFD-SET-MAXTPUT", + "WFD-SET-DEVTYPE", + "SET_DTIM", + "HOSTAPD_SET_MACADDR_ACL", + "HOSTAPD_ACL_ADD_STA", + "HOSTAPD_ACL_REMOVE_STA", +#if defined(CONFIG_GTK_OL) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 1, 0)) + "GTK_REKEY_OFFLOAD", +#endif /* CONFIG_GTK_OL */ +/* Private command for P2P disable*/ + "P2P_DISABLE", + "SET_AEK", + "EXT_AUTH_STATUS", + "DRIVER_VERSION" +}; + +#ifdef CONFIG_PNO_SUPPORT +#define PNO_TLV_PREFIX 'S' +#define PNO_TLV_VERSION '1' +#define PNO_TLV_SUBVERSION '2' +#define PNO_TLV_RESERVED '0' +#define PNO_TLV_TYPE_SSID_IE 'S' +#define PNO_TLV_TYPE_TIME 'T' +#define PNO_TLV_FREQ_REPEAT 'R' +#define PNO_TLV_FREQ_EXPO_MAX 'M' + +typedef struct cmd_tlv { + char prefix; + char version; + char subver; + char reserved; +} cmd_tlv_t; + +#ifdef CONFIG_PNO_SET_DEBUG +char pno_in_example[] = { + 'P', 'N', 'O', 'S', 'E', 'T', 'U', 'P', ' ', + 'S', '1', '2', '0', + 'S', /* 1 */ + 0x05, + 'd', 'l', 'i', 'n', 'k', + 'S', /* 2 */ + 0x06, + 'B', 'U', 'F', 'B', 'U', 'F', + 'S', /* 3 */ + 0x20, + 'a', 'b', 'c', 'd', 'e', 'f', 'g', 'h', 'i', 'j', 'k', 'l', 'm', 'n', 'o', 'p', 'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z', '!', '@', '#', '$', '%', '^', + 'S', /* 4 */ + 0x0a, + '!', '@', '#', '$', '%', '^', '&', '*', '(', ')', + 'T', + '0', '5', + 'R', + '2', + 'M', + '2', + 0x00 +}; +#endif /* CONFIG_PNO_SET_DEBUG */ +#endif /* PNO_SUPPORT */ + +typedef struct android_wifi_priv_cmd { + char *buf; + int used_len; + int total_len; +} android_wifi_priv_cmd; + +#ifdef CONFIG_COMPAT +typedef struct compat_android_wifi_priv_cmd { + compat_uptr_t buf; + int used_len; + int total_len; +} compat_android_wifi_priv_cmd; +#endif /* CONFIG_COMPAT */ + +/** + * Local (static) functions and variables + */ + +/* Initialize g_wifi_on to 1 so dhd_bus_start will be called for the first + * time (only) in dhd_open, subsequential wifi on will be handled by + * wl_android_wifi_on + */ +static int g_wifi_on = _TRUE; + +unsigned int oob_irq = 0; +unsigned int oob_gpio = 0; + +#ifdef CONFIG_PNO_SUPPORT +/* + * rtw_android_pno_setup + * Description: + * This is used for private command. + * + * Parameter: + * net: net_device + * command: parameters from private command + * total_len: the length of the command. + * + * */ +static int rtw_android_pno_setup(struct net_device *net, char *command, int total_len) +{ + pno_ssid_t pno_ssids_local[MAX_PNO_LIST_COUNT]; + int res = -1; + int nssid = 0; + cmd_tlv_t *cmd_tlv_temp; + char *str_ptr; + int tlv_size_left; + int pno_time = 0; + int pno_repeat = 0; + int pno_freq_expo_max = 0; + int cmdlen = strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_PNOSETUP_SET]) + 1; + +#ifdef CONFIG_PNO_SET_DEBUG + int i; + char *p; + p = pno_in_example; + + total_len = sizeof(pno_in_example); + str_ptr = p + cmdlen; +#else + str_ptr = command + cmdlen; +#endif + + if (total_len < (cmdlen + sizeof(cmd_tlv_t))) { + RTW_INFO("%s argument=%d less min size\n", __func__, total_len); + goto exit_proc; + } + + tlv_size_left = total_len - cmdlen; + + cmd_tlv_temp = (cmd_tlv_t *)str_ptr; + memset(pno_ssids_local, 0, sizeof(pno_ssids_local)); + + if ((cmd_tlv_temp->prefix == PNO_TLV_PREFIX) && + (cmd_tlv_temp->version == PNO_TLV_VERSION) && + (cmd_tlv_temp->subver == PNO_TLV_SUBVERSION)) { + + str_ptr += sizeof(cmd_tlv_t); + tlv_size_left -= sizeof(cmd_tlv_t); + + nssid = rtw_parse_ssid_list_tlv(&str_ptr, pno_ssids_local, + MAX_PNO_LIST_COUNT, &tlv_size_left); + if (nssid <= 0) { + RTW_INFO("SSID is not presented or corrupted ret=%d\n", nssid); + goto exit_proc; + } else { + if ((str_ptr[0] != PNO_TLV_TYPE_TIME) || (tlv_size_left <= 1)) { + RTW_INFO("%s scan duration corrupted field size %d\n", + __func__, tlv_size_left); + goto exit_proc; + } + str_ptr++; + pno_time = simple_strtoul(str_ptr, &str_ptr, 16); + RTW_INFO("%s: pno_time=%d\n", __func__, pno_time); + + if (str_ptr[0] != 0) { + if ((str_ptr[0] != PNO_TLV_FREQ_REPEAT)) { + RTW_INFO("%s pno repeat : corrupted field\n", + __func__); + goto exit_proc; + } + str_ptr++; + pno_repeat = simple_strtoul(str_ptr, &str_ptr, 16); + RTW_INFO("%s :got pno_repeat=%d\n", __FUNCTION__, pno_repeat); + if (str_ptr[0] != PNO_TLV_FREQ_EXPO_MAX) { + RTW_INFO("%s FREQ_EXPO_MAX corrupted field size\n", + __func__); + goto exit_proc; + } + str_ptr++; + pno_freq_expo_max = simple_strtoul(str_ptr, &str_ptr, 16); + RTW_INFO("%s: pno_freq_expo_max=%d\n", + __func__, pno_freq_expo_max); + } + } + } else { + RTW_INFO("%s get wrong TLV command\n", __FUNCTION__); + goto exit_proc; + } + + res = rtw_dev_pno_set(net, pno_ssids_local, nssid, pno_time, pno_repeat, pno_freq_expo_max); + +#ifdef CONFIG_PNO_SET_DEBUG + rtw_dev_pno_debug(net); +#endif + +exit_proc: + return res; +} + +/* + * rtw_android_cfg80211_pno_setup + * Description: + * This is used for cfg80211 sched_scan. + * + * Parameter: + * net: net_device + * request: cfg80211_request + * */ + +int rtw_android_cfg80211_pno_setup(struct net_device *net, + struct cfg80211_ssid *ssids, int n_ssids, int interval) +{ + int res = -1; + int nssid = 0; + int pno_time = 0; + int pno_repeat = 0; + int pno_freq_expo_max = 0; + int index = 0; + pno_ssid_t pno_ssids_local[MAX_PNO_LIST_COUNT]; + + if (n_ssids > MAX_PNO_LIST_COUNT || n_ssids < 0) { + RTW_INFO("%s: nssids(%d) is invalid.\n", __func__, n_ssids); + return -EINVAL; + } + + memset(pno_ssids_local, 0, sizeof(pno_ssids_local)); + + nssid = n_ssids; + + for (index = 0 ; index < nssid ; index++) { + pno_ssids_local[index].SSID_len = ssids[index].ssid_len; + memcpy(pno_ssids_local[index].SSID, ssids[index].ssid, + ssids[index].ssid_len); + } +#if LINUX_VERSION_CODE >= KERNEL_VERSION(3, 2, 0) + if(ssids) + rtw_mfree((u8 *)ssids, (n_ssids * sizeof(struct cfg80211_ssid))); +#endif + pno_time = (interval / 1000); + + RTW_INFO("%s: nssids: %d, pno_time=%d\n", __func__, nssid, pno_time); + + res = rtw_dev_pno_set(net, pno_ssids_local, nssid, pno_time, + pno_repeat, pno_freq_expo_max); + +#ifdef CONFIG_PNO_SET_DEBUG + rtw_dev_pno_debug(net); +#endif +exit_proc: + return res; +} + +int rtw_android_pno_enable(struct net_device *net, int pno_enable) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); + + if (pwrctl) { + pwrctl->wowlan_pno_enable = pno_enable; + RTW_INFO("%s: wowlan_pno_enable: %d\n", __func__, pwrctl->wowlan_pno_enable); + if (pwrctl->wowlan_pno_enable == 0) { + if (pwrctl->pnlo_info != NULL) { + rtw_mfree((u8 *)pwrctl->pnlo_info, sizeof(pno_nlo_info_t)); + pwrctl->pnlo_info = NULL; + } + if (pwrctl->pno_ssid_list != NULL) { + rtw_mfree((u8 *)pwrctl->pno_ssid_list, sizeof(pno_ssid_list_t)); + pwrctl->pno_ssid_list = NULL; + } + if (pwrctl->pscan_info != NULL) { + rtw_mfree((u8 *)pwrctl->pscan_info, sizeof(pno_scan_info_t)); + pwrctl->pscan_info = NULL; + } + } + return 0; + } else + return -1; +} +#endif /* CONFIG_PNO_SUPPORT */ + +int rtw_android_cmdstr_to_num(char *cmdstr) +{ + int cmd_num; + for (cmd_num = 0 ; cmd_num < ANDROID_WIFI_CMD_MAX; cmd_num++) + if (0 == strnicmp(cmdstr , android_wifi_cmd_str[cmd_num], strlen(android_wifi_cmd_str[cmd_num]))) + break; + + return cmd_num; +} + +int rtw_android_get_rssi(struct net_device *net, char *command, int total_len) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct wlan_network *pcur_network = &pmlmepriv->cur_network; + int bytes_written = 0; + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE) == _TRUE) { + bytes_written += snprintf(&command[bytes_written], total_len, "%s rssi %d", + pcur_network->network.Ssid.Ssid, padapter->recvpriv.rssi); + } + + return bytes_written; +} + +int rtw_android_get_link_speed(struct net_device *net, char *command, int total_len) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + int bytes_written = 0; + u16 link_speed = 0; + + link_speed = rtw_get_cur_max_rate(padapter) / 10; + bytes_written = snprintf(command, total_len, "LinkSpeed %d", link_speed); + + return bytes_written; +} + +int rtw_android_get_macaddr(struct net_device *net, char *command, int total_len) +{ + int bytes_written = 0; + + bytes_written = snprintf(command, total_len, "Macaddr = "MAC_FMT, MAC_ARG(net->dev_addr)); + return bytes_written; +} + +int rtw_android_set_country(struct net_device *net, char *command, int total_len) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(net); + char *country_code = command + strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_COUNTRY]) + 1; + int ret = _FAIL; + + ret = rtw_set_country(adapter, country_code); + + return (ret == _SUCCESS) ? 0 : -1; +} + +int rtw_android_get_p2p_dev_addr(struct net_device *net, char *command, int total_len) +{ + int bytes_written = 0; + + /* We use the same address as our HW MAC address */ + _rtw_memcpy(command, net->dev_addr, ETH_ALEN); + + bytes_written = ETH_ALEN; + return bytes_written; +} + +int rtw_android_set_block_scan(struct net_device *net, char *command, int total_len) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(net); + char *block_value = command + strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_BLOCK_SCAN]) + 1; + +#ifdef CONFIG_IOCTL_CFG80211 + adapter_wdev_data(adapter)->block_scan = (*block_value == '0') ? _FALSE : _TRUE; +#endif + + return 0; +} + +int rtw_android_set_block(struct net_device *net, char *command, int total_len) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(net); + char *block_value = command + strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_BLOCK]) + 1; + +#ifdef CONFIG_IOCTL_CFG80211 + adapter_wdev_data(adapter)->block = (*block_value == '0') ? _FALSE : _TRUE; +#endif + + return 0; +} + +int rtw_android_setband(struct net_device *net, char *command, int total_len) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(net); + char *arg = command + strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_SETBAND]) + 1; + u32 band = WIFI_FREQUENCY_BAND_AUTO; + int ret = _FAIL; + + if (sscanf(arg, "%u", &band) >= 1) + ret = rtw_set_band(adapter, band); + + return (ret == _SUCCESS) ? 0 : -1; +} + +int rtw_android_getband(struct net_device *net, char *command, int total_len) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(net); + int bytes_written = 0; + + bytes_written = snprintf(command, total_len, "%u", adapter->setband); + + return bytes_written; +} + +#ifdef CONFIG_WFD +int rtw_android_set_miracast_mode(struct net_device *net, char *command, int total_len) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(net); + struct wifi_display_info *wfd_info = &adapter->wfd_info; + char *arg = command + strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_MIRACAST]) + 1; + u8 mode; + int num; + int ret = _FAIL; + + num = sscanf(arg, "%hhu", &mode); + + if (num < 1) + goto exit; + + switch (mode) { + case 1: /* soruce */ + mode = MIRACAST_SOURCE; + break; + case 2: /* sink */ + mode = MIRACAST_SINK; + break; + case 0: /* disabled */ + default: + mode = MIRACAST_DISABLED; + break; + } + wfd_info->stack_wfd_mode = mode; + RTW_INFO("stack miracast mode: %s\n", get_miracast_mode_str(wfd_info->stack_wfd_mode)); + + ret = _SUCCESS; + +exit: + return (ret == _SUCCESS) ? 0 : -1; +} +#endif /* CONFIG_WFD */ + +int get_int_from_command(char *pcmd) +{ + int i = 0; + + for (i = 0; i < strlen(pcmd); i++) { + if (pcmd[i] == '=') { + /* Skip the '=' and space characters. */ + i += 2; + break; + } + } + return rtw_atoi(pcmd + i) ; +} + +#if defined(CONFIG_GTK_OL) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 1, 0)) +int rtw_gtk_offload(struct net_device *net, u8 *cmd_ptr) +{ + int i; + /* u8 *cmd_ptr = priv_cmd.buf; */ + struct sta_info *psta; + _adapter *padapter = (_adapter *)rtw_netdev_priv(net); + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + struct sta_priv *pstapriv = &padapter->stapriv; + struct security_priv *psecuritypriv = &(padapter->securitypriv); + psta = rtw_get_stainfo(pstapriv, get_bssid(pmlmepriv)); + + + if (psta == NULL) + RTW_INFO("%s, : Obtain Sta_info fail\n", __func__); + else { + /* string command length of "GTK_REKEY_OFFLOAD" */ + cmd_ptr += 18; + + _rtw_memcpy(psta->kek, cmd_ptr, RTW_KEK_LEN); + cmd_ptr += RTW_KEK_LEN; + /* + printk("supplicant KEK: "); + for(i=0;ikek[i]); + printk("\n supplicant KCK: "); + */ + _rtw_memcpy(psta->kck, cmd_ptr, RTW_KCK_LEN); + cmd_ptr += RTW_KCK_LEN; + /* + for(i=0;ikck[i]); + */ + _rtw_memcpy(psta->replay_ctr, cmd_ptr, RTW_REPLAY_CTR_LEN); + psecuritypriv->binstallKCK_KEK = _TRUE; + + /* printk("\nREPLAY_CTR: "); */ + /* for(i=0;ireplay_ctr[i]); */ + } + + return _SUCCESS; +} +#endif /* CONFIG_GTK_OL */ + +#ifdef CONFIG_RTW_MESH_AEK +static int rtw_android_set_aek(struct net_device *ndev, char *command, int total_len) +{ +#define SET_AEK_DATA_LEN (ETH_ALEN + 32) + + _adapter *adapter = (_adapter *)rtw_netdev_priv(ndev); + u8 *addr; + u8 *aek; + int err = 0; + + if (total_len - strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_SET_AEK]) - 1 != SET_AEK_DATA_LEN) { + err = -EINVAL; + goto exit; + } + + addr = command + strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_SET_AEK]) + 1; + aek = addr + ETH_ALEN; + + RTW_PRINT(FUNC_NDEV_FMT" addr="MAC_FMT"\n" + , FUNC_NDEV_ARG(ndev), MAC_ARG(addr)); + if (0) + RTW_PRINT(FUNC_NDEV_FMT" aek="KEY_FMT KEY_FMT"\n" + , FUNC_NDEV_ARG(ndev), KEY_ARG(aek), KEY_ARG(aek + 16)); + + if (rtw_mesh_plink_set_aek(adapter, addr, aek) != _SUCCESS) + err = -ENOENT; + +exit: + return err; +} +#endif /* CONFIG_RTW_MESH_AEK */ + +int rtw_android_priv_cmd(struct net_device *net, struct ifreq *ifr, int cmd) +{ + #define PRIVATE_COMMAND_MAX_LEN 8192 + int ret = 0; + char *command = NULL; + int cmd_num; + int bytes_written = 0; +#ifdef CONFIG_PNO_SUPPORT + uint cmdlen = 0; + uint pno_enable = 0; +#endif + android_wifi_priv_cmd priv_cmd; + _adapter *padapter = (_adapter *) rtw_netdev_priv(net); +#ifdef CONFIG_WFD + struct wifi_display_info *pwfd_info; +#endif + + rtw_lock_suspend(); + + if (!ifr->ifr_data) { + ret = -EINVAL; + goto exit; + } + if (padapter->registrypriv.mp_mode == 1) { + ret = -EINVAL; + goto exit; + } +#ifdef CONFIG_COMPAT +#if (KERNEL_VERSION(4, 6, 0) > LINUX_VERSION_CODE) + if (is_compat_task()) { +#else + if (in_compat_syscall()) { +#endif + /* User space is 32-bit, use compat ioctl */ + compat_android_wifi_priv_cmd compat_priv_cmd; + + if (copy_from_user(&compat_priv_cmd, ifr->ifr_data, sizeof(compat_android_wifi_priv_cmd))) { + ret = -EFAULT; + goto exit; + } + priv_cmd.buf = compat_ptr(compat_priv_cmd.buf); + priv_cmd.used_len = compat_priv_cmd.used_len; + priv_cmd.total_len = compat_priv_cmd.total_len; + } else +#endif /* CONFIG_COMPAT */ + if (copy_from_user(&priv_cmd, ifr->ifr_data, sizeof(android_wifi_priv_cmd))) { + ret = -EFAULT; + goto exit; + } + if (padapter->registrypriv.mp_mode == 1) { + ret = -EFAULT; + goto exit; + } + /*RTW_INFO("%s priv_cmd.buf=%p priv_cmd.total_len=%d priv_cmd.used_len=%d\n",__func__,priv_cmd.buf,priv_cmd.total_len,priv_cmd.used_len);*/ + if (priv_cmd.total_len > PRIVATE_COMMAND_MAX_LEN || priv_cmd.total_len < 0) { + RTW_WARN("%s: invalid private command (%d)\n", __FUNCTION__, + priv_cmd.total_len); + ret = -EFAULT; + goto exit; + } + + command = rtw_zmalloc(priv_cmd.total_len+1); + if (!command) { + RTW_INFO("%s: failed to allocate memory\n", __FUNCTION__); + ret = -ENOMEM; + goto exit; + } + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 0, 0)) + if (!access_ok(priv_cmd.buf, priv_cmd.total_len)) { + #else + if (!access_ok(VERIFY_READ, priv_cmd.buf, priv_cmd.total_len)) { + #endif + RTW_INFO("%s: failed to access memory\n", __FUNCTION__); + ret = -EFAULT; + goto exit; + } + if (copy_from_user(command, (void *)priv_cmd.buf, priv_cmd.total_len)) { + ret = -EFAULT; + goto exit; + } + command[priv_cmd.total_len] = '\0'; + RTW_INFO("%s: Android private cmd \"%s\" on %s\n" + , __FUNCTION__, command, ifr->ifr_name); + + cmd_num = rtw_android_cmdstr_to_num(command); + + switch (cmd_num) { + case ANDROID_WIFI_CMD_START: + /* bytes_written = wl_android_wifi_on(net); */ + goto response; + case ANDROID_WIFI_CMD_SETFWPATH: + goto response; + } + + if (!g_wifi_on) { + RTW_INFO("%s: Ignore private cmd \"%s\" - iface %s is down\n" + , __FUNCTION__, command, ifr->ifr_name); + ret = 0; + goto exit; + } + + if (!hal_chk_wl_func(padapter, WL_FUNC_MIRACAST)) { + switch (cmd_num) { + case ANDROID_WIFI_CMD_WFD_ENABLE: + case ANDROID_WIFI_CMD_WFD_DISABLE: + case ANDROID_WIFI_CMD_WFD_SET_TCPPORT: + case ANDROID_WIFI_CMD_WFD_SET_MAX_TPUT: + case ANDROID_WIFI_CMD_WFD_SET_DEVTYPE: + goto response; + } + } + + switch (cmd_num) { + + case ANDROID_WIFI_CMD_STOP: + /* bytes_written = wl_android_wifi_off(net); */ + break; + + case ANDROID_WIFI_CMD_SCAN_ACTIVE: + /* rtw_set_scan_mode((_adapter *)rtw_netdev_priv(net), SCAN_ACTIVE); */ +#ifdef CONFIG_PLATFORM_MSTAR +#ifdef CONFIG_IOCTL_CFG80211 + adapter_wdev_data((_adapter *)rtw_netdev_priv(net))->bandroid_scan = _TRUE; +#endif /* CONFIG_IOCTL_CFG80211 */ +#endif /* CONFIG_PLATFORM_MSTAR */ + break; + case ANDROID_WIFI_CMD_SCAN_PASSIVE: + /* rtw_set_scan_mode((_adapter *)rtw_netdev_priv(net), SCAN_PASSIVE); */ + break; + + case ANDROID_WIFI_CMD_RSSI: + bytes_written = rtw_android_get_rssi(net, command, priv_cmd.total_len); + break; + case ANDROID_WIFI_CMD_LINKSPEED: + bytes_written = rtw_android_get_link_speed(net, command, priv_cmd.total_len); + break; + + case ANDROID_WIFI_CMD_MACADDR: + bytes_written = rtw_android_get_macaddr(net, command, priv_cmd.total_len); + break; + + case ANDROID_WIFI_CMD_BLOCK_SCAN: + bytes_written = rtw_android_set_block_scan(net, command, priv_cmd.total_len); + break; + + case ANDROID_WIFI_CMD_BLOCK: + bytes_written = rtw_android_set_block(net, command, priv_cmd.total_len); + break; + + case ANDROID_WIFI_CMD_RXFILTER_START: + /* bytes_written = net_os_set_packet_filter(net, 1); */ + break; + case ANDROID_WIFI_CMD_RXFILTER_STOP: + /* bytes_written = net_os_set_packet_filter(net, 0); */ + break; + case ANDROID_WIFI_CMD_RXFILTER_ADD: + /* int filter_num = *(command + strlen(CMD_RXFILTER_ADD) + 1) - '0'; */ + /* bytes_written = net_os_rxfilter_add_remove(net, TRUE, filter_num); */ + break; + case ANDROID_WIFI_CMD_RXFILTER_REMOVE: + /* int filter_num = *(command + strlen(CMD_RXFILTER_REMOVE) + 1) - '0'; */ + /* bytes_written = net_os_rxfilter_add_remove(net, FALSE, filter_num); */ + break; + + case ANDROID_WIFI_CMD_BTCOEXSCAN_START: + /* TBD: BTCOEXSCAN-START */ + break; + case ANDROID_WIFI_CMD_BTCOEXSCAN_STOP: + /* TBD: BTCOEXSCAN-STOP */ + break; + case ANDROID_WIFI_CMD_BTCOEXMODE: +#if 0 + uint mode = *(command + strlen(CMD_BTCOEXMODE) + 1) - '0'; + if (mode == 1) + net_os_set_packet_filter(net, 0); /* DHCP starts */ + else + net_os_set_packet_filter(net, 1); /* DHCP ends */ +#ifdef WL_CFG80211 + bytes_written = wl_cfg80211_set_btcoex_dhcp(net, command); +#endif +#endif + break; + + case ANDROID_WIFI_CMD_SETSUSPENDMODE: + break; + + case ANDROID_WIFI_CMD_SETSUSPENDOPT: + /* bytes_written = wl_android_set_suspendopt(net, command, priv_cmd.total_len); */ + break; + + case ANDROID_WIFI_CMD_SETBAND: + bytes_written = rtw_android_setband(net, command, priv_cmd.total_len); + break; + + case ANDROID_WIFI_CMD_GETBAND: + bytes_written = rtw_android_getband(net, command, priv_cmd.total_len); + break; + + case ANDROID_WIFI_CMD_COUNTRY: + bytes_written = rtw_android_set_country(net, command, priv_cmd.total_len); + break; + +#ifdef CONFIG_PNO_SUPPORT + case ANDROID_WIFI_CMD_PNOSSIDCLR_SET: + /* bytes_written = dhd_dev_pno_reset(net); */ + break; + case ANDROID_WIFI_CMD_PNOSETUP_SET: + bytes_written = rtw_android_pno_setup(net, command, priv_cmd.total_len); + break; + case ANDROID_WIFI_CMD_PNOENABLE_SET: + cmdlen = strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_PNOENABLE_SET]); + pno_enable = *(command + cmdlen + 1) - '0'; + bytes_written = rtw_android_pno_enable(net, pno_enable); + break; +#endif + + case ANDROID_WIFI_CMD_P2P_DEV_ADDR: + bytes_written = rtw_android_get_p2p_dev_addr(net, command, priv_cmd.total_len); + break; + case ANDROID_WIFI_CMD_P2P_SET_NOA: + /* int skip = strlen(CMD_P2P_SET_NOA) + 1; */ + /* bytes_written = wl_cfg80211_set_p2p_noa(net, command + skip, priv_cmd.total_len - skip); */ + break; + case ANDROID_WIFI_CMD_P2P_GET_NOA: + /* bytes_written = wl_cfg80211_get_p2p_noa(net, command, priv_cmd.total_len); */ + break; + case ANDROID_WIFI_CMD_P2P_SET_PS: + /* int skip = strlen(CMD_P2P_SET_PS) + 1; */ + /* bytes_written = wl_cfg80211_set_p2p_ps(net, command + skip, priv_cmd.total_len - skip); */ + break; + +#ifdef CONFIG_IOCTL_CFG80211 + #ifdef CONFIG_AP_MODE + case ANDROID_WIFI_CMD_SET_AP_WPS_P2P_IE: { + int skip = strlen(android_wifi_cmd_str[ANDROID_WIFI_CMD_SET_AP_WPS_P2P_IE]) + 3; + bytes_written = rtw_cfg80211_set_mgnt_wpsp2pie(net, command + skip, priv_cmd.total_len - skip, *(command + skip - 2) - '0'); + adapter_to_dvobj(padapter)->wpas_type = RTW_WPAS_ANDROID; + break; + } + #endif +#endif /* CONFIG_IOCTL_CFG80211 */ + +#ifdef CONFIG_WFD + + case ANDROID_WIFI_CMD_MIRACAST: + bytes_written = rtw_android_set_miracast_mode(net, command, priv_cmd.total_len); + break; + + case ANDROID_WIFI_CMD_WFD_ENABLE: { + /* Commented by Albert 2012/07/24 */ + /* We can enable the WFD function by using the following command: */ + /* wpa_cli driver wfd-enable */ + + if (padapter->wdinfo.driver_interface == DRIVER_CFG80211) + rtw_wfd_enable(padapter, 1); + break; + } + + case ANDROID_WIFI_CMD_WFD_DISABLE: { + /* Commented by Albert 2012/07/24 */ + /* We can disable the WFD function by using the following command: */ + /* wpa_cli driver wfd-disable */ + + if (padapter->wdinfo.driver_interface == DRIVER_CFG80211) + rtw_wfd_enable(padapter, 0); + break; + } + case ANDROID_WIFI_CMD_WFD_SET_TCPPORT: { + /* Commented by Albert 2012/07/24 */ + /* We can set the tcp port number by using the following command: */ + /* wpa_cli driver wfd-set-tcpport = 554 */ + + if (padapter->wdinfo.driver_interface == DRIVER_CFG80211) + rtw_wfd_set_ctrl_port(padapter, (u16)get_int_from_command(command)); + break; + } + case ANDROID_WIFI_CMD_WFD_SET_MAX_TPUT: { + break; + } + case ANDROID_WIFI_CMD_WFD_SET_DEVTYPE: { + /* Commented by Albert 2012/08/28 */ + /* Specify the WFD device type ( WFD source/primary sink ) */ + + pwfd_info = &padapter->wfd_info; + if (padapter->wdinfo.driver_interface == DRIVER_CFG80211) { + pwfd_info->wfd_device_type = (u8) get_int_from_command(command); + pwfd_info->wfd_device_type &= WFD_DEVINFO_DUAL; + } + break; + } +#endif + case ANDROID_WIFI_CMD_CHANGE_DTIM: { +#ifdef CONFIG_LPS + u8 dtim; + u8 *ptr = (u8 *) command; + + ptr += 9;/* string command length of "SET_DTIM"; */ + + dtim = rtw_atoi(ptr); + + RTW_INFO("DTIM=%d\n", dtim); + + rtw_lps_change_dtim_cmd(padapter, dtim); +#endif + } + break; + +#if CONFIG_RTW_MACADDR_ACL + case ANDROID_WIFI_CMD_HOSTAPD_SET_MACADDR_ACL: { + rtw_set_macaddr_acl(padapter, RTW_ACL_PERIOD_BSS, get_int_from_command(command)); + break; + } + case ANDROID_WIFI_CMD_HOSTAPD_ACL_ADD_STA: { + u8 addr[ETH_ALEN] = {0x00}; + macstr2num(addr, command + strlen("HOSTAPD_ACL_ADD_STA") + 3); /* 3 is space bar + "=" + space bar these 3 chars */ + rtw_acl_add_sta(padapter, RTW_ACL_PERIOD_BSS, addr); + break; + } + case ANDROID_WIFI_CMD_HOSTAPD_ACL_REMOVE_STA: { + u8 addr[ETH_ALEN] = {0x00}; + macstr2num(addr, command + strlen("HOSTAPD_ACL_REMOVE_STA") + 3); /* 3 is space bar + "=" + space bar these 3 chars */ + rtw_acl_remove_sta(padapter, RTW_ACL_PERIOD_BSS, addr); + break; + } +#endif /* CONFIG_RTW_MACADDR_ACL */ +#if defined(CONFIG_GTK_OL) && (LINUX_VERSION_CODE < KERNEL_VERSION(3, 1, 0)) + case ANDROID_WIFI_CMD_GTK_REKEY_OFFLOAD: + rtw_gtk_offload(net, (u8 *)command); + break; +#endif /* CONFIG_GTK_OL */ + case ANDROID_WIFI_CMD_P2P_DISABLE: { +#ifdef CONFIG_P2P + rtw_p2p_enable(padapter, P2P_ROLE_DISABLE); +#endif /* CONFIG_P2P */ + break; + } + +#ifdef CONFIG_RTW_MESH_AEK + case ANDROID_WIFI_CMD_SET_AEK: + bytes_written = rtw_android_set_aek(net, command, priv_cmd.total_len); + break; +#endif + + case ANDROID_WIFI_CMD_EXT_AUTH_STATUS: { + rtw_set_external_auth_status(padapter, + command + strlen("EXT_AUTH_STATUS "), + priv_cmd.total_len - strlen("EXT_AUTH_STATUS ")); + break; + } + case ANDROID_WIFI_CMD_DRIVERVERSION: { + bytes_written = strlen(DRIVERVERSION); + snprintf(command, bytes_written + 1, DRIVERVERSION); + break; + } + default: + RTW_INFO("Unknown PRIVATE command %s - ignored\n", command); + snprintf(command, 3, "OK"); + bytes_written = strlen("OK"); + } + +response: + if (bytes_written >= 0) { + if ((bytes_written == 0) && (priv_cmd.total_len > 0)) + command[0] = '\0'; + if (bytes_written >= priv_cmd.total_len) { + RTW_INFO("%s: bytes_written = %d\n", __FUNCTION__, bytes_written); + bytes_written = priv_cmd.total_len; + } else + bytes_written++; + priv_cmd.used_len = bytes_written; + if (copy_to_user((void *)priv_cmd.buf, command, bytes_written)) { + RTW_INFO("%s: failed to copy data to user buffer\n", __FUNCTION__); + ret = -EFAULT; + } + } else + ret = bytes_written; + +exit: + rtw_unlock_suspend(); + if (command) + rtw_mfree(command, priv_cmd.total_len + 1); + + return ret; +} + + +/** + * Functions for Android WiFi card detection + */ +#if defined(RTW_ENABLE_WIFI_CONTROL_FUNC) + +static int g_wifidev_registered = 0; +static struct semaphore wifi_control_sem; +static struct wifi_platform_data *wifi_control_data = NULL; +static struct resource *wifi_irqres = NULL; + +static int wifi_add_dev(void); +static void wifi_del_dev(void); + +int rtw_android_wifictrl_func_add(void) +{ + int ret = 0; + sema_init(&wifi_control_sem, 0); + + ret = wifi_add_dev(); + if (ret) { + RTW_INFO("%s: platform_driver_register failed\n", __FUNCTION__); + return ret; + } + g_wifidev_registered = 1; + + /* Waiting callback after platform_driver_register is done or exit with error */ + if (down_timeout(&wifi_control_sem, msecs_to_jiffies(1000)) != 0) { + ret = -EINVAL; + RTW_INFO("%s: platform_driver_register timeout\n", __FUNCTION__); + } + + return ret; +} + +void rtw_android_wifictrl_func_del(void) +{ + if (g_wifidev_registered) { + wifi_del_dev(); + g_wifidev_registered = 0; + } +} + +void *wl_android_prealloc(int section, unsigned long size) +{ + void *alloc_ptr = NULL; + if (wifi_control_data && wifi_control_data->mem_prealloc) { + alloc_ptr = wifi_control_data->mem_prealloc(section, size); + if (alloc_ptr) { + RTW_INFO("success alloc section %d\n", section); + if (size != 0L) + memset(alloc_ptr, 0, size); + return alloc_ptr; + } + } + + RTW_INFO("can't alloc section %d\n", section); + return NULL; +} + +int wifi_get_irq_number(unsigned long *irq_flags_ptr) +{ + if (wifi_irqres) { + *irq_flags_ptr = wifi_irqres->flags & IRQF_TRIGGER_MASK; + return (int)wifi_irqres->start; + } +#ifdef CUSTOM_OOB_GPIO_NUM + return CUSTOM_OOB_GPIO_NUM; +#else + return -1; +#endif +} + +int wifi_set_power(int on, unsigned long msec) +{ + RTW_INFO("%s = %d\n", __FUNCTION__, on); + if (wifi_control_data && wifi_control_data->set_power) + wifi_control_data->set_power(on); + if (msec) + msleep(msec); + return 0; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) +int wifi_get_mac_addr(unsigned char *buf) +{ + RTW_INFO("%s\n", __FUNCTION__); + if (!buf) + return -EINVAL; + if (wifi_control_data && wifi_control_data->get_mac_addr) + return wifi_control_data->get_mac_addr(buf); + return -EOPNOTSUPP; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) */ + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39)) || defined(COMPAT_KERNEL_RELEASE) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 18, 0)) +void *wifi_get_country_code(char *ccode, u32 flags) +#else /* Linux kernel < 3.18 */ +void *wifi_get_country_code(char *ccode) +#endif /* Linux kernel < 3.18 */ +{ + RTW_INFO("%s\n", __FUNCTION__); + if (!ccode) + return NULL; + if (wifi_control_data && wifi_control_data->get_country_code) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 18, 0)) + return wifi_control_data->get_country_code(ccode, flags); +#else /* Linux kernel < 3.18 */ + return wifi_control_data->get_country_code(ccode); +#endif /* Linux kernel < 3.18 */ + return NULL; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39)) */ + +static int wifi_set_carddetect(int on) +{ + RTW_INFO("%s = %d\n", __FUNCTION__, on); + if (wifi_control_data && wifi_control_data->set_carddetect) + wifi_control_data->set_carddetect(on); + return 0; +} + +static int wifi_probe(struct platform_device *pdev) +{ + struct wifi_platform_data *wifi_ctrl = + (struct wifi_platform_data *)(pdev->dev.platform_data); + int wifi_wake_gpio = 0; + + RTW_INFO("## %s\n", __FUNCTION__); + wifi_irqres = platform_get_resource_byname(pdev, IORESOURCE_IRQ, "bcmdhd_wlan_irq"); + + if (wifi_irqres == NULL) + wifi_irqres = platform_get_resource_byname(pdev, + IORESOURCE_IRQ, "bcm4329_wlan_irq"); + else + wifi_wake_gpio = wifi_irqres->start; + +#ifdef CONFIG_GPIO_WAKEUP + RTW_INFO("%s: gpio:%d wifi_wake_gpio:%d\n", __func__, + (int)wifi_irqres->start, wifi_wake_gpio); + + if (wifi_wake_gpio > 0) { +#ifdef CONFIG_PLATFORM_INTEL_BYT + wifi_configure_gpio(); +#else /* CONFIG_PLATFORM_INTEL_BYT */ + gpio_request(wifi_wake_gpio, "oob_irq"); + gpio_direction_input(wifi_wake_gpio); + oob_irq = gpio_to_irq(wifi_wake_gpio); +#endif /* CONFIG_PLATFORM_INTEL_BYT */ + RTW_INFO("%s oob_irq:%d\n", __func__, oob_irq); + } else if (wifi_irqres) { + oob_irq = wifi_irqres->start; + RTW_INFO("%s oob_irq:%d\n", __func__, oob_irq); + } +#endif + wifi_control_data = wifi_ctrl; + + wifi_set_power(1, 0); /* Power On */ + wifi_set_carddetect(1); /* CardDetect (0->1) */ + + up(&wifi_control_sem); + return 0; +} + +#ifdef RTW_SUPPORT_PLATFORM_SHUTDOWN +extern PADAPTER g_test_adapter; + +static void shutdown_card(void) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(g_test_adapter); + u32 addr; + u8 tmp8, cnt = 0; + + if (NULL == g_test_adapter) { + RTW_INFO("%s: padapter==NULL\n", __FUNCTION__); + return; + } + +#ifdef CONFIG_FWLPS_IN_IPS + LeaveAllPowerSaveMode(g_test_adapter); +#endif /* CONFIG_FWLPS_IN_IPS */ + +#ifdef CONFIG_WOWLAN +#ifdef CONFIG_GPIO_WAKEUP + /*default wake up pin change to BT*/ + RTW_INFO("%s:default wake up pin change to BT\n", __FUNCTION__); + rtw_hal_switch_gpio_wl_ctrl(g_test_adapter, pwrpriv->wowlan_gpio_index, _FALSE); +#endif /* CONFIG_GPIO_WAKEUP */ +#endif /* CONFIG_WOWLAN */ + + /* Leave SDIO HCI Suspend */ + addr = 0x10250086; + rtw_write8(g_test_adapter, addr, 0); + do { + tmp8 = rtw_read8(g_test_adapter, addr); + cnt++; + RTW_INFO(FUNC_ADPT_FMT ": polling SDIO_HSUS_CTRL(0x%x)=0x%x, cnt=%d\n", + FUNC_ADPT_ARG(g_test_adapter), addr, tmp8, cnt); + + if (tmp8 & BIT(1)) + break; + + if (cnt >= 100) { + RTW_INFO(FUNC_ADPT_FMT ": polling 0x%x[1]==1 FAIL!!\n", + FUNC_ADPT_ARG(g_test_adapter), addr); + break; + } + + rtw_mdelay_os(10); + } while (1); + + /* unlock register I/O */ + rtw_write8(g_test_adapter, 0x1C, 0); + + /* enable power down function */ + /* 0x04[4] = 1 */ + /* 0x05[7] = 1 */ + addr = 0x04; + tmp8 = rtw_read8(g_test_adapter, addr); + tmp8 |= BIT(4); + rtw_write8(g_test_adapter, addr, tmp8); + RTW_INFO(FUNC_ADPT_FMT ": read after write 0x%x=0x%x\n", + FUNC_ADPT_ARG(g_test_adapter), addr, rtw_read8(g_test_adapter, addr)); + + addr = 0x05; + tmp8 = rtw_read8(g_test_adapter, addr); + tmp8 |= BIT(7); + rtw_write8(g_test_adapter, addr, tmp8); + RTW_INFO(FUNC_ADPT_FMT ": read after write 0x%x=0x%x\n", + FUNC_ADPT_ARG(g_test_adapter), addr, rtw_read8(g_test_adapter, addr)); + + /* lock register page0 0x0~0xB read/write */ + rtw_write8(g_test_adapter, 0x1C, 0x0E); + + rtw_set_surprise_removed(g_test_adapter); + RTW_INFO(FUNC_ADPT_FMT ": bSurpriseRemoved=%s\n", + FUNC_ADPT_ARG(g_test_adapter), rtw_is_surprise_removed(g_test_adapter) ? "True" : "False"); +} +#endif /* RTW_SUPPORT_PLATFORM_SHUTDOWN */ + +static int wifi_remove(struct platform_device *pdev) +{ + struct wifi_platform_data *wifi_ctrl = + (struct wifi_platform_data *)(pdev->dev.platform_data); + + RTW_INFO("## %s\n", __FUNCTION__); + wifi_control_data = wifi_ctrl; + + wifi_set_power(0, 0); /* Power Off */ + wifi_set_carddetect(0); /* CardDetect (1->0) */ + + up(&wifi_control_sem); + return 0; +} + +#ifdef RTW_SUPPORT_PLATFORM_SHUTDOWN +static void wifi_shutdown(struct platform_device *pdev) +{ + struct wifi_platform_data *wifi_ctrl = + (struct wifi_platform_data *)(pdev->dev.platform_data); + + + RTW_INFO("## %s\n", __FUNCTION__); + + wifi_control_data = wifi_ctrl; + + shutdown_card(); + wifi_set_power(0, 0); /* Power Off */ + wifi_set_carddetect(0); /* CardDetect (1->0) */ +} +#endif /* RTW_SUPPORT_PLATFORM_SHUTDOWN */ + +static int wifi_suspend(struct platform_device *pdev, pm_message_t state) +{ + RTW_INFO("##> %s\n", __FUNCTION__); +#if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 39)) && defined(OOB_INTR_ONLY) + bcmsdh_oob_intr_set(0); +#endif + return 0; +} + +static int wifi_resume(struct platform_device *pdev) +{ + RTW_INFO("##> %s\n", __FUNCTION__); +#if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 39)) && defined(OOB_INTR_ONLY) + if (dhd_os_check_if_up(bcmsdh_get_drvdata())) + bcmsdh_oob_intr_set(1); +#endif + return 0; +} + +/* temporarily use these two */ +static struct platform_driver wifi_device = { + .probe = wifi_probe, + .remove = wifi_remove, + .suspend = wifi_suspend, + .resume = wifi_resume, +#ifdef RTW_SUPPORT_PLATFORM_SHUTDOWN + .shutdown = wifi_shutdown, +#endif /* RTW_SUPPORT_PLATFORM_SHUTDOWN */ + .driver = { + .name = "bcmdhd_wlan", + } +}; + +static struct platform_driver wifi_device_legacy = { + .probe = wifi_probe, + .remove = wifi_remove, + .suspend = wifi_suspend, + .resume = wifi_resume, + .driver = { + .name = "bcm4329_wlan", + } +}; + +static int wifi_add_dev(void) +{ + RTW_INFO("## Calling platform_driver_register\n"); + platform_driver_register(&wifi_device); + platform_driver_register(&wifi_device_legacy); + return 0; +} + +static void wifi_del_dev(void) +{ + RTW_INFO("## Unregister platform_driver_register\n"); + platform_driver_unregister(&wifi_device); + platform_driver_unregister(&wifi_device_legacy); +} +#endif /* defined(RTW_ENABLE_WIFI_CONTROL_FUNC) */ + +#ifdef CONFIG_GPIO_WAKEUP +#ifdef CONFIG_PLATFORM_INTEL_BYT +int wifi_configure_gpio(void) +{ + if (gpio_request(oob_gpio, "oob_irq")) { + RTW_INFO("## %s Cannot request GPIO\n", __FUNCTION__); + return -1; + } + gpio_export(oob_gpio, 0); + if (gpio_direction_input(oob_gpio)) { + RTW_INFO("## %s Cannot set GPIO direction input\n", __FUNCTION__); + return -1; + } + oob_irq = gpio_to_irq(oob_gpio); + if (oob_irq < 0) { + RTW_INFO("## %s Cannot convert GPIO to IRQ\n", __FUNCTION__); + return -1; + } + + RTW_INFO("## %s OOB_IRQ=%d\n", __FUNCTION__, oob_irq); + + return 0; +} +#endif /* CONFIG_PLATFORM_INTEL_BYT */ +void wifi_free_gpio(unsigned int gpio) +{ +#ifdef CONFIG_PLATFORM_INTEL_BYT + if (gpio) + gpio_free(gpio); +#endif /* CONFIG_PLATFORM_INTEL_BYT */ +} +#endif /* CONFIG_GPIO_WAKEUP */ diff --git a/os_dep/linux/rtw_cfgvendor.c b/os_dep/linux/rtw_cfgvendor.c new file mode 100644 index 0000000..4e8990e --- /dev/null +++ b/os_dep/linux/rtw_cfgvendor.c @@ -0,0 +1,2155 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include + +#ifdef CONFIG_IOCTL_CFG80211 + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) || defined(RTW_VENDOR_EXT_SUPPORT) + +/* +#include +#include +#include + +#include +#include +#include +#include +#include +#include +#include +#include +#include +*/ + +#include + +#ifndef MIN +#define MIN(x,y) (((x) < (y)) ? (x) : (y)) +#endif + +#ifdef DBG_MEM_ALLOC +extern bool match_mstat_sniff_rules(const enum mstat_f flags, const size_t size); +struct sk_buff *dbg_rtw_cfg80211_vendor_event_alloc(struct wiphy *wiphy, struct wireless_dev *wdev, int len, int event_id, gfp_t gfp + , const enum mstat_f flags, const char *func, const int line) +{ + struct sk_buff *skb; + unsigned int truesize = 0; + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0)) + skb = cfg80211_vendor_event_alloc(wiphy, len, event_id, gfp); +#else + skb = cfg80211_vendor_event_alloc(wiphy, wdev, len, event_id, gfp); +#endif + + if (skb) + truesize = skb->truesize; + + if (!skb || truesize < len || match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d), skb:%p, truesize=%u\n", func, line, __FUNCTION__, len, skb, truesize); + + rtw_mstat_update( + flags + , skb ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , truesize + ); + + return skb; +} + +void dbg_rtw_cfg80211_vendor_event(struct sk_buff *skb, gfp_t gfp + , const enum mstat_f flags, const char *func, const int line) +{ + unsigned int truesize = skb->truesize; + + if (match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s, truesize=%u\n", func, line, __FUNCTION__, truesize); + + cfg80211_vendor_event(skb, gfp); + + rtw_mstat_update( + flags + , MSTAT_FREE + , truesize + ); +} + +struct sk_buff *dbg_rtw_cfg80211_vendor_cmd_alloc_reply_skb(struct wiphy *wiphy, int len + , const enum mstat_f flags, const char *func, const int line) +{ + struct sk_buff *skb; + unsigned int truesize = 0; + + skb = cfg80211_vendor_cmd_alloc_reply_skb(wiphy, len); + + if (skb) + truesize = skb->truesize; + + if (!skb || truesize < len || match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d), skb:%p, truesize=%u\n", func, line, __FUNCTION__, len, skb, truesize); + + rtw_mstat_update( + flags + , skb ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , truesize + ); + + return skb; +} + +int dbg_rtw_cfg80211_vendor_cmd_reply(struct sk_buff *skb + , const enum mstat_f flags, const char *func, const int line) +{ + unsigned int truesize = skb->truesize; + int ret; + + if (match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s, truesize=%u\n", func, line, __FUNCTION__, truesize); + + ret = cfg80211_vendor_cmd_reply(skb); + + rtw_mstat_update( + flags + , MSTAT_FREE + , truesize + ); + + return ret; +} + +#define rtw_cfg80211_vendor_event_alloc(wiphy, wdev, len, event_id, gfp) \ + dbg_rtw_cfg80211_vendor_event_alloc(wiphy, wdev, len, event_id, gfp, MSTAT_FUNC_CFG_VENDOR | MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) + +#define rtw_cfg80211_vendor_event(skb, gfp) \ + dbg_rtw_cfg80211_vendor_event(skb, gfp, MSTAT_FUNC_CFG_VENDOR | MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) + +#define rtw_cfg80211_vendor_cmd_alloc_reply_skb(wiphy, len) \ + dbg_rtw_cfg80211_vendor_cmd_alloc_reply_skb(wiphy, len, MSTAT_FUNC_CFG_VENDOR | MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) + +#define rtw_cfg80211_vendor_cmd_reply(skb) \ + dbg_rtw_cfg80211_vendor_cmd_reply(skb, MSTAT_FUNC_CFG_VENDOR | MSTAT_TYPE_SKB, __FUNCTION__, __LINE__) +#else + +struct sk_buff *rtw_cfg80211_vendor_event_alloc( + struct wiphy *wiphy, struct wireless_dev *wdev, int len, int event_id, gfp_t gfp) +{ + struct sk_buff *skb; + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0)) + skb = cfg80211_vendor_event_alloc(wiphy, len, event_id, gfp); +#else + skb = cfg80211_vendor_event_alloc(wiphy, wdev, len, event_id, gfp); +#endif + return skb; +} + +#define rtw_cfg80211_vendor_event(skb, gfp) \ + cfg80211_vendor_event(skb, gfp) + +#define rtw_cfg80211_vendor_cmd_alloc_reply_skb(wiphy, len) \ + cfg80211_vendor_cmd_alloc_reply_skb(wiphy, len) + +#define rtw_cfg80211_vendor_cmd_reply(skb) \ + cfg80211_vendor_cmd_reply(skb) +#endif /* DBG_MEM_ALLOC */ + +/* + * This API is to be used for asynchronous vendor events. This + * shouldn't be used in response to a vendor command from its + * do_it handler context (instead rtw_cfgvendor_send_cmd_reply should + * be used). + */ +int rtw_cfgvendor_send_async_event(struct wiphy *wiphy, + struct net_device *dev, int event_id, const void *data, int len) +{ + gfp_t kflags; + struct sk_buff *skb; + + kflags = in_atomic() ? GFP_ATOMIC : GFP_KERNEL; + + /* Alloc the SKB for vendor_event */ + skb = rtw_cfg80211_vendor_event_alloc(wiphy, ndev_to_wdev(dev), len, event_id, kflags); + if (!skb) { + RTW_ERR(FUNC_NDEV_FMT" skb alloc failed", FUNC_NDEV_ARG(dev)); + return -ENOMEM; + } + + /* Push the data to the skb */ + nla_put_nohdr(skb, len, data); + + rtw_cfg80211_vendor_event(skb, kflags); + + return 0; +} + +static int rtw_cfgvendor_send_cmd_reply(struct wiphy *wiphy, + struct net_device *dev, const void *data, int len) +{ + struct sk_buff *skb; + + /* Alloc the SKB for vendor_event */ + skb = rtw_cfg80211_vendor_cmd_alloc_reply_skb(wiphy, len); + if (unlikely(!skb)) { + RTW_ERR(FUNC_NDEV_FMT" skb alloc failed", FUNC_NDEV_ARG(dev)); + return -ENOMEM; + } + + /* Push the data to the skb */ + nla_put_nohdr(skb, len, data); + + return rtw_cfg80211_vendor_cmd_reply(skb); +} + +/* Feature enums */ +#define WIFI_FEATURE_INFRA 0x0001 // Basic infrastructure mode +#define WIFI_FEATURE_INFRA_5G 0x0002 // Support for 5 GHz Band +#define WIFI_FEATURE_HOTSPOT 0x0004 // Support for GAS/ANQP +#define WIFI_FEATURE_P2P 0x0008 // Wifi-Direct +#define WIFI_FEATURE_SOFT_AP 0x0010 // Soft AP +#define WIFI_FEATURE_GSCAN 0x0020 // Google-Scan APIs +#define WIFI_FEATURE_NAN 0x0040 // Neighbor Awareness Networking +#define WIFI_FEATURE_D2D_RTT 0x0080 // Device-to-device RTT +#define WIFI_FEATURE_D2AP_RTT 0x0100 // Device-to-AP RTT +#define WIFI_FEATURE_BATCH_SCAN 0x0200 // Batched Scan (legacy) +#define WIFI_FEATURE_PNO 0x0400 // Preferred network offload +#define WIFI_FEATURE_ADDITIONAL_STA 0x0800 // Support for two STAs +#define WIFI_FEATURE_TDLS 0x1000 // Tunnel directed link setup +#define WIFI_FEATURE_TDLS_OFFCHANNEL 0x2000 // Support for TDLS off channel +#define WIFI_FEATURE_EPR 0x4000 // Enhanced power reporting +#define WIFI_FEATURE_AP_STA 0x8000 // Support for AP STA Concurrency +#define WIFI_FEATURE_LINK_LAYER_STATS 0x10000 // Link layer stats collection +#define WIFI_FEATURE_LOGGER 0x20000 // WiFi Logger +#define WIFI_FEATURE_HAL_EPNO 0x40000 // WiFi PNO enhanced +#define WIFI_FEATURE_RSSI_MONITOR 0x80000 // RSSI Monitor +#define WIFI_FEATURE_MKEEP_ALIVE 0x100000 // WiFi mkeep_alive +#define WIFI_FEATURE_CONFIG_NDO 0x200000 // ND offload configure +#define WIFI_FEATURE_TX_TRANSMIT_POWER 0x400000 // Capture Tx transmit power levels +#define WIFI_FEATURE_CONTROL_ROAMING 0x800000 // Enable/Disable firmware roaming +#define WIFI_FEATURE_IE_WHITELIST 0x1000000 // Support Probe IE white listing +#define WIFI_FEATURE_SCAN_RAND 0x2000000 // Support MAC & Probe Sequence Number randomization +#define WIFI_FEATURE_SET_TX_POWER_LIMIT 0x4000000 // Support Tx Power Limit setting +#define WIFI_FEATURE_USE_BODY_HEAD_SAR 0x8000000 // Support Using Body/Head Proximity for SAR +#define WIFI_FEATURE_SET_LATENCY_MODE 0x40000000 // Support Latency mode setting +#define WIFI_FEATURE_P2P_RAND_MAC 0x80000000 // Support Support P2P MAC randomization +// Add more features here + +#define MAX_FEATURE_SET_CONCURRRENT_GROUPS 3 + +#include +int rtw_dev_get_feature_set(struct net_device *dev) +{ + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter); + int feature_set = 0; + + feature_set |= WIFI_FEATURE_INFRA; + +#if CONFIG_IEEE80211_BAND_5GHZ + if (is_supported_5g(adapter_to_regsty(adapter)->wireless_mode)) + feature_set |= WIFI_FEATURE_INFRA_5G; +#endif + + feature_set |= WIFI_FEATURE_P2P; + feature_set |= WIFI_FEATURE_SOFT_AP; + + feature_set |= WIFI_FEATURE_ADDITIONAL_STA; +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS + feature_set |= WIFI_FEATURE_LINK_LAYER_STATS; +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ + +#ifdef CONFIG_RTW_CFGVENDOR_RSSIMONITOR + feature_set |= WIFI_FEATURE_RSSI_MONITOR; +#endif + +#ifdef CONFIG_RTW_CFGVENDOR_WIFI_LOGGER + feature_set |= WIFI_FEATURE_LOGGER; +#endif + +#ifdef CONFIG_RTW_WIFI_HAL + feature_set |= WIFI_FEATURE_CONFIG_NDO; +#if defined(CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI) || defined(CONFIG_RTW_SCAN_RAND) + feature_set |= WIFI_FEATURE_SCAN_RAND; +#endif +#endif + + return feature_set; +} + +int *rtw_dev_get_feature_set_matrix(struct net_device *dev, int *num) +{ + int feature_set_full, mem_needed; + int *ret; + + *num = 0; + mem_needed = sizeof(int) * MAX_FEATURE_SET_CONCURRRENT_GROUPS; + ret = (int *)rtw_malloc(mem_needed); + + if (!ret) { + RTW_ERR(FUNC_NDEV_FMT" failed to allocate %d bytes\n" + , FUNC_NDEV_ARG(dev), mem_needed); + return ret; + } + + feature_set_full = rtw_dev_get_feature_set(dev); + + ret[0] = (feature_set_full & WIFI_FEATURE_INFRA) | + (feature_set_full & WIFI_FEATURE_INFRA_5G) | + (feature_set_full & WIFI_FEATURE_NAN) | + (feature_set_full & WIFI_FEATURE_D2D_RTT) | + (feature_set_full & WIFI_FEATURE_D2AP_RTT) | + (feature_set_full & WIFI_FEATURE_PNO) | + (feature_set_full & WIFI_FEATURE_BATCH_SCAN) | + (feature_set_full & WIFI_FEATURE_GSCAN) | + (feature_set_full & WIFI_FEATURE_HOTSPOT) | + (feature_set_full & WIFI_FEATURE_ADDITIONAL_STA) | + (feature_set_full & WIFI_FEATURE_EPR); + + ret[1] = (feature_set_full & WIFI_FEATURE_INFRA) | + (feature_set_full & WIFI_FEATURE_INFRA_5G) | + /* Not yet verified NAN with P2P */ + /* (feature_set_full & WIFI_FEATURE_NAN) | */ + (feature_set_full & WIFI_FEATURE_P2P) | + (feature_set_full & WIFI_FEATURE_D2AP_RTT) | + (feature_set_full & WIFI_FEATURE_D2D_RTT) | + (feature_set_full & WIFI_FEATURE_EPR); + + ret[2] = (feature_set_full & WIFI_FEATURE_INFRA) | + (feature_set_full & WIFI_FEATURE_INFRA_5G) | + (feature_set_full & WIFI_FEATURE_NAN) | + (feature_set_full & WIFI_FEATURE_D2D_RTT) | + (feature_set_full & WIFI_FEATURE_D2AP_RTT) | + (feature_set_full & WIFI_FEATURE_TDLS) | + (feature_set_full & WIFI_FEATURE_TDLS_OFFCHANNEL) | + (feature_set_full & WIFI_FEATURE_EPR); + *num = MAX_FEATURE_SET_CONCURRRENT_GROUPS; + + return ret; +} + +static int rtw_cfgvendor_get_feature_set(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + int reply; + + reply = rtw_dev_get_feature_set(wdev_to_ndev(wdev)); + + err = rtw_cfgvendor_send_cmd_reply(wiphy, wdev_to_ndev(wdev), &reply, sizeof(int)); + + if (unlikely(err)) + RTW_ERR(FUNC_NDEV_FMT" Vendor Command reply failed ret:%d\n" + , FUNC_NDEV_ARG(wdev_to_ndev(wdev)), err); + + return err; +} + +static int rtw_cfgvendor_get_feature_set_matrix(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + struct sk_buff *skb; + int *reply; + int num, mem_needed, i; + + reply = rtw_dev_get_feature_set_matrix(wdev_to_ndev(wdev), &num); + + if (!reply) { + RTW_ERR(FUNC_NDEV_FMT" Could not get feature list matrix\n" + , FUNC_NDEV_ARG(wdev_to_ndev(wdev))); + err = -EINVAL; + return err; + } + + mem_needed = VENDOR_REPLY_OVERHEAD + (ATTRIBUTE_U32_LEN * num) + + ATTRIBUTE_U32_LEN; + + /* Alloc the SKB for vendor_event */ + skb = rtw_cfg80211_vendor_cmd_alloc_reply_skb(wiphy, mem_needed); + if (unlikely(!skb)) { + RTW_ERR(FUNC_NDEV_FMT" skb alloc failed", FUNC_NDEV_ARG(wdev_to_ndev(wdev))); + err = -ENOMEM; + goto exit; + } + + nla_put_u32(skb, ANDR_WIFI_ATTRIBUTE_NUM_FEATURE_SET, num); + for (i = 0; i < num; i++) + nla_put_u32(skb, ANDR_WIFI_ATTRIBUTE_FEATURE_SET, reply[i]); + + err = rtw_cfg80211_vendor_cmd_reply(skb); + + if (unlikely(err)) + RTW_ERR(FUNC_NDEV_FMT" Vendor Command reply failed ret:%d\n" + , FUNC_NDEV_ARG(wdev_to_ndev(wdev)), err); +exit: + rtw_mfree((u8 *)reply, sizeof(int) * num); + return err; +} + +#if defined(GSCAN_SUPPORT) && 0 +int rtw_cfgvendor_send_hotlist_event(struct wiphy *wiphy, + struct net_device *dev, void *data, int len, rtw_vendor_event_t event) +{ + u16 kflags; + const void *ptr; + struct sk_buff *skb; + int malloc_len, total, iter_cnt_to_send, cnt; + gscan_results_cache_t *cache = (gscan_results_cache_t *)data; + + total = len / sizeof(wifi_gscan_result_t); + while (total > 0) { + malloc_len = (total * sizeof(wifi_gscan_result_t)) + VENDOR_DATA_OVERHEAD; + if (malloc_len > NLMSG_DEFAULT_SIZE) + malloc_len = NLMSG_DEFAULT_SIZE; + iter_cnt_to_send = + (malloc_len - VENDOR_DATA_OVERHEAD) / sizeof(wifi_gscan_result_t); + total = total - iter_cnt_to_send; + + kflags = in_atomic() ? GFP_ATOMIC : GFP_KERNEL; + + /* Alloc the SKB for vendor_event */ + skb = rtw_cfg80211_vendor_event_alloc(wiphy, ndev_to_wdev(dev), malloc_len, event, kflags); + if (!skb) { + WL_ERR(("skb alloc failed")); + return -ENOMEM; + } + + while (cache && iter_cnt_to_send) { + ptr = (const void *) &cache->results[cache->tot_consumed]; + + if (iter_cnt_to_send < (cache->tot_count - cache->tot_consumed)) + cnt = iter_cnt_to_send; + else + cnt = (cache->tot_count - cache->tot_consumed); + + iter_cnt_to_send -= cnt; + cache->tot_consumed += cnt; + /* Push the data to the skb */ + nla_append(skb, cnt * sizeof(wifi_gscan_result_t), ptr); + if (cache->tot_consumed == cache->tot_count) + cache = cache->next; + + } + + rtw_cfg80211_vendor_event(skb, kflags); + } + + return 0; +} + + +static int rtw_cfgvendor_gscan_get_capabilities(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + dhd_pno_gscan_capabilities_t *reply = NULL; + uint32 reply_len = 0; + + + reply = dhd_dev_pno_get_gscan(bcmcfg_to_prmry_ndev(cfg), + DHD_PNO_GET_CAPABILITIES, NULL, &reply_len); + if (!reply) { + WL_ERR(("Could not get capabilities\n")); + err = -EINVAL; + return err; + } + + err = rtw_cfgvendor_send_cmd_reply(wiphy, bcmcfg_to_prmry_ndev(cfg), + reply, reply_len); + + if (unlikely(err)) + WL_ERR(("Vendor Command reply failed ret:%d\n", err)); + + kfree(reply); + return err; +} + +static int rtw_cfgvendor_gscan_get_channel_list(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0, type, band; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + uint16 *reply = NULL; + uint32 reply_len = 0, num_channels, mem_needed; + struct sk_buff *skb; + + type = nla_type(data); + + if (type == GSCAN_ATTRIBUTE_BAND) + band = nla_get_u32(data); + else + return -1; + + reply = dhd_dev_pno_get_gscan(bcmcfg_to_prmry_ndev(cfg), + DHD_PNO_GET_CHANNEL_LIST, &band, &reply_len); + + if (!reply) { + WL_ERR(("Could not get channel list\n")); + err = -EINVAL; + return err; + } + num_channels = reply_len / sizeof(uint32); + mem_needed = reply_len + VENDOR_REPLY_OVERHEAD + (ATTRIBUTE_U32_LEN * 2); + + /* Alloc the SKB for vendor_event */ + skb = rtw_cfg80211_vendor_cmd_alloc_reply_skb(wiphy, mem_needed); + if (unlikely(!skb)) { + WL_ERR(("skb alloc failed")); + err = -ENOMEM; + goto exit; + } + + nla_put_u32(skb, GSCAN_ATTRIBUTE_NUM_CHANNELS, num_channels); + nla_put(skb, GSCAN_ATTRIBUTE_CHANNEL_LIST, reply_len, reply); + + err = rtw_cfg80211_vendor_cmd_reply(skb); + + if (unlikely(err)) + WL_ERR(("Vendor Command reply failed ret:%d\n", err)); +exit: + kfree(reply); + return err; +} + +static int rtw_cfgvendor_gscan_get_batch_results(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + gscan_results_cache_t *results, *iter; + uint32 reply_len, complete = 0, num_results_iter; + int32 mem_needed; + wifi_gscan_result_t *ptr; + uint16 num_scan_ids, num_results; + struct sk_buff *skb; + struct nlattr *scan_hdr; + + dhd_dev_wait_batch_results_complete(bcmcfg_to_prmry_ndev(cfg)); + dhd_dev_pno_lock_access_batch_results(bcmcfg_to_prmry_ndev(cfg)); + results = dhd_dev_pno_get_gscan(bcmcfg_to_prmry_ndev(cfg), + DHD_PNO_GET_BATCH_RESULTS, NULL, &reply_len); + + if (!results) { + WL_ERR(("No results to send %d\n", err)); + err = rtw_cfgvendor_send_cmd_reply(wiphy, bcmcfg_to_prmry_ndev(cfg), + results, 0); + + if (unlikely(err)) + WL_ERR(("Vendor Command reply failed ret:%d\n", err)); + dhd_dev_pno_unlock_access_batch_results(bcmcfg_to_prmry_ndev(cfg)); + return err; + } + num_scan_ids = reply_len & 0xFFFF; + num_results = (reply_len & 0xFFFF0000) >> 16; + mem_needed = (num_results * sizeof(wifi_gscan_result_t)) + + (num_scan_ids * GSCAN_BATCH_RESULT_HDR_LEN) + + VENDOR_REPLY_OVERHEAD + SCAN_RESULTS_COMPLETE_FLAG_LEN; + + if (mem_needed > (int32)NLMSG_DEFAULT_SIZE) { + mem_needed = (int32)NLMSG_DEFAULT_SIZE; + complete = 0; + } else + complete = 1; + + WL_TRACE(("complete %d mem_needed %d max_mem %d\n", complete, mem_needed, + (int)NLMSG_DEFAULT_SIZE)); + /* Alloc the SKB for vendor_event */ + skb = rtw_cfg80211_vendor_cmd_alloc_reply_skb(wiphy, mem_needed); + if (unlikely(!skb)) { + WL_ERR(("skb alloc failed")); + dhd_dev_pno_unlock_access_batch_results(bcmcfg_to_prmry_ndev(cfg)); + return -ENOMEM; + } + iter = results; + + nla_put_u32(skb, GSCAN_ATTRIBUTE_SCAN_RESULTS_COMPLETE, complete); + + mem_needed = mem_needed - (SCAN_RESULTS_COMPLETE_FLAG_LEN + VENDOR_REPLY_OVERHEAD); + + while (iter && ((mem_needed - GSCAN_BATCH_RESULT_HDR_LEN) > 0)) { + scan_hdr = nla_nest_start(skb, GSCAN_ATTRIBUTE_SCAN_RESULTS); + nla_put_u32(skb, GSCAN_ATTRIBUTE_SCAN_ID, iter->scan_id); + nla_put_u8(skb, GSCAN_ATTRIBUTE_SCAN_FLAGS, iter->flag); + num_results_iter = + (mem_needed - GSCAN_BATCH_RESULT_HDR_LEN) / sizeof(wifi_gscan_result_t); + + if ((iter->tot_count - iter->tot_consumed) < num_results_iter) + num_results_iter = iter->tot_count - iter->tot_consumed; + + nla_put_u32(skb, GSCAN_ATTRIBUTE_NUM_OF_RESULTS, num_results_iter); + if (num_results_iter) { + ptr = &iter->results[iter->tot_consumed]; + iter->tot_consumed += num_results_iter; + nla_put(skb, GSCAN_ATTRIBUTE_SCAN_RESULTS, + num_results_iter * sizeof(wifi_gscan_result_t), ptr); + } + nla_nest_end(skb, scan_hdr); + mem_needed -= GSCAN_BATCH_RESULT_HDR_LEN + + (num_results_iter * sizeof(wifi_gscan_result_t)); + iter = iter->next; + } + + dhd_dev_gscan_batch_cache_cleanup(bcmcfg_to_prmry_ndev(cfg)); + dhd_dev_pno_unlock_access_batch_results(bcmcfg_to_prmry_ndev(cfg)); + + return rtw_cfg80211_vendor_cmd_reply(skb); +} + +static int rtw_cfgvendor_initiate_gscan(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + int type, tmp = len; + int run = 0xFF; + int flush = 0; + const struct nlattr *iter; + + nla_for_each_attr(iter, data, len, tmp) { + type = nla_type(iter); + if (type == GSCAN_ATTRIBUTE_ENABLE_FEATURE) + run = nla_get_u32(iter); + else if (type == GSCAN_ATTRIBUTE_FLUSH_FEATURE) + flush = nla_get_u32(iter); + } + + if (run != 0xFF) { + err = dhd_dev_pno_run_gscan(bcmcfg_to_prmry_ndev(cfg), run, flush); + + if (unlikely(err)) + WL_ERR(("Could not run gscan:%d\n", err)); + return err; + } else + return -1; + + +} + +static int rtw_cfgvendor_enable_full_scan_result(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + int type; + bool real_time = FALSE; + + type = nla_type(data); + + if (type == GSCAN_ATTRIBUTE_ENABLE_FULL_SCAN_RESULTS) { + real_time = nla_get_u32(data); + + err = dhd_dev_pno_enable_full_scan_result(bcmcfg_to_prmry_ndev(cfg), real_time); + + if (unlikely(err)) + WL_ERR(("Could not run gscan:%d\n", err)); + + } else + err = -1; + + return err; +} + +static int rtw_cfgvendor_set_scan_cfg(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + gscan_scan_params_t *scan_param; + int j = 0; + int type, tmp, tmp1, tmp2, k = 0; + const struct nlattr *iter, *iter1, *iter2; + struct dhd_pno_gscan_channel_bucket *ch_bucket; + + scan_param = kzalloc(sizeof(gscan_scan_params_t), GFP_KERNEL); + if (!scan_param) { + WL_ERR(("Could not set GSCAN scan cfg, mem alloc failure\n")); + err = -EINVAL; + return err; + + } + + scan_param->scan_fr = PNO_SCAN_MIN_FW_SEC; + nla_for_each_attr(iter, data, len, tmp) { + type = nla_type(iter); + + if (j >= GSCAN_MAX_CH_BUCKETS) + break; + + switch (type) { + case GSCAN_ATTRIBUTE_BASE_PERIOD: + scan_param->scan_fr = nla_get_u32(iter) / 1000; + break; + case GSCAN_ATTRIBUTE_NUM_BUCKETS: + scan_param->nchannel_buckets = nla_get_u32(iter); + break; + case GSCAN_ATTRIBUTE_CH_BUCKET_1: + case GSCAN_ATTRIBUTE_CH_BUCKET_2: + case GSCAN_ATTRIBUTE_CH_BUCKET_3: + case GSCAN_ATTRIBUTE_CH_BUCKET_4: + case GSCAN_ATTRIBUTE_CH_BUCKET_5: + case GSCAN_ATTRIBUTE_CH_BUCKET_6: + case GSCAN_ATTRIBUTE_CH_BUCKET_7: + nla_for_each_nested(iter1, iter, tmp1) { + type = nla_type(iter1); + ch_bucket = + scan_param->channel_bucket; + + switch (type) { + case GSCAN_ATTRIBUTE_BUCKET_ID: + break; + case GSCAN_ATTRIBUTE_BUCKET_PERIOD: + ch_bucket[j].bucket_freq_multiple = + nla_get_u32(iter1) / 1000; + break; + case GSCAN_ATTRIBUTE_BUCKET_NUM_CHANNELS: + ch_bucket[j].num_channels = + nla_get_u32(iter1); + break; + case GSCAN_ATTRIBUTE_BUCKET_CHANNELS: + nla_for_each_nested(iter2, iter1, tmp2) { + if (k >= PFN_SWC_RSSI_WINDOW_MAX) + break; + ch_bucket[j].chan_list[k] = + nla_get_u32(iter2); + k++; + } + k = 0; + break; + case GSCAN_ATTRIBUTE_BUCKETS_BAND: + ch_bucket[j].band = (uint16) + nla_get_u32(iter1); + break; + case GSCAN_ATTRIBUTE_REPORT_EVENTS: + ch_bucket[j].report_flag = (uint8) + nla_get_u32(iter1); + break; + } + } + j++; + break; + } + } + + if (dhd_dev_pno_set_cfg_gscan(bcmcfg_to_prmry_ndev(cfg), + DHD_PNO_SCAN_CFG_ID, scan_param, 0) < 0) { + WL_ERR(("Could not set GSCAN scan cfg\n")); + err = -EINVAL; + } + + kfree(scan_param); + return err; + +} + +static int rtw_cfgvendor_hotlist_cfg(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + gscan_hotlist_scan_params_t *hotlist_params; + int tmp, tmp1, tmp2, type, j = 0, dummy; + const struct nlattr *outer, *inner, *iter; + uint8 flush = 0; + struct bssid_t *pbssid; + + hotlist_params = (gscan_hotlist_scan_params_t *)kzalloc(len, GFP_KERNEL); + if (!hotlist_params) { + WL_ERR(("Cannot Malloc mem to parse config commands size - %d bytes\n", len)); + return -1; + } + + hotlist_params->lost_ap_window = GSCAN_LOST_AP_WINDOW_DEFAULT; + + nla_for_each_attr(iter, data, len, tmp2) { + type = nla_type(iter); + switch (type) { + case GSCAN_ATTRIBUTE_HOTLIST_BSSIDS: + pbssid = hotlist_params->bssid; + nla_for_each_nested(outer, iter, tmp) { + nla_for_each_nested(inner, outer, tmp1) { + type = nla_type(inner); + + switch (type) { + case GSCAN_ATTRIBUTE_BSSID: + memcpy(&(pbssid[j].macaddr), + nla_data(inner), ETHER_ADDR_LEN); + break; + case GSCAN_ATTRIBUTE_RSSI_LOW: + pbssid[j].rssi_reporting_threshold = + (int8) nla_get_u8(inner); + break; + case GSCAN_ATTRIBUTE_RSSI_HIGH: + dummy = (int8) nla_get_u8(inner); + break; + } + } + j++; + } + hotlist_params->nbssid = j; + break; + case GSCAN_ATTRIBUTE_HOTLIST_FLUSH: + flush = nla_get_u8(iter); + break; + case GSCAN_ATTRIBUTE_LOST_AP_SAMPLE_SIZE: + hotlist_params->lost_ap_window = nla_get_u32(iter); + break; + } + + } + + if (dhd_dev_pno_set_cfg_gscan(bcmcfg_to_prmry_ndev(cfg), + DHD_PNO_GEOFENCE_SCAN_CFG_ID, hotlist_params, flush) < 0) { + WL_ERR(("Could not set GSCAN HOTLIST cfg\n")); + err = -EINVAL; + goto exit; + } +exit: + kfree(hotlist_params); + return err; +} +static int rtw_cfgvendor_set_batch_scan_cfg(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0, tmp, type; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + gscan_batch_params_t batch_param; + const struct nlattr *iter; + + batch_param.mscan = batch_param.bestn = 0; + batch_param.buffer_threshold = GSCAN_BATCH_NO_THR_SET; + + nla_for_each_attr(iter, data, len, tmp) { + type = nla_type(iter); + + switch (type) { + case GSCAN_ATTRIBUTE_NUM_AP_PER_SCAN: + batch_param.bestn = nla_get_u32(iter); + break; + case GSCAN_ATTRIBUTE_NUM_SCANS_TO_CACHE: + batch_param.mscan = nla_get_u32(iter); + break; + case GSCAN_ATTRIBUTE_REPORT_THRESHOLD: + batch_param.buffer_threshold = nla_get_u32(iter); + break; + } + } + + if (dhd_dev_pno_set_cfg_gscan(bcmcfg_to_prmry_ndev(cfg), + DHD_PNO_BATCH_SCAN_CFG_ID, &batch_param, 0) < 0) { + WL_ERR(("Could not set batch cfg\n")); + err = -EINVAL; + return err; + } + + return err; +} + +static int rtw_cfgvendor_significant_change_cfg(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + gscan_swc_params_t *significant_params; + int tmp, tmp1, tmp2, type, j = 0; + const struct nlattr *outer, *inner, *iter; + uint8 flush = 0; + wl_pfn_significant_bssid_t *pbssid; + + significant_params = (gscan_swc_params_t *) kzalloc(len, GFP_KERNEL); + if (!significant_params) { + WL_ERR(("Cannot Malloc mem to parse config commands size - %d bytes\n", len)); + return -1; + } + + + nla_for_each_attr(iter, data, len, tmp2) { + type = nla_type(iter); + + switch (type) { + case GSCAN_ATTRIBUTE_SIGNIFICANT_CHANGE_FLUSH: + flush = nla_get_u8(iter); + break; + case GSCAN_ATTRIBUTE_RSSI_SAMPLE_SIZE: + significant_params->rssi_window = nla_get_u16(iter); + break; + case GSCAN_ATTRIBUTE_LOST_AP_SAMPLE_SIZE: + significant_params->lost_ap_window = nla_get_u16(iter); + break; + case GSCAN_ATTRIBUTE_MIN_BREACHING: + significant_params->swc_threshold = nla_get_u16(iter); + break; + case GSCAN_ATTRIBUTE_SIGNIFICANT_CHANGE_BSSIDS: + pbssid = significant_params->bssid_elem_list; + nla_for_each_nested(outer, iter, tmp) { + nla_for_each_nested(inner, outer, tmp1) { + switch (nla_type(inner)) { + case GSCAN_ATTRIBUTE_BSSID: + memcpy(&(pbssid[j].macaddr), + nla_data(inner), + ETHER_ADDR_LEN); + break; + case GSCAN_ATTRIBUTE_RSSI_HIGH: + pbssid[j].rssi_high_threshold = + (int8) nla_get_u8(inner); + break; + case GSCAN_ATTRIBUTE_RSSI_LOW: + pbssid[j].rssi_low_threshold = + (int8) nla_get_u8(inner); + break; + } + } + j++; + } + break; + } + } + significant_params->nbssid = j; + + if (dhd_dev_pno_set_cfg_gscan(bcmcfg_to_prmry_ndev(cfg), + DHD_PNO_SIGNIFICANT_SCAN_CFG_ID, significant_params, flush) < 0) { + WL_ERR(("Could not set GSCAN significant cfg\n")); + err = -EINVAL; + goto exit; + } +exit: + kfree(significant_params); + return err; +} +#endif /* GSCAN_SUPPORT */ + +#if defined(RTT_SUPPORT) && 0 +void rtw_cfgvendor_rtt_evt(void *ctx, void *rtt_data) +{ + struct wireless_dev *wdev = (struct wireless_dev *)ctx; + struct wiphy *wiphy; + struct sk_buff *skb; + uint32 tot_len = NLMSG_DEFAULT_SIZE, entry_len = 0; + gfp_t kflags; + rtt_report_t *rtt_report = NULL; + rtt_result_t *rtt_result = NULL; + struct list_head *rtt_list; + wiphy = wdev->wiphy; + + WL_DBG(("In\n")); + /* Push the data to the skb */ + if (!rtt_data) { + WL_ERR(("rtt_data is NULL\n")); + goto exit; + } + rtt_list = (struct list_head *)rtt_data; + kflags = in_atomic() ? GFP_ATOMIC : GFP_KERNEL; + /* Alloc the SKB for vendor_event */ + skb = rtw_cfg80211_vendor_event_alloc(wiphy, wdev, tot_len, GOOGLE_RTT_COMPLETE_EVENT, kflags); + if (!skb) { + WL_ERR(("skb alloc failed")); + goto exit; + } + /* fill in the rtt results on each entry */ + list_for_each_entry(rtt_result, rtt_list, list) { + entry_len = 0; + if (rtt_result->TOF_type == TOF_TYPE_ONE_WAY) { + entry_len = sizeof(rtt_report_t); + rtt_report = kzalloc(entry_len, kflags); + if (!rtt_report) { + WL_ERR(("rtt_report alloc failed")); + goto exit; + } + rtt_report->addr = rtt_result->peer_mac; + rtt_report->num_measurement = 1; /* ONE SHOT */ + rtt_report->status = rtt_result->err_code; + rtt_report->type = (rtt_result->TOF_type == TOF_TYPE_ONE_WAY) ? RTT_ONE_WAY : RTT_TWO_WAY; + rtt_report->peer = rtt_result->target_info->peer; + rtt_report->channel = rtt_result->target_info->channel; + rtt_report->rssi = rtt_result->avg_rssi; + /* tx_rate */ + rtt_report->tx_rate = rtt_result->tx_rate; + /* RTT */ + rtt_report->rtt = rtt_result->meanrtt; + rtt_report->rtt_sd = rtt_result->sdrtt; + /* convert to centi meter */ + if (rtt_result->distance != 0xffffffff) + rtt_report->distance = (rtt_result->distance >> 2) * 25; + else /* invalid distance */ + rtt_report->distance = -1; + + rtt_report->ts = rtt_result->ts; + nla_append(skb, entry_len, rtt_report); + kfree(rtt_report); + } + } + rtw_cfg80211_vendor_event(skb, kflags); +exit: + return; +} + +static int rtw_cfgvendor_rtt_set_config(struct wiphy *wiphy, struct wireless_dev *wdev, + const void *data, int len) +{ + int err = 0, rem, rem1, rem2, type; + rtt_config_params_t rtt_param; + rtt_target_info_t *rtt_target = NULL; + const struct nlattr *iter, *iter1, *iter2; + int8 eabuf[ETHER_ADDR_STR_LEN]; + int8 chanbuf[CHANSPEC_STR_LEN]; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + + WL_DBG(("In\n")); + err = dhd_dev_rtt_register_noti_callback(wdev->netdev, wdev, wl_cfgvendor_rtt_evt); + if (err < 0) { + WL_ERR(("failed to register rtt_noti_callback\n")); + goto exit; + } + memset(&rtt_param, 0, sizeof(rtt_param)); + nla_for_each_attr(iter, data, len, rem) { + type = nla_type(iter); + switch (type) { + case RTT_ATTRIBUTE_TARGET_CNT: + rtt_param.rtt_target_cnt = nla_get_u8(iter); + if (rtt_param.rtt_target_cnt > RTT_MAX_TARGET_CNT) { + WL_ERR(("exceed max target count : %d\n", + rtt_param.rtt_target_cnt)); + err = BCME_RANGE; + } + break; + case RTT_ATTRIBUTE_TARGET_INFO: + rtt_target = rtt_param.target_info; + nla_for_each_nested(iter1, iter, rem1) { + nla_for_each_nested(iter2, iter1, rem2) { + type = nla_type(iter2); + switch (type) { + case RTT_ATTRIBUTE_TARGET_MAC: + memcpy(&rtt_target->addr, nla_data(iter2), ETHER_ADDR_LEN); + break; + case RTT_ATTRIBUTE_TARGET_TYPE: + rtt_target->type = nla_get_u8(iter2); + break; + case RTT_ATTRIBUTE_TARGET_PEER: + rtt_target->peer = nla_get_u8(iter2); + break; + case RTT_ATTRIBUTE_TARGET_CHAN: + memcpy(&rtt_target->channel, nla_data(iter2), + sizeof(rtt_target->channel)); + break; + case RTT_ATTRIBUTE_TARGET_MODE: + rtt_target->continuous = nla_get_u8(iter2); + break; + case RTT_ATTRIBUTE_TARGET_INTERVAL: + rtt_target->interval = nla_get_u32(iter2); + break; + case RTT_ATTRIBUTE_TARGET_NUM_MEASUREMENT: + rtt_target->measure_cnt = nla_get_u32(iter2); + break; + case RTT_ATTRIBUTE_TARGET_NUM_PKT: + rtt_target->ftm_cnt = nla_get_u32(iter2); + break; + case RTT_ATTRIBUTE_TARGET_NUM_RETRY: + rtt_target->retry_cnt = nla_get_u32(iter2); + } + } + /* convert to chanspec value */ + rtt_target->chanspec = dhd_rtt_convert_to_chspec(rtt_target->channel); + if (rtt_target->chanspec == 0) { + WL_ERR(("Channel is not valid\n")); + goto exit; + } + WL_INFORM(("Target addr %s, Channel : %s for RTT\n", + bcm_ether_ntoa((const struct ether_addr *)&rtt_target->addr, eabuf), + wf_chspec_ntoa(rtt_target->chanspec, chanbuf))); + rtt_target++; + } + break; + } + } + WL_DBG(("leave :target_cnt : %d\n", rtt_param.rtt_target_cnt)); + if (dhd_dev_rtt_set_cfg(bcmcfg_to_prmry_ndev(cfg), &rtt_param) < 0) { + WL_ERR(("Could not set RTT configuration\n")); + err = -EINVAL; + } +exit: + return err; +} + +static int rtw_cfgvendor_rtt_cancel_config(struct wiphy *wiphy, struct wireless_dev *wdev, + const void *data, int len) +{ + int err = 0, rem, type, target_cnt = 0; + const struct nlattr *iter; + struct ether_addr *mac_list = NULL, *mac_addr = NULL; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + + nla_for_each_attr(iter, data, len, rem) { + type = nla_type(iter); + switch (type) { + case RTT_ATTRIBUTE_TARGET_CNT: + target_cnt = nla_get_u8(iter); + mac_list = (struct ether_addr *)kzalloc(target_cnt * ETHER_ADDR_LEN , GFP_KERNEL); + if (mac_list == NULL) { + WL_ERR(("failed to allocate mem for mac list\n")); + goto exit; + } + mac_addr = &mac_list[0]; + break; + case RTT_ATTRIBUTE_TARGET_MAC: + if (mac_addr) + memcpy(mac_addr++, nla_data(iter), ETHER_ADDR_LEN); + else { + WL_ERR(("mac_list is NULL\n")); + goto exit; + } + break; + } + if (dhd_dev_rtt_cancel_cfg(bcmcfg_to_prmry_ndev(cfg), mac_list, target_cnt) < 0) { + WL_ERR(("Could not cancel RTT configuration\n")); + err = -EINVAL; + goto exit; + } + } +exit: + if (mac_list) + kfree(mac_list); + return err; +} +static int rtw_cfgvendor_rtt_get_capability(struct wiphy *wiphy, struct wireless_dev *wdev, + const void *data, int len) +{ + int err = 0; + struct bcm_cfg80211 *cfg = wiphy_priv(wiphy); + rtt_capabilities_t capability; + + err = dhd_dev_rtt_capability(bcmcfg_to_prmry_ndev(cfg), &capability); + if (unlikely(err)) { + WL_ERR(("Vendor Command reply failed ret:%d\n", err)); + goto exit; + } + err = rtw_cfgvendor_send_cmd_reply(wiphy, bcmcfg_to_prmry_ndev(cfg), + &capability, sizeof(capability)); + + if (unlikely(err)) + WL_ERR(("Vendor Command reply failed ret:%d\n", err)); +exit: + return err; +} + +#endif /* RTT_SUPPORT */ + +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS +enum { + LSTATS_SUBCMD_GET_INFO = ANDROID_NL80211_SUBCMD_LSTATS_RANGE_START, + LSTATS_SUBCMD_SET_INFO, + LSTATS_SUBCMD_CLEAR_INFO, +}; +static void LinkLayerStats(_adapter *padapter) +{ + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + struct recv_priv *precvpriv = &(padapter->recvpriv); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + u32 ps_time, trx_total_time; + u64 tx_bytes, rx_bytes, trx_total_bytes = 0; + u64 tmp = 0; + + RTW_DBG("%s adapter type : %u\n", __func__, padapter->adapter_type); + + tx_bytes = 0; + rx_bytes = 0; + ps_time = 0; + trx_total_time = 0; + + if ( padapter->netif_up == _TRUE ) { + + pwrpriv->on_time = rtw_get_passing_time_ms(pwrpriv->radio_on_start_time); + + if (rtw_mi_check_fwstate(padapter, WIFI_ASOC_STATE)) { + if ( pwrpriv->bpower_saving == _TRUE ) { + pwrpriv->pwr_saving_time += rtw_get_passing_time_ms(pwrpriv->pwr_saving_start_time); + pwrpriv->pwr_saving_start_time = rtw_get_current_time(); + } + } else { +#ifdef CONFIG_IPS + if ( pwrpriv->bpower_saving == _TRUE ) { + pwrpriv->pwr_saving_time += rtw_get_passing_time_ms(pwrpriv->pwr_saving_start_time); + pwrpriv->pwr_saving_start_time = rtw_get_current_time(); + } +#else + pwrpriv->pwr_saving_time = pwrpriv->on_time; +#endif + } + + ps_time = pwrpriv->pwr_saving_time; + + /* Deviation caused by caculation start time */ + if ( ps_time > pwrpriv->on_time ) + ps_time = pwrpriv->on_time; + + tx_bytes = pdvobjpriv->traffic_stat.last_tx_bytes; + rx_bytes = pdvobjpriv->traffic_stat.last_rx_bytes; + trx_total_bytes = tx_bytes + rx_bytes; + + trx_total_time = pwrpriv->on_time - ps_time; + + if ( trx_total_bytes == 0) { + pwrpriv->tx_time = 0; + pwrpriv->rx_time = 0; + } else { + + /* tx_time = (trx_total_time * tx_total_bytes) / trx_total_bytes; */ + /* rx_time = (trx_total_time * rx_total_bytes) / trx_total_bytes; */ + + tmp = (tx_bytes * trx_total_time); + tmp = rtw_division64(tmp, trx_total_bytes); + pwrpriv->tx_time = tmp; + + tmp = (rx_bytes * trx_total_time); + tmp = rtw_division64(tmp, trx_total_bytes); + pwrpriv->rx_time = tmp; + + } + + } + else { + pwrpriv->on_time = 0; + pwrpriv->tx_time = 0; + pwrpriv->rx_time = 0; + } + +#ifdef CONFIG_RTW_WIFI_HAL_DEBUG + RTW_INFO("- tx_bytes : %llu rx_bytes : %llu total bytes : %llu\n", tx_bytes, rx_bytes, trx_total_bytes); + RTW_INFO("- netif_up = %s, on_time : %u ms\n", padapter->netif_up ? "1":"0", pwrpriv->on_time); + RTW_INFO("- pwr_saving_time : %u (%u) ms\n", pwrpriv->pwr_saving_time, ps_time); + RTW_INFO("- trx_total_time : %u ms\n", trx_total_time); + RTW_INFO("- tx_time : %u ms\n", pwrpriv->tx_time); + RTW_INFO("- rx_time : %u ms\n", pwrpriv->rx_time); +#endif /* CONFIG_RTW_WIFI_HAL_DEBUG */ + +} + +#define DUMMY_TIME_STATICS 99 +static int rtw_cfgvendor_lstats_get_info(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + _adapter *padapter = GET_PRIMARY_ADAPTER(wiphy_to_adapter(wiphy)); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + wifi_radio_stat_internal *radio; + wifi_iface_stat *iface; + char *output; + + output = rtw_malloc(sizeof(wifi_radio_stat_internal) + sizeof(wifi_iface_stat)); + if (output == NULL) { + RTW_DBG("Allocate lstats info buffer fail!\n"); + } + + radio = (wifi_radio_stat_internal *)output; + + radio->num_channels = 0; + radio->radio = 1; + + /* to get on_time, tx_time, rx_time */ + LinkLayerStats(padapter); + + radio->on_time = pwrpriv->on_time; + radio->tx_time = pwrpriv->tx_time; + radio->rx_time = pwrpriv->rx_time; + radio->on_time_scan = 0; + radio->on_time_nbd = 0; + radio->on_time_gscan = 0; + radio->on_time_pno_scan = 0; + radio->on_time_hs20 = 0; + #ifdef CONFIG_RTW_WIFI_HAL_DEBUG + RTW_INFO("==== %s ====\n", __func__); + RTW_INFO("radio->radio : %d\n", (radio->radio)); + RTW_INFO("pwrpriv->on_time : %u ms\n", (pwrpriv->on_time)); + RTW_INFO("pwrpriv->tx_time : %u ms\n", (pwrpriv->tx_time)); + RTW_INFO("pwrpriv->rx_time : %u ms\n", (pwrpriv->rx_time)); + RTW_INFO("radio->on_time : %u ms\n", (radio->on_time)); + RTW_INFO("radio->tx_time : %u ms\n", (radio->tx_time)); + RTW_INFO("radio->rx_time : %u ms\n", (radio->rx_time)); + #endif /* CONFIG_RTW_WIFI_HAL_DEBUG */ + + RTW_DBG(FUNC_NDEV_FMT" %s\n", FUNC_NDEV_ARG(wdev_to_ndev(wdev)), (char*)data); + err = rtw_cfgvendor_send_cmd_reply(wiphy, wdev_to_ndev(wdev), + output, sizeof(wifi_iface_stat) + sizeof(wifi_radio_stat_internal)); + if (unlikely(err)) + RTW_ERR(FUNC_NDEV_FMT"Vendor Command reply failed ret:%d \n" + , FUNC_NDEV_ARG(wdev_to_ndev(wdev)), err); + rtw_mfree(output, sizeof(wifi_iface_stat) + sizeof(wifi_radio_stat_internal)); + return err; +} +static int rtw_cfgvendor_lstats_set_info(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + RTW_INFO("%s\n", __func__); + return err; +} +static int rtw_cfgvendor_lstats_clear_info(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + RTW_INFO("%s\n", __func__); + return err; +} +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ +#ifdef CONFIG_RTW_CFGVENDOR_RSSIMONITOR +static int rtw_cfgvendor_set_rssi_monitor(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + _adapter *padapter = GET_PRIMARY_ADAPTER(wiphy_to_adapter(wiphy)); + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + + struct recv_priv *precvpriv = &padapter->recvpriv; + int err = 0, rem, type; + const struct nlattr *iter; + + RTW_DBG(FUNC_NDEV_FMT" %s\n", FUNC_NDEV_ARG(wdev_to_ndev(wdev)), (char*)data); + + nla_for_each_attr(iter, data, len, rem) { + type = nla_type(iter); + + switch (type) { + case RSSI_MONITOR_ATTRIBUTE_MAX_RSSI: + pwdev_priv->rssi_monitor_max = (s8)nla_get_u32(iter);; + break; + case RSSI_MONITOR_ATTRIBUTE_MIN_RSSI: + pwdev_priv->rssi_monitor_min = (s8)nla_get_u32(iter); + break; + case RSSI_MONITOR_ATTRIBUTE_START: + pwdev_priv->rssi_monitor_enable = (u8)nla_get_u32(iter); + break; + } + } + + return err; +} + +void rtw_cfgvendor_rssi_monitor_evt(_adapter *padapter) { + struct wireless_dev *wdev = padapter->rtw_wdev; + struct wiphy *wiphy= wdev->wiphy; + struct recv_priv *precvpriv = &padapter->recvpriv; + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + struct wlan_network *pcur_network = &pmlmepriv->cur_network; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(padapter); + struct sk_buff *skb; + u32 tot_len = NLMSG_DEFAULT_SIZE; + gfp_t kflags; + rssi_monitor_evt data ; + s8 rssi = precvpriv->rssi; + + if (pwdev_priv->rssi_monitor_enable == 0 || check_fwstate(pmlmepriv, WIFI_ASOC_STATE) != _TRUE) + return; + + if (rssi < pwdev_priv->rssi_monitor_max || rssi > pwdev_priv->rssi_monitor_min) + return; + + kflags = in_atomic() ? GFP_ATOMIC : GFP_KERNEL; + + /* Alloc the SKB for vendor_event */ + skb = rtw_cfg80211_vendor_event_alloc(wiphy, wdev, tot_len, GOOGLE_RSSI_MONITOR_EVENT, kflags); + if (!skb) { + goto exit; + } + + _rtw_memset(&data, 0, sizeof(data)); + + data.version = RSSI_MONITOR_EVT_VERSION; + data.cur_rssi = rssi; + _rtw_memcpy(data.BSSID, pcur_network->network.MacAddress, sizeof(mac_addr)); + + nla_append(skb, sizeof(data), &data); + + rtw_cfg80211_vendor_event(skb, kflags); +exit: + return; +} +#endif /* CONFIG_RTW_CFGVENDOR_RSSIMONITR */ + +#ifdef CONFIG_RTW_CFGVENDOR_WIFI_LOGGER +static int rtw_cfgvendor_logger_start_logging(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int ret = 0, rem, type; + char ring_name[32] = {0}; + int log_level = 0, flags = 0, time_intval = 0, threshold = 0; + const struct nlattr *iter; + + nla_for_each_attr(iter, data, len, rem) { + type = nla_type(iter); + switch (type) { + case LOGGER_ATTRIBUTE_RING_NAME: + strncpy(ring_name, nla_data(iter), + MIN(sizeof(ring_name) -1, nla_len(iter))); + break; + case LOGGER_ATTRIBUTE_LOG_LEVEL: + log_level = nla_get_u32(iter); + break; + case LOGGER_ATTRIBUTE_RING_FLAGS: + flags = nla_get_u32(iter); + break; + case LOGGER_ATTRIBUTE_LOG_TIME_INTVAL: + time_intval = nla_get_u32(iter); + break; + case LOGGER_ATTRIBUTE_LOG_MIN_DATA_SIZE: + threshold = nla_get_u32(iter); + break; + default: + RTW_ERR("Unknown type: %d\n", type); + ret = WIFI_ERROR_INVALID_ARGS; + goto exit; + } + } + +exit: + return ret; +} +static int rtw_cfgvendor_logger_get_feature(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + u32 supported_features = 0; + + err = rtw_cfgvendor_send_cmd_reply(wiphy, wdev_to_ndev(wdev), &supported_features, sizeof(supported_features)); + + if (unlikely(err)) + RTW_ERR(FUNC_NDEV_FMT" Vendor Command reply failed ret:%d\n" + , FUNC_NDEV_ARG(wdev_to_ndev(wdev)), err); + + return err; +} +static int rtw_cfgvendor_logger_get_version(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + _adapter *padapter = GET_PRIMARY_ADAPTER(wiphy_to_adapter(wiphy)); + HAL_DATA_TYPE *hal = GET_HAL_DATA(padapter); + int ret = 0, rem, type; + int buf_len = 1024; + char *buf_ptr; + const struct nlattr *iter; + gfp_t kflags; + + kflags = in_atomic() ? GFP_ATOMIC : GFP_KERNEL; + buf_ptr = kzalloc(buf_len, kflags); + if (!buf_ptr) { + RTW_ERR("failed to allocate the buffer for version n"); + ret = -ENOMEM; + goto exit; + } + nla_for_each_attr(iter, data, len, rem) { + type = nla_type(iter); + switch (type) { + case LOGGER_ATTRIBUTE_GET_DRIVER: + memcpy(buf_ptr, DRIVERVERSION, strlen(DRIVERVERSION)+1); + break; + case LOGGER_ATTRIBUTE_GET_FW: + sprintf(buf_ptr, "v%d.%d", hal->firmware_version, hal->firmware_sub_version); + break; + default: + RTW_ERR("Unknown type: %d\n", type); + ret = -EINVAL; + goto exit; + } + } + if (ret < 0) { + RTW_ERR("failed to get the version %d\n", ret); + goto exit; + } + + + ret = rtw_cfgvendor_send_cmd_reply(wiphy, wdev_to_ndev(wdev), buf_ptr, strlen(buf_ptr)); +exit: + kfree(buf_ptr); + return ret; +} + +static int rtw_cfgvendor_logger_get_ring_status(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int ret = 0; + int ring_id; + char ring_buf_name[] = "RTW_RING_BUFFER"; + + struct sk_buff *skb; + wifi_ring_buffer_status ring_status; + + + _rtw_memcpy(ring_status.name, ring_buf_name, strlen(ring_buf_name)+1); + ring_status.ring_id = 1; + /* Alloc the SKB for vendor_event */ + skb = cfg80211_vendor_cmd_alloc_reply_skb(wiphy, + sizeof(wifi_ring_buffer_status)); + if (!skb) { + RTW_ERR("skb allocation is failed\n"); + ret = FAIL; + goto exit; + } + + nla_put_u32(skb, LOGGER_ATTRIBUTE_RING_NUM, 1); + nla_put(skb, LOGGER_ATTRIBUTE_RING_STATUS, sizeof(wifi_ring_buffer_status), + &ring_status); + ret = cfg80211_vendor_cmd_reply(skb); + + if (ret) { + RTW_ERR("Vendor Command reply failed ret:%d \n", ret); + } +exit: + return ret; +} + +static int rtw_cfgvendor_logger_get_ring_data(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int ret = 0, rem, type; + char ring_name[32] = {0}; + const struct nlattr *iter; + + nla_for_each_attr(iter, data, len, rem) { + type = nla_type(iter); + switch (type) { + case LOGGER_ATTRIBUTE_RING_NAME: + strncpy(ring_name, nla_data(iter), + MIN(sizeof(ring_name) -1, nla_len(iter))); + RTW_INFO(" %s LOGGER_ATTRIBUTE_RING_NAME : %s\n", __func__, ring_name); + break; + default: + RTW_ERR("Unknown type: %d\n", type); + return ret; + } + } + + + return ret; +} + +static int rtw_cfgvendor_logger_get_firmware_memory_dump(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int ret = WIFI_ERROR_NOT_SUPPORTED; + + return ret; +} + +static int rtw_cfgvendor_logger_start_pkt_fate_monitoring(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int ret = WIFI_SUCCESS; + + return ret; +} + +static int rtw_cfgvendor_logger_get_tx_pkt_fates(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int ret = WIFI_SUCCESS; + + return ret; +} + +static int rtw_cfgvendor_logger_get_rx_pkt_fates(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int ret = WIFI_SUCCESS; + + return ret; +} + +#endif /* CONFIG_RTW_CFGVENDOR_WIFI_LOGGER */ + +#ifdef CONFIG_RTW_WIFI_HAL +#ifdef CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI + +#ifndef ETHER_ISMULTI +#define ETHER_ISMULTI(ea) (((const u8 *)(ea))[0] & 1) +#endif + + +static u8 null_addr[ETH_ALEN] = {0}; +static void rtw_hal_random_gen_mac_addr(u8 *mac_addr) +{ + do { + get_random_bytes(&mac_addr[3], ETH_ALEN-3); + if (memcmp(mac_addr, null_addr, ETH_ALEN) != 0) + break; + } while(1); +} + +void rtw_hal_pno_random_gen_mac_addr(PADAPTER adapter) +{ + u8 mac_addr[ETH_ALEN]; + struct rtw_wdev_priv *pwdev_priv = adapter_wdev_data(adapter); + + memcpy(mac_addr, pwdev_priv->pno_mac_addr, ETH_ALEN); + if (mac_addr[0] == 0xFF) return; + rtw_hal_random_gen_mac_addr(mac_addr); + memcpy(pwdev_priv->pno_mac_addr, mac_addr, ETH_ALEN); +#ifdef CONFIG_RTW_DEBUG + print_hex_dump(KERN_DEBUG, "pno_mac_addr: ", + DUMP_PREFIX_OFFSET, 16, 1, pwdev_priv->pno_mac_addr, + ETH_ALEN, 1); +#endif +} + + +static int rtw_cfgvendor_set_rand_mac_oui(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + PADAPTER adapter; + void *devaddr; + struct net_device *netdev; + int type, mac_len; + u8 pno_random_mac_oui[3]; + u8 mac_addr[ETH_ALEN] = {0}; + struct pwrctrl_priv *pwrctl; + struct rtw_wdev_priv *pwdev_priv; + + type = nla_type(data); + mac_len = nla_len(data); + if (mac_len != 3) { + RTW_ERR("%s oui len error %d != 3\n", __func__, mac_len); + return -1; + } + + if (type == ANDR_WIFI_ATTRIBUTE_RANDOM_MAC_OUI) { + memcpy(pno_random_mac_oui, nla_data(data), 3); + print_hex_dump(KERN_DEBUG, "pno_random_mac_oui: ", + DUMP_PREFIX_OFFSET, 16, 1, pno_random_mac_oui, + 3, 1); + + if (ETHER_ISMULTI(pno_random_mac_oui)) { + pr_err("%s: oui is multicast address\n", __func__); + return -1; + } + + adapter = wiphy_to_adapter(wiphy); + if (adapter == NULL) { + pr_err("%s: wiphy_to_adapter == NULL\n", __func__); + return -1; + } + + pwdev_priv = adapter_wdev_data(adapter); + + memcpy(mac_addr, pno_random_mac_oui, 3); + rtw_hal_random_gen_mac_addr(mac_addr); + memcpy(pwdev_priv->pno_mac_addr, mac_addr, ETH_ALEN); +#ifdef CONFIG_RTW_DEBUG + print_hex_dump(KERN_DEBUG, "pno_mac_addr: ", + DUMP_PREFIX_OFFSET, 16, 1, pwdev_priv->pno_mac_addr, + ETH_ALEN, 1); +#endif + } else { + RTW_ERR("%s oui type error %x != 0x2\n", __func__, type); + err = -1; + } + + + return err; +} +#endif + +#ifdef CONFIG_RTW_CFGVENDOR_WIFI_OFFLOAD +static int rtw_cfgvendor_start_mkeep_alive(struct wiphy *wiphy, struct wireless_dev *wdev, + const void *data, int len) +{ + int ret = WIFI_SUCCESS; + + RTW_INFO("%s : TODO\n", __func__); + + return ret; +} + +static int rtw_cfgvendor_stop_mkeep_alive(struct wiphy *wiphy, struct wireless_dev *wdev, + const void *data, int len) +{ + int ret = WIFI_SUCCESS; + + RTW_INFO("%s : TODO\n", __func__); + + return ret; +} +#endif + +static int rtw_cfgvendor_set_nodfs_flag(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + int type; + u32 nodfs = 0; + _adapter *padapter = GET_PRIMARY_ADAPTER(wiphy_to_adapter(wiphy)); + + RTW_DBG(FUNC_NDEV_FMT" %s\n", FUNC_NDEV_ARG(wdev_to_ndev(wdev)), (char*)data); + + type = nla_type(data); + if (type == ANDR_WIFI_ATTRIBUTE_NODFS_SET) { + nodfs = nla_get_u32(data); + adapter_to_dvobj(padapter)->nodfs = nodfs; + } else { + err = -EINVAL; + } + + RTW_INFO("%s nodfs=%d, err=%d\n", __func__, nodfs, err); + + return err; +} + +static int rtw_cfgvendor_set_country(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ +#define CNTRY_BUF_SZ 4 /* Country string is 3 bytes + NUL */ + int err = 0, rem, type; + char country_code[CNTRY_BUF_SZ] = {0}; + const struct nlattr *iter; + _adapter *padapter = GET_PRIMARY_ADAPTER(wiphy_to_adapter(wiphy)); + + RTW_DBG(FUNC_NDEV_FMT" %s\n", FUNC_NDEV_ARG(wdev_to_ndev(wdev)), (char*)data); + + nla_for_each_attr(iter, data, len, rem) { + type = nla_type(iter); + switch (type) { + case ANDR_WIFI_ATTRIBUTE_COUNTRY: + _rtw_memcpy(country_code, nla_data(iter), + MIN(nla_len(iter), CNTRY_BUF_SZ)); + break; + default: + RTW_ERR("Unknown type: %d\n", type); + return -EINVAL; + } + } + + RTW_INFO("%s country_code:\"%c%c\" \n", __func__, country_code[0], country_code[1]); + + rtw_set_country(padapter, country_code); + + return err; +} + +static int rtw_cfgvendor_set_nd_offload(struct wiphy *wiphy, + struct wireless_dev *wdev, const void *data, int len) +{ + int err = 0; + int type; + u8 nd_en = 0; + _adapter *padapter = GET_PRIMARY_ADAPTER(wiphy_to_adapter(wiphy)); + + RTW_DBG(FUNC_NDEV_FMT" %s\n", FUNC_NDEV_ARG(wdev_to_ndev(wdev)), (char*)data); + + type = nla_type(data); + if (type == ANDR_WIFI_ATTRIBUTE_ND_OFFLOAD_VALUE) { + nd_en = nla_get_u8(data); + /* ND has been enabled when wow is enabled */ + } else { + err = -EINVAL; + } + + RTW_INFO("%s nd_en=%d, err=%d\n", __func__, nd_en, err); + + return err; +} +#endif /* CONFIG_RTW_WIFI_HAL */ + +static const struct wiphy_vendor_command rtw_vendor_cmds[] = { +#if defined(GSCAN_SUPPORT) && 0 + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_GET_CAPABILITIES + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_gscan_get_capabilities + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_SET_CONFIG + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_set_scan_cfg + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_SET_SCAN_CONFIG + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_set_batch_scan_cfg + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_ENABLE_GSCAN + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_initiate_gscan + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_ENABLE_FULL_SCAN_RESULTS + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_enable_full_scan_result + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_SET_HOTLIST + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_hotlist_cfg + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_SET_SIGNIFICANT_CHANGE_CONFIG + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_significant_change_cfg + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_GET_SCAN_RESULTS + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_gscan_get_batch_results + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = GSCAN_SUBCMD_GET_CHANNEL_LIST + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_gscan_get_channel_list + }, +#endif /* GSCAN_SUPPORT */ +#if defined(RTT_SUPPORT) && 0 + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = RTT_SUBCMD_SET_CONFIG + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_rtt_set_config + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = RTT_SUBCMD_CANCEL_CONFIG + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_rtt_cancel_config + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = RTT_SUBCMD_GETCAPABILITY + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, + .doit = rtw_cfgvendor_rtt_get_capability + }, +#endif /* RTT_SUPPORT */ +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LSTATS_SUBCMD_GET_INFO + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_lstats_get_info + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LSTATS_SUBCMD_SET_INFO + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_lstats_set_info + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LSTATS_SUBCMD_CLEAR_INFO + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_lstats_clear_info + }, +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ +#ifdef CONFIG_RTW_CFGVENDOR_RSSIMONITOR + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_SUBCMD_SET_RSSI_MONITOR + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_set_rssi_monitor + }, +#endif /* CONFIG_RTW_CFGVENDOR_RSSIMONITOR */ +#ifdef CONFIG_RTW_CFGVENDOR_WIFI_LOGGER + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_START_LOGGING + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_start_logging + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_GET_FEATURE + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_get_feature + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_GET_VER + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_get_version + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_GET_RING_STATUS + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_get_ring_status + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_GET_RING_DATA + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_get_ring_data + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_TRIGGER_MEM_DUMP + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_get_firmware_memory_dump + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_START_PKT_FATE_MONITORING + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_start_pkt_fate_monitoring + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_GET_TX_PKT_FATES + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_get_tx_pkt_fates + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = LOGGER_GET_RX_PKT_FATES + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_logger_get_rx_pkt_fates + }, +#endif /* CONFIG_RTW_CFGVENDOR_WIFI_LOGGER */ +#ifdef CONFIG_RTW_WIFI_HAL +#ifdef CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_SUBCMD_SET_PNO_RANDOM_MAC_OUI + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_set_rand_mac_oui + }, +#endif +#ifdef CONFIG_RTW_CFGVENDOR_WIFI_OFFLOAD + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_OFFLOAD_SUBCMD_START_MKEEP_ALIVE + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_start_mkeep_alive + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_OFFLOAD_SUBCMD_STOP_MKEEP_ALIVE + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_stop_mkeep_alive + }, +#endif + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_SUBCMD_NODFS_SET + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_set_nodfs_flag + + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_SUBCMD_SET_COUNTRY_CODE + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_set_country + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_SUBCMD_CONFIG_ND_OFFLOAD + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_set_nd_offload + }, +#endif /* CONFIG_RTW_WIFI_HAL */ + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_SUBCMD_GET_FEATURE_SET + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_get_feature_set + }, + { + { + .vendor_id = OUI_GOOGLE, + .subcmd = WIFI_SUBCMD_GET_FEATURE_SET_MATRIX + }, + .flags = WIPHY_VENDOR_CMD_NEED_WDEV | WIPHY_VENDOR_CMD_NEED_NETDEV, +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 3, 0)) + .policy = VENDOR_CMD_RAW_DATA, +#endif + .doit = rtw_cfgvendor_get_feature_set_matrix + } +}; + +static const struct nl80211_vendor_cmd_info rtw_vendor_events[] = { +#if defined(GSCAN_SUPPORT) && 0 + { OUI_GOOGLE, GSCAN_EVENT_SIGNIFICANT_CHANGE_RESULTS }, + { OUI_GOOGLE, GSCAN_EVENT_HOTLIST_RESULTS_FOUND }, + { OUI_GOOGLE, GSCAN_EVENT_SCAN_RESULTS_AVAILABLE }, + { OUI_GOOGLE, GSCAN_EVENT_FULL_SCAN_RESULTS }, +#endif /* GSCAN_SUPPORT */ +#if defined(RTT_SUPPORT) && 0 + { OUI_GOOGLE, RTT_EVENT_COMPLETE }, +#endif /* RTT_SUPPORT */ + +#ifdef CONFIG_RTW_CFGVENDOR_RSSIMONITOR + { OUI_GOOGLE, GOOGLE_RSSI_MONITOR_EVENT }, +#endif /* RTW_CFGVENDOR_RSSIMONITR */ + +#if defined(GSCAN_SUPPORT) && 0 + { OUI_GOOGLE, GSCAN_EVENT_COMPLETE_SCAN }, + { OUI_GOOGLE, GSCAN_EVENT_HOTLIST_RESULTS_LOST } +#endif /* GSCAN_SUPPORT */ +}; + +int rtw_cfgvendor_attach(struct wiphy *wiphy) +{ + + RTW_INFO("Register RTW cfg80211 vendor cmd(0x%x) interface\n", NL80211_CMD_VENDOR); + + wiphy->vendor_commands = rtw_vendor_cmds; + wiphy->n_vendor_commands = ARRAY_SIZE(rtw_vendor_cmds); + wiphy->vendor_events = rtw_vendor_events; + wiphy->n_vendor_events = ARRAY_SIZE(rtw_vendor_events); + + return 0; +} + +int rtw_cfgvendor_detach(struct wiphy *wiphy) +{ + RTW_INFO("Vendor: Unregister RTW cfg80211 vendor interface\n"); + + wiphy->vendor_commands = NULL; + wiphy->vendor_events = NULL; + wiphy->n_vendor_commands = 0; + wiphy->n_vendor_events = 0; + + return 0; +} +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) || defined(RTW_VENDOR_EXT_SUPPORT) */ + +#endif /* CONFIG_IOCTL_CFG80211 */ diff --git a/os_dep/linux/rtw_cfgvendor.h b/os_dep/linux/rtw_cfgvendor.h new file mode 100644 index 0000000..c7c17ab --- /dev/null +++ b/os_dep/linux/rtw_cfgvendor.h @@ -0,0 +1,634 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef _RTW_CFGVENDOR_H_ +#define _RTW_CFGVENDOR_H_ + +#define OUI_GOOGLE 0x001A11 +#define ATTRIBUTE_U32_LEN (NLA_HDRLEN + 4) +#define VENDOR_ID_OVERHEAD ATTRIBUTE_U32_LEN +#define VENDOR_SUBCMD_OVERHEAD ATTRIBUTE_U32_LEN +#define VENDOR_DATA_OVERHEAD (NLA_HDRLEN) + +#define SCAN_RESULTS_COMPLETE_FLAG_LEN ATTRIBUTE_U32_LEN +#define SCAN_INDEX_HDR_LEN (NLA_HDRLEN) +#define SCAN_ID_HDR_LEN ATTRIBUTE_U32_LEN +#define SCAN_FLAGS_HDR_LEN ATTRIBUTE_U32_LEN +#define GSCAN_NUM_RESULTS_HDR_LEN ATTRIBUTE_U32_LEN +#define GSCAN_RESULTS_HDR_LEN (NLA_HDRLEN) +#define GSCAN_BATCH_RESULT_HDR_LEN (SCAN_INDEX_HDR_LEN + SCAN_ID_HDR_LEN + \ + SCAN_FLAGS_HDR_LEN + \ + GSCAN_NUM_RESULTS_HDR_LEN + \ + GSCAN_RESULTS_HDR_LEN) + +#define VENDOR_REPLY_OVERHEAD (VENDOR_ID_OVERHEAD + \ + VENDOR_SUBCMD_OVERHEAD + \ + VENDOR_DATA_OVERHEAD) +typedef enum { + /* don't use 0 as a valid subcommand */ + VENDOR_NL80211_SUBCMD_UNSPECIFIED, + + /* define all vendor startup commands between 0x0 and 0x0FFF */ + VENDOR_NL80211_SUBCMD_RANGE_START = 0x0001, + VENDOR_NL80211_SUBCMD_RANGE_END = 0x0FFF, + + /* define all GScan related commands between 0x1000 and 0x10FF */ + ANDROID_NL80211_SUBCMD_GSCAN_RANGE_START = 0x1000, + ANDROID_NL80211_SUBCMD_GSCAN_RANGE_END = 0x10FF, + + /* define all NearbyDiscovery related commands between 0x1100 and 0x11FF */ + ANDROID_NL80211_SUBCMD_NBD_RANGE_START = 0x1100, + ANDROID_NL80211_SUBCMD_NBD_RANGE_END = 0x11FF, + + /* define all RTT related commands between 0x1100 and 0x11FF */ + ANDROID_NL80211_SUBCMD_RTT_RANGE_START = 0x1100, + ANDROID_NL80211_SUBCMD_RTT_RANGE_END = 0x11FF, + + ANDROID_NL80211_SUBCMD_LSTATS_RANGE_START = 0x1200, + ANDROID_NL80211_SUBCMD_LSTATS_RANGE_END = 0x12FF, + + /* define all Logger related commands between 0x1400 and 0x14FF */ + ANDROID_NL80211_SUBCMD_DEBUG_RANGE_START = 0x1400, + ANDROID_NL80211_SUBCMD_DEBUG_RANGE_END = 0x14FF, + + /* define all wifi offload related commands between 0x1600 and 0x16FF */ + ANDROID_NL80211_SUBCMD_WIFI_OFFLOAD_RANGE_START = 0x1600, + ANDROID_NL80211_SUBCMD_WIFI_OFFLOAD_RANGE_END = 0x16FF, + + /* define all NAN related commands between 0x1700 and 0x17FF */ + ANDROID_NL80211_SUBCMD_NAN_RANGE_START = 0x1700, + ANDROID_NL80211_SUBCMD_NAN_RANGE_END = 0x17FF, + + /* define all Android Packet Filter related commands between 0x1800 and 0x18FF */ + ANDROID_NL80211_SUBCMD_PKT_FILTER_RANGE_START = 0x1800, + ANDROID_NL80211_SUBCMD_PKT_FILTER_RANGE_END = 0x18FF, + + /* This is reserved for future usage */ + +} ANDROID_VENDOR_SUB_COMMAND; + +enum rtw_vendor_subcmd { + GSCAN_SUBCMD_GET_CAPABILITIES = ANDROID_NL80211_SUBCMD_GSCAN_RANGE_START, + + GSCAN_SUBCMD_SET_CONFIG, /* 0x1001 */ + + GSCAN_SUBCMD_SET_SCAN_CONFIG, /* 0x1002 */ + GSCAN_SUBCMD_ENABLE_GSCAN, /* 0x1003 */ + GSCAN_SUBCMD_GET_SCAN_RESULTS, /* 0x1004 */ + GSCAN_SUBCMD_SCAN_RESULTS, /* 0x1005 */ + + GSCAN_SUBCMD_SET_HOTLIST, /* 0x1006 */ + + GSCAN_SUBCMD_SET_SIGNIFICANT_CHANGE_CONFIG, /* 0x1007 */ + GSCAN_SUBCMD_ENABLE_FULL_SCAN_RESULTS, /* 0x1008 */ + GSCAN_SUBCMD_GET_CHANNEL_LIST, /* 0x1009 */ + + WIFI_SUBCMD_GET_FEATURE_SET, /* 0x100A */ + WIFI_SUBCMD_GET_FEATURE_SET_MATRIX, /* 0x100B */ + WIFI_SUBCMD_SET_PNO_RANDOM_MAC_OUI, /* 0x100C */ + WIFI_SUBCMD_NODFS_SET, /* 0x100D */ + WIFI_SUBCMD_SET_COUNTRY_CODE, /* 0x100E */ + /* Add more sub commands here */ + GSCAN_SUBCMD_SET_EPNO_SSID, /* 0x100F */ + + WIFI_SUBCMD_SET_SSID_WHITE_LIST, /* 0x1010 */ + WIFI_SUBCMD_SET_ROAM_PARAMS, /* 0x1011 */ + WIFI_SUBCMD_ENABLE_LAZY_ROAM, /* 0x1012 */ + WIFI_SUBCMD_SET_BSSID_PREF, /* 0x1013 */ + WIFI_SUBCMD_SET_BSSID_BLACKLIST, /* 0x1014 */ + + GSCAN_SUBCMD_ANQPO_CONFIG, /* 0x1015 */ + WIFI_SUBCMD_SET_RSSI_MONITOR, /* 0x1016 */ + WIFI_SUBCMD_CONFIG_ND_OFFLOAD, /* 0x1017 */ + /* Add more sub commands here */ + + GSCAN_SUBCMD_MAX, + + RTT_SUBCMD_SET_CONFIG = ANDROID_NL80211_SUBCMD_RTT_RANGE_START, + RTT_SUBCMD_CANCEL_CONFIG, + RTT_SUBCMD_GETCAPABILITY, + + APF_SUBCMD_GET_CAPABILITIES = ANDROID_NL80211_SUBCMD_PKT_FILTER_RANGE_START, + APF_SUBCMD_SET_FILTER, + + LOGGER_START_LOGGING = ANDROID_NL80211_SUBCMD_DEBUG_RANGE_START, + LOGGER_TRIGGER_MEM_DUMP, + LOGGER_GET_MEM_DUMP, + LOGGER_GET_VER, + LOGGER_GET_RING_STATUS, + LOGGER_GET_RING_DATA, + LOGGER_GET_FEATURE, + LOGGER_RESET_LOGGING, + LOGGER_TRIGGER_DRIVER_MEM_DUMP, + LOGGER_GET_DRIVER_MEM_DUMP, + LOGGER_START_PKT_FATE_MONITORING, + LOGGER_GET_TX_PKT_FATES, + LOGGER_GET_RX_PKT_FATES, + + WIFI_OFFLOAD_SUBCMD_START_MKEEP_ALIVE = ANDROID_NL80211_SUBCMD_WIFI_OFFLOAD_RANGE_START, + WIFI_OFFLOAD_SUBCMD_STOP_MKEEP_ALIVE, + + VENDOR_SUBCMD_MAX +}; + +enum gscan_attributes { + GSCAN_ATTRIBUTE_NUM_BUCKETS = 10, + GSCAN_ATTRIBUTE_BASE_PERIOD, + GSCAN_ATTRIBUTE_BUCKETS_BAND, + GSCAN_ATTRIBUTE_BUCKET_ID, + GSCAN_ATTRIBUTE_BUCKET_PERIOD, + GSCAN_ATTRIBUTE_BUCKET_NUM_CHANNELS, + GSCAN_ATTRIBUTE_BUCKET_CHANNELS, + GSCAN_ATTRIBUTE_NUM_AP_PER_SCAN, + GSCAN_ATTRIBUTE_REPORT_THRESHOLD, + GSCAN_ATTRIBUTE_NUM_SCANS_TO_CACHE, + GSCAN_ATTRIBUTE_BAND = GSCAN_ATTRIBUTE_BUCKETS_BAND, + + GSCAN_ATTRIBUTE_ENABLE_FEATURE = 20, + GSCAN_ATTRIBUTE_SCAN_RESULTS_COMPLETE, + GSCAN_ATTRIBUTE_FLUSH_FEATURE, + GSCAN_ATTRIBUTE_ENABLE_FULL_SCAN_RESULTS, + GSCAN_ATTRIBUTE_REPORT_EVENTS, + /* remaining reserved for additional attributes */ + GSCAN_ATTRIBUTE_NUM_OF_RESULTS = 30, + GSCAN_ATTRIBUTE_FLUSH_RESULTS, + GSCAN_ATTRIBUTE_SCAN_RESULTS, /* flat array of wifi_scan_result */ + GSCAN_ATTRIBUTE_SCAN_ID, /* indicates scan number */ + GSCAN_ATTRIBUTE_SCAN_FLAGS, /* indicates if scan was aborted */ + GSCAN_ATTRIBUTE_AP_FLAGS, /* flags on significant change event */ + GSCAN_ATTRIBUTE_NUM_CHANNELS, + GSCAN_ATTRIBUTE_CHANNEL_LIST, + + /* remaining reserved for additional attributes */ + + GSCAN_ATTRIBUTE_SSID = 40, + GSCAN_ATTRIBUTE_BSSID, + GSCAN_ATTRIBUTE_CHANNEL, + GSCAN_ATTRIBUTE_RSSI, + GSCAN_ATTRIBUTE_TIMESTAMP, + GSCAN_ATTRIBUTE_RTT, + GSCAN_ATTRIBUTE_RTTSD, + + /* remaining reserved for additional attributes */ + + GSCAN_ATTRIBUTE_HOTLIST_BSSIDS = 50, + GSCAN_ATTRIBUTE_RSSI_LOW, + GSCAN_ATTRIBUTE_RSSI_HIGH, + GSCAN_ATTRIBUTE_HOSTLIST_BSSID_ELEM, + GSCAN_ATTRIBUTE_HOTLIST_FLUSH, + + /* remaining reserved for additional attributes */ + GSCAN_ATTRIBUTE_RSSI_SAMPLE_SIZE = 60, + GSCAN_ATTRIBUTE_LOST_AP_SAMPLE_SIZE, + GSCAN_ATTRIBUTE_MIN_BREACHING, + GSCAN_ATTRIBUTE_SIGNIFICANT_CHANGE_BSSIDS, + GSCAN_ATTRIBUTE_SIGNIFICANT_CHANGE_FLUSH, + GSCAN_ATTRIBUTE_MAX +}; + +enum gscan_bucket_attributes { + GSCAN_ATTRIBUTE_CH_BUCKET_1, + GSCAN_ATTRIBUTE_CH_BUCKET_2, + GSCAN_ATTRIBUTE_CH_BUCKET_3, + GSCAN_ATTRIBUTE_CH_BUCKET_4, + GSCAN_ATTRIBUTE_CH_BUCKET_5, + GSCAN_ATTRIBUTE_CH_BUCKET_6, + GSCAN_ATTRIBUTE_CH_BUCKET_7 +}; + +enum gscan_ch_attributes { + GSCAN_ATTRIBUTE_CH_ID_1, + GSCAN_ATTRIBUTE_CH_ID_2, + GSCAN_ATTRIBUTE_CH_ID_3, + GSCAN_ATTRIBUTE_CH_ID_4, + GSCAN_ATTRIBUTE_CH_ID_5, + GSCAN_ATTRIBUTE_CH_ID_6, + GSCAN_ATTRIBUTE_CH_ID_7 +}; + +enum wifi_rssi_monitor_attr { + RSSI_MONITOR_ATTRIBUTE_MAX_RSSI, + RSSI_MONITOR_ATTRIBUTE_MIN_RSSI, + RSSI_MONITOR_ATTRIBUTE_START, +}; + + +enum rtt_attributes { + RTT_ATTRIBUTE_TARGET_CNT, + RTT_ATTRIBUTE_TARGET_INFO, + RTT_ATTRIBUTE_TARGET_MAC, + RTT_ATTRIBUTE_TARGET_TYPE, + RTT_ATTRIBUTE_TARGET_PEER, + RTT_ATTRIBUTE_TARGET_CHAN, + RTT_ATTRIBUTE_TARGET_MODE, + RTT_ATTRIBUTE_TARGET_INTERVAL, + RTT_ATTRIBUTE_TARGET_NUM_MEASUREMENT, + RTT_ATTRIBUTE_TARGET_NUM_PKT, + RTT_ATTRIBUTE_TARGET_NUM_RETRY +}; + +enum logger_attributes { + LOGGER_ATTRIBUTE_GET_DRIVER, + LOGGER_ATTRIBUTE_GET_FW, + LOGGER_ATTRIBUTE_RING_ID, + LOGGER_ATTRIBUTE_RING_NAME, + LOGGER_ATTRIBUTE_RING_FLAGS, + LOGGER_ATTRIBUTE_LOG_LEVEL, + LOGGER_ATTRIBUTE_LOG_TIME_INTVAL, + LOGGER_ATTRIBUTE_LOG_MIN_DATA_SIZE, + LOGGER_ATTRIBUTE_FW_DUMP_LEN, + LOGGER_ATTRIBUTE_FW_DUMP_DATA, + LOGGERG_ATTRIBUTE_RING_DATA, + LOGGER_ATTRIBUTE_RING_STATUS, + LOGGER_ATTRIBUTE_RING_NUM +}; +typedef enum rtw_vendor_event { + RTK_RESERVED1, + RTK_RESERVED2, + GSCAN_EVENT_SIGNIFICANT_CHANGE_RESULTS , + GSCAN_EVENT_HOTLIST_RESULTS_FOUND, + GSCAN_EVENT_SCAN_RESULTS_AVAILABLE, + GSCAN_EVENT_FULL_SCAN_RESULTS, + RTT_EVENT_COMPLETE, + GSCAN_EVENT_COMPLETE_SCAN, + GSCAN_EVENT_HOTLIST_RESULTS_LOST, + GSCAN_EVENT_EPNO_EVENT, + GOOGLE_DEBUG_RING_EVENT, + GOOGLE_DEBUG_MEM_DUMP_EVENT, + GSCAN_EVENT_ANQPO_HOTSPOT_MATCH, + GOOGLE_RSSI_MONITOR_EVENT +} rtw_vendor_event_t; + +enum andr_wifi_feature_set_attr { + ANDR_WIFI_ATTRIBUTE_NUM_FEATURE_SET, + ANDR_WIFI_ATTRIBUTE_FEATURE_SET, + ANDR_WIFI_ATTRIBUTE_RANDOM_MAC_OUI, + ANDR_WIFI_ATTRIBUTE_NODFS_SET, + ANDR_WIFI_ATTRIBUTE_COUNTRY, + ANDR_WIFI_ATTRIBUTE_ND_OFFLOAD_VALUE + // Add more attribute here +}; + +typedef enum rtw_vendor_gscan_attribute { + ATTR_START_GSCAN, + ATTR_STOP_GSCAN, + ATTR_SET_SCAN_BATCH_CFG_ID, /* set batch scan params */ + ATTR_SET_SCAN_GEOFENCE_CFG_ID, /* set list of bssids to track */ + ATTR_SET_SCAN_SIGNIFICANT_CFG_ID, /* set list of bssids, rssi threshold etc.. */ + ATTR_SET_SCAN_CFG_ID, /* set common scan config params here */ + ATTR_GET_GSCAN_CAPABILITIES_ID, + /* Add more sub commands here */ + ATTR_GSCAN_MAX +} rtw_vendor_gscan_attribute_t; + +typedef enum gscan_batch_attribute { + ATTR_GSCAN_BATCH_BESTN, + ATTR_GSCAN_BATCH_MSCAN, + ATTR_GSCAN_BATCH_BUFFER_THRESHOLD +} gscan_batch_attribute_t; + +typedef enum gscan_geofence_attribute { + ATTR_GSCAN_NUM_HOTLIST_BSSID, + ATTR_GSCAN_HOTLIST_BSSID +} gscan_geofence_attribute_t; + +typedef enum gscan_complete_event { + WIFI_SCAN_BUFFER_FULL, + WIFI_SCAN_COMPLETE +} gscan_complete_event_t; +/* wifi_hal.h */ +/* WiFi Common definitions */ +typedef unsigned char byte; +typedef int wifi_request_id; +typedef int wifi_channel; // indicates channel frequency in MHz +typedef int wifi_rssi; +typedef byte mac_addr[6]; +typedef byte oui[3]; +typedef int64_t wifi_timestamp; // In microseconds (us) +typedef int64_t wifi_timespan; // In picoseconds (ps) + +struct wifi_info; +struct wifi_interface_info; +typedef struct wifi_info *wifi_handle; +typedef struct wifi_interface_info *wifi_interface_handle; + +/* channel operating width */ +typedef enum { + WIFI_CHAN_WIDTH_20 = 0, + WIFI_CHAN_WIDTH_40 = 1, + WIFI_CHAN_WIDTH_80 = 2, + WIFI_CHAN_WIDTH_160 = 3, + WIFI_CHAN_WIDTH_80P80 = 4, + WIFI_CHAN_WIDTH_5 = 5, + WIFI_CHAN_WIDTH_10 = 6, + WIFI_CHAN_WIDTH_INVALID = -1 +} wifi_channel_width; + +typedef int wifi_radio; + +typedef struct { + wifi_channel_width width; + int center_frequency0; + int center_frequency1; + int primary_frequency; +} wifi_channel_spec; + +typedef enum { + WIFI_SUCCESS = 0, + WIFI_ERROR_NONE = 0, + WIFI_ERROR_UNKNOWN = -1, + WIFI_ERROR_UNINITIALIZED = -2, + WIFI_ERROR_NOT_SUPPORTED = -3, + WIFI_ERROR_NOT_AVAILABLE = -4, // Not available right now, but try later + WIFI_ERROR_INVALID_ARGS = -5, + WIFI_ERROR_INVALID_REQUEST_ID = -6, + WIFI_ERROR_TIMED_OUT = -7, + WIFI_ERROR_TOO_MANY_REQUESTS = -8, // Too many instances of this request + WIFI_ERROR_OUT_OF_MEMORY = -9, + WIFI_ERROR_BUSY = -10, +} wifi_error; + +typedef int wifi_ring_buffer_id; +/* ring buffer params */ +/** + * written_bytes and read_bytes implement a producer consumer API + * hence written_bytes >= read_bytes + * a modulo arithmetic of the buffer size has to be applied to those counters: + * actual offset into ring buffer = written_bytes % ring_buffer_byte_size + * + */ +typedef struct { + u8 name[32]; + u32 flags; + wifi_ring_buffer_id ring_id; // unique integer representing the ring + u32 ring_buffer_byte_size; // total memory size allocated for the buffer + u32 verbose_level; // verbose level for ring buffer + u32 written_bytes; // number of bytes that was written to the buffer by driver, + // monotonously increasing integer + u32 read_bytes; // number of bytes that was read from the buffer by user land, + // monotonously increasing integer + u32 written_records; // number of records that was written to the buffer by driver, + // monotonously increasing integer +} wifi_ring_buffer_status; + +#ifdef CONFIG_RTW_CFGVENDOR_LLSTATS +#define STATS_MAJOR_VERSION 1 +#define STATS_MINOR_VERSION 0 +#define STATS_MICRO_VERSION 0 + +typedef enum { + WIFI_DISCONNECTED = 0, + WIFI_AUTHENTICATING = 1, + WIFI_ASSOCIATING = 2, + WIFI_ASSOCIATED = 3, + WIFI_EAPOL_STARTED = 4, // if done by firmware/driver + WIFI_EAPOL_COMPLETED = 5, // if done by firmware/driver +} wifi_connection_state; + +typedef enum { + WIFI_ROAMING_IDLE = 0, + WIFI_ROAMING_ACTIVE = 1, +} wifi_roam_state; + +typedef enum { + WIFI_INTERFACE_STA = 0, + WIFI_INTERFACE_SOFTAP = 1, + WIFI_INTERFACE_IBSS = 2, + WIFI_INTERFACE_P2P_CLIENT = 3, + WIFI_INTERFACE_P2P_GO = 4, + WIFI_INTERFACE_NAN = 5, + WIFI_INTERFACE_MESH = 6, + WIFI_INTERFACE_UNKNOWN = -1 + } wifi_interface_mode; + +#define WIFI_CAPABILITY_QOS 0x00000001 // set for QOS association +#define WIFI_CAPABILITY_PROTECTED 0x00000002 // set for protected association (802.11 beacon frame control protected bit set) +#define WIFI_CAPABILITY_INTERWORKING 0x00000004 // set if 802.11 Extended Capabilities element interworking bit is set +#define WIFI_CAPABILITY_HS20 0x00000008 // set for HS20 association +#define WIFI_CAPABILITY_SSID_UTF8 0x00000010 // set is 802.11 Extended Capabilities element UTF-8 SSID bit is set +#define WIFI_CAPABILITY_COUNTRY 0x00000020 // set is 802.11 Country Element is present + +typedef struct { + wifi_interface_mode mode; // interface mode + u8 mac_addr[6]; // interface mac address (self) + wifi_connection_state state; // connection state (valid for STA, CLI only) + wifi_roam_state roaming; // roaming state + u32 capabilities; // WIFI_CAPABILITY_XXX (self) + u8 ssid[33]; // null terminated SSID + u8 bssid[6]; // bssid + u8 ap_country_str[3]; // country string advertised by AP + u8 country_str[3]; // country string for this association +} wifi_interface_link_layer_info; + +/* channel information */ +typedef struct { + wifi_channel_width width; // channel width (20, 40, 80, 80+80, 160) + wifi_channel center_freq; // primary 20 MHz channel + wifi_channel center_freq0; // center frequency (MHz) first segment + wifi_channel center_freq1; // center frequency (MHz) second segment +} wifi_channel_info; + +/* wifi rate */ +typedef struct { + u32 preamble :3; // 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved + u32 nss :2; // 0:1x1, 1:2x2, 3:3x3, 4:4x4 + u32 bw :3; // 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz + u32 rateMcsIdx :8; // OFDM/CCK rate code would be as per ieee std in the units of 0.5mbps + // HT/VHT it would be mcs index + u32 reserved :16; // reserved + u32 bitrate; // units of 100 Kbps +} wifi_rate; + +/* channel statistics */ +typedef struct { + wifi_channel_info channel; // channel + u32 on_time; // msecs the radio is awake (32 bits number accruing over time) + u32 cca_busy_time; // msecs the CCA register is busy (32 bits number accruing over time) +} wifi_channel_stat; + +// Max number of tx power levels. The actual number vary per device and is specified by |num_tx_levels| +#define RADIO_STAT_MAX_TX_LEVELS 256 + +/* Internal radio statistics structure in the driver */ +typedef struct { + wifi_radio radio; // wifi radio (if multiple radio supported) + u32 on_time; // msecs the radio is awake (32 bits number accruing over time) + u32 tx_time; // msecs the radio is transmitting (32 bits number accruing over time) + u32 rx_time; // msecs the radio is in active receive (32 bits number accruing over time) + u32 on_time_scan; // msecs the radio is awake due to all scan (32 bits number accruing over time) + u32 on_time_nbd; // msecs the radio is awake due to NAN (32 bits number accruing over time) + u32 on_time_gscan; // msecs the radio is awake due to G?scan (32 bits number accruing over time) + u32 on_time_roam_scan; // msecs the radio is awake due to roam?scan (32 bits number accruing over time) + u32 on_time_pno_scan; // msecs the radio is awake due to PNO scan (32 bits number accruing over time) + u32 on_time_hs20; // msecs the radio is awake due to HS2.0 scans and GAS exchange (32 bits number accruing over time) + u32 num_channels; // number of channels + wifi_channel_stat channels[]; // channel statistics +} wifi_radio_stat_internal; + +/** + * Packet statistics reporting by firmware is performed on MPDU basi (i.e. counters increase by 1 for each MPDU) + * As well, "data packet" in associated comments, shall be interpreted as 802.11 data packet, + * that is, 802.11 frame control subtype == 2 and excluding management and control frames. + * + * As an example, in the case of transmission of an MSDU fragmented in 16 MPDUs which are transmitted + * OTA in a 16 units long a-mpdu, for which a block ack is received with 5 bits set: + * tx_mpdu : shall increase by 5 + * retries : shall increase by 16 + * tx_ampdu : shall increase by 1 + * data packet counters shall not increase regardless of the number of BAR potentially sent by device for this a-mpdu + * data packet counters shall not increase regardless of the number of BA received by device for this a-mpdu + * + * For each subsequent retransmission of the 11 remaining non ACK'ed mpdus + * (regardless of the fact that they are transmitted in a-mpdu or not) + * retries : shall increase by 1 + * + * If no subsequent BA or ACK are received from AP, until packet lifetime expires for those 11 packet that were not ACK'ed + * mpdu_lost : shall increase by 11 + */ + +/* per rate statistics */ +typedef struct { + wifi_rate rate; // rate information + u32 tx_mpdu; // number of successfully transmitted data pkts (ACK rcvd) + u32 rx_mpdu; // number of received data pkts + u32 mpdu_lost; // number of data packet losses (no ACK) + u32 retries; // total number of data pkt retries + u32 retries_short; // number of short data pkt retries + u32 retries_long; // number of long data pkt retries +} wifi_rate_stat; + +/* access categories */ +typedef enum { + WIFI_AC_VO = 0, + WIFI_AC_VI = 1, + WIFI_AC_BE = 2, + WIFI_AC_BK = 3, + WIFI_AC_MAX = 4, +} wifi_traffic_ac; + +/* wifi peer type */ +typedef enum +{ + WIFI_PEER_STA, + WIFI_PEER_AP, + WIFI_PEER_P2P_GO, + WIFI_PEER_P2P_CLIENT, + WIFI_PEER_NAN, + WIFI_PEER_TDLS, + WIFI_PEER_INVALID, +} wifi_peer_type; + +/* per peer statistics */ +typedef struct { + wifi_peer_type type; // peer type (AP, TDLS, GO etc.) + u8 peer_mac_address[6]; // mac address + u32 capabilities; // peer WIFI_CAPABILITY_XXX + u32 num_rate; // number of rates + wifi_rate_stat rate_stats[]; // per rate statistics, number of entries = num_rate +} wifi_peer_info; + +/* Per access category statistics */ +typedef struct { + wifi_traffic_ac ac; // access category (VI, VO, BE, BK) + u32 tx_mpdu; // number of successfully transmitted unicast data pkts (ACK rcvd) + u32 rx_mpdu; // number of received unicast data packets + u32 tx_mcast; // number of succesfully transmitted multicast data packets + // STA case: implies ACK received from AP for the unicast packet in which mcast pkt was sent + u32 rx_mcast; // number of received multicast data packets + u32 rx_ampdu; // number of received unicast a-mpdus; support of this counter is optional + u32 tx_ampdu; // number of transmitted unicast a-mpdus; support of this counter is optional + u32 mpdu_lost; // number of data pkt losses (no ACK) + u32 retries; // total number of data pkt retries + u32 retries_short; // number of short data pkt retries + u32 retries_long; // number of long data pkt retries + u32 contention_time_min; // data pkt min contention time (usecs) + u32 contention_time_max; // data pkt max contention time (usecs) + u32 contention_time_avg; // data pkt avg contention time (usecs) + u32 contention_num_samples; // num of data pkts used for contention statistics +} wifi_wmm_ac_stat; + +/* interface statistics */ +typedef struct { + wifi_interface_handle iface; // wifi interface + wifi_interface_link_layer_info info; // current state of the interface + u32 beacon_rx; // access point beacon received count from connected AP + u64 average_tsf_offset; // average beacon offset encountered (beacon_TSF - TBTT) + // The average_tsf_offset field is used so as to calculate the + // typical beacon contention time on the channel as well may be + // used to debug beacon synchronization and related power consumption issue + u32 leaky_ap_detected; // indicate that this AP typically leaks packets beyond the driver guard time. + u32 leaky_ap_avg_num_frames_leaked; // average number of frame leaked by AP after frame with PM bit set was ACK'ed by AP + u32 leaky_ap_guard_time; // guard time currently in force (when implementing IEEE power management based on + // frame control PM bit), How long driver waits before shutting down the radio and + // after receiving an ACK for a data frame with PM bit set) + u32 mgmt_rx; // access point mgmt frames received count from connected AP (including Beacon) + u32 mgmt_action_rx; // action frames received count + u32 mgmt_action_tx; // action frames transmit count + wifi_rssi rssi_mgmt; // access Point Beacon and Management frames RSSI (averaged) + wifi_rssi rssi_data; // access Point Data Frames RSSI (averaged) from connected AP + wifi_rssi rssi_ack; // access Point ACK RSSI (averaged) from connected AP + wifi_wmm_ac_stat ac[WIFI_AC_MAX]; // per ac data packet statistics + u32 num_peers; // number of peers + wifi_peer_info peer_info[]; // per peer statistics +} wifi_iface_stat; + +/* configuration params */ +typedef struct { + u32 mpdu_size_threshold; // threshold to classify the pkts as short or long + // packet size < mpdu_size_threshold => short + u32 aggressive_statistics_gathering; // set for field debug mode. Driver should collect all statistics regardless of performance impact. +} wifi_link_layer_params; + +#define RSSI_MONITOR_EVT_VERSION 1 +typedef struct { + u8 version; + s8 cur_rssi; + mac_addr BSSID; +} rssi_monitor_evt; + + +/* wifi statistics bitmap */ +#define WIFI_STATS_RADIO 0x00000001 // all radio statistics +#define WIFI_STATS_RADIO_CCA 0x00000002 // cca_busy_time (within radio statistics) +#define WIFI_STATS_RADIO_CHANNELS 0x00000004 // all channel statistics (within radio statistics) +#define WIFI_STATS_RADIO_SCAN 0x00000008 // all scan statistics (within radio statistics) +#define WIFI_STATS_IFACE 0x00000010 // all interface statistics +#define WIFI_STATS_IFACE_TXRATE 0x00000020 // all tx rate statistics (within interface statistics) +#define WIFI_STATS_IFACE_AC 0x00000040 // all ac statistics (within interface statistics) +#define WIFI_STATS_IFACE_CONTENTION 0x00000080 // all contention (min, max, avg) statistics (within ac statisctics) + +#endif /* CONFIG_RTW_CFGVENDOR_LLSTATS */ + + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) || defined(RTW_VENDOR_EXT_SUPPORT) +extern int rtw_cfgvendor_attach(struct wiphy *wiphy); +extern int rtw_cfgvendor_detach(struct wiphy *wiphy); +extern int rtw_cfgvendor_send_async_event(struct wiphy *wiphy, + struct net_device *dev, int event_id, const void *data, int len); +#if defined(GSCAN_SUPPORT) && 0 +extern int rtw_cfgvendor_send_hotlist_event(struct wiphy *wiphy, + struct net_device *dev, void *data, int len, rtw_vendor_event_t event); +#endif +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0)) || defined(RTW_VENDOR_EXT_SUPPORT) */ + +#ifdef CONFIG_RTW_CFGVENDOR_RSSIMONITOR +void rtw_cfgvendor_rssi_monitor_evt(_adapter *padapter); +#endif + +#ifdef CONFIG_RTW_CFGVENDOR_RANDOM_MAC_OUI +void rtw_hal_pno_random_gen_mac_addr(PADAPTER adapter); +#endif + +#endif /* _RTW_CFGVENDOR_H_ */ diff --git a/os_dep/linux/rtw_proc.c b/os_dep/linux/rtw_proc.c new file mode 100755 index 0000000..1b0d362 --- /dev/null +++ b/os_dep/linux/rtw_proc.c @@ -0,0 +1,6292 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2019 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include /* tolower() */ +#include +#include +#include "rtw_proc.h" +#include + +#ifdef CONFIG_PROC_DEBUG + +static struct proc_dir_entry *rtw_proc = NULL; + +inline struct proc_dir_entry *get_rtw_drv_proc(void) +{ + return rtw_proc; +} + +#define RTW_PROC_NAME DRV_NAME + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 9, 0)) +#define file_inode(file) ((file)->f_dentry->d_inode) +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 10, 0)) +#define PDE_DATA(inode) PDE((inode))->data +#define proc_get_parent_data(inode) PDE((inode))->parent->data +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 17, 0)) +#define PDE_DATA(inode) pde_data(inode) +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 24)) +#define get_proc_net proc_net +#else +#define get_proc_net init_net.proc_net +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 10, 0)) +int single_open_size(struct file *file, int (*show)(struct seq_file *, void *), + void *data, size_t size) +{ + char *buf = kmalloc(size, GFP_KERNEL); + int ret; + if (!buf) + return -ENOMEM; + ret = single_open(file, show, data); + if (ret) { + kfree(buf); + return ret; + } + ((struct seq_file *)file->private_data)->buf = buf; + ((struct seq_file *)file->private_data)->size = size; + return 0; +} +#endif + +inline struct proc_dir_entry *rtw_proc_create_dir(const char *name, struct proc_dir_entry *parent, void *data) +{ + struct proc_dir_entry *entry; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 10, 0)) + entry = proc_mkdir_data(name, S_IRUGO | S_IXUGO, parent, data); +#else + /* entry = proc_mkdir_mode(name, S_IRUGO|S_IXUGO, parent); */ + entry = proc_mkdir(name, parent); + if (entry) + entry->data = data; +#endif + + return entry; +} + +inline struct proc_dir_entry *rtw_proc_create_entry(const char *name, struct proc_dir_entry *parent, + const struct rtw_proc_ops *fops, void * data) +{ + struct proc_dir_entry *entry; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 26)) + entry = proc_create_data(name, S_IFREG | S_IRUGO | S_IWUGO, parent, fops, data); +#else + entry = create_proc_entry(name, S_IFREG | S_IRUGO | S_IWUGO, parent); + if (entry) { + entry->data = data; + entry->proc_fops = fops; + } +#endif + + return entry; +} + +static int proc_get_dummy(struct seq_file *m, void *v) +{ + return 0; +} + +static int proc_get_drv_version(struct seq_file *m, void *v) +{ + dump_drv_version(m); + return 0; +} + +static int proc_get_log_level(struct seq_file *m, void *v) +{ + dump_log_level(m); + return 0; +} + +static int proc_get_drv_cfg(struct seq_file *m, void *v) +{ + dump_drv_cfg(m); + return 0; +} + +static ssize_t proc_set_log_level(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + int log_level; + + if (count < 1) + return -EINVAL; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + +#ifdef CONFIG_RTW_DEBUG + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d ", &log_level); + + if (num == 1 && + log_level >= _DRV_NONE_ && log_level <= _DRV_MAX_) { + rtw_drv_log_level = log_level; + printk("rtw_drv_log_level:%d\n", rtw_drv_log_level); + } + } else + return -EFAULT; +#else + printk("CONFIG_RTW_DEBUG is disabled\n"); +#endif + + return count; +} + +#ifdef DBG_MEM_ALLOC +static int proc_get_mstat(struct seq_file *m, void *v) +{ + rtw_mstat_dump(m); + return 0; +} +#endif /* DBG_MEM_ALLOC */ + +static int proc_get_country_chplan_map(struct seq_file *m, void *v) +{ + dump_country_chplan_map(m); + return 0; +} + +static int proc_get_chplan_id_list(struct seq_file *m, void *v) +{ + dump_chplan_id_list(m); + return 0; +} + +#ifdef CONFIG_RTW_DEBUG +static int proc_get_chplan_test(struct seq_file *m, void *v) +{ + dump_chplan_test(m); + return 0; +} +#endif + +static int proc_get_chplan_ver(struct seq_file *m, void *v) +{ + dump_chplan_ver(m); + return 0; +} + +static int proc_get_global_op_class(struct seq_file *m, void *v) +{ + dump_global_op_class(m); + return 0; +} + +#ifdef CONFIG_RTW_DEBUG +static int proc_get_hw_rate_map_test(struct seq_file *m, void *v) +{ + dump_hw_rate_map_test(m); + return 0; +} +#endif + +#ifdef RTW_HALMAC +extern void rtw_halmac_get_version(char *str, u32 len); + +static int proc_get_halmac_info(struct seq_file *m, void *v) +{ + char ver[30] = {0}; + + + rtw_halmac_get_version(ver, 30); + RTW_PRINT_SEL(m, "version: %s\n", ver); + + return 0; +} +#endif + +/* +* rtw_drv_proc: +* init/deinit when register/unregister driver +*/ +const struct rtw_proc_hdl drv_proc_hdls[] = { + RTW_PROC_HDL_SSEQ("ver_info", proc_get_drv_version, NULL), + RTW_PROC_HDL_SSEQ("log_level", proc_get_log_level, proc_set_log_level), + RTW_PROC_HDL_SSEQ("drv_cfg", proc_get_drv_cfg, NULL), +#ifdef DBG_MEM_ALLOC + RTW_PROC_HDL_SSEQ("mstat", proc_get_mstat, NULL), +#endif /* DBG_MEM_ALLOC */ + RTW_PROC_HDL_SSEQ("country_chplan_map", proc_get_country_chplan_map, NULL), + RTW_PROC_HDL_SSEQ("chplan_id_list", proc_get_chplan_id_list, NULL), +#ifdef CONFIG_RTW_DEBUG + RTW_PROC_HDL_SSEQ("chplan_test", proc_get_chplan_test, NULL), +#endif + RTW_PROC_HDL_SSEQ("chplan_ver", proc_get_chplan_ver, NULL), + RTW_PROC_HDL_SSEQ("global_op_class", proc_get_global_op_class, NULL), +#ifdef CONFIG_RTW_DEBUG + RTW_PROC_HDL_SSEQ("hw_rate_map_test", proc_get_hw_rate_map_test, NULL), +#endif +#ifdef RTW_HALMAC + RTW_PROC_HDL_SSEQ("halmac_info", proc_get_halmac_info, NULL), +#endif /* RTW_HALMAC */ +}; + +const int drv_proc_hdls_num = sizeof(drv_proc_hdls) / sizeof(struct rtw_proc_hdl); + +static int rtw_drv_proc_open(struct inode *inode, struct file *file) +{ + /* struct net_device *dev = proc_get_parent_data(inode); */ + ssize_t index = (ssize_t)PDE_DATA(inode); + const struct rtw_proc_hdl *hdl = drv_proc_hdls + index; + void *private = NULL; + + if (hdl->type == RTW_PROC_HDL_TYPE_SEQ) { + int res = seq_open(file, hdl->u.seq_op); + + if (res == 0) + ((struct seq_file *)file->private_data)->private = private; + + return res; + } else if (hdl->type == RTW_PROC_HDL_TYPE_SSEQ) { + int (*show)(struct seq_file *, void *) = hdl->u.show ? hdl->u.show : proc_get_dummy; + + return single_open(file, show, private); + } else if (hdl->type == RTW_PROC_HDL_TYPE_SZSEQ) { + int (*show)(struct seq_file *, void *) = hdl->u.sz.show ? hdl->u.sz.show : proc_get_dummy; + + return single_open_size(file, show, private, hdl->u.sz.size); + } else { + return -EROFS; + } +} + +static ssize_t rtw_drv_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) +{ + ssize_t index = (ssize_t)PDE_DATA(file_inode(file)); + const struct rtw_proc_hdl *hdl = drv_proc_hdls + index; + ssize_t (*write)(struct file *, const char __user *, size_t, loff_t *, void *) = hdl->write; + + if (write) + return write(file, buffer, count, pos, NULL); + + return -EROFS; +} + +static const struct rtw_proc_ops rtw_drv_proc_seq_fops = { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) + .proc_open = rtw_drv_proc_open, + .proc_read = seq_read, + .proc_lseek = seq_lseek, + .proc_release = seq_release, + .proc_write = rtw_drv_proc_write, +#else + .owner = THIS_MODULE, + .open = rtw_drv_proc_open, + .read = seq_read, + .llseek = seq_lseek, + .release = seq_release, + .write = rtw_drv_proc_write, +#endif +}; + +static const struct rtw_proc_ops rtw_drv_proc_sseq_fops = { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) + .proc_open = rtw_drv_proc_open, + .proc_read = seq_read, + .proc_lseek = seq_lseek, + .proc_release = single_release, + .proc_write = rtw_drv_proc_write, +#else + .owner = THIS_MODULE, + .open = rtw_drv_proc_open, + .read = seq_read, + .llseek = seq_lseek, + .release = single_release, + .write = rtw_drv_proc_write, +#endif +}; + +int rtw_drv_proc_init(void) +{ + int ret = _FAIL; + ssize_t i; + struct proc_dir_entry *entry = NULL; + + if (rtw_proc != NULL) { + rtw_warn_on(1); + goto exit; + } + + rtw_proc = rtw_proc_create_dir(RTW_PROC_NAME, get_proc_net, NULL); + + if (rtw_proc == NULL) { + rtw_warn_on(1); + goto exit; + } + + for (i = 0; i < drv_proc_hdls_num; i++) { + if (drv_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SEQ) + entry = rtw_proc_create_entry(drv_proc_hdls[i].name, rtw_proc, &rtw_drv_proc_seq_fops, (void *)i); + else if (drv_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SSEQ || + drv_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SZSEQ) + entry = rtw_proc_create_entry(drv_proc_hdls[i].name, rtw_proc, &rtw_drv_proc_sseq_fops, (void *)i); + else + entry = NULL; + + if (!entry) { + rtw_warn_on(1); + goto exit; + } + } + + ret = _SUCCESS; + +exit: + return ret; +} + +void rtw_drv_proc_deinit(void) +{ + int i; + + if (rtw_proc == NULL) + return; + + for (i = 0; i < drv_proc_hdls_num; i++) + remove_proc_entry(drv_proc_hdls[i].name, rtw_proc); + + remove_proc_entry(RTW_PROC_NAME, get_proc_net); + rtw_proc = NULL; +} + +#ifndef RTW_SEQ_FILE_TEST +#define RTW_SEQ_FILE_TEST 0 +#endif + +#if RTW_SEQ_FILE_TEST +#define RTW_SEQ_FILE_TEST_SHOW_LIMIT 300 +static void *proc_start_seq_file_test(struct seq_file *m, loff_t *pos) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); + if (*pos >= RTW_SEQ_FILE_TEST_SHOW_LIMIT) { + RTW_PRINT(FUNC_ADPT_FMT" pos:%llu, out of range return\n", FUNC_ADPT_ARG(adapter), *pos); + return NULL; + } + + RTW_PRINT(FUNC_ADPT_FMT" return pos:%lld\n", FUNC_ADPT_ARG(adapter), *pos); + return pos; +} +void proc_stop_seq_file_test(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(adapter)); +} + +void *proc_next_seq_file_test(struct seq_file *m, void *v, loff_t *pos) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + (*pos)++; + if (*pos >= RTW_SEQ_FILE_TEST_SHOW_LIMIT) { + RTW_PRINT(FUNC_ADPT_FMT" pos:%lld, out of range return\n", FUNC_ADPT_ARG(adapter), *pos); + return NULL; + } + + RTW_PRINT(FUNC_ADPT_FMT" return pos:%lld\n", FUNC_ADPT_ARG(adapter), *pos); + return pos; +} + +static int proc_get_seq_file_test(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + u32 pos = *((loff_t *)(v)); + RTW_PRINT(FUNC_ADPT_FMT" pos:%d\n", FUNC_ADPT_ARG(adapter), pos); + RTW_PRINT_SEL(m, FUNC_ADPT_FMT" pos:%d\n", FUNC_ADPT_ARG(adapter), pos); + return 0; +} + +struct seq_operations seq_file_test = { + .start = proc_start_seq_file_test, + .stop = proc_stop_seq_file_test, + .next = proc_next_seq_file_test, + .show = proc_get_seq_file_test, +}; +#endif /* RTW_SEQ_FILE_TEST */ + +#ifdef CONFIG_SDIO_HCI +static int proc_get_sd_f0_reg_dump(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + sd_f0_reg_dump(m, adapter); + + return 0; +} + +static int proc_get_sdio_local_reg_dump(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + sdio_local_reg_dump(m, adapter); + + return 0; +} +static int proc_get_sdio_card_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_sdio_card_info(m, adapter_to_dvobj(adapter)); + + return 0; +} + +#ifdef CONFIG_SDIO_RECVBUF_AGGREGATION +int proc_get_sdio_recvbuf_aggregation(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = GET_PRIMARY_ADAPTER((_adapter *)rtw_netdev_priv(dev)); + struct recv_priv *recvpriv = &adapter->recvpriv; + + RTW_PRINT_SEL(m, "%d\n", recvpriv->recvbuf_agg); + + return 0; +} + +ssize_t proc_set_sdio_recvbuf_aggregation(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = GET_PRIMARY_ADAPTER((_adapter *)rtw_netdev_priv(dev)); + struct recv_priv *recvpriv = &adapter->recvpriv; + + char tmp[32]; + u8 enable; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu", &enable); + + if (num >= 1) + recvpriv->recvbuf_agg = enable ? 1 : 0; + } + + return count; +} +#endif /* CONFIG_SDIO_RECVBUF_AGGREGATION */ + +#ifdef CONFIG_SDIO_RECVBUF_PWAIT +int proc_get_sdio_recvbuf_pwait(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = GET_PRIMARY_ADAPTER((_adapter *)rtw_netdev_priv(dev)); + struct recv_priv *recvpriv = &adapter->recvpriv; + + dump_recvbuf_pwait_conf(m, recvpriv); + + return 0; +} + +ssize_t proc_set_sdio_recvbuf_pwait(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ +#ifdef CONFIG_SDIO_RECVBUF_PWAIT_RUNTIME_ADJUST + struct net_device *dev = data; + _adapter *adapter = GET_PRIMARY_ADAPTER((_adapter *)rtw_netdev_priv(dev)); + struct recv_priv *recvpriv = &adapter->recvpriv; + + char tmp[64]; + char type[64]; + s32 time; + s32 cnt_lmt; + + if (count < 3) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%s %d %d", type, &time, &cnt_lmt); + int i; + + if (num < 3) + return -EINVAL; + + for (i = 0; i < RTW_PWAIT_TYPE_NUM; i++) + if (strncmp(_rtw_pwait_type_str[i], type, strlen(_rtw_pwait_type_str[i])) == 0) + break; + + if (i < RTW_PWAIT_TYPE_NUM && recvbuf_pwait_config_req(recvpriv, i, time, cnt_lmt) != _SUCCESS) + return -EINVAL; + } + return count; +#else + return -EFAULT; +#endif /* CONFIG_SDIO_RECVBUF_PWAIT_RUNTIME_ADJUST */ +} +#endif /* CONFIG_SDIO_RECVBUF_PWAIT */ + +#ifdef DBG_SDIO +static int proc_get_sdio_dbg(struct seq_file *m, void *v) +{ + struct net_device *dev; + struct _ADAPTER *a; + struct dvobj_priv *d; + struct sdio_data *sdio; + + + dev = m->private; + a = (struct _ADAPTER *)rtw_netdev_priv(dev); + d = adapter_to_dvobj(a); + sdio = &d->intf_data; + + dump_sdio_card_info(m, d); + + RTW_PRINT_SEL(m, "CMD52 error cnt: %d\n", sdio->cmd52_err_cnt); + RTW_PRINT_SEL(m, "CMD53 error cnt: %d\n", sdio->cmd53_err_cnt); + +#if (DBG_SDIO >= 3) + RTW_PRINT_SEL(m, "dbg: %s\n", sdio->dbg_enable?"enable":"disable"); + RTW_PRINT_SEL(m, "err_stop: %s\n", sdio->err_stop?"enable":"disable"); + RTW_PRINT_SEL(m, "err_test: %s\n", sdio->err_test?"enable":"disable"); + RTW_PRINT_SEL(m, "err_test_triggered: %s\n", + sdio->err_test_triggered?"yes":"no"); +#endif /* DBG_SDIO >= 3 */ + +#if (DBG_SDIO >= 2) + RTW_PRINT_SEL(m, "I/O error dump mark: %d\n", sdio->reg_dump_mark); + if (sdio->reg_dump_mark) { + if (sdio->dbg_msg) + RTW_PRINT_SEL(m, "debug messages: %s\n", sdio->dbg_msg); + if (sdio->reg_mac) + RTW_BUF_DUMP_SEL(_DRV_ALWAYS_, m, "MAC register:", + _TRUE, sdio->reg_mac, 0x800); + if (sdio->reg_mac_ext) + RTW_BUF_DUMP_SEL(_DRV_ALWAYS_, m, "MAC EXT register:", + _TRUE, sdio->reg_mac_ext, 0x800); + if (sdio->reg_local) + RTW_BUF_DUMP_SEL(_DRV_ALWAYS_, m, "SDIO Local register:", + _TRUE, sdio->reg_local, 0x100); + if (sdio->reg_cia) + RTW_BUF_DUMP_SEL(_DRV_ALWAYS_, m, "SDIO CIA register:", + _TRUE, sdio->reg_cia, 0x200); + } +#endif /* DBG_SDIO >= 2 */ + + return 0; +} + +#if (DBG_SDIO >= 2) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 0, 0)) +#define strnicmp strncasecmp +#endif /* Linux kernel >= 4.0.0 */ +void rtw_sdio_dbg_reg_free(struct dvobj_priv *d); +#endif /* DBG_SDIO >= 2 */ + +ssize_t proc_set_sdio_dbg(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ +#if (DBG_SDIO >= 2) + struct net_device *dev = data; + struct dvobj_priv *d; + struct _ADAPTER *a; + struct sdio_data *sdio; + char tmp[32], cmd[32] = {0}; + int num; + + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + a = (struct _ADAPTER *)rtw_netdev_priv(dev); + d = adapter_to_dvobj(a); + sdio = &d->intf_data; + + if (buffer && !copy_from_user(tmp, buffer, count)) { + num = sscanf(tmp, "%s", cmd); + + if (num >= 1) { + if (strnicmp(cmd, "reg_reset", 10) == 0) { + sdio->reg_dump_mark = 0; + goto exit; + } + if (strnicmp(cmd, "reg_free", 9) == 0) { + rtw_sdio_dbg_reg_free(d); + sdio->reg_dump_mark = 0; + goto exit; + } +#if (DBG_SDIO >= 3) + if (strnicmp(cmd, "dbg_enable", 11) == 0) { + sdio->dbg_enable = 1; + goto exit; + } + if (strnicmp(cmd, "dbg_disable", 12) == 0) { + sdio->dbg_enable = 0; + goto exit; + } + if (strnicmp(cmd, "err_stop", 9) == 0) { + sdio->err_stop = 1; + goto exit; + } + if (strnicmp(cmd, "err_stop_disable", 16) == 0) { + sdio->err_stop = 0; + goto exit; + } + if (strnicmp(cmd, "err_test", 9) == 0) { + sdio->err_test_triggered = 0; + sdio->err_test = 1; + goto exit; + } +#endif /* DBG_SDIO >= 3 */ + } + + return -EINVAL; + } + +exit: +#endif /* DBG_SDIO >= 2 */ + return count; +} +#endif /* DBG_SDIO */ +#endif /* CONFIG_SDIO_HCI */ + +static int proc_get_fw_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_dump_fw_info(m, adapter); + return 0; +} +static int proc_get_mac_reg_dump(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + mac_reg_dump(m, adapter); + + return 0; +} + +static int proc_get_bb_reg_dump(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + bb_reg_dump(m, adapter); + + return 0; +} + +static int proc_get_bb_reg_dump_ex(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + bb_reg_dump_ex(m, adapter); + + return 0; +} + +static int proc_get_rf_reg_dump(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rf_reg_dump(m, adapter); + + return 0; +} + +#ifdef CONFIG_RTW_LED +int proc_get_led_config(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_led_config(m, adapter); + + return 0; +} + +ssize_t proc_set_led_config(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32]; + u8 strategy; + u8 iface_en_mask; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %hhx", &strategy, &iface_en_mask); + + if (num >= 1) + rtw_led_set_strategy(adapter, strategy); + if (num >= 2) + rtw_led_set_iface_en_mask(adapter, iface_en_mask); + } + + return count; +} +#endif /* CONFIG_RTW_LED */ + +#ifdef CONFIG_AP_MODE +int proc_get_aid_status(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_aid_status(m, adapter); + + return 0; +} + +ssize_t proc_set_aid_status(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_priv *stapriv = &adapter->stapriv; + + char tmp[32]; + u8 rr; + u16 started_aid; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %hu", &rr, &started_aid); + + if (num >= 1) + stapriv->rr_aid = rr ? 1 : 0; + if (num >= 2) { + started_aid = started_aid % (stapriv->max_aid + 1); + stapriv->started_aid = started_aid ? started_aid : 1; + } + } + + return count; +} + +int proc_get_ap_isolate(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "%d\n", adapter->mlmepriv.ap_isolate); + + return 0; +} + +ssize_t proc_set_ap_isolate(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int ap_isolate; + int num = sscanf(tmp, "%d", &ap_isolate); + + if (num >= 1) + adapter->mlmepriv.ap_isolate = ap_isolate ? 1 : 0; + } + + return count; +} + +#if CONFIG_RTW_AP_DATA_BMC_TO_UC +static int proc_get_ap_b2u_flags(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + + if (MLME_IS_AP(adapter)) + dump_ap_b2u_flags(m, adapter); + + return 0; +} + +static ssize_t proc_set_ap_b2u_flags(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u8 src, fwd; + int num = sscanf(tmp, "%hhx %hhx", &src, &fwd); + + if (num >= 1) + adapter->b2u_flags_ap_src = src; + if (num >= 2) + adapter->b2u_flags_ap_fwd = fwd; + } + + return count; +} +#endif /* CONFIG_RTW_AP_DATA_BMC_TO_UC */ +#endif /* CONFIG_AP_MODE */ + +static int proc_get_dump_tx_rate_bmp(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_tx_rate_bmp(m, adapter_to_dvobj(adapter)); + + return 0; +} + +static int proc_get_dump_adapters_status(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_adapters_status(m, adapter_to_dvobj(adapter)); + + return 0; +} + +#ifdef CONFIG_RTW_CUSTOMER_STR +static int proc_get_customer_str(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + u8 cstr[RTW_CUSTOMER_STR_LEN]; + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + if (rtw_pwr_wakeup(adapter) == _FAIL) + goto exit; + + if (rtw_hal_customer_str_read(adapter, cstr) != _SUCCESS) + goto exit; + + RTW_PRINT_SEL(m, RTW_CUSTOMER_STR_FMT"\n", RTW_CUSTOMER_STR_ARG(cstr)); + +exit: + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); + return 0; +} +#endif /* CONFIG_RTW_CUSTOMER_STR */ + +#ifdef CONFIG_SCAN_BACKOP +static int proc_get_backop_flags_sta(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + RTW_PRINT_SEL(m, "0x%02x\n", mlmeext_scan_backop_flags_sta(mlmeext)); + + return 0; +} + +static ssize_t proc_set_backop_flags_sta(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + char tmp[32]; + u8 flags; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &flags); + + if (num == 1) + mlmeext_assign_scan_backop_flags_sta(mlmeext, flags); + } + + return count; +} + +#ifdef CONFIG_AP_MODE +static int proc_get_backop_flags_ap(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + RTW_PRINT_SEL(m, "0x%02x\n", mlmeext_scan_backop_flags_ap(mlmeext)); + + return 0; +} + +static ssize_t proc_set_backop_flags_ap(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + char tmp[32]; + u8 flags; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &flags); + + if (num == 1) + mlmeext_assign_scan_backop_flags_ap(mlmeext, flags); + } + + return count; +} +#endif /* CONFIG_AP_MODE */ + +#ifdef CONFIG_RTW_MESH +static int proc_get_backop_flags_mesh(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + RTW_PRINT_SEL(m, "0x%02x\n", mlmeext_scan_backop_flags_mesh(mlmeext)); + + return 0; +} + +static ssize_t proc_set_backop_flags_mesh(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + + char tmp[32]; + u8 flags; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &flags); + + if (num == 1) + mlmeext_assign_scan_backop_flags_mesh(mlmeext, flags); + } + + return count; +} +#endif /* CONFIG_RTW_MESH */ + +#endif /* CONFIG_SCAN_BACKOP */ + +#if defined(CONFIG_LPS_PG) && defined(CONFIG_RTL8822C) +static int proc_get_lps_pg_debug(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + struct dm_struct *dm = adapter_to_phydm(adapter); + + rtw_run_in_thread_cmd(adapter, ((void *)(odm_lps_pg_debug_8822c)), dm); + + return 0; +} +#endif + +/* gpio setting */ +#ifdef CONFIG_GPIO_API +static ssize_t proc_set_config_gpio(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32] = {0}; + int num = 0, gpio_pin = 0, gpio_mode = 0; /* gpio_mode:0 input 1:output; */ + + if (count < 2) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + num = sscanf(tmp, "%d %d", &gpio_pin, &gpio_mode); + RTW_INFO("num=%d gpio_pin=%d mode=%d\n", num, gpio_pin, gpio_mode); + padapter->pre_gpio_pin = gpio_pin; + + if (gpio_mode == 0 || gpio_mode == 1) + rtw_hal_config_gpio(padapter, gpio_pin, gpio_mode); + } + return count; + +} +static ssize_t proc_set_gpio_output_value(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32] = {0}; + int num = 0, gpio_pin = 0, pin_mode = 0; /* pin_mode: 1 high 0:low */ + + if (count < 2) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + num = sscanf(tmp, "%d %d", &gpio_pin, &pin_mode); + RTW_INFO("num=%d gpio_pin=%d pin_high=%d\n", num, gpio_pin, pin_mode); + padapter->pre_gpio_pin = gpio_pin; + + if (pin_mode == 0 || pin_mode == 1) + rtw_hal_set_gpio_output_value(padapter, gpio_pin, pin_mode); + } + return count; +} +static int proc_get_gpio(struct seq_file *m, void *v) +{ + u8 gpioreturnvalue = 0; + struct net_device *dev = m->private; + + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + if (!padapter) + return -EFAULT; + gpioreturnvalue = rtw_hal_get_gpio(padapter, padapter->pre_gpio_pin); + RTW_PRINT_SEL(m, "get_gpio %d:%d\n", padapter->pre_gpio_pin, gpioreturnvalue); + + return 0; + +} +static ssize_t proc_set_gpio(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32] = {0}; + int num = 0, gpio_pin = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + num = sscanf(tmp, "%d", &gpio_pin); + RTW_INFO("num=%d gpio_pin=%d\n", num, gpio_pin); + padapter->pre_gpio_pin = gpio_pin; + + } + return count; +} +#endif + +static ssize_t proc_set_rx_info_msg(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct recv_priv *precvpriv = &(padapter->recvpriv); + char tmp[32] = {0}; + int phy_info_flag = 0; + + if (!padapter) + return -EFAULT; + + if (count < 1) { + RTW_INFO("argument size is less than 1\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%d", &phy_info_flag); + + if (num == 1) + precvpriv->store_law_data_flag = (BOOLEAN) phy_info_flag; + + /*RTW_INFO("precvpriv->store_law_data_flag = %d\n",( BOOLEAN )(precvpriv->store_law_data_flag));*/ + } + return count; +} +static int proc_get_rx_info_msg(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_hal_set_odm_var(padapter, HAL_ODM_RX_Dframe_INFO, m, _FALSE); + return 0; +} +static int proc_get_tx_info_msg(struct seq_file *m, void *v) +{ + _irqL irqL; + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_info *psta; + u8 bc_addr[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; + u8 null_addr[ETH_ALEN] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct sta_priv *pstapriv = &padapter->stapriv; + int i; + _list *plist, *phead; + u8 current_rate_id = 0, current_sgi = 0; + + char *BW, *status; + + _enter_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + if (MLME_IS_STA(padapter)) + status = "station mode"; + else if (MLME_IS_AP(padapter)) + status = "AP mode"; + else if (MLME_IS_MESH(padapter)) + status = "mesh mode"; + else + status = " "; + _RTW_PRINT_SEL(m, "status=%s\n", status); + for (i = 0; i < NUM_STA; i++) { + phead = &(pstapriv->sta_hash[i]); + plist = get_next(phead); + + while ((rtw_end_of_queue_search(phead, plist)) == _FALSE) { + + psta = LIST_CONTAINOR(plist, struct sta_info, hash_list); + + plist = get_next(plist); + + if ((_rtw_memcmp(psta->cmn.mac_addr, bc_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, null_addr, ETH_ALEN) != _TRUE) + && (_rtw_memcmp(psta->cmn.mac_addr, adapter_mac_addr(padapter), ETH_ALEN) != _TRUE)) { + + switch (psta->cmn.bw_mode) { + + case CHANNEL_WIDTH_20: + BW = "20M"; + break; + + case CHANNEL_WIDTH_40: + BW = "40M"; + break; + + case CHANNEL_WIDTH_80: + BW = "80M"; + break; + + case CHANNEL_WIDTH_160: + BW = "160M"; + break; + + default: + BW = ""; + break; + } + current_rate_id = rtw_get_current_tx_rate(adapter, psta); + current_sgi = rtw_get_current_tx_sgi(adapter, psta); + + RTW_PRINT_SEL(m, "==============================\n"); + _RTW_PRINT_SEL(m, "macaddr=" MAC_FMT"\n", MAC_ARG(psta->cmn.mac_addr)); + _RTW_PRINT_SEL(m, "Tx_Data_Rate=%s\n", HDATA_RATE(current_rate_id)); + _RTW_PRINT_SEL(m, "BW=%s,sgi=%u\n", BW, current_sgi); + + } + } + } + + _exit_critical_bh(&pstapriv->sta_hash_lock, &irqL); + + return 0; + +} + + +static int proc_get_linked_info_dump(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + if (padapter) + RTW_PRINT_SEL(m, "linked_info_dump :%s\n", (padapter->bLinkInfoDump) ? "enable" : "disable"); + + return 0; +} + + +static ssize_t proc_set_linked_info_dump(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32] = {0}; + int mode = 0, pre_mode = 0; + int num = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + pre_mode = padapter->bLinkInfoDump; + RTW_INFO("pre_mode=%d\n", pre_mode); + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + num = sscanf(tmp, "%d ", &mode); + RTW_INFO("num=%d mode=%d\n", num, mode); + + if (num != 1) { + RTW_INFO("argument number is wrong\n"); + return -EFAULT; + } + + if (mode == 1 || (mode == 0 && pre_mode == 1)) /* not consider pwr_saving 0: */ + padapter->bLinkInfoDump = mode; + + else if ((mode == 2) || (mode == 0 && pre_mode == 2)) { /* consider power_saving */ + /* RTW_INFO("linked_info_dump =%s\n", (padapter->bLinkInfoDump)?"enable":"disable") */ + linked_info_dump(padapter, mode); + } + } + return count; +} + + +static int proc_get_sta_tp_dump(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + if (padapter) + RTW_PRINT_SEL(m, "sta_tp_dump :%s\n", (padapter->bsta_tp_dump) ? "enable" : "disable"); + + return 0; +} + +static ssize_t proc_set_sta_tp_dump(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32] = {0}; + int mode = 0; + int num = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + num = sscanf(tmp, "%d ", &mode); + + if (num != 1) { + RTW_INFO("argument number is wrong\n"); + return -EFAULT; + } + if (padapter) + padapter->bsta_tp_dump = mode; + } + return count; +} + +static int proc_get_sta_tp_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + if (padapter) + rtw_sta_traffic_info(m, padapter); + + return 0; +} + +static int proc_get_turboedca_ctrl(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + + if (hal_data) { + + u32 edca_param; + + if (hal_data->dis_turboedca == 0) + RTW_PRINT_SEL(m, "Turbo-EDCA : %s\n", "Enable"); + else + RTW_PRINT_SEL(m, "Turbo-EDCA : %s, mode=%d, edca_param_mode=0x%x\n", "Disable", hal_data->dis_turboedca, hal_data->edca_param_mode); + + + rtw_hal_get_hwreg(padapter, HW_VAR_AC_PARAM_BE, (u8 *)(&edca_param)); + + _RTW_PRINT_SEL(m, "PARAM_BE:0x%x\n", edca_param); + + } + + return 0; +} + +static ssize_t proc_set_turboedca_ctrl(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter); + char tmp[32] = {0}; + int mode = 0, num = 0; + u32 param_mode = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) + return -EFAULT; + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + num = sscanf(tmp, "%d %x", &mode, ¶m_mode); + + if (num < 1 || num > 2) { + RTW_INFO("argument number is wrong\n"); + return -EFAULT; + } + + /* 0: enable turboedca, + 1: disable turboedca, + 2: disable turboedca and setting EDCA parameter based on the input parameter + > 2 : currently reset to 0 */ + + if (mode > 2) + mode = 0; + + hal_data->dis_turboedca = mode; + + hal_data->edca_param_mode = 0; /* init. value */ + + RTW_INFO("dis_turboedca mode = 0x%x\n", hal_data->dis_turboedca); + + if (num == 2) { + + hal_data->edca_param_mode = param_mode; + + RTW_INFO("param_mode = 0x%x\n", param_mode); + } + + } + + return count; + +} + +static int proc_get_mac_qinfo(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_hal_get_hwreg(adapter, HW_VAR_DUMP_MAC_QUEUE_INFO, (u8 *)m); + + return 0; +} + +int proc_get_wifi_spec(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + RTW_PRINT_SEL(m, "wifi_spec=%d\n", pregpriv->wifi_spec); + return 0; +} + +static int proc_get_chan_plan(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_cur_chset(m, adapter_to_rfctl(adapter)); + return 0; +} + +static ssize_t proc_set_chan_plan(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 chan_plan = RTW_CHPLAN_UNSPECIFIED; + + if (!padapter) + return -EFAULT; + + if (count < 1) { + RTW_INFO("argument size is less than 1\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%hhx", &chan_plan); + if (num != 1) + return count; + } + + rtw_set_channel_plan(padapter, chan_plan); + + return count; +} + +static int proc_get_country_code(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + if (rfctl->country_ent) + dump_country_chplan(m, rfctl->country_ent); + else + RTW_PRINT_SEL(m, "unspecified\n"); + + return 0; +} + +static ssize_t proc_set_country_code(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + char alpha2[2]; + int num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%c%c", &alpha2[0], &alpha2[1]); + if (num != 2) + return count; + + rtw_set_country(padapter, alpha2); + +exit: + return count; +} + +static int cap_spt_op_class_ch_detail = 0; + +static int proc_get_cap_spt_op_class_ch(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_cap_spt_op_class_ch(m , adapter_to_rfctl(adapter), cap_spt_op_class_ch_detail); + return 0; +} + +static ssize_t proc_set_cap_spt_op_class_ch(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + int num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%d", &cap_spt_op_class_ch_detail); + +exit: + return count; +} + +static int reg_spt_op_class_ch_detail = 0; + +static int proc_get_reg_spt_op_class_ch(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_reg_spt_op_class_ch(m , adapter_to_rfctl(adapter), reg_spt_op_class_ch_detail); + return 0; +} + +static ssize_t proc_set_reg_spt_op_class_ch(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + int num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%d", ®_spt_op_class_ch_detail); + +exit: + return count; +} + +static int cur_spt_op_class_ch_detail = 0; + +static int proc_get_cur_spt_op_class_ch(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_cur_spt_op_class_ch(m , adapter_to_rfctl(adapter), cur_spt_op_class_ch_detail); + return 0; +} + +static ssize_t proc_set_cur_spt_op_class_ch(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + int num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%d", &cur_spt_op_class_ch_detail); + +exit: + return count; +} + +#if CONFIG_RTW_MACADDR_ACL +static int proc_get_macaddr_acl(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_macaddr_acl(m, adapter); + return 0; +} + +ssize_t proc_set_macaddr_acl(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[17 * NUM_ACL + 32] = {0}; + u8 period; + char cmd[32]; + u8 mode; + u8 addr[ETH_ALEN]; + +#define MAC_ACL_CMD_MODE 0 +#define MAC_ACL_CMD_ADD 1 +#define MAC_ACL_CMD_DEL 2 +#define MAC_ACL_CMD_CLR 3 +#define MAC_ACL_CMD_NUM 4 + + static const char * const mac_acl_cmd_str[] = { + "mode", + "add", + "del", + "clr", + }; + u8 cmd_id = MAC_ACL_CMD_NUM; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + /* + * mode [] + * mode + * add [] + * del [] + * clr + */ + char *c, *next; + int i; + u8 is_bcast; + + next = tmp; + c = strsep(&next, " \t"); + if (!c || sscanf(c, "%hhu", &period) != 1) + goto exit; + + if (period >= RTW_ACL_PERIOD_NUM) { + RTW_WARN(FUNC_ADPT_FMT" invalid period:%u", FUNC_ADPT_ARG(adapter), period); + goto exit; + } + + c = strsep(&next, " \t"); + if (!c || sscanf(c, "%s", cmd) != 1) + goto exit; + + for (i = 0; i < MAC_ACL_CMD_NUM; i++) + if (strcmp(mac_acl_cmd_str[i], cmd) == 0) + cmd_id = i; + + switch (cmd_id) { + case MAC_ACL_CMD_MODE: + c = strsep(&next, " \t"); + if (!c || sscanf(c, "%hhu", &mode) != 1) + goto exit; + + if (mode >= RTW_ACL_MODE_MAX) { + RTW_WARN(FUNC_ADPT_FMT" invalid mode:%u", FUNC_ADPT_ARG(adapter), mode); + goto exit; + } + break; + + case MAC_ACL_CMD_ADD: + case MAC_ACL_CMD_DEL: + break; + + case MAC_ACL_CMD_CLR: + /* clear settings */ + rtw_macaddr_acl_clear(adapter, period); + goto exit; + + default: + RTW_WARN(FUNC_ADPT_FMT" invalid cmd:\"%s\"", FUNC_ADPT_ARG(adapter), cmd); + goto exit; + } + + /* check for macaddr list */ + c = strsep(&next, " \t"); + if (!c && cmd_id == MAC_ACL_CMD_MODE) { + /* set mode only */ + rtw_set_macaddr_acl(adapter, period, mode); + goto exit; + } + + if (cmd_id == MAC_ACL_CMD_MODE) { + /* set mode and entire macaddr list */ + rtw_macaddr_acl_clear(adapter, period); + rtw_set_macaddr_acl(adapter, period, mode); + } + + while (c != NULL) { + if (sscanf(c, MAC_SFMT, MAC_SARG(addr)) != 6) + break; + + is_bcast = is_broadcast_mac_addr(addr); + if (is_bcast + || rtw_check_invalid_mac_address(addr, 0) == _FALSE + ) { + if (cmd_id == MAC_ACL_CMD_DEL) { + rtw_acl_remove_sta(adapter, period, addr); + if (is_bcast) + break; + } else if (!is_bcast) + rtw_acl_add_sta(adapter, period, addr); + } + + c = strsep(&next, " \t"); + } + } + +exit: + return count; +} +#endif /* CONFIG_RTW_MACADDR_ACL */ + +#if CONFIG_RTW_PRE_LINK_STA +static int proc_get_pre_link_sta(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_pre_link_sta_ctl(m, &adapter->stapriv); + return 0; +} + +ssize_t proc_set_pre_link_sta(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct mlme_priv *mlme = &adapter->mlmepriv; + struct mlme_ext_priv *mlmeext = &adapter->mlmeextpriv; + char tmp[17 * RTW_PRE_LINK_STA_NUM + 32] = {0}; + char arg0[16] = {0}; + u8 addr[ETH_ALEN]; + +#define PRE_LINK_STA_CMD_RESET 0 +#define PRE_LINK_STA_CMD_ADD 1 +#define PRE_LINK_STA_CMD_DEL 2 +#define PRE_LINK_STA_CMD_NUM 3 + + static const char * const pre_link_sta_cmd_str[] = { + "reset", + "add", + "del" + }; + u8 cmd_id = PRE_LINK_STA_CMD_NUM; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + /* cmd [] */ + char *c, *next; + int i; + + next = tmp; + c = strsep(&next, " \t"); + + if (sscanf(c, "%s", arg0) != 1) + goto exit; + + for (i = 0; i < PRE_LINK_STA_CMD_NUM; i++) + if (strcmp(pre_link_sta_cmd_str[i], arg0) == 0) + cmd_id = i; + + switch (cmd_id) { + case PRE_LINK_STA_CMD_RESET: + rtw_pre_link_sta_ctl_reset(&adapter->stapriv); + goto exit; + case PRE_LINK_STA_CMD_ADD: + case PRE_LINK_STA_CMD_DEL: + break; + default: + goto exit; + } + + /* macaddr list */ + c = strsep(&next, " \t"); + while (c != NULL) { + if (sscanf(c, MAC_SFMT, MAC_SARG(addr)) != 6) + break; + + if (rtw_check_invalid_mac_address(addr, 0) == _FALSE) { + if (cmd_id == PRE_LINK_STA_CMD_ADD) + rtw_pre_link_sta_add(&adapter->stapriv, addr); + else + rtw_pre_link_sta_del(&adapter->stapriv, addr); + } + + c = strsep(&next, " \t"); + } + } + +exit: + return count; +} +#endif /* CONFIG_RTW_PRE_LINK_STA */ + +static int proc_get_ch_sel_policy(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + RTW_PRINT_SEL(m, "%-16s\n", "within_same_band"); + + RTW_PRINT_SEL(m, "%16d\n", rfctl->ch_sel_within_same_band); + + return 0; +} + +static ssize_t proc_set_ch_sel_policy(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + char tmp[32]; + u8 within_sb; + int num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%hhu", &within_sb); + if (num >= 1) + rfctl->ch_sel_within_same_band = within_sb ? 1 : 0; + +exit: + return count; +} + +#ifdef CONFIG_DFS_MASTER +static int proc_get_dfs_test_case(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + RTW_PRINT_SEL(m, "%-24s %-19s\n", "radar_detect_trigger_non", "choose_dfs_ch_first"); + RTW_PRINT_SEL(m, "%24hhu %19hhu\n" + , rfctl->dbg_dfs_radar_detect_trigger_non + , rfctl->dbg_dfs_choose_dfs_ch_first + ); + + return 0; +} + +static ssize_t proc_set_dfs_test_case(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + char tmp[32]; + u8 radar_detect_trigger_non; + u8 choose_dfs_ch_first; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%hhu %hhu", &radar_detect_trigger_non, &choose_dfs_ch_first); + + if (num >= 1) + rfctl->dbg_dfs_radar_detect_trigger_non = radar_detect_trigger_non; + if (num >= 2) + rfctl->dbg_dfs_choose_dfs_ch_first = choose_dfs_ch_first; + } + + return count; +} + +ssize_t proc_set_update_non_ocp(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + char tmp[32]; + u8 ch, bw = CHANNEL_WIDTH_20, offset = HAL_PRIME_CHNL_OFFSET_DONT_CARE; + int ms = -1; + bool updated = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %hhu %hhu %d", &ch, &bw, &offset, &ms); + + if (num < 1 || (bw != CHANNEL_WIDTH_20 && num < 3)) + goto exit; + + if (bw == CHANNEL_WIDTH_20) + updated = rtw_chset_update_non_ocp_ms(rfctl->channel_set + , ch, bw, HAL_PRIME_CHNL_OFFSET_DONT_CARE, ms); + else + updated = rtw_chset_update_non_ocp_ms(rfctl->channel_set + , ch, bw, offset, ms); + + if (updated) { + u8 cch = rtw_get_center_ch(ch, bw, offset); + + rtw_nlrtw_nop_start_event(adapter, cch, bw); + } + } + +exit: + return count; +} + +ssize_t proc_set_radar_detect(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + char tmp[32]; + u8 fake_radar_detect_cnt = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu", &fake_radar_detect_cnt); + + if (num < 1) + goto exit; + + rfctl->dbg_dfs_fake_radar_detect_cnt = fake_radar_detect_cnt; + } + +exit: + return count; +} + +static int proc_get_dfs_ch_sel_e_flags(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + RTW_PRINT_SEL(m, "0x%02x\n", rfctl->dfs_ch_sel_e_flags); + + return 0; +} + +static ssize_t proc_set_dfs_ch_sel_e_flags(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + char tmp[32]; + u8 e_flags; + int num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%hhx", &e_flags); + if (num != 1) + goto exit; + + rfctl->dfs_ch_sel_e_flags = e_flags; + +exit: + return count; +} + +static int proc_get_dfs_ch_sel_d_flags(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + RTW_PRINT_SEL(m, "0x%02x\n", rfctl->dfs_ch_sel_d_flags); + + return 0; +} + +static ssize_t proc_set_dfs_ch_sel_d_flags(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + char tmp[32]; + u8 d_flags; + int num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%hhx", &d_flags); + if (num != 1) + goto exit; + + rfctl->dfs_ch_sel_d_flags = d_flags; + +exit: + return count; +} + +#if CONFIG_DFS_SLAVE_WITH_RADAR_DETECT +static int proc_get_dfs_slave_with_rd(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + RTW_PRINT_SEL(m, "%u\n", rfctl->dfs_slave_with_rd); + + return 0; +} + +static ssize_t proc_set_dfs_slave_with_rd(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + char tmp[32]; + u8 rd; + int num; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%hhu", &rd); + if (num != 1) + goto exit; + + rd = rd ? 1 : 0; + + if (rfctl->dfs_slave_with_rd != rd) { + rfctl->dfs_slave_with_rd = rd; + rtw_dfs_rd_en_decision_cmd(adapter); + } + +exit: + return count; +} +#endif /* CONFIG_DFS_SLAVE_WITH_RADAR_DETECT */ +#endif /* CONFIG_DFS_MASTER */ + +#ifdef CONFIG_80211N_HT +int proc_get_rx_ampdu_size_limit(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_regsty_rx_ampdu_size_limit(m, adapter); + + return 0; +} + +ssize_t proc_set_rx_ampdu_size_limit(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *regsty = adapter_to_regsty(adapter); + char tmp[32]; + u8 nss; + u8 limit_by_bw[4] = {0xFF}; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int i; + int num = sscanf(tmp, "%hhu %hhu %hhu %hhu %hhu" + , &nss, &limit_by_bw[0], &limit_by_bw[1], &limit_by_bw[2], &limit_by_bw[3]); + + if (num < 2) + goto exit; + if (nss == 0 || nss > 4) + goto exit; + + for (i = 0; i < num - 1; i++) + regsty->rx_ampdu_sz_limit_by_nss_bw[nss - 1][i] = limit_by_bw[i]; + + rtw_rx_ampdu_apply(adapter); + } + +exit: + return count; +} +#endif /* CONFIG_80211N_HT */ + +static int proc_get_rx_chk_limit(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "Rx chk limit : %d\n", rtw_get_rx_chk_limit(padapter)); + + return 0; +} + +static ssize_t proc_set_rx_chk_limit(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + char tmp[32]; + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + int rx_chk_limit; + + if (count < 1) { + RTW_INFO("argument size is less than 1\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%d", &rx_chk_limit); + + rtw_set_rx_chk_limit(padapter, rx_chk_limit); + } + + return count; +} + +static int proc_get_udpport(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct recv_priv *precvpriv = &(padapter->recvpriv); + + RTW_PRINT_SEL(m, "%d\n", precvpriv->sink_udpport); + return 0; +} +static ssize_t proc_set_udpport(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct recv_priv *precvpriv = &(padapter->recvpriv); + int sink_udpport = 0; + char tmp[32]; + + + if (!padapter) + return -EFAULT; + + if (count < 1) { + RTW_INFO("argument size is less than 1\n"); + return -EFAULT; + } + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d", &sink_udpport); + + if (num != 1) { + RTW_INFO("invalid input parameter number!\n"); + return count; + } + + } + precvpriv->sink_udpport = sink_udpport; + + return count; + +} + +static int proc_get_mi_ap_bc_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + u8 i; + + for (i = 0; i < dvobj->iface_nums; i++) + RTW_PRINT_SEL(m, "iface_id:%d, mac_id && sec_cam_id = %d\n", i, macid_ctl->iface_bmc[i]); + + return 0; +} +static int proc_get_macid_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct macid_ctl_t *macid_ctl = dvobj_to_macidctl(dvobj); + u8 i; + u8 null_addr[ETH_ALEN] = {0}; + u8 *macaddr; + + RTW_PRINT_SEL(m, "max_num:%u\n", macid_ctl->num); + RTW_PRINT_SEL(m, "\n"); + + RTW_PRINT_SEL(m, "used:\n"); + dump_macid_map(m, &macid_ctl->used, macid_ctl->num); + RTW_PRINT_SEL(m, "\n"); + + RTW_PRINT_SEL(m, "%-3s %-3s %-5s %-4s %-17s %-6s %-3s" + , "id", "bmc", "ifbmp", "ch_g", "macaddr", "bw", "vht"); + + if (GET_HAL_TX_NSS(adapter) > 2) + _RTW_PRINT_SEL(m, " %-10s", "rate_bmp1"); + + _RTW_PRINT_SEL(m, " %-10s %s\n", "rate_bmp0", "status"); + + for (i = 0; i < macid_ctl->num; i++) { + if (rtw_macid_is_used(macid_ctl, i) + || macid_ctl->h2c_msr[i] + ) { + if (macid_ctl->sta[i]) + macaddr = macid_ctl->sta[i]->cmn.mac_addr; + else + macaddr = null_addr; + + RTW_PRINT_SEL(m, "%3u %3u 0x%02x %4d "MAC_FMT" %6s %3u" + , i + , rtw_macid_is_bmc(macid_ctl, i) + , rtw_macid_get_iface_bmp(macid_ctl, i) + , rtw_macid_get_ch_g(macid_ctl, i) + , MAC_ARG(macaddr) + , ch_width_str(macid_ctl->bw[i]) + , macid_ctl->vht_en[i] + ); + + if (GET_HAL_TX_NSS(adapter) > 2) + _RTW_PRINT_SEL(m, " 0x%08X", macid_ctl->rate_bmp1[i]); + + _RTW_PRINT_SEL(m, " 0x%08X "H2C_MSR_FMT" %s\n" + , macid_ctl->rate_bmp0[i] + , H2C_MSR_ARG(&macid_ctl->h2c_msr[i]) + , rtw_macid_is_used(macid_ctl, i) ? "" : "[unused]" + ); + } + } + RTW_PRINT_SEL(m, "\n"); + + for (i = 0; i < H2C_MSR_ROLE_MAX; i++) { + if (macid_ctl->op_num[i]) { + RTW_PRINT_SEL(m, "%-5s op_num:%u\n" + , h2c_msr_role_str(i), macid_ctl->op_num[i]); + } + } + + return 0; +} + +static int proc_get_sec_cam(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + + RTW_PRINT_SEL(m, "sec_cap:0x%02x\n", cam_ctl->sec_cap); + RTW_PRINT_SEL(m, "flags:0x%08x\n", cam_ctl->flags); + RTW_PRINT_SEL(m, "\n"); + + RTW_PRINT_SEL(m, "max_num:%u\n", cam_ctl->num); + RTW_PRINT_SEL(m, "used:\n"); + dump_sec_cam_map(m, &cam_ctl->used, cam_ctl->num); + RTW_PRINT_SEL(m, "\n"); + + RTW_PRINT_SEL(m, "reg_scr:0x%04x\n", rtw_read16(adapter, 0x680)); + RTW_PRINT_SEL(m, "\n"); + + dump_sec_cam(m, adapter); + + return 0; +} + +static ssize_t proc_set_sec_cam(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct cam_ctl_t *cam_ctl = &dvobj->cam_ctl; + char tmp[32] = {0}; + char cmd[4]; + u8 id_1 = 0, id_2 = 0; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + /* c : clear specific cam entry */ + /* wfc : write specific cam entry from cam cache */ + /* sw : sec_cam 1/2 swap */ + + int num = sscanf(tmp, "%s %hhu %hhu", cmd, &id_1, &id_2); + + if (num < 2) + return count; + + if ((id_1 >= cam_ctl->num) || (id_2 >= cam_ctl->num)) { + RTW_ERR(FUNC_ADPT_FMT" invalid id_1:%u id_2:%u\n", FUNC_ADPT_ARG(adapter), id_1, id_2); + return count; + } + + if (strcmp("c", cmd) == 0) { + _clear_cam_entry(adapter, id_1); + adapter->securitypriv.hw_decrypted = _FALSE; /* temporarily set this for TX path to use SW enc */ + } else if (strcmp("wfc", cmd) == 0) + write_cam_from_cache(adapter, id_1); + else if (strcmp("sw", cmd) == 0) + rtw_sec_cam_swap(adapter, id_1, id_2); + else if (strcmp("cdk", cmd) == 0) + rtw_clean_dk_section(adapter); +#ifdef DBG_SEC_CAM_MOVE + else if (strcmp("sgd", cmd) == 0) + rtw_hal_move_sta_gk_to_dk(adapter); + else if (strcmp("rsd", cmd) == 0) + rtw_hal_read_sta_dk_key(adapter, id_1); +#endif + } + + return count; +} + +static int proc_get_sec_cam_cache(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_sec_cam_cache(m, adapter); + return 0; +} + +#ifdef CONFIG_AP_MODE +static ssize_t proc_set_change_bss_chbw(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + int i; + char tmp[32]; + s16 ch; + s8 bw = REQ_BW_NONE, offset = REQ_OFFSET_NONE; + u8 ifbmp = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hd %hhd %hhd %hhx", &ch, &bw, &offset, &ifbmp); + + if (num < 1 || (bw != CHANNEL_WIDTH_20 && num < 3)) + goto exit; + + if (num < 4) + ifbmp = BIT(adapter->iface_id); + else + ifbmp &= (1 << dvobj->iface_nums) - 1; + + for (i = 0; i < dvobj->iface_nums; i++) { + if (!(ifbmp & BIT(i)) || !dvobj->padapters[i]) + continue; + + if (!CHK_MLME_STATE(dvobj->padapters[i], WIFI_AP_STATE | WIFI_MESH_STATE) + || !MLME_IS_ASOC(dvobj->padapters[i])) + ifbmp &= ~BIT(i); + } + + if (ifbmp) + rtw_change_bss_chbw_cmd(adapter, RTW_CMDF_WAIT_ACK, ifbmp, 0, ch, bw, offset); + } + +exit: + return count; +} +#endif + +#if CONFIG_TX_AC_LIFETIME +static int proc_get_tx_aclt_force_val(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + dump_tx_aclt_force_val(m, dvobj); + + return 0; +} + +static ssize_t proc_set_tx_aclt_force_val(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = rtw_netdev_priv(dev); + char tmp[32] = {0}; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + struct tx_aclt_conf_t input; + int num = sscanf(tmp, "%hhx %u %u", &input.en, &input.vo_vi, &input.be_bk); + + if (num < 1) + return count; + + rtw_hal_set_tx_aclt_force_val(adapter, &input, num); + rtw_run_in_thread_cmd(adapter, ((void *)(rtw_hal_update_tx_aclt)), adapter); + } + + return count; +} + +static int proc_get_tx_aclt_flags(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + RTW_PRINT_SEL(m, "0x%02x\n", dvobj->tx_aclt_flags); + + return 0; +} + +static ssize_t proc_set_tx_aclt_flags(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = rtw_netdev_priv(dev); + char tmp[32] = {0}; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 flags; + int num = sscanf(tmp, "%hhx", &flags); + + if (num < 1) + return count; + + if (dvobj->tx_aclt_flags == flags) + return count; + + dvobj->tx_aclt_flags = flags; + + rtw_run_in_thread_cmd(adapter, ((void *)(rtw_hal_update_tx_aclt)), adapter); + } + + return count; +} + +static int proc_get_tx_aclt_confs(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + RTW_PRINT_SEL(m, "flags:0x%02x\n", dvobj->tx_aclt_flags); + dump_tx_aclt_confs(m, dvobj); + + return 0; +} + +static ssize_t proc_set_tx_aclt_confs(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = rtw_netdev_priv(dev); + char tmp[32] = {0}; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + u8 id; + struct tx_aclt_conf_t input; + int num = sscanf(tmp, "%hhu %hhx %u %u", &id, &input.en, &input.vo_vi, &input.be_bk); + + if (num < 2) + return count; + + rtw_hal_set_tx_aclt_conf(adapter, id, &input, num - 1); + rtw_run_in_thread_cmd(adapter, ((void *)(rtw_hal_update_tx_aclt)), adapter); + } + + return count; +} +#endif /* CONFIG_TX_AC_LIFETIME */ + +static int proc_get_tx_bw_mode(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "0x%02x\n", adapter->driver_tx_bw_mode); + RTW_PRINT_SEL(m, "2.4G:%s\n", ch_width_str(ADAPTER_TX_BW_2G(adapter))); + RTW_PRINT_SEL(m, "5G:%s\n", ch_width_str(ADAPTER_TX_BW_5G(adapter))); + + return 0; +} + +static void rtw_set_tx_bw_mode(struct _ADAPTER *adapter, u8 bw_mode) +{ + struct mlme_ext_priv *mlmeext = &(adapter->mlmeextpriv); + struct macid_ctl_t *macid_ctl = &adapter->dvobj->macid_ctl; + u8 update = _FALSE; + + if ((MLME_STATE(adapter) & WIFI_ASOC_STATE) + && ((mlmeext->cur_channel <= 14 && BW_MODE_2G(bw_mode) != ADAPTER_TX_BW_2G(adapter)) + || (mlmeext->cur_channel >= 36 && BW_MODE_5G(bw_mode) != ADAPTER_TX_BW_5G(adapter))) + ) { + /* RA mask update needed */ + update = _TRUE; + } + adapter->driver_tx_bw_mode = bw_mode; + + if (update == _TRUE) { + struct sta_info *sta; + int i; + + for (i = 0; i < MACID_NUM_SW_LIMIT; i++) { + sta = macid_ctl->sta[i]; + if (sta && !is_broadcast_mac_addr(sta->cmn.mac_addr)) + rtw_dm_ra_mask_wk_cmd(adapter, (u8 *)sta); + } + } +} + +static ssize_t proc_set_tx_bw_mode(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 bw_mode; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &bw_mode); + + if (num < 1 || bw_mode == adapter->driver_tx_bw_mode) + goto exit; + + rtw_set_tx_bw_mode(adapter, bw_mode); + } + +exit: + return count; +} + +static int proc_get_hal_txpwr_info(struct seq_file *m, void *v) +{ +#ifdef CONFIG_TXPWR_PG_WITH_PWR_IDX + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + + if (hal_data->txpwr_pg_mode == TXPWR_PG_WITH_PWR_IDX) { + if (hal_is_band_support(adapter, BAND_ON_2_4G)) + dump_hal_txpwr_info_2g(m, adapter, hal_spec->rfpath_num_2g, hal_data->max_tx_cnt); + + #if CONFIG_IEEE80211_BAND_5GHZ + if (hal_is_band_support(adapter, BAND_ON_5G)) + dump_hal_txpwr_info_5g(m, adapter, hal_spec->rfpath_num_5g, hal_data->max_tx_cnt); + #endif + } +#endif + + return 0; +} + +static int proc_get_target_tx_power(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_target_tx_power(m, adapter); + + return 0; +} + +static int proc_get_tx_power_by_rate(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_tx_power_by_rate(m, adapter); + + return 0; +} + +#if CONFIG_TXPWR_LIMIT +static int proc_get_tx_power_limit(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_txpwr_lmt(m, adapter); + + return 0; +} +#endif /* CONFIG_TXPWR_LIMIT */ + +static int proc_get_tpc_settings(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_txpwr_tpc_settings(m, adapter); + + return 0; +} + +static ssize_t proc_set_tpc_settings(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + char tmp[32] = {0}; + u8 mode; + u16 m_constraint; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %hu", &mode, &m_constraint); + + if (num < 1) + return count; + + if (mode >= TPC_MODE_INVALID) + return count; + + if (mode == TPC_MODE_MANUAL && num >= 2) + rfctl->tpc_manual_constraint = rtw_min(m_constraint, TPC_MANUAL_CONSTRAINT_MAX); + rfctl->tpc_mode = mode; + + if (rtw_get_hw_init_completed(adapter)) + rtw_run_in_thread_cmd_wait(adapter, ((void *)(rtw_hal_update_txpwr_level)), adapter, 2000); + } + + return count; +} + +static int proc_get_antenna_gain(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_txpwr_antenna_gain(m, adapter); + + return 0; +} + +static ssize_t proc_set_antenna_gain(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter); + + char tmp[32] = {0}; + s16 gain; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hd", &gain); + + if (num < 1) + return count; + + rfctl->antenna_gain = gain; + + if (rtw_get_hw_init_completed(adapter)) + rtw_run_in_thread_cmd_wait(adapter, ((void *)(rtw_hal_update_txpwr_level)), adapter, 2000); + } + + return count; +} + +static int proc_get_tx_power_ext_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_tx_power_ext_info(m, adapter); + + return 0; +} + +static ssize_t proc_set_tx_power_ext_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32] = {0}; + char cmd[16] = {0}; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%s", cmd); + + if (num < 1) + return count; + + #ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE + phy_free_filebuf_mask(adapter, LOAD_BB_PG_PARA_FILE | LOAD_RF_TXPWR_LMT_PARA_FILE); + #endif + + rtw_ps_deny(adapter, PS_DENY_IOCTL); + if (rtw_pwr_wakeup(adapter) == _FALSE) + goto clear_ps_deny; + + if (strcmp("default", cmd) == 0) + rtw_run_in_thread_cmd(adapter, ((void *)(phy_reload_default_tx_power_ext_info)), adapter); + else + rtw_run_in_thread_cmd(adapter, ((void *)(phy_reload_tx_power_ext_info)), adapter); + + rtw_run_in_thread_cmd_wait(adapter, ((void *)(rtw_hal_update_txpwr_level)), adapter, 2000); + +clear_ps_deny: + rtw_ps_deny_cancel(adapter, PS_DENY_IOCTL); + } + + return count; +} + +static void *proc_start_tx_power_idx(struct seq_file *m, loff_t *pos) +{ + u8 path = ((*pos) & 0xFF00) >> 8; + + if (path >= RF_PATH_MAX) + return NULL; + + return pos; +} +static void proc_stop_tx_power_idx(struct seq_file *m, void *v) +{ +} + +static void *proc_next_tx_power_idx(struct seq_file *m, void *v, loff_t *pos) +{ + u8 path = ((*pos) & 0xFF00) >> 8; + u8 rs = *pos & 0xFF; + + rs++; + if (rs >= RATE_SECTION_NUM) { + rs = 0; + path++; + } + + if (path >= RF_PATH_MAX) + return NULL; + + *pos = (path << 8) | rs; + + return pos; +} + +static int proc_get_tx_power_idx(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u32 pos = *((loff_t *)(v)); + u8 path = (pos & 0xFF00) >> 8; + u8 rs = pos & 0xFF; + enum channel_width bw = hal_data->current_channel_bw; + u8 cch = hal_data->current_channel; + + if (0) + RTW_INFO("%s path=%u, rs=%u\n", __func__, path, rs); + + if (path == RF_PATH_A && rs == CCK) + dump_tx_power_idx_title(m, adapter, bw, cch, 0); + dump_tx_power_idx_by_path_rs(m, adapter, path, rs, bw, cch, 0); + + return 0; +} + +static struct seq_operations seq_ops_tx_power_idx = { + .start = proc_start_tx_power_idx, + .stop = proc_stop_tx_power_idx, + .next = proc_next_tx_power_idx, + .show = proc_get_tx_power_idx, +}; + +static ssize_t proc_set_tx_power_idx_dump(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32] = {0}; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u8 ch, bw, offset; + u8 cch; + + int num = sscanf(tmp, "%hhu %hhu %hhu", &ch, &bw, &offset); + + if (num < 3) + return count; + + cch = rtw_get_center_ch(ch, bw, offset); + dump_tx_power_idx(RTW_DBGDUMP, adapter, bw, cch, ch); + } + + return count; +} + +static void *proc_start_txpwr_total_dbm(struct seq_file *m, loff_t *pos) +{ + u8 rs = *pos; + + if (rs >= RATE_SECTION_NUM) + return NULL; + + return pos; +} + +static void proc_stop_txpwr_total_dbm(struct seq_file *m, void *v) +{ +} + +static void *proc_next_txpwr_total_dbm(struct seq_file *m, void *v, loff_t *pos) +{ + u8 rs = *pos; + + rs++; + if (rs >= RATE_SECTION_NUM) + return NULL; + + *pos = rs; + + return pos; +} + +static int proc_get_txpwr_total_dbm(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter); + u32 pos = *((loff_t *)(v)); + u8 rs = pos; + enum channel_width bw = hal_data->current_channel_bw; + u8 cch = hal_data->current_channel; + + if (rs == CCK) + dump_txpwr_total_dbm_title(m, adapter, bw, cch, 0); + dump_txpwr_total_dbm_by_rs(m, adapter, rs, bw, cch, 0); + + return 0; +} + +static struct seq_operations seq_ops_txpwr_total_dbm = { + .start = proc_start_txpwr_total_dbm, + .stop = proc_stop_txpwr_total_dbm, + .next = proc_next_txpwr_total_dbm, + .show = proc_get_txpwr_total_dbm, +}; + +static ssize_t proc_set_txpwr_total_dbm_dump(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + char tmp[32] = {0}; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u8 ch, bw, offset; + u8 cch; + + int num = sscanf(tmp, "%hhu %hhu %hhu", &ch, &bw, &offset); + + if (num < 3) + return count; + + cch = rtw_get_center_ch(ch, bw, offset); + dump_txpwr_total_dbm(RTW_DBGDUMP, adapter, bw, cch, ch); + } + + return count; +} + +#ifdef CONFIG_RF_POWER_TRIM +static int proc_get_kfree_flag(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct kfree_data_t *kfree_data = GET_KFREE_DATA(adapter); + + RTW_PRINT_SEL(m, "0x%02x\n", kfree_data->flag); + + return 0; +} + +static ssize_t proc_set_kfree_flag(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct kfree_data_t *kfree_data = GET_KFREE_DATA(adapter); + char tmp[32] = {0}; + u8 flag; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhx", &flag); + + if (num < 1) + return count; + + kfree_data->flag = flag; + } + + return count; +} + +static int proc_get_kfree_bb_gain(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct hal_spec_t *hal_spec = GET_HAL_SPEC(adapter); + struct kfree_data_t *kfree_data = GET_KFREE_DATA(adapter); + u8 i, j; + + for (i = 0; i < BB_GAIN_NUM; i++) { + + if (i == 0) + _RTW_PRINT_SEL(m, "2G: "); +#if CONFIG_IEEE80211_BAND_5GHZ + switch (i) { + case 1: + _RTW_PRINT_SEL(m, "5GLB1: "); + break; + case 2: + _RTW_PRINT_SEL(m, "5GLB2: "); + break; + case 3: + _RTW_PRINT_SEL(m, "5GMB1: "); + break; + case 4: + _RTW_PRINT_SEL(m, "5GMB2: "); + break; + case 5: + _RTW_PRINT_SEL(m, "5GHB: "); + break; + } +#endif + for (j = 0; j < hal_spec->rf_reg_path_num; j++) + _RTW_PRINT_SEL(m, "%d ", kfree_data->bb_gain[i][j]); + _RTW_PRINT_SEL(m, "\n"); + } + + return 0; +} + +static ssize_t proc_set_kfree_bb_gain(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct kfree_data_t *kfree_data = GET_KFREE_DATA(adapter); + char tmp[BB_GAIN_NUM * RF_PATH_MAX] = {0}; + u8 chidx; + s8 bb_gain[BB_GAIN_NUM]; + char ch_band_Group[6]; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + char *c, *next; + int i = 0; + + next = tmp; + c = strsep(&next, " \t"); + + if (sscanf(c, "%s", ch_band_Group) != 1) { + RTW_INFO("Error Head Format, channel Group select\n,Please input:\t 2G , 5GLB1 , 5GLB2 , 5GMB1 , 5GMB2 , 5GHB\n"); + return count; + } + if (strcmp("2G", ch_band_Group) == 0) + chidx = BB_GAIN_2G; +#if CONFIG_IEEE80211_BAND_5GHZ + else if (strcmp("5GLB1", ch_band_Group) == 0) + chidx = BB_GAIN_5GLB1; + else if (strcmp("5GLB2", ch_band_Group) == 0) + chidx = BB_GAIN_5GLB2; + else if (strcmp("5GMB1", ch_band_Group) == 0) + chidx = BB_GAIN_5GMB1; + else if (strcmp("5GMB2", ch_band_Group) == 0) + chidx = BB_GAIN_5GMB2; + else if (strcmp("5GHB", ch_band_Group) == 0) + chidx = BB_GAIN_5GHB; +#endif /*CONFIG_IEEE80211_BAND_5GHZ*/ + else { + RTW_INFO("Error Head Format, channel Group select\n,Please input:\t 2G , 5GLB1 , 5GLB2 , 5GMB1 , 5GMB2 , 5GHB\n"); + return count; + } + c = strsep(&next, " \t"); + + while (c != NULL) { + if (sscanf(c, "%hhx", &bb_gain[i]) != 1) + break; + + kfree_data->bb_gain[chidx][i] = bb_gain[i]; + RTW_INFO("%s,kfree_data->bb_gain[%d][%d]=%x\n", __func__, chidx, i, kfree_data->bb_gain[chidx][i]); + + c = strsep(&next, " \t"); + i++; + } + + } + + return count; + +} + +static int proc_get_kfree_thermal(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct kfree_data_t *kfree_data = GET_KFREE_DATA(adapter); + + _RTW_PRINT_SEL(m, "%d\n", kfree_data->thermal); + + return 0; +} + +static ssize_t proc_set_kfree_thermal(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct kfree_data_t *kfree_data = GET_KFREE_DATA(adapter); + char tmp[32] = {0}; + s8 thermal; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhd", &thermal); + + if (num < 1) + return count; + + kfree_data->thermal = thermal; + } + + return count; +} + +static ssize_t proc_set_tx_gain_offset(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter; + char tmp[32] = {0}; + u8 rf_path; + s8 offset; + + adapter = (_adapter *)rtw_netdev_priv(dev); + if (!adapter) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = sscanf(tmp, "%hhu %hhd", &rf_path, &offset); + + if (num < 2) + return count; + + RTW_INFO("write rf_path:%u tx gain offset:%d\n", rf_path, offset); + rtw_rf_set_tx_gain_offset(adapter, rf_path, offset); + } + + return count; +} +#endif /* CONFIG_RF_POWER_TRIM */ + +#ifdef CONFIG_BT_COEXIST +ssize_t proc_set_btinfo_evt(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 btinfo[8]; + + if (count < 6) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + int num = 0; + + _rtw_memset(btinfo, 0, 8); + + num = sscanf(tmp, "%hhx %hhx %hhx %hhx %hhx %hhx %hhx %hhx" + , &btinfo[0], &btinfo[1], &btinfo[2], &btinfo[3] + , &btinfo[4], &btinfo[5], &btinfo[6], &btinfo[7]); + + if (num < 6) + return -EINVAL; + + btinfo[1] = num - 2; + + rtw_btinfo_cmd(padapter, btinfo, btinfo[1] + 2); + } + + return count; +} + +static u8 btreg_read_type = 0; +static u16 btreg_read_addr = 0; +static int btreg_read_error = 0; +static u8 btreg_write_type = 0; +static u16 btreg_write_addr = 0; +static int btreg_write_error = 0; + +static u8 *btreg_type[] = { + "rf", + "modem", + "bluewize", + "vendor", + "le" +}; + +static int btreg_parse_str(char const *input, u8 *type, u16 *addr, u16 *val) +{ + u32 num; + u8 str[80] = {0}; + u8 t = 0; + u32 a, v; + u8 i, n; + + + num = sscanf(input, "%s %x %x", str, &a, &v); + if (num < 2) { + RTW_INFO("%s: INVALID input!(%s)\n", __FUNCTION__, input); + return -EINVAL; + } + if ((num < 3) && val) { + RTW_INFO("%s: INVALID input!(%s)\n", __FUNCTION__, input); + return -EINVAL; + } + + n = sizeof(btreg_type) / sizeof(btreg_type[0]); + for (i = 0; i < n; i++) { + if (!strcasecmp(str, btreg_type[i])) { + t = i; + break; + } + } + if (i == n) { + RTW_INFO("%s: unknown type(%s)!\n", __FUNCTION__, str); + return -EINVAL; + } + + switch (t) { + case 0: + /* RF */ + if (a & 0xFFFFFF80) { + RTW_INFO("%s: INVALID address(0x%X) for type %s(%d)!\n", + __FUNCTION__, a, btreg_type[t], t); + return -EINVAL; + } + break; + case 1: + /* Modem */ + if (a & 0xFFFFFE00) { + RTW_INFO("%s: INVALID address(0x%X) for type %s(%d)!\n", + __FUNCTION__, a, btreg_type[t], t); + return -EINVAL; + } + break; + default: + /* Others(Bluewize, Vendor, LE) */ + if (a & 0xFFFFF000) { + RTW_INFO("%s: INVALID address(0x%X) for type %s(%d)!\n", + __FUNCTION__, a, btreg_type[t], t); + return -EINVAL; + } + break; + } + + if (val) { + if (v & 0xFFFF0000) { + RTW_INFO("%s: INVALID value(0x%x)!\n", __FUNCTION__, v); + return -EINVAL; + } + *val = (u16)v; + } + + *type = (u8)t; + *addr = (u16)a; + + return 0; +} + +int proc_get_btreg_read(struct seq_file *m, void *v) +{ + struct net_device *dev; + PADAPTER padapter; + u16 ret; + u32 data; + + + if (btreg_read_error) + return btreg_read_error; + + dev = m->private; + padapter = (PADAPTER)rtw_netdev_priv(dev); + + ret = rtw_btcoex_btreg_read(padapter, btreg_read_type, btreg_read_addr, &data); + if (CHECK_STATUS_CODE_FROM_BT_MP_OPER_RET(ret, BT_STATUS_BT_OP_SUCCESS)) + RTW_PRINT_SEL(m, "BTREG read: (%s)0x%04X = 0x%08x\n", btreg_type[btreg_read_type], btreg_read_addr, data); + else + RTW_PRINT_SEL(m, "BTREG read: (%s)0x%04X read fail. error code = 0x%04x.\n", btreg_type[btreg_read_type], btreg_read_addr, ret); + + return 0; +} + +ssize_t proc_set_btreg_read(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + PADAPTER padapter; + u8 tmp[80] = {0}; + u32 num; + int err; + + + padapter = (PADAPTER)rtw_netdev_priv(dev); + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", + FUNC_ADPT_ARG(padapter)); + err = -EFAULT; + goto exit; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", + FUNC_ADPT_ARG(padapter)); + err = -EFAULT; + goto exit; + } + + num = count; + if (num > (sizeof(tmp) - 1)) + num = (sizeof(tmp) - 1); + + if (copy_from_user(tmp, buffer, num)) { + RTW_INFO(FUNC_ADPT_FMT ": copy buffer from user space FAIL!\n", + FUNC_ADPT_ARG(padapter)); + err = -EFAULT; + goto exit; + } + /* [Coverity] sure tmp end with '\0'(string terminal) */ + tmp[sizeof(tmp) - 1] = 0; + + err = btreg_parse_str(tmp, &btreg_read_type, &btreg_read_addr, NULL); + if (err) + goto exit; + + RTW_INFO(FUNC_ADPT_FMT ": addr=(%s)0x%X\n", + FUNC_ADPT_ARG(padapter), btreg_type[btreg_read_type], btreg_read_addr); + +exit: + btreg_read_error = err; + + return count; +} + +int proc_get_btreg_write(struct seq_file *m, void *v) +{ + struct net_device *dev; + PADAPTER padapter; + u16 ret; + u32 data; + + + if (btreg_write_error < 0) + return btreg_write_error; + else if (btreg_write_error > 0) { + RTW_PRINT_SEL(m, "BTREG write: (%s)0x%04X write fail. error code = 0x%04x.\n", btreg_type[btreg_write_type], btreg_write_addr, btreg_write_error); + return 0; + } + + dev = m->private; + padapter = (PADAPTER)rtw_netdev_priv(dev); + + ret = rtw_btcoex_btreg_read(padapter, btreg_write_type, btreg_write_addr, &data); + if (CHECK_STATUS_CODE_FROM_BT_MP_OPER_RET(ret, BT_STATUS_BT_OP_SUCCESS)) + RTW_PRINT_SEL(m, "BTREG read: (%s)0x%04X = 0x%08x\n", btreg_type[btreg_write_type], btreg_write_addr, data); + else + RTW_PRINT_SEL(m, "BTREG read: (%s)0x%04X read fail. error code = 0x%04x.\n", btreg_type[btreg_write_type], btreg_write_addr, ret); + + return 0; +} + +ssize_t proc_set_btreg_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + PADAPTER padapter; + u8 tmp[80] = {0}; + u32 num; + u16 val; + u16 ret; + int err; + + + padapter = (PADAPTER)rtw_netdev_priv(dev); + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", + FUNC_ADPT_ARG(padapter)); + err = -EFAULT; + goto exit; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", + FUNC_ADPT_ARG(padapter)); + err = -EFAULT; + goto exit; + } + + num = count; + if (num > (sizeof(tmp) - 1)) + num = (sizeof(tmp) - 1); + + if (copy_from_user(tmp, buffer, num)) { + RTW_INFO(FUNC_ADPT_FMT ": copy buffer from user space FAIL!\n", + FUNC_ADPT_ARG(padapter)); + err = -EFAULT; + goto exit; + } + + err = btreg_parse_str(tmp, &btreg_write_type, &btreg_write_addr, &val); + if (err) + goto exit; + + RTW_INFO(FUNC_ADPT_FMT ": Set (%s)0x%X = 0x%x\n", + FUNC_ADPT_ARG(padapter), btreg_type[btreg_write_type], btreg_write_addr, val); + + ret = rtw_btcoex_btreg_write(padapter, btreg_write_type, btreg_write_addr, val); + if (!CHECK_STATUS_CODE_FROM_BT_MP_OPER_RET(ret, BT_STATUS_BT_OP_SUCCESS)) + err = ret; + +exit: + btreg_write_error = err; + + return count; +} + +int proc_get_btc_reduce_wl_txpwr(struct seq_file *m, void *v) +{ + struct net_device *dev; + PADAPTER padapter; + u8 data; + + dev = m->private; + padapter = (PADAPTER)rtw_netdev_priv(dev); + + data = rtw_btcoex_get_reduce_wl_txpwr(padapter); + RTW_PRINT_SEL(m, "BTC reduce WL TxPwr = %d dB\n", data); + + return 0; +} + +ssize_t proc_set_btc_reduce_wl_txpwr(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + PADAPTER padapter; + HAL_DATA_TYPE *hal_data; + u8 tmp[80] = {0}; + u32 val = 0; + u32 num; + + padapter = (PADAPTER)rtw_netdev_priv(dev); + hal_data = GET_HAL_DATA(padapter); + + /* RTW_INFO("+" FUNC_ADPT_FMT "\n", FUNC_ADPT_ARG(padapter)); */ + + if (NULL == buffer) { + RTW_INFO(FUNC_ADPT_FMT ": input buffer is NULL!\n", + FUNC_ADPT_ARG(padapter)); + + return -EFAULT; + } + + if (count < 1) { + RTW_INFO(FUNC_ADPT_FMT ": input length is 0!\n", + FUNC_ADPT_ARG(padapter)); + + return -EFAULT; + } + + num = count; + if (num > (sizeof(tmp) - 1)) + num = (sizeof(tmp) - 1); + + if (copy_from_user(tmp, buffer, num)) { + RTW_INFO(FUNC_ADPT_FMT ": copy buffer from user space FAIL!\n", + FUNC_ADPT_ARG(padapter)); + + return -EFAULT; + } + + num = sscanf(tmp, "%d", &val); + + if ((IS_HARDWARE_TYPE_8822C(padapter)) && (hal_data->EEPROMBluetoothCoexist == _TRUE)) + rtw_btc_reduce_wl_txpwr_cmd(padapter, val); + + return count; +} + +#endif /* CONFIG_BT_COEXIST */ + +#ifdef CONFIG_MBSSID_CAM +int proc_get_mbid_cam_cache(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_mbid_cam_cache_dump(m, __func__, adapter); + rtw_mbid_cam_dump(m, __func__, adapter); + return 0; +} +#endif /* CONFIG_MBSSID_CAM */ + +int proc_get_mac_addr(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_hal_dump_macaddr(m, adapter); + return 0; +} + +static int proc_get_skip_band(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + int bandskip; + + bandskip = RTW_GET_SCAN_BAND_SKIP(adapter); + RTW_PRINT_SEL(m, "bandskip:0x%02x\n", bandskip); + return 0; +} + +static ssize_t proc_set_skip_band(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[6]; + u8 skip_band; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu", &skip_band); + + if (num < 1) + return -EINVAL; + + if (1 == skip_band) + RTW_SET_SCAN_BAND_SKIP(padapter, BAND_24G); + else if (2 == skip_band) + RTW_SET_SCAN_BAND_SKIP(padapter, BAND_5G); + else if (3 == skip_band) + RTW_CLR_SCAN_BAND_SKIP(padapter, BAND_24G); + else if (4 == skip_band) + RTW_CLR_SCAN_BAND_SKIP(padapter, BAND_5G); + } + return count; + +} + +#ifdef CONFIG_RTW_ACS +static int proc_get_chan_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_acs_chan_info_dump(m, adapter); + return 0; +} + +static int proc_get_best_chan(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (IS_ACS_ENABLE(adapter)) + rtw_acs_info_dump(m, adapter); + else + _RTW_PRINT_SEL(m,"ACS disabled\n"); + return 0; +} + +static ssize_t proc_set_acs(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ +#ifdef CONFIG_RTW_ACS_DBG + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 acs_state = 0; + u16 scan_ch_ms= 0, acs_scan_ch_ms = 0; + u8 scan_type = SCAN_ACTIVE, igi= 0, bw = 0; + u8 acs_scan_type = SCAN_ACTIVE, acs_igi= 0, acs_bw = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %hhu %hu %hhx %hhu", + &acs_state, &scan_type, &scan_ch_ms, &igi, &bw); + + if (num < 1) + return -EINVAL; + + if (acs_state) + rtw_acs_start(padapter); + else + rtw_acs_stop(padapter); + num = num -1; + + if(num) { + if (num-- > 0) + acs_scan_type = scan_type; + if (num-- > 0) + acs_scan_ch_ms = scan_ch_ms; + if (num-- > 0) + acs_igi = igi; + if (num-- > 0) + acs_bw = bw; + rtw_acs_adv_setting(padapter, acs_scan_type, acs_scan_ch_ms, acs_igi, acs_bw); + } + } +#endif /*CONFIG_RTW_ACS_DBG*/ + return count; +} +#endif /*CONFIG_RTW_ACS*/ + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR +static int proc_get_nm(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_noise_info_dump(m, adapter); + return 0; +} + +static ssize_t proc_set_nm(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 nm_state = 0; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu", &nm_state); + + if (num < 1) + return -EINVAL; + + if (nm_state) + rtw_nm_enable(padapter); + else + rtw_nm_disable(padapter); + + } + return count; +} +#endif /*CONFIG_RTW_ACS*/ + +static int proc_get_hal_spec(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_hal_spec(m, adapter); + return 0; +} + +static int proc_get_hal_trx_mode(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + + dump_hal_trx_mode(m, adapter); + return 0; +} + +static int proc_get_phy_cap(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_dump_phy_cap(m, adapter); +#ifdef CONFIG_80211N_HT + rtw_dump_drv_phy_cap(m, adapter); + rtw_get_dft_phy_cap(m, adapter); +#endif /* CONFIG_80211N_HT */ + return 0; +} + +#ifdef CONFIG_SUPPORT_TRX_SHARED +#include "../../hal/hal_halmac.h" +static int proc_get_trx_share_mode(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_trx_share_mode(m, adapter); + return 0; +} +#endif + +static int proc_dump_rsvd_page(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_dump_rsvd_page(m, adapter, adapter->rsvd_page_offset, adapter->rsvd_page_num); + return 0; +} +static ssize_t proc_set_rsvd_page_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 page_offset, page_num; + + if (count < 2) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %hhu", &page_offset, &page_num); + + if (num < 2) + return -EINVAL; + padapter->rsvd_page_offset = page_offset; + padapter->rsvd_page_num = page_num; + } + return count; +} + +#ifdef CONFIG_SUPPORT_FIFO_DUMP +static int proc_dump_fifo(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_dump_fifo(m, adapter, adapter->fifo_sel, adapter->fifo_addr, adapter->fifo_size); + return 0; +} +static ssize_t proc_set_fifo_info(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u8 fifo_sel = 0; + u32 fifo_addr = 0; + u32 fifo_size = 0; + + if (count < 3) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%hhu %x %d", &fifo_sel, &fifo_addr, &fifo_size); + + if (num < 3) + return -EINVAL; + + padapter->fifo_sel = fifo_sel; + padapter->fifo_addr = fifo_addr; + padapter->fifo_size = fifo_size; + } + return count; +} +#endif + +#ifdef CONFIG_WOW_PATTERN_HW_CAM +int proc_dump_pattern_cam(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + int i; + struct rtl_wow_pattern context; + + for (i = 0 ; i < pwrpriv->wowlan_pattern_idx; i++) { + rtw_wow_pattern_read_cam_ent(padapter, i, &context); + rtw_dump_wow_pattern(m, &context, i); + } + + return 0; +} +#endif + +static int proc_get_napi_info(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregistrypriv = &adapter->registrypriv; + u8 napi = 0, gro = 0; + u32 weight = 0; + struct dvobj_priv *d; + d = adapter_to_dvobj(adapter); + + +#ifdef CONFIG_RTW_NAPI + if (pregistrypriv->en_napi) { + napi = 1; + weight = RTL_NAPI_WEIGHT; + } + +#ifdef CONFIG_RTW_GRO + if (pregistrypriv->en_gro) + gro = 1; +#endif /* CONFIG_RTW_GRO */ +#endif /* CONFIG_RTW_NAPI */ + + if (napi) { + RTW_PRINT_SEL(m, "NAPI enable, weight=%d\n", weight); +#ifdef CONFIG_RTW_NAPI_DYNAMIC + RTW_PRINT_SEL(m, "Dynamaic NAPI mechanism is on, current NAPI %s\n", + d->en_napi_dynamic ? "enable" : "disable"); + RTW_PRINT_SEL(m, "Dynamaic NAPI info:\n" + "\ttcp_rx_threshold = %d Mbps\n" + "\tcur_rx_tp = %d Mbps\n", + pregistrypriv->napi_threshold, + d->traffic_stat.cur_rx_tp); +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ + } else { + RTW_PRINT_SEL(m, "NAPI disable\n"); + } + RTW_PRINT_SEL(m, "GRO %s\n", gro?"enable":"disable"); + + return 0; + +} + +#ifdef CONFIG_RTW_NAPI_DYNAMIC +static ssize_t proc_set_napi_th(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + struct _ADAPTER *adapter = (struct _ADAPTER *)rtw_netdev_priv(dev); + struct registry_priv *registry = &adapter->registrypriv; + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + PADAPTER iface = NULL; + char tmp[32] = {0}; + int thrshld = 0; + int num = 0, i = 0; + + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + RTW_INFO("%s: Last threshold = %d Mbps\n", __FUNCTION__, registry->napi_threshold); + + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) { + if (buffer && !copy_from_user(tmp, buffer, count)) { + registry = &iface->registrypriv; + num = sscanf(tmp, "%d", &thrshld); + if (num > 0) { + if (thrshld > 0) + registry->napi_threshold = thrshld; + } + } + } + } + RTW_INFO("%s: New threshold = %d Mbps\n", __FUNCTION__, registry->napi_threshold); + RTW_INFO("%s: Current RX throughput = %d Mbps\n", + __FUNCTION__, adapter_to_dvobj(adapter)->traffic_stat.cur_rx_tp); + + return count; +} +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ + + +ssize_t proc_set_dynamic_agg_enable(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + int enable = 0, i = 0; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + struct dvobj_priv *dvobj = adapter_to_dvobj(padapter); + PADAPTER iface = NULL; + int num = sscanf(tmp, "%d", &enable); + + if (num != 1) { + RTW_INFO("invalid parameter!\n"); + return count; + } + + RTW_INFO("dynamic_agg_enable:%d\n", enable); + + for (i = 0; i < dvobj->iface_nums; i++) { + iface = dvobj->padapters[i]; + if (iface) + iface->registrypriv.dynamic_agg_enable = enable; + } + + } + + return count; + +} + +static int proc_get_dynamic_agg_enable(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregistrypriv = &adapter->registrypriv; + + RTW_PRINT_SEL(m, "dynamic_agg_enable:%d\n", pregistrypriv->dynamic_agg_enable); + + return 0; +} + +#ifdef CONFIG_RTW_WDS +static int proc_get_wds_en(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + + if (MLME_STATE(adapter) & (WIFI_AP_STATE | WIFI_STATION_STATE)) + RTW_PRINT_SEL(m, "%d\n", adapter_use_wds(adapter)); + + return 0; +} + +static ssize_t proc_set_wds_en(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = rtw_netdev_priv(dev); + char tmp[32]; + + if (!(MLME_STATE(adapter) & (WIFI_AP_STATE | WIFI_STATION_STATE))) + return -EFAULT; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u8 enable; + int num = sscanf(tmp, "%hhu", &enable); + + if (num >= 1) + adapter_set_use_wds(adapter, enable); + } + + return count; +} + +static ssize_t proc_set_sta_wds_en(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u8 enable; + u8 addr[ETH_ALEN]; + struct sta_info *sta; + int num = sscanf(tmp, "%hhu "MAC_SFMT, &enable, MAC_SARG(addr)); + + if (num != 7) + return -EINVAL; + + if (IS_MCAST(addr) || _rtw_memcmp(adapter_mac_addr(adapter), addr, ETH_ALEN)) + return -EINVAL; + + sta = rtw_get_stainfo(&adapter->stapriv, addr); + if (!sta) + return -EINVAL; + + if (enable) + sta->flags |= WLAN_STA_WDS; + else + sta->flags &= ~WLAN_STA_WDS; + } + + return count; +} + +static int proc_get_wds_gptr(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + + if (MLME_IS_STA(adapter) && MLME_IS_ASOC(adapter)) + dump_wgptr(m, adapter); + + return 0; +} + +#ifdef CONFIG_AP_MODE +static int proc_get_wds_path(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + + if (MLME_IS_AP(adapter) && MLME_IS_ASOC(adapter)) + dump_wpath(m, adapter); + + return 0; +} +#endif /* CONFIG_AP_MODE */ +#endif /* CONFIG_RTW_WDS */ + +#ifdef CONFIG_RTW_MULTI_AP +static int proc_get_multi_ap_opmode(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + + if (MLME_STATE(adapter) & (WIFI_AP_STATE | WIFI_STATION_STATE)) + RTW_PRINT_SEL(m, "0x%02x\n", adapter->multi_ap); + + return 0; +} + +static ssize_t proc_set_multi_ap_opmode(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = rtw_netdev_priv(dev); + char tmp[32]; + + if (!(MLME_STATE(adapter) & (WIFI_AP_STATE | WIFI_STATION_STATE))) + return -EFAULT; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u8 mode; + int num = sscanf(tmp, "%hhx", &mode); + + if (num >= 1) { + if (MLME_IS_AP(adapter)) + adapter->multi_ap = mode & (MULTI_AP_FRONTHAUL_BSS | MULTI_AP_BACKHAUL_BSS); + else + adapter->multi_ap = mode & MULTI_AP_BACKHAUL_STA; + if (adapter->multi_ap & (MULTI_AP_BACKHAUL_BSS | MULTI_AP_BACKHAUL_STA)) + adapter_set_use_wds(adapter, 1); + } + } + + return count; +} + +static int proc_get_unassoc_sta(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = GET_PRIMARY_ADAPTER(rtw_netdev_priv(dev)); + + dump_unassoc_sta(m, adapter); + + return 0; +} + +ssize_t proc_set_unassoc_sta(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = GET_PRIMARY_ADAPTER(rtw_netdev_priv(dev)); + char tmp[17 * 10 + 32] = {0}; + char cmd[32]; + u8 mode; + u8 stype = 0; + u8 addr[ETH_ALEN]; + +#define UNASOC_STA_CMD_MODE 0 +#define UNASOC_STA_CMD_ADD 1 +#define UNASOC_STA_CMD_DEL 2 +#define UNASOC_STA_CMD_CLR 3 +#define UNASOC_STA_CMD_UNINT 4 +#define UNASOC_STA_CMD_NUM 5 + + static const char * const unasoc_sta_cmd_str[] = { + "mode", + "add", + "del", + "clr", + "uninterest", + }; + u8 cmd_id = UNASOC_STA_CMD_NUM; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + RTW_WARN(FUNC_ADPT_FMT" input string too long\n", FUNC_ADPT_ARG(adapter)); + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + /* + * mode , + * add [] + * del [] + * clr + */ + char *c, *next; + int i; + u8 is_bcast; + + next = tmp; + c = strsep(&next, " \t"); + if (!c || sscanf(c, "%s", cmd) != 1) + goto exit; + + for (i = 0; i < UNASOC_STA_CMD_NUM; i++) + if (strcmp(unasoc_sta_cmd_str[i], cmd) == 0) + cmd_id = i; + + switch (cmd_id) { + case UNASOC_STA_CMD_MODE: + c = strsep(&next, " \t"); + if (!c || sscanf(c, "%hhu,%hhu", &stype, &mode) != 2) { + RTW_WARN(FUNC_ADPT_FMT" invalid arguments of mode cmd\n", FUNC_ADPT_ARG(adapter)); + goto exit; + } + if (stype >= UNASOC_STA_SRC_NUM) { + RTW_WARN(FUNC_ADPT_FMT" invalid stype:%u\n", FUNC_ADPT_ARG(adapter), stype); + goto exit; + } + if (mode >= UNASOC_STA_MODE_NUM) { + RTW_WARN(FUNC_ADPT_FMT" invalid mode:%u\n", FUNC_ADPT_ARG(adapter), mode); + goto exit; + } + rtw_unassoc_sta_set_mode(adapter, stype, mode); + break; + + case UNASOC_STA_CMD_ADD: + case UNASOC_STA_CMD_DEL: + case UNASOC_STA_CMD_UNINT: + /* check for macaddr list */ + c = strsep(&next, " \t"); + while (c != NULL) { + if (sscanf(c, MAC_SFMT, MAC_SARG(addr)) != 6) + break; + + is_bcast = is_broadcast_mac_addr(addr); + if (is_bcast + || rtw_check_invalid_mac_address(addr, 0) == _FALSE + ) { + if (cmd_id == UNASOC_STA_CMD_DEL) { + if (is_bcast) { + rtw_del_unassoc_sta_queue(adapter); + break; + } else + rtw_del_unassoc_sta(adapter, addr); + } else if (cmd_id == UNASOC_STA_CMD_UNINT) { + if (is_bcast) { + rtw_undo_all_interested_unassoc_sta(adapter); + break; + } else + rtw_undo_interested_unassoc_sta(adapter, addr); + } else if (!is_bcast) + rtw_add_interested_unassoc_sta(adapter, addr); + } + + c = strsep(&next, " \t"); + } + break; + + case UNASOC_STA_CMD_CLR: + /* clear sta list */ + rtw_del_unassoc_sta_queue(adapter); + goto exit; + + default: + RTW_WARN(FUNC_ADPT_FMT" invalid cmd:\"%s\"\n", FUNC_ADPT_ARG(adapter), cmd); + goto exit; + } + } + +exit: + return count; +} + +#ifdef CONFIG_IOCTL_CFG80211 +static u8 assoc_req_mac_addr[6]; +int proc_get_sta_assoc_req_frame_body(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_AP(adapter)) { + struct sta_info *psta; + _irqL irqL; + u8 *passoc_req = NULL; + u32 assoc_req_len = 0; + + psta = rtw_get_stainfo(&adapter->stapriv, assoc_req_mac_addr); + if (psta == NULL) { + RTW_PRINT(FUNC_ADPT_FMT" sta("MAC_FMT") not found\n", + FUNC_ADPT_ARG(adapter), MAC_ARG(assoc_req_mac_addr)); + return 0; + } + RTW_PRINT(FUNC_ADPT_FMT" sta("MAC_FMT") found\n", + FUNC_ADPT_ARG(adapter), MAC_ARG(assoc_req_mac_addr)); + _enter_critical_bh(&psta->lock, &irqL); + if (psta->passoc_req && psta->assoc_req_len > 0) { + passoc_req = rtw_zmalloc(psta->assoc_req_len); + if (passoc_req) { + assoc_req_len = psta->assoc_req_len; + _rtw_memcpy(passoc_req, psta->passoc_req, assoc_req_len); + } + } + _exit_critical_bh(&psta->lock, &irqL); + if (passoc_req && assoc_req_len > IEEE80211_3ADDR_LEN) { + u8 *body = passoc_req + IEEE80211_3ADDR_LEN; + u32 body_len = assoc_req_len - IEEE80211_3ADDR_LEN; + u16 i; + + for (i = 0; i < body_len; i++) + _RTW_PRINT_SEL(m, "%02X", body[i]); + _RTW_PRINT_SEL(m, "\n"); + } + if (passoc_req && assoc_req_len > 0) + rtw_mfree(passoc_req, assoc_req_len); + } + + return 0; +} + +ssize_t proc_set_sta_assoc_req_frame_body(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[18] = {0}; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + if (sscanf(tmp, MAC_SFMT, MAC_SARG(assoc_req_mac_addr)) != 6) { + _rtw_memset(assoc_req_mac_addr, 0, 6); + RTW_PRINT(FUNC_ADPT_FMT" Invalid format\n", + FUNC_ADPT_ARG(adapter)); + } + + } + + return count; +} +#endif /* CONFIG_IOCTL_CFG80211 */ + +static int proc_get_ch_util_threshold(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = GET_PRIMARY_ADAPTER(rtw_netdev_priv(dev)); + + RTW_PRINT_SEL(m, "%hhu\n", adapter->ch_util_threshold); + + return 0; +} + +static ssize_t proc_set_ch_util_threshold(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = GET_PRIMARY_ADAPTER(rtw_netdev_priv(dev)); + char tmp[4]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + u8 threshold; + int num = sscanf(tmp, "%hhu", &threshold); + + if (num == 1) + adapter->ch_util_threshold = threshold; + } + + return count; +} + +static int proc_get_ch_utilization(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + RTW_PRINT_SEL(m, "%hhu\n", rtw_get_ch_utilization(adapter)); + + return 0; +} +#endif /* CONFIG_RTW_MULTI_AP */ + +#ifdef CONFIG_RTW_MESH +static int proc_get_mesh_peer_sel_policy(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_mesh_peer_sel_policy(m, adapter); + + return 0; +} + +#if CONFIG_RTW_MESH_ACNODE_PREVENT +static int proc_get_mesh_acnode_prevent(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) + dump_mesh_acnode_prevent_settings(m, adapter); + + return 0; +} + +static ssize_t proc_set_mesh_acnode_prevent(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + u8 enable; + u32 conf_timeout_ms; + u32 notify_timeout_ms; + int num = sscanf(tmp, "%hhu %u %u", &enable, &conf_timeout_ms, ¬ify_timeout_ms); + + if (num >= 1) + peer_sel_policy->acnode_prevent = enable; + if (num >= 2) + peer_sel_policy->acnode_conf_timeout_ms = conf_timeout_ms; + if (num >= 3) + peer_sel_policy->acnode_notify_timeout_ms = notify_timeout_ms; + } + + return count; +} +#endif /* CONFIG_RTW_MESH_ACNODE_PREVENT */ + +#if CONFIG_RTW_MESH_OFFCH_CAND +static int proc_get_mesh_offch_cand(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) + dump_mesh_offch_cand_settings(m, adapter); + + return 0; +} + +static ssize_t proc_set_mesh_offch_cand(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + u8 enable; + u32 find_int_ms; + int num = sscanf(tmp, "%hhu %u", &enable, &find_int_ms); + + if (num >= 1) + peer_sel_policy->offch_cand = enable; + if (num >= 2) + peer_sel_policy->offch_find_int_ms = find_int_ms; + } + + return count; +} +#endif /* CONFIG_RTW_MESH_OFFCH_CAND */ + +#if CONFIG_RTW_MESH_PEER_BLACKLIST +static int proc_get_mesh_peer_blacklist(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) { + dump_mesh_peer_blacklist_settings(m, adapter); + if (MLME_IS_ASOC(adapter)) + dump_mesh_peer_blacklist(m, adapter); + } + + return 0; +} + +static ssize_t proc_set_mesh_peer_blacklist(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + u32 conf_timeout_ms; + u32 blacklist_timeout_ms; + int num = sscanf(tmp, "%u %u", &conf_timeout_ms, &blacklist_timeout_ms); + + if (num >= 1) + peer_sel_policy->peer_conf_timeout_ms = conf_timeout_ms; + if (num >= 2) + peer_sel_policy->peer_blacklist_timeout_ms = blacklist_timeout_ms; + } + + return count; +} +#endif /* CONFIG_RTW_MESH_PEER_BLACKLIST */ + +#if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST +static int proc_get_mesh_cto_mgate_require(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) + RTW_PRINT_SEL(m, "%u\n", adapter->mesh_cfg.peer_sel_policy.cto_mgate_require); + + return 0; +} + +static ssize_t proc_set_mesh_cto_mgate_require(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + u8 require; + int num = sscanf(tmp, "%hhu", &require); + + if (num >= 1) { + peer_sel_policy->cto_mgate_require = require; + #if CONFIG_RTW_MESH_CTO_MGATE_CARRIER + if (rtw_mesh_cto_mgate_required(adapter)) + rtw_netif_carrier_off(adapter->pnetdev); + else + rtw_netif_carrier_on(adapter->pnetdev); + #endif + } + } + + return count; +} + +static int proc_get_mesh_cto_mgate_blacklist(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) { + dump_mesh_cto_mgate_blacklist_settings(m, adapter); + if (MLME_IS_ASOC(adapter)) + dump_mesh_cto_mgate_blacklist(m, adapter); + } + + return 0; +} + +static ssize_t proc_set_mesh_cto_mgate_blacklist(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct mesh_peer_sel_policy *peer_sel_policy = &adapter->mesh_cfg.peer_sel_policy; + u32 conf_timeout_ms; + u32 blacklist_timeout_ms; + int num = sscanf(tmp, "%u %u", &conf_timeout_ms, &blacklist_timeout_ms); + + if (num >= 1) + peer_sel_policy->cto_mgate_conf_timeout_ms = conf_timeout_ms; + if (num >= 2) + peer_sel_policy->cto_mgate_blacklist_timeout_ms = blacklist_timeout_ms; + } + + return count; +} +#endif /* CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST */ + +static int proc_get_mesh_networks(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + dump_mesh_networks(m, adapter); + + return 0; +} + +static int proc_get_mesh_plink_ctl(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) + dump_mesh_plink_ctl(m, adapter); + + return 0; +} + +static int proc_get_mesh_mpath(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter) && MLME_IS_ASOC(adapter)) + dump_mpath(m, adapter); + + return 0; +} + +static int proc_get_mesh_mpp(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter) && MLME_IS_ASOC(adapter)) + dump_mpp(m, adapter); + + return 0; +} + +static int proc_get_mesh_known_gates(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) + dump_known_gates(m, adapter); + + return 0; +} + +#if CONFIG_RTW_MESH_DATA_BMC_TO_UC +static int proc_get_mesh_b2u_flags(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) + dump_mesh_b2u_flags(m, adapter); + + return 0; +} + +static ssize_t proc_set_mesh_b2u_flags(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + u8 msrc, mfwd; + int num = sscanf(tmp, "%hhx %hhx", &msrc, &mfwd); + + if (num >= 1) + mcfg->b2u_flags_msrc = msrc; + if (num >= 2) + mcfg->b2u_flags_mfwd = mfwd; + } + + return count; +} +#endif /* CONFIG_RTW_MESH_DATA_BMC_TO_UC */ + +static int proc_get_mesh_stats(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) + dump_mesh_stats(m, adapter); + + return 0; +} + +static int proc_get_mesh_gate_timeout(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + + if (MLME_IS_MESH(adapter)) + RTW_PRINT_SEL(m, "%u factor\n", + adapter->mesh_cfg.path_gate_timeout_factor); + + return 0; +} + +static ssize_t proc_set_mesh_gate_timeout(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + u32 timeout; + int num = sscanf(tmp, "%u", &timeout); + + if (num < 1) + goto exit; + + mcfg->path_gate_timeout_factor = timeout; + } + +exit: + return count; +} + +static int proc_get_mesh_gate_state(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = (_adapter *)rtw_netdev_priv(dev); + struct rtw_mesh_cfg *mcfg = &adapter->mesh_cfg; + u8 cto_mgate = 0; + + if (MLME_IS_MESH(adapter)) { + if (rtw_mesh_is_primary_gate(adapter)) + RTW_PRINT_SEL(m, "PG\n"); + else if (mcfg->dot11MeshGateAnnouncementProtocol) + RTW_PRINT_SEL(m, "G\n"); + else if (rtw_mesh_gate_num(adapter)) + RTW_PRINT_SEL(m, "C\n"); + else + RTW_PRINT_SEL(m, "N\n"); + } + + return 0; +} + +static int proc_get_peer_alive_based_preq(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + struct _ADAPTER *adapter= (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *rp = &adapter->registrypriv; + + RTW_PRINT_SEL(m, "peer_alive_based_preq = %u\n", + rp->peer_alive_based_preq); + + return 0; +} + +static ssize_t +proc_set_peer_alive_based_preq(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + struct _ADAPTER *adapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *rp = &adapter->registrypriv; + char tmp[8]; + int num = 0; + u8 enable = 0; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%hhu", &enable); + if (num != 1) { + RTW_ERR("%s: invalid parameter!\n", __FUNCTION__); + goto exit; + } + + if (enable > 1) { + RTW_ERR("%s: invalid value!\n", __FUNCTION__); + goto exit; + } + rp->peer_alive_based_preq = enable; + +exit: + return count; +} +#endif /* CONFIG_RTW_MESH */ + +#ifdef RTW_BUSY_DENY_SCAN +static int proc_get_scan_interval_thr(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + struct _ADAPTER *adapter= (struct _ADAPTER *)rtw_netdev_priv(dev); + struct registry_priv *rp = &adapter->registrypriv; + + + RTW_PRINT_SEL(m, "scan interval threshold = %u ms\n", + rp->scan_interval_thr); + + return 0; +} + +static ssize_t proc_set_scan_interval_thr(struct file *file, + const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + struct _ADAPTER *adapter= (struct _ADAPTER *)rtw_netdev_priv(dev); + struct registry_priv *rp = &adapter->registrypriv; + char tmp[12]; + int num = 0; + u32 thr = 0; + + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%u", &thr); + if (num != 1) { + RTW_ERR("%s: invalid parameter!\n", __FUNCTION__); + goto exit; + } + + rp->scan_interval_thr = thr; + + RTW_PRINT("%s: scan interval threshold = %u ms\n", + __FUNCTION__, rp->scan_interval_thr); + +exit: + return count; +} + +#endif /* RTW_BUSY_DENY_SCAN */ + +static int proc_get_scan_deny(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + struct _ADAPTER *adapter= (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + RTW_PRINT_SEL(m, "scan_deny is %s\n", (dvobj->scan_deny == _TRUE) ? "enable":"disable"); + + return 0; +} + +static ssize_t proc_set_scan_deny(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + struct _ADAPTER *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + char tmp[8]; + int num = 0; + int enable = 0; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%d", &enable); + if (num != 1) { + RTW_ERR("%s: invalid parameter!\n", __FUNCTION__); + goto exit; + } + + dvobj->scan_deny = enable ? _TRUE : _FALSE; + + RTW_PRINT("%s: scan_deny is %s\n", + __FUNCTION__, (dvobj->scan_deny == _TRUE) ? "enable":"disable"); + +exit: + return count; +} + +#ifdef CONFIG_RTW_TPT_MODE +static int proc_get_tpt_mode(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + struct _ADAPTER *adapter= (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + RTW_PRINT_SEL(m, "current tpt_mode = %d\n", dvobj->tpt_mode); + + return 0; +} + +static void tpt_mode_default(struct _ADAPTER *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + /* 1. disable scan deny */ + dvobj->scan_deny = _FALSE; + + /* 2. back to original LPS mode */ +#ifdef CONFIG_LPS + rtw_pm_set_lps(adapter, adapter->registrypriv.power_mgnt); +#endif + + /* 3. back to original 2.4 tx bw mode */ + rtw_set_tx_bw_mode(adapter, adapter->registrypriv.tx_bw_mode); +} + +static void rtw_tpt_mode(struct _ADAPTER *adapter) +{ + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + + if (dvobj->tpt_mode > 0) { + + /* when enable each tpt mode + 1. scan deny + 2. disable LPS */ + + dvobj->scan_deny = _TRUE; + +#ifdef CONFIG_LPS + rtw_pm_set_lps(adapter, PS_MODE_ACTIVE); +#endif + + } + + switch (dvobj->tpt_mode) { + case 0: /* default mode */ + tpt_mode_default(adapter); + break; + case 1: /* High TP*/ + /*tpt_mode1(adapter);*/ + dvobj->edca_be_ul = 0x5e431c; + dvobj->edca_be_dl = 0x00431c; + break; + case 2: /* noise */ + /* tpt_mode2(adapter); */ + dvobj->edca_be_ul = 0x00431c; + dvobj->edca_be_dl = 0x00431c; + + rtw_set_tx_bw_mode(adapter, 0x20); /* for 2.4g, fixed tx_bw_mode to 20Mhz */ + break; + case 3: /* long distance */ + /* tpt_mode3(adapter); */ + dvobj->edca_be_ul = 0x00431c; + dvobj->edca_be_dl = 0x00431c; + + rtw_set_tx_bw_mode(adapter, 0x20); /* for 2.4g, fixed tx_bw_mode to 20Mhz */ + break; + case 4: /* noise + long distance */ + /* tpt_mode4(adapter); */ + dvobj->edca_be_ul = 0x00431c; + dvobj->edca_be_dl = 0x00431c; + + rtw_set_tx_bw_mode(adapter, 0x20); /* for 2.4g, fixed tx_bw_mode to 20Mhz */ + break; + default: /* default mode */ + tpt_mode_default(adapter); + break; + } + +} + +static ssize_t proc_set_tpt_mode(struct file *file, const char __user *buffer, + size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + struct _ADAPTER *adapter = (_adapter *)rtw_netdev_priv(dev); + struct dvobj_priv *dvobj = adapter_to_dvobj(adapter); + char tmp[32]; + int num = 0; + int mode = 0; + +#define MAX_TPT_MODE_NUM 4 + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (!buffer || copy_from_user(tmp, buffer, count)) + goto exit; + + num = sscanf(tmp, "%d", &mode); + if (num != 1) { + RTW_ERR("%s: invalid parameter!\n", __FUNCTION__); + goto exit; + } + + if (mode > MAX_TPT_MODE_NUM ) + mode = 0; + + RTW_PRINT("%s: previous mode = %d\n", + __FUNCTION__, dvobj->tpt_mode); + + RTW_PRINT("%s: enabled mode = %d\n", + __FUNCTION__, mode); + + dvobj->tpt_mode = mode; + + rtw_tpt_mode(adapter); + +exit: + return count; + +} +#endif /* CONFIG_RTW_TPT_MODE */ + +int proc_get_cur_beacon_keys(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *adapter = rtw_netdev_priv(dev); + struct mlme_priv *mlme = &adapter->mlmepriv; + + rtw_dump_bcn_keys(m, &mlme->cur_beacon_keys); + + return 0; +} + +static int proc_get_amsdu_mode(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + + if (pregpriv) { + if (pregpriv->amsdu_mode == RTW_AMSDU_MODE_NON_SPP) + RTW_PRINT_SEL(m, "amsdu mode: NON-SPP\n"); + else if (pregpriv->amsdu_mode == RTW_AMSDU_MODE_SPP) + RTW_PRINT_SEL(m, "amsdu mode: SPP\n"); + else if (pregpriv->amsdu_mode == RTW_AMSDU_MODE_ALL_DROP) + RTW_PRINT_SEL(m, "amsdu mode: ALL DROP\n"); + else + RTW_PRINT_SEL(m, "unexpected amsdu mode\n"); + } + + return 0; +} + +static ssize_t proc_set_amsdu_mode(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + struct registry_priv *pregpriv = &padapter->registrypriv; + char tmp[32]; + u32 mode; + u8 bw_2g; + u8 bw_5g; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%d", &mode); + + if (mode == RTW_AMSDU_MODE_NON_SPP + || mode == RTW_AMSDU_MODE_SPP + || mode == RTW_AMSDU_MODE_ALL_DROP) { + pregpriv->amsdu_mode = mode; + RTW_INFO("amsdu mode=%u\n", mode); + } else { + RTW_INFO("set unexpected mode = %d, won't apply\n", mode); + } + } + + return count; + +} + +/* +* rtw_adapter_proc: +* init/deinit when register/unregister net_device +*/ +const struct rtw_proc_hdl adapter_proc_hdls[] = { +#if RTW_SEQ_FILE_TEST + RTW_PROC_HDL_SEQ("seq_file_test", &seq_file_test, NULL), +#endif + RTW_PROC_HDL_SSEQ("write_reg", NULL, proc_set_write_reg), + RTW_PROC_HDL_SSEQ("read_reg", proc_get_read_reg, proc_set_read_reg), + RTW_PROC_HDL_SSEQ("tx_rate_bmp", proc_get_dump_tx_rate_bmp, NULL), + RTW_PROC_HDL_SSEQ("adapters_status", proc_get_dump_adapters_status, NULL), +#ifdef CONFIG_RTW_CUSTOMER_STR + RTW_PROC_HDL_SSEQ("customer_str", proc_get_customer_str, NULL), +#endif + RTW_PROC_HDL_SSEQ("fwstate", proc_get_fwstate, NULL), + RTW_PROC_HDL_SSEQ("sec_info", proc_get_sec_info, NULL), + RTW_PROC_HDL_SSEQ("mlmext_state", proc_get_mlmext_state, NULL), + RTW_PROC_HDL_SSEQ("qos_option", proc_get_qos_option, NULL), + RTW_PROC_HDL_SSEQ("ht_option", proc_get_ht_option, NULL), + RTW_PROC_HDL_SSEQ("rf_info", proc_get_rf_info, NULL), + RTW_PROC_HDL_SSEQ("scan_param", proc_get_scan_param, proc_set_scan_param), + RTW_PROC_HDL_SSEQ("scan_abort", proc_get_scan_abort, NULL), +#ifdef CONFIG_SCAN_BACKOP + RTW_PROC_HDL_SSEQ("backop_flags_sta", proc_get_backop_flags_sta, proc_set_backop_flags_sta), + #ifdef CONFIG_AP_MODE + RTW_PROC_HDL_SSEQ("backop_flags_ap", proc_get_backop_flags_ap, proc_set_backop_flags_ap), + #endif + #ifdef CONFIG_RTW_MESH + RTW_PROC_HDL_SSEQ("backop_flags_mesh", proc_get_backop_flags_mesh, proc_set_backop_flags_mesh), + #endif +#endif +#ifdef CONFIG_RTW_REPEATER_SON + RTW_PROC_HDL_SSEQ("rson_data", proc_get_rson_data, proc_set_rson_data), +#endif + RTW_PROC_HDL_SSEQ("survey_info", proc_get_survey_info, proc_set_survey_info), + RTW_PROC_HDL_SSEQ("ap_info", proc_get_ap_info, NULL), +#ifdef ROKU_PRIVATE + RTW_PROC_HDL_SSEQ("infra_ap", proc_get_infra_ap, NULL), +#endif /* ROKU_PRIVATE */ + RTW_PROC_HDL_SSEQ("trx_info", proc_get_trx_info, proc_reset_trx_info), + RTW_PROC_HDL_SSEQ("tx_power_offset", proc_get_tx_power_offset, proc_set_tx_power_offset), + RTW_PROC_HDL_SSEQ("rate_ctl", proc_get_rate_ctl, proc_set_rate_ctl), + RTW_PROC_HDL_SSEQ("bw_ctl", proc_get_bw_ctl, proc_set_bw_ctl), + RTW_PROC_HDL_SSEQ("mac_qinfo", proc_get_mac_qinfo, NULL), + RTW_PROC_HDL_SSEQ("macid_info", proc_get_macid_info, NULL), + RTW_PROC_HDL_SSEQ("bcmc_info", proc_get_mi_ap_bc_info, NULL), + RTW_PROC_HDL_SSEQ("sec_cam", proc_get_sec_cam, proc_set_sec_cam), + RTW_PROC_HDL_SSEQ("sec_cam_cache", proc_get_sec_cam_cache, NULL), + RTW_PROC_HDL_SSEQ("ps_dbg_info", proc_get_ps_dbg_info, proc_set_ps_dbg_info), + RTW_PROC_HDL_SSEQ("wifi_spec", proc_get_wifi_spec, NULL), +#ifdef CONFIG_LAYER2_ROAMING + RTW_PROC_HDL_SSEQ("roam_flags", proc_get_roam_flags, proc_set_roam_flags), + RTW_PROC_HDL_SSEQ("roam_param", proc_get_roam_param, proc_set_roam_param), + RTW_PROC_HDL_SSEQ("roam_tgt_addr", NULL, proc_set_roam_tgt_addr), +#endif /* CONFIG_LAYER2_ROAMING */ +#ifdef CONFIG_RTW_MBO + RTW_PROC_HDL_SSEQ("non_pref_ch", rtw_mbo_proc_non_pref_chans_get, rtw_mbo_proc_non_pref_chans_set), + RTW_PROC_HDL_SSEQ("cell_data", rtw_mbo_proc_cell_data_get, rtw_mbo_proc_cell_data_set), +#endif +#ifdef CONFIG_RTW_80211R + RTW_PROC_HDL_SSEQ("ft_flags", rtw_ft_proc_flags_get, rtw_ft_proc_flags_set), +#endif + RTW_PROC_HDL_SSEQ("defs_param", proc_get_defs_param, proc_set_defs_param), +#ifdef CONFIG_SDIO_HCI + RTW_PROC_HDL_SSEQ("sd_f0_reg_dump", proc_get_sd_f0_reg_dump, NULL), + RTW_PROC_HDL_SSEQ("sdio_local_reg_dump", proc_get_sdio_local_reg_dump, NULL), + RTW_PROC_HDL_SSEQ("sdio_card_info", proc_get_sdio_card_info, NULL), + #ifdef CONFIG_SDIO_RECVBUF_AGGREGATION + RTW_PROC_HDL_SSEQ("sdio_recvbuf_aggregation", proc_get_sdio_recvbuf_aggregation, proc_set_sdio_recvbuf_aggregation), + #endif + #ifdef CONFIG_SDIO_RECVBUF_PWAIT + RTW_PROC_HDL_SSEQ("sdio_recvbuf_pwait", proc_get_sdio_recvbuf_pwait, proc_set_sdio_recvbuf_pwait), + #endif +#ifdef DBG_SDIO + RTW_PROC_HDL_SSEQ("sdio_dbg", proc_get_sdio_dbg, proc_set_sdio_dbg), +#endif /* DBG_SDIO */ +#endif /* CONFIG_SDIO_HCI */ + + RTW_PROC_HDL_SSEQ("fwdl_test_case", NULL, proc_set_fwdl_test_case), + RTW_PROC_HDL_SSEQ("del_rx_ampdu_test_case", NULL, proc_set_del_rx_ampdu_test_case), + RTW_PROC_HDL_SSEQ("wait_hiq_empty", NULL, proc_set_wait_hiq_empty), + RTW_PROC_HDL_SSEQ("sta_linking_test", NULL, proc_set_sta_linking_test), +#ifdef CONFIG_AP_MODE + RTW_PROC_HDL_SSEQ("ap_linking_test", NULL, proc_set_ap_linking_test), +#endif + + RTW_PROC_HDL_SSEQ("mac_reg_dump", proc_get_mac_reg_dump, NULL), + RTW_PROC_HDL_SSEQ("bb_reg_dump", proc_get_bb_reg_dump, NULL), + RTW_PROC_HDL_SSEQ("bb_reg_dump_ex", proc_get_bb_reg_dump_ex, NULL), + RTW_PROC_HDL_SSEQ("rf_reg_dump", proc_get_rf_reg_dump, NULL), + +#ifdef CONFIG_RTW_LED + RTW_PROC_HDL_SSEQ("led_config", proc_get_led_config, proc_set_led_config), +#endif + +#ifdef CONFIG_AP_MODE + RTW_PROC_HDL_SSEQ("aid_status", proc_get_aid_status, proc_set_aid_status), + RTW_PROC_HDL_SSEQ("ap_isolate", proc_get_ap_isolate, proc_set_ap_isolate), + RTW_PROC_HDL_SSEQ("all_sta_info", proc_get_all_sta_info, NULL), + RTW_PROC_HDL_SSEQ("bmc_tx_rate", proc_get_bmc_tx_rate, proc_set_bmc_tx_rate), + #if CONFIG_RTW_AP_DATA_BMC_TO_UC + RTW_PROC_HDL_SSEQ("ap_b2u_flags", proc_get_ap_b2u_flags, proc_set_ap_b2u_flags), + #endif +#endif /* CONFIG_AP_MODE */ + +#ifdef DBG_MEMORY_LEAK + RTW_PROC_HDL_SSEQ("_malloc_cnt", proc_get_malloc_cnt, NULL), +#endif /* DBG_MEMORY_LEAK */ + +#ifdef CONFIG_FIND_BEST_CHANNEL + RTW_PROC_HDL_SSEQ("best_channel", proc_get_best_channel, proc_set_best_channel), +#endif + + RTW_PROC_HDL_SSEQ("rx_signal", proc_get_rx_signal, proc_set_rx_signal), + RTW_PROC_HDL_SSEQ("rx_chk_limit", proc_get_rx_chk_limit, proc_set_rx_chk_limit), + RTW_PROC_HDL_SSEQ("hw_info", proc_get_hw_status, proc_set_hw_status), + RTW_PROC_HDL_SSEQ("mac_rptbuf", proc_get_mac_rptbuf, NULL), +#ifdef CONFIG_80211N_HT + RTW_PROC_HDL_SSEQ("ht_enable", proc_get_ht_enable, proc_set_ht_enable), + RTW_PROC_HDL_SSEQ("bw_mode", proc_get_bw_mode, proc_set_bw_mode), + RTW_PROC_HDL_SSEQ("ampdu_enable", proc_get_ampdu_enable, proc_set_ampdu_enable), + RTW_PROC_HDL_SSEQ("rx_ampdu", proc_get_rx_ampdu, proc_set_rx_ampdu), + RTW_PROC_HDL_SSEQ("rx_ampdu_size_limit", proc_get_rx_ampdu_size_limit, proc_set_rx_ampdu_size_limit), + RTW_PROC_HDL_SSEQ("rx_ampdu_factor", proc_get_rx_ampdu_factor, proc_set_rx_ampdu_factor), + RTW_PROC_HDL_SSEQ("rx_ampdu_density", proc_get_rx_ampdu_density, proc_set_rx_ampdu_density), + RTW_PROC_HDL_SSEQ("tx_ampdu_density", proc_get_tx_ampdu_density, proc_set_tx_ampdu_density), + RTW_PROC_HDL_SSEQ("tx_max_agg_num", proc_get_tx_max_agg_num, proc_set_tx_max_agg_num), + RTW_PROC_HDL_SSEQ("tx_quick_addba_req", proc_get_tx_quick_addba_req, proc_set_tx_quick_addba_req), +#ifdef CONFIG_TX_AMSDU + RTW_PROC_HDL_SSEQ("tx_amsdu", proc_get_tx_amsdu, proc_set_tx_amsdu), + RTW_PROC_HDL_SSEQ("tx_amsdu_rate", proc_get_tx_amsdu_rate, proc_set_tx_amsdu_rate), +#endif +#endif /* CONFIG_80211N_HT */ + +#ifdef CONFIG_80211AC_VHT + RTW_PROC_HDL_SSEQ("vht_24g_enable", proc_get_vht_24g_enable, proc_set_vht_24g_enable), +#endif + + #ifdef CONFIG_SDIO_TX_ENABLE_AVAL_INT + RTW_PROC_HDL_SSEQ("tx_aval_int_threshold", proc_get_tx_aval_th, proc_set_tx_aval_th), + #endif + + RTW_PROC_HDL_SSEQ("dynamic_rrsr", proc_get_dyn_rrsr, proc_set_dyn_rrsr), + RTW_PROC_HDL_SSEQ("en_fwps", proc_get_en_fwps, proc_set_en_fwps), + + /* RTW_PROC_HDL_SSEQ("path_rssi", proc_get_two_path_rssi, NULL), + * RTW_PROC_HDL_SSEQ("rssi_disp",proc_get_rssi_disp, proc_set_rssi_disp), */ + +#ifdef CONFIG_BT_COEXIST + RTW_PROC_HDL_SSEQ("btcoex_dbg", proc_get_btcoex_dbg, proc_set_btcoex_dbg), + RTW_PROC_HDL_SSEQ("btcoex", proc_get_btcoex_info, NULL), + RTW_PROC_HDL_SSEQ("btinfo_evt", NULL, proc_set_btinfo_evt), + RTW_PROC_HDL_SSEQ("btreg_read", proc_get_btreg_read, proc_set_btreg_read), + RTW_PROC_HDL_SSEQ("btreg_write", proc_get_btreg_write, proc_set_btreg_write), + RTW_PROC_HDL_SSEQ("btc_reduce_wl_txpwr", proc_get_btc_reduce_wl_txpwr, proc_set_btc_reduce_wl_txpwr), +#ifdef CONFIG_RF4CE_COEXIST + RTW_PROC_HDL_SSEQ("rf4ce_state", proc_get_rf4ce_state, proc_set_rf4ce_state), +#endif +#endif /* CONFIG_BT_COEXIST */ + +#if defined(DBG_CONFIG_ERROR_DETECT) + RTW_PROC_HDL_SSEQ("sreset", proc_get_sreset, proc_set_sreset), +#endif /* DBG_CONFIG_ERROR_DETECT */ + RTW_PROC_HDL_SSEQ("trx_info_debug", proc_get_trx_info_debug, NULL), + +#ifdef CONFIG_HUAWEI_PROC + RTW_PROC_HDL_SSEQ("huawei_trx_info", proc_get_huawei_trx_info, NULL), +#endif + RTW_PROC_HDL_SSEQ("linked_info_dump", proc_get_linked_info_dump, proc_set_linked_info_dump), + RTW_PROC_HDL_SSEQ("sta_tp_dump", proc_get_sta_tp_dump, proc_set_sta_tp_dump), + RTW_PROC_HDL_SSEQ("sta_tp_info", proc_get_sta_tp_info, NULL), + RTW_PROC_HDL_SSEQ("dis_turboedca", proc_get_turboedca_ctrl, proc_set_turboedca_ctrl), + RTW_PROC_HDL_SSEQ("tx_info_msg", proc_get_tx_info_msg, NULL), + RTW_PROC_HDL_SSEQ("rx_info_msg", proc_get_rx_info_msg, proc_set_rx_info_msg), + +#if defined(CONFIG_LPS_PG) && defined(CONFIG_RTL8822C) + RTW_PROC_HDL_SSEQ("lps_pg_debug", proc_get_lps_pg_debug, NULL), +#endif + +#ifdef CONFIG_GPIO_API + RTW_PROC_HDL_SSEQ("gpio_info", proc_get_gpio, proc_set_gpio), + RTW_PROC_HDL_SSEQ("gpio_set_output_value", NULL, proc_set_gpio_output_value), + RTW_PROC_HDL_SSEQ("gpio_set_direction", NULL, proc_set_config_gpio), +#endif + +#ifdef CONFIG_DBG_COUNTER + RTW_PROC_HDL_SSEQ("rx_logs", proc_get_rx_logs, NULL), + RTW_PROC_HDL_SSEQ("tx_logs", proc_get_tx_logs, NULL), + RTW_PROC_HDL_SSEQ("int_logs", proc_get_int_logs, NULL), +#endif + +#ifdef CONFIG_DBG_RF_CAL + RTW_PROC_HDL_SSEQ("iqk", proc_get_iqk_info, proc_set_iqk), + RTW_PROC_HDL_SSEQ("lck", proc_get_lck_info, proc_set_lck), +#endif + +#ifdef CONFIG_PCI_HCI + RTW_PROC_HDL_SSEQ("rx_ring", proc_get_rx_ring, NULL), + RTW_PROC_HDL_SSEQ("tx_ring", proc_get_tx_ring, NULL), +#ifdef DBG_TXBD_DESC_DUMP + RTW_PROC_HDL_SSEQ("tx_ring_ext", proc_get_tx_ring_ext, proc_set_tx_ring_ext), +#endif + RTW_PROC_HDL_SSEQ("pci_aspm", proc_get_pci_aspm, NULL), + + RTW_PROC_HDL_SSEQ("pci_conf_space", proc_get_pci_conf_space, proc_set_pci_conf_space), + + RTW_PROC_HDL_SSEQ("pci_bridge_conf_space", proc_get_pci_bridge_conf_space, proc_set_pci_bridge_conf_space), + +#endif + +#ifdef CONFIG_WOWLAN + RTW_PROC_HDL_SSEQ("wow_enable", proc_get_wow_enable, proc_set_wow_enable), + RTW_PROC_HDL_SSEQ("wow_pattern_info", proc_get_pattern_info, proc_set_pattern_info), + RTW_PROC_HDL_SSEQ("wow_wakeup_event", proc_get_wakeup_event, + proc_set_wakeup_event), + RTW_PROC_HDL_SSEQ("wowlan_last_wake_reason", proc_get_wakeup_reason, NULL), +#ifdef CONFIG_WOW_PATTERN_HW_CAM + RTW_PROC_HDL_SSEQ("wow_pattern_cam", proc_dump_pattern_cam, NULL), +#endif +#ifdef CONFIG_WOW_KEEP_ALIVE_PATTERN + RTW_PROC_HDL_SSEQ("wow_keep_alive_info", proc_dump_wow_keep_alive_info, NULL), +#endif /*CONFIG_WOW_KEEP_ALIVE_PATTERN*/ + +#endif + +#ifdef CONFIG_GPIO_WAKEUP + RTW_PROC_HDL_SSEQ("wowlan_gpio_info", proc_get_wowlan_gpio_info, proc_set_wowlan_gpio_info), +#endif +#ifdef CONFIG_P2P_WOWLAN + RTW_PROC_HDL_SSEQ("p2p_wowlan_info", proc_get_p2p_wowlan_info, NULL), +#endif + RTW_PROC_HDL_SSEQ("country_code", proc_get_country_code, proc_set_country_code), + RTW_PROC_HDL_SSEQ("chan_plan", proc_get_chan_plan, proc_set_chan_plan), + RTW_PROC_HDL_SSEQ("cap_spt_op_class_ch", proc_get_cap_spt_op_class_ch, proc_set_cap_spt_op_class_ch), + RTW_PROC_HDL_SSEQ("reg_spt_op_class_ch", proc_get_reg_spt_op_class_ch, proc_set_reg_spt_op_class_ch), + RTW_PROC_HDL_SSEQ("cur_spt_op_class_ch", proc_get_cur_spt_op_class_ch, proc_set_cur_spt_op_class_ch), +#if CONFIG_RTW_MACADDR_ACL + RTW_PROC_HDL_SSEQ("macaddr_acl", proc_get_macaddr_acl, proc_set_macaddr_acl), +#endif +#if CONFIG_RTW_PRE_LINK_STA + RTW_PROC_HDL_SSEQ("pre_link_sta", proc_get_pre_link_sta, proc_set_pre_link_sta), +#endif + RTW_PROC_HDL_SSEQ("ch_sel_policy", proc_get_ch_sel_policy, proc_set_ch_sel_policy), +#ifdef CONFIG_DFS_MASTER + RTW_PROC_HDL_SSEQ("dfs_test_case", proc_get_dfs_test_case, proc_set_dfs_test_case), + RTW_PROC_HDL_SSEQ("update_non_ocp", NULL, proc_set_update_non_ocp), + RTW_PROC_HDL_SSEQ("radar_detect", NULL, proc_set_radar_detect), + RTW_PROC_HDL_SSEQ("dfs_ch_sel_e_flags", proc_get_dfs_ch_sel_e_flags, proc_set_dfs_ch_sel_e_flags), + RTW_PROC_HDL_SSEQ("dfs_ch_sel_d_flags", proc_get_dfs_ch_sel_d_flags, proc_set_dfs_ch_sel_d_flags), + #if CONFIG_DFS_SLAVE_WITH_RADAR_DETECT + RTW_PROC_HDL_SSEQ("dfs_slave_with_rd", proc_get_dfs_slave_with_rd, proc_set_dfs_slave_with_rd), + #endif +#endif +#ifdef CONFIG_BCN_CNT_CONFIRM_HDL + RTW_PROC_HDL_SSEQ("new_bcn_max", proc_get_new_bcn_max, proc_set_new_bcn_max), +#endif + RTW_PROC_HDL_SSEQ("sink_udpport", proc_get_udpport, proc_set_udpport), +#ifdef DBG_RX_COUNTER_DUMP + RTW_PROC_HDL_SSEQ("dump_rx_cnt_mode", proc_get_rx_cnt_dump, proc_set_rx_cnt_dump), +#endif +#ifdef CONFIG_AP_MODE + RTW_PROC_HDL_SSEQ("change_bss_chbw", NULL, proc_set_change_bss_chbw), +#endif +#if CONFIG_TX_AC_LIFETIME + RTW_PROC_HDL_SSEQ("tx_aclt_force_val", proc_get_tx_aclt_force_val, proc_set_tx_aclt_force_val), + RTW_PROC_HDL_SSEQ("tx_aclt_flags", proc_get_tx_aclt_flags, proc_set_tx_aclt_flags), + RTW_PROC_HDL_SSEQ("tx_aclt_confs", proc_get_tx_aclt_confs, proc_set_tx_aclt_confs), +#endif + RTW_PROC_HDL_SSEQ("tx_bw_mode", proc_get_tx_bw_mode, proc_set_tx_bw_mode), + RTW_PROC_HDL_SSEQ("hal_txpwr_info", proc_get_hal_txpwr_info, NULL), + RTW_PROC_HDL_SSEQ("target_tx_power", proc_get_target_tx_power, NULL), + RTW_PROC_HDL_SSEQ("tx_power_by_rate", proc_get_tx_power_by_rate, NULL), +#if CONFIG_TXPWR_LIMIT + RTW_PROC_HDL_SSEQ("tx_power_limit", proc_get_tx_power_limit, NULL), +#endif + RTW_PROC_HDL_SSEQ("tpc_settings", proc_get_tpc_settings, proc_set_tpc_settings), + RTW_PROC_HDL_SSEQ("antenna_gain", proc_get_antenna_gain, proc_set_antenna_gain), + RTW_PROC_HDL_SSEQ("tx_power_ext_info", proc_get_tx_power_ext_info, proc_set_tx_power_ext_info), + RTW_PROC_HDL_SEQ("tx_power_idx", &seq_ops_tx_power_idx, proc_set_tx_power_idx_dump), + RTW_PROC_HDL_SEQ("txpwr_total_dbm", &seq_ops_txpwr_total_dbm, proc_set_txpwr_total_dbm_dump), +#ifdef CONFIG_RF_POWER_TRIM + RTW_PROC_HDL_SSEQ("tx_gain_offset", NULL, proc_set_tx_gain_offset), + RTW_PROC_HDL_SSEQ("kfree_flag", proc_get_kfree_flag, proc_set_kfree_flag), + RTW_PROC_HDL_SSEQ("kfree_bb_gain", proc_get_kfree_bb_gain, proc_set_kfree_bb_gain), + RTW_PROC_HDL_SSEQ("kfree_thermal", proc_get_kfree_thermal, proc_set_kfree_thermal), +#endif +#ifdef CONFIG_POWER_SAVING + RTW_PROC_HDL_SSEQ("ps_info", proc_get_ps_info, proc_set_ps_info), +#ifdef CONFIG_WMMPS_STA + RTW_PROC_HDL_SSEQ("wmmps_info", proc_get_wmmps_info, proc_set_wmmps_info), +#endif /* CONFIG_WMMPS_STA */ +#endif +#ifdef CONFIG_TDLS + RTW_PROC_HDL_SSEQ("tdls_info", proc_get_tdls_info, NULL), + RTW_PROC_HDL_SSEQ("tdls_enable", proc_get_tdls_enable, proc_set_tdls_enable), +#endif + RTW_PROC_HDL_SSEQ("monitor", proc_get_monitor, proc_set_monitor), +#ifdef RTW_SIMPLE_CONFIG + RTW_PROC_HDL_SSEQ("rtw_simple_config", proc_get_simple_config, proc_set_simple_config), +#endif + +#ifdef CONFIG_RTW_ACS + RTW_PROC_HDL_SSEQ("acs", proc_get_best_chan, proc_set_acs), + RTW_PROC_HDL_SSEQ("chan_info", proc_get_chan_info, NULL), +#endif + +#ifdef CONFIG_BACKGROUND_NOISE_MONITOR + RTW_PROC_HDL_SSEQ("noise_monitor", proc_get_nm, proc_set_nm), +#endif + +#ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + RTW_PROC_HDL_SSEQ("rtkm_info", proc_get_rtkm_info, NULL), +#endif + RTW_PROC_HDL_SSEQ("efuse_map", proc_get_efuse_map, NULL), +#ifdef CONFIG_IEEE80211W + RTW_PROC_HDL_SSEQ("11w_tx_sa_query", proc_get_tx_sa_query, proc_set_tx_sa_query), + RTW_PROC_HDL_SSEQ("11w_tx_deauth", proc_get_tx_deauth, proc_set_tx_deauth), + RTW_PROC_HDL_SSEQ("11w_tx_auth", proc_get_tx_auth, proc_set_tx_auth), +#endif /* CONFIG_IEEE80211W */ + +#ifdef CONFIG_CUSTOMER01_SMART_ANTENNA + RTW_PROC_HDL_SSEQ("pathb_phase", proc_get_pathb_phase, proc_set_pathb_phase), +#endif + +#ifdef CONFIG_MBSSID_CAM + RTW_PROC_HDL_SSEQ("mbid_cam", proc_get_mbid_cam_cache, NULL), +#endif + RTW_PROC_HDL_SSEQ("mac_addr", proc_get_mac_addr, NULL), + RTW_PROC_HDL_SSEQ("skip_band", proc_get_skip_band, proc_set_skip_band), + RTW_PROC_HDL_SSEQ("hal_spec", proc_get_hal_spec, NULL), + RTW_PROC_HDL_SSEQ("hal_trx_mode", proc_get_hal_trx_mode, NULL), + + RTW_PROC_HDL_SSEQ("rx_stat", proc_get_rx_stat, NULL), + + RTW_PROC_HDL_SSEQ("tx_stat", proc_get_tx_stat, NULL), + /**** PHY Capability ****/ + RTW_PROC_HDL_SSEQ("phy_cap", proc_get_phy_cap, NULL), +#ifdef CONFIG_80211N_HT + RTW_PROC_HDL_SSEQ("rx_stbc", proc_get_rx_stbc, proc_set_rx_stbc), + RTW_PROC_HDL_SSEQ("stbc_cap", proc_get_stbc_cap, proc_set_stbc_cap), + RTW_PROC_HDL_SSEQ("ldpc_cap", proc_get_ldpc_cap, proc_set_ldpc_cap), +#endif /* CONFIG_80211N_HT */ +#ifdef CONFIG_BEAMFORMING + RTW_PROC_HDL_SSEQ("txbf_cap", proc_get_txbf_cap, proc_set_txbf_cap), +#endif + +#ifdef CONFIG_SUPPORT_TRX_SHARED + RTW_PROC_HDL_SSEQ("trx_share_mode", proc_get_trx_share_mode, NULL), +#endif + RTW_PROC_HDL_SSEQ("napi_info", proc_get_napi_info, NULL), +#ifdef CONFIG_RTW_NAPI_DYNAMIC + RTW_PROC_HDL_SSEQ("napi_th", proc_get_napi_info, proc_set_napi_th), +#endif /* CONFIG_RTW_NAPI_DYNAMIC */ + + RTW_PROC_HDL_SSEQ("rsvd_page", proc_dump_rsvd_page, proc_set_rsvd_page_info), + +#ifdef CONFIG_SUPPORT_FIFO_DUMP + RTW_PROC_HDL_SSEQ("fifo_dump", proc_dump_fifo, proc_set_fifo_info), +#endif + RTW_PROC_HDL_SSEQ("fw_info", proc_get_fw_info, NULL), + +#ifdef DBG_XMIT_BLOCK + RTW_PROC_HDL_SSEQ("xmit_block", proc_get_xmit_block, proc_set_xmit_block), +#endif + + RTW_PROC_HDL_SSEQ("ack_timeout", proc_get_ack_timeout, proc_set_ack_timeout), + + RTW_PROC_HDL_SSEQ("dynamic_agg_enable", proc_get_dynamic_agg_enable, proc_set_dynamic_agg_enable), + RTW_PROC_HDL_SSEQ("fw_offload", proc_get_fw_offload, proc_set_fw_offload), + +#ifdef CONFIG_RTW_WDS + RTW_PROC_HDL_SSEQ("wds_en", proc_get_wds_en, proc_set_wds_en), + RTW_PROC_HDL_SSEQ("sta_wds_en", NULL, proc_set_sta_wds_en), + RTW_PROC_HDL_SSEQ("wds_gptr", proc_get_wds_gptr, NULL), + #ifdef CONFIG_AP_MODE + RTW_PROC_HDL_SSEQ("wds_path", proc_get_wds_path, NULL), + #endif +#endif + +#ifdef CONFIG_RTW_MULTI_AP + RTW_PROC_HDL_SSEQ("multi_ap_opmode", proc_get_multi_ap_opmode, proc_set_multi_ap_opmode), + RTW_PROC_HDL_SSEQ("unassoc_sta", proc_get_unassoc_sta, proc_set_unassoc_sta), +#ifdef CONFIG_IOCTL_CFG80211 + RTW_PROC_HDL_SSEQ("sta_assoc_req_frame_body", proc_get_sta_assoc_req_frame_body, proc_set_sta_assoc_req_frame_body), +#endif + RTW_PROC_HDL_SSEQ("ch_util_threshold", proc_get_ch_util_threshold, proc_set_ch_util_threshold), + RTW_PROC_HDL_SSEQ("ch_utilization", proc_get_ch_utilization, NULL), +#endif + +#ifdef CONFIG_RTW_MESH + #if CONFIG_RTW_MESH_ACNODE_PREVENT + RTW_PROC_HDL_SSEQ("mesh_acnode_prevent", proc_get_mesh_acnode_prevent, proc_set_mesh_acnode_prevent), + #endif + #if CONFIG_RTW_MESH_OFFCH_CAND + RTW_PROC_HDL_SSEQ("mesh_offch_cand", proc_get_mesh_offch_cand, proc_set_mesh_offch_cand), + #endif + #if CONFIG_RTW_MESH_PEER_BLACKLIST + RTW_PROC_HDL_SSEQ("mesh_peer_blacklist", proc_get_mesh_peer_blacklist, proc_set_mesh_peer_blacklist), + #endif + #if CONFIG_RTW_MESH_CTO_MGATE_BLACKLIST + RTW_PROC_HDL_SSEQ("mesh_cto_mgate_require", proc_get_mesh_cto_mgate_require, proc_set_mesh_cto_mgate_require), + RTW_PROC_HDL_SSEQ("mesh_cto_mgate_blacklist", proc_get_mesh_cto_mgate_blacklist, proc_set_mesh_cto_mgate_blacklist), + #endif + RTW_PROC_HDL_SSEQ("mesh_peer_sel_policy", proc_get_mesh_peer_sel_policy, NULL), + RTW_PROC_HDL_SSEQ("mesh_networks", proc_get_mesh_networks, NULL), + RTW_PROC_HDL_SSEQ("mesh_plink_ctl", proc_get_mesh_plink_ctl, NULL), + RTW_PROC_HDL_SSEQ("mesh_mpath", proc_get_mesh_mpath, NULL), + RTW_PROC_HDL_SSEQ("mesh_mpp", proc_get_mesh_mpp, NULL), + RTW_PROC_HDL_SSEQ("mesh_known_gates", proc_get_mesh_known_gates, NULL), + #if CONFIG_RTW_MESH_DATA_BMC_TO_UC + RTW_PROC_HDL_SSEQ("mesh_b2u_flags", proc_get_mesh_b2u_flags, proc_set_mesh_b2u_flags), + #endif + RTW_PROC_HDL_SSEQ("mesh_stats", proc_get_mesh_stats, NULL), + RTW_PROC_HDL_SSEQ("mesh_gate_timeout_factor", proc_get_mesh_gate_timeout, proc_set_mesh_gate_timeout), + RTW_PROC_HDL_SSEQ("mesh_gate_state", proc_get_mesh_gate_state, NULL), + RTW_PROC_HDL_SSEQ("mesh_peer_alive_based_preq", proc_get_peer_alive_based_preq, proc_set_peer_alive_based_preq), +#endif +#ifdef CONFIG_FW_HANDLE_TXBCN + RTW_PROC_HDL_SSEQ("fw_tbtt_rpt", proc_get_fw_tbtt_rpt, proc_set_fw_tbtt_rpt), +#endif +#ifdef CONFIG_LPS_CHK_BY_TP + RTW_PROC_HDL_SSEQ("lps_chk_tp", proc_get_lps_chk_tp, proc_set_lps_chk_tp), +#endif +#ifdef CONFIG_SUPPORT_STATIC_SMPS + RTW_PROC_HDL_SSEQ("smps", proc_get_smps, proc_set_smps), +#endif + +#ifdef RTW_BUSY_DENY_SCAN + RTW_PROC_HDL_SSEQ("scan_interval_thr", proc_get_scan_interval_thr, \ + proc_set_scan_interval_thr), +#endif + RTW_PROC_HDL_SSEQ("scan_deny", proc_get_scan_deny, proc_set_scan_deny), +#ifdef CONFIG_RTW_TPT_MODE + RTW_PROC_HDL_SSEQ("tpt_mode", proc_get_tpt_mode, proc_set_tpt_mode), +#endif + +#ifdef CONFIG_CTRL_TXSS_BY_TP + RTW_PROC_HDL_SSEQ("txss_tp", proc_get_txss_tp, proc_set_txss_tp), + #ifdef DBG_CTRL_TXSS + RTW_PROC_HDL_SSEQ("txss_ctrl", proc_get_txss_ctrl, proc_set_txss_ctrl), + #endif +#endif + + RTW_PROC_HDL_SSEQ("cur_beacon_keys", proc_get_cur_beacon_keys, NULL), + +#ifdef CONFIG_WAR_OFFLOAD + RTW_PROC_HDL_SSEQ("war_offload_enable", proc_get_war_offload_enable, proc_set_war_offload_enable), + RTW_PROC_HDL_SSEQ("war_offload_ipv4_addr", NULL, proc_set_war_offload_ipv4_addr), + RTW_PROC_HDL_SSEQ("war_offload_ipv6_addr", NULL, proc_set_war_offload_ipv6_addr), +#if defined(CONFIG_OFFLOAD_MDNS_V4) || defined(CONFIG_OFFLOAD_MDNS_V6) + RTW_PROC_HDL_SSEQ("war_offload_mdns_domain_name", proc_get_war_offload_mdns_domain_name, proc_set_war_offload_mdns_domain_name), + RTW_PROC_HDL_SSEQ("war_offload_mdns_machine_name", proc_get_war_offload_mdns_machine_name, proc_set_war_offload_mdns_machine_name), + RTW_PROC_HDL_SSEQ("war_offload_mdns_service_info", proc_get_war_offload_mdns_service_info, proc_set_war_offload_mdns_service_info), + RTW_PROC_HDL_SSEQ("war_offload_mdns_service_info_txt_rsp", proc_get_war_offload_mdns_txt_rsp, proc_set_war_offload_mdns_txt_rsp), +#endif /* CONFIG_OFFLOAD_MDNS_V4 || CONFIG_OFFLOAD_MDNS_V6 */ +#endif /* CONFIG_WAR_OFFLOAD */ + RTW_PROC_HDL_SSEQ("rtw_amsdu_mode", proc_get_amsdu_mode, proc_set_amsdu_mode), + +}; + +const int adapter_proc_hdls_num = sizeof(adapter_proc_hdls) / sizeof(struct rtw_proc_hdl); + +static int rtw_adapter_proc_open(struct inode *inode, struct file *file) +{ + ssize_t index = (ssize_t)PDE_DATA(inode); + const struct rtw_proc_hdl *hdl = adapter_proc_hdls + index; + void *private = proc_get_parent_data(inode); + + if (hdl->type == RTW_PROC_HDL_TYPE_SEQ) { + int res = seq_open(file, hdl->u.seq_op); + + if (res == 0) + ((struct seq_file *)file->private_data)->private = private; + + return res; + } else if (hdl->type == RTW_PROC_HDL_TYPE_SSEQ) { + int (*show)(struct seq_file *, void *) = hdl->u.show ? hdl->u.show : proc_get_dummy; + + return single_open(file, show, private); + } else if (hdl->type == RTW_PROC_HDL_TYPE_SZSEQ) { + int (*show)(struct seq_file *, void *) = hdl->u.sz.show ? hdl->u.sz.show : proc_get_dummy; + + return single_open_size(file, show, private, hdl->u.sz.size); + } else { + return -EROFS; + } +} + +static ssize_t rtw_adapter_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) +{ + ssize_t index = (ssize_t)PDE_DATA(file_inode(file)); + const struct rtw_proc_hdl *hdl = adapter_proc_hdls + index; + ssize_t (*write)(struct file *, const char __user *, size_t, loff_t *, void *) = hdl->write; + + if (write) + return write(file, buffer, count, pos, ((struct seq_file *)file->private_data)->private); + + return -EROFS; +} + +static const struct rtw_proc_ops rtw_adapter_proc_seq_fops = { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) + .proc_open = rtw_adapter_proc_open, + .proc_read = seq_read, + .proc_lseek = seq_lseek, + .proc_release = seq_release, + .proc_write = rtw_adapter_proc_write, +#else + .owner = THIS_MODULE, + .open = rtw_adapter_proc_open, + .read = seq_read, + .llseek = seq_lseek, + .release = seq_release, + .write = rtw_adapter_proc_write, +#endif +}; + +static const struct rtw_proc_ops rtw_adapter_proc_sseq_fops = { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) + .proc_open = rtw_adapter_proc_open, + .proc_read = seq_read, + .proc_lseek = seq_lseek, + .proc_release = single_release, + .proc_write = rtw_adapter_proc_write, +#else + .owner = THIS_MODULE, + .open = rtw_adapter_proc_open, + .read = seq_read, + .llseek = seq_lseek, + .release = single_release, + .write = rtw_adapter_proc_write, +#endif +}; + +int proc_get_odm_adaptivity(struct seq_file *m, void *v) +{ + struct net_device *dev = m->private; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + + rtw_odm_adaptivity_parm_msg(m, padapter); + + return 0; +} + +ssize_t proc_set_odm_adaptivity(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *dev = data; + _adapter *padapter = (_adapter *)rtw_netdev_priv(dev); + char tmp[32]; + u32 th_l2h_ini; + s8 th_edcca_hl_diff; + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) { + rtw_warn_on(1); + return -EFAULT; + } + + if (buffer && !copy_from_user(tmp, buffer, count)) { + + int num = sscanf(tmp, "%x %hhd", &th_l2h_ini, &th_edcca_hl_diff); + + if (num != 2) + return count; + + rtw_odm_adaptivity_parm_set(padapter, (s8)th_l2h_ini, th_edcca_hl_diff); + } + + return count; +} + +static char *phydm_msg = NULL; +#define PHYDM_MSG_LEN 80*24*4 + +int proc_get_phydm_cmd(struct seq_file *m, void *v) +{ + struct net_device *netdev; + PADAPTER padapter; + struct dm_struct *phydm; + + + netdev = m->private; + padapter = (PADAPTER)rtw_netdev_priv(netdev); + phydm = adapter_to_phydm(padapter); + + if (NULL == phydm_msg) { + phydm_msg = rtw_zmalloc(PHYDM_MSG_LEN); + if (NULL == phydm_msg) + return -ENOMEM; + + phydm_cmd(phydm, NULL, 0, 0, phydm_msg, PHYDM_MSG_LEN); + } + + _RTW_PRINT_SEL(m, "%s\n", phydm_msg); + + rtw_mfree(phydm_msg, PHYDM_MSG_LEN); + phydm_msg = NULL; + + return 0; +} + +ssize_t proc_set_phydm_cmd(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data) +{ + struct net_device *netdev; + PADAPTER padapter; + struct dm_struct *phydm; + char tmp[64] = {0}; + + + netdev = (struct net_device *)data; + padapter = (PADAPTER)rtw_netdev_priv(netdev); + phydm = adapter_to_phydm(padapter); + + if (count < 1) + return -EFAULT; + + if (count > sizeof(tmp)) + return -EFAULT; + + if (buffer && !copy_from_user(tmp, buffer, count)) { + if (NULL == phydm_msg) { + phydm_msg = rtw_zmalloc(PHYDM_MSG_LEN); + if (NULL == phydm_msg) + return -ENOMEM; + } else + _rtw_memset(phydm_msg, 0, PHYDM_MSG_LEN); + + phydm_cmd(phydm, tmp, count, 1, phydm_msg, PHYDM_MSG_LEN); + + if (strlen(phydm_msg) == 0) { + rtw_mfree(phydm_msg, PHYDM_MSG_LEN); + phydm_msg = NULL; + } + } + + return count; +} + +/* +* rtw_odm_proc: +* init/deinit when register/unregister net_device, along with rtw_adapter_proc +*/ +const struct rtw_proc_hdl odm_proc_hdls[] = { + RTW_PROC_HDL_SSEQ("adaptivity", proc_get_odm_adaptivity, proc_set_odm_adaptivity), + RTW_PROC_HDL_SZSEQ("cmd", proc_get_phydm_cmd, proc_set_phydm_cmd, PHYDM_MSG_LEN), +}; + +const int odm_proc_hdls_num = sizeof(odm_proc_hdls) / sizeof(struct rtw_proc_hdl); + +static int rtw_odm_proc_open(struct inode *inode, struct file *file) +{ + ssize_t index = (ssize_t)PDE_DATA(inode); + const struct rtw_proc_hdl *hdl = odm_proc_hdls + index; + void *private = proc_get_parent_data(inode); + + if (hdl->type == RTW_PROC_HDL_TYPE_SEQ) { + int res = seq_open(file, hdl->u.seq_op); + + if (res == 0) + ((struct seq_file *)file->private_data)->private = private; + + return res; + } else if (hdl->type == RTW_PROC_HDL_TYPE_SSEQ) { + int (*show)(struct seq_file *, void *) = hdl->u.show ? hdl->u.show : proc_get_dummy; + + return single_open(file, show, private); + } else if (hdl->type == RTW_PROC_HDL_TYPE_SZSEQ) { + int (*show)(struct seq_file *, void *) = hdl->u.sz.show ? hdl->u.sz.show : proc_get_dummy; + + return single_open_size(file, show, private, hdl->u.sz.size); + } else { + return -EROFS; + } +} + +static ssize_t rtw_odm_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) +{ + ssize_t index = (ssize_t)PDE_DATA(file_inode(file)); + const struct rtw_proc_hdl *hdl = odm_proc_hdls + index; + ssize_t (*write)(struct file *, const char __user *, size_t, loff_t *, void *) = hdl->write; + + if (write) + return write(file, buffer, count, pos, ((struct seq_file *)file->private_data)->private); + + return -EROFS; +} + +static const struct rtw_proc_ops rtw_odm_proc_seq_fops = { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) + .proc_open = rtw_odm_proc_open, + .proc_read = seq_read, + .proc_lseek = seq_lseek, + .proc_release = seq_release, + .proc_write = rtw_odm_proc_write, +#else + .owner = THIS_MODULE, + .open = rtw_odm_proc_open, + .read = seq_read, + .llseek = seq_lseek, + .release = seq_release, + .write = rtw_odm_proc_write, +#endif +}; + +static const struct rtw_proc_ops rtw_odm_proc_sseq_fops = { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) + .proc_open = rtw_odm_proc_open, + .proc_read = seq_read, + .proc_lseek = seq_lseek, + .proc_release = single_release, + .proc_write = rtw_odm_proc_write, +#else + .owner = THIS_MODULE, + .open = rtw_odm_proc_open, + .read = seq_read, + .llseek = seq_lseek, + .release = single_release, + .write = rtw_odm_proc_write, +#endif +}; + +struct proc_dir_entry *rtw_odm_proc_init(struct net_device *dev) +{ + struct proc_dir_entry *dir_odm = NULL; + struct proc_dir_entry *entry = NULL; + _adapter *adapter = rtw_netdev_priv(dev); + ssize_t i; + + if (adapter->dir_dev == NULL) { + rtw_warn_on(1); + goto exit; + } + + if (adapter->dir_odm != NULL) { + rtw_warn_on(1); + goto exit; + } + + dir_odm = rtw_proc_create_dir("odm", adapter->dir_dev, dev); + if (dir_odm == NULL) { + rtw_warn_on(1); + goto exit; + } + + adapter->dir_odm = dir_odm; + + for (i = 0; i < odm_proc_hdls_num; i++) { + if (odm_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SEQ) + entry = rtw_proc_create_entry(odm_proc_hdls[i].name, dir_odm, &rtw_odm_proc_seq_fops, (void *)i); + else if (odm_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SSEQ || + odm_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SZSEQ) + entry = rtw_proc_create_entry(odm_proc_hdls[i].name, dir_odm, &rtw_odm_proc_sseq_fops, (void *)i); + else + entry = NULL; + + if (!entry) { + rtw_warn_on(1); + goto exit; + } + } + +exit: + return dir_odm; +} + +void rtw_odm_proc_deinit(_adapter *adapter) +{ + struct proc_dir_entry *dir_odm = NULL; + int i; + + dir_odm = adapter->dir_odm; + + if (dir_odm == NULL) { + rtw_warn_on(1); + return; + } + + for (i = 0; i < odm_proc_hdls_num; i++) + remove_proc_entry(odm_proc_hdls[i].name, dir_odm); + + remove_proc_entry("odm", adapter->dir_dev); + + adapter->dir_odm = NULL; + + if (phydm_msg) { + rtw_mfree(phydm_msg, PHYDM_MSG_LEN); + phydm_msg = NULL; + } +} + +#ifdef CONFIG_MCC_MODE +/* +* rtw_mcc_proc: +* init/deinit when register/unregister net_device, along with rtw_adapter_proc +*/ +const struct rtw_proc_hdl mcc_proc_hdls[] = { + RTW_PROC_HDL_SSEQ("mcc_info", proc_get_mcc_info, NULL), + RTW_PROC_HDL_SSEQ("mcc_enable", proc_get_mcc_info, proc_set_mcc_enable), + RTW_PROC_HDL_SSEQ("mcc_duration", proc_get_mcc_info, proc_set_mcc_duration), + #ifdef CONFIG_MCC_PHYDM_OFFLOAD + RTW_PROC_HDL_SSEQ("mcc_phydm_offload", proc_get_mcc_info, proc_set_mcc_phydm_offload_enable), + #endif + RTW_PROC_HDL_SSEQ("mcc_single_tx_criteria", proc_get_mcc_info, proc_set_mcc_single_tx_criteria), + RTW_PROC_HDL_SSEQ("mcc_ap_bw20_target_tp", proc_get_mcc_info, proc_set_mcc_ap_bw20_target_tp), + RTW_PROC_HDL_SSEQ("mcc_ap_bw40_target_tp", proc_get_mcc_info, proc_set_mcc_ap_bw40_target_tp), + RTW_PROC_HDL_SSEQ("mcc_ap_bw80_target_tp", proc_get_mcc_info, proc_set_mcc_ap_bw80_target_tp), + RTW_PROC_HDL_SSEQ("mcc_sta_bw20_target_tp", proc_get_mcc_info, proc_set_mcc_sta_bw20_target_tp), + RTW_PROC_HDL_SSEQ("mcc_sta_bw40_target_tp", proc_get_mcc_info, proc_set_mcc_sta_bw40_target_tp), + RTW_PROC_HDL_SSEQ("mcc_sta_bw80_target_tp", proc_get_mcc_info, proc_set_mcc_sta_bw80_target_tp), + RTW_PROC_HDL_SSEQ("mcc_policy_table", proc_get_mcc_policy_table, NULL), +}; + +const int mcc_proc_hdls_num = sizeof(mcc_proc_hdls) / sizeof(struct rtw_proc_hdl); + +static int rtw_mcc_proc_open(struct inode *inode, struct file *file) +{ + ssize_t index = (ssize_t)PDE_DATA(inode); + const struct rtw_proc_hdl *hdl = mcc_proc_hdls + index; + void *private = proc_get_parent_data(inode); + + if (hdl->type == RTW_PROC_HDL_TYPE_SEQ) { + int res = seq_open(file, hdl->u.seq_op); + + if (res == 0) + ((struct seq_file *)file->private_data)->private = private; + + return res; + } else if (hdl->type == RTW_PROC_HDL_TYPE_SSEQ) { + int (*show)(struct seq_file *, void *) = hdl->u.show ? hdl->u.show : proc_get_dummy; + + return single_open(file, show, private); + } else if (hdl->type == RTW_PROC_HDL_TYPE_SZSEQ) { + int (*show)(struct seq_file *, void *) = hdl->u.sz.show ? hdl->u.sz.show : proc_get_dummy; + + return single_open_size(file, show, private, hdl->u.sz.size); + } else { + return -EROFS; + } +} + +static ssize_t rtw_mcc_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) +{ + ssize_t index = (ssize_t)PDE_DATA(file_inode(file)); + const struct rtw_proc_hdl *hdl = mcc_proc_hdls + index; + ssize_t (*write)(struct file *, const char __user *, size_t, loff_t *, void *) = hdl->write; + + if (write) + return write(file, buffer, count, pos, ((struct seq_file *)file->private_data)->private); + + return -EROFS; +} + +static const struct rtw_proc_ops rtw_mcc_proc_seq_fops = { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) + .proc_open = rtw_mcc_proc_open, + .proc_read = seq_read, + .proc_lseek = seq_lseek, + .proc_release = seq_release, + .proc_write = rtw_mcc_proc_write, +#else + .owner = THIS_MODULE, + .open = rtw_mcc_proc_open, + .read = seq_read, + .llseek = seq_lseek, + .release = seq_release, + .write = rtw_mcc_proc_write, +#endif +}; + +static const struct rtw_proc_ops rtw_mcc_proc_sseq_fops = { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) + .proc_open = rtw_mcc_proc_open, + .proc_read = seq_read, + .proc_lseek = seq_lseek, + .proc_release = single_release, + .proc_write = rtw_mcc_proc_write, +#else + .owner = THIS_MODULE, + .open = rtw_mcc_proc_open, + .read = seq_read, + .llseek = seq_lseek, + .release = single_release, + .write = rtw_mcc_proc_write, +#endif +}; + +struct proc_dir_entry *rtw_mcc_proc_init(struct net_device *dev) +{ + struct proc_dir_entry *dir_mcc = NULL; + struct proc_dir_entry *entry = NULL; + _adapter *adapter = rtw_netdev_priv(dev); + ssize_t i; + + if (adapter->dir_dev == NULL) { + rtw_warn_on(1); + goto exit; + } + + if (adapter->dir_mcc != NULL) { + rtw_warn_on(1); + goto exit; + } + + dir_mcc = rtw_proc_create_dir("mcc", adapter->dir_dev, dev); + if (dir_mcc == NULL) { + rtw_warn_on(1); + goto exit; + } + + adapter->dir_mcc = dir_mcc; + + for (i = 0; i < mcc_proc_hdls_num; i++) { + if (mcc_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SEQ) + entry = rtw_proc_create_entry(mcc_proc_hdls[i].name, dir_mcc, &rtw_mcc_proc_seq_fops, (void *)i); + else if (mcc_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SSEQ || + mcc_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SZSEQ) + entry = rtw_proc_create_entry(mcc_proc_hdls[i].name, dir_mcc, &rtw_mcc_proc_sseq_fops, (void *)i); + else + entry = NULL; + + if (!entry) { + rtw_warn_on(1); + goto exit; + } + } + +exit: + return dir_mcc; +} + +void rtw_mcc_proc_deinit(_adapter *adapter) +{ + struct proc_dir_entry *dir_mcc = NULL; + int i; + + dir_mcc = adapter->dir_mcc; + + if (dir_mcc == NULL) { + rtw_warn_on(1); + return; + } + + for (i = 0; i < mcc_proc_hdls_num; i++) + remove_proc_entry(mcc_proc_hdls[i].name, dir_mcc); + + remove_proc_entry("mcc", adapter->dir_dev); + + adapter->dir_mcc = NULL; +} +#endif /* CONFIG_MCC_MODE */ + +struct proc_dir_entry *rtw_adapter_proc_init(struct net_device *dev) +{ + struct proc_dir_entry *drv_proc = get_rtw_drv_proc(); + struct proc_dir_entry *dir_dev = NULL; + struct proc_dir_entry *entry = NULL; + _adapter *adapter = rtw_netdev_priv(dev); + ssize_t i; + + if (drv_proc == NULL) { + rtw_warn_on(1); + goto exit; + } + + if (adapter->dir_dev != NULL) { + rtw_warn_on(1); + goto exit; + } + + dir_dev = rtw_proc_create_dir(dev->name, drv_proc, dev); + if (dir_dev == NULL) { + rtw_warn_on(1); + goto exit; + } + + adapter->dir_dev = dir_dev; + + for (i = 0; i < adapter_proc_hdls_num; i++) { + if (adapter_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SEQ) + entry = rtw_proc_create_entry(adapter_proc_hdls[i].name, dir_dev, &rtw_adapter_proc_seq_fops, (void *)i); + else if (adapter_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SSEQ || + adapter_proc_hdls[i].type == RTW_PROC_HDL_TYPE_SZSEQ) + entry = rtw_proc_create_entry(adapter_proc_hdls[i].name, dir_dev, &rtw_adapter_proc_sseq_fops, (void *)i); + else + entry = NULL; + + if (!entry) { + rtw_warn_on(1); + goto exit; + } + } + + rtw_odm_proc_init(dev); + +#ifdef CONFIG_MCC_MODE + rtw_mcc_proc_init(dev); +#endif /* CONFIG_MCC_MODE */ + +exit: + return dir_dev; +} + +void rtw_adapter_proc_deinit(struct net_device *dev) +{ + struct proc_dir_entry *drv_proc = get_rtw_drv_proc(); + struct proc_dir_entry *dir_dev = NULL; + _adapter *adapter = rtw_netdev_priv(dev); + int i; + + dir_dev = adapter->dir_dev; + + if (dir_dev == NULL) { + rtw_warn_on(1); + return; + } + + for (i = 0; i < adapter_proc_hdls_num; i++) + remove_proc_entry(adapter_proc_hdls[i].name, dir_dev); + + rtw_odm_proc_deinit(adapter); + +#ifdef CONFIG_MCC_MODE + rtw_mcc_proc_deinit(adapter); +#endif /* CONFIG_MCC_MODE */ + + remove_proc_entry(dev->name, drv_proc); + + adapter->dir_dev = NULL; +} + +void rtw_adapter_proc_replace(struct net_device *dev) +{ + struct proc_dir_entry *drv_proc = get_rtw_drv_proc(); + struct proc_dir_entry *dir_dev = NULL; + _adapter *adapter = rtw_netdev_priv(dev); + int i; + + dir_dev = adapter->dir_dev; + + if (dir_dev == NULL) { + rtw_warn_on(1); + return; + } + + for (i = 0; i < adapter_proc_hdls_num; i++) + remove_proc_entry(adapter_proc_hdls[i].name, dir_dev); + + rtw_odm_proc_deinit(adapter); + +#ifdef CONFIG_MCC_MODE + rtw_mcc_proc_deinit(adapter); +#endif /* CONIG_MCC_MODE */ + + remove_proc_entry(adapter->old_ifname, drv_proc); + + adapter->dir_dev = NULL; + + rtw_adapter_proc_init(dev); + +} + +#endif /* CONFIG_PROC_DEBUG */ diff --git a/os_dep/linux/rtw_proc.h b/os_dep/linux/rtw_proc.h new file mode 100755 index 0000000..9247e36 --- /dev/null +++ b/os_dep/linux/rtw_proc.h @@ -0,0 +1,72 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_PROC_H__ +#define __RTW_PROC_H__ + +#include +#include + +#define RTW_PROC_HDL_TYPE_SEQ 0 +#define RTW_PROC_HDL_TYPE_SSEQ 1 +#define RTW_PROC_HDL_TYPE_SZSEQ 2 + +struct rtw_proc_hdl { + char *name; + u8 type; + union { + int (*show)(struct seq_file *, void *); + struct seq_operations *seq_op; + struct { + int (*show)(struct seq_file *, void *); + size_t size; + } sz; + } u; + ssize_t (*write)(struct file *file, const char __user *buffer, size_t count, loff_t *pos, void *data); +}; + +#define RTW_PROC_HDL_SEQ(_name, _seq_op, _write) \ + { .name = _name, .type = RTW_PROC_HDL_TYPE_SEQ, .u.seq_op = _seq_op, .write = _write} + +#define RTW_PROC_HDL_SSEQ(_name, _show, _write) \ + { .name = _name, .type = RTW_PROC_HDL_TYPE_SSEQ, .u.show = _show, .write = _write} + +#define RTW_PROC_HDL_SZSEQ(_name, _show, _write, _size) \ + { .name = _name, .type = RTW_PROC_HDL_TYPE_SZSEQ, .u.sz.show = _show, .write = _write, .u.sz.size = _size} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 6, 0)) +#define rtw_proc_ops proc_ops +#else +#define rtw_proc_ops file_operations +#endif + +#ifdef CONFIG_PROC_DEBUG + +int rtw_drv_proc_init(void); +void rtw_drv_proc_deinit(void); +struct proc_dir_entry *rtw_adapter_proc_init(struct net_device *dev); +void rtw_adapter_proc_deinit(struct net_device *dev); +void rtw_adapter_proc_replace(struct net_device *dev); + +#else /* !CONFIG_PROC_DEBUG */ + +static inline int rtw_drv_proc_init(void) {return _FAIL;} +#define rtw_drv_proc_deinit() do {} while (0) +static inline struct proc_dir_entry *rtw_adapter_proc_init(struct net_device *dev) {return NULL;} +#define rtw_adapter_proc_deinit(dev) do {} while (0) +#define rtw_adapter_proc_replace(dev) do {} while (0) + +#endif /* !CONFIG_PROC_DEBUG */ + +#endif /* __RTW_PROC_H__ */ diff --git a/os_dep/linux/rtw_rhashtable.c b/os_dep/linux/rtw_rhashtable.c new file mode 100644 index 0000000..df303b2 --- /dev/null +++ b/os_dep/linux/rtw_rhashtable.c @@ -0,0 +1,77 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include + +#if defined(CONFIG_RTW_WDS) || defined(CONFIG_RTW_MESH) /* for now, only promised for kernel versions we support mesh */ + +int rtw_rhashtable_walk_enter(rtw_rhashtable *ht, rtw_rhashtable_iter *iter) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 9, 0)) + rhashtable_walk_enter((ht), (iter)); + return 0; +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 7, 0)) + return rhashtable_walk_init((ht), (iter), GFP_ATOMIC); +#else + /* kernel >= 4.4.0 rhashtable_walk_init use GFP_KERNEL to alloc, spin_lock for assignment */ + iter->ht = ht; + iter->p = NULL; + iter->slot = 0; + iter->skip = 0; + + iter->walker = kmalloc(sizeof(*iter->walker), GFP_ATOMIC); + if (!iter->walker) + return -ENOMEM; + + spin_lock(&ht->lock); + iter->walker->tbl = + rcu_dereference_protected(ht->tbl, lockdep_is_held(&ht->lock)); + list_add(&iter->walker->list, &iter->walker->tbl->walkers); + spin_unlock(&ht->lock); + + return 0; +#endif +} + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 4, 0)) +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 15, 0)) +#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 25)) +static inline int is_vmalloc_addr(const void *x) +{ +#ifdef CONFIG_MMU + unsigned long addr = (unsigned long)x; + + return addr >= VMALLOC_START && addr < VMALLOC_END; +#else + return 0; +#endif +} +#endif /* (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 25)) */ + +void kvfree(const void *addr) +{ + if (is_vmalloc_addr(addr)) + vfree(addr); + else + kfree(addr); +} +#endif /* (LINUX_VERSION_CODE < KERNEL_VERSION(3, 15, 0)) */ + +#include "rhashtable.c" + +#endif /* (LINUX_VERSION_CODE < KERNEL_VERSION(4, 4, 0)) */ + +#endif /* defined(CONFIG_RTW_WDS) || defined(CONFIG_RTW_MESH) */ + diff --git a/os_dep/linux/rtw_rhashtable.h b/os_dep/linux/rtw_rhashtable.h new file mode 100644 index 0000000..af5ba7e --- /dev/null +++ b/os_dep/linux/rtw_rhashtable.h @@ -0,0 +1,67 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __RTW_RHASHTABLE_H__ +#define __RTW_RHASHTABLE_H__ + +#if defined(CONFIG_RTW_WDS) || defined(CONFIG_RTW_MESH) /* for now, only promised for kernel versions we support mesh */ + +/* directly reference rhashtable in kernel */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 4, 0)) +#include +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 4, 0)) */ + +/* Use rhashtable from kernel 4.4 */ +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 4, 0)) +#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 0, 0)) +#define NULLS_MARKER(value) (1UL | (((long)value) << 1)) +#endif +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 4, 0)) +static inline void *kmalloc_array(size_t n, size_t size, gfp_t flags) +{ + if (size != 0 && n > ULONG_MAX / size) + return NULL; + return __kmalloc(n * size, flags); +} +#endif +#include "rhashtable.h" +#endif /* (LINUX_VERSION_CODE < KERNEL_VERSION(4, 4, 0)) */ + +typedef struct rhashtable rtw_rhashtable; +typedef struct rhash_head rtw_rhash_head; +typedef struct rhashtable_params rtw_rhashtable_params; + +#define rtw_rhashtable_init(ht, params) rhashtable_init(ht, params) + +typedef struct rhashtable_iter rtw_rhashtable_iter; + +int rtw_rhashtable_walk_enter(rtw_rhashtable *ht, rtw_rhashtable_iter *iter); +#define rtw_rhashtable_walk_exit(iter) rhashtable_walk_exit(iter) +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 16, 0)) +#define rtw_rhashtable_walk_start(iter) rhashtable_walk_start_check(iter) +#else +#define rtw_rhashtable_walk_start(iter) rhashtable_walk_start(iter) +#endif +#define rtw_rhashtable_walk_next(iter) rhashtable_walk_next(iter) +#define rtw_rhashtable_walk_stop(iter) rhashtable_walk_stop(iter) + +#define rtw_rhashtable_free_and_destroy(ht, free_fn, arg) rhashtable_free_and_destroy((ht), (free_fn), (arg)) +#define rtw_rhashtable_lookup_fast(ht, key, params) rhashtable_lookup_fast((ht), (key), (params)) +#define rtw_rhashtable_lookup_insert_fast(ht, obj, params) rhashtable_lookup_insert_fast((ht), (obj), (params)) +#define rtw_rhashtable_remove_fast(ht, obj, params) rhashtable_remove_fast((ht), (obj), (params)) + +#endif /* defined(CONFIG_RTW_WDS) || defined(CONFIG_RTW_MESH) */ + +#endif /* __RTW_RHASHTABLE_H__ */ + diff --git a/os_dep/linux/usb_intf.c b/os_dep/linux/usb_intf.c new file mode 100644 index 0000000..bc214a3 --- /dev/null +++ b/os_dep/linux/usb_intf.c @@ -0,0 +1,1496 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _HCI_INTF_C_ + +#include +#include + +#include + +#ifndef CONFIG_USB_HCI +#error "CONFIG_USB_HCI shall be on!\n" +#endif + +#ifdef CONFIG_80211N_HT +extern int rtw_ht_enable; +extern int rtw_bw_mode; +extern int rtw_ampdu_enable;/* for enable tx_ampdu */ +#endif + +#ifdef CONFIG_GLOBAL_UI_PID +int ui_pid[3] = {0, 0, 0}; +#endif + + +extern int pm_netdev_open(struct net_device *pnetdev, u8 bnormal); +static int rtw_suspend(struct usb_interface *intf, pm_message_t message); +static int rtw_resume(struct usb_interface *intf); + + +static int rtw_drv_init(struct usb_interface *pusb_intf, const struct usb_device_id *pdid); +static void rtw_dev_remove(struct usb_interface *pusb_intf); + +static void rtw_dev_shutdown(struct device *dev) +{ + struct usb_interface *usb_intf = container_of(dev, struct usb_interface, dev); + struct dvobj_priv *dvobj = NULL; + _adapter *adapter = NULL; + + RTW_INFO("%s\n", __func__); + + if (usb_intf) { + dvobj = usb_get_intfdata(usb_intf); + if (dvobj) { + adapter = dvobj_get_primary_adapter(dvobj); + if (adapter) { + if (!rtw_is_surprise_removed(adapter)) { + #ifdef CONFIG_WOWLAN + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(adapter); + + #ifdef CONFIG_GPIO_WAKEUP + /*default wake up pin change to BT*/ + RTW_INFO("%s:default wake up pin change to BT\n", __FUNCTION__); + rtw_hal_switch_gpio_wl_ctrl(adapter, pwrctl->wowlan_gpio_index, _FALSE); + #endif /* CONFIG_GPIO_WAKEUP */ + + if (pwrctl->wowlan_mode == _TRUE) + RTW_PRINT("%s wowlan_mode ==_TRUE do not run rtw_hal_deinit()\n", __FUNCTION__); + else + #endif + { + #ifdef CONFIG_BT_COEXIST + RTW_INFO("%s call halt notify\n", __FUNCTION__); + rtw_btcoex_HaltNotify(adapter); + #endif + rtw_hal_deinit(adapter); + rtw_set_surprise_removed(adapter); + } + } + } + ATOMIC_SET(&dvobj->continual_io_error, MAX_CONTINUAL_IO_ERR + 1); + } + } +} + +#if (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 23)) +/* Some useful macros to use to create struct usb_device_id */ +#define USB_DEVICE_ID_MATCH_VENDOR 0x0001 +#define USB_DEVICE_ID_MATCH_PRODUCT 0x0002 +#define USB_DEVICE_ID_MATCH_DEV_LO 0x0004 +#define USB_DEVICE_ID_MATCH_DEV_HI 0x0008 +#define USB_DEVICE_ID_MATCH_DEV_CLASS 0x0010 +#define USB_DEVICE_ID_MATCH_DEV_SUBCLASS 0x0020 +#define USB_DEVICE_ID_MATCH_DEV_PROTOCOL 0x0040 +#define USB_DEVICE_ID_MATCH_INT_CLASS 0x0080 +#define USB_DEVICE_ID_MATCH_INT_SUBCLASS 0x0100 +#define USB_DEVICE_ID_MATCH_INT_PROTOCOL 0x0200 +#define USB_DEVICE_ID_MATCH_INT_NUMBER 0x0400 + + +#define USB_DEVICE_ID_MATCH_INT_INFO \ + (USB_DEVICE_ID_MATCH_INT_CLASS | \ + USB_DEVICE_ID_MATCH_INT_SUBCLASS | \ + USB_DEVICE_ID_MATCH_INT_PROTOCOL) + + +#define USB_DEVICE_AND_INTERFACE_INFO(vend, prod, cl, sc, pr) \ + .match_flags = USB_DEVICE_ID_MATCH_INT_INFO \ + | USB_DEVICE_ID_MATCH_DEVICE, \ + .idVendor = (vend), \ + .idProduct = (prod), \ + .bInterfaceClass = (cl), \ + .bInterfaceSubClass = (sc), \ + .bInterfaceProtocol = (pr) + +/** + * USB_VENDOR_AND_INTERFACE_INFO - describe a specific usb vendor with a class of usb interfaces + * @vend: the 16 bit USB Vendor ID + * @cl: bInterfaceClass value + * @sc: bInterfaceSubClass value + * @pr: bInterfaceProtocol value + * + * This macro is used to create a struct usb_device_id that matches a + * specific vendor with a specific class of interfaces. + * + * This is especially useful when explicitly matching devices that have + * vendor specific bDeviceClass values, but standards-compliant interfaces. + */ +#define USB_VENDOR_AND_INTERFACE_INFO(vend, cl, sc, pr) \ + .match_flags = USB_DEVICE_ID_MATCH_INT_INFO \ + | USB_DEVICE_ID_MATCH_VENDOR, \ + .idVendor = (vend), \ + .bInterfaceClass = (cl), \ + .bInterfaceSubClass = (sc), \ + .bInterfaceProtocol = (pr) + +/* ----------------------------------------------------------------------- */ +#endif + + +#define USB_VENDER_ID_EDIMAX 0x7392 +#define USB_VENDER_ID_REALTEK 0x0BDA + + +/* DID_USB_v916_20130116 */ +static struct usb_device_id rtw_usb_id_tbl[] = { +#ifdef CONFIG_RTL8188E + /*=== Realtek demoboard ===*/ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x8179), .driver_info = RTL8188E}, /* 8188EUS */ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x0179), .driver_info = RTL8188E}, /* 8188ETV */ + /*=== Customer ID ===*/ + /****** 8188EUS ********/ + {USB_DEVICE(0x07B8, 0x8179), .driver_info = RTL8188E}, /* Abocom - Abocom */ +#endif + +#ifdef CONFIG_RTL8812A + /*=== Realtek demoboard ===*/ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x8812), .driver_info = RTL8812}, /* Default ID */ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x881A), .driver_info = RTL8812}, /* Default ID */ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x881B), .driver_info = RTL8812}, /* Default ID */ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x881C), .driver_info = RTL8812}, /* Default ID */ + /*=== Customer ID ===*/ + {USB_DEVICE(0x050D, 0x1106), .driver_info = RTL8812}, /* Belkin - sercomm */ + {USB_DEVICE(0x2001, 0x330E), .driver_info = RTL8812}, /* D-Link - ALPHA */ + {USB_DEVICE(0x7392, 0xA822), .driver_info = RTL8812}, /* Edimax - Edimax */ + {USB_DEVICE(0x0DF6, 0x0074), .driver_info = RTL8812}, /* Sitecom - Edimax */ + {USB_DEVICE(0x04BB, 0x0952), .driver_info = RTL8812}, /* I-O DATA - Edimax */ + {USB_DEVICE(0x0789, 0x016E), .driver_info = RTL8812}, /* Logitec - Edimax */ + {USB_DEVICE(0x0409, 0x0408), .driver_info = RTL8812}, /* NEC - */ + {USB_DEVICE(0x0B05, 0x17D2), .driver_info = RTL8812}, /* ASUS - Edimax */ + {USB_DEVICE(0x0E66, 0x0022), .driver_info = RTL8812}, /* HAWKING - Edimax */ + {USB_DEVICE(0x0586, 0x3426), .driver_info = RTL8812}, /* ZyXEL - */ + {USB_DEVICE(0x2001, 0x3313), .driver_info = RTL8812}, /* D-Link - ALPHA */ + {USB_DEVICE(0x1058, 0x0632), .driver_info = RTL8812}, /* WD - Cybertan*/ + {USB_DEVICE(0x1740, 0x0100), .driver_info = RTL8812}, /* EnGenius - EnGenius */ + {USB_DEVICE(0x2019, 0xAB30), .driver_info = RTL8812}, /* Planex - Abocom */ + {USB_DEVICE(0x07B8, 0x8812), .driver_info = RTL8812}, /* Abocom - Abocom */ + {USB_DEVICE(0x2001, 0x3315), .driver_info = RTL8812}, /* D-Link - Cameo */ + {USB_DEVICE(0x2001, 0x3316), .driver_info = RTL8812}, /* D-Link - Cameo */ +#endif + +#ifdef CONFIG_RTL8821A + /*=== Realtek demoboard ===*/ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x0811), .driver_info = RTL8821}, /* Default ID */ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x0821), .driver_info = RTL8821}, /* Default ID */ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x8822), .driver_info = RTL8821}, /* Default ID */ + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0xA811) , .driver_info = RTL8821},/* Default ID */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0x0820, 0xff, 0xff, 0xff), .driver_info = RTL8821}, /* 8821AU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0x0823, 0xff, 0xff, 0xff), .driver_info = RTL8821}, /* 8821AU */ + /*=== Customer ID ===*/ + {USB_DEVICE(0x7392, 0xA811), .driver_info = RTL8821}, /* Edimax - Edimax */ + {USB_DEVICE(0x04BB, 0x0953), .driver_info = RTL8821}, /* I-O DATA - Edimax */ + {USB_DEVICE(0x2001, 0x3314), .driver_info = RTL8821}, /* D-Link - Cameo */ + {USB_DEVICE(0x2001, 0x3318), .driver_info = RTL8821}, /* D-Link - Cameo */ + {USB_DEVICE(0x0E66, 0x0023), .driver_info = RTL8821}, /* HAWKING - Edimax */ + {USB_DEVICE(0x056E, 0x400E) , .driver_info = RTL8821}, /* ELECOM - ELECOM */ + {USB_DEVICE(0x056E, 0x400F) , .driver_info = RTL8821}, /* ELECOM - ELECOM */ + {USB_DEVICE(0x20f4, 0x804b), .driver_info = RTL8821}, /* TRENDnet */ +#endif + +#ifdef CONFIG_RTL8192E + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0x818B, 0xff, 0xff, 0xff), .driver_info = RTL8192E}, /* Default ID */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0x818C, 0xff, 0xff, 0xff), .driver_info = RTL8192E}, /* Default ID */ +#endif + +#ifdef CONFIG_RTL8723B + /* === Realtek demoboard === */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xB720, 0xff, 0xff, 0xff), .driver_info = RTL8723B}, /* 8723BU 1*1 */ + /* {USB_DEVICE(USB_VENDER_ID_REALTEK, 0xB720),.driver_info = RTL8723B}, 8723BU */ +#endif + +#ifdef CONFIG_RTL8703B + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xB703, 0xff, 0xff, 0xff), .driver_info = RTL8703B}, /* 8723CU 1*1 */ + /* {USB_DEVICE(USB_VENDER_ID_REALTEK, 0xB703), .driver_info = RTL723C}, */ /* 8723CU 1*1 */ +#endif /* CONFIG_RTL8703B */ + +#ifdef CONFIG_RTL8814A + + {USB_DEVICE(USB_VENDER_ID_REALTEK, 0x8813), .driver_info = RTL8814A}, + {USB_DEVICE(0x2001, 0x331a), .driver_info = RTL8814A}, /* D-Link - D-Link */ + {USB_DEVICE(0x0b05, 0x1817), .driver_info = RTL8814A}, /* ASUS - ASUSTeK */ + {USB_DEVICE(0x056E, 0x400B), .driver_info = RTL8814A}, /* ELECOM - ELECOM */ + {USB_DEVICE(0x056E, 0x400D), .driver_info = RTL8814A}, /* ELECOM - ELECOM */ + {USB_DEVICE(0x7392, 0xA834), .driver_info = RTL8814A}, /* Edimax - Edimax */ +#endif /* CONFIG_RTL8814A */ + +#ifdef CONFIG_RTL8188F + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xF179, 0xff, 0xff, 0xff), .driver_info = RTL8188F}, /* 8188FU 1*1 */ +#endif + +#ifdef CONFIG_RTL8188GTV + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0x018C, 0xff, 0xff, 0xff), .driver_info = RTL8188GTV}, /* 8188GTV 1*1 */ +#endif + +#ifdef CONFIG_RTL8822B + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xB82C, 0xff, 0xff, 0xff), .driver_info = RTL8822B}, /* Default ID for USB multi-function */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xB812, 0xff, 0xff, 0xff), .driver_info = RTL8822B}, /* Default ID for USB Single-function, WiFi only */ + /*=== Customer ID ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(0x13b1, 0x0043, 0xff, 0xff, 0xff), .driver_info = RTL8822B}, /* Alpha - Alpha*/ +#endif /* CONFIG_RTL8822B */ + +#ifdef CONFIG_RTL8723D + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xD723, 0xff, 0xff, 0xff), .driver_info = RTL8723D}, /* 8723DU 1*1 */ +#endif + +#ifdef CONFIG_RTL8192F + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xF192, 0xff, 0xff, 0xff), .driver_info = RTL8192F}, /* 8192FU 2*2 */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xA725, 0xff, 0xff, 0xff), .driver_info = RTL8192F}, /* 8725AU 2*2 */ +#endif + +#ifdef CONFIG_RTL8821C + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xb82b, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8821CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xb820, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8821CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC821, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8821CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC820, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8821CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC82A, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8821CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC82B, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8821CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC82C, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8821CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC811, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8811CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0x8811, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8811CU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0x2006, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* TOTOLINK A650UA v3 */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0x8731, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8731AU */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC80C, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8821CUH */ + /*=== Customer ID ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_EDIMAX, 0xC811, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8811CU Edimax */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_EDIMAX, 0xD811, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* 8811CU Edimax */ + {USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x331d, 0xff, 0xff, 0xff), .driver_info = RTL8821C}, /* D-Link - DWA-171C */ +#endif + +#ifdef CONFIG_RTL8710B + /*=== Realtek dongle ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xB711, 0xff, 0xff, 0xff), .driver_info = RTL8710B}, /* 8710B = 8188GU 1*1 */ +#endif + +#ifdef CONFIG_RTL8822C + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC82C, 0xff, 0xff, 0xff), .driver_info = RTL8822C}, /* Default ID for USB multi-function */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC82E, 0xff, 0xff, 0xff), .driver_info = RTL8822C}, /* Default ID for USB multi-function */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xC812, 0xff, 0xff, 0xff), .driver_info = RTL8822C}, /* Default ID for USB Single-function, WiFi only */ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xD820, 0xff, 0xff, 0xff), .driver_info = RTL8822C}, /* 21D USB multi-fuction*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xD82B, 0xff, 0xff, 0xff), .driver_info = RTL8822C}, /* 21D USB Single-fuction, WiFi only*/ + /*=== Customer ID ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(0x13b1, 0x0043, 0xff, 0xff, 0xff), .driver_info = RTL8822C}, /* Alpha - Alpha*/ +#endif /* CONFIG_RTL8822C */ + +#ifdef CONFIG_RTL8814B + /*=== Realtek demoboard ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xB814, 0xff, 0xff, 0xff), .driver_info = RTL8814B}, /* Default ID for USB multi-function */ +#endif /* CONFIG_RTL8814B */ +#ifdef CONFIG_RTL8723F + /*=== Realtek IC ===*/ + {USB_DEVICE_AND_INTERFACE_INFO(USB_VENDER_ID_REALTEK, 0xB733, 0xff, 0xff, 0xff), .driver_info = RTL8723F}, +#endif + + {} /* Terminating entry */ +}; + +MODULE_DEVICE_TABLE(usb, rtw_usb_id_tbl); + +int const rtw_usb_id_len = sizeof(rtw_usb_id_tbl) / sizeof(struct usb_device_id); + +static struct specific_device_id specific_device_id_tbl[] = { + {.idVendor = USB_VENDER_ID_REALTEK, .idProduct = 0x8177, .flags = SPEC_DEV_ID_DISABLE_HT}, /* 8188cu 1*1 dongole, (b/g mode only) */ + {.idVendor = USB_VENDER_ID_REALTEK, .idProduct = 0x817E, .flags = SPEC_DEV_ID_DISABLE_HT}, /* 8188CE-VAU USB minCard (b/g mode only) */ + {.idVendor = 0x0b05, .idProduct = 0x1791, .flags = SPEC_DEV_ID_DISABLE_HT}, + {.idVendor = 0x13D3, .idProduct = 0x3311, .flags = SPEC_DEV_ID_DISABLE_HT}, + {.idVendor = 0x13D3, .idProduct = 0x3359, .flags = SPEC_DEV_ID_DISABLE_HT}, /* Russian customer -Azwave (8188CE-VAU g mode) */ +#ifdef RTK_DMP_PLATFORM + {.idVendor = USB_VENDER_ID_REALTEK, .idProduct = 0x8111, .flags = SPEC_DEV_ID_ASSIGN_IFNAME}, /* Realtek 5G dongle for WiFi Display */ + {.idVendor = 0x2019, .idProduct = 0xAB2D, .flags = SPEC_DEV_ID_ASSIGN_IFNAME}, /* PCI-Abocom 5G dongle for WiFi Display */ +#endif /* RTK_DMP_PLATFORM */ + {} +}; + +struct rtw_usb_drv { + struct usb_driver usbdrv; + int drv_registered; + u8 hw_type; +}; + +struct rtw_usb_drv usb_drv = { + .usbdrv.name = (char *)DRV_NAME, + .usbdrv.probe = rtw_drv_init, + .usbdrv.disconnect = rtw_dev_remove, + .usbdrv.id_table = rtw_usb_id_tbl, + .usbdrv.suspend = rtw_suspend, + .usbdrv.resume = rtw_resume, +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22)) + .usbdrv.reset_resume = rtw_resume, +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 19)) + .usbdrv.drvwrap.driver.shutdown = rtw_dev_shutdown, +#else + .usbdrv.driver.shutdown = rtw_dev_shutdown, +#endif +}; + +static inline int RT_usb_endpoint_dir_in(const struct usb_endpoint_descriptor *epd) +{ + return (epd->bEndpointAddress & USB_ENDPOINT_DIR_MASK) == USB_DIR_IN; +} + +static inline int RT_usb_endpoint_dir_out(const struct usb_endpoint_descriptor *epd) +{ + return (epd->bEndpointAddress & USB_ENDPOINT_DIR_MASK) == USB_DIR_OUT; +} + +static inline int RT_usb_endpoint_xfer_int(const struct usb_endpoint_descriptor *epd) +{ + return (epd->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK) == USB_ENDPOINT_XFER_INT; +} + +static inline int RT_usb_endpoint_xfer_bulk(const struct usb_endpoint_descriptor *epd) +{ + return (epd->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK) == USB_ENDPOINT_XFER_BULK; +} + +static inline int RT_usb_endpoint_is_bulk_in(const struct usb_endpoint_descriptor *epd) +{ + return RT_usb_endpoint_xfer_bulk(epd) && RT_usb_endpoint_dir_in(epd); +} + +static inline int RT_usb_endpoint_is_bulk_out(const struct usb_endpoint_descriptor *epd) +{ + return RT_usb_endpoint_xfer_bulk(epd) && RT_usb_endpoint_dir_out(epd); +} + +static inline int RT_usb_endpoint_is_int_in(const struct usb_endpoint_descriptor *epd) +{ + return RT_usb_endpoint_xfer_int(epd) && RT_usb_endpoint_dir_in(epd); +} + +static inline int RT_usb_endpoint_num(const struct usb_endpoint_descriptor *epd) +{ + return epd->bEndpointAddress & USB_ENDPOINT_NUMBER_MASK; +} + +static u8 rtw_init_intf_priv(struct dvobj_priv *dvobj) +{ + u8 rst = _SUCCESS; + +#ifdef CONFIG_USB_VENDOR_REQ_MUTEX + _rtw_mutex_init(&dvobj->usb_vendor_req_mutex); +#endif + + +#ifdef CONFIG_USB_VENDOR_REQ_BUFFER_PREALLOC + dvobj->usb_alloc_vendor_req_buf = rtw_zmalloc(MAX_USB_IO_CTL_SIZE); + if (dvobj->usb_alloc_vendor_req_buf == NULL) { + RTW_INFO("alloc usb_vendor_req_buf failed... /n"); + rst = _FAIL; + goto exit; + } + dvobj->usb_vendor_req_buf = + (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(dvobj->usb_alloc_vendor_req_buf), ALIGNMENT_UNIT); +exit: +#endif + + return rst; + +} + +static u8 rtw_deinit_intf_priv(struct dvobj_priv *dvobj) +{ + u8 rst = _SUCCESS; + +#ifdef CONFIG_USB_VENDOR_REQ_BUFFER_PREALLOC + if (dvobj->usb_vendor_req_buf) + rtw_mfree(dvobj->usb_alloc_vendor_req_buf, MAX_USB_IO_CTL_SIZE); +#endif + +#ifdef CONFIG_USB_VENDOR_REQ_MUTEX + _rtw_mutex_free(&dvobj->usb_vendor_req_mutex); +#endif + + return rst; +} +static void rtw_decide_chip_type_by_usb_info(struct dvobj_priv *pdvobjpriv, const struct usb_device_id *pdid) +{ + pdvobjpriv->chip_type = pdid->driver_info; + +#ifdef CONFIG_RTL8188E + if (pdvobjpriv->chip_type == RTL8188E) + rtl8188eu_set_hw_type(pdvobjpriv); +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + if (pdvobjpriv->chip_type == RTL8812 || pdvobjpriv->chip_type == RTL8821) + rtl8812au_set_hw_type(pdvobjpriv); +#endif + +#ifdef CONFIG_RTL8192E + if (pdvobjpriv->chip_type == RTL8192E) + rtl8192eu_set_hw_type(pdvobjpriv); +#endif + +#ifdef CONFIG_RTL8723B + if (pdvobjpriv->chip_type == RTL8723B) + rtl8723bu_set_hw_type(pdvobjpriv); +#endif + +#ifdef CONFIG_RTL8814A + if (pdvobjpriv->chip_type == RTL8814A) + rtl8814au_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8814A */ + +#ifdef CONFIG_RTL8188F + if (pdvobjpriv->chip_type == RTL8188F) + rtl8188fu_set_hw_type(pdvobjpriv); +#endif + +#ifdef CONFIG_RTL8188GTV + if (pdvobjpriv->chip_type == RTL8188GTV) + rtl8188gtvu_set_hw_type(pdvobjpriv); +#endif + +#ifdef CONFIG_RTL8703B + if (pdvobjpriv->chip_type == RTL8703B) + rtl8703bu_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8703B */ + +#ifdef CONFIG_RTL8822B + if (pdvobjpriv->chip_type == RTL8822B) + rtl8822bu_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8822B */ + +#ifdef CONFIG_RTL8723D + if (pdvobjpriv->chip_type == RTL8723D) + rtl8723du_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8723D */ + +#ifdef CONFIG_RTL8821C + if (pdvobjpriv->chip_type == RTL8821C) + rtl8821cu_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8821C */ + +#ifdef CONFIG_RTL8710B + if (pdvobjpriv->chip_type == RTL8710B) + rtl8710bu_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8710B */ + +#ifdef CONFIG_RTL8192F + if (pdvobjpriv->chip_type == RTL8192F) + rtl8192fu_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8192F */ + +#ifdef CONFIG_RTL8822C + if (pdvobjpriv->chip_type == RTL8822C) + rtl8822cu_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8822C */ + +#ifdef CONFIG_RTL8814B + if (pdvobjpriv->chip_type == RTL8814B) + rtl8814bu_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8814B */ + +#ifdef CONFIG_RTL8723F + if (pdvobjpriv->chip_type == RTL8723F) + rtl8723fu_set_hw_type(pdvobjpriv); +#endif /* CONFIG_RTL8723F */ +} + +static struct dvobj_priv *usb_dvobj_init(struct usb_interface *usb_intf, const struct usb_device_id *pdid) +{ + int i; + int status = _FAIL; + struct dvobj_priv *pdvobjpriv; + struct usb_device_descriptor *pdev_desc; + struct usb_host_config *phost_conf; + struct usb_config_descriptor *pconf_desc; + struct usb_host_interface *phost_iface; + struct usb_interface_descriptor *piface_desc; + struct usb_host_endpoint *phost_endp; + struct usb_endpoint_descriptor *pendp_desc; + struct usb_device *pusbd; + + + + pdvobjpriv = devobj_init(); + if (pdvobjpriv == NULL) + goto exit; + + + pdvobjpriv->pusbintf = usb_intf ; + pusbd = pdvobjpriv->pusbdev = interface_to_usbdev(usb_intf); + usb_set_intfdata(usb_intf, pdvobjpriv); + + pdvobjpriv->RtNumInPipes = 0; + pdvobjpriv->RtNumOutPipes = 0; + + /* padapter->EepromAddressSize = 6; */ + /* pdvobjpriv->nr_endpoint = 6; */ + + pdev_desc = &pusbd->descriptor; + +#if 0 + RTW_INFO("\n8712_usb_device_descriptor:\n"); + RTW_INFO("bLength=%x\n", pdev_desc->bLength); + RTW_INFO("bDescriptorType=%x\n", pdev_desc->bDescriptorType); + RTW_INFO("bcdUSB=%x\n", pdev_desc->bcdUSB); + RTW_INFO("bDeviceClass=%x\n", pdev_desc->bDeviceClass); + RTW_INFO("bDeviceSubClass=%x\n", pdev_desc->bDeviceSubClass); + RTW_INFO("bDeviceProtocol=%x\n", pdev_desc->bDeviceProtocol); + RTW_INFO("bMaxPacketSize0=%x\n", pdev_desc->bMaxPacketSize0); + RTW_INFO("idVendor=%x\n", pdev_desc->idVendor); + RTW_INFO("idProduct=%x\n", pdev_desc->idProduct); + RTW_INFO("bcdDevice=%x\n", pdev_desc->bcdDevice); + RTW_INFO("iManufacturer=%x\n", pdev_desc->iManufacturer); + RTW_INFO("iProduct=%x\n", pdev_desc->iProduct); + RTW_INFO("iSerialNumber=%x\n", pdev_desc->iSerialNumber); + RTW_INFO("bNumConfigurations=%x\n", pdev_desc->bNumConfigurations); +#endif + + phost_conf = pusbd->actconfig; + pconf_desc = &phost_conf->desc; + + + /* RTW_INFO("\n***** num of altsetting = (%d) *****\n", pusb_interface->num_altsetting); */ + + phost_iface = &usb_intf->altsetting[0]; + piface_desc = &phost_iface->desc; + + pdvobjpriv->nr_endpoint = piface_desc->bNumEndpoints; + + /* RTW_INFO("\ndump usb_endpoint_descriptor:\n"); */ + + for (i = 0; i < pdvobjpriv->nr_endpoint; i++) { + phost_endp = phost_iface->endpoint + i; + if (phost_endp) { + pendp_desc = &phost_endp->desc; + + RTW_INFO("\nusb_endpoint_descriptor(%d):\n", i); + RTW_INFO("bLength=%x\n", pendp_desc->bLength); + RTW_INFO("bDescriptorType=%x\n", pendp_desc->bDescriptorType); + RTW_INFO("bEndpointAddress=%x\n", pendp_desc->bEndpointAddress); + /* RTW_INFO("bmAttributes=%x\n",pendp_desc->bmAttributes); */ + RTW_INFO("wMaxPacketSize=%d\n", le16_to_cpu(pendp_desc->wMaxPacketSize)); + RTW_INFO("bInterval=%x\n", pendp_desc->bInterval); + /* RTW_INFO("bRefresh=%x\n",pendp_desc->bRefresh); */ + /* RTW_INFO("bSynchAddress=%x\n",pendp_desc->bSynchAddress); */ + + if (RT_usb_endpoint_is_bulk_in(pendp_desc)) { + RTW_INFO("RT_usb_endpoint_is_bulk_in = %x\n", RT_usb_endpoint_num(pendp_desc)); + pdvobjpriv->RtInPipe[pdvobjpriv->RtNumInPipes] = RT_usb_endpoint_num(pendp_desc); + pdvobjpriv->RtNumInPipes++; + } else if (RT_usb_endpoint_is_int_in(pendp_desc)) { + RTW_INFO("RT_usb_endpoint_is_int_in = %x, Interval = %x\n", RT_usb_endpoint_num(pendp_desc), pendp_desc->bInterval); + pdvobjpriv->RtInPipe[pdvobjpriv->RtNumInPipes] = RT_usb_endpoint_num(pendp_desc); + pdvobjpriv->RtNumInPipes++; + } else if (RT_usb_endpoint_is_bulk_out(pendp_desc)) { + RTW_INFO("RT_usb_endpoint_is_bulk_out = %x\n", RT_usb_endpoint_num(pendp_desc)); + pdvobjpriv->RtOutPipe[pdvobjpriv->RtNumOutPipes] = RT_usb_endpoint_num(pendp_desc); + pdvobjpriv->RtNumOutPipes++; + } + pdvobjpriv->ep_num[i] = RT_usb_endpoint_num(pendp_desc); + } + } + + RTW_INFO("nr_endpoint=%d, in_num=%d, out_num=%d\n\n", pdvobjpriv->nr_endpoint, pdvobjpriv->RtNumInPipes, pdvobjpriv->RtNumOutPipes); + + switch (pusbd->speed) { + case USB_SPEED_LOW: + RTW_INFO("USB_SPEED_LOW\n"); + pdvobjpriv->usb_speed = RTW_USB_SPEED_1_1; + break; + case USB_SPEED_FULL: + RTW_INFO("USB_SPEED_FULL\n"); + pdvobjpriv->usb_speed = RTW_USB_SPEED_1_1; + break; + case USB_SPEED_HIGH: + RTW_INFO("USB_SPEED_HIGH\n"); + pdvobjpriv->usb_speed = RTW_USB_SPEED_2; + break; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 31)) + case USB_SPEED_SUPER: + RTW_INFO("USB_SPEED_SUPER\n"); + pdvobjpriv->usb_speed = RTW_USB_SPEED_3; + break; +#endif + default: + RTW_INFO("USB_SPEED_UNKNOWN(%x)\n", pusbd->speed); + pdvobjpriv->usb_speed = RTW_USB_SPEED_UNKNOWN; + break; + } + + if (pdvobjpriv->usb_speed == RTW_USB_SPEED_UNKNOWN) { + RTW_INFO("UNKNOWN USB SPEED MODE, ERROR !!!\n"); + goto free_dvobj; + } + + if (rtw_init_intf_priv(pdvobjpriv) == _FAIL) { + goto free_dvobj; + } + + /*step 1-1., decide the chip_type via driver_info*/ + pdvobjpriv->interface_type = RTW_USB; + rtw_decide_chip_type_by_usb_info(pdvobjpriv, pdid); + + /* .3 misc */ + _rtw_init_sema(&(pdvobjpriv->usb_suspend_sema), 0); + rtw_reset_continual_io_error(pdvobjpriv); + + usb_get_dev(pusbd); + + status = _SUCCESS; + +free_dvobj: + if (status != _SUCCESS && pdvobjpriv) { + usb_set_intfdata(usb_intf, NULL); + + devobj_deinit(pdvobjpriv); + + pdvobjpriv = NULL; + } +exit: + return pdvobjpriv; +} + +static void usb_dvobj_deinit(struct usb_interface *usb_intf) +{ + struct dvobj_priv *dvobj = usb_get_intfdata(usb_intf); + + + usb_set_intfdata(usb_intf, NULL); + if (dvobj) { + rtw_deinit_intf_priv(dvobj); + devobj_deinit(dvobj); + } + + /* RTW_INFO("%s %d\n", __func__, ATOMIC_READ(&usb_intf->dev.kobj.kref.refcount)); */ + usb_put_dev(interface_to_usbdev(usb_intf)); + +} + +static int usb_reprobe_switch_usb_mode(PADAPTER Adapter) +{ + struct registry_priv *registry_par = &Adapter->registrypriv; + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter); + u8 ret = _FALSE; + + /* efuse not allow driver to switch usb mode */ + if (pHalData->EEPROMUsbSwitch == _FALSE) + goto exit; + + /* registry not allow driver to switch usb mode */ + if (registry_par->switch_usb_mode == 0) + goto exit; + + rtw_hal_set_hwreg(Adapter, HW_VAR_USB_MODE, &ret); + +exit: + return ret; +} + +u8 rtw_set_hal_ops(_adapter *padapter) +{ + /* alloc memory for HAL DATA */ + if (rtw_hal_data_init(padapter) == _FAIL) + return _FAIL; + +#ifdef CONFIG_RTL8188E + if (rtw_get_chip_type(padapter) == RTL8188E) + rtl8188eu_set_hal_ops(padapter); +#endif + +#if defined(CONFIG_RTL8812A) || defined(CONFIG_RTL8821A) + if (rtw_get_chip_type(padapter) == RTL8812 || rtw_get_chip_type(padapter) == RTL8821) + rtl8812au_set_hal_ops(padapter); +#endif + +#ifdef CONFIG_RTL8192E + if (rtw_get_chip_type(padapter) == RTL8192E) + rtl8192eu_set_hal_ops(padapter); +#endif +#ifdef CONFIG_RTL8723B + if (rtw_get_chip_type(padapter) == RTL8723B) + rtl8723bu_set_hal_ops(padapter); +#endif +#ifdef CONFIG_RTL8814A + if (rtw_get_chip_type(padapter) == RTL8814A) + rtl8814au_set_hal_ops(padapter); +#endif /* CONFIG_RTL8814A */ + +#ifdef CONFIG_RTL8188F + if (rtw_get_chip_type(padapter) == RTL8188F) + rtl8188fu_set_hal_ops(padapter); +#endif + +#ifdef CONFIG_RTL8188GTV + if (rtw_get_chip_type(padapter) == RTL8188GTV) + rtl8188gtvu_set_hal_ops(padapter); +#endif + +#ifdef CONFIG_RTL8703B + if (rtw_get_chip_type(padapter) == RTL8703B) + rtl8703bu_set_hal_ops(padapter); +#endif /* CONFIG_RTL8703B */ + +#ifdef CONFIG_RTL8822B + if (rtw_get_chip_type(padapter) == RTL8822B) + rtl8822bu_set_hal_ops(padapter); +#endif /* CONFIG_RTL8822B */ + +#ifdef CONFIG_RTL8723D + if (rtw_get_chip_type(padapter) == RTL8723D) + rtl8723du_set_hal_ops(padapter); +#endif /* CONFIG_RTL8723D */ + + +#ifdef CONFIG_RTL8821C + if (rtw_get_chip_type(padapter) == RTL8821C) { + if (rtl8821cu_set_hal_ops(padapter) == _FAIL) + return _FAIL; + } +#endif + +#ifdef CONFIG_RTL8710B + if (rtw_get_chip_type(padapter) == RTL8710B) + rtl8710bu_set_hal_ops(padapter); +#endif /* CONFIG_RTL8710B */ + + +#ifdef CONFIG_RTL8192F + if (rtw_get_chip_type(padapter) == RTL8192F) + rtl8192fu_set_hal_ops(padapter); +#endif + +#ifdef CONFIG_RTL8822C + if (rtw_get_chip_type(padapter) == RTL8822C) + rtl8822cu_set_hal_ops(padapter); +#endif /* CONFIG_RTL8822C */ + +#ifdef CONFIG_RTL8814B + if (rtw_get_chip_type(padapter) == RTL8814B) + rtl8814bu_set_hal_ops(padapter); +#endif /* CONFIG_RTL8814B */ + +#ifdef CONFIG_RTL8723F + if (rtw_get_chip_type(padapter) == RTL8723F) + rtl8723fu_set_hal_ops(padapter); +#endif /* CONFIG_RTL8723F */ + + if (_FAIL == rtw_hal_ops_check(padapter)) + return _FAIL; + + if (hal_spec_init(padapter) == _FAIL) + return _FAIL; + + return _SUCCESS; +} + +static void usb_intf_start(_adapter *padapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + + rtw_hal_inirp_init(padapter); + hal->usb_intf_start = _TRUE; + + +} + +static void usb_intf_stop(_adapter *padapter) +{ + PHAL_DATA_TYPE hal = GET_HAL_DATA(padapter); + + /* disabel_hw_interrupt */ + if (!rtw_is_surprise_removed(padapter)) { + /* device still exists, so driver can do i/o operation */ + /* TODO: */ + } + + /* cancel in irp */ + rtw_hal_inirp_deinit(padapter); + + /* cancel out irp */ + rtw_write_port_cancel(padapter); + + /* todo:cancel other irps */ + + hal->usb_intf_start = _FALSE; + +} + +static void process_spec_devid(const struct usb_device_id *pdid) +{ + u16 vid, pid; + u32 flags; + int i; + int num = sizeof(specific_device_id_tbl) / sizeof(struct specific_device_id); + + for (i = 0; i < num; i++) { + vid = specific_device_id_tbl[i].idVendor; + pid = specific_device_id_tbl[i].idProduct; + flags = specific_device_id_tbl[i].flags; + +#ifdef CONFIG_80211N_HT + if ((pdid->idVendor == vid) && (pdid->idProduct == pid) && (flags & SPEC_DEV_ID_DISABLE_HT)) { + rtw_ht_enable = 0; + rtw_bw_mode = 0; + rtw_ampdu_enable = 0; + } +#endif + +#ifdef RTK_DMP_PLATFORM + /* Change the ifname to wlan10 when PC side WFD dongle plugin on DMP platform. */ + /* It is used to distinguish between normal and PC-side wifi dongle/module. */ + if ((pdid->idVendor == vid) && (pdid->idProduct == pid) && (flags & SPEC_DEV_ID_ASSIGN_IFNAME)) { + extern char *ifname; + strncpy(ifname, "wlan10", 6); + /* RTW_INFO("%s()-%d: ifname=%s, vid=%04X, pid=%04X\n", __FUNCTION__, __LINE__, ifname, vid, pid); */ + } +#endif /* RTK_DMP_PLATFORM */ + + } +} + +#ifdef SUPPORT_HW_RFOFF_DETECTED +int rtw_hw_suspend(_adapter *padapter) +{ + struct pwrctrl_priv *pwrpriv; + struct usb_interface *pusb_intf; + struct net_device *pnetdev; + + if (NULL == padapter) + goto error_exit; + + if ((_FALSE == padapter->bup) || RTW_CANNOT_RUN(padapter)) { + RTW_INFO("padapter->bup=%d bDriverStopped=%s bSurpriseRemoved = %s\n" + , padapter->bup + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + goto error_exit; + } + + pwrpriv = adapter_to_pwrctl(padapter); + pusb_intf = adapter_to_dvobj(padapter)->pusbintf; + pnetdev = padapter->pnetdev; + + LeaveAllPowerSaveMode(padapter); + + RTW_INFO("==> rtw_hw_suspend\n"); + _enter_pwrlock(&pwrpriv->lock); + pwrpriv->bips_processing = _TRUE; + /* padapter->net_closed = _TRUE; */ + /* s1. */ + if (pnetdev) { + rtw_netif_carrier_off(pnetdev); + rtw_netif_stop_queue(pnetdev); + } + + /* s2. */ + rtw_disassoc_cmd(padapter, 500, RTW_CMDF_DIRECTLY); + + /* s2-2. indicate disconnect to os */ + /* rtw_indicate_disconnect(padapter); */ + { + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) { + _clr_fwstate_(pmlmepriv, WIFI_ASOC_STATE); + rtw_led_control(padapter, LED_CTL_NO_LINK); + + rtw_os_indicate_disconnect(padapter, 0, _FALSE); + +#ifdef CONFIG_LPS + /* donnot enqueue cmd */ + rtw_lps_ctrl_wk_cmd(padapter, LPS_CTRL_DISCONNECT, RTW_CMDF_DIRECTLY); +#endif + } + } + /* s2-3. */ + rtw_free_assoc_resources(padapter, _TRUE); + + /* s2-4. */ + rtw_free_network_queue(padapter, _TRUE); +#ifdef CONFIG_IPS + rtw_ips_dev_unload(padapter); +#endif + pwrpriv->rf_pwrstate = rf_off; + pwrpriv->bips_processing = _FALSE; + _exit_pwrlock(&pwrpriv->lock); + + return 0; + +error_exit: + RTW_INFO("%s, failed\n", __FUNCTION__); + return -1; + +} + +int rtw_hw_resume(_adapter *padapter) +{ + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct usb_interface *pusb_intf = adapter_to_dvobj(padapter)->pusbintf; + struct net_device *pnetdev = padapter->pnetdev; + + RTW_INFO("==> rtw_hw_resume\n"); + _enter_pwrlock(&pwrpriv->lock); + pwrpriv->bips_processing = _TRUE; + rtw_reset_drv_sw(padapter); + + if (pm_netdev_open(pnetdev, _FALSE) != 0) { + _exit_pwrlock(&pwrpriv->lock); + goto error_exit; + } + rtw_netif_device_attach(pnetdev); + rtw_netif_carrier_on(pnetdev); + + rtw_netif_wake_queue(pnetdev); + + pwrpriv->bkeepfwalive = _FALSE; + pwrpriv->brfoffbyhw = _FALSE; + + pwrpriv->rf_pwrstate = rf_on; + pwrpriv->bips_processing = _FALSE; + _exit_pwrlock(&pwrpriv->lock); + + + return 0; +error_exit: + RTW_INFO("%s, Open net dev failed\n", __FUNCTION__); + return -1; +} +#endif + +static int rtw_suspend(struct usb_interface *pusb_intf, pm_message_t message) +{ + struct dvobj_priv *dvobj; + struct pwrctrl_priv *pwrpriv; + struct debug_priv *pdbgpriv; + PADAPTER padapter; + int ret = 0; + + + dvobj = usb_get_intfdata(pusb_intf); + pwrpriv = dvobj_to_pwrctl(dvobj); + pdbgpriv = &dvobj->drv_dbg; + padapter = dvobj_get_primary_adapter(dvobj); + + if (pwrpriv->bInSuspend == _TRUE) { + RTW_INFO("%s bInSuspend = %d\n", __FUNCTION__, pwrpriv->bInSuspend); + pdbgpriv->dbg_suspend_error_cnt++; + goto exit; + } + + ret = rtw_suspend_common(padapter); + +exit: + return ret; +} + +int rtw_resume_process(_adapter *padapter) +{ + int ret; + struct pwrctrl_priv *pwrpriv = adapter_to_pwrctl(padapter); + struct dvobj_priv *pdvobj = padapter->dvobj; + struct debug_priv *pdbgpriv = &pdvobj->drv_dbg; + + + if (pwrpriv->bInSuspend == _FALSE) { + pdbgpriv->dbg_resume_error_cnt++; + RTW_INFO("%s bInSuspend = %d\n", __FUNCTION__, pwrpriv->bInSuspend); + return -1; + } + + /* + * Due to usb wow suspend flow will cancel read/write port via intf_stop and + * bReadPortCancel and bWritePortCancel are set _TRUE in intf_stop. + * But they will not be clear in intf_start during wow resume flow. + * It should move to os_intf in the feature. + */ + RTW_ENABLE_FUNC(padapter, DF_RX_BIT); + RTW_ENABLE_FUNC(padapter, DF_TX_BIT); + + ret = rtw_resume_common(padapter); + + return ret; +} + +static int rtw_resume(struct usb_interface *pusb_intf) +{ + struct dvobj_priv *dvobj; + struct pwrctrl_priv *pwrpriv; + struct debug_priv *pdbgpriv; + PADAPTER padapter; + struct mlme_ext_priv *pmlmeext; + int ret = 0; + + + dvobj = usb_get_intfdata(pusb_intf); + pwrpriv = dvobj_to_pwrctl(dvobj); + pdbgpriv = &dvobj->drv_dbg; + padapter = dvobj_get_primary_adapter(dvobj); + pmlmeext = &padapter->mlmeextpriv; + + RTW_INFO("==> %s (%s:%d)\n", __FUNCTION__, current->comm, current->pid); + pdbgpriv->dbg_resume_cnt++; + + + if (pwrpriv->wowlan_mode || pwrpriv->wowlan_ap_mode) { + rtw_resume_lock_suspend(); + ret = rtw_resume_process(padapter); + rtw_resume_unlock_suspend(); + } else { +#ifdef CONFIG_RESUME_IN_WORKQUEUE + rtw_resume_in_workqueue(pwrpriv); +#else + if (rtw_is_earlysuspend_registered(pwrpriv)) { + /* jeff: bypass resume here, do in late_resume */ + rtw_set_do_late_resume(pwrpriv, _TRUE); + } else { + rtw_resume_lock_suspend(); + ret = rtw_resume_process(padapter); + rtw_resume_unlock_suspend(); + } +#endif + } + + pmlmeext->last_scan_time = rtw_get_current_time(); + RTW_INFO("<======== %s return %d\n", __FUNCTION__, ret); + + return ret; +} + + +#ifdef CONFIG_PLATFORM_RTD2880B +extern void rtd2885_wlan_netlink_sendMsg(char *action_string, char *name); +#endif + +/* + * drv_init() - a device potentially for us + * + * notes: drv_init() is called when the bus driver has located a card for us to support. + * We accept the new device by returning 0. +*/ +_adapter *rtw_usb_primary_adapter_init(struct dvobj_priv *dvobj, + struct usb_interface *pusb_intf) +{ + _adapter *padapter = NULL; + int status = _FAIL; + + padapter = (_adapter *)rtw_zvmalloc(sizeof(*padapter)); + if (padapter == NULL) + goto exit; + + if (loadparam(padapter) != _SUCCESS) + goto free_adapter; + + padapter->dvobj = dvobj; + + + rtw_set_drv_stopped(padapter);/*init*/ + + dvobj->padapters[dvobj->iface_nums++] = padapter; + padapter->iface_id = IFACE_ID0; + + /* set adapter_type/iface type for primary padapter */ + padapter->isprimary = _TRUE; + padapter->adapter_type = PRIMARY_ADAPTER; +#ifdef CONFIG_MI_WITH_MBSSID_CAM/*Configure all IFACE to PORT0-MBSSID*/ + padapter->hw_port = HW_PORT0; +#else + padapter->hw_port = HW_PORT0; +#endif + + /* step init_io_priv */ + if (rtw_init_io_priv(padapter, usb_set_intf_ops) == _FAIL) + goto free_adapter; + + /* step 2. hook HalFunc, allocate HalData */ + if (rtw_set_hal_ops(padapter) == _FAIL) + goto free_hal_data; + + + padapter->intf_start = &usb_intf_start; + padapter->intf_stop = &usb_intf_stop; + + /* step read_chip_version */ + rtw_hal_read_chip_version(padapter); + + /* step usb endpoint mapping */ + rtw_hal_chip_configure(padapter); + +#ifdef CONFIG_BT_COEXIST + rtw_btcoex_Initialize(padapter); +#endif + rtw_btcoex_wifionly_initialize(padapter); + + /* step read efuse/eeprom data and get mac_addr */ + if (rtw_hal_read_chip_info(padapter) == _FAIL) + goto free_hal_data; + + /* step 5. */ + if (rtw_init_drv_sw(padapter) == _FAIL) { + goto free_hal_data; + } + +#ifdef CONFIG_PM +#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 18)) + if (dvobj_to_pwrctl(dvobj)->bSupportRemoteWakeup) { + dvobj->pusbdev->do_remote_wakeup = 1; + pusb_intf->needs_remote_wakeup = 1; + device_init_wakeup(&pusb_intf->dev, 1); + RTW_INFO("pwrctrlpriv.bSupportRemoteWakeup~~~~~~\n"); + RTW_INFO("pwrctrlpriv.bSupportRemoteWakeup~~~[%d]~~~\n", device_may_wakeup(&pusb_intf->dev)); + } +#endif +#endif + /* 2012-07-11 Move here to prevent the 8723AS-VAU BT auto suspend influence */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 33)) + if (usb_autopm_get_interface(pusb_intf) < 0) + RTW_INFO("can't get autopm:\n"); +#endif +#ifdef CONFIG_BT_COEXIST + dvobj_to_pwrctl(dvobj)->autopm_cnt = 1; +#endif + + /* set mac addr */ + rtw_macaddr_cfg(adapter_mac_addr(padapter), get_hal_mac_addr(padapter)); +#ifdef CONFIG_MI_WITH_MBSSID_CAM + rtw_mbid_camid_alloc(padapter, adapter_mac_addr(padapter)); +#endif + +#ifdef CONFIG_P2P + rtw_init_wifidirect_addrs(padapter, adapter_mac_addr(padapter), adapter_mac_addr(padapter)); +#endif /* CONFIG_P2P */ + RTW_INFO("bDriverStopped:%s, bSurpriseRemoved:%s, bup:%d, hw_init_completed:%d\n" + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False" + , padapter->bup + , rtw_get_hw_init_completed(padapter) + ); + + status = _SUCCESS; + +free_hal_data: + if (status != _SUCCESS && padapter->HalData) + rtw_hal_free_data(padapter); +free_adapter: + if (status != _SUCCESS && padapter) { + #ifdef RTW_HALMAC + rtw_halmac_deinit_adapter(dvobj); + #endif + rtw_vmfree((u8 *)padapter, sizeof(*padapter)); + padapter = NULL; + } +exit: + return padapter; +} + +static void rtw_usb_primary_adapter_deinit(_adapter *padapter) +{ +#if defined(CONFIG_WOWLAN) || defined(CONFIG_BT_COEXIST) + struct pwrctrl_priv *pwrctl = adapter_to_pwrctl(padapter); +#endif + struct mlme_priv *pmlmepriv = &padapter->mlmepriv; + + RTW_INFO(FUNC_ADPT_FMT"\n", FUNC_ADPT_ARG(padapter)); + + if (check_fwstate(pmlmepriv, WIFI_ASOC_STATE)) + rtw_disassoc_cmd(padapter, 0, RTW_CMDF_DIRECTLY); + +#ifdef CONFIG_AP_MODE + if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) { + free_mlme_ap_info(padapter); + #ifdef CONFIG_HOSTAPD_MLME + hostapd_mode_unload(padapter); + #endif + } +#endif + + /*rtw_cancel_all_timer(if1);*/ + +#ifdef CONFIG_WOWLAN + pwrctl->wowlan_mode = _FALSE; +#endif /* CONFIG_WOWLAN */ + + rtw_dev_unload(padapter); + + RTW_INFO("+r871xu_dev_remove, hw_init_completed=%d\n", rtw_get_hw_init_completed(padapter)); + +#ifdef CONFIG_BT_COEXIST + if (1 == pwrctl->autopm_cnt) { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 33)) + usb_autopm_put_interface(adapter_to_dvobj(padapter)->pusbintf); +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 20)) + usb_autopm_enable(adapter_to_dvobj(padapter)->pusbintf); +#else + usb_autosuspend_device(adapter_to_dvobj(padapter)->pusbdev, 1); +#endif + pwrctl->autopm_cnt--; + } +#endif + + rtw_free_drv_sw(padapter); + + /* TODO: use rtw_os_ndevs_deinit instead at the first stage of driver's dev deinit function */ + rtw_os_ndev_free(padapter); + +#ifdef RTW_HALMAC + rtw_halmac_deinit_adapter(adapter_to_dvobj(padapter)); +#endif /* RTW_HALMAC */ + + rtw_vmfree((u8 *)padapter, sizeof(_adapter)); + +#ifdef CONFIG_PLATFORM_RTD2880B + RTW_INFO("wlan link down\n"); + rtd2885_wlan_netlink_sendMsg("linkdown", "8712"); +#endif + +} + +static int rtw_drv_init(struct usb_interface *pusb_intf, const struct usb_device_id *pdid) +{ + _adapter *padapter = NULL; + int status = _FAIL; + struct dvobj_priv *dvobj; +#ifdef CONFIG_CONCURRENT_MODE + int i; +#endif + + /* RTW_INFO("+rtw_drv_init\n"); */ + + /* step 0. */ + process_spec_devid(pdid); + + /* Initialize dvobj_priv */ + dvobj = usb_dvobj_init(pusb_intf, pdid); + if (dvobj == NULL) { + goto exit; + } + + padapter = rtw_usb_primary_adapter_init(dvobj, pusb_intf); + if (padapter == NULL) { + RTW_INFO("rtw_usb_primary_adapter_init Failed!\n"); + goto free_dvobj; + } + + if (usb_reprobe_switch_usb_mode(padapter) == _TRUE) + goto free_if_prim; + +#ifdef CONFIG_CONCURRENT_MODE + if (padapter->registrypriv.virtual_iface_num > (CONFIG_IFACE_NUMBER - 1)) + padapter->registrypriv.virtual_iface_num = (CONFIG_IFACE_NUMBER - 1); + + for (i = 0; i < padapter->registrypriv.virtual_iface_num; i++) { + if (rtw_drv_add_vir_if(padapter, usb_set_intf_ops) == NULL) { + RTW_INFO("rtw_drv_add_iface failed! (%d)\n", i); + goto free_if_vir; + } + } +#endif + +#ifdef CONFIG_GLOBAL_UI_PID + if (ui_pid[1] != 0) { + RTW_INFO("ui_pid[1]:%d\n", ui_pid[1]); + rtw_signal_process(ui_pid[1], SIGUSR2); + } +#endif + + /* dev_alloc_name && register_netdev */ + if (rtw_os_ndevs_init(dvobj) != _SUCCESS) + goto free_if_vir; + +#ifdef CONFIG_HOSTAPD_MLME + hostapd_mode_init(padapter); +#endif + +#ifdef CONFIG_PLATFORM_RTD2880B + RTW_INFO("wlan link up\n"); + rtd2885_wlan_netlink_sendMsg("linkup", "8712"); +#endif + + + status = _SUCCESS; + +#if 0 /* not used now */ +os_ndevs_deinit: + if (status != _SUCCESS) + rtw_os_ndevs_deinit(dvobj); +#endif +free_if_vir: + if (status != _SUCCESS) { + #ifdef CONFIG_CONCURRENT_MODE + rtw_drv_stop_vir_ifaces(dvobj); + rtw_drv_free_vir_ifaces(dvobj); + #endif + } + +free_if_prim: + if (status != _SUCCESS && padapter) + rtw_usb_primary_adapter_deinit(padapter); + +free_dvobj: + if (status != _SUCCESS) + usb_dvobj_deinit(pusb_intf); +exit: + return status == _SUCCESS ? 0 : -ENODEV; +} + +/* + * dev_remove() - our device is being removed +*/ +/* rmmod module & unplug(SurpriseRemoved) will call r871xu_dev_remove() => how to recognize both */ +static void rtw_dev_remove(struct usb_interface *pusb_intf) +{ + struct dvobj_priv *dvobj = usb_get_intfdata(pusb_intf); +#if defined(CONFIG_HAS_EARLYSUSPEND) || defined(CONFIG_ANDROID_POWER) + struct pwrctrl_priv *pwrctl = dvobj_to_pwrctl(dvobj); +#endif + _adapter *padapter = dvobj_get_primary_adapter(dvobj); + + RTW_INFO("+rtw_dev_remove\n"); + + dvobj->processing_dev_remove = _TRUE; + + /* TODO: use rtw_os_ndevs_deinit instead at the first stage of driver's dev deinit function */ + rtw_os_ndevs_unregister(dvobj); + + if (usb_drv.drv_registered == _TRUE) { + /* RTW_INFO("r871xu_dev_remove():padapter->bSurpriseRemoved == _TRUE\n"); */ + rtw_set_surprise_removed(padapter); + } + /*else + { + + rtw_set_hw_init_completed(padapter, _FALSE); + }*/ + + +#if defined(CONFIG_HAS_EARLYSUSPEND) || defined(CONFIG_ANDROID_POWER) + rtw_unregister_early_suspend(pwrctl); +#endif + + if (GET_HAL_DATA(padapter)->bFWReady == _TRUE) { + rtw_pm_set_ips(padapter, IPS_NONE); + rtw_pm_set_lps(padapter, PS_MODE_ACTIVE); + + LeaveAllPowerSaveMode(padapter); + } + rtw_set_drv_stopped(padapter); /*for stop thread*/ + rtw_stop_cmd_thread(padapter); +#ifdef CONFIG_CONCURRENT_MODE + rtw_drv_stop_vir_ifaces(dvobj); +#endif /* CONFIG_CONCURRENT_MODE */ + +#ifdef CONFIG_BT_COEXIST +#ifdef CONFIG_BT_COEXIST_SOCKET_TRX + if (GET_HAL_DATA(padapter)->EEPROMBluetoothCoexist) + rtw_btcoex_close_socket(padapter); +#endif + rtw_btcoex_HaltNotify(padapter); +#endif + + rtw_usb_primary_adapter_deinit(padapter); + +#ifdef CONFIG_CONCURRENT_MODE + rtw_drv_free_vir_ifaces(dvobj); +#endif /* CONFIG_CONCURRENT_MODE */ + + usb_dvobj_deinit(pusb_intf); + + RTW_INFO("-r871xu_dev_remove, done\n"); + + return; + +} +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) +extern int console_suspend_enabled; +#endif + +static int __init rtw_drv_entry(void) +{ + int ret = 0; + + RTW_PRINT("module init start\n"); + dump_drv_version(RTW_DBGDUMP); +#ifdef BTCOEXVERSION + RTW_PRINT(DRV_NAME" BT-Coex version = %s\n", BTCOEXVERSION); +#endif /* BTCOEXVERSION */ + + ret = platform_wifi_power_on(); + if (ret != 0) { + RTW_INFO("%s: power on failed!!(%d)\n", __FUNCTION__, ret); + ret = -1; + goto exit; + } +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) + /* console_suspend_enabled=0; */ +#endif + + usb_drv.drv_registered = _TRUE; + rtw_suspend_lock_init(); + rtw_drv_proc_init(); + rtw_nlrtw_init(); +#ifdef CONFIG_PLATFORM_CMAP_INTFS + cmap_intfs_init(); +#endif + rtw_ndev_notifier_register(); + rtw_inetaddr_notifier_register(); + + ret = usb_register(&usb_drv.usbdrv); + + if (ret != 0) { + usb_drv.drv_registered = _FALSE; + rtw_suspend_lock_uninit(); + rtw_drv_proc_deinit(); + rtw_nlrtw_deinit(); +#ifdef CONFIG_PLATFORM_CMAP_INTFS + cmap_intfs_deinit(); +#endif + rtw_ndev_notifier_unregister(); + rtw_inetaddr_notifier_unregister(); + goto exit; + } + +exit: + RTW_PRINT("module init ret=%d\n", ret); + return ret; +} + +static void __exit rtw_drv_halt(void) +{ + RTW_PRINT("module exit start\n"); + + usb_drv.drv_registered = _FALSE; + + usb_deregister(&usb_drv.usbdrv); + + platform_wifi_power_off(); + + rtw_suspend_lock_uninit(); + rtw_drv_proc_deinit(); + rtw_nlrtw_deinit(); +#ifdef CONFIG_PLATFORM_CMAP_INTFS + cmap_intfs_deinit(); +#endif + rtw_ndev_notifier_unregister(); + rtw_inetaddr_notifier_unregister(); + + RTW_PRINT("module exit success\n"); + + rtw_mstat_dump(RTW_DBGDUMP); +} + +module_init(rtw_drv_entry); +module_exit(rtw_drv_halt); diff --git a/os_dep/linux/usb_ops_linux.c b/os_dep/linux/usb_ops_linux.c new file mode 100755 index 0000000..cca3e7c --- /dev/null +++ b/os_dep/linux/usb_ops_linux.c @@ -0,0 +1,1199 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _USB_OPS_LINUX_C_ + +#include +#include +#include + +struct rtw_async_write_data { + u8 data[VENDOR_CMD_MAX_DATA_LEN]; + struct usb_ctrlrequest dr; +}; + +int usbctrl_vendorreq(struct intf_hdl *pintfhdl, u8 request, u16 value, u16 index, void *pdata, u16 len, u8 requesttype) +{ + _adapter *padapter = pintfhdl->padapter; + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct usb_device *udev = pdvobjpriv->pusbdev; + + unsigned int pipe; + int status = 0; +#ifdef CONFIG_USB_VENDOR_REQ_BUFFER_DYNAMIC_ALLOCATE + u32 tmp_buflen = 0; +#endif + u8 reqtype; + u8 *pIo_buf; + int vendorreq_times = 0; + +#if (defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C)) || defined(CONFIG_RTL8822C) +#define REG_ON_SEC 0x00 +#define REG_OFF_SEC 0x01 +#define REG_LOCAL_SEC 0x02 + u8 current_reg_sec = REG_LOCAL_SEC; +#endif + +#ifdef CONFIG_USB_VENDOR_REQ_BUFFER_DYNAMIC_ALLOCATE + u8 *tmp_buf; +#else /* use stack memory */ + #ifndef CONFIG_USB_VENDOR_REQ_BUFFER_PREALLOC + u8 tmp_buf[MAX_USB_IO_CTL_SIZE]; + #endif +#endif + + /* RTW_INFO("%s %s:%d\n",__FUNCTION__, current->comm, current->pid); */ + + if (RTW_CANNOT_IO(padapter)) { + status = -EPERM; + goto exit; + } + + if (len > MAX_VENDOR_REQ_CMD_SIZE) { + RTW_INFO("[%s] Buffer len error ,vendor request failed\n", __FUNCTION__); + status = -EINVAL; + goto exit; + } + +#ifdef CONFIG_USB_VENDOR_REQ_MUTEX + _enter_critical_mutex_lock(&pdvobjpriv->usb_vendor_req_mutex, NULL); +#endif + + + /* Acquire IO memory for vendorreq */ +#ifdef CONFIG_USB_VENDOR_REQ_BUFFER_PREALLOC + pIo_buf = pdvobjpriv->usb_vendor_req_buf; +#else + #ifdef CONFIG_USB_VENDOR_REQ_BUFFER_DYNAMIC_ALLOCATE + tmp_buf = rtw_malloc((u32) len + ALIGNMENT_UNIT); + tmp_buflen = (u32)len + ALIGNMENT_UNIT; + #else /* use stack memory */ + tmp_buflen = MAX_USB_IO_CTL_SIZE; + #endif + + /* Added by Albert 2010/02/09 */ + /* For mstar platform, mstar suggests the address for USB IO should be 16 bytes alignment. */ + /* Trying to fix it here. */ + pIo_buf = (tmp_buf == NULL) ? NULL : tmp_buf + ALIGNMENT_UNIT - ((SIZE_PTR)(tmp_buf) & 0x0f); +#endif + + if (pIo_buf == NULL) { + RTW_INFO("[%s] pIo_buf == NULL\n", __FUNCTION__); + status = -ENOMEM; + goto release_mutex; + } + + while (++vendorreq_times <= MAX_USBCTRL_VENDORREQ_TIMES) { + _rtw_memset(pIo_buf, 0, len); + + if (requesttype == 0x01) { + pipe = usb_rcvctrlpipe(udev, 0);/* read_in */ + reqtype = REALTEK_USB_VENQT_READ; + } else { + pipe = usb_sndctrlpipe(udev, 0);/* write_out */ + reqtype = REALTEK_USB_VENQT_WRITE; + _rtw_memcpy(pIo_buf, pdata, len); + } + + status = rtw_usb_control_msg(udev, pipe, request, reqtype, value, index, pIo_buf, len, RTW_USB_CONTROL_MSG_TIMEOUT); + + if (status == len) { /* Success this control transfer. */ + rtw_reset_continual_io_error(pdvobjpriv); + if (requesttype == 0x01) { + /* For Control read transfer, we have to copy the read data from pIo_buf to pdata. */ + _rtw_memcpy(pdata, pIo_buf, len); + } + } else { /* error cases */ + switch (len) { + case 1: + RTW_INFO("reg 0x%x, usb %s %u fail, status:%d value=0x%x, vendorreq_times:%d\n" + , value, (requesttype == 0x01) ? "read" : "write" , len, status, *(u8 *)pdata, vendorreq_times); + break; + case 2: + RTW_INFO("reg 0x%x, usb %s %u fail, status:%d value=0x%x, vendorreq_times:%d\n" + , value, (requesttype == 0x01) ? "read" : "write" , len, status, *(u16 *)pdata, vendorreq_times); + break; + case 4: + RTW_INFO("reg 0x%x, usb %s %u fail, status:%d value=0x%x, vendorreq_times:%d\n" + , value, (requesttype == 0x01) ? "read" : "write" , len, status, *(u32 *)pdata, vendorreq_times); + break; + default: + RTW_INFO("reg 0x%x, usb %s %u fail, status:%d, vendorreq_times:%d\n" + , value, (requesttype == 0x01) ? "read" : "write" , len, status, vendorreq_times); + break; + + } + + if (status < 0) { + if (status == (-ESHUTDOWN) || status == -ENODEV) + rtw_set_surprise_removed(padapter); + else { + #ifdef DBG_CONFIG_ERROR_DETECT + { + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + pHalData->srestpriv.Wifi_Error_Status = USB_VEN_REQ_CMD_FAIL; + } + #endif + } + } else { /* status != len && status >= 0 */ + if (status > 0) { + if (requesttype == 0x01) { + /* For Control read transfer, we have to copy the read data from pIo_buf to pdata. */ + _rtw_memcpy(pdata, pIo_buf, len); + } + } + } + + if (rtw_inc_and_chk_continual_io_error(pdvobjpriv) == _TRUE) { + rtw_set_surprise_removed(padapter); + break; + } + + } + + /* firmware download is checksumed, don't retry */ + if ((value >= FW_START_ADDRESS) || status == len) + break; + + } + +#if (defined(CONFIG_RTL8822B) || defined(CONFIG_RTL8821C)) || defined(CONFIG_RTL8822C) + if (value < 0xFE00) { + if (value <= 0xff) + current_reg_sec = REG_ON_SEC; + else if (0x1000 <= value && value <= 0x10ff) + current_reg_sec = REG_ON_SEC; + else + current_reg_sec = REG_OFF_SEC; + } else { + current_reg_sec = REG_LOCAL_SEC; + } + + if (current_reg_sec == REG_ON_SEC) { + unsigned int t_pipe = usb_sndctrlpipe(udev, 0);/* write_out */ + u8 t_reqtype = REALTEK_USB_VENQT_WRITE; + u8 t_len = 1; + u8 t_req = 0x05; + u16 t_reg = 0; + u16 t_index = 0; + + t_reg = 0x4e0; + + status = rtw_usb_control_msg(udev, t_pipe, t_req, t_reqtype, t_reg, t_index, pIo_buf, t_len, RTW_USB_CONTROL_MSG_TIMEOUT); + + if (status == t_len) + rtw_reset_continual_io_error(pdvobjpriv); + else + RTW_INFO("reg 0x%x, usb %s %u fail, status:%d\n", t_reg, "write" , t_len, status); + + } +#endif + + /* release IO memory used by vendorreq */ +#ifdef CONFIG_USB_VENDOR_REQ_BUFFER_DYNAMIC_ALLOCATE + rtw_mfree(tmp_buf, tmp_buflen); +#endif + +release_mutex: +#ifdef CONFIG_USB_VENDOR_REQ_MUTEX + _exit_critical_mutex(&pdvobjpriv->usb_vendor_req_mutex, NULL); +#endif +exit: + return status; + +} + +#ifdef CONFIG_USB_SUPPORT_ASYNC_VDN_REQ +static void _usbctrl_vendorreq_async_callback(struct urb *urb, struct pt_regs *regs) +{ + if (urb) { + if (urb->context) + rtw_mfree(urb->context, sizeof(struct rtw_async_write_data)); + usb_free_urb(urb); + } +} + +int _usbctrl_vendorreq_async_write(struct usb_device *udev, u8 request, + u16 value, u16 index, void *pdata, u16 len, u8 requesttype) +{ + int rc; + unsigned int pipe; + u8 reqtype; + struct usb_ctrlrequest *dr; + struct urb *urb; + struct rtw_async_write_data *buf; + + + if (requesttype == VENDOR_READ) { + pipe = usb_rcvctrlpipe(udev, 0);/* read_in */ + reqtype = REALTEK_USB_VENQT_READ; + } else { + pipe = usb_sndctrlpipe(udev, 0);/* write_out */ + reqtype = REALTEK_USB_VENQT_WRITE; + } + + buf = (struct rtl819x_async_write_data *)rtw_zmalloc(sizeof(*buf)); + if (!buf) { + rc = -ENOMEM; + goto exit; + } + + urb = usb_alloc_urb(0, GFP_ATOMIC); + if (!urb) { + rtw_mfree((u8 *)buf, sizeof(*buf)); + rc = -ENOMEM; + goto exit; + } + + dr = &buf->dr; + + dr->bRequestType = reqtype; + dr->bRequest = request; + dr->wValue = cpu_to_le16(value); + dr->wIndex = cpu_to_le16(index); + dr->wLength = cpu_to_le16(len); + + _rtw_memcpy(buf, pdata, len); + + usb_fill_control_urb(urb, udev, pipe, (unsigned char *)dr, buf, len, + _usbctrl_vendorreq_async_callback, buf); + + rc = usb_submit_urb(urb, GFP_ATOMIC); + if (rc < 0) { + rtw_mfree((u8 *)buf, sizeof(*buf)); + usb_free_urb(urb); + } + +exit: + return rc; +} + + +#endif /* CONFIG_USB_SUPPORT_ASYNC_VDN_REQ */ + +unsigned int ffaddr2pipehdl(struct dvobj_priv *pdvobj, u32 addr) +{ + unsigned int pipe = 0, ep_num = 0; + struct usb_device *pusbd = pdvobj->pusbdev; + + if (addr == RECV_BULK_IN_ADDR) + pipe = usb_rcvbulkpipe(pusbd, pdvobj->RtInPipe[0]); + + else if (addr == RECV_INT_IN_ADDR) + pipe = usb_rcvintpipe(pusbd, pdvobj->RtInPipe[1]); + +#ifdef RTW_HALMAC + /* halmac already translate queue id to bulk out id (addr 0~3) */ + /* 8814BU bulk out id range is 0~6 */ + else if (addr < MAX_BULKOUT_NUM) { + ep_num = pdvobj->RtOutPipe[addr]; + pipe = usb_sndbulkpipe(pusbd, ep_num); + } +#else + else if (addr < HW_QUEUE_ENTRY) { + ep_num = pdvobj->Queue2Pipe[addr]; + pipe = usb_sndbulkpipe(pusbd, ep_num); + } +#endif + + + return pipe; +} + +struct zero_bulkout_context { + void *pbuf; + void *purb; + void *pirp; + void *padapter; +}; +#if 0 +static void usb_bulkout_zero_complete(struct urb *purb, struct pt_regs *regs) +{ + struct zero_bulkout_context *pcontext = (struct zero_bulkout_context *)purb->context; + + /* RTW_INFO("+usb_bulkout_zero_complete\n"); */ + + if (pcontext) { + if (pcontext->pbuf) + rtw_mfree(pcontext->pbuf, sizeof(int)); + + if (pcontext->purb && (pcontext->purb == purb)) + usb_free_urb(pcontext->purb); + + + rtw_mfree((u8 *)pcontext, sizeof(struct zero_bulkout_context)); + } + + +} + +static u32 usb_bulkout_zero(struct intf_hdl *pintfhdl, u32 addr) +{ + int pipe, status, len; + u32 ret; + unsigned char *pbuf; + struct zero_bulkout_context *pcontext; + PURB purb = NULL; + _adapter *padapter = (_adapter *)pintfhdl->padapter; + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + struct usb_device *pusbd = pdvobj->pusbdev; + + /* RTW_INFO("%s\n", __func__); */ + + + if (RTW_CANNOT_TX(padapter)) + return _FAIL; + + + pcontext = (struct zero_bulkout_context *)rtw_zmalloc(sizeof(struct zero_bulkout_context)); + if (pcontext == NULL) + return _FAIL; + + pbuf = (unsigned char *)rtw_zmalloc(sizeof(int)); + purb = usb_alloc_urb(0, GFP_ATOMIC); + + /* translate DMA FIFO addr to pipehandle */ + pipe = ffaddr2pipehdl(pdvobj, addr); + + len = 0; + pcontext->pbuf = pbuf; + pcontext->purb = purb; + pcontext->pirp = NULL; + pcontext->padapter = padapter; + + + /* translate DMA FIFO addr to pipehandle */ + /* pipe = ffaddr2pipehdl(pdvobj, addr); */ + + usb_fill_bulk_urb(purb, pusbd, pipe, + pbuf, + len, + usb_bulkout_zero_complete, + pcontext);/* context is pcontext */ + + status = usb_submit_urb(purb, GFP_ATOMIC); + + if (!status) + ret = _SUCCESS; + else + ret = _FAIL; + + + return _SUCCESS; + +} +#endif +void usb_read_mem(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *rmem) +{ + +} + +void usb_write_mem(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *wmem) +{ + +} + + +void usb_read_port_cancel(struct intf_hdl *pintfhdl) +{ + int i; + struct recv_buf *precvbuf; + _adapter *padapter = pintfhdl->padapter; + struct registry_priv *regsty = adapter_to_regsty(padapter); + precvbuf = (struct recv_buf *)padapter->recvpriv.precv_buf; + + RTW_INFO("%s\n", __func__); + + for (i = 0; i < regsty->recvbuf_nr ; i++) { + + if (precvbuf->purb) { + /* RTW_INFO("usb_read_port_cancel : usb_kill_urb\n"); */ + usb_kill_urb(precvbuf->purb); + } + precvbuf++; + } + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE + usb_kill_urb(padapter->recvpriv.int_in_urb); +#endif +} + +static void usb_write_port_complete(struct urb *purb, struct pt_regs *regs) +{ + _irqL irqL; + struct xmit_buf *pxmitbuf = (struct xmit_buf *)purb->context; + /* struct xmit_frame *pxmitframe = (struct xmit_frame *)pxmitbuf->priv_data; */ + /* _adapter *padapter = pxmitframe->padapter; */ + _adapter *padapter = pxmitbuf->padapter; + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + /* struct pkt_attrib *pattrib = &pxmitframe->attrib; */ + + + switch (pxmitbuf->flags) { + case VO_QUEUE_INX: + pxmitpriv->voq_cnt--; + break; + case VI_QUEUE_INX: + pxmitpriv->viq_cnt--; + break; + case BE_QUEUE_INX: + pxmitpriv->beq_cnt--; + break; + case BK_QUEUE_INX: + pxmitpriv->bkq_cnt--; + break; + default: + break; + } + + + /* + _enter_critical(&pxmitpriv->lock, &irqL); + + pxmitpriv->txirp_cnt--; + + switch(pattrib->priority) + { + case 1: + case 2: + pxmitpriv->bkq_cnt--; + + break; + case 4: + case 5: + pxmitpriv->viq_cnt--; + + break; + case 6: + case 7: + pxmitpriv->voq_cnt--; + + break; + case 0: + case 3: + default: + pxmitpriv->beq_cnt--; + + break; + + } + + _exit_critical(&pxmitpriv->lock, &irqL); + + + if(pxmitpriv->txirp_cnt==0) + { + _rtw_up_sema(&(pxmitpriv->tx_retevt)); + } + */ + /* rtw_free_xmitframe(pxmitpriv, pxmitframe); */ + + if (RTW_CANNOT_TX(padapter)) { + RTW_INFO("%s(): TX Warning! bDriverStopped(%s) OR bSurpriseRemoved(%s) pxmitbuf->buf_tag(%x)\n" + , __func__ + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False" + , pxmitbuf->buf_tag); + + goto check_completion; + } + + + if (purb->status == 0) { + + } else { + RTW_INFO("###=> urb_write_port_complete status(%d)\n", purb->status); + if ((purb->status == -EPIPE) || (purb->status == -EPROTO)) { + /* usb_clear_halt(pusbdev, purb->pipe); */ + /* msleep(10); */ + sreset_set_wifi_error_status(padapter, USB_WRITE_PORT_FAIL); + } else if (purb->status == -EINPROGRESS) { + goto check_completion; + + } else if (purb->status == -ENOENT) { + RTW_INFO("%s: -ENOENT\n", __func__); + goto check_completion; + + } else if (purb->status == -ECONNRESET) { + RTW_INFO("%s: -ECONNRESET\n", __func__); + goto check_completion; + + } else if (purb->status == -ESHUTDOWN) { + rtw_set_drv_stopped(padapter); + + goto check_completion; + } else { + rtw_set_surprise_removed(padapter); + RTW_INFO("bSurpriseRemoved=TRUE\n"); + + goto check_completion; + } + } + + #ifdef DBG_CONFIG_ERROR_DETECT + { + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + pHalData->srestpriv.last_tx_complete_time = rtw_get_current_time(); + } + #endif + +check_completion: + _enter_critical(&pxmitpriv->lock_sctx, &irqL); + rtw_sctx_done_err(&pxmitbuf->sctx, + purb->status ? RTW_SCTX_DONE_WRITE_PORT_ERR : RTW_SCTX_DONE_SUCCESS); + _exit_critical(&pxmitpriv->lock_sctx, &irqL); + + rtw_free_xmitbuf(pxmitpriv, pxmitbuf); + + /* if(rtw_txframes_pending(padapter)) */ + { + tasklet_hi_schedule(&pxmitpriv->xmit_tasklet); + } + + +} + +u32 usb_write_port(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *wmem) +{ + _irqL irqL; + unsigned int pipe; + int status; + u32 ret = _FAIL; + PURB purb = NULL; + _adapter *padapter = (_adapter *)pintfhdl->padapter; + struct dvobj_priv *pdvobj = adapter_to_dvobj(padapter); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + struct xmit_buf *pxmitbuf = (struct xmit_buf *)wmem; + struct xmit_frame *pxmitframe = (struct xmit_frame *)pxmitbuf->priv_data; + struct usb_device *pusbd = pdvobj->pusbdev; + + if (RTW_CANNOT_TX(padapter)) { +#ifdef DBG_TX + RTW_INFO(" DBG_TX %s:%d bDriverStopped%s, bSurpriseRemoved:%s\n", __func__, __LINE__ + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); +#endif + rtw_sctx_done_err(&pxmitbuf->sctx, RTW_SCTX_DONE_TX_DENY); + goto exit; + } + + _enter_critical(&pxmitpriv->lock, &irqL); + + switch (addr) { + case VO_QUEUE_INX: + pxmitpriv->voq_cnt++; + pxmitbuf->flags = VO_QUEUE_INX; + break; + case VI_QUEUE_INX: + pxmitpriv->viq_cnt++; + pxmitbuf->flags = VI_QUEUE_INX; + break; + case BE_QUEUE_INX: + pxmitpriv->beq_cnt++; + pxmitbuf->flags = BE_QUEUE_INX; + break; + case BK_QUEUE_INX: + pxmitpriv->bkq_cnt++; + pxmitbuf->flags = BK_QUEUE_INX; + break; + case HIGH_QUEUE_INX: + pxmitbuf->flags = HIGH_QUEUE_INX; + break; + default: + pxmitbuf->flags = MGT_QUEUE_INX; + break; + } + + _exit_critical(&pxmitpriv->lock, &irqL); + + purb = pxmitbuf->pxmit_urb[0]; + + /* translate DMA FIFO addr to pipehandle */ +#ifdef RTW_HALMAC + pipe = ffaddr2pipehdl(pdvobj, pxmitbuf->bulkout_id); +#else + pipe = ffaddr2pipehdl(pdvobj, addr); +#endif + +#ifdef CONFIG_REDUCE_USB_TX_INT + if ((pxmitpriv->free_xmitbuf_cnt % NR_XMITBUFF == 0) + || (pxmitbuf->buf_tag > XMITBUF_DATA)) + purb->transfer_flags &= (~URB_NO_INTERRUPT); + else { + purb->transfer_flags |= URB_NO_INTERRUPT; + /* RTW_INFO("URB_NO_INTERRUPT "); */ + } +#endif + + + usb_fill_bulk_urb(purb, pusbd, pipe, + pxmitframe->buf_addr, /* = pxmitbuf->pbuf */ + cnt, + usb_write_port_complete, + pxmitbuf);/* context is pxmitbuf */ + +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_TX + purb->transfer_dma = pxmitbuf->dma_transfer_addr; + purb->transfer_flags |= URB_NO_TRANSFER_DMA_MAP; + purb->transfer_flags |= URB_ZERO_PACKET; +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_TX */ + +#ifdef USB_PACKET_OFFSET_SZ +#if (USB_PACKET_OFFSET_SZ == 0) + purb->transfer_flags |= URB_ZERO_PACKET; +#endif +#endif + +#if 0 + if (bwritezero) + purb->transfer_flags |= URB_ZERO_PACKET; +#endif + + status = usb_submit_urb(purb, GFP_ATOMIC); + if (!status) { + #ifdef DBG_CONFIG_ERROR_DETECT + { + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + pHalData->srestpriv.last_tx_time = rtw_get_current_time(); + } + #endif + } else { + rtw_sctx_done_err(&pxmitbuf->sctx, RTW_SCTX_DONE_WRITE_PORT_ERR); + RTW_INFO("usb_write_port, status=%d\n", status); + + switch (status) { + case -ENODEV: + rtw_set_drv_stopped(padapter); + break; + default: + break; + } + goto exit; + } + + ret = _SUCCESS; + + /* Commented by Albert 2009/10/13 + * We add the URB_ZERO_PACKET flag to urb so that the host will send the zero packet automatically. */ + /* + if(bwritezero == _TRUE) + { + usb_bulkout_zero(pintfhdl, addr); + } + */ + + +exit: + if (ret != _SUCCESS) + rtw_free_xmitbuf(pxmitpriv, pxmitbuf); + return ret; + +} + +void usb_write_port_cancel(struct intf_hdl *pintfhdl) +{ + int i, j; + _adapter *padapter = pintfhdl->padapter; + struct xmit_buf *pxmitbuf = (struct xmit_buf *)padapter->xmitpriv.pxmitbuf; + + RTW_INFO("%s\n", __func__); + + for (i = 0; i < NR_XMITBUFF; i++) { + for (j = 0; j < 8; j++) { + if (pxmitbuf->pxmit_urb[j]) + usb_kill_urb(pxmitbuf->pxmit_urb[j]); + } + pxmitbuf++; + } + + pxmitbuf = (struct xmit_buf *)padapter->xmitpriv.pxmit_extbuf; + for (i = 0; i < NR_XMIT_EXTBUFF ; i++) { + for (j = 0; j < 8; j++) { + if (pxmitbuf->pxmit_urb[j]) + usb_kill_urb(pxmitbuf->pxmit_urb[j]); + } + pxmitbuf++; + } +} + +void usb_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf) +{ + + precvbuf->transfer_len = 0; + + precvbuf->len = 0; + + precvbuf->ref_cnt = 0; + + if (precvbuf->pbuf) { + precvbuf->pdata = precvbuf->phead = precvbuf->ptail = precvbuf->pbuf; + precvbuf->pend = precvbuf->pdata + MAX_RECVBUF_SZ; + } + +} + +int recvbuf2recvframe(PADAPTER padapter, void *ptr); + +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_RX +void usb_recv_tasklet(void *priv) +{ + struct recv_buf *precvbuf = NULL; + _adapter *padapter = (_adapter *)priv; + struct recv_priv *precvpriv = &padapter->recvpriv; + + while (NULL != (precvbuf = rtw_dequeue_recvbuf(&precvpriv->recv_buf_pending_queue))) { + if (RTW_CANNOT_RUN(padapter)) { + RTW_INFO("recv_tasklet => bDriverStopped(%s) OR bSurpriseRemoved(%s)\n" + , rtw_is_drv_stopped(padapter)? "True" : "False" + , rtw_is_surprise_removed(padapter)? "True" : "False"); + break; + } + + recvbuf2recvframe(padapter, precvbuf); + + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + } +} + +void usb_read_port_complete(struct urb *purb, struct pt_regs *regs) +{ + struct recv_buf *precvbuf = (struct recv_buf *)purb->context; + _adapter *padapter = (_adapter *)precvbuf->adapter; + struct recv_priv *precvpriv = &padapter->recvpriv; + + ATOMIC_DEC(&(precvpriv->rx_pending_cnt)); + + if (RTW_CANNOT_RX(padapter)) { + RTW_INFO("%s() RX Warning! bDriverStopped(%s) OR bSurpriseRemoved(%s)\n" + , __func__ + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + return; + } + + if (purb->status == 0) { + + if ((purb->actual_length > MAX_RECVBUF_SZ) || (purb->actual_length < RXDESC_SIZE)) { + RTW_INFO("%s()-%d: urb->actual_length:%u, MAX_RECVBUF_SZ:%u, RXDESC_SIZE:%u\n" + , __FUNCTION__, __LINE__, purb->actual_length, MAX_RECVBUF_SZ, RXDESC_SIZE); + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + } else { + rtw_reset_continual_io_error(adapter_to_dvobj(padapter)); + + precvbuf->transfer_len = purb->actual_length; + + rtw_enqueue_recvbuf(precvbuf, &precvpriv->recv_buf_pending_queue); + + tasklet_schedule(&precvpriv->recv_tasklet); + } + } else { + + RTW_INFO("###=> usb_read_port_complete => urb.status(%d)\n", purb->status); + + if (rtw_inc_and_chk_continual_io_error(adapter_to_dvobj(padapter)) == _TRUE) + rtw_set_surprise_removed(padapter); + + switch (purb->status) { + case -EINVAL: + case -EPIPE: + case -ENODEV: + case -ESHUTDOWN: + case -ENOENT: + rtw_set_drv_stopped(padapter); + break; + case -EPROTO: + case -EILSEQ: + case -ETIME: + case -ECOMM: + case -EOVERFLOW: + #ifdef DBG_CONFIG_ERROR_DETECT + { + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + pHalData->srestpriv.Wifi_Error_Status = USB_READ_PORT_FAIL; + } + #endif + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + break; + case -EINPROGRESS: + RTW_INFO("ERROR: URB IS IN PROGRESS!/n"); + break; + default: + break; + } + } + +} + +u32 usb_read_port(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *rmem) +{ + int err; + unsigned int pipe; + u32 ret = _SUCCESS; + PURB purb = NULL; + struct recv_buf *precvbuf = (struct recv_buf *)rmem; + _adapter *adapter = pintfhdl->padapter; + struct dvobj_priv *pdvobj = adapter_to_dvobj(adapter); + struct pwrctrl_priv *pwrctl = dvobj_to_pwrctl(pdvobj); + struct recv_priv *precvpriv = &adapter->recvpriv; + struct usb_device *pusbd = pdvobj->pusbdev; + + + if (RTW_CANNOT_RX(adapter) || (precvbuf == NULL)) { + return _FAIL; + } + + usb_init_recvbuf(adapter, precvbuf); + + if (precvbuf->pbuf) { + ATOMIC_INC(&(precvpriv->rx_pending_cnt)); + purb = precvbuf->purb; + + /* translate DMA FIFO addr to pipehandle */ + pipe = ffaddr2pipehdl(pdvobj, addr); + + usb_fill_bulk_urb(purb, pusbd, pipe, + precvbuf->pbuf, + MAX_RECVBUF_SZ, + usb_read_port_complete, + precvbuf);/* context is precvbuf */ + + purb->transfer_dma = precvbuf->dma_transfer_addr; + purb->transfer_flags |= URB_NO_TRANSFER_DMA_MAP; + + err = usb_submit_urb(purb, GFP_ATOMIC); + if ((err) && (err != (-EPERM))) { + RTW_INFO("cannot submit rx in-token(err = 0x%08x),urb_status = %d\n", err, purb->status); + ret = _FAIL; + } + + } + + + return ret; +} +#else /* CONFIG_USE_USB_BUFFER_ALLOC_RX */ + +void usb_recv_tasklet(void *priv) +{ + _pkt *pskb; + _adapter *padapter = (_adapter *)priv; + struct recv_priv *precvpriv = &padapter->recvpriv; + struct recv_buf *precvbuf = NULL; +#ifdef CONFIG_USB_PROTECT_RX_CLONED_SKB + u8 cloned_skb_num; + u8 need_sche = _FALSE; +#endif + + while (NULL != (pskb = skb_dequeue(&precvpriv->rx_skb_queue))) { + + if (RTW_CANNOT_RUN(padapter)) { + RTW_INFO("recv_tasklet => bDriverStopped(%s) OR bSurpriseRemoved(%s)\n" + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + #ifdef CONFIG_PREALLOC_RX_SKB_BUFFER + if (rtw_free_skb_premem(pskb) != 0) + #endif /* CONFIG_PREALLOC_RX_SKB_BUFFER */ + { + skb_reset_tail_pointer(pskb); + pskb->len = 0; + skb_queue_tail(&precvpriv->free_recv_skb_queue, pskb); + } + continue; + } + + recvbuf2recvframe(padapter, pskb); + +#ifdef CONFIG_USB_PROTECT_RX_CLONED_SKB + if (skb_cloned(pskb)) { + skb_queue_tail(&precvpriv->rx_cloned_skb_queue, pskb); + need_sche = _TRUE; + } else +#endif + { + skb_reset_tail_pointer(pskb); + pskb->len = 0; + skb_queue_tail(&precvpriv->free_recv_skb_queue, pskb); + + precvbuf = rtw_dequeue_recvbuf(&precvpriv->recv_buf_pending_queue); + if (NULL != precvbuf) { + precvbuf->pskb = NULL; + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + } + } + } + +#ifdef CONFIG_USB_PROTECT_RX_CLONED_SKB + cloned_skb_num = skb_queue_len(&precvpriv->rx_cloned_skb_queue); + while (cloned_skb_num--) { + pskb = skb_dequeue(&precvpriv->rx_cloned_skb_queue); + if (skb_cloned(pskb)) { + skb_queue_tail(&precvpriv->rx_cloned_skb_queue, pskb); + need_sche = _TRUE; + } else { + skb_reset_tail_pointer(pskb); + pskb->len = 0; + skb_queue_tail(&precvpriv->free_recv_skb_queue, pskb); + + precvbuf = rtw_dequeue_recvbuf(&precvpriv->recv_buf_pending_queue); + if (NULL != precvbuf) { + precvbuf->pskb = NULL; + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + } + } + } + + if (need_sche) + tasklet_schedule(&precvpriv->recv_tasklet); +#endif + if (RTW_CANNOT_RUN(padapter)) { + while (rtw_dequeue_recvbuf(&precvpriv->recv_buf_pending_queue)); + } +} + +void usb_read_port_complete(struct urb *purb, struct pt_regs *regs) +{ + struct recv_buf *precvbuf = (struct recv_buf *)purb->context; + _adapter *padapter = (_adapter *)precvbuf->adapter; + struct recv_priv *precvpriv = &padapter->recvpriv; + + ATOMIC_DEC(&(precvpriv->rx_pending_cnt)); + + if (RTW_CANNOT_RX(padapter)) { + RTW_INFO("%s() RX Warning! bDriverStopped(%s) OR bSurpriseRemoved(%s)\n" + , __func__ + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + goto exit; + } + + if (purb->status == 0) { + + if ((purb->actual_length > MAX_RECVBUF_SZ) || (purb->actual_length < RXDESC_SIZE)) { + RTW_INFO("%s()-%d: urb->actual_length:%u, MAX_RECVBUF_SZ:%u, RXDESC_SIZE:%u\n" + , __FUNCTION__, __LINE__, purb->actual_length, MAX_RECVBUF_SZ, RXDESC_SIZE); + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + } else { + rtw_reset_continual_io_error(adapter_to_dvobj(padapter)); + + precvbuf->transfer_len = purb->actual_length; + skb_put(precvbuf->pskb, purb->actual_length); + skb_queue_tail(&precvpriv->rx_skb_queue, precvbuf->pskb); + + #ifndef CONFIG_FIX_NR_BULKIN_BUFFER + if (skb_queue_len(&precvpriv->rx_skb_queue) <= 1) + #endif + tasklet_schedule(&precvpriv->recv_tasklet); + + precvbuf->pskb = NULL; + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + } + } else { + + RTW_INFO("###=> usb_read_port_complete => urb.status(%d)\n", purb->status); + + if (rtw_inc_and_chk_continual_io_error(adapter_to_dvobj(padapter)) == _TRUE) + rtw_set_surprise_removed(padapter); + + switch (purb->status) { + case -EINVAL: + case -EPIPE: + case -ENODEV: + case -ESHUTDOWN: + case -ENOENT: + rtw_set_drv_stopped(padapter); + break; + case -EPROTO: + case -EILSEQ: + case -ETIME: + case -ECOMM: + case -EOVERFLOW: + #ifdef DBG_CONFIG_ERROR_DETECT + { + HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter); + pHalData->srestpriv.Wifi_Error_Status = USB_READ_PORT_FAIL; + } + #endif + rtw_read_port(padapter, precvpriv->ff_hwaddr, 0, (unsigned char *)precvbuf); + break; + case -EINPROGRESS: + RTW_INFO("ERROR: URB IS IN PROGRESS!/n"); + break; + default: + break; + } + } + +exit: + return; +} + +u32 usb_read_port(struct intf_hdl *pintfhdl, u32 addr, u32 cnt, u8 *rmem) +{ + int err; + unsigned int pipe; + u32 ret = _FAIL; + PURB purb = NULL; + struct recv_buf *precvbuf = (struct recv_buf *)rmem; + _adapter *adapter = pintfhdl->padapter; + struct dvobj_priv *pdvobj = adapter_to_dvobj(adapter); + struct recv_priv *precvpriv = &adapter->recvpriv; + struct usb_device *pusbd = pdvobj->pusbdev; + + + if (RTW_CANNOT_RX(adapter) || (precvbuf == NULL)) { + goto exit; + } + + usb_init_recvbuf(adapter, precvbuf); + + if (precvbuf->pskb == NULL) { + SIZE_PTR tmpaddr = 0; + SIZE_PTR alignment = 0; + + precvbuf->pskb = skb_dequeue(&precvpriv->free_recv_skb_queue); + if (NULL != precvbuf->pskb) + goto recv_buf_hook; + + #ifndef CONFIG_FIX_NR_BULKIN_BUFFER + precvbuf->pskb = rtw_skb_alloc(MAX_RECVBUF_SZ + RECVBUFF_ALIGN_SZ); + #endif + + if (precvbuf->pskb == NULL) { + if (0) + RTW_INFO("usb_read_port() enqueue precvbuf=%p\n", precvbuf); + /* enqueue precvbuf and wait for free skb */ + rtw_enqueue_recvbuf(precvbuf, &precvpriv->recv_buf_pending_queue); + goto exit; + } + + tmpaddr = (SIZE_PTR)precvbuf->pskb->data; + alignment = tmpaddr & (RECVBUFF_ALIGN_SZ - 1); + skb_reserve(precvbuf->pskb, (RECVBUFF_ALIGN_SZ - alignment)); + } + +recv_buf_hook: + precvbuf->phead = precvbuf->pskb->head; + precvbuf->pdata = precvbuf->pskb->data; + precvbuf->ptail = skb_tail_pointer(precvbuf->pskb); + precvbuf->pend = skb_end_pointer(precvbuf->pskb); + precvbuf->pbuf = precvbuf->pskb->data; + + purb = precvbuf->purb; + + /* translate DMA FIFO addr to pipehandle */ + pipe = ffaddr2pipehdl(pdvobj, addr); + + usb_fill_bulk_urb(purb, pusbd, pipe, + precvbuf->pbuf, + MAX_RECVBUF_SZ, + usb_read_port_complete, + precvbuf); + + err = usb_submit_urb(purb, GFP_ATOMIC); + if (err && err != (-EPERM)) { + RTW_INFO("cannot submit rx in-token(err = 0x%08x),urb_status = %d\n" + , err, purb->status); + goto exit; + } + + ATOMIC_INC(&(precvpriv->rx_pending_cnt)); + ret = _SUCCESS; + +exit: + + + return ret; +} +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_RX */ + +#ifdef CONFIG_USB_INTERRUPT_IN_PIPE +void usb_read_interrupt_complete(struct urb *purb, struct pt_regs *regs) +{ + int err; + _adapter *padapter = (_adapter *)purb->context; + + if (RTW_CANNOT_RX(padapter)) { + RTW_INFO("%s() RX Warning! bDriverStopped(%s) OR bSurpriseRemoved(%s)\n" + , __func__ + , rtw_is_drv_stopped(padapter) ? "True" : "False" + , rtw_is_surprise_removed(padapter) ? "True" : "False"); + + return; + } + + if (purb->status == 0) {/*SUCCESS*/ + if (purb->actual_length > INTERRUPT_MSG_FORMAT_LEN) + RTW_INFO("usb_read_interrupt_complete: purb->actual_length > INTERRUPT_MSG_FORMAT_LEN(%d)\n", INTERRUPT_MSG_FORMAT_LEN); + + rtw_hal_interrupt_handler(padapter, purb->actual_length, purb->transfer_buffer); + + err = usb_submit_urb(purb, GFP_ATOMIC); + if ((err) && (err != (-EPERM))) + RTW_INFO("cannot submit interrupt in-token(err = 0x%08x),urb_status = %d\n", err, purb->status); + } else { + RTW_INFO("###=> usb_read_interrupt_complete => urb status(%d)\n", purb->status); + + switch (purb->status) { + case -EINVAL: + case -EPIPE: + case -ENODEV: + case -ESHUTDOWN: + case -ENOENT: + rtw_set_drv_stopped(padapter); + break; + case -EPROTO: + break; + case -EINPROGRESS: + RTW_INFO("ERROR: URB IS IN PROGRESS!/n"); + break; + default: + break; + } + } +} + +u32 usb_read_interrupt(struct intf_hdl *pintfhdl, u32 addr) +{ + int err; + unsigned int pipe; + u32 ret = _SUCCESS; + _adapter *adapter = pintfhdl->padapter; + struct dvobj_priv *pdvobj = adapter_to_dvobj(adapter); + struct recv_priv *precvpriv = &adapter->recvpriv; + struct usb_device *pusbd = pdvobj->pusbdev; + + + if (RTW_CANNOT_RX(adapter)) { + return _FAIL; + } + + /*translate DMA FIFO addr to pipehandle*/ + pipe = ffaddr2pipehdl(pdvobj, addr); + + usb_fill_int_urb(precvpriv->int_in_urb, pusbd, pipe, + precvpriv->int_in_buf, + INTERRUPT_MSG_FORMAT_LEN, + usb_read_interrupt_complete, + adapter, + 1); + + err = usb_submit_urb(precvpriv->int_in_urb, GFP_ATOMIC); + if ((err) && (err != (-EPERM))) { + RTW_INFO("cannot submit interrupt in-token(err = 0x%08x), urb_status = %d\n", err, precvpriv->int_in_urb->status); + ret = _FAIL; + } + + return ret; +} +#endif /* CONFIG_USB_INTERRUPT_IN_PIPE */ diff --git a/os_dep/linux/wifi_regd.c b/os_dep/linux/wifi_regd.c new file mode 100644 index 0000000..b4b0bcd --- /dev/null +++ b/os_dep/linux/wifi_regd.c @@ -0,0 +1,410 @@ +/****************************************************************************** + * + * Copyright(c) 2009-2010 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#include + +#ifdef CONFIG_IOCTL_CFG80211 +static void rtw_regd_overide_flags(struct wiphy *wiphy, struct rf_ctl_t *rfctl) +{ + RT_CHANNEL_INFO *channel_set = rfctl->channel_set; + u8 max_chan_nums = rfctl->max_chan_nums; + struct ieee80211_supported_band *sband; + struct ieee80211_channel *ch; + unsigned int i, j; + u16 channel; + u32 freq; + + /* all channels disable */ + for (i = 0; i < NUM_NL80211_BANDS; i++) { + sband = wiphy->bands[i]; + if (!sband) + continue; + for (j = 0; j < sband->n_channels; j++) { + ch = &sband->channels[j]; + if (!ch) + continue; + ch->flags = IEEE80211_CHAN_DISABLED; + } + } + + /* channels apply by channel plans. */ + for (i = 0; i < max_chan_nums; i++) { + channel = channel_set[i].ChannelNum; + freq = rtw_ch2freq(channel); + ch = ieee80211_get_channel(wiphy, freq); + if (!ch) { + rtw_warn_on(1); + continue; + } + + /* enable */ + ch->flags = 0; + + if (channel_set[i].flags & RTW_CHF_DFS) { + /* + * before integrating with nl80211 flow + * bypass IEEE80211_CHAN_RADAR when configured with radar detection + * to prevent from hostapd blocking DFS channels + */ + if (rtw_rfctl_dfs_domain_unknown(rfctl)) + ch->flags |= IEEE80211_CHAN_RADAR; + } + + if (channel_set[i].flags & RTW_CHF_NO_IR) { + #if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0)) + ch->flags |= IEEE80211_CHAN_NO_IBSS | IEEE80211_CHAN_PASSIVE_SCAN; + #else + ch->flags |= IEEE80211_CHAN_NO_IR; + #endif + } + } +} + +#ifdef CONFIG_REGD_SRC_FROM_OS +static void rtw_regd_apply_dfs_flags(struct rf_ctl_t *rfctl) +{ + RT_CHANNEL_INFO *channel_set = rfctl->channel_set; + u8 max_chan_nums = rfctl->max_chan_nums; + unsigned int i; + struct ieee80211_channel *chan; + + /* channels apply by channel plans. */ + for (i = 0; i < max_chan_nums; i++) { + chan = channel_set[i].os_chan; + if (channel_set[i].flags & RTW_CHF_DFS) { + /* + * before integrating with nl80211 flow + * clear IEEE80211_CHAN_RADAR when configured with radar detection + * to prevent from hostapd blocking DFS channels + */ + if (!rtw_rfctl_dfs_domain_unknown(rfctl)) + chan->flags &= ~IEEE80211_CHAN_RADAR; + } + } +} +#endif + +void rtw_regd_apply_flags(struct wiphy *wiphy) +{ + struct dvobj_priv *dvobj = wiphy_to_dvobj(wiphy); + struct rf_ctl_t *rfctl = dvobj_to_rfctl(dvobj); + + if (rfctl->regd_src == REGD_SRC_RTK_PRIV) + rtw_regd_overide_flags(wiphy, rfctl); +#ifdef CONFIG_REGD_SRC_FROM_OS + else if (rfctl->regd_src == REGD_SRC_OS) + rtw_regd_apply_dfs_flags(rfctl); +#endif + else + rtw_warn_on(1); +} + +#ifdef CONFIG_REGD_SRC_FROM_OS +/* init_channel_set_from_wiphy */ +u8 rtw_os_init_channel_set(_adapter *padapter, RT_CHANNEL_INFO *channel_set) +{ + struct wiphy *wiphy = adapter_to_wiphy(padapter); + struct rf_ctl_t *rfctl = adapter_to_rfctl(padapter); + struct registry_priv *regsty = adapter_to_regsty(padapter); + struct ieee80211_channel *chan; + u8 chanset_size = 0; + int i, j; + + _rtw_memset(channel_set, 0, sizeof(RT_CHANNEL_INFO) * MAX_CHANNEL_NUM); + + for (i = NL80211_BAND_2GHZ; i <= NL80211_BAND_5GHZ; i++) { + if (!wiphy->bands[i]) + continue; + for (j = 0; j < wiphy->bands[i]->n_channels; j++) { + chan = &wiphy->bands[i]->channels[j]; + if (chan->flags & IEEE80211_CHAN_DISABLED) + continue; + if (rtw_regsty_is_excl_chs(regsty, chan->hw_value)) + continue; + + if (chanset_size >= MAX_CHANNEL_NUM) { + RTW_WARN("chset size can't exceed MAX_CHANNEL_NUM(%u)\n", MAX_CHANNEL_NUM); + i = NL80211_BAND_5GHZ + 1; + break; + } + + channel_set[chanset_size].ChannelNum = chan->hw_value; + #if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0)) + if (chan->flags & (IEEE80211_CHAN_NO_IBSS | IEEE80211_CHAN_PASSIVE_SCAN)) + #else + if (chan->flags & IEEE80211_CHAN_NO_IR) + #endif + channel_set[chanset_size].flags |= RTW_CHF_NO_IR; + if (chan->flags & IEEE80211_CHAN_RADAR) + channel_set[chanset_size].flags |= RTW_CHF_DFS; + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 27)) + if (chan->flags & IEEE80211_CHAN_NO_HT40PLUS) + channel_set[chanset_size].flags |= RTW_CHF_NO_HT40U; + if (chan->flags & IEEE80211_CHAN_NO_HT40MINUS) + channel_set[chanset_size].flags |= RTW_CHF_NO_HT40L; + #endif + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 9, 0)) + if (chan->flags & IEEE80211_CHAN_NO_80MHZ) + channel_set[chanset_size].flags |= RTW_CHF_NO_80MHZ; + if (chan->flags & IEEE80211_CHAN_NO_160MHZ) + channel_set[chanset_size].flags |= RTW_CHF_NO_160MHZ; + #endif + channel_set[chanset_size].os_chan = chan; + chanset_size++; + } + } + +#if CONFIG_IEEE80211_BAND_5GHZ + #ifdef CONFIG_DFS_MASTER + for (i = 0; i < chanset_size; i++) + channel_set[i].non_ocp_end_time = rtw_get_current_time(); + #endif +#endif /* CONFIG_IEEE80211_BAND_5GHZ */ + + if (chanset_size) + RTW_INFO(FUNC_ADPT_FMT" ch num:%d\n" + , FUNC_ADPT_ARG(padapter), chanset_size); + else + RTW_WARN(FUNC_ADPT_FMT" final chset has no channel\n" + , FUNC_ADPT_ARG(padapter)); + + return chanset_size; +} + +s16 rtw_os_get_total_txpwr_regd_lmt_mbm(_adapter *adapter, u8 cch, enum channel_width bw) +{ + struct wiphy *wiphy = adapter_to_wiphy(adapter); + s16 mbm = UNSPECIFIED_MBM; + u8 *op_chs; + u8 op_ch_num; + u8 i; + u32 freq; + struct ieee80211_channel *ch; + + if (!rtw_get_op_chs_by_cch_bw(cch, bw, &op_chs, &op_ch_num)) + goto exit; + + for (i = 0; i < op_ch_num; i++) { + freq = rtw_ch2freq(op_chs[i]); + ch = ieee80211_get_channel(wiphy, freq); + if (!ch) { + rtw_warn_on(1); + continue; + } + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0)) + mbm = rtw_min(mbm, ch->max_reg_power * MBM_PDBM); + #else + /* require max_power == 0 (therefore orig_mpwr set to 0) when wiphy registration */ + mbm = rtw_min(mbm, ch->max_power * MBM_PDBM); + #endif + } + +exit: + return mbm; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) +static enum rtw_dfs_regd nl80211_dfs_regions_to_rtw_dfs_region(enum nl80211_dfs_regions region) +{ + switch (region) { + case NL80211_DFS_FCC: + return RTW_DFS_REGD_FCC; + case NL80211_DFS_ETSI: + return RTW_DFS_REGD_ETSI; + case NL80211_DFS_JP: + return RTW_DFS_REGD_MKK; + case NL80211_DFS_UNSET: + default: + return RTW_DFS_REGD_NONE; + } +}; +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) */ +#endif /* CONFIG_REGD_SRC_FROM_OS */ + +#ifdef CONFIG_RTW_DEBUG +static const char *nl80211_reg_initiator_str(enum nl80211_reg_initiator initiator) +{ + switch (initiator) { + case NL80211_REGDOM_SET_BY_DRIVER: + return "DRIVER"; + case NL80211_REGDOM_SET_BY_CORE: + return "CORE"; + case NL80211_REGDOM_SET_BY_USER: + return "USER"; + case NL80211_REGDOM_SET_BY_COUNTRY_IE: + return "COUNTRY_IE"; + } + rtw_warn_on(1); + return "UNKNOWN"; +} + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) +static const char *nl80211_user_reg_hint_type_str(enum nl80211_user_reg_hint_type type) +{ + switch (type) { + case NL80211_USER_REG_HINT_USER: + return "USER"; + case NL80211_USER_REG_HINT_CELL_BASE: + return "CELL_BASE"; + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0)) + case NL80211_USER_REG_HINT_INDOOR: + return "INDOOR"; + #endif + } + rtw_warn_on(1); + return "UNKNOWN"; +} +#endif + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) +static const char *nl80211_dfs_regions_str(enum nl80211_dfs_regions region) +{ + switch (region) { + case NL80211_DFS_UNSET: + return "UNSET"; + case NL80211_DFS_FCC: + return "FCC"; + case NL80211_DFS_ETSI: + return "ETSI"; + case NL80211_DFS_JP: + return "JP"; + } + rtw_warn_on(1); + return "UNKNOWN"; +}; +#endif /* (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) */ + +static const char *environment_cap_str(enum environment_cap cap) +{ + switch (cap) { + case ENVIRON_ANY: + return "ANY"; + case ENVIRON_INDOOR: + return "INDOOR"; + case ENVIRON_OUTDOOR: + return "OUTDOOR"; + } + rtw_warn_on(1); + return "UNKNOWN"; +} + +static void dump_requlatory_request(void *sel, struct regulatory_request *request) +{ + u8 alpha2_len; + + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 16, 0)) + alpha2_len = 3; + #else + alpha2_len = 2; + #endif + + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0)) + RTW_PRINT_SEL(sel, "initiator:%s, wiphy_idx:%d, type:%s\n" + , nl80211_reg_initiator_str(request->initiator) + , request->wiphy_idx + , nl80211_user_reg_hint_type_str(request->user_reg_hint_type)); + #else + RTW_PRINT_SEL(sel, "initiator:%s, wiphy_idx:%d\n" + , nl80211_reg_initiator_str(request->initiator) + , request->wiphy_idx); + #endif + + RTW_PRINT_SEL(sel, "alpha2:%.*s\n", alpha2_len, request->alpha2); + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + RTW_PRINT_SEL(sel, "dfs_region:%s\n", nl80211_dfs_regions_str(request->dfs_region)); + #endif + + RTW_PRINT_SEL(sel, "intersect:%d\n", request->intersect); + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 38)) + RTW_PRINT_SEL(sel, "processed:%d\n", request->processed); + #endif + #if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 36)) + RTW_PRINT_SEL(sel, "country_ie_checksum:0x%08x\n", request->country_ie_checksum); + #endif + + RTW_PRINT_SEL(sel, "country_ie_env:%s\n", environment_cap_str(request->country_ie_env)); +} +#endif /* CONFIG_RTW_DEBUG */ + +static void rtw_reg_notifier(struct wiphy *wiphy, struct regulatory_request *request) +{ + struct dvobj_priv *dvobj = wiphy_to_dvobj(wiphy); + struct rf_ctl_t *rfctl = dvobj_to_rfctl(dvobj); + struct registry_priv *regsty = dvobj_to_regsty(dvobj); + +#ifdef CONFIG_RTW_DEBUG + if (rtw_drv_log_level >= _DRV_INFO_) { + RTW_INFO(FUNC_WIPHY_FMT"\n", FUNC_WIPHY_ARG(wiphy)); + dump_requlatory_request(RTW_DBGDUMP, request); + } +#endif + +#ifdef CONFIG_REGD_SRC_FROM_OS + if (REGSTY_REGD_SRC_FROM_OS(regsty)) { + enum rtw_dfs_regd dfs_region = RTW_DFS_REGD_NONE; + + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 3, 0)) + dfs_region = nl80211_dfs_regions_to_rtw_dfs_region(request->dfs_region); + #endif + + /* trigger command to sync regulatory form OS */ + rtw_sync_os_regd_cmd(wiphy_to_adapter(wiphy), RTW_CMDF_WAIT_ACK, request->alpha2, dfs_region); + } else +#endif + { + /* use alpha2 as input to select the corresponding channel plan settings defined by Realtek */ + switch (request->initiator) { + case NL80211_REGDOM_SET_BY_DRIVER: + break; + case NL80211_REGDOM_SET_BY_CORE: + break; + case NL80211_REGDOM_SET_BY_USER: + rtw_set_country(wiphy_to_adapter(wiphy), request->alpha2); + break; + case NL80211_REGDOM_SET_BY_COUNTRY_IE: + break; + } + + rtw_regd_apply_flags(wiphy); + } +} + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 9, 0)) +static int rtw_reg_notifier_return(struct wiphy *wiphy, struct regulatory_request *request) +{ + rtw_reg_notifier(wiphy, request); + return 0; +} +#endif + +int rtw_regd_init(struct wiphy *wiphy) +{ +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 9, 0)) + wiphy->reg_notifier = rtw_reg_notifier_return; +#else + wiphy->reg_notifier = rtw_reg_notifier; +#endif + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0)) + wiphy->flags &= ~WIPHY_FLAG_STRICT_REGULATORY; + wiphy->flags &= ~WIPHY_FLAG_DISABLE_BEACON_HINTS; +#else + wiphy->regulatory_flags &= ~REGULATORY_STRICT_REG; + wiphy->regulatory_flags &= ~REGULATORY_DISABLE_BEACON_HINTS; +#endif + + return 0; +} +#endif /* CONFIG_IOCTL_CFG80211 */ diff --git a/os_dep/linux/wifi_regd.h b/os_dep/linux/wifi_regd.h new file mode 100644 index 0000000..4e147fc --- /dev/null +++ b/os_dep/linux/wifi_regd.h @@ -0,0 +1,27 @@ +/****************************************************************************** + * + * Copyright(c) 2009-2010 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#ifndef __WIFI_REGD_H__ +#define __WIFI_REGD_H__ + +void rtw_regd_apply_flags(struct wiphy *wiphy); +#ifdef CONFIG_REGD_SRC_FROM_OS +struct _RT_CHANNEL_INFO; +u8 rtw_os_init_channel_set(_adapter *padapter, struct _RT_CHANNEL_INFO *channel_set); +s16 rtw_os_get_total_txpwr_regd_lmt_mbm(_adapter *adapter, u8 cch, enum channel_width bw); +#endif +int rtw_regd_init(struct wiphy *wiphy); + +#endif /* __WIFI_REGD_H__ */ diff --git a/os_dep/linux/xmit_linux.c b/os_dep/linux/xmit_linux.c new file mode 100644 index 0000000..fdcba46 --- /dev/null +++ b/os_dep/linux/xmit_linux.c @@ -0,0 +1,538 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#define _XMIT_OSDEP_C_ + +#include + +#define DBG_DUMP_OS_QUEUE_CTL 0 + +uint rtw_remainder_len(struct pkt_file *pfile) +{ + return pfile->buf_len - ((SIZE_PTR)(pfile->cur_addr) - (SIZE_PTR)(pfile->buf_start)); +} + +void _rtw_open_pktfile(_pkt *pktptr, struct pkt_file *pfile) +{ + + pfile->pkt = pktptr; + pfile->cur_addr = pfile->buf_start = pktptr->data; + pfile->pkt_len = pfile->buf_len = pktptr->len; + + pfile->cur_buffer = pfile->buf_start ; + +} + +uint _rtw_pktfile_read(struct pkt_file *pfile, u8 *rmem, uint rlen) +{ + uint len = 0; + + + len = rtw_remainder_len(pfile); + len = (rlen > len) ? len : rlen; + + if (rmem) + skb_copy_bits(pfile->pkt, pfile->buf_len - pfile->pkt_len, rmem, len); + + pfile->cur_addr += len; + pfile->pkt_len -= len; + + + return len; +} + +sint rtw_endofpktfile(struct pkt_file *pfile) +{ + + if (pfile->pkt_len == 0) { + return _TRUE; + } + + + return _FALSE; +} + +void rtw_set_tx_chksum_offload(_pkt *pkt, struct pkt_attrib *pattrib) +{ +#ifdef CONFIG_TCP_CSUM_OFFLOAD_TX + struct sk_buff *skb = (struct sk_buff *)pkt; + struct iphdr *iph = NULL; + struct ipv6hdr *i6ph = NULL; + struct udphdr *uh = NULL; + struct tcphdr *th = NULL; + u8 protocol = 0xFF; + + if (skb->protocol == htons(ETH_P_IP)) { + iph = (struct iphdr *)skb_network_header(skb); + protocol = iph->protocol; + } else if (skb->protocol == htons(ETH_P_IPV6)) { + i6ph = (struct ipv6hdr *)skb_network_header(skb); + protocol = i6ph->nexthdr; + } else + {} + + /* HW unable to compute CSUM if header & payload was be encrypted by SW(cause TXDMA error) */ + if (pattrib->bswenc == _TRUE) { + if (skb->ip_summed == CHECKSUM_PARTIAL) + skb_checksum_help(skb); + return; + } + + /* For HW rule, clear ipv4_csum & UDP/TCP_csum if it is UDP/TCP packet */ + switch (protocol) { + case IPPROTO_UDP: + uh = (struct udphdr *)skb_transport_header(skb); + uh->check = 0; + if (iph) + iph->check = 0; + pattrib->hw_csum = _TRUE; + break; + case IPPROTO_TCP: + th = (struct tcphdr *)skb_transport_header(skb); + th->check = 0; + if (iph) + iph->check = 0; + pattrib->hw_csum = _TRUE; + break; + default: + break; + } +#endif + +} + +int rtw_os_xmit_resource_alloc(_adapter *padapter, struct xmit_buf *pxmitbuf, u32 alloc_sz, u8 flag) +{ + if (alloc_sz > 0) { +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_TX + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct usb_device *pusbd = pdvobjpriv->pusbdev; + + pxmitbuf->pallocated_buf = rtw_usb_buffer_alloc(pusbd, (size_t)alloc_sz, &pxmitbuf->dma_transfer_addr); + pxmitbuf->pbuf = pxmitbuf->pallocated_buf; + if (pxmitbuf->pallocated_buf == NULL) + return _FAIL; +#else /* CONFIG_USE_USB_BUFFER_ALLOC_TX */ + + pxmitbuf->pallocated_buf = rtw_zmalloc(alloc_sz); + if (pxmitbuf->pallocated_buf == NULL) + return _FAIL; + + pxmitbuf->pbuf = (u8 *)N_BYTE_ALIGMENT((SIZE_PTR)(pxmitbuf->pallocated_buf), XMITBUF_ALIGN_SZ); + +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_TX */ + } + + if (flag) { +#ifdef CONFIG_USB_HCI + int i; + for (i = 0; i < 8; i++) { + pxmitbuf->pxmit_urb[i] = usb_alloc_urb(0, GFP_KERNEL); + if (pxmitbuf->pxmit_urb[i] == NULL) { + RTW_INFO("pxmitbuf->pxmit_urb[i]==NULL"); + return _FAIL; + } + } +#endif + } + + return _SUCCESS; +} + +void rtw_os_xmit_resource_free(_adapter *padapter, struct xmit_buf *pxmitbuf, u32 free_sz, u8 flag) +{ + if (flag) { +#ifdef CONFIG_USB_HCI + int i; + + for (i = 0; i < 8; i++) { + if (pxmitbuf->pxmit_urb[i]) { + /* usb_kill_urb(pxmitbuf->pxmit_urb[i]); */ + usb_free_urb(pxmitbuf->pxmit_urb[i]); + } + } +#endif + } + + if (free_sz > 0) { +#ifdef CONFIG_USE_USB_BUFFER_ALLOC_TX + struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter); + struct usb_device *pusbd = pdvobjpriv->pusbdev; + + rtw_usb_buffer_free(pusbd, (size_t)free_sz, pxmitbuf->pallocated_buf, pxmitbuf->dma_transfer_addr); + pxmitbuf->pallocated_buf = NULL; + pxmitbuf->dma_transfer_addr = 0; +#else /* CONFIG_USE_USB_BUFFER_ALLOC_TX */ + if (pxmitbuf->pallocated_buf) + rtw_mfree(pxmitbuf->pallocated_buf, free_sz); +#endif /* CONFIG_USE_USB_BUFFER_ALLOC_TX */ + } +} + +void dump_os_queue(void *sel, _adapter *padapter) +{ + struct net_device *ndev = padapter->pnetdev; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + int i; + + for (i = 0; i < 4; i++) { + RTW_PRINT_SEL(sel, "os_queue[%d]:%s\n" + , i, __netif_subqueue_stopped(ndev, i) ? "stopped" : "waked"); + } +#else + RTW_PRINT_SEL(sel, "os_queue:%s\n" + , netif_queue_stopped(ndev) ? "stopped" : "waked"); +#endif +} + +#define WMM_XMIT_THRESHOLD (NR_XMITFRAME*2/5) + +static inline bool rtw_os_need_wake_queue(_adapter *padapter, u16 os_qid) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; + + if (padapter->registrypriv.wifi_spec) { + if (pxmitpriv->hwxmits[os_qid].accnt < WMM_XMIT_THRESHOLD) + return _TRUE; +#ifdef DBG_CONFIG_ERROR_DETECT +#ifdef DBG_CONFIG_ERROR_RESET + } else if (rtw_hal_sreset_inprogress(padapter) == _TRUE) { + return _FALSE; +#endif/* #ifdef DBG_CONFIG_ERROR_RESET */ +#endif/* #ifdef DBG_CONFIG_ERROR_DETECT */ + } else { +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC) + && MCC_STOP(padapter)) + return _FALSE; + } +#endif /* CONFIG_MCC_MODE */ + return _TRUE; + } + return _FALSE; +#else +#ifdef CONFIG_MCC_MODE + if (MCC_EN(padapter)) { + if (rtw_hal_check_mcc_status(padapter, MCC_STATUS_DOING_MCC) + && MCC_STOP(padapter)) + return _FALSE; + } +#endif /* CONFIG_MCC_MODE */ + return _TRUE; +#endif +} + +static inline bool rtw_os_need_stop_queue(_adapter *padapter, u16 os_qid) +{ + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + if (padapter->registrypriv.wifi_spec) { + /* No free space for Tx, tx_worker is too slow */ + if (pxmitpriv->hwxmits[os_qid].accnt > WMM_XMIT_THRESHOLD) + return _TRUE; + } else { + if (pxmitpriv->free_xmitframe_cnt <= 4) + return _TRUE; + } +#else + if (pxmitpriv->free_xmitframe_cnt <= 4) + return _TRUE; +#endif + return _FALSE; +} + +void rtw_os_pkt_complete(_adapter *padapter, _pkt *pkt) +{ + rtw_skb_free(pkt); +} + +void rtw_os_xmit_complete(_adapter *padapter, struct xmit_frame *pxframe) +{ + if (pxframe->pkt) + rtw_os_pkt_complete(padapter, pxframe->pkt); + + pxframe->pkt = NULL; +} + +void rtw_os_xmit_schedule(_adapter *padapter) +{ +#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI) + _adapter *pri_adapter; + + if (!padapter) + return; + pri_adapter = GET_PRIMARY_ADAPTER(padapter); + + if (_rtw_queue_empty(&padapter->xmitpriv.pending_xmitbuf_queue) == _FALSE) + _rtw_up_sema(&pri_adapter->xmitpriv.xmit_sema); + + +#else + _irqL irqL; + struct xmit_priv *pxmitpriv; + + if (!padapter) + return; + + pxmitpriv = &padapter->xmitpriv; + + _enter_critical_bh(&pxmitpriv->lock, &irqL); + + if (rtw_txframes_pending(padapter)) + tasklet_hi_schedule(&pxmitpriv->xmit_tasklet); + + _exit_critical_bh(&pxmitpriv->lock, &irqL); + +#if defined(CONFIG_PCI_HCI) && defined(CONFIG_XMIT_THREAD_MODE) + if (_rtw_queue_empty(&padapter->xmitpriv.pending_xmitbuf_queue) == _FALSE) + _rtw_up_sema(&padapter->xmitpriv.xmit_sema); +#endif + + +#endif +} + +void rtw_os_check_wakup_queue(_adapter *adapter, u16 os_qid) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + if (rtw_os_need_wake_queue(adapter, os_qid)) { + if (DBG_DUMP_OS_QUEUE_CTL) + RTW_INFO(FUNC_ADPT_FMT": netif_wake_subqueue[%d]\n", FUNC_ADPT_ARG(adapter), os_qid); + netif_wake_subqueue(adapter->pnetdev, os_qid); + } +#else + if (rtw_os_need_wake_queue(adapter, 0)) { + if (DBG_DUMP_OS_QUEUE_CTL) + RTW_INFO(FUNC_ADPT_FMT": netif_wake_queue\n", FUNC_ADPT_ARG(adapter)); + netif_wake_queue(adapter->pnetdev); + } +#endif +} + +bool rtw_os_check_stop_queue(_adapter *adapter, u16 os_qid) +{ + bool busy = _FALSE; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + if (rtw_os_need_stop_queue(adapter, os_qid)) { + if (DBG_DUMP_OS_QUEUE_CTL) + RTW_INFO(FUNC_ADPT_FMT": netif_stop_subqueue[%d]\n", FUNC_ADPT_ARG(adapter), os_qid); + netif_stop_subqueue(adapter->pnetdev, os_qid); + busy = _TRUE; + } +#else + if (rtw_os_need_stop_queue(adapter, 0)) { + if (DBG_DUMP_OS_QUEUE_CTL) + RTW_INFO(FUNC_ADPT_FMT": netif_stop_queue\n", FUNC_ADPT_ARG(adapter)); + rtw_netif_stop_queue(adapter->pnetdev); + busy = _TRUE; + } +#endif + return busy; +} + +void rtw_os_wake_queue_at_free_stainfo(_adapter *padapter, int *qcnt_freed) +{ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + int i; + + for (i = 0; i < 4; i++) { + if (qcnt_freed[i] == 0) + continue; + + if (rtw_os_need_wake_queue(padapter, i)) { + if (DBG_DUMP_OS_QUEUE_CTL) + RTW_INFO(FUNC_ADPT_FMT": netif_wake_subqueue[%d]\n", FUNC_ADPT_ARG(padapter), i); + netif_wake_subqueue(padapter->pnetdev, i); + } + } +#else + if (qcnt_freed[0] || qcnt_freed[1] || qcnt_freed[2] || qcnt_freed[3]) { + if (rtw_os_need_wake_queue(padapter, 0)) { + if (DBG_DUMP_OS_QUEUE_CTL) + RTW_INFO(FUNC_ADPT_FMT": netif_wake_queue\n", FUNC_ADPT_ARG(padapter)); + netif_wake_queue(padapter->pnetdev); + } + } +#endif +} + +int _rtw_xmit_entry(_pkt *pkt, _nic_hdl pnetdev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct xmit_priv *pxmitpriv = &padapter->xmitpriv; +#ifdef CONFIG_TCP_CSUM_OFFLOAD_TX + struct sk_buff *skb = pkt; + struct sk_buff *segs, *nskb; + netdev_features_t features = padapter->pnetdev->features; +#endif + u16 os_qid = 0; + s32 res = 0; + + if (padapter->registrypriv.mp_mode) { + RTW_INFO("MP_TX_DROP_OS_FRAME\n"); + goto drop_packet; + } + DBG_COUNTER(padapter->tx_logs.os_tx); + + if (rtw_if_up(padapter) == _FALSE) { + DBG_COUNTER(padapter->tx_logs.os_tx_err_up); + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s if_up fail\n", __FUNCTION__); + #endif + goto drop_packet; + } + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + os_qid = skb_get_queue_mapping(pkt); +#endif + +#ifdef CONFIG_TCP_CSUM_OFFLOAD_TX + if (skb_shinfo(skb)->gso_size) { + /* split a big(65k) skb into several small(1.5k) skbs */ + features &= ~(NETIF_F_TSO | NETIF_F_TSO6); + segs = skb_gso_segment(skb, features); + if (IS_ERR(segs) || !segs) + goto drop_packet; + + do { + nskb = segs; + segs = segs->next; + nskb->next = NULL; + rtw_mstat_update( MSTAT_TYPE_SKB, MSTAT_ALLOC_SUCCESS, nskb->truesize); + res = rtw_xmit(padapter, &nskb, os_qid); + if (res < 0) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s rtw_xmit fail\n", __FUNCTION__); + #endif + pxmitpriv->tx_drop++; + rtw_os_pkt_complete(padapter, nskb); + } + } while (segs); + rtw_os_pkt_complete(padapter, skb); + goto exit; + } +#endif + + res = rtw_xmit(padapter, &pkt, os_qid); + if (res < 0) { + #ifdef DBG_TX_DROP_FRAME + RTW_INFO("DBG_TX_DROP_FRAME %s rtw_xmit fail\n", __FUNCTION__); + #endif + goto drop_packet; + } + + goto exit; + +drop_packet: + pxmitpriv->tx_drop++; + rtw_os_pkt_complete(padapter, pkt); + +exit: + + + return 0; +} + +#ifdef CONFIG_CUSTOMER_ALIBABA_GENERAL +int check_alibaba_meshpkt(struct sk_buff *skb) +{ + u16 protocol; + + if (skb) + return (htons(skb->protocol) == ETH_P_ALL); + + return _FALSE; +} + +s32 rtw_alibaba_mesh_xmit_entry(_pkt *pkt, struct net_device *ndev) +{ + u16 frame_ctl; + + _adapter *padapter = (_adapter *)rtw_netdev_priv(ndev); + struct pkt_file pktfile; + struct rtw_ieee80211_hdr *pwlanhdr; + struct pkt_attrib *pattrib; + struct xmit_frame *pmgntframe; + struct mlme_ext_priv *pmlmeext = &(padapter->mlmeextpriv); + struct xmit_priv *pxmitpriv = &(padapter->xmitpriv); + unsigned char *pframe; + struct sk_buff *skb = (struct sk_buff *)pkt; + int len = skb->len; + + rtw_mstat_update(MSTAT_TYPE_SKB, MSTAT_ALLOC_SUCCESS, skb->truesize); + + pmgntframe = alloc_mgtxmitframe(pxmitpriv); + if (pmgntframe == NULL) { + goto fail; + return -1; + } + + pattrib = &pmgntframe->attrib; + update_mgntframe_attrib(padapter, pattrib); + _rtw_memset(pmgntframe->buf_addr, 0, WLANHDR_OFFSET + TXDESC_OFFSET); + pframe = (u8 *)(pmgntframe->buf_addr) + TXDESC_OFFSET; + pwlanhdr = (struct rtw_ieee80211_hdr *)pframe; + + _rtw_open_pktfile(pkt, &pktfile); + _rtw_pktfile_read(&pktfile, pframe, len); + + pattrib->type = pframe[0] & 0x0C; + pattrib->subtype = pframe[0] & 0xF0; + pattrib->raid = rtw_get_mgntframe_raid(padapter, WIRELESS_11G); + pattrib->rate = MGN_24M; + pattrib->pktlen = len; + SetSeqNum(pwlanhdr, pmlmeext->mgnt_seq); + pmlmeext->mgnt_seq++; + + RTW_DBG_DUMP("rtw_alibaba_mesh_xmit_entry payload:", skb->data, len); + + pattrib->last_txcmdsz = pattrib->pktlen; + dump_mgntframe(padapter, pmgntframe); + +fail: + rtw_skb_free(skb); + return 0; +} +#endif + +int rtw_xmit_entry(_pkt *pkt, _nic_hdl pnetdev) +{ + _adapter *padapter = (_adapter *)rtw_netdev_priv(pnetdev); + struct mlme_priv *pmlmepriv = &(padapter->mlmepriv); + int ret = 0; + + if (pkt) { +#ifdef CONFIG_CUSTOMER_ALIBABA_GENERAL + if (check_alibaba_meshpkt(pkt)) { + return rtw_alibaba_mesh_xmit_entry(pkt, pnetdev); + } +#endif + if (check_fwstate(pmlmepriv, WIFI_MONITOR_STATE) == _TRUE) { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 24)) + rtw_monitor_xmit_entry((struct sk_buff *)pkt, pnetdev); +#endif + } + else { + rtw_mstat_update(MSTAT_TYPE_SKB, MSTAT_ALLOC_SUCCESS, pkt->truesize); + ret = _rtw_xmit_entry(pkt, pnetdev); + } + + } + + return ret; +} diff --git a/os_dep/osdep_service.c b/os_dep/osdep_service.c new file mode 100644 index 0000000..31d8670 --- /dev/null +++ b/os_dep/osdep_service.c @@ -0,0 +1,3535 @@ +/****************************************************************************** + * + * Copyright(c) 2007 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + + +#define _OSDEP_SERVICE_C_ + +#include + +#define RT_TAG '1178' + +#ifdef DBG_MEMORY_LEAK +#ifdef PLATFORM_LINUX +atomic_t _malloc_cnt = ATOMIC_INIT(0); +atomic_t _malloc_size = ATOMIC_INIT(0); +#endif +#endif /* DBG_MEMORY_LEAK */ + + +#if defined(PLATFORM_LINUX) +/* +* Translate the OS dependent @param error_code to OS independent RTW_STATUS_CODE +* @return: one of RTW_STATUS_CODE +*/ +inline int RTW_STATUS_CODE(int error_code) +{ + if (error_code >= 0) + return _SUCCESS; + + switch (error_code) { + /* case -ETIMEDOUT: */ + /* return RTW_STATUS_TIMEDOUT; */ + default: + return _FAIL; + } +} +#else +inline int RTW_STATUS_CODE(int error_code) +{ + return error_code; +} +#endif + +u32 rtw_atoi(u8 *s) +{ + + int num = 0, flag = 0; + int i; + for (i = 0; i <= strlen(s); i++) { + if (s[i] >= '0' && s[i] <= '9') + num = num * 10 + s[i] - '0'; + else if (s[0] == '-' && i == 0) + flag = 1; + else + break; + } + + if (flag == 1) + num = num * -1; + + return num; + +} + +inline void *_rtw_vmalloc(u32 sz) +{ + void *pbuf; +#ifdef PLATFORM_LINUX + pbuf = vmalloc(sz); +#endif +#ifdef PLATFORM_FREEBSD + pbuf = malloc(sz, M_DEVBUF, M_NOWAIT); +#endif + +#ifdef PLATFORM_WINDOWS + NdisAllocateMemoryWithTag(&pbuf, sz, RT_TAG); +#endif + +#ifdef DBG_MEMORY_LEAK +#ifdef PLATFORM_LINUX + if (pbuf != NULL) { + atomic_inc(&_malloc_cnt); + atomic_add(sz, &_malloc_size); + } +#endif +#endif /* DBG_MEMORY_LEAK */ + + return pbuf; +} + +inline void *_rtw_zvmalloc(u32 sz) +{ + void *pbuf; +#ifdef PLATFORM_LINUX + pbuf = _rtw_vmalloc(sz); + if (pbuf != NULL) + memset(pbuf, 0, sz); +#endif +#ifdef PLATFORM_FREEBSD + pbuf = malloc(sz, M_DEVBUF, M_ZERO | M_NOWAIT); +#endif +#ifdef PLATFORM_WINDOWS + NdisAllocateMemoryWithTag(&pbuf, sz, RT_TAG); + if (pbuf != NULL) + NdisFillMemory(pbuf, sz, 0); +#endif + + return pbuf; +} + +inline void _rtw_vmfree(void *pbuf, u32 sz) +{ +#ifdef PLATFORM_LINUX + vfree(pbuf); +#endif +#ifdef PLATFORM_FREEBSD + free(pbuf, M_DEVBUF); +#endif +#ifdef PLATFORM_WINDOWS + NdisFreeMemory(pbuf, sz, 0); +#endif + +#ifdef DBG_MEMORY_LEAK +#ifdef PLATFORM_LINUX + atomic_dec(&_malloc_cnt); + atomic_sub(sz, &_malloc_size); +#endif +#endif /* DBG_MEMORY_LEAK */ +} + +void *_rtw_malloc(u32 sz) +{ + void *pbuf = NULL; + +#ifdef PLATFORM_LINUX +#ifdef RTK_DMP_PLATFORM + if (sz > 0x4000) + pbuf = dvr_malloc(sz); + else +#endif + pbuf = kmalloc(sz, in_interrupt() ? GFP_ATOMIC : GFP_KERNEL); + +#endif +#ifdef PLATFORM_FREEBSD + pbuf = malloc(sz, M_DEVBUF, M_NOWAIT); +#endif +#ifdef PLATFORM_WINDOWS + + NdisAllocateMemoryWithTag(&pbuf, sz, RT_TAG); + +#endif + +#ifdef DBG_MEMORY_LEAK +#ifdef PLATFORM_LINUX + if (pbuf != NULL) { + atomic_inc(&_malloc_cnt); + atomic_add(sz, &_malloc_size); + } +#endif +#endif /* DBG_MEMORY_LEAK */ + + return pbuf; + +} + + +void *_rtw_zmalloc(u32 sz) +{ +#ifdef PLATFORM_FREEBSD + return malloc(sz, M_DEVBUF, M_ZERO | M_NOWAIT); +#else /* PLATFORM_FREEBSD */ + void *pbuf = _rtw_malloc(sz); + + if (pbuf != NULL) { + +#ifdef PLATFORM_LINUX + memset(pbuf, 0, sz); +#endif + +#ifdef PLATFORM_WINDOWS + NdisFillMemory(pbuf, sz, 0); +#endif + + } + + return pbuf; +#endif /* PLATFORM_FREEBSD */ +} + +void _rtw_mfree(void *pbuf, u32 sz) +{ + +#ifdef PLATFORM_LINUX +#ifdef RTK_DMP_PLATFORM + if (sz > 0x4000) + dvr_free(pbuf); + else +#endif + kfree(pbuf); + +#endif +#ifdef PLATFORM_FREEBSD + free(pbuf, M_DEVBUF); +#endif +#ifdef PLATFORM_WINDOWS + + NdisFreeMemory(pbuf, sz, 0); + +#endif + +#ifdef DBG_MEMORY_LEAK +#ifdef PLATFORM_LINUX + atomic_dec(&_malloc_cnt); + atomic_sub(sz, &_malloc_size); +#endif +#endif /* DBG_MEMORY_LEAK */ + +} + +#ifdef PLATFORM_FREEBSD +/* review again */ +struct sk_buff *dev_alloc_skb(unsigned int size) +{ + struct sk_buff *skb = NULL; + u8 *data = NULL; + + /* skb = _rtw_zmalloc(sizeof(struct sk_buff)); */ /* for skb->len, etc. */ + skb = _rtw_malloc(sizeof(struct sk_buff)); + if (!skb) + goto out; + data = _rtw_malloc(size); + if (!data) + goto nodata; + + skb->head = (unsigned char *)data; + skb->data = (unsigned char *)data; + skb->tail = (unsigned char *)data; + skb->end = (unsigned char *)data + size; + skb->len = 0; + /* printf("%s()-%d: skb=%p, skb->head = %p\n", __FUNCTION__, __LINE__, skb, skb->head); */ + +out: + return skb; +nodata: + _rtw_mfree(skb, sizeof(struct sk_buff)); + skb = NULL; + goto out; + +} + +void dev_kfree_skb_any(struct sk_buff *skb) +{ + /* printf("%s()-%d: skb->head = %p\n", __FUNCTION__, __LINE__, skb->head); */ + if (skb->head) + _rtw_mfree(skb->head, 0); + /* printf("%s()-%d: skb = %p\n", __FUNCTION__, __LINE__, skb); */ + if (skb) + _rtw_mfree(skb, 0); +} +struct sk_buff *skb_clone(const struct sk_buff *skb) +{ + return NULL; +} + +#endif /* PLATFORM_FREEBSD */ + +inline struct sk_buff *_rtw_skb_alloc(u32 sz) +{ +#ifdef PLATFORM_LINUX + return __dev_alloc_skb(sz, in_interrupt() ? GFP_ATOMIC : GFP_KERNEL); +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + return dev_alloc_skb(sz); +#endif /* PLATFORM_FREEBSD */ +} + +inline void _rtw_skb_free(struct sk_buff *skb) +{ + dev_kfree_skb_any(skb); +} + +inline struct sk_buff *_rtw_skb_copy(const struct sk_buff *skb) +{ +#ifdef PLATFORM_LINUX + return skb_copy(skb, in_interrupt() ? GFP_ATOMIC : GFP_KERNEL); +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + return NULL; +#endif /* PLATFORM_FREEBSD */ +} + +inline struct sk_buff *_rtw_skb_clone(struct sk_buff *skb) +{ +#ifdef PLATFORM_LINUX + return skb_clone(skb, in_interrupt() ? GFP_ATOMIC : GFP_KERNEL); +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + return skb_clone(skb); +#endif /* PLATFORM_FREEBSD */ +} +inline struct sk_buff *_rtw_pskb_copy(struct sk_buff *skb) +{ +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 36)) + return pskb_copy(skb, in_interrupt() ? GFP_ATOMIC : GFP_KERNEL); +#else + return skb_clone(skb, in_interrupt() ? GFP_ATOMIC : GFP_KERNEL); +#endif +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + return NULL; +#endif /* PLATFORM_FREEBSD */ +} + +inline int _rtw_netif_rx(_nic_hdl ndev, struct sk_buff *skb) +{ +#if defined(PLATFORM_LINUX) + skb->dev = ndev; + return netif_rx(skb); +#elif defined(PLATFORM_FREEBSD) + return (*ndev->if_input)(ndev, skb); +#else + rtw_warn_on(1); + return -1; +#endif +} + +#ifdef CONFIG_RTW_NAPI +inline int _rtw_netif_receive_skb(_nic_hdl ndev, struct sk_buff *skb) +{ +#if defined(PLATFORM_LINUX) + skb->dev = ndev; + return netif_receive_skb(skb); +#else + rtw_warn_on(1); + return -1; +#endif +} + +#ifdef CONFIG_RTW_GRO +inline gro_result_t _rtw_napi_gro_receive(struct napi_struct *napi, struct sk_buff *skb) +{ +#if defined(PLATFORM_LINUX) + return napi_gro_receive(napi, skb); +#else + rtw_warn_on(1); + return -1; +#endif +} +#endif /* CONFIG_RTW_GRO */ +#endif /* CONFIG_RTW_NAPI */ + +void _rtw_skb_queue_purge(struct sk_buff_head *list) +{ + struct sk_buff *skb; + + while ((skb = skb_dequeue(list)) != NULL) + _rtw_skb_free(skb); +} + +#ifdef CONFIG_USB_HCI +inline void *_rtw_usb_buffer_alloc(struct usb_device *dev, size_t size, dma_addr_t *dma) +{ +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + return usb_alloc_coherent(dev, size, (in_interrupt() ? GFP_ATOMIC : GFP_KERNEL), dma); +#else + return usb_buffer_alloc(dev, size, (in_interrupt() ? GFP_ATOMIC : GFP_KERNEL), dma); +#endif +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + return malloc(size, M_USBDEV, M_NOWAIT | M_ZERO); +#endif /* PLATFORM_FREEBSD */ +} +inline void _rtw_usb_buffer_free(struct usb_device *dev, size_t size, void *addr, dma_addr_t dma) +{ +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + usb_free_coherent(dev, size, addr, dma); +#else + usb_buffer_free(dev, size, addr, dma); +#endif +#endif /* PLATFORM_LINUX */ + +#ifdef PLATFORM_FREEBSD + free(addr, M_USBDEV); +#endif /* PLATFORM_FREEBSD */ +} +#endif /* CONFIG_USB_HCI */ + +#if defined(DBG_MEM_ALLOC) + +struct rtw_mem_stat { + ATOMIC_T alloc; /* the memory bytes we allocate currently */ + ATOMIC_T peak; /* the peak memory bytes we allocate */ + ATOMIC_T alloc_cnt; /* the alloc count for alloc currently */ + ATOMIC_T alloc_err_cnt; /* the error times we fail to allocate memory */ +}; + +struct rtw_mem_stat rtw_mem_type_stat[mstat_tf_idx(MSTAT_TYPE_MAX)]; +#ifdef RTW_MEM_FUNC_STAT +struct rtw_mem_stat rtw_mem_func_stat[mstat_ff_idx(MSTAT_FUNC_MAX)]; +#endif + +char *MSTAT_TYPE_str[] = { + "VIR", + "PHY", + "SKB", + "USB", +}; + +#ifdef RTW_MEM_FUNC_STAT +char *MSTAT_FUNC_str[] = { + "UNSP", + "IO", + "TXIO", + "RXIO", + "TX", + "RX", +}; +#endif + +void rtw_mstat_dump(void *sel) +{ + int i; + int value_t[4][mstat_tf_idx(MSTAT_TYPE_MAX)]; +#ifdef RTW_MEM_FUNC_STAT + int value_f[4][mstat_ff_idx(MSTAT_FUNC_MAX)]; +#endif + + for (i = 0; i < mstat_tf_idx(MSTAT_TYPE_MAX); i++) { + value_t[0][i] = ATOMIC_READ(&(rtw_mem_type_stat[i].alloc)); + value_t[1][i] = ATOMIC_READ(&(rtw_mem_type_stat[i].peak)); + value_t[2][i] = ATOMIC_READ(&(rtw_mem_type_stat[i].alloc_cnt)); + value_t[3][i] = ATOMIC_READ(&(rtw_mem_type_stat[i].alloc_err_cnt)); + } + +#ifdef RTW_MEM_FUNC_STAT + for (i = 0; i < mstat_ff_idx(MSTAT_FUNC_MAX); i++) { + value_f[0][i] = ATOMIC_READ(&(rtw_mem_func_stat[i].alloc)); + value_f[1][i] = ATOMIC_READ(&(rtw_mem_func_stat[i].peak)); + value_f[2][i] = ATOMIC_READ(&(rtw_mem_func_stat[i].alloc_cnt)); + value_f[3][i] = ATOMIC_READ(&(rtw_mem_func_stat[i].alloc_err_cnt)); + } +#endif + + RTW_PRINT_SEL(sel, "===================== MSTAT =====================\n"); + RTW_PRINT_SEL(sel, "%4s %10s %10s %10s %10s\n", "TAG", "alloc", "peak", "aloc_cnt", "err_cnt"); + RTW_PRINT_SEL(sel, "-------------------------------------------------\n"); + for (i = 0; i < mstat_tf_idx(MSTAT_TYPE_MAX); i++) + RTW_PRINT_SEL(sel, "%4s %10d %10d %10d %10d\n", MSTAT_TYPE_str[i], value_t[0][i], value_t[1][i], value_t[2][i], value_t[3][i]); +#ifdef RTW_MEM_FUNC_STAT + RTW_PRINT_SEL(sel, "-------------------------------------------------\n"); + for (i = 0; i < mstat_ff_idx(MSTAT_FUNC_MAX); i++) + RTW_PRINT_SEL(sel, "%4s %10d %10d %10d %10d\n", MSTAT_FUNC_str[i], value_f[0][i], value_f[1][i], value_f[2][i], value_f[3][i]); +#endif +} + +void rtw_mstat_update(const enum mstat_f flags, const MSTAT_STATUS status, u32 sz) +{ + static systime update_time = 0; + int peak, alloc; + int i; + + /* initialization */ + if (!update_time) { + for (i = 0; i < mstat_tf_idx(MSTAT_TYPE_MAX); i++) { + ATOMIC_SET(&(rtw_mem_type_stat[i].alloc), 0); + ATOMIC_SET(&(rtw_mem_type_stat[i].peak), 0); + ATOMIC_SET(&(rtw_mem_type_stat[i].alloc_cnt), 0); + ATOMIC_SET(&(rtw_mem_type_stat[i].alloc_err_cnt), 0); + } + #ifdef RTW_MEM_FUNC_STAT + for (i = 0; i < mstat_ff_idx(MSTAT_FUNC_MAX); i++) { + ATOMIC_SET(&(rtw_mem_func_stat[i].alloc), 0); + ATOMIC_SET(&(rtw_mem_func_stat[i].peak), 0); + ATOMIC_SET(&(rtw_mem_func_stat[i].alloc_cnt), 0); + ATOMIC_SET(&(rtw_mem_func_stat[i].alloc_err_cnt), 0); + } + #endif + } + + switch (status) { + case MSTAT_ALLOC_SUCCESS: + ATOMIC_INC(&(rtw_mem_type_stat[mstat_tf_idx(flags)].alloc_cnt)); + alloc = ATOMIC_ADD_RETURN(&(rtw_mem_type_stat[mstat_tf_idx(flags)].alloc), sz); + peak = ATOMIC_READ(&(rtw_mem_type_stat[mstat_tf_idx(flags)].peak)); + if (peak < alloc) + ATOMIC_SET(&(rtw_mem_type_stat[mstat_tf_idx(flags)].peak), alloc); + + #ifdef RTW_MEM_FUNC_STAT + ATOMIC_INC(&(rtw_mem_func_stat[mstat_ff_idx(flags)].alloc_cnt)); + alloc = ATOMIC_ADD_RETURN(&(rtw_mem_func_stat[mstat_ff_idx(flags)].alloc), sz); + peak = ATOMIC_READ(&(rtw_mem_func_stat[mstat_ff_idx(flags)].peak)); + if (peak < alloc) + ATOMIC_SET(&(rtw_mem_func_stat[mstat_ff_idx(flags)].peak), alloc); + #endif + break; + + case MSTAT_ALLOC_FAIL: + ATOMIC_INC(&(rtw_mem_type_stat[mstat_tf_idx(flags)].alloc_err_cnt)); + #ifdef RTW_MEM_FUNC_STAT + ATOMIC_INC(&(rtw_mem_func_stat[mstat_ff_idx(flags)].alloc_err_cnt)); + #endif + break; + + case MSTAT_FREE: + ATOMIC_DEC(&(rtw_mem_type_stat[mstat_tf_idx(flags)].alloc_cnt)); + ATOMIC_SUB(&(rtw_mem_type_stat[mstat_tf_idx(flags)].alloc), sz); + #ifdef RTW_MEM_FUNC_STAT + ATOMIC_DEC(&(rtw_mem_func_stat[mstat_ff_idx(flags)].alloc_cnt)); + ATOMIC_SUB(&(rtw_mem_func_stat[mstat_ff_idx(flags)].alloc), sz); + #endif + break; + }; + + /* if (rtw_get_passing_time_ms(update_time) > 5000) { */ + /* rtw_mstat_dump(RTW_DBGDUMP); */ + update_time = rtw_get_current_time(); + /* } */ +} + +#ifndef SIZE_MAX + #define SIZE_MAX (~(size_t)0) +#endif + +struct mstat_sniff_rule { + enum mstat_f flags; + size_t lb; + size_t hb; +}; + +struct mstat_sniff_rule mstat_sniff_rules[] = { + {MSTAT_TYPE_PHY, 4097, SIZE_MAX}, +}; + +int mstat_sniff_rule_num = sizeof(mstat_sniff_rules) / sizeof(struct mstat_sniff_rule); + +bool match_mstat_sniff_rules(const enum mstat_f flags, const size_t size) +{ + int i; + for (i = 0; i < mstat_sniff_rule_num; i++) { + if (mstat_sniff_rules[i].flags == flags + && mstat_sniff_rules[i].lb <= size + && mstat_sniff_rules[i].hb >= size) + return _TRUE; + } + + return _FALSE; +} + +inline void *dbg_rtw_vmalloc(u32 sz, const enum mstat_f flags, const char *func, const int line) +{ + void *p; + + if (match_mstat_sniff_rules(flags, sz)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d)\n", func, line, __FUNCTION__, (sz)); + + p = _rtw_vmalloc((sz)); + + rtw_mstat_update( + flags + , p ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , sz + ); + + return p; +} + +inline void *dbg_rtw_zvmalloc(u32 sz, const enum mstat_f flags, const char *func, const int line) +{ + void *p; + + if (match_mstat_sniff_rules(flags, sz)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d)\n", func, line, __FUNCTION__, (sz)); + + p = _rtw_zvmalloc((sz)); + + rtw_mstat_update( + flags + , p ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , sz + ); + + return p; +} + +inline void dbg_rtw_vmfree(void *pbuf, u32 sz, const enum mstat_f flags, const char *func, const int line) +{ + + if (match_mstat_sniff_rules(flags, sz)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d)\n", func, line, __FUNCTION__, (sz)); + + _rtw_vmfree((pbuf), (sz)); + + rtw_mstat_update( + flags + , MSTAT_FREE + , sz + ); +} + +inline void *dbg_rtw_malloc(u32 sz, const enum mstat_f flags, const char *func, const int line) +{ + void *p; + + if (match_mstat_sniff_rules(flags, sz)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d)\n", func, line, __FUNCTION__, (sz)); + + p = _rtw_malloc((sz)); + + rtw_mstat_update( + flags + , p ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , sz + ); + + return p; +} + +inline void *dbg_rtw_zmalloc(u32 sz, const enum mstat_f flags, const char *func, const int line) +{ + void *p; + + if (match_mstat_sniff_rules(flags, sz)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d)\n", func, line, __FUNCTION__, (sz)); + + p = _rtw_zmalloc((sz)); + + rtw_mstat_update( + flags + , p ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , sz + ); + + return p; +} + +inline void dbg_rtw_mfree(void *pbuf, u32 sz, const enum mstat_f flags, const char *func, const int line) +{ + if (match_mstat_sniff_rules(flags, sz)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d)\n", func, line, __FUNCTION__, (sz)); + + _rtw_mfree((pbuf), (sz)); + + rtw_mstat_update( + flags + , MSTAT_FREE + , sz + ); +} + +inline struct sk_buff *dbg_rtw_skb_alloc(unsigned int size, const enum mstat_f flags, const char *func, int line) +{ + struct sk_buff *skb; + unsigned int truesize = 0; + + skb = _rtw_skb_alloc(size); + + if (skb) + truesize = skb->truesize; + + if (!skb || truesize < size || match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%d), skb:%p, truesize=%u\n", func, line, __FUNCTION__, size, skb, truesize); + + rtw_mstat_update( + flags + , skb ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , truesize + ); + + return skb; +} + +inline void dbg_rtw_skb_free(struct sk_buff *skb, const enum mstat_f flags, const char *func, int line) +{ + unsigned int truesize = skb->truesize; + + if (match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s, truesize=%u\n", func, line, __FUNCTION__, truesize); + + _rtw_skb_free(skb); + + rtw_mstat_update( + flags + , MSTAT_FREE + , truesize + ); +} + +inline struct sk_buff *dbg_rtw_skb_copy(const struct sk_buff *skb, const enum mstat_f flags, const char *func, const int line) +{ + struct sk_buff *skb_cp; + unsigned int truesize = skb->truesize; + unsigned int cp_truesize = 0; + + skb_cp = _rtw_skb_copy(skb); + if (skb_cp) + cp_truesize = skb_cp->truesize; + + if (!skb_cp || cp_truesize < truesize || match_mstat_sniff_rules(flags, cp_truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%u), skb_cp:%p, cp_truesize=%u\n", func, line, __FUNCTION__, truesize, skb_cp, cp_truesize); + + rtw_mstat_update( + flags + , skb_cp ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , cp_truesize + ); + + return skb_cp; +} + +inline struct sk_buff *dbg_rtw_skb_clone(struct sk_buff *skb, const enum mstat_f flags, const char *func, const int line) +{ + struct sk_buff *skb_cl; + unsigned int truesize = skb->truesize; + unsigned int cl_truesize = 0; + + skb_cl = _rtw_skb_clone(skb); + if (skb_cl) + cl_truesize = skb_cl->truesize; + + if (!skb_cl || cl_truesize < truesize || match_mstat_sniff_rules(flags, cl_truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%u), skb_cl:%p, cl_truesize=%u\n", func, line, __FUNCTION__, truesize, skb_cl, cl_truesize); + + rtw_mstat_update( + flags + , skb_cl ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , cl_truesize + ); + + return skb_cl; +} + +inline int dbg_rtw_netif_rx(_nic_hdl ndev, struct sk_buff *skb, const enum mstat_f flags, const char *func, int line) +{ + int ret; + unsigned int truesize = skb->truesize; + + if (match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s, truesize=%u\n", func, line, __FUNCTION__, truesize); + + ret = _rtw_netif_rx(ndev, skb); + + rtw_mstat_update( + flags + , MSTAT_FREE + , truesize + ); + + return ret; +} + +#ifdef CONFIG_RTW_NAPI +inline int dbg_rtw_netif_receive_skb(_nic_hdl ndev, struct sk_buff *skb, const enum mstat_f flags, const char *func, int line) +{ + int ret; + unsigned int truesize = skb->truesize; + + if (match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s, truesize=%u\n", func, line, __FUNCTION__, truesize); + + ret = _rtw_netif_receive_skb(ndev, skb); + + rtw_mstat_update( + flags + , MSTAT_FREE + , truesize + ); + + return ret; +} + +#ifdef CONFIG_RTW_GRO +inline gro_result_t dbg_rtw_napi_gro_receive(struct napi_struct *napi, struct sk_buff *skb, const enum mstat_f flags, const char *func, int line) +{ + int ret; + unsigned int truesize = skb->truesize; + + if (match_mstat_sniff_rules(flags, truesize)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s, truesize=%u\n", func, line, __FUNCTION__, truesize); + + ret = _rtw_napi_gro_receive(napi, skb); + + rtw_mstat_update( + flags + , MSTAT_FREE + , truesize + ); + + return ret; +} +#endif /* CONFIG_RTW_GRO */ +#endif /* CONFIG_RTW_NAPI */ + +inline void dbg_rtw_skb_queue_purge(struct sk_buff_head *list, enum mstat_f flags, const char *func, int line) +{ + struct sk_buff *skb; + + while ((skb = skb_dequeue(list)) != NULL) + dbg_rtw_skb_free(skb, flags, func, line); +} + +#ifdef CONFIG_USB_HCI +inline void *dbg_rtw_usb_buffer_alloc(struct usb_device *dev, size_t size, dma_addr_t *dma, const enum mstat_f flags, const char *func, int line) +{ + void *p; + + if (match_mstat_sniff_rules(flags, size)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%zu)\n", func, line, __FUNCTION__, size); + + p = _rtw_usb_buffer_alloc(dev, size, dma); + + rtw_mstat_update( + flags + , p ? MSTAT_ALLOC_SUCCESS : MSTAT_ALLOC_FAIL + , size + ); + + return p; +} + +inline void dbg_rtw_usb_buffer_free(struct usb_device *dev, size_t size, void *addr, dma_addr_t dma, const enum mstat_f flags, const char *func, int line) +{ + + if (match_mstat_sniff_rules(flags, size)) + RTW_INFO("DBG_MEM_ALLOC %s:%d %s(%zu)\n", func, line, __FUNCTION__, size); + + _rtw_usb_buffer_free(dev, size, addr, dma); + + rtw_mstat_update( + flags + , MSTAT_FREE + , size + ); +} +#endif /* CONFIG_USB_HCI */ + +#endif /* defined(DBG_MEM_ALLOC) */ + +void *rtw_malloc2d(int h, int w, size_t size) +{ + int j; + + void **a = (void **) rtw_zmalloc(h * sizeof(void *) + h * w * size); + if (a == NULL) { + RTW_INFO("%s: alloc memory fail!\n", __FUNCTION__); + return NULL; + } + + for (j = 0; j < h; j++) + a[j] = ((char *)(a + h)) + j * w * size; + + return a; +} + +void rtw_mfree2d(void *pbuf, int h, int w, int size) +{ + rtw_mfree((u8 *)pbuf, h * sizeof(void *) + w * h * size); +} + +inline void rtw_os_pkt_free(_pkt *pkt) +{ +#if defined(PLATFORM_LINUX) + rtw_skb_free(pkt); +#elif defined(PLATFORM_FREEBSD) + m_freem(pkt); +#else + #error "TBD\n" +#endif +} + +inline _pkt *rtw_os_pkt_copy(_pkt *pkt) +{ +#if defined(PLATFORM_LINUX) + return rtw_skb_copy(pkt); +#elif defined(PLATFORM_FREEBSD) + return m_dup(pkt, M_NOWAIT); +#else + #error "TBD\n" +#endif +} + +inline void *rtw_os_pkt_data(_pkt *pkt) +{ +#if defined(PLATFORM_LINUX) + return pkt->data; +#elif defined(PLATFORM_FREEBSD) + return pkt->m_data; +#else + #error "TBD\n" +#endif +} + +inline u32 rtw_os_pkt_len(_pkt *pkt) +{ +#if defined(PLATFORM_LINUX) + return pkt->len; +#elif defined(PLATFORM_FREEBSD) + return pkt->m_pkthdr.len; +#else + #error "TBD\n" +#endif +} + +void _rtw_memcpy(void *dst, const void *src, u32 sz) +{ + +#if defined(PLATFORM_LINUX) || defined (PLATFORM_FREEBSD) + + memcpy(dst, src, sz); + +#endif + +#ifdef PLATFORM_WINDOWS + + NdisMoveMemory(dst, src, sz); + +#endif + +} + +inline void _rtw_memmove(void *dst, const void *src, u32 sz) +{ +#if defined(PLATFORM_LINUX) + memmove(dst, src, sz); +#else + #error "TBD\n" +#endif +} + +int _rtw_memcmp(const void *dst, const void *src, u32 sz) +{ + +#if defined(PLATFORM_LINUX) || defined (PLATFORM_FREEBSD) + /* under Linux/GNU/GLibc, the return value of memcmp for two same mem. chunk is 0 */ + + if (!(memcmp(dst, src, sz))) + return _TRUE; + else + return _FALSE; +#endif + + +#ifdef PLATFORM_WINDOWS + /* under Windows, the return value of NdisEqualMemory for two same mem. chunk is 1 */ + + if (NdisEqualMemory(dst, src, sz)) + return _TRUE; + else + return _FALSE; + +#endif + + + +} + +int _rtw_memcmp2(const void *dst, const void *src, u32 sz) +{ + const unsigned char *p1 = dst, *p2 = src; + + if (sz == 0) + return 0; + + while (*p1 == *p2) { + p1++; + p2++; + sz--; + if (sz == 0) + return 0; + } + + return *p1 - *p2; +} + +void _rtw_memset(void *pbuf, int c, u32 sz) +{ + +#if defined(PLATFORM_LINUX) || defined (PLATFORM_FREEBSD) + + memset(pbuf, c, sz); + +#endif + +#ifdef PLATFORM_WINDOWS +#if 0 + NdisZeroMemory(pbuf, sz); + if (c != 0) + memset(pbuf, c, sz); +#else + NdisFillMemory(pbuf, sz, c); +#endif +#endif + +} + +#ifdef PLATFORM_FREEBSD +static inline void __list_add(_list *pnew, _list *pprev, _list *pnext) +{ + pnext->prev = pnew; + pnew->next = pnext; + pnew->prev = pprev; + pprev->next = pnew; +} +#endif /* PLATFORM_FREEBSD */ + + +void _rtw_init_listhead(_list *list) +{ + +#ifdef PLATFORM_LINUX + + INIT_LIST_HEAD(list); + +#endif + +#ifdef PLATFORM_FREEBSD + list->next = list; + list->prev = list; +#endif +#ifdef PLATFORM_WINDOWS + + NdisInitializeListHead(list); + +#endif + +} + + +/* +For the following list_xxx operations, +caller must guarantee the atomic context. +Otherwise, there will be racing condition. +*/ +u32 rtw_is_list_empty(_list *phead) +{ + +#ifdef PLATFORM_LINUX + + if (list_empty(phead)) + return _TRUE; + else + return _FALSE; + +#endif +#ifdef PLATFORM_FREEBSD + + if (phead->next == phead) + return _TRUE; + else + return _FALSE; + +#endif + + +#ifdef PLATFORM_WINDOWS + + if (IsListEmpty(phead)) + return _TRUE; + else + return _FALSE; + +#endif + + +} + +void rtw_list_insert_head(_list *plist, _list *phead) +{ + +#ifdef PLATFORM_LINUX + list_add(plist, phead); +#endif + +#ifdef PLATFORM_FREEBSD + __list_add(plist, phead, phead->next); +#endif + +#ifdef PLATFORM_WINDOWS + InsertHeadList(phead, plist); +#endif +} + +void rtw_list_insert_tail(_list *plist, _list *phead) +{ + +#ifdef PLATFORM_LINUX + + list_add_tail(plist, phead); + +#endif +#ifdef PLATFORM_FREEBSD + + __list_add(plist, phead->prev, phead); + +#endif +#ifdef PLATFORM_WINDOWS + + InsertTailList(phead, plist); + +#endif + +} + +inline void rtw_list_splice(_list *list, _list *head) +{ +#ifdef PLATFORM_LINUX + list_splice(list, head); +#else + #error "TBD\n" +#endif +} + +inline void rtw_list_splice_init(_list *list, _list *head) +{ +#ifdef PLATFORM_LINUX + list_splice_init(list, head); +#else + #error "TBD\n" +#endif +} + +inline void rtw_list_splice_tail(_list *list, _list *head) +{ +#ifdef PLATFORM_LINUX + #if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 27)) + if (!list_empty(list)) + __list_splice(list, head); + #else + list_splice_tail(list, head); + #endif +#else + #error "TBD\n" +#endif +} + +inline void rtw_hlist_head_init(rtw_hlist_head *h) +{ +#ifdef PLATFORM_LINUX + INIT_HLIST_HEAD(h); +#else + #error "TBD\n" +#endif +} + +inline void rtw_hlist_add_head(rtw_hlist_node *n, rtw_hlist_head *h) +{ +#ifdef PLATFORM_LINUX + hlist_add_head(n, h); +#else + #error "TBD\n" +#endif +} + +inline void rtw_hlist_del(rtw_hlist_node *n) +{ +#ifdef PLATFORM_LINUX + hlist_del(n); +#else + #error "TBD\n" +#endif +} + +inline void rtw_hlist_add_head_rcu(rtw_hlist_node *n, rtw_hlist_head *h) +{ +#ifdef PLATFORM_LINUX + hlist_add_head_rcu(n, h); +#else + #error "TBD\n" +#endif +} + +inline void rtw_hlist_del_rcu(rtw_hlist_node *n) +{ +#ifdef PLATFORM_LINUX + hlist_del_rcu(n); +#else + #error "TBD\n" +#endif +} + +void rtw_init_timer(_timer *ptimer, void *padapter, void *pfunc, void *ctx) +{ + _adapter *adapter = (_adapter *)padapter; + +#ifdef PLATFORM_LINUX + _init_timer(ptimer, adapter->pnetdev, pfunc, ctx); +#endif +#ifdef PLATFORM_FREEBSD + _init_timer(ptimer, adapter->pifp, pfunc, ctx); +#endif +#ifdef PLATFORM_WINDOWS + _init_timer(ptimer, adapter->hndis_adapter, pfunc, ctx); +#endif +} + +/* + +Caller must check if the list is empty before calling rtw_list_delete + +*/ + + +void _rtw_init_sema(_sema *sema, int init_val) +{ + +#ifdef PLATFORM_LINUX + + sema_init(sema, init_val); + +#endif +#ifdef PLATFORM_FREEBSD + sema_init(sema, init_val, "rtw_drv"); +#endif +#ifdef PLATFORM_OS_XP + + KeInitializeSemaphore(sema, init_val, SEMA_UPBND); /* count=0; */ + +#endif + +#ifdef PLATFORM_OS_CE + if (*sema == NULL) + *sema = CreateSemaphore(NULL, init_val, SEMA_UPBND, NULL); +#endif + +} + +void _rtw_free_sema(_sema *sema) +{ +#ifdef PLATFORM_FREEBSD + sema_destroy(sema); +#endif +#ifdef PLATFORM_OS_CE + CloseHandle(*sema); +#endif + +} + +void _rtw_up_sema(_sema *sema) +{ + +#ifdef PLATFORM_LINUX + + up(sema); + +#endif +#ifdef PLATFORM_FREEBSD + sema_post(sema); +#endif +#ifdef PLATFORM_OS_XP + + KeReleaseSemaphore(sema, IO_NETWORK_INCREMENT, 1, FALSE); + +#endif + +#ifdef PLATFORM_OS_CE + ReleaseSemaphore(*sema, 1, NULL); +#endif +} + +u32 _rtw_down_sema(_sema *sema) +{ + +#ifdef PLATFORM_LINUX + + if (down_interruptible(sema)) + return _FAIL; + else + return _SUCCESS; + +#endif +#ifdef PLATFORM_FREEBSD + sema_wait(sema); + return _SUCCESS; +#endif +#ifdef PLATFORM_OS_XP + + if (STATUS_SUCCESS == KeWaitForSingleObject(sema, Executive, KernelMode, TRUE, NULL)) + return _SUCCESS; + else + return _FAIL; +#endif + +#ifdef PLATFORM_OS_CE + if (WAIT_OBJECT_0 == WaitForSingleObject(*sema, INFINITE)) + return _SUCCESS; + else + return _FAIL; +#endif +} + +inline void thread_exit(_completion *comp) +{ +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 17, 0)) + kthread_complete_and_exit(comp, 0); +#else + complete_and_exit(comp, 0); +#endif +#endif + +#ifdef PLATFORM_FREEBSD + printf("%s", "RTKTHREAD_exit"); +#endif + +#ifdef PLATFORM_OS_CE + ExitThread(STATUS_SUCCESS); +#endif + +#ifdef PLATFORM_OS_XP + PsTerminateSystemThread(STATUS_SUCCESS); +#endif +} + +inline void _rtw_init_completion(_completion *comp) +{ +#ifdef PLATFORM_LINUX + init_completion(comp); +#endif +} +inline void _rtw_wait_for_comp_timeout(_completion *comp) +{ +#ifdef PLATFORM_LINUX + wait_for_completion_timeout(comp, msecs_to_jiffies(3000)); +#endif +} +inline void _rtw_wait_for_comp(_completion *comp) +{ +#ifdef PLATFORM_LINUX + wait_for_completion(comp); +#endif +} + +void _rtw_mutex_init(_mutex *pmutex) +{ +#ifdef PLATFORM_LINUX + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + mutex_init(pmutex); +#else + init_MUTEX(pmutex); +#endif + +#endif +#ifdef PLATFORM_FREEBSD + mtx_init(pmutex, "", NULL, MTX_DEF | MTX_RECURSE); +#endif +#ifdef PLATFORM_OS_XP + + KeInitializeMutex(pmutex, 0); + +#endif + +#ifdef PLATFORM_OS_CE + *pmutex = CreateMutex(NULL, _FALSE, NULL); +#endif +} + +void _rtw_mutex_free(_mutex *pmutex); +void _rtw_mutex_free(_mutex *pmutex) +{ +#ifdef PLATFORM_LINUX + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 37)) + mutex_destroy(pmutex); +#else +#endif + +#ifdef PLATFORM_FREEBSD + sema_destroy(pmutex); +#endif + +#endif + +#ifdef PLATFORM_OS_XP + +#endif + +#ifdef PLATFORM_OS_CE + +#endif +} + +void _rtw_spinlock_init(_lock *plock) +{ + +#ifdef PLATFORM_LINUX + + spin_lock_init(plock); + +#endif +#ifdef PLATFORM_FREEBSD + mtx_init(plock, "", NULL, MTX_DEF | MTX_RECURSE); +#endif +#ifdef PLATFORM_WINDOWS + + NdisAllocateSpinLock(plock); + +#endif + +} + +void _rtw_spinlock_free(_lock *plock) +{ +#ifdef PLATFORM_FREEBSD + mtx_destroy(plock); +#endif + +#ifdef PLATFORM_WINDOWS + + NdisFreeSpinLock(plock); + +#endif + +} +#ifdef PLATFORM_FREEBSD +extern PADAPTER prtw_lock; + +void rtw_mtx_lock(_lock *plock) +{ + if (prtw_lock) + mtx_lock(&prtw_lock->glock); + else + printf("%s prtw_lock==NULL", __FUNCTION__); +} +void rtw_mtx_unlock(_lock *plock) +{ + if (prtw_lock) + mtx_unlock(&prtw_lock->glock); + else + printf("%s prtw_lock==NULL", __FUNCTION__); + +} +#endif /* PLATFORM_FREEBSD */ + + +void _rtw_spinlock(_lock *plock) +{ + +#ifdef PLATFORM_LINUX + + spin_lock(plock); + +#endif +#ifdef PLATFORM_FREEBSD + mtx_lock(plock); +#endif +#ifdef PLATFORM_WINDOWS + + NdisAcquireSpinLock(plock); + +#endif + +} + +void _rtw_spinunlock(_lock *plock) +{ + +#ifdef PLATFORM_LINUX + + spin_unlock(plock); + +#endif +#ifdef PLATFORM_FREEBSD + mtx_unlock(plock); +#endif +#ifdef PLATFORM_WINDOWS + + NdisReleaseSpinLock(plock); + +#endif +} + + +void _rtw_spinlock_ex(_lock *plock) +{ + +#ifdef PLATFORM_LINUX + + spin_lock(plock); + +#endif +#ifdef PLATFORM_FREEBSD + mtx_lock(plock); +#endif +#ifdef PLATFORM_WINDOWS + + NdisDprAcquireSpinLock(plock); + +#endif + +} + +void _rtw_spinunlock_ex(_lock *plock) +{ + +#ifdef PLATFORM_LINUX + + spin_unlock(plock); + +#endif +#ifdef PLATFORM_FREEBSD + mtx_unlock(plock); +#endif +#ifdef PLATFORM_WINDOWS + + NdisDprReleaseSpinLock(plock); + +#endif +} + + + +void _rtw_init_queue(_queue *pqueue) +{ + _rtw_init_listhead(&(pqueue->queue)); + _rtw_spinlock_init(&(pqueue->lock)); +} + +void _rtw_deinit_queue(_queue *pqueue) +{ + _rtw_spinlock_free(&(pqueue->lock)); +} + +u32 _rtw_queue_empty(_queue *pqueue) +{ + return rtw_is_list_empty(&(pqueue->queue)); +} + + +u32 rtw_end_of_queue_search(_list *head, _list *plist) +{ + if (head == plist) + return _TRUE; + else + return _FALSE; +} + + +systime _rtw_get_current_time(void) +{ + +#ifdef PLATFORM_LINUX + return jiffies; +#endif +#ifdef PLATFORM_FREEBSD + struct timeval tvp; + getmicrotime(&tvp); + return tvp.tv_sec; +#endif +#ifdef PLATFORM_WINDOWS + LARGE_INTEGER SystemTime; + NdisGetCurrentSystemTime(&SystemTime); + return SystemTime.LowPart;/* count of 100-nanosecond intervals */ +#endif +} + +inline u32 _rtw_systime_to_ms(systime stime) +{ +#ifdef PLATFORM_LINUX + return jiffies_to_msecs(stime); +#endif +#ifdef PLATFORM_FREEBSD + return stime * 1000; +#endif +#ifdef PLATFORM_WINDOWS + return stime / 10000 ; +#endif +} + +inline systime _rtw_ms_to_systime(u32 ms) +{ +#ifdef PLATFORM_LINUX + return msecs_to_jiffies(ms); +#endif +#ifdef PLATFORM_FREEBSD + return ms / 1000; +#endif +#ifdef PLATFORM_WINDOWS + return ms * 10000 ; +#endif +} + +inline systime _rtw_us_to_systime(u32 us) +{ +#ifdef PLATFORM_LINUX + return usecs_to_jiffies(us); +#else + #error "TBD\n" +#endif +} + +/* the input parameter start use the same unit as returned by rtw_get_current_time */ +inline s32 _rtw_get_passing_time_ms(systime start) +{ + return _rtw_systime_to_ms(_rtw_get_current_time() - start); +} + +inline s32 _rtw_get_remaining_time_ms(systime end) +{ + return _rtw_systime_to_ms(end - _rtw_get_current_time()); +} + +inline s32 _rtw_get_time_interval_ms(systime start, systime end) +{ + return _rtw_systime_to_ms(end - start); +} + +inline bool _rtw_time_after(systime a, systime b) +{ +#ifdef PLATFORM_LINUX + return time_after(a, b); +#else + #error "TBD\n" +#endif +} + +sysptime rtw_sptime_get(void) +{ + /* CLOCK_MONOTONIC */ +#ifdef PLATFORM_LINUX + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 17, 0)) + struct timespec64 cur; + + ktime_get_ts64(&cur); + return timespec64_to_ktime(cur); + #else + struct timespec cur; + + ktime_get_ts(&cur); + return timespec_to_ktime(cur); + #endif +#else + #error "TBD\n" +#endif +} + +sysptime rtw_sptime_set(s64 secs, const u32 nsecs) +{ +#ifdef PLATFORM_LINUX + return ktime_set(secs, nsecs); +#else + #error "TBD\n" +#endif +} + +sysptime rtw_sptime_zero(void) +{ +#ifdef PLATFORM_LINUX + return ktime_set(0, 0); +#else + #error "TBD\n" +#endif +} + +/* + * cmp1 < cmp2: return <0 + * cmp1 == cmp2: return 0 + * cmp1 > cmp2: return >0 + */ +int rtw_sptime_cmp(const sysptime cmp1, const sysptime cmp2) +{ +#ifdef PLATFORM_LINUX + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + return ktime_compare(cmp1, cmp2); + #else + if (cmp1.tv64 < cmp2.tv64) + return -1; + if (cmp1.tv64 > cmp2.tv64) + return 1; + return 0; + #endif +#else + #error "TBD\n" +#endif +} + +bool rtw_sptime_eql(const sysptime cmp1, const sysptime cmp2) +{ +#ifdef PLATFORM_LINUX + return rtw_sptime_cmp(cmp1, cmp2) == 0; +#else + #error "TBD\n" +#endif +} + +bool rtw_sptime_is_zero(const sysptime sptime) +{ +#ifdef PLATFORM_LINUX + return rtw_sptime_cmp(sptime, rtw_sptime_zero()) == 0; +#else + #error "TBD\n" +#endif +} + +/* + * sub = lhs - rhs, in normalized form + */ +sysptime rtw_sptime_sub(const sysptime lhs, const sysptime rhs) +{ +#ifdef PLATFORM_LINUX + return ktime_sub(lhs, rhs); +#else + #error "TBD\n" +#endif +} + +/* + * add = lhs + rhs, in normalized form + */ +sysptime rtw_sptime_add(const sysptime lhs, const sysptime rhs) +{ +#ifdef PLATFORM_LINUX + return ktime_add(lhs, rhs); +#else + #error "TBD\n" +#endif +} + +s64 rtw_sptime_to_ms(const sysptime sptime) +{ +#ifdef PLATFORM_LINUX + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + return ktime_to_ms(sptime); + #else + struct timeval tv = ktime_to_timeval(sptime); + + return (s64) tv.tv_sec * MSEC_PER_SEC + tv.tv_usec / USEC_PER_MSEC; + #endif +#else + #error "TBD\n" +#endif +} + +sysptime rtw_ms_to_sptime(u64 ms) +{ +#ifdef PLATFORM_LINUX + return ns_to_ktime(ms * NSEC_PER_MSEC); +#else + #error "TBD\n" +#endif +} + +s64 rtw_sptime_to_us(const sysptime sptime) +{ +#ifdef PLATFORM_LINUX + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 22)) + return ktime_to_us(sptime); + #else + struct timeval tv = ktime_to_timeval(sptime); + + return (s64) tv.tv_sec * USEC_PER_SEC + tv.tv_usec; + #endif +#else + #error "TBD\n" +#endif +} + +sysptime rtw_us_to_sptime(u64 us) +{ +#ifdef PLATFORM_LINUX + return ns_to_ktime(us * NSEC_PER_USEC); +#else + #error "TBD\n" +#endif +} + +s64 rtw_sptime_to_ns(const sysptime sptime) +{ +#ifdef PLATFORM_LINUX + return ktime_to_ns(sptime); +#else + #error "TBD\n" +#endif +} + +sysptime rtw_ns_to_sptime(u64 ns) +{ +#ifdef PLATFORM_LINUX + return ns_to_ktime(ns); +#else + #error "TBD\n" +#endif +} + +s64 rtw_sptime_diff_ms(const sysptime start, const sysptime end) +{ + sysptime diff; + + diff = rtw_sptime_sub(end, start); + + return rtw_sptime_to_ms(diff); +} + +s64 rtw_sptime_pass_ms(const sysptime start) +{ + sysptime cur, diff; + + cur = rtw_sptime_get(); + diff = rtw_sptime_sub(cur, start); + + return rtw_sptime_to_ms(diff); +} + +s64 rtw_sptime_diff_us(const sysptime start, const sysptime end) +{ + sysptime diff; + + diff = rtw_sptime_sub(end, start); + + return rtw_sptime_to_us(diff); +} + +s64 rtw_sptime_pass_us(const sysptime start) +{ + sysptime cur, diff; + + cur = rtw_sptime_get(); + diff = rtw_sptime_sub(cur, start); + + return rtw_sptime_to_us(diff); +} + +s64 rtw_sptime_diff_ns(const sysptime start, const sysptime end) +{ + sysptime diff; + + diff = rtw_sptime_sub(end, start); + + return rtw_sptime_to_ns(diff); +} + +s64 rtw_sptime_pass_ns(const sysptime start) +{ + sysptime cur, diff; + + cur = rtw_sptime_get(); + diff = rtw_sptime_sub(cur, start); + + return rtw_sptime_to_ns(diff); +} + +void rtw_sleep_schedulable(int ms) +{ + +#ifdef PLATFORM_LINUX + + u32 delta; + + delta = (ms * HZ) / 1000; /* (ms) */ + if (delta == 0) { + delta = 1;/* 1 ms */ + } + set_current_state(TASK_INTERRUPTIBLE); + schedule_timeout(delta); + return; + +#endif +#ifdef PLATFORM_FREEBSD + DELAY(ms * 1000); + return ; +#endif + +#ifdef PLATFORM_WINDOWS + + NdisMSleep(ms * 1000); /* (us)*1000=(ms) */ + +#endif + +} + + +void rtw_msleep_os(int ms) +{ + +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 36)) + if (ms < 20) { + unsigned long us = ms * 1000UL; + usleep_range(us, us + 1000UL); + } else +#endif + msleep((unsigned int)ms); + +#endif +#ifdef PLATFORM_FREEBSD + /* Delay for delay microseconds */ + DELAY(ms * 1000); + return ; +#endif +#ifdef PLATFORM_WINDOWS + + NdisMSleep(ms * 1000); /* (us)*1000=(ms) */ + +#endif + + +} +void rtw_usleep_os(int us) +{ +#ifdef PLATFORM_LINUX + + /* msleep((unsigned int)us); */ +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 36)) + usleep_range(us, us + 1); +#else + if (1 < (us / 1000)) + msleep(1); + else + msleep((us / 1000) + 1); +#endif +#endif + +#ifdef PLATFORM_FREEBSD + /* Delay for delay microseconds */ + DELAY(us); + + return ; +#endif +#ifdef PLATFORM_WINDOWS + + NdisMSleep(us); /* (us) */ + +#endif + + +} + + +#ifdef DBG_DELAY_OS +void _rtw_mdelay_os(int ms, const char *func, const int line) +{ +#if 0 + if (ms > 10) + RTW_INFO("%s:%d %s(%d)\n", func, line, __FUNCTION__, ms); + rtw_msleep_os(ms); + return; +#endif + + + RTW_INFO("%s:%d %s(%d)\n", func, line, __FUNCTION__, ms); + +#if defined(PLATFORM_LINUX) + + mdelay((unsigned long)ms); + +#elif defined(PLATFORM_WINDOWS) + + NdisStallExecution(ms * 1000); /* (us)*1000=(ms) */ + +#endif + + +} +void _rtw_udelay_os(int us, const char *func, const int line) +{ + +#if 0 + if (us > 1000) { + RTW_INFO("%s:%d %s(%d)\n", func, line, __FUNCTION__, us); + rtw_usleep_os(us); + return; + } +#endif + + + RTW_INFO("%s:%d %s(%d)\n", func, line, __FUNCTION__, us); + + +#if defined(PLATFORM_LINUX) + + udelay((unsigned long)us); + +#elif defined(PLATFORM_WINDOWS) + + NdisStallExecution(us); /* (us) */ + +#endif + +} +#else +void rtw_mdelay_os(int ms) +{ + +#ifdef PLATFORM_LINUX + + mdelay((unsigned long)ms); + +#endif +#ifdef PLATFORM_FREEBSD + DELAY(ms * 1000); + return ; +#endif +#ifdef PLATFORM_WINDOWS + + NdisStallExecution(ms * 1000); /* (us)*1000=(ms) */ + +#endif + + +} +void rtw_udelay_os(int us) +{ + +#ifdef PLATFORM_LINUX + + udelay((unsigned long)us); + +#endif +#ifdef PLATFORM_FREEBSD + /* Delay for delay microseconds */ + DELAY(us); + return ; +#endif +#ifdef PLATFORM_WINDOWS + + NdisStallExecution(us); /* (us) */ + +#endif + +} +#endif + +void rtw_yield_os(void) +{ +#ifdef PLATFORM_LINUX + yield(); +#endif +#ifdef PLATFORM_FREEBSD + yield(); +#endif +#ifdef PLATFORM_WINDOWS + SwitchToThread(); +#endif +} + +const char *_rtw_pwait_type_str[] = { + [RTW_PWAIT_TYPE_MSLEEP] = "MS", + [RTW_PWAIT_TYPE_USLEEP] = "US", + [RTW_PWAIT_TYPE_YIELD] = "Y", + [RTW_PWAIT_TYPE_MDELAY] = "MD", + [RTW_PWAIT_TYPE_UDELAY] = "UD", + [RTW_PWAIT_TYPE_NUM] = "unknown", +}; + +static void rtw_pwctx_yield(int us) +{ + rtw_yield_os(); +} + +static void (*const rtw_pwait_hdl[])(int)= { + [RTW_PWAIT_TYPE_MSLEEP] = rtw_msleep_os, + [RTW_PWAIT_TYPE_USLEEP] = rtw_usleep_os, + [RTW_PWAIT_TYPE_YIELD] = rtw_pwctx_yield, + [RTW_PWAIT_TYPE_MDELAY] = rtw_mdelay_os, + [RTW_PWAIT_TYPE_UDELAY] = rtw_udelay_os, +}; + +int rtw_pwctx_config(struct rtw_pwait_ctx *pwctx, enum rtw_pwait_type type, s32 time, s32 cnt_lmt) +{ + int ret = _FAIL; + + if (!RTW_PWAIT_TYPE_VALID(type)) + goto exit; + + pwctx->conf.type = type; + pwctx->conf.wait_time = time; + pwctx->conf.wait_cnt_lmt = cnt_lmt; + pwctx->wait_hdl = rtw_pwait_hdl[type]; + + ret = _SUCCESS; + +exit: + return ret; +} + +bool rtw_macaddr_is_larger(const u8 *a, const u8 *b) +{ + u32 va, vb; + + va = be32_to_cpu(*((u32 *)a)); + vb = be32_to_cpu(*((u32 *)b)); + if (va > vb) + return 1; + else if (va < vb) + return 0; + + return be16_to_cpu(*((u16 *)(a + 4))) > be16_to_cpu(*((u16 *)(b + 4))); +} + +#define RTW_SUSPEND_LOCK_NAME "rtw_wifi" +#define RTW_SUSPEND_TRAFFIC_LOCK_NAME "rtw_wifi_traffic" +#define RTW_SUSPEND_RESUME_LOCK_NAME "rtw_wifi_resume" +#ifdef CONFIG_WAKELOCK +static struct wake_lock rtw_suspend_lock; +static struct wake_lock rtw_suspend_traffic_lock; +static struct wake_lock rtw_suspend_resume_lock; +#elif defined(CONFIG_ANDROID_POWER) +static android_suspend_lock_t rtw_suspend_lock = { + .name = RTW_SUSPEND_LOCK_NAME +}; +static android_suspend_lock_t rtw_suspend_traffic_lock = { + .name = RTW_SUSPEND_TRAFFIC_LOCK_NAME +}; +static android_suspend_lock_t rtw_suspend_resume_lock = { + .name = RTW_SUSPEND_RESUME_LOCK_NAME +}; +#endif + +inline void rtw_suspend_lock_init(void) +{ +#ifdef CONFIG_WAKELOCK + wake_lock_init(&rtw_suspend_lock, WAKE_LOCK_SUSPEND, RTW_SUSPEND_LOCK_NAME); + wake_lock_init(&rtw_suspend_traffic_lock, WAKE_LOCK_SUSPEND, RTW_SUSPEND_TRAFFIC_LOCK_NAME); + wake_lock_init(&rtw_suspend_resume_lock, WAKE_LOCK_SUSPEND, RTW_SUSPEND_RESUME_LOCK_NAME); +#elif defined(CONFIG_ANDROID_POWER) + android_init_suspend_lock(&rtw_suspend_lock); + android_init_suspend_lock(&rtw_suspend_traffic_lock); + android_init_suspend_lock(&rtw_suspend_resume_lock); +#endif +} + +inline void rtw_suspend_lock_uninit(void) +{ +#ifdef CONFIG_WAKELOCK + wake_lock_destroy(&rtw_suspend_lock); + wake_lock_destroy(&rtw_suspend_traffic_lock); + wake_lock_destroy(&rtw_suspend_resume_lock); +#elif defined(CONFIG_ANDROID_POWER) + android_uninit_suspend_lock(&rtw_suspend_lock); + android_uninit_suspend_lock(&rtw_suspend_traffic_lock); + android_uninit_suspend_lock(&rtw_suspend_resume_lock); +#endif +} + +inline void rtw_lock_suspend(void) +{ +#ifdef CONFIG_WAKELOCK + wake_lock(&rtw_suspend_lock); +#elif defined(CONFIG_ANDROID_POWER) + android_lock_suspend(&rtw_suspend_lock); +#endif + +#if defined(CONFIG_WAKELOCK) || defined(CONFIG_ANDROID_POWER) + /* RTW_INFO("####%s: suspend_lock_count:%d####\n", __FUNCTION__, rtw_suspend_lock.stat.count); */ +#endif +} + +inline void rtw_unlock_suspend(void) +{ +#ifdef CONFIG_WAKELOCK + wake_unlock(&rtw_suspend_lock); +#elif defined(CONFIG_ANDROID_POWER) + android_unlock_suspend(&rtw_suspend_lock); +#endif + +#if defined(CONFIG_WAKELOCK) || defined(CONFIG_ANDROID_POWER) + /* RTW_INFO("####%s: suspend_lock_count:%d####\n", __FUNCTION__, rtw_suspend_lock.stat.count); */ +#endif +} + +inline void rtw_resume_lock_suspend(void) +{ +#ifdef CONFIG_WAKELOCK + wake_lock(&rtw_suspend_resume_lock); +#elif defined(CONFIG_ANDROID_POWER) + android_lock_suspend(&rtw_suspend_resume_lock); +#endif + +#if defined(CONFIG_WAKELOCK) || defined(CONFIG_ANDROID_POWER) + /* RTW_INFO("####%s: suspend_lock_count:%d####\n", __FUNCTION__, rtw_suspend_lock.stat.count); */ +#endif +} + +inline void rtw_resume_unlock_suspend(void) +{ +#ifdef CONFIG_WAKELOCK + wake_unlock(&rtw_suspend_resume_lock); +#elif defined(CONFIG_ANDROID_POWER) + android_unlock_suspend(&rtw_suspend_resume_lock); +#endif + +#if defined(CONFIG_WAKELOCK) || defined(CONFIG_ANDROID_POWER) + /* RTW_INFO("####%s: suspend_lock_count:%d####\n", __FUNCTION__, rtw_suspend_lock.stat.count); */ +#endif +} + +inline void rtw_lock_suspend_timeout(u32 timeout_ms) +{ +#ifdef CONFIG_WAKELOCK + wake_lock_timeout(&rtw_suspend_lock, rtw_ms_to_systime(timeout_ms)); +#elif defined(CONFIG_ANDROID_POWER) + android_lock_suspend_auto_expire(&rtw_suspend_lock, rtw_ms_to_systime(timeout_ms)); +#endif +} + + +inline void rtw_lock_traffic_suspend_timeout(u32 timeout_ms) +{ +#ifdef CONFIG_WAKELOCK + wake_lock_timeout(&rtw_suspend_traffic_lock, rtw_ms_to_systime(timeout_ms)); +#elif defined(CONFIG_ANDROID_POWER) + android_lock_suspend_auto_expire(&rtw_suspend_traffic_lock, rtw_ms_to_systime(timeout_ms)); +#endif + /* RTW_INFO("traffic lock timeout:%d\n", timeout_ms); */ +} + +inline void rtw_set_bit(int nr, unsigned long *addr) +{ +#ifdef PLATFORM_LINUX + set_bit(nr, addr); +#else + #error "TBD\n"; +#endif +} + +inline void rtw_clear_bit(int nr, unsigned long *addr) +{ +#ifdef PLATFORM_LINUX + clear_bit(nr, addr); +#else + #error "TBD\n"; +#endif +} + +inline int rtw_test_and_clear_bit(int nr, unsigned long *addr) +{ +#ifdef PLATFORM_LINUX + return test_and_clear_bit(nr, addr); +#else + #error "TBD\n"; +#endif +} + +inline void ATOMIC_SET(ATOMIC_T *v, int i) +{ +#ifdef PLATFORM_LINUX + atomic_set(v, i); +#elif defined(PLATFORM_WINDOWS) + *v = i; /* other choice???? */ +#elif defined(PLATFORM_FREEBSD) + atomic_set_int(v, i); +#endif +} + +inline int ATOMIC_READ(ATOMIC_T *v) +{ +#ifdef PLATFORM_LINUX + return atomic_read(v); +#elif defined(PLATFORM_WINDOWS) + return *v; /* other choice???? */ +#elif defined(PLATFORM_FREEBSD) + return atomic_load_acq_32(v); +#endif +} + +inline void ATOMIC_ADD(ATOMIC_T *v, int i) +{ +#ifdef PLATFORM_LINUX + atomic_add(i, v); +#elif defined(PLATFORM_WINDOWS) + InterlockedAdd(v, i); +#elif defined(PLATFORM_FREEBSD) + atomic_add_int(v, i); +#endif +} +inline void ATOMIC_SUB(ATOMIC_T *v, int i) +{ +#ifdef PLATFORM_LINUX + atomic_sub(i, v); +#elif defined(PLATFORM_WINDOWS) + InterlockedAdd(v, -i); +#elif defined(PLATFORM_FREEBSD) + atomic_subtract_int(v, i); +#endif +} + +inline void ATOMIC_INC(ATOMIC_T *v) +{ +#ifdef PLATFORM_LINUX + atomic_inc(v); +#elif defined(PLATFORM_WINDOWS) + InterlockedIncrement(v); +#elif defined(PLATFORM_FREEBSD) + atomic_add_int(v, 1); +#endif +} + +inline void ATOMIC_DEC(ATOMIC_T *v) +{ +#ifdef PLATFORM_LINUX + atomic_dec(v); +#elif defined(PLATFORM_WINDOWS) + InterlockedDecrement(v); +#elif defined(PLATFORM_FREEBSD) + atomic_subtract_int(v, 1); +#endif +} + +inline int ATOMIC_ADD_RETURN(ATOMIC_T *v, int i) +{ +#ifdef PLATFORM_LINUX + return atomic_add_return(i, v); +#elif defined(PLATFORM_WINDOWS) + return InterlockedAdd(v, i); +#elif defined(PLATFORM_FREEBSD) + atomic_add_int(v, i); + return atomic_load_acq_32(v); +#endif +} + +inline int ATOMIC_SUB_RETURN(ATOMIC_T *v, int i) +{ +#ifdef PLATFORM_LINUX + return atomic_sub_return(i, v); +#elif defined(PLATFORM_WINDOWS) + return InterlockedAdd(v, -i); +#elif defined(PLATFORM_FREEBSD) + atomic_subtract_int(v, i); + return atomic_load_acq_32(v); +#endif +} + +inline int ATOMIC_INC_RETURN(ATOMIC_T *v) +{ +#ifdef PLATFORM_LINUX + return atomic_inc_return(v); +#elif defined(PLATFORM_WINDOWS) + return InterlockedIncrement(v); +#elif defined(PLATFORM_FREEBSD) + atomic_add_int(v, 1); + return atomic_load_acq_32(v); +#endif +} + +inline int ATOMIC_DEC_RETURN(ATOMIC_T *v) +{ +#ifdef PLATFORM_LINUX + return atomic_dec_return(v); +#elif defined(PLATFORM_WINDOWS) + return InterlockedDecrement(v); +#elif defined(PLATFORM_FREEBSD) + atomic_subtract_int(v, 1); + return atomic_load_acq_32(v); +#endif +} + +inline bool ATOMIC_INC_UNLESS(ATOMIC_T *v, int u) +{ +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 15)) + return atomic_add_unless(v, 1, u); +#else + /* only make sure not exceed after this function */ + if (ATOMIC_INC_RETURN(v) > u) { + ATOMIC_DEC(v); + return 0; + } + return 1; +#endif +#else + #error "TBD\n" +#endif +} + +#ifdef PLATFORM_LINUX +#if !defined(CONFIG_RTW_ANDROID_GKI) +/* +* Open a file with the specific @param path, @param flag, @param mode +* @param fpp the pointer of struct file pointer to get struct file pointer while file opening is success +* @param path the path of the file to open +* @param flag file operation flags, please refer to linux document +* @param mode please refer to linux document +* @return Linux specific error code +*/ +static int openFile(struct file **fpp, const char *path, int flag, int mode) +{ + struct file *fp; + + fp = filp_open(path, flag, mode); + if (IS_ERR(fp)) { + *fpp = NULL; + return PTR_ERR(fp); + } else { + *fpp = fp; + return 0; + } +} + +/* +* Close the file with the specific @param fp +* @param fp the pointer of struct file to close +* @return always 0 +*/ +static int closeFile(struct file *fp) +{ + filp_close(fp, NULL); + return 0; +} + +static int readFile(struct file *fp, char *buf, int len) +{ + int rlen = 0, sum = 0; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0)) + if (!(fp->f_mode & FMODE_CAN_READ)) +#else + if (!fp->f_op || !fp->f_op->read) +#endif + return -EPERM; + + while (sum < len) { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 14, 0)) + rlen = kernel_read(fp, buf + sum, len - sum, &fp->f_pos); +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0)) + rlen = __vfs_read(fp, buf + sum, len - sum, &fp->f_pos); +#else + rlen = fp->f_op->read(fp, buf + sum, len - sum, &fp->f_pos); +#endif + if (rlen > 0) + sum += rlen; + else if (0 != rlen) + return rlen; + else + break; + } + + return sum; + +} + +static int writeFile(struct file *fp, char *buf, int len) +{ + int wlen = 0, sum = 0; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0)) + if (!(fp->f_mode & FMODE_CAN_WRITE)) +#else + if (!fp->f_op || !fp->f_op->write) +#endif + return -EPERM; + + while (sum < len) { +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 14, 0)) + wlen = kernel_write(fp, buf + sum, len - sum, &fp->f_pos); +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0)) + wlen = __vfs_write(fp, buf + sum, len - sum, &fp->f_pos); +#else + wlen = fp->f_op->write(fp, buf + sum, len - sum, &fp->f_pos); +#endif + if (wlen > 0) + sum += wlen; + else if (0 != wlen) + return wlen; + else + break; + } + + return sum; + +} + +/* +* Test if the specifi @param pathname is a direct and readable +* If readable, @param sz is not used +* @param pathname the name of the path to test +* @return Linux specific error code +*/ +static int isDirReadable(const char *pathname, u32 *sz) +{ + struct path path; + int error = 0; + + return kern_path(pathname, LOOKUP_FOLLOW, &path); +} + +/* +* Test if the specifi @param path is a file and readable +* If readable, @param sz is got +* @param path the path of the file to test +* @return Linux specific error code +*/ +static int isFileReadable(const char *path, u32 *sz) +{ + struct file *fp; + int ret = 0; + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + mm_segment_t oldfs; + #endif + char buf; + + fp = filp_open(path, O_RDONLY, 0); + if (IS_ERR(fp)) + ret = PTR_ERR(fp); + else { + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + oldfs = get_fs(); + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 1, 0)) + set_fs(KERNEL_DS); + #else + set_fs(get_ds()); + #endif + #endif + + if (1 != readFile(fp, &buf, 1)) + ret = PTR_ERR(fp); + + if (ret == 0 && sz) { + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 19, 0)) + *sz = i_size_read(fp->f_path.dentry->d_inode); + #else + *sz = i_size_read(fp->f_dentry->d_inode); + #endif + } + + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + set_fs(oldfs); + #endif + filp_close(fp, NULL); + } + return ret; +} + +/* +* Open the file with @param path and write @param sz byte of data starting from @param buf into the file +* @param path the path of the file to open and write +* @param buf the starting address of the data to write into file +* @param sz how many bytes to write at most +* @return the byte we've written, or Linux specific error code +*/ +static int storeToFile(const char *path, u8 *buf, u32 sz) +{ + int ret = 0; + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + mm_segment_t oldfs; + #endif + struct file *fp; + + if (path && buf) { + ret = openFile(&fp, path, O_CREAT | O_WRONLY, 0666); + if (0 == ret) { + RTW_INFO("%s openFile path:%s fp=%p\n", __FUNCTION__, path , fp); + + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + oldfs = get_fs(); + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 1, 0)) + set_fs(KERNEL_DS); + #else + set_fs(get_ds()); + #endif + #endif + + ret = writeFile(fp, buf, sz); + + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + set_fs(oldfs); + #endif + closeFile(fp); + + RTW_INFO("%s writeFile, ret:%d\n", __FUNCTION__, ret); + + } else + RTW_INFO("%s openFile path:%s Fail, ret:%d\n", __FUNCTION__, path, ret); + } else { + RTW_INFO("%s NULL pointer\n", __FUNCTION__); + ret = -EINVAL; + } + return ret; +} +#endif /* !defined(CONFIG_RTW_ANDROID_GKI)*/ +#endif /* PLATFORM_LINUX */ + +#if !defined(CONFIG_RTW_ANDROID_GKI) +/* +* Test if the specifi @param path is a direct and readable +* @param path the path of the direct to test +* @return _TRUE or _FALSE +*/ +int rtw_is_dir_readable(const char *path) +{ +#ifdef PLATFORM_LINUX + if (isDirReadable(path, NULL) == 0) + return _TRUE; + else + return _FALSE; +#else + /* Todo... */ + return _FALSE; +#endif +} +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ + +/* +* Open the file with @param path and retrive the file content into memory starting from @param buf for @param sz at most +* @param path the path of the file to open and read +* @param buf the starting address of the buffer to store file content +* @param sz how many bytes to read at most +* @return the byte we've read, or Linux specific error code +*/ +static int retriveFromFile(const char *path, u8 *buf, u32 sz) +{ +#if defined(CONFIG_RTW_ANDROID_GKI) + int ret = -1; + //char req_fw_buf[4096]; + const struct firmware *fw = NULL; + char* const delim = "/"; + char *name, *token, *cur, path_tmp[1024] = {0}; + + if (path && buf) { + _rtw_memcpy(path_tmp, path, strlen(path)); + cur = path_tmp; + + token = strsep(&cur, delim); + while (token != NULL) { + token = strsep(&cur, delim); + if(token) + name = token; + } + + ret = request_firmware(&fw, name, NULL); + if (ret == 0) { + RTW_INFO("%s() success, file size : %zu\n", __func__, fw->size); + _rtw_memcpy(buf, fw->data, (u32)fw->size); + ret = (u32)fw->size; + } else { + RTW_INFO("%s() fail, error : %d\n", __func__, ret); + } + if(fw) + release_firmware(fw); + }else { + RTW_INFO("%s NULL pointer\n", __FUNCTION__); + ret = -EINVAL; + } + return ret; +#else /* !defined(CONFIG_RTW_ANDROID_GKI) */ + int ret = -1; + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + mm_segment_t oldfs; + #endif + struct file *fp; + + if (path && buf) { + ret = openFile(&fp, path, O_RDONLY, 0); + if (0 == ret) { + RTW_INFO("%s openFile path:%s fp=%p\n", __FUNCTION__, path , fp); + + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + oldfs = get_fs(); + #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 1, 0)) + set_fs(KERNEL_DS); + #else + set_fs(get_ds()); + #endif + #endif + + ret = readFile(fp, buf, sz); + + #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 10, 0)) + set_fs(oldfs); + #endif + closeFile(fp); + + RTW_INFO("%s readFile, ret:%d\n", __FUNCTION__, ret); + + } else + RTW_INFO("%s openFile path:%s Fail, ret:%d\n", __FUNCTION__, path, ret); + } else { + RTW_INFO("%s NULL pointer\n", __FUNCTION__); + ret = -EINVAL; + } + return ret; +#endif /* defined(CONFIG_RTW_ANDROID_GKI) */ +} + +/* +* Test if the specifi @param path is a file and readable +* @param path the path of the file to test +* @return _TRUE or _FALSE +*/ +int rtw_is_file_readable(const char *path) +{ +#ifdef PLATFORM_LINUX +#if !defined(CONFIG_RTW_ANDROID_GKI) + if (isFileReadable(path, NULL) == 0) + return _TRUE; + else + return _FALSE; +#else + RTW_INFO("%s() Android GKI prohibbit kernel_read, return _TRUE\n", __func__); + return _TRUE; +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ +#else + /* Todo... */ + return _FALSE; +#endif +} + +/* +* Test if the specifi @param path is a file and readable. +* If readable, @param sz is got +* @param path the path of the file to test +* @return _TRUE or _FALSE +*/ +int rtw_is_file_readable_with_size(const char *path, u32 *sz) +{ +#ifdef PLATFORM_LINUX +#if !defined(CONFIG_RTW_ANDROID_GKI) + if (isFileReadable(path, sz) == 0) + return _TRUE; + else + return _FALSE; +#else + RTW_INFO("%s() Android GKI prohibbit kernel_read, return _TRUE\n", __func__); + *sz = 0; + return _TRUE; +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ +#else + /* Todo... */ + return _FALSE; +#endif +} + +/* +* Test if the specifi @param path is a readable file with valid size. +* If readable, @param sz is got +* @param path the path of the file to test +* @return _TRUE or _FALSE +*/ +int rtw_readable_file_sz_chk(const char *path, u32 sz) +{ + u32 fsz; + + if (rtw_is_file_readable_with_size(path, &fsz) == _FALSE) + return _FALSE; + + if (fsz > sz) + return _FALSE; + + return _TRUE; +} + +/* +* Open the file with @param path and retrive the file content into memory starting from @param buf for @param sz at most +* @param path the path of the file to open and read +* @param buf the starting address of the buffer to store file content +* @param sz how many bytes to read at most +* @return the byte we've read +*/ +int rtw_retrieve_from_file(const char *path, u8 *buf, u32 sz) +{ +#ifdef PLATFORM_LINUX + int ret = retriveFromFile(path, buf, sz); + return ret >= 0 ? ret : 0; +#else + /* Todo... */ + return 0; +#endif +} + +#if !defined(CONFIG_RTW_ANDROID_GKI) +/* +* Open the file with @param path and wirte @param sz byte of data starting from @param buf into the file +* @param path the path of the file to open and write +* @param buf the starting address of the data to write into file +* @param sz how many bytes to write at most +* @return the byte we've written +*/ +int rtw_store_to_file(const char *path, u8 *buf, u32 sz) +{ +#ifdef PLATFORM_LINUX + int ret = storeToFile(path, buf, sz); + return ret >= 0 ? ret : 0; +#else + /* Todo... */ + return 0; +#endif +} +#endif /* !defined(CONFIG_RTW_ANDROID_GKI) */ + +#ifdef PLATFORM_LINUX +struct net_device *rtw_alloc_etherdev_with_old_priv(int sizeof_priv, void *old_priv) +{ + struct net_device *pnetdev; + struct rtw_netdev_priv_indicator *pnpi; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + pnetdev = alloc_etherdev_mq(sizeof(struct rtw_netdev_priv_indicator), 4); +#else + pnetdev = alloc_etherdev(sizeof(struct rtw_netdev_priv_indicator)); +#endif + if (!pnetdev) + goto RETURN; + + pnpi = netdev_priv(pnetdev); + pnpi->priv = old_priv; + pnpi->sizeof_priv = sizeof_priv; + +RETURN: + return pnetdev; +} + +struct net_device *rtw_alloc_etherdev(int sizeof_priv) +{ + struct net_device *pnetdev; + struct rtw_netdev_priv_indicator *pnpi; + +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 35)) + pnetdev = alloc_etherdev_mq(sizeof(struct rtw_netdev_priv_indicator), 4); +#else + pnetdev = alloc_etherdev(sizeof(struct rtw_netdev_priv_indicator)); +#endif + if (!pnetdev) + goto RETURN; + + pnpi = netdev_priv(pnetdev); + + pnpi->priv = rtw_zvmalloc(sizeof_priv); + if (!pnpi->priv) { + free_netdev(pnetdev); + pnetdev = NULL; + goto RETURN; + } + + pnpi->sizeof_priv = sizeof_priv; +RETURN: + return pnetdev; +} + +void rtw_free_netdev(struct net_device *netdev) +{ + struct rtw_netdev_priv_indicator *pnpi; + + if (!netdev) + goto RETURN; + + pnpi = netdev_priv(netdev); + + if (!pnpi->priv) + goto RETURN; + + free_netdev(netdev); + +RETURN: + return; +} + +#endif + +#ifdef PLATFORM_FREEBSD +/* + * Copy a buffer from userspace and write into kernel address + * space. + * + * This emulation just calls the FreeBSD copyin function (to + * copy data from user space buffer into a kernel space buffer) + * and is designed to be used with the above io_write_wrapper. + * + * This function should return the number of bytes not copied. + * I.e. success results in a zero value. + * Negative error values are not returned. + */ +unsigned long +copy_from_user(void *to, const void *from, unsigned long n) +{ + if (copyin(from, to, n) != 0) { + /* Any errors will be treated as a failure + to copy any of the requested bytes */ + return n; + } + + return 0; +} + +unsigned long +copy_to_user(void *to, const void *from, unsigned long n) +{ + if (copyout(from, to, n) != 0) { + /* Any errors will be treated as a failure + to copy any of the requested bytes */ + return n; + } + + return 0; +} + + +/* + * The usb_register and usb_deregister functions are used to register + * usb drivers with the usb subsystem. In this compatibility layer + * emulation a list of drivers (struct usb_driver) is maintained + * and is used for probing/attaching etc. + * + * usb_register and usb_deregister simply call these functions. + */ +int +usb_register(struct usb_driver *driver) +{ + rtw_usb_linux_register(driver); + return 0; +} + + +int +usb_deregister(struct usb_driver *driver) +{ + rtw_usb_linux_deregister(driver); + return 0; +} + +void module_init_exit_wrapper(void *arg) +{ + int (*func)(void) = arg; + func(); + return; +} + +#endif /* PLATFORM_FREEBSD */ + +#ifdef CONFIG_PLATFORM_SPRD + #ifdef do_div + #undef do_div + #endif + #include +#endif + +u64 rtw_modular64(u64 x, u64 y) +{ +#ifdef PLATFORM_LINUX + return do_div(x, y); +#elif defined(PLATFORM_WINDOWS) + return x % y; +#elif defined(PLATFORM_FREEBSD) + return x % y; +#endif +} + +u64 rtw_division64(u64 x, u64 y) +{ +#ifdef PLATFORM_LINUX + do_div(x, y); + return x; +#elif defined(PLATFORM_WINDOWS) + return x / y; +#elif defined(PLATFORM_FREEBSD) + return x / y; +#endif +} + +inline u32 rtw_random32(void) +{ +#ifdef PLATFORM_LINUX +#if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 1, 0)) + return get_random_u32(); +#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 8, 0)) + return prandom_u32(); +#elif (LINUX_VERSION_CODE <= KERNEL_VERSION(2, 6, 18)) + u32 random_int; + get_random_bytes(&random_int , 4); + return random_int; +#else + return random32(); +#endif +#elif defined(PLATFORM_WINDOWS) +#error "to be implemented\n" +#elif defined(PLATFORM_FREEBSD) +#error "to be implemented\n" +#endif +} + +void rtw_buf_free(u8 **buf, u32 *buf_len) +{ + u32 ori_len; + + if (!buf || !buf_len) + return; + + ori_len = *buf_len; + + if (*buf) { + u32 tmp_buf_len = *buf_len; + *buf_len = 0; + rtw_mfree(*buf, tmp_buf_len); + *buf = NULL; + } +} + +void rtw_buf_update(u8 **buf, u32 *buf_len, u8 *src, u32 src_len) +{ + u32 ori_len = 0, dup_len = 0; + u8 *ori = NULL; + u8 *dup = NULL; + + if (!buf || !buf_len) + return; + + if (!src || !src_len) + goto keep_ori; + + /* duplicate src */ + dup = rtw_malloc(src_len); + if (dup) { + dup_len = src_len; + _rtw_memcpy(dup, src, dup_len); + } + +keep_ori: + ori = *buf; + ori_len = *buf_len; + + /* replace buf with dup */ + *buf_len = 0; + *buf = dup; + *buf_len = dup_len; + + /* free ori */ + if (ori && ori_len > 0) + rtw_mfree(ori, ori_len); +} + + +/** + * rtw_cbuf_full - test if cbuf is full + * @cbuf: pointer of struct rtw_cbuf + * + * Returns: _TRUE if cbuf is full + */ +inline bool rtw_cbuf_full(struct rtw_cbuf *cbuf) +{ + return (cbuf->write == cbuf->read - 1) ? _TRUE : _FALSE; +} + +/** + * rtw_cbuf_empty - test if cbuf is empty + * @cbuf: pointer of struct rtw_cbuf + * + * Returns: _TRUE if cbuf is empty + */ +inline bool rtw_cbuf_empty(struct rtw_cbuf *cbuf) +{ + return (cbuf->write == cbuf->read) ? _TRUE : _FALSE; +} + +/** + * rtw_cbuf_push - push a pointer into cbuf + * @cbuf: pointer of struct rtw_cbuf + * @buf: pointer to push in + * + * Lock free operation, be careful of the use scheme + * Returns: _TRUE push success + */ +bool rtw_cbuf_push(struct rtw_cbuf *cbuf, void *buf) +{ + if (rtw_cbuf_full(cbuf)) + return _FAIL; + + if (0) + RTW_INFO("%s on %u\n", __func__, cbuf->write); + cbuf->bufs[cbuf->write] = buf; + cbuf->write = (cbuf->write + 1) % cbuf->size; + + return _SUCCESS; +} + +/** + * rtw_cbuf_pop - pop a pointer from cbuf + * @cbuf: pointer of struct rtw_cbuf + * + * Lock free operation, be careful of the use scheme + * Returns: pointer popped out + */ +void *rtw_cbuf_pop(struct rtw_cbuf *cbuf) +{ + void *buf; + if (rtw_cbuf_empty(cbuf)) + return NULL; + + if (0) + RTW_INFO("%s on %u\n", __func__, cbuf->read); + buf = cbuf->bufs[cbuf->read]; + cbuf->read = (cbuf->read + 1) % cbuf->size; + + return buf; +} + +/** + * rtw_cbuf_alloc - allocte a rtw_cbuf with given size and do initialization + * @size: size of pointer + * + * Returns: pointer of srtuct rtw_cbuf, NULL for allocation failure + */ +struct rtw_cbuf *rtw_cbuf_alloc(u32 size) +{ + struct rtw_cbuf *cbuf; + + cbuf = (struct rtw_cbuf *)rtw_malloc(sizeof(*cbuf) + sizeof(void *) * size); + + if (cbuf) { + cbuf->write = cbuf->read = 0; + cbuf->size = size; + } + + return cbuf; +} + +/** + * rtw_cbuf_free - free the given rtw_cbuf + * @cbuf: pointer of struct rtw_cbuf to free + */ +void rtw_cbuf_free(struct rtw_cbuf *cbuf) +{ + rtw_mfree((u8 *)cbuf, sizeof(*cbuf) + sizeof(void *) * cbuf->size); +} + +/** + * map_readN - read a range of map data + * @map: map to read + * @offset: start address to read + * @len: length to read + * @buf: pointer of buffer to store data read + * + * Returns: _SUCCESS or _FAIL + */ +int map_readN(const struct map_t *map, u16 offset, u16 len, u8 *buf) +{ + const struct map_seg_t *seg; + int ret = _FAIL; + int i; + + if (len == 0) { + rtw_warn_on(1); + goto exit; + } + + if (offset + len > map->len) { + rtw_warn_on(1); + goto exit; + } + + _rtw_memset(buf, map->init_value, len); + + for (i = 0; i < map->seg_num; i++) { + u8 *c_dst, *c_src; + u16 c_len; + + seg = map->segs + i; + if (seg->sa + seg->len <= offset || seg->sa >= offset + len) + continue; + + if (seg->sa >= offset) { + c_dst = buf + (seg->sa - offset); + c_src = seg->c; + if (seg->sa + seg->len <= offset + len) + c_len = seg->len; + else + c_len = offset + len - seg->sa; + } else { + c_dst = buf; + c_src = seg->c + (offset - seg->sa); + if (seg->sa + seg->len >= offset + len) + c_len = len; + else + c_len = seg->sa + seg->len - offset; + } + + _rtw_memcpy(c_dst, c_src, c_len); + } + +exit: + return ret; +} + +/** + * map_read8 - read 1 byte of map data + * @map: map to read + * @offset: address to read + * + * Returns: value of data of specified offset. map.init_value if offset is out of range + */ +u8 map_read8(const struct map_t *map, u16 offset) +{ + const struct map_seg_t *seg; + u8 val = map->init_value; + int i; + + if (offset + 1 > map->len) { + rtw_warn_on(1); + goto exit; + } + + for (i = 0; i < map->seg_num; i++) { + seg = map->segs + i; + if (seg->sa + seg->len <= offset || seg->sa >= offset + 1) + continue; + + val = *(seg->c + offset - seg->sa); + break; + } + +exit: + return val; +} + +#ifdef CONFIG_RTW_MESH +int rtw_blacklist_add(_queue *blist, const u8 *addr, u32 timeout_ms) +{ + struct blacklist_ent *ent; + _list *list, *head; + u8 exist = _FALSE, timeout = _FALSE; + + enter_critical_bh(&blist->lock); + + head = &blist->queue; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + ent = LIST_CONTAINOR(list, struct blacklist_ent, list); + list = get_next(list); + + if (_rtw_memcmp(ent->addr, addr, ETH_ALEN) == _TRUE) { + exist = _TRUE; + if (rtw_time_after(rtw_get_current_time(), ent->exp_time)) + timeout = _TRUE; + ent->exp_time = rtw_get_current_time() + + rtw_ms_to_systime(timeout_ms); + break; + } + + if (rtw_time_after(rtw_get_current_time(), ent->exp_time)) { + rtw_list_delete(&ent->list); + rtw_mfree(ent, sizeof(struct blacklist_ent)); + } + } + + if (exist == _FALSE) { + ent = rtw_malloc(sizeof(struct blacklist_ent)); + if (ent) { + _rtw_memcpy(ent->addr, addr, ETH_ALEN); + ent->exp_time = rtw_get_current_time() + + rtw_ms_to_systime(timeout_ms); + rtw_list_insert_tail(&ent->list, head); + } + } + + exit_critical_bh(&blist->lock); + + return (exist == _TRUE && timeout == _FALSE) ? RTW_ALREADY : (ent ? _SUCCESS : _FAIL); +} + +int rtw_blacklist_del(_queue *blist, const u8 *addr) +{ + struct blacklist_ent *ent = NULL; + _list *list, *head; + u8 exist = _FALSE; + + enter_critical_bh(&blist->lock); + head = &blist->queue; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + ent = LIST_CONTAINOR(list, struct blacklist_ent, list); + list = get_next(list); + + if (_rtw_memcmp(ent->addr, addr, ETH_ALEN) == _TRUE) { + rtw_list_delete(&ent->list); + rtw_mfree(ent, sizeof(struct blacklist_ent)); + exist = _TRUE; + break; + } + + if (rtw_time_after(rtw_get_current_time(), ent->exp_time)) { + rtw_list_delete(&ent->list); + rtw_mfree(ent, sizeof(struct blacklist_ent)); + } + } + + exit_critical_bh(&blist->lock); + + return exist == _TRUE ? _SUCCESS : RTW_ALREADY; +} + +int rtw_blacklist_search(_queue *blist, const u8 *addr) +{ + struct blacklist_ent *ent = NULL; + _list *list, *head; + u8 exist = _FALSE; + + enter_critical_bh(&blist->lock); + head = &blist->queue; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + ent = LIST_CONTAINOR(list, struct blacklist_ent, list); + list = get_next(list); + + if (_rtw_memcmp(ent->addr, addr, ETH_ALEN) == _TRUE) { + if (rtw_time_after(rtw_get_current_time(), ent->exp_time)) { + rtw_list_delete(&ent->list); + rtw_mfree(ent, sizeof(struct blacklist_ent)); + } else + exist = _TRUE; + break; + } + + if (rtw_time_after(rtw_get_current_time(), ent->exp_time)) { + rtw_list_delete(&ent->list); + rtw_mfree(ent, sizeof(struct blacklist_ent)); + } + } + + exit_critical_bh(&blist->lock); + + return exist; +} + +void rtw_blacklist_flush(_queue *blist) +{ + struct blacklist_ent *ent; + _list *list, *head; + _list tmp; + + _rtw_init_listhead(&tmp); + + enter_critical_bh(&blist->lock); + rtw_list_splice_init(&blist->queue, &tmp); + exit_critical_bh(&blist->lock); + + head = &tmp; + list = get_next(head); + while (rtw_end_of_queue_search(head, list) == _FALSE) { + ent = LIST_CONTAINOR(list, struct blacklist_ent, list); + list = get_next(list); + rtw_list_delete(&ent->list); + rtw_mfree(ent, sizeof(struct blacklist_ent)); + } +} + +void dump_blacklist(void *sel, _queue *blist, const char *title) +{ + struct blacklist_ent *ent = NULL; + _list *list, *head; + + enter_critical_bh(&blist->lock); + head = &blist->queue; + list = get_next(head); + + if (rtw_end_of_queue_search(head, list) == _FALSE) { + if (title) + RTW_PRINT_SEL(sel, "%s:\n", title); + + while (rtw_end_of_queue_search(head, list) == _FALSE) { + ent = LIST_CONTAINOR(list, struct blacklist_ent, list); + list = get_next(list); + + if (rtw_time_after(rtw_get_current_time(), ent->exp_time)) + RTW_PRINT_SEL(sel, MAC_FMT" expired\n", MAC_ARG(ent->addr)); + else + RTW_PRINT_SEL(sel, MAC_FMT" %u\n", MAC_ARG(ent->addr) + , rtw_get_remaining_time_ms(ent->exp_time)); + } + + } + exit_critical_bh(&blist->lock); +} +#endif + +/** +* is_null - +* +* Return TRUE if c is null character +* FALSE otherwise. +*/ +inline BOOLEAN is_null(char c) +{ + if (c == '\0') + return _TRUE; + else + return _FALSE; +} + +inline BOOLEAN is_all_null(char *c, int len) +{ + for (; len > 0; len--) + if (c[len - 1] != '\0') + return _FALSE; + + return _TRUE; +} + +/** +* is_eol - +* +* Return TRUE if c is represent for EOL (end of line) +* FALSE otherwise. +*/ +inline BOOLEAN is_eol(char c) +{ + if (c == '\r' || c == '\n') + return _TRUE; + else + return _FALSE; +} + +/** +* is_space - +* +* Return TRUE if c is represent for space +* FALSE otherwise. +*/ +inline BOOLEAN is_space(char c) +{ + if (c == ' ' || c == '\t') + return _TRUE; + else + return _FALSE; +} + +/** +* IsHexDigit - +* +* Return TRUE if chTmp is represent for hex digit +* FALSE otherwise. +*/ +inline BOOLEAN IsHexDigit(char chTmp) +{ + if ((chTmp >= '0' && chTmp <= '9') || + (chTmp >= 'a' && chTmp <= 'f') || + (chTmp >= 'A' && chTmp <= 'F')) + return _TRUE; + else + return _FALSE; +} + +/** +* is_alpha - +* +* Return TRUE if chTmp is represent for alphabet +* FALSE otherwise. +*/ +inline BOOLEAN is_alpha(char chTmp) +{ + if ((chTmp >= 'a' && chTmp <= 'z') || + (chTmp >= 'A' && chTmp <= 'Z')) + return _TRUE; + else + return _FALSE; +} + +inline char alpha_to_upper(char c) +{ + if ((c >= 'a' && c <= 'z')) + c = 'A' + (c - 'a'); + return c; +} + +int hex2num_i(char c) +{ + if (c >= '0' && c <= '9') + return c - '0'; + if (c >= 'a' && c <= 'f') + return c - 'a' + 10; + if (c >= 'A' && c <= 'F') + return c - 'A' + 10; + return -1; +} + +int hex2byte_i(const char *hex) +{ + int a, b; + a = hex2num_i(*hex++); + if (a < 0) + return -1; + b = hex2num_i(*hex++); + if (b < 0) + return -1; + return (a << 4) | b; +} + +int hexstr2bin(const char *hex, u8 *buf, size_t len) +{ + size_t i; + int a; + const char *ipos = hex; + u8 *opos = buf; + + for (i = 0; i < len; i++) { + a = hex2byte_i(ipos); + if (a < 0) + return -1; + *opos++ = a; + ipos += 2; + } + return 0; +} + +/** + * hwaddr_aton - Convert ASCII string to MAC address + * @txt: MAC address as a string (e.g., "00:11:22:33:44:55") + * @addr: Buffer for the MAC address (ETH_ALEN = 6 bytes) + * Returns: 0 on success, -1 on failure (e.g., string not a MAC address) + */ +int hwaddr_aton_i(const char *txt, u8 *addr) +{ + int i; + + for (i = 0; i < 6; i++) { + int a, b; + + a = hex2num_i(*txt++); + if (a < 0) + return -1; + b = hex2num_i(*txt++); + if (b < 0) + return -1; + *addr++ = (a << 4) | b; + if (i < 5 && *txt++ != ':') + return -1; + } + + return 0; +} + diff --git a/platform/custom_country_chplan.h b/platform/custom_country_chplan.h new file mode 100644 index 0000000..67f621f --- /dev/null +++ b/platform/custom_country_chplan.h @@ -0,0 +1,22 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ + +#error "You have defined CONFIG_CUSTOMIZED_COUNTRY_CHPLAN_MAP to use a customized map of your own instead of the default one" +#error "Before removing these error notifications, please make sure regulatory certification requirements of your target markets" + +static const struct country_chplan CUSTOMIZED_country_chplan_map[] = { + COUNTRY_CHPLAN_ENT("TW", 0x76, 1), /* Taiwan */ +}; + diff --git a/platform/platform_ARM_SUN50IW1P1_sdio.c b/platform/platform_ARM_SUN50IW1P1_sdio.c new file mode 100644 index 0000000..2586455 --- /dev/null +++ b/platform/platform_ARM_SUN50IW1P1_sdio.c @@ -0,0 +1,86 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/* + * Description: + * This file can be applied to following platforms: + * CONFIG_PLATFORM_ARM_SUN50IW1P1 + */ +#include +#ifdef CONFIG_GPIO_WAKEUP +#include +#endif + +#ifdef CONFIG_MMC +#if defined(CONFIG_PLATFORM_ARM_SUN50IW1P1) +extern void sunxi_mmc_rescan_card(unsigned ids); +extern void sunxi_wlan_set_power(int on); +extern int sunxi_wlan_get_bus_index(void); +extern int sunxi_wlan_get_oob_irq(void); +extern int sunxi_wlan_get_oob_irq_flags(void); +#endif +#ifdef CONFIG_GPIO_WAKEUP +extern unsigned int oob_irq; +#endif +#endif /* CONFIG_MMC */ + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; + +#ifdef CONFIG_MMC + { + +#if defined(CONFIG_PLATFORM_ARM_SUN50IW1P1) + int wlan_bus_index = sunxi_wlan_get_bus_index(); + if (wlan_bus_index < 0) + return wlan_bus_index; + + sunxi_wlan_set_power(1); + mdelay(100); + sunxi_mmc_rescan_card(wlan_bus_index); +#endif + RTW_INFO("%s: power up, rescan card.\n", __FUNCTION__); + +#ifdef CONFIG_GPIO_WAKEUP +#if defined(CONFIG_PLATFORM_ARM_SUN50IW1P1) + oob_irq = sunxi_wlan_get_oob_irq(); +#endif +#endif /* CONFIG_GPIO_WAKEUP */ + } +#endif /* CONFIG_MMC */ + + return ret; +} + +void platform_wifi_power_off(void) +{ +#ifdef CONFIG_MMC +#if defined(CONFIG_PLATFORM_ARM_SUN50IW1P1) + int wlan_bus_index = sunxi_wlan_get_bus_index(); + if (wlan_bus_index < 0) + return; + + sunxi_mmc_rescan_card(wlan_bus_index); + mdelay(100); + sunxi_wlan_set_power(0); +#endif + RTW_INFO("%s: remove card, power off.\n", __FUNCTION__); +#endif /* CONFIG_MMC */ +} diff --git a/platform/platform_ARM_SUNnI_sdio.c b/platform/platform_ARM_SUNnI_sdio.c new file mode 100644 index 0000000..8a52aa9 --- /dev/null +++ b/platform/platform_ARM_SUNnI_sdio.c @@ -0,0 +1,130 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/* + * Description: + * This file can be applied to following platforms: + * CONFIG_PLATFORM_ARM_SUN6I + * CONFIG_PLATFORM_ARM_SUN7I + * CONFIG_PLATFORM_ARM_SUN8I + */ +#include +#include +#ifdef CONFIG_GPIO_WAKEUP +#include +#endif + +#ifdef CONFIG_MMC +static int sdc_id = -1; +static signed int gpio_eint_wlan = -1; +static u32 eint_wlan_handle = 0; + +#if defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) +extern void sw_mci_rescan_card(unsigned id, unsigned insert); +#elif defined(CONFIG_PLATFORM_ARM_SUN8I) +extern void sunxi_mci_rescan_card(unsigned id, unsigned insert); +#endif + +#ifdef CONFIG_PLATFORM_ARM_SUN8I_W5P1 +extern int get_rf_mod_type(void); +#else +extern int wifi_pm_get_mod_type(void); +#endif + +extern void wifi_pm_power(int on); +#ifdef CONFIG_GPIO_WAKEUP +extern unsigned int oob_irq; +#endif +#endif /* CONFIG_MMC */ + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; + +#ifdef CONFIG_MMC + { + script_item_u val; + script_item_value_type_e type; + +#ifdef CONFIG_PLATFORM_ARM_SUN8I_W5P1 + unsigned int mod_sel = get_rf_mod_type(); +#else + unsigned int mod_sel = wifi_pm_get_mod_type(); +#endif + + type = script_get_item("wifi_para", "wifi_sdc_id", &val); + if (SCIRPT_ITEM_VALUE_TYPE_INT != type) { + RTW_INFO("get wifi_sdc_id failed\n"); + ret = -1; + } else { + sdc_id = val.val; + RTW_INFO("----- %s sdc_id: %d, mod_sel: %d\n", __FUNCTION__, sdc_id, mod_sel); + +#if defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) + sw_mci_rescan_card(sdc_id, 1); +#elif defined(CONFIG_PLATFORM_ARM_SUN8I) + sunxi_mci_rescan_card(sdc_id, 1); +#endif + mdelay(100); + wifi_pm_power(1); + + RTW_INFO("%s: power up, rescan card.\n", __FUNCTION__); + } + +#ifdef CONFIG_GPIO_WAKEUP +#ifdef CONFIG_PLATFORM_ARM_SUN8I_W5P1 + type = script_get_item("wifi_para", "wl_host_wake", &val); +#else +#ifdef CONFIG_RTL8723B + type = script_get_item("wifi_para", "rtl8723bs_wl_host_wake", &val); +#endif +#ifdef CONFIG_RTL8188E + type = script_get_item("wifi_para", "rtl8189es_host_wake", &val); +#endif +#endif /* CONFIG_PLATFORM_ARM_SUN8I_W5P1 */ + if (SCIRPT_ITEM_VALUE_TYPE_PIO != type) { + RTW_INFO("No definition of wake up host PIN\n"); + ret = -1; + } else { + gpio_eint_wlan = val.gpio.gpio; +#ifdef CONFIG_PLATFORM_ARM_SUN8I + oob_irq = gpio_to_irq(gpio_eint_wlan); +#endif + } +#endif /* CONFIG_GPIO_WAKEUP */ + } +#endif /* CONFIG_MMC */ + + return ret; +} + +void platform_wifi_power_off(void) +{ +#ifdef CONFIG_MMC +#if defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) + sw_mci_rescan_card(sdc_id, 0); +#elif defined(CONFIG_PLATFORM_ARM_SUN8I) + sunxi_mci_rescan_card(sdc_id, 0); +#endif + mdelay(100); + wifi_pm_power(0); + + RTW_INFO("%s: remove card, power off.\n", __FUNCTION__); +#endif /* CONFIG_MMC */ +} diff --git a/platform/platform_ARM_SUNxI_sdio.c b/platform/platform_ARM_SUNxI_sdio.c new file mode 100644 index 0000000..795b7e7 --- /dev/null +++ b/platform/platform_ARM_SUNxI_sdio.c @@ -0,0 +1,90 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include + +#ifdef CONFIG_MMC_SUNXI_POWER_CONTROL +#ifdef CONFIG_WITS_EVB_V13 + #define SDIOID 0 +#else /* !CONFIG_WITS_EVB_V13 */ + #define SDIOID (CONFIG_CHIP_ID == 1123 ? 3 : 1) +#endif /* !CONFIG_WITS_EVB_V13 */ + +#define SUNXI_SDIO_WIFI_NUM_RTL8189ES 10 +extern void sunximmc_rescan_card(unsigned id, unsigned insert); +extern int mmc_pm_get_mod_type(void); +extern int mmc_pm_gpio_ctrl(char *name, int level); +/* + * rtl8189es_shdn = port:PH09<1><0> + * rtl8189es_wakeup = port:PH10<1><1> + * rtl8189es_vdd_en = port:PH11<1><0> + * rtl8189es_vcc_en = port:PH12<1><0> + */ + +int rtl8189es_sdio_powerup(void) +{ + mmc_pm_gpio_ctrl("rtl8189es_vdd_en", 1); + udelay(100); + mmc_pm_gpio_ctrl("rtl8189es_vcc_en", 1); + udelay(50); + mmc_pm_gpio_ctrl("rtl8189es_shdn", 1); + return 0; +} + +int rtl8189es_sdio_poweroff(void) +{ + mmc_pm_gpio_ctrl("rtl8189es_shdn", 0); + mmc_pm_gpio_ctrl("rtl8189es_vcc_en", 0); + mmc_pm_gpio_ctrl("rtl8189es_vdd_en", 0); + return 0; +} +#endif /* CONFIG_MMC_SUNXI_POWER_CONTROL */ + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; +#ifdef CONFIG_MMC_SUNXI_POWER_CONTROL + unsigned int mod_sel = mmc_pm_get_mod_type(); +#endif /* CONFIG_MMC_SUNXI_POWER_CONTROL */ + + +#ifdef CONFIG_MMC_SUNXI_POWER_CONTROL + if (mod_sel == SUNXI_SDIO_WIFI_NUM_RTL8189ES) { + rtl8189es_sdio_powerup(); + sunximmc_rescan_card(SDIOID, 1); + printk("[rtl8189es] %s: power up, rescan card.\n", __FUNCTION__); + } else { + ret = -1; + printk("[rtl8189es] %s: mod_sel = %d is incorrect.\n", __FUNCTION__, mod_sel); + } +#endif /* CONFIG_MMC_SUNXI_POWER_CONTROL */ + + return ret; +} + +void platform_wifi_power_off(void) +{ +#ifdef CONFIG_MMC_SUNXI_POWER_CONTROL + sunximmc_rescan_card(SDIOID, 0); +#ifdef CONFIG_RTL8188E + rtl8189es_sdio_poweroff(); + printk("[rtl8189es] %s: remove card, power off.\n", __FUNCTION__); +#endif /* CONFIG_RTL8188E */ +#endif /* CONFIG_MMC_SUNXI_POWER_CONTROL */ +} diff --git a/platform/platform_ARM_SUNxI_usb.c b/platform/platform_ARM_SUNxI_usb.c new file mode 100644 index 0000000..9c2abc4 --- /dev/null +++ b/platform/platform_ARM_SUNxI_usb.c @@ -0,0 +1,136 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/* + * Description: + * This file can be applied to following platforms: + * CONFIG_PLATFORM_ARM_SUNXI Series platform + * + */ + +#include +#include + +#ifdef CONFIG_PLATFORM_ARM_SUNxI +extern int sw_usb_disable_hcd(__u32 usbc_no); +extern int sw_usb_enable_hcd(__u32 usbc_no); +static int usb_wifi_host = 2; +#endif + +#if defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) +extern int sw_usb_disable_hcd(__u32 usbc_no); +extern int sw_usb_enable_hcd(__u32 usbc_no); +extern void wifi_pm_power(int on); +static script_item_u item; +#endif + +#ifdef CONFIG_PLATFORM_ARM_SUN8I +extern int sunxi_usb_disable_hcd(__u32 usbc_no); +extern int sunxi_usb_enable_hcd(__u32 usbc_no); +extern void wifi_pm_power(int on); +static script_item_u item; +#endif + + +int platform_wifi_power_on(void) +{ + int ret = 0; + +#ifdef CONFIG_PLATFORM_ARM_SUNxI +#ifndef CONFIG_RTL8723A + { + /* ----------get usb_wifi_usbc_num------------- */ + ret = script_parser_fetch("usb_wifi_para", "usb_wifi_usbc_num", (int *)&usb_wifi_host, 64); + if (ret != 0) { + RTW_INFO("ERR: script_parser_fetch usb_wifi_usbc_num failed\n"); + ret = -ENOMEM; + goto exit; + } + RTW_INFO("sw_usb_enable_hcd: usbc_num = %d\n", usb_wifi_host); + sw_usb_enable_hcd(usb_wifi_host); + } +#endif /* CONFIG_RTL8723A */ +#endif /* CONFIG_PLATFORM_ARM_SUNxI */ + +#if defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) + { + script_item_value_type_e type; + + type = script_get_item("wifi_para", "wifi_usbc_id", &item); + if (SCIRPT_ITEM_VALUE_TYPE_INT != type) { + printk("ERR: script_get_item wifi_usbc_id failed\n"); + ret = -ENOMEM; + goto exit; + } + + printk("sw_usb_enable_hcd: usbc_num = %d\n", item.val); + wifi_pm_power(1); + mdelay(10); + +#if !(defined(CONFIG_RTL8723A)) && !(defined(CONFIG_RTL8723B)) + sw_usb_enable_hcd(item.val); +#endif + } +#endif /* defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) */ + +#if defined(CONFIG_PLATFORM_ARM_SUN8I) + { + script_item_value_type_e type; + + type = script_get_item("wifi_para", "wifi_usbc_id", &item); + if (SCIRPT_ITEM_VALUE_TYPE_INT != type) { + printk("ERR: script_get_item wifi_usbc_id failed\n"); + ret = -ENOMEM; + goto exit; + } + + printk("sw_usb_enable_hcd: usbc_num = %d\n", item.val); + wifi_pm_power(1); + mdelay(10); + +#if !(defined(CONFIG_RTL8723A)) && !(defined(CONFIG_RTL8723B)) + sunxi_usb_enable_hcd(item.val); +#endif + } +#endif /* CONFIG_PLATFORM_ARM_SUN8I */ + +exit: + return ret; +} + +void platform_wifi_power_off(void) +{ + +#ifdef CONFIG_PLATFORM_ARM_SUNxI +#ifndef CONFIG_RTL8723A + RTW_INFO("sw_usb_disable_hcd: usbc_num = %d\n", usb_wifi_host); + sw_usb_disable_hcd(usb_wifi_host); +#endif /* ifndef CONFIG_RTL8723A */ +#endif /* CONFIG_PLATFORM_ARM_SUNxI */ + +#if defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) + #if !(defined(CONFIG_RTL8723A)) && !(defined(CONFIG_RTL8723B)) + sw_usb_disable_hcd(item.val); + #endif + wifi_pm_power(0); +#endif /* defined(CONFIG_PLATFORM_ARM_SUN6I) || defined(CONFIG_PLATFORM_ARM_SUN7I) */ + +#if defined(CONFIG_PLATFORM_ARM_SUN8I) + #if !(defined(CONFIG_RTL8723A)) && !(defined(CONFIG_RTL8723B)) + sunxi_usb_disable_hcd(item.val); + #endif + wifi_pm_power(0); +#endif /* defined(CONFIG_PLATFORM_ARM_SUN8I) */ + +} diff --git a/platform/platform_ARM_WMT_sdio.c b/platform/platform_ARM_WMT_sdio.c new file mode 100644 index 0000000..d85002c --- /dev/null +++ b/platform/platform_ARM_WMT_sdio.c @@ -0,0 +1,46 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include +#include +#include + +extern void wmt_detect_sdio2(void); +extern void force_remove_sdio2(void); + +int platform_wifi_power_on(void) +{ + int err = 0; + err = gpio_request(WMT_PIN_GP62_SUSGPIO1, "wifi_chip_en"); + if (err < 0) { + printk("request gpio for rtl8188eu failed!\n"); + return err; + } + gpio_direction_output(WMT_PIN_GP62_SUSGPIO1, 0);/* pull sus_gpio1 to 0 to open vcc_wifi. */ + printk("power on rtl8189.\n"); + msleep(500); + wmt_detect_sdio2(); + printk("[rtl8189es] %s: new card, power on.\n", __FUNCTION__); + return err; +} + +void platform_wifi_power_off(void) +{ + force_remove_sdio2(); + + gpio_direction_output(WMT_PIN_GP62_SUSGPIO1, 1);/* pull sus_gpio1 to 1 to close vcc_wifi. */ + printk("power off rtl8189.\n"); + gpio_free(WMT_PIN_GP62_SUSGPIO1); + printk("[rtl8189es] %s: remove card, power off.\n", __FUNCTION__); +} diff --git a/platform/platform_RTK_DMP_usb.c b/platform/platform_RTK_DMP_usb.c new file mode 100644 index 0000000..cb740b2 --- /dev/null +++ b/platform/platform_RTK_DMP_usb.c @@ -0,0 +1,30 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include + +int platform_wifi_power_on(void) +{ + int ret = 0; + u32 tmp; + tmp = readl((volatile unsigned int *)0xb801a608); + tmp &= 0xffffff00; + tmp |= 0x55; + writel(tmp, (volatile unsigned int *)0xb801a608); /* write dummy register for 1055 */ + return ret; +} + +void platform_wifi_power_off(void) +{ +} diff --git a/platform/platform_aml_s905_sdio.c b/platform/platform_aml_s905_sdio.c new file mode 100644 index 0000000..334ca03 --- /dev/null +++ b/platform/platform_aml_s905_sdio.c @@ -0,0 +1,54 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include /* pr_info(() */ +#include /* msleep() */ +#include "platform_aml_s905_sdio.h" /* sdio_reinit() and etc */ + + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0)) + ret = wifi_setup_dt(); + if (ret) { + pr_err("%s: setup dt failed!!(%d)\n", __func__, ret); + return -1; + } +#endif /* kernel < 3.14.0 */ + +#if 0 /* Seems redundancy? Already done before insert driver */ + pr_info("######%s:\n", __func__); + extern_wifi_set_enable(0); + msleep(500); + extern_wifi_set_enable(1); + msleep(500); + sdio_reinit(); +#endif + + return ret; +} + +void platform_wifi_power_off(void) +{ +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0)) + wifi_teardown_dt(); +#endif /* kernel < 3.14.0 */ +} diff --git a/platform/platform_aml_s905_sdio.h b/platform/platform_aml_s905_sdio.h new file mode 100644 index 0000000..2b87576 --- /dev/null +++ b/platform/platform_aml_s905_sdio.h @@ -0,0 +1,28 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __PLATFORM_AML_S905_SDIO_H__ +#define __PLATFORM_AML_S905_SDIO_H__ + +#include /* Linux vresion */ + +extern void sdio_reinit(void); +extern void extern_wifi_set_enable(int is_on); + +#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0)) +extern void wifi_teardown_dt(void); +extern int wifi_setup_dt(void); +#endif /* kernel < 3.14.0 */ + +#endif /* __PLATFORM_AML_S905_SDIO_H__ */ diff --git a/platform/platform_arm_act_sdio.c b/platform/platform_arm_act_sdio.c new file mode 100644 index 0000000..ad7b6cf --- /dev/null +++ b/platform/platform_arm_act_sdio.c @@ -0,0 +1,53 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +/* + * Description: + * This file can be applied to following platforms: + * CONFIG_PLATFORM_ACTIONS_ATM703X + */ +#include + +#ifdef CONFIG_PLATFORM_ACTIONS_ATM705X +extern int acts_wifi_init(void); +extern void acts_wifi_cleanup(void); +#endif + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; + +#ifdef CONFIG_PLATFORM_ACTIONS_ATM705X + ret = acts_wifi_init(); + if (unlikely(ret < 0)) { + pr_err("%s Failed to register the power control driver.\n", __FUNCTION__); + goto exit; + } +#endif + +exit: + return ret; +} + +void platform_wifi_power_off(void) +{ +#ifdef CONFIG_PLATFORM_ACTIONS_ATM705X + acts_wifi_cleanup(); +#endif +} diff --git a/platform/platform_hisilicon_hi3798_sdio.c b/platform/platform_hisilicon_hi3798_sdio.c new file mode 100644 index 0000000..11a0832 --- /dev/null +++ b/platform/platform_hisilicon_hi3798_sdio.c @@ -0,0 +1,110 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include /* mdelay() */ +#include /* __io_address(), readl(), writel() */ +#include "platform_hisilicon_hi3798_sdio.h" /* HI_S32() and etc. */ + +typedef enum hi_GPIO_DIR_E { + HI_DIR_OUT = 0, + HI_DIR_IN = 1, +} HI_GPIO_DIR_E; + +#define RTL_REG_ON_GPIO (4*8 + 3) + +#define REG_BASE_CTRL __io_address(0xf8a20008) + +int gpio_wlan_reg_on = RTL_REG_ON_GPIO; +#if 0 +module_param(gpio_wlan_reg_on, uint, 0644); +MODULE_PARM_DESC(gpio_wlan_reg_on, "wlan reg_on gpio num (default:gpio4_3)"); +#endif + +static int hi_gpio_set_value(u32 gpio, u32 value) +{ + HI_S32 s32Status; + + s32Status = HI_DRV_GPIO_SetDirBit(gpio, HI_DIR_OUT); + if (s32Status != HI_SUCCESS) { + pr_err("gpio(%d) HI_DRV_GPIO_SetDirBit HI_DIR_OUT failed\n", + gpio); + return -1; + } + + s32Status = HI_DRV_GPIO_WriteBit(gpio, value); + if (s32Status != HI_SUCCESS) { + pr_err("gpio(%d) HI_DRV_GPIO_WriteBit value(%d) failed\n", + gpio, value); + return -1; + } + + return 0; +} + +static int hisi_wlan_set_carddetect(bool present) +{ + u32 regval; + u32 mask; + + +#ifndef CONFIG_HISI_SDIO_ID + return; +#endif + pr_info("SDIO ID=%d\n", CONFIG_HISI_SDIO_ID); +#if (CONFIG_HISI_SDIO_ID == 1) + mask = 1; +#elif (CONFIG_HISI_SDIO_ID == 0) + mask = 2; +#endif + + regval = readl(REG_BASE_CTRL); + if (present) { + pr_info("====== Card detection to detect SDIO card! ======\n"); + /* set card_detect low to detect card */ + regval |= mask; + } else { + pr_info("====== Card detection to remove SDIO card! ======\n"); + /* set card_detect high to remove card */ + regval &= ~(mask); + } + writel(regval, REG_BASE_CTRL); + + return 0; +} + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; + + + hi_gpio_set_value(gpio_wlan_reg_on, 1); + mdelay(100); + hisi_wlan_set_carddetect(1); + mdelay(2000); + pr_info("======== set_carddetect delay 2s! ========\n"); + + return ret; +} + +void platform_wifi_power_off(void) +{ + hisi_wlan_set_carddetect(0); + mdelay(100); + hi_gpio_set_value(gpio_wlan_reg_on, 0); +} diff --git a/platform/platform_hisilicon_hi3798_sdio.h b/platform/platform_hisilicon_hi3798_sdio.h new file mode 100644 index 0000000..1ad4240 --- /dev/null +++ b/platform/platform_hisilicon_hi3798_sdio.h @@ -0,0 +1,28 @@ +/****************************************************************************** + * + * Copyright(c) 2017 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __PLATFORM_HISILICON_HI3798_SDIO_H__ +#define __PLATFORM_HISILICON_HI3798_SDIO_H__ + +typedef unsigned int HI_U32; + +typedef int HI_S32; + +#define HI_SUCCESS 0 +#define HI_FAILURE (-1) + +extern HI_S32 HI_DRV_GPIO_SetDirBit(HI_U32 u32GpioNo, HI_U32 u32DirBit); +extern HI_S32 HI_DRV_GPIO_WriteBit(HI_U32 u32GpioNo, HI_U32 u32BitValue); + +#endif /* __PLATFORM_HISILICON_HI3798_SDIO_H__ */ diff --git a/platform/platform_ops.c b/platform/platform_ops.c new file mode 100644 index 0000000..10766aa --- /dev/null +++ b/platform/platform_ops.c @@ -0,0 +1,32 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef CONFIG_PLATFORM_OPS +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; + + + return ret; +} + +void platform_wifi_power_off(void) +{ +} +#endif /* !CONFIG_PLATFORM_OPS */ diff --git a/platform/platform_ops.h b/platform/platform_ops.h new file mode 100644 index 0000000..12caf3c --- /dev/null +++ b/platform/platform_ops.h @@ -0,0 +1,26 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __PLATFORM_OPS_H__ +#define __PLATFORM_OPS_H__ + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void); +void platform_wifi_power_off(void); + +#endif /* __PLATFORM_OPS_H__ */ diff --git a/platform/platform_sprd_sdio.c b/platform/platform_sprd_sdio.c new file mode 100644 index 0000000..34061d0 --- /dev/null +++ b/platform/platform_sprd_sdio.c @@ -0,0 +1,84 @@ +/****************************************************************************** + * + * Copyright(c) 2013 - 2017 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include + +extern void sdhci_bus_scan(void); +#ifndef ANDROID_2X +extern int sdhci_device_attached(void); +#endif + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; + + +#ifdef CONFIG_RTL8188E + rtw_wifi_gpio_wlan_ctrl(WLAN_POWER_ON); +#endif /* CONFIG_RTL8188E */ + + /* Pull up pwd pin, make wifi leave power down mode. */ + rtw_wifi_gpio_init(); + rtw_wifi_gpio_wlan_ctrl(WLAN_PWDN_ON); + +#if (MP_DRIVER == 1) && (defined(CONFIG_RTL8723A) || defined(CONFIG_RTL8723B)) + /* Pull up BT reset pin. */ + rtw_wifi_gpio_wlan_ctrl(WLAN_BT_PWDN_ON); +#endif + rtw_mdelay_os(5); + + sdhci_bus_scan(); +#ifdef CONFIG_RTL8723B + /* YJ,test,130305 */ + rtw_mdelay_os(1000); +#endif +#ifdef ANDROID_2X + rtw_mdelay_os(200); +#else /* !ANDROID_2X */ + if (1) { + int i = 0; + + for (i = 0; i <= 50; i++) { + msleep(10); + if (sdhci_device_attached()) + break; + printk("%s delay times:%d\n", __func__, i); + } + } +#endif /* !ANDROID_2X */ + + return ret; +} + +void platform_wifi_power_off(void) +{ + /* Pull down pwd pin, make wifi enter power down mode. */ + rtw_wifi_gpio_wlan_ctrl(WLAN_PWDN_OFF); + rtw_mdelay_os(5); + rtw_wifi_gpio_deinit(); + +#ifdef CONFIG_RTL8188E + rtw_wifi_gpio_wlan_ctrl(WLAN_POWER_OFF); +#endif /* CONFIG_RTL8188E */ + +#ifdef CONFIG_WOWLAN + if (mmc_host) + mmc_host->pm_flags &= ~MMC_PM_KEEP_POWER; +#endif /* CONFIG_WOWLAN */ +} diff --git a/platform/platform_zte_zx296716_sdio.c b/platform/platform_zte_zx296716_sdio.c new file mode 100644 index 0000000..472d24d --- /dev/null +++ b/platform/platform_zte_zx296716_sdio.c @@ -0,0 +1,53 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#include /* pr_info(() */ +#include /* msleep() */ +#include "platform_zte_zx296716_sdio.h" /* sdio_reinit() and etc */ + + +/* + * Return: + * 0: power on successfully + * others: power on failed + */ +int platform_wifi_power_on(void) +{ + int ret = 0; + + pr_info("######%s: disable--1--\n", __func__); + extern_wifi_set_enable(0); + /*msleep(500);*/ /* add in function:extern_wifi_set_enable */ + pr_info("######%s: enable--2---\n", __func__); + extern_wifi_set_enable(1); + /*msleep(500);*/ + sdio_reinit(); + + return ret; +} + +void platform_wifi_power_off(void) +{ + int card_val; + + pr_info("######%s:\n", __func__); +#ifdef CONFIG_A16T03_BOARD + card_val = sdio_host_is_null(); + if (card_val) + remove_card(); +#endif /* CONFIG_A16T03_BOARD */ + extern_wifi_set_enable(0); + + /*msleep(500);*/ +} diff --git a/platform/platform_zte_zx296716_sdio.h b/platform/platform_zte_zx296716_sdio.h new file mode 100644 index 0000000..3a4fba1 --- /dev/null +++ b/platform/platform_zte_zx296716_sdio.h @@ -0,0 +1,25 @@ +/****************************************************************************** + * + * Copyright(c) 2016 - 2018 Realtek Corporation. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms of version 2 of the GNU General Public License as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + *****************************************************************************/ +#ifndef __PLATFORM_ZTE_ZX296716_SDIO_H__ +#define __PLATFORM_ZTE_ZX296716_SDIO_H__ + +extern void sdio_reinit(void); +extern void extern_wifi_set_enable(int val); +#ifdef CONFIG_A16T03_BOARD +extern int sdio_host_is_null(void); +extern void remove_card(void); +#endif /* CONFIG_A16T03_BOARD */ + +#endif /* __PLATFORM_ZTE_ZX296716_SDIO_H__ */ diff --git a/remove-driver.sh b/remove-driver.sh new file mode 100755 index 0000000..dc2ae30 --- /dev/null +++ b/remove-driver.sh @@ -0,0 +1,113 @@ +#!/bin/bash + +# Purpose: Remove Realtek out-of-kernel USB WiFi adapter drivers. +# +# Supports dkms and non-dkms removals. + +SCRIPT_NAME="remove-driver.sh" +SCRIPT_VERSION="20221101" +MODULE_NAME="8821cu" +DRV_VERSION="5.12.0.4" +OPTIONS_FILE="${MODULE_NAME}.conf" + +KVER="$(uname -r)" +KARCH="$(uname -m)" +KSRC="/lib/modules/${KVER}/build" +MODDESTDIR="/lib/modules/${KVER}/kernel/drivers/net/wireless/" + +DRV_NAME="rtl${MODULE_NAME}" +DRV_DIR="$(pwd)" + +# Some distros have a non-mainlined, patched-in kernel driver +# that has to be deactivated. +BLACKLIST_FILE="rtw88_8821cu.conf" + +# check to ensure sudo was used +if [[ $EUID -ne 0 ]] +then + echo "You must run this script with superuser (root) privileges." + echo "Try: \"sudo ./${SCRIPT_NAME}\"" + exit 1 +fi + +# support for the NoPrompt option allows non-interactive use of this script +NO_PROMPT=0 + +# get the script options +while [ $# -gt 0 ] +do + case $1 in + NoPrompt) + NO_PROMPT=1 ;; + *h|*help|*) + echo "Syntax $0 " + echo " NoPrompt - noninteractive mode" + echo " -h|--help - Show help" + exit 1 + ;; + esac + shift +done + +# displays script name and version +echo "Running ${SCRIPT_NAME} version ${SCRIPT_VERSION}" + +# check for and remove non-dkms installation +if [[ -f "${MODDESTDIR}${MODULE_NAME}.ko" ]] +then + echo "Removing a non-dkms installation." + rm -f ${MODDESTDIR}${MODULE_NAME}.ko + /sbin/depmod -a ${KVER} +fi + +# information that helps with bug reports +# kernel +echo "Kernel=${KVER}" +# architecture - for ARM: aarch64 = 64 bit, armv7l = 32 bit +echo "Architecture=${KARCH}" +#getconf LONG_BIT (may be handy in the future) + +# 2>/dev/null suppresses the output of dkms +dkms remove -m ${DRV_NAME} -v ${DRV_VERSION} --all 2>/dev/null +RESULT=$? +#echo "Result=${RESULT}" + +# RESULT will be 3 if there are no instances of module to remove +# however we still need to remove various files or the install script +# may complain. +if [[ ("$RESULT" = "0")||("$RESULT" = "3") ]] +then + if [[ ("$RESULT" = "0") ]] + then + echo "${DRV_NAME}/${DRV_VERSION} has been removed" + echo "If older versions of ${DRV_NAME} are installed, run:" + echo "$ sudo dkms remove ${DRV_NAME}/ --all" + echo "dkms shows the following drivers are still installed:" + dkms status + fi + echo "Removing ${BLACKLIST_FILE} from /etc/modprobe.d" + rm -f /etc/modprobe.d/${BLACKLIST_FILE} + echo "Removing ${OPTIONS_FILE} from /etc/modprobe.d" + rm -f /etc/modprobe.d/${OPTIONS_FILE} + echo "Removing source files from /usr/src/${DRV_NAME}-${DRV_VERSION}" + rm -rf /usr/src/${DRV_NAME}-${DRV_VERSION} + echo "The driver was removed successfully." + echo "You may now delete the driver directory if desired." +else + echo "An error occurred. dkms remove error = ${RESULT}" + echo "Please report this error." + exit $RESULT +fi + +# if NoPrompt is not used, ask user some questions to complete removal +if [ $NO_PROMPT -ne 1 ] +then + read -p "Do you want to reboot now? (recommended) [y/N] " -n 1 -r + echo + if [[ $REPLY =~ ^[Yy]$ ]] + then + reboot + fi +fi + +exit 0 diff --git a/rtl8821c.mk b/rtl8821c.mk new file mode 100644 index 0000000..28e21cd --- /dev/null +++ b/rtl8821c.mk @@ -0,0 +1,45 @@ +EXTRA_CFLAGS += -DCONFIG_RTL8821C + +ifeq ($(CONFIG_USB_HCI), y) +FILE_NAME = 8821cu +endif +ifeq ($(CONFIG_PCI_HCI), y) +FILE_NAME = 8821ce +endif +ifeq ($(CONFIG_SDIO_HCI), y) +FILE_NAME = 8821cs +endif + +_HAL_INTFS_FILES += hal/rtl8821c/rtl8821c_halinit.o \ + hal/rtl8821c/rtl8821c_mac.o \ + hal/rtl8821c/rtl8821c_cmd.o \ + hal/rtl8821c/rtl8821c_phy.o \ + hal/rtl8821c/rtl8821c_dm.o \ + hal/rtl8821c/rtl8821c_ops.o \ + hal/rtl8821c/hal8821c_fw.o + +_HAL_INTFS_FILES += hal/rtl8821c/$(HCI_NAME)/rtl$(FILE_NAME)_halinit.o \ + hal/rtl8821c/$(HCI_NAME)/rtl$(FILE_NAME)_halmac.o \ + hal/rtl8821c/$(HCI_NAME)/rtl$(FILE_NAME)_io.o \ + hal/rtl8821c/$(HCI_NAME)/rtl$(FILE_NAME)_xmit.o \ + hal/rtl8821c/$(HCI_NAME)/rtl$(FILE_NAME)_recv.o \ + hal/rtl8821c/$(HCI_NAME)/rtl$(FILE_NAME)_led.o \ + hal/rtl8821c/$(HCI_NAME)/rtl$(FILE_NAME)_ops.o + +ifeq ($(CONFIG_SDIO_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8821C_SDIO.o +endif +ifeq ($(CONFIG_USB_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8821C_USB.o +endif +ifeq ($(CONFIG_PCI_HCI), y) +_HAL_INTFS_FILES +=hal/efuse/$(RTL871X)/HalEfuseMask8821C_PCIE.o +endif + +include $(src)/halmac.mk + +_BTC_FILES += hal/btc/halbtc8821cwifionly.o +ifeq ($(CONFIG_BT_COEXIST), y) +_BTC_FILES += hal/btc/halbtc8821c1ant.o \ + hal/btc/halbtc8821c2ant.o +endif \ No newline at end of file diff --git a/rtw88_8821cu.conf b/rtw88_8821cu.conf new file mode 100644 index 0000000..26864d8 --- /dev/null +++ b/rtw88_8821cu.conf @@ -0,0 +1 @@ +blacklist rtw88_8821cu diff --git a/runwpa b/runwpa new file mode 100644 index 0000000..f825e8b --- /dev/null +++ b/runwpa @@ -0,0 +1,20 @@ +#!/bin/bash + +if [ "`which iwconfig`" = "" ] ; then + echo "WARNING:Wireless tool not exist!" + echo " Please install it!" + exit +else + if [ `uname -r | cut -d. -f2` -eq 4 ]; then + wpa_supplicant -D ipw -c wpa1.conf -i wlan0 + else + if [ `iwconfig -v |awk '{print $4}' | head -n 1` -lt 18 ] ; then + wpa_supplicant -D ipw -c wpa1.conf -i wlan0 + else + wpa_supplicant -D wext -c wpa1.conf -i wlan0 + fi + + fi +fi + + diff --git a/save-log.sh b/save-log.sh new file mode 100755 index 0000000..4957198 --- /dev/null +++ b/save-log.sh @@ -0,0 +1,34 @@ +#!/bin/bash +# +SCRIPT_NAME="save-log.sh" +# +# Purpose: Save a log file with RTW lines only. +# +# To make this file executable: +# +# $ chmod +x save-log.sh +# +# To execute this file: +# +# $ sudo ./edit-options.sh +# +if [[ $EUID -ne 0 ]]; then + echo "You must run this script with superuser (root) privileges." + echo "Try: \"sudo ./${SCRIPT_NAME}\"" + exit 1 +fi + +# Deletes existing log +rm -f -- rtw.log + +dmesg | cut -d"]" -f2- | grep "RTW" >> rtw.log +RESULT=$? + +if [[ "$RESULT" != "0" ]]; then + echo "An error occurred while running: ${SCRIPT_NAME}" + echo "Did you set a log level > 0 ?" + exit 1 +else + echo "rtw.log saved successfully." + exit 0 +fi diff --git a/supported-device-IDs b/supported-device-IDs new file mode 100644 index 0000000..48effd3 --- /dev/null +++ b/supported-device-IDs @@ -0,0 +1,48 @@ +USB Vendor and Device ID List for rtl8811cu, rtl8821cu and rtl8731au chipset based USB WiFi Adapters + +To determine your Device ID: + +$ lsusb + +Example output: + +Bus 003 Device 011: ID 0bda:8811 Realtek Semiconductor Corp. + +ID VendorID:DeviceID = 0bda:8811 + +We can search the list of driver supported IDs shown below. + +Realtek default IDs + +ID 0BDA:B82B +ID 0BDA:b820 +ID 0BDA:C821 +ID 0BDA:C820 +ID 0BDA:C82A +ID 0BDA:C82B +ID 0BDA:C82C +ID 0BDA:C811 +ID 0BDA:8811 +ID 0BDA:2006 +ID 0BDA:8731 +ID 0BDA:C80C + + +Seller specific IDs + +ID 2001:331d - D-Link DWA-171C +ID 7392:C811 - Edimax +ID 7392:D811 - Edimax + +If your adapter matches one of the default or seller specific +IDs then this is the driver to use. + +Info: location of file that contains the IDs: /os_dep/linux/usb_intf.c + +If you are sure that your adapter contains a rtl8811cu, rtl8821cu or +rtl8731au chipset and the ID is not shown above, please provide +the follow information so that I can include your adapter in the +driver source code so that the driver will work with your adapter: + +1. VendorID:DeviceID +2. Link to device on internet diff --git a/wlan0dhcp b/wlan0dhcp new file mode 100644 index 0000000..6043382 --- /dev/null +++ b/wlan0dhcp @@ -0,0 +1,16 @@ +#!/bin/bash + +var0=`ps aux|awk '/dhclient wlan0/'|awk '$11!="awk"{print $2}'` + +kill $var0 +cp ifcfg-wlan0 /etc/sysconfig/network-scripts/ + +dhclient wlan0 + +var1=`ifconfig wlan0 |awk '/inet/{print $2}'|awk -F: '{print $2}'` + + +rm -f /etc/sysconfig/network-scripts/ifcfg-wlan0 + +echo "get ip: $var1" +

    -nCIlwrfg^b)0T~bqGu+de( zxxv499&b}}?e~GsX)wIHgPOt}_y}5qf>(p^_-QZ?*}AjoZjOzcfgLE^rw+#iHo8ZX zxFjS;@CO8jx(ERwN^+f}Vi%~GJtgo4!5f*jRx2&H*q3T#<(@dVdK5@fK2+A|PF`ru zbCxJ2sc+x2q`I<2`9?W(@`98 zxQb#ymF4Q~?X1LjxB=|lQJlp#bYsvA{pD84 zvUtqp=Cf-^)SWqoGX(?1tM9~WT-fVH2M0j;Fyi`5l1@96ot!>$I9F7>HUPQu*ODdk z7-WQkZ4hMZ3r7Dg@*$*~7Fv|;&f;r0UEXsTM_%nRZ60$>L1n%Kp4F?>FjGXv8k8)? zFi{00cv5?EmTYHQ()Z0M+{51p?03?6Trc}_9&q0$(UOOl%2gBjNk|s2Idh`WgUfr4 z*;Xz{D8eVq=ANe-d(Zv>P8)lVYY-AcLu8=_K`$#;_=mz4f}?)%-+m(kqkc)*vsb@i z+QxUA{A6zSm4hbP&RqdGMg%uNYktxsKxx)sgdR~h^w$+D?^rxYJV%pM)B z)?g8(W)AZUaBeNC2Gs{YZS*WNlv4vuM9{Sk6mh)}Vs{@VCE|PRCf#_UkRNkW2W&|> zrIKl_U9NelMq?BkN`78#*uwz$Lc!P^wdI(NbHV}n_e5k|Bwn~~ms#xN(5#&l!8d|)=P*lNCY+UUi1Ti@KrmFasj{R$zs)Ci!CUDrW*U0 zCA?Q7r2o?y2JLGWj!G`{6)gw`=X%6ko2@p(Zk!D~W&Y6u&8qA@r6`uH>5LJW7(oge z_v)2Cp0li(V4~FPm|{&=krtq&Fv8$1rY8L2l@l!q024jOG-k5e5de)dS>|VH!K zVZ8&P8!EJ&tYb(59z)iek5Y7l%>B047$p?fgaADh9a9U6a%+XuP*N^8lo3x0^Ujs9 zrfmb~RabSlIPaeHr%(|%p7K>u#3R!2p;T&l*bHDs97G7*2N&bbG#sw3NFUG+7USa+ zFloE6E=LZRgq#ZxB#V+sV)q+du7mHFOO#HK_!AtV8gMSf5YV~T+g6@_0c4lq4Kl82 zY9e%L9A9nYv#X*EyxacCnHB;p>LyF3Wrk8~6|yD!S!w+b$?Q0chPQk43Qu4i15Q5v zbxnCKOGEF%0W%Y>w=0(ej!?X^U@+_!!aB(E7ho<h%dEH5Bl?4~Vcl+QydGj?^KGZ-PldW(q$#_B3Eos?JjnOzZuB78U*fKKNVdk9 z!`~Pk*FtBKSKWt(*~P9DGi5{oiBoAhTOk=ohl8<<3Q{t#B0WKh6g-X>t05{eK#B8W-kg7u#^ zlYB)c2C5&<%TQv-D&>e-++evru|`Ie@_bzDjYDv26|h;|1i|cEc+q#m?9B@Pm%#aF zE$Qh?!ZRC`nO^y}r5Ng&;)jFoW}NMkgpz9cHCYfc`V);M5?{P{!zq|?2UqfZ5K63v z)ofr74snSdz!+>7OmcZ;S80C8zZnn~0(HV>3&IiuR?c@s=Ev$Kn>?}h!z~)wn6C?M zn-(9qx{3v0{|pm|MOubs)4niLsk=w3S}%X9%t@td5tw_${Z>T-mDz*KVKk!i3hR_n75`-chzu}?_HH5 zf+sFi5w=QDQr~tKh$>G4$jMuw`mX>n#iSAMEfRV6egT+8WJt@B=Eq2jAr>{t2&*GQ zKf=dWTlJWZyuTN0Ec>|VZ4KB!(7eB+{{?q#z{dKYF56gnMlu?4mlM@=$M~$9fTA1? zR8wWl52^}uMDwcz!i08_zvYI;r3;M#2sAyzgXYk#4^HNajGTTQRd>X z+@@$jXtY=If*O;BrL$ON!?g2Aw4ad$uRr3oNz>-N0<t>6hy+VdG!@h@yp?S}!8p};IhSD;` zcr`^7@CzW=q9Se%Btq;iG@6NVZ81SWjB zifI;FdJUPepA&cof7HL$%)`al5{Qjj!oXtb+5Vvd-|H*1IQX^jmFHzZRoIpw$;oy! zd7l!NW034$)V;N+3Q)wHK05w+L|ojw_KvPgt2;FRaA`34I&T@?)*)24HC=UI_f0-Munv&1p(~sl5P{MK3wwwn5h$$eXgM`v$nQ^uTex8Re4j z`IE_wqFG3??>KjA>@8;cZBHw@g47*NWjO%XhyX-w`qtzR=@(+h01)>niEm%}f-B-Dy$kf;$ zl%k10*EJJ*c2?G8V_a(}>SpE3xR>zVlVYGRon2OkBzJ;4^$oGQyo|rX#z?esCjYgEM7u`#6*IplQvbh zIUW(8VP2p`ilZJ8pWqyS#z3f8*yR;Yv{aOZIm1DlzDFi+qpm3!IdD6_E~>wn&ZfL- z?M2RHn`>(NMJ<6Si*mZkV>wAnZO1yWOwG1#AM0&68X)A1=i|y$nnM)y5S%P6PD$gH zA#fSKoMD-{O-tBK$Tu?uX0?)Ze5y9X4yl!RD!2{K&FEiQznv&`JI!p#GO&RVeOa@gak3qdf<}Wi0 z?u_!EE%l-q^+N_iK5202H>(vV!IU$QsV374@r{S|snK6KL6M)TsSQwDs@icE;2~lZ ziD4-%U)SD?`Z<#ksIftvelHj_WUPphdafqx+6^%ZL%p1<#E*?Jg?o=cEvnn4g}GFs zr~A|w!T_t(q1Ibjals*97lwq=xk#Uiqq$AYgS2fMf;z@?tDa)ntHnI#L+9g`cx+#z zTS%-9&#ndW=6 z+0WsZ7SiuAFA$O<>l^47KsP6djr4o8!9#RVy^@G;gh+Pwmv#sbo56zH_e0O*URzuI zgQ52?K$5Uyqlclj@8nN+hkFi>LbnyXC+si(dqKK@1?snL$8tX!tS0wOvomD4W=X3Z$ZmOvd_14>^Je& zARMZAG*VQQF44{IUK*w5AV@H@w*b|pD;hFz;39RuRd4Tev+Z*J1l>0-C_3teRh)-J zj~W30ndPZ(%i+_tLIJ8pRme;kmr=sRs;6<7VF1xk7BMoKkuhz8)MZcz1nmowwjk&^ zKp2af>8Y{#bHyq1?pJ2>sU@P;XR1RqJif4OD$9^aZLZ<^7IJ^lO+@`+S%QoL$)EDe zR;(y$uuN+ih+@t=3`t=N=IFY^F;hz23wjZ`8|0k`dj9`JQm;cUauLkBNjg$X1+wm zpQVojJ8>+2c`p6_GhVr^KgYODd=IBS^EmxT()*Fy`Xgf2_+~j^dL!UN6^q}Q(C%Bm zrwzsZC5C{U_Y&r*i*%p{mwwSYB}EwBT4+0?Gt0^CNC8YWev^u3wqoF9R`#UTkZOa& z87J0<_s!;Q1kej_SJE4@aZ>wvPgHB{(ejO;Zwa@gl0fWbz< z#n`T^<88z2DnxSRJ7n}b4yX)fvVG6!2>b<5#UO0FzqEcP`?zQK;dqOfU3Vh8@l>=< zpQLKejydGuTj+}m*RTM0Se6W3R=%Uqz_Ln4LgAX4a$b{S)Cn z7Iqs?GuX6uDP&ABEtcwNh(KLx^qFn?xNyTM4yv0eu-l>FEIcSy`Al{yJkllv-5h5A zxQHm$XT@ESZZ{6MZ^I{q(|*%FgasU^ZAZ)nGsB82&CxnRs2kLHE*`B^@;m@F{aTz3 z*ounDQ_eox<|+xqRMw~C>jiS{h-W8!_rMVnrFQ? z`Gy6Qvy*JyVrI+k3)o29NGt|q+D}ls@2Px{yZhiHQzU_e2&-oLRInecWyrlSx4@IdeScUt`l?W&iC?u zgN4ryq|K*0)}EhyPw_MNt~EdLjP6hY!!HhjATFF9`6IvCQ%0tUE=kr-ZjD@r#=I{-qSM_Ws3g1=|v1>-O6MxqItNcKyZI%a*6LI^PBj0aNua zN-UAZCwV??vNozBd44rF=Rz7DnN~EnV5^BsP&CK(IAGW_$~^u^Uks-O=tk(&6{y*` zL73L{%&e!qGV{gL`cR8sT|Gvgt5wjeU`Yl_jYBGqg~O_~4XGv`s@DeNQ7jqBOk~H2 z7Z7-|xY@LMY_A(AJ60ZWA<{))md06U@nurEC%LGN&zG)m3ZwAmk6rOAw;T$@pP;^j zuLPo=OIuI!F=&>9kXtlSQC-p*U}_iOfY=h3zTM%0AlM?_cTBK!O6iWgaLi3!y(}=( za;_y)$|~854o*3yYPPVweIC{=rEJw6h|xnaaY?%t==EdSpGK=>oeFQVQ8kzV@M#pt zCv)1i`mD4UP(gHafp-bH4;M&8fp^(lD+P*)!T~ZRH|s*L3g=qJKH7Q;`VG$~70w?A z-bJDW-sNyYs?hpRZ6Q_re>v8g3g_EQgev0$?;;>qt4JKRPc#+Il|ZWXASI-#YKDkv zmjVh~yJ7$##TIFOP+V1?D9R=60!0<>Q*jQ@`)|?O9!TFa&AHByMh~(`A^&|&FzvT# zzo${Tqy05t+Jsfq18LwxQ#R?Et6PPlc4|du>9t-)EKx`**c;MhB(3_k=)c z(@cfhJTG@0;VTEk&rKISn5mPUTOL}RjadkBf}sNbZ&i2`ce?sT)VLt?ZN~5U_GVr1 z&-d)9YuFa_vIEFTivJ_4?S1U*Dw#F zfck;ZKX%28`?`v@xraus)$?N6H8PvIp)o6_Ytol=Y4h@@1n$rU=dIwW^Zo0x{g<-s zmy*1lyQs9sd_m#)>mb#|p$qQIXNn8KQ`gI%GA^&$eISL%s|Dd#r*4pod4?_oiw<3O z9)I5kh3(8cCJ2w32|n5LR2mltPFfyDW4x+FL!skK#SpMfu7Mu>pE#)u8%K)sOw2O3YptB;SWH2v-#>%hL(t}4n9b})e zKI!Xl!|slkiBqLEACb|$$M8wc@->d9i|fZPf0mQ6e**J8~V1aoXbV30jS+pS8rV>n`#nf=o)E&^~lkES>q zcZR!+b_2g`+y*JzSOntEh6k*fZ*cwM3P!$X)elbPylK7Zj>v9n)?#RPoaE^O(sy@xd*A^yvP96G_$N8%gu2 zNd#kX6|hD31Uu6Uzt8x_b}m}Hzm=X~gJitzjJpKy+*|N@*E>u!9ibT(x*P$ZnS<+X zfgjhP{e^qJC|`@bbQ0p{t=R02hzd}fJ2t%w2Ei2L`+IJD<7MTgoBZ~!9#BmjcH{Lh zxzzBL#y97X#!r6}g>h5^oqI)(c za_#1E)~t&4^Uk|4fo0DL(b^V{`4DTZ<(#m&(}a#*Rcm-M$sKYphBknd?gPF2f&dk6 zRvUClz3b>0?^mg(!KMDMA~F7P-8Z;wHnMzgaIi(ool*B@Q)^WLHI$uhdzW z1_?r}9L%liOXO@Zn#?pZ467DTbj{^VwX^MXE|cWhE3nt}O~l`S@-1n1z}D^KJb=Mg zzwXy)uV*cDu)3_k{RHhWfNhmKyyLi=nqAGg>b?jw>P9Ms2-}Zf%-onDO{8cTgo&46 zEx2U=OrcTEeS0sECFOZ(IW}WO!yuzxK_Y`bD1jC+e=d5ao@outpVYoj?_wi1FEGuS z#;k9{k3L(5#?Lg~<-ekfAK}Q3KP3Nwbw(He-XKTL>Z>aD$Q$x(l8cX+b0||)&g-a6 zj|d<#(X5~gRx;5LAPgde2mvat{w_GYZ(xv+K19fp@3Zs0wHMV=t^WmB7Vr}#Ksed1 zZq5!mfU$*^fJHL+1)xj1F7FO*bX_*ZMHkzafYOoeB7S$D;eYGi&Z~eayU1Ec4|p$% z6m0R5MC}_#&KmUhM?O*rI|MZ`K=sPwk^e6WfdfWBJS4%uY zUA0>Mcdq}VtW}ZfzWM1ftL8(}yTW#A*t~w;%uX>}tF71Fz1VhxO5qXjP{n})g_&zQ zyNqgJV;&Fx+JVBFE2~Yqj)5JSCzafk8ZjmqijqXG@aCSC85m6L?s8OnP^YL5khf!f^u%=#dPgYc*aSza3 z3?^9)rdXa55JHRd^h#p1=Ti6=z@X47raD)$6e$JP4QL%hAB`=ER7zF@v`$e^p$#oZ zN{`W?l9$}Gv_l&(ne$01D3W?rVDiTycGGrTa#Q!WqgvSeHI}f~zZ{x3LJkSk?#Kie ziF|h%ara|6GuJ(pPBT<(uM76BRWt(hOgDDzzE{;1xMcIg&XBC$zK84s?;47{y)5rd zT}(5md3*OJ zg7`Cn>pQ0gzx3K2`{FMq9lih{B}kUH3H^ddk3Dp>&noeCnfKNl6s2S^Vla$KbiYvF z%tp`mSGebu{cm6UzYUTwZ>jl`7NE^-EM(Xf@#6*a9oJm@>cmQs6$-scW?h2_|Slm&lG#Rou6a`XvN2l~5%K zGi@ZxZ^SCQPGoY+mR|9wR1y$f1g~^L8?T}Um~#CU)rmNHR45{xe;TV&oaYvm41tx! z2%-HasFV{;({wWS-g)a+cldC0%JWem*?CWv$BC+JZnSc~&yIa2d^lJXkkQ0jSa9%+ z9>}QsF5bAqJdL^DVC0i|OtqvAEC+dZ4=ko?I-+PcqG%H0H%FSVAL~zb?8BcpfU49$ zRZO5N)jt4)q`_p-H|(>X_x?&EhVLJ^TjyQJUfp9lAhqd!ZrE%xVEupr5I3cy>zeuM zZ)EtcEJxg)^@eiAU>((2S(X}#k{W3G=MaXf*h(9JWNZPOo67<)F@dIvikO%%!|#FS zqGSMBu=$lLg-&}W=L&aRf{=k(O+hE^XUAY zClbH1=Fu~eC zS0b?JxN*j!a~9LgLX*f)Q75UnoYwm`WG#a}o!jB2xTs9?jACo+l^8SRwCjpHRC{bC@L$On4i9qr_&fCaU%BnBF`do6jEgy+%l{{c^h0_)qs}a$siq z&`b+zslR;ee*Pbd=N^)jD!M8o4wwkjpVC_SF|P?o0N*jT;nyra`7~sv;mBphPFi zL+z@1(Q|hVXs~stf|+)ls#Tgbu(b4HX$di@bc~F3rJYGWndA3_DNilBo}JLAtTY%S z9>a;+$X6yH(cj|PI$79#Oe(iA_wK;&;4z5rz=)BWQ0%P2#BZ+>t7xjQz;L4Dl6I1m zB^N0_v-9go`Ghz=L$49f9!ap@nO?=24>y#3%zO@3syZFFEa!C9j8-$yVEY9qZvHP* z7nN{$0}-NzJ~y_aBYpO&7F%44ML>K-)w?^&;IwVwR!!G(BHZ=cgR}o z{1k2w?6gZs7~z;WYH=%ybxceo6f{ydfIYprAND>FCHuCRq-()p*fPJ=p5%VMlEu)mfhDzKnDY3${9 z3y6IVdBI%DJwl!#kNS{WifKs2jwv9fG}fq^rJW&NDj&l|#6uY~i;=_D(0$}*0_;^9 zDUlE3i8^Uqp!>X11Dhd4WxoGzttifDK&9nW=IUT3sLcd(j#xjj@SzU_vt{$~a~Z_8 z%kV&cF?nV9>A^m`ci-DYm@F}qFj<{^ur{qFO+By<^R!`cskiQc8P+N{_B5j~`O~l) zMioN?`1{JLUH7+A1(Gkd7?TzjnKXo+hAza# z;QlmNIsIH7^(QSR7O*nDq`n4mL~Dkq`UleoMQlo`nBshh&vWp5Q&v2bKM>vsyKV)8 z1k1@id)sTbAsVmIw^X%e8TM7^(Zl9!c=6H{|BPVM2dPG1JtDLapHkekAcISdpK?u?yhj`?m)~fz3&X10aC?OIgtS(_QkCi>A8p=JtCRJT z9@zw)9D!2FhohT!o9q!o)-lVh++d-TyKfr0$m>)7kazQ=xe^Y`bG9NG>m7wCbg& za(PuRtSG-$XI)XYqJk?d!KI^Rm#A?wp3ebMP`yEuSn?Ymwd}6*IxNn!)nFz}SWIXy zLF2R{-nCuz9OSW?n;DLL0&D{rM=@jyg<;{3ZhojN5))J|N%>Jyu<1awN zz{A7-bye_Z`~?_@Sq3I6yQr9|DJ&M4LjAXG#{ACpAM^ho;TKMT5-wWpS6W?IM5ybh z;uYO=P?OOTm8H^_OdX%WlOC#j?2O0si;jVK6&)!N$9Fln!y=j+5)B|Cg_tYcr_;^R zceYF@BC=u$PJ>cTg&b2`ch3#5*+CT7{hdQhHkeUw141N%atr%oO5UYWqC8;csh4q; z&8X!T@8(j?{t;2&cMt@KEzaLQIphhT(192rOfZ`%#Ii!o^^Z^cM-YTvwJXcK)s6&C z4RHqxI)A3l#{ASv9V*yQ1hWI7q#UVoG_ygF-jIdFD1iP$m_vX^fJ7(wZM6YJhsJ;b zvq54Mh;gWyxy^&HC|Fa|N@2-3Ma9)ULby!LQ%XKuVoRvHm$wcsgziwb{6mm}p`EX7 z4r=XRPt%a`<6I_P0;<)$3{c6a;r+>*J!(1&2Q;EychD`P;!BsJf9`0Qnd2jWe>SYxbm0+Sc^B(cYZqD6 zLBfC;k4+c3Gv!>Vd}mE%mZx7q5TNf=y=ycN+}--R*+c(+rGkkt0sMaHHb9)5M`_@V zJYHm{k=$-EykdO48YxXjM%_Y<xCJ$1j#`a`=>36wKjLevr zQY%pd_wmZB*^W@9^S15Rw(a^%IE6-nxlA~5DijQJZXl`Y{i`J{LvCQ$rBeOR(>^CZ zAL~%e{LwIS4jnzqYXXXEz6YW7bvyRV6+0SlJ{j{S<#Z_hHMZ>b@d&Z|O0^OG=*Zlq zqYFcuMk_(b<6r{^9+lF~HXo6`6$X_{;<5yZ0eEZb*@Y&YVMC7T#14~1*7J4ZCVf{& zD6h~Th}k;M@o~j{yhuj|Qw(jGH^x6pKTjxHJsD1!LSf{egf8r$e_GEU?dLDE)`wRI zZZEv~;aTEQpS`afG4T>4 z2$$cKhIzD{)zGUf$rO2`m%MD%wj95YzEPIx_ZG*|AI}dyGt_fOuT*X8*lZ(CE^yEr zz?YV5gGnI8KcoAY!puXI;*@^zv-4!%A^*Qo_ZCofG~b@+!3hq*T|%&fdvJmUcXxMp zm!Ls|ySr;}4-h1{yE_CYSfo(m9 zGKDn~K{uhiE%PRDWpBxLu+5E{l)jB-IXtS7Z_BSarRGY9PCr+xW!Pg%}*;-Pys9L$ciSbdllQ8iXyW75$D6?-7!wy{Yqn}a~+MJ9pzp}KMeq6 z1IpT>=cjMuYy*7rTu#qIHO)FRK}G%<_kTdw%{4EJzqHl;tnV4X0!`jH*d)vRh+j}o zvtho6-i`-u^*x&PI2b(FZ~R|kR9+8TOln^OJ3oyKq!Kxf)UrP1AFD&j7LBbrjAtFn zunXGA>U-EopCNR3*)A$MZC63|ogQ0TsT51*npBY`M;7#YE$RfnB(PV-bx0Egj8F$h z6f39c+Q?>#&om^Zx7GpJUiwR8g?ii-<|Z=B(NL%GKNKn>s)kJq_h@wFKk7gq7F%AK z8HUVhuB1te--!ygV{7RKKaZ4z21B-%e*ezP(XUPnI zy*U1;4DC}$m(`+|+v`-Rpz~kRftxOrj*c2fyYqEzGz>;EqKUZo#M~o9o_UOU^LDAE zSuMBGRN&_+vP+GIfo)y-UUM0bl5i1zZn<=vRhBmVDGpc$!9BoeHMnjwr_i?Jwt{t8 zrJ`ubr9{O7FG(4Md-{X*ZDh4%dC6u7c1m9F>S8Ki3ru)Vh79A$QdPzM;)C8NZaI@d zHt&5bamyvPU)N)_#)w)9)$eZ8)v`{P?Xo<^YBQ`|?Mt+Dqr?&H@)a6C_DSg|{Cs2} z@eWn&JP_ZdM@Y_4hLu;j0)<$@>KoFK2+ATNP>=5P37SC1ihg1{*y}*4ea6zKh>&toh zG*IW}JHMZ2=U6R;D3&P{irmgOp~Ky+LZgg@t3Llh$|Zo3BiBUd3fZJ3qsTMfO5r-n z$<~ZUwlsq6SHFr2cs(I{W`$x=a$Z}|f|JdWlDXPMyk*QOFWro+tZ!L1y=Hb5Y20Tl zysJfXV8#Hv#A&|J(h)XQFvwpn#lUgav@d2^vc8hh=Mn_VlT<6(CiTN^B}%{(=K7d< zckU!($n|TgYHCXi4%9Kz`y#>l@IRpboW0n+ETiGQl(iX`A~&j;rP;y;kg^S@ptno0 zDi&>^R3ubkAOGyY<9X-vTFDf}{d+c*;=R-1)vRl`@h7SVJ2+(*nUgCz+oc<1vE&cw zmgy0Dl!9!`XsrWDDB!5UQ)b7iPas>&ao3DR3F@(eHyyFs9o z5!oBr0TS^Z#`i1vG+J6dluhG?rT4RbYpQQAx)Pp7w4Kf-IsbstLnr(^ai;BGZpsfA z>^x_)c#zLE>jyTUkJYAY)_#{CHv4(b68nT?4_H3f609})aH5`TcBY5kRqDy~JA5hi_xR4Y$^LWaRuZ5fWAIcyfpj)E&9g&0crZ3bOE1ZD+O-# z0K3ZUNBT@&6GY>TW1zF5gI{7loOPWuh=xlZ^)RWqPuxH_0PN`WP^# zNg8w)9g&@b$M4p#mqu1)rS&AwLzb>dZ|MeQdV1zjbilesWFW${`+clqXo&EC?8{x^ z{AffQktM6~Lk`etW^=X+_7H5BI5M_Jpk#dxTa1-6=J!WBq{U~eLCKsaK{$+D^!5&6 z2E2TwiRACR$AD4XY%#~S`8RP;%Ht4<`OjRute*v%Rv%KVw2k{m0T?}npF;$o=VU?A zp2v^uoIHirec_e7AH5Qaus`5hk944E-`jl4D6nFF!p8i8;)jX0_Nga$Z)(kOl{EqO zihv%?D9tHYG9=ceU?^+)aTfB>f3jiqSckF_Bw=lmt;U|nL^(m#iDquHn0lMb#l zJaH}s^XL+-Zk~3qKhY2_26ssSk$kjfj+79^C-`)ctbR^0P2)%qRf*?U_*m7La_L_U zxX7CPK?Ldbu}U97NRdFV|MIDAiMs8c-p~G2;l_-4OH;nD-XWh`x|maI{06!q)C9wb zjQXsj=A-ntw3^Y~5wZ_dJf5JoP=z`FwV$k!^^+)M%oywm8~i^4zqqpB z7ISi&$A2}d4^1H`J^iVX`a_ZXy9|pQ-kDWvsnsEuqpW$VZ5^Mk2e|(1cSymxl*Ch_ zgncqEubi>_`xyu0unCK7N@Z=%Mca?MQ>CdEMzEpPl@3g3aPV_TdztaNy2sHD2>Es< zNvUol+hz3kO^;cp?_&p z^4R_0q@t5CG}fc@eyz<*;hj);%8ASteRkUo1Iboyi=Y4XI)n~qx0=i^tZ8o;=l?qq z5_y^}>dv4cl%{_%0eJ*9V~bQ7f_nH-Vy*;=yI zLo%imyF8{XrJ0_7pI0dwKAq{kZ_Up*3Wbr~+RoU&y0FcmA{?a`H)uT{kzKa^tf6pT z`nhD@W5XlqWZS*%VSdItj9Rr)0$U|cX2;K6?MGF$VxhRlckd$%52c&jQ3tCK{b&i* z?{hAmxw**#>Lh&CMO%XnLr&6YQAlF+=LPQRv2C5~PtSt+A%lk0ig+O`xe%;BFH{^j z>`(QWUyuPcmJSV2TVJQ%Lj$ThF#q7+CLbsm2mv!K90Hht*$1S8lkyjv`u}>LFF>|U zffEWWO*(H{F^dadL0yDwW-N~j6KkaubpFirvB0{jy>$`;S_QsI)yiB=2fCJ1GU>Bw z)ksV=ETlf)uTX{%1~eEIt@dgBkr`YaEPX2(1JV`!Mp!se$ImRn{XUL@s1`O>=`c_? zoGKNv7*{j1_`$F%Jx1zfctaWCLmA*5S&>~?ksVoBd)7oQfL02SyGOhvPsE@3s?pOf z`w&Vtd`%U>jOePt9Je;qvBGyKvPxPzw?pgXYNex%?FitHJ{(Rk?)k<#i;ZQ;=^8^X z$$Hf?-^&gb<~o`Jtw&fA{Bh$PX8_%(-Bbg_g|s6G@eX6ejs$m1df> zGAvE(aUATlQFG4aAN}G~-@7Ihh1_yHF}G{%PszuoD|#VI_yu87jcH?LsK{}xJ}r0f zLPVOY(PoZg@$FMbwJx@IWN%&USWC~<(wp8*4b@2Jlob_vDN1KcDbm2&2=J5M9-fbP z=}^lDi$fs;YU1z1nQV%gaw_Y5NA4@4nD2BOwQsDj7v>E<65@UlWXcfbpF9>>!Okmd zJ+}YZUyeKW8*cqRD{!%#19SQmzv`-7+vPr(3~B{rSHFj7pCivnqid%8i1@UiZLG#8 z;E>YI(fD}SjzOmz-1D*{o%<=+Um(zVBH|muflY|+DD42-9}xVp5ar5yNz&RsAZs~S zy3e{HJ+w`Q{R$;V4Kyw~>r!%B)@SHnU>Id`xrnC&PX9+QYigOV7;4F$ulVh&_csK! zWIXxG7=Fr?^-q@YQ=-s@4KG=^|KM%OB5k}n@T>n5`fvCj3iRJ7-~)7k0=)(Jo)p0@ z??dL#3qar5k2}2gaTAfNVU8H!y8`h@ zm7Con1#HvIG0$_4ib1yyyBwcF!^Gr<%vHOZL4YH=*)RHQ#3Tu{EOXxVt5%W2o~nOm zpmLf24N~c9_aW}g6o@|>1nemyD1>oTJ?Hu{2~3vH? zz}mKa5L)2(Th3T0aaT#V_ag`Q?^$`XbQ4Fdhf?5o?*WZ5-5W<^|=`r+bM-*T8Em zjg%ITTHd7fo?8oJbkv(I!ETn2C#xY5+na3L9Zo?mq`o{O?XI_1^Iy>T{ic?vJr3>> z^c~NxC49&mITH}+hmAZdQ7<^I>rm4cCs$j0@YAq@_*{hCUZ>JtnJ|2v)%DAJPif%) zbn_U`{gw3<_#{mu?X{%g67_dRmKzm0a1|u_1GHj0MWR~iArca_PSZXuvytH*Y=>!GQV&zNmCNOAdx zT(a;JZBq&LO2NU;BKEh{IuS|sm{$-Gks~kMz;KyZtV!n6v^>R;L({>V2BvKxrL&OI z&C^4{x}{h&cYHrJuao}%w;u!sUL6yCGhp!<2FHX1x#a5jsh3fEZY}SE)3}H zQ^fk`lvE5d%-5s(*u8qn1TIPD9_M$Dof9TtOl>P#RqIL2?jxF^ zlepf0s6Arp#f@%t$cpV(De2R<{q8hS@5|FD#aGD6VHr`ba!3a)-@`7-SzCb6>`7sU;bOROF9q2YL+3tY4>*kz3TaxwzZM%X$$y+`5u!dB8>WOS(W>o zV#nRb;u&YG5{BHomAAyvUt_^G9OE@F@1qhHC-d&V8=|0oq!-1%H+w7eNvx@9EDElT zIeqAjA>Wt4Hy#6DY$PuvNu6^;>b6Bk87)Q%wUJOr9pH_42`S|jts3FMupL5r%_YX59)!+zIn`m#RRqW{EuuLc! z2lm(^kZ-PqSlJMgg|#v#ZTgrds~hI@elEn*pQdb?2NNZL91#n&q|kB?aE9>vK%U*t z$5rP=wZ2Di4O`K1d6I~q=nFe2+wfd6jn+(&&axlH5`z!@PU#O6Jf_Yu7Jm9I8ShlX z;)~z@0a@Jk#9zUHjYcX)@m2+HL*kyhmOQ?l{jc1IQ~5Y6QKYVZgAm+bP~<8qD)mV? zgkL8*9gdx&lbYtGE#}eFNs;xmqS=Uq>_wPtBifhN?ousmlOYfe7%Gm9yd?!cwg?fsK*rMsNR=or9iR4C^)FB6gUnT<#id6N>ClVKz z)XXe&G7DW@|Cd3dw=%riCU9casOI6Cl|oGd18*(nV`elo28cAx#tgOaI<${Sl25@o z=9b4;DdueFKPoIJ1J50v?SO9=phT-`yg#6s)~a&F@zwjZf>qrHGjz+ID)Lp-e#E@z z95#p(KPw)h-4mXX1-I0NbJp55Go$v7P>;;$s|B~@nsY{jeJ^6>c{(?*_BOe^KIl`(C?pjn|(&3(oONu9{Lo@IVt4tZ$q}p^nB~GPd zTI}7CISDIM_~uc97oqm2OhNgj{@KHLi9Yt^HA(D5pSboedG6L`DpgzE1P>zTa8?th z@(-DIcx-{Cvi?EBkEkIU5aFAiHizoICV?YyrbnvLDUpWZYw7DL3PfREm z7FE&NB5cvq1)i{8imi9kpIJP~j>;YBVYX9t5F0H!${_bBkx?-YkB}@^%^Kjp39_Dl zpg(!LR4N+Jsnw2U@Bh{+S6L1r>5Byg)u;`9$LE?F&)SN47=NWDXdx+0&F`O7bV6{K zIOH?w0L#rFqv0tU#!vPwPw5OHriOGI{HRLPx)OaF1{N( z;L}J}?Ub{8X=LZ4!1%fiv&5Ns1_C2|)4OL|IHjq5-IkOLm5dsy`iuIj1}${Lb;4z$ zr_wRfG1@TFi3&L=|JhtAU0*{yk|&bZe|Kxw#D&C#>w^-R2Sh{Bj)+nf{7b<_@Ygxo zaWHnk(a$16gP3|DZP~yp2$!tEyj*_M_H6c#kAV-0bA|a8AF07&5mr7M%@1|g+kRn; zj7i@#mYIAoS$vldr;wbW1lG;px5>!1*%eE~8tLe^owBA0_f)M*69}$anxJv({i5ZE zU$vM0<`|W*4JQ=coFG-%*1A$cpKM)!Wmb@rqQHNCf#C0~nhD1^a6!Sv$pwS!iIHOC z3imsbK(c#BoT7Y-J)kHi!IFLxeJ$!YNR46naN&CPi|jX7jfovG!v zqC^+R9)B6zgQp&UMeK8aN|kBLqNYEfxA1(u&NGJ)&ATpF2FnG``_kAYtvtgPcFNev zIBS8dXbZwiPcxGXgp<-%-*f=8E~Tzr<^dhXgPepUK_nP-#^USX3*`5?*Sq%@+?~9# zb}?_WxBK^ii0|J>`gZ^Sl=7e0{)qr=uX+CKl-Coyyq=9@l)fKV1#N^vPW*R^u{?e~ ztO5OLC4Y!jqluk;s;K!rOtx}E+H7ajE{4kpxLkL>`f5Nww)IkWnH$DbUEWJ7UCWYT zc+@YA;vKSks@CADRrXQqV11!2lf;JA0qUNG_XTWN8ngUCh(^A`U1w14J9HffVvQm( zAIs;iZ9hO6{JX}}Ke!H>j1Q0Jz+mC!tJ83MJD?gMwyq1ftbkZnEa8L@tJ}?q2)qj_JY{DVUbAtFwp{$n0i5^GTnLp;5aCz zX(XmTgkSb3)Op`|bEOFDVn7$-&<;|B+r#j2BHeLN@cQ9M-gy^w6oOE_xb{ClihNVE zbi7}K3F}9ASw`UNlSk1ZxD=zQA*4Zly}XXYTn4C^Q~tcacKv$?c$uVt@)I&!FvY?m zeGQ~W>x0J_;=P3D68=sq3}Wjck%sJL6P9@gT-OydfSQL{D~fpu2uo8$Pqt8wtvAOIHux*8{S8V4)=3p(N-3<*Ftr$m3%%>i?}zn}nsYW@lgz)U9e z`oTI5jnv>*K<(tee`QB&aoinAX3+lUpjRk)t6VMFqFCrnUUQK#9p{JDR6!kh27skQMfwyIImmcJ_()P+cS zzFX%E38H*A>~<3loz^Cpbl%=6n`M1N3^RBPFB)>GHK_{bP5j{|)}p*UGP~`(uHYiu z)d4GLJ4P7caD(!oyGjDYKsxqf67^yNd?Aob6Y~1vWmoz4)BO9_s{{e-m;J}9WMUR{ zKqDoSH&D>8-OTOz_3xkO(W)?qJ!m%N=pEYWl1CKV>=_hOEj~qAH)$S~?W%IkXx%Qg zCbFvA6uc$74=07nf9OMx=bcpJU`5R?eOjMkAW2$dL#%-?d=IeB2lrQa=dFcVTBpDN zAt&)|?QeN#fHxw*GDpBWk$<5P{u>;FfkRwC&o4B{kzXF{+aR4qhGHs7i4g`PyG!sPN|Kyex{_w8 zG+>96#_g>K%fX^FmX0R9vJ`!-?Qn9#Y$oz4^A|P47znuv8YursENTLdD1H+?iBM3P zpfcA)_c>1@)AxExj+|g0dhlLSl=Xy@qyKd>Ub3M$$Tk7BU_2|E3`Tnc0y13n((Pd; zt<^p3XAyia%v(kOgV3i>F97lshRtp9@A#N|0O5-q`#Jo@c>9Is#TkfTJ(qSZWUTiv zKcfEur3ws0aJQJ$()Sn6E=(q3bHgk-am==3S7`kdl!qNINE`k7F$)!WI|d8Gqo;>u zLx;Qfx1~BdPlBxuyqb}z2>%YLBnDb2WP@4Vrg?yJ&>Jg|U^fVX#pHrzCAEdMe|XC* zOyvUH`CboQlI6{oNh&Lg2_8Z*c@~*2na+D#=_&z_;{kgd9JD!UtYv^<4^u9(^bl>lUL!vV-E3eX&XkqddK` z_PDeFg|;8@5i~lIxNz}OI!XSh)MM-jlM<^0-XcK_g=C96C0<_x^uEA!4&*kc9dhYG z*x0$5W*HRZiVn{-)Nrp?kbm+>p^+{SHgW2v&^ zuH=;JMxfZ}o_Lp=&TDD&bm@|XSeM$_mOtodOEd&ve}+<=8ZeQ4%)GP2XbsxLe}Da=Hg6<$aEaN& zLgv+h`+06sWTB~3bAL8me?jI0X1*XJf(Wy%u+Bc&zBpd13h2OgjaePYX1zVN%ehJat7iC-O11uw_zQK|8>Wa_dBhUsf$|moh z!}=jr2BgQsb@(zh2TKt*5V_p1b~w4C71;A#iMeRY*IL4NwAiK!ECb8Vq7~7G$vZIE z_KUd#sRFjn4&F<-!Y<-H$cDWsTt`(o#tcM+Y*?jv9G<4ML*oqB>PKNwE0A@B#iMgi z%#i#^=?Uy+=$zr&J93|NCj_G##iy{_!ck|BBcwb$-eXWt+#$_&m&s zCsgT>c(aEmQ?^UCSYgj2@K( zw@!x86rZ7eath!DcMb*Zk?X4qKIInZSj3pX9_j9qNm}p_Q(0G1T5~7XBoc4VoVn0Z zO8%Jfc*awp7&Vb(fgcmC^rxm<3<=a+>*Ll7;-m5?s-+L;Tu*`5vnNHI55B@iNCMjS zPKn>mRUZXSR!emCd`-A(#zFFu^ndRR%LX2+Aps~)!7;*A`A5PqO_=sa!?zslXw9F0 zYsk8qAIJ0C%T;^@FQdYqsvb?9a>?0rk83Ro)Yi zJ;$uWn=Go#7~XN75BsIbD7XAqO|I7GDNdv3DK7QL#J7Y5JbNyq$Ei1&P9OGouXs;< z_UHI7%42}FxbPmkW#{l0-KzXujwHS9JLO$L^o-U+H!v118XrGn$y|*Y(K4YcqvxHB zj+}Bp=IElcos~}=K|uAz!D_NMemJEq;Z`SSJDr6-9bbE&O6MNR>wEbvjL^8sk#GMT z3MsK&a*)ytql41uYwgh0;Q8B(@Iy#J9VTK`F!bQ9NYHh&kXcA|sf>>Sc^Zf}e6;%0 zmVPb`7qyn+hC+FeFP)$WxD3&p=}3PwJXR1JvpKPX+y9mvvF22(?1vpBT+Z|~37QfI zR>vpUWnXo+z@&235&kwFqaQq>tj#XGgU$A``_jkPhndWKd;>^oj}T9LpoY1I_CupK zr7>tJbui@vV@#B8bI)cbLEEzKeEKtEw87gHKKZP`#V=VK=C&$evV z;?(I;oijdw>1tFt0$WWYJ3JPqcgY_?6BXouN=Hjm$i9O1AeXvrmU2amH$UZi!V`JA za4EYvdPXG2d`9@TW%|SO2Qz7p7>6t)Vvm?Z>HS^qmfvD$FG}gz2_v1nMdJe0Hsd3Y zF_o9;yiZ*%wLmx>SoUqx&5!1rALALG)8)%PrvT#_kJDwaIB>LCA2xY)Bac~kBaf-C zd6NC8SAlrO3Sgt--PLmL-PQcC&UnV@b_tv{;n!2)B(hS(ht=YohKV+rkLWB<7>7mP z0>$ZnK+?avZpO2DStY7QkP3m!6r-?Tb6K!B( zP+NZ|;sf4RT@K{_InskAw<7bQ^EKoZ9Vl&>hu zc`?*_JM>_jDa*bIwqeW{ji4Zj<$cs})@Do6uv*LWXAp!(USP<8OL6%?mAYbt+Hi(O zhAsqJlBGYn3wIN#5G7t4Q22W3SUbcmi!+ZJmff>S@MsAo?}%S|`h3c?1OHf+YdItt5E{1~fdV zpt=sdtB4(~2Q#C1Z)GYl)XbbfMqOXXSq#DfhupZm@yamYQzh6A)*Yr^g(h48Qynya zlUxwg^zR4bK%7K7Y|5f}Ld|K_w5N-#raLsRFy5xytIwVW5|2Pybqn%;E~a`y@Up$m zj`$V!8NM^Gy5pkV0d+LXuY}LcfzQyOhAHvq4Nv&M@Bpmf4^8VUsBm@3eM38D&J+`Avw8l5h>#^`M?C?Zbd#DEF=pNBOO5s0WqL z#PIfV{8LTtnM_-RvOl!@N+)>-Q?77*itXPUw!iUq;0xPjizs(dE=Sb+#DH^w{(K}f zCnM}!u5LX=rFPKE$X=JnpD(#o2eQ#&K7ho2r#A6=EL1949&bOt+y zoQ@V7A&{B#I&4*#*gzFa(|1Gia}LYEPq|zui%u0X<%<}M>*P^l%1y=;06?zih4KWK zY=4@rfup`W^ps&y>NZ3@BX5DwZxI9tS zT#0=!zF4(Mv-hb;o$D;bA?P8z);$Gb-era03CEhi2IO2<#+5}WW*JPh{FcrY*+yKQ z2VE6ZR_-DZs8w~Q-TS?#zk#aXL@*lm+qyC*PO^ukqn2=zU=>TuCX5oD&J{J} z7g!go1c?Lo8ptKc=Rno?1}<6XDx+~E%X?o6U6SxDVqWP^k}xP-22$0bXx*K67l&$` zKI@z-RaC{8g1_F&GxAIxLNh?}W29|CSLsVGDyFf(Vsv~+tZPn;tVsNtzNN;*mH4^J z5$sVU`l^8Zz2iyol-7V9{>e7GI;$Si!43eJAmSNu&PLTX(+gRy0p%3IDQlhGduy=5li z)t->zjnINvLyo-3q6ah<1Qm(=#owzH#xZP2+iKSg4ookc~S&X`W(-{LVnd*b3&|!;*=`@{Lg1`D|EdIl!zU zW6{=z+amActVDUG^cOm6kmx3f2xnF2PC3R~>n~!_j7;n}luRfTgQ^ z*979}&5NO5Y=&NU)Vcx7TeP+ls^4#3g#BV;=G(NkTE1oA-#5HKZ0h^5 za~5>_s|m7^5WiS4hL;jivXVKKXM)FW{MYLARyWUuBH!0JWuhpIAldEqNa>n%GHc6|RTT^0kxF4mfrK)H6}qw_90+ z_PDd{Qr@hV@N@|Io_a~OtFGcx)PF!YH`$-Is0~{8nW2|7465zWETuW#xRU0SDMQv= zv#a_yVc}_y)){jr=%J-paQ!+!5*u)A z^F>|K@q;^M=nA^c_J1it-MCKy&Px9W1b0dVr29eKW@HC#G4A-}0cV(ef?M*1dPp3Q zUYH#yP0aq3)Xl-}L?5QXvZ)3P^N|un_DKx@1ta>ef-y*G6vr8s0Vo)Nk|B}a4=5U6 zBNNs=64J37?7uVW=HytP)%cXtL$xX6K z)aV8eI5a~A~FZ$FsVr4U*h=AU584?@)hW6lb0m* za1Yf^1=r%GB2{D`6(Tx5o9Lxn_Q-?z;XWjvRzQBCPT-&Z48>MO$@iNdev2lbv5oNC z9x?P%M7qt!*_YeI*s8NHnwBGKF)XVXtB5+YDr+m)H#N}SQ_>0$!c6%w(4w08iq|_n z?`KAGE<3sQ4Vf4)sdTOa#=|0EXGmyR58*6O1UEGsd26w96Pij>IwfYTV&z7(J1Z*w zmYWVY{cTEIB-10>B(HcfvV0Z=A3oObH|h*1)JDaI?c#d*bW%Q)1WBqWlU0QwQ*xs9 zA$Nm8c$*xVjz#05*DH z?%h=Hnq!SD^}7l#_RPzlEv9PVaq#eNrsH6i#=iPvJ#P*0CIsilCK1UykU@a{JCnHD zhz%?bwdj`A-6YcyPKm-xQBIS@AN_T|18w8v-qo!}XcW}_CQTj%ywrkv=Lp*#>M0HH zufuy9+F!@t)n!s99Ab7FrWYvv0I!l~NfcgTUP|%CN6Xr6QTQ!U@uvFZ*^w1r0I!x3 zWHi_W!qR;5aDIGSBFnyb`$Wz&r0R#x@hCEKD&09L(EFam9AM}CG4dqhw+kc-T!yVv z`~l%+Z@y(wUY8nHsi*(R!(h0k_|B2NZ85lPVoncBnDAjnJ`i?y;*FI}eN-NYd=+XF z)In?A(Jo=ZxXPM!4L@VJRaHva2Jc4dqR2ADQ86zf(K0lBg=aO4&JEos+mAHUsw!Fr z$7GE-F^4vSVZ$EZKgKvarp?N=m~U%cz1e1S5ec@ujaE?9OfisBv3D>dj#NY7U>lT9 z(9SCaL{d2~UyXX<^N+(kwBH62chsm$?9_>a7`2#KM5|?lc!sEobLE-8C~WR{yAeE3 z;+Hk7Br7h!l7e4&zHFBfK0|y?KS1aytZ2e+Z&Kyvl`}KxFO%;elkty?g$zR}wYfl` z9;D8>^WWVV1ZThT-)mnbR@kAurSHCc9}`t-OvxdyIbW|>i>5#A`RsHZl_2Ayo8#h! zCInG+dp>_Z5YLEZ2vz=q{uzX|Bt}#<>p?*O}Om3&Zy+zd^j>Zd5!xwy* zj7rhx%0;XCfj)o3!<*66v8n`ht+~C^Qmvtr{1kWW=yFHt@r88Q9I;=cl1*0~ZzXTb z+F?SOaMo{|E1dEu7p0Qx_F*t8T!l9z(*nD*pJ%A^>&?(5@Fs!df@cePPL3NVBPc{_ zjdDA_ifYPvr`?g^0w?2(jvP1r_j4noTgjEy&)UkVwh6UWN>$tR!p0(s*WBgXE!PP< zRYtBN776oHN_KNvKHE+djb$h;mn;5>{qKvGOUVMEfzk)+bZkPH=xsUM->{nrJj2T}J8K=Mxe?VJa z_W_?PwD5f69d()fwBUr z5d-wlg8*C+1GMD_(vJ^eXk?wh>*kFdVKgjzcoD-F_nv(5uIDsZ;*tiCV}B)iQnMh; zfrZ~aoRsK+qbB$QM!3x1F|f6>>*3ofi1>t-(xItAMkai6zKNr);}2+6Q<=*na_{>} z_m`7cM)z1tE68Jvqz{!e~lL;t`BI*CHfODWI zAo~9ka1Id&FhzxYwMc!{IsX12pkM*u9C*k#z=yH_3ONS~5*p@TUnTzyIcNFX5vOd+ z;PhQrkPJ373|LeUCcr=l5ffb=j0mDuuSEncqR#J6li!Ev0v%BrFr=E`efB~UFtb3v zd^+)=9e?NLCef+pQ!g$9rn5U-bvPk*nL^23j{ZMzdAEITPlq2%&n{2~)lLW7k9Ad( zOO`(rreoV^yJhMTx}dB$!Fl+DQf0bZ?AhMIcCDM_vdPk{C3J3QOd~hx7AU zRgX5&SOLL}@Y#?cMrBHLiR&4fC;AWQ6Y=jo{I9xtDAg>V>%v78em97si>Qc-C?NRi zE(dVxx;fFR(v|qAA>c9+&$};uiCFH(TA_gadZGJNJ8`|FDbstns70?pf?B$$;49AaIE35WK z9@9nkbcW$M4w@pxvApgYOn(Ry$^3J`rG1g54;0KE}} z&eIU7feh3TB>QB7(XA+-BoAFv*Bc0?CJzVx)xWMA0lEg@sOvHL`}Y{#FbRLllcWF! z)xAbEWa#pqtOo9~3r~N>TTcj3mDzg_I&d%eu^oEJn3-{QQ@+u!i_?dE6&c83QUBLF zl#>KAHSI9}qPKY%I+r;=pwn|xx#4uR2BYy&Z`jQ#uh%+C3cY#tV~Vx$YoTkf5kUwE zN%DfgRlME{(i#SE(B3oZ@p>xz3Jo~EH%?~@Z-!#6>MXGCqLTHQu})7ldkwkhs?4%7)3xGz~<*!TiJW9q9^fxKH{UJdm0YObV2gyju~B2q6JHB+M_bPYp8|cxa#+ zkRm8w;i$Dk`da#7{N4F2vQa)CPWYZyT>Q=CjcMP*OiRf8<1AhBF-lzn1gEicS5xbeDGwXiN;=1P_?F%_ zbNI4+Cl)E3X`lot>I6W#f!YJyK%l~41M*z=HBcQJM`bCz`@+sm*L@|=4MH8(6~Qz` z%oQSS18>0~)89-VZvpmiY!5y4vzdO8R$yuhtd+lMGpxsF!25@hCd~kE4?Q#F)qBkn zAsh?i4}-2xgAL>VT7`g03mFTPJGMX_qzrh{wNRA60c;P-Hw)H zz3ln1!J5mPDCOIg7l;nx=sYkCc{j`(6O1qjiJDhQi6HN8U9xuD{aN1b`^`JPk#RCP zcx+o8J7?RW<_dLPX5nM<>^4!cLUNjOMrNdQM)aslSJs3w7G#e;gyL5~Z~R+Z5n+V% zb;}#5Ml{EP>26?~-NCNowG&%`uCc*+d2mtvoE?yI9>OQUN?v$NBdKC9~+xGo~vVk|8%M?&F@GatimC^~=S9cZ0=O?a2wApMPH+kOu(QDg}r> z2qqy(5x90DVYj#YI#%tS)!w;XS)1k7o_i#67WnRsGS$k}U8%;mNBb!UX7pL7=*?J^DZc3)x)*#s=XG z`UHDSKcOCtcx*ZuW%a0m#_W-<;D7cZ&4Ye+v(_NZ!>}>|gum3$Ue+2V`d8{G1$#H^ zC-Hhof0u0{pK^IiaxFVq5JgQfI&)c9Sq!k6~r4vx_mzt7iZDX0o* zvCG6>-}zX6``?fZs+490Jziyt0Rj#~CIN!mdFE{sI~K^x=6}#=OU@+4xsnaNSaFmM z)wt$;pXf$5bHRb4kZ14n&H{PGf+Xs|V^8MES@zmlsgsb`$Nxa**Fok%CYAdKhHIc9 zh45oj$3}!GIP1SZhU>a_ec^{Qdw4+6$793}`%PC;Jn0Nb*F?VaSHGRCSeT4Qw z4E4i4!Ik1cv2Vgvw4z-#|3Fr_`%1=31Okkt6g6oLI1jQ1C@x00fxaR(Fa$%e|F9ak z;wdl>+_kvnzS0fr@((C#*2#JuPxZ2UCrKAo+lvLqpU!xGdwfrHzY)v<7rYJ@1%VC| z=r|$tK?RTpeeSL7oUYNFsRbY1&9^*J$rA0-%aY^*4baWG&U! zg7tb;D^)k9C95Rm+V=zdt%4HaVfv;tXly}1$2V!lhojq-mHqVOg0U~PERguf(4jh# zuG23eICrB!#-qAWwkYGIKrBJna`{VbGoBz*;3BHoTpznTe2FI0r2X_`P=t>2Z+k(G zM5tw(8Z6}M-O>amwdhnr2(bI5^4W6gASOuwvd!-SB$E;ha%ZAsb+6E+`~N5~ey8J@KvRYi7(I|e zq&YXFV?OQsRbSZauVg-fB2dCQeW4z+QG5(+$ifJXa;?mL1%(ta+gQi(RD?g?Z@~qOV>Y(wR7&jPF!%coicTZu9sYKHYW3B@5uH9b44x**7M=982ja}XuXUKOIqvsn z{(xHd>IkbCu)g;;H>=?wY;9_5(|rkcu>XIZRBLp8DFMK|?}@P=S3lnz-agl^Nki$% zXq5EX>9aTPW=0Lvrw3(wMMV#PIILP!mikTNVpc8p4#I-*N!R@0F1av_D!cj+d^+n> z(P2v`74JMg%~AS&X{20Zuf#KQ&@9TbX9K6gcx9_@NsHPBtViQqprJ0MU`Tc`sc&Np zaY?G|Vpm20ARd5$CV~5`kP^rH(1fk!bGWF>29|T|ok)BKosBd$!F)?5W=rKihwjz)4vv>8KFV%> z^s~2~9wf;Tu(#`-h_SG-v(2ch$O=nR9LM~h_ylH5#T+M(9WGCmJ3#0gX+!F%ks3~Yv&73LL$&+ft(Mf+`yFV?}o^> zDD$@OJv7U{SIJQEKQPz_z6U#05dm6SXL>D=WdSiYn zg&uR$#G4>$ETj1H5hA^H^_Ph2K|+&N+C{&mG>hJqGpFQfhDs{{OjG@*=Pbk;q{BD_ zy+53+dD161VPeo4iRspL)4tM7DHG z1)B=@EFG%=miJ*d(pWThZ?vPe14EYr@{=VbrlEY!Oia1Rv(Y^Gy^i4~wy_~`&Rel^ zVD5q1H6GHhOj@x-X2p$0Yf9)e(*p*sgvMu-Pe9pZOXJ!|J^lq!MT+5gx7-J@)h!IG zlaI1mlv!uE^YLr%OvFfFS6;sZcK6Sr{k;t%h;9^MLzb?BMX+zLMc!g4#G|3qM1JUL zT|wG27OY7lI%jKbdQT~WvAKGdEmNtnIX?${uFilWgU3BQ&J7PbPC;Dm%YAf{Jo2Lfa7?u z9FvqDcGVbJ{CKc*Jm69r&!bzCP*YBjB+TT@o16o~P3{+3rL5Lx?qOE4;X+A6j86*U zA4mlEwaFDKtE*O?%07Q2Xw1(rr7`cQ=jg+NmH_8H- zybb@r3=jE{hOzyEf{TAZ(;!NG1xmCyX>>yW0g5$OUL0_P2|^3fufjq7j{9yXJBX;RufmxMnR9_Xi#+ZIeUrDuCXaXt{FsszC0Lt6pZ-S-{pgy5Q%1N7Y z%3o(t;4Xj1;J)e$Z?KPk#wegX!{chN`u23fuqj#EIdpXK6Slg;H&KGDLI6RkdxY~x zEPhfmN^nBIzZ03sKz8s?s&k(bt9j5;URilyI*||eR8mkBYs7tB6XIA<8k^HTvtIvb zdaE-Yv+>@TUTf5UDpXZ}z0vsXVD+_xMK!H#bZ+n1>6XtcyFX_Zy_wx&_lC{1N9o!RFZ$Otuft9N$I||22Xig`Y|HYozy>? z7XO^A)9_<$G&~u7?Ra$2_pom5(>PTJrej_{>xLJM)_>d{Xlen=hj-*wl-7N3>38R- zo73t4*k+FLRrv?Jm0K2Q7d|_(I0~g2+!Ft+au|M_Bx|9n{RdPSZ0bVK&g<2yd`@k{ z&WbP1#P98Ui_hLQCKcmfw)LDK1WRJ-e|}SNDd8geNuCJ4SBHl&| z)P$1Fj%JERb=M1T9s_;>{i-^MVQx1pPttD$Mj;ZG9oIjGl>Y%`Ai)_}MGzqdZ`sb) zZPEdlwB%)7_>t<)M)vr|tYfw2N^DSX2nsTUK93#HMPJ!}ul>7c-mk`I9G5v|%(%R^cdkztEkkE$X##UZg8Q@ux~qHBs_UsFp#!9Ejl@Uu%Qw$!b1Aelprp zM23^Eobq+;>&U3-7EkjD2qX|Vx-O+gMiyXTG%oMJWTZg?{aH>W6?<1_rOey8`z`6+ z(j945^+qWtgWT0k5BGskCK3W5D5*Ac$6oArAo+rWuR;!`Ef&kgbn9D3w{E z&hGdRmW;iN!{ya;(y}m84Hm!<8gET4y-E2h?Cm#hD5%7IBxJ?DB?_0^@P%J3eti{E zIf@U#a6ypU!D$oWpi0sj_rVGN%A+f{4~rlgE!Vp3n!3f1h9X8C)9ZI)tmqLHVodW~ z393OcN*?_+MP}YMRut7K4a)l?8`YmOx9AV>BQuANPBw{5O$n2gnb`$(M%uX9w*56) zR^I5jXTB4eqgM4TcQ5`%WUEGt8Ai0~G;6}sIg(E8(rgf04s zHJ8YAFu#J0?XAnxn0u==Cd2Pp(le^Pf5Z5K%{{$sOn?8c8I}GS(ER_jcuT_c&o2KS zAosi;2kOyNX^=<}SCZ{41&o7&mK`2y;vBYB-Ft=TfPPB+sqnUW@x;FB7dH)ew`S`C zMco9iIX7lLxzW-n_|#~^jUf7sfx*tg-jyEtz5BkjeOb=^j zW&VfNhhh%dnMQI7*vZT6Q?@3*a94kbVLzsi=quguLat*~tNUzbXLDnUfVL~nH&vV4 zXPNxs#ZlAcg>0gu@|N^>#i@|Q?~y(E@h7-2Xxxn}O6nN~k5`VCTt0vt7dD#(Q7x^L zgC$724T9;1n!ft)HC@h*nxjGvuU}nzJfPInujC?Ynq6ECGmJbn$L2rnMaoQkEQZu{ zGyVoN#pF4`Zgr(&d?R~}7>d^Fq8%Gr<3nMfM=(`U5QVp2am%rW z#>Tx5D`l!e;!Xv(={{9$MvM_3QM_;EjE6Tpx15|1iMaqIwT>&K&rm-rJW7}p%v+UI z*0e3j#dh=Qv*wB#nY<-G?}B}gX!}*Puds?xt6q!7mdO<8|Vs5bqbQmoI9IBwBXgm_sPc5#8dAYGj0KE*5( zBQze`FsNya4@1&$3D(pJclfSlofx=<1K0zkO#Q3)`!TdGe)S%XkF6lAK{MXd-ebu` zb}LC5IrZ*E?rQk_#x2;SU?SM2O1Bssvax7><(}{R5EZG);;%~k!IJ12o#am5ey~ee zQfw@dG`*y+srMbw|J$VhzrX1JM%DW#fgS~pFRsxpaTMuS6wjZTJAJz)bpTv;Zl-$2 zer@#WzXeOst}q`|co?RMznq_aat&?%@;l3;3-gKp`8UwnE*xnTm6ik5FE*3q{CtQ1 z7($oJndQwZZ*%X5QJ1~q<5Tao-u*HQe(sY<%RfX$imwgQfLfJENtb3X;^Y0)fsd)VW&$D z&aZVn6iP+``8Z^(>>?@-j{iuLy<@Eor&7w0JTFtEq|T5cV_o!C3M`ZRE22`SR<6zv zwuX6{n06jQ%{&apyi8Be@^RQL?x$jSzEY_g0}fJ%$bUx>|p;=CfU%m z4E0bk%bq>ISE=@)dn=hXJj%?P9Gl9Iy#%vOFJs}{_p{<*4^-RSLOjWZ_+ zM^{F-R!Uw-N}FCnw!X}IwbTT2k=-Jd1)j=(u0w#;{#w#kblRPlZjao-db|7PZ-WQ@ zr?2A|Ec0mQ>lb#9agz~^2)szkFG(AQn7UuU-lMmo%gx@aohH}YcYfx7v8g?q>@!z9Bd+rW#`;6vOV%8bN9RO;3A!xtBk`oTtiS?7cv?C_l_ z;#?U?E}3C`WrD18qiqmJ%9l|;#9 z8mJR46>VY@xd#5ipAMm~@FK19lpofkO!K!Ywb@k=G{Tk`s$ljsf zxZDw;{@O|Xmk#ZB7?{v1Lg+A9WaMn@!e1|0|B3Q_{|79(@IQ-MAOhtR;t|z@VW9M- zqGBBKE5fc;opFB@F4MoAb)HGWY1P?QFbvrwnCnN;M1fB|dG5-S-?(to>mDDOZ3pK| zHGl6L54_@W@jf*oU1KG5T01V{q-vE=8}$EAzX!hqJa0~4qSDf;zjX4u`SuSNFpPCL zzFf`L-!aQLahsjQUBu?();XyL@Uq_y-VZ8FF131k?L6<4xJSsz7^`BYC-)Uov(f*L z3rv{Td-EyZ`gZO3BD!I0vv3I^+ge-Ww5H>@E8e6MLr{PkloAXQ2o8V-v|R=3(=1e)fp3_Rk*6v z8dsjzBhpu;7dZ@K_IG3sb?_Zf6_08f1x+zLBYm}T)`M_5j?F(vKB!$SwW+X|tAztI z@VP?!ylx^{4kXf35W)L+%Vnr7=^rs>aypKFi9sl?vtPL?(@e!~!X8uvcFl_^D3(iV zLSJrb$vIIi;3~*agR!9XeNy6`mDl57Ke`q;65RyTm8Pe4xKw@HOehF-*i_|96q0sE zysOThYl6Ixdqyw`zsFV~=N)k6ZXF4-zx5JNK4IsGfr)AFwS@i(N!?_!pyA7iF~Jh- zQ&RhVf;O30d-v8Kvn-*cKiQ9)X-j<8gOHmxw}QJdB9&owWO?}|2hXI5(WToz;xa!Z zVI#GgardZ=yiOiz15Re9`ED8%Dxe>wg$nxED?a~=4M|375<0OO{ybCW7J>YrdN?uF z0Z=6z;-S}LNEgh+{61&~vxrpfeWN%!S&}nHjP{bEL%WpEih9^I) z611Pb2QNXatTvii)~=|dA^;4cfC6yOdXpiR3CiDgHa{#pZR(!**jK&j|3B3~pjNdX zbvz)?80v78;3k!~2tYzFQ{>$v+q7#<{r+sl^=f58tXPhg2I`lzMHT1L6I9ON^aQL0 zT1|O{JwO|AI$U=|h$G*f4c)Kk%;OQGUAUxdIi};5a>EycFrIh)BCwpgMO9}VPE@f6 zjGe^et#ex)uzf@*rkb)89y1-71dzqmsqjut+xBJ7LqIqpXUQ)%U2nR&kG93r119*X z$@-cAX<=q_6>B7-&>6%A$wJrTYH>m-A}`tG(((`3@@^$gRxNC6HXkXdAT)#oO2u5s z+M3EK9)?cl(HG=)o1O-)!i(Z<>~3VB_@@MVcVTVhSs1xT#=dDU6dgjAucuqt2T}Jf;7KM*kS>dP8xRLH5Y;&nOWOj7E9t;>8keKPGUZ zF44a8`x5bK7M1WlScw9j91b>>Y2Rc2Rh3L%&e`s{;)~GdX;r7GT0UTsr@ln8Gkof- zbxP9s4=WS$q}XyxF_PQFA4ypBXB9y{_!wLpIZ0@A90K^{c(w14LT)II7LuRQ%u+p7 zrH_?^W|}%`Dh~NDoQ#+%{U%wR?fn{8fw)g9?A3~_yxZE%1!smGlAEed<-1qI;O#`c z%&89xay)|0V(pvm%o-RQab6I5l_uFA3puX3rf#PfXrfm$8o4mY}4pWI0bL_aeSzMoFM{)b|E*TtRpyLlS`2H#v>rzia z)zVtS2-5FS$NKW(j{x8J-Tm)YRD5)#76c&VCV6_V;e>Q!Vu9lA@19M$Eg)CBW*tek zx-j;dr@2mSU61>3wJK^F=5fqSz!r!Yu!`{}MEEc1Nj zdl1Y=4vqGzzNjt!+n7N9cdueog{>)d-pgSZk_9#6WGRYY*0AIUBS#y?lSQSxAr}t2 z;RK9lOxx6879xO|2MPpsPArC`>XRE|hR0lg?1G#VMWB~W^Y>-hqmC0mEfw_6G;1J1 z-nygvg2-^S;AkSe)3B>9C%F~CRCab?hk&nT`<%*&+nyKVVy!!yA>J%*vB#YiduS-N zwQA^-*d^&aiSSO?HSp6@BlWbG<8opqa7=`$VK&@zonKSrQ09AOW6}r0qUq=6?_di1 zj@O`QDs;V!$h8umIyZ0k7iuTsz^`fgjVz7y(54{AhS>lNSYPafoiSxIZm|$#H1JJ* zR^qoR*A^Z7vl8}j>0ZD%yp~G;d6{j?%WCSr>sC+pTVfw+fuY-ezq1MvJmNDOFyG+@{41R}F#eWDVgs};f z2HrG?)Q%kcIy}k0;;-*q%GX!NeBr7Py(EF4REt&J8bufxvoI{T=UyNwm%1IfKdmW% znz)QyziwD)U#O&s&n?bcofaO#x;X&Gn}ET6Fzl(T^9hDn{kD;S#BqEIyNRcwXe*gD z88i`5thaYHi`7RxEeY}0a7HK@p8ZhtjO@dc=lD1QvF%n-k39>R`BA0LHHTY&!4{EP zZHtS!ERRZ zXCq_w=+-zyZrjwhAsV9R)1{eHm9<99|E7{ZnZB#3LB?lp5?Rbeex~zIAoAL{!i+0^ zW$R*5N=4uFYf$($=j^w8K%rxr*|GC7-@_1=I?9X`W+^T)kF3p|%5G|Q*KywnuTOdA zD;GhCp3JNpTMH(yf)3#l9VeqM%4ZZM!WOb>KFy4&=<^h z3aRX?^Ad5egJzOb^dSW^_IiyErSa%Yw5}xaILKMGGl0NsS*GeBg-|}>Om~VBrHx*? z@*X5MCHV9n{y~~KP1Z+$!~j^LHD-R9X_(^`mjU1LPM`2Il=LzvXllS}%AGHhSPKzg z!!TziQ81{K$b#Nb0ghPhuv~`jb{E0X*A(xNcG3ZFcySw#l~*-v+(h1328JW?W~!*L zkf?tSagaX<<6dU|DW6>6MFEyM5qh7azF&GFLx8W9Zao7N{xT@znm9KEqbvj2Of^7#Wj0|aWQM}JgWs4-(fC1?@{UO=96?CQL=`Wd# z^upf=GibeVfj;eo8%V65D7r8No>Kyzpm8od!!%~)^SKp%Lrs2tT8cFup<-(Rz*LJurvQxo^D3d7CPnNJ%QSCSrZC@&7V zaUG#`3I+9lnJ;kC#KZ8@(%XcsES?QxX2++cu_Lzm_1zrI#CW=HJ;XuHeJJ@@pHx;L zrlqjmq$W?VE#6}_kg$B79#s%x+q5nb3X43FtBa|77o}~Rj0l?*XRI~_K}s<%49)9v zo@N`)*1IavtISMt@;+40r|f%%4G(N?a&Y&N9-$nZ1e_MO0q(1?E+Aq(%xMM!tCWxG z*`p|%&!H%@gW@{e>XAq1@8dHJVtEeR;hjO|A6Ao>?L#@bazmI6*hbryaq899LHCW znbeV$yUy0H-((rn8zug_)~v&ldGtQUFjABL^g67oxudlbYo|A)Dnp^ov*{{IHNg|J z2NVZXVYsk7s+#%lwkYtXbtEv!R%zt%4)M8q_-BaAGlWCvl+kzEF?E66UDmJ2l7|sm zw%6vjvm(!eWljSA6P#9NGPs7(zkdljv?!Pdu15fEK$1cU4PS|xJk3oPSfV<3HkdkMKI_#ZFTK!rsQ&7z=OiE|G=;1 zru^QO7c{3y#KV!kj-0-!-$^NBrRe|vDvhr8`AE$q>`cwI{>P`Q<@^}0V`BVO^{ky^6!M}U`4=n#|?eEin zv|LpnJ*&_bL~+|llxN&kp(M|m3oOILciaZ>y0tSgI<#PeeIGS+fMC^}Z^$_U#aFD-2eI@VteHBHLn zdRSsB@;Wp5T`aWG9!~4HVKYw}SGLu}~WG3**g;9(}D@gn&KtdwmnA)YH$oAPoR^+?vzS^eHxDO}H;1qUsZXN;Ph z@f}fqCHOQWdYMBKD%L`LnX1$V4m;U3_s84|>vfGc2gSEKhuAB8tkGQxEUis%-wE~--3 zY;>LTyJ~x*;q1(poDcGmc8H{@csuXdCbjsL$Bbj&)#Uir@x#zA?Iu${7}N>J_XR4x zCdwFJPBms^hETn?YQEupOO?)VE)>wj{DBG&b0k+1*`MZfa9SlpM3{O7HyItN8J4&{ zA*{h1cEze95Gft8^hi$HTRr=o<0nLxUq)b~(+Zm4QyEQkI8@g}nv{HscN8QtWkn3T z(6Sq86;N*+_aOicF|fOj$PQW{?`(uIPPI_4+wel)6vvp=`-bP|h00e=8`9CHRuv?HiNF?wd40OWpahN3^9w28t( z&NQ(d`&G#>pdg9GkVyH=NZ#YX2>2`zbL_G0#=uFjIRzkQ-d0vA+lH`drw|^WZw13e zcU8!i{#~KJW#7O^nm)Z4avVY`wB!49#-)l|**elrn2oHorg}c{#}AzlCF4Mfx9bpw zl9ah<5ft(a%#YxUWtXW2TdGvJCIq1@H9gr?v-3i7-N>S8)x!hnUbChkWb0)sb^V%= z9J6Xi@VOfs;cvVhr4>u{eO+1J6}|v@Z~LQSx^in%p%V&eoUg8OwW-k8IbPKG zm%_h+OaIlNO7x#h|81cW^)JmCo>k1Oi?9K?VYHcdWz1D&4|8BSI~XXAOIvetL;3qAdZV}iTiv8Ke0y%Pf`uQ zGmnZy2gcAh*VQ+{ba9z3bg{$?M5QhJ1TYx$ir22 zoYEwvzKPs-&t}}y_LZrPla7r}!iN-P>FeJjGf1jE{)_-iJllA59_%tlj8vMLqM}pzZS3AOEN)JW_%8nS7KoKlG4B z`g!H^JQuc6zv(LUt|N&`kB;X8Sm)@$M=VaNucZMB+KRezjdOQMCm^BE=Au%eGQaEg z7ppI$b~k+~;)3mU&}9di8E(QG{dy&k$?AMle&}mm!?rPI^R(lYt?~f|`Z$)ft~$mS zl4hwO&T6lI?VyWg8cyf)!c z+?f|%c+{fiqCutE$W@f=CQZ-MMX-bFPJ(iaRE_n#Sa2Q5!kC}l@(@?s0{u#}qsSb& zed#*NWD|c%(&gzQlgh@GSf_Tm`Zlv;Tku3pZh!Hqk$F}0Y31eI_P-teymI(`#4-5C zTaSo>aS7<86W<%b6tb8+ z%N6#HqUyqDQyn#hAbF#=X?>|-O>5^XiA{T2qYYh>gSIQFH@-kMbw7(7x2_O0adi7%^VkjYVO}B`FoDd2l{A?FO=Klt%ii`2;`frO_ti>78=5vHDDPhpPU+%)A$pz6X>?7IB=D}^J*7Lw0PyvEc zU)&#m$54)#o>Z7GTVjvBgeRYy$>~`+w9Mw^eeF2x5^o|+q$HciAS9tKvd!fA7R;cq zA2K#AEs@3^R=#xmtqQrd*LA+$7K~)B-y{Zd;!k6(#m6s=$1^S&#UaKtPBhG8-ghFpwmQ5S&*QoPFEi3Q?D_t|j_pF(#O`Kyh{)#|M7=8gc=>sCo@3O6z@#3>_% zL#{{BNx>&0BHQH*8>=1jDIcvOO32GTaF7g`A%C49(OW&b=#X~Y({m;#Z&*JMBIhfo zKkNIBy-ILE#q=%KywtoRrVrqn2#%YGLrJSQKY|>`e~HpE>PUjjojzRc6Q5q0=Mabh z;4zy}@a7BTXA+Yp^cbW5k~&RC39q7k--{Iu?Q+Zl;0SZAM$-)>cp);zJmvix6= zBz{HlMZGRpQC`U45wbagW%H5Nal!wvm+S=@V;bA+xMko!_RAy?v1QvSR%=SjW#5$_ z91(2bM63hGWFy+6%w0P?!q^Q6$IonEi|#Jf(psDUoSz+mc#9} zJAm?QU8%Eb?9+L9Hh_i%987<`6Apy=ji(?%Pa_WTqf7cks+DXre7Qr`C^I`!v&76N zo3J)@GrSV4!q^}(7S7`)1ua`m;nKh=A`=W&a5O~z=cSI;mGWYJ99V*7h;l!|YQfDNTzFk}ArOs!R)H zq8Q}Dm<+elW5Xjek~8E=V)?Hf4N4%faVb>dvMo`E=Rqf0aD7~IKxa`BCC{aL<#uwi ziPz3V^Tk54*sg(uJOg8##MElek~<4HAT@x<60?UA@{ikpBEIYhjBuiZjOjeHvyoh= z02K*HQELQngbpwR>d0xIboM?NnL46hM@fVyH}u*l4jp4IgH2yoIU zC~aWK7$m|L#sp~I-G9sY*K^1(Xm;{Y)@{AB(?Y|&hp95?q({DWku3Qdi&kHpcO=3% z>XeSZ>_1}Z^OwKptmM#Jz_(2Wtd@UtK!4AFU(7vs>73^7BdVE2VM@bW9=T8mKI&Cy z8Dfy&i!P-hGSr}Ml(sr>wkM7jwS0(ixmHI$&QBmhP#__6A&>JxMs<#HY1zNl88OWe zG%4I!w3;#i)?5|C-c8qucL6Jye0Kc0bE!z%e!n)4l6q`j(hk2r{{!kv)xVs0rVMK8 zJDX&C{tp-MAZLe(cb6lhX*->c4gEN0D0BT0-_Kr0pI?o`U0PeU&= zKiSD~=@P@yCpQf*)$U%+CQAJqm6gQl0itbZ+<>z#Gg8XLwP+$K#v*!S4z?01>c>F+ z%$ElHAs1~^?&wBpWQ_fW>;6(Wmnt$El{i;jt54su6Ur)EDURQ=;Z;AoO~2cN7wfkz ztthh!+en|{d@{DJX~-!PI+0-JwsK_C1r=GC@U!r^5(_oU7DH%vAt;>uV++F)byPtQ z-0_++-kp-9-=>>%<;2Wd=@D@cA>IpPc~sUlTJdJ&fb_vFHiRg&;uXyA0$!u%R>i(9{Kv!Mn= zix+oms;k{C9+}u)>j->jA*89?i(vT~q4Jftt90C7p^sWWjKiJ#4=B#cu(trrwAaWN z3c7E7kF8XR@P+Q#X?LramGP@peY;NKI`wp|-R!dY47W9%;G`2O5e>y|^bq^Pen-;S zao;%EKza)4%=Xduc~TC}DVnY|+TYZJ@O-JnOV_@0T!!a$!rF&I z>uXG}HOBvBmiOgs0jHyE!37}Wq=-S58jj0S&+H#&QmB6ze{wVMc4Dh~NmmI()+Slj z9#{jCu)|u}iI?cVVh@9{P?=vB;x-a=2miIFCLxj`G2sled|lo8liZL`Q1n(yZ+BTlyUw7- zq|;pDWcy79zh2^YG1s)|xvXm3fk6s=pD^t%E=9A2lQ%t0=ku>Q6kgv-r zk6br#Ghc_5SqE}hiuo}1OHvDKjsL9D3I)w-NAm4S*MS&SdT`=Ml=3Ql;`cD(_~q~| zns;jRkQ2Kny}UxPI~#U7NC1m#b5k&%UN|UAFFRhXt!7XA6Eq`G2+}Zgy0HNHZH*mB z`QA7)o$dmnt?XS^X}Y5T)>`o?s%z?)+xfNoIoW_aC0Yew3bzm*9#NhC2b86p*Qbx= ze3?dyz{I_aG6EK&jIjFjC<$h-bw5HoSxmzaI-+q4?PdXQ92}-b9C*{>T?uuilsJr| zMejo$uL<7gnvaf)IVWgat~%r~qbiGg&$tPTSS)=0Oy}4;K4?^6%haNcuHizA7I^6@f2$FkdMT1ojD<%N}oR$^E$&c?? z6SsApRW+OHL6H%z@}EbojT*((J!*?O(()+8^(4p(I(*CN6AHllDz;235FSNT&C?FX zYNkMJU1QI+rOi6#GI`;iE#%Gmgd+m-jgHhi6_KwTGNzGQ;%bh}71ie#g|mSAk#_+T zyu7tX`iPIS%xx~tw5?e#_I?swd-h1dn5+k+lrHrLA#EqKtJ-{Q+t}$pi_*j^)lmz6 zn7Hn>4Tf~ULY}Rm1%Fl`0)BKd11pKzorIjFv(9K;DUq!061N@gK`-+uNndyszZ`aBI51FL+*vlVmVC2b+U^2& zMjkH8=5wA@py$&X7oC`Wa@D|jr+lhbm3&!3bE0okG=Aq<;FxKi+D+Mr{i-$ict6MHs|-HAnDXw>Tew)d`jd1N zO|^!K*vnUOyrgSxJl~jVpeZ%YtDjh4SthK=>CM_1$%^HYJ3hzA8g(SRaK?dG(Vd%0 zuPEto%eWokBxB*I z>*&#hjtm?P-4ou9mz*1F3L<8S@D2E>RZ$jW_wuV{e*{-fSWN2Dl-zVY2_G(su@vz_%6j~mcpym*-+eILsgOZ*vf*ZB^lR_*o;4VORX zYc8+e1koLEn^b;VZ_aXXeK7Nv;WKg>z8nM7TKVW$&C#ZcUhvoO z9~aeO-rE%f_EoYlw18ewQz+Eu->yLkBPiI8OcDZV**@h(Q95^X;bVJ7)*KVOHkON= z1I@Z`JkAXMp8S%OzF6A+6vW2DOVa0M99QrvBZ_2UpQii+?c`m4tD042#s*))OCD3+VuObZ;i)HPuAR0SMxXg9BV-E~~1oT=dV zhw(4NGmjQY#6*2GtFyveRJ7XLZ2>q{0VyV>i}7sy@QPC)Jve|JJy*(q<3Q~zADz5AX={Ljp=V?nbsuX1U4+l{tA2xiE)VYT5xP^Sy$~9=Y(xP&_s9!dSN=+ z21_BH8J1^{0DJeGx<5-WBIlf}+Q%@6Od_D2ZgB-m{-7h1i@6TSTxA2ak+w9JG_^8H zP?F#Fn=mHc`_ND_G7CSBS1rFQS&MY5&=aA753PT=KUFXK5QsbW0Q~@!9x(V|j z{REyWNuat8M@puozR3r+Uhl2Syl<7r@i`qbUW)c+f^)V;8Sm62mL^Q7Wsgo}QUc~8 zGNRGU=PRntTxEujue*1gbtuO3bl-D7olx_A$BMlUpRj4fh9y@{jsmQ+2q&pjprIK4TnT{XMS!* zI=u5cRfF33W{y$`>++&al^;sABf71{_1{zKd;L>NupMcQXGa1%Ga4)#ZdE|bc(+E% z_6jFDnPieUgfmbI43R9r3jT~Atp_-Dj!M{VK*hQsEJe(O26 z!j`7|95H^jqpUbgWo;}j3Vz6~l~2@43L4?I?>fAO2}Z3&?xNMu?;I1w z?zZCn!qjJt3OrW@%s+)C*3|mK`IT+(3auQ>7ul_O!|E(`VSAuc#pE~dSZ1a@PKrQR zi?ZT7)u~Z~`T)FGhz<*hOM?Obk!8E#n6OD_ zoykvRGsi>B`Gf<`u}aLdir4<-@H)fe`^JjmeIwSuzJ=UT(}#Fx0NaqZ0K-sqip=d> zqRiK?zlw=_=oCavN0D?+><`a(qw|S#hvRT5G-P1{yK=#iZX)p+I!IQ^qzB;56_ z)bE_hmvjbROmgB=?*d$D)d;*KTa>J*tqf$|FO@6&*nAS0hJ{YrNUwn_H#|iOum=zF z#~iHD>T|Uc0NzZ13CT!+NF-xZb>Noagw7vOH}6xJ%3>`Hz^G?H($$N%As>uyX%qj# z4F&U-$MMf$H~*40G2s&3F@Q{I`ieEbPUy$h*MFgf`a&Koz<~p?)W`1icBk0C*IP1QFr<|04uCJv2tM!Cu* zoA=O^_%fcQA@(PQw}e+(-TIz&uA1|BI%5=0+@!OoJ#zqn+QMw>IUGYoNn-CBx^7*h zMpTL|&QzF4@xBlAtM5j%Ra-L3CJLLxv=Y)NapDG9_xq}J)OUPBB&5&g z;yvEX@$w5-AXHgmXru8f4WnjdSFo9NvPOyhMV+G?V%oWlpz;uFxgYm-!F9*|Q zmbjPucXNFjhoS<1Agt*LHl!rIzh6otnIpy|n6EqkS{<^FdLL{1o?+WeABv$eTrkQq zQJ_YjH~6jpbsk+#Y`ap(do?e?2D!R}o-CddJ~&LI^o7Jso&CycgH)n)X70-VmStI} zQ2>TpNDI9IrHjjKX}tgwNaf?l!RAhk(wgBPFk@3Un&|I;6^o zyw{n&wol)3zSH6J#2l-MvixSQpX;yuE$r0HyGk$IzPqw7c4&zTzwZ|?o!lNEtwqc* zt9wM?z3*iuLT{#&&H+A@q ze(eNdLWHV(j>G3_2E)oy8S4D=Or<+uYc`edh~fJl6e)DGOiL!p68zo9OahC535=>S zX04^wiVi}9h%mFu#;NYIOJbC{HH(K9+-k?nHdeA2TrX?6x_i4N4KQ@wlYp9wn`&{s z47Ms(vc@9yivq%o^>Z=)AYob<9rB|;q0KHC7Ydv1VrNm~7Yup$7&tht@*gXfhu!J* z#hg}s#--mWSS{rD0@nl>^l;|m#@6D3KUY^h|4b81HRuQ}AV-$3xtz938`D*Kj)(WZ zOLmjtO>P4{CKJgxynWP_^<>mlT9SX>f^No+KFKt>C4bT@kQv0x#>~dLQT~vBpRBII z8(@iMtlXEk0yTwZ^;DB50AScZaW$~HNMYL79;?r=V4pC{9_34Q{!0=37sT{0;ND*_ z*}uVm#r_KagYBQLi4$gT^7jV*wY@iAS-x=HmC0#~!}=TTC#Dx%->5I*xuE|Hz`yj= z%uBOKeoy9!L9!^jE@&v)S%%q9r@LX;%oKATGzBkW-2lKc0NaJ=*&yN z!mf_x33E6ioNx;}3Xlk862u1+%eokmrCiODju~ZnrcgYVF|AJ5u6#f}wfkT&?LNB} zKZe;_;%OJ6L7(K%nGrnvaEkyin>~w3Ff2CeSo<8V&54>4*yP|7Axu^Wk!Ta*xxDq2 zl}KKQ7Gf0(FLCb}nW9t4kU2z{;|zS*Y_{!i5S$XqyjOOcDm4*J$Nxw{G*z!pX_VYs zOEAS8#3>S^3eT>kWY&2t_E4py#lMozF-?|dc#Bx=FQm-T>Sw>9xxw>1@duQ%Z`JE{ zd#j&IG0`by&HuyMTfoJ!G<~CsySrO(x1a%n26vYr!FAE#?izFIYu|l;_uhe>>Hc?hb?t1;Om|IpRpKoVG`@pZW@cg5zPHi6&cpU&M;6Ko z%Pz~gHI6z7YG1F3Gj0l!8%NF>wR{qxsxJHM4znBKID=kGFh7Bu!x9}QJUS6vh9aVm zJyQ{S{rz8t(~&`xwyJbx-=ay>11vifX7N6_;iJB%30C;v5%Rg%g#cHNWi^Mox8wkx zXbu~Rk4;pcBvD@xf!Pzj%Sw+5dxn|&7`c0fSzSG)xU0g{FaCApuLsGMriz#%Lp73s z#qm21XU-evo8#NM#YgA;FEURUPv>9Oyq>?DrzzoVkNht;`}YiPD8dd)&tB$5+^sCW@k}UCOx`8wruFmc`x^SIQ#}t-%v;NG~Q!H zYdL<8nO%g1Y`;@_`cB$vai?_CgYAN?4X+S&OFjRcJ_GEM%Ms*chpx{uEt9`kjQ{D7 zUgK+E848psU|*&|ZE(d`qKTTAR51N6`n=kFRzAhBuTAIUaP4FQSGvEz3)-&3@~q9~ z>izF*tbW_5%$C}1gf)3ry$>erFtXDP$Z*thYpZTdrPvLqYTxuiPRC7mkDBclnFp$W zafW)ltGd@z0!@&4e8O&9?|_rkB*ooW`Q~AWzOQUJ^S1X{CCVTVQ{1+uo|s zGpfujao&*t>(oE6#UD5kdQO$OEzUa@VEs3>=6``F1FW+jri5;D|AwcaXL--m(0|~+ znM^%1*%9XjsQ=~-P?v3c|KSZZ2~hvd`)_Jh=y~3=B!A$sI~Hfw8~a~-4`h$aO~v^K z^Q?vX_r|*66{Qp57n!5EwXzcN%y^{G8k_cJoUGL*+^YsrngSbJh1qE53WgiMQt)rkC*y7CQ%*c7 zh^CdSUs|Ue1ujeR=h1}(`r?8aLKb?F=R0Fmga%|M<5_+Dp~{GZ^tmD&)9Fu&yu^-7 z%A9W)JWpBO&7#%&cVpAG6A^DyulpC1&cX2;xrlJ`&RP!NRSnGn_rsQ;Nua0!M~=k%8KW4PGxaF3>trK7P{BbX_to2+5LrNw2HuJ;{b7B$cv2*?9$KZM(1bpdWtuShd}iPqjyev;J4T%g~|KoGs*PC%p1ND1;w+y zL@#^)@(2k<)fV;(U3r=dkE}|b_T|Y7HAp8?-zDDG&LsYx^c8b2CF(?U>6KRRTi;S` z*JgP4fUKV*1!&6gHuURE_c?3mW!p3phU>!&B_0vJ$kO=j9`x6%`Hi(97YBIY8es{- zTCXgcY9n4@aw43W1x`KqeRtl(7Q-zy-{GbKnzY16Zxb_74;dy3S$n-<3=1Em8h-+T zv)Bo-Ne}Mmm@_#S=ht_nZ_DV3_!VlXWKg(p`#jokq=dd%7@tzUk;z#ihP+0|`^=A3mE zq&J_gFR^T3g+%vjs>t_?N+zf1QZw;Mmkak}x9;j}Ecfit1_IA5^3N z2*)wa#hx-oQ!WV7!c4AgPeTcNZGHN`JO?6Gi&KGb)98M#g54>#0{-yMva{E(=J23 zLDiNoLT0P>MfejW3=VODG-xb`F5HL?TrFs`c#7nPB*`?^EO|EaGPq%JEIROO!hlZE zF?>FnGg^KJTK}Hwqtn}xyB~7_pDy3dxju3jwFk;HnAz>V(oXTNk;^vMgIW2OPUWM< z+d(Eo@6Q*Km91;5Yzm4>*s1Zc-F6}ab%H)u*Fj29$~WYJDKN{+M zZs?hEIP)7urjOP@$J6pp4}X!z!Ap<-IQpOlrQy_8k##5tl5P;%#qzn|IZlW>_e|H; zC~xqs)-D=24et5g`6)p?;1$;~zSFiCSY~~pJBZZfj@@&1keXw+XhbIqZ2Ypb%)NWp zanjMvHS?*br9-mYS|P7vbL^bz@ts*V@%x4LvAq%kyLrB??YM z^7?PODwI3Ne%AE1XLaya&xK8jl8T3)wHd6V9HOoXP?$J^4`-cCnv-gNeQE2DJc)E> zM)=+y)*KR3qga2)Mcdky8tf2l#cN-Lu8efUv}Mi6_fjw}=5f%MQZYd-pI@Dod%L|Egxqfv7|`?V;=0LR7jYM7pIWd*y}$!yrO4zO1apksX19L*Pf^b&77R}OcS&0n;|dAtm;AgrG+u?+{jT($G% zr!E+hj^Uxn=v3;|@Tc(wx#@M}j%IYhYE>H2am?zHH&f6D4ih0*po1aHy+5!Nq@aJq!dHANx=HvRAKF{c&;Z%1aTMC3o2>) z*-V`t4*H}yp)?-OMK}66xkmL8#Trlajik86+vW<_E&)sAg_2DA)B}F{*-Rv3`YQ%d zBx0Q+SA5&lci6_3QntjZI<%@8B&Ud^aGeU9ei;Qj+exyWmy!Gthb3JKp62Y+Scrk` z+6@>@p+81{gW4+1VA2S<-dSP|CKbtr9M1|wpeV|YOB9uG|2U+LM|&%2^idpJvcd0K zY!$~iZP4l42kik7O)V9)KYFd7xov$=*SJ*Z11RI?oTrVu4jyA*F?dYFqVTZZ0fj}i zM?%9Q%YP*QK>>nil;Cdy0Ii}hulD#K)#fN1EA}{HmLlc8-(4Oo)tPkr{QIC=XV3!V zbpHkyYk;zae@GVVjF+`5=lL)`cRwA5YfmrhBJfS%H~JR*`VI#~)viygQxyv>+}{r;f6i&ERrA}J5Dd| zS*{*mmZDyXp-(9PA_0R@th6=zXNiK7iMAK-`o>99N~%-dx44#~X@^Eh2#9ab?_abQ zflFEFd0Xn&kqIwTUx>b9e#fz}fk7h#GnzI2!+hJBhY%Mj$#52}2QEM7$iY{}ZY2wv zXmmfy+u0iqB2F_)TZTD6>-y!+v|{5Zt0&-2h&f1BwK0T8YH-hqKbNf)0J`{b{i<qrcSnu<{s;blfh$_Tnt2 zn`hd0!A8-Q_ZUZ&tyNrU={wsInIgYz!lsIlerK#M8>EhAa7~m&*u~bIi@H*s{S&RQ zszBL<6<pVGrQ8%4ca#qnkym!ld#@ zF-x;4@(n6ROWria8qM5GP{7x9CqZ#oia3)ElViTRT(s_uSQw0!xgJ&pzg_R|yu@)v9hGi z&TK$$w&T6*|N1xdzn1>*b^q_Ba=TxYpFTdZUVc%0GR$~bx_CR|<{j7{X#J&Fk3OW% z)ASQvcj>;+&yvbrBf)q}m`5cKxUU07(74JHuTJ><8p0P-$cmo&)pBqOpHIL%Z(Mf3 zx~wdNe0tmY$1slgLbVJI7u0?YH{mq8U2k4V6s?geHk$2a5A-e5b6TOVbdY~j3=Q{5 zFj$Pv!zSGQ^rpNPPJ0E}!bBn^!-gZ5A%L&t!cDEXG^EOX+qw^J+V76icE-VCnG`P1 z>mhQnn_2B%0KVn3&)6|$g&{9pI>~fv87a%4quPRAjuL^SAR76rgIp`K7gEaXge^#d zYX(_T5i9NsO+})LX;J$%DRVe{&2>C<`cU`Udb_c_tcCS2e<&L5cd z=cC#=)04qdjh1{v>(DxD`dNZ@chR;9PLFV{%8SeurY!-sPB47scP(w*_g%QoKgW6u zUrSH8-Mtgq^KEgVQ%`8ewM&bI=qUy%^vrb`OiBxuh+ku;%9hR(fVn(zH%AW58gQ1o~rnUiMO{4XY2b_8hgwUU&9;6((scT6G$IgfVbcd}+!QYhQ?{ zrW>613#P=?0*mE^LAUW@SPNxO-80pD+M3J;O!cECvHW^YZgoa;0rn8{FSd1-qqkJ* zlG#-la7x21fx28LCTI1*MR3tyB*$Fk9ca4 z{_T08?*v$Yzv~FO>>fKHTi61X!unO^q^%c}S1fVny05!!zZo@6(5;WvNv@|Km_on((pGI+P84dJkwyfSE7>SN2ed2nOnDj@(t=2G%x$bef7G_EV$676C-8^o*3 zp+#r+EA42&zZ>{QZ!B0*hnaCW9|ak-u3KSrW@K=HNQ>nVgr@JlJzG%+S~K2tt@Hsc z`}gyeOx%F!XeY4a-`DT@kD~z%-q(RH@CD@2dtWN&C#rtEirjr8%3nU?G5qZlmE*_> zZ)TN-`VCE~l}cBES`&D~B8#WK`HG^1aDpR6JVxVYB)WMmlb#2obBtB8byHc^sh$tH=bnOE^-DScU;0~MpVk`T zP1~|Af%H&vTci@$pgYZKv<#YEYAVbIfzCYC@g1CE)z=&iF1~ePB?%laoZi25yn<+` zs`mOwv*DJNiA^VjwUn9OctF;oHQ9d>i><@#wy}k4&J>ajPL;r}D=SiCpeQ7y*-2dK zWMg18FrGMH=lllUeOtTkKKA{;?Q)+BR{!kUUAM+FfPv}%+r!&)6Qm&odJB>bEG6TzZCO@CF`{8x?UhSm8$1cK1gKR)l&_x8+61t+Bt9%R$Aptz+C>O6g zKYwwovk!0wFq4{Pg$PbU@!6|^!_FHjE$@`jNdo`slOgQz`NC)ugCCao={DJ_Y30Sb zz*Y*a3AGFELX3si{AJ1ELviuk?0(u2u z;*Vv7_wjt2Q%nV_g6CsQo2oz+{1v>C-=J%@hJJV{Mf90*eDyKpdMxx11mt|s3m8=V z6GhNQxL|S*z8VIoFGf^d0>40p38<_&1~kc}IVf5*h94BkM;(S=q)J_Y#WXj@6s*)b zMnz4d$cEdG?mGM|ZUZ3hF#5i^Xkk2;IXu&A1->&>?6Y{$!YKS{0nkZ;=<6`Pehk6> zC?+XPzKs~JIcdRAL}FeUt~o&5VPs%M;Q0{oh9VztBK~<4`b;eGrV=*JB$t~CzNP|0 z>6D8U2D&x zRh-BQN+OA#^s~81^YM(5Hz=cp zKI^u~|RUE}>|BEFVoANDT-- zu1wyC&ew>HJz^Ms76}Rh!RN~`x%DyOjggqz>s~!xs+0)0(({D8s_BxzCmj3U%M!p!&bSW-oC^hzpl)c);eq+mYf~-@H*$d3ag5oHSzJK!*a^shre^f;}x&n6D2&5=CWqZIJRML>+#260+M&E zAq1fxMX-Ze3T|p)tnj_-QDYzAJ9ETLb%YukC{VPq?kkoA6uYSB(esxmz_9A7>kYX< zCKG00$4CS&5~a#HMSI=Z5kX>%J*$ExX-xLhYHU8(@1$tP?zOoiuhI)TdXi=)=CrMS zVmV%h>!<^9jYx|0!_|ggXVLI3F1TMKlY%)NW>qCnmS) z1`u$Z+)whB)@bRhAfi-triW}c9Cs8R*U>QD#B#@u-7?7Q}t{$F=7 z(wbgYoz%P!0-<6(qyUP|0=RDm^coHU2rdXbM4vYp9PkW{gjvA};6`2D^ur&;4nF;( z+JK*DaqO`v{UKrbSAR^*fHnDV6Z5}v^gMv!+537mMY{dwg<^en#S;d6quxh6l&?H^|}ryDa5a20KePs{RZXMp;%!yi{DFu9bIjU$iKX zfY-aGsEzj@HtGBA*%SXilMtWhAbyzn3208iDVM~5%t6G? zz@sA9;<7_S6ijTm3?dL7Q-#C9%hR39JLOaHr|=Q0D-gWccH6xJ@AdEAkzMQwr9Nm% z;y6;r8|&jqt5R4N&$#I-+qu2m3h%0-aNlX3CTt8}XdY6JRu3b6jsIyt2l=nGf?bi# zX@n>dE-ToVm~X&23-H8Qd$8+7iwaY!kaor}T|r#eAZIeL0SBYsnwOZxF_pKohSjy0 zHS{*~fKxvsX9{vZm3b~^Et1%E8`*W6$Gh!nxk(xs0r6w85+qhv@8NUpS#t6%vLXF^}|h})-9AB+}d`lRq`k!4&7T69k+ZRl<> zyfdui{1%L9&yYEy;}il`HW$F^(r3rb!Yb!8E=mIk#`MjLv%huFQABkniShcNgdC znJ3v#-G1}uYMZA*kE(f>Bmr9fZ@ES1U-`}NTpnzf;Z3Me$^Cd#<;S>lkFR`Pua%l^ zO`BYKDJyNSq$d!rv*rFPGS(11KeKe-d?O^RFxF_FN~D|*Wi+Q}w{K{)H%5@mdNm{T zl<>9foOJ1li2yTdUUm|jgK7P~;#{SqX2Iv+Y5TIg>2A9=IsU|BpUto0w(*kR-ndaY zORbRQaPKXOB?@NuukdcXwefK^cU4W4n$N?zxC!f)TQOlAxCyfm9-k_MKZsTw+0upV z^Q?WKl|g1u;A^LZ2PrH__F@hyHiPQg7-R`)_@cS0!=ue8N!)!Dy7Tnq!7)|zTza(< zm<{1_I`pK$JxmChCBbEC2cwn?^dETBNhAe@ZA|G4jbTRm1@yz|#wTD=b!5&egLD;! zK!58uf|EAc%WBN5@geQ+9obR%ouf95fM{THLzP5gCr&pkh$EN3P+2Ry!#DeK%5qZ6BL(f>nwqUvTT7%J8($Mm_Px+ zk}rnq+mM!_C6wq*NB)ZcQRDq0@)!(xy;-_y{Rk}rtcdJwhWSq*hW2NYwL%ZY=9+`9 zA6+l_KJPP;!me=(3hlD1ecDHAHbYJ?cuJkgd5d#jU|J|mX7`QSK&jWOPz#v=sg`n> zrzQGSco1t*ToN&0E zKEV&9e-Vjea2rCIm_5Va)ksF;>(XX;%##Q!93n3WCykYk&}bX$n5D0OPU|6LX%$vs zkmO)O2>GUw&m;pkn%a@U^-^2bvpEBCJvAFkrh%%TG<7x&&w$Nh&z0AfH?875xvZMw z#fFg)>@Hl?uT<3n7{rbS$KGk_Z%v??OWRrvnhIy+nyqpg5`u*w2hh8bkLk;F`DSfD z?X?67LbIx{YOUW%;yR zC8bkiW&J4FQB?n@Tg57zY5|-}nps_&2r#Q~R5TLx+qQ|Cc|y*wT*zx$#^u(M1 zr>R||fz^dpI??Ms@%1%j=+V2mBMPKdsM)m$R{K}~$^IixDmR8aw>FhN06rqk;=0d? zTrJalhU@PWl=6T=mtC>VY5&PN0CU-YhBMJqXd+jCiS3wOqw+n|A3i5VRNF3|OMyI_ zt4jZo*FO#XVKD1Ioc}DspJt&3{u2=Y$)C>xy^;d>f=O9-%5T4%^4ZprqXU%PEz>6GI@? zzWwPF9Y8m58n{pC{GclE^lzHCn~(n~`-hp|j~mEC;6KS+&PP?Ezv;_1uYgt*9s-}` z08&83qU|380P}y?{i!tc9*|Hx{!;Yq-@-l%sev~Y#jI(ojXxHvWnQUO8He+BAF-tR zLK{0~YM|T}SF1b&fd$cmAk#1ncVCA}QX!3Hy*i&j49KA#$DBLQ!V-6SWu?Ilg}uib8;mf%VZp*x zq=IfS9{D&?<~4e|SEkJrBGZV0JFFEqWvz@pErL zV5;a`FySZgz|)|r82f}yvu^=rAj+kwqB!&&D1A~3M3~!dP|w>Vhaa-SM<5(khY+!zGEGuAly{bS9 z!qfnI9P*MOHKj*hT5lFxoOlFT(eMQ#E6SzwwJ``&XPqp6G6W7PkZ4;Ec$C{~Zn)K& z4bdG6Z&1!{_^Ehc?2Aob<$%Q)hj}CMHpJG7`72H-p0VtG(GB5wfpTBf=%Ipc)u?+F zeu^F^Ittu8$+?WemJHXT+p@Q8Y$Yu!jpu#XhbbU-=SXauqzZWj?jAM#mWWppq*E%h z%}&&kaimCX2NKm5RhKA;1l0oO6qlZV{hT%k{uZ`2QW(O9&`eM*V`*@ShP<$dP!Lrj zOimu*NlH!{w?)R|S>F*)%#Sp$6>}m~(g4ozPokSv_pqYpo<}SZ5a%M7edOI!DkY2R zaq_q*dz>Uul6!zj9dM$9NnMrW?g(1tu(FE6fDTx42d!;+rR59^$W_-?*sZFZii{oO z7J3D*>Aok0mO_C{e9zF9wQJ`&oPPA0uD9{lTb|s;&YsB)ui%`qHA}CwADMb?tX(Qk zfM&h2^oq_I@aZ{b6^Yv6=58Zd#XRdA>xEz(>Ap|YH{OJ4S1R2sk1J&^kCV0HCPs%M z;eP!8E^)-BP(nAA6qOvLkGwy6Zf2fecrw6jz*;X*?WtQRViRQ%EY3BzdxyP2nnTyN zPnJCl*(bY+*x`+GayuvKeHpx>RlWa0Wwx-PJf~108m}31Hs4N1N#T$cTSQ@Mpl%zn z0avR+qf;Rml2c-(vnBmxX_mIaSfUWTqHB{Gy@F(`Kd&;w4aY^V&#Jz_ zX+W>e*1@1Hv5}R7O}Ck-xs8Lq)y{CmILT!8+fBwpFSxvMYrMkQ)`5J`SJBC2YcO!N zi)U@-tzw3n$?V#UVa!#?Rr(JclNm5V8_(8y$Pe6&?vjRxOEGGN3FxF#b-7s^>bpin zScFl9G>^=|9@{HMQ3>f1Q3TW=X5}AUqKON(60feu5N0Wo8#7@DRR654iES>H3u(Fvex zq0U&6t)CJ22U>S1UXy&}v#-|Rl(I&x@Z4-zgS#xREa3^qZBq!|(6<{;3bmsYz)T`H z?&4Rr;Z*OyEgv!*JF+h)oUSEaaB`|3@>zjJn3-jBE*w+QFvd zp%o1r#z~et8%7i|8651A9GK?g(C+criuaa-863t^@?bY&67M(;`fc>~_YAX-Xt6G2 ztIpM>*AxmqL$?Y(13p7{QxM>4@R@>`@G>{?Kq<}-8*rmUxI{J1J7l<*0yyMN7ZQUIoV3X-Uwwd#e|Hfd1- z8M1g*e~(B!!3z%zAK=DIC)|IR7o7ke(0wgSC`TI^VC)YXg)K(RjrvMxui-wVQs!kxQX|S9N39k^q>G^oMJ^^3i6|V zW}LTgzKa9qftq~$xS2SNkp4PuAYZ2mFF%%aT)Ko5tCj}I9$78pMU&0Cjb44V-8C|| zL=A!MMyn+h^pmSw$s|=hqQ18kMur+O?16>cyv87cD019UPtZ0G1+QCI}j7_@Z7(g`Gg1;M468?)=X z7Ox06GN`R=n~#$l+LzPbN!WW?28 zFNSb@WF`a07LU;1hha9)`{N;e)vY$#J@nm%NKjkYV(OKh;KZlJ4U>gyi~0@2dz@kB za{|7i#cyd&j@RbS&YgJUAxl^Ej;(jA7z+AK(bBLbxJ~Dv0eQn z2sg10xr(X^jnGXV1Wa`%KmtA31(r2M&in?!&8(UU#d%=#xz?pn;C*<*^P){}%7F>p z5}~b7!GqD@1XgdN1UZ=S`b}HAOnU6%S0EVW=m)_*AFiqmahy^8n6XC!wdNuy8qP<2 zjApBq!nPe1jU?*7@Ee3xEIZ>OaYivSw48+VKGVApRE%1JkZq0(0VAhqEy6|baUaS3$KRNez3mp}OU`&cyJMQom8oC@Fh zJGo4iKLiFFm(6<(*f)zYipn;XA4EAnU&vpZzL&WsFR9C$WE79V6);CMl1i2ukP1*? ze<+4%R_Tfrp?#)v6BzK|T@fHTBs+Y*o!m>_EA^f7T9x|B?h_d)L4QCwN#mj0z&&Hd z>ZcdkAzCIBI(45}YTfKSAHIb5s^}Rz_gLtA5@-Z}f19@(6_(-#8SSO8B)Et0! zrpP3Dx$pgWyGdfLZ_Ey?lLSVrBa4%HBkE3&sZ;RLpE51>{z4Br)hMyj^3y7xy9D|P z>eLFs6%99OEK#^kr!0tt3Te3O-WvH?6N(OkOH)z*Y$z z)<4HM5<6MjF#=4J(4WxT#4k4li+;nt@g9*~JK*YV;Z=b)->J-Ai1v}+P{$Oc*UujT zDWd%YX+9G|H9}CRLXO_ss3N8;DvCQ?^XsIfR%XKf&Ml=4ksk44f6WC_J?)E{(p za5G{T#)n2>bhi2ANZS+QLxaZS(b(W%x3o}jVWCY3EisX{?~p++7hjvjrA|1_*xM1U zbeN$X?Sz@r_L_P`jk;M6Yq6};*S?t$($SE?7pzC^l6XgJslkWP5^jwbC1$jqJ^48iFXC+m)d>+*W`L0w!D;B$_|y^WCWVR_yAk09jZ+irp8U7Rh9_uS z9+fOvTovoR!=QF1LKydl0e!IaH=Ru{{IUG*d1mc$^(B3l!nr~lB>JFeN13t6$u>U^ zJj+!BrAR(MsoJx$G&lk|!8b@Y9Mc7bMM8g_FfOZOV#~{CJ}wl>E*Fv+yCQFPjwjuq zLzo#P*H!FVSWxY7gBRPN=y*c&Q4d#*hL?l^5iGdU%KdI07%EM`MMbhmH7{PLV%FB@ zk*x~lyAul&j3|2pjCOXoft%_Ry=Rrc75OJkJuP*yB>CeHwHMH@*(2^fpMiB1!<*l+ z%;Z{ylHHV$>ajFkvve~F$yHwscxU6;0Ka4WuMu8l6#uOTQq(;Ima2Hk3m-3!fhU|v ziXh==bJlmsOrDs%MYxNS%!{u-xoS%A8cX2b_f)}laBElYp~P!o@9AlKhA`}cJkhbU zDHu9XoYNU^KM@=dos@%4<$7oPDaxvGeDZnGvRJU$KOuRaW4(9wQ-y&4*v9{;p|jhz zTl*64wg|8Aw%_oNxjd=3DabMS`dQts6Fv#8YX4gL|FAv14(f9I z8vS*QTV|op7+r=;0}-ygpjlL??UnWtQzfYRjaMtZxkk?lQ_g}tyOKjOAsN5M>-W;; z^K(0hsSczKFmKM=9{RWa`{O5-r`m_PZnMuTuG_$E4^!>eVmqt%5x0rZoy;Y-BXN;z zkv#D2#eJU3Z65ds_iZF}2l6m%)bBUdW{(F!f2$WX7pWwm6KIQR3%h`ZQ6$VE+-I5J zipW$%Tr51#LE9G{)I=z|<`HkUjFSfr&XG=Bm8dWc368bhpviHJJ&<}gNE03Bfz5&& zqL`t}uZbt*LgXH8EvVO4ut(s?#sBd}tvgKU*cOK;W ze}kek`tNe79_0WJ*wGnNcM$N-RbnDw{ul;q9-D#lzygVVG4Tf}&WuwmvL~9zshdo| zdS9^tm~5Vl-v78177Mif31sI0en6#Ypwj7==K@jHXU0mO-~P!1UK(EB20pVbzxi@1 zD*mU@XZoLk^W!^@s$@^4S?BkvR8K|D8JAR4Pc*;_w1MkDF}mlY?b%c5Th9IWfZc}k zF3ayrGyu*6rl9wMH_x&IUn2@h-xwG?7gAVyDClf>r9BUzfr0a%!F3@pxMqoe9xHD= zkF`~Rk@7L_ZIDOW8lo2-U{}*QXYEq9(jgx^#`{vD(1ys%+NE?vvxwxazbaL&8>=wgy*Sdl~_BLnbBz!SjC5)6C%`F)J}E@3vuRKXgg}Q=Io-J;5FE_UEqP zZJw&Y-uBMNh|O)YFRKT8w+DjO9}_cyJ`6xj@dTjT*5YmFw+UZdejHI+dAIl8{$W21 z6cfMNx{l74K=EW^MDlh5^{RZY$CD9Vhb}pp)0`0U@Bw4a&-|* zs}|9%TrJWA^qBYH&&zA8Bbu~*l#t0xm$ji?ijdci{QF}EUE^H#Z5)*^IRGCd*2Hmf z3Qfs`iEa#nnrV#Qb&s^Z4D{F8ua7xJHUdl!xUVm6FFv2$_k(@MCwJb;97BI*tZ@dO zP@dfnPHtR>u9ANCzJY_CRBA@^k~2Hp9{Jt6q0E7BdNMe3)Chl0M?1M^Gn#hJ;$=-OS((=00r&1Q zJgaoNfw^~QYrWwwVo5W&W_V}`>(TNyFi^UDzCs>kJt9kPH6c!7=6KHojVXRA4NP&( z2|2J|xp(x`J_is0WnO@oaIfke2WTva!UK5 zualF}^!f~`Y2<%`c^R|ub$&TJ{1l@#)Vu>?z87bQK!0TB<87_$y^7AO1|!vuh-Sdg zAsia*mIo1z74Cgv+|cLbTGivN-gtX1XgPQ(7^2nI9-~D*4%OraBZ=eX+elE}G>T)y zNF-oV;*Zy!iLq2TI9I#7OLnrRN$X9z4*K%EASG}PjMb`FJX^Hi(+Avp@DJDP)dz>O?c^GTYTF3ogng<==nh%n-kROv-K!6eu+{c z))}Ih_F@+%L>A;-3*wB+VNcO%4Yc?4tEREPK`tKb)`h>qOakcp-!yIwmNUD!5qFKR zwzX)S+yUkS4}?U?Z5EtnAQla@J)qdX@+E#b+L)groQzW=7XF&V7`E6`3+NqE!Phlr zOWfOwW@l6qz9RT0y>z-_AH`S~B3uE5Z(fK3Wr1Q1Yeb^z=3FvjbfMvEFyEQAEU)Bk!V9upe4c%QsAJ0K!S`= zq;*eF5q?5{sraI~7ZQ`*uNM5mCr18s*gwq;3hD1dHQ!q!7ft7hiB=LQzgL(nBq)!R zm)Tc4#oohfF1)0&xtCh;lZsPOQjI!LTPz#cG3t+#Tk#lpRW@*wy-zmpUjSHF|7|&X z1DISzo-v_$Z@>WStag=$7cb?LhjW!}Cz3WcGZ<}(@?m)w=>;ZoI?CuiF|{5iW2JQT zD^T#vJ~o#g{3YxQ%&3fMWV{DZG%S46gCzVL9B~U2sa+DzavW+`>GexwY&KXQ7}y?m z9L9Vc2e=UU3t0L>#9y?`F(@pz`wfB_ z#N~ixwezi05U~j;6O~i1o%_jcB)1`sx6geOIdB(A3Te{Z7mjGlJ{9NMRKK~nyBM~; z#2DTn+wi!!Tm6}*4!o6s?Nlv4j#{$uQ+Xe6t-gf)1N$aVGgPf=!(TxcuQje8Ds|2( zLWkG>YPO+~(N*kxn_DDFBxRf2N(Xp>lM+QSItdI-Nk^#yRr3^%R3T1`u0a27<{GeF z9LfE7fNN)Mr#NDCMRL{gls=L(jJU?~J{RPL6JdlBFYjf>O<*LQ(GhU8OO!C_JDFN4 zAxKK_ypx!nSE#~Ujh^6NEM+;Muw%w-Yb(ZQfvxaLz!{kzQj@xh3A324K(|p}jv^Yp zqLq;Owu)jS^UPtHDat*Hn^Y+(Mh?Z&H+cm5k^}u$j6m}z2726Hl@|WtR@$t>m@t)= zM*13SO^G>UJ0UjG15G?U+|hR|8%c@~=s?pWRFf^n$J`u+EyhR#g{`gBLL0tKt5MA% zB$t7fg-2=VR4QQRJ)-bP#V?x)T^tz)un7BCrHBc5WHNMgi(w{I9cm!-ES4Aoe;17F zd-UBX5(Sgic&#S7Vr=R&j6Cc;d~EZ4V+@nFxV$W@d=zt2jsvpz3g%DPb|WLJAyL-M z=mbd&uksz^Auwq0)Q5K2Lkc{T#pI)U>Tl2p@E41F^I= zOTKp!@>NeEAD7S#)l8F?J(V(+2fjEf`YK*UY}~(|!mBH}cXAoOiamUSy~;Qw5|#0N zeU*_*+dgjuMiN!b{kWv)@foMqCgY+xCx-j58sih}-eK%x-_X??Pj<0_mf*0pD(mmQ zG}hpO3-lLX@U19q?7PI@&vcA!_ZidcjUTOXSK?A*5Zkg4^y*h46I+saHhx`f4>3rc ze(4g=fk34N)-uR)B&kfd8iI+{Ip>*<&PCNjzS5RsS##QvGe8BpL4 z3tdBf=5tY2`?`EVdeyS}GWmvl?c>gr2G;xvg9+qeYLjQ{$@M;Njs-CFq@>e96F(<3 z!=sUvnAFS@=4XlNbY|-| z`|1+p$k-b1A7xmG%3JH5wnl#rI$-TWKVk%WN;TWM@3WxQLTPJ^fxtK%-Aea;CeVGt zJZox;)Pt=4ANJldtd6Bw7+uK1A-EGPxN8XR8r`2yVgM-GaNjyOSWng9LZU z9g_X-cb|LCdA@Ug-23A`cVGsADoUxEI}HLg1fE_ zhjsD|@`v=xZcChSM&Gtu-A2U-*~5zOstG9iP3_m_}&Ppi(euSV{07HyF`Ui{$NR_v}esnBk zMlhy=Voe_K(CQ`hJCh^EUHND;h_c1RKy5iWwpN$B5|#ryWU1T*d+$|I%*ctudATp2aQ->0iZ zX(td>tc2O_mXGc)|8Odys(oRpz`@Bux2%fFmv6qIeh#G-LaS05e?$vos z#y<>W3|#~K`2qeI=OEw&Qislo;UD`esP2>Velui4+kUPCoW!^nUL*8Q(WhHPt;X%+ zCt`=$ElfRWK4ARByPA;iFuo!l0m2jdUmvgi$n+-eFg%~Sf0)_9yM6#>K|Vd+pB>A0 z2z1?^@1ERw-#@)L{srP@PXqN;&&?hm|owuD`hdlMgz|7Y?p4@825K5IR^q=c}2Y*6fQfr4okIJ*MdNSzn8%#ru>p z@aEKEm@n}uXc{g343><)y-1FSlQk5K0N;cjX+pOdV7HonV}H9^f`ty{9RN|QlkQie85|DBS3?_r$05%?E|puSUf*QI? zCXnIx6j~;R`69zd;H;84TShGB|L$ES9fO-mv3!E(9zvs_^$y~NM>Ekw^7JbCBWKUO zXq+KR8tUEnX+Ex`U;_CN*X%n8rz}foYBZ!!ODzg+oRg!RFsvFW6z!}s2_vVsKO1;U z!))2X&?ME#4$~ciVqxS7yq{TmOBnaMH{I;8m>FU~1SJ+FRt&Y;x55eI4jkxJzQTK1 zidnw3IGFY!1o%i&3YVi!gZCl zwXeqOE@+scx%kKqiv^pgVlW+(e4P~=7u#~=+ zBn1b5@|S|`+aObx4g@R4Sbt*EHKGs-#hw(NdyE+2mDDs~-0&twuV57R!(yMsfEo4Tz`bQu2A(ztl8VSpPWM$mX+c{ zlHv}cS47mx+lf!JDMXMNJ6%x5_miSsZ%UBdFy98zF4tG6sYv@LJ8p}s?txe@uW*9t zAx%EXpdAzZSX0`NH8Z1kD_K?8QFhNzbPS-;a+4H-_&8l}SDds>;${r~WLkijF&%Sy zt_Zx6V3p2f!h*RHlYK^?wZA$|4$jyprayH$cJ%NZy%}}z9G$U|TKm4~2#q#&=gS%7 zr~e)9e}q`!0)h_XgzCSa$mIlr{GF6y1gh+xU13VfOya zqW92%Qw_~Ho5Hn-lxF3`5N!EKj-2+bxr#QSPtZpavV=(Zg1Pb2OL$aTsfC4tcnvpR40=+|=-~=acg>gRbJTN;F_Ea=tp|AyA`$)KiTw|T0~`FtGh^>P zig&UbZ-ebGx$i!_m&4o1-4W;nh$Vni34R`0;C&*mn0Bq3!5ISbwbc2x~4%}6h}2{r$CEuzVgm{Hzgcpibr}FOVIM;>Ibtj-zqBu?y7k+ z8a!spf|1Z6YC&ZhqJ#AD`)!JMMqkbyo6kt7^HpnmW}})#*&>1w*rwrAt6+1my;yUP zUf7F-OAm#dasje|&U->5{xX!A4T7lJUFC}0ek!D!sD>MuDt_`dQ9#}p&vA<^Nd_yq401QntJrquehjzm5AXGcVHXGd(-+sit@ z&#hfI*Q}kWfWfOp0;po#{DYdlbxW>0JA!QWYLQ#$sbw+VUN#5vBd-?ma<3NY##^`a zibTuBTem=ZuNJZAVpNcYOS^92AC}J8uEJB_@5CMab9h<|fX0|+Yh%IblvO6w~_+cR+~LoPk`)rjlw z=2iv1Amj(a%spt%^)nja215$%>Y*>1&WmYEu^E zek)p8D_@GJ9eJpcJVY&fc^09jL)c;wo$!)AGdTy#sKt`O+|Mix1BELa;gNEoFA#Jj zh#o3XNpJ^WK**)NxY8yvWRz%cC?~LF`AQrTGR*170Zv=eIq3N9EmLp49+pQhXA6 zzCnD3snGEy-DGG8Oyy}j9Awf)5Q`33VQHm;0ln~dYX}MklU^>e#z1BiBs43KuQ~G? zSiBpzl00-;VMrfpC_5VFEl8pf%&j_Qare;p8IEJbrM26QdD)L5+aablX`g3S51-AE zt~_7dQjSQ^`*8P7A_B8r4XCRp*9cO`U~5rqXw_sgS)M{`C$@ZpXIj^4EtN1gNwZU- zgBIbqY&gl*J6BzcU5ee-68Uc2tuYD{5m-=k<_?d@HL`l#+HjRBRS zSR1Y@;J1G-aCyg~oGF`4DQqU|6+2k_^=#BBv0!TjU23^F!HBj#mvVq>S1r$ zO-hl!K3Tj`)sPu_VVRh)xK1OZ%DL|wHBsNy0LL6}mqiF~5`&DVjp)jsN?J32T=ZR| z33$OyKaX9rJi#VqSn)hcjEaoP`6%w55`D<-n9U!{!JWzT;L3J%eE&K1gvI+4$&zK~ z905<_wMOwhm`VZST5b}I(`f*KLP@7a&@^(et+v3|NWI}v)Hz$U-AVbGzYqT1)K!Q> z;>xQn3zkni;eupRUqTAGL|Q3|#c{zL(Kb%>h*m53b!@#e=X;-Da|?FSy^@#q%Zw77 z_0~Yo#-d}Z$T3Mb6-_ti_bXNe!cCO*rbv&LiGC?d&Iv21wE&evONFYkIKI^OyH}x-XsR=2rVx^1u zGos{gB@zksHcbHHM!LbBPHT^&!FYQjV5j5gEy-7zgGC zc|wm-C)TOv#Nzf3+P%slfdOOQCckc;vSg(lcDC);DK+km71Og+!_R3#?=_@-98(tD$0rOcM zV957f5ilI=TyzeM1+Qiw@skb^ZM&rpI1$8~{_Ok=Qox1u5=VIlOu&lFxz70E{%rfO zH?aEhDF`nymJQIG1G?php74POrq?0Qis#_4kP)-c7JALm1$oXj1G}()M#V9P;cwVlfgcHlheL_B4GE|1=#&1K8*A* zGUbmH@#{1;g>82wCbc{~KafNwXu_xMfxeMQL-pRfv{NGS7Wq#=z`NiF`J#ahVvK!4 zE2A;_qJ8`g=iY~&2#L*^gBha2+1JFu_8|*12hM@s5}OYQNBp_%A=!7LO!w=27yKMjQ80D8@ekS8)J)lNn<2yG7N6_yD>xoY@V){o@Xef-@7#Ti_ZV zghrd(KkBshagX%AgW?^&jtDIZC+BeeIMxU+6_ISYG^QMhB=SHh=`RUE02!o4hPwwr zYpjx0wDPq$-?F5)O^{NjA;i9NxU~iwIn=0>Gd&WSj{U34*K$WJ#6i>}>YPZLlD;0% zBa@*>VJ-HOBJ7w%sB8lZp46y_ov~Adu3geNCE@J)ZITr(%Lz^Ay;f1kSStFTifvlR z19QoGGlNYAjuDMJ-d#`_iK-WN*$=iGFcTC6IySn+sz&r`C zN9bzA+wtxNs&L(l6$HEnBsaa4wyjqYMPjW3S$h}-#|YVHM9@M4AtiB+@FO&N%t{GG zaGG~8d%p*cu#(x@5GP#Bna*V=Q0#ToEvt-8=*$gEbS_VFSVK*{jrPOqhKxLeE~g}S zt`nrM1MDSi*g%h}5g2?B(j{e=aWf2cataeJGWtkOD~7Me#nyE;)Oirpn8@ZQWHwYg z^|COO1jn0-rci6qGKGS8@|si>P-%o*AcHu<{4Sol6g(lI6e*-b9C(Wr*wEEX?Nnr? zduRcZ5!xh6?jcRy6-Iml=aYMPx zym!BGeQP~uTIKeSG~G?U_5X7hAGZNztM@u!K{5RZ+{ODo;4VU3Cm!SQ_FelQGx7F4 z-^JZOck#`RcOOuNYd@2;&mT!nEY5tvm6j2iT|D~G6AU;XY3%uJN_i)+{+=hC>e)i( z`;RWz+y|6>RR2TOGg;}W59*`(DTfcvDVvY}slc`m z#*;db0agP4$cg6w^gn8U6Crj~++>~sTK-=kIsoYSI}dqc+VB~EBEPHH@ELicdH}NF zKUw#`kfe7Ve@Hqu1WKML?GOG{Pf32$5v==^;^`gr-Xm6E`G~E7p$eZ) z{^W8y{VuZkfRGmmDjS&aGCNumU&H7disu}cizEa$b@cY-8Oc_OA(qQmLFz7H*r!x4 zadq)p)4rwxzPpj$TqHqM--LLOc9idrU!ZZ}kMY?S!?jHeBU==jkJP1bFD?`rNZ5 zRs~{3fV5Wm2&SGs>Wg<`?*Yx@dhOQ|f~lQ}vx}3dq3ttdZ)Aml@S2%~ndBMbB4y1O*L- z1B0QV!3eOhFmOl+NJxkXh=|B2=%~mjXefw?sMx4z7?@aCSV%8$aIrCQ(J`?wpP2y8 z0HDFpV0bVX9upZ68S{U={OSgw!9hSlq(ecFfgsT!pwJ)yPXmO&sRI5fe)|~s>!Ct` zVW6O4A>n{pJm5N>mw!BN2uR=x{^cDC6$%w_P4KWe*0Y~cL6r%Zf;m3DTI1bWXuCI$ z`g$W$m2f$H!gDWkmK`;A$(cL+^yUWG;m-m^Rr!7`l_}l%Jq!ek#>%dkzS?=k+y`b4 z{k0-fdEC3T*E3!1d=ewkaYxP06MM;B-cBS|&E?Pn;Vm%6)h|HT%T1VGZS;N# zFoX5C?imT^k(x6*mFdPvtea2!kjZ|)F;cr9IlKQzl&IpCuDI+?&b7A7nXu zwA-Pm`=p|Xg?33x?08ZgRU`y65ULj}SfM^{`Iu&J_Z^r%Uo+1OHFYtjbmd`AZ_U2yfb3N=rVp-4416 z?@LdvOV7-KaI?$p3(c*^(93aq%)i0E_1rM-tIj%9tBY3??a&IohMZZn7J z3$agFXbS3MCAU=*BQy8AN84$p+m0v_xIm(g`j2Gmz^j;u7Yj=f3rnAq7U5&NrK0Mq z4+p6{QMnp6+w%l090}tbfup)+hqdzryt1Y>ee>D?ZcNs&2HEs^i!glNo?$DSQ`dwE z46Rh&zw3K6Z8kM*e(#c5{#l_7=eG4zrI3WxrlOFE8Y@pD@p1V&Ea(gYV$W z2(lv^_YwbGiLImo%7TC}$fK{U?lOg=ugvl-qD26aP?KOQ0&E~mNkG6S+%rd@n&i0} zC?LIbI)|UEYEqR20T7N4vguxW!52K-6?Wg+uRcaM&evB&wd=p7G61+hc2)u@us~)3r{aqcCs;%e z_A>xV^x%(KmA?~O5b&J;57oXPP#g#ZjQ}qU+)@e=;N5P&lh2q;Ks zF!=ZD02%}V1%^a}!Nx!ZUQukYq=E`0%&eRaIAr83LcYIU+CYFHz>ta}uWr5R$7uC< z3*&dLMbkhJ`;{%>0M1VtP2BMOYSM?h;&dBLqa4{}fE z8&qbOX<9Q7`!EIldqBlPWuwM*ooYPj#Fsm|*(gQ(Vw6o-{s&1l6v$i#Y`4VQZQR4ZD$TfIMio zwWXGm$;F^OL~li!bUTQ#Z_*AOOZtg{b%x>j_rKew|LYxm7@1l~S!*+CRnPMEX-&@x z^a1F10u=uZ{Z;WVoQm?Xz>MmtCr^@%wNx>MH2tIzAI+!55o`sSA2=(CKWl8+c*+^< zXO<5Sw6(ks&b1zDf7a#aSB%Kj-I58E%E%q)rCeM!FBI0zx3S;P+)XOU4BA9ukRU%n zM3uEXj^$xiSdvUTKlA@>J=8`3oUUl|tOH(JqCc~e=n64;q7(wg1S6WWv*$JuE5`q4pY0VAc zhm3BW0CK|0w5WYRKqaT8KFkiysLc-F>~*}QXkypg-Z~8Nbn=PaL5g{f5L# zVE>DvK~-HmF7|w17S1sCzZ1kRA%-k~HF~cDw_$L^dkeSfU&$kfpqj$ZL~^)hb13Z& z+Pvb~l|KP*T^Yi?Amy)zvzL82j8X8C{taK6Vbm~v0Ir_A879ipF8N)1p8P;m{8I0> z4z>;J83BAQ%6jun%2t2qOJ#FNYbD2O{)c8|{sOw50agG50E54)eq#Wd;DmXfysr$^|K6CK znVim=|7WXLef@~df4_Yj*@I|4`2M9G|KK}gJNk3-8~RuA%Rg|xYyY>&Zw7yH`PaVx zp?C*pd*4Kb^76xHVtD9c#8A93e*Bwx-j6Nh!&@9(*s4js!`?~pj!#oV6nAx{nN+0Q zP;bf6y)HvO#f3GGI8#yaQgQ>P@bZNF%hqqr28hV&M@CaFJ^@!j(n<5B#~<%!4>8kn*5>4(=7qDF%PjgsN%kw`uwssrm{9vv zEKbL7L29;kucqU7DU(`R?ayZueZ>S$x>cNq4)7eu1db@0`03CojOB;z@unxVT5H_H z`h~Ljbx2>Gg%0=I40cLTTJ&!|F%`?H-{+0n7^F4$Lmjr}nTXW#zIRKqUwlj|41?7h z)%DbN?|F%P&*E}waLem%8f!FK6@)OW~r9rPI$arSoqz)^D`_-{@N23)Z2&PefH_ym8` zZ)LR@0YE~)xNVxH93CtF)#Tj>F;hAMO>Xb@CDFNaK~7RFhhjk)_XEmf&f|)U!J0*t zq8CdSt7UkZ$7&w|N}px}caS3l>KGL<;wJ;;pPv_h2wnh#{9I%k9YiqxV08 z`12>ZSA(D2A0f|FcC8|hqq0D*)DMY5`bU=d|QFxpPLkMmpjfaSPvqQvdgWQAbOnFgcZ3 zNwPr7{@ph#+QW$wJxWWjilQ_IB35^9%4vRqIH+#otp}u1x^!6PlM^@vll|xJoc*$NjeBH^vH$Q(Yo}Lcm7lCc_K1Ds3 zWu&}zwNdT#GZvzFSPstZCe&wa3g`JU-w0t>o}gT{WWx`Z!ECwO>p1uYs-UVWAo*c1 zi`Y3N!{`th+Yv`QQA2zqJQJ5>jD}3io`@E1a(G*#k|Lm==i*hTT8J!5Cl0H_k!v}= z;)jg+6k%*-y2}wL8)?B~!{dCeg;1SBWih5~8jynrUSx3*@3|D7x}z;AkWLB4`%>f* z*);z=Oxf3wNu3g7jFg_O8&7ZewN`YsbtY{yWc>B3%aXtzBHq&p8^>9Rh!$3%v8iU7 zFEHz&`j^To()RQfOpeF2lBCH~5~MBuZn|%&taXPGNla4%Z+gl zr&Qw?7LoIalX^{6mSbH1?I)T^gz@tG@*#N)7jL$37C4cSbWbpYS5-aLAU<>D;Uaw@ zs#NKMxMA#ViZfh~l#+3Hnp!u}r>n3nFHDzdsYq%Z&^_i@TxPQZ{RzGKLyVapISe77twX|H#FPUmX7=DkeNndgI z=A}+lB14(|V)eEyp%N<cu`v`zd+t$ zk_zxE+R8*CRwVJ8c~=?!9T)1gRl+{%dAX4(Ofc;(I+>#@ z77FZR;t}sS9MQzENuHt)nx|YGW?RJ743}gTvDV9bovAt~=ybXW{DbN7keevI1Ixi! z{Bihird6bw(Y)WuFi!B#<K`tw=Z3oi`WYw~>(UMqxY4p#T$w zvh>C+?h>>WWjqGX>VVmc$8DYh`Bc6_3~#&NBuyh{%+xS#H^kiefM&Vp?bY8f&1wGv z<>#kg#5FVC8HpblM&a=h#$$d-pQD%)z}x71JdoyZmi5Rh4oe+<+=-?X zg%kKl4iw5z~;Is!UoDW}UnK_IV$NJiGkHQbG;P5XV^QGrKH8t?w<;mG?A@subT zi)+<$#X!95M5rE5gzTccd{aIK!uLr(LfRIco0K`jL{dERU(ZW1GUzWM1SVfZ+M1Gc z*rW;M26ZV|>KRmOpq$ z&MWK_qE+JI8+qfePoRhIDc0Xdr>Ph$Ls@q>xP0HzV4+pKg%YJ<+C9&ai&gF&2DtKk zA8FgnPjnohWRO-nt*^AsS^c=5p)LniyjB*@%2`+b&epfO*!fkrm4+tc*t%Q1qCCM# zpQ0hTZJV(}It6`m_4k18&LEU-6zdG`tmG41zixVbu`(DT1m1TAFXmy;V&hyURrWU` zZ|M718pit<(ZltQKh=nb7@>CD0NDv$j2d>9yyX);Ka~7@y zT6J}^1YQ}957WBun3a$Q_)W6R6T8cX(uQ#~bh$6fFkMO!pix=!S!Np0TDay(yxq9* zy_Hgq=HYutSz`C>ak zYhus4m>at@edJY{?=3@KuRWLok10-8w*E&|viDF|I`h^XDPv|enq>gc?t{L@Z|!wk zetwg1d#=4ZW}n&HFtMS%d&+RW(=d^;CJ^!)^9T3``A&W6KH#Tks;yFe($XRo0zxk{W)9jR>M* z#d17P(_r>_J=d=OQ)l^o<7TR9*R6g0g!*bu0at{V?)U{}=w=2YcnLW?%aAuA12K6$6Kjz^Ry#8B239F5> zy#DpM{ws%>W(0|Z&%3CbhORH)AUal6tWbg87#(T_jhKIfn&Py4qjO0^v*F=VwT9a5 zrrjnvs2iFcWi3fhk+Vy8wdDLx=9mTMXDXx<^j5C3$xReXL(aQEpO}IK4+yXFUJiQ4 z4)2=ki1AcZPsea%#=Wb{ktBiy+k+uhiuG;5uEv|0k~pQl| zIe)GigYAKKL2bUoo8*`-h5j1oAVmAXd;ZJ( z?2nc*8jCuJt2&zAn=U)m72le3up?xpKG)w~w9F?s)0PM*N2jC?yXh^QYMF`8@#EJ^ z&mh^xEJg&4%$IZ(+45F3rDWZG?1WuvkUn^;I>6hnvFjp>dq;2EcZm7D&NwBR>;;QT zvMz?y4?3!1$u}~h~4&ssJJkNtyruKYj`yBOqMt5xqs&l+Mj(0!&23`(s_SHuA zY0#8pQV=S2iZ+jG*u59QG5X@-8i~14klwf%Yb-Hls!xbDkiu!v>(nkRz5+OPBHA}V z9EX>A?_>?SXFMS8dLe2%(Z+db*^@9Dy%*7RD7vV#QyIvPxY|iRMc}-Y(&yJ$)ArfX zf)Nj$RlL(yEIR_3PtZmeJMacv9^;`mY9y;z_l5PV_17jMe>-cCu?T;8J@t~U2GDp<*?oCY`(J&Y}%L8atimzEohnz%r$6 zjF(~Fa;=V9sTuG!nBp@82f1O!V!$Enry9qEPrab=#aT+@>!R3mlSc03`=p)`HLNlL$?Yo5ktUOv8zU4%vs zCT+I$oq6eN;>Nmyxr=2-&NS&OAdxM^uszjOMaKr z09>3rSMZKf#pcyzC0|09=7Uh>!WvJ=r*9W6DzmR6>mm zxAe8eG34w+7!h@Ee<^OC183qU~(QY|JWXbV@5SkX+^pr=TCvi8He z8bNn^qG?6{l$l$uo7UD8uk39hf4TPxe%2bcqcG`+LEY+D0UT_jqga%&B|2MdU1DD+ zZCBhrvzPyTgl8^nN0Txt6;^R6A&zt-t>(djMb~^fiYpe`y*x7AdgBz_cW{b~ZQAmK%g@LWeIOfH1Z!@_g z6-uj`9XFm?dgtC0z~w%DDgDw{aAV!>Qz@Y#((RZ@N$oVsz}#{V&}a3* zmFKF2(55cVCm{^lkFE$VjC0DZwPYwR1wGZ{_5LjOiDn;>L`~lhQF?xM4Dj^* zz|bA8cZi@F*%9o7x=t%Z#Ecth)rbgsAH-y0FjrEYTdcw@WN3GVQ1A=1n*7qJ`W~v$ zr!iqfb~o`B4ab$N7K34>y>P%DS{-`JI?3!FrIhL-whz_E5tl2%Kw1{zI)$&ajJIE& z>@8j@ zO?b$;S;1lr=3qfg!c7m;+m>UO_AF>l+Z9n*1{93NE@cElVKmFQzAm+kV6nGUidV5L zb1AHqOUSMB^HJTBYDJaCh#PZ1fqh-i1~K z5ozZ88|y5(oNyUO&dRnuy*AgR&*oi|OJ9@tryM0VpK3qGVo>Ik>IW;0BhaWTKaw$* zpezf$Gt^D-qFX-3*BGSJOn=`x9yAyOMH~2jWmp=-QC(!EZz+2guB(>U-iZ0LvKg^2 z^*Y7gv(JWj`+Q|H$>`C0clr0a`d9v3`UC$Hv%CqWVQycmTXyD58!Ke99Q`LiI7~$N zw2*$xv+A5)@n-&A`mvbqmqXh(sd8pB$+bKGXP|P2u>*G5J*xMVIAmP_qw@om?}I$r zO$O8{uf&G?i{2CB5Ws`OKhdy%q5r0a_)YykLIY;O05$n3?|-EJg9Z-y7dqIISGOav z_7@00}=F z#ZkzGPuOnA`U9t&U;JCBYjI(e+2Lp}u@TwmWOqfcvWQe6OCY=G*~e)zM+@|nY6!!Mbk^7#eVx}S+YKUAE5Z0%(ewwoz*{x1WX0T*MmJ?CH zd=pcH$$BDN*C{QjsMRZd`NRjJW2{61=L^BtA}=kGmOvJDIh&$hAD|BUQ7MS8)Fuh| zY7jy+t?JJZ52A{wunAmXsvo+lLznI1@6T9@1DH@?KsOu5gR>be)gqIKc4INNI{1q0K`|#=?n)|w?I=-%O_mEyH!GggWBR4Q|T6-i- zKje{sJG3EgZ#Y8i`0sPlzAL2W-}(K$fTUGMG6 z<>dQm*)gkc%xr3HF>fVd6n2V`TiYu{2|5 z3grcXf$(tD5Q4lQ2$(@RBS&fK^G*;zrWAzQZ4|}}f~7|jqh=9gXYK@@ zya0my{Rc8-efFn_i<&-afVrX=5Nizcya&_Fa{-ak2Z&F1E`e)2#&s&sRoR6!83-pl z$jm(OiY1U9&7Yk)3<-4%&fpWhKNOOa2(D2VE}ID4M-VR{-#WmNIChfw4HAMtB%l}1 z;`Se<88jeq|D`sAKm(Dopb9xE8g`w0CjkQU_?;?5XIK3Zx1aTzsLb0?DxFBu^&9qyD#_eOO=Yh}=pFB*Qf0u@dQm4zA`y8Pr0l zbAWA13{z1oC-}o>UI#8H6Ge6#T!d11<~2EkGJGERM4hGJx0O=$=oMFCNh64yuYn=g z@I0Anq?ofVm|zXSeSj;@%sUmlp||mH)l_i`i@|->6YjB=tQuUe64pZnA*J&{pKpvy zXx2EYpRyeM3KYT4GYVx%zd&&=xMN|&jex5pV~JBqXk50PrtCyDf^Pa~=#~Z#^BcZs zX}e%+B(k<(v@TldVC<}SRPR#AunF>JtJ24g&md`$h;f(&xxrhSAwmC%{v5>@raJTlI-5 zgG&gw8Gd@P95SZ#c|ZQ8s|tY|75~F>@~b6EEj&uI_YXig%wM2ey-+2WJ~_%%6U%z> z|CGGNEc&UKSi`0L0una@?%^q1x)(_dUL$(I=Titex>fI|QcmN8iv7J}yam2Y*9jAI zoh$J_nfC%;bh`7>AH0!Mo08qUK&^F?l(a!k8a{NRmq{Y)tIu%;EI!$st>sosRRt9{ z#g2N)*$iVIa!q9Es|wON8Oqs=qy@HIq@g6zIB|Q*_)k7SYo`7aYzh(vXs3T}#qW2v-XK zBVY6vXi!3P+WAG#jVt`ntpMRK&_UD$T3Msm&_~EpOpfVU|G*p}#g^thpd*?H2E zMS={MvbAhFvt;?c(igQs%wM6buJ$!@R1v*+(LQ(*oz1Jow?KBWy^htM!HH2R$+oF( zxAsLUfl)GCf7GehWgcNwf(=1V$U$)gBFT9f6b1~3E){57ikM<`-oojSk1`@v!(SgW zk{Q!DTcxTB_GjPhU<5zm%4L4Ue{jATo!AXYPI4c{Y8_fX!bbP?S72??G8Qch&UYVv z5g#|FHT(%dyoQ1Mv#-Jf;VXo_0HKya;yq*iivm@#fb>u?0^zisQl?;;N}^ybL_?!E zS`VXGhbHT5(pytKTN22c78~n3D%JY@2D2$aFMNUL;l&t4T zk(%_KAFaJ&rm~$dH<8R4UoeDjb(w6Kk{y!a@s^^*I}SivaR(tttM*sXjg~JhD}Y-; z_@IyGZ2QXl$^xeY8$hrN!F%g?zDmxqSKC zwLbp*7a?yYZVK!-g8B>Rfpwv97FZ{Lr?UkwHZrw>db3YxE@>{QAEdp3RRBGyBa|3D zs<%LXBUvEy8If6h7oU#C3x5~CE-?)2$2I!`5)m5XmIR1%j|2fx{FQi6{eds`-K{6p ztS6<<_F+Kg$P)AQ%h-B>*dKhcdwj9A0MHhF7d-HRVZ0b#^6+ z)0^#NzW<>Rp9(*u4E6ai=@=0bgK1Wd0-}$CC*Jr3oA`+lWQ<%+us99^ zP4iJM8zq()@YSj|Y4p(_mZ4Zu@#5`TD8*E0$av?0IeF&j>23{SasB zqW$?Oyp1~4OG@?Qk&8r}Y}<)jR?4?%eIDJ%24Pq~@)~tu#A>^! z!OV zf&q7U!YjqiUr@WC=uvXz)OQ4g6s8!Ep+8f7yZ5D^HN`sMXrQ<1ppI;41*TIItWbq1 zU>n2;41J-o2b8P3Re3zcmo)6~aJ3Emt$t53BtxJAAn9}mvvDfpl+|RixCJg>B_dZH zV~_qyr^SKz&7xw3MRzS|a>?l6XECr^%n@X>ApZzyX_u4tnO&hx0NJ3Tk@F z*k^yt_+2&X2WcM>;BYaFF(-&gx7igfIXAvINDKfdpjAt1;&^#p0hT&JHxUZd$=0HN zavREWGg*3r0n`FU14B09`C3I?3LCcyzZ1M>>~+vO&{QH;&FBNvIL|8;YPHoF*1`_e zy+(*5q7+)mT`24v2T(T^OGAly@QRaV!IVUf^sNY8-7$(KrQ*{%)u)C-dyU0aEX&+{&2%sRSE}%SnZbSoJZlXZxchz8# zeSLu12ux^>b|&g?p|!0*3Hw3m1qu^F2%zq&4HQXI6=n{UG3a(AW$D!AC@I`eaKoq6 z+qJXKRbjfX=4$BGBlO&h4+pwLyD&n!z5|9JwCtLQNj1|tpp6CU36^&2u4D%1m6iI6lF1 z8|_Ojfx_P*f7U@ZId;z-@r=y_cP2PFHv74U+`#9r zKQ|w;sIhwnXWiHf`WxJ!cfqK!+3#mv3iWk&soeD9Gb`@G<0epI{@z@Z0c8w{@*5LDE~l~;SglXBN{aVvw+DFFw~$S*!cE^PyWSL@lnpE0rHAAW7YKzb z-dUmgNPKqgtmne>o2HD@MxGo^t9$bKeFvh)4OGG)%CC>*_T~+yw&tk|Ke2OfX%95N z-(=Dl&HE}Xcs5`*NaL@l)I4-_DME#*6r}TV6{AcrQcA!+iH{M!%D_w!zS{YSP@&Sw zdAS;=014W_43HxIR0?4tjF2Lxs1zwh3ie^bc?t-jhJf-gk^~r`+IjnkFr%EAC%ikD zz?*=8r$X(P2}x?0S4nE9`;eMEFo3A09IbOH#Y(gM@A<3({-{|>y~`61zRav&Rf+?N%?62F$#}Q*fPjL-sgcTO;ge|;?7X(G7NO1Oa5pv zultsOVx(TCs-eut5R#vR0FXw2jD?hXhbH-5MP|_8RZtyKUcn@yGwTBLOJ?>I)MZ#g>c&OJX z@+g4FwybbB1SC{}16tN6VoFq-wDZ3h=EXL;>xm?nh|Oj2a}V^UwN%v9F!MNPC}Mty zMlHET4mJZ2R)y2~UkdB%$m8;llrfG3`HfaTyN{2VEb z7rPiXYllxfYnMNZABFisj>V6kKkFSW{*1T_{#QJXes;bW;UL6?z1$3*t=!BpeSh+f z$l!>py~s7;;b)^FKC)-g=n#BR*ZJGvF!$%APH<@4VM@o2-k)Ku%O;f3b4_|^>k~r@O>j!mg#=e8GP!?f|0dox z@_B>}sf)bb9bNqI9rL7*iudOnA&7zPZ{LRcIUka*-TSEcTJjj$F^}UZ6m9M`&+!m-$lM{8{rR>Fqt>p) z)nwP!Y zpT;84wPfE-BXoDJWNC{E+6i_rXRYZ8*|X3tAUJ2Z!RhCtniTRKmeCZn z7SI_|Hu75YlZ@DvBJQ%Rw3R{`-`u4)b6Wb*3mWfHE2VdlIr~-bKlhKC6*%su{y5Q^ zH7ignX!?Aq6`(bM4w7~dH1}KIGrK3TZwj>u)L019)J`#Dn+}g`;{sd zvflz$r(h@i9tV3ju^=Pjt*fQ{Z2LZpj)U`E;jPHL_4ijw_931pER91d){KsqDrT+7 zS&2vSZn541D`qWYg{5jFBHJflXsn@}hpUa(WxJVp_G+xr47Kmzcw2R)kb3s~Zm)aS zPrl_6Q;=Qhuj@1zM{aZgnQBLF)bL@nyXBI_DE_>^HF(-i&QA6Ey)(IDW~F;U8SVNR zxzt|Y2-mUOGTwPX_h&z|p0RmDdX8DXB{f5Oo*tQ*nH{=B*VG!_fg^I>+O)_5Jw z_ZB+!bJUJ$%KC)hfvI_F%coyEW!(m$HE72aJ#=GyecXnb0k0OX7HeHJW7N_XBVxQ5 zGhrSaGhx)d-^Lbey_hp$bBn!2mKm|K-+k0VNz3;Dcu~p2cP<59LnbwJai3$ns0s0u zQl{I4*Mw!%ebmxEtL}6A{74*AU@hNWrmXgEyOhWaB~ue#L(cKSIq*SR2L>RS4k4lV zRA-8n`El!NJ|`wu(aHRMYG@sy55E9&GcsYG_a`O(9AX7h4)F&cW7~ArXQrcr9Fk8-zb3{L)89d2uqsKE|wzh z6aoSSj{(yYL(>b<7y^LDV0y9vww=@TP__;@Uqg45Tl*06%kauEl)#JstVOwZlPFR z7t>Iv1gGX!bcl@ldInf!Fd&MF?H15_An4!M;t0^MXY#F36lG$bGcriK0l`c*B1P8Y z2*WpWyGGdwe}2cVpEKmd0hTM|#NL8y$1y|fo@3{8Za(JNy*}n8eu>5kZVti9N)N$` zIwZM^=E{nZjg^fHfGVvdDVD`G-B7T6m3t~N_7#Vg#k4g!rW!tct z+igBdkOZ-m4X~eD11nTaVgbEGejl_Jr}-lQK&h^=daqki$HqR_2FkumR}Tu959r%7 zByOV%bMK1@P^K?D4uV}%QO(}GO(W9ntX%Od#34U8XE3v0s;`NRab~V@6AVl-=L#sS zRL})!Vgcs_a!k+VTZ|wZmt;trmRun+n3qZ9SHg$%M!MbK1?f891!*Q>Cf zuAbz009T97l^l=sMs$e?j!va4E!l?wsm3AM4=e0P&AOO3z|q-yXB z@|Ps3h3bx}N(`xR-ytQG+34>p$JS#F&Jr&u3{3YWhm;9fA-feV> z-6i+>rQOOUtmkCsZFY*yf#YMeWwcx7h21UeTVMNU$;IML+yi@$AwA~ecBfmsTU^i2 zy^kDThaMT8laGG|Uw-zm-oo)7cB$K4;=WDFxoz%FwR?3ir!VswYMfSc4}QRCI545V%QB;l(n3PDJa{*T>X2 z0*T1*85P&mqsnrBeH>4oo4^oW3~Q;bJZnj6VydnJd#T#oEMioCk=>I)|K~KM6ElCx z8GI<-_q2l@cz|WVNnAS1_0tJ{2!1#Ejk$moj=Y^C>X3Z?j?eeFHLxpeiZ;1K1WWsi{JSBq@4HN@A&2f^H5fkm`=XZDOio9xf^B zOBjN$YL0~humUqRQ=R~G*uP~?u(AAmXaLkdpcA4t_CKKL1qE$fwFo#_=$HwZm{{mI z30N7J3D_7JKlu>!V)iypwx7%jC3rT?Nz{6!6rB5<^KGWo;< z{2fcd%*M+2@1PX_2W~<|lQU_r8Sc(0ysk?jy1#c{@FSAZ%f}@&G>2)8iip%-9T-5x ztMT_ABagR-Y<{`yV5hgY*SX^C-{EOFJ4@ea<=wndot$MlM$ArKJRd3_q_QB(vRzy? z6}-J0blTyP6Z4*|@F=Z@wpHc_nGYeKEZ1rd%+D((JVqFMwi)|0h$)9INI%x&EKnZ@ z;&aC8)QWC5?IpFSkDJ5SsHhX7@++K6C@pbt)kbBnt2&J5TA!ApV69=zEIyVwn7wmn zQnt?LJrnjNTVcb=HLfwD9@DbaGo9|Go~+sIweQPYI1EEDNmmME9%Uczp6oDc7x!iP z)4OXf>sN4L#=TEFB+S&q_H?Oma?j4f1_A2qH5FW^PSvAjV{v%kg4jELYAd6`PsLG^ z#H$f_m8cYp6l3Ek29XTvWj@|9@Wj&~-k-I@YY^p56wxqVTg~v)URlLSvGHKD*gr(0 z)@3}dl9N}Eo)4}VNuAnfu00jbQRQs-BjF$7$(*7to{Ilj++SjqKm%w}t=kzw;*|NOJRZZNn=65kDQ`mGn=oclxB&Wd< z3#QdM)i0Y*A7}gd98a&g#F|+L>+zcLs7>XPSW!jSW?EeFw+Fz}UabiX>b#8N9p1te z4hW0xjWt&}UdtkLYjx$=tSd<^`ox+Cgas353l3{lTso7&at}Yt=P8q9xZi1UY}@x$ z>g8S$aUjMlE6ikuqr;@5#Ma^c0(@z{RDvii96Pl4Fr44RA&u1sC>=@(WkJ_E5!3xW z^kP8UGUCKd#mI0+6I#H+Tf!^IoLoUBJ8cASlOv8D)28V%_x*Ehz&Mb(OC$2WReFmx1ddBYy zI=)K`$<+SiLMZ-P)0kjY^T<(Hl-V3uS_lpY8i2U?PBfq<4Af-do{a|$*>V^$Omw^i zR>1{3pOR~p$uN>rVGe~~3F9mrqr-)Wj1MP6@hUS|NlAfvT$JariIsW2E)KhWeEz~O zp!Qj5udk{&iNXg%N!X4%HNN{qP}-8cH^-~(846@${9Bd6&?}P2Is?%-*b6o(C+zPq z-y)}lA4--iDA)x^cFe+{7B57LIrrt>JB?ur6P{^z0+4ntFW}To8{%;3_*{9u4X!)GHVw0 zGK;dIsR8IzoJ&^NIvhC{-%u#p5v47V0L;!C@LV4|WPS!523=|mv#jjqQaajO=yil- z*y*Z>VtCh*&oAx=F%aDBICv~9#&f)oM^)5#=cnDvx$DVn z9dtQ-MfZbhHTahS36vI@dl}*^fC962G3)@1p%)W4B_jeQrVeYAoG=Xs-S_x@A6-Ti z&>v{-`GI$WJ}Xg)WTd;2xnpPz0zFj`M?@d=IW}bh>Qc|OB9-(|*FlgEwkyL=%F)ej z4>}fJ3PoNuXQu6?)vHaWwdfR_;)Ewk%kKvadjjN+=Sm#{z0L#GMa^&(8LpzyhLb|s zTUVmt?udw9$z98;^RB#Sk)4MgrOg<582n1g1dV8}zJd$$pH-3i3e_71?1DM+JW?os zsK+j!aw6JRslA7vR@SH5cvh>@dDl$t>?t{G4%RQ-+KCK+8)Fo;eGqulZh1(@&KQ?<+<`RGyq?9j05*cV6|ou^dOKO#d(0VF zNk@C1lNvrl;9`gpx_7^g3TL!${jEt&?+VmKDv-ZYsN!UXHAP=oSP5#IbX9@Qkc zcMc>oFFX&Yptq4v;WU_M44CsiVo|x2J~!A#z7dStpr9~Q4=a4o>OjiVm2_tJ*2#)| zEo$3VhP?NC)W?-_)w4r6p=`3EYo_{~`jNUiq)byGBUb%7ukB>7?4BF)QfOl|>b~+! zof&UcgWN4LZ6+e`JrP)h)?6_B9a|ucFtT>h6F){f(WbeCuKEytAy=%EPxJ9?H=ok& z_}H&L7qWHWXsJF}XXzC8l2sB3HONG7(@q&iL`r5w=;}Ho z`tyFqA0NlAI(i@FrifVqxZf{7{iLfY2++4C(HgG?J<5r9ye3!EtWF>;DT`l-QC)K7 zeirfdKqv2R{(kaBU&{>9Hz^LW8^Y(UCNcXH+eOnULOAHit?}uFOx}2-4D0)TJ$g0$ zCnq<8(qhzdsLa_WaoC74{`f~*>f*f>mE@BZgu>hDM8BKVHB|OVCq%7f+RBw3nIrbd z_juZmMrqej0qnZ+r9RprR&+dzlxT~&6+wyALZGl?w0Bcs^qbb$^CS@NjY zN{BNq3fxI<#-ZdWTUn@zyY2p+JW~Z%pmI(dj%9q5pm z6p7Zb?~v*h6)_{92MG%IpHdbcRXfv4{73b z-_cA@9bMxhgg0I_+0H~D+Iicz%_-EuNn~9LMJIfPhUB>~yf3Z-@+z_Slud5Co8asP zQhHyyIKvslhsJ$S?EuCD=9qB>*?KXplbk;X?VSWR>LL#5#U}s#rX%R_`=t_l4IO44 z;O=}Z$i;5BW{!Llc|9XTK)-P@BCNUq)B;V{ruHg09d5A!XyBr>&=|<&LRQSZc|_R& zu=}?%*<EO@a= zo009Bg@Z_~r)$gjsG|s@dMWt%$sP4jM|*T~JNP_{k%y-u)YcD*H;C_;IXGxrI6CBW zoe#0G%mwxYgY)$}xWol3oE`+|+1*~cFe_kQs#n%9PEX=_5}}Di^Z4MOrHu)IK&=mi z3CR}G_w%%48}#U+=qp4B+om)7kLaUf4FmD1*PlJG_YSpS-5I&j_Dt~mMp!TUL)Hp0 z(tN{g+7AJP_pwddFCjNM0E5_Wrh?e6Un1)Ttxnt!4l05`A)&V}a%+n7Xta=5L5KoR zXNj~tx8--*Y%8hbay*h?>xfV7e6n?J>D-6s)o8`4<4=+=m=A^uF}!vR(LcI>V>EEB z1fm~l%oW&i#e{#9Z#|`DRE?nNt<0&AGHmZvS_1Rv97VKHyO}*-iIT8(aB=0&uMeN3 z5$a{T$EEq=mZ+dmGm${9*r`evlS#h36#7nGrZ>kA`^sEReJd?Zn49&uN&BssOYKf7 zil6YJhcrZz`GTJyxKjuDIv;*nH{y=S#v2rw=rZKoJ8}d2@TNjpCI#(DDdEY_vw`|@ z&awi+u4n$N>K9nuO4ZL9oq4?bq?$O$-LE9EH9#jL0lScHgnwB#T+;9oj=;*-=peH1 z54&!>J$t)YO%|TDf`3BEk4f>sck6-Qxz_$>r&Ly-*b#TCpuIjCWpQf}(88qi%tbhM z9?VcoUhEgbYq%aY1(h{?-_izuKwnqF z+$Ow3;2$2(XRpUw_&z=EkR|JEuW&ct?J;skug9nNVsjk6KiuseFHD8o+n3wxC9 zJmfSW@`FSE9|Z{cf- z7MdLRB7tJ#t*ki2oo(T6EbeuCOs{2G%c1gRDmuMVKI4RpUE=>nhW-wt7aIy+5;xTb zKvBThSXkIIHh-fIE$2v?+I#$z(Sydff>ir!?TP30UC8FoVdT=IHC| z&$bQdDdM^LoGNU!4J>>T4R+AX$W(!x959-<=K^C@U5T zm1&i7))pF9{uy{i{eKCBt(hP*j3Q@SVG4mJOy4#f)92p?DPKkJGvuGJo$bT`dj-{A zW|>*Q$2!-#5;W~WXOelF1^8?L296^M46^_yfXO%TrvU~|BFcV78RP#cdl;x$RXoeZrRlU2wAwh>d4v60D!_T82}rzgnr6)KZaCLYg5VU(M!&yi*w0ymZN?2;Y1#zb zsK>Hunr@7&)5<^+V5L_bP}v+yAkh>w=JRoKX%lE-s~}TMy@<$09=JZf^6fSu5iPM3 z@fgW;D|vpq>H*tQJH5Ua8r-co!#;}<17LIs;CUG!3F`cfC6-quy}6@`PBPD*)15m7 zO$JKVFIX_Tb0zJw$}O`?(^qNTd#pjD)T0&P5zoP8fQ+qJ;>_nH^J+f_U69qC2!eBg zMUZV6C)?S3RA8;{7IMDtjESDMfoh`=2IoSE+!pI*d)WAw)Ab*n2u^=S={xBB`s{%f zv25mh)UDJih2zq5x&IbH!_xUJ%U)U^*S?eOPNBP~H7%eL0r00LW_)fm5Sk?_s1za4 zfn_zV7Yf7gyH#Zf;3CfxCpCPiB>T0~PC<~f{)WP6phf#1RDo0r>O(q}Rg!Pg(%J1R zC*=j*GMZ*XFAT=LYCerLg($=Gcb(NqKp0MP!oPzxp)zdTZ77QXUWy)z3{jX81ELhz z_0@oseHvd{DScZ=ho)r#tyY@ej&ndA&2pC(4+OJiRJiwBx{6tVq@8?nRed554R!)z zB-pj*PQH29U$)Q1SUS`zWR)w;J$6n)=~sAxTaGDgdA4b=IFcC;PYPArWw|sZ35qI2 zY92}ndhCo2k^BAXC9m?10aoLu-=!7i;xXWU)mCPxuNxdD86q6Ve4v(D4>^@bx=%;2L!QK3I$(vT7CvGYXuf zY<%L}Xx9j&HW4gYQoiHi%;bo0eg(=;yJ~_H=1s7j5zMbgpEb@NwbD@uk@C=%LXuqH= z@B11G7tjMzy>VK!FmW#1kdqot?LG_D{@v8+1hnqo<`?)J3#o3tu8tH|`|_cEsgeB8 z`4fUT^dy)aBfW+E)ltIyw(7G;IFStj0WV`Mxb6;Gg&r$go?PKM;u-{VK;cQ&ff?L* zh(!&v!P&x^!^uF<8Zf!fg4zfYYWbeR?gL=Ltkdq=T>gN^k;ELhO$U|eW<{6HlXxDu zl7yz-d@{dUXYWgkDz!VXAIZ&XTQ6d#pRR&oZ{TokvW0f(lJ=vo%h`4Go*IF(<#`bw zF_kERwxmd<8e+CF@M4;VFV$i>y&10_0*M)CK zD%NTT%9N0foX9IpMb3C;&2G}o7jaeW`4p}!?5OW@9*1{et(~WJYIrjq^Y{9(;fHVb z?-Cse62op@OlaNuHBD5@RErUq>%BWJt`CSg9fWNSJ61zk)NQzkusL;pLfF8VL{nrx z`u|X3EmU!5?$WAmkcZJumn(<)p!zToz;50_(yj{#dUM}JS{yi)88pe9dv5MFl9{4! z^*Ovxb+P`{!QN;+jy3q4r6F*5T0P(#a9?C)vsdsT)c4DOp09PVZp38S_`7yx<5J4K z+XZ_3!E<=oV3R8Hz$Oj(ujNg8r{(Wj9wzJlkLvV#it@4^qU$~xuo=k))UVy9^KTJg zv{&^{?4P=ppm5H|*~_42Ub{6K^7z53zKvS^C2maeeEf%pfNob3g%UkInKR*a?#EGY ztf#LUPCVH8#Go;8egtD!oz*Q&ta;p6J{UgYebLY2{!6U?66?Rj`Y*BmORWDA>;L~2>)HRMrp^CbtmpXe zVm;@7Ce}yqH6nIAR!?(w-_<>lLSaB0r5-bGrSAgTGuTU6bzhNPy=--5zvKxw^q*|p zgG2zblwIr)pI*nRCZe7vK9G`_CZEFY1eenI+wdwPbg}dBvyP=c?hROE+ zwgkU)=}p7%b~ALfeXeBJH|7(9kJ1x6G`B`+9EdB#Dc85w6%1c(;LFth=WQ;(ZT#wJ z=WPpLCr@jt$<5nW4F3qY(`m}#kFq8Td#j!7!bebbyu0>@k@7AoEWVfG`V$1hC4bSy z6JGn&GI~EK4w4tN8z#(8gjJhe(|LJ)f9TDR+w<4C`*TNekx4f(P#(M6L)Pz6z#h?D zSLo+A;XNZ8&^|La=N#Cda0%n1 zQ8DJT#IRKSl$&9`$I^uaRkM`A1Kw1aq)pB71~qy;K{CiXe?U849zSu=;q=C7PYr&K z^4Py{aq1*e+zgaxEL$P$GwEt+9vn0q=z~YR;mZG^x2t_jfB)_OUq`eI_-vdAj8vRK zq>}Nj3Ovt%iGoX;!9+f+Fsuyi7%uQ(qrE~^S!o`fz*j!Nx{@kgCrU$ivH7aLih@g; znurav9M6D_Mzb++>2qb;{F(|L>2&xE{x5A`&1cEtA7^I?{Mk7A$FaIuUprR-XD}nQ z8t6sgv#1I<(6Y3uV)_}DtG9ZK!X`--MUs(5{Lz`HJ7dguq#~8MW3Wa}1ctSj4VZqo zH;abvHqVQTRCcD7p51(wYGm!c7Zti!BH^DZqKX-3K%bz#)}d!&)2` z3p=e$7Bs#+sjd_?p`PC~n05tO5XI^bi=B&EehcZslqN}ytY+-D4glE zXNL(Y0<8bYfzh#3YHs*DAj6@j-*^!$t{^6-u&? zNqi_)*Kpc**ieYw6{YN$FD3eJ5_9^L!rePu7DD)_G>!RY_i6^ZmauTPP7Gj4isUm1j%r^uzC-(5mW@La8A`X{{ZW3q74oC6y*XakAyJ+eZK$ z6dv6qX;NuhiP`L9fc`u`q8(5cmtix!ua5*0QopdZ8F-MToiL;$xUWQNs&D#OSp5Hm&wjVE^KT_gogpm;^4a&y_?C z{vN?{GUps1OXjQWtx!>be!KB+UZq8&7Th?Tx8Uw2mVlgYCHRmmkU=TZR={@JzaA=n+n7RRUG=G{|$$hedB{GnZKj&J*r zkBj)gAnfiC@jlzn9)&KD0O;U^t%kSOIfy#!p|`*Uv1AqfEWxASBF$NhTJLQPfs)0; z!bB+hS~kN*1oKNiRs2hW@RBG5hk##oB!Qr|1Ug(a043?&n)wn2bo4iV5zGZp{!}6z z#BKD<{bKW+9k6a$`0}L;hdJ3t)M%YA97cLm?E*{>NH6rhuBsfs4fROwib)zR_cpF~ zNX&!i<*F=$(4+li4)77%@<-!+qV}*u1dJi%ok=UZ>QzuF!=zQ&BhjCAnSfRIOQmdqifm`Q6qk(XezY{GbqLx^<{~LsaEcBj8*(s?aXE5*rDVA< z)OcV1*pYc;?@TWgG2`|Yru_~FrZ*P$OBuPumwb=*M$64O>XXFom;O^hkANvW=cGId zouennn?``k-Cj-|FJXvbmLzRJ$*MLf65%M4lQyrlt%i?%hqf+QxQ0*RFk+x`I-oB6 zLa?g&f-msYjXMepS&Fs=KcFT$y`=rtCTE}Dd4`DqdJBV>Ss3EwAoob-`9ro;xgAEvWDi^8MC*XU#zma)P)OC@?KdI?K? zAOSOX$w_QH;|zMdgxRr1@0Z9o7tbQ8FK-}5|I60@W$XX4^?%v=zij8nF5agZtLgx4{iO?YoaiJ zv-Rs|ZhOM(L)5r*0NP8n34B)R{Q(Rj6HyfM_9sp#iewDSoqdBqU6^_`gME)Uq~I5$ z2S(@FJ0{F~Aku^LFy4dP)7$ICA%1X|GuY)s=knGVK;I#J$;-jpLorSW{0E#(7T+NQ z&l_($I*1TfadBn@M7nm*>6}epx)`?rUe-Iua=jY}!+@}d4H3`QWj&`Ka7eb>)nKe~ zUTsNGb}wc_9rr4+_rb)7vC?31bldIR1#eoCKdra=$NM#{MnLZsD6D&ksn0s6z*Jn= z(L}M%@GD7gcAp$K6W#;*D%^naTW5@OnUuu$Rq87QvUWLc%h6v8Z0^IzjjW|~D&4e1 z6Gd%E%2t*)y^d<8Vq8~MG_GM>&D7qPrn-3>hp10rk&JDrqG;|#HLaP6KeBtk#$d{t zRo3VnJ!+(Ng-mah_ZqwD<~_EgH~U3N<%)&S)D<4FTsOFZs90~xa+q+Tbkp5YU#y^i zF_aj@HxfiN0?~p%waS;|jsdL*plMsxOc;WUT#Xtf&NC415lO4erntDp?yAVAx|plV zLY)Fp^H?;iaMOMsPB4c6+7HWKD+cX^*Osulwr8)@aoGQt{H6cgCSf|~kj8Wh9OV?} zq+s$n*aS@3aslmdUZnuDA8aP2@{Ea}6#;YtY)XGvs${+_EdBTOdFEVed0JbONjo(6 zD|yx;S*a$kMNn1Od0WeL6K(4{Fa2Eknjk^g^fsCRrRZ}ZXg6y*gm*C9AYWvXrZghKTx{!0xQw;OUj<^E{x2&ax@ zs|rPtRSW(@fX3e-bGE{qQR#lM_h_w^`y&Ytrl%F$#b75%5tQeEDqhW6J%3hBb%iE_ zmSg~>pGwlRu$kX^=BO(OLK#~YUXzNR>)Emq>4ui|r-P=B1JJ~aP6%OAGJ-^==C^)xy^e`#Tl zzo^Uttr1Mj0#|M&xdmskP5ZAA%=H2{TtOLYy5@j2e`~~?zg+sZwyM8a9p^sy%$fK~ zBxPZ_N5`jT=uvO$@U!E{!)^Q+z56?QgXw+i>l0&0n0arkp`uy3veKoc`SWw>)FXYWA!O2Uh01+jT@BL{MF zG9LizlHvE<*R&UM-a%FtO+hVqlZP%5@ikFwjA4KPMr;*LPpP#M$~t^&7HD^E2#_vpm&ek~caf z16J^0#xBZq(|b;z7??LZii9!FQUt;UPdXsnk=)o3HzjvUYCYlT7r>=BMswm$YiyQC zynJnKuKqr|5wyva3dB2uVKH-FZPXYEV~~cyKrgG$fEjZwcGlNVSOj|jZNDz1B=|5= zAqD~C!I$!yrbF(~%LqUoCLF5>R^b0YTT`S2sy~C^v6XMNf2LjFco08eZUy{hppya>FsMCCCBY+PCBc$m5Ax{qxr!%)Bu^ttjBWX zv#6(3=DXjZM|zhuYjLljDHfO7eq&P93`RD|`c(3dy9w$nHXFkYUs*pSgzboHK^0*czafU2Wet8P`p4KrI@vBM9S zFX@?{e3lI0-(1ACIWxYY9yIoQ*f6Zyo;jV@wLym4OQ-Ypawz~9X^U~%P~J5iQ{ilN zf)Mh$L^viatGWfosLjs8MDy;#e+LHfggX5VDm+=`6AeS5p2E)HeUprFM`b%!RCu#^F^@vA4#y`_)kso9RJ-E&+(s`;-#XA z+2J~0)#f>Ud6DiZP^T$!HlhLT$BO)L{MVh435L%M&ERhzlj&7Ps*pB#=X!DgU1o~- zV(}>z zbjNG4@gRQq9;4Phn5UQHm{H1-tEDUExotW0RltD^+_GHf!FHrv3q8N$Ut3;W0x8mG zELk`Hum;+uC%!_%(9S74l<7wZ{p^15N;$)tR|Yr5PW}n;GB7~0u*@~NrqRO;tipBE z%%bx{O4-6g`OJQhENdC^P>C934^AF$+_%Mi*0Cx{xy7&CJ8Jh-E-@XzyT@uU#a@8{F zqe#uN9CAeqy?>84C_0;r<3b48Bdsf8{SI_0nKv$g%!L**L@G76Z9E<>fYikr2xKP4 zMmp^qnTI)&iUs3;MiH8&aD~ci&`fpM4&xD&3kfDG{|%s<4KC3-x?<6GcO zrWEq<{gE7Xx^TT-%vmJW(Jwu$$uEGcaK3lF#Ktclnb;TFuFV|7 zDqeC*iE$tT^-w9xOWki)e|193-v%QPCP5W1PTbaFM)2{kpO@ar5z|{SyOze0m-{9IMG)~IJRsHsPN6Y9voQa1~>)1Y;tpX+>(Y#g$ zvA*dNs=<%@m&a&kYcK_96Xsrb)3ifDMuMBhP!}xfC5;1B#I#&@>pm*L-=(5^!-{tm z?6D2s>zkt5SZp=$ml-#R2U=M$r9kFBSVW_YSjFET#bckI3)01y*YYi&*9rF4ZM4H( z;qf+@g$sLRy~BMnpNqHML7UWcJO?8kM|aEVF!qX|M>CF#BI&Y=o>PvCp!Ap==_mGh z+C*-q9LrIGx{6ky!}%X=OGF3YVqCOxN zyY|nFWxoQ8P99GH{Kh261%RSE^_X#a#PuS4)5OQUvj&MSe^IE013bKYoD4Y{gDFZ{UWa`FC{HKna6|$7Uxa4#|@F-jdS=lR|*F)v>zCyhP z5&Go_M-c$cO-vM#bAvzC{D=l5_%!RkOQ5QP3?Y`R+whliYM$h)nb5;QTUaR0KsV6V zEeWfFjyPN<^nU_hAAjH(TxFy!<70R9sWdUWk5IXvFXlp|ave?DK4?-1GBd=dY>*bu zAwk{UhAE4euyNALnK(KuHRB$>23~QAp<)kdoy($O$9^?p&__ozk`e$!Jf4s<6WGC zRIkp(9^pG>Ig*M9N!h6-j8$=o6^ol)Mbv9%&Z#q(7&f+8T;42f7v<7aH;`#DwY?UD=NYAb>AZ0!a^&nd zz6%4Ob8$AloE5aW9&}a-bqJbpe*CxwC;T&wo%&Jr-naBlOT=M2u*1;ZvReLZ!}J>s z-}o3(4)A* z7U2AHz<;F$zS06;X@Re_z*kz}D=qMq7WhgFe5D1x(gI&;fv>c{S6bkIWLkjpKXt%! z{&xpF=YQgW@6eQqUT1^pn5w>N>6R7t((LZ;zL>P~U7w|y7Mj*t1Nb(VcTDKhg(Bir z@nc3J0PP!3ALdDzr+ePfbs4j?o~(}y)JMzFqCA$B+ld&rOf$UP^KR zR8%%B+Se~RM6MXkIY7yyFN4x)~i?uj%gE-8!}jqBhl4 zV0P$lR6aiiu8e=$t@a7MaLKf<&&XTqU+>kuy}cbcdhnf-ZJ9Mm2m~e1Srk_3E7shV z4ozL&!X%6mz`{5rNJNNd2F%UKo-X0*73q_#cevOS+)2|uE9JX)Q6qUyE8rrIfvZ%7M{zHW$Q-Pwa@ zY8Sz59gIxwp)KvQ%P%KY2vcIA8o>bRyKrzw(lFLHRS-1&Xu0Jhh^Y+|fNW`=T6p$t z9}TWr{QkqWd%Yzh&xtWlHKpB3T)Hhqz4T%P;eWArk1>KoVczK5wr$(C-92sFwlQr_ z+qP}nwr$(Gv-{@0xykNL_VZ>w)=A}5ovM_6`PXw+>2}lj5wpISJ@4=b%%GrsiGGRD zUt{uh#Pl(TM`P;H#yt&3S0@j4W@HRE5Hj5eIl&QKz)aFejb7q&-5|0kjjoF11!->z zyWjybdnCc?(5BfO3qN>;TcmPFClE6IophZ86KMlx`cv}s^2RF~`c{VU0684V)8R$- z0Ei<&J#B6&UZZBy+&PJifXW6!_FyeGwWW{UjJ{6yH*+Kr)5piO7f2Q*&1$$1Vq5FS z`K8ITb?QuUeG09G2STk@wzZ^n#;kKTY@E$O`g8*!zH^_*Z!Z)u_j@1wj>&z${6&? zp+tEDGidg>Y8UC)RR;J*u;4r=w;^KO`7_cXE969P!){?0mJ`7%n_v&JLI1WJ+OMQ5L5@y4126H_tUqqc4V z=Q%XLib3li-#v*tx**f}HR5Idv;V)V{73%_|IxqhcFm=n!dC+6c%$GsoB!V`>VF$W z($FMUObEsr1={I=+paYgb*_I_<28FXYnqWWY3^FdC9Z)RNSgyd>$hAt0*!LWc70>X zV>SDMG~}G?2M_p#hxvfZSZQMOW(2H(X})L>t-u6r5fSUTcT6Nt+@)hilNZU7xo>*s z4m-HZNORrW)FzX|#af{s+PN>-Rh-YW!)EDM+^tws$ca8h%yd6NX?QilC$f4;YTeJcc;Gt6^e^H8d zPG^#*66!K&H4e@_jQF^wEmGY}w$r8BSLOSR?(fFUcjzDrTxH<}One;mOvATp>< zfjj>(SczrISg&%JbOFS%L-OFFU3zqsY;+E?E z9WWx5F_#B)(w8r+h+KdStO3fdAx304a)_u&Haz7Tc-+yN&d?wRTZk&LKuAa?D<&-{ zEgZG=u&(ZTeeRxxWY#J!QA~kEf`^yV@n*l3`EqeuC6i7>Z8a4Kt7e+sKlI9q$J5JURAD$$< zUo-Judb3h5I&j(b*)U15%@amk`!sC6!V>eFrxTukNf&7;(xVa8h~~Dw#B{ER1K~UMp6k*Cc{5X6-lDfDx5@6h(a5yR!L#$Ba^7UXM#Y=p4>D~U+j=*IVOeD0gX+pU4z zqg3fEk6h{^vmE7KxW{w|T2fT;LF-&U+JvURrJsh@PalThHhORhH`cfg=p;5z(5Oe< znrN_p7bF*9-`ZvDZq{E0eg8DlEZd%6`EA$VBC}TYn0{2dnn*opQC+yg@0@kE~UZXqkl9JDrddz8A zTeAAS$;J`;89CN~#~bJTMsIgb^s^uVM5&?j6+3>+Kb15wHopo=)_;4vP8Pa-wBYv! zynXhxar6CdGJUCO)6+P*`>tZ3?tB|gaO*sp7}q$~1U)wFuI{XXN-_1zfUo$la1_!~ z5XUoXI2`=^&F&M8oHvYVS-A!2kx4uE@P^wI1>X2x`-^QP>7nwMimIr^AN;8;K-gT) z?y*uXWGS=KYrplKKNQ{4qEKz*XvW;+-e2CfoVD_#1%m zwA6=J`S|1I-EsI_ay93naeTo1qoKi?ZZ|fEoz{g&VCA5`QgK`2X6He*D>UD*%@KjJ zWDcE1cNC8;_u%h2efYvY07nqAAhGD-RN7+NC#kK*ZkjS|k}f;hFY#3oR2AC81G&Le z+~I4Ub6e6lm$mf-?RS^3F_xHjY6rr41%CGG?~xs7i@z_d@kGdUkXA!IDQZ#wl)%@w zwu(A3%C$I#L62{9mkl<`#^>-c@|f@rm81)*L398l{ov$%^`I0>9f8Hi%GcWqNC|~w zz8JFx=+QS}qtg_n~YNm4MAaY7^> zEzw6?g^`fEA-Qc!M9L;Z>!OPxRP?T2)T)qQTyA0-YVU*on)3{UWW#@{8fiPV)!b(E z*`X{qjM$kI(_(wB9BQe>vKhBTEqWu4Pc1OpJR3lb03#ngEJkABC}p2IM2g00oP^FE zb}|nr5hiV+AYCeEq^xevKQvPc6`Q6c>-CQ1f^K>PbHf1l7_ggSk@)jn9MN~57w}H> z)@DPr<8@c2m0P5{FBAODG6&@$<^b2IabnIQJ`k5a!Ug?QIY8RbhjJ0}Q1xB-m2b@n zXtx3H;S8}wmhjVR%O3B5zXjVi`X(Wo4)k@RDoSu6&53OGYpI(f@+M~sU4H19YM1nt zPs0vsR}bvEX)JoLBVZw0A8HR?!rqN?FosDl@Q!}yg-8KE8*^jAGW5z1Q#+@UHK-if z%rO$qhdxDMrc0Z_af`UQI%VRWWtsczD2~g~IRa5Go%6ZNySY3i6Y=0;u<8OrMLDR< zYQl*y2u^n^*El+NJu;;-j;$aAZF;jISGU!CuF+Heb`0e5;>J3Xy_&q4qW@e}=@xRO z3g(X!=Oa6Fa7lbarL(9b1!gU!{t%Q(&&{?s_=A&h=YMB=|8HcLk&%h%|JoiS!@tbz zKivC=d;f6nAMX9by??m(5BL7z-ap*?hkO5U?;q~{!@d8NxW~xwKMl(vp|4R~ug_GU;9KEC|I zLE~bhr?65N{&Xpof}YId37dcyY5~aH0`^=0*@nPPKk}}gWXvPM*$ijrklXn=s3wb8 z4|4{@x*^ITZF=1+Fz+`;x5_UFG89MXg31l%UccAMj&|^C`iSXL%4=_<1U_t(1ADPI z$~Jx>`59EuGB>cpsJRssgG5n(PC9S=%9czoH1<6l`x%?FhW&;;UO+olnK{l*M{19S zcwAIx+kTD(UvA{u6N{oh=i9(V$r@px~zH;rBtdI3O>4w%g+HgbUygj{FE>D*g(dr!ZH) z(Q(t@)LI16M4+Aqs)cS^(1p;8mHm#K2aPKW8(6~^ZdE9 zS%Lx`@+*T0Rfmh(EfZR{QC}$Z5MZnMP)joSFo%gSczJ48t(Nvx=uR?rg8no+<9*G~8BMBrGSa_WXd$+@PDz*dUzRhNT=l_4k2SAEC;k0A$J_#v=1e+5A)4rZb!wTpD!gB)&e` zfl_9)s}>}z%a0z5u97dzqd4$hD7TDW!thd*^GNAYuF+O=`Uc7As$2OZR)nqN8g-?! zc?NagWrhwWL)XrJgTnH$*YQJEm!`9{g>9Tskk__j$uA@J?Q*@d*GLDb1#T2+M;2-R z8_O)Q`BqsZ>e(5`WnE;^g1z@cVeCgFVuA;WaE-W6lcJ!!xP3cj@83?FEYTa3&U?P z(bN{RIl!Jfmdh4-LWEeItldtP>Qwn~Ew0y#$tp&5ei^;Y5*aA$fat$t#FnRHL>021 zB6|{i zX8Hpfua z!+eu!`tI;|tCSa~%F_7xyKo4BPEN}>m!PShcUo^$wAj--APf#YMzKCm8D-?jXOA!AW3o5_vdCS+B^?Fol^y z;W`Xn!{Q2Tad?N*l6YNl-g`bnnSXI}LDi_u**0R{{BD41^#<3rIC{=QEk&%x=@-AV zv}MrV@Tbc?V5o=0CGGGCBF~3ujhLnM7e;r0^u#lV8FA&&CcY1&-_1FRe0BY%@q>Xq z==x;zMY|coG_Fvfy8QiOf6rwmEUv&}IdVfx?-}PU#WV`&i(@BrlVD`b{*Ivv=rw?K zG0WBn;a+D1uQ^G(AF(@bu!pe@LJz;mAJVdW(7P4s&dC*yN5sPpXwye7SY2>xXU<8v zhZd-3YLD9cW030tb8IK1iw8+w7ldMqpbdO&P_=f+91nvgSHA+Y|1w4nV=M-xV(NgdfG@9Zz zXn;baxzPdA46kTkj50)X&M|A=lOz|1oGtRq}#zHg@}X&M{N0OHH_-9ZGqV(WTAp>1^rBX0MwnTW~ z15uV-4@09=_D(`WOij#o8f%T$`mii>vsM?f^fZ8dQ#jE9v4cs%uLDC-*<M{B1&a2lfXnC0r;^vc0q;l=eF0U8wPG6C!;m$YOHKUzx$#;Cc zkF)1?i6iFXk|{O5{VswZ0Ob=I!9N5RMRcA;IE&{D&F5@kh*kF?txx+{Bgm3{h=O6O z!o=?r$qpU*;@CeQ`Di{%{N;+ok!uJ z5qf1Wcxm5|Y@6ap`P?^tH}sH@p}z6k_17m;+{Y^(=tD1ly2(3hZYxTQp?Q4w8@)dq z#v;;LajOzhVF*TSM4qx0zsD4D*(4~07Vp6ljvfoycp*%U129YV$;DiQK~n#X4gvd&L-v z;YMO%s9W<`r?C#C!&q^Pr9!q!e97Uy7gbwbfN3RqMp z4W^+~XO`_jcneTPD))$9^U@&(rFZvrPAZkZ%6gCO`7?4BULIF{<~*a!xE4Yj+0Du9 z4_H;SgH0hz5bNZecNrMbPr}&`Eb_6{!l4IIU-9ZNna+$nq3v-{0;>=lSFzkcv|5wp zj)Yz|<@OGb%)bMr17G3k!~;!l0Q4+_v@663&GVThE^G7Pggb0x`Lm|Hk?S}e-vPbQ zExI|J?lONv@10#bt<)JXqV}kXxQl3XxZqSX`1Qkn?iIUn)cH;RGn7? zReB_3#8sgqB8ze|U;23ES?yLE%mzTMm8SJx8}31y<6ma*I31s3?C`#w8}5r8<=(V8 zVUh?TEC*m^QU-c4zlp2`1y8}uN+oC0$LNfQ!2f3Hbt?jcikntt+FYeqO66Wtrcpeu z^DRI3EIzUwet$De@u+&;N?e9TUgcOsPfXVCzq!ZN8^*sJrO4abSRyr3)Kp#A>gd#- z)$KSoEbq-Vo>shTz`WNL*oQT{ANIBqA`_a|Tmg!9*5C(xhfe8WCL(X%YJ&dk`vO1P<>qZeon2+7oIdl*=xWO5+{&;Y}ah z23?qL18Q>{swcuarP^o8Jf+0_VWCVF!|G|Z%Gq0mc7mUw`nR5EnADg7x#KQj(u8YHAq(= zmTJ)I7l1$G8_BDFXnC-h$rvaY;G|NEkk3vP*fX3D3?7VVn5ZT=0&3Q8ytE$LobjvX zsiGOAcDNg#30@<&>rmmW{M6+v!s&i$K0qeh9l6EP4#&ryv2KE}X2q~3%>!`;pb~E6 z6EPF&_**b1K}8qy%TPpIyTe5`3@|v>S1d~vU$*f%^Sk$WgM7NEqyll((pSPKvZ?4)L^kP6L|J5cWOc%YVX_EqxGoWW_!&Dhfv4@@ zK(C4*|89eDi0L4R>6-p^(#s3Y6VK+{Hs5h?Ij?vJz0vhpbi;E>t6th&4|;1jc$8K|I_($3j8|SPDXq^H)CDo`mN|_)lqH*L9GGB9HC*qVZzwDEeC;tTqIPf zuer=zz6A0@T4dHqWpnJF#mtQ3=enQ`ghi~wL9HUb0nXjgmD|=*XGsC^N87O4&Tg~I zPvXY?YO-3h3;SKebNfV(!U`#}fey8l)4FIEn8s7#*kUzzZk!11{P8-CPS)g4uN9Yk zr)=QyTYv6Iz-h$f9dI%=DU|V3%EYuqQ^S$QKedhX7Dm?& zWL?nOn3j+z!(VdZc?C;?rt_IZVutAk`{t&3#rxfs)EQAqNp4*0>(AXZ>-cn)G+HZ3 zQrjA8xATANw;ZB6qCFx+408<3Np(iBSFu#bb5(kaOK`&yWgyDdo(Ldh-GRr6wz+TL zt4Z{EI<=B|OTK>XRqX}Pr+&f>1W+!c%N$zw6$H<8-3>bh$Dqk<^EGI_;o?ONm1(_A z@&>>@oOCrQ8pyg~_CP*Hhht+STK*6Ri z=ho%3ZxiXbuhzRPDuHIfLB~uH2yux_&)aQdfw(QgKUN}tz&KtZ-yokWYh?&I3kP)g zT*<6dvV~sMg@R~}R5+`!%{5FXit#FO9=A*Q z_h%Vhjj=-g1-8s?&s^+IOxulzJCQM1)k~7?KJB z0chtVxv1kBAHi~IWSNK5fmS7rx$(0I0QYZT3@rJDoA3aVy}BE7K5PVH`XK84G5eyX zGBu2r)8|-N;Ft1PB})1<8N&a-59eu9W)Guc5o9>I?R#wM6lUktv?*-_sX0i)z&pSv zpz(=-8gKxQ#9<(f;3`ZzL5}CgwC(liEctAdCj^vnCth~3K+vluGp&{NH2Gg@j~|8hRQh7J}fzXKtL z&ZpOye&og}vhB#3z6Iar*xjCc;;dz@nK`=MmJ@yZi?PK!V@B>%)3k(urGE|HT13{Q zK|&M2O}~s$)sjjz>hoNmTSg-2kNF73h|M1}9H53YtSCrEXXyR~jv?&CrVO?!7294r z-C^}MM-2~YiL37?U|DMX)w{Wl8=uv#hxN=7Vl5F7r))B15E+mSg;9?af}<=x{MZL3 z91=PTe;>oejEA5Euf)LBwoo6SE9G{z;P->yGJ1!NAt(6=HnnThR!t=8NDl)Pma-+F z!}(DGJU5LNfSa1>GGDrozRQijLg64dTo%dCPEeZ(rNPr`1lD`-=X-)l{n8^m%cmvu zNP&*`U&C=Dz#?WAW?W{a9$m!2`7i#alEkY7>3M{qk+xqbo0ckW>j2zID4szZ;|4Sn zHyUnSv1kL7C{RoxUHU;+nAe%tYwp)rt3jpIw1> zAv(GN5Jam3L)Pt^nsX#?{E_iS1fj?S^h@$>F?M^wJ#KZO$g^$j@IR~%D(v?44$#|h zx2i|*yiBlLP8~0@BkG}zOYjS30KRDz)bv9Umi=X(;RHK|7yqyerHgCYb}kjqgd5jo zPxsOWGbc|!SbUg?(uP|`6HR(~UpT^;fgAmNgDOikH@C#NKUWv1%_bGN@oxCMj)CK? zwmtZRXOn!iY4z~6G;9Ws7|?bOx1o&8HJHWpV?Sy_-Q|qU2!Va3G0Ue?K_NVRDoctN zOL>N8L~wTDo#PjRmih(I(_-j1q7n)>lh})poThmGJ$Pr0mJg7(@o~@EB&%nd7UTnB z`~jz-**4yYp!DvF8G>6-@|F#yDU^RaxCdK?WO{t@&fcEQY%e>B?EAE95vWb1JhZc8 zsX2?ZTD5}86!VlPmY`7QfgtWd`wjELy;8j-+!eTbaS?onaLIbmh(P7UMRe&UG`rxs zVc_TzK^_c*TG_PCR=8mr--jK-NkZfi42RTZ1K56{(+`~6#f$P%=5 zCd{B^<|`d6{#l4l7(UA)D=9-s+E=WO?UAHFiew31H`EDdQPBhQ7@3+Pwe_uLP|K_+ zTWWiBg27WFwj6|R?HJ4Y-0Bx{sB2Ydz=)Ut+A`cCvdI3n6-I86Qa4)I6^T^ijcyuK?yW=Hd{@O9cQQ!?q7hL<5xd(WG$M+}`X>22jHx_%c zN1%gY-yM30DAvcoDSd2%{zrGM!4?-glIOPtd>~EuX{A%*TyNUr(A=+D;T4IYxw&6! z@qAQRvnx`a=`A(RmDl2Rwm|w@fWPATxU>T!`kTn2m+>-~e_sR2WpV@W<}8_@etstf z=wN|0Y9z!JL<7sb8DfptY0nhx2ZNRwu&{-Qjq{j{}v{V#4tJQ_umqRmZj?c zt_eQQnnqrvObgUCmK7;dx*}w%9LHHO5cf$Bb!Pv-gS@hp%}(})9HAypq_^c&<~-QF zlJ9w1USQ|d73#YLHf?bHmiJTrrkW7Q&pP8;*f@4xkI651#c+$l zIf#K07mfASLt$^QBbR1n7yrzEY@}_qslfBHM(wPl`-%HxkI4|f?)U zMF>6N7ZU4keY#80_4K}o+zfbr{T|o*yYJa$-gj%{<2kpQod7e#8wHCT0r|s9lXUq^ zX8e8Qh<^n9f0ID45d!rA6pKU`U0lgEnIO(Kn3~68TC7j(lE@K&X=&FcxU9l1WHnph zph>1OXr~fP655o?E;3l30H~ukB;Z_r-*Tw7GY2IUr6fZIQqY5JL34GdoN>U_PO6&; z@z2`luVS&bE;aL6%I+gue8JoS6XV<=n(71*^F)ZG8uc%j11z8nwNrF=GjSJu90LTC z%>smn0_4#;ENlLWj1G;3gevXY?0T`=@%{PYZl>NysS;QFKJhX6ng`ET=>EKyKANyW zUZ&S;HW;Wsx@cQrXJxhVG&Wf%R`l43KkX}X5Jv{Y}d1l*pq zOAe5cB~ao&W_L(GRp>+tZkF13Q*GqpXkV)5bC(SuBO)TBfEpSW!${ls4e;&rO3s2_ zri;9Z`L4OzcN>TZPOKMs9<_Ygj9cqtNxaKGkQ%cQu1aW^wPC)$u3QX%A+v9=c zJ`v`#!YQn)JQsWArI0IYzczvleF5X#BAmmo2M4|d&)o&TNU)9Z0=LcPS> z**|nQN_AK)Vc(>>1EHpqJs${nXiv_VBd28%`6|!xB z(wvr@U_G@4$k{YHIR)@q>1UCsYKK2CmJUm!HaK#5_EV+AOQs}4a^&_Gqs###oycS!&zE2^Ur@C{l^RX6>9{}4cfEF# zqdD|6KnKKYpV@K|vq@fNB7&KMwws}w?)&>y)%}a<`|FkZjw{S>+0qfjwWHd?i}VOb z`+1TY_bK|q)p>D7ucM&ANM<7-SUzsaZR+D9v=Q?8)pQ-?pxN5zFh#!BbTxC$t*p+M z_|%$FUj$Ldm8_nj#7o5A7g0`x2sF@;?eCi>0%$w;VVs!gZ{J4o1xBCdrNDo0#_llK8=ib(zF)@mNIfbT;&( zeV+J{6DVYnlH~oGGh;5j(kcPe)(GW0rywbZ{ z&08^BWREaEiB*bglx&oZM)0N^s~U50=E=f>-)F>dMB4cPSn;^%yilDa%{U-5Z*@PA z==KzNIov6KGF109z3xG_{kUw<9I1_SkJ}~bk=F7^zww~PCZyYxYD`Jy9m61<*FGA- z{`sAG=rstK6HY~anLv`Q+Rn)7lYYG`e}MQZXOeUua^F55gbwj0)p1{UA3pzwe3t>| z54p9H?XTupnD7=s+2HaB)%_SpzYCW zpC2#W068=IGb3OEs*%vFBInlBfdSlqPmZ6q*FK<5=-W~4=y#rk6$bsfwWAzTh0i%# z!$Z_L!nmX+ZAhRRj5brP%dUzpqT!w=<6QJ=3ux0En42lsT6@=9-_-`b_4al(MT)kU zZM%i^9DO!^_f55)i_6z}wa>st8}<&5&->IsiM(I2cd0iP=9Bh)Z;GFX^qRE-vM3a> zY0A~}$gJrt9we?knMGBs42vovQ^e8^?BsHPNCJ)kwoCqRk6+Rq0G>@R<|;4IWhsP1U8gveN%IuZEyWdwoUdquD~lq){A_7Yt8|3hmRuj zFa+VB00yxf5(g~G@fsmZ#-PR#P5WF^Wc9xqGI%I2S30ZTvW}%4{k_NZb_Yzi1(AbM zg{yOIO3}GngJ#-a99#5G`8EmHJIZgxx6nIY>>ajl-rma{F5j%;7mhC~?&YmOC)3O0 zsZ!VP3usju_-c!=+=3=gs}G<$Hn#Htocph@4U|J|#`Ri7^IiQv8S&@v%(oU2Bt}ix;=e@3vRwSnCR}IDMCXvA?dZ0dqngBOFyy zRo<0p#&`;2KV{(=u^Jl)Sh}qZlD)9e3>0zBPtxxv>_}U=xD=Z+{R{mv?-uT%FeOhR z=>gyKf4|H|?KS-XS}abhwIy((LLn8rkVXlQ40z0f=2dGNqkEkaL&bOdJ+()Be%ABW z#4Y%^xjtsCOvLYiiq0qoc1{2eR@dwdSx^GGt7_M@=)!UEq0(S3gqpx6!s*_X@W9Ln zt_n$e-7!{xI2xFo5=e$p16&i%;$xi!e{z!BYj35;5 z6a_|q3uYOq%{D-SWswYmhvrL2LhN5kz~NG-1%p5d!2F#k@qG7tR~Xi~rA1>fr*#E^AZ=@w^*Q@PDa;da1v&E|TZ(2HLRtFUAW1a%b>b$D>Azr6- zm|a3fn2pZUHyQQ#HGFnX=U!C!-=0#{q*i>I-nwsRKk&ZJyE9g7+;4;$+;j$p>9@UN z*R!tunuTD<^K;%j<+T%Q-Ugr8au^(WZ2fBW8j|e9;K?d)u6Tz+Les&lgs$pO z6F{D`r)%-))wgS(uXr^+r^uaz@p#z#DO5qKB4T2W$tS)Wx@xV1Z+SWtmtus1^2y>MMa{ zmk@puhGoYH%?Qa@sMHt@&(lR9SH^Af%B-4*8^(T+@h~lE0@(_(+b@n6>QhMp?b|m1?+|x8`9KeGH*iLHXVmA<`nUf5y?TqoQf@aBWs*1=hiJiU{w+j;W@r|2hcaw94J7g0+9?U>IK0~+W5e2kC z3$`x3#DFv|c`XEUqR1{OLoRpMKR*P{^xqf86-O?)y*{dOr=9XR45-&#tHtkW0PZ>P zl8azx$V|8g@(dXOn00@5f{~uVQ}aO!&KhRf87Ot>HwqZV$`IcMigFEq0wxIEUjLq+ zrOnwg#d}gisWR!=;PWltmHx47wP4pmhQtDsng1BDEv;phGTxQ%s(C+igY$z?fgn5u zzSe!D^KR+&V(y#>rgIMZ!PpYqpJn*QX%E~8rR&8YX(XWcL!(8qJ{4s`>>BL~RD6SS z2G9BZ40SP!*avb0I!Z*AN4&4$9P|N^^f2O&)Y6f8Wc? z58<)eh0qAPeX-kxy#3PeMcJA08dI%3j}u%6J{#?9!zDi{pv#Ew;a@|Wh}VO9Z6_oy z!D0#Qi|B0^=%K?S#2%nH4M~U*K2xCd2>a49>y)}OXbxm|`7U2JWxfNtl>bmW!UaK5 z6|f;DLjtM`?E#%L^ON}#jX)@aA{W-#D&sACu$XA6$&$6Me}!eLSu|JA!xBHIQmi%8d?_Y0geu{^XPVG;O-owgMVJfD4@?V(5=Da z+3yBJ0l|C5eZ1$MbE7T*_E>+T4&v@N=qBT5V87{B8S3+fxl=dyO!54afg0(=QE-@2;K!wZKw+lQv~X>%RNl7YVd^XByl0}h>P5seg3ycjuAJST;D%h-Xlcy z+@0Mycs7;7EC#umodTl*DY#ve0vnqwomyuR` zusZQJIUQQ79kI*coMc~6*(6R-=`=ZQ>aMBWBv)7-wGXc?shBvnl?T;MBRmOq(# z@w9+vg5e~$Uv#NtYjX0E8l`%2>I(#ypsCsb5K>`dor@I~Cl5S%L{sX@8~LPl^egd? zWGP9&;@Pb=;0(xp(J^Rhas zc6nvTp#EUV2uGKP0HwqgZZ8QkrBv207noYywtP#jU>$OAD0W*OQPmvAW1s6BU1OvQ1FDnKp@PF!o!o6{$kk+4CAB~8%PtSG4- z1w0ix%4--!cQp4c3A~k+mV*()=Ax{Dw5=-5G2k!aXAE+bxveaDjbl%2M#*@fLa4HK z)b+`F#JQtl+z=(M)FoH@+y%$0kv6vCex-+ErhX$u%uCudE3M-Lf`p z6My!MH?cdoY`d-p^9&wW+baVzD**aCqKS%9oNdH-WuQat2HuBF8K9*|3}9Y4g$oM+ zX7{CvMJksryxi@CuB7U7ON-`>5>|cS{J|x0IeFSw(Jt+SGB-Un>ox1ODUU+tOXxmoO zzA$c1lnl&7tg#%VjUPT?U?fBU;s*Kg=J2{42WXvT=>JmEW)^GOT# z1EFm#p(d6=aynio1|YS$OWBT1X^3(<>egwivlOw|X-{)-vQ=PA8zmfNJV=qrq-hcj zgymNT#Gl6Wkz}9{sWp`*3B@FO zA}v#eg;E2|P)XpBC=FH;kj_6OQ%Q;(U4C?YCZ*v)DndHKv7T(9PMP}vx>#m9&ap&> z79&L^p1nw5dK&Ooef@)z^0q)?-J6C-Lc)=QMnc1|lEY`@tU)bfzr>Mr; zn4^Qi^eT@hfafIjIHp#=SirR)@>|qaof1@plWjT_x_+i#xbfLBB&Rhb0s-`Qv`Hr8 z9khV9REe?FFG+Z6_7l_-k_in_kD*1PHc_SDI+in(ZIi&o0eoe5P~M-4*mG7Zp5RgW z4L(4BCdS6W1BMb|TM3>pp|_Kq%+fll{okAETbC9`=S$PM6Vg`7B>}YEy=g(JJ)?1j zGy+BqRm7)kyFfFN4~$u#>K_5OVUr|eyN(_K%!DsjYN!_Clw7*lOGWB$q1ICA6S_V}-sX+Ufv~H^vr-C@v zfH)^@ALicc-8?S~CY7h3RO`k98C_V=8f7Xk0jXBpg-0aHt0Zs?|aVH0cRfO^`^0qpma`9cdQYll3 z6}*-ytEiNIDypmCGBc;S&*f?aSSp}m0awWfBPjqZg(2;8aVT2up zzVSR1qf-uy-?PLk55A+cPYf>KBQ40s)6{i64zXjOOasq3Vo-dCtAM-GXaZ492e+F0 z2^Ob~D)w&GpXP7g=io?(evtY_97PdWM<+HlW!jo5!lY0ZJi~>-jD4!w$ANk5rSF2? z;l`R}C^iI*Y>+-SK`3b=^|~DQeXhq$q~5p?P<4Vs0pp)rPOw7lFxQF9(*daZV`+B z&mYR7J9{(0s4`>bid|jYgAV_-1k2p)sa!mPvgr;fYPE^E3*l%V@6(LJxLp_CHI<#i2oMx%2ne#Eej*4YPH63{Um+YM{vPLsIMSdVIjFf*=B ziZdl=d%bPgHf{9XmRJkzGzizwr%ZY^hzs)1jrkt@rIKB+ywl4JR)9$FClq!@s8wvS z)8G<-D}`gMQh8OhqyaGpp&Jr<1pgf3aVlwm#bKJT;wi7I@KrrGeYZ$otz?ed=){P# zGjw})RjcK{$>6i@Sb+MmDA!i%TqMlm)*5nt6k3rq*p-L3{XcZQ1CV9GvnSlPrftl$ zZQHhO+qP}Hd)k<`ZQHgn?c4l%{%_yz#>V?@MBQ>$)``rFICUz2NnaQ}r!?|%CHB#} zp0@UmPHAM7#uQuWogJ$`r?G!94UWn~&GfKNNRRPoxw|ec4|{;)J-2(sv`j$Ng$+9i z9B^+;+7RVHTerEnvZ8EL)-?D?^YrkClI+b|Z=l=jJ2+LH2xz5nqhq@_^6!Va#g?hx zoEp28H0S5aCuq?lj(KD%OnlWhZH11KE}HoI_x!c@YVsJB;VRT-$_-5AVug;w6isS2 z{;bCj<(21>pSb6S+eNQ6eleAg2Ok}bfVO0BB0zcD3Kn{l3`l4#lsgL-(52EG0j6jYnQ@WuXE!zl|TqcSrrPzUr)Y zscY^yjyMvx!t0M%mz}6yq|0QHUDyl`vVGQiUr_*y2ZH7v|gS;@TOsa>zFo4=D$ciJ@B>tGObKoEXtco@9AaW(j zK`^2^Zir3MT|?|^8L-@z>n6@a6>WBRL@#sHFgKJxf{U5A;w17o!cBUio>!xiS+P^e zn?R7iRVOWKxt68BgqtU4!m#z261aY5I_y`AS^-|~oo58S0;>5mNecXLH5B_o%XvyollO&><&*MehudmjdL@s5`&!#s`d))g{ zZ-THPo^^RK@f|_6DIE^^mGM>H(gHHO=jzRXvO0_yi2dn9e{Gy_utjR_+?eV%OYIvK zmzLt?s_iaWLf4M%@7QEqs&$ zm2KnaUE5;iG5l(7Xk`e;VD`Gx&NM_#Vqz=F>fLwGt)Cw{r34*xZ+VM|iLVbqHKMv- zoxbtTTfXt{bk~p)JLLq67-MPRw~HGWw{h>bc#9V<>cxIqdJ^3wwZtD^-HQBr9y1NsdbGFv~1ob4^ZS~643jJjCBwkZ}`+B~I7x*>SF1{_Eja*Va4r}dn z&$FrQ*j>|>zd4~vyqCJ95ihoMIDcFZ_mp%H`$V}O0l|Noxn&R^8?6*(`1zzsydqvR zN~pPHcs{p(jngJQxOGV1^;As|e}L+c0`itk64MbR1I~qqt1GUkTfb^A@FZ5606mp% z#5xOHiC;Edzs_*H#JYI${d{l4Um-okc0`}^Hn{H0mhEcDS6sb|Z|43&U(Ua$;}M)e zx_H-YHTd+z#-Yys1vGaL#LX30w1#%0Ji1~NHzV*!0f2kjBuzZq@V3jNTO30(6)}CQ zgRFe!R$IP~qd(Xt&ixKPnV3O!PHJ1J9Y+F2kcPp9Hiy+a7*60b%;U>x58p$15h&N~8J405s$|%{{;Q`Z7{|LKp=EyTM@VN~KV|0+0bNAW z92kz`_!ZQ<3PA+Q!!#HV5h6OOLw`YC#nC9$`8q~{Q+e?>*zbEWFdhb9(t9Ckqp(sh zA3fqoPczQCL~l9objYLkFdj7_mrA1zFcwOqOfYL&vbn4YJaQyZUgKj*9X9<+(8et> zmmno>IzPG4?urFn$&EW=td&Mlv}F2G&WtM~xOHVU4aBWrJ*0`W@L8a=Q18kDtbK`< zSG8sF*NlJQLz84t9~wk(7stoYh#C|LYDO1hk+QVJL$aj@Lqf*Gliu}`)PH`a1wX>H z`E5z>eWs0mNWHi`lR#aVCc4Oec7xTc5?Ni#{8%PG+(vao4EK;j*XWX@t7=YC@tg<4 z$Q&P&oLw9TtM8Zet%*OHsOonNp>9b04Wm&QKLq2T3s~E7gXL2i-EvFn7#}M{4*NqM zK&?Cq60&LW^B&$fR~Q>@-af*eF5y+`FjlHqmIyy&k+PUGbh9SDZQ0tumZ4lx{AkM< zAzPVzusYr`B$>jvSy21eXqD8VDriP|ycQ~>5Ya-ZME`@7ai*{>0s@+?EZJ|E3>Yf8 zDN+&y#b_Eq2R=n(GBz1FWLrh?f?R0@@jl}y`TY1X^u*eD3460dLDFN5;0OU?x_RGW`wJ7H zBwm#<=%3BN`ZF!*REiizIGmC!K@=GnJ6c}+g#;EGj(Eo;eXJ%$) z`#*T^4F50QyQrP5v#^Pik)wsZvz;T|zpAW(jR~EIz`q}ru!*ICs*93=trHBLsI`Ha z6Cv|=;d_vvpq;xG4Ff$RJs}MttGZBVP$=Sq4m5}{=&c78zEv!wxN&d%6 zQxWFd|_#eU%3aU5QaEFEnnJn<{DZXMNLrdzvh z61>??`$`Kr-8p%ly}I5#?=i6O^1NBCkcrMWTOG5{?;NYfNuYbm&AeUOjeIgzsY*OC zb#}}wF!`)C4y^e})ZZvwl-Bf=(Dk^L()02R|J~a0<}3B6*DbB?0n4j>e5vjRNO$PQ z*|={_&8*DcY203Lyed0ehtI=R_r$pzl(zT08mF9GIJ>Y{q3pDLbx~nhbLeIAJ)%m= zkWV>TEek|hdIU9RW0;HC6u??S>QuOD>Xp+X&cZIGEK_sn@!PF-1Z+E2<9dn_Jnl5; zdTf_1eeuiPrf1)iFax9>uy3VoU1tyJ8gt(f;6mRKK1uI_7UFlV3dZOv#`OFbtWRt2 zH%5_iNroro&(|mA&pa7|YJM;&3&1id-=dk4|8eVQDvK9O7x*B_1?K)vcd$(AkH!!k z{-zL>U6cAQG`Rx6_z_s~VxxNHX565U5$~&FL_GtVsqYArsqcZ8sqep+g+FPWxj|pF z?qJ_(03tr4bo$MQbjnG3w>@>-pb7+cYUgskQD2cHJtDMHzLhKvUko>+dir^I0II5^ z!+Y(7ks+^qPE+;sp-46;HMkxB9yK-_`~}pSYG3k)?)?(iuCHertgs(CuiilPhj4EH zlgcnK64Dd?6EJRWI%N-glm7@Iosx^8^S_F+ql?LZS_KW9O#X@I|EM7rj!w=(<_3=c zAwq`#m?=dVI%PW*TZ@01{N40V>Hi-)@IT;lGW`GHbN(L(ZdNu9 z*8kfwEOmP6D=#(Ccdu}mZPz*-^JGj;N`&6Rj0H=B2;*}E6AOpa^Y_A$XYeB`mA#lxJt|7kR0oODX;xZ9`Dnmy8)`)@HyU<*od0TC^i0Y2zPMy!$`HQ% z*t&UsJ9w6HJihFDTCZ(d(T($2&e*=rsUDPmg_0_s+Q{tiJU@vDj@Ls1d7A3*915Y* zxo6;!hPo%P(a~z=dAL#2Aq>VL7G`TTxp=gR19KgLVrW6Br(WA$-@J={K7t}r^Q?>E zxPoH;saHF|y&q3;wc%NNarc;J*p0DKwXxpT=J6WFL4Z8}0+PztT@7fjfw@KqjdzDV z9=e*^&=g9s#yfsSHe6p?T3gr@-V&d-!L?96Z9Uu2^{qx2%CR6ljO3K*eN!pmyl$i{! z+WmR}EIMsPGP)W~c}=;FrW>IC=uxdo9ZO5(lkUy@`X{YosfM_9ag?vz%b$^mIBxOL z)i+7ocdZ(Nx67{yh0~>tA9w6n#BK>}qf6z1n#jNKjL8J+`S=KHiIf3@qn>wQ9JeG> z_+(^t+Cx(DLgUi3fQSUh(S<`Y6winRn?q6D38q8%bQ#~!s(A@s2%ff(&gg32=s#4n zOQ=RewXB)e6M?zE5Sbvy7>~J4@s%ahp$3wa4u7nM(>(8U-;7VX_hDdf$=UYbuoUN9 z_A`H&qwBuoF+_jBo4KH9h}x1wjV)JU)Abfr{aC3D;ErVe01gqE4{7Io!amjr#p=Rf za!aCdX91ngX^YZ%CqaEB@LO#f1YueQF>F<)P!hGiGm}1B1$TvENNh6tWwE+?SJzWF zb>~_WF|kB_s0%RjF~2!(Hn3rQs_`z`EYv9Qz*W1zB$}Uxzc`4o!db4;Mbm2Ak9!S$5y3j51vcwnCAp(~#be$-=IwEXuccQj`uKD|fe= z1|dsCHf)yZPga(u2!ifx^{19^hl(0gs~p&uQ17YuvEZf>c3^l1n%Ny#(pJuF)F-Wr zznovBC`z?VY~|KOP$sd9xfeXvO59nzq|O|bO`l0`(XZ_2*?Ivctp~>3Ctcfi2`2P_ z{#z^CLdHpovALqIWIZnpgD%s>V;;MvM8p`{hOt~HadD1x2*Kp^FyGy9c{ZRn_i(I4 zxZwMe;=H$tQKHRoJLGC6DC84aNdIB9y^G^8{7D!4{qkXzy^Bn}yoC$kT$*oUq$9Yv z#2+yV@>ABHa}RMl56VJTpb`9iCn8arQ7Z9IJA)kH#VTPL5@9iPXdN^Hbc$@`l{G|! z*Lyd3%{#vmVob&`W_56^?ga5QsYx$}3?R&qC<@$J6Y_t?QOsphN)y(z_?2Br^ z7HANd4FsYQoQuzr;!MlA-e?HBFKd zdhNtYJU@n;bh=Ca@+VTYc9LiZq4KR}Uv30%y2RAe8}M3u4CZ0*>SGK>if8XfvR6!K zaSj%nQX)fJnW*u1D^%d_S`5ENc)s<<;Yp)i8j4_MDXf=6uMjJKb*y)-`iBSCP$^>- z6fjVz7ztX+R;y1%Btk8l%kBocC@&02i}veCn6*+iw2%L>=>w+T^W;T0=18Xy}N{#sB_6y0BfsrQ0*TwBZpjiIp_lkeXNe5;YM zemEid&0b^Ay}635wu(T(Y_uwu@k`d@cYy;S^Y%{V0_Ws6L?Jr)lmj?RQYJLp>yl|a zaMCMC*XroY8vD;XC?qR}A2pi(I}$np_;mQtvIQ^)sx(MAeRA`w?9qpCbtO%lA*F|8 z%oPf&77{w`EY*oauBnTF`+bk|Qgig6A;Suzssgoe%`{p;h7fSi!x<76)Z*FsO8Tx< zOk4Pofh$ABNES*brBR{s?4J<7JuIuSNe}D8LyUiVsAo@;4@xhizcxf`W1N*oGGC?H|_LPIb#C$yx$*HNQP~Mf%$#FQN>(ve&q!!?Pc7us2vf4fve<$1? z(LnZFVPnW!CzG)O?BrkTlaBs$7F3v{M>bcW7_=HKK|^1wH+28yz`yF}!p6=s^w&r% zi_A+8G>MssC}Sp1R>+5u9}AZhwXk3@eL&s$$`%$UpgAJB(C*ud^35h?Mi)8`wScgNu z&Fj^yqoklxWk}zs*qO^cfqqvm>*DddFg3%76hOzBE_i25q zBPPfFQ^0`OQk;Iz^acD0YVv!ZTp8i^27Pb$I8JBrQW$5EpSxH$(mZ=`ztP9#vdIW;x0?mP0OyaJJM$mu2W zu7s|-y_nP$Au=!%_}*Pxf1~4d*?Z>u_O8p$%i&B>o*-i5*iLc}$q50UZ#D-6@95XN zD9>R7-NejjkfWk+Hr2C}-VBA>B!(i}6K_Y*2k_q{kb0R4)CX|zY;)E(cJ!$TZ==tO z))f+{wz^gsDCp=6G_XRpb{B2x8mAv>)Uq$#7PHLo#TNe1xE^c>+E{G53SJ_`76(i0 zpo$9Q@#NEkLS{dOQ^u0pbpl6H*ko{~F~-paNRrcJ;7>LPwRs_(RqZ*7emfoaTOn?B zDW&3Vk$rjsdJ{TQX{|Jp_-+^oTeh~H%RHSZ-h#61@U~8<)>q-TW7ud-+q|-BBQL#K zs3AF~hOfrr)&3@D8{II8Y|;$Mq)IMCt5#0;)#KBdv1S-K1Wg+|A^)t3M0qaK756Nd zhy77o4>K-pzsMeEZux-r6gjVGLc|PEnh3G?AQ9G4P*bko09GZ=wCyZ!x?}6f z&~seNywx>(MnB#zw5aXbrf)ZMKDP)c#nzC9;o6{R3ag(_40cytWnmC35^8tgt zf(69S^5(7Cx{d6+ZdYlbv2}z6#>4gVBfSRAVg%O^5(gr|f7zgtqPune7u_ChhUIg4^^O8t-w>*|)DT&~Pls|lo1tOoTK zpp*ipX{hW8Y^ABc&?L76Rk5$DBT|7qYOy)8xO;?tthKZdRHMMYtqWj%W z>*~UoA6v(vEo$=299?K3Ff`1bQK;-p;Hs7^TX4MgU1<&=ziQasN!oJL%Q_bhlM7Ydl?N zvg~v?+)20lxm|8rx}OI0t~(xM{h!I{L%u$zYVtb03w=S4=FmoqdenN?=f z!$aLWJ+0)lYmKsb9EQm}0^AK&VL^4p-39Jq5m{wMqBqAU%)qu|1EY>I>`6b8wcVat zdVKCLv&igPKbEhzySwxZVq=#DV3~W-W~slj-ieh3YPjs1cp0w1Xte#7i*Obl!moDCr`Z zc=qyQ1Bbn!2~;An94 z+;1?AkUd$UQwAvp3zgE(2SXiU=vk)cvuJa+*iNn?wJxS1G4Hl|$4_&s6- z_r)gr6Q;~bQoa-&L{gCuyC8*H9C^^@0NZ6Ab`{--itYINLnHKm*b_{*a-THxSWt5u z9dTg5t~!-j1WfkIxPX~-Csidzg5@Agnx<({<)dR@R*LFlkB!hZ zwFx)|RVXf9)sionEAMqTawNf_mhNAeqFX>Z*F0o%M{Xbhrg={n=dt zHwUtQ?hvc=77^i9eL%aS?vmv22AcQxI#*+FJ|m`0IXcVcK*v3f&Pe56K7bzH_eGq^ zl;3H%?#`HHK|y9BVnrFuxIL6M&xEEj6U?*}XXG4&-b|l=Qudamit~)08=v?oKPj*K zu)C@RcM4rUSu5*Z`lLl7(vYV2JOFu6t(M|j={GTuka4tCxvX2azx|kEFzeUEr|);u zd_H1F4tuC#SMxDmFk89tv+g_+jpO%_)Uv{wO1PeDatG<+AHAgY@U<#5u(&List6Qx z_f!`NS}*GB`V83ad*OF;4x4kd~r{Ge^U{}Tl_;y%mSo; zKt7yVUgT0N3aQw79k_H~6OH3C4T`CX222x>Y?2}k#1^Uv#_wutY=018+FF)69{?t2 zOHvc&+H4}Cd~{okv_(b^JTvS@4#PAhCeD+vB)Yp@^nwj$o%F)hc*$EIx~KPoYMSAd zD#v`10t_&e1@gJ*#w!H*EK8OzIl11RLNdy=YNahpzZ-=jA=<4ClIIb6KDTzKT6UV9 zo@u<^cC)ER{XTB@`97aE2zdG4r=R7@-*E&uULlKxXt5G)eO&ut-$ZVToQa6Ew~Z~872M2guNexZ*!mRxt+0IeN-9Ys#eWq zq8Ji5oG8_}t=%Qkb=HMV6j3GU8}cvK;PWdnu9F~#j4i`4+NM!MQ=Z#b#yOSyRX7|* z3aq8k^7sl^V0&_&1rl|LjF)u`4Ge{Ao$~&!rG*vp^iYxdNGcndIt*_wo*vhEJF9&3 zE%q|C-g`UUJ~PXa6imCdepv8hc|7qjY z)BjE$e#U!Tjt3`9^dltHnLt+ap1azE9p)QzKsjCIy3}Q60hnGQa#o~cMAt@Pw)9Xz zNmSY|m+)r=J(&o0oSO6?Xd~WVsFgbPHoU-PU8%M4SW* z7pPix4St)h?%Ps8c4nqznthtKi~ZI5@WyrGNzr%jkY#k`qjk2|IyZF+sK|QaYSAx(4-CG__}A8=_dtIPm=X15vrQj_P(g>AD{% zIR;(`8>&OU8~8vW!kl?UY{t~Vs9{M0Z7`aN;I={de(8Qclm>a!HWD}RF{!i}7Fqt# zmgDtwA67Q^{+N9iRWOO!hQ%(5*ha{6-MokNlUkKuJFmOuwASWEKj< zku#6KrJKT5Utq!_Yd>4(5ed-@5Qpo6GV``e9rCOw_cu!RXpcIsk?1Npa!vLOz>I$! zHVZEEN=O4Bv+NlgXE4Hu<~kTvM*)CCv&*uJ;G+k|v#~`|us=PWBI5H*`>K<;=I}s5 z3c+H8rau4?n z5xPMxLj*;f>3ZYmMLq=PNwVzFE0+JdW{3?-v|61A+ezUS@F|c;(da8Vxt4 zH{MJgLg^5tI*LOFAyDm-y(yjlf1pt7fKf_W(I*+@=-hr!5X;j+6q^wJ5W zL{-lH#;%2A*jp&PNtkwt>{4rI6rjWvxbp=|y4ennm(E|5*G>WT$Ve)`QL{!svLI{6 zrQ&*Lbc3DbqCc(ecTPur*NeRSVW61^+OkgHV8x5FrWq0}7BH6v8vb z<=vY>)0)YHlZ%+=CY7sU&mlMFTGQK+6ge@=0*La<``#@_K<{#QzCXN|e{d>4kLQgS zba!zrk8~VGHC^l>egWMcUUlr!yk2tX{pft%e=cFTfp(6~TGe!|DG9hGMns27u4>i<^7jXbUpAA2tkLfuuiyR7QjD{Tuq3=WvwOg=+qAQB=&9!|%tqv4f z2`wP19GaM(ua{Pvu!zdo>lCcqQ@5S0uqeE$IOzR+tq)bi43)>UHqg(c9db-N9RDhj z=6F+mS-|Nti7G~)LmBc*4mWW+ZZGRNbyXN>(r5Ia<8{(q zAL^u4>&4RLHrozek64SQo9v3}F3O`$yp#U|sO#DCM{&ku_Vr@NXikS&pAU8l!SHLk zi%=G=m6kt*tMe4lJ+k*NM9!6|%yb?r3nnksYXUp~^wz<{E251med{O4cdKt-?mcfO z_psF7r7F0dvCkcsD zc(H)7E;PSa?o2Z`X*y17T*ucW6DE4Ca!Qg2Bj=(mKZ7B|9yEzm6&g1mR>>*DZLYr{ z@N`vrYxz{s{rh@K6^9=-v-|P&%9Qm!+!KB6bsDIhGUv?Y2e9f-1Q_Kx5GZA?jw#=z zI@c2A9a>hYrcotl&B)}b`ilw#@DwvxO-8iJfRd^f{pIYuE@@4Z8tkeX2r-TI(dT@S z3+q0cWx+#U5XeLrSlCm5>9dX&96Y;ya>gu-N6sW!*sEV?OwU93)d($Um79S8+DOx6 z8p@o6nB{6L4Z_$*D6f>FM-MYk>@*v^Pi>_btkev|^Y`EmW)*|rb^6RHj%W3?|11GC z&igGQYWrX$LzVIAbE}2t-Ux7GBy6kC*HtIA{4jRiVTsBh*)DXb<80WtgVh|RQ+?&WtS;IyGTJP8J=LpFZq6q&ydw7ie+E-vqYh7mUjMj38lx5EKn~~QpDcyxG|aY}CqNemJQt$3$-{0A z(p)nxmggg4Z7o+9h^Q<=`(zRRXNz`Si@5Ccncm-%XR)KNOzgrp{41Czoopk2ZaN*g zY}vdaOO_Y7K6yeibVMXFQ*Pb|OdeXu0dwa5^VU!T@tGL4QZDJzRguz^>Mp@X^&B6y zOdzv)WvtOav#61;qy^AY+kHSEv6!IR^G(V*pzi?3ZsS+W(rwsyB?-xj$3W@xmtX5gonSY+ zBh6_>hMNxW%blI>+FS__rBp{oYSz=G_K%+9pHZ?8n-mSaZ+Zk{d2JV_qub(x6E&Ex zy4z)hi7kk)`8etEk2+H*;MT!l=DKnz zk{nSLaSMrM6f2#VDxFsZ3Zo^qrC4o`p72OZKEPVr8{JNtXEU_pLU z=y85P`-m&$G0ni{l7EzOF*kRD=P{0ALdh(7l3W^xwbo3)+tJ>fSe*rW{pYwjMrtDvPHGHtR+a1aq|d%%N8lv^OGxg zz3WQz9Suut<#?Xv)3DHp_3(86=MhGWs<;xT)H2N%Ov8N%&zr0B&6ZcrPqCG{CF=sy zCPT8slzC~?nyRs1P}AB5h=^`Ww++U|As^|B>-f*}-%G1)@HJl$pLb zzyLnGAfgxog4`2hXrpM1mt5{9vLpf$to%U3xgYn)qsDU>`kC*AP$AFHQIfd|Tz4t}e-izZsu5jp^huW2vhAe|xSF~J?;TNA8@-~7z&Co&lEyV?6MUz$GS zv>t*zA*k6ijjyq~g3<%EmAN-Gt0gZF@GdDpNW+Eqwfd%*d(`%kJq2lo%19k)m=r8E z`8bEugYC1ju{AXLAR=~7B{XWQ##S1bBZN&ZhiTD246rR&U#0AP&S9{ch-h?dnCS zuBN8ok61nNd0P2bUhER+^|1iUWI0t zuZ^2y@ns!Wc}rX#fRE9~O_-;JYs}UYX224uG9voMvDiBX1ergbiG^P|vbL@q&_I=R zO-q09!o67C?EF1w;ad0mTEKZt>kYdT0i-lU;c$M!s`@+-RlPrChORr^Wi`fqlvU}L zd@fN^6wX-+jDT3tTXy0WnLTvuhoP}HfNj0fq99ms1n9el2ne6YPgJYQY)q+Q^k_aGd#f;Q40Y1<4meZ|XpzZAS5mR9Wa zz=d@~pO}FpJ@~{7Sevc}+ny3DHQ0)BWk?)UOcoj0az;a_J6NlIuu*A9~7Y z5Yef4XMM|d`R18DTAOg?>KUMb)E2(5C){@M=d7x%*m)Nb2*V#1_(d1!2_l~jhz6J( zu6TDP7qNE@C>y3%9|%DSj#@WY0mP3& zK41=dtBA*TfUIq%F}jcr(Irr4u|DFmyZDnzv-3+i6op=VRORIsvJ9-l-cbKtdEZ@U zxa$jv!6hVfIzG(Tshq708;)ol z!=(_P)a;{n@03N4Q4L#~MQw2$giW!O4#w7a8d?P>iI>S2u%XT?MbIFYzun;Ldh1~O zeAu?rH9`~(Ka9kf4X$w(3I*@RE6_ZPyy@O)c1NoS@AQqSn(mEe>e{In103kP8aFIYO8I%`=D-OJT z`R`Rg*{QkzcnINp#C{%3zdjPa+<_aUffABxDX3-%L|@MEOtg``;ak$}(%j@*u%Vf# z6Z=-Xv&oZt$?RWphN@r8(T~!e{9y~#EwgPE)q43*(b%F%(6t&^U|RG}72IbAAFIp`0ZYA?k?;7?qortkz80 zGF(1n&*q)Jd2Uk=6P?wN9^T~Vx3n!k0GS42B9TWgLudqhf{2BX1)qkPhJ=Ihh5vc!|g|H9DrJqEm)NdAkBY)4(Q}OqMd5=IG0~wAeKkghpU>gXj!GMYaPx$ z*oCvrnyNjLhESrO#?)S$fn}lvoh4fi390CjPrsrsHuOM!G*RpV9{?N2^7oO`bz8u> zqq%cy5oqI{hnCxXn9R`9e^do1k<$r=0oTOKwMIs|vxB%%9VYQX=n@gYj2niyQXQrl zAOg_##;C_CMZ_kIkuMJ*$;>X}|4^NfCYbLPhhIyS{`4A_6Ev0M1jxUxF+cHU3F9#& zZ4y;y+R~BVx?d8hS~V5g(qyx28Mv)_?f-ye$2CX=0}v`QV#0+vdF~tFS)E6?oxM6o z%RqACT_l+TXMhhh=}7qoC>_tsa)%biM?aSD3FCi0E~E^=^eBT&=b@)ONb5wpu!UDZX3>>G?ddTYDX2 zgv8$mYF+X*Kg;I$HVJIFU3}tLNV~@p@_F6j$gZ$a(5#PAX@_rwz1H(1!vSfAGH5}S z?scQEndg!o%*mcHQ2@ig-Erf(=0>fxiP#1kY3)LrmUbfKng@{`y4alawxU>g16ybp z59WD3ECdRtlL|)$d7eyWlwIhT3`C$uuZ+bA>$8KH{iH_?`0=WP49rlNsPNd*P5rr; zK%`dJ?9JUR%>fQ)xpWe`fIy3Y!M*UZR7*p*O|MFrehsE7d+1U^HxgS;5KPw&7@7U<%3 zYgi~nW;(V^b3p-17w{lf`X~;dR;3H1Pm*k_Wf}gWgG8Hoi&r(pxorKlD)7<3n#&?G z;Yc*{d*;gAl2M!%EK3Q93S5Uan(JbF6?Ke$(N9IHT*9!b^YuSqu6Jpu3$_!th4gEqv%m`s&mKVKc)hI}-u z(M)pcW=2<|^_eYw5}|~H4Sqlfix(sMl8v?h9mz&P@LN(FAcf|50J?J-=Mc!Hhur>{ zapU!P9(t3nnQC{~Ub#u?Znqjpfj(Y6RnpS<93uF5hZo8A2zt(W8P5gRJ??`%f~du2 zi+K9{#ZE@orY6ZgsavgaF;Qm)b>3CNZe#>cdng2%2AV>{F&huM#37#ws^r+40UE?% z&kTuh(z}g&Dl-7U<-dgGpwAB4po2{0ppOUD;Xs-Qpu?m)8=CeUX4&&*K%+W2?B7qm zTdX;_x4+)>CDE7t91#KB-0>yrKxT#Msu&&9c7LoS^mGrU&OLAdw$1WnM<%y~kEUJA zmoJ?I5tl&HaOk zje8Q^%fp-2NK$S?_?x(iRDaD1Y^ zls`Q+LoL7fS1!@VY(2MtXXY}GHVV`mE8`JLcWIin;l(BMdi%#0q=&7`YFrq7!^ zlgWW-tMSyJFwDujL{rMa3xT8iTV0gWV-2fDeRq=$Cps_LMM0yZL|l#3U4Qpu86a&3 z^Cm|R1Z~pfK~d`)+yN7N5j^Q*vp-V6U)poVuPK-Q{Uqq@qlmIb4rwc z$Z{8h4*ADVdgmapT`qBvc1y;a65vKSIut}nt)0-)npD}?+#+3@65=lkJyYJLIZLt# zmkvysG@QnW!>`dD;iGYaXnaM8AJmfuIp9CcK&s>e$wfAzLxkV$;@Zism z^f#HplWOZX4r=5~^Dl+_$om(8;G*l-0(F5jLjRHV*90zs*+u84>IDb>B<|G!_NDG^ z0O6+XrHx#U7kz62Dg_(0B@2?L;V%awgxN*)hmsG7$tjH?GK>N;IRh~j_BQ~YhN36t zPXkH>A_-KCn+YTX$ISoD5P1u}G?!dWM2n@(($__FaBTEchwMsn=SDG&0}fb zb;y{-vJ;Ud_3m%#O0?Hi>bO1FE%!T5TcF#~HmP;X^tezyaTuRT2e%v%A~Rg{JfC4 z>+#%32+L)SvqXQxZ&+cv@scpb3HjRsN99~i`lKKw{l;}tPhU$$g9SARg9B}j)cri7CV2`G^ys|)@r}@J_Um7d_o}BU$fh*FWP&)Zlo$z{B_~W`1-Vx%i$?k?yboy zcEEn*`Gorh;gBz4pX1!Nka;kBhDn8j9KuhH0Fr0KoH>PmBx534I#)n&CYG}!R_z~& z$pZR1pV}+WNfVi2wB-CE)(lAcungziG3WeaVoREsG;B9r0Gw^DVAIigfPT>QMS0_K z&{QMaWs@7R{R02^`bKcA!fLc?_6JIzvd(}{}ob%M^d;|7W58i2Cy*=vD zQ;F$UfJbO)`(Kl0bl!rx4v8}e>^7-OLD%9M^RT!}`(XqjS9W1Jv~axjj!St9$ZZ6> z4I+#0Q{ZqD17Y(Y`%_#tVF3~1L|oCUdn8;BN}WhU6R`!^n8Fz{Ff5d*LgHg zMKiP+C!%ZL0k1Txwp`6w&mpdLIZ&XiC5dOovP?$Np#@jnujgQ}eztAEf6iQ8 zA)4Pd@3r*#E_Z%nq!xPPd1=&yah)}U0|6QyTnt%ZPc^}X4(O^Oh_NHh8z}f-4DS8# z18+j~?VzNIRzov-g7rP1j>Gcl!F*wS*ufx$?2VvUXA2o4onlqrSVMkIzXu@E`)CM6 z8LAo^l0NZfgy_TmPNTOPV3qOp_(mZlst`Sp^Za;>y6I7jljE_>5yB&EP3peaWR_y& zwVx?u`QfK~_73hQz$;oki$!A$4tWFx2t!e zEsbDctZSV%2W4XT1srh^54-rB5e_@uN_ZC7qBDCFNQ*Hze+wRVYLkxsyzl@ug)nEW zhwVi|GapAlD`#lC#7&j+qNu-a6`303X&*Msa9B>X?}T+-?Qu0NAMD}!@ROa=b~-}T zTf};>@8-+;X=vqRI_(H!o|opHq3J4V-bJ=S^}-eFDx!4?yPi>WXxW}z7QDTs$}=^Q zgAS_*l0dFxM(U|pj$wNmM3nqEFz!@CnvCb1Jty`%9u;12$zt7z@ey+$_tXnyMiHr( z$XV+^W$+cnMa^p1(e125C|CV!me#APDmY#fQ%|O&v!DChj4K2k?!#ec*}5Kh>-0%k z9L`TfaVxw6ZJN@Cd-R5Y1=w6%J{aE?Cd^s;?1`ge^^W|73-INsfFIEwg{cgg(K`_* zuQCO=l~b=dts@2v8NH@LwsjfSRZ{woRXLv^{#}JXk^3~D&oDMgJ5N)6POFO>Xe%sN z{|L49A1QR+p}yhNmQhVk15vY+>1oe(3w{F7@Tg)Db)K-&FE-MIJbb)9=FF%LW#n~< zdiv8h4j*q@9h(H4VYvz2$XCz-D&ZwFn0bPnFQcXNEt{f6Q$hb9XKxuDN3*Qy+LA10 zi0*#!zQ9`ZjH!D#Ee_8#ef@>@BF}gGqF05l@jAU7{N%O$%J3)n#tY-N zug~kKKzPB6;-(LiFXI|ig(G87bte};qh9|TnwSK}_f{S+jQhSA{5Y?p8$onhik#-Y z`hu@~{ja(nDPASX^vu@MoNBgy-l>in31Q-+QDOp}3SMbD*TMT7rCHwvEI|g#wSw43%X&{Esu(H0slrbqFDR189TSYqA zzbO1>=q?RC{FiaV`U5=fI!v=lo_FcDJhk61=e*kt?9|pdowu8JhL>d8L1aChHYS?Z zop{`D54)1H6Cw7<_k(Xf>b4HP;X_(@4>a%PA#D27Aq1FCMQ29O(Ao^SDFnu)XO4ZUjAbC!zBl#kJ``bY{*SwHQEY|3TVe;$opr!yZ-ym zShYvIF|L{1wo7(2LxFYy4MLR&jc!qQ&D*om3QPIePaVu5uXfd)2G}Zz002euIbHA1 zR0MjiyeOmZ&e&#syyy7_F2N|ahL&JEZH&4hPfx91dXYp^!{ZLI#J(lTst*2+_`b%M zd+UG4JNPo@0yoQMLkyG}SRP}aY+?5{I{#LWAW*7st0n3M&AlGwbwPH}Hcqcb+?LF2 zAGsb=DCMA_S!T7=Sxh|xIKl_aV|H4!Z#<;0)n(Ip`c}Y;&H%w~DsQTqthxJvBZ@?b&iTKPEo`p1fnJ_j&Pb!B0Sj{Aha& zdZGoF0=&oh7_Nx# zhaeRt{HuBT$WNKL{du_#2$Us7R~5|A_Fo#6(gZWO6wKgi;)qM?la_~fOX{Q6e`JXl z-1S4nDy{w~uO>-k>vd8~lt>q&yHPkuP6$tRD5(!js0&hBm9SqH9zEjNNB#*$)Li%TRa*|e4bAU8+LpyV0q60T`Ej&_^EH5#vtR}SeU{n3i{u%&% z$=T9e*=~TfVguKzOta~1eRaK~*~H=WK55aqMl2(Ok)x}!p-pro0WCQJB{?ctM&$em zDScq`{2*!3YGPw4EYs>c1d&sd_3_cM6;R~okdvL&RhmBI;`&-^hw3NpnTXAhs?yTp zba`FEH(j&MJsqi~t_e5TZDR5~Dk~{!Lc)e;AQjUv)|k?qF>4a2Ji)V! z9#x)W;BGQSW9RHXbl_y?>=3;?yE<26#D!+vs*|B6+COWYF?J8kY^xs8uBfwJx7w)S z0phMTh473fC^igi-XG`~&8}&9(Dtku*VBppcOYI3>NG~6GYA54fbl4uSc z;7K5n1S~JKcN80&IGdZTygIgHlscGc=z zABRTtXCdOrSjvhlGe2BQwv|$aOF)K|!iQCNei_F)OfStmfU=G6(O}s(1FxNw_vhfKzUg>XU_#$sT1K zKtsl(R)%V)K@lVtcKLj<`gk$AG@~S2n2$1~?B_j@(yFxaQMnIqDVbk?UO+mk)--da z8(u9_{xC&BM5IHl-GxVER?zZ^eV@J8=vNc0(XTHQ2-jI%a|&Cq4aHN{kG4|tX4W2K zIWS&r?EP*&mYHHLD}RTT?*hQ(hp9-;(nPp_9bj!{aW2ovTN8e1_v=mcK%gz_^^i5! zp_;%tqToa-oz@3L2^}|O7N%43Xqs9Djx`pUTMKl4|1jgzFST|s*KVBSbt(`knNLm3 zb;f=>&v~;R;uYfLbxb6`r&Zu&RV*!|?tqhYr#v?fuo>t&ReZ6;RuBeSD4LT43twt^ zSa+@JwPVY>U#v$_GkK<%CzLAR$5t@SGXU;&fc1fPbgtJq6ebHVvVAYM%hTu+)5;%+$CGe7yM+i zp|Yq=jA|k;0|I~5)24Ei&Z|^67P={zv?ogBTQHx_i9AUcn8H|997&pPikQu%pESfr z6@UAfM^$w#`+jVgN`cMP0?UQWRU9$x;TG`e#0c_+#iU!Ol@0+V~>+d|a(@2jf(+?ep%w1RP)OI!;vcXDZGb4X;G` zm@lLtmoevGVT~_1uspN5&sQ&AU-o^{;mpF57}Mtrrd8`ib}ue+sy`Xpk43W&oq`gy zydpCt{Q|5GWEX=(HvGmC+fbcC0|s@0oTR+t33ZU@&PYSz8PbHf6VA}}W#>lTCFrsZ zxhl~Gw>P{`a)5$A0&WS4e8cw z`?s@IfVy)CK60=`P;1b0&?GDzLL}_*i_V#M?9)3;Yz#1P8b<2qI8pY(HBA}^bggEZ zk?h{~k6z&iQZ)~<8_6}~%e4PM4n#7z;AduHS{9Fw;kO9n1lKO%V$ZKC0zB#=ELvAA zTxf3gH87RkW-FIm0jgl1SH$s;BP9K;J0j0#@ua}ja?bN->yWqX4i8|{;Sx`J3Fz7M zur+xPJlz`NZaFQ`mXfs;DRywzGkuv&CDfg7Q$aUcGOxiVMY+9}{x)avU0R_SDweIB z9;!l@lXx#=b;;be7l&wd8Buej(vWLK@JzB?ri&8|wxZX9oekL_Kcz>@Li00Yt@=n7 z4tA18@}Zu^SZmT9tpR;iCQ_*;C%vI2mIju(o7?f4B%em9l?HV5A8%lM1N}m+0x&|X zLJ51kY@*_(%28C?;#+maeqLh(?6!dD$ZCky_~5dobR!Sj{sL?7Z3{mrdCrGWUs`YP zKDnboSu*)u4V-v0v3j-0Q<6%BtoemlT*E1VCF{#$@?&S)IgzsO{>UtA;+Ydd$LgzmK%60XS?noZ01jA8rJ%roe5hpo`zvcMlZhW=^ zB``q}+-{pbu~sy)H#7c6s0S+xGXX90Cq;nqFCu`0o$LpS+sk2i`eFd+SE!~nKzsFkUaTNdK>NMxq`Giy?@aGB^j33mFwkUXDq}ZE zue~L6#miktc5vtdd>&tJ2d1fK?{&2-7&MC26dig-H5qtgE}mLm@pSwpdU&ri_HlTP zqUjc~$!L2|=z5)fE@r;P7}C8$d*Pt3oglN>CEb70iq<{R)DoLNt&y&3dwNO}c$a>3 ziDGQJwk)27wQ7%c{Qimb7_`(zN%!z%x2*jnF?DE~4?oSmmKU)sK2oo)tOMdw9ay>(o zl)XPjeVWwX0*^0d@I}4Jr9QsM%6cOJs@|7Dv)0Y_( z(RzswYP^QgI4UvmXj|hp|vROQ#^!mra1^9i2KopW9#i=LXI3 zUw!_q|9cMq@?-n-|Lps3n}6d!{@VXtX8$~Q*3UM7{r^?Z!uUV?`_F#8|6`tE|6iZzhFqx3ucrlnTK|uu=fzUpp#{bTiG^P_Fc zx$6Qx%VAN+9oX>j`Es{>*x$KXVMXG9`#mdQ$ywO_{W2OIk34`|5>jo^<}|)@$@U5- zKo+U@t)jz3a48yJ;|-Ir7fFC67+|?MgZFXPcnCSNEHzw@&9$0aF|`TI78B#BC1B=6 zyy7tm1|O@d&X}87aK6%HdorM@8oV}1H#p6swsG505a@+d>&&NivzuCIPw!*8m(4#n zRbAUOQiauf0u_LDchkS>Bo~`xAZ$RNd(PTy%({m;cR?C!LhPj%z}e<|9{V9DJ%&SH zJdaf&V>8TPoF-I9I%Zz?KcFG$+sPm+JsInvu21n~=u(t4(5SMRDhiyQgX8K(=;K*} z@7|9km85LQiW8)T^PcO`_#|}pe1v`Y)3Zm~CAja;9|simXYgo{G2|nvav(S@V6|f3 z%}5#Tp)h^oYUUZR&1=pTt~nQ-<1P3Fy_|R}5q&~`3c*W9d|GjyhFsgW1n>w=1|NKz z(}%4LWB%k|xo$wp{-CWVLKtm9vniVz3R??l>TuDHc%XwA`8iqN0lu$mzjH9`#%toj=^DsF{RV)5o8qa11vV=tk<7r!lkdZ+Ct+7Ccr`hy}C z|BM6d>Bi@)me<0!VD?2KsbX{zmWYCR z@nD&IvEV`++~$K2u|;8MCJq0JnT1Fw-Y_eO$5LP43-a-Aq2fKG{rQPLKrp;L89@bTTM{X>nzmC%IP5@eODsp6h( zG=slmicuV;`Q;Opn@R;xBSDHPQmZ%?vj@=TB574mN;IZ~%2ku=!Kp-))8VQpA6|!Tyd8H zIX=I%aTEoYHrk*x_oV(e*@U!o_^=6oBsl>@Tvsn8j*4VSR83$KbOV`opfNOceQ`F7 zIY!v%tazf1Ic(#%{hz@JkN}q17Wpd%%A$ZC!z_(5)LjXKfIxksujMl6#SGsUzGc<) zO4Atb$LddTEQHT4%=)l38$Nw8!joboVZRoJ5>RI69y`-(^szo7Sk)2lr=4KC?ar}H zu|9}`p@`qkUG&|)9^{C?0*(}9W!BTfsDntVD51#k&#Bl^K&sO6pahjA0a$ry^etT$ z!UkVBw$X&B_5?Z9mL97E^ho;bQ6yvQ31&d{>tSIuL@r#}rNsEkP%-=xm+-&#+OD#| z4?h!YA(NAFr44gJe}}gSFqCGOrX`R`@4sWldBG)8GSus!Du+Am#mtDk!2tZ)Tc#4_)KOb<QwTOKW*kKa8b`hHe_mvD4IID@(VY2IFq8r%LBy-xC9qz2BSOVw<98 z%sjrL<-&)qGZtuKuct`IawuR#mvG=015=l!7m3smAdk*KH~cWDrPi}utV{|)L4lp6f5teZEJ--z#>IViE0U^v3Cqa{Au(jv|+ErxjI(gS09A6qB@Som# z{JXsO2%LSem8@0asR}zBqD@tg-?D01w+;!QB@>4d<}g&I{9AsjcK+u7j`(rO)r%8x zhP!971Luaym|9L%Hn(5BI0BzuyjXH-7(UsLojelIblCiR<(mpRBprqO%(o#e+ZLE- zt?6wLx-&n0^bk7sT|Y%Sv1Wo^s#iMp(J%D|vOF&JKGBxI}!nFx;>o0`Br2BUDD z^HGR)Xg<$B^38P))R-DICRG4l)5pF1It_0>y`kD&PuL1bwcM%EqNiRBZn;inGBACQ zYEjoBnu)r#epvoHhm5j69pVND*O-%bha*=n@WxjJvFW~v8)>u2_^&u+0l zfa5hP#UF5~KDck6L?=~{!;FMlRT}S#U1?&U@r(aM>x&dp<82!42W^^QV$p) zZo;ZlpxDSnJ4Lbp2o5)tgBKpv>6SY44(^B;mWDUMn3k+G-WN}s6JfV##-;Q zfZkZQJ1GqG$Zm38bj^I+7U2l3`dIK-$r zL_g?igF%GASQ727RA0z~se0W3&Msq=B`}Tk5IKT|V-*oPF=CB_bOd`*9wskuZO9np zXV{2^WgfH}hJM9#=MxHzTF!XtQ`;k!QCtLPnCm&OsBqw$e~xT%RBvuj)sdo0pcVOi z@Zt`_ybl{^`Z`k9_H+mtJs}w!{y5a(?H-50r~>YxUVP2 zbQ~y25yr@)dT53shl%~;p+k@Zd)!>iTy`D3=yEnF+;Vwv?d74Z2JhP8L&LCFSJslI zrlCCj<;Vi(|(QWZ4c zzqO{0(aA@7T(Iu%2vYbohTrShi^kWz$2LCbxa}5nPV!stK9rJ6^L&|m2TkfdkTMZ- zz3;?yNa&&-N^DB_&fmP=;Zl>nlD6N64_RhcwJh$Vh1@xvGeV+clSD?%Wja+F4`iz= zkzxDZ(WNsv9q!l0Pv(~i#t;3;ya6-DM-UK1i~=V_3IOFl(i^Zv4D*js@O6MAw_~!4 zQ2f&R!O{3J1Ia-)8JMsikdK>*F|Oi3Zah&!%lUq0G1R7Su5}MLDm|KLfsL)Qz{=7f zGi7I(^?uDf@O}9yw(igA;j~o8{Tew;vq2-d`t#(O67dI^h7x{g5WQ`QlKMF;p=8Ro zGt6D>nzWF7ml7JVUx)ttRXu*zLtma3`%&X5x( z)!G<%G5VIQZn)nHgA z5_+znbqC?`W#$l*fvAOhJ%yjfJlBcCvCvJO{F+S*3@fnx*iQvrsrC2#H;zLg65{(T)%|AUMvP|u10}^ zZ!EepTU(~aKwL=yYd<_rP58aOyFZWqMGg5`(V58^hMW3?W9@<=BJ%(z$6O(KnjV}f z7!tZ6+$b-uzg*r@ZGn%5Tfpofyg|o`4;h_i1!MH;^C8<-o$X-x%09%wCim@OCYK(< z!{$KdsCM$iIIbHLZs@dKSumg68@z!a^(!U!xEYN|T6UE>)k(Jx-2)nN~=*5-NDeN(Y@w|-TW=OZZ z<2Q9?I|@&~x>Jq&e1=$Q-5^+lYk%fLeOHJZwX(y;wQd^h#r1OmnoDUlCjlu0Haf%I zR+`w!wELi(u~94j{`zpuW_RO-J* zHBp1V*VCNbYZkxq0Xc8xkDR)aLU&N-gmEoH1%qq-cPzt>#mScGHoGGSerO+zFMns3 zAA(<^zzL9iK6O8zv&)w-(2vPBPiofR@e(3SM|;=PfC#EqjPb=3ySmib8GCeVkAU=Da+7XUNj#qb0)CS~1?V+0_=!eFcO~EZBe-|Q zh#rTLg&pwVxm3Nyy@P87@a$N?%npHZ9eM|QtDUE9N%_p$f=6b#NU(2BmDu%9aY4L{ zQU7=DkiDT)2sD!*yt10L(3zxdm!WysfaSn2p!pmgVmilg~{M`(uf(n z2(>K7(^+FdM;iO^?i)sW`~9W5>rD<*VNs!|09`;eQLCYhoe}6q%JsywY$ht}+)a0j z-Gi2I*Yo*o#m6s03V0p0wU%1K;j^Vn%>8UXb{ul4!2vv2RW{=77=C3CeIx*2)xz_BlRC?Ru=k+1c^FeJ`n*QcDAigSuf zVQl++y~q5$^#u+b5}P126ro?zP~M{}{$T)b_Jt#u^LXML{xWkQZy0fR@?V;Jas^jj2q@L2lP=KsJN= z9aY(=_32c;WOfe{@sUfOyum`cOQOgEk>)s7))$*$B`9_At}9FjO3(4sabt{McIi5X znAh6Phvce_XvK?L#&Zp%O@}W;=vqT|CV-lrWWX=@M zRlPbSOV&qO-%!Z9za{scAzb*qG(A79Y;jY1?CaDIzfEAbKTeRhNB92fNdCDu+nY!V zMBe#^8nZLMpDyNAH?;h0S!?w2Hhzt`t z9EB!1-ixZ?Lyk7nd#r>OE;F4|^KJ64;Wp10?YMtcppwjQ34&Npuwq|>IE z${f;}SUIHKjHmI3L^t3<;rNbBAF!froykdb`U@>jIAj<;>$x_j!(c z)su#LBHD4@6jhmgld4{nT~TS06v0hjoHz+lk>evf1o=|~Z~TIJ$e0RTFt^8=k!_rk z`9zR0B{pVkK}1W6IK$@yQ`hxhNx+|SdWDBU7`jG&A{9`V&Rz~%rNR)_<*Uo=HZ@(_ zxk31>nJ!(=2LP1@d%nlF6JfrWyWQkp+Q&|O@QSpR5Ep0dhv*2(V)2eBq zfQ(p5NU$aLF)<}P1s&cvX$1)D8ZJv=AJFRY--F5i(xf#9MKVrKSstY=Z796Ya!)U( z${m@yJ+sXC{C&x|9m-Wy-m>?0*rPjS%5XFBsd`o5xb{K(6?4du#XG;+Me-CCht|n& zCXw*FrIZvPX;P#()Fy7%kq0WUrYJ5UohbH2g<*qpIbC;?V@;o5J#Al81U zY_uJBB?#hYsla`o+t*jN@YdBDCaq%-R9ja)X1N!VU||AwajH>y%DdxZ|XOxhmeRrcs14C^p& zmAOhsIdXyhGSdM&g!7LO=wLJ)BZGSo^DPb)GFIy$sbDhKUs*+|KF8&TjfDuF#`-@Y z3VMD}kwTyWNq4z?UUWSRw_n}?ejPVD?+$PJThqS6zzz~cqp|uHZ5j9QGojP{y*f);`y?_V6LmRg zDcD^ZbRqZ$K6o#@FP=|=AT9jH-@t~#i_k?+I^7)_n7(8ZP$T4e(|Ehv#=Kw}`X8Us zH}Dia@$T!9=DbR9P>@)C^)w0Mc#$-PfW_GVy%_`Bz|nVRtMP=kl9pIv5z8ECPacr5 zduMFOl2?^R@Wd9jjf;HjEIGO}4^x~?;Xm3j8r=fAyG2PUo4?7kk@t$TIQu3R#D{p4 zY>>KV`sm&a!Q3JhpHeb&mC?O00^XBP`m;+pK%0mqT#iy83epeKCd^hUU`?o5D`1iF zam9v-CbvA|NLa*~JyNSjjL$&1s$eZxcsoouMu>o@9FxOf>$=JS3sy_i{;0-Rl2g|h zq0&CMwgY7I=;<-hnxdq>aCX<310bE6+R?}30TEzJo1y0)br^{`5-BN?_f*4$3b~Q$ z^0bUwr8Is`c#<5f^5N>0QrqxXr=J~kmj3|`@s4ALZGf}&g zz>7N^^0LHC72*0t-Fg>tMRtj0vK{=k^2(BVoWdst0mE#J-yQm;1YQZA_-{c$>Y`tA zdJsh4VlMl>^4(VJFCz@R+u#yse0=eB-67y1G7t&q(3{WK!aEPpI=6Hf>L=56nRp(a zww7wTeF7|TzqCc`z64&2K0fa7*SVUOK7RfL9ar^gAVa3$zI!4c6}=VYeI_LS;5g|F zh7B&G6=@(8+@D0|R!L@qVWFCC<8Gv3CIbb}+dNG4fa9Iq^S4T|2HpW5aBr{l!Z?q) zfV&~Gw{~hfc}0Qh*C%OeaejYD@pXM4->aR^U$I6+vF~2)pQ4`U^}yf>Y)6Z7;qWQa z75lOjO{z^?X7h8g#t%ZGjmgl^Z5lLB_h_7hB)-g8f1d~61jUmw?h#UG^X)XYPhgDc zFruWOP^&BO0kK#X$!%dr&R4jWcg%@x9%N)jy=8_-FVaK6ecTD3Ec5O_>m5s^*Rzk$ zy=Vt6G>p!mG6+8fY_WKE9tI|B-5jnZ6eVIdKHcC7_PL-Fg7BGm&H6KWg#!`z)X}pl z?jB!3MC63Z<~FHcv^cAn`%>(xESa$puzC#30ai+30sdD z!Jq?=G_{iYs&|2V@#kOXQFv2OyQ$ebz^Z0q;PUZKpZ{_4M)&CCAg zxs3+YgiQ^9pnD&ABej7eEfhR}ZB{mu)M@MPf~i#gbGus5UIXJ*-u~5VJ{{gZm;lNd zi8U4J9wtEXdxJ=sid}|nbt*ALy0jJt`tH5Mlmk^%vw#KkEU}bkY3iKg5r!2mHzv_* zEZ4mNj@tv3Vp@zd`Z+WGbFfD(bvxKZ-I8I`3JbrY?W|#R;g3Efn;O8Gw9B`=-&Y43 z_Kfn{;BrtuKM@aKFwKW2YMV9o!q0v-LEgpZaC`m`l+9l`mSS=iGe#b{NoAzBjeG8f zHz9Fi>m#2s9zQGKzc&3$U(W8XucKp_qK(`}TUb6Gf5h8v`w03Du$(OG zRlKIT$Jq*iO2W~xBEf1%lS<1lVbmPgGzt%VFfwWTW8WCGG-L#KL6m0_m2_*jZd!dN zHZabjkIKNgBYBjJ%>oA1bDMheQ|mQCK3s$NvP-_x>jEIkq>`*NU%Ojcnd!-MJ=)01 zT*?q(-Bkmgwd_nv<6jw^H5pu*T(sG0GUQyJhO2RRAMXAPs*WMoHZkh2x?z?X;4n%o z#2Vt3EsPfAK$DWBub!A{)=&~M;#U%vRCn1r9wCM0VW@^>`Qvkm)V;A%!5EDt{9Fo> zVcQ%IPW*=NWk;W_zU?VM7Efimw2yiHuD6Wkg_lb{d3M?v#ZE3Qsob9 zUcQXHC0~ti+#(T};KK`FGTE(2-sv(%~E&~}L zoXU#K=8yE6Ved`GYO%Zn#zXR);{0^6J0LmYnAN9aR#6%|VKU%Lm%!7nBU0$ahB%iIP3Y2^A_NZ{r~JdxwUPSJG8JfAKsi~Ag$zsf>zBT zC7MoOQ^EE{P;D9k9Kd*L6V-^u-^pa>uu=?Uvh$=Q@zY6F!#n$B$&U>D4oU_{=M<|d z?9N6^?B9;KbhKE`gZSx8VqSJS9^kF8aNIm?Yc!W7&}EQzU_G-o1h-TjqH-SA!{aY* zl)p8ravM6j6b_#{at6mcyLp-$gtto|xHZ@YgIYWNNCchu`er&ybXK$J%ol?74Q zDItalLe2`itNW)ku4bP_6m9K(Wa)z0^zk>^BO-W=s{S;#=Y@r1{KK{X#rxg7ZqvFl z4Qp9?f})D)kXjwmDjG#J_hx>EQWW(CMb%{LZ7UN-M%sLzQS+8}YDs425q+0k?*^0r7%xJOie?Gpw3YKlXQ= z&L-8TKA|Hwz$esj)#Lad1EY)(8(hv&JSSP)t_P-sHpOo1Er2&Ni*JLIytRDm{GWV0 z`7%f8%a?V>+Gx{Al~451%+wPsTcT^~cu7AFAInS62}BQq5&iQ{3O?O~Abxm8i{X*S zAVQIv7_Oe$$0H=yTg6}(->tI;*L0)#`$ox!p5ua}<{lF=CO}VPP?n#0QvK5_z93@O8XBId676kuT{g$u*SUDF`kV2EYFv{>(?B z-TWxPe%Xs%jb{Divbab#B^vu6*Z^(EcYmX>GO5dY3?Qx2L zW8dYFX2Mjb0$&s0KU_qpeJv@bx$@z zp$B^=!qj13-jh$m3no7ezQ%P9H-6B~4oTU@lt$!sJe&z>Sv>7SlpbfVU4UvWm3a0Z zYp-zIJx;i7r;Yw(3ATfm;GmFy6l15$9y=iXD+`WN0lZ_$(zMikTVUckAW( zO{am0hjYzN$1%X&!{!+9tH1r6Q5R2XMz3({fOlrlB`L>8&F6smE5Zxx+>5yzPhg1Tf*S})rc6}pI}HT!mpRK(lTW?992}EK!|wy>sbyy_o&dVW%Nmw zEBQz+B+%znz0F@q;1j#sQ=`haE@%Dmw=PmGY&a{ehR0zX-#U9k(GyUf9x=G+UgGBJ z=%w_#+V$iY$&)$ksg~-RH^W*zg_Ql}I|8+Eb*$?R4Nd2%912aDp!|w=D%1z19E^n; zQzi&X!K8yi(SMl6-u)C;)5}JEu9*HASdB_T9ir0ReASE!&)^Y_8dkv|!(xEI9@o+{ zT!KF6Imf`yGzSQ4nOEi~xO=nw;z<0(UqX~R!^hI4!t*Fg^CdXQsmEESdqUKaVd|XoobEg=|Edr5EpazLV zMG7Nl3zF7sZ@B^c1^i+SA8MIpJ)tLuE(xN3R*VnxjTzHmGuJJ!vubcyPtc`s!O(s! zLSzO`{np>w&Tq?{$Qn6z!#eY~gYe#7n=IqgHM3+jjx26%!R+VvhL%A*F%nd=ed(dD zLj`&H6OnN;6AYZy8t<4F_&vd>Yp8nNs(DJ#-z|Ih7L^}Y&MoSr3BM+vwhcy0jKYr8 z`zQP?tXDa2?Y)`qx5A#bvs0_6ptzLHSxvz}2##*ei@MD?fKHg~tm192*Nihfb(ky> z!31Dg9U;lV@24yP&m)!($g@g53#3J+cO~mRV5cezZ6Qat!~5PA72io{miPzm$t9*y z)Iq`t`p8Y!Ji?k8h{VE??ndGJwZ|<$RXa%i2c{Y7pZ=-DSb=v9g-BZ{QIX3r%BZ&V zl@if3`|+1yZp-xO=2S8C?yrxREkcjvP_^MP%4*iVhgOf}-KR1E zCIs0yi=y^!(xu8`>3g4~TjDcPT(xt7M}ho_zH8%vj%BhCqgCtFXKSYTDD)lk{zQUk z%XX5pU9@&I;>|D@>Zls%>|ZpRE8`czBhv`74&FQOy`qokfeJeo%4H|T&r@m86O0q5 zt46E%rx~pxup!rXCa?g^%?VqRd1I}lE3RFp-RQ`V;Rr)7zzvL|P<=>ph;zEb_)_YJ zagCaanpgb(#7W(zY29k$O4Q23%9i61t|CsDLmu;veH&UGYKr86o<}^lIHGvSJ1U?l z)`2i;QO4&y)=`7C*4QVZOo2fZY&Of!bvzYN_|tcJ7?n~@m}w+hkzuf4ZxW@PkZa^Z zp*l%TPXu}~R!S|y?`|3{l5+V+`?}(%O2v=p9G`Motnfx3dXmJtGb~Eyx3?M3a8v%z z2vjgZ=mT467zGAdV@Og;HG=rS&u~OKJ3%PrBA%Qneyn@UJNqc*q)(+L3f1ttJ+g|` zS?=0a5wft{2n^|f$^;OJ^+WES+bSo@on6<^B_tLRwj#c!fK&_>u z{KTZDJEum~ezvB`=qj62Ypc^l=mLkbDO$+{FJ(=e4E;h>RCIJ{Y*Iaxzyy7%y2)mg z#Amm>3M=iIO=*R4&sUfH%|^J)tIkFpAtxtE>hL6Vak!bz#&cfE)eWi&3^TQ@&CQn1 zNW!J2yL;hS_QfS%|IOxxCg#o6maKa;daTqjj1rm)i?u~EZ4BV4MfgxFb*|kRjA&zS z9T!?Qk=4bK))t{v^kBhaqsw8Cb-7lPAl8;h?<&P)K^s>ioVv9|y5Fw#g;luoFDILr zKT=F1iwe4;_0ck|WffIT4xYbm4se@)Y4a?b<5n)*Pj$HU3q~LZ zxYmR&{Hf8yQ!Rw#2!7Yr-ipd=CE* zqg2q~D?*c&cJ$RhJ39_XAK(I@54ZsWPRcCANsmdeFHia`$jyi=Qn>5mD3bCZE65pV z1)XAaL>7G2LidQBka>$@^_fuVLurIcF&1qG?~&DgZ0Q?wA1HRQi8t~?j?^c*4%y&x zj7sF^s}~g!H3EQ3#K9VtP4E^&*NMaSLB~Q4n!YI$%TBzZ#GcrTjkTPiD1Yv@8s0BX z3XtB*Fz9#%nBj(0B0jUew@lz0rByN67jImMPvFJV^2_ z49YNv(%4kYjkG8)62)pV(@}f2R;%(U7|g7s-SSG1v8(y^I3~>=5hOvH!~rK9 zC}5L+k389w%3|7ymUHPo=e)r2);)2-s)*w0?8NhO5*DcyGb!nXlT&n^S6dB2Xe50F zv%yPJN=B~K$w=bos##uI-uA@bNE%F7%p!Ub45sv z<0-sh9V=d?#jiH60$?TwrL=HtA*lG2E@uIW6C9V`#uBFwQ zg2l#=aZHk`g?Ztxc^+8BkmCuJMH7TwN%v+*pa{^FgN&421+Z(mWGOkpG0~PD+308( zC2pozI#H4p$GkayHdh#XXJ+!8lweA|tMW*1xH)M!mwduHC^8@R5l5XhUxCrMF}g_H zk{!3Y{y;k-oa$jv;>4pS_#zQi5DtunFZAWv1A%21WaoUY3OU|c)~@4iFbPvIfPaf# zo3XoNfQs6{?;tif?qysobn<=}u3Y0Z{wP${=UDx%VNCC)@T`~_m+=c8qSa!uAzQJg ztK@K;s3bB|?c88Dlvy3EhQqS^+3hSRDPR8=6ApoF%+2e8Ga_Go?1l?&e|RwbvQKIm zK2bir#;`<+?12DAw%+(R>dTfdW4G#H4&r>X6T+|DG*kSqmMl4B?ZKB+LlyuXkeMAG zam5H0LXRMYeE}NT9yW+8__N$)`~F#Sk!v~sslXBw)<0#J>WNhJy-d8~7%aC{S1X=; zkULoHoL~^aKCr&LztD!&8Qyp2e|?O^eW(7=xqg!F^H$B`k9=bRzgsFTPAxM&ePplgD+;f^662S`q^2Hxt+bWgAh zZ+_StmQ?UtaLcmZC7;|!_a*47r$4IKTxQ$F9{eU0kF&s2Cc!4rhJpvomIKVXNBk20 zv)&T|#}vZ$GquJWM3ukA$(xtG@E)}F7V35v$h{{*XLw4K6@hhPqrGRWo_D*^@|HjD z(B+8^`o}^h3D;ZNt%j^gW1K$HPng;7;b@VmOz~>}t`s?FBwGxnPnGCVm?8p?u z&6+|1vG%>dI)CV>?oL7KByAqm`=x(VzHa5)C9s#ozc}XPk#+sPUGOzMuB?`DIb!9k1|m8{H9WkmvEt0VYF5#2ar=5_s#2o4EZC73_pOQg1JMmX=%yUc%M$+P*(U9X_kDLr2vu#acr$A^ zy~*i)Q`>`9E9!-Z2QTqO-{MK-+BU0$(XK-5q;ON`sPQfbcZx>?RVYunO)KuH=Hp6D zsrta>)T@aw@l;hErNBy$HTDc?MZ7XI2DeU#Hbp0zYNU{_lC%x$DU=2NDMihwGKFd% z{Sfyy=nQM0rf%HTF!70Vv9AOsb*Aj3N_P&Zg1x`*EmYVQBr>O?*D3u@V|UwEctTfG zS-90(c)}(#4Ai)pwysu5^=cC??22tTcBaR8#(n+qR8yI=)opR?yv!DNj}Iy64d*ZB z_39+pm9V*=^fE%1;zh;+#D0wm@}gpW&KNJ+5~F)V!;|n1^sED_6gL4iUeP4HDgFRC zA1znC%MDNHbgO|$jB)Q+FQzBX%f@N1c3JQ8MnAl1=seu&Zcg_syl^QNHUvV3#Neyb ziPN)nf!Hf{;$sMU;4Yx2>?F(`>$>O_VM@l z-^Tez&-XuQ+5Y*n`R`h`e^%`Owut{t_G`xfYxZjfMrOc&3fmYzQ-U)x{pZc+#F_q^ z#_b}>PVOKqU&7Sqe zA*!7T?LpCM&Jvg7YuQvp_ zphXVI_J`)nman=Ky$E`7I*Csl?x!!&M_eVit&?BN7a+gIM{l-w$NRg%F?e9|%G!#{ zYbY9elQWb{O|8FI+Pl}$KBUi6_d1A^_V=c#4?G%UV=DxZ50==J@V+@!knH;K-xFO8 zDeoedM%~^CFBxBI0zbRRGUUG)f5!$XIG4Pb_~nEKLXXY{vbzs{!w2=YNt+xFvpoRs zvy#HU0V?aPAOR9RF}eBV4Bg!`umbhV>MG#93UnEiPazpI#Q#X=aSQwveFyX{*ydHp z<)hz*XTat?*yc^B+4V!P`Gcqn{ex}Cwe*fG{2}!9WZ>Z^;9YQ;-Xv3K>+4YK1D@(x7mO2dyjo!M!$_@?#YN;$8k?(4ftf8 zw|vZleRKf5N!~3#qWa0)E4@j0R_uL0vdP>td8xp8SMJ{AAb3~oU-K4q?$>|OZ)IuO za6Q$1uro)Jc~^R8f1Y@`*)w1HKSJDYq2Ab8;VVCYuf)AK%%Bgv@*k-_;ZaFPQ~5aF zQ`b?=MabK)RHt2)VI|>l$n%p=Th0#;+|MsG^=;?!eE7a!0MSM4 zuX#K$A%Rmx%)YVS;&&^16 zh1J%cE@C0qEbzI4CXg%0Zf_GGyFFHLJG0u(z~iYS=V&7vq`H)2z3vyh3OMJF^Elek zp4C{C{)QdWz$SYrud}_{u}_^;*<)FMl)K)fat&xGRL*I#X6X^kc^9;!YubEcfu4yp z5Mq)*s$ghB$}xqmso|@at2c0FPRvShGVxuCul)$*A6~YzvSR!$h zPJ%%`_b##0UK&}#1QHTqDp9;8yLBXN{i2>`-a*2B*Q!E>T{`$c6xC znp%Hw=D#u4iq!xU7R|u@WpSc~#??DUnV#*6IU#_fvm@DD+LrWv?3wT)V#O0?m(&)u z7DHWm2!h>Vc1mejS);r@kA3?)EN9MKL7_W}&Wxq6OPS;|p0jhdku`u~1{NDVRYT&% zrxhjWE8~IL7gFd6rX`tyRBSVwEk~J3-REH}%H;Kmw3-lX{T|IiR_czkS$|iGZhQ(6 zpoV_43#u#4kqM4lRpeRL(+4^JV&ExJh|OsDtsMJTL)ANC1NTfM+G{QA_+#}AA*&>> z862-WBwG?%1IkT(#Mf$uH#tP<(@}JuKst0dXRe$!6u5GCTL>HVA>7KtN}E>vh|9=% z&DP*N`}beQ`GsK!oF9g}JHqKwh=qEFAcu^@tFp=q8U#q!=?A8SJAr~Iy-X&FeI+a? zSYgwsqCdQB3Xt52s8Cx$#KC}AIndrlXpCqDTi}hjKo1W7QXvScHlkP?S2-ZFW$!pdaT2;DRb6Ih-`;_1L@QPOJ)=v{SvRayDZohAcyL#v)Xbp|^|a;;A)>C8IO4J=^vyQ|jv;aDciEQq!l{_w>4H=XFt> z?i@@ZPAf|Jsu+(2o>ov@jB@St_FN~cFqivT7{+ZxSyVuPk(RxHc6Ne>#<1@)ywL&q z(9EizbMbW!XAdjE9mD+7u8)09QaO)(=X4oXojN%J9;{|-XG&RB!c<>K1-dGGD{03o z)gWq<|L4KAcIU*C(Nv9@nQ5n=5VH2YzTJ^r`_NikL~~kT2>5ZZ^L*aLx(`uQPBJR@ zt+qw*gXO?J9bE?jHE_uw^l8yTAsj#yY`CO0MBYC(DNC$MrP2c!+e;%D30v?vUQD!m zbUVDdv81lz^8;tYlZT)j6b}CKz-)Ij1t58qne9YhFnkW*LoQ9z*dDz18`r6A zl-t^R#~^H@Utv6SL^wO<9@?*9I61F)QfAGs4N5K8>S0Us%|q{j$xpwJqezCf5kq_* z&wCgpV)u%Fh9AAUXP6GBS?d!~=o_&m&f3~WDM85?QcT<5gAn=6SGf7RWr8ECOUVnK zp7#)q*crv8%jiTh?qOYF_H8JN?%m{ge`}xK7NgotQQr@L=6GW(!8NMGg+(~5%>B&P zT+=||W>G^o4&Ntjk$cNxtxe$>QiyIq`zx7ssZ33j_o8URD4}NN`a6fUWG9l)Z>ZE| zA6;>$-S!%cn3x6t&7EAr&!J3H&6?}(*jpNyQb~genf6g`2nHG&5WiW)RD!)w$RGfG zKD1%JJUP?*P;b;Mq(N*l3B;e@BBv5H+h|g0xlClEYe&z}WD3YX%Fap#g>QI;ojQ}} z6@@whJR!;L?a>uLStB%@CTi5>3t*zpMJ282gn9OXR7D!?38y-^Fbj?D2QPQ6?eLap+Wwu-G!o-97UW$0Qfn=_Agap0jV?6S;gw|Nd9mP#F-!# zkM3J>5#SyR?W%fM>#bypey@Ywh9O2_-wb%K$0ZSJD4ptOdc|V0;x0**lFNWt7?2iY z5#k_9PE3xrbo1Z%PObh6+BoRf#{tS^R8ja}&O{kv5JSEz3i#(r8u-R+@@(Y)EWi2< zvI+l7MGP5y#)eWJf0g?Q8=d8Cyy?QFmCGet<`4ew>8K9F7<=QEV}oSkrAjbVqja@H zfUxIO@`y!N zR__{H9=k2l6;esNdclB)lmf&G6ETp6oE5Owt9;a|B6Eg5H0_>{Q_PTWSEcaoSyKpt zRmEaS!WcclMfC%R$mNj1TM3H&Fn&CV*BhboSlFr|hrxW%^pKo) zL>FMA;MKd!fQt}B19`tX30I3qVCi>TsL6r^sug@SC#n2IR!}nwt_XbtxzPD$Ke7*!_Z6Py~n>N)n(}U2@dYwsL?lXC9+ns5;CCiiOtHjc3VHl?Zra}|$ zw0UorB>)U_|LcJg2$dyCG5_m(V{3~#tK+S1;yfq(_h$(gzO-_Po8;5}>FN;UA@gWf zQ`U0S4x8OKt8q(W1r(7va#qG99{XeMKy4T@eAIj9@NzH4dyba1CT@tRa}UW)hnWet zI3s_$Hoq)hD7LBc{M{j>K(4f8*3bh3k2+1?guKjOHTdG6yh_6~LwxNrg`k4V0;v?1 zz#Ane{LS51Yb+-7%EhR?Eib@y^a=M>Grf48ZL6t>7{QRM(rB3|4fdB|(tCgUl4m{W zj*FmP6hEZyL8vp@RoS=)y0V5b$?WYPu<(VLXmqy$iE;v6?$StDK1;Kc=OBayvrp38*D<|nCE*cT-11CIjg?z3)yVAGkxWUfsu0j8K0 zgdZUET%^7@@TfBgOLu;(lT*i&J&i_Hq60O2fgBcQdUF}(G30;-!;cD_j}Li`G)9Z# zTZGjLrUO3b0yEG0A_km=tkuA%dm*7K1=bzuKnKDbJ4ku2!FOC@uD2(ML7Wh#XDxi} zgjCU2Q0p$4-RWJU<0R0QkLQ!;`Xr9VTzcC4dNB*k;KGVckFOYWCd)6{F}cLH8VG^BIC@)Q~#!U`1HDs_em zRh6vv`^?~wOCyoj*}ej~9hI5U#4DK|pV$$t5?RD8YF>vtu$<}6^m>PArCD);l;iLK zA3u|zG_SlMsNY+>W_PHjp86AgzoU>SopoJCDIaudXEm?}dj=5(5~2>CWBRUg`K$Cac*c*w`AO~G=?eNwPmAK2ut z11ABz#P^}%ctNiA>2H42bs^9qeHH2So_4=(eMQzB)REP_N(6gW+3Zt98%iVQYqXWnXJdPdJ{e*t zBcI>i`rsPW;!Ml|O)Yt*izr;-=$Ko&>5M!REBeoTi>F^eRu=aBN<1t>~x)xT19!PKQ#d2``k@R_3(Pdtf;45HlLU4cLa@C1I^8X1nHYK!g= zP~WKIun5a(&#$ka1lByI@M8=dco(plpZpl|+x$mkem#a;Z_88Xdg)t{yVoin2Msv_s=cC-2Jm-XkG%3>-gZ&`F`<(Sqa8u39hlpY(MI->mb zM$J3-5u0^YpYL6=YsxCsv;*zML}aawb}D!aR?}=8-;eF&wk-fP%!pT1vZluJth<87PDv z2H>vfC1D$qoh1W?UCko8CM<^j@}gLujG~k_L|$zMr`5>W*|aS8C}hSFfnGT{;5yGx zaQ)3*_mhfW1VboL)mHpNk0T?AQzgxUy6vk6o>`+qH=ZDa&W_-E_p0WZ(%IG`2K?#T zuRo4IrKW)d1?*(3umK3k{yjG#?WtI0vSYgDOX_+SYp3(hW}AdB^Gfl)0dvX{ccyDB z7*;66FH~;`s2n79a3UNm*)TeJRPjM`H5m7oAoJ<4r}a{r?}KmR#!E~zWeGMU3pPG) zx$X~o_%j%N_B(2+WQHqIIqP^<-U~A$Hp`W2Rd0G<`zC%A452TXpPLq%*RxB~l_vUp zds3P^zy*6U9Al%mBp>A5!%Jm=L%bJwFHaJmnNQ{Z`r9|4llv+KSMy*Rt@9{=>F%j% zOVWtfMr3Qi=9oYEi6A@1A7xs5jHrt6^9TxxZ_kAyS-Sxg)?Vx6 zGGX1GXR*(PbbeA$!B(bfu85R_d30OO77J}OEEi}wMp?fW9;owoi$dnc%I!*4GwBU~ z!G~mgpapvX4s<@(@oK7ifo=H)tv1O z2;^alem<@Ku#9d{Y-wu+gf!>qSxYv=W#2CEyVN#rXjvT{cjNxV_M$nnMn?ISeqNVV zA$O@Uf3H7)vofCgUY}-5P{B)mFHI&@*loYVZw-bqQT)Xw7mfRSrpKF9f@~6A5>69S zinWF*lT?jz-a>)FjTxV=C3Y35Zh;BcogUc%6SnSx7Hp3%jd*Zfv)5;CU?b#&Jn*0Q zbs&jnO5fEat=9Le5|?A|qq>o=+%ZB|Ftu z7L8fMQ2WV$hGYD`Dk$D{za(0$!Y`O6V`jHSO-rbxsi{(3Ok^VMqq*wu>U+qH_|_6^ z5e-RMaLY=$1iO~t=+n$Yzm>@e8$jwOf=(GESs56wO-@isc z`9jn%-bbBEj6YTHrLV7KT|EjgsJlS~ZytR{AEGLArHIFdIqW!lsSwjSYr3GJz+R|^ zf-s0C;Q1;Er?=tUx%33KF!T+6Ri6EhsE&$ev2+?&H*C^`&9a(*^}$nWvXNv3 zcPqinMvb_FNFiNXjSfKiBa)^st$oNl4Dx#ALkykl7!S(X6UhWtH~vZequuwVgSM>O zg{f|_&h*#qvRFuIUHx6K@E-UiI<)JTX3O%MIg|sVD7*OcHLvILV8s!pjk&MinP~=P zj<-@&?K_W>d#)?`XX~Q+S2Zztmy&}RXPsKg1>h$7gEH)@Pc0sc1$gKq0@oQihsY#(4CW=D!CgS0*mqYpv+~V3w{^&~DqVMf07Hetj7v zdNP)<%l%47d(7FhP?O|WI(kNQWDtuVmpGl4UevP6ikw=isVQ(dN*_w46p<+sl#_B7Cl)r`>%!}vvSmqkK661QvDbAc$iO^b46q7 z7fKQIl%*7HUVxgX5q)aO6f@^u1Z*jN-EVvO=X9N0@)hDKb_x=E>5rIELr_HR1sauG zt6RNZg$!wYbF?)EyqrrrP&uXuD;-d--GaZ(uJU1ud&)UhVF6bcjBxX z%O4D9dHtf{JqNOwdN_Ggmfdw_tn3M zLQE0g1sRr)uj){ZLDy=e)~>b-=(-Dpl{X`Lc#0k7FCuZ=$iZzF*Q$O8nYA#kCs;HvQK!y9&hfyG<0hsm{`aFNlor)y(w*&RCO>c zHsv@Yk(|N0BB`3NINynuovl$8>tPRdF0WLLJSO!)6y^taiMUdIivd#JQQ>Pfw!}A@(6W7dOOpLWOL$=QA(JcDXWq8i#TBj^YN7@C)R@ zYZfoN+>TBoNS?E2ter|`pyN^o)o3v;j6OWd9y7S~+vaLCYR+FgcXFkLk`Wa(1GfW7K(p6D4KU z5zTg(L)Yn`BDiGkBBjrh=S0{9*Twf#b?6KU`uM`obC&z!rBx$3r&x9@ELhvKpB*;< ze~VKJ4T)Qj%KdxD-EZxygkN30g1A+n5<=O-X2tc(^=iWN@jJnatww>RxQYtOuh_+f z2%D*716G_L+_h}?YkU_w@d(CUvbiR12#Hw5YZH#vRxlDV0`yYq3}e>D6k#k)6?-|N zwD7KqwbaxNR>E1}vk|HG)j_!rfg0?X-iNswbgW`BB03YC0R~rfJ3k~LZ!{#-@4Q+l zW2EYY#^j>3U;TX3vBc1&hCei?#C|A(L{cwM&pUVC`CS?IWGkO*4~6%vTHtPiAI--- zKfiywqX9~t+1btJVXPd_b-$-J{<y?NmTTLDM2g>tcHEp$O2hd^YMK zBZolKXs{#v=!G)fynZ~6)bV;b1!*HRr$ii?IbI=DXdgbEqFXCOep+h(wKvp6W z|K2VPOQ|JVJV5gH(g{7RB?SK)m6*gYTyI2DAhMoHhi(&iE=y=}E}MXkb|D2dz_Beo zqX*Z&$O@xlK$PSUZ8a1w*UEkAu?IgVSdCu%4O;lJXQ*CfgYJukuOMq5jVpJ>@`=*) zXL58ebUc>n=z8@Pk9`DzoIes~`Tc1_B^W%bPM~aR1*qeka^EwljeB?)hS{TX!dmK4 zEk7>g`HK`RGX$MKaH-Ok5#a0dY@QL~x5c=ELqPz6yL*WAMVM8l)KOVKR#QA}<6^^| zHfr>_eO4=BKpPVPPo?fPgx#jHW^F+_72et_!zg|R&j>otrRy_?jE$b%l<#SF-tWa2 zf2Bs{cfK>d8lE+Z7@c4B+n+<|aCR!;hbH9^=p-sm)*p_jIP}7JtLT(>(B4-x#XdnT zuDD@p9i=K=gAl%!T8nj#bAm;l<95ASRm)s?IeTd)CwIp*Nj>{TZqu@n;SH>q%C`{M`rA!AoEIU$YmOXQ)pZVpU_5(epy zWaubjH6}?WAg=T0cOjOSoystB?P9!~xyPE`^4k<4}ypTed- zh`U$Rt-HLqOdWd(0M07P3!e!Ay5ch?!@`>oa>kQo58eLUii%-Dff%bE;NyFaL4 z4fgeN2ya>hg2%mI0E4&zVOonIIPNDcKh$|gg}x%0)Ar??iBGKKtLj;h*PY?P(Cz`0 z%EK4lH)Q55uP9hQXV{t^n%{sn@cf~6A`nY0v?g&B7mr>Xhv|=lyAPPxF1hY`NN8KT z#->1k+6P_yRnf%1<%|AhYY$)pu>BX>?*G-*Uid#~J85eN>wo<01;r)IZ2p1mXp|*% zt#tn_a>qc=z(7F5K+pV17O^w35-hO7=WH=V#pUuIZrO8x_`?Z*V4#BT z!SvY=besr`Zb}Fy(3tC-VLTVRl1dfW=`#TO?u;9GMsv`w$%DG7$D1k1%{d z(NAgi%IK)^`J)&B7ZG~83_O{h6!+A*GC`7NI6LFEi{JSBHx7w=nQG-)?|^r^J6=NT zcchfJJtoE%kz?u=9R=_EB^TO}_Z!fZH)LSaIldhHOYnTw8>(m08;cv|=Z|Ou@6hI` zFH{c7=lHwc3g=ZbQkL&GPWWL{-*+D7or2L!%2*mYF_DHUI+~ zG%NdGnvUT!{*3&8hDzf?`16Niptc!3C}g=h85G5mKBx*8yDvJjZuHpNRr;N?5`w$ zAX++axp%#FB%O_OKcs&=d3$GYVqBcS5pZMifxE7?dh9s!x?D*GOs{>_HP_HlTz1|^ zFxP#>e#9|Ds5*Nd>AHGC6)+&{KG#~pG~de5az`bcjF43p5$QhqIIjz9`T8wQ*ON6v zmFQBj=Z>CB=Hxic>b+^6$-4WF-Gyf!)9lWX%f%E*fEIdd{a_8JGlI?b8WtEceQ^fe z-cNTJ52S2&;9f`my4B+SN6*DdDC8=b9Txp?{*wU9Ek(AJq~!DV?_&=<~O%6&Yd1D0vj3}BG7x3LRRHSDSrym-(i*yO%tn* zeSp({U>xPZXDdKu395!JbdR}ODAwy&(}mf@hg(qMd*kJw3Nb7@XKH2j*5MC4-i@LR z7!xeXt18%49P4*?B3kyVYl@4bX7z1yB(F#n^vV!Js3CN&LoX>hDdjf!9MSXjPv?a- zgvnb`2I{qM`FMqD>v=Tgz3j9ga!+(3w)kxl8#d!U7PX2U$>b@OV%JER_LG)+O{2;i z2DvoKcWKKHHQV~Sx>1Uc;RhrKKmaDZs z)o>R~KwK;vq%xHuG+L)R;Y~jqkUO2mM;a5 zBs(#S7YEPaOvCsi&a((*!e?kvmLqGfJ8m&5CRhqR}vV-OV=XQa#Xc>?>hlW)w(e2xi*CTI<@o494$t z58n0cqhSlJV0c~K7#rdV8EB5uyUKI}3N87%U#`eFu6X<*zC^tyMjaIZwXTdMsKA6P znTW!6Dk?^Z+radv*s-XCpi!J!AV+8CT2btk$UEAEq|s?+4|?f=Q}Rg+^C<=S)?zu?2HuS<6n#)%$gz&|1^x{JpK!WlN1t))g%HYX)?t+ca3&bVgKHIogE}*^+5F|0h@1g4sJaI1-r&i^Tte%8^eCNIUAzztW)-`q1*piZbZs-{dfg%k8op zGjmi(7tNi)a^xXZ+`t26ygik6dlt?KZ9;RomNN~<8n85jXvX2w zyJjPnwpB~zOO;C%OI2*;Y?aQH=!E8NqVx2zi4mG!K@3`t{4n4%?B3)>G ztp}KPtk>IZ_h_0dP(GBn;0m~Kjkg1LPYxC85wO{5!o0f>XUmYvY;qp$Z|HUnZ`$+M z&MLirX6~|qku|y1;i}hR!P!D5qV|ao#4y*5`mwa9WS{vKLF8pNO=aX@BFgV2z#KB6 zb8n9`@jJH~m3CSCfXyX?&B>~3`u;g-DtIW0V_{_@hb@iYFpQbYL7Dn^944L)kVM_0 zOFhymb`iZ>F45r;_xj$)7DhKP==Pvo+4>ZE(WYb6UJ2IW35hENslG2I^1yCI7UY?@ z_9wN1B;B34g-akp?qMcLgbW8x8dpzptY1X;5V?yF$6V zbpPOl#(Oga(q`_?)PVAUd0Q98JBV>-tF`l1M>;;;v{M~vP`GjAL0QV#!(OX>r@u*{&{_bIO_tn1ZZw?rmQb}3Vk}c@TU552*4hn#QdAG zoYq#G;?B;r%|1s*LdHCv_L|DdHurND4mo^y1>70+_AjrzUtHVa_m`z$6F1x@2paS# z8g>N=$X3EsiYfbU7%>mpXxh=~0gLA<}6-I=jq=(mu{)jGwR5g4H$Dn-nXi1z6r8j>50JX|-SH zvU;68j$&|iS6Mx82h+S!q!WA!`Q7!0z`!fL=J>8sVnuL(kXOVQzMp5e~P*PvIMcR*6Cgv1}>o+8qe z9c_!AMf{H2HJO2$FXTra-rja_Df@)a2Dr>}eRta_YTf5l-^jw4m>_H9zBNnv)UG_&J43bnibBR%P zeyT6ye!iQ9&Y?}Ao`A;BKV+oJ9Q(A~)RgEoZUJ<3+8sHToNRx@^Aw{{=JfTqygd81 znI4lE#Mr`3JRvp=@+Rax2V^yJdf`P6lsEx3?X{<)O4ZM9ps-veo!TuJN&CDy+B7;! z+EAz_@~(l2juvYTXH*SBEW>ernkJ#nVPlgTvv%+$bMTlw-@lj)V<;o2GohcNEu$DZ z!PHkR9m&fWR)8@L9ix`0#hup-|2Ex1Hja9RGV!3S4j~Pc@aP0B&9o(WMLZm!%sCTI7`fcm(JO_Q#{s^IYq|AH~wsWrnkKp}!V;`)O!=S8jJH#o^Tx>wr~hlUtF+ep@`LISmd*Suelxo?Gcn2&<~FaC;HD zK}*c?LRrnu;d0`GrPyN#Foi9Fir`3tw*4+>%$0Y8QJXN)s6HN6Vu-V#1Ou5RXqYR zeFF8<^aFJ>v|7EQc0pj5;dlZquwn7nw2Z&J#5|gREO`(C1nx|Uf`xJ&KZ1yMLs;gi zl+&gOTb4Vv9paw_Dj2i~4zAG6w2%HBxs-)0QT&t84-$qxZ?Gff1bD6<&Z+#2$_)Qd z`HH#X`gZ9unYklkHe36-@i}S;3j1pd#evzk<(t>$+m9F_*kXjA$oQ6!#H^ zE%~wTv>+S{u0A_xU2Ca}-qnZ8N7hHR^ZER6h(JHWcF{nB9(hpsHIimvkq*yK`w9R7 z4>b?Teck)(smN#+2;E8XB&SeSeF3pl=|DH)ys`XG`992iA2zh(ibF6e+UEpWcp)&Xo z+bb6=mO|of6!VqP`!nfe2X1=AEX+%UvZ^3pt}MU)HtaJ>Oq@`W0aa$w)J~jehp#$d zl_)dBZ;IL~S}($qMKFP^|H83>wO9apN1G@legU{`ZMI_jIHaBV5RP!SMtKNx7wJky zjI(G%x6l~Q3K%{6Ik7ow0T+eC8b_oMtf<+_uiFH$uVrMynKu0uNIPM~fDPw%ZTox+ zjoF}VnF^xqHQ1{?Dl5agcaxr{bLgBuC3#Lni|e!^{;huRe6O)aCMDbxK;otSdtpwa zX7#}rVQnC()Fu(I{>)$Y=z11hv3qqhYj&f*zAVnsAAWr@v^Ma5w>yv(zGln&_KKr1 zwRfR-ltftdhViURlX^6hGmkKofmS}z*kpD4D^-+kR}A95WnU7E`Yz8uokKB6L8@>sg_+qqH>|fnfZew5 zwkSQ}_k-T0y^JttMI=A{zwLE}a zQaF$>m>lR}mYQ(|tw^{}Vg z6$LeDuXKOP4%&`^Y2#WGD;fTm;foba4TWB5QM}>Qil&qVS9t%pOl{$US?VkSy7zPA zZFQ!olt4&OMmlL8yW0F{7j{vZ{MUO-UfidqhmRALiH8Z^!eJM2k9T&_W*{HOHF)M5 zMzFTG_G`^!Ie@w|F)Ipx1$L-RohyXX<~zcyeo4HDc)yYd3lPO^Ul_Y%ZjV71gYiH> zmd^w>HS#NhVL%bUnDA=|1TAqmLf;<+q>E^h9`bOwDHoUimllfhtTeyE;kR@Z{Yj1Z zrK|@{ye7!CxYoROmoCJsOcG}WltE4sTO0Wo2NR16(1F?Pb>f<3%&W})0tR*!`8F<4 zr<|ijq$<>nN|jBk4e_ml{S_A1AA(p+5KLdVTijT3fbYNDVVE5aN;Z3s(Q4s#X*^ZkeP>^Pw?zzCr z4S%1A_?j8ctpyXyxN#z8M~E`cvrUKn7?gaRJz>B$a?4rU2%L2U6Kx^ z3#)qYtl=zlcbM|+o8swoS!}{zcNf{h(~t08z2Nb*SW;M-Y|8R}=<@?>2W|#OdKsIz z+-bEvJ6mpz8u)qn*9%CVO>0_*h2gz1%K{ok!5Y#sME=a4EXN%)wEu|HE$lHjp|8j4 z4FdJ2v>o^7P&F$mVs|)2u_V>gF&M)5oknOK!q*pM^)N}#u0&ZdYs#8dn4+Xw^}|!0 zN3X|IIG;jR4Q8C8Nn;c}-0 z`!DbHO8F9brKeK%QuagmIy)&pIcoc}T&Rk)Pe&~G{mD4!ix8J5@g=d*Cv^PSBE6ci z;AVCev>~J`$^{9+L!(@4H}r3qtY3=KBSX|!9E<7KUJV#9$L$LWj$IaHcMzRRAq&>( zCH_RVIyk0mme(&8q*=B|6n#7NqcD6rSYk+^^=bFwM}v!yDTve7r_BZx^LDeHcEWcR z=hBubBRgL?%DH%NK#d&inDKHLcN;q5GS7d+qQz^)Ec#XDBK|s&$a}F|-fleAbhY6wb5SVI>#f~RjYpS3`u;vAv0DT&XY;4& z>g9&F{bo-n92LLjp=MXJ^NYpdPa*PC8d{`rH7jIVE(1Zq6|*-h)FYmFo@CDe_ffRW z915j__-|@InAD@YWD`zP_yzA{fq5cCN}aTsIW4gri8x)LLI+ITQPJC07@Vz_BK&v!tu*LgbeabukHogV%Oka(dAID zgoY6+>)#Kzv}hTY-$)BKP={}c!dj^8GarxD04b32AqTu{U$*R)WnO$!pa`@PoG1M8OL0J&|6!kI z@NHfhdO{Z1xM8>bH}?3UY3*)X%wMS#<+bOhMWc5<==bEj#*Ys%am7jtK32-se%udv zMdZ}iDdF(?+?{w`rOV%z$Zw+ChUuDDG|8M{Uz=lj$3G<5C7z0JnHJ;$w^$1kr$zHB z%;qdFEZ&Qoxt>~N$9U6k;yM*u! zKGNL| zyC1clkd!yahh^M2ySa7#gf?&X)aevzeH^=neWgdzRPC27uNx)}{!o7YcR?Qy&DqAs z#~!$8K4?Slfd%`!I326o5%Lwp+2Lrg3ZQ9}irfID5{u=5<>(#>~I{)N

    P$7~xRzv*O_c2y3ChsPI!$5z77e{#A=_r5N95O?r#ipr> z5je@Q;cQSuk;*(t4tx<|%ZN{32NLPe6D7Ru+aS8%aNY5+vyQGIQ?;u5NUjO`anw`Q zE!r-F&LEm^cT+ne6TZB{`#C{YFyqWz?BF?-U6cRn-P5`yZxWVcsWfGFr^TOykg-Ot zQ>ubL*~XG;<;Ag`rCghZAd>_%qm&{KlV(W^Y?uNVk{H8)-}=hYH93#E(~~4mq~C?= zu;HM#q*8_q_mTW+Tg|-OXMTxPN60ab?9NnKvHzyBQpu7NiI8fJKjg`8!TO_Bs~{GN zL@YQS>Nu=lM`(NP4}iwf99l;hHpFROUz0seiN^7~_TfWe{heM0AWG%b#t&|8oM zy$rkUw4N0brjjsiBosm3ot+ex9`*B1xIs27oFo5--l6` zD%QrqDICoTNcdRI83{N`WfsER3PzC*()FiT%HUVs{(}$QUUT|I2aXBtK$STJ%a!Xt zfMy3_<0*5GsM9i9l{rR!MNsU;ALcYhsT_&xcjcpoOp-*lh1E4I%;mJvlVV#fR<_e= zu%Rq-rYUon_@dsONkg+1qv==BjLKxFyjeIIT5Xlin;@Hp7nnCutJo&0#<2yb$>UL|B=gIsOsn|`HasSN`9ov*WGp;qEmuqPQEMQ>_9|W<~aD}YC9)AdcIUT)G{T!iFkpQL@^6>8K;P!%-88ipExE`?xzkyZFAn?=C?pA!X$}B~aV% z`2C?QU*U1UZ;9-ikP^&DVkodWs|}$Exm3kqBdIaH`H$wcnG7*nz7VSio$|lSk>gkt zfc*SAT!8NLulr~Cc7$TZipv2hGA)!>dRhU(fiz%fapg6c_;OF-R@!|->cn~TnkAe_ zZMTe=NyG8lhORjqMwc|}!*%{>b)yiyR|4{vPkO@3tt*7LvQq33r0n)4qsvhWeABiE z67~z>kjx7Fjckl5&3o3G>SwlBS6t*GEYYG(XB$JMK1@Yv0tg62MBEM{?Q3x)w$|(1 zNIUv$C}^qVj-9q5Jwtxe!`oJx%?B(mBPENMghZ|u!&OLnrXIpFsoo`~<($AqXP96O zvtNesr6Te&8(~ZE8|#_+N%pD)4=)ClVYnC2C8McyTqTPzwlmv*00!fg zhADZeh5i_q9mm@C&kc;Rhnrk7Ds4EmEA+j+9m(YxC6ue_)}rwEGR%7n zR06vxi{{D%5M-z%vy={()UjS#TesSMQueZ)ixnv$nOlQGLYQ2=cDgT#Nqv^zWz!! zbXCP!U4twA*L80ox7ysSIu&4(XVT~&C-<;>NUCQ3(ZLqfc~%*pr4p>19tm5P%D@oB z@a6GRR_OCOmt^6S4QJi?6M|%CBlwkGR_Ga#L>faV>HR$cH?ERmR?_U;E&n?XkLZGW z3$pz7R#;fS;$=^N>>#2zCgzsb=k|Ez^B61dw)VGMv{GZ6PVr2OhJ@C|+Mju`9FIg5 z<~f`Eo$h=01f=Q=4Z>LK_CiZ_c5KwnT7hf?UTd2$6IU1m+0*3F<0wJWwr7M?J29wa z;$Lk`f8#wFbFfaD#sDKCup#x*aQbnJx#WzAzA)&Wrc^WEq6 zw1j^0kWq?^w5m@i77~3Zq9!KQ(qS0+>BRl{^*+j6w&Wb%Us>k8MD>VX&PRIR*?O%o6<;sx#1j@b$aNwOPZrB?5T|N@CA-lI`8|H~aDVtJ&wtJ3QF&IPe?6 zq>M4DBGG(E8UWY8T*@V<WA@|4QQgw6}J05o(vJ^W$aQz_(NFbpmwIxYoYJuB~EZ z`5)sf@6l!a(q%*#Vyu^|p{Iprms+tb=5>d0KV>Fr_7^L0SR54-iC%zxbvg_S9-xUJ zmn6^r58Jx`+D0#oBMO?cA~c*IbFG>DQdjtoZJxqfL5B;Zhi0ts7Z`klDeLpRj-0Lf z--EKw&$X9Ivn#Cv(0Rq@7B2FLGMBw6oikUzA(ceSD{vpu*&8(}-Jy!iTi})Wp zM&>aTQ$qP26%^6%V(99zRzeT*{pf9snijHbpXWtGW&2CQFJ)A(4WziixqAE}*SSom zhMtC`qC}@f)rsTedQh?M$5)0cdj( z1exrVwFoUlqKI_Wg}VwMx)5!Dv>9uK)F<^u?6x#y*P)fLoF8~>xF>;HlvLBF2|Ct4 zH=^5Ri={;9G^sprXde}E#4HuWb5{LjcbgqyD?2>e%4!h#G=b)7L0S}dD1HL`SbJF3G1 z8)!555VfBu9CcibhRacw(tOy**J0GC$g4c|CF$p#OQNK7GW=(KtkA1I^`bPsTb|N1 zu_^O{>E@E@6O)C#PjcraGetFf-SDq^*i4yOoQ+{$I+9d^YdA~mcyjAvfeE>i1+hd_ z69*@U(W#7|sk@IzLn#!WG;CB9Yw?Y!^CWbX+;J2!jd z%3Xfn7TG@ia&-O9>zFzvOq|8sL;74CU-)tg85(1GXv=LsYo}?Gj3!3!?8z@cB}E@x zAXpHxXJNf^w&?149kImT$@q-}$+m>iUW70YR@+{W(Urg+aaUvhq{C)$ttFYeXDTzB z!m@?KbMf)J+ugPSXNFC;uM(mZNk$2^tPBxp)SdPJrJYFH7(mHmj`@RLb-^+N?YTkg zExjJiY3+KZHH7p@1uf)^^IIllq8$OMs-MkgnR?hPnPHssXzn86g*RIyrji)uKGgi`_p0Qgb?|EedIm9 zH4=>8`>t|~Q5n-BS(Y+cKgP-iv9eZVawK$y{6;bpmntp7d(8PiYo>}|8U6tbBx{c? z?R;du6PjBbVsr)6Zal+$B4su;a%#*BZdE`_5m!c&J~;ubIik#ym~VU=xKGsQCQL$Sk^QjJQKje%Mz4c=Vqp z1MqA=&^WJ$wd!T(4!5q8?+*Hr^&fvjvw{7zG+D4NimM*X4rQxhJ(6aYDOqTA+PHbC zr-ecK*?k=yS|*LP-cbvK=E`>*yR~vYEPwAQv~QPCKBVC#HOP6E3DLOF)tVk?G_S(i zVHL+lh0)VZCv7j^BH?bw8r@*dFz3oJx1C}f;?0X(wL3MC3Y=<6$VefSj0CJC<`~JH zKbSCAq)&}cs?9NEf=eE?ebtCc<3V5_zaLGSb*@-+lPtFsgT9M1oX#;$KE7`x=+Whd8g>3HOJ zb?2tpuX@Ov{v!1%idg13kFgyn)W4;oKrqV2Yz`S<;zb2O&3(dOFUz2x*8a6wbbJ4) zrpy`~rVlE;ks6bJt{&oKurYqp9g@%wLW16!{_lvUUsN%&FhC=o=q{*<|J(H`e7I4& zy_tgId!Ic?1mesYUhsHp3j>VfApG;)(@&r{pG~eG4dz;OsWtOU2>7y*$u_m7TTn}P!|xeVa@w_3 zgn6lSw-#YBN6Z@c7xCuXv7{zHOP@9@D;XD}Fj4foH_O7$Fq9}$PG%{5St{3fN{3QwH)(;2eEk>wYs)7A|w zefD;2++0Wc^j8K?`wdvKnR`*_OuU`Ar=PgO;Tx01nr}1p{KsJ>=BAYz+-n7|D>yMZA zt6*(2i;A6E*qL)^I$kFuwWx~SAx=tce!_ipNfiEX>uGv<@RWJ^fv!Z^*k@jI@0~;~w4O@|S8AUVJr^Y63Wafiu7qN6K7j z0IBt6v&Y)0KQMn_axO)syVd0lAfBVeaY8iwPIM2VRAp=}zf#@X?{lfTgf0*aym3bA z_VXglGXUeW-0gnk%Q^md`Y&0RTyOEg7Te6myFTZ2L$8w$#QeA`mGvs$ulVk}Y5%~0 z1FmZVyO-9fKZx0WXQ$Nr1H-i*egcL5J;$dzm4YU{^c^X8y^n<#6KsSs5=JJh#ppDv zOuK0^2pm$d8fpq-h|0NG9d3NNWD)eBhSx7(sAtUA=OI%cz%iaXzl48`xEW&_?W%zb zhb1dw#8?oI0e4n-(pi~Z2zwJk>D$ZBq)($|iHZiE|3yF+RxNhqB_ z1Ki@4vH*8g2iD7jpmtnV?_QKeubj`%e(1(*U|ETd7!tkPC=cVwL4EqlD+_a4^tKCD zyx5@}t0Du-lJMd}YXc)Do^_0AWIdp?&SqScMy(>Jy#i{c}PQ&sq$k~Ij6n(;n%L6Hk zeB6rnyWS^u(b6roO$`%4AhC;tQLQXDbX6 zRw2F1lfHi0QX!Fi##u?P*` zT9l$lcN6%R(<_wN+wy=*W6{1*t>gA~)4pAhYM7O!0W9df^Gy3hXcuGQM7Kl%(Ag|%$M#|ZTXNfD?FcphJHU{8`mbOTJH))4fn4-mt}X) zWHh^UP6C$GJP`LLPi+uGT7(fMtBesu#i!zo?*r{hib7HSG(=PqMZ-fJWW3v7TMi!fArs}c zg#fzZ?+#CsTrMhoXIEle-{@H#`+e6I&V-qqoPB2Nw$}|E$A2U*2E;8gXQZlA<(orBwQuk zJq0W=aP;gk)kkMZ(PRdyl_Ju46Skc-P@JPg%V~>mbtK0y(VJhg8k)d=Eu-BYjCo`N zc;rZk34yXo#6{_eDnSPMW2{M>ra{KQMh+=E)b z_Zo#ue7{_N_9AA?x8-Ot6dV@h-Q_^Hgpb+&^koKkg3EKJN0E5F#gZVaj!H$m-#=G! zowQX*Fn*{(j5?dg^Zaf8g)ryCxkad!%rsNPVhf@ri8&#;p^>|slkQ5sbsoC+_>y5Yvkvoh5Vy}zr|#$kf$BZIc25IF_Lzaf=(+wt|Sq1+}N3ZkTQufq+dhNg5?)>ck;G2DO2QYrBI>i#E#l)Zkl=xb^fQNrW+9SGefqKD+J9U!DH`7j zA;eBh=`k=Qkvlbtl?Z^w6#{j9L0xR74Cbj2Vwny39Q0=l`rRB>mW0UY$^luI7YeJX zxJXxM;MQX;i){R*+XNmrmWg~q=gVTE^vIf0iejY?rGy>Er#n(Q-Af}ygFX}x9JWDU z*9yRu9%u$sEYkUe$fuN&d}*Y2TGikJ_S5W>c~u;yv1QWD{RnesO5~bjc6pLk{^@+N zt^G!f^sc1Wd~}y;9BR11359011KsGM1p?M9aH_?IX+Cn-Nwa63^DI62qecqhhj^E< z-gJN8zxGE>6iWeptliZZc|+jNiihX0Zn>=}T!1OniUci->b!%`CuSl0wp4E6E3!xJ z@m>g8^0>tmeHaIwxdiof1gFT>|-M?iF0p40`7*AU0;ZO%ey>u^R&l=?1~y2N=xd=#W4q%c??GAiW5`kZf9Bo zM|befPX{GNyoErvUhfYIE0?s5Qwrx8=LlIy%H*Oyq5RKPVENg;)`RyH40X&@z$& zDafn>I5DoFZJ#U3f3&;*(f*I~|3iE4pKYIi_5a_tkrR|2LP@t1AaT3jM7N`p zObz+=&!kA%HX&kX*KzfIM3$=g{~ia%B@arFDXH7BZkr?d_4UEjiD7#?k&E1k3tyY1 z&hRsSR4OA?`>e;;3lOJRifjh|R5s7aJ9iJ=|`wQl}43l{p!5 z@Z*fWKi~*@8|GNG^5pb-`Udw3{e;kDjd|;VzW((g{x*MK2$*^+=t>#5;?t>oCjB<AR1KLuI^zi4luE(O8BDdWv!2Y6R|5spG>XY)1sjmR2 z9kl|!^SPE(F<~qbuzLca{gCj%jlHiy)WjHh>}h!x8-I z$^}^~Y1={LflL^RXPk52!KYfIg~p&1C@Zb4$;Nex&1QhyIp~(0^_XymWu(O}B}=U8 ztsB+kyQ@faC}9vzn;olVuKc@Oj8qU8tDRr_M!dx);)?|$!=mLUP4;#?(sQ*>+7c5w z8fIsVvonW}qV#j&N2vZz(0HAj&vIt!OvmJ_gWStfG>j_6Nq8l5_w#>+gwg)zkg(k` znSToj`+cp_w!q4c2V=nG9XtB_L0j}qmj*;BmQjgLU9UOl)kA=Dr=IPxP8_*>DvLkX zzuKQN9?4jXn!Ei?F0lttUGJEAjEIudb&T9Wo@O``nbC;t@DI%U@g0Ny9U7)i(lpkR zu@d!^BE?hOjS6oM?_|0s(s5PwpdBohZ{$7~YTZ&?x0E%JRH)A?K9-@w*IEdy-^2wxgQ%=ghGib(1b07%|p-mtl8eT%rt7OpW~+4SNWi}K{X=4RB$T~0|hBeV4g-;@Lg3+F?0i<27O zGS49(h&Dvvjj+S`hYDWn-?uNMwJH3%dty^HyPi&~KJM6-+VouKrWWQ_0kN*Wr$ZZi$Q+y#%Y`dYqUN$v_Tj(3JJa=P* z*7so81K#f6vZ1Crx*DZ*YwJ4agogY@f#Ug#4cELzW^YtZOFsWl*30ZR;s)7xu**y| zU2rQ~cyBHqIDav5$z2M3NtN!*OF}jzf30ol9n6mm`ete@`e8O+zOfx^tiH#mCYlbY zNjgl8+f>|mTy?`|y`61UZnHL9`Yy-HLC}Q~o9mq&7?A&1!?#4FI65{?@%uNUXD*tO zJ_mRAqYkeuJ+@6J;~v4#nzwp3(G8gd=6IwB{mm_g2e$g>2&^R4X71+0XG7vh+cAAT zrF__lxQ?$E_!1n5*dzMp!E+vOPchhx_%e98zig2#^Y(}F#cc23PhBYl>NRdlc$u=~ z*&Z6}erHR^#ry2JoH{B-b96hJqU(eoxaQ}V>a{)58%NkWRfwm$bw>Wo5XFmHG=hl# z(NIVNN`i%No4HP9 zv6x{{Sc_V_o^&kT{68HQ@r-|aQ^Hrv`5$kGe%D`v9nk-2hS&ew3?GsPtEyI{pZeLl zZ&8c_4vsX=be)=&kDz;BsJ*5pO+~IZpL0ceDGHki8N>)~Y@|@O;5XGBHePs@bnYvHT#FBH4%wB<3vC``cG^Z+g!<&pPwH*?oglj+@KWih1(nRAwE);8B z%0>@QTV;3%Ux(G{?OzZTZ#S(tCjQ; z5NVdfYS|$MT0+AMEb=_tAS9}sm0+qB<9MYs@1FL@~Tu93eOECaZ<@# zUMOhRoxkH``I09j?N5E$uN!KRhLo1VVdJ{`)nV@Z$ZU9mL=vz>CJ&5|w0pMp{#v_z zpGIq!BG1p_?K#7Q=uS?u0E9GS$8e=6*9mhze0H}Kn_Ei~dhqbtVy-Hqmtr@6oRkFz zY+M@o3w5?k*bbz`J}k`?fSCj#(B~bxJEB*Qse6>n@X)r#d4OfstZkG~W6A`bK08H{ zgqn<{jT{d4&~W}jg@L6T4kG0^uXG*5Hd~ja#QO?8{#7M?w{?(!RVuV_a?!P)M9EzY ziBofXRK>2Hm=$ll*_1XR2INsMRan2x2rLnPjYjPR%F4boY&#@w zKN;V||Hg=w7Y=>0I6z)9EnIsai1cVnB^JlJ!#2}gC%>!-9NY4L9pKOlqn?623}_9W zl-VRCl2~O#k-OVy<1r;2$h^+v7G2%%q+&~cp4dEnHHMRide0;>hOI@&Bc}5XM90_I zcZ`fGxrR3|kwK0hKbQX8No)Nj_rZMZC+R*KTSOl+lo&%*5o&Jx;a!S@aKFz5z}b>2 zT}F{sW(7NJs2xNz{v$KUpu@dOX9r#@BR%uWTH3q6QZ#J;k)qLr!^Pvqj&3BU&pi63 z(G!<1l>drDf@W}WUK-ip4*k_jpLEuWVo{TL(3eTm}cjC#!u*idsB<$AsWG z>Uut?^KohE^SI1UHd8Uysq^RH#!{IZKfZcP5zgEGThp??vcj)5y%yCSP+5AzX*)OlM!GwGC{Y0OGU=nGq~WK^K~b4_yO*=MDANE25tZ$2YgSIf zO1=C;r_rQ#isS3Fa4s}DJ>CO_crKVhj!Q}Omqk;t+_&doX9_@TMlJy&O~``G!(`Qp zCfe3x?anGown;sHCm>U zBAU^ntIJLi&Q3=RkJQI~72D)!__xQaQmeMY_Y-@RVH~-gDAjNUWQV&B%5*> zYQ;s#(FhXhEEJ`_>t7^3`|aGlAo&Mo#o&G8;vuy&rNj5{OTi|?V+0Qi7hv-sUg6_! zo51|sQ&k1RBK-nK)56b8-^zJle6ht7spTn*xE*P4;@Sb~gLQ-61(DxFA`#~q780Zw zMD|sG36R_N7Qkx2s}7@5%VM`G&enjtW8JFZ-RB7yt*^lltWV_p)G!_1IWic@FYKd( z(t0O`Z@XR_Z6MDHh)K!w3B7$aDv7UpJ}!thk`^qc6^~B z7L?^u+olo6*l<@@KBlZ9xyP!$x73K%8!t#a_0`aSFu0)P*QI{%eAosvRO22eWSP`r zFtCZ&h`gxSara#HIa8vDhD&MsAgdHSS&%)OceWE<>G;{hyVQ3nulVJO7=!F0^_R5? z=CQ(7T9MB!$<_z=_>V=VGbWu5?N9_2^L>#E&4gNQnVEu2Js{vK=SsLt)I!%w=c;;m z{}J+-aQQdwz*2eb)h8k6W#(yeZ$n^mwWek+y$9(}3m=zc4XnaSV-=ojIJ+j{>y3*& zNbp>75g&NRc)%`w-=?y-kp%e;GWNhIi)AjcUsKvE$iSARMGfM%CvIqZbW%DNij1s! zF-6$>J&pA~3Y1DJa%@BRYhX+vmcj%7TDxI|jWjNxXInfltICuht*hMKx zo5iMQS;Mh(h`BvXDvL_*_97yw2}luglu0aOhfS#@nZma!e!%MnCo`rT>c=` z7X4#Z-*qO(DWHD;N2C-18YJBLY4UYk^*u6}p{nhBsF%B^Kt+il!Q;6t+wEF5 zGgeb7O4r=jo6NdTHl*Oc3jPG+y#E*wg-ae1<9p zxvOI8n0j^R8oQ8WQ{sYptSoQpWO#0^f8b?ZwhQI;6dg zGWtT*Jrc5!VY<6EKxX+Eus%*1D?y`rr228wXqvZIY8>B#08uw&kuHUN0}_r6@2#gX zyCV-jyVfOIf%aki(-dQ#^X60p4QK8rfJeK9@DTFwkGT*rvI6YE&q;VF| z3M?s@-WQmw>+EjE`j1Z#eY^XyLoJBm=ITph z(#eYc@}hNNv%I#x3NML^2C`3Bsi}?$qC217l@o?jGfwI}2MP95)2Te;XNW7$%u#=s z63OlxUPFnG-!8%J^INOY?b6t+S=I?!(OTcMDpufyTaaqFEdexF+`Hae02(YCMadTa zs`zUgr8V}+^WLA_G~OqnliD>s)i+=$j>`X z6sF;uM%k5(X?`^+#Z+dk^}AVYSTnJ$*8@wQ(v`%Z-3GGW?lS@A&@V>}f^jmBsohL)(UW)sgTfE$MnifZPwu>&rfjK(H&>vqbO=qunBUnf|^nIL?)Lb=j zHS$b1F|n&V`)u>~IiqKp5OOe!xvXNa&A_W|?90*E?*n2Sx`Bo?q1`n?=u43w4avT{ zuY_?EBebVD6JVQ7UlBBPhD6x{%PCXh*DsC|P_h04okjMeGe~D%;Hko?3A|AgITByV z@VlcB``RI5ueEq}bqKqi#|nUIuJ=Bf&41F$ajg_?zlY9yk5;^?QJQU;Tn9_aNEn8$ zTQWMG-4@fZ6&ZMkjIzLQx)5F}*_!Gv+QkV-Qo0fQ~%n2W)L#sy|%jTDn&iZaD z?CF`?9nIHqyu!)K=33qHsNDtCiOzAL^9G+Eze1_n=4`JE;zoGsGtQ+2-ks~yU2Ge%fsNb)a35Z>MayUXMK-Zf>C_j=qj+WsXKo@(a0tGwOgdwAveT>5__tx)IY` zfrN6|9{I}?Ed1owFIT|R%vaQw66mp8&@&%KWEm`L*Ly>oh3BmTTo?CsHr3sO0tC$NFSJ{Goc@gQ+ADEiO#i8=jO( z1{bN;kDpAkuq;b^g89)nIXV=)+=k@$Vhe#h1D!17WAeAgH!xe! zUo`36Vwh9ZQuGZE!X!T%3iOa0zfrox)Bg68!L3fa?3BRubg(uVpWHLC@2q!iG=)TR zDD9q-xc)os^atHEtzQkrYb+)3Y7#t#B{LFS*k@u=>vf>ki*pFke2UU=xc-3+iFSYq zg%Yi7?_dvHiA}jyXGg|72TQqllKf+{>p28dns^ATM2T7YQJ|kyj5?(ob6Cc7AFQzx zF|Nmo>%or6OCS=~R57q*w8EULNX-);o9Qqh?w66H_Ee8LGdO%H44etqmlW=zP_8E+ ziKFaWmdz!MpUjhqFHctot?o6o=-JlWBD1haaPyix%k40IS+sE@I&qql zEYgxTLQ-O~=M-o8DjH6}{cA>7(PL4& zYt48>DxX=;kpNw~8;P1KMX8M1B}N|s%-WSP(~f@lPst7VN$zcE73dUX&1PpI0=?vHlqiGV!334rkWU-lhytIFD!#p&jS1qTU&MGndsU(-M?D5MD7J2`dWKr6GsdIoGwdlkHq3$wD@nIy*M=@edW08tr@uo3&Mr z?;cwC9V>IujsZc=ZE4mse(}fHPyu6xud~Kv1 zD$Pv!urVT0=vj_+Kjb#0Vrit@v@CGj7oNMh)0$og)8&2knd5rt47SJ?z&MYg*Tyb` z%AD620NKBU!=#Q%>u@%aN+ETo%0PTM^wEW|!KA(OF}#ud$m&^W;^y+J5)R{}^r=bH z+=^DW6giD{K6bGpxb)i3i&KaWQ)gL`p|?0Q&I9&+EnQ^PL@YNskt7XP+b<4rKZA!@ z!~2%O3u2&s<^?p7b98`^frYNhkKFgc-}yFmJ60apuS}Z{iD5lCDSc^~ip2&>`EEzU zX+J^ygdR*fW~ZnO-G*T_8-7LpfuWEhmPD&R2!@w6lRJ@6U=}elA)X$W)?_PzA3m2GqLy)g$L#M^0mtgh>K+_w)a=e|T=4KEQN|&bn`NlQ?7aIt=Wu8v zXG3%@u1~brsRDy!*C}S8NI|jX&XgYmWX|tW8>;zTE9=d!caDF38U16;sc#V%^Dr$(>O><{j5qpmI#~B0XBZWqPM4{u zzQ2(D7QBN*pRBGR1k3>6gsek?Dsq4+pYsYFu~wjINnHddcT(z_?h)m}TP+)e-fCV; zdXJR`%SkPBf^iiTA%9?k*R_b1vS=&EsHLcQK%{X@kJPK--S>qUOE1B z)MG@EW32*)?M}1jJ)SqCu?8z02)62>q z`MBl%UNK_y?!vhy`0R`mL>gFYlq;p%0$IuZQMcM3*n#F%X#naJz&ZIbpilUH)vhp4 z9-zqE(}$yQO(psAb`fe+$aOu|dpe(?U{qx046)l1oJlFz`j%r(6B|ojhIPz+LKyQp zGKLpgj?K2L)?O0JEixjH=TIusC0l-_^b8mpZT)t<;6TAvz3nglRI7QJln)jBu`=xR zp3|=`{#tFk|6FYpp#ji|5JeFM{DJw8e}Ap4*UEp~x#thhGcP*-{RmwP(0Be`5%iC> z_a+a;(4*D8;*BYPfn9++YDou0`-8+|7&O_gzi#*U9MFOZZQDU?#pRyj9(=QPE_$JV z)L%cAOvM-9PA0uA++ve40_?ymPR*7~5QXbHc@Q*3h31PSz6VOk%;n*o4gC(-Y+i`# z`8oN2_V@>8z^R%d@DB`hA2AYz`vZgb+ToA%%IxR$jPb1XcyUkvAD2J$I|q76VZh5I z4Lo|y*ACugw&>z{DPXxs4pv;x-yeiC=$k|7RWP3mY*w1)tEufWpc!Yw0_>h$nOd8D zBckR>p0|DNCN}$fI(jT*7V&GaQiYyce+xMyQ46J6nu;1>i`LfhyJ%ABp?~&hd5}Q1 z2>vLC!~*irQr+r8Wqw2OrigoaRVP)o2?aS;Jm!KEl5UX{v=w>e{n?&R(VWYdp+{r9Aduv)RUW+_k zEeQ4eU0!~~md1k_UpKx`(3yJg6SQpQXcfN~p(Ru|YPMUJYFE*4=`4lZTys`ojzWn$Sk)%GfX5;z@u-R&gcoBc*KjQA$ing7Hl$&4u56qCA8Ti5 zU>ea@W0xB(C>iWkF3=+RDJES^qxr+&Sqb*879NQ2A$5;_X?`!pk7nxC%@BOI0D~KC z&>Yu9;w*X{~UCkE1FMI3FaY7cCqp~`xD*uxvI3Y}S<9OtyA19Fyd1>#eRP;+1 zw9%ixsP1tGd^Ieo&}UwH`Vd%o@MZ{bxPmBhQbR0E%~Eg7J$Lx39F89sWcFTFS0hsN zSwL^pRuX$}V@NgKG;kFR#eT4@QFzcG%#iT=G`E%qe1;tUn9;O4Ms?`j`SKeK zt+lL7c-=|v(A|wGkE*ivZJu~JITsJy8E7*G9Lkv5DATem!Q#b{^KHkt^;M#lf3uvc zhh}rqe@Pol;ZJ2Z8tA9F)YRD&+#=X!tiCI3Dd?N{8B2O1zH341#!gFveyl3vOw-X%_^(fDvHWg5$@cF{mDoRO zfBkxUhwcUP9mh22fw%C94BWr*xvS!e#fDEe?(E95^T;JLGWgky&*I!?dqBgqI~@$3 zv-Oy1CrV^XzSNahnvXdaA-#L9w#5HHX=zEE>q3h-=kj9IA{u*UxCxeE|(FdL|$y;wa8_8BWOW@=s#c%AGiHSi~zaOLBWk58;EBh(cMt$1;q}u9{vAfsRk#G;hIrN?oX=KHpi}J)1~TC|5Gd1wWQQ= zls)dTpqxELJn2uFAU>FW%5+{xcCHNO%=$t2xsXH=qo=YE`kJi!jmEF0z9H1W+2JgU zckcHn{Ky4qd;&Pqtetj*#Gm64Zz4@AZI-%wzWYGD?k)H+Se(&V)xW2%> zmui?A@YK3}(~YJP#H`qLkn#uS4(=Ho2aU&4$=RXsybQa+cvX)cy4icKIN#&Em{HR) zB$(I6+TIHN!l`}2L)O{Xm&4jLsLW2w9*HY)gaS3Q{3lIc5u(*$+rg~#Y^_VL_9E{k zta;XdanN=!6O$5Bv3mX`21(oWOPcTBDn4gZ&jHiJ#4`uHW;$&=00j0RZFQP&hT$uy zwPId%!%;3FD*0sYP#2s;J@H{B_K~By%w^Isp5_7z@$`bv^^NclH>^aGwK^pzc<;AGvYV;Jm1Di zm79CA=WJ}@XGQd0n+LRZJiV^?0%!E4n(NZ#z595XsNYdG_2k;xn%R1E_Xg?fB2VX* z?fGriK6BUFGnHY6j8~x=JKZQc{smo0hnFeUoq@F0M+vqkwwIL(Na&2Vr4JR5CbG88 zBcoHn$1gRJjog7#%frtSKbF#Zy~Dq2<2&U-V|?13r z735i@Ts`!bT`o%=0l#o$w2>sibJ5eus4tYWKGFLq&)BIsrztDP6$)Z_3VhWXO8f&; zs(cyOzMCueE`dkPNIzN^!JAU=GS&+2#-uQ1bdzt^K=(=shWwZX=xrba&DVER5_{yh zC^>)<wW=v+T4F45N zL}e5IZ|)%aKaIia?=f)wJqDuJ|6&X|e^1B15BmS1!{77gq0GRgUrPXj*t0S~429NJEIXO4Otj6vk`G z=#EUCkj0I`4H^|7#v0_<$&TIh;#32O_#UlplW!mpg(p(}vtSiV5vjo~rHY|6&!z!d_ z8+d;X3~Y{`|c_#eKG_ga&ErC z&sAB;&oWaTnEXB$Ly&+(E(Ob~)^LQQs=oN4mN6vzR?AKX{v)Y`f3J=5T$n$+MwsSO zIlH>P!)aUgXsp+0zagR`-%fI%PmV*=wx3yp8KCD^cxI5Wjz(pnc8KQ0*@jVo@>DRa zF~C-gBi>;hwD;BZ)?^2L_+rT0Q2xuqg^Jq_q-k;VgB5&XO;ikGZ5;bR{Vr>}EYZnX z?$AKr-X9oG1eT!$>U6FNa=p0AO{J*qKqCKo(jTUNg`Wp_6V!Ad=^c&lo?7;gwyjgx z#Biyy4s&N2BfV<`hmQO_l9!m%1Iqervp!^=W)S^4|pd-0|kHGKnnc0oR<|} zJ&}MrmkaBMKQOERx1Q+UdOf?uU`!4ZD;@ggH^6j4CQ=u>P>BumO^$0Wq9?07G{Xp5C54nIpprCNju zvI>F3(Ml5}?#@ggvBiF@pvQ36hjg0^DpMB@CmIh9BYtJ|;MMS{ape>PIM!84K}idZ z4%>E}A|0gRG0^(NA=b;Aof$mq%f(QNR3e~rN)PS=t556rVo+U}sR5jtD2vZ`!Zt^p zJeb+8kHt5pG*JJJNi9MnaXXuRF1pwjksc&87W`XrW}pL}V~n)+zyG~K(7DdGp=|in z3vt|>16O%{jcO@-ct>P^JjDF#3ez@xnv*8BDH*RVrqMIEcbD_QYE+S);c6<0v6E@+ zdZxLWKHz%e|p+ViR zf^A_YsS#NPxYcV5uB%Dav##0gjkOxLnKA zocKB+NGUA2{*IjEClMI z9hQEZumhp>$cz+oc(}q{C$b-&+%>bWVaCKKv275VU4TT?v!;#P35^K%u3;xPPhAXZ z$y^a7D^zfVGJz{Rb=+-T@<0=oRB?XX@HYW8zZ^xj>kh}K3gZCYZt~dwmi?xwFn)$i zm-(R;zdx(@yT61-*T$3bZ5tHX;i$C=MXJne?O6ew60OON~b~Bb$U1=+lSxkW{DCj-!bz3Hs zqCR6VuU%rfYT2=7k4D08I$osVq*e8PtjdXtG(H55!L<7lgwV(ka2B<78!h%1crY!{a0J$Blrceyaf%r&ZV zciP$a{GH2+9GLGCB4=k78Uyk>*I_k*d1eP-CgJ3gN zY^+;rB6{pMBeWE!k-g@lK}$xi#9=ylBs(wZFf>6Is`}lc*{$4fZQmhtMr&4Biuh(6 zDMgZRAjW!a_hu~A^i|~* z%A*~1Nqz131C#6mkfgkF>f>?bce;oiVTBTLAB;@(Uv&;NYb}i(RReJP`ki}qz-j{PUnG?u|01ch|8o2bK|_s#Iu%hcAGih@&u~G; zQThk9B#IwKL}hG*s=tI`cn%s%8_$0dl4M>lkT6n$DukC2^jKkNg1_L?j^Rj|ylv1` z7>ZesSpqFD=#?JC^J848PKGyMiZ2GY_WZDd!jhPGs!} z0cLm)-1d}jed4BR1<b$aQ1QmcdlW=K!u$>xueoQ%aDBAuV% zlNEx|%WpUINV83rNd8F${O`FG&I_IIz!`ev3Dv)=!(|G z`Y)RFOyhGslk~0CA(Ne9^*AqOT&cx69`zo8lA;Isv!1wPe+Ok)Zlqq)U)XF_)K?CS z9t}+DE!pc@l;S0m*txL=6;B+F8OxPeg(ZmeDM!$3mLOFVb(}@9TTBarbN^WSd`u@#XOb?Ps1zap*nSo~Vqq3* z5rh4{^?UCy&-*8#4|(Ja1!3Iyrl`dQ0;~cn=GtHH{5!PO*nqbZB{s85FC=A89NXWf zENIDd&CF!d&az7)3c4B&F#Wj8klwXe zn3}9;biU)$XvQr@HF z)<4r0j&|jseEz9I!4jpCv2=m8N-y-6V3-GO`~WH9$Ey#gJSRIp4}UCy4rm-HCE638 zqej*ra;|^-t&dX7iascDQ7q(KR?$S9p@z;h5sfNZ6OfYkj+yxY@Z!^YVh;Zh`| zl4MxPSM08zyF%sZPa4d$Yn&J z0>kPDi}Nm3x{hL9r6aU2RH!53OiOj+2yNOo`0x(Fe!O;P)5uk(hv7E!ODlZ{=PX*~ z_#5?lUzXC1sSwQtXK8-{Cab!i>2G6TIa5man(MK96RF4WxT&=^p*x~y&$P@2wW^jS z0GWf%lx3W=C(B0dqo!X=BA|7p-6DSZ3Q4lu&wmAVyI|yzvuUOi)b4S%{u7xln?d(G z=OLe7VC#^i@2MddH%k6=)ZKaiRFxasv^a`fzL-Xdz@6EaLCS01hiMFk9hSFmmXGAJ zjZ2?uXoEDWm@)0^-iGd0!Un-Ly9hR1Ttlennv#kWHG2>xpRLiOvnQm8)kTGk4Q29MZi0cP#_nf7LQr|NlTg1xns3d+I+rw{w?(_t*?iH`;B9BaunH zHE9gitTfHTnD&^Kr{_gw#ZQKu!S5)KL==GUl9EYylJ=+Sc%9ZYPN~oOy`!7u4X#}T zcCPcfh|<8n-6X8b>7Ioi?&P(yI7dJ+<`KC9{Bd1DMd5kH`RRTn4m(bL-5dT`_oCXb z1TRpAXyTYc#VwC-oftq*9`1umZQdfL!=4r?6|@d8$Ss20{k?DcCsY@JdO};_B3QzR zLz&c@&BAw69zKpl8RXlaLOA*`r+6gAz0=)Ju9V2lX2otZp>UG$U86EV*7aQVpw~eA zt0UWb!22!-u3F1zM+=4O-#?BCkOB@a2EWiN+CAr?R2g3Oe>}`*&VKS?G36_@Cq3%2 zM}$^kd8^8t*${|QA*Ua?>=ECFI62Y zjH&9|e!0(BpYQKdnzYCf^^b;1x7%JI07+sE?Dq`W8@IJBd!IYl;wbVD~9PfC?^G3`GXY3ljS^2ZjCgr?7y9FktM8N$^w92$9!9|B~03 z{+8ETy&m4`{;5)(gAUupIuW-r6C=$d8K{FmH=72EzPX7y@-jevq7_M1PXUX#KK5-J-Z7yJKP z%?o+75Mm zHz$7+704(-tCCD-z?*UMNrvB2nSwOwtBZxo=rD*^Fn}N4LZ*0rXT&G<1CDMm z)BM$s*HhB92K5^TP>uE`7PKurP@tSIY6~f367gR!K{!ud^7tBMlwBsbD@5i_VPY73 zIMFBA&1cy6`i3A9GgZ!XV2W&uy*t07;P2`?c=DMp^^8=fl9-K`So7Lmi1P;N4O}@r zB#BUCZr{)YNXN9q;i7M`Wu*yQ;?UZt3~J+KRO;qOG?E?705+*5eP@EL+S`t5$_QmS z@3iHgYbLBPxEs>I&C!HmwJtGkI^CS|kA1r)U5IOB7sp803>jN+6f_O{r5nTDCW~jI z+VF20&40*&|K-XjO!2gEs;C=HY}~~B-V&d)f5bGGgoC1Pq+x~o50+`6{2wd^Oy9UxQS|TzZGNBo@^rUV) z>$wxugTfiBYpd=A9tP@#Qz8IV+%mJ@RgQ*xa**Bi8nrD(TPtbMG*`n87R<~_cZz?` z+ZW)4z)xgdHfrMa!4GUtX)!(QB>MsR(Z2Takc<1&s=q&j5rYq$RThri!iqnZslSw? zBWM)YOjw~|p^zezBuH1&>_8laks4nlh1-Tw58zZ<_CvGryi)7Mr?noT;oE$aNZ@qL zEHl>qTA#Ks#)Yat>dzXE+;2?T5oO&NC8d%lPeZR*as3V8)oLYG4d#GkIy0{LxUj7X z^UJ5iCGqWrTU5FTyzpB`4cVbp(W&@9+5Pa@0I{!@PONg0s^^6a!QD%gr(Qze)XtB> z)J4m4Vq(RdSA1;?T@Fgdv3%!W!d0RyT>N{p=RC}b9)GC5>WB1Hc2?c&?`4eJi%5sy zD&w(&*oKy8*+9K&&=t6V8CD{#!oz?EH6?gAZKg)*i~7B)e5P#{;Wgtin>0aKh8-i- z+rov#=OzWM5MzRK{OQ?fKhD@Q$e9Jy8X%fD3C+;1%< z?-NSrq*FCx!WOs4+pm@*Iv+dgI26>A=-Ov3Cvq#U z^Z!>`faL)sLP6EIeo^LTef?sfO7n^;`CO6tI5TumEq^nRmvBUs0eC$sZ@C8> zNZPwlr0TNbrVzy=ldXc7Ug`-xdpnNh0+=;5N0D!`2&AolBfJ~Zlg^q* z39)scRCT@e#CXm8-KB%dVGo0o?~NcUSkD^AQuE=HO* z|NParC)@!2!isdl!IV2W6I*EPvpPXZK3}ELBXx8oessv^2ykt2biaq#9&ysc7nPB% z^0&}Dn`?|7Olmly9%z|tx8{|29fz{d_Uaqg`)%mM@u;!irDQ=o*Ll$y;xGVb4n z6l+?LA6k*e&T)$nAgynZ2ZI(si`LPWE#`|C19Kx-aO&a(n(_8E*NMyk`l*rC9t{MY z^SaVvDt6)f@=#!$6v~(FiZ8ygb~svWVxh9}F(!QWBX!{mNrvHA z8PVA{gTznLzpbuaeHnyuT$w2&w5#IqKE85&Rfrqn+XX=lcfq=@V@S{C)w3XVf6otG ztf_$(K)-QUSam$WWxBn5WdGW%%A!mEFjeAU+uE{%88RkuN)ge*Sx;MhTLiK8Vhm!< zLhf4vbl^7(o7vgcR*h5R^Aim+(Wm2wtl;}mkgV2qdRtWBd9=+i*cyUvtX)6vt&gb1 zAuCfE=xv#NnIa8YTcg$3H4-FUUk}dUNM(f!I4n$Ip~aGDbW%ahcY(@obL8vL&?goM8ToZh@iod4Cz(Dt@!>5iv;TVW+sl357kZvSGy5B+z1^C!^v zqm%Xb7IQX3y24J5vbb0gR8<5Efxnu6VD^Uw_0vXEKuYR}S}_Yv3U{}uapaN9L1ChQ zjm`A0v9;(Gcsw)zb8M;1DKj<;jw7&?K`PZW(zhWK?{){)RxQEvgXU{s9qk%xl_V2x z+qVBAr{UC_-x%~oO|4Ax5EqZ-9!+vjA_lWOC6u~m~1M4%z1tZ6^18J&K!)G03 z2|H|Tp)>YDp=9)n9T>h9d7&t?0%MU{vN*~8U9Unr^qeHnfs*jR(<<8@oE;hVpC@+bqoUg`?8Gk8bsL%N;d37^#<D8{XNXcO!bwH z_vM1)5WIl-n5rmrVGObj1$Plz&FFazgLnM=_%DlFPiLJIL*4cs$@!={i=7m?>f$U& zh0tU3m!pE`&08zDSwSHtl$RYON)cRT74WHIXZqKWhul&?e>yF7y3$hZhq{?qscUby z44Q*)u6f8gpde_OUn^4E$qxHZY}Y_My-pPoqv|Lxn<|}hr=L$`P1Jvd2%}=vP3}Lw zW>X|!6ul4m6r9&lvsijC?WIswH0uN?b+V;(^1!`)6q)xpb}Bt}vwz>6Dn5Q#JXx7H zd11D&LoZ)eF;!BrSHEwbKw}y@3U=q?HKmLUL1ZQi$X2LQ6!J7>PfHX2XxuIsFG=dm z#|D7anVmXuT+ex}n->_CJI-beR548pJ;1e6_nt3Q7Rk&Q_pu?LDY zeJ}C;GC0>h&~;%MtP!uATaHllwH!>B%Au3f@?)GJ;w+OzRmZqcTDic$4&T^swtgfu zURC+`*=%oGge580NL{N5BwPUlL^jz^fxh&F^F>Y7N!6bLqwt!WI=WibpURq*NE_k1 zWfo11%O5BQyXdq?R&zma6h*&oO;#Krv}Neq!0otTL?1An7Oo~392uS2u^bXk6@5T3tA)X`raH{ndG^&Z_?S1$@d3Q} zwFyE6HZxW?USmm@oET^;`NRM_cqZ_n_7%fICegAj`pmk@c!HRKVbwjsO}ByqbRe{W z;{spcs0hN66i~qt;A-XkVV8;$YP1&ko|alHxs9Bq>=C~JWHO;UE#0rW8OQ}P3&1|2 z2w5bW58Ic}l!hG}vx2`GV4Y5j_>{Je@pqWrUttl`c!!0bC@2T_J-R}F%7F5$Co81k zjvhZ>SZ+Z&<+CAobxtzZWiqS!#{qMELxFRq!jbv$lm@p}JJ~CA{wl-o@}1*RsUUCl z&#%347q~_|Rq)ljxvmrOuj@XQ=6k=i#YQWk6~y=hhg*LhEtW6a2a?62eoI+1^JYOG_IpxSsg1&oo%dn=@%}EoYy{DZvU57Xtrf{9yI|teV({gAW zrz-W2mBMa0hz-~x*b>J1!%YB9(ffM!ECmT=6Y=9jUqUbsFtHri81v(2NM8Ox#k$6B z2&5OKWYSaV08%U|_4%u*1~=?Qd+1OL04qfDwsM_enA+SXA-PwnEyIAyLmh_Q2INL< zdrk)RB!SQr4Y_UsnUYN}Z*tJbP2DMck0<(B;wu#2$cQ_|!h zLB`D_kr7fnK)IqsMf#?oxs=~BsvEfD)zBVdVWt8=wYp$gvpSnLQ=y30;8vJ7R3)w; zq>v=DRy?Y}*9fx)6!9l+{hmPHsBNzdr$mX;mPEmdupN1^hO|5jj=8E7+JCMVEBpnsn9=@5Sw zwmj0Pr$}s9k86cP*naL==oe*vAQL7>)??E!1O?ZX!!rqT5>l8Lo%`w4CyM3NfB@Z9 zx@B)Ffne|}6v!$h$%}bMo=)AYi&qM5_p4JAY2-5QJ}_8g395BBmpXs1f|e0KDU@-q zf7m-Wn;NDFWM?SP|H8*FH`%*Fowsv-2z>B!1_U^i>eW5x1p{nh?Oz1sf{-!dqO^cv6dF7?UaQc zFCM*62dYZ-k^kgzc{x}=bxN1NT7(ogDZlnT_-JKwCHaosfv!GTgb=%Iz4f~2vwxXq zv&j-8diWx}f;yuuy}hPy38ekSCJF6|kk(D1sK`A`D z+8&E|>mg|@6c5Wk;$61>-o+>imH~cIo7HBRZiB3aZmekV;(A^-Bwe{$PUfPN!oIHlgIQPAY(O89y| zpvhIBLpPvnXl}k~;cn7}hX?8HfynhADv&a1Brt#_#p z)(<7rI6-<}+SUE&+ynjMzej(dR91YD+$BaGm>=l^N|0|xZOKzk8Nvwn3mFDy#)5gj zI#u7Tqe802WX2*@QMrllm)=pd987Kq2z(wsAbMqZ@~Vvi?k^LV%~j?V7w8;#!wIG( zh&g#ldt)CPZAWZv>BX!Yp$b&sm#E{%hI@XwC@ryL`~{}_1H~f)nSH1#L#HYeC{9^{ z^%r}!hpcIS4Z2@!7eGh)7yQe1T6qjhqh!~d3RAut-zZD_Li*HRhCZ*A#aMGeqJ`2U zaCpnyu%YOWO?eL}`NE5kuO+j*HOS?xT6B%qr)$sXV`=0Bmh^L3NGA4oK{pNy&|lkw zGqTs|FUN^QvZ?$H^l=Ytu7T$35nB&}*^o1!_~fX-O>^O@S04zFKY1q4fZbxk`*E_< zG(s*Xp^np6uz5Qf4bt5kgFu-eHYt~-l1MJr76L1psIvkO*F8H8C_Os97GclO_Ui63 zPxMpggvM~YyuEK+@GCTBYOCCrJ0}g6PUv*S6T`g=J9)@-*f*&nTW0$;R%vToK)T^_ z2g#iVQd1^Pil)dj%n$WuNwx_$TuaeAITEyO!b~z`upd#6Z&nVyIJ$L^ zmn1jvGW2n*Y5{j8P|PAaW5X_nlStTmL?fB8_76ek&BaPXM*^jR5WJou@=!K*QH%uz zdBR2^_Pr@(V*EkOhX6~d5RIsWDm4A2(0SXs{T`Z0epv$EkBQk44C}q5t+bsmM+=Fj z!ci{;Sik@gfFcutRy36ddqRjS2K$JLs<4dTutOL3y@?jpIF~*E6)!#M!HK4)x)n@c zBQ>FqteB=%RBtJfYr0_XT#~l$tu=;#&owVKck9)Dhzy+Jt;-POY^3Z|Ct04Sbcm18 zyVZ^wn2n@>`4}(UK|}Obm)Nxb4xFf$nu$V0hv!&>{;-##+W#Y7IhL++HCv!q zl?9z*Vp3N)hHG;joON?K@Ufnc?-2Y4%G0s)K%HbhEsx)H9D@Qpv`S1}4MO47{*pL# z@x!@2vO&#r>c9E89{u<1Dk2pCQS~Vf)`YF09Rn}F;Tx(*Z!~q1F4c(}e#S=Un^^}^ z@|Ufj_Ho2l)Y}yW|J7hjY4FX#(0|oLoq36l*0lyXt~8)$(oe8;9(lUWIx}0k<|UdS zj3PR?NJ|YpL=6m*SAW!k|Ku=zkNiywJjpdd&k# zGMNb(!uMb`vPxNz$*JG>BW+`uu-e#e71aKe&KNmpV0&jfFGeuG9z4mVLp4d#L`}o2 ze0rb7Wyv;6_0LRB>J?V1C|aC?6TwK^$t^DjDjno3w1fSsnPFVS#gzpUfyPxH%JJdF z;5}HJtWuVAiIIbKx{w3EzGmo?`&=Kg1g}O_0jggaQvHxb`4w8SP|-S#^TBjC@?d&h zQ(Xx>z)p-sW|m{sn0MN*ZBxf=yf=A5*yhV*g;#3X(cX-PiYmOW?pI(MFdroqD=3J_ zLM2OZ-Lz;leq6``ZS5R!TY20|$dYZQ8u*V4(H^6Lxqk|b*Z&Y0KdJ~c(kAEWV}HR2 zO)LISsOi3M6NP{dzV_MB7KlK*%7dT(wp$m=`9^dh`cKTXm4cE%!Sea%FtgO`2wlvf z>p?HpaDB0oa%)9NumTY}X>=?V6dt6$E~I!IIMtZrDeU=S^kDneZI@vnM`=;5W3rN- z(0bcm;7e_?M*Mk2)xr*Sr>hA`u&GF;jzm~1K}Va*4hCA0XlZYm>|-4M6HmIo+JwdnRYppSJEKHdZw0Fq`@6VYEjZ%lBhi=`(= zM@em@m(>m@JGr-h&!taD(GuvxqUf1GFr;-~{%Bv#S)>7Z$TFM z7W*l*x&@rY(1bOKQZWzP}l*jhd79V?dLZm@V zo{p5hR&;YE_HJ!A5JkgmbZcu@>6p$s?jnnKyJyD z&8YLhfRUNYFoJAZGqls$|L&mviUaLXx6qIwKGl$&CTiA>&}unnqva@;M4>#s{{XdH zqOY7boRdPG(zJ?6aB-k*SQHh#es{ zMk737-swX*B=E!4xsF*zV=56?qr1NW1nG*t|~oSa?z7NgEuXk_Vn25Jf`GNz@aoIJWIuvR&Y zFBDQ~|3b%fj-;A+wZs75yXnUysQZSOnu%>jAXpVVwxEf(s;$b1mm!c|*%-8J zMOT8rS#y?G&304yRhXRYt@JKI8pwYPhXtLg>oZ@gCz;wtGMXH9BBZ{-k7K0q94uOY zb8ff6VWJ+&R4+hEIW9O?uZ9m?+WCXcIp_A1aprK6$9gpwv35N1BlQ_?8ihFi%?9FghZpb8;o=xsL2ipa ze0YA5^LzdAhN>s^;+4_U(Nr*~)^Rm!-(1mz5oe=0748I6*%EgQbT)U4PSLEi-Jt+ zzW)24ffW9@Iw!m=zxnH&=n7I`v&c5KuCI`QK3MZHjW^ai7X+u{7&P(4WehMuD5Et- zgY~)&uBMiyo8fOg7f0Z^Q6>+9({!NTV3+B{mH#WUkSOZ`^4Y9lUUs%DT4!p7qCNX| zOqi2)S~wKJ0JB+#oBsn%;RJ|k`WHE5x@e3Z#B0>QzwE~af9<7&UkGL}HaNtOQrP^= zwpu1qHi=HSqtOVZYhSpT-CYR;2lA#1Vg;tAt$OKk+4hUp*%{poH~??bvl?hYY(r|P z3|0dHh!?I0EkIT{Jy|w0vMBMH;C8!$13W$NTfwf@Os2bfGaB0?(NIm*tTr6xW{U;! z{l+5N_0V5eR0<-rRjEo*+%;zh<2gKhWCAc zNt!uLD%@5Ovb!l+?GXf=Q~w2?JfQDWP)%{+ojfarCWmX8ZUKk!E-Ps+cY2DXGQbDQ z2F1C9*;{bMl*-Y3@+*fEk0RHogMNUY$7DDrU)+<3L~;?EG^(}J<;B?#y`?Nz{HdcLmVEuurX4f=DdnWr39Wnq@EE^mB>VE`tSI7{zG<5I^F~x zGqRP906G-<(M%J|o(hbpiH0Ne9j{jH%rboEV2PuI3u%6jYoTs)*0da5p%qUE*YDf6 zeE$YD@ZIviy?*U~z5bXG{R#1!xN~i~ho;RWQ=J&yEZ`-hjf&NLT^PRRn)N9(a$b~J zgkI+m9GLGIS6?URD^3m0#_znScG&~uy)**82Da>BX36E#^Rt1otIAz%&TofGJGggc zrvo2o$)EV88r~&Koin&p0i>$9YQhIxo)kYLF=+v7G(-+On+pLUClN+2| zCt$4a7e%}ac2?Ji@m>XGR29v(=+z#&Ix1Oy_{bJ!H*HxhS(cpS=!lyWy1=gNMS_qO zxdPxUj019~W7uM$7@>a}f%yA7Wp%h8jzsvLwV6W38kn$&%1KoZ53ajf`N3?UFIc0g z(a^d|wi`-;GD^F{;1uWmWz3Uoz6Hd0wkh*-5Mfmk0i5DEGhMnUTU4RxWVgLq#8TH6 zKr^GPEdD-rANhRoeF-+1I^j9y`K^gU6jPS7T2s^WN0RYx8pjFzNSv6pnpNY!-gNue z0m3-C5#YIkTtt<$nE1w`wV5)7T~BW<(&Vkdu2pZ?%jb_AOOVu|IvHhe=SPHO18jJ` zPXr52pDR$k?D4BQQDmd#Kc&V{rw#lzuOV9gxUI>+QOxbEzqV#0gkuy<3tiqh9r8F4 zUITUs45H>!hsLYj;oSaa?*d~kn6kiRj8xv#>11fIXM<1=E}Z42CAUu6J5!X%HIy|} z4ON)>-Q<2gj(%`3*^gr)ql-BL&FL9JbV+lNDBrksoTRgU=H()ECXaXIxE2>;si|(| z=hV@jrXI+Re2{WQ9*0+DY3KtpBa=9=Q3%mDfA7nbF~Aw=FdD%Xp`bJhCJmXhw51it zGPQ6e`8{_%>YW^t%XPsHW_`u{)#9*WBnuPCU^^POU~Hh*2$tB&5>|A-tRYb#;${CT zab3z(MN%G1?8C<_6Ilo;OuKdTq*kD$M6zQ}by+O-0`I*51;~!F-w%cG-1|P{TW|ND zen2?js&qH~AWfO-ETi8gz&bC-PO`{i(Zsy)FFGXI1Os~`HA8xt*1JP8&I0aFfzH;8 zkAOAtvGxzn_4$gcuf??cijh99RNSm3SZY z;H{OjF(4^=ndH#>#&ibApBT6<-#Wbbetj`islrg|&W0Bl_EWENHRKx;vWtrnkq!TF z55VOZzJQG$WhfQ$4*rVH2xlh{vT6GGTD$5%2S{`xd=*{2;$NG#sH$k=$u10$f+0I< z552>DRmE^`2`{il?Be%7yW1&{>zs#ij^3A1MkoH?X6h@73TkNZH~I6ZOton%vpc zpziW0jH1j~uvv$9A^LZGFmkNrcV_uuc{m)VXu1t;(F|3)E$5Qu(5y0NVF!e%G%}il z2`KV18AQXyLkTKO@9H|iRGBZx?&m!&(8FXS(U9+gQA5S3IJ1>%IdAq=U9!DIB`>4= zr>(DKhzpDsiL;DrLa`c1_AOtlITxgX19lHi6A4UT; z8r(l4fn%@r7=T)LR-2Kk;tyF8;RKWXGPA#w^wm#YAnZ;dkkpb^RNmGaEaA&ztk1`& z>j_Cgt|}qqKAH*+vv+4hu56T30;(cp=(v7FIhzV1Z!I;xy@@yNwG}cuHZR*y=XWi= zNsg5wvZ^LHxA+|}r4r?{+E0D1yM~0Xyv7GegxZUDJ-dvw{pTgVMbTf(I;Rvj?xCmP$=ce z)T?~AUwFWbT1ZG532{=oTAM zQe~IuQkWmDSP5kTGjL*P_9E01oOR1?BU88nU+N%W<?jP(&W^!k2(+qqn z9JSNxZr+*Oj$}zYEZ!~?1tI!CTsM>il&%5R6EqxR8i+nVa9yNlWHpMf)IwvIB{I9 z5l-#BsIXN9i>r~O zQWe<{G_a-wLK9+cax!Yy9x$BN3Txo2`<>_f4@q*Kqfk&in{eF|0CogaG9KI}?iG}- zw@184q(e`U1WZB#_#u;ZdyL%as?O7Hwq@W?RuLrl%afi01>)UqT(Kmk>VvV207z&k zkMXY)4gahcX{_yjUt+a(K5;V#ZUA{04U|W#@H0zvGJ0hSV#oNRQ3`WGEB>x3oGML$ zs5DmYR7a@8o!ibp^M=7mS($BzqVHSJ=BzQf?!$1j9m1x;whO0YePzYCUH^t>ZF@a~ zYX;*`vfY`)*olTg9?H`B`dcrB3PW9vT*&vI(rGz78jbA|jlOOF)7smIrGU|T_Tu(x>F#la+J_ygr(wCP>Z;GrbWpVM7F z^L&3X&|Y_JEn8l`acmX+wi1P&zDX$8<`$HsUtWmje!jYTI-Fo2)qp?&T z#pj4HO0INJl>O?>^d0J@j!v7dxv^wQY_u*u?2x}U$4>I*8c!m4YK~T*6OIjxVpDB6 zwZT!us9Tyzs)?@#LF2q1bz*C_f{j(;FHU^z@Z{QVC{vV02)V1(6IbRHUhDSH4%e9DKf;~6b2kj43u@z=>gy0L3nK=duF9_>o}^B*YV zAz4nkLnnY&^|$)5D|B}8?|sEAO{ZOaoh{dWhZrP;)DsHjS2!ulY3=ddTaii?7Zttg z#iTtdFXGOY&R(`_-BmrrdP9MW5epAWq#c_<5idZGWDS)TkBY0xLo9Zh?{PI~_mCDl z%>Sltfr30j5gv@#%;qD9qy>|(oyz_7>I&i}PV&5JH~{zYrY7orZR+6Sg0Livd4L+}q6inP!##m9ajy#0JqeDA6D34z2S@yL_ExwlA3&Nzb`_XC^ ziF<5eU036w(tNXvY5?U~l13+0M}+iLF4nl9Cf>wjhj?Wik*9oSx$OX(*)OriWmxK1 zM&G&P9SS*gIPAYBc}TGbm{K(Glc$%On}oM-I}fe&IR@ z4;W8QH;yKdrqZhrbi8ExDfsSZ@#f>$;n?x%K>fPTy0RXSs_VdJNV)-op4VuKcUinrHzejPE|I2)Hq^M3{(-|mfKaLlz$KM6LlpGawa zy3s8aROqm2B-#nq#?xO5;L(XDJu_Ti9dB>-qeI@q_z_>aGy^U#(8y{jVQ^RQ);9La zO;qK6KTKY#{jqGr)>YZXcy-+Aid~Xi5&vLIt+I-$ig7y?Rd)t|`G@f-KG0gofJ{>f zgGgOtBmbVrlt^{l;PRs(3kLs62b4+l^RQC~k#Ecv*Z%H&h$%x+n$EE8@IUnSVjW9E zG3ZW6jDg~hntSTe)n`Udc6$jTLWy-0j^AIv0`uIw6j=?#S6|y!9o-E8D&CZnGoOUT zDT6-Yd0Z3roI!AN^YWLn<|i#~Hv;!WXTIR+cp;}hP}lvpieyjB^uD^1Y%1Nq9Ee&H zIC7e4^cDGuTyWJhb&19Q5qTiS0@mLn|F1wFN8qE zqrw%pxT=xradkZsAhn@0(w7&4L(nOWEIY=tv`92PJTC*xWF&ADP-=uLr&)l6a$By^ zhU;?M6{;LBd^B0)f4qz;R8AW*Fj{8MGYQGlY&qcDMJQ1vw_q{>1u2uMp4vl?b=J1& zbBWVT5%^0Kb+%TlZ^i`GjhLZ`Z1CGoL~MMB=I^*N4Q^?^Zslh78MZU6l7j$Ti>`g!SOias;dmP_@0pREf|`Ew;;Lg5=iT@)Kq%$BY^mr-KFjl z()0-~LvJ*qoN!u2R`&cm6@YI~GSN+Kk zsgmd$3LRAzs5+Z#3MC%jv12sSF-qzDgS48;q+g&dUa68?VlTkGj@dY*Z_L~Lb7>U} zLGQgs*pmLGh_8gH6F8z8PyYLHDVCK-`iYy&qV(wMp_FHi;vXOJ90#;5 z#@QrjkbLnyLi!u7k6l*P)OJhMB|Sy$7cpA^TT>v|nY}^)yyq!lpM8ibI&mZJNl&g`}(DC1<) zOn(i*ZOsdZ9Y$>uL;w`s`Ui}Y{^i@WwpH!&rr3wyz5ChL5xO6d#bJw;ZmAMwnve_u zS_Q?gc(23;Nbkp=#qbnLv4XI`bmkZ*~2Ff>WG2>5HZhZn*S)dxnmhnn>Gmtt>skWY0eNOQ4--PeTjs>?+Kv+=hExy-kfh(35wU z%1t0MV|+L*!xo1UJ+M5|wysRpdOfN_RsaK@?ON1%LTjCGd~*b`^p3fnAjVp%lVL-d zl_bD=gZ~^q|4EU^>D6^8UQLjX1@nFs4F#s0mbV!*HA<1OvB6}>1kN3I_5S3^IH)pjRwJ?~0 zQ#WUKrK*eQh2`Y=hv9=~BpVBx-kG2NOP>Sr+Rg*p(6FC=8gB3sb_}1D4zPj7qJBid%|~$QJQ@`4I_on< zrcH`wTFPe5443rbWG>5QOX~K!GzMGQeywIV`4-94Fjprksq0VCf-zUJ_-l`0m7gM! zIgLFi4nFxLDr?r|R5SkIZ(LRVSg-s0i)lsRLe1WAcCg5WrGdc&#c~y(>bAT5jkp0F zXbPM0#bR6s(RBft$#ksFtS1xW2wTu)v8y$Nx86W5_yBT2AHm7wOWo6ekZhBhsL8Q= z5Hyrpds$Mux0@CFJ6oty7Q_AX=p~2RLbS1LN@qnlhd}QBF~>%MHX^>32ld~Ng0mdd zz{GN`y)!OI_JS0iEynstBuIk~$Da5I&qVqtuS8Yk>rDG-IWdbIr{1^|6VW--vNJzy3hO44 z5Hvai!4{0*?FDqX+{%{wO!d5*eh^-ch_`krZy|KKZ7EGi^QRHi zl}F+p>nNOTiYgf3f)QoY!HqLv2Y|AI2xSlZ5_O#!NJm9?Xp*v(z!HtVwEV;t#ls({ zk)pI2kJ`3o5fC=iObS6o|LW>10fp;2y;^x~^QHP%B7xuLbhNT$TF0lmqOmazJ?S5w zwH{CTpW=K={<-M(cq#~4EP^a~N@!z)ok9Pj+P$j|AR9^ib9i?SsTOk)^q|;<~ z$+)pD?CxTzyk6)Zke_^T1bpMi1G8PLSKNxDq%k9~ZOmTNaB2}KdzkEYc6NS$rg_*g zA3q3kVy0@{qb1ZZLQ59Xa_SRZr^dcKM$4G9vcoK-^9AK!{rf?Bi zOSPBSX^A_zIckPR=V8Xr#;9yOna^1~>WSvB-PwV-<{i*`TK8zMUvDFcwZ}F`;tkcm zh7|=?^~)V1Zip&nwn573QJwAcR#Rb-)=3-B8i9L;AT}F7uO$Q7jR=G3IFV{RZee6f za$s2=+ZrYpL}0Dsu( zy!Uj-#Vf0yF+IkU!jK*W*b5N0s^4DY?^JBKpe7W00=gAglDAt@EDL?r(YX9&0{96Y zm&}|5PGdEwePZYgrOf-eLzKdf18jii3&zkZycy+Ds6z&b-n`|!rs!zp(h{^~63Z7! z7#ES>MUdiuKiRQ3769I`NR}gU04agm6jpD?;!Jj4ZOa%#PwA%P$d&dP6XID3kdI`; zB2_hmn(xI*fjS+SD1p2W@N7!cc1eXxRqySoUXP3&#U7O=0!foj$X)Y)3-}pVPbesq z58F`5(`vbyzwm9jIXLA-^{RhfN8C^sFksGvX!J0d^uQyWaIEp__>KMzAQom)r zqTX5|`yvjzadFM`)L7Y<)kqbE^-QAW#0k?ga*q3w&Yuwbgv`t|X7}xT7`@ zRa;}W4d|H+Xmz`02oR#I%=8229Rj&B!aoikcf$;EF6aj(ZNutg&)l<=_KT6k%D2z1 z(0r|Hlp5)btL}ea;Jo2xLMs>j!%fvnU*xkL5iOQfC5>{hFfQwXQ7k=xlO7Qk;<766 zjvc%8Y~pCtSnpQnzn}B+DIO}}72j^fX z1`AY0t}FiaN)g#Ne9r$y>PQ>VbWm5DPy47#{T+pd5pV*!( zbUE>6K@bPdPwx`cbiGFUOb5v{lCIDi$R*+j(v%jK#Vm`OEY6xwK99Uw;A<+CISzFw z86r>9yl*^w)W3$MMf`W@IL zn+2q<*t|Un;>3PU*3|MJ&p%ouO41!rY=y| zVK=*WLCo7>*Kc-1Kuy&A@^!{T>JjslVO9^XXZOL=W4e#y6#IG7V^^Dbwxiql|C-VQw_XGgw>G6WcL8Rykk)n7Xs-Jpl7<@oK1A4X7Rps}KJOD;bWug+nWdQc7V z&rFcA#F!k345 zb&btdk6DXQDeQO6Y%z>C_1~I(8oD7Ot5+M+7nPHtW1>I%Qy9m|3?7 z0d=Olon7v^AqMv()i&iI(s&1FDJO8xq}ZKh$@H z<;v`ZzK}sQ@}fZ+&W(5Z#gji|k}1%tL;De@Nmpxr$1XXs=um{Uh9=HO*_L-B>HIpp ziY`s=o?s-GCT{-J9T9HOUfGjvB#hZ!GoL8-js}V#x3eef1N|SUtq&aEIqmhX{mtXf zmLaj!r|<(k`#*Flc5B$q)xFy&cIj5=pF@t$~ zS2L?GA_%4Ty{#p}{(#?a+96gbo9?G@pO33PeL<-D#z=F>{_llhnd-a%m@7%5%DsCa zC|Re@NUv;*LKRnh33o)h4P30Pf8mN6gqz0jOHB z+V^H2BX?nXBYH1v-e%9EcZsLeONy1b+CugJ_ZKmw(HE7&NcYeE@>Pz#kgRi{;bjcv z8IvH>eJOSua_)*mn42FbJ{`U$3{Ly^`~a3?6xOM&xykQJy=|=}emnU(w#b|Bbzm&C zp#4<1Qc&7WVRdlk@|1XPC9S{jRx>B9&>VAaY>rm$>sYow*flC~EVFWOBlIo`KnlIl z20hSosHT{@fDXd;!||LjlPh{rSek}H7h;{^t4@*3PC;^BG_Ii*TI)dJ^g zY*C-^ftr6ZPA`eP(iQb3m;GB!)E}rOcB+K&iV22sv&>59$**yQ>KrCC@9|`nuu(sh zELnwE9!Znco_?Ihh0JHyQ-7fR`)Gr3peSJT&mR0>POYoDew&k@qO?3~ zeg5EC{S&v}P5qs)QBNorD0To{r}U`d`EXshSBXcA-#Zm)hK@so1Tn}1Hp3{#NU6fW zPyG=oGPo40ua?Z68}hm3ymRks5%Uy zjcpKuZ5-lv=-}OK9VjTZ_NTD}o8S27^U}(d8|g z{KMGV@8Q*g2$?v(C{9^ib>W@7{N^)_TvA;yl?Z!65}i;x|Hg-*JrpZAvb9Q&CK)L{ zeOG}GmM>YE@{F&lS23>9K+0^bDUf{UTpfi7@O$~7gx3k9BEW=nM) zw$TI#E(z`gcPs9}-JKS9r!8J2xND(Mpb*^MihHr*?oP25DJ@Pf-}`<4y?5rn|ID4N znVpk4XXj*3&a7uY>sf1gfXJ^IXzbEsq1_h(1NS{S2P+HA13xeU*)ujoW|boPzvD4` zwIm?N@TteHZi0@7efbMyXBWk&qdxiv6n}Ag10x?cu&JL>Wz9{;)NKA~VCt`6Ds|o= z3tl52l|!FqNd85>?5#bILXrdeH0m|qQ_B?E=;XObDE|iw8BBt(>@blM^4SV1e+k>9 zRXY=zD0o2kmEuoc23pT^!$U*2mlJ5lc5IRtTtbb7h|55F$s@(<+IDb@gy`Q#n;rM*aRh%AJ^k#wOX;o}gH|ui`1-(m}00WUhu=s{0eTK%FRYH9h&C1%SJS2P1_62(w+JdyXIX z8Sj+#X+&CCJvyE=HEg;+%}GqA;LF+Ti4VoU9Qsu{#eR|LxsgpX7|-ahp5mySnD+W& zmb(vP*R<8RKWC=~4x0ym^B&2DbC-O# z4gv=+^8ks_=TWAcF>W%mj)a8u4P?lke_`E!RBnq}wQ@$xAEPK^+MdGEZIb~DTosV^ zG2F$>QmD4Vj8_^}HIbPT8%j768k+!w{A7Cb^nOrZJUm3B3C5~qx{g0hB#(+ZM1N?i zhxaZT^IDI4124xjt;yLW8qZoIG+nT>b$N<)!)Fg$)6wq?7NGlX!+LS9VpF3l(Jc4! zn1Yc6&}FXh_X8V2&V+?OuNiTR zm(t6rAZ+<{hqdqi0W9#0OKlgPk(UNdghM^Ea0L_&TlIzcOkFSUoezBJ!HLijT4*GjRs0&|a!&40r941U-48`A?t4L_d*R z^62PLO!o#n3JqTf+F2f<5F@>%+Fi55-}e?JInCVx9)WQ>lpFH{R9BU%M}65et-PPx zcsN%>B`nBJDni)cZ4Jj54*bSTLJ=R$Dl2Yu+T z)K#lnw1HE$*#lT1YG%ysL`JtX3cEh#U+c2+WKR9^{o6n(Iqn8RT5XQI+Pq^6zAc553g zc?G@j{or$IFA)ih;_IvwBj`1~@~=!+Qe&i8{uqk=ktbQj&g`yRZtCw|M6W;<&Ek1@ zrF84c6c*z3%tf~oASgdB$V1QDKDqbxdga>4-IrkqLuX2+B4(KzGd^m$2N!Oy+$4TH``|QFf7GO_l2K2}XqT7mzns&M zbR_#u&JIBmW~cm8BlKm%;huB(2z?KoQJteKmwU5D&BJ2>kv0e5)a|Oi)(B}PC4wP+ zZ_vgSgoKoUWvl5Pa#hbs+M_|}0-}}VsgdtRz%0|a6-NU_`Ta*RrRN!MviOc-$ppaLLb#=218?Pr0ZKT8vwYh{g| z#%fmsJ4C##&-qA=ZGtCAO@hhiZ&U<#Ty``Zo zbz)&?MWCU`%GrWbj$NpXDw4Dut#=);a5(YHK1fx8bhk8P9>ox?Wbz;Ir(7q_pphpj z!gMXJBrOD8T!=~y@Y=~X^iC#WmEEbLB6Ixp>lHNqH5B%h;2IH_kmJSO1W@Cz2*|Kv zQr~~SBh83h``1l83D`1S6MgaNilVCUEx={1bS;etkcA-IQf|VHP+{Z%VVh_0S^sXR;s}qpVdo0P zTb)HBy`{Bl!xGexqg=J9LjvZVMYOQ{!y-UMK|Dy_0X|Uz6y5&{#^>p-6`0CAorpC5 zCPX#ICMZZKzspRC{neHf4O~!PcVdMd->>{OLZW$J%kAeo8TM6%ijZ6FxKBAb^z!a< zxT!Leqoiw?g&k1ufWy(h#pj(hc|DgdWbd@mXQM^=SFR(bQw=p-aUS!3$2l{R1WT`C z<*zz0bD|l;(2q|198SlmUhRy~d(L=^jZ#8me)kVl8ljKbY-lbbg@_krlG6VVA$Qs0O5EcIR!V_c;smj+<^{u z*|J2R=(WzUs)f$27$( zLR%d*+YPX^7?NuVebE{3~ zjrGSgJ-LzzN#6B+PIB<9m$wBQ0r4v`k_AylkGa52wN`RSb^|t-u`P%lq;bEUK55kW|bPm72;~BBLp*2WB4X|#4|~QdUGx3 z?D3{bAM=PLGTQlArrFbhaRF>yRlZ6p-n$km3twb%9F9X2D8!chc>R(rx8Z(EvZ!*( ziKr&W`W?7i%Oor&qiz&5<&*vW8?W~CYHrJ7Odt_;fuD@H?i3Z5pfBbtk{}EQv^TGi zhN~D{kv@8{p45gCg(qX+QC|FACD*}2cg$BZ_E`unW@Z6~9>-D*E=_8KIR3Du)jf1pf1b0E{^#CiCU1NQrJyPAdD&$L6?coxQz7~*Md={x1q zL`bw7BB1WP=}WoLlx-R-eR#l@@m&JoJ+~mV9)9Sup`?PH83R%F2x9|!0_6-&s}%Pi zP5%R0NMfdt^o3v?zlbM!rFWSXIs9Xyum1rWLE(jA4cEVK>AobFwN#lb7^1+53v2;_ zd-z>;1>|%_FC7T|?4RPQ7W!`DmHuSMSXDZu%2(@q7(uMKW(of5%E&HwY$`?}@ZeTj zH2_q_P_@3DXf@x{4l$9oQaR}f=EpBX5Gq-<42 z94Z-{y!4eo2j!e4b8H#WBC4 zXkecR^GonKGoD+cAu6>t^P-z=Y;}clQN4bMh5U(N@@?`Lp+SK&6ulIwVj0Em2$e2U zuyK7{{uDq7fLQ~~vLbT{bK^kvGTZy{2_FiPIAt@XY=<%(ySdjb_%|re6u<*tp(?@N zF)YTROM`pS`QlF;`6GK*hflahQ588Xr2pe&3&5COvf2%#DF-r z<@_|JpLRjLUT3|28Pbru`j@b0AqS)ObF@^cB|Fh>O-UwxyxR?0yS*w&%vdv{ig|h` zzLp`2FHr6NqpKlzV@Jx;CXd*R1lac_KWF~G=>nGjrVHZu2Z!LQI(_6> zbUxS!Ma%pma4c^4JE+LvmleFXs$B!1xYvQ5$b%6wqQWKUo`cw9f^4EPt=mUXh?jus zcDz@f@B+Fm#(YZP!W(6=#s07~8VB3e;oky4blLm;idcWYKf*4F@{h)0DYMQV)vBnh>nnKfvTN9F#ZvLHAQP9QOkJ~+ zs6^Z7SF^CegZzGPve;-MOr#=)AFyMRpZwx=18iu>SodBcBH=+Bo1V0#w3l%G(R)L; zhMwQY`nR|D+(Na&or1>U?jOI&5S1*Q6_*)e5<4*z-SEa=xl>ig|4uu$L zcU*_c8@mWI$4;jtb@DsFe6bv(okQ?sc0n|9-9x;|8wC#9rY6D9EP3%qX3yWcJ*d)c zbU+JoGJYp`=+fet$TBj(-eKflHZ#^78Qh-AqxYd{%c%-T$SrT=R>EG?q>f@~h^jB? z+$J;o%(hva(|k)9HLj&C+GFw#%{?@ZZ9jg-NDOwE+; z3IfQ-@)6KgaMWCU#Ai!cWRUdw@^5y=&|lnb0b!&B|KQhhEI5viO3AsYH$utyguNHk z@gH_-YLPXurs6-$nQO`Hb$7gn{@hDjv%Hz82mr9r zjP~RBXlZq6Vxs?4EAnvsmM-I~MIy7@Eni7*7}|Qk&v9JRCL!sylnZ^!!=oc+Iim{A5y~5o1BxBYa^i)XswmDku=|?7K zBeq1AUcJR=>{VfB#bbysVer`MuvmFAdu{y2ucnoG)>Do|%^_lUu7=bpvATGQ zS$tl_F53JaK-?h>;-HWI2bgBBK+$mN<|)3_U%b?xp7xyR-6mG<2YS$7K;!^nUG^S? zT5}*ai2BgGMZFnotBe3OTbd7M4_2-Zfp(fj_nIYbdOu|ULsxK|%p%|nfBv#|ywK*n zPxI2o|BJBDV3UxE^{ICk_*Gz-4MNDcl!_mYI8hO@5J96$Qq*{Cb8BdK5Yu~O(|W5U z9>3O=puB-?D5MfKG=miW?YX?M#9AARiCNi~-rIu&;kZa>I4*aas(wH4txjcGmRDN> zP#9S}7Y<*78_C#_HE`2tG`t-mW9iiy{rymcQeZx6i0>2sv6k|aZ<-b|XpT@UrZ%S` zHY`7^9xY}M*9icHPQRj3t%dT(n!(Csvi}O>_{kvC!em#b{6Ky!AOeJ(y%?$3T+G6B zIpgLZiBs{uXVgyy2U7N(=H<$N6pn5+ZtrsiY!WHZfNli&e~5-#1c(x`bWK?6Y-zKFDR1% z72Bjnw4as*cYB5Oe+ei$qyS>hjmZ!W1xDOx!&N??Xk=jY4lF3VG|BDZVP0O!oo|J2 zd`!YiVu2g&;U+)(5hMa)d?D0P;XT?Tywd!o9-rB(eLoY}la_ zrC(^tkmudXw{(hR`unH-H-%d&6{c{9lEj}iF5d^H(K%3d#fEgQh71r`L|uZ4?@`dH z=4|$ymKBS>f8ODAxRiV^M{FTsmD097Q`Ozb^WPqdG>H7j*VFL4*4gIGvp`WJGfL{zzR1vc=$&oWh!rwYi2PO%ts3-Mg27si4>q0fB&!T=!V zf>u-`W4s5*^_sJBe9`6j9iK7gc9E(nmsj6IEo?^JcPRUkYJ#qahMLBxn^+WEPF+ZO zkLUx{k13A8g;FgZ_l4*jE z&{3BV^ECr^JbWrZ6O`AM)A?6@fS={2PPD;e)FT0uibz}7qIKCiv>K6vYbL#pN@$Yi zq{K35DjdlC{KY#Xu$El?dJFve5<2Pmq>x1PpBFanl)_jQ>=&4~uOQ<;mpvf{xt^5V z$h|eMyqpv<-A!xIFysQ+k1YN$lM5DcnsBW~u#gSNc6)Opv0w*y6cv2H8vh5laDf@5 z?1j)Fy>oirl4BHkJB`gj2s(S{QA|LoPuE86sEZP_n!>`fQjw}UJiX-mEp|Kg50Lro z$NL|@&%XxtXh!`5aOUaFT%VmrVQ2aSSca&~(D*6;0kXcmvs8v20 zDzUz(mmHwFUY)MBE^vJSB}uH81D)M(CkJ}#Bwu4{t0DjcTBzhV5KsM>CyJG%Jyodh zH9s;bZgd^75g9Klwl$+E360p`OL^;~N4N6}b79rSuPm;#)L&{OW(;CgF79yNKWk0V zTz%!P^8uFk5<1WJDPt*dC}f%0b_zJ_^e$$Y3*0u+&+4&D-lE(nHGGyf)Ct`0?A?ae zG+m?yAcQ+u<<(gwa0(qoF*pcJ?0ebeav{G#c->j*D!Nwl{{U4+gpovNXn-riHIHbj zQLYC;-?F9gw4GHmX~{2QAYxR`x2)uFI?LjnANQ4?{1F05Xn zM9hINr2F9xi@E_m(b+FdUzQ)CS$Jr#gjKr3S9A0KPCe_H%O7^HoRH>aglQ&kCK>xF zhiU4aJp9t!ReCC62xs#p={v;%NRt9om}Tissehy?zq85ulRNs@;kvldapys%h28SD z>%xX{pHNW8&06XR60|gBzWEk2Jl9)FuV2MwS5}H$QKPvoQl`?LEo%dJIYXJc_z3-&E3H$ck&!#AD8g^D68! zQ7=MESKIXjUFEPS6%TF*Qv#FG>6=ODRsKlF}>63Sae**5bq?kIs$x|=; zwCVNd^@`X#6UT{L;~A`~#pLOe~^V6uJ{avRXCgYAx8X1tU)1(iZKVn-PlOqh-63_Q>p&pM*rq2V0I0 zNh6OZ&Mdkrr_)TU?3zD^jMm6=;kb8qwFZAQWv5lp6I1Gk?9)2vL>JhYVtXec`Qcnm zOAXonv>-kY9;C)zXxL0k$btx=s!ezg_w~`E9|qDF2e?jh$5;BQSFzYQvB;-hhJz47 zm0moy{JV+IF0_3>mEwAyV9)LpZy7Q1yjKCD%82OB9k;@W=Yqrt;;5ACo9IJjIk2Jw z-F+KOqLP@OKe3xqL4tO8K{##c()(>lM6T3j{7f`*UZWLqQQ?L3qCk;1Tca)xgo8GC zedQm(>QulZj`cWbxnLUeRjhm_Y3OwBxwa<2T>VqP3S6kMXzqTrXaRyq+;eJbY^oZ4 z%i*mjVzy1o%ejURyz(IHVZ8i{Pz1d{yz9T}mMBoXj|CRs1SUF-)E#e>8fNaZZ2mWAct&t;?#?QIB+&Lz&{FUO3 zhZcJWx;%M!t48N;ak!OdWK5GJH`4`nP)t3ci=+1G#ZZHdT$xhg*X=33d+GQQ%)uiV zVy5W$Fx+;tx~~X{s&#vV6joM*k7wb?Q8W(r6VQ@Dv-!)Z7G<%gO}Wdw-SUd<*Ppj7 zC@T*Mr=3FNF{5|5IfFP9u^Y4_^L9ukM)CyLPXgkQ4$Y6(WqJ1(qzMP!@>BT zP*8T;yC*3rCH7G_u4{S*fIc?QtNfVH=oMcueh9v7p7X6vJE@ia0ZcPb?!<31TVzYh zWDo`09CdY*`of<9GBNQRELA*T%eeV1+S(FQW+=LzS4 z<6X2tCE8j(mj-viuEp1v`rW+C_iqh7O#%XLjCP_XFy5&+aBUskq}SB(vYq(pphwJ} z1`ygwvkp-ax}Qst33Dnz)9Spbe(4`mJ2wm)1ij-PO$$`bHWT(GbI+D*f5_S5bq&5t z<%TkAu_5%aAO2)i?|S|NsGvT)&mQ(I1w`m?2Yj_h%pr($uCV@&r4Ay`#&<~ht+)An zt^7kd%Tq&$%dglQa5&pmm|C;U^MvkeGJy9Pu zgJMu2ayB$DP(4-s2}BTDEm7u_V(I(jzB=Q|u$EA;GPKq#HCAF!dE?A2QwfcIgK zo_Uu0l^J#<>`-=5c2Nxw5))wKKl(&v{hG;IBdy0~$qiyM*4z?H*lqa%`wJyw?4mHx z_V*8RF)X)Rzlk>VpUolNB$rX4Y=GWq6s@nq_5W2~iM51&KS!;d6+%-K*pxI!y0ur4EKgj95_{`MLehScioA3^%-vif-k ztQ(klT9RP7aE>S>lK2G;_%{xer6yQJ0w_G1De7}iA&<{>tF%$sGDwZ9Mk9d|w1z?y zS{KDtYOIv%auk#Ivq)%{LPNA4e6W7X{%RwKkjLwtr^6BM3R}F+{GV6zA@7s5(QMjI zEZYF*7HpAGuWJ>^HH8x^258SObKOMbte5@DYfmb-?(?5McP`nGT*k(u3!*0udb8g3 zT>!v%(r~XmrVmho6`Zu2tR*IYlfHH)@kONCoR8m-UnFS~7G|M)m9IybzN0baBq7;A zAB9b{msHb{lU2P!YW80RzQi!&|2#F^Uj7~VlRVn-(MQCfS5u67I}1PvxVGB9o$rbp zR^+=J|I;JyE17=x4*>rMQ1kh=LaIjnnwRONH&XLKS-(LeOS6x_Oov~~t}fkrr0jpR zCL=bZ$-$$IUq8x5G{lx=dyX|SVtf>GS@AjdyXW30&aJ7D-T(fYRg-XQ#oGJ>U*}$qIL@$D{+v z7+W?J5r$|=#TSxe_0PPfMw06sYE%1alwzcE9b=r_ssT^UkT$)QyxWAFs4hcs&TC?t zQxs+hPc={{!XtaZbXg&mUcpQ#w{qbyG1C~0!o?@8dO05pBZ5F%ou793I4TJEaSD=c z)M&!YzUvM$)OW&A^1uePdc@ye*crfeyR}3L<5rsBdceQ{wPb$AM zg2vmDt$5KLYCrECZQ2dcHeGB4`@Zs)wb1SU$)hw@M&S3SkTOtF1Fas zn^O)dd;9iX0XCd9oe8rJ(dqI7-0$SyH;Ty&!7^U_!a!V2>o{W4y)7sx=ZA3Z+L4Z^ zs0G-iT5h@J6OxuiAtDf228%@N!R->Qj0E+TX>~kyKB@w7R=)pBai|xa>q4&P+e_GQ z8oeF}frT_Fs(Idz5ra@il}Q5KJ%?n}Y!5@Uj7YLpwCtK<3mvqsLMb-D5y%)8g5Is= zfLJfvinQ;%%k3!p}Ua231@_HicXiLk_mf5St(1jM3 z@Yn=e*a^|87RZggMl;u9+{H{c0`vbw=5OkmS)x-afDp|0M*plxg~!9o&N}1>V)20p zJesj!%gmm7zgNy(7K_DHvNp;^WB&lB>d&A*d2cYB=MP zj{vZL7YUP041PvWk2GN#bGR%|gqyHg>6?Zow#s_|QOYP;O~8U8>gS?w%Loet%5@bc zo$=`fJlMaj8dS1@7j?;EIRF4maXe-ZKg$PAeP=2G~t?pWn-!UVZ|Z&m^fW)NNW42GB03 zZ_^Qz0#Hqd@061#D;RM7^=8P~yYLptu%l+bL|VJtV$f4Lyze{jeTuj~Tg-XCf~hea zdN*b_iJP83Mr+#5nW9v*_^EH@ftR@5A*|dpE_60l8;8y}a0h4a9Z5nIT(eNsIWZjP zOf)ONck~vMEkug~H7Q)}lOpP;kqnKzx#W?~7lj@f-Z7O0uQYx@29p&DtYnPXqnnC# zX%+>*J=v2Mye0NWO10`W=Tk0?dsjDaF9kJ<7SoQtc*`mAn52Ew@;P%-!ENE)Ip-Aj zBzKln;>G&KqxJKhdHKC*ASPuk!G%r}nsQ^sv2(t~D=2J(li z63q@+VkKs=G=IwKmxO4{k)m?F*-w0yAbr%xPKMz-25D^<{qBapl>JPGvft-9T^$d< z5wuB+mpBN_Y>2&o_xIgu1(fUzIo0xlqD7RIO!d!&InCS~07(DPz|*=1Wi|ky9_x-y zmjO_x^L#cm#xu%Q4wrQiA2`M{#xs^o5k{Qy#JT-RGjG8^tmXT8{>_mZK;J_3_81$< zEcu5>;+LgPtKXSL-4feRt?5s{TYbX@*)Zdf$3YKxRe2`s{1#dOoEiy>^p^@yhL`sf zxrf~z<74Ze$HM1}#mz~$r+$xFdA5T|cE7TagysWi)_cGQTpFe@zCH6X=AR={2*0=E zH_}8~Lp#6I{{c=`gHt5z5xz{3cc#vNk&h}*n2xL4C)`J4C3l0!*NQhEh4WgW&mji` zP^R)xjA^)4|6tJ=G%eyFI>yh%7u(u9BV8uFAx&r<$q{}aMEH6iv_1#a;n6NsDLG%p zay6So<`@c*{7qj!^x5(&OPPFGWa`)#aGRg9D8-c!yY_d0!K~gVU!tpQRVMs!M8r&J z`k6XimOJOHLOz2nX_Cy)syWrX_m)1R8W9j!apt1uh-9@J`O=Fw9eFC2MN#k`)q*7yq#Cp;$8AR4&Fe@ zi*Sg3;aegn_(e)%B_{OI_@K7i`Q{q(=bScWv?|-~3NPO1Xf*jxlwI@X9{r*$VEbLL z`1ge0JelGxR_e*!+Ro$J;njA6*{>J0UcBx<0PBQ3Pbu>1{n%j}ips!up}dl=S>uzF zeaY`b4QZF^Pt4bYp;W|Rb`tv%2O|K3xOYnF*`%{bgfR8e(lqfW5&m$^Gu&JHG%ixX z&g`^sp!&5R3K4k$M05?|I{jv|Q6YH-yeGXV!K*u9UxA4HzK9Ce?n4HfSb_-&VZ4 zO9G}gJC)J7IB_K@z%CyP+mm>sK)WBt_?0F+hlhUWRR_-gT=98Di$qIB^jkcT{0};? zOELZThmd|4PFPfA{{5t_NV10+b5E%vlx=5rZn)~&sCdAx=}r>Qc+rQ~tjs0Q%BP*Q zmP2y*6gRea-_QDx%a|`d{fw#hn~b7F2bK3)b%)Q@PVNZ0$?Tt<`_Vn6a8JYUm)Q=8 z(T@6Gm-KP6?7v9YyKy93%tWP(-Scf~Ed}0@8I*p}Nt>AKzF4V(2^HaFe>kV(42KrS ze_4B&a_^&RId%Vda1%oJB~6^QaF0ZW*Me=pY~iuZ`Kf$I^39^z=16(9dh_r(qlCIs z6n{|TbJO@IWxE>HuumCHUTa%Fw#Gi$t(#N+;`VO*hL?=sn ztkV&gx;0}_)n9dc4HJrmB9hmlJn;O30Qx{h;HXV>f%U4nI?ufdIuh%S(iq)|Rmf67 z*(?#1J~@PRj8@i;6{I@+mL(IkV2O!P=X9W}MR3K!SvBT#erk#Hm14-qm)vL@VHYO& zL__mJaLOI!j_w(>IZdFjF$WWtUkGmk0myQtrJdw+;mVk)O&Ml7 zWy)IZyr(10Ah2nX{qK+b!6-&VUfrZ0N(jdCa-_saho#kI=zPC(J(u!-0*qiLjyEY+ zh4P>SCj)BtP52#V3KbH_|9hYr8~$B?BAJDDW%yA7wOB99N8J7&z_#lt_I}DS^DR@( zmdNk=Do=FAS+qzS1|*(jI$$+&RP*~wijc>J{i*aw&hXSfsCahw&80brfr>v4H{TpS zM$NM#*GWkHokk2D1wgO;7gI$Je_b7{GG$Pi&H*El0=X$Xn&4erd(n|u zYo7AmSETlMQEM{Wzdf{);IcV9U$B~?bk}YzOLy76+U|h z)jqZ=f`p#iK0f3~d|C{8x?2Wpi?d?Mwz|#mjF1f9?_Hr#t59IJBz0I8W{wFPJVuVT zgX{8mRRPy|TKOg-QO+{$zlVjV2{p8C6 zJ)T!uEB>&&+q!hn+8e%-jG&nuE)qbJRuJ2J^!dcvuc~$hTo}8vzFQtD1S0ewvHcaQ z`)@!JFVF{`MQQ=CUVncOO!xm<_LtRvHjv7T_*?h*XwFVDKJ@$Y@zKCB1B_*F%)E8r z;m>pzzoH9Cl z)??E5sGT291@>*(I)OyEch{`7uqgpjuE@BjWXd^Yr)9&vSUbBV3ySs)0cbG(va&v@4goirjBcnIiw|>E z3WEJ;@ZZ*wQ&o4%GiipXC7nQdSmTGGntm;;IwAhE>-)Y@cY7(2heS#6O|GV<*UdKr zc}Ib;1}set$J0G>LV*o8IZ;xn)Owo)zA6J2I?dGmeVGx$mHtVRfnrgZ3LJE2f0a~u zu=RrAtX2XV2hMz2znPN!{_x!NxPH{?BuQi6nJXE$7xkmFRlG-p-H9OqCP6^VBJLMg zF8|hF=?Dn3l{U|Jt{Do#G=LuqdcEQFbE(YA4hxY;Wyv!acUM0FU>M!upfdNZ8Izo?F@ON~DL1(xd&op}h z7Y5~u9R>@@uSmf!5zr_(yUBIYuMB>oStzEWx_|6Gy~k!5(1P@}@2?1zeuhKdKcEp~ z=rRLRv0#f@W%GUI-Ky-Vt1>X7-&%%a?$W%w%ibz)dCT#Ufq(?}{YDd7JXRcO`Tf%a zvn66By+OKkIi1*M6DCgd=4O;*)n@zs=F+q1iAwbB2ZgH{Lmz}o-FgfW; z+^H!O+smCj`S~oSa9U4O|2{BZKXhvdyVj$jus6Io#BS9UXw0nyPnTcj6!<noqghMa&+V96cnS^xi7y``w?g%|R4A$d!c; z&&UiBTO3|*PkhpK_?)e%?xx>Az#BfvN`OQqqVEgM#X{oO=Q_0^A&3vP77xufEL+J(K+>WfF=YZ;6RYA&)f~1ZxUuR;z7iw9diSbBseY}`SWq_m^uD4nc&3!t6(U=zP6+v zneM!3ssrM2-HzZM@*w2~$pECwEV|L4IrI8*isdHf@d1H|;v zj7H>n^(B>t&VQ*aV-O610xyRxUG;$GL?$cWAUXxPfz!1kuZZu=8;1hMfJBg3`w+<} zIuHcNTxNHVr_wbU(vnWVYD5u-#X=KDFzQ&+s?^5V^TzBA6_POIP;(82vUE%zX>(^0KFwSt+O$Iu;3pu|m)|t!>Lt6)th}_|4dkC8 zNP^Q(ue3rShKCBTLYgJdN3tw*NCTHvkyVCNfG|5-$8anR+Y{)bity?2Q)Kjsh}vb8 zmNH}4JjIldk{MFs>Gh5ib4ez>Tv_#H02-Ovtcvt5{%13e&L`r+w=J+$5=$iA0q?jK zfMrEDN~oD&4ZRl<3R^&2n7k}qKGLtIfgSTi%?`=4hsIx1{~0ds!J|DRsDm+N`v~Jb z-!`rc=1){F;)?R=5ibK|X2rxLE7_QIBhiV>ZaciZkA}LaH6?f%AAjuM-AS5hW_&!@ zzw`Uw-h38u58Jo65vL}92n5h@GmrFLNrvL3ynJ?LP#5qI(2e0|v9O8vIc)vEju3nM zPXHQvw3oA<5dcXI%$DN{ZmDtOkHFaAxGzym&*uKfJ}ZXP7^a8`VVRD{h}(p|R#5hHLW>PRQ-0uq(*#hoU*aIIqqK)4L=4^8VYaJaA=KHHB|l(ZZCP*iGtJ#0xLBjwdco* z5(>WjR5;`kq{fi&4U=wLG&409+sLfil$LW3)~}wJ5q;j9dmh^}t`NknMAyN0LnDC@ z)TP@@%Sh7y*yEOVWJ@}Q1a+f}%lx>pN=f%t31PUdNlFsQBxeJ14V2gqN)v|GJPjaF z#4HrjmbrjAzq|O*F<=GYMM18w4s6bH)LF(52*3PP)V+;$JISBLd&|=qfM zZCZCa-Ye;uV+K1e*@d^lgVSE5@Fb}kTMMaN`3CV_E4IvjxiZ0%}&L|Ny&S)%Ya?7&LcKB zjwxRxr(e~lL6YxCx33R|g_B)|HlnM!pfnTE$m(C3!XW(MBX44&NGug{s`8@48Y!cE z(KtF`h-v-@UZ2dvUOyskNo7~!5SAQLa!+&D_ryIBuJ}07h&?C!euSB%`uKP!FP|*P z=+>p1e7>z&6}ikZ#y*kI78P=iq5>W|aaJES%1@|rnkS+jgiLPwjR2To6{zDFkz<-c z_aR7NaW~LlZ#aN30Y*nKUYc(pQ>H@C669QQL zh{#B`)xD{notd|EHmkR`s+z%Uca>hFGw(xNq8+zQ4yeD(mMVmO+V3<`?-M z)N(*#kKlKp=LR)32ZQV=yqEqfA-IRP^cVc|Sz@ zKBG&7OZ<15StxKmTM5vMlgb7L% zf`~KUL=J*0E{qB%U8oeMQB(mWz!4t-VB;(nA_PM|Ixwg{TrEFKM{sLSMowDGEnmvc zC^W(ha)2Vm9n<{xK#MLLxR?YCZ{n3Nav;>!D%y-+LS@;zLg1z2;xd2ROsKg@C1l!x>lZ>haZt^kEB_nl6++oMM8}06B!E5_+U(?Z$8Tt z)Ro_zgjP=t{RiY>$;u>K=-O-te&K*T8Y(vXFA1Zoyqgcht zqt_~U#+GEuU9g27;YrH_c#HvpN0ehm^46{t93>q3K#|IjJ@WQxZntv>lzx(xi=D3A zI53#U2u)g#N^;{fG?||+osbJ-fCD1^TFcnJM_6409SgN`21PGfjVbX>bSX@qIOCg0 zG##-x5!Q_?j%Mao#ImeqeszX_bcLR9XrALE~x((c<=)fXS72o*7=6ocZgM$ULE(;ABl>=g80#g zQ4}WFtJEIz`@&{urvk&*jM+ZuBK|yc20SDx`Hl=b$$a>Eiu-3ziV>}t_G&D49^}wx zz!S{LkaH6)!sZA;D;DKePE@sn9+wqeV_dxeM)qC5oQfQSWV)T6Fj!fX)cA*ByTntj(;;b{-vfKH!$Xb;lBjLaxCW0mEKd3^5o=gH-vm&H?J`wM;-G94@@ODfYV;;rB&3Xr6}Myn zG(KyP1y$lFUbV7NK1j@INq!@E!9(Ww2^$@`{w;i&X^&TrudG1uZMJ$YKNYJ+jV{Nk z?hkp>c-%NYW{=Xzm@INi)W$vPX5QG7&%=Igk{)_e!Q+}bdCoBnKo`df350@!h(bep z5yiZo*X5Sq-+6qX%tD8s(YQh8^aVh#`A8tj33`Mgfu>RI`mX<717zE*G)cr8U|dZq zrSNFEQi86jO(9k~@cP(h#_`wYlySGS77Ts*T>10|zm=tWak9P)XvrP<11&Dh#M@Ck znDHssd@Y!+PDbY!o%ZH0q31fkwe_?(*?gp0!ALX%6IaJF&!y3GsgvCCS>v`X;Wd!u za@yutg8w+B8<#1vDc0>bGiTaIC*LHsY}BZa`+x05*F?V1>&w~G7~Mt$*y?spD63Ju zNJOh|MlvW@UZmIa|h?5O9hk?&Q2VkEZL|D+;oR>-&PGW8a#*$_YD2d z{~Ss|gc3Tl^J8ZKIO445b&$7*R-rj;{>+dDS@OgEU=GG=~$-e83eI`Yqu?$BxDSAc08Xb_B^ zFi}f@xg&&9lL`EbLPnt+aptZmiWFuM;;Th?Qc@#ODkFYr!K-MMHQI9Xkazi1A`6Pb zj%`4ggoGQa))Tf1C{?r3*6oqV&##6P7?uQn-YxkVJ#s|qO>C#@B1-P|n3K?ET~jp# zV+AMxzlX_ltGz3R1Z9nU?CS7lXmlU4N|6RfF=I4e$kHE8k(q&!}Y`Q9vPp zGNm#1O28)<1rVA=@k9mvu0<{a`xOGnJ4*Q()nt7vD&~bTjJ*tred)*ds~+;xmtO~s zMs|yx0{P>UsQj66=%NL=b-X zOJHbGGIk$*GT%#`b}If_WU0jKG+lxez5M;HUjWCmU|{nz^DsIz^uH_sD`R-zA3zM1 zU?>8$#fRYufNeiKaM*q4ly@TuN4mU+fe_(8X7}u5^*h*opP)$h;b6mQL|9@pOyq~q zmhj+rYFVNfbGRfAt_37VA%%B1j8wAk4*>P_8bBT?9k;pCYQA-;C5;09k3sUVgDn{T z0XQDZA3dXYH_6n+=#rG25FzT<{cJU(AT413rA9mUI{^UDj68ffrY(I#Azx6wz#EIP z?;qeS8Z!>iD$|>Z=i-Z!FjL-smQ}vTIScj(FJ%c4u+a=8YPJ{05D^P9;aH`LNwgBV2Vgu1;XPCmb8b z(4iB`qF=<=g!sBPk=ahheS+o4Tm&1x08jF4Hc@gYA0%o1L^m1iFk z!qmo!$V_KLcM4!i8{RKKu_h#euleBRDJUT+0+JFU-6@TTpp>Ab zbR+)uzI~qW`+ef~{`1ZpX3orh&UKxcIp@qA&bhA7%G3XcVDs+iZUDVSu$<4M=yi|1 zzl>Ic*SYVRXY0?@J`@)4ZdoK=y%GqKMDe1qJ%40zjVYGR7HU@ccQ#2_e5^=J46wX1+T6r#JLt5_@A{m2NslxliIq%>3skS z*Jp^0IA4Dgk_*3|>7})|`12{NU5LwZD1A9I5dT2(AYPy=*+2V=O?C8e@un zI$IwW-NAAU2d&(B`Y3t@agDS5a!p_}qgCZw@o5;=w!l(!;k)w)PB$DcrOCx>A1$?N z93jf$H@^YNUyKGl`uZl|(guX{j5O=|#UK0GA&lpgA3zKyy7{x+BzBC9Iszs~Q#?$> z417KC7!4WO9SOrnTZ&vcj(`u;N+gG6SvskHG`d7w%PmpDPiFW&K>@ulVwyL(|Kr3x zvcw(#lGlMXCu|P3AjoGjcsIrSqEmQm?Nr2N6uSlwxx0c=2`A~h3yc48LcyhFjiaDI zLH^|jdB!AQY^q`nRHLSXgdW9^{*<_uzASKcWKF3jNA0(%ENSdw3NfYz2Y(~eJA2EixaX!6?8(!w{&Brb<74o<0yh+) z_{x^Ry~HeY+bX`*k%H>o@Tb^@9RyjNeteYc&qiiOxD2 zUa2XK){rt$K|P!JU-NVCrkVw7ki?*L42?|#Tn}(DNd&Nv7{=uHG*W?Xs#KE#jFZ(Y zJ{$Q(rr!W~heO(et1ZO{2S&rJGRq-s{Q}K-DTF+qH|UNFe0U;Yt{mvbe3aHZbs|lG zD@}XX2D`J!N<9Dr)0zNxncGr@L_m=pc=fn5H<|Cka0|c=A0(h=@T{CP!?}=gl;%zg zCQGJyqa)R0&*FQ@6@$gkZ%c9uu<%Mb{7G#jr@(|! zgnbNm5-2uthr$sKIl#{#dgkcq^(p6{13Q}zbO{(k^d|!!8I6fQBOps? z@4x7Xbu(2VT?!UhOLsH%m>l{X;Vvd^#HvBVtB!{i#kuvWT$wpJK+>~LLp{JKro{6d z-VZ9&2DOS2)01HNVA}^D?K$I^Lhp>@34odOew;}a*i$a_i)1=N#~M($>WvlEcwiot z1w}vWm!YsvwZsMrBDOM}&^tzayv4)jT&pnftTqQW12OlUn_UrGjLqqz(D@dfdyD~n z$>zu@^VdaxV$PPUFLl4rphgvw!oyMQHIfy8m;&Q)jRzQL zBh}#ceqAX?gz|Z%pmmrn#=&r~wG4V*5eos=tbRwzo|9XQXv46r;pU^6J?uQM2{Xl} zk^XKj_PT;Z=DBHCD|h)ul8d~L2VV~J;Aze)TkJ7b9xZPo;f6$tyyAu$jherKW_LYK z-8vhN#2HjsithW=fDNpHi;iK&sRS&Ns1IR@6%6xE;kPo;RWHBxis1LGV|qduWX!~S z)0w*B0-ru7(q3~RR`7Ezw^P8=v{tf)oTJ_pdp>_Ru&Ay!OnIZ&2337^zKBByWM18q@Z_R`-2=g_wsE_`^ z>2y5MT6meQ{4rcRQQwT`C^GHXhugze|H&t7`6kJh@Yhw8)e}oPgCKH8>?+;SFbVq? zL$mGht(j-l!`gmxJDe%ZtaIt7dCpB^3<7uXm&91XilX`~TjMIVYm)*f-qmMxlK@BG zOr1QHy=Qk%52`zq+S)mP+&ySQ=4M?s_(yk2AA5j}%!X4^R>mDL;af$W*EWaD4bS(!oM4hrp|l=L;pKQq4b z+8yk?ZO!=6#yw)I%#ob!1?$s^^-I*f)4MgY>X&9ydN-0|KhPtdP=$(WS0|`TKvMuc zbP~LFA4aF3m$Z`nd35DXVfp-0Mn`#yV7-wYVe6ch5kC25N6_0niQBhUb5>AtrUvO& zq|P%(ebrPkIqfels{)F9dhVb1;Z4t!cOU4gd^=g1oP9La-r{=Z;(XL`RO6!*I_;b3 zXCrBuP5-H_HNRqSv%a25mLvRVhcx4@U5MdfeC!Z{;G?e#RhdTn?wp&y_3g`V;bp4I z=&|)8$oh@-pv?e^@@RX5b^NHgO264=z(tc(V2)@xitvA~RP<}`b(({(C9BB;p5%C(N^!2lxxOBmayJxAYyzXe zqn{fKpkS{t%Cg<-=j!JLp0htotcaR!Q4_siYfc417%wxs!dgInN2o?M+O;4<^I=jpR zL2Pdi!IPrijfS)5Wid*CAz|PV#&M3BVP41F30EBJ(erb^d8QsdkjQ?7MH_ca7t(VG zH|iU8(E2fjQ3Ov#1^JTP>x`Xs8^(S=a6>X(3Z}%ad=sCo((nR^V6Xe*-UT*6fk|+1 z14rtlbivz9JH4n8>@R9R7;XhGhE9{ud(e02uJ-ygz!;u`W+hQT4=~!szBZJKp*?;n z%OJG9^BWLi>^gB5eR#XfsC0TZF%ax!7D@fBbAJ)-DbHn}_3+VPAe2$=F!*ha+3l}; z;!B|(Kig~*No5ZDS~TzX?##(|_!Hy^k74W!FL;c6`i7p`6|9Q+U5RDxF5p9w=FYC0 z5T%_yaJTV8vN?J}q!|N#bj?~P`_&n1mpO<12!)dJNBi_US~{5KMVrnBmMhX zs_30&D~&lBI<%Ww4M;T$Hyt2;qy-K4t7ENIf5wJ(uu&=yMvZ7vyw?BC>?!jTLt2s=sm%=PITPsY{!o943;W=}u6FZ>h9& z7Y=ueRNR!AeU8RmXf3h~0@B-tQkhed(Ysfn4TUjEX(>5IC`w{;yw&xMPM^_yp3L3s)d$1{O?Co;#`C7UR1FeWZ9hKlWE zL@q|%Rh)Fe2erd_r>Jf=wKu52AkMJZZZpG*a$QKTe#Ho{pllL1)&8V4Xo`kYQFm0c zx0?(^Y?Z1p{sxzZWlj6Bi5WifCEk2|)(8nDJZkSVPL0#0VaClM*UyzVuJ`=d$n6>g z_>CX0L`7QFT>>HY$1fuNsjw~$_+r5-w<%zFMM^BZ2gkFV6vgd4^+YCTDz=TVtGG{- zTMY2Rd+x{Tt#*o| z*nO9P;ms0P@PwuG9!F_#{@cSTlrj|#m~poY8)WlNw--}Felp|M4~>I{&+&a^Wj$B zvUHnd20);#%aGrI0&4`E!S;Ql!Ua`PYWe8O+tms~YiI&AtK>UINSV&U7jE3UYWFwyz@sBl z*e(h7>CISuGRXa0mFhTEE~EF%VhpwX)bp)0y&vSg)WJW?TtTc77&)SK82x}k0e@+7&}Niqz)C^ur1 zG2hhNdUO!2$au#VO=kf05j&k%V;Tki@l~n}kWMVf7%}{g_ z^8nALR>{^T4oyi!1j+zwK^qgh*{Go2$GjccFUW#u(HGkiWTx_k?oz-$`K*L-Km>pG zT9zscG>Q#u;*qI%2QqUUMcV^2ye1bphZ@sN85_kPPysso@gTo`jV%jRvA-%?5DWv+S zn_pz_u*f39ClL(c3SxIvXh>BD_?hZW&KuIpww-u#$c4aUm<1Sa6q{`yCc|l3jKOQ$ zct*mS23h@b7kO0LzOOjsDv!P!pQMWp*Me3L*u7kf1y4McXVqH4ZuTt2{zlLfuxtL% zEI1>=L|spDgg4?PJ3=u7q3#sUr^!U4kFA;`)N;LAhPw~c9hehOr(n_6lnvV(M;dbjTE7z$CCzewUHGd0oKA@rZ0L=PZC> zVdDrF)`Vkn_)-W1Q(Y=dacAZhx-TUs(H6y~aG|KiwR~RjYt+LG0ysvAK?_U3V_jmu z0myfQS+X!!JY~O~9|0xGKsP;Ed>!3<7p^K@>`iXF*&5By{-as5Cr|?ZRAHY$}W*@zKr08X?C`C3*fEsH>O9oc6Rk z%gEjo6;dEkd~Vvnu2fNP^OU4B0v^#{zw7kgcZ_vjSWlb#4AB zh5|2EtQ?FCvSR;^TQQ`>!np6msG9CWP|G9IJ)Hr-5HL}jhgv9p1kvk&!CNLidX9`s zQucCJsSIRKD)F`1DES!KgJ)cC=RQP3F3HKAM99jkw4eDUKy%>;v^O0GCXX~5eqxc= z%1mE#4dP0&qwTsvy>+Dx-V8$!DS;+L5&qiSVv6ciU!v$!L9Bg2u%aF{9kx)3J&};M0}X+2 zVQ?7OSoL&iXhg1<@JB+Eyen6+IT-t#H>gd6;6HIhL5P z;6|KTTp#8d;`VST4tKXYO-+}Tj`FE+;QmQCvCeA_gryE>Yf@Jo0zC5jce*_&yAi7z`hxZSS648$sNk zQeAdwL)-j62+3N^UAl+0)164bQWMQ7MO_SS!PH0gy;4_IV|q3thgJ15E4X=_l@lfP z=CPcDUU`=%QyGVqS;xXg6b_C5BSfl_=$C>dJqD+C^oPG>)U>j(0^cbkq1;=M-+(#x z%Kqat(|V4)G=cHU1f@?2olBXsn;;7(NP!-n^A~q7>tyuMjMy1*t-d^H_gggA^H#&x ze!2s)1{}noUGxV|U1lNFvm}aZptUU<8}+O(s3URr%;3DcM|*K<=Ilu~1!2337hMn} zY$Mpteg>8r(uXJAE}qvh@&;>~Rqn|nu7lQXOauzfu=P^T7~hYjg3OSF5F4IJa1*h7 zFRx8Ax#FR$Bq!`>JMsyn0^k70-7e^T;kUQq%MWg@619C?3(_f{+_rQBUSSfiYjBb#_gaSgkf}SSxhbH8=WTZ%O0iE8>mNI8KM7G&oU+UzR($*+ldIleTHw$ zMA9UYtoBA)2>VmGKqE%+vc)D~g!OkEo{prL&hBPi!Q*iJZwm9;##Z+I1-GPMR@+y>1lN z8JyP!6R)!HgVPKyn6pHO>war+E>4+d%B9H!?_CR5U;S=N`!2HS!@OwCp(tbqL@j}I(y@`MZ zrR$KwTAb@-$s4_fz+~1JE0MO~kCl&^>Avw4kyB>i$iG@EBTjvl_#^!|H?Bv=w(S*G+;Uigj_XWEe*21VLTOW@AXg3doKt;^uTG$U zl6i-t(BTI_SrPtnMdx{C$lP()lxuRpB@bB7pR~KX-H;N_ItLb)%^4J(UtK56 zr|9V#6Usn>OkIV;B4=RKGE}0m3mG(G2;1sLCba2CAt9Ek8Uqq!BT_o0_*{2`u2_uA zI0EA>&wZv3a~SO5PmEVuGBh9|y7x5dH8%S=@s#alq!Sr3ieefF$T-weUpOamr7ce) z!{|p5wyzcW5P);n!D(WHC+mG>6$mGV1?|SyC*=_5g>|)tF zPst2z=m%@KyvsY{b?Lv3t@L@j{$i?0EX}H4%~U3nLYFrhAy~2jN3tFs4dKTqs<-*B zU7)EFcadjfr2uXv0iqhW1MI*C!8P$Njdr^-(pEik!|itU1pwgAG-_%A=-gzlNWplbLcd6hXrlA#I(bX?%$%( zW`y|h&Md_&%%9t$Z?I}rXxMW_$;1uh@HH)NO0lPmu4Dbf+K}O;FDOxdE4J%4qVf(@ zQt7<`*}Hm}IW%7bGQ)~gj~qH6HnrJM3#bQ|=Gt5eQ>{>s-|Qn(hs?m|YaEHG8F(DW zecRMV%DA>H2!^V`$59I&F>LXC#aeHFJ{Ni=O>bmOxD;+{#iZ+*M36ZBBPai=^OiAx zMN6cOPc4H2WR8idFb$r%je?son*tNwV2^I22z|C&5f7V}?}o=h?=4RWcN5)l#T0)B zgSbuNEZ}PT9zEep6%xSlr7-y5lHVche_WY(`;cIBQ|$IODd5up-Noh5i`THze5}A? z*%d4v{$IA~Qloi+%L5N@g*t@aRNE6hy`%}YjQ1^|48lQuuo)-Jpa}=Ad}l=CVm*E#D8u3gS@QR#{zVq#6l}VIf!Go1H)kr2ALT9}z6uT8u*Hqm?g3W6o9TafI81SorHCOR6$!cE++v}c;>Q(H9bR03Yk$C6@ z@BP{c?Sp-tbboU_R(wcGaKBMANH&CN07LhQTG08DbTC*iCMi|Msc736x7M|yGk?c> z_=LOxQL*k80;GxdE|k513)Xmm4|>+e(e63R0vkKQEEIA1gk_VCtfbHL>`@bYA-^ z<|uL+qzx5UVHf0sYV|yd>|gzAyX%s)795b9wJUM+8^GLgc~qndjcKLOw9Ll3aenTW z$pNC08VH35I}^I)$lrnpCuz7KWTod)BVVM*EJ6e?MHm5WA?8dDy+S>J<@Nfj)T9)6 z70qXzcSSmD&QVW9ge`S(GCH-ragj(Mg~2u3<_PW$Yj$@Td#Lu#h!;%iB>98bhL*^c zKxXgpleXGYHvkK^Lnz+e4^K?QLqHF*-rxl1iM;(>_+=qLn@FhTl=0!GRee zV`Y-$l!3=K-eHkJIz+>5%O>PFMq*v7_r8SX{=?%NIkCUJ0$14sQTLVU?CAJcxYEmv z5|E!SL(t=3qy`Ep$SS7;a81{}FDvnr2HDOKru&& z&5qoJAZ{^f#E(>mkF2Jecg%_nSu+x|X*mx147*I$WgTU^BaN~#zsNW0avBoTncBBc zY_>|p1nul*cXb(c#bkE@C5@O zhS1~ap-qBn?|PaIHirkbe(YnG&Ek#n;;IFvT2g$~Xs7!xVLLTM{*$q%7s0oAAt{Uw zHJKG9^Y@~OgG3lF^8UC^4cw1=VA%g05TAU8c$RH-_x%AOEBTU3mHaqv$q-Dsba>!n zt;+lra^A9<0&7!CE1`NJ)`T)Yw?p`!-rw-62!IQNjEm0PfjUNOpFsU1Dol$kADP;0({$M*eu z(EXb>>~-A^FBwlHT&Ia?cbFOVghoY|_26nuSgkT{hC|RSl5;dG;#_D_B+Df}y(G0s zOhrddMk3+S0=B)3XZn6Jiu|BSM2h~=%^GJ{cigi{tex;M)yxOH3xxz22XpIk z@%s$o+w&J$aXwJ-UpWQ{%2HGGtl&o}YE(X_CR#on{$B$rN}SMK2(WO3^~&Gjb+2z3 z0}$^a;gPxsD@Hzlf{3P~XeKC|#^7LG z*;JQnz5&N-S|W;)yPbeGlvn@ zqsORuMMXgVo>q|}k@A6JAK6ynk~C!)8J3)cfxc|y#?{2-@{ap+*pVMn>4~?m;!}lQ zSMq#DUhxJI!c8=@n#Y*c-LtnByW`P=-v*L*U!32(KXZ~<^7s~zv5Xl1&(jkstW89`9J&NWhZ_((j{&_5jCq4^0tw%w2QS zjizfpGW=A>PTH+R;A&1lY8>minZbA2(Gr}3SSe3>k%;qkMUI-`=HOX0_l%@q_2 zGvv)71fXu6`lP`}-PPk>Of%yL-!@FPFqs&E0I7(DRoN(S{02(ZhB%#6;m?o#c=8wf z#z@MzhKcpn82R8_>=vArj0dmMo%iabwlhe$bT!wc08m+WQtzW3Vule=#9dbL1bv#8 zNYzt-((gI!o`EKLWtQqPKAQ>S@LA0>TsivK%IKTZYpP(2RD%KN7S{MD)A!6W?M+E2 z-4xOkv+US-wO|p^*A#%67<``Mb?OY|GBc@vj1uwNDt+U}>sH!s1v)9X#HmPM#)nEq zl2v9T>W{8bW)JTxk87;5N*&lEFtu5*+UPN&P;r#dI|~>}MJ|Z>YWgJygzbmVSp+H3 z<>5ob^h_;&%Ui$X1$Na}_Ua9up>kYrxZloZyUJWyu<< zHQdj<%CA4zEJlcnVyDns^9#djxWd(w(!X(-M7TnbONlp5ZeOi^SJ6&aL(izLe)yy5 zf}qc#hgO-iJJ%2IL*>GvttwiNb9KI#jD*cYE(AYQGpjzk|Jmo);Enuguq|A%Ai{VB zAOfiGMqP*M7p^e!wI92|wiZT#RvfRXW3(cwhV;ns9!m`^cwt z+!)#PKwUx6dno8OAI(LFkG8D?qnYaf05+1!>Q!-TUV^F`alwZn00Dgn6#@X@==tdg zD4Nj@0|v=Y`!cAw%=k^jR(<9_?I#F6sAEu*)NI(`AB5w>{)>SH{_zlrA^WOImdr6q z!Z2Cpc;Y|87_L3?i_e72(Fh0ZKYvA^86?1QAVViS>c#|!{v-KcN$`SjgFi3J9QX1( z`mYkYvGfW(w9!9}i##HfIl!blAoy1~y>g?UeE88S1~E1V@dZZl|1FgU%0< z^(hK?C{@&JQtlk z-D4m_K8@w*(PBLwlR4P`cP&GI6-Bz^4;8(y%NxG(BpA2-s}_(UI)~^m##M~lN@ig5 zKy>wA0rKc){nwc;-c6P%=cUsTw6s5G{;}n}{uAke7QDK%MnaH9O)yLC6#qY%kvp&d z#QSL04nWKPDk?rtCKz{o{s*AVD6adricv!Eh4|r7r6u!T{NSEmU76m$F}2kh_~<%{ zUNDKGpMQ(zR}Rt!`=B~+c?XH;|4Mj3oU8Ij+6UIpT;U(cyOrBcB1?4Ip`St?{|)d^ zUEJ^d3nI^3@XNREh^KyEruEmAIQqJi{{j@Gy0AUJ8l-zTVErva>hf1X9XkGx;QzM- z7(ID!6rDqoWN8wVrFxrY)xN@{)gejZTavuZ-vDwfaq(a1i#qCNW%|H69UWVN;Q3RF z5B~rdynfOA^|+6R$dpFm0*+K>%+@S_mz>qV0c(silw!5v=sYMvY>NOv+_$GoEE80J zWn=8wUn-6!eyv{W$m+@*$KZpZB59){$D@CpM~8#Iw@37roc0F}UeL90y7X`f!@p1d z0sPsrdSbt)-G_RA7uIZ697WE6aA&kx55UbU;c*K!;+1CC={ZkHS-D7tyH z+7vrgX+Mgu5RPuh=#D4o9u3m@^x_MT{?+Urjmn5vfRr3GxLf)Z_x_>ve_tdz-dFK* zxOKi4-)mL=zXKYdfVm8+r$z^J>Vy9+?VrQ1Wz$-{2^i(e(DR%B3OIfWzdp`BTdq9r zf_xj3nfZ@~~zffc3&kvYmfHH?<{PXL-Zm4_GrfiWOZF#1LGj|D`mKXrg6Pt`kw z!37X@sfFFPVGrw8z5k|8MYF5Q!xljt5OazI73gX$3DTlrEsPtZbsYVs;z!$_D)^y{ zM-@S2WN;i@^1d_;);}TTwG+s>3&D7UnE*rUX+i*41_(1e-2{j+5`D~SsECJO3syz~ z`D93(7jQK3B?eCy90X9MdOO1b7=Q!-ent`~fL=hsgf<4~J@zsHfY%XdVO~JkkvAxY zobwK4e5f4$7sX(h3iY#YX#L(%NRwURR0o5sReI5K#x{jHnHFU4m$P1#Li} zp+!?O86ho{&Ey(cL=j{0&z*3nZ3B1;55bG^z{uF(nL)NuDbnK4Ul`v=7DgRs0m+IV zo-!}2L2(MFzssU4^~RgO8*d|}7T{H-hEO-f?k*l_pzCN~$i?a)nYUui(En*V&}SW= zM{$obK$zKzzR{^u^gZ_bCHV$WXM4?mV0ge8SrEiq_<%5GGwJV;r!XZIt+!1W8^b`8 znOVRBGmJ1q8W%mrR`ylH6M&&<@1Obq$vQ$+pVt`ruY5~w!fQp~VX5b600O(?5#+Si+-j9x9nq0*E z`5pr>3Zf1G;xT}V2DAY~n zeS1Nyu>!0X0C=}S&k$&dUN3AxFuzFv5OV|^HBJDaPmO`I03b6+gZ>7(y5Il_E}60s z2on>HjYGd3al0WaM@og)-FNSvA+DpjbUZ-o1psC>hZ7P2@K6{lytB!#h;1n2E9H|v z;0H*0fE;ZB0MTj27~Pg2$Gu`N@IH{AGjQH5EJ5^)O9AV~pKn#!2N{_4I32fU0-HI8 zysH#q>O>YVc?DiV;K-P}DwAPiMiLCz7PEB|XAFbDT+stSv~2_e;iU&a9uS)=%fiul zgM9A-po39NZL+(xrQk&XnLxZA69Y$}yk)yEK?#@zR1e{x010a<^o6h@HWQ#Owu&rp zOkyO08sRC{g9!y-_LBhoRRK--i@?DsCk|NDJOY4)14qh$9Yzck9|gulw{c9+{yhvV z0Fw}HDhV(t15g+!i8z^-g=+6zm?m7p8$JX;0UA^U69gKe3_|QQClZb@tst&aBMn{{ zm;dXk-l@XD?wX2-1zzaU58JY$oa3}hus^er%BQ?o1v|%>V;q76yF^e9`U_l*e^yy| zV*hHb6pjEW&=mvM;Ge6wt)f0aj1Pb_Q2)Pc;)igWE(#`(mRb}Tih{>5|Idbr2j?v& zq8pPKQvs&@XQMLnFwxclV29~PApj8iD7lsykfN6W1A72uu*@u}#j~u%lj073QDSd| z(ioWo)qqd#56N+%Z1TzKOw7_qk-ChT`w0%zI^wo=BtAF1U|J3Us+1QcfPPfWU^oB= zFnKq_N}y0N0271_Cc&3exXKR``voRN@HBM^qNr(I0RhB4%L8l+JO*MUpy1K%txg=^ zim<9SLyJInq;RFimp^@sU>?9Yv;hxAFs=Ku*aBEUGYs9$!U6zd57b9ivMUIZBYMC| z?S%)re+5<9QryQdOlEz`EOrW7BnH@-Y7qo!0L>%;1)v`u#msmngaXusrImp=p#roH zf&}BmB5MdZPnnEQazzaf1RUw1bAF%Tp6rtzMI(Lel}m>fWJ~0sJPLq$Qf4bHh3393 z03-jex(VQh0bq2s#>T+>pZ6{ZM$9A#7eI5CrylA(3`5j)9~4ggFT!$Ip1c;f z9tHUakL$84a6^}?kDU1S^vChFHMxtIw@WmK3@1mJjXj*<+Wu}>NzA%=?Xi?8yb1w-B_}EvLm+kj<;Oo1fCW@ zm8+xP;c8d7PcBsDNS^Q2r~d}>j+dPlDh}pk3Lb}ySb(HO_tUZ$_VTUW*i!E6s6R+c zdnO=bg+m-N@3ks2Ws?rMVDa$`w4lM8SUUceIT<(N+InL&mhr+WT=eUiX?mE(p?7|t z>91=SweO{c%NP)5Khs&k3tyDQyGPeIL28{RKLpXdn5de@EsNoL1-V!cfuPiAlk=}Z zs`;vNwGR31U;3>rfis2)Wq{}}uI$^dKS7%P=WQ_#IzK(x$_gKgZ)xOTw;Y9j8-A=# zeMBj4Df>$D(*K+B`4=C&+0&IrMfuBUH~Jl8x(-qc-Ly~Kv%!_Eh?hPyy${Y~2c)HM zjIg7pe<%D9$dqQ`QfBdxnfb%5+%E9xXE(-cS3Cu& z1_(SKtK-wqx0UJ1qBu@3Z_XX~pDQHUBVZa340(E_n7bP|7i|zL6+Qph!LHAW>(}&Oxo0WGK;{o1P z-NcrOdlZ~JsNQ_>g(len%AeN4`%4^A?fI1!;Z(9(0LSUuoJUPRi=`yI1M8-YGsB(Ej!jmUHo|)e58OYVhQDe-6GOJnNcHztEw=C^_g;mrwc7xkFTXr{ zy4#?b_Z#T^nfv9=)7_H4<9lZ_GyW9)xOYt0P;Va7_igvp8haLRI^KQ#ddj*k@uftM zdy88_(Cb{8YR7rE!3n?u`?4%zmnCESF#me;{6TD4^d`=o8|K?69_5k@-V)Qg>z?Na z+*Y@I(x3yn%B^H@=tT)l))G0yJ9$we)~?uHXsD5zj59}*w#U8}ULA&7 zYhMF6gFoyg=g0pF?2B$YwD32sAkU8_3S4XW`5w{n!?e*|!*_|eC1U4M%Rcn0_1ip8 zqqth^7{ z+glr;C@HU6U{h}Ee!I4AN5q?|tLQb$JzT#zmj@3u!k6b;D`=%)UO10D7;gJ#4;Y$$ zEdEkk;1$kkpp~PXk!)3{Uk%24MRH3jud-{xc{hHqE_0J!>eS|V!NetpaQQPp*EX3d>`ueh=f^6k3hE`Z-sbq;nQ-lCwLH)f^0al<6-3*GbgeJm(+<-r zKsQuLY`WfJIEi5?@l9X5_oKYo-j(b7?5ZSwZS-IdwI)4x6ECMcHtoN~)`@aW+1c=0 zQMblZN-~*20JJg3qV`j`>uh2pfXVZS;UWFTkZ}ra`HMIfL^$yTL45%W z-{z~_D(TN#8ImZ9u2quKq=2J!t|5Y@dy(d#_Y0=*`2(lIFq!%uT({1f_XqJabNRq$ z^3`)jwJatRglFHuzWX;mNK|C(+tcXq#_lPLotmFU?55Z!{--O+>C>T(H9m*=p_=UN zFU#J*b7LDN;7<=kLxwm?R)d}07AzG(5+aN)v}=r}pXGi;#!Gr_1|?L3DLT~a`G1=I z24XB(KRC*gbV zBz!EBVZfelYz$zD_{h`&Sr}a@upplpLv!n-dVjBj(fvTHnVp?F)`jb}so!-69Xb>s!-%#;tL5G8S z5Yz?zIz?tLH>uP70%>#gtH&n`-@Cg!AcDv8JDWmZO?CB!@AjLLNv022(#>dgUWs13 zz{X*D6V^ITML=MD4}NMRYq>mCmc2gQ33o7i;;monc0NCJN`$#F6|gcla;AO=d^ostZ*Rgbl6o_FSxUBSO7 ze4McAbvS%LiLrYE=^UbVQR)lDl;boSf$N^)?n|d#yWtXcF?;0AJojp$)w>ll7}1pa z4P3L<%;yXL29}jb%ulK~Jm{?(!Qmy;azrWDXK`5@lrgybO(b&V%_+y2REYb6gcSk$ zw#FQv>o2EajyXri@N6i!3@ zxPI-RZ(_}hOyaygOGtO7?13)lNv%$XYNu(TowKBgLWP82`qHZ8T$+;^k568TN6yI} zv`9AVCDka)PZ`L#ani2Po#54X=bz5NAqGn~hi3}TbKC?AC%cO`S#M9C-6OcXZGTmu znN{K{S&Z{Skl^dFX+gy1K--5EE55)GrSC-r4Gl4&0cYx1;(E08GrscLgW|udqk@^!28b z$t$Z@#`-^Fzi2a^#((cl7jL}Kf|G+KBkA^t*VJuG<%`01FY*&qMnIL5KUUyK7QLcj zE&JMT{D&p(Ey&mHAF1xGrh4ydFpHp^n zR)(AyOMtR?9a7y|O%2VDl!n@_`}Gt@zpb4N-RLxW1&i@INrQdbdoMYk8xjyLIvl(> zn=+CBg56d`(g=seC4EtvGS@ny3;?WJ) zYSMusJfztbGaGk42ahurS6+@-%{idzEv3Xmwm*Ei9m0aQu+=o$g)LXFCO+;JFCP5Z z*!4rw+C9okE&0v;DD0=LQKGXBwFQ5nFkn_BpB8?m?0-6SvGN|66@k!UxX_#a|FYy`G>Oh`;`sQn^Knn$VMJrVbAf*KQMs9i@`QbG_FA_!EyanWO^p2j^6lJy(Gw0JNCU{{~4ixgHS@_%V_v7CNU<5I!r;b}%2@mYn2 zvh~N|*`CsqvOZtRQCgq%nqVxzGgNYK@!TKX#tJdlp4ol;RWh z6TBAde@syqzin6Cn~?M3<5N$6O`R)aCjm*KFvUJz#f^>*V;7Vm&+YuTmvF|#)-*_H zEdqBwWK5HaoLr+Blg?FvW+9GeWg9ypTqB}>A#^37l%M)dc>34hzzlvpR`#T>Pgm4# zA@z2$Hky^v=GC2zp?t1sa*n5zwP~}*A6A*OZi2odwEbq@2+nIsjWKh)Qr`cJY!b^1 zMan)QKURHBV*FFp`!MIB9<6XtyH%$b?XXsXgajqMqm{9rJ%c_%r$3+VR9+3OuWhG5 zlRfwJK%G?ui}7B0+Z5@&PgY*IPc!drP*GWb6yI#Bc&#qT?w^^#^5JBTY%q{KW3%sF zHMwQkg<%$B;vfj?8H^~lSGLB1`9n?fKzosu>r>f=${%2Rj}Ti)nmdnupx;&k83JE@ zr2V$(JNjLM(BVhjd@Sz!7vw)gt4N&e*!j}paK&)VhNb&H|1_G7oxSW~3|4nC9Y%@x zbdwmfQOfw12!JVN^jF4sg&DCZh)MP3ngzC>XV91wF&hgR+OlOQ>pya8EoIdT?G%9I z@4cK6p?V_v@MzzVHX-q-H}4f6J(e%C?8ED{2gm&tUYGaSS(b!fCU0|-HCP5ridNRP zjXQivcd+x^;4-b7WHP9_5)RwWBQXbcvy9qdlUFff7oUF5Ozw}4Z{rPqw)boO{JqIwE)i`k{yERl zRkcDAVpjKZ>5NctKzzk7Zwzsgv2&>vm_p1(6PD<1KEWd(efmYPdMPbPDZ8YW1n&G>7 zw{$ILF-5&WBdlawwEHWpGLH=gJ@~cO_RsIk?4u2~?`{jc#rxNl5(+7J61z(a@oJ6` zv4^s5-p}Zt!6oPuo9_aR!C_HljN#8L0anr$; z+SRwN5}Uv2z1Vm}TfAhp;s@2MOZ}}Ajm5DS1lx~o&EdYq3cuP-WNIa?hsLKZ96`SU ze0#U1t8Vo>Hi_e|EW%~WVYF;f{3k4i!)b{^HCVp&DH2j5COk03sz{Z)ouR;dPdF_! z9*5ZC-98Abj(E7hxVZ-cLMZmC+lII$fM>iod3`w{tj@;UnTJk1I?pWgy~Iq@h7btbFGncW{#1$ zW<)&kMz+h!9J+`5^B}(1^TH-2&^zR@5*^gpo4+uq?ZV#L$1p!;w)rH(^v)CMbb}H{ zJ`As$CSO6sQiNgomPGfNhI1p33M-G!MxazOD_*q?2CyZ0| z66IwWZMs;#=my*w_hPbO^bV%doOnUsECo;|dlwEl8=k@i74z%I1@djV^n3-UG1!(M zUcIUr!b0Lz6Lj{+GKhF}{Iv{DGo-FxWj0mt@r{|sOHEF2tC`A@3nx_LVD*gj*2Nl$ zp!G69tP$9Ai}qUHANF>)Mr%4fkIpd9ZDCGL5Rz; z(TaP}s`T|i#rrJ?l|C&kv@IGVBf_|S{$@7UNAK_d4*w7Fuc{_Rv_U zk8&Mzl@s9w4KBZ{jS1g*knA2cr;>@Ebm$)?6>G)!lbMy!dQYthIs-GdF-H4km&pkM zrG331Rd>s-w@5=_=5;j^4HIS@4I^k8+o$lXnWzGQD!&(Pl%x>30`+pyTQZJQL(z=u z;Vd75MPq%<-q507rLvh4c+e9W(>@>_onrECATknrYcsnErIL&1<voITgf~MYY)* z(C2fKoJ40E_r}{f2XaSo16 zID<*P_68Kxv6KpWMIzj@Qa_Jb*LGfyj@Cwc$9(tXN+oZrTc=YgXKEDqO9N4d;LB^b zdo7zXixK?;T#|ya|h?^yT6<|w?lwj&i01cG2t=D z8vH2po=5~;81~FTN*6Yi?Hr3(`Y<8`jf0Qe>f|ycjC=(MQ?;$P9P_`-{)YbIOojgg z&L?CrqFn2tR0z3vP;Arx$;7LNw6JF5iq^tKAsJ>#edg6J0w5QH~Q6$B)i|e=us*G0O@$hM}HqC$^PT>%T}9{?Ks7@NhH!yOD+WcQ6c?H_>i;m#NQiVh)oH{Ja6^Z^d5 zJEJ2gg5|#q_}G}Ide$&am)Lp<)yRhy;)V3mKv1CetvUS!`r`wjh}fLiM|s47EbHAC zr(y2>z0vWOIi%9?9HI!;EKCK=QM(nOdAGXNF9sT^BKnPPr`doWJF(ly=J*&K5@bW9 zj}Aju&;>a6Uzh^Qe?`rL}XNH#nfD`U^`I zqYQD4Cdq388$jfA-Zuhckw6b3U?zJ%ixw*Sf|x;81}f94q4lX& zT6qmF%SOJt2YTP~aQ22ULbgW6U!0Wmix!-~FnF4#i9ZA?iyjV?6`Kc$E!{t9Rf{dS zj!GN&ve2+3?%rjIu`AUv?vDTmXGmNmx=0RTCt;)@y_<*$@Vhw4#16Y?h78{_=<=22{a>r@?_2}F zLK6`>Uqc`ty3muty+tU?i;!*F7l<~0{bGaa^cMxhLd_b*8&(oMGp*IR{_35l2&gy4 zbxou@DLD~-Dyq_bbMhQvO&UshfwjY32CR%t4Kb_04Q8HgYL}*z3v?i;Kvafa`tE#w zHk**KKG<%F^8YM@FlZ*vElP?Eo6 zbSD1ph8SGSt%O!Ko*RLblD>autww+s<{C#9NUT8)oOrA%2AJ zVI46Q@DVV5zQ4`35M+D7GW*g@zxxyU6I3C>KU5!5-gNR$o`qR?zEQJ~6q2zi=4|&2 zUJ7qP&twa`#-zMc1nU3f(J&*PKm?~t8Z?j3s~c3~7YNm!U7Ztz~noD%jF z=fib8*9SxyX1{1BT@fInnwjB#&z-5<#CqQAZh>Ji_ojtow|WT3o|bc50(}uGiFSK) z%fwFu_}EqO3*$peMNNyBAktO(EV45Ug{zrhBfe5e3grDrA?#5$;DrV0h$a;x_TiQ< z^$C%83(2bBe~Zt_dvXa*>K$C5asAc0a5#5&ZTtG+GabXCiDGSh$K&U04Yy%Xr!2a3 z1a4Hw5L?KjWHZzYs?^<|5D_#3z$bIf5$R3wy+`>g)NM5mB5+0d*T>8jqo@s56T(!j z?W%^JPq~z(5IWoA=MSFjMS{R5{{af4aU<>i zxFrIfiQMAV3@^rdy<>%;NuAN?%z{BN>*1thpW)Ya1Ja4XVwr_CxUZrWD7ztQJvDQ^?ZaB;8u`Rf-cZFrTWcm+zn;r>=vaX zoa2i4&(^oh05tP%$G3BJ(PT5y6@i?nyZmB{-}2#LXCsICwgX2{z$7y#Zuy0FY}F-5 zilCxUpY>1D$5eYFA!8=Bqq68NBhRIWk&yx+O%OkLo}c&V{j3?;&Uek9P4`p8QBE2* z9w}^}-YbSaFDP%0v(}6v>I|f;@|wz4`BKa`8X=Td@#lZst=b~N`xuHk`r*5$*5&CX zyM>NUGn+vc!62QiO6iSn0RsZvHURt_I)DrlNs9z4%ZiP~hF+`G<&8krvv^&0Kka7) zNOzVeA(i_^bP~mWtR4|T^^<=g@aCWr=EyT-eQ><{aD>sHzB>@wZjJ(IXb*pa(P9Fs zfUm{`EWurd_h#K%+Kvrn40Lt}rs`Y?cVE_5p4<$a6J}(D$0L6X3{m6S zM#eX-D*r@4UXB^UOT!YfEzq3`fO{pcbVW$x!&&ZEC@A1{o%$bOI&V{_yKNH~R+LGN zSX6mC(7&Dx$th34d>feTPW*7oD?FG~&+%rHHH{_zZiCJ{2HD)bv;g5d5B;61r6!a> z5(qa+c5~F>#~~?Fh3gxzjbmLU^?ewygZ;zQ=WpMcdl}nBBuzf*MH$u;X-d_S?rYse zgX6(AqTUOOWKgC{1Y^$rw0E~=E`D1;=8=N61>$2KxkhRO7>4<#3tWEun06{)C^MWl z{`R1Lspv-rp|Coy2jSZXVhs#&uwd}G7sduxxIl@&#b$(A2Hw^lg>jt1z=l1d2zd1- z#>ZD5VF8vaB~+|J)t`aOJ^V|~X8w(SiECWGB^tTgtz<}dm~wkY)bDYL1w2FCh@_gh;)I5GaPtmR?3#tu%rAxVo^89G2St4j30Xj~>v%$jrOMGe=@s;U^c``bPo} zwb-w#+-{bW`WCac!K!xbHHX10#!OfaJme(Dx^*GjuT4C)uBoJ7S|d3smvm;L)A-mJ zUM;N4#)?79=ou@oImtUfLq7ck^9syT6b%r6KyN{2HJBD06F+%a2}^J=fkqGyQV3~k zcER{l4dD#nnw6Y6LDOS)m7sHt@Pb)SZ-bU|IYENq6ciwVuD35Lg@7A~^;=K_sNC5( z7(o(Xyww~C>(ncLkXIx^K+<(2wkS*pE{}`CKfq!DzITYRTq33kStT7um5Lqoq~0V1 zQjvW_zO)8i3>VL&S&ln2g}YA9MnN;zrbc2r&Da*&;dSJ_yO<|WerML4zWiwoh0Fi{ z7oo@9cKjZH8J>G|_=R`!d$?r%5?88n2on?Ak&mYj*6ggah94Y?#lN4rE-7J0_xzLBA)TmEsY{+>}-rosy zPZdK@Rn5d|M|L|R2N|$1kxt0TQs0%8n;zc;tDN#RYN2L-U)1pNE(R|-DSx$Bv|gE1 zMd!@5#z+oE)Ufam)w;Q!-25y7_UR!n-mBq{{^yNBJ=u(W(3?#YanLe*z}c@-@;Q5Q zBxc4uk>QO8u>$85F8wh+frN?JOXH<(s9)aMphWY|NdZkkGMq;Q6>N+6G0<* zM0Iro>5}PawKXduiJ~T8QMV&LVnQN_{LmL z<0#9MEC2B0ZEc_)%-H|C5vc7Xw1W4z*$3mBFbpk|=`NStQmh-sJ(6UHf6NV`k$Y0b z;7r`{VsnsQ>4j96D4)FWf6U^4&g=jC$TE0qQzrua>-~0peca*+X=q-Hz+{}!Sj9U3 zXdw=x;Sr(gfF#Zd^}0)2=cGgDi!%i1Xg?t-dWGw z2chHODTws{y*n>z<#N=6s<4*$5>|iOT+W!-FQqDki674+o12eh1na4C# zIZ>%&MtFn#9SA)^f^g3aSNI$*QH9`wxM1DKlqO$ura{W~Sq;Rx%ZRxUugDmx4taE- z|3Ak2zlQ&R*%dtNdodoa`AJgBxalY7p<+Xu;V;;ZWZ@Et!W4;+0oK!_qJ$dLE5zMT z#Ebf64(vI$gnRG$B*t^Y>A?49do^JrnhjZ=2OD_P!0S}KYfy%9LrErbUE4oPD%b+S zK+p|Ix*DpMV&G@l>rvE_``eyyVsBW^co4}q*g5Y zsz-epI|co{$IqxSZqO4l=gt1DHW0zM%?_63Y5X)Nh_A+sK?5nbwz`1}?O@e`DITgi z*dYsUz*-ykqD4GzzBu{v&;cvdmw%($Sn84Z_lfm4ICuS`S`f$p9hDIHcWPInq zsl!Z}CD$2lORDt`uJ;*o=DZMy7u@Rk`e%f5_{g*xHf7M+I2&-_sZ;S15*+%eisf36 zTqQD8$2Na_PZw7qrw$5 zYNmrEe|}SNH`u04SdwF)wSp{?QbHY_$|ITB4$u-q1%!vLjyvY_ZFT2+VdnCt%5)Cw z@-esl%#J%q6bK!SA&FWT7WcKDwX|L&!$ncWxxZ`6ml*lWilaN)Sia(3mLH!U5VvR2 z$KY0*OJc}Is$DUcTu_#0_daBMTHPoR<40BXnqh#^>5+-QzZ_vbx=UYegs@f-lE9DM z0!)p2yF%c*08!AVgij>ZUvz}0=|MTwhi_*@RkNeQ6c;Du_@<$WO-TA!xw~z z952pu^`=(axv)Y%;SsB)5hmK;YwHW$SdDEe8Ot4S`H_x<*St4jFa9l0>6)zqP;I+` zbzriyl!gVC3h#s$*6DX|5<^N&kclfaqX^=Qo+~qMKVz2!tE;uLwLH|Xi!x+rx$v+X zJ=rAGlzZ+BAA3R|Q#h)YD%QGzo*?6AroF1bbNR$)(JAkskYz=$KdoLRGRR?ok-wcL ze1C>~`{tb!znu_bt-`$->gKHM$kUdRp7i5&2_F~yick`?Rnv*xW)kl@ z{x}$f+9t>IjwL+hshcKjrD}zMc&>w`1g6A|x}(Nf7tovW7w_JP1AEYKoe=!@)N>G3t(Nco`k2T^P*$o1Sw7@cFjoT17%+Dtt|VqXUjFJNH;c%%wr zdvTTWMM>X4joUT)^KQXk!O;GreY*GUvt%=248?diTQ~h%jg-qa^fY0s;dk@~ZCh^%}7@_G!6e&lFF; z^0CIy9pM}Hczp@miDg2B-q?vANrhpbzi2XF?II%h^5}OFN%CNv@^vuX6O3lvT&>>s z0CEB`hLAu&$}i~?|3-8#au_xSuX9r}6>G<#__YV|MiO_J`bKofH!>CF*ZswN{DKfq zaPxK#63i3MZ{a@&^OK}q@^$%EHs?KX0x^w{n8Qe~XoCxud_#Wlg%TcithiYx9=g4b z>r?w?^nFi2E3jkB@2L2{$N9g8MM%InQ&Uqs2QXLdrd2W0aYQT7Du8;R(MDwvX}m(G;JJQ(1^#HDW**#2+>7}9 z^}Y;eFC5d?57=sBZE=Zi#K4cO(6Oz#BXJ?4l2%SC>>Xho8bbo_8LiM;Ol`Ev;^BWT zU|uNA5-LI=vuj4s2qEn9+-V&QJ~ArkNMlw9&7whNJTj zFa@)p&;Y&dpJXg5w#qEU$bjh~(vOdLnm-z+agXsdiV}@b9EFu3jyDXkTB}#PVdxZPSm?8J z4i6>abHYW<6o#Q5_K0y}elfI>w4QmfXwBNCo8z^?D10l~VSRBe>1vIKnYmPLsM$>K zBDX@7QW4`z1~vfTv8+wDj{u8brXU670D~T^gic{e>uAEa-#9(4Fds(9zU*i^vEKEJ zsVFfaEaJQt%pJ1(pHk;bIvmfFfxYI_YJwZ?0`~Wm3ehh+Z;ep}ERY;N{j-%16zjpL zdV~1C?hGWUBqEnJ9LzJz9G9Wwd(%p&6D6S6rBcXD{#dtZD6$wzgweTqqE|Gz4gt6R z1I+qJZ9ldoqy@5aP}U|*LgfNDG~UaSs-CthD)p}&p&^(7wm&kRfscf+DNNaFdvW>W zz|{^ZCACU9@*^Aq4q}dw+Q24D{*%aM)rsf%))M%3J}Azi6#=-VBCFuR2OG8XBfA7g z`@AoiOCVVF0|`v$L$avdZIbi6g=KBGRK;Kucf~v8c)b~i+d{>5 zn8_qASRW@Dt^PJ7Ny$Ja1W;l9mVuN5>NaQR&_VC;{N>244$(_j(1Ysr^yrV% z6njO8P1t3)zD9|fRS@cJpPx$MMoP`FoNZ6E&#OSxAJ-HQXdEUV&@3gJAcJQkFTII(ScBB3UfvY zJ9Tx@<|d1{5oLS~#CqKN0?)uaUn)0J=gbQYX7e!y{PPR8!`tp-;vYa12T$RAi<~KS zg)tr3;>PFI5TRyKDI}Z-wx_vka02OqpGI4SEZ}U+gP_cB2A+KBhw2797vRr`BlgGC zuI`f8gdtsWv2r72`Mt}gKp|k>H5J!L-AUq!O+kq9dah&(a%1w*#qU(WW+=gj3B0JE zSe|)m<4?J$;ly~4yL_sDZXR*CYNR|Rcty->Stdu;b1vGTp|sGLQ(nO^c%Ek0Ls21$ z%4gNkZ2Nwkq()k-f)wi0x6d$0aNxAJw`k7OB_FeD4om^q`HBgqpfD`gO9COwYGonXfskNFgoeb2;z*maqy80~g~wA(cla%X$c554k%O>( z&yHGSiC-TVJ!m>>PjceKp5Z}oGQR*2?T^LjyAZw7gK+Ifj!ll@xAurt`VIfxEp!$0wATsNETa+cCta&_>&VPLB4V4= z{tUhzC%3Y@E5&0IxjB11sf1(}OsB}VfC-~FNSa84TdUcZG+*0{h+G)YOvf>LY=y=r zk$U*~w|XN=H%uTrG6sDh?yKnZ1C0tM*i20qbUkFG@=&qOZ(j5$0UTWo_B=@T$_nuz znF~c+0PjV<~;0f18(@O2sY|OuKdi<-u-j(vw36i3?2I(2wkzk zb*4eX^)Nz|s{k~@MD9mO#w2B^y`V+?{%h8fHBYJOcU-4I+GIn$q3(H1BF!qieonPU zsJ`dA32?_AW(UE^uzLnGT~!Jm<_{S(v2VJmn+Z&QDXf9y2AEfp_=_OzPT}omGsC8{ zwg)F6qFYt*+?cI!()Sd5WHR&Tjv`g;w59J5`h^u6almWZJ8~dtV3tYS*iK?yH~5pu zStf{ir7~1=zqJDIEtfoK_OV?h%ekBnbo?14rNYCe6&T;CeE)b1gOH;14`k%b549oi zNYkAKbQzgEnk4a@t2qFDaz%;96Lc97kQN0mvz=?Mnmyck-MQJSdsOOo05OC>_OWTI zoyZzkoy!FGl8J?kQC@TEjacZga_e=;D2&4B+A5jaL3c8OC0q-i#cf1@Zsm)I#IkcF zPk-?{FWIuV@Tk?=Dz4QCnV!0s*{gM$Rg2BkXC zN{KAlnpxG<-|obKCT8T{A0MuUGDgmMFCI&`V3HhDcUT6>^N_q2+&AG8))KeBY}^MY zG_wMx>rfC&?^wwrx%`W8Yv&GsDi0?&RMqRnzt*L0FOZe5!p&_v*N|y^q^6EUEji<~2{||8R zdW)sC)MfgCyD8O=-_m+sa|#{M{Nr#bMZb{{mg;&fGTB31`GZnAk>@&6Z7i)cYx4P> zmCl2;d{QO2As_wC=`Qz5#xS{$hzPId*G`-^pn0oYNhXl-9Gi+1b8zC8a+3X)MCujP zg)6}4iPFNaCk+UUj#Ipq*F!tJfmmCO8?@`Wip(aw1YFFl2A`cCNU>w~k80x%zPa|; z=eS(79On=SJ>P@VjxwS|(-I8OqFs^=;~1yCkv;WpzCMcFOr@c$Tl@ovyb4FZvY|Wf z+A18S7?*0}k63#C2{wRW94GO~AnLVrE|yxACB&uQ-$;R}|N1m!krphoNSxIR={0P` zH7iTE6O1c)v$0!a?F@Ek=<4heva%TV8~hd)v5FNlRDw)o-iqqip!%M*k^!abhX2i_F=H+&0=t zF=G-;EjRU2ys~^=I5dH5ZDAgV_DL4 zYvmudczkdG9{jE_uCc@G@0kG!_ir+EQ%pJwdOq_4rL?Gg`-v6HRi0K50`KJ@K;RmG zE}}e)QSh6D9d(O|==Gd+r&@1K$$!NHWN0ByKTbMewT`L;!i>T34qTAOONt>J#8C}* z>s|~LH6^!Xf=O&6J_t~-A)4*N#W?|47$41OgAcA>qOpuMr-rpn@|5QH_7wEO%O%tZ zZGf%ED9Zy~+I8%&6!lfrc(pD&h1GPAceXP<_vPRR{@oa%(+Nd>uY$Fr8*xF&u7SsD zaD6&HaQt)~qb^SHdPhoovR;iq_hC_H#tr$Q@cM;>MDGCFF(HYB93t}3Hs2|oHjH3v z7T=Nt9{+)pM@svG9b_zj#}npxd`JwxT-LNSppam7`Vl11VCOFEa6er+7TZAC33Uu? zT!;$62N3=(KxgmHLYJoEVB~rU37qiQbzSMbqA4?y>-Ua<`R1##3k9EN!*#H%enea`h)ON%MeOkK( zC{ycZk{bk z=Mt!RO7JJ^y2lccgh3Xr?TT%(=aA2+=oupV5Du|9@PK%aRA)~6FX>c8&2t<&`UI#@ z_wzamf4?yd6{E0DeXnQMd^% z>Ew!Hl|Z9)v*{z8z^{gI*i&`3o1_0%`qtW%E?4X*%%$DSN3-NdPu;T?(0TjnTAV1f zYh@QsiDr?gNPNj%tC|&m+rZYmOfomN77j#VdF!xv(D!lS?TTyB6~=yC?As+8jQE8J z-WGwUjzu3i%dT42ni|>t`gp|AS=_hlZi(^LTnn3?G77e+n*%5~(A`||Yc|X65?AME zO0y4aC%ctJ-VU-Vjo|LzO@zfr%AhtF0}k+x&_$(Oo@$(Jy<~hGcIT;m^5-$psvkIy zJ1p`=?`+daVv$_4SoHL$A(`FflMpMkOZSti9(wd1{h)b&Xn7j&(ne1H3e1uFtCPd8ca|TB zE*TUt;~w_7kl`~8-hr0{gQ?KA*#zelAr2(gq9`c_%YY$Uv&*VfbMH9@y1e(wwJsARtTcYEoDWj z>G55@rxmWpPb5y^;^}!@`~&Ob4%Ba5Bpko%d2$fBk2cug6S#?xI_&@|+$q&iwrP6! z8>_&sBm`oc#9s}$*1+)}z)*Y>uelnU{YGTzNkTvGo_G93EmL9LRx5L2y*`R-s%BZ%b)zEH^yZRx0}zT6$m5$wO66% zu=W5IwoFu0rPaWmL%XqZWkU~DhL$Kl!Ko?>99~lo$7NExk2 zHs?j#$>5`$P}h+#TMeO5b-y&GOjY0shMtj)@xRd7c`!9Ee*oiOGEOGcZm`CFr<`f1 zsP^BVha$ZYVsBZ3hQQbDCv_0eCiX-Sa z2x$6k1s%nvcM1V{JTM=hmR*dMm3l2C&d6ZD%F7cf%h?bR)a%s}_i{qn#_Yo09a+|%B7zopPHoUp?FIQp*cQbn-h#+x==@X zMrj+R-Ow|95lZ+!fSA2T?+FLZIcQ8=dDBHfAtt`DAEAQW?hj^F{3V^VX#%K+|cvLppq*qZ?`YWd!VAb&XAyYQWR`Bu<@TC}V zJR$2p7LG_F!wo|5$`X_C{-e5ql%y&B3-oogv>O*_NwCIdLdgWr?vCyAnNZ?y+b|vB z7lUqqD8x9K+z9%#cb5+Y?C!LeQQt4abYdNg3(Np@y`4Xk8aC^(9dIvTOG65Oz=1_* z*m8LGVF+&<`gpt^jg|LX)FI1=Kcp+oKDKv3B0;8CHehCFp!EJ~gG7Y-vF+-I_5Br< z|7eb0>Q}%}U6hX79gB3mA+?Lx7rU)LPDx;JEu7Pew6U8JIOYdty>dK324)-jk4vK9 z6neJz`(|R`fJDJ?j7%|>aqauZ8KJYhX?OtyRRgmYiBuWB4FnSF?;Y#AqpMuzB*Jz- zbKV-xT*l|lY$=iiMJ^1XlXu+Uu7K>g(zMH!g>NiKWdNz1$B%6x0YGU4|0-XbX1ax! zf`F_U-_1*9T_bdjLeFlmXf%Pf&kwGJbC=b+n!b$d^V`VJwl<6M;e{UO75fm5pR9w+ zn-J-I$G)Wcq9qDBb4>avwAD84PtDpM!QRRgmj_XJCerh|cz;DF!-IXZ*C5qgO#RM=wz$edfR#MwKaY9uDCE?b*M@7_vF zm#i>vw3&oQ!c+%Pg;XDvGLcJaukZwE`Y`%xW)hGt4E`2|{E!14P~hgmKQujBC!b9C zY^nW3WwZEtp)Z!pnG^>n-4ieZ_RkAy8%?iJ5Z+cKWjmJIQ?sgTTEb(+6JjeWuSpPy zy~MHYny8Ptlh@LrpR7n3?H>S$z67dPj=#04hUaZBCwk*Y-mRXZ`PQ(N-jMDyd4u_ zapgGm$dQ`yvsKt8?U{U=YYEuP?|HJ>%YT4^Qn#x<-}+XjlzM;q+%kJ2Bs51C$Bf95 zTR1fyhiJ9S59=rAIkCBp9n7@ir_-Rn=e5B!bV5EUyWWWf<^mut0R6QNc7&H}(t;|eZpczzLja~k8 zK-}KR7Mej=*xo~jkc*X`g^-zvjh>B=jgf_roso&2olp;&LBh%2)#2w1Dh#SlMt05) zMowmSCY}r;Dh#4#Zk8ry$`Zm1GK4Npu4erF&cIGY?ge>eVtk4YNmNqVCP7LBU zMlNQeW+wKgX3#&s`R`eJWU6U%{XJ}je|$hS^Dn@U2$=}^#wqytzD7h6q8d3PS0)Z; z0|+mfe{2af58u4MeVi>!dwqYtoh|r#SNY?qX8wzkR(#{>DJ|nTIGNe2^&2Vjd$;P@ z_1LB?&rvz2&8+>rWPqlq1Wi7P836l;V&>iOKcolvRd-?G&MAM+H|{ioPLzRJO5_bzYCYjt zR_{2*sj_U%$z>T*=jenxEhd+V*w~M026oG>3qF&G7J4u>y%4s?Yngs~XmRLi<2l`M zZ+-@T<1XEGAz?3W{`BgIS-XseZ^taWbK=?}BsA%FF*RhaZro;z|H~XhSNX!pSV?i? zVmE)+4gw)8UH_WTn)=EtHKlykvrNt062r9pGk=;EnmObQ>oB~xL7a;?FX}J`dNJQH zQ`3Wds(vpmi2uVnSVU~h^(ql%If3@z@;u6oH&;DnN>`uY@*BGJ-6})VO3qAMXrK&l!lBRBKr$iYB1$Se40+}e#Wm`e2AS0#d{PBkrWIemKbmXIYcm-Du~p{FC+ChM4PG5cfPw zJoSY1vO?v)5-YWE(e)Jm@S71p|to-R(DK9Yrhmzqy$1X&ge*Xq)#QUFdCJp-8E;Ol8?4R;LJ5<`uy!jtZU}(CKc4+=qby7wk9p zEOcQ+@1jPrv^sEY*Vktf(Q|p4bP*h)QH@UZPi+8DfzRiQqF`m|LM0DxpDXnVdnp+H zhibf&WPTlhp;fAf0$x*w7bxxTPWx&@UjCTsj*3&Ye z)Re!52S*gMXDmI0`9^I))bW9lPEbj8s> z&!7xU@4`_!fuP&Id$sj0=g(N~B}REJxO2hD2X68%gA>d2@Wx(_xjtZzSW+8&sN}|c z0;w%0xrl@*Rn*(fAOa;$x%Gb6s<71U9ZI!Yl-7=W8uf8ATd-_+l)_NkiYh5z0snPO zUf(c)W97x+WYfBCMff3Tis!9Ub@mWii5-lz6)$BnDv(?wMijXL>MtfJvcjy%b$TSy zckukBAEp;pTSIYZ=x-wEo#k8lHLiB`mArxoMDn{RF!3{DmHT4!l_cPOR zEf}o=pX)L`16Lr|{I9Z6QOqO8z_H(WQcdz-^&aS^IIVG5R`IwHI;tD&OOog74WGZ9igY^ zvfMrqSVc-yMGU*Ayg$NqIy|A24u(J_d2H&8loYhM*~dkra759+!MR7!O?{Th6}fKF zW`2X+qeaqbSr>Fuy)54OjF9Z3VAvWYpHT2qyr+)QFOh$;Cnuw1&xfeE{#n^oSQ;WZ zT3k!yns}jxd83hU=i*n2f$)CG2VR3t%E9|klX#S6qLXGKqJO^4?4?D)IJWO(&J+1p zFyUbKpr}^EnZX@6C!h&NVRHKn{1D@(dqNXi2IO^y)0UXF62Xt6nRM=meoK66uyrKJZ-lZkTb!mtR#_dQZKV!y_r+|9#03Of@E+1-)HZo+7Kli)$4~HJwPI2eMK)j+43qr}nvRxCs0Vxz`ZGr^=2!G5N@ znfO2qDi^#HyNdbprX)V<4f=}nNJ=tf`(yc{T?=cQW|GpXPqEVf~eTV{^yAosajXUnGfo!dt>z=9{1kDq_;N#w=6zP%r8e^_D`+Rd42S$F8 za)-1Wm@fp^U5!_~p(0~DU6v`1gJw|CuQm+!EpkRzi!J+1-IKn%ls=YR;M$#_n5hNa zk=DCI)uiU){1t;n1KN|klulLJ0woewy_3%7Vm8Ag!fw#=pnq`xUL8gIMm;)aJ<89> zI2N&fOq1c)?zgIBKm(GL!pQGS>Yaz;qh6rx5n0Y!*BR_lpY54dnV6H|@YaQOI{_a% zJ%g>?lG2D(HolK@VzHwYZOKeQ)ya!d6TUXvRF199W60$a84S^rNr{>A@ryc1LY6iJ z_U@NDC^%N<#FFQP9ILLQBF?tWQG4~K@M4d?cy5nGu_vC3l3&##RKp9qIK-T~{n1VyDqnBffL|3uUZt#Ur`ZF%*zb2%+j6EqjV zGU;_icc{ArG8K8Bg&N1)1VXEKTC6;G`SaV#^4LGRE(*Ti)y2Wi`?}st-1a-H37q1b z0h5|ObkfMBt}<)?ym?Yu_H@!EAFpq~Ja*_l2ji~p40lUDBt(t z-VUaU{pK9^r#6n3y}w-oDfZiW8^J4wDR7$AGX2zyRLv&CK%8F|CRkXC%MI$6E1aQR zbYz&Gn{H-Kau6td0y7qN5GpJX?Hy#eZtQMBy~6nC>#j#sIg-rc9E<}%-h|m^n9iUz zu#V6_4nKh|>nx`D z@pHvuf`tvehBUv{YSoFu1)lSfp&(X;JxUMOa2stp=(T`ay-&Ieg>^F4DW%m*piKr4Dn`TXGG@_xenhko~yOu@~_@?6K2jS{N59eFy z>Y|tzHyn$jCF@sbB0sG7I~N9FD*;c>;Fg5VN(y4gytk0(12{^=xk}~FbUHqqPXnYY zMIe+O?6wMsdp>4nSgkRJnFqM4N9j4*6ZviU2X!`lq=_Cr^y9Py{HOkNM4vpHMTA8zazj%l7G?RF2yj*ZC} z@M}9x6qZ5i;jR0T>+2uC3qGGK$f;fswnvA-cMAcms=y6F*U~=eqpv2AiFanpFJbl->h{##={LLopc0*ZLMPscB zG~nrW4Bz=JkSX@tOIV(vK@Z=o%I2Au$0DCW7ygFyV{gW{mKgnWs7(%F2GMszS zXrYMxyG#*=Fuut+bu+LEZ|9HmZokKL@V48QuPR`nZa36+uU>nTA~CN9o?B!Jqq`L>DrN_w>npIDo{7_wAgO3BrZbtHa@vYfFy{-(qBUw3GdC4~yW*Kwr$(C?W(_LV|HgQCicJH zh`!6r_#&?|zKrwa$@8K@FcfWA>VLBoYUx|1WRQ_{ix*Z99yDu}8m@~8^Iu_I{MkQI z79hB|+N+T!IhgtRd3i%;ZumPJ_J1gGS^lfU6%rtzr)7a6ARwSKGWcJIe~ZokQwy{I z*TVm-QJFdZUQ+xYiq!vJqaLYC#cr@7bbqLwYWM0+-@;-5Sx>;lZIFU_LU>wX=bZv? z;oQG4W#tR6?T=5d%dnEeK>Xpx@n!lv7AQw$&PD%Wjqqh%M`i8nrDT@tq4E7Ld-KXa z)u|%XM8-DH;Y~Ol_@45Do*I#x8n_!PFa9X;&?aBLy_QjIs-H5$>MVlvqZTBF-TvkC zX=RX%DeA|1gC6U0cM7KASp_XRCMU>%c%9A@9A35_iSkPnI6V&OM?$zMiqq7xYBHKimp-EI|G-N{t zE)UuF^BBB8PNOqf4#7_Awt(R8Lk0(PSF4_@3|}xzfQ&piFqd7rIrl(H#``I5=9>~x zWaeDADzP|z+xbu^jAjrfAb7c;7$1c7S*K<65^F{*hv>TptKFn1 zy*jWBPx;VJu>?-ZcKuNM#`v`c`o*L+e%@&-MimyizKmcXR-r8V!1Qe+g6r|0xP%c` zv=CUOlRZn=MMLQHFevw4IUAb7ll$+l zm_qMr3e7Rppn+7SI}v^?{hdx9SjYg>+DRi?w1KVh2M@%jtDELUHM*vB_90oq(lwji z%n8kp6iHVRD*;(GOW+E0-dQ4B1q_$vm7w9et`aL+u?#jB=I^u2hPKSM=+IK4>Qg2s zg{NYSJ{pdl6p>AcrcWpW7f#1@o=6_m0c&Xe{qS0uQ~VumI%ml+SYR7Ek>W)(h<4%X zWvOdBR5w^aEHStwPr32~$izSGb}F&=kYX&s&_bfPVh7tnI*=C>pXW9s&vCRq@=rz` zdg7G;FJ|izWRk+Pc=>sY(bc;I=ZwiKUOc@8mKhrQq;U0?{Vh6|Hhf+GQG)np8S0&B{OmZij=Lx zZFyFyj5s#qs|Zp}p6eQ?XKX^QUQ~lHD~~@V5iEHpx0hvsC{>_=*EiVP^0ga!tOcNN z>gac#ixw@{+RgipK7~s)HJZu*uHwgrlx~Y7oI3t7M==QOF zGqXu%?W?QW*Goqo{%qG0&+8zSb>cWwaqEw9T*gA5kj5g@*_9Bo=USQ5M(u9Ss+AM> zS&sH4@wqE!{}@IOD5V@3{rL(e7?jNV+a-eFedK!Lq74!7We}5=S5o(=GwlkHeB1UA zOi-Fhi>v4S>vh!|(Doqq_V+8WM=Ax2KCnd7{N2ksI zA0-Yc%S3L_BXs=-CEBY#kWA=#_Rce+4yqQE3~@p>gFsxnYz7@_woF=vVEW< zvVA+lN4G%S+&Gpdx2myRKlQGVK4axWmqzYj-+9+|w~ZVdtmy#ZXFYhYHNBuwlvl`- z#L1@eI1zKOqhCz!@XFXV*d>9w9Q%sc{)}yH1^_#M(8&Q?`#kDc8r){0fXS5&_1z$u za@9aZJ)2!7eAm*3E{1fP=R`@n;4dD_ytnq)xq1ZxGGTx)VPKUc_x+I>2=C(dF=_w+ zFumpP1!Z``)E1WyW$<4)s)vo^#Dho>m+eiU4A;b|w^wt@qXk9_JUdyUR-Qk(X8DsY1dJb}K&yZi;kr4+rU8_uT z<;)Q~7Pr@k*hliceD-ys6njuCz^CXDl@)&H1EJ8c-LI(5|HS0ac*#0)_8e21#9e z{^wQ-blQd@GA+0-LIL_{LWe*JIoH*(NY&hmvjFxFO=o-vWul}T{C0Lf&SO?{2vI! z%F6m*2K3*o{htB-GoXJ4^v{6)8PGoi`e#7@4CtQ${WG9{2K3K>{u$6e1Nwj2fLQ;F zcK)vh#P+|tB>w&w^`8dB{vRz8|C0gz=K=--MrL{j#{b@2w$$n6t-RF4-o4^6NyL=M zVYZ!UU@Dsyq=tvg2#KJ}5kwsH0^n~dKNiF-j*<`u5~nGpd<$5Vx4&U&Nzs(DEI@=_ zrM3|9{H#gk8`-Q{Wij;ptW{N3q}?Ma>w9s@#FP%ul>71F^YaFq#o<-c^=wtuw4!Tu z#dCJCHYYh*m|H7syS==qgI$mO`5Ayv%W`v>h*s%3J@82XYx2kPV!QsT&#&X1``0GH zulGJ0Ew`4j3te{pu(oW3w#u%ivLnnH@w7Npcq8nFbwvA$dab`b=xH-nJIii9C0A3> zX+JOk@3=dG-eI$aL=kei`AHwcXj746UC0u!$MW>b@iz8OPxe+a+2hfHo0Ja*o0U8T zzoEb!lHM~mzf<(9>XuQEV)v|@*V6#M!+C^p@TV}G&_Ddv><_~9&mx5%Ahm9TKk=aF zIe1HD@x*RJ>{*F-tw&yX9H47`)iT8S;F>-ct&iH2MvJe)WXTB?TcbYIaW^zlQd1VHi&gK~X)=M;V<*Dm+X3fQ@Q65i1thnb;;&jcKBGNGa zS`~+4ZT7yru}+*HV{uG;1>LOBTMoUJwZ&d0HNvN4Bd7VK{Kjy+a9CuPs$R#iQrGLT zy~;Q}SD{j))@yFGm9UX{+AkMzJn9F1IGL(SWAajcn@q5GP}plMQ@Vc;Omqsw3nf=? zped#<5U4reNC8wNCn3;H)PEqUYo<^}wk)TjOtR#@S`rCn$zOLDv`j#H-7gM0KPM+& zOp4oAG=%ETVC=mMib}Id)gQ+y&Kd?0$dEg(&wCwrlcsK$om9$=HsWFVYSccR&64`UTa4{b)8z)W{ z1@7u+n8M#W20cwnkVZz0jd+!`vLm-@t>>pXNIfnMuUuC8=bQt6x|2l#qr6%IrL>Ax zFZ0^$%{?`4_aQj0@dqEI1o{27AUv*^SU8pLGq7|Fq=6mK3fplhwg%0j%g@h7ynG9P zXUEyH($7g8N$^81ZR(@LDsGc_{kKdOme=)fI)#sDb-}QfflYPC^CqiQvP-LKOL6+Q zCPgn~!COBQa<>>dHR%K49}Nb9dIE>I{DDJ?-3@jGCd@b4*dot5$^NXYO@=sg%Jp>16#MH`Xuu zz(`2#)%?go?;%0j(U5HvV|5wGBnFjpC}JTl%1WlB{rT5HM9Rs>)tr?XF)px;lJ%PX zb?gHBQ)8Op_OLo?ic{b2O{^eIRkIl(W)jBMufpkvUYvsC;+2{rt~8<)nTicP`9(B{ zQ6HN2TTK$M-J3x;LU1F3uvH8ymvMp%p+3s&hRUkv*eNy8Gn*QrJsd`Ql zO!;8B%P>&-{c(12SQz-&Lc)N6iZrBxDi3#D`7><0LP_UjSV*BW+eALGu)pmB5mm;WWErla&b{_}9wA5^@-d6s0-Me~% zm1F3oj!_$uJv7i5Xh5>XLK!cWM=doaW+`ZHL}LPrxbadYEzC`EMB#s!D)}v+_6rnv z-aBGWKVW$dWj$URgLTM&Yn;HJsa7_6kd_-gkZhG{F zWc1=6sPPrUtB(T)mpVlBdaxfMAVKJOnfzdOglvv@RLd&KG(i>0PQ_p~OZ#l7m4dJU z=vq&{d)^EH6`*R%(IFCwqtDG2y;t=kWtik~-@O6CLX3CBPryb2pF@c@rimk@Xk9uY z#%~ExIc`%HRV+1Z4P+~3Bwcz;^&Fch4fo{>B+P#1VVptL<4|rs_RroogKG=E#@Bq# zWWJkFC+3P@upj;$2cdv`&L6+dL#=KX+^1Zh77Bb>%K#KLGzk*KiTBH*%pvDg_aND9 z+l%=d1w?`|=Dw$>!;@yvN>WZZpA2p9uUwA_snK^HV(`s6N78jhFlX)#3VvL?A7c)V zc(3EL?(ehadKgrnzJ^ToJlbL@@O_rlVx%=$o)JG#J{UDwY45YV6Gt;44y?)m$Hf$`Wc{e9t`y$G%W*MK#XJz^E*lL92k zmGeN;pTNy!s<3>moF(E(MY12osD34b4k~fTrlpe*9LnY>>atQPp3kSsK*}t0;8u&D zQ9n}@U0>SyK3r?{;C{YWwOp>cENuI_iy^{d}?U`PjY&`tem^x$&pf#lE7? z0z1U@O!!l8pYP7G7{O?ya1I+fs5iLt;75mhS~ZV3TV67~p;6P<@w2OSL6_^qodETL zWeU-PAjew_JK;Dx3F8ObfM zbV;U=bfuYOLzXTKH;&x}u#6M9aQ+D1NsQIt8K^rv>DgtPIfWX%2Ex=sYU&CLN`Uy= z9{>lA-w&W27y+K28Gsl7`i=xVj~GA^AP68zo?AGhHlb!N#Ys_cY)~XidtlcY1mH+1 zTiW~{1rbyYDf_o!rWPw`E2vlVB&VX{{TA#^=lcYDzEE3D7xZ;I)^_uiAAu#)6eOA- z$Y-!za&yz|?SWXXFMkowyVm86Lv`Y4oHtS31`lb2#?9OZaAN1&Dscra6RjL`%8}zb zLL%z&u=<`kz%=NtGk`t4HUK5P6ET1fpgAPJ4?sDvJlgM0fLC({#o)0*NX30=fcZno z0j8mPhOVf@!L{l;O&m3+^b2;0tYC4hRHm}!#icAo2l5p8u6r@3p7$oaqjv0-${qI! zyrcE2jlRiYXsT|Hjngjj2;E`>odUnbYEq3ctsqDFP{-QrFUa$E?|PYP6xg@7EMrzL z4z#VhF^$BPL2g-vtRTW)U?M1x3dAAQsX39ukFxtw!(p?0s8}Td+^F;pQ>{S#WQG;u z_o>RnMJw4^k(|kg+{NdDi9_|l@{mX8-jxWHxuEaXD8MQZyV2k`oB8C=Immumoc2F` zBoms;GC2o%4rdCJyn>vaABZ6lts^a zTy*vR&Nlnf!{)IE4|1V-f$w_$U}Nj-h7y&9<(w+8-DA_PD-oBN6C7yvfP-Qq9__7r!Y-9jE%HjX+gc| z{Tl&S&N#+|r$U4XabRFK2;g#s?mmhGe(@XXXiqCgt3xuxM-iT5Y8Ze+*E&vVCBD6dWe>#8%5Ie{&2s>Rb2jDc6 zz2M(3Kjc+Zf=;ZUC`Qul+07I1{*DX^#Q6x|*6?_^$Ec z>P2aho;>L@vuU%%g$0c3J>pGp0`$X&K`OShg8!r+31btB)1b)UTK=h_925t6%1>J# zZrY+{R#5>zL){aFo!Qi*Z+VQFx1&<&aP^;J|7m)=oRBP;VbM&U-{g|4Dc<8!{H@38 z3wq8<_Lj0KI%%3s-mX*Wpc7R~P+O_wy8eejo9U0rpvi%AtG^SG*OvWibfcTlCaeP6 zs4a%0P(Lg%GgX^_J+Q+7L@9O!U8Tw~&l!>e(cR!tymY3r%e_&Lfc{r01)LvLe zg?wssv@wlx(p7NK%@0l8Z$n$pTp-2p2k!vCs8{`zPwdQzp?7avFSL`~!+Q^(xwI7t z9M{HCjSiLA<2DKS?xc=8BfiTgA$%7hs85Mkm(!rECtyypKwox2hFW(I(QJJASCz(? zF5^ z%6hCdjFa*Pm3~Q;tv`lHjoHB`&lC^36%3YX#o;SA#53-{#PU3Ed8w*SQDbc@xBjn|6#`Lb_vOtFvd0 z-PA=MTWbSOTPx348B(VQfhlPLu;zK7{FW<|aA5_g0ogSMxXwFHGUZnV%}dHqGPgMc zn)Uq!U?4O`nwCIBN|Ju3B}71znD*zaZVpdsYJDzmHJHEMKwP7^|<&})6jwNM2kzto2pZmr8Fl@Gt zV0x}2pgDA7CO)ku!Yu48o#k5R=6ih{uvl{R>kygDWG?ifk0i~F3Wt}^?3acugradA6DaPfv&*+dVW^AhA^95lT{#wWOwQeB_4QI1D@Odd%S$pOwYhSgcE znDfK(gzG)K;v=GM`5yFJe(gaWo zhL=ACD;}e1(KZIn_t>f;hJ{!+|!8H!e6!<6z8#<)TJJ^|1}> zhivUxMS0+CierQf*ptEt8DQk^kQl`Eujdr68A-?lZtD-VPSjYYhh=(x9+?br+C(BX z(Ttx#>=tCeD#24j9q}#PM%&Stf4_Ivu+d?7Jk+711+QOsJ#~Xlc|BiQ=-#gERrTn= z4{&17HC|MoCvvauh@N=*(k({Y~iDz}rBAa!yy;L#QOkrug0 z#D6RfzyTuq|b|I z{C!B%{+icfKC}pBPj6$+Q0An3kXkWo>k{9}t#>FxyM6SGQOS-Uxa(L8x0$cQ{u-Q) zIEsknwMhE=mW*e%RF;6oEOTCTJBUDoH%1<5#DmP@j@)%=@&G$|&CmCv*?$f6;yvkM z=dDjii|W33VCS0=OPQAsO?7>SH?d*}!>^_%@EW|rWbAx&AGdR&YzSlOSUIVVf%JUM zIO)!ra@^d`p$`nbRXfkAFIVR_23pslj{$x2B7jv>`657rHcb$bleTp?mezd&bf$gR z6uor4Js1r8?;$v?`zR>5wnQG9FLeQ+B)AB>3{jdGg)B2}mNIb4x@zFY!k%*BJi2n_$t2w1 zhie$zdi_Fp@NjtSc+(H|F`*6IF!%OJpmOE)Njz^>?M@F=n zuqsTa&Tz;VPhrG(Rwy09#o{0-oKB*;C@!J}zrDh`5vSm19omO6%&;H(73gs81bfim zJ7@Pnr=f{-*-wHSP-1#p(a*c&uY#F$*{_0~le@|&)g!pfA-9Ba8-pVr8X;lfAB1%E zk#xmHz-siXP0T+UHR$ogMKVx~2Ukn6Fx{w^T*8k9t}h{qckf=r{O(U3o@-PTU)J1q z`R)4x2pSw713bU;&wY=ES{lT5FyuAygs`?*p8+pP?f%4`#mfknFlnhD2&vUQ6VIK! z&)8qa zVH@$(V}@adOwsFyv|`e8%|VTO$UNn-)F5>nIk>(N>gC`Yc=oYkfpy%owN_C}o+xZ6 ze{)@;U1iO*$ti%r42l-Vy&QH#Cyo*Ga&4T!$YxB+WM;&|%(Q@dFxkb7RC1@O=e(@) z&~C2G!ra%oGKXC@`&-z%V?D|RURxmKg55J?;Ry}onB^31+}UJ!lYfA=Ay^OyrRCe+1VcOIpyCHX}m7Ug_hhS&z*sA+@S zVSWW)Ps6kHwceag8zo-yb$*fY6|_7rYUy15YJ?}YCvaX7OzyI(WSA@fc4Dg zP33XETRO?{^*)={n&^NQR3Urm{Mc3ln;FzhE4lvuZt;De@L}7ze!&4P-reb5`D#d& zt8A6zO6;ri8^tH~z0c~*WXI8!a&4Zof&uyBm`lrLr$2b!w>@)R#|$|cYGTmE5FZKz zr4i(%Czh|M`Dl^6 zlHOe{)_NwV>F5S5x(t5aKYLgR12#96`QP?wM{Et_ipnPivg8j@d+VG zb?E?}OPisoC1p-fSNnlE%>lf_M92o5hjDiVW1jx~H^77?o38Gy(OiDMgPIOnh=J)B z=bm%xCSc0jQaJvyZ%?85@%@G0JAdWV`TPz3_PxBjsK-pk6P4OlR~;irh#k)J#<#Q7 zQ(aBUn^Q%mRgWwA>w2?&W4ob>ti|0v?BYzD>m_hAkjbJ5=|JLrS|;FfO@oHDFDu<( zYd5M9MxSIr5JLm8*mOKzJLQNiD|En}7K4AsFZk+-z`xOT+29ZN1X~Y{;_j!@5n*4W_6j^E% z(}|5VRX0bNT{#nhOdj@}@L&(S_IQ_5f!Ew&Cjvfr$|nLEc!x*+MDVTLX$5;E_rEdo zTE9@#awtyxlfVV>;{1Jii z%cp&hu-7bVQ{jNDYd|;6f)SamA6&AV*|d`tae}i^ce$$CvJz5>-2{yF`{;{EWtjD5>vIBsw#c8@Ze<<<{nqNN|zM4?-t>7KvlZYV^e-AHm8 z(k?@q<;!&A{u_LPophAv_&1t1Tvd6k$DPQ?kGJM}rr-uLmm*f)ry29=3uOEa#<8Q* zG=qk3=c*Z0L&ueMEKCX#A0dlZ$! zq7J2)gPtLBuFq{ha&h^evQRYNi|sErJkCa+ix z8;n#g*CVMpT^b&s_Y$#R|l%G-W{$>$;&(G2!v0D-ll^}7F#QA=L@wN zZ8Q}Ws?(#Brm16wO*Ko7WRa#sKt<-%XEk>p&u8adDx)!j%g*!Nx;;<3n1HYe>8XG` z5bZ_y(fy$j+0p$Q5Zy_D#E9(eKv=~9{vejd@Iwwc3IC4d{}6|Apa=3nj3bg4jjX%$ z2H6hpl?Op;jP61-4=2u?wGTpBPlw2g>4hh>Py3^T?(cyZr|2^|$B7Zf&kgic#*5Q< z%%S-p4)R{-)kaXTDRz-l0IZLMlAq}s+oef#rfzkR8oEd8FhU#IBloz*2#2b);Wo|_ zscl&woqMjdcPr?LJ!AU#^H|v9`gY(r1@|+)QX%F_bLkZ_tH<$3H>z^8w&^T z$mVnBIqu&!T8FNL-rkzNz9~P;@#Kc4>!_)lUbS*jDU6Vn*MI@TNtSt#=;MITvVzjb2_cH#p-q9J* zeKZEjbkSLDJ}Ctf*=ONaZnm=K8N;%c&8aV-!g&@4MLFG=4G#J$@KkP@cEux+T^>Io z>O*TZUbeC*UhK}?E0bw31b4*E+(_ZYNR@^|6yISRaB;1y zt85!s>E-(wh%C1=QYqhxa+2%*y_{Mc^_^Oir2)vsYrk+R^-=1J^AYBkHvY8bxM}-* zI>~7l6HSIzQN%E;u2FzoVt692sO6Z)3tsM&M-6`O*c%TV$YIY69&^~cjdLp17mUMy z`M~izVLD4<%)<>%IPuT6yGF0y0t@EHU=WivQhD`E+yaSGgoQ8lVh7{1|2RQbV-wkl=SHA_oaa?*4!7p9-bAdH+ z?yGrA1WQ}T?89)#YjElJ0*2zw-u$)&7se&v${Pes00sev zQ7V)|Q01bH&9k%Xd?dKk%gKy)aFf!pHh46QSRk}2kX90sd2`+pX?z+vuJ1kWw;E6Q z*gK)?<&ul~_O{&p3|2nJ6===36GiZ5uP|R zUe8&@p<4h4I&WULrf!@%i_uW0p$c6;Zpf7c?B$q81>Vo0Kjr`8v^#|3o+PNMBoled z0OgkrgiW!I1A8N)sZsGpT-6-945=9Qi|EmQh<&g~p=9Ek)xs(nUvIqJ1>KO1*WJnoaD5$6dEfQY_o`^PUFCh-lm_i@rI$c8~%a6OWx> zX6U!R8Gna?gAYVjq4)B#=o9CA#b&7a%loJxhnjJ;?lRX{&BSmOIdqh@YD&z5C!~Y^ zc6G*yMF|n(9n{?ry=X)omAvP*R>tQ! zKflF?+=qMgvuziCrqNo&45D!^K1v9xA1MzB54E?U%l#jDUDX=eJUW?GgYFFDcFE6ZZO<3eVE|2|w8_ zX)>I^=k~xA!~0l9l~=W(?=-VE{%FvPT6yb037{a*_GlP&y|tjzn!AmlU`j3Ha+urJe77qUG6&W=P;d$MIFDLCRta=otGd4Md`VSNks?w#Cq%^7+i z4MD9urVhbVF)olBTE_;3fVvF_kb|lf`@ICD45g2%Fa7%kR2*Vf1~ck2hfVkaYo-82 zld#voQ%n*`KS**g9VG_rX1X`YoGMlJMUrglk)GBF-7$8@6*$Xj_=}v^;pH?me(vSQ z2q@6pax0LDcINH#W^BRV`#C$yv2cj?+>Mq$GGDCv&Wl?#-o!_gmAox`a1C2(NOe}= zPIetrXoLvcXR7j>dN>2Lm9xv70s%6F1S5_hhY^SNj%8#Z2RRD-3hRtSmXvmD%u^eF zTH685`&AEL`}H>1Yqo~E(_otDWproNV@Yj)@}NM@#v~YB_kE^C#cdwB^<;46dGduG zo;z>Rt5jDsyZ>e0ONEwE3J#$`mO0WkHc*6UB&TY<3+Il%$TipR<5^}!`)r$s59F?j#7?1Hh=k#8(2D2H`>#_@!BxZ3)+lKUHcN38TXBe8k+mx9uIbrY z);7jPatS~>(14P@KGa|dfT@!AAJr*$WzMP6F!npkmT_`X>IM>EAIbuZlwo^wdw@04 z)zwtrrv^Un`zQG8wu|X{lOF#zF(JS9 zfnr5V8l85MVMYzB z)DlU@B1Q=WDWXREg?*G5r2#}LvwEODDzl29Pb%^{pe8DDYM?QcyXE?=P}8b?@~8y& z3K5-dg!Lg3<-6XfSp}mdWP~l+%cdfv=W{5EraPM^5NEU|5kxA0M6~$#!LR zdOF{W^)2|`n;A;(Rj7`-YGWZsdPc6Bt!6vVIbB{gC1&sA6SbkA5fFv)&!@BQ z%<00|6FyWaQ@p;(v>#Eh`>e#I0#v^q?oD{xm5$ESN{R!Dz3{rI5JzjOX;al^IuF(` zsZN}^h`q#fR2*2gc35lG0^wKSp^xspT4mj3NBGf%R=2pRkMaXT!QEQ}Lt(k4Px>YT z<3pdJxjTmjsJOEZ_b_-~vR&5J>`D8(xGxX$qnj0_;(x?rqi^>2O!0OT7WSQmoElT6 zZ|ylQho)8*Q<49#{mZwRywRpgRx z4jh2X!lhl^gLh@O3SDqzw+J;tv1!01kW`qs{2dMDO5mz}-MA#MZrp?WemQHH`@7_q zd69Gr?!If>CB1QI5H6TGt3=?i6xu$?UfqNmb=jwge+OY3z0KH0d69U}8aKAV!xq}? z$%c@tucdD!%mWl2+yIaUW)SM%p^2}1Ku0E+=dEXcs;5-FTaM2Be`ezbYKhwnn%+&ITLBM`%Tf0QTDf0)yX+%s!Q=Fmou1pn`Mi=XYS`dH(2lOn;u~n7+qcRG+uqRq>HO zeQk8tUoGXI=yKT~*m!-oZg<+vJXUQ~Z_U?Nbp&?JzV$X@%Dwc^gXrzN96nmSxZ!fW zO%APq!R_32-RyY&rdjiQSn2W5e}N@_$`r|Jc+V8k$YK1>9NJD3m|^!cic*vPGIbzu zF*!>ZlX*SLI|g1;w;U#37}JBx@p)NPv+HUrsqwp6Nh>IDnFV^PMaoFJA(sdcxsajAFJUDT4+Nc{9|D=Uh5;QEx# z>6z5Kvb(!^!hgzr&V9;#z*cd`15%kK0GfH5`DmbI4=OVkLnxmpShWPaQ8Tjt-sF6u znW=5Rn0+z|>lvKE(5M+Ot<(I&u$^Ue5=C3FRB|9Ks>D2uk)7V{$B6^}_*tCCA320- z40e$4lB=BCS11A$g={;H<^Ppfzc<{HoSB4g6XE2E z4r!(k5AZUOeeR-hq=c||QE&c=TEV?FpgUFC3?ubuEbXh=H5!y9tqnNQ?^@}$LIb}G92D~u?%G%Cv7e=&mUuHb|%8h#mI85md9TvXbrovM~kOBxtLgA z$AkiA) znZmAd@I8BJ#d>F)vKG$v)iX=kFoc(f0NdT$5@N;}O}^+^$IPIPjkOy5Fq}53RFT!I z^yxKZRF^60!Ink46tzS|*rOKE6U9i+*pmGxgG-8;@LcxWtVgSP^Y0;e+s<{=ya}ff zxNvKCagX-PpH;^FsxQ@Dyv?sq^mXUDamLjeYuG*O1=nDXP{%8x+GN%sMixt83AJ{4 zi-dfd$!i3JlWSP-anKL1MP@9DFArvY2spa{(Fq})^p7apXs=ytqYgOsVf7k#kUXxM zVAh&a0~a8sS)bP;drV81LM8X6XvS?#UeK&ta5tv9Ds`;MCVwZF8Mmjcq%)wHtY2Hz z$b{j|(6RxsZcWRMxaRuULT`e#*eF0rs&qH?9cah-WSzrlOfN8S1Hp=>yyd@t5I8SB z)$6_tsLR8j_tjXVoj($5+fO}*^X*B{@S>1C?FFEx?h>caui4n#>T6+tY3aiJ8s@6j zS~bu9fhR5f!Y%tL<$ah~+=0NtRyN!*1#80311uvOVu^d%n{DsV0Uk#-8I5Wx} z6Q}ZOiqTX7wXYAKK;GZ~T7AI0>g-Kda7H%jJc+*Bf%Kqz4V)mi@d}Wu>j>WOt!|h6 zP0;)TqTyfbv3hL-fq%$0+s(Rvp#N2fcUN8X1hEz+M;lYZe^c^SMoHVO^*dI`CU8K5 zuo7>g*q~zq;d=Oy)_di^UEV4YO!lHg;OoGmHru+_Ig+#G(8#D_Ea%Ysp-oGEdp*&w z$C3_X7xMFkVqscae`9UOk?{q^kLxGJHl24v-jdx;JEdsie2mj9!-_R?gBolCM#`(1 zs$)j7@~U5UPsgF*RV&kQ$5IVvh12(h`z%2Rwwg@)WXsKiJ13K;=l0X?#`K1Nn$9Qc zCR~Ch(f1^G?p+8EPVqdz-AmNd2mE46HK zLmu)n@d7DhxCg^m>TyK6TY?2Ng<15NGwYZEdU?UgVo#h)mW_C^zc@~+G!t>=gjBHx zVC*eRz$CjH3n;2b+V>UlbQ@SEa7T#zH@f3uM;*gKe0$m>1=g)aW*%;NGxQONEMMV zNfnal=x8-JOGb8hws&}DymPj5MmC`7MW|9%4UwK_yh9ZgWls%Jak92pw$8UN=fpHO zRcX0e+nj4GZfvfv&94)oN~9WUXY9(rsxoLgO8CT4JI6}~$UE!o)MPF10-Zmut^1dZzW zT(K`&xji~RHajy{bUmS!n8gXixcF3YX%!{Q`1n+H>13GCUR*(J8atURCQh9W@{Ddx{QylE9!YE z<#L|cRQdev8j;azxfac_xfs^WjF;%(d|$6Su&L^rFJIP~U$3^2$(BR05)xQ%{H0J7 zW3$Dh!*zxc>6z)Jsl`>-P@Gacg{#H&Ufc9soKtLCh>=iL(3YwQ0{P2@%>`}g^7QQ7 zb|~K0WGuo#7$;A3YP-6MtIiCyqoJuuTC9DIF#MK_7z zzPWmuw{o3?rKxduFkVwb0OGdODpreHrb|Y=*q`u%V}Uwr^6MM zjYMN1DvM$`Wk64Lxuv6nWh@r2DcMF#jo^bzW%(-aQ-!R~_6*9xg>AkB4V;Vw5vnN3 ze408Z{Ss(wb#7}#YjdNnskOpP%H8D(N>PS$6wUkn_Knhlghsf(1oA;9&5~57F!Pd> z2c-fxA1OU#_Ux6Ggv6MX7fB;PT}Qne^+L*+q1dZ7<$X(dL+U99d;W3gl;@46P*PCapLR~fZW++W1KC4@A}{GfZs%MFBx{ ze-0hNJLsdI=d04O9nnIdTudi>f8}@KT_PEuffO&`1(`kpJ~X}hM zJdU@%1cCcbmr~%sOU&j(ssE@Kjp5ZpEtYB=sQ7@2T!T>`89IjniR?tgj(~UnYvphW zbgs~A-cI1@-_u&boB`Ht;NlK%H`Gm+0Uhw`{SLdUo~PR?>!0p{k2Es3?$*S!Xjyny z7c>yA)JX_WqMWC9hz{M*tz9z(5}gCGv!#(II~ z1f40@y3kd0jV=QlW(4iP8GC2q@ll0>w&ixtR?f~09u`*W7TTGiAf)-cBY`ZS1eQmk`mo9|5 zYBK;#++P<1%M4UTO{|(P>Pr=IL1%7&@Flyq;qNY>pc8UuBg?dM7=P4AcAtg6IiIw2 z8yNCC{y)y%0ydIfO~ai`CKF~(Cd|xC6J};+W@ct)W@hFIGcz+YGj)=i`FGFRU1{%K z>9$mI+hx04t^P_X+wb#o@h)1om+k!MX3>9x!6sDvI0&6}gbr=tY2uvm16P&2*XO&= zwuvoMv9{I*djHJ}ROGzPLbfdH(=FM7kx(!u%1d*f7j;^gnDbk3`qpO)#0>rWyqixW z%LBrLI2GkId1<42{KU-YDypOl^E(ens7>JiLIC^ALBVHCPoHaDuyr1IXZe47F;$~I!zi;2VDzOeO@bL3qxF52pV2{eM2h;Tvj$Z zh%eK*|Hx3$(=kKP@ax)$7@8WJIQ(t*9lY`R{#i{=3r!(ueSmuJj3|N1b&`*3-510B!Xt& z;O&OHs<&J>luq$x^cfhuI8BC|gEw@KlL2d-O+z&)_B;;uEs;;H(1%FW?=h-$np@PS zg`XFVsdb!(*f`BZ8nAt?8rAgxcMm7^!(i7{hdnZn(c5Z!)I+b9lwzDUeGQzexqAwY zzM2&La`U-B`-;2P)K12w81u!u-0iBr!;6Bl z=?`Ao#=6HJ?n;RgY?*7>6TkQ^p{O7}<%CfV%wU~H%aNBU#DS<=uX>R8#IM5uFkX1- z*A%MVn71eZp+$D}#fol@y1_1nL*#Z6f~RQP-0F2~A6WVOJj()jL-P)qAGht*|xKyE3cz@zu1k=zDPV^p>f_DUTcV zef2iM{nO~kCv*nDwraX-K5Yaii|5 z8~p9x0q}1>MTIXH#D7ZpbnOlQ{ssTvuN2~Mo|*1H+Wt+M zn3(_Fj_s?DzjgnX{q6Uky3GG^{-1tW*}lvp8UAViH~;teJ04b6wtv_CJGOtu_n-ZK zk;48t_qX4#@_(-X_xyh!-`{@zUXSkU>GH3B|CKV*vi|#inV7%E&-^vMuj9*s^6wA% zU(Xoaf1W{d5Ht$bidLq7O(k*v3F!YB;{VP1@?ZMwzxcBML!Zq=&-g#}+2Ae;f{&zH zN1JPJPVQSLYbOCe_-1_rB$G7w5D>ZvD-MZ&v&RGo4D%uU?vG`q&d2p5$e+yV9jA?g z6w8m;Jq9D+qonS;ifqGYWe+ES*n5=6W4T&CCBo7CD3vds zWK)#%zIs*CBLog0+AW(r%(`xk2H_hX3-GaA2=dx_{Zn3~|B8e+u5QUy&f$H#Uq=JJ z1A~~y*5Gzg)Z|^UIU^KeOND3X;cjj}HU|45j3{RhJ)1Hg<%2Vl&X~dz@N)h*`B5I_ z<{f-*w#k<^x8zi9w)t|`0UR*TR^wr9e5c6eT(gHZPVvmAY;SxP703dk_rb&mwdVHc z?Nu9hg+G8Yoa}(Bqms)qc_Z3zEasv7C7WdqJ#HG!j zb?oXX9Iz+|@SO?~r^(~>b~^pLA!H<>@Ih%(>Qq+K+l10&$#iagqf*v#3ny2>gN(A% z*1JP(E&h+Kw~{7Ak`tu~+@$@d5ZJbCml6E{s7xihzO7q8?$yWVd0>*4KXmVY^S(Oi z&maw8r`g|XA}p;z7J<7G7AZgPYR}#GxhSvj*Le9a+mIB&`b=o?0)K`*aos|^j1i@4 z3uh4-3pe@JaEx%*Y5VdM&8~vbbbFZaVn7_cJU5=p6{Jwyn1gaF?>LhHiyotE&{@YC zj@OS18<4m%uJAChK_5J41#@}Oi|SyjI>68LEkkmtN;1c$*D$}A7-e_|9|v{*R|0wNyEv~9zdicg?xV&d zM(aC-+b9%EMbL}w(kF(>)U6NAqC{s;_k*6meD$;Z*fQt$g;159;%s)@1FJqw1#jZr0wjaUB`CLV5LIcyyJ z2Vv}AuI3&Z1?~7*)iRmQv>TJ{JH&WZqdNq>i`8H-B)2Cgu`!2)0-1f@f(Zs0saU~* z54s0?)dE`98*1qAD(LXf!;Ahxdy82R1}vrJ!U(~^UL6xS)$NL5cePF} z5@IkNc027Yp1k^=86%}gtLgB5pJD_%WFIw5k@8PhVc>Njss6uUf{~dmI4I*1Q$k@W zOQiQf>SjOD;PYSPGD69Sgyo4QiNr>Jml0}mq4cz7HkWvrXN;9vg(~01{0`TD(RXjNdF0W>=mzsz(oRg?4e8 zT%uA8IXA8MJJsmXIXQ%!%ZY4&R!MY&P=QDr9O~I=VlCNuu7(u7|1Bq*a=7q5eM+DO zzAmMdA(GJ`#oc@Ac;r;>i$l|?-|neGZH*#kYO_f>A7>n)NX^lLZC*$X>%eL8pWmv} z@bewtqs7yxk1Ih1WmU&7lF0<{7pT+;!cU9kE#^tK?zAf#3<>UZHh1g%Y)e*0VT861 zK|lptTxI#+Pz@em=< z{}yM1$azr=_LWIt1_7=+rH%Kw2@MjO3liwn0Z%4{mtX$X+W@}&EpTRvH?KxwzFeTP z1Tiuq^ake#$UPdLSL9+K%+a~Xji5EajFN1fC#VLuobgKb42I(eR(Z?nl6h;rptMn4ct6y{!}U^Am7X}RJ4dUkgL^7PQ;Ul-^XoIffIq- zQrXby5I&kYz4qYVGh(hu)h>9$oVKI@3 z=44i}v%hu$Merq9AO3hB$9hXWe;<#=b~Uh>_~?0hoO-Z5dtX@aN)4_beOqVVT5shZ z z=WBz#y!KshZ3G}$i}e8Humv^B4et7ubs`Zh zC5j0nMK26IumFN6PmOZty8voLbzHQi+g+sO?Ox)wHkY?Ya3wk*<;Hz<^w-gq0j2+^ z-Wu%%CV*p4Xax*5)5vR7Q&_{G3~f4n0wbxhjVnXcn$H)N$qkbIW)TD-DVcl>PC5Sy znJD%g;vyX4U=AZy1!7=Q&$z!V<|AmlHV+x0Dp{;wi`J7JnBo|dx1v!HU!`D2^vT!HL+3>=8}S~ zC|~pt9Zs>d`%uzU=k;wmA3wEpsGPjou8cugVs3H~ zl5tT{f30+u0;LOH?k{A)IJpE;&TEyIO0Mq87)X>UvUDErQjHo5bcZ_VSn`+no?sab zP6>ybu!oZm?wQ9gjaSLMi zufyL(^PNjqFhnm1qcAeW;vnx%?RFHXq4xPGQE90Tzl$2uad8eKmx>ZOu!u}l+>WB@ z)moBc8SBNgvbOm(8W1P+_Q#1Nf#4$=`)TU`EaN6&P@Qh)>)cYbuO!V@d94?&-fU{| zbXd`Bw$xnbw04tq#d^!|@VeHLR$b`VxYlSj{5kZc02q0N-4I%tu%lp4ninh)m+;^( zX5($ddJ4xqfv0edBo^W1ohpgZR;GB-WG;@cjL&FaQ6WeL2ls{h&ix}L#fkHWBOWV; zp9|PyP)@MX031@GAsbgExGyoPG}#6$qmm(yjDycYZfa=Ug&li}h!Tu_RjsE3zl=sF zIdcoq&!v;Q%QCl@RPT;AhL@-7>f$eAl>gq#QA><_5@770)~2Vlnmd_C{yQciEa+h` z-HAv#YkG--o4=AKfho9bZ5c+W;~;d+(l-uhS{)yD;EHPuMad1r04HGJ zn)&E9Cds%F+S87*+695!bepX#24z~x5JtLV5=G*L#|(|t@K7TVFNGwxF&QC%Ei*k< zgp6qsv}PzlilNU0n-S$_9eFq+>}U{v=lk&trbaS+3N|meZSrFmei_pjI}MpY2B|e< zVE`Om9Ab^OjjYRlT*8dTDLRXnEs6`2Tt>-|JOxp{Xo`mOxA(|A47bff;V}K*! zJ9SZs_H3TB{DUBN3O@D^Y%tgnENXpV%-Yt%$I{(l!GYA2iM&d{B14+}MsFVAH#FFocYM^GP5D&X`5-?{(} zm8_!iteHz^wmmKDer>}OA(uc;QY;+%L7A5wm-$wUyD+V78x_8d=_sO3nI(OOh4lqV zif*cK*}>k4k0`0@=8c7qD-ni#6TBo$&^t1ABg54!NnvvDl(o5d3;ZQ%iZr2xkqC)2 zkdF_l3sWJmMWNPf89zG|qfbYUAfGe2qpO8(bIh99r~4b#7!TP;a(tP9Xn$;LeA|TX zzWg>0`P=IoAJX!T;kPW9?!E?{FYz;IPOP2;sYSO)bQ-8VrXxbMGBBrEEZ7uhhs_!<3j z3)C{q1kjWNyPW}8NljhBOuyy$i72tyfu5(B9X(>X=xy!zKv)S{TaNv6(6}7TE;}xo z^rfrPsD5&_QVB-^T&@)`)wN>R-0qRzN~NZzsV@Af4fT#SSog&q8LJ*}6T+@c8;qd8 zHxeh$l?rvy3NRWuB}}N3v|0c)F7|(iG)X&yrZnd@CqeSdh07=in#MK*%SBd5rw^!^ zNAP0`u?@m6gf3z{?IMWvp>UsDfy;p4rTh`ve-q(pW(@Z8*a}(PQssMPywI9Byk0{H z)S4k`YIk3K936UUlTGi>qO^hdd0OHGEm}7-Eay)^l-b+S(x3V<rl6f{DagZZ0 zse;OrU3mPYX^~O|*mTN}EOzST_0I8DU(b7qU|OKSp7$*i6t zq)s5P{?T|Fsem%f$@kUN*4nhIEk!cxK$w_)lKr9m*{)n`PaFf^gY~IKF5_jd7cw^L zPdV;x-6iJdGDKS-b!U!-MWqx$y46L3m)HxhonI0{3*pN@01thr^2gsDbSV!rV*)W*Ykc) zrku2BrwJolY^!=8$SMZOegt%e#p;nIT0$8lIN+Oa#=DHZztp43MAg7#V77ngfcwZo zvpJiptU|tx>5A zA3l(4=hAM~(6J$8`#3gX`WW~Ogq|5cs>&<5$Lrv=5vP{h77PAe@{Z||9 zjtBGS?NePFo_d}FA4fFpQOK~?fW8mhM>5uX-$SI)E?~eeBucQ>flO-#u+e}8GkyOL z_CSRbna=fStVfr5X=*^1G+VOCbt52m(M}d(X^|aE!Gd7IdZgsb5YuIc0A}?Xomr+W zs6su4TmGim++fj_u(flOpGj|v%97Vq+arr}e$Cqqn?~wIHqb>WyCdB&DWz6C2`b3FO;#Dt&B_;^CWkyJ zgS$IK#w~ZAt5`$i%j_hpaw4ZBYcx`0EfgldqZ9|$p64Zgp>*j0NHjapZA+y_TNmt& z52qVBmWG*Jsn1rg*knx-L65eyNgXO6zgPi7UPudRY$U?#?VD zU+*Fg2ZCOm5%O0nCc?n>#8b+jDMc1<)z;%WDHI<7r}FLpNNtK?LbMM{73Rif{M@^; zd9c*XDir5BN4-mKkG5ol@&tS0M|yXRHkq!i7!jFo!?X>@c@$DCwV_yD`c0mupZNUa zgoT?_QL)I*fxntVX297L_(k=s`y9^$Wpq~o;%zh3ot>x3;xV1kzl7TmtT zS;wnCLKpXSI;^Ve-qAD2&-g-RZ&vV3pnM5_Xn;L+!2N>kfyO&74x)+&8z6+*b{SoV zj*M6?*p2#RLp$nZwb`2n6q~H$ISyE!2?gykWd3KF#eFa%36WN%}q2*37= zRSNAvJ-?$M*s5jV8PAU(^yZ6>rOo%VIZ5>I>T>Z#B3)ls)C$ekQIDyx(xNm)1YXuo zGoqNu6Hg99f6Wpf%alaQXXrK(!;srm&X1?khOV;3I3*-lGU^_GyBo0&KH@>A!o)hs zbQ*{YRJY!`KhG@3p+fY-nkfq_WO=_fLvz29?qkMf5y-ovPS;4%wvoQ--stgm1hFqd zmZqGdXaTm|Fc0E3u;xpj{9QMUK&L%qgdS;xXpV7kvnmuxU#mqOmr0a1Ata5vU6J@b zLzb#YnccCb6h?M3!K1pMa4`vp96zZ8x;^DRW?2qBy@(~`3cIVUM))A3M_fJ>uxu{z+ zBA^+QL)N^xm2={}+xXep2Jsx)#X~y|NZ(Wyz4QWsN^}+Z^^NDi4h zR&RQPR9n3eKFXwyGx=Jo9n$jG@EUf zKMpIi4~i#fMLzpB3|sxOQ-T9CgOUCYch{%Kv;Wq!9bAvJ!+ODhfH;KLiXGNFue%5< z8|DwD4w$|OCgw?){Tbq|LO?B@@wIivfqyKWdQ;~!@=*e>;E6h+F&y|o)EQ_D$zM=- z0zZMF3_~T7fnV^qGh{<07f3zo*c=JZT(br?L2i@}s!nlR#kix}wY?z2Z^w=1J`BIX z@`INQANF2BK7-#C&~Wi1he|67e9NZQu^A|sTp$h4jrpg99g71lXN0{u6kvR4&$K#v zt2easfjcH>ySmGmL0_*>eKJTN(lhhn65fJ!B!zwptyQ>Cuu;nMcvdLadtbBTPW$hB z%2kTiSe$cB7@eS0(bUzdGC0Q7r5|f7+G9rmLrCph;PorAcyXP+;~rBf@+ZTVrqkn9 z45BoLZ$|ZEhV^IQ=vo?~hF00Eh!%+ADKo8z!oJWP`PAm;)YKIe8 z$)Rk%MfJoE^AC0I=M(go?&i?OMx={GP#Mrj{Ca_&Uc{`KKmHNv@O-N|13R?$qA<|F zykJ%dKC6_Y+^Gs2rb04_44o!W5*duH#Qcg8YBO{rzdO+x%_LJiw*mR$oOn6jyzVZH=+lcIFy#UUeD=<3s3K-FXrslw=Y@2H_TUvunwGndJ+nvxF%bkLgTyU zuy9VT$W@ERTcKcJA7%Geoo)-3RsFce?hur!SQdKr#+hN)cQ0Xy-Ur+l%M3hXQ`RWn zyQB?4=`xf#eYYY~Fuz?9Ce7{I;(78$G#W!%@;<7-f<{($OUj_i0Y0)EbDWi~?6qmq z`*x>aX-NLEA1Am~OQn&I_GINZJIxby`pN5dPupxCn6BpZUKJleqmDqFcrc}$Svocm z19>DXEBg2Pd4YR_iz0iJE4>`ae=abkV-x^C3Xcn}o%HLMVcvMES` zGqSV-J7c6CNP#SQ*Lp~o(Y?|6Hu6ZX`O|T|_d>qmd~ZkSE^VZ8>PSU$G$v+7oY!dJ=l}vVTV-dnAfxX1 zQ!~CFZ326;yN;QqT+uw8@Vk_f<=B(&7U<6}SF|1yZkHucnwM?U)4Ge?O>}uNP5!J` z3t_owD)cCwkXJ|fV0v;@xn)rL8uQXS=M46^8>AZQ1AVR8MoiODV=Gg1TP0_^fmy`3 z@o?r){g4~M9g(26V*i~tW{WF>6*m#3s&y3|NPy4H#TL)9TgVyb(-xWY6~NNMy76jV zDQ!u%v-xYG^B^DQA>MG;AZy{w!HQ7=n76T1RILoOBdu)<+PO8iHxfdOO@Xd-JzzO@ z&xzgxJ8NAro|iQmApz6%x?1c9BT35znx%K8K2Z0i{5(V>H`u`3CjyR3E|dhXg{a($P~)jVoB z!q*U4OD44qY|u4AwsWHd6b9u}-x5%IY7zqh%~}#>is*D)e-4Yh?C-wMzQ*46+uhb# zT(~%TS-p??w_LYgFYqrU<619lFHp-m#E;@M-c()P=gHo_{4OdVWEC@y{iy!^c(z80+l*Okz60(nDY&lvQA zzY2{MjM=yZ}ynxbGPVCbzVB%M;75w-yt}!LF!Z%7`e~Oh*^@3pW9#-5^gC~Ka zg0?ok`Bj5-LDh*h5iR4aBXc4tfZ9soT($iP>rAfBvz}4jQXzs`I)~kaQ;_Beazs~a zFVOQ^z%YA}fb5;?N%qVBF$Ka_*nvPeuA2@8e%q6mgLV!M^W*8~UQd3HJa0!5(~D!p zjD<0iSWe6mp1LO`vJ0#^K_P*3Gg5tamMl%N8XHcauBMk4H!?)Rvu>!!7zpxHKyprP zv0e!h810jn>nt@ZF6{b%h4*nbTsw}|D$y2@^d{HxQw+c>ybdG9!YH@S;DBRC>=m1b zl+1>e??{QQ%T+y8J04e+O3F!vlDl{$AU#>r7WYLKFF5d7MB?_vA!8CV9-&r-8y>3B zzG-h{jFQkbkbyx-fZnQ}2<9%X**SnJ)$4&5!Pz8KD!m>7FYe_*Q!;r z`F>?i>mh3M=12S$gZ#cNS;t+!{cUL={Z+M5QFonRDI_0k+bCuu?gQhh7xCt{5tpU>rlqBFP(OG}0OP@>_G@IX#Uj#$fZ$xmM-d4h#pTS?`oMf3? zqKU*Twr3ThfQgklj(6CEq&X?f6Elqt=`@iE{RzG>s#zr(9}h%?n(hkE%;0&on&_$A z_2%q)$)q{)wW_pxXAQeZrKzIWp<}99V$sB^|5^bN`<`d+O!zt7IE5W(4hj=F@*+Cb z*(aU-c_(ev@zS}mwAmf?$7?SL)9Ug>d;?_g=EOF@HLtIX9uC>oz2T5sv|RU>C&FIG zycf2VnGxo+Bv-5vPJFqR`&s3amb&XFQY9TiQlv^mPLLrg#p0P zC9dcRst@Eobva3CU0p|{b14^5%S8#w2tCunB1Dbuat2~j`753|Iy7kJKGU=dGTjV6pWf9op zCx19WmdovJR%%T5E+9pcH;2mo+^oqxQd&gEtPQ>im7p9XsmQ3=lRuBx_8%Rd1UP;~ zz1$wzd$WFSk`Q}+mw1?L)yZnpzvPNW{&b|}h98gDX z=yn*e1{sX8nu^%5A^%Zq09h4nrR)IY{>aIvr9*C#98gH;t_;%mrt*HesfNW&PSlub zI60gwe{(M&svILx47jZ}SyKd|Id2C?;X8`=9`_Gp8M@kRI$^IgidX8mDa-P$d3Qy- zsvnhJ2l(hq=tb{i7Z~$m-!?wyh*dYkB@Y}toXof2omvoM2B(8>5w56o3At$yEb{|CT}WMeDo-I{TonkOE@|7`_A(p8n=~n|IM`G|+nlI=^pLbIKW|d`N3XwT zwlg-W;<&161>No>Yx@l4d~-gu%~KD@j2PLksbB9vnBtx;Ik*6PiE3ol@LIKrst0x= zqzZED*A4oyu{l24W`l0>Ar4s-C{J2%vslEFR*Wad?7%nM2kJ*TkUPo-9v+a}aF&*0 zR7@F4p@kBsCSS0$DzO;Jr`_MB+K?SndIAm$;VK~MlW;A5^IHqsNMHYsK}Mb)*-ph} z0w9&gV}v=Gswz5v=l6x=ZGzeX*3%iJY@kUL1MbN*!7LLrBPJKh3&Y5hFD8MSy@^No zd6GgGsEGHvhK6Nc=c*b!CQGp5DTEB#J~mPcU4a8&ibJ7HB@S{Ymz1;qP9@BUlh}Wo zKrBx=yk9#}17DgEX1*TJ5ILkFIa>qOvxLtk+LvMCYqg2&Ijs?Y$b_hvLx<@>R-M;L|Nv1?CtVOoZzBs#xfq&RcB# zlu0v934T%)@4kRH${9de#XJ{7{LFWhqs>W^qbPOBMOrje!6faFEmS4i%VNjx)ot5W z;2@K@9I=wzEi}INUry9pn zp8`r3q_PFz?IT%Q(OE*hpR-laE7$8TZS5*idYmeqsXEVrm~qnmC<~P8^%9Uh@%fPz z9C_zIaLbbU^uTFFw<5G~Hb=5_$*GNE~pfQNX$7nyUvUwHsQH0D>;8V*J=g+B1e5|44-O-ju-_JZix1AC zv}uG#i?@u%P>-Zf$g&3`v$yIA$$4Bn*Ga-U2bHbeX4F?7-i@7=F8SXl5vonTDLj&A@xmq(6;@M93t}Z?-eK#Qttv9?!(D>o)Qv4;HADpo2;AfQ zkYY9qm5$&wIP_ACkr<>!sA#*UTtL99X5)k4;Ib7wbx#LhgSaPr5Lb%avpKRuj=6C$ z?_COEX0y((p9N-a#@-Z0;2af1(=k{xYh-b@Ra980X)zU(C2`jnSbcecAR|vKJAFgl z=P0vl@TEFdH8^R=X-cs{W-v+|9W8G#TI^M0&Z(ZFH;WgVaIvvOE%v~2rl*bHQ4N@> zmtnmKKyYwb9=JvIuVxtAY!khlA3NI?n*Q2>{wKTMIs0>mLV{m$haBI3D?{RIbCe zQhg(W$X1cQq`aP;3R6ZktbE;tA4Ej#enPiJFy2C}c;ag=Lj8bY38PxFuzMY+R z)VaJ=)p$lp^`~>q^B5lS1dg^f*&pBKT4|1pyXrhrw9qq>ZWu=UuZXNg zKB?{cqw&+}&xZ=wQtJqVqdQNc;&O3=_PG1J5IUE!s$pNXlGm>EusMDp;(l!-`d|)9 zMx9$8dLOqPK*jP%O#MysZFY;QmagIC+$NmWpiwmiu5TI5Unre*h0)9xt^2!<47v>} z{V_V1Jb~#w3a*e|e*!dAMI`IH6zfrdbjEcYA`F{uHlkWa%`*6b)ON=715x0mV=pzy zdW`I$&3BZJBtI6poNPJQW$-mp1MD&`H`H}rQ^}VQCDtS}6u+8#Whu^cmSxp+S5?C@Nkir+j#ZR|DRgdBA=cB)fX)I)HQaSY zzVT2{@2`Xjd?R*UAiblP4uFnc4r+d)@(17$S)=!IKMrkeWOtgS04(3pFg{eq zSXuV?aOV7+AdjBdHlW5RHVc)G^dzDW#U%p{uly;6dyzjuJzPr^#S>0)-E#CL|- zkHbbH6$k7}2o^{Kt`P(`Bx_mTWI+k5XLZ~p%X%A-Hk`@4)?vrBc%TY)rTsqhw1u?^ zwfnYrwry5DTc7<*XBm7W5Ovmr6Lm(dA4iZSCZ6_N>vBI^dtTq)QZ=J#%bClK6yEkF z{gu3#?B&BXlI$2|HQT2Qh`dm{W0-D@BGnpGG=vUg9(FC z#FUv$J{9$!I52F*RUBB0pqLMjsyN_b`KPBT8dIgw69N7(24X5JFdlxbIbMkD?nFbk zVSo!u+^EomD7VBbx1kZ~<%$COy@~xf7}DD+UA0PuZ+In z4y0P(RIW=cm1HO5xSwKF6&UW#CN*hivbzXc#7|m4SGN?)eq6V84Yz5(;HhN)0ZvID z+92+N{}l1sCTq~m2Ek714zj;G0<9~UR$R2TG(Vy@&W?rc1atrbo2^fiEUe(?Scotac@E>-H4bln$^Q&9{)hTQkLr+Dk_iTN>KR=jJL zB8G3Gy-?yMJRdPT&rdjRMUtq2lNxbN@9~yWN(j3Z&N`5}E=8>0`R#@>#knL20qD$V zkHe2O^En{lbvYLIi>Sq2aQ}pN@w0!V_g0Tt#0dW!gVI{&wjnaOhKetV++iLzb|meB z(9c1=#+&MSa)2FKERBHQxD~4aS~vej*5+4=cDUnM{2uAxP^2jjcQVBVLuf-%Y8e1O zL4xlUGiLILHOjrkai8Df4JZKgS~dEl?Itz+M9c$amq8F6CyESqCz>2ETR~t>3c5CI z>w>dsEJU|Nf3#x0;%y_i&aIeqsq#(j*v;O&W>jC~x8^;!UGiMM}S8ff;1$vM2i~xf#Ty#vFQ5N4b)&YWwIqOMSQ-X3OtA?^xmRHk_Px=By&c) zUu(3W(`ztqD@6tvA>HV4ra>mH0E0B5_?BIRGy?tBCK+uD#Pm zl-$DBE>)F=Tit(1dc)Kp=#K8l$*#RgbSMtxPX0E;R`pnj_Dnr`P`c$*=BeMD@ke?2YRc4CK?a z_cmAVnqFVPr<78zurxnYSrGFrS95<$hi`4`!s75ec-@TZOo~zzGxrQUsWq@Ml=VIf zQrfva{Pho%TXnJgPcBn*oB{fE94E%UJ^fH{ztbFglDooi@ho>!SO2=`VbWnDmO003 zteU&M^&R;>T3w~SBF+IAJ>RkEC3%U;*4oBg7*~hhBtTc-T*oinbHkiPXAHtg+1xyQ z7T?L8|4gkS0J{3(QY$~AxUvnEV|8{*D`w`d>9WeJVwH-qxna9IR(+#<(V6@%z~WNc zvC37^nkDI>!tzp>JkvAq;{BZ~Suh`y#fs8GN@{{UBbBe<*Soagd%Bxi{M}5s%!vjE zPH~rb>YoP(uS8zTvMieUM_h06T6;bO-He#HshhyPcu8DL4!74gh&T2{6sM=Es70ko zl7j;OFP$|`cDX2pDc*PPi4^O>dGc9Fw_)O0@!C~*@*Mm6u!x?gA94bNdjvT%vytBA zBWe{iF)JyT18Sqr425fwe?;(R=HfmjEWa0_5WC9?nn(93FfD2aA|2{?B&wu|D&vNK zffW`k(fJnjHdG5>Z`5lW0+YZCzGZ(ZUVJLH#uRlW^uErrBGy<7J}ZZmip!!G$;K4f zo-DG*l>KJgk`_<+aNcc0ZI%SGUHu^N{?TtNzn-LG(3IJg*0rOio`oRlco z;EZXKo-E%Ica?8wm~tf^MbT3~(15xDrsz@&@1EDNCN(#akWJOlgm14ol13p55%{?r z6;rX6k&#TjIv8X?lgPdo2e8WD@@&|kw&2fs7ax%@TKj$=&v4+TSHw}Q_pAn3 zOVDu498MHar-(l@BhW0o7=d?|`}4iD=ShehdBb7zPp_&&RB&rtOnOtnI7EXLY*E_@ zshkI8j(vVaLE@u=D3iQo4T5<^p(V-dqEumi>ZGN)UDewOm>j@NG)m#b5jGI%3ulWu z`f4qCdk-;>c}F8k*V7}ha-Lsq#BVoFwyN3COm#v>+)}AiDcO{OcB597y;yKm9674) zmrs?T*3-4)ig_UEUAJJhnvVhyA9vwv`cr%9#*P#EkPvhD5ze|K@v@d#vE)xArXJeq zF#9kgMN|X2(M|ecS>PS00K=d>QMR8(Ch^Gj>a8Jtq6~YWbNG5J`BaGb#>&(B+BREm zEBYd`O9u(u^t{`H=Rz9izz`3s&y2Eq z0Oc^gAW|x*cOS$qbgIG$!B43UBpdj-W*VkE6jql`4p`Cvd>o(QcYm|Ux6x}Z%)8Mx zIHMS#{&e5#)RgR~Yts@ws%NZ$Vx(-UXB&awE$|Hd{?J{Hv~g4&uV0I7K3l(WK-9uy z4kD8{6?WXEZZ$)%Av}}`?-o*qSm1f{0byBQS3pt~e);}3I&j0d$N5J-8NhSeQj$=a zl-#xZ@4HV)F^J1ch=L@iQcxKo*)o~moJQO$DCXadOU)Bp?F4#$=yfaNVMaPN$AEay>DzdAm_Ubc4d)VP95_c{;y{vPe;!i| z97q&a?kzP6VM+{0L-M2et&z*1Xr~{sd3OPkBK@wXo zn?%lNSHI%9h91b+*LzD{08mDPULBzsdL1o_c)VeFU}KD2@41671Wezge>m#F(G*7o zx*97@RjGMI-^5LZ;AnG84qjC!n^Y1b<08(F7Rf)hZ%%S38K~JcCEVDMVt2b#DR7DX z--w^Lc~QyYUteGEPC#F8@80gfxnC$=O**T+xei}Ny}Yz>2D(8R-aUPMxC5ScFy~tA zkjOo!m!idrac)JkZ}0WJI^C>)Y%4UXvVZD2$Eg`wBR9(?76;-G5*S`$t~Khc=j3_L#Tw zE%*FJgjcUlqROuuTIpmIyUTlfO#x@RtkLO`N*>WuR%3wSY^}B%ByPijrB+CL9*x_- zw1jr<&EgZ~mLT1cv5KlY>J0ttsfqi-)*wD%E}TElE!x;qw!>Y1(L?`Fb8iApRo6Za z8!Dxwh*HLoA;X!EW6YE(M8-_Xlv(B}DkNk`C_^Diln9xJR3b8zSt21Ml#sdq+UHOl zp7(j5=XZVI_0~Dg-fOSD?)hH#TI=3x?{j=>Ev+cx+J`~g-iq&|$x+sAn=`M-%7r=q z5_{Oj=qOwu5s!WbuXHd--r|o6>uqY$qwmHvru?dj@x=}I5s>QHUb4-oko6C!} zrLsOIZQ^<}`fL-oo-W@;3)XmPCwCemo4dE$wo zbj8<*5jSDMCHhgs)Xp~RVK>;JdF>8WY2SNGBLy9L$wnvHr?Pq?MzXRSr7F&ZN>#}E zCihkfzNSuVnm{#Az_K_h8k8#hbcfx#B<7yDCihy4EophZn=sCw@^ZJC|8+){Z|U+= zo%zf*E{Qg?k)Pl6=EY{(-U-6=<}=Ob%fjv%eTzRme{@W>;+akJvI&2T&)em1N|sH{ z_m<>BQ;f3d<$M#4d>*Lwea%?`H8C8?vd}+VaI20J91jFebAyIG3Bs5*kU1khuEzt?`N-@z#a>o=uq0@BSTp9=fj+vS(VTqmHTZz z|6z}X|7=B@ZnS_ETEEf4$|ef<4GX{q1<)o2_zf0THaEa;lmOLPIft&T+h_r7egNHz z-vj}w1HMolU}%KK@H;T9?0&FX2}#&ZfpT>x2IwaIF{lUC5dug+J2gNJukHo`-2)xt zcTK>6W3bZ#{yM0G2Is50Df})2Z9!!a{MDTvR(E88+6UJt@#kptZ`e?M2#-}<*0u=| z1(icM;E=G*c4vTm-}>DdAP=(Mr{Mkwcx87691NV=8CcU5`?p4ZaTQY_J;vFJ}NfxD`QveDe`p!Ld`xh9g|tSnP? z_&m?JvMildD`j%V11Z}+4%WBj{A3)=9TXXw%zNao?q^OCWo1jIIZ9`7TIELdvx_lTnd-7y=ia^6e(}tg?51Hl{n3I3o23A5 z*yTFjn0D=$U*%eylx0CKYB_J7mxTVrskv{PoTItg(h!QNX=h6m(EQRa@Q(J|ejjQ_ zxz74{VTOx+)bKpbH`cARl@!;H&00hhnP@%wuz(blEDsoL)-2GPNNY8?>-CGX{ox%= zrUQ%BaxwF|~B)iw3{TRdO+9!?xQd|Jbwf(l+1b82T1<6^+{LQMHSTHE>0FTTpk3<(PG%WkPu zE-Cjotrm14Lt3J(T5wnOOEF*=g@vg_PwdGssr83m9D~j;^`MPF%ef*-jQ&&q| zX?nUtoU;H;lgx$4Jv)>rvq!Y9-|1$)dYs+6Bnb12JHUp1sr#;Crd<1MK8t?;D}4+N z9iIhC?WCf$RcWl1)qT{t*czTAo`beRS4tO5Nog2M9$vhkfO4Add=V|*+%Ft_&POlb zHa`jdeyi%C{_BTyM%sN9cf{Pfb;gP1r}~{1?&$qgIP+b$44u}rdrzE*KQ=_mU=kvv z{Fy8NfW@sXjUlJn$i1GZ43qKAUuHYvW=rCAgDl|NVU_!?2fIvBqUEj3U*`DAJL#8S z%xb|%ZkwfP)T~MP9g&5Xb5CZMxKyVKax2CcJzDd% zjl4Q*1#?{qbt;qRXbCcc(v=x1l&@1EcHtoD!`bQZ(=6{l-x6`H|cFR}T&6)=y66Z=J2Q#~P^WoLt6*V;V*q$y=4~Y%TqS z5xq8Z(4oHkO6BQX#@l+XPc+(#OqBeF4r*oEl_VWfshqU(XeW<%dpK&SRG%A+5gyXr zntryrKV`_-PPi)Pnig5bUB24!D}(zo%U;UOa<&KTPINBI7>z}|^lo*`8I3k8NO%$) znlr+*hhmsvfW$ytn10w;ox1>Ik_ZDj4E>AGun|AF$Ot5RfiPPI2 zzpy^-k?;~d=*5_JK+MJT8Xv#ZsV|CSDWBdv_;E;feYKvRz;hEM3;NS661PWVBb|Uc!YVI5L`lh;!x6Jj zA6P8z_wWPv-)_<-Ll}OjI+)p=@~}N?Z?oy30}ggj<43{~AesRiE#VNDzZ!F3aL9H0 zvw_X5*6h!Q0Nb@~wm%z)Xo$iC+{XRc5Qx9spDm)&?gi@}nF;SI<{Q%fx0M8A?r~^x zu*7M(Op+dG6HqTpLW|E%>}*j;WjuD!ocYaR)p{>!5VE@#SCN!)z7Q&kMN0*O*OZM{ z>M&_VyNU4%nwq{hqZGollw{CMig=#-xD`XuFWgNz_j+6BJCgYK>7m89%YIeu0QF?{}yN1+8Ra(+y1S+P=sMsX;mzh&~q|ova9U-Nu!L%DGD_tGN%YG33M_@g}5z z#vsdgU$tp$WYu?mi}q%jdr!t~k2St|qHsq{TRvRxdG$~CA=>D6mf$YiyPHY=AMQi8 znW#67jKMB?D?5-OF=$p49KK16hgYz5F&ta0I#vQnDf4c)090ue}2>76QRtUXv z0s>VeV(rdcV=-nY8LfYgz1>yFWjzNfPbU?jz@M3Vzo-kw3-k&~G9E6pdyQFSerOE5pAzGm?e_MYv;QUCN*h+6 zq)5LIKjAl>T~bnpm9MUAc9YsQWZWZp8b~Gywy9v<%?CSh&d&BT87e^c^m~&hzfvfc zU%__rxzatDW+GW4^`+yM96NJt=2y|r-hjB7HkHRPoB}J?fvE+O-a4aW1__yB7w1{? zD`3M}KN3ZxEe^DFS2B-#81V~?eepey!e&BwCI~xzkM;wwE}%o#JX_kS1hHu{c`U`gW8@qmEB!EG~4?= zZIilvJNb@IQg3sB!+FxO%461EPPZubd^R@UYHE?|<}k-kDqLJVOUBQb@MM{iWLr+W zZoHE;t9Q3=*=)SzvN`GDU0f!)p>=F zBOH2FsT{FBJ-?3qdh;v%TLmUE_F*paP0!%O?Io|9OFwLksRBujVbr%6w7eq@m>3gK-LH7xu~iSG+pEe*{l`s7?NSJ=$T zND~*@5FmUl*WTz^gr@v z*||qd{}^SwM>(^pOvi*#y@{pS!BJG{$mvH5)4IFEq^Bv8q-oDyW*&=Ded6n}^t%1h z$;1(15rHuGpy4x*wFVAfkxa)@geV4Jg|7Py4s;`95;82maOJD9(?+iL1btP3oS>n>+BzvI#xw`%^u)n#j~d z*n$iKW(1?kUFmFoShsKKcxi8!?zOnzT+04M(f6#MR5}AE3*~GR4%~`~D_)x4+F?C< zw=|gRo2)}Wd!!5VSH3s$k{{x3-I*4WfR$OioKvp--d?ll-u)G=JV-{ zs+SrSUEK9F+EYKJQ%`LTOX81S$mFN$JYgLtV9oBKZ`yA;O7knJGD6QQSDmfpKUUS#a)b^z%#wNo z2v%ISxUOkf{^=B2gS@TO_(n;&)hVXux6h;Nn}^P2`73u!Zc(oAG>{o8z)0LZ<87T~ za`jLRY%kv+hw$WfP5LnY-E*YdtVAC!zwJdoOfi(Wx1FgCea0YGCz^VXrJutOA1~hI zcq%Q32$+j=;Ofg`3#r1$^*5TUgR?b|yZFt=P9NxJG# z8!{>8vadF0Q111#Fvp!w3s3cvO`Pa*wRG>o&pr1Kmfy7$H-Mum(p{!czsljVOgTqo zBz|OBUQwI#h|JIc)0|KA7>J`h}y6_;@1^K{jp_R5#>5A$O^T`fVh8irNmD@39Wig*3SoGY!y*zxx@R%yqU9~ZyV(^`v3jyVM-^MgYpQ%L5)(QW0w-amPxXv!eLo;hPy zVBvhfdq8V?u&2Ya+^L!L{eW~->X)nA|ZfIv}JdIT4 zC5x-}z2SyTRxa!#wbyNQ%yjR3vF4fFbuu7}OTz0dS3GI;qycxxz7T%RdmmkR>p#7z zr*E8Sn1kisJRkE-bo%?VqbK=yP<_!35_q4RrWlubCsjI35++xM!Q2Gtyb(6#GTieJ1}d)c1E zwo>^~{5zMS$*r&lfG6u)CW+jCi2nbME4cs0cHv zI(T<7{fIkumOSiDt3q<5^<^ei8)r*>vjXS7=6O2_&ZVY-k)=mS5`NBBWq5#I+VymY zSBphnk=ODk?;l9N!k6)4k{QF=b=N&{uc(G!d6&w<(Nnrvv6E&>Vr7)m%wyim4hi%F zMeoH=f7pHY9ehvcbuCdWr8jP0-pHk-BzdZSdc}IxOZ&IHi`rj)MQ-?dTSI@{{KyU? zmmRv}y8c2{I_DF%h6d?ic9MDeRiwt*^*l1P`!*0pZ!{kkMrlmx%dLLK{FKC47dC-e z^+D8RDYx;%B{7=;%#!NX$ER#rw=J6DkC<6Ki_-+_PsrdQ=JzozdSGaltT1P5Q+pmN|IN zXZh68A+)km3y(%+qJ(h!ek)#6zUKF$hitZTZ8Ns3w`9G-Rezt-BjWyHk2wW6ONZW@J?=ecQ87u=^S_ybTo(EkAps^ve|{Rk`b7 zv@;D{@%e|+#|+7xV^n1aD;7^4*mfqT#x~usnqlWX`qTYn(!`~wm%ER=I2l{R7Nd3M?Zc*4 z6^lzY3~%o%IP+gJ6HIGk>G|$@{*udw)VyZf3C`TR4cH5`FW@po)H>O(uKjZQdAhew zJ~h@DJtfdE#b+Vy>qu#mq2yNO-*&3l{2un!i(b1Y+~5A}xcg>#WXj>iL~y0@ld6&+gx9bP`^2t~ce=HlW--h)EX{sf%6z$uuM0VA)VoX6vnc`M!{ELrP2X3U?V__?K z3X@MPyEd9ev({x7LXOe<)Zszme5G%C^ zrBd{sDwP&ssk^Ox+bXKyg>lmKeY#3L-Vbhyquhw6+I~TSlOCTbsIMD49`bnL>MASp z3K2l^@bld|Yl`CJAfL$OC|+BK{PU;BinjNMw^W4;7>3d>zIMG~Getf;6U2L+$FiQb zs_uxdQP$zqn?m8%lwW4X&fYB7pd{xjaol>$BANnIa=Wq@#&52B$AXuhr_0~x=R6~} zT!X^*xO7kms>Q-p!SU@m?uTjvFKbROpV8i87Ms_|v#>jS=d z9hXBH+C3L~7|6&4N*eYdeYod~?C&`~dCQi5uYg(i3O#)PBikoj{Z~@@ygz5EfR_~2 zaA5cq#Ex5>+tUw+A2%H-7T4Y7zs$Mxz;A2sk$UVDNnc;7?V*X?PwW~8DqBa8IngcO zs$BZM9V-9iXGkusLHo@8$+_puX?HzcT|Z7C-C`e#*T0p9OZGXT>w3RC2+4I4TCy)Gl+M~ldG*{_>ZE|25~ zMKUT^JPshI;6LI`_xg-|>Gfna^q=t)0d)cUsP)qcvTW3(|;T) z9t(|lNIvs^Obs(&cWrcEEuY=a9281`JVhual*8;~P$8LePTR2Oia*`wo$_->Q~C4VJS6EO*V#%=StTCilxu&8?3H6C}2Ff zPqkYj3&ZCB-tH39pqS1SzeDEnzzFYhkPVnUOr!hqg+qTk1H(f5)zq|ZOH-}$My|UJ zPr0aZKYHqa`gwMim(KhaA+1}8my^{!d)dBHhqTn36dz;0pt@J*s8dUmp7HYG)==Z; z9^aiZL-#kf_Xb%$_n^VLjE7E%Tz;4GD%CBxWv}1~CXOVEwB+iWTac7nNcZJaotTXA zvQ>h&j^bkLbKjmN#lHXSnodpmnG+*i+u&t!LWaK&;AHl3HVydj)?VxQqzP|%xqd0VS#{d|)qyerT3vJw zOeob%6s%~&qp z?x3cwz&sUl;%79^Xx_=lhaFpf&T8(e);$%U%Y24{)BU~YX4toVK*zzg&s51ga?kuMbmL(au1Hy6t$nya0#qiKg)3m!!#`a0#j@~FNUShRd}^4wg) zk4}>5#nIS3J&ipv1A&J6u@5K2>m%NMhTT6JX(*FeE`09!lcXBY0iX%SO5CN4%FPAZ`r zm08SLHyl9Qj^5j1M&aps>hbGKR&cu;eHTxwvj=MrYl~|&h;#O3X^Moyt2;htUpP-Q zCOf<(zf{|c)H3RPsYy6X)FSGoUSE#C#(YhT+zDgFP(FF^LgBB$ht3(EI0R=DyDgeE z+ zI`W;{(aU`&s=8ZVy?h*&V+Pw|T6^nldw>mv?^T9Y(J)fAJWih2e3hL?8k3&I5Bx}d z;rV*JWPem;M1y&&A*0lw-k#?pkM^ZK^>FS8VtBFF#JGhwGKh`W#DFd=dM>s+Zlq)G z$kVGIqPE&-dj;VqdqpSKP=LAE^z|M?$!_-V{fu`eE|hTm@;_!5 zse4lP;G_F4LT6&Im8Y*~xL16C{=lz>GOEL>f1+N1;#UGWO3wFdO-bsA-()`7+pJ+S z0r*SGW~)Z`Z#7x9_m1ZM{1O=bbcaJKN3^=AM(R$3VTGzd`A460T0SRsSw#1m+7-{S z92QZjI4+_*`+d8ojeX#(aTLYN=(*yhmt_0*|J=Xi%}pK^?0n_Z&O<+|b1uXsF+RPC zDA?QmiH+ImHkDz^yN~UvpN|?Ern1e_>X~t#d2ZEy#oI~X<_pQQt>@?>8AsywIFj1% zOjq509WP2f3O47U1z(}X873W?*tcDa9iE)zj}B_h?{SyfD{Y% zy6FR9jgj(R?wd*8>AWPd-%UIPK z*H=jnA6p5`_luUba)*xQ@m4$dRSA(bP54$TT~eRlb7bmEZM#U8mtm@%xo`nX9Luij zv?(I;?j1~grGs|z!2(Oq_iKe;7R1#SJugPy39fNE@>LDKuc;)61B-;CMaazDdc&p> z``SK6jNG}N$MJnXq9~r?fVrJV%gemVg|N?u__Psb9lZDN40Q5^sMKUEWabTxvt-72 zcxWMG*$d;~bML~M`QZZky7IlQ!)KBY$aMOME2}F#ZuBpTsZbPC+hfn^p7EggNsZ#s zvPXB0S>++5ON{Kh5&9B&1r@fXx~w;EwSLtM7ibi-LR-BW*>$8=L8^0p{@btPo)9mqo3utc{pD-el7ZIZsTcG1QlQrXTAw&(cIgy(h6doQsa zV`oeC=b#B$evn7OIumi2&V(W7GkrmGt&Pu*S#Vj7RYJqiX zU9zsHx_mfTQB7aKjO6$)y$~mXBG)guF5i3Ha$XpmcngRX;XC^Rbu0jI>^gjk{b z@n5i(h!leEgUUco9ry}iK^hxa?8e`RL2R}pxgqTgfFNF1-k5d(xn zX1QB3`Jw~OB~t%OdpRh#eD5TSFpk(R>Hbk6kz|s6met{f+$EAv)MMDZo_#c-JA_$C z`A*8~CRYeCzCaGA9$+Qmsk<1dTh}n8w}OncvIoUj|=Ku&I+yRVP1>eVe$Ae2>nN*wVe-AHy#nA~V9(c70RhaQy1qyw+?63Yr*xD=HLc%-O};bcZA{EDQA$>|=amOYuCd9GZAVf@vsshgjopPg zmims3<<&9L?PNTQFTzaS{gNbTTK1n^4$`rW$SUW8jW|a<@8}5Tdq0G|F0+kv&o$B= z5pPmo1mDh{St32teBImAMZM;ma_{50t-keaCPCxh_Nw3O(>dYf_(dY#{{w%_@X_=B zo|BFrUMCIc-QMxRK#;O8B*oF@gxbde#r&2dO2wtAc1-Tc&qr?!v#{wfN;TNU=3n-> zd;P;N;jQgA(j!6gKBh^7qRH%)6VD}y;Xo3ocU4g$eX4PwlLstpc3=GFDv0VbD#I7 zl690G3krv!J)77h&bySm+gp$RiC}@p@>L~o;meF8j6#7n5=h@;^|o_c@*a8KtP^